{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1438872810867 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1438872810868 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Aug 06 22:53:30 2015 " "Processing started: Thu Aug 06 22:53:30 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1438872810868 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1438872810868 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off fpga_target -c fpga_target " "Command: quartus_map --read_settings_files=on --write_settings_files=off fpga_target -c fpga_target" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1438872810869 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1438872812499 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/thinkpad/documents/quartus ii/nyuzihps/rtl/core/defines.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/thinkpad/documents/quartus ii/nyuzihps/rtl/core/defines.sv" { { "Info" "ISGN_ENTITY_NAME" "1 axi4_interface " "Found entity 1: axi4_interface" {  } { { "../../core/defines.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/defines.sv" 316 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1438872812916 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1438872812916 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpga_sdram_controller/synthesis/fpga_sdram_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file fpga_sdram_controller/synthesis/fpga_sdram_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 fpga_sdram_controller " "Found entity 1: fpga_sdram_controller" {  } { { "fpga_sdram_controller/synthesis/fpga_sdram_controller.v" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/fpga_sdram_controller/synthesis/fpga_sdram_controller.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1438872812941 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1438872812941 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpga_sdram_controller/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v 1 1 " "Found 1 design units, including 1 entities, in source file fpga_sdram_controller/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_handshake_clock_crosser " "Found entity 1: altera_avalon_st_handshake_clock_crosser" {  } { { "fpga_sdram_controller/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/fpga_sdram_controller/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1438872812957 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1438872812957 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpga_sdram_controller/synthesis/submodules/altera_avalon_st_clock_crosser.v 1 1 " "Found 1 design units, including 1 entities, in source file fpga_sdram_controller/synthesis/submodules/altera_avalon_st_clock_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_clock_crosser " "Found entity 1: altera_avalon_st_clock_crosser" {  } { { "fpga_sdram_controller/synthesis/submodules/altera_avalon_st_clock_crosser.v" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/fpga_sdram_controller/synthesis/submodules/altera_avalon_st_clock_crosser.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1438872812968 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1438872812968 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpga_sdram_controller/synthesis/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file fpga_sdram_controller/synthesis/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "fpga_sdram_controller/synthesis/submodules/altera_avalon_st_pipeline_base.v" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/fpga_sdram_controller/synthesis/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1438872812977 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1438872812977 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpga_sdram_controller/synthesis/submodules/fpga_sdram_controller_rsp_xbar_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file fpga_sdram_controller/synthesis/submodules/fpga_sdram_controller_rsp_xbar_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fpga_sdram_controller_rsp_xbar_demux " "Found entity 1: fpga_sdram_controller_rsp_xbar_demux" {  } { { "fpga_sdram_controller/synthesis/submodules/fpga_sdram_controller_rsp_xbar_demux.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/fpga_sdram_controller/synthesis/submodules/fpga_sdram_controller_rsp_xbar_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1438872812984 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1438872812984 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpga_sdram_controller/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file fpga_sdram_controller/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "fpga_sdram_controller/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/fpga_sdram_controller/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1438872812997 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "fpga_sdram_controller/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/fpga_sdram_controller/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1438872812997 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1438872812997 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpga_sdram_controller/synthesis/submodules/fpga_sdram_controller_cmd_xbar_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file fpga_sdram_controller/synthesis/submodules/fpga_sdram_controller_cmd_xbar_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fpga_sdram_controller_cmd_xbar_mux " "Found entity 1: fpga_sdram_controller_cmd_xbar_mux" {  } { { "fpga_sdram_controller/synthesis/submodules/fpga_sdram_controller_cmd_xbar_mux.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/fpga_sdram_controller/synthesis/submodules/fpga_sdram_controller_cmd_xbar_mux.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1438872813008 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1438872813008 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpga_sdram_controller/synthesis/submodules/fpga_sdram_controller_cmd_xbar_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file fpga_sdram_controller/synthesis/submodules/fpga_sdram_controller_cmd_xbar_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fpga_sdram_controller_cmd_xbar_demux " "Found entity 1: fpga_sdram_controller_cmd_xbar_demux" {  } { { "fpga_sdram_controller/synthesis/submodules/fpga_sdram_controller_cmd_xbar_demux.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/fpga_sdram_controller/synthesis/submodules/fpga_sdram_controller_cmd_xbar_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1438872813016 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1438872813016 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpga_sdram_controller/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file fpga_sdram_controller/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "fpga_sdram_controller/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/fpga_sdram_controller/synthesis/submodules/altera_reset_controller.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1438872813024 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1438872813024 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpga_sdram_controller/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file fpga_sdram_controller/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "fpga_sdram_controller/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/fpga_sdram_controller/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1438872813038 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1438872813038 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpga_sdram_controller/synthesis/submodules/altera_merlin_burst_adapter.sv 7 7 " "Found 7 design units, including 7 entities, in source file fpga_sdram_controller/synthesis/submodules/altera_merlin_burst_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_burstwrap_increment " "Found entity 1: altera_merlin_burst_adapter_burstwrap_increment" {  } { { "fpga_sdram_controller/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/fpga_sdram_controller/synthesis/submodules/altera_merlin_burst_adapter.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1438872813050 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_burst_adapter_adder " "Found entity 2: altera_merlin_burst_adapter_adder" {  } { { "fpga_sdram_controller/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/fpga_sdram_controller/synthesis/submodules/altera_merlin_burst_adapter.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1438872813050 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_merlin_burst_adapter_subtractor " "Found entity 3: altera_merlin_burst_adapter_subtractor" {  } { { "fpga_sdram_controller/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/fpga_sdram_controller/synthesis/submodules/altera_merlin_burst_adapter.sv" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1438872813050 ""} { "Info" "ISGN_ENTITY_NAME" "4 altera_merlin_burst_adapter_min " "Found entity 4: altera_merlin_burst_adapter_min" {  } { { "fpga_sdram_controller/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/fpga_sdram_controller/synthesis/submodules/altera_merlin_burst_adapter.sv" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1438872813050 ""} { "Info" "ISGN_ENTITY_NAME" "5 altera_merlin_burst_adapter " "Found entity 5: altera_merlin_burst_adapter" {  } { { "fpga_sdram_controller/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/fpga_sdram_controller/synthesis/submodules/altera_merlin_burst_adapter.sv" 264 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1438872813050 ""} { "Info" "ISGN_ENTITY_NAME" "6 altera_merlin_burst_adapter_uncompressed_only " "Found entity 6: altera_merlin_burst_adapter_uncompressed_only" {  } { { "fpga_sdram_controller/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/fpga_sdram_controller/synthesis/submodules/altera_merlin_burst_adapter.sv" 414 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1438872813050 ""} { "Info" "ISGN_ENTITY_NAME" "7 altera_merlin_burst_adapter_full " "Found entity 7: altera_merlin_burst_adapter_full" {  } { { "fpga_sdram_controller/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/fpga_sdram_controller/synthesis/submodules/altera_merlin_burst_adapter.sv" 468 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1438872813050 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1438872813050 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpga_sdram_controller/synthesis/submodules/altera_merlin_address_alignment.sv 1 1 " "Found 1 design units, including 1 entities, in source file fpga_sdram_controller/synthesis/submodules/altera_merlin_address_alignment.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_address_alignment " "Found entity 1: altera_merlin_address_alignment" {  } { { "fpga_sdram_controller/synthesis/submodules/altera_merlin_address_alignment.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/fpga_sdram_controller/synthesis/submodules/altera_merlin_address_alignment.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1438872813067 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1438872813067 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel fpga_sdram_controller_id_router.sv(48) " "Verilog HDL Declaration information at fpga_sdram_controller_id_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "fpga_sdram_controller/synthesis/submodules/fpga_sdram_controller_id_router.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/fpga_sdram_controller/synthesis/submodules/fpga_sdram_controller_id_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1438872813073 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel fpga_sdram_controller_id_router.sv(49) " "Verilog HDL Declaration information at fpga_sdram_controller_id_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "fpga_sdram_controller/synthesis/submodules/fpga_sdram_controller_id_router.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/fpga_sdram_controller/synthesis/submodules/fpga_sdram_controller_id_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1438872813074 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpga_sdram_controller/synthesis/submodules/fpga_sdram_controller_id_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file fpga_sdram_controller/synthesis/submodules/fpga_sdram_controller_id_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fpga_sdram_controller_id_router_default_decode " "Found entity 1: fpga_sdram_controller_id_router_default_decode" {  } { { "fpga_sdram_controller/synthesis/submodules/fpga_sdram_controller_id_router.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/fpga_sdram_controller/synthesis/submodules/fpga_sdram_controller_id_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1438872813075 ""} { "Info" "ISGN_ENTITY_NAME" "2 fpga_sdram_controller_id_router " "Found entity 2: fpga_sdram_controller_id_router" {  } { { "fpga_sdram_controller/synthesis/submodules/fpga_sdram_controller_id_router.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/fpga_sdram_controller/synthesis/submodules/fpga_sdram_controller_id_router.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1438872813075 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1438872813075 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel fpga_sdram_controller_addr_router.sv(48) " "Verilog HDL Declaration information at fpga_sdram_controller_addr_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "fpga_sdram_controller/synthesis/submodules/fpga_sdram_controller_addr_router.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/fpga_sdram_controller/synthesis/submodules/fpga_sdram_controller_addr_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1438872813087 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel fpga_sdram_controller_addr_router.sv(49) " "Verilog HDL Declaration information at fpga_sdram_controller_addr_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "fpga_sdram_controller/synthesis/submodules/fpga_sdram_controller_addr_router.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/fpga_sdram_controller/synthesis/submodules/fpga_sdram_controller_addr_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1438872813088 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpga_sdram_controller/synthesis/submodules/fpga_sdram_controller_addr_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file fpga_sdram_controller/synthesis/submodules/fpga_sdram_controller_addr_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fpga_sdram_controller_addr_router_default_decode " "Found entity 1: fpga_sdram_controller_addr_router_default_decode" {  } { { "fpga_sdram_controller/synthesis/submodules/fpga_sdram_controller_addr_router.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/fpga_sdram_controller/synthesis/submodules/fpga_sdram_controller_addr_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1438872813090 ""} { "Info" "ISGN_ENTITY_NAME" "2 fpga_sdram_controller_addr_router " "Found entity 2: fpga_sdram_controller_addr_router" {  } { { "fpga_sdram_controller/synthesis/submodules/fpga_sdram_controller_addr_router.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/fpga_sdram_controller/synthesis/submodules/fpga_sdram_controller_addr_router.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1438872813090 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1438872813090 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpga_sdram_controller/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file fpga_sdram_controller/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "fpga_sdram_controller/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/fpga_sdram_controller/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1438872813101 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1438872813101 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpga_sdram_controller/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file fpga_sdram_controller/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "fpga_sdram_controller/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/fpga_sdram_controller/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1438872813116 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1438872813116 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpga_sdram_controller/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file fpga_sdram_controller/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "fpga_sdram_controller/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/fpga_sdram_controller/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1438872813124 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1438872813124 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpga_sdram_controller/synthesis/submodules/altera_merlin_axi_master_ni.sv 1 1 " "Found 1 design units, including 1 entities, in source file fpga_sdram_controller/synthesis/submodules/altera_merlin_axi_master_ni.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_axi_master_ni " "Found entity 1: altera_merlin_axi_master_ni" {  } { { "fpga_sdram_controller/synthesis/submodules/altera_merlin_axi_master_ni.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/fpga_sdram_controller/synthesis/submodules/altera_merlin_axi_master_ni.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1438872813138 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1438872813138 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpga_sdram_controller/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file fpga_sdram_controller/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "fpga_sdram_controller/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/fpga_sdram_controller/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1438872813170 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1438872813170 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpga_sdram_controller/synthesis/submodules/altera_merlin_axi_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file fpga_sdram_controller/synthesis/submodules/altera_merlin_axi_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_axi_translator " "Found entity 1: altera_merlin_axi_translator" {  } { { "fpga_sdram_controller/synthesis/submodules/altera_merlin_axi_translator.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/fpga_sdram_controller/synthesis/submodules/altera_merlin_axi_translator.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1438872813178 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1438872813178 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpga_sdram_controller/synthesis/submodules/fpga_sdram_controller_mem_if_ddr3_emif_0.v 1 1 " "Found 1 design units, including 1 entities, in source file fpga_sdram_controller/synthesis/submodules/fpga_sdram_controller_mem_if_ddr3_emif_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 fpga_sdram_controller_mem_if_ddr3_emif_0 " "Found entity 1: fpga_sdram_controller_mem_if_ddr3_emif_0" {  } { { "fpga_sdram_controller/synthesis/submodules/fpga_sdram_controller_mem_if_ddr3_emif_0.v" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/fpga_sdram_controller/synthesis/submodules/fpga_sdram_controller_mem_if_ddr3_emif_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1438872813189 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1438872813189 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpga_sdram_controller/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file fpga_sdram_controller/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "fpga_sdram_controller/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/fpga_sdram_controller/synthesis/submodules/altera_merlin_master_translator.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1438872813202 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1438872813202 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpga_sdram_controller/synthesis/submodules/altera_mem_if_dll_cyclonev.sv 1 1 " "Found 1 design units, including 1 entities, in source file fpga_sdram_controller/synthesis/submodules/altera_mem_if_dll_cyclonev.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_dll_cyclonev " "Found entity 1: altera_mem_if_dll_cyclonev" {  } { { "fpga_sdram_controller/synthesis/submodules/altera_mem_if_dll_cyclonev.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/fpga_sdram_controller/synthesis/submodules/altera_mem_if_dll_cyclonev.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1438872813210 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1438872813210 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpga_sdram_controller/synthesis/submodules/altera_mem_if_oct_cyclonev.sv 1 1 " "Found 1 design units, including 1 entities, in source file fpga_sdram_controller/synthesis/submodules/altera_mem_if_oct_cyclonev.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_oct_cyclonev " "Found entity 1: altera_mem_if_oct_cyclonev" {  } { { "fpga_sdram_controller/synthesis/submodules/altera_mem_if_oct_cyclonev.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/fpga_sdram_controller/synthesis/submodules/altera_mem_if_oct_cyclonev.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1438872813215 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1438872813215 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpga_sdram_controller/synthesis/submodules/fpga_sdram_controller_mem_if_ddr3_emif_0_c0.v 1 1 " "Found 1 design units, including 1 entities, in source file fpga_sdram_controller/synthesis/submodules/fpga_sdram_controller_mem_if_ddr3_emif_0_c0.v" { { "Info" "ISGN_ENTITY_NAME" "1 fpga_sdram_controller_mem_if_ddr3_emif_0_c0 " "Found entity 1: fpga_sdram_controller_mem_if_ddr3_emif_0_c0" {  } { { "fpga_sdram_controller/synthesis/submodules/fpga_sdram_controller_mem_if_ddr3_emif_0_c0.v" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/fpga_sdram_controller/synthesis/submodules/fpga_sdram_controller_mem_if_ddr3_emif_0_c0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1438872813223 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1438872813223 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpga_sdram_controller/synthesis/submodules/alt_mem_ddrx_mm_st_converter.v 1 1 " "Found 1 design units, including 1 entities, in source file fpga_sdram_controller/synthesis/submodules/alt_mem_ddrx_mm_st_converter.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_mm_st_converter " "Found entity 1: alt_mem_ddrx_mm_st_converter" {  } { { "fpga_sdram_controller/synthesis/submodules/alt_mem_ddrx_mm_st_converter.v" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/fpga_sdram_controller/synthesis/submodules/alt_mem_ddrx_mm_st_converter.v" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1438872813232 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1438872813232 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpga_sdram_controller/synthesis/submodules/alt_mem_ddrx_addr_cmd.v 1 1 " "Found 1 design units, including 1 entities, in source file fpga_sdram_controller/synthesis/submodules/alt_mem_ddrx_addr_cmd.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_addr_cmd " "Found entity 1: alt_mem_ddrx_addr_cmd" {  } { { "fpga_sdram_controller/synthesis/submodules/alt_mem_ddrx_addr_cmd.v" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/fpga_sdram_controller/synthesis/submodules/alt_mem_ddrx_addr_cmd.v" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1438872813252 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1438872813252 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpga_sdram_controller/synthesis/submodules/alt_mem_ddrx_addr_cmd_wrap.v 1 1 " "Found 1 design units, including 1 entities, in source file fpga_sdram_controller/synthesis/submodules/alt_mem_ddrx_addr_cmd_wrap.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_addr_cmd_wrap " "Found entity 1: alt_mem_ddrx_addr_cmd_wrap" {  } { { "fpga_sdram_controller/synthesis/submodules/alt_mem_ddrx_addr_cmd_wrap.v" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/fpga_sdram_controller/synthesis/submodules/alt_mem_ddrx_addr_cmd_wrap.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1438872813268 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1438872813268 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpga_sdram_controller/synthesis/submodules/alt_mem_ddrx_ddr2_odt_gen.v 1 1 " "Found 1 design units, including 1 entities, in source file fpga_sdram_controller/synthesis/submodules/alt_mem_ddrx_ddr2_odt_gen.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_ddr2_odt_gen " "Found entity 1: alt_mem_ddrx_ddr2_odt_gen" {  } { { "fpga_sdram_controller/synthesis/submodules/alt_mem_ddrx_ddr2_odt_gen.v" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/fpga_sdram_controller/synthesis/submodules/alt_mem_ddrx_ddr2_odt_gen.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1438872813278 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1438872813278 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpga_sdram_controller/synthesis/submodules/alt_mem_ddrx_ddr3_odt_gen.v 1 1 " "Found 1 design units, including 1 entities, in source file fpga_sdram_controller/synthesis/submodules/alt_mem_ddrx_ddr3_odt_gen.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_ddr3_odt_gen " "Found entity 1: alt_mem_ddrx_ddr3_odt_gen" {  } { { "fpga_sdram_controller/synthesis/submodules/alt_mem_ddrx_ddr3_odt_gen.v" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/fpga_sdram_controller/synthesis/submodules/alt_mem_ddrx_ddr3_odt_gen.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1438872813300 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1438872813300 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpga_sdram_controller/synthesis/submodules/alt_mem_ddrx_lpddr2_addr_cmd.v 1 1 " "Found 1 design units, including 1 entities, in source file fpga_sdram_controller/synthesis/submodules/alt_mem_ddrx_lpddr2_addr_cmd.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_lpddr2_addr_cmd " "Found entity 1: alt_mem_ddrx_lpddr2_addr_cmd" {  } { { "fpga_sdram_controller/synthesis/submodules/alt_mem_ddrx_lpddr2_addr_cmd.v" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/fpga_sdram_controller/synthesis/submodules/alt_mem_ddrx_lpddr2_addr_cmd.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1438872813310 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1438872813310 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpga_sdram_controller/synthesis/submodules/alt_mem_ddrx_odt_gen.v 1 1 " "Found 1 design units, including 1 entities, in source file fpga_sdram_controller/synthesis/submodules/alt_mem_ddrx_odt_gen.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_odt_gen " "Found entity 1: alt_mem_ddrx_odt_gen" {  } { { "fpga_sdram_controller/synthesis/submodules/alt_mem_ddrx_odt_gen.v" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/fpga_sdram_controller/synthesis/submodules/alt_mem_ddrx_odt_gen.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1438872813321 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1438872813321 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "i I alt_mem_ddrx_rdwr_data_tmg.v(114) " "Verilog HDL Declaration information at alt_mem_ddrx_rdwr_data_tmg.v(114): object \"i\" differs only in case from object \"I\" in the same scope" {  } { { "fpga_sdram_controller/synthesis/submodules/alt_mem_ddrx_rdwr_data_tmg.v" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/fpga_sdram_controller/synthesis/submodules/alt_mem_ddrx_rdwr_data_tmg.v" 114 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1438872813346 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpga_sdram_controller/synthesis/submodules/alt_mem_ddrx_rdwr_data_tmg.v 1 1 " "Found 1 design units, including 1 entities, in source file fpga_sdram_controller/synthesis/submodules/alt_mem_ddrx_rdwr_data_tmg.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_rdwr_data_tmg " "Found entity 1: alt_mem_ddrx_rdwr_data_tmg" {  } { { "fpga_sdram_controller/synthesis/submodules/alt_mem_ddrx_rdwr_data_tmg.v" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/fpga_sdram_controller/synthesis/submodules/alt_mem_ddrx_rdwr_data_tmg.v" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1438872813348 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1438872813348 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpga_sdram_controller/synthesis/submodules/alt_mem_ddrx_arbiter.v 1 1 " "Found 1 design units, including 1 entities, in source file fpga_sdram_controller/synthesis/submodules/alt_mem_ddrx_arbiter.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_arbiter " "Found entity 1: alt_mem_ddrx_arbiter" {  } { { "fpga_sdram_controller/synthesis/submodules/alt_mem_ddrx_arbiter.v" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/fpga_sdram_controller/synthesis/submodules/alt_mem_ddrx_arbiter.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1438872813374 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1438872813374 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpga_sdram_controller/synthesis/submodules/alt_mem_ddrx_burst_gen.v 1 1 " "Found 1 design units, including 1 entities, in source file fpga_sdram_controller/synthesis/submodules/alt_mem_ddrx_burst_gen.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_burst_gen " "Found entity 1: alt_mem_ddrx_burst_gen" {  } { { "fpga_sdram_controller/synthesis/submodules/alt_mem_ddrx_burst_gen.v" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/fpga_sdram_controller/synthesis/submodules/alt_mem_ddrx_burst_gen.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1438872813398 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1438872813398 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpga_sdram_controller/synthesis/submodules/alt_mem_ddrx_cmd_gen.v 1 1 " "Found 1 design units, including 1 entities, in source file fpga_sdram_controller/synthesis/submodules/alt_mem_ddrx_cmd_gen.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_cmd_gen " "Found entity 1: alt_mem_ddrx_cmd_gen" {  } { { "fpga_sdram_controller/synthesis/submodules/alt_mem_ddrx_cmd_gen.v" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/fpga_sdram_controller/synthesis/submodules/alt_mem_ddrx_cmd_gen.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1438872813431 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1438872813431 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_CAS_WR_LAT cfg_cas_wr_lat alt_mem_ddrx_csr.v(60) " "Verilog HDL Declaration information at alt_mem_ddrx_csr.v(60): object \"CFG_CAS_WR_LAT\" differs only in case from object \"cfg_cas_wr_lat\" in the same scope" {  } { { "fpga_sdram_controller/synthesis/submodules/alt_mem_ddrx_csr.v" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/fpga_sdram_controller/synthesis/submodules/alt_mem_ddrx_csr.v" 60 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1438872813443 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_ADD_LAT cfg_add_lat alt_mem_ddrx_csr.v(61) " "Verilog HDL Declaration information at alt_mem_ddrx_csr.v(61): object \"CFG_ADD_LAT\" differs only in case from object \"cfg_add_lat\" in the same scope" {  } { { "fpga_sdram_controller/synthesis/submodules/alt_mem_ddrx_csr.v" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/fpga_sdram_controller/synthesis/submodules/alt_mem_ddrx_csr.v" 61 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1438872813444 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_TCL cfg_tcl alt_mem_ddrx_csr.v(62) " "Verilog HDL Declaration information at alt_mem_ddrx_csr.v(62): object \"CFG_TCL\" differs only in case from object \"cfg_tcl\" in the same scope" {  } { { "fpga_sdram_controller/synthesis/submodules/alt_mem_ddrx_csr.v" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/fpga_sdram_controller/synthesis/submodules/alt_mem_ddrx_csr.v" 62 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1438872813444 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_BURST_LENGTH cfg_burst_length alt_mem_ddrx_csr.v(63) " "Verilog HDL Declaration information at alt_mem_ddrx_csr.v(63): object \"CFG_BURST_LENGTH\" differs only in case from object \"cfg_burst_length\" in the same scope" {  } { { "fpga_sdram_controller/synthesis/submodules/alt_mem_ddrx_csr.v" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/fpga_sdram_controller/synthesis/submodules/alt_mem_ddrx_csr.v" 63 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1438872813444 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_TRRD cfg_trrd alt_mem_ddrx_csr.v(64) " "Verilog HDL Declaration information at alt_mem_ddrx_csr.v(64): object \"CFG_TRRD\" differs only in case from object \"cfg_trrd\" in the same scope" {  } { { "fpga_sdram_controller/synthesis/submodules/alt_mem_ddrx_csr.v" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/fpga_sdram_controller/synthesis/submodules/alt_mem_ddrx_csr.v" 64 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1438872813444 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_TFAW cfg_tfaw alt_mem_ddrx_csr.v(65) " "Verilog HDL Declaration information at alt_mem_ddrx_csr.v(65): object \"CFG_TFAW\" differs only in case from object \"cfg_tfaw\" in the same scope" {  } { { "fpga_sdram_controller/synthesis/submodules/alt_mem_ddrx_csr.v" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/fpga_sdram_controller/synthesis/submodules/alt_mem_ddrx_csr.v" 65 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1438872813444 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_TRFC cfg_trfc alt_mem_ddrx_csr.v(66) " "Verilog HDL Declaration information at alt_mem_ddrx_csr.v(66): object \"CFG_TRFC\" differs only in case from object \"cfg_trfc\" in the same scope" {  } { { "fpga_sdram_controller/synthesis/submodules/alt_mem_ddrx_csr.v" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/fpga_sdram_controller/synthesis/submodules/alt_mem_ddrx_csr.v" 66 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1438872813444 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_TREFI cfg_trefi alt_mem_ddrx_csr.v(67) " "Verilog HDL Declaration information at alt_mem_ddrx_csr.v(67): object \"CFG_TREFI\" differs only in case from object \"cfg_trefi\" in the same scope" {  } { { "fpga_sdram_controller/synthesis/submodules/alt_mem_ddrx_csr.v" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/fpga_sdram_controller/synthesis/submodules/alt_mem_ddrx_csr.v" 67 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1438872813444 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_TRCD cfg_trcd alt_mem_ddrx_csr.v(68) " "Verilog HDL Declaration information at alt_mem_ddrx_csr.v(68): object \"CFG_TRCD\" differs only in case from object \"cfg_trcd\" in the same scope" {  } { { "fpga_sdram_controller/synthesis/submodules/alt_mem_ddrx_csr.v" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/fpga_sdram_controller/synthesis/submodules/alt_mem_ddrx_csr.v" 68 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1438872813445 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_TRP cfg_trp alt_mem_ddrx_csr.v(69) " "Verilog HDL Declaration information at alt_mem_ddrx_csr.v(69): object \"CFG_TRP\" differs only in case from object \"cfg_trp\" in the same scope" {  } { { "fpga_sdram_controller/synthesis/submodules/alt_mem_ddrx_csr.v" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/fpga_sdram_controller/synthesis/submodules/alt_mem_ddrx_csr.v" 69 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1438872813445 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_TWR cfg_twr alt_mem_ddrx_csr.v(70) " "Verilog HDL Declaration information at alt_mem_ddrx_csr.v(70): object \"CFG_TWR\" differs only in case from object \"cfg_twr\" in the same scope" {  } { { "fpga_sdram_controller/synthesis/submodules/alt_mem_ddrx_csr.v" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/fpga_sdram_controller/synthesis/submodules/alt_mem_ddrx_csr.v" 70 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1438872813445 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_TWTR cfg_twtr alt_mem_ddrx_csr.v(71) " "Verilog HDL Declaration information at alt_mem_ddrx_csr.v(71): object \"CFG_TWTR\" differs only in case from object \"cfg_twtr\" in the same scope" {  } { { "fpga_sdram_controller/synthesis/submodules/alt_mem_ddrx_csr.v" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/fpga_sdram_controller/synthesis/submodules/alt_mem_ddrx_csr.v" 71 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1438872813445 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_TRTP cfg_trtp alt_mem_ddrx_csr.v(72) " "Verilog HDL Declaration information at alt_mem_ddrx_csr.v(72): object \"CFG_TRTP\" differs only in case from object \"cfg_trtp\" in the same scope" {  } { { "fpga_sdram_controller/synthesis/submodules/alt_mem_ddrx_csr.v" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/fpga_sdram_controller/synthesis/submodules/alt_mem_ddrx_csr.v" 72 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1438872813446 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_TRAS cfg_tras alt_mem_ddrx_csr.v(73) " "Verilog HDL Declaration information at alt_mem_ddrx_csr.v(73): object \"CFG_TRAS\" differs only in case from object \"cfg_tras\" in the same scope" {  } { { "fpga_sdram_controller/synthesis/submodules/alt_mem_ddrx_csr.v" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/fpga_sdram_controller/synthesis/submodules/alt_mem_ddrx_csr.v" 73 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1438872813446 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_TRC cfg_trc alt_mem_ddrx_csr.v(74) " "Verilog HDL Declaration information at alt_mem_ddrx_csr.v(74): object \"CFG_TRC\" differs only in case from object \"cfg_trc\" in the same scope" {  } { { "fpga_sdram_controller/synthesis/submodules/alt_mem_ddrx_csr.v" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/fpga_sdram_controller/synthesis/submodules/alt_mem_ddrx_csr.v" 74 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1438872813446 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_AUTO_PD_CYCLES cfg_auto_pd_cycles alt_mem_ddrx_csr.v(75) " "Verilog HDL Declaration information at alt_mem_ddrx_csr.v(75): object \"CFG_AUTO_PD_CYCLES\" differs only in case from object \"cfg_auto_pd_cycles\" in the same scope" {  } { { "fpga_sdram_controller/synthesis/submodules/alt_mem_ddrx_csr.v" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/fpga_sdram_controller/synthesis/submodules/alt_mem_ddrx_csr.v" 75 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1438872813446 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_ADDR_ORDER cfg_addr_order alt_mem_ddrx_csr.v(78) " "Verilog HDL Declaration information at alt_mem_ddrx_csr.v(78): object \"CFG_ADDR_ORDER\" differs only in case from object \"cfg_addr_order\" in the same scope" {  } { { "fpga_sdram_controller/synthesis/submodules/alt_mem_ddrx_csr.v" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/fpga_sdram_controller/synthesis/submodules/alt_mem_ddrx_csr.v" 78 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1438872813446 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_REORDER_DATA cfg_reorder_data alt_mem_ddrx_csr.v(79) " "Verilog HDL Declaration information at alt_mem_ddrx_csr.v(79): object \"CFG_REORDER_DATA\" differs only in case from object \"cfg_reorder_data\" in the same scope" {  } { { "fpga_sdram_controller/synthesis/submodules/alt_mem_ddrx_csr.v" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/fpga_sdram_controller/synthesis/submodules/alt_mem_ddrx_csr.v" 79 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1438872813446 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_STARVE_LIMIT cfg_starve_limit alt_mem_ddrx_csr.v(80) " "Verilog HDL Declaration information at alt_mem_ddrx_csr.v(80): object \"CFG_STARVE_LIMIT\" differs only in case from object \"cfg_starve_limit\" in the same scope" {  } { { "fpga_sdram_controller/synthesis/submodules/alt_mem_ddrx_csr.v" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/fpga_sdram_controller/synthesis/submodules/alt_mem_ddrx_csr.v" 80 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1438872813446 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_COL_ADDR_WIDTH cfg_col_addr_width alt_mem_ddrx_csr.v(33) " "Verilog HDL Declaration information at alt_mem_ddrx_csr.v(33): object \"CFG_COL_ADDR_WIDTH\" differs only in case from object \"cfg_col_addr_width\" in the same scope" {  } { { "fpga_sdram_controller/synthesis/submodules/alt_mem_ddrx_csr.v" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/fpga_sdram_controller/synthesis/submodules/alt_mem_ddrx_csr.v" 33 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1438872813447 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_ROW_ADDR_WIDTH cfg_row_addr_width alt_mem_ddrx_csr.v(32) " "Verilog HDL Declaration information at alt_mem_ddrx_csr.v(32): object \"CFG_ROW_ADDR_WIDTH\" differs only in case from object \"cfg_row_addr_width\" in the same scope" {  } { { "fpga_sdram_controller/synthesis/submodules/alt_mem_ddrx_csr.v" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/fpga_sdram_controller/synthesis/submodules/alt_mem_ddrx_csr.v" 32 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1438872813447 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_BANK_ADDR_WIDTH cfg_bank_addr_width alt_mem_ddrx_csr.v(34) " "Verilog HDL Declaration information at alt_mem_ddrx_csr.v(34): object \"CFG_BANK_ADDR_WIDTH\" differs only in case from object \"cfg_bank_addr_width\" in the same scope" {  } { { "fpga_sdram_controller/synthesis/submodules/alt_mem_ddrx_csr.v" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/fpga_sdram_controller/synthesis/submodules/alt_mem_ddrx_csr.v" 34 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1438872813447 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_CS_ADDR_WIDTH cfg_cs_addr_width alt_mem_ddrx_csr.v(31) " "Verilog HDL Declaration information at alt_mem_ddrx_csr.v(31): object \"CFG_CS_ADDR_WIDTH\" differs only in case from object \"cfg_cs_addr_width\" in the same scope" {  } { { "fpga_sdram_controller/synthesis/submodules/alt_mem_ddrx_csr.v" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/fpga_sdram_controller/synthesis/submodules/alt_mem_ddrx_csr.v" 31 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1438872813447 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_ENABLE_ECC cfg_enable_ecc alt_mem_ddrx_csr.v(36) " "Verilog HDL Declaration information at alt_mem_ddrx_csr.v(36): object \"CFG_ENABLE_ECC\" differs only in case from object \"cfg_enable_ecc\" in the same scope" {  } { { "fpga_sdram_controller/synthesis/submodules/alt_mem_ddrx_csr.v" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/fpga_sdram_controller/synthesis/submodules/alt_mem_ddrx_csr.v" 36 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1438872813447 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_ENABLE_AUTO_CORR cfg_enable_auto_corr alt_mem_ddrx_csr.v(37) " "Verilog HDL Declaration information at alt_mem_ddrx_csr.v(37): object \"CFG_ENABLE_AUTO_CORR\" differs only in case from object \"cfg_enable_auto_corr\" in the same scope" {  } { { "fpga_sdram_controller/synthesis/submodules/alt_mem_ddrx_csr.v" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/fpga_sdram_controller/synthesis/submodules/alt_mem_ddrx_csr.v" 37 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1438872813447 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_REGDIMM_ENABLE cfg_regdimm_enable alt_mem_ddrx_csr.v(38) " "Verilog HDL Declaration information at alt_mem_ddrx_csr.v(38): object \"CFG_REGDIMM_ENABLE\" differs only in case from object \"cfg_regdimm_enable\" in the same scope" {  } { { "fpga_sdram_controller/synthesis/submodules/alt_mem_ddrx_csr.v" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/fpga_sdram_controller/synthesis/submodules/alt_mem_ddrx_csr.v" 38 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1438872813448 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpga_sdram_controller/synthesis/submodules/alt_mem_ddrx_csr.v 1 1 " "Found 1 design units, including 1 entities, in source file fpga_sdram_controller/synthesis/submodules/alt_mem_ddrx_csr.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_csr " "Found entity 1: alt_mem_ddrx_csr" {  } { { "fpga_sdram_controller/synthesis/submodules/alt_mem_ddrx_csr.v" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/fpga_sdram_controller/synthesis/submodules/alt_mem_ddrx_csr.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1438872813449 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1438872813449 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpga_sdram_controller/synthesis/submodules/alt_mem_ddrx_buffer.v 1 1 " "Found 1 design units, including 1 entities, in source file fpga_sdram_controller/synthesis/submodules/alt_mem_ddrx_buffer.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_buffer " "Found entity 1: alt_mem_ddrx_buffer" {  } { { "fpga_sdram_controller/synthesis/submodules/alt_mem_ddrx_buffer.v" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/fpga_sdram_controller/synthesis/submodules/alt_mem_ddrx_buffer.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1438872813456 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1438872813456 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpga_sdram_controller/synthesis/submodules/alt_mem_ddrx_buffer_manager.v 1 1 " "Found 1 design units, including 1 entities, in source file fpga_sdram_controller/synthesis/submodules/alt_mem_ddrx_buffer_manager.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_buffer_manager " "Found entity 1: alt_mem_ddrx_buffer_manager" {  } { { "fpga_sdram_controller/synthesis/submodules/alt_mem_ddrx_buffer_manager.v" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/fpga_sdram_controller/synthesis/submodules/alt_mem_ddrx_buffer_manager.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1438872813469 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1438872813469 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpga_sdram_controller/synthesis/submodules/alt_mem_ddrx_burst_tracking.v 1 1 " "Found 1 design units, including 1 entities, in source file fpga_sdram_controller/synthesis/submodules/alt_mem_ddrx_burst_tracking.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_burst_tracking " "Found entity 1: alt_mem_ddrx_burst_tracking" {  } { { "fpga_sdram_controller/synthesis/submodules/alt_mem_ddrx_burst_tracking.v" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/fpga_sdram_controller/synthesis/submodules/alt_mem_ddrx_burst_tracking.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1438872813480 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1438872813480 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpga_sdram_controller/synthesis/submodules/alt_mem_ddrx_dataid_manager.v 1 1 " "Found 1 design units, including 1 entities, in source file fpga_sdram_controller/synthesis/submodules/alt_mem_ddrx_dataid_manager.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_dataid_manager " "Found entity 1: alt_mem_ddrx_dataid_manager" {  } { { "fpga_sdram_controller/synthesis/submodules/alt_mem_ddrx_dataid_manager.v" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/fpga_sdram_controller/synthesis/submodules/alt_mem_ddrx_dataid_manager.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1438872813491 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1438872813491 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpga_sdram_controller/synthesis/submodules/alt_mem_ddrx_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file fpga_sdram_controller/synthesis/submodules/alt_mem_ddrx_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_fifo " "Found entity 1: alt_mem_ddrx_fifo" {  } { { "fpga_sdram_controller/synthesis/submodules/alt_mem_ddrx_fifo.v" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/fpga_sdram_controller/synthesis/submodules/alt_mem_ddrx_fifo.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1438872813498 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1438872813498 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpga_sdram_controller/synthesis/submodules/alt_mem_ddrx_list.v 1 1 " "Found 1 design units, including 1 entities, in source file fpga_sdram_controller/synthesis/submodules/alt_mem_ddrx_list.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_list " "Found entity 1: alt_mem_ddrx_list" {  } { { "fpga_sdram_controller/synthesis/submodules/alt_mem_ddrx_list.v" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/fpga_sdram_controller/synthesis/submodules/alt_mem_ddrx_list.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1438872813518 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1438872813518 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpga_sdram_controller/synthesis/submodules/alt_mem_ddrx_rdata_path.v 1 1 " "Found 1 design units, including 1 entities, in source file fpga_sdram_controller/synthesis/submodules/alt_mem_ddrx_rdata_path.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_rdata_path " "Found entity 1: alt_mem_ddrx_rdata_path" {  } { { "fpga_sdram_controller/synthesis/submodules/alt_mem_ddrx_rdata_path.v" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/fpga_sdram_controller/synthesis/submodules/alt_mem_ddrx_rdata_path.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1438872813531 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1438872813531 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpga_sdram_controller/synthesis/submodules/alt_mem_ddrx_wdata_path.v 1 1 " "Found 1 design units, including 1 entities, in source file fpga_sdram_controller/synthesis/submodules/alt_mem_ddrx_wdata_path.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_wdata_path " "Found entity 1: alt_mem_ddrx_wdata_path" {  } { { "fpga_sdram_controller/synthesis/submodules/alt_mem_ddrx_wdata_path.v" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/fpga_sdram_controller/synthesis/submodules/alt_mem_ddrx_wdata_path.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1438872813547 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1438872813547 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpga_sdram_controller/synthesis/submodules/alt_mem_ddrx_ecc_decoder.v 1 1 " "Found 1 design units, including 1 entities, in source file fpga_sdram_controller/synthesis/submodules/alt_mem_ddrx_ecc_decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_ecc_decoder " "Found entity 1: alt_mem_ddrx_ecc_decoder" {  } { { "fpga_sdram_controller/synthesis/submodules/alt_mem_ddrx_ecc_decoder.v" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/fpga_sdram_controller/synthesis/submodules/alt_mem_ddrx_ecc_decoder.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1438872813556 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1438872813556 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpga_sdram_controller/synthesis/submodules/alt_mem_ddrx_ecc_decoder_32_syn.v 3 3 " "Found 3 design units, including 3 entities, in source file fpga_sdram_controller/synthesis/submodules/alt_mem_ddrx_ecc_decoder_32_syn.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_ecc_decoder_32_decode " "Found entity 1: alt_mem_ddrx_ecc_decoder_32_decode" {  } { { "fpga_sdram_controller/synthesis/submodules/alt_mem_ddrx_ecc_decoder_32_syn.v" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/fpga_sdram_controller/synthesis/submodules/alt_mem_ddrx_ecc_decoder_32_syn.v" 63 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1438872813567 ""} { "Info" "ISGN_ENTITY_NAME" "2 alt_mem_ddrx_ecc_decoder_32_altecc_decoder " "Found entity 2: alt_mem_ddrx_ecc_decoder_32_altecc_decoder" {  } { { "fpga_sdram_controller/synthesis/submodules/alt_mem_ddrx_ecc_decoder_32_syn.v" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/fpga_sdram_controller/synthesis/submodules/alt_mem_ddrx_ecc_decoder_32_syn.v" 238 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1438872813567 ""} { "Info" "ISGN_ENTITY_NAME" "3 alt_mem_ddrx_ecc_decoder_32 " "Found entity 3: alt_mem_ddrx_ecc_decoder_32" {  } { { "fpga_sdram_controller/synthesis/submodules/alt_mem_ddrx_ecc_decoder_32_syn.v" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/fpga_sdram_controller/synthesis/submodules/alt_mem_ddrx_ecc_decoder_32_syn.v" 412 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1438872813567 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1438872813567 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpga_sdram_controller/synthesis/submodules/alt_mem_ddrx_ecc_decoder_64_syn.v 3 3 " "Found 3 design units, including 3 entities, in source file fpga_sdram_controller/synthesis/submodules/alt_mem_ddrx_ecc_decoder_64_syn.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_ecc_decoder_64_decode " "Found entity 1: alt_mem_ddrx_ecc_decoder_64_decode" {  } { { "fpga_sdram_controller/synthesis/submodules/alt_mem_ddrx_ecc_decoder_64_syn.v" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/fpga_sdram_controller/synthesis/submodules/alt_mem_ddrx_ecc_decoder_64_syn.v" 63 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1438872813607 ""} { "Info" "ISGN_ENTITY_NAME" "2 alt_mem_ddrx_ecc_decoder_64_altecc_decoder " "Found entity 2: alt_mem_ddrx_ecc_decoder_64_altecc_decoder" {  } { { "fpga_sdram_controller/synthesis/submodules/alt_mem_ddrx_ecc_decoder_64_syn.v" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/fpga_sdram_controller/synthesis/submodules/alt_mem_ddrx_ecc_decoder_64_syn.v" 390 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1438872813607 ""} { "Info" "ISGN_ENTITY_NAME" "3 alt_mem_ddrx_ecc_decoder_64 " "Found entity 3: alt_mem_ddrx_ecc_decoder_64" {  } { { "fpga_sdram_controller/synthesis/submodules/alt_mem_ddrx_ecc_decoder_64_syn.v" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/fpga_sdram_controller/synthesis/submodules/alt_mem_ddrx_ecc_decoder_64_syn.v" 630 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1438872813607 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1438872813607 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpga_sdram_controller/synthesis/submodules/alt_mem_ddrx_ecc_encoder.v 1 1 " "Found 1 design units, including 1 entities, in source file fpga_sdram_controller/synthesis/submodules/alt_mem_ddrx_ecc_encoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_ecc_encoder " "Found entity 1: alt_mem_ddrx_ecc_encoder" {  } { { "fpga_sdram_controller/synthesis/submodules/alt_mem_ddrx_ecc_encoder.v" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/fpga_sdram_controller/synthesis/submodules/alt_mem_ddrx_ecc_encoder.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1438872813620 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1438872813620 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpga_sdram_controller/synthesis/submodules/alt_mem_ddrx_ecc_encoder_32_syn.v 2 2 " "Found 2 design units, including 2 entities, in source file fpga_sdram_controller/synthesis/submodules/alt_mem_ddrx_ecc_encoder_32_syn.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_ecc_encoder_32_altecc_encoder " "Found entity 1: alt_mem_ddrx_ecc_encoder_32_altecc_encoder" {  } { { "fpga_sdram_controller/synthesis/submodules/alt_mem_ddrx_ecc_encoder_32_syn.v" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/fpga_sdram_controller/synthesis/submodules/alt_mem_ddrx_ecc_encoder_32_syn.v" 59 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1438872813633 ""} { "Info" "ISGN_ENTITY_NAME" "2 alt_mem_ddrx_ecc_encoder_32 " "Found entity 2: alt_mem_ddrx_ecc_encoder_32" {  } { { "fpga_sdram_controller/synthesis/submodules/alt_mem_ddrx_ecc_encoder_32_syn.v" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/fpga_sdram_controller/synthesis/submodules/alt_mem_ddrx_ecc_encoder_32_syn.v" 229 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1438872813633 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1438872813633 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpga_sdram_controller/synthesis/submodules/alt_mem_ddrx_ecc_encoder_64_syn.v 2 2 " "Found 2 design units, including 2 entities, in source file fpga_sdram_controller/synthesis/submodules/alt_mem_ddrx_ecc_encoder_64_syn.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_ecc_encoder_64_altecc_encoder " "Found entity 1: alt_mem_ddrx_ecc_encoder_64_altecc_encoder" {  } { { "fpga_sdram_controller/synthesis/submodules/alt_mem_ddrx_ecc_encoder_64_syn.v" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/fpga_sdram_controller/synthesis/submodules/alt_mem_ddrx_ecc_encoder_64_syn.v" 59 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1438872813649 ""} { "Info" "ISGN_ENTITY_NAME" "2 alt_mem_ddrx_ecc_encoder_64 " "Found entity 2: alt_mem_ddrx_ecc_encoder_64" {  } { { "fpga_sdram_controller/synthesis/submodules/alt_mem_ddrx_ecc_encoder_64_syn.v" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/fpga_sdram_controller/synthesis/submodules/alt_mem_ddrx_ecc_encoder_64_syn.v" 328 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1438872813649 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1438872813649 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_LOCAL_DATA_WIDTH cfg_local_data_width alt_mem_ddrx_ecc_encoder_decoder_wrapper.v(20) " "Verilog HDL Declaration information at alt_mem_ddrx_ecc_encoder_decoder_wrapper.v(20): object \"CFG_LOCAL_DATA_WIDTH\" differs only in case from object \"cfg_local_data_width\" in the same scope" {  } { { "fpga_sdram_controller/synthesis/submodules/alt_mem_ddrx_ecc_encoder_decoder_wrapper.v" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/fpga_sdram_controller/synthesis/submodules/alt_mem_ddrx_ecc_encoder_decoder_wrapper.v" 20 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1438872813661 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_LOCAL_DM_WIDTH cfg_local_dm_width alt_mem_ddrx_ecc_encoder_decoder_wrapper.v(158) " "Verilog HDL Declaration information at alt_mem_ddrx_ecc_encoder_decoder_wrapper.v(158): object \"CFG_LOCAL_DM_WIDTH\" differs only in case from object \"cfg_local_dm_width\" in the same scope" {  } { { "fpga_sdram_controller/synthesis/submodules/alt_mem_ddrx_ecc_encoder_decoder_wrapper.v" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/fpga_sdram_controller/synthesis/submodules/alt_mem_ddrx_ecc_encoder_decoder_wrapper.v" 158 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1438872813662 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpga_sdram_controller/synthesis/submodules/alt_mem_ddrx_ecc_encoder_decoder_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file fpga_sdram_controller/synthesis/submodules/alt_mem_ddrx_ecc_encoder_decoder_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_ecc_encoder_decoder_wrapper " "Found entity 1: alt_mem_ddrx_ecc_encoder_decoder_wrapper" {  } { { "fpga_sdram_controller/synthesis/submodules/alt_mem_ddrx_ecc_encoder_decoder_wrapper.v" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/fpga_sdram_controller/synthesis/submodules/alt_mem_ddrx_ecc_encoder_decoder_wrapper.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1438872813664 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1438872813664 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpga_sdram_controller/synthesis/submodules/alt_mem_ddrx_axi_st_converter.v 1 1 " "Found 1 design units, including 1 entities, in source file fpga_sdram_controller/synthesis/submodules/alt_mem_ddrx_axi_st_converter.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_axi_st_converter " "Found entity 1: alt_mem_ddrx_axi_st_converter" {  } { { "fpga_sdram_controller/synthesis/submodules/alt_mem_ddrx_axi_st_converter.v" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/fpga_sdram_controller/synthesis/submodules/alt_mem_ddrx_axi_st_converter.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1438872813685 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1438872813685 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpga_sdram_controller/synthesis/submodules/alt_mem_ddrx_input_if.v 1 1 " "Found 1 design units, including 1 entities, in source file fpga_sdram_controller/synthesis/submodules/alt_mem_ddrx_input_if.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_input_if " "Found entity 1: alt_mem_ddrx_input_if" {  } { { "fpga_sdram_controller/synthesis/submodules/alt_mem_ddrx_input_if.v" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/fpga_sdram_controller/synthesis/submodules/alt_mem_ddrx_input_if.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1438872813696 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1438872813696 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpga_sdram_controller/synthesis/submodules/alt_mem_ddrx_rank_timer.v 1 1 " "Found 1 design units, including 1 entities, in source file fpga_sdram_controller/synthesis/submodules/alt_mem_ddrx_rank_timer.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_rank_timer " "Found entity 1: alt_mem_ddrx_rank_timer" {  } { { "fpga_sdram_controller/synthesis/submodules/alt_mem_ddrx_rank_timer.v" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/fpga_sdram_controller/synthesis/submodules/alt_mem_ddrx_rank_timer.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1438872813723 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1438872813723 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpga_sdram_controller/synthesis/submodules/alt_mem_ddrx_sideband.v 1 1 " "Found 1 design units, including 1 entities, in source file fpga_sdram_controller/synthesis/submodules/alt_mem_ddrx_sideband.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_sideband " "Found entity 1: alt_mem_ddrx_sideband" {  } { { "fpga_sdram_controller/synthesis/submodules/alt_mem_ddrx_sideband.v" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/fpga_sdram_controller/synthesis/submodules/alt_mem_ddrx_sideband.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1438872813746 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1438872813746 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpga_sdram_controller/synthesis/submodules/alt_mem_ddrx_tbp.v 1 1 " "Found 1 design units, including 1 entities, in source file fpga_sdram_controller/synthesis/submodules/alt_mem_ddrx_tbp.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_tbp " "Found entity 1: alt_mem_ddrx_tbp" {  } { { "fpga_sdram_controller/synthesis/submodules/alt_mem_ddrx_tbp.v" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/fpga_sdram_controller/synthesis/submodules/alt_mem_ddrx_tbp.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1438872813773 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1438872813773 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpga_sdram_controller/synthesis/submodules/alt_mem_ddrx_timing_param.v 1 1 " "Found 1 design units, including 1 entities, in source file fpga_sdram_controller/synthesis/submodules/alt_mem_ddrx_timing_param.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_timing_param " "Found entity 1: alt_mem_ddrx_timing_param" {  } { { "fpga_sdram_controller/synthesis/submodules/alt_mem_ddrx_timing_param.v" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/fpga_sdram_controller/synthesis/submodules/alt_mem_ddrx_timing_param.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1438872813791 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1438872813791 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_OUTPUT_REGD cfg_output_regd alt_mem_ddrx_controller.v(43) " "Verilog HDL Declaration information at alt_mem_ddrx_controller.v(43): object \"CFG_OUTPUT_REGD\" differs only in case from object \"cfg_output_regd\" in the same scope" {  } { { "fpga_sdram_controller/synthesis/submodules/alt_mem_ddrx_controller.v" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/fpga_sdram_controller/synthesis/submodules/alt_mem_ddrx_controller.v" 43 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1438872813819 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpga_sdram_controller/synthesis/submodules/alt_mem_ddrx_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file fpga_sdram_controller/synthesis/submodules/alt_mem_ddrx_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_controller " "Found entity 1: alt_mem_ddrx_controller" {  } { { "fpga_sdram_controller/synthesis/submodules/alt_mem_ddrx_controller.v" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/fpga_sdram_controller/synthesis/submodules/alt_mem_ddrx_controller.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1438872813823 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1438872813823 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_TYPE cfg_type alt_mem_ddrx_controller_st_top.v(150) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(150): object \"CFG_TYPE\" differs only in case from object \"cfg_type\" in the same scope" {  } { { "fpga_sdram_controller/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/fpga_sdram_controller/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 150 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1438872813837 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_BURST_LENGTH cfg_burst_length alt_mem_ddrx_controller_st_top.v(152) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(152): object \"CFG_BURST_LENGTH\" differs only in case from object \"cfg_burst_length\" in the same scope" {  } { { "fpga_sdram_controller/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/fpga_sdram_controller/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 152 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1438872813837 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_ADDR_ORDER cfg_addr_order alt_mem_ddrx_controller_st_top.v(157) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(157): object \"CFG_ADDR_ORDER\" differs only in case from object \"cfg_addr_order\" in the same scope" {  } { { "fpga_sdram_controller/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/fpga_sdram_controller/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 157 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1438872813837 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_ENABLE_ECC cfg_enable_ecc alt_mem_ddrx_controller_st_top.v(271) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(271): object \"CFG_ENABLE_ECC\" differs only in case from object \"cfg_enable_ecc\" in the same scope" {  } { { "fpga_sdram_controller/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/fpga_sdram_controller/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 271 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1438872813837 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_ENABLE_AUTO_CORR cfg_enable_auto_corr alt_mem_ddrx_controller_st_top.v(272) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(272): object \"CFG_ENABLE_AUTO_CORR\" differs only in case from object \"cfg_enable_auto_corr\" in the same scope" {  } { { "fpga_sdram_controller/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/fpga_sdram_controller/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 272 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1438872813837 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_GEN_SBE cfg_gen_sbe alt_mem_ddrx_controller_st_top.v(182) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(182): object \"CFG_GEN_SBE\" differs only in case from object \"cfg_gen_sbe\" in the same scope" {  } { { "fpga_sdram_controller/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/fpga_sdram_controller/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 182 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1438872813837 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_GEN_DBE cfg_gen_dbe alt_mem_ddrx_controller_st_top.v(183) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(183): object \"CFG_GEN_DBE\" differs only in case from object \"cfg_gen_dbe\" in the same scope" {  } { { "fpga_sdram_controller/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/fpga_sdram_controller/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 183 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1438872813837 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_REORDER_DATA cfg_reorder_data alt_mem_ddrx_controller_st_top.v(154) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(154): object \"CFG_REORDER_DATA\" differs only in case from object \"cfg_reorder_data\" in the same scope" {  } { { "fpga_sdram_controller/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/fpga_sdram_controller/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 154 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1438872813838 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_USER_RFSH cfg_user_rfsh alt_mem_ddrx_controller_st_top.v(305) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(305): object \"CFG_USER_RFSH\" differs only in case from object \"cfg_user_rfsh\" in the same scope" {  } { { "fpga_sdram_controller/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/fpga_sdram_controller/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 305 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1438872813838 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_REGDIMM_ENABLE cfg_regdimm_enable alt_mem_ddrx_controller_st_top.v(306) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(306): object \"CFG_REGDIMM_ENABLE\" differs only in case from object \"cfg_regdimm_enable\" in the same scope" {  } { { "fpga_sdram_controller/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/fpga_sdram_controller/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 306 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1438872813838 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_ENABLE_BURST_INTERRUPT cfg_enable_burst_interrupt alt_mem_ddrx_controller_st_top.v(307) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(307): object \"CFG_ENABLE_BURST_INTERRUPT\" differs only in case from object \"cfg_enable_burst_interrupt\" in the same scope" {  } { { "fpga_sdram_controller/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/fpga_sdram_controller/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 307 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1438872813838 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_ENABLE_BURST_TERMINATE cfg_enable_burst_terminate alt_mem_ddrx_controller_st_top.v(308) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(308): object \"CFG_ENABLE_BURST_TERMINATE\" differs only in case from object \"cfg_enable_burst_terminate\" in the same scope" {  } { { "fpga_sdram_controller/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/fpga_sdram_controller/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 308 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1438872813838 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_ENABLE_DQS_TRACKING cfg_enable_dqs_tracking alt_mem_ddrx_controller_st_top.v(203) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(203): object \"CFG_ENABLE_DQS_TRACKING\" differs only in case from object \"cfg_enable_dqs_tracking\" in the same scope" {  } { { "fpga_sdram_controller/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/fpga_sdram_controller/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 203 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1438872813838 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_OUTPUT_REGD cfg_output_regd alt_mem_ddrx_controller_st_top.v(303) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(303): object \"CFG_OUTPUT_REGD\" differs only in case from object \"cfg_output_regd\" in the same scope" {  } { { "fpga_sdram_controller/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/fpga_sdram_controller/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 303 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1438872813838 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_ENABLE_NO_DM cfg_enable_no_dm alt_mem_ddrx_controller_st_top.v(199) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(199): object \"CFG_ENABLE_NO_DM\" differs only in case from object \"cfg_enable_no_dm\" in the same scope" {  } { { "fpga_sdram_controller/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/fpga_sdram_controller/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 199 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1438872813838 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_ENABLE_ECC_CODE_OVERWRITES cfg_enable_ecc_code_overwrites alt_mem_ddrx_controller_st_top.v(274) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(274): object \"CFG_ENABLE_ECC_CODE_OVERWRITES\" differs only in case from object \"cfg_enable_ecc_code_overwrites\" in the same scope" {  } { { "fpga_sdram_controller/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/fpga_sdram_controller/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 274 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1438872813838 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_CAS_WR_LAT cfg_cas_wr_lat alt_mem_ddrx_controller_st_top.v(255) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(255): object \"CFG_CAS_WR_LAT\" differs only in case from object \"cfg_cas_wr_lat\" in the same scope" {  } { { "fpga_sdram_controller/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/fpga_sdram_controller/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 255 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1438872813838 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_ADD_LAT cfg_add_lat alt_mem_ddrx_controller_st_top.v(256) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(256): object \"CFG_ADD_LAT\" differs only in case from object \"cfg_add_lat\" in the same scope" {  } { { "fpga_sdram_controller/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/fpga_sdram_controller/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 256 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1438872813838 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_TCL cfg_tcl alt_mem_ddrx_controller_st_top.v(257) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(257): object \"CFG_TCL\" differs only in case from object \"cfg_tcl\" in the same scope" {  } { { "fpga_sdram_controller/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/fpga_sdram_controller/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 257 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1438872813838 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_TRRD cfg_trrd alt_mem_ddrx_controller_st_top.v(258) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(258): object \"CFG_TRRD\" differs only in case from object \"cfg_trrd\" in the same scope" {  } { { "fpga_sdram_controller/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/fpga_sdram_controller/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 258 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1438872813839 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_TFAW cfg_tfaw alt_mem_ddrx_controller_st_top.v(259) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(259): object \"CFG_TFAW\" differs only in case from object \"cfg_tfaw\" in the same scope" {  } { { "fpga_sdram_controller/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/fpga_sdram_controller/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 259 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1438872813839 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_TRFC cfg_trfc alt_mem_ddrx_controller_st_top.v(260) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(260): object \"CFG_TRFC\" differs only in case from object \"cfg_trfc\" in the same scope" {  } { { "fpga_sdram_controller/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/fpga_sdram_controller/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 260 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1438872813839 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_TREFI cfg_trefi alt_mem_ddrx_controller_st_top.v(261) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(261): object \"CFG_TREFI\" differs only in case from object \"cfg_trefi\" in the same scope" {  } { { "fpga_sdram_controller/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/fpga_sdram_controller/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 261 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1438872813839 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_TRCD cfg_trcd alt_mem_ddrx_controller_st_top.v(262) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(262): object \"CFG_TRCD\" differs only in case from object \"cfg_trcd\" in the same scope" {  } { { "fpga_sdram_controller/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/fpga_sdram_controller/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 262 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1438872813839 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_TRP cfg_trp alt_mem_ddrx_controller_st_top.v(263) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(263): object \"CFG_TRP\" differs only in case from object \"cfg_trp\" in the same scope" {  } { { "fpga_sdram_controller/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/fpga_sdram_controller/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 263 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1438872813839 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_TWR cfg_twr alt_mem_ddrx_controller_st_top.v(264) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(264): object \"CFG_TWR\" differs only in case from object \"cfg_twr\" in the same scope" {  } { { "fpga_sdram_controller/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/fpga_sdram_controller/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 264 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1438872813839 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_TWTR cfg_twtr alt_mem_ddrx_controller_st_top.v(265) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(265): object \"CFG_TWTR\" differs only in case from object \"cfg_twtr\" in the same scope" {  } { { "fpga_sdram_controller/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/fpga_sdram_controller/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 265 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1438872813839 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_TRTP cfg_trtp alt_mem_ddrx_controller_st_top.v(266) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(266): object \"CFG_TRTP\" differs only in case from object \"cfg_trtp\" in the same scope" {  } { { "fpga_sdram_controller/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/fpga_sdram_controller/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 266 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1438872813839 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_TRAS cfg_tras alt_mem_ddrx_controller_st_top.v(267) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(267): object \"CFG_TRAS\" differs only in case from object \"cfg_tras\" in the same scope" {  } { { "fpga_sdram_controller/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/fpga_sdram_controller/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 267 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1438872813839 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_TRC cfg_trc alt_mem_ddrx_controller_st_top.v(268) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(268): object \"CFG_TRC\" differs only in case from object \"cfg_trc\" in the same scope" {  } { { "fpga_sdram_controller/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/fpga_sdram_controller/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 268 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1438872813839 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_AUTO_PD_CYCLES cfg_auto_pd_cycles alt_mem_ddrx_controller_st_top.v(269) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(269): object \"CFG_AUTO_PD_CYCLES\" differs only in case from object \"cfg_auto_pd_cycles\" in the same scope" {  } { { "fpga_sdram_controller/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/fpga_sdram_controller/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 269 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1438872813839 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_SELF_RFSH_EXIT_CYCLES cfg_self_rfsh_exit_cycles alt_mem_ddrx_controller_st_top.v(174) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(174): object \"CFG_SELF_RFSH_EXIT_CYCLES\" differs only in case from object \"cfg_self_rfsh_exit_cycles\" in the same scope" {  } { { "fpga_sdram_controller/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/fpga_sdram_controller/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 174 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1438872813839 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_PDN_EXIT_CYCLES cfg_pdn_exit_cycles alt_mem_ddrx_controller_st_top.v(175) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(175): object \"CFG_PDN_EXIT_CYCLES\" differs only in case from object \"cfg_pdn_exit_cycles\" in the same scope" {  } { { "fpga_sdram_controller/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/fpga_sdram_controller/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 175 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1438872813839 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_POWER_SAVING_EXIT_CYCLES cfg_power_saving_exit_cycles alt_mem_ddrx_controller_st_top.v(176) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(176): object \"CFG_POWER_SAVING_EXIT_CYCLES\" differs only in case from object \"cfg_power_saving_exit_cycles\" in the same scope" {  } { { "fpga_sdram_controller/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/fpga_sdram_controller/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 176 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1438872813840 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_MEM_CLK_ENTRY_CYCLES cfg_mem_clk_entry_cycles alt_mem_ddrx_controller_st_top.v(177) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(177): object \"CFG_MEM_CLK_ENTRY_CYCLES\" differs only in case from object \"cfg_mem_clk_entry_cycles\" in the same scope" {  } { { "fpga_sdram_controller/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/fpga_sdram_controller/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 177 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1438872813840 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_TMRD cfg_tmrd alt_mem_ddrx_controller_st_top.v(270) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(270): object \"CFG_TMRD\" differs only in case from object \"cfg_tmrd\" in the same scope" {  } { { "fpga_sdram_controller/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/fpga_sdram_controller/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 270 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1438872813840 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_COL_ADDR_WIDTH cfg_col_addr_width alt_mem_ddrx_controller_st_top.v(251) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(251): object \"CFG_COL_ADDR_WIDTH\" differs only in case from object \"cfg_col_addr_width\" in the same scope" {  } { { "fpga_sdram_controller/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/fpga_sdram_controller/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 251 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1438872813840 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_ROW_ADDR_WIDTH cfg_row_addr_width alt_mem_ddrx_controller_st_top.v(252) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(252): object \"CFG_ROW_ADDR_WIDTH\" differs only in case from object \"cfg_row_addr_width\" in the same scope" {  } { { "fpga_sdram_controller/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/fpga_sdram_controller/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 252 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1438872813840 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_BANK_ADDR_WIDTH cfg_bank_addr_width alt_mem_ddrx_controller_st_top.v(253) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(253): object \"CFG_BANK_ADDR_WIDTH\" differs only in case from object \"cfg_bank_addr_width\" in the same scope" {  } { { "fpga_sdram_controller/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/fpga_sdram_controller/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 253 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1438872813840 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_CS_ADDR_WIDTH cfg_cs_addr_width alt_mem_ddrx_controller_st_top.v(254) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(254): object \"CFG_CS_ADDR_WIDTH\" differs only in case from object \"cfg_cs_addr_width\" in the same scope" {  } { { "fpga_sdram_controller/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/fpga_sdram_controller/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 254 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1438872813840 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_ENABLE_INTR cfg_enable_intr alt_mem_ddrx_controller_st_top.v(184) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(184): object \"CFG_ENABLE_INTR\" differs only in case from object \"cfg_enable_intr\" in the same scope" {  } { { "fpga_sdram_controller/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/fpga_sdram_controller/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 184 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1438872813840 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_MASK_SBE_INTR cfg_mask_sbe_intr alt_mem_ddrx_controller_st_top.v(185) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(185): object \"CFG_MASK_SBE_INTR\" differs only in case from object \"cfg_mask_sbe_intr\" in the same scope" {  } { { "fpga_sdram_controller/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/fpga_sdram_controller/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 185 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1438872813840 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_MASK_DBE_INTR cfg_mask_dbe_intr alt_mem_ddrx_controller_st_top.v(186) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(186): object \"CFG_MASK_DBE_INTR\" differs only in case from object \"cfg_mask_dbe_intr\" in the same scope" {  } { { "fpga_sdram_controller/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/fpga_sdram_controller/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 186 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1438872813840 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_CLR_INTR cfg_clr_intr alt_mem_ddrx_controller_st_top.v(188) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(188): object \"CFG_CLR_INTR\" differs only in case from object \"cfg_clr_intr\" in the same scope" {  } { { "fpga_sdram_controller/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/fpga_sdram_controller/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 188 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1438872813840 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_CAL_REQ cfg_cal_req alt_mem_ddrx_controller_st_top.v(275) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(275): object \"CFG_CAL_REQ\" differs only in case from object \"cfg_cal_req\" in the same scope" {  } { { "fpga_sdram_controller/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/fpga_sdram_controller/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 275 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1438872813840 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_EXTRA_CTL_CLK_ACT_TO_RDWR cfg_extra_ctl_clk_act_to_rdwr alt_mem_ddrx_controller_st_top.v(276) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(276): object \"CFG_EXTRA_CTL_CLK_ACT_TO_RDWR\" differs only in case from object \"cfg_extra_ctl_clk_act_to_rdwr\" in the same scope" {  } { { "fpga_sdram_controller/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/fpga_sdram_controller/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 276 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1438872813841 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_EXTRA_CTL_CLK_ACT_TO_PCH cfg_extra_ctl_clk_act_to_pch alt_mem_ddrx_controller_st_top.v(277) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(277): object \"CFG_EXTRA_CTL_CLK_ACT_TO_PCH\" differs only in case from object \"cfg_extra_ctl_clk_act_to_pch\" in the same scope" {  } { { "fpga_sdram_controller/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/fpga_sdram_controller/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 277 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1438872813841 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_EXTRA_CTL_CLK_ACT_TO_ACT cfg_extra_ctl_clk_act_to_act alt_mem_ddrx_controller_st_top.v(278) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(278): object \"CFG_EXTRA_CTL_CLK_ACT_TO_ACT\" differs only in case from object \"cfg_extra_ctl_clk_act_to_act\" in the same scope" {  } { { "fpga_sdram_controller/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/fpga_sdram_controller/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 278 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1438872813841 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_EXTRA_CTL_CLK_RD_TO_RD cfg_extra_ctl_clk_rd_to_rd alt_mem_ddrx_controller_st_top.v(279) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(279): object \"CFG_EXTRA_CTL_CLK_RD_TO_RD\" differs only in case from object \"cfg_extra_ctl_clk_rd_to_rd\" in the same scope" {  } { { "fpga_sdram_controller/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/fpga_sdram_controller/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 279 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1438872813841 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_EXTRA_CTL_CLK_RD_TO_RD_DIFF_CHIP cfg_extra_ctl_clk_rd_to_rd_diff_chip alt_mem_ddrx_controller_st_top.v(280) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(280): object \"CFG_EXTRA_CTL_CLK_RD_TO_RD_DIFF_CHIP\" differs only in case from object \"cfg_extra_ctl_clk_rd_to_rd_diff_chip\" in the same scope" {  } { { "fpga_sdram_controller/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/fpga_sdram_controller/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 280 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1438872813841 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_EXTRA_CTL_CLK_RD_TO_WR cfg_extra_ctl_clk_rd_to_wr alt_mem_ddrx_controller_st_top.v(281) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(281): object \"CFG_EXTRA_CTL_CLK_RD_TO_WR\" differs only in case from object \"cfg_extra_ctl_clk_rd_to_wr\" in the same scope" {  } { { "fpga_sdram_controller/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/fpga_sdram_controller/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 281 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1438872813841 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_EXTRA_CTL_CLK_RD_TO_WR_BC cfg_extra_ctl_clk_rd_to_wr_bc alt_mem_ddrx_controller_st_top.v(282) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(282): object \"CFG_EXTRA_CTL_CLK_RD_TO_WR_BC\" differs only in case from object \"cfg_extra_ctl_clk_rd_to_wr_bc\" in the same scope" {  } { { "fpga_sdram_controller/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/fpga_sdram_controller/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 282 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1438872813841 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_EXTRA_CTL_CLK_RD_TO_WR_DIFF_CHIP cfg_extra_ctl_clk_rd_to_wr_diff_chip alt_mem_ddrx_controller_st_top.v(283) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(283): object \"CFG_EXTRA_CTL_CLK_RD_TO_WR_DIFF_CHIP\" differs only in case from object \"cfg_extra_ctl_clk_rd_to_wr_diff_chip\" in the same scope" {  } { { "fpga_sdram_controller/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/fpga_sdram_controller/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 283 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1438872813841 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_EXTRA_CTL_CLK_RD_TO_PCH cfg_extra_ctl_clk_rd_to_pch alt_mem_ddrx_controller_st_top.v(284) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(284): object \"CFG_EXTRA_CTL_CLK_RD_TO_PCH\" differs only in case from object \"cfg_extra_ctl_clk_rd_to_pch\" in the same scope" {  } { { "fpga_sdram_controller/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/fpga_sdram_controller/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 284 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1438872813841 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_EXTRA_CTL_CLK_RD_AP_TO_VALID cfg_extra_ctl_clk_rd_ap_to_valid alt_mem_ddrx_controller_st_top.v(285) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(285): object \"CFG_EXTRA_CTL_CLK_RD_AP_TO_VALID\" differs only in case from object \"cfg_extra_ctl_clk_rd_ap_to_valid\" in the same scope" {  } { { "fpga_sdram_controller/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/fpga_sdram_controller/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 285 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1438872813841 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_EXTRA_CTL_CLK_WR_TO_WR cfg_extra_ctl_clk_wr_to_wr alt_mem_ddrx_controller_st_top.v(286) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(286): object \"CFG_EXTRA_CTL_CLK_WR_TO_WR\" differs only in case from object \"cfg_extra_ctl_clk_wr_to_wr\" in the same scope" {  } { { "fpga_sdram_controller/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/fpga_sdram_controller/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 286 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1438872813841 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_EXTRA_CTL_CLK_WR_TO_WR_DIFF_CHIP cfg_extra_ctl_clk_wr_to_wr_diff_chip alt_mem_ddrx_controller_st_top.v(287) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(287): object \"CFG_EXTRA_CTL_CLK_WR_TO_WR_DIFF_CHIP\" differs only in case from object \"cfg_extra_ctl_clk_wr_to_wr_diff_chip\" in the same scope" {  } { { "fpga_sdram_controller/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/fpga_sdram_controller/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 287 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1438872813841 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_EXTRA_CTL_CLK_WR_TO_RD cfg_extra_ctl_clk_wr_to_rd alt_mem_ddrx_controller_st_top.v(288) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(288): object \"CFG_EXTRA_CTL_CLK_WR_TO_RD\" differs only in case from object \"cfg_extra_ctl_clk_wr_to_rd\" in the same scope" {  } { { "fpga_sdram_controller/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/fpga_sdram_controller/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 288 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1438872813842 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_EXTRA_CTL_CLK_WR_TO_RD_BC cfg_extra_ctl_clk_wr_to_rd_bc alt_mem_ddrx_controller_st_top.v(289) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(289): object \"CFG_EXTRA_CTL_CLK_WR_TO_RD_BC\" differs only in case from object \"cfg_extra_ctl_clk_wr_to_rd_bc\" in the same scope" {  } { { "fpga_sdram_controller/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/fpga_sdram_controller/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 289 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1438872813842 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_EXTRA_CTL_CLK_WR_TO_RD_DIFF_CHIP cfg_extra_ctl_clk_wr_to_rd_diff_chip alt_mem_ddrx_controller_st_top.v(290) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(290): object \"CFG_EXTRA_CTL_CLK_WR_TO_RD_DIFF_CHIP\" differs only in case from object \"cfg_extra_ctl_clk_wr_to_rd_diff_chip\" in the same scope" {  } { { "fpga_sdram_controller/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/fpga_sdram_controller/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 290 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1438872813842 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_EXTRA_CTL_CLK_WR_TO_PCH cfg_extra_ctl_clk_wr_to_pch alt_mem_ddrx_controller_st_top.v(291) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(291): object \"CFG_EXTRA_CTL_CLK_WR_TO_PCH\" differs only in case from object \"cfg_extra_ctl_clk_wr_to_pch\" in the same scope" {  } { { "fpga_sdram_controller/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/fpga_sdram_controller/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 291 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1438872813842 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_EXTRA_CTL_CLK_WR_AP_TO_VALID cfg_extra_ctl_clk_wr_ap_to_valid alt_mem_ddrx_controller_st_top.v(292) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(292): object \"CFG_EXTRA_CTL_CLK_WR_AP_TO_VALID\" differs only in case from object \"cfg_extra_ctl_clk_wr_ap_to_valid\" in the same scope" {  } { { "fpga_sdram_controller/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/fpga_sdram_controller/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 292 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1438872813842 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_EXTRA_CTL_CLK_PCH_TO_VALID cfg_extra_ctl_clk_pch_to_valid alt_mem_ddrx_controller_st_top.v(293) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(293): object \"CFG_EXTRA_CTL_CLK_PCH_TO_VALID\" differs only in case from object \"cfg_extra_ctl_clk_pch_to_valid\" in the same scope" {  } { { "fpga_sdram_controller/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/fpga_sdram_controller/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 293 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1438872813842 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_EXTRA_CTL_CLK_PCH_ALL_TO_VALID cfg_extra_ctl_clk_pch_all_to_valid alt_mem_ddrx_controller_st_top.v(294) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(294): object \"CFG_EXTRA_CTL_CLK_PCH_ALL_TO_VALID\" differs only in case from object \"cfg_extra_ctl_clk_pch_all_to_valid\" in the same scope" {  } { { "fpga_sdram_controller/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/fpga_sdram_controller/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 294 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1438872813842 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_EXTRA_CTL_CLK_ACT_TO_ACT_DIFF_BANK cfg_extra_ctl_clk_act_to_act_diff_bank alt_mem_ddrx_controller_st_top.v(295) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(295): object \"CFG_EXTRA_CTL_CLK_ACT_TO_ACT_DIFF_BANK\" differs only in case from object \"cfg_extra_ctl_clk_act_to_act_diff_bank\" in the same scope" {  } { { "fpga_sdram_controller/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/fpga_sdram_controller/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 295 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1438872813842 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_EXTRA_CTL_CLK_FOUR_ACT_TO_ACT cfg_extra_ctl_clk_four_act_to_act alt_mem_ddrx_controller_st_top.v(296) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(296): object \"CFG_EXTRA_CTL_CLK_FOUR_ACT_TO_ACT\" differs only in case from object \"cfg_extra_ctl_clk_four_act_to_act\" in the same scope" {  } { { "fpga_sdram_controller/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/fpga_sdram_controller/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 296 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1438872813843 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_EXTRA_CTL_CLK_ARF_TO_VALID cfg_extra_ctl_clk_arf_to_valid alt_mem_ddrx_controller_st_top.v(297) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(297): object \"CFG_EXTRA_CTL_CLK_ARF_TO_VALID\" differs only in case from object \"cfg_extra_ctl_clk_arf_to_valid\" in the same scope" {  } { { "fpga_sdram_controller/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/fpga_sdram_controller/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 297 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1438872813843 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_EXTRA_CTL_CLK_PDN_TO_VALID cfg_extra_ctl_clk_pdn_to_valid alt_mem_ddrx_controller_st_top.v(298) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(298): object \"CFG_EXTRA_CTL_CLK_PDN_TO_VALID\" differs only in case from object \"cfg_extra_ctl_clk_pdn_to_valid\" in the same scope" {  } { { "fpga_sdram_controller/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/fpga_sdram_controller/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 298 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1438872813843 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_EXTRA_CTL_CLK_SRF_TO_VALID cfg_extra_ctl_clk_srf_to_valid alt_mem_ddrx_controller_st_top.v(299) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(299): object \"CFG_EXTRA_CTL_CLK_SRF_TO_VALID\" differs only in case from object \"cfg_extra_ctl_clk_srf_to_valid\" in the same scope" {  } { { "fpga_sdram_controller/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/fpga_sdram_controller/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 299 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1438872813843 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_EXTRA_CTL_CLK_SRF_TO_ZQ_CAL cfg_extra_ctl_clk_srf_to_zq_cal alt_mem_ddrx_controller_st_top.v(300) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(300): object \"CFG_EXTRA_CTL_CLK_SRF_TO_ZQ_CAL\" differs only in case from object \"cfg_extra_ctl_clk_srf_to_zq_cal\" in the same scope" {  } { { "fpga_sdram_controller/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/fpga_sdram_controller/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 300 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1438872813843 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_EXTRA_CTL_CLK_ARF_PERIOD cfg_extra_ctl_clk_arf_period alt_mem_ddrx_controller_st_top.v(301) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(301): object \"CFG_EXTRA_CTL_CLK_ARF_PERIOD\" differs only in case from object \"cfg_extra_ctl_clk_arf_period\" in the same scope" {  } { { "fpga_sdram_controller/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/fpga_sdram_controller/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 301 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1438872813843 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_EXTRA_CTL_CLK_PDN_PERIOD cfg_extra_ctl_clk_pdn_period alt_mem_ddrx_controller_st_top.v(302) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(302): object \"CFG_EXTRA_CTL_CLK_PDN_PERIOD\" differs only in case from object \"cfg_extra_ctl_clk_pdn_period\" in the same scope" {  } { { "fpga_sdram_controller/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/fpga_sdram_controller/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 302 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1438872813843 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_STARVE_LIMIT cfg_starve_limit alt_mem_ddrx_controller_st_top.v(156) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(156): object \"CFG_STARVE_LIMIT\" differs only in case from object \"cfg_starve_limit\" in the same scope" {  } { { "fpga_sdram_controller/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/fpga_sdram_controller/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 156 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1438872813844 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_WRITE_ODT_CHIP cfg_write_odt_chip alt_mem_ddrx_controller_st_top.v(193) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(193): object \"CFG_WRITE_ODT_CHIP\" differs only in case from object \"cfg_write_odt_chip\" in the same scope" {  } { { "fpga_sdram_controller/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/fpga_sdram_controller/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 193 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1438872813844 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_READ_ODT_CHIP cfg_read_odt_chip alt_mem_ddrx_controller_st_top.v(194) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(194): object \"CFG_READ_ODT_CHIP\" differs only in case from object \"cfg_read_odt_chip\" in the same scope" {  } { { "fpga_sdram_controller/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/fpga_sdram_controller/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 194 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1438872813844 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_INTERFACE_WIDTH cfg_interface_width alt_mem_ddrx_controller_st_top.v(151) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(151): object \"CFG_INTERFACE_WIDTH\" differs only in case from object \"cfg_interface_width\" in the same scope" {  } { { "fpga_sdram_controller/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/fpga_sdram_controller/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 151 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1438872813844 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_DEVICE_WIDTH cfg_device_width alt_mem_ddrx_controller_st_top.v(153) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(153): object \"CFG_DEVICE_WIDTH\" differs only in case from object \"cfg_device_width\" in the same scope" {  } { { "fpga_sdram_controller/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/fpga_sdram_controller/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 153 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1438872813844 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_TCCD cfg_tccd alt_mem_ddrx_controller_st_top.v(172) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(172): object \"CFG_TCCD\" differs only in case from object \"cfg_tccd\" in the same scope" {  } { { "fpga_sdram_controller/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/fpga_sdram_controller/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 172 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1438872813844 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_MASK_CORR_DROPPED_INTR cfg_mask_corr_dropped_intr alt_mem_ddrx_controller_st_top.v(304) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(304): object \"CFG_MASK_CORR_DROPPED_INTR\" differs only in case from object \"cfg_mask_corr_dropped_intr\" in the same scope" {  } { { "fpga_sdram_controller/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/fpga_sdram_controller/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 304 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1438872813844 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpga_sdram_controller/synthesis/submodules/alt_mem_ddrx_controller_st_top.v 1 1 " "Found 1 design units, including 1 entities, in source file fpga_sdram_controller/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_controller_st_top " "Found entity 1: alt_mem_ddrx_controller_st_top" {  } { { "fpga_sdram_controller/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/fpga_sdram_controller/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1438872813848 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1438872813848 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpga_sdram_controller/synthesis/submodules/alt_mem_if_nextgen_ddr3_controller_core.sv 1 1 " "Found 1 design units, including 1 entities, in source file fpga_sdram_controller/synthesis/submodules/alt_mem_if_nextgen_ddr3_controller_core.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_if_nextgen_ddr3_controller_core " "Found entity 1: alt_mem_if_nextgen_ddr3_controller_core" {  } { { "fpga_sdram_controller/synthesis/submodules/alt_mem_if_nextgen_ddr3_controller_core.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/fpga_sdram_controller/synthesis/submodules/alt_mem_if_nextgen_ddr3_controller_core.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1438872813867 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1438872813867 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpga_sdram_controller/synthesis/submodules/fpga_sdram_controller_mem_if_ddr3_emif_0_dmaster.v 1 1 " "Found 1 design units, including 1 entities, in source file fpga_sdram_controller/synthesis/submodules/fpga_sdram_controller_mem_if_ddr3_emif_0_dmaster.v" { { "Info" "ISGN_ENTITY_NAME" "1 fpga_sdram_controller_mem_if_ddr3_emif_0_dmaster " "Found entity 1: fpga_sdram_controller_mem_if_ddr3_emif_0_dmaster" {  } { { "fpga_sdram_controller/synthesis/submodules/fpga_sdram_controller_mem_if_ddr3_emif_0_dmaster.v" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/fpga_sdram_controller/synthesis/submodules/fpga_sdram_controller_mem_if_ddr3_emif_0_dmaster.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1438872813873 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1438872813873 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpga_sdram_controller/synthesis/submodules/fpga_sdram_controller_mem_if_ddr3_emif_0_dmaster_p2b_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file fpga_sdram_controller/synthesis/submodules/fpga_sdram_controller_mem_if_ddr3_emif_0_dmaster_p2b_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 fpga_sdram_controller_mem_if_ddr3_emif_0_dmaster_p2b_adapter " "Found entity 1: fpga_sdram_controller_mem_if_ddr3_emif_0_dmaster_p2b_adapter" {  } { { "fpga_sdram_controller/synthesis/submodules/fpga_sdram_controller_mem_if_ddr3_emif_0_dmaster_p2b_adapter.v" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/fpga_sdram_controller/synthesis/submodules/fpga_sdram_controller_mem_if_ddr3_emif_0_dmaster_p2b_adapter.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1438872813879 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1438872813879 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpga_sdram_controller/synthesis/submodules/fpga_sdram_controller_mem_if_ddr3_emif_0_dmaster_b2p_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file fpga_sdram_controller/synthesis/submodules/fpga_sdram_controller_mem_if_ddr3_emif_0_dmaster_b2p_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 fpga_sdram_controller_mem_if_ddr3_emif_0_dmaster_b2p_adapter " "Found entity 1: fpga_sdram_controller_mem_if_ddr3_emif_0_dmaster_b2p_adapter" {  } { { "fpga_sdram_controller/synthesis/submodules/fpga_sdram_controller_mem_if_ddr3_emif_0_dmaster_b2p_adapter.v" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/fpga_sdram_controller/synthesis/submodules/fpga_sdram_controller_mem_if_ddr3_emif_0_dmaster_b2p_adapter.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1438872813899 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1438872813899 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpga_sdram_controller/synthesis/submodules/altera_avalon_packets_to_master.v 7 7 " "Found 7 design units, including 7 entities, in source file fpga_sdram_controller/synthesis/submodules/altera_avalon_packets_to_master.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_packets_to_master " "Found entity 1: altera_avalon_packets_to_master" {  } { { "fpga_sdram_controller/synthesis/submodules/altera_avalon_packets_to_master.v" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/fpga_sdram_controller/synthesis/submodules/altera_avalon_packets_to_master.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1438872813934 ""} { "Info" "ISGN_ENTITY_NAME" "2 packets_to_fifo " "Found entity 2: packets_to_fifo" {  } { { "fpga_sdram_controller/synthesis/submodules/altera_avalon_packets_to_master.v" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/fpga_sdram_controller/synthesis/submodules/altera_avalon_packets_to_master.v" 129 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1438872813934 ""} { "Info" "ISGN_ENTITY_NAME" "3 fifo_buffer_single_clock_fifo " "Found entity 3: fifo_buffer_single_clock_fifo" {  } { { "fpga_sdram_controller/synthesis/submodules/altera_avalon_packets_to_master.v" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/fpga_sdram_controller/synthesis/submodules/altera_avalon_packets_to_master.v" 499 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1438872813934 ""} { "Info" "ISGN_ENTITY_NAME" "4 fifo_buffer_scfifo_with_controls " "Found entity 4: fifo_buffer_scfifo_with_controls" {  } { { "fpga_sdram_controller/synthesis/submodules/altera_avalon_packets_to_master.v" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/fpga_sdram_controller/synthesis/submodules/altera_avalon_packets_to_master.v" 560 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1438872813934 ""} { "Info" "ISGN_ENTITY_NAME" "5 fifo_buffer " "Found entity 5: fifo_buffer" {  } { { "fpga_sdram_controller/synthesis/submodules/altera_avalon_packets_to_master.v" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/fpga_sdram_controller/synthesis/submodules/altera_avalon_packets_to_master.v" 614 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1438872813934 ""} { "Info" "ISGN_ENTITY_NAME" "6 fifo_to_packet " "Found entity 6: fifo_to_packet" {  } { { "fpga_sdram_controller/synthesis/submodules/altera_avalon_packets_to_master.v" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/fpga_sdram_controller/synthesis/submodules/altera_avalon_packets_to_master.v" 684 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1438872813934 ""} { "Info" "ISGN_ENTITY_NAME" "7 packets_to_master " "Found entity 7: packets_to_master" {  } { { "fpga_sdram_controller/synthesis/submodules/altera_avalon_packets_to_master.v" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/fpga_sdram_controller/synthesis/submodules/altera_avalon_packets_to_master.v" 838 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1438872813934 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1438872813934 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpga_sdram_controller/synthesis/submodules/altera_avalon_st_packets_to_bytes.v 1 1 " "Found 1 design units, including 1 entities, in source file fpga_sdram_controller/synthesis/submodules/altera_avalon_st_packets_to_bytes.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_packets_to_bytes " "Found entity 1: altera_avalon_st_packets_to_bytes" {  } { { "fpga_sdram_controller/synthesis/submodules/altera_avalon_st_packets_to_bytes.v" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/fpga_sdram_controller/synthesis/submodules/altera_avalon_st_packets_to_bytes.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1438872813946 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1438872813946 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpga_sdram_controller/synthesis/submodules/altera_avalon_st_bytes_to_packets.v 1 1 " "Found 1 design units, including 1 entities, in source file fpga_sdram_controller/synthesis/submodules/altera_avalon_st_bytes_to_packets.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_bytes_to_packets " "Found entity 1: altera_avalon_st_bytes_to_packets" {  } { { "fpga_sdram_controller/synthesis/submodules/altera_avalon_st_bytes_to_packets.v" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/fpga_sdram_controller/synthesis/submodules/altera_avalon_st_bytes_to_packets.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1438872813962 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1438872813962 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpga_sdram_controller/synthesis/submodules/fpga_sdram_controller_mem_if_ddr3_emif_0_dmaster_timing_adt.v 1 1 " "Found 1 design units, including 1 entities, in source file fpga_sdram_controller/synthesis/submodules/fpga_sdram_controller_mem_if_ddr3_emif_0_dmaster_timing_adt.v" { { "Info" "ISGN_ENTITY_NAME" "1 fpga_sdram_controller_mem_if_ddr3_emif_0_dmaster_timing_adt " "Found entity 1: fpga_sdram_controller_mem_if_ddr3_emif_0_dmaster_timing_adt" {  } { { "fpga_sdram_controller/synthesis/submodules/fpga_sdram_controller_mem_if_ddr3_emif_0_dmaster_timing_adt.v" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/fpga_sdram_controller/synthesis/submodules/fpga_sdram_controller_mem_if_ddr3_emif_0_dmaster_timing_adt.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1438872813968 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1438872813968 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpga_sdram_controller/synthesis/submodules/altera_avalon_st_jtag_interface.v 1 1 " "Found 1 design units, including 1 entities, in source file fpga_sdram_controller/synthesis/submodules/altera_avalon_st_jtag_interface.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_jtag_interface " "Found entity 1: altera_avalon_st_jtag_interface" {  } { { "fpga_sdram_controller/synthesis/submodules/altera_avalon_st_jtag_interface.v" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/fpga_sdram_controller/synthesis/submodules/altera_avalon_st_jtag_interface.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1438872813974 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1438872813974 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpga_sdram_controller/synthesis/submodules/altera_jtag_dc_streaming.v 3 3 " "Found 3 design units, including 3 entities, in source file fpga_sdram_controller/synthesis/submodules/altera_jtag_dc_streaming.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_jtag_control_signal_crosser " "Found entity 1: altera_jtag_control_signal_crosser" {  } { { "fpga_sdram_controller/synthesis/submodules/altera_jtag_dc_streaming.v" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/fpga_sdram_controller/synthesis/submodules/altera_jtag_dc_streaming.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1438872813982 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_jtag_src_crosser " "Found entity 2: altera_jtag_src_crosser" {  } { { "fpga_sdram_controller/synthesis/submodules/altera_jtag_dc_streaming.v" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/fpga_sdram_controller/synthesis/submodules/altera_jtag_dc_streaming.v" 59 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1438872813982 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_jtag_dc_streaming " "Found entity 3: altera_jtag_dc_streaming" {  } { { "fpga_sdram_controller/synthesis/submodules/altera_jtag_dc_streaming.v" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/fpga_sdram_controller/synthesis/submodules/altera_jtag_dc_streaming.v" 122 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1438872813982 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1438872813982 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpga_sdram_controller/synthesis/submodules/altera_jtag_sld_node.v 1 1 " "Found 1 design units, including 1 entities, in source file fpga_sdram_controller/synthesis/submodules/altera_jtag_sld_node.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_jtag_sld_node " "Found entity 1: altera_jtag_sld_node" {  } { { "fpga_sdram_controller/synthesis/submodules/altera_jtag_sld_node.v" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/fpga_sdram_controller/synthesis/submodules/altera_jtag_sld_node.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1438872813995 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1438872813995 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpga_sdram_controller/synthesis/submodules/altera_jtag_streaming.v 1 1 " "Found 1 design units, including 1 entities, in source file fpga_sdram_controller/synthesis/submodules/altera_jtag_streaming.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_jtag_streaming " "Found entity 1: altera_jtag_streaming" {  } { { "fpga_sdram_controller/synthesis/submodules/altera_jtag_streaming.v" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/fpga_sdram_controller/synthesis/submodules/altera_jtag_streaming.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1438872814003 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1438872814003 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpga_sdram_controller/synthesis/submodules/altera_pli_streaming.v 1 1 " "Found 1 design units, including 1 entities, in source file fpga_sdram_controller/synthesis/submodules/altera_pli_streaming.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_pli_streaming " "Found entity 1: altera_pli_streaming" {  } { { "fpga_sdram_controller/synthesis/submodules/altera_pli_streaming.v" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/fpga_sdram_controller/synthesis/submodules/altera_pli_streaming.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1438872814012 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1438872814012 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpga_sdram_controller/synthesis/submodules/altera_avalon_st_idle_remover.v 1 1 " "Found 1 design units, including 1 entities, in source file fpga_sdram_controller/synthesis/submodules/altera_avalon_st_idle_remover.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_idle_remover " "Found entity 1: altera_avalon_st_idle_remover" {  } { { "fpga_sdram_controller/synthesis/submodules/altera_avalon_st_idle_remover.v" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/fpga_sdram_controller/synthesis/submodules/altera_avalon_st_idle_remover.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1438872814021 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1438872814021 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpga_sdram_controller/synthesis/submodules/altera_avalon_st_idle_inserter.v 1 1 " "Found 1 design units, including 1 entities, in source file fpga_sdram_controller/synthesis/submodules/altera_avalon_st_idle_inserter.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_idle_inserter " "Found entity 1: altera_avalon_st_idle_inserter" {  } { { "fpga_sdram_controller/synthesis/submodules/altera_avalon_st_idle_inserter.v" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/fpga_sdram_controller/synthesis/submodules/altera_avalon_st_idle_inserter.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1438872814034 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1438872814034 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpga_sdram_controller/synthesis/submodules/fpga_sdram_controller_mem_if_ddr3_emif_0_s0.v 1 1 " "Found 1 design units, including 1 entities, in source file fpga_sdram_controller/synthesis/submodules/fpga_sdram_controller_mem_if_ddr3_emif_0_s0.v" { { "Info" "ISGN_ENTITY_NAME" "1 fpga_sdram_controller_mem_if_ddr3_emif_0_s0 " "Found entity 1: fpga_sdram_controller_mem_if_ddr3_emif_0_s0" {  } { { "fpga_sdram_controller/synthesis/submodules/fpga_sdram_controller_mem_if_ddr3_emif_0_s0.v" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/fpga_sdram_controller/synthesis/submodules/fpga_sdram_controller_mem_if_ddr3_emif_0_s0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1438872814053 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1438872814053 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpga_sdram_controller/synthesis/submodules/altera_avalon_mm_bridge.v 1 1 " "Found 1 design units, including 1 entities, in source file fpga_sdram_controller/synthesis/submodules/altera_avalon_mm_bridge.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_mm_bridge " "Found entity 1: altera_avalon_mm_bridge" {  } { { "fpga_sdram_controller/synthesis/submodules/altera_avalon_mm_bridge.v" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/fpga_sdram_controller/synthesis/submodules/altera_avalon_mm_bridge.v" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1438872814067 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1438872814067 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpga_sdram_controller/synthesis/submodules/altera_mem_if_sequencer_cpu_cv_synth_cpu_inst.v 3 3 " "Found 3 design units, including 3 entities, in source file fpga_sdram_controller/synthesis/submodules/altera_mem_if_sequencer_cpu_cv_synth_cpu_inst.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a_module " "Found entity 1: altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a_module" {  } { { "fpga_sdram_controller/synthesis/submodules/altera_mem_if_sequencer_cpu_cv_synth_cpu_inst.v" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/fpga_sdram_controller/synthesis/submodules/altera_mem_if_sequencer_cpu_cv_synth_cpu_inst.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1438872814081 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_b_module " "Found entity 2: altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_b_module" {  } { { "fpga_sdram_controller/synthesis/submodules/altera_mem_if_sequencer_cpu_cv_synth_cpu_inst.v" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/fpga_sdram_controller/synthesis/submodules/altera_mem_if_sequencer_cpu_cv_synth_cpu_inst.v" 97 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1438872814081 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_mem_if_sequencer_cpu_cv_synth_cpu_inst " "Found entity 3: altera_mem_if_sequencer_cpu_cv_synth_cpu_inst" {  } { { "fpga_sdram_controller/synthesis/submodules/altera_mem_if_sequencer_cpu_cv_synth_cpu_inst.v" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/fpga_sdram_controller/synthesis/submodules/altera_mem_if_sequencer_cpu_cv_synth_cpu_inst.v" 159 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1438872814081 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1438872814081 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpga_sdram_controller/synthesis/submodules/altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file fpga_sdram_controller/synthesis/submodules/altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_test_bench " "Found entity 1: altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_test_bench" {  } { { "fpga_sdram_controller/synthesis/submodules/altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_test_bench.v" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/fpga_sdram_controller/synthesis/submodules/altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_test_bench.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1438872814095 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1438872814095 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpga_sdram_controller/synthesis/submodules/altera_mem_if_sequencer_mem_no_ifdef_params.sv 1 1 " "Found 1 design units, including 1 entities, in source file fpga_sdram_controller/synthesis/submodules/altera_mem_if_sequencer_mem_no_ifdef_params.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_sequencer_mem_no_ifdef_params " "Found entity 1: altera_mem_if_sequencer_mem_no_ifdef_params" {  } { { "fpga_sdram_controller/synthesis/submodules/altera_mem_if_sequencer_mem_no_ifdef_params.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/fpga_sdram_controller/synthesis/submodules/altera_mem_if_sequencer_mem_no_ifdef_params.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1438872814105 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1438872814105 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpga_sdram_controller/synthesis/submodules/altera_mem_if_sequencer_rst.sv 1 1 " "Found 1 design units, including 1 entities, in source file fpga_sdram_controller/synthesis/submodules/altera_mem_if_sequencer_rst.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_sequencer_rst " "Found entity 1: altera_mem_if_sequencer_rst" {  } { { "fpga_sdram_controller/synthesis/submodules/altera_mem_if_sequencer_rst.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/fpga_sdram_controller/synthesis/submodules/altera_mem_if_sequencer_rst.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1438872814111 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1438872814111 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpga_sdram_controller/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file fpga_sdram_controller/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "fpga_sdram_controller/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/fpga_sdram_controller/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1438872814120 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1438872814120 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpga_sdram_controller/synthesis/submodules/altera_merlin_traffic_limiter.sv 1 1 " "Found 1 design units, including 1 entities, in source file fpga_sdram_controller/synthesis/submodules/altera_merlin_traffic_limiter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_traffic_limiter " "Found entity 1: altera_merlin_traffic_limiter" {  } { { "fpga_sdram_controller/synthesis/submodules/altera_merlin_traffic_limiter.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/fpga_sdram_controller/synthesis/submodules/altera_merlin_traffic_limiter.sv" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1438872814146 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1438872814146 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel fpga_sdram_controller_mem_if_ddr3_emif_0_s0_addr_router.sv(48) " "Verilog HDL Declaration information at fpga_sdram_controller_mem_if_ddr3_emif_0_s0_addr_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "fpga_sdram_controller/synthesis/submodules/fpga_sdram_controller_mem_if_ddr3_emif_0_s0_addr_router.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/fpga_sdram_controller/synthesis/submodules/fpga_sdram_controller_mem_if_ddr3_emif_0_s0_addr_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1438872814152 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel fpga_sdram_controller_mem_if_ddr3_emif_0_s0_addr_router.sv(49) " "Verilog HDL Declaration information at fpga_sdram_controller_mem_if_ddr3_emif_0_s0_addr_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "fpga_sdram_controller/synthesis/submodules/fpga_sdram_controller_mem_if_ddr3_emif_0_s0_addr_router.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/fpga_sdram_controller/synthesis/submodules/fpga_sdram_controller_mem_if_ddr3_emif_0_s0_addr_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1438872814152 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpga_sdram_controller/synthesis/submodules/fpga_sdram_controller_mem_if_ddr3_emif_0_s0_addr_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file fpga_sdram_controller/synthesis/submodules/fpga_sdram_controller_mem_if_ddr3_emif_0_s0_addr_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fpga_sdram_controller_mem_if_ddr3_emif_0_s0_addr_router_default_decode " "Found entity 1: fpga_sdram_controller_mem_if_ddr3_emif_0_s0_addr_router_default_decode" {  } { { "fpga_sdram_controller/synthesis/submodules/fpga_sdram_controller_mem_if_ddr3_emif_0_s0_addr_router.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/fpga_sdram_controller/synthesis/submodules/fpga_sdram_controller_mem_if_ddr3_emif_0_s0_addr_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1438872814154 ""} { "Info" "ISGN_ENTITY_NAME" "2 fpga_sdram_controller_mem_if_ddr3_emif_0_s0_addr_router " "Found entity 2: fpga_sdram_controller_mem_if_ddr3_emif_0_s0_addr_router" {  } { { "fpga_sdram_controller/synthesis/submodules/fpga_sdram_controller_mem_if_ddr3_emif_0_s0_addr_router.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/fpga_sdram_controller/synthesis/submodules/fpga_sdram_controller_mem_if_ddr3_emif_0_s0_addr_router.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1438872814154 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1438872814154 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel fpga_sdram_controller_mem_if_ddr3_emif_0_s0_addr_router_001.sv(48) " "Verilog HDL Declaration information at fpga_sdram_controller_mem_if_ddr3_emif_0_s0_addr_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "fpga_sdram_controller/synthesis/submodules/fpga_sdram_controller_mem_if_ddr3_emif_0_s0_addr_router_001.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/fpga_sdram_controller/synthesis/submodules/fpga_sdram_controller_mem_if_ddr3_emif_0_s0_addr_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1438872814163 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel fpga_sdram_controller_mem_if_ddr3_emif_0_s0_addr_router_001.sv(49) " "Verilog HDL Declaration information at fpga_sdram_controller_mem_if_ddr3_emif_0_s0_addr_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "fpga_sdram_controller/synthesis/submodules/fpga_sdram_controller_mem_if_ddr3_emif_0_s0_addr_router_001.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/fpga_sdram_controller/synthesis/submodules/fpga_sdram_controller_mem_if_ddr3_emif_0_s0_addr_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1438872814164 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpga_sdram_controller/synthesis/submodules/fpga_sdram_controller_mem_if_ddr3_emif_0_s0_addr_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file fpga_sdram_controller/synthesis/submodules/fpga_sdram_controller_mem_if_ddr3_emif_0_s0_addr_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fpga_sdram_controller_mem_if_ddr3_emif_0_s0_addr_router_001_default_decode " "Found entity 1: fpga_sdram_controller_mem_if_ddr3_emif_0_s0_addr_router_001_default_decode" {  } { { "fpga_sdram_controller/synthesis/submodules/fpga_sdram_controller_mem_if_ddr3_emif_0_s0_addr_router_001.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/fpga_sdram_controller/synthesis/submodules/fpga_sdram_controller_mem_if_ddr3_emif_0_s0_addr_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1438872814168 ""} { "Info" "ISGN_ENTITY_NAME" "2 fpga_sdram_controller_mem_if_ddr3_emif_0_s0_addr_router_001 " "Found entity 2: fpga_sdram_controller_mem_if_ddr3_emif_0_s0_addr_router_001" {  } { { "fpga_sdram_controller/synthesis/submodules/fpga_sdram_controller_mem_if_ddr3_emif_0_s0_addr_router_001.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/fpga_sdram_controller/synthesis/submodules/fpga_sdram_controller_mem_if_ddr3_emif_0_s0_addr_router_001.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1438872814168 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1438872814168 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel fpga_sdram_controller_mem_if_ddr3_emif_0_s0_addr_router_002.sv(48) " "Verilog HDL Declaration information at fpga_sdram_controller_mem_if_ddr3_emif_0_s0_addr_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "fpga_sdram_controller/synthesis/submodules/fpga_sdram_controller_mem_if_ddr3_emif_0_s0_addr_router_002.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/fpga_sdram_controller/synthesis/submodules/fpga_sdram_controller_mem_if_ddr3_emif_0_s0_addr_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1438872814180 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel fpga_sdram_controller_mem_if_ddr3_emif_0_s0_addr_router_002.sv(49) " "Verilog HDL Declaration information at fpga_sdram_controller_mem_if_ddr3_emif_0_s0_addr_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "fpga_sdram_controller/synthesis/submodules/fpga_sdram_controller_mem_if_ddr3_emif_0_s0_addr_router_002.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/fpga_sdram_controller/synthesis/submodules/fpga_sdram_controller_mem_if_ddr3_emif_0_s0_addr_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1438872814180 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpga_sdram_controller/synthesis/submodules/fpga_sdram_controller_mem_if_ddr3_emif_0_s0_addr_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file fpga_sdram_controller/synthesis/submodules/fpga_sdram_controller_mem_if_ddr3_emif_0_s0_addr_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fpga_sdram_controller_mem_if_ddr3_emif_0_s0_addr_router_002_default_decode " "Found entity 1: fpga_sdram_controller_mem_if_ddr3_emif_0_s0_addr_router_002_default_decode" {  } { { "fpga_sdram_controller/synthesis/submodules/fpga_sdram_controller_mem_if_ddr3_emif_0_s0_addr_router_002.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/fpga_sdram_controller/synthesis/submodules/fpga_sdram_controller_mem_if_ddr3_emif_0_s0_addr_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1438872814183 ""} { "Info" "ISGN_ENTITY_NAME" "2 fpga_sdram_controller_mem_if_ddr3_emif_0_s0_addr_router_002 " "Found entity 2: fpga_sdram_controller_mem_if_ddr3_emif_0_s0_addr_router_002" {  } { { "fpga_sdram_controller/synthesis/submodules/fpga_sdram_controller_mem_if_ddr3_emif_0_s0_addr_router_002.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/fpga_sdram_controller/synthesis/submodules/fpga_sdram_controller_mem_if_ddr3_emif_0_s0_addr_router_002.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1438872814183 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1438872814183 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpga_sdram_controller/synthesis/submodules/fpga_sdram_controller_mem_if_ddr3_emif_0_s0_cmd_xbar_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file fpga_sdram_controller/synthesis/submodules/fpga_sdram_controller_mem_if_ddr3_emif_0_s0_cmd_xbar_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fpga_sdram_controller_mem_if_ddr3_emif_0_s0_cmd_xbar_demux " "Found entity 1: fpga_sdram_controller_mem_if_ddr3_emif_0_s0_cmd_xbar_demux" {  } { { "fpga_sdram_controller/synthesis/submodules/fpga_sdram_controller_mem_if_ddr3_emif_0_s0_cmd_xbar_demux.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/fpga_sdram_controller/synthesis/submodules/fpga_sdram_controller_mem_if_ddr3_emif_0_s0_cmd_xbar_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1438872814190 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1438872814190 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpga_sdram_controller/synthesis/submodules/fpga_sdram_controller_mem_if_ddr3_emif_0_s0_cmd_xbar_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file fpga_sdram_controller/synthesis/submodules/fpga_sdram_controller_mem_if_ddr3_emif_0_s0_cmd_xbar_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fpga_sdram_controller_mem_if_ddr3_emif_0_s0_cmd_xbar_demux_001 " "Found entity 1: fpga_sdram_controller_mem_if_ddr3_emif_0_s0_cmd_xbar_demux_001" {  } { { "fpga_sdram_controller/synthesis/submodules/fpga_sdram_controller_mem_if_ddr3_emif_0_s0_cmd_xbar_demux_001.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/fpga_sdram_controller/synthesis/submodules/fpga_sdram_controller_mem_if_ddr3_emif_0_s0_cmd_xbar_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1438872814197 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1438872814197 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpga_sdram_controller/synthesis/submodules/fpga_sdram_controller_mem_if_ddr3_emif_0_s0_cmd_xbar_demux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file fpga_sdram_controller/synthesis/submodules/fpga_sdram_controller_mem_if_ddr3_emif_0_s0_cmd_xbar_demux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fpga_sdram_controller_mem_if_ddr3_emif_0_s0_cmd_xbar_demux_002 " "Found entity 1: fpga_sdram_controller_mem_if_ddr3_emif_0_s0_cmd_xbar_demux_002" {  } { { "fpga_sdram_controller/synthesis/submodules/fpga_sdram_controller_mem_if_ddr3_emif_0_s0_cmd_xbar_demux_002.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/fpga_sdram_controller/synthesis/submodules/fpga_sdram_controller_mem_if_ddr3_emif_0_s0_cmd_xbar_demux_002.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1438872814212 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1438872814212 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpga_sdram_controller/synthesis/submodules/fpga_sdram_controller_mem_if_ddr3_emif_0_s0_cmd_xbar_mux_003.sv 1 1 " "Found 1 design units, including 1 entities, in source file fpga_sdram_controller/synthesis/submodules/fpga_sdram_controller_mem_if_ddr3_emif_0_s0_cmd_xbar_mux_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fpga_sdram_controller_mem_if_ddr3_emif_0_s0_cmd_xbar_mux_003 " "Found entity 1: fpga_sdram_controller_mem_if_ddr3_emif_0_s0_cmd_xbar_mux_003" {  } { { "fpga_sdram_controller/synthesis/submodules/fpga_sdram_controller_mem_if_ddr3_emif_0_s0_cmd_xbar_mux_003.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/fpga_sdram_controller/synthesis/submodules/fpga_sdram_controller_mem_if_ddr3_emif_0_s0_cmd_xbar_mux_003.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1438872814219 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1438872814219 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpga_sdram_controller/synthesis/submodules/fpga_sdram_controller_mem_if_ddr3_emif_0_s0_cmd_xbar_mux_005.sv 1 1 " "Found 1 design units, including 1 entities, in source file fpga_sdram_controller/synthesis/submodules/fpga_sdram_controller_mem_if_ddr3_emif_0_s0_cmd_xbar_mux_005.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fpga_sdram_controller_mem_if_ddr3_emif_0_s0_cmd_xbar_mux_005 " "Found entity 1: fpga_sdram_controller_mem_if_ddr3_emif_0_s0_cmd_xbar_mux_005" {  } { { "fpga_sdram_controller/synthesis/submodules/fpga_sdram_controller_mem_if_ddr3_emif_0_s0_cmd_xbar_mux_005.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/fpga_sdram_controller/synthesis/submodules/fpga_sdram_controller_mem_if_ddr3_emif_0_s0_cmd_xbar_mux_005.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1438872814226 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1438872814226 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel fpga_sdram_controller_mem_if_ddr3_emif_0_s0_id_router.sv(48) " "Verilog HDL Declaration information at fpga_sdram_controller_mem_if_ddr3_emif_0_s0_id_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "fpga_sdram_controller/synthesis/submodules/fpga_sdram_controller_mem_if_ddr3_emif_0_s0_id_router.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/fpga_sdram_controller/synthesis/submodules/fpga_sdram_controller_mem_if_ddr3_emif_0_s0_id_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1438872814234 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel fpga_sdram_controller_mem_if_ddr3_emif_0_s0_id_router.sv(49) " "Verilog HDL Declaration information at fpga_sdram_controller_mem_if_ddr3_emif_0_s0_id_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "fpga_sdram_controller/synthesis/submodules/fpga_sdram_controller_mem_if_ddr3_emif_0_s0_id_router.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/fpga_sdram_controller/synthesis/submodules/fpga_sdram_controller_mem_if_ddr3_emif_0_s0_id_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1438872814234 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpga_sdram_controller/synthesis/submodules/fpga_sdram_controller_mem_if_ddr3_emif_0_s0_id_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file fpga_sdram_controller/synthesis/submodules/fpga_sdram_controller_mem_if_ddr3_emif_0_s0_id_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fpga_sdram_controller_mem_if_ddr3_emif_0_s0_id_router_default_decode " "Found entity 1: fpga_sdram_controller_mem_if_ddr3_emif_0_s0_id_router_default_decode" {  } { { "fpga_sdram_controller/synthesis/submodules/fpga_sdram_controller_mem_if_ddr3_emif_0_s0_id_router.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/fpga_sdram_controller/synthesis/submodules/fpga_sdram_controller_mem_if_ddr3_emif_0_s0_id_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1438872814238 ""} { "Info" "ISGN_ENTITY_NAME" "2 fpga_sdram_controller_mem_if_ddr3_emif_0_s0_id_router " "Found entity 2: fpga_sdram_controller_mem_if_ddr3_emif_0_s0_id_router" {  } { { "fpga_sdram_controller/synthesis/submodules/fpga_sdram_controller_mem_if_ddr3_emif_0_s0_id_router.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/fpga_sdram_controller/synthesis/submodules/fpga_sdram_controller_mem_if_ddr3_emif_0_s0_id_router.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1438872814238 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1438872814238 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel fpga_sdram_controller_mem_if_ddr3_emif_0_s0_id_router_003.sv(48) " "Verilog HDL Declaration information at fpga_sdram_controller_mem_if_ddr3_emif_0_s0_id_router_003.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "fpga_sdram_controller/synthesis/submodules/fpga_sdram_controller_mem_if_ddr3_emif_0_s0_id_router_003.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/fpga_sdram_controller/synthesis/submodules/fpga_sdram_controller_mem_if_ddr3_emif_0_s0_id_router_003.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1438872814265 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel fpga_sdram_controller_mem_if_ddr3_emif_0_s0_id_router_003.sv(49) " "Verilog HDL Declaration information at fpga_sdram_controller_mem_if_ddr3_emif_0_s0_id_router_003.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "fpga_sdram_controller/synthesis/submodules/fpga_sdram_controller_mem_if_ddr3_emif_0_s0_id_router_003.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/fpga_sdram_controller/synthesis/submodules/fpga_sdram_controller_mem_if_ddr3_emif_0_s0_id_router_003.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1438872814266 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpga_sdram_controller/synthesis/submodules/fpga_sdram_controller_mem_if_ddr3_emif_0_s0_id_router_003.sv 2 2 " "Found 2 design units, including 2 entities, in source file fpga_sdram_controller/synthesis/submodules/fpga_sdram_controller_mem_if_ddr3_emif_0_s0_id_router_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fpga_sdram_controller_mem_if_ddr3_emif_0_s0_id_router_003_default_decode " "Found entity 1: fpga_sdram_controller_mem_if_ddr3_emif_0_s0_id_router_003_default_decode" {  } { { "fpga_sdram_controller/synthesis/submodules/fpga_sdram_controller_mem_if_ddr3_emif_0_s0_id_router_003.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/fpga_sdram_controller/synthesis/submodules/fpga_sdram_controller_mem_if_ddr3_emif_0_s0_id_router_003.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1438872814268 ""} { "Info" "ISGN_ENTITY_NAME" "2 fpga_sdram_controller_mem_if_ddr3_emif_0_s0_id_router_003 " "Found entity 2: fpga_sdram_controller_mem_if_ddr3_emif_0_s0_id_router_003" {  } { { "fpga_sdram_controller/synthesis/submodules/fpga_sdram_controller_mem_if_ddr3_emif_0_s0_id_router_003.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/fpga_sdram_controller/synthesis/submodules/fpga_sdram_controller_mem_if_ddr3_emif_0_s0_id_router_003.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1438872814268 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1438872814268 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel fpga_sdram_controller_mem_if_ddr3_emif_0_s0_id_router_005.sv(48) " "Verilog HDL Declaration information at fpga_sdram_controller_mem_if_ddr3_emif_0_s0_id_router_005.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "fpga_sdram_controller/synthesis/submodules/fpga_sdram_controller_mem_if_ddr3_emif_0_s0_id_router_005.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/fpga_sdram_controller/synthesis/submodules/fpga_sdram_controller_mem_if_ddr3_emif_0_s0_id_router_005.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1438872814274 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel fpga_sdram_controller_mem_if_ddr3_emif_0_s0_id_router_005.sv(49) " "Verilog HDL Declaration information at fpga_sdram_controller_mem_if_ddr3_emif_0_s0_id_router_005.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "fpga_sdram_controller/synthesis/submodules/fpga_sdram_controller_mem_if_ddr3_emif_0_s0_id_router_005.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/fpga_sdram_controller/synthesis/submodules/fpga_sdram_controller_mem_if_ddr3_emif_0_s0_id_router_005.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1438872814274 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpga_sdram_controller/synthesis/submodules/fpga_sdram_controller_mem_if_ddr3_emif_0_s0_id_router_005.sv 2 2 " "Found 2 design units, including 2 entities, in source file fpga_sdram_controller/synthesis/submodules/fpga_sdram_controller_mem_if_ddr3_emif_0_s0_id_router_005.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fpga_sdram_controller_mem_if_ddr3_emif_0_s0_id_router_005_default_decode " "Found entity 1: fpga_sdram_controller_mem_if_ddr3_emif_0_s0_id_router_005_default_decode" {  } { { "fpga_sdram_controller/synthesis/submodules/fpga_sdram_controller_mem_if_ddr3_emif_0_s0_id_router_005.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/fpga_sdram_controller/synthesis/submodules/fpga_sdram_controller_mem_if_ddr3_emif_0_s0_id_router_005.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1438872814277 ""} { "Info" "ISGN_ENTITY_NAME" "2 fpga_sdram_controller_mem_if_ddr3_emif_0_s0_id_router_005 " "Found entity 2: fpga_sdram_controller_mem_if_ddr3_emif_0_s0_id_router_005" {  } { { "fpga_sdram_controller/synthesis/submodules/fpga_sdram_controller_mem_if_ddr3_emif_0_s0_id_router_005.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/fpga_sdram_controller/synthesis/submodules/fpga_sdram_controller_mem_if_ddr3_emif_0_s0_id_router_005.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1438872814277 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1438872814277 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpga_sdram_controller/synthesis/submodules/fpga_sdram_controller_mem_if_ddr3_emif_0_s0_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file fpga_sdram_controller/synthesis/submodules/fpga_sdram_controller_mem_if_ddr3_emif_0_s0_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fpga_sdram_controller_mem_if_ddr3_emif_0_s0_irq_mapper " "Found entity 1: fpga_sdram_controller_mem_if_ddr3_emif_0_s0_irq_mapper" {  } { { "fpga_sdram_controller/synthesis/submodules/fpga_sdram_controller_mem_if_ddr3_emif_0_s0_irq_mapper.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/fpga_sdram_controller/synthesis/submodules/fpga_sdram_controller_mem_if_ddr3_emif_0_s0_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1438872814283 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1438872814283 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpga_sdram_controller/synthesis/submodules/fpga_sdram_controller_mem_if_ddr3_emif_0_s0_rsp_xbar_demux_003.sv 1 1 " "Found 1 design units, including 1 entities, in source file fpga_sdram_controller/synthesis/submodules/fpga_sdram_controller_mem_if_ddr3_emif_0_s0_rsp_xbar_demux_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fpga_sdram_controller_mem_if_ddr3_emif_0_s0_rsp_xbar_demux_003 " "Found entity 1: fpga_sdram_controller_mem_if_ddr3_emif_0_s0_rsp_xbar_demux_003" {  } { { "fpga_sdram_controller/synthesis/submodules/fpga_sdram_controller_mem_if_ddr3_emif_0_s0_rsp_xbar_demux_003.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/fpga_sdram_controller/synthesis/submodules/fpga_sdram_controller_mem_if_ddr3_emif_0_s0_rsp_xbar_demux_003.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1438872814292 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1438872814292 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpga_sdram_controller/synthesis/submodules/fpga_sdram_controller_mem_if_ddr3_emif_0_s0_rsp_xbar_demux_005.sv 1 1 " "Found 1 design units, including 1 entities, in source file fpga_sdram_controller/synthesis/submodules/fpga_sdram_controller_mem_if_ddr3_emif_0_s0_rsp_xbar_demux_005.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fpga_sdram_controller_mem_if_ddr3_emif_0_s0_rsp_xbar_demux_005 " "Found entity 1: fpga_sdram_controller_mem_if_ddr3_emif_0_s0_rsp_xbar_demux_005" {  } { { "fpga_sdram_controller/synthesis/submodules/fpga_sdram_controller_mem_if_ddr3_emif_0_s0_rsp_xbar_demux_005.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/fpga_sdram_controller/synthesis/submodules/fpga_sdram_controller_mem_if_ddr3_emif_0_s0_rsp_xbar_demux_005.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1438872814303 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1438872814303 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpga_sdram_controller/synthesis/submodules/fpga_sdram_controller_mem_if_ddr3_emif_0_s0_rsp_xbar_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file fpga_sdram_controller/synthesis/submodules/fpga_sdram_controller_mem_if_ddr3_emif_0_s0_rsp_xbar_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fpga_sdram_controller_mem_if_ddr3_emif_0_s0_rsp_xbar_mux " "Found entity 1: fpga_sdram_controller_mem_if_ddr3_emif_0_s0_rsp_xbar_mux" {  } { { "fpga_sdram_controller/synthesis/submodules/fpga_sdram_controller_mem_if_ddr3_emif_0_s0_rsp_xbar_mux.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/fpga_sdram_controller/synthesis/submodules/fpga_sdram_controller_mem_if_ddr3_emif_0_s0_rsp_xbar_mux.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1438872814310 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1438872814310 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpga_sdram_controller/synthesis/submodules/fpga_sdram_controller_mem_if_ddr3_emif_0_s0_rsp_xbar_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file fpga_sdram_controller/synthesis/submodules/fpga_sdram_controller_mem_if_ddr3_emif_0_s0_rsp_xbar_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fpga_sdram_controller_mem_if_ddr3_emif_0_s0_rsp_xbar_mux_001 " "Found entity 1: fpga_sdram_controller_mem_if_ddr3_emif_0_s0_rsp_xbar_mux_001" {  } { { "fpga_sdram_controller/synthesis/submodules/fpga_sdram_controller_mem_if_ddr3_emif_0_s0_rsp_xbar_mux_001.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/fpga_sdram_controller/synthesis/submodules/fpga_sdram_controller_mem_if_ddr3_emif_0_s0_rsp_xbar_mux_001.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1438872814317 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1438872814317 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpga_sdram_controller/synthesis/submodules/rw_manager_ac_rom_no_ifdef_params.v 1 1 " "Found 1 design units, including 1 entities, in source file fpga_sdram_controller/synthesis/submodules/rw_manager_ac_rom_no_ifdef_params.v" { { "Info" "ISGN_ENTITY_NAME" "1 rw_manager_ac_ROM_no_ifdef_params " "Found entity 1: rw_manager_ac_ROM_no_ifdef_params" {  } { { "fpga_sdram_controller/synthesis/submodules/rw_manager_ac_ROM_no_ifdef_params.v" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/fpga_sdram_controller/synthesis/submodules/rw_manager_ac_ROM_no_ifdef_params.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1438872814326 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1438872814326 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpga_sdram_controller/synthesis/submodules/rw_manager_ac_rom_reg.v 1 1 " "Found 1 design units, including 1 entities, in source file fpga_sdram_controller/synthesis/submodules/rw_manager_ac_rom_reg.v" { { "Info" "ISGN_ENTITY_NAME" "1 rw_manager_ac_ROM_reg " "Found entity 1: rw_manager_ac_ROM_reg" {  } { { "fpga_sdram_controller/synthesis/submodules/rw_manager_ac_ROM_reg.v" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/fpga_sdram_controller/synthesis/submodules/rw_manager_ac_ROM_reg.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1438872814359 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1438872814359 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpga_sdram_controller/synthesis/submodules/rw_manager_bitcheck.v 1 1 " "Found 1 design units, including 1 entities, in source file fpga_sdram_controller/synthesis/submodules/rw_manager_bitcheck.v" { { "Info" "ISGN_ENTITY_NAME" "1 rw_manager_bitcheck " "Found entity 1: rw_manager_bitcheck" {  } { { "fpga_sdram_controller/synthesis/submodules/rw_manager_bitcheck.v" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/fpga_sdram_controller/synthesis/submodules/rw_manager_bitcheck.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1438872814370 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1438872814370 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "RATE rate rw_manager_core.sv(71) " "Verilog HDL Declaration information at rw_manager_core.sv(71): object \"RATE\" differs only in case from object \"rate\" in the same scope" {  } { { "fpga_sdram_controller/synthesis/submodules/rw_manager_core.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/fpga_sdram_controller/synthesis/submodules/rw_manager_core.sv" 71 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1438872814384 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpga_sdram_controller/synthesis/submodules/rw_manager_core.sv 1 1 " "Found 1 design units, including 1 entities, in source file fpga_sdram_controller/synthesis/submodules/rw_manager_core.sv" { { "Info" "ISGN_ENTITY_NAME" "1 rw_manager_core " "Found entity 1: rw_manager_core" {  } { { "fpga_sdram_controller/synthesis/submodules/rw_manager_core.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/fpga_sdram_controller/synthesis/submodules/rw_manager_core.sv" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1438872814386 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1438872814386 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpga_sdram_controller/synthesis/submodules/rw_manager_datamux.v 1 1 " "Found 1 design units, including 1 entities, in source file fpga_sdram_controller/synthesis/submodules/rw_manager_datamux.v" { { "Info" "ISGN_ENTITY_NAME" "1 rw_manager_datamux " "Found entity 1: rw_manager_datamux" {  } { { "fpga_sdram_controller/synthesis/submodules/rw_manager_datamux.v" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/fpga_sdram_controller/synthesis/submodules/rw_manager_datamux.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1438872814401 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1438872814401 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpga_sdram_controller/synthesis/submodules/rw_manager_data_broadcast.v 1 1 " "Found 1 design units, including 1 entities, in source file fpga_sdram_controller/synthesis/submodules/rw_manager_data_broadcast.v" { { "Info" "ISGN_ENTITY_NAME" "1 rw_manager_data_broadcast " "Found entity 1: rw_manager_data_broadcast" {  } { { "fpga_sdram_controller/synthesis/submodules/rw_manager_data_broadcast.v" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/fpga_sdram_controller/synthesis/submodules/rw_manager_data_broadcast.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1438872814417 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1438872814417 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpga_sdram_controller/synthesis/submodules/rw_manager_data_decoder.v 1 1 " "Found 1 design units, including 1 entities, in source file fpga_sdram_controller/synthesis/submodules/rw_manager_data_decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 rw_manager_data_decoder " "Found entity 1: rw_manager_data_decoder" {  } { { "fpga_sdram_controller/synthesis/submodules/rw_manager_data_decoder.v" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/fpga_sdram_controller/synthesis/submodules/rw_manager_data_decoder.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1438872814424 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1438872814424 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpga_sdram_controller/synthesis/submodules/rw_manager_ddr3.v 1 1 " "Found 1 design units, including 1 entities, in source file fpga_sdram_controller/synthesis/submodules/rw_manager_ddr3.v" { { "Info" "ISGN_ENTITY_NAME" "1 rw_manager_ddr3 " "Found entity 1: rw_manager_ddr3" {  } { { "fpga_sdram_controller/synthesis/submodules/rw_manager_ddr3.v" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/fpga_sdram_controller/synthesis/submodules/rw_manager_ddr3.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1438872814434 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1438872814434 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpga_sdram_controller/synthesis/submodules/rw_manager_di_buffer.v 1 1 " "Found 1 design units, including 1 entities, in source file fpga_sdram_controller/synthesis/submodules/rw_manager_di_buffer.v" { { "Info" "ISGN_ENTITY_NAME" "1 rw_manager_di_buffer " "Found entity 1: rw_manager_di_buffer" {  } { { "fpga_sdram_controller/synthesis/submodules/rw_manager_di_buffer.v" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/fpga_sdram_controller/synthesis/submodules/rw_manager_di_buffer.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1438872814455 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1438872814455 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpga_sdram_controller/synthesis/submodules/rw_manager_di_buffer_wrap.v 1 1 " "Found 1 design units, including 1 entities, in source file fpga_sdram_controller/synthesis/submodules/rw_manager_di_buffer_wrap.v" { { "Info" "ISGN_ENTITY_NAME" "1 rw_manager_di_buffer_wrap " "Found entity 1: rw_manager_di_buffer_wrap" {  } { { "fpga_sdram_controller/synthesis/submodules/rw_manager_di_buffer_wrap.v" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/fpga_sdram_controller/synthesis/submodules/rw_manager_di_buffer_wrap.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1438872814466 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1438872814466 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpga_sdram_controller/synthesis/submodules/rw_manager_dm_decoder.v 1 1 " "Found 1 design units, including 1 entities, in source file fpga_sdram_controller/synthesis/submodules/rw_manager_dm_decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 rw_manager_dm_decoder " "Found entity 1: rw_manager_dm_decoder" {  } { { "fpga_sdram_controller/synthesis/submodules/rw_manager_dm_decoder.v" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/fpga_sdram_controller/synthesis/submodules/rw_manager_dm_decoder.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1438872814475 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1438872814475 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpga_sdram_controller/synthesis/submodules/rw_manager_generic.sv 1 1 " "Found 1 design units, including 1 entities, in source file fpga_sdram_controller/synthesis/submodules/rw_manager_generic.sv" { { "Info" "ISGN_ENTITY_NAME" "1 rw_manager_generic " "Found entity 1: rw_manager_generic" {  } { { "fpga_sdram_controller/synthesis/submodules/rw_manager_generic.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/fpga_sdram_controller/synthesis/submodules/rw_manager_generic.sv" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1438872814483 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1438872814483 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpga_sdram_controller/synthesis/submodules/rw_manager_inst_rom_no_ifdef_params.v 1 1 " "Found 1 design units, including 1 entities, in source file fpga_sdram_controller/synthesis/submodules/rw_manager_inst_rom_no_ifdef_params.v" { { "Info" "ISGN_ENTITY_NAME" "1 rw_manager_inst_ROM_no_ifdef_params " "Found entity 1: rw_manager_inst_ROM_no_ifdef_params" {  } { { "fpga_sdram_controller/synthesis/submodules/rw_manager_inst_ROM_no_ifdef_params.v" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/fpga_sdram_controller/synthesis/submodules/rw_manager_inst_ROM_no_ifdef_params.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1438872814493 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1438872814493 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpga_sdram_controller/synthesis/submodules/rw_manager_inst_rom_reg.v 1 1 " "Found 1 design units, including 1 entities, in source file fpga_sdram_controller/synthesis/submodules/rw_manager_inst_rom_reg.v" { { "Info" "ISGN_ENTITY_NAME" "1 rw_manager_inst_ROM_reg " "Found entity 1: rw_manager_inst_ROM_reg" {  } { { "fpga_sdram_controller/synthesis/submodules/rw_manager_inst_ROM_reg.v" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/fpga_sdram_controller/synthesis/submodules/rw_manager_inst_ROM_reg.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1438872814501 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1438872814501 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpga_sdram_controller/synthesis/submodules/rw_manager_jumplogic.v 1 1 " "Found 1 design units, including 1 entities, in source file fpga_sdram_controller/synthesis/submodules/rw_manager_jumplogic.v" { { "Info" "ISGN_ENTITY_NAME" "1 rw_manager_jumplogic " "Found entity 1: rw_manager_jumplogic" {  } { { "fpga_sdram_controller/synthesis/submodules/rw_manager_jumplogic.v" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/fpga_sdram_controller/synthesis/submodules/rw_manager_jumplogic.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1438872814509 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1438872814509 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpga_sdram_controller/synthesis/submodules/rw_manager_lfsr12.v 1 1 " "Found 1 design units, including 1 entities, in source file fpga_sdram_controller/synthesis/submodules/rw_manager_lfsr12.v" { { "Info" "ISGN_ENTITY_NAME" "1 rw_manager_lfsr12 " "Found entity 1: rw_manager_lfsr12" {  } { { "fpga_sdram_controller/synthesis/submodules/rw_manager_lfsr12.v" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/fpga_sdram_controller/synthesis/submodules/rw_manager_lfsr12.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1438872814516 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1438872814516 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpga_sdram_controller/synthesis/submodules/rw_manager_lfsr36.v 1 1 " "Found 1 design units, including 1 entities, in source file fpga_sdram_controller/synthesis/submodules/rw_manager_lfsr36.v" { { "Info" "ISGN_ENTITY_NAME" "1 rw_manager_lfsr36 " "Found entity 1: rw_manager_lfsr36" {  } { { "fpga_sdram_controller/synthesis/submodules/rw_manager_lfsr36.v" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/fpga_sdram_controller/synthesis/submodules/rw_manager_lfsr36.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1438872814540 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1438872814540 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpga_sdram_controller/synthesis/submodules/rw_manager_lfsr72.v 1 1 " "Found 1 design units, including 1 entities, in source file fpga_sdram_controller/synthesis/submodules/rw_manager_lfsr72.v" { { "Info" "ISGN_ENTITY_NAME" "1 rw_manager_lfsr72 " "Found entity 1: rw_manager_lfsr72" {  } { { "fpga_sdram_controller/synthesis/submodules/rw_manager_lfsr72.v" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/fpga_sdram_controller/synthesis/submodules/rw_manager_lfsr72.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1438872814547 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1438872814547 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpga_sdram_controller/synthesis/submodules/rw_manager_pattern_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file fpga_sdram_controller/synthesis/submodules/rw_manager_pattern_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 rw_manager_pattern_fifo " "Found entity 1: rw_manager_pattern_fifo" {  } { { "fpga_sdram_controller/synthesis/submodules/rw_manager_pattern_fifo.v" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/fpga_sdram_controller/synthesis/submodules/rw_manager_pattern_fifo.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1438872814557 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1438872814557 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpga_sdram_controller/synthesis/submodules/rw_manager_ram.v 1 1 " "Found 1 design units, including 1 entities, in source file fpga_sdram_controller/synthesis/submodules/rw_manager_ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 rw_manager_ram " "Found entity 1: rw_manager_ram" {  } { { "fpga_sdram_controller/synthesis/submodules/rw_manager_ram.v" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/fpga_sdram_controller/synthesis/submodules/rw_manager_ram.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1438872814565 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1438872814565 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpga_sdram_controller/synthesis/submodules/rw_manager_ram_csr.v 1 1 " "Found 1 design units, including 1 entities, in source file fpga_sdram_controller/synthesis/submodules/rw_manager_ram_csr.v" { { "Info" "ISGN_ENTITY_NAME" "1 rw_manager_ram_csr " "Found entity 1: rw_manager_ram_csr" {  } { { "fpga_sdram_controller/synthesis/submodules/rw_manager_ram_csr.v" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/fpga_sdram_controller/synthesis/submodules/rw_manager_ram_csr.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1438872814584 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1438872814584 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpga_sdram_controller/synthesis/submodules/rw_manager_read_datapath.v 1 1 " "Found 1 design units, including 1 entities, in source file fpga_sdram_controller/synthesis/submodules/rw_manager_read_datapath.v" { { "Info" "ISGN_ENTITY_NAME" "1 rw_manager_read_datapath " "Found entity 1: rw_manager_read_datapath" {  } { { "fpga_sdram_controller/synthesis/submodules/rw_manager_read_datapath.v" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/fpga_sdram_controller/synthesis/submodules/rw_manager_read_datapath.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1438872814610 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1438872814610 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpga_sdram_controller/synthesis/submodules/rw_manager_write_decoder.v 1 1 " "Found 1 design units, including 1 entities, in source file fpga_sdram_controller/synthesis/submodules/rw_manager_write_decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 rw_manager_write_decoder " "Found entity 1: rw_manager_write_decoder" {  } { { "fpga_sdram_controller/synthesis/submodules/rw_manager_write_decoder.v" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/fpga_sdram_controller/synthesis/submodules/rw_manager_write_decoder.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1438872814618 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1438872814618 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpga_sdram_controller/synthesis/submodules/sequencer_data_mgr.sv 1 1 " "Found 1 design units, including 1 entities, in source file fpga_sdram_controller/synthesis/submodules/sequencer_data_mgr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sequencer_data_mgr " "Found entity 1: sequencer_data_mgr" {  } { { "fpga_sdram_controller/synthesis/submodules/sequencer_data_mgr.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/fpga_sdram_controller/synthesis/submodules/sequencer_data_mgr.sv" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1438872814626 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1438872814626 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "sequencer_phy_mgr.sv(398) " "Verilog HDL information at sequencer_phy_mgr.sv(398): always construct contains both blocking and non-blocking assignments" {  } { { "fpga_sdram_controller/synthesis/submodules/sequencer_phy_mgr.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/fpga_sdram_controller/synthesis/submodules/sequencer_phy_mgr.sv" 398 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1438872814635 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpga_sdram_controller/synthesis/submodules/sequencer_phy_mgr.sv 1 1 " "Found 1 design units, including 1 entities, in source file fpga_sdram_controller/synthesis/submodules/sequencer_phy_mgr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sequencer_phy_mgr " "Found entity 1: sequencer_phy_mgr" {  } { { "fpga_sdram_controller/synthesis/submodules/sequencer_phy_mgr.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/fpga_sdram_controller/synthesis/submodules/sequencer_phy_mgr.sv" 73 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1438872814639 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1438872814639 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpga_sdram_controller/synthesis/submodules/sequencer_reg_file.sv 1 1 " "Found 1 design units, including 1 entities, in source file fpga_sdram_controller/synthesis/submodules/sequencer_reg_file.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sequencer_reg_file " "Found entity 1: sequencer_reg_file" {  } { { "fpga_sdram_controller/synthesis/submodules/sequencer_reg_file.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/fpga_sdram_controller/synthesis/submodules/sequencer_reg_file.sv" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1438872814650 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1438872814650 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpga_sdram_controller/synthesis/submodules/sequencer_scc_acv_phase_decode.v 1 1 " "Found 1 design units, including 1 entities, in source file fpga_sdram_controller/synthesis/submodules/sequencer_scc_acv_phase_decode.v" { { "Info" "ISGN_ENTITY_NAME" "1 sequencer_scc_acv_phase_decode " "Found entity 1: sequencer_scc_acv_phase_decode" {  } { { "fpga_sdram_controller/synthesis/submodules/sequencer_scc_acv_phase_decode.v" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/fpga_sdram_controller/synthesis/submodules/sequencer_scc_acv_phase_decode.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1438872814660 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1438872814660 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpga_sdram_controller/synthesis/submodules/sequencer_scc_acv_wrapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file fpga_sdram_controller/synthesis/submodules/sequencer_scc_acv_wrapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sequencer_scc_acv_wrapper " "Found entity 1: sequencer_scc_acv_wrapper" {  } { { "fpga_sdram_controller/synthesis/submodules/sequencer_scc_acv_wrapper.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/fpga_sdram_controller/synthesis/submodules/sequencer_scc_acv_wrapper.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1438872814679 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1438872814679 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpga_sdram_controller/synthesis/submodules/sequencer_scc_mgr.sv 1 1 " "Found 1 design units, including 1 entities, in source file fpga_sdram_controller/synthesis/submodules/sequencer_scc_mgr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sequencer_scc_mgr " "Found entity 1: sequencer_scc_mgr" {  } { { "fpga_sdram_controller/synthesis/submodules/sequencer_scc_mgr.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/fpga_sdram_controller/synthesis/submodules/sequencer_scc_mgr.sv" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1438872814700 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1438872814700 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpga_sdram_controller/synthesis/submodules/sequencer_scc_reg_file.v 1 1 " "Found 1 design units, including 1 entities, in source file fpga_sdram_controller/synthesis/submodules/sequencer_scc_reg_file.v" { { "Info" "ISGN_ENTITY_NAME" "1 sequencer_scc_reg_file " "Found entity 1: sequencer_scc_reg_file" {  } { { "fpga_sdram_controller/synthesis/submodules/sequencer_scc_reg_file.v" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/fpga_sdram_controller/synthesis/submodules/sequencer_scc_reg_file.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1438872814707 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1438872814707 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpga_sdram_controller/synthesis/submodules/sequencer_scc_siii_phase_decode.v 1 1 " "Found 1 design units, including 1 entities, in source file fpga_sdram_controller/synthesis/submodules/sequencer_scc_siii_phase_decode.v" { { "Info" "ISGN_ENTITY_NAME" "1 sequencer_scc_siii_phase_decode " "Found entity 1: sequencer_scc_siii_phase_decode" {  } { { "fpga_sdram_controller/synthesis/submodules/sequencer_scc_siii_phase_decode.v" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/fpga_sdram_controller/synthesis/submodules/sequencer_scc_siii_phase_decode.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1438872814715 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1438872814715 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpga_sdram_controller/synthesis/submodules/sequencer_scc_siii_wrapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file fpga_sdram_controller/synthesis/submodules/sequencer_scc_siii_wrapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sequencer_scc_siii_wrapper " "Found entity 1: sequencer_scc_siii_wrapper" {  } { { "fpga_sdram_controller/synthesis/submodules/sequencer_scc_siii_wrapper.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/fpga_sdram_controller/synthesis/submodules/sequencer_scc_siii_wrapper.sv" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1438872814729 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1438872814729 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpga_sdram_controller/synthesis/submodules/sequencer_scc_sv_phase_decode.v 1 1 " "Found 1 design units, including 1 entities, in source file fpga_sdram_controller/synthesis/submodules/sequencer_scc_sv_phase_decode.v" { { "Info" "ISGN_ENTITY_NAME" "1 sequencer_scc_sv_phase_decode " "Found entity 1: sequencer_scc_sv_phase_decode" {  } { { "fpga_sdram_controller/synthesis/submodules/sequencer_scc_sv_phase_decode.v" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/fpga_sdram_controller/synthesis/submodules/sequencer_scc_sv_phase_decode.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1438872814737 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1438872814737 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpga_sdram_controller/synthesis/submodules/sequencer_scc_sv_wrapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file fpga_sdram_controller/synthesis/submodules/sequencer_scc_sv_wrapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sequencer_scc_sv_wrapper " "Found entity 1: sequencer_scc_sv_wrapper" {  } { { "fpga_sdram_controller/synthesis/submodules/sequencer_scc_sv_wrapper.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/fpga_sdram_controller/synthesis/submodules/sequencer_scc_sv_wrapper.sv" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1438872814745 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1438872814745 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpga_sdram_controller/synthesis/submodules/afi_mux_ddr3_ddrx.v 1 1 " "Found 1 design units, including 1 entities, in source file fpga_sdram_controller/synthesis/submodules/afi_mux_ddr3_ddrx.v" { { "Info" "ISGN_ENTITY_NAME" "1 afi_mux_ddr3_ddrx " "Found entity 1: afi_mux_ddr3_ddrx" {  } { { "fpga_sdram_controller/synthesis/submodules/afi_mux_ddr3_ddrx.v" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/fpga_sdram_controller/synthesis/submodules/afi_mux_ddr3_ddrx.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1438872814760 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1438872814760 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpga_sdram_controller/synthesis/submodules/fpga_sdram_controller_mem_if_ddr3_emif_0_p0_clock_pair_generator.v 1 1 " "Found 1 design units, including 1 entities, in source file fpga_sdram_controller/synthesis/submodules/fpga_sdram_controller_mem_if_ddr3_emif_0_p0_clock_pair_generator.v" { { "Info" "ISGN_ENTITY_NAME" "1 fpga_sdram_controller_mem_if_ddr3_emif_0_p0_clock_pair_generator " "Found entity 1: fpga_sdram_controller_mem_if_ddr3_emif_0_p0_clock_pair_generator" {  } { { "fpga_sdram_controller/synthesis/submodules/fpga_sdram_controller_mem_if_ddr3_emif_0_p0_clock_pair_generator.v" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/fpga_sdram_controller/synthesis/submodules/fpga_sdram_controller_mem_if_ddr3_emif_0_p0_clock_pair_generator.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1438872814877 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1438872814877 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpga_sdram_controller/synthesis/submodules/fpga_sdram_controller_mem_if_ddr3_emif_0_p0_read_valid_selector.v 1 1 " "Found 1 design units, including 1 entities, in source file fpga_sdram_controller/synthesis/submodules/fpga_sdram_controller_mem_if_ddr3_emif_0_p0_read_valid_selector.v" { { "Info" "ISGN_ENTITY_NAME" "1 fpga_sdram_controller_mem_if_ddr3_emif_0_p0_read_valid_selector " "Found entity 1: fpga_sdram_controller_mem_if_ddr3_emif_0_p0_read_valid_selector" {  } { { "fpga_sdram_controller/synthesis/submodules/fpga_sdram_controller_mem_if_ddr3_emif_0_p0_read_valid_selector.v" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/fpga_sdram_controller/synthesis/submodules/fpga_sdram_controller_mem_if_ddr3_emif_0_p0_read_valid_selector.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1438872814890 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1438872814890 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpga_sdram_controller/synthesis/submodules/fpga_sdram_controller_mem_if_ddr3_emif_0_p0_addr_cmd_datapath.v 1 1 " "Found 1 design units, including 1 entities, in source file fpga_sdram_controller/synthesis/submodules/fpga_sdram_controller_mem_if_ddr3_emif_0_p0_addr_cmd_datapath.v" { { "Info" "ISGN_ENTITY_NAME" "1 fpga_sdram_controller_mem_if_ddr3_emif_0_p0_addr_cmd_datapath " "Found entity 1: fpga_sdram_controller_mem_if_ddr3_emif_0_p0_addr_cmd_datapath" {  } { { "fpga_sdram_controller/synthesis/submodules/fpga_sdram_controller_mem_if_ddr3_emif_0_p0_addr_cmd_datapath.v" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/fpga_sdram_controller/synthesis/submodules/fpga_sdram_controller_mem_if_ddr3_emif_0_p0_addr_cmd_datapath.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1438872814911 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1438872814911 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpga_sdram_controller/synthesis/submodules/fpga_sdram_controller_mem_if_ddr3_emif_0_p0_reset.v 1 1 " "Found 1 design units, including 1 entities, in source file fpga_sdram_controller/synthesis/submodules/fpga_sdram_controller_mem_if_ddr3_emif_0_p0_reset.v" { { "Info" "ISGN_ENTITY_NAME" "1 fpga_sdram_controller_mem_if_ddr3_emif_0_p0_reset " "Found entity 1: fpga_sdram_controller_mem_if_ddr3_emif_0_p0_reset" {  } { { "fpga_sdram_controller/synthesis/submodules/fpga_sdram_controller_mem_if_ddr3_emif_0_p0_reset.v" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/fpga_sdram_controller/synthesis/submodules/fpga_sdram_controller_mem_if_ddr3_emif_0_p0_reset.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1438872814921 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1438872814921 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpga_sdram_controller/synthesis/submodules/fpga_sdram_controller_mem_if_ddr3_emif_0_p0_acv_ldc.v 1 1 " "Found 1 design units, including 1 entities, in source file fpga_sdram_controller/synthesis/submodules/fpga_sdram_controller_mem_if_ddr3_emif_0_p0_acv_ldc.v" { { "Info" "ISGN_ENTITY_NAME" "1 fpga_sdram_controller_mem_if_ddr3_emif_0_p0_acv_ldc " "Found entity 1: fpga_sdram_controller_mem_if_ddr3_emif_0_p0_acv_ldc" {  } { { "fpga_sdram_controller/synthesis/submodules/fpga_sdram_controller_mem_if_ddr3_emif_0_p0_acv_ldc.v" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/fpga_sdram_controller/synthesis/submodules/fpga_sdram_controller_mem_if_ddr3_emif_0_p0_acv_ldc.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1438872814930 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1438872814930 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpga_sdram_controller/synthesis/submodules/fpga_sdram_controller_mem_if_ddr3_emif_0_p0_memphy.sv 1 1 " "Found 1 design units, including 1 entities, in source file fpga_sdram_controller/synthesis/submodules/fpga_sdram_controller_mem_if_ddr3_emif_0_p0_memphy.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fpga_sdram_controller_mem_if_ddr3_emif_0_p0_memphy " "Found entity 1: fpga_sdram_controller_mem_if_ddr3_emif_0_p0_memphy" {  } { { "fpga_sdram_controller/synthesis/submodules/fpga_sdram_controller_mem_if_ddr3_emif_0_p0_memphy.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/fpga_sdram_controller/synthesis/submodules/fpga_sdram_controller_mem_if_ddr3_emif_0_p0_memphy.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1438872814947 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1438872814947 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpga_sdram_controller/synthesis/submodules/fpga_sdram_controller_mem_if_ddr3_emif_0_p0_reset_sync.v 1 1 " "Found 1 design units, including 1 entities, in source file fpga_sdram_controller/synthesis/submodules/fpga_sdram_controller_mem_if_ddr3_emif_0_p0_reset_sync.v" { { "Info" "ISGN_ENTITY_NAME" "1 fpga_sdram_controller_mem_if_ddr3_emif_0_p0_reset_sync " "Found entity 1: fpga_sdram_controller_mem_if_ddr3_emif_0_p0_reset_sync" {  } { { "fpga_sdram_controller/synthesis/submodules/fpga_sdram_controller_mem_if_ddr3_emif_0_p0_reset_sync.v" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/fpga_sdram_controller/synthesis/submodules/fpga_sdram_controller_mem_if_ddr3_emif_0_p0_reset_sync.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1438872814958 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1438872814958 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpga_sdram_controller/synthesis/submodules/fpga_sdram_controller_mem_if_ddr3_emif_0_p0_new_io_pads.v 1 1 " "Found 1 design units, including 1 entities, in source file fpga_sdram_controller/synthesis/submodules/fpga_sdram_controller_mem_if_ddr3_emif_0_p0_new_io_pads.v" { { "Info" "ISGN_ENTITY_NAME" "1 fpga_sdram_controller_mem_if_ddr3_emif_0_p0_new_io_pads " "Found entity 1: fpga_sdram_controller_mem_if_ddr3_emif_0_p0_new_io_pads" {  } { { "fpga_sdram_controller/synthesis/submodules/fpga_sdram_controller_mem_if_ddr3_emif_0_p0_new_io_pads.v" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/fpga_sdram_controller/synthesis/submodules/fpga_sdram_controller_mem_if_ddr3_emif_0_p0_new_io_pads.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1438872814973 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1438872814973 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpga_sdram_controller/synthesis/submodules/fpga_sdram_controller_mem_if_ddr3_emif_0_p0_fr_cycle_shifter.v 1 1 " "Found 1 design units, including 1 entities, in source file fpga_sdram_controller/synthesis/submodules/fpga_sdram_controller_mem_if_ddr3_emif_0_p0_fr_cycle_shifter.v" { { "Info" "ISGN_ENTITY_NAME" "1 fpga_sdram_controller_mem_if_ddr3_emif_0_p0_fr_cycle_shifter " "Found entity 1: fpga_sdram_controller_mem_if_ddr3_emif_0_p0_fr_cycle_shifter" {  } { { "fpga_sdram_controller/synthesis/submodules/fpga_sdram_controller_mem_if_ddr3_emif_0_p0_fr_cycle_shifter.v" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/fpga_sdram_controller/synthesis/submodules/fpga_sdram_controller_mem_if_ddr3_emif_0_p0_fr_cycle_shifter.v" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1438872814984 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1438872814984 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpga_sdram_controller/synthesis/submodules/fpga_sdram_controller_mem_if_ddr3_emif_0_p0_fr_cycle_extender.v 1 1 " "Found 1 design units, including 1 entities, in source file fpga_sdram_controller/synthesis/submodules/fpga_sdram_controller_mem_if_ddr3_emif_0_p0_fr_cycle_extender.v" { { "Info" "ISGN_ENTITY_NAME" "1 fpga_sdram_controller_mem_if_ddr3_emif_0_p0_fr_cycle_extender " "Found entity 1: fpga_sdram_controller_mem_if_ddr3_emif_0_p0_fr_cycle_extender" {  } { { "fpga_sdram_controller/synthesis/submodules/fpga_sdram_controller_mem_if_ddr3_emif_0_p0_fr_cycle_extender.v" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/fpga_sdram_controller/synthesis/submodules/fpga_sdram_controller_mem_if_ddr3_emif_0_p0_fr_cycle_extender.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1438872814998 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1438872814998 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpga_sdram_controller/synthesis/submodules/fpga_sdram_controller_mem_if_ddr3_emif_0_p0_read_datapath.sv 1 1 " "Found 1 design units, including 1 entities, in source file fpga_sdram_controller/synthesis/submodules/fpga_sdram_controller_mem_if_ddr3_emif_0_p0_read_datapath.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fpga_sdram_controller_mem_if_ddr3_emif_0_p0_read_datapath " "Found entity 1: fpga_sdram_controller_mem_if_ddr3_emif_0_p0_read_datapath" {  } { { "fpga_sdram_controller/synthesis/submodules/fpga_sdram_controller_mem_if_ddr3_emif_0_p0_read_datapath.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/fpga_sdram_controller/synthesis/submodules/fpga_sdram_controller_mem_if_ddr3_emif_0_p0_read_datapath.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1438872815010 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1438872815010 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpga_sdram_controller/synthesis/submodules/fpga_sdram_controller_mem_if_ddr3_emif_0_p0_write_datapath.v 1 1 " "Found 1 design units, including 1 entities, in source file fpga_sdram_controller/synthesis/submodules/fpga_sdram_controller_mem_if_ddr3_emif_0_p0_write_datapath.v" { { "Info" "ISGN_ENTITY_NAME" "1 fpga_sdram_controller_mem_if_ddr3_emif_0_p0_write_datapath " "Found entity 1: fpga_sdram_controller_mem_if_ddr3_emif_0_p0_write_datapath" {  } { { "fpga_sdram_controller/synthesis/submodules/fpga_sdram_controller_mem_if_ddr3_emif_0_p0_write_datapath.v" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/fpga_sdram_controller/synthesis/submodules/fpga_sdram_controller_mem_if_ddr3_emif_0_p0_write_datapath.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1438872815023 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1438872815023 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpga_sdram_controller/synthesis/submodules/fpga_sdram_controller_mem_if_ddr3_emif_0_p0_core_shadow_registers.sv 1 1 " "Found 1 design units, including 1 entities, in source file fpga_sdram_controller/synthesis/submodules/fpga_sdram_controller_mem_if_ddr3_emif_0_p0_core_shadow_registers.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fpga_sdram_controller_mem_if_ddr3_emif_0_p0_core_shadow_registers " "Found entity 1: fpga_sdram_controller_mem_if_ddr3_emif_0_p0_core_shadow_registers" {  } { { "fpga_sdram_controller/synthesis/submodules/fpga_sdram_controller_mem_if_ddr3_emif_0_p0_core_shadow_registers.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/fpga_sdram_controller/synthesis/submodules/fpga_sdram_controller_mem_if_ddr3_emif_0_p0_core_shadow_registers.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1438872815046 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1438872815046 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpga_sdram_controller/synthesis/submodules/fpga_sdram_controller_mem_if_ddr3_emif_0_p0_simple_ddio_out.sv 1 1 " "Found 1 design units, including 1 entities, in source file fpga_sdram_controller/synthesis/submodules/fpga_sdram_controller_mem_if_ddr3_emif_0_p0_simple_ddio_out.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fpga_sdram_controller_mem_if_ddr3_emif_0_p0_simple_ddio_out " "Found entity 1: fpga_sdram_controller_mem_if_ddr3_emif_0_p0_simple_ddio_out" {  } { { "fpga_sdram_controller/synthesis/submodules/fpga_sdram_controller_mem_if_ddr3_emif_0_p0_simple_ddio_out.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/fpga_sdram_controller/synthesis/submodules/fpga_sdram_controller_mem_if_ddr3_emif_0_p0_simple_ddio_out.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1438872815054 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1438872815054 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpga_sdram_controller/synthesis/submodules/fpga_sdram_controller_mem_if_ddr3_emif_0_p0_phy_csr.sv 1 1 " "Found 1 design units, including 1 entities, in source file fpga_sdram_controller/synthesis/submodules/fpga_sdram_controller_mem_if_ddr3_emif_0_p0_phy_csr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fpga_sdram_controller_mem_if_ddr3_emif_0_p0_phy_csr " "Found entity 1: fpga_sdram_controller_mem_if_ddr3_emif_0_p0_phy_csr" {  } { { "fpga_sdram_controller/synthesis/submodules/fpga_sdram_controller_mem_if_ddr3_emif_0_p0_phy_csr.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/fpga_sdram_controller/synthesis/submodules/fpga_sdram_controller_mem_if_ddr3_emif_0_p0_phy_csr.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1438872815062 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1438872815062 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpga_sdram_controller/synthesis/submodules/fpga_sdram_controller_mem_if_ddr3_emif_0_p0_iss_probe.v 1 1 " "Found 1 design units, including 1 entities, in source file fpga_sdram_controller/synthesis/submodules/fpga_sdram_controller_mem_if_ddr3_emif_0_p0_iss_probe.v" { { "Info" "ISGN_ENTITY_NAME" "1 fpga_sdram_controller_mem_if_ddr3_emif_0_p0_iss_probe " "Found entity 1: fpga_sdram_controller_mem_if_ddr3_emif_0_p0_iss_probe" {  } { { "fpga_sdram_controller/synthesis/submodules/fpga_sdram_controller_mem_if_ddr3_emif_0_p0_iss_probe.v" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/fpga_sdram_controller/synthesis/submodules/fpga_sdram_controller_mem_if_ddr3_emif_0_p0_iss_probe.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1438872815076 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1438872815076 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpga_sdram_controller/synthesis/submodules/fpga_sdram_controller_mem_if_ddr3_emif_0_p0_addr_cmd_pads.v 1 1 " "Found 1 design units, including 1 entities, in source file fpga_sdram_controller/synthesis/submodules/fpga_sdram_controller_mem_if_ddr3_emif_0_p0_addr_cmd_pads.v" { { "Info" "ISGN_ENTITY_NAME" "1 fpga_sdram_controller_mem_if_ddr3_emif_0_p0_addr_cmd_pads " "Found entity 1: fpga_sdram_controller_mem_if_ddr3_emif_0_p0_addr_cmd_pads" {  } { { "fpga_sdram_controller/synthesis/submodules/fpga_sdram_controller_mem_if_ddr3_emif_0_p0_addr_cmd_pads.v" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/fpga_sdram_controller/synthesis/submodules/fpga_sdram_controller_mem_if_ddr3_emif_0_p0_addr_cmd_pads.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1438872815084 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1438872815084 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpga_sdram_controller/synthesis/submodules/fpga_sdram_controller_mem_if_ddr3_emif_0_p0_flop_mem.v 1 1 " "Found 1 design units, including 1 entities, in source file fpga_sdram_controller/synthesis/submodules/fpga_sdram_controller_mem_if_ddr3_emif_0_p0_flop_mem.v" { { "Info" "ISGN_ENTITY_NAME" "1 fpga_sdram_controller_mem_if_ddr3_emif_0_p0_flop_mem " "Found entity 1: fpga_sdram_controller_mem_if_ddr3_emif_0_p0_flop_mem" {  } { { "fpga_sdram_controller/synthesis/submodules/fpga_sdram_controller_mem_if_ddr3_emif_0_p0_flop_mem.v" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/fpga_sdram_controller/synthesis/submodules/fpga_sdram_controller_mem_if_ddr3_emif_0_p0_flop_mem.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1438872815092 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1438872815092 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpga_sdram_controller/synthesis/submodules/fpga_sdram_controller_mem_if_ddr3_emif_0_p0.sv 1 1 " "Found 1 design units, including 1 entities, in source file fpga_sdram_controller/synthesis/submodules/fpga_sdram_controller_mem_if_ddr3_emif_0_p0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fpga_sdram_controller_mem_if_ddr3_emif_0_p0 " "Found entity 1: fpga_sdram_controller_mem_if_ddr3_emif_0_p0" {  } { { "fpga_sdram_controller/synthesis/submodules/fpga_sdram_controller_mem_if_ddr3_emif_0_p0.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/fpga_sdram_controller/synthesis/submodules/fpga_sdram_controller_mem_if_ddr3_emif_0_p0.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1438872815104 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1438872815104 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpga_sdram_controller/synthesis/submodules/fpga_sdram_controller_mem_if_ddr3_emif_0_p0_altdqdqs.v 1 1 " "Found 1 design units, including 1 entities, in source file fpga_sdram_controller/synthesis/submodules/fpga_sdram_controller_mem_if_ddr3_emif_0_p0_altdqdqs.v" { { "Info" "ISGN_ENTITY_NAME" "1 fpga_sdram_controller_mem_if_ddr3_emif_0_p0_altdqdqs " "Found entity 1: fpga_sdram_controller_mem_if_ddr3_emif_0_p0_altdqdqs" {  } { { "fpga_sdram_controller/synthesis/submodules/fpga_sdram_controller_mem_if_ddr3_emif_0_p0_altdqdqs.v" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/fpga_sdram_controller/synthesis/submodules/fpga_sdram_controller_mem_if_ddr3_emif_0_p0_altdqdqs.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1438872815119 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1438872815119 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpga_sdram_controller/synthesis/submodules/altdq_dqs2_acv_cyclonev.sv 1 1 " "Found 1 design units, including 1 entities, in source file fpga_sdram_controller/synthesis/submodules/altdq_dqs2_acv_cyclonev.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altdq_dqs2_acv_cyclonev " "Found entity 1: altdq_dqs2_acv_cyclonev" {  } { { "fpga_sdram_controller/synthesis/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/fpga_sdram_controller/synthesis/submodules/altdq_dqs2_acv_cyclonev.sv" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1438872815139 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1438872815139 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpga_sdram_controller/synthesis/submodules/fpga_sdram_controller_mem_if_ddr3_emif_0_pll0.sv 1 1 " "Found 1 design units, including 1 entities, in source file fpga_sdram_controller/synthesis/submodules/fpga_sdram_controller_mem_if_ddr3_emif_0_pll0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fpga_sdram_controller_mem_if_ddr3_emif_0_pll0 " "Found entity 1: fpga_sdram_controller_mem_if_ddr3_emif_0_pll0" {  } { { "fpga_sdram_controller/synthesis/submodules/fpga_sdram_controller_mem_if_ddr3_emif_0_pll0.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/fpga_sdram_controller/synthesis/submodules/fpga_sdram_controller_mem_if_ddr3_emif_0_pll0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1438872815149 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1438872815149 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HVISIBLE_END hvisible_end vga_timing_generator.sv(49) " "Verilog HDL Declaration information at vga_timing_generator.sv(49): object \"HVISIBLE_END\" differs only in case from object \"hvisible_end\" in the same scope" {  } { { "../vga_timing_generator.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/vga_timing_generator.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1438872815156 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "VVISIBLE_END vvisible_end vga_timing_generator.sv(53) " "Verilog HDL Declaration information at vga_timing_generator.sv(53): object \"VVISIBLE_END\" differs only in case from object \"vvisible_end\" in the same scope" {  } { { "../vga_timing_generator.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/vga_timing_generator.sv" 53 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1438872815156 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/thinkpad/documents/quartus ii/nyuzihps/rtl/fpga/vga_timing_generator.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/thinkpad/documents/quartus ii/nyuzihps/rtl/fpga/vga_timing_generator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 vga_timing_generator " "Found entity 1: vga_timing_generator" {  } { { "../vga_timing_generator.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/vga_timing_generator.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1438872815158 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1438872815158 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/thinkpad/documents/quartus ii/nyuzihps/rtl/fpga/vga_controller.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/thinkpad/documents/quartus ii/nyuzihps/rtl/fpga/vga_controller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 vga_controller " "Found entity 1: vga_controller" {  } { { "../vga_controller.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/vga_controller.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1438872815170 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1438872815170 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/thinkpad/documents/quartus ii/nyuzihps/rtl/fpga/sdram_controller.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/thinkpad/documents/quartus ii/nyuzihps/rtl/fpga/sdram_controller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sdram_controller " "Found entity 1: sdram_controller" {  } { { "../sdram_controller.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/sdram_controller.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1438872815185 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1438872815185 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/thinkpad/documents/quartus ii/nyuzihps/rtl/fpga/spi_controller.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/thinkpad/documents/quartus ii/nyuzihps/rtl/fpga/spi_controller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 spi_controller " "Found entity 1: spi_controller" {  } { { "../spi_controller.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/spi_controller.sv" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1438872815194 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1438872815194 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/thinkpad/documents/quartus ii/nyuzihps/rtl/fpga/axi_rom.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/thinkpad/documents/quartus ii/nyuzihps/rtl/fpga/axi_rom.sv" { { "Info" "ISGN_ENTITY_NAME" "1 axi_rom " "Found entity 1: axi_rom" {  } { { "../axi_rom.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/axi_rom.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1438872815209 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1438872815209 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/thinkpad/documents/quartus ii/nyuzihps/rtl/fpga/axi_interconnect.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/thinkpad/documents/quartus ii/nyuzihps/rtl/fpga/axi_interconnect.sv" { { "Info" "ISGN_ENTITY_NAME" "1 axi_interconnect " "Found entity 1: axi_interconnect" {  } { { "../axi_interconnect.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/axi_interconnect.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1438872815222 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1438872815222 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/thinkpad/documents/quartus ii/nyuzihps/rtl/fpga/uart.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/thinkpad/documents/quartus ii/nyuzihps/rtl/fpga/uart.sv" { { "Info" "ISGN_ENTITY_NAME" "1 uart " "Found entity 1: uart" {  } { { "../uart.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/uart.sv" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1438872815230 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1438872815230 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/thinkpad/documents/quartus ii/nyuzihps/rtl/fpga/uart_transmit.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/thinkpad/documents/quartus ii/nyuzihps/rtl/fpga/uart_transmit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 uart_transmit " "Found entity 1: uart_transmit" {  } { { "../uart_transmit.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/uart_transmit.sv" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1438872815252 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1438872815252 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/thinkpad/documents/quartus ii/nyuzihps/rtl/fpga/uart_receive.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/thinkpad/documents/quartus ii/nyuzihps/rtl/fpga/uart_receive.sv" { { "Info" "ISGN_ENTITY_NAME" "1 uart_receive " "Found entity 1: uart_receive" {  } { { "../uart_receive.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/uart_receive.sv" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1438872815264 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1438872815264 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/thinkpad/documents/quartus ii/nyuzihps/rtl/fpga/synchronizer.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/thinkpad/documents/quartus ii/nyuzihps/rtl/fpga/synchronizer.sv" { { "Info" "ISGN_ENTITY_NAME" "1 synchronizer " "Found entity 1: synchronizer" {  } { { "../synchronizer.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/synchronizer.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1438872815271 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1438872815271 ""}
{ "Warning" "WVRFX_VERI_EXTRA_SLASH_STAR" "fpga_top.sv(170) " "Verilog HDL syntax warning at fpga_top.sv(170): extra block comment delimiter characters /* within block comment" {  } { { "../fpga_top.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/fpga_top.sv" 170 0 0 } }  } 0 10090 "Verilog HDL syntax warning at %1!s!: extra block comment delimiter characters /* within block comment" 0 0 "Quartus II" 0 -1 1438872815284 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/thinkpad/documents/quartus ii/nyuzihps/rtl/fpga/fpga_top.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/thinkpad/documents/quartus ii/nyuzihps/rtl/fpga/fpga_top.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fpga_top " "Found entity 1: fpga_top" {  } { { "../fpga_top.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/fpga_top.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1438872815287 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1438872815287 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/thinkpad/documents/quartus ii/nyuzihps/rtl/fpga/gpio_controller.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/thinkpad/documents/quartus ii/nyuzihps/rtl/fpga/gpio_controller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 gpio_controller " "Found entity 1: gpio_controller" {  } { { "../gpio_controller.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/gpio_controller.sv" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1438872815295 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1438872815295 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/thinkpad/documents/quartus ii/nyuzihps/rtl/fpga/ps2_controller.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/thinkpad/documents/quartus ii/nyuzihps/rtl/fpga/ps2_controller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ps2_controller " "Found entity 1: ps2_controller" {  } { { "../ps2_controller.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/ps2_controller.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1438872815304 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1438872815304 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/thinkpad/documents/quartus ii/nyuzihps/rtl/core/io_request_queue.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/thinkpad/documents/quartus ii/nyuzihps/rtl/core/io_request_queue.sv" { { "Info" "ISGN_ENTITY_NAME" "1 io_request_queue " "Found entity 1: io_request_queue" {  } { { "../../core/io_request_queue.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/io_request_queue.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1438872815326 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1438872815326 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/thinkpad/documents/quartus ii/nyuzihps/rtl/core/idx_to_oh.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/thinkpad/documents/quartus ii/nyuzihps/rtl/core/idx_to_oh.sv" { { "Info" "ISGN_ENTITY_NAME" "1 idx_to_oh " "Found entity 1: idx_to_oh" {  } { { "../../core/idx_to_oh.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/idx_to_oh.sv" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1438872815334 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1438872815334 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/thinkpad/documents/quartus ii/nyuzihps/rtl/core/oh_to_idx.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/thinkpad/documents/quartus ii/nyuzihps/rtl/core/oh_to_idx.sv" { { "Info" "ISGN_ENTITY_NAME" "1 oh_to_idx " "Found entity 1: oh_to_idx" {  } { { "../../core/oh_to_idx.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/oh_to_idx.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1438872815345 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1438872815345 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/thinkpad/documents/quartus ii/nyuzihps/rtl/core/writeback_stage.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/thinkpad/documents/quartus ii/nyuzihps/rtl/core/writeback_stage.sv" { { "Info" "ISGN_ENTITY_NAME" "1 writeback_stage " "Found entity 1: writeback_stage" {  } { { "../../core/writeback_stage.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/writeback_stage.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1438872815378 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1438872815378 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/thinkpad/documents/quartus ii/nyuzihps/rtl/core/thread_select_stage.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/thinkpad/documents/quartus ii/nyuzihps/rtl/core/thread_select_stage.sv" { { "Info" "ISGN_ENTITY_NAME" "1 thread_select_stage " "Found entity 1: thread_select_stage" {  } { { "../../core/thread_select_stage.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/thread_select_stage.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1438872815395 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1438872815395 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/thinkpad/documents/quartus ii/nyuzihps/rtl/core/sync_fifo.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/thinkpad/documents/quartus ii/nyuzihps/rtl/core/sync_fifo.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sync_fifo " "Found entity 1: sync_fifo" {  } { { "../../core/sync_fifo.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/sync_fifo.sv" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1438872815413 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1438872815413 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/thinkpad/documents/quartus ii/nyuzihps/rtl/core/sram_2r1w.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/thinkpad/documents/quartus ii/nyuzihps/rtl/core/sram_2r1w.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sram_2r1w " "Found entity 1: sram_2r1w" {  } { { "../../core/sram_2r1w.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/sram_2r1w.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1438872815421 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1438872815421 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/thinkpad/documents/quartus ii/nyuzihps/rtl/core/sram_1r1w.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/thinkpad/documents/quartus ii/nyuzihps/rtl/core/sram_1r1w.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sram_1r1w " "Found entity 1: sram_1r1w" {  } { { "../../core/sram_1r1w.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/sram_1r1w.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1438872815431 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1438872815431 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/thinkpad/documents/quartus ii/nyuzihps/rtl/core/int_execute_stage.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/thinkpad/documents/quartus ii/nyuzihps/rtl/core/int_execute_stage.sv" { { "Info" "ISGN_ENTITY_NAME" "1 int_execute_stage " "Found entity 1: int_execute_stage" {  } { { "../../core/int_execute_stage.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/int_execute_stage.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1438872815453 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1438872815453 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/thinkpad/documents/quartus ii/nyuzihps/rtl/core/reciprocal_rom.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/thinkpad/documents/quartus ii/nyuzihps/rtl/core/reciprocal_rom.sv" { { "Info" "ISGN_ENTITY_NAME" "1 reciprocal_rom " "Found entity 1: reciprocal_rom" {  } { { "../../core/reciprocal_rom.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/reciprocal_rom.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1438872815462 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1438872815462 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/thinkpad/documents/quartus ii/nyuzihps/rtl/core/performance_counters.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/thinkpad/documents/quartus ii/nyuzihps/rtl/core/performance_counters.sv" { { "Info" "ISGN_ENTITY_NAME" "1 performance_counters " "Found entity 1: performance_counters" {  } { { "../../core/performance_counters.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/performance_counters.sv" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1438872815473 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1438872815473 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/thinkpad/documents/quartus ii/nyuzihps/rtl/core/operand_fetch_stage.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/thinkpad/documents/quartus ii/nyuzihps/rtl/core/operand_fetch_stage.sv" { { "Info" "ISGN_ENTITY_NAME" "1 operand_fetch_stage " "Found entity 1: operand_fetch_stage" {  } { { "../../core/operand_fetch_stage.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/operand_fetch_stage.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1438872815495 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1438872815495 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/thinkpad/documents/quartus ii/nyuzihps/rtl/core/fp_execute_stage5.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/thinkpad/documents/quartus ii/nyuzihps/rtl/core/fp_execute_stage5.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fp_execute_stage5 " "Found entity 1: fp_execute_stage5" {  } { { "../../core/fp_execute_stage5.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/fp_execute_stage5.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1438872815502 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1438872815502 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/thinkpad/documents/quartus ii/nyuzihps/rtl/core/fp_execute_stage4.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/thinkpad/documents/quartus ii/nyuzihps/rtl/core/fp_execute_stage4.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fp_execute_stage4 " "Found entity 1: fp_execute_stage4" {  } { { "../../core/fp_execute_stage4.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/fp_execute_stage4.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1438872815520 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1438872815520 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/thinkpad/documents/quartus ii/nyuzihps/rtl/core/fp_execute_stage3.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/thinkpad/documents/quartus ii/nyuzihps/rtl/core/fp_execute_stage3.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fp_execute_stage3 " "Found entity 1: fp_execute_stage3" {  } { { "../../core/fp_execute_stage3.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/fp_execute_stage3.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1438872815531 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1438872815531 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/thinkpad/documents/quartus ii/nyuzihps/rtl/core/fp_execute_stage2.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/thinkpad/documents/quartus ii/nyuzihps/rtl/core/fp_execute_stage2.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fp_execute_stage2 " "Found entity 1: fp_execute_stage2" {  } { { "../../core/fp_execute_stage2.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/fp_execute_stage2.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1438872815543 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1438872815543 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/thinkpad/documents/quartus ii/nyuzihps/rtl/core/fp_execute_stage1.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/thinkpad/documents/quartus ii/nyuzihps/rtl/core/fp_execute_stage1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fp_execute_stage1 " "Found entity 1: fp_execute_stage1" {  } { { "../../core/fp_execute_stage1.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/fp_execute_stage1.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1438872815564 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1438872815564 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/thinkpad/documents/quartus ii/nyuzihps/rtl/core/l2_cache_update.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/thinkpad/documents/quartus ii/nyuzihps/rtl/core/l2_cache_update.sv" { { "Info" "ISGN_ENTITY_NAME" "1 l2_cache_update " "Found entity 1: l2_cache_update" {  } { { "../../core/l2_cache_update.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_cache_update.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1438872815571 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1438872815571 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/thinkpad/documents/quartus ii/nyuzihps/rtl/core/l2_cache_tag.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/thinkpad/documents/quartus ii/nyuzihps/rtl/core/l2_cache_tag.sv" { { "Info" "ISGN_ENTITY_NAME" "1 l2_cache_tag " "Found entity 1: l2_cache_tag" {  } { { "../../core/l2_cache_tag.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_cache_tag.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1438872815583 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1438872815583 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/thinkpad/documents/quartus ii/nyuzihps/rtl/core/l2_cache_read.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/thinkpad/documents/quartus ii/nyuzihps/rtl/core/l2_cache_read.sv" { { "Info" "ISGN_ENTITY_NAME" "1 l2_cache_read " "Found entity 1: l2_cache_read" {  } { { "../../core/l2_cache_read.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_cache_read.sv" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1438872815605 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1438872815605 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/thinkpad/documents/quartus ii/nyuzihps/rtl/core/l2_cache_pending_miss_cam.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/thinkpad/documents/quartus ii/nyuzihps/rtl/core/l2_cache_pending_miss_cam.sv" { { "Info" "ISGN_ENTITY_NAME" "1 l2_cache_pending_miss_cam " "Found entity 1: l2_cache_pending_miss_cam" {  } { { "../../core/l2_cache_pending_miss_cam.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_cache_pending_miss_cam.sv" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1438872815613 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1438872815613 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/thinkpad/documents/quartus ii/nyuzihps/rtl/core/l2_cache_interface.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/thinkpad/documents/quartus ii/nyuzihps/rtl/core/l2_cache_interface.sv" { { "Info" "ISGN_ENTITY_NAME" "1 l2_cache_interface " "Found entity 1: l2_cache_interface" {  } { { "../../core/l2_cache_interface.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_cache_interface.sv" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1438872815626 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1438872815626 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/thinkpad/documents/quartus ii/nyuzihps/rtl/core/l2_axi_bus_interface.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/thinkpad/documents/quartus ii/nyuzihps/rtl/core/l2_axi_bus_interface.sv" { { "Info" "ISGN_ENTITY_NAME" "1 l2_axi_bus_interface " "Found entity 1: l2_axi_bus_interface" {  } { { "../../core/l2_axi_bus_interface.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_axi_bus_interface.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1438872815637 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1438872815637 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/thinkpad/documents/quartus ii/nyuzihps/rtl/core/l2_cache_arb.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/thinkpad/documents/quartus ii/nyuzihps/rtl/core/l2_cache_arb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 l2_cache_arb " "Found entity 1: l2_cache_arb" {  } { { "../../core/l2_cache_arb.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_cache_arb.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1438872815647 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1438872815647 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/thinkpad/documents/quartus ii/nyuzihps/rtl/core/l2_cache.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/thinkpad/documents/quartus ii/nyuzihps/rtl/core/l2_cache.sv" { { "Info" "ISGN_ENTITY_NAME" "1 l2_cache " "Found entity 1: l2_cache" {  } { { "../../core/l2_cache.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_cache.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1438872815670 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1438872815670 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/thinkpad/documents/quartus ii/nyuzihps/rtl/core/l1_store_queue.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/thinkpad/documents/quartus ii/nyuzihps/rtl/core/l1_store_queue.sv" { { "Info" "ISGN_ENTITY_NAME" "1 l1_store_queue " "Found entity 1: l1_store_queue" {  } { { "../../core/l1_store_queue.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l1_store_queue.sv" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1438872815687 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1438872815687 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/thinkpad/documents/quartus ii/nyuzihps/rtl/core/l1_load_miss_queue.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/thinkpad/documents/quartus ii/nyuzihps/rtl/core/l1_load_miss_queue.sv" { { "Info" "ISGN_ENTITY_NAME" "1 l1_load_miss_queue " "Found entity 1: l1_load_miss_queue" {  } { { "../../core/l1_load_miss_queue.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l1_load_miss_queue.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1438872815701 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1438872815701 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/thinkpad/documents/quartus ii/nyuzihps/rtl/core/instruction_decode_stage.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/thinkpad/documents/quartus ii/nyuzihps/rtl/core/instruction_decode_stage.sv" { { "Info" "ISGN_ENTITY_NAME" "1 instruction_decode_stage " "Found entity 1: instruction_decode_stage" {  } { { "../../core/instruction_decode_stage.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/instruction_decode_stage.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1438872815721 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1438872815721 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/thinkpad/documents/quartus ii/nyuzihps/rtl/core/ifetch_tag_stage.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/thinkpad/documents/quartus ii/nyuzihps/rtl/core/ifetch_tag_stage.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ifetch_tag_stage " "Found entity 1: ifetch_tag_stage" {  } { { "../../core/ifetch_tag_stage.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/ifetch_tag_stage.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1438872815733 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1438872815733 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/thinkpad/documents/quartus ii/nyuzihps/rtl/core/ifetch_data_stage.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/thinkpad/documents/quartus ii/nyuzihps/rtl/core/ifetch_data_stage.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ifetch_data_stage " "Found entity 1: ifetch_data_stage" {  } { { "../../core/ifetch_data_stage.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/ifetch_data_stage.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1438872815745 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1438872815745 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/thinkpad/documents/quartus ii/nyuzihps/rtl/core/nyuzi.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/thinkpad/documents/quartus ii/nyuzihps/rtl/core/nyuzi.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nyuzi " "Found entity 1: nyuzi" {  } { { "../../core/nyuzi.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/nyuzi.sv" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1438872815769 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1438872815769 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/thinkpad/documents/quartus ii/nyuzihps/rtl/core/dcache_tag_stage.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/thinkpad/documents/quartus ii/nyuzihps/rtl/core/dcache_tag_stage.sv" { { "Info" "ISGN_ENTITY_NAME" "1 dcache_tag_stage " "Found entity 1: dcache_tag_stage" {  } { { "../../core/dcache_tag_stage.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/dcache_tag_stage.sv" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1438872815784 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1438872815784 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/thinkpad/documents/quartus ii/nyuzihps/rtl/core/dcache_data_stage.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/thinkpad/documents/quartus ii/nyuzihps/rtl/core/dcache_data_stage.sv" { { "Info" "ISGN_ENTITY_NAME" "1 dcache_data_stage " "Found entity 1: dcache_data_stage" {  } { { "../../core/dcache_data_stage.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/dcache_data_stage.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1438872815796 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1438872815796 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/thinkpad/documents/quartus ii/nyuzihps/rtl/core/core.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/thinkpad/documents/quartus ii/nyuzihps/rtl/core/core.sv" { { "Info" "ISGN_ENTITY_NAME" "1 core " "Found entity 1: core" {  } { { "../../core/core.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/core.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1438872815821 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1438872815821 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/thinkpad/documents/quartus ii/nyuzihps/rtl/core/control_registers.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/thinkpad/documents/quartus ii/nyuzihps/rtl/core/control_registers.sv" { { "Info" "ISGN_ENTITY_NAME" "1 control_registers " "Found entity 1: control_registers" {  } { { "../../core/control_registers.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/control_registers.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1438872815832 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1438872815832 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/thinkpad/documents/quartus ii/nyuzihps/rtl/core/cam.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/thinkpad/documents/quartus ii/nyuzihps/rtl/core/cam.sv" { { "Info" "ISGN_ENTITY_NAME" "1 cam " "Found entity 1: cam" {  } { { "../../core/cam.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/cam.sv" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1438872815842 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1438872815842 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/thinkpad/documents/quartus ii/nyuzihps/rtl/core/cache_lru.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/thinkpad/documents/quartus ii/nyuzihps/rtl/core/cache_lru.sv" { { "Info" "ISGN_ENTITY_NAME" "1 cache_lru " "Found entity 1: cache_lru" {  } { { "../../core/cache_lru.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/cache_lru.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1438872815856 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1438872815856 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/thinkpad/documents/quartus ii/nyuzihps/rtl/core/arbiter.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/thinkpad/documents/quartus ii/nyuzihps/rtl/core/arbiter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 arbiter " "Found entity 1: arbiter" {  } { { "../../core/arbiter.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/arbiter.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1438872815866 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1438872815866 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/thinkpad/documents/quartus ii/nyuzihps/rtl/core/io_arbiter.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/thinkpad/documents/quartus ii/nyuzihps/rtl/core/io_arbiter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 io_arbiter " "Found entity 1: io_arbiter" {  } { { "../../core/io_arbiter.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/io_arbiter.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1438872815877 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1438872815877 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "defines.sv(250) " "Verilog HDL or VHDL warning at defines.sv(250): conditional expression evaluates to a constant" {  } { { "../../core/defines.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/defines.sv" 250 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1438872815880 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "m20k_gate altera_mem_if_sequencer_rst.sv(49) " "Verilog HDL Implicit Net warning at altera_mem_if_sequencer_rst.sv(49): created implicit net for \"m20k_gate\"" {  } { { "fpga_sdram_controller/synthesis/submodules/altera_mem_if_sequencer_rst.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/fpga_sdram_controller/synthesis/submodules/altera_mem_if_sequencer_rst.sv" 49 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1438872815882 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "l2_cache_arb.sv(63) " "Verilog HDL or VHDL warning at l2_cache_arb.sv(63): conditional expression evaluates to a constant" {  } { { "../../core/l2_cache_arb.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_cache_arb.sv" 63 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1438872816882 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "io_arbiter.sv(56) " "Verilog HDL or VHDL warning at io_arbiter.sv(56): conditional expression evaluates to a constant" {  } { { "../../core/io_arbiter.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/io_arbiter.sv" 56 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1438872816889 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "fpga_top " "Elaborating entity \"fpga_top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1438872818536 ""}
{ "Warning" "WVRFX_VERI_CANT_ANALYZE_CASE_STATEMENT" "fpga_top.sv(344) " "Verilog HDL Case Statement warning at fpga_top.sv(344): can't check case statement for completeness because the case expression has too many possible states" {  } { { "../fpga_top.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/fpga_top.sv" 344 0 0 } }  } 0 10762 "Verilog HDL Case Statement warning at %1!s!: can't check case statement for completeness because the case expression has too many possible states" 0 0 "Quartus II" 0 -1 1438872818574 "|fpga_top"}
{ "Warning" "WVRFX_VERI_CANT_ANALYZE_CASE_STATEMENT" "fpga_top.sv(358) " "Verilog HDL Case Statement warning at fpga_top.sv(358): can't check case statement for completeness because the case expression has too many possible states" {  } { { "../fpga_top.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/fpga_top.sv" 358 0 0 } }  } 0 10762 "Verilog HDL Case Statement warning at %1!s!: can't check case statement for completeness because the case expression has too many possible states" 0 0 "Quartus II" 0 -1 1438872818578 "|fpga_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "dram_resetn fpga_top.sv(67) " "Output port \"dram_resetn\" at fpga_top.sv(67) has no driver" {  } { { "../fpga_top.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/fpga_top.sv" 67 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1438872818588 "|fpga_top"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "axi4_interface axi4_interface:axi_bus_m0 " "Elaborating entity \"axi4_interface\" for hierarchy \"axi4_interface:axi_bus_m0\"" {  } { { "../fpga_top.sv" "axi_bus_m0" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/fpga_top.sv" 110 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438872818864 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nyuzi nyuzi:nyuzi " "Elaborating entity \"nyuzi\" for hierarchy \"nyuzi:nyuzi\"" {  } { { "../fpga_top.sv" "nyuzi" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/fpga_top.sv" 145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438872818900 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "core nyuzi:nyuzi\|core:core_gen\[0\].core " "Elaborating entity \"core\" for hierarchy \"nyuzi:nyuzi\|core:core_gen\[0\].core\"" {  } { { "../../core/nyuzi.sv" "core_gen\[0\].core" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/nyuzi.sv" 80 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438872818979 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ifetch_tag_stage nyuzi:nyuzi\|core:core_gen\[0\].core\|ifetch_tag_stage:ifetch_tag_stage " "Elaborating entity \"ifetch_tag_stage\" for hierarchy \"nyuzi:nyuzi\|core:core_gen\[0\].core\|ifetch_tag_stage:ifetch_tag_stage\"" {  } { { "../../core/core.sv" "ifetch_tag_stage" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/core.sv" 296 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438872819120 ""}
{ "Warning" "WVRFX_VERI_IGNORED_SYSTEM_TASK" "ifetch_tag_stage.sv(215) " "Verilog HDL warning at ifetch_tag_stage.sv(215): ignoring unsupported system task" {  } { { "../../core/ifetch_tag_stage.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/ifetch_tag_stage.sv" 215 0 0 } }  } 0 10175 "Verilog HDL warning at %1!s!: ignoring unsupported system task" 0 0 "Quartus II" 0 -1 1438872819161 "|fpga_top|nyuzi:nyuzi|core:core_gen[0].core|ifetch_tag_stage:ifetch_tag_stage"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "arbiter nyuzi:nyuzi\|core:core_gen\[0\].core\|ifetch_tag_stage:ifetch_tag_stage\|arbiter:arbiter_thread_select " "Elaborating entity \"arbiter\" for hierarchy \"nyuzi:nyuzi\|core:core_gen\[0\].core\|ifetch_tag_stage:ifetch_tag_stage\|arbiter:arbiter_thread_select\"" {  } { { "../../core/ifetch_tag_stage.sv" "arbiter_thread_select" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/ifetch_tag_stage.sv" 92 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438872819195 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "oh_to_idx nyuzi:nyuzi\|core:core_gen\[0\].core\|ifetch_tag_stage:ifetch_tag_stage\|oh_to_idx:oh_to_idx_selected_thread " "Elaborating entity \"oh_to_idx\" for hierarchy \"nyuzi:nyuzi\|core:core_gen\[0\].core\|ifetch_tag_stage:ifetch_tag_stage\|oh_to_idx:oh_to_idx_selected_thread\"" {  } { { "../../core/ifetch_tag_stage.sv" "oh_to_idx_selected_thread" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/ifetch_tag_stage.sv" 96 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438872819222 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sram_1r1w nyuzi:nyuzi\|core:core_gen\[0\].core\|ifetch_tag_stage:ifetch_tag_stage\|sram_1r1w:way_tag_gen\[0\].sram_tags " "Elaborating entity \"sram_1r1w\" for hierarchy \"nyuzi:nyuzi\|core:core_gen\[0\].core\|ifetch_tag_stage:ifetch_tag_stage\|sram_1r1w:way_tag_gen\[0\].sram_tags\"" {  } { { "../../core/ifetch_tag_stage.sv" "way_tag_gen\[0\].sram_tags" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/ifetch_tag_stage.sv" 140 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438872819240 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALTSYNCRAM nyuzi:nyuzi\|core:core_gen\[0\].core\|ifetch_tag_stage:ifetch_tag_stage\|sram_1r1w:way_tag_gen\[0\].sram_tags\|ALTSYNCRAM:data0 " "Elaborating entity \"ALTSYNCRAM\" for hierarchy \"nyuzi:nyuzi\|core:core_gen\[0\].core\|ifetch_tag_stage:ifetch_tag_stage\|sram_1r1w:way_tag_gen\[0\].sram_tags\|ALTSYNCRAM:data0\"" {  } { { "../../core/sram_1r1w.sv" "data0" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/sram_1r1w.sv" 70 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438872819386 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nyuzi:nyuzi\|core:core_gen\[0\].core\|ifetch_tag_stage:ifetch_tag_stage\|sram_1r1w:way_tag_gen\[0\].sram_tags\|ALTSYNCRAM:data0 " "Elaborated megafunction instantiation \"nyuzi:nyuzi\|core:core_gen\[0\].core\|ifetch_tag_stage:ifetch_tag_stage\|sram_1r1w:way_tag_gen\[0\].sram_tags\|ALTSYNCRAM:data0\"" {  } { { "../../core/sram_1r1w.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/sram_1r1w.sv" 70 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1438872819391 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nyuzi:nyuzi\|core:core_gen\[0\].core\|ifetch_tag_stage:ifetch_tag_stage\|sram_1r1w:way_tag_gen\[0\].sram_tags\|ALTSYNCRAM:data0 " "Instantiated megafunction \"nyuzi:nyuzi\|core:core_gen\[0\].core\|ifetch_tag_stage:ifetch_tag_stage\|sram_1r1w:way_tag_gen\[0\].sram_tags\|ALTSYNCRAM:data0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438872819394 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 20 " "Parameter \"WIDTH_A\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438872819394 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 6 " "Parameter \"WIDTHAD_A\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438872819394 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 20 " "Parameter \"WIDTH_B\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438872819394 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 6 " "Parameter \"WIDTHAD_B\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438872819394 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MIXED_PORTS DONT_CARE " "Parameter \"READ_DURING_WRITE_MIXED_PORTS\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438872819394 ""}  } { { "../../core/sram_1r1w.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/sram_1r1w.sv" 70 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1438872819394 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ed21.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ed21.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ed21 " "Found entity 1: altsyncram_ed21" {  } { { "db/altsyncram_ed21.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/altsyncram_ed21.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1438872819580 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1438872819580 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_ed21 nyuzi:nyuzi\|core:core_gen\[0\].core\|ifetch_tag_stage:ifetch_tag_stage\|sram_1r1w:way_tag_gen\[0\].sram_tags\|ALTSYNCRAM:data0\|altsyncram_ed21:auto_generated " "Elaborating entity \"altsyncram_ed21\" for hierarchy \"nyuzi:nyuzi\|core:core_gen\[0\].core\|ifetch_tag_stage:ifetch_tag_stage\|sram_1r1w:way_tag_gen\[0\].sram_tags\|ALTSYNCRAM:data0\|altsyncram_ed21:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438872819593 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cache_lru nyuzi:nyuzi\|core:core_gen\[0\].core\|ifetch_tag_stage:ifetch_tag_stage\|cache_lru:cache_lru " "Elaborating entity \"cache_lru\" for hierarchy \"nyuzi:nyuzi\|core:core_gen\[0\].core\|ifetch_tag_stage:ifetch_tag_stage\|cache_lru:cache_lru\"" {  } { { "../../core/ifetch_tag_stage.sv" "cache_lru" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/ifetch_tag_stage.sv" 172 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438872819796 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "was_access cache_lru.sv(77) " "Verilog HDL or VHDL warning at cache_lru.sv(77): object \"was_access\" assigned a value but never read" {  } { { "../../core/cache_lru.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/cache_lru.sv" 77 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1438872819799 "|fpga_top|nyuzi:nyuzi|core:core_gen[0].core|ifetch_tag_stage:ifetch_tag_stage|cache_lru:cache_lru"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sram_1r1w nyuzi:nyuzi\|core:core_gen\[0\].core\|ifetch_tag_stage:ifetch_tag_stage\|cache_lru:cache_lru\|sram_1r1w:lru_data " "Elaborating entity \"sram_1r1w\" for hierarchy \"nyuzi:nyuzi\|core:core_gen\[0\].core\|ifetch_tag_stage:ifetch_tag_stage\|cache_lru:cache_lru\|sram_1r1w:lru_data\"" {  } { { "../../core/cache_lru.sv" "lru_data" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/cache_lru.sv" 113 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438872819813 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALTSYNCRAM nyuzi:nyuzi\|core:core_gen\[0\].core\|ifetch_tag_stage:ifetch_tag_stage\|cache_lru:cache_lru\|sram_1r1w:lru_data\|ALTSYNCRAM:data0 " "Elaborating entity \"ALTSYNCRAM\" for hierarchy \"nyuzi:nyuzi\|core:core_gen\[0\].core\|ifetch_tag_stage:ifetch_tag_stage\|cache_lru:cache_lru\|sram_1r1w:lru_data\|ALTSYNCRAM:data0\"" {  } { { "../../core/sram_1r1w.sv" "data0" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/sram_1r1w.sv" 70 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438872819844 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nyuzi:nyuzi\|core:core_gen\[0\].core\|ifetch_tag_stage:ifetch_tag_stage\|cache_lru:cache_lru\|sram_1r1w:lru_data\|ALTSYNCRAM:data0 " "Elaborated megafunction instantiation \"nyuzi:nyuzi\|core:core_gen\[0\].core\|ifetch_tag_stage:ifetch_tag_stage\|cache_lru:cache_lru\|sram_1r1w:lru_data\|ALTSYNCRAM:data0\"" {  } { { "../../core/sram_1r1w.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/sram_1r1w.sv" 70 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1438872819851 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nyuzi:nyuzi\|core:core_gen\[0\].core\|ifetch_tag_stage:ifetch_tag_stage\|cache_lru:cache_lru\|sram_1r1w:lru_data\|ALTSYNCRAM:data0 " "Instantiated megafunction \"nyuzi:nyuzi\|core:core_gen\[0\].core\|ifetch_tag_stage:ifetch_tag_stage\|cache_lru:cache_lru\|sram_1r1w:lru_data\|ALTSYNCRAM:data0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438872819851 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 3 " "Parameter \"WIDTH_A\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438872819851 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 6 " "Parameter \"WIDTHAD_A\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438872819851 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 3 " "Parameter \"WIDTH_B\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438872819851 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 6 " "Parameter \"WIDTHAD_B\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438872819851 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MIXED_PORTS DONT_CARE " "Parameter \"READ_DURING_WRITE_MIXED_PORTS\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438872819851 ""}  } { { "../../core/sram_1r1w.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/sram_1r1w.sv" 70 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1438872819851 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ga21.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ga21.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ga21 " "Found entity 1: altsyncram_ga21" {  } { { "db/altsyncram_ga21.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/altsyncram_ga21.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1438872820053 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1438872820053 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_ga21 nyuzi:nyuzi\|core:core_gen\[0\].core\|ifetch_tag_stage:ifetch_tag_stage\|cache_lru:cache_lru\|sram_1r1w:lru_data\|ALTSYNCRAM:data0\|altsyncram_ga21:auto_generated " "Elaborating entity \"altsyncram_ga21\" for hierarchy \"nyuzi:nyuzi\|core:core_gen\[0\].core\|ifetch_tag_stage:ifetch_tag_stage\|cache_lru:cache_lru\|sram_1r1w:lru_data\|ALTSYNCRAM:data0\|altsyncram_ga21:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438872820066 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "idx_to_oh nyuzi:nyuzi\|core:core_gen\[0\].core\|ifetch_tag_stage:ifetch_tag_stage\|idx_to_oh:idx_to_oh_miss_thread " "Elaborating entity \"idx_to_oh\" for hierarchy \"nyuzi:nyuzi\|core:core_gen\[0\].core\|ifetch_tag_stage:ifetch_tag_stage\|idx_to_oh:idx_to_oh_miss_thread\"" {  } { { "../../core/ifetch_tag_stage.sv" "idx_to_oh_miss_thread" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/ifetch_tag_stage.sv" 184 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438872820090 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ifetch_data_stage nyuzi:nyuzi\|core:core_gen\[0\].core\|ifetch_data_stage:ifetch_data_stage " "Elaborating entity \"ifetch_data_stage\" for hierarchy \"nyuzi:nyuzi\|core:core_gen\[0\].core\|ifetch_data_stage:ifetch_data_stage\"" {  } { { "../../core/core.sv" "ifetch_data_stage" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/core.sv" 297 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438872820117 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sram_1r1w nyuzi:nyuzi\|core:core_gen\[0\].core\|ifetch_data_stage:ifetch_data_stage\|sram_1r1w:sram_l1i_data " "Elaborating entity \"sram_1r1w\" for hierarchy \"nyuzi:nyuzi\|core:core_gen\[0\].core\|ifetch_data_stage:ifetch_data_stage\|sram_1r1w:sram_l1i_data\"" {  } { { "../../core/ifetch_data_stage.sv" "sram_l1i_data" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/ifetch_data_stage.sv" 121 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438872820154 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALTSYNCRAM nyuzi:nyuzi\|core:core_gen\[0\].core\|ifetch_data_stage:ifetch_data_stage\|sram_1r1w:sram_l1i_data\|ALTSYNCRAM:data0 " "Elaborating entity \"ALTSYNCRAM\" for hierarchy \"nyuzi:nyuzi\|core:core_gen\[0\].core\|ifetch_data_stage:ifetch_data_stage\|sram_1r1w:sram_l1i_data\|ALTSYNCRAM:data0\"" {  } { { "../../core/sram_1r1w.sv" "data0" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/sram_1r1w.sv" 70 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438872820200 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nyuzi:nyuzi\|core:core_gen\[0\].core\|ifetch_data_stage:ifetch_data_stage\|sram_1r1w:sram_l1i_data\|ALTSYNCRAM:data0 " "Elaborated megafunction instantiation \"nyuzi:nyuzi\|core:core_gen\[0\].core\|ifetch_data_stage:ifetch_data_stage\|sram_1r1w:sram_l1i_data\|ALTSYNCRAM:data0\"" {  } { { "../../core/sram_1r1w.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/sram_1r1w.sv" 70 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1438872820214 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nyuzi:nyuzi\|core:core_gen\[0\].core\|ifetch_data_stage:ifetch_data_stage\|sram_1r1w:sram_l1i_data\|ALTSYNCRAM:data0 " "Instantiated megafunction \"nyuzi:nyuzi\|core:core_gen\[0\].core\|ifetch_data_stage:ifetch_data_stage\|sram_1r1w:sram_l1i_data\|ALTSYNCRAM:data0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438872820214 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 512 " "Parameter \"WIDTH_A\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438872820214 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 8 " "Parameter \"WIDTHAD_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438872820214 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 512 " "Parameter \"WIDTH_B\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438872820214 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 8 " "Parameter \"WIDTHAD_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438872820214 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MIXED_PORTS DONT_CARE " "Parameter \"READ_DURING_WRITE_MIXED_PORTS\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438872820214 ""}  } { { "../../core/sram_1r1w.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/sram_1r1w.sv" 70 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1438872820214 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ug21.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ug21.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ug21 " "Found entity 1: altsyncram_ug21" {  } { { "db/altsyncram_ug21.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/altsyncram_ug21.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1438872820715 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1438872820715 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_ug21 nyuzi:nyuzi\|core:core_gen\[0\].core\|ifetch_data_stage:ifetch_data_stage\|sram_1r1w:sram_l1i_data\|ALTSYNCRAM:data0\|altsyncram_ug21:auto_generated " "Elaborating entity \"altsyncram_ug21\" for hierarchy \"nyuzi:nyuzi\|core:core_gen\[0\].core\|ifetch_data_stage:ifetch_data_stage\|sram_1r1w:sram_l1i_data\|ALTSYNCRAM:data0\|altsyncram_ug21:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438872820735 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "instruction_decode_stage nyuzi:nyuzi\|core:core_gen\[0\].core\|instruction_decode_stage:instruction_decode_stage " "Elaborating entity \"instruction_decode_stage\" for hierarchy \"nyuzi:nyuzi\|core:core_gen\[0\].core\|instruction_decode_stage:instruction_decode_stage\"" {  } { { "../../core/core.sv" "instruction_decode_stage" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/core.sv" 298 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438872820834 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 instruction_decode_stage.sv(312) " "Verilog HDL assignment warning at instruction_decode_stage.sv(312): truncated value with size 32 to match size of target (4)" {  } { { "../../core/instruction_decode_stage.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/instruction_decode_stage.sv" 312 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1438872820849 "|fpga_top|nyuzi:nyuzi|core:core_gen[0].core|instruction_decode_stage:instruction_decode_stage"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "thread_select_stage nyuzi:nyuzi\|core:core_gen\[0\].core\|thread_select_stage:thread_select_stage " "Elaborating entity \"thread_select_stage\" for hierarchy \"nyuzi:nyuzi\|core:core_gen\[0\].core\|thread_select_stage:thread_select_stage\"" {  } { { "../../core/core.sv" "thread_select_stage" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/core.sv" 299 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438872820873 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 thread_select_stage.sv(310) " "Verilog HDL assignment warning at thread_select_stage.sv(310): truncated value with size 32 to match size of target (4)" {  } { { "../../core/thread_select_stage.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/thread_select_stage.sv" 310 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1438872820954 "|fpga_top|nyuzi:nyuzi|core:core_gen[0].core|thread_select_stage:thread_select_stage"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "thread_select_stage.sv(346) " "Verilog HDL Case Statement warning at thread_select_stage.sv(346): incomplete case statement has no default case item" {  } { { "../../core/thread_select_stage.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/thread_select_stage.sv" 346 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Quartus II" 0 -1 1438872820954 "|fpga_top|nyuzi:nyuzi|core:core_gen[0].core|thread_select_stage:thread_select_stage"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sync_fifo nyuzi:nyuzi\|core:core_gen\[0\].core\|thread_select_stage:thread_select_stage\|sync_fifo:thread_logic_gen\[0\].instruction_fifo " "Elaborating entity \"sync_fifo\" for hierarchy \"nyuzi:nyuzi\|core:core_gen\[0\].core\|thread_select_stage:thread_select_stage\|sync_fifo:thread_logic_gen\[0\].instruction_fifo\"" {  } { { "../../core/thread_select_stage.sv" "thread_logic_gen\[0\].instruction_fifo" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/thread_select_stage.sv" 149 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438872820973 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SCFIFO nyuzi:nyuzi\|core:core_gen\[0\].core\|thread_select_stage:thread_select_stage\|sync_fifo:thread_logic_gen\[0\].instruction_fifo\|SCFIFO:scfifo " "Elaborating entity \"SCFIFO\" for hierarchy \"nyuzi:nyuzi\|core:core_gen\[0\].core\|thread_select_stage:thread_select_stage\|sync_fifo:thread_logic_gen\[0\].instruction_fifo\|SCFIFO:scfifo\"" {  } { { "../../core/sync_fifo.sv" "scfifo" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/sync_fifo.sv" 72 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438872821139 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nyuzi:nyuzi\|core:core_gen\[0\].core\|thread_select_stage:thread_select_stage\|sync_fifo:thread_logic_gen\[0\].instruction_fifo\|SCFIFO:scfifo " "Elaborated megafunction instantiation \"nyuzi:nyuzi\|core:core_gen\[0\].core\|thread_select_stage:thread_select_stage\|sync_fifo:thread_logic_gen\[0\].instruction_fifo\|SCFIFO:scfifo\"" {  } { { "../../core/sync_fifo.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/sync_fifo.sv" 72 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1438872821143 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nyuzi:nyuzi\|core:core_gen\[0\].core\|thread_select_stage:thread_select_stage\|sync_fifo:thread_logic_gen\[0\].instruction_fifo\|SCFIFO:scfifo " "Instantiated megafunction \"nyuzi:nyuzi\|core:core_gen\[0\].core\|thread_select_stage:thread_select_stage\|sync_fifo:thread_logic_gen\[0\].instruction_fifo\|SCFIFO:scfifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "almost_empty_value 2 " "Parameter \"almost_empty_value\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438872821143 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "almost_full_value 5 " "Parameter \"almost_full_value\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438872821143 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 8 " "Parameter \"lpm_numwords\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438872821143 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 135 " "Parameter \"lpm_width\" = \"135\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438872821143 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead ON " "Parameter \"lpm_showahead\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438872821143 ""}  } { { "../../core/sync_fifo.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/sync_fifo.sv" 72 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1438872821143 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_ao41.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_ao41.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_ao41 " "Found entity 1: scfifo_ao41" {  } { { "db/scfifo_ao41.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/scfifo_ao41.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1438872821320 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1438872821320 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_ao41 nyuzi:nyuzi\|core:core_gen\[0\].core\|thread_select_stage:thread_select_stage\|sync_fifo:thread_logic_gen\[0\].instruction_fifo\|SCFIFO:scfifo\|scfifo_ao41:auto_generated " "Elaborating entity \"scfifo_ao41\" for hierarchy \"nyuzi:nyuzi\|core:core_gen\[0\].core\|thread_select_stage:thread_select_stage\|sync_fifo:thread_logic_gen\[0\].instruction_fifo\|SCFIFO:scfifo\|scfifo_ao41:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "d:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438872821326 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_q141.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_q141.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_q141 " "Found entity 1: a_dpfifo_q141" {  } { { "db/a_dpfifo_q141.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/a_dpfifo_q141.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1438872821356 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1438872821356 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_q141 nyuzi:nyuzi\|core:core_gen\[0\].core\|thread_select_stage:thread_select_stage\|sync_fifo:thread_logic_gen\[0\].instruction_fifo\|SCFIFO:scfifo\|scfifo_ao41:auto_generated\|a_dpfifo_q141:dpfifo " "Elaborating entity \"a_dpfifo_q141\" for hierarchy \"nyuzi:nyuzi\|core:core_gen\[0\].core\|thread_select_stage:thread_select_stage\|sync_fifo:thread_logic_gen\[0\].instruction_fifo\|SCFIFO:scfifo\|scfifo_ao41:auto_generated\|a_dpfifo_q141:dpfifo\"" {  } { { "db/scfifo_ao41.tdf" "dpfifo" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/scfifo_ao41.tdf" 39 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438872821363 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_nke1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_nke1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_nke1 " "Found entity 1: altsyncram_nke1" {  } { { "db/altsyncram_nke1.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/altsyncram_nke1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1438872821608 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1438872821608 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_nke1 nyuzi:nyuzi\|core:core_gen\[0\].core\|thread_select_stage:thread_select_stage\|sync_fifo:thread_logic_gen\[0\].instruction_fifo\|SCFIFO:scfifo\|scfifo_ao41:auto_generated\|a_dpfifo_q141:dpfifo\|altsyncram_nke1:FIFOram " "Elaborating entity \"altsyncram_nke1\" for hierarchy \"nyuzi:nyuzi\|core:core_gen\[0\].core\|thread_select_stage:thread_select_stage\|sync_fifo:thread_logic_gen\[0\].instruction_fifo\|SCFIFO:scfifo\|scfifo_ao41:auto_generated\|a_dpfifo_q141:dpfifo\|altsyncram_nke1:FIFOram\"" {  } { { "db/a_dpfifo_q141.tdf" "FIFOram" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/a_dpfifo_q141.tdf" 46 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438872821617 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_2l8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_2l8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_2l8 " "Found entity 1: cmpr_2l8" {  } { { "db/cmpr_2l8.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/cmpr_2l8.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1438872821781 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1438872821781 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_2l8 nyuzi:nyuzi\|core:core_gen\[0\].core\|thread_select_stage:thread_select_stage\|sync_fifo:thread_logic_gen\[0\].instruction_fifo\|SCFIFO:scfifo\|scfifo_ao41:auto_generated\|a_dpfifo_q141:dpfifo\|cmpr_2l8:almost_full_comparer " "Elaborating entity \"cmpr_2l8\" for hierarchy \"nyuzi:nyuzi\|core:core_gen\[0\].core\|thread_select_stage:thread_select_stage\|sync_fifo:thread_logic_gen\[0\].instruction_fifo\|SCFIFO:scfifo\|scfifo_ao41:auto_generated\|a_dpfifo_q141:dpfifo\|cmpr_2l8:almost_full_comparer\"" {  } { { "db/a_dpfifo_q141.tdf" "almost_full_comparer" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/a_dpfifo_q141.tdf" 55 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438872821787 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_2l8 nyuzi:nyuzi\|core:core_gen\[0\].core\|thread_select_stage:thread_select_stage\|sync_fifo:thread_logic_gen\[0\].instruction_fifo\|SCFIFO:scfifo\|scfifo_ao41:auto_generated\|a_dpfifo_q141:dpfifo\|cmpr_2l8:three_comparison " "Elaborating entity \"cmpr_2l8\" for hierarchy \"nyuzi:nyuzi\|core:core_gen\[0\].core\|thread_select_stage:thread_select_stage\|sync_fifo:thread_logic_gen\[0\].instruction_fifo\|SCFIFO:scfifo\|scfifo_ao41:auto_generated\|a_dpfifo_q141:dpfifo\|cmpr_2l8:three_comparison\"" {  } { { "db/a_dpfifo_q141.tdf" "three_comparison" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/a_dpfifo_q141.tdf" 56 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438872821804 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_fgb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_fgb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_fgb " "Found entity 1: cntr_fgb" {  } { { "db/cntr_fgb.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/cntr_fgb.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1438872821971 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1438872821971 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_fgb nyuzi:nyuzi\|core:core_gen\[0\].core\|thread_select_stage:thread_select_stage\|sync_fifo:thread_logic_gen\[0\].instruction_fifo\|SCFIFO:scfifo\|scfifo_ao41:auto_generated\|a_dpfifo_q141:dpfifo\|cntr_fgb:rd_ptr_msb " "Elaborating entity \"cntr_fgb\" for hierarchy \"nyuzi:nyuzi\|core:core_gen\[0\].core\|thread_select_stage:thread_select_stage\|sync_fifo:thread_logic_gen\[0\].instruction_fifo\|SCFIFO:scfifo\|scfifo_ao41:auto_generated\|a_dpfifo_q141:dpfifo\|cntr_fgb:rd_ptr_msb\"" {  } { { "db/a_dpfifo_q141.tdf" "rd_ptr_msb" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/a_dpfifo_q141.tdf" 57 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438872821979 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_sg7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_sg7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_sg7 " "Found entity 1: cntr_sg7" {  } { { "db/cntr_sg7.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/cntr_sg7.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1438872822262 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1438872822262 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_sg7 nyuzi:nyuzi\|core:core_gen\[0\].core\|thread_select_stage:thread_select_stage\|sync_fifo:thread_logic_gen\[0\].instruction_fifo\|SCFIFO:scfifo\|scfifo_ao41:auto_generated\|a_dpfifo_q141:dpfifo\|cntr_sg7:usedw_counter " "Elaborating entity \"cntr_sg7\" for hierarchy \"nyuzi:nyuzi\|core:core_gen\[0\].core\|thread_select_stage:thread_select_stage\|sync_fifo:thread_logic_gen\[0\].instruction_fifo\|SCFIFO:scfifo\|scfifo_ao41:auto_generated\|a_dpfifo_q141:dpfifo\|cntr_sg7:usedw_counter\"" {  } { { "db/a_dpfifo_q141.tdf" "usedw_counter" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/a_dpfifo_q141.tdf" 58 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438872822272 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_ggb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_ggb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_ggb " "Found entity 1: cntr_ggb" {  } { { "db/cntr_ggb.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/cntr_ggb.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1438872822486 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1438872822486 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_ggb nyuzi:nyuzi\|core:core_gen\[0\].core\|thread_select_stage:thread_select_stage\|sync_fifo:thread_logic_gen\[0\].instruction_fifo\|SCFIFO:scfifo\|scfifo_ao41:auto_generated\|a_dpfifo_q141:dpfifo\|cntr_ggb:wr_ptr " "Elaborating entity \"cntr_ggb\" for hierarchy \"nyuzi:nyuzi\|core:core_gen\[0\].core\|thread_select_stage:thread_select_stage\|sync_fifo:thread_logic_gen\[0\].instruction_fifo\|SCFIFO:scfifo\|scfifo_ao41:auto_generated\|a_dpfifo_q141:dpfifo\|cntr_ggb:wr_ptr\"" {  } { { "db/a_dpfifo_q141.tdf" "wr_ptr" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/a_dpfifo_q141.tdf" 59 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438872822504 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "operand_fetch_stage nyuzi:nyuzi\|core:core_gen\[0\].core\|operand_fetch_stage:operand_fetch_stage " "Elaborating entity \"operand_fetch_stage\" for hierarchy \"nyuzi:nyuzi\|core:core_gen\[0\].core\|operand_fetch_stage:operand_fetch_stage\"" {  } { { "../../core/core.sv" "operand_fetch_stage" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/core.sv" 300 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438872823246 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sram_2r1w nyuzi:nyuzi\|core:core_gen\[0\].core\|operand_fetch_stage:operand_fetch_stage\|sram_2r1w:scalar_registers " "Elaborating entity \"sram_2r1w\" for hierarchy \"nyuzi:nyuzi\|core:core_gen\[0\].core\|operand_fetch_stage:operand_fetch_stage\|sram_2r1w:scalar_registers\"" {  } { { "../../core/operand_fetch_stage.sv" "scalar_registers" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/operand_fetch_stage.sv" 87 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438872823339 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALTSYNCRAM nyuzi:nyuzi\|core:core_gen\[0\].core\|operand_fetch_stage:operand_fetch_stage\|sram_2r1w:scalar_registers\|ALTSYNCRAM:data0 " "Elaborating entity \"ALTSYNCRAM\" for hierarchy \"nyuzi:nyuzi\|core:core_gen\[0\].core\|operand_fetch_stage:operand_fetch_stage\|sram_2r1w:scalar_registers\|ALTSYNCRAM:data0\"" {  } { { "../../core/sram_2r1w.sv" "data0" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/sram_2r1w.sv" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438872823365 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nyuzi:nyuzi\|core:core_gen\[0\].core\|operand_fetch_stage:operand_fetch_stage\|sram_2r1w:scalar_registers\|ALTSYNCRAM:data0 " "Elaborated megafunction instantiation \"nyuzi:nyuzi\|core:core_gen\[0\].core\|operand_fetch_stage:operand_fetch_stage\|sram_2r1w:scalar_registers\|ALTSYNCRAM:data0\"" {  } { { "../../core/sram_2r1w.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/sram_2r1w.sv" 69 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1438872823377 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nyuzi:nyuzi\|core:core_gen\[0\].core\|operand_fetch_stage:operand_fetch_stage\|sram_2r1w:scalar_registers\|ALTSYNCRAM:data0 " "Instantiated megafunction \"nyuzi:nyuzi\|core:core_gen\[0\].core\|operand_fetch_stage:operand_fetch_stage\|sram_2r1w:scalar_registers\|ALTSYNCRAM:data0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438872823378 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 32 " "Parameter \"WIDTH_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438872823378 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 7 " "Parameter \"WIDTHAD_A\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438872823378 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 32 " "Parameter \"WIDTH_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438872823378 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 7 " "Parameter \"WIDTHAD_B\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438872823378 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MIXED_PORTS DONT_CARE " "Parameter \"READ_DURING_WRITE_MIXED_PORTS\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438872823378 ""}  } { { "../../core/sram_2r1w.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/sram_2r1w.sv" 69 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1438872823378 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_md21.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_md21.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_md21 " "Found entity 1: altsyncram_md21" {  } { { "db/altsyncram_md21.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/altsyncram_md21.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1438872823635 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1438872823635 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_md21 nyuzi:nyuzi\|core:core_gen\[0\].core\|operand_fetch_stage:operand_fetch_stage\|sram_2r1w:scalar_registers\|ALTSYNCRAM:data0\|altsyncram_md21:auto_generated " "Elaborating entity \"altsyncram_md21\" for hierarchy \"nyuzi:nyuzi\|core:core_gen\[0\].core\|operand_fetch_stage:operand_fetch_stage\|sram_2r1w:scalar_registers\|ALTSYNCRAM:data0\|altsyncram_md21:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438872823643 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcache_data_stage nyuzi:nyuzi\|core:core_gen\[0\].core\|dcache_data_stage:dcache_data_stage " "Elaborating entity \"dcache_data_stage\" for hierarchy \"nyuzi:nyuzi\|core:core_gen\[0\].core\|dcache_data_stage:dcache_data_stage\"" {  } { { "../../core/core.sv" "dcache_data_stage" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/core.sv" 301 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438872825204 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "idx_to_oh nyuzi:nyuzi\|core:core_gen\[0\].core\|dcache_data_stage:dcache_data_stage\|idx_to_oh:idx_to_oh_subcycle " "Elaborating entity \"idx_to_oh\" for hierarchy \"nyuzi:nyuzi\|core:core_gen\[0\].core\|dcache_data_stage:dcache_data_stage\|idx_to_oh:idx_to_oh_subcycle\"" {  } { { "../../core/dcache_data_stage.sv" "idx_to_oh_subcycle" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/dcache_data_stage.sv" 221 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438872825248 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcache_tag_stage nyuzi:nyuzi\|core:core_gen\[0\].core\|dcache_tag_stage:dcache_tag_stage " "Elaborating entity \"dcache_tag_stage\" for hierarchy \"nyuzi:nyuzi\|core:core_gen\[0\].core\|dcache_tag_stage:dcache_tag_stage\"" {  } { { "../../core/core.sv" "dcache_tag_stage" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/core.sv" 302 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438872825362 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sram_2r1w nyuzi:nyuzi\|core:core_gen\[0\].core\|dcache_tag_stage:dcache_tag_stage\|sram_2r1w:way_tag_gen\[0\].sram_tags " "Elaborating entity \"sram_2r1w\" for hierarchy \"nyuzi:nyuzi\|core:core_gen\[0\].core\|dcache_tag_stage:dcache_tag_stage\|sram_2r1w:way_tag_gen\[0\].sram_tags\"" {  } { { "../../core/dcache_tag_stage.sv" "way_tag_gen\[0\].sram_tags" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/dcache_tag_stage.sv" 115 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438872825420 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "int_execute_stage nyuzi:nyuzi\|core:core_gen\[0\].core\|int_execute_stage:int_execute_stage " "Elaborating entity \"int_execute_stage\" for hierarchy \"nyuzi:nyuzi\|core:core_gen\[0\].core\|int_execute_stage:int_execute_stage\"" {  } { { "../../core/core.sv" "int_execute_stage" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/core.sv" 303 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438872825844 ""}
{ "Warning" "WVRFX_VERI_CANT_ANALYZE_CASE_STATEMENT" "int_execute_stage.sv(93) " "Verilog HDL Case Statement warning at int_execute_stage.sv(93): can't check case statement for completeness because the case expression has too many possible states" {  } { { "../../core/int_execute_stage.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/int_execute_stage.sv" 93 0 0 } }  } 0 10762 "Verilog HDL Case Statement warning at %1!s!: can't check case statement for completeness because the case expression has too many possible states" 0 0 "Quartus II" 0 -1 1438872825924 "|fpga_top|nyuzi:nyuzi|core:core_gen[0].core|int_execute_stage:int_execute_stage"}
{ "Warning" "WVRFX_VERI_CANT_ANALYZE_CASE_STATEMENT" "int_execute_stage.sv(134) " "Verilog HDL Case Statement warning at int_execute_stage.sv(134): can't check case statement for completeness because the case expression has too many possible states" {  } { { "../../core/int_execute_stage.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/int_execute_stage.sv" 134 0 0 } }  } 0 10762 "Verilog HDL Case Statement warning at %1!s!: can't check case statement for completeness because the case expression has too many possible states" 0 0 "Quartus II" 0 -1 1438872825924 "|fpga_top|nyuzi:nyuzi|core:core_gen[0].core|int_execute_stage:int_execute_stage"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 32 int_execute_stage.sv(174) " "Verilog HDL assignment warning at int_execute_stage.sv(174): truncated value with size 64 to match size of target (32)" {  } { { "../../core/int_execute_stage.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/int_execute_stage.sv" 174 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1438872825924 "|fpga_top|nyuzi:nyuzi|core:core_gen[0].core|int_execute_stage:int_execute_stage"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reciprocal_rom nyuzi:nyuzi\|core:core_gen\[0\].core\|int_execute_stage:int_execute_stage\|reciprocal_rom:lane_alu_gen\[0\].rom " "Elaborating entity \"reciprocal_rom\" for hierarchy \"nyuzi:nyuzi\|core:core_gen\[0\].core\|int_execute_stage:int_execute_stage\|reciprocal_rom:lane_alu_gen\[0\].rom\"" {  } { { "../../core/int_execute_stage.sv" "lane_alu_gen\[0\].rom" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/int_execute_stage.sv" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438872825940 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fp_execute_stage1 nyuzi:nyuzi\|core:core_gen\[0\].core\|fp_execute_stage1:fp_execute_stage1 " "Elaborating entity \"fp_execute_stage1\" for hierarchy \"nyuzi:nyuzi\|core:core_gen\[0\].core\|fp_execute_stage1:fp_execute_stage1\"" {  } { { "../../core/core.sv" "fp_execute_stage1" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/core.sv" 304 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438872826107 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 fp_execute_stage1.sv(139) " "Verilog HDL assignment warning at fp_execute_stage1.sv(139): truncated value with size 8 to match size of target (6)" {  } { { "../../core/fp_execute_stage1.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/fp_execute_stage1.sv" 139 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1438872826191 "|fpga_top|nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 fp_execute_stage1.sv(227) " "Verilog HDL assignment warning at fp_execute_stage1.sv(227): truncated value with size 8 to match size of target (6)" {  } { { "../../core/fp_execute_stage1.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/fp_execute_stage1.sv" 227 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1438872826191 "|fpga_top|nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 fp_execute_stage1.sv(234) " "Verilog HDL assignment warning at fp_execute_stage1.sv(234): truncated value with size 8 to match size of target (6)" {  } { { "../../core/fp_execute_stage1.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/fp_execute_stage1.sv" 234 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1438872826191 "|fpga_top|nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fp_execute_stage2 nyuzi:nyuzi\|core:core_gen\[0\].core\|fp_execute_stage2:fp_execute_stage2 " "Elaborating entity \"fp_execute_stage2\" for hierarchy \"nyuzi:nyuzi\|core:core_gen\[0\].core\|fp_execute_stage2:fp_execute_stage2\"" {  } { { "../../core/core.sv" "fp_execute_stage2" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/core.sv" 305 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438872826206 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fp_execute_stage3 nyuzi:nyuzi\|core:core_gen\[0\].core\|fp_execute_stage3:fp_execute_stage3 " "Elaborating entity \"fp_execute_stage3\" for hierarchy \"nyuzi:nyuzi\|core:core_gen\[0\].core\|fp_execute_stage3:fp_execute_stage3\"" {  } { { "../../core/core.sv" "fp_execute_stage3" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/core.sv" 306 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438872826335 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "_ignore fp_execute_stage3.sv(96) " "Verilog HDL or VHDL warning at fp_execute_stage3.sv(96): object \"_ignore\" assigned a value but never read" {  } { { "../../core/fp_execute_stage3.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/fp_execute_stage3.sv" 96 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1438872826410 "|fpga_top|nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage3:fp_execute_stage3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fp_execute_stage4 nyuzi:nyuzi\|core:core_gen\[0\].core\|fp_execute_stage4:fp_execute_stage4 " "Elaborating entity \"fp_execute_stage4\" for hierarchy \"nyuzi:nyuzi\|core:core_gen\[0\].core\|fp_execute_stage4:fp_execute_stage4\"" {  } { { "../../core/core.sv" "fp_execute_stage4" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/core.sv" 307 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438872826422 ""}
{ "Warning" "WVRFX_VERI_CANT_ANALYZE_CASE_STATEMENT" "fp_execute_stage4.sv(93) " "Verilog HDL Case Statement warning at fp_execute_stage4.sv(93): can't check case statement for completeness because the case expression has too many possible states" {  } { { "../../core/fp_execute_stage4.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/fp_execute_stage4.sv" 93 0 0 } }  } 0 10762 "Verilog HDL Case Statement warning at %1!s!: can't check case statement for completeness because the case expression has too many possible states" 0 0 "Quartus II" 0 -1 1438872826489 "|fpga_top|nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage4:fp_execute_stage4"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 fp_execute_stage4.sv(134) " "Verilog HDL assignment warning at fp_execute_stage4.sv(134): truncated value with size 32 to match size of target (6)" {  } { { "../../core/fp_execute_stage4.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/fp_execute_stage4.sv" 134 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1438872826489 "|fpga_top|nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage4:fp_execute_stage4"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fp_execute_stage5 nyuzi:nyuzi\|core:core_gen\[0\].core\|fp_execute_stage5:fp_execute_stage5 " "Elaborating entity \"fp_execute_stage5\" for hierarchy \"nyuzi:nyuzi\|core:core_gen\[0\].core\|fp_execute_stage5:fp_execute_stage5\"" {  } { { "../../core/core.sv" "fp_execute_stage5" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/core.sv" 308 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438872826503 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 fp_execute_stage5.sv(100) " "Verilog HDL assignment warning at fp_execute_stage5.sv(100): truncated value with size 32 to match size of target (8)" {  } { { "../../core/fp_execute_stage5.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/fp_execute_stage5.sv" 100 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1438872826577 "|fpga_top|nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage5:fp_execute_stage5"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 fp_execute_stage5.sv(110) " "Verilog HDL assignment warning at fp_execute_stage5.sv(110): truncated value with size 32 to match size of target (8)" {  } { { "../../core/fp_execute_stage5.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/fp_execute_stage5.sv" 110 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1438872826578 "|fpga_top|nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage5:fp_execute_stage5"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 fp_execute_stage5.sv(167) " "Verilog HDL assignment warning at fp_execute_stage5.sv(167): truncated value with size 32 to match size of target (8)" {  } { { "../../core/fp_execute_stage5.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/fp_execute_stage5.sv" 167 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1438872826578 "|fpga_top|nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage5:fp_execute_stage5"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "writeback_stage nyuzi:nyuzi\|core:core_gen\[0\].core\|writeback_stage:writeback_stage " "Elaborating entity \"writeback_stage\" for hierarchy \"nyuzi:nyuzi\|core:core_gen\[0\].core\|writeback_stage:writeback_stage\"" {  } { { "../../core/core.sv" "writeback_stage" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/core.sv" 309 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438872826592 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "__debug_wb_pc writeback_stage.sv(133) " "Verilog HDL or VHDL warning at writeback_stage.sv(133): object \"__debug_wb_pc\" assigned a value but never read" {  } { { "../../core/writeback_stage.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/writeback_stage.sv" 133 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1438872826679 "|fpga_top|nyuzi:nyuzi|core:core_gen[0].core|writeback_stage:writeback_stage"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "__debug_wb_pipeline writeback_stage.sv(134) " "Verilog HDL or VHDL warning at writeback_stage.sv(134): object \"__debug_wb_pipeline\" assigned a value but never read" {  } { { "../../core/writeback_stage.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/writeback_stage.sv" 134 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1438872826679 "|fpga_top|nyuzi:nyuzi|core:core_gen[0].core|writeback_stage:writeback_stage"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "__debug_is_sync_store writeback_stage.sv(135) " "Verilog HDL or VHDL warning at writeback_stage.sv(135): object \"__debug_is_sync_store\" assigned a value but never read" {  } { { "../../core/writeback_stage.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/writeback_stage.sv" 135 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1438872826679 "|fpga_top|nyuzi:nyuzi|core:core_gen[0].core|writeback_stage:writeback_stage"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 writeback_stage.sv(272) " "Verilog HDL assignment warning at writeback_stage.sv(272): truncated value with size 32 to match size of target (4)" {  } { { "../../core/writeback_stage.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/writeback_stage.sv" 272 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1438872826679 "|fpga_top|nyuzi:nyuzi|core:core_gen[0].core|writeback_stage:writeback_stage"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control_registers nyuzi:nyuzi\|core:core_gen\[0\].core\|control_registers:control_registers " "Elaborating entity \"control_registers\" for hierarchy \"nyuzi:nyuzi\|core:core_gen\[0\].core\|control_registers:control_registers\"" {  } { { "../../core/core.sv" "control_registers" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/core.sv" 313 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438872826710 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 control_registers.sv(110) " "Verilog HDL assignment warning at control_registers.sv(110): truncated value with size 32 to match size of target (4)" {  } { { "../../core/control_registers.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/control_registers.sv" 110 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1438872826718 "|fpga_top|nyuzi:nyuzi|core:core_gen[0].core|control_registers:control_registers"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "l2_cache_interface nyuzi:nyuzi\|core:core_gen\[0\].core\|l2_cache_interface:l2_cache_interface " "Elaborating entity \"l2_cache_interface\" for hierarchy \"nyuzi:nyuzi\|core:core_gen\[0\].core\|l2_cache_interface:l2_cache_interface\"" {  } { { "../../core/core.sv" "l2_cache_interface" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/core.sv" 314 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438872826738 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 l2_cache_interface.sv(376) " "Verilog HDL assignment warning at l2_cache_interface.sv(376): truncated value with size 32 to match size of target (1)" {  } { { "../../core/l2_cache_interface.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_cache_interface.sv" 376 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1438872826794 "|fpga_top|nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "l1_store_queue nyuzi:nyuzi\|core:core_gen\[0\].core\|l2_cache_interface:l2_cache_interface\|l1_store_queue:l1_store_queue " "Elaborating entity \"l1_store_queue\" for hierarchy \"nyuzi:nyuzi\|core:core_gen\[0\].core\|l2_cache_interface:l2_cache_interface\|l1_store_queue:l1_store_queue\"" {  } { { "../../core/l2_cache_interface.sv" "l1_store_queue" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_cache_interface.sv" 171 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438872826810 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "l1_load_miss_queue nyuzi:nyuzi\|core:core_gen\[0\].core\|l2_cache_interface:l2_cache_interface\|l1_load_miss_queue:l1_load_miss_queue_dcache " "Elaborating entity \"l1_load_miss_queue\" for hierarchy \"nyuzi:nyuzi\|core:core_gen\[0\].core\|l2_cache_interface:l2_cache_interface\|l1_load_miss_queue:l1_load_miss_queue_dcache\"" {  } { { "../../core/l2_cache_interface.sv" "l1_load_miss_queue_dcache" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_cache_interface.sv" 191 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438872826929 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 l1_load_miss_queue.sv(85) " "Verilog HDL assignment warning at l1_load_miss_queue.sv(85): truncated value with size 32 to match size of target (4)" {  } { { "../../core/l1_load_miss_queue.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l1_load_miss_queue.sv" 85 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1438872826934 "|fpga_top|nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l1_load_miss_queue:l1_load_miss_queue_dcache"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "io_request_queue nyuzi:nyuzi\|core:core_gen\[0\].core\|io_request_queue:io_request_queue " "Elaborating entity \"io_request_queue\" for hierarchy \"nyuzi:nyuzi\|core:core_gen\[0\].core\|io_request_queue:io_request_queue\"" {  } { { "../../core/core.sv" "io_request_queue" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/core.sv" 315 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438872827037 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 io_request_queue.sv(124) " "Verilog HDL assignment warning at io_request_queue.sv(124): truncated value with size 32 to match size of target (4)" {  } { { "../../core/io_request_queue.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/io_request_queue.sv" 124 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1438872827048 "|fpga_top|nyuzi:nyuzi|core:core_gen[0].core|io_request_queue:io_request_queue"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "l2_cache nyuzi:nyuzi\|l2_cache:l2_cache " "Elaborating entity \"l2_cache\" for hierarchy \"nyuzi:nyuzi\|l2_cache:l2_cache\"" {  } { { "../../core/nyuzi.sv" "l2_cache" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/nyuzi.sv" 84 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438872827138 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "l2_cache_arb nyuzi:nyuzi\|l2_cache:l2_cache\|l2_cache_arb:l2_cache_arb " "Elaborating entity \"l2_cache_arb\" for hierarchy \"nyuzi:nyuzi\|l2_cache:l2_cache\|l2_cache_arb:l2_cache_arb\"" {  } { { "../../core/l2_cache.sv" "l2_cache_arb" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_cache.sv" 84 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438872827199 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "l2_cache_tag nyuzi:nyuzi\|l2_cache:l2_cache\|l2_cache_tag:l2_cache_tag " "Elaborating entity \"l2_cache_tag\" for hierarchy \"nyuzi:nyuzi\|l2_cache:l2_cache\|l2_cache_tag:l2_cache_tag\"" {  } { { "../../core/l2_cache.sv" "l2_cache_tag" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_cache.sv" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438872827260 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cache_lru nyuzi:nyuzi\|l2_cache:l2_cache\|l2_cache_tag:l2_cache_tag\|cache_lru:cache_lru " "Elaborating entity \"cache_lru\" for hierarchy \"nyuzi:nyuzi\|l2_cache:l2_cache\|l2_cache_tag:l2_cache_tag\|cache_lru:cache_lru\"" {  } { { "../../core/l2_cache_tag.sv" "cache_lru" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_cache_tag.sv" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438872827345 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "was_access cache_lru.sv(77) " "Verilog HDL or VHDL warning at cache_lru.sv(77): object \"was_access\" assigned a value but never read" {  } { { "../../core/cache_lru.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/cache_lru.sv" 77 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1438872827347 "|fpga_top|nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_tag:l2_cache_tag|cache_lru:cache_lru"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sram_1r1w nyuzi:nyuzi\|l2_cache:l2_cache\|l2_cache_tag:l2_cache_tag\|cache_lru:cache_lru\|sram_1r1w:lru_data " "Elaborating entity \"sram_1r1w\" for hierarchy \"nyuzi:nyuzi\|l2_cache:l2_cache\|l2_cache_tag:l2_cache_tag\|cache_lru:cache_lru\|sram_1r1w:lru_data\"" {  } { { "../../core/cache_lru.sv" "lru_data" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/cache_lru.sv" 113 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438872827358 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALTSYNCRAM nyuzi:nyuzi\|l2_cache:l2_cache\|l2_cache_tag:l2_cache_tag\|cache_lru:cache_lru\|sram_1r1w:lru_data\|ALTSYNCRAM:data0 " "Elaborating entity \"ALTSYNCRAM\" for hierarchy \"nyuzi:nyuzi\|l2_cache:l2_cache\|l2_cache_tag:l2_cache_tag\|cache_lru:cache_lru\|sram_1r1w:lru_data\|ALTSYNCRAM:data0\"" {  } { { "../../core/sram_1r1w.sv" "data0" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/sram_1r1w.sv" 70 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438872827390 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nyuzi:nyuzi\|l2_cache:l2_cache\|l2_cache_tag:l2_cache_tag\|cache_lru:cache_lru\|sram_1r1w:lru_data\|ALTSYNCRAM:data0 " "Elaborated megafunction instantiation \"nyuzi:nyuzi\|l2_cache:l2_cache\|l2_cache_tag:l2_cache_tag\|cache_lru:cache_lru\|sram_1r1w:lru_data\|ALTSYNCRAM:data0\"" {  } { { "../../core/sram_1r1w.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/sram_1r1w.sv" 70 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1438872827405 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nyuzi:nyuzi\|l2_cache:l2_cache\|l2_cache_tag:l2_cache_tag\|cache_lru:cache_lru\|sram_1r1w:lru_data\|ALTSYNCRAM:data0 " "Instantiated megafunction \"nyuzi:nyuzi\|l2_cache:l2_cache\|l2_cache_tag:l2_cache_tag\|cache_lru:cache_lru\|sram_1r1w:lru_data\|ALTSYNCRAM:data0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438872827406 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 7 " "Parameter \"WIDTH_A\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438872827406 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 8 " "Parameter \"WIDTHAD_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438872827406 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 7 " "Parameter \"WIDTH_B\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438872827406 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 8 " "Parameter \"WIDTHAD_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438872827406 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MIXED_PORTS DONT_CARE " "Parameter \"READ_DURING_WRITE_MIXED_PORTS\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438872827406 ""}  } { { "../../core/sram_1r1w.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/sram_1r1w.sv" 70 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1438872827406 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_sa21.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_sa21.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_sa21 " "Found entity 1: altsyncram_sa21" {  } { { "db/altsyncram_sa21.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/altsyncram_sa21.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1438872827631 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1438872827631 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_sa21 nyuzi:nyuzi\|l2_cache:l2_cache\|l2_cache_tag:l2_cache_tag\|cache_lru:cache_lru\|sram_1r1w:lru_data\|ALTSYNCRAM:data0\|altsyncram_sa21:auto_generated " "Elaborating entity \"altsyncram_sa21\" for hierarchy \"nyuzi:nyuzi\|l2_cache:l2_cache\|l2_cache_tag:l2_cache_tag\|cache_lru:cache_lru\|sram_1r1w:lru_data\|ALTSYNCRAM:data0\|altsyncram_sa21:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438872827638 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sram_1r1w nyuzi:nyuzi\|l2_cache:l2_cache\|l2_cache_tag:l2_cache_tag\|sram_1r1w:way_tags_gen\[0\].sram_tags " "Elaborating entity \"sram_1r1w\" for hierarchy \"nyuzi:nyuzi\|l2_cache:l2_cache\|l2_cache_tag:l2_cache_tag\|sram_1r1w:way_tags_gen\[0\].sram_tags\"" {  } { { "../../core/l2_cache_tag.sv" "way_tags_gen\[0\].sram_tags" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_cache_tag.sv" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438872827687 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALTSYNCRAM nyuzi:nyuzi\|l2_cache:l2_cache\|l2_cache_tag:l2_cache_tag\|sram_1r1w:way_tags_gen\[0\].sram_tags\|ALTSYNCRAM:data0 " "Elaborating entity \"ALTSYNCRAM\" for hierarchy \"nyuzi:nyuzi\|l2_cache:l2_cache\|l2_cache_tag:l2_cache_tag\|sram_1r1w:way_tags_gen\[0\].sram_tags\|ALTSYNCRAM:data0\"" {  } { { "../../core/sram_1r1w.sv" "data0" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/sram_1r1w.sv" 70 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438872827718 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nyuzi:nyuzi\|l2_cache:l2_cache\|l2_cache_tag:l2_cache_tag\|sram_1r1w:way_tags_gen\[0\].sram_tags\|ALTSYNCRAM:data0 " "Elaborated megafunction instantiation \"nyuzi:nyuzi\|l2_cache:l2_cache\|l2_cache_tag:l2_cache_tag\|sram_1r1w:way_tags_gen\[0\].sram_tags\|ALTSYNCRAM:data0\"" {  } { { "../../core/sram_1r1w.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/sram_1r1w.sv" 70 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1438872827731 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nyuzi:nyuzi\|l2_cache:l2_cache\|l2_cache_tag:l2_cache_tag\|sram_1r1w:way_tags_gen\[0\].sram_tags\|ALTSYNCRAM:data0 " "Instantiated megafunction \"nyuzi:nyuzi\|l2_cache:l2_cache\|l2_cache_tag:l2_cache_tag\|sram_1r1w:way_tags_gen\[0\].sram_tags\|ALTSYNCRAM:data0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438872827731 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 18 " "Parameter \"WIDTH_A\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438872827731 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 8 " "Parameter \"WIDTHAD_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438872827731 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 18 " "Parameter \"WIDTH_B\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438872827731 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 8 " "Parameter \"WIDTHAD_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438872827731 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MIXED_PORTS DONT_CARE " "Parameter \"READ_DURING_WRITE_MIXED_PORTS\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438872827731 ""}  } { { "../../core/sram_1r1w.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/sram_1r1w.sv" 70 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1438872827731 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_0e21.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_0e21.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_0e21 " "Found entity 1: altsyncram_0e21" {  } { { "db/altsyncram_0e21.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/altsyncram_0e21.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1438872827918 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1438872827918 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_0e21 nyuzi:nyuzi\|l2_cache:l2_cache\|l2_cache_tag:l2_cache_tag\|sram_1r1w:way_tags_gen\[0\].sram_tags\|ALTSYNCRAM:data0\|altsyncram_0e21:auto_generated " "Elaborating entity \"altsyncram_0e21\" for hierarchy \"nyuzi:nyuzi\|l2_cache:l2_cache\|l2_cache_tag:l2_cache_tag\|sram_1r1w:way_tags_gen\[0\].sram_tags\|ALTSYNCRAM:data0\|altsyncram_0e21:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438872827923 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sram_1r1w nyuzi:nyuzi\|l2_cache:l2_cache\|l2_cache_tag:l2_cache_tag\|sram_1r1w:way_tags_gen\[0\].sram_dirty_flags " "Elaborating entity \"sram_1r1w\" for hierarchy \"nyuzi:nyuzi\|l2_cache:l2_cache\|l2_cache_tag:l2_cache_tag\|sram_1r1w:way_tags_gen\[0\].sram_dirty_flags\"" {  } { { "../../core/l2_cache_tag.sv" "way_tags_gen\[0\].sram_dirty_flags" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_cache_tag.sv" 104 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438872827952 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALTSYNCRAM nyuzi:nyuzi\|l2_cache:l2_cache\|l2_cache_tag:l2_cache_tag\|sram_1r1w:way_tags_gen\[0\].sram_dirty_flags\|ALTSYNCRAM:data0 " "Elaborating entity \"ALTSYNCRAM\" for hierarchy \"nyuzi:nyuzi\|l2_cache:l2_cache\|l2_cache_tag:l2_cache_tag\|sram_1r1w:way_tags_gen\[0\].sram_dirty_flags\|ALTSYNCRAM:data0\"" {  } { { "../../core/sram_1r1w.sv" "data0" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/sram_1r1w.sv" 70 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438872827973 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nyuzi:nyuzi\|l2_cache:l2_cache\|l2_cache_tag:l2_cache_tag\|sram_1r1w:way_tags_gen\[0\].sram_dirty_flags\|ALTSYNCRAM:data0 " "Elaborated megafunction instantiation \"nyuzi:nyuzi\|l2_cache:l2_cache\|l2_cache_tag:l2_cache_tag\|sram_1r1w:way_tags_gen\[0\].sram_dirty_flags\|ALTSYNCRAM:data0\"" {  } { { "../../core/sram_1r1w.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/sram_1r1w.sv" 70 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1438872827994 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nyuzi:nyuzi\|l2_cache:l2_cache\|l2_cache_tag:l2_cache_tag\|sram_1r1w:way_tags_gen\[0\].sram_dirty_flags\|ALTSYNCRAM:data0 " "Instantiated megafunction \"nyuzi:nyuzi\|l2_cache:l2_cache\|l2_cache_tag:l2_cache_tag\|sram_1r1w:way_tags_gen\[0\].sram_dirty_flags\|ALTSYNCRAM:data0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438872827994 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 1 " "Parameter \"WIDTH_A\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438872827994 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 8 " "Parameter \"WIDTHAD_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438872827994 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 1 " "Parameter \"WIDTH_B\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438872827994 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 8 " "Parameter \"WIDTHAD_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438872827994 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MIXED_PORTS DONT_CARE " "Parameter \"READ_DURING_WRITE_MIXED_PORTS\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438872827994 ""}  } { { "../../core/sram_1r1w.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/sram_1r1w.sv" 70 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1438872827994 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ha21.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ha21.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ha21 " "Found entity 1: altsyncram_ha21" {  } { { "db/altsyncram_ha21.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/altsyncram_ha21.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1438872828197 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1438872828197 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_ha21 nyuzi:nyuzi\|l2_cache:l2_cache\|l2_cache_tag:l2_cache_tag\|sram_1r1w:way_tags_gen\[0\].sram_dirty_flags\|ALTSYNCRAM:data0\|altsyncram_ha21:auto_generated " "Elaborating entity \"altsyncram_ha21\" for hierarchy \"nyuzi:nyuzi\|l2_cache:l2_cache\|l2_cache_tag:l2_cache_tag\|sram_1r1w:way_tags_gen\[0\].sram_dirty_flags\|ALTSYNCRAM:data0\|altsyncram_ha21:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438872828204 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "l2_cache_read nyuzi:nyuzi\|l2_cache:l2_cache\|l2_cache_read:l2_cache_read " "Elaborating entity \"l2_cache_read\" for hierarchy \"nyuzi:nyuzi\|l2_cache:l2_cache\|l2_cache_read:l2_cache_read\"" {  } { { "../../core/l2_cache.sv" "l2_cache_read" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_cache.sv" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438872829003 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "oh_to_idx nyuzi:nyuzi\|l2_cache:l2_cache\|l2_cache_read:l2_cache_read\|oh_to_idx:oh_to_idx_hit_way " "Elaborating entity \"oh_to_idx\" for hierarchy \"nyuzi:nyuzi\|l2_cache:l2_cache\|l2_cache_read:l2_cache_read\|oh_to_idx:oh_to_idx_hit_way\"" {  } { { "../../core/l2_cache_read.sv" "oh_to_idx_hit_way" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_cache_read.sv" 131 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438872829059 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sram_1r1w nyuzi:nyuzi\|l2_cache:l2_cache\|l2_cache_read:l2_cache_read\|sram_1r1w:sram_l2_data " "Elaborating entity \"sram_1r1w\" for hierarchy \"nyuzi:nyuzi\|l2_cache:l2_cache\|l2_cache_read:l2_cache_read\|sram_1r1w:sram_l2_data\"" {  } { { "../../core/l2_cache_read.sv" "sram_l2_data" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_cache_read.sv" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438872829076 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALTSYNCRAM nyuzi:nyuzi\|l2_cache:l2_cache\|l2_cache_read:l2_cache_read\|sram_1r1w:sram_l2_data\|ALTSYNCRAM:data0 " "Elaborating entity \"ALTSYNCRAM\" for hierarchy \"nyuzi:nyuzi\|l2_cache:l2_cache\|l2_cache_read:l2_cache_read\|sram_1r1w:sram_l2_data\|ALTSYNCRAM:data0\"" {  } { { "../../core/sram_1r1w.sv" "data0" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/sram_1r1w.sv" 70 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438872829131 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nyuzi:nyuzi\|l2_cache:l2_cache\|l2_cache_read:l2_cache_read\|sram_1r1w:sram_l2_data\|ALTSYNCRAM:data0 " "Elaborated megafunction instantiation \"nyuzi:nyuzi\|l2_cache:l2_cache\|l2_cache_read:l2_cache_read\|sram_1r1w:sram_l2_data\|ALTSYNCRAM:data0\"" {  } { { "../../core/sram_1r1w.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/sram_1r1w.sv" 70 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1438872829159 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nyuzi:nyuzi\|l2_cache:l2_cache\|l2_cache_read:l2_cache_read\|sram_1r1w:sram_l2_data\|ALTSYNCRAM:data0 " "Instantiated megafunction \"nyuzi:nyuzi\|l2_cache:l2_cache\|l2_cache_read:l2_cache_read\|sram_1r1w:sram_l2_data\|ALTSYNCRAM:data0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438872829159 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 512 " "Parameter \"WIDTH_A\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438872829159 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 11 " "Parameter \"WIDTHAD_A\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438872829159 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 512 " "Parameter \"WIDTH_B\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438872829159 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 11 " "Parameter \"WIDTHAD_B\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438872829159 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MIXED_PORTS DONT_CARE " "Parameter \"READ_DURING_WRITE_MIXED_PORTS\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438872829159 ""}  } { { "../../core/sram_1r1w.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/sram_1r1w.sv" 70 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1438872829159 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ij21.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ij21.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ij21 " "Found entity 1: altsyncram_ij21" {  } { { "db/altsyncram_ij21.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/altsyncram_ij21.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1438872829835 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1438872829835 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_ij21 nyuzi:nyuzi\|l2_cache:l2_cache\|l2_cache_read:l2_cache_read\|sram_1r1w:sram_l2_data\|ALTSYNCRAM:data0\|altsyncram_ij21:auto_generated " "Elaborating entity \"altsyncram_ij21\" for hierarchy \"nyuzi:nyuzi\|l2_cache:l2_cache\|l2_cache_read:l2_cache_read\|sram_1r1w:sram_l2_data\|ALTSYNCRAM:data0\|altsyncram_ij21:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438872829841 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "l2_cache_update nyuzi:nyuzi\|l2_cache:l2_cache\|l2_cache_update:l2_cache_update " "Elaborating entity \"l2_cache_update\" for hierarchy \"nyuzi:nyuzi\|l2_cache:l2_cache\|l2_cache_update:l2_cache_update\"" {  } { { "../../core/l2_cache.sv" "l2_cache_update" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_cache.sv" 87 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438872829922 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 l2_cache_update.sv(111) " "Verilog HDL assignment warning at l2_cache_update.sv(111): truncated value with size 32 to match size of target (1)" {  } { { "../../core/l2_cache_update.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_cache_update.sv" 111 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1438872829955 "|fpga_top|nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_update:l2_cache_update"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "l2_axi_bus_interface nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface " "Elaborating entity \"l2_axi_bus_interface\" for hierarchy \"nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\"" {  } { { "../../core/l2_cache.sv" "l2_axi_bus_interface" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_cache.sv" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438872829975 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 l2_axi_bus_interface.sv(161) " "Verilog HDL assignment warning at l2_axi_bus_interface.sv(161): truncated value with size 32 to match size of target (8)" {  } { { "../../core/l2_axi_bus_interface.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_axi_bus_interface.sv" 161 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1438872830026 "|fpga_top|nyuzi:nyuzi|l2_cache:l2_cache|l2_axi_bus_interface:l2_axi_bus_interface"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 l2_axi_bus_interface.sv(162) " "Verilog HDL assignment warning at l2_axi_bus_interface.sv(162): truncated value with size 32 to match size of target (8)" {  } { { "../../core/l2_axi_bus_interface.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_axi_bus_interface.sv" 162 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1438872830027 "|fpga_top|nyuzi:nyuzi|l2_cache:l2_cache|l2_axi_bus_interface:l2_axi_bus_interface"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 l2_axi_bus_interface.sv(166) " "Verilog HDL assignment warning at l2_axi_bus_interface.sv(166): truncated value with size 32 to match size of target (3)" {  } { { "../../core/l2_axi_bus_interface.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_axi_bus_interface.sv" 166 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1438872830027 "|fpga_top|nyuzi:nyuzi|l2_cache:l2_cache|l2_axi_bus_interface:l2_axi_bus_interface"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 l2_axi_bus_interface.sv(256) " "Verilog HDL assignment warning at l2_axi_bus_interface.sv(256): truncated value with size 32 to match size of target (4)" {  } { { "../../core/l2_axi_bus_interface.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_axi_bus_interface.sv" 256 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1438872830027 "|fpga_top|nyuzi:nyuzi|l2_cache:l2_cache|l2_axi_bus_interface:l2_axi_bus_interface"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 l2_axi_bus_interface.sv(274) " "Verilog HDL assignment warning at l2_axi_bus_interface.sv(274): truncated value with size 32 to match size of target (4)" {  } { { "../../core/l2_axi_bus_interface.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_axi_bus_interface.sv" 274 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1438872830027 "|fpga_top|nyuzi:nyuzi|l2_cache:l2_cache|l2_axi_bus_interface:l2_axi_bus_interface"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "l2_cache_pending_miss_cam nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|l2_cache_pending_miss_cam:l2_cache_pending_miss_cam " "Elaborating entity \"l2_cache_pending_miss_cam\" for hierarchy \"nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|l2_cache_pending_miss_cam:l2_cache_pending_miss_cam\"" {  } { { "../../core/l2_axi_bus_interface.sv" "l2_cache_pending_miss_cam" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_axi_bus_interface.sv" 110 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438872830068 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 l2_cache_pending_miss_cam.sv(53) " "Verilog HDL assignment warning at l2_cache_pending_miss_cam.sv(53): truncated value with size 32 to match size of target (16)" {  } { { "../../core/l2_cache_pending_miss_cam.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_cache_pending_miss_cam.sv" 53 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1438872830071 "|fpga_top|nyuzi:nyuzi|l2_cache:l2_cache|l2_axi_bus_interface:l2_axi_bus_interface|l2_cache_pending_miss_cam:l2_cache_pending_miss_cam"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "oh_to_idx nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|l2_cache_pending_miss_cam:l2_cache_pending_miss_cam\|oh_to_idx:oh_to_idx_next_empty " "Elaborating entity \"oh_to_idx\" for hierarchy \"nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|l2_cache_pending_miss_cam:l2_cache_pending_miss_cam\|oh_to_idx:oh_to_idx_next_empty\"" {  } { { "../../core/l2_cache_pending_miss_cam.sv" "oh_to_idx_next_empty" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_cache_pending_miss_cam.sv" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438872830080 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cam nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|l2_cache_pending_miss_cam:l2_cache_pending_miss_cam\|cam:cam_pending_miss " "Elaborating entity \"cam\" for hierarchy \"nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|l2_cache_pending_miss_cam:l2_cache_pending_miss_cam\|cam:cam_pending_miss\"" {  } { { "../../core/l2_cache_pending_miss_cam.sv" "cam_pending_miss" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_cache_pending_miss_cam.sv" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438872830092 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sync_fifo nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback " "Elaborating entity \"sync_fifo\" for hierarchy \"nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\"" {  } { { "../../core/l2_axi_bus_interface.sv" "sync_fifo_pending_writeback" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_axi_bus_interface.sv" 133 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438872830139 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SCFIFO nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|SCFIFO:scfifo " "Elaborating entity \"SCFIFO\" for hierarchy \"nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|SCFIFO:scfifo\"" {  } { { "../../core/sync_fifo.sv" "scfifo" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/sync_fifo.sv" 72 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438872830295 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|SCFIFO:scfifo " "Elaborated megafunction instantiation \"nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|SCFIFO:scfifo\"" {  } { { "../../core/sync_fifo.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/sync_fifo.sv" 72 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1438872830329 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|SCFIFO:scfifo " "Instantiated megafunction \"nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|SCFIFO:scfifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "almost_empty_value 2 " "Parameter \"almost_empty_value\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438872830330 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "almost_full_value 4 " "Parameter \"almost_full_value\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438872830330 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 8 " "Parameter \"lpm_numwords\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438872830330 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 538 " "Parameter \"lpm_width\" = \"538\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438872830330 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead ON " "Parameter \"lpm_showahead\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438872830330 ""}  } { { "../../core/sync_fifo.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/sync_fifo.sv" 72 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1438872830330 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_go41.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_go41.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_go41 " "Found entity 1: scfifo_go41" {  } { { "db/scfifo_go41.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/scfifo_go41.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1438872830617 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1438872830617 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_go41 nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|SCFIFO:scfifo\|scfifo_go41:auto_generated " "Elaborating entity \"scfifo_go41\" for hierarchy \"nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|SCFIFO:scfifo\|scfifo_go41:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "d:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438872830627 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_1241.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_1241.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_1241 " "Found entity 1: a_dpfifo_1241" {  } { { "db/a_dpfifo_1241.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/a_dpfifo_1241.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1438872830684 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1438872830684 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_1241 nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|SCFIFO:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo " "Elaborating entity \"a_dpfifo_1241\" for hierarchy \"nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|SCFIFO:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\"" {  } { { "db/scfifo_go41.tdf" "dpfifo" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/scfifo_go41.tdf" 39 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438872830692 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_5le1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_5le1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_5le1 " "Found entity 1: altsyncram_5le1" {  } { { "db/altsyncram_5le1.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/altsyncram_5le1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1438872831221 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1438872831221 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_5le1 nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|SCFIFO:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram " "Elaborating entity \"altsyncram_5le1\" for hierarchy \"nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|SCFIFO:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\"" {  } { { "db/a_dpfifo_1241.tdf" "FIFOram" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/a_dpfifo_1241.tdf" 46 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438872831229 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sync_fifo nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_load " "Elaborating entity \"sync_fifo\" for hierarchy \"nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_load\"" {  } { { "../../core/l2_axi_bus_interface.sv" "sync_fifo_pending_load" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_axi_bus_interface.sv" 154 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438872831359 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SCFIFO nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_load\|SCFIFO:scfifo " "Elaborating entity \"SCFIFO\" for hierarchy \"nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_load\|SCFIFO:scfifo\"" {  } { { "../../core/sync_fifo.sv" "scfifo" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/sync_fifo.sv" 72 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438872831513 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_load\|SCFIFO:scfifo " "Elaborated megafunction instantiation \"nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_load\|SCFIFO:scfifo\"" {  } { { "../../core/sync_fifo.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/sync_fifo.sv" 72 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1438872831523 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_load\|SCFIFO:scfifo " "Instantiated megafunction \"nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_load\|SCFIFO:scfifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "almost_empty_value 2 " "Parameter \"almost_empty_value\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438872831524 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "almost_full_value 4 " "Parameter \"almost_full_value\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438872831524 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 8 " "Parameter \"lpm_numwords\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438872831524 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 617 " "Parameter \"lpm_width\" = \"617\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438872831524 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead ON " "Parameter \"lpm_showahead\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438872831524 ""}  } { { "../../core/sync_fifo.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/sync_fifo.sv" 72 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1438872831524 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_eo41.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_eo41.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_eo41 " "Found entity 1: scfifo_eo41" {  } { { "db/scfifo_eo41.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/scfifo_eo41.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1438872831739 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1438872831739 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_eo41 nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_load\|SCFIFO:scfifo\|scfifo_eo41:auto_generated " "Elaborating entity \"scfifo_eo41\" for hierarchy \"nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_load\|SCFIFO:scfifo\|scfifo_eo41:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "d:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438872831746 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_v141.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_v141.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_v141 " "Found entity 1: a_dpfifo_v141" {  } { { "db/a_dpfifo_v141.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/a_dpfifo_v141.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1438872831833 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1438872831833 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_v141 nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_load\|SCFIFO:scfifo\|scfifo_eo41:auto_generated\|a_dpfifo_v141:dpfifo " "Elaborating entity \"a_dpfifo_v141\" for hierarchy \"nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_load\|SCFIFO:scfifo\|scfifo_eo41:auto_generated\|a_dpfifo_v141:dpfifo\"" {  } { { "db/scfifo_eo41.tdf" "dpfifo" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/scfifo_eo41.tdf" 39 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438872831843 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_1le1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_1le1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_1le1 " "Found entity 1: altsyncram_1le1" {  } { { "db/altsyncram_1le1.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/altsyncram_1le1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1438872832482 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1438872832482 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_1le1 nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_load\|SCFIFO:scfifo\|scfifo_eo41:auto_generated\|a_dpfifo_v141:dpfifo\|altsyncram_1le1:FIFOram " "Elaborating entity \"altsyncram_1le1\" for hierarchy \"nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_load\|SCFIFO:scfifo\|scfifo_eo41:auto_generated\|a_dpfifo_v141:dpfifo\|altsyncram_1le1:FIFOram\"" {  } { { "db/a_dpfifo_v141.tdf" "FIFOram" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/a_dpfifo_v141.tdf" 46 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438872832491 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "io_arbiter nyuzi:nyuzi\|io_arbiter:io_arbiter " "Elaborating entity \"io_arbiter\" for hierarchy \"nyuzi:nyuzi\|io_arbiter:io_arbiter\"" {  } { { "../../core/nyuzi.sv" "io_arbiter" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/nyuzi.sv" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438872832662 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "performance_counters nyuzi:nyuzi\|performance_counters:performance_counters " "Elaborating entity \"performance_counters\" for hierarchy \"nyuzi:nyuzi\|performance_counters:performance_counters\"" {  } { { "../../core/nyuzi.sv" "performance_counters" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/nyuzi.sv" 103 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438872832692 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "axi_interconnect axi_interconnect:axi_interconnect " "Elaborating entity \"axi_interconnect\" for hierarchy \"axi_interconnect:axi_interconnect\"" {  } { { "../fpga_top.sv" "axi_interconnect" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/fpga_top.sv" 156 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438872832768 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 axi_interconnect.sv(297) " "Verilog HDL assignment warning at axi_interconnect.sv(297): truncated value with size 2 to match size of target (1)" {  } { { "../axi_interconnect.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/axi_interconnect.sv" 297 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1438872832787 "|fpga_top|axi_interconnect:axi_interconnect"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 axi_interconnect.sv(307) " "Verilog HDL assignment warning at axi_interconnect.sv(307): truncated value with size 2 to match size of target (1)" {  } { { "../axi_interconnect.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/axi_interconnect.sv" 307 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1438872832788 "|fpga_top|axi_interconnect:axi_interconnect"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 axi_interconnect.sv(317) " "Verilog HDL assignment warning at axi_interconnect.sv(317): truncated value with size 2 to match size of target (1)" {  } { { "../axi_interconnect.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/axi_interconnect.sv" 317 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1438872832788 "|fpga_top|axi_interconnect:axi_interconnect"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "axi_interconnect.sv(396) " "Verilog HDL Case Statement warning at axi_interconnect.sv(396): case item expression never matches the case expression" {  } { { "../axi_interconnect.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/axi_interconnect.sv" 396 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Quartus II" 0 -1 1438872832788 "|fpga_top|axi_interconnect:axi_interconnect"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "axi_bus_m0.m_awcache axi_interconnect.sv(32) " "Output port \"axi_bus_m0.m_awcache\" at axi_interconnect.sv(32) has no driver" {  } { { "../axi_interconnect.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/axi_interconnect.sv" 32 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1438872832788 "|fpga_top|axi_interconnect:axi_interconnect"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "axi_bus_m0.m_arcache axi_interconnect.sv(32) " "Output port \"axi_bus_m0.m_arcache\" at axi_interconnect.sv(32) has no driver" {  } { { "../axi_interconnect.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/axi_interconnect.sv" 32 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1438872832788 "|fpga_top|axi_interconnect:axi_interconnect"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "axi_bus_m1.m_awcache axi_interconnect.sv(35) " "Output port \"axi_bus_m1.m_awcache\" at axi_interconnect.sv(35) has no driver" {  } { { "../axi_interconnect.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/axi_interconnect.sv" 35 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1438872832788 "|fpga_top|axi_interconnect:axi_interconnect"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "axi_bus_m1.m_arcache axi_interconnect.sv(35) " "Output port \"axi_bus_m1.m_arcache\" at axi_interconnect.sv(35) has no driver" {  } { { "../axi_interconnect.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/axi_interconnect.sv" 35 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1438872832788 "|fpga_top|axi_interconnect:axi_interconnect"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "axi_bus_s2.s_awready axi_interconnect.sv(45) " "Output port \"axi_bus_s2.s_awready\" at axi_interconnect.sv(45) has no driver" {  } { { "../axi_interconnect.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/axi_interconnect.sv" 45 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1438872832789 "|fpga_top|axi_interconnect:axi_interconnect"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "axi_bus_s2.s_wready axi_interconnect.sv(45) " "Output port \"axi_bus_s2.s_wready\" at axi_interconnect.sv(45) has no driver" {  } { { "../axi_interconnect.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/axi_interconnect.sv" 45 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1438872832789 "|fpga_top|axi_interconnect:axi_interconnect"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "axi_bus_s2.s_bvalid axi_interconnect.sv(45) " "Output port \"axi_bus_s2.s_bvalid\" at axi_interconnect.sv(45) has no driver" {  } { { "../axi_interconnect.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/axi_interconnect.sv" 45 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1438872832789 "|fpga_top|axi_interconnect:axi_interconnect"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "synchronizer synchronizer:reset_synchronizer " "Elaborating entity \"synchronizer\" for hierarchy \"synchronizer:reset_synchronizer\"" {  } { { "../fpga_top.sv" "reset_synchronizer" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/fpga_top.sv" 162 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438872832801 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 synchronizer.sv(39) " "Verilog HDL assignment warning at synchronizer.sv(39): truncated value with size 32 to match size of target (1)" {  } { { "../synchronizer.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/synchronizer.sv" 39 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1438872832802 "|fpga_top|synchronizer:reset_synchronizer"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 synchronizer.sv(40) " "Verilog HDL assignment warning at synchronizer.sv(40): truncated value with size 32 to match size of target (1)" {  } { { "../synchronizer.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/synchronizer.sv" 40 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1438872832802 "|fpga_top|synchronizer:reset_synchronizer"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 synchronizer.sv(41) " "Verilog HDL assignment warning at synchronizer.sv(41): truncated value with size 32 to match size of target (1)" {  } { { "../synchronizer.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/synchronizer.sv" 41 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1438872832803 "|fpga_top|synchronizer:reset_synchronizer"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpga_sdram_controller fpga_sdram_controller:u0 " "Elaborating entity \"fpga_sdram_controller\" for hierarchy \"fpga_sdram_controller:u0\"" {  } { { "../fpga_top.sv" "u0" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/fpga_top.sv" 274 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438872832814 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpga_sdram_controller_mem_if_ddr3_emif_0 fpga_sdram_controller:u0\|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0 " "Elaborating entity \"fpga_sdram_controller_mem_if_ddr3_emif_0\" for hierarchy \"fpga_sdram_controller:u0\|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\"" {  } { { "fpga_sdram_controller/synthesis/fpga_sdram_controller.v" "mem_if_ddr3_emif_0" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/fpga_sdram_controller/synthesis/fpga_sdram_controller.v" 327 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438872832858 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpga_sdram_controller_mem_if_ddr3_emif_0_pll0 fpga_sdram_controller:u0\|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|fpga_sdram_controller_mem_if_ddr3_emif_0_pll0:pll0 " "Elaborating entity \"fpga_sdram_controller_mem_if_ddr3_emif_0_pll0\" for hierarchy \"fpga_sdram_controller:u0\|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|fpga_sdram_controller_mem_if_ddr3_emif_0_pll0:pll0\"" {  } { { "fpga_sdram_controller/synthesis/submodules/fpga_sdram_controller_mem_if_ddr3_emif_0.v" "pll0" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/fpga_sdram_controller/synthesis/submodules/fpga_sdram_controller_mem_if_ddr3_emif_0.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438872832898 ""}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "Using Regular pll emif simulation models fpga_sdram_controller_mem_if_ddr3_emif_0_pll0.sv(157) " "Verilog HDL Display System Task info at fpga_sdram_controller_mem_if_ddr3_emif_0_pll0.sv(157): Using Regular pll emif simulation models" {  } { { "fpga_sdram_controller/synthesis/submodules/fpga_sdram_controller_mem_if_ddr3_emif_0_pll0.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/fpga_sdram_controller/synthesis/submodules/fpga_sdram_controller_mem_if_ddr3_emif_0_pll0.sv" 157 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1438872832906 "|fpga_top|fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_pll0:pll0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpga_sdram_controller_mem_if_ddr3_emif_0_p0 fpga_sdram_controller:u0\|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|fpga_sdram_controller_mem_if_ddr3_emif_0_p0:p0 " "Elaborating entity \"fpga_sdram_controller_mem_if_ddr3_emif_0_p0\" for hierarchy \"fpga_sdram_controller:u0\|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|fpga_sdram_controller_mem_if_ddr3_emif_0_p0:p0\"" {  } { { "fpga_sdram_controller/synthesis/submodules/fpga_sdram_controller_mem_if_ddr3_emif_0.v" "p0" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/fpga_sdram_controller/synthesis/submodules/fpga_sdram_controller_mem_if_ddr3_emif_0.v" 291 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438872832920 ""}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "Using Regular core emif simulation models fpga_sdram_controller_mem_if_ddr3_emif_0_p0.sv(373) " "Verilog HDL Display System Task info at fpga_sdram_controller_mem_if_ddr3_emif_0_p0.sv(373): Using Regular core emif simulation models" {  } { { "fpga_sdram_controller/synthesis/submodules/fpga_sdram_controller_mem_if_ddr3_emif_0_p0.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/fpga_sdram_controller/synthesis/submodules/fpga_sdram_controller_mem_if_ddr3_emif_0_p0.sv" 373 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1438872832945 "|fpga_top|fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_p0:p0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpga_sdram_controller_mem_if_ddr3_emif_0_p0_memphy fpga_sdram_controller:u0\|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|fpga_sdram_controller_mem_if_ddr3_emif_0_p0:p0\|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_memphy:umemphy " "Elaborating entity \"fpga_sdram_controller_mem_if_ddr3_emif_0_p0_memphy\" for hierarchy \"fpga_sdram_controller:u0\|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|fpga_sdram_controller_mem_if_ddr3_emif_0_p0:p0\|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_memphy:umemphy\"" {  } { { "fpga_sdram_controller/synthesis/submodules/fpga_sdram_controller_mem_if_ddr3_emif_0_p0.sv" "umemphy" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/fpga_sdram_controller/synthesis/submodules/fpga_sdram_controller_mem_if_ddr3_emif_0_p0.sv" 542 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438872832962 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpga_sdram_controller_mem_if_ddr3_emif_0_p0_reset fpga_sdram_controller:u0\|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|fpga_sdram_controller_mem_if_ddr3_emif_0_p0:p0\|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_memphy:umemphy\|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_reset:ureset " "Elaborating entity \"fpga_sdram_controller_mem_if_ddr3_emif_0_p0_reset\" for hierarchy \"fpga_sdram_controller:u0\|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|fpga_sdram_controller_mem_if_ddr3_emif_0_p0:p0\|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_memphy:umemphy\|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_reset:ureset\"" {  } { { "fpga_sdram_controller/synthesis/submodules/fpga_sdram_controller_mem_if_ddr3_emif_0_p0_memphy.sv" "ureset" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/fpga_sdram_controller/synthesis/submodules/fpga_sdram_controller_mem_if_ddr3_emif_0_p0_memphy.sv" 494 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438872832992 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpga_sdram_controller_mem_if_ddr3_emif_0_p0_reset_sync fpga_sdram_controller:u0\|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|fpga_sdram_controller_mem_if_ddr3_emif_0_p0:p0\|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_memphy:umemphy\|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_reset:ureset\|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_reset_sync:ureset_afi_clk " "Elaborating entity \"fpga_sdram_controller_mem_if_ddr3_emif_0_p0_reset_sync\" for hierarchy \"fpga_sdram_controller:u0\|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|fpga_sdram_controller_mem_if_ddr3_emif_0_p0:p0\|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_memphy:umemphy\|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_reset:ureset\|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_reset_sync:ureset_afi_clk\"" {  } { { "fpga_sdram_controller/synthesis/submodules/fpga_sdram_controller_mem_if_ddr3_emif_0_p0_reset.v" "ureset_afi_clk" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/fpga_sdram_controller/synthesis/submodules/fpga_sdram_controller_mem_if_ddr3_emif_0_p0_reset.v" 87 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438872833019 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpga_sdram_controller_mem_if_ddr3_emif_0_p0_reset_sync fpga_sdram_controller:u0\|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|fpga_sdram_controller_mem_if_ddr3_emif_0_p0:p0\|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_memphy:umemphy\|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_reset:ureset\|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_reset_sync:ureset_ctl_reset_clk " "Elaborating entity \"fpga_sdram_controller_mem_if_ddr3_emif_0_p0_reset_sync\" for hierarchy \"fpga_sdram_controller:u0\|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|fpga_sdram_controller_mem_if_ddr3_emif_0_p0:p0\|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_memphy:umemphy\|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_reset:ureset\|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_reset_sync:ureset_ctl_reset_clk\"" {  } { { "fpga_sdram_controller/synthesis/submodules/fpga_sdram_controller_mem_if_ddr3_emif_0_p0_reset.v" "ureset_ctl_reset_clk" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/fpga_sdram_controller/synthesis/submodules/fpga_sdram_controller_mem_if_ddr3_emif_0_p0_reset.v" 95 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438872833049 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpga_sdram_controller_mem_if_ddr3_emif_0_p0_reset_sync fpga_sdram_controller:u0\|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|fpga_sdram_controller_mem_if_ddr3_emif_0_p0:p0\|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_memphy:umemphy\|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_reset:ureset\|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_reset_sync:ureset_addr_cmd_clk " "Elaborating entity \"fpga_sdram_controller_mem_if_ddr3_emif_0_p0_reset_sync\" for hierarchy \"fpga_sdram_controller:u0\|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|fpga_sdram_controller_mem_if_ddr3_emif_0_p0:p0\|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_memphy:umemphy\|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_reset:ureset\|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_reset_sync:ureset_addr_cmd_clk\"" {  } { { "fpga_sdram_controller/synthesis/submodules/fpga_sdram_controller_mem_if_ddr3_emif_0_p0_reset.v" "ureset_addr_cmd_clk" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/fpga_sdram_controller/synthesis/submodules/fpga_sdram_controller_mem_if_ddr3_emif_0_p0_reset.v" 103 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438872833077 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpga_sdram_controller_mem_if_ddr3_emif_0_p0_reset_sync fpga_sdram_controller:u0\|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|fpga_sdram_controller_mem_if_ddr3_emif_0_p0:p0\|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_memphy:umemphy\|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_reset:ureset\|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_reset_sync:ureset_avl_clk " "Elaborating entity \"fpga_sdram_controller_mem_if_ddr3_emif_0_p0_reset_sync\" for hierarchy \"fpga_sdram_controller:u0\|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|fpga_sdram_controller_mem_if_ddr3_emif_0_p0:p0\|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_memphy:umemphy\|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_reset:ureset\|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_reset_sync:ureset_avl_clk\"" {  } { { "fpga_sdram_controller/synthesis/submodules/fpga_sdram_controller_mem_if_ddr3_emif_0_p0_reset.v" "ureset_avl_clk" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/fpga_sdram_controller/synthesis/submodules/fpga_sdram_controller_mem_if_ddr3_emif_0_p0_reset.v" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438872833156 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpga_sdram_controller_mem_if_ddr3_emif_0_p0_addr_cmd_datapath fpga_sdram_controller:u0\|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|fpga_sdram_controller_mem_if_ddr3_emif_0_p0:p0\|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_memphy:umemphy\|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_addr_cmd_datapath:uaddr_cmd_datapath " "Elaborating entity \"fpga_sdram_controller_mem_if_ddr3_emif_0_p0_addr_cmd_datapath\" for hierarchy \"fpga_sdram_controller:u0\|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|fpga_sdram_controller_mem_if_ddr3_emif_0_p0:p0\|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_memphy:umemphy\|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_addr_cmd_datapath:uaddr_cmd_datapath\"" {  } { { "fpga_sdram_controller/synthesis/submodules/fpga_sdram_controller_mem_if_ddr3_emif_0_p0_memphy.sv" "uaddr_cmd_datapath" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/fpga_sdram_controller/synthesis/submodules/fpga_sdram_controller_mem_if_ddr3_emif_0_p0_memphy.sv" 545 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438872833212 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpga_sdram_controller_mem_if_ddr3_emif_0_p0_fr_cycle_shifter fpga_sdram_controller:u0\|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|fpga_sdram_controller_mem_if_ddr3_emif_0_p0:p0\|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_memphy:umemphy\|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_addr_cmd_datapath:uaddr_cmd_datapath\|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_fr_cycle_shifter:uaddr_cmd_shift_address " "Elaborating entity \"fpga_sdram_controller_mem_if_ddr3_emif_0_p0_fr_cycle_shifter\" for hierarchy \"fpga_sdram_controller:u0\|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|fpga_sdram_controller_mem_if_ddr3_emif_0_p0:p0\|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_memphy:umemphy\|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_addr_cmd_datapath:uaddr_cmd_datapath\|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_fr_cycle_shifter:uaddr_cmd_shift_address\"" {  } { { "fpga_sdram_controller/synthesis/submodules/fpga_sdram_controller_mem_if_ddr3_emif_0_p0_addr_cmd_datapath.v" "uaddr_cmd_shift_address" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/fpga_sdram_controller/synthesis/submodules/fpga_sdram_controller_mem_if_ddr3_emif_0_p0_addr_cmd_datapath.v" 111 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438872833236 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpga_sdram_controller_mem_if_ddr3_emif_0_p0_fr_cycle_shifter fpga_sdram_controller:u0\|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|fpga_sdram_controller_mem_if_ddr3_emif_0_p0:p0\|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_memphy:umemphy\|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_addr_cmd_datapath:uaddr_cmd_datapath\|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_fr_cycle_shifter:uaddr_cmd_shift_bank " "Elaborating entity \"fpga_sdram_controller_mem_if_ddr3_emif_0_p0_fr_cycle_shifter\" for hierarchy \"fpga_sdram_controller:u0\|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|fpga_sdram_controller_mem_if_ddr3_emif_0_p0:p0\|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_memphy:umemphy\|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_addr_cmd_datapath:uaddr_cmd_datapath\|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_fr_cycle_shifter:uaddr_cmd_shift_bank\"" {  } { { "fpga_sdram_controller/synthesis/submodules/fpga_sdram_controller_mem_if_ddr3_emif_0_p0_addr_cmd_datapath.v" "uaddr_cmd_shift_bank" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/fpga_sdram_controller/synthesis/submodules/fpga_sdram_controller_mem_if_ddr3_emif_0_p0_addr_cmd_datapath.v" 124 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438872833264 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpga_sdram_controller_mem_if_ddr3_emif_0_p0_fr_cycle_shifter fpga_sdram_controller:u0\|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|fpga_sdram_controller_mem_if_ddr3_emif_0_p0:p0\|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_memphy:umemphy\|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_addr_cmd_datapath:uaddr_cmd_datapath\|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_fr_cycle_shifter:uaddr_cmd_shift_cke " "Elaborating entity \"fpga_sdram_controller_mem_if_ddr3_emif_0_p0_fr_cycle_shifter\" for hierarchy \"fpga_sdram_controller:u0\|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|fpga_sdram_controller_mem_if_ddr3_emif_0_p0:p0\|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_memphy:umemphy\|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_addr_cmd_datapath:uaddr_cmd_datapath\|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_fr_cycle_shifter:uaddr_cmd_shift_cke\"" {  } { { "fpga_sdram_controller/synthesis/submodules/fpga_sdram_controller_mem_if_ddr3_emif_0_p0_addr_cmd_datapath.v" "uaddr_cmd_shift_cke" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/fpga_sdram_controller/synthesis/submodules/fpga_sdram_controller_mem_if_ddr3_emif_0_p0_addr_cmd_datapath.v" 134 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438872833287 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpga_sdram_controller_mem_if_ddr3_emif_0_p0_fr_cycle_shifter fpga_sdram_controller:u0\|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|fpga_sdram_controller_mem_if_ddr3_emif_0_p0:p0\|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_memphy:umemphy\|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_addr_cmd_datapath:uaddr_cmd_datapath\|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_fr_cycle_shifter:uaddr_cmd_shift_cs_n " "Elaborating entity \"fpga_sdram_controller_mem_if_ddr3_emif_0_p0_fr_cycle_shifter\" for hierarchy \"fpga_sdram_controller:u0\|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|fpga_sdram_controller_mem_if_ddr3_emif_0_p0:p0\|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_memphy:umemphy\|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_addr_cmd_datapath:uaddr_cmd_datapath\|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_fr_cycle_shifter:uaddr_cmd_shift_cs_n\"" {  } { { "fpga_sdram_controller/synthesis/submodules/fpga_sdram_controller_mem_if_ddr3_emif_0_p0_addr_cmd_datapath.v" "uaddr_cmd_shift_cs_n" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/fpga_sdram_controller/synthesis/submodules/fpga_sdram_controller_mem_if_ddr3_emif_0_p0_addr_cmd_datapath.v" 144 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438872833310 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpga_sdram_controller_mem_if_ddr3_emif_0_p0_write_datapath fpga_sdram_controller:u0\|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|fpga_sdram_controller_mem_if_ddr3_emif_0_p0:p0\|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_memphy:umemphy\|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_write_datapath:uwrite_datapath " "Elaborating entity \"fpga_sdram_controller_mem_if_ddr3_emif_0_p0_write_datapath\" for hierarchy \"fpga_sdram_controller:u0\|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|fpga_sdram_controller_mem_if_ddr3_emif_0_p0:p0\|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_memphy:umemphy\|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_write_datapath:uwrite_datapath\"" {  } { { "fpga_sdram_controller/synthesis/submodules/fpga_sdram_controller_mem_if_ddr3_emif_0_p0_memphy.sv" "uwrite_datapath" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/fpga_sdram_controller/synthesis/submodules/fpga_sdram_controller_mem_if_ddr3_emif_0_p0_memphy.sv" 587 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438872833447 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpga_sdram_controller_mem_if_ddr3_emif_0_p0_fr_cycle_extender fpga_sdram_controller:u0\|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|fpga_sdram_controller_mem_if_ddr3_emif_0_p0:p0\|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_memphy:umemphy\|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_write_datapath:uwrite_datapath\|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_fr_cycle_extender:oct_ena_source_extender " "Elaborating entity \"fpga_sdram_controller_mem_if_ddr3_emif_0_p0_fr_cycle_extender\" for hierarchy \"fpga_sdram_controller:u0\|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|fpga_sdram_controller_mem_if_ddr3_emif_0_p0:p0\|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_memphy:umemphy\|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_write_datapath:uwrite_datapath\|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_fr_cycle_extender:oct_ena_source_extender\"" {  } { { "fpga_sdram_controller/synthesis/submodules/fpga_sdram_controller_mem_if_ddr3_emif_0_p0_write_datapath.v" "oct_ena_source_extender" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/fpga_sdram_controller/synthesis/submodules/fpga_sdram_controller_mem_if_ddr3_emif_0_p0_write_datapath.v" 95 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438872833468 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpga_sdram_controller_mem_if_ddr3_emif_0_p0_fr_cycle_shifter fpga_sdram_controller:u0\|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|fpga_sdram_controller_mem_if_ddr3_emif_0_p0:p0\|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_memphy:umemphy\|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_write_datapath:uwrite_datapath\|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_fr_cycle_shifter:afi_dqs_en_shifter " "Elaborating entity \"fpga_sdram_controller_mem_if_ddr3_emif_0_p0_fr_cycle_shifter\" for hierarchy \"fpga_sdram_controller:u0\|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|fpga_sdram_controller_mem_if_ddr3_emif_0_p0:p0\|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_memphy:umemphy\|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_write_datapath:uwrite_datapath\|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_fr_cycle_shifter:afi_dqs_en_shifter\"" {  } { { "fpga_sdram_controller/synthesis/submodules/fpga_sdram_controller_mem_if_ddr3_emif_0_p0_write_datapath.v" "afi_dqs_en_shifter" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/fpga_sdram_controller/synthesis/submodules/fpga_sdram_controller_mem_if_ddr3_emif_0_p0_write_datapath.v" 106 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438872833490 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpga_sdram_controller_mem_if_ddr3_emif_0_p0_fr_cycle_shifter fpga_sdram_controller:u0\|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|fpga_sdram_controller_mem_if_ddr3_emif_0_p0:p0\|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_memphy:umemphy\|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_write_datapath:uwrite_datapath\|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_fr_cycle_shifter:afi_wdata_shifter " "Elaborating entity \"fpga_sdram_controller_mem_if_ddr3_emif_0_p0_fr_cycle_shifter\" for hierarchy \"fpga_sdram_controller:u0\|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|fpga_sdram_controller_mem_if_ddr3_emif_0_p0:p0\|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_memphy:umemphy\|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_write_datapath:uwrite_datapath\|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_fr_cycle_shifter:afi_wdata_shifter\"" {  } { { "fpga_sdram_controller/synthesis/submodules/fpga_sdram_controller_mem_if_ddr3_emif_0_p0_write_datapath.v" "afi_wdata_shifter" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/fpga_sdram_controller/synthesis/submodules/fpga_sdram_controller_mem_if_ddr3_emif_0_p0_write_datapath.v" 115 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438872833522 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpga_sdram_controller_mem_if_ddr3_emif_0_p0_fr_cycle_shifter fpga_sdram_controller:u0\|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|fpga_sdram_controller_mem_if_ddr3_emif_0_p0:p0\|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_memphy:umemphy\|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_write_datapath:uwrite_datapath\|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_fr_cycle_shifter:afi_dm_shifter " "Elaborating entity \"fpga_sdram_controller_mem_if_ddr3_emif_0_p0_fr_cycle_shifter\" for hierarchy \"fpga_sdram_controller:u0\|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|fpga_sdram_controller_mem_if_ddr3_emif_0_p0:p0\|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_memphy:umemphy\|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_write_datapath:uwrite_datapath\|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_fr_cycle_shifter:afi_dm_shifter\"" {  } { { "fpga_sdram_controller/synthesis/submodules/fpga_sdram_controller_mem_if_ddr3_emif_0_p0_write_datapath.v" "afi_dm_shifter" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/fpga_sdram_controller/synthesis/submodules/fpga_sdram_controller_mem_if_ddr3_emif_0_p0_write_datapath.v" 133 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438872833564 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpga_sdram_controller_mem_if_ddr3_emif_0_p0_read_datapath fpga_sdram_controller:u0\|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|fpga_sdram_controller_mem_if_ddr3_emif_0_p0:p0\|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_memphy:umemphy\|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_read_datapath:uread_datapath " "Elaborating entity \"fpga_sdram_controller_mem_if_ddr3_emif_0_p0_read_datapath\" for hierarchy \"fpga_sdram_controller:u0\|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|fpga_sdram_controller_mem_if_ddr3_emif_0_p0:p0\|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_memphy:umemphy\|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_read_datapath:uread_datapath\"" {  } { { "fpga_sdram_controller/synthesis/submodules/fpga_sdram_controller_mem_if_ddr3_emif_0_p0_memphy.sv" "uread_datapath" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/fpga_sdram_controller/synthesis/submodules/fpga_sdram_controller_mem_if_ddr3_emif_0_p0_memphy.sv" 628 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438872833698 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpga_sdram_controller_mem_if_ddr3_emif_0_p0_read_valid_selector fpga_sdram_controller:u0\|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|fpga_sdram_controller_mem_if_ddr3_emif_0_p0:p0\|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_memphy:umemphy\|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_read_datapath:uread_datapath\|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_read_valid_selector:vsel_gen\[0\].read_buffering\[0\].uread_valid_selector " "Elaborating entity \"fpga_sdram_controller_mem_if_ddr3_emif_0_p0_read_valid_selector\" for hierarchy \"fpga_sdram_controller:u0\|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|fpga_sdram_controller_mem_if_ddr3_emif_0_p0:p0\|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_memphy:umemphy\|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_read_datapath:uread_datapath\|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_read_valid_selector:vsel_gen\[0\].read_buffering\[0\].uread_valid_selector\"" {  } { { "fpga_sdram_controller/synthesis/submodules/fpga_sdram_controller_mem_if_ddr3_emif_0_p0_read_datapath.sv" "vsel_gen\[0\].read_buffering\[0\].uread_valid_selector" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/fpga_sdram_controller/synthesis/submodules/fpga_sdram_controller_mem_if_ddr3_emif_0_p0_read_datapath.sv" 767 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438872833722 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_decode fpga_sdram_controller:u0\|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|fpga_sdram_controller_mem_if_ddr3_emif_0_p0:p0\|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_memphy:umemphy\|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_read_datapath:uread_datapath\|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_read_valid_selector:vsel_gen\[0\].read_buffering\[0\].uread_valid_selector\|lpm_decode:uvalid_select " "Elaborating entity \"lpm_decode\" for hierarchy \"fpga_sdram_controller:u0\|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|fpga_sdram_controller_mem_if_ddr3_emif_0_p0:p0\|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_memphy:umemphy\|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_read_datapath:uread_datapath\|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_read_valid_selector:vsel_gen\[0\].read_buffering\[0\].uread_valid_selector\|lpm_decode:uvalid_select\"" {  } { { "fpga_sdram_controller/synthesis/submodules/fpga_sdram_controller_mem_if_ddr3_emif_0_p0_read_valid_selector.v" "uvalid_select" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/fpga_sdram_controller/synthesis/submodules/fpga_sdram_controller_mem_if_ddr3_emif_0_p0_read_valid_selector.v" 56 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438872833819 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "fpga_sdram_controller:u0\|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|fpga_sdram_controller_mem_if_ddr3_emif_0_p0:p0\|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_memphy:umemphy\|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_read_datapath:uread_datapath\|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_read_valid_selector:vsel_gen\[0\].read_buffering\[0\].uread_valid_selector\|lpm_decode:uvalid_select " "Elaborated megafunction instantiation \"fpga_sdram_controller:u0\|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|fpga_sdram_controller_mem_if_ddr3_emif_0_p0:p0\|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_memphy:umemphy\|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_read_datapath:uread_datapath\|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_read_valid_selector:vsel_gen\[0\].read_buffering\[0\].uread_valid_selector\|lpm_decode:uvalid_select\"" {  } { { "fpga_sdram_controller/synthesis/submodules/fpga_sdram_controller_mem_if_ddr3_emif_0_p0_read_valid_selector.v" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/fpga_sdram_controller/synthesis/submodules/fpga_sdram_controller_mem_if_ddr3_emif_0_p0_read_valid_selector.v" 56 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1438872833822 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "fpga_sdram_controller:u0\|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|fpga_sdram_controller_mem_if_ddr3_emif_0_p0:p0\|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_memphy:umemphy\|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_read_datapath:uread_datapath\|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_read_valid_selector:vsel_gen\[0\].read_buffering\[0\].uread_valid_selector\|lpm_decode:uvalid_select " "Instantiated megafunction \"fpga_sdram_controller:u0\|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|fpga_sdram_controller_mem_if_ddr3_emif_0_p0:p0\|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_memphy:umemphy\|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_read_datapath:uread_datapath\|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_read_valid_selector:vsel_gen\[0\].read_buffering\[0\].uread_valid_selector\|lpm_decode:uvalid_select\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_decodes 32 " "Parameter \"lpm_decodes\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438872833823 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_DECODE " "Parameter \"lpm_type\" = \"LPM_DECODE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438872833823 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 5 " "Parameter \"lpm_width\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438872833823 ""}  } { { "fpga_sdram_controller/synthesis/submodules/fpga_sdram_controller_mem_if_ddr3_emif_0_p0_read_valid_selector.v" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/fpga_sdram_controller/synthesis/submodules/fpga_sdram_controller_mem_if_ddr3_emif_0_p0_read_valid_selector.v" 56 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1438872833823 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_f5f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_f5f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_f5f " "Found entity 1: decode_f5f" {  } { { "db/decode_f5f.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/decode_f5f.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1438872834006 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1438872834006 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_f5f fpga_sdram_controller:u0\|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|fpga_sdram_controller_mem_if_ddr3_emif_0_p0:p0\|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_memphy:umemphy\|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_read_datapath:uread_datapath\|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_read_valid_selector:vsel_gen\[0\].read_buffering\[0\].uread_valid_selector\|lpm_decode:uvalid_select\|decode_f5f:auto_generated " "Elaborating entity \"decode_f5f\" for hierarchy \"fpga_sdram_controller:u0\|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|fpga_sdram_controller_mem_if_ddr3_emif_0_p0:p0\|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_memphy:umemphy\|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_read_datapath:uread_datapath\|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_read_valid_selector:vsel_gen\[0\].read_buffering\[0\].uread_valid_selector\|lpm_decode:uvalid_select\|decode_f5f:auto_generated\"" {  } { { "lpm_decode.tdf" "auto_generated" { Text "d:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_decode.tdf" 76 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438872834015 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpga_sdram_controller_mem_if_ddr3_emif_0_p0_new_io_pads fpga_sdram_controller:u0\|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|fpga_sdram_controller_mem_if_ddr3_emif_0_p0:p0\|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_memphy:umemphy\|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_new_io_pads:uio_pads " "Elaborating entity \"fpga_sdram_controller_mem_if_ddr3_emif_0_p0_new_io_pads\" for hierarchy \"fpga_sdram_controller:u0\|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|fpga_sdram_controller_mem_if_ddr3_emif_0_p0:p0\|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_memphy:umemphy\|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_new_io_pads:uio_pads\"" {  } { { "fpga_sdram_controller/synthesis/submodules/fpga_sdram_controller_mem_if_ddr3_emif_0_p0_memphy.sv" "uio_pads" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/fpga_sdram_controller/synthesis/submodules/fpga_sdram_controller_mem_if_ddr3_emif_0_p0_memphy.sv" 744 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438872834119 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpga_sdram_controller_mem_if_ddr3_emif_0_p0_addr_cmd_pads fpga_sdram_controller:u0\|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|fpga_sdram_controller_mem_if_ddr3_emif_0_p0:p0\|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_memphy:umemphy\|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_new_io_pads:uio_pads\|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_addr_cmd_pads:uaddr_cmd_pads " "Elaborating entity \"fpga_sdram_controller_mem_if_ddr3_emif_0_p0_addr_cmd_pads\" for hierarchy \"fpga_sdram_controller:u0\|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|fpga_sdram_controller_mem_if_ddr3_emif_0_p0:p0\|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_memphy:umemphy\|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_new_io_pads:uio_pads\|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_addr_cmd_pads:uaddr_cmd_pads\"" {  } { { "fpga_sdram_controller/synthesis/submodules/fpga_sdram_controller_mem_if_ddr3_emif_0_p0_new_io_pads.v" "uaddr_cmd_pads" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/fpga_sdram_controller/synthesis/submodules/fpga_sdram_controller_mem_if_ddr3_emif_0_p0_new_io_pads.v" 320 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438872834151 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altddio_out fpga_sdram_controller:u0\|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|fpga_sdram_controller_mem_if_ddr3_emif_0_p0:p0\|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_memphy:umemphy\|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_new_io_pads:uio_pads\|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:uaddress_pad " "Elaborating entity \"altddio_out\" for hierarchy \"fpga_sdram_controller:u0\|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|fpga_sdram_controller_mem_if_ddr3_emif_0_p0:p0\|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_memphy:umemphy\|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_new_io_pads:uio_pads\|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:uaddress_pad\"" {  } { { "fpga_sdram_controller/synthesis/submodules/fpga_sdram_controller_mem_if_ddr3_emif_0_p0_addr_cmd_pads.v" "uaddress_pad" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/fpga_sdram_controller/synthesis/submodules/fpga_sdram_controller_mem_if_ddr3_emif_0_p0_addr_cmd_pads.v" 219 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438872834247 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "fpga_sdram_controller:u0\|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|fpga_sdram_controller_mem_if_ddr3_emif_0_p0:p0\|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_memphy:umemphy\|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_new_io_pads:uio_pads\|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:uaddress_pad " "Elaborated megafunction instantiation \"fpga_sdram_controller:u0\|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|fpga_sdram_controller_mem_if_ddr3_emif_0_p0:p0\|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_memphy:umemphy\|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_new_io_pads:uio_pads\|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:uaddress_pad\"" {  } { { "fpga_sdram_controller/synthesis/submodules/fpga_sdram_controller_mem_if_ddr3_emif_0_p0_addr_cmd_pads.v" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/fpga_sdram_controller/synthesis/submodules/fpga_sdram_controller_mem_if_ddr3_emif_0_p0_addr_cmd_pads.v" 219 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1438872834250 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "fpga_sdram_controller:u0\|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|fpga_sdram_controller_mem_if_ddr3_emif_0_p0:p0\|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_memphy:umemphy\|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_new_io_pads:uio_pads\|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:uaddress_pad " "Instantiated megafunction \"fpga_sdram_controller:u0\|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|fpga_sdram_controller_mem_if_ddr3_emif_0_p0:p0\|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_memphy:umemphy\|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_new_io_pads:uio_pads\|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:uaddress_pad\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "extend_oe_disable UNUSED " "Parameter \"extend_oe_disable\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438872834250 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438872834250 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "invert_output OFF " "Parameter \"invert_output\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438872834250 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438872834250 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altddio_out " "Parameter \"lpm_type\" = \"altddio_out\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438872834250 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "oe_reg UNUSED " "Parameter \"oe_reg\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438872834250 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_high OFF " "Parameter \"power_up_high\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438872834250 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width 13 " "Parameter \"width\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438872834250 ""}  } { { "fpga_sdram_controller/synthesis/submodules/fpga_sdram_controller_mem_if_ddr3_emif_0_p0_addr_cmd_pads.v" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/fpga_sdram_controller/synthesis/submodules/fpga_sdram_controller_mem_if_ddr3_emif_0_p0_addr_cmd_pads.v" 219 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1438872834250 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ddio_out_jaf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/ddio_out_jaf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 ddio_out_jaf " "Found entity 1: ddio_out_jaf" {  } { { "db/ddio_out_jaf.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/ddio_out_jaf.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1438872834462 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1438872834462 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ddio_out_jaf fpga_sdram_controller:u0\|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|fpga_sdram_controller_mem_if_ddr3_emif_0_p0:p0\|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_memphy:umemphy\|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_new_io_pads:uio_pads\|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:uaddress_pad\|ddio_out_jaf:auto_generated " "Elaborating entity \"ddio_out_jaf\" for hierarchy \"fpga_sdram_controller:u0\|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|fpga_sdram_controller_mem_if_ddr3_emif_0_p0:p0\|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_memphy:umemphy\|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_new_io_pads:uio_pads\|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:uaddress_pad\|ddio_out_jaf:auto_generated\"" {  } { { "altddio_out.tdf" "auto_generated" { Text "d:/altera/13.0sp1/quartus/libraries/megafunctions/altddio_out.tdf" 100 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438872834471 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altddio_out fpga_sdram_controller:u0\|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|fpga_sdram_controller_mem_if_ddr3_emif_0_p0:p0\|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_memphy:umemphy\|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_new_io_pads:uio_pads\|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:ubank_pad " "Elaborating entity \"altddio_out\" for hierarchy \"fpga_sdram_controller:u0\|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|fpga_sdram_controller_mem_if_ddr3_emif_0_p0:p0\|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_memphy:umemphy\|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_new_io_pads:uio_pads\|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:ubank_pad\"" {  } { { "fpga_sdram_controller/synthesis/submodules/fpga_sdram_controller_mem_if_ddr3_emif_0_p0_addr_cmd_pads.v" "ubank_pad" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/fpga_sdram_controller/synthesis/submodules/fpga_sdram_controller_mem_if_ddr3_emif_0_p0_addr_cmd_pads.v" 244 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438872834509 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "fpga_sdram_controller:u0\|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|fpga_sdram_controller_mem_if_ddr3_emif_0_p0:p0\|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_memphy:umemphy\|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_new_io_pads:uio_pads\|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:ubank_pad " "Elaborated megafunction instantiation \"fpga_sdram_controller:u0\|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|fpga_sdram_controller_mem_if_ddr3_emif_0_p0:p0\|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_memphy:umemphy\|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_new_io_pads:uio_pads\|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:ubank_pad\"" {  } { { "fpga_sdram_controller/synthesis/submodules/fpga_sdram_controller_mem_if_ddr3_emif_0_p0_addr_cmd_pads.v" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/fpga_sdram_controller/synthesis/submodules/fpga_sdram_controller_mem_if_ddr3_emif_0_p0_addr_cmd_pads.v" 244 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1438872834513 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "fpga_sdram_controller:u0\|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|fpga_sdram_controller_mem_if_ddr3_emif_0_p0:p0\|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_memphy:umemphy\|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_new_io_pads:uio_pads\|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:ubank_pad " "Instantiated megafunction \"fpga_sdram_controller:u0\|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|fpga_sdram_controller_mem_if_ddr3_emif_0_p0:p0\|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_memphy:umemphy\|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_new_io_pads:uio_pads\|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:ubank_pad\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "extend_oe_disable UNUSED " "Parameter \"extend_oe_disable\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438872834513 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438872834513 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "invert_output OFF " "Parameter \"invert_output\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438872834513 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438872834513 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altddio_out " "Parameter \"lpm_type\" = \"altddio_out\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438872834513 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "oe_reg UNUSED " "Parameter \"oe_reg\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438872834513 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_high OFF " "Parameter \"power_up_high\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438872834513 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width 3 " "Parameter \"width\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438872834513 ""}  } { { "fpga_sdram_controller/synthesis/submodules/fpga_sdram_controller_mem_if_ddr3_emif_0_p0_addr_cmd_pads.v" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/fpga_sdram_controller/synthesis/submodules/fpga_sdram_controller_mem_if_ddr3_emif_0_p0_addr_cmd_pads.v" 244 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1438872834513 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ddio_out_29f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/ddio_out_29f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 ddio_out_29f " "Found entity 1: ddio_out_29f" {  } { { "db/ddio_out_29f.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/ddio_out_29f.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1438872834688 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1438872834688 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ddio_out_29f fpga_sdram_controller:u0\|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|fpga_sdram_controller_mem_if_ddr3_emif_0_p0:p0\|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_memphy:umemphy\|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_new_io_pads:uio_pads\|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:ubank_pad\|ddio_out_29f:auto_generated " "Elaborating entity \"ddio_out_29f\" for hierarchy \"fpga_sdram_controller:u0\|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|fpga_sdram_controller_mem_if_ddr3_emif_0_p0:p0\|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_memphy:umemphy\|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_new_io_pads:uio_pads\|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:ubank_pad\|ddio_out_29f:auto_generated\"" {  } { { "altddio_out.tdf" "auto_generated" { Text "d:/altera/13.0sp1/quartus/libraries/megafunctions/altddio_out.tdf" 100 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438872834699 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altddio_out fpga_sdram_controller:u0\|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|fpga_sdram_controller_mem_if_ddr3_emif_0_p0:p0\|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_memphy:umemphy\|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_new_io_pads:uio_pads\|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:ucs_n_pad " "Elaborating entity \"altddio_out\" for hierarchy \"fpga_sdram_controller:u0\|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|fpga_sdram_controller_mem_if_ddr3_emif_0_p0:p0\|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_memphy:umemphy\|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_new_io_pads:uio_pads\|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:ucs_n_pad\"" {  } { { "fpga_sdram_controller/synthesis/submodules/fpga_sdram_controller_mem_if_ddr3_emif_0_p0_addr_cmd_pads.v" "ucs_n_pad" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/fpga_sdram_controller/synthesis/submodules/fpga_sdram_controller_mem_if_ddr3_emif_0_p0_addr_cmd_pads.v" 268 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438872834724 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "fpga_sdram_controller:u0\|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|fpga_sdram_controller_mem_if_ddr3_emif_0_p0:p0\|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_memphy:umemphy\|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_new_io_pads:uio_pads\|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:ucs_n_pad " "Elaborated megafunction instantiation \"fpga_sdram_controller:u0\|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|fpga_sdram_controller_mem_if_ddr3_emif_0_p0:p0\|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_memphy:umemphy\|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_new_io_pads:uio_pads\|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:ucs_n_pad\"" {  } { { "fpga_sdram_controller/synthesis/submodules/fpga_sdram_controller_mem_if_ddr3_emif_0_p0_addr_cmd_pads.v" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/fpga_sdram_controller/synthesis/submodules/fpga_sdram_controller_mem_if_ddr3_emif_0_p0_addr_cmd_pads.v" 268 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1438872834730 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "fpga_sdram_controller:u0\|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|fpga_sdram_controller_mem_if_ddr3_emif_0_p0:p0\|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_memphy:umemphy\|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_new_io_pads:uio_pads\|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:ucs_n_pad " "Instantiated megafunction \"fpga_sdram_controller:u0\|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|fpga_sdram_controller_mem_if_ddr3_emif_0_p0:p0\|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_memphy:umemphy\|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_new_io_pads:uio_pads\|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:ucs_n_pad\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "extend_oe_disable UNUSED " "Parameter \"extend_oe_disable\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438872834731 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438872834731 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "invert_output OFF " "Parameter \"invert_output\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438872834731 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438872834731 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altddio_out " "Parameter \"lpm_type\" = \"altddio_out\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438872834731 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "oe_reg UNUSED " "Parameter \"oe_reg\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438872834731 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_high OFF " "Parameter \"power_up_high\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438872834731 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width 1 " "Parameter \"width\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438872834731 ""}  } { { "fpga_sdram_controller/synthesis/submodules/fpga_sdram_controller_mem_if_ddr3_emif_0_p0_addr_cmd_pads.v" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/fpga_sdram_controller/synthesis/submodules/fpga_sdram_controller_mem_if_ddr3_emif_0_p0_addr_cmd_pads.v" 268 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1438872834731 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ddio_out_b9f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/ddio_out_b9f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 ddio_out_b9f " "Found entity 1: ddio_out_b9f" {  } { { "db/ddio_out_b9f.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/ddio_out_b9f.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1438872834896 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1438872834896 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ddio_out_b9f fpga_sdram_controller:u0\|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|fpga_sdram_controller_mem_if_ddr3_emif_0_p0:p0\|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_memphy:umemphy\|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_new_io_pads:uio_pads\|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:ucs_n_pad\|ddio_out_b9f:auto_generated " "Elaborating entity \"ddio_out_b9f\" for hierarchy \"fpga_sdram_controller:u0\|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|fpga_sdram_controller_mem_if_ddr3_emif_0_p0:p0\|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_memphy:umemphy\|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_new_io_pads:uio_pads\|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:ucs_n_pad\|ddio_out_b9f:auto_generated\"" {  } { { "altddio_out.tdf" "auto_generated" { Text "d:/altera/13.0sp1/quartus/libraries/megafunctions/altddio_out.tdf" 100 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438872834906 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altddio_out fpga_sdram_controller:u0\|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|fpga_sdram_controller_mem_if_ddr3_emif_0_p0:p0\|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_memphy:umemphy\|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_new_io_pads:uio_pads\|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:ucke_pad " "Elaborating entity \"altddio_out\" for hierarchy \"fpga_sdram_controller:u0\|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|fpga_sdram_controller_mem_if_ddr3_emif_0_p0:p0\|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_memphy:umemphy\|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_new_io_pads:uio_pads\|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:ucke_pad\"" {  } { { "fpga_sdram_controller/synthesis/submodules/fpga_sdram_controller_mem_if_ddr3_emif_0_p0_addr_cmd_pads.v" "ucke_pad" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/fpga_sdram_controller/synthesis/submodules/fpga_sdram_controller_mem_if_ddr3_emif_0_p0_addr_cmd_pads.v" 292 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438872834922 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "fpga_sdram_controller:u0\|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|fpga_sdram_controller_mem_if_ddr3_emif_0_p0:p0\|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_memphy:umemphy\|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_new_io_pads:uio_pads\|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:ucke_pad " "Elaborated megafunction instantiation \"fpga_sdram_controller:u0\|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|fpga_sdram_controller_mem_if_ddr3_emif_0_p0:p0\|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_memphy:umemphy\|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_new_io_pads:uio_pads\|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:ucke_pad\"" {  } { { "fpga_sdram_controller/synthesis/submodules/fpga_sdram_controller_mem_if_ddr3_emif_0_p0_addr_cmd_pads.v" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/fpga_sdram_controller/synthesis/submodules/fpga_sdram_controller_mem_if_ddr3_emif_0_p0_addr_cmd_pads.v" 292 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1438872834928 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "fpga_sdram_controller:u0\|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|fpga_sdram_controller_mem_if_ddr3_emif_0_p0:p0\|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_memphy:umemphy\|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_new_io_pads:uio_pads\|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:ucke_pad " "Instantiated megafunction \"fpga_sdram_controller:u0\|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|fpga_sdram_controller_mem_if_ddr3_emif_0_p0:p0\|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_memphy:umemphy\|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_new_io_pads:uio_pads\|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:ucke_pad\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "extend_oe_disable UNUSED " "Parameter \"extend_oe_disable\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438872834929 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438872834929 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "invert_output OFF " "Parameter \"invert_output\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438872834929 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438872834929 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altddio_out " "Parameter \"lpm_type\" = \"altddio_out\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438872834929 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "oe_reg UNUSED " "Parameter \"oe_reg\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438872834929 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_high OFF " "Parameter \"power_up_high\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438872834929 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width 1 " "Parameter \"width\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438872834929 ""}  } { { "fpga_sdram_controller/synthesis/submodules/fpga_sdram_controller_mem_if_ddr3_emif_0_p0_addr_cmd_pads.v" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/fpga_sdram_controller/synthesis/submodules/fpga_sdram_controller_mem_if_ddr3_emif_0_p0_addr_cmd_pads.v" 292 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1438872834929 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ddio_out_09f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/ddio_out_09f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 ddio_out_09f " "Found entity 1: ddio_out_09f" {  } { { "db/ddio_out_09f.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/ddio_out_09f.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1438872835099 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1438872835099 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ddio_out_09f fpga_sdram_controller:u0\|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|fpga_sdram_controller_mem_if_ddr3_emif_0_p0:p0\|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_memphy:umemphy\|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_new_io_pads:uio_pads\|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:ucke_pad\|ddio_out_09f:auto_generated " "Elaborating entity \"ddio_out_09f\" for hierarchy \"fpga_sdram_controller:u0\|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|fpga_sdram_controller_mem_if_ddr3_emif_0_p0:p0\|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_memphy:umemphy\|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_new_io_pads:uio_pads\|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:ucke_pad\|ddio_out_09f:auto_generated\"" {  } { { "altddio_out.tdf" "auto_generated" { Text "d:/altera/13.0sp1/quartus/libraries/megafunctions/altddio_out.tdf" 100 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438872835104 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpga_sdram_controller_mem_if_ddr3_emif_0_p0_acv_ldc fpga_sdram_controller:u0\|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|fpga_sdram_controller_mem_if_ddr3_emif_0_p0:p0\|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_memphy:umemphy\|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_new_io_pads:uio_pads\|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_addr_cmd_pads:uaddr_cmd_pads\|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_acv_ldc:clock_gen\[0\].acv_ck_ldc " "Elaborating entity \"fpga_sdram_controller_mem_if_ddr3_emif_0_p0_acv_ldc\" for hierarchy \"fpga_sdram_controller:u0\|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|fpga_sdram_controller_mem_if_ddr3_emif_0_p0:p0\|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_memphy:umemphy\|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_new_io_pads:uio_pads\|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_addr_cmd_pads:uaddr_cmd_pads\|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_acv_ldc:clock_gen\[0\].acv_ck_ldc\"" {  } { { "fpga_sdram_controller/synthesis/submodules/fpga_sdram_controller_mem_if_ddr3_emif_0_p0_addr_cmd_pads.v" "clock_gen\[0\].acv_ck_ldc" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/fpga_sdram_controller/synthesis/submodules/fpga_sdram_controller_mem_if_ddr3_emif_0_p0_addr_cmd_pads.v" 441 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438872835291 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altddio_out fpga_sdram_controller:u0\|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|fpga_sdram_controller_mem_if_ddr3_emif_0_p0:p0\|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_memphy:umemphy\|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_new_io_pads:uio_pads\|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad " "Elaborating entity \"altddio_out\" for hierarchy \"fpga_sdram_controller:u0\|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|fpga_sdram_controller_mem_if_ddr3_emif_0_p0:p0\|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_memphy:umemphy\|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_new_io_pads:uio_pads\|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad\"" {  } { { "fpga_sdram_controller/synthesis/submodules/fpga_sdram_controller_mem_if_ddr3_emif_0_p0_addr_cmd_pads.v" "clock_gen\[0\].umem_ck_pad" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/fpga_sdram_controller/synthesis/submodules/fpga_sdram_controller_mem_if_ddr3_emif_0_p0_addr_cmd_pads.v" 486 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438872835311 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "fpga_sdram_controller:u0\|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|fpga_sdram_controller_mem_if_ddr3_emif_0_p0:p0\|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_memphy:umemphy\|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_new_io_pads:uio_pads\|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad " "Elaborated megafunction instantiation \"fpga_sdram_controller:u0\|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|fpga_sdram_controller_mem_if_ddr3_emif_0_p0:p0\|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_memphy:umemphy\|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_new_io_pads:uio_pads\|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad\"" {  } { { "fpga_sdram_controller/synthesis/submodules/fpga_sdram_controller_mem_if_ddr3_emif_0_p0_addr_cmd_pads.v" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/fpga_sdram_controller/synthesis/submodules/fpga_sdram_controller_mem_if_ddr3_emif_0_p0_addr_cmd_pads.v" 486 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1438872835314 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "fpga_sdram_controller:u0\|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|fpga_sdram_controller_mem_if_ddr3_emif_0_p0:p0\|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_memphy:umemphy\|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_new_io_pads:uio_pads\|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad " "Instantiated megafunction \"fpga_sdram_controller:u0\|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|fpga_sdram_controller_mem_if_ddr3_emif_0_p0:p0\|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_memphy:umemphy\|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_new_io_pads:uio_pads\|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "extend_oe_disable UNUSED " "Parameter \"extend_oe_disable\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438872835315 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438872835315 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "invert_output OFF " "Parameter \"invert_output\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438872835315 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438872835315 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altddio_out " "Parameter \"lpm_type\" = \"altddio_out\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438872835315 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "oe_reg UNUSED " "Parameter \"oe_reg\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438872835315 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_high OFF " "Parameter \"power_up_high\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438872835315 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width 1 " "Parameter \"width\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438872835315 ""}  } { { "fpga_sdram_controller/synthesis/submodules/fpga_sdram_controller_mem_if_ddr3_emif_0_p0_addr_cmd_pads.v" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/fpga_sdram_controller/synthesis/submodules/fpga_sdram_controller_mem_if_ddr3_emif_0_p0_addr_cmd_pads.v" 486 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1438872835315 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ddio_out_uqe.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/ddio_out_uqe.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 ddio_out_uqe " "Found entity 1: ddio_out_uqe" {  } { { "db/ddio_out_uqe.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/ddio_out_uqe.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1438872835512 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1438872835512 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ddio_out_uqe fpga_sdram_controller:u0\|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|fpga_sdram_controller_mem_if_ddr3_emif_0_p0:p0\|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_memphy:umemphy\|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_new_io_pads:uio_pads\|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad\|ddio_out_uqe:auto_generated " "Elaborating entity \"ddio_out_uqe\" for hierarchy \"fpga_sdram_controller:u0\|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|fpga_sdram_controller_mem_if_ddr3_emif_0_p0:p0\|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_memphy:umemphy\|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_new_io_pads:uio_pads\|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad\|ddio_out_uqe:auto_generated\"" {  } { { "altddio_out.tdf" "auto_generated" { Text "d:/altera/13.0sp1/quartus/libraries/megafunctions/altddio_out.tdf" 100 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438872835526 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpga_sdram_controller_mem_if_ddr3_emif_0_p0_clock_pair_generator fpga_sdram_controller:u0\|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|fpga_sdram_controller_mem_if_ddr3_emif_0_p0:p0\|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_memphy:umemphy\|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_new_io_pads:uio_pads\|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_addr_cmd_pads:uaddr_cmd_pads\|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_clock_pair_generator:clock_gen\[0\].uclk_generator " "Elaborating entity \"fpga_sdram_controller_mem_if_ddr3_emif_0_p0_clock_pair_generator\" for hierarchy \"fpga_sdram_controller:u0\|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|fpga_sdram_controller_mem_if_ddr3_emif_0_p0:p0\|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_memphy:umemphy\|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_new_io_pads:uio_pads\|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_addr_cmd_pads:uaddr_cmd_pads\|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_clock_pair_generator:clock_gen\[0\].uclk_generator\"" {  } { { "fpga_sdram_controller/synthesis/submodules/fpga_sdram_controller_mem_if_ddr3_emif_0_p0_addr_cmd_pads.v" "clock_gen\[0\].uclk_generator" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/fpga_sdram_controller/synthesis/submodules/fpga_sdram_controller_mem_if_ddr3_emif_0_p0_addr_cmd_pads.v" 506 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438872835551 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpga_sdram_controller_mem_if_ddr3_emif_0_p0_altdqdqs fpga_sdram_controller:u0\|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|fpga_sdram_controller_mem_if_ddr3_emif_0_p0:p0\|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_memphy:umemphy\|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_new_io_pads:uio_pads\|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs " "Elaborating entity \"fpga_sdram_controller_mem_if_ddr3_emif_0_p0_altdqdqs\" for hierarchy \"fpga_sdram_controller:u0\|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|fpga_sdram_controller_mem_if_ddr3_emif_0_p0:p0\|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_memphy:umemphy\|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_new_io_pads:uio_pads\|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\"" {  } { { "fpga_sdram_controller/synthesis/submodules/fpga_sdram_controller_mem_if_ddr3_emif_0_p0_new_io_pads.v" "dq_ddio\[0\].ubidir_dq_dqs" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/fpga_sdram_controller/synthesis/submodules/fpga_sdram_controller_mem_if_ddr3_emif_0_p0_new_io_pads.v" 433 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438872835587 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altdq_dqs2_acv_cyclonev fpga_sdram_controller:u0\|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|fpga_sdram_controller_mem_if_ddr3_emif_0_p0:p0\|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_memphy:umemphy\|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_new_io_pads:uio_pads\|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst " "Elaborating entity \"altdq_dqs2_acv_cyclonev\" for hierarchy \"fpga_sdram_controller:u0\|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|fpga_sdram_controller_mem_if_ddr3_emif_0_p0:p0\|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_memphy:umemphy\|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_new_io_pads:uio_pads\|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\"" {  } { { "fpga_sdram_controller/synthesis/submodules/fpga_sdram_controller_mem_if_ddr3_emif_0_p0_altdqdqs.v" "altdq_dqs2_inst" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/fpga_sdram_controller/synthesis/submodules/fpga_sdram_controller_mem_if_ddr3_emif_0_p0_altdqdqs.v" 140 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438872835613 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "afi_mux_ddr3_ddrx fpga_sdram_controller:u0\|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|afi_mux_ddr3_ddrx:m0 " "Elaborating entity \"afi_mux_ddr3_ddrx\" for hierarchy \"fpga_sdram_controller:u0\|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|afi_mux_ddr3_ddrx:m0\"" {  } { { "fpga_sdram_controller/synthesis/submodules/fpga_sdram_controller_mem_if_ddr3_emif_0.v" "m0" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/fpga_sdram_controller/synthesis/submodules/fpga_sdram_controller_mem_if_ddr3_emif_0.v" 371 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438872835720 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpga_sdram_controller_mem_if_ddr3_emif_0_s0 fpga_sdram_controller:u0\|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|fpga_sdram_controller_mem_if_ddr3_emif_0_s0:s0 " "Elaborating entity \"fpga_sdram_controller_mem_if_ddr3_emif_0_s0\" for hierarchy \"fpga_sdram_controller:u0\|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|fpga_sdram_controller_mem_if_ddr3_emif_0_s0:s0\"" {  } { { "fpga_sdram_controller/synthesis/submodules/fpga_sdram_controller_mem_if_ddr3_emif_0.v" "s0" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/fpga_sdram_controller/synthesis/submodules/fpga_sdram_controller_mem_if_ddr3_emif_0.v" 434 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438872835735 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mem_if_sequencer_rst fpga_sdram_controller:u0\|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|fpga_sdram_controller_mem_if_ddr3_emif_0_s0:s0\|altera_mem_if_sequencer_rst:sequencer_rst " "Elaborating entity \"altera_mem_if_sequencer_rst\" for hierarchy \"fpga_sdram_controller:u0\|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|fpga_sdram_controller_mem_if_ddr3_emif_0_s0:s0\|altera_mem_if_sequencer_rst:sequencer_rst\"" {  } { { "fpga_sdram_controller/synthesis/submodules/fpga_sdram_controller_mem_if_ddr3_emif_0_s0.v" "sequencer_rst" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/fpga_sdram_controller/synthesis/submodules/fpga_sdram_controller_mem_if_ddr3_emif_0_s0.v" 562 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438872835860 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mem_if_sequencer_cpu_cv_synth_cpu_inst fpga_sdram_controller:u0\|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|fpga_sdram_controller_mem_if_ddr3_emif_0_s0:s0\|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst " "Elaborating entity \"altera_mem_if_sequencer_cpu_cv_synth_cpu_inst\" for hierarchy \"fpga_sdram_controller:u0\|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|fpga_sdram_controller_mem_if_ddr3_emif_0_s0:s0\|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst\"" {  } { { "fpga_sdram_controller/synthesis/submodules/fpga_sdram_controller_mem_if_ddr3_emif_0_s0.v" "cpu_inst" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/fpga_sdram_controller/synthesis/submodules/fpga_sdram_controller_mem_if_ddr3_emif_0_s0.v" 582 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438872835883 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_test_bench fpga_sdram_controller:u0\|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|fpga_sdram_controller_mem_if_ddr3_emif_0_s0:s0\|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst\|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_test_bench:the_altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_test_bench " "Elaborating entity \"altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_test_bench\" for hierarchy \"fpga_sdram_controller:u0\|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|fpga_sdram_controller_mem_if_ddr3_emif_0_s0:s0\|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst\|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_test_bench:the_altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_test_bench\"" {  } { { "fpga_sdram_controller/synthesis/submodules/altera_mem_if_sequencer_cpu_cv_synth_cpu_inst.v" "the_altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_test_bench" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/fpga_sdram_controller/synthesis/submodules/altera_mem_if_sequencer_cpu_cv_synth_cpu_inst.v" 803 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438872835936 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a_module fpga_sdram_controller:u0\|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|fpga_sdram_controller_mem_if_ddr3_emif_0_s0:s0\|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst\|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a_module:altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a " "Elaborating entity \"altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a_module\" for hierarchy \"fpga_sdram_controller:u0\|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|fpga_sdram_controller_mem_if_ddr3_emif_0_s0:s0\|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst\|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a_module:altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a\"" {  } { { "fpga_sdram_controller/synthesis/submodules/altera_mem_if_sequencer_cpu_cv_synth_cpu_inst.v" "altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/fpga_sdram_controller/synthesis/submodules/altera_mem_if_sequencer_cpu_cv_synth_cpu_inst.v" 1266 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438872835972 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALTSYNCRAM fpga_sdram_controller:u0\|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|fpga_sdram_controller_mem_if_ddr3_emif_0_s0:s0\|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst\|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a_module:altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a\|ALTSYNCRAM:the_altsyncram " "Elaborating entity \"ALTSYNCRAM\" for hierarchy \"fpga_sdram_controller:u0\|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|fpga_sdram_controller_mem_if_ddr3_emif_0_s0:s0\|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst\|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a_module:altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a\|ALTSYNCRAM:the_altsyncram\"" {  } { { "fpga_sdram_controller/synthesis/submodules/altera_mem_if_sequencer_cpu_cv_synth_cpu_inst.v" "the_altsyncram" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/fpga_sdram_controller/synthesis/submodules/altera_mem_if_sequencer_cpu_cv_synth_cpu_inst.v" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438872835997 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "fpga_sdram_controller:u0\|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|fpga_sdram_controller_mem_if_ddr3_emif_0_s0:s0\|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst\|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a_module:altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a\|ALTSYNCRAM:the_altsyncram " "Elaborated megafunction instantiation \"fpga_sdram_controller:u0\|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|fpga_sdram_controller_mem_if_ddr3_emif_0_s0:s0\|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst\|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a_module:altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a\|ALTSYNCRAM:the_altsyncram\"" {  } { { "fpga_sdram_controller/synthesis/submodules/altera_mem_if_sequencer_cpu_cv_synth_cpu_inst.v" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/fpga_sdram_controller/synthesis/submodules/altera_mem_if_sequencer_cpu_cv_synth_cpu_inst.v" 68 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1438872836012 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "fpga_sdram_controller:u0\|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|fpga_sdram_controller_mem_if_ddr3_emif_0_s0:s0\|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst\|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a_module:altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a\|ALTSYNCRAM:the_altsyncram " "Instantiated megafunction \"fpga_sdram_controller:u0\|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|fpga_sdram_controller_mem_if_ddr3_emif_0_s0:s0\|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst\|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a_module:altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a\|ALTSYNCRAM:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438872836012 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438872836012 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438872836012 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438872836012 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438872836012 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438872836012 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438872836012 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438872836012 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438872836012 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438872836012 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438872836012 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438872836012 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438872836012 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family CYCLONEV " "Parameter \"intended_device_family\" = \"CYCLONEV\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438872836012 ""}  } { { "fpga_sdram_controller/synthesis/submodules/altera_mem_if_sequencer_cpu_cv_synth_cpu_inst.v" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/fpga_sdram_controller/synthesis/submodules/altera_mem_if_sequencer_cpu_cv_synth_cpu_inst.v" 68 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1438872836012 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_mri1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_mri1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_mri1 " "Found entity 1: altsyncram_mri1" {  } { { "db/altsyncram_mri1.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/altsyncram_mri1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1438872836228 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1438872836228 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_mri1 fpga_sdram_controller:u0\|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|fpga_sdram_controller_mem_if_ddr3_emif_0_s0:s0\|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst\|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a_module:altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a\|ALTSYNCRAM:the_altsyncram\|altsyncram_mri1:auto_generated " "Elaborating entity \"altsyncram_mri1\" for hierarchy \"fpga_sdram_controller:u0\|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|fpga_sdram_controller_mem_if_ddr3_emif_0_s0:s0\|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst\|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a_module:altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a\|ALTSYNCRAM:the_altsyncram\|altsyncram_mri1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438872836236 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_b_module fpga_sdram_controller:u0\|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|fpga_sdram_controller_mem_if_ddr3_emif_0_s0:s0\|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst\|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_b_module:altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_b " "Elaborating entity \"altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_b_module\" for hierarchy \"fpga_sdram_controller:u0\|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|fpga_sdram_controller_mem_if_ddr3_emif_0_s0:s0\|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst\|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_b_module:altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_b\"" {  } { { "fpga_sdram_controller/synthesis/submodules/altera_mem_if_sequencer_cpu_cv_synth_cpu_inst.v" "altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_b" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/fpga_sdram_controller/synthesis/submodules/altera_mem_if_sequencer_cpu_cv_synth_cpu_inst.v" 1288 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438872836272 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sequencer_scc_mgr fpga_sdram_controller:u0\|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|fpga_sdram_controller_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst " "Elaborating entity \"sequencer_scc_mgr\" for hierarchy \"fpga_sdram_controller:u0\|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|fpga_sdram_controller_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\"" {  } { { "fpga_sdram_controller/synthesis/submodules/fpga_sdram_controller_mem_if_ddr3_emif_0_s0.v" "sequencer_scc_mgr_inst" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/fpga_sdram_controller/synthesis/submodules/fpga_sdram_controller_mem_if_ddr3_emif_0_s0.v" 620 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438872836345 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sequencer_scc_reg_file fpga_sdram_controller:u0\|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|fpga_sdram_controller_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst " "Elaborating entity \"sequencer_scc_reg_file\" for hierarchy \"fpga_sdram_controller:u0\|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|fpga_sdram_controller_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\"" {  } { { "fpga_sdram_controller/synthesis/submodules/sequencer_scc_mgr.sv" "sequencer_scc_reg_file_inst" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/fpga_sdram_controller/synthesis/submodules/sequencer_scc_mgr.sv" 517 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438872836381 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altdpram fpga_sdram_controller:u0\|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|fpga_sdram_controller_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component " "Elaborating entity \"altdpram\" for hierarchy \"fpga_sdram_controller:u0\|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|fpga_sdram_controller_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\"" {  } { { "fpga_sdram_controller/synthesis/submodules/sequencer_scc_reg_file.v" "altdpram_component" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/fpga_sdram_controller/synthesis/submodules/sequencer_scc_reg_file.v" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438872836544 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "fpga_sdram_controller:u0\|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|fpga_sdram_controller_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component " "Elaborated megafunction instantiation \"fpga_sdram_controller:u0\|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|fpga_sdram_controller_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\"" {  } { { "fpga_sdram_controller/synthesis/submodules/sequencer_scc_reg_file.v" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/fpga_sdram_controller/synthesis/submodules/sequencer_scc_reg_file.v" 59 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1438872836547 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "fpga_sdram_controller:u0\|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|fpga_sdram_controller_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component " "Instantiated megafunction \"fpga_sdram_controller:u0\|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|fpga_sdram_controller_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr OFF " "Parameter \"indata_aclr\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438872836547 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg INCLOCK " "Parameter \"indata_reg\" = \"INCLOCK\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438872836547 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Stratix IV " "Parameter \"intended_device_family\" = \"Stratix IV\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438872836547 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altdpram " "Parameter \"lpm_type\" = \"altdpram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438872836547 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr OFF " "Parameter \"outdata_aclr\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438872836547 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg UNREGISTERED " "Parameter \"outdata_reg\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438872836547 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type MLAB " "Parameter \"ram_block_type\" = \"MLAB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438872836547 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdaddress_aclr OFF " "Parameter \"rdaddress_aclr\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438872836547 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdaddress_reg UNREGISTERED " "Parameter \"rdaddress_reg\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438872836547 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_aclr OFF " "Parameter \"rdcontrol_aclr\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438872836547 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg UNREGISTERED " "Parameter \"rdcontrol_reg\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438872836547 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width 19 " "Parameter \"width\" = \"19\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438872836547 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad 6 " "Parameter \"widthad\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438872836547 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena 1 " "Parameter \"width_byteena\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438872836547 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wraddress_aclr OFF " "Parameter \"wraddress_aclr\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438872836547 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wraddress_reg INCLOCK " "Parameter \"wraddress_reg\" = \"INCLOCK\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438872836547 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr OFF " "Parameter \"wrcontrol_aclr\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438872836547 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_reg INCLOCK " "Parameter \"wrcontrol_reg\" = \"INCLOCK\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438872836547 ""}  } { { "fpga_sdram_controller/synthesis/submodules/sequencer_scc_reg_file.v" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/fpga_sdram_controller/synthesis/submodules/sequencer_scc_reg_file.v" 59 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1438872836547 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dpram_k3s1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dpram_k3s1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dpram_k3s1 " "Found entity 1: dpram_k3s1" {  } { { "db/dpram_k3s1.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/dpram_k3s1.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1438872836754 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1438872836754 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dpram_k3s1 fpga_sdram_controller:u0\|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|fpga_sdram_controller_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated " "Elaborating entity \"dpram_k3s1\" for hierarchy \"fpga_sdram_controller:u0\|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|fpga_sdram_controller_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\"" {  } { { "altdpram.tdf" "auto_generated" { Text "d:/altera/13.0sp1/quartus/libraries/megafunctions/altdpram.tdf" 199 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438872836774 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_5la.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_5la.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_5la " "Found entity 1: decode_5la" {  } { { "db/decode_5la.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/decode_5la.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1438872836972 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1438872836972 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_5la fpga_sdram_controller:u0\|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|fpga_sdram_controller_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|decode_5la:wr_decode " "Elaborating entity \"decode_5la\" for hierarchy \"fpga_sdram_controller:u0\|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|fpga_sdram_controller_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|decode_5la:wr_decode\"" {  } { { "db/dpram_k3s1.tdf" "wr_decode" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/dpram_k3s1.tdf" 39 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438872836980 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_7hb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_7hb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_7hb " "Found entity 1: mux_7hb" {  } { { "db/mux_7hb.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/mux_7hb.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1438872837172 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1438872837172 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_7hb fpga_sdram_controller:u0\|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|fpga_sdram_controller_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|mux_7hb:rd_mux " "Elaborating entity \"mux_7hb\" for hierarchy \"fpga_sdram_controller:u0\|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|fpga_sdram_controller_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|mux_7hb:rd_mux\"" {  } { { "db/dpram_k3s1.tdf" "rd_mux" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/dpram_k3s1.tdf" 40 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438872837182 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sequencer_scc_acv_wrapper fpga_sdram_controller:u0\|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|fpga_sdram_controller_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_acv_wrapper:sequencer_scc_family_wrapper " "Elaborating entity \"sequencer_scc_acv_wrapper\" for hierarchy \"fpga_sdram_controller:u0\|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|fpga_sdram_controller_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_acv_wrapper:sequencer_scc_family_wrapper\"" {  } { { "fpga_sdram_controller/synthesis/submodules/sequencer_scc_mgr.sv" "sequencer_scc_family_wrapper" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/fpga_sdram_controller/synthesis/submodules/sequencer_scc_mgr.sv" 615 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438872837248 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sequencer_scc_acv_phase_decode fpga_sdram_controller:u0\|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|fpga_sdram_controller_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_acv_wrapper:sequencer_scc_family_wrapper\|sequencer_scc_acv_phase_decode:sequencer_scc_phase_decode_dqe_inst " "Elaborating entity \"sequencer_scc_acv_phase_decode\" for hierarchy \"fpga_sdram_controller:u0\|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|fpga_sdram_controller_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_acv_wrapper:sequencer_scc_family_wrapper\|sequencer_scc_acv_phase_decode:sequencer_scc_phase_decode_dqe_inst\"" {  } { { "fpga_sdram_controller/synthesis/submodules/sequencer_scc_acv_wrapper.sv" "sequencer_scc_phase_decode_dqe_inst" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/fpga_sdram_controller/synthesis/submodules/sequencer_scc_acv_wrapper.sv" 77 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438872837290 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sequencer_reg_file fpga_sdram_controller:u0\|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|fpga_sdram_controller_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst " "Elaborating entity \"sequencer_reg_file\" for hierarchy \"fpga_sdram_controller:u0\|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|fpga_sdram_controller_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\"" {  } { { "fpga_sdram_controller/synthesis/submodules/fpga_sdram_controller_mem_if_ddr3_emif_0_s0.v" "sequencer_reg_file_inst" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/fpga_sdram_controller/synthesis/submodules/fpga_sdram_controller_mem_if_ddr3_emif_0_s0.v" 639 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438872837316 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALTSYNCRAM fpga_sdram_controller:u0\|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|fpga_sdram_controller_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|ALTSYNCRAM:altsyncram_component " "Elaborating entity \"ALTSYNCRAM\" for hierarchy \"fpga_sdram_controller:u0\|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|fpga_sdram_controller_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|ALTSYNCRAM:altsyncram_component\"" {  } { { "fpga_sdram_controller/synthesis/submodules/sequencer_reg_file.sv" "altsyncram_component" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/fpga_sdram_controller/synthesis/submodules/sequencer_reg_file.sv" 134 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438872837360 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "fpga_sdram_controller:u0\|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|fpga_sdram_controller_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|ALTSYNCRAM:altsyncram_component " "Elaborated megafunction instantiation \"fpga_sdram_controller:u0\|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|fpga_sdram_controller_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|ALTSYNCRAM:altsyncram_component\"" {  } { { "fpga_sdram_controller/synthesis/submodules/sequencer_reg_file.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/fpga_sdram_controller/synthesis/submodules/sequencer_reg_file.sv" 134 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1438872837384 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "fpga_sdram_controller:u0\|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|fpga_sdram_controller_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|ALTSYNCRAM:altsyncram_component " "Instantiated megafunction \"fpga_sdram_controller:u0\|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|fpga_sdram_controller_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|ALTSYNCRAM:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b CLEAR0 " "Parameter \"address_aclr_b\" = \"CLEAR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438872837384 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438872837384 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438872837384 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438872837384 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438872837384 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Stratix III " "Parameter \"intended_device_family\" = \"Stratix III\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438872837384 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438872837384 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438872837384 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438872837384 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438872837384 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type MLAB " "Parameter \"ram_block_type\" = \"MLAB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438872837384 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438872837384 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 16 " "Parameter \"numwords_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438872837384 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 16 " "Parameter \"numwords_b\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438872837384 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 4 " "Parameter \"widthad_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438872837384 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 4 " "Parameter \"widthad_b\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438872837384 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438872837384 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438872837384 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438872837384 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 4 " "Parameter \"width_byteena_b\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438872837384 ""}  } { { "fpga_sdram_controller/synthesis/submodules/sequencer_reg_file.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/fpga_sdram_controller/synthesis/submodules/sequencer_reg_file.sv" 134 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1438872837384 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_c9v1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_c9v1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_c9v1 " "Found entity 1: altsyncram_c9v1" {  } { { "db/altsyncram_c9v1.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/altsyncram_c9v1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1438872837560 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1438872837560 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_c9v1 fpga_sdram_controller:u0\|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|fpga_sdram_controller_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|ALTSYNCRAM:altsyncram_component\|altsyncram_c9v1:auto_generated " "Elaborating entity \"altsyncram_c9v1\" for hierarchy \"fpga_sdram_controller:u0\|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|fpga_sdram_controller_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|ALTSYNCRAM:altsyncram_component\|altsyncram_c9v1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438872837566 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sequencer_phy_mgr fpga_sdram_controller:u0\|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|fpga_sdram_controller_mem_if_ddr3_emif_0_s0:s0\|sequencer_phy_mgr:sequencer_phy_mgr_inst " "Elaborating entity \"sequencer_phy_mgr\" for hierarchy \"fpga_sdram_controller:u0\|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|fpga_sdram_controller_mem_if_ddr3_emif_0_s0:s0\|sequencer_phy_mgr:sequencer_phy_mgr_inst\"" {  } { { "fpga_sdram_controller/synthesis/submodules/fpga_sdram_controller_mem_if_ddr3_emif_0_s0.v" "sequencer_phy_mgr_inst" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/fpga_sdram_controller/synthesis/submodules/fpga_sdram_controller_mem_if_ddr3_emif_0_s0.v" 688 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438872837622 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sequencer_data_mgr fpga_sdram_controller:u0\|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|fpga_sdram_controller_mem_if_ddr3_emif_0_s0:s0\|sequencer_data_mgr:sequencer_data_mgr_inst " "Elaborating entity \"sequencer_data_mgr\" for hierarchy \"fpga_sdram_controller:u0\|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|fpga_sdram_controller_mem_if_ddr3_emif_0_s0:s0\|sequencer_data_mgr:sequencer_data_mgr_inst\"" {  } { { "fpga_sdram_controller/synthesis/submodules/fpga_sdram_controller_mem_if_ddr3_emif_0_s0.v" "sequencer_data_mgr_inst" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/fpga_sdram_controller/synthesis/submodules/fpga_sdram_controller_mem_if_ddr3_emif_0_s0.v" 715 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438872837647 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rw_manager_ddr3 fpga_sdram_controller:u0\|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|fpga_sdram_controller_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst " "Elaborating entity \"rw_manager_ddr3\" for hierarchy \"fpga_sdram_controller:u0\|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|fpga_sdram_controller_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\"" {  } { { "fpga_sdram_controller/synthesis/submodules/fpga_sdram_controller_mem_if_ddr3_emif_0_s0.v" "sequencer_rw_mgr_inst" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/fpga_sdram_controller/synthesis/submodules/fpga_sdram_controller_mem_if_ddr3_emif_0_s0.v" 775 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438872837687 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rw_manager_generic fpga_sdram_controller:u0\|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|fpga_sdram_controller_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst " "Elaborating entity \"rw_manager_generic\" for hierarchy \"fpga_sdram_controller:u0\|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|fpga_sdram_controller_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\"" {  } { { "fpga_sdram_controller/synthesis/submodules/rw_manager_ddr3.v" "rw_mgr_inst" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/fpga_sdram_controller/synthesis/submodules/rw_manager_ddr3.v" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438872837720 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rw_manager_core fpga_sdram_controller:u0\|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|fpga_sdram_controller_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst " "Elaborating entity \"rw_manager_core\" for hierarchy \"fpga_sdram_controller:u0\|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|fpga_sdram_controller_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\"" {  } { { "fpga_sdram_controller/synthesis/submodules/rw_manager_generic.sv" "rw_mgr_core_inst" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/fpga_sdram_controller/synthesis/submodules/rw_manager_generic.sv" 215 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438872837750 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rw_manager_inst_ROM_no_ifdef_params fpga_sdram_controller:u0\|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|fpga_sdram_controller_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_inst_ROM_no_ifdef_params:inst_ROM_i " "Elaborating entity \"rw_manager_inst_ROM_no_ifdef_params\" for hierarchy \"fpga_sdram_controller:u0\|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|fpga_sdram_controller_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_inst_ROM_no_ifdef_params:inst_ROM_i\"" {  } { { "fpga_sdram_controller/synthesis/submodules/rw_manager_core.sv" "inst_ROM_i" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/fpga_sdram_controller/synthesis/submodules/rw_manager_core.sv" 401 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438872837777 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALTSYNCRAM fpga_sdram_controller:u0\|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|fpga_sdram_controller_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_inst_ROM_no_ifdef_params:inst_ROM_i\|ALTSYNCRAM:altsyncram_component " "Elaborating entity \"ALTSYNCRAM\" for hierarchy \"fpga_sdram_controller:u0\|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|fpga_sdram_controller_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_inst_ROM_no_ifdef_params:inst_ROM_i\|ALTSYNCRAM:altsyncram_component\"" {  } { { "fpga_sdram_controller/synthesis/submodules/rw_manager_inst_ROM_no_ifdef_params.v" "altsyncram_component" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/fpga_sdram_controller/synthesis/submodules/rw_manager_inst_ROM_no_ifdef_params.v" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438872837805 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "fpga_sdram_controller:u0\|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|fpga_sdram_controller_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_inst_ROM_no_ifdef_params:inst_ROM_i\|ALTSYNCRAM:altsyncram_component " "Elaborated megafunction instantiation \"fpga_sdram_controller:u0\|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|fpga_sdram_controller_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_inst_ROM_no_ifdef_params:inst_ROM_i\|ALTSYNCRAM:altsyncram_component\"" {  } { { "fpga_sdram_controller/synthesis/submodules/rw_manager_inst_ROM_no_ifdef_params.v" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/fpga_sdram_controller/synthesis/submodules/rw_manager_inst_ROM_no_ifdef_params.v" 74 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1438872837828 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "fpga_sdram_controller:u0\|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|fpga_sdram_controller_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_inst_ROM_no_ifdef_params:inst_ROM_i\|ALTSYNCRAM:altsyncram_component " "Instantiated megafunction \"fpga_sdram_controller:u0\|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|fpga_sdram_controller_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_inst_ROM_no_ifdef_params:inst_ROM_i\|ALTSYNCRAM:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438872837828 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438872837828 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438872837828 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438872837828 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438872837828 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file fpga_sdram_controller_mem_if_ddr3_emif_0_s0_inst_ROM.hex " "Parameter \"init_file\" = \"fpga_sdram_controller_mem_if_ddr3_emif_0_s0_inst_ROM.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438872837828 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Stratix III " "Parameter \"intended_device_family\" = \"Stratix III\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438872837828 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438872837828 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 128 " "Parameter \"numwords_a\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438872837828 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 128 " "Parameter \"numwords_b\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438872837828 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438872837828 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438872837828 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438872837828 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438872837828 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type MLAB " "Parameter \"ram_block_type\" = \"MLAB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438872837828 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 7 " "Parameter \"widthad_a\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438872837828 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 7 " "Parameter \"widthad_b\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438872837828 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 20 " "Parameter \"width_a\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438872837828 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 20 " "Parameter \"width_b\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438872837828 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438872837828 ""}  } { { "fpga_sdram_controller/synthesis/submodules/rw_manager_inst_ROM_no_ifdef_params.v" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/fpga_sdram_controller/synthesis/submodules/rw_manager_inst_ROM_no_ifdef_params.v" 74 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1438872837828 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_1kv1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_1kv1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_1kv1 " "Found entity 1: altsyncram_1kv1" {  } { { "db/altsyncram_1kv1.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/altsyncram_1kv1.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1438872838033 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1438872838033 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_1kv1 fpga_sdram_controller:u0\|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|fpga_sdram_controller_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_inst_ROM_no_ifdef_params:inst_ROM_i\|ALTSYNCRAM:altsyncram_component\|altsyncram_1kv1:auto_generated " "Elaborating entity \"altsyncram_1kv1\" for hierarchy \"fpga_sdram_controller:u0\|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|fpga_sdram_controller_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_inst_ROM_no_ifdef_params:inst_ROM_i\|ALTSYNCRAM:altsyncram_component\|altsyncram_1kv1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438872838041 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_8ka.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_8ka.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_8ka " "Found entity 1: decode_8ka" {  } { { "db/decode_8ka.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/decode_8ka.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1438872838297 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1438872838297 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_8ka fpga_sdram_controller:u0\|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|fpga_sdram_controller_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_inst_ROM_no_ifdef_params:inst_ROM_i\|ALTSYNCRAM:altsyncram_component\|altsyncram_1kv1:auto_generated\|decode_8ka:wr_decode " "Elaborating entity \"decode_8ka\" for hierarchy \"fpga_sdram_controller:u0\|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|fpga_sdram_controller_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_inst_ROM_no_ifdef_params:inst_ROM_i\|ALTSYNCRAM:altsyncram_component\|altsyncram_1kv1:auto_generated\|decode_8ka:wr_decode\"" {  } { { "db/altsyncram_1kv1.tdf" "wr_decode" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/altsyncram_1kv1.tdf" 39 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438872838306 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_2gb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_2gb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_2gb " "Found entity 1: mux_2gb" {  } { { "db/mux_2gb.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/mux_2gb.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1438872838590 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1438872838590 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_2gb fpga_sdram_controller:u0\|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|fpga_sdram_controller_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_inst_ROM_no_ifdef_params:inst_ROM_i\|ALTSYNCRAM:altsyncram_component\|altsyncram_1kv1:auto_generated\|mux_2gb:rd_mux " "Elaborating entity \"mux_2gb\" for hierarchy \"fpga_sdram_controller:u0\|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|fpga_sdram_controller_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_inst_ROM_no_ifdef_params:inst_ROM_i\|ALTSYNCRAM:altsyncram_component\|altsyncram_1kv1:auto_generated\|mux_2gb:rd_mux\"" {  } { { "db/altsyncram_1kv1.tdf" "rd_mux" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/altsyncram_1kv1.tdf" 40 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438872838599 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rw_manager_ac_ROM_no_ifdef_params fpga_sdram_controller:u0\|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|fpga_sdram_controller_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i " "Elaborating entity \"rw_manager_ac_ROM_no_ifdef_params\" for hierarchy \"fpga_sdram_controller:u0\|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|fpga_sdram_controller_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\"" {  } { { "fpga_sdram_controller/synthesis/submodules/rw_manager_core.sv" "ac_ROM_i" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/fpga_sdram_controller/synthesis/submodules/rw_manager_core.sv" 434 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438872838905 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALTSYNCRAM fpga_sdram_controller:u0\|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|fpga_sdram_controller_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|ALTSYNCRAM:altsyncram_component " "Elaborating entity \"ALTSYNCRAM\" for hierarchy \"fpga_sdram_controller:u0\|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|fpga_sdram_controller_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|ALTSYNCRAM:altsyncram_component\"" {  } { { "fpga_sdram_controller/synthesis/submodules/rw_manager_ac_ROM_no_ifdef_params.v" "altsyncram_component" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/fpga_sdram_controller/synthesis/submodules/rw_manager_ac_ROM_no_ifdef_params.v" 76 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438872838939 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "fpga_sdram_controller:u0\|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|fpga_sdram_controller_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|ALTSYNCRAM:altsyncram_component " "Elaborated megafunction instantiation \"fpga_sdram_controller:u0\|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|fpga_sdram_controller_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|ALTSYNCRAM:altsyncram_component\"" {  } { { "fpga_sdram_controller/synthesis/submodules/rw_manager_ac_ROM_no_ifdef_params.v" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/fpga_sdram_controller/synthesis/submodules/rw_manager_ac_ROM_no_ifdef_params.v" 76 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1438872838972 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "fpga_sdram_controller:u0\|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|fpga_sdram_controller_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|ALTSYNCRAM:altsyncram_component " "Instantiated megafunction \"fpga_sdram_controller:u0\|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|fpga_sdram_controller_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|ALTSYNCRAM:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438872838973 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438872838973 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438872838973 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438872838973 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438872838973 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file fpga_sdram_controller_mem_if_ddr3_emif_0_s0_AC_ROM.hex " "Parameter \"init_file\" = \"fpga_sdram_controller_mem_if_ddr3_emif_0_s0_AC_ROM.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438872838973 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Stratix III " "Parameter \"intended_device_family\" = \"Stratix III\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438872838973 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438872838973 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 40 " "Parameter \"numwords_a\" = \"40\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438872838973 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 40 " "Parameter \"numwords_b\" = \"40\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438872838973 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438872838973 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438872838973 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b CLOCK0 " "Parameter \"outdata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438872838973 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438872838973 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type MLAB " "Parameter \"ram_block_type\" = \"MLAB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438872838973 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 6 " "Parameter \"widthad_a\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438872838973 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 6 " "Parameter \"widthad_b\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438872838973 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438872838973 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438872838973 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438872838973 ""}  } { { "fpga_sdram_controller/synthesis/submodules/rw_manager_ac_ROM_no_ifdef_params.v" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/fpga_sdram_controller/synthesis/submodules/rw_manager_ac_ROM_no_ifdef_params.v" 76 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1438872838973 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_2d12.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_2d12.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_2d12 " "Found entity 1: altsyncram_2d12" {  } { { "db/altsyncram_2d12.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/altsyncram_2d12.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1438872839165 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1438872839165 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_2d12 fpga_sdram_controller:u0\|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|fpga_sdram_controller_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|ALTSYNCRAM:altsyncram_component\|altsyncram_2d12:auto_generated " "Elaborating entity \"altsyncram_2d12\" for hierarchy \"fpga_sdram_controller:u0\|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|fpga_sdram_controller_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|ALTSYNCRAM:altsyncram_component\|altsyncram_2d12:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438872839177 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_5ka.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_5ka.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_5ka " "Found entity 1: decode_5ka" {  } { { "db/decode_5ka.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/decode_5ka.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1438872839415 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1438872839415 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_5ka fpga_sdram_controller:u0\|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|fpga_sdram_controller_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|ALTSYNCRAM:altsyncram_component\|altsyncram_2d12:auto_generated\|decode_5ka:wr_decode " "Elaborating entity \"decode_5ka\" for hierarchy \"fpga_sdram_controller:u0\|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|fpga_sdram_controller_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|ALTSYNCRAM:altsyncram_component\|altsyncram_2d12:auto_generated\|decode_5ka:wr_decode\"" {  } { { "db/altsyncram_2d12.tdf" "wr_decode" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/altsyncram_2d12.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438872839422 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_3gb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_3gb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_3gb " "Found entity 1: mux_3gb" {  } { { "db/mux_3gb.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/mux_3gb.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1438872839581 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1438872839581 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_3gb fpga_sdram_controller:u0\|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|fpga_sdram_controller_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|ALTSYNCRAM:altsyncram_component\|altsyncram_2d12:auto_generated\|mux_3gb:rd_mux " "Elaborating entity \"mux_3gb\" for hierarchy \"fpga_sdram_controller:u0\|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|fpga_sdram_controller_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|ALTSYNCRAM:altsyncram_component\|altsyncram_2d12:auto_generated\|mux_3gb:rd_mux\"" {  } { { "db/altsyncram_2d12.tdf" "rd_mux" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/altsyncram_2d12.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438872839588 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rw_manager_di_buffer_wrap fpga_sdram_controller:u0\|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|fpga_sdram_controller_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i " "Elaborating entity \"rw_manager_di_buffer_wrap\" for hierarchy \"fpga_sdram_controller:u0\|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|fpga_sdram_controller_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\"" {  } { { "fpga_sdram_controller/synthesis/submodules/rw_manager_core.sv" "di_buffer_wrap_i" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/fpga_sdram_controller/synthesis/submodules/rw_manager_core.sv" 452 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438872839855 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rw_manager_di_buffer fpga_sdram_controller:u0\|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|fpga_sdram_controller_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i " "Elaborating entity \"rw_manager_di_buffer\" for hierarchy \"fpga_sdram_controller:u0\|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|fpga_sdram_controller_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\"" {  } { { "fpga_sdram_controller/synthesis/submodules/rw_manager_di_buffer_wrap.v" "rw_manager_di_buffer_i" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/fpga_sdram_controller/synthesis/submodules/rw_manager_di_buffer_wrap.v" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438872839878 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALTSYNCRAM fpga_sdram_controller:u0\|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|fpga_sdram_controller_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|ALTSYNCRAM:altsyncram_component " "Elaborating entity \"ALTSYNCRAM\" for hierarchy \"fpga_sdram_controller:u0\|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|fpga_sdram_controller_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|ALTSYNCRAM:altsyncram_component\"" {  } { { "fpga_sdram_controller/synthesis/submodules/rw_manager_di_buffer.v" "altsyncram_component" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/fpga_sdram_controller/synthesis/submodules/rw_manager_di_buffer.v" 114 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438872839915 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "fpga_sdram_controller:u0\|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|fpga_sdram_controller_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|ALTSYNCRAM:altsyncram_component " "Elaborated megafunction instantiation \"fpga_sdram_controller:u0\|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|fpga_sdram_controller_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|ALTSYNCRAM:altsyncram_component\"" {  } { { "fpga_sdram_controller/synthesis/submodules/rw_manager_di_buffer.v" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/fpga_sdram_controller/synthesis/submodules/rw_manager_di_buffer.v" 114 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1438872839950 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "fpga_sdram_controller:u0\|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|fpga_sdram_controller_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|ALTSYNCRAM:altsyncram_component " "Instantiated megafunction \"fpga_sdram_controller:u0\|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|fpga_sdram_controller_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|ALTSYNCRAM:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438872839951 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438872839951 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438872839951 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438872839951 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438872839951 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Stratix III " "Parameter \"intended_device_family\" = \"Stratix III\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438872839951 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438872839951 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 4 " "Parameter \"numwords_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438872839951 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 4 " "Parameter \"numwords_b\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438872839951 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438872839951 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438872839951 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438872839951 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438872839951 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type MLAB " "Parameter \"ram_block_type\" = \"MLAB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438872839951 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 2 " "Parameter \"widthad_a\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438872839951 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 2 " "Parameter \"widthad_b\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438872839951 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438872839951 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438872839951 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438872839951 ""}  } { { "fpga_sdram_controller/synthesis/submodules/rw_manager_di_buffer.v" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/fpga_sdram_controller/synthesis/submodules/rw_manager_di_buffer.v" 114 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1438872839951 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_okr1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_okr1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_okr1 " "Found entity 1: altsyncram_okr1" {  } { { "db/altsyncram_okr1.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/altsyncram_okr1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1438872840156 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1438872840156 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_okr1 fpga_sdram_controller:u0\|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|fpga_sdram_controller_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|ALTSYNCRAM:altsyncram_component\|altsyncram_okr1:auto_generated " "Elaborating entity \"altsyncram_okr1\" for hierarchy \"fpga_sdram_controller:u0\|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|fpga_sdram_controller_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|ALTSYNCRAM:altsyncram_component\|altsyncram_okr1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438872840164 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rw_manager_write_decoder fpga_sdram_controller:u0\|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|fpga_sdram_controller_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_write_decoder:write_decoder_i " "Elaborating entity \"rw_manager_write_decoder\" for hierarchy \"fpga_sdram_controller:u0\|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|fpga_sdram_controller_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_write_decoder:write_decoder_i\"" {  } { { "fpga_sdram_controller/synthesis/submodules/rw_manager_core.sv" "write_decoder_i" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/fpga_sdram_controller/synthesis/submodules/rw_manager_core.sv" 471 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438872840227 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rw_manager_data_decoder fpga_sdram_controller:u0\|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|fpga_sdram_controller_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_write_decoder:write_decoder_i\|rw_manager_data_decoder:DO_decoder " "Elaborating entity \"rw_manager_data_decoder\" for hierarchy \"fpga_sdram_controller:u0\|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|fpga_sdram_controller_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_write_decoder:write_decoder_i\|rw_manager_data_decoder:DO_decoder\"" {  } { { "fpga_sdram_controller/synthesis/submodules/rw_manager_write_decoder.v" "DO_decoder" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/fpga_sdram_controller/synthesis/submodules/rw_manager_write_decoder.v" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438872840246 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rw_manager_dm_decoder fpga_sdram_controller:u0\|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|fpga_sdram_controller_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_write_decoder:write_decoder_i\|rw_manager_dm_decoder:DM_decoder_i " "Elaborating entity \"rw_manager_dm_decoder\" for hierarchy \"fpga_sdram_controller:u0\|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|fpga_sdram_controller_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_write_decoder:write_decoder_i\|rw_manager_dm_decoder:DM_decoder_i\"" {  } { { "fpga_sdram_controller/synthesis/submodules/rw_manager_write_decoder.v" "DM_decoder_i" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/fpga_sdram_controller/synthesis/submodules/rw_manager_write_decoder.v" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438872840261 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rw_manager_lfsr36 fpga_sdram_controller:u0\|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|fpga_sdram_controller_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_write_decoder:write_decoder_i\|rw_manager_lfsr36:do_lfsr_i " "Elaborating entity \"rw_manager_lfsr36\" for hierarchy \"fpga_sdram_controller:u0\|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|fpga_sdram_controller_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_write_decoder:write_decoder_i\|rw_manager_lfsr36:do_lfsr_i\"" {  } { { "fpga_sdram_controller/synthesis/submodules/rw_manager_write_decoder.v" "do_lfsr_i" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/fpga_sdram_controller/synthesis/submodules/rw_manager_write_decoder.v" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438872840282 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rw_manager_lfsr12 fpga_sdram_controller:u0\|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|fpga_sdram_controller_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_write_decoder:write_decoder_i\|rw_manager_lfsr12:dm_lfsr_i " "Elaborating entity \"rw_manager_lfsr12\" for hierarchy \"fpga_sdram_controller:u0\|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|fpga_sdram_controller_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_write_decoder:write_decoder_i\|rw_manager_lfsr12:dm_lfsr_i\"" {  } { { "fpga_sdram_controller/synthesis/submodules/rw_manager_write_decoder.v" "dm_lfsr_i" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/fpga_sdram_controller/synthesis/submodules/rw_manager_write_decoder.v" 96 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438872840304 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rw_manager_read_datapath fpga_sdram_controller:u0\|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|fpga_sdram_controller_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_read_datapath:read_datapath_i " "Elaborating entity \"rw_manager_read_datapath\" for hierarchy \"fpga_sdram_controller:u0\|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|fpga_sdram_controller_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_read_datapath:read_datapath_i\"" {  } { { "fpga_sdram_controller/synthesis/submodules/rw_manager_core.sv" "read_datapath_i" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/fpga_sdram_controller/synthesis/submodules/rw_manager_core.sv" 487 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438872840332 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rw_manager_bitcheck fpga_sdram_controller:u0\|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|fpga_sdram_controller_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_read_datapath:read_datapath_i\|rw_manager_bitcheck:bitcheck_i " "Elaborating entity \"rw_manager_bitcheck\" for hierarchy \"fpga_sdram_controller:u0\|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|fpga_sdram_controller_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_read_datapath:read_datapath_i\|rw_manager_bitcheck:bitcheck_i\"" {  } { { "fpga_sdram_controller/synthesis/submodules/rw_manager_read_datapath.v" "bitcheck_i" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/fpga_sdram_controller/synthesis/submodules/rw_manager_read_datapath.v" 78 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438872840355 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rw_manager_pattern_fifo fpga_sdram_controller:u0\|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|fpga_sdram_controller_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_read_datapath:read_datapath_i\|rw_manager_pattern_fifo:pattern_fifo_i " "Elaborating entity \"rw_manager_pattern_fifo\" for hierarchy \"fpga_sdram_controller:u0\|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|fpga_sdram_controller_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_read_datapath:read_datapath_i\|rw_manager_pattern_fifo:pattern_fifo_i\"" {  } { { "fpga_sdram_controller/synthesis/submodules/rw_manager_read_datapath.v" "pattern_fifo_i" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/fpga_sdram_controller/synthesis/submodules/rw_manager_read_datapath.v" 104 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438872840495 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALTSYNCRAM fpga_sdram_controller:u0\|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|fpga_sdram_controller_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_read_datapath:read_datapath_i\|rw_manager_pattern_fifo:pattern_fifo_i\|ALTSYNCRAM:altsyncram_component " "Elaborating entity \"ALTSYNCRAM\" for hierarchy \"fpga_sdram_controller:u0\|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|fpga_sdram_controller_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_read_datapath:read_datapath_i\|rw_manager_pattern_fifo:pattern_fifo_i\|ALTSYNCRAM:altsyncram_component\"" {  } { { "fpga_sdram_controller/synthesis/submodules/rw_manager_pattern_fifo.v" "altsyncram_component" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/fpga_sdram_controller/synthesis/submodules/rw_manager_pattern_fifo.v" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438872840520 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "fpga_sdram_controller:u0\|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|fpga_sdram_controller_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_read_datapath:read_datapath_i\|rw_manager_pattern_fifo:pattern_fifo_i\|ALTSYNCRAM:altsyncram_component " "Elaborated megafunction instantiation \"fpga_sdram_controller:u0\|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|fpga_sdram_controller_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_read_datapath:read_datapath_i\|rw_manager_pattern_fifo:pattern_fifo_i\|ALTSYNCRAM:altsyncram_component\"" {  } { { "fpga_sdram_controller/synthesis/submodules/rw_manager_pattern_fifo.v" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/fpga_sdram_controller/synthesis/submodules/rw_manager_pattern_fifo.v" 71 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1438872840550 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "fpga_sdram_controller:u0\|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|fpga_sdram_controller_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_read_datapath:read_datapath_i\|rw_manager_pattern_fifo:pattern_fifo_i\|ALTSYNCRAM:altsyncram_component " "Instantiated megafunction \"fpga_sdram_controller:u0\|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|fpga_sdram_controller_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_read_datapath:read_datapath_i\|rw_manager_pattern_fifo:pattern_fifo_i\|ALTSYNCRAM:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438872840550 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438872840550 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438872840550 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438872840550 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438872840550 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Stratix IV " "Parameter \"intended_device_family\" = \"Stratix IV\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438872840550 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438872840550 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438872840550 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438872840550 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438872840550 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438872840550 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438872840550 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438872840550 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type MLAB " "Parameter \"ram_block_type\" = \"MLAB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438872840550 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438872840550 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438872840550 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 9 " "Parameter \"width_a\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438872840550 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 9 " "Parameter \"width_b\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438872840550 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438872840550 ""}  } { { "fpga_sdram_controller/synthesis/submodules/rw_manager_pattern_fifo.v" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/fpga_sdram_controller/synthesis/submodules/rw_manager_pattern_fifo.v" 71 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1438872840550 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_8lr1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_8lr1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_8lr1 " "Found entity 1: altsyncram_8lr1" {  } { { "db/altsyncram_8lr1.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/altsyncram_8lr1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1438872840727 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1438872840727 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_8lr1 fpga_sdram_controller:u0\|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|fpga_sdram_controller_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_read_datapath:read_datapath_i\|rw_manager_pattern_fifo:pattern_fifo_i\|ALTSYNCRAM:altsyncram_component\|altsyncram_8lr1:auto_generated " "Elaborating entity \"altsyncram_8lr1\" for hierarchy \"fpga_sdram_controller:u0\|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|fpga_sdram_controller_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_read_datapath:read_datapath_i\|rw_manager_pattern_fifo:pattern_fifo_i\|ALTSYNCRAM:altsyncram_component\|altsyncram_8lr1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438872840734 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rw_manager_data_broadcast fpga_sdram_controller:u0\|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|fpga_sdram_controller_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_data_broadcast:data_broadcast_i " "Elaborating entity \"rw_manager_data_broadcast\" for hierarchy \"fpga_sdram_controller:u0\|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|fpga_sdram_controller_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_data_broadcast:data_broadcast_i\"" {  } { { "fpga_sdram_controller/synthesis/submodules/rw_manager_core.sv" "data_broadcast_i" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/fpga_sdram_controller/synthesis/submodules/rw_manager_core.sv" 496 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438872840783 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rw_manager_jumplogic fpga_sdram_controller:u0\|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|fpga_sdram_controller_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_jumplogic:jumplogic_i " "Elaborating entity \"rw_manager_jumplogic\" for hierarchy \"fpga_sdram_controller:u0\|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|fpga_sdram_controller_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_jumplogic:jumplogic_i\"" {  } { { "fpga_sdram_controller/synthesis/submodules/rw_manager_core.sv" "jumplogic_i" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/fpga_sdram_controller/synthesis/submodules/rw_manager_core.sv" 519 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438872840813 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rw_manager_datamux fpga_sdram_controller:u0\|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|fpga_sdram_controller_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_datamux:mux_iter\[0\].datamux_i " "Elaborating entity \"rw_manager_datamux\" for hierarchy \"fpga_sdram_controller:u0\|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|fpga_sdram_controller_mem_if_ddr3_emif_0_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_datamux:mux_iter\[0\].datamux_i\"" {  } { { "fpga_sdram_controller/synthesis/submodules/rw_manager_core.sv" "mux_iter\[0\].datamux_i" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/fpga_sdram_controller/synthesis/submodules/rw_manager_core.sv" 533 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438872840841 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mem_if_sequencer_mem_no_ifdef_params fpga_sdram_controller:u0\|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|fpga_sdram_controller_mem_if_ddr3_emif_0_s0:s0\|altera_mem_if_sequencer_mem_no_ifdef_params:sequencer_mem " "Elaborating entity \"altera_mem_if_sequencer_mem_no_ifdef_params\" for hierarchy \"fpga_sdram_controller:u0\|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|fpga_sdram_controller_mem_if_ddr3_emif_0_s0:s0\|altera_mem_if_sequencer_mem_no_ifdef_params:sequencer_mem\"" {  } { { "fpga_sdram_controller/synthesis/submodules/fpga_sdram_controller_mem_if_ddr3_emif_0_s0.v" "sequencer_mem" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/fpga_sdram_controller/synthesis/submodules/fpga_sdram_controller_mem_if_ddr3_emif_0_s0.v" 795 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438872840931 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALTSYNCRAM fpga_sdram_controller:u0\|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|fpga_sdram_controller_mem_if_ddr3_emif_0_s0:s0\|altera_mem_if_sequencer_mem_no_ifdef_params:sequencer_mem\|ALTSYNCRAM:the_altsyncram " "Elaborating entity \"ALTSYNCRAM\" for hierarchy \"fpga_sdram_controller:u0\|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|fpga_sdram_controller_mem_if_ddr3_emif_0_s0:s0\|altera_mem_if_sequencer_mem_no_ifdef_params:sequencer_mem\|ALTSYNCRAM:the_altsyncram\"" {  } { { "fpga_sdram_controller/synthesis/submodules/altera_mem_if_sequencer_mem_no_ifdef_params.sv" "the_altsyncram" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/fpga_sdram_controller/synthesis/submodules/altera_mem_if_sequencer_mem_no_ifdef_params.sv" 83 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438872840967 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "fpga_sdram_controller:u0\|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|fpga_sdram_controller_mem_if_ddr3_emif_0_s0:s0\|altera_mem_if_sequencer_mem_no_ifdef_params:sequencer_mem\|ALTSYNCRAM:the_altsyncram " "Elaborated megafunction instantiation \"fpga_sdram_controller:u0\|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|fpga_sdram_controller_mem_if_ddr3_emif_0_s0:s0\|altera_mem_if_sequencer_mem_no_ifdef_params:sequencer_mem\|ALTSYNCRAM:the_altsyncram\"" {  } { { "fpga_sdram_controller/synthesis/submodules/altera_mem_if_sequencer_mem_no_ifdef_params.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/fpga_sdram_controller/synthesis/submodules/altera_mem_if_sequencer_mem_no_ifdef_params.sv" 83 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1438872840992 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "fpga_sdram_controller:u0\|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|fpga_sdram_controller_mem_if_ddr3_emif_0_s0:s0\|altera_mem_if_sequencer_mem_no_ifdef_params:sequencer_mem\|ALTSYNCRAM:the_altsyncram " "Instantiated megafunction \"fpga_sdram_controller:u0\|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|fpga_sdram_controller_mem_if_ddr3_emif_0_s0:s0\|altera_mem_if_sequencer_mem_no_ifdef_params:sequencer_mem\|ALTSYNCRAM:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438872840992 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438872840992 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 5120 " "Parameter \"maximum_depth\" = \"5120\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438872840992 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 5120 " "Parameter \"numwords_a\" = \"5120\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438872840992 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438872840992 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438872840992 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438872840992 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438872840992 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438872840992 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 13 " "Parameter \"widthad_a\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438872840992 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file fpga_sdram_controller_mem_if_ddr3_emif_0_s0_sequencer_mem.hex " "Parameter \"init_file\" = \"fpga_sdram_controller_mem_if_ddr3_emif_0_s0_sequencer_mem.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438872840992 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438872840992 ""}  } { { "fpga_sdram_controller/synthesis/submodules/altera_mem_if_sequencer_mem_no_ifdef_params.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/fpga_sdram_controller/synthesis/submodules/altera_mem_if_sequencer_mem_no_ifdef_params.sv" 83 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1438872840992 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_4im1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_4im1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_4im1 " "Found entity 1: altsyncram_4im1" {  } { { "db/altsyncram_4im1.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/altsyncram_4im1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1438872841202 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1438872841202 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_4im1 fpga_sdram_controller:u0\|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|fpga_sdram_controller_mem_if_ddr3_emif_0_s0:s0\|altera_mem_if_sequencer_mem_no_ifdef_params:sequencer_mem\|ALTSYNCRAM:the_altsyncram\|altsyncram_4im1:auto_generated " "Elaborating entity \"altsyncram_4im1\" for hierarchy \"fpga_sdram_controller:u0\|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|fpga_sdram_controller_mem_if_ddr3_emif_0_s0:s0\|altera_mem_if_sequencer_mem_no_ifdef_params:sequencer_mem\|ALTSYNCRAM:the_altsyncram\|altsyncram_4im1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438872841224 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_mm_bridge fpga_sdram_controller:u0\|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|fpga_sdram_controller_mem_if_ddr3_emif_0_s0:s0\|altera_avalon_mm_bridge:seq_bridge " "Elaborating entity \"altera_avalon_mm_bridge\" for hierarchy \"fpga_sdram_controller:u0\|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|fpga_sdram_controller_mem_if_ddr3_emif_0_s0:s0\|altera_avalon_mm_bridge:seq_bridge\"" {  } { { "fpga_sdram_controller/synthesis/submodules/fpga_sdram_controller_mem_if_ddr3_emif_0_s0.v" "seq_bridge" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/fpga_sdram_controller/synthesis/submodules/fpga_sdram_controller_mem_if_ddr3_emif_0_s0.v" 827 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438872841369 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator fpga_sdram_controller:u0\|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|fpga_sdram_controller_mem_if_ddr3_emif_0_s0:s0\|altera_merlin_master_translator:cpu_inst_data_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"fpga_sdram_controller:u0\|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|fpga_sdram_controller_mem_if_ddr3_emif_0_s0:s0\|altera_merlin_master_translator:cpu_inst_data_master_translator\"" {  } { { "fpga_sdram_controller/synthesis/submodules/fpga_sdram_controller_mem_if_ddr3_emif_0_s0.v" "cpu_inst_data_master_translator" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/fpga_sdram_controller/synthesis/submodules/fpga_sdram_controller_mem_if_ddr3_emif_0_s0.v" 889 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438872841393 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator fpga_sdram_controller:u0\|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|fpga_sdram_controller_mem_if_ddr3_emif_0_s0:s0\|altera_merlin_master_translator:seq_bridge_m0_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"fpga_sdram_controller:u0\|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|fpga_sdram_controller_mem_if_ddr3_emif_0_s0:s0\|altera_merlin_master_translator:seq_bridge_m0_translator\"" {  } { { "fpga_sdram_controller/synthesis/submodules/fpga_sdram_controller_mem_if_ddr3_emif_0_s0.v" "seq_bridge_m0_translator" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/fpga_sdram_controller/synthesis/submodules/fpga_sdram_controller_mem_if_ddr3_emif_0_s0.v" 951 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438872841419 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator fpga_sdram_controller:u0\|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|fpga_sdram_controller_mem_if_ddr3_emif_0_s0:s0\|altera_merlin_master_translator:cpu_inst_instruction_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"fpga_sdram_controller:u0\|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|fpga_sdram_controller_mem_if_ddr3_emif_0_s0:s0\|altera_merlin_master_translator:cpu_inst_instruction_master_translator\"" {  } { { "fpga_sdram_controller/synthesis/submodules/fpga_sdram_controller_mem_if_ddr3_emif_0_s0.v" "cpu_inst_instruction_master_translator" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/fpga_sdram_controller/synthesis/submodules/fpga_sdram_controller_mem_if_ddr3_emif_0_s0.v" 1013 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438872841431 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator fpga_sdram_controller:u0\|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|fpga_sdram_controller_mem_if_ddr3_emif_0_s0:s0\|altera_merlin_slave_translator:sequencer_phy_mgr_inst_avl_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"fpga_sdram_controller:u0\|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|fpga_sdram_controller_mem_if_ddr3_emif_0_s0:s0\|altera_merlin_slave_translator:sequencer_phy_mgr_inst_avl_translator\"" {  } { { "fpga_sdram_controller/synthesis/submodules/fpga_sdram_controller_mem_if_ddr3_emif_0_s0.v" "sequencer_phy_mgr_inst_avl_translator" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/fpga_sdram_controller/synthesis/submodules/fpga_sdram_controller_mem_if_ddr3_emif_0_s0.v" 1079 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438872841440 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator fpga_sdram_controller:u0\|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|fpga_sdram_controller_mem_if_ddr3_emif_0_s0:s0\|altera_merlin_slave_translator:sequencer_mem_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"fpga_sdram_controller:u0\|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|fpga_sdram_controller_mem_if_ddr3_emif_0_s0:s0\|altera_merlin_slave_translator:sequencer_mem_s1_translator\"" {  } { { "fpga_sdram_controller/synthesis/submodules/fpga_sdram_controller_mem_if_ddr3_emif_0_s0.v" "sequencer_mem_s1_translator" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/fpga_sdram_controller/synthesis/submodules/fpga_sdram_controller_mem_if_ddr3_emif_0_s0.v" 1277 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438872841472 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator fpga_sdram_controller:u0\|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|fpga_sdram_controller_mem_if_ddr3_emif_0_s0:s0\|altera_merlin_slave_translator:sequencer_reg_file_inst_avl_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"fpga_sdram_controller:u0\|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|fpga_sdram_controller_mem_if_ddr3_emif_0_s0:s0\|altera_merlin_slave_translator:sequencer_reg_file_inst_avl_translator\"" {  } { { "fpga_sdram_controller/synthesis/submodules/fpga_sdram_controller_mem_if_ddr3_emif_0_s0.v" "sequencer_reg_file_inst_avl_translator" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/fpga_sdram_controller/synthesis/submodules/fpga_sdram_controller_mem_if_ddr3_emif_0_s0.v" 1409 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438872841491 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent fpga_sdram_controller:u0\|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|fpga_sdram_controller_mem_if_ddr3_emif_0_s0:s0\|altera_merlin_master_agent:cpu_inst_data_master_translator_avalon_universal_master_0_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"fpga_sdram_controller:u0\|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|fpga_sdram_controller_mem_if_ddr3_emif_0_s0:s0\|altera_merlin_master_agent:cpu_inst_data_master_translator_avalon_universal_master_0_agent\"" {  } { { "fpga_sdram_controller/synthesis/submodules/fpga_sdram_controller_mem_if_ddr3_emif_0_s0.v" "cpu_inst_data_master_translator_avalon_universal_master_0_agent" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/fpga_sdram_controller/synthesis/submodules/fpga_sdram_controller_mem_if_ddr3_emif_0_s0.v" 1489 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438872841527 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent fpga_sdram_controller:u0\|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|fpga_sdram_controller_mem_if_ddr3_emif_0_s0:s0\|altera_merlin_master_agent:seq_bridge_m0_translator_avalon_universal_master_0_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"fpga_sdram_controller:u0\|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|fpga_sdram_controller_mem_if_ddr3_emif_0_s0:s0\|altera_merlin_master_agent:seq_bridge_m0_translator_avalon_universal_master_0_agent\"" {  } { { "fpga_sdram_controller/synthesis/submodules/fpga_sdram_controller_mem_if_ddr3_emif_0_s0.v" "seq_bridge_m0_translator_avalon_universal_master_0_agent" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/fpga_sdram_controller/synthesis/submodules/fpga_sdram_controller_mem_if_ddr3_emif_0_s0.v" 1569 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438872841558 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent fpga_sdram_controller:u0\|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|fpga_sdram_controller_mem_if_ddr3_emif_0_s0:s0\|altera_merlin_master_agent:cpu_inst_instruction_master_translator_avalon_universal_master_0_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"fpga_sdram_controller:u0\|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|fpga_sdram_controller_mem_if_ddr3_emif_0_s0:s0\|altera_merlin_master_agent:cpu_inst_instruction_master_translator_avalon_universal_master_0_agent\"" {  } { { "fpga_sdram_controller/synthesis/submodules/fpga_sdram_controller_mem_if_ddr3_emif_0_s0.v" "cpu_inst_instruction_master_translator_avalon_universal_master_0_agent" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/fpga_sdram_controller/synthesis/submodules/fpga_sdram_controller_mem_if_ddr3_emif_0_s0.v" 1649 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438872841586 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent fpga_sdram_controller:u0\|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|fpga_sdram_controller_mem_if_ddr3_emif_0_s0:s0\|altera_merlin_slave_agent:sequencer_phy_mgr_inst_avl_translator_avalon_universal_slave_0_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"fpga_sdram_controller:u0\|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|fpga_sdram_controller_mem_if_ddr3_emif_0_s0:s0\|altera_merlin_slave_agent:sequencer_phy_mgr_inst_avl_translator_avalon_universal_slave_0_agent\"" {  } { { "fpga_sdram_controller/synthesis/submodules/fpga_sdram_controller_mem_if_ddr3_emif_0_s0.v" "sequencer_phy_mgr_inst_avl_translator_avalon_universal_slave_0_agent" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/fpga_sdram_controller/synthesis/submodules/fpga_sdram_controller_mem_if_ddr3_emif_0_s0.v" 1730 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438872841611 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor fpga_sdram_controller:u0\|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|fpga_sdram_controller_mem_if_ddr3_emif_0_s0:s0\|altera_merlin_slave_agent:sequencer_phy_mgr_inst_avl_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"fpga_sdram_controller:u0\|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|fpga_sdram_controller_mem_if_ddr3_emif_0_s0:s0\|altera_merlin_slave_agent:sequencer_phy_mgr_inst_avl_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "fpga_sdram_controller/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/fpga_sdram_controller/synthesis/submodules/altera_merlin_slave_agent.sv" 574 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438872841626 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo fpga_sdram_controller:u0\|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|fpga_sdram_controller_mem_if_ddr3_emif_0_s0:s0\|altera_avalon_sc_fifo:sequencer_phy_mgr_inst_avl_translator_avalon_universal_slave_0_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"fpga_sdram_controller:u0\|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|fpga_sdram_controller_mem_if_ddr3_emif_0_s0:s0\|altera_avalon_sc_fifo:sequencer_phy_mgr_inst_avl_translator_avalon_universal_slave_0_agent_rsp_fifo\"" {  } { { "fpga_sdram_controller/synthesis/submodules/fpga_sdram_controller_mem_if_ddr3_emif_0_s0.v" "sequencer_phy_mgr_inst_avl_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/fpga_sdram_controller/synthesis/submodules/fpga_sdram_controller_mem_if_ddr3_emif_0_s0.v" 1771 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438872841654 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpga_sdram_controller_mem_if_ddr3_emif_0_s0_addr_router fpga_sdram_controller:u0\|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|fpga_sdram_controller_mem_if_ddr3_emif_0_s0:s0\|fpga_sdram_controller_mem_if_ddr3_emif_0_s0_addr_router:addr_router " "Elaborating entity \"fpga_sdram_controller_mem_if_ddr3_emif_0_s0_addr_router\" for hierarchy \"fpga_sdram_controller:u0\|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|fpga_sdram_controller_mem_if_ddr3_emif_0_s0:s0\|fpga_sdram_controller_mem_if_ddr3_emif_0_s0_addr_router:addr_router\"" {  } { { "fpga_sdram_controller/synthesis/submodules/fpga_sdram_controller_mem_if_ddr3_emif_0_s0.v" "addr_router" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/fpga_sdram_controller/synthesis/submodules/fpga_sdram_controller_mem_if_ddr3_emif_0_s0.v" 2397 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438872841833 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpga_sdram_controller_mem_if_ddr3_emif_0_s0_addr_router_default_decode fpga_sdram_controller:u0\|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|fpga_sdram_controller_mem_if_ddr3_emif_0_s0:s0\|fpga_sdram_controller_mem_if_ddr3_emif_0_s0_addr_router:addr_router\|fpga_sdram_controller_mem_if_ddr3_emif_0_s0_addr_router_default_decode:the_default_decode " "Elaborating entity \"fpga_sdram_controller_mem_if_ddr3_emif_0_s0_addr_router_default_decode\" for hierarchy \"fpga_sdram_controller:u0\|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|fpga_sdram_controller_mem_if_ddr3_emif_0_s0:s0\|fpga_sdram_controller_mem_if_ddr3_emif_0_s0_addr_router:addr_router\|fpga_sdram_controller_mem_if_ddr3_emif_0_s0_addr_router_default_decode:the_default_decode\"" {  } { { "fpga_sdram_controller/synthesis/submodules/fpga_sdram_controller_mem_if_ddr3_emif_0_s0_addr_router.sv" "the_default_decode" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/fpga_sdram_controller/synthesis/submodules/fpga_sdram_controller_mem_if_ddr3_emif_0_s0_addr_router.sv" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438872841849 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpga_sdram_controller_mem_if_ddr3_emif_0_s0_addr_router_001 fpga_sdram_controller:u0\|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|fpga_sdram_controller_mem_if_ddr3_emif_0_s0:s0\|fpga_sdram_controller_mem_if_ddr3_emif_0_s0_addr_router_001:addr_router_001 " "Elaborating entity \"fpga_sdram_controller_mem_if_ddr3_emif_0_s0_addr_router_001\" for hierarchy \"fpga_sdram_controller:u0\|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|fpga_sdram_controller_mem_if_ddr3_emif_0_s0:s0\|fpga_sdram_controller_mem_if_ddr3_emif_0_s0_addr_router_001:addr_router_001\"" {  } { { "fpga_sdram_controller/synthesis/submodules/fpga_sdram_controller_mem_if_ddr3_emif_0_s0.v" "addr_router_001" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/fpga_sdram_controller/synthesis/submodules/fpga_sdram_controller_mem_if_ddr3_emif_0_s0.v" 2413 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438872841868 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpga_sdram_controller_mem_if_ddr3_emif_0_s0_addr_router_001_default_decode fpga_sdram_controller:u0\|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|fpga_sdram_controller_mem_if_ddr3_emif_0_s0:s0\|fpga_sdram_controller_mem_if_ddr3_emif_0_s0_addr_router_001:addr_router_001\|fpga_sdram_controller_mem_if_ddr3_emif_0_s0_addr_router_001_default_decode:the_default_decode " "Elaborating entity \"fpga_sdram_controller_mem_if_ddr3_emif_0_s0_addr_router_001_default_decode\" for hierarchy \"fpga_sdram_controller:u0\|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|fpga_sdram_controller_mem_if_ddr3_emif_0_s0:s0\|fpga_sdram_controller_mem_if_ddr3_emif_0_s0_addr_router_001:addr_router_001\|fpga_sdram_controller_mem_if_ddr3_emif_0_s0_addr_router_001_default_decode:the_default_decode\"" {  } { { "fpga_sdram_controller/synthesis/submodules/fpga_sdram_controller_mem_if_ddr3_emif_0_s0_addr_router_001.sv" "the_default_decode" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/fpga_sdram_controller/synthesis/submodules/fpga_sdram_controller_mem_if_ddr3_emif_0_s0_addr_router_001.sv" 177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438872841886 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpga_sdram_controller_mem_if_ddr3_emif_0_s0_addr_router_002 fpga_sdram_controller:u0\|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|fpga_sdram_controller_mem_if_ddr3_emif_0_s0:s0\|fpga_sdram_controller_mem_if_ddr3_emif_0_s0_addr_router_002:addr_router_002 " "Elaborating entity \"fpga_sdram_controller_mem_if_ddr3_emif_0_s0_addr_router_002\" for hierarchy \"fpga_sdram_controller:u0\|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|fpga_sdram_controller_mem_if_ddr3_emif_0_s0:s0\|fpga_sdram_controller_mem_if_ddr3_emif_0_s0_addr_router_002:addr_router_002\"" {  } { { "fpga_sdram_controller/synthesis/submodules/fpga_sdram_controller_mem_if_ddr3_emif_0_s0.v" "addr_router_002" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/fpga_sdram_controller/synthesis/submodules/fpga_sdram_controller_mem_if_ddr3_emif_0_s0.v" 2429 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438872841919 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpga_sdram_controller_mem_if_ddr3_emif_0_s0_addr_router_002_default_decode fpga_sdram_controller:u0\|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|fpga_sdram_controller_mem_if_ddr3_emif_0_s0:s0\|fpga_sdram_controller_mem_if_ddr3_emif_0_s0_addr_router_002:addr_router_002\|fpga_sdram_controller_mem_if_ddr3_emif_0_s0_addr_router_002_default_decode:the_default_decode " "Elaborating entity \"fpga_sdram_controller_mem_if_ddr3_emif_0_s0_addr_router_002_default_decode\" for hierarchy \"fpga_sdram_controller:u0\|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|fpga_sdram_controller_mem_if_ddr3_emif_0_s0:s0\|fpga_sdram_controller_mem_if_ddr3_emif_0_s0_addr_router_002:addr_router_002\|fpga_sdram_controller_mem_if_ddr3_emif_0_s0_addr_router_002_default_decode:the_default_decode\"" {  } { { "fpga_sdram_controller/synthesis/submodules/fpga_sdram_controller_mem_if_ddr3_emif_0_s0_addr_router_002.sv" "the_default_decode" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/fpga_sdram_controller/synthesis/submodules/fpga_sdram_controller_mem_if_ddr3_emif_0_s0_addr_router_002.sv" 175 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438872841946 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpga_sdram_controller_mem_if_ddr3_emif_0_s0_id_router fpga_sdram_controller:u0\|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|fpga_sdram_controller_mem_if_ddr3_emif_0_s0:s0\|fpga_sdram_controller_mem_if_ddr3_emif_0_s0_id_router:id_router " "Elaborating entity \"fpga_sdram_controller_mem_if_ddr3_emif_0_s0_id_router\" for hierarchy \"fpga_sdram_controller:u0\|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|fpga_sdram_controller_mem_if_ddr3_emif_0_s0:s0\|fpga_sdram_controller_mem_if_ddr3_emif_0_s0_id_router:id_router\"" {  } { { "fpga_sdram_controller/synthesis/submodules/fpga_sdram_controller_mem_if_ddr3_emif_0_s0.v" "id_router" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/fpga_sdram_controller/synthesis/submodules/fpga_sdram_controller_mem_if_ddr3_emif_0_s0.v" 2445 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438872841966 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpga_sdram_controller_mem_if_ddr3_emif_0_s0_id_router_default_decode fpga_sdram_controller:u0\|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|fpga_sdram_controller_mem_if_ddr3_emif_0_s0:s0\|fpga_sdram_controller_mem_if_ddr3_emif_0_s0_id_router:id_router\|fpga_sdram_controller_mem_if_ddr3_emif_0_s0_id_router_default_decode:the_default_decode " "Elaborating entity \"fpga_sdram_controller_mem_if_ddr3_emif_0_s0_id_router_default_decode\" for hierarchy \"fpga_sdram_controller:u0\|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|fpga_sdram_controller_mem_if_ddr3_emif_0_s0:s0\|fpga_sdram_controller_mem_if_ddr3_emif_0_s0_id_router:id_router\|fpga_sdram_controller_mem_if_ddr3_emif_0_s0_id_router_default_decode:the_default_decode\"" {  } { { "fpga_sdram_controller/synthesis/submodules/fpga_sdram_controller_mem_if_ddr3_emif_0_s0_id_router.sv" "the_default_decode" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/fpga_sdram_controller/synthesis/submodules/fpga_sdram_controller_mem_if_ddr3_emif_0_s0_id_router.sv" 175 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438872841989 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpga_sdram_controller_mem_if_ddr3_emif_0_s0_id_router_003 fpga_sdram_controller:u0\|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|fpga_sdram_controller_mem_if_ddr3_emif_0_s0:s0\|fpga_sdram_controller_mem_if_ddr3_emif_0_s0_id_router_003:id_router_003 " "Elaborating entity \"fpga_sdram_controller_mem_if_ddr3_emif_0_s0_id_router_003\" for hierarchy \"fpga_sdram_controller:u0\|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|fpga_sdram_controller_mem_if_ddr3_emif_0_s0:s0\|fpga_sdram_controller_mem_if_ddr3_emif_0_s0_id_router_003:id_router_003\"" {  } { { "fpga_sdram_controller/synthesis/submodules/fpga_sdram_controller_mem_if_ddr3_emif_0_s0.v" "id_router_003" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/fpga_sdram_controller/synthesis/submodules/fpga_sdram_controller_mem_if_ddr3_emif_0_s0.v" 2493 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438872842091 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpga_sdram_controller_mem_if_ddr3_emif_0_s0_id_router_003_default_decode fpga_sdram_controller:u0\|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|fpga_sdram_controller_mem_if_ddr3_emif_0_s0:s0\|fpga_sdram_controller_mem_if_ddr3_emif_0_s0_id_router_003:id_router_003\|fpga_sdram_controller_mem_if_ddr3_emif_0_s0_id_router_003_default_decode:the_default_decode " "Elaborating entity \"fpga_sdram_controller_mem_if_ddr3_emif_0_s0_id_router_003_default_decode\" for hierarchy \"fpga_sdram_controller:u0\|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|fpga_sdram_controller_mem_if_ddr3_emif_0_s0:s0\|fpga_sdram_controller_mem_if_ddr3_emif_0_s0_id_router_003:id_router_003\|fpga_sdram_controller_mem_if_ddr3_emif_0_s0_id_router_003_default_decode:the_default_decode\"" {  } { { "fpga_sdram_controller/synthesis/submodules/fpga_sdram_controller_mem_if_ddr3_emif_0_s0_id_router_003.sv" "the_default_decode" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/fpga_sdram_controller/synthesis/submodules/fpga_sdram_controller_mem_if_ddr3_emif_0_s0_id_router_003.sv" 175 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438872842113 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpga_sdram_controller_mem_if_ddr3_emif_0_s0_id_router_005 fpga_sdram_controller:u0\|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|fpga_sdram_controller_mem_if_ddr3_emif_0_s0:s0\|fpga_sdram_controller_mem_if_ddr3_emif_0_s0_id_router_005:id_router_005 " "Elaborating entity \"fpga_sdram_controller_mem_if_ddr3_emif_0_s0_id_router_005\" for hierarchy \"fpga_sdram_controller:u0\|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|fpga_sdram_controller_mem_if_ddr3_emif_0_s0:s0\|fpga_sdram_controller_mem_if_ddr3_emif_0_s0_id_router_005:id_router_005\"" {  } { { "fpga_sdram_controller/synthesis/submodules/fpga_sdram_controller_mem_if_ddr3_emif_0_s0.v" "id_router_005" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/fpga_sdram_controller/synthesis/submodules/fpga_sdram_controller_mem_if_ddr3_emif_0_s0.v" 2525 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438872842172 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpga_sdram_controller_mem_if_ddr3_emif_0_s0_id_router_005_default_decode fpga_sdram_controller:u0\|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|fpga_sdram_controller_mem_if_ddr3_emif_0_s0:s0\|fpga_sdram_controller_mem_if_ddr3_emif_0_s0_id_router_005:id_router_005\|fpga_sdram_controller_mem_if_ddr3_emif_0_s0_id_router_005_default_decode:the_default_decode " "Elaborating entity \"fpga_sdram_controller_mem_if_ddr3_emif_0_s0_id_router_005_default_decode\" for hierarchy \"fpga_sdram_controller:u0\|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|fpga_sdram_controller_mem_if_ddr3_emif_0_s0:s0\|fpga_sdram_controller_mem_if_ddr3_emif_0_s0_id_router_005:id_router_005\|fpga_sdram_controller_mem_if_ddr3_emif_0_s0_id_router_005_default_decode:the_default_decode\"" {  } { { "fpga_sdram_controller/synthesis/submodules/fpga_sdram_controller_mem_if_ddr3_emif_0_s0_id_router_005.sv" "the_default_decode" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/fpga_sdram_controller/synthesis/submodules/fpga_sdram_controller_mem_if_ddr3_emif_0_s0_id_router_005.sv" 175 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438872842194 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_traffic_limiter fpga_sdram_controller:u0\|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|fpga_sdram_controller_mem_if_ddr3_emif_0_s0:s0\|altera_merlin_traffic_limiter:limiter " "Elaborating entity \"altera_merlin_traffic_limiter\" for hierarchy \"fpga_sdram_controller:u0\|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|fpga_sdram_controller_mem_if_ddr3_emif_0_s0:s0\|altera_merlin_traffic_limiter:limiter\"" {  } { { "fpga_sdram_controller/synthesis/submodules/fpga_sdram_controller_mem_if_ddr3_emif_0_s0.v" "limiter" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/fpga_sdram_controller/synthesis/submodules/fpga_sdram_controller_mem_if_ddr3_emif_0_s0.v" 2570 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438872842223 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpga_sdram_controller_mem_if_ddr3_emif_0_s0_cmd_xbar_demux fpga_sdram_controller:u0\|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|fpga_sdram_controller_mem_if_ddr3_emif_0_s0:s0\|fpga_sdram_controller_mem_if_ddr3_emif_0_s0_cmd_xbar_demux:cmd_xbar_demux " "Elaborating entity \"fpga_sdram_controller_mem_if_ddr3_emif_0_s0_cmd_xbar_demux\" for hierarchy \"fpga_sdram_controller:u0\|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|fpga_sdram_controller_mem_if_ddr3_emif_0_s0:s0\|fpga_sdram_controller_mem_if_ddr3_emif_0_s0_cmd_xbar_demux:cmd_xbar_demux\"" {  } { { "fpga_sdram_controller/synthesis/submodules/fpga_sdram_controller_mem_if_ddr3_emif_0_s0.v" "cmd_xbar_demux" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/fpga_sdram_controller/synthesis/submodules/fpga_sdram_controller_mem_if_ddr3_emif_0_s0.v" 2617 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438872842257 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpga_sdram_controller_mem_if_ddr3_emif_0_s0_cmd_xbar_demux_001 fpga_sdram_controller:u0\|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|fpga_sdram_controller_mem_if_ddr3_emif_0_s0:s0\|fpga_sdram_controller_mem_if_ddr3_emif_0_s0_cmd_xbar_demux_001:cmd_xbar_demux_001 " "Elaborating entity \"fpga_sdram_controller_mem_if_ddr3_emif_0_s0_cmd_xbar_demux_001\" for hierarchy \"fpga_sdram_controller:u0\|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|fpga_sdram_controller_mem_if_ddr3_emif_0_s0:s0\|fpga_sdram_controller_mem_if_ddr3_emif_0_s0_cmd_xbar_demux_001:cmd_xbar_demux_001\"" {  } { { "fpga_sdram_controller/synthesis/submodules/fpga_sdram_controller_mem_if_ddr3_emif_0_s0.v" "cmd_xbar_demux_001" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/fpga_sdram_controller/synthesis/submodules/fpga_sdram_controller_mem_if_ddr3_emif_0_s0.v" 2640 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438872842278 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpga_sdram_controller_mem_if_ddr3_emif_0_s0_cmd_xbar_demux_002 fpga_sdram_controller:u0\|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|fpga_sdram_controller_mem_if_ddr3_emif_0_s0:s0\|fpga_sdram_controller_mem_if_ddr3_emif_0_s0_cmd_xbar_demux_002:cmd_xbar_demux_002 " "Elaborating entity \"fpga_sdram_controller_mem_if_ddr3_emif_0_s0_cmd_xbar_demux_002\" for hierarchy \"fpga_sdram_controller:u0\|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|fpga_sdram_controller_mem_if_ddr3_emif_0_s0:s0\|fpga_sdram_controller_mem_if_ddr3_emif_0_s0_cmd_xbar_demux_002:cmd_xbar_demux_002\"" {  } { { "fpga_sdram_controller/synthesis/submodules/fpga_sdram_controller_mem_if_ddr3_emif_0_s0.v" "cmd_xbar_demux_002" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/fpga_sdram_controller/synthesis/submodules/fpga_sdram_controller_mem_if_ddr3_emif_0_s0.v" 2657 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438872842306 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpga_sdram_controller_mem_if_ddr3_emif_0_s0_cmd_xbar_mux_003 fpga_sdram_controller:u0\|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|fpga_sdram_controller_mem_if_ddr3_emif_0_s0:s0\|fpga_sdram_controller_mem_if_ddr3_emif_0_s0_cmd_xbar_mux_003:cmd_xbar_mux_003 " "Elaborating entity \"fpga_sdram_controller_mem_if_ddr3_emif_0_s0_cmd_xbar_mux_003\" for hierarchy \"fpga_sdram_controller:u0\|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|fpga_sdram_controller_mem_if_ddr3_emif_0_s0:s0\|fpga_sdram_controller_mem_if_ddr3_emif_0_s0_cmd_xbar_mux_003:cmd_xbar_mux_003\"" {  } { { "fpga_sdram_controller/synthesis/submodules/fpga_sdram_controller_mem_if_ddr3_emif_0_s0.v" "cmd_xbar_mux_003" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/fpga_sdram_controller/synthesis/submodules/fpga_sdram_controller_mem_if_ddr3_emif_0_s0.v" 2686 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438872842323 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator fpga_sdram_controller:u0\|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|fpga_sdram_controller_mem_if_ddr3_emif_0_s0:s0\|fpga_sdram_controller_mem_if_ddr3_emif_0_s0_cmd_xbar_mux_003:cmd_xbar_mux_003\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"fpga_sdram_controller:u0\|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|fpga_sdram_controller_mem_if_ddr3_emif_0_s0:s0\|fpga_sdram_controller_mem_if_ddr3_emif_0_s0_cmd_xbar_mux_003:cmd_xbar_mux_003\|altera_merlin_arbitrator:arb\"" {  } { { "fpga_sdram_controller/synthesis/submodules/fpga_sdram_controller_mem_if_ddr3_emif_0_s0_cmd_xbar_mux_003.sv" "arb" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/fpga_sdram_controller/synthesis/submodules/fpga_sdram_controller_mem_if_ddr3_emif_0_s0_cmd_xbar_mux_003.sv" 334 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438872842366 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder fpga_sdram_controller:u0\|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|fpga_sdram_controller_mem_if_ddr3_emif_0_s0:s0\|fpga_sdram_controller_mem_if_ddr3_emif_0_s0_cmd_xbar_mux_003:cmd_xbar_mux_003\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"fpga_sdram_controller:u0\|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|fpga_sdram_controller_mem_if_ddr3_emif_0_s0:s0\|fpga_sdram_controller_mem_if_ddr3_emif_0_s0_cmd_xbar_mux_003:cmd_xbar_mux_003\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "fpga_sdram_controller/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/fpga_sdram_controller/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438872842383 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpga_sdram_controller_mem_if_ddr3_emif_0_s0_cmd_xbar_mux_005 fpga_sdram_controller:u0\|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|fpga_sdram_controller_mem_if_ddr3_emif_0_s0:s0\|fpga_sdram_controller_mem_if_ddr3_emif_0_s0_cmd_xbar_mux_005:cmd_xbar_mux_005 " "Elaborating entity \"fpga_sdram_controller_mem_if_ddr3_emif_0_s0_cmd_xbar_mux_005\" for hierarchy \"fpga_sdram_controller:u0\|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|fpga_sdram_controller_mem_if_ddr3_emif_0_s0:s0\|fpga_sdram_controller_mem_if_ddr3_emif_0_s0_cmd_xbar_mux_005:cmd_xbar_mux_005\"" {  } { { "fpga_sdram_controller/synthesis/submodules/fpga_sdram_controller_mem_if_ddr3_emif_0_s0.v" "cmd_xbar_mux_005" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/fpga_sdram_controller/synthesis/submodules/fpga_sdram_controller_mem_if_ddr3_emif_0_s0.v" 2709 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438872842417 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator fpga_sdram_controller:u0\|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|fpga_sdram_controller_mem_if_ddr3_emif_0_s0:s0\|fpga_sdram_controller_mem_if_ddr3_emif_0_s0_cmd_xbar_mux_005:cmd_xbar_mux_005\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"fpga_sdram_controller:u0\|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|fpga_sdram_controller_mem_if_ddr3_emif_0_s0:s0\|fpga_sdram_controller_mem_if_ddr3_emif_0_s0_cmd_xbar_mux_005:cmd_xbar_mux_005\|altera_merlin_arbitrator:arb\"" {  } { { "fpga_sdram_controller/synthesis/submodules/fpga_sdram_controller_mem_if_ddr3_emif_0_s0_cmd_xbar_mux_005.sv" "arb" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/fpga_sdram_controller/synthesis/submodules/fpga_sdram_controller_mem_if_ddr3_emif_0_s0_cmd_xbar_mux_005.sv" 317 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438872842443 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder fpga_sdram_controller:u0\|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|fpga_sdram_controller_mem_if_ddr3_emif_0_s0:s0\|fpga_sdram_controller_mem_if_ddr3_emif_0_s0_cmd_xbar_mux_005:cmd_xbar_mux_005\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"fpga_sdram_controller:u0\|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|fpga_sdram_controller_mem_if_ddr3_emif_0_s0:s0\|fpga_sdram_controller_mem_if_ddr3_emif_0_s0_cmd_xbar_mux_005:cmd_xbar_mux_005\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "fpga_sdram_controller/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/fpga_sdram_controller/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438872842462 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpga_sdram_controller_mem_if_ddr3_emif_0_s0_rsp_xbar_demux_003 fpga_sdram_controller:u0\|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|fpga_sdram_controller_mem_if_ddr3_emif_0_s0:s0\|fpga_sdram_controller_mem_if_ddr3_emif_0_s0_rsp_xbar_demux_003:rsp_xbar_demux_003 " "Elaborating entity \"fpga_sdram_controller_mem_if_ddr3_emif_0_s0_rsp_xbar_demux_003\" for hierarchy \"fpga_sdram_controller:u0\|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|fpga_sdram_controller_mem_if_ddr3_emif_0_s0:s0\|fpga_sdram_controller_mem_if_ddr3_emif_0_s0_rsp_xbar_demux_003:rsp_xbar_demux_003\"" {  } { { "fpga_sdram_controller/synthesis/submodules/fpga_sdram_controller_mem_if_ddr3_emif_0_s0.v" "rsp_xbar_demux_003" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/fpga_sdram_controller/synthesis/submodules/fpga_sdram_controller_mem_if_ddr3_emif_0_s0.v" 2789 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438872842557 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpga_sdram_controller_mem_if_ddr3_emif_0_s0_rsp_xbar_demux_005 fpga_sdram_controller:u0\|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|fpga_sdram_controller_mem_if_ddr3_emif_0_s0:s0\|fpga_sdram_controller_mem_if_ddr3_emif_0_s0_rsp_xbar_demux_005:rsp_xbar_demux_005 " "Elaborating entity \"fpga_sdram_controller_mem_if_ddr3_emif_0_s0_rsp_xbar_demux_005\" for hierarchy \"fpga_sdram_controller:u0\|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|fpga_sdram_controller_mem_if_ddr3_emif_0_s0:s0\|fpga_sdram_controller_mem_if_ddr3_emif_0_s0_rsp_xbar_demux_005:rsp_xbar_demux_005\"" {  } { { "fpga_sdram_controller/synthesis/submodules/fpga_sdram_controller_mem_if_ddr3_emif_0_s0.v" "rsp_xbar_demux_005" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/fpga_sdram_controller/synthesis/submodules/fpga_sdram_controller_mem_if_ddr3_emif_0_s0.v" 2829 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438872842596 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpga_sdram_controller_mem_if_ddr3_emif_0_s0_rsp_xbar_mux fpga_sdram_controller:u0\|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|fpga_sdram_controller_mem_if_ddr3_emif_0_s0:s0\|fpga_sdram_controller_mem_if_ddr3_emif_0_s0_rsp_xbar_mux:rsp_xbar_mux " "Elaborating entity \"fpga_sdram_controller_mem_if_ddr3_emif_0_s0_rsp_xbar_mux\" for hierarchy \"fpga_sdram_controller:u0\|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|fpga_sdram_controller_mem_if_ddr3_emif_0_s0:s0\|fpga_sdram_controller_mem_if_ddr3_emif_0_s0_rsp_xbar_mux:rsp_xbar_mux\"" {  } { { "fpga_sdram_controller/synthesis/submodules/fpga_sdram_controller_mem_if_ddr3_emif_0_s0.v" "rsp_xbar_mux" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/fpga_sdram_controller/synthesis/submodules/fpga_sdram_controller_mem_if_ddr3_emif_0_s0.v" 2876 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438872842637 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator fpga_sdram_controller:u0\|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|fpga_sdram_controller_mem_if_ddr3_emif_0_s0:s0\|fpga_sdram_controller_mem_if_ddr3_emif_0_s0_rsp_xbar_mux:rsp_xbar_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"fpga_sdram_controller:u0\|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|fpga_sdram_controller_mem_if_ddr3_emif_0_s0:s0\|fpga_sdram_controller_mem_if_ddr3_emif_0_s0_rsp_xbar_mux:rsp_xbar_mux\|altera_merlin_arbitrator:arb\"" {  } { { "fpga_sdram_controller/synthesis/submodules/fpga_sdram_controller_mem_if_ddr3_emif_0_s0_rsp_xbar_mux.sv" "arb" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/fpga_sdram_controller/synthesis/submodules/fpga_sdram_controller_mem_if_ddr3_emif_0_s0_rsp_xbar_mux.sv" 360 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438872842675 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder fpga_sdram_controller:u0\|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|fpga_sdram_controller_mem_if_ddr3_emif_0_s0:s0\|fpga_sdram_controller_mem_if_ddr3_emif_0_s0_rsp_xbar_mux:rsp_xbar_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"fpga_sdram_controller:u0\|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|fpga_sdram_controller_mem_if_ddr3_emif_0_s0:s0\|fpga_sdram_controller_mem_if_ddr3_emif_0_s0_rsp_xbar_mux:rsp_xbar_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "fpga_sdram_controller/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/fpga_sdram_controller/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438872842692 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpga_sdram_controller_mem_if_ddr3_emif_0_s0_rsp_xbar_mux_001 fpga_sdram_controller:u0\|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|fpga_sdram_controller_mem_if_ddr3_emif_0_s0:s0\|fpga_sdram_controller_mem_if_ddr3_emif_0_s0_rsp_xbar_mux_001:rsp_xbar_mux_001 " "Elaborating entity \"fpga_sdram_controller_mem_if_ddr3_emif_0_s0_rsp_xbar_mux_001\" for hierarchy \"fpga_sdram_controller:u0\|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|fpga_sdram_controller_mem_if_ddr3_emif_0_s0:s0\|fpga_sdram_controller_mem_if_ddr3_emif_0_s0_rsp_xbar_mux_001:rsp_xbar_mux_001\"" {  } { { "fpga_sdram_controller/synthesis/submodules/fpga_sdram_controller_mem_if_ddr3_emif_0_s0.v" "rsp_xbar_mux_001" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/fpga_sdram_controller/synthesis/submodules/fpga_sdram_controller_mem_if_ddr3_emif_0_s0.v" 2899 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438872842750 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator fpga_sdram_controller:u0\|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|fpga_sdram_controller_mem_if_ddr3_emif_0_s0:s0\|fpga_sdram_controller_mem_if_ddr3_emif_0_s0_rsp_xbar_mux_001:rsp_xbar_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"fpga_sdram_controller:u0\|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|fpga_sdram_controller_mem_if_ddr3_emif_0_s0:s0\|fpga_sdram_controller_mem_if_ddr3_emif_0_s0_rsp_xbar_mux_001:rsp_xbar_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "fpga_sdram_controller/synthesis/submodules/fpga_sdram_controller_mem_if_ddr3_emif_0_s0_rsp_xbar_mux_001.sv" "arb" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/fpga_sdram_controller/synthesis/submodules/fpga_sdram_controller_mem_if_ddr3_emif_0_s0_rsp_xbar_mux_001.sv" 296 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438872842786 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpga_sdram_controller_mem_if_ddr3_emif_0_s0_irq_mapper fpga_sdram_controller:u0\|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|fpga_sdram_controller_mem_if_ddr3_emif_0_s0:s0\|fpga_sdram_controller_mem_if_ddr3_emif_0_s0_irq_mapper:irq_mapper " "Elaborating entity \"fpga_sdram_controller_mem_if_ddr3_emif_0_s0_irq_mapper\" for hierarchy \"fpga_sdram_controller:u0\|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|fpga_sdram_controller_mem_if_ddr3_emif_0_s0:s0\|fpga_sdram_controller_mem_if_ddr3_emif_0_s0_irq_mapper:irq_mapper\"" {  } { { "fpga_sdram_controller/synthesis/submodules/fpga_sdram_controller_mem_if_ddr3_emif_0_s0.v" "irq_mapper" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/fpga_sdram_controller/synthesis/submodules/fpga_sdram_controller_mem_if_ddr3_emif_0_s0.v" 2905 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438872842834 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpga_sdram_controller_mem_if_ddr3_emif_0_dmaster fpga_sdram_controller:u0\|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|fpga_sdram_controller_mem_if_ddr3_emif_0_dmaster:dmaster " "Elaborating entity \"fpga_sdram_controller_mem_if_ddr3_emif_0_dmaster\" for hierarchy \"fpga_sdram_controller:u0\|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|fpga_sdram_controller_mem_if_ddr3_emif_0_dmaster:dmaster\"" {  } { { "fpga_sdram_controller/synthesis/submodules/fpga_sdram_controller_mem_if_ddr3_emif_0.v" "dmaster" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/fpga_sdram_controller/synthesis/submodules/fpga_sdram_controller_mem_if_ddr3_emif_0.v" 452 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438872842860 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_jtag_interface fpga_sdram_controller:u0\|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|fpga_sdram_controller_mem_if_ddr3_emif_0_dmaster:dmaster\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master " "Elaborating entity \"altera_avalon_st_jtag_interface\" for hierarchy \"fpga_sdram_controller:u0\|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|fpga_sdram_controller_mem_if_ddr3_emif_0_dmaster:dmaster\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\"" {  } { { "fpga_sdram_controller/synthesis/submodules/fpga_sdram_controller_mem_if_ddr3_emif_0_dmaster.v" "jtag_phy_embedded_in_jtag_master" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/fpga_sdram_controller/synthesis/submodules/fpga_sdram_controller_mem_if_ddr3_emif_0_dmaster.v" 113 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438872842875 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_jtag_dc_streaming fpga_sdram_controller:u0\|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|fpga_sdram_controller_mem_if_ddr3_emif_0_dmaster:dmaster\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming " "Elaborating entity \"altera_jtag_dc_streaming\" for hierarchy \"fpga_sdram_controller:u0\|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|fpga_sdram_controller_mem_if_ddr3_emif_0_dmaster:dmaster\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\"" {  } { { "fpga_sdram_controller/synthesis/submodules/altera_avalon_st_jtag_interface.v" "normal.jtag_dc_streaming" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/fpga_sdram_controller/synthesis/submodules/altera_avalon_st_jtag_interface.v" 75 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438872842890 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer fpga_sdram_controller:u0\|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|fpga_sdram_controller_mem_if_ddr3_emif_0_dmaster:dmaster\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_std_synchronizer:synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"fpga_sdram_controller:u0\|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|fpga_sdram_controller_mem_if_ddr3_emif_0_dmaster:dmaster\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_std_synchronizer:synchronizer\"" {  } { { "fpga_sdram_controller/synthesis/submodules/altera_jtag_dc_streaming.v" "synchronizer" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/fpga_sdram_controller/synthesis/submodules/altera_jtag_dc_streaming.v" 188 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438872842965 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "fpga_sdram_controller:u0\|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|fpga_sdram_controller_mem_if_ddr3_emif_0_dmaster:dmaster\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_std_synchronizer:synchronizer " "Elaborated megafunction instantiation \"fpga_sdram_controller:u0\|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|fpga_sdram_controller_mem_if_ddr3_emif_0_dmaster:dmaster\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_std_synchronizer:synchronizer\"" {  } { { "fpga_sdram_controller/synthesis/submodules/altera_jtag_dc_streaming.v" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/fpga_sdram_controller/synthesis/submodules/altera_jtag_dc_streaming.v" 188 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1438872842967 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "fpga_sdram_controller:u0\|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|fpga_sdram_controller_mem_if_ddr3_emif_0_dmaster:dmaster\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_std_synchronizer:synchronizer " "Instantiated megafunction \"fpga_sdram_controller:u0\|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|fpga_sdram_controller_mem_if_ddr3_emif_0_dmaster:dmaster\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_std_synchronizer:synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 3 " "Parameter \"depth\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438872842967 ""}  } { { "fpga_sdram_controller/synthesis/submodules/altera_jtag_dc_streaming.v" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/fpga_sdram_controller/synthesis/submodules/altera_jtag_dc_streaming.v" 188 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1438872842967 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_jtag_streaming fpga_sdram_controller:u0\|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|fpga_sdram_controller_mem_if_ddr3_emif_0_dmaster:dmaster\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming " "Elaborating entity \"altera_jtag_streaming\" for hierarchy \"fpga_sdram_controller:u0\|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|fpga_sdram_controller_mem_if_ddr3_emif_0_dmaster:dmaster\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\"" {  } { { "fpga_sdram_controller/synthesis/submodules/altera_jtag_dc_streaming.v" "jtag_streaming" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/fpga_sdram_controller/synthesis/submodules/altera_jtag_dc_streaming.v" 210 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438872842991 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer fpga_sdram_controller:u0\|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|fpga_sdram_controller_mem_if_ddr3_emif_0_dmaster:dmaster\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_std_synchronizer:clock_sense_reset_n_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"fpga_sdram_controller:u0\|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|fpga_sdram_controller_mem_if_ddr3_emif_0_dmaster:dmaster\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_std_synchronizer:clock_sense_reset_n_synchronizer\"" {  } { { "fpga_sdram_controller/synthesis/submodules/altera_jtag_streaming.v" "clock_sense_reset_n_synchronizer" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/fpga_sdram_controller/synthesis/submodules/altera_jtag_streaming.v" 241 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438872843043 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "fpga_sdram_controller:u0\|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|fpga_sdram_controller_mem_if_ddr3_emif_0_dmaster:dmaster\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_std_synchronizer:clock_sense_reset_n_synchronizer " "Elaborated megafunction instantiation \"fpga_sdram_controller:u0\|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|fpga_sdram_controller_mem_if_ddr3_emif_0_dmaster:dmaster\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_std_synchronizer:clock_sense_reset_n_synchronizer\"" {  } { { "fpga_sdram_controller/synthesis/submodules/altera_jtag_streaming.v" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/fpga_sdram_controller/synthesis/submodules/altera_jtag_streaming.v" 241 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1438872843045 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "fpga_sdram_controller:u0\|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|fpga_sdram_controller_mem_if_ddr3_emif_0_dmaster:dmaster\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_std_synchronizer:clock_sense_reset_n_synchronizer " "Instantiated megafunction \"fpga_sdram_controller:u0\|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|fpga_sdram_controller_mem_if_ddr3_emif_0_dmaster:dmaster\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_std_synchronizer:clock_sense_reset_n_synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 8 " "Parameter \"depth\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438872843046 ""}  } { { "fpga_sdram_controller/synthesis/submodules/altera_jtag_streaming.v" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/fpga_sdram_controller/synthesis/submodules/altera_jtag_streaming.v" 241 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1438872843046 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_jtag_sld_node fpga_sdram_controller:u0\|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|fpga_sdram_controller_mem_if_ddr3_emif_0_dmaster:dmaster\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_jtag_sld_node:node " "Elaborating entity \"altera_jtag_sld_node\" for hierarchy \"fpga_sdram_controller:u0\|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|fpga_sdram_controller_mem_if_ddr3_emif_0_dmaster:dmaster\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_jtag_sld_node:node\"" {  } { { "fpga_sdram_controller/synthesis/submodules/altera_jtag_streaming.v" "node" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/fpga_sdram_controller/synthesis/submodules/altera_jtag_streaming.v" 557 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438872843061 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic fpga_sdram_controller:u0\|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|fpga_sdram_controller_mem_if_ddr3_emif_0_dmaster:dmaster\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"fpga_sdram_controller:u0\|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|fpga_sdram_controller_mem_if_ddr3_emif_0_dmaster:dmaster\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\"" {  } { { "fpga_sdram_controller/synthesis/submodules/altera_jtag_sld_node.v" "sld_virtual_jtag_component" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/fpga_sdram_controller/synthesis/submodules/altera_jtag_sld_node.v" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438872843125 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "fpga_sdram_controller:u0\|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|fpga_sdram_controller_mem_if_ddr3_emif_0_dmaster:dmaster\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component " "Elaborated megafunction instantiation \"fpga_sdram_controller:u0\|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|fpga_sdram_controller_mem_if_ddr3_emif_0_dmaster:dmaster\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\"" {  } { { "fpga_sdram_controller/synthesis/submodules/altera_jtag_sld_node.v" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/fpga_sdram_controller/synthesis/submodules/altera_jtag_sld_node.v" 86 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1438872843127 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "fpga_sdram_controller:u0\|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|fpga_sdram_controller_mem_if_ddr3_emif_0_dmaster:dmaster\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component " "Instantiated megafunction \"fpga_sdram_controller:u0\|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|fpga_sdram_controller_mem_if_ddr3_emif_0_dmaster:dmaster\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_mfg_id 110 " "Parameter \"sld_mfg_id\" = \"110\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438872843127 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_type_id 132 " "Parameter \"sld_type_id\" = \"132\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438872843127 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_version 1 " "Parameter \"sld_version\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438872843127 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index YES " "Parameter \"sld_auto_instance_index\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438872843127 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_instance_index 0 " "Parameter \"sld_instance_index\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438872843127 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_ir_width 3 " "Parameter \"sld_ir_width\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438872843127 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_action  " "Parameter \"sld_sim_action\" = \"\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438872843127 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_n_scan 0 " "Parameter \"sld_sim_n_scan\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438872843127 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_total_length 0 " "Parameter \"sld_sim_total_length\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438872843127 ""}  } { { "fpga_sdram_controller/synthesis/submodules/altera_jtag_sld_node.v" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/fpga_sdram_controller/synthesis/submodules/altera_jtag_sld_node.v" 86 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1438872843127 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl fpga_sdram_controller:u0\|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|fpga_sdram_controller_mem_if_ddr3_emif_0_dmaster:dmaster\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"fpga_sdram_controller:u0\|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|fpga_sdram_controller_mem_if_ddr3_emif_0_dmaster:dmaster\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "d:/altera/13.0sp1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438872843133 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "fpga_sdram_controller:u0\|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|fpga_sdram_controller_mem_if_ddr3_emif_0_dmaster:dmaster\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst fpga_sdram_controller:u0\|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|fpga_sdram_controller_mem_if_ddr3_emif_0_dmaster:dmaster\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component " "Elaborated megafunction instantiation \"fpga_sdram_controller:u0\|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|fpga_sdram_controller_mem_if_ddr3_emif_0_dmaster:dmaster\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\", which is child of megafunction instantiation \"fpga_sdram_controller:u0\|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|fpga_sdram_controller_mem_if_ddr3_emif_0_dmaster:dmaster\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\"" {  } { { "sld_virtual_jtag_basic.v" "" { Text "d:/altera/13.0sp1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } } { "fpga_sdram_controller/synthesis/submodules/altera_jtag_sld_node.v" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/fpga_sdram_controller/synthesis/submodules/altera_jtag_sld_node.v" 86 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438872843137 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_idle_remover fpga_sdram_controller:u0\|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|fpga_sdram_controller_mem_if_ddr3_emif_0_dmaster:dmaster\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_avalon_st_idle_remover:idle_remover " "Elaborating entity \"altera_avalon_st_idle_remover\" for hierarchy \"fpga_sdram_controller:u0\|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|fpga_sdram_controller_mem_if_ddr3_emif_0_dmaster:dmaster\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_avalon_st_idle_remover:idle_remover\"" {  } { { "fpga_sdram_controller/synthesis/submodules/altera_jtag_streaming.v" "idle_remover" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/fpga_sdram_controller/synthesis/submodules/altera_jtag_streaming.v" 574 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438872843162 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_idle_inserter fpga_sdram_controller:u0\|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|fpga_sdram_controller_mem_if_ddr3_emif_0_dmaster:dmaster\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_avalon_st_idle_inserter:idle_inserter " "Elaborating entity \"altera_avalon_st_idle_inserter\" for hierarchy \"fpga_sdram_controller:u0\|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|fpga_sdram_controller_mem_if_ddr3_emif_0_dmaster:dmaster\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_avalon_st_idle_inserter:idle_inserter\"" {  } { { "fpga_sdram_controller/synthesis/submodules/altera_jtag_streaming.v" "idle_inserter" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/fpga_sdram_controller/synthesis/submodules/altera_jtag_streaming.v" 591 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438872843199 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_clock_crosser fpga_sdram_controller:u0\|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|fpga_sdram_controller_mem_if_ddr3_emif_0_dmaster:dmaster\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_avalon_st_clock_crosser:sink_crosser " "Elaborating entity \"altera_avalon_st_clock_crosser\" for hierarchy \"fpga_sdram_controller:u0\|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|fpga_sdram_controller_mem_if_ddr3_emif_0_dmaster:dmaster\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_avalon_st_clock_crosser:sink_crosser\"" {  } { { "fpga_sdram_controller/synthesis/submodules/altera_jtag_dc_streaming.v" "sink_crosser" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/fpga_sdram_controller/synthesis/submodules/altera_jtag_dc_streaming.v" 230 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438872843221 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_pipeline_base fpga_sdram_controller:u0\|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|fpga_sdram_controller_mem_if_ddr3_emif_0_dmaster:dmaster\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_avalon_st_clock_crosser:sink_crosser\|altera_avalon_st_pipeline_base:output_stage " "Elaborating entity \"altera_avalon_st_pipeline_base\" for hierarchy \"fpga_sdram_controller:u0\|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|fpga_sdram_controller_mem_if_ddr3_emif_0_dmaster:dmaster\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_avalon_st_clock_crosser:sink_crosser\|altera_avalon_st_pipeline_base:output_stage\"" {  } { { "fpga_sdram_controller/synthesis/submodules/altera_avalon_st_clock_crosser.v" "output_stage" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/fpga_sdram_controller/synthesis/submodules/altera_avalon_st_clock_crosser.v" 129 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438872843255 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_jtag_src_crosser fpga_sdram_controller:u0\|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|fpga_sdram_controller_mem_if_ddr3_emif_0_dmaster:dmaster\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_src_crosser:source_crosser " "Elaborating entity \"altera_jtag_src_crosser\" for hierarchy \"fpga_sdram_controller:u0\|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|fpga_sdram_controller_mem_if_ddr3_emif_0_dmaster:dmaster\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_src_crosser:source_crosser\"" {  } { { "fpga_sdram_controller/synthesis/submodules/altera_jtag_dc_streaming.v" "source_crosser" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/fpga_sdram_controller/synthesis/submodules/altera_jtag_dc_streaming.v" 243 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438872843285 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_jtag_control_signal_crosser fpga_sdram_controller:u0\|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|fpga_sdram_controller_mem_if_ddr3_emif_0_dmaster:dmaster\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_src_crosser:source_crosser\|altera_jtag_control_signal_crosser:crosser " "Elaborating entity \"altera_jtag_control_signal_crosser\" for hierarchy \"fpga_sdram_controller:u0\|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|fpga_sdram_controller_mem_if_ddr3_emif_0_dmaster:dmaster\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_src_crosser:source_crosser\|altera_jtag_control_signal_crosser:crosser\"" {  } { { "fpga_sdram_controller/synthesis/submodules/altera_jtag_dc_streaming.v" "crosser" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/fpga_sdram_controller/synthesis/submodules/altera_jtag_dc_streaming.v" 97 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438872843308 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpga_sdram_controller_mem_if_ddr3_emif_0_dmaster_timing_adt fpga_sdram_controller:u0\|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|fpga_sdram_controller_mem_if_ddr3_emif_0_dmaster:dmaster\|fpga_sdram_controller_mem_if_ddr3_emif_0_dmaster_timing_adt:timing_adt " "Elaborating entity \"fpga_sdram_controller_mem_if_ddr3_emif_0_dmaster_timing_adt\" for hierarchy \"fpga_sdram_controller:u0\|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|fpga_sdram_controller_mem_if_ddr3_emif_0_dmaster:dmaster\|fpga_sdram_controller_mem_if_ddr3_emif_0_dmaster_timing_adt:timing_adt\"" {  } { { "fpga_sdram_controller/synthesis/submodules/fpga_sdram_controller_mem_if_ddr3_emif_0_dmaster.v" "timing_adt" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/fpga_sdram_controller/synthesis/submodules/fpga_sdram_controller_mem_if_ddr3_emif_0_dmaster.v" 123 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438872843334 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo fpga_sdram_controller:u0\|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|fpga_sdram_controller_mem_if_ddr3_emif_0_dmaster:dmaster\|altera_avalon_sc_fifo:fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"fpga_sdram_controller:u0\|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|fpga_sdram_controller_mem_if_ddr3_emif_0_dmaster:dmaster\|altera_avalon_sc_fifo:fifo\"" {  } { { "fpga_sdram_controller/synthesis/submodules/fpga_sdram_controller_mem_if_ddr3_emif_0_dmaster.v" "fifo" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/fpga_sdram_controller/synthesis/submodules/fpga_sdram_controller_mem_if_ddr3_emif_0_dmaster.v" 164 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438872843362 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_bytes_to_packets fpga_sdram_controller:u0\|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|fpga_sdram_controller_mem_if_ddr3_emif_0_dmaster:dmaster\|altera_avalon_st_bytes_to_packets:b2p " "Elaborating entity \"altera_avalon_st_bytes_to_packets\" for hierarchy \"fpga_sdram_controller:u0\|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|fpga_sdram_controller_mem_if_ddr3_emif_0_dmaster:dmaster\|altera_avalon_st_bytes_to_packets:b2p\"" {  } { { "fpga_sdram_controller/synthesis/submodules/fpga_sdram_controller_mem_if_ddr3_emif_0_dmaster.v" "b2p" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/fpga_sdram_controller/synthesis/submodules/fpga_sdram_controller_mem_if_ddr3_emif_0_dmaster.v" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438872843373 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_packets_to_bytes fpga_sdram_controller:u0\|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|fpga_sdram_controller_mem_if_ddr3_emif_0_dmaster:dmaster\|altera_avalon_st_packets_to_bytes:p2b " "Elaborating entity \"altera_avalon_st_packets_to_bytes\" for hierarchy \"fpga_sdram_controller:u0\|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|fpga_sdram_controller_mem_if_ddr3_emif_0_dmaster:dmaster\|altera_avalon_st_packets_to_bytes:p2b\"" {  } { { "fpga_sdram_controller/synthesis/submodules/fpga_sdram_controller_mem_if_ddr3_emif_0_dmaster.v" "p2b" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/fpga_sdram_controller/synthesis/submodules/fpga_sdram_controller_mem_if_ddr3_emif_0_dmaster.v" 198 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438872843398 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_packets_to_master fpga_sdram_controller:u0\|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|fpga_sdram_controller_mem_if_ddr3_emif_0_dmaster:dmaster\|altera_avalon_packets_to_master:transacto " "Elaborating entity \"altera_avalon_packets_to_master\" for hierarchy \"fpga_sdram_controller:u0\|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|fpga_sdram_controller_mem_if_ddr3_emif_0_dmaster:dmaster\|altera_avalon_packets_to_master:transacto\"" {  } { { "fpga_sdram_controller/synthesis/submodules/fpga_sdram_controller_mem_if_ddr3_emif_0_dmaster.v" "transacto" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/fpga_sdram_controller/synthesis/submodules/fpga_sdram_controller_mem_if_ddr3_emif_0_dmaster.v" 225 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438872843409 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "packets_to_master fpga_sdram_controller:u0\|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|fpga_sdram_controller_mem_if_ddr3_emif_0_dmaster:dmaster\|altera_avalon_packets_to_master:transacto\|packets_to_master:p2m " "Elaborating entity \"packets_to_master\" for hierarchy \"fpga_sdram_controller:u0\|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|fpga_sdram_controller_mem_if_ddr3_emif_0_dmaster:dmaster\|altera_avalon_packets_to_master:transacto\|packets_to_master:p2m\"" {  } { { "fpga_sdram_controller/synthesis/submodules/altera_avalon_packets_to_master.v" "p2m" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/fpga_sdram_controller/synthesis/submodules/altera_avalon_packets_to_master.v" 124 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438872843423 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpga_sdram_controller_mem_if_ddr3_emif_0_dmaster_b2p_adapter fpga_sdram_controller:u0\|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|fpga_sdram_controller_mem_if_ddr3_emif_0_dmaster:dmaster\|fpga_sdram_controller_mem_if_ddr3_emif_0_dmaster_b2p_adapter:b2p_adapter " "Elaborating entity \"fpga_sdram_controller_mem_if_ddr3_emif_0_dmaster_b2p_adapter\" for hierarchy \"fpga_sdram_controller:u0\|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|fpga_sdram_controller_mem_if_ddr3_emif_0_dmaster:dmaster\|fpga_sdram_controller_mem_if_ddr3_emif_0_dmaster_b2p_adapter:b2p_adapter\"" {  } { { "fpga_sdram_controller/synthesis/submodules/fpga_sdram_controller_mem_if_ddr3_emif_0_dmaster.v" "b2p_adapter" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/fpga_sdram_controller/synthesis/submodules/fpga_sdram_controller_mem_if_ddr3_emif_0_dmaster.v" 241 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438872843445 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "out_channel fpga_sdram_controller_mem_if_ddr3_emif_0_dmaster_b2p_adapter.v(28) " "Verilog HDL or VHDL warning at fpga_sdram_controller_mem_if_ddr3_emif_0_dmaster_b2p_adapter.v(28): object \"out_channel\" assigned a value but never read" {  } { { "fpga_sdram_controller/synthesis/submodules/fpga_sdram_controller_mem_if_ddr3_emif_0_dmaster_b2p_adapter.v" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/fpga_sdram_controller/synthesis/submodules/fpga_sdram_controller_mem_if_ddr3_emif_0_dmaster_b2p_adapter.v" 28 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1438872843447 "|fpga_top|fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_dmaster:dmaster|fpga_sdram_controller_mem_if_ddr3_emif_0_dmaster_b2p_adapter:b2p_adapter"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 1 fpga_sdram_controller_mem_if_ddr3_emif_0_dmaster_b2p_adapter.v(40) " "Verilog HDL assignment warning at fpga_sdram_controller_mem_if_ddr3_emif_0_dmaster_b2p_adapter.v(40): truncated value with size 8 to match size of target (1)" {  } { { "fpga_sdram_controller/synthesis/submodules/fpga_sdram_controller_mem_if_ddr3_emif_0_dmaster_b2p_adapter.v" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/fpga_sdram_controller/synthesis/submodules/fpga_sdram_controller_mem_if_ddr3_emif_0_dmaster_b2p_adapter.v" 40 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1438872843447 "|fpga_top|fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_dmaster:dmaster|fpga_sdram_controller_mem_if_ddr3_emif_0_dmaster_b2p_adapter:b2p_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpga_sdram_controller_mem_if_ddr3_emif_0_dmaster_p2b_adapter fpga_sdram_controller:u0\|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|fpga_sdram_controller_mem_if_ddr3_emif_0_dmaster:dmaster\|fpga_sdram_controller_mem_if_ddr3_emif_0_dmaster_p2b_adapter:p2b_adapter " "Elaborating entity \"fpga_sdram_controller_mem_if_ddr3_emif_0_dmaster_p2b_adapter\" for hierarchy \"fpga_sdram_controller:u0\|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|fpga_sdram_controller_mem_if_ddr3_emif_0_dmaster:dmaster\|fpga_sdram_controller_mem_if_ddr3_emif_0_dmaster_p2b_adapter:p2b_adapter\"" {  } { { "fpga_sdram_controller/synthesis/submodules/fpga_sdram_controller_mem_if_ddr3_emif_0_dmaster.v" "p2b_adapter" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/fpga_sdram_controller/synthesis/submodules/fpga_sdram_controller_mem_if_ddr3_emif_0_dmaster.v" 257 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438872843458 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller fpga_sdram_controller:u0\|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|fpga_sdram_controller_mem_if_ddr3_emif_0_dmaster:dmaster\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"fpga_sdram_controller:u0\|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|fpga_sdram_controller_mem_if_ddr3_emif_0_dmaster:dmaster\|altera_reset_controller:rst_controller\"" {  } { { "fpga_sdram_controller/synthesis/submodules/fpga_sdram_controller_mem_if_ddr3_emif_0_dmaster.v" "rst_controller" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/fpga_sdram_controller/synthesis/submodules/fpga_sdram_controller_mem_if_ddr3_emif_0_dmaster.v" 284 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438872843480 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer fpga_sdram_controller:u0\|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|fpga_sdram_controller_mem_if_ddr3_emif_0_dmaster:dmaster\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"fpga_sdram_controller:u0\|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|fpga_sdram_controller_mem_if_ddr3_emif_0_dmaster:dmaster\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "fpga_sdram_controller/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/fpga_sdram_controller/synthesis/submodules/altera_reset_controller.v" 120 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438872843492 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpga_sdram_controller_mem_if_ddr3_emif_0_c0 fpga_sdram_controller:u0\|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|fpga_sdram_controller_mem_if_ddr3_emif_0_c0:c0 " "Elaborating entity \"fpga_sdram_controller_mem_if_ddr3_emif_0_c0\" for hierarchy \"fpga_sdram_controller:u0\|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|fpga_sdram_controller_mem_if_ddr3_emif_0_c0:c0\"" {  } { { "fpga_sdram_controller/synthesis/submodules/fpga_sdram_controller_mem_if_ddr3_emif_0.v" "c0" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/fpga_sdram_controller/synthesis/submodules/fpga_sdram_controller_mem_if_ddr3_emif_0.v" 495 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438872843509 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_mem_if_nextgen_ddr3_controller_core fpga_sdram_controller:u0\|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|fpga_sdram_controller_mem_if_ddr3_emif_0_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0 " "Elaborating entity \"alt_mem_if_nextgen_ddr3_controller_core\" for hierarchy \"fpga_sdram_controller:u0\|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|fpga_sdram_controller_mem_if_ddr3_emif_0_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\"" {  } { { "fpga_sdram_controller/synthesis/submodules/fpga_sdram_controller_mem_if_ddr3_emif_0_c0.v" "ng0" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/fpga_sdram_controller/synthesis/submodules/fpga_sdram_controller_mem_if_ddr3_emif_0_c0.v" 256 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438872843526 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_mem_ddrx_controller_st_top fpga_sdram_controller:u0\|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|fpga_sdram_controller_mem_if_ddr3_emif_0_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst " "Elaborating entity \"alt_mem_ddrx_controller_st_top\" for hierarchy \"fpga_sdram_controller:u0\|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|fpga_sdram_controller_mem_if_ddr3_emif_0_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\"" {  } { { "fpga_sdram_controller/synthesis/submodules/alt_mem_if_nextgen_ddr3_controller_core.sv" "alt_mem_ddrx_controller_top_inst" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/fpga_sdram_controller/synthesis/submodules/alt_mem_if_nextgen_ddr3_controller_core.sv" 522 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438872843550 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_mem_ddrx_controller fpga_sdram_controller:u0\|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|fpga_sdram_controller_mem_if_ddr3_emif_0_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst " "Elaborating entity \"alt_mem_ddrx_controller\" for hierarchy \"fpga_sdram_controller:u0\|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|fpga_sdram_controller_mem_if_ddr3_emif_0_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\"" {  } { { "fpga_sdram_controller/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "controller_inst" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/fpga_sdram_controller/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 1203 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438872843599 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 alt_mem_ddrx_controller.v(1021) " "Verilog HDL assignment warning at alt_mem_ddrx_controller.v(1021): truncated value with size 32 to match size of target (2)" {  } { { "fpga_sdram_controller/synthesis/submodules/alt_mem_ddrx_controller.v" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/fpga_sdram_controller/synthesis/submodules/alt_mem_ddrx_controller.v" 1021 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1438872843620 "|fpga_top|fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 alt_mem_ddrx_controller.v(1022) " "Verilog HDL assignment warning at alt_mem_ddrx_controller.v(1022): truncated value with size 32 to match size of target (2)" {  } { { "fpga_sdram_controller/synthesis/submodules/alt_mem_ddrx_controller.v" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/fpga_sdram_controller/synthesis/submodules/alt_mem_ddrx_controller.v" 1022 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1438872843620 "|fpga_top|fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_mem_ddrx_input_if fpga_sdram_controller:u0\|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|fpga_sdram_controller_mem_if_ddr3_emif_0_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_input_if:input_if_inst " "Elaborating entity \"alt_mem_ddrx_input_if\" for hierarchy \"fpga_sdram_controller:u0\|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|fpga_sdram_controller_mem_if_ddr3_emif_0_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_input_if:input_if_inst\"" {  } { { "fpga_sdram_controller/synthesis/submodules/alt_mem_ddrx_controller.v" "input_if_inst" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/fpga_sdram_controller/synthesis/submodules/alt_mem_ddrx_controller.v" 1147 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438872843659 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_mem_ddrx_cmd_gen fpga_sdram_controller:u0\|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|fpga_sdram_controller_mem_if_ddr3_emif_0_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_cmd_gen:cmd_gen_inst " "Elaborating entity \"alt_mem_ddrx_cmd_gen\" for hierarchy \"fpga_sdram_controller:u0\|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|fpga_sdram_controller_mem_if_ddr3_emif_0_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_cmd_gen:cmd_gen_inst\"" {  } { { "fpga_sdram_controller/synthesis/submodules/alt_mem_ddrx_controller.v" "cmd_gen_inst" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/fpga_sdram_controller/synthesis/submodules/alt_mem_ddrx_controller.v" 1271 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438872843683 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_mem_ddrx_tbp fpga_sdram_controller:u0\|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|fpga_sdram_controller_mem_if_ddr3_emif_0_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_tbp:tbp_inst " "Elaborating entity \"alt_mem_ddrx_tbp\" for hierarchy \"fpga_sdram_controller:u0\|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|fpga_sdram_controller_mem_if_ddr3_emif_0_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_tbp:tbp_inst\"" {  } { { "fpga_sdram_controller/synthesis/submodules/alt_mem_ddrx_controller.v" "tbp_inst" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/fpga_sdram_controller/synthesis/submodules/alt_mem_ddrx_controller.v" 1411 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438872843719 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_mem_ddrx_arbiter fpga_sdram_controller:u0\|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|fpga_sdram_controller_mem_if_ddr3_emif_0_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_arbiter:arbiter_inst " "Elaborating entity \"alt_mem_ddrx_arbiter\" for hierarchy \"fpga_sdram_controller:u0\|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|fpga_sdram_controller_mem_if_ddr3_emif_0_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_arbiter:arbiter_inst\"" {  } { { "fpga_sdram_controller/synthesis/submodules/alt_mem_ddrx_controller.v" "arbiter_inst" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/fpga_sdram_controller/synthesis/submodules/alt_mem_ddrx_controller.v" 1520 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438872843764 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_mem_ddrx_burst_gen fpga_sdram_controller:u0\|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|fpga_sdram_controller_mem_if_ddr3_emif_0_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_burst_gen:burst_gen_inst " "Elaborating entity \"alt_mem_ddrx_burst_gen\" for hierarchy \"fpga_sdram_controller:u0\|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|fpga_sdram_controller_mem_if_ddr3_emif_0_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_burst_gen:burst_gen_inst\"" {  } { { "fpga_sdram_controller/synthesis/submodules/alt_mem_ddrx_controller.v" "burst_gen_inst" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/fpga_sdram_controller/synthesis/submodules/alt_mem_ddrx_controller.v" 1624 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438872843787 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_mem_ddrx_addr_cmd_wrap fpga_sdram_controller:u0\|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|fpga_sdram_controller_mem_if_ddr3_emif_0_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_addr_cmd_wrap:addr_cmd_wrap_inst " "Elaborating entity \"alt_mem_ddrx_addr_cmd_wrap\" for hierarchy \"fpga_sdram_controller:u0\|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|fpga_sdram_controller_mem_if_ddr3_emif_0_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_addr_cmd_wrap:addr_cmd_wrap_inst\"" {  } { { "fpga_sdram_controller/synthesis/submodules/alt_mem_ddrx_controller.v" "addr_cmd_wrap_inst" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/fpga_sdram_controller/synthesis/submodules/alt_mem_ddrx_controller.v" 1721 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438872843830 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_mem_ddrx_addr_cmd fpga_sdram_controller:u0\|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|fpga_sdram_controller_mem_if_ddr3_emif_0_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_addr_cmd_wrap:addr_cmd_wrap_inst\|alt_mem_ddrx_addr_cmd:gen_bg_afi_signal_decode\[0\].alt_mem_ddrx_addr_cmd_inst " "Elaborating entity \"alt_mem_ddrx_addr_cmd\" for hierarchy \"fpga_sdram_controller:u0\|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|fpga_sdram_controller_mem_if_ddr3_emif_0_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_addr_cmd_wrap:addr_cmd_wrap_inst\|alt_mem_ddrx_addr_cmd:gen_bg_afi_signal_decode\[0\].alt_mem_ddrx_addr_cmd_inst\"" {  } { { "fpga_sdram_controller/synthesis/submodules/alt_mem_ddrx_addr_cmd_wrap.v" "gen_bg_afi_signal_decode\[0\].alt_mem_ddrx_addr_cmd_inst" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/fpga_sdram_controller/synthesis/submodules/alt_mem_ddrx_addr_cmd_wrap.v" 584 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438872843856 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_mem_ddrx_odt_gen fpga_sdram_controller:u0\|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|fpga_sdram_controller_mem_if_ddr3_emif_0_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_addr_cmd_wrap:addr_cmd_wrap_inst\|alt_mem_ddrx_odt_gen:gen_bg_afi_signal_decode\[0\].odt_gen_inst " "Elaborating entity \"alt_mem_ddrx_odt_gen\" for hierarchy \"fpga_sdram_controller:u0\|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|fpga_sdram_controller_mem_if_ddr3_emif_0_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_addr_cmd_wrap:addr_cmd_wrap_inst\|alt_mem_ddrx_odt_gen:gen_bg_afi_signal_decode\[0\].odt_gen_inst\"" {  } { { "fpga_sdram_controller/synthesis/submodules/alt_mem_ddrx_addr_cmd_wrap.v" "gen_bg_afi_signal_decode\[0\].odt_gen_inst" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/fpga_sdram_controller/synthesis/submodules/alt_mem_ddrx_addr_cmd_wrap.v" 723 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438872843886 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_mem_ddrx_ddr2_odt_gen fpga_sdram_controller:u0\|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|fpga_sdram_controller_mem_if_ddr3_emif_0_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_addr_cmd_wrap:addr_cmd_wrap_inst\|alt_mem_ddrx_odt_gen:gen_bg_afi_signal_decode\[0\].odt_gen_inst\|alt_mem_ddrx_ddr2_odt_gen:ddr2_odt_gen\[0\].alt_mem_ddrx_ddr2_odt_gen_inst " "Elaborating entity \"alt_mem_ddrx_ddr2_odt_gen\" for hierarchy \"fpga_sdram_controller:u0\|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|fpga_sdram_controller_mem_if_ddr3_emif_0_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_addr_cmd_wrap:addr_cmd_wrap_inst\|alt_mem_ddrx_odt_gen:gen_bg_afi_signal_decode\[0\].odt_gen_inst\|alt_mem_ddrx_ddr2_odt_gen:ddr2_odt_gen\[0\].alt_mem_ddrx_ddr2_odt_gen_inst\"" {  } { { "fpga_sdram_controller/synthesis/submodules/alt_mem_ddrx_odt_gen.v" "ddr2_odt_gen\[0\].alt_mem_ddrx_ddr2_odt_gen_inst" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/fpga_sdram_controller/synthesis/submodules/alt_mem_ddrx_odt_gen.v" 217 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438872843906 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_mem_ddrx_ddr3_odt_gen fpga_sdram_controller:u0\|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|fpga_sdram_controller_mem_if_ddr3_emif_0_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_addr_cmd_wrap:addr_cmd_wrap_inst\|alt_mem_ddrx_odt_gen:gen_bg_afi_signal_decode\[0\].odt_gen_inst\|alt_mem_ddrx_ddr3_odt_gen:ddr3_odt_gen\[0\].alt_mem_ddrx_ddr3_odt_gen_inst " "Elaborating entity \"alt_mem_ddrx_ddr3_odt_gen\" for hierarchy \"fpga_sdram_controller:u0\|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|fpga_sdram_controller_mem_if_ddr3_emif_0_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_addr_cmd_wrap:addr_cmd_wrap_inst\|alt_mem_ddrx_odt_gen:gen_bg_afi_signal_decode\[0\].odt_gen_inst\|alt_mem_ddrx_ddr3_odt_gen:ddr3_odt_gen\[0\].alt_mem_ddrx_ddr3_odt_gen_inst\"" {  } { { "fpga_sdram_controller/synthesis/submodules/alt_mem_ddrx_odt_gen.v" "ddr3_odt_gen\[0\].alt_mem_ddrx_ddr3_odt_gen_inst" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/fpga_sdram_controller/synthesis/submodules/alt_mem_ddrx_odt_gen.v" 250 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438872843932 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_mem_ddrx_rdwr_data_tmg fpga_sdram_controller:u0\|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|fpga_sdram_controller_mem_if_ddr3_emif_0_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdwr_data_tmg:rdwr_data_tmg_inst " "Elaborating entity \"alt_mem_ddrx_rdwr_data_tmg\" for hierarchy \"fpga_sdram_controller:u0\|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|fpga_sdram_controller_mem_if_ddr3_emif_0_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdwr_data_tmg:rdwr_data_tmg_inst\"" {  } { { "fpga_sdram_controller/synthesis/submodules/alt_mem_ddrx_controller.v" "rdwr_data_tmg_inst" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/fpga_sdram_controller/synthesis/submodules/alt_mem_ddrx_controller.v" 1833 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438872844065 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_mem_ddrx_wdata_path fpga_sdram_controller:u0\|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|fpga_sdram_controller_mem_if_ddr3_emif_0_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst " "Elaborating entity \"alt_mem_ddrx_wdata_path\" for hierarchy \"fpga_sdram_controller:u0\|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|fpga_sdram_controller_mem_if_ddr3_emif_0_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\"" {  } { { "fpga_sdram_controller/synthesis/submodules/alt_mem_ddrx_controller.v" "wdata_path_inst" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/fpga_sdram_controller/synthesis/submodules/alt_mem_ddrx_controller.v" 1980 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438872844137 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_mem_ddrx_list fpga_sdram_controller:u0\|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|fpga_sdram_controller_mem_if_ddr3_emif_0_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_list:wdatap_list_freeid_inst " "Elaborating entity \"alt_mem_ddrx_list\" for hierarchy \"fpga_sdram_controller:u0\|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|fpga_sdram_controller_mem_if_ddr3_emif_0_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_list:wdatap_list_freeid_inst\"" {  } { { "fpga_sdram_controller/synthesis/submodules/alt_mem_ddrx_wdata_path.v" "wdatap_list_freeid_inst" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/fpga_sdram_controller/synthesis/submodules/alt_mem_ddrx_wdata_path.v" 493 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438872844179 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_mem_ddrx_list fpga_sdram_controller:u0\|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|fpga_sdram_controller_mem_if_ddr3_emif_0_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_list:wdatap_list_allocated_id_inst " "Elaborating entity \"alt_mem_ddrx_list\" for hierarchy \"fpga_sdram_controller:u0\|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|fpga_sdram_controller_mem_if_ddr3_emif_0_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_list:wdatap_list_allocated_id_inst\"" {  } { { "fpga_sdram_controller/synthesis/submodules/alt_mem_ddrx_wdata_path.v" "wdatap_list_allocated_id_inst" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/fpga_sdram_controller/synthesis/submodules/alt_mem_ddrx_wdata_path.v" 516 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438872844216 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_mem_ddrx_burst_tracking fpga_sdram_controller:u0\|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|fpga_sdram_controller_mem_if_ddr3_emif_0_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_burst_tracking:wdatap_burst_tracking_inst " "Elaborating entity \"alt_mem_ddrx_burst_tracking\" for hierarchy \"fpga_sdram_controller:u0\|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|fpga_sdram_controller_mem_if_ddr3_emif_0_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_burst_tracking:wdatap_burst_tracking_inst\"" {  } { { "fpga_sdram_controller/synthesis/submodules/alt_mem_ddrx_wdata_path.v" "wdatap_burst_tracking_inst" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/fpga_sdram_controller/synthesis/submodules/alt_mem_ddrx_wdata_path.v" 541 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438872844253 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_mem_ddrx_dataid_manager fpga_sdram_controller:u0\|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|fpga_sdram_controller_mem_if_ddr3_emif_0_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst " "Elaborating entity \"alt_mem_ddrx_dataid_manager\" for hierarchy \"fpga_sdram_controller:u0\|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|fpga_sdram_controller_mem_if_ddr3_emif_0_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst\"" {  } { { "fpga_sdram_controller/synthesis/submodules/alt_mem_ddrx_wdata_path.v" "wdatap_dataid_manager_inst" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/fpga_sdram_controller/synthesis/submodules/alt_mem_ddrx_wdata_path.v" 611 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438872844275 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_mem_ddrx_buffer fpga_sdram_controller:u0\|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|fpga_sdram_controller_mem_if_ddr3_emif_0_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio\[0\].wdata_buffer_per_dqs_group\[0\].wdatap_buffer_data_inst " "Elaborating entity \"alt_mem_ddrx_buffer\" for hierarchy \"fpga_sdram_controller:u0\|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|fpga_sdram_controller_mem_if_ddr3_emif_0_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio\[0\].wdata_buffer_per_dqs_group\[0\].wdatap_buffer_data_inst\"" {  } { { "fpga_sdram_controller/synthesis/submodules/alt_mem_ddrx_wdata_path.v" "wdata_buffer_per_dwidth_ratio\[0\].wdata_buffer_per_dqs_group\[0\].wdatap_buffer_data_inst" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/fpga_sdram_controller/synthesis/submodules/alt_mem_ddrx_wdata_path.v" 641 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438872844352 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALTSYNCRAM fpga_sdram_controller:u0\|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|fpga_sdram_controller_mem_if_ddr3_emif_0_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio\[0\].wdata_buffer_per_dqs_group\[0\].wdatap_buffer_data_inst\|ALTSYNCRAM:altsyncram_component " "Elaborating entity \"ALTSYNCRAM\" for hierarchy \"fpga_sdram_controller:u0\|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|fpga_sdram_controller_mem_if_ddr3_emif_0_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio\[0\].wdata_buffer_per_dqs_group\[0\].wdatap_buffer_data_inst\|ALTSYNCRAM:altsyncram_component\"" {  } { { "fpga_sdram_controller/synthesis/submodules/alt_mem_ddrx_buffer.v" "altsyncram_component" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/fpga_sdram_controller/synthesis/submodules/alt_mem_ddrx_buffer.v" 112 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438872844418 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "fpga_sdram_controller:u0\|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|fpga_sdram_controller_mem_if_ddr3_emif_0_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio\[0\].wdata_buffer_per_dqs_group\[0\].wdatap_buffer_data_inst\|ALTSYNCRAM:altsyncram_component " "Elaborated megafunction instantiation \"fpga_sdram_controller:u0\|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|fpga_sdram_controller_mem_if_ddr3_emif_0_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio\[0\].wdata_buffer_per_dqs_group\[0\].wdatap_buffer_data_inst\|ALTSYNCRAM:altsyncram_component\"" {  } { { "fpga_sdram_controller/synthesis/submodules/alt_mem_ddrx_buffer.v" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/fpga_sdram_controller/synthesis/submodules/alt_mem_ddrx_buffer.v" 112 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1438872844457 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "fpga_sdram_controller:u0\|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|fpga_sdram_controller_mem_if_ddr3_emif_0_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio\[0\].wdata_buffer_per_dqs_group\[0\].wdatap_buffer_data_inst\|ALTSYNCRAM:altsyncram_component " "Instantiated megafunction \"fpga_sdram_controller:u0\|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|fpga_sdram_controller_mem_if_ddr3_emif_0_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio\[0\].wdata_buffer_per_dqs_group\[0\].wdatap_buffer_data_inst\|ALTSYNCRAM:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438872844458 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438872844458 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438872844458 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_a NONE " "Parameter \"indata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438872844458 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Stratix " "Parameter \"intended_device_family\" = \"Stratix\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438872844458 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438872844458 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 64 " "Parameter \"numwords_a\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438872844458 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 64 " "Parameter \"numwords_b\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438872844458 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438872844458 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438872844458 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438872844458 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438872844458 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438872844458 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 6 " "Parameter \"widthad_a\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438872844458 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 6 " "Parameter \"widthad_b\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438872844458 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438872844458 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 8 " "Parameter \"width_b\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438872844458 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438872844458 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_a NONE " "Parameter \"wrcontrol_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438872844458 ""}  } { { "fpga_sdram_controller/synthesis/submodules/alt_mem_ddrx_buffer.v" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/fpga_sdram_controller/synthesis/submodules/alt_mem_ddrx_buffer.v" 112 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1438872844458 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_hpr1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_hpr1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_hpr1 " "Found entity 1: altsyncram_hpr1" {  } { { "db/altsyncram_hpr1.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/altsyncram_hpr1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1438872844736 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1438872844736 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_hpr1 fpga_sdram_controller:u0\|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|fpga_sdram_controller_mem_if_ddr3_emif_0_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio\[0\].wdata_buffer_per_dqs_group\[0\].wdatap_buffer_data_inst\|ALTSYNCRAM:altsyncram_component\|altsyncram_hpr1:auto_generated " "Elaborating entity \"altsyncram_hpr1\" for hierarchy \"fpga_sdram_controller:u0\|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|fpga_sdram_controller_mem_if_ddr3_emif_0_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio\[0\].wdata_buffer_per_dqs_group\[0\].wdatap_buffer_data_inst\|ALTSYNCRAM:altsyncram_component\|altsyncram_hpr1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438872844745 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_mem_ddrx_buffer fpga_sdram_controller:u0\|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|fpga_sdram_controller_mem_if_ddr3_emif_0_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio\[0\].wdata_buffer_per_dqs_group\[0\].wdatap_buffer_be_inst " "Elaborating entity \"alt_mem_ddrx_buffer\" for hierarchy \"fpga_sdram_controller:u0\|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|fpga_sdram_controller_mem_if_ddr3_emif_0_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio\[0\].wdata_buffer_per_dqs_group\[0\].wdatap_buffer_be_inst\"" {  } { { "fpga_sdram_controller/synthesis/submodules/alt_mem_ddrx_wdata_path.v" "wdata_buffer_per_dwidth_ratio\[0\].wdata_buffer_per_dqs_group\[0\].wdatap_buffer_be_inst" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/fpga_sdram_controller/synthesis/submodules/alt_mem_ddrx_wdata_path.v" 664 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438872844797 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALTSYNCRAM fpga_sdram_controller:u0\|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|fpga_sdram_controller_mem_if_ddr3_emif_0_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio\[0\].wdata_buffer_per_dqs_group\[0\].wdatap_buffer_be_inst\|ALTSYNCRAM:altsyncram_component " "Elaborating entity \"ALTSYNCRAM\" for hierarchy \"fpga_sdram_controller:u0\|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|fpga_sdram_controller_mem_if_ddr3_emif_0_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio\[0\].wdata_buffer_per_dqs_group\[0\].wdatap_buffer_be_inst\|ALTSYNCRAM:altsyncram_component\"" {  } { { "fpga_sdram_controller/synthesis/submodules/alt_mem_ddrx_buffer.v" "altsyncram_component" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/fpga_sdram_controller/synthesis/submodules/alt_mem_ddrx_buffer.v" 112 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438872844832 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "fpga_sdram_controller:u0\|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|fpga_sdram_controller_mem_if_ddr3_emif_0_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio\[0\].wdata_buffer_per_dqs_group\[0\].wdatap_buffer_be_inst\|ALTSYNCRAM:altsyncram_component " "Elaborated megafunction instantiation \"fpga_sdram_controller:u0\|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|fpga_sdram_controller_mem_if_ddr3_emif_0_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio\[0\].wdata_buffer_per_dqs_group\[0\].wdatap_buffer_be_inst\|ALTSYNCRAM:altsyncram_component\"" {  } { { "fpga_sdram_controller/synthesis/submodules/alt_mem_ddrx_buffer.v" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/fpga_sdram_controller/synthesis/submodules/alt_mem_ddrx_buffer.v" 112 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1438872844890 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "fpga_sdram_controller:u0\|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|fpga_sdram_controller_mem_if_ddr3_emif_0_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio\[0\].wdata_buffer_per_dqs_group\[0\].wdatap_buffer_be_inst\|ALTSYNCRAM:altsyncram_component " "Instantiated megafunction \"fpga_sdram_controller:u0\|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|fpga_sdram_controller_mem_if_ddr3_emif_0_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio\[0\].wdata_buffer_per_dqs_group\[0\].wdatap_buffer_be_inst\|ALTSYNCRAM:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438872844890 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438872844890 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438872844890 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_a NONE " "Parameter \"indata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438872844890 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Stratix " "Parameter \"intended_device_family\" = \"Stratix\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438872844890 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438872844890 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 64 " "Parameter \"numwords_a\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438872844890 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 64 " "Parameter \"numwords_b\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438872844890 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438872844890 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438872844890 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438872844890 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438872844890 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438872844890 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 6 " "Parameter \"widthad_a\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438872844890 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 6 " "Parameter \"widthad_b\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438872844890 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 1 " "Parameter \"width_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438872844890 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 1 " "Parameter \"width_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438872844890 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438872844890 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_a NONE " "Parameter \"wrcontrol_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438872844890 ""}  } { { "fpga_sdram_controller/synthesis/submodules/alt_mem_ddrx_buffer.v" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/fpga_sdram_controller/synthesis/submodules/alt_mem_ddrx_buffer.v" 112 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1438872844890 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_3pr1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_3pr1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_3pr1 " "Found entity 1: altsyncram_3pr1" {  } { { "db/altsyncram_3pr1.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/altsyncram_3pr1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1438872845088 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1438872845088 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_3pr1 fpga_sdram_controller:u0\|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|fpga_sdram_controller_mem_if_ddr3_emif_0_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio\[0\].wdata_buffer_per_dqs_group\[0\].wdatap_buffer_be_inst\|ALTSYNCRAM:altsyncram_component\|altsyncram_3pr1:auto_generated " "Elaborating entity \"altsyncram_3pr1\" for hierarchy \"fpga_sdram_controller:u0\|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|fpga_sdram_controller_mem_if_ddr3_emif_0_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio\[0\].wdata_buffer_per_dqs_group\[0\].wdatap_buffer_be_inst\|ALTSYNCRAM:altsyncram_component\|altsyncram_3pr1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438872845096 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_mem_ddrx_fifo fpga_sdram_controller:u0\|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|fpga_sdram_controller_mem_if_ddr3_emif_0_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst " "Elaborating entity \"alt_mem_ddrx_fifo\" for hierarchy \"fpga_sdram_controller:u0\|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|fpga_sdram_controller_mem_if_ddr3_emif_0_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\"" {  } { { "fpga_sdram_controller/synthesis/submodules/alt_mem_ddrx_wdata_path.v" "rmw_data_fifo_inst" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/fpga_sdram_controller/synthesis/submodules/alt_mem_ddrx_wdata_path.v" 843 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438872845629 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SCFIFO fpga_sdram_controller:u0\|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|fpga_sdram_controller_mem_if_ddr3_emif_0_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|SCFIFO:gen_fifo_instance.scfifo_component " "Elaborating entity \"SCFIFO\" for hierarchy \"fpga_sdram_controller:u0\|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|fpga_sdram_controller_mem_if_ddr3_emif_0_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|SCFIFO:gen_fifo_instance.scfifo_component\"" {  } { { "fpga_sdram_controller/synthesis/submodules/alt_mem_ddrx_fifo.v" "gen_fifo_instance.scfifo_component" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/fpga_sdram_controller/synthesis/submodules/alt_mem_ddrx_fifo.v" 138 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438872845727 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "fpga_sdram_controller:u0\|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|fpga_sdram_controller_mem_if_ddr3_emif_0_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|SCFIFO:gen_fifo_instance.scfifo_component " "Elaborated megafunction instantiation \"fpga_sdram_controller:u0\|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|fpga_sdram_controller_mem_if_ddr3_emif_0_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|SCFIFO:gen_fifo_instance.scfifo_component\"" {  } { { "fpga_sdram_controller/synthesis/submodules/alt_mem_ddrx_fifo.v" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/fpga_sdram_controller/synthesis/submodules/alt_mem_ddrx_fifo.v" 138 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1438872845732 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "fpga_sdram_controller:u0\|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|fpga_sdram_controller_mem_if_ddr3_emif_0_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|SCFIFO:gen_fifo_instance.scfifo_component " "Instantiated megafunction \"fpga_sdram_controller:u0\|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|fpga_sdram_controller_mem_if_ddr3_emif_0_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|SCFIFO:gen_fifo_instance.scfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register ON " "Parameter \"add_ram_output_register\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438872845734 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Stratix IV " "Parameter \"intended_device_family\" = \"Stratix IV\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438872845734 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 4 " "Parameter \"lpm_numwords\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438872845734 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead ON " "Parameter \"lpm_showahead\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438872845734 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438872845734 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 68 " "Parameter \"lpm_width\" = \"68\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438872845734 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 2 " "Parameter \"lpm_widthu\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438872845734 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438872845734 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438872845734 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438872845734 ""}  } { { "fpga_sdram_controller/synthesis/submodules/alt_mem_ddrx_fifo.v" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/fpga_sdram_controller/synthesis/submodules/alt_mem_ddrx_fifo.v" 138 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1438872845734 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_pea1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_pea1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_pea1 " "Found entity 1: scfifo_pea1" {  } { { "db/scfifo_pea1.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/scfifo_pea1.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1438872845935 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1438872845935 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_pea1 fpga_sdram_controller:u0\|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|fpga_sdram_controller_mem_if_ddr3_emif_0_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|SCFIFO:gen_fifo_instance.scfifo_component\|scfifo_pea1:auto_generated " "Elaborating entity \"scfifo_pea1\" for hierarchy \"fpga_sdram_controller:u0\|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|fpga_sdram_controller_mem_if_ddr3_emif_0_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|SCFIFO:gen_fifo_instance.scfifo_component\|scfifo_pea1:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "d:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438872845944 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_2q91.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_2q91.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_2q91 " "Found entity 1: a_dpfifo_2q91" {  } { { "db/a_dpfifo_2q91.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/a_dpfifo_2q91.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1438872845989 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1438872845989 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_2q91 fpga_sdram_controller:u0\|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|fpga_sdram_controller_mem_if_ddr3_emif_0_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|SCFIFO:gen_fifo_instance.scfifo_component\|scfifo_pea1:auto_generated\|a_dpfifo_2q91:dpfifo " "Elaborating entity \"a_dpfifo_2q91\" for hierarchy \"fpga_sdram_controller:u0\|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|fpga_sdram_controller_mem_if_ddr3_emif_0_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|SCFIFO:gen_fifo_instance.scfifo_component\|scfifo_pea1:auto_generated\|a_dpfifo_2q91:dpfifo\"" {  } { { "db/scfifo_pea1.tdf" "dpfifo" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/scfifo_pea1.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438872845999 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_b2k1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_b2k1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_b2k1 " "Found entity 1: altsyncram_b2k1" {  } { { "db/altsyncram_b2k1.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/altsyncram_b2k1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1438872846234 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1438872846234 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_b2k1 fpga_sdram_controller:u0\|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|fpga_sdram_controller_mem_if_ddr3_emif_0_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|SCFIFO:gen_fifo_instance.scfifo_component\|scfifo_pea1:auto_generated\|a_dpfifo_2q91:dpfifo\|altsyncram_b2k1:FIFOram " "Elaborating entity \"altsyncram_b2k1\" for hierarchy \"fpga_sdram_controller:u0\|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|fpga_sdram_controller_mem_if_ddr3_emif_0_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|SCFIFO:gen_fifo_instance.scfifo_component\|scfifo_pea1:auto_generated\|a_dpfifo_2q91:dpfifo\|altsyncram_b2k1:FIFOram\"" {  } { { "db/a_dpfifo_2q91.tdf" "FIFOram" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/a_dpfifo_2q91.tdf" 45 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438872846258 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_1l8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_1l8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_1l8 " "Found entity 1: cmpr_1l8" {  } { { "db/cmpr_1l8.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/cmpr_1l8.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1438872846484 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1438872846484 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_1l8 fpga_sdram_controller:u0\|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|fpga_sdram_controller_mem_if_ddr3_emif_0_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|SCFIFO:gen_fifo_instance.scfifo_component\|scfifo_pea1:auto_generated\|a_dpfifo_2q91:dpfifo\|cmpr_1l8:almost_full_comparer " "Elaborating entity \"cmpr_1l8\" for hierarchy \"fpga_sdram_controller:u0\|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|fpga_sdram_controller_mem_if_ddr3_emif_0_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|SCFIFO:gen_fifo_instance.scfifo_component\|scfifo_pea1:auto_generated\|a_dpfifo_2q91:dpfifo\|cmpr_1l8:almost_full_comparer\"" {  } { { "db/a_dpfifo_2q91.tdf" "almost_full_comparer" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/a_dpfifo_2q91.tdf" 54 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438872846495 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_1l8 fpga_sdram_controller:u0\|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|fpga_sdram_controller_mem_if_ddr3_emif_0_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|SCFIFO:gen_fifo_instance.scfifo_component\|scfifo_pea1:auto_generated\|a_dpfifo_2q91:dpfifo\|cmpr_1l8:three_comparison " "Elaborating entity \"cmpr_1l8\" for hierarchy \"fpga_sdram_controller:u0\|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|fpga_sdram_controller_mem_if_ddr3_emif_0_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|SCFIFO:gen_fifo_instance.scfifo_component\|scfifo_pea1:auto_generated\|a_dpfifo_2q91:dpfifo\|cmpr_1l8:three_comparison\"" {  } { { "db/a_dpfifo_2q91.tdf" "three_comparison" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/a_dpfifo_2q91.tdf" 55 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438872846518 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_egb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_egb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_egb " "Found entity 1: cntr_egb" {  } { { "db/cntr_egb.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/cntr_egb.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1438872846706 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1438872846706 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_egb fpga_sdram_controller:u0\|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|fpga_sdram_controller_mem_if_ddr3_emif_0_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|SCFIFO:gen_fifo_instance.scfifo_component\|scfifo_pea1:auto_generated\|a_dpfifo_2q91:dpfifo\|cntr_egb:rd_ptr_msb " "Elaborating entity \"cntr_egb\" for hierarchy \"fpga_sdram_controller:u0\|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|fpga_sdram_controller_mem_if_ddr3_emif_0_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|SCFIFO:gen_fifo_instance.scfifo_component\|scfifo_pea1:auto_generated\|a_dpfifo_2q91:dpfifo\|cntr_egb:rd_ptr_msb\"" {  } { { "db/a_dpfifo_2q91.tdf" "rd_ptr_msb" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/a_dpfifo_2q91.tdf" 56 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438872846718 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_rg7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_rg7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_rg7 " "Found entity 1: cntr_rg7" {  } { { "db/cntr_rg7.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/cntr_rg7.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1438872846913 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1438872846913 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_rg7 fpga_sdram_controller:u0\|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|fpga_sdram_controller_mem_if_ddr3_emif_0_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|SCFIFO:gen_fifo_instance.scfifo_component\|scfifo_pea1:auto_generated\|a_dpfifo_2q91:dpfifo\|cntr_rg7:usedw_counter " "Elaborating entity \"cntr_rg7\" for hierarchy \"fpga_sdram_controller:u0\|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|fpga_sdram_controller_mem_if_ddr3_emif_0_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|SCFIFO:gen_fifo_instance.scfifo_component\|scfifo_pea1:auto_generated\|a_dpfifo_2q91:dpfifo\|cntr_rg7:usedw_counter\"" {  } { { "db/a_dpfifo_2q91.tdf" "usedw_counter" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/a_dpfifo_2q91.tdf" 57 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438872846923 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_fgb fpga_sdram_controller:u0\|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|fpga_sdram_controller_mem_if_ddr3_emif_0_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|SCFIFO:gen_fifo_instance.scfifo_component\|scfifo_pea1:auto_generated\|a_dpfifo_2q91:dpfifo\|cntr_fgb:wr_ptr " "Elaborating entity \"cntr_fgb\" for hierarchy \"fpga_sdram_controller:u0\|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|fpga_sdram_controller_mem_if_ddr3_emif_0_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|SCFIFO:gen_fifo_instance.scfifo_component\|scfifo_pea1:auto_generated\|a_dpfifo_2q91:dpfifo\|cntr_fgb:wr_ptr\"" {  } { { "db/a_dpfifo_2q91.tdf" "wr_ptr" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/a_dpfifo_2q91.tdf" 58 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438872846942 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_mem_ddrx_rdata_path fpga_sdram_controller:u0\|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|fpga_sdram_controller_mem_if_ddr3_emif_0_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst " "Elaborating entity \"alt_mem_ddrx_rdata_path\" for hierarchy \"fpga_sdram_controller:u0\|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|fpga_sdram_controller_mem_if_ddr3_emif_0_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\"" {  } { { "fpga_sdram_controller/synthesis/submodules/alt_mem_ddrx_controller.v" "rdata_path_inst" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/fpga_sdram_controller/synthesis/submodules/alt_mem_ddrx_controller.v" 2079 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438872846994 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_mem_ddrx_fifo fpga_sdram_controller:u0\|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|fpga_sdram_controller_mem_if_ddr3_emif_0_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:pending_rd_fifo " "Elaborating entity \"alt_mem_ddrx_fifo\" for hierarchy \"fpga_sdram_controller:u0\|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|fpga_sdram_controller_mem_if_ddr3_emif_0_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:pending_rd_fifo\"" {  } { { "fpga_sdram_controller/synthesis/submodules/alt_mem_ddrx_rdata_path.v" "pending_rd_fifo" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/fpga_sdram_controller/synthesis/submodules/alt_mem_ddrx_rdata_path.v" 596 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438872847027 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SCFIFO fpga_sdram_controller:u0\|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|fpga_sdram_controller_mem_if_ddr3_emif_0_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:pending_rd_fifo\|SCFIFO:gen_fifo_instance.scfifo_component " "Elaborating entity \"SCFIFO\" for hierarchy \"fpga_sdram_controller:u0\|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|fpga_sdram_controller_mem_if_ddr3_emif_0_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:pending_rd_fifo\|SCFIFO:gen_fifo_instance.scfifo_component\"" {  } { { "fpga_sdram_controller/synthesis/submodules/alt_mem_ddrx_fifo.v" "gen_fifo_instance.scfifo_component" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/fpga_sdram_controller/synthesis/submodules/alt_mem_ddrx_fifo.v" 138 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438872847139 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "fpga_sdram_controller:u0\|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|fpga_sdram_controller_mem_if_ddr3_emif_0_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:pending_rd_fifo\|SCFIFO:gen_fifo_instance.scfifo_component " "Elaborated megafunction instantiation \"fpga_sdram_controller:u0\|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|fpga_sdram_controller_mem_if_ddr3_emif_0_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:pending_rd_fifo\|SCFIFO:gen_fifo_instance.scfifo_component\"" {  } { { "fpga_sdram_controller/synthesis/submodules/alt_mem_ddrx_fifo.v" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/fpga_sdram_controller/synthesis/submodules/alt_mem_ddrx_fifo.v" 138 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1438872847147 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "fpga_sdram_controller:u0\|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|fpga_sdram_controller_mem_if_ddr3_emif_0_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:pending_rd_fifo\|SCFIFO:gen_fifo_instance.scfifo_component " "Instantiated megafunction \"fpga_sdram_controller:u0\|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|fpga_sdram_controller_mem_if_ddr3_emif_0_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:pending_rd_fifo\|SCFIFO:gen_fifo_instance.scfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register ON " "Parameter \"add_ram_output_register\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438872847148 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Stratix IV " "Parameter \"intended_device_family\" = \"Stratix IV\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438872847148 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 16 " "Parameter \"lpm_numwords\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438872847148 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead ON " "Parameter \"lpm_showahead\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438872847148 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438872847148 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 44 " "Parameter \"lpm_width\" = \"44\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438872847148 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 4 " "Parameter \"lpm_widthu\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438872847148 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438872847148 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438872847148 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438872847148 ""}  } { { "fpga_sdram_controller/synthesis/submodules/alt_mem_ddrx_fifo.v" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/fpga_sdram_controller/synthesis/submodules/alt_mem_ddrx_fifo.v" 138 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1438872847148 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_8ga1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_8ga1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_8ga1 " "Found entity 1: scfifo_8ga1" {  } { { "db/scfifo_8ga1.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/scfifo_8ga1.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1438872847335 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1438872847335 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_8ga1 fpga_sdram_controller:u0\|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|fpga_sdram_controller_mem_if_ddr3_emif_0_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:pending_rd_fifo\|SCFIFO:gen_fifo_instance.scfifo_component\|scfifo_8ga1:auto_generated " "Elaborating entity \"scfifo_8ga1\" for hierarchy \"fpga_sdram_controller:u0\|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|fpga_sdram_controller_mem_if_ddr3_emif_0_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:pending_rd_fifo\|SCFIFO:gen_fifo_instance.scfifo_component\|scfifo_8ga1:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "d:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438872847343 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_hr91.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_hr91.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_hr91 " "Found entity 1: a_dpfifo_hr91" {  } { { "db/a_dpfifo_hr91.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/a_dpfifo_hr91.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1438872847377 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1438872847377 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_hr91 fpga_sdram_controller:u0\|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|fpga_sdram_controller_mem_if_ddr3_emif_0_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:pending_rd_fifo\|SCFIFO:gen_fifo_instance.scfifo_component\|scfifo_8ga1:auto_generated\|a_dpfifo_hr91:dpfifo " "Elaborating entity \"a_dpfifo_hr91\" for hierarchy \"fpga_sdram_controller:u0\|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|fpga_sdram_controller_mem_if_ddr3_emif_0_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:pending_rd_fifo\|SCFIFO:gen_fifo_instance.scfifo_component\|scfifo_8ga1:auto_generated\|a_dpfifo_hr91:dpfifo\"" {  } { { "db/scfifo_8ga1.tdf" "dpfifo" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/scfifo_8ga1.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438872847387 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_95k1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_95k1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_95k1 " "Found entity 1: altsyncram_95k1" {  } { { "db/altsyncram_95k1.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/altsyncram_95k1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1438872847613 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1438872847613 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_95k1 fpga_sdram_controller:u0\|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|fpga_sdram_controller_mem_if_ddr3_emif_0_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:pending_rd_fifo\|SCFIFO:gen_fifo_instance.scfifo_component\|scfifo_8ga1:auto_generated\|a_dpfifo_hr91:dpfifo\|altsyncram_95k1:FIFOram " "Elaborating entity \"altsyncram_95k1\" for hierarchy \"fpga_sdram_controller:u0\|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|fpga_sdram_controller_mem_if_ddr3_emif_0_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:pending_rd_fifo\|SCFIFO:gen_fifo_instance.scfifo_component\|scfifo_8ga1:auto_generated\|a_dpfifo_hr91:dpfifo\|altsyncram_95k1:FIFOram\"" {  } { { "db/a_dpfifo_hr91.tdf" "FIFOram" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/a_dpfifo_hr91.tdf" 45 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438872847619 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_3l8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_3l8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_3l8 " "Found entity 1: cmpr_3l8" {  } { { "db/cmpr_3l8.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/cmpr_3l8.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1438872847805 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1438872847805 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_3l8 fpga_sdram_controller:u0\|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|fpga_sdram_controller_mem_if_ddr3_emif_0_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:pending_rd_fifo\|SCFIFO:gen_fifo_instance.scfifo_component\|scfifo_8ga1:auto_generated\|a_dpfifo_hr91:dpfifo\|cmpr_3l8:almost_full_comparer " "Elaborating entity \"cmpr_3l8\" for hierarchy \"fpga_sdram_controller:u0\|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|fpga_sdram_controller_mem_if_ddr3_emif_0_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:pending_rd_fifo\|SCFIFO:gen_fifo_instance.scfifo_component\|scfifo_8ga1:auto_generated\|a_dpfifo_hr91:dpfifo\|cmpr_3l8:almost_full_comparer\"" {  } { { "db/a_dpfifo_hr91.tdf" "almost_full_comparer" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/a_dpfifo_hr91.tdf" 54 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438872847821 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_3l8 fpga_sdram_controller:u0\|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|fpga_sdram_controller_mem_if_ddr3_emif_0_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:pending_rd_fifo\|SCFIFO:gen_fifo_instance.scfifo_component\|scfifo_8ga1:auto_generated\|a_dpfifo_hr91:dpfifo\|cmpr_3l8:three_comparison " "Elaborating entity \"cmpr_3l8\" for hierarchy \"fpga_sdram_controller:u0\|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|fpga_sdram_controller_mem_if_ddr3_emif_0_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:pending_rd_fifo\|SCFIFO:gen_fifo_instance.scfifo_component\|scfifo_8ga1:auto_generated\|a_dpfifo_hr91:dpfifo\|cmpr_3l8:three_comparison\"" {  } { { "db/a_dpfifo_hr91.tdf" "three_comparison" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/a_dpfifo_hr91.tdf" 55 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438872847859 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_ggb fpga_sdram_controller:u0\|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|fpga_sdram_controller_mem_if_ddr3_emif_0_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:pending_rd_fifo\|SCFIFO:gen_fifo_instance.scfifo_component\|scfifo_8ga1:auto_generated\|a_dpfifo_hr91:dpfifo\|cntr_ggb:rd_ptr_msb " "Elaborating entity \"cntr_ggb\" for hierarchy \"fpga_sdram_controller:u0\|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|fpga_sdram_controller_mem_if_ddr3_emif_0_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:pending_rd_fifo\|SCFIFO:gen_fifo_instance.scfifo_component\|scfifo_8ga1:auto_generated\|a_dpfifo_hr91:dpfifo\|cntr_ggb:rd_ptr_msb\"" {  } { { "db/a_dpfifo_hr91.tdf" "rd_ptr_msb" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/a_dpfifo_hr91.tdf" 56 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438872847893 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_tg7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_tg7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_tg7 " "Found entity 1: cntr_tg7" {  } { { "db/cntr_tg7.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/cntr_tg7.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1438872848120 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1438872848120 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_tg7 fpga_sdram_controller:u0\|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|fpga_sdram_controller_mem_if_ddr3_emif_0_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:pending_rd_fifo\|SCFIFO:gen_fifo_instance.scfifo_component\|scfifo_8ga1:auto_generated\|a_dpfifo_hr91:dpfifo\|cntr_tg7:usedw_counter " "Elaborating entity \"cntr_tg7\" for hierarchy \"fpga_sdram_controller:u0\|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|fpga_sdram_controller_mem_if_ddr3_emif_0_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:pending_rd_fifo\|SCFIFO:gen_fifo_instance.scfifo_component\|scfifo_8ga1:auto_generated\|a_dpfifo_hr91:dpfifo\|cntr_tg7:usedw_counter\"" {  } { { "db/a_dpfifo_hr91.tdf" "usedw_counter" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/a_dpfifo_hr91.tdf" 57 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438872848134 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_hgb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_hgb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_hgb " "Found entity 1: cntr_hgb" {  } { { "db/cntr_hgb.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/cntr_hgb.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1438872848333 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1438872848333 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_hgb fpga_sdram_controller:u0\|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|fpga_sdram_controller_mem_if_ddr3_emif_0_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:pending_rd_fifo\|SCFIFO:gen_fifo_instance.scfifo_component\|scfifo_8ga1:auto_generated\|a_dpfifo_hr91:dpfifo\|cntr_hgb:wr_ptr " "Elaborating entity \"cntr_hgb\" for hierarchy \"fpga_sdram_controller:u0\|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|fpga_sdram_controller_mem_if_ddr3_emif_0_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:pending_rd_fifo\|SCFIFO:gen_fifo_instance.scfifo_component\|scfifo_8ga1:auto_generated\|a_dpfifo_hr91:dpfifo\|cntr_hgb:wr_ptr\"" {  } { { "db/a_dpfifo_hr91.tdf" "wr_ptr" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/a_dpfifo_hr91.tdf" 58 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438872848342 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_mem_ddrx_fifo fpga_sdram_controller:u0\|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|fpga_sdram_controller_mem_if_ddr3_emif_0_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:errcmd_fifo_inst " "Elaborating entity \"alt_mem_ddrx_fifo\" for hierarchy \"fpga_sdram_controller:u0\|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|fpga_sdram_controller_mem_if_ddr3_emif_0_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:errcmd_fifo_inst\"" {  } { { "fpga_sdram_controller/synthesis/submodules/alt_mem_ddrx_rdata_path.v" "errcmd_fifo_inst" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/fpga_sdram_controller/synthesis/submodules/alt_mem_ddrx_rdata_path.v" 824 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438872848406 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SCFIFO fpga_sdram_controller:u0\|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|fpga_sdram_controller_mem_if_ddr3_emif_0_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:errcmd_fifo_inst\|SCFIFO:gen_fifo_instance.scfifo_component " "Elaborating entity \"SCFIFO\" for hierarchy \"fpga_sdram_controller:u0\|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|fpga_sdram_controller_mem_if_ddr3_emif_0_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:errcmd_fifo_inst\|SCFIFO:gen_fifo_instance.scfifo_component\"" {  } { { "fpga_sdram_controller/synthesis/submodules/alt_mem_ddrx_fifo.v" "gen_fifo_instance.scfifo_component" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/fpga_sdram_controller/synthesis/submodules/alt_mem_ddrx_fifo.v" 138 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438872848536 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "fpga_sdram_controller:u0\|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|fpga_sdram_controller_mem_if_ddr3_emif_0_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:errcmd_fifo_inst\|SCFIFO:gen_fifo_instance.scfifo_component " "Elaborated megafunction instantiation \"fpga_sdram_controller:u0\|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|fpga_sdram_controller_mem_if_ddr3_emif_0_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:errcmd_fifo_inst\|SCFIFO:gen_fifo_instance.scfifo_component\"" {  } { { "fpga_sdram_controller/synthesis/submodules/alt_mem_ddrx_fifo.v" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/fpga_sdram_controller/synthesis/submodules/alt_mem_ddrx_fifo.v" 138 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1438872848544 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "fpga_sdram_controller:u0\|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|fpga_sdram_controller_mem_if_ddr3_emif_0_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:errcmd_fifo_inst\|SCFIFO:gen_fifo_instance.scfifo_component " "Instantiated megafunction \"fpga_sdram_controller:u0\|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|fpga_sdram_controller_mem_if_ddr3_emif_0_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:errcmd_fifo_inst\|SCFIFO:gen_fifo_instance.scfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register ON " "Parameter \"add_ram_output_register\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438872848545 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Stratix IV " "Parameter \"intended_device_family\" = \"Stratix IV\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438872848545 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 8 " "Parameter \"lpm_numwords\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438872848545 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead ON " "Parameter \"lpm_showahead\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438872848545 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438872848545 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 38 " "Parameter \"lpm_width\" = \"38\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438872848545 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 3 " "Parameter \"lpm_widthu\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438872848545 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438872848545 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438872848545 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438872848545 ""}  } { { "fpga_sdram_controller/synthesis/submodules/alt_mem_ddrx_fifo.v" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/fpga_sdram_controller/synthesis/submodules/alt_mem_ddrx_fifo.v" 138 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1438872848545 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_rea1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_rea1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_rea1 " "Found entity 1: scfifo_rea1" {  } { { "db/scfifo_rea1.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/scfifo_rea1.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1438872848718 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1438872848718 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_rea1 fpga_sdram_controller:u0\|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|fpga_sdram_controller_mem_if_ddr3_emif_0_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:errcmd_fifo_inst\|SCFIFO:gen_fifo_instance.scfifo_component\|scfifo_rea1:auto_generated " "Elaborating entity \"scfifo_rea1\" for hierarchy \"fpga_sdram_controller:u0\|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|fpga_sdram_controller_mem_if_ddr3_emif_0_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:errcmd_fifo_inst\|SCFIFO:gen_fifo_instance.scfifo_component\|scfifo_rea1:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "d:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438872848727 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_4q91.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_4q91.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_4q91 " "Found entity 1: a_dpfifo_4q91" {  } { { "db/a_dpfifo_4q91.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/a_dpfifo_4q91.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1438872848770 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1438872848770 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_4q91 fpga_sdram_controller:u0\|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|fpga_sdram_controller_mem_if_ddr3_emif_0_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:errcmd_fifo_inst\|SCFIFO:gen_fifo_instance.scfifo_component\|scfifo_rea1:auto_generated\|a_dpfifo_4q91:dpfifo " "Elaborating entity \"a_dpfifo_4q91\" for hierarchy \"fpga_sdram_controller:u0\|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|fpga_sdram_controller_mem_if_ddr3_emif_0_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:errcmd_fifo_inst\|SCFIFO:gen_fifo_instance.scfifo_component\|scfifo_rea1:auto_generated\|a_dpfifo_4q91:dpfifo\"" {  } { { "db/scfifo_rea1.tdf" "dpfifo" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/scfifo_rea1.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438872848776 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_f2k1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_f2k1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_f2k1 " "Found entity 1: altsyncram_f2k1" {  } { { "db/altsyncram_f2k1.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/altsyncram_f2k1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1438872848968 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1438872848968 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_f2k1 fpga_sdram_controller:u0\|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|fpga_sdram_controller_mem_if_ddr3_emif_0_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:errcmd_fifo_inst\|SCFIFO:gen_fifo_instance.scfifo_component\|scfifo_rea1:auto_generated\|a_dpfifo_4q91:dpfifo\|altsyncram_f2k1:FIFOram " "Elaborating entity \"altsyncram_f2k1\" for hierarchy \"fpga_sdram_controller:u0\|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|fpga_sdram_controller_mem_if_ddr3_emif_0_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:errcmd_fifo_inst\|SCFIFO:gen_fifo_instance.scfifo_component\|scfifo_rea1:auto_generated\|a_dpfifo_4q91:dpfifo\|altsyncram_f2k1:FIFOram\"" {  } { { "db/a_dpfifo_4q91.tdf" "FIFOram" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/a_dpfifo_4q91.tdf" 45 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438872848979 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_2l8 fpga_sdram_controller:u0\|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|fpga_sdram_controller_mem_if_ddr3_emif_0_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:errcmd_fifo_inst\|SCFIFO:gen_fifo_instance.scfifo_component\|scfifo_rea1:auto_generated\|a_dpfifo_4q91:dpfifo\|cmpr_2l8:almost_full_comparer " "Elaborating entity \"cmpr_2l8\" for hierarchy \"fpga_sdram_controller:u0\|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|fpga_sdram_controller_mem_if_ddr3_emif_0_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:errcmd_fifo_inst\|SCFIFO:gen_fifo_instance.scfifo_component\|scfifo_rea1:auto_generated\|a_dpfifo_4q91:dpfifo\|cmpr_2l8:almost_full_comparer\"" {  } { { "db/a_dpfifo_4q91.tdf" "almost_full_comparer" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/a_dpfifo_4q91.tdf" 54 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438872849005 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_2l8 fpga_sdram_controller:u0\|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|fpga_sdram_controller_mem_if_ddr3_emif_0_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:errcmd_fifo_inst\|SCFIFO:gen_fifo_instance.scfifo_component\|scfifo_rea1:auto_generated\|a_dpfifo_4q91:dpfifo\|cmpr_2l8:three_comparison " "Elaborating entity \"cmpr_2l8\" for hierarchy \"fpga_sdram_controller:u0\|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|fpga_sdram_controller_mem_if_ddr3_emif_0_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:errcmd_fifo_inst\|SCFIFO:gen_fifo_instance.scfifo_component\|scfifo_rea1:auto_generated\|a_dpfifo_4q91:dpfifo\|cmpr_2l8:three_comparison\"" {  } { { "db/a_dpfifo_4q91.tdf" "three_comparison" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/a_dpfifo_4q91.tdf" 55 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438872849031 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_sg7 fpga_sdram_controller:u0\|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|fpga_sdram_controller_mem_if_ddr3_emif_0_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:errcmd_fifo_inst\|SCFIFO:gen_fifo_instance.scfifo_component\|scfifo_rea1:auto_generated\|a_dpfifo_4q91:dpfifo\|cntr_sg7:usedw_counter " "Elaborating entity \"cntr_sg7\" for hierarchy \"fpga_sdram_controller:u0\|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|fpga_sdram_controller_mem_if_ddr3_emif_0_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:errcmd_fifo_inst\|SCFIFO:gen_fifo_instance.scfifo_component\|scfifo_rea1:auto_generated\|a_dpfifo_4q91:dpfifo\|cntr_sg7:usedw_counter\"" {  } { { "db/a_dpfifo_4q91.tdf" "usedw_counter" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/a_dpfifo_4q91.tdf" 57 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438872849071 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_mem_ddrx_list fpga_sdram_controller:u0\|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|fpga_sdram_controller_mem_if_ddr3_emif_0_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_list:gen_rdata_return_inorder.list_freeid_inst " "Elaborating entity \"alt_mem_ddrx_list\" for hierarchy \"fpga_sdram_controller:u0\|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|fpga_sdram_controller_mem_if_ddr3_emif_0_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_list:gen_rdata_return_inorder.list_freeid_inst\"" {  } { { "fpga_sdram_controller/synthesis/submodules/alt_mem_ddrx_rdata_path.v" "gen_rdata_return_inorder.list_freeid_inst" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/fpga_sdram_controller/synthesis/submodules/alt_mem_ddrx_rdata_path.v" 1052 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438872849136 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_mem_ddrx_list fpga_sdram_controller:u0\|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|fpga_sdram_controller_mem_if_ddr3_emif_0_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_list:gen_rdata_return_inorder.list_allocated_id_inst " "Elaborating entity \"alt_mem_ddrx_list\" for hierarchy \"fpga_sdram_controller:u0\|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|fpga_sdram_controller_mem_if_ddr3_emif_0_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_list:gen_rdata_return_inorder.list_allocated_id_inst\"" {  } { { "fpga_sdram_controller/synthesis/submodules/alt_mem_ddrx_rdata_path.v" "gen_rdata_return_inorder.list_allocated_id_inst" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/fpga_sdram_controller/synthesis/submodules/alt_mem_ddrx_rdata_path.v" 1075 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438872849162 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_mem_ddrx_fifo fpga_sdram_controller:u0\|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|fpga_sdram_controller_mem_if_ddr3_emif_0_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:gen_rdata_return_inorder.inordr_info_fifo_inst " "Elaborating entity \"alt_mem_ddrx_fifo\" for hierarchy \"fpga_sdram_controller:u0\|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|fpga_sdram_controller_mem_if_ddr3_emif_0_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:gen_rdata_return_inorder.inordr_info_fifo_inst\"" {  } { { "fpga_sdram_controller/synthesis/submodules/alt_mem_ddrx_rdata_path.v" "gen_rdata_return_inorder.inordr_info_fifo_inst" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/fpga_sdram_controller/synthesis/submodules/alt_mem_ddrx_rdata_path.v" 1099 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438872849192 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SCFIFO fpga_sdram_controller:u0\|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|fpga_sdram_controller_mem_if_ddr3_emif_0_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:gen_rdata_return_inorder.inordr_info_fifo_inst\|SCFIFO:gen_fifo_instance.scfifo_component " "Elaborating entity \"SCFIFO\" for hierarchy \"fpga_sdram_controller:u0\|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|fpga_sdram_controller_mem_if_ddr3_emif_0_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:gen_rdata_return_inorder.inordr_info_fifo_inst\|SCFIFO:gen_fifo_instance.scfifo_component\"" {  } { { "fpga_sdram_controller/synthesis/submodules/alt_mem_ddrx_fifo.v" "gen_fifo_instance.scfifo_component" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/fpga_sdram_controller/synthesis/submodules/alt_mem_ddrx_fifo.v" 138 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438872849312 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "fpga_sdram_controller:u0\|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|fpga_sdram_controller_mem_if_ddr3_emif_0_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:gen_rdata_return_inorder.inordr_info_fifo_inst\|SCFIFO:gen_fifo_instance.scfifo_component " "Elaborated megafunction instantiation \"fpga_sdram_controller:u0\|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|fpga_sdram_controller_mem_if_ddr3_emif_0_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:gen_rdata_return_inorder.inordr_info_fifo_inst\|SCFIFO:gen_fifo_instance.scfifo_component\"" {  } { { "fpga_sdram_controller/synthesis/submodules/alt_mem_ddrx_fifo.v" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/fpga_sdram_controller/synthesis/submodules/alt_mem_ddrx_fifo.v" 138 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1438872849322 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "fpga_sdram_controller:u0\|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|fpga_sdram_controller_mem_if_ddr3_emif_0_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:gen_rdata_return_inorder.inordr_info_fifo_inst\|SCFIFO:gen_fifo_instance.scfifo_component " "Instantiated megafunction \"fpga_sdram_controller:u0\|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|fpga_sdram_controller_mem_if_ddr3_emif_0_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:gen_rdata_return_inorder.inordr_info_fifo_inst\|SCFIFO:gen_fifo_instance.scfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register ON " "Parameter \"add_ram_output_register\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438872849323 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Stratix IV " "Parameter \"intended_device_family\" = \"Stratix IV\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438872849323 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 16 " "Parameter \"lpm_numwords\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438872849323 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead ON " "Parameter \"lpm_showahead\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438872849323 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438872849323 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 11 " "Parameter \"lpm_width\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438872849323 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 4 " "Parameter \"lpm_widthu\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438872849323 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438872849323 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438872849323 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438872849323 ""}  } { { "fpga_sdram_controller/synthesis/submodules/alt_mem_ddrx_fifo.v" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/fpga_sdram_controller/synthesis/submodules/alt_mem_ddrx_fifo.v" 138 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1438872849323 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_2ga1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_2ga1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_2ga1 " "Found entity 1: scfifo_2ga1" {  } { { "db/scfifo_2ga1.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/scfifo_2ga1.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1438872849506 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1438872849506 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_2ga1 fpga_sdram_controller:u0\|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|fpga_sdram_controller_mem_if_ddr3_emif_0_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:gen_rdata_return_inorder.inordr_info_fifo_inst\|SCFIFO:gen_fifo_instance.scfifo_component\|scfifo_2ga1:auto_generated " "Elaborating entity \"scfifo_2ga1\" for hierarchy \"fpga_sdram_controller:u0\|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|fpga_sdram_controller_mem_if_ddr3_emif_0_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:gen_rdata_return_inorder.inordr_info_fifo_inst\|SCFIFO:gen_fifo_instance.scfifo_component\|scfifo_2ga1:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "d:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438872849518 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_br91.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_br91.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_br91 " "Found entity 1: a_dpfifo_br91" {  } { { "db/a_dpfifo_br91.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/a_dpfifo_br91.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1438872849560 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1438872849560 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_br91 fpga_sdram_controller:u0\|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|fpga_sdram_controller_mem_if_ddr3_emif_0_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:gen_rdata_return_inorder.inordr_info_fifo_inst\|SCFIFO:gen_fifo_instance.scfifo_component\|scfifo_2ga1:auto_generated\|a_dpfifo_br91:dpfifo " "Elaborating entity \"a_dpfifo_br91\" for hierarchy \"fpga_sdram_controller:u0\|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|fpga_sdram_controller_mem_if_ddr3_emif_0_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:gen_rdata_return_inorder.inordr_info_fifo_inst\|SCFIFO:gen_fifo_instance.scfifo_component\|scfifo_2ga1:auto_generated\|a_dpfifo_br91:dpfifo\"" {  } { { "db/scfifo_2ga1.tdf" "dpfifo" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/scfifo_2ga1.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438872849570 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_t4k1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_t4k1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_t4k1 " "Found entity 1: altsyncram_t4k1" {  } { { "db/altsyncram_t4k1.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/altsyncram_t4k1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1438872849785 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1438872849785 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_t4k1 fpga_sdram_controller:u0\|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|fpga_sdram_controller_mem_if_ddr3_emif_0_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:gen_rdata_return_inorder.inordr_info_fifo_inst\|SCFIFO:gen_fifo_instance.scfifo_component\|scfifo_2ga1:auto_generated\|a_dpfifo_br91:dpfifo\|altsyncram_t4k1:FIFOram " "Elaborating entity \"altsyncram_t4k1\" for hierarchy \"fpga_sdram_controller:u0\|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|fpga_sdram_controller_mem_if_ddr3_emif_0_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:gen_rdata_return_inorder.inordr_info_fifo_inst\|SCFIFO:gen_fifo_instance.scfifo_component\|scfifo_2ga1:auto_generated\|a_dpfifo_br91:dpfifo\|altsyncram_t4k1:FIFOram\"" {  } { { "db/a_dpfifo_br91.tdf" "FIFOram" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/a_dpfifo_br91.tdf" 45 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438872849798 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_mem_ddrx_buffer fpga_sdram_controller:u0\|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|fpga_sdram_controller_mem_if_ddr3_emif_0_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst " "Elaborating entity \"alt_mem_ddrx_buffer\" for hierarchy \"fpga_sdram_controller:u0\|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|fpga_sdram_controller_mem_if_ddr3_emif_0_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst\"" {  } { { "fpga_sdram_controller/synthesis/submodules/alt_mem_ddrx_rdata_path.v" "gen_rdata_return_inorder.in_order_buffer_inst" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/fpga_sdram_controller/synthesis/submodules/alt_mem_ddrx_rdata_path.v" 1171 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438872849917 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALTSYNCRAM fpga_sdram_controller:u0\|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|fpga_sdram_controller_mem_if_ddr3_emif_0_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst\|ALTSYNCRAM:altsyncram_component " "Elaborating entity \"ALTSYNCRAM\" for hierarchy \"fpga_sdram_controller:u0\|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|fpga_sdram_controller_mem_if_ddr3_emif_0_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst\|ALTSYNCRAM:altsyncram_component\"" {  } { { "fpga_sdram_controller/synthesis/submodules/alt_mem_ddrx_buffer.v" "altsyncram_component" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/fpga_sdram_controller/synthesis/submodules/alt_mem_ddrx_buffer.v" 112 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438872849950 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "fpga_sdram_controller:u0\|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|fpga_sdram_controller_mem_if_ddr3_emif_0_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst\|ALTSYNCRAM:altsyncram_component " "Elaborated megafunction instantiation \"fpga_sdram_controller:u0\|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|fpga_sdram_controller_mem_if_ddr3_emif_0_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst\|ALTSYNCRAM:altsyncram_component\"" {  } { { "fpga_sdram_controller/synthesis/submodules/alt_mem_ddrx_buffer.v" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/fpga_sdram_controller/synthesis/submodules/alt_mem_ddrx_buffer.v" 112 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1438872849994 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "fpga_sdram_controller:u0\|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|fpga_sdram_controller_mem_if_ddr3_emif_0_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst\|ALTSYNCRAM:altsyncram_component " "Instantiated megafunction \"fpga_sdram_controller:u0\|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|fpga_sdram_controller_mem_if_ddr3_emif_0_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst\|ALTSYNCRAM:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438872849994 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438872849994 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438872849994 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_a NONE " "Parameter \"indata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438872849994 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Stratix " "Parameter \"intended_device_family\" = \"Stratix\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438872849994 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438872849994 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 128 " "Parameter \"numwords_a\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438872849994 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 128 " "Parameter \"numwords_b\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438872849994 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438872849994 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438872849994 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438872849994 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438872849994 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438872849994 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 7 " "Parameter \"widthad_a\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438872849994 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 7 " "Parameter \"widthad_b\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438872849994 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 33 " "Parameter \"width_a\" = \"33\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438872849994 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 33 " "Parameter \"width_b\" = \"33\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438872849994 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438872849994 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_a NONE " "Parameter \"wrcontrol_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438872849994 ""}  } { { "fpga_sdram_controller/synthesis/submodules/alt_mem_ddrx_buffer.v" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/fpga_sdram_controller/synthesis/submodules/alt_mem_ddrx_buffer.v" 112 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1438872849994 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_hvr1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_hvr1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_hvr1 " "Found entity 1: altsyncram_hvr1" {  } { { "db/altsyncram_hvr1.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/altsyncram_hvr1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1438872850256 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1438872850256 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_hvr1 fpga_sdram_controller:u0\|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|fpga_sdram_controller_mem_if_ddr3_emif_0_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst\|ALTSYNCRAM:altsyncram_component\|altsyncram_hvr1:auto_generated " "Elaborating entity \"altsyncram_hvr1\" for hierarchy \"fpga_sdram_controller:u0\|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|fpga_sdram_controller_mem_if_ddr3_emif_0_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst\|ALTSYNCRAM:altsyncram_component\|altsyncram_hvr1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438872850264 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_mem_ddrx_ecc_encoder_decoder_wrapper fpga_sdram_controller:u0\|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|fpga_sdram_controller_mem_if_ddr3_emif_0_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst " "Elaborating entity \"alt_mem_ddrx_ecc_encoder_decoder_wrapper\" for hierarchy \"fpga_sdram_controller:u0\|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|fpga_sdram_controller_mem_if_ddr3_emif_0_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst\"" {  } { { "fpga_sdram_controller/synthesis/submodules/alt_mem_ddrx_controller.v" "ecc_encoder_decoder_wrapper_inst" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/fpga_sdram_controller/synthesis/submodules/alt_mem_ddrx_controller.v" 2163 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438872850304 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_mem_ddrx_ecc_encoder fpga_sdram_controller:u0\|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|fpga_sdram_controller_mem_if_ddr3_emif_0_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst\|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate\[0\].encoder_inst " "Elaborating entity \"alt_mem_ddrx_ecc_encoder\" for hierarchy \"fpga_sdram_controller:u0\|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|fpga_sdram_controller_mem_if_ddr3_emif_0_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst\|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate\[0\].encoder_inst\"" {  } { { "fpga_sdram_controller/synthesis/submodules/alt_mem_ddrx_ecc_encoder_decoder_wrapper.v" "encoder_inst_per_drate\[0\].encoder_inst" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/fpga_sdram_controller/synthesis/submodules/alt_mem_ddrx_ecc_encoder_decoder_wrapper.v" 695 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438872850346 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_mem_ddrx_ecc_decoder fpga_sdram_controller:u0\|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|fpga_sdram_controller_mem_if_ddr3_emif_0_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst\|alt_mem_ddrx_ecc_decoder:decoder_inst_per_drate\[0\].decoder_inst " "Elaborating entity \"alt_mem_ddrx_ecc_decoder\" for hierarchy \"fpga_sdram_controller:u0\|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|fpga_sdram_controller_mem_if_ddr3_emif_0_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst\|alt_mem_ddrx_ecc_decoder:decoder_inst_per_drate\[0\].decoder_inst\"" {  } { { "fpga_sdram_controller/synthesis/submodules/alt_mem_ddrx_ecc_encoder_decoder_wrapper.v" "decoder_inst_per_drate\[0\].decoder_inst" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/fpga_sdram_controller/synthesis/submodules/alt_mem_ddrx_ecc_encoder_decoder_wrapper.v" 793 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438872850605 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_mem_ddrx_sideband fpga_sdram_controller:u0\|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|fpga_sdram_controller_mem_if_ddr3_emif_0_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_sideband:sideband_inst " "Elaborating entity \"alt_mem_ddrx_sideband\" for hierarchy \"fpga_sdram_controller:u0\|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|fpga_sdram_controller_mem_if_ddr3_emif_0_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_sideband:sideband_inst\"" {  } { { "fpga_sdram_controller/synthesis/submodules/alt_mem_ddrx_controller.v" "sideband_inst" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/fpga_sdram_controller/synthesis/submodules/alt_mem_ddrx_controller.v" 2256 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438872850709 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_mem_ddrx_rank_timer fpga_sdram_controller:u0\|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|fpga_sdram_controller_mem_if_ddr3_emif_0_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rank_timer:rank_timer_inst " "Elaborating entity \"alt_mem_ddrx_rank_timer\" for hierarchy \"fpga_sdram_controller:u0\|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|fpga_sdram_controller_mem_if_ddr3_emif_0_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rank_timer:rank_timer_inst\"" {  } { { "fpga_sdram_controller/synthesis/submodules/alt_mem_ddrx_controller.v" "rank_timer_inst" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/fpga_sdram_controller/synthesis/submodules/alt_mem_ddrx_controller.v" 2328 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438872850751 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_mem_ddrx_timing_param fpga_sdram_controller:u0\|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|fpga_sdram_controller_mem_if_ddr3_emif_0_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_timing_param:timing_param_inst " "Elaborating entity \"alt_mem_ddrx_timing_param\" for hierarchy \"fpga_sdram_controller:u0\|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|fpga_sdram_controller_mem_if_ddr3_emif_0_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_timing_param:timing_param_inst\"" {  } { { "fpga_sdram_controller/synthesis/submodules/alt_mem_ddrx_controller.v" "timing_param_inst" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/fpga_sdram_controller/synthesis/submodules/alt_mem_ddrx_controller.v" 2508 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438872850781 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_mem_ddrx_mm_st_converter fpga_sdram_controller:u0\|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|fpga_sdram_controller_mem_if_ddr3_emif_0_c0:c0\|alt_mem_ddrx_mm_st_converter:a0 " "Elaborating entity \"alt_mem_ddrx_mm_st_converter\" for hierarchy \"fpga_sdram_controller:u0\|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|fpga_sdram_controller_mem_if_ddr3_emif_0_c0:c0\|alt_mem_ddrx_mm_st_converter:a0\"" {  } { { "fpga_sdram_controller/synthesis/submodules/fpga_sdram_controller_mem_if_ddr3_emif_0_c0.v" "a0" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/fpga_sdram_controller/synthesis/submodules/fpga_sdram_controller_mem_if_ddr3_emif_0_c0.v" 305 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438872850829 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "avl_burstbegin_reg alt_mem_ddrx_mm_st_converter.v(154) " "Verilog HDL or VHDL warning at alt_mem_ddrx_mm_st_converter.v(154): object \"avl_burstbegin_reg\" assigned a value but never read" {  } { { "fpga_sdram_controller/synthesis/submodules/alt_mem_ddrx_mm_st_converter.v" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/fpga_sdram_controller/synthesis/submodules/alt_mem_ddrx_mm_st_converter.v" 154 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1438872850835 "|fpga_top|fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_c0:c0|alt_mem_ddrx_mm_st_converter:a0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mem_if_oct_cyclonev fpga_sdram_controller:u0\|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|altera_mem_if_oct_cyclonev:oct0 " "Elaborating entity \"altera_mem_if_oct_cyclonev\" for hierarchy \"fpga_sdram_controller:u0\|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|altera_mem_if_oct_cyclonev:oct0\"" {  } { { "fpga_sdram_controller/synthesis/submodules/fpga_sdram_controller_mem_if_ddr3_emif_0.v" "oct0" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/fpga_sdram_controller/synthesis/submodules/fpga_sdram_controller_mem_if_ddr3_emif_0.v" 503 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438872850850 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mem_if_dll_cyclonev fpga_sdram_controller:u0\|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|altera_mem_if_dll_cyclonev:dll0 " "Elaborating entity \"altera_mem_if_dll_cyclonev\" for hierarchy \"fpga_sdram_controller:u0\|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|altera_mem_if_dll_cyclonev:dll0\"" {  } { { "fpga_sdram_controller/synthesis/submodules/fpga_sdram_controller_mem_if_ddr3_emif_0.v" "dll0" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/fpga_sdram_controller/synthesis/submodules/fpga_sdram_controller_mem_if_ddr3_emif_0.v" 515 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438872850869 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator fpga_sdram_controller:u0\|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|altera_merlin_master_translator:dmaster_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"fpga_sdram_controller:u0\|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|altera_merlin_master_translator:dmaster_master_translator\"" {  } { { "fpga_sdram_controller/synthesis/submodules/fpga_sdram_controller_mem_if_ddr3_emif_0.v" "dmaster_master_translator" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/fpga_sdram_controller/synthesis/submodules/fpga_sdram_controller_mem_if_ddr3_emif_0.v" 577 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438872850881 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator fpga_sdram_controller:u0\|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|altera_merlin_slave_translator:s0_seq_debug_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"fpga_sdram_controller:u0\|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|altera_merlin_slave_translator:s0_seq_debug_translator\"" {  } { { "fpga_sdram_controller/synthesis/submodules/fpga_sdram_controller_mem_if_ddr3_emif_0.v" "s0_seq_debug_translator" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/fpga_sdram_controller/synthesis/submodules/fpga_sdram_controller_mem_if_ddr3_emif_0.v" 643 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438872850893 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_axi_translator fpga_sdram_controller:u0\|altera_merlin_axi_translator:axi_translator " "Elaborating entity \"altera_merlin_axi_translator\" for hierarchy \"fpga_sdram_controller:u0\|altera_merlin_axi_translator:axi_translator\"" {  } { { "fpga_sdram_controller/synthesis/fpga_sdram_controller.v" "axi_translator" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/fpga_sdram_controller/synthesis/fpga_sdram_controller.v" 489 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438872850930 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_axi_translator fpga_sdram_controller:u0\|altera_merlin_axi_translator:axi_translator_m0_translator " "Elaborating entity \"altera_merlin_axi_translator\" for hierarchy \"fpga_sdram_controller:u0\|altera_merlin_axi_translator:axi_translator_m0_translator\"" {  } { { "fpga_sdram_controller/synthesis/fpga_sdram_controller.v" "axi_translator_m0_translator" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/fpga_sdram_controller/synthesis/fpga_sdram_controller.v" 651 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438872850963 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator fpga_sdram_controller:u0\|altera_merlin_slave_translator:mem_if_ddr3_emif_0_avl_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"fpga_sdram_controller:u0\|altera_merlin_slave_translator:mem_if_ddr3_emif_0_avl_translator\"" {  } { { "fpga_sdram_controller/synthesis/fpga_sdram_controller.v" "mem_if_ddr3_emif_0_avl_translator" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/fpga_sdram_controller/synthesis/fpga_sdram_controller.v" 717 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438872850975 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_axi_master_ni fpga_sdram_controller:u0\|altera_merlin_axi_master_ni:axi_translator_m0_translator_m0_agent " "Elaborating entity \"altera_merlin_axi_master_ni\" for hierarchy \"fpga_sdram_controller:u0\|altera_merlin_axi_master_ni:axi_translator_m0_translator_m0_agent\"" {  } { { "fpga_sdram_controller/synthesis/fpga_sdram_controller.v" "axi_translator_m0_translator_m0_agent" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/fpga_sdram_controller/synthesis/fpga_sdram_controller.v" 843 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438872850995 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_address_alignment fpga_sdram_controller:u0\|altera_merlin_axi_master_ni:axi_translator_m0_translator_m0_agent\|altera_merlin_address_alignment:align_address_to_size " "Elaborating entity \"altera_merlin_address_alignment\" for hierarchy \"fpga_sdram_controller:u0\|altera_merlin_axi_master_ni:axi_translator_m0_translator_m0_agent\|altera_merlin_address_alignment:align_address_to_size\"" {  } { { "fpga_sdram_controller/synthesis/submodules/altera_merlin_axi_master_ni.sv" "align_address_to_size" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/fpga_sdram_controller/synthesis/submodules/altera_merlin_axi_master_ni.sv" 474 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438872851015 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent fpga_sdram_controller:u0\|altera_merlin_slave_agent:mem_if_ddr3_emif_0_avl_translator_avalon_universal_slave_0_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"fpga_sdram_controller:u0\|altera_merlin_slave_agent:mem_if_ddr3_emif_0_avl_translator_avalon_universal_slave_0_agent\"" {  } { { "fpga_sdram_controller/synthesis/fpga_sdram_controller.v" "mem_if_ddr3_emif_0_avl_translator_avalon_universal_slave_0_agent" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/fpga_sdram_controller/synthesis/fpga_sdram_controller.v" 924 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438872851029 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor fpga_sdram_controller:u0\|altera_merlin_slave_agent:mem_if_ddr3_emif_0_avl_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"fpga_sdram_controller:u0\|altera_merlin_slave_agent:mem_if_ddr3_emif_0_avl_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "fpga_sdram_controller/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/fpga_sdram_controller/synthesis/submodules/altera_merlin_slave_agent.sv" 574 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438872851052 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo fpga_sdram_controller:u0\|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_translator_avalon_universal_slave_0_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"fpga_sdram_controller:u0\|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_translator_avalon_universal_slave_0_agent_rsp_fifo\"" {  } { { "fpga_sdram_controller/synthesis/fpga_sdram_controller.v" "mem_if_ddr3_emif_0_avl_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/fpga_sdram_controller/synthesis/fpga_sdram_controller.v" 965 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438872851071 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo fpga_sdram_controller:u0\|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_translator_avalon_universal_slave_0_agent_rdata_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"fpga_sdram_controller:u0\|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_translator_avalon_universal_slave_0_agent_rdata_fifo\"" {  } { { "fpga_sdram_controller/synthesis/fpga_sdram_controller.v" "mem_if_ddr3_emif_0_avl_translator_avalon_universal_slave_0_agent_rdata_fifo" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/fpga_sdram_controller/synthesis/fpga_sdram_controller.v" 1006 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438872851147 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpga_sdram_controller_addr_router fpga_sdram_controller:u0\|fpga_sdram_controller_addr_router:addr_router " "Elaborating entity \"fpga_sdram_controller_addr_router\" for hierarchy \"fpga_sdram_controller:u0\|fpga_sdram_controller_addr_router:addr_router\"" {  } { { "fpga_sdram_controller/synthesis/fpga_sdram_controller.v" "addr_router" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/fpga_sdram_controller/synthesis/fpga_sdram_controller.v" 1022 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438872851163 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpga_sdram_controller_addr_router_default_decode fpga_sdram_controller:u0\|fpga_sdram_controller_addr_router:addr_router\|fpga_sdram_controller_addr_router_default_decode:the_default_decode " "Elaborating entity \"fpga_sdram_controller_addr_router_default_decode\" for hierarchy \"fpga_sdram_controller:u0\|fpga_sdram_controller_addr_router:addr_router\|fpga_sdram_controller_addr_router_default_decode:the_default_decode\"" {  } { { "fpga_sdram_controller/synthesis/submodules/fpga_sdram_controller_addr_router.sv" "the_default_decode" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/fpga_sdram_controller/synthesis/submodules/fpga_sdram_controller_addr_router.sv" 175 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438872851181 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpga_sdram_controller_id_router fpga_sdram_controller:u0\|fpga_sdram_controller_id_router:id_router " "Elaborating entity \"fpga_sdram_controller_id_router\" for hierarchy \"fpga_sdram_controller:u0\|fpga_sdram_controller_id_router:id_router\"" {  } { { "fpga_sdram_controller/synthesis/fpga_sdram_controller.v" "id_router" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/fpga_sdram_controller/synthesis/fpga_sdram_controller.v" 1054 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438872851206 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpga_sdram_controller_id_router_default_decode fpga_sdram_controller:u0\|fpga_sdram_controller_id_router:id_router\|fpga_sdram_controller_id_router_default_decode:the_default_decode " "Elaborating entity \"fpga_sdram_controller_id_router_default_decode\" for hierarchy \"fpga_sdram_controller:u0\|fpga_sdram_controller_id_router:id_router\|fpga_sdram_controller_id_router_default_decode:the_default_decode\"" {  } { { "fpga_sdram_controller/synthesis/submodules/fpga_sdram_controller_id_router.sv" "the_default_decode" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/fpga_sdram_controller/synthesis/submodules/fpga_sdram_controller_id_router.sv" 183 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438872851226 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter fpga_sdram_controller:u0\|altera_merlin_burst_adapter:burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter\" for hierarchy \"fpga_sdram_controller:u0\|altera_merlin_burst_adapter:burst_adapter\"" {  } { { "fpga_sdram_controller/synthesis/fpga_sdram_controller.v" "burst_adapter" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/fpga_sdram_controller/synthesis/fpga_sdram_controller.v" 1102 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438872851238 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_full fpga_sdram_controller:u0\|altera_merlin_burst_adapter:burst_adapter\|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba " "Elaborating entity \"altera_merlin_burst_adapter_full\" for hierarchy \"fpga_sdram_controller:u0\|altera_merlin_burst_adapter:burst_adapter\|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba\"" {  } { { "fpga_sdram_controller/synthesis/submodules/altera_merlin_burst_adapter.sv" "altera_merlin_burst_adapter_full.the_ba" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/fpga_sdram_controller/synthesis/submodules/altera_merlin_burst_adapter.sv" 372 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438872851279 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "11 7 altera_merlin_burst_adapter.sv(990) " "Verilog HDL assignment warning at altera_merlin_burst_adapter.sv(990): truncated value with size 11 to match size of target (7)" {  } { { "fpga_sdram_controller/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/fpga_sdram_controller/synthesis/submodules/altera_merlin_burst_adapter.sv" 990 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1438872851287 "|fpga_top|fpga_sdram_controller:u0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_address_alignment fpga_sdram_controller:u0\|altera_merlin_burst_adapter:burst_adapter\|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba\|altera_merlin_address_alignment:align_address_to_size " "Elaborating entity \"altera_merlin_address_alignment\" for hierarchy \"fpga_sdram_controller:u0\|altera_merlin_burst_adapter:burst_adapter\|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba\|altera_merlin_address_alignment:align_address_to_size\"" {  } { { "fpga_sdram_controller/synthesis/submodules/altera_merlin_burst_adapter.sv" "align_address_to_size" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/fpga_sdram_controller/synthesis/submodules/altera_merlin_burst_adapter.sv" 974 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438872851302 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_burstwrap_increment fpga_sdram_controller:u0\|altera_merlin_burst_adapter:burst_adapter\|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba\|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment " "Elaborating entity \"altera_merlin_burst_adapter_burstwrap_increment\" for hierarchy \"fpga_sdram_controller:u0\|altera_merlin_burst_adapter:burst_adapter\|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba\|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment\"" {  } { { "fpga_sdram_controller/synthesis/submodules/altera_merlin_burst_adapter.sv" "the_burstwrap_increment" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/fpga_sdram_controller/synthesis/submodules/altera_merlin_burst_adapter.sv" 1170 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438872851328 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_min fpga_sdram_controller:u0\|altera_merlin_burst_adapter:burst_adapter\|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba\|altera_merlin_burst_adapter_min:the_min " "Elaborating entity \"altera_merlin_burst_adapter_min\" for hierarchy \"fpga_sdram_controller:u0\|altera_merlin_burst_adapter:burst_adapter\|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba\|altera_merlin_burst_adapter_min:the_min\"" {  } { { "fpga_sdram_controller/synthesis/submodules/altera_merlin_burst_adapter.sv" "the_min" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/fpga_sdram_controller/synthesis/submodules/altera_merlin_burst_adapter.sv" 1195 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438872851350 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_subtractor fpga_sdram_controller:u0\|altera_merlin_burst_adapter:burst_adapter\|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub " "Elaborating entity \"altera_merlin_burst_adapter_subtractor\" for hierarchy \"fpga_sdram_controller:u0\|altera_merlin_burst_adapter:burst_adapter\|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub\"" {  } { { "fpga_sdram_controller/synthesis/submodules/altera_merlin_burst_adapter.sv" "ab_sub" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/fpga_sdram_controller/synthesis/submodules/altera_merlin_burst_adapter.sv" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438872851379 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_adder fpga_sdram_controller:u0\|altera_merlin_burst_adapter:burst_adapter\|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub\|altera_merlin_burst_adapter_adder:subtract " "Elaborating entity \"altera_merlin_burst_adapter_adder\" for hierarchy \"fpga_sdram_controller:u0\|altera_merlin_burst_adapter:burst_adapter\|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub\|altera_merlin_burst_adapter_adder:subtract\"" {  } { { "fpga_sdram_controller/synthesis/submodules/altera_merlin_burst_adapter.sv" "subtract" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/fpga_sdram_controller/synthesis/submodules/altera_merlin_burst_adapter.sv" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438872851396 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpga_sdram_controller_cmd_xbar_demux fpga_sdram_controller:u0\|fpga_sdram_controller_cmd_xbar_demux:cmd_xbar_demux " "Elaborating entity \"fpga_sdram_controller_cmd_xbar_demux\" for hierarchy \"fpga_sdram_controller:u0\|fpga_sdram_controller_cmd_xbar_demux:cmd_xbar_demux\"" {  } { { "fpga_sdram_controller/synthesis/fpga_sdram_controller.v" "cmd_xbar_demux" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/fpga_sdram_controller/synthesis/fpga_sdram_controller.v" 1173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438872851649 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpga_sdram_controller_cmd_xbar_mux fpga_sdram_controller:u0\|fpga_sdram_controller_cmd_xbar_mux:cmd_xbar_mux " "Elaborating entity \"fpga_sdram_controller_cmd_xbar_mux\" for hierarchy \"fpga_sdram_controller:u0\|fpga_sdram_controller_cmd_xbar_mux:cmd_xbar_mux\"" {  } { { "fpga_sdram_controller/synthesis/fpga_sdram_controller.v" "cmd_xbar_mux" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/fpga_sdram_controller/synthesis/fpga_sdram_controller.v" 1213 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438872851679 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator fpga_sdram_controller:u0\|fpga_sdram_controller_cmd_xbar_mux:cmd_xbar_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"fpga_sdram_controller:u0\|fpga_sdram_controller_cmd_xbar_mux:cmd_xbar_mux\|altera_merlin_arbitrator:arb\"" {  } { { "fpga_sdram_controller/synthesis/submodules/fpga_sdram_controller_cmd_xbar_mux.sv" "arb" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/fpga_sdram_controller/synthesis/submodules/fpga_sdram_controller_cmd_xbar_mux.sv" 273 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438872851694 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpga_sdram_controller_rsp_xbar_demux fpga_sdram_controller:u0\|fpga_sdram_controller_rsp_xbar_demux:rsp_xbar_demux " "Elaborating entity \"fpga_sdram_controller_rsp_xbar_demux\" for hierarchy \"fpga_sdram_controller:u0\|fpga_sdram_controller_rsp_xbar_demux:rsp_xbar_demux\"" {  } { { "fpga_sdram_controller/synthesis/fpga_sdram_controller.v" "rsp_xbar_demux" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/fpga_sdram_controller/synthesis/fpga_sdram_controller.v" 1236 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438872851731 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_handshake_clock_crosser fpga_sdram_controller:u0\|altera_avalon_st_handshake_clock_crosser:crosser " "Elaborating entity \"altera_avalon_st_handshake_clock_crosser\" for hierarchy \"fpga_sdram_controller:u0\|altera_avalon_st_handshake_clock_crosser:crosser\"" {  } { { "fpga_sdram_controller/synthesis/fpga_sdram_controller.v" "crosser" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/fpga_sdram_controller/synthesis/fpga_sdram_controller.v" 1270 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438872851742 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_clock_crosser fpga_sdram_controller:u0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer " "Elaborating entity \"altera_avalon_st_clock_crosser\" for hierarchy \"fpga_sdram_controller:u0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\"" {  } { { "fpga_sdram_controller/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" "clock_xer" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/fpga_sdram_controller/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" 149 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438872851763 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer fpga_sdram_controller:u0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\|altera_std_synchronizer:in_to_out_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"fpga_sdram_controller:u0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\|altera_std_synchronizer:in_to_out_synchronizer\"" {  } { { "fpga_sdram_controller/synthesis/submodules/altera_avalon_st_clock_crosser.v" "in_to_out_synchronizer" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/fpga_sdram_controller/synthesis/submodules/altera_avalon_st_clock_crosser.v" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438872851776 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "fpga_sdram_controller:u0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\|altera_std_synchronizer:in_to_out_synchronizer " "Elaborated megafunction instantiation \"fpga_sdram_controller:u0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\|altera_std_synchronizer:in_to_out_synchronizer\"" {  } { { "fpga_sdram_controller/synthesis/submodules/altera_avalon_st_clock_crosser.v" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/fpga_sdram_controller/synthesis/submodules/altera_avalon_st_clock_crosser.v" 105 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1438872851779 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "fpga_sdram_controller:u0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\|altera_std_synchronizer:in_to_out_synchronizer " "Instantiated megafunction \"fpga_sdram_controller:u0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\|altera_std_synchronizer:in_to_out_synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 2 " "Parameter \"depth\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438872851779 ""}  } { { "fpga_sdram_controller/synthesis/submodules/altera_avalon_st_clock_crosser.v" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/fpga_sdram_controller/synthesis/submodules/altera_avalon_st_clock_crosser.v" 105 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1438872851779 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_controller vga_controller:vga_controller " "Elaborating entity \"vga_controller\" for hierarchy \"vga_controller:vga_controller\"" {  } { { "../fpga_top.sv" "vga_controller" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/fpga_top.sv" 278 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438872851900 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 19 vga_controller.sv(167) " "Verilog HDL assignment warning at vga_controller.sv(167): truncated value with size 32 to match size of target (19)" {  } { { "../vga_controller.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/vga_controller.sv" 167 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1438872851907 "|fpga_top|vga_controller:vga_controller"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 vga_controller.sv(171) " "Verilog HDL assignment warning at vga_controller.sv(171): truncated value with size 32 to match size of target (8)" {  } { { "../vga_controller.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/vga_controller.sv" 171 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1438872851907 "|fpga_top|vga_controller:vga_controller"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 vga_controller.sv(181) " "Verilog HDL assignment warning at vga_controller.sv(181): truncated value with size 32 to match size of target (8)" {  } { { "../vga_controller.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/vga_controller.sv" 181 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1438872851907 "|fpga_top|vga_controller:vga_controller"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "axi_bus.m_awaddr vga_controller.sv(44) " "Output port \"axi_bus.m_awaddr\" at vga_controller.sv(44) has no driver" {  } { { "../vga_controller.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/vga_controller.sv" 44 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1438872851908 "|fpga_top|vga_controller:vga_controller"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "axi_bus.m_awlen vga_controller.sv(44) " "Output port \"axi_bus.m_awlen\" at vga_controller.sv(44) has no driver" {  } { { "../vga_controller.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/vga_controller.sv" 44 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1438872851908 "|fpga_top|vga_controller:vga_controller"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "axi_bus.m_wdata vga_controller.sv(44) " "Output port \"axi_bus.m_wdata\" at vga_controller.sv(44) has no driver" {  } { { "../vga_controller.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/vga_controller.sv" 44 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1438872851908 "|fpga_top|vga_controller:vga_controller"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "axi_bus.m_awvalid vga_controller.sv(44) " "Output port \"axi_bus.m_awvalid\" at vga_controller.sv(44) has no driver" {  } { { "../vga_controller.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/vga_controller.sv" 44 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1438872851908 "|fpga_top|vga_controller:vga_controller"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "axi_bus.m_wlast vga_controller.sv(44) " "Output port \"axi_bus.m_wlast\" at vga_controller.sv(44) has no driver" {  } { { "../vga_controller.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/vga_controller.sv" 44 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1438872851908 "|fpga_top|vga_controller:vga_controller"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "axi_bus.m_wvalid vga_controller.sv(44) " "Output port \"axi_bus.m_wvalid\" at vga_controller.sv(44) has no driver" {  } { { "../vga_controller.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/vga_controller.sv" 44 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1438872851908 "|fpga_top|vga_controller:vga_controller"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "axi_bus.m_bready vga_controller.sv(44) " "Output port \"axi_bus.m_bready\" at vga_controller.sv(44) has no driver" {  } { { "../vga_controller.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/vga_controller.sv" 44 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1438872851908 "|fpga_top|vga_controller:vga_controller"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "axi_bus.m_awsize vga_controller.sv(44) " "Output port \"axi_bus.m_awsize\" at vga_controller.sv(44) has no driver" {  } { { "../vga_controller.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/vga_controller.sv" 44 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1438872851908 "|fpga_top|vga_controller:vga_controller"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "axi_bus.m_awburst vga_controller.sv(44) " "Output port \"axi_bus.m_awburst\" at vga_controller.sv(44) has no driver" {  } { { "../vga_controller.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/vga_controller.sv" 44 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1438872851909 "|fpga_top|vga_controller:vga_controller"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "axi_bus.m_wstrb vga_controller.sv(44) " "Output port \"axi_bus.m_wstrb\" at vga_controller.sv(44) has no driver" {  } { { "../vga_controller.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/vga_controller.sv" 44 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1438872851909 "|fpga_top|vga_controller:vga_controller"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "axi_bus.m_arsize vga_controller.sv(44) " "Output port \"axi_bus.m_arsize\" at vga_controller.sv(44) has no driver" {  } { { "../vga_controller.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/vga_controller.sv" 44 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1438872851909 "|fpga_top|vga_controller:vga_controller"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "axi_bus.m_arburst vga_controller.sv(44) " "Output port \"axi_bus.m_arburst\" at vga_controller.sv(44) has no driver" {  } { { "../vga_controller.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/vga_controller.sv" 44 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1438872851909 "|fpga_top|vga_controller:vga_controller"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "axi_bus.m_awcache vga_controller.sv(44) " "Output port \"axi_bus.m_awcache\" at vga_controller.sv(44) has no driver" {  } { { "../vga_controller.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/vga_controller.sv" 44 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1438872851910 "|fpga_top|vga_controller:vga_controller"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "axi_bus.m_arcache vga_controller.sv(44) " "Output port \"axi_bus.m_arcache\" at vga_controller.sv(44) has no driver" {  } { { "../vga_controller.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/vga_controller.sv" 44 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1438872851910 "|fpga_top|vga_controller:vga_controller"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sync_fifo vga_controller:vga_controller\|sync_fifo:pixel_fifo " "Elaborating entity \"sync_fifo\" for hierarchy \"vga_controller:vga_controller\|sync_fifo:pixel_fifo\"" {  } { { "../vga_controller.sv" "pixel_fifo" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/vga_controller.sv" 99 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438872851927 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SCFIFO vga_controller:vga_controller\|sync_fifo:pixel_fifo\|SCFIFO:scfifo " "Elaborating entity \"SCFIFO\" for hierarchy \"vga_controller:vga_controller\|sync_fifo:pixel_fifo\|SCFIFO:scfifo\"" {  } { { "../../core/sync_fifo.sv" "scfifo" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/sync_fifo.sv" 72 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438872852028 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vga_controller:vga_controller\|sync_fifo:pixel_fifo\|SCFIFO:scfifo " "Elaborated megafunction instantiation \"vga_controller:vga_controller\|sync_fifo:pixel_fifo\|SCFIFO:scfifo\"" {  } { { "../../core/sync_fifo.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/sync_fifo.sv" 72 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1438872852034 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vga_controller:vga_controller\|sync_fifo:pixel_fifo\|SCFIFO:scfifo " "Instantiated megafunction \"vga_controller:vga_controller\|sync_fifo:pixel_fifo\|SCFIFO:scfifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "almost_empty_value 64 " "Parameter \"almost_empty_value\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438872852035 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "almost_full_value 128 " "Parameter \"almost_full_value\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438872852035 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 128 " "Parameter \"lpm_numwords\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438872852035 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 32 " "Parameter \"lpm_width\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438872852035 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead ON " "Parameter \"lpm_showahead\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438872852035 ""}  } { { "../../core/sync_fifo.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/sync_fifo.sv" 72 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1438872852035 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_ru41.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_ru41.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_ru41 " "Found entity 1: scfifo_ru41" {  } { { "db/scfifo_ru41.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/scfifo_ru41.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1438872852237 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1438872852237 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_ru41 vga_controller:vga_controller\|sync_fifo:pixel_fifo\|SCFIFO:scfifo\|scfifo_ru41:auto_generated " "Elaborating entity \"scfifo_ru41\" for hierarchy \"vga_controller:vga_controller\|sync_fifo:pixel_fifo\|SCFIFO:scfifo\|scfifo_ru41:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "d:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438872852245 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_d341.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_d341.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_d341 " "Found entity 1: a_dpfifo_d341" {  } { { "db/a_dpfifo_d341.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/a_dpfifo_d341.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1438872852306 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1438872852306 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_d341 vga_controller:vga_controller\|sync_fifo:pixel_fifo\|SCFIFO:scfifo\|scfifo_ru41:auto_generated\|a_dpfifo_d341:dpfifo " "Elaborating entity \"a_dpfifo_d341\" for hierarchy \"vga_controller:vga_controller\|sync_fifo:pixel_fifo\|SCFIFO:scfifo\|scfifo_ru41:auto_generated\|a_dpfifo_d341:dpfifo\"" {  } { { "db/scfifo_ru41.tdf" "dpfifo" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/scfifo_ru41.tdf" 39 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438872852314 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_tne1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_tne1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_tne1 " "Found entity 1: altsyncram_tne1" {  } { { "db/altsyncram_tne1.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/altsyncram_tne1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1438872852544 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1438872852544 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_tne1 vga_controller:vga_controller\|sync_fifo:pixel_fifo\|SCFIFO:scfifo\|scfifo_ru41:auto_generated\|a_dpfifo_d341:dpfifo\|altsyncram_tne1:FIFOram " "Elaborating entity \"altsyncram_tne1\" for hierarchy \"vga_controller:vga_controller\|sync_fifo:pixel_fifo\|SCFIFO:scfifo\|scfifo_ru41:auto_generated\|a_dpfifo_d341:dpfifo\|altsyncram_tne1:FIFOram\"" {  } { { "db/a_dpfifo_d341.tdf" "FIFOram" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/a_dpfifo_d341.tdf" 46 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438872852552 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_6l8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_6l8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_6l8 " "Found entity 1: cmpr_6l8" {  } { { "db/cmpr_6l8.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/cmpr_6l8.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1438872852718 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1438872852718 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_6l8 vga_controller:vga_controller\|sync_fifo:pixel_fifo\|SCFIFO:scfifo\|scfifo_ru41:auto_generated\|a_dpfifo_d341:dpfifo\|cmpr_6l8:almost_full_comparer " "Elaborating entity \"cmpr_6l8\" for hierarchy \"vga_controller:vga_controller\|sync_fifo:pixel_fifo\|SCFIFO:scfifo\|scfifo_ru41:auto_generated\|a_dpfifo_d341:dpfifo\|cmpr_6l8:almost_full_comparer\"" {  } { { "db/a_dpfifo_d341.tdf" "almost_full_comparer" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/a_dpfifo_d341.tdf" 55 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438872852731 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_6l8 vga_controller:vga_controller\|sync_fifo:pixel_fifo\|SCFIFO:scfifo\|scfifo_ru41:auto_generated\|a_dpfifo_d341:dpfifo\|cmpr_6l8:three_comparison " "Elaborating entity \"cmpr_6l8\" for hierarchy \"vga_controller:vga_controller\|sync_fifo:pixel_fifo\|SCFIFO:scfifo\|scfifo_ru41:auto_generated\|a_dpfifo_d341:dpfifo\|cmpr_6l8:three_comparison\"" {  } { { "db/a_dpfifo_d341.tdf" "three_comparison" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/a_dpfifo_d341.tdf" 56 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438872852745 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_jgb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_jgb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_jgb " "Found entity 1: cntr_jgb" {  } { { "db/cntr_jgb.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/cntr_jgb.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1438872852959 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1438872852959 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_jgb vga_controller:vga_controller\|sync_fifo:pixel_fifo\|SCFIFO:scfifo\|scfifo_ru41:auto_generated\|a_dpfifo_d341:dpfifo\|cntr_jgb:rd_ptr_msb " "Elaborating entity \"cntr_jgb\" for hierarchy \"vga_controller:vga_controller\|sync_fifo:pixel_fifo\|SCFIFO:scfifo\|scfifo_ru41:auto_generated\|a_dpfifo_d341:dpfifo\|cntr_jgb:rd_ptr_msb\"" {  } { { "db/a_dpfifo_d341.tdf" "rd_ptr_msb" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/a_dpfifo_d341.tdf" 57 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438872852978 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_0h7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_0h7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_0h7 " "Found entity 1: cntr_0h7" {  } { { "db/cntr_0h7.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/cntr_0h7.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1438872853143 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1438872853143 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_0h7 vga_controller:vga_controller\|sync_fifo:pixel_fifo\|SCFIFO:scfifo\|scfifo_ru41:auto_generated\|a_dpfifo_d341:dpfifo\|cntr_0h7:usedw_counter " "Elaborating entity \"cntr_0h7\" for hierarchy \"vga_controller:vga_controller\|sync_fifo:pixel_fifo\|SCFIFO:scfifo\|scfifo_ru41:auto_generated\|a_dpfifo_d341:dpfifo\|cntr_0h7:usedw_counter\"" {  } { { "db/a_dpfifo_d341.tdf" "usedw_counter" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/a_dpfifo_d341.tdf" 58 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438872853156 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_kgb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_kgb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_kgb " "Found entity 1: cntr_kgb" {  } { { "db/cntr_kgb.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/cntr_kgb.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1438872853335 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1438872853335 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_kgb vga_controller:vga_controller\|sync_fifo:pixel_fifo\|SCFIFO:scfifo\|scfifo_ru41:auto_generated\|a_dpfifo_d341:dpfifo\|cntr_kgb:wr_ptr " "Elaborating entity \"cntr_kgb\" for hierarchy \"vga_controller:vga_controller\|sync_fifo:pixel_fifo\|SCFIFO:scfifo\|scfifo_ru41:auto_generated\|a_dpfifo_d341:dpfifo\|cntr_kgb:wr_ptr\"" {  } { { "db/a_dpfifo_d341.tdf" "wr_ptr" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/a_dpfifo_d341.tdf" 59 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438872853348 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_timing_generator vga_controller:vga_controller\|vga_timing_generator:timing_generator " "Elaborating entity \"vga_timing_generator\" for hierarchy \"vga_controller:vga_controller\|vga_timing_generator:timing_generator\"" {  } { { "../vga_controller.sv" "timing_generator" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/vga_controller.sv" 195 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438872853373 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 vga_timing_generator.sv(99) " "Verilog HDL assignment warning at vga_timing_generator.sv(99): truncated value with size 32 to match size of target (11)" {  } { { "../vga_timing_generator.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/vga_timing_generator.sv" 99 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1438872853376 "|fpga_top|vga_controller:vga_controller|vga_timing_generator:timing_generator"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 vga_timing_generator.sv(102) " "Verilog HDL assignment warning at vga_timing_generator.sv(102): truncated value with size 32 to match size of target (11)" {  } { { "../vga_timing_generator.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/vga_timing_generator.sv" 102 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1438872853376 "|fpga_top|vga_controller:vga_controller|vga_timing_generator:timing_generator"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart uart:uart " "Elaborating entity \"uart\" for hierarchy \"uart:uart\"" {  } { { "../fpga_top.sv" "uart" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/fpga_top.sv" 304 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438872853386 ""}
{ "Warning" "WVRFX_VERI_CANT_ANALYZE_CASE_STATEMENT" "uart.sv(60) " "Verilog HDL Case Statement warning at uart.sv(60): can't check case statement for completeness because the case expression has too many possible states" {  } { { "../uart.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/uart.sv" 60 0 0 } }  } 0 10762 "Verilog HDL Case Statement warning at %1!s!: can't check case statement for completeness because the case expression has too many possible states" 0 0 "Quartus II" 0 -1 1438872853388 "|fpga_top|uart:uart"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_transmit uart:uart\|uart_transmit:uart_transmit " "Elaborating entity \"uart_transmit\" for hierarchy \"uart:uart\|uart_transmit:uart_transmit\"" {  } { { "../uart.sv" "uart_transmit" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/uart.sv" 77 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438872853400 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 uart_transmit.sv(61) " "Verilog HDL assignment warning at uart_transmit.sv(61): truncated value with size 32 to match size of target (4)" {  } { { "../uart_transmit.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/uart_transmit.sv" 61 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1438872853403 "|fpga_top|uart:uart|uart_transmit:uart_transmit"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_receive uart:uart\|uart_receive:uart_receive " "Elaborating entity \"uart_receive\" for hierarchy \"uart:uart\|uart_receive:uart_receive\"" {  } { { "../uart.sv" "uart_receive" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/uart.sv" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438872853411 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 uart_receive.sv(90) " "Verilog HDL assignment warning at uart_receive.sv(90): truncated value with size 32 to match size of target (4)" {  } { { "../uart_receive.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/uart_receive.sv" 90 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1438872853414 "|fpga_top|uart:uart|uart_receive:uart_receive"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 uart_receive.sv(94) " "Verilog HDL assignment warning at uart_receive.sv(94): truncated value with size 32 to match size of target (4)" {  } { { "../uart_receive.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/uart_receive.sv" 94 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1438872853414 "|fpga_top|uart:uart|uart_receive:uart_receive"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 uart_receive.sv(121) " "Verilog HDL assignment warning at uart_receive.sv(121): truncated value with size 32 to match size of target (11)" {  } { { "../uart_receive.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/uart_receive.sv" 121 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1438872853415 "|fpga_top|uart:uart|uart_receive:uart_receive"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 uart_receive.sv(123) " "Verilog HDL assignment warning at uart_receive.sv(123): truncated value with size 32 to match size of target (11)" {  } { { "../uart_receive.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/uart_receive.sv" 123 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1438872853415 "|fpga_top|uart:uart|uart_receive:uart_receive"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "synchronizer uart:uart\|uart_receive:uart_receive\|synchronizer:rx_synchronizer " "Elaborating entity \"synchronizer\" for hierarchy \"uart:uart\|uart_receive:uart_receive\|synchronizer:rx_synchronizer\"" {  } { { "../uart_receive.sv" "rx_synchronizer" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/uart_receive.sv" 56 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438872853424 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 synchronizer.sv(39) " "Verilog HDL assignment warning at synchronizer.sv(39): truncated value with size 32 to match size of target (1)" {  } { { "../synchronizer.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/synchronizer.sv" 39 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1438872853426 "|fpga_top|uart:uart|uart_receive:uart_receive|synchronizer:rx_synchronizer"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 synchronizer.sv(40) " "Verilog HDL assignment warning at synchronizer.sv(40): truncated value with size 32 to match size of target (1)" {  } { { "../synchronizer.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/synchronizer.sv" 40 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1438872853427 "|fpga_top|uart:uart|uart_receive:uart_receive|synchronizer:rx_synchronizer"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 synchronizer.sv(41) " "Verilog HDL assignment warning at synchronizer.sv(41): truncated value with size 32 to match size of target (1)" {  } { { "../synchronizer.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/synchronizer.sv" 41 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1438872853427 "|fpga_top|uart:uart|uart_receive:uart_receive|synchronizer:rx_synchronizer"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sync_fifo uart:uart\|sync_fifo:rx_fifo " "Elaborating entity \"sync_fifo\" for hierarchy \"uart:uart\|sync_fifo:rx_fifo\"" {  } { { "../uart.sv" "rx_fifo" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/uart.sv" 102 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438872853435 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SCFIFO uart:uart\|sync_fifo:rx_fifo\|SCFIFO:scfifo " "Elaborating entity \"SCFIFO\" for hierarchy \"uart:uart\|sync_fifo:rx_fifo\|SCFIFO:scfifo\"" {  } { { "../../core/sync_fifo.sv" "scfifo" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/sync_fifo.sv" 72 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438872853545 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "uart:uart\|sync_fifo:rx_fifo\|SCFIFO:scfifo " "Elaborated megafunction instantiation \"uart:uart\|sync_fifo:rx_fifo\|SCFIFO:scfifo\"" {  } { { "../../core/sync_fifo.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/sync_fifo.sv" 72 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1438872853551 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "uart:uart\|sync_fifo:rx_fifo\|SCFIFO:scfifo " "Instantiated megafunction \"uart:uart\|sync_fifo:rx_fifo\|SCFIFO:scfifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "almost_empty_value 2 " "Parameter \"almost_empty_value\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438872853551 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "almost_full_value 8 " "Parameter \"almost_full_value\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438872853551 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 8 " "Parameter \"lpm_numwords\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438872853551 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438872853551 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead ON " "Parameter \"lpm_showahead\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438872853551 ""}  } { { "../../core/sync_fifo.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/sync_fifo.sv" 72 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1438872853551 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_cl41.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_cl41.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_cl41 " "Found entity 1: scfifo_cl41" {  } { { "db/scfifo_cl41.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/scfifo_cl41.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1438872853760 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1438872853760 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_cl41 uart:uart\|sync_fifo:rx_fifo\|SCFIFO:scfifo\|scfifo_cl41:auto_generated " "Elaborating entity \"scfifo_cl41\" for hierarchy \"uart:uart\|sync_fifo:rx_fifo\|SCFIFO:scfifo\|scfifo_cl41:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "d:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438872853770 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_pu31.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_pu31.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_pu31 " "Found entity 1: a_dpfifo_pu31" {  } { { "db/a_dpfifo_pu31.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/a_dpfifo_pu31.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1438872853812 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1438872853812 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_pu31 uart:uart\|sync_fifo:rx_fifo\|SCFIFO:scfifo\|scfifo_cl41:auto_generated\|a_dpfifo_pu31:dpfifo " "Elaborating entity \"a_dpfifo_pu31\" for hierarchy \"uart:uart\|sync_fifo:rx_fifo\|SCFIFO:scfifo\|scfifo_cl41:auto_generated\|a_dpfifo_pu31:dpfifo\"" {  } { { "db/scfifo_cl41.tdf" "dpfifo" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/scfifo_cl41.tdf" 39 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438872853820 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_lee1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_lee1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_lee1 " "Found entity 1: altsyncram_lee1" {  } { { "db/altsyncram_lee1.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/altsyncram_lee1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1438872854002 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1438872854002 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_lee1 uart:uart\|sync_fifo:rx_fifo\|SCFIFO:scfifo\|scfifo_cl41:auto_generated\|a_dpfifo_pu31:dpfifo\|altsyncram_lee1:FIFOram " "Elaborating entity \"altsyncram_lee1\" for hierarchy \"uart:uart\|sync_fifo:rx_fifo\|SCFIFO:scfifo\|scfifo_cl41:auto_generated\|a_dpfifo_pu31:dpfifo\|altsyncram_lee1:FIFOram\"" {  } { { "db/a_dpfifo_pu31.tdf" "FIFOram" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/a_dpfifo_pu31.tdf" 46 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438872854010 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "gpio_controller gpio_controller:gpio_controller " "Elaborating entity \"gpio_controller\" for hierarchy \"gpio_controller:gpio_controller\"" {  } { { "../fpga_top.sv" "gpio_controller" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/fpga_top.sv" 311 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438872854103 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ps2_controller ps2_controller:ps2_controller " "Elaborating entity \"ps2_controller\" for hierarchy \"ps2_controller:ps2_controller\"" {  } { { "../fpga_top.sv" "ps2_controller" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/fpga_top.sv" 324 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438872854121 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 ps2_controller.sv(118) " "Verilog HDL assignment warning at ps2_controller.sv(118): truncated value with size 32 to match size of target (3)" {  } { { "../ps2_controller.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/ps2_controller.sv" 118 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1438872854124 "|fpga_top|ps2_controller:ps2_controller"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "synchronizer ps2_controller:ps2_controller\|synchronizer:input_synchronizer " "Elaborating entity \"synchronizer\" for hierarchy \"ps2_controller:ps2_controller\|synchronizer:input_synchronizer\"" {  } { { "../ps2_controller.sv" "input_synchronizer" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/ps2_controller.sv" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438872854140 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sync_fifo ps2_controller:ps2_controller\|sync_fifo:input_fifo " "Elaborating entity \"sync_fifo\" for hierarchy \"ps2_controller:ps2_controller\|sync_fifo:input_fifo\"" {  } { { "../ps2_controller.sv" "input_fifo" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/ps2_controller.sv" 80 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438872854155 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SCFIFO ps2_controller:ps2_controller\|sync_fifo:input_fifo\|SCFIFO:scfifo " "Elaborating entity \"SCFIFO\" for hierarchy \"ps2_controller:ps2_controller\|sync_fifo:input_fifo\|SCFIFO:scfifo\"" {  } { { "../../core/sync_fifo.sv" "scfifo" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/sync_fifo.sv" 72 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438872854246 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ps2_controller:ps2_controller\|sync_fifo:input_fifo\|SCFIFO:scfifo " "Elaborated megafunction instantiation \"ps2_controller:ps2_controller\|sync_fifo:input_fifo\|SCFIFO:scfifo\"" {  } { { "../../core/sync_fifo.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/sync_fifo.sv" 72 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1438872854250 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ps2_controller:ps2_controller\|sync_fifo:input_fifo\|SCFIFO:scfifo " "Instantiated megafunction \"ps2_controller:ps2_controller\|sync_fifo:input_fifo\|SCFIFO:scfifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "almost_empty_value 2 " "Parameter \"almost_empty_value\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438872854251 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "almost_full_value 15 " "Parameter \"almost_full_value\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438872854251 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 16 " "Parameter \"lpm_numwords\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438872854251 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438872854251 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead ON " "Parameter \"lpm_showahead\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438872854251 ""}  } { { "../../core/sync_fifo.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/sync_fifo.sv" 72 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1438872854251 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_bo41.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_bo41.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_bo41 " "Found entity 1: scfifo_bo41" {  } { { "db/scfifo_bo41.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/scfifo_bo41.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1438872854429 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1438872854429 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_bo41 ps2_controller:ps2_controller\|sync_fifo:input_fifo\|SCFIFO:scfifo\|scfifo_bo41:auto_generated " "Elaborating entity \"scfifo_bo41\" for hierarchy \"ps2_controller:ps2_controller\|sync_fifo:input_fifo\|SCFIFO:scfifo\|scfifo_bo41:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "d:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438872854436 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_9041.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_9041.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_9041 " "Found entity 1: a_dpfifo_9041" {  } { { "db/a_dpfifo_9041.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/a_dpfifo_9041.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1438872854477 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1438872854477 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_9041 ps2_controller:ps2_controller\|sync_fifo:input_fifo\|SCFIFO:scfifo\|scfifo_bo41:auto_generated\|a_dpfifo_9041:dpfifo " "Elaborating entity \"a_dpfifo_9041\" for hierarchy \"ps2_controller:ps2_controller\|sync_fifo:input_fifo\|SCFIFO:scfifo\|scfifo_bo41:auto_generated\|a_dpfifo_9041:dpfifo\"" {  } { { "db/scfifo_bo41.tdf" "dpfifo" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/scfifo_bo41.tdf" 39 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438872854485 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_lhe1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_lhe1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_lhe1 " "Found entity 1: altsyncram_lhe1" {  } { { "db/altsyncram_lhe1.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/altsyncram_lhe1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1438872854672 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1438872854672 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_lhe1 ps2_controller:ps2_controller\|sync_fifo:input_fifo\|SCFIFO:scfifo\|scfifo_bo41:auto_generated\|a_dpfifo_9041:dpfifo\|altsyncram_lhe1:FIFOram " "Elaborating entity \"altsyncram_lhe1\" for hierarchy \"ps2_controller:ps2_controller\|sync_fifo:input_fifo\|SCFIFO:scfifo\|scfifo_bo41:auto_generated\|a_dpfifo_9041:dpfifo\|altsyncram_lhe1:FIFOram\"" {  } { { "db/a_dpfifo_9041.tdf" "FIFOram" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/a_dpfifo_9041.tdf" 46 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438872854691 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_3l8 ps2_controller:ps2_controller\|sync_fifo:input_fifo\|SCFIFO:scfifo\|scfifo_bo41:auto_generated\|a_dpfifo_9041:dpfifo\|cmpr_3l8:almost_full_comparer " "Elaborating entity \"cmpr_3l8\" for hierarchy \"ps2_controller:ps2_controller\|sync_fifo:input_fifo\|SCFIFO:scfifo\|scfifo_bo41:auto_generated\|a_dpfifo_9041:dpfifo\|cmpr_3l8:almost_full_comparer\"" {  } { { "db/a_dpfifo_9041.tdf" "almost_full_comparer" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/a_dpfifo_9041.tdf" 55 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438872854705 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_3l8 ps2_controller:ps2_controller\|sync_fifo:input_fifo\|SCFIFO:scfifo\|scfifo_bo41:auto_generated\|a_dpfifo_9041:dpfifo\|cmpr_3l8:three_comparison " "Elaborating entity \"cmpr_3l8\" for hierarchy \"ps2_controller:ps2_controller\|sync_fifo:input_fifo\|SCFIFO:scfifo\|scfifo_bo41:auto_generated\|a_dpfifo_9041:dpfifo\|cmpr_3l8:three_comparison\"" {  } { { "db/a_dpfifo_9041.tdf" "three_comparison" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/a_dpfifo_9041.tdf" 56 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438872854719 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_tg7 ps2_controller:ps2_controller\|sync_fifo:input_fifo\|SCFIFO:scfifo\|scfifo_bo41:auto_generated\|a_dpfifo_9041:dpfifo\|cntr_tg7:usedw_counter " "Elaborating entity \"cntr_tg7\" for hierarchy \"ps2_controller:ps2_controller\|sync_fifo:input_fifo\|SCFIFO:scfifo\|scfifo_bo41:auto_generated\|a_dpfifo_9041:dpfifo\|cntr_tg7:usedw_counter\"" {  } { { "db/a_dpfifo_9041.tdf" "usedw_counter" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/a_dpfifo_9041.tdf" 58 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438872854752 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_hgb ps2_controller:ps2_controller\|sync_fifo:input_fifo\|SCFIFO:scfifo\|scfifo_bo41:auto_generated\|a_dpfifo_9041:dpfifo\|cntr_hgb:wr_ptr " "Elaborating entity \"cntr_hgb\" for hierarchy \"ps2_controller:ps2_controller\|sync_fifo:input_fifo\|SCFIFO:scfifo\|scfifo_bo41:auto_generated\|a_dpfifo_9041:dpfifo\|cntr_hgb:wr_ptr\"" {  } { { "db/a_dpfifo_9041.tdf" "wr_ptr" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/a_dpfifo_9041.tdf" 59 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438872854779 ""}
{ "Warning" "WSGN_WIRE_LOOP" "axi4_interface:axi_bus_m1\|axi4_interface.s_wready " "Node \"axi4_interface:axi_bus_m1\|axi4_interface.s_wready\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../core/defines.sv" "axi4_interface.s_wready" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/defines.sv" 316 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Quartus II" 0 -1 1438872889551 ""}
{ "Warning" "WSGN_WIRE_LOOP" "axi4_interface:axi_bus_m1\|axi4_interface.s_rvalid " "Node \"axi4_interface:axi_bus_m1\|axi4_interface.s_rvalid\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../core/defines.sv" "axi4_interface.s_rvalid" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/defines.sv" 316 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Quartus II" 0 -1 1438872889551 ""}
{ "Warning" "WSGN_WIRE_LOOP" "axi4_interface:axi_bus_m1\|axi4_interface.s_rdata\[9\] " "Node \"axi4_interface:axi_bus_m1\|axi4_interface.s_rdata\[9\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../core/defines.sv" "axi4_interface.s_rdata\[9\]" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/defines.sv" 316 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Quartus II" 0 -1 1438872889551 ""}
{ "Warning" "WSGN_WIRE_LOOP" "axi4_interface:axi_bus_m1\|axi4_interface.s_rdata\[8\] " "Node \"axi4_interface:axi_bus_m1\|axi4_interface.s_rdata\[8\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../core/defines.sv" "axi4_interface.s_rdata\[8\]" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/defines.sv" 316 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Quartus II" 0 -1 1438872889551 ""}
{ "Warning" "WSGN_WIRE_LOOP" "axi4_interface:axi_bus_m1\|axi4_interface.s_rdata\[7\] " "Node \"axi4_interface:axi_bus_m1\|axi4_interface.s_rdata\[7\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../core/defines.sv" "axi4_interface.s_rdata\[7\]" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/defines.sv" 316 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Quartus II" 0 -1 1438872889552 ""}
{ "Warning" "WSGN_WIRE_LOOP" "axi4_interface:axi_bus_m1\|axi4_interface.s_rdata\[6\] " "Node \"axi4_interface:axi_bus_m1\|axi4_interface.s_rdata\[6\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../core/defines.sv" "axi4_interface.s_rdata\[6\]" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/defines.sv" 316 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Quartus II" 0 -1 1438872889552 ""}
{ "Warning" "WSGN_WIRE_LOOP" "axi4_interface:axi_bus_m1\|axi4_interface.s_rdata\[5\] " "Node \"axi4_interface:axi_bus_m1\|axi4_interface.s_rdata\[5\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../core/defines.sv" "axi4_interface.s_rdata\[5\]" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/defines.sv" 316 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Quartus II" 0 -1 1438872889552 ""}
{ "Warning" "WSGN_WIRE_LOOP" "axi4_interface:axi_bus_m1\|axi4_interface.s_rdata\[4\] " "Node \"axi4_interface:axi_bus_m1\|axi4_interface.s_rdata\[4\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../core/defines.sv" "axi4_interface.s_rdata\[4\]" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/defines.sv" 316 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Quartus II" 0 -1 1438872889552 ""}
{ "Warning" "WSGN_WIRE_LOOP" "axi4_interface:axi_bus_m1\|axi4_interface.s_rdata\[3\] " "Node \"axi4_interface:axi_bus_m1\|axi4_interface.s_rdata\[3\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../core/defines.sv" "axi4_interface.s_rdata\[3\]" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/defines.sv" 316 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Quartus II" 0 -1 1438872889552 ""}
{ "Warning" "WSGN_WIRE_LOOP" "axi4_interface:axi_bus_m1\|axi4_interface.s_rdata\[31\] " "Node \"axi4_interface:axi_bus_m1\|axi4_interface.s_rdata\[31\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../core/defines.sv" "axi4_interface.s_rdata\[31\]" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/defines.sv" 316 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Quartus II" 0 -1 1438872889552 ""}
{ "Warning" "WSGN_WIRE_LOOP" "axi4_interface:axi_bus_m1\|axi4_interface.s_rdata\[30\] " "Node \"axi4_interface:axi_bus_m1\|axi4_interface.s_rdata\[30\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../core/defines.sv" "axi4_interface.s_rdata\[30\]" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/defines.sv" 316 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Quartus II" 0 -1 1438872889553 ""}
{ "Warning" "WSGN_WIRE_LOOP" "axi4_interface:axi_bus_m1\|axi4_interface.s_rdata\[2\] " "Node \"axi4_interface:axi_bus_m1\|axi4_interface.s_rdata\[2\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../core/defines.sv" "axi4_interface.s_rdata\[2\]" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/defines.sv" 316 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Quartus II" 0 -1 1438872889553 ""}
{ "Warning" "WSGN_WIRE_LOOP" "axi4_interface:axi_bus_m1\|axi4_interface.s_rdata\[29\] " "Node \"axi4_interface:axi_bus_m1\|axi4_interface.s_rdata\[29\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../core/defines.sv" "axi4_interface.s_rdata\[29\]" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/defines.sv" 316 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Quartus II" 0 -1 1438872889553 ""}
{ "Warning" "WSGN_WIRE_LOOP" "axi4_interface:axi_bus_m1\|axi4_interface.s_rdata\[28\] " "Node \"axi4_interface:axi_bus_m1\|axi4_interface.s_rdata\[28\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../core/defines.sv" "axi4_interface.s_rdata\[28\]" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/defines.sv" 316 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Quartus II" 0 -1 1438872889553 ""}
{ "Warning" "WSGN_WIRE_LOOP" "axi4_interface:axi_bus_m1\|axi4_interface.s_rdata\[27\] " "Node \"axi4_interface:axi_bus_m1\|axi4_interface.s_rdata\[27\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../core/defines.sv" "axi4_interface.s_rdata\[27\]" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/defines.sv" 316 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Quartus II" 0 -1 1438872889553 ""}
{ "Warning" "WSGN_WIRE_LOOP" "axi4_interface:axi_bus_m1\|axi4_interface.s_rdata\[26\] " "Node \"axi4_interface:axi_bus_m1\|axi4_interface.s_rdata\[26\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../core/defines.sv" "axi4_interface.s_rdata\[26\]" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/defines.sv" 316 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Quartus II" 0 -1 1438872889553 ""}
{ "Warning" "WSGN_WIRE_LOOP" "axi4_interface:axi_bus_m1\|axi4_interface.s_rdata\[25\] " "Node \"axi4_interface:axi_bus_m1\|axi4_interface.s_rdata\[25\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../core/defines.sv" "axi4_interface.s_rdata\[25\]" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/defines.sv" 316 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Quartus II" 0 -1 1438872889553 ""}
{ "Warning" "WSGN_WIRE_LOOP" "axi4_interface:axi_bus_m1\|axi4_interface.s_rdata\[24\] " "Node \"axi4_interface:axi_bus_m1\|axi4_interface.s_rdata\[24\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../core/defines.sv" "axi4_interface.s_rdata\[24\]" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/defines.sv" 316 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Quartus II" 0 -1 1438872889554 ""}
{ "Warning" "WSGN_WIRE_LOOP" "axi4_interface:axi_bus_m1\|axi4_interface.s_rdata\[23\] " "Node \"axi4_interface:axi_bus_m1\|axi4_interface.s_rdata\[23\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../core/defines.sv" "axi4_interface.s_rdata\[23\]" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/defines.sv" 316 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Quartus II" 0 -1 1438872889554 ""}
{ "Warning" "WSGN_WIRE_LOOP" "axi4_interface:axi_bus_m1\|axi4_interface.s_rdata\[22\] " "Node \"axi4_interface:axi_bus_m1\|axi4_interface.s_rdata\[22\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../core/defines.sv" "axi4_interface.s_rdata\[22\]" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/defines.sv" 316 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Quartus II" 0 -1 1438872889554 ""}
{ "Warning" "WSGN_WIRE_LOOP" "axi4_interface:axi_bus_m1\|axi4_interface.s_rdata\[21\] " "Node \"axi4_interface:axi_bus_m1\|axi4_interface.s_rdata\[21\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../core/defines.sv" "axi4_interface.s_rdata\[21\]" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/defines.sv" 316 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Quartus II" 0 -1 1438872889554 ""}
{ "Warning" "WSGN_WIRE_LOOP" "axi4_interface:axi_bus_m1\|axi4_interface.s_rdata\[20\] " "Node \"axi4_interface:axi_bus_m1\|axi4_interface.s_rdata\[20\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../core/defines.sv" "axi4_interface.s_rdata\[20\]" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/defines.sv" 316 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Quartus II" 0 -1 1438872889554 ""}
{ "Warning" "WSGN_WIRE_LOOP" "axi4_interface:axi_bus_m1\|axi4_interface.s_rdata\[1\] " "Node \"axi4_interface:axi_bus_m1\|axi4_interface.s_rdata\[1\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../core/defines.sv" "axi4_interface.s_rdata\[1\]" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/defines.sv" 316 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Quartus II" 0 -1 1438872889554 ""}
{ "Warning" "WSGN_WIRE_LOOP" "axi4_interface:axi_bus_m1\|axi4_interface.s_rdata\[19\] " "Node \"axi4_interface:axi_bus_m1\|axi4_interface.s_rdata\[19\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../core/defines.sv" "axi4_interface.s_rdata\[19\]" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/defines.sv" 316 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Quartus II" 0 -1 1438872889554 ""}
{ "Warning" "WSGN_WIRE_LOOP" "axi4_interface:axi_bus_m1\|axi4_interface.s_rdata\[18\] " "Node \"axi4_interface:axi_bus_m1\|axi4_interface.s_rdata\[18\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../core/defines.sv" "axi4_interface.s_rdata\[18\]" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/defines.sv" 316 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Quartus II" 0 -1 1438872889555 ""}
{ "Warning" "WSGN_WIRE_LOOP" "axi4_interface:axi_bus_m1\|axi4_interface.s_rdata\[17\] " "Node \"axi4_interface:axi_bus_m1\|axi4_interface.s_rdata\[17\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../core/defines.sv" "axi4_interface.s_rdata\[17\]" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/defines.sv" 316 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Quartus II" 0 -1 1438872889555 ""}
{ "Warning" "WSGN_WIRE_LOOP" "axi4_interface:axi_bus_m1\|axi4_interface.s_rdata\[16\] " "Node \"axi4_interface:axi_bus_m1\|axi4_interface.s_rdata\[16\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../core/defines.sv" "axi4_interface.s_rdata\[16\]" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/defines.sv" 316 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Quartus II" 0 -1 1438872889555 ""}
{ "Warning" "WSGN_WIRE_LOOP" "axi4_interface:axi_bus_m1\|axi4_interface.s_rdata\[15\] " "Node \"axi4_interface:axi_bus_m1\|axi4_interface.s_rdata\[15\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../core/defines.sv" "axi4_interface.s_rdata\[15\]" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/defines.sv" 316 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Quartus II" 0 -1 1438872889555 ""}
{ "Warning" "WSGN_WIRE_LOOP" "axi4_interface:axi_bus_m1\|axi4_interface.s_rdata\[14\] " "Node \"axi4_interface:axi_bus_m1\|axi4_interface.s_rdata\[14\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../core/defines.sv" "axi4_interface.s_rdata\[14\]" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/defines.sv" 316 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Quartus II" 0 -1 1438872889555 ""}
{ "Warning" "WSGN_WIRE_LOOP" "axi4_interface:axi_bus_m1\|axi4_interface.s_rdata\[13\] " "Node \"axi4_interface:axi_bus_m1\|axi4_interface.s_rdata\[13\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../core/defines.sv" "axi4_interface.s_rdata\[13\]" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/defines.sv" 316 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Quartus II" 0 -1 1438872889555 ""}
{ "Warning" "WSGN_WIRE_LOOP" "axi4_interface:axi_bus_m1\|axi4_interface.s_rdata\[12\] " "Node \"axi4_interface:axi_bus_m1\|axi4_interface.s_rdata\[12\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../core/defines.sv" "axi4_interface.s_rdata\[12\]" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/defines.sv" 316 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Quartus II" 0 -1 1438872889555 ""}
{ "Warning" "WSGN_WIRE_LOOP" "axi4_interface:axi_bus_m1\|axi4_interface.s_rdata\[11\] " "Node \"axi4_interface:axi_bus_m1\|axi4_interface.s_rdata\[11\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../core/defines.sv" "axi4_interface.s_rdata\[11\]" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/defines.sv" 316 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Quartus II" 0 -1 1438872889556 ""}
{ "Warning" "WSGN_WIRE_LOOP" "axi4_interface:axi_bus_m1\|axi4_interface.s_rdata\[10\] " "Node \"axi4_interface:axi_bus_m1\|axi4_interface.s_rdata\[10\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../core/defines.sv" "axi4_interface.s_rdata\[10\]" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/defines.sv" 316 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Quartus II" 0 -1 1438872889556 ""}
{ "Warning" "WSGN_WIRE_LOOP" "axi4_interface:axi_bus_m1\|axi4_interface.s_rdata\[0\] " "Node \"axi4_interface:axi_bus_m1\|axi4_interface.s_rdata\[0\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../core/defines.sv" "axi4_interface.s_rdata\[0\]" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/defines.sv" 316 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Quartus II" 0 -1 1438872889556 ""}
{ "Warning" "WSGN_WIRE_LOOP" "axi4_interface:axi_bus_m1\|axi4_interface.s_bvalid " "Node \"axi4_interface:axi_bus_m1\|axi4_interface.s_bvalid\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../core/defines.sv" "axi4_interface.s_bvalid" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/defines.sv" 316 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Quartus II" 0 -1 1438872889556 ""}
{ "Warning" "WSGN_WIRE_LOOP" "axi4_interface:axi_bus_m1\|axi4_interface.s_awready " "Node \"axi4_interface:axi_bus_m1\|axi4_interface.s_awready\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../core/defines.sv" "axi4_interface.s_awready" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/defines.sv" 316 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Quartus II" 0 -1 1438872889556 ""}
{ "Warning" "WSGN_WIRE_LOOP" "axi4_interface:axi_bus_m1\|axi4_interface.s_arready " "Node \"axi4_interface:axi_bus_m1\|axi4_interface.s_arready\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../core/defines.sv" "axi4_interface.s_arready" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/defines.sv" 316 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Quartus II" 0 -1 1438872889556 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_load\|scfifo:scfifo\|scfifo_eo41:auto_generated\|a_dpfifo_v141:dpfifo\|altsyncram_1le1:FIFOram\|q_b\[576\] " "Synthesized away node \"nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_load\|scfifo:scfifo\|scfifo_eo41:auto_generated\|a_dpfifo_v141:dpfifo\|altsyncram_1le1:FIFOram\|q_b\[576\]\"" {  } { { "db/altsyncram_1le1.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/altsyncram_1le1.tdf" 16165 2 0 } } { "db/a_dpfifo_v141.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/a_dpfifo_v141.tdf" 46 2 0 } } { "db/scfifo_eo41.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/scfifo_eo41.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "../../core/sync_fifo.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/sync_fifo.sv" 72 0 0 } } { "../../core/l2_axi_bus_interface.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_axi_bus_interface.sv" 154 0 0 } } { "../../core/l2_cache.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_cache.sv" 89 0 0 } } { "../../core/nyuzi.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/nyuzi.sv" 84 0 0 } } { "../fpga_top.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/fpga_top.sv" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1438872895329 "|fpga_top|nyuzi:nyuzi|l2_cache:l2_cache|l2_axi_bus_interface:l2_axi_bus_interface|sync_fifo:sync_fifo_pending_load|scfifo:scfifo|scfifo_eo41:auto_generated|a_dpfifo_v141:dpfifo|altsyncram_1le1:FIFOram|ram_block1a576"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_load\|scfifo:scfifo\|scfifo_eo41:auto_generated\|a_dpfifo_v141:dpfifo\|altsyncram_1le1:FIFOram\|q_b\[577\] " "Synthesized away node \"nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_load\|scfifo:scfifo\|scfifo_eo41:auto_generated\|a_dpfifo_v141:dpfifo\|altsyncram_1le1:FIFOram\|q_b\[577\]\"" {  } { { "db/altsyncram_1le1.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/altsyncram_1le1.tdf" 16193 2 0 } } { "db/a_dpfifo_v141.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/a_dpfifo_v141.tdf" 46 2 0 } } { "db/scfifo_eo41.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/scfifo_eo41.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "../../core/sync_fifo.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/sync_fifo.sv" 72 0 0 } } { "../../core/l2_axi_bus_interface.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_axi_bus_interface.sv" 154 0 0 } } { "../../core/l2_cache.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_cache.sv" 89 0 0 } } { "../../core/nyuzi.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/nyuzi.sv" 84 0 0 } } { "../fpga_top.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/fpga_top.sv" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1438872895329 "|fpga_top|nyuzi:nyuzi|l2_cache:l2_cache|l2_axi_bus_interface:l2_axi_bus_interface|sync_fifo:sync_fifo_pending_load|scfifo:scfifo|scfifo_eo41:auto_generated|a_dpfifo_v141:dpfifo|altsyncram_1le1:FIFOram|ram_block1a577"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_load\|scfifo:scfifo\|scfifo_eo41:auto_generated\|a_dpfifo_v141:dpfifo\|altsyncram_1le1:FIFOram\|q_b\[578\] " "Synthesized away node \"nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_load\|scfifo:scfifo\|scfifo_eo41:auto_generated\|a_dpfifo_v141:dpfifo\|altsyncram_1le1:FIFOram\|q_b\[578\]\"" {  } { { "db/altsyncram_1le1.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/altsyncram_1le1.tdf" 16221 2 0 } } { "db/a_dpfifo_v141.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/a_dpfifo_v141.tdf" 46 2 0 } } { "db/scfifo_eo41.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/scfifo_eo41.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "../../core/sync_fifo.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/sync_fifo.sv" 72 0 0 } } { "../../core/l2_axi_bus_interface.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_axi_bus_interface.sv" 154 0 0 } } { "../../core/l2_cache.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_cache.sv" 89 0 0 } } { "../../core/nyuzi.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/nyuzi.sv" 84 0 0 } } { "../fpga_top.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/fpga_top.sv" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1438872895329 "|fpga_top|nyuzi:nyuzi|l2_cache:l2_cache|l2_axi_bus_interface:l2_axi_bus_interface|sync_fifo:sync_fifo_pending_load|scfifo:scfifo|scfifo_eo41:auto_generated|a_dpfifo_v141:dpfifo|altsyncram_1le1:FIFOram|ram_block1a578"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_load\|scfifo:scfifo\|scfifo_eo41:auto_generated\|a_dpfifo_v141:dpfifo\|altsyncram_1le1:FIFOram\|q_b\[579\] " "Synthesized away node \"nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_load\|scfifo:scfifo\|scfifo_eo41:auto_generated\|a_dpfifo_v141:dpfifo\|altsyncram_1le1:FIFOram\|q_b\[579\]\"" {  } { { "db/altsyncram_1le1.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/altsyncram_1le1.tdf" 16249 2 0 } } { "db/a_dpfifo_v141.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/a_dpfifo_v141.tdf" 46 2 0 } } { "db/scfifo_eo41.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/scfifo_eo41.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "../../core/sync_fifo.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/sync_fifo.sv" 72 0 0 } } { "../../core/l2_axi_bus_interface.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_axi_bus_interface.sv" 154 0 0 } } { "../../core/l2_cache.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_cache.sv" 89 0 0 } } { "../../core/nyuzi.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/nyuzi.sv" 84 0 0 } } { "../fpga_top.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/fpga_top.sv" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1438872895329 "|fpga_top|nyuzi:nyuzi|l2_cache:l2_cache|l2_axi_bus_interface:l2_axi_bus_interface|sync_fifo:sync_fifo_pending_load|scfifo:scfifo|scfifo_eo41:auto_generated|a_dpfifo_v141:dpfifo|altsyncram_1le1:FIFOram|ram_block1a579"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_load\|scfifo:scfifo\|scfifo_eo41:auto_generated\|a_dpfifo_v141:dpfifo\|altsyncram_1le1:FIFOram\|q_b\[580\] " "Synthesized away node \"nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_load\|scfifo:scfifo\|scfifo_eo41:auto_generated\|a_dpfifo_v141:dpfifo\|altsyncram_1le1:FIFOram\|q_b\[580\]\"" {  } { { "db/altsyncram_1le1.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/altsyncram_1le1.tdf" 16277 2 0 } } { "db/a_dpfifo_v141.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/a_dpfifo_v141.tdf" 46 2 0 } } { "db/scfifo_eo41.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/scfifo_eo41.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "../../core/sync_fifo.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/sync_fifo.sv" 72 0 0 } } { "../../core/l2_axi_bus_interface.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_axi_bus_interface.sv" 154 0 0 } } { "../../core/l2_cache.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_cache.sv" 89 0 0 } } { "../../core/nyuzi.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/nyuzi.sv" 84 0 0 } } { "../fpga_top.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/fpga_top.sv" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1438872895329 "|fpga_top|nyuzi:nyuzi|l2_cache:l2_cache|l2_axi_bus_interface:l2_axi_bus_interface|sync_fifo:sync_fifo_pending_load|scfifo:scfifo|scfifo_eo41:auto_generated|a_dpfifo_v141:dpfifo|altsyncram_1le1:FIFOram|ram_block1a580"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_load\|scfifo:scfifo\|scfifo_eo41:auto_generated\|a_dpfifo_v141:dpfifo\|altsyncram_1le1:FIFOram\|q_b\[581\] " "Synthesized away node \"nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_load\|scfifo:scfifo\|scfifo_eo41:auto_generated\|a_dpfifo_v141:dpfifo\|altsyncram_1le1:FIFOram\|q_b\[581\]\"" {  } { { "db/altsyncram_1le1.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/altsyncram_1le1.tdf" 16305 2 0 } } { "db/a_dpfifo_v141.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/a_dpfifo_v141.tdf" 46 2 0 } } { "db/scfifo_eo41.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/scfifo_eo41.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "../../core/sync_fifo.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/sync_fifo.sv" 72 0 0 } } { "../../core/l2_axi_bus_interface.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_axi_bus_interface.sv" 154 0 0 } } { "../../core/l2_cache.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_cache.sv" 89 0 0 } } { "../../core/nyuzi.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/nyuzi.sv" 84 0 0 } } { "../fpga_top.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/fpga_top.sv" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1438872895329 "|fpga_top|nyuzi:nyuzi|l2_cache:l2_cache|l2_axi_bus_interface:l2_axi_bus_interface|sync_fifo:sync_fifo_pending_load|scfifo:scfifo|scfifo_eo41:auto_generated|a_dpfifo_v141:dpfifo|altsyncram_1le1:FIFOram|ram_block1a581"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Quartus II" 0 -1 1438872895329 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Quartus II" 0 -1 1438872895329 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_controller\|sync_fifo:pixel_fifo\|scfifo:scfifo\|scfifo_ru41:auto_generated\|a_dpfifo_d341:dpfifo\|altsyncram_tne1:FIFOram\|q_b\[0\] " "Synthesized away node \"vga_controller:vga_controller\|sync_fifo:pixel_fifo\|scfifo:scfifo\|scfifo_ru41:auto_generated\|a_dpfifo_d341:dpfifo\|altsyncram_tne1:FIFOram\|q_b\[0\]\"" {  } { { "db/altsyncram_tne1.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/altsyncram_tne1.tdf" 37 2 0 } } { "db/a_dpfifo_d341.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/a_dpfifo_d341.tdf" 46 2 0 } } { "db/scfifo_ru41.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/scfifo_ru41.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "../../core/sync_fifo.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/sync_fifo.sv" 72 0 0 } } { "../vga_controller.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/vga_controller.sv" 99 0 0 } } { "../fpga_top.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/fpga_top.sv" 278 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1438872895332 "|fpga_top|vga_controller:vga_controller|sync_fifo:pixel_fifo|scfifo:scfifo|scfifo_ru41:auto_generated|a_dpfifo_d341:dpfifo|altsyncram_tne1:FIFOram|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_controller\|sync_fifo:pixel_fifo\|scfifo:scfifo\|scfifo_ru41:auto_generated\|a_dpfifo_d341:dpfifo\|altsyncram_tne1:FIFOram\|q_b\[1\] " "Synthesized away node \"vga_controller:vga_controller\|sync_fifo:pixel_fifo\|scfifo:scfifo\|scfifo_ru41:auto_generated\|a_dpfifo_d341:dpfifo\|altsyncram_tne1:FIFOram\|q_b\[1\]\"" {  } { { "db/altsyncram_tne1.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/altsyncram_tne1.tdf" 67 2 0 } } { "db/a_dpfifo_d341.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/a_dpfifo_d341.tdf" 46 2 0 } } { "db/scfifo_ru41.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/scfifo_ru41.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "../../core/sync_fifo.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/sync_fifo.sv" 72 0 0 } } { "../vga_controller.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/vga_controller.sv" 99 0 0 } } { "../fpga_top.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/fpga_top.sv" 278 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1438872895332 "|fpga_top|vga_controller:vga_controller|sync_fifo:pixel_fifo|scfifo:scfifo|scfifo_ru41:auto_generated|a_dpfifo_d341:dpfifo|altsyncram_tne1:FIFOram|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_controller\|sync_fifo:pixel_fifo\|scfifo:scfifo\|scfifo_ru41:auto_generated\|a_dpfifo_d341:dpfifo\|altsyncram_tne1:FIFOram\|q_b\[2\] " "Synthesized away node \"vga_controller:vga_controller\|sync_fifo:pixel_fifo\|scfifo:scfifo\|scfifo_ru41:auto_generated\|a_dpfifo_d341:dpfifo\|altsyncram_tne1:FIFOram\|q_b\[2\]\"" {  } { { "db/altsyncram_tne1.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/altsyncram_tne1.tdf" 97 2 0 } } { "db/a_dpfifo_d341.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/a_dpfifo_d341.tdf" 46 2 0 } } { "db/scfifo_ru41.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/scfifo_ru41.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "../../core/sync_fifo.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/sync_fifo.sv" 72 0 0 } } { "../vga_controller.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/vga_controller.sv" 99 0 0 } } { "../fpga_top.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/fpga_top.sv" 278 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1438872895332 "|fpga_top|vga_controller:vga_controller|sync_fifo:pixel_fifo|scfifo:scfifo|scfifo_ru41:auto_generated|a_dpfifo_d341:dpfifo|altsyncram_tne1:FIFOram|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_controller\|sync_fifo:pixel_fifo\|scfifo:scfifo\|scfifo_ru41:auto_generated\|a_dpfifo_d341:dpfifo\|altsyncram_tne1:FIFOram\|q_b\[3\] " "Synthesized away node \"vga_controller:vga_controller\|sync_fifo:pixel_fifo\|scfifo:scfifo\|scfifo_ru41:auto_generated\|a_dpfifo_d341:dpfifo\|altsyncram_tne1:FIFOram\|q_b\[3\]\"" {  } { { "db/altsyncram_tne1.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/altsyncram_tne1.tdf" 127 2 0 } } { "db/a_dpfifo_d341.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/a_dpfifo_d341.tdf" 46 2 0 } } { "db/scfifo_ru41.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/scfifo_ru41.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "../../core/sync_fifo.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/sync_fifo.sv" 72 0 0 } } { "../vga_controller.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/vga_controller.sv" 99 0 0 } } { "../fpga_top.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/fpga_top.sv" 278 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1438872895332 "|fpga_top|vga_controller:vga_controller|sync_fifo:pixel_fifo|scfifo:scfifo|scfifo_ru41:auto_generated|a_dpfifo_d341:dpfifo|altsyncram_tne1:FIFOram|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_controller\|sync_fifo:pixel_fifo\|scfifo:scfifo\|scfifo_ru41:auto_generated\|a_dpfifo_d341:dpfifo\|altsyncram_tne1:FIFOram\|q_b\[4\] " "Synthesized away node \"vga_controller:vga_controller\|sync_fifo:pixel_fifo\|scfifo:scfifo\|scfifo_ru41:auto_generated\|a_dpfifo_d341:dpfifo\|altsyncram_tne1:FIFOram\|q_b\[4\]\"" {  } { { "db/altsyncram_tne1.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/altsyncram_tne1.tdf" 157 2 0 } } { "db/a_dpfifo_d341.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/a_dpfifo_d341.tdf" 46 2 0 } } { "db/scfifo_ru41.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/scfifo_ru41.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "../../core/sync_fifo.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/sync_fifo.sv" 72 0 0 } } { "../vga_controller.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/vga_controller.sv" 99 0 0 } } { "../fpga_top.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/fpga_top.sv" 278 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1438872895332 "|fpga_top|vga_controller:vga_controller|sync_fifo:pixel_fifo|scfifo:scfifo|scfifo_ru41:auto_generated|a_dpfifo_d341:dpfifo|altsyncram_tne1:FIFOram|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_controller\|sync_fifo:pixel_fifo\|scfifo:scfifo\|scfifo_ru41:auto_generated\|a_dpfifo_d341:dpfifo\|altsyncram_tne1:FIFOram\|q_b\[5\] " "Synthesized away node \"vga_controller:vga_controller\|sync_fifo:pixel_fifo\|scfifo:scfifo\|scfifo_ru41:auto_generated\|a_dpfifo_d341:dpfifo\|altsyncram_tne1:FIFOram\|q_b\[5\]\"" {  } { { "db/altsyncram_tne1.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/altsyncram_tne1.tdf" 187 2 0 } } { "db/a_dpfifo_d341.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/a_dpfifo_d341.tdf" 46 2 0 } } { "db/scfifo_ru41.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/scfifo_ru41.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "../../core/sync_fifo.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/sync_fifo.sv" 72 0 0 } } { "../vga_controller.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/vga_controller.sv" 99 0 0 } } { "../fpga_top.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/fpga_top.sv" 278 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1438872895332 "|fpga_top|vga_controller:vga_controller|sync_fifo:pixel_fifo|scfifo:scfifo|scfifo_ru41:auto_generated|a_dpfifo_d341:dpfifo|altsyncram_tne1:FIFOram|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_controller\|sync_fifo:pixel_fifo\|scfifo:scfifo\|scfifo_ru41:auto_generated\|a_dpfifo_d341:dpfifo\|altsyncram_tne1:FIFOram\|q_b\[6\] " "Synthesized away node \"vga_controller:vga_controller\|sync_fifo:pixel_fifo\|scfifo:scfifo\|scfifo_ru41:auto_generated\|a_dpfifo_d341:dpfifo\|altsyncram_tne1:FIFOram\|q_b\[6\]\"" {  } { { "db/altsyncram_tne1.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/altsyncram_tne1.tdf" 217 2 0 } } { "db/a_dpfifo_d341.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/a_dpfifo_d341.tdf" 46 2 0 } } { "db/scfifo_ru41.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/scfifo_ru41.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "../../core/sync_fifo.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/sync_fifo.sv" 72 0 0 } } { "../vga_controller.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/vga_controller.sv" 99 0 0 } } { "../fpga_top.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/fpga_top.sv" 278 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1438872895332 "|fpga_top|vga_controller:vga_controller|sync_fifo:pixel_fifo|scfifo:scfifo|scfifo_ru41:auto_generated|a_dpfifo_d341:dpfifo|altsyncram_tne1:FIFOram|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_controller\|sync_fifo:pixel_fifo\|scfifo:scfifo\|scfifo_ru41:auto_generated\|a_dpfifo_d341:dpfifo\|altsyncram_tne1:FIFOram\|q_b\[7\] " "Synthesized away node \"vga_controller:vga_controller\|sync_fifo:pixel_fifo\|scfifo:scfifo\|scfifo_ru41:auto_generated\|a_dpfifo_d341:dpfifo\|altsyncram_tne1:FIFOram\|q_b\[7\]\"" {  } { { "db/altsyncram_tne1.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/altsyncram_tne1.tdf" 247 2 0 } } { "db/a_dpfifo_d341.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/a_dpfifo_d341.tdf" 46 2 0 } } { "db/scfifo_ru41.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/scfifo_ru41.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "../../core/sync_fifo.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/sync_fifo.sv" 72 0 0 } } { "../vga_controller.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/vga_controller.sv" 99 0 0 } } { "../fpga_top.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/fpga_top.sv" 278 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1438872895332 "|fpga_top|vga_controller:vga_controller|sync_fifo:pixel_fifo|scfifo:scfifo|scfifo_ru41:auto_generated|a_dpfifo_d341:dpfifo|altsyncram_tne1:FIFOram|ram_block1a7"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Quartus II" 0 -1 1438872895332 ""} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "PLL " "Synthesized away the following PLL node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "fpga_sdram_controller:u0\|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|fpga_sdram_controller_mem_if_ddr3_emif_0_pll0:pll0\|pll_mem_clk " "Synthesized away node \"fpga_sdram_controller:u0\|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|fpga_sdram_controller_mem_if_ddr3_emif_0_pll0:pll0\|pll_mem_clk\"" {  } { { "fpga_sdram_controller/synthesis/submodules/fpga_sdram_controller_mem_if_ddr3_emif_0_pll0.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/fpga_sdram_controller/synthesis/submodules/fpga_sdram_controller_mem_if_ddr3_emif_0_pll0.sv" 233 -1 0 } } { "fpga_sdram_controller/synthesis/submodules/fpga_sdram_controller_mem_if_ddr3_emif_0.v" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/fpga_sdram_controller/synthesis/submodules/fpga_sdram_controller_mem_if_ddr3_emif_0.v" 200 0 0 } } { "fpga_sdram_controller/synthesis/fpga_sdram_controller.v" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/fpga_sdram_controller/synthesis/fpga_sdram_controller.v" 327 0 0 } } { "../fpga_top.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/fpga_top.sv" 274 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1438872895332 "|fpga_top|fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_pll0:pll0|pll2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "fpga_sdram_controller:u0\|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|fpga_sdram_controller_mem_if_ddr3_emif_0_pll0:pll0\|pll_avl_phy_clk " "Synthesized away node \"fpga_sdram_controller:u0\|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|fpga_sdram_controller_mem_if_ddr3_emif_0_pll0:pll0\|pll_avl_phy_clk\"" {  } { { "fpga_sdram_controller/synthesis/submodules/fpga_sdram_controller_mem_if_ddr3_emif_0_pll0.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/fpga_sdram_controller/synthesis/submodules/fpga_sdram_controller_mem_if_ddr3_emif_0_pll0.sv" 383 -1 0 } } { "fpga_sdram_controller/synthesis/submodules/fpga_sdram_controller_mem_if_ddr3_emif_0.v" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/fpga_sdram_controller/synthesis/submodules/fpga_sdram_controller_mem_if_ddr3_emif_0.v" 200 0 0 } } { "fpga_sdram_controller/synthesis/fpga_sdram_controller.v" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/fpga_sdram_controller/synthesis/fpga_sdram_controller.v" 327 0 0 } } { "../fpga_top.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/fpga_top.sv" 274 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1438872895332 "|fpga_top|fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_pll0:pll0|pll6_phy"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Quartus II" 0 -1 1438872895332 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Quartus II" 0 -1 1438872895332 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1438872958381 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "nyuzi:nyuzi\|core:core_gen\[0\].core\|control_registers:control_registers\|fault_access_addr_rtl_0 " "Inferred RAM node \"nyuzi:nyuzi\|core:core_gen\[0\].core\|control_registers:control_registers\|fault_access_addr_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Quartus II" 0 -1 1438872959005 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "16 " "Found 16 instances of uninferred RAM logic" { { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "nyuzi:nyuzi\|core:core_gen\[0\].core\|int_execute_stage:int_execute_stage\|reciprocal_rom:lane_alu_gen\[15\].rom\|Ram0 " "RAM logic \"nyuzi:nyuzi\|core:core_gen\[0\].core\|int_execute_stage:int_execute_stage\|reciprocal_rom:lane_alu_gen\[15\].rom\|Ram0\" is uninferred due to inappropriate RAM size" {  } { { "../../core/reciprocal_rom.sv" "Ram0" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/reciprocal_rom.sv" 28 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Quartus II" 0 -1 1438872959037 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "nyuzi:nyuzi\|core:core_gen\[0\].core\|int_execute_stage:int_execute_stage\|reciprocal_rom:lane_alu_gen\[14\].rom\|Ram0 " "RAM logic \"nyuzi:nyuzi\|core:core_gen\[0\].core\|int_execute_stage:int_execute_stage\|reciprocal_rom:lane_alu_gen\[14\].rom\|Ram0\" is uninferred due to inappropriate RAM size" {  } { { "../../core/reciprocal_rom.sv" "Ram0" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/reciprocal_rom.sv" 28 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Quartus II" 0 -1 1438872959037 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "nyuzi:nyuzi\|core:core_gen\[0\].core\|int_execute_stage:int_execute_stage\|reciprocal_rom:lane_alu_gen\[13\].rom\|Ram0 " "RAM logic \"nyuzi:nyuzi\|core:core_gen\[0\].core\|int_execute_stage:int_execute_stage\|reciprocal_rom:lane_alu_gen\[13\].rom\|Ram0\" is uninferred due to inappropriate RAM size" {  } { { "../../core/reciprocal_rom.sv" "Ram0" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/reciprocal_rom.sv" 28 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Quartus II" 0 -1 1438872959037 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "nyuzi:nyuzi\|core:core_gen\[0\].core\|int_execute_stage:int_execute_stage\|reciprocal_rom:lane_alu_gen\[12\].rom\|Ram0 " "RAM logic \"nyuzi:nyuzi\|core:core_gen\[0\].core\|int_execute_stage:int_execute_stage\|reciprocal_rom:lane_alu_gen\[12\].rom\|Ram0\" is uninferred due to inappropriate RAM size" {  } { { "../../core/reciprocal_rom.sv" "Ram0" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/reciprocal_rom.sv" 28 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Quartus II" 0 -1 1438872959037 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "nyuzi:nyuzi\|core:core_gen\[0\].core\|int_execute_stage:int_execute_stage\|reciprocal_rom:lane_alu_gen\[11\].rom\|Ram0 " "RAM logic \"nyuzi:nyuzi\|core:core_gen\[0\].core\|int_execute_stage:int_execute_stage\|reciprocal_rom:lane_alu_gen\[11\].rom\|Ram0\" is uninferred due to inappropriate RAM size" {  } { { "../../core/reciprocal_rom.sv" "Ram0" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/reciprocal_rom.sv" 28 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Quartus II" 0 -1 1438872959037 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "nyuzi:nyuzi\|core:core_gen\[0\].core\|int_execute_stage:int_execute_stage\|reciprocal_rom:lane_alu_gen\[10\].rom\|Ram0 " "RAM logic \"nyuzi:nyuzi\|core:core_gen\[0\].core\|int_execute_stage:int_execute_stage\|reciprocal_rom:lane_alu_gen\[10\].rom\|Ram0\" is uninferred due to inappropriate RAM size" {  } { { "../../core/reciprocal_rom.sv" "Ram0" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/reciprocal_rom.sv" 28 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Quartus II" 0 -1 1438872959037 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "nyuzi:nyuzi\|core:core_gen\[0\].core\|int_execute_stage:int_execute_stage\|reciprocal_rom:lane_alu_gen\[9\].rom\|Ram0 " "RAM logic \"nyuzi:nyuzi\|core:core_gen\[0\].core\|int_execute_stage:int_execute_stage\|reciprocal_rom:lane_alu_gen\[9\].rom\|Ram0\" is uninferred due to inappropriate RAM size" {  } { { "../../core/reciprocal_rom.sv" "Ram0" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/reciprocal_rom.sv" 28 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Quartus II" 0 -1 1438872959037 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "nyuzi:nyuzi\|core:core_gen\[0\].core\|int_execute_stage:int_execute_stage\|reciprocal_rom:lane_alu_gen\[8\].rom\|Ram0 " "RAM logic \"nyuzi:nyuzi\|core:core_gen\[0\].core\|int_execute_stage:int_execute_stage\|reciprocal_rom:lane_alu_gen\[8\].rom\|Ram0\" is uninferred due to inappropriate RAM size" {  } { { "../../core/reciprocal_rom.sv" "Ram0" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/reciprocal_rom.sv" 28 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Quartus II" 0 -1 1438872959037 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "nyuzi:nyuzi\|core:core_gen\[0\].core\|int_execute_stage:int_execute_stage\|reciprocal_rom:lane_alu_gen\[7\].rom\|Ram0 " "RAM logic \"nyuzi:nyuzi\|core:core_gen\[0\].core\|int_execute_stage:int_execute_stage\|reciprocal_rom:lane_alu_gen\[7\].rom\|Ram0\" is uninferred due to inappropriate RAM size" {  } { { "../../core/reciprocal_rom.sv" "Ram0" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/reciprocal_rom.sv" 28 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Quartus II" 0 -1 1438872959037 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "nyuzi:nyuzi\|core:core_gen\[0\].core\|int_execute_stage:int_execute_stage\|reciprocal_rom:lane_alu_gen\[6\].rom\|Ram0 " "RAM logic \"nyuzi:nyuzi\|core:core_gen\[0\].core\|int_execute_stage:int_execute_stage\|reciprocal_rom:lane_alu_gen\[6\].rom\|Ram0\" is uninferred due to inappropriate RAM size" {  } { { "../../core/reciprocal_rom.sv" "Ram0" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/reciprocal_rom.sv" 28 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Quartus II" 0 -1 1438872959037 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "nyuzi:nyuzi\|core:core_gen\[0\].core\|int_execute_stage:int_execute_stage\|reciprocal_rom:lane_alu_gen\[5\].rom\|Ram0 " "RAM logic \"nyuzi:nyuzi\|core:core_gen\[0\].core\|int_execute_stage:int_execute_stage\|reciprocal_rom:lane_alu_gen\[5\].rom\|Ram0\" is uninferred due to inappropriate RAM size" {  } { { "../../core/reciprocal_rom.sv" "Ram0" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/reciprocal_rom.sv" 28 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Quartus II" 0 -1 1438872959037 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "nyuzi:nyuzi\|core:core_gen\[0\].core\|int_execute_stage:int_execute_stage\|reciprocal_rom:lane_alu_gen\[4\].rom\|Ram0 " "RAM logic \"nyuzi:nyuzi\|core:core_gen\[0\].core\|int_execute_stage:int_execute_stage\|reciprocal_rom:lane_alu_gen\[4\].rom\|Ram0\" is uninferred due to inappropriate RAM size" {  } { { "../../core/reciprocal_rom.sv" "Ram0" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/reciprocal_rom.sv" 28 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Quartus II" 0 -1 1438872959037 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "nyuzi:nyuzi\|core:core_gen\[0\].core\|int_execute_stage:int_execute_stage\|reciprocal_rom:lane_alu_gen\[3\].rom\|Ram0 " "RAM logic \"nyuzi:nyuzi\|core:core_gen\[0\].core\|int_execute_stage:int_execute_stage\|reciprocal_rom:lane_alu_gen\[3\].rom\|Ram0\" is uninferred due to inappropriate RAM size" {  } { { "../../core/reciprocal_rom.sv" "Ram0" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/reciprocal_rom.sv" 28 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Quartus II" 0 -1 1438872959037 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "nyuzi:nyuzi\|core:core_gen\[0\].core\|int_execute_stage:int_execute_stage\|reciprocal_rom:lane_alu_gen\[2\].rom\|Ram0 " "RAM logic \"nyuzi:nyuzi\|core:core_gen\[0\].core\|int_execute_stage:int_execute_stage\|reciprocal_rom:lane_alu_gen\[2\].rom\|Ram0\" is uninferred due to inappropriate RAM size" {  } { { "../../core/reciprocal_rom.sv" "Ram0" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/reciprocal_rom.sv" 28 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Quartus II" 0 -1 1438872959037 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "nyuzi:nyuzi\|core:core_gen\[0\].core\|int_execute_stage:int_execute_stage\|reciprocal_rom:lane_alu_gen\[1\].rom\|Ram0 " "RAM logic \"nyuzi:nyuzi\|core:core_gen\[0\].core\|int_execute_stage:int_execute_stage\|reciprocal_rom:lane_alu_gen\[1\].rom\|Ram0\" is uninferred due to inappropriate RAM size" {  } { { "../../core/reciprocal_rom.sv" "Ram0" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/reciprocal_rom.sv" 28 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Quartus II" 0 -1 1438872959037 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "nyuzi:nyuzi\|core:core_gen\[0\].core\|int_execute_stage:int_execute_stage\|reciprocal_rom:lane_alu_gen\[0\].rom\|Ram0 " "RAM logic \"nyuzi:nyuzi\|core:core_gen\[0\].core\|int_execute_stage:int_execute_stage\|reciprocal_rom:lane_alu_gen\[0\].rom\|Ram0\" is uninferred due to inappropriate RAM size" {  } { { "../../core/reciprocal_rom.sv" "Ram0" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/reciprocal_rom.sv" 28 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Quartus II" 0 -1 1438872959037 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Quartus II" 0 -1 1438872959037 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[535\] " "Synthesized away node \"nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[535\]\"" {  } { { "db/altsyncram_5le1.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/altsyncram_5le1.tdf" 15017 2 0 } } { "db/a_dpfifo_1241.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/a_dpfifo_1241.tdf" 46 2 0 } } { "db/scfifo_go41.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/scfifo_go41.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "../../core/sync_fifo.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/sync_fifo.sv" 72 0 0 } } { "../../core/l2_axi_bus_interface.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_axi_bus_interface.sv" 133 0 0 } } { "../../core/l2_cache.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_cache.sv" 89 0 0 } } { "../../core/nyuzi.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/nyuzi.sv" 84 0 0 } } { "../fpga_top.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/fpga_top.sv" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1438873238689 "|fpga_top|nyuzi:nyuzi|l2_cache:l2_cache|l2_axi_bus_interface:l2_axi_bus_interface|sync_fifo:sync_fifo_pending_writeback|scfifo:scfifo|scfifo_go41:auto_generated|a_dpfifo_1241:dpfifo|altsyncram_5le1:FIFOram|ram_block1a535"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[534\] " "Synthesized away node \"nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[534\]\"" {  } { { "db/altsyncram_5le1.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/altsyncram_5le1.tdf" 14989 2 0 } } { "db/a_dpfifo_1241.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/a_dpfifo_1241.tdf" 46 2 0 } } { "db/scfifo_go41.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/scfifo_go41.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "../../core/sync_fifo.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/sync_fifo.sv" 72 0 0 } } { "../../core/l2_axi_bus_interface.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_axi_bus_interface.sv" 133 0 0 } } { "../../core/l2_cache.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_cache.sv" 89 0 0 } } { "../../core/nyuzi.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/nyuzi.sv" 84 0 0 } } { "../fpga_top.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/fpga_top.sv" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1438873238689 "|fpga_top|nyuzi:nyuzi|l2_cache:l2_cache|l2_axi_bus_interface:l2_axi_bus_interface|sync_fifo:sync_fifo_pending_writeback|scfifo:scfifo|scfifo_go41:auto_generated|a_dpfifo_1241:dpfifo|altsyncram_5le1:FIFOram|ram_block1a534"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[533\] " "Synthesized away node \"nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[533\]\"" {  } { { "db/altsyncram_5le1.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/altsyncram_5le1.tdf" 14961 2 0 } } { "db/a_dpfifo_1241.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/a_dpfifo_1241.tdf" 46 2 0 } } { "db/scfifo_go41.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/scfifo_go41.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "../../core/sync_fifo.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/sync_fifo.sv" 72 0 0 } } { "../../core/l2_axi_bus_interface.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_axi_bus_interface.sv" 133 0 0 } } { "../../core/l2_cache.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_cache.sv" 89 0 0 } } { "../../core/nyuzi.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/nyuzi.sv" 84 0 0 } } { "../fpga_top.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/fpga_top.sv" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1438873238689 "|fpga_top|nyuzi:nyuzi|l2_cache:l2_cache|l2_axi_bus_interface:l2_axi_bus_interface|sync_fifo:sync_fifo_pending_writeback|scfifo:scfifo|scfifo_go41:auto_generated|a_dpfifo_1241:dpfifo|altsyncram_5le1:FIFOram|ram_block1a533"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[532\] " "Synthesized away node \"nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[532\]\"" {  } { { "db/altsyncram_5le1.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/altsyncram_5le1.tdf" 14933 2 0 } } { "db/a_dpfifo_1241.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/a_dpfifo_1241.tdf" 46 2 0 } } { "db/scfifo_go41.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/scfifo_go41.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "../../core/sync_fifo.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/sync_fifo.sv" 72 0 0 } } { "../../core/l2_axi_bus_interface.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_axi_bus_interface.sv" 133 0 0 } } { "../../core/l2_cache.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_cache.sv" 89 0 0 } } { "../../core/nyuzi.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/nyuzi.sv" 84 0 0 } } { "../fpga_top.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/fpga_top.sv" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1438873238689 "|fpga_top|nyuzi:nyuzi|l2_cache:l2_cache|l2_axi_bus_interface:l2_axi_bus_interface|sync_fifo:sync_fifo_pending_writeback|scfifo:scfifo|scfifo_go41:auto_generated|a_dpfifo_1241:dpfifo|altsyncram_5le1:FIFOram|ram_block1a532"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Quartus II" 0 -1 1438873238689 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Quartus II" 0 -1 1438873238689 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "6 " "Inferred 6 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "fpga_sdram_controller:u0\|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_translator_avalon_universal_slave_0_agent_rdata_fifo\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"fpga_sdram_controller:u0\|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_translator_avalon_universal_slave_0_agent_rdata_fifo\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1438873258150 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1438873258150 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 11 " "Parameter WIDTHAD_A set to 11" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1438873258150 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 2048 " "Parameter NUMWORDS_A set to 2048" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1438873258150 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 32 " "Parameter WIDTH_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1438873258150 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 11 " "Parameter WIDTHAD_B set to 11" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1438873258150 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 2048 " "Parameter NUMWORDS_B set to 2048" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1438873258150 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1438873258150 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1438873258150 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1438873258150 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1438873258150 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1438873258150 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1438873258150 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1438873258150 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1438873258150 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Quartus II" 0 -1 1438873258150 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "fpga_sdram_controller:u0\|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|fpga_sdram_controller_mem_if_ddr3_emif_0_dmaster:dmaster\|altera_avalon_sc_fifo:fifo\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"fpga_sdram_controller:u0\|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|fpga_sdram_controller_mem_if_ddr3_emif_0_dmaster:dmaster\|altera_avalon_sc_fifo:fifo\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1438873258150 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1438873258150 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 6 " "Parameter WIDTHAD_A set to 6" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1438873258150 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 64 " "Parameter NUMWORDS_A set to 64" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1438873258150 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1438873258150 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 6 " "Parameter WIDTHAD_B set to 6" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1438873258150 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 64 " "Parameter NUMWORDS_B set to 64" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1438873258150 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1438873258150 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1438873258150 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1438873258150 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1438873258150 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1438873258150 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1438873258150 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1438873258150 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1438873258150 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Quartus II" 0 -1 1438873258150 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "nyuzi:nyuzi\|core:core_gen\[0\].core\|control_registers:control_registers\|fault_access_addr_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"nyuzi:nyuzi\|core:core_gen\[0\].core\|control_registers:control_registers\|fault_access_addr_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1438873258150 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1438873258150 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 2 " "Parameter WIDTHAD_A set to 2" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1438873258150 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 4 " "Parameter NUMWORDS_A set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1438873258150 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 32 " "Parameter WIDTH_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1438873258150 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 2 " "Parameter WIDTHAD_B set to 2" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1438873258150 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 4 " "Parameter NUMWORDS_B set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1438873258150 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1438873258150 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1438873258150 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1438873258150 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1438873258150 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1438873258150 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1438873258150 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1438873258150 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1438873258150 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Quartus II" 0 -1 1438873258150 ""} { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "nyuzi:nyuzi\|core:core_gen\[0\].core\|fp_execute_stage1:fp_execute_stage1\|fx1_add_exponent_rtl_0 " "Inferred altshift_taps megafunction from the following design logic: \"nyuzi:nyuzi\|core:core_gen\[0\].core\|fp_execute_stage1:fp_execute_stage1\|fx1_add_exponent_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1438873258150 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 4 " "Parameter TAP_DISTANCE set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1438873258150 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 192 " "Parameter WIDTH set to 192" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1438873258150 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "POWER_UP_STATE DONT_CARE " "Parameter POWER_UP_STATE set to DONT_CARE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1438873258150 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1438873258150 ""} { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "nyuzi:nyuzi\|l2_cache:l2_cache\|l2_cache_update:l2_cache_update\|l2_response.data_rtl_0 " "Inferred altshift_taps megafunction from the following design logic: \"nyuzi:nyuzi\|l2_cache:l2_cache\|l2_cache_update:l2_cache_update\|l2_response.data_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1438873258150 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 3 " "Parameter TAP_DISTANCE set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1438873258150 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 549 " "Parameter WIDTH set to 549" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1438873258150 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "POWER_UP_STATE DONT_CARE " "Parameter POWER_UP_STATE set to DONT_CARE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1438873258150 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1438873258150 ""} { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "nyuzi:nyuzi\|core:core_gen\[0\].core\|fp_execute_stage2:fp_execute_stage2\|fx2_mul_exponent_rtl_0 " "Inferred altshift_taps megafunction from the following design logic: \"nyuzi:nyuzi\|core:core_gen\[0\].core\|fp_execute_stage2:fp_execute_stage2\|fx2_mul_exponent_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1438873258150 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 3 " "Parameter TAP_DISTANCE set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1438873258150 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 224 " "Parameter WIDTH set to 224" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1438873258150 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "POWER_UP_STATE DONT_CARE " "Parameter POWER_UP_STATE set to DONT_CARE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1438873258150 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1438873258150 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1438873258150 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "8 " "Inferred 8 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "nyuzi:nyuzi\|core:core_gen\[0\].core\|fp_execute_stage2:fp_execute_stage2\|Mult0~mult_h_mult_l_mult_hlmacmult lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"nyuzi:nyuzi\|core:core_gen\[0\].core\|fp_execute_stage2:fp_execute_stage2\|Mult0~mult_h_mult_l_mult_hlmacmult\"" {  } { { "../../core/fp_execute_stage2.sv" "Mult0~mult_h_mult_l_mult_hlmacmult" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/fp_execute_stage2.sv" 132 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1438873258192 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "nyuzi:nyuzi\|core:core_gen\[0\].core\|fp_execute_stage2:fp_execute_stage2\|Mult1~mult_h_mult_l_mult_hlmacmult lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"nyuzi:nyuzi\|core:core_gen\[0\].core\|fp_execute_stage2:fp_execute_stage2\|Mult1~mult_h_mult_l_mult_hlmacmult\"" {  } { { "../../core/fp_execute_stage2.sv" "Mult1~mult_h_mult_l_mult_hlmacmult" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/fp_execute_stage2.sv" 132 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1438873258192 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "nyuzi:nyuzi\|core:core_gen\[0\].core\|fp_execute_stage2:fp_execute_stage2\|Mult2~mult_h_mult_l_mult_hlmacmult lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"nyuzi:nyuzi\|core:core_gen\[0\].core\|fp_execute_stage2:fp_execute_stage2\|Mult2~mult_h_mult_l_mult_hlmacmult\"" {  } { { "../../core/fp_execute_stage2.sv" "Mult2~mult_h_mult_l_mult_hlmacmult" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/fp_execute_stage2.sv" 132 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1438873258192 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "nyuzi:nyuzi\|core:core_gen\[0\].core\|fp_execute_stage2:fp_execute_stage2\|Mult3~mult_h_mult_l_mult_hlmacmult lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"nyuzi:nyuzi\|core:core_gen\[0\].core\|fp_execute_stage2:fp_execute_stage2\|Mult3~mult_h_mult_l_mult_hlmacmult\"" {  } { { "../../core/fp_execute_stage2.sv" "Mult3~mult_h_mult_l_mult_hlmacmult" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/fp_execute_stage2.sv" 132 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1438873258192 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "nyuzi:nyuzi\|core:core_gen\[0\].core\|fp_execute_stage2:fp_execute_stage2\|Mult0~mult_l_mult_h_mult_hlmacmult lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"nyuzi:nyuzi\|core:core_gen\[0\].core\|fp_execute_stage2:fp_execute_stage2\|Mult0~mult_l_mult_h_mult_hlmacmult\"" {  } { { "../../core/fp_execute_stage2.sv" "Mult0~mult_l_mult_h_mult_hlmacmult" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/fp_execute_stage2.sv" 132 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1438873258192 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "nyuzi:nyuzi\|core:core_gen\[0\].core\|fp_execute_stage2:fp_execute_stage2\|Mult1~mult_l_mult_h_mult_hlmacmult lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"nyuzi:nyuzi\|core:core_gen\[0\].core\|fp_execute_stage2:fp_execute_stage2\|Mult1~mult_l_mult_h_mult_hlmacmult\"" {  } { { "../../core/fp_execute_stage2.sv" "Mult1~mult_l_mult_h_mult_hlmacmult" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/fp_execute_stage2.sv" 132 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1438873258192 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "nyuzi:nyuzi\|core:core_gen\[0\].core\|fp_execute_stage2:fp_execute_stage2\|Mult2~mult_l_mult_h_mult_hlmacmult lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"nyuzi:nyuzi\|core:core_gen\[0\].core\|fp_execute_stage2:fp_execute_stage2\|Mult2~mult_l_mult_h_mult_hlmacmult\"" {  } { { "../../core/fp_execute_stage2.sv" "Mult2~mult_l_mult_h_mult_hlmacmult" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/fp_execute_stage2.sv" 132 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1438873258192 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "nyuzi:nyuzi\|core:core_gen\[0\].core\|fp_execute_stage2:fp_execute_stage2\|Mult3~mult_l_mult_h_mult_hlmacmult lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"nyuzi:nyuzi\|core:core_gen\[0\].core\|fp_execute_stage2:fp_execute_stage2\|Mult3~mult_l_mult_h_mult_hlmacmult\"" {  } { { "../../core/fp_execute_stage2.sv" "Mult3~mult_l_mult_h_mult_hlmacmult" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/fp_execute_stage2.sv" 132 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1438873258192 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1438873258192 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "fpga_sdram_controller:u0\|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_translator_avalon_universal_slave_0_agent_rdata_fifo\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"fpga_sdram_controller:u0\|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_translator_avalon_universal_slave_0_agent_rdata_fifo\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1438873258494 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "fpga_sdram_controller:u0\|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_translator_avalon_universal_slave_0_agent_rdata_fifo\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"fpga_sdram_controller:u0\|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_translator_avalon_universal_slave_0_agent_rdata_fifo\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438873258494 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 32 " "Parameter \"WIDTH_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438873258494 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 11 " "Parameter \"WIDTHAD_A\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438873258494 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 2048 " "Parameter \"NUMWORDS_A\" = \"2048\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438873258494 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 32 " "Parameter \"WIDTH_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438873258494 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 11 " "Parameter \"WIDTHAD_B\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438873258494 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 2048 " "Parameter \"NUMWORDS_B\" = \"2048\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438873258494 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438873258494 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438873258494 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438873258494 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438873258494 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438873258494 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438873258494 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438873258494 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438873258494 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1438873258494 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_acn1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_acn1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_acn1 " "Found entity 1: altsyncram_acn1" {  } { { "db/altsyncram_acn1.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/altsyncram_acn1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1438873258754 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1438873258754 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "fpga_sdram_controller:u0\|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|fpga_sdram_controller_mem_if_ddr3_emif_0_dmaster:dmaster\|altera_avalon_sc_fifo:fifo\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"fpga_sdram_controller:u0\|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|fpga_sdram_controller_mem_if_ddr3_emif_0_dmaster:dmaster\|altera_avalon_sc_fifo:fifo\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1438873259072 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "fpga_sdram_controller:u0\|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|fpga_sdram_controller_mem_if_ddr3_emif_0_dmaster:dmaster\|altera_avalon_sc_fifo:fifo\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"fpga_sdram_controller:u0\|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|fpga_sdram_controller_mem_if_ddr3_emif_0_dmaster:dmaster\|altera_avalon_sc_fifo:fifo\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438873259073 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438873259073 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 6 " "Parameter \"WIDTHAD_A\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438873259073 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 64 " "Parameter \"NUMWORDS_A\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438873259073 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 8 " "Parameter \"WIDTH_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438873259073 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 6 " "Parameter \"WIDTHAD_B\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438873259073 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 64 " "Parameter \"NUMWORDS_B\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438873259073 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438873259073 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438873259073 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438873259073 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438873259073 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438873259073 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438873259073 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438873259073 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438873259073 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1438873259073 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_g0n1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_g0n1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_g0n1 " "Found entity 1: altsyncram_g0n1" {  } { { "db/altsyncram_g0n1.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/altsyncram_g0n1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1438873259262 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1438873259262 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nyuzi:nyuzi\|core:core_gen\[0\].core\|control_registers:control_registers\|altsyncram:fault_access_addr_rtl_0 " "Elaborated megafunction instantiation \"nyuzi:nyuzi\|core:core_gen\[0\].core\|control_registers:control_registers\|altsyncram:fault_access_addr_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1438873259504 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nyuzi:nyuzi\|core:core_gen\[0\].core\|control_registers:control_registers\|altsyncram:fault_access_addr_rtl_0 " "Instantiated megafunction \"nyuzi:nyuzi\|core:core_gen\[0\].core\|control_registers:control_registers\|altsyncram:fault_access_addr_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438873259504 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 32 " "Parameter \"WIDTH_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438873259504 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 2 " "Parameter \"WIDTHAD_A\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438873259504 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 4 " "Parameter \"NUMWORDS_A\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438873259504 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 32 " "Parameter \"WIDTH_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438873259504 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 2 " "Parameter \"WIDTHAD_B\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438873259504 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 4 " "Parameter \"NUMWORDS_B\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438873259504 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438873259504 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438873259504 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438873259504 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438873259504 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438873259504 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438873259504 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438873259504 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438873259504 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1438873259504 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_mvm1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_mvm1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_mvm1 " "Found entity 1: altsyncram_mvm1" {  } { { "db/altsyncram_mvm1.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/altsyncram_mvm1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1438873259693 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1438873259693 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nyuzi:nyuzi\|core:core_gen\[0\].core\|fp_execute_stage1:fp_execute_stage1\|altshift_taps:fx1_add_exponent_rtl_0 " "Elaborated megafunction instantiation \"nyuzi:nyuzi\|core:core_gen\[0\].core\|fp_execute_stage1:fp_execute_stage1\|altshift_taps:fx1_add_exponent_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1438873260590 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nyuzi:nyuzi\|core:core_gen\[0\].core\|fp_execute_stage1:fp_execute_stage1\|altshift_taps:fx1_add_exponent_rtl_0 " "Instantiated megafunction \"nyuzi:nyuzi\|core:core_gen\[0\].core\|fp_execute_stage1:fp_execute_stage1\|altshift_taps:fx1_add_exponent_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMBER_OF_TAPS 1 " "Parameter \"NUMBER_OF_TAPS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438873260591 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "TAP_DISTANCE 4 " "Parameter \"TAP_DISTANCE\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438873260591 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 192 " "Parameter \"WIDTH\" = \"192\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438873260591 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "POWER_UP_STATE DONT_CARE " "Parameter \"POWER_UP_STATE\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438873260591 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1438873260591 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_j0v.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_j0v.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_j0v " "Found entity 1: shift_taps_j0v" {  } { { "db/shift_taps_j0v.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/shift_taps_j0v.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1438873260784 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1438873260784 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_vu91.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_vu91.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_vu91 " "Found entity 1: altsyncram_vu91" {  } { { "db/altsyncram_vu91.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/altsyncram_vu91.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1438873262140 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1438873262140 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_phf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_phf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_phf " "Found entity 1: cntr_phf" {  } { { "db/cntr_phf.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/cntr_phf.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1438873263163 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1438873263163 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nyuzi:nyuzi\|l2_cache:l2_cache\|l2_cache_update:l2_cache_update\|altshift_taps:l2_response.data_rtl_0 " "Elaborated megafunction instantiation \"nyuzi:nyuzi\|l2_cache:l2_cache\|l2_cache_update:l2_cache_update\|altshift_taps:l2_response.data_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1438873265001 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nyuzi:nyuzi\|l2_cache:l2_cache\|l2_cache_update:l2_cache_update\|altshift_taps:l2_response.data_rtl_0 " "Instantiated megafunction \"nyuzi:nyuzi\|l2_cache:l2_cache\|l2_cache_update:l2_cache_update\|altshift_taps:l2_response.data_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMBER_OF_TAPS 1 " "Parameter \"NUMBER_OF_TAPS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438873265002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "TAP_DISTANCE 3 " "Parameter \"TAP_DISTANCE\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438873265002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 549 " "Parameter \"WIDTH\" = \"549\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438873265002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "POWER_UP_STATE DONT_CARE " "Parameter \"POWER_UP_STATE\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438873265002 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1438873265002 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_qev.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_qev.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_qev " "Found entity 1: shift_taps_qev" {  } { { "db/shift_taps_qev.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/shift_taps_qev.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1438873265202 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1438873265202 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_7jc1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_7jc1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_7jc1 " "Found entity 1: altsyncram_7jc1" {  } { { "db/altsyncram_7jc1.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/altsyncram_7jc1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1438873265842 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1438873265842 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_ohf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_ohf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_ohf " "Found entity 1: cntr_ohf" {  } { { "db/cntr_ohf.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/cntr_ohf.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1438873268249 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1438873268249 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_a9c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_a9c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_a9c " "Found entity 1: cmpr_a9c" {  } { { "db/cmpr_a9c.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/cmpr_a9c.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1438873268452 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1438873268452 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_b1h.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_b1h.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_b1h " "Found entity 1: cntr_b1h" {  } { { "db/cntr_b1h.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/cntr_b1h.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1438873268666 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1438873268666 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nyuzi:nyuzi\|core:core_gen\[0\].core\|fp_execute_stage2:fp_execute_stage2\|altshift_taps:fx2_mul_exponent_rtl_0 " "Elaborated megafunction instantiation \"nyuzi:nyuzi\|core:core_gen\[0\].core\|fp_execute_stage2:fp_execute_stage2\|altshift_taps:fx2_mul_exponent_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1438873269418 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nyuzi:nyuzi\|core:core_gen\[0\].core\|fp_execute_stage2:fp_execute_stage2\|altshift_taps:fx2_mul_exponent_rtl_0 " "Instantiated megafunction \"nyuzi:nyuzi\|core:core_gen\[0\].core\|fp_execute_stage2:fp_execute_stage2\|altshift_taps:fx2_mul_exponent_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMBER_OF_TAPS 1 " "Parameter \"NUMBER_OF_TAPS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438873269419 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "TAP_DISTANCE 3 " "Parameter \"TAP_DISTANCE\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438873269419 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 224 " "Parameter \"WIDTH\" = \"224\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438873269419 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "POWER_UP_STATE DONT_CARE " "Parameter \"POWER_UP_STATE\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438873269419 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1438873269419 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_e0v.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_e0v.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_e0v " "Found entity 1: shift_taps_e0v" {  } { { "db/shift_taps_e0v.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/shift_taps_e0v.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1438873269591 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1438873269591 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_lu91.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_lu91.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_lu91 " "Found entity 1: altsyncram_lu91" {  } { { "db/altsyncram_lu91.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/altsyncram_lu91.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1438873269967 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1438873269967 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nyuzi:nyuzi\|core:core_gen\[0\].core\|fp_execute_stage2:fp_execute_stage2\|lpm_mult:Mult0_rtl_0 " "Elaborated megafunction instantiation \"nyuzi:nyuzi\|core:core_gen\[0\].core\|fp_execute_stage2:fp_execute_stage2\|lpm_mult:Mult0_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1438873271117 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nyuzi:nyuzi\|core:core_gen\[0\].core\|fp_execute_stage2:fp_execute_stage2\|lpm_mult:Mult0_rtl_0 " "Instantiated megafunction \"nyuzi:nyuzi\|core:core_gen\[0\].core\|fp_execute_stage2:fp_execute_stage2\|lpm_mult:Mult0_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 10 " "Parameter \"LPM_WIDTHA\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438873271117 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 1 " "Parameter \"LPM_WIDTHB\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438873271117 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 11 " "Parameter \"LPM_WIDTHP\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438873271117 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 11 " "Parameter \"LPM_WIDTHR\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438873271117 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438873271117 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438873271117 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438873271117 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438873271117 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438873271117 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "DEDICATED_MULTIPLIER_CIRCUITRY NO " "Parameter \"DEDICATED_MULTIPLIER_CIRCUITRY\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438873271117 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1438873271117 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "nyuzi:nyuzi\|core:core_gen\[0\].core\|fp_execute_stage2:fp_execute_stage2\|lpm_mult:Mult0_rtl_0\|multcore:mult_core nyuzi:nyuzi\|core:core_gen\[0\].core\|fp_execute_stage2:fp_execute_stage2\|lpm_mult:Mult0_rtl_0 " "Elaborated megafunction instantiation \"nyuzi:nyuzi\|core:core_gen\[0\].core\|fp_execute_stage2:fp_execute_stage2\|lpm_mult:Mult0_rtl_0\|multcore:mult_core\", which is child of megafunction instantiation \"nyuzi:nyuzi\|core:core_gen\[0\].core\|fp_execute_stage2:fp_execute_stage2\|lpm_mult:Mult0_rtl_0\"" {  } { { "lpm_mult.tdf" "" { Text "d:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 322 5 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438873271356 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "nyuzi:nyuzi\|core:core_gen\[0\].core\|fp_execute_stage2:fp_execute_stage2\|lpm_mult:Mult0_rtl_0\|multcore:mult_core\|lpm_add_sub:adder nyuzi:nyuzi\|core:core_gen\[0\].core\|fp_execute_stage2:fp_execute_stage2\|lpm_mult:Mult0_rtl_0 " "Elaborated megafunction instantiation \"nyuzi:nyuzi\|core:core_gen\[0\].core\|fp_execute_stage2:fp_execute_stage2\|lpm_mult:Mult0_rtl_0\|multcore:mult_core\|lpm_add_sub:adder\", which is child of megafunction instantiation \"nyuzi:nyuzi\|core:core_gen\[0\].core\|fp_execute_stage2:fp_execute_stage2\|lpm_mult:Mult0_rtl_0\"" {  } { { "multcore.tdf" "" { Text "d:/altera/13.0sp1/quartus/libraries/megafunctions/multcore.tdf" 439 6 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438873271546 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_fug.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_fug.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_fug " "Found entity 1: add_sub_fug" {  } { { "db/add_sub_fug.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/add_sub_fug.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1438873271733 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1438873271733 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "nyuzi:nyuzi\|core:core_gen\[0\].core\|fp_execute_stage2:fp_execute_stage2\|lpm_mult:Mult0_rtl_0\|altshift:external_latency_ffs nyuzi:nyuzi\|core:core_gen\[0\].core\|fp_execute_stage2:fp_execute_stage2\|lpm_mult:Mult0_rtl_0 " "Elaborated megafunction instantiation \"nyuzi:nyuzi\|core:core_gen\[0\].core\|fp_execute_stage2:fp_execute_stage2\|lpm_mult:Mult0_rtl_0\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"nyuzi:nyuzi\|core:core_gen\[0\].core\|fp_execute_stage2:fp_execute_stage2\|lpm_mult:Mult0_rtl_0\"" {  } { { "lpm_mult.tdf" "" { Text "d:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 350 4 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438873275159 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "12 " "12 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1438873303509 ""}
{ "Info" "ISCL_SCL_WYSIWYG_UNMAPPED_IO_HDR" "" "WYSIWYG I/O primitives converted to equivalent logic" { { "Info" "ISCL_SCL_WYSIWYG_UNMAPPED_IO" "fpga_sdram_controller:u0\|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|fpga_sdram_controller_mem_if_ddr3_emif_0_p0:p0\|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_memphy:umemphy\|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_new_io_pads:uio_pads\|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0 " "WYSIWYG I/O primitive \"fpga_sdram_controller:u0\|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|fpga_sdram_controller_mem_if_ddr3_emif_0_p0:p0\|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_memphy:umemphy\|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_new_io_pads:uio_pads\|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0\" converted to equivalent logic" {  } { { "fpga_sdram_controller/synthesis/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/fpga_sdram_controller/synthesis/submodules/altdq_dqs2_acv_cyclonev.sv" 1560 -1 0 } } { "fpga_sdram_controller/synthesis/submodules/fpga_sdram_controller_mem_if_ddr3_emif_0_p0_altdqdqs.v" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/fpga_sdram_controller/synthesis/submodules/fpga_sdram_controller_mem_if_ddr3_emif_0_p0_altdqdqs.v" 140 0 0 } } { "fpga_sdram_controller/synthesis/submodules/fpga_sdram_controller_mem_if_ddr3_emif_0_p0_new_io_pads.v" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/fpga_sdram_controller/synthesis/submodules/fpga_sdram_controller_mem_if_ddr3_emif_0_p0_new_io_pads.v" 433 0 0 } } { "fpga_sdram_controller/synthesis/submodules/fpga_sdram_controller_mem_if_ddr3_emif_0_p0_memphy.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/fpga_sdram_controller/synthesis/submodules/fpga_sdram_controller_mem_if_ddr3_emif_0_p0_memphy.sv" 744 0 0 } } { "fpga_sdram_controller/synthesis/submodules/fpga_sdram_controller_mem_if_ddr3_emif_0_p0.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/fpga_sdram_controller/synthesis/submodules/fpga_sdram_controller_mem_if_ddr3_emif_0_p0.sv" 542 0 0 } } { "fpga_sdram_controller/synthesis/submodules/fpga_sdram_controller_mem_if_ddr3_emif_0.v" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/fpga_sdram_controller/synthesis/submodules/fpga_sdram_controller_mem_if_ddr3_emif_0.v" 291 0 0 } } { "fpga_sdram_controller/synthesis/fpga_sdram_controller.v" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/fpga_sdram_controller/synthesis/fpga_sdram_controller.v" 327 0 0 } } { "../fpga_top.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/fpga_top.sv" 274 0 0 } }  } 0 17013 "WYSIWYG I/O primitive \"%1!s!\" converted to equivalent logic" 0 0 "Quartus II" 0 -1 1438873307121 ""} { "Info" "ISCL_SCL_WYSIWYG_UNMAPPED_IO" "fpga_sdram_controller:u0\|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|fpga_sdram_controller_mem_if_ddr3_emif_0_p0:p0\|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_memphy:umemphy\|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_new_io_pads:uio_pads\|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|obuf_os_0 " "WYSIWYG I/O primitive \"fpga_sdram_controller:u0\|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|fpga_sdram_controller_mem_if_ddr3_emif_0_p0:p0\|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_memphy:umemphy\|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_new_io_pads:uio_pads\|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|obuf_os_0\" converted to equivalent logic" {  } { { "fpga_sdram_controller/synthesis/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/fpga_sdram_controller/synthesis/submodules/altdq_dqs2_acv_cyclonev.sv" 1619 -1 0 } } { "fpga_sdram_controller/synthesis/submodules/fpga_sdram_controller_mem_if_ddr3_emif_0_p0_altdqdqs.v" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/fpga_sdram_controller/synthesis/submodules/fpga_sdram_controller_mem_if_ddr3_emif_0_p0_altdqdqs.v" 140 0 0 } } { "fpga_sdram_controller/synthesis/submodules/fpga_sdram_controller_mem_if_ddr3_emif_0_p0_new_io_pads.v" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/fpga_sdram_controller/synthesis/submodules/fpga_sdram_controller_mem_if_ddr3_emif_0_p0_new_io_pads.v" 433 0 0 } } { "fpga_sdram_controller/synthesis/submodules/fpga_sdram_controller_mem_if_ddr3_emif_0_p0_memphy.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/fpga_sdram_controller/synthesis/submodules/fpga_sdram_controller_mem_if_ddr3_emif_0_p0_memphy.sv" 744 0 0 } } { "fpga_sdram_controller/synthesis/submodules/fpga_sdram_controller_mem_if_ddr3_emif_0_p0.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/fpga_sdram_controller/synthesis/submodules/fpga_sdram_controller_mem_if_ddr3_emif_0_p0.sv" 542 0 0 } } { "fpga_sdram_controller/synthesis/submodules/fpga_sdram_controller_mem_if_ddr3_emif_0.v" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/fpga_sdram_controller/synthesis/submodules/fpga_sdram_controller_mem_if_ddr3_emif_0.v" 291 0 0 } } { "fpga_sdram_controller/synthesis/fpga_sdram_controller.v" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/fpga_sdram_controller/synthesis/fpga_sdram_controller.v" 327 0 0 } } { "../fpga_top.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/fpga_top.sv" 274 0 0 } }  } 0 17013 "WYSIWYG I/O primitive \"%1!s!\" converted to equivalent logic" 0 0 "Quartus II" 0 -1 1438873307121 ""}  } {  } 0 17012 "WYSIWYG I/O primitives converted to equivalent logic" 0 0 "Quartus II" 0 -1 1438873307121 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidir pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "dram_dq\[8\] " "Bidir \"dram_dq\[8\]\" has no driver" {  } { { "../fpga_top.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/fpga_top.sv" 62 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1438873309848 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "dram_dq\[9\] " "Bidir \"dram_dq\[9\]\" has no driver" {  } { { "../fpga_top.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/fpga_top.sv" 62 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1438873309848 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "dram_dq\[10\] " "Bidir \"dram_dq\[10\]\" has no driver" {  } { { "../fpga_top.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/fpga_top.sv" 62 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1438873309848 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "dram_dq\[11\] " "Bidir \"dram_dq\[11\]\" has no driver" {  } { { "../fpga_top.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/fpga_top.sv" 62 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1438873309848 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "dram_dq\[12\] " "Bidir \"dram_dq\[12\]\" has no driver" {  } { { "../fpga_top.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/fpga_top.sv" 62 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1438873309848 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "dram_dq\[13\] " "Bidir \"dram_dq\[13\]\" has no driver" {  } { { "../fpga_top.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/fpga_top.sv" 62 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1438873309848 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "dram_dq\[14\] " "Bidir \"dram_dq\[14\]\" has no driver" {  } { { "../fpga_top.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/fpga_top.sv" 62 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1438873309848 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "dram_dq\[15\] " "Bidir \"dram_dq\[15\]\" has no driver" {  } { { "../fpga_top.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/fpga_top.sv" 62 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1438873309848 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "dram_dq\[16\] " "Bidir \"dram_dq\[16\]\" has no driver" {  } { { "../fpga_top.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/fpga_top.sv" 62 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1438873309848 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "dram_dq\[17\] " "Bidir \"dram_dq\[17\]\" has no driver" {  } { { "../fpga_top.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/fpga_top.sv" 62 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1438873309848 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "dram_dq\[18\] " "Bidir \"dram_dq\[18\]\" has no driver" {  } { { "../fpga_top.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/fpga_top.sv" 62 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1438873309848 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "dram_dq\[19\] " "Bidir \"dram_dq\[19\]\" has no driver" {  } { { "../fpga_top.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/fpga_top.sv" 62 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1438873309848 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "dram_dq\[20\] " "Bidir \"dram_dq\[20\]\" has no driver" {  } { { "../fpga_top.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/fpga_top.sv" 62 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1438873309848 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "dram_dq\[21\] " "Bidir \"dram_dq\[21\]\" has no driver" {  } { { "../fpga_top.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/fpga_top.sv" 62 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1438873309848 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "dram_dq\[22\] " "Bidir \"dram_dq\[22\]\" has no driver" {  } { { "../fpga_top.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/fpga_top.sv" 62 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1438873309848 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "dram_dq\[23\] " "Bidir \"dram_dq\[23\]\" has no driver" {  } { { "../fpga_top.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/fpga_top.sv" 62 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1438873309848 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "dram_dq\[24\] " "Bidir \"dram_dq\[24\]\" has no driver" {  } { { "../fpga_top.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/fpga_top.sv" 62 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1438873309848 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "dram_dq\[25\] " "Bidir \"dram_dq\[25\]\" has no driver" {  } { { "../fpga_top.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/fpga_top.sv" 62 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1438873309848 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "dram_dq\[26\] " "Bidir \"dram_dq\[26\]\" has no driver" {  } { { "../fpga_top.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/fpga_top.sv" 62 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1438873309848 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "dram_dq\[27\] " "Bidir \"dram_dq\[27\]\" has no driver" {  } { { "../fpga_top.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/fpga_top.sv" 62 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1438873309848 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "dram_dq\[28\] " "Bidir \"dram_dq\[28\]\" has no driver" {  } { { "../fpga_top.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/fpga_top.sv" 62 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1438873309848 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "dram_dq\[29\] " "Bidir \"dram_dq\[29\]\" has no driver" {  } { { "../fpga_top.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/fpga_top.sv" 62 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1438873309848 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "dram_dq\[30\] " "Bidir \"dram_dq\[30\]\" has no driver" {  } { { "../fpga_top.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/fpga_top.sv" 62 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1438873309848 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "dram_dq\[31\] " "Bidir \"dram_dq\[31\]\" has no driver" {  } { { "../fpga_top.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/fpga_top.sv" 62 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1438873309848 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ps2_clk " "Bidir \"ps2_clk\" has no driver" {  } { { "../fpga_top.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/fpga_top.sv" 89 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1438873309848 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ps2_data " "Bidir \"ps2_data\" has no driver" {  } { { "../fpga_top.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/fpga_top.sv" 90 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1438873309848 ""}  } {  } 0 13039 "The following bidir pins have no drivers" 0 0 "Quartus II" 0 -1 1438873309848 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "gpio_controller:gpio_controller\|gpio_value\[5\] Selector26 " "Converted the fan-out from the tri-state buffer \"gpio_controller:gpio_controller\|gpio_value\[5\]\" to the node \"Selector26\" into an OR gate" {  } { { "../gpio_controller.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/gpio_controller.sv" 33 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1438873313778 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "fpga_sdram_controller:u0\|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|fpga_sdram_controller_mem_if_ddr3_emif_0_p0:p0\|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_memphy:umemphy\|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_new_io_pads:uio_pads\|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0 fpga_sdram_controller:u0\|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|fpga_sdram_controller_mem_if_ddr3_emif_0_p0:p0\|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_memphy:umemphy\|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_new_io_pads:uio_pads\|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|dqsin " "Converted the fan-out from the tri-state buffer \"fpga_sdram_controller:u0\|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|fpga_sdram_controller_mem_if_ddr3_emif_0_p0:p0\|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_memphy:umemphy\|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_new_io_pads:uio_pads\|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0\" to the node \"fpga_sdram_controller:u0\|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|fpga_sdram_controller_mem_if_ddr3_emif_0_p0:p0\|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_memphy:umemphy\|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_new_io_pads:uio_pads\|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|dqsin\" into an OR gate" {  } { { "fpga_sdram_controller/synthesis/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/fpga_sdram_controller/synthesis/submodules/altdq_dqs2_acv_cyclonev.sv" 1560 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1438873313778 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "fpga_sdram_controller:u0\|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|fpga_sdram_controller_mem_if_ddr3_emif_0_p0:p0\|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_memphy:umemphy\|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_new_io_pads:uio_pads\|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|obuf_os_0 fpga_sdram_controller:u0\|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|fpga_sdram_controller_mem_if_ddr3_emif_0_p0:p0\|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_memphy:umemphy\|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_new_io_pads:uio_pads\|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|dqsin " "Converted the fan-out from the tri-state buffer \"fpga_sdram_controller:u0\|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|fpga_sdram_controller_mem_if_ddr3_emif_0_p0:p0\|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_memphy:umemphy\|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_new_io_pads:uio_pads\|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|obuf_os_0\" to the node \"fpga_sdram_controller:u0\|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|fpga_sdram_controller_mem_if_ddr3_emif_0_p0:p0\|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_memphy:umemphy\|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_new_io_pads:uio_pads\|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|dqsin\" into an OR gate" {  } { { "fpga_sdram_controller/synthesis/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/fpga_sdram_controller/synthesis/submodules/altdq_dqs2_acv_cyclonev.sv" 1619 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1438873313778 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Quartus II" 0 -1 1438873313778 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[519\] " "Synthesized away node \"nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[519\]\"" {  } { { "db/altsyncram_5le1.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/altsyncram_5le1.tdf" 14569 2 0 } } { "db/a_dpfifo_1241.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/a_dpfifo_1241.tdf" 46 2 0 } } { "db/scfifo_go41.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/scfifo_go41.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "../../core/sync_fifo.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/sync_fifo.sv" 72 0 0 } } { "../../core/l2_axi_bus_interface.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_axi_bus_interface.sv" 133 0 0 } } { "../../core/l2_cache.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_cache.sv" 89 0 0 } } { "../../core/nyuzi.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/nyuzi.sv" 84 0 0 } } { "../fpga_top.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/fpga_top.sv" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1438873341670 "|fpga_top|nyuzi:nyuzi|l2_cache:l2_cache|l2_axi_bus_interface:l2_axi_bus_interface|sync_fifo:sync_fifo_pending_writeback|scfifo:scfifo|scfifo_go41:auto_generated|a_dpfifo_1241:dpfifo|altsyncram_5le1:FIFOram|ram_block1a519"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[520\] " "Synthesized away node \"nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[520\]\"" {  } { { "db/altsyncram_5le1.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/altsyncram_5le1.tdf" 14597 2 0 } } { "db/a_dpfifo_1241.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/a_dpfifo_1241.tdf" 46 2 0 } } { "db/scfifo_go41.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/scfifo_go41.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "../../core/sync_fifo.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/sync_fifo.sv" 72 0 0 } } { "../../core/l2_axi_bus_interface.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_axi_bus_interface.sv" 133 0 0 } } { "../../core/l2_cache.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_cache.sv" 89 0 0 } } { "../../core/nyuzi.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/nyuzi.sv" 84 0 0 } } { "../fpga_top.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/fpga_top.sv" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1438873341670 "|fpga_top|nyuzi:nyuzi|l2_cache:l2_cache|l2_axi_bus_interface:l2_axi_bus_interface|sync_fifo:sync_fifo_pending_writeback|scfifo:scfifo|scfifo_go41:auto_generated|a_dpfifo_1241:dpfifo|altsyncram_5le1:FIFOram|ram_block1a520"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[521\] " "Synthesized away node \"nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[521\]\"" {  } { { "db/altsyncram_5le1.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/altsyncram_5le1.tdf" 14625 2 0 } } { "db/a_dpfifo_1241.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/a_dpfifo_1241.tdf" 46 2 0 } } { "db/scfifo_go41.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/scfifo_go41.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "../../core/sync_fifo.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/sync_fifo.sv" 72 0 0 } } { "../../core/l2_axi_bus_interface.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_axi_bus_interface.sv" 133 0 0 } } { "../../core/l2_cache.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_cache.sv" 89 0 0 } } { "../../core/nyuzi.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/nyuzi.sv" 84 0 0 } } { "../fpga_top.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/fpga_top.sv" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1438873341670 "|fpga_top|nyuzi:nyuzi|l2_cache:l2_cache|l2_axi_bus_interface:l2_axi_bus_interface|sync_fifo:sync_fifo_pending_writeback|scfifo:scfifo|scfifo_go41:auto_generated|a_dpfifo_1241:dpfifo|altsyncram_5le1:FIFOram|ram_block1a521"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[522\] " "Synthesized away node \"nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[522\]\"" {  } { { "db/altsyncram_5le1.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/altsyncram_5le1.tdf" 14653 2 0 } } { "db/a_dpfifo_1241.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/a_dpfifo_1241.tdf" 46 2 0 } } { "db/scfifo_go41.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/scfifo_go41.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "../../core/sync_fifo.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/sync_fifo.sv" 72 0 0 } } { "../../core/l2_axi_bus_interface.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_axi_bus_interface.sv" 133 0 0 } } { "../../core/l2_cache.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_cache.sv" 89 0 0 } } { "../../core/nyuzi.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/nyuzi.sv" 84 0 0 } } { "../fpga_top.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/fpga_top.sv" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1438873341670 "|fpga_top|nyuzi:nyuzi|l2_cache:l2_cache|l2_axi_bus_interface:l2_axi_bus_interface|sync_fifo:sync_fifo_pending_writeback|scfifo:scfifo|scfifo_go41:auto_generated|a_dpfifo_1241:dpfifo|altsyncram_5le1:FIFOram|ram_block1a522"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[523\] " "Synthesized away node \"nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[523\]\"" {  } { { "db/altsyncram_5le1.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/altsyncram_5le1.tdf" 14681 2 0 } } { "db/a_dpfifo_1241.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/a_dpfifo_1241.tdf" 46 2 0 } } { "db/scfifo_go41.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/scfifo_go41.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "../../core/sync_fifo.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/sync_fifo.sv" 72 0 0 } } { "../../core/l2_axi_bus_interface.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_axi_bus_interface.sv" 133 0 0 } } { "../../core/l2_cache.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_cache.sv" 89 0 0 } } { "../../core/nyuzi.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/nyuzi.sv" 84 0 0 } } { "../fpga_top.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/fpga_top.sv" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1438873341670 "|fpga_top|nyuzi:nyuzi|l2_cache:l2_cache|l2_axi_bus_interface:l2_axi_bus_interface|sync_fifo:sync_fifo_pending_writeback|scfifo:scfifo|scfifo_go41:auto_generated|a_dpfifo_1241:dpfifo|altsyncram_5le1:FIFOram|ram_block1a523"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[524\] " "Synthesized away node \"nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[524\]\"" {  } { { "db/altsyncram_5le1.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/altsyncram_5le1.tdf" 14709 2 0 } } { "db/a_dpfifo_1241.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/a_dpfifo_1241.tdf" 46 2 0 } } { "db/scfifo_go41.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/scfifo_go41.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "../../core/sync_fifo.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/sync_fifo.sv" 72 0 0 } } { "../../core/l2_axi_bus_interface.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_axi_bus_interface.sv" 133 0 0 } } { "../../core/l2_cache.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_cache.sv" 89 0 0 } } { "../../core/nyuzi.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/nyuzi.sv" 84 0 0 } } { "../fpga_top.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/fpga_top.sv" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1438873341670 "|fpga_top|nyuzi:nyuzi|l2_cache:l2_cache|l2_axi_bus_interface:l2_axi_bus_interface|sync_fifo:sync_fifo_pending_writeback|scfifo:scfifo|scfifo_go41:auto_generated|a_dpfifo_1241:dpfifo|altsyncram_5le1:FIFOram|ram_block1a524"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[525\] " "Synthesized away node \"nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[525\]\"" {  } { { "db/altsyncram_5le1.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/altsyncram_5le1.tdf" 14737 2 0 } } { "db/a_dpfifo_1241.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/a_dpfifo_1241.tdf" 46 2 0 } } { "db/scfifo_go41.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/scfifo_go41.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "../../core/sync_fifo.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/sync_fifo.sv" 72 0 0 } } { "../../core/l2_axi_bus_interface.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_axi_bus_interface.sv" 133 0 0 } } { "../../core/l2_cache.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_cache.sv" 89 0 0 } } { "../../core/nyuzi.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/nyuzi.sv" 84 0 0 } } { "../fpga_top.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/fpga_top.sv" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1438873341670 "|fpga_top|nyuzi:nyuzi|l2_cache:l2_cache|l2_axi_bus_interface:l2_axi_bus_interface|sync_fifo:sync_fifo_pending_writeback|scfifo:scfifo|scfifo_go41:auto_generated|a_dpfifo_1241:dpfifo|altsyncram_5le1:FIFOram|ram_block1a525"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[526\] " "Synthesized away node \"nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[526\]\"" {  } { { "db/altsyncram_5le1.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/altsyncram_5le1.tdf" 14765 2 0 } } { "db/a_dpfifo_1241.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/a_dpfifo_1241.tdf" 46 2 0 } } { "db/scfifo_go41.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/scfifo_go41.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "../../core/sync_fifo.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/sync_fifo.sv" 72 0 0 } } { "../../core/l2_axi_bus_interface.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_axi_bus_interface.sv" 133 0 0 } } { "../../core/l2_cache.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_cache.sv" 89 0 0 } } { "../../core/nyuzi.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/nyuzi.sv" 84 0 0 } } { "../fpga_top.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/fpga_top.sv" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1438873341670 "|fpga_top|nyuzi:nyuzi|l2_cache:l2_cache|l2_axi_bus_interface:l2_axi_bus_interface|sync_fifo:sync_fifo_pending_writeback|scfifo:scfifo|scfifo_go41:auto_generated|a_dpfifo_1241:dpfifo|altsyncram_5le1:FIFOram|ram_block1a526"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[527\] " "Synthesized away node \"nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[527\]\"" {  } { { "db/altsyncram_5le1.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/altsyncram_5le1.tdf" 14793 2 0 } } { "db/a_dpfifo_1241.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/a_dpfifo_1241.tdf" 46 2 0 } } { "db/scfifo_go41.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/scfifo_go41.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "../../core/sync_fifo.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/sync_fifo.sv" 72 0 0 } } { "../../core/l2_axi_bus_interface.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_axi_bus_interface.sv" 133 0 0 } } { "../../core/l2_cache.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_cache.sv" 89 0 0 } } { "../../core/nyuzi.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/nyuzi.sv" 84 0 0 } } { "../fpga_top.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/fpga_top.sv" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1438873341670 "|fpga_top|nyuzi:nyuzi|l2_cache:l2_cache|l2_axi_bus_interface:l2_axi_bus_interface|sync_fifo:sync_fifo_pending_writeback|scfifo:scfifo|scfifo_go41:auto_generated|a_dpfifo_1241:dpfifo|altsyncram_5le1:FIFOram|ram_block1a527"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[528\] " "Synthesized away node \"nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[528\]\"" {  } { { "db/altsyncram_5le1.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/altsyncram_5le1.tdf" 14821 2 0 } } { "db/a_dpfifo_1241.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/a_dpfifo_1241.tdf" 46 2 0 } } { "db/scfifo_go41.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/scfifo_go41.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "../../core/sync_fifo.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/sync_fifo.sv" 72 0 0 } } { "../../core/l2_axi_bus_interface.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_axi_bus_interface.sv" 133 0 0 } } { "../../core/l2_cache.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_cache.sv" 89 0 0 } } { "../../core/nyuzi.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/nyuzi.sv" 84 0 0 } } { "../fpga_top.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/fpga_top.sv" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1438873341670 "|fpga_top|nyuzi:nyuzi|l2_cache:l2_cache|l2_axi_bus_interface:l2_axi_bus_interface|sync_fifo:sync_fifo_pending_writeback|scfifo:scfifo|scfifo_go41:auto_generated|a_dpfifo_1241:dpfifo|altsyncram_5le1:FIFOram|ram_block1a528"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[529\] " "Synthesized away node \"nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[529\]\"" {  } { { "db/altsyncram_5le1.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/altsyncram_5le1.tdf" 14849 2 0 } } { "db/a_dpfifo_1241.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/a_dpfifo_1241.tdf" 46 2 0 } } { "db/scfifo_go41.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/scfifo_go41.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "../../core/sync_fifo.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/sync_fifo.sv" 72 0 0 } } { "../../core/l2_axi_bus_interface.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_axi_bus_interface.sv" 133 0 0 } } { "../../core/l2_cache.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_cache.sv" 89 0 0 } } { "../../core/nyuzi.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/nyuzi.sv" 84 0 0 } } { "../fpga_top.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/fpga_top.sv" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1438873341670 "|fpga_top|nyuzi:nyuzi|l2_cache:l2_cache|l2_axi_bus_interface:l2_axi_bus_interface|sync_fifo:sync_fifo_pending_writeback|scfifo:scfifo|scfifo_go41:auto_generated|a_dpfifo_1241:dpfifo|altsyncram_5le1:FIFOram|ram_block1a529"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[530\] " "Synthesized away node \"nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[530\]\"" {  } { { "db/altsyncram_5le1.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/altsyncram_5le1.tdf" 14877 2 0 } } { "db/a_dpfifo_1241.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/a_dpfifo_1241.tdf" 46 2 0 } } { "db/scfifo_go41.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/scfifo_go41.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "../../core/sync_fifo.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/sync_fifo.sv" 72 0 0 } } { "../../core/l2_axi_bus_interface.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_axi_bus_interface.sv" 133 0 0 } } { "../../core/l2_cache.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_cache.sv" 89 0 0 } } { "../../core/nyuzi.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/nyuzi.sv" 84 0 0 } } { "../fpga_top.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/fpga_top.sv" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1438873341670 "|fpga_top|nyuzi:nyuzi|l2_cache:l2_cache|l2_axi_bus_interface:l2_axi_bus_interface|sync_fifo:sync_fifo_pending_writeback|scfifo:scfifo|scfifo_go41:auto_generated|a_dpfifo_1241:dpfifo|altsyncram_5le1:FIFOram|ram_block1a530"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[531\] " "Synthesized away node \"nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[531\]\"" {  } { { "db/altsyncram_5le1.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/altsyncram_5le1.tdf" 14905 2 0 } } { "db/a_dpfifo_1241.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/a_dpfifo_1241.tdf" 46 2 0 } } { "db/scfifo_go41.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/scfifo_go41.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "../../core/sync_fifo.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/sync_fifo.sv" 72 0 0 } } { "../../core/l2_axi_bus_interface.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_axi_bus_interface.sv" 133 0 0 } } { "../../core/l2_cache.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_cache.sv" 89 0 0 } } { "../../core/nyuzi.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/nyuzi.sv" 84 0 0 } } { "../fpga_top.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/fpga_top.sv" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1438873341670 "|fpga_top|nyuzi:nyuzi|l2_cache:l2_cache|l2_axi_bus_interface:l2_axi_bus_interface|sync_fifo:sync_fifo_pending_writeback|scfifo:scfifo|scfifo_go41:auto_generated|a_dpfifo_1241:dpfifo|altsyncram_5le1:FIFOram|ram_block1a531"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[516\] " "Synthesized away node \"nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[516\]\"" {  } { { "db/altsyncram_5le1.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/altsyncram_5le1.tdf" 14485 2 0 } } { "db/a_dpfifo_1241.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/a_dpfifo_1241.tdf" 46 2 0 } } { "db/scfifo_go41.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/scfifo_go41.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "../../core/sync_fifo.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/sync_fifo.sv" 72 0 0 } } { "../../core/l2_axi_bus_interface.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_axi_bus_interface.sv" 133 0 0 } } { "../../core/l2_cache.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_cache.sv" 89 0 0 } } { "../../core/nyuzi.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/nyuzi.sv" 84 0 0 } } { "../fpga_top.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/fpga_top.sv" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1438873341670 "|fpga_top|nyuzi:nyuzi|l2_cache:l2_cache|l2_axi_bus_interface:l2_axi_bus_interface|sync_fifo:sync_fifo_pending_writeback|scfifo:scfifo|scfifo_go41:auto_generated|a_dpfifo_1241:dpfifo|altsyncram_5le1:FIFOram|ram_block1a516"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[517\] " "Synthesized away node \"nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[517\]\"" {  } { { "db/altsyncram_5le1.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/altsyncram_5le1.tdf" 14513 2 0 } } { "db/a_dpfifo_1241.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/a_dpfifo_1241.tdf" 46 2 0 } } { "db/scfifo_go41.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/scfifo_go41.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "../../core/sync_fifo.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/sync_fifo.sv" 72 0 0 } } { "../../core/l2_axi_bus_interface.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_axi_bus_interface.sv" 133 0 0 } } { "../../core/l2_cache.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_cache.sv" 89 0 0 } } { "../../core/nyuzi.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/nyuzi.sv" 84 0 0 } } { "../fpga_top.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/fpga_top.sv" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1438873341670 "|fpga_top|nyuzi:nyuzi|l2_cache:l2_cache|l2_axi_bus_interface:l2_axi_bus_interface|sync_fifo:sync_fifo_pending_writeback|scfifo:scfifo|scfifo_go41:auto_generated|a_dpfifo_1241:dpfifo|altsyncram_5le1:FIFOram|ram_block1a517"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[518\] " "Synthesized away node \"nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[518\]\"" {  } { { "db/altsyncram_5le1.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/altsyncram_5le1.tdf" 14541 2 0 } } { "db/a_dpfifo_1241.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/a_dpfifo_1241.tdf" 46 2 0 } } { "db/scfifo_go41.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/scfifo_go41.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "../../core/sync_fifo.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/sync_fifo.sv" 72 0 0 } } { "../../core/l2_axi_bus_interface.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_axi_bus_interface.sv" 133 0 0 } } { "../../core/l2_cache.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_cache.sv" 89 0 0 } } { "../../core/nyuzi.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/nyuzi.sv" 84 0 0 } } { "../fpga_top.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/fpga_top.sv" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1438873341670 "|fpga_top|nyuzi:nyuzi|l2_cache:l2_cache|l2_axi_bus_interface:l2_axi_bus_interface|sync_fifo:sync_fifo_pending_writeback|scfifo:scfifo|scfifo_go41:auto_generated|a_dpfifo_1241:dpfifo|altsyncram_5le1:FIFOram|ram_block1a518"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[512\] " "Synthesized away node \"nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[512\]\"" {  } { { "db/altsyncram_5le1.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/altsyncram_5le1.tdf" 14373 2 0 } } { "db/a_dpfifo_1241.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/a_dpfifo_1241.tdf" 46 2 0 } } { "db/scfifo_go41.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/scfifo_go41.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "../../core/sync_fifo.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/sync_fifo.sv" 72 0 0 } } { "../../core/l2_axi_bus_interface.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_axi_bus_interface.sv" 133 0 0 } } { "../../core/l2_cache.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_cache.sv" 89 0 0 } } { "../../core/nyuzi.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/nyuzi.sv" 84 0 0 } } { "../fpga_top.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/fpga_top.sv" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1438873341670 "|fpga_top|nyuzi:nyuzi|l2_cache:l2_cache|l2_axi_bus_interface:l2_axi_bus_interface|sync_fifo:sync_fifo_pending_writeback|scfifo:scfifo|scfifo_go41:auto_generated|a_dpfifo_1241:dpfifo|altsyncram_5le1:FIFOram|ram_block1a512"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[515\] " "Synthesized away node \"nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[515\]\"" {  } { { "db/altsyncram_5le1.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/altsyncram_5le1.tdf" 14457 2 0 } } { "db/a_dpfifo_1241.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/a_dpfifo_1241.tdf" 46 2 0 } } { "db/scfifo_go41.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/scfifo_go41.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "../../core/sync_fifo.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/sync_fifo.sv" 72 0 0 } } { "../../core/l2_axi_bus_interface.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_axi_bus_interface.sv" 133 0 0 } } { "../../core/l2_cache.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_cache.sv" 89 0 0 } } { "../../core/nyuzi.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/nyuzi.sv" 84 0 0 } } { "../fpga_top.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/fpga_top.sv" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1438873341670 "|fpga_top|nyuzi:nyuzi|l2_cache:l2_cache|l2_axi_bus_interface:l2_axi_bus_interface|sync_fifo:sync_fifo_pending_writeback|scfifo:scfifo|scfifo_go41:auto_generated|a_dpfifo_1241:dpfifo|altsyncram_5le1:FIFOram|ram_block1a515"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[514\] " "Synthesized away node \"nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[514\]\"" {  } { { "db/altsyncram_5le1.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/altsyncram_5le1.tdf" 14429 2 0 } } { "db/a_dpfifo_1241.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/a_dpfifo_1241.tdf" 46 2 0 } } { "db/scfifo_go41.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/scfifo_go41.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "../../core/sync_fifo.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/sync_fifo.sv" 72 0 0 } } { "../../core/l2_axi_bus_interface.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_axi_bus_interface.sv" 133 0 0 } } { "../../core/l2_cache.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_cache.sv" 89 0 0 } } { "../../core/nyuzi.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/nyuzi.sv" 84 0 0 } } { "../fpga_top.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/fpga_top.sv" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1438873341670 "|fpga_top|nyuzi:nyuzi|l2_cache:l2_cache|l2_axi_bus_interface:l2_axi_bus_interface|sync_fifo:sync_fifo_pending_writeback|scfifo:scfifo|scfifo_go41:auto_generated|a_dpfifo_1241:dpfifo|altsyncram_5le1:FIFOram|ram_block1a514"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[513\] " "Synthesized away node \"nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[513\]\"" {  } { { "db/altsyncram_5le1.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/altsyncram_5le1.tdf" 14401 2 0 } } { "db/a_dpfifo_1241.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/a_dpfifo_1241.tdf" 46 2 0 } } { "db/scfifo_go41.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/scfifo_go41.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "../../core/sync_fifo.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/sync_fifo.sv" 72 0 0 } } { "../../core/l2_axi_bus_interface.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_axi_bus_interface.sv" 133 0 0 } } { "../../core/l2_cache.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_cache.sv" 89 0 0 } } { "../../core/nyuzi.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/nyuzi.sv" 84 0 0 } } { "../fpga_top.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/fpga_top.sv" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1438873341670 "|fpga_top|nyuzi:nyuzi|l2_cache:l2_cache|l2_axi_bus_interface:l2_axi_bus_interface|sync_fifo:sync_fifo_pending_writeback|scfifo:scfifo|scfifo_go41:auto_generated|a_dpfifo_1241:dpfifo|altsyncram_5le1:FIFOram|ram_block1a513"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[488\] " "Synthesized away node \"nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[488\]\"" {  } { { "db/altsyncram_5le1.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/altsyncram_5le1.tdf" 13701 2 0 } } { "db/a_dpfifo_1241.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/a_dpfifo_1241.tdf" 46 2 0 } } { "db/scfifo_go41.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/scfifo_go41.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "../../core/sync_fifo.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/sync_fifo.sv" 72 0 0 } } { "../../core/l2_axi_bus_interface.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_axi_bus_interface.sv" 133 0 0 } } { "../../core/l2_cache.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_cache.sv" 89 0 0 } } { "../../core/nyuzi.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/nyuzi.sv" 84 0 0 } } { "../fpga_top.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/fpga_top.sv" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1438873341670 "|fpga_top|nyuzi:nyuzi|l2_cache:l2_cache|l2_axi_bus_interface:l2_axi_bus_interface|sync_fifo:sync_fifo_pending_writeback|scfifo:scfifo|scfifo_go41:auto_generated|a_dpfifo_1241:dpfifo|altsyncram_5le1:FIFOram|ram_block1a488"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[456\] " "Synthesized away node \"nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[456\]\"" {  } { { "db/altsyncram_5le1.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/altsyncram_5le1.tdf" 12805 2 0 } } { "db/a_dpfifo_1241.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/a_dpfifo_1241.tdf" 46 2 0 } } { "db/scfifo_go41.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/scfifo_go41.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "../../core/sync_fifo.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/sync_fifo.sv" 72 0 0 } } { "../../core/l2_axi_bus_interface.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_axi_bus_interface.sv" 133 0 0 } } { "../../core/l2_cache.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_cache.sv" 89 0 0 } } { "../../core/nyuzi.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/nyuzi.sv" 84 0 0 } } { "../fpga_top.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/fpga_top.sv" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1438873341670 "|fpga_top|nyuzi:nyuzi|l2_cache:l2_cache|l2_axi_bus_interface:l2_axi_bus_interface|sync_fifo:sync_fifo_pending_writeback|scfifo:scfifo|scfifo_go41:auto_generated|a_dpfifo_1241:dpfifo|altsyncram_5le1:FIFOram|ram_block1a456"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[424\] " "Synthesized away node \"nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[424\]\"" {  } { { "db/altsyncram_5le1.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/altsyncram_5le1.tdf" 11909 2 0 } } { "db/a_dpfifo_1241.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/a_dpfifo_1241.tdf" 46 2 0 } } { "db/scfifo_go41.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/scfifo_go41.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "../../core/sync_fifo.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/sync_fifo.sv" 72 0 0 } } { "../../core/l2_axi_bus_interface.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_axi_bus_interface.sv" 133 0 0 } } { "../../core/l2_cache.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_cache.sv" 89 0 0 } } { "../../core/nyuzi.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/nyuzi.sv" 84 0 0 } } { "../fpga_top.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/fpga_top.sv" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1438873341670 "|fpga_top|nyuzi:nyuzi|l2_cache:l2_cache|l2_axi_bus_interface:l2_axi_bus_interface|sync_fifo:sync_fifo_pending_writeback|scfifo:scfifo|scfifo_go41:auto_generated|a_dpfifo_1241:dpfifo|altsyncram_5le1:FIFOram|ram_block1a424"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[392\] " "Synthesized away node \"nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[392\]\"" {  } { { "db/altsyncram_5le1.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/altsyncram_5le1.tdf" 11013 2 0 } } { "db/a_dpfifo_1241.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/a_dpfifo_1241.tdf" 46 2 0 } } { "db/scfifo_go41.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/scfifo_go41.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "../../core/sync_fifo.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/sync_fifo.sv" 72 0 0 } } { "../../core/l2_axi_bus_interface.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_axi_bus_interface.sv" 133 0 0 } } { "../../core/l2_cache.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_cache.sv" 89 0 0 } } { "../../core/nyuzi.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/nyuzi.sv" 84 0 0 } } { "../fpga_top.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/fpga_top.sv" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1438873341670 "|fpga_top|nyuzi:nyuzi|l2_cache:l2_cache|l2_axi_bus_interface:l2_axi_bus_interface|sync_fifo:sync_fifo_pending_writeback|scfifo:scfifo|scfifo_go41:auto_generated|a_dpfifo_1241:dpfifo|altsyncram_5le1:FIFOram|ram_block1a392"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[360\] " "Synthesized away node \"nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[360\]\"" {  } { { "db/altsyncram_5le1.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/altsyncram_5le1.tdf" 10117 2 0 } } { "db/a_dpfifo_1241.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/a_dpfifo_1241.tdf" 46 2 0 } } { "db/scfifo_go41.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/scfifo_go41.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "../../core/sync_fifo.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/sync_fifo.sv" 72 0 0 } } { "../../core/l2_axi_bus_interface.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_axi_bus_interface.sv" 133 0 0 } } { "../../core/l2_cache.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_cache.sv" 89 0 0 } } { "../../core/nyuzi.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/nyuzi.sv" 84 0 0 } } { "../fpga_top.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/fpga_top.sv" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1438873341670 "|fpga_top|nyuzi:nyuzi|l2_cache:l2_cache|l2_axi_bus_interface:l2_axi_bus_interface|sync_fifo:sync_fifo_pending_writeback|scfifo:scfifo|scfifo_go41:auto_generated|a_dpfifo_1241:dpfifo|altsyncram_5le1:FIFOram|ram_block1a360"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[328\] " "Synthesized away node \"nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[328\]\"" {  } { { "db/altsyncram_5le1.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/altsyncram_5le1.tdf" 9221 2 0 } } { "db/a_dpfifo_1241.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/a_dpfifo_1241.tdf" 46 2 0 } } { "db/scfifo_go41.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/scfifo_go41.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "../../core/sync_fifo.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/sync_fifo.sv" 72 0 0 } } { "../../core/l2_axi_bus_interface.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_axi_bus_interface.sv" 133 0 0 } } { "../../core/l2_cache.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_cache.sv" 89 0 0 } } { "../../core/nyuzi.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/nyuzi.sv" 84 0 0 } } { "../fpga_top.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/fpga_top.sv" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1438873341670 "|fpga_top|nyuzi:nyuzi|l2_cache:l2_cache|l2_axi_bus_interface:l2_axi_bus_interface|sync_fifo:sync_fifo_pending_writeback|scfifo:scfifo|scfifo_go41:auto_generated|a_dpfifo_1241:dpfifo|altsyncram_5le1:FIFOram|ram_block1a328"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[296\] " "Synthesized away node \"nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[296\]\"" {  } { { "db/altsyncram_5le1.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/altsyncram_5le1.tdf" 8325 2 0 } } { "db/a_dpfifo_1241.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/a_dpfifo_1241.tdf" 46 2 0 } } { "db/scfifo_go41.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/scfifo_go41.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "../../core/sync_fifo.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/sync_fifo.sv" 72 0 0 } } { "../../core/l2_axi_bus_interface.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_axi_bus_interface.sv" 133 0 0 } } { "../../core/l2_cache.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_cache.sv" 89 0 0 } } { "../../core/nyuzi.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/nyuzi.sv" 84 0 0 } } { "../fpga_top.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/fpga_top.sv" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1438873341670 "|fpga_top|nyuzi:nyuzi|l2_cache:l2_cache|l2_axi_bus_interface:l2_axi_bus_interface|sync_fifo:sync_fifo_pending_writeback|scfifo:scfifo|scfifo_go41:auto_generated|a_dpfifo_1241:dpfifo|altsyncram_5le1:FIFOram|ram_block1a296"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[264\] " "Synthesized away node \"nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[264\]\"" {  } { { "db/altsyncram_5le1.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/altsyncram_5le1.tdf" 7429 2 0 } } { "db/a_dpfifo_1241.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/a_dpfifo_1241.tdf" 46 2 0 } } { "db/scfifo_go41.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/scfifo_go41.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "../../core/sync_fifo.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/sync_fifo.sv" 72 0 0 } } { "../../core/l2_axi_bus_interface.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_axi_bus_interface.sv" 133 0 0 } } { "../../core/l2_cache.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_cache.sv" 89 0 0 } } { "../../core/nyuzi.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/nyuzi.sv" 84 0 0 } } { "../fpga_top.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/fpga_top.sv" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1438873341670 "|fpga_top|nyuzi:nyuzi|l2_cache:l2_cache|l2_axi_bus_interface:l2_axi_bus_interface|sync_fifo:sync_fifo_pending_writeback|scfifo:scfifo|scfifo_go41:auto_generated|a_dpfifo_1241:dpfifo|altsyncram_5le1:FIFOram|ram_block1a264"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[232\] " "Synthesized away node \"nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[232\]\"" {  } { { "db/altsyncram_5le1.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/altsyncram_5le1.tdf" 6533 2 0 } } { "db/a_dpfifo_1241.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/a_dpfifo_1241.tdf" 46 2 0 } } { "db/scfifo_go41.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/scfifo_go41.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "../../core/sync_fifo.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/sync_fifo.sv" 72 0 0 } } { "../../core/l2_axi_bus_interface.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_axi_bus_interface.sv" 133 0 0 } } { "../../core/l2_cache.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_cache.sv" 89 0 0 } } { "../../core/nyuzi.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/nyuzi.sv" 84 0 0 } } { "../fpga_top.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/fpga_top.sv" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1438873341670 "|fpga_top|nyuzi:nyuzi|l2_cache:l2_cache|l2_axi_bus_interface:l2_axi_bus_interface|sync_fifo:sync_fifo_pending_writeback|scfifo:scfifo|scfifo_go41:auto_generated|a_dpfifo_1241:dpfifo|altsyncram_5le1:FIFOram|ram_block1a232"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[200\] " "Synthesized away node \"nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[200\]\"" {  } { { "db/altsyncram_5le1.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/altsyncram_5le1.tdf" 5637 2 0 } } { "db/a_dpfifo_1241.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/a_dpfifo_1241.tdf" 46 2 0 } } { "db/scfifo_go41.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/scfifo_go41.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "../../core/sync_fifo.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/sync_fifo.sv" 72 0 0 } } { "../../core/l2_axi_bus_interface.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_axi_bus_interface.sv" 133 0 0 } } { "../../core/l2_cache.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_cache.sv" 89 0 0 } } { "../../core/nyuzi.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/nyuzi.sv" 84 0 0 } } { "../fpga_top.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/fpga_top.sv" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1438873341670 "|fpga_top|nyuzi:nyuzi|l2_cache:l2_cache|l2_axi_bus_interface:l2_axi_bus_interface|sync_fifo:sync_fifo_pending_writeback|scfifo:scfifo|scfifo_go41:auto_generated|a_dpfifo_1241:dpfifo|altsyncram_5le1:FIFOram|ram_block1a200"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[168\] " "Synthesized away node \"nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[168\]\"" {  } { { "db/altsyncram_5le1.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/altsyncram_5le1.tdf" 4741 2 0 } } { "db/a_dpfifo_1241.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/a_dpfifo_1241.tdf" 46 2 0 } } { "db/scfifo_go41.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/scfifo_go41.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "../../core/sync_fifo.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/sync_fifo.sv" 72 0 0 } } { "../../core/l2_axi_bus_interface.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_axi_bus_interface.sv" 133 0 0 } } { "../../core/l2_cache.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_cache.sv" 89 0 0 } } { "../../core/nyuzi.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/nyuzi.sv" 84 0 0 } } { "../fpga_top.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/fpga_top.sv" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1438873341670 "|fpga_top|nyuzi:nyuzi|l2_cache:l2_cache|l2_axi_bus_interface:l2_axi_bus_interface|sync_fifo:sync_fifo_pending_writeback|scfifo:scfifo|scfifo_go41:auto_generated|a_dpfifo_1241:dpfifo|altsyncram_5le1:FIFOram|ram_block1a168"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[136\] " "Synthesized away node \"nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[136\]\"" {  } { { "db/altsyncram_5le1.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/altsyncram_5le1.tdf" 3845 2 0 } } { "db/a_dpfifo_1241.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/a_dpfifo_1241.tdf" 46 2 0 } } { "db/scfifo_go41.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/scfifo_go41.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "../../core/sync_fifo.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/sync_fifo.sv" 72 0 0 } } { "../../core/l2_axi_bus_interface.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_axi_bus_interface.sv" 133 0 0 } } { "../../core/l2_cache.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_cache.sv" 89 0 0 } } { "../../core/nyuzi.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/nyuzi.sv" 84 0 0 } } { "../fpga_top.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/fpga_top.sv" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1438873341670 "|fpga_top|nyuzi:nyuzi|l2_cache:l2_cache|l2_axi_bus_interface:l2_axi_bus_interface|sync_fifo:sync_fifo_pending_writeback|scfifo:scfifo|scfifo_go41:auto_generated|a_dpfifo_1241:dpfifo|altsyncram_5le1:FIFOram|ram_block1a136"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[104\] " "Synthesized away node \"nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[104\]\"" {  } { { "db/altsyncram_5le1.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/altsyncram_5le1.tdf" 2949 2 0 } } { "db/a_dpfifo_1241.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/a_dpfifo_1241.tdf" 46 2 0 } } { "db/scfifo_go41.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/scfifo_go41.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "../../core/sync_fifo.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/sync_fifo.sv" 72 0 0 } } { "../../core/l2_axi_bus_interface.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_axi_bus_interface.sv" 133 0 0 } } { "../../core/l2_cache.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_cache.sv" 89 0 0 } } { "../../core/nyuzi.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/nyuzi.sv" 84 0 0 } } { "../fpga_top.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/fpga_top.sv" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1438873341670 "|fpga_top|nyuzi:nyuzi|l2_cache:l2_cache|l2_axi_bus_interface:l2_axi_bus_interface|sync_fifo:sync_fifo_pending_writeback|scfifo:scfifo|scfifo_go41:auto_generated|a_dpfifo_1241:dpfifo|altsyncram_5le1:FIFOram|ram_block1a104"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[72\] " "Synthesized away node \"nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[72\]\"" {  } { { "db/altsyncram_5le1.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/altsyncram_5le1.tdf" 2053 2 0 } } { "db/a_dpfifo_1241.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/a_dpfifo_1241.tdf" 46 2 0 } } { "db/scfifo_go41.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/scfifo_go41.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "../../core/sync_fifo.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/sync_fifo.sv" 72 0 0 } } { "../../core/l2_axi_bus_interface.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_axi_bus_interface.sv" 133 0 0 } } { "../../core/l2_cache.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_cache.sv" 89 0 0 } } { "../../core/nyuzi.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/nyuzi.sv" 84 0 0 } } { "../fpga_top.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/fpga_top.sv" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1438873341670 "|fpga_top|nyuzi:nyuzi|l2_cache:l2_cache|l2_axi_bus_interface:l2_axi_bus_interface|sync_fifo:sync_fifo_pending_writeback|scfifo:scfifo|scfifo_go41:auto_generated|a_dpfifo_1241:dpfifo|altsyncram_5le1:FIFOram|ram_block1a72"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[40\] " "Synthesized away node \"nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[40\]\"" {  } { { "db/altsyncram_5le1.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/altsyncram_5le1.tdf" 1157 2 0 } } { "db/a_dpfifo_1241.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/a_dpfifo_1241.tdf" 46 2 0 } } { "db/scfifo_go41.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/scfifo_go41.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "../../core/sync_fifo.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/sync_fifo.sv" 72 0 0 } } { "../../core/l2_axi_bus_interface.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_axi_bus_interface.sv" 133 0 0 } } { "../../core/l2_cache.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_cache.sv" 89 0 0 } } { "../../core/nyuzi.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/nyuzi.sv" 84 0 0 } } { "../fpga_top.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/fpga_top.sv" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1438873341670 "|fpga_top|nyuzi:nyuzi|l2_cache:l2_cache|l2_axi_bus_interface:l2_axi_bus_interface|sync_fifo:sync_fifo_pending_writeback|scfifo:scfifo|scfifo_go41:auto_generated|a_dpfifo_1241:dpfifo|altsyncram_5le1:FIFOram|ram_block1a40"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[8\] " "Synthesized away node \"nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[8\]\"" {  } { { "db/altsyncram_5le1.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/altsyncram_5le1.tdf" 261 2 0 } } { "db/a_dpfifo_1241.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/a_dpfifo_1241.tdf" 46 2 0 } } { "db/scfifo_go41.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/scfifo_go41.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "../../core/sync_fifo.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/sync_fifo.sv" 72 0 0 } } { "../../core/l2_axi_bus_interface.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_axi_bus_interface.sv" 133 0 0 } } { "../../core/l2_cache.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_cache.sv" 89 0 0 } } { "../../core/nyuzi.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/nyuzi.sv" 84 0 0 } } { "../fpga_top.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/fpga_top.sv" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1438873341670 "|fpga_top|nyuzi:nyuzi|l2_cache:l2_cache|l2_axi_bus_interface:l2_axi_bus_interface|sync_fifo:sync_fifo_pending_writeback|scfifo:scfifo|scfifo_go41:auto_generated|a_dpfifo_1241:dpfifo|altsyncram_5le1:FIFOram|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[480\] " "Synthesized away node \"nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[480\]\"" {  } { { "db/altsyncram_5le1.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/altsyncram_5le1.tdf" 13477 2 0 } } { "db/a_dpfifo_1241.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/a_dpfifo_1241.tdf" 46 2 0 } } { "db/scfifo_go41.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/scfifo_go41.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "../../core/sync_fifo.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/sync_fifo.sv" 72 0 0 } } { "../../core/l2_axi_bus_interface.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_axi_bus_interface.sv" 133 0 0 } } { "../../core/l2_cache.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_cache.sv" 89 0 0 } } { "../../core/nyuzi.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/nyuzi.sv" 84 0 0 } } { "../fpga_top.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/fpga_top.sv" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1438873341670 "|fpga_top|nyuzi:nyuzi|l2_cache:l2_cache|l2_axi_bus_interface:l2_axi_bus_interface|sync_fifo:sync_fifo_pending_writeback|scfifo:scfifo|scfifo_go41:auto_generated|a_dpfifo_1241:dpfifo|altsyncram_5le1:FIFOram|ram_block1a480"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[352\] " "Synthesized away node \"nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[352\]\"" {  } { { "db/altsyncram_5le1.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/altsyncram_5le1.tdf" 9893 2 0 } } { "db/a_dpfifo_1241.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/a_dpfifo_1241.tdf" 46 2 0 } } { "db/scfifo_go41.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/scfifo_go41.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "../../core/sync_fifo.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/sync_fifo.sv" 72 0 0 } } { "../../core/l2_axi_bus_interface.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_axi_bus_interface.sv" 133 0 0 } } { "../../core/l2_cache.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_cache.sv" 89 0 0 } } { "../../core/nyuzi.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/nyuzi.sv" 84 0 0 } } { "../fpga_top.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/fpga_top.sv" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1438873341670 "|fpga_top|nyuzi:nyuzi|l2_cache:l2_cache|l2_axi_bus_interface:l2_axi_bus_interface|sync_fifo:sync_fifo_pending_writeback|scfifo:scfifo|scfifo_go41:auto_generated|a_dpfifo_1241:dpfifo|altsyncram_5le1:FIFOram|ram_block1a352"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[224\] " "Synthesized away node \"nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[224\]\"" {  } { { "db/altsyncram_5le1.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/altsyncram_5le1.tdf" 6309 2 0 } } { "db/a_dpfifo_1241.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/a_dpfifo_1241.tdf" 46 2 0 } } { "db/scfifo_go41.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/scfifo_go41.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "../../core/sync_fifo.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/sync_fifo.sv" 72 0 0 } } { "../../core/l2_axi_bus_interface.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_axi_bus_interface.sv" 133 0 0 } } { "../../core/l2_cache.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_cache.sv" 89 0 0 } } { "../../core/nyuzi.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/nyuzi.sv" 84 0 0 } } { "../fpga_top.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/fpga_top.sv" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1438873341670 "|fpga_top|nyuzi:nyuzi|l2_cache:l2_cache|l2_axi_bus_interface:l2_axi_bus_interface|sync_fifo:sync_fifo_pending_writeback|scfifo:scfifo|scfifo_go41:auto_generated|a_dpfifo_1241:dpfifo|altsyncram_5le1:FIFOram|ram_block1a224"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[96\] " "Synthesized away node \"nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[96\]\"" {  } { { "db/altsyncram_5le1.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/altsyncram_5le1.tdf" 2725 2 0 } } { "db/a_dpfifo_1241.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/a_dpfifo_1241.tdf" 46 2 0 } } { "db/scfifo_go41.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/scfifo_go41.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "../../core/sync_fifo.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/sync_fifo.sv" 72 0 0 } } { "../../core/l2_axi_bus_interface.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_axi_bus_interface.sv" 133 0 0 } } { "../../core/l2_cache.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_cache.sv" 89 0 0 } } { "../../core/nyuzi.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/nyuzi.sv" 84 0 0 } } { "../fpga_top.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/fpga_top.sv" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1438873341670 "|fpga_top|nyuzi:nyuzi|l2_cache:l2_cache|l2_axi_bus_interface:l2_axi_bus_interface|sync_fifo:sync_fifo_pending_writeback|scfifo:scfifo|scfifo_go41:auto_generated|a_dpfifo_1241:dpfifo|altsyncram_5le1:FIFOram|ram_block1a96"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[448\] " "Synthesized away node \"nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[448\]\"" {  } { { "db/altsyncram_5le1.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/altsyncram_5le1.tdf" 12581 2 0 } } { "db/a_dpfifo_1241.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/a_dpfifo_1241.tdf" 46 2 0 } } { "db/scfifo_go41.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/scfifo_go41.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "../../core/sync_fifo.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/sync_fifo.sv" 72 0 0 } } { "../../core/l2_axi_bus_interface.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_axi_bus_interface.sv" 133 0 0 } } { "../../core/l2_cache.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_cache.sv" 89 0 0 } } { "../../core/nyuzi.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/nyuzi.sv" 84 0 0 } } { "../fpga_top.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/fpga_top.sv" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1438873341670 "|fpga_top|nyuzi:nyuzi|l2_cache:l2_cache|l2_axi_bus_interface:l2_axi_bus_interface|sync_fifo:sync_fifo_pending_writeback|scfifo:scfifo|scfifo_go41:auto_generated|a_dpfifo_1241:dpfifo|altsyncram_5le1:FIFOram|ram_block1a448"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[320\] " "Synthesized away node \"nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[320\]\"" {  } { { "db/altsyncram_5le1.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/altsyncram_5le1.tdf" 8997 2 0 } } { "db/a_dpfifo_1241.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/a_dpfifo_1241.tdf" 46 2 0 } } { "db/scfifo_go41.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/scfifo_go41.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "../../core/sync_fifo.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/sync_fifo.sv" 72 0 0 } } { "../../core/l2_axi_bus_interface.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_axi_bus_interface.sv" 133 0 0 } } { "../../core/l2_cache.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_cache.sv" 89 0 0 } } { "../../core/nyuzi.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/nyuzi.sv" 84 0 0 } } { "../fpga_top.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/fpga_top.sv" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1438873341670 "|fpga_top|nyuzi:nyuzi|l2_cache:l2_cache|l2_axi_bus_interface:l2_axi_bus_interface|sync_fifo:sync_fifo_pending_writeback|scfifo:scfifo|scfifo_go41:auto_generated|a_dpfifo_1241:dpfifo|altsyncram_5le1:FIFOram|ram_block1a320"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[192\] " "Synthesized away node \"nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[192\]\"" {  } { { "db/altsyncram_5le1.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/altsyncram_5le1.tdf" 5413 2 0 } } { "db/a_dpfifo_1241.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/a_dpfifo_1241.tdf" 46 2 0 } } { "db/scfifo_go41.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/scfifo_go41.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "../../core/sync_fifo.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/sync_fifo.sv" 72 0 0 } } { "../../core/l2_axi_bus_interface.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_axi_bus_interface.sv" 133 0 0 } } { "../../core/l2_cache.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_cache.sv" 89 0 0 } } { "../../core/nyuzi.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/nyuzi.sv" 84 0 0 } } { "../fpga_top.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/fpga_top.sv" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1438873341670 "|fpga_top|nyuzi:nyuzi|l2_cache:l2_cache|l2_axi_bus_interface:l2_axi_bus_interface|sync_fifo:sync_fifo_pending_writeback|scfifo:scfifo|scfifo_go41:auto_generated|a_dpfifo_1241:dpfifo|altsyncram_5le1:FIFOram|ram_block1a192"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[64\] " "Synthesized away node \"nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[64\]\"" {  } { { "db/altsyncram_5le1.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/altsyncram_5le1.tdf" 1829 2 0 } } { "db/a_dpfifo_1241.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/a_dpfifo_1241.tdf" 46 2 0 } } { "db/scfifo_go41.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/scfifo_go41.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "../../core/sync_fifo.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/sync_fifo.sv" 72 0 0 } } { "../../core/l2_axi_bus_interface.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_axi_bus_interface.sv" 133 0 0 } } { "../../core/l2_cache.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_cache.sv" 89 0 0 } } { "../../core/nyuzi.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/nyuzi.sv" 84 0 0 } } { "../fpga_top.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/fpga_top.sv" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1438873341670 "|fpga_top|nyuzi:nyuzi|l2_cache:l2_cache|l2_axi_bus_interface:l2_axi_bus_interface|sync_fifo:sync_fifo_pending_writeback|scfifo:scfifo|scfifo_go41:auto_generated|a_dpfifo_1241:dpfifo|altsyncram_5le1:FIFOram|ram_block1a64"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[416\] " "Synthesized away node \"nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[416\]\"" {  } { { "db/altsyncram_5le1.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/altsyncram_5le1.tdf" 11685 2 0 } } { "db/a_dpfifo_1241.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/a_dpfifo_1241.tdf" 46 2 0 } } { "db/scfifo_go41.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/scfifo_go41.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "../../core/sync_fifo.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/sync_fifo.sv" 72 0 0 } } { "../../core/l2_axi_bus_interface.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_axi_bus_interface.sv" 133 0 0 } } { "../../core/l2_cache.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_cache.sv" 89 0 0 } } { "../../core/nyuzi.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/nyuzi.sv" 84 0 0 } } { "../fpga_top.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/fpga_top.sv" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1438873341670 "|fpga_top|nyuzi:nyuzi|l2_cache:l2_cache|l2_axi_bus_interface:l2_axi_bus_interface|sync_fifo:sync_fifo_pending_writeback|scfifo:scfifo|scfifo_go41:auto_generated|a_dpfifo_1241:dpfifo|altsyncram_5le1:FIFOram|ram_block1a416"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[288\] " "Synthesized away node \"nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[288\]\"" {  } { { "db/altsyncram_5le1.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/altsyncram_5le1.tdf" 8101 2 0 } } { "db/a_dpfifo_1241.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/a_dpfifo_1241.tdf" 46 2 0 } } { "db/scfifo_go41.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/scfifo_go41.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "../../core/sync_fifo.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/sync_fifo.sv" 72 0 0 } } { "../../core/l2_axi_bus_interface.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_axi_bus_interface.sv" 133 0 0 } } { "../../core/l2_cache.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_cache.sv" 89 0 0 } } { "../../core/nyuzi.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/nyuzi.sv" 84 0 0 } } { "../fpga_top.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/fpga_top.sv" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1438873341670 "|fpga_top|nyuzi:nyuzi|l2_cache:l2_cache|l2_axi_bus_interface:l2_axi_bus_interface|sync_fifo:sync_fifo_pending_writeback|scfifo:scfifo|scfifo_go41:auto_generated|a_dpfifo_1241:dpfifo|altsyncram_5le1:FIFOram|ram_block1a288"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[160\] " "Synthesized away node \"nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[160\]\"" {  } { { "db/altsyncram_5le1.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/altsyncram_5le1.tdf" 4517 2 0 } } { "db/a_dpfifo_1241.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/a_dpfifo_1241.tdf" 46 2 0 } } { "db/scfifo_go41.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/scfifo_go41.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "../../core/sync_fifo.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/sync_fifo.sv" 72 0 0 } } { "../../core/l2_axi_bus_interface.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_axi_bus_interface.sv" 133 0 0 } } { "../../core/l2_cache.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_cache.sv" 89 0 0 } } { "../../core/nyuzi.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/nyuzi.sv" 84 0 0 } } { "../fpga_top.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/fpga_top.sv" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1438873341670 "|fpga_top|nyuzi:nyuzi|l2_cache:l2_cache|l2_axi_bus_interface:l2_axi_bus_interface|sync_fifo:sync_fifo_pending_writeback|scfifo:scfifo|scfifo_go41:auto_generated|a_dpfifo_1241:dpfifo|altsyncram_5le1:FIFOram|ram_block1a160"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[32\] " "Synthesized away node \"nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[32\]\"" {  } { { "db/altsyncram_5le1.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/altsyncram_5le1.tdf" 933 2 0 } } { "db/a_dpfifo_1241.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/a_dpfifo_1241.tdf" 46 2 0 } } { "db/scfifo_go41.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/scfifo_go41.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "../../core/sync_fifo.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/sync_fifo.sv" 72 0 0 } } { "../../core/l2_axi_bus_interface.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_axi_bus_interface.sv" 133 0 0 } } { "../../core/l2_cache.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_cache.sv" 89 0 0 } } { "../../core/nyuzi.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/nyuzi.sv" 84 0 0 } } { "../fpga_top.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/fpga_top.sv" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1438873341670 "|fpga_top|nyuzi:nyuzi|l2_cache:l2_cache|l2_axi_bus_interface:l2_axi_bus_interface|sync_fifo:sync_fifo_pending_writeback|scfifo:scfifo|scfifo_go41:auto_generated|a_dpfifo_1241:dpfifo|altsyncram_5le1:FIFOram|ram_block1a32"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[384\] " "Synthesized away node \"nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[384\]\"" {  } { { "db/altsyncram_5le1.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/altsyncram_5le1.tdf" 10789 2 0 } } { "db/a_dpfifo_1241.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/a_dpfifo_1241.tdf" 46 2 0 } } { "db/scfifo_go41.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/scfifo_go41.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "../../core/sync_fifo.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/sync_fifo.sv" 72 0 0 } } { "../../core/l2_axi_bus_interface.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_axi_bus_interface.sv" 133 0 0 } } { "../../core/l2_cache.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_cache.sv" 89 0 0 } } { "../../core/nyuzi.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/nyuzi.sv" 84 0 0 } } { "../fpga_top.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/fpga_top.sv" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1438873341670 "|fpga_top|nyuzi:nyuzi|l2_cache:l2_cache|l2_axi_bus_interface:l2_axi_bus_interface|sync_fifo:sync_fifo_pending_writeback|scfifo:scfifo|scfifo_go41:auto_generated|a_dpfifo_1241:dpfifo|altsyncram_5le1:FIFOram|ram_block1a384"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[256\] " "Synthesized away node \"nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[256\]\"" {  } { { "db/altsyncram_5le1.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/altsyncram_5le1.tdf" 7205 2 0 } } { "db/a_dpfifo_1241.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/a_dpfifo_1241.tdf" 46 2 0 } } { "db/scfifo_go41.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/scfifo_go41.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "../../core/sync_fifo.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/sync_fifo.sv" 72 0 0 } } { "../../core/l2_axi_bus_interface.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_axi_bus_interface.sv" 133 0 0 } } { "../../core/l2_cache.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_cache.sv" 89 0 0 } } { "../../core/nyuzi.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/nyuzi.sv" 84 0 0 } } { "../fpga_top.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/fpga_top.sv" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1438873341670 "|fpga_top|nyuzi:nyuzi|l2_cache:l2_cache|l2_axi_bus_interface:l2_axi_bus_interface|sync_fifo:sync_fifo_pending_writeback|scfifo:scfifo|scfifo_go41:auto_generated|a_dpfifo_1241:dpfifo|altsyncram_5le1:FIFOram|ram_block1a256"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[128\] " "Synthesized away node \"nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[128\]\"" {  } { { "db/altsyncram_5le1.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/altsyncram_5le1.tdf" 3621 2 0 } } { "db/a_dpfifo_1241.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/a_dpfifo_1241.tdf" 46 2 0 } } { "db/scfifo_go41.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/scfifo_go41.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "../../core/sync_fifo.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/sync_fifo.sv" 72 0 0 } } { "../../core/l2_axi_bus_interface.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_axi_bus_interface.sv" 133 0 0 } } { "../../core/l2_cache.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_cache.sv" 89 0 0 } } { "../../core/nyuzi.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/nyuzi.sv" 84 0 0 } } { "../fpga_top.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/fpga_top.sv" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1438873341670 "|fpga_top|nyuzi:nyuzi|l2_cache:l2_cache|l2_axi_bus_interface:l2_axi_bus_interface|sync_fifo:sync_fifo_pending_writeback|scfifo:scfifo|scfifo_go41:auto_generated|a_dpfifo_1241:dpfifo|altsyncram_5le1:FIFOram|ram_block1a128"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[0\] " "Synthesized away node \"nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[0\]\"" {  } { { "db/altsyncram_5le1.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/altsyncram_5le1.tdf" 37 2 0 } } { "db/a_dpfifo_1241.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/a_dpfifo_1241.tdf" 46 2 0 } } { "db/scfifo_go41.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/scfifo_go41.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "../../core/sync_fifo.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/sync_fifo.sv" 72 0 0 } } { "../../core/l2_axi_bus_interface.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_axi_bus_interface.sv" 133 0 0 } } { "../../core/l2_cache.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_cache.sv" 89 0 0 } } { "../../core/nyuzi.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/nyuzi.sv" 84 0 0 } } { "../fpga_top.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/fpga_top.sv" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1438873341670 "|fpga_top|nyuzi:nyuzi|l2_cache:l2_cache|l2_axi_bus_interface:l2_axi_bus_interface|sync_fifo:sync_fifo_pending_writeback|scfifo:scfifo|scfifo_go41:auto_generated|a_dpfifo_1241:dpfifo|altsyncram_5le1:FIFOram|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[489\] " "Synthesized away node \"nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[489\]\"" {  } { { "db/altsyncram_5le1.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/altsyncram_5le1.tdf" 13729 2 0 } } { "db/a_dpfifo_1241.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/a_dpfifo_1241.tdf" 46 2 0 } } { "db/scfifo_go41.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/scfifo_go41.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "../../core/sync_fifo.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/sync_fifo.sv" 72 0 0 } } { "../../core/l2_axi_bus_interface.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_axi_bus_interface.sv" 133 0 0 } } { "../../core/l2_cache.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_cache.sv" 89 0 0 } } { "../../core/nyuzi.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/nyuzi.sv" 84 0 0 } } { "../fpga_top.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/fpga_top.sv" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1438873341670 "|fpga_top|nyuzi:nyuzi|l2_cache:l2_cache|l2_axi_bus_interface:l2_axi_bus_interface|sync_fifo:sync_fifo_pending_writeback|scfifo:scfifo|scfifo_go41:auto_generated|a_dpfifo_1241:dpfifo|altsyncram_5le1:FIFOram|ram_block1a489"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[457\] " "Synthesized away node \"nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[457\]\"" {  } { { "db/altsyncram_5le1.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/altsyncram_5le1.tdf" 12833 2 0 } } { "db/a_dpfifo_1241.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/a_dpfifo_1241.tdf" 46 2 0 } } { "db/scfifo_go41.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/scfifo_go41.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "../../core/sync_fifo.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/sync_fifo.sv" 72 0 0 } } { "../../core/l2_axi_bus_interface.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_axi_bus_interface.sv" 133 0 0 } } { "../../core/l2_cache.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_cache.sv" 89 0 0 } } { "../../core/nyuzi.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/nyuzi.sv" 84 0 0 } } { "../fpga_top.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/fpga_top.sv" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1438873341670 "|fpga_top|nyuzi:nyuzi|l2_cache:l2_cache|l2_axi_bus_interface:l2_axi_bus_interface|sync_fifo:sync_fifo_pending_writeback|scfifo:scfifo|scfifo_go41:auto_generated|a_dpfifo_1241:dpfifo|altsyncram_5le1:FIFOram|ram_block1a457"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[425\] " "Synthesized away node \"nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[425\]\"" {  } { { "db/altsyncram_5le1.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/altsyncram_5le1.tdf" 11937 2 0 } } { "db/a_dpfifo_1241.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/a_dpfifo_1241.tdf" 46 2 0 } } { "db/scfifo_go41.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/scfifo_go41.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "../../core/sync_fifo.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/sync_fifo.sv" 72 0 0 } } { "../../core/l2_axi_bus_interface.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_axi_bus_interface.sv" 133 0 0 } } { "../../core/l2_cache.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_cache.sv" 89 0 0 } } { "../../core/nyuzi.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/nyuzi.sv" 84 0 0 } } { "../fpga_top.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/fpga_top.sv" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1438873341670 "|fpga_top|nyuzi:nyuzi|l2_cache:l2_cache|l2_axi_bus_interface:l2_axi_bus_interface|sync_fifo:sync_fifo_pending_writeback|scfifo:scfifo|scfifo_go41:auto_generated|a_dpfifo_1241:dpfifo|altsyncram_5le1:FIFOram|ram_block1a425"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[393\] " "Synthesized away node \"nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[393\]\"" {  } { { "db/altsyncram_5le1.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/altsyncram_5le1.tdf" 11041 2 0 } } { "db/a_dpfifo_1241.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/a_dpfifo_1241.tdf" 46 2 0 } } { "db/scfifo_go41.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/scfifo_go41.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "../../core/sync_fifo.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/sync_fifo.sv" 72 0 0 } } { "../../core/l2_axi_bus_interface.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_axi_bus_interface.sv" 133 0 0 } } { "../../core/l2_cache.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_cache.sv" 89 0 0 } } { "../../core/nyuzi.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/nyuzi.sv" 84 0 0 } } { "../fpga_top.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/fpga_top.sv" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1438873341670 "|fpga_top|nyuzi:nyuzi|l2_cache:l2_cache|l2_axi_bus_interface:l2_axi_bus_interface|sync_fifo:sync_fifo_pending_writeback|scfifo:scfifo|scfifo_go41:auto_generated|a_dpfifo_1241:dpfifo|altsyncram_5le1:FIFOram|ram_block1a393"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[361\] " "Synthesized away node \"nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[361\]\"" {  } { { "db/altsyncram_5le1.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/altsyncram_5le1.tdf" 10145 2 0 } } { "db/a_dpfifo_1241.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/a_dpfifo_1241.tdf" 46 2 0 } } { "db/scfifo_go41.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/scfifo_go41.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "../../core/sync_fifo.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/sync_fifo.sv" 72 0 0 } } { "../../core/l2_axi_bus_interface.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_axi_bus_interface.sv" 133 0 0 } } { "../../core/l2_cache.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_cache.sv" 89 0 0 } } { "../../core/nyuzi.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/nyuzi.sv" 84 0 0 } } { "../fpga_top.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/fpga_top.sv" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1438873341670 "|fpga_top|nyuzi:nyuzi|l2_cache:l2_cache|l2_axi_bus_interface:l2_axi_bus_interface|sync_fifo:sync_fifo_pending_writeback|scfifo:scfifo|scfifo_go41:auto_generated|a_dpfifo_1241:dpfifo|altsyncram_5le1:FIFOram|ram_block1a361"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[329\] " "Synthesized away node \"nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[329\]\"" {  } { { "db/altsyncram_5le1.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/altsyncram_5le1.tdf" 9249 2 0 } } { "db/a_dpfifo_1241.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/a_dpfifo_1241.tdf" 46 2 0 } } { "db/scfifo_go41.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/scfifo_go41.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "../../core/sync_fifo.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/sync_fifo.sv" 72 0 0 } } { "../../core/l2_axi_bus_interface.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_axi_bus_interface.sv" 133 0 0 } } { "../../core/l2_cache.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_cache.sv" 89 0 0 } } { "../../core/nyuzi.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/nyuzi.sv" 84 0 0 } } { "../fpga_top.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/fpga_top.sv" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1438873341670 "|fpga_top|nyuzi:nyuzi|l2_cache:l2_cache|l2_axi_bus_interface:l2_axi_bus_interface|sync_fifo:sync_fifo_pending_writeback|scfifo:scfifo|scfifo_go41:auto_generated|a_dpfifo_1241:dpfifo|altsyncram_5le1:FIFOram|ram_block1a329"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[297\] " "Synthesized away node \"nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[297\]\"" {  } { { "db/altsyncram_5le1.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/altsyncram_5le1.tdf" 8353 2 0 } } { "db/a_dpfifo_1241.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/a_dpfifo_1241.tdf" 46 2 0 } } { "db/scfifo_go41.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/scfifo_go41.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "../../core/sync_fifo.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/sync_fifo.sv" 72 0 0 } } { "../../core/l2_axi_bus_interface.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_axi_bus_interface.sv" 133 0 0 } } { "../../core/l2_cache.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_cache.sv" 89 0 0 } } { "../../core/nyuzi.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/nyuzi.sv" 84 0 0 } } { "../fpga_top.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/fpga_top.sv" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1438873341670 "|fpga_top|nyuzi:nyuzi|l2_cache:l2_cache|l2_axi_bus_interface:l2_axi_bus_interface|sync_fifo:sync_fifo_pending_writeback|scfifo:scfifo|scfifo_go41:auto_generated|a_dpfifo_1241:dpfifo|altsyncram_5le1:FIFOram|ram_block1a297"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[265\] " "Synthesized away node \"nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[265\]\"" {  } { { "db/altsyncram_5le1.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/altsyncram_5le1.tdf" 7457 2 0 } } { "db/a_dpfifo_1241.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/a_dpfifo_1241.tdf" 46 2 0 } } { "db/scfifo_go41.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/scfifo_go41.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "../../core/sync_fifo.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/sync_fifo.sv" 72 0 0 } } { "../../core/l2_axi_bus_interface.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_axi_bus_interface.sv" 133 0 0 } } { "../../core/l2_cache.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_cache.sv" 89 0 0 } } { "../../core/nyuzi.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/nyuzi.sv" 84 0 0 } } { "../fpga_top.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/fpga_top.sv" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1438873341670 "|fpga_top|nyuzi:nyuzi|l2_cache:l2_cache|l2_axi_bus_interface:l2_axi_bus_interface|sync_fifo:sync_fifo_pending_writeback|scfifo:scfifo|scfifo_go41:auto_generated|a_dpfifo_1241:dpfifo|altsyncram_5le1:FIFOram|ram_block1a265"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[233\] " "Synthesized away node \"nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[233\]\"" {  } { { "db/altsyncram_5le1.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/altsyncram_5le1.tdf" 6561 2 0 } } { "db/a_dpfifo_1241.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/a_dpfifo_1241.tdf" 46 2 0 } } { "db/scfifo_go41.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/scfifo_go41.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "../../core/sync_fifo.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/sync_fifo.sv" 72 0 0 } } { "../../core/l2_axi_bus_interface.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_axi_bus_interface.sv" 133 0 0 } } { "../../core/l2_cache.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_cache.sv" 89 0 0 } } { "../../core/nyuzi.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/nyuzi.sv" 84 0 0 } } { "../fpga_top.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/fpga_top.sv" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1438873341670 "|fpga_top|nyuzi:nyuzi|l2_cache:l2_cache|l2_axi_bus_interface:l2_axi_bus_interface|sync_fifo:sync_fifo_pending_writeback|scfifo:scfifo|scfifo_go41:auto_generated|a_dpfifo_1241:dpfifo|altsyncram_5le1:FIFOram|ram_block1a233"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[201\] " "Synthesized away node \"nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[201\]\"" {  } { { "db/altsyncram_5le1.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/altsyncram_5le1.tdf" 5665 2 0 } } { "db/a_dpfifo_1241.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/a_dpfifo_1241.tdf" 46 2 0 } } { "db/scfifo_go41.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/scfifo_go41.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "../../core/sync_fifo.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/sync_fifo.sv" 72 0 0 } } { "../../core/l2_axi_bus_interface.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_axi_bus_interface.sv" 133 0 0 } } { "../../core/l2_cache.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_cache.sv" 89 0 0 } } { "../../core/nyuzi.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/nyuzi.sv" 84 0 0 } } { "../fpga_top.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/fpga_top.sv" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1438873341670 "|fpga_top|nyuzi:nyuzi|l2_cache:l2_cache|l2_axi_bus_interface:l2_axi_bus_interface|sync_fifo:sync_fifo_pending_writeback|scfifo:scfifo|scfifo_go41:auto_generated|a_dpfifo_1241:dpfifo|altsyncram_5le1:FIFOram|ram_block1a201"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[169\] " "Synthesized away node \"nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[169\]\"" {  } { { "db/altsyncram_5le1.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/altsyncram_5le1.tdf" 4769 2 0 } } { "db/a_dpfifo_1241.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/a_dpfifo_1241.tdf" 46 2 0 } } { "db/scfifo_go41.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/scfifo_go41.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "../../core/sync_fifo.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/sync_fifo.sv" 72 0 0 } } { "../../core/l2_axi_bus_interface.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_axi_bus_interface.sv" 133 0 0 } } { "../../core/l2_cache.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_cache.sv" 89 0 0 } } { "../../core/nyuzi.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/nyuzi.sv" 84 0 0 } } { "../fpga_top.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/fpga_top.sv" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1438873341670 "|fpga_top|nyuzi:nyuzi|l2_cache:l2_cache|l2_axi_bus_interface:l2_axi_bus_interface|sync_fifo:sync_fifo_pending_writeback|scfifo:scfifo|scfifo_go41:auto_generated|a_dpfifo_1241:dpfifo|altsyncram_5le1:FIFOram|ram_block1a169"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[137\] " "Synthesized away node \"nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[137\]\"" {  } { { "db/altsyncram_5le1.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/altsyncram_5le1.tdf" 3873 2 0 } } { "db/a_dpfifo_1241.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/a_dpfifo_1241.tdf" 46 2 0 } } { "db/scfifo_go41.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/scfifo_go41.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "../../core/sync_fifo.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/sync_fifo.sv" 72 0 0 } } { "../../core/l2_axi_bus_interface.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_axi_bus_interface.sv" 133 0 0 } } { "../../core/l2_cache.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_cache.sv" 89 0 0 } } { "../../core/nyuzi.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/nyuzi.sv" 84 0 0 } } { "../fpga_top.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/fpga_top.sv" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1438873341670 "|fpga_top|nyuzi:nyuzi|l2_cache:l2_cache|l2_axi_bus_interface:l2_axi_bus_interface|sync_fifo:sync_fifo_pending_writeback|scfifo:scfifo|scfifo_go41:auto_generated|a_dpfifo_1241:dpfifo|altsyncram_5le1:FIFOram|ram_block1a137"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[105\] " "Synthesized away node \"nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[105\]\"" {  } { { "db/altsyncram_5le1.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/altsyncram_5le1.tdf" 2977 2 0 } } { "db/a_dpfifo_1241.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/a_dpfifo_1241.tdf" 46 2 0 } } { "db/scfifo_go41.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/scfifo_go41.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "../../core/sync_fifo.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/sync_fifo.sv" 72 0 0 } } { "../../core/l2_axi_bus_interface.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_axi_bus_interface.sv" 133 0 0 } } { "../../core/l2_cache.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_cache.sv" 89 0 0 } } { "../../core/nyuzi.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/nyuzi.sv" 84 0 0 } } { "../fpga_top.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/fpga_top.sv" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1438873341670 "|fpga_top|nyuzi:nyuzi|l2_cache:l2_cache|l2_axi_bus_interface:l2_axi_bus_interface|sync_fifo:sync_fifo_pending_writeback|scfifo:scfifo|scfifo_go41:auto_generated|a_dpfifo_1241:dpfifo|altsyncram_5le1:FIFOram|ram_block1a105"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[73\] " "Synthesized away node \"nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[73\]\"" {  } { { "db/altsyncram_5le1.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/altsyncram_5le1.tdf" 2081 2 0 } } { "db/a_dpfifo_1241.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/a_dpfifo_1241.tdf" 46 2 0 } } { "db/scfifo_go41.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/scfifo_go41.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "../../core/sync_fifo.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/sync_fifo.sv" 72 0 0 } } { "../../core/l2_axi_bus_interface.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_axi_bus_interface.sv" 133 0 0 } } { "../../core/l2_cache.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_cache.sv" 89 0 0 } } { "../../core/nyuzi.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/nyuzi.sv" 84 0 0 } } { "../fpga_top.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/fpga_top.sv" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1438873341670 "|fpga_top|nyuzi:nyuzi|l2_cache:l2_cache|l2_axi_bus_interface:l2_axi_bus_interface|sync_fifo:sync_fifo_pending_writeback|scfifo:scfifo|scfifo_go41:auto_generated|a_dpfifo_1241:dpfifo|altsyncram_5le1:FIFOram|ram_block1a73"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[41\] " "Synthesized away node \"nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[41\]\"" {  } { { "db/altsyncram_5le1.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/altsyncram_5le1.tdf" 1185 2 0 } } { "db/a_dpfifo_1241.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/a_dpfifo_1241.tdf" 46 2 0 } } { "db/scfifo_go41.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/scfifo_go41.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "../../core/sync_fifo.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/sync_fifo.sv" 72 0 0 } } { "../../core/l2_axi_bus_interface.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_axi_bus_interface.sv" 133 0 0 } } { "../../core/l2_cache.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_cache.sv" 89 0 0 } } { "../../core/nyuzi.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/nyuzi.sv" 84 0 0 } } { "../fpga_top.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/fpga_top.sv" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1438873341670 "|fpga_top|nyuzi:nyuzi|l2_cache:l2_cache|l2_axi_bus_interface:l2_axi_bus_interface|sync_fifo:sync_fifo_pending_writeback|scfifo:scfifo|scfifo_go41:auto_generated|a_dpfifo_1241:dpfifo|altsyncram_5le1:FIFOram|ram_block1a41"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[9\] " "Synthesized away node \"nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[9\]\"" {  } { { "db/altsyncram_5le1.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/altsyncram_5le1.tdf" 289 2 0 } } { "db/a_dpfifo_1241.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/a_dpfifo_1241.tdf" 46 2 0 } } { "db/scfifo_go41.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/scfifo_go41.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "../../core/sync_fifo.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/sync_fifo.sv" 72 0 0 } } { "../../core/l2_axi_bus_interface.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_axi_bus_interface.sv" 133 0 0 } } { "../../core/l2_cache.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_cache.sv" 89 0 0 } } { "../../core/nyuzi.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/nyuzi.sv" 84 0 0 } } { "../fpga_top.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/fpga_top.sv" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1438873341670 "|fpga_top|nyuzi:nyuzi|l2_cache:l2_cache|l2_axi_bus_interface:l2_axi_bus_interface|sync_fifo:sync_fifo_pending_writeback|scfifo:scfifo|scfifo_go41:auto_generated|a_dpfifo_1241:dpfifo|altsyncram_5le1:FIFOram|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[481\] " "Synthesized away node \"nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[481\]\"" {  } { { "db/altsyncram_5le1.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/altsyncram_5le1.tdf" 13505 2 0 } } { "db/a_dpfifo_1241.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/a_dpfifo_1241.tdf" 46 2 0 } } { "db/scfifo_go41.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/scfifo_go41.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "../../core/sync_fifo.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/sync_fifo.sv" 72 0 0 } } { "../../core/l2_axi_bus_interface.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_axi_bus_interface.sv" 133 0 0 } } { "../../core/l2_cache.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_cache.sv" 89 0 0 } } { "../../core/nyuzi.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/nyuzi.sv" 84 0 0 } } { "../fpga_top.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/fpga_top.sv" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1438873341670 "|fpga_top|nyuzi:nyuzi|l2_cache:l2_cache|l2_axi_bus_interface:l2_axi_bus_interface|sync_fifo:sync_fifo_pending_writeback|scfifo:scfifo|scfifo_go41:auto_generated|a_dpfifo_1241:dpfifo|altsyncram_5le1:FIFOram|ram_block1a481"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[353\] " "Synthesized away node \"nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[353\]\"" {  } { { "db/altsyncram_5le1.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/altsyncram_5le1.tdf" 9921 2 0 } } { "db/a_dpfifo_1241.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/a_dpfifo_1241.tdf" 46 2 0 } } { "db/scfifo_go41.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/scfifo_go41.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "../../core/sync_fifo.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/sync_fifo.sv" 72 0 0 } } { "../../core/l2_axi_bus_interface.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_axi_bus_interface.sv" 133 0 0 } } { "../../core/l2_cache.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_cache.sv" 89 0 0 } } { "../../core/nyuzi.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/nyuzi.sv" 84 0 0 } } { "../fpga_top.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/fpga_top.sv" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1438873341670 "|fpga_top|nyuzi:nyuzi|l2_cache:l2_cache|l2_axi_bus_interface:l2_axi_bus_interface|sync_fifo:sync_fifo_pending_writeback|scfifo:scfifo|scfifo_go41:auto_generated|a_dpfifo_1241:dpfifo|altsyncram_5le1:FIFOram|ram_block1a353"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[225\] " "Synthesized away node \"nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[225\]\"" {  } { { "db/altsyncram_5le1.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/altsyncram_5le1.tdf" 6337 2 0 } } { "db/a_dpfifo_1241.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/a_dpfifo_1241.tdf" 46 2 0 } } { "db/scfifo_go41.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/scfifo_go41.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "../../core/sync_fifo.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/sync_fifo.sv" 72 0 0 } } { "../../core/l2_axi_bus_interface.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_axi_bus_interface.sv" 133 0 0 } } { "../../core/l2_cache.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_cache.sv" 89 0 0 } } { "../../core/nyuzi.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/nyuzi.sv" 84 0 0 } } { "../fpga_top.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/fpga_top.sv" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1438873341670 "|fpga_top|nyuzi:nyuzi|l2_cache:l2_cache|l2_axi_bus_interface:l2_axi_bus_interface|sync_fifo:sync_fifo_pending_writeback|scfifo:scfifo|scfifo_go41:auto_generated|a_dpfifo_1241:dpfifo|altsyncram_5le1:FIFOram|ram_block1a225"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[97\] " "Synthesized away node \"nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[97\]\"" {  } { { "db/altsyncram_5le1.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/altsyncram_5le1.tdf" 2753 2 0 } } { "db/a_dpfifo_1241.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/a_dpfifo_1241.tdf" 46 2 0 } } { "db/scfifo_go41.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/scfifo_go41.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "../../core/sync_fifo.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/sync_fifo.sv" 72 0 0 } } { "../../core/l2_axi_bus_interface.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_axi_bus_interface.sv" 133 0 0 } } { "../../core/l2_cache.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_cache.sv" 89 0 0 } } { "../../core/nyuzi.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/nyuzi.sv" 84 0 0 } } { "../fpga_top.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/fpga_top.sv" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1438873341670 "|fpga_top|nyuzi:nyuzi|l2_cache:l2_cache|l2_axi_bus_interface:l2_axi_bus_interface|sync_fifo:sync_fifo_pending_writeback|scfifo:scfifo|scfifo_go41:auto_generated|a_dpfifo_1241:dpfifo|altsyncram_5le1:FIFOram|ram_block1a97"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[449\] " "Synthesized away node \"nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[449\]\"" {  } { { "db/altsyncram_5le1.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/altsyncram_5le1.tdf" 12609 2 0 } } { "db/a_dpfifo_1241.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/a_dpfifo_1241.tdf" 46 2 0 } } { "db/scfifo_go41.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/scfifo_go41.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "../../core/sync_fifo.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/sync_fifo.sv" 72 0 0 } } { "../../core/l2_axi_bus_interface.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_axi_bus_interface.sv" 133 0 0 } } { "../../core/l2_cache.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_cache.sv" 89 0 0 } } { "../../core/nyuzi.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/nyuzi.sv" 84 0 0 } } { "../fpga_top.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/fpga_top.sv" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1438873341670 "|fpga_top|nyuzi:nyuzi|l2_cache:l2_cache|l2_axi_bus_interface:l2_axi_bus_interface|sync_fifo:sync_fifo_pending_writeback|scfifo:scfifo|scfifo_go41:auto_generated|a_dpfifo_1241:dpfifo|altsyncram_5le1:FIFOram|ram_block1a449"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[321\] " "Synthesized away node \"nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[321\]\"" {  } { { "db/altsyncram_5le1.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/altsyncram_5le1.tdf" 9025 2 0 } } { "db/a_dpfifo_1241.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/a_dpfifo_1241.tdf" 46 2 0 } } { "db/scfifo_go41.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/scfifo_go41.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "../../core/sync_fifo.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/sync_fifo.sv" 72 0 0 } } { "../../core/l2_axi_bus_interface.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_axi_bus_interface.sv" 133 0 0 } } { "../../core/l2_cache.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_cache.sv" 89 0 0 } } { "../../core/nyuzi.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/nyuzi.sv" 84 0 0 } } { "../fpga_top.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/fpga_top.sv" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1438873341670 "|fpga_top|nyuzi:nyuzi|l2_cache:l2_cache|l2_axi_bus_interface:l2_axi_bus_interface|sync_fifo:sync_fifo_pending_writeback|scfifo:scfifo|scfifo_go41:auto_generated|a_dpfifo_1241:dpfifo|altsyncram_5le1:FIFOram|ram_block1a321"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[193\] " "Synthesized away node \"nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[193\]\"" {  } { { "db/altsyncram_5le1.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/altsyncram_5le1.tdf" 5441 2 0 } } { "db/a_dpfifo_1241.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/a_dpfifo_1241.tdf" 46 2 0 } } { "db/scfifo_go41.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/scfifo_go41.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "../../core/sync_fifo.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/sync_fifo.sv" 72 0 0 } } { "../../core/l2_axi_bus_interface.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_axi_bus_interface.sv" 133 0 0 } } { "../../core/l2_cache.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_cache.sv" 89 0 0 } } { "../../core/nyuzi.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/nyuzi.sv" 84 0 0 } } { "../fpga_top.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/fpga_top.sv" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1438873341670 "|fpga_top|nyuzi:nyuzi|l2_cache:l2_cache|l2_axi_bus_interface:l2_axi_bus_interface|sync_fifo:sync_fifo_pending_writeback|scfifo:scfifo|scfifo_go41:auto_generated|a_dpfifo_1241:dpfifo|altsyncram_5le1:FIFOram|ram_block1a193"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[65\] " "Synthesized away node \"nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[65\]\"" {  } { { "db/altsyncram_5le1.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/altsyncram_5le1.tdf" 1857 2 0 } } { "db/a_dpfifo_1241.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/a_dpfifo_1241.tdf" 46 2 0 } } { "db/scfifo_go41.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/scfifo_go41.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "../../core/sync_fifo.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/sync_fifo.sv" 72 0 0 } } { "../../core/l2_axi_bus_interface.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_axi_bus_interface.sv" 133 0 0 } } { "../../core/l2_cache.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_cache.sv" 89 0 0 } } { "../../core/nyuzi.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/nyuzi.sv" 84 0 0 } } { "../fpga_top.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/fpga_top.sv" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1438873341670 "|fpga_top|nyuzi:nyuzi|l2_cache:l2_cache|l2_axi_bus_interface:l2_axi_bus_interface|sync_fifo:sync_fifo_pending_writeback|scfifo:scfifo|scfifo_go41:auto_generated|a_dpfifo_1241:dpfifo|altsyncram_5le1:FIFOram|ram_block1a65"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[417\] " "Synthesized away node \"nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[417\]\"" {  } { { "db/altsyncram_5le1.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/altsyncram_5le1.tdf" 11713 2 0 } } { "db/a_dpfifo_1241.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/a_dpfifo_1241.tdf" 46 2 0 } } { "db/scfifo_go41.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/scfifo_go41.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "../../core/sync_fifo.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/sync_fifo.sv" 72 0 0 } } { "../../core/l2_axi_bus_interface.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_axi_bus_interface.sv" 133 0 0 } } { "../../core/l2_cache.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_cache.sv" 89 0 0 } } { "../../core/nyuzi.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/nyuzi.sv" 84 0 0 } } { "../fpga_top.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/fpga_top.sv" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1438873341670 "|fpga_top|nyuzi:nyuzi|l2_cache:l2_cache|l2_axi_bus_interface:l2_axi_bus_interface|sync_fifo:sync_fifo_pending_writeback|scfifo:scfifo|scfifo_go41:auto_generated|a_dpfifo_1241:dpfifo|altsyncram_5le1:FIFOram|ram_block1a417"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[289\] " "Synthesized away node \"nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[289\]\"" {  } { { "db/altsyncram_5le1.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/altsyncram_5le1.tdf" 8129 2 0 } } { "db/a_dpfifo_1241.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/a_dpfifo_1241.tdf" 46 2 0 } } { "db/scfifo_go41.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/scfifo_go41.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "../../core/sync_fifo.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/sync_fifo.sv" 72 0 0 } } { "../../core/l2_axi_bus_interface.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_axi_bus_interface.sv" 133 0 0 } } { "../../core/l2_cache.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_cache.sv" 89 0 0 } } { "../../core/nyuzi.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/nyuzi.sv" 84 0 0 } } { "../fpga_top.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/fpga_top.sv" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1438873341670 "|fpga_top|nyuzi:nyuzi|l2_cache:l2_cache|l2_axi_bus_interface:l2_axi_bus_interface|sync_fifo:sync_fifo_pending_writeback|scfifo:scfifo|scfifo_go41:auto_generated|a_dpfifo_1241:dpfifo|altsyncram_5le1:FIFOram|ram_block1a289"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[161\] " "Synthesized away node \"nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[161\]\"" {  } { { "db/altsyncram_5le1.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/altsyncram_5le1.tdf" 4545 2 0 } } { "db/a_dpfifo_1241.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/a_dpfifo_1241.tdf" 46 2 0 } } { "db/scfifo_go41.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/scfifo_go41.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "../../core/sync_fifo.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/sync_fifo.sv" 72 0 0 } } { "../../core/l2_axi_bus_interface.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_axi_bus_interface.sv" 133 0 0 } } { "../../core/l2_cache.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_cache.sv" 89 0 0 } } { "../../core/nyuzi.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/nyuzi.sv" 84 0 0 } } { "../fpga_top.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/fpga_top.sv" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1438873341670 "|fpga_top|nyuzi:nyuzi|l2_cache:l2_cache|l2_axi_bus_interface:l2_axi_bus_interface|sync_fifo:sync_fifo_pending_writeback|scfifo:scfifo|scfifo_go41:auto_generated|a_dpfifo_1241:dpfifo|altsyncram_5le1:FIFOram|ram_block1a161"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[33\] " "Synthesized away node \"nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[33\]\"" {  } { { "db/altsyncram_5le1.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/altsyncram_5le1.tdf" 961 2 0 } } { "db/a_dpfifo_1241.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/a_dpfifo_1241.tdf" 46 2 0 } } { "db/scfifo_go41.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/scfifo_go41.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "../../core/sync_fifo.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/sync_fifo.sv" 72 0 0 } } { "../../core/l2_axi_bus_interface.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_axi_bus_interface.sv" 133 0 0 } } { "../../core/l2_cache.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_cache.sv" 89 0 0 } } { "../../core/nyuzi.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/nyuzi.sv" 84 0 0 } } { "../fpga_top.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/fpga_top.sv" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1438873341670 "|fpga_top|nyuzi:nyuzi|l2_cache:l2_cache|l2_axi_bus_interface:l2_axi_bus_interface|sync_fifo:sync_fifo_pending_writeback|scfifo:scfifo|scfifo_go41:auto_generated|a_dpfifo_1241:dpfifo|altsyncram_5le1:FIFOram|ram_block1a33"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[385\] " "Synthesized away node \"nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[385\]\"" {  } { { "db/altsyncram_5le1.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/altsyncram_5le1.tdf" 10817 2 0 } } { "db/a_dpfifo_1241.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/a_dpfifo_1241.tdf" 46 2 0 } } { "db/scfifo_go41.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/scfifo_go41.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "../../core/sync_fifo.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/sync_fifo.sv" 72 0 0 } } { "../../core/l2_axi_bus_interface.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_axi_bus_interface.sv" 133 0 0 } } { "../../core/l2_cache.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_cache.sv" 89 0 0 } } { "../../core/nyuzi.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/nyuzi.sv" 84 0 0 } } { "../fpga_top.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/fpga_top.sv" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1438873341670 "|fpga_top|nyuzi:nyuzi|l2_cache:l2_cache|l2_axi_bus_interface:l2_axi_bus_interface|sync_fifo:sync_fifo_pending_writeback|scfifo:scfifo|scfifo_go41:auto_generated|a_dpfifo_1241:dpfifo|altsyncram_5le1:FIFOram|ram_block1a385"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[257\] " "Synthesized away node \"nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[257\]\"" {  } { { "db/altsyncram_5le1.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/altsyncram_5le1.tdf" 7233 2 0 } } { "db/a_dpfifo_1241.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/a_dpfifo_1241.tdf" 46 2 0 } } { "db/scfifo_go41.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/scfifo_go41.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "../../core/sync_fifo.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/sync_fifo.sv" 72 0 0 } } { "../../core/l2_axi_bus_interface.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_axi_bus_interface.sv" 133 0 0 } } { "../../core/l2_cache.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_cache.sv" 89 0 0 } } { "../../core/nyuzi.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/nyuzi.sv" 84 0 0 } } { "../fpga_top.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/fpga_top.sv" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1438873341670 "|fpga_top|nyuzi:nyuzi|l2_cache:l2_cache|l2_axi_bus_interface:l2_axi_bus_interface|sync_fifo:sync_fifo_pending_writeback|scfifo:scfifo|scfifo_go41:auto_generated|a_dpfifo_1241:dpfifo|altsyncram_5le1:FIFOram|ram_block1a257"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[129\] " "Synthesized away node \"nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[129\]\"" {  } { { "db/altsyncram_5le1.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/altsyncram_5le1.tdf" 3649 2 0 } } { "db/a_dpfifo_1241.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/a_dpfifo_1241.tdf" 46 2 0 } } { "db/scfifo_go41.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/scfifo_go41.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "../../core/sync_fifo.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/sync_fifo.sv" 72 0 0 } } { "../../core/l2_axi_bus_interface.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_axi_bus_interface.sv" 133 0 0 } } { "../../core/l2_cache.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_cache.sv" 89 0 0 } } { "../../core/nyuzi.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/nyuzi.sv" 84 0 0 } } { "../fpga_top.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/fpga_top.sv" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1438873341670 "|fpga_top|nyuzi:nyuzi|l2_cache:l2_cache|l2_axi_bus_interface:l2_axi_bus_interface|sync_fifo:sync_fifo_pending_writeback|scfifo:scfifo|scfifo_go41:auto_generated|a_dpfifo_1241:dpfifo|altsyncram_5le1:FIFOram|ram_block1a129"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[1\] " "Synthesized away node \"nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[1\]\"" {  } { { "db/altsyncram_5le1.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/altsyncram_5le1.tdf" 65 2 0 } } { "db/a_dpfifo_1241.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/a_dpfifo_1241.tdf" 46 2 0 } } { "db/scfifo_go41.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/scfifo_go41.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "../../core/sync_fifo.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/sync_fifo.sv" 72 0 0 } } { "../../core/l2_axi_bus_interface.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_axi_bus_interface.sv" 133 0 0 } } { "../../core/l2_cache.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_cache.sv" 89 0 0 } } { "../../core/nyuzi.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/nyuzi.sv" 84 0 0 } } { "../fpga_top.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/fpga_top.sv" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1438873341670 "|fpga_top|nyuzi:nyuzi|l2_cache:l2_cache|l2_axi_bus_interface:l2_axi_bus_interface|sync_fifo:sync_fifo_pending_writeback|scfifo:scfifo|scfifo_go41:auto_generated|a_dpfifo_1241:dpfifo|altsyncram_5le1:FIFOram|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[490\] " "Synthesized away node \"nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[490\]\"" {  } { { "db/altsyncram_5le1.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/altsyncram_5le1.tdf" 13757 2 0 } } { "db/a_dpfifo_1241.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/a_dpfifo_1241.tdf" 46 2 0 } } { "db/scfifo_go41.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/scfifo_go41.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "../../core/sync_fifo.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/sync_fifo.sv" 72 0 0 } } { "../../core/l2_axi_bus_interface.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_axi_bus_interface.sv" 133 0 0 } } { "../../core/l2_cache.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_cache.sv" 89 0 0 } } { "../../core/nyuzi.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/nyuzi.sv" 84 0 0 } } { "../fpga_top.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/fpga_top.sv" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1438873341670 "|fpga_top|nyuzi:nyuzi|l2_cache:l2_cache|l2_axi_bus_interface:l2_axi_bus_interface|sync_fifo:sync_fifo_pending_writeback|scfifo:scfifo|scfifo_go41:auto_generated|a_dpfifo_1241:dpfifo|altsyncram_5le1:FIFOram|ram_block1a490"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[458\] " "Synthesized away node \"nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[458\]\"" {  } { { "db/altsyncram_5le1.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/altsyncram_5le1.tdf" 12861 2 0 } } { "db/a_dpfifo_1241.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/a_dpfifo_1241.tdf" 46 2 0 } } { "db/scfifo_go41.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/scfifo_go41.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "../../core/sync_fifo.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/sync_fifo.sv" 72 0 0 } } { "../../core/l2_axi_bus_interface.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_axi_bus_interface.sv" 133 0 0 } } { "../../core/l2_cache.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_cache.sv" 89 0 0 } } { "../../core/nyuzi.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/nyuzi.sv" 84 0 0 } } { "../fpga_top.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/fpga_top.sv" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1438873341670 "|fpga_top|nyuzi:nyuzi|l2_cache:l2_cache|l2_axi_bus_interface:l2_axi_bus_interface|sync_fifo:sync_fifo_pending_writeback|scfifo:scfifo|scfifo_go41:auto_generated|a_dpfifo_1241:dpfifo|altsyncram_5le1:FIFOram|ram_block1a458"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[426\] " "Synthesized away node \"nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[426\]\"" {  } { { "db/altsyncram_5le1.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/altsyncram_5le1.tdf" 11965 2 0 } } { "db/a_dpfifo_1241.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/a_dpfifo_1241.tdf" 46 2 0 } } { "db/scfifo_go41.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/scfifo_go41.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "../../core/sync_fifo.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/sync_fifo.sv" 72 0 0 } } { "../../core/l2_axi_bus_interface.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_axi_bus_interface.sv" 133 0 0 } } { "../../core/l2_cache.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_cache.sv" 89 0 0 } } { "../../core/nyuzi.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/nyuzi.sv" 84 0 0 } } { "../fpga_top.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/fpga_top.sv" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1438873341670 "|fpga_top|nyuzi:nyuzi|l2_cache:l2_cache|l2_axi_bus_interface:l2_axi_bus_interface|sync_fifo:sync_fifo_pending_writeback|scfifo:scfifo|scfifo_go41:auto_generated|a_dpfifo_1241:dpfifo|altsyncram_5le1:FIFOram|ram_block1a426"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[394\] " "Synthesized away node \"nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[394\]\"" {  } { { "db/altsyncram_5le1.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/altsyncram_5le1.tdf" 11069 2 0 } } { "db/a_dpfifo_1241.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/a_dpfifo_1241.tdf" 46 2 0 } } { "db/scfifo_go41.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/scfifo_go41.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "../../core/sync_fifo.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/sync_fifo.sv" 72 0 0 } } { "../../core/l2_axi_bus_interface.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_axi_bus_interface.sv" 133 0 0 } } { "../../core/l2_cache.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_cache.sv" 89 0 0 } } { "../../core/nyuzi.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/nyuzi.sv" 84 0 0 } } { "../fpga_top.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/fpga_top.sv" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1438873341670 "|fpga_top|nyuzi:nyuzi|l2_cache:l2_cache|l2_axi_bus_interface:l2_axi_bus_interface|sync_fifo:sync_fifo_pending_writeback|scfifo:scfifo|scfifo_go41:auto_generated|a_dpfifo_1241:dpfifo|altsyncram_5le1:FIFOram|ram_block1a394"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[362\] " "Synthesized away node \"nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[362\]\"" {  } { { "db/altsyncram_5le1.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/altsyncram_5le1.tdf" 10173 2 0 } } { "db/a_dpfifo_1241.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/a_dpfifo_1241.tdf" 46 2 0 } } { "db/scfifo_go41.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/scfifo_go41.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "../../core/sync_fifo.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/sync_fifo.sv" 72 0 0 } } { "../../core/l2_axi_bus_interface.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_axi_bus_interface.sv" 133 0 0 } } { "../../core/l2_cache.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_cache.sv" 89 0 0 } } { "../../core/nyuzi.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/nyuzi.sv" 84 0 0 } } { "../fpga_top.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/fpga_top.sv" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1438873341670 "|fpga_top|nyuzi:nyuzi|l2_cache:l2_cache|l2_axi_bus_interface:l2_axi_bus_interface|sync_fifo:sync_fifo_pending_writeback|scfifo:scfifo|scfifo_go41:auto_generated|a_dpfifo_1241:dpfifo|altsyncram_5le1:FIFOram|ram_block1a362"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[330\] " "Synthesized away node \"nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[330\]\"" {  } { { "db/altsyncram_5le1.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/altsyncram_5le1.tdf" 9277 2 0 } } { "db/a_dpfifo_1241.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/a_dpfifo_1241.tdf" 46 2 0 } } { "db/scfifo_go41.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/scfifo_go41.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "../../core/sync_fifo.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/sync_fifo.sv" 72 0 0 } } { "../../core/l2_axi_bus_interface.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_axi_bus_interface.sv" 133 0 0 } } { "../../core/l2_cache.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_cache.sv" 89 0 0 } } { "../../core/nyuzi.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/nyuzi.sv" 84 0 0 } } { "../fpga_top.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/fpga_top.sv" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1438873341670 "|fpga_top|nyuzi:nyuzi|l2_cache:l2_cache|l2_axi_bus_interface:l2_axi_bus_interface|sync_fifo:sync_fifo_pending_writeback|scfifo:scfifo|scfifo_go41:auto_generated|a_dpfifo_1241:dpfifo|altsyncram_5le1:FIFOram|ram_block1a330"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[298\] " "Synthesized away node \"nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[298\]\"" {  } { { "db/altsyncram_5le1.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/altsyncram_5le1.tdf" 8381 2 0 } } { "db/a_dpfifo_1241.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/a_dpfifo_1241.tdf" 46 2 0 } } { "db/scfifo_go41.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/scfifo_go41.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "../../core/sync_fifo.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/sync_fifo.sv" 72 0 0 } } { "../../core/l2_axi_bus_interface.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_axi_bus_interface.sv" 133 0 0 } } { "../../core/l2_cache.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_cache.sv" 89 0 0 } } { "../../core/nyuzi.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/nyuzi.sv" 84 0 0 } } { "../fpga_top.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/fpga_top.sv" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1438873341670 "|fpga_top|nyuzi:nyuzi|l2_cache:l2_cache|l2_axi_bus_interface:l2_axi_bus_interface|sync_fifo:sync_fifo_pending_writeback|scfifo:scfifo|scfifo_go41:auto_generated|a_dpfifo_1241:dpfifo|altsyncram_5le1:FIFOram|ram_block1a298"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[266\] " "Synthesized away node \"nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[266\]\"" {  } { { "db/altsyncram_5le1.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/altsyncram_5le1.tdf" 7485 2 0 } } { "db/a_dpfifo_1241.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/a_dpfifo_1241.tdf" 46 2 0 } } { "db/scfifo_go41.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/scfifo_go41.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "../../core/sync_fifo.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/sync_fifo.sv" 72 0 0 } } { "../../core/l2_axi_bus_interface.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_axi_bus_interface.sv" 133 0 0 } } { "../../core/l2_cache.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_cache.sv" 89 0 0 } } { "../../core/nyuzi.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/nyuzi.sv" 84 0 0 } } { "../fpga_top.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/fpga_top.sv" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1438873341670 "|fpga_top|nyuzi:nyuzi|l2_cache:l2_cache|l2_axi_bus_interface:l2_axi_bus_interface|sync_fifo:sync_fifo_pending_writeback|scfifo:scfifo|scfifo_go41:auto_generated|a_dpfifo_1241:dpfifo|altsyncram_5le1:FIFOram|ram_block1a266"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[234\] " "Synthesized away node \"nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[234\]\"" {  } { { "db/altsyncram_5le1.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/altsyncram_5le1.tdf" 6589 2 0 } } { "db/a_dpfifo_1241.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/a_dpfifo_1241.tdf" 46 2 0 } } { "db/scfifo_go41.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/scfifo_go41.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "../../core/sync_fifo.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/sync_fifo.sv" 72 0 0 } } { "../../core/l2_axi_bus_interface.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_axi_bus_interface.sv" 133 0 0 } } { "../../core/l2_cache.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_cache.sv" 89 0 0 } } { "../../core/nyuzi.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/nyuzi.sv" 84 0 0 } } { "../fpga_top.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/fpga_top.sv" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1438873341670 "|fpga_top|nyuzi:nyuzi|l2_cache:l2_cache|l2_axi_bus_interface:l2_axi_bus_interface|sync_fifo:sync_fifo_pending_writeback|scfifo:scfifo|scfifo_go41:auto_generated|a_dpfifo_1241:dpfifo|altsyncram_5le1:FIFOram|ram_block1a234"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[202\] " "Synthesized away node \"nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[202\]\"" {  } { { "db/altsyncram_5le1.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/altsyncram_5le1.tdf" 5693 2 0 } } { "db/a_dpfifo_1241.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/a_dpfifo_1241.tdf" 46 2 0 } } { "db/scfifo_go41.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/scfifo_go41.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "../../core/sync_fifo.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/sync_fifo.sv" 72 0 0 } } { "../../core/l2_axi_bus_interface.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_axi_bus_interface.sv" 133 0 0 } } { "../../core/l2_cache.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_cache.sv" 89 0 0 } } { "../../core/nyuzi.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/nyuzi.sv" 84 0 0 } } { "../fpga_top.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/fpga_top.sv" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1438873341670 "|fpga_top|nyuzi:nyuzi|l2_cache:l2_cache|l2_axi_bus_interface:l2_axi_bus_interface|sync_fifo:sync_fifo_pending_writeback|scfifo:scfifo|scfifo_go41:auto_generated|a_dpfifo_1241:dpfifo|altsyncram_5le1:FIFOram|ram_block1a202"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[170\] " "Synthesized away node \"nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[170\]\"" {  } { { "db/altsyncram_5le1.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/altsyncram_5le1.tdf" 4797 2 0 } } { "db/a_dpfifo_1241.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/a_dpfifo_1241.tdf" 46 2 0 } } { "db/scfifo_go41.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/scfifo_go41.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "../../core/sync_fifo.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/sync_fifo.sv" 72 0 0 } } { "../../core/l2_axi_bus_interface.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_axi_bus_interface.sv" 133 0 0 } } { "../../core/l2_cache.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_cache.sv" 89 0 0 } } { "../../core/nyuzi.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/nyuzi.sv" 84 0 0 } } { "../fpga_top.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/fpga_top.sv" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1438873341670 "|fpga_top|nyuzi:nyuzi|l2_cache:l2_cache|l2_axi_bus_interface:l2_axi_bus_interface|sync_fifo:sync_fifo_pending_writeback|scfifo:scfifo|scfifo_go41:auto_generated|a_dpfifo_1241:dpfifo|altsyncram_5le1:FIFOram|ram_block1a170"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[138\] " "Synthesized away node \"nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[138\]\"" {  } { { "db/altsyncram_5le1.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/altsyncram_5le1.tdf" 3901 2 0 } } { "db/a_dpfifo_1241.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/a_dpfifo_1241.tdf" 46 2 0 } } { "db/scfifo_go41.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/scfifo_go41.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "../../core/sync_fifo.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/sync_fifo.sv" 72 0 0 } } { "../../core/l2_axi_bus_interface.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_axi_bus_interface.sv" 133 0 0 } } { "../../core/l2_cache.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_cache.sv" 89 0 0 } } { "../../core/nyuzi.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/nyuzi.sv" 84 0 0 } } { "../fpga_top.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/fpga_top.sv" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1438873341670 "|fpga_top|nyuzi:nyuzi|l2_cache:l2_cache|l2_axi_bus_interface:l2_axi_bus_interface|sync_fifo:sync_fifo_pending_writeback|scfifo:scfifo|scfifo_go41:auto_generated|a_dpfifo_1241:dpfifo|altsyncram_5le1:FIFOram|ram_block1a138"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[106\] " "Synthesized away node \"nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[106\]\"" {  } { { "db/altsyncram_5le1.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/altsyncram_5le1.tdf" 3005 2 0 } } { "db/a_dpfifo_1241.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/a_dpfifo_1241.tdf" 46 2 0 } } { "db/scfifo_go41.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/scfifo_go41.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "../../core/sync_fifo.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/sync_fifo.sv" 72 0 0 } } { "../../core/l2_axi_bus_interface.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_axi_bus_interface.sv" 133 0 0 } } { "../../core/l2_cache.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_cache.sv" 89 0 0 } } { "../../core/nyuzi.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/nyuzi.sv" 84 0 0 } } { "../fpga_top.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/fpga_top.sv" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1438873341670 "|fpga_top|nyuzi:nyuzi|l2_cache:l2_cache|l2_axi_bus_interface:l2_axi_bus_interface|sync_fifo:sync_fifo_pending_writeback|scfifo:scfifo|scfifo_go41:auto_generated|a_dpfifo_1241:dpfifo|altsyncram_5le1:FIFOram|ram_block1a106"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[74\] " "Synthesized away node \"nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[74\]\"" {  } { { "db/altsyncram_5le1.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/altsyncram_5le1.tdf" 2109 2 0 } } { "db/a_dpfifo_1241.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/a_dpfifo_1241.tdf" 46 2 0 } } { "db/scfifo_go41.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/scfifo_go41.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "../../core/sync_fifo.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/sync_fifo.sv" 72 0 0 } } { "../../core/l2_axi_bus_interface.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_axi_bus_interface.sv" 133 0 0 } } { "../../core/l2_cache.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_cache.sv" 89 0 0 } } { "../../core/nyuzi.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/nyuzi.sv" 84 0 0 } } { "../fpga_top.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/fpga_top.sv" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1438873341670 "|fpga_top|nyuzi:nyuzi|l2_cache:l2_cache|l2_axi_bus_interface:l2_axi_bus_interface|sync_fifo:sync_fifo_pending_writeback|scfifo:scfifo|scfifo_go41:auto_generated|a_dpfifo_1241:dpfifo|altsyncram_5le1:FIFOram|ram_block1a74"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[42\] " "Synthesized away node \"nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[42\]\"" {  } { { "db/altsyncram_5le1.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/altsyncram_5le1.tdf" 1213 2 0 } } { "db/a_dpfifo_1241.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/a_dpfifo_1241.tdf" 46 2 0 } } { "db/scfifo_go41.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/scfifo_go41.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "../../core/sync_fifo.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/sync_fifo.sv" 72 0 0 } } { "../../core/l2_axi_bus_interface.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_axi_bus_interface.sv" 133 0 0 } } { "../../core/l2_cache.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_cache.sv" 89 0 0 } } { "../../core/nyuzi.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/nyuzi.sv" 84 0 0 } } { "../fpga_top.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/fpga_top.sv" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1438873341670 "|fpga_top|nyuzi:nyuzi|l2_cache:l2_cache|l2_axi_bus_interface:l2_axi_bus_interface|sync_fifo:sync_fifo_pending_writeback|scfifo:scfifo|scfifo_go41:auto_generated|a_dpfifo_1241:dpfifo|altsyncram_5le1:FIFOram|ram_block1a42"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[10\] " "Synthesized away node \"nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[10\]\"" {  } { { "db/altsyncram_5le1.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/altsyncram_5le1.tdf" 317 2 0 } } { "db/a_dpfifo_1241.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/a_dpfifo_1241.tdf" 46 2 0 } } { "db/scfifo_go41.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/scfifo_go41.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "../../core/sync_fifo.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/sync_fifo.sv" 72 0 0 } } { "../../core/l2_axi_bus_interface.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_axi_bus_interface.sv" 133 0 0 } } { "../../core/l2_cache.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_cache.sv" 89 0 0 } } { "../../core/nyuzi.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/nyuzi.sv" 84 0 0 } } { "../fpga_top.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/fpga_top.sv" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1438873341670 "|fpga_top|nyuzi:nyuzi|l2_cache:l2_cache|l2_axi_bus_interface:l2_axi_bus_interface|sync_fifo:sync_fifo_pending_writeback|scfifo:scfifo|scfifo_go41:auto_generated|a_dpfifo_1241:dpfifo|altsyncram_5le1:FIFOram|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[482\] " "Synthesized away node \"nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[482\]\"" {  } { { "db/altsyncram_5le1.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/altsyncram_5le1.tdf" 13533 2 0 } } { "db/a_dpfifo_1241.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/a_dpfifo_1241.tdf" 46 2 0 } } { "db/scfifo_go41.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/scfifo_go41.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "../../core/sync_fifo.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/sync_fifo.sv" 72 0 0 } } { "../../core/l2_axi_bus_interface.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_axi_bus_interface.sv" 133 0 0 } } { "../../core/l2_cache.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_cache.sv" 89 0 0 } } { "../../core/nyuzi.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/nyuzi.sv" 84 0 0 } } { "../fpga_top.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/fpga_top.sv" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1438873341670 "|fpga_top|nyuzi:nyuzi|l2_cache:l2_cache|l2_axi_bus_interface:l2_axi_bus_interface|sync_fifo:sync_fifo_pending_writeback|scfifo:scfifo|scfifo_go41:auto_generated|a_dpfifo_1241:dpfifo|altsyncram_5le1:FIFOram|ram_block1a482"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[354\] " "Synthesized away node \"nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[354\]\"" {  } { { "db/altsyncram_5le1.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/altsyncram_5le1.tdf" 9949 2 0 } } { "db/a_dpfifo_1241.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/a_dpfifo_1241.tdf" 46 2 0 } } { "db/scfifo_go41.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/scfifo_go41.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "../../core/sync_fifo.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/sync_fifo.sv" 72 0 0 } } { "../../core/l2_axi_bus_interface.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_axi_bus_interface.sv" 133 0 0 } } { "../../core/l2_cache.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_cache.sv" 89 0 0 } } { "../../core/nyuzi.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/nyuzi.sv" 84 0 0 } } { "../fpga_top.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/fpga_top.sv" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1438873341670 "|fpga_top|nyuzi:nyuzi|l2_cache:l2_cache|l2_axi_bus_interface:l2_axi_bus_interface|sync_fifo:sync_fifo_pending_writeback|scfifo:scfifo|scfifo_go41:auto_generated|a_dpfifo_1241:dpfifo|altsyncram_5le1:FIFOram|ram_block1a354"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[226\] " "Synthesized away node \"nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[226\]\"" {  } { { "db/altsyncram_5le1.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/altsyncram_5le1.tdf" 6365 2 0 } } { "db/a_dpfifo_1241.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/a_dpfifo_1241.tdf" 46 2 0 } } { "db/scfifo_go41.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/scfifo_go41.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "../../core/sync_fifo.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/sync_fifo.sv" 72 0 0 } } { "../../core/l2_axi_bus_interface.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_axi_bus_interface.sv" 133 0 0 } } { "../../core/l2_cache.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_cache.sv" 89 0 0 } } { "../../core/nyuzi.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/nyuzi.sv" 84 0 0 } } { "../fpga_top.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/fpga_top.sv" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1438873341670 "|fpga_top|nyuzi:nyuzi|l2_cache:l2_cache|l2_axi_bus_interface:l2_axi_bus_interface|sync_fifo:sync_fifo_pending_writeback|scfifo:scfifo|scfifo_go41:auto_generated|a_dpfifo_1241:dpfifo|altsyncram_5le1:FIFOram|ram_block1a226"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[98\] " "Synthesized away node \"nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[98\]\"" {  } { { "db/altsyncram_5le1.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/altsyncram_5le1.tdf" 2781 2 0 } } { "db/a_dpfifo_1241.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/a_dpfifo_1241.tdf" 46 2 0 } } { "db/scfifo_go41.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/scfifo_go41.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "../../core/sync_fifo.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/sync_fifo.sv" 72 0 0 } } { "../../core/l2_axi_bus_interface.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_axi_bus_interface.sv" 133 0 0 } } { "../../core/l2_cache.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_cache.sv" 89 0 0 } } { "../../core/nyuzi.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/nyuzi.sv" 84 0 0 } } { "../fpga_top.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/fpga_top.sv" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1438873341670 "|fpga_top|nyuzi:nyuzi|l2_cache:l2_cache|l2_axi_bus_interface:l2_axi_bus_interface|sync_fifo:sync_fifo_pending_writeback|scfifo:scfifo|scfifo_go41:auto_generated|a_dpfifo_1241:dpfifo|altsyncram_5le1:FIFOram|ram_block1a98"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[450\] " "Synthesized away node \"nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[450\]\"" {  } { { "db/altsyncram_5le1.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/altsyncram_5le1.tdf" 12637 2 0 } } { "db/a_dpfifo_1241.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/a_dpfifo_1241.tdf" 46 2 0 } } { "db/scfifo_go41.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/scfifo_go41.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "../../core/sync_fifo.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/sync_fifo.sv" 72 0 0 } } { "../../core/l2_axi_bus_interface.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_axi_bus_interface.sv" 133 0 0 } } { "../../core/l2_cache.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_cache.sv" 89 0 0 } } { "../../core/nyuzi.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/nyuzi.sv" 84 0 0 } } { "../fpga_top.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/fpga_top.sv" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1438873341670 "|fpga_top|nyuzi:nyuzi|l2_cache:l2_cache|l2_axi_bus_interface:l2_axi_bus_interface|sync_fifo:sync_fifo_pending_writeback|scfifo:scfifo|scfifo_go41:auto_generated|a_dpfifo_1241:dpfifo|altsyncram_5le1:FIFOram|ram_block1a450"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[322\] " "Synthesized away node \"nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[322\]\"" {  } { { "db/altsyncram_5le1.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/altsyncram_5le1.tdf" 9053 2 0 } } { "db/a_dpfifo_1241.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/a_dpfifo_1241.tdf" 46 2 0 } } { "db/scfifo_go41.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/scfifo_go41.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "../../core/sync_fifo.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/sync_fifo.sv" 72 0 0 } } { "../../core/l2_axi_bus_interface.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_axi_bus_interface.sv" 133 0 0 } } { "../../core/l2_cache.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_cache.sv" 89 0 0 } } { "../../core/nyuzi.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/nyuzi.sv" 84 0 0 } } { "../fpga_top.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/fpga_top.sv" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1438873341670 "|fpga_top|nyuzi:nyuzi|l2_cache:l2_cache|l2_axi_bus_interface:l2_axi_bus_interface|sync_fifo:sync_fifo_pending_writeback|scfifo:scfifo|scfifo_go41:auto_generated|a_dpfifo_1241:dpfifo|altsyncram_5le1:FIFOram|ram_block1a322"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[194\] " "Synthesized away node \"nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[194\]\"" {  } { { "db/altsyncram_5le1.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/altsyncram_5le1.tdf" 5469 2 0 } } { "db/a_dpfifo_1241.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/a_dpfifo_1241.tdf" 46 2 0 } } { "db/scfifo_go41.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/scfifo_go41.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "../../core/sync_fifo.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/sync_fifo.sv" 72 0 0 } } { "../../core/l2_axi_bus_interface.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_axi_bus_interface.sv" 133 0 0 } } { "../../core/l2_cache.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_cache.sv" 89 0 0 } } { "../../core/nyuzi.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/nyuzi.sv" 84 0 0 } } { "../fpga_top.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/fpga_top.sv" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1438873341670 "|fpga_top|nyuzi:nyuzi|l2_cache:l2_cache|l2_axi_bus_interface:l2_axi_bus_interface|sync_fifo:sync_fifo_pending_writeback|scfifo:scfifo|scfifo_go41:auto_generated|a_dpfifo_1241:dpfifo|altsyncram_5le1:FIFOram|ram_block1a194"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[66\] " "Synthesized away node \"nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[66\]\"" {  } { { "db/altsyncram_5le1.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/altsyncram_5le1.tdf" 1885 2 0 } } { "db/a_dpfifo_1241.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/a_dpfifo_1241.tdf" 46 2 0 } } { "db/scfifo_go41.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/scfifo_go41.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "../../core/sync_fifo.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/sync_fifo.sv" 72 0 0 } } { "../../core/l2_axi_bus_interface.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_axi_bus_interface.sv" 133 0 0 } } { "../../core/l2_cache.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_cache.sv" 89 0 0 } } { "../../core/nyuzi.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/nyuzi.sv" 84 0 0 } } { "../fpga_top.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/fpga_top.sv" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1438873341670 "|fpga_top|nyuzi:nyuzi|l2_cache:l2_cache|l2_axi_bus_interface:l2_axi_bus_interface|sync_fifo:sync_fifo_pending_writeback|scfifo:scfifo|scfifo_go41:auto_generated|a_dpfifo_1241:dpfifo|altsyncram_5le1:FIFOram|ram_block1a66"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[418\] " "Synthesized away node \"nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[418\]\"" {  } { { "db/altsyncram_5le1.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/altsyncram_5le1.tdf" 11741 2 0 } } { "db/a_dpfifo_1241.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/a_dpfifo_1241.tdf" 46 2 0 } } { "db/scfifo_go41.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/scfifo_go41.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "../../core/sync_fifo.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/sync_fifo.sv" 72 0 0 } } { "../../core/l2_axi_bus_interface.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_axi_bus_interface.sv" 133 0 0 } } { "../../core/l2_cache.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_cache.sv" 89 0 0 } } { "../../core/nyuzi.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/nyuzi.sv" 84 0 0 } } { "../fpga_top.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/fpga_top.sv" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1438873341670 "|fpga_top|nyuzi:nyuzi|l2_cache:l2_cache|l2_axi_bus_interface:l2_axi_bus_interface|sync_fifo:sync_fifo_pending_writeback|scfifo:scfifo|scfifo_go41:auto_generated|a_dpfifo_1241:dpfifo|altsyncram_5le1:FIFOram|ram_block1a418"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[290\] " "Synthesized away node \"nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[290\]\"" {  } { { "db/altsyncram_5le1.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/altsyncram_5le1.tdf" 8157 2 0 } } { "db/a_dpfifo_1241.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/a_dpfifo_1241.tdf" 46 2 0 } } { "db/scfifo_go41.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/scfifo_go41.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "../../core/sync_fifo.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/sync_fifo.sv" 72 0 0 } } { "../../core/l2_axi_bus_interface.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_axi_bus_interface.sv" 133 0 0 } } { "../../core/l2_cache.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_cache.sv" 89 0 0 } } { "../../core/nyuzi.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/nyuzi.sv" 84 0 0 } } { "../fpga_top.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/fpga_top.sv" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1438873341670 "|fpga_top|nyuzi:nyuzi|l2_cache:l2_cache|l2_axi_bus_interface:l2_axi_bus_interface|sync_fifo:sync_fifo_pending_writeback|scfifo:scfifo|scfifo_go41:auto_generated|a_dpfifo_1241:dpfifo|altsyncram_5le1:FIFOram|ram_block1a290"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[162\] " "Synthesized away node \"nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[162\]\"" {  } { { "db/altsyncram_5le1.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/altsyncram_5le1.tdf" 4573 2 0 } } { "db/a_dpfifo_1241.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/a_dpfifo_1241.tdf" 46 2 0 } } { "db/scfifo_go41.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/scfifo_go41.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "../../core/sync_fifo.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/sync_fifo.sv" 72 0 0 } } { "../../core/l2_axi_bus_interface.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_axi_bus_interface.sv" 133 0 0 } } { "../../core/l2_cache.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_cache.sv" 89 0 0 } } { "../../core/nyuzi.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/nyuzi.sv" 84 0 0 } } { "../fpga_top.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/fpga_top.sv" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1438873341670 "|fpga_top|nyuzi:nyuzi|l2_cache:l2_cache|l2_axi_bus_interface:l2_axi_bus_interface|sync_fifo:sync_fifo_pending_writeback|scfifo:scfifo|scfifo_go41:auto_generated|a_dpfifo_1241:dpfifo|altsyncram_5le1:FIFOram|ram_block1a162"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[34\] " "Synthesized away node \"nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[34\]\"" {  } { { "db/altsyncram_5le1.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/altsyncram_5le1.tdf" 989 2 0 } } { "db/a_dpfifo_1241.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/a_dpfifo_1241.tdf" 46 2 0 } } { "db/scfifo_go41.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/scfifo_go41.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "../../core/sync_fifo.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/sync_fifo.sv" 72 0 0 } } { "../../core/l2_axi_bus_interface.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_axi_bus_interface.sv" 133 0 0 } } { "../../core/l2_cache.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_cache.sv" 89 0 0 } } { "../../core/nyuzi.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/nyuzi.sv" 84 0 0 } } { "../fpga_top.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/fpga_top.sv" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1438873341670 "|fpga_top|nyuzi:nyuzi|l2_cache:l2_cache|l2_axi_bus_interface:l2_axi_bus_interface|sync_fifo:sync_fifo_pending_writeback|scfifo:scfifo|scfifo_go41:auto_generated|a_dpfifo_1241:dpfifo|altsyncram_5le1:FIFOram|ram_block1a34"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[386\] " "Synthesized away node \"nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[386\]\"" {  } { { "db/altsyncram_5le1.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/altsyncram_5le1.tdf" 10845 2 0 } } { "db/a_dpfifo_1241.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/a_dpfifo_1241.tdf" 46 2 0 } } { "db/scfifo_go41.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/scfifo_go41.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "../../core/sync_fifo.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/sync_fifo.sv" 72 0 0 } } { "../../core/l2_axi_bus_interface.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_axi_bus_interface.sv" 133 0 0 } } { "../../core/l2_cache.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_cache.sv" 89 0 0 } } { "../../core/nyuzi.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/nyuzi.sv" 84 0 0 } } { "../fpga_top.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/fpga_top.sv" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1438873341670 "|fpga_top|nyuzi:nyuzi|l2_cache:l2_cache|l2_axi_bus_interface:l2_axi_bus_interface|sync_fifo:sync_fifo_pending_writeback|scfifo:scfifo|scfifo_go41:auto_generated|a_dpfifo_1241:dpfifo|altsyncram_5le1:FIFOram|ram_block1a386"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[258\] " "Synthesized away node \"nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[258\]\"" {  } { { "db/altsyncram_5le1.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/altsyncram_5le1.tdf" 7261 2 0 } } { "db/a_dpfifo_1241.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/a_dpfifo_1241.tdf" 46 2 0 } } { "db/scfifo_go41.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/scfifo_go41.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "../../core/sync_fifo.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/sync_fifo.sv" 72 0 0 } } { "../../core/l2_axi_bus_interface.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_axi_bus_interface.sv" 133 0 0 } } { "../../core/l2_cache.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_cache.sv" 89 0 0 } } { "../../core/nyuzi.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/nyuzi.sv" 84 0 0 } } { "../fpga_top.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/fpga_top.sv" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1438873341670 "|fpga_top|nyuzi:nyuzi|l2_cache:l2_cache|l2_axi_bus_interface:l2_axi_bus_interface|sync_fifo:sync_fifo_pending_writeback|scfifo:scfifo|scfifo_go41:auto_generated|a_dpfifo_1241:dpfifo|altsyncram_5le1:FIFOram|ram_block1a258"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[130\] " "Synthesized away node \"nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[130\]\"" {  } { { "db/altsyncram_5le1.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/altsyncram_5le1.tdf" 3677 2 0 } } { "db/a_dpfifo_1241.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/a_dpfifo_1241.tdf" 46 2 0 } } { "db/scfifo_go41.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/scfifo_go41.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "../../core/sync_fifo.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/sync_fifo.sv" 72 0 0 } } { "../../core/l2_axi_bus_interface.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_axi_bus_interface.sv" 133 0 0 } } { "../../core/l2_cache.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_cache.sv" 89 0 0 } } { "../../core/nyuzi.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/nyuzi.sv" 84 0 0 } } { "../fpga_top.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/fpga_top.sv" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1438873341670 "|fpga_top|nyuzi:nyuzi|l2_cache:l2_cache|l2_axi_bus_interface:l2_axi_bus_interface|sync_fifo:sync_fifo_pending_writeback|scfifo:scfifo|scfifo_go41:auto_generated|a_dpfifo_1241:dpfifo|altsyncram_5le1:FIFOram|ram_block1a130"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[2\] " "Synthesized away node \"nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[2\]\"" {  } { { "db/altsyncram_5le1.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/altsyncram_5le1.tdf" 93 2 0 } } { "db/a_dpfifo_1241.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/a_dpfifo_1241.tdf" 46 2 0 } } { "db/scfifo_go41.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/scfifo_go41.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "../../core/sync_fifo.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/sync_fifo.sv" 72 0 0 } } { "../../core/l2_axi_bus_interface.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_axi_bus_interface.sv" 133 0 0 } } { "../../core/l2_cache.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_cache.sv" 89 0 0 } } { "../../core/nyuzi.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/nyuzi.sv" 84 0 0 } } { "../fpga_top.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/fpga_top.sv" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1438873341670 "|fpga_top|nyuzi:nyuzi|l2_cache:l2_cache|l2_axi_bus_interface:l2_axi_bus_interface|sync_fifo:sync_fifo_pending_writeback|scfifo:scfifo|scfifo_go41:auto_generated|a_dpfifo_1241:dpfifo|altsyncram_5le1:FIFOram|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[491\] " "Synthesized away node \"nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[491\]\"" {  } { { "db/altsyncram_5le1.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/altsyncram_5le1.tdf" 13785 2 0 } } { "db/a_dpfifo_1241.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/a_dpfifo_1241.tdf" 46 2 0 } } { "db/scfifo_go41.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/scfifo_go41.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "../../core/sync_fifo.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/sync_fifo.sv" 72 0 0 } } { "../../core/l2_axi_bus_interface.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_axi_bus_interface.sv" 133 0 0 } } { "../../core/l2_cache.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_cache.sv" 89 0 0 } } { "../../core/nyuzi.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/nyuzi.sv" 84 0 0 } } { "../fpga_top.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/fpga_top.sv" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1438873341670 "|fpga_top|nyuzi:nyuzi|l2_cache:l2_cache|l2_axi_bus_interface:l2_axi_bus_interface|sync_fifo:sync_fifo_pending_writeback|scfifo:scfifo|scfifo_go41:auto_generated|a_dpfifo_1241:dpfifo|altsyncram_5le1:FIFOram|ram_block1a491"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[459\] " "Synthesized away node \"nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[459\]\"" {  } { { "db/altsyncram_5le1.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/altsyncram_5le1.tdf" 12889 2 0 } } { "db/a_dpfifo_1241.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/a_dpfifo_1241.tdf" 46 2 0 } } { "db/scfifo_go41.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/scfifo_go41.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "../../core/sync_fifo.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/sync_fifo.sv" 72 0 0 } } { "../../core/l2_axi_bus_interface.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_axi_bus_interface.sv" 133 0 0 } } { "../../core/l2_cache.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_cache.sv" 89 0 0 } } { "../../core/nyuzi.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/nyuzi.sv" 84 0 0 } } { "../fpga_top.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/fpga_top.sv" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1438873341670 "|fpga_top|nyuzi:nyuzi|l2_cache:l2_cache|l2_axi_bus_interface:l2_axi_bus_interface|sync_fifo:sync_fifo_pending_writeback|scfifo:scfifo|scfifo_go41:auto_generated|a_dpfifo_1241:dpfifo|altsyncram_5le1:FIFOram|ram_block1a459"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[427\] " "Synthesized away node \"nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[427\]\"" {  } { { "db/altsyncram_5le1.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/altsyncram_5le1.tdf" 11993 2 0 } } { "db/a_dpfifo_1241.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/a_dpfifo_1241.tdf" 46 2 0 } } { "db/scfifo_go41.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/scfifo_go41.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "../../core/sync_fifo.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/sync_fifo.sv" 72 0 0 } } { "../../core/l2_axi_bus_interface.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_axi_bus_interface.sv" 133 0 0 } } { "../../core/l2_cache.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_cache.sv" 89 0 0 } } { "../../core/nyuzi.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/nyuzi.sv" 84 0 0 } } { "../fpga_top.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/fpga_top.sv" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1438873341670 "|fpga_top|nyuzi:nyuzi|l2_cache:l2_cache|l2_axi_bus_interface:l2_axi_bus_interface|sync_fifo:sync_fifo_pending_writeback|scfifo:scfifo|scfifo_go41:auto_generated|a_dpfifo_1241:dpfifo|altsyncram_5le1:FIFOram|ram_block1a427"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[395\] " "Synthesized away node \"nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[395\]\"" {  } { { "db/altsyncram_5le1.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/altsyncram_5le1.tdf" 11097 2 0 } } { "db/a_dpfifo_1241.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/a_dpfifo_1241.tdf" 46 2 0 } } { "db/scfifo_go41.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/scfifo_go41.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "../../core/sync_fifo.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/sync_fifo.sv" 72 0 0 } } { "../../core/l2_axi_bus_interface.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_axi_bus_interface.sv" 133 0 0 } } { "../../core/l2_cache.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_cache.sv" 89 0 0 } } { "../../core/nyuzi.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/nyuzi.sv" 84 0 0 } } { "../fpga_top.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/fpga_top.sv" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1438873341670 "|fpga_top|nyuzi:nyuzi|l2_cache:l2_cache|l2_axi_bus_interface:l2_axi_bus_interface|sync_fifo:sync_fifo_pending_writeback|scfifo:scfifo|scfifo_go41:auto_generated|a_dpfifo_1241:dpfifo|altsyncram_5le1:FIFOram|ram_block1a395"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[363\] " "Synthesized away node \"nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[363\]\"" {  } { { "db/altsyncram_5le1.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/altsyncram_5le1.tdf" 10201 2 0 } } { "db/a_dpfifo_1241.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/a_dpfifo_1241.tdf" 46 2 0 } } { "db/scfifo_go41.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/scfifo_go41.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "../../core/sync_fifo.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/sync_fifo.sv" 72 0 0 } } { "../../core/l2_axi_bus_interface.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_axi_bus_interface.sv" 133 0 0 } } { "../../core/l2_cache.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_cache.sv" 89 0 0 } } { "../../core/nyuzi.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/nyuzi.sv" 84 0 0 } } { "../fpga_top.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/fpga_top.sv" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1438873341670 "|fpga_top|nyuzi:nyuzi|l2_cache:l2_cache|l2_axi_bus_interface:l2_axi_bus_interface|sync_fifo:sync_fifo_pending_writeback|scfifo:scfifo|scfifo_go41:auto_generated|a_dpfifo_1241:dpfifo|altsyncram_5le1:FIFOram|ram_block1a363"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[331\] " "Synthesized away node \"nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[331\]\"" {  } { { "db/altsyncram_5le1.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/altsyncram_5le1.tdf" 9305 2 0 } } { "db/a_dpfifo_1241.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/a_dpfifo_1241.tdf" 46 2 0 } } { "db/scfifo_go41.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/scfifo_go41.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "../../core/sync_fifo.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/sync_fifo.sv" 72 0 0 } } { "../../core/l2_axi_bus_interface.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_axi_bus_interface.sv" 133 0 0 } } { "../../core/l2_cache.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_cache.sv" 89 0 0 } } { "../../core/nyuzi.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/nyuzi.sv" 84 0 0 } } { "../fpga_top.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/fpga_top.sv" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1438873341670 "|fpga_top|nyuzi:nyuzi|l2_cache:l2_cache|l2_axi_bus_interface:l2_axi_bus_interface|sync_fifo:sync_fifo_pending_writeback|scfifo:scfifo|scfifo_go41:auto_generated|a_dpfifo_1241:dpfifo|altsyncram_5le1:FIFOram|ram_block1a331"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[299\] " "Synthesized away node \"nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[299\]\"" {  } { { "db/altsyncram_5le1.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/altsyncram_5le1.tdf" 8409 2 0 } } { "db/a_dpfifo_1241.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/a_dpfifo_1241.tdf" 46 2 0 } } { "db/scfifo_go41.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/scfifo_go41.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "../../core/sync_fifo.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/sync_fifo.sv" 72 0 0 } } { "../../core/l2_axi_bus_interface.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_axi_bus_interface.sv" 133 0 0 } } { "../../core/l2_cache.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_cache.sv" 89 0 0 } } { "../../core/nyuzi.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/nyuzi.sv" 84 0 0 } } { "../fpga_top.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/fpga_top.sv" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1438873341670 "|fpga_top|nyuzi:nyuzi|l2_cache:l2_cache|l2_axi_bus_interface:l2_axi_bus_interface|sync_fifo:sync_fifo_pending_writeback|scfifo:scfifo|scfifo_go41:auto_generated|a_dpfifo_1241:dpfifo|altsyncram_5le1:FIFOram|ram_block1a299"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[267\] " "Synthesized away node \"nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[267\]\"" {  } { { "db/altsyncram_5le1.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/altsyncram_5le1.tdf" 7513 2 0 } } { "db/a_dpfifo_1241.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/a_dpfifo_1241.tdf" 46 2 0 } } { "db/scfifo_go41.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/scfifo_go41.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "../../core/sync_fifo.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/sync_fifo.sv" 72 0 0 } } { "../../core/l2_axi_bus_interface.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_axi_bus_interface.sv" 133 0 0 } } { "../../core/l2_cache.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_cache.sv" 89 0 0 } } { "../../core/nyuzi.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/nyuzi.sv" 84 0 0 } } { "../fpga_top.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/fpga_top.sv" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1438873341670 "|fpga_top|nyuzi:nyuzi|l2_cache:l2_cache|l2_axi_bus_interface:l2_axi_bus_interface|sync_fifo:sync_fifo_pending_writeback|scfifo:scfifo|scfifo_go41:auto_generated|a_dpfifo_1241:dpfifo|altsyncram_5le1:FIFOram|ram_block1a267"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[235\] " "Synthesized away node \"nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[235\]\"" {  } { { "db/altsyncram_5le1.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/altsyncram_5le1.tdf" 6617 2 0 } } { "db/a_dpfifo_1241.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/a_dpfifo_1241.tdf" 46 2 0 } } { "db/scfifo_go41.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/scfifo_go41.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "../../core/sync_fifo.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/sync_fifo.sv" 72 0 0 } } { "../../core/l2_axi_bus_interface.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_axi_bus_interface.sv" 133 0 0 } } { "../../core/l2_cache.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_cache.sv" 89 0 0 } } { "../../core/nyuzi.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/nyuzi.sv" 84 0 0 } } { "../fpga_top.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/fpga_top.sv" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1438873341670 "|fpga_top|nyuzi:nyuzi|l2_cache:l2_cache|l2_axi_bus_interface:l2_axi_bus_interface|sync_fifo:sync_fifo_pending_writeback|scfifo:scfifo|scfifo_go41:auto_generated|a_dpfifo_1241:dpfifo|altsyncram_5le1:FIFOram|ram_block1a235"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[203\] " "Synthesized away node \"nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[203\]\"" {  } { { "db/altsyncram_5le1.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/altsyncram_5le1.tdf" 5721 2 0 } } { "db/a_dpfifo_1241.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/a_dpfifo_1241.tdf" 46 2 0 } } { "db/scfifo_go41.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/scfifo_go41.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "../../core/sync_fifo.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/sync_fifo.sv" 72 0 0 } } { "../../core/l2_axi_bus_interface.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_axi_bus_interface.sv" 133 0 0 } } { "../../core/l2_cache.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_cache.sv" 89 0 0 } } { "../../core/nyuzi.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/nyuzi.sv" 84 0 0 } } { "../fpga_top.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/fpga_top.sv" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1438873341670 "|fpga_top|nyuzi:nyuzi|l2_cache:l2_cache|l2_axi_bus_interface:l2_axi_bus_interface|sync_fifo:sync_fifo_pending_writeback|scfifo:scfifo|scfifo_go41:auto_generated|a_dpfifo_1241:dpfifo|altsyncram_5le1:FIFOram|ram_block1a203"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[171\] " "Synthesized away node \"nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[171\]\"" {  } { { "db/altsyncram_5le1.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/altsyncram_5le1.tdf" 4825 2 0 } } { "db/a_dpfifo_1241.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/a_dpfifo_1241.tdf" 46 2 0 } } { "db/scfifo_go41.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/scfifo_go41.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "../../core/sync_fifo.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/sync_fifo.sv" 72 0 0 } } { "../../core/l2_axi_bus_interface.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_axi_bus_interface.sv" 133 0 0 } } { "../../core/l2_cache.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_cache.sv" 89 0 0 } } { "../../core/nyuzi.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/nyuzi.sv" 84 0 0 } } { "../fpga_top.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/fpga_top.sv" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1438873341670 "|fpga_top|nyuzi:nyuzi|l2_cache:l2_cache|l2_axi_bus_interface:l2_axi_bus_interface|sync_fifo:sync_fifo_pending_writeback|scfifo:scfifo|scfifo_go41:auto_generated|a_dpfifo_1241:dpfifo|altsyncram_5le1:FIFOram|ram_block1a171"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[139\] " "Synthesized away node \"nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[139\]\"" {  } { { "db/altsyncram_5le1.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/altsyncram_5le1.tdf" 3929 2 0 } } { "db/a_dpfifo_1241.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/a_dpfifo_1241.tdf" 46 2 0 } } { "db/scfifo_go41.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/scfifo_go41.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "../../core/sync_fifo.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/sync_fifo.sv" 72 0 0 } } { "../../core/l2_axi_bus_interface.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_axi_bus_interface.sv" 133 0 0 } } { "../../core/l2_cache.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_cache.sv" 89 0 0 } } { "../../core/nyuzi.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/nyuzi.sv" 84 0 0 } } { "../fpga_top.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/fpga_top.sv" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1438873341670 "|fpga_top|nyuzi:nyuzi|l2_cache:l2_cache|l2_axi_bus_interface:l2_axi_bus_interface|sync_fifo:sync_fifo_pending_writeback|scfifo:scfifo|scfifo_go41:auto_generated|a_dpfifo_1241:dpfifo|altsyncram_5le1:FIFOram|ram_block1a139"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[107\] " "Synthesized away node \"nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[107\]\"" {  } { { "db/altsyncram_5le1.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/altsyncram_5le1.tdf" 3033 2 0 } } { "db/a_dpfifo_1241.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/a_dpfifo_1241.tdf" 46 2 0 } } { "db/scfifo_go41.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/scfifo_go41.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "../../core/sync_fifo.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/sync_fifo.sv" 72 0 0 } } { "../../core/l2_axi_bus_interface.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_axi_bus_interface.sv" 133 0 0 } } { "../../core/l2_cache.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_cache.sv" 89 0 0 } } { "../../core/nyuzi.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/nyuzi.sv" 84 0 0 } } { "../fpga_top.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/fpga_top.sv" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1438873341670 "|fpga_top|nyuzi:nyuzi|l2_cache:l2_cache|l2_axi_bus_interface:l2_axi_bus_interface|sync_fifo:sync_fifo_pending_writeback|scfifo:scfifo|scfifo_go41:auto_generated|a_dpfifo_1241:dpfifo|altsyncram_5le1:FIFOram|ram_block1a107"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[75\] " "Synthesized away node \"nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[75\]\"" {  } { { "db/altsyncram_5le1.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/altsyncram_5le1.tdf" 2137 2 0 } } { "db/a_dpfifo_1241.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/a_dpfifo_1241.tdf" 46 2 0 } } { "db/scfifo_go41.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/scfifo_go41.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "../../core/sync_fifo.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/sync_fifo.sv" 72 0 0 } } { "../../core/l2_axi_bus_interface.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_axi_bus_interface.sv" 133 0 0 } } { "../../core/l2_cache.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_cache.sv" 89 0 0 } } { "../../core/nyuzi.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/nyuzi.sv" 84 0 0 } } { "../fpga_top.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/fpga_top.sv" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1438873341670 "|fpga_top|nyuzi:nyuzi|l2_cache:l2_cache|l2_axi_bus_interface:l2_axi_bus_interface|sync_fifo:sync_fifo_pending_writeback|scfifo:scfifo|scfifo_go41:auto_generated|a_dpfifo_1241:dpfifo|altsyncram_5le1:FIFOram|ram_block1a75"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[43\] " "Synthesized away node \"nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[43\]\"" {  } { { "db/altsyncram_5le1.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/altsyncram_5le1.tdf" 1241 2 0 } } { "db/a_dpfifo_1241.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/a_dpfifo_1241.tdf" 46 2 0 } } { "db/scfifo_go41.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/scfifo_go41.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "../../core/sync_fifo.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/sync_fifo.sv" 72 0 0 } } { "../../core/l2_axi_bus_interface.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_axi_bus_interface.sv" 133 0 0 } } { "../../core/l2_cache.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_cache.sv" 89 0 0 } } { "../../core/nyuzi.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/nyuzi.sv" 84 0 0 } } { "../fpga_top.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/fpga_top.sv" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1438873341670 "|fpga_top|nyuzi:nyuzi|l2_cache:l2_cache|l2_axi_bus_interface:l2_axi_bus_interface|sync_fifo:sync_fifo_pending_writeback|scfifo:scfifo|scfifo_go41:auto_generated|a_dpfifo_1241:dpfifo|altsyncram_5le1:FIFOram|ram_block1a43"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[11\] " "Synthesized away node \"nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[11\]\"" {  } { { "db/altsyncram_5le1.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/altsyncram_5le1.tdf" 345 2 0 } } { "db/a_dpfifo_1241.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/a_dpfifo_1241.tdf" 46 2 0 } } { "db/scfifo_go41.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/scfifo_go41.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "../../core/sync_fifo.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/sync_fifo.sv" 72 0 0 } } { "../../core/l2_axi_bus_interface.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_axi_bus_interface.sv" 133 0 0 } } { "../../core/l2_cache.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_cache.sv" 89 0 0 } } { "../../core/nyuzi.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/nyuzi.sv" 84 0 0 } } { "../fpga_top.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/fpga_top.sv" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1438873341670 "|fpga_top|nyuzi:nyuzi|l2_cache:l2_cache|l2_axi_bus_interface:l2_axi_bus_interface|sync_fifo:sync_fifo_pending_writeback|scfifo:scfifo|scfifo_go41:auto_generated|a_dpfifo_1241:dpfifo|altsyncram_5le1:FIFOram|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[483\] " "Synthesized away node \"nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[483\]\"" {  } { { "db/altsyncram_5le1.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/altsyncram_5le1.tdf" 13561 2 0 } } { "db/a_dpfifo_1241.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/a_dpfifo_1241.tdf" 46 2 0 } } { "db/scfifo_go41.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/scfifo_go41.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "../../core/sync_fifo.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/sync_fifo.sv" 72 0 0 } } { "../../core/l2_axi_bus_interface.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_axi_bus_interface.sv" 133 0 0 } } { "../../core/l2_cache.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_cache.sv" 89 0 0 } } { "../../core/nyuzi.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/nyuzi.sv" 84 0 0 } } { "../fpga_top.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/fpga_top.sv" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1438873341670 "|fpga_top|nyuzi:nyuzi|l2_cache:l2_cache|l2_axi_bus_interface:l2_axi_bus_interface|sync_fifo:sync_fifo_pending_writeback|scfifo:scfifo|scfifo_go41:auto_generated|a_dpfifo_1241:dpfifo|altsyncram_5le1:FIFOram|ram_block1a483"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[355\] " "Synthesized away node \"nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[355\]\"" {  } { { "db/altsyncram_5le1.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/altsyncram_5le1.tdf" 9977 2 0 } } { "db/a_dpfifo_1241.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/a_dpfifo_1241.tdf" 46 2 0 } } { "db/scfifo_go41.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/scfifo_go41.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "../../core/sync_fifo.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/sync_fifo.sv" 72 0 0 } } { "../../core/l2_axi_bus_interface.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_axi_bus_interface.sv" 133 0 0 } } { "../../core/l2_cache.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_cache.sv" 89 0 0 } } { "../../core/nyuzi.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/nyuzi.sv" 84 0 0 } } { "../fpga_top.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/fpga_top.sv" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1438873341670 "|fpga_top|nyuzi:nyuzi|l2_cache:l2_cache|l2_axi_bus_interface:l2_axi_bus_interface|sync_fifo:sync_fifo_pending_writeback|scfifo:scfifo|scfifo_go41:auto_generated|a_dpfifo_1241:dpfifo|altsyncram_5le1:FIFOram|ram_block1a355"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[227\] " "Synthesized away node \"nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[227\]\"" {  } { { "db/altsyncram_5le1.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/altsyncram_5le1.tdf" 6393 2 0 } } { "db/a_dpfifo_1241.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/a_dpfifo_1241.tdf" 46 2 0 } } { "db/scfifo_go41.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/scfifo_go41.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "../../core/sync_fifo.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/sync_fifo.sv" 72 0 0 } } { "../../core/l2_axi_bus_interface.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_axi_bus_interface.sv" 133 0 0 } } { "../../core/l2_cache.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_cache.sv" 89 0 0 } } { "../../core/nyuzi.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/nyuzi.sv" 84 0 0 } } { "../fpga_top.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/fpga_top.sv" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1438873341670 "|fpga_top|nyuzi:nyuzi|l2_cache:l2_cache|l2_axi_bus_interface:l2_axi_bus_interface|sync_fifo:sync_fifo_pending_writeback|scfifo:scfifo|scfifo_go41:auto_generated|a_dpfifo_1241:dpfifo|altsyncram_5le1:FIFOram|ram_block1a227"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[99\] " "Synthesized away node \"nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[99\]\"" {  } { { "db/altsyncram_5le1.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/altsyncram_5le1.tdf" 2809 2 0 } } { "db/a_dpfifo_1241.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/a_dpfifo_1241.tdf" 46 2 0 } } { "db/scfifo_go41.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/scfifo_go41.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "../../core/sync_fifo.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/sync_fifo.sv" 72 0 0 } } { "../../core/l2_axi_bus_interface.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_axi_bus_interface.sv" 133 0 0 } } { "../../core/l2_cache.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_cache.sv" 89 0 0 } } { "../../core/nyuzi.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/nyuzi.sv" 84 0 0 } } { "../fpga_top.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/fpga_top.sv" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1438873341670 "|fpga_top|nyuzi:nyuzi|l2_cache:l2_cache|l2_axi_bus_interface:l2_axi_bus_interface|sync_fifo:sync_fifo_pending_writeback|scfifo:scfifo|scfifo_go41:auto_generated|a_dpfifo_1241:dpfifo|altsyncram_5le1:FIFOram|ram_block1a99"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[451\] " "Synthesized away node \"nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[451\]\"" {  } { { "db/altsyncram_5le1.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/altsyncram_5le1.tdf" 12665 2 0 } } { "db/a_dpfifo_1241.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/a_dpfifo_1241.tdf" 46 2 0 } } { "db/scfifo_go41.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/scfifo_go41.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "../../core/sync_fifo.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/sync_fifo.sv" 72 0 0 } } { "../../core/l2_axi_bus_interface.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_axi_bus_interface.sv" 133 0 0 } } { "../../core/l2_cache.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_cache.sv" 89 0 0 } } { "../../core/nyuzi.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/nyuzi.sv" 84 0 0 } } { "../fpga_top.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/fpga_top.sv" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1438873341670 "|fpga_top|nyuzi:nyuzi|l2_cache:l2_cache|l2_axi_bus_interface:l2_axi_bus_interface|sync_fifo:sync_fifo_pending_writeback|scfifo:scfifo|scfifo_go41:auto_generated|a_dpfifo_1241:dpfifo|altsyncram_5le1:FIFOram|ram_block1a451"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[323\] " "Synthesized away node \"nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[323\]\"" {  } { { "db/altsyncram_5le1.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/altsyncram_5le1.tdf" 9081 2 0 } } { "db/a_dpfifo_1241.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/a_dpfifo_1241.tdf" 46 2 0 } } { "db/scfifo_go41.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/scfifo_go41.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "../../core/sync_fifo.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/sync_fifo.sv" 72 0 0 } } { "../../core/l2_axi_bus_interface.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_axi_bus_interface.sv" 133 0 0 } } { "../../core/l2_cache.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_cache.sv" 89 0 0 } } { "../../core/nyuzi.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/nyuzi.sv" 84 0 0 } } { "../fpga_top.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/fpga_top.sv" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1438873341670 "|fpga_top|nyuzi:nyuzi|l2_cache:l2_cache|l2_axi_bus_interface:l2_axi_bus_interface|sync_fifo:sync_fifo_pending_writeback|scfifo:scfifo|scfifo_go41:auto_generated|a_dpfifo_1241:dpfifo|altsyncram_5le1:FIFOram|ram_block1a323"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[195\] " "Synthesized away node \"nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[195\]\"" {  } { { "db/altsyncram_5le1.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/altsyncram_5le1.tdf" 5497 2 0 } } { "db/a_dpfifo_1241.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/a_dpfifo_1241.tdf" 46 2 0 } } { "db/scfifo_go41.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/scfifo_go41.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "../../core/sync_fifo.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/sync_fifo.sv" 72 0 0 } } { "../../core/l2_axi_bus_interface.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_axi_bus_interface.sv" 133 0 0 } } { "../../core/l2_cache.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_cache.sv" 89 0 0 } } { "../../core/nyuzi.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/nyuzi.sv" 84 0 0 } } { "../fpga_top.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/fpga_top.sv" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1438873341670 "|fpga_top|nyuzi:nyuzi|l2_cache:l2_cache|l2_axi_bus_interface:l2_axi_bus_interface|sync_fifo:sync_fifo_pending_writeback|scfifo:scfifo|scfifo_go41:auto_generated|a_dpfifo_1241:dpfifo|altsyncram_5le1:FIFOram|ram_block1a195"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[67\] " "Synthesized away node \"nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[67\]\"" {  } { { "db/altsyncram_5le1.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/altsyncram_5le1.tdf" 1913 2 0 } } { "db/a_dpfifo_1241.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/a_dpfifo_1241.tdf" 46 2 0 } } { "db/scfifo_go41.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/scfifo_go41.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "../../core/sync_fifo.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/sync_fifo.sv" 72 0 0 } } { "../../core/l2_axi_bus_interface.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_axi_bus_interface.sv" 133 0 0 } } { "../../core/l2_cache.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_cache.sv" 89 0 0 } } { "../../core/nyuzi.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/nyuzi.sv" 84 0 0 } } { "../fpga_top.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/fpga_top.sv" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1438873341670 "|fpga_top|nyuzi:nyuzi|l2_cache:l2_cache|l2_axi_bus_interface:l2_axi_bus_interface|sync_fifo:sync_fifo_pending_writeback|scfifo:scfifo|scfifo_go41:auto_generated|a_dpfifo_1241:dpfifo|altsyncram_5le1:FIFOram|ram_block1a67"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[419\] " "Synthesized away node \"nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[419\]\"" {  } { { "db/altsyncram_5le1.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/altsyncram_5le1.tdf" 11769 2 0 } } { "db/a_dpfifo_1241.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/a_dpfifo_1241.tdf" 46 2 0 } } { "db/scfifo_go41.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/scfifo_go41.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "../../core/sync_fifo.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/sync_fifo.sv" 72 0 0 } } { "../../core/l2_axi_bus_interface.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_axi_bus_interface.sv" 133 0 0 } } { "../../core/l2_cache.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_cache.sv" 89 0 0 } } { "../../core/nyuzi.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/nyuzi.sv" 84 0 0 } } { "../fpga_top.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/fpga_top.sv" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1438873341670 "|fpga_top|nyuzi:nyuzi|l2_cache:l2_cache|l2_axi_bus_interface:l2_axi_bus_interface|sync_fifo:sync_fifo_pending_writeback|scfifo:scfifo|scfifo_go41:auto_generated|a_dpfifo_1241:dpfifo|altsyncram_5le1:FIFOram|ram_block1a419"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[291\] " "Synthesized away node \"nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[291\]\"" {  } { { "db/altsyncram_5le1.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/altsyncram_5le1.tdf" 8185 2 0 } } { "db/a_dpfifo_1241.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/a_dpfifo_1241.tdf" 46 2 0 } } { "db/scfifo_go41.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/scfifo_go41.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "../../core/sync_fifo.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/sync_fifo.sv" 72 0 0 } } { "../../core/l2_axi_bus_interface.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_axi_bus_interface.sv" 133 0 0 } } { "../../core/l2_cache.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_cache.sv" 89 0 0 } } { "../../core/nyuzi.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/nyuzi.sv" 84 0 0 } } { "../fpga_top.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/fpga_top.sv" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1438873341670 "|fpga_top|nyuzi:nyuzi|l2_cache:l2_cache|l2_axi_bus_interface:l2_axi_bus_interface|sync_fifo:sync_fifo_pending_writeback|scfifo:scfifo|scfifo_go41:auto_generated|a_dpfifo_1241:dpfifo|altsyncram_5le1:FIFOram|ram_block1a291"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[163\] " "Synthesized away node \"nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[163\]\"" {  } { { "db/altsyncram_5le1.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/altsyncram_5le1.tdf" 4601 2 0 } } { "db/a_dpfifo_1241.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/a_dpfifo_1241.tdf" 46 2 0 } } { "db/scfifo_go41.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/scfifo_go41.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "../../core/sync_fifo.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/sync_fifo.sv" 72 0 0 } } { "../../core/l2_axi_bus_interface.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_axi_bus_interface.sv" 133 0 0 } } { "../../core/l2_cache.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_cache.sv" 89 0 0 } } { "../../core/nyuzi.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/nyuzi.sv" 84 0 0 } } { "../fpga_top.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/fpga_top.sv" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1438873341670 "|fpga_top|nyuzi:nyuzi|l2_cache:l2_cache|l2_axi_bus_interface:l2_axi_bus_interface|sync_fifo:sync_fifo_pending_writeback|scfifo:scfifo|scfifo_go41:auto_generated|a_dpfifo_1241:dpfifo|altsyncram_5le1:FIFOram|ram_block1a163"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[35\] " "Synthesized away node \"nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[35\]\"" {  } { { "db/altsyncram_5le1.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/altsyncram_5le1.tdf" 1017 2 0 } } { "db/a_dpfifo_1241.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/a_dpfifo_1241.tdf" 46 2 0 } } { "db/scfifo_go41.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/scfifo_go41.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "../../core/sync_fifo.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/sync_fifo.sv" 72 0 0 } } { "../../core/l2_axi_bus_interface.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_axi_bus_interface.sv" 133 0 0 } } { "../../core/l2_cache.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_cache.sv" 89 0 0 } } { "../../core/nyuzi.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/nyuzi.sv" 84 0 0 } } { "../fpga_top.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/fpga_top.sv" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1438873341670 "|fpga_top|nyuzi:nyuzi|l2_cache:l2_cache|l2_axi_bus_interface:l2_axi_bus_interface|sync_fifo:sync_fifo_pending_writeback|scfifo:scfifo|scfifo_go41:auto_generated|a_dpfifo_1241:dpfifo|altsyncram_5le1:FIFOram|ram_block1a35"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[387\] " "Synthesized away node \"nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[387\]\"" {  } { { "db/altsyncram_5le1.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/altsyncram_5le1.tdf" 10873 2 0 } } { "db/a_dpfifo_1241.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/a_dpfifo_1241.tdf" 46 2 0 } } { "db/scfifo_go41.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/scfifo_go41.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "../../core/sync_fifo.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/sync_fifo.sv" 72 0 0 } } { "../../core/l2_axi_bus_interface.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_axi_bus_interface.sv" 133 0 0 } } { "../../core/l2_cache.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_cache.sv" 89 0 0 } } { "../../core/nyuzi.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/nyuzi.sv" 84 0 0 } } { "../fpga_top.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/fpga_top.sv" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1438873341670 "|fpga_top|nyuzi:nyuzi|l2_cache:l2_cache|l2_axi_bus_interface:l2_axi_bus_interface|sync_fifo:sync_fifo_pending_writeback|scfifo:scfifo|scfifo_go41:auto_generated|a_dpfifo_1241:dpfifo|altsyncram_5le1:FIFOram|ram_block1a387"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[259\] " "Synthesized away node \"nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[259\]\"" {  } { { "db/altsyncram_5le1.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/altsyncram_5le1.tdf" 7289 2 0 } } { "db/a_dpfifo_1241.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/a_dpfifo_1241.tdf" 46 2 0 } } { "db/scfifo_go41.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/scfifo_go41.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "../../core/sync_fifo.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/sync_fifo.sv" 72 0 0 } } { "../../core/l2_axi_bus_interface.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_axi_bus_interface.sv" 133 0 0 } } { "../../core/l2_cache.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_cache.sv" 89 0 0 } } { "../../core/nyuzi.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/nyuzi.sv" 84 0 0 } } { "../fpga_top.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/fpga_top.sv" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1438873341670 "|fpga_top|nyuzi:nyuzi|l2_cache:l2_cache|l2_axi_bus_interface:l2_axi_bus_interface|sync_fifo:sync_fifo_pending_writeback|scfifo:scfifo|scfifo_go41:auto_generated|a_dpfifo_1241:dpfifo|altsyncram_5le1:FIFOram|ram_block1a259"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[131\] " "Synthesized away node \"nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[131\]\"" {  } { { "db/altsyncram_5le1.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/altsyncram_5le1.tdf" 3705 2 0 } } { "db/a_dpfifo_1241.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/a_dpfifo_1241.tdf" 46 2 0 } } { "db/scfifo_go41.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/scfifo_go41.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "../../core/sync_fifo.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/sync_fifo.sv" 72 0 0 } } { "../../core/l2_axi_bus_interface.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_axi_bus_interface.sv" 133 0 0 } } { "../../core/l2_cache.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_cache.sv" 89 0 0 } } { "../../core/nyuzi.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/nyuzi.sv" 84 0 0 } } { "../fpga_top.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/fpga_top.sv" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1438873341670 "|fpga_top|nyuzi:nyuzi|l2_cache:l2_cache|l2_axi_bus_interface:l2_axi_bus_interface|sync_fifo:sync_fifo_pending_writeback|scfifo:scfifo|scfifo_go41:auto_generated|a_dpfifo_1241:dpfifo|altsyncram_5le1:FIFOram|ram_block1a131"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[3\] " "Synthesized away node \"nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[3\]\"" {  } { { "db/altsyncram_5le1.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/altsyncram_5le1.tdf" 121 2 0 } } { "db/a_dpfifo_1241.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/a_dpfifo_1241.tdf" 46 2 0 } } { "db/scfifo_go41.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/scfifo_go41.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "../../core/sync_fifo.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/sync_fifo.sv" 72 0 0 } } { "../../core/l2_axi_bus_interface.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_axi_bus_interface.sv" 133 0 0 } } { "../../core/l2_cache.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_cache.sv" 89 0 0 } } { "../../core/nyuzi.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/nyuzi.sv" 84 0 0 } } { "../fpga_top.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/fpga_top.sv" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1438873341670 "|fpga_top|nyuzi:nyuzi|l2_cache:l2_cache|l2_axi_bus_interface:l2_axi_bus_interface|sync_fifo:sync_fifo_pending_writeback|scfifo:scfifo|scfifo_go41:auto_generated|a_dpfifo_1241:dpfifo|altsyncram_5le1:FIFOram|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[492\] " "Synthesized away node \"nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[492\]\"" {  } { { "db/altsyncram_5le1.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/altsyncram_5le1.tdf" 13813 2 0 } } { "db/a_dpfifo_1241.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/a_dpfifo_1241.tdf" 46 2 0 } } { "db/scfifo_go41.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/scfifo_go41.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "../../core/sync_fifo.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/sync_fifo.sv" 72 0 0 } } { "../../core/l2_axi_bus_interface.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_axi_bus_interface.sv" 133 0 0 } } { "../../core/l2_cache.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_cache.sv" 89 0 0 } } { "../../core/nyuzi.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/nyuzi.sv" 84 0 0 } } { "../fpga_top.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/fpga_top.sv" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1438873341670 "|fpga_top|nyuzi:nyuzi|l2_cache:l2_cache|l2_axi_bus_interface:l2_axi_bus_interface|sync_fifo:sync_fifo_pending_writeback|scfifo:scfifo|scfifo_go41:auto_generated|a_dpfifo_1241:dpfifo|altsyncram_5le1:FIFOram|ram_block1a492"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[460\] " "Synthesized away node \"nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[460\]\"" {  } { { "db/altsyncram_5le1.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/altsyncram_5le1.tdf" 12917 2 0 } } { "db/a_dpfifo_1241.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/a_dpfifo_1241.tdf" 46 2 0 } } { "db/scfifo_go41.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/scfifo_go41.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "../../core/sync_fifo.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/sync_fifo.sv" 72 0 0 } } { "../../core/l2_axi_bus_interface.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_axi_bus_interface.sv" 133 0 0 } } { "../../core/l2_cache.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_cache.sv" 89 0 0 } } { "../../core/nyuzi.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/nyuzi.sv" 84 0 0 } } { "../fpga_top.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/fpga_top.sv" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1438873341670 "|fpga_top|nyuzi:nyuzi|l2_cache:l2_cache|l2_axi_bus_interface:l2_axi_bus_interface|sync_fifo:sync_fifo_pending_writeback|scfifo:scfifo|scfifo_go41:auto_generated|a_dpfifo_1241:dpfifo|altsyncram_5le1:FIFOram|ram_block1a460"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[428\] " "Synthesized away node \"nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[428\]\"" {  } { { "db/altsyncram_5le1.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/altsyncram_5le1.tdf" 12021 2 0 } } { "db/a_dpfifo_1241.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/a_dpfifo_1241.tdf" 46 2 0 } } { "db/scfifo_go41.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/scfifo_go41.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "../../core/sync_fifo.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/sync_fifo.sv" 72 0 0 } } { "../../core/l2_axi_bus_interface.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_axi_bus_interface.sv" 133 0 0 } } { "../../core/l2_cache.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_cache.sv" 89 0 0 } } { "../../core/nyuzi.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/nyuzi.sv" 84 0 0 } } { "../fpga_top.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/fpga_top.sv" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1438873341670 "|fpga_top|nyuzi:nyuzi|l2_cache:l2_cache|l2_axi_bus_interface:l2_axi_bus_interface|sync_fifo:sync_fifo_pending_writeback|scfifo:scfifo|scfifo_go41:auto_generated|a_dpfifo_1241:dpfifo|altsyncram_5le1:FIFOram|ram_block1a428"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[396\] " "Synthesized away node \"nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[396\]\"" {  } { { "db/altsyncram_5le1.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/altsyncram_5le1.tdf" 11125 2 0 } } { "db/a_dpfifo_1241.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/a_dpfifo_1241.tdf" 46 2 0 } } { "db/scfifo_go41.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/scfifo_go41.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "../../core/sync_fifo.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/sync_fifo.sv" 72 0 0 } } { "../../core/l2_axi_bus_interface.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_axi_bus_interface.sv" 133 0 0 } } { "../../core/l2_cache.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_cache.sv" 89 0 0 } } { "../../core/nyuzi.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/nyuzi.sv" 84 0 0 } } { "../fpga_top.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/fpga_top.sv" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1438873341670 "|fpga_top|nyuzi:nyuzi|l2_cache:l2_cache|l2_axi_bus_interface:l2_axi_bus_interface|sync_fifo:sync_fifo_pending_writeback|scfifo:scfifo|scfifo_go41:auto_generated|a_dpfifo_1241:dpfifo|altsyncram_5le1:FIFOram|ram_block1a396"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[364\] " "Synthesized away node \"nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[364\]\"" {  } { { "db/altsyncram_5le1.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/altsyncram_5le1.tdf" 10229 2 0 } } { "db/a_dpfifo_1241.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/a_dpfifo_1241.tdf" 46 2 0 } } { "db/scfifo_go41.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/scfifo_go41.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "../../core/sync_fifo.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/sync_fifo.sv" 72 0 0 } } { "../../core/l2_axi_bus_interface.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_axi_bus_interface.sv" 133 0 0 } } { "../../core/l2_cache.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_cache.sv" 89 0 0 } } { "../../core/nyuzi.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/nyuzi.sv" 84 0 0 } } { "../fpga_top.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/fpga_top.sv" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1438873341670 "|fpga_top|nyuzi:nyuzi|l2_cache:l2_cache|l2_axi_bus_interface:l2_axi_bus_interface|sync_fifo:sync_fifo_pending_writeback|scfifo:scfifo|scfifo_go41:auto_generated|a_dpfifo_1241:dpfifo|altsyncram_5le1:FIFOram|ram_block1a364"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[332\] " "Synthesized away node \"nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[332\]\"" {  } { { "db/altsyncram_5le1.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/altsyncram_5le1.tdf" 9333 2 0 } } { "db/a_dpfifo_1241.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/a_dpfifo_1241.tdf" 46 2 0 } } { "db/scfifo_go41.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/scfifo_go41.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "../../core/sync_fifo.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/sync_fifo.sv" 72 0 0 } } { "../../core/l2_axi_bus_interface.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_axi_bus_interface.sv" 133 0 0 } } { "../../core/l2_cache.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_cache.sv" 89 0 0 } } { "../../core/nyuzi.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/nyuzi.sv" 84 0 0 } } { "../fpga_top.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/fpga_top.sv" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1438873341670 "|fpga_top|nyuzi:nyuzi|l2_cache:l2_cache|l2_axi_bus_interface:l2_axi_bus_interface|sync_fifo:sync_fifo_pending_writeback|scfifo:scfifo|scfifo_go41:auto_generated|a_dpfifo_1241:dpfifo|altsyncram_5le1:FIFOram|ram_block1a332"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[300\] " "Synthesized away node \"nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[300\]\"" {  } { { "db/altsyncram_5le1.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/altsyncram_5le1.tdf" 8437 2 0 } } { "db/a_dpfifo_1241.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/a_dpfifo_1241.tdf" 46 2 0 } } { "db/scfifo_go41.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/scfifo_go41.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "../../core/sync_fifo.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/sync_fifo.sv" 72 0 0 } } { "../../core/l2_axi_bus_interface.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_axi_bus_interface.sv" 133 0 0 } } { "../../core/l2_cache.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_cache.sv" 89 0 0 } } { "../../core/nyuzi.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/nyuzi.sv" 84 0 0 } } { "../fpga_top.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/fpga_top.sv" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1438873341670 "|fpga_top|nyuzi:nyuzi|l2_cache:l2_cache|l2_axi_bus_interface:l2_axi_bus_interface|sync_fifo:sync_fifo_pending_writeback|scfifo:scfifo|scfifo_go41:auto_generated|a_dpfifo_1241:dpfifo|altsyncram_5le1:FIFOram|ram_block1a300"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[268\] " "Synthesized away node \"nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[268\]\"" {  } { { "db/altsyncram_5le1.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/altsyncram_5le1.tdf" 7541 2 0 } } { "db/a_dpfifo_1241.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/a_dpfifo_1241.tdf" 46 2 0 } } { "db/scfifo_go41.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/scfifo_go41.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "../../core/sync_fifo.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/sync_fifo.sv" 72 0 0 } } { "../../core/l2_axi_bus_interface.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_axi_bus_interface.sv" 133 0 0 } } { "../../core/l2_cache.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_cache.sv" 89 0 0 } } { "../../core/nyuzi.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/nyuzi.sv" 84 0 0 } } { "../fpga_top.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/fpga_top.sv" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1438873341670 "|fpga_top|nyuzi:nyuzi|l2_cache:l2_cache|l2_axi_bus_interface:l2_axi_bus_interface|sync_fifo:sync_fifo_pending_writeback|scfifo:scfifo|scfifo_go41:auto_generated|a_dpfifo_1241:dpfifo|altsyncram_5le1:FIFOram|ram_block1a268"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[236\] " "Synthesized away node \"nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[236\]\"" {  } { { "db/altsyncram_5le1.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/altsyncram_5le1.tdf" 6645 2 0 } } { "db/a_dpfifo_1241.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/a_dpfifo_1241.tdf" 46 2 0 } } { "db/scfifo_go41.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/scfifo_go41.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "../../core/sync_fifo.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/sync_fifo.sv" 72 0 0 } } { "../../core/l2_axi_bus_interface.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_axi_bus_interface.sv" 133 0 0 } } { "../../core/l2_cache.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_cache.sv" 89 0 0 } } { "../../core/nyuzi.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/nyuzi.sv" 84 0 0 } } { "../fpga_top.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/fpga_top.sv" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1438873341670 "|fpga_top|nyuzi:nyuzi|l2_cache:l2_cache|l2_axi_bus_interface:l2_axi_bus_interface|sync_fifo:sync_fifo_pending_writeback|scfifo:scfifo|scfifo_go41:auto_generated|a_dpfifo_1241:dpfifo|altsyncram_5le1:FIFOram|ram_block1a236"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[204\] " "Synthesized away node \"nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[204\]\"" {  } { { "db/altsyncram_5le1.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/altsyncram_5le1.tdf" 5749 2 0 } } { "db/a_dpfifo_1241.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/a_dpfifo_1241.tdf" 46 2 0 } } { "db/scfifo_go41.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/scfifo_go41.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "../../core/sync_fifo.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/sync_fifo.sv" 72 0 0 } } { "../../core/l2_axi_bus_interface.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_axi_bus_interface.sv" 133 0 0 } } { "../../core/l2_cache.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_cache.sv" 89 0 0 } } { "../../core/nyuzi.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/nyuzi.sv" 84 0 0 } } { "../fpga_top.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/fpga_top.sv" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1438873341670 "|fpga_top|nyuzi:nyuzi|l2_cache:l2_cache|l2_axi_bus_interface:l2_axi_bus_interface|sync_fifo:sync_fifo_pending_writeback|scfifo:scfifo|scfifo_go41:auto_generated|a_dpfifo_1241:dpfifo|altsyncram_5le1:FIFOram|ram_block1a204"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[172\] " "Synthesized away node \"nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[172\]\"" {  } { { "db/altsyncram_5le1.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/altsyncram_5le1.tdf" 4853 2 0 } } { "db/a_dpfifo_1241.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/a_dpfifo_1241.tdf" 46 2 0 } } { "db/scfifo_go41.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/scfifo_go41.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "../../core/sync_fifo.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/sync_fifo.sv" 72 0 0 } } { "../../core/l2_axi_bus_interface.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_axi_bus_interface.sv" 133 0 0 } } { "../../core/l2_cache.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_cache.sv" 89 0 0 } } { "../../core/nyuzi.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/nyuzi.sv" 84 0 0 } } { "../fpga_top.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/fpga_top.sv" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1438873341670 "|fpga_top|nyuzi:nyuzi|l2_cache:l2_cache|l2_axi_bus_interface:l2_axi_bus_interface|sync_fifo:sync_fifo_pending_writeback|scfifo:scfifo|scfifo_go41:auto_generated|a_dpfifo_1241:dpfifo|altsyncram_5le1:FIFOram|ram_block1a172"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[140\] " "Synthesized away node \"nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[140\]\"" {  } { { "db/altsyncram_5le1.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/altsyncram_5le1.tdf" 3957 2 0 } } { "db/a_dpfifo_1241.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/a_dpfifo_1241.tdf" 46 2 0 } } { "db/scfifo_go41.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/scfifo_go41.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "../../core/sync_fifo.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/sync_fifo.sv" 72 0 0 } } { "../../core/l2_axi_bus_interface.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_axi_bus_interface.sv" 133 0 0 } } { "../../core/l2_cache.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_cache.sv" 89 0 0 } } { "../../core/nyuzi.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/nyuzi.sv" 84 0 0 } } { "../fpga_top.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/fpga_top.sv" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1438873341670 "|fpga_top|nyuzi:nyuzi|l2_cache:l2_cache|l2_axi_bus_interface:l2_axi_bus_interface|sync_fifo:sync_fifo_pending_writeback|scfifo:scfifo|scfifo_go41:auto_generated|a_dpfifo_1241:dpfifo|altsyncram_5le1:FIFOram|ram_block1a140"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[108\] " "Synthesized away node \"nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[108\]\"" {  } { { "db/altsyncram_5le1.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/altsyncram_5le1.tdf" 3061 2 0 } } { "db/a_dpfifo_1241.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/a_dpfifo_1241.tdf" 46 2 0 } } { "db/scfifo_go41.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/scfifo_go41.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "../../core/sync_fifo.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/sync_fifo.sv" 72 0 0 } } { "../../core/l2_axi_bus_interface.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_axi_bus_interface.sv" 133 0 0 } } { "../../core/l2_cache.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_cache.sv" 89 0 0 } } { "../../core/nyuzi.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/nyuzi.sv" 84 0 0 } } { "../fpga_top.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/fpga_top.sv" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1438873341670 "|fpga_top|nyuzi:nyuzi|l2_cache:l2_cache|l2_axi_bus_interface:l2_axi_bus_interface|sync_fifo:sync_fifo_pending_writeback|scfifo:scfifo|scfifo_go41:auto_generated|a_dpfifo_1241:dpfifo|altsyncram_5le1:FIFOram|ram_block1a108"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[76\] " "Synthesized away node \"nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[76\]\"" {  } { { "db/altsyncram_5le1.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/altsyncram_5le1.tdf" 2165 2 0 } } { "db/a_dpfifo_1241.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/a_dpfifo_1241.tdf" 46 2 0 } } { "db/scfifo_go41.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/scfifo_go41.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "../../core/sync_fifo.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/sync_fifo.sv" 72 0 0 } } { "../../core/l2_axi_bus_interface.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_axi_bus_interface.sv" 133 0 0 } } { "../../core/l2_cache.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_cache.sv" 89 0 0 } } { "../../core/nyuzi.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/nyuzi.sv" 84 0 0 } } { "../fpga_top.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/fpga_top.sv" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1438873341670 "|fpga_top|nyuzi:nyuzi|l2_cache:l2_cache|l2_axi_bus_interface:l2_axi_bus_interface|sync_fifo:sync_fifo_pending_writeback|scfifo:scfifo|scfifo_go41:auto_generated|a_dpfifo_1241:dpfifo|altsyncram_5le1:FIFOram|ram_block1a76"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[44\] " "Synthesized away node \"nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[44\]\"" {  } { { "db/altsyncram_5le1.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/altsyncram_5le1.tdf" 1269 2 0 } } { "db/a_dpfifo_1241.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/a_dpfifo_1241.tdf" 46 2 0 } } { "db/scfifo_go41.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/scfifo_go41.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "../../core/sync_fifo.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/sync_fifo.sv" 72 0 0 } } { "../../core/l2_axi_bus_interface.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_axi_bus_interface.sv" 133 0 0 } } { "../../core/l2_cache.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_cache.sv" 89 0 0 } } { "../../core/nyuzi.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/nyuzi.sv" 84 0 0 } } { "../fpga_top.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/fpga_top.sv" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1438873341670 "|fpga_top|nyuzi:nyuzi|l2_cache:l2_cache|l2_axi_bus_interface:l2_axi_bus_interface|sync_fifo:sync_fifo_pending_writeback|scfifo:scfifo|scfifo_go41:auto_generated|a_dpfifo_1241:dpfifo|altsyncram_5le1:FIFOram|ram_block1a44"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[12\] " "Synthesized away node \"nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[12\]\"" {  } { { "db/altsyncram_5le1.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/altsyncram_5le1.tdf" 373 2 0 } } { "db/a_dpfifo_1241.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/a_dpfifo_1241.tdf" 46 2 0 } } { "db/scfifo_go41.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/scfifo_go41.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "../../core/sync_fifo.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/sync_fifo.sv" 72 0 0 } } { "../../core/l2_axi_bus_interface.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_axi_bus_interface.sv" 133 0 0 } } { "../../core/l2_cache.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_cache.sv" 89 0 0 } } { "../../core/nyuzi.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/nyuzi.sv" 84 0 0 } } { "../fpga_top.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/fpga_top.sv" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1438873341670 "|fpga_top|nyuzi:nyuzi|l2_cache:l2_cache|l2_axi_bus_interface:l2_axi_bus_interface|sync_fifo:sync_fifo_pending_writeback|scfifo:scfifo|scfifo_go41:auto_generated|a_dpfifo_1241:dpfifo|altsyncram_5le1:FIFOram|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[484\] " "Synthesized away node \"nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[484\]\"" {  } { { "db/altsyncram_5le1.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/altsyncram_5le1.tdf" 13589 2 0 } } { "db/a_dpfifo_1241.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/a_dpfifo_1241.tdf" 46 2 0 } } { "db/scfifo_go41.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/scfifo_go41.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "../../core/sync_fifo.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/sync_fifo.sv" 72 0 0 } } { "../../core/l2_axi_bus_interface.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_axi_bus_interface.sv" 133 0 0 } } { "../../core/l2_cache.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_cache.sv" 89 0 0 } } { "../../core/nyuzi.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/nyuzi.sv" 84 0 0 } } { "../fpga_top.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/fpga_top.sv" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1438873341670 "|fpga_top|nyuzi:nyuzi|l2_cache:l2_cache|l2_axi_bus_interface:l2_axi_bus_interface|sync_fifo:sync_fifo_pending_writeback|scfifo:scfifo|scfifo_go41:auto_generated|a_dpfifo_1241:dpfifo|altsyncram_5le1:FIFOram|ram_block1a484"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[356\] " "Synthesized away node \"nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[356\]\"" {  } { { "db/altsyncram_5le1.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/altsyncram_5le1.tdf" 10005 2 0 } } { "db/a_dpfifo_1241.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/a_dpfifo_1241.tdf" 46 2 0 } } { "db/scfifo_go41.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/scfifo_go41.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "../../core/sync_fifo.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/sync_fifo.sv" 72 0 0 } } { "../../core/l2_axi_bus_interface.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_axi_bus_interface.sv" 133 0 0 } } { "../../core/l2_cache.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_cache.sv" 89 0 0 } } { "../../core/nyuzi.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/nyuzi.sv" 84 0 0 } } { "../fpga_top.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/fpga_top.sv" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1438873341670 "|fpga_top|nyuzi:nyuzi|l2_cache:l2_cache|l2_axi_bus_interface:l2_axi_bus_interface|sync_fifo:sync_fifo_pending_writeback|scfifo:scfifo|scfifo_go41:auto_generated|a_dpfifo_1241:dpfifo|altsyncram_5le1:FIFOram|ram_block1a356"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[228\] " "Synthesized away node \"nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[228\]\"" {  } { { "db/altsyncram_5le1.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/altsyncram_5le1.tdf" 6421 2 0 } } { "db/a_dpfifo_1241.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/a_dpfifo_1241.tdf" 46 2 0 } } { "db/scfifo_go41.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/scfifo_go41.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "../../core/sync_fifo.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/sync_fifo.sv" 72 0 0 } } { "../../core/l2_axi_bus_interface.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_axi_bus_interface.sv" 133 0 0 } } { "../../core/l2_cache.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_cache.sv" 89 0 0 } } { "../../core/nyuzi.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/nyuzi.sv" 84 0 0 } } { "../fpga_top.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/fpga_top.sv" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1438873341670 "|fpga_top|nyuzi:nyuzi|l2_cache:l2_cache|l2_axi_bus_interface:l2_axi_bus_interface|sync_fifo:sync_fifo_pending_writeback|scfifo:scfifo|scfifo_go41:auto_generated|a_dpfifo_1241:dpfifo|altsyncram_5le1:FIFOram|ram_block1a228"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[100\] " "Synthesized away node \"nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[100\]\"" {  } { { "db/altsyncram_5le1.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/altsyncram_5le1.tdf" 2837 2 0 } } { "db/a_dpfifo_1241.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/a_dpfifo_1241.tdf" 46 2 0 } } { "db/scfifo_go41.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/scfifo_go41.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "../../core/sync_fifo.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/sync_fifo.sv" 72 0 0 } } { "../../core/l2_axi_bus_interface.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_axi_bus_interface.sv" 133 0 0 } } { "../../core/l2_cache.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_cache.sv" 89 0 0 } } { "../../core/nyuzi.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/nyuzi.sv" 84 0 0 } } { "../fpga_top.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/fpga_top.sv" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1438873341670 "|fpga_top|nyuzi:nyuzi|l2_cache:l2_cache|l2_axi_bus_interface:l2_axi_bus_interface|sync_fifo:sync_fifo_pending_writeback|scfifo:scfifo|scfifo_go41:auto_generated|a_dpfifo_1241:dpfifo|altsyncram_5le1:FIFOram|ram_block1a100"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[452\] " "Synthesized away node \"nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[452\]\"" {  } { { "db/altsyncram_5le1.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/altsyncram_5le1.tdf" 12693 2 0 } } { "db/a_dpfifo_1241.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/a_dpfifo_1241.tdf" 46 2 0 } } { "db/scfifo_go41.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/scfifo_go41.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "../../core/sync_fifo.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/sync_fifo.sv" 72 0 0 } } { "../../core/l2_axi_bus_interface.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_axi_bus_interface.sv" 133 0 0 } } { "../../core/l2_cache.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_cache.sv" 89 0 0 } } { "../../core/nyuzi.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/nyuzi.sv" 84 0 0 } } { "../fpga_top.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/fpga_top.sv" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1438873341670 "|fpga_top|nyuzi:nyuzi|l2_cache:l2_cache|l2_axi_bus_interface:l2_axi_bus_interface|sync_fifo:sync_fifo_pending_writeback|scfifo:scfifo|scfifo_go41:auto_generated|a_dpfifo_1241:dpfifo|altsyncram_5le1:FIFOram|ram_block1a452"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[324\] " "Synthesized away node \"nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[324\]\"" {  } { { "db/altsyncram_5le1.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/altsyncram_5le1.tdf" 9109 2 0 } } { "db/a_dpfifo_1241.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/a_dpfifo_1241.tdf" 46 2 0 } } { "db/scfifo_go41.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/scfifo_go41.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "../../core/sync_fifo.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/sync_fifo.sv" 72 0 0 } } { "../../core/l2_axi_bus_interface.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_axi_bus_interface.sv" 133 0 0 } } { "../../core/l2_cache.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_cache.sv" 89 0 0 } } { "../../core/nyuzi.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/nyuzi.sv" 84 0 0 } } { "../fpga_top.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/fpga_top.sv" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1438873341670 "|fpga_top|nyuzi:nyuzi|l2_cache:l2_cache|l2_axi_bus_interface:l2_axi_bus_interface|sync_fifo:sync_fifo_pending_writeback|scfifo:scfifo|scfifo_go41:auto_generated|a_dpfifo_1241:dpfifo|altsyncram_5le1:FIFOram|ram_block1a324"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[196\] " "Synthesized away node \"nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[196\]\"" {  } { { "db/altsyncram_5le1.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/altsyncram_5le1.tdf" 5525 2 0 } } { "db/a_dpfifo_1241.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/a_dpfifo_1241.tdf" 46 2 0 } } { "db/scfifo_go41.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/scfifo_go41.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "../../core/sync_fifo.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/sync_fifo.sv" 72 0 0 } } { "../../core/l2_axi_bus_interface.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_axi_bus_interface.sv" 133 0 0 } } { "../../core/l2_cache.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_cache.sv" 89 0 0 } } { "../../core/nyuzi.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/nyuzi.sv" 84 0 0 } } { "../fpga_top.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/fpga_top.sv" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1438873341670 "|fpga_top|nyuzi:nyuzi|l2_cache:l2_cache|l2_axi_bus_interface:l2_axi_bus_interface|sync_fifo:sync_fifo_pending_writeback|scfifo:scfifo|scfifo_go41:auto_generated|a_dpfifo_1241:dpfifo|altsyncram_5le1:FIFOram|ram_block1a196"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[68\] " "Synthesized away node \"nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[68\]\"" {  } { { "db/altsyncram_5le1.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/altsyncram_5le1.tdf" 1941 2 0 } } { "db/a_dpfifo_1241.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/a_dpfifo_1241.tdf" 46 2 0 } } { "db/scfifo_go41.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/scfifo_go41.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "../../core/sync_fifo.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/sync_fifo.sv" 72 0 0 } } { "../../core/l2_axi_bus_interface.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_axi_bus_interface.sv" 133 0 0 } } { "../../core/l2_cache.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_cache.sv" 89 0 0 } } { "../../core/nyuzi.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/nyuzi.sv" 84 0 0 } } { "../fpga_top.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/fpga_top.sv" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1438873341670 "|fpga_top|nyuzi:nyuzi|l2_cache:l2_cache|l2_axi_bus_interface:l2_axi_bus_interface|sync_fifo:sync_fifo_pending_writeback|scfifo:scfifo|scfifo_go41:auto_generated|a_dpfifo_1241:dpfifo|altsyncram_5le1:FIFOram|ram_block1a68"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[420\] " "Synthesized away node \"nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[420\]\"" {  } { { "db/altsyncram_5le1.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/altsyncram_5le1.tdf" 11797 2 0 } } { "db/a_dpfifo_1241.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/a_dpfifo_1241.tdf" 46 2 0 } } { "db/scfifo_go41.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/scfifo_go41.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "../../core/sync_fifo.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/sync_fifo.sv" 72 0 0 } } { "../../core/l2_axi_bus_interface.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_axi_bus_interface.sv" 133 0 0 } } { "../../core/l2_cache.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_cache.sv" 89 0 0 } } { "../../core/nyuzi.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/nyuzi.sv" 84 0 0 } } { "../fpga_top.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/fpga_top.sv" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1438873341670 "|fpga_top|nyuzi:nyuzi|l2_cache:l2_cache|l2_axi_bus_interface:l2_axi_bus_interface|sync_fifo:sync_fifo_pending_writeback|scfifo:scfifo|scfifo_go41:auto_generated|a_dpfifo_1241:dpfifo|altsyncram_5le1:FIFOram|ram_block1a420"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[292\] " "Synthesized away node \"nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[292\]\"" {  } { { "db/altsyncram_5le1.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/altsyncram_5le1.tdf" 8213 2 0 } } { "db/a_dpfifo_1241.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/a_dpfifo_1241.tdf" 46 2 0 } } { "db/scfifo_go41.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/scfifo_go41.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "../../core/sync_fifo.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/sync_fifo.sv" 72 0 0 } } { "../../core/l2_axi_bus_interface.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_axi_bus_interface.sv" 133 0 0 } } { "../../core/l2_cache.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_cache.sv" 89 0 0 } } { "../../core/nyuzi.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/nyuzi.sv" 84 0 0 } } { "../fpga_top.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/fpga_top.sv" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1438873341670 "|fpga_top|nyuzi:nyuzi|l2_cache:l2_cache|l2_axi_bus_interface:l2_axi_bus_interface|sync_fifo:sync_fifo_pending_writeback|scfifo:scfifo|scfifo_go41:auto_generated|a_dpfifo_1241:dpfifo|altsyncram_5le1:FIFOram|ram_block1a292"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[164\] " "Synthesized away node \"nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[164\]\"" {  } { { "db/altsyncram_5le1.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/altsyncram_5le1.tdf" 4629 2 0 } } { "db/a_dpfifo_1241.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/a_dpfifo_1241.tdf" 46 2 0 } } { "db/scfifo_go41.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/scfifo_go41.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "../../core/sync_fifo.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/sync_fifo.sv" 72 0 0 } } { "../../core/l2_axi_bus_interface.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_axi_bus_interface.sv" 133 0 0 } } { "../../core/l2_cache.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_cache.sv" 89 0 0 } } { "../../core/nyuzi.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/nyuzi.sv" 84 0 0 } } { "../fpga_top.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/fpga_top.sv" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1438873341670 "|fpga_top|nyuzi:nyuzi|l2_cache:l2_cache|l2_axi_bus_interface:l2_axi_bus_interface|sync_fifo:sync_fifo_pending_writeback|scfifo:scfifo|scfifo_go41:auto_generated|a_dpfifo_1241:dpfifo|altsyncram_5le1:FIFOram|ram_block1a164"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[36\] " "Synthesized away node \"nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[36\]\"" {  } { { "db/altsyncram_5le1.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/altsyncram_5le1.tdf" 1045 2 0 } } { "db/a_dpfifo_1241.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/a_dpfifo_1241.tdf" 46 2 0 } } { "db/scfifo_go41.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/scfifo_go41.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "../../core/sync_fifo.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/sync_fifo.sv" 72 0 0 } } { "../../core/l2_axi_bus_interface.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_axi_bus_interface.sv" 133 0 0 } } { "../../core/l2_cache.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_cache.sv" 89 0 0 } } { "../../core/nyuzi.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/nyuzi.sv" 84 0 0 } } { "../fpga_top.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/fpga_top.sv" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1438873341670 "|fpga_top|nyuzi:nyuzi|l2_cache:l2_cache|l2_axi_bus_interface:l2_axi_bus_interface|sync_fifo:sync_fifo_pending_writeback|scfifo:scfifo|scfifo_go41:auto_generated|a_dpfifo_1241:dpfifo|altsyncram_5le1:FIFOram|ram_block1a36"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[388\] " "Synthesized away node \"nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[388\]\"" {  } { { "db/altsyncram_5le1.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/altsyncram_5le1.tdf" 10901 2 0 } } { "db/a_dpfifo_1241.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/a_dpfifo_1241.tdf" 46 2 0 } } { "db/scfifo_go41.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/scfifo_go41.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "../../core/sync_fifo.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/sync_fifo.sv" 72 0 0 } } { "../../core/l2_axi_bus_interface.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_axi_bus_interface.sv" 133 0 0 } } { "../../core/l2_cache.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_cache.sv" 89 0 0 } } { "../../core/nyuzi.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/nyuzi.sv" 84 0 0 } } { "../fpga_top.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/fpga_top.sv" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1438873341670 "|fpga_top|nyuzi:nyuzi|l2_cache:l2_cache|l2_axi_bus_interface:l2_axi_bus_interface|sync_fifo:sync_fifo_pending_writeback|scfifo:scfifo|scfifo_go41:auto_generated|a_dpfifo_1241:dpfifo|altsyncram_5le1:FIFOram|ram_block1a388"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[260\] " "Synthesized away node \"nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[260\]\"" {  } { { "db/altsyncram_5le1.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/altsyncram_5le1.tdf" 7317 2 0 } } { "db/a_dpfifo_1241.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/a_dpfifo_1241.tdf" 46 2 0 } } { "db/scfifo_go41.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/scfifo_go41.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "../../core/sync_fifo.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/sync_fifo.sv" 72 0 0 } } { "../../core/l2_axi_bus_interface.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_axi_bus_interface.sv" 133 0 0 } } { "../../core/l2_cache.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_cache.sv" 89 0 0 } } { "../../core/nyuzi.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/nyuzi.sv" 84 0 0 } } { "../fpga_top.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/fpga_top.sv" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1438873341670 "|fpga_top|nyuzi:nyuzi|l2_cache:l2_cache|l2_axi_bus_interface:l2_axi_bus_interface|sync_fifo:sync_fifo_pending_writeback|scfifo:scfifo|scfifo_go41:auto_generated|a_dpfifo_1241:dpfifo|altsyncram_5le1:FIFOram|ram_block1a260"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[132\] " "Synthesized away node \"nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[132\]\"" {  } { { "db/altsyncram_5le1.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/altsyncram_5le1.tdf" 3733 2 0 } } { "db/a_dpfifo_1241.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/a_dpfifo_1241.tdf" 46 2 0 } } { "db/scfifo_go41.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/scfifo_go41.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "../../core/sync_fifo.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/sync_fifo.sv" 72 0 0 } } { "../../core/l2_axi_bus_interface.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_axi_bus_interface.sv" 133 0 0 } } { "../../core/l2_cache.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_cache.sv" 89 0 0 } } { "../../core/nyuzi.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/nyuzi.sv" 84 0 0 } } { "../fpga_top.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/fpga_top.sv" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1438873341670 "|fpga_top|nyuzi:nyuzi|l2_cache:l2_cache|l2_axi_bus_interface:l2_axi_bus_interface|sync_fifo:sync_fifo_pending_writeback|scfifo:scfifo|scfifo_go41:auto_generated|a_dpfifo_1241:dpfifo|altsyncram_5le1:FIFOram|ram_block1a132"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[4\] " "Synthesized away node \"nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[4\]\"" {  } { { "db/altsyncram_5le1.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/altsyncram_5le1.tdf" 149 2 0 } } { "db/a_dpfifo_1241.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/a_dpfifo_1241.tdf" 46 2 0 } } { "db/scfifo_go41.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/scfifo_go41.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "../../core/sync_fifo.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/sync_fifo.sv" 72 0 0 } } { "../../core/l2_axi_bus_interface.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_axi_bus_interface.sv" 133 0 0 } } { "../../core/l2_cache.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_cache.sv" 89 0 0 } } { "../../core/nyuzi.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/nyuzi.sv" 84 0 0 } } { "../fpga_top.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/fpga_top.sv" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1438873341670 "|fpga_top|nyuzi:nyuzi|l2_cache:l2_cache|l2_axi_bus_interface:l2_axi_bus_interface|sync_fifo:sync_fifo_pending_writeback|scfifo:scfifo|scfifo_go41:auto_generated|a_dpfifo_1241:dpfifo|altsyncram_5le1:FIFOram|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[493\] " "Synthesized away node \"nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[493\]\"" {  } { { "db/altsyncram_5le1.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/altsyncram_5le1.tdf" 13841 2 0 } } { "db/a_dpfifo_1241.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/a_dpfifo_1241.tdf" 46 2 0 } } { "db/scfifo_go41.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/scfifo_go41.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "../../core/sync_fifo.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/sync_fifo.sv" 72 0 0 } } { "../../core/l2_axi_bus_interface.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_axi_bus_interface.sv" 133 0 0 } } { "../../core/l2_cache.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_cache.sv" 89 0 0 } } { "../../core/nyuzi.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/nyuzi.sv" 84 0 0 } } { "../fpga_top.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/fpga_top.sv" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1438873341670 "|fpga_top|nyuzi:nyuzi|l2_cache:l2_cache|l2_axi_bus_interface:l2_axi_bus_interface|sync_fifo:sync_fifo_pending_writeback|scfifo:scfifo|scfifo_go41:auto_generated|a_dpfifo_1241:dpfifo|altsyncram_5le1:FIFOram|ram_block1a493"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[461\] " "Synthesized away node \"nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[461\]\"" {  } { { "db/altsyncram_5le1.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/altsyncram_5le1.tdf" 12945 2 0 } } { "db/a_dpfifo_1241.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/a_dpfifo_1241.tdf" 46 2 0 } } { "db/scfifo_go41.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/scfifo_go41.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "../../core/sync_fifo.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/sync_fifo.sv" 72 0 0 } } { "../../core/l2_axi_bus_interface.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_axi_bus_interface.sv" 133 0 0 } } { "../../core/l2_cache.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_cache.sv" 89 0 0 } } { "../../core/nyuzi.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/nyuzi.sv" 84 0 0 } } { "../fpga_top.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/fpga_top.sv" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1438873341670 "|fpga_top|nyuzi:nyuzi|l2_cache:l2_cache|l2_axi_bus_interface:l2_axi_bus_interface|sync_fifo:sync_fifo_pending_writeback|scfifo:scfifo|scfifo_go41:auto_generated|a_dpfifo_1241:dpfifo|altsyncram_5le1:FIFOram|ram_block1a461"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[429\] " "Synthesized away node \"nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[429\]\"" {  } { { "db/altsyncram_5le1.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/altsyncram_5le1.tdf" 12049 2 0 } } { "db/a_dpfifo_1241.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/a_dpfifo_1241.tdf" 46 2 0 } } { "db/scfifo_go41.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/scfifo_go41.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "../../core/sync_fifo.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/sync_fifo.sv" 72 0 0 } } { "../../core/l2_axi_bus_interface.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_axi_bus_interface.sv" 133 0 0 } } { "../../core/l2_cache.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_cache.sv" 89 0 0 } } { "../../core/nyuzi.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/nyuzi.sv" 84 0 0 } } { "../fpga_top.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/fpga_top.sv" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1438873341670 "|fpga_top|nyuzi:nyuzi|l2_cache:l2_cache|l2_axi_bus_interface:l2_axi_bus_interface|sync_fifo:sync_fifo_pending_writeback|scfifo:scfifo|scfifo_go41:auto_generated|a_dpfifo_1241:dpfifo|altsyncram_5le1:FIFOram|ram_block1a429"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[397\] " "Synthesized away node \"nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[397\]\"" {  } { { "db/altsyncram_5le1.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/altsyncram_5le1.tdf" 11153 2 0 } } { "db/a_dpfifo_1241.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/a_dpfifo_1241.tdf" 46 2 0 } } { "db/scfifo_go41.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/scfifo_go41.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "../../core/sync_fifo.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/sync_fifo.sv" 72 0 0 } } { "../../core/l2_axi_bus_interface.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_axi_bus_interface.sv" 133 0 0 } } { "../../core/l2_cache.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_cache.sv" 89 0 0 } } { "../../core/nyuzi.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/nyuzi.sv" 84 0 0 } } { "../fpga_top.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/fpga_top.sv" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1438873341670 "|fpga_top|nyuzi:nyuzi|l2_cache:l2_cache|l2_axi_bus_interface:l2_axi_bus_interface|sync_fifo:sync_fifo_pending_writeback|scfifo:scfifo|scfifo_go41:auto_generated|a_dpfifo_1241:dpfifo|altsyncram_5le1:FIFOram|ram_block1a397"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[365\] " "Synthesized away node \"nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[365\]\"" {  } { { "db/altsyncram_5le1.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/altsyncram_5le1.tdf" 10257 2 0 } } { "db/a_dpfifo_1241.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/a_dpfifo_1241.tdf" 46 2 0 } } { "db/scfifo_go41.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/scfifo_go41.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "../../core/sync_fifo.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/sync_fifo.sv" 72 0 0 } } { "../../core/l2_axi_bus_interface.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_axi_bus_interface.sv" 133 0 0 } } { "../../core/l2_cache.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_cache.sv" 89 0 0 } } { "../../core/nyuzi.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/nyuzi.sv" 84 0 0 } } { "../fpga_top.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/fpga_top.sv" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1438873341670 "|fpga_top|nyuzi:nyuzi|l2_cache:l2_cache|l2_axi_bus_interface:l2_axi_bus_interface|sync_fifo:sync_fifo_pending_writeback|scfifo:scfifo|scfifo_go41:auto_generated|a_dpfifo_1241:dpfifo|altsyncram_5le1:FIFOram|ram_block1a365"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[333\] " "Synthesized away node \"nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[333\]\"" {  } { { "db/altsyncram_5le1.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/altsyncram_5le1.tdf" 9361 2 0 } } { "db/a_dpfifo_1241.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/a_dpfifo_1241.tdf" 46 2 0 } } { "db/scfifo_go41.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/scfifo_go41.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "../../core/sync_fifo.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/sync_fifo.sv" 72 0 0 } } { "../../core/l2_axi_bus_interface.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_axi_bus_interface.sv" 133 0 0 } } { "../../core/l2_cache.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_cache.sv" 89 0 0 } } { "../../core/nyuzi.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/nyuzi.sv" 84 0 0 } } { "../fpga_top.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/fpga_top.sv" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1438873341670 "|fpga_top|nyuzi:nyuzi|l2_cache:l2_cache|l2_axi_bus_interface:l2_axi_bus_interface|sync_fifo:sync_fifo_pending_writeback|scfifo:scfifo|scfifo_go41:auto_generated|a_dpfifo_1241:dpfifo|altsyncram_5le1:FIFOram|ram_block1a333"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[301\] " "Synthesized away node \"nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[301\]\"" {  } { { "db/altsyncram_5le1.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/altsyncram_5le1.tdf" 8465 2 0 } } { "db/a_dpfifo_1241.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/a_dpfifo_1241.tdf" 46 2 0 } } { "db/scfifo_go41.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/scfifo_go41.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "../../core/sync_fifo.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/sync_fifo.sv" 72 0 0 } } { "../../core/l2_axi_bus_interface.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_axi_bus_interface.sv" 133 0 0 } } { "../../core/l2_cache.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_cache.sv" 89 0 0 } } { "../../core/nyuzi.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/nyuzi.sv" 84 0 0 } } { "../fpga_top.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/fpga_top.sv" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1438873341670 "|fpga_top|nyuzi:nyuzi|l2_cache:l2_cache|l2_axi_bus_interface:l2_axi_bus_interface|sync_fifo:sync_fifo_pending_writeback|scfifo:scfifo|scfifo_go41:auto_generated|a_dpfifo_1241:dpfifo|altsyncram_5le1:FIFOram|ram_block1a301"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[269\] " "Synthesized away node \"nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[269\]\"" {  } { { "db/altsyncram_5le1.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/altsyncram_5le1.tdf" 7569 2 0 } } { "db/a_dpfifo_1241.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/a_dpfifo_1241.tdf" 46 2 0 } } { "db/scfifo_go41.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/scfifo_go41.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "../../core/sync_fifo.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/sync_fifo.sv" 72 0 0 } } { "../../core/l2_axi_bus_interface.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_axi_bus_interface.sv" 133 0 0 } } { "../../core/l2_cache.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_cache.sv" 89 0 0 } } { "../../core/nyuzi.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/nyuzi.sv" 84 0 0 } } { "../fpga_top.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/fpga_top.sv" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1438873341670 "|fpga_top|nyuzi:nyuzi|l2_cache:l2_cache|l2_axi_bus_interface:l2_axi_bus_interface|sync_fifo:sync_fifo_pending_writeback|scfifo:scfifo|scfifo_go41:auto_generated|a_dpfifo_1241:dpfifo|altsyncram_5le1:FIFOram|ram_block1a269"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[237\] " "Synthesized away node \"nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[237\]\"" {  } { { "db/altsyncram_5le1.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/altsyncram_5le1.tdf" 6673 2 0 } } { "db/a_dpfifo_1241.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/a_dpfifo_1241.tdf" 46 2 0 } } { "db/scfifo_go41.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/scfifo_go41.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "../../core/sync_fifo.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/sync_fifo.sv" 72 0 0 } } { "../../core/l2_axi_bus_interface.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_axi_bus_interface.sv" 133 0 0 } } { "../../core/l2_cache.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_cache.sv" 89 0 0 } } { "../../core/nyuzi.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/nyuzi.sv" 84 0 0 } } { "../fpga_top.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/fpga_top.sv" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1438873341670 "|fpga_top|nyuzi:nyuzi|l2_cache:l2_cache|l2_axi_bus_interface:l2_axi_bus_interface|sync_fifo:sync_fifo_pending_writeback|scfifo:scfifo|scfifo_go41:auto_generated|a_dpfifo_1241:dpfifo|altsyncram_5le1:FIFOram|ram_block1a237"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[205\] " "Synthesized away node \"nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[205\]\"" {  } { { "db/altsyncram_5le1.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/altsyncram_5le1.tdf" 5777 2 0 } } { "db/a_dpfifo_1241.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/a_dpfifo_1241.tdf" 46 2 0 } } { "db/scfifo_go41.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/scfifo_go41.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "../../core/sync_fifo.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/sync_fifo.sv" 72 0 0 } } { "../../core/l2_axi_bus_interface.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_axi_bus_interface.sv" 133 0 0 } } { "../../core/l2_cache.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_cache.sv" 89 0 0 } } { "../../core/nyuzi.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/nyuzi.sv" 84 0 0 } } { "../fpga_top.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/fpga_top.sv" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1438873341670 "|fpga_top|nyuzi:nyuzi|l2_cache:l2_cache|l2_axi_bus_interface:l2_axi_bus_interface|sync_fifo:sync_fifo_pending_writeback|scfifo:scfifo|scfifo_go41:auto_generated|a_dpfifo_1241:dpfifo|altsyncram_5le1:FIFOram|ram_block1a205"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[173\] " "Synthesized away node \"nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[173\]\"" {  } { { "db/altsyncram_5le1.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/altsyncram_5le1.tdf" 4881 2 0 } } { "db/a_dpfifo_1241.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/a_dpfifo_1241.tdf" 46 2 0 } } { "db/scfifo_go41.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/scfifo_go41.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "../../core/sync_fifo.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/sync_fifo.sv" 72 0 0 } } { "../../core/l2_axi_bus_interface.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_axi_bus_interface.sv" 133 0 0 } } { "../../core/l2_cache.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_cache.sv" 89 0 0 } } { "../../core/nyuzi.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/nyuzi.sv" 84 0 0 } } { "../fpga_top.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/fpga_top.sv" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1438873341670 "|fpga_top|nyuzi:nyuzi|l2_cache:l2_cache|l2_axi_bus_interface:l2_axi_bus_interface|sync_fifo:sync_fifo_pending_writeback|scfifo:scfifo|scfifo_go41:auto_generated|a_dpfifo_1241:dpfifo|altsyncram_5le1:FIFOram|ram_block1a173"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[141\] " "Synthesized away node \"nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[141\]\"" {  } { { "db/altsyncram_5le1.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/altsyncram_5le1.tdf" 3985 2 0 } } { "db/a_dpfifo_1241.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/a_dpfifo_1241.tdf" 46 2 0 } } { "db/scfifo_go41.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/scfifo_go41.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "../../core/sync_fifo.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/sync_fifo.sv" 72 0 0 } } { "../../core/l2_axi_bus_interface.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_axi_bus_interface.sv" 133 0 0 } } { "../../core/l2_cache.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_cache.sv" 89 0 0 } } { "../../core/nyuzi.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/nyuzi.sv" 84 0 0 } } { "../fpga_top.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/fpga_top.sv" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1438873341670 "|fpga_top|nyuzi:nyuzi|l2_cache:l2_cache|l2_axi_bus_interface:l2_axi_bus_interface|sync_fifo:sync_fifo_pending_writeback|scfifo:scfifo|scfifo_go41:auto_generated|a_dpfifo_1241:dpfifo|altsyncram_5le1:FIFOram|ram_block1a141"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[109\] " "Synthesized away node \"nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[109\]\"" {  } { { "db/altsyncram_5le1.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/altsyncram_5le1.tdf" 3089 2 0 } } { "db/a_dpfifo_1241.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/a_dpfifo_1241.tdf" 46 2 0 } } { "db/scfifo_go41.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/scfifo_go41.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "../../core/sync_fifo.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/sync_fifo.sv" 72 0 0 } } { "../../core/l2_axi_bus_interface.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_axi_bus_interface.sv" 133 0 0 } } { "../../core/l2_cache.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_cache.sv" 89 0 0 } } { "../../core/nyuzi.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/nyuzi.sv" 84 0 0 } } { "../fpga_top.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/fpga_top.sv" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1438873341670 "|fpga_top|nyuzi:nyuzi|l2_cache:l2_cache|l2_axi_bus_interface:l2_axi_bus_interface|sync_fifo:sync_fifo_pending_writeback|scfifo:scfifo|scfifo_go41:auto_generated|a_dpfifo_1241:dpfifo|altsyncram_5le1:FIFOram|ram_block1a109"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[77\] " "Synthesized away node \"nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[77\]\"" {  } { { "db/altsyncram_5le1.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/altsyncram_5le1.tdf" 2193 2 0 } } { "db/a_dpfifo_1241.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/a_dpfifo_1241.tdf" 46 2 0 } } { "db/scfifo_go41.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/scfifo_go41.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "../../core/sync_fifo.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/sync_fifo.sv" 72 0 0 } } { "../../core/l2_axi_bus_interface.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_axi_bus_interface.sv" 133 0 0 } } { "../../core/l2_cache.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_cache.sv" 89 0 0 } } { "../../core/nyuzi.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/nyuzi.sv" 84 0 0 } } { "../fpga_top.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/fpga_top.sv" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1438873341670 "|fpga_top|nyuzi:nyuzi|l2_cache:l2_cache|l2_axi_bus_interface:l2_axi_bus_interface|sync_fifo:sync_fifo_pending_writeback|scfifo:scfifo|scfifo_go41:auto_generated|a_dpfifo_1241:dpfifo|altsyncram_5le1:FIFOram|ram_block1a77"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[45\] " "Synthesized away node \"nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[45\]\"" {  } { { "db/altsyncram_5le1.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/altsyncram_5le1.tdf" 1297 2 0 } } { "db/a_dpfifo_1241.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/a_dpfifo_1241.tdf" 46 2 0 } } { "db/scfifo_go41.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/scfifo_go41.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "../../core/sync_fifo.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/sync_fifo.sv" 72 0 0 } } { "../../core/l2_axi_bus_interface.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_axi_bus_interface.sv" 133 0 0 } } { "../../core/l2_cache.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_cache.sv" 89 0 0 } } { "../../core/nyuzi.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/nyuzi.sv" 84 0 0 } } { "../fpga_top.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/fpga_top.sv" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1438873341670 "|fpga_top|nyuzi:nyuzi|l2_cache:l2_cache|l2_axi_bus_interface:l2_axi_bus_interface|sync_fifo:sync_fifo_pending_writeback|scfifo:scfifo|scfifo_go41:auto_generated|a_dpfifo_1241:dpfifo|altsyncram_5le1:FIFOram|ram_block1a45"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[13\] " "Synthesized away node \"nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[13\]\"" {  } { { "db/altsyncram_5le1.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/altsyncram_5le1.tdf" 401 2 0 } } { "db/a_dpfifo_1241.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/a_dpfifo_1241.tdf" 46 2 0 } } { "db/scfifo_go41.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/scfifo_go41.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "../../core/sync_fifo.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/sync_fifo.sv" 72 0 0 } } { "../../core/l2_axi_bus_interface.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_axi_bus_interface.sv" 133 0 0 } } { "../../core/l2_cache.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_cache.sv" 89 0 0 } } { "../../core/nyuzi.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/nyuzi.sv" 84 0 0 } } { "../fpga_top.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/fpga_top.sv" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1438873341670 "|fpga_top|nyuzi:nyuzi|l2_cache:l2_cache|l2_axi_bus_interface:l2_axi_bus_interface|sync_fifo:sync_fifo_pending_writeback|scfifo:scfifo|scfifo_go41:auto_generated|a_dpfifo_1241:dpfifo|altsyncram_5le1:FIFOram|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[485\] " "Synthesized away node \"nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[485\]\"" {  } { { "db/altsyncram_5le1.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/altsyncram_5le1.tdf" 13617 2 0 } } { "db/a_dpfifo_1241.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/a_dpfifo_1241.tdf" 46 2 0 } } { "db/scfifo_go41.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/scfifo_go41.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "../../core/sync_fifo.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/sync_fifo.sv" 72 0 0 } } { "../../core/l2_axi_bus_interface.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_axi_bus_interface.sv" 133 0 0 } } { "../../core/l2_cache.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_cache.sv" 89 0 0 } } { "../../core/nyuzi.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/nyuzi.sv" 84 0 0 } } { "../fpga_top.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/fpga_top.sv" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1438873341670 "|fpga_top|nyuzi:nyuzi|l2_cache:l2_cache|l2_axi_bus_interface:l2_axi_bus_interface|sync_fifo:sync_fifo_pending_writeback|scfifo:scfifo|scfifo_go41:auto_generated|a_dpfifo_1241:dpfifo|altsyncram_5le1:FIFOram|ram_block1a485"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[357\] " "Synthesized away node \"nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[357\]\"" {  } { { "db/altsyncram_5le1.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/altsyncram_5le1.tdf" 10033 2 0 } } { "db/a_dpfifo_1241.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/a_dpfifo_1241.tdf" 46 2 0 } } { "db/scfifo_go41.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/scfifo_go41.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "../../core/sync_fifo.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/sync_fifo.sv" 72 0 0 } } { "../../core/l2_axi_bus_interface.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_axi_bus_interface.sv" 133 0 0 } } { "../../core/l2_cache.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_cache.sv" 89 0 0 } } { "../../core/nyuzi.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/nyuzi.sv" 84 0 0 } } { "../fpga_top.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/fpga_top.sv" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1438873341670 "|fpga_top|nyuzi:nyuzi|l2_cache:l2_cache|l2_axi_bus_interface:l2_axi_bus_interface|sync_fifo:sync_fifo_pending_writeback|scfifo:scfifo|scfifo_go41:auto_generated|a_dpfifo_1241:dpfifo|altsyncram_5le1:FIFOram|ram_block1a357"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[229\] " "Synthesized away node \"nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[229\]\"" {  } { { "db/altsyncram_5le1.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/altsyncram_5le1.tdf" 6449 2 0 } } { "db/a_dpfifo_1241.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/a_dpfifo_1241.tdf" 46 2 0 } } { "db/scfifo_go41.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/scfifo_go41.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "../../core/sync_fifo.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/sync_fifo.sv" 72 0 0 } } { "../../core/l2_axi_bus_interface.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_axi_bus_interface.sv" 133 0 0 } } { "../../core/l2_cache.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_cache.sv" 89 0 0 } } { "../../core/nyuzi.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/nyuzi.sv" 84 0 0 } } { "../fpga_top.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/fpga_top.sv" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1438873341670 "|fpga_top|nyuzi:nyuzi|l2_cache:l2_cache|l2_axi_bus_interface:l2_axi_bus_interface|sync_fifo:sync_fifo_pending_writeback|scfifo:scfifo|scfifo_go41:auto_generated|a_dpfifo_1241:dpfifo|altsyncram_5le1:FIFOram|ram_block1a229"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[101\] " "Synthesized away node \"nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[101\]\"" {  } { { "db/altsyncram_5le1.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/altsyncram_5le1.tdf" 2865 2 0 } } { "db/a_dpfifo_1241.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/a_dpfifo_1241.tdf" 46 2 0 } } { "db/scfifo_go41.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/scfifo_go41.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "../../core/sync_fifo.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/sync_fifo.sv" 72 0 0 } } { "../../core/l2_axi_bus_interface.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_axi_bus_interface.sv" 133 0 0 } } { "../../core/l2_cache.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_cache.sv" 89 0 0 } } { "../../core/nyuzi.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/nyuzi.sv" 84 0 0 } } { "../fpga_top.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/fpga_top.sv" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1438873341670 "|fpga_top|nyuzi:nyuzi|l2_cache:l2_cache|l2_axi_bus_interface:l2_axi_bus_interface|sync_fifo:sync_fifo_pending_writeback|scfifo:scfifo|scfifo_go41:auto_generated|a_dpfifo_1241:dpfifo|altsyncram_5le1:FIFOram|ram_block1a101"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[453\] " "Synthesized away node \"nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[453\]\"" {  } { { "db/altsyncram_5le1.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/altsyncram_5le1.tdf" 12721 2 0 } } { "db/a_dpfifo_1241.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/a_dpfifo_1241.tdf" 46 2 0 } } { "db/scfifo_go41.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/scfifo_go41.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "../../core/sync_fifo.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/sync_fifo.sv" 72 0 0 } } { "../../core/l2_axi_bus_interface.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_axi_bus_interface.sv" 133 0 0 } } { "../../core/l2_cache.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_cache.sv" 89 0 0 } } { "../../core/nyuzi.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/nyuzi.sv" 84 0 0 } } { "../fpga_top.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/fpga_top.sv" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1438873341670 "|fpga_top|nyuzi:nyuzi|l2_cache:l2_cache|l2_axi_bus_interface:l2_axi_bus_interface|sync_fifo:sync_fifo_pending_writeback|scfifo:scfifo|scfifo_go41:auto_generated|a_dpfifo_1241:dpfifo|altsyncram_5le1:FIFOram|ram_block1a453"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[325\] " "Synthesized away node \"nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[325\]\"" {  } { { "db/altsyncram_5le1.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/altsyncram_5le1.tdf" 9137 2 0 } } { "db/a_dpfifo_1241.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/a_dpfifo_1241.tdf" 46 2 0 } } { "db/scfifo_go41.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/scfifo_go41.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "../../core/sync_fifo.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/sync_fifo.sv" 72 0 0 } } { "../../core/l2_axi_bus_interface.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_axi_bus_interface.sv" 133 0 0 } } { "../../core/l2_cache.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_cache.sv" 89 0 0 } } { "../../core/nyuzi.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/nyuzi.sv" 84 0 0 } } { "../fpga_top.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/fpga_top.sv" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1438873341670 "|fpga_top|nyuzi:nyuzi|l2_cache:l2_cache|l2_axi_bus_interface:l2_axi_bus_interface|sync_fifo:sync_fifo_pending_writeback|scfifo:scfifo|scfifo_go41:auto_generated|a_dpfifo_1241:dpfifo|altsyncram_5le1:FIFOram|ram_block1a325"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[197\] " "Synthesized away node \"nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[197\]\"" {  } { { "db/altsyncram_5le1.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/altsyncram_5le1.tdf" 5553 2 0 } } { "db/a_dpfifo_1241.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/a_dpfifo_1241.tdf" 46 2 0 } } { "db/scfifo_go41.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/scfifo_go41.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "../../core/sync_fifo.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/sync_fifo.sv" 72 0 0 } } { "../../core/l2_axi_bus_interface.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_axi_bus_interface.sv" 133 0 0 } } { "../../core/l2_cache.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_cache.sv" 89 0 0 } } { "../../core/nyuzi.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/nyuzi.sv" 84 0 0 } } { "../fpga_top.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/fpga_top.sv" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1438873341670 "|fpga_top|nyuzi:nyuzi|l2_cache:l2_cache|l2_axi_bus_interface:l2_axi_bus_interface|sync_fifo:sync_fifo_pending_writeback|scfifo:scfifo|scfifo_go41:auto_generated|a_dpfifo_1241:dpfifo|altsyncram_5le1:FIFOram|ram_block1a197"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[69\] " "Synthesized away node \"nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[69\]\"" {  } { { "db/altsyncram_5le1.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/altsyncram_5le1.tdf" 1969 2 0 } } { "db/a_dpfifo_1241.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/a_dpfifo_1241.tdf" 46 2 0 } } { "db/scfifo_go41.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/scfifo_go41.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "../../core/sync_fifo.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/sync_fifo.sv" 72 0 0 } } { "../../core/l2_axi_bus_interface.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_axi_bus_interface.sv" 133 0 0 } } { "../../core/l2_cache.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_cache.sv" 89 0 0 } } { "../../core/nyuzi.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/nyuzi.sv" 84 0 0 } } { "../fpga_top.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/fpga_top.sv" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1438873341670 "|fpga_top|nyuzi:nyuzi|l2_cache:l2_cache|l2_axi_bus_interface:l2_axi_bus_interface|sync_fifo:sync_fifo_pending_writeback|scfifo:scfifo|scfifo_go41:auto_generated|a_dpfifo_1241:dpfifo|altsyncram_5le1:FIFOram|ram_block1a69"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[421\] " "Synthesized away node \"nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[421\]\"" {  } { { "db/altsyncram_5le1.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/altsyncram_5le1.tdf" 11825 2 0 } } { "db/a_dpfifo_1241.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/a_dpfifo_1241.tdf" 46 2 0 } } { "db/scfifo_go41.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/scfifo_go41.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "../../core/sync_fifo.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/sync_fifo.sv" 72 0 0 } } { "../../core/l2_axi_bus_interface.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_axi_bus_interface.sv" 133 0 0 } } { "../../core/l2_cache.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_cache.sv" 89 0 0 } } { "../../core/nyuzi.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/nyuzi.sv" 84 0 0 } } { "../fpga_top.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/fpga_top.sv" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1438873341670 "|fpga_top|nyuzi:nyuzi|l2_cache:l2_cache|l2_axi_bus_interface:l2_axi_bus_interface|sync_fifo:sync_fifo_pending_writeback|scfifo:scfifo|scfifo_go41:auto_generated|a_dpfifo_1241:dpfifo|altsyncram_5le1:FIFOram|ram_block1a421"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[293\] " "Synthesized away node \"nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[293\]\"" {  } { { "db/altsyncram_5le1.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/altsyncram_5le1.tdf" 8241 2 0 } } { "db/a_dpfifo_1241.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/a_dpfifo_1241.tdf" 46 2 0 } } { "db/scfifo_go41.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/scfifo_go41.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "../../core/sync_fifo.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/sync_fifo.sv" 72 0 0 } } { "../../core/l2_axi_bus_interface.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_axi_bus_interface.sv" 133 0 0 } } { "../../core/l2_cache.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_cache.sv" 89 0 0 } } { "../../core/nyuzi.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/nyuzi.sv" 84 0 0 } } { "../fpga_top.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/fpga_top.sv" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1438873341670 "|fpga_top|nyuzi:nyuzi|l2_cache:l2_cache|l2_axi_bus_interface:l2_axi_bus_interface|sync_fifo:sync_fifo_pending_writeback|scfifo:scfifo|scfifo_go41:auto_generated|a_dpfifo_1241:dpfifo|altsyncram_5le1:FIFOram|ram_block1a293"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[165\] " "Synthesized away node \"nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[165\]\"" {  } { { "db/altsyncram_5le1.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/altsyncram_5le1.tdf" 4657 2 0 } } { "db/a_dpfifo_1241.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/a_dpfifo_1241.tdf" 46 2 0 } } { "db/scfifo_go41.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/scfifo_go41.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "../../core/sync_fifo.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/sync_fifo.sv" 72 0 0 } } { "../../core/l2_axi_bus_interface.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_axi_bus_interface.sv" 133 0 0 } } { "../../core/l2_cache.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_cache.sv" 89 0 0 } } { "../../core/nyuzi.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/nyuzi.sv" 84 0 0 } } { "../fpga_top.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/fpga_top.sv" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1438873341670 "|fpga_top|nyuzi:nyuzi|l2_cache:l2_cache|l2_axi_bus_interface:l2_axi_bus_interface|sync_fifo:sync_fifo_pending_writeback|scfifo:scfifo|scfifo_go41:auto_generated|a_dpfifo_1241:dpfifo|altsyncram_5le1:FIFOram|ram_block1a165"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[37\] " "Synthesized away node \"nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[37\]\"" {  } { { "db/altsyncram_5le1.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/altsyncram_5le1.tdf" 1073 2 0 } } { "db/a_dpfifo_1241.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/a_dpfifo_1241.tdf" 46 2 0 } } { "db/scfifo_go41.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/scfifo_go41.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "../../core/sync_fifo.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/sync_fifo.sv" 72 0 0 } } { "../../core/l2_axi_bus_interface.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_axi_bus_interface.sv" 133 0 0 } } { "../../core/l2_cache.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_cache.sv" 89 0 0 } } { "../../core/nyuzi.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/nyuzi.sv" 84 0 0 } } { "../fpga_top.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/fpga_top.sv" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1438873341670 "|fpga_top|nyuzi:nyuzi|l2_cache:l2_cache|l2_axi_bus_interface:l2_axi_bus_interface|sync_fifo:sync_fifo_pending_writeback|scfifo:scfifo|scfifo_go41:auto_generated|a_dpfifo_1241:dpfifo|altsyncram_5le1:FIFOram|ram_block1a37"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[389\] " "Synthesized away node \"nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[389\]\"" {  } { { "db/altsyncram_5le1.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/altsyncram_5le1.tdf" 10929 2 0 } } { "db/a_dpfifo_1241.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/a_dpfifo_1241.tdf" 46 2 0 } } { "db/scfifo_go41.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/scfifo_go41.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "../../core/sync_fifo.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/sync_fifo.sv" 72 0 0 } } { "../../core/l2_axi_bus_interface.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_axi_bus_interface.sv" 133 0 0 } } { "../../core/l2_cache.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_cache.sv" 89 0 0 } } { "../../core/nyuzi.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/nyuzi.sv" 84 0 0 } } { "../fpga_top.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/fpga_top.sv" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1438873341670 "|fpga_top|nyuzi:nyuzi|l2_cache:l2_cache|l2_axi_bus_interface:l2_axi_bus_interface|sync_fifo:sync_fifo_pending_writeback|scfifo:scfifo|scfifo_go41:auto_generated|a_dpfifo_1241:dpfifo|altsyncram_5le1:FIFOram|ram_block1a389"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[261\] " "Synthesized away node \"nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[261\]\"" {  } { { "db/altsyncram_5le1.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/altsyncram_5le1.tdf" 7345 2 0 } } { "db/a_dpfifo_1241.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/a_dpfifo_1241.tdf" 46 2 0 } } { "db/scfifo_go41.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/scfifo_go41.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "../../core/sync_fifo.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/sync_fifo.sv" 72 0 0 } } { "../../core/l2_axi_bus_interface.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_axi_bus_interface.sv" 133 0 0 } } { "../../core/l2_cache.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_cache.sv" 89 0 0 } } { "../../core/nyuzi.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/nyuzi.sv" 84 0 0 } } { "../fpga_top.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/fpga_top.sv" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1438873341670 "|fpga_top|nyuzi:nyuzi|l2_cache:l2_cache|l2_axi_bus_interface:l2_axi_bus_interface|sync_fifo:sync_fifo_pending_writeback|scfifo:scfifo|scfifo_go41:auto_generated|a_dpfifo_1241:dpfifo|altsyncram_5le1:FIFOram|ram_block1a261"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[133\] " "Synthesized away node \"nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[133\]\"" {  } { { "db/altsyncram_5le1.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/altsyncram_5le1.tdf" 3761 2 0 } } { "db/a_dpfifo_1241.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/a_dpfifo_1241.tdf" 46 2 0 } } { "db/scfifo_go41.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/scfifo_go41.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "../../core/sync_fifo.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/sync_fifo.sv" 72 0 0 } } { "../../core/l2_axi_bus_interface.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_axi_bus_interface.sv" 133 0 0 } } { "../../core/l2_cache.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_cache.sv" 89 0 0 } } { "../../core/nyuzi.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/nyuzi.sv" 84 0 0 } } { "../fpga_top.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/fpga_top.sv" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1438873341670 "|fpga_top|nyuzi:nyuzi|l2_cache:l2_cache|l2_axi_bus_interface:l2_axi_bus_interface|sync_fifo:sync_fifo_pending_writeback|scfifo:scfifo|scfifo_go41:auto_generated|a_dpfifo_1241:dpfifo|altsyncram_5le1:FIFOram|ram_block1a133"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[5\] " "Synthesized away node \"nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[5\]\"" {  } { { "db/altsyncram_5le1.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/altsyncram_5le1.tdf" 177 2 0 } } { "db/a_dpfifo_1241.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/a_dpfifo_1241.tdf" 46 2 0 } } { "db/scfifo_go41.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/scfifo_go41.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "../../core/sync_fifo.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/sync_fifo.sv" 72 0 0 } } { "../../core/l2_axi_bus_interface.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_axi_bus_interface.sv" 133 0 0 } } { "../../core/l2_cache.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_cache.sv" 89 0 0 } } { "../../core/nyuzi.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/nyuzi.sv" 84 0 0 } } { "../fpga_top.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/fpga_top.sv" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1438873341670 "|fpga_top|nyuzi:nyuzi|l2_cache:l2_cache|l2_axi_bus_interface:l2_axi_bus_interface|sync_fifo:sync_fifo_pending_writeback|scfifo:scfifo|scfifo_go41:auto_generated|a_dpfifo_1241:dpfifo|altsyncram_5le1:FIFOram|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[494\] " "Synthesized away node \"nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[494\]\"" {  } { { "db/altsyncram_5le1.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/altsyncram_5le1.tdf" 13869 2 0 } } { "db/a_dpfifo_1241.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/a_dpfifo_1241.tdf" 46 2 0 } } { "db/scfifo_go41.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/scfifo_go41.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "../../core/sync_fifo.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/sync_fifo.sv" 72 0 0 } } { "../../core/l2_axi_bus_interface.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_axi_bus_interface.sv" 133 0 0 } } { "../../core/l2_cache.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_cache.sv" 89 0 0 } } { "../../core/nyuzi.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/nyuzi.sv" 84 0 0 } } { "../fpga_top.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/fpga_top.sv" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1438873341670 "|fpga_top|nyuzi:nyuzi|l2_cache:l2_cache|l2_axi_bus_interface:l2_axi_bus_interface|sync_fifo:sync_fifo_pending_writeback|scfifo:scfifo|scfifo_go41:auto_generated|a_dpfifo_1241:dpfifo|altsyncram_5le1:FIFOram|ram_block1a494"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[462\] " "Synthesized away node \"nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[462\]\"" {  } { { "db/altsyncram_5le1.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/altsyncram_5le1.tdf" 12973 2 0 } } { "db/a_dpfifo_1241.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/a_dpfifo_1241.tdf" 46 2 0 } } { "db/scfifo_go41.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/scfifo_go41.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "../../core/sync_fifo.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/sync_fifo.sv" 72 0 0 } } { "../../core/l2_axi_bus_interface.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_axi_bus_interface.sv" 133 0 0 } } { "../../core/l2_cache.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_cache.sv" 89 0 0 } } { "../../core/nyuzi.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/nyuzi.sv" 84 0 0 } } { "../fpga_top.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/fpga_top.sv" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1438873341670 "|fpga_top|nyuzi:nyuzi|l2_cache:l2_cache|l2_axi_bus_interface:l2_axi_bus_interface|sync_fifo:sync_fifo_pending_writeback|scfifo:scfifo|scfifo_go41:auto_generated|a_dpfifo_1241:dpfifo|altsyncram_5le1:FIFOram|ram_block1a462"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[430\] " "Synthesized away node \"nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[430\]\"" {  } { { "db/altsyncram_5le1.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/altsyncram_5le1.tdf" 12077 2 0 } } { "db/a_dpfifo_1241.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/a_dpfifo_1241.tdf" 46 2 0 } } { "db/scfifo_go41.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/scfifo_go41.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "../../core/sync_fifo.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/sync_fifo.sv" 72 0 0 } } { "../../core/l2_axi_bus_interface.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_axi_bus_interface.sv" 133 0 0 } } { "../../core/l2_cache.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_cache.sv" 89 0 0 } } { "../../core/nyuzi.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/nyuzi.sv" 84 0 0 } } { "../fpga_top.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/fpga_top.sv" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1438873341670 "|fpga_top|nyuzi:nyuzi|l2_cache:l2_cache|l2_axi_bus_interface:l2_axi_bus_interface|sync_fifo:sync_fifo_pending_writeback|scfifo:scfifo|scfifo_go41:auto_generated|a_dpfifo_1241:dpfifo|altsyncram_5le1:FIFOram|ram_block1a430"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[398\] " "Synthesized away node \"nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[398\]\"" {  } { { "db/altsyncram_5le1.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/altsyncram_5le1.tdf" 11181 2 0 } } { "db/a_dpfifo_1241.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/a_dpfifo_1241.tdf" 46 2 0 } } { "db/scfifo_go41.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/scfifo_go41.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "../../core/sync_fifo.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/sync_fifo.sv" 72 0 0 } } { "../../core/l2_axi_bus_interface.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_axi_bus_interface.sv" 133 0 0 } } { "../../core/l2_cache.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_cache.sv" 89 0 0 } } { "../../core/nyuzi.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/nyuzi.sv" 84 0 0 } } { "../fpga_top.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/fpga_top.sv" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1438873341670 "|fpga_top|nyuzi:nyuzi|l2_cache:l2_cache|l2_axi_bus_interface:l2_axi_bus_interface|sync_fifo:sync_fifo_pending_writeback|scfifo:scfifo|scfifo_go41:auto_generated|a_dpfifo_1241:dpfifo|altsyncram_5le1:FIFOram|ram_block1a398"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[366\] " "Synthesized away node \"nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[366\]\"" {  } { { "db/altsyncram_5le1.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/altsyncram_5le1.tdf" 10285 2 0 } } { "db/a_dpfifo_1241.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/a_dpfifo_1241.tdf" 46 2 0 } } { "db/scfifo_go41.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/scfifo_go41.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "../../core/sync_fifo.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/sync_fifo.sv" 72 0 0 } } { "../../core/l2_axi_bus_interface.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_axi_bus_interface.sv" 133 0 0 } } { "../../core/l2_cache.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_cache.sv" 89 0 0 } } { "../../core/nyuzi.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/nyuzi.sv" 84 0 0 } } { "../fpga_top.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/fpga_top.sv" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1438873341670 "|fpga_top|nyuzi:nyuzi|l2_cache:l2_cache|l2_axi_bus_interface:l2_axi_bus_interface|sync_fifo:sync_fifo_pending_writeback|scfifo:scfifo|scfifo_go41:auto_generated|a_dpfifo_1241:dpfifo|altsyncram_5le1:FIFOram|ram_block1a366"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[334\] " "Synthesized away node \"nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[334\]\"" {  } { { "db/altsyncram_5le1.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/altsyncram_5le1.tdf" 9389 2 0 } } { "db/a_dpfifo_1241.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/a_dpfifo_1241.tdf" 46 2 0 } } { "db/scfifo_go41.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/scfifo_go41.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "../../core/sync_fifo.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/sync_fifo.sv" 72 0 0 } } { "../../core/l2_axi_bus_interface.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_axi_bus_interface.sv" 133 0 0 } } { "../../core/l2_cache.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_cache.sv" 89 0 0 } } { "../../core/nyuzi.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/nyuzi.sv" 84 0 0 } } { "../fpga_top.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/fpga_top.sv" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1438873341670 "|fpga_top|nyuzi:nyuzi|l2_cache:l2_cache|l2_axi_bus_interface:l2_axi_bus_interface|sync_fifo:sync_fifo_pending_writeback|scfifo:scfifo|scfifo_go41:auto_generated|a_dpfifo_1241:dpfifo|altsyncram_5le1:FIFOram|ram_block1a334"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[302\] " "Synthesized away node \"nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[302\]\"" {  } { { "db/altsyncram_5le1.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/altsyncram_5le1.tdf" 8493 2 0 } } { "db/a_dpfifo_1241.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/a_dpfifo_1241.tdf" 46 2 0 } } { "db/scfifo_go41.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/scfifo_go41.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "../../core/sync_fifo.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/sync_fifo.sv" 72 0 0 } } { "../../core/l2_axi_bus_interface.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_axi_bus_interface.sv" 133 0 0 } } { "../../core/l2_cache.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_cache.sv" 89 0 0 } } { "../../core/nyuzi.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/nyuzi.sv" 84 0 0 } } { "../fpga_top.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/fpga_top.sv" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1438873341670 "|fpga_top|nyuzi:nyuzi|l2_cache:l2_cache|l2_axi_bus_interface:l2_axi_bus_interface|sync_fifo:sync_fifo_pending_writeback|scfifo:scfifo|scfifo_go41:auto_generated|a_dpfifo_1241:dpfifo|altsyncram_5le1:FIFOram|ram_block1a302"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[270\] " "Synthesized away node \"nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[270\]\"" {  } { { "db/altsyncram_5le1.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/altsyncram_5le1.tdf" 7597 2 0 } } { "db/a_dpfifo_1241.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/a_dpfifo_1241.tdf" 46 2 0 } } { "db/scfifo_go41.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/scfifo_go41.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "../../core/sync_fifo.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/sync_fifo.sv" 72 0 0 } } { "../../core/l2_axi_bus_interface.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_axi_bus_interface.sv" 133 0 0 } } { "../../core/l2_cache.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_cache.sv" 89 0 0 } } { "../../core/nyuzi.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/nyuzi.sv" 84 0 0 } } { "../fpga_top.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/fpga_top.sv" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1438873341670 "|fpga_top|nyuzi:nyuzi|l2_cache:l2_cache|l2_axi_bus_interface:l2_axi_bus_interface|sync_fifo:sync_fifo_pending_writeback|scfifo:scfifo|scfifo_go41:auto_generated|a_dpfifo_1241:dpfifo|altsyncram_5le1:FIFOram|ram_block1a270"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[238\] " "Synthesized away node \"nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[238\]\"" {  } { { "db/altsyncram_5le1.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/altsyncram_5le1.tdf" 6701 2 0 } } { "db/a_dpfifo_1241.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/a_dpfifo_1241.tdf" 46 2 0 } } { "db/scfifo_go41.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/scfifo_go41.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "../../core/sync_fifo.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/sync_fifo.sv" 72 0 0 } } { "../../core/l2_axi_bus_interface.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_axi_bus_interface.sv" 133 0 0 } } { "../../core/l2_cache.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_cache.sv" 89 0 0 } } { "../../core/nyuzi.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/nyuzi.sv" 84 0 0 } } { "../fpga_top.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/fpga_top.sv" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1438873341670 "|fpga_top|nyuzi:nyuzi|l2_cache:l2_cache|l2_axi_bus_interface:l2_axi_bus_interface|sync_fifo:sync_fifo_pending_writeback|scfifo:scfifo|scfifo_go41:auto_generated|a_dpfifo_1241:dpfifo|altsyncram_5le1:FIFOram|ram_block1a238"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[206\] " "Synthesized away node \"nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[206\]\"" {  } { { "db/altsyncram_5le1.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/altsyncram_5le1.tdf" 5805 2 0 } } { "db/a_dpfifo_1241.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/a_dpfifo_1241.tdf" 46 2 0 } } { "db/scfifo_go41.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/scfifo_go41.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "../../core/sync_fifo.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/sync_fifo.sv" 72 0 0 } } { "../../core/l2_axi_bus_interface.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_axi_bus_interface.sv" 133 0 0 } } { "../../core/l2_cache.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_cache.sv" 89 0 0 } } { "../../core/nyuzi.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/nyuzi.sv" 84 0 0 } } { "../fpga_top.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/fpga_top.sv" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1438873341670 "|fpga_top|nyuzi:nyuzi|l2_cache:l2_cache|l2_axi_bus_interface:l2_axi_bus_interface|sync_fifo:sync_fifo_pending_writeback|scfifo:scfifo|scfifo_go41:auto_generated|a_dpfifo_1241:dpfifo|altsyncram_5le1:FIFOram|ram_block1a206"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[174\] " "Synthesized away node \"nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[174\]\"" {  } { { "db/altsyncram_5le1.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/altsyncram_5le1.tdf" 4909 2 0 } } { "db/a_dpfifo_1241.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/a_dpfifo_1241.tdf" 46 2 0 } } { "db/scfifo_go41.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/scfifo_go41.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "../../core/sync_fifo.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/sync_fifo.sv" 72 0 0 } } { "../../core/l2_axi_bus_interface.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_axi_bus_interface.sv" 133 0 0 } } { "../../core/l2_cache.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_cache.sv" 89 0 0 } } { "../../core/nyuzi.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/nyuzi.sv" 84 0 0 } } { "../fpga_top.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/fpga_top.sv" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1438873341670 "|fpga_top|nyuzi:nyuzi|l2_cache:l2_cache|l2_axi_bus_interface:l2_axi_bus_interface|sync_fifo:sync_fifo_pending_writeback|scfifo:scfifo|scfifo_go41:auto_generated|a_dpfifo_1241:dpfifo|altsyncram_5le1:FIFOram|ram_block1a174"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[142\] " "Synthesized away node \"nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[142\]\"" {  } { { "db/altsyncram_5le1.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/altsyncram_5le1.tdf" 4013 2 0 } } { "db/a_dpfifo_1241.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/a_dpfifo_1241.tdf" 46 2 0 } } { "db/scfifo_go41.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/scfifo_go41.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "../../core/sync_fifo.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/sync_fifo.sv" 72 0 0 } } { "../../core/l2_axi_bus_interface.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_axi_bus_interface.sv" 133 0 0 } } { "../../core/l2_cache.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_cache.sv" 89 0 0 } } { "../../core/nyuzi.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/nyuzi.sv" 84 0 0 } } { "../fpga_top.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/fpga_top.sv" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1438873341670 "|fpga_top|nyuzi:nyuzi|l2_cache:l2_cache|l2_axi_bus_interface:l2_axi_bus_interface|sync_fifo:sync_fifo_pending_writeback|scfifo:scfifo|scfifo_go41:auto_generated|a_dpfifo_1241:dpfifo|altsyncram_5le1:FIFOram|ram_block1a142"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[110\] " "Synthesized away node \"nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[110\]\"" {  } { { "db/altsyncram_5le1.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/altsyncram_5le1.tdf" 3117 2 0 } } { "db/a_dpfifo_1241.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/a_dpfifo_1241.tdf" 46 2 0 } } { "db/scfifo_go41.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/scfifo_go41.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "../../core/sync_fifo.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/sync_fifo.sv" 72 0 0 } } { "../../core/l2_axi_bus_interface.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_axi_bus_interface.sv" 133 0 0 } } { "../../core/l2_cache.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_cache.sv" 89 0 0 } } { "../../core/nyuzi.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/nyuzi.sv" 84 0 0 } } { "../fpga_top.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/fpga_top.sv" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1438873341670 "|fpga_top|nyuzi:nyuzi|l2_cache:l2_cache|l2_axi_bus_interface:l2_axi_bus_interface|sync_fifo:sync_fifo_pending_writeback|scfifo:scfifo|scfifo_go41:auto_generated|a_dpfifo_1241:dpfifo|altsyncram_5le1:FIFOram|ram_block1a110"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[78\] " "Synthesized away node \"nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[78\]\"" {  } { { "db/altsyncram_5le1.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/altsyncram_5le1.tdf" 2221 2 0 } } { "db/a_dpfifo_1241.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/a_dpfifo_1241.tdf" 46 2 0 } } { "db/scfifo_go41.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/scfifo_go41.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "../../core/sync_fifo.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/sync_fifo.sv" 72 0 0 } } { "../../core/l2_axi_bus_interface.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_axi_bus_interface.sv" 133 0 0 } } { "../../core/l2_cache.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_cache.sv" 89 0 0 } } { "../../core/nyuzi.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/nyuzi.sv" 84 0 0 } } { "../fpga_top.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/fpga_top.sv" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1438873341670 "|fpga_top|nyuzi:nyuzi|l2_cache:l2_cache|l2_axi_bus_interface:l2_axi_bus_interface|sync_fifo:sync_fifo_pending_writeback|scfifo:scfifo|scfifo_go41:auto_generated|a_dpfifo_1241:dpfifo|altsyncram_5le1:FIFOram|ram_block1a78"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[46\] " "Synthesized away node \"nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[46\]\"" {  } { { "db/altsyncram_5le1.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/altsyncram_5le1.tdf" 1325 2 0 } } { "db/a_dpfifo_1241.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/a_dpfifo_1241.tdf" 46 2 0 } } { "db/scfifo_go41.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/scfifo_go41.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "../../core/sync_fifo.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/sync_fifo.sv" 72 0 0 } } { "../../core/l2_axi_bus_interface.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_axi_bus_interface.sv" 133 0 0 } } { "../../core/l2_cache.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_cache.sv" 89 0 0 } } { "../../core/nyuzi.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/nyuzi.sv" 84 0 0 } } { "../fpga_top.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/fpga_top.sv" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1438873341670 "|fpga_top|nyuzi:nyuzi|l2_cache:l2_cache|l2_axi_bus_interface:l2_axi_bus_interface|sync_fifo:sync_fifo_pending_writeback|scfifo:scfifo|scfifo_go41:auto_generated|a_dpfifo_1241:dpfifo|altsyncram_5le1:FIFOram|ram_block1a46"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[14\] " "Synthesized away node \"nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[14\]\"" {  } { { "db/altsyncram_5le1.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/altsyncram_5le1.tdf" 429 2 0 } } { "db/a_dpfifo_1241.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/a_dpfifo_1241.tdf" 46 2 0 } } { "db/scfifo_go41.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/scfifo_go41.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "../../core/sync_fifo.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/sync_fifo.sv" 72 0 0 } } { "../../core/l2_axi_bus_interface.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_axi_bus_interface.sv" 133 0 0 } } { "../../core/l2_cache.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_cache.sv" 89 0 0 } } { "../../core/nyuzi.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/nyuzi.sv" 84 0 0 } } { "../fpga_top.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/fpga_top.sv" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1438873341670 "|fpga_top|nyuzi:nyuzi|l2_cache:l2_cache|l2_axi_bus_interface:l2_axi_bus_interface|sync_fifo:sync_fifo_pending_writeback|scfifo:scfifo|scfifo_go41:auto_generated|a_dpfifo_1241:dpfifo|altsyncram_5le1:FIFOram|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[486\] " "Synthesized away node \"nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[486\]\"" {  } { { "db/altsyncram_5le1.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/altsyncram_5le1.tdf" 13645 2 0 } } { "db/a_dpfifo_1241.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/a_dpfifo_1241.tdf" 46 2 0 } } { "db/scfifo_go41.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/scfifo_go41.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "../../core/sync_fifo.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/sync_fifo.sv" 72 0 0 } } { "../../core/l2_axi_bus_interface.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_axi_bus_interface.sv" 133 0 0 } } { "../../core/l2_cache.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_cache.sv" 89 0 0 } } { "../../core/nyuzi.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/nyuzi.sv" 84 0 0 } } { "../fpga_top.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/fpga_top.sv" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1438873341670 "|fpga_top|nyuzi:nyuzi|l2_cache:l2_cache|l2_axi_bus_interface:l2_axi_bus_interface|sync_fifo:sync_fifo_pending_writeback|scfifo:scfifo|scfifo_go41:auto_generated|a_dpfifo_1241:dpfifo|altsyncram_5le1:FIFOram|ram_block1a486"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[358\] " "Synthesized away node \"nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[358\]\"" {  } { { "db/altsyncram_5le1.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/altsyncram_5le1.tdf" 10061 2 0 } } { "db/a_dpfifo_1241.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/a_dpfifo_1241.tdf" 46 2 0 } } { "db/scfifo_go41.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/scfifo_go41.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "../../core/sync_fifo.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/sync_fifo.sv" 72 0 0 } } { "../../core/l2_axi_bus_interface.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_axi_bus_interface.sv" 133 0 0 } } { "../../core/l2_cache.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_cache.sv" 89 0 0 } } { "../../core/nyuzi.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/nyuzi.sv" 84 0 0 } } { "../fpga_top.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/fpga_top.sv" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1438873341670 "|fpga_top|nyuzi:nyuzi|l2_cache:l2_cache|l2_axi_bus_interface:l2_axi_bus_interface|sync_fifo:sync_fifo_pending_writeback|scfifo:scfifo|scfifo_go41:auto_generated|a_dpfifo_1241:dpfifo|altsyncram_5le1:FIFOram|ram_block1a358"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[230\] " "Synthesized away node \"nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[230\]\"" {  } { { "db/altsyncram_5le1.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/altsyncram_5le1.tdf" 6477 2 0 } } { "db/a_dpfifo_1241.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/a_dpfifo_1241.tdf" 46 2 0 } } { "db/scfifo_go41.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/scfifo_go41.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "../../core/sync_fifo.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/sync_fifo.sv" 72 0 0 } } { "../../core/l2_axi_bus_interface.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_axi_bus_interface.sv" 133 0 0 } } { "../../core/l2_cache.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_cache.sv" 89 0 0 } } { "../../core/nyuzi.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/nyuzi.sv" 84 0 0 } } { "../fpga_top.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/fpga_top.sv" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1438873341670 "|fpga_top|nyuzi:nyuzi|l2_cache:l2_cache|l2_axi_bus_interface:l2_axi_bus_interface|sync_fifo:sync_fifo_pending_writeback|scfifo:scfifo|scfifo_go41:auto_generated|a_dpfifo_1241:dpfifo|altsyncram_5le1:FIFOram|ram_block1a230"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[102\] " "Synthesized away node \"nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[102\]\"" {  } { { "db/altsyncram_5le1.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/altsyncram_5le1.tdf" 2893 2 0 } } { "db/a_dpfifo_1241.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/a_dpfifo_1241.tdf" 46 2 0 } } { "db/scfifo_go41.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/scfifo_go41.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "../../core/sync_fifo.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/sync_fifo.sv" 72 0 0 } } { "../../core/l2_axi_bus_interface.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_axi_bus_interface.sv" 133 0 0 } } { "../../core/l2_cache.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_cache.sv" 89 0 0 } } { "../../core/nyuzi.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/nyuzi.sv" 84 0 0 } } { "../fpga_top.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/fpga_top.sv" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1438873341670 "|fpga_top|nyuzi:nyuzi|l2_cache:l2_cache|l2_axi_bus_interface:l2_axi_bus_interface|sync_fifo:sync_fifo_pending_writeback|scfifo:scfifo|scfifo_go41:auto_generated|a_dpfifo_1241:dpfifo|altsyncram_5le1:FIFOram|ram_block1a102"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[454\] " "Synthesized away node \"nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[454\]\"" {  } { { "db/altsyncram_5le1.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/altsyncram_5le1.tdf" 12749 2 0 } } { "db/a_dpfifo_1241.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/a_dpfifo_1241.tdf" 46 2 0 } } { "db/scfifo_go41.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/scfifo_go41.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "../../core/sync_fifo.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/sync_fifo.sv" 72 0 0 } } { "../../core/l2_axi_bus_interface.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_axi_bus_interface.sv" 133 0 0 } } { "../../core/l2_cache.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_cache.sv" 89 0 0 } } { "../../core/nyuzi.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/nyuzi.sv" 84 0 0 } } { "../fpga_top.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/fpga_top.sv" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1438873341670 "|fpga_top|nyuzi:nyuzi|l2_cache:l2_cache|l2_axi_bus_interface:l2_axi_bus_interface|sync_fifo:sync_fifo_pending_writeback|scfifo:scfifo|scfifo_go41:auto_generated|a_dpfifo_1241:dpfifo|altsyncram_5le1:FIFOram|ram_block1a454"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[326\] " "Synthesized away node \"nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[326\]\"" {  } { { "db/altsyncram_5le1.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/altsyncram_5le1.tdf" 9165 2 0 } } { "db/a_dpfifo_1241.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/a_dpfifo_1241.tdf" 46 2 0 } } { "db/scfifo_go41.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/scfifo_go41.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "../../core/sync_fifo.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/sync_fifo.sv" 72 0 0 } } { "../../core/l2_axi_bus_interface.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_axi_bus_interface.sv" 133 0 0 } } { "../../core/l2_cache.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_cache.sv" 89 0 0 } } { "../../core/nyuzi.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/nyuzi.sv" 84 0 0 } } { "../fpga_top.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/fpga_top.sv" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1438873341670 "|fpga_top|nyuzi:nyuzi|l2_cache:l2_cache|l2_axi_bus_interface:l2_axi_bus_interface|sync_fifo:sync_fifo_pending_writeback|scfifo:scfifo|scfifo_go41:auto_generated|a_dpfifo_1241:dpfifo|altsyncram_5le1:FIFOram|ram_block1a326"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[198\] " "Synthesized away node \"nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[198\]\"" {  } { { "db/altsyncram_5le1.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/altsyncram_5le1.tdf" 5581 2 0 } } { "db/a_dpfifo_1241.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/a_dpfifo_1241.tdf" 46 2 0 } } { "db/scfifo_go41.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/scfifo_go41.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "../../core/sync_fifo.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/sync_fifo.sv" 72 0 0 } } { "../../core/l2_axi_bus_interface.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_axi_bus_interface.sv" 133 0 0 } } { "../../core/l2_cache.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_cache.sv" 89 0 0 } } { "../../core/nyuzi.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/nyuzi.sv" 84 0 0 } } { "../fpga_top.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/fpga_top.sv" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1438873341670 "|fpga_top|nyuzi:nyuzi|l2_cache:l2_cache|l2_axi_bus_interface:l2_axi_bus_interface|sync_fifo:sync_fifo_pending_writeback|scfifo:scfifo|scfifo_go41:auto_generated|a_dpfifo_1241:dpfifo|altsyncram_5le1:FIFOram|ram_block1a198"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[70\] " "Synthesized away node \"nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[70\]\"" {  } { { "db/altsyncram_5le1.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/altsyncram_5le1.tdf" 1997 2 0 } } { "db/a_dpfifo_1241.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/a_dpfifo_1241.tdf" 46 2 0 } } { "db/scfifo_go41.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/scfifo_go41.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "../../core/sync_fifo.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/sync_fifo.sv" 72 0 0 } } { "../../core/l2_axi_bus_interface.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_axi_bus_interface.sv" 133 0 0 } } { "../../core/l2_cache.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_cache.sv" 89 0 0 } } { "../../core/nyuzi.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/nyuzi.sv" 84 0 0 } } { "../fpga_top.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/fpga_top.sv" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1438873341670 "|fpga_top|nyuzi:nyuzi|l2_cache:l2_cache|l2_axi_bus_interface:l2_axi_bus_interface|sync_fifo:sync_fifo_pending_writeback|scfifo:scfifo|scfifo_go41:auto_generated|a_dpfifo_1241:dpfifo|altsyncram_5le1:FIFOram|ram_block1a70"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[422\] " "Synthesized away node \"nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[422\]\"" {  } { { "db/altsyncram_5le1.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/altsyncram_5le1.tdf" 11853 2 0 } } { "db/a_dpfifo_1241.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/a_dpfifo_1241.tdf" 46 2 0 } } { "db/scfifo_go41.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/scfifo_go41.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "../../core/sync_fifo.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/sync_fifo.sv" 72 0 0 } } { "../../core/l2_axi_bus_interface.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_axi_bus_interface.sv" 133 0 0 } } { "../../core/l2_cache.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_cache.sv" 89 0 0 } } { "../../core/nyuzi.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/nyuzi.sv" 84 0 0 } } { "../fpga_top.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/fpga_top.sv" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1438873341670 "|fpga_top|nyuzi:nyuzi|l2_cache:l2_cache|l2_axi_bus_interface:l2_axi_bus_interface|sync_fifo:sync_fifo_pending_writeback|scfifo:scfifo|scfifo_go41:auto_generated|a_dpfifo_1241:dpfifo|altsyncram_5le1:FIFOram|ram_block1a422"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[294\] " "Synthesized away node \"nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[294\]\"" {  } { { "db/altsyncram_5le1.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/altsyncram_5le1.tdf" 8269 2 0 } } { "db/a_dpfifo_1241.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/a_dpfifo_1241.tdf" 46 2 0 } } { "db/scfifo_go41.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/scfifo_go41.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "../../core/sync_fifo.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/sync_fifo.sv" 72 0 0 } } { "../../core/l2_axi_bus_interface.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_axi_bus_interface.sv" 133 0 0 } } { "../../core/l2_cache.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_cache.sv" 89 0 0 } } { "../../core/nyuzi.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/nyuzi.sv" 84 0 0 } } { "../fpga_top.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/fpga_top.sv" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1438873341670 "|fpga_top|nyuzi:nyuzi|l2_cache:l2_cache|l2_axi_bus_interface:l2_axi_bus_interface|sync_fifo:sync_fifo_pending_writeback|scfifo:scfifo|scfifo_go41:auto_generated|a_dpfifo_1241:dpfifo|altsyncram_5le1:FIFOram|ram_block1a294"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[166\] " "Synthesized away node \"nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[166\]\"" {  } { { "db/altsyncram_5le1.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/altsyncram_5le1.tdf" 4685 2 0 } } { "db/a_dpfifo_1241.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/a_dpfifo_1241.tdf" 46 2 0 } } { "db/scfifo_go41.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/scfifo_go41.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "../../core/sync_fifo.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/sync_fifo.sv" 72 0 0 } } { "../../core/l2_axi_bus_interface.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_axi_bus_interface.sv" 133 0 0 } } { "../../core/l2_cache.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_cache.sv" 89 0 0 } } { "../../core/nyuzi.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/nyuzi.sv" 84 0 0 } } { "../fpga_top.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/fpga_top.sv" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1438873341670 "|fpga_top|nyuzi:nyuzi|l2_cache:l2_cache|l2_axi_bus_interface:l2_axi_bus_interface|sync_fifo:sync_fifo_pending_writeback|scfifo:scfifo|scfifo_go41:auto_generated|a_dpfifo_1241:dpfifo|altsyncram_5le1:FIFOram|ram_block1a166"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[38\] " "Synthesized away node \"nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[38\]\"" {  } { { "db/altsyncram_5le1.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/altsyncram_5le1.tdf" 1101 2 0 } } { "db/a_dpfifo_1241.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/a_dpfifo_1241.tdf" 46 2 0 } } { "db/scfifo_go41.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/scfifo_go41.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "../../core/sync_fifo.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/sync_fifo.sv" 72 0 0 } } { "../../core/l2_axi_bus_interface.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_axi_bus_interface.sv" 133 0 0 } } { "../../core/l2_cache.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_cache.sv" 89 0 0 } } { "../../core/nyuzi.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/nyuzi.sv" 84 0 0 } } { "../fpga_top.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/fpga_top.sv" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1438873341670 "|fpga_top|nyuzi:nyuzi|l2_cache:l2_cache|l2_axi_bus_interface:l2_axi_bus_interface|sync_fifo:sync_fifo_pending_writeback|scfifo:scfifo|scfifo_go41:auto_generated|a_dpfifo_1241:dpfifo|altsyncram_5le1:FIFOram|ram_block1a38"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[390\] " "Synthesized away node \"nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[390\]\"" {  } { { "db/altsyncram_5le1.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/altsyncram_5le1.tdf" 10957 2 0 } } { "db/a_dpfifo_1241.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/a_dpfifo_1241.tdf" 46 2 0 } } { "db/scfifo_go41.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/scfifo_go41.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "../../core/sync_fifo.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/sync_fifo.sv" 72 0 0 } } { "../../core/l2_axi_bus_interface.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_axi_bus_interface.sv" 133 0 0 } } { "../../core/l2_cache.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_cache.sv" 89 0 0 } } { "../../core/nyuzi.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/nyuzi.sv" 84 0 0 } } { "../fpga_top.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/fpga_top.sv" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1438873341670 "|fpga_top|nyuzi:nyuzi|l2_cache:l2_cache|l2_axi_bus_interface:l2_axi_bus_interface|sync_fifo:sync_fifo_pending_writeback|scfifo:scfifo|scfifo_go41:auto_generated|a_dpfifo_1241:dpfifo|altsyncram_5le1:FIFOram|ram_block1a390"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[262\] " "Synthesized away node \"nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[262\]\"" {  } { { "db/altsyncram_5le1.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/altsyncram_5le1.tdf" 7373 2 0 } } { "db/a_dpfifo_1241.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/a_dpfifo_1241.tdf" 46 2 0 } } { "db/scfifo_go41.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/scfifo_go41.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "../../core/sync_fifo.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/sync_fifo.sv" 72 0 0 } } { "../../core/l2_axi_bus_interface.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_axi_bus_interface.sv" 133 0 0 } } { "../../core/l2_cache.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_cache.sv" 89 0 0 } } { "../../core/nyuzi.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/nyuzi.sv" 84 0 0 } } { "../fpga_top.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/fpga_top.sv" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1438873341670 "|fpga_top|nyuzi:nyuzi|l2_cache:l2_cache|l2_axi_bus_interface:l2_axi_bus_interface|sync_fifo:sync_fifo_pending_writeback|scfifo:scfifo|scfifo_go41:auto_generated|a_dpfifo_1241:dpfifo|altsyncram_5le1:FIFOram|ram_block1a262"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[134\] " "Synthesized away node \"nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[134\]\"" {  } { { "db/altsyncram_5le1.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/altsyncram_5le1.tdf" 3789 2 0 } } { "db/a_dpfifo_1241.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/a_dpfifo_1241.tdf" 46 2 0 } } { "db/scfifo_go41.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/scfifo_go41.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "../../core/sync_fifo.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/sync_fifo.sv" 72 0 0 } } { "../../core/l2_axi_bus_interface.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_axi_bus_interface.sv" 133 0 0 } } { "../../core/l2_cache.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_cache.sv" 89 0 0 } } { "../../core/nyuzi.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/nyuzi.sv" 84 0 0 } } { "../fpga_top.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/fpga_top.sv" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1438873341670 "|fpga_top|nyuzi:nyuzi|l2_cache:l2_cache|l2_axi_bus_interface:l2_axi_bus_interface|sync_fifo:sync_fifo_pending_writeback|scfifo:scfifo|scfifo_go41:auto_generated|a_dpfifo_1241:dpfifo|altsyncram_5le1:FIFOram|ram_block1a134"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[6\] " "Synthesized away node \"nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[6\]\"" {  } { { "db/altsyncram_5le1.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/altsyncram_5le1.tdf" 205 2 0 } } { "db/a_dpfifo_1241.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/a_dpfifo_1241.tdf" 46 2 0 } } { "db/scfifo_go41.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/scfifo_go41.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "../../core/sync_fifo.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/sync_fifo.sv" 72 0 0 } } { "../../core/l2_axi_bus_interface.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_axi_bus_interface.sv" 133 0 0 } } { "../../core/l2_cache.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_cache.sv" 89 0 0 } } { "../../core/nyuzi.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/nyuzi.sv" 84 0 0 } } { "../fpga_top.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/fpga_top.sv" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1438873341670 "|fpga_top|nyuzi:nyuzi|l2_cache:l2_cache|l2_axi_bus_interface:l2_axi_bus_interface|sync_fifo:sync_fifo_pending_writeback|scfifo:scfifo|scfifo_go41:auto_generated|a_dpfifo_1241:dpfifo|altsyncram_5le1:FIFOram|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[495\] " "Synthesized away node \"nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[495\]\"" {  } { { "db/altsyncram_5le1.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/altsyncram_5le1.tdf" 13897 2 0 } } { "db/a_dpfifo_1241.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/a_dpfifo_1241.tdf" 46 2 0 } } { "db/scfifo_go41.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/scfifo_go41.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "../../core/sync_fifo.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/sync_fifo.sv" 72 0 0 } } { "../../core/l2_axi_bus_interface.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_axi_bus_interface.sv" 133 0 0 } } { "../../core/l2_cache.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_cache.sv" 89 0 0 } } { "../../core/nyuzi.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/nyuzi.sv" 84 0 0 } } { "../fpga_top.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/fpga_top.sv" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1438873341670 "|fpga_top|nyuzi:nyuzi|l2_cache:l2_cache|l2_axi_bus_interface:l2_axi_bus_interface|sync_fifo:sync_fifo_pending_writeback|scfifo:scfifo|scfifo_go41:auto_generated|a_dpfifo_1241:dpfifo|altsyncram_5le1:FIFOram|ram_block1a495"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[463\] " "Synthesized away node \"nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[463\]\"" {  } { { "db/altsyncram_5le1.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/altsyncram_5le1.tdf" 13001 2 0 } } { "db/a_dpfifo_1241.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/a_dpfifo_1241.tdf" 46 2 0 } } { "db/scfifo_go41.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/scfifo_go41.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "../../core/sync_fifo.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/sync_fifo.sv" 72 0 0 } } { "../../core/l2_axi_bus_interface.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_axi_bus_interface.sv" 133 0 0 } } { "../../core/l2_cache.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_cache.sv" 89 0 0 } } { "../../core/nyuzi.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/nyuzi.sv" 84 0 0 } } { "../fpga_top.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/fpga_top.sv" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1438873341670 "|fpga_top|nyuzi:nyuzi|l2_cache:l2_cache|l2_axi_bus_interface:l2_axi_bus_interface|sync_fifo:sync_fifo_pending_writeback|scfifo:scfifo|scfifo_go41:auto_generated|a_dpfifo_1241:dpfifo|altsyncram_5le1:FIFOram|ram_block1a463"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[431\] " "Synthesized away node \"nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[431\]\"" {  } { { "db/altsyncram_5le1.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/altsyncram_5le1.tdf" 12105 2 0 } } { "db/a_dpfifo_1241.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/a_dpfifo_1241.tdf" 46 2 0 } } { "db/scfifo_go41.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/scfifo_go41.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "../../core/sync_fifo.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/sync_fifo.sv" 72 0 0 } } { "../../core/l2_axi_bus_interface.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_axi_bus_interface.sv" 133 0 0 } } { "../../core/l2_cache.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_cache.sv" 89 0 0 } } { "../../core/nyuzi.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/nyuzi.sv" 84 0 0 } } { "../fpga_top.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/fpga_top.sv" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1438873341670 "|fpga_top|nyuzi:nyuzi|l2_cache:l2_cache|l2_axi_bus_interface:l2_axi_bus_interface|sync_fifo:sync_fifo_pending_writeback|scfifo:scfifo|scfifo_go41:auto_generated|a_dpfifo_1241:dpfifo|altsyncram_5le1:FIFOram|ram_block1a431"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[399\] " "Synthesized away node \"nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[399\]\"" {  } { { "db/altsyncram_5le1.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/altsyncram_5le1.tdf" 11209 2 0 } } { "db/a_dpfifo_1241.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/a_dpfifo_1241.tdf" 46 2 0 } } { "db/scfifo_go41.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/scfifo_go41.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "../../core/sync_fifo.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/sync_fifo.sv" 72 0 0 } } { "../../core/l2_axi_bus_interface.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_axi_bus_interface.sv" 133 0 0 } } { "../../core/l2_cache.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_cache.sv" 89 0 0 } } { "../../core/nyuzi.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/nyuzi.sv" 84 0 0 } } { "../fpga_top.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/fpga_top.sv" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1438873341670 "|fpga_top|nyuzi:nyuzi|l2_cache:l2_cache|l2_axi_bus_interface:l2_axi_bus_interface|sync_fifo:sync_fifo_pending_writeback|scfifo:scfifo|scfifo_go41:auto_generated|a_dpfifo_1241:dpfifo|altsyncram_5le1:FIFOram|ram_block1a399"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[367\] " "Synthesized away node \"nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[367\]\"" {  } { { "db/altsyncram_5le1.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/altsyncram_5le1.tdf" 10313 2 0 } } { "db/a_dpfifo_1241.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/a_dpfifo_1241.tdf" 46 2 0 } } { "db/scfifo_go41.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/scfifo_go41.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "../../core/sync_fifo.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/sync_fifo.sv" 72 0 0 } } { "../../core/l2_axi_bus_interface.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_axi_bus_interface.sv" 133 0 0 } } { "../../core/l2_cache.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_cache.sv" 89 0 0 } } { "../../core/nyuzi.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/nyuzi.sv" 84 0 0 } } { "../fpga_top.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/fpga_top.sv" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1438873341670 "|fpga_top|nyuzi:nyuzi|l2_cache:l2_cache|l2_axi_bus_interface:l2_axi_bus_interface|sync_fifo:sync_fifo_pending_writeback|scfifo:scfifo|scfifo_go41:auto_generated|a_dpfifo_1241:dpfifo|altsyncram_5le1:FIFOram|ram_block1a367"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[335\] " "Synthesized away node \"nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[335\]\"" {  } { { "db/altsyncram_5le1.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/altsyncram_5le1.tdf" 9417 2 0 } } { "db/a_dpfifo_1241.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/a_dpfifo_1241.tdf" 46 2 0 } } { "db/scfifo_go41.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/scfifo_go41.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "../../core/sync_fifo.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/sync_fifo.sv" 72 0 0 } } { "../../core/l2_axi_bus_interface.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_axi_bus_interface.sv" 133 0 0 } } { "../../core/l2_cache.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_cache.sv" 89 0 0 } } { "../../core/nyuzi.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/nyuzi.sv" 84 0 0 } } { "../fpga_top.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/fpga_top.sv" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1438873341670 "|fpga_top|nyuzi:nyuzi|l2_cache:l2_cache|l2_axi_bus_interface:l2_axi_bus_interface|sync_fifo:sync_fifo_pending_writeback|scfifo:scfifo|scfifo_go41:auto_generated|a_dpfifo_1241:dpfifo|altsyncram_5le1:FIFOram|ram_block1a335"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[303\] " "Synthesized away node \"nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[303\]\"" {  } { { "db/altsyncram_5le1.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/altsyncram_5le1.tdf" 8521 2 0 } } { "db/a_dpfifo_1241.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/a_dpfifo_1241.tdf" 46 2 0 } } { "db/scfifo_go41.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/scfifo_go41.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "../../core/sync_fifo.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/sync_fifo.sv" 72 0 0 } } { "../../core/l2_axi_bus_interface.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_axi_bus_interface.sv" 133 0 0 } } { "../../core/l2_cache.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_cache.sv" 89 0 0 } } { "../../core/nyuzi.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/nyuzi.sv" 84 0 0 } } { "../fpga_top.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/fpga_top.sv" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1438873341670 "|fpga_top|nyuzi:nyuzi|l2_cache:l2_cache|l2_axi_bus_interface:l2_axi_bus_interface|sync_fifo:sync_fifo_pending_writeback|scfifo:scfifo|scfifo_go41:auto_generated|a_dpfifo_1241:dpfifo|altsyncram_5le1:FIFOram|ram_block1a303"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[271\] " "Synthesized away node \"nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[271\]\"" {  } { { "db/altsyncram_5le1.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/altsyncram_5le1.tdf" 7625 2 0 } } { "db/a_dpfifo_1241.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/a_dpfifo_1241.tdf" 46 2 0 } } { "db/scfifo_go41.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/scfifo_go41.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "../../core/sync_fifo.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/sync_fifo.sv" 72 0 0 } } { "../../core/l2_axi_bus_interface.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_axi_bus_interface.sv" 133 0 0 } } { "../../core/l2_cache.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_cache.sv" 89 0 0 } } { "../../core/nyuzi.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/nyuzi.sv" 84 0 0 } } { "../fpga_top.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/fpga_top.sv" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1438873341670 "|fpga_top|nyuzi:nyuzi|l2_cache:l2_cache|l2_axi_bus_interface:l2_axi_bus_interface|sync_fifo:sync_fifo_pending_writeback|scfifo:scfifo|scfifo_go41:auto_generated|a_dpfifo_1241:dpfifo|altsyncram_5le1:FIFOram|ram_block1a271"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[239\] " "Synthesized away node \"nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[239\]\"" {  } { { "db/altsyncram_5le1.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/altsyncram_5le1.tdf" 6729 2 0 } } { "db/a_dpfifo_1241.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/a_dpfifo_1241.tdf" 46 2 0 } } { "db/scfifo_go41.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/scfifo_go41.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "../../core/sync_fifo.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/sync_fifo.sv" 72 0 0 } } { "../../core/l2_axi_bus_interface.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_axi_bus_interface.sv" 133 0 0 } } { "../../core/l2_cache.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_cache.sv" 89 0 0 } } { "../../core/nyuzi.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/nyuzi.sv" 84 0 0 } } { "../fpga_top.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/fpga_top.sv" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1438873341670 "|fpga_top|nyuzi:nyuzi|l2_cache:l2_cache|l2_axi_bus_interface:l2_axi_bus_interface|sync_fifo:sync_fifo_pending_writeback|scfifo:scfifo|scfifo_go41:auto_generated|a_dpfifo_1241:dpfifo|altsyncram_5le1:FIFOram|ram_block1a239"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[207\] " "Synthesized away node \"nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[207\]\"" {  } { { "db/altsyncram_5le1.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/altsyncram_5le1.tdf" 5833 2 0 } } { "db/a_dpfifo_1241.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/a_dpfifo_1241.tdf" 46 2 0 } } { "db/scfifo_go41.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/scfifo_go41.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "../../core/sync_fifo.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/sync_fifo.sv" 72 0 0 } } { "../../core/l2_axi_bus_interface.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_axi_bus_interface.sv" 133 0 0 } } { "../../core/l2_cache.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_cache.sv" 89 0 0 } } { "../../core/nyuzi.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/nyuzi.sv" 84 0 0 } } { "../fpga_top.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/fpga_top.sv" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1438873341670 "|fpga_top|nyuzi:nyuzi|l2_cache:l2_cache|l2_axi_bus_interface:l2_axi_bus_interface|sync_fifo:sync_fifo_pending_writeback|scfifo:scfifo|scfifo_go41:auto_generated|a_dpfifo_1241:dpfifo|altsyncram_5le1:FIFOram|ram_block1a207"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[175\] " "Synthesized away node \"nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[175\]\"" {  } { { "db/altsyncram_5le1.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/altsyncram_5le1.tdf" 4937 2 0 } } { "db/a_dpfifo_1241.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/a_dpfifo_1241.tdf" 46 2 0 } } { "db/scfifo_go41.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/scfifo_go41.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "../../core/sync_fifo.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/sync_fifo.sv" 72 0 0 } } { "../../core/l2_axi_bus_interface.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_axi_bus_interface.sv" 133 0 0 } } { "../../core/l2_cache.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_cache.sv" 89 0 0 } } { "../../core/nyuzi.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/nyuzi.sv" 84 0 0 } } { "../fpga_top.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/fpga_top.sv" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1438873341670 "|fpga_top|nyuzi:nyuzi|l2_cache:l2_cache|l2_axi_bus_interface:l2_axi_bus_interface|sync_fifo:sync_fifo_pending_writeback|scfifo:scfifo|scfifo_go41:auto_generated|a_dpfifo_1241:dpfifo|altsyncram_5le1:FIFOram|ram_block1a175"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[143\] " "Synthesized away node \"nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[143\]\"" {  } { { "db/altsyncram_5le1.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/altsyncram_5le1.tdf" 4041 2 0 } } { "db/a_dpfifo_1241.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/a_dpfifo_1241.tdf" 46 2 0 } } { "db/scfifo_go41.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/scfifo_go41.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "../../core/sync_fifo.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/sync_fifo.sv" 72 0 0 } } { "../../core/l2_axi_bus_interface.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_axi_bus_interface.sv" 133 0 0 } } { "../../core/l2_cache.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_cache.sv" 89 0 0 } } { "../../core/nyuzi.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/nyuzi.sv" 84 0 0 } } { "../fpga_top.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/fpga_top.sv" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1438873341670 "|fpga_top|nyuzi:nyuzi|l2_cache:l2_cache|l2_axi_bus_interface:l2_axi_bus_interface|sync_fifo:sync_fifo_pending_writeback|scfifo:scfifo|scfifo_go41:auto_generated|a_dpfifo_1241:dpfifo|altsyncram_5le1:FIFOram|ram_block1a143"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[111\] " "Synthesized away node \"nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[111\]\"" {  } { { "db/altsyncram_5le1.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/altsyncram_5le1.tdf" 3145 2 0 } } { "db/a_dpfifo_1241.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/a_dpfifo_1241.tdf" 46 2 0 } } { "db/scfifo_go41.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/scfifo_go41.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "../../core/sync_fifo.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/sync_fifo.sv" 72 0 0 } } { "../../core/l2_axi_bus_interface.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_axi_bus_interface.sv" 133 0 0 } } { "../../core/l2_cache.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_cache.sv" 89 0 0 } } { "../../core/nyuzi.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/nyuzi.sv" 84 0 0 } } { "../fpga_top.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/fpga_top.sv" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1438873341670 "|fpga_top|nyuzi:nyuzi|l2_cache:l2_cache|l2_axi_bus_interface:l2_axi_bus_interface|sync_fifo:sync_fifo_pending_writeback|scfifo:scfifo|scfifo_go41:auto_generated|a_dpfifo_1241:dpfifo|altsyncram_5le1:FIFOram|ram_block1a111"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[79\] " "Synthesized away node \"nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[79\]\"" {  } { { "db/altsyncram_5le1.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/altsyncram_5le1.tdf" 2249 2 0 } } { "db/a_dpfifo_1241.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/a_dpfifo_1241.tdf" 46 2 0 } } { "db/scfifo_go41.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/scfifo_go41.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "../../core/sync_fifo.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/sync_fifo.sv" 72 0 0 } } { "../../core/l2_axi_bus_interface.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_axi_bus_interface.sv" 133 0 0 } } { "../../core/l2_cache.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_cache.sv" 89 0 0 } } { "../../core/nyuzi.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/nyuzi.sv" 84 0 0 } } { "../fpga_top.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/fpga_top.sv" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1438873341670 "|fpga_top|nyuzi:nyuzi|l2_cache:l2_cache|l2_axi_bus_interface:l2_axi_bus_interface|sync_fifo:sync_fifo_pending_writeback|scfifo:scfifo|scfifo_go41:auto_generated|a_dpfifo_1241:dpfifo|altsyncram_5le1:FIFOram|ram_block1a79"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[47\] " "Synthesized away node \"nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[47\]\"" {  } { { "db/altsyncram_5le1.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/altsyncram_5le1.tdf" 1353 2 0 } } { "db/a_dpfifo_1241.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/a_dpfifo_1241.tdf" 46 2 0 } } { "db/scfifo_go41.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/scfifo_go41.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "../../core/sync_fifo.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/sync_fifo.sv" 72 0 0 } } { "../../core/l2_axi_bus_interface.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_axi_bus_interface.sv" 133 0 0 } } { "../../core/l2_cache.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_cache.sv" 89 0 0 } } { "../../core/nyuzi.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/nyuzi.sv" 84 0 0 } } { "../fpga_top.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/fpga_top.sv" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1438873341670 "|fpga_top|nyuzi:nyuzi|l2_cache:l2_cache|l2_axi_bus_interface:l2_axi_bus_interface|sync_fifo:sync_fifo_pending_writeback|scfifo:scfifo|scfifo_go41:auto_generated|a_dpfifo_1241:dpfifo|altsyncram_5le1:FIFOram|ram_block1a47"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[15\] " "Synthesized away node \"nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[15\]\"" {  } { { "db/altsyncram_5le1.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/altsyncram_5le1.tdf" 457 2 0 } } { "db/a_dpfifo_1241.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/a_dpfifo_1241.tdf" 46 2 0 } } { "db/scfifo_go41.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/scfifo_go41.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "../../core/sync_fifo.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/sync_fifo.sv" 72 0 0 } } { "../../core/l2_axi_bus_interface.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_axi_bus_interface.sv" 133 0 0 } } { "../../core/l2_cache.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_cache.sv" 89 0 0 } } { "../../core/nyuzi.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/nyuzi.sv" 84 0 0 } } { "../fpga_top.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/fpga_top.sv" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1438873341670 "|fpga_top|nyuzi:nyuzi|l2_cache:l2_cache|l2_axi_bus_interface:l2_axi_bus_interface|sync_fifo:sync_fifo_pending_writeback|scfifo:scfifo|scfifo_go41:auto_generated|a_dpfifo_1241:dpfifo|altsyncram_5le1:FIFOram|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[487\] " "Synthesized away node \"nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[487\]\"" {  } { { "db/altsyncram_5le1.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/altsyncram_5le1.tdf" 13673 2 0 } } { "db/a_dpfifo_1241.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/a_dpfifo_1241.tdf" 46 2 0 } } { "db/scfifo_go41.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/scfifo_go41.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "../../core/sync_fifo.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/sync_fifo.sv" 72 0 0 } } { "../../core/l2_axi_bus_interface.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_axi_bus_interface.sv" 133 0 0 } } { "../../core/l2_cache.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_cache.sv" 89 0 0 } } { "../../core/nyuzi.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/nyuzi.sv" 84 0 0 } } { "../fpga_top.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/fpga_top.sv" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1438873341670 "|fpga_top|nyuzi:nyuzi|l2_cache:l2_cache|l2_axi_bus_interface:l2_axi_bus_interface|sync_fifo:sync_fifo_pending_writeback|scfifo:scfifo|scfifo_go41:auto_generated|a_dpfifo_1241:dpfifo|altsyncram_5le1:FIFOram|ram_block1a487"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[359\] " "Synthesized away node \"nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[359\]\"" {  } { { "db/altsyncram_5le1.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/altsyncram_5le1.tdf" 10089 2 0 } } { "db/a_dpfifo_1241.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/a_dpfifo_1241.tdf" 46 2 0 } } { "db/scfifo_go41.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/scfifo_go41.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "../../core/sync_fifo.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/sync_fifo.sv" 72 0 0 } } { "../../core/l2_axi_bus_interface.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_axi_bus_interface.sv" 133 0 0 } } { "../../core/l2_cache.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_cache.sv" 89 0 0 } } { "../../core/nyuzi.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/nyuzi.sv" 84 0 0 } } { "../fpga_top.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/fpga_top.sv" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1438873341670 "|fpga_top|nyuzi:nyuzi|l2_cache:l2_cache|l2_axi_bus_interface:l2_axi_bus_interface|sync_fifo:sync_fifo_pending_writeback|scfifo:scfifo|scfifo_go41:auto_generated|a_dpfifo_1241:dpfifo|altsyncram_5le1:FIFOram|ram_block1a359"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[231\] " "Synthesized away node \"nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[231\]\"" {  } { { "db/altsyncram_5le1.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/altsyncram_5le1.tdf" 6505 2 0 } } { "db/a_dpfifo_1241.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/a_dpfifo_1241.tdf" 46 2 0 } } { "db/scfifo_go41.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/scfifo_go41.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "../../core/sync_fifo.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/sync_fifo.sv" 72 0 0 } } { "../../core/l2_axi_bus_interface.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_axi_bus_interface.sv" 133 0 0 } } { "../../core/l2_cache.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_cache.sv" 89 0 0 } } { "../../core/nyuzi.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/nyuzi.sv" 84 0 0 } } { "../fpga_top.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/fpga_top.sv" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1438873341670 "|fpga_top|nyuzi:nyuzi|l2_cache:l2_cache|l2_axi_bus_interface:l2_axi_bus_interface|sync_fifo:sync_fifo_pending_writeback|scfifo:scfifo|scfifo_go41:auto_generated|a_dpfifo_1241:dpfifo|altsyncram_5le1:FIFOram|ram_block1a231"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[103\] " "Synthesized away node \"nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[103\]\"" {  } { { "db/altsyncram_5le1.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/altsyncram_5le1.tdf" 2921 2 0 } } { "db/a_dpfifo_1241.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/a_dpfifo_1241.tdf" 46 2 0 } } { "db/scfifo_go41.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/scfifo_go41.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "../../core/sync_fifo.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/sync_fifo.sv" 72 0 0 } } { "../../core/l2_axi_bus_interface.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_axi_bus_interface.sv" 133 0 0 } } { "../../core/l2_cache.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_cache.sv" 89 0 0 } } { "../../core/nyuzi.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/nyuzi.sv" 84 0 0 } } { "../fpga_top.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/fpga_top.sv" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1438873341670 "|fpga_top|nyuzi:nyuzi|l2_cache:l2_cache|l2_axi_bus_interface:l2_axi_bus_interface|sync_fifo:sync_fifo_pending_writeback|scfifo:scfifo|scfifo_go41:auto_generated|a_dpfifo_1241:dpfifo|altsyncram_5le1:FIFOram|ram_block1a103"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[455\] " "Synthesized away node \"nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[455\]\"" {  } { { "db/altsyncram_5le1.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/altsyncram_5le1.tdf" 12777 2 0 } } { "db/a_dpfifo_1241.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/a_dpfifo_1241.tdf" 46 2 0 } } { "db/scfifo_go41.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/scfifo_go41.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "../../core/sync_fifo.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/sync_fifo.sv" 72 0 0 } } { "../../core/l2_axi_bus_interface.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_axi_bus_interface.sv" 133 0 0 } } { "../../core/l2_cache.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_cache.sv" 89 0 0 } } { "../../core/nyuzi.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/nyuzi.sv" 84 0 0 } } { "../fpga_top.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/fpga_top.sv" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1438873341670 "|fpga_top|nyuzi:nyuzi|l2_cache:l2_cache|l2_axi_bus_interface:l2_axi_bus_interface|sync_fifo:sync_fifo_pending_writeback|scfifo:scfifo|scfifo_go41:auto_generated|a_dpfifo_1241:dpfifo|altsyncram_5le1:FIFOram|ram_block1a455"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[327\] " "Synthesized away node \"nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[327\]\"" {  } { { "db/altsyncram_5le1.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/altsyncram_5le1.tdf" 9193 2 0 } } { "db/a_dpfifo_1241.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/a_dpfifo_1241.tdf" 46 2 0 } } { "db/scfifo_go41.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/scfifo_go41.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "../../core/sync_fifo.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/sync_fifo.sv" 72 0 0 } } { "../../core/l2_axi_bus_interface.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_axi_bus_interface.sv" 133 0 0 } } { "../../core/l2_cache.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_cache.sv" 89 0 0 } } { "../../core/nyuzi.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/nyuzi.sv" 84 0 0 } } { "../fpga_top.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/fpga_top.sv" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1438873341670 "|fpga_top|nyuzi:nyuzi|l2_cache:l2_cache|l2_axi_bus_interface:l2_axi_bus_interface|sync_fifo:sync_fifo_pending_writeback|scfifo:scfifo|scfifo_go41:auto_generated|a_dpfifo_1241:dpfifo|altsyncram_5le1:FIFOram|ram_block1a327"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[199\] " "Synthesized away node \"nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[199\]\"" {  } { { "db/altsyncram_5le1.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/altsyncram_5le1.tdf" 5609 2 0 } } { "db/a_dpfifo_1241.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/a_dpfifo_1241.tdf" 46 2 0 } } { "db/scfifo_go41.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/scfifo_go41.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "../../core/sync_fifo.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/sync_fifo.sv" 72 0 0 } } { "../../core/l2_axi_bus_interface.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_axi_bus_interface.sv" 133 0 0 } } { "../../core/l2_cache.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_cache.sv" 89 0 0 } } { "../../core/nyuzi.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/nyuzi.sv" 84 0 0 } } { "../fpga_top.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/fpga_top.sv" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1438873341670 "|fpga_top|nyuzi:nyuzi|l2_cache:l2_cache|l2_axi_bus_interface:l2_axi_bus_interface|sync_fifo:sync_fifo_pending_writeback|scfifo:scfifo|scfifo_go41:auto_generated|a_dpfifo_1241:dpfifo|altsyncram_5le1:FIFOram|ram_block1a199"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[71\] " "Synthesized away node \"nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[71\]\"" {  } { { "db/altsyncram_5le1.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/altsyncram_5le1.tdf" 2025 2 0 } } { "db/a_dpfifo_1241.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/a_dpfifo_1241.tdf" 46 2 0 } } { "db/scfifo_go41.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/scfifo_go41.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "../../core/sync_fifo.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/sync_fifo.sv" 72 0 0 } } { "../../core/l2_axi_bus_interface.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_axi_bus_interface.sv" 133 0 0 } } { "../../core/l2_cache.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_cache.sv" 89 0 0 } } { "../../core/nyuzi.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/nyuzi.sv" 84 0 0 } } { "../fpga_top.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/fpga_top.sv" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1438873341670 "|fpga_top|nyuzi:nyuzi|l2_cache:l2_cache|l2_axi_bus_interface:l2_axi_bus_interface|sync_fifo:sync_fifo_pending_writeback|scfifo:scfifo|scfifo_go41:auto_generated|a_dpfifo_1241:dpfifo|altsyncram_5le1:FIFOram|ram_block1a71"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[423\] " "Synthesized away node \"nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[423\]\"" {  } { { "db/altsyncram_5le1.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/altsyncram_5le1.tdf" 11881 2 0 } } { "db/a_dpfifo_1241.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/a_dpfifo_1241.tdf" 46 2 0 } } { "db/scfifo_go41.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/scfifo_go41.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "../../core/sync_fifo.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/sync_fifo.sv" 72 0 0 } } { "../../core/l2_axi_bus_interface.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_axi_bus_interface.sv" 133 0 0 } } { "../../core/l2_cache.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_cache.sv" 89 0 0 } } { "../../core/nyuzi.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/nyuzi.sv" 84 0 0 } } { "../fpga_top.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/fpga_top.sv" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1438873341670 "|fpga_top|nyuzi:nyuzi|l2_cache:l2_cache|l2_axi_bus_interface:l2_axi_bus_interface|sync_fifo:sync_fifo_pending_writeback|scfifo:scfifo|scfifo_go41:auto_generated|a_dpfifo_1241:dpfifo|altsyncram_5le1:FIFOram|ram_block1a423"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[295\] " "Synthesized away node \"nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[295\]\"" {  } { { "db/altsyncram_5le1.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/altsyncram_5le1.tdf" 8297 2 0 } } { "db/a_dpfifo_1241.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/a_dpfifo_1241.tdf" 46 2 0 } } { "db/scfifo_go41.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/scfifo_go41.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "../../core/sync_fifo.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/sync_fifo.sv" 72 0 0 } } { "../../core/l2_axi_bus_interface.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_axi_bus_interface.sv" 133 0 0 } } { "../../core/l2_cache.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_cache.sv" 89 0 0 } } { "../../core/nyuzi.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/nyuzi.sv" 84 0 0 } } { "../fpga_top.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/fpga_top.sv" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1438873341670 "|fpga_top|nyuzi:nyuzi|l2_cache:l2_cache|l2_axi_bus_interface:l2_axi_bus_interface|sync_fifo:sync_fifo_pending_writeback|scfifo:scfifo|scfifo_go41:auto_generated|a_dpfifo_1241:dpfifo|altsyncram_5le1:FIFOram|ram_block1a295"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[167\] " "Synthesized away node \"nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[167\]\"" {  } { { "db/altsyncram_5le1.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/altsyncram_5le1.tdf" 4713 2 0 } } { "db/a_dpfifo_1241.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/a_dpfifo_1241.tdf" 46 2 0 } } { "db/scfifo_go41.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/scfifo_go41.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "../../core/sync_fifo.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/sync_fifo.sv" 72 0 0 } } { "../../core/l2_axi_bus_interface.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_axi_bus_interface.sv" 133 0 0 } } { "../../core/l2_cache.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_cache.sv" 89 0 0 } } { "../../core/nyuzi.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/nyuzi.sv" 84 0 0 } } { "../fpga_top.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/fpga_top.sv" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1438873341670 "|fpga_top|nyuzi:nyuzi|l2_cache:l2_cache|l2_axi_bus_interface:l2_axi_bus_interface|sync_fifo:sync_fifo_pending_writeback|scfifo:scfifo|scfifo_go41:auto_generated|a_dpfifo_1241:dpfifo|altsyncram_5le1:FIFOram|ram_block1a167"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[39\] " "Synthesized away node \"nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[39\]\"" {  } { { "db/altsyncram_5le1.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/altsyncram_5le1.tdf" 1129 2 0 } } { "db/a_dpfifo_1241.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/a_dpfifo_1241.tdf" 46 2 0 } } { "db/scfifo_go41.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/scfifo_go41.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "../../core/sync_fifo.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/sync_fifo.sv" 72 0 0 } } { "../../core/l2_axi_bus_interface.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_axi_bus_interface.sv" 133 0 0 } } { "../../core/l2_cache.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_cache.sv" 89 0 0 } } { "../../core/nyuzi.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/nyuzi.sv" 84 0 0 } } { "../fpga_top.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/fpga_top.sv" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1438873341670 "|fpga_top|nyuzi:nyuzi|l2_cache:l2_cache|l2_axi_bus_interface:l2_axi_bus_interface|sync_fifo:sync_fifo_pending_writeback|scfifo:scfifo|scfifo_go41:auto_generated|a_dpfifo_1241:dpfifo|altsyncram_5le1:FIFOram|ram_block1a39"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[391\] " "Synthesized away node \"nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[391\]\"" {  } { { "db/altsyncram_5le1.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/altsyncram_5le1.tdf" 10985 2 0 } } { "db/a_dpfifo_1241.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/a_dpfifo_1241.tdf" 46 2 0 } } { "db/scfifo_go41.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/scfifo_go41.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "../../core/sync_fifo.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/sync_fifo.sv" 72 0 0 } } { "../../core/l2_axi_bus_interface.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_axi_bus_interface.sv" 133 0 0 } } { "../../core/l2_cache.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_cache.sv" 89 0 0 } } { "../../core/nyuzi.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/nyuzi.sv" 84 0 0 } } { "../fpga_top.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/fpga_top.sv" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1438873341670 "|fpga_top|nyuzi:nyuzi|l2_cache:l2_cache|l2_axi_bus_interface:l2_axi_bus_interface|sync_fifo:sync_fifo_pending_writeback|scfifo:scfifo|scfifo_go41:auto_generated|a_dpfifo_1241:dpfifo|altsyncram_5le1:FIFOram|ram_block1a391"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[263\] " "Synthesized away node \"nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[263\]\"" {  } { { "db/altsyncram_5le1.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/altsyncram_5le1.tdf" 7401 2 0 } } { "db/a_dpfifo_1241.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/a_dpfifo_1241.tdf" 46 2 0 } } { "db/scfifo_go41.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/scfifo_go41.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "../../core/sync_fifo.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/sync_fifo.sv" 72 0 0 } } { "../../core/l2_axi_bus_interface.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_axi_bus_interface.sv" 133 0 0 } } { "../../core/l2_cache.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_cache.sv" 89 0 0 } } { "../../core/nyuzi.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/nyuzi.sv" 84 0 0 } } { "../fpga_top.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/fpga_top.sv" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1438873341670 "|fpga_top|nyuzi:nyuzi|l2_cache:l2_cache|l2_axi_bus_interface:l2_axi_bus_interface|sync_fifo:sync_fifo_pending_writeback|scfifo:scfifo|scfifo_go41:auto_generated|a_dpfifo_1241:dpfifo|altsyncram_5le1:FIFOram|ram_block1a263"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[135\] " "Synthesized away node \"nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[135\]\"" {  } { { "db/altsyncram_5le1.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/altsyncram_5le1.tdf" 3817 2 0 } } { "db/a_dpfifo_1241.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/a_dpfifo_1241.tdf" 46 2 0 } } { "db/scfifo_go41.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/scfifo_go41.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "../../core/sync_fifo.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/sync_fifo.sv" 72 0 0 } } { "../../core/l2_axi_bus_interface.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_axi_bus_interface.sv" 133 0 0 } } { "../../core/l2_cache.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_cache.sv" 89 0 0 } } { "../../core/nyuzi.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/nyuzi.sv" 84 0 0 } } { "../fpga_top.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/fpga_top.sv" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1438873341670 "|fpga_top|nyuzi:nyuzi|l2_cache:l2_cache|l2_axi_bus_interface:l2_axi_bus_interface|sync_fifo:sync_fifo_pending_writeback|scfifo:scfifo|scfifo_go41:auto_generated|a_dpfifo_1241:dpfifo|altsyncram_5le1:FIFOram|ram_block1a135"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[7\] " "Synthesized away node \"nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[7\]\"" {  } { { "db/altsyncram_5le1.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/altsyncram_5le1.tdf" 233 2 0 } } { "db/a_dpfifo_1241.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/a_dpfifo_1241.tdf" 46 2 0 } } { "db/scfifo_go41.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/scfifo_go41.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "../../core/sync_fifo.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/sync_fifo.sv" 72 0 0 } } { "../../core/l2_axi_bus_interface.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_axi_bus_interface.sv" 133 0 0 } } { "../../core/l2_cache.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_cache.sv" 89 0 0 } } { "../../core/nyuzi.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/nyuzi.sv" 84 0 0 } } { "../fpga_top.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/fpga_top.sv" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1438873341670 "|fpga_top|nyuzi:nyuzi|l2_cache:l2_cache|l2_axi_bus_interface:l2_axi_bus_interface|sync_fifo:sync_fifo_pending_writeback|scfifo:scfifo|scfifo_go41:auto_generated|a_dpfifo_1241:dpfifo|altsyncram_5le1:FIFOram|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[504\] " "Synthesized away node \"nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[504\]\"" {  } { { "db/altsyncram_5le1.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/altsyncram_5le1.tdf" 14149 2 0 } } { "db/a_dpfifo_1241.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/a_dpfifo_1241.tdf" 46 2 0 } } { "db/scfifo_go41.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/scfifo_go41.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "../../core/sync_fifo.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/sync_fifo.sv" 72 0 0 } } { "../../core/l2_axi_bus_interface.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_axi_bus_interface.sv" 133 0 0 } } { "../../core/l2_cache.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_cache.sv" 89 0 0 } } { "../../core/nyuzi.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/nyuzi.sv" 84 0 0 } } { "../fpga_top.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/fpga_top.sv" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1438873341670 "|fpga_top|nyuzi:nyuzi|l2_cache:l2_cache|l2_axi_bus_interface:l2_axi_bus_interface|sync_fifo:sync_fifo_pending_writeback|scfifo:scfifo|scfifo_go41:auto_generated|a_dpfifo_1241:dpfifo|altsyncram_5le1:FIFOram|ram_block1a504"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[472\] " "Synthesized away node \"nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[472\]\"" {  } { { "db/altsyncram_5le1.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/altsyncram_5le1.tdf" 13253 2 0 } } { "db/a_dpfifo_1241.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/a_dpfifo_1241.tdf" 46 2 0 } } { "db/scfifo_go41.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/scfifo_go41.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "../../core/sync_fifo.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/sync_fifo.sv" 72 0 0 } } { "../../core/l2_axi_bus_interface.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_axi_bus_interface.sv" 133 0 0 } } { "../../core/l2_cache.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_cache.sv" 89 0 0 } } { "../../core/nyuzi.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/nyuzi.sv" 84 0 0 } } { "../fpga_top.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/fpga_top.sv" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1438873341670 "|fpga_top|nyuzi:nyuzi|l2_cache:l2_cache|l2_axi_bus_interface:l2_axi_bus_interface|sync_fifo:sync_fifo_pending_writeback|scfifo:scfifo|scfifo_go41:auto_generated|a_dpfifo_1241:dpfifo|altsyncram_5le1:FIFOram|ram_block1a472"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[440\] " "Synthesized away node \"nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[440\]\"" {  } { { "db/altsyncram_5le1.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/altsyncram_5le1.tdf" 12357 2 0 } } { "db/a_dpfifo_1241.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/a_dpfifo_1241.tdf" 46 2 0 } } { "db/scfifo_go41.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/scfifo_go41.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "../../core/sync_fifo.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/sync_fifo.sv" 72 0 0 } } { "../../core/l2_axi_bus_interface.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_axi_bus_interface.sv" 133 0 0 } } { "../../core/l2_cache.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_cache.sv" 89 0 0 } } { "../../core/nyuzi.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/nyuzi.sv" 84 0 0 } } { "../fpga_top.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/fpga_top.sv" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1438873341670 "|fpga_top|nyuzi:nyuzi|l2_cache:l2_cache|l2_axi_bus_interface:l2_axi_bus_interface|sync_fifo:sync_fifo_pending_writeback|scfifo:scfifo|scfifo_go41:auto_generated|a_dpfifo_1241:dpfifo|altsyncram_5le1:FIFOram|ram_block1a440"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[408\] " "Synthesized away node \"nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[408\]\"" {  } { { "db/altsyncram_5le1.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/altsyncram_5le1.tdf" 11461 2 0 } } { "db/a_dpfifo_1241.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/a_dpfifo_1241.tdf" 46 2 0 } } { "db/scfifo_go41.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/scfifo_go41.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "../../core/sync_fifo.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/sync_fifo.sv" 72 0 0 } } { "../../core/l2_axi_bus_interface.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_axi_bus_interface.sv" 133 0 0 } } { "../../core/l2_cache.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_cache.sv" 89 0 0 } } { "../../core/nyuzi.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/nyuzi.sv" 84 0 0 } } { "../fpga_top.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/fpga_top.sv" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1438873341670 "|fpga_top|nyuzi:nyuzi|l2_cache:l2_cache|l2_axi_bus_interface:l2_axi_bus_interface|sync_fifo:sync_fifo_pending_writeback|scfifo:scfifo|scfifo_go41:auto_generated|a_dpfifo_1241:dpfifo|altsyncram_5le1:FIFOram|ram_block1a408"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[376\] " "Synthesized away node \"nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[376\]\"" {  } { { "db/altsyncram_5le1.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/altsyncram_5le1.tdf" 10565 2 0 } } { "db/a_dpfifo_1241.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/a_dpfifo_1241.tdf" 46 2 0 } } { "db/scfifo_go41.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/scfifo_go41.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "../../core/sync_fifo.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/sync_fifo.sv" 72 0 0 } } { "../../core/l2_axi_bus_interface.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_axi_bus_interface.sv" 133 0 0 } } { "../../core/l2_cache.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_cache.sv" 89 0 0 } } { "../../core/nyuzi.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/nyuzi.sv" 84 0 0 } } { "../fpga_top.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/fpga_top.sv" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1438873341670 "|fpga_top|nyuzi:nyuzi|l2_cache:l2_cache|l2_axi_bus_interface:l2_axi_bus_interface|sync_fifo:sync_fifo_pending_writeback|scfifo:scfifo|scfifo_go41:auto_generated|a_dpfifo_1241:dpfifo|altsyncram_5le1:FIFOram|ram_block1a376"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[344\] " "Synthesized away node \"nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[344\]\"" {  } { { "db/altsyncram_5le1.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/altsyncram_5le1.tdf" 9669 2 0 } } { "db/a_dpfifo_1241.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/a_dpfifo_1241.tdf" 46 2 0 } } { "db/scfifo_go41.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/scfifo_go41.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "../../core/sync_fifo.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/sync_fifo.sv" 72 0 0 } } { "../../core/l2_axi_bus_interface.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_axi_bus_interface.sv" 133 0 0 } } { "../../core/l2_cache.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_cache.sv" 89 0 0 } } { "../../core/nyuzi.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/nyuzi.sv" 84 0 0 } } { "../fpga_top.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/fpga_top.sv" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1438873341670 "|fpga_top|nyuzi:nyuzi|l2_cache:l2_cache|l2_axi_bus_interface:l2_axi_bus_interface|sync_fifo:sync_fifo_pending_writeback|scfifo:scfifo|scfifo_go41:auto_generated|a_dpfifo_1241:dpfifo|altsyncram_5le1:FIFOram|ram_block1a344"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[312\] " "Synthesized away node \"nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[312\]\"" {  } { { "db/altsyncram_5le1.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/altsyncram_5le1.tdf" 8773 2 0 } } { "db/a_dpfifo_1241.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/a_dpfifo_1241.tdf" 46 2 0 } } { "db/scfifo_go41.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/scfifo_go41.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "../../core/sync_fifo.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/sync_fifo.sv" 72 0 0 } } { "../../core/l2_axi_bus_interface.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_axi_bus_interface.sv" 133 0 0 } } { "../../core/l2_cache.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_cache.sv" 89 0 0 } } { "../../core/nyuzi.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/nyuzi.sv" 84 0 0 } } { "../fpga_top.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/fpga_top.sv" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1438873341670 "|fpga_top|nyuzi:nyuzi|l2_cache:l2_cache|l2_axi_bus_interface:l2_axi_bus_interface|sync_fifo:sync_fifo_pending_writeback|scfifo:scfifo|scfifo_go41:auto_generated|a_dpfifo_1241:dpfifo|altsyncram_5le1:FIFOram|ram_block1a312"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[280\] " "Synthesized away node \"nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[280\]\"" {  } { { "db/altsyncram_5le1.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/altsyncram_5le1.tdf" 7877 2 0 } } { "db/a_dpfifo_1241.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/a_dpfifo_1241.tdf" 46 2 0 } } { "db/scfifo_go41.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/scfifo_go41.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "../../core/sync_fifo.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/sync_fifo.sv" 72 0 0 } } { "../../core/l2_axi_bus_interface.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_axi_bus_interface.sv" 133 0 0 } } { "../../core/l2_cache.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_cache.sv" 89 0 0 } } { "../../core/nyuzi.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/nyuzi.sv" 84 0 0 } } { "../fpga_top.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/fpga_top.sv" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1438873341670 "|fpga_top|nyuzi:nyuzi|l2_cache:l2_cache|l2_axi_bus_interface:l2_axi_bus_interface|sync_fifo:sync_fifo_pending_writeback|scfifo:scfifo|scfifo_go41:auto_generated|a_dpfifo_1241:dpfifo|altsyncram_5le1:FIFOram|ram_block1a280"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[248\] " "Synthesized away node \"nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[248\]\"" {  } { { "db/altsyncram_5le1.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/altsyncram_5le1.tdf" 6981 2 0 } } { "db/a_dpfifo_1241.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/a_dpfifo_1241.tdf" 46 2 0 } } { "db/scfifo_go41.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/scfifo_go41.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "../../core/sync_fifo.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/sync_fifo.sv" 72 0 0 } } { "../../core/l2_axi_bus_interface.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_axi_bus_interface.sv" 133 0 0 } } { "../../core/l2_cache.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_cache.sv" 89 0 0 } } { "../../core/nyuzi.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/nyuzi.sv" 84 0 0 } } { "../fpga_top.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/fpga_top.sv" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1438873341670 "|fpga_top|nyuzi:nyuzi|l2_cache:l2_cache|l2_axi_bus_interface:l2_axi_bus_interface|sync_fifo:sync_fifo_pending_writeback|scfifo:scfifo|scfifo_go41:auto_generated|a_dpfifo_1241:dpfifo|altsyncram_5le1:FIFOram|ram_block1a248"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[216\] " "Synthesized away node \"nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[216\]\"" {  } { { "db/altsyncram_5le1.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/altsyncram_5le1.tdf" 6085 2 0 } } { "db/a_dpfifo_1241.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/a_dpfifo_1241.tdf" 46 2 0 } } { "db/scfifo_go41.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/scfifo_go41.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "../../core/sync_fifo.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/sync_fifo.sv" 72 0 0 } } { "../../core/l2_axi_bus_interface.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_axi_bus_interface.sv" 133 0 0 } } { "../../core/l2_cache.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_cache.sv" 89 0 0 } } { "../../core/nyuzi.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/nyuzi.sv" 84 0 0 } } { "../fpga_top.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/fpga_top.sv" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1438873341670 "|fpga_top|nyuzi:nyuzi|l2_cache:l2_cache|l2_axi_bus_interface:l2_axi_bus_interface|sync_fifo:sync_fifo_pending_writeback|scfifo:scfifo|scfifo_go41:auto_generated|a_dpfifo_1241:dpfifo|altsyncram_5le1:FIFOram|ram_block1a216"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[184\] " "Synthesized away node \"nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[184\]\"" {  } { { "db/altsyncram_5le1.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/altsyncram_5le1.tdf" 5189 2 0 } } { "db/a_dpfifo_1241.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/a_dpfifo_1241.tdf" 46 2 0 } } { "db/scfifo_go41.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/scfifo_go41.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "../../core/sync_fifo.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/sync_fifo.sv" 72 0 0 } } { "../../core/l2_axi_bus_interface.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_axi_bus_interface.sv" 133 0 0 } } { "../../core/l2_cache.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_cache.sv" 89 0 0 } } { "../../core/nyuzi.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/nyuzi.sv" 84 0 0 } } { "../fpga_top.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/fpga_top.sv" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1438873341670 "|fpga_top|nyuzi:nyuzi|l2_cache:l2_cache|l2_axi_bus_interface:l2_axi_bus_interface|sync_fifo:sync_fifo_pending_writeback|scfifo:scfifo|scfifo_go41:auto_generated|a_dpfifo_1241:dpfifo|altsyncram_5le1:FIFOram|ram_block1a184"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[152\] " "Synthesized away node \"nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[152\]\"" {  } { { "db/altsyncram_5le1.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/altsyncram_5le1.tdf" 4293 2 0 } } { "db/a_dpfifo_1241.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/a_dpfifo_1241.tdf" 46 2 0 } } { "db/scfifo_go41.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/scfifo_go41.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "../../core/sync_fifo.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/sync_fifo.sv" 72 0 0 } } { "../../core/l2_axi_bus_interface.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_axi_bus_interface.sv" 133 0 0 } } { "../../core/l2_cache.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_cache.sv" 89 0 0 } } { "../../core/nyuzi.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/nyuzi.sv" 84 0 0 } } { "../fpga_top.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/fpga_top.sv" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1438873341670 "|fpga_top|nyuzi:nyuzi|l2_cache:l2_cache|l2_axi_bus_interface:l2_axi_bus_interface|sync_fifo:sync_fifo_pending_writeback|scfifo:scfifo|scfifo_go41:auto_generated|a_dpfifo_1241:dpfifo|altsyncram_5le1:FIFOram|ram_block1a152"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[120\] " "Synthesized away node \"nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[120\]\"" {  } { { "db/altsyncram_5le1.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/altsyncram_5le1.tdf" 3397 2 0 } } { "db/a_dpfifo_1241.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/a_dpfifo_1241.tdf" 46 2 0 } } { "db/scfifo_go41.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/scfifo_go41.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "../../core/sync_fifo.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/sync_fifo.sv" 72 0 0 } } { "../../core/l2_axi_bus_interface.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_axi_bus_interface.sv" 133 0 0 } } { "../../core/l2_cache.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_cache.sv" 89 0 0 } } { "../../core/nyuzi.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/nyuzi.sv" 84 0 0 } } { "../fpga_top.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/fpga_top.sv" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1438873341670 "|fpga_top|nyuzi:nyuzi|l2_cache:l2_cache|l2_axi_bus_interface:l2_axi_bus_interface|sync_fifo:sync_fifo_pending_writeback|scfifo:scfifo|scfifo_go41:auto_generated|a_dpfifo_1241:dpfifo|altsyncram_5le1:FIFOram|ram_block1a120"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[88\] " "Synthesized away node \"nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[88\]\"" {  } { { "db/altsyncram_5le1.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/altsyncram_5le1.tdf" 2501 2 0 } } { "db/a_dpfifo_1241.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/a_dpfifo_1241.tdf" 46 2 0 } } { "db/scfifo_go41.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/scfifo_go41.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "../../core/sync_fifo.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/sync_fifo.sv" 72 0 0 } } { "../../core/l2_axi_bus_interface.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_axi_bus_interface.sv" 133 0 0 } } { "../../core/l2_cache.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_cache.sv" 89 0 0 } } { "../../core/nyuzi.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/nyuzi.sv" 84 0 0 } } { "../fpga_top.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/fpga_top.sv" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1438873341670 "|fpga_top|nyuzi:nyuzi|l2_cache:l2_cache|l2_axi_bus_interface:l2_axi_bus_interface|sync_fifo:sync_fifo_pending_writeback|scfifo:scfifo|scfifo_go41:auto_generated|a_dpfifo_1241:dpfifo|altsyncram_5le1:FIFOram|ram_block1a88"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[56\] " "Synthesized away node \"nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[56\]\"" {  } { { "db/altsyncram_5le1.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/altsyncram_5le1.tdf" 1605 2 0 } } { "db/a_dpfifo_1241.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/a_dpfifo_1241.tdf" 46 2 0 } } { "db/scfifo_go41.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/scfifo_go41.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "../../core/sync_fifo.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/sync_fifo.sv" 72 0 0 } } { "../../core/l2_axi_bus_interface.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_axi_bus_interface.sv" 133 0 0 } } { "../../core/l2_cache.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_cache.sv" 89 0 0 } } { "../../core/nyuzi.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/nyuzi.sv" 84 0 0 } } { "../fpga_top.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/fpga_top.sv" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1438873341670 "|fpga_top|nyuzi:nyuzi|l2_cache:l2_cache|l2_axi_bus_interface:l2_axi_bus_interface|sync_fifo:sync_fifo_pending_writeback|scfifo:scfifo|scfifo_go41:auto_generated|a_dpfifo_1241:dpfifo|altsyncram_5le1:FIFOram|ram_block1a56"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[24\] " "Synthesized away node \"nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[24\]\"" {  } { { "db/altsyncram_5le1.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/altsyncram_5le1.tdf" 709 2 0 } } { "db/a_dpfifo_1241.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/a_dpfifo_1241.tdf" 46 2 0 } } { "db/scfifo_go41.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/scfifo_go41.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "../../core/sync_fifo.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/sync_fifo.sv" 72 0 0 } } { "../../core/l2_axi_bus_interface.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_axi_bus_interface.sv" 133 0 0 } } { "../../core/l2_cache.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_cache.sv" 89 0 0 } } { "../../core/nyuzi.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/nyuzi.sv" 84 0 0 } } { "../fpga_top.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/fpga_top.sv" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1438873341670 "|fpga_top|nyuzi:nyuzi|l2_cache:l2_cache|l2_axi_bus_interface:l2_axi_bus_interface|sync_fifo:sync_fifo_pending_writeback|scfifo:scfifo|scfifo_go41:auto_generated|a_dpfifo_1241:dpfifo|altsyncram_5le1:FIFOram|ram_block1a24"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[496\] " "Synthesized away node \"nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[496\]\"" {  } { { "db/altsyncram_5le1.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/altsyncram_5le1.tdf" 13925 2 0 } } { "db/a_dpfifo_1241.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/a_dpfifo_1241.tdf" 46 2 0 } } { "db/scfifo_go41.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/scfifo_go41.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "../../core/sync_fifo.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/sync_fifo.sv" 72 0 0 } } { "../../core/l2_axi_bus_interface.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_axi_bus_interface.sv" 133 0 0 } } { "../../core/l2_cache.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_cache.sv" 89 0 0 } } { "../../core/nyuzi.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/nyuzi.sv" 84 0 0 } } { "../fpga_top.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/fpga_top.sv" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1438873341670 "|fpga_top|nyuzi:nyuzi|l2_cache:l2_cache|l2_axi_bus_interface:l2_axi_bus_interface|sync_fifo:sync_fifo_pending_writeback|scfifo:scfifo|scfifo_go41:auto_generated|a_dpfifo_1241:dpfifo|altsyncram_5le1:FIFOram|ram_block1a496"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[368\] " "Synthesized away node \"nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[368\]\"" {  } { { "db/altsyncram_5le1.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/altsyncram_5le1.tdf" 10341 2 0 } } { "db/a_dpfifo_1241.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/a_dpfifo_1241.tdf" 46 2 0 } } { "db/scfifo_go41.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/scfifo_go41.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "../../core/sync_fifo.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/sync_fifo.sv" 72 0 0 } } { "../../core/l2_axi_bus_interface.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_axi_bus_interface.sv" 133 0 0 } } { "../../core/l2_cache.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_cache.sv" 89 0 0 } } { "../../core/nyuzi.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/nyuzi.sv" 84 0 0 } } { "../fpga_top.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/fpga_top.sv" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1438873341670 "|fpga_top|nyuzi:nyuzi|l2_cache:l2_cache|l2_axi_bus_interface:l2_axi_bus_interface|sync_fifo:sync_fifo_pending_writeback|scfifo:scfifo|scfifo_go41:auto_generated|a_dpfifo_1241:dpfifo|altsyncram_5le1:FIFOram|ram_block1a368"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[240\] " "Synthesized away node \"nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[240\]\"" {  } { { "db/altsyncram_5le1.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/altsyncram_5le1.tdf" 6757 2 0 } } { "db/a_dpfifo_1241.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/a_dpfifo_1241.tdf" 46 2 0 } } { "db/scfifo_go41.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/scfifo_go41.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "../../core/sync_fifo.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/sync_fifo.sv" 72 0 0 } } { "../../core/l2_axi_bus_interface.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_axi_bus_interface.sv" 133 0 0 } } { "../../core/l2_cache.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_cache.sv" 89 0 0 } } { "../../core/nyuzi.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/nyuzi.sv" 84 0 0 } } { "../fpga_top.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/fpga_top.sv" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1438873341670 "|fpga_top|nyuzi:nyuzi|l2_cache:l2_cache|l2_axi_bus_interface:l2_axi_bus_interface|sync_fifo:sync_fifo_pending_writeback|scfifo:scfifo|scfifo_go41:auto_generated|a_dpfifo_1241:dpfifo|altsyncram_5le1:FIFOram|ram_block1a240"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[112\] " "Synthesized away node \"nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[112\]\"" {  } { { "db/altsyncram_5le1.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/altsyncram_5le1.tdf" 3173 2 0 } } { "db/a_dpfifo_1241.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/a_dpfifo_1241.tdf" 46 2 0 } } { "db/scfifo_go41.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/scfifo_go41.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "../../core/sync_fifo.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/sync_fifo.sv" 72 0 0 } } { "../../core/l2_axi_bus_interface.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_axi_bus_interface.sv" 133 0 0 } } { "../../core/l2_cache.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_cache.sv" 89 0 0 } } { "../../core/nyuzi.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/nyuzi.sv" 84 0 0 } } { "../fpga_top.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/fpga_top.sv" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1438873341670 "|fpga_top|nyuzi:nyuzi|l2_cache:l2_cache|l2_axi_bus_interface:l2_axi_bus_interface|sync_fifo:sync_fifo_pending_writeback|scfifo:scfifo|scfifo_go41:auto_generated|a_dpfifo_1241:dpfifo|altsyncram_5le1:FIFOram|ram_block1a112"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[464\] " "Synthesized away node \"nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[464\]\"" {  } { { "db/altsyncram_5le1.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/altsyncram_5le1.tdf" 13029 2 0 } } { "db/a_dpfifo_1241.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/a_dpfifo_1241.tdf" 46 2 0 } } { "db/scfifo_go41.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/scfifo_go41.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "../../core/sync_fifo.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/sync_fifo.sv" 72 0 0 } } { "../../core/l2_axi_bus_interface.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_axi_bus_interface.sv" 133 0 0 } } { "../../core/l2_cache.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_cache.sv" 89 0 0 } } { "../../core/nyuzi.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/nyuzi.sv" 84 0 0 } } { "../fpga_top.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/fpga_top.sv" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1438873341670 "|fpga_top|nyuzi:nyuzi|l2_cache:l2_cache|l2_axi_bus_interface:l2_axi_bus_interface|sync_fifo:sync_fifo_pending_writeback|scfifo:scfifo|scfifo_go41:auto_generated|a_dpfifo_1241:dpfifo|altsyncram_5le1:FIFOram|ram_block1a464"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[336\] " "Synthesized away node \"nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[336\]\"" {  } { { "db/altsyncram_5le1.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/altsyncram_5le1.tdf" 9445 2 0 } } { "db/a_dpfifo_1241.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/a_dpfifo_1241.tdf" 46 2 0 } } { "db/scfifo_go41.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/scfifo_go41.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "../../core/sync_fifo.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/sync_fifo.sv" 72 0 0 } } { "../../core/l2_axi_bus_interface.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_axi_bus_interface.sv" 133 0 0 } } { "../../core/l2_cache.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_cache.sv" 89 0 0 } } { "../../core/nyuzi.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/nyuzi.sv" 84 0 0 } } { "../fpga_top.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/fpga_top.sv" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1438873341670 "|fpga_top|nyuzi:nyuzi|l2_cache:l2_cache|l2_axi_bus_interface:l2_axi_bus_interface|sync_fifo:sync_fifo_pending_writeback|scfifo:scfifo|scfifo_go41:auto_generated|a_dpfifo_1241:dpfifo|altsyncram_5le1:FIFOram|ram_block1a336"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[208\] " "Synthesized away node \"nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[208\]\"" {  } { { "db/altsyncram_5le1.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/altsyncram_5le1.tdf" 5861 2 0 } } { "db/a_dpfifo_1241.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/a_dpfifo_1241.tdf" 46 2 0 } } { "db/scfifo_go41.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/scfifo_go41.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "../../core/sync_fifo.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/sync_fifo.sv" 72 0 0 } } { "../../core/l2_axi_bus_interface.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_axi_bus_interface.sv" 133 0 0 } } { "../../core/l2_cache.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_cache.sv" 89 0 0 } } { "../../core/nyuzi.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/nyuzi.sv" 84 0 0 } } { "../fpga_top.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/fpga_top.sv" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1438873341670 "|fpga_top|nyuzi:nyuzi|l2_cache:l2_cache|l2_axi_bus_interface:l2_axi_bus_interface|sync_fifo:sync_fifo_pending_writeback|scfifo:scfifo|scfifo_go41:auto_generated|a_dpfifo_1241:dpfifo|altsyncram_5le1:FIFOram|ram_block1a208"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[80\] " "Synthesized away node \"nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[80\]\"" {  } { { "db/altsyncram_5le1.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/altsyncram_5le1.tdf" 2277 2 0 } } { "db/a_dpfifo_1241.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/a_dpfifo_1241.tdf" 46 2 0 } } { "db/scfifo_go41.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/scfifo_go41.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "../../core/sync_fifo.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/sync_fifo.sv" 72 0 0 } } { "../../core/l2_axi_bus_interface.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_axi_bus_interface.sv" 133 0 0 } } { "../../core/l2_cache.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_cache.sv" 89 0 0 } } { "../../core/nyuzi.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/nyuzi.sv" 84 0 0 } } { "../fpga_top.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/fpga_top.sv" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1438873341670 "|fpga_top|nyuzi:nyuzi|l2_cache:l2_cache|l2_axi_bus_interface:l2_axi_bus_interface|sync_fifo:sync_fifo_pending_writeback|scfifo:scfifo|scfifo_go41:auto_generated|a_dpfifo_1241:dpfifo|altsyncram_5le1:FIFOram|ram_block1a80"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[432\] " "Synthesized away node \"nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[432\]\"" {  } { { "db/altsyncram_5le1.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/altsyncram_5le1.tdf" 12133 2 0 } } { "db/a_dpfifo_1241.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/a_dpfifo_1241.tdf" 46 2 0 } } { "db/scfifo_go41.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/scfifo_go41.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "../../core/sync_fifo.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/sync_fifo.sv" 72 0 0 } } { "../../core/l2_axi_bus_interface.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_axi_bus_interface.sv" 133 0 0 } } { "../../core/l2_cache.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_cache.sv" 89 0 0 } } { "../../core/nyuzi.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/nyuzi.sv" 84 0 0 } } { "../fpga_top.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/fpga_top.sv" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1438873341670 "|fpga_top|nyuzi:nyuzi|l2_cache:l2_cache|l2_axi_bus_interface:l2_axi_bus_interface|sync_fifo:sync_fifo_pending_writeback|scfifo:scfifo|scfifo_go41:auto_generated|a_dpfifo_1241:dpfifo|altsyncram_5le1:FIFOram|ram_block1a432"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[304\] " "Synthesized away node \"nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[304\]\"" {  } { { "db/altsyncram_5le1.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/altsyncram_5le1.tdf" 8549 2 0 } } { "db/a_dpfifo_1241.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/a_dpfifo_1241.tdf" 46 2 0 } } { "db/scfifo_go41.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/scfifo_go41.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "../../core/sync_fifo.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/sync_fifo.sv" 72 0 0 } } { "../../core/l2_axi_bus_interface.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_axi_bus_interface.sv" 133 0 0 } } { "../../core/l2_cache.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_cache.sv" 89 0 0 } } { "../../core/nyuzi.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/nyuzi.sv" 84 0 0 } } { "../fpga_top.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/fpga_top.sv" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1438873341670 "|fpga_top|nyuzi:nyuzi|l2_cache:l2_cache|l2_axi_bus_interface:l2_axi_bus_interface|sync_fifo:sync_fifo_pending_writeback|scfifo:scfifo|scfifo_go41:auto_generated|a_dpfifo_1241:dpfifo|altsyncram_5le1:FIFOram|ram_block1a304"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[176\] " "Synthesized away node \"nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[176\]\"" {  } { { "db/altsyncram_5le1.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/altsyncram_5le1.tdf" 4965 2 0 } } { "db/a_dpfifo_1241.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/a_dpfifo_1241.tdf" 46 2 0 } } { "db/scfifo_go41.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/scfifo_go41.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "../../core/sync_fifo.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/sync_fifo.sv" 72 0 0 } } { "../../core/l2_axi_bus_interface.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_axi_bus_interface.sv" 133 0 0 } } { "../../core/l2_cache.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_cache.sv" 89 0 0 } } { "../../core/nyuzi.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/nyuzi.sv" 84 0 0 } } { "../fpga_top.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/fpga_top.sv" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1438873341670 "|fpga_top|nyuzi:nyuzi|l2_cache:l2_cache|l2_axi_bus_interface:l2_axi_bus_interface|sync_fifo:sync_fifo_pending_writeback|scfifo:scfifo|scfifo_go41:auto_generated|a_dpfifo_1241:dpfifo|altsyncram_5le1:FIFOram|ram_block1a176"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[48\] " "Synthesized away node \"nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[48\]\"" {  } { { "db/altsyncram_5le1.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/altsyncram_5le1.tdf" 1381 2 0 } } { "db/a_dpfifo_1241.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/a_dpfifo_1241.tdf" 46 2 0 } } { "db/scfifo_go41.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/scfifo_go41.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "../../core/sync_fifo.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/sync_fifo.sv" 72 0 0 } } { "../../core/l2_axi_bus_interface.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_axi_bus_interface.sv" 133 0 0 } } { "../../core/l2_cache.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_cache.sv" 89 0 0 } } { "../../core/nyuzi.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/nyuzi.sv" 84 0 0 } } { "../fpga_top.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/fpga_top.sv" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1438873341670 "|fpga_top|nyuzi:nyuzi|l2_cache:l2_cache|l2_axi_bus_interface:l2_axi_bus_interface|sync_fifo:sync_fifo_pending_writeback|scfifo:scfifo|scfifo_go41:auto_generated|a_dpfifo_1241:dpfifo|altsyncram_5le1:FIFOram|ram_block1a48"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[400\] " "Synthesized away node \"nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[400\]\"" {  } { { "db/altsyncram_5le1.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/altsyncram_5le1.tdf" 11237 2 0 } } { "db/a_dpfifo_1241.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/a_dpfifo_1241.tdf" 46 2 0 } } { "db/scfifo_go41.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/scfifo_go41.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "../../core/sync_fifo.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/sync_fifo.sv" 72 0 0 } } { "../../core/l2_axi_bus_interface.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_axi_bus_interface.sv" 133 0 0 } } { "../../core/l2_cache.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_cache.sv" 89 0 0 } } { "../../core/nyuzi.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/nyuzi.sv" 84 0 0 } } { "../fpga_top.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/fpga_top.sv" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1438873341670 "|fpga_top|nyuzi:nyuzi|l2_cache:l2_cache|l2_axi_bus_interface:l2_axi_bus_interface|sync_fifo:sync_fifo_pending_writeback|scfifo:scfifo|scfifo_go41:auto_generated|a_dpfifo_1241:dpfifo|altsyncram_5le1:FIFOram|ram_block1a400"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[272\] " "Synthesized away node \"nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[272\]\"" {  } { { "db/altsyncram_5le1.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/altsyncram_5le1.tdf" 7653 2 0 } } { "db/a_dpfifo_1241.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/a_dpfifo_1241.tdf" 46 2 0 } } { "db/scfifo_go41.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/scfifo_go41.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "../../core/sync_fifo.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/sync_fifo.sv" 72 0 0 } } { "../../core/l2_axi_bus_interface.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_axi_bus_interface.sv" 133 0 0 } } { "../../core/l2_cache.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_cache.sv" 89 0 0 } } { "../../core/nyuzi.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/nyuzi.sv" 84 0 0 } } { "../fpga_top.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/fpga_top.sv" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1438873341670 "|fpga_top|nyuzi:nyuzi|l2_cache:l2_cache|l2_axi_bus_interface:l2_axi_bus_interface|sync_fifo:sync_fifo_pending_writeback|scfifo:scfifo|scfifo_go41:auto_generated|a_dpfifo_1241:dpfifo|altsyncram_5le1:FIFOram|ram_block1a272"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[144\] " "Synthesized away node \"nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[144\]\"" {  } { { "db/altsyncram_5le1.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/altsyncram_5le1.tdf" 4069 2 0 } } { "db/a_dpfifo_1241.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/a_dpfifo_1241.tdf" 46 2 0 } } { "db/scfifo_go41.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/scfifo_go41.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "../../core/sync_fifo.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/sync_fifo.sv" 72 0 0 } } { "../../core/l2_axi_bus_interface.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_axi_bus_interface.sv" 133 0 0 } } { "../../core/l2_cache.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_cache.sv" 89 0 0 } } { "../../core/nyuzi.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/nyuzi.sv" 84 0 0 } } { "../fpga_top.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/fpga_top.sv" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1438873341670 "|fpga_top|nyuzi:nyuzi|l2_cache:l2_cache|l2_axi_bus_interface:l2_axi_bus_interface|sync_fifo:sync_fifo_pending_writeback|scfifo:scfifo|scfifo_go41:auto_generated|a_dpfifo_1241:dpfifo|altsyncram_5le1:FIFOram|ram_block1a144"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[16\] " "Synthesized away node \"nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[16\]\"" {  } { { "db/altsyncram_5le1.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/altsyncram_5le1.tdf" 485 2 0 } } { "db/a_dpfifo_1241.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/a_dpfifo_1241.tdf" 46 2 0 } } { "db/scfifo_go41.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/scfifo_go41.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "../../core/sync_fifo.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/sync_fifo.sv" 72 0 0 } } { "../../core/l2_axi_bus_interface.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_axi_bus_interface.sv" 133 0 0 } } { "../../core/l2_cache.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_cache.sv" 89 0 0 } } { "../../core/nyuzi.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/nyuzi.sv" 84 0 0 } } { "../fpga_top.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/fpga_top.sv" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1438873341670 "|fpga_top|nyuzi:nyuzi|l2_cache:l2_cache|l2_axi_bus_interface:l2_axi_bus_interface|sync_fifo:sync_fifo_pending_writeback|scfifo:scfifo|scfifo_go41:auto_generated|a_dpfifo_1241:dpfifo|altsyncram_5le1:FIFOram|ram_block1a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[505\] " "Synthesized away node \"nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[505\]\"" {  } { { "db/altsyncram_5le1.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/altsyncram_5le1.tdf" 14177 2 0 } } { "db/a_dpfifo_1241.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/a_dpfifo_1241.tdf" 46 2 0 } } { "db/scfifo_go41.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/scfifo_go41.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "../../core/sync_fifo.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/sync_fifo.sv" 72 0 0 } } { "../../core/l2_axi_bus_interface.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_axi_bus_interface.sv" 133 0 0 } } { "../../core/l2_cache.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_cache.sv" 89 0 0 } } { "../../core/nyuzi.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/nyuzi.sv" 84 0 0 } } { "../fpga_top.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/fpga_top.sv" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1438873341670 "|fpga_top|nyuzi:nyuzi|l2_cache:l2_cache|l2_axi_bus_interface:l2_axi_bus_interface|sync_fifo:sync_fifo_pending_writeback|scfifo:scfifo|scfifo_go41:auto_generated|a_dpfifo_1241:dpfifo|altsyncram_5le1:FIFOram|ram_block1a505"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[473\] " "Synthesized away node \"nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[473\]\"" {  } { { "db/altsyncram_5le1.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/altsyncram_5le1.tdf" 13281 2 0 } } { "db/a_dpfifo_1241.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/a_dpfifo_1241.tdf" 46 2 0 } } { "db/scfifo_go41.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/scfifo_go41.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "../../core/sync_fifo.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/sync_fifo.sv" 72 0 0 } } { "../../core/l2_axi_bus_interface.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_axi_bus_interface.sv" 133 0 0 } } { "../../core/l2_cache.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_cache.sv" 89 0 0 } } { "../../core/nyuzi.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/nyuzi.sv" 84 0 0 } } { "../fpga_top.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/fpga_top.sv" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1438873341670 "|fpga_top|nyuzi:nyuzi|l2_cache:l2_cache|l2_axi_bus_interface:l2_axi_bus_interface|sync_fifo:sync_fifo_pending_writeback|scfifo:scfifo|scfifo_go41:auto_generated|a_dpfifo_1241:dpfifo|altsyncram_5le1:FIFOram|ram_block1a473"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[441\] " "Synthesized away node \"nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[441\]\"" {  } { { "db/altsyncram_5le1.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/altsyncram_5le1.tdf" 12385 2 0 } } { "db/a_dpfifo_1241.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/a_dpfifo_1241.tdf" 46 2 0 } } { "db/scfifo_go41.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/scfifo_go41.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "../../core/sync_fifo.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/sync_fifo.sv" 72 0 0 } } { "../../core/l2_axi_bus_interface.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_axi_bus_interface.sv" 133 0 0 } } { "../../core/l2_cache.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_cache.sv" 89 0 0 } } { "../../core/nyuzi.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/nyuzi.sv" 84 0 0 } } { "../fpga_top.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/fpga_top.sv" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1438873341670 "|fpga_top|nyuzi:nyuzi|l2_cache:l2_cache|l2_axi_bus_interface:l2_axi_bus_interface|sync_fifo:sync_fifo_pending_writeback|scfifo:scfifo|scfifo_go41:auto_generated|a_dpfifo_1241:dpfifo|altsyncram_5le1:FIFOram|ram_block1a441"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[409\] " "Synthesized away node \"nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[409\]\"" {  } { { "db/altsyncram_5le1.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/altsyncram_5le1.tdf" 11489 2 0 } } { "db/a_dpfifo_1241.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/a_dpfifo_1241.tdf" 46 2 0 } } { "db/scfifo_go41.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/scfifo_go41.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "../../core/sync_fifo.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/sync_fifo.sv" 72 0 0 } } { "../../core/l2_axi_bus_interface.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_axi_bus_interface.sv" 133 0 0 } } { "../../core/l2_cache.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_cache.sv" 89 0 0 } } { "../../core/nyuzi.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/nyuzi.sv" 84 0 0 } } { "../fpga_top.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/fpga_top.sv" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1438873341670 "|fpga_top|nyuzi:nyuzi|l2_cache:l2_cache|l2_axi_bus_interface:l2_axi_bus_interface|sync_fifo:sync_fifo_pending_writeback|scfifo:scfifo|scfifo_go41:auto_generated|a_dpfifo_1241:dpfifo|altsyncram_5le1:FIFOram|ram_block1a409"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[377\] " "Synthesized away node \"nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[377\]\"" {  } { { "db/altsyncram_5le1.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/altsyncram_5le1.tdf" 10593 2 0 } } { "db/a_dpfifo_1241.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/a_dpfifo_1241.tdf" 46 2 0 } } { "db/scfifo_go41.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/scfifo_go41.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "../../core/sync_fifo.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/sync_fifo.sv" 72 0 0 } } { "../../core/l2_axi_bus_interface.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_axi_bus_interface.sv" 133 0 0 } } { "../../core/l2_cache.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_cache.sv" 89 0 0 } } { "../../core/nyuzi.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/nyuzi.sv" 84 0 0 } } { "../fpga_top.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/fpga_top.sv" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1438873341670 "|fpga_top|nyuzi:nyuzi|l2_cache:l2_cache|l2_axi_bus_interface:l2_axi_bus_interface|sync_fifo:sync_fifo_pending_writeback|scfifo:scfifo|scfifo_go41:auto_generated|a_dpfifo_1241:dpfifo|altsyncram_5le1:FIFOram|ram_block1a377"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[345\] " "Synthesized away node \"nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[345\]\"" {  } { { "db/altsyncram_5le1.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/altsyncram_5le1.tdf" 9697 2 0 } } { "db/a_dpfifo_1241.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/a_dpfifo_1241.tdf" 46 2 0 } } { "db/scfifo_go41.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/scfifo_go41.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "../../core/sync_fifo.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/sync_fifo.sv" 72 0 0 } } { "../../core/l2_axi_bus_interface.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_axi_bus_interface.sv" 133 0 0 } } { "../../core/l2_cache.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_cache.sv" 89 0 0 } } { "../../core/nyuzi.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/nyuzi.sv" 84 0 0 } } { "../fpga_top.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/fpga_top.sv" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1438873341670 "|fpga_top|nyuzi:nyuzi|l2_cache:l2_cache|l2_axi_bus_interface:l2_axi_bus_interface|sync_fifo:sync_fifo_pending_writeback|scfifo:scfifo|scfifo_go41:auto_generated|a_dpfifo_1241:dpfifo|altsyncram_5le1:FIFOram|ram_block1a345"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[313\] " "Synthesized away node \"nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[313\]\"" {  } { { "db/altsyncram_5le1.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/altsyncram_5le1.tdf" 8801 2 0 } } { "db/a_dpfifo_1241.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/a_dpfifo_1241.tdf" 46 2 0 } } { "db/scfifo_go41.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/scfifo_go41.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "../../core/sync_fifo.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/sync_fifo.sv" 72 0 0 } } { "../../core/l2_axi_bus_interface.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_axi_bus_interface.sv" 133 0 0 } } { "../../core/l2_cache.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_cache.sv" 89 0 0 } } { "../../core/nyuzi.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/nyuzi.sv" 84 0 0 } } { "../fpga_top.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/fpga_top.sv" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1438873341670 "|fpga_top|nyuzi:nyuzi|l2_cache:l2_cache|l2_axi_bus_interface:l2_axi_bus_interface|sync_fifo:sync_fifo_pending_writeback|scfifo:scfifo|scfifo_go41:auto_generated|a_dpfifo_1241:dpfifo|altsyncram_5le1:FIFOram|ram_block1a313"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[281\] " "Synthesized away node \"nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[281\]\"" {  } { { "db/altsyncram_5le1.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/altsyncram_5le1.tdf" 7905 2 0 } } { "db/a_dpfifo_1241.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/a_dpfifo_1241.tdf" 46 2 0 } } { "db/scfifo_go41.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/scfifo_go41.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "../../core/sync_fifo.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/sync_fifo.sv" 72 0 0 } } { "../../core/l2_axi_bus_interface.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_axi_bus_interface.sv" 133 0 0 } } { "../../core/l2_cache.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_cache.sv" 89 0 0 } } { "../../core/nyuzi.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/nyuzi.sv" 84 0 0 } } { "../fpga_top.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/fpga_top.sv" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1438873341670 "|fpga_top|nyuzi:nyuzi|l2_cache:l2_cache|l2_axi_bus_interface:l2_axi_bus_interface|sync_fifo:sync_fifo_pending_writeback|scfifo:scfifo|scfifo_go41:auto_generated|a_dpfifo_1241:dpfifo|altsyncram_5le1:FIFOram|ram_block1a281"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[249\] " "Synthesized away node \"nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[249\]\"" {  } { { "db/altsyncram_5le1.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/altsyncram_5le1.tdf" 7009 2 0 } } { "db/a_dpfifo_1241.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/a_dpfifo_1241.tdf" 46 2 0 } } { "db/scfifo_go41.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/scfifo_go41.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "../../core/sync_fifo.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/sync_fifo.sv" 72 0 0 } } { "../../core/l2_axi_bus_interface.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_axi_bus_interface.sv" 133 0 0 } } { "../../core/l2_cache.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_cache.sv" 89 0 0 } } { "../../core/nyuzi.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/nyuzi.sv" 84 0 0 } } { "../fpga_top.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/fpga_top.sv" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1438873341670 "|fpga_top|nyuzi:nyuzi|l2_cache:l2_cache|l2_axi_bus_interface:l2_axi_bus_interface|sync_fifo:sync_fifo_pending_writeback|scfifo:scfifo|scfifo_go41:auto_generated|a_dpfifo_1241:dpfifo|altsyncram_5le1:FIFOram|ram_block1a249"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[217\] " "Synthesized away node \"nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[217\]\"" {  } { { "db/altsyncram_5le1.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/altsyncram_5le1.tdf" 6113 2 0 } } { "db/a_dpfifo_1241.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/a_dpfifo_1241.tdf" 46 2 0 } } { "db/scfifo_go41.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/scfifo_go41.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "../../core/sync_fifo.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/sync_fifo.sv" 72 0 0 } } { "../../core/l2_axi_bus_interface.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_axi_bus_interface.sv" 133 0 0 } } { "../../core/l2_cache.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_cache.sv" 89 0 0 } } { "../../core/nyuzi.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/nyuzi.sv" 84 0 0 } } { "../fpga_top.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/fpga_top.sv" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1438873341670 "|fpga_top|nyuzi:nyuzi|l2_cache:l2_cache|l2_axi_bus_interface:l2_axi_bus_interface|sync_fifo:sync_fifo_pending_writeback|scfifo:scfifo|scfifo_go41:auto_generated|a_dpfifo_1241:dpfifo|altsyncram_5le1:FIFOram|ram_block1a217"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[185\] " "Synthesized away node \"nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[185\]\"" {  } { { "db/altsyncram_5le1.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/altsyncram_5le1.tdf" 5217 2 0 } } { "db/a_dpfifo_1241.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/a_dpfifo_1241.tdf" 46 2 0 } } { "db/scfifo_go41.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/scfifo_go41.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "../../core/sync_fifo.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/sync_fifo.sv" 72 0 0 } } { "../../core/l2_axi_bus_interface.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_axi_bus_interface.sv" 133 0 0 } } { "../../core/l2_cache.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_cache.sv" 89 0 0 } } { "../../core/nyuzi.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/nyuzi.sv" 84 0 0 } } { "../fpga_top.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/fpga_top.sv" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1438873341670 "|fpga_top|nyuzi:nyuzi|l2_cache:l2_cache|l2_axi_bus_interface:l2_axi_bus_interface|sync_fifo:sync_fifo_pending_writeback|scfifo:scfifo|scfifo_go41:auto_generated|a_dpfifo_1241:dpfifo|altsyncram_5le1:FIFOram|ram_block1a185"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[153\] " "Synthesized away node \"nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[153\]\"" {  } { { "db/altsyncram_5le1.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/altsyncram_5le1.tdf" 4321 2 0 } } { "db/a_dpfifo_1241.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/a_dpfifo_1241.tdf" 46 2 0 } } { "db/scfifo_go41.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/scfifo_go41.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "../../core/sync_fifo.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/sync_fifo.sv" 72 0 0 } } { "../../core/l2_axi_bus_interface.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_axi_bus_interface.sv" 133 0 0 } } { "../../core/l2_cache.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_cache.sv" 89 0 0 } } { "../../core/nyuzi.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/nyuzi.sv" 84 0 0 } } { "../fpga_top.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/fpga_top.sv" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1438873341670 "|fpga_top|nyuzi:nyuzi|l2_cache:l2_cache|l2_axi_bus_interface:l2_axi_bus_interface|sync_fifo:sync_fifo_pending_writeback|scfifo:scfifo|scfifo_go41:auto_generated|a_dpfifo_1241:dpfifo|altsyncram_5le1:FIFOram|ram_block1a153"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[121\] " "Synthesized away node \"nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[121\]\"" {  } { { "db/altsyncram_5le1.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/altsyncram_5le1.tdf" 3425 2 0 } } { "db/a_dpfifo_1241.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/a_dpfifo_1241.tdf" 46 2 0 } } { "db/scfifo_go41.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/scfifo_go41.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "../../core/sync_fifo.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/sync_fifo.sv" 72 0 0 } } { "../../core/l2_axi_bus_interface.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_axi_bus_interface.sv" 133 0 0 } } { "../../core/l2_cache.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_cache.sv" 89 0 0 } } { "../../core/nyuzi.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/nyuzi.sv" 84 0 0 } } { "../fpga_top.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/fpga_top.sv" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1438873341670 "|fpga_top|nyuzi:nyuzi|l2_cache:l2_cache|l2_axi_bus_interface:l2_axi_bus_interface|sync_fifo:sync_fifo_pending_writeback|scfifo:scfifo|scfifo_go41:auto_generated|a_dpfifo_1241:dpfifo|altsyncram_5le1:FIFOram|ram_block1a121"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[89\] " "Synthesized away node \"nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[89\]\"" {  } { { "db/altsyncram_5le1.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/altsyncram_5le1.tdf" 2529 2 0 } } { "db/a_dpfifo_1241.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/a_dpfifo_1241.tdf" 46 2 0 } } { "db/scfifo_go41.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/scfifo_go41.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "../../core/sync_fifo.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/sync_fifo.sv" 72 0 0 } } { "../../core/l2_axi_bus_interface.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_axi_bus_interface.sv" 133 0 0 } } { "../../core/l2_cache.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_cache.sv" 89 0 0 } } { "../../core/nyuzi.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/nyuzi.sv" 84 0 0 } } { "../fpga_top.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/fpga_top.sv" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1438873341670 "|fpga_top|nyuzi:nyuzi|l2_cache:l2_cache|l2_axi_bus_interface:l2_axi_bus_interface|sync_fifo:sync_fifo_pending_writeback|scfifo:scfifo|scfifo_go41:auto_generated|a_dpfifo_1241:dpfifo|altsyncram_5le1:FIFOram|ram_block1a89"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[57\] " "Synthesized away node \"nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[57\]\"" {  } { { "db/altsyncram_5le1.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/altsyncram_5le1.tdf" 1633 2 0 } } { "db/a_dpfifo_1241.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/a_dpfifo_1241.tdf" 46 2 0 } } { "db/scfifo_go41.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/scfifo_go41.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "../../core/sync_fifo.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/sync_fifo.sv" 72 0 0 } } { "../../core/l2_axi_bus_interface.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_axi_bus_interface.sv" 133 0 0 } } { "../../core/l2_cache.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_cache.sv" 89 0 0 } } { "../../core/nyuzi.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/nyuzi.sv" 84 0 0 } } { "../fpga_top.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/fpga_top.sv" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1438873341670 "|fpga_top|nyuzi:nyuzi|l2_cache:l2_cache|l2_axi_bus_interface:l2_axi_bus_interface|sync_fifo:sync_fifo_pending_writeback|scfifo:scfifo|scfifo_go41:auto_generated|a_dpfifo_1241:dpfifo|altsyncram_5le1:FIFOram|ram_block1a57"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[25\] " "Synthesized away node \"nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[25\]\"" {  } { { "db/altsyncram_5le1.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/altsyncram_5le1.tdf" 737 2 0 } } { "db/a_dpfifo_1241.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/a_dpfifo_1241.tdf" 46 2 0 } } { "db/scfifo_go41.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/scfifo_go41.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "../../core/sync_fifo.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/sync_fifo.sv" 72 0 0 } } { "../../core/l2_axi_bus_interface.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_axi_bus_interface.sv" 133 0 0 } } { "../../core/l2_cache.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_cache.sv" 89 0 0 } } { "../../core/nyuzi.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/nyuzi.sv" 84 0 0 } } { "../fpga_top.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/fpga_top.sv" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1438873341670 "|fpga_top|nyuzi:nyuzi|l2_cache:l2_cache|l2_axi_bus_interface:l2_axi_bus_interface|sync_fifo:sync_fifo_pending_writeback|scfifo:scfifo|scfifo_go41:auto_generated|a_dpfifo_1241:dpfifo|altsyncram_5le1:FIFOram|ram_block1a25"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[497\] " "Synthesized away node \"nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[497\]\"" {  } { { "db/altsyncram_5le1.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/altsyncram_5le1.tdf" 13953 2 0 } } { "db/a_dpfifo_1241.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/a_dpfifo_1241.tdf" 46 2 0 } } { "db/scfifo_go41.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/scfifo_go41.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "../../core/sync_fifo.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/sync_fifo.sv" 72 0 0 } } { "../../core/l2_axi_bus_interface.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_axi_bus_interface.sv" 133 0 0 } } { "../../core/l2_cache.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_cache.sv" 89 0 0 } } { "../../core/nyuzi.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/nyuzi.sv" 84 0 0 } } { "../fpga_top.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/fpga_top.sv" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1438873341670 "|fpga_top|nyuzi:nyuzi|l2_cache:l2_cache|l2_axi_bus_interface:l2_axi_bus_interface|sync_fifo:sync_fifo_pending_writeback|scfifo:scfifo|scfifo_go41:auto_generated|a_dpfifo_1241:dpfifo|altsyncram_5le1:FIFOram|ram_block1a497"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[369\] " "Synthesized away node \"nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[369\]\"" {  } { { "db/altsyncram_5le1.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/altsyncram_5le1.tdf" 10369 2 0 } } { "db/a_dpfifo_1241.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/a_dpfifo_1241.tdf" 46 2 0 } } { "db/scfifo_go41.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/scfifo_go41.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "../../core/sync_fifo.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/sync_fifo.sv" 72 0 0 } } { "../../core/l2_axi_bus_interface.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_axi_bus_interface.sv" 133 0 0 } } { "../../core/l2_cache.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_cache.sv" 89 0 0 } } { "../../core/nyuzi.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/nyuzi.sv" 84 0 0 } } { "../fpga_top.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/fpga_top.sv" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1438873341670 "|fpga_top|nyuzi:nyuzi|l2_cache:l2_cache|l2_axi_bus_interface:l2_axi_bus_interface|sync_fifo:sync_fifo_pending_writeback|scfifo:scfifo|scfifo_go41:auto_generated|a_dpfifo_1241:dpfifo|altsyncram_5le1:FIFOram|ram_block1a369"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[241\] " "Synthesized away node \"nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[241\]\"" {  } { { "db/altsyncram_5le1.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/altsyncram_5le1.tdf" 6785 2 0 } } { "db/a_dpfifo_1241.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/a_dpfifo_1241.tdf" 46 2 0 } } { "db/scfifo_go41.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/scfifo_go41.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "../../core/sync_fifo.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/sync_fifo.sv" 72 0 0 } } { "../../core/l2_axi_bus_interface.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_axi_bus_interface.sv" 133 0 0 } } { "../../core/l2_cache.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_cache.sv" 89 0 0 } } { "../../core/nyuzi.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/nyuzi.sv" 84 0 0 } } { "../fpga_top.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/fpga_top.sv" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1438873341670 "|fpga_top|nyuzi:nyuzi|l2_cache:l2_cache|l2_axi_bus_interface:l2_axi_bus_interface|sync_fifo:sync_fifo_pending_writeback|scfifo:scfifo|scfifo_go41:auto_generated|a_dpfifo_1241:dpfifo|altsyncram_5le1:FIFOram|ram_block1a241"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[113\] " "Synthesized away node \"nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[113\]\"" {  } { { "db/altsyncram_5le1.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/altsyncram_5le1.tdf" 3201 2 0 } } { "db/a_dpfifo_1241.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/a_dpfifo_1241.tdf" 46 2 0 } } { "db/scfifo_go41.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/scfifo_go41.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "../../core/sync_fifo.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/sync_fifo.sv" 72 0 0 } } { "../../core/l2_axi_bus_interface.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_axi_bus_interface.sv" 133 0 0 } } { "../../core/l2_cache.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_cache.sv" 89 0 0 } } { "../../core/nyuzi.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/nyuzi.sv" 84 0 0 } } { "../fpga_top.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/fpga_top.sv" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1438873341670 "|fpga_top|nyuzi:nyuzi|l2_cache:l2_cache|l2_axi_bus_interface:l2_axi_bus_interface|sync_fifo:sync_fifo_pending_writeback|scfifo:scfifo|scfifo_go41:auto_generated|a_dpfifo_1241:dpfifo|altsyncram_5le1:FIFOram|ram_block1a113"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[465\] " "Synthesized away node \"nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[465\]\"" {  } { { "db/altsyncram_5le1.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/altsyncram_5le1.tdf" 13057 2 0 } } { "db/a_dpfifo_1241.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/a_dpfifo_1241.tdf" 46 2 0 } } { "db/scfifo_go41.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/scfifo_go41.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "../../core/sync_fifo.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/sync_fifo.sv" 72 0 0 } } { "../../core/l2_axi_bus_interface.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_axi_bus_interface.sv" 133 0 0 } } { "../../core/l2_cache.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_cache.sv" 89 0 0 } } { "../../core/nyuzi.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/nyuzi.sv" 84 0 0 } } { "../fpga_top.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/fpga_top.sv" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1438873341670 "|fpga_top|nyuzi:nyuzi|l2_cache:l2_cache|l2_axi_bus_interface:l2_axi_bus_interface|sync_fifo:sync_fifo_pending_writeback|scfifo:scfifo|scfifo_go41:auto_generated|a_dpfifo_1241:dpfifo|altsyncram_5le1:FIFOram|ram_block1a465"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[337\] " "Synthesized away node \"nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[337\]\"" {  } { { "db/altsyncram_5le1.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/altsyncram_5le1.tdf" 9473 2 0 } } { "db/a_dpfifo_1241.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/a_dpfifo_1241.tdf" 46 2 0 } } { "db/scfifo_go41.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/scfifo_go41.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "../../core/sync_fifo.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/sync_fifo.sv" 72 0 0 } } { "../../core/l2_axi_bus_interface.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_axi_bus_interface.sv" 133 0 0 } } { "../../core/l2_cache.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_cache.sv" 89 0 0 } } { "../../core/nyuzi.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/nyuzi.sv" 84 0 0 } } { "../fpga_top.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/fpga_top.sv" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1438873341670 "|fpga_top|nyuzi:nyuzi|l2_cache:l2_cache|l2_axi_bus_interface:l2_axi_bus_interface|sync_fifo:sync_fifo_pending_writeback|scfifo:scfifo|scfifo_go41:auto_generated|a_dpfifo_1241:dpfifo|altsyncram_5le1:FIFOram|ram_block1a337"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[209\] " "Synthesized away node \"nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[209\]\"" {  } { { "db/altsyncram_5le1.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/altsyncram_5le1.tdf" 5889 2 0 } } { "db/a_dpfifo_1241.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/a_dpfifo_1241.tdf" 46 2 0 } } { "db/scfifo_go41.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/scfifo_go41.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "../../core/sync_fifo.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/sync_fifo.sv" 72 0 0 } } { "../../core/l2_axi_bus_interface.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_axi_bus_interface.sv" 133 0 0 } } { "../../core/l2_cache.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_cache.sv" 89 0 0 } } { "../../core/nyuzi.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/nyuzi.sv" 84 0 0 } } { "../fpga_top.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/fpga_top.sv" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1438873341670 "|fpga_top|nyuzi:nyuzi|l2_cache:l2_cache|l2_axi_bus_interface:l2_axi_bus_interface|sync_fifo:sync_fifo_pending_writeback|scfifo:scfifo|scfifo_go41:auto_generated|a_dpfifo_1241:dpfifo|altsyncram_5le1:FIFOram|ram_block1a209"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[81\] " "Synthesized away node \"nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[81\]\"" {  } { { "db/altsyncram_5le1.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/altsyncram_5le1.tdf" 2305 2 0 } } { "db/a_dpfifo_1241.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/a_dpfifo_1241.tdf" 46 2 0 } } { "db/scfifo_go41.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/scfifo_go41.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "../../core/sync_fifo.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/sync_fifo.sv" 72 0 0 } } { "../../core/l2_axi_bus_interface.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_axi_bus_interface.sv" 133 0 0 } } { "../../core/l2_cache.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_cache.sv" 89 0 0 } } { "../../core/nyuzi.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/nyuzi.sv" 84 0 0 } } { "../fpga_top.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/fpga_top.sv" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1438873341670 "|fpga_top|nyuzi:nyuzi|l2_cache:l2_cache|l2_axi_bus_interface:l2_axi_bus_interface|sync_fifo:sync_fifo_pending_writeback|scfifo:scfifo|scfifo_go41:auto_generated|a_dpfifo_1241:dpfifo|altsyncram_5le1:FIFOram|ram_block1a81"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[433\] " "Synthesized away node \"nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[433\]\"" {  } { { "db/altsyncram_5le1.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/altsyncram_5le1.tdf" 12161 2 0 } } { "db/a_dpfifo_1241.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/a_dpfifo_1241.tdf" 46 2 0 } } { "db/scfifo_go41.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/scfifo_go41.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "../../core/sync_fifo.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/sync_fifo.sv" 72 0 0 } } { "../../core/l2_axi_bus_interface.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_axi_bus_interface.sv" 133 0 0 } } { "../../core/l2_cache.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_cache.sv" 89 0 0 } } { "../../core/nyuzi.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/nyuzi.sv" 84 0 0 } } { "../fpga_top.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/fpga_top.sv" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1438873341670 "|fpga_top|nyuzi:nyuzi|l2_cache:l2_cache|l2_axi_bus_interface:l2_axi_bus_interface|sync_fifo:sync_fifo_pending_writeback|scfifo:scfifo|scfifo_go41:auto_generated|a_dpfifo_1241:dpfifo|altsyncram_5le1:FIFOram|ram_block1a433"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[305\] " "Synthesized away node \"nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[305\]\"" {  } { { "db/altsyncram_5le1.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/altsyncram_5le1.tdf" 8577 2 0 } } { "db/a_dpfifo_1241.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/a_dpfifo_1241.tdf" 46 2 0 } } { "db/scfifo_go41.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/scfifo_go41.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "../../core/sync_fifo.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/sync_fifo.sv" 72 0 0 } } { "../../core/l2_axi_bus_interface.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_axi_bus_interface.sv" 133 0 0 } } { "../../core/l2_cache.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_cache.sv" 89 0 0 } } { "../../core/nyuzi.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/nyuzi.sv" 84 0 0 } } { "../fpga_top.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/fpga_top.sv" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1438873341670 "|fpga_top|nyuzi:nyuzi|l2_cache:l2_cache|l2_axi_bus_interface:l2_axi_bus_interface|sync_fifo:sync_fifo_pending_writeback|scfifo:scfifo|scfifo_go41:auto_generated|a_dpfifo_1241:dpfifo|altsyncram_5le1:FIFOram|ram_block1a305"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[177\] " "Synthesized away node \"nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[177\]\"" {  } { { "db/altsyncram_5le1.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/altsyncram_5le1.tdf" 4993 2 0 } } { "db/a_dpfifo_1241.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/a_dpfifo_1241.tdf" 46 2 0 } } { "db/scfifo_go41.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/scfifo_go41.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "../../core/sync_fifo.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/sync_fifo.sv" 72 0 0 } } { "../../core/l2_axi_bus_interface.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_axi_bus_interface.sv" 133 0 0 } } { "../../core/l2_cache.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_cache.sv" 89 0 0 } } { "../../core/nyuzi.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/nyuzi.sv" 84 0 0 } } { "../fpga_top.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/fpga_top.sv" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1438873341670 "|fpga_top|nyuzi:nyuzi|l2_cache:l2_cache|l2_axi_bus_interface:l2_axi_bus_interface|sync_fifo:sync_fifo_pending_writeback|scfifo:scfifo|scfifo_go41:auto_generated|a_dpfifo_1241:dpfifo|altsyncram_5le1:FIFOram|ram_block1a177"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[49\] " "Synthesized away node \"nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[49\]\"" {  } { { "db/altsyncram_5le1.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/altsyncram_5le1.tdf" 1409 2 0 } } { "db/a_dpfifo_1241.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/a_dpfifo_1241.tdf" 46 2 0 } } { "db/scfifo_go41.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/scfifo_go41.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "../../core/sync_fifo.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/sync_fifo.sv" 72 0 0 } } { "../../core/l2_axi_bus_interface.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_axi_bus_interface.sv" 133 0 0 } } { "../../core/l2_cache.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_cache.sv" 89 0 0 } } { "../../core/nyuzi.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/nyuzi.sv" 84 0 0 } } { "../fpga_top.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/fpga_top.sv" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1438873341670 "|fpga_top|nyuzi:nyuzi|l2_cache:l2_cache|l2_axi_bus_interface:l2_axi_bus_interface|sync_fifo:sync_fifo_pending_writeback|scfifo:scfifo|scfifo_go41:auto_generated|a_dpfifo_1241:dpfifo|altsyncram_5le1:FIFOram|ram_block1a49"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[401\] " "Synthesized away node \"nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[401\]\"" {  } { { "db/altsyncram_5le1.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/altsyncram_5le1.tdf" 11265 2 0 } } { "db/a_dpfifo_1241.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/a_dpfifo_1241.tdf" 46 2 0 } } { "db/scfifo_go41.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/scfifo_go41.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "../../core/sync_fifo.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/sync_fifo.sv" 72 0 0 } } { "../../core/l2_axi_bus_interface.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_axi_bus_interface.sv" 133 0 0 } } { "../../core/l2_cache.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_cache.sv" 89 0 0 } } { "../../core/nyuzi.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/nyuzi.sv" 84 0 0 } } { "../fpga_top.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/fpga_top.sv" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1438873341670 "|fpga_top|nyuzi:nyuzi|l2_cache:l2_cache|l2_axi_bus_interface:l2_axi_bus_interface|sync_fifo:sync_fifo_pending_writeback|scfifo:scfifo|scfifo_go41:auto_generated|a_dpfifo_1241:dpfifo|altsyncram_5le1:FIFOram|ram_block1a401"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[273\] " "Synthesized away node \"nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[273\]\"" {  } { { "db/altsyncram_5le1.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/altsyncram_5le1.tdf" 7681 2 0 } } { "db/a_dpfifo_1241.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/a_dpfifo_1241.tdf" 46 2 0 } } { "db/scfifo_go41.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/scfifo_go41.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "../../core/sync_fifo.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/sync_fifo.sv" 72 0 0 } } { "../../core/l2_axi_bus_interface.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_axi_bus_interface.sv" 133 0 0 } } { "../../core/l2_cache.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_cache.sv" 89 0 0 } } { "../../core/nyuzi.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/nyuzi.sv" 84 0 0 } } { "../fpga_top.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/fpga_top.sv" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1438873341670 "|fpga_top|nyuzi:nyuzi|l2_cache:l2_cache|l2_axi_bus_interface:l2_axi_bus_interface|sync_fifo:sync_fifo_pending_writeback|scfifo:scfifo|scfifo_go41:auto_generated|a_dpfifo_1241:dpfifo|altsyncram_5le1:FIFOram|ram_block1a273"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[145\] " "Synthesized away node \"nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[145\]\"" {  } { { "db/altsyncram_5le1.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/altsyncram_5le1.tdf" 4097 2 0 } } { "db/a_dpfifo_1241.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/a_dpfifo_1241.tdf" 46 2 0 } } { "db/scfifo_go41.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/scfifo_go41.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "../../core/sync_fifo.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/sync_fifo.sv" 72 0 0 } } { "../../core/l2_axi_bus_interface.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_axi_bus_interface.sv" 133 0 0 } } { "../../core/l2_cache.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_cache.sv" 89 0 0 } } { "../../core/nyuzi.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/nyuzi.sv" 84 0 0 } } { "../fpga_top.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/fpga_top.sv" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1438873341670 "|fpga_top|nyuzi:nyuzi|l2_cache:l2_cache|l2_axi_bus_interface:l2_axi_bus_interface|sync_fifo:sync_fifo_pending_writeback|scfifo:scfifo|scfifo_go41:auto_generated|a_dpfifo_1241:dpfifo|altsyncram_5le1:FIFOram|ram_block1a145"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[17\] " "Synthesized away node \"nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[17\]\"" {  } { { "db/altsyncram_5le1.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/altsyncram_5le1.tdf" 513 2 0 } } { "db/a_dpfifo_1241.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/a_dpfifo_1241.tdf" 46 2 0 } } { "db/scfifo_go41.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/scfifo_go41.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "../../core/sync_fifo.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/sync_fifo.sv" 72 0 0 } } { "../../core/l2_axi_bus_interface.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_axi_bus_interface.sv" 133 0 0 } } { "../../core/l2_cache.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_cache.sv" 89 0 0 } } { "../../core/nyuzi.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/nyuzi.sv" 84 0 0 } } { "../fpga_top.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/fpga_top.sv" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1438873341670 "|fpga_top|nyuzi:nyuzi|l2_cache:l2_cache|l2_axi_bus_interface:l2_axi_bus_interface|sync_fifo:sync_fifo_pending_writeback|scfifo:scfifo|scfifo_go41:auto_generated|a_dpfifo_1241:dpfifo|altsyncram_5le1:FIFOram|ram_block1a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[506\] " "Synthesized away node \"nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[506\]\"" {  } { { "db/altsyncram_5le1.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/altsyncram_5le1.tdf" 14205 2 0 } } { "db/a_dpfifo_1241.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/a_dpfifo_1241.tdf" 46 2 0 } } { "db/scfifo_go41.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/scfifo_go41.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "../../core/sync_fifo.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/sync_fifo.sv" 72 0 0 } } { "../../core/l2_axi_bus_interface.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_axi_bus_interface.sv" 133 0 0 } } { "../../core/l2_cache.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_cache.sv" 89 0 0 } } { "../../core/nyuzi.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/nyuzi.sv" 84 0 0 } } { "../fpga_top.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/fpga_top.sv" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1438873341670 "|fpga_top|nyuzi:nyuzi|l2_cache:l2_cache|l2_axi_bus_interface:l2_axi_bus_interface|sync_fifo:sync_fifo_pending_writeback|scfifo:scfifo|scfifo_go41:auto_generated|a_dpfifo_1241:dpfifo|altsyncram_5le1:FIFOram|ram_block1a506"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[474\] " "Synthesized away node \"nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[474\]\"" {  } { { "db/altsyncram_5le1.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/altsyncram_5le1.tdf" 13309 2 0 } } { "db/a_dpfifo_1241.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/a_dpfifo_1241.tdf" 46 2 0 } } { "db/scfifo_go41.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/scfifo_go41.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "../../core/sync_fifo.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/sync_fifo.sv" 72 0 0 } } { "../../core/l2_axi_bus_interface.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_axi_bus_interface.sv" 133 0 0 } } { "../../core/l2_cache.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_cache.sv" 89 0 0 } } { "../../core/nyuzi.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/nyuzi.sv" 84 0 0 } } { "../fpga_top.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/fpga_top.sv" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1438873341670 "|fpga_top|nyuzi:nyuzi|l2_cache:l2_cache|l2_axi_bus_interface:l2_axi_bus_interface|sync_fifo:sync_fifo_pending_writeback|scfifo:scfifo|scfifo_go41:auto_generated|a_dpfifo_1241:dpfifo|altsyncram_5le1:FIFOram|ram_block1a474"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[442\] " "Synthesized away node \"nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[442\]\"" {  } { { "db/altsyncram_5le1.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/altsyncram_5le1.tdf" 12413 2 0 } } { "db/a_dpfifo_1241.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/a_dpfifo_1241.tdf" 46 2 0 } } { "db/scfifo_go41.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/scfifo_go41.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "../../core/sync_fifo.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/sync_fifo.sv" 72 0 0 } } { "../../core/l2_axi_bus_interface.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_axi_bus_interface.sv" 133 0 0 } } { "../../core/l2_cache.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_cache.sv" 89 0 0 } } { "../../core/nyuzi.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/nyuzi.sv" 84 0 0 } } { "../fpga_top.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/fpga_top.sv" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1438873341670 "|fpga_top|nyuzi:nyuzi|l2_cache:l2_cache|l2_axi_bus_interface:l2_axi_bus_interface|sync_fifo:sync_fifo_pending_writeback|scfifo:scfifo|scfifo_go41:auto_generated|a_dpfifo_1241:dpfifo|altsyncram_5le1:FIFOram|ram_block1a442"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[410\] " "Synthesized away node \"nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[410\]\"" {  } { { "db/altsyncram_5le1.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/altsyncram_5le1.tdf" 11517 2 0 } } { "db/a_dpfifo_1241.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/a_dpfifo_1241.tdf" 46 2 0 } } { "db/scfifo_go41.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/scfifo_go41.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "../../core/sync_fifo.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/sync_fifo.sv" 72 0 0 } } { "../../core/l2_axi_bus_interface.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_axi_bus_interface.sv" 133 0 0 } } { "../../core/l2_cache.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_cache.sv" 89 0 0 } } { "../../core/nyuzi.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/nyuzi.sv" 84 0 0 } } { "../fpga_top.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/fpga_top.sv" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1438873341670 "|fpga_top|nyuzi:nyuzi|l2_cache:l2_cache|l2_axi_bus_interface:l2_axi_bus_interface|sync_fifo:sync_fifo_pending_writeback|scfifo:scfifo|scfifo_go41:auto_generated|a_dpfifo_1241:dpfifo|altsyncram_5le1:FIFOram|ram_block1a410"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[378\] " "Synthesized away node \"nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[378\]\"" {  } { { "db/altsyncram_5le1.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/altsyncram_5le1.tdf" 10621 2 0 } } { "db/a_dpfifo_1241.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/a_dpfifo_1241.tdf" 46 2 0 } } { "db/scfifo_go41.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/scfifo_go41.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "../../core/sync_fifo.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/sync_fifo.sv" 72 0 0 } } { "../../core/l2_axi_bus_interface.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_axi_bus_interface.sv" 133 0 0 } } { "../../core/l2_cache.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_cache.sv" 89 0 0 } } { "../../core/nyuzi.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/nyuzi.sv" 84 0 0 } } { "../fpga_top.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/fpga_top.sv" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1438873341670 "|fpga_top|nyuzi:nyuzi|l2_cache:l2_cache|l2_axi_bus_interface:l2_axi_bus_interface|sync_fifo:sync_fifo_pending_writeback|scfifo:scfifo|scfifo_go41:auto_generated|a_dpfifo_1241:dpfifo|altsyncram_5le1:FIFOram|ram_block1a378"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[346\] " "Synthesized away node \"nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[346\]\"" {  } { { "db/altsyncram_5le1.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/altsyncram_5le1.tdf" 9725 2 0 } } { "db/a_dpfifo_1241.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/a_dpfifo_1241.tdf" 46 2 0 } } { "db/scfifo_go41.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/scfifo_go41.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "../../core/sync_fifo.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/sync_fifo.sv" 72 0 0 } } { "../../core/l2_axi_bus_interface.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_axi_bus_interface.sv" 133 0 0 } } { "../../core/l2_cache.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_cache.sv" 89 0 0 } } { "../../core/nyuzi.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/nyuzi.sv" 84 0 0 } } { "../fpga_top.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/fpga_top.sv" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1438873341670 "|fpga_top|nyuzi:nyuzi|l2_cache:l2_cache|l2_axi_bus_interface:l2_axi_bus_interface|sync_fifo:sync_fifo_pending_writeback|scfifo:scfifo|scfifo_go41:auto_generated|a_dpfifo_1241:dpfifo|altsyncram_5le1:FIFOram|ram_block1a346"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[314\] " "Synthesized away node \"nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[314\]\"" {  } { { "db/altsyncram_5le1.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/altsyncram_5le1.tdf" 8829 2 0 } } { "db/a_dpfifo_1241.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/a_dpfifo_1241.tdf" 46 2 0 } } { "db/scfifo_go41.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/scfifo_go41.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "../../core/sync_fifo.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/sync_fifo.sv" 72 0 0 } } { "../../core/l2_axi_bus_interface.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_axi_bus_interface.sv" 133 0 0 } } { "../../core/l2_cache.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_cache.sv" 89 0 0 } } { "../../core/nyuzi.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/nyuzi.sv" 84 0 0 } } { "../fpga_top.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/fpga_top.sv" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1438873341670 "|fpga_top|nyuzi:nyuzi|l2_cache:l2_cache|l2_axi_bus_interface:l2_axi_bus_interface|sync_fifo:sync_fifo_pending_writeback|scfifo:scfifo|scfifo_go41:auto_generated|a_dpfifo_1241:dpfifo|altsyncram_5le1:FIFOram|ram_block1a314"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[282\] " "Synthesized away node \"nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[282\]\"" {  } { { "db/altsyncram_5le1.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/altsyncram_5le1.tdf" 7933 2 0 } } { "db/a_dpfifo_1241.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/a_dpfifo_1241.tdf" 46 2 0 } } { "db/scfifo_go41.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/scfifo_go41.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "../../core/sync_fifo.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/sync_fifo.sv" 72 0 0 } } { "../../core/l2_axi_bus_interface.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_axi_bus_interface.sv" 133 0 0 } } { "../../core/l2_cache.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_cache.sv" 89 0 0 } } { "../../core/nyuzi.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/nyuzi.sv" 84 0 0 } } { "../fpga_top.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/fpga_top.sv" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1438873341670 "|fpga_top|nyuzi:nyuzi|l2_cache:l2_cache|l2_axi_bus_interface:l2_axi_bus_interface|sync_fifo:sync_fifo_pending_writeback|scfifo:scfifo|scfifo_go41:auto_generated|a_dpfifo_1241:dpfifo|altsyncram_5le1:FIFOram|ram_block1a282"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[250\] " "Synthesized away node \"nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[250\]\"" {  } { { "db/altsyncram_5le1.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/altsyncram_5le1.tdf" 7037 2 0 } } { "db/a_dpfifo_1241.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/a_dpfifo_1241.tdf" 46 2 0 } } { "db/scfifo_go41.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/scfifo_go41.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "../../core/sync_fifo.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/sync_fifo.sv" 72 0 0 } } { "../../core/l2_axi_bus_interface.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_axi_bus_interface.sv" 133 0 0 } } { "../../core/l2_cache.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_cache.sv" 89 0 0 } } { "../../core/nyuzi.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/nyuzi.sv" 84 0 0 } } { "../fpga_top.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/fpga_top.sv" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1438873341670 "|fpga_top|nyuzi:nyuzi|l2_cache:l2_cache|l2_axi_bus_interface:l2_axi_bus_interface|sync_fifo:sync_fifo_pending_writeback|scfifo:scfifo|scfifo_go41:auto_generated|a_dpfifo_1241:dpfifo|altsyncram_5le1:FIFOram|ram_block1a250"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[218\] " "Synthesized away node \"nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[218\]\"" {  } { { "db/altsyncram_5le1.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/altsyncram_5le1.tdf" 6141 2 0 } } { "db/a_dpfifo_1241.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/a_dpfifo_1241.tdf" 46 2 0 } } { "db/scfifo_go41.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/scfifo_go41.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "../../core/sync_fifo.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/sync_fifo.sv" 72 0 0 } } { "../../core/l2_axi_bus_interface.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_axi_bus_interface.sv" 133 0 0 } } { "../../core/l2_cache.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_cache.sv" 89 0 0 } } { "../../core/nyuzi.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/nyuzi.sv" 84 0 0 } } { "../fpga_top.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/fpga_top.sv" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1438873341670 "|fpga_top|nyuzi:nyuzi|l2_cache:l2_cache|l2_axi_bus_interface:l2_axi_bus_interface|sync_fifo:sync_fifo_pending_writeback|scfifo:scfifo|scfifo_go41:auto_generated|a_dpfifo_1241:dpfifo|altsyncram_5le1:FIFOram|ram_block1a218"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[186\] " "Synthesized away node \"nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[186\]\"" {  } { { "db/altsyncram_5le1.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/altsyncram_5le1.tdf" 5245 2 0 } } { "db/a_dpfifo_1241.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/a_dpfifo_1241.tdf" 46 2 0 } } { "db/scfifo_go41.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/scfifo_go41.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "../../core/sync_fifo.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/sync_fifo.sv" 72 0 0 } } { "../../core/l2_axi_bus_interface.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_axi_bus_interface.sv" 133 0 0 } } { "../../core/l2_cache.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_cache.sv" 89 0 0 } } { "../../core/nyuzi.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/nyuzi.sv" 84 0 0 } } { "../fpga_top.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/fpga_top.sv" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1438873341670 "|fpga_top|nyuzi:nyuzi|l2_cache:l2_cache|l2_axi_bus_interface:l2_axi_bus_interface|sync_fifo:sync_fifo_pending_writeback|scfifo:scfifo|scfifo_go41:auto_generated|a_dpfifo_1241:dpfifo|altsyncram_5le1:FIFOram|ram_block1a186"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[154\] " "Synthesized away node \"nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[154\]\"" {  } { { "db/altsyncram_5le1.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/altsyncram_5le1.tdf" 4349 2 0 } } { "db/a_dpfifo_1241.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/a_dpfifo_1241.tdf" 46 2 0 } } { "db/scfifo_go41.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/scfifo_go41.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "../../core/sync_fifo.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/sync_fifo.sv" 72 0 0 } } { "../../core/l2_axi_bus_interface.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_axi_bus_interface.sv" 133 0 0 } } { "../../core/l2_cache.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_cache.sv" 89 0 0 } } { "../../core/nyuzi.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/nyuzi.sv" 84 0 0 } } { "../fpga_top.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/fpga_top.sv" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1438873341670 "|fpga_top|nyuzi:nyuzi|l2_cache:l2_cache|l2_axi_bus_interface:l2_axi_bus_interface|sync_fifo:sync_fifo_pending_writeback|scfifo:scfifo|scfifo_go41:auto_generated|a_dpfifo_1241:dpfifo|altsyncram_5le1:FIFOram|ram_block1a154"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[122\] " "Synthesized away node \"nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[122\]\"" {  } { { "db/altsyncram_5le1.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/altsyncram_5le1.tdf" 3453 2 0 } } { "db/a_dpfifo_1241.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/a_dpfifo_1241.tdf" 46 2 0 } } { "db/scfifo_go41.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/scfifo_go41.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "../../core/sync_fifo.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/sync_fifo.sv" 72 0 0 } } { "../../core/l2_axi_bus_interface.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_axi_bus_interface.sv" 133 0 0 } } { "../../core/l2_cache.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_cache.sv" 89 0 0 } } { "../../core/nyuzi.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/nyuzi.sv" 84 0 0 } } { "../fpga_top.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/fpga_top.sv" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1438873341670 "|fpga_top|nyuzi:nyuzi|l2_cache:l2_cache|l2_axi_bus_interface:l2_axi_bus_interface|sync_fifo:sync_fifo_pending_writeback|scfifo:scfifo|scfifo_go41:auto_generated|a_dpfifo_1241:dpfifo|altsyncram_5le1:FIFOram|ram_block1a122"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[90\] " "Synthesized away node \"nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[90\]\"" {  } { { "db/altsyncram_5le1.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/altsyncram_5le1.tdf" 2557 2 0 } } { "db/a_dpfifo_1241.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/a_dpfifo_1241.tdf" 46 2 0 } } { "db/scfifo_go41.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/scfifo_go41.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "../../core/sync_fifo.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/sync_fifo.sv" 72 0 0 } } { "../../core/l2_axi_bus_interface.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_axi_bus_interface.sv" 133 0 0 } } { "../../core/l2_cache.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_cache.sv" 89 0 0 } } { "../../core/nyuzi.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/nyuzi.sv" 84 0 0 } } { "../fpga_top.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/fpga_top.sv" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1438873341670 "|fpga_top|nyuzi:nyuzi|l2_cache:l2_cache|l2_axi_bus_interface:l2_axi_bus_interface|sync_fifo:sync_fifo_pending_writeback|scfifo:scfifo|scfifo_go41:auto_generated|a_dpfifo_1241:dpfifo|altsyncram_5le1:FIFOram|ram_block1a90"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[58\] " "Synthesized away node \"nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[58\]\"" {  } { { "db/altsyncram_5le1.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/altsyncram_5le1.tdf" 1661 2 0 } } { "db/a_dpfifo_1241.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/a_dpfifo_1241.tdf" 46 2 0 } } { "db/scfifo_go41.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/scfifo_go41.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "../../core/sync_fifo.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/sync_fifo.sv" 72 0 0 } } { "../../core/l2_axi_bus_interface.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_axi_bus_interface.sv" 133 0 0 } } { "../../core/l2_cache.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_cache.sv" 89 0 0 } } { "../../core/nyuzi.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/nyuzi.sv" 84 0 0 } } { "../fpga_top.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/fpga_top.sv" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1438873341670 "|fpga_top|nyuzi:nyuzi|l2_cache:l2_cache|l2_axi_bus_interface:l2_axi_bus_interface|sync_fifo:sync_fifo_pending_writeback|scfifo:scfifo|scfifo_go41:auto_generated|a_dpfifo_1241:dpfifo|altsyncram_5le1:FIFOram|ram_block1a58"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[26\] " "Synthesized away node \"nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[26\]\"" {  } { { "db/altsyncram_5le1.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/altsyncram_5le1.tdf" 765 2 0 } } { "db/a_dpfifo_1241.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/a_dpfifo_1241.tdf" 46 2 0 } } { "db/scfifo_go41.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/scfifo_go41.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "../../core/sync_fifo.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/sync_fifo.sv" 72 0 0 } } { "../../core/l2_axi_bus_interface.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_axi_bus_interface.sv" 133 0 0 } } { "../../core/l2_cache.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_cache.sv" 89 0 0 } } { "../../core/nyuzi.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/nyuzi.sv" 84 0 0 } } { "../fpga_top.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/fpga_top.sv" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1438873341670 "|fpga_top|nyuzi:nyuzi|l2_cache:l2_cache|l2_axi_bus_interface:l2_axi_bus_interface|sync_fifo:sync_fifo_pending_writeback|scfifo:scfifo|scfifo_go41:auto_generated|a_dpfifo_1241:dpfifo|altsyncram_5le1:FIFOram|ram_block1a26"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[498\] " "Synthesized away node \"nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[498\]\"" {  } { { "db/altsyncram_5le1.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/altsyncram_5le1.tdf" 13981 2 0 } } { "db/a_dpfifo_1241.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/a_dpfifo_1241.tdf" 46 2 0 } } { "db/scfifo_go41.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/scfifo_go41.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "../../core/sync_fifo.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/sync_fifo.sv" 72 0 0 } } { "../../core/l2_axi_bus_interface.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_axi_bus_interface.sv" 133 0 0 } } { "../../core/l2_cache.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_cache.sv" 89 0 0 } } { "../../core/nyuzi.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/nyuzi.sv" 84 0 0 } } { "../fpga_top.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/fpga_top.sv" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1438873341670 "|fpga_top|nyuzi:nyuzi|l2_cache:l2_cache|l2_axi_bus_interface:l2_axi_bus_interface|sync_fifo:sync_fifo_pending_writeback|scfifo:scfifo|scfifo_go41:auto_generated|a_dpfifo_1241:dpfifo|altsyncram_5le1:FIFOram|ram_block1a498"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[370\] " "Synthesized away node \"nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[370\]\"" {  } { { "db/altsyncram_5le1.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/altsyncram_5le1.tdf" 10397 2 0 } } { "db/a_dpfifo_1241.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/a_dpfifo_1241.tdf" 46 2 0 } } { "db/scfifo_go41.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/scfifo_go41.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "../../core/sync_fifo.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/sync_fifo.sv" 72 0 0 } } { "../../core/l2_axi_bus_interface.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_axi_bus_interface.sv" 133 0 0 } } { "../../core/l2_cache.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_cache.sv" 89 0 0 } } { "../../core/nyuzi.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/nyuzi.sv" 84 0 0 } } { "../fpga_top.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/fpga_top.sv" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1438873341670 "|fpga_top|nyuzi:nyuzi|l2_cache:l2_cache|l2_axi_bus_interface:l2_axi_bus_interface|sync_fifo:sync_fifo_pending_writeback|scfifo:scfifo|scfifo_go41:auto_generated|a_dpfifo_1241:dpfifo|altsyncram_5le1:FIFOram|ram_block1a370"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[242\] " "Synthesized away node \"nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[242\]\"" {  } { { "db/altsyncram_5le1.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/altsyncram_5le1.tdf" 6813 2 0 } } { "db/a_dpfifo_1241.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/a_dpfifo_1241.tdf" 46 2 0 } } { "db/scfifo_go41.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/scfifo_go41.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "../../core/sync_fifo.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/sync_fifo.sv" 72 0 0 } } { "../../core/l2_axi_bus_interface.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_axi_bus_interface.sv" 133 0 0 } } { "../../core/l2_cache.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_cache.sv" 89 0 0 } } { "../../core/nyuzi.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/nyuzi.sv" 84 0 0 } } { "../fpga_top.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/fpga_top.sv" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1438873341670 "|fpga_top|nyuzi:nyuzi|l2_cache:l2_cache|l2_axi_bus_interface:l2_axi_bus_interface|sync_fifo:sync_fifo_pending_writeback|scfifo:scfifo|scfifo_go41:auto_generated|a_dpfifo_1241:dpfifo|altsyncram_5le1:FIFOram|ram_block1a242"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[114\] " "Synthesized away node \"nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[114\]\"" {  } { { "db/altsyncram_5le1.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/altsyncram_5le1.tdf" 3229 2 0 } } { "db/a_dpfifo_1241.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/a_dpfifo_1241.tdf" 46 2 0 } } { "db/scfifo_go41.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/scfifo_go41.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "../../core/sync_fifo.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/sync_fifo.sv" 72 0 0 } } { "../../core/l2_axi_bus_interface.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_axi_bus_interface.sv" 133 0 0 } } { "../../core/l2_cache.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_cache.sv" 89 0 0 } } { "../../core/nyuzi.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/nyuzi.sv" 84 0 0 } } { "../fpga_top.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/fpga_top.sv" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1438873341670 "|fpga_top|nyuzi:nyuzi|l2_cache:l2_cache|l2_axi_bus_interface:l2_axi_bus_interface|sync_fifo:sync_fifo_pending_writeback|scfifo:scfifo|scfifo_go41:auto_generated|a_dpfifo_1241:dpfifo|altsyncram_5le1:FIFOram|ram_block1a114"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[466\] " "Synthesized away node \"nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[466\]\"" {  } { { "db/altsyncram_5le1.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/altsyncram_5le1.tdf" 13085 2 0 } } { "db/a_dpfifo_1241.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/a_dpfifo_1241.tdf" 46 2 0 } } { "db/scfifo_go41.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/scfifo_go41.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "../../core/sync_fifo.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/sync_fifo.sv" 72 0 0 } } { "../../core/l2_axi_bus_interface.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_axi_bus_interface.sv" 133 0 0 } } { "../../core/l2_cache.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_cache.sv" 89 0 0 } } { "../../core/nyuzi.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/nyuzi.sv" 84 0 0 } } { "../fpga_top.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/fpga_top.sv" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1438873341670 "|fpga_top|nyuzi:nyuzi|l2_cache:l2_cache|l2_axi_bus_interface:l2_axi_bus_interface|sync_fifo:sync_fifo_pending_writeback|scfifo:scfifo|scfifo_go41:auto_generated|a_dpfifo_1241:dpfifo|altsyncram_5le1:FIFOram|ram_block1a466"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[338\] " "Synthesized away node \"nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[338\]\"" {  } { { "db/altsyncram_5le1.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/altsyncram_5le1.tdf" 9501 2 0 } } { "db/a_dpfifo_1241.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/a_dpfifo_1241.tdf" 46 2 0 } } { "db/scfifo_go41.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/scfifo_go41.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "../../core/sync_fifo.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/sync_fifo.sv" 72 0 0 } } { "../../core/l2_axi_bus_interface.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_axi_bus_interface.sv" 133 0 0 } } { "../../core/l2_cache.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_cache.sv" 89 0 0 } } { "../../core/nyuzi.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/nyuzi.sv" 84 0 0 } } { "../fpga_top.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/fpga_top.sv" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1438873341670 "|fpga_top|nyuzi:nyuzi|l2_cache:l2_cache|l2_axi_bus_interface:l2_axi_bus_interface|sync_fifo:sync_fifo_pending_writeback|scfifo:scfifo|scfifo_go41:auto_generated|a_dpfifo_1241:dpfifo|altsyncram_5le1:FIFOram|ram_block1a338"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[210\] " "Synthesized away node \"nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[210\]\"" {  } { { "db/altsyncram_5le1.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/altsyncram_5le1.tdf" 5917 2 0 } } { "db/a_dpfifo_1241.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/a_dpfifo_1241.tdf" 46 2 0 } } { "db/scfifo_go41.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/scfifo_go41.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "../../core/sync_fifo.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/sync_fifo.sv" 72 0 0 } } { "../../core/l2_axi_bus_interface.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_axi_bus_interface.sv" 133 0 0 } } { "../../core/l2_cache.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_cache.sv" 89 0 0 } } { "../../core/nyuzi.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/nyuzi.sv" 84 0 0 } } { "../fpga_top.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/fpga_top.sv" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1438873341670 "|fpga_top|nyuzi:nyuzi|l2_cache:l2_cache|l2_axi_bus_interface:l2_axi_bus_interface|sync_fifo:sync_fifo_pending_writeback|scfifo:scfifo|scfifo_go41:auto_generated|a_dpfifo_1241:dpfifo|altsyncram_5le1:FIFOram|ram_block1a210"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[82\] " "Synthesized away node \"nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[82\]\"" {  } { { "db/altsyncram_5le1.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/altsyncram_5le1.tdf" 2333 2 0 } } { "db/a_dpfifo_1241.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/a_dpfifo_1241.tdf" 46 2 0 } } { "db/scfifo_go41.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/scfifo_go41.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "../../core/sync_fifo.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/sync_fifo.sv" 72 0 0 } } { "../../core/l2_axi_bus_interface.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_axi_bus_interface.sv" 133 0 0 } } { "../../core/l2_cache.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_cache.sv" 89 0 0 } } { "../../core/nyuzi.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/nyuzi.sv" 84 0 0 } } { "../fpga_top.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/fpga_top.sv" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1438873341670 "|fpga_top|nyuzi:nyuzi|l2_cache:l2_cache|l2_axi_bus_interface:l2_axi_bus_interface|sync_fifo:sync_fifo_pending_writeback|scfifo:scfifo|scfifo_go41:auto_generated|a_dpfifo_1241:dpfifo|altsyncram_5le1:FIFOram|ram_block1a82"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[434\] " "Synthesized away node \"nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[434\]\"" {  } { { "db/altsyncram_5le1.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/altsyncram_5le1.tdf" 12189 2 0 } } { "db/a_dpfifo_1241.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/a_dpfifo_1241.tdf" 46 2 0 } } { "db/scfifo_go41.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/scfifo_go41.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "../../core/sync_fifo.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/sync_fifo.sv" 72 0 0 } } { "../../core/l2_axi_bus_interface.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_axi_bus_interface.sv" 133 0 0 } } { "../../core/l2_cache.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_cache.sv" 89 0 0 } } { "../../core/nyuzi.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/nyuzi.sv" 84 0 0 } } { "../fpga_top.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/fpga_top.sv" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1438873341670 "|fpga_top|nyuzi:nyuzi|l2_cache:l2_cache|l2_axi_bus_interface:l2_axi_bus_interface|sync_fifo:sync_fifo_pending_writeback|scfifo:scfifo|scfifo_go41:auto_generated|a_dpfifo_1241:dpfifo|altsyncram_5le1:FIFOram|ram_block1a434"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[306\] " "Synthesized away node \"nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[306\]\"" {  } { { "db/altsyncram_5le1.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/altsyncram_5le1.tdf" 8605 2 0 } } { "db/a_dpfifo_1241.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/a_dpfifo_1241.tdf" 46 2 0 } } { "db/scfifo_go41.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/scfifo_go41.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "../../core/sync_fifo.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/sync_fifo.sv" 72 0 0 } } { "../../core/l2_axi_bus_interface.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_axi_bus_interface.sv" 133 0 0 } } { "../../core/l2_cache.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_cache.sv" 89 0 0 } } { "../../core/nyuzi.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/nyuzi.sv" 84 0 0 } } { "../fpga_top.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/fpga_top.sv" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1438873341670 "|fpga_top|nyuzi:nyuzi|l2_cache:l2_cache|l2_axi_bus_interface:l2_axi_bus_interface|sync_fifo:sync_fifo_pending_writeback|scfifo:scfifo|scfifo_go41:auto_generated|a_dpfifo_1241:dpfifo|altsyncram_5le1:FIFOram|ram_block1a306"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[178\] " "Synthesized away node \"nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[178\]\"" {  } { { "db/altsyncram_5le1.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/altsyncram_5le1.tdf" 5021 2 0 } } { "db/a_dpfifo_1241.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/a_dpfifo_1241.tdf" 46 2 0 } } { "db/scfifo_go41.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/scfifo_go41.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "../../core/sync_fifo.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/sync_fifo.sv" 72 0 0 } } { "../../core/l2_axi_bus_interface.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_axi_bus_interface.sv" 133 0 0 } } { "../../core/l2_cache.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_cache.sv" 89 0 0 } } { "../../core/nyuzi.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/nyuzi.sv" 84 0 0 } } { "../fpga_top.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/fpga_top.sv" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1438873341670 "|fpga_top|nyuzi:nyuzi|l2_cache:l2_cache|l2_axi_bus_interface:l2_axi_bus_interface|sync_fifo:sync_fifo_pending_writeback|scfifo:scfifo|scfifo_go41:auto_generated|a_dpfifo_1241:dpfifo|altsyncram_5le1:FIFOram|ram_block1a178"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[50\] " "Synthesized away node \"nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[50\]\"" {  } { { "db/altsyncram_5le1.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/altsyncram_5le1.tdf" 1437 2 0 } } { "db/a_dpfifo_1241.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/a_dpfifo_1241.tdf" 46 2 0 } } { "db/scfifo_go41.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/scfifo_go41.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "../../core/sync_fifo.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/sync_fifo.sv" 72 0 0 } } { "../../core/l2_axi_bus_interface.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_axi_bus_interface.sv" 133 0 0 } } { "../../core/l2_cache.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_cache.sv" 89 0 0 } } { "../../core/nyuzi.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/nyuzi.sv" 84 0 0 } } { "../fpga_top.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/fpga_top.sv" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1438873341670 "|fpga_top|nyuzi:nyuzi|l2_cache:l2_cache|l2_axi_bus_interface:l2_axi_bus_interface|sync_fifo:sync_fifo_pending_writeback|scfifo:scfifo|scfifo_go41:auto_generated|a_dpfifo_1241:dpfifo|altsyncram_5le1:FIFOram|ram_block1a50"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[402\] " "Synthesized away node \"nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[402\]\"" {  } { { "db/altsyncram_5le1.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/altsyncram_5le1.tdf" 11293 2 0 } } { "db/a_dpfifo_1241.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/a_dpfifo_1241.tdf" 46 2 0 } } { "db/scfifo_go41.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/scfifo_go41.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "../../core/sync_fifo.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/sync_fifo.sv" 72 0 0 } } { "../../core/l2_axi_bus_interface.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_axi_bus_interface.sv" 133 0 0 } } { "../../core/l2_cache.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_cache.sv" 89 0 0 } } { "../../core/nyuzi.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/nyuzi.sv" 84 0 0 } } { "../fpga_top.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/fpga_top.sv" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1438873341670 "|fpga_top|nyuzi:nyuzi|l2_cache:l2_cache|l2_axi_bus_interface:l2_axi_bus_interface|sync_fifo:sync_fifo_pending_writeback|scfifo:scfifo|scfifo_go41:auto_generated|a_dpfifo_1241:dpfifo|altsyncram_5le1:FIFOram|ram_block1a402"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[274\] " "Synthesized away node \"nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[274\]\"" {  } { { "db/altsyncram_5le1.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/altsyncram_5le1.tdf" 7709 2 0 } } { "db/a_dpfifo_1241.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/a_dpfifo_1241.tdf" 46 2 0 } } { "db/scfifo_go41.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/scfifo_go41.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "../../core/sync_fifo.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/sync_fifo.sv" 72 0 0 } } { "../../core/l2_axi_bus_interface.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_axi_bus_interface.sv" 133 0 0 } } { "../../core/l2_cache.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_cache.sv" 89 0 0 } } { "../../core/nyuzi.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/nyuzi.sv" 84 0 0 } } { "../fpga_top.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/fpga_top.sv" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1438873341670 "|fpga_top|nyuzi:nyuzi|l2_cache:l2_cache|l2_axi_bus_interface:l2_axi_bus_interface|sync_fifo:sync_fifo_pending_writeback|scfifo:scfifo|scfifo_go41:auto_generated|a_dpfifo_1241:dpfifo|altsyncram_5le1:FIFOram|ram_block1a274"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[146\] " "Synthesized away node \"nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[146\]\"" {  } { { "db/altsyncram_5le1.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/altsyncram_5le1.tdf" 4125 2 0 } } { "db/a_dpfifo_1241.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/a_dpfifo_1241.tdf" 46 2 0 } } { "db/scfifo_go41.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/scfifo_go41.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "../../core/sync_fifo.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/sync_fifo.sv" 72 0 0 } } { "../../core/l2_axi_bus_interface.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_axi_bus_interface.sv" 133 0 0 } } { "../../core/l2_cache.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_cache.sv" 89 0 0 } } { "../../core/nyuzi.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/nyuzi.sv" 84 0 0 } } { "../fpga_top.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/fpga_top.sv" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1438873341670 "|fpga_top|nyuzi:nyuzi|l2_cache:l2_cache|l2_axi_bus_interface:l2_axi_bus_interface|sync_fifo:sync_fifo_pending_writeback|scfifo:scfifo|scfifo_go41:auto_generated|a_dpfifo_1241:dpfifo|altsyncram_5le1:FIFOram|ram_block1a146"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[18\] " "Synthesized away node \"nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[18\]\"" {  } { { "db/altsyncram_5le1.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/altsyncram_5le1.tdf" 541 2 0 } } { "db/a_dpfifo_1241.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/a_dpfifo_1241.tdf" 46 2 0 } } { "db/scfifo_go41.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/scfifo_go41.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "../../core/sync_fifo.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/sync_fifo.sv" 72 0 0 } } { "../../core/l2_axi_bus_interface.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_axi_bus_interface.sv" 133 0 0 } } { "../../core/l2_cache.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_cache.sv" 89 0 0 } } { "../../core/nyuzi.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/nyuzi.sv" 84 0 0 } } { "../fpga_top.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/fpga_top.sv" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1438873341670 "|fpga_top|nyuzi:nyuzi|l2_cache:l2_cache|l2_axi_bus_interface:l2_axi_bus_interface|sync_fifo:sync_fifo_pending_writeback|scfifo:scfifo|scfifo_go41:auto_generated|a_dpfifo_1241:dpfifo|altsyncram_5le1:FIFOram|ram_block1a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[507\] " "Synthesized away node \"nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[507\]\"" {  } { { "db/altsyncram_5le1.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/altsyncram_5le1.tdf" 14233 2 0 } } { "db/a_dpfifo_1241.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/a_dpfifo_1241.tdf" 46 2 0 } } { "db/scfifo_go41.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/scfifo_go41.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "../../core/sync_fifo.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/sync_fifo.sv" 72 0 0 } } { "../../core/l2_axi_bus_interface.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_axi_bus_interface.sv" 133 0 0 } } { "../../core/l2_cache.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_cache.sv" 89 0 0 } } { "../../core/nyuzi.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/nyuzi.sv" 84 0 0 } } { "../fpga_top.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/fpga_top.sv" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1438873341670 "|fpga_top|nyuzi:nyuzi|l2_cache:l2_cache|l2_axi_bus_interface:l2_axi_bus_interface|sync_fifo:sync_fifo_pending_writeback|scfifo:scfifo|scfifo_go41:auto_generated|a_dpfifo_1241:dpfifo|altsyncram_5le1:FIFOram|ram_block1a507"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[475\] " "Synthesized away node \"nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[475\]\"" {  } { { "db/altsyncram_5le1.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/altsyncram_5le1.tdf" 13337 2 0 } } { "db/a_dpfifo_1241.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/a_dpfifo_1241.tdf" 46 2 0 } } { "db/scfifo_go41.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/scfifo_go41.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "../../core/sync_fifo.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/sync_fifo.sv" 72 0 0 } } { "../../core/l2_axi_bus_interface.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_axi_bus_interface.sv" 133 0 0 } } { "../../core/l2_cache.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_cache.sv" 89 0 0 } } { "../../core/nyuzi.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/nyuzi.sv" 84 0 0 } } { "../fpga_top.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/fpga_top.sv" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1438873341670 "|fpga_top|nyuzi:nyuzi|l2_cache:l2_cache|l2_axi_bus_interface:l2_axi_bus_interface|sync_fifo:sync_fifo_pending_writeback|scfifo:scfifo|scfifo_go41:auto_generated|a_dpfifo_1241:dpfifo|altsyncram_5le1:FIFOram|ram_block1a475"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[443\] " "Synthesized away node \"nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[443\]\"" {  } { { "db/altsyncram_5le1.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/altsyncram_5le1.tdf" 12441 2 0 } } { "db/a_dpfifo_1241.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/a_dpfifo_1241.tdf" 46 2 0 } } { "db/scfifo_go41.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/scfifo_go41.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "../../core/sync_fifo.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/sync_fifo.sv" 72 0 0 } } { "../../core/l2_axi_bus_interface.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_axi_bus_interface.sv" 133 0 0 } } { "../../core/l2_cache.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_cache.sv" 89 0 0 } } { "../../core/nyuzi.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/nyuzi.sv" 84 0 0 } } { "../fpga_top.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/fpga_top.sv" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1438873341670 "|fpga_top|nyuzi:nyuzi|l2_cache:l2_cache|l2_axi_bus_interface:l2_axi_bus_interface|sync_fifo:sync_fifo_pending_writeback|scfifo:scfifo|scfifo_go41:auto_generated|a_dpfifo_1241:dpfifo|altsyncram_5le1:FIFOram|ram_block1a443"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[411\] " "Synthesized away node \"nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[411\]\"" {  } { { "db/altsyncram_5le1.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/altsyncram_5le1.tdf" 11545 2 0 } } { "db/a_dpfifo_1241.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/a_dpfifo_1241.tdf" 46 2 0 } } { "db/scfifo_go41.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/scfifo_go41.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "../../core/sync_fifo.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/sync_fifo.sv" 72 0 0 } } { "../../core/l2_axi_bus_interface.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_axi_bus_interface.sv" 133 0 0 } } { "../../core/l2_cache.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_cache.sv" 89 0 0 } } { "../../core/nyuzi.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/nyuzi.sv" 84 0 0 } } { "../fpga_top.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/fpga_top.sv" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1438873341670 "|fpga_top|nyuzi:nyuzi|l2_cache:l2_cache|l2_axi_bus_interface:l2_axi_bus_interface|sync_fifo:sync_fifo_pending_writeback|scfifo:scfifo|scfifo_go41:auto_generated|a_dpfifo_1241:dpfifo|altsyncram_5le1:FIFOram|ram_block1a411"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[379\] " "Synthesized away node \"nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[379\]\"" {  } { { "db/altsyncram_5le1.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/altsyncram_5le1.tdf" 10649 2 0 } } { "db/a_dpfifo_1241.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/a_dpfifo_1241.tdf" 46 2 0 } } { "db/scfifo_go41.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/scfifo_go41.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "../../core/sync_fifo.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/sync_fifo.sv" 72 0 0 } } { "../../core/l2_axi_bus_interface.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_axi_bus_interface.sv" 133 0 0 } } { "../../core/l2_cache.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_cache.sv" 89 0 0 } } { "../../core/nyuzi.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/nyuzi.sv" 84 0 0 } } { "../fpga_top.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/fpga_top.sv" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1438873341670 "|fpga_top|nyuzi:nyuzi|l2_cache:l2_cache|l2_axi_bus_interface:l2_axi_bus_interface|sync_fifo:sync_fifo_pending_writeback|scfifo:scfifo|scfifo_go41:auto_generated|a_dpfifo_1241:dpfifo|altsyncram_5le1:FIFOram|ram_block1a379"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[347\] " "Synthesized away node \"nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[347\]\"" {  } { { "db/altsyncram_5le1.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/altsyncram_5le1.tdf" 9753 2 0 } } { "db/a_dpfifo_1241.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/a_dpfifo_1241.tdf" 46 2 0 } } { "db/scfifo_go41.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/scfifo_go41.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "../../core/sync_fifo.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/sync_fifo.sv" 72 0 0 } } { "../../core/l2_axi_bus_interface.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_axi_bus_interface.sv" 133 0 0 } } { "../../core/l2_cache.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_cache.sv" 89 0 0 } } { "../../core/nyuzi.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/nyuzi.sv" 84 0 0 } } { "../fpga_top.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/fpga_top.sv" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1438873341670 "|fpga_top|nyuzi:nyuzi|l2_cache:l2_cache|l2_axi_bus_interface:l2_axi_bus_interface|sync_fifo:sync_fifo_pending_writeback|scfifo:scfifo|scfifo_go41:auto_generated|a_dpfifo_1241:dpfifo|altsyncram_5le1:FIFOram|ram_block1a347"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[315\] " "Synthesized away node \"nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[315\]\"" {  } { { "db/altsyncram_5le1.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/altsyncram_5le1.tdf" 8857 2 0 } } { "db/a_dpfifo_1241.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/a_dpfifo_1241.tdf" 46 2 0 } } { "db/scfifo_go41.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/scfifo_go41.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "../../core/sync_fifo.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/sync_fifo.sv" 72 0 0 } } { "../../core/l2_axi_bus_interface.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_axi_bus_interface.sv" 133 0 0 } } { "../../core/l2_cache.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_cache.sv" 89 0 0 } } { "../../core/nyuzi.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/nyuzi.sv" 84 0 0 } } { "../fpga_top.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/fpga_top.sv" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1438873341670 "|fpga_top|nyuzi:nyuzi|l2_cache:l2_cache|l2_axi_bus_interface:l2_axi_bus_interface|sync_fifo:sync_fifo_pending_writeback|scfifo:scfifo|scfifo_go41:auto_generated|a_dpfifo_1241:dpfifo|altsyncram_5le1:FIFOram|ram_block1a315"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[283\] " "Synthesized away node \"nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[283\]\"" {  } { { "db/altsyncram_5le1.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/altsyncram_5le1.tdf" 7961 2 0 } } { "db/a_dpfifo_1241.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/a_dpfifo_1241.tdf" 46 2 0 } } { "db/scfifo_go41.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/scfifo_go41.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "../../core/sync_fifo.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/sync_fifo.sv" 72 0 0 } } { "../../core/l2_axi_bus_interface.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_axi_bus_interface.sv" 133 0 0 } } { "../../core/l2_cache.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_cache.sv" 89 0 0 } } { "../../core/nyuzi.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/nyuzi.sv" 84 0 0 } } { "../fpga_top.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/fpga_top.sv" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1438873341670 "|fpga_top|nyuzi:nyuzi|l2_cache:l2_cache|l2_axi_bus_interface:l2_axi_bus_interface|sync_fifo:sync_fifo_pending_writeback|scfifo:scfifo|scfifo_go41:auto_generated|a_dpfifo_1241:dpfifo|altsyncram_5le1:FIFOram|ram_block1a283"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[251\] " "Synthesized away node \"nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[251\]\"" {  } { { "db/altsyncram_5le1.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/altsyncram_5le1.tdf" 7065 2 0 } } { "db/a_dpfifo_1241.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/a_dpfifo_1241.tdf" 46 2 0 } } { "db/scfifo_go41.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/scfifo_go41.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "../../core/sync_fifo.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/sync_fifo.sv" 72 0 0 } } { "../../core/l2_axi_bus_interface.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_axi_bus_interface.sv" 133 0 0 } } { "../../core/l2_cache.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_cache.sv" 89 0 0 } } { "../../core/nyuzi.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/nyuzi.sv" 84 0 0 } } { "../fpga_top.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/fpga_top.sv" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1438873341670 "|fpga_top|nyuzi:nyuzi|l2_cache:l2_cache|l2_axi_bus_interface:l2_axi_bus_interface|sync_fifo:sync_fifo_pending_writeback|scfifo:scfifo|scfifo_go41:auto_generated|a_dpfifo_1241:dpfifo|altsyncram_5le1:FIFOram|ram_block1a251"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[219\] " "Synthesized away node \"nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[219\]\"" {  } { { "db/altsyncram_5le1.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/altsyncram_5le1.tdf" 6169 2 0 } } { "db/a_dpfifo_1241.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/a_dpfifo_1241.tdf" 46 2 0 } } { "db/scfifo_go41.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/scfifo_go41.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "../../core/sync_fifo.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/sync_fifo.sv" 72 0 0 } } { "../../core/l2_axi_bus_interface.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_axi_bus_interface.sv" 133 0 0 } } { "../../core/l2_cache.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_cache.sv" 89 0 0 } } { "../../core/nyuzi.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/nyuzi.sv" 84 0 0 } } { "../fpga_top.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/fpga_top.sv" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1438873341670 "|fpga_top|nyuzi:nyuzi|l2_cache:l2_cache|l2_axi_bus_interface:l2_axi_bus_interface|sync_fifo:sync_fifo_pending_writeback|scfifo:scfifo|scfifo_go41:auto_generated|a_dpfifo_1241:dpfifo|altsyncram_5le1:FIFOram|ram_block1a219"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[187\] " "Synthesized away node \"nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[187\]\"" {  } { { "db/altsyncram_5le1.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/altsyncram_5le1.tdf" 5273 2 0 } } { "db/a_dpfifo_1241.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/a_dpfifo_1241.tdf" 46 2 0 } } { "db/scfifo_go41.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/scfifo_go41.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "../../core/sync_fifo.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/sync_fifo.sv" 72 0 0 } } { "../../core/l2_axi_bus_interface.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_axi_bus_interface.sv" 133 0 0 } } { "../../core/l2_cache.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_cache.sv" 89 0 0 } } { "../../core/nyuzi.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/nyuzi.sv" 84 0 0 } } { "../fpga_top.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/fpga_top.sv" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1438873341670 "|fpga_top|nyuzi:nyuzi|l2_cache:l2_cache|l2_axi_bus_interface:l2_axi_bus_interface|sync_fifo:sync_fifo_pending_writeback|scfifo:scfifo|scfifo_go41:auto_generated|a_dpfifo_1241:dpfifo|altsyncram_5le1:FIFOram|ram_block1a187"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[155\] " "Synthesized away node \"nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[155\]\"" {  } { { "db/altsyncram_5le1.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/altsyncram_5le1.tdf" 4377 2 0 } } { "db/a_dpfifo_1241.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/a_dpfifo_1241.tdf" 46 2 0 } } { "db/scfifo_go41.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/scfifo_go41.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "../../core/sync_fifo.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/sync_fifo.sv" 72 0 0 } } { "../../core/l2_axi_bus_interface.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_axi_bus_interface.sv" 133 0 0 } } { "../../core/l2_cache.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_cache.sv" 89 0 0 } } { "../../core/nyuzi.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/nyuzi.sv" 84 0 0 } } { "../fpga_top.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/fpga_top.sv" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1438873341670 "|fpga_top|nyuzi:nyuzi|l2_cache:l2_cache|l2_axi_bus_interface:l2_axi_bus_interface|sync_fifo:sync_fifo_pending_writeback|scfifo:scfifo|scfifo_go41:auto_generated|a_dpfifo_1241:dpfifo|altsyncram_5le1:FIFOram|ram_block1a155"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[123\] " "Synthesized away node \"nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[123\]\"" {  } { { "db/altsyncram_5le1.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/altsyncram_5le1.tdf" 3481 2 0 } } { "db/a_dpfifo_1241.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/a_dpfifo_1241.tdf" 46 2 0 } } { "db/scfifo_go41.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/scfifo_go41.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "../../core/sync_fifo.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/sync_fifo.sv" 72 0 0 } } { "../../core/l2_axi_bus_interface.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_axi_bus_interface.sv" 133 0 0 } } { "../../core/l2_cache.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_cache.sv" 89 0 0 } } { "../../core/nyuzi.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/nyuzi.sv" 84 0 0 } } { "../fpga_top.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/fpga_top.sv" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1438873341670 "|fpga_top|nyuzi:nyuzi|l2_cache:l2_cache|l2_axi_bus_interface:l2_axi_bus_interface|sync_fifo:sync_fifo_pending_writeback|scfifo:scfifo|scfifo_go41:auto_generated|a_dpfifo_1241:dpfifo|altsyncram_5le1:FIFOram|ram_block1a123"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[91\] " "Synthesized away node \"nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[91\]\"" {  } { { "db/altsyncram_5le1.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/altsyncram_5le1.tdf" 2585 2 0 } } { "db/a_dpfifo_1241.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/a_dpfifo_1241.tdf" 46 2 0 } } { "db/scfifo_go41.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/scfifo_go41.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "../../core/sync_fifo.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/sync_fifo.sv" 72 0 0 } } { "../../core/l2_axi_bus_interface.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_axi_bus_interface.sv" 133 0 0 } } { "../../core/l2_cache.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_cache.sv" 89 0 0 } } { "../../core/nyuzi.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/nyuzi.sv" 84 0 0 } } { "../fpga_top.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/fpga_top.sv" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1438873341670 "|fpga_top|nyuzi:nyuzi|l2_cache:l2_cache|l2_axi_bus_interface:l2_axi_bus_interface|sync_fifo:sync_fifo_pending_writeback|scfifo:scfifo|scfifo_go41:auto_generated|a_dpfifo_1241:dpfifo|altsyncram_5le1:FIFOram|ram_block1a91"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[59\] " "Synthesized away node \"nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[59\]\"" {  } { { "db/altsyncram_5le1.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/altsyncram_5le1.tdf" 1689 2 0 } } { "db/a_dpfifo_1241.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/a_dpfifo_1241.tdf" 46 2 0 } } { "db/scfifo_go41.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/scfifo_go41.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "../../core/sync_fifo.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/sync_fifo.sv" 72 0 0 } } { "../../core/l2_axi_bus_interface.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_axi_bus_interface.sv" 133 0 0 } } { "../../core/l2_cache.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_cache.sv" 89 0 0 } } { "../../core/nyuzi.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/nyuzi.sv" 84 0 0 } } { "../fpga_top.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/fpga_top.sv" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1438873341670 "|fpga_top|nyuzi:nyuzi|l2_cache:l2_cache|l2_axi_bus_interface:l2_axi_bus_interface|sync_fifo:sync_fifo_pending_writeback|scfifo:scfifo|scfifo_go41:auto_generated|a_dpfifo_1241:dpfifo|altsyncram_5le1:FIFOram|ram_block1a59"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[27\] " "Synthesized away node \"nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[27\]\"" {  } { { "db/altsyncram_5le1.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/altsyncram_5le1.tdf" 793 2 0 } } { "db/a_dpfifo_1241.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/a_dpfifo_1241.tdf" 46 2 0 } } { "db/scfifo_go41.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/scfifo_go41.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "../../core/sync_fifo.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/sync_fifo.sv" 72 0 0 } } { "../../core/l2_axi_bus_interface.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_axi_bus_interface.sv" 133 0 0 } } { "../../core/l2_cache.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_cache.sv" 89 0 0 } } { "../../core/nyuzi.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/nyuzi.sv" 84 0 0 } } { "../fpga_top.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/fpga_top.sv" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1438873341670 "|fpga_top|nyuzi:nyuzi|l2_cache:l2_cache|l2_axi_bus_interface:l2_axi_bus_interface|sync_fifo:sync_fifo_pending_writeback|scfifo:scfifo|scfifo_go41:auto_generated|a_dpfifo_1241:dpfifo|altsyncram_5le1:FIFOram|ram_block1a27"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[499\] " "Synthesized away node \"nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[499\]\"" {  } { { "db/altsyncram_5le1.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/altsyncram_5le1.tdf" 14009 2 0 } } { "db/a_dpfifo_1241.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/a_dpfifo_1241.tdf" 46 2 0 } } { "db/scfifo_go41.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/scfifo_go41.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "../../core/sync_fifo.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/sync_fifo.sv" 72 0 0 } } { "../../core/l2_axi_bus_interface.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_axi_bus_interface.sv" 133 0 0 } } { "../../core/l2_cache.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_cache.sv" 89 0 0 } } { "../../core/nyuzi.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/nyuzi.sv" 84 0 0 } } { "../fpga_top.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/fpga_top.sv" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1438873341670 "|fpga_top|nyuzi:nyuzi|l2_cache:l2_cache|l2_axi_bus_interface:l2_axi_bus_interface|sync_fifo:sync_fifo_pending_writeback|scfifo:scfifo|scfifo_go41:auto_generated|a_dpfifo_1241:dpfifo|altsyncram_5le1:FIFOram|ram_block1a499"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[371\] " "Synthesized away node \"nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[371\]\"" {  } { { "db/altsyncram_5le1.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/altsyncram_5le1.tdf" 10425 2 0 } } { "db/a_dpfifo_1241.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/a_dpfifo_1241.tdf" 46 2 0 } } { "db/scfifo_go41.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/scfifo_go41.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "../../core/sync_fifo.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/sync_fifo.sv" 72 0 0 } } { "../../core/l2_axi_bus_interface.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_axi_bus_interface.sv" 133 0 0 } } { "../../core/l2_cache.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_cache.sv" 89 0 0 } } { "../../core/nyuzi.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/nyuzi.sv" 84 0 0 } } { "../fpga_top.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/fpga_top.sv" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1438873341670 "|fpga_top|nyuzi:nyuzi|l2_cache:l2_cache|l2_axi_bus_interface:l2_axi_bus_interface|sync_fifo:sync_fifo_pending_writeback|scfifo:scfifo|scfifo_go41:auto_generated|a_dpfifo_1241:dpfifo|altsyncram_5le1:FIFOram|ram_block1a371"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[243\] " "Synthesized away node \"nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[243\]\"" {  } { { "db/altsyncram_5le1.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/altsyncram_5le1.tdf" 6841 2 0 } } { "db/a_dpfifo_1241.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/a_dpfifo_1241.tdf" 46 2 0 } } { "db/scfifo_go41.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/scfifo_go41.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "../../core/sync_fifo.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/sync_fifo.sv" 72 0 0 } } { "../../core/l2_axi_bus_interface.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_axi_bus_interface.sv" 133 0 0 } } { "../../core/l2_cache.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_cache.sv" 89 0 0 } } { "../../core/nyuzi.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/nyuzi.sv" 84 0 0 } } { "../fpga_top.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/fpga_top.sv" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1438873341670 "|fpga_top|nyuzi:nyuzi|l2_cache:l2_cache|l2_axi_bus_interface:l2_axi_bus_interface|sync_fifo:sync_fifo_pending_writeback|scfifo:scfifo|scfifo_go41:auto_generated|a_dpfifo_1241:dpfifo|altsyncram_5le1:FIFOram|ram_block1a243"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[115\] " "Synthesized away node \"nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[115\]\"" {  } { { "db/altsyncram_5le1.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/altsyncram_5le1.tdf" 3257 2 0 } } { "db/a_dpfifo_1241.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/a_dpfifo_1241.tdf" 46 2 0 } } { "db/scfifo_go41.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/scfifo_go41.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "../../core/sync_fifo.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/sync_fifo.sv" 72 0 0 } } { "../../core/l2_axi_bus_interface.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_axi_bus_interface.sv" 133 0 0 } } { "../../core/l2_cache.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_cache.sv" 89 0 0 } } { "../../core/nyuzi.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/nyuzi.sv" 84 0 0 } } { "../fpga_top.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/fpga_top.sv" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1438873341670 "|fpga_top|nyuzi:nyuzi|l2_cache:l2_cache|l2_axi_bus_interface:l2_axi_bus_interface|sync_fifo:sync_fifo_pending_writeback|scfifo:scfifo|scfifo_go41:auto_generated|a_dpfifo_1241:dpfifo|altsyncram_5le1:FIFOram|ram_block1a115"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[467\] " "Synthesized away node \"nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[467\]\"" {  } { { "db/altsyncram_5le1.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/altsyncram_5le1.tdf" 13113 2 0 } } { "db/a_dpfifo_1241.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/a_dpfifo_1241.tdf" 46 2 0 } } { "db/scfifo_go41.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/scfifo_go41.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "../../core/sync_fifo.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/sync_fifo.sv" 72 0 0 } } { "../../core/l2_axi_bus_interface.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_axi_bus_interface.sv" 133 0 0 } } { "../../core/l2_cache.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_cache.sv" 89 0 0 } } { "../../core/nyuzi.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/nyuzi.sv" 84 0 0 } } { "../fpga_top.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/fpga_top.sv" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1438873341670 "|fpga_top|nyuzi:nyuzi|l2_cache:l2_cache|l2_axi_bus_interface:l2_axi_bus_interface|sync_fifo:sync_fifo_pending_writeback|scfifo:scfifo|scfifo_go41:auto_generated|a_dpfifo_1241:dpfifo|altsyncram_5le1:FIFOram|ram_block1a467"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[339\] " "Synthesized away node \"nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[339\]\"" {  } { { "db/altsyncram_5le1.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/altsyncram_5le1.tdf" 9529 2 0 } } { "db/a_dpfifo_1241.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/a_dpfifo_1241.tdf" 46 2 0 } } { "db/scfifo_go41.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/scfifo_go41.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "../../core/sync_fifo.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/sync_fifo.sv" 72 0 0 } } { "../../core/l2_axi_bus_interface.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_axi_bus_interface.sv" 133 0 0 } } { "../../core/l2_cache.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_cache.sv" 89 0 0 } } { "../../core/nyuzi.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/nyuzi.sv" 84 0 0 } } { "../fpga_top.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/fpga_top.sv" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1438873341670 "|fpga_top|nyuzi:nyuzi|l2_cache:l2_cache|l2_axi_bus_interface:l2_axi_bus_interface|sync_fifo:sync_fifo_pending_writeback|scfifo:scfifo|scfifo_go41:auto_generated|a_dpfifo_1241:dpfifo|altsyncram_5le1:FIFOram|ram_block1a339"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[211\] " "Synthesized away node \"nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[211\]\"" {  } { { "db/altsyncram_5le1.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/altsyncram_5le1.tdf" 5945 2 0 } } { "db/a_dpfifo_1241.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/a_dpfifo_1241.tdf" 46 2 0 } } { "db/scfifo_go41.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/scfifo_go41.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "../../core/sync_fifo.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/sync_fifo.sv" 72 0 0 } } { "../../core/l2_axi_bus_interface.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_axi_bus_interface.sv" 133 0 0 } } { "../../core/l2_cache.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_cache.sv" 89 0 0 } } { "../../core/nyuzi.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/nyuzi.sv" 84 0 0 } } { "../fpga_top.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/fpga_top.sv" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1438873341670 "|fpga_top|nyuzi:nyuzi|l2_cache:l2_cache|l2_axi_bus_interface:l2_axi_bus_interface|sync_fifo:sync_fifo_pending_writeback|scfifo:scfifo|scfifo_go41:auto_generated|a_dpfifo_1241:dpfifo|altsyncram_5le1:FIFOram|ram_block1a211"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[83\] " "Synthesized away node \"nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[83\]\"" {  } { { "db/altsyncram_5le1.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/altsyncram_5le1.tdf" 2361 2 0 } } { "db/a_dpfifo_1241.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/a_dpfifo_1241.tdf" 46 2 0 } } { "db/scfifo_go41.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/scfifo_go41.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "../../core/sync_fifo.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/sync_fifo.sv" 72 0 0 } } { "../../core/l2_axi_bus_interface.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_axi_bus_interface.sv" 133 0 0 } } { "../../core/l2_cache.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_cache.sv" 89 0 0 } } { "../../core/nyuzi.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/nyuzi.sv" 84 0 0 } } { "../fpga_top.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/fpga_top.sv" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1438873341670 "|fpga_top|nyuzi:nyuzi|l2_cache:l2_cache|l2_axi_bus_interface:l2_axi_bus_interface|sync_fifo:sync_fifo_pending_writeback|scfifo:scfifo|scfifo_go41:auto_generated|a_dpfifo_1241:dpfifo|altsyncram_5le1:FIFOram|ram_block1a83"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[435\] " "Synthesized away node \"nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[435\]\"" {  } { { "db/altsyncram_5le1.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/altsyncram_5le1.tdf" 12217 2 0 } } { "db/a_dpfifo_1241.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/a_dpfifo_1241.tdf" 46 2 0 } } { "db/scfifo_go41.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/scfifo_go41.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "../../core/sync_fifo.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/sync_fifo.sv" 72 0 0 } } { "../../core/l2_axi_bus_interface.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_axi_bus_interface.sv" 133 0 0 } } { "../../core/l2_cache.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_cache.sv" 89 0 0 } } { "../../core/nyuzi.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/nyuzi.sv" 84 0 0 } } { "../fpga_top.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/fpga_top.sv" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1438873341670 "|fpga_top|nyuzi:nyuzi|l2_cache:l2_cache|l2_axi_bus_interface:l2_axi_bus_interface|sync_fifo:sync_fifo_pending_writeback|scfifo:scfifo|scfifo_go41:auto_generated|a_dpfifo_1241:dpfifo|altsyncram_5le1:FIFOram|ram_block1a435"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[307\] " "Synthesized away node \"nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[307\]\"" {  } { { "db/altsyncram_5le1.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/altsyncram_5le1.tdf" 8633 2 0 } } { "db/a_dpfifo_1241.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/a_dpfifo_1241.tdf" 46 2 0 } } { "db/scfifo_go41.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/scfifo_go41.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "../../core/sync_fifo.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/sync_fifo.sv" 72 0 0 } } { "../../core/l2_axi_bus_interface.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_axi_bus_interface.sv" 133 0 0 } } { "../../core/l2_cache.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_cache.sv" 89 0 0 } } { "../../core/nyuzi.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/nyuzi.sv" 84 0 0 } } { "../fpga_top.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/fpga_top.sv" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1438873341670 "|fpga_top|nyuzi:nyuzi|l2_cache:l2_cache|l2_axi_bus_interface:l2_axi_bus_interface|sync_fifo:sync_fifo_pending_writeback|scfifo:scfifo|scfifo_go41:auto_generated|a_dpfifo_1241:dpfifo|altsyncram_5le1:FIFOram|ram_block1a307"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[179\] " "Synthesized away node \"nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[179\]\"" {  } { { "db/altsyncram_5le1.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/altsyncram_5le1.tdf" 5049 2 0 } } { "db/a_dpfifo_1241.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/a_dpfifo_1241.tdf" 46 2 0 } } { "db/scfifo_go41.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/scfifo_go41.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "../../core/sync_fifo.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/sync_fifo.sv" 72 0 0 } } { "../../core/l2_axi_bus_interface.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_axi_bus_interface.sv" 133 0 0 } } { "../../core/l2_cache.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_cache.sv" 89 0 0 } } { "../../core/nyuzi.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/nyuzi.sv" 84 0 0 } } { "../fpga_top.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/fpga_top.sv" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1438873341670 "|fpga_top|nyuzi:nyuzi|l2_cache:l2_cache|l2_axi_bus_interface:l2_axi_bus_interface|sync_fifo:sync_fifo_pending_writeback|scfifo:scfifo|scfifo_go41:auto_generated|a_dpfifo_1241:dpfifo|altsyncram_5le1:FIFOram|ram_block1a179"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[51\] " "Synthesized away node \"nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[51\]\"" {  } { { "db/altsyncram_5le1.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/altsyncram_5le1.tdf" 1465 2 0 } } { "db/a_dpfifo_1241.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/a_dpfifo_1241.tdf" 46 2 0 } } { "db/scfifo_go41.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/scfifo_go41.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "../../core/sync_fifo.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/sync_fifo.sv" 72 0 0 } } { "../../core/l2_axi_bus_interface.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_axi_bus_interface.sv" 133 0 0 } } { "../../core/l2_cache.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_cache.sv" 89 0 0 } } { "../../core/nyuzi.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/nyuzi.sv" 84 0 0 } } { "../fpga_top.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/fpga_top.sv" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1438873341670 "|fpga_top|nyuzi:nyuzi|l2_cache:l2_cache|l2_axi_bus_interface:l2_axi_bus_interface|sync_fifo:sync_fifo_pending_writeback|scfifo:scfifo|scfifo_go41:auto_generated|a_dpfifo_1241:dpfifo|altsyncram_5le1:FIFOram|ram_block1a51"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[403\] " "Synthesized away node \"nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[403\]\"" {  } { { "db/altsyncram_5le1.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/altsyncram_5le1.tdf" 11321 2 0 } } { "db/a_dpfifo_1241.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/a_dpfifo_1241.tdf" 46 2 0 } } { "db/scfifo_go41.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/scfifo_go41.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "../../core/sync_fifo.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/sync_fifo.sv" 72 0 0 } } { "../../core/l2_axi_bus_interface.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_axi_bus_interface.sv" 133 0 0 } } { "../../core/l2_cache.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_cache.sv" 89 0 0 } } { "../../core/nyuzi.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/nyuzi.sv" 84 0 0 } } { "../fpga_top.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/fpga_top.sv" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1438873341670 "|fpga_top|nyuzi:nyuzi|l2_cache:l2_cache|l2_axi_bus_interface:l2_axi_bus_interface|sync_fifo:sync_fifo_pending_writeback|scfifo:scfifo|scfifo_go41:auto_generated|a_dpfifo_1241:dpfifo|altsyncram_5le1:FIFOram|ram_block1a403"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[275\] " "Synthesized away node \"nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[275\]\"" {  } { { "db/altsyncram_5le1.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/altsyncram_5le1.tdf" 7737 2 0 } } { "db/a_dpfifo_1241.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/a_dpfifo_1241.tdf" 46 2 0 } } { "db/scfifo_go41.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/scfifo_go41.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "../../core/sync_fifo.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/sync_fifo.sv" 72 0 0 } } { "../../core/l2_axi_bus_interface.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_axi_bus_interface.sv" 133 0 0 } } { "../../core/l2_cache.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_cache.sv" 89 0 0 } } { "../../core/nyuzi.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/nyuzi.sv" 84 0 0 } } { "../fpga_top.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/fpga_top.sv" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1438873341670 "|fpga_top|nyuzi:nyuzi|l2_cache:l2_cache|l2_axi_bus_interface:l2_axi_bus_interface|sync_fifo:sync_fifo_pending_writeback|scfifo:scfifo|scfifo_go41:auto_generated|a_dpfifo_1241:dpfifo|altsyncram_5le1:FIFOram|ram_block1a275"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[147\] " "Synthesized away node \"nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[147\]\"" {  } { { "db/altsyncram_5le1.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/altsyncram_5le1.tdf" 4153 2 0 } } { "db/a_dpfifo_1241.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/a_dpfifo_1241.tdf" 46 2 0 } } { "db/scfifo_go41.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/scfifo_go41.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "../../core/sync_fifo.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/sync_fifo.sv" 72 0 0 } } { "../../core/l2_axi_bus_interface.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_axi_bus_interface.sv" 133 0 0 } } { "../../core/l2_cache.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_cache.sv" 89 0 0 } } { "../../core/nyuzi.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/nyuzi.sv" 84 0 0 } } { "../fpga_top.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/fpga_top.sv" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1438873341670 "|fpga_top|nyuzi:nyuzi|l2_cache:l2_cache|l2_axi_bus_interface:l2_axi_bus_interface|sync_fifo:sync_fifo_pending_writeback|scfifo:scfifo|scfifo_go41:auto_generated|a_dpfifo_1241:dpfifo|altsyncram_5le1:FIFOram|ram_block1a147"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[19\] " "Synthesized away node \"nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[19\]\"" {  } { { "db/altsyncram_5le1.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/altsyncram_5le1.tdf" 569 2 0 } } { "db/a_dpfifo_1241.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/a_dpfifo_1241.tdf" 46 2 0 } } { "db/scfifo_go41.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/scfifo_go41.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "../../core/sync_fifo.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/sync_fifo.sv" 72 0 0 } } { "../../core/l2_axi_bus_interface.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_axi_bus_interface.sv" 133 0 0 } } { "../../core/l2_cache.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_cache.sv" 89 0 0 } } { "../../core/nyuzi.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/nyuzi.sv" 84 0 0 } } { "../fpga_top.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/fpga_top.sv" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1438873341670 "|fpga_top|nyuzi:nyuzi|l2_cache:l2_cache|l2_axi_bus_interface:l2_axi_bus_interface|sync_fifo:sync_fifo_pending_writeback|scfifo:scfifo|scfifo_go41:auto_generated|a_dpfifo_1241:dpfifo|altsyncram_5le1:FIFOram|ram_block1a19"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[508\] " "Synthesized away node \"nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[508\]\"" {  } { { "db/altsyncram_5le1.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/altsyncram_5le1.tdf" 14261 2 0 } } { "db/a_dpfifo_1241.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/a_dpfifo_1241.tdf" 46 2 0 } } { "db/scfifo_go41.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/scfifo_go41.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "../../core/sync_fifo.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/sync_fifo.sv" 72 0 0 } } { "../../core/l2_axi_bus_interface.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_axi_bus_interface.sv" 133 0 0 } } { "../../core/l2_cache.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_cache.sv" 89 0 0 } } { "../../core/nyuzi.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/nyuzi.sv" 84 0 0 } } { "../fpga_top.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/fpga_top.sv" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1438873341670 "|fpga_top|nyuzi:nyuzi|l2_cache:l2_cache|l2_axi_bus_interface:l2_axi_bus_interface|sync_fifo:sync_fifo_pending_writeback|scfifo:scfifo|scfifo_go41:auto_generated|a_dpfifo_1241:dpfifo|altsyncram_5le1:FIFOram|ram_block1a508"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[476\] " "Synthesized away node \"nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[476\]\"" {  } { { "db/altsyncram_5le1.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/altsyncram_5le1.tdf" 13365 2 0 } } { "db/a_dpfifo_1241.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/a_dpfifo_1241.tdf" 46 2 0 } } { "db/scfifo_go41.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/scfifo_go41.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "../../core/sync_fifo.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/sync_fifo.sv" 72 0 0 } } { "../../core/l2_axi_bus_interface.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_axi_bus_interface.sv" 133 0 0 } } { "../../core/l2_cache.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_cache.sv" 89 0 0 } } { "../../core/nyuzi.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/nyuzi.sv" 84 0 0 } } { "../fpga_top.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/fpga_top.sv" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1438873341670 "|fpga_top|nyuzi:nyuzi|l2_cache:l2_cache|l2_axi_bus_interface:l2_axi_bus_interface|sync_fifo:sync_fifo_pending_writeback|scfifo:scfifo|scfifo_go41:auto_generated|a_dpfifo_1241:dpfifo|altsyncram_5le1:FIFOram|ram_block1a476"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[444\] " "Synthesized away node \"nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[444\]\"" {  } { { "db/altsyncram_5le1.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/altsyncram_5le1.tdf" 12469 2 0 } } { "db/a_dpfifo_1241.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/a_dpfifo_1241.tdf" 46 2 0 } } { "db/scfifo_go41.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/scfifo_go41.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "../../core/sync_fifo.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/sync_fifo.sv" 72 0 0 } } { "../../core/l2_axi_bus_interface.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_axi_bus_interface.sv" 133 0 0 } } { "../../core/l2_cache.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_cache.sv" 89 0 0 } } { "../../core/nyuzi.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/nyuzi.sv" 84 0 0 } } { "../fpga_top.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/fpga_top.sv" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1438873341670 "|fpga_top|nyuzi:nyuzi|l2_cache:l2_cache|l2_axi_bus_interface:l2_axi_bus_interface|sync_fifo:sync_fifo_pending_writeback|scfifo:scfifo|scfifo_go41:auto_generated|a_dpfifo_1241:dpfifo|altsyncram_5le1:FIFOram|ram_block1a444"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[412\] " "Synthesized away node \"nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[412\]\"" {  } { { "db/altsyncram_5le1.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/altsyncram_5le1.tdf" 11573 2 0 } } { "db/a_dpfifo_1241.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/a_dpfifo_1241.tdf" 46 2 0 } } { "db/scfifo_go41.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/scfifo_go41.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "../../core/sync_fifo.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/sync_fifo.sv" 72 0 0 } } { "../../core/l2_axi_bus_interface.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_axi_bus_interface.sv" 133 0 0 } } { "../../core/l2_cache.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_cache.sv" 89 0 0 } } { "../../core/nyuzi.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/nyuzi.sv" 84 0 0 } } { "../fpga_top.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/fpga_top.sv" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1438873341670 "|fpga_top|nyuzi:nyuzi|l2_cache:l2_cache|l2_axi_bus_interface:l2_axi_bus_interface|sync_fifo:sync_fifo_pending_writeback|scfifo:scfifo|scfifo_go41:auto_generated|a_dpfifo_1241:dpfifo|altsyncram_5le1:FIFOram|ram_block1a412"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[380\] " "Synthesized away node \"nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[380\]\"" {  } { { "db/altsyncram_5le1.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/altsyncram_5le1.tdf" 10677 2 0 } } { "db/a_dpfifo_1241.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/a_dpfifo_1241.tdf" 46 2 0 } } { "db/scfifo_go41.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/scfifo_go41.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "../../core/sync_fifo.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/sync_fifo.sv" 72 0 0 } } { "../../core/l2_axi_bus_interface.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_axi_bus_interface.sv" 133 0 0 } } { "../../core/l2_cache.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_cache.sv" 89 0 0 } } { "../../core/nyuzi.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/nyuzi.sv" 84 0 0 } } { "../fpga_top.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/fpga_top.sv" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1438873341670 "|fpga_top|nyuzi:nyuzi|l2_cache:l2_cache|l2_axi_bus_interface:l2_axi_bus_interface|sync_fifo:sync_fifo_pending_writeback|scfifo:scfifo|scfifo_go41:auto_generated|a_dpfifo_1241:dpfifo|altsyncram_5le1:FIFOram|ram_block1a380"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[348\] " "Synthesized away node \"nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[348\]\"" {  } { { "db/altsyncram_5le1.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/altsyncram_5le1.tdf" 9781 2 0 } } { "db/a_dpfifo_1241.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/a_dpfifo_1241.tdf" 46 2 0 } } { "db/scfifo_go41.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/scfifo_go41.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "../../core/sync_fifo.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/sync_fifo.sv" 72 0 0 } } { "../../core/l2_axi_bus_interface.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_axi_bus_interface.sv" 133 0 0 } } { "../../core/l2_cache.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_cache.sv" 89 0 0 } } { "../../core/nyuzi.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/nyuzi.sv" 84 0 0 } } { "../fpga_top.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/fpga_top.sv" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1438873341670 "|fpga_top|nyuzi:nyuzi|l2_cache:l2_cache|l2_axi_bus_interface:l2_axi_bus_interface|sync_fifo:sync_fifo_pending_writeback|scfifo:scfifo|scfifo_go41:auto_generated|a_dpfifo_1241:dpfifo|altsyncram_5le1:FIFOram|ram_block1a348"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[316\] " "Synthesized away node \"nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[316\]\"" {  } { { "db/altsyncram_5le1.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/altsyncram_5le1.tdf" 8885 2 0 } } { "db/a_dpfifo_1241.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/a_dpfifo_1241.tdf" 46 2 0 } } { "db/scfifo_go41.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/scfifo_go41.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "../../core/sync_fifo.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/sync_fifo.sv" 72 0 0 } } { "../../core/l2_axi_bus_interface.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_axi_bus_interface.sv" 133 0 0 } } { "../../core/l2_cache.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_cache.sv" 89 0 0 } } { "../../core/nyuzi.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/nyuzi.sv" 84 0 0 } } { "../fpga_top.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/fpga_top.sv" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1438873341670 "|fpga_top|nyuzi:nyuzi|l2_cache:l2_cache|l2_axi_bus_interface:l2_axi_bus_interface|sync_fifo:sync_fifo_pending_writeback|scfifo:scfifo|scfifo_go41:auto_generated|a_dpfifo_1241:dpfifo|altsyncram_5le1:FIFOram|ram_block1a316"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[284\] " "Synthesized away node \"nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[284\]\"" {  } { { "db/altsyncram_5le1.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/altsyncram_5le1.tdf" 7989 2 0 } } { "db/a_dpfifo_1241.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/a_dpfifo_1241.tdf" 46 2 0 } } { "db/scfifo_go41.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/scfifo_go41.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "../../core/sync_fifo.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/sync_fifo.sv" 72 0 0 } } { "../../core/l2_axi_bus_interface.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_axi_bus_interface.sv" 133 0 0 } } { "../../core/l2_cache.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_cache.sv" 89 0 0 } } { "../../core/nyuzi.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/nyuzi.sv" 84 0 0 } } { "../fpga_top.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/fpga_top.sv" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1438873341670 "|fpga_top|nyuzi:nyuzi|l2_cache:l2_cache|l2_axi_bus_interface:l2_axi_bus_interface|sync_fifo:sync_fifo_pending_writeback|scfifo:scfifo|scfifo_go41:auto_generated|a_dpfifo_1241:dpfifo|altsyncram_5le1:FIFOram|ram_block1a284"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[252\] " "Synthesized away node \"nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[252\]\"" {  } { { "db/altsyncram_5le1.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/altsyncram_5le1.tdf" 7093 2 0 } } { "db/a_dpfifo_1241.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/a_dpfifo_1241.tdf" 46 2 0 } } { "db/scfifo_go41.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/scfifo_go41.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "../../core/sync_fifo.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/sync_fifo.sv" 72 0 0 } } { "../../core/l2_axi_bus_interface.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_axi_bus_interface.sv" 133 0 0 } } { "../../core/l2_cache.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_cache.sv" 89 0 0 } } { "../../core/nyuzi.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/nyuzi.sv" 84 0 0 } } { "../fpga_top.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/fpga_top.sv" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1438873341670 "|fpga_top|nyuzi:nyuzi|l2_cache:l2_cache|l2_axi_bus_interface:l2_axi_bus_interface|sync_fifo:sync_fifo_pending_writeback|scfifo:scfifo|scfifo_go41:auto_generated|a_dpfifo_1241:dpfifo|altsyncram_5le1:FIFOram|ram_block1a252"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[220\] " "Synthesized away node \"nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[220\]\"" {  } { { "db/altsyncram_5le1.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/altsyncram_5le1.tdf" 6197 2 0 } } { "db/a_dpfifo_1241.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/a_dpfifo_1241.tdf" 46 2 0 } } { "db/scfifo_go41.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/scfifo_go41.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "../../core/sync_fifo.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/sync_fifo.sv" 72 0 0 } } { "../../core/l2_axi_bus_interface.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_axi_bus_interface.sv" 133 0 0 } } { "../../core/l2_cache.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_cache.sv" 89 0 0 } } { "../../core/nyuzi.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/nyuzi.sv" 84 0 0 } } { "../fpga_top.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/fpga_top.sv" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1438873341670 "|fpga_top|nyuzi:nyuzi|l2_cache:l2_cache|l2_axi_bus_interface:l2_axi_bus_interface|sync_fifo:sync_fifo_pending_writeback|scfifo:scfifo|scfifo_go41:auto_generated|a_dpfifo_1241:dpfifo|altsyncram_5le1:FIFOram|ram_block1a220"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[188\] " "Synthesized away node \"nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[188\]\"" {  } { { "db/altsyncram_5le1.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/altsyncram_5le1.tdf" 5301 2 0 } } { "db/a_dpfifo_1241.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/a_dpfifo_1241.tdf" 46 2 0 } } { "db/scfifo_go41.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/scfifo_go41.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "../../core/sync_fifo.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/sync_fifo.sv" 72 0 0 } } { "../../core/l2_axi_bus_interface.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_axi_bus_interface.sv" 133 0 0 } } { "../../core/l2_cache.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_cache.sv" 89 0 0 } } { "../../core/nyuzi.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/nyuzi.sv" 84 0 0 } } { "../fpga_top.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/fpga_top.sv" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1438873341670 "|fpga_top|nyuzi:nyuzi|l2_cache:l2_cache|l2_axi_bus_interface:l2_axi_bus_interface|sync_fifo:sync_fifo_pending_writeback|scfifo:scfifo|scfifo_go41:auto_generated|a_dpfifo_1241:dpfifo|altsyncram_5le1:FIFOram|ram_block1a188"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[156\] " "Synthesized away node \"nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[156\]\"" {  } { { "db/altsyncram_5le1.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/altsyncram_5le1.tdf" 4405 2 0 } } { "db/a_dpfifo_1241.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/a_dpfifo_1241.tdf" 46 2 0 } } { "db/scfifo_go41.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/scfifo_go41.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "../../core/sync_fifo.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/sync_fifo.sv" 72 0 0 } } { "../../core/l2_axi_bus_interface.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_axi_bus_interface.sv" 133 0 0 } } { "../../core/l2_cache.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_cache.sv" 89 0 0 } } { "../../core/nyuzi.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/nyuzi.sv" 84 0 0 } } { "../fpga_top.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/fpga_top.sv" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1438873341670 "|fpga_top|nyuzi:nyuzi|l2_cache:l2_cache|l2_axi_bus_interface:l2_axi_bus_interface|sync_fifo:sync_fifo_pending_writeback|scfifo:scfifo|scfifo_go41:auto_generated|a_dpfifo_1241:dpfifo|altsyncram_5le1:FIFOram|ram_block1a156"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[124\] " "Synthesized away node \"nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[124\]\"" {  } { { "db/altsyncram_5le1.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/altsyncram_5le1.tdf" 3509 2 0 } } { "db/a_dpfifo_1241.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/a_dpfifo_1241.tdf" 46 2 0 } } { "db/scfifo_go41.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/scfifo_go41.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "../../core/sync_fifo.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/sync_fifo.sv" 72 0 0 } } { "../../core/l2_axi_bus_interface.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_axi_bus_interface.sv" 133 0 0 } } { "../../core/l2_cache.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_cache.sv" 89 0 0 } } { "../../core/nyuzi.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/nyuzi.sv" 84 0 0 } } { "../fpga_top.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/fpga_top.sv" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1438873341670 "|fpga_top|nyuzi:nyuzi|l2_cache:l2_cache|l2_axi_bus_interface:l2_axi_bus_interface|sync_fifo:sync_fifo_pending_writeback|scfifo:scfifo|scfifo_go41:auto_generated|a_dpfifo_1241:dpfifo|altsyncram_5le1:FIFOram|ram_block1a124"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[92\] " "Synthesized away node \"nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[92\]\"" {  } { { "db/altsyncram_5le1.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/altsyncram_5le1.tdf" 2613 2 0 } } { "db/a_dpfifo_1241.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/a_dpfifo_1241.tdf" 46 2 0 } } { "db/scfifo_go41.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/scfifo_go41.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "../../core/sync_fifo.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/sync_fifo.sv" 72 0 0 } } { "../../core/l2_axi_bus_interface.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_axi_bus_interface.sv" 133 0 0 } } { "../../core/l2_cache.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_cache.sv" 89 0 0 } } { "../../core/nyuzi.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/nyuzi.sv" 84 0 0 } } { "../fpga_top.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/fpga_top.sv" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1438873341670 "|fpga_top|nyuzi:nyuzi|l2_cache:l2_cache|l2_axi_bus_interface:l2_axi_bus_interface|sync_fifo:sync_fifo_pending_writeback|scfifo:scfifo|scfifo_go41:auto_generated|a_dpfifo_1241:dpfifo|altsyncram_5le1:FIFOram|ram_block1a92"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[60\] " "Synthesized away node \"nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[60\]\"" {  } { { "db/altsyncram_5le1.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/altsyncram_5le1.tdf" 1717 2 0 } } { "db/a_dpfifo_1241.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/a_dpfifo_1241.tdf" 46 2 0 } } { "db/scfifo_go41.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/scfifo_go41.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "../../core/sync_fifo.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/sync_fifo.sv" 72 0 0 } } { "../../core/l2_axi_bus_interface.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_axi_bus_interface.sv" 133 0 0 } } { "../../core/l2_cache.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_cache.sv" 89 0 0 } } { "../../core/nyuzi.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/nyuzi.sv" 84 0 0 } } { "../fpga_top.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/fpga_top.sv" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1438873341670 "|fpga_top|nyuzi:nyuzi|l2_cache:l2_cache|l2_axi_bus_interface:l2_axi_bus_interface|sync_fifo:sync_fifo_pending_writeback|scfifo:scfifo|scfifo_go41:auto_generated|a_dpfifo_1241:dpfifo|altsyncram_5le1:FIFOram|ram_block1a60"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[28\] " "Synthesized away node \"nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[28\]\"" {  } { { "db/altsyncram_5le1.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/altsyncram_5le1.tdf" 821 2 0 } } { "db/a_dpfifo_1241.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/a_dpfifo_1241.tdf" 46 2 0 } } { "db/scfifo_go41.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/scfifo_go41.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "../../core/sync_fifo.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/sync_fifo.sv" 72 0 0 } } { "../../core/l2_axi_bus_interface.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_axi_bus_interface.sv" 133 0 0 } } { "../../core/l2_cache.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_cache.sv" 89 0 0 } } { "../../core/nyuzi.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/nyuzi.sv" 84 0 0 } } { "../fpga_top.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/fpga_top.sv" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1438873341670 "|fpga_top|nyuzi:nyuzi|l2_cache:l2_cache|l2_axi_bus_interface:l2_axi_bus_interface|sync_fifo:sync_fifo_pending_writeback|scfifo:scfifo|scfifo_go41:auto_generated|a_dpfifo_1241:dpfifo|altsyncram_5le1:FIFOram|ram_block1a28"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[500\] " "Synthesized away node \"nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[500\]\"" {  } { { "db/altsyncram_5le1.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/altsyncram_5le1.tdf" 14037 2 0 } } { "db/a_dpfifo_1241.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/a_dpfifo_1241.tdf" 46 2 0 } } { "db/scfifo_go41.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/scfifo_go41.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "../../core/sync_fifo.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/sync_fifo.sv" 72 0 0 } } { "../../core/l2_axi_bus_interface.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_axi_bus_interface.sv" 133 0 0 } } { "../../core/l2_cache.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_cache.sv" 89 0 0 } } { "../../core/nyuzi.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/nyuzi.sv" 84 0 0 } } { "../fpga_top.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/fpga_top.sv" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1438873341670 "|fpga_top|nyuzi:nyuzi|l2_cache:l2_cache|l2_axi_bus_interface:l2_axi_bus_interface|sync_fifo:sync_fifo_pending_writeback|scfifo:scfifo|scfifo_go41:auto_generated|a_dpfifo_1241:dpfifo|altsyncram_5le1:FIFOram|ram_block1a500"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[372\] " "Synthesized away node \"nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[372\]\"" {  } { { "db/altsyncram_5le1.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/altsyncram_5le1.tdf" 10453 2 0 } } { "db/a_dpfifo_1241.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/a_dpfifo_1241.tdf" 46 2 0 } } { "db/scfifo_go41.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/scfifo_go41.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "../../core/sync_fifo.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/sync_fifo.sv" 72 0 0 } } { "../../core/l2_axi_bus_interface.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_axi_bus_interface.sv" 133 0 0 } } { "../../core/l2_cache.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_cache.sv" 89 0 0 } } { "../../core/nyuzi.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/nyuzi.sv" 84 0 0 } } { "../fpga_top.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/fpga_top.sv" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1438873341670 "|fpga_top|nyuzi:nyuzi|l2_cache:l2_cache|l2_axi_bus_interface:l2_axi_bus_interface|sync_fifo:sync_fifo_pending_writeback|scfifo:scfifo|scfifo_go41:auto_generated|a_dpfifo_1241:dpfifo|altsyncram_5le1:FIFOram|ram_block1a372"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[244\] " "Synthesized away node \"nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[244\]\"" {  } { { "db/altsyncram_5le1.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/altsyncram_5le1.tdf" 6869 2 0 } } { "db/a_dpfifo_1241.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/a_dpfifo_1241.tdf" 46 2 0 } } { "db/scfifo_go41.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/scfifo_go41.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "../../core/sync_fifo.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/sync_fifo.sv" 72 0 0 } } { "../../core/l2_axi_bus_interface.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_axi_bus_interface.sv" 133 0 0 } } { "../../core/l2_cache.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_cache.sv" 89 0 0 } } { "../../core/nyuzi.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/nyuzi.sv" 84 0 0 } } { "../fpga_top.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/fpga_top.sv" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1438873341670 "|fpga_top|nyuzi:nyuzi|l2_cache:l2_cache|l2_axi_bus_interface:l2_axi_bus_interface|sync_fifo:sync_fifo_pending_writeback|scfifo:scfifo|scfifo_go41:auto_generated|a_dpfifo_1241:dpfifo|altsyncram_5le1:FIFOram|ram_block1a244"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[116\] " "Synthesized away node \"nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[116\]\"" {  } { { "db/altsyncram_5le1.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/altsyncram_5le1.tdf" 3285 2 0 } } { "db/a_dpfifo_1241.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/a_dpfifo_1241.tdf" 46 2 0 } } { "db/scfifo_go41.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/scfifo_go41.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "../../core/sync_fifo.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/sync_fifo.sv" 72 0 0 } } { "../../core/l2_axi_bus_interface.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_axi_bus_interface.sv" 133 0 0 } } { "../../core/l2_cache.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_cache.sv" 89 0 0 } } { "../../core/nyuzi.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/nyuzi.sv" 84 0 0 } } { "../fpga_top.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/fpga_top.sv" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1438873341670 "|fpga_top|nyuzi:nyuzi|l2_cache:l2_cache|l2_axi_bus_interface:l2_axi_bus_interface|sync_fifo:sync_fifo_pending_writeback|scfifo:scfifo|scfifo_go41:auto_generated|a_dpfifo_1241:dpfifo|altsyncram_5le1:FIFOram|ram_block1a116"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[468\] " "Synthesized away node \"nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[468\]\"" {  } { { "db/altsyncram_5le1.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/altsyncram_5le1.tdf" 13141 2 0 } } { "db/a_dpfifo_1241.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/a_dpfifo_1241.tdf" 46 2 0 } } { "db/scfifo_go41.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/scfifo_go41.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "../../core/sync_fifo.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/sync_fifo.sv" 72 0 0 } } { "../../core/l2_axi_bus_interface.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_axi_bus_interface.sv" 133 0 0 } } { "../../core/l2_cache.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_cache.sv" 89 0 0 } } { "../../core/nyuzi.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/nyuzi.sv" 84 0 0 } } { "../fpga_top.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/fpga_top.sv" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1438873341670 "|fpga_top|nyuzi:nyuzi|l2_cache:l2_cache|l2_axi_bus_interface:l2_axi_bus_interface|sync_fifo:sync_fifo_pending_writeback|scfifo:scfifo|scfifo_go41:auto_generated|a_dpfifo_1241:dpfifo|altsyncram_5le1:FIFOram|ram_block1a468"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[340\] " "Synthesized away node \"nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[340\]\"" {  } { { "db/altsyncram_5le1.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/altsyncram_5le1.tdf" 9557 2 0 } } { "db/a_dpfifo_1241.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/a_dpfifo_1241.tdf" 46 2 0 } } { "db/scfifo_go41.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/scfifo_go41.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "../../core/sync_fifo.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/sync_fifo.sv" 72 0 0 } } { "../../core/l2_axi_bus_interface.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_axi_bus_interface.sv" 133 0 0 } } { "../../core/l2_cache.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_cache.sv" 89 0 0 } } { "../../core/nyuzi.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/nyuzi.sv" 84 0 0 } } { "../fpga_top.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/fpga_top.sv" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1438873341670 "|fpga_top|nyuzi:nyuzi|l2_cache:l2_cache|l2_axi_bus_interface:l2_axi_bus_interface|sync_fifo:sync_fifo_pending_writeback|scfifo:scfifo|scfifo_go41:auto_generated|a_dpfifo_1241:dpfifo|altsyncram_5le1:FIFOram|ram_block1a340"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[212\] " "Synthesized away node \"nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[212\]\"" {  } { { "db/altsyncram_5le1.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/altsyncram_5le1.tdf" 5973 2 0 } } { "db/a_dpfifo_1241.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/a_dpfifo_1241.tdf" 46 2 0 } } { "db/scfifo_go41.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/scfifo_go41.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "../../core/sync_fifo.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/sync_fifo.sv" 72 0 0 } } { "../../core/l2_axi_bus_interface.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_axi_bus_interface.sv" 133 0 0 } } { "../../core/l2_cache.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_cache.sv" 89 0 0 } } { "../../core/nyuzi.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/nyuzi.sv" 84 0 0 } } { "../fpga_top.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/fpga_top.sv" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1438873341670 "|fpga_top|nyuzi:nyuzi|l2_cache:l2_cache|l2_axi_bus_interface:l2_axi_bus_interface|sync_fifo:sync_fifo_pending_writeback|scfifo:scfifo|scfifo_go41:auto_generated|a_dpfifo_1241:dpfifo|altsyncram_5le1:FIFOram|ram_block1a212"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[84\] " "Synthesized away node \"nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[84\]\"" {  } { { "db/altsyncram_5le1.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/altsyncram_5le1.tdf" 2389 2 0 } } { "db/a_dpfifo_1241.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/a_dpfifo_1241.tdf" 46 2 0 } } { "db/scfifo_go41.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/scfifo_go41.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "../../core/sync_fifo.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/sync_fifo.sv" 72 0 0 } } { "../../core/l2_axi_bus_interface.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_axi_bus_interface.sv" 133 0 0 } } { "../../core/l2_cache.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_cache.sv" 89 0 0 } } { "../../core/nyuzi.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/nyuzi.sv" 84 0 0 } } { "../fpga_top.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/fpga_top.sv" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1438873341670 "|fpga_top|nyuzi:nyuzi|l2_cache:l2_cache|l2_axi_bus_interface:l2_axi_bus_interface|sync_fifo:sync_fifo_pending_writeback|scfifo:scfifo|scfifo_go41:auto_generated|a_dpfifo_1241:dpfifo|altsyncram_5le1:FIFOram|ram_block1a84"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[436\] " "Synthesized away node \"nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[436\]\"" {  } { { "db/altsyncram_5le1.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/altsyncram_5le1.tdf" 12245 2 0 } } { "db/a_dpfifo_1241.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/a_dpfifo_1241.tdf" 46 2 0 } } { "db/scfifo_go41.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/scfifo_go41.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "../../core/sync_fifo.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/sync_fifo.sv" 72 0 0 } } { "../../core/l2_axi_bus_interface.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_axi_bus_interface.sv" 133 0 0 } } { "../../core/l2_cache.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_cache.sv" 89 0 0 } } { "../../core/nyuzi.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/nyuzi.sv" 84 0 0 } } { "../fpga_top.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/fpga_top.sv" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1438873341670 "|fpga_top|nyuzi:nyuzi|l2_cache:l2_cache|l2_axi_bus_interface:l2_axi_bus_interface|sync_fifo:sync_fifo_pending_writeback|scfifo:scfifo|scfifo_go41:auto_generated|a_dpfifo_1241:dpfifo|altsyncram_5le1:FIFOram|ram_block1a436"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[308\] " "Synthesized away node \"nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[308\]\"" {  } { { "db/altsyncram_5le1.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/altsyncram_5le1.tdf" 8661 2 0 } } { "db/a_dpfifo_1241.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/a_dpfifo_1241.tdf" 46 2 0 } } { "db/scfifo_go41.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/scfifo_go41.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "../../core/sync_fifo.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/sync_fifo.sv" 72 0 0 } } { "../../core/l2_axi_bus_interface.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_axi_bus_interface.sv" 133 0 0 } } { "../../core/l2_cache.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_cache.sv" 89 0 0 } } { "../../core/nyuzi.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/nyuzi.sv" 84 0 0 } } { "../fpga_top.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/fpga_top.sv" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1438873341670 "|fpga_top|nyuzi:nyuzi|l2_cache:l2_cache|l2_axi_bus_interface:l2_axi_bus_interface|sync_fifo:sync_fifo_pending_writeback|scfifo:scfifo|scfifo_go41:auto_generated|a_dpfifo_1241:dpfifo|altsyncram_5le1:FIFOram|ram_block1a308"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[180\] " "Synthesized away node \"nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[180\]\"" {  } { { "db/altsyncram_5le1.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/altsyncram_5le1.tdf" 5077 2 0 } } { "db/a_dpfifo_1241.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/a_dpfifo_1241.tdf" 46 2 0 } } { "db/scfifo_go41.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/scfifo_go41.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "../../core/sync_fifo.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/sync_fifo.sv" 72 0 0 } } { "../../core/l2_axi_bus_interface.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_axi_bus_interface.sv" 133 0 0 } } { "../../core/l2_cache.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_cache.sv" 89 0 0 } } { "../../core/nyuzi.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/nyuzi.sv" 84 0 0 } } { "../fpga_top.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/fpga_top.sv" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1438873341670 "|fpga_top|nyuzi:nyuzi|l2_cache:l2_cache|l2_axi_bus_interface:l2_axi_bus_interface|sync_fifo:sync_fifo_pending_writeback|scfifo:scfifo|scfifo_go41:auto_generated|a_dpfifo_1241:dpfifo|altsyncram_5le1:FIFOram|ram_block1a180"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[52\] " "Synthesized away node \"nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[52\]\"" {  } { { "db/altsyncram_5le1.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/altsyncram_5le1.tdf" 1493 2 0 } } { "db/a_dpfifo_1241.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/a_dpfifo_1241.tdf" 46 2 0 } } { "db/scfifo_go41.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/scfifo_go41.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "../../core/sync_fifo.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/sync_fifo.sv" 72 0 0 } } { "../../core/l2_axi_bus_interface.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_axi_bus_interface.sv" 133 0 0 } } { "../../core/l2_cache.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_cache.sv" 89 0 0 } } { "../../core/nyuzi.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/nyuzi.sv" 84 0 0 } } { "../fpga_top.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/fpga_top.sv" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1438873341670 "|fpga_top|nyuzi:nyuzi|l2_cache:l2_cache|l2_axi_bus_interface:l2_axi_bus_interface|sync_fifo:sync_fifo_pending_writeback|scfifo:scfifo|scfifo_go41:auto_generated|a_dpfifo_1241:dpfifo|altsyncram_5le1:FIFOram|ram_block1a52"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[404\] " "Synthesized away node \"nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[404\]\"" {  } { { "db/altsyncram_5le1.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/altsyncram_5le1.tdf" 11349 2 0 } } { "db/a_dpfifo_1241.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/a_dpfifo_1241.tdf" 46 2 0 } } { "db/scfifo_go41.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/scfifo_go41.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "../../core/sync_fifo.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/sync_fifo.sv" 72 0 0 } } { "../../core/l2_axi_bus_interface.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_axi_bus_interface.sv" 133 0 0 } } { "../../core/l2_cache.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_cache.sv" 89 0 0 } } { "../../core/nyuzi.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/nyuzi.sv" 84 0 0 } } { "../fpga_top.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/fpga_top.sv" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1438873341670 "|fpga_top|nyuzi:nyuzi|l2_cache:l2_cache|l2_axi_bus_interface:l2_axi_bus_interface|sync_fifo:sync_fifo_pending_writeback|scfifo:scfifo|scfifo_go41:auto_generated|a_dpfifo_1241:dpfifo|altsyncram_5le1:FIFOram|ram_block1a404"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[276\] " "Synthesized away node \"nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[276\]\"" {  } { { "db/altsyncram_5le1.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/altsyncram_5le1.tdf" 7765 2 0 } } { "db/a_dpfifo_1241.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/a_dpfifo_1241.tdf" 46 2 0 } } { "db/scfifo_go41.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/scfifo_go41.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "../../core/sync_fifo.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/sync_fifo.sv" 72 0 0 } } { "../../core/l2_axi_bus_interface.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_axi_bus_interface.sv" 133 0 0 } } { "../../core/l2_cache.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_cache.sv" 89 0 0 } } { "../../core/nyuzi.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/nyuzi.sv" 84 0 0 } } { "../fpga_top.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/fpga_top.sv" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1438873341670 "|fpga_top|nyuzi:nyuzi|l2_cache:l2_cache|l2_axi_bus_interface:l2_axi_bus_interface|sync_fifo:sync_fifo_pending_writeback|scfifo:scfifo|scfifo_go41:auto_generated|a_dpfifo_1241:dpfifo|altsyncram_5le1:FIFOram|ram_block1a276"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[148\] " "Synthesized away node \"nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[148\]\"" {  } { { "db/altsyncram_5le1.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/altsyncram_5le1.tdf" 4181 2 0 } } { "db/a_dpfifo_1241.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/a_dpfifo_1241.tdf" 46 2 0 } } { "db/scfifo_go41.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/scfifo_go41.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "../../core/sync_fifo.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/sync_fifo.sv" 72 0 0 } } { "../../core/l2_axi_bus_interface.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_axi_bus_interface.sv" 133 0 0 } } { "../../core/l2_cache.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_cache.sv" 89 0 0 } } { "../../core/nyuzi.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/nyuzi.sv" 84 0 0 } } { "../fpga_top.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/fpga_top.sv" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1438873341670 "|fpga_top|nyuzi:nyuzi|l2_cache:l2_cache|l2_axi_bus_interface:l2_axi_bus_interface|sync_fifo:sync_fifo_pending_writeback|scfifo:scfifo|scfifo_go41:auto_generated|a_dpfifo_1241:dpfifo|altsyncram_5le1:FIFOram|ram_block1a148"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[20\] " "Synthesized away node \"nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[20\]\"" {  } { { "db/altsyncram_5le1.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/altsyncram_5le1.tdf" 597 2 0 } } { "db/a_dpfifo_1241.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/a_dpfifo_1241.tdf" 46 2 0 } } { "db/scfifo_go41.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/scfifo_go41.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "../../core/sync_fifo.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/sync_fifo.sv" 72 0 0 } } { "../../core/l2_axi_bus_interface.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_axi_bus_interface.sv" 133 0 0 } } { "../../core/l2_cache.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_cache.sv" 89 0 0 } } { "../../core/nyuzi.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/nyuzi.sv" 84 0 0 } } { "../fpga_top.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/fpga_top.sv" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1438873341670 "|fpga_top|nyuzi:nyuzi|l2_cache:l2_cache|l2_axi_bus_interface:l2_axi_bus_interface|sync_fifo:sync_fifo_pending_writeback|scfifo:scfifo|scfifo_go41:auto_generated|a_dpfifo_1241:dpfifo|altsyncram_5le1:FIFOram|ram_block1a20"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[509\] " "Synthesized away node \"nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[509\]\"" {  } { { "db/altsyncram_5le1.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/altsyncram_5le1.tdf" 14289 2 0 } } { "db/a_dpfifo_1241.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/a_dpfifo_1241.tdf" 46 2 0 } } { "db/scfifo_go41.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/scfifo_go41.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "../../core/sync_fifo.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/sync_fifo.sv" 72 0 0 } } { "../../core/l2_axi_bus_interface.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_axi_bus_interface.sv" 133 0 0 } } { "../../core/l2_cache.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_cache.sv" 89 0 0 } } { "../../core/nyuzi.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/nyuzi.sv" 84 0 0 } } { "../fpga_top.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/fpga_top.sv" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1438873341670 "|fpga_top|nyuzi:nyuzi|l2_cache:l2_cache|l2_axi_bus_interface:l2_axi_bus_interface|sync_fifo:sync_fifo_pending_writeback|scfifo:scfifo|scfifo_go41:auto_generated|a_dpfifo_1241:dpfifo|altsyncram_5le1:FIFOram|ram_block1a509"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[477\] " "Synthesized away node \"nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[477\]\"" {  } { { "db/altsyncram_5le1.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/altsyncram_5le1.tdf" 13393 2 0 } } { "db/a_dpfifo_1241.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/a_dpfifo_1241.tdf" 46 2 0 } } { "db/scfifo_go41.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/scfifo_go41.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "../../core/sync_fifo.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/sync_fifo.sv" 72 0 0 } } { "../../core/l2_axi_bus_interface.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_axi_bus_interface.sv" 133 0 0 } } { "../../core/l2_cache.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_cache.sv" 89 0 0 } } { "../../core/nyuzi.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/nyuzi.sv" 84 0 0 } } { "../fpga_top.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/fpga_top.sv" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1438873341670 "|fpga_top|nyuzi:nyuzi|l2_cache:l2_cache|l2_axi_bus_interface:l2_axi_bus_interface|sync_fifo:sync_fifo_pending_writeback|scfifo:scfifo|scfifo_go41:auto_generated|a_dpfifo_1241:dpfifo|altsyncram_5le1:FIFOram|ram_block1a477"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[445\] " "Synthesized away node \"nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[445\]\"" {  } { { "db/altsyncram_5le1.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/altsyncram_5le1.tdf" 12497 2 0 } } { "db/a_dpfifo_1241.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/a_dpfifo_1241.tdf" 46 2 0 } } { "db/scfifo_go41.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/scfifo_go41.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "../../core/sync_fifo.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/sync_fifo.sv" 72 0 0 } } { "../../core/l2_axi_bus_interface.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_axi_bus_interface.sv" 133 0 0 } } { "../../core/l2_cache.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_cache.sv" 89 0 0 } } { "../../core/nyuzi.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/nyuzi.sv" 84 0 0 } } { "../fpga_top.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/fpga_top.sv" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1438873341670 "|fpga_top|nyuzi:nyuzi|l2_cache:l2_cache|l2_axi_bus_interface:l2_axi_bus_interface|sync_fifo:sync_fifo_pending_writeback|scfifo:scfifo|scfifo_go41:auto_generated|a_dpfifo_1241:dpfifo|altsyncram_5le1:FIFOram|ram_block1a445"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[413\] " "Synthesized away node \"nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[413\]\"" {  } { { "db/altsyncram_5le1.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/altsyncram_5le1.tdf" 11601 2 0 } } { "db/a_dpfifo_1241.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/a_dpfifo_1241.tdf" 46 2 0 } } { "db/scfifo_go41.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/scfifo_go41.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "../../core/sync_fifo.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/sync_fifo.sv" 72 0 0 } } { "../../core/l2_axi_bus_interface.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_axi_bus_interface.sv" 133 0 0 } } { "../../core/l2_cache.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_cache.sv" 89 0 0 } } { "../../core/nyuzi.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/nyuzi.sv" 84 0 0 } } { "../fpga_top.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/fpga_top.sv" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1438873341670 "|fpga_top|nyuzi:nyuzi|l2_cache:l2_cache|l2_axi_bus_interface:l2_axi_bus_interface|sync_fifo:sync_fifo_pending_writeback|scfifo:scfifo|scfifo_go41:auto_generated|a_dpfifo_1241:dpfifo|altsyncram_5le1:FIFOram|ram_block1a413"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[381\] " "Synthesized away node \"nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[381\]\"" {  } { { "db/altsyncram_5le1.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/altsyncram_5le1.tdf" 10705 2 0 } } { "db/a_dpfifo_1241.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/a_dpfifo_1241.tdf" 46 2 0 } } { "db/scfifo_go41.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/scfifo_go41.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "../../core/sync_fifo.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/sync_fifo.sv" 72 0 0 } } { "../../core/l2_axi_bus_interface.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_axi_bus_interface.sv" 133 0 0 } } { "../../core/l2_cache.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_cache.sv" 89 0 0 } } { "../../core/nyuzi.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/nyuzi.sv" 84 0 0 } } { "../fpga_top.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/fpga_top.sv" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1438873341670 "|fpga_top|nyuzi:nyuzi|l2_cache:l2_cache|l2_axi_bus_interface:l2_axi_bus_interface|sync_fifo:sync_fifo_pending_writeback|scfifo:scfifo|scfifo_go41:auto_generated|a_dpfifo_1241:dpfifo|altsyncram_5le1:FIFOram|ram_block1a381"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[349\] " "Synthesized away node \"nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[349\]\"" {  } { { "db/altsyncram_5le1.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/altsyncram_5le1.tdf" 9809 2 0 } } { "db/a_dpfifo_1241.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/a_dpfifo_1241.tdf" 46 2 0 } } { "db/scfifo_go41.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/scfifo_go41.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "../../core/sync_fifo.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/sync_fifo.sv" 72 0 0 } } { "../../core/l2_axi_bus_interface.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_axi_bus_interface.sv" 133 0 0 } } { "../../core/l2_cache.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_cache.sv" 89 0 0 } } { "../../core/nyuzi.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/nyuzi.sv" 84 0 0 } } { "../fpga_top.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/fpga_top.sv" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1438873341670 "|fpga_top|nyuzi:nyuzi|l2_cache:l2_cache|l2_axi_bus_interface:l2_axi_bus_interface|sync_fifo:sync_fifo_pending_writeback|scfifo:scfifo|scfifo_go41:auto_generated|a_dpfifo_1241:dpfifo|altsyncram_5le1:FIFOram|ram_block1a349"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[317\] " "Synthesized away node \"nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[317\]\"" {  } { { "db/altsyncram_5le1.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/altsyncram_5le1.tdf" 8913 2 0 } } { "db/a_dpfifo_1241.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/a_dpfifo_1241.tdf" 46 2 0 } } { "db/scfifo_go41.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/scfifo_go41.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "../../core/sync_fifo.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/sync_fifo.sv" 72 0 0 } } { "../../core/l2_axi_bus_interface.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_axi_bus_interface.sv" 133 0 0 } } { "../../core/l2_cache.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_cache.sv" 89 0 0 } } { "../../core/nyuzi.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/nyuzi.sv" 84 0 0 } } { "../fpga_top.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/fpga_top.sv" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1438873341670 "|fpga_top|nyuzi:nyuzi|l2_cache:l2_cache|l2_axi_bus_interface:l2_axi_bus_interface|sync_fifo:sync_fifo_pending_writeback|scfifo:scfifo|scfifo_go41:auto_generated|a_dpfifo_1241:dpfifo|altsyncram_5le1:FIFOram|ram_block1a317"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[285\] " "Synthesized away node \"nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[285\]\"" {  } { { "db/altsyncram_5le1.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/altsyncram_5le1.tdf" 8017 2 0 } } { "db/a_dpfifo_1241.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/a_dpfifo_1241.tdf" 46 2 0 } } { "db/scfifo_go41.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/scfifo_go41.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "../../core/sync_fifo.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/sync_fifo.sv" 72 0 0 } } { "../../core/l2_axi_bus_interface.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_axi_bus_interface.sv" 133 0 0 } } { "../../core/l2_cache.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_cache.sv" 89 0 0 } } { "../../core/nyuzi.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/nyuzi.sv" 84 0 0 } } { "../fpga_top.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/fpga_top.sv" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1438873341670 "|fpga_top|nyuzi:nyuzi|l2_cache:l2_cache|l2_axi_bus_interface:l2_axi_bus_interface|sync_fifo:sync_fifo_pending_writeback|scfifo:scfifo|scfifo_go41:auto_generated|a_dpfifo_1241:dpfifo|altsyncram_5le1:FIFOram|ram_block1a285"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[253\] " "Synthesized away node \"nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[253\]\"" {  } { { "db/altsyncram_5le1.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/altsyncram_5le1.tdf" 7121 2 0 } } { "db/a_dpfifo_1241.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/a_dpfifo_1241.tdf" 46 2 0 } } { "db/scfifo_go41.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/scfifo_go41.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "../../core/sync_fifo.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/sync_fifo.sv" 72 0 0 } } { "../../core/l2_axi_bus_interface.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_axi_bus_interface.sv" 133 0 0 } } { "../../core/l2_cache.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_cache.sv" 89 0 0 } } { "../../core/nyuzi.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/nyuzi.sv" 84 0 0 } } { "../fpga_top.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/fpga_top.sv" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1438873341670 "|fpga_top|nyuzi:nyuzi|l2_cache:l2_cache|l2_axi_bus_interface:l2_axi_bus_interface|sync_fifo:sync_fifo_pending_writeback|scfifo:scfifo|scfifo_go41:auto_generated|a_dpfifo_1241:dpfifo|altsyncram_5le1:FIFOram|ram_block1a253"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[221\] " "Synthesized away node \"nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[221\]\"" {  } { { "db/altsyncram_5le1.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/altsyncram_5le1.tdf" 6225 2 0 } } { "db/a_dpfifo_1241.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/a_dpfifo_1241.tdf" 46 2 0 } } { "db/scfifo_go41.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/scfifo_go41.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "../../core/sync_fifo.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/sync_fifo.sv" 72 0 0 } } { "../../core/l2_axi_bus_interface.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_axi_bus_interface.sv" 133 0 0 } } { "../../core/l2_cache.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_cache.sv" 89 0 0 } } { "../../core/nyuzi.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/nyuzi.sv" 84 0 0 } } { "../fpga_top.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/fpga_top.sv" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1438873341670 "|fpga_top|nyuzi:nyuzi|l2_cache:l2_cache|l2_axi_bus_interface:l2_axi_bus_interface|sync_fifo:sync_fifo_pending_writeback|scfifo:scfifo|scfifo_go41:auto_generated|a_dpfifo_1241:dpfifo|altsyncram_5le1:FIFOram|ram_block1a221"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[189\] " "Synthesized away node \"nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[189\]\"" {  } { { "db/altsyncram_5le1.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/altsyncram_5le1.tdf" 5329 2 0 } } { "db/a_dpfifo_1241.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/a_dpfifo_1241.tdf" 46 2 0 } } { "db/scfifo_go41.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/scfifo_go41.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "../../core/sync_fifo.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/sync_fifo.sv" 72 0 0 } } { "../../core/l2_axi_bus_interface.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_axi_bus_interface.sv" 133 0 0 } } { "../../core/l2_cache.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_cache.sv" 89 0 0 } } { "../../core/nyuzi.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/nyuzi.sv" 84 0 0 } } { "../fpga_top.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/fpga_top.sv" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1438873341670 "|fpga_top|nyuzi:nyuzi|l2_cache:l2_cache|l2_axi_bus_interface:l2_axi_bus_interface|sync_fifo:sync_fifo_pending_writeback|scfifo:scfifo|scfifo_go41:auto_generated|a_dpfifo_1241:dpfifo|altsyncram_5le1:FIFOram|ram_block1a189"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[157\] " "Synthesized away node \"nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[157\]\"" {  } { { "db/altsyncram_5le1.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/altsyncram_5le1.tdf" 4433 2 0 } } { "db/a_dpfifo_1241.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/a_dpfifo_1241.tdf" 46 2 0 } } { "db/scfifo_go41.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/scfifo_go41.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "../../core/sync_fifo.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/sync_fifo.sv" 72 0 0 } } { "../../core/l2_axi_bus_interface.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_axi_bus_interface.sv" 133 0 0 } } { "../../core/l2_cache.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_cache.sv" 89 0 0 } } { "../../core/nyuzi.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/nyuzi.sv" 84 0 0 } } { "../fpga_top.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/fpga_top.sv" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1438873341670 "|fpga_top|nyuzi:nyuzi|l2_cache:l2_cache|l2_axi_bus_interface:l2_axi_bus_interface|sync_fifo:sync_fifo_pending_writeback|scfifo:scfifo|scfifo_go41:auto_generated|a_dpfifo_1241:dpfifo|altsyncram_5le1:FIFOram|ram_block1a157"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[125\] " "Synthesized away node \"nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[125\]\"" {  } { { "db/altsyncram_5le1.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/altsyncram_5le1.tdf" 3537 2 0 } } { "db/a_dpfifo_1241.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/a_dpfifo_1241.tdf" 46 2 0 } } { "db/scfifo_go41.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/scfifo_go41.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "../../core/sync_fifo.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/sync_fifo.sv" 72 0 0 } } { "../../core/l2_axi_bus_interface.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_axi_bus_interface.sv" 133 0 0 } } { "../../core/l2_cache.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_cache.sv" 89 0 0 } } { "../../core/nyuzi.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/nyuzi.sv" 84 0 0 } } { "../fpga_top.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/fpga_top.sv" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1438873341670 "|fpga_top|nyuzi:nyuzi|l2_cache:l2_cache|l2_axi_bus_interface:l2_axi_bus_interface|sync_fifo:sync_fifo_pending_writeback|scfifo:scfifo|scfifo_go41:auto_generated|a_dpfifo_1241:dpfifo|altsyncram_5le1:FIFOram|ram_block1a125"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[93\] " "Synthesized away node \"nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[93\]\"" {  } { { "db/altsyncram_5le1.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/altsyncram_5le1.tdf" 2641 2 0 } } { "db/a_dpfifo_1241.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/a_dpfifo_1241.tdf" 46 2 0 } } { "db/scfifo_go41.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/scfifo_go41.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "../../core/sync_fifo.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/sync_fifo.sv" 72 0 0 } } { "../../core/l2_axi_bus_interface.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_axi_bus_interface.sv" 133 0 0 } } { "../../core/l2_cache.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_cache.sv" 89 0 0 } } { "../../core/nyuzi.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/nyuzi.sv" 84 0 0 } } { "../fpga_top.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/fpga_top.sv" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1438873341670 "|fpga_top|nyuzi:nyuzi|l2_cache:l2_cache|l2_axi_bus_interface:l2_axi_bus_interface|sync_fifo:sync_fifo_pending_writeback|scfifo:scfifo|scfifo_go41:auto_generated|a_dpfifo_1241:dpfifo|altsyncram_5le1:FIFOram|ram_block1a93"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[61\] " "Synthesized away node \"nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[61\]\"" {  } { { "db/altsyncram_5le1.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/altsyncram_5le1.tdf" 1745 2 0 } } { "db/a_dpfifo_1241.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/a_dpfifo_1241.tdf" 46 2 0 } } { "db/scfifo_go41.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/scfifo_go41.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "../../core/sync_fifo.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/sync_fifo.sv" 72 0 0 } } { "../../core/l2_axi_bus_interface.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_axi_bus_interface.sv" 133 0 0 } } { "../../core/l2_cache.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_cache.sv" 89 0 0 } } { "../../core/nyuzi.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/nyuzi.sv" 84 0 0 } } { "../fpga_top.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/fpga_top.sv" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1438873341670 "|fpga_top|nyuzi:nyuzi|l2_cache:l2_cache|l2_axi_bus_interface:l2_axi_bus_interface|sync_fifo:sync_fifo_pending_writeback|scfifo:scfifo|scfifo_go41:auto_generated|a_dpfifo_1241:dpfifo|altsyncram_5le1:FIFOram|ram_block1a61"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[29\] " "Synthesized away node \"nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[29\]\"" {  } { { "db/altsyncram_5le1.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/altsyncram_5le1.tdf" 849 2 0 } } { "db/a_dpfifo_1241.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/a_dpfifo_1241.tdf" 46 2 0 } } { "db/scfifo_go41.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/scfifo_go41.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "../../core/sync_fifo.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/sync_fifo.sv" 72 0 0 } } { "../../core/l2_axi_bus_interface.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_axi_bus_interface.sv" 133 0 0 } } { "../../core/l2_cache.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_cache.sv" 89 0 0 } } { "../../core/nyuzi.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/nyuzi.sv" 84 0 0 } } { "../fpga_top.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/fpga_top.sv" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1438873341670 "|fpga_top|nyuzi:nyuzi|l2_cache:l2_cache|l2_axi_bus_interface:l2_axi_bus_interface|sync_fifo:sync_fifo_pending_writeback|scfifo:scfifo|scfifo_go41:auto_generated|a_dpfifo_1241:dpfifo|altsyncram_5le1:FIFOram|ram_block1a29"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[501\] " "Synthesized away node \"nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[501\]\"" {  } { { "db/altsyncram_5le1.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/altsyncram_5le1.tdf" 14065 2 0 } } { "db/a_dpfifo_1241.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/a_dpfifo_1241.tdf" 46 2 0 } } { "db/scfifo_go41.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/scfifo_go41.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "../../core/sync_fifo.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/sync_fifo.sv" 72 0 0 } } { "../../core/l2_axi_bus_interface.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_axi_bus_interface.sv" 133 0 0 } } { "../../core/l2_cache.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_cache.sv" 89 0 0 } } { "../../core/nyuzi.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/nyuzi.sv" 84 0 0 } } { "../fpga_top.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/fpga_top.sv" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1438873341670 "|fpga_top|nyuzi:nyuzi|l2_cache:l2_cache|l2_axi_bus_interface:l2_axi_bus_interface|sync_fifo:sync_fifo_pending_writeback|scfifo:scfifo|scfifo_go41:auto_generated|a_dpfifo_1241:dpfifo|altsyncram_5le1:FIFOram|ram_block1a501"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[373\] " "Synthesized away node \"nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[373\]\"" {  } { { "db/altsyncram_5le1.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/altsyncram_5le1.tdf" 10481 2 0 } } { "db/a_dpfifo_1241.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/a_dpfifo_1241.tdf" 46 2 0 } } { "db/scfifo_go41.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/scfifo_go41.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "../../core/sync_fifo.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/sync_fifo.sv" 72 0 0 } } { "../../core/l2_axi_bus_interface.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_axi_bus_interface.sv" 133 0 0 } } { "../../core/l2_cache.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_cache.sv" 89 0 0 } } { "../../core/nyuzi.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/nyuzi.sv" 84 0 0 } } { "../fpga_top.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/fpga_top.sv" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1438873341670 "|fpga_top|nyuzi:nyuzi|l2_cache:l2_cache|l2_axi_bus_interface:l2_axi_bus_interface|sync_fifo:sync_fifo_pending_writeback|scfifo:scfifo|scfifo_go41:auto_generated|a_dpfifo_1241:dpfifo|altsyncram_5le1:FIFOram|ram_block1a373"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[245\] " "Synthesized away node \"nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[245\]\"" {  } { { "db/altsyncram_5le1.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/altsyncram_5le1.tdf" 6897 2 0 } } { "db/a_dpfifo_1241.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/a_dpfifo_1241.tdf" 46 2 0 } } { "db/scfifo_go41.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/scfifo_go41.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "../../core/sync_fifo.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/sync_fifo.sv" 72 0 0 } } { "../../core/l2_axi_bus_interface.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_axi_bus_interface.sv" 133 0 0 } } { "../../core/l2_cache.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_cache.sv" 89 0 0 } } { "../../core/nyuzi.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/nyuzi.sv" 84 0 0 } } { "../fpga_top.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/fpga_top.sv" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1438873341670 "|fpga_top|nyuzi:nyuzi|l2_cache:l2_cache|l2_axi_bus_interface:l2_axi_bus_interface|sync_fifo:sync_fifo_pending_writeback|scfifo:scfifo|scfifo_go41:auto_generated|a_dpfifo_1241:dpfifo|altsyncram_5le1:FIFOram|ram_block1a245"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[117\] " "Synthesized away node \"nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[117\]\"" {  } { { "db/altsyncram_5le1.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/altsyncram_5le1.tdf" 3313 2 0 } } { "db/a_dpfifo_1241.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/a_dpfifo_1241.tdf" 46 2 0 } } { "db/scfifo_go41.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/scfifo_go41.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "../../core/sync_fifo.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/sync_fifo.sv" 72 0 0 } } { "../../core/l2_axi_bus_interface.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_axi_bus_interface.sv" 133 0 0 } } { "../../core/l2_cache.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_cache.sv" 89 0 0 } } { "../../core/nyuzi.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/nyuzi.sv" 84 0 0 } } { "../fpga_top.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/fpga_top.sv" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1438873341670 "|fpga_top|nyuzi:nyuzi|l2_cache:l2_cache|l2_axi_bus_interface:l2_axi_bus_interface|sync_fifo:sync_fifo_pending_writeback|scfifo:scfifo|scfifo_go41:auto_generated|a_dpfifo_1241:dpfifo|altsyncram_5le1:FIFOram|ram_block1a117"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[469\] " "Synthesized away node \"nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[469\]\"" {  } { { "db/altsyncram_5le1.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/altsyncram_5le1.tdf" 13169 2 0 } } { "db/a_dpfifo_1241.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/a_dpfifo_1241.tdf" 46 2 0 } } { "db/scfifo_go41.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/scfifo_go41.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "../../core/sync_fifo.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/sync_fifo.sv" 72 0 0 } } { "../../core/l2_axi_bus_interface.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_axi_bus_interface.sv" 133 0 0 } } { "../../core/l2_cache.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_cache.sv" 89 0 0 } } { "../../core/nyuzi.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/nyuzi.sv" 84 0 0 } } { "../fpga_top.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/fpga_top.sv" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1438873341670 "|fpga_top|nyuzi:nyuzi|l2_cache:l2_cache|l2_axi_bus_interface:l2_axi_bus_interface|sync_fifo:sync_fifo_pending_writeback|scfifo:scfifo|scfifo_go41:auto_generated|a_dpfifo_1241:dpfifo|altsyncram_5le1:FIFOram|ram_block1a469"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[341\] " "Synthesized away node \"nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[341\]\"" {  } { { "db/altsyncram_5le1.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/altsyncram_5le1.tdf" 9585 2 0 } } { "db/a_dpfifo_1241.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/a_dpfifo_1241.tdf" 46 2 0 } } { "db/scfifo_go41.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/scfifo_go41.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "../../core/sync_fifo.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/sync_fifo.sv" 72 0 0 } } { "../../core/l2_axi_bus_interface.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_axi_bus_interface.sv" 133 0 0 } } { "../../core/l2_cache.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_cache.sv" 89 0 0 } } { "../../core/nyuzi.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/nyuzi.sv" 84 0 0 } } { "../fpga_top.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/fpga_top.sv" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1438873341670 "|fpga_top|nyuzi:nyuzi|l2_cache:l2_cache|l2_axi_bus_interface:l2_axi_bus_interface|sync_fifo:sync_fifo_pending_writeback|scfifo:scfifo|scfifo_go41:auto_generated|a_dpfifo_1241:dpfifo|altsyncram_5le1:FIFOram|ram_block1a341"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[213\] " "Synthesized away node \"nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[213\]\"" {  } { { "db/altsyncram_5le1.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/altsyncram_5le1.tdf" 6001 2 0 } } { "db/a_dpfifo_1241.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/a_dpfifo_1241.tdf" 46 2 0 } } { "db/scfifo_go41.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/scfifo_go41.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "../../core/sync_fifo.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/sync_fifo.sv" 72 0 0 } } { "../../core/l2_axi_bus_interface.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_axi_bus_interface.sv" 133 0 0 } } { "../../core/l2_cache.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_cache.sv" 89 0 0 } } { "../../core/nyuzi.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/nyuzi.sv" 84 0 0 } } { "../fpga_top.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/fpga_top.sv" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1438873341670 "|fpga_top|nyuzi:nyuzi|l2_cache:l2_cache|l2_axi_bus_interface:l2_axi_bus_interface|sync_fifo:sync_fifo_pending_writeback|scfifo:scfifo|scfifo_go41:auto_generated|a_dpfifo_1241:dpfifo|altsyncram_5le1:FIFOram|ram_block1a213"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[85\] " "Synthesized away node \"nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[85\]\"" {  } { { "db/altsyncram_5le1.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/altsyncram_5le1.tdf" 2417 2 0 } } { "db/a_dpfifo_1241.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/a_dpfifo_1241.tdf" 46 2 0 } } { "db/scfifo_go41.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/scfifo_go41.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "../../core/sync_fifo.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/sync_fifo.sv" 72 0 0 } } { "../../core/l2_axi_bus_interface.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_axi_bus_interface.sv" 133 0 0 } } { "../../core/l2_cache.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_cache.sv" 89 0 0 } } { "../../core/nyuzi.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/nyuzi.sv" 84 0 0 } } { "../fpga_top.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/fpga_top.sv" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1438873341670 "|fpga_top|nyuzi:nyuzi|l2_cache:l2_cache|l2_axi_bus_interface:l2_axi_bus_interface|sync_fifo:sync_fifo_pending_writeback|scfifo:scfifo|scfifo_go41:auto_generated|a_dpfifo_1241:dpfifo|altsyncram_5le1:FIFOram|ram_block1a85"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[437\] " "Synthesized away node \"nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[437\]\"" {  } { { "db/altsyncram_5le1.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/altsyncram_5le1.tdf" 12273 2 0 } } { "db/a_dpfifo_1241.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/a_dpfifo_1241.tdf" 46 2 0 } } { "db/scfifo_go41.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/scfifo_go41.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "../../core/sync_fifo.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/sync_fifo.sv" 72 0 0 } } { "../../core/l2_axi_bus_interface.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_axi_bus_interface.sv" 133 0 0 } } { "../../core/l2_cache.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_cache.sv" 89 0 0 } } { "../../core/nyuzi.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/nyuzi.sv" 84 0 0 } } { "../fpga_top.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/fpga_top.sv" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1438873341670 "|fpga_top|nyuzi:nyuzi|l2_cache:l2_cache|l2_axi_bus_interface:l2_axi_bus_interface|sync_fifo:sync_fifo_pending_writeback|scfifo:scfifo|scfifo_go41:auto_generated|a_dpfifo_1241:dpfifo|altsyncram_5le1:FIFOram|ram_block1a437"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[309\] " "Synthesized away node \"nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[309\]\"" {  } { { "db/altsyncram_5le1.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/altsyncram_5le1.tdf" 8689 2 0 } } { "db/a_dpfifo_1241.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/a_dpfifo_1241.tdf" 46 2 0 } } { "db/scfifo_go41.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/scfifo_go41.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "../../core/sync_fifo.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/sync_fifo.sv" 72 0 0 } } { "../../core/l2_axi_bus_interface.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_axi_bus_interface.sv" 133 0 0 } } { "../../core/l2_cache.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_cache.sv" 89 0 0 } } { "../../core/nyuzi.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/nyuzi.sv" 84 0 0 } } { "../fpga_top.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/fpga_top.sv" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1438873341670 "|fpga_top|nyuzi:nyuzi|l2_cache:l2_cache|l2_axi_bus_interface:l2_axi_bus_interface|sync_fifo:sync_fifo_pending_writeback|scfifo:scfifo|scfifo_go41:auto_generated|a_dpfifo_1241:dpfifo|altsyncram_5le1:FIFOram|ram_block1a309"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[181\] " "Synthesized away node \"nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[181\]\"" {  } { { "db/altsyncram_5le1.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/altsyncram_5le1.tdf" 5105 2 0 } } { "db/a_dpfifo_1241.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/a_dpfifo_1241.tdf" 46 2 0 } } { "db/scfifo_go41.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/scfifo_go41.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "../../core/sync_fifo.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/sync_fifo.sv" 72 0 0 } } { "../../core/l2_axi_bus_interface.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_axi_bus_interface.sv" 133 0 0 } } { "../../core/l2_cache.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_cache.sv" 89 0 0 } } { "../../core/nyuzi.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/nyuzi.sv" 84 0 0 } } { "../fpga_top.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/fpga_top.sv" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1438873341670 "|fpga_top|nyuzi:nyuzi|l2_cache:l2_cache|l2_axi_bus_interface:l2_axi_bus_interface|sync_fifo:sync_fifo_pending_writeback|scfifo:scfifo|scfifo_go41:auto_generated|a_dpfifo_1241:dpfifo|altsyncram_5le1:FIFOram|ram_block1a181"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[53\] " "Synthesized away node \"nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[53\]\"" {  } { { "db/altsyncram_5le1.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/altsyncram_5le1.tdf" 1521 2 0 } } { "db/a_dpfifo_1241.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/a_dpfifo_1241.tdf" 46 2 0 } } { "db/scfifo_go41.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/scfifo_go41.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "../../core/sync_fifo.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/sync_fifo.sv" 72 0 0 } } { "../../core/l2_axi_bus_interface.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_axi_bus_interface.sv" 133 0 0 } } { "../../core/l2_cache.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_cache.sv" 89 0 0 } } { "../../core/nyuzi.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/nyuzi.sv" 84 0 0 } } { "../fpga_top.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/fpga_top.sv" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1438873341670 "|fpga_top|nyuzi:nyuzi|l2_cache:l2_cache|l2_axi_bus_interface:l2_axi_bus_interface|sync_fifo:sync_fifo_pending_writeback|scfifo:scfifo|scfifo_go41:auto_generated|a_dpfifo_1241:dpfifo|altsyncram_5le1:FIFOram|ram_block1a53"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[405\] " "Synthesized away node \"nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[405\]\"" {  } { { "db/altsyncram_5le1.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/altsyncram_5le1.tdf" 11377 2 0 } } { "db/a_dpfifo_1241.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/a_dpfifo_1241.tdf" 46 2 0 } } { "db/scfifo_go41.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/scfifo_go41.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "../../core/sync_fifo.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/sync_fifo.sv" 72 0 0 } } { "../../core/l2_axi_bus_interface.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_axi_bus_interface.sv" 133 0 0 } } { "../../core/l2_cache.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_cache.sv" 89 0 0 } } { "../../core/nyuzi.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/nyuzi.sv" 84 0 0 } } { "../fpga_top.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/fpga_top.sv" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1438873341670 "|fpga_top|nyuzi:nyuzi|l2_cache:l2_cache|l2_axi_bus_interface:l2_axi_bus_interface|sync_fifo:sync_fifo_pending_writeback|scfifo:scfifo|scfifo_go41:auto_generated|a_dpfifo_1241:dpfifo|altsyncram_5le1:FIFOram|ram_block1a405"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[277\] " "Synthesized away node \"nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[277\]\"" {  } { { "db/altsyncram_5le1.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/altsyncram_5le1.tdf" 7793 2 0 } } { "db/a_dpfifo_1241.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/a_dpfifo_1241.tdf" 46 2 0 } } { "db/scfifo_go41.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/scfifo_go41.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "../../core/sync_fifo.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/sync_fifo.sv" 72 0 0 } } { "../../core/l2_axi_bus_interface.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_axi_bus_interface.sv" 133 0 0 } } { "../../core/l2_cache.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_cache.sv" 89 0 0 } } { "../../core/nyuzi.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/nyuzi.sv" 84 0 0 } } { "../fpga_top.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/fpga_top.sv" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1438873341670 "|fpga_top|nyuzi:nyuzi|l2_cache:l2_cache|l2_axi_bus_interface:l2_axi_bus_interface|sync_fifo:sync_fifo_pending_writeback|scfifo:scfifo|scfifo_go41:auto_generated|a_dpfifo_1241:dpfifo|altsyncram_5le1:FIFOram|ram_block1a277"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[149\] " "Synthesized away node \"nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[149\]\"" {  } { { "db/altsyncram_5le1.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/altsyncram_5le1.tdf" 4209 2 0 } } { "db/a_dpfifo_1241.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/a_dpfifo_1241.tdf" 46 2 0 } } { "db/scfifo_go41.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/scfifo_go41.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "../../core/sync_fifo.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/sync_fifo.sv" 72 0 0 } } { "../../core/l2_axi_bus_interface.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_axi_bus_interface.sv" 133 0 0 } } { "../../core/l2_cache.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_cache.sv" 89 0 0 } } { "../../core/nyuzi.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/nyuzi.sv" 84 0 0 } } { "../fpga_top.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/fpga_top.sv" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1438873341670 "|fpga_top|nyuzi:nyuzi|l2_cache:l2_cache|l2_axi_bus_interface:l2_axi_bus_interface|sync_fifo:sync_fifo_pending_writeback|scfifo:scfifo|scfifo_go41:auto_generated|a_dpfifo_1241:dpfifo|altsyncram_5le1:FIFOram|ram_block1a149"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[21\] " "Synthesized away node \"nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[21\]\"" {  } { { "db/altsyncram_5le1.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/altsyncram_5le1.tdf" 625 2 0 } } { "db/a_dpfifo_1241.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/a_dpfifo_1241.tdf" 46 2 0 } } { "db/scfifo_go41.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/scfifo_go41.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "../../core/sync_fifo.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/sync_fifo.sv" 72 0 0 } } { "../../core/l2_axi_bus_interface.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_axi_bus_interface.sv" 133 0 0 } } { "../../core/l2_cache.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_cache.sv" 89 0 0 } } { "../../core/nyuzi.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/nyuzi.sv" 84 0 0 } } { "../fpga_top.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/fpga_top.sv" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1438873341670 "|fpga_top|nyuzi:nyuzi|l2_cache:l2_cache|l2_axi_bus_interface:l2_axi_bus_interface|sync_fifo:sync_fifo_pending_writeback|scfifo:scfifo|scfifo_go41:auto_generated|a_dpfifo_1241:dpfifo|altsyncram_5le1:FIFOram|ram_block1a21"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[510\] " "Synthesized away node \"nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[510\]\"" {  } { { "db/altsyncram_5le1.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/altsyncram_5le1.tdf" 14317 2 0 } } { "db/a_dpfifo_1241.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/a_dpfifo_1241.tdf" 46 2 0 } } { "db/scfifo_go41.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/scfifo_go41.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "../../core/sync_fifo.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/sync_fifo.sv" 72 0 0 } } { "../../core/l2_axi_bus_interface.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_axi_bus_interface.sv" 133 0 0 } } { "../../core/l2_cache.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_cache.sv" 89 0 0 } } { "../../core/nyuzi.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/nyuzi.sv" 84 0 0 } } { "../fpga_top.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/fpga_top.sv" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1438873341670 "|fpga_top|nyuzi:nyuzi|l2_cache:l2_cache|l2_axi_bus_interface:l2_axi_bus_interface|sync_fifo:sync_fifo_pending_writeback|scfifo:scfifo|scfifo_go41:auto_generated|a_dpfifo_1241:dpfifo|altsyncram_5le1:FIFOram|ram_block1a510"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[478\] " "Synthesized away node \"nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[478\]\"" {  } { { "db/altsyncram_5le1.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/altsyncram_5le1.tdf" 13421 2 0 } } { "db/a_dpfifo_1241.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/a_dpfifo_1241.tdf" 46 2 0 } } { "db/scfifo_go41.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/scfifo_go41.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "../../core/sync_fifo.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/sync_fifo.sv" 72 0 0 } } { "../../core/l2_axi_bus_interface.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_axi_bus_interface.sv" 133 0 0 } } { "../../core/l2_cache.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_cache.sv" 89 0 0 } } { "../../core/nyuzi.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/nyuzi.sv" 84 0 0 } } { "../fpga_top.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/fpga_top.sv" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1438873341670 "|fpga_top|nyuzi:nyuzi|l2_cache:l2_cache|l2_axi_bus_interface:l2_axi_bus_interface|sync_fifo:sync_fifo_pending_writeback|scfifo:scfifo|scfifo_go41:auto_generated|a_dpfifo_1241:dpfifo|altsyncram_5le1:FIFOram|ram_block1a478"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[446\] " "Synthesized away node \"nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[446\]\"" {  } { { "db/altsyncram_5le1.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/altsyncram_5le1.tdf" 12525 2 0 } } { "db/a_dpfifo_1241.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/a_dpfifo_1241.tdf" 46 2 0 } } { "db/scfifo_go41.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/scfifo_go41.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "../../core/sync_fifo.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/sync_fifo.sv" 72 0 0 } } { "../../core/l2_axi_bus_interface.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_axi_bus_interface.sv" 133 0 0 } } { "../../core/l2_cache.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_cache.sv" 89 0 0 } } { "../../core/nyuzi.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/nyuzi.sv" 84 0 0 } } { "../fpga_top.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/fpga_top.sv" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1438873341670 "|fpga_top|nyuzi:nyuzi|l2_cache:l2_cache|l2_axi_bus_interface:l2_axi_bus_interface|sync_fifo:sync_fifo_pending_writeback|scfifo:scfifo|scfifo_go41:auto_generated|a_dpfifo_1241:dpfifo|altsyncram_5le1:FIFOram|ram_block1a446"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[414\] " "Synthesized away node \"nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[414\]\"" {  } { { "db/altsyncram_5le1.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/altsyncram_5le1.tdf" 11629 2 0 } } { "db/a_dpfifo_1241.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/a_dpfifo_1241.tdf" 46 2 0 } } { "db/scfifo_go41.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/scfifo_go41.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "../../core/sync_fifo.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/sync_fifo.sv" 72 0 0 } } { "../../core/l2_axi_bus_interface.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_axi_bus_interface.sv" 133 0 0 } } { "../../core/l2_cache.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_cache.sv" 89 0 0 } } { "../../core/nyuzi.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/nyuzi.sv" 84 0 0 } } { "../fpga_top.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/fpga_top.sv" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1438873341670 "|fpga_top|nyuzi:nyuzi|l2_cache:l2_cache|l2_axi_bus_interface:l2_axi_bus_interface|sync_fifo:sync_fifo_pending_writeback|scfifo:scfifo|scfifo_go41:auto_generated|a_dpfifo_1241:dpfifo|altsyncram_5le1:FIFOram|ram_block1a414"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[382\] " "Synthesized away node \"nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[382\]\"" {  } { { "db/altsyncram_5le1.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/altsyncram_5le1.tdf" 10733 2 0 } } { "db/a_dpfifo_1241.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/a_dpfifo_1241.tdf" 46 2 0 } } { "db/scfifo_go41.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/scfifo_go41.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "../../core/sync_fifo.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/sync_fifo.sv" 72 0 0 } } { "../../core/l2_axi_bus_interface.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_axi_bus_interface.sv" 133 0 0 } } { "../../core/l2_cache.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_cache.sv" 89 0 0 } } { "../../core/nyuzi.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/nyuzi.sv" 84 0 0 } } { "../fpga_top.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/fpga_top.sv" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1438873341670 "|fpga_top|nyuzi:nyuzi|l2_cache:l2_cache|l2_axi_bus_interface:l2_axi_bus_interface|sync_fifo:sync_fifo_pending_writeback|scfifo:scfifo|scfifo_go41:auto_generated|a_dpfifo_1241:dpfifo|altsyncram_5le1:FIFOram|ram_block1a382"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[350\] " "Synthesized away node \"nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[350\]\"" {  } { { "db/altsyncram_5le1.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/altsyncram_5le1.tdf" 9837 2 0 } } { "db/a_dpfifo_1241.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/a_dpfifo_1241.tdf" 46 2 0 } } { "db/scfifo_go41.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/scfifo_go41.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "../../core/sync_fifo.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/sync_fifo.sv" 72 0 0 } } { "../../core/l2_axi_bus_interface.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_axi_bus_interface.sv" 133 0 0 } } { "../../core/l2_cache.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_cache.sv" 89 0 0 } } { "../../core/nyuzi.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/nyuzi.sv" 84 0 0 } } { "../fpga_top.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/fpga_top.sv" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1438873341670 "|fpga_top|nyuzi:nyuzi|l2_cache:l2_cache|l2_axi_bus_interface:l2_axi_bus_interface|sync_fifo:sync_fifo_pending_writeback|scfifo:scfifo|scfifo_go41:auto_generated|a_dpfifo_1241:dpfifo|altsyncram_5le1:FIFOram|ram_block1a350"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[318\] " "Synthesized away node \"nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[318\]\"" {  } { { "db/altsyncram_5le1.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/altsyncram_5le1.tdf" 8941 2 0 } } { "db/a_dpfifo_1241.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/a_dpfifo_1241.tdf" 46 2 0 } } { "db/scfifo_go41.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/scfifo_go41.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "../../core/sync_fifo.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/sync_fifo.sv" 72 0 0 } } { "../../core/l2_axi_bus_interface.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_axi_bus_interface.sv" 133 0 0 } } { "../../core/l2_cache.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_cache.sv" 89 0 0 } } { "../../core/nyuzi.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/nyuzi.sv" 84 0 0 } } { "../fpga_top.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/fpga_top.sv" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1438873341670 "|fpga_top|nyuzi:nyuzi|l2_cache:l2_cache|l2_axi_bus_interface:l2_axi_bus_interface|sync_fifo:sync_fifo_pending_writeback|scfifo:scfifo|scfifo_go41:auto_generated|a_dpfifo_1241:dpfifo|altsyncram_5le1:FIFOram|ram_block1a318"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[286\] " "Synthesized away node \"nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[286\]\"" {  } { { "db/altsyncram_5le1.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/altsyncram_5le1.tdf" 8045 2 0 } } { "db/a_dpfifo_1241.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/a_dpfifo_1241.tdf" 46 2 0 } } { "db/scfifo_go41.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/scfifo_go41.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "../../core/sync_fifo.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/sync_fifo.sv" 72 0 0 } } { "../../core/l2_axi_bus_interface.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_axi_bus_interface.sv" 133 0 0 } } { "../../core/l2_cache.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_cache.sv" 89 0 0 } } { "../../core/nyuzi.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/nyuzi.sv" 84 0 0 } } { "../fpga_top.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/fpga_top.sv" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1438873341670 "|fpga_top|nyuzi:nyuzi|l2_cache:l2_cache|l2_axi_bus_interface:l2_axi_bus_interface|sync_fifo:sync_fifo_pending_writeback|scfifo:scfifo|scfifo_go41:auto_generated|a_dpfifo_1241:dpfifo|altsyncram_5le1:FIFOram|ram_block1a286"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[254\] " "Synthesized away node \"nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[254\]\"" {  } { { "db/altsyncram_5le1.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/altsyncram_5le1.tdf" 7149 2 0 } } { "db/a_dpfifo_1241.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/a_dpfifo_1241.tdf" 46 2 0 } } { "db/scfifo_go41.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/scfifo_go41.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "../../core/sync_fifo.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/sync_fifo.sv" 72 0 0 } } { "../../core/l2_axi_bus_interface.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_axi_bus_interface.sv" 133 0 0 } } { "../../core/l2_cache.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_cache.sv" 89 0 0 } } { "../../core/nyuzi.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/nyuzi.sv" 84 0 0 } } { "../fpga_top.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/fpga_top.sv" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1438873341670 "|fpga_top|nyuzi:nyuzi|l2_cache:l2_cache|l2_axi_bus_interface:l2_axi_bus_interface|sync_fifo:sync_fifo_pending_writeback|scfifo:scfifo|scfifo_go41:auto_generated|a_dpfifo_1241:dpfifo|altsyncram_5le1:FIFOram|ram_block1a254"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[222\] " "Synthesized away node \"nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[222\]\"" {  } { { "db/altsyncram_5le1.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/altsyncram_5le1.tdf" 6253 2 0 } } { "db/a_dpfifo_1241.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/a_dpfifo_1241.tdf" 46 2 0 } } { "db/scfifo_go41.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/scfifo_go41.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "../../core/sync_fifo.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/sync_fifo.sv" 72 0 0 } } { "../../core/l2_axi_bus_interface.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_axi_bus_interface.sv" 133 0 0 } } { "../../core/l2_cache.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_cache.sv" 89 0 0 } } { "../../core/nyuzi.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/nyuzi.sv" 84 0 0 } } { "../fpga_top.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/fpga_top.sv" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1438873341670 "|fpga_top|nyuzi:nyuzi|l2_cache:l2_cache|l2_axi_bus_interface:l2_axi_bus_interface|sync_fifo:sync_fifo_pending_writeback|scfifo:scfifo|scfifo_go41:auto_generated|a_dpfifo_1241:dpfifo|altsyncram_5le1:FIFOram|ram_block1a222"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[190\] " "Synthesized away node \"nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[190\]\"" {  } { { "db/altsyncram_5le1.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/altsyncram_5le1.tdf" 5357 2 0 } } { "db/a_dpfifo_1241.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/a_dpfifo_1241.tdf" 46 2 0 } } { "db/scfifo_go41.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/scfifo_go41.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "../../core/sync_fifo.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/sync_fifo.sv" 72 0 0 } } { "../../core/l2_axi_bus_interface.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_axi_bus_interface.sv" 133 0 0 } } { "../../core/l2_cache.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_cache.sv" 89 0 0 } } { "../../core/nyuzi.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/nyuzi.sv" 84 0 0 } } { "../fpga_top.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/fpga_top.sv" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1438873341670 "|fpga_top|nyuzi:nyuzi|l2_cache:l2_cache|l2_axi_bus_interface:l2_axi_bus_interface|sync_fifo:sync_fifo_pending_writeback|scfifo:scfifo|scfifo_go41:auto_generated|a_dpfifo_1241:dpfifo|altsyncram_5le1:FIFOram|ram_block1a190"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[158\] " "Synthesized away node \"nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[158\]\"" {  } { { "db/altsyncram_5le1.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/altsyncram_5le1.tdf" 4461 2 0 } } { "db/a_dpfifo_1241.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/a_dpfifo_1241.tdf" 46 2 0 } } { "db/scfifo_go41.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/scfifo_go41.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "../../core/sync_fifo.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/sync_fifo.sv" 72 0 0 } } { "../../core/l2_axi_bus_interface.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_axi_bus_interface.sv" 133 0 0 } } { "../../core/l2_cache.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_cache.sv" 89 0 0 } } { "../../core/nyuzi.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/nyuzi.sv" 84 0 0 } } { "../fpga_top.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/fpga_top.sv" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1438873341670 "|fpga_top|nyuzi:nyuzi|l2_cache:l2_cache|l2_axi_bus_interface:l2_axi_bus_interface|sync_fifo:sync_fifo_pending_writeback|scfifo:scfifo|scfifo_go41:auto_generated|a_dpfifo_1241:dpfifo|altsyncram_5le1:FIFOram|ram_block1a158"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[126\] " "Synthesized away node \"nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[126\]\"" {  } { { "db/altsyncram_5le1.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/altsyncram_5le1.tdf" 3565 2 0 } } { "db/a_dpfifo_1241.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/a_dpfifo_1241.tdf" 46 2 0 } } { "db/scfifo_go41.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/scfifo_go41.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "../../core/sync_fifo.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/sync_fifo.sv" 72 0 0 } } { "../../core/l2_axi_bus_interface.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_axi_bus_interface.sv" 133 0 0 } } { "../../core/l2_cache.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_cache.sv" 89 0 0 } } { "../../core/nyuzi.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/nyuzi.sv" 84 0 0 } } { "../fpga_top.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/fpga_top.sv" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1438873341670 "|fpga_top|nyuzi:nyuzi|l2_cache:l2_cache|l2_axi_bus_interface:l2_axi_bus_interface|sync_fifo:sync_fifo_pending_writeback|scfifo:scfifo|scfifo_go41:auto_generated|a_dpfifo_1241:dpfifo|altsyncram_5le1:FIFOram|ram_block1a126"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[94\] " "Synthesized away node \"nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[94\]\"" {  } { { "db/altsyncram_5le1.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/altsyncram_5le1.tdf" 2669 2 0 } } { "db/a_dpfifo_1241.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/a_dpfifo_1241.tdf" 46 2 0 } } { "db/scfifo_go41.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/scfifo_go41.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "../../core/sync_fifo.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/sync_fifo.sv" 72 0 0 } } { "../../core/l2_axi_bus_interface.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_axi_bus_interface.sv" 133 0 0 } } { "../../core/l2_cache.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_cache.sv" 89 0 0 } } { "../../core/nyuzi.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/nyuzi.sv" 84 0 0 } } { "../fpga_top.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/fpga_top.sv" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1438873341670 "|fpga_top|nyuzi:nyuzi|l2_cache:l2_cache|l2_axi_bus_interface:l2_axi_bus_interface|sync_fifo:sync_fifo_pending_writeback|scfifo:scfifo|scfifo_go41:auto_generated|a_dpfifo_1241:dpfifo|altsyncram_5le1:FIFOram|ram_block1a94"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[62\] " "Synthesized away node \"nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[62\]\"" {  } { { "db/altsyncram_5le1.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/altsyncram_5le1.tdf" 1773 2 0 } } { "db/a_dpfifo_1241.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/a_dpfifo_1241.tdf" 46 2 0 } } { "db/scfifo_go41.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/scfifo_go41.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "../../core/sync_fifo.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/sync_fifo.sv" 72 0 0 } } { "../../core/l2_axi_bus_interface.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_axi_bus_interface.sv" 133 0 0 } } { "../../core/l2_cache.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_cache.sv" 89 0 0 } } { "../../core/nyuzi.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/nyuzi.sv" 84 0 0 } } { "../fpga_top.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/fpga_top.sv" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1438873341670 "|fpga_top|nyuzi:nyuzi|l2_cache:l2_cache|l2_axi_bus_interface:l2_axi_bus_interface|sync_fifo:sync_fifo_pending_writeback|scfifo:scfifo|scfifo_go41:auto_generated|a_dpfifo_1241:dpfifo|altsyncram_5le1:FIFOram|ram_block1a62"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[30\] " "Synthesized away node \"nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[30\]\"" {  } { { "db/altsyncram_5le1.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/altsyncram_5le1.tdf" 877 2 0 } } { "db/a_dpfifo_1241.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/a_dpfifo_1241.tdf" 46 2 0 } } { "db/scfifo_go41.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/scfifo_go41.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "../../core/sync_fifo.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/sync_fifo.sv" 72 0 0 } } { "../../core/l2_axi_bus_interface.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_axi_bus_interface.sv" 133 0 0 } } { "../../core/l2_cache.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_cache.sv" 89 0 0 } } { "../../core/nyuzi.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/nyuzi.sv" 84 0 0 } } { "../fpga_top.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/fpga_top.sv" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1438873341670 "|fpga_top|nyuzi:nyuzi|l2_cache:l2_cache|l2_axi_bus_interface:l2_axi_bus_interface|sync_fifo:sync_fifo_pending_writeback|scfifo:scfifo|scfifo_go41:auto_generated|a_dpfifo_1241:dpfifo|altsyncram_5le1:FIFOram|ram_block1a30"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[502\] " "Synthesized away node \"nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[502\]\"" {  } { { "db/altsyncram_5le1.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/altsyncram_5le1.tdf" 14093 2 0 } } { "db/a_dpfifo_1241.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/a_dpfifo_1241.tdf" 46 2 0 } } { "db/scfifo_go41.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/scfifo_go41.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "../../core/sync_fifo.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/sync_fifo.sv" 72 0 0 } } { "../../core/l2_axi_bus_interface.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_axi_bus_interface.sv" 133 0 0 } } { "../../core/l2_cache.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_cache.sv" 89 0 0 } } { "../../core/nyuzi.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/nyuzi.sv" 84 0 0 } } { "../fpga_top.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/fpga_top.sv" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1438873341670 "|fpga_top|nyuzi:nyuzi|l2_cache:l2_cache|l2_axi_bus_interface:l2_axi_bus_interface|sync_fifo:sync_fifo_pending_writeback|scfifo:scfifo|scfifo_go41:auto_generated|a_dpfifo_1241:dpfifo|altsyncram_5le1:FIFOram|ram_block1a502"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[374\] " "Synthesized away node \"nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[374\]\"" {  } { { "db/altsyncram_5le1.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/altsyncram_5le1.tdf" 10509 2 0 } } { "db/a_dpfifo_1241.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/a_dpfifo_1241.tdf" 46 2 0 } } { "db/scfifo_go41.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/scfifo_go41.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "../../core/sync_fifo.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/sync_fifo.sv" 72 0 0 } } { "../../core/l2_axi_bus_interface.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_axi_bus_interface.sv" 133 0 0 } } { "../../core/l2_cache.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_cache.sv" 89 0 0 } } { "../../core/nyuzi.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/nyuzi.sv" 84 0 0 } } { "../fpga_top.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/fpga_top.sv" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1438873341670 "|fpga_top|nyuzi:nyuzi|l2_cache:l2_cache|l2_axi_bus_interface:l2_axi_bus_interface|sync_fifo:sync_fifo_pending_writeback|scfifo:scfifo|scfifo_go41:auto_generated|a_dpfifo_1241:dpfifo|altsyncram_5le1:FIFOram|ram_block1a374"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[246\] " "Synthesized away node \"nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[246\]\"" {  } { { "db/altsyncram_5le1.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/altsyncram_5le1.tdf" 6925 2 0 } } { "db/a_dpfifo_1241.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/a_dpfifo_1241.tdf" 46 2 0 } } { "db/scfifo_go41.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/scfifo_go41.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "../../core/sync_fifo.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/sync_fifo.sv" 72 0 0 } } { "../../core/l2_axi_bus_interface.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_axi_bus_interface.sv" 133 0 0 } } { "../../core/l2_cache.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_cache.sv" 89 0 0 } } { "../../core/nyuzi.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/nyuzi.sv" 84 0 0 } } { "../fpga_top.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/fpga_top.sv" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1438873341670 "|fpga_top|nyuzi:nyuzi|l2_cache:l2_cache|l2_axi_bus_interface:l2_axi_bus_interface|sync_fifo:sync_fifo_pending_writeback|scfifo:scfifo|scfifo_go41:auto_generated|a_dpfifo_1241:dpfifo|altsyncram_5le1:FIFOram|ram_block1a246"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[118\] " "Synthesized away node \"nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[118\]\"" {  } { { "db/altsyncram_5le1.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/altsyncram_5le1.tdf" 3341 2 0 } } { "db/a_dpfifo_1241.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/a_dpfifo_1241.tdf" 46 2 0 } } { "db/scfifo_go41.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/scfifo_go41.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "../../core/sync_fifo.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/sync_fifo.sv" 72 0 0 } } { "../../core/l2_axi_bus_interface.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_axi_bus_interface.sv" 133 0 0 } } { "../../core/l2_cache.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_cache.sv" 89 0 0 } } { "../../core/nyuzi.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/nyuzi.sv" 84 0 0 } } { "../fpga_top.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/fpga_top.sv" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1438873341670 "|fpga_top|nyuzi:nyuzi|l2_cache:l2_cache|l2_axi_bus_interface:l2_axi_bus_interface|sync_fifo:sync_fifo_pending_writeback|scfifo:scfifo|scfifo_go41:auto_generated|a_dpfifo_1241:dpfifo|altsyncram_5le1:FIFOram|ram_block1a118"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[470\] " "Synthesized away node \"nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[470\]\"" {  } { { "db/altsyncram_5le1.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/altsyncram_5le1.tdf" 13197 2 0 } } { "db/a_dpfifo_1241.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/a_dpfifo_1241.tdf" 46 2 0 } } { "db/scfifo_go41.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/scfifo_go41.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "../../core/sync_fifo.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/sync_fifo.sv" 72 0 0 } } { "../../core/l2_axi_bus_interface.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_axi_bus_interface.sv" 133 0 0 } } { "../../core/l2_cache.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_cache.sv" 89 0 0 } } { "../../core/nyuzi.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/nyuzi.sv" 84 0 0 } } { "../fpga_top.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/fpga_top.sv" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1438873341670 "|fpga_top|nyuzi:nyuzi|l2_cache:l2_cache|l2_axi_bus_interface:l2_axi_bus_interface|sync_fifo:sync_fifo_pending_writeback|scfifo:scfifo|scfifo_go41:auto_generated|a_dpfifo_1241:dpfifo|altsyncram_5le1:FIFOram|ram_block1a470"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[342\] " "Synthesized away node \"nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[342\]\"" {  } { { "db/altsyncram_5le1.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/altsyncram_5le1.tdf" 9613 2 0 } } { "db/a_dpfifo_1241.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/a_dpfifo_1241.tdf" 46 2 0 } } { "db/scfifo_go41.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/scfifo_go41.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "../../core/sync_fifo.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/sync_fifo.sv" 72 0 0 } } { "../../core/l2_axi_bus_interface.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_axi_bus_interface.sv" 133 0 0 } } { "../../core/l2_cache.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_cache.sv" 89 0 0 } } { "../../core/nyuzi.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/nyuzi.sv" 84 0 0 } } { "../fpga_top.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/fpga_top.sv" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1438873341670 "|fpga_top|nyuzi:nyuzi|l2_cache:l2_cache|l2_axi_bus_interface:l2_axi_bus_interface|sync_fifo:sync_fifo_pending_writeback|scfifo:scfifo|scfifo_go41:auto_generated|a_dpfifo_1241:dpfifo|altsyncram_5le1:FIFOram|ram_block1a342"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[214\] " "Synthesized away node \"nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[214\]\"" {  } { { "db/altsyncram_5le1.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/altsyncram_5le1.tdf" 6029 2 0 } } { "db/a_dpfifo_1241.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/a_dpfifo_1241.tdf" 46 2 0 } } { "db/scfifo_go41.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/scfifo_go41.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "../../core/sync_fifo.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/sync_fifo.sv" 72 0 0 } } { "../../core/l2_axi_bus_interface.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_axi_bus_interface.sv" 133 0 0 } } { "../../core/l2_cache.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_cache.sv" 89 0 0 } } { "../../core/nyuzi.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/nyuzi.sv" 84 0 0 } } { "../fpga_top.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/fpga_top.sv" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1438873341670 "|fpga_top|nyuzi:nyuzi|l2_cache:l2_cache|l2_axi_bus_interface:l2_axi_bus_interface|sync_fifo:sync_fifo_pending_writeback|scfifo:scfifo|scfifo_go41:auto_generated|a_dpfifo_1241:dpfifo|altsyncram_5le1:FIFOram|ram_block1a214"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[86\] " "Synthesized away node \"nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[86\]\"" {  } { { "db/altsyncram_5le1.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/altsyncram_5le1.tdf" 2445 2 0 } } { "db/a_dpfifo_1241.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/a_dpfifo_1241.tdf" 46 2 0 } } { "db/scfifo_go41.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/scfifo_go41.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "../../core/sync_fifo.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/sync_fifo.sv" 72 0 0 } } { "../../core/l2_axi_bus_interface.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_axi_bus_interface.sv" 133 0 0 } } { "../../core/l2_cache.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_cache.sv" 89 0 0 } } { "../../core/nyuzi.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/nyuzi.sv" 84 0 0 } } { "../fpga_top.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/fpga_top.sv" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1438873341670 "|fpga_top|nyuzi:nyuzi|l2_cache:l2_cache|l2_axi_bus_interface:l2_axi_bus_interface|sync_fifo:sync_fifo_pending_writeback|scfifo:scfifo|scfifo_go41:auto_generated|a_dpfifo_1241:dpfifo|altsyncram_5le1:FIFOram|ram_block1a86"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[438\] " "Synthesized away node \"nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[438\]\"" {  } { { "db/altsyncram_5le1.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/altsyncram_5le1.tdf" 12301 2 0 } } { "db/a_dpfifo_1241.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/a_dpfifo_1241.tdf" 46 2 0 } } { "db/scfifo_go41.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/scfifo_go41.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "../../core/sync_fifo.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/sync_fifo.sv" 72 0 0 } } { "../../core/l2_axi_bus_interface.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_axi_bus_interface.sv" 133 0 0 } } { "../../core/l2_cache.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_cache.sv" 89 0 0 } } { "../../core/nyuzi.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/nyuzi.sv" 84 0 0 } } { "../fpga_top.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/fpga_top.sv" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1438873341670 "|fpga_top|nyuzi:nyuzi|l2_cache:l2_cache|l2_axi_bus_interface:l2_axi_bus_interface|sync_fifo:sync_fifo_pending_writeback|scfifo:scfifo|scfifo_go41:auto_generated|a_dpfifo_1241:dpfifo|altsyncram_5le1:FIFOram|ram_block1a438"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[310\] " "Synthesized away node \"nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[310\]\"" {  } { { "db/altsyncram_5le1.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/altsyncram_5le1.tdf" 8717 2 0 } } { "db/a_dpfifo_1241.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/a_dpfifo_1241.tdf" 46 2 0 } } { "db/scfifo_go41.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/scfifo_go41.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "../../core/sync_fifo.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/sync_fifo.sv" 72 0 0 } } { "../../core/l2_axi_bus_interface.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_axi_bus_interface.sv" 133 0 0 } } { "../../core/l2_cache.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_cache.sv" 89 0 0 } } { "../../core/nyuzi.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/nyuzi.sv" 84 0 0 } } { "../fpga_top.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/fpga_top.sv" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1438873341670 "|fpga_top|nyuzi:nyuzi|l2_cache:l2_cache|l2_axi_bus_interface:l2_axi_bus_interface|sync_fifo:sync_fifo_pending_writeback|scfifo:scfifo|scfifo_go41:auto_generated|a_dpfifo_1241:dpfifo|altsyncram_5le1:FIFOram|ram_block1a310"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[182\] " "Synthesized away node \"nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[182\]\"" {  } { { "db/altsyncram_5le1.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/altsyncram_5le1.tdf" 5133 2 0 } } { "db/a_dpfifo_1241.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/a_dpfifo_1241.tdf" 46 2 0 } } { "db/scfifo_go41.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/scfifo_go41.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "../../core/sync_fifo.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/sync_fifo.sv" 72 0 0 } } { "../../core/l2_axi_bus_interface.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_axi_bus_interface.sv" 133 0 0 } } { "../../core/l2_cache.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_cache.sv" 89 0 0 } } { "../../core/nyuzi.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/nyuzi.sv" 84 0 0 } } { "../fpga_top.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/fpga_top.sv" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1438873341670 "|fpga_top|nyuzi:nyuzi|l2_cache:l2_cache|l2_axi_bus_interface:l2_axi_bus_interface|sync_fifo:sync_fifo_pending_writeback|scfifo:scfifo|scfifo_go41:auto_generated|a_dpfifo_1241:dpfifo|altsyncram_5le1:FIFOram|ram_block1a182"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[54\] " "Synthesized away node \"nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[54\]\"" {  } { { "db/altsyncram_5le1.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/altsyncram_5le1.tdf" 1549 2 0 } } { "db/a_dpfifo_1241.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/a_dpfifo_1241.tdf" 46 2 0 } } { "db/scfifo_go41.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/scfifo_go41.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "../../core/sync_fifo.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/sync_fifo.sv" 72 0 0 } } { "../../core/l2_axi_bus_interface.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_axi_bus_interface.sv" 133 0 0 } } { "../../core/l2_cache.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_cache.sv" 89 0 0 } } { "../../core/nyuzi.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/nyuzi.sv" 84 0 0 } } { "../fpga_top.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/fpga_top.sv" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1438873341670 "|fpga_top|nyuzi:nyuzi|l2_cache:l2_cache|l2_axi_bus_interface:l2_axi_bus_interface|sync_fifo:sync_fifo_pending_writeback|scfifo:scfifo|scfifo_go41:auto_generated|a_dpfifo_1241:dpfifo|altsyncram_5le1:FIFOram|ram_block1a54"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[406\] " "Synthesized away node \"nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[406\]\"" {  } { { "db/altsyncram_5le1.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/altsyncram_5le1.tdf" 11405 2 0 } } { "db/a_dpfifo_1241.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/a_dpfifo_1241.tdf" 46 2 0 } } { "db/scfifo_go41.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/scfifo_go41.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "../../core/sync_fifo.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/sync_fifo.sv" 72 0 0 } } { "../../core/l2_axi_bus_interface.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_axi_bus_interface.sv" 133 0 0 } } { "../../core/l2_cache.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_cache.sv" 89 0 0 } } { "../../core/nyuzi.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/nyuzi.sv" 84 0 0 } } { "../fpga_top.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/fpga_top.sv" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1438873341670 "|fpga_top|nyuzi:nyuzi|l2_cache:l2_cache|l2_axi_bus_interface:l2_axi_bus_interface|sync_fifo:sync_fifo_pending_writeback|scfifo:scfifo|scfifo_go41:auto_generated|a_dpfifo_1241:dpfifo|altsyncram_5le1:FIFOram|ram_block1a406"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[278\] " "Synthesized away node \"nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[278\]\"" {  } { { "db/altsyncram_5le1.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/altsyncram_5le1.tdf" 7821 2 0 } } { "db/a_dpfifo_1241.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/a_dpfifo_1241.tdf" 46 2 0 } } { "db/scfifo_go41.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/scfifo_go41.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "../../core/sync_fifo.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/sync_fifo.sv" 72 0 0 } } { "../../core/l2_axi_bus_interface.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_axi_bus_interface.sv" 133 0 0 } } { "../../core/l2_cache.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_cache.sv" 89 0 0 } } { "../../core/nyuzi.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/nyuzi.sv" 84 0 0 } } { "../fpga_top.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/fpga_top.sv" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1438873341670 "|fpga_top|nyuzi:nyuzi|l2_cache:l2_cache|l2_axi_bus_interface:l2_axi_bus_interface|sync_fifo:sync_fifo_pending_writeback|scfifo:scfifo|scfifo_go41:auto_generated|a_dpfifo_1241:dpfifo|altsyncram_5le1:FIFOram|ram_block1a278"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[150\] " "Synthesized away node \"nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[150\]\"" {  } { { "db/altsyncram_5le1.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/altsyncram_5le1.tdf" 4237 2 0 } } { "db/a_dpfifo_1241.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/a_dpfifo_1241.tdf" 46 2 0 } } { "db/scfifo_go41.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/scfifo_go41.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "../../core/sync_fifo.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/sync_fifo.sv" 72 0 0 } } { "../../core/l2_axi_bus_interface.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_axi_bus_interface.sv" 133 0 0 } } { "../../core/l2_cache.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_cache.sv" 89 0 0 } } { "../../core/nyuzi.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/nyuzi.sv" 84 0 0 } } { "../fpga_top.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/fpga_top.sv" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1438873341670 "|fpga_top|nyuzi:nyuzi|l2_cache:l2_cache|l2_axi_bus_interface:l2_axi_bus_interface|sync_fifo:sync_fifo_pending_writeback|scfifo:scfifo|scfifo_go41:auto_generated|a_dpfifo_1241:dpfifo|altsyncram_5le1:FIFOram|ram_block1a150"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[22\] " "Synthesized away node \"nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[22\]\"" {  } { { "db/altsyncram_5le1.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/altsyncram_5le1.tdf" 653 2 0 } } { "db/a_dpfifo_1241.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/a_dpfifo_1241.tdf" 46 2 0 } } { "db/scfifo_go41.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/scfifo_go41.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "../../core/sync_fifo.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/sync_fifo.sv" 72 0 0 } } { "../../core/l2_axi_bus_interface.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_axi_bus_interface.sv" 133 0 0 } } { "../../core/l2_cache.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_cache.sv" 89 0 0 } } { "../../core/nyuzi.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/nyuzi.sv" 84 0 0 } } { "../fpga_top.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/fpga_top.sv" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1438873341670 "|fpga_top|nyuzi:nyuzi|l2_cache:l2_cache|l2_axi_bus_interface:l2_axi_bus_interface|sync_fifo:sync_fifo_pending_writeback|scfifo:scfifo|scfifo_go41:auto_generated|a_dpfifo_1241:dpfifo|altsyncram_5le1:FIFOram|ram_block1a22"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[511\] " "Synthesized away node \"nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[511\]\"" {  } { { "db/altsyncram_5le1.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/altsyncram_5le1.tdf" 14345 2 0 } } { "db/a_dpfifo_1241.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/a_dpfifo_1241.tdf" 46 2 0 } } { "db/scfifo_go41.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/scfifo_go41.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "../../core/sync_fifo.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/sync_fifo.sv" 72 0 0 } } { "../../core/l2_axi_bus_interface.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_axi_bus_interface.sv" 133 0 0 } } { "../../core/l2_cache.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_cache.sv" 89 0 0 } } { "../../core/nyuzi.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/nyuzi.sv" 84 0 0 } } { "../fpga_top.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/fpga_top.sv" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1438873341670 "|fpga_top|nyuzi:nyuzi|l2_cache:l2_cache|l2_axi_bus_interface:l2_axi_bus_interface|sync_fifo:sync_fifo_pending_writeback|scfifo:scfifo|scfifo_go41:auto_generated|a_dpfifo_1241:dpfifo|altsyncram_5le1:FIFOram|ram_block1a511"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[479\] " "Synthesized away node \"nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[479\]\"" {  } { { "db/altsyncram_5le1.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/altsyncram_5le1.tdf" 13449 2 0 } } { "db/a_dpfifo_1241.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/a_dpfifo_1241.tdf" 46 2 0 } } { "db/scfifo_go41.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/scfifo_go41.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "../../core/sync_fifo.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/sync_fifo.sv" 72 0 0 } } { "../../core/l2_axi_bus_interface.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_axi_bus_interface.sv" 133 0 0 } } { "../../core/l2_cache.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_cache.sv" 89 0 0 } } { "../../core/nyuzi.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/nyuzi.sv" 84 0 0 } } { "../fpga_top.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/fpga_top.sv" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1438873341670 "|fpga_top|nyuzi:nyuzi|l2_cache:l2_cache|l2_axi_bus_interface:l2_axi_bus_interface|sync_fifo:sync_fifo_pending_writeback|scfifo:scfifo|scfifo_go41:auto_generated|a_dpfifo_1241:dpfifo|altsyncram_5le1:FIFOram|ram_block1a479"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[447\] " "Synthesized away node \"nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[447\]\"" {  } { { "db/altsyncram_5le1.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/altsyncram_5le1.tdf" 12553 2 0 } } { "db/a_dpfifo_1241.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/a_dpfifo_1241.tdf" 46 2 0 } } { "db/scfifo_go41.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/scfifo_go41.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "../../core/sync_fifo.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/sync_fifo.sv" 72 0 0 } } { "../../core/l2_axi_bus_interface.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_axi_bus_interface.sv" 133 0 0 } } { "../../core/l2_cache.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_cache.sv" 89 0 0 } } { "../../core/nyuzi.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/nyuzi.sv" 84 0 0 } } { "../fpga_top.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/fpga_top.sv" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1438873341670 "|fpga_top|nyuzi:nyuzi|l2_cache:l2_cache|l2_axi_bus_interface:l2_axi_bus_interface|sync_fifo:sync_fifo_pending_writeback|scfifo:scfifo|scfifo_go41:auto_generated|a_dpfifo_1241:dpfifo|altsyncram_5le1:FIFOram|ram_block1a447"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[415\] " "Synthesized away node \"nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[415\]\"" {  } { { "db/altsyncram_5le1.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/altsyncram_5le1.tdf" 11657 2 0 } } { "db/a_dpfifo_1241.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/a_dpfifo_1241.tdf" 46 2 0 } } { "db/scfifo_go41.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/scfifo_go41.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "../../core/sync_fifo.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/sync_fifo.sv" 72 0 0 } } { "../../core/l2_axi_bus_interface.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_axi_bus_interface.sv" 133 0 0 } } { "../../core/l2_cache.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_cache.sv" 89 0 0 } } { "../../core/nyuzi.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/nyuzi.sv" 84 0 0 } } { "../fpga_top.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/fpga_top.sv" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1438873341670 "|fpga_top|nyuzi:nyuzi|l2_cache:l2_cache|l2_axi_bus_interface:l2_axi_bus_interface|sync_fifo:sync_fifo_pending_writeback|scfifo:scfifo|scfifo_go41:auto_generated|a_dpfifo_1241:dpfifo|altsyncram_5le1:FIFOram|ram_block1a415"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[383\] " "Synthesized away node \"nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[383\]\"" {  } { { "db/altsyncram_5le1.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/altsyncram_5le1.tdf" 10761 2 0 } } { "db/a_dpfifo_1241.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/a_dpfifo_1241.tdf" 46 2 0 } } { "db/scfifo_go41.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/scfifo_go41.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "../../core/sync_fifo.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/sync_fifo.sv" 72 0 0 } } { "../../core/l2_axi_bus_interface.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_axi_bus_interface.sv" 133 0 0 } } { "../../core/l2_cache.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_cache.sv" 89 0 0 } } { "../../core/nyuzi.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/nyuzi.sv" 84 0 0 } } { "../fpga_top.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/fpga_top.sv" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1438873341670 "|fpga_top|nyuzi:nyuzi|l2_cache:l2_cache|l2_axi_bus_interface:l2_axi_bus_interface|sync_fifo:sync_fifo_pending_writeback|scfifo:scfifo|scfifo_go41:auto_generated|a_dpfifo_1241:dpfifo|altsyncram_5le1:FIFOram|ram_block1a383"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[351\] " "Synthesized away node \"nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[351\]\"" {  } { { "db/altsyncram_5le1.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/altsyncram_5le1.tdf" 9865 2 0 } } { "db/a_dpfifo_1241.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/a_dpfifo_1241.tdf" 46 2 0 } } { "db/scfifo_go41.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/scfifo_go41.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "../../core/sync_fifo.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/sync_fifo.sv" 72 0 0 } } { "../../core/l2_axi_bus_interface.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_axi_bus_interface.sv" 133 0 0 } } { "../../core/l2_cache.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_cache.sv" 89 0 0 } } { "../../core/nyuzi.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/nyuzi.sv" 84 0 0 } } { "../fpga_top.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/fpga_top.sv" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1438873341670 "|fpga_top|nyuzi:nyuzi|l2_cache:l2_cache|l2_axi_bus_interface:l2_axi_bus_interface|sync_fifo:sync_fifo_pending_writeback|scfifo:scfifo|scfifo_go41:auto_generated|a_dpfifo_1241:dpfifo|altsyncram_5le1:FIFOram|ram_block1a351"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[319\] " "Synthesized away node \"nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[319\]\"" {  } { { "db/altsyncram_5le1.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/altsyncram_5le1.tdf" 8969 2 0 } } { "db/a_dpfifo_1241.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/a_dpfifo_1241.tdf" 46 2 0 } } { "db/scfifo_go41.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/scfifo_go41.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "../../core/sync_fifo.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/sync_fifo.sv" 72 0 0 } } { "../../core/l2_axi_bus_interface.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_axi_bus_interface.sv" 133 0 0 } } { "../../core/l2_cache.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_cache.sv" 89 0 0 } } { "../../core/nyuzi.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/nyuzi.sv" 84 0 0 } } { "../fpga_top.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/fpga_top.sv" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1438873341670 "|fpga_top|nyuzi:nyuzi|l2_cache:l2_cache|l2_axi_bus_interface:l2_axi_bus_interface|sync_fifo:sync_fifo_pending_writeback|scfifo:scfifo|scfifo_go41:auto_generated|a_dpfifo_1241:dpfifo|altsyncram_5le1:FIFOram|ram_block1a319"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[287\] " "Synthesized away node \"nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[287\]\"" {  } { { "db/altsyncram_5le1.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/altsyncram_5le1.tdf" 8073 2 0 } } { "db/a_dpfifo_1241.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/a_dpfifo_1241.tdf" 46 2 0 } } { "db/scfifo_go41.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/scfifo_go41.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "../../core/sync_fifo.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/sync_fifo.sv" 72 0 0 } } { "../../core/l2_axi_bus_interface.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_axi_bus_interface.sv" 133 0 0 } } { "../../core/l2_cache.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_cache.sv" 89 0 0 } } { "../../core/nyuzi.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/nyuzi.sv" 84 0 0 } } { "../fpga_top.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/fpga_top.sv" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1438873341670 "|fpga_top|nyuzi:nyuzi|l2_cache:l2_cache|l2_axi_bus_interface:l2_axi_bus_interface|sync_fifo:sync_fifo_pending_writeback|scfifo:scfifo|scfifo_go41:auto_generated|a_dpfifo_1241:dpfifo|altsyncram_5le1:FIFOram|ram_block1a287"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[255\] " "Synthesized away node \"nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[255\]\"" {  } { { "db/altsyncram_5le1.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/altsyncram_5le1.tdf" 7177 2 0 } } { "db/a_dpfifo_1241.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/a_dpfifo_1241.tdf" 46 2 0 } } { "db/scfifo_go41.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/scfifo_go41.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "../../core/sync_fifo.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/sync_fifo.sv" 72 0 0 } } { "../../core/l2_axi_bus_interface.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_axi_bus_interface.sv" 133 0 0 } } { "../../core/l2_cache.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_cache.sv" 89 0 0 } } { "../../core/nyuzi.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/nyuzi.sv" 84 0 0 } } { "../fpga_top.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/fpga_top.sv" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1438873341670 "|fpga_top|nyuzi:nyuzi|l2_cache:l2_cache|l2_axi_bus_interface:l2_axi_bus_interface|sync_fifo:sync_fifo_pending_writeback|scfifo:scfifo|scfifo_go41:auto_generated|a_dpfifo_1241:dpfifo|altsyncram_5le1:FIFOram|ram_block1a255"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[223\] " "Synthesized away node \"nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[223\]\"" {  } { { "db/altsyncram_5le1.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/altsyncram_5le1.tdf" 6281 2 0 } } { "db/a_dpfifo_1241.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/a_dpfifo_1241.tdf" 46 2 0 } } { "db/scfifo_go41.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/scfifo_go41.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "../../core/sync_fifo.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/sync_fifo.sv" 72 0 0 } } { "../../core/l2_axi_bus_interface.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_axi_bus_interface.sv" 133 0 0 } } { "../../core/l2_cache.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_cache.sv" 89 0 0 } } { "../../core/nyuzi.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/nyuzi.sv" 84 0 0 } } { "../fpga_top.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/fpga_top.sv" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1438873341670 "|fpga_top|nyuzi:nyuzi|l2_cache:l2_cache|l2_axi_bus_interface:l2_axi_bus_interface|sync_fifo:sync_fifo_pending_writeback|scfifo:scfifo|scfifo_go41:auto_generated|a_dpfifo_1241:dpfifo|altsyncram_5le1:FIFOram|ram_block1a223"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[191\] " "Synthesized away node \"nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[191\]\"" {  } { { "db/altsyncram_5le1.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/altsyncram_5le1.tdf" 5385 2 0 } } { "db/a_dpfifo_1241.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/a_dpfifo_1241.tdf" 46 2 0 } } { "db/scfifo_go41.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/scfifo_go41.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "../../core/sync_fifo.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/sync_fifo.sv" 72 0 0 } } { "../../core/l2_axi_bus_interface.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_axi_bus_interface.sv" 133 0 0 } } { "../../core/l2_cache.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_cache.sv" 89 0 0 } } { "../../core/nyuzi.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/nyuzi.sv" 84 0 0 } } { "../fpga_top.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/fpga_top.sv" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1438873341670 "|fpga_top|nyuzi:nyuzi|l2_cache:l2_cache|l2_axi_bus_interface:l2_axi_bus_interface|sync_fifo:sync_fifo_pending_writeback|scfifo:scfifo|scfifo_go41:auto_generated|a_dpfifo_1241:dpfifo|altsyncram_5le1:FIFOram|ram_block1a191"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[159\] " "Synthesized away node \"nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[159\]\"" {  } { { "db/altsyncram_5le1.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/altsyncram_5le1.tdf" 4489 2 0 } } { "db/a_dpfifo_1241.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/a_dpfifo_1241.tdf" 46 2 0 } } { "db/scfifo_go41.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/scfifo_go41.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "../../core/sync_fifo.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/sync_fifo.sv" 72 0 0 } } { "../../core/l2_axi_bus_interface.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_axi_bus_interface.sv" 133 0 0 } } { "../../core/l2_cache.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_cache.sv" 89 0 0 } } { "../../core/nyuzi.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/nyuzi.sv" 84 0 0 } } { "../fpga_top.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/fpga_top.sv" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1438873341670 "|fpga_top|nyuzi:nyuzi|l2_cache:l2_cache|l2_axi_bus_interface:l2_axi_bus_interface|sync_fifo:sync_fifo_pending_writeback|scfifo:scfifo|scfifo_go41:auto_generated|a_dpfifo_1241:dpfifo|altsyncram_5le1:FIFOram|ram_block1a159"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[127\] " "Synthesized away node \"nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[127\]\"" {  } { { "db/altsyncram_5le1.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/altsyncram_5le1.tdf" 3593 2 0 } } { "db/a_dpfifo_1241.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/a_dpfifo_1241.tdf" 46 2 0 } } { "db/scfifo_go41.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/scfifo_go41.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "../../core/sync_fifo.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/sync_fifo.sv" 72 0 0 } } { "../../core/l2_axi_bus_interface.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_axi_bus_interface.sv" 133 0 0 } } { "../../core/l2_cache.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_cache.sv" 89 0 0 } } { "../../core/nyuzi.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/nyuzi.sv" 84 0 0 } } { "../fpga_top.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/fpga_top.sv" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1438873341670 "|fpga_top|nyuzi:nyuzi|l2_cache:l2_cache|l2_axi_bus_interface:l2_axi_bus_interface|sync_fifo:sync_fifo_pending_writeback|scfifo:scfifo|scfifo_go41:auto_generated|a_dpfifo_1241:dpfifo|altsyncram_5le1:FIFOram|ram_block1a127"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[95\] " "Synthesized away node \"nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[95\]\"" {  } { { "db/altsyncram_5le1.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/altsyncram_5le1.tdf" 2697 2 0 } } { "db/a_dpfifo_1241.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/a_dpfifo_1241.tdf" 46 2 0 } } { "db/scfifo_go41.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/scfifo_go41.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "../../core/sync_fifo.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/sync_fifo.sv" 72 0 0 } } { "../../core/l2_axi_bus_interface.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_axi_bus_interface.sv" 133 0 0 } } { "../../core/l2_cache.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_cache.sv" 89 0 0 } } { "../../core/nyuzi.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/nyuzi.sv" 84 0 0 } } { "../fpga_top.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/fpga_top.sv" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1438873341670 "|fpga_top|nyuzi:nyuzi|l2_cache:l2_cache|l2_axi_bus_interface:l2_axi_bus_interface|sync_fifo:sync_fifo_pending_writeback|scfifo:scfifo|scfifo_go41:auto_generated|a_dpfifo_1241:dpfifo|altsyncram_5le1:FIFOram|ram_block1a95"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[63\] " "Synthesized away node \"nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[63\]\"" {  } { { "db/altsyncram_5le1.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/altsyncram_5le1.tdf" 1801 2 0 } } { "db/a_dpfifo_1241.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/a_dpfifo_1241.tdf" 46 2 0 } } { "db/scfifo_go41.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/scfifo_go41.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "../../core/sync_fifo.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/sync_fifo.sv" 72 0 0 } } { "../../core/l2_axi_bus_interface.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_axi_bus_interface.sv" 133 0 0 } } { "../../core/l2_cache.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_cache.sv" 89 0 0 } } { "../../core/nyuzi.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/nyuzi.sv" 84 0 0 } } { "../fpga_top.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/fpga_top.sv" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1438873341670 "|fpga_top|nyuzi:nyuzi|l2_cache:l2_cache|l2_axi_bus_interface:l2_axi_bus_interface|sync_fifo:sync_fifo_pending_writeback|scfifo:scfifo|scfifo_go41:auto_generated|a_dpfifo_1241:dpfifo|altsyncram_5le1:FIFOram|ram_block1a63"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[31\] " "Synthesized away node \"nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[31\]\"" {  } { { "db/altsyncram_5le1.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/altsyncram_5le1.tdf" 905 2 0 } } { "db/a_dpfifo_1241.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/a_dpfifo_1241.tdf" 46 2 0 } } { "db/scfifo_go41.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/scfifo_go41.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "../../core/sync_fifo.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/sync_fifo.sv" 72 0 0 } } { "../../core/l2_axi_bus_interface.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_axi_bus_interface.sv" 133 0 0 } } { "../../core/l2_cache.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_cache.sv" 89 0 0 } } { "../../core/nyuzi.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/nyuzi.sv" 84 0 0 } } { "../fpga_top.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/fpga_top.sv" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1438873341670 "|fpga_top|nyuzi:nyuzi|l2_cache:l2_cache|l2_axi_bus_interface:l2_axi_bus_interface|sync_fifo:sync_fifo_pending_writeback|scfifo:scfifo|scfifo_go41:auto_generated|a_dpfifo_1241:dpfifo|altsyncram_5le1:FIFOram|ram_block1a31"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[503\] " "Synthesized away node \"nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[503\]\"" {  } { { "db/altsyncram_5le1.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/altsyncram_5le1.tdf" 14121 2 0 } } { "db/a_dpfifo_1241.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/a_dpfifo_1241.tdf" 46 2 0 } } { "db/scfifo_go41.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/scfifo_go41.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "../../core/sync_fifo.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/sync_fifo.sv" 72 0 0 } } { "../../core/l2_axi_bus_interface.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_axi_bus_interface.sv" 133 0 0 } } { "../../core/l2_cache.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_cache.sv" 89 0 0 } } { "../../core/nyuzi.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/nyuzi.sv" 84 0 0 } } { "../fpga_top.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/fpga_top.sv" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1438873341670 "|fpga_top|nyuzi:nyuzi|l2_cache:l2_cache|l2_axi_bus_interface:l2_axi_bus_interface|sync_fifo:sync_fifo_pending_writeback|scfifo:scfifo|scfifo_go41:auto_generated|a_dpfifo_1241:dpfifo|altsyncram_5le1:FIFOram|ram_block1a503"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[375\] " "Synthesized away node \"nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[375\]\"" {  } { { "db/altsyncram_5le1.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/altsyncram_5le1.tdf" 10537 2 0 } } { "db/a_dpfifo_1241.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/a_dpfifo_1241.tdf" 46 2 0 } } { "db/scfifo_go41.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/scfifo_go41.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "../../core/sync_fifo.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/sync_fifo.sv" 72 0 0 } } { "../../core/l2_axi_bus_interface.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_axi_bus_interface.sv" 133 0 0 } } { "../../core/l2_cache.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_cache.sv" 89 0 0 } } { "../../core/nyuzi.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/nyuzi.sv" 84 0 0 } } { "../fpga_top.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/fpga_top.sv" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1438873341670 "|fpga_top|nyuzi:nyuzi|l2_cache:l2_cache|l2_axi_bus_interface:l2_axi_bus_interface|sync_fifo:sync_fifo_pending_writeback|scfifo:scfifo|scfifo_go41:auto_generated|a_dpfifo_1241:dpfifo|altsyncram_5le1:FIFOram|ram_block1a375"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[247\] " "Synthesized away node \"nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[247\]\"" {  } { { "db/altsyncram_5le1.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/altsyncram_5le1.tdf" 6953 2 0 } } { "db/a_dpfifo_1241.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/a_dpfifo_1241.tdf" 46 2 0 } } { "db/scfifo_go41.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/scfifo_go41.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "../../core/sync_fifo.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/sync_fifo.sv" 72 0 0 } } { "../../core/l2_axi_bus_interface.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_axi_bus_interface.sv" 133 0 0 } } { "../../core/l2_cache.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_cache.sv" 89 0 0 } } { "../../core/nyuzi.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/nyuzi.sv" 84 0 0 } } { "../fpga_top.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/fpga_top.sv" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1438873341670 "|fpga_top|nyuzi:nyuzi|l2_cache:l2_cache|l2_axi_bus_interface:l2_axi_bus_interface|sync_fifo:sync_fifo_pending_writeback|scfifo:scfifo|scfifo_go41:auto_generated|a_dpfifo_1241:dpfifo|altsyncram_5le1:FIFOram|ram_block1a247"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[119\] " "Synthesized away node \"nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[119\]\"" {  } { { "db/altsyncram_5le1.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/altsyncram_5le1.tdf" 3369 2 0 } } { "db/a_dpfifo_1241.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/a_dpfifo_1241.tdf" 46 2 0 } } { "db/scfifo_go41.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/scfifo_go41.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "../../core/sync_fifo.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/sync_fifo.sv" 72 0 0 } } { "../../core/l2_axi_bus_interface.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_axi_bus_interface.sv" 133 0 0 } } { "../../core/l2_cache.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_cache.sv" 89 0 0 } } { "../../core/nyuzi.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/nyuzi.sv" 84 0 0 } } { "../fpga_top.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/fpga_top.sv" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1438873341670 "|fpga_top|nyuzi:nyuzi|l2_cache:l2_cache|l2_axi_bus_interface:l2_axi_bus_interface|sync_fifo:sync_fifo_pending_writeback|scfifo:scfifo|scfifo_go41:auto_generated|a_dpfifo_1241:dpfifo|altsyncram_5le1:FIFOram|ram_block1a119"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[471\] " "Synthesized away node \"nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[471\]\"" {  } { { "db/altsyncram_5le1.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/altsyncram_5le1.tdf" 13225 2 0 } } { "db/a_dpfifo_1241.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/a_dpfifo_1241.tdf" 46 2 0 } } { "db/scfifo_go41.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/scfifo_go41.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "../../core/sync_fifo.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/sync_fifo.sv" 72 0 0 } } { "../../core/l2_axi_bus_interface.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_axi_bus_interface.sv" 133 0 0 } } { "../../core/l2_cache.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_cache.sv" 89 0 0 } } { "../../core/nyuzi.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/nyuzi.sv" 84 0 0 } } { "../fpga_top.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/fpga_top.sv" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1438873341670 "|fpga_top|nyuzi:nyuzi|l2_cache:l2_cache|l2_axi_bus_interface:l2_axi_bus_interface|sync_fifo:sync_fifo_pending_writeback|scfifo:scfifo|scfifo_go41:auto_generated|a_dpfifo_1241:dpfifo|altsyncram_5le1:FIFOram|ram_block1a471"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[343\] " "Synthesized away node \"nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[343\]\"" {  } { { "db/altsyncram_5le1.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/altsyncram_5le1.tdf" 9641 2 0 } } { "db/a_dpfifo_1241.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/a_dpfifo_1241.tdf" 46 2 0 } } { "db/scfifo_go41.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/scfifo_go41.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "../../core/sync_fifo.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/sync_fifo.sv" 72 0 0 } } { "../../core/l2_axi_bus_interface.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_axi_bus_interface.sv" 133 0 0 } } { "../../core/l2_cache.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_cache.sv" 89 0 0 } } { "../../core/nyuzi.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/nyuzi.sv" 84 0 0 } } { "../fpga_top.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/fpga_top.sv" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1438873341670 "|fpga_top|nyuzi:nyuzi|l2_cache:l2_cache|l2_axi_bus_interface:l2_axi_bus_interface|sync_fifo:sync_fifo_pending_writeback|scfifo:scfifo|scfifo_go41:auto_generated|a_dpfifo_1241:dpfifo|altsyncram_5le1:FIFOram|ram_block1a343"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[215\] " "Synthesized away node \"nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[215\]\"" {  } { { "db/altsyncram_5le1.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/altsyncram_5le1.tdf" 6057 2 0 } } { "db/a_dpfifo_1241.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/a_dpfifo_1241.tdf" 46 2 0 } } { "db/scfifo_go41.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/scfifo_go41.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "../../core/sync_fifo.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/sync_fifo.sv" 72 0 0 } } { "../../core/l2_axi_bus_interface.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_axi_bus_interface.sv" 133 0 0 } } { "../../core/l2_cache.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_cache.sv" 89 0 0 } } { "../../core/nyuzi.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/nyuzi.sv" 84 0 0 } } { "../fpga_top.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/fpga_top.sv" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1438873341670 "|fpga_top|nyuzi:nyuzi|l2_cache:l2_cache|l2_axi_bus_interface:l2_axi_bus_interface|sync_fifo:sync_fifo_pending_writeback|scfifo:scfifo|scfifo_go41:auto_generated|a_dpfifo_1241:dpfifo|altsyncram_5le1:FIFOram|ram_block1a215"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[87\] " "Synthesized away node \"nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[87\]\"" {  } { { "db/altsyncram_5le1.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/altsyncram_5le1.tdf" 2473 2 0 } } { "db/a_dpfifo_1241.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/a_dpfifo_1241.tdf" 46 2 0 } } { "db/scfifo_go41.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/scfifo_go41.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "../../core/sync_fifo.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/sync_fifo.sv" 72 0 0 } } { "../../core/l2_axi_bus_interface.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_axi_bus_interface.sv" 133 0 0 } } { "../../core/l2_cache.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_cache.sv" 89 0 0 } } { "../../core/nyuzi.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/nyuzi.sv" 84 0 0 } } { "../fpga_top.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/fpga_top.sv" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1438873341670 "|fpga_top|nyuzi:nyuzi|l2_cache:l2_cache|l2_axi_bus_interface:l2_axi_bus_interface|sync_fifo:sync_fifo_pending_writeback|scfifo:scfifo|scfifo_go41:auto_generated|a_dpfifo_1241:dpfifo|altsyncram_5le1:FIFOram|ram_block1a87"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[439\] " "Synthesized away node \"nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[439\]\"" {  } { { "db/altsyncram_5le1.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/altsyncram_5le1.tdf" 12329 2 0 } } { "db/a_dpfifo_1241.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/a_dpfifo_1241.tdf" 46 2 0 } } { "db/scfifo_go41.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/scfifo_go41.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "../../core/sync_fifo.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/sync_fifo.sv" 72 0 0 } } { "../../core/l2_axi_bus_interface.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_axi_bus_interface.sv" 133 0 0 } } { "../../core/l2_cache.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_cache.sv" 89 0 0 } } { "../../core/nyuzi.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/nyuzi.sv" 84 0 0 } } { "../fpga_top.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/fpga_top.sv" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1438873341670 "|fpga_top|nyuzi:nyuzi|l2_cache:l2_cache|l2_axi_bus_interface:l2_axi_bus_interface|sync_fifo:sync_fifo_pending_writeback|scfifo:scfifo|scfifo_go41:auto_generated|a_dpfifo_1241:dpfifo|altsyncram_5le1:FIFOram|ram_block1a439"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[311\] " "Synthesized away node \"nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[311\]\"" {  } { { "db/altsyncram_5le1.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/altsyncram_5le1.tdf" 8745 2 0 } } { "db/a_dpfifo_1241.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/a_dpfifo_1241.tdf" 46 2 0 } } { "db/scfifo_go41.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/scfifo_go41.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "../../core/sync_fifo.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/sync_fifo.sv" 72 0 0 } } { "../../core/l2_axi_bus_interface.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_axi_bus_interface.sv" 133 0 0 } } { "../../core/l2_cache.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_cache.sv" 89 0 0 } } { "../../core/nyuzi.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/nyuzi.sv" 84 0 0 } } { "../fpga_top.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/fpga_top.sv" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1438873341670 "|fpga_top|nyuzi:nyuzi|l2_cache:l2_cache|l2_axi_bus_interface:l2_axi_bus_interface|sync_fifo:sync_fifo_pending_writeback|scfifo:scfifo|scfifo_go41:auto_generated|a_dpfifo_1241:dpfifo|altsyncram_5le1:FIFOram|ram_block1a311"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[183\] " "Synthesized away node \"nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[183\]\"" {  } { { "db/altsyncram_5le1.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/altsyncram_5le1.tdf" 5161 2 0 } } { "db/a_dpfifo_1241.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/a_dpfifo_1241.tdf" 46 2 0 } } { "db/scfifo_go41.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/scfifo_go41.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "../../core/sync_fifo.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/sync_fifo.sv" 72 0 0 } } { "../../core/l2_axi_bus_interface.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_axi_bus_interface.sv" 133 0 0 } } { "../../core/l2_cache.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_cache.sv" 89 0 0 } } { "../../core/nyuzi.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/nyuzi.sv" 84 0 0 } } { "../fpga_top.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/fpga_top.sv" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1438873341670 "|fpga_top|nyuzi:nyuzi|l2_cache:l2_cache|l2_axi_bus_interface:l2_axi_bus_interface|sync_fifo:sync_fifo_pending_writeback|scfifo:scfifo|scfifo_go41:auto_generated|a_dpfifo_1241:dpfifo|altsyncram_5le1:FIFOram|ram_block1a183"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[55\] " "Synthesized away node \"nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[55\]\"" {  } { { "db/altsyncram_5le1.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/altsyncram_5le1.tdf" 1577 2 0 } } { "db/a_dpfifo_1241.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/a_dpfifo_1241.tdf" 46 2 0 } } { "db/scfifo_go41.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/scfifo_go41.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "../../core/sync_fifo.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/sync_fifo.sv" 72 0 0 } } { "../../core/l2_axi_bus_interface.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_axi_bus_interface.sv" 133 0 0 } } { "../../core/l2_cache.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_cache.sv" 89 0 0 } } { "../../core/nyuzi.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/nyuzi.sv" 84 0 0 } } { "../fpga_top.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/fpga_top.sv" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1438873341670 "|fpga_top|nyuzi:nyuzi|l2_cache:l2_cache|l2_axi_bus_interface:l2_axi_bus_interface|sync_fifo:sync_fifo_pending_writeback|scfifo:scfifo|scfifo_go41:auto_generated|a_dpfifo_1241:dpfifo|altsyncram_5le1:FIFOram|ram_block1a55"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[407\] " "Synthesized away node \"nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[407\]\"" {  } { { "db/altsyncram_5le1.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/altsyncram_5le1.tdf" 11433 2 0 } } { "db/a_dpfifo_1241.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/a_dpfifo_1241.tdf" 46 2 0 } } { "db/scfifo_go41.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/scfifo_go41.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "../../core/sync_fifo.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/sync_fifo.sv" 72 0 0 } } { "../../core/l2_axi_bus_interface.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_axi_bus_interface.sv" 133 0 0 } } { "../../core/l2_cache.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_cache.sv" 89 0 0 } } { "../../core/nyuzi.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/nyuzi.sv" 84 0 0 } } { "../fpga_top.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/fpga_top.sv" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1438873341670 "|fpga_top|nyuzi:nyuzi|l2_cache:l2_cache|l2_axi_bus_interface:l2_axi_bus_interface|sync_fifo:sync_fifo_pending_writeback|scfifo:scfifo|scfifo_go41:auto_generated|a_dpfifo_1241:dpfifo|altsyncram_5le1:FIFOram|ram_block1a407"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[279\] " "Synthesized away node \"nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[279\]\"" {  } { { "db/altsyncram_5le1.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/altsyncram_5le1.tdf" 7849 2 0 } } { "db/a_dpfifo_1241.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/a_dpfifo_1241.tdf" 46 2 0 } } { "db/scfifo_go41.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/scfifo_go41.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "../../core/sync_fifo.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/sync_fifo.sv" 72 0 0 } } { "../../core/l2_axi_bus_interface.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_axi_bus_interface.sv" 133 0 0 } } { "../../core/l2_cache.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_cache.sv" 89 0 0 } } { "../../core/nyuzi.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/nyuzi.sv" 84 0 0 } } { "../fpga_top.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/fpga_top.sv" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1438873341670 "|fpga_top|nyuzi:nyuzi|l2_cache:l2_cache|l2_axi_bus_interface:l2_axi_bus_interface|sync_fifo:sync_fifo_pending_writeback|scfifo:scfifo|scfifo_go41:auto_generated|a_dpfifo_1241:dpfifo|altsyncram_5le1:FIFOram|ram_block1a279"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[151\] " "Synthesized away node \"nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[151\]\"" {  } { { "db/altsyncram_5le1.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/altsyncram_5le1.tdf" 4265 2 0 } } { "db/a_dpfifo_1241.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/a_dpfifo_1241.tdf" 46 2 0 } } { "db/scfifo_go41.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/scfifo_go41.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "../../core/sync_fifo.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/sync_fifo.sv" 72 0 0 } } { "../../core/l2_axi_bus_interface.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_axi_bus_interface.sv" 133 0 0 } } { "../../core/l2_cache.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_cache.sv" 89 0 0 } } { "../../core/nyuzi.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/nyuzi.sv" 84 0 0 } } { "../fpga_top.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/fpga_top.sv" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1438873341670 "|fpga_top|nyuzi:nyuzi|l2_cache:l2_cache|l2_axi_bus_interface:l2_axi_bus_interface|sync_fifo:sync_fifo_pending_writeback|scfifo:scfifo|scfifo_go41:auto_generated|a_dpfifo_1241:dpfifo|altsyncram_5le1:FIFOram|ram_block1a151"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[23\] " "Synthesized away node \"nyuzi:nyuzi\|l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|scfifo:scfifo\|scfifo_go41:auto_generated\|a_dpfifo_1241:dpfifo\|altsyncram_5le1:FIFOram\|q_b\[23\]\"" {  } { { "db/altsyncram_5le1.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/altsyncram_5le1.tdf" 681 2 0 } } { "db/a_dpfifo_1241.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/a_dpfifo_1241.tdf" 46 2 0 } } { "db/scfifo_go41.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/scfifo_go41.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "../../core/sync_fifo.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/sync_fifo.sv" 72 0 0 } } { "../../core/l2_axi_bus_interface.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_axi_bus_interface.sv" 133 0 0 } } { "../../core/l2_cache.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/l2_cache.sv" 89 0 0 } } { "../../core/nyuzi.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/core/nyuzi.sv" 84 0 0 } } { "../fpga_top.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/fpga_top.sv" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1438873341670 "|fpga_top|nyuzi:nyuzi|l2_cache:l2_cache|l2_axi_bus_interface:l2_axi_bus_interface|sync_fifo:sync_fifo_pending_writeback|scfifo:scfifo|scfifo_go41:auto_generated|a_dpfifo_1241:dpfifo|altsyncram_5le1:FIFOram|ram_block1a23"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Quartus II" 0 -1 1438873341670 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Quartus II" 0 -1 1438873341670 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "dram_a\[13\] GND " "Pin \"dram_a\[13\]\" is stuck at GND" {  } { { "../fpga_top.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/fpga_top.sv" 54 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1438873578094 "|fpga_top|dram_a[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dram_a\[14\] GND " "Pin \"dram_a\[14\]\" is stuck at GND" {  } { { "../fpga_top.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/fpga_top.sv" 54 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1438873578094 "|fpga_top|dram_a[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dram_dqm\[0\] GND " "Pin \"dram_dqm\[0\]\" is stuck at GND" {  } { { "../fpga_top.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/fpga_top.sv" 61 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1438873578094 "|fpga_top|dram_dqm[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dram_dqm\[1\] GND " "Pin \"dram_dqm\[1\]\" is stuck at GND" {  } { { "../fpga_top.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/fpga_top.sv" 61 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1438873578094 "|fpga_top|dram_dqm[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dram_dqm\[2\] GND " "Pin \"dram_dqm\[2\]\" is stuck at GND" {  } { { "../fpga_top.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/fpga_top.sv" 61 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1438873578094 "|fpga_top|dram_dqm[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dram_dqm\[3\] GND " "Pin \"dram_dqm\[3\]\" is stuck at GND" {  } { { "../fpga_top.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/fpga_top.sv" 61 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1438873578094 "|fpga_top|dram_dqm[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dram_dqs_p\[1\] GND " "Pin \"dram_dqs_p\[1\]\" is stuck at GND" {  } { { "../fpga_top.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/fpga_top.sv" 63 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1438873578094 "|fpga_top|dram_dqs_p[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dram_dqs_p\[2\] GND " "Pin \"dram_dqs_p\[2\]\" is stuck at GND" {  } { { "../fpga_top.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/fpga_top.sv" 63 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1438873578094 "|fpga_top|dram_dqs_p[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dram_dqs_p\[3\] GND " "Pin \"dram_dqs_p\[3\]\" is stuck at GND" {  } { { "../fpga_top.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/fpga_top.sv" 63 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1438873578094 "|fpga_top|dram_dqs_p[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dram_dqs_n\[1\] GND " "Pin \"dram_dqs_n\[1\]\" is stuck at GND" {  } { { "../fpga_top.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/fpga_top.sv" 64 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1438873578094 "|fpga_top|dram_dqs_n[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dram_dqs_n\[2\] GND " "Pin \"dram_dqs_n\[2\]\" is stuck at GND" {  } { { "../fpga_top.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/fpga_top.sv" 64 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1438873578094 "|fpga_top|dram_dqs_n[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dram_dqs_n\[3\] GND " "Pin \"dram_dqs_n\[3\]\" is stuck at GND" {  } { { "../fpga_top.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/fpga_top.sv" 64 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1438873578094 "|fpga_top|dram_dqs_n[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dram_resetn GND " "Pin \"dram_resetn\" is stuck at GND" {  } { { "../fpga_top.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/fpga_top.sv" 67 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1438873578094 "|fpga_top|dram_resetn"} { "Warning" "WMLS_MLS_STUCK_PIN" "dram_rzq GND " "Pin \"dram_rzq\" is stuck at GND" {  } { { "../fpga_top.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/fpga_top.sv" 69 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1438873578094 "|fpga_top|dram_rzq"} { "Warning" "WMLS_MLS_STUCK_PIN" "vga_sync_n GND " "Pin \"vga_sync_n\" is stuck at GND" {  } { { "../fpga_top.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/fpga_top.sv" 81 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1438873578094 "|fpga_top|vga_sync_n"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1438873578094 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "2332 " "2332 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1438873824826 ""}
{ "Info" "ISCL_REMOVED_CONST_ADDR_LINES" "fpga_sdram_controller:u0\|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|fpga_sdram_controller_mem_if_ddr3_emif_0_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio\[1\].wdata_buffer_per_dqs_group\[0\].wdatap_buffer_data_inst\|altsyncram:altsyncram_component\|altsyncram_hpr1:auto_generated\|ALTSYNCRAM 5 " "Removed 5 MSB VCC or GND address nodes from RAM block \"fpga_sdram_controller:u0\|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|fpga_sdram_controller_mem_if_ddr3_emif_0_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio\[1\].wdata_buffer_per_dqs_group\[0\].wdatap_buffer_data_inst\|altsyncram:altsyncram_component\|altsyncram_hpr1:auto_generated\|ALTSYNCRAM\"" {  } { { "db/altsyncram_hpr1.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/altsyncram_hpr1.tdf" 33 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "fpga_sdram_controller/synthesis/submodules/alt_mem_ddrx_buffer.v" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/fpga_sdram_controller/synthesis/submodules/alt_mem_ddrx_buffer.v" 112 0 0 } } { "fpga_sdram_controller/synthesis/submodules/alt_mem_ddrx_wdata_path.v" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/fpga_sdram_controller/synthesis/submodules/alt_mem_ddrx_wdata_path.v" 641 0 0 } } { "fpga_sdram_controller/synthesis/submodules/alt_mem_ddrx_controller.v" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/fpga_sdram_controller/synthesis/submodules/alt_mem_ddrx_controller.v" 1980 0 0 } } { "fpga_sdram_controller/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/fpga_sdram_controller/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 1203 0 0 } } { "fpga_sdram_controller/synthesis/submodules/alt_mem_if_nextgen_ddr3_controller_core.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/fpga_sdram_controller/synthesis/submodules/alt_mem_if_nextgen_ddr3_controller_core.sv" 522 0 0 } } { "fpga_sdram_controller/synthesis/submodules/fpga_sdram_controller_mem_if_ddr3_emif_0_c0.v" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/fpga_sdram_controller/synthesis/submodules/fpga_sdram_controller_mem_if_ddr3_emif_0_c0.v" 256 0 0 } } { "fpga_sdram_controller/synthesis/submodules/fpga_sdram_controller_mem_if_ddr3_emif_0.v" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/fpga_sdram_controller/synthesis/submodules/fpga_sdram_controller_mem_if_ddr3_emif_0.v" 495 0 0 } } { "fpga_sdram_controller/synthesis/fpga_sdram_controller.v" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/fpga_sdram_controller/synthesis/fpga_sdram_controller.v" 327 0 0 } } { "../fpga_top.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/fpga_top.sv" 274 0 0 } }  } 0 17036 "Removed %2!d! MSB VCC or GND address nodes from RAM block \"%1!s!\"" 0 0 "Quartus II" 0 -1 1438873826030 ""}
{ "Info" "ISCL_REMOVED_CONST_ADDR_LINES" "fpga_sdram_controller:u0\|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|fpga_sdram_controller_mem_if_ddr3_emif_0_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio\[0\].wdata_buffer_per_dqs_group\[0\].wdatap_buffer_data_inst\|altsyncram:altsyncram_component\|altsyncram_hpr1:auto_generated\|ALTSYNCRAM 5 " "Removed 5 MSB VCC or GND address nodes from RAM block \"fpga_sdram_controller:u0\|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|fpga_sdram_controller_mem_if_ddr3_emif_0_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio\[0\].wdata_buffer_per_dqs_group\[0\].wdatap_buffer_data_inst\|altsyncram:altsyncram_component\|altsyncram_hpr1:auto_generated\|ALTSYNCRAM\"" {  } { { "db/altsyncram_hpr1.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/altsyncram_hpr1.tdf" 33 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "fpga_sdram_controller/synthesis/submodules/alt_mem_ddrx_buffer.v" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/fpga_sdram_controller/synthesis/submodules/alt_mem_ddrx_buffer.v" 112 0 0 } } { "fpga_sdram_controller/synthesis/submodules/alt_mem_ddrx_wdata_path.v" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/fpga_sdram_controller/synthesis/submodules/alt_mem_ddrx_wdata_path.v" 641 0 0 } } { "fpga_sdram_controller/synthesis/submodules/alt_mem_ddrx_controller.v" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/fpga_sdram_controller/synthesis/submodules/alt_mem_ddrx_controller.v" 1980 0 0 } } { "fpga_sdram_controller/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/fpga_sdram_controller/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 1203 0 0 } } { "fpga_sdram_controller/synthesis/submodules/alt_mem_if_nextgen_ddr3_controller_core.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/fpga_sdram_controller/synthesis/submodules/alt_mem_if_nextgen_ddr3_controller_core.sv" 522 0 0 } } { "fpga_sdram_controller/synthesis/submodules/fpga_sdram_controller_mem_if_ddr3_emif_0_c0.v" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/fpga_sdram_controller/synthesis/submodules/fpga_sdram_controller_mem_if_ddr3_emif_0_c0.v" 256 0 0 } } { "fpga_sdram_controller/synthesis/submodules/fpga_sdram_controller_mem_if_ddr3_emif_0.v" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/fpga_sdram_controller/synthesis/submodules/fpga_sdram_controller_mem_if_ddr3_emif_0.v" 495 0 0 } } { "fpga_sdram_controller/synthesis/fpga_sdram_controller.v" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/fpga_sdram_controller/synthesis/fpga_sdram_controller.v" 327 0 0 } } { "../fpga_top.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/fpga_top.sv" 274 0 0 } }  } 0 17036 "Removed %2!d! MSB VCC or GND address nodes from RAM block \"%1!s!\"" 0 0 "Quartus II" 0 -1 1438873826031 ""}
{ "Info" "ISCL_REMOVED_CONST_ADDR_LINES" "fpga_sdram_controller:u0\|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|fpga_sdram_controller_mem_if_ddr3_emif_0_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio\[3\].wdata_buffer_per_dqs_group\[0\].wdatap_buffer_data_inst\|altsyncram:altsyncram_component\|altsyncram_hpr1:auto_generated\|ALTSYNCRAM 5 " "Removed 5 MSB VCC or GND address nodes from RAM block \"fpga_sdram_controller:u0\|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|fpga_sdram_controller_mem_if_ddr3_emif_0_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio\[3\].wdata_buffer_per_dqs_group\[0\].wdatap_buffer_data_inst\|altsyncram:altsyncram_component\|altsyncram_hpr1:auto_generated\|ALTSYNCRAM\"" {  } { { "db/altsyncram_hpr1.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/altsyncram_hpr1.tdf" 33 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "fpga_sdram_controller/synthesis/submodules/alt_mem_ddrx_buffer.v" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/fpga_sdram_controller/synthesis/submodules/alt_mem_ddrx_buffer.v" 112 0 0 } } { "fpga_sdram_controller/synthesis/submodules/alt_mem_ddrx_wdata_path.v" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/fpga_sdram_controller/synthesis/submodules/alt_mem_ddrx_wdata_path.v" 641 0 0 } } { "fpga_sdram_controller/synthesis/submodules/alt_mem_ddrx_controller.v" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/fpga_sdram_controller/synthesis/submodules/alt_mem_ddrx_controller.v" 1980 0 0 } } { "fpga_sdram_controller/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/fpga_sdram_controller/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 1203 0 0 } } { "fpga_sdram_controller/synthesis/submodules/alt_mem_if_nextgen_ddr3_controller_core.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/fpga_sdram_controller/synthesis/submodules/alt_mem_if_nextgen_ddr3_controller_core.sv" 522 0 0 } } { "fpga_sdram_controller/synthesis/submodules/fpga_sdram_controller_mem_if_ddr3_emif_0_c0.v" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/fpga_sdram_controller/synthesis/submodules/fpga_sdram_controller_mem_if_ddr3_emif_0_c0.v" 256 0 0 } } { "fpga_sdram_controller/synthesis/submodules/fpga_sdram_controller_mem_if_ddr3_emif_0.v" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/fpga_sdram_controller/synthesis/submodules/fpga_sdram_controller_mem_if_ddr3_emif_0.v" 495 0 0 } } { "fpga_sdram_controller/synthesis/fpga_sdram_controller.v" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/fpga_sdram_controller/synthesis/fpga_sdram_controller.v" 327 0 0 } } { "../fpga_top.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/fpga_top.sv" 274 0 0 } }  } 0 17036 "Removed %2!d! MSB VCC or GND address nodes from RAM block \"%1!s!\"" 0 0 "Quartus II" 0 -1 1438873826083 ""}
{ "Info" "ISCL_REMOVED_CONST_ADDR_LINES" "fpga_sdram_controller:u0\|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|fpga_sdram_controller_mem_if_ddr3_emif_0_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio\[2\].wdata_buffer_per_dqs_group\[0\].wdatap_buffer_data_inst\|altsyncram:altsyncram_component\|altsyncram_hpr1:auto_generated\|ALTSYNCRAM 5 " "Removed 5 MSB VCC or GND address nodes from RAM block \"fpga_sdram_controller:u0\|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|fpga_sdram_controller_mem_if_ddr3_emif_0_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio\[2\].wdata_buffer_per_dqs_group\[0\].wdatap_buffer_data_inst\|altsyncram:altsyncram_component\|altsyncram_hpr1:auto_generated\|ALTSYNCRAM\"" {  } { { "db/altsyncram_hpr1.tdf" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/db/altsyncram_hpr1.tdf" 33 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "fpga_sdram_controller/synthesis/submodules/alt_mem_ddrx_buffer.v" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/fpga_sdram_controller/synthesis/submodules/alt_mem_ddrx_buffer.v" 112 0 0 } } { "fpga_sdram_controller/synthesis/submodules/alt_mem_ddrx_wdata_path.v" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/fpga_sdram_controller/synthesis/submodules/alt_mem_ddrx_wdata_path.v" 641 0 0 } } { "fpga_sdram_controller/synthesis/submodules/alt_mem_ddrx_controller.v" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/fpga_sdram_controller/synthesis/submodules/alt_mem_ddrx_controller.v" 1980 0 0 } } { "fpga_sdram_controller/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/fpga_sdram_controller/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 1203 0 0 } } { "fpga_sdram_controller/synthesis/submodules/alt_mem_if_nextgen_ddr3_controller_core.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/fpga_sdram_controller/synthesis/submodules/alt_mem_if_nextgen_ddr3_controller_core.sv" 522 0 0 } } { "fpga_sdram_controller/synthesis/submodules/fpga_sdram_controller_mem_if_ddr3_emif_0_c0.v" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/fpga_sdram_controller/synthesis/submodules/fpga_sdram_controller_mem_if_ddr3_emif_0_c0.v" 256 0 0 } } { "fpga_sdram_controller/synthesis/submodules/fpga_sdram_controller_mem_if_ddr3_emif_0.v" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/fpga_sdram_controller/synthesis/submodules/fpga_sdram_controller_mem_if_ddr3_emif_0.v" 495 0 0 } } { "fpga_sdram_controller/synthesis/fpga_sdram_controller.v" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/fpga_sdram_controller/synthesis/fpga_sdram_controller.v" 327 0 0 } } { "../fpga_top.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/fpga_top.sv" 274 0 0 } }  } 0 17036 "Removed %2!d! MSB VCC or GND address nodes from RAM block \"%1!s!\"" 0 0 "Quartus II" 0 -1 1438873826084 ""}
{ "Info" "ISCL_SCL_WANNA_REM_USR_WIRE" "" "Found the following redundant logic cells in design" { { "Info" "ISCL_SCL_CELL_NAME" "fpga_sdram_controller:u0\|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|fpga_sdram_controller_mem_if_ddr3_emif_0_s0:s0\|sequencer_phy_mgr:sequencer_phy_mgr_inst\|phy_read_increment_vfifo_fr_combined\[0\] " "Logic cell \"fpga_sdram_controller:u0\|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|fpga_sdram_controller_mem_if_ddr3_emif_0_s0:s0\|sequencer_phy_mgr:sequencer_phy_mgr_inst\|phy_read_increment_vfifo_fr_combined\[0\]\"" {  } { { "fpga_sdram_controller/synthesis/submodules/sequencer_phy_mgr.sv" "phy_read_increment_vfifo_fr_combined\[0\]" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/fpga_sdram_controller/synthesis/submodules/sequencer_phy_mgr.sv" 174 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1438873826954 ""}  } {  } 0 17016 "Found the following redundant logic cells in design" 0 0 "Quartus II" 0 -1 1438873826954 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "sld_hub:auto_hub\|receive\[0\]\[0\] GND " "Pin \"sld_hub:auto_hub\|receive\[0\]\[0\]\" is stuck at GND" {  } { { "sld_hub.vhd" "" { Text "d:/altera/13.0sp1/quartus/libraries/megafunctions/sld_hub.vhd" 181 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1438873834526 "|fpga_top|sld_hub:auto_hub|receive[0][0]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1438873834526 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "sld_hub:auto_hub " "Timing-Driven Synthesis is running on partition \"sld_hub:auto_hub\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1438873835250 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/output_files/fpga_target.map.smsg " "Generated suppressed messages file C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/output_files/fpga_target.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1438873843527 ""}
{ "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO_TOP" "1 " "Attempting to remove 1 I/O cell(s) that do not connect to top-level pins or have illegal connectivity" { { "Info" "IAMERGE_UNCONNECTED_COMPLEX_WYSIWYG_IO" "fpga_sdram_controller:u0\|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|fpga_sdram_controller_mem_if_ddr3_emif_0_p0:p0\|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_memphy:umemphy\|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_new_io_pads:uio_pads\|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|strobe_in " "Failed to remove I/O cell \"fpga_sdram_controller:u0\|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|fpga_sdram_controller_mem_if_ddr3_emif_0_p0:p0\|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_memphy:umemphy\|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_new_io_pads:uio_pads\|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|strobe_in\"" {  } {  } 0 35028 "Failed to remove I/O cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1438873868083 ""}  } {  } 0 35026 "Attempting to remove %1!d! I/O cell(s) that do not connect to top-level pins or have illegal connectivity" 0 0 "Quartus II" 0 -1 1438873868083 ""}
{ "Critical Warning" "WAMERGE_UNEXPECTED_EXTRA_PIN_TOP" "" "Found I/O pins in lower-level partitions that are not connected in the top-level design" { { "Critical Warning" "WAMERGE_UNEXPECTED_EXTRA_PIN" "fpga_sdram_controller:u0\|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|fpga_sdram_controller_mem_if_ddr3_emif_0_p0:p0\|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_memphy:umemphy\|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_new_io_pads:uio_pads\|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|strobe_in Top " "I/O cell \"fpga_sdram_controller:u0\|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|fpga_sdram_controller_mem_if_ddr3_emif_0_p0:p0\|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_memphy:umemphy\|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_new_io_pads:uio_pads\|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|strobe_in\" is not connected to partition \"Top\"" {  } {  } 1 35034 "I/O cell \"%1!s!\" is not connected to partition \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438873868083 ""}  } {  } 1 35033 "Found I/O pins in lower-level partitions that are not connected in the top-level design" 0 0 "Quartus II" 0 -1 1438873868083 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "253 71 7 0 0 " "Adding 253 node(s), including 71 DDIO, 7 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1438873875854 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1438873875854 ""}
{ "Error" "ECUT_CUT_ATOM_TITAN_TERMINATION_CALIBRATION_BAD_INPUT_PORT_CONNECTION" "fpga_sdram_controller:u0\|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|altera_mem_if_oct_cyclonev:oct0\|sd1a_0 RZQIN a dedicated I/O atom with no other fanout " "Termination calibration block atom \"fpga_sdram_controller:u0\|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|altera_mem_if_oct_cyclonev:oct0\|sd1a_0\" uses RZQIN port, which must be connected to a dedicated I/O atom with no other fanout" {  } { { "fpga_sdram_controller/synthesis/submodules/altera_mem_if_oct_cyclonev.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/fpga_sdram_controller/synthesis/submodules/altera_mem_if_oct_cyclonev.sv" 81 -1 0 } } { "fpga_sdram_controller/synthesis/submodules/fpga_sdram_controller_mem_if_ddr3_emif_0.v" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/fpga_sdram_controller/synthesis/submodules/fpga_sdram_controller_mem_if_ddr3_emif_0.v" 503 0 0 } } { "fpga_sdram_controller/synthesis/fpga_sdram_controller.v" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/fpga_sdram_controller/synthesis/fpga_sdram_controller.v" 327 0 0 } } { "../fpga_top.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/fpga_top.sv" 274 0 0 } }  } 0 15700 "Termination calibration block atom \"%1!s!\" uses %2!s! port, which must be connected to %3!s!" 0 0 "Quartus II" 0 -1 1438873884353 ""}
{ "Error" "ECUT_CUT_ATOM_IO_PSEUDO_DIFF_OUT_BAD_FANOUT" "fpga_sdram_controller:u0\|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|fpga_sdram_controller_mem_if_ddr3_emif_0_p0:p0\|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_memphy:umemphy\|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_new_io_pads:uio_pads\|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pseudo_diffa_0 O " "Output port \"O\" of PSEUDO_DIFF_OUT primitive \"fpga_sdram_controller:u0\|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|fpga_sdram_controller_mem_if_ddr3_emif_0_p0:p0\|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_memphy:umemphy\|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_new_io_pads:uio_pads\|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pseudo_diffa_0\" must drive only one OBUF primitive on the I port and cannot drive anything else" {  } { { "fpga_sdram_controller/synthesis/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/fpga_sdram_controller/synthesis/submodules/altdq_dqs2_acv_cyclonev.sv" 1207 -1 0 } } { "fpga_sdram_controller/synthesis/submodules/fpga_sdram_controller_mem_if_ddr3_emif_0_p0_altdqdqs.v" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/fpga_sdram_controller/synthesis/submodules/fpga_sdram_controller_mem_if_ddr3_emif_0_p0_altdqdqs.v" 140 0 0 } } { "fpga_sdram_controller/synthesis/submodules/fpga_sdram_controller_mem_if_ddr3_emif_0_p0_new_io_pads.v" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/fpga_sdram_controller/synthesis/submodules/fpga_sdram_controller_mem_if_ddr3_emif_0_p0_new_io_pads.v" 433 0 0 } } { "fpga_sdram_controller/synthesis/submodules/fpga_sdram_controller_mem_if_ddr3_emif_0_p0_memphy.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/fpga_sdram_controller/synthesis/submodules/fpga_sdram_controller_mem_if_ddr3_emif_0_p0_memphy.sv" 744 0 0 } } { "fpga_sdram_controller/synthesis/submodules/fpga_sdram_controller_mem_if_ddr3_emif_0_p0.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/fpga_sdram_controller/synthesis/submodules/fpga_sdram_controller_mem_if_ddr3_emif_0_p0.sv" 542 0 0 } } { "fpga_sdram_controller/synthesis/submodules/fpga_sdram_controller_mem_if_ddr3_emif_0.v" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/fpga_sdram_controller/synthesis/submodules/fpga_sdram_controller_mem_if_ddr3_emif_0.v" 291 0 0 } } { "fpga_sdram_controller/synthesis/fpga_sdram_controller.v" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/fpga_sdram_controller/synthesis/fpga_sdram_controller.v" 327 0 0 } } { "../fpga_top.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/fpga_top.sv" 274 0 0 } }  } 0 15852 "Output port \"%2!s!\" of PSEUDO_DIFF_OUT primitive \"%1!s!\" must drive only one OBUF primitive on the I port and cannot drive anything else" 0 0 "Quartus II" 0 -1 1438873884524 ""}
{ "Error" "ECUT_CUT_ATOM_IO_PSEUDO_DIFF_OUT_BAD_FANOUT" "fpga_sdram_controller:u0\|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|fpga_sdram_controller_mem_if_ddr3_emif_0_p0:p0\|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_memphy:umemphy\|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_new_io_pads:uio_pads\|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pseudo_diffa_0 OBAR " "Output port \"OBAR\" of PSEUDO_DIFF_OUT primitive \"fpga_sdram_controller:u0\|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|fpga_sdram_controller_mem_if_ddr3_emif_0_p0:p0\|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_memphy:umemphy\|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_new_io_pads:uio_pads\|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|pseudo_diffa_0\" must drive only one OBUF primitive on the I port and cannot drive anything else" {  } { { "fpga_sdram_controller/synthesis/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/fpga_sdram_controller/synthesis/submodules/altdq_dqs2_acv_cyclonev.sv" 1207 -1 0 } } { "fpga_sdram_controller/synthesis/submodules/fpga_sdram_controller_mem_if_ddr3_emif_0_p0_altdqdqs.v" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/fpga_sdram_controller/synthesis/submodules/fpga_sdram_controller_mem_if_ddr3_emif_0_p0_altdqdqs.v" 140 0 0 } } { "fpga_sdram_controller/synthesis/submodules/fpga_sdram_controller_mem_if_ddr3_emif_0_p0_new_io_pads.v" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/fpga_sdram_controller/synthesis/submodules/fpga_sdram_controller_mem_if_ddr3_emif_0_p0_new_io_pads.v" 433 0 0 } } { "fpga_sdram_controller/synthesis/submodules/fpga_sdram_controller_mem_if_ddr3_emif_0_p0_memphy.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/fpga_sdram_controller/synthesis/submodules/fpga_sdram_controller_mem_if_ddr3_emif_0_p0_memphy.sv" 744 0 0 } } { "fpga_sdram_controller/synthesis/submodules/fpga_sdram_controller_mem_if_ddr3_emif_0_p0.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/fpga_sdram_controller/synthesis/submodules/fpga_sdram_controller_mem_if_ddr3_emif_0_p0.sv" 542 0 0 } } { "fpga_sdram_controller/synthesis/submodules/fpga_sdram_controller_mem_if_ddr3_emif_0.v" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/fpga_sdram_controller/synthesis/submodules/fpga_sdram_controller_mem_if_ddr3_emif_0.v" 291 0 0 } } { "fpga_sdram_controller/synthesis/fpga_sdram_controller.v" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/fpga_sdram_controller/synthesis/fpga_sdram_controller.v" 327 0 0 } } { "../fpga_top.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/fpga_top.sv" 274 0 0 } }  } 0 15852 "Output port \"%2!s!\" of PSEUDO_DIFF_OUT primitive \"%1!s!\" must drive only one OBUF primitive on the I port and cannot drive anything else" 0 0 "Quartus II" 0 -1 1438873884524 ""}
{ "Error" "ECUT_CUT_ATOM_IO_IBUF_BAD_SRC_CONNECTION" "I fpga_sdram_controller:u0\|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|fpga_sdram_controller_mem_if_ddr3_emif_0_p0:p0\|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_memphy:umemphy\|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_new_io_pads:uio_pads\|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|strobe_in " "Input port I of I/O input buffer \"fpga_sdram_controller:u0\|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|fpga_sdram_controller_mem_if_ddr3_emif_0_p0:p0\|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_memphy:umemphy\|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_new_io_pads:uio_pads\|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|strobe_in\" must be driven by a top-level pin" {  } { { "fpga_sdram_controller/synthesis/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/fpga_sdram_controller/synthesis/submodules/altdq_dqs2_acv_cyclonev.sv" 870 -1 0 } } { "fpga_sdram_controller/synthesis/submodules/fpga_sdram_controller_mem_if_ddr3_emif_0_p0_altdqdqs.v" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/fpga_sdram_controller/synthesis/submodules/fpga_sdram_controller_mem_if_ddr3_emif_0_p0_altdqdqs.v" 140 0 0 } } { "fpga_sdram_controller/synthesis/submodules/fpga_sdram_controller_mem_if_ddr3_emif_0_p0_new_io_pads.v" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/fpga_sdram_controller/synthesis/submodules/fpga_sdram_controller_mem_if_ddr3_emif_0_p0_new_io_pads.v" 433 0 0 } } { "fpga_sdram_controller/synthesis/submodules/fpga_sdram_controller_mem_if_ddr3_emif_0_p0_memphy.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/fpga_sdram_controller/synthesis/submodules/fpga_sdram_controller_mem_if_ddr3_emif_0_p0_memphy.sv" 744 0 0 } } { "fpga_sdram_controller/synthesis/submodules/fpga_sdram_controller_mem_if_ddr3_emif_0_p0.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/fpga_sdram_controller/synthesis/submodules/fpga_sdram_controller_mem_if_ddr3_emif_0_p0.sv" 542 0 0 } } { "fpga_sdram_controller/synthesis/submodules/fpga_sdram_controller_mem_if_ddr3_emif_0.v" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/fpga_sdram_controller/synthesis/submodules/fpga_sdram_controller_mem_if_ddr3_emif_0.v" 291 0 0 } } { "fpga_sdram_controller/synthesis/fpga_sdram_controller.v" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/fpga_sdram_controller/synthesis/fpga_sdram_controller.v" 327 0 0 } } { "../fpga_top.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/fpga_top.sv" 274 0 0 } }  } 0 15853 "Input port %1!s! of I/O input buffer \"%2!s!\" must be driven by a top-level pin" 0 0 "Quartus II" 0 -1 1438873886376 ""}
{ "Error" "ECUT_CUT_ATOM_IO_IBUF_BAD_SRC_CONNECTION" "IBAR fpga_sdram_controller:u0\|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|fpga_sdram_controller_mem_if_ddr3_emif_0_p0:p0\|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_memphy:umemphy\|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_new_io_pads:uio_pads\|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|strobe_in " "Input port IBAR of I/O input buffer \"fpga_sdram_controller:u0\|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|fpga_sdram_controller_mem_if_ddr3_emif_0_p0:p0\|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_memphy:umemphy\|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_new_io_pads:uio_pads\|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|strobe_in\" must be driven by a top-level pin" {  } { { "fpga_sdram_controller/synthesis/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/fpga_sdram_controller/synthesis/submodules/altdq_dqs2_acv_cyclonev.sv" 870 -1 0 } } { "fpga_sdram_controller/synthesis/submodules/fpga_sdram_controller_mem_if_ddr3_emif_0_p0_altdqdqs.v" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/fpga_sdram_controller/synthesis/submodules/fpga_sdram_controller_mem_if_ddr3_emif_0_p0_altdqdqs.v" 140 0 0 } } { "fpga_sdram_controller/synthesis/submodules/fpga_sdram_controller_mem_if_ddr3_emif_0_p0_new_io_pads.v" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/fpga_sdram_controller/synthesis/submodules/fpga_sdram_controller_mem_if_ddr3_emif_0_p0_new_io_pads.v" 433 0 0 } } { "fpga_sdram_controller/synthesis/submodules/fpga_sdram_controller_mem_if_ddr3_emif_0_p0_memphy.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/fpga_sdram_controller/synthesis/submodules/fpga_sdram_controller_mem_if_ddr3_emif_0_p0_memphy.sv" 744 0 0 } } { "fpga_sdram_controller/synthesis/submodules/fpga_sdram_controller_mem_if_ddr3_emif_0_p0.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/fpga_sdram_controller/synthesis/submodules/fpga_sdram_controller_mem_if_ddr3_emif_0_p0.sv" 542 0 0 } } { "fpga_sdram_controller/synthesis/submodules/fpga_sdram_controller_mem_if_ddr3_emif_0.v" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/fpga_sdram_controller/synthesis/submodules/fpga_sdram_controller_mem_if_ddr3_emif_0.v" 291 0 0 } } { "fpga_sdram_controller/synthesis/fpga_sdram_controller.v" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/de2-115/fpga_sdram_controller/synthesis/fpga_sdram_controller.v" 327 0 0 } } { "../fpga_top.sv" "" { Text "C:/Users/ThinkPad/Documents/Quartus II/NyuziHPS/rtl/fpga/fpga_top.sv" 274 0 0 } }  } 0 15853 "Input port %1!s! of I/O input buffer \"%2!s!\" must be driven by a top-level pin" 0 0 "Quartus II" 0 -1 1438873886377 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 5 s 741 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 5 errors, 741 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "1558 " "Peak virtual memory: 1558 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1438873892283 ""} { "Error" "EQEXE_END_BANNER_TIME" "Thu Aug 06 23:11:32 2015 " "Processing ended: Thu Aug 06 23:11:32 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1438873892283 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:18:02 " "Elapsed time: 00:18:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1438873892283 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:14:53 " "Total CPU time (on all processors): 00:14:53" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1438873892283 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1438873892283 ""}
