5 b 1 * 0
8 /Users/trevorw/projects/covered/diags/verilog -t main -vcd expand4.1.vcd -o expand4.1.cdd -v expand4.1.v
3 0 $root "$root" NA 0 0 1
3 0 main "main" expand4.1.v 1 23 1
2 1 8 140017 1 0 20004 0 0 1 36 0
2 2 8 120012 1 0 20008 0 0 32 96 1 0 0 0 0 0 0 0
2 3 8 c0010 1 32 8 0 0 VALUE
2 4 8 c0012 1 6 20208 2 3 32 34 120caa faa faa faa faa faa faa faa
2 5 8 b0019 1 25 20104 1 4 4 34 faa
2 6 8 70007 0 1 400 0 0 a
2 7 8 70019 1 35 f006 5 6
1 VALUE 0 80000 1 0 31 0 32 33 5 0 0 0 0 0 0 0
1 a 5 3000b 1 0 3 0 4 33 aa
1 b 6 3000b 1 0 0 0 1 33 2
4 7 7 7
3 1 main.$u0 "main.$u0" expand4.1.v 0 21 1
