
stm32f401re_iwdt_wwdt.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000194  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00002af8  08000194  08000194  00001194  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000ec  08002c8c  08002c8c  00003c8c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08002d78  08002d78  00004068  2**0
                  CONTENTS
  4 .ARM          00000008  08002d78  08002d78  00003d78  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08002d80  08002d80  00004068  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08002d80  08002d80  00003d80  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08002d84  08002d84  00003d84  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000068  20000000  08002d88  00004000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000001c4  20000068  08002df0  00004068  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000022c  08002df0  0000422c  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00004068  2**0
                  CONTENTS, READONLY
 12 .debug_info   00007ca3  00000000  00000000  00004098  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000016d2  00000000  00000000  0000bd3b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000730  00000000  00000000  0000d410  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 0000056c  00000000  00000000  0000db40  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000162ae  00000000  00000000  0000e0ac  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00008f6e  00000000  00000000  0002435a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00087152  00000000  00000000  0002d2c8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000b441a  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00002228  00000000  00000000  000b4460  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000087  00000000  00000000  000b6688  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000194 <__do_global_dtors_aux>:
 8000194:	b510      	push	{r4, lr}
 8000196:	4c05      	ldr	r4, [pc, #20]	@ (80001ac <__do_global_dtors_aux+0x18>)
 8000198:	7823      	ldrb	r3, [r4, #0]
 800019a:	b933      	cbnz	r3, 80001aa <__do_global_dtors_aux+0x16>
 800019c:	4b04      	ldr	r3, [pc, #16]	@ (80001b0 <__do_global_dtors_aux+0x1c>)
 800019e:	b113      	cbz	r3, 80001a6 <__do_global_dtors_aux+0x12>
 80001a0:	4804      	ldr	r0, [pc, #16]	@ (80001b4 <__do_global_dtors_aux+0x20>)
 80001a2:	f3af 8000 	nop.w
 80001a6:	2301      	movs	r3, #1
 80001a8:	7023      	strb	r3, [r4, #0]
 80001aa:	bd10      	pop	{r4, pc}
 80001ac:	20000068 	.word	0x20000068
 80001b0:	00000000 	.word	0x00000000
 80001b4:	08002c74 	.word	0x08002c74

080001b8 <frame_dummy>:
 80001b8:	b508      	push	{r3, lr}
 80001ba:	4b03      	ldr	r3, [pc, #12]	@ (80001c8 <frame_dummy+0x10>)
 80001bc:	b11b      	cbz	r3, 80001c6 <frame_dummy+0xe>
 80001be:	4903      	ldr	r1, [pc, #12]	@ (80001cc <frame_dummy+0x14>)
 80001c0:	4803      	ldr	r0, [pc, #12]	@ (80001d0 <frame_dummy+0x18>)
 80001c2:	f3af 8000 	nop.w
 80001c6:	bd08      	pop	{r3, pc}
 80001c8:	00000000 	.word	0x00000000
 80001cc:	2000006c 	.word	0x2000006c
 80001d0:	08002c74 	.word	0x08002c74

080001d4 <__aeabi_uldivmod>:
 80001d4:	b953      	cbnz	r3, 80001ec <__aeabi_uldivmod+0x18>
 80001d6:	b94a      	cbnz	r2, 80001ec <__aeabi_uldivmod+0x18>
 80001d8:	2900      	cmp	r1, #0
 80001da:	bf08      	it	eq
 80001dc:	2800      	cmpeq	r0, #0
 80001de:	bf1c      	itt	ne
 80001e0:	f04f 31ff 	movne.w	r1, #4294967295
 80001e4:	f04f 30ff 	movne.w	r0, #4294967295
 80001e8:	f000 b96a 	b.w	80004c0 <__aeabi_idiv0>
 80001ec:	f1ad 0c08 	sub.w	ip, sp, #8
 80001f0:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80001f4:	f000 f806 	bl	8000204 <__udivmoddi4>
 80001f8:	f8dd e004 	ldr.w	lr, [sp, #4]
 80001fc:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000200:	b004      	add	sp, #16
 8000202:	4770      	bx	lr

08000204 <__udivmoddi4>:
 8000204:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000208:	9d08      	ldr	r5, [sp, #32]
 800020a:	460c      	mov	r4, r1
 800020c:	2b00      	cmp	r3, #0
 800020e:	d14e      	bne.n	80002ae <__udivmoddi4+0xaa>
 8000210:	4694      	mov	ip, r2
 8000212:	458c      	cmp	ip, r1
 8000214:	4686      	mov	lr, r0
 8000216:	fab2 f282 	clz	r2, r2
 800021a:	d962      	bls.n	80002e2 <__udivmoddi4+0xde>
 800021c:	b14a      	cbz	r2, 8000232 <__udivmoddi4+0x2e>
 800021e:	f1c2 0320 	rsb	r3, r2, #32
 8000222:	4091      	lsls	r1, r2
 8000224:	fa20 f303 	lsr.w	r3, r0, r3
 8000228:	fa0c fc02 	lsl.w	ip, ip, r2
 800022c:	4319      	orrs	r1, r3
 800022e:	fa00 fe02 	lsl.w	lr, r0, r2
 8000232:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000236:	fa1f f68c 	uxth.w	r6, ip
 800023a:	fbb1 f4f7 	udiv	r4, r1, r7
 800023e:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000242:	fb07 1114 	mls	r1, r7, r4, r1
 8000246:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 800024a:	fb04 f106 	mul.w	r1, r4, r6
 800024e:	4299      	cmp	r1, r3
 8000250:	d90a      	bls.n	8000268 <__udivmoddi4+0x64>
 8000252:	eb1c 0303 	adds.w	r3, ip, r3
 8000256:	f104 30ff 	add.w	r0, r4, #4294967295
 800025a:	f080 8112 	bcs.w	8000482 <__udivmoddi4+0x27e>
 800025e:	4299      	cmp	r1, r3
 8000260:	f240 810f 	bls.w	8000482 <__udivmoddi4+0x27e>
 8000264:	3c02      	subs	r4, #2
 8000266:	4463      	add	r3, ip
 8000268:	1a59      	subs	r1, r3, r1
 800026a:	fa1f f38e 	uxth.w	r3, lr
 800026e:	fbb1 f0f7 	udiv	r0, r1, r7
 8000272:	fb07 1110 	mls	r1, r7, r0, r1
 8000276:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 800027a:	fb00 f606 	mul.w	r6, r0, r6
 800027e:	429e      	cmp	r6, r3
 8000280:	d90a      	bls.n	8000298 <__udivmoddi4+0x94>
 8000282:	eb1c 0303 	adds.w	r3, ip, r3
 8000286:	f100 31ff 	add.w	r1, r0, #4294967295
 800028a:	f080 80fc 	bcs.w	8000486 <__udivmoddi4+0x282>
 800028e:	429e      	cmp	r6, r3
 8000290:	f240 80f9 	bls.w	8000486 <__udivmoddi4+0x282>
 8000294:	4463      	add	r3, ip
 8000296:	3802      	subs	r0, #2
 8000298:	1b9b      	subs	r3, r3, r6
 800029a:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 800029e:	2100      	movs	r1, #0
 80002a0:	b11d      	cbz	r5, 80002aa <__udivmoddi4+0xa6>
 80002a2:	40d3      	lsrs	r3, r2
 80002a4:	2200      	movs	r2, #0
 80002a6:	e9c5 3200 	strd	r3, r2, [r5]
 80002aa:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002ae:	428b      	cmp	r3, r1
 80002b0:	d905      	bls.n	80002be <__udivmoddi4+0xba>
 80002b2:	b10d      	cbz	r5, 80002b8 <__udivmoddi4+0xb4>
 80002b4:	e9c5 0100 	strd	r0, r1, [r5]
 80002b8:	2100      	movs	r1, #0
 80002ba:	4608      	mov	r0, r1
 80002bc:	e7f5      	b.n	80002aa <__udivmoddi4+0xa6>
 80002be:	fab3 f183 	clz	r1, r3
 80002c2:	2900      	cmp	r1, #0
 80002c4:	d146      	bne.n	8000354 <__udivmoddi4+0x150>
 80002c6:	42a3      	cmp	r3, r4
 80002c8:	d302      	bcc.n	80002d0 <__udivmoddi4+0xcc>
 80002ca:	4290      	cmp	r0, r2
 80002cc:	f0c0 80f0 	bcc.w	80004b0 <__udivmoddi4+0x2ac>
 80002d0:	1a86      	subs	r6, r0, r2
 80002d2:	eb64 0303 	sbc.w	r3, r4, r3
 80002d6:	2001      	movs	r0, #1
 80002d8:	2d00      	cmp	r5, #0
 80002da:	d0e6      	beq.n	80002aa <__udivmoddi4+0xa6>
 80002dc:	e9c5 6300 	strd	r6, r3, [r5]
 80002e0:	e7e3      	b.n	80002aa <__udivmoddi4+0xa6>
 80002e2:	2a00      	cmp	r2, #0
 80002e4:	f040 8090 	bne.w	8000408 <__udivmoddi4+0x204>
 80002e8:	eba1 040c 	sub.w	r4, r1, ip
 80002ec:	ea4f 481c 	mov.w	r8, ip, lsr #16
 80002f0:	fa1f f78c 	uxth.w	r7, ip
 80002f4:	2101      	movs	r1, #1
 80002f6:	fbb4 f6f8 	udiv	r6, r4, r8
 80002fa:	ea4f 431e 	mov.w	r3, lr, lsr #16
 80002fe:	fb08 4416 	mls	r4, r8, r6, r4
 8000302:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000306:	fb07 f006 	mul.w	r0, r7, r6
 800030a:	4298      	cmp	r0, r3
 800030c:	d908      	bls.n	8000320 <__udivmoddi4+0x11c>
 800030e:	eb1c 0303 	adds.w	r3, ip, r3
 8000312:	f106 34ff 	add.w	r4, r6, #4294967295
 8000316:	d202      	bcs.n	800031e <__udivmoddi4+0x11a>
 8000318:	4298      	cmp	r0, r3
 800031a:	f200 80cd 	bhi.w	80004b8 <__udivmoddi4+0x2b4>
 800031e:	4626      	mov	r6, r4
 8000320:	1a1c      	subs	r4, r3, r0
 8000322:	fa1f f38e 	uxth.w	r3, lr
 8000326:	fbb4 f0f8 	udiv	r0, r4, r8
 800032a:	fb08 4410 	mls	r4, r8, r0, r4
 800032e:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000332:	fb00 f707 	mul.w	r7, r0, r7
 8000336:	429f      	cmp	r7, r3
 8000338:	d908      	bls.n	800034c <__udivmoddi4+0x148>
 800033a:	eb1c 0303 	adds.w	r3, ip, r3
 800033e:	f100 34ff 	add.w	r4, r0, #4294967295
 8000342:	d202      	bcs.n	800034a <__udivmoddi4+0x146>
 8000344:	429f      	cmp	r7, r3
 8000346:	f200 80b0 	bhi.w	80004aa <__udivmoddi4+0x2a6>
 800034a:	4620      	mov	r0, r4
 800034c:	1bdb      	subs	r3, r3, r7
 800034e:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000352:	e7a5      	b.n	80002a0 <__udivmoddi4+0x9c>
 8000354:	f1c1 0620 	rsb	r6, r1, #32
 8000358:	408b      	lsls	r3, r1
 800035a:	fa22 f706 	lsr.w	r7, r2, r6
 800035e:	431f      	orrs	r7, r3
 8000360:	fa20 fc06 	lsr.w	ip, r0, r6
 8000364:	fa04 f301 	lsl.w	r3, r4, r1
 8000368:	ea43 030c 	orr.w	r3, r3, ip
 800036c:	40f4      	lsrs	r4, r6
 800036e:	fa00 f801 	lsl.w	r8, r0, r1
 8000372:	0c38      	lsrs	r0, r7, #16
 8000374:	ea4f 4913 	mov.w	r9, r3, lsr #16
 8000378:	fbb4 fef0 	udiv	lr, r4, r0
 800037c:	fa1f fc87 	uxth.w	ip, r7
 8000380:	fb00 441e 	mls	r4, r0, lr, r4
 8000384:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000388:	fb0e f90c 	mul.w	r9, lr, ip
 800038c:	45a1      	cmp	r9, r4
 800038e:	fa02 f201 	lsl.w	r2, r2, r1
 8000392:	d90a      	bls.n	80003aa <__udivmoddi4+0x1a6>
 8000394:	193c      	adds	r4, r7, r4
 8000396:	f10e 3aff 	add.w	sl, lr, #4294967295
 800039a:	f080 8084 	bcs.w	80004a6 <__udivmoddi4+0x2a2>
 800039e:	45a1      	cmp	r9, r4
 80003a0:	f240 8081 	bls.w	80004a6 <__udivmoddi4+0x2a2>
 80003a4:	f1ae 0e02 	sub.w	lr, lr, #2
 80003a8:	443c      	add	r4, r7
 80003aa:	eba4 0409 	sub.w	r4, r4, r9
 80003ae:	fa1f f983 	uxth.w	r9, r3
 80003b2:	fbb4 f3f0 	udiv	r3, r4, r0
 80003b6:	fb00 4413 	mls	r4, r0, r3, r4
 80003ba:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 80003be:	fb03 fc0c 	mul.w	ip, r3, ip
 80003c2:	45a4      	cmp	ip, r4
 80003c4:	d907      	bls.n	80003d6 <__udivmoddi4+0x1d2>
 80003c6:	193c      	adds	r4, r7, r4
 80003c8:	f103 30ff 	add.w	r0, r3, #4294967295
 80003cc:	d267      	bcs.n	800049e <__udivmoddi4+0x29a>
 80003ce:	45a4      	cmp	ip, r4
 80003d0:	d965      	bls.n	800049e <__udivmoddi4+0x29a>
 80003d2:	3b02      	subs	r3, #2
 80003d4:	443c      	add	r4, r7
 80003d6:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 80003da:	fba0 9302 	umull	r9, r3, r0, r2
 80003de:	eba4 040c 	sub.w	r4, r4, ip
 80003e2:	429c      	cmp	r4, r3
 80003e4:	46ce      	mov	lr, r9
 80003e6:	469c      	mov	ip, r3
 80003e8:	d351      	bcc.n	800048e <__udivmoddi4+0x28a>
 80003ea:	d04e      	beq.n	800048a <__udivmoddi4+0x286>
 80003ec:	b155      	cbz	r5, 8000404 <__udivmoddi4+0x200>
 80003ee:	ebb8 030e 	subs.w	r3, r8, lr
 80003f2:	eb64 040c 	sbc.w	r4, r4, ip
 80003f6:	fa04 f606 	lsl.w	r6, r4, r6
 80003fa:	40cb      	lsrs	r3, r1
 80003fc:	431e      	orrs	r6, r3
 80003fe:	40cc      	lsrs	r4, r1
 8000400:	e9c5 6400 	strd	r6, r4, [r5]
 8000404:	2100      	movs	r1, #0
 8000406:	e750      	b.n	80002aa <__udivmoddi4+0xa6>
 8000408:	f1c2 0320 	rsb	r3, r2, #32
 800040c:	fa20 f103 	lsr.w	r1, r0, r3
 8000410:	fa0c fc02 	lsl.w	ip, ip, r2
 8000414:	fa24 f303 	lsr.w	r3, r4, r3
 8000418:	4094      	lsls	r4, r2
 800041a:	430c      	orrs	r4, r1
 800041c:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000420:	fa00 fe02 	lsl.w	lr, r0, r2
 8000424:	fa1f f78c 	uxth.w	r7, ip
 8000428:	fbb3 f0f8 	udiv	r0, r3, r8
 800042c:	fb08 3110 	mls	r1, r8, r0, r3
 8000430:	0c23      	lsrs	r3, r4, #16
 8000432:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000436:	fb00 f107 	mul.w	r1, r0, r7
 800043a:	4299      	cmp	r1, r3
 800043c:	d908      	bls.n	8000450 <__udivmoddi4+0x24c>
 800043e:	eb1c 0303 	adds.w	r3, ip, r3
 8000442:	f100 36ff 	add.w	r6, r0, #4294967295
 8000446:	d22c      	bcs.n	80004a2 <__udivmoddi4+0x29e>
 8000448:	4299      	cmp	r1, r3
 800044a:	d92a      	bls.n	80004a2 <__udivmoddi4+0x29e>
 800044c:	3802      	subs	r0, #2
 800044e:	4463      	add	r3, ip
 8000450:	1a5b      	subs	r3, r3, r1
 8000452:	b2a4      	uxth	r4, r4
 8000454:	fbb3 f1f8 	udiv	r1, r3, r8
 8000458:	fb08 3311 	mls	r3, r8, r1, r3
 800045c:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000460:	fb01 f307 	mul.w	r3, r1, r7
 8000464:	42a3      	cmp	r3, r4
 8000466:	d908      	bls.n	800047a <__udivmoddi4+0x276>
 8000468:	eb1c 0404 	adds.w	r4, ip, r4
 800046c:	f101 36ff 	add.w	r6, r1, #4294967295
 8000470:	d213      	bcs.n	800049a <__udivmoddi4+0x296>
 8000472:	42a3      	cmp	r3, r4
 8000474:	d911      	bls.n	800049a <__udivmoddi4+0x296>
 8000476:	3902      	subs	r1, #2
 8000478:	4464      	add	r4, ip
 800047a:	1ae4      	subs	r4, r4, r3
 800047c:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8000480:	e739      	b.n	80002f6 <__udivmoddi4+0xf2>
 8000482:	4604      	mov	r4, r0
 8000484:	e6f0      	b.n	8000268 <__udivmoddi4+0x64>
 8000486:	4608      	mov	r0, r1
 8000488:	e706      	b.n	8000298 <__udivmoddi4+0x94>
 800048a:	45c8      	cmp	r8, r9
 800048c:	d2ae      	bcs.n	80003ec <__udivmoddi4+0x1e8>
 800048e:	ebb9 0e02 	subs.w	lr, r9, r2
 8000492:	eb63 0c07 	sbc.w	ip, r3, r7
 8000496:	3801      	subs	r0, #1
 8000498:	e7a8      	b.n	80003ec <__udivmoddi4+0x1e8>
 800049a:	4631      	mov	r1, r6
 800049c:	e7ed      	b.n	800047a <__udivmoddi4+0x276>
 800049e:	4603      	mov	r3, r0
 80004a0:	e799      	b.n	80003d6 <__udivmoddi4+0x1d2>
 80004a2:	4630      	mov	r0, r6
 80004a4:	e7d4      	b.n	8000450 <__udivmoddi4+0x24c>
 80004a6:	46d6      	mov	lr, sl
 80004a8:	e77f      	b.n	80003aa <__udivmoddi4+0x1a6>
 80004aa:	4463      	add	r3, ip
 80004ac:	3802      	subs	r0, #2
 80004ae:	e74d      	b.n	800034c <__udivmoddi4+0x148>
 80004b0:	4606      	mov	r6, r0
 80004b2:	4623      	mov	r3, r4
 80004b4:	4608      	mov	r0, r1
 80004b6:	e70f      	b.n	80002d8 <__udivmoddi4+0xd4>
 80004b8:	3e02      	subs	r6, #2
 80004ba:	4463      	add	r3, ip
 80004bc:	e730      	b.n	8000320 <__udivmoddi4+0x11c>
 80004be:	bf00      	nop

080004c0 <__aeabi_idiv0>:
 80004c0:	4770      	bx	lr
 80004c2:	bf00      	nop

080004c4 <_write>:
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
int _write(int file, char *ptr, int len)
{
 80004c4:	b580      	push	{r7, lr}
 80004c6:	b084      	sub	sp, #16
 80004c8:	af00      	add	r7, sp, #0
 80004ca:	60f8      	str	r0, [r7, #12]
 80004cc:	60b9      	str	r1, [r7, #8]
 80004ce:	607a      	str	r2, [r7, #4]
    HAL_UART_Transmit(&huart2, (uint8_t*)ptr, len, HAL_MAX_DELAY);
 80004d0:	687b      	ldr	r3, [r7, #4]
 80004d2:	b29a      	uxth	r2, r3
 80004d4:	f04f 33ff 	mov.w	r3, #4294967295
 80004d8:	68b9      	ldr	r1, [r7, #8]
 80004da:	4804      	ldr	r0, [pc, #16]	@ (80004ec <_write+0x28>)
 80004dc:	f001 fb62 	bl	8001ba4 <HAL_UART_Transmit>
    return len;
 80004e0:	687b      	ldr	r3, [r7, #4]
}
 80004e2:	4618      	mov	r0, r3
 80004e4:	3710      	adds	r7, #16
 80004e6:	46bd      	mov	sp, r7
 80004e8:	bd80      	pop	{r7, pc}
 80004ea:	bf00      	nop
 80004ec:	20000090 	.word	0x20000090

080004f0 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80004f0:	b580      	push	{r7, lr}
 80004f2:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80004f4:	f000 fb00 	bl	8000af8 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80004f8:	f000 f876 	bl	80005e8 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80004fc:	f000 f926 	bl	800074c <MX_GPIO_Init>
  MX_USART2_UART_Init();
 8000500:	f000 f8fa 	bl	80006f8 <MX_USART2_UART_Init>
  PrintResetReason();
 8000504:	f000 f822 	bl	800054c <PrintResetReason>
  MX_IWDG_Init();
 8000508:	f000 f8dc 	bl	80006c4 <MX_IWDG_Init>
  /* USER CODE BEGIN WHILE */
  while (1)
  {
    /* USER CODE END WHILE */
	        // ‚Üê SHOW RESET CAUSE
	    HAL_IWDG_Refresh(&hiwdg);   // Kick watchdog
 800050c:	480d      	ldr	r0, [pc, #52]	@ (8000544 <main+0x54>)
 800050e:	f000 fe50 	bl	80011b2 <HAL_IWDG_Refresh>
	    HAL_Delay(500);
 8000512:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8000516:	f000 fb61 	bl	8000bdc <HAL_Delay>
	    HAL_GPIO_WritePin(GPIOA, GPIO_PIN_5,1);               // your code
 800051a:	2201      	movs	r2, #1
 800051c:	2120      	movs	r1, #32
 800051e:	480a      	ldr	r0, [pc, #40]	@ (8000548 <main+0x58>)
 8000520:	f000 fdea 	bl	80010f8 <HAL_GPIO_WritePin>
	    HAL_Delay(500);
 8000524:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8000528:	f000 fb58 	bl	8000bdc <HAL_Delay>
	    HAL_GPIO_WritePin(GPIOA, GPIO_PIN_5,0);               // your code
 800052c:	2200      	movs	r2, #0
 800052e:	2120      	movs	r1, #32
 8000530:	4805      	ldr	r0, [pc, #20]	@ (8000548 <main+0x58>)
 8000532:	f000 fde1 	bl	80010f8 <HAL_GPIO_WritePin>
	    HAL_Delay(500);
 8000536:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 800053a:	f000 fb4f 	bl	8000bdc <HAL_Delay>
	    HAL_IWDG_Refresh(&hiwdg);   // Kick watchdog
 800053e:	bf00      	nop
 8000540:	e7e4      	b.n	800050c <main+0x1c>
 8000542:	bf00      	nop
 8000544:	20000084 	.word	0x20000084
 8000548:	40020000 	.word	0x40020000

0800054c <PrintResetReason>:
  }
  /* USER CODE END 3 */
}

void PrintResetReason(void)
{
 800054c:	b580      	push	{r7, lr}
 800054e:	af00      	add	r7, sp, #0
    if (__HAL_RCC_GET_FLAG(RCC_FLAG_IWDGRST))
 8000550:	4b1e      	ldr	r3, [pc, #120]	@ (80005cc <PrintResetReason+0x80>)
 8000552:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8000554:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8000558:	2b00      	cmp	r3, #0
 800055a:	d002      	beq.n	8000562 <PrintResetReason+0x16>
        printf("RESET REASON: Independent Watchdog (IWDG)\r\n");
 800055c:	481c      	ldr	r0, [pc, #112]	@ (80005d0 <PrintResetReason+0x84>)
 800055e:	f001 fff5 	bl	800254c <puts>

    if (__HAL_RCC_GET_FLAG(RCC_FLAG_WWDGRST))
 8000562:	4b1a      	ldr	r3, [pc, #104]	@ (80005cc <PrintResetReason+0x80>)
 8000564:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8000566:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 800056a:	2b00      	cmp	r3, #0
 800056c:	d002      	beq.n	8000574 <PrintResetReason+0x28>
        printf("RESET REASON: Window Watchdog (WWDG)\r\n");
 800056e:	4819      	ldr	r0, [pc, #100]	@ (80005d4 <PrintResetReason+0x88>)
 8000570:	f001 ffec 	bl	800254c <puts>

    if (__HAL_RCC_GET_FLAG(RCC_FLAG_SFTRST))
 8000574:	4b15      	ldr	r3, [pc, #84]	@ (80005cc <PrintResetReason+0x80>)
 8000576:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8000578:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800057c:	2b00      	cmp	r3, #0
 800057e:	d002      	beq.n	8000586 <PrintResetReason+0x3a>
        printf("RESET REASON: Software Reset\r\n");
 8000580:	4815      	ldr	r0, [pc, #84]	@ (80005d8 <PrintResetReason+0x8c>)
 8000582:	f001 ffe3 	bl	800254c <puts>

    if (__HAL_RCC_GET_FLAG(RCC_FLAG_PORRST))
 8000586:	4b11      	ldr	r3, [pc, #68]	@ (80005cc <PrintResetReason+0x80>)
 8000588:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800058a:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800058e:	2b00      	cmp	r3, #0
 8000590:	d002      	beq.n	8000598 <PrintResetReason+0x4c>
        printf("RESET REASON: Power-On Reset\r\n");
 8000592:	4812      	ldr	r0, [pc, #72]	@ (80005dc <PrintResetReason+0x90>)
 8000594:	f001 ffda 	bl	800254c <puts>

    if (__HAL_RCC_GET_FLAG(RCC_FLAG_PINRST))
 8000598:	4b0c      	ldr	r3, [pc, #48]	@ (80005cc <PrintResetReason+0x80>)
 800059a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800059c:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 80005a0:	2b00      	cmp	r3, #0
 80005a2:	d002      	beq.n	80005aa <PrintResetReason+0x5e>
        printf("RESET REASON: Pin Reset (NRST)\r\n");
 80005a4:	480e      	ldr	r0, [pc, #56]	@ (80005e0 <PrintResetReason+0x94>)
 80005a6:	f001 ffd1 	bl	800254c <puts>

    if (__HAL_RCC_GET_FLAG(RCC_FLAG_BORRST))
 80005aa:	4b08      	ldr	r3, [pc, #32]	@ (80005cc <PrintResetReason+0x80>)
 80005ac:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80005ae:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80005b2:	2b00      	cmp	r3, #0
 80005b4:	d002      	beq.n	80005bc <PrintResetReason+0x70>
        printf("RESET REASON: Brown-Out Reset\r\n");
 80005b6:	480b      	ldr	r0, [pc, #44]	@ (80005e4 <PrintResetReason+0x98>)
 80005b8:	f001 ffc8 	bl	800254c <puts>

    // Clear flags after reading
    __HAL_RCC_CLEAR_RESET_FLAGS();
 80005bc:	4b03      	ldr	r3, [pc, #12]	@ (80005cc <PrintResetReason+0x80>)
 80005be:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80005c0:	4a02      	ldr	r2, [pc, #8]	@ (80005cc <PrintResetReason+0x80>)
 80005c2:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80005c6:	6753      	str	r3, [r2, #116]	@ 0x74
}
 80005c8:	bf00      	nop
 80005ca:	bd80      	pop	{r7, pc}
 80005cc:	40023800 	.word	0x40023800
 80005d0:	08002c8c 	.word	0x08002c8c
 80005d4:	08002cb8 	.word	0x08002cb8
 80005d8:	08002ce0 	.word	0x08002ce0
 80005dc:	08002d00 	.word	0x08002d00
 80005e0:	08002d20 	.word	0x08002d20
 80005e4:	08002d40 	.word	0x08002d40

080005e8 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80005e8:	b580      	push	{r7, lr}
 80005ea:	b094      	sub	sp, #80	@ 0x50
 80005ec:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80005ee:	f107 0320 	add.w	r3, r7, #32
 80005f2:	2230      	movs	r2, #48	@ 0x30
 80005f4:	2100      	movs	r1, #0
 80005f6:	4618      	mov	r0, r3
 80005f8:	f002 f888 	bl	800270c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80005fc:	f107 030c 	add.w	r3, r7, #12
 8000600:	2200      	movs	r2, #0
 8000602:	601a      	str	r2, [r3, #0]
 8000604:	605a      	str	r2, [r3, #4]
 8000606:	609a      	str	r2, [r3, #8]
 8000608:	60da      	str	r2, [r3, #12]
 800060a:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 800060c:	2300      	movs	r3, #0
 800060e:	60bb      	str	r3, [r7, #8]
 8000610:	4b2a      	ldr	r3, [pc, #168]	@ (80006bc <SystemClock_Config+0xd4>)
 8000612:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000614:	4a29      	ldr	r2, [pc, #164]	@ (80006bc <SystemClock_Config+0xd4>)
 8000616:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800061a:	6413      	str	r3, [r2, #64]	@ 0x40
 800061c:	4b27      	ldr	r3, [pc, #156]	@ (80006bc <SystemClock_Config+0xd4>)
 800061e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000620:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000624:	60bb      	str	r3, [r7, #8]
 8000626:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE2);
 8000628:	2300      	movs	r3, #0
 800062a:	607b      	str	r3, [r7, #4]
 800062c:	4b24      	ldr	r3, [pc, #144]	@ (80006c0 <SystemClock_Config+0xd8>)
 800062e:	681b      	ldr	r3, [r3, #0]
 8000630:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 8000634:	4a22      	ldr	r2, [pc, #136]	@ (80006c0 <SystemClock_Config+0xd8>)
 8000636:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800063a:	6013      	str	r3, [r2, #0]
 800063c:	4b20      	ldr	r3, [pc, #128]	@ (80006c0 <SystemClock_Config+0xd8>)
 800063e:	681b      	ldr	r3, [r3, #0]
 8000640:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8000644:	607b      	str	r3, [r7, #4]
 8000646:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_LSI;
 8000648:	230a      	movs	r3, #10
 800064a:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800064c:	2301      	movs	r3, #1
 800064e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000650:	2310      	movs	r3, #16
 8000652:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 8000654:	2301      	movs	r3, #1
 8000656:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000658:	2302      	movs	r3, #2
 800065a:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 800065c:	2300      	movs	r3, #0
 800065e:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 16;
 8000660:	2310      	movs	r3, #16
 8000662:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 336;
 8000664:	f44f 73a8 	mov.w	r3, #336	@ 0x150
 8000668:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV4;
 800066a:	2304      	movs	r3, #4
 800066c:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 7;
 800066e:	2307      	movs	r3, #7
 8000670:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000672:	f107 0320 	add.w	r3, r7, #32
 8000676:	4618      	mov	r0, r3
 8000678:	f000 fdac 	bl	80011d4 <HAL_RCC_OscConfig>
 800067c:	4603      	mov	r3, r0
 800067e:	2b00      	cmp	r3, #0
 8000680:	d001      	beq.n	8000686 <SystemClock_Config+0x9e>
  {
    Error_Handler();
 8000682:	f000 f8d1 	bl	8000828 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000686:	230f      	movs	r3, #15
 8000688:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800068a:	2302      	movs	r3, #2
 800068c:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800068e:	2300      	movs	r3, #0
 8000690:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8000692:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000696:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000698:	2300      	movs	r3, #0
 800069a:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 800069c:	f107 030c 	add.w	r3, r7, #12
 80006a0:	2102      	movs	r1, #2
 80006a2:	4618      	mov	r0, r3
 80006a4:	f001 f80e 	bl	80016c4 <HAL_RCC_ClockConfig>
 80006a8:	4603      	mov	r3, r0
 80006aa:	2b00      	cmp	r3, #0
 80006ac:	d001      	beq.n	80006b2 <SystemClock_Config+0xca>
  {
    Error_Handler();
 80006ae:	f000 f8bb 	bl	8000828 <Error_Handler>
  }
}
 80006b2:	bf00      	nop
 80006b4:	3750      	adds	r7, #80	@ 0x50
 80006b6:	46bd      	mov	sp, r7
 80006b8:	bd80      	pop	{r7, pc}
 80006ba:	bf00      	nop
 80006bc:	40023800 	.word	0x40023800
 80006c0:	40007000 	.word	0x40007000

080006c4 <MX_IWDG_Init>:
  * @brief IWDG Initialization Function
  * @param None
  * @retval None
  */
static void MX_IWDG_Init(void)
{
 80006c4:	b580      	push	{r7, lr}
 80006c6:	af00      	add	r7, sp, #0
  /* USER CODE END IWDG_Init 0 */

  /* USER CODE BEGIN IWDG_Init 1 */

  /* USER CODE END IWDG_Init 1 */
  hiwdg.Instance = IWDG;
 80006c8:	4b09      	ldr	r3, [pc, #36]	@ (80006f0 <MX_IWDG_Init+0x2c>)
 80006ca:	4a0a      	ldr	r2, [pc, #40]	@ (80006f4 <MX_IWDG_Init+0x30>)
 80006cc:	601a      	str	r2, [r3, #0]
  hiwdg.Init.Prescaler = IWDG_PRESCALER_16;
 80006ce:	4b08      	ldr	r3, [pc, #32]	@ (80006f0 <MX_IWDG_Init+0x2c>)
 80006d0:	2202      	movs	r2, #2
 80006d2:	605a      	str	r2, [r3, #4]
  hiwdg.Init.Reload = 3749;
 80006d4:	4b06      	ldr	r3, [pc, #24]	@ (80006f0 <MX_IWDG_Init+0x2c>)
 80006d6:	f640 62a5 	movw	r2, #3749	@ 0xea5
 80006da:	609a      	str	r2, [r3, #8]
  if (HAL_IWDG_Init(&hiwdg) != HAL_OK)
 80006dc:	4804      	ldr	r0, [pc, #16]	@ (80006f0 <MX_IWDG_Init+0x2c>)
 80006de:	f000 fd24 	bl	800112a <HAL_IWDG_Init>
 80006e2:	4603      	mov	r3, r0
 80006e4:	2b00      	cmp	r3, #0
 80006e6:	d001      	beq.n	80006ec <MX_IWDG_Init+0x28>
  {
    Error_Handler();
 80006e8:	f000 f89e 	bl	8000828 <Error_Handler>
  }
  /* USER CODE BEGIN IWDG_Init 2 */

  /* USER CODE END IWDG_Init 2 */

}
 80006ec:	bf00      	nop
 80006ee:	bd80      	pop	{r7, pc}
 80006f0:	20000084 	.word	0x20000084
 80006f4:	40003000 	.word	0x40003000

080006f8 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 80006f8:	b580      	push	{r7, lr}
 80006fa:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 80006fc:	4b11      	ldr	r3, [pc, #68]	@ (8000744 <MX_USART2_UART_Init+0x4c>)
 80006fe:	4a12      	ldr	r2, [pc, #72]	@ (8000748 <MX_USART2_UART_Init+0x50>)
 8000700:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8000702:	4b10      	ldr	r3, [pc, #64]	@ (8000744 <MX_USART2_UART_Init+0x4c>)
 8000704:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8000708:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 800070a:	4b0e      	ldr	r3, [pc, #56]	@ (8000744 <MX_USART2_UART_Init+0x4c>)
 800070c:	2200      	movs	r2, #0
 800070e:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8000710:	4b0c      	ldr	r3, [pc, #48]	@ (8000744 <MX_USART2_UART_Init+0x4c>)
 8000712:	2200      	movs	r2, #0
 8000714:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8000716:	4b0b      	ldr	r3, [pc, #44]	@ (8000744 <MX_USART2_UART_Init+0x4c>)
 8000718:	2200      	movs	r2, #0
 800071a:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 800071c:	4b09      	ldr	r3, [pc, #36]	@ (8000744 <MX_USART2_UART_Init+0x4c>)
 800071e:	220c      	movs	r2, #12
 8000720:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000722:	4b08      	ldr	r3, [pc, #32]	@ (8000744 <MX_USART2_UART_Init+0x4c>)
 8000724:	2200      	movs	r2, #0
 8000726:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8000728:	4b06      	ldr	r3, [pc, #24]	@ (8000744 <MX_USART2_UART_Init+0x4c>)
 800072a:	2200      	movs	r2, #0
 800072c:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 800072e:	4805      	ldr	r0, [pc, #20]	@ (8000744 <MX_USART2_UART_Init+0x4c>)
 8000730:	f001 f9e8 	bl	8001b04 <HAL_UART_Init>
 8000734:	4603      	mov	r3, r0
 8000736:	2b00      	cmp	r3, #0
 8000738:	d001      	beq.n	800073e <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 800073a:	f000 f875 	bl	8000828 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 800073e:	bf00      	nop
 8000740:	bd80      	pop	{r7, pc}
 8000742:	bf00      	nop
 8000744:	20000090 	.word	0x20000090
 8000748:	40004400 	.word	0x40004400

0800074c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 800074c:	b580      	push	{r7, lr}
 800074e:	b08a      	sub	sp, #40	@ 0x28
 8000750:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000752:	f107 0314 	add.w	r3, r7, #20
 8000756:	2200      	movs	r2, #0
 8000758:	601a      	str	r2, [r3, #0]
 800075a:	605a      	str	r2, [r3, #4]
 800075c:	609a      	str	r2, [r3, #8]
 800075e:	60da      	str	r2, [r3, #12]
 8000760:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000762:	2300      	movs	r3, #0
 8000764:	613b      	str	r3, [r7, #16]
 8000766:	4b2d      	ldr	r3, [pc, #180]	@ (800081c <MX_GPIO_Init+0xd0>)
 8000768:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800076a:	4a2c      	ldr	r2, [pc, #176]	@ (800081c <MX_GPIO_Init+0xd0>)
 800076c:	f043 0304 	orr.w	r3, r3, #4
 8000770:	6313      	str	r3, [r2, #48]	@ 0x30
 8000772:	4b2a      	ldr	r3, [pc, #168]	@ (800081c <MX_GPIO_Init+0xd0>)
 8000774:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000776:	f003 0304 	and.w	r3, r3, #4
 800077a:	613b      	str	r3, [r7, #16]
 800077c:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800077e:	2300      	movs	r3, #0
 8000780:	60fb      	str	r3, [r7, #12]
 8000782:	4b26      	ldr	r3, [pc, #152]	@ (800081c <MX_GPIO_Init+0xd0>)
 8000784:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000786:	4a25      	ldr	r2, [pc, #148]	@ (800081c <MX_GPIO_Init+0xd0>)
 8000788:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800078c:	6313      	str	r3, [r2, #48]	@ 0x30
 800078e:	4b23      	ldr	r3, [pc, #140]	@ (800081c <MX_GPIO_Init+0xd0>)
 8000790:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000792:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8000796:	60fb      	str	r3, [r7, #12]
 8000798:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800079a:	2300      	movs	r3, #0
 800079c:	60bb      	str	r3, [r7, #8]
 800079e:	4b1f      	ldr	r3, [pc, #124]	@ (800081c <MX_GPIO_Init+0xd0>)
 80007a0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80007a2:	4a1e      	ldr	r2, [pc, #120]	@ (800081c <MX_GPIO_Init+0xd0>)
 80007a4:	f043 0301 	orr.w	r3, r3, #1
 80007a8:	6313      	str	r3, [r2, #48]	@ 0x30
 80007aa:	4b1c      	ldr	r3, [pc, #112]	@ (800081c <MX_GPIO_Init+0xd0>)
 80007ac:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80007ae:	f003 0301 	and.w	r3, r3, #1
 80007b2:	60bb      	str	r3, [r7, #8]
 80007b4:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80007b6:	2300      	movs	r3, #0
 80007b8:	607b      	str	r3, [r7, #4]
 80007ba:	4b18      	ldr	r3, [pc, #96]	@ (800081c <MX_GPIO_Init+0xd0>)
 80007bc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80007be:	4a17      	ldr	r2, [pc, #92]	@ (800081c <MX_GPIO_Init+0xd0>)
 80007c0:	f043 0302 	orr.w	r3, r3, #2
 80007c4:	6313      	str	r3, [r2, #48]	@ 0x30
 80007c6:	4b15      	ldr	r3, [pc, #84]	@ (800081c <MX_GPIO_Init+0xd0>)
 80007c8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80007ca:	f003 0302 	and.w	r3, r3, #2
 80007ce:	607b      	str	r3, [r7, #4]
 80007d0:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 80007d2:	2200      	movs	r2, #0
 80007d4:	2120      	movs	r1, #32
 80007d6:	4812      	ldr	r0, [pc, #72]	@ (8000820 <MX_GPIO_Init+0xd4>)
 80007d8:	f000 fc8e 	bl	80010f8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 80007dc:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80007e0:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 80007e2:	f44f 1304 	mov.w	r3, #2162688	@ 0x210000
 80007e6:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80007e8:	2300      	movs	r3, #0
 80007ea:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 80007ec:	f107 0314 	add.w	r3, r7, #20
 80007f0:	4619      	mov	r1, r3
 80007f2:	480c      	ldr	r0, [pc, #48]	@ (8000824 <MX_GPIO_Init+0xd8>)
 80007f4:	f000 fafc 	bl	8000df0 <HAL_GPIO_Init>

  /*Configure GPIO pin : LD2_Pin */
  GPIO_InitStruct.Pin = LD2_Pin;
 80007f8:	2320      	movs	r3, #32
 80007fa:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80007fc:	2301      	movs	r3, #1
 80007fe:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000800:	2300      	movs	r3, #0
 8000802:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000804:	2300      	movs	r3, #0
 8000806:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 8000808:	f107 0314 	add.w	r3, r7, #20
 800080c:	4619      	mov	r1, r3
 800080e:	4804      	ldr	r0, [pc, #16]	@ (8000820 <MX_GPIO_Init+0xd4>)
 8000810:	f000 faee 	bl	8000df0 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8000814:	bf00      	nop
 8000816:	3728      	adds	r7, #40	@ 0x28
 8000818:	46bd      	mov	sp, r7
 800081a:	bd80      	pop	{r7, pc}
 800081c:	40023800 	.word	0x40023800
 8000820:	40020000 	.word	0x40020000
 8000824:	40020800 	.word	0x40020800

08000828 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000828:	b480      	push	{r7}
 800082a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800082c:	b672      	cpsid	i
}
 800082e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000830:	bf00      	nop
 8000832:	e7fd      	b.n	8000830 <Error_Handler+0x8>

08000834 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000834:	b480      	push	{r7}
 8000836:	b083      	sub	sp, #12
 8000838:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800083a:	2300      	movs	r3, #0
 800083c:	607b      	str	r3, [r7, #4]
 800083e:	4b10      	ldr	r3, [pc, #64]	@ (8000880 <HAL_MspInit+0x4c>)
 8000840:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000842:	4a0f      	ldr	r2, [pc, #60]	@ (8000880 <HAL_MspInit+0x4c>)
 8000844:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000848:	6453      	str	r3, [r2, #68]	@ 0x44
 800084a:	4b0d      	ldr	r3, [pc, #52]	@ (8000880 <HAL_MspInit+0x4c>)
 800084c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800084e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8000852:	607b      	str	r3, [r7, #4]
 8000854:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000856:	2300      	movs	r3, #0
 8000858:	603b      	str	r3, [r7, #0]
 800085a:	4b09      	ldr	r3, [pc, #36]	@ (8000880 <HAL_MspInit+0x4c>)
 800085c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800085e:	4a08      	ldr	r2, [pc, #32]	@ (8000880 <HAL_MspInit+0x4c>)
 8000860:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000864:	6413      	str	r3, [r2, #64]	@ 0x40
 8000866:	4b06      	ldr	r3, [pc, #24]	@ (8000880 <HAL_MspInit+0x4c>)
 8000868:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800086a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800086e:	603b      	str	r3, [r7, #0]
 8000870:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000872:	bf00      	nop
 8000874:	370c      	adds	r7, #12
 8000876:	46bd      	mov	sp, r7
 8000878:	f85d 7b04 	ldr.w	r7, [sp], #4
 800087c:	4770      	bx	lr
 800087e:	bf00      	nop
 8000880:	40023800 	.word	0x40023800

08000884 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000884:	b580      	push	{r7, lr}
 8000886:	b08a      	sub	sp, #40	@ 0x28
 8000888:	af00      	add	r7, sp, #0
 800088a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800088c:	f107 0314 	add.w	r3, r7, #20
 8000890:	2200      	movs	r2, #0
 8000892:	601a      	str	r2, [r3, #0]
 8000894:	605a      	str	r2, [r3, #4]
 8000896:	609a      	str	r2, [r3, #8]
 8000898:	60da      	str	r2, [r3, #12]
 800089a:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 800089c:	687b      	ldr	r3, [r7, #4]
 800089e:	681b      	ldr	r3, [r3, #0]
 80008a0:	4a19      	ldr	r2, [pc, #100]	@ (8000908 <HAL_UART_MspInit+0x84>)
 80008a2:	4293      	cmp	r3, r2
 80008a4:	d12b      	bne.n	80008fe <HAL_UART_MspInit+0x7a>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 80008a6:	2300      	movs	r3, #0
 80008a8:	613b      	str	r3, [r7, #16]
 80008aa:	4b18      	ldr	r3, [pc, #96]	@ (800090c <HAL_UART_MspInit+0x88>)
 80008ac:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80008ae:	4a17      	ldr	r2, [pc, #92]	@ (800090c <HAL_UART_MspInit+0x88>)
 80008b0:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80008b4:	6413      	str	r3, [r2, #64]	@ 0x40
 80008b6:	4b15      	ldr	r3, [pc, #84]	@ (800090c <HAL_UART_MspInit+0x88>)
 80008b8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80008ba:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80008be:	613b      	str	r3, [r7, #16]
 80008c0:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80008c2:	2300      	movs	r3, #0
 80008c4:	60fb      	str	r3, [r7, #12]
 80008c6:	4b11      	ldr	r3, [pc, #68]	@ (800090c <HAL_UART_MspInit+0x88>)
 80008c8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80008ca:	4a10      	ldr	r2, [pc, #64]	@ (800090c <HAL_UART_MspInit+0x88>)
 80008cc:	f043 0301 	orr.w	r3, r3, #1
 80008d0:	6313      	str	r3, [r2, #48]	@ 0x30
 80008d2:	4b0e      	ldr	r3, [pc, #56]	@ (800090c <HAL_UART_MspInit+0x88>)
 80008d4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80008d6:	f003 0301 	and.w	r3, r3, #1
 80008da:	60fb      	str	r3, [r7, #12]
 80008dc:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 80008de:	230c      	movs	r3, #12
 80008e0:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80008e2:	2302      	movs	r3, #2
 80008e4:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80008e6:	2300      	movs	r3, #0
 80008e8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80008ea:	2300      	movs	r3, #0
 80008ec:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 80008ee:	2307      	movs	r3, #7
 80008f0:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80008f2:	f107 0314 	add.w	r3, r7, #20
 80008f6:	4619      	mov	r1, r3
 80008f8:	4805      	ldr	r0, [pc, #20]	@ (8000910 <HAL_UART_MspInit+0x8c>)
 80008fa:	f000 fa79 	bl	8000df0 <HAL_GPIO_Init>

  /* USER CODE END USART2_MspInit 1 */

  }

}
 80008fe:	bf00      	nop
 8000900:	3728      	adds	r7, #40	@ 0x28
 8000902:	46bd      	mov	sp, r7
 8000904:	bd80      	pop	{r7, pc}
 8000906:	bf00      	nop
 8000908:	40004400 	.word	0x40004400
 800090c:	40023800 	.word	0x40023800
 8000910:	40020000 	.word	0x40020000

08000914 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000914:	b480      	push	{r7}
 8000916:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000918:	bf00      	nop
 800091a:	e7fd      	b.n	8000918 <NMI_Handler+0x4>

0800091c <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800091c:	b480      	push	{r7}
 800091e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000920:	bf00      	nop
 8000922:	e7fd      	b.n	8000920 <HardFault_Handler+0x4>

08000924 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000924:	b480      	push	{r7}
 8000926:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000928:	bf00      	nop
 800092a:	e7fd      	b.n	8000928 <MemManage_Handler+0x4>

0800092c <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800092c:	b480      	push	{r7}
 800092e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000930:	bf00      	nop
 8000932:	e7fd      	b.n	8000930 <BusFault_Handler+0x4>

08000934 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000934:	b480      	push	{r7}
 8000936:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000938:	bf00      	nop
 800093a:	e7fd      	b.n	8000938 <UsageFault_Handler+0x4>

0800093c <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800093c:	b480      	push	{r7}
 800093e:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000940:	bf00      	nop
 8000942:	46bd      	mov	sp, r7
 8000944:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000948:	4770      	bx	lr

0800094a <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800094a:	b480      	push	{r7}
 800094c:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800094e:	bf00      	nop
 8000950:	46bd      	mov	sp, r7
 8000952:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000956:	4770      	bx	lr

08000958 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000958:	b480      	push	{r7}
 800095a:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800095c:	bf00      	nop
 800095e:	46bd      	mov	sp, r7
 8000960:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000964:	4770      	bx	lr

08000966 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000966:	b580      	push	{r7, lr}
 8000968:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800096a:	f000 f917 	bl	8000b9c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800096e:	bf00      	nop
 8000970:	bd80      	pop	{r7, pc}

08000972 <_read>:
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8000972:	b580      	push	{r7, lr}
 8000974:	b086      	sub	sp, #24
 8000976:	af00      	add	r7, sp, #0
 8000978:	60f8      	str	r0, [r7, #12]
 800097a:	60b9      	str	r1, [r7, #8]
 800097c:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800097e:	2300      	movs	r3, #0
 8000980:	617b      	str	r3, [r7, #20]
 8000982:	e00a      	b.n	800099a <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8000984:	f3af 8000 	nop.w
 8000988:	4601      	mov	r1, r0
 800098a:	68bb      	ldr	r3, [r7, #8]
 800098c:	1c5a      	adds	r2, r3, #1
 800098e:	60ba      	str	r2, [r7, #8]
 8000990:	b2ca      	uxtb	r2, r1
 8000992:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000994:	697b      	ldr	r3, [r7, #20]
 8000996:	3301      	adds	r3, #1
 8000998:	617b      	str	r3, [r7, #20]
 800099a:	697a      	ldr	r2, [r7, #20]
 800099c:	687b      	ldr	r3, [r7, #4]
 800099e:	429a      	cmp	r2, r3
 80009a0:	dbf0      	blt.n	8000984 <_read+0x12>
  }

  return len;
 80009a2:	687b      	ldr	r3, [r7, #4]
}
 80009a4:	4618      	mov	r0, r3
 80009a6:	3718      	adds	r7, #24
 80009a8:	46bd      	mov	sp, r7
 80009aa:	bd80      	pop	{r7, pc}

080009ac <_close>:
  }
  return len;
}

int _close(int file)
{
 80009ac:	b480      	push	{r7}
 80009ae:	b083      	sub	sp, #12
 80009b0:	af00      	add	r7, sp, #0
 80009b2:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 80009b4:	f04f 33ff 	mov.w	r3, #4294967295
}
 80009b8:	4618      	mov	r0, r3
 80009ba:	370c      	adds	r7, #12
 80009bc:	46bd      	mov	sp, r7
 80009be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009c2:	4770      	bx	lr

080009c4 <_fstat>:


int _fstat(int file, struct stat *st)
{
 80009c4:	b480      	push	{r7}
 80009c6:	b083      	sub	sp, #12
 80009c8:	af00      	add	r7, sp, #0
 80009ca:	6078      	str	r0, [r7, #4]
 80009cc:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 80009ce:	683b      	ldr	r3, [r7, #0]
 80009d0:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 80009d4:	605a      	str	r2, [r3, #4]
  return 0;
 80009d6:	2300      	movs	r3, #0
}
 80009d8:	4618      	mov	r0, r3
 80009da:	370c      	adds	r7, #12
 80009dc:	46bd      	mov	sp, r7
 80009de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009e2:	4770      	bx	lr

080009e4 <_isatty>:

int _isatty(int file)
{
 80009e4:	b480      	push	{r7}
 80009e6:	b083      	sub	sp, #12
 80009e8:	af00      	add	r7, sp, #0
 80009ea:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 80009ec:	2301      	movs	r3, #1
}
 80009ee:	4618      	mov	r0, r3
 80009f0:	370c      	adds	r7, #12
 80009f2:	46bd      	mov	sp, r7
 80009f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009f8:	4770      	bx	lr

080009fa <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80009fa:	b480      	push	{r7}
 80009fc:	b085      	sub	sp, #20
 80009fe:	af00      	add	r7, sp, #0
 8000a00:	60f8      	str	r0, [r7, #12]
 8000a02:	60b9      	str	r1, [r7, #8]
 8000a04:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8000a06:	2300      	movs	r3, #0
}
 8000a08:	4618      	mov	r0, r3
 8000a0a:	3714      	adds	r7, #20
 8000a0c:	46bd      	mov	sp, r7
 8000a0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a12:	4770      	bx	lr

08000a14 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000a14:	b580      	push	{r7, lr}
 8000a16:	b086      	sub	sp, #24
 8000a18:	af00      	add	r7, sp, #0
 8000a1a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000a1c:	4a14      	ldr	r2, [pc, #80]	@ (8000a70 <_sbrk+0x5c>)
 8000a1e:	4b15      	ldr	r3, [pc, #84]	@ (8000a74 <_sbrk+0x60>)
 8000a20:	1ad3      	subs	r3, r2, r3
 8000a22:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000a24:	697b      	ldr	r3, [r7, #20]
 8000a26:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000a28:	4b13      	ldr	r3, [pc, #76]	@ (8000a78 <_sbrk+0x64>)
 8000a2a:	681b      	ldr	r3, [r3, #0]
 8000a2c:	2b00      	cmp	r3, #0
 8000a2e:	d102      	bne.n	8000a36 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000a30:	4b11      	ldr	r3, [pc, #68]	@ (8000a78 <_sbrk+0x64>)
 8000a32:	4a12      	ldr	r2, [pc, #72]	@ (8000a7c <_sbrk+0x68>)
 8000a34:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000a36:	4b10      	ldr	r3, [pc, #64]	@ (8000a78 <_sbrk+0x64>)
 8000a38:	681a      	ldr	r2, [r3, #0]
 8000a3a:	687b      	ldr	r3, [r7, #4]
 8000a3c:	4413      	add	r3, r2
 8000a3e:	693a      	ldr	r2, [r7, #16]
 8000a40:	429a      	cmp	r2, r3
 8000a42:	d207      	bcs.n	8000a54 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000a44:	f001 feb0 	bl	80027a8 <__errno>
 8000a48:	4603      	mov	r3, r0
 8000a4a:	220c      	movs	r2, #12
 8000a4c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000a4e:	f04f 33ff 	mov.w	r3, #4294967295
 8000a52:	e009      	b.n	8000a68 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000a54:	4b08      	ldr	r3, [pc, #32]	@ (8000a78 <_sbrk+0x64>)
 8000a56:	681b      	ldr	r3, [r3, #0]
 8000a58:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000a5a:	4b07      	ldr	r3, [pc, #28]	@ (8000a78 <_sbrk+0x64>)
 8000a5c:	681a      	ldr	r2, [r3, #0]
 8000a5e:	687b      	ldr	r3, [r7, #4]
 8000a60:	4413      	add	r3, r2
 8000a62:	4a05      	ldr	r2, [pc, #20]	@ (8000a78 <_sbrk+0x64>)
 8000a64:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000a66:	68fb      	ldr	r3, [r7, #12]
}
 8000a68:	4618      	mov	r0, r3
 8000a6a:	3718      	adds	r7, #24
 8000a6c:	46bd      	mov	sp, r7
 8000a6e:	bd80      	pop	{r7, pc}
 8000a70:	20018000 	.word	0x20018000
 8000a74:	00000400 	.word	0x00000400
 8000a78:	200000d8 	.word	0x200000d8
 8000a7c:	20000230 	.word	0x20000230

08000a80 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000a80:	b480      	push	{r7}
 8000a82:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8000a84:	4b06      	ldr	r3, [pc, #24]	@ (8000aa0 <SystemInit+0x20>)
 8000a86:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8000a8a:	4a05      	ldr	r2, [pc, #20]	@ (8000aa0 <SystemInit+0x20>)
 8000a8c:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8000a90:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000a94:	bf00      	nop
 8000a96:	46bd      	mov	sp, r7
 8000a98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a9c:	4770      	bx	lr
 8000a9e:	bf00      	nop
 8000aa0:	e000ed00 	.word	0xe000ed00

08000aa4 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 8000aa4:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8000adc <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit  
 8000aa8:	f7ff ffea 	bl	8000a80 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8000aac:	480c      	ldr	r0, [pc, #48]	@ (8000ae0 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8000aae:	490d      	ldr	r1, [pc, #52]	@ (8000ae4 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8000ab0:	4a0d      	ldr	r2, [pc, #52]	@ (8000ae8 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8000ab2:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000ab4:	e002      	b.n	8000abc <LoopCopyDataInit>

08000ab6 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000ab6:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000ab8:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000aba:	3304      	adds	r3, #4

08000abc <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000abc:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000abe:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000ac0:	d3f9      	bcc.n	8000ab6 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000ac2:	4a0a      	ldr	r2, [pc, #40]	@ (8000aec <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8000ac4:	4c0a      	ldr	r4, [pc, #40]	@ (8000af0 <LoopFillZerobss+0x22>)
  movs r3, #0
 8000ac6:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000ac8:	e001      	b.n	8000ace <LoopFillZerobss>

08000aca <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000aca:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000acc:	3204      	adds	r2, #4

08000ace <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000ace:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000ad0:	d3fb      	bcc.n	8000aca <FillZerobss>
 
/* Call static constructors */
    bl __libc_init_array
 8000ad2:	f001 fe6f 	bl	80027b4 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8000ad6:	f7ff fd0b 	bl	80004f0 <main>
  bx  lr    
 8000ada:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 8000adc:	20018000 	.word	0x20018000
  ldr r0, =_sdata
 8000ae0:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000ae4:	20000068 	.word	0x20000068
  ldr r2, =_sidata
 8000ae8:	08002d88 	.word	0x08002d88
  ldr r2, =_sbss
 8000aec:	20000068 	.word	0x20000068
  ldr r4, =_ebss
 8000af0:	2000022c 	.word	0x2000022c

08000af4 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8000af4:	e7fe      	b.n	8000af4 <ADC_IRQHandler>
	...

08000af8 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000af8:	b580      	push	{r7, lr}
 8000afa:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8000afc:	4b0e      	ldr	r3, [pc, #56]	@ (8000b38 <HAL_Init+0x40>)
 8000afe:	681b      	ldr	r3, [r3, #0]
 8000b00:	4a0d      	ldr	r2, [pc, #52]	@ (8000b38 <HAL_Init+0x40>)
 8000b02:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8000b06:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8000b08:	4b0b      	ldr	r3, [pc, #44]	@ (8000b38 <HAL_Init+0x40>)
 8000b0a:	681b      	ldr	r3, [r3, #0]
 8000b0c:	4a0a      	ldr	r2, [pc, #40]	@ (8000b38 <HAL_Init+0x40>)
 8000b0e:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8000b12:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000b14:	4b08      	ldr	r3, [pc, #32]	@ (8000b38 <HAL_Init+0x40>)
 8000b16:	681b      	ldr	r3, [r3, #0]
 8000b18:	4a07      	ldr	r2, [pc, #28]	@ (8000b38 <HAL_Init+0x40>)
 8000b1a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8000b1e:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000b20:	2003      	movs	r0, #3
 8000b22:	f000 f931 	bl	8000d88 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000b26:	2000      	movs	r0, #0
 8000b28:	f000 f808 	bl	8000b3c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000b2c:	f7ff fe82 	bl	8000834 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000b30:	2300      	movs	r3, #0
}
 8000b32:	4618      	mov	r0, r3
 8000b34:	bd80      	pop	{r7, pc}
 8000b36:	bf00      	nop
 8000b38:	40023c00 	.word	0x40023c00

08000b3c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000b3c:	b580      	push	{r7, lr}
 8000b3e:	b082      	sub	sp, #8
 8000b40:	af00      	add	r7, sp, #0
 8000b42:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000b44:	4b12      	ldr	r3, [pc, #72]	@ (8000b90 <HAL_InitTick+0x54>)
 8000b46:	681a      	ldr	r2, [r3, #0]
 8000b48:	4b12      	ldr	r3, [pc, #72]	@ (8000b94 <HAL_InitTick+0x58>)
 8000b4a:	781b      	ldrb	r3, [r3, #0]
 8000b4c:	4619      	mov	r1, r3
 8000b4e:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000b52:	fbb3 f3f1 	udiv	r3, r3, r1
 8000b56:	fbb2 f3f3 	udiv	r3, r2, r3
 8000b5a:	4618      	mov	r0, r3
 8000b5c:	f000 f93b 	bl	8000dd6 <HAL_SYSTICK_Config>
 8000b60:	4603      	mov	r3, r0
 8000b62:	2b00      	cmp	r3, #0
 8000b64:	d001      	beq.n	8000b6a <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8000b66:	2301      	movs	r3, #1
 8000b68:	e00e      	b.n	8000b88 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000b6a:	687b      	ldr	r3, [r7, #4]
 8000b6c:	2b0f      	cmp	r3, #15
 8000b6e:	d80a      	bhi.n	8000b86 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000b70:	2200      	movs	r2, #0
 8000b72:	6879      	ldr	r1, [r7, #4]
 8000b74:	f04f 30ff 	mov.w	r0, #4294967295
 8000b78:	f000 f911 	bl	8000d9e <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000b7c:	4a06      	ldr	r2, [pc, #24]	@ (8000b98 <HAL_InitTick+0x5c>)
 8000b7e:	687b      	ldr	r3, [r7, #4]
 8000b80:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8000b82:	2300      	movs	r3, #0
 8000b84:	e000      	b.n	8000b88 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8000b86:	2301      	movs	r3, #1
}
 8000b88:	4618      	mov	r0, r3
 8000b8a:	3708      	adds	r7, #8
 8000b8c:	46bd      	mov	sp, r7
 8000b8e:	bd80      	pop	{r7, pc}
 8000b90:	20000000 	.word	0x20000000
 8000b94:	20000008 	.word	0x20000008
 8000b98:	20000004 	.word	0x20000004

08000b9c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000b9c:	b480      	push	{r7}
 8000b9e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000ba0:	4b06      	ldr	r3, [pc, #24]	@ (8000bbc <HAL_IncTick+0x20>)
 8000ba2:	781b      	ldrb	r3, [r3, #0]
 8000ba4:	461a      	mov	r2, r3
 8000ba6:	4b06      	ldr	r3, [pc, #24]	@ (8000bc0 <HAL_IncTick+0x24>)
 8000ba8:	681b      	ldr	r3, [r3, #0]
 8000baa:	4413      	add	r3, r2
 8000bac:	4a04      	ldr	r2, [pc, #16]	@ (8000bc0 <HAL_IncTick+0x24>)
 8000bae:	6013      	str	r3, [r2, #0]
}
 8000bb0:	bf00      	nop
 8000bb2:	46bd      	mov	sp, r7
 8000bb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bb8:	4770      	bx	lr
 8000bba:	bf00      	nop
 8000bbc:	20000008 	.word	0x20000008
 8000bc0:	200000dc 	.word	0x200000dc

08000bc4 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000bc4:	b480      	push	{r7}
 8000bc6:	af00      	add	r7, sp, #0
  return uwTick;
 8000bc8:	4b03      	ldr	r3, [pc, #12]	@ (8000bd8 <HAL_GetTick+0x14>)
 8000bca:	681b      	ldr	r3, [r3, #0]
}
 8000bcc:	4618      	mov	r0, r3
 8000bce:	46bd      	mov	sp, r7
 8000bd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bd4:	4770      	bx	lr
 8000bd6:	bf00      	nop
 8000bd8:	200000dc 	.word	0x200000dc

08000bdc <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000bdc:	b580      	push	{r7, lr}
 8000bde:	b084      	sub	sp, #16
 8000be0:	af00      	add	r7, sp, #0
 8000be2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8000be4:	f7ff ffee 	bl	8000bc4 <HAL_GetTick>
 8000be8:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8000bea:	687b      	ldr	r3, [r7, #4]
 8000bec:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8000bee:	68fb      	ldr	r3, [r7, #12]
 8000bf0:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000bf4:	d005      	beq.n	8000c02 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8000bf6:	4b0a      	ldr	r3, [pc, #40]	@ (8000c20 <HAL_Delay+0x44>)
 8000bf8:	781b      	ldrb	r3, [r3, #0]
 8000bfa:	461a      	mov	r2, r3
 8000bfc:	68fb      	ldr	r3, [r7, #12]
 8000bfe:	4413      	add	r3, r2
 8000c00:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8000c02:	bf00      	nop
 8000c04:	f7ff ffde 	bl	8000bc4 <HAL_GetTick>
 8000c08:	4602      	mov	r2, r0
 8000c0a:	68bb      	ldr	r3, [r7, #8]
 8000c0c:	1ad3      	subs	r3, r2, r3
 8000c0e:	68fa      	ldr	r2, [r7, #12]
 8000c10:	429a      	cmp	r2, r3
 8000c12:	d8f7      	bhi.n	8000c04 <HAL_Delay+0x28>
  {
  }
}
 8000c14:	bf00      	nop
 8000c16:	bf00      	nop
 8000c18:	3710      	adds	r7, #16
 8000c1a:	46bd      	mov	sp, r7
 8000c1c:	bd80      	pop	{r7, pc}
 8000c1e:	bf00      	nop
 8000c20:	20000008 	.word	0x20000008

08000c24 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000c24:	b480      	push	{r7}
 8000c26:	b085      	sub	sp, #20
 8000c28:	af00      	add	r7, sp, #0
 8000c2a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000c2c:	687b      	ldr	r3, [r7, #4]
 8000c2e:	f003 0307 	and.w	r3, r3, #7
 8000c32:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000c34:	4b0c      	ldr	r3, [pc, #48]	@ (8000c68 <__NVIC_SetPriorityGrouping+0x44>)
 8000c36:	68db      	ldr	r3, [r3, #12]
 8000c38:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000c3a:	68ba      	ldr	r2, [r7, #8]
 8000c3c:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8000c40:	4013      	ands	r3, r2
 8000c42:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000c44:	68fb      	ldr	r3, [r7, #12]
 8000c46:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000c48:	68bb      	ldr	r3, [r7, #8]
 8000c4a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000c4c:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8000c50:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000c54:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000c56:	4a04      	ldr	r2, [pc, #16]	@ (8000c68 <__NVIC_SetPriorityGrouping+0x44>)
 8000c58:	68bb      	ldr	r3, [r7, #8]
 8000c5a:	60d3      	str	r3, [r2, #12]
}
 8000c5c:	bf00      	nop
 8000c5e:	3714      	adds	r7, #20
 8000c60:	46bd      	mov	sp, r7
 8000c62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c66:	4770      	bx	lr
 8000c68:	e000ed00 	.word	0xe000ed00

08000c6c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000c6c:	b480      	push	{r7}
 8000c6e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000c70:	4b04      	ldr	r3, [pc, #16]	@ (8000c84 <__NVIC_GetPriorityGrouping+0x18>)
 8000c72:	68db      	ldr	r3, [r3, #12]
 8000c74:	0a1b      	lsrs	r3, r3, #8
 8000c76:	f003 0307 	and.w	r3, r3, #7
}
 8000c7a:	4618      	mov	r0, r3
 8000c7c:	46bd      	mov	sp, r7
 8000c7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c82:	4770      	bx	lr
 8000c84:	e000ed00 	.word	0xe000ed00

08000c88 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000c88:	b480      	push	{r7}
 8000c8a:	b083      	sub	sp, #12
 8000c8c:	af00      	add	r7, sp, #0
 8000c8e:	4603      	mov	r3, r0
 8000c90:	6039      	str	r1, [r7, #0]
 8000c92:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000c94:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000c98:	2b00      	cmp	r3, #0
 8000c9a:	db0a      	blt.n	8000cb2 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000c9c:	683b      	ldr	r3, [r7, #0]
 8000c9e:	b2da      	uxtb	r2, r3
 8000ca0:	490c      	ldr	r1, [pc, #48]	@ (8000cd4 <__NVIC_SetPriority+0x4c>)
 8000ca2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000ca6:	0112      	lsls	r2, r2, #4
 8000ca8:	b2d2      	uxtb	r2, r2
 8000caa:	440b      	add	r3, r1
 8000cac:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000cb0:	e00a      	b.n	8000cc8 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000cb2:	683b      	ldr	r3, [r7, #0]
 8000cb4:	b2da      	uxtb	r2, r3
 8000cb6:	4908      	ldr	r1, [pc, #32]	@ (8000cd8 <__NVIC_SetPriority+0x50>)
 8000cb8:	79fb      	ldrb	r3, [r7, #7]
 8000cba:	f003 030f 	and.w	r3, r3, #15
 8000cbe:	3b04      	subs	r3, #4
 8000cc0:	0112      	lsls	r2, r2, #4
 8000cc2:	b2d2      	uxtb	r2, r2
 8000cc4:	440b      	add	r3, r1
 8000cc6:	761a      	strb	r2, [r3, #24]
}
 8000cc8:	bf00      	nop
 8000cca:	370c      	adds	r7, #12
 8000ccc:	46bd      	mov	sp, r7
 8000cce:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cd2:	4770      	bx	lr
 8000cd4:	e000e100 	.word	0xe000e100
 8000cd8:	e000ed00 	.word	0xe000ed00

08000cdc <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000cdc:	b480      	push	{r7}
 8000cde:	b089      	sub	sp, #36	@ 0x24
 8000ce0:	af00      	add	r7, sp, #0
 8000ce2:	60f8      	str	r0, [r7, #12]
 8000ce4:	60b9      	str	r1, [r7, #8]
 8000ce6:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000ce8:	68fb      	ldr	r3, [r7, #12]
 8000cea:	f003 0307 	and.w	r3, r3, #7
 8000cee:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000cf0:	69fb      	ldr	r3, [r7, #28]
 8000cf2:	f1c3 0307 	rsb	r3, r3, #7
 8000cf6:	2b04      	cmp	r3, #4
 8000cf8:	bf28      	it	cs
 8000cfa:	2304      	movcs	r3, #4
 8000cfc:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000cfe:	69fb      	ldr	r3, [r7, #28]
 8000d00:	3304      	adds	r3, #4
 8000d02:	2b06      	cmp	r3, #6
 8000d04:	d902      	bls.n	8000d0c <NVIC_EncodePriority+0x30>
 8000d06:	69fb      	ldr	r3, [r7, #28]
 8000d08:	3b03      	subs	r3, #3
 8000d0a:	e000      	b.n	8000d0e <NVIC_EncodePriority+0x32>
 8000d0c:	2300      	movs	r3, #0
 8000d0e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000d10:	f04f 32ff 	mov.w	r2, #4294967295
 8000d14:	69bb      	ldr	r3, [r7, #24]
 8000d16:	fa02 f303 	lsl.w	r3, r2, r3
 8000d1a:	43da      	mvns	r2, r3
 8000d1c:	68bb      	ldr	r3, [r7, #8]
 8000d1e:	401a      	ands	r2, r3
 8000d20:	697b      	ldr	r3, [r7, #20]
 8000d22:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000d24:	f04f 31ff 	mov.w	r1, #4294967295
 8000d28:	697b      	ldr	r3, [r7, #20]
 8000d2a:	fa01 f303 	lsl.w	r3, r1, r3
 8000d2e:	43d9      	mvns	r1, r3
 8000d30:	687b      	ldr	r3, [r7, #4]
 8000d32:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000d34:	4313      	orrs	r3, r2
         );
}
 8000d36:	4618      	mov	r0, r3
 8000d38:	3724      	adds	r7, #36	@ 0x24
 8000d3a:	46bd      	mov	sp, r7
 8000d3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d40:	4770      	bx	lr
	...

08000d44 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000d44:	b580      	push	{r7, lr}
 8000d46:	b082      	sub	sp, #8
 8000d48:	af00      	add	r7, sp, #0
 8000d4a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000d4c:	687b      	ldr	r3, [r7, #4]
 8000d4e:	3b01      	subs	r3, #1
 8000d50:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8000d54:	d301      	bcc.n	8000d5a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8000d56:	2301      	movs	r3, #1
 8000d58:	e00f      	b.n	8000d7a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000d5a:	4a0a      	ldr	r2, [pc, #40]	@ (8000d84 <SysTick_Config+0x40>)
 8000d5c:	687b      	ldr	r3, [r7, #4]
 8000d5e:	3b01      	subs	r3, #1
 8000d60:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8000d62:	210f      	movs	r1, #15
 8000d64:	f04f 30ff 	mov.w	r0, #4294967295
 8000d68:	f7ff ff8e 	bl	8000c88 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000d6c:	4b05      	ldr	r3, [pc, #20]	@ (8000d84 <SysTick_Config+0x40>)
 8000d6e:	2200      	movs	r2, #0
 8000d70:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000d72:	4b04      	ldr	r3, [pc, #16]	@ (8000d84 <SysTick_Config+0x40>)
 8000d74:	2207      	movs	r2, #7
 8000d76:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000d78:	2300      	movs	r3, #0
}
 8000d7a:	4618      	mov	r0, r3
 8000d7c:	3708      	adds	r7, #8
 8000d7e:	46bd      	mov	sp, r7
 8000d80:	bd80      	pop	{r7, pc}
 8000d82:	bf00      	nop
 8000d84:	e000e010 	.word	0xe000e010

08000d88 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000d88:	b580      	push	{r7, lr}
 8000d8a:	b082      	sub	sp, #8
 8000d8c:	af00      	add	r7, sp, #0
 8000d8e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000d90:	6878      	ldr	r0, [r7, #4]
 8000d92:	f7ff ff47 	bl	8000c24 <__NVIC_SetPriorityGrouping>
}
 8000d96:	bf00      	nop
 8000d98:	3708      	adds	r7, #8
 8000d9a:	46bd      	mov	sp, r7
 8000d9c:	bd80      	pop	{r7, pc}

08000d9e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8000d9e:	b580      	push	{r7, lr}
 8000da0:	b086      	sub	sp, #24
 8000da2:	af00      	add	r7, sp, #0
 8000da4:	4603      	mov	r3, r0
 8000da6:	60b9      	str	r1, [r7, #8]
 8000da8:	607a      	str	r2, [r7, #4]
 8000daa:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8000dac:	2300      	movs	r3, #0
 8000dae:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8000db0:	f7ff ff5c 	bl	8000c6c <__NVIC_GetPriorityGrouping>
 8000db4:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000db6:	687a      	ldr	r2, [r7, #4]
 8000db8:	68b9      	ldr	r1, [r7, #8]
 8000dba:	6978      	ldr	r0, [r7, #20]
 8000dbc:	f7ff ff8e 	bl	8000cdc <NVIC_EncodePriority>
 8000dc0:	4602      	mov	r2, r0
 8000dc2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000dc6:	4611      	mov	r1, r2
 8000dc8:	4618      	mov	r0, r3
 8000dca:	f7ff ff5d 	bl	8000c88 <__NVIC_SetPriority>
}
 8000dce:	bf00      	nop
 8000dd0:	3718      	adds	r7, #24
 8000dd2:	46bd      	mov	sp, r7
 8000dd4:	bd80      	pop	{r7, pc}

08000dd6 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8000dd6:	b580      	push	{r7, lr}
 8000dd8:	b082      	sub	sp, #8
 8000dda:	af00      	add	r7, sp, #0
 8000ddc:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8000dde:	6878      	ldr	r0, [r7, #4]
 8000de0:	f7ff ffb0 	bl	8000d44 <SysTick_Config>
 8000de4:	4603      	mov	r3, r0
}
 8000de6:	4618      	mov	r0, r3
 8000de8:	3708      	adds	r7, #8
 8000dea:	46bd      	mov	sp, r7
 8000dec:	bd80      	pop	{r7, pc}
	...

08000df0 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000df0:	b480      	push	{r7}
 8000df2:	b089      	sub	sp, #36	@ 0x24
 8000df4:	af00      	add	r7, sp, #0
 8000df6:	6078      	str	r0, [r7, #4]
 8000df8:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8000dfa:	2300      	movs	r3, #0
 8000dfc:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8000dfe:	2300      	movs	r3, #0
 8000e00:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8000e02:	2300      	movs	r3, #0
 8000e04:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8000e06:	2300      	movs	r3, #0
 8000e08:	61fb      	str	r3, [r7, #28]
 8000e0a:	e159      	b.n	80010c0 <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8000e0c:	2201      	movs	r2, #1
 8000e0e:	69fb      	ldr	r3, [r7, #28]
 8000e10:	fa02 f303 	lsl.w	r3, r2, r3
 8000e14:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8000e16:	683b      	ldr	r3, [r7, #0]
 8000e18:	681b      	ldr	r3, [r3, #0]
 8000e1a:	697a      	ldr	r2, [r7, #20]
 8000e1c:	4013      	ands	r3, r2
 8000e1e:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8000e20:	693a      	ldr	r2, [r7, #16]
 8000e22:	697b      	ldr	r3, [r7, #20]
 8000e24:	429a      	cmp	r2, r3
 8000e26:	f040 8148 	bne.w	80010ba <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8000e2a:	683b      	ldr	r3, [r7, #0]
 8000e2c:	685b      	ldr	r3, [r3, #4]
 8000e2e:	f003 0303 	and.w	r3, r3, #3
 8000e32:	2b01      	cmp	r3, #1
 8000e34:	d005      	beq.n	8000e42 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8000e36:	683b      	ldr	r3, [r7, #0]
 8000e38:	685b      	ldr	r3, [r3, #4]
 8000e3a:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8000e3e:	2b02      	cmp	r3, #2
 8000e40:	d130      	bne.n	8000ea4 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8000e42:	687b      	ldr	r3, [r7, #4]
 8000e44:	689b      	ldr	r3, [r3, #8]
 8000e46:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8000e48:	69fb      	ldr	r3, [r7, #28]
 8000e4a:	005b      	lsls	r3, r3, #1
 8000e4c:	2203      	movs	r2, #3
 8000e4e:	fa02 f303 	lsl.w	r3, r2, r3
 8000e52:	43db      	mvns	r3, r3
 8000e54:	69ba      	ldr	r2, [r7, #24]
 8000e56:	4013      	ands	r3, r2
 8000e58:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8000e5a:	683b      	ldr	r3, [r7, #0]
 8000e5c:	68da      	ldr	r2, [r3, #12]
 8000e5e:	69fb      	ldr	r3, [r7, #28]
 8000e60:	005b      	lsls	r3, r3, #1
 8000e62:	fa02 f303 	lsl.w	r3, r2, r3
 8000e66:	69ba      	ldr	r2, [r7, #24]
 8000e68:	4313      	orrs	r3, r2
 8000e6a:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8000e6c:	687b      	ldr	r3, [r7, #4]
 8000e6e:	69ba      	ldr	r2, [r7, #24]
 8000e70:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8000e72:	687b      	ldr	r3, [r7, #4]
 8000e74:	685b      	ldr	r3, [r3, #4]
 8000e76:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8000e78:	2201      	movs	r2, #1
 8000e7a:	69fb      	ldr	r3, [r7, #28]
 8000e7c:	fa02 f303 	lsl.w	r3, r2, r3
 8000e80:	43db      	mvns	r3, r3
 8000e82:	69ba      	ldr	r2, [r7, #24]
 8000e84:	4013      	ands	r3, r2
 8000e86:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8000e88:	683b      	ldr	r3, [r7, #0]
 8000e8a:	685b      	ldr	r3, [r3, #4]
 8000e8c:	091b      	lsrs	r3, r3, #4
 8000e8e:	f003 0201 	and.w	r2, r3, #1
 8000e92:	69fb      	ldr	r3, [r7, #28]
 8000e94:	fa02 f303 	lsl.w	r3, r2, r3
 8000e98:	69ba      	ldr	r2, [r7, #24]
 8000e9a:	4313      	orrs	r3, r2
 8000e9c:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8000e9e:	687b      	ldr	r3, [r7, #4]
 8000ea0:	69ba      	ldr	r2, [r7, #24]
 8000ea2:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8000ea4:	683b      	ldr	r3, [r7, #0]
 8000ea6:	685b      	ldr	r3, [r3, #4]
 8000ea8:	f003 0303 	and.w	r3, r3, #3
 8000eac:	2b03      	cmp	r3, #3
 8000eae:	d017      	beq.n	8000ee0 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8000eb0:	687b      	ldr	r3, [r7, #4]
 8000eb2:	68db      	ldr	r3, [r3, #12]
 8000eb4:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8000eb6:	69fb      	ldr	r3, [r7, #28]
 8000eb8:	005b      	lsls	r3, r3, #1
 8000eba:	2203      	movs	r2, #3
 8000ebc:	fa02 f303 	lsl.w	r3, r2, r3
 8000ec0:	43db      	mvns	r3, r3
 8000ec2:	69ba      	ldr	r2, [r7, #24]
 8000ec4:	4013      	ands	r3, r2
 8000ec6:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8000ec8:	683b      	ldr	r3, [r7, #0]
 8000eca:	689a      	ldr	r2, [r3, #8]
 8000ecc:	69fb      	ldr	r3, [r7, #28]
 8000ece:	005b      	lsls	r3, r3, #1
 8000ed0:	fa02 f303 	lsl.w	r3, r2, r3
 8000ed4:	69ba      	ldr	r2, [r7, #24]
 8000ed6:	4313      	orrs	r3, r2
 8000ed8:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8000eda:	687b      	ldr	r3, [r7, #4]
 8000edc:	69ba      	ldr	r2, [r7, #24]
 8000ede:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8000ee0:	683b      	ldr	r3, [r7, #0]
 8000ee2:	685b      	ldr	r3, [r3, #4]
 8000ee4:	f003 0303 	and.w	r3, r3, #3
 8000ee8:	2b02      	cmp	r3, #2
 8000eea:	d123      	bne.n	8000f34 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8000eec:	69fb      	ldr	r3, [r7, #28]
 8000eee:	08da      	lsrs	r2, r3, #3
 8000ef0:	687b      	ldr	r3, [r7, #4]
 8000ef2:	3208      	adds	r2, #8
 8000ef4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8000ef8:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8000efa:	69fb      	ldr	r3, [r7, #28]
 8000efc:	f003 0307 	and.w	r3, r3, #7
 8000f00:	009b      	lsls	r3, r3, #2
 8000f02:	220f      	movs	r2, #15
 8000f04:	fa02 f303 	lsl.w	r3, r2, r3
 8000f08:	43db      	mvns	r3, r3
 8000f0a:	69ba      	ldr	r2, [r7, #24]
 8000f0c:	4013      	ands	r3, r2
 8000f0e:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8000f10:	683b      	ldr	r3, [r7, #0]
 8000f12:	691a      	ldr	r2, [r3, #16]
 8000f14:	69fb      	ldr	r3, [r7, #28]
 8000f16:	f003 0307 	and.w	r3, r3, #7
 8000f1a:	009b      	lsls	r3, r3, #2
 8000f1c:	fa02 f303 	lsl.w	r3, r2, r3
 8000f20:	69ba      	ldr	r2, [r7, #24]
 8000f22:	4313      	orrs	r3, r2
 8000f24:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8000f26:	69fb      	ldr	r3, [r7, #28]
 8000f28:	08da      	lsrs	r2, r3, #3
 8000f2a:	687b      	ldr	r3, [r7, #4]
 8000f2c:	3208      	adds	r2, #8
 8000f2e:	69b9      	ldr	r1, [r7, #24]
 8000f30:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8000f34:	687b      	ldr	r3, [r7, #4]
 8000f36:	681b      	ldr	r3, [r3, #0]
 8000f38:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8000f3a:	69fb      	ldr	r3, [r7, #28]
 8000f3c:	005b      	lsls	r3, r3, #1
 8000f3e:	2203      	movs	r2, #3
 8000f40:	fa02 f303 	lsl.w	r3, r2, r3
 8000f44:	43db      	mvns	r3, r3
 8000f46:	69ba      	ldr	r2, [r7, #24]
 8000f48:	4013      	ands	r3, r2
 8000f4a:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8000f4c:	683b      	ldr	r3, [r7, #0]
 8000f4e:	685b      	ldr	r3, [r3, #4]
 8000f50:	f003 0203 	and.w	r2, r3, #3
 8000f54:	69fb      	ldr	r3, [r7, #28]
 8000f56:	005b      	lsls	r3, r3, #1
 8000f58:	fa02 f303 	lsl.w	r3, r2, r3
 8000f5c:	69ba      	ldr	r2, [r7, #24]
 8000f5e:	4313      	orrs	r3, r2
 8000f60:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8000f62:	687b      	ldr	r3, [r7, #4]
 8000f64:	69ba      	ldr	r2, [r7, #24]
 8000f66:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8000f68:	683b      	ldr	r3, [r7, #0]
 8000f6a:	685b      	ldr	r3, [r3, #4]
 8000f6c:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8000f70:	2b00      	cmp	r3, #0
 8000f72:	f000 80a2 	beq.w	80010ba <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000f76:	2300      	movs	r3, #0
 8000f78:	60fb      	str	r3, [r7, #12]
 8000f7a:	4b57      	ldr	r3, [pc, #348]	@ (80010d8 <HAL_GPIO_Init+0x2e8>)
 8000f7c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000f7e:	4a56      	ldr	r2, [pc, #344]	@ (80010d8 <HAL_GPIO_Init+0x2e8>)
 8000f80:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000f84:	6453      	str	r3, [r2, #68]	@ 0x44
 8000f86:	4b54      	ldr	r3, [pc, #336]	@ (80010d8 <HAL_GPIO_Init+0x2e8>)
 8000f88:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000f8a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8000f8e:	60fb      	str	r3, [r7, #12]
 8000f90:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8000f92:	4a52      	ldr	r2, [pc, #328]	@ (80010dc <HAL_GPIO_Init+0x2ec>)
 8000f94:	69fb      	ldr	r3, [r7, #28]
 8000f96:	089b      	lsrs	r3, r3, #2
 8000f98:	3302      	adds	r3, #2
 8000f9a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000f9e:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8000fa0:	69fb      	ldr	r3, [r7, #28]
 8000fa2:	f003 0303 	and.w	r3, r3, #3
 8000fa6:	009b      	lsls	r3, r3, #2
 8000fa8:	220f      	movs	r2, #15
 8000faa:	fa02 f303 	lsl.w	r3, r2, r3
 8000fae:	43db      	mvns	r3, r3
 8000fb0:	69ba      	ldr	r2, [r7, #24]
 8000fb2:	4013      	ands	r3, r2
 8000fb4:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8000fb6:	687b      	ldr	r3, [r7, #4]
 8000fb8:	4a49      	ldr	r2, [pc, #292]	@ (80010e0 <HAL_GPIO_Init+0x2f0>)
 8000fba:	4293      	cmp	r3, r2
 8000fbc:	d019      	beq.n	8000ff2 <HAL_GPIO_Init+0x202>
 8000fbe:	687b      	ldr	r3, [r7, #4]
 8000fc0:	4a48      	ldr	r2, [pc, #288]	@ (80010e4 <HAL_GPIO_Init+0x2f4>)
 8000fc2:	4293      	cmp	r3, r2
 8000fc4:	d013      	beq.n	8000fee <HAL_GPIO_Init+0x1fe>
 8000fc6:	687b      	ldr	r3, [r7, #4]
 8000fc8:	4a47      	ldr	r2, [pc, #284]	@ (80010e8 <HAL_GPIO_Init+0x2f8>)
 8000fca:	4293      	cmp	r3, r2
 8000fcc:	d00d      	beq.n	8000fea <HAL_GPIO_Init+0x1fa>
 8000fce:	687b      	ldr	r3, [r7, #4]
 8000fd0:	4a46      	ldr	r2, [pc, #280]	@ (80010ec <HAL_GPIO_Init+0x2fc>)
 8000fd2:	4293      	cmp	r3, r2
 8000fd4:	d007      	beq.n	8000fe6 <HAL_GPIO_Init+0x1f6>
 8000fd6:	687b      	ldr	r3, [r7, #4]
 8000fd8:	4a45      	ldr	r2, [pc, #276]	@ (80010f0 <HAL_GPIO_Init+0x300>)
 8000fda:	4293      	cmp	r3, r2
 8000fdc:	d101      	bne.n	8000fe2 <HAL_GPIO_Init+0x1f2>
 8000fde:	2304      	movs	r3, #4
 8000fe0:	e008      	b.n	8000ff4 <HAL_GPIO_Init+0x204>
 8000fe2:	2307      	movs	r3, #7
 8000fe4:	e006      	b.n	8000ff4 <HAL_GPIO_Init+0x204>
 8000fe6:	2303      	movs	r3, #3
 8000fe8:	e004      	b.n	8000ff4 <HAL_GPIO_Init+0x204>
 8000fea:	2302      	movs	r3, #2
 8000fec:	e002      	b.n	8000ff4 <HAL_GPIO_Init+0x204>
 8000fee:	2301      	movs	r3, #1
 8000ff0:	e000      	b.n	8000ff4 <HAL_GPIO_Init+0x204>
 8000ff2:	2300      	movs	r3, #0
 8000ff4:	69fa      	ldr	r2, [r7, #28]
 8000ff6:	f002 0203 	and.w	r2, r2, #3
 8000ffa:	0092      	lsls	r2, r2, #2
 8000ffc:	4093      	lsls	r3, r2
 8000ffe:	69ba      	ldr	r2, [r7, #24]
 8001000:	4313      	orrs	r3, r2
 8001002:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8001004:	4935      	ldr	r1, [pc, #212]	@ (80010dc <HAL_GPIO_Init+0x2ec>)
 8001006:	69fb      	ldr	r3, [r7, #28]
 8001008:	089b      	lsrs	r3, r3, #2
 800100a:	3302      	adds	r3, #2
 800100c:	69ba      	ldr	r2, [r7, #24]
 800100e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8001012:	4b38      	ldr	r3, [pc, #224]	@ (80010f4 <HAL_GPIO_Init+0x304>)
 8001014:	689b      	ldr	r3, [r3, #8]
 8001016:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001018:	693b      	ldr	r3, [r7, #16]
 800101a:	43db      	mvns	r3, r3
 800101c:	69ba      	ldr	r2, [r7, #24]
 800101e:	4013      	ands	r3, r2
 8001020:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8001022:	683b      	ldr	r3, [r7, #0]
 8001024:	685b      	ldr	r3, [r3, #4]
 8001026:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800102a:	2b00      	cmp	r3, #0
 800102c:	d003      	beq.n	8001036 <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 800102e:	69ba      	ldr	r2, [r7, #24]
 8001030:	693b      	ldr	r3, [r7, #16]
 8001032:	4313      	orrs	r3, r2
 8001034:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8001036:	4a2f      	ldr	r2, [pc, #188]	@ (80010f4 <HAL_GPIO_Init+0x304>)
 8001038:	69bb      	ldr	r3, [r7, #24]
 800103a:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 800103c:	4b2d      	ldr	r3, [pc, #180]	@ (80010f4 <HAL_GPIO_Init+0x304>)
 800103e:	68db      	ldr	r3, [r3, #12]
 8001040:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001042:	693b      	ldr	r3, [r7, #16]
 8001044:	43db      	mvns	r3, r3
 8001046:	69ba      	ldr	r2, [r7, #24]
 8001048:	4013      	ands	r3, r2
 800104a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 800104c:	683b      	ldr	r3, [r7, #0]
 800104e:	685b      	ldr	r3, [r3, #4]
 8001050:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001054:	2b00      	cmp	r3, #0
 8001056:	d003      	beq.n	8001060 <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 8001058:	69ba      	ldr	r2, [r7, #24]
 800105a:	693b      	ldr	r3, [r7, #16]
 800105c:	4313      	orrs	r3, r2
 800105e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8001060:	4a24      	ldr	r2, [pc, #144]	@ (80010f4 <HAL_GPIO_Init+0x304>)
 8001062:	69bb      	ldr	r3, [r7, #24]
 8001064:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8001066:	4b23      	ldr	r3, [pc, #140]	@ (80010f4 <HAL_GPIO_Init+0x304>)
 8001068:	685b      	ldr	r3, [r3, #4]
 800106a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800106c:	693b      	ldr	r3, [r7, #16]
 800106e:	43db      	mvns	r3, r3
 8001070:	69ba      	ldr	r2, [r7, #24]
 8001072:	4013      	ands	r3, r2
 8001074:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8001076:	683b      	ldr	r3, [r7, #0]
 8001078:	685b      	ldr	r3, [r3, #4]
 800107a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800107e:	2b00      	cmp	r3, #0
 8001080:	d003      	beq.n	800108a <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 8001082:	69ba      	ldr	r2, [r7, #24]
 8001084:	693b      	ldr	r3, [r7, #16]
 8001086:	4313      	orrs	r3, r2
 8001088:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 800108a:	4a1a      	ldr	r2, [pc, #104]	@ (80010f4 <HAL_GPIO_Init+0x304>)
 800108c:	69bb      	ldr	r3, [r7, #24]
 800108e:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8001090:	4b18      	ldr	r3, [pc, #96]	@ (80010f4 <HAL_GPIO_Init+0x304>)
 8001092:	681b      	ldr	r3, [r3, #0]
 8001094:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001096:	693b      	ldr	r3, [r7, #16]
 8001098:	43db      	mvns	r3, r3
 800109a:	69ba      	ldr	r2, [r7, #24]
 800109c:	4013      	ands	r3, r2
 800109e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80010a0:	683b      	ldr	r3, [r7, #0]
 80010a2:	685b      	ldr	r3, [r3, #4]
 80010a4:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80010a8:	2b00      	cmp	r3, #0
 80010aa:	d003      	beq.n	80010b4 <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 80010ac:	69ba      	ldr	r2, [r7, #24]
 80010ae:	693b      	ldr	r3, [r7, #16]
 80010b0:	4313      	orrs	r3, r2
 80010b2:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 80010b4:	4a0f      	ldr	r2, [pc, #60]	@ (80010f4 <HAL_GPIO_Init+0x304>)
 80010b6:	69bb      	ldr	r3, [r7, #24]
 80010b8:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80010ba:	69fb      	ldr	r3, [r7, #28]
 80010bc:	3301      	adds	r3, #1
 80010be:	61fb      	str	r3, [r7, #28]
 80010c0:	69fb      	ldr	r3, [r7, #28]
 80010c2:	2b0f      	cmp	r3, #15
 80010c4:	f67f aea2 	bls.w	8000e0c <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 80010c8:	bf00      	nop
 80010ca:	bf00      	nop
 80010cc:	3724      	adds	r7, #36	@ 0x24
 80010ce:	46bd      	mov	sp, r7
 80010d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010d4:	4770      	bx	lr
 80010d6:	bf00      	nop
 80010d8:	40023800 	.word	0x40023800
 80010dc:	40013800 	.word	0x40013800
 80010e0:	40020000 	.word	0x40020000
 80010e4:	40020400 	.word	0x40020400
 80010e8:	40020800 	.word	0x40020800
 80010ec:	40020c00 	.word	0x40020c00
 80010f0:	40021000 	.word	0x40021000
 80010f4:	40013c00 	.word	0x40013c00

080010f8 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80010f8:	b480      	push	{r7}
 80010fa:	b083      	sub	sp, #12
 80010fc:	af00      	add	r7, sp, #0
 80010fe:	6078      	str	r0, [r7, #4]
 8001100:	460b      	mov	r3, r1
 8001102:	807b      	strh	r3, [r7, #2]
 8001104:	4613      	mov	r3, r2
 8001106:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8001108:	787b      	ldrb	r3, [r7, #1]
 800110a:	2b00      	cmp	r3, #0
 800110c:	d003      	beq.n	8001116 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800110e:	887a      	ldrh	r2, [r7, #2]
 8001110:	687b      	ldr	r3, [r7, #4]
 8001112:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8001114:	e003      	b.n	800111e <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8001116:	887b      	ldrh	r3, [r7, #2]
 8001118:	041a      	lsls	r2, r3, #16
 800111a:	687b      	ldr	r3, [r7, #4]
 800111c:	619a      	str	r2, [r3, #24]
}
 800111e:	bf00      	nop
 8001120:	370c      	adds	r7, #12
 8001122:	46bd      	mov	sp, r7
 8001124:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001128:	4770      	bx	lr

0800112a <HAL_IWDG_Init>:
  * @param  hiwdg  pointer to a IWDG_HandleTypeDef structure that contains
  *                the configuration information for the specified IWDG module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_IWDG_Init(IWDG_HandleTypeDef *hiwdg)
{
 800112a:	b580      	push	{r7, lr}
 800112c:	b084      	sub	sp, #16
 800112e:	af00      	add	r7, sp, #0
 8001130:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check the IWDG handle allocation */
  if (hiwdg == NULL)
 8001132:	687b      	ldr	r3, [r7, #4]
 8001134:	2b00      	cmp	r3, #0
 8001136:	d101      	bne.n	800113c <HAL_IWDG_Init+0x12>
  {
    return HAL_ERROR;
 8001138:	2301      	movs	r3, #1
 800113a:	e036      	b.n	80011aa <HAL_IWDG_Init+0x80>
  assert_param(IS_IWDG_ALL_INSTANCE(hiwdg->Instance));
  assert_param(IS_IWDG_PRESCALER(hiwdg->Init.Prescaler));
  assert_param(IS_IWDG_RELOAD(hiwdg->Init.Reload));

  /* Enable IWDG. LSI is turned on automatically */
  __HAL_IWDG_START(hiwdg);
 800113c:	687b      	ldr	r3, [r7, #4]
 800113e:	681b      	ldr	r3, [r3, #0]
 8001140:	f64c 42cc 	movw	r2, #52428	@ 0xcccc
 8001144:	601a      	str	r2, [r3, #0]

  /* Enable write access to IWDG_PR and IWDG_RLR registers by writing
  0x5555 in KR */
  IWDG_ENABLE_WRITE_ACCESS(hiwdg);
 8001146:	687b      	ldr	r3, [r7, #4]
 8001148:	681b      	ldr	r3, [r3, #0]
 800114a:	f245 5255 	movw	r2, #21845	@ 0x5555
 800114e:	601a      	str	r2, [r3, #0]

  /* Write to IWDG registers the Prescaler & Reload values to work with */
  hiwdg->Instance->PR = hiwdg->Init.Prescaler;
 8001150:	687b      	ldr	r3, [r7, #4]
 8001152:	681b      	ldr	r3, [r3, #0]
 8001154:	687a      	ldr	r2, [r7, #4]
 8001156:	6852      	ldr	r2, [r2, #4]
 8001158:	605a      	str	r2, [r3, #4]
  hiwdg->Instance->RLR = hiwdg->Init.Reload;
 800115a:	687b      	ldr	r3, [r7, #4]
 800115c:	681b      	ldr	r3, [r3, #0]
 800115e:	687a      	ldr	r2, [r7, #4]
 8001160:	6892      	ldr	r2, [r2, #8]
 8001162:	609a      	str	r2, [r3, #8]

  /* Check pending flag, if previous update not done, return timeout */
  tickstart = HAL_GetTick();
 8001164:	f7ff fd2e 	bl	8000bc4 <HAL_GetTick>
 8001168:	60f8      	str	r0, [r7, #12]

  /* Wait for register to be updated */
  while ((hiwdg->Instance->SR & IWDG_KERNEL_UPDATE_FLAGS) != 0x00u)
 800116a:	e011      	b.n	8001190 <HAL_IWDG_Init+0x66>
  {
    if ((HAL_GetTick() - tickstart) > HAL_IWDG_DEFAULT_TIMEOUT)
 800116c:	f7ff fd2a 	bl	8000bc4 <HAL_GetTick>
 8001170:	4602      	mov	r2, r0
 8001172:	68fb      	ldr	r3, [r7, #12]
 8001174:	1ad3      	subs	r3, r2, r3
 8001176:	f641 0201 	movw	r2, #6145	@ 0x1801
 800117a:	4293      	cmp	r3, r2
 800117c:	d908      	bls.n	8001190 <HAL_IWDG_Init+0x66>
    {
      if ((hiwdg->Instance->SR & IWDG_KERNEL_UPDATE_FLAGS) != 0x00u)
 800117e:	687b      	ldr	r3, [r7, #4]
 8001180:	681b      	ldr	r3, [r3, #0]
 8001182:	68db      	ldr	r3, [r3, #12]
 8001184:	f003 0303 	and.w	r3, r3, #3
 8001188:	2b00      	cmp	r3, #0
 800118a:	d001      	beq.n	8001190 <HAL_IWDG_Init+0x66>
      {
        return HAL_TIMEOUT;
 800118c:	2303      	movs	r3, #3
 800118e:	e00c      	b.n	80011aa <HAL_IWDG_Init+0x80>
  while ((hiwdg->Instance->SR & IWDG_KERNEL_UPDATE_FLAGS) != 0x00u)
 8001190:	687b      	ldr	r3, [r7, #4]
 8001192:	681b      	ldr	r3, [r3, #0]
 8001194:	68db      	ldr	r3, [r3, #12]
 8001196:	f003 0303 	and.w	r3, r3, #3
 800119a:	2b00      	cmp	r3, #0
 800119c:	d1e6      	bne.n	800116c <HAL_IWDG_Init+0x42>
      }
    }
  }

  /* Reload IWDG counter with value defined in the reload register */
  __HAL_IWDG_RELOAD_COUNTER(hiwdg);
 800119e:	687b      	ldr	r3, [r7, #4]
 80011a0:	681b      	ldr	r3, [r3, #0]
 80011a2:	f64a 22aa 	movw	r2, #43690	@ 0xaaaa
 80011a6:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 80011a8:	2300      	movs	r3, #0
}
 80011aa:	4618      	mov	r0, r3
 80011ac:	3710      	adds	r7, #16
 80011ae:	46bd      	mov	sp, r7
 80011b0:	bd80      	pop	{r7, pc}

080011b2 <HAL_IWDG_Refresh>:
  * @param  hiwdg  pointer to a IWDG_HandleTypeDef structure that contains
  *                the configuration information for the specified IWDG module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_IWDG_Refresh(IWDG_HandleTypeDef *hiwdg)
{
 80011b2:	b480      	push	{r7}
 80011b4:	b083      	sub	sp, #12
 80011b6:	af00      	add	r7, sp, #0
 80011b8:	6078      	str	r0, [r7, #4]
  /* Reload IWDG counter with value defined in the reload register */
  __HAL_IWDG_RELOAD_COUNTER(hiwdg);
 80011ba:	687b      	ldr	r3, [r7, #4]
 80011bc:	681b      	ldr	r3, [r3, #0]
 80011be:	f64a 22aa 	movw	r2, #43690	@ 0xaaaa
 80011c2:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 80011c4:	2300      	movs	r3, #0
}
 80011c6:	4618      	mov	r0, r3
 80011c8:	370c      	adds	r7, #12
 80011ca:	46bd      	mov	sp, r7
 80011cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011d0:	4770      	bx	lr
	...

080011d4 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80011d4:	b580      	push	{r7, lr}
 80011d6:	b086      	sub	sp, #24
 80011d8:	af00      	add	r7, sp, #0
 80011da:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80011dc:	687b      	ldr	r3, [r7, #4]
 80011de:	2b00      	cmp	r3, #0
 80011e0:	d101      	bne.n	80011e6 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80011e2:	2301      	movs	r3, #1
 80011e4:	e267      	b.n	80016b6 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80011e6:	687b      	ldr	r3, [r7, #4]
 80011e8:	681b      	ldr	r3, [r3, #0]
 80011ea:	f003 0301 	and.w	r3, r3, #1
 80011ee:	2b00      	cmp	r3, #0
 80011f0:	d075      	beq.n	80012de <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 80011f2:	4b88      	ldr	r3, [pc, #544]	@ (8001414 <HAL_RCC_OscConfig+0x240>)
 80011f4:	689b      	ldr	r3, [r3, #8]
 80011f6:	f003 030c 	and.w	r3, r3, #12
 80011fa:	2b04      	cmp	r3, #4
 80011fc:	d00c      	beq.n	8001218 <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80011fe:	4b85      	ldr	r3, [pc, #532]	@ (8001414 <HAL_RCC_OscConfig+0x240>)
 8001200:	689b      	ldr	r3, [r3, #8]
 8001202:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8001206:	2b08      	cmp	r3, #8
 8001208:	d112      	bne.n	8001230 <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800120a:	4b82      	ldr	r3, [pc, #520]	@ (8001414 <HAL_RCC_OscConfig+0x240>)
 800120c:	685b      	ldr	r3, [r3, #4]
 800120e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8001212:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8001216:	d10b      	bne.n	8001230 <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001218:	4b7e      	ldr	r3, [pc, #504]	@ (8001414 <HAL_RCC_OscConfig+0x240>)
 800121a:	681b      	ldr	r3, [r3, #0]
 800121c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001220:	2b00      	cmp	r3, #0
 8001222:	d05b      	beq.n	80012dc <HAL_RCC_OscConfig+0x108>
 8001224:	687b      	ldr	r3, [r7, #4]
 8001226:	685b      	ldr	r3, [r3, #4]
 8001228:	2b00      	cmp	r3, #0
 800122a:	d157      	bne.n	80012dc <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 800122c:	2301      	movs	r3, #1
 800122e:	e242      	b.n	80016b6 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001230:	687b      	ldr	r3, [r7, #4]
 8001232:	685b      	ldr	r3, [r3, #4]
 8001234:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8001238:	d106      	bne.n	8001248 <HAL_RCC_OscConfig+0x74>
 800123a:	4b76      	ldr	r3, [pc, #472]	@ (8001414 <HAL_RCC_OscConfig+0x240>)
 800123c:	681b      	ldr	r3, [r3, #0]
 800123e:	4a75      	ldr	r2, [pc, #468]	@ (8001414 <HAL_RCC_OscConfig+0x240>)
 8001240:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001244:	6013      	str	r3, [r2, #0]
 8001246:	e01d      	b.n	8001284 <HAL_RCC_OscConfig+0xb0>
 8001248:	687b      	ldr	r3, [r7, #4]
 800124a:	685b      	ldr	r3, [r3, #4]
 800124c:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8001250:	d10c      	bne.n	800126c <HAL_RCC_OscConfig+0x98>
 8001252:	4b70      	ldr	r3, [pc, #448]	@ (8001414 <HAL_RCC_OscConfig+0x240>)
 8001254:	681b      	ldr	r3, [r3, #0]
 8001256:	4a6f      	ldr	r2, [pc, #444]	@ (8001414 <HAL_RCC_OscConfig+0x240>)
 8001258:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800125c:	6013      	str	r3, [r2, #0]
 800125e:	4b6d      	ldr	r3, [pc, #436]	@ (8001414 <HAL_RCC_OscConfig+0x240>)
 8001260:	681b      	ldr	r3, [r3, #0]
 8001262:	4a6c      	ldr	r2, [pc, #432]	@ (8001414 <HAL_RCC_OscConfig+0x240>)
 8001264:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001268:	6013      	str	r3, [r2, #0]
 800126a:	e00b      	b.n	8001284 <HAL_RCC_OscConfig+0xb0>
 800126c:	4b69      	ldr	r3, [pc, #420]	@ (8001414 <HAL_RCC_OscConfig+0x240>)
 800126e:	681b      	ldr	r3, [r3, #0]
 8001270:	4a68      	ldr	r2, [pc, #416]	@ (8001414 <HAL_RCC_OscConfig+0x240>)
 8001272:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8001276:	6013      	str	r3, [r2, #0]
 8001278:	4b66      	ldr	r3, [pc, #408]	@ (8001414 <HAL_RCC_OscConfig+0x240>)
 800127a:	681b      	ldr	r3, [r3, #0]
 800127c:	4a65      	ldr	r2, [pc, #404]	@ (8001414 <HAL_RCC_OscConfig+0x240>)
 800127e:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8001282:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8001284:	687b      	ldr	r3, [r7, #4]
 8001286:	685b      	ldr	r3, [r3, #4]
 8001288:	2b00      	cmp	r3, #0
 800128a:	d013      	beq.n	80012b4 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800128c:	f7ff fc9a 	bl	8000bc4 <HAL_GetTick>
 8001290:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001292:	e008      	b.n	80012a6 <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001294:	f7ff fc96 	bl	8000bc4 <HAL_GetTick>
 8001298:	4602      	mov	r2, r0
 800129a:	693b      	ldr	r3, [r7, #16]
 800129c:	1ad3      	subs	r3, r2, r3
 800129e:	2b64      	cmp	r3, #100	@ 0x64
 80012a0:	d901      	bls.n	80012a6 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 80012a2:	2303      	movs	r3, #3
 80012a4:	e207      	b.n	80016b6 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80012a6:	4b5b      	ldr	r3, [pc, #364]	@ (8001414 <HAL_RCC_OscConfig+0x240>)
 80012a8:	681b      	ldr	r3, [r3, #0]
 80012aa:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80012ae:	2b00      	cmp	r3, #0
 80012b0:	d0f0      	beq.n	8001294 <HAL_RCC_OscConfig+0xc0>
 80012b2:	e014      	b.n	80012de <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80012b4:	f7ff fc86 	bl	8000bc4 <HAL_GetTick>
 80012b8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80012ba:	e008      	b.n	80012ce <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80012bc:	f7ff fc82 	bl	8000bc4 <HAL_GetTick>
 80012c0:	4602      	mov	r2, r0
 80012c2:	693b      	ldr	r3, [r7, #16]
 80012c4:	1ad3      	subs	r3, r2, r3
 80012c6:	2b64      	cmp	r3, #100	@ 0x64
 80012c8:	d901      	bls.n	80012ce <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80012ca:	2303      	movs	r3, #3
 80012cc:	e1f3      	b.n	80016b6 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80012ce:	4b51      	ldr	r3, [pc, #324]	@ (8001414 <HAL_RCC_OscConfig+0x240>)
 80012d0:	681b      	ldr	r3, [r3, #0]
 80012d2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80012d6:	2b00      	cmp	r3, #0
 80012d8:	d1f0      	bne.n	80012bc <HAL_RCC_OscConfig+0xe8>
 80012da:	e000      	b.n	80012de <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80012dc:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80012de:	687b      	ldr	r3, [r7, #4]
 80012e0:	681b      	ldr	r3, [r3, #0]
 80012e2:	f003 0302 	and.w	r3, r3, #2
 80012e6:	2b00      	cmp	r3, #0
 80012e8:	d063      	beq.n	80013b2 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 80012ea:	4b4a      	ldr	r3, [pc, #296]	@ (8001414 <HAL_RCC_OscConfig+0x240>)
 80012ec:	689b      	ldr	r3, [r3, #8]
 80012ee:	f003 030c 	and.w	r3, r3, #12
 80012f2:	2b00      	cmp	r3, #0
 80012f4:	d00b      	beq.n	800130e <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80012f6:	4b47      	ldr	r3, [pc, #284]	@ (8001414 <HAL_RCC_OscConfig+0x240>)
 80012f8:	689b      	ldr	r3, [r3, #8]
 80012fa:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 80012fe:	2b08      	cmp	r3, #8
 8001300:	d11c      	bne.n	800133c <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8001302:	4b44      	ldr	r3, [pc, #272]	@ (8001414 <HAL_RCC_OscConfig+0x240>)
 8001304:	685b      	ldr	r3, [r3, #4]
 8001306:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800130a:	2b00      	cmp	r3, #0
 800130c:	d116      	bne.n	800133c <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800130e:	4b41      	ldr	r3, [pc, #260]	@ (8001414 <HAL_RCC_OscConfig+0x240>)
 8001310:	681b      	ldr	r3, [r3, #0]
 8001312:	f003 0302 	and.w	r3, r3, #2
 8001316:	2b00      	cmp	r3, #0
 8001318:	d005      	beq.n	8001326 <HAL_RCC_OscConfig+0x152>
 800131a:	687b      	ldr	r3, [r7, #4]
 800131c:	68db      	ldr	r3, [r3, #12]
 800131e:	2b01      	cmp	r3, #1
 8001320:	d001      	beq.n	8001326 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8001322:	2301      	movs	r3, #1
 8001324:	e1c7      	b.n	80016b6 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001326:	4b3b      	ldr	r3, [pc, #236]	@ (8001414 <HAL_RCC_OscConfig+0x240>)
 8001328:	681b      	ldr	r3, [r3, #0]
 800132a:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 800132e:	687b      	ldr	r3, [r7, #4]
 8001330:	691b      	ldr	r3, [r3, #16]
 8001332:	00db      	lsls	r3, r3, #3
 8001334:	4937      	ldr	r1, [pc, #220]	@ (8001414 <HAL_RCC_OscConfig+0x240>)
 8001336:	4313      	orrs	r3, r2
 8001338:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800133a:	e03a      	b.n	80013b2 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 800133c:	687b      	ldr	r3, [r7, #4]
 800133e:	68db      	ldr	r3, [r3, #12]
 8001340:	2b00      	cmp	r3, #0
 8001342:	d020      	beq.n	8001386 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001344:	4b34      	ldr	r3, [pc, #208]	@ (8001418 <HAL_RCC_OscConfig+0x244>)
 8001346:	2201      	movs	r2, #1
 8001348:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800134a:	f7ff fc3b 	bl	8000bc4 <HAL_GetTick>
 800134e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001350:	e008      	b.n	8001364 <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001352:	f7ff fc37 	bl	8000bc4 <HAL_GetTick>
 8001356:	4602      	mov	r2, r0
 8001358:	693b      	ldr	r3, [r7, #16]
 800135a:	1ad3      	subs	r3, r2, r3
 800135c:	2b02      	cmp	r3, #2
 800135e:	d901      	bls.n	8001364 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8001360:	2303      	movs	r3, #3
 8001362:	e1a8      	b.n	80016b6 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001364:	4b2b      	ldr	r3, [pc, #172]	@ (8001414 <HAL_RCC_OscConfig+0x240>)
 8001366:	681b      	ldr	r3, [r3, #0]
 8001368:	f003 0302 	and.w	r3, r3, #2
 800136c:	2b00      	cmp	r3, #0
 800136e:	d0f0      	beq.n	8001352 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001370:	4b28      	ldr	r3, [pc, #160]	@ (8001414 <HAL_RCC_OscConfig+0x240>)
 8001372:	681b      	ldr	r3, [r3, #0]
 8001374:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8001378:	687b      	ldr	r3, [r7, #4]
 800137a:	691b      	ldr	r3, [r3, #16]
 800137c:	00db      	lsls	r3, r3, #3
 800137e:	4925      	ldr	r1, [pc, #148]	@ (8001414 <HAL_RCC_OscConfig+0x240>)
 8001380:	4313      	orrs	r3, r2
 8001382:	600b      	str	r3, [r1, #0]
 8001384:	e015      	b.n	80013b2 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001386:	4b24      	ldr	r3, [pc, #144]	@ (8001418 <HAL_RCC_OscConfig+0x244>)
 8001388:	2200      	movs	r2, #0
 800138a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800138c:	f7ff fc1a 	bl	8000bc4 <HAL_GetTick>
 8001390:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001392:	e008      	b.n	80013a6 <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001394:	f7ff fc16 	bl	8000bc4 <HAL_GetTick>
 8001398:	4602      	mov	r2, r0
 800139a:	693b      	ldr	r3, [r7, #16]
 800139c:	1ad3      	subs	r3, r2, r3
 800139e:	2b02      	cmp	r3, #2
 80013a0:	d901      	bls.n	80013a6 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 80013a2:	2303      	movs	r3, #3
 80013a4:	e187      	b.n	80016b6 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80013a6:	4b1b      	ldr	r3, [pc, #108]	@ (8001414 <HAL_RCC_OscConfig+0x240>)
 80013a8:	681b      	ldr	r3, [r3, #0]
 80013aa:	f003 0302 	and.w	r3, r3, #2
 80013ae:	2b00      	cmp	r3, #0
 80013b0:	d1f0      	bne.n	8001394 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80013b2:	687b      	ldr	r3, [r7, #4]
 80013b4:	681b      	ldr	r3, [r3, #0]
 80013b6:	f003 0308 	and.w	r3, r3, #8
 80013ba:	2b00      	cmp	r3, #0
 80013bc:	d036      	beq.n	800142c <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 80013be:	687b      	ldr	r3, [r7, #4]
 80013c0:	695b      	ldr	r3, [r3, #20]
 80013c2:	2b00      	cmp	r3, #0
 80013c4:	d016      	beq.n	80013f4 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80013c6:	4b15      	ldr	r3, [pc, #84]	@ (800141c <HAL_RCC_OscConfig+0x248>)
 80013c8:	2201      	movs	r2, #1
 80013ca:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80013cc:	f7ff fbfa 	bl	8000bc4 <HAL_GetTick>
 80013d0:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80013d2:	e008      	b.n	80013e6 <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80013d4:	f7ff fbf6 	bl	8000bc4 <HAL_GetTick>
 80013d8:	4602      	mov	r2, r0
 80013da:	693b      	ldr	r3, [r7, #16]
 80013dc:	1ad3      	subs	r3, r2, r3
 80013de:	2b02      	cmp	r3, #2
 80013e0:	d901      	bls.n	80013e6 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 80013e2:	2303      	movs	r3, #3
 80013e4:	e167      	b.n	80016b6 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80013e6:	4b0b      	ldr	r3, [pc, #44]	@ (8001414 <HAL_RCC_OscConfig+0x240>)
 80013e8:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80013ea:	f003 0302 	and.w	r3, r3, #2
 80013ee:	2b00      	cmp	r3, #0
 80013f0:	d0f0      	beq.n	80013d4 <HAL_RCC_OscConfig+0x200>
 80013f2:	e01b      	b.n	800142c <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80013f4:	4b09      	ldr	r3, [pc, #36]	@ (800141c <HAL_RCC_OscConfig+0x248>)
 80013f6:	2200      	movs	r2, #0
 80013f8:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80013fa:	f7ff fbe3 	bl	8000bc4 <HAL_GetTick>
 80013fe:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001400:	e00e      	b.n	8001420 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001402:	f7ff fbdf 	bl	8000bc4 <HAL_GetTick>
 8001406:	4602      	mov	r2, r0
 8001408:	693b      	ldr	r3, [r7, #16]
 800140a:	1ad3      	subs	r3, r2, r3
 800140c:	2b02      	cmp	r3, #2
 800140e:	d907      	bls.n	8001420 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8001410:	2303      	movs	r3, #3
 8001412:	e150      	b.n	80016b6 <HAL_RCC_OscConfig+0x4e2>
 8001414:	40023800 	.word	0x40023800
 8001418:	42470000 	.word	0x42470000
 800141c:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001420:	4b88      	ldr	r3, [pc, #544]	@ (8001644 <HAL_RCC_OscConfig+0x470>)
 8001422:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8001424:	f003 0302 	and.w	r3, r3, #2
 8001428:	2b00      	cmp	r3, #0
 800142a:	d1ea      	bne.n	8001402 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800142c:	687b      	ldr	r3, [r7, #4]
 800142e:	681b      	ldr	r3, [r3, #0]
 8001430:	f003 0304 	and.w	r3, r3, #4
 8001434:	2b00      	cmp	r3, #0
 8001436:	f000 8097 	beq.w	8001568 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 800143a:	2300      	movs	r3, #0
 800143c:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800143e:	4b81      	ldr	r3, [pc, #516]	@ (8001644 <HAL_RCC_OscConfig+0x470>)
 8001440:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001442:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001446:	2b00      	cmp	r3, #0
 8001448:	d10f      	bne.n	800146a <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800144a:	2300      	movs	r3, #0
 800144c:	60bb      	str	r3, [r7, #8]
 800144e:	4b7d      	ldr	r3, [pc, #500]	@ (8001644 <HAL_RCC_OscConfig+0x470>)
 8001450:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001452:	4a7c      	ldr	r2, [pc, #496]	@ (8001644 <HAL_RCC_OscConfig+0x470>)
 8001454:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001458:	6413      	str	r3, [r2, #64]	@ 0x40
 800145a:	4b7a      	ldr	r3, [pc, #488]	@ (8001644 <HAL_RCC_OscConfig+0x470>)
 800145c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800145e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001462:	60bb      	str	r3, [r7, #8]
 8001464:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8001466:	2301      	movs	r3, #1
 8001468:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800146a:	4b77      	ldr	r3, [pc, #476]	@ (8001648 <HAL_RCC_OscConfig+0x474>)
 800146c:	681b      	ldr	r3, [r3, #0]
 800146e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001472:	2b00      	cmp	r3, #0
 8001474:	d118      	bne.n	80014a8 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001476:	4b74      	ldr	r3, [pc, #464]	@ (8001648 <HAL_RCC_OscConfig+0x474>)
 8001478:	681b      	ldr	r3, [r3, #0]
 800147a:	4a73      	ldr	r2, [pc, #460]	@ (8001648 <HAL_RCC_OscConfig+0x474>)
 800147c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001480:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001482:	f7ff fb9f 	bl	8000bc4 <HAL_GetTick>
 8001486:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001488:	e008      	b.n	800149c <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800148a:	f7ff fb9b 	bl	8000bc4 <HAL_GetTick>
 800148e:	4602      	mov	r2, r0
 8001490:	693b      	ldr	r3, [r7, #16]
 8001492:	1ad3      	subs	r3, r2, r3
 8001494:	2b02      	cmp	r3, #2
 8001496:	d901      	bls.n	800149c <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8001498:	2303      	movs	r3, #3
 800149a:	e10c      	b.n	80016b6 <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800149c:	4b6a      	ldr	r3, [pc, #424]	@ (8001648 <HAL_RCC_OscConfig+0x474>)
 800149e:	681b      	ldr	r3, [r3, #0]
 80014a0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80014a4:	2b00      	cmp	r3, #0
 80014a6:	d0f0      	beq.n	800148a <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80014a8:	687b      	ldr	r3, [r7, #4]
 80014aa:	689b      	ldr	r3, [r3, #8]
 80014ac:	2b01      	cmp	r3, #1
 80014ae:	d106      	bne.n	80014be <HAL_RCC_OscConfig+0x2ea>
 80014b0:	4b64      	ldr	r3, [pc, #400]	@ (8001644 <HAL_RCC_OscConfig+0x470>)
 80014b2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80014b4:	4a63      	ldr	r2, [pc, #396]	@ (8001644 <HAL_RCC_OscConfig+0x470>)
 80014b6:	f043 0301 	orr.w	r3, r3, #1
 80014ba:	6713      	str	r3, [r2, #112]	@ 0x70
 80014bc:	e01c      	b.n	80014f8 <HAL_RCC_OscConfig+0x324>
 80014be:	687b      	ldr	r3, [r7, #4]
 80014c0:	689b      	ldr	r3, [r3, #8]
 80014c2:	2b05      	cmp	r3, #5
 80014c4:	d10c      	bne.n	80014e0 <HAL_RCC_OscConfig+0x30c>
 80014c6:	4b5f      	ldr	r3, [pc, #380]	@ (8001644 <HAL_RCC_OscConfig+0x470>)
 80014c8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80014ca:	4a5e      	ldr	r2, [pc, #376]	@ (8001644 <HAL_RCC_OscConfig+0x470>)
 80014cc:	f043 0304 	orr.w	r3, r3, #4
 80014d0:	6713      	str	r3, [r2, #112]	@ 0x70
 80014d2:	4b5c      	ldr	r3, [pc, #368]	@ (8001644 <HAL_RCC_OscConfig+0x470>)
 80014d4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80014d6:	4a5b      	ldr	r2, [pc, #364]	@ (8001644 <HAL_RCC_OscConfig+0x470>)
 80014d8:	f043 0301 	orr.w	r3, r3, #1
 80014dc:	6713      	str	r3, [r2, #112]	@ 0x70
 80014de:	e00b      	b.n	80014f8 <HAL_RCC_OscConfig+0x324>
 80014e0:	4b58      	ldr	r3, [pc, #352]	@ (8001644 <HAL_RCC_OscConfig+0x470>)
 80014e2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80014e4:	4a57      	ldr	r2, [pc, #348]	@ (8001644 <HAL_RCC_OscConfig+0x470>)
 80014e6:	f023 0301 	bic.w	r3, r3, #1
 80014ea:	6713      	str	r3, [r2, #112]	@ 0x70
 80014ec:	4b55      	ldr	r3, [pc, #340]	@ (8001644 <HAL_RCC_OscConfig+0x470>)
 80014ee:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80014f0:	4a54      	ldr	r2, [pc, #336]	@ (8001644 <HAL_RCC_OscConfig+0x470>)
 80014f2:	f023 0304 	bic.w	r3, r3, #4
 80014f6:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80014f8:	687b      	ldr	r3, [r7, #4]
 80014fa:	689b      	ldr	r3, [r3, #8]
 80014fc:	2b00      	cmp	r3, #0
 80014fe:	d015      	beq.n	800152c <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001500:	f7ff fb60 	bl	8000bc4 <HAL_GetTick>
 8001504:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001506:	e00a      	b.n	800151e <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001508:	f7ff fb5c 	bl	8000bc4 <HAL_GetTick>
 800150c:	4602      	mov	r2, r0
 800150e:	693b      	ldr	r3, [r7, #16]
 8001510:	1ad3      	subs	r3, r2, r3
 8001512:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001516:	4293      	cmp	r3, r2
 8001518:	d901      	bls.n	800151e <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 800151a:	2303      	movs	r3, #3
 800151c:	e0cb      	b.n	80016b6 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800151e:	4b49      	ldr	r3, [pc, #292]	@ (8001644 <HAL_RCC_OscConfig+0x470>)
 8001520:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001522:	f003 0302 	and.w	r3, r3, #2
 8001526:	2b00      	cmp	r3, #0
 8001528:	d0ee      	beq.n	8001508 <HAL_RCC_OscConfig+0x334>
 800152a:	e014      	b.n	8001556 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800152c:	f7ff fb4a 	bl	8000bc4 <HAL_GetTick>
 8001530:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001532:	e00a      	b.n	800154a <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001534:	f7ff fb46 	bl	8000bc4 <HAL_GetTick>
 8001538:	4602      	mov	r2, r0
 800153a:	693b      	ldr	r3, [r7, #16]
 800153c:	1ad3      	subs	r3, r2, r3
 800153e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001542:	4293      	cmp	r3, r2
 8001544:	d901      	bls.n	800154a <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8001546:	2303      	movs	r3, #3
 8001548:	e0b5      	b.n	80016b6 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800154a:	4b3e      	ldr	r3, [pc, #248]	@ (8001644 <HAL_RCC_OscConfig+0x470>)
 800154c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800154e:	f003 0302 	and.w	r3, r3, #2
 8001552:	2b00      	cmp	r3, #0
 8001554:	d1ee      	bne.n	8001534 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8001556:	7dfb      	ldrb	r3, [r7, #23]
 8001558:	2b01      	cmp	r3, #1
 800155a:	d105      	bne.n	8001568 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800155c:	4b39      	ldr	r3, [pc, #228]	@ (8001644 <HAL_RCC_OscConfig+0x470>)
 800155e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001560:	4a38      	ldr	r2, [pc, #224]	@ (8001644 <HAL_RCC_OscConfig+0x470>)
 8001562:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8001566:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001568:	687b      	ldr	r3, [r7, #4]
 800156a:	699b      	ldr	r3, [r3, #24]
 800156c:	2b00      	cmp	r3, #0
 800156e:	f000 80a1 	beq.w	80016b4 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8001572:	4b34      	ldr	r3, [pc, #208]	@ (8001644 <HAL_RCC_OscConfig+0x470>)
 8001574:	689b      	ldr	r3, [r3, #8]
 8001576:	f003 030c 	and.w	r3, r3, #12
 800157a:	2b08      	cmp	r3, #8
 800157c:	d05c      	beq.n	8001638 <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800157e:	687b      	ldr	r3, [r7, #4]
 8001580:	699b      	ldr	r3, [r3, #24]
 8001582:	2b02      	cmp	r3, #2
 8001584:	d141      	bne.n	800160a <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001586:	4b31      	ldr	r3, [pc, #196]	@ (800164c <HAL_RCC_OscConfig+0x478>)
 8001588:	2200      	movs	r2, #0
 800158a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800158c:	f7ff fb1a 	bl	8000bc4 <HAL_GetTick>
 8001590:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001592:	e008      	b.n	80015a6 <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001594:	f7ff fb16 	bl	8000bc4 <HAL_GetTick>
 8001598:	4602      	mov	r2, r0
 800159a:	693b      	ldr	r3, [r7, #16]
 800159c:	1ad3      	subs	r3, r2, r3
 800159e:	2b02      	cmp	r3, #2
 80015a0:	d901      	bls.n	80015a6 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 80015a2:	2303      	movs	r3, #3
 80015a4:	e087      	b.n	80016b6 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80015a6:	4b27      	ldr	r3, [pc, #156]	@ (8001644 <HAL_RCC_OscConfig+0x470>)
 80015a8:	681b      	ldr	r3, [r3, #0]
 80015aa:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80015ae:	2b00      	cmp	r3, #0
 80015b0:	d1f0      	bne.n	8001594 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 80015b2:	687b      	ldr	r3, [r7, #4]
 80015b4:	69da      	ldr	r2, [r3, #28]
 80015b6:	687b      	ldr	r3, [r7, #4]
 80015b8:	6a1b      	ldr	r3, [r3, #32]
 80015ba:	431a      	orrs	r2, r3
 80015bc:	687b      	ldr	r3, [r7, #4]
 80015be:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80015c0:	019b      	lsls	r3, r3, #6
 80015c2:	431a      	orrs	r2, r3
 80015c4:	687b      	ldr	r3, [r7, #4]
 80015c6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80015c8:	085b      	lsrs	r3, r3, #1
 80015ca:	3b01      	subs	r3, #1
 80015cc:	041b      	lsls	r3, r3, #16
 80015ce:	431a      	orrs	r2, r3
 80015d0:	687b      	ldr	r3, [r7, #4]
 80015d2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80015d4:	061b      	lsls	r3, r3, #24
 80015d6:	491b      	ldr	r1, [pc, #108]	@ (8001644 <HAL_RCC_OscConfig+0x470>)
 80015d8:	4313      	orrs	r3, r2
 80015da:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80015dc:	4b1b      	ldr	r3, [pc, #108]	@ (800164c <HAL_RCC_OscConfig+0x478>)
 80015de:	2201      	movs	r2, #1
 80015e0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80015e2:	f7ff faef 	bl	8000bc4 <HAL_GetTick>
 80015e6:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80015e8:	e008      	b.n	80015fc <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80015ea:	f7ff faeb 	bl	8000bc4 <HAL_GetTick>
 80015ee:	4602      	mov	r2, r0
 80015f0:	693b      	ldr	r3, [r7, #16]
 80015f2:	1ad3      	subs	r3, r2, r3
 80015f4:	2b02      	cmp	r3, #2
 80015f6:	d901      	bls.n	80015fc <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 80015f8:	2303      	movs	r3, #3
 80015fa:	e05c      	b.n	80016b6 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80015fc:	4b11      	ldr	r3, [pc, #68]	@ (8001644 <HAL_RCC_OscConfig+0x470>)
 80015fe:	681b      	ldr	r3, [r3, #0]
 8001600:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001604:	2b00      	cmp	r3, #0
 8001606:	d0f0      	beq.n	80015ea <HAL_RCC_OscConfig+0x416>
 8001608:	e054      	b.n	80016b4 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800160a:	4b10      	ldr	r3, [pc, #64]	@ (800164c <HAL_RCC_OscConfig+0x478>)
 800160c:	2200      	movs	r2, #0
 800160e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001610:	f7ff fad8 	bl	8000bc4 <HAL_GetTick>
 8001614:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001616:	e008      	b.n	800162a <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001618:	f7ff fad4 	bl	8000bc4 <HAL_GetTick>
 800161c:	4602      	mov	r2, r0
 800161e:	693b      	ldr	r3, [r7, #16]
 8001620:	1ad3      	subs	r3, r2, r3
 8001622:	2b02      	cmp	r3, #2
 8001624:	d901      	bls.n	800162a <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8001626:	2303      	movs	r3, #3
 8001628:	e045      	b.n	80016b6 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800162a:	4b06      	ldr	r3, [pc, #24]	@ (8001644 <HAL_RCC_OscConfig+0x470>)
 800162c:	681b      	ldr	r3, [r3, #0]
 800162e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001632:	2b00      	cmp	r3, #0
 8001634:	d1f0      	bne.n	8001618 <HAL_RCC_OscConfig+0x444>
 8001636:	e03d      	b.n	80016b4 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8001638:	687b      	ldr	r3, [r7, #4]
 800163a:	699b      	ldr	r3, [r3, #24]
 800163c:	2b01      	cmp	r3, #1
 800163e:	d107      	bne.n	8001650 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8001640:	2301      	movs	r3, #1
 8001642:	e038      	b.n	80016b6 <HAL_RCC_OscConfig+0x4e2>
 8001644:	40023800 	.word	0x40023800
 8001648:	40007000 	.word	0x40007000
 800164c:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8001650:	4b1b      	ldr	r3, [pc, #108]	@ (80016c0 <HAL_RCC_OscConfig+0x4ec>)
 8001652:	685b      	ldr	r3, [r3, #4]
 8001654:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8001656:	687b      	ldr	r3, [r7, #4]
 8001658:	699b      	ldr	r3, [r3, #24]
 800165a:	2b01      	cmp	r3, #1
 800165c:	d028      	beq.n	80016b0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800165e:	68fb      	ldr	r3, [r7, #12]
 8001660:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8001664:	687b      	ldr	r3, [r7, #4]
 8001666:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8001668:	429a      	cmp	r2, r3
 800166a:	d121      	bne.n	80016b0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 800166c:	68fb      	ldr	r3, [r7, #12]
 800166e:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8001672:	687b      	ldr	r3, [r7, #4]
 8001674:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001676:	429a      	cmp	r2, r3
 8001678:	d11a      	bne.n	80016b0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800167a:	68fa      	ldr	r2, [r7, #12]
 800167c:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8001680:	4013      	ands	r3, r2
 8001682:	687a      	ldr	r2, [r7, #4]
 8001684:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8001686:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8001688:	4293      	cmp	r3, r2
 800168a:	d111      	bne.n	80016b0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 800168c:	68fb      	ldr	r3, [r7, #12]
 800168e:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8001692:	687b      	ldr	r3, [r7, #4]
 8001694:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001696:	085b      	lsrs	r3, r3, #1
 8001698:	3b01      	subs	r3, #1
 800169a:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800169c:	429a      	cmp	r2, r3
 800169e:	d107      	bne.n	80016b0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 80016a0:	68fb      	ldr	r3, [r7, #12]
 80016a2:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 80016a6:	687b      	ldr	r3, [r7, #4]
 80016a8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80016aa:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80016ac:	429a      	cmp	r2, r3
 80016ae:	d001      	beq.n	80016b4 <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 80016b0:	2301      	movs	r3, #1
 80016b2:	e000      	b.n	80016b6 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 80016b4:	2300      	movs	r3, #0
}
 80016b6:	4618      	mov	r0, r3
 80016b8:	3718      	adds	r7, #24
 80016ba:	46bd      	mov	sp, r7
 80016bc:	bd80      	pop	{r7, pc}
 80016be:	bf00      	nop
 80016c0:	40023800 	.word	0x40023800

080016c4 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80016c4:	b580      	push	{r7, lr}
 80016c6:	b084      	sub	sp, #16
 80016c8:	af00      	add	r7, sp, #0
 80016ca:	6078      	str	r0, [r7, #4]
 80016cc:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80016ce:	687b      	ldr	r3, [r7, #4]
 80016d0:	2b00      	cmp	r3, #0
 80016d2:	d101      	bne.n	80016d8 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80016d4:	2301      	movs	r3, #1
 80016d6:	e0cc      	b.n	8001872 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80016d8:	4b68      	ldr	r3, [pc, #416]	@ (800187c <HAL_RCC_ClockConfig+0x1b8>)
 80016da:	681b      	ldr	r3, [r3, #0]
 80016dc:	f003 0307 	and.w	r3, r3, #7
 80016e0:	683a      	ldr	r2, [r7, #0]
 80016e2:	429a      	cmp	r2, r3
 80016e4:	d90c      	bls.n	8001700 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80016e6:	4b65      	ldr	r3, [pc, #404]	@ (800187c <HAL_RCC_ClockConfig+0x1b8>)
 80016e8:	683a      	ldr	r2, [r7, #0]
 80016ea:	b2d2      	uxtb	r2, r2
 80016ec:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80016ee:	4b63      	ldr	r3, [pc, #396]	@ (800187c <HAL_RCC_ClockConfig+0x1b8>)
 80016f0:	681b      	ldr	r3, [r3, #0]
 80016f2:	f003 0307 	and.w	r3, r3, #7
 80016f6:	683a      	ldr	r2, [r7, #0]
 80016f8:	429a      	cmp	r2, r3
 80016fa:	d001      	beq.n	8001700 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 80016fc:	2301      	movs	r3, #1
 80016fe:	e0b8      	b.n	8001872 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001700:	687b      	ldr	r3, [r7, #4]
 8001702:	681b      	ldr	r3, [r3, #0]
 8001704:	f003 0302 	and.w	r3, r3, #2
 8001708:	2b00      	cmp	r3, #0
 800170a:	d020      	beq.n	800174e <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800170c:	687b      	ldr	r3, [r7, #4]
 800170e:	681b      	ldr	r3, [r3, #0]
 8001710:	f003 0304 	and.w	r3, r3, #4
 8001714:	2b00      	cmp	r3, #0
 8001716:	d005      	beq.n	8001724 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8001718:	4b59      	ldr	r3, [pc, #356]	@ (8001880 <HAL_RCC_ClockConfig+0x1bc>)
 800171a:	689b      	ldr	r3, [r3, #8]
 800171c:	4a58      	ldr	r2, [pc, #352]	@ (8001880 <HAL_RCC_ClockConfig+0x1bc>)
 800171e:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8001722:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001724:	687b      	ldr	r3, [r7, #4]
 8001726:	681b      	ldr	r3, [r3, #0]
 8001728:	f003 0308 	and.w	r3, r3, #8
 800172c:	2b00      	cmp	r3, #0
 800172e:	d005      	beq.n	800173c <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8001730:	4b53      	ldr	r3, [pc, #332]	@ (8001880 <HAL_RCC_ClockConfig+0x1bc>)
 8001732:	689b      	ldr	r3, [r3, #8]
 8001734:	4a52      	ldr	r2, [pc, #328]	@ (8001880 <HAL_RCC_ClockConfig+0x1bc>)
 8001736:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 800173a:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800173c:	4b50      	ldr	r3, [pc, #320]	@ (8001880 <HAL_RCC_ClockConfig+0x1bc>)
 800173e:	689b      	ldr	r3, [r3, #8]
 8001740:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8001744:	687b      	ldr	r3, [r7, #4]
 8001746:	689b      	ldr	r3, [r3, #8]
 8001748:	494d      	ldr	r1, [pc, #308]	@ (8001880 <HAL_RCC_ClockConfig+0x1bc>)
 800174a:	4313      	orrs	r3, r2
 800174c:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800174e:	687b      	ldr	r3, [r7, #4]
 8001750:	681b      	ldr	r3, [r3, #0]
 8001752:	f003 0301 	and.w	r3, r3, #1
 8001756:	2b00      	cmp	r3, #0
 8001758:	d044      	beq.n	80017e4 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800175a:	687b      	ldr	r3, [r7, #4]
 800175c:	685b      	ldr	r3, [r3, #4]
 800175e:	2b01      	cmp	r3, #1
 8001760:	d107      	bne.n	8001772 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001762:	4b47      	ldr	r3, [pc, #284]	@ (8001880 <HAL_RCC_ClockConfig+0x1bc>)
 8001764:	681b      	ldr	r3, [r3, #0]
 8001766:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800176a:	2b00      	cmp	r3, #0
 800176c:	d119      	bne.n	80017a2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800176e:	2301      	movs	r3, #1
 8001770:	e07f      	b.n	8001872 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8001772:	687b      	ldr	r3, [r7, #4]
 8001774:	685b      	ldr	r3, [r3, #4]
 8001776:	2b02      	cmp	r3, #2
 8001778:	d003      	beq.n	8001782 <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 800177a:	687b      	ldr	r3, [r7, #4]
 800177c:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800177e:	2b03      	cmp	r3, #3
 8001780:	d107      	bne.n	8001792 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001782:	4b3f      	ldr	r3, [pc, #252]	@ (8001880 <HAL_RCC_ClockConfig+0x1bc>)
 8001784:	681b      	ldr	r3, [r3, #0]
 8001786:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800178a:	2b00      	cmp	r3, #0
 800178c:	d109      	bne.n	80017a2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800178e:	2301      	movs	r3, #1
 8001790:	e06f      	b.n	8001872 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001792:	4b3b      	ldr	r3, [pc, #236]	@ (8001880 <HAL_RCC_ClockConfig+0x1bc>)
 8001794:	681b      	ldr	r3, [r3, #0]
 8001796:	f003 0302 	and.w	r3, r3, #2
 800179a:	2b00      	cmp	r3, #0
 800179c:	d101      	bne.n	80017a2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800179e:	2301      	movs	r3, #1
 80017a0:	e067      	b.n	8001872 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80017a2:	4b37      	ldr	r3, [pc, #220]	@ (8001880 <HAL_RCC_ClockConfig+0x1bc>)
 80017a4:	689b      	ldr	r3, [r3, #8]
 80017a6:	f023 0203 	bic.w	r2, r3, #3
 80017aa:	687b      	ldr	r3, [r7, #4]
 80017ac:	685b      	ldr	r3, [r3, #4]
 80017ae:	4934      	ldr	r1, [pc, #208]	@ (8001880 <HAL_RCC_ClockConfig+0x1bc>)
 80017b0:	4313      	orrs	r3, r2
 80017b2:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80017b4:	f7ff fa06 	bl	8000bc4 <HAL_GetTick>
 80017b8:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80017ba:	e00a      	b.n	80017d2 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80017bc:	f7ff fa02 	bl	8000bc4 <HAL_GetTick>
 80017c0:	4602      	mov	r2, r0
 80017c2:	68fb      	ldr	r3, [r7, #12]
 80017c4:	1ad3      	subs	r3, r2, r3
 80017c6:	f241 3288 	movw	r2, #5000	@ 0x1388
 80017ca:	4293      	cmp	r3, r2
 80017cc:	d901      	bls.n	80017d2 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80017ce:	2303      	movs	r3, #3
 80017d0:	e04f      	b.n	8001872 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80017d2:	4b2b      	ldr	r3, [pc, #172]	@ (8001880 <HAL_RCC_ClockConfig+0x1bc>)
 80017d4:	689b      	ldr	r3, [r3, #8]
 80017d6:	f003 020c 	and.w	r2, r3, #12
 80017da:	687b      	ldr	r3, [r7, #4]
 80017dc:	685b      	ldr	r3, [r3, #4]
 80017de:	009b      	lsls	r3, r3, #2
 80017e0:	429a      	cmp	r2, r3
 80017e2:	d1eb      	bne.n	80017bc <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80017e4:	4b25      	ldr	r3, [pc, #148]	@ (800187c <HAL_RCC_ClockConfig+0x1b8>)
 80017e6:	681b      	ldr	r3, [r3, #0]
 80017e8:	f003 0307 	and.w	r3, r3, #7
 80017ec:	683a      	ldr	r2, [r7, #0]
 80017ee:	429a      	cmp	r2, r3
 80017f0:	d20c      	bcs.n	800180c <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80017f2:	4b22      	ldr	r3, [pc, #136]	@ (800187c <HAL_RCC_ClockConfig+0x1b8>)
 80017f4:	683a      	ldr	r2, [r7, #0]
 80017f6:	b2d2      	uxtb	r2, r2
 80017f8:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80017fa:	4b20      	ldr	r3, [pc, #128]	@ (800187c <HAL_RCC_ClockConfig+0x1b8>)
 80017fc:	681b      	ldr	r3, [r3, #0]
 80017fe:	f003 0307 	and.w	r3, r3, #7
 8001802:	683a      	ldr	r2, [r7, #0]
 8001804:	429a      	cmp	r2, r3
 8001806:	d001      	beq.n	800180c <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8001808:	2301      	movs	r3, #1
 800180a:	e032      	b.n	8001872 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800180c:	687b      	ldr	r3, [r7, #4]
 800180e:	681b      	ldr	r3, [r3, #0]
 8001810:	f003 0304 	and.w	r3, r3, #4
 8001814:	2b00      	cmp	r3, #0
 8001816:	d008      	beq.n	800182a <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001818:	4b19      	ldr	r3, [pc, #100]	@ (8001880 <HAL_RCC_ClockConfig+0x1bc>)
 800181a:	689b      	ldr	r3, [r3, #8]
 800181c:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8001820:	687b      	ldr	r3, [r7, #4]
 8001822:	68db      	ldr	r3, [r3, #12]
 8001824:	4916      	ldr	r1, [pc, #88]	@ (8001880 <HAL_RCC_ClockConfig+0x1bc>)
 8001826:	4313      	orrs	r3, r2
 8001828:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800182a:	687b      	ldr	r3, [r7, #4]
 800182c:	681b      	ldr	r3, [r3, #0]
 800182e:	f003 0308 	and.w	r3, r3, #8
 8001832:	2b00      	cmp	r3, #0
 8001834:	d009      	beq.n	800184a <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8001836:	4b12      	ldr	r3, [pc, #72]	@ (8001880 <HAL_RCC_ClockConfig+0x1bc>)
 8001838:	689b      	ldr	r3, [r3, #8]
 800183a:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 800183e:	687b      	ldr	r3, [r7, #4]
 8001840:	691b      	ldr	r3, [r3, #16]
 8001842:	00db      	lsls	r3, r3, #3
 8001844:	490e      	ldr	r1, [pc, #56]	@ (8001880 <HAL_RCC_ClockConfig+0x1bc>)
 8001846:	4313      	orrs	r3, r2
 8001848:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 800184a:	f000 f821 	bl	8001890 <HAL_RCC_GetSysClockFreq>
 800184e:	4602      	mov	r2, r0
 8001850:	4b0b      	ldr	r3, [pc, #44]	@ (8001880 <HAL_RCC_ClockConfig+0x1bc>)
 8001852:	689b      	ldr	r3, [r3, #8]
 8001854:	091b      	lsrs	r3, r3, #4
 8001856:	f003 030f 	and.w	r3, r3, #15
 800185a:	490a      	ldr	r1, [pc, #40]	@ (8001884 <HAL_RCC_ClockConfig+0x1c0>)
 800185c:	5ccb      	ldrb	r3, [r1, r3]
 800185e:	fa22 f303 	lsr.w	r3, r2, r3
 8001862:	4a09      	ldr	r2, [pc, #36]	@ (8001888 <HAL_RCC_ClockConfig+0x1c4>)
 8001864:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 8001866:	4b09      	ldr	r3, [pc, #36]	@ (800188c <HAL_RCC_ClockConfig+0x1c8>)
 8001868:	681b      	ldr	r3, [r3, #0]
 800186a:	4618      	mov	r0, r3
 800186c:	f7ff f966 	bl	8000b3c <HAL_InitTick>

  return HAL_OK;
 8001870:	2300      	movs	r3, #0
}
 8001872:	4618      	mov	r0, r3
 8001874:	3710      	adds	r7, #16
 8001876:	46bd      	mov	sp, r7
 8001878:	bd80      	pop	{r7, pc}
 800187a:	bf00      	nop
 800187c:	40023c00 	.word	0x40023c00
 8001880:	40023800 	.word	0x40023800
 8001884:	08002d60 	.word	0x08002d60
 8001888:	20000000 	.word	0x20000000
 800188c:	20000004 	.word	0x20000004

08001890 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001890:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8001894:	b094      	sub	sp, #80	@ 0x50
 8001896:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8001898:	2300      	movs	r3, #0
 800189a:	647b      	str	r3, [r7, #68]	@ 0x44
  uint32_t pllvco = 0U;
 800189c:	2300      	movs	r3, #0
 800189e:	64fb      	str	r3, [r7, #76]	@ 0x4c
  uint32_t pllp = 0U;
 80018a0:	2300      	movs	r3, #0
 80018a2:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t sysclockfreq = 0U;
 80018a4:	2300      	movs	r3, #0
 80018a6:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80018a8:	4b79      	ldr	r3, [pc, #484]	@ (8001a90 <HAL_RCC_GetSysClockFreq+0x200>)
 80018aa:	689b      	ldr	r3, [r3, #8]
 80018ac:	f003 030c 	and.w	r3, r3, #12
 80018b0:	2b08      	cmp	r3, #8
 80018b2:	d00d      	beq.n	80018d0 <HAL_RCC_GetSysClockFreq+0x40>
 80018b4:	2b08      	cmp	r3, #8
 80018b6:	f200 80e1 	bhi.w	8001a7c <HAL_RCC_GetSysClockFreq+0x1ec>
 80018ba:	2b00      	cmp	r3, #0
 80018bc:	d002      	beq.n	80018c4 <HAL_RCC_GetSysClockFreq+0x34>
 80018be:	2b04      	cmp	r3, #4
 80018c0:	d003      	beq.n	80018ca <HAL_RCC_GetSysClockFreq+0x3a>
 80018c2:	e0db      	b.n	8001a7c <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80018c4:	4b73      	ldr	r3, [pc, #460]	@ (8001a94 <HAL_RCC_GetSysClockFreq+0x204>)
 80018c6:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 80018c8:	e0db      	b.n	8001a82 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 80018ca:	4b73      	ldr	r3, [pc, #460]	@ (8001a98 <HAL_RCC_GetSysClockFreq+0x208>)
 80018cc:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 80018ce:	e0d8      	b.n	8001a82 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80018d0:	4b6f      	ldr	r3, [pc, #444]	@ (8001a90 <HAL_RCC_GetSysClockFreq+0x200>)
 80018d2:	685b      	ldr	r3, [r3, #4]
 80018d4:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80018d8:	647b      	str	r3, [r7, #68]	@ 0x44
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80018da:	4b6d      	ldr	r3, [pc, #436]	@ (8001a90 <HAL_RCC_GetSysClockFreq+0x200>)
 80018dc:	685b      	ldr	r3, [r3, #4]
 80018de:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80018e2:	2b00      	cmp	r3, #0
 80018e4:	d063      	beq.n	80019ae <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80018e6:	4b6a      	ldr	r3, [pc, #424]	@ (8001a90 <HAL_RCC_GetSysClockFreq+0x200>)
 80018e8:	685b      	ldr	r3, [r3, #4]
 80018ea:	099b      	lsrs	r3, r3, #6
 80018ec:	2200      	movs	r2, #0
 80018ee:	63bb      	str	r3, [r7, #56]	@ 0x38
 80018f0:	63fa      	str	r2, [r7, #60]	@ 0x3c
 80018f2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80018f4:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80018f8:	633b      	str	r3, [r7, #48]	@ 0x30
 80018fa:	2300      	movs	r3, #0
 80018fc:	637b      	str	r3, [r7, #52]	@ 0x34
 80018fe:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 8001902:	4622      	mov	r2, r4
 8001904:	462b      	mov	r3, r5
 8001906:	f04f 0000 	mov.w	r0, #0
 800190a:	f04f 0100 	mov.w	r1, #0
 800190e:	0159      	lsls	r1, r3, #5
 8001910:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8001914:	0150      	lsls	r0, r2, #5
 8001916:	4602      	mov	r2, r0
 8001918:	460b      	mov	r3, r1
 800191a:	4621      	mov	r1, r4
 800191c:	1a51      	subs	r1, r2, r1
 800191e:	6139      	str	r1, [r7, #16]
 8001920:	4629      	mov	r1, r5
 8001922:	eb63 0301 	sbc.w	r3, r3, r1
 8001926:	617b      	str	r3, [r7, #20]
 8001928:	f04f 0200 	mov.w	r2, #0
 800192c:	f04f 0300 	mov.w	r3, #0
 8001930:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8001934:	4659      	mov	r1, fp
 8001936:	018b      	lsls	r3, r1, #6
 8001938:	4651      	mov	r1, sl
 800193a:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 800193e:	4651      	mov	r1, sl
 8001940:	018a      	lsls	r2, r1, #6
 8001942:	4651      	mov	r1, sl
 8001944:	ebb2 0801 	subs.w	r8, r2, r1
 8001948:	4659      	mov	r1, fp
 800194a:	eb63 0901 	sbc.w	r9, r3, r1
 800194e:	f04f 0200 	mov.w	r2, #0
 8001952:	f04f 0300 	mov.w	r3, #0
 8001956:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800195a:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800195e:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8001962:	4690      	mov	r8, r2
 8001964:	4699      	mov	r9, r3
 8001966:	4623      	mov	r3, r4
 8001968:	eb18 0303 	adds.w	r3, r8, r3
 800196c:	60bb      	str	r3, [r7, #8]
 800196e:	462b      	mov	r3, r5
 8001970:	eb49 0303 	adc.w	r3, r9, r3
 8001974:	60fb      	str	r3, [r7, #12]
 8001976:	f04f 0200 	mov.w	r2, #0
 800197a:	f04f 0300 	mov.w	r3, #0
 800197e:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8001982:	4629      	mov	r1, r5
 8001984:	024b      	lsls	r3, r1, #9
 8001986:	4621      	mov	r1, r4
 8001988:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 800198c:	4621      	mov	r1, r4
 800198e:	024a      	lsls	r2, r1, #9
 8001990:	4610      	mov	r0, r2
 8001992:	4619      	mov	r1, r3
 8001994:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8001996:	2200      	movs	r2, #0
 8001998:	62bb      	str	r3, [r7, #40]	@ 0x28
 800199a:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800199c:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 80019a0:	f7fe fc18 	bl	80001d4 <__aeabi_uldivmod>
 80019a4:	4602      	mov	r2, r0
 80019a6:	460b      	mov	r3, r1
 80019a8:	4613      	mov	r3, r2
 80019aa:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80019ac:	e058      	b.n	8001a60 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80019ae:	4b38      	ldr	r3, [pc, #224]	@ (8001a90 <HAL_RCC_GetSysClockFreq+0x200>)
 80019b0:	685b      	ldr	r3, [r3, #4]
 80019b2:	099b      	lsrs	r3, r3, #6
 80019b4:	2200      	movs	r2, #0
 80019b6:	4618      	mov	r0, r3
 80019b8:	4611      	mov	r1, r2
 80019ba:	f3c0 0308 	ubfx	r3, r0, #0, #9
 80019be:	623b      	str	r3, [r7, #32]
 80019c0:	2300      	movs	r3, #0
 80019c2:	627b      	str	r3, [r7, #36]	@ 0x24
 80019c4:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 80019c8:	4642      	mov	r2, r8
 80019ca:	464b      	mov	r3, r9
 80019cc:	f04f 0000 	mov.w	r0, #0
 80019d0:	f04f 0100 	mov.w	r1, #0
 80019d4:	0159      	lsls	r1, r3, #5
 80019d6:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80019da:	0150      	lsls	r0, r2, #5
 80019dc:	4602      	mov	r2, r0
 80019de:	460b      	mov	r3, r1
 80019e0:	4641      	mov	r1, r8
 80019e2:	ebb2 0a01 	subs.w	sl, r2, r1
 80019e6:	4649      	mov	r1, r9
 80019e8:	eb63 0b01 	sbc.w	fp, r3, r1
 80019ec:	f04f 0200 	mov.w	r2, #0
 80019f0:	f04f 0300 	mov.w	r3, #0
 80019f4:	ea4f 138b 	mov.w	r3, fp, lsl #6
 80019f8:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 80019fc:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8001a00:	ebb2 040a 	subs.w	r4, r2, sl
 8001a04:	eb63 050b 	sbc.w	r5, r3, fp
 8001a08:	f04f 0200 	mov.w	r2, #0
 8001a0c:	f04f 0300 	mov.w	r3, #0
 8001a10:	00eb      	lsls	r3, r5, #3
 8001a12:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8001a16:	00e2      	lsls	r2, r4, #3
 8001a18:	4614      	mov	r4, r2
 8001a1a:	461d      	mov	r5, r3
 8001a1c:	4643      	mov	r3, r8
 8001a1e:	18e3      	adds	r3, r4, r3
 8001a20:	603b      	str	r3, [r7, #0]
 8001a22:	464b      	mov	r3, r9
 8001a24:	eb45 0303 	adc.w	r3, r5, r3
 8001a28:	607b      	str	r3, [r7, #4]
 8001a2a:	f04f 0200 	mov.w	r2, #0
 8001a2e:	f04f 0300 	mov.w	r3, #0
 8001a32:	e9d7 4500 	ldrd	r4, r5, [r7]
 8001a36:	4629      	mov	r1, r5
 8001a38:	028b      	lsls	r3, r1, #10
 8001a3a:	4621      	mov	r1, r4
 8001a3c:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8001a40:	4621      	mov	r1, r4
 8001a42:	028a      	lsls	r2, r1, #10
 8001a44:	4610      	mov	r0, r2
 8001a46:	4619      	mov	r1, r3
 8001a48:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8001a4a:	2200      	movs	r2, #0
 8001a4c:	61bb      	str	r3, [r7, #24]
 8001a4e:	61fa      	str	r2, [r7, #28]
 8001a50:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8001a54:	f7fe fbbe 	bl	80001d4 <__aeabi_uldivmod>
 8001a58:	4602      	mov	r2, r0
 8001a5a:	460b      	mov	r3, r1
 8001a5c:	4613      	mov	r3, r2
 8001a5e:	64fb      	str	r3, [r7, #76]	@ 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 8001a60:	4b0b      	ldr	r3, [pc, #44]	@ (8001a90 <HAL_RCC_GetSysClockFreq+0x200>)
 8001a62:	685b      	ldr	r3, [r3, #4]
 8001a64:	0c1b      	lsrs	r3, r3, #16
 8001a66:	f003 0303 	and.w	r3, r3, #3
 8001a6a:	3301      	adds	r3, #1
 8001a6c:	005b      	lsls	r3, r3, #1
 8001a6e:	643b      	str	r3, [r7, #64]	@ 0x40

      sysclockfreq = pllvco / pllp;
 8001a70:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8001a72:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8001a74:	fbb2 f3f3 	udiv	r3, r2, r3
 8001a78:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8001a7a:	e002      	b.n	8001a82 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8001a7c:	4b05      	ldr	r3, [pc, #20]	@ (8001a94 <HAL_RCC_GetSysClockFreq+0x204>)
 8001a7e:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8001a80:	bf00      	nop
    }
  }
  return sysclockfreq;
 8001a82:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
}
 8001a84:	4618      	mov	r0, r3
 8001a86:	3750      	adds	r7, #80	@ 0x50
 8001a88:	46bd      	mov	sp, r7
 8001a8a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8001a8e:	bf00      	nop
 8001a90:	40023800 	.word	0x40023800
 8001a94:	00f42400 	.word	0x00f42400
 8001a98:	007a1200 	.word	0x007a1200

08001a9c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8001a9c:	b480      	push	{r7}
 8001a9e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8001aa0:	4b03      	ldr	r3, [pc, #12]	@ (8001ab0 <HAL_RCC_GetHCLKFreq+0x14>)
 8001aa2:	681b      	ldr	r3, [r3, #0]
}
 8001aa4:	4618      	mov	r0, r3
 8001aa6:	46bd      	mov	sp, r7
 8001aa8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001aac:	4770      	bx	lr
 8001aae:	bf00      	nop
 8001ab0:	20000000 	.word	0x20000000

08001ab4 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8001ab4:	b580      	push	{r7, lr}
 8001ab6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8001ab8:	f7ff fff0 	bl	8001a9c <HAL_RCC_GetHCLKFreq>
 8001abc:	4602      	mov	r2, r0
 8001abe:	4b05      	ldr	r3, [pc, #20]	@ (8001ad4 <HAL_RCC_GetPCLK1Freq+0x20>)
 8001ac0:	689b      	ldr	r3, [r3, #8]
 8001ac2:	0a9b      	lsrs	r3, r3, #10
 8001ac4:	f003 0307 	and.w	r3, r3, #7
 8001ac8:	4903      	ldr	r1, [pc, #12]	@ (8001ad8 <HAL_RCC_GetPCLK1Freq+0x24>)
 8001aca:	5ccb      	ldrb	r3, [r1, r3]
 8001acc:	fa22 f303 	lsr.w	r3, r2, r3
}
 8001ad0:	4618      	mov	r0, r3
 8001ad2:	bd80      	pop	{r7, pc}
 8001ad4:	40023800 	.word	0x40023800
 8001ad8:	08002d70 	.word	0x08002d70

08001adc <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8001adc:	b580      	push	{r7, lr}
 8001ade:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8001ae0:	f7ff ffdc 	bl	8001a9c <HAL_RCC_GetHCLKFreq>
 8001ae4:	4602      	mov	r2, r0
 8001ae6:	4b05      	ldr	r3, [pc, #20]	@ (8001afc <HAL_RCC_GetPCLK2Freq+0x20>)
 8001ae8:	689b      	ldr	r3, [r3, #8]
 8001aea:	0b5b      	lsrs	r3, r3, #13
 8001aec:	f003 0307 	and.w	r3, r3, #7
 8001af0:	4903      	ldr	r1, [pc, #12]	@ (8001b00 <HAL_RCC_GetPCLK2Freq+0x24>)
 8001af2:	5ccb      	ldrb	r3, [r1, r3]
 8001af4:	fa22 f303 	lsr.w	r3, r2, r3
}
 8001af8:	4618      	mov	r0, r3
 8001afa:	bd80      	pop	{r7, pc}
 8001afc:	40023800 	.word	0x40023800
 8001b00:	08002d70 	.word	0x08002d70

08001b04 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8001b04:	b580      	push	{r7, lr}
 8001b06:	b082      	sub	sp, #8
 8001b08:	af00      	add	r7, sp, #0
 8001b0a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8001b0c:	687b      	ldr	r3, [r7, #4]
 8001b0e:	2b00      	cmp	r3, #0
 8001b10:	d101      	bne.n	8001b16 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8001b12:	2301      	movs	r3, #1
 8001b14:	e042      	b.n	8001b9c <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8001b16:	687b      	ldr	r3, [r7, #4]
 8001b18:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8001b1c:	b2db      	uxtb	r3, r3
 8001b1e:	2b00      	cmp	r3, #0
 8001b20:	d106      	bne.n	8001b30 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8001b22:	687b      	ldr	r3, [r7, #4]
 8001b24:	2200      	movs	r2, #0
 8001b26:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8001b2a:	6878      	ldr	r0, [r7, #4]
 8001b2c:	f7fe feaa 	bl	8000884 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8001b30:	687b      	ldr	r3, [r7, #4]
 8001b32:	2224      	movs	r2, #36	@ 0x24
 8001b34:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8001b38:	687b      	ldr	r3, [r7, #4]
 8001b3a:	681b      	ldr	r3, [r3, #0]
 8001b3c:	68da      	ldr	r2, [r3, #12]
 8001b3e:	687b      	ldr	r3, [r7, #4]
 8001b40:	681b      	ldr	r3, [r3, #0]
 8001b42:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8001b46:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8001b48:	6878      	ldr	r0, [r7, #4]
 8001b4a:	f000 f973 	bl	8001e34 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8001b4e:	687b      	ldr	r3, [r7, #4]
 8001b50:	681b      	ldr	r3, [r3, #0]
 8001b52:	691a      	ldr	r2, [r3, #16]
 8001b54:	687b      	ldr	r3, [r7, #4]
 8001b56:	681b      	ldr	r3, [r3, #0]
 8001b58:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8001b5c:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8001b5e:	687b      	ldr	r3, [r7, #4]
 8001b60:	681b      	ldr	r3, [r3, #0]
 8001b62:	695a      	ldr	r2, [r3, #20]
 8001b64:	687b      	ldr	r3, [r7, #4]
 8001b66:	681b      	ldr	r3, [r3, #0]
 8001b68:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8001b6c:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8001b6e:	687b      	ldr	r3, [r7, #4]
 8001b70:	681b      	ldr	r3, [r3, #0]
 8001b72:	68da      	ldr	r2, [r3, #12]
 8001b74:	687b      	ldr	r3, [r7, #4]
 8001b76:	681b      	ldr	r3, [r3, #0]
 8001b78:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8001b7c:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8001b7e:	687b      	ldr	r3, [r7, #4]
 8001b80:	2200      	movs	r2, #0
 8001b82:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8001b84:	687b      	ldr	r3, [r7, #4]
 8001b86:	2220      	movs	r2, #32
 8001b88:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8001b8c:	687b      	ldr	r3, [r7, #4]
 8001b8e:	2220      	movs	r2, #32
 8001b90:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8001b94:	687b      	ldr	r3, [r7, #4]
 8001b96:	2200      	movs	r2, #0
 8001b98:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8001b9a:	2300      	movs	r3, #0
}
 8001b9c:	4618      	mov	r0, r3
 8001b9e:	3708      	adds	r7, #8
 8001ba0:	46bd      	mov	sp, r7
 8001ba2:	bd80      	pop	{r7, pc}

08001ba4 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8001ba4:	b580      	push	{r7, lr}
 8001ba6:	b08a      	sub	sp, #40	@ 0x28
 8001ba8:	af02      	add	r7, sp, #8
 8001baa:	60f8      	str	r0, [r7, #12]
 8001bac:	60b9      	str	r1, [r7, #8]
 8001bae:	603b      	str	r3, [r7, #0]
 8001bb0:	4613      	mov	r3, r2
 8001bb2:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8001bb4:	2300      	movs	r3, #0
 8001bb6:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8001bb8:	68fb      	ldr	r3, [r7, #12]
 8001bba:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8001bbe:	b2db      	uxtb	r3, r3
 8001bc0:	2b20      	cmp	r3, #32
 8001bc2:	d175      	bne.n	8001cb0 <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 8001bc4:	68bb      	ldr	r3, [r7, #8]
 8001bc6:	2b00      	cmp	r3, #0
 8001bc8:	d002      	beq.n	8001bd0 <HAL_UART_Transmit+0x2c>
 8001bca:	88fb      	ldrh	r3, [r7, #6]
 8001bcc:	2b00      	cmp	r3, #0
 8001bce:	d101      	bne.n	8001bd4 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8001bd0:	2301      	movs	r3, #1
 8001bd2:	e06e      	b.n	8001cb2 <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8001bd4:	68fb      	ldr	r3, [r7, #12]
 8001bd6:	2200      	movs	r2, #0
 8001bd8:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8001bda:	68fb      	ldr	r3, [r7, #12]
 8001bdc:	2221      	movs	r2, #33	@ 0x21
 8001bde:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8001be2:	f7fe ffef 	bl	8000bc4 <HAL_GetTick>
 8001be6:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8001be8:	68fb      	ldr	r3, [r7, #12]
 8001bea:	88fa      	ldrh	r2, [r7, #6]
 8001bec:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 8001bee:	68fb      	ldr	r3, [r7, #12]
 8001bf0:	88fa      	ldrh	r2, [r7, #6]
 8001bf2:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8001bf4:	68fb      	ldr	r3, [r7, #12]
 8001bf6:	689b      	ldr	r3, [r3, #8]
 8001bf8:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8001bfc:	d108      	bne.n	8001c10 <HAL_UART_Transmit+0x6c>
 8001bfe:	68fb      	ldr	r3, [r7, #12]
 8001c00:	691b      	ldr	r3, [r3, #16]
 8001c02:	2b00      	cmp	r3, #0
 8001c04:	d104      	bne.n	8001c10 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8001c06:	2300      	movs	r3, #0
 8001c08:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8001c0a:	68bb      	ldr	r3, [r7, #8]
 8001c0c:	61bb      	str	r3, [r7, #24]
 8001c0e:	e003      	b.n	8001c18 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8001c10:	68bb      	ldr	r3, [r7, #8]
 8001c12:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8001c14:	2300      	movs	r3, #0
 8001c16:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8001c18:	e02e      	b.n	8001c78 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8001c1a:	683b      	ldr	r3, [r7, #0]
 8001c1c:	9300      	str	r3, [sp, #0]
 8001c1e:	697b      	ldr	r3, [r7, #20]
 8001c20:	2200      	movs	r2, #0
 8001c22:	2180      	movs	r1, #128	@ 0x80
 8001c24:	68f8      	ldr	r0, [r7, #12]
 8001c26:	f000 f848 	bl	8001cba <UART_WaitOnFlagUntilTimeout>
 8001c2a:	4603      	mov	r3, r0
 8001c2c:	2b00      	cmp	r3, #0
 8001c2e:	d005      	beq.n	8001c3c <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 8001c30:	68fb      	ldr	r3, [r7, #12]
 8001c32:	2220      	movs	r2, #32
 8001c34:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 8001c38:	2303      	movs	r3, #3
 8001c3a:	e03a      	b.n	8001cb2 <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 8001c3c:	69fb      	ldr	r3, [r7, #28]
 8001c3e:	2b00      	cmp	r3, #0
 8001c40:	d10b      	bne.n	8001c5a <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8001c42:	69bb      	ldr	r3, [r7, #24]
 8001c44:	881b      	ldrh	r3, [r3, #0]
 8001c46:	461a      	mov	r2, r3
 8001c48:	68fb      	ldr	r3, [r7, #12]
 8001c4a:	681b      	ldr	r3, [r3, #0]
 8001c4c:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8001c50:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8001c52:	69bb      	ldr	r3, [r7, #24]
 8001c54:	3302      	adds	r3, #2
 8001c56:	61bb      	str	r3, [r7, #24]
 8001c58:	e007      	b.n	8001c6a <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8001c5a:	69fb      	ldr	r3, [r7, #28]
 8001c5c:	781a      	ldrb	r2, [r3, #0]
 8001c5e:	68fb      	ldr	r3, [r7, #12]
 8001c60:	681b      	ldr	r3, [r3, #0]
 8001c62:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8001c64:	69fb      	ldr	r3, [r7, #28]
 8001c66:	3301      	adds	r3, #1
 8001c68:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8001c6a:	68fb      	ldr	r3, [r7, #12]
 8001c6c:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8001c6e:	b29b      	uxth	r3, r3
 8001c70:	3b01      	subs	r3, #1
 8001c72:	b29a      	uxth	r2, r3
 8001c74:	68fb      	ldr	r3, [r7, #12]
 8001c76:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 8001c78:	68fb      	ldr	r3, [r7, #12]
 8001c7a:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8001c7c:	b29b      	uxth	r3, r3
 8001c7e:	2b00      	cmp	r3, #0
 8001c80:	d1cb      	bne.n	8001c1a <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8001c82:	683b      	ldr	r3, [r7, #0]
 8001c84:	9300      	str	r3, [sp, #0]
 8001c86:	697b      	ldr	r3, [r7, #20]
 8001c88:	2200      	movs	r2, #0
 8001c8a:	2140      	movs	r1, #64	@ 0x40
 8001c8c:	68f8      	ldr	r0, [r7, #12]
 8001c8e:	f000 f814 	bl	8001cba <UART_WaitOnFlagUntilTimeout>
 8001c92:	4603      	mov	r3, r0
 8001c94:	2b00      	cmp	r3, #0
 8001c96:	d005      	beq.n	8001ca4 <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 8001c98:	68fb      	ldr	r3, [r7, #12]
 8001c9a:	2220      	movs	r2, #32
 8001c9c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 8001ca0:	2303      	movs	r3, #3
 8001ca2:	e006      	b.n	8001cb2 <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8001ca4:	68fb      	ldr	r3, [r7, #12]
 8001ca6:	2220      	movs	r2, #32
 8001ca8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 8001cac:	2300      	movs	r3, #0
 8001cae:	e000      	b.n	8001cb2 <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 8001cb0:	2302      	movs	r3, #2
  }
}
 8001cb2:	4618      	mov	r0, r3
 8001cb4:	3720      	adds	r7, #32
 8001cb6:	46bd      	mov	sp, r7
 8001cb8:	bd80      	pop	{r7, pc}

08001cba <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8001cba:	b580      	push	{r7, lr}
 8001cbc:	b086      	sub	sp, #24
 8001cbe:	af00      	add	r7, sp, #0
 8001cc0:	60f8      	str	r0, [r7, #12]
 8001cc2:	60b9      	str	r1, [r7, #8]
 8001cc4:	603b      	str	r3, [r7, #0]
 8001cc6:	4613      	mov	r3, r2
 8001cc8:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8001cca:	e03b      	b.n	8001d44 <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8001ccc:	6a3b      	ldr	r3, [r7, #32]
 8001cce:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001cd2:	d037      	beq.n	8001d44 <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8001cd4:	f7fe ff76 	bl	8000bc4 <HAL_GetTick>
 8001cd8:	4602      	mov	r2, r0
 8001cda:	683b      	ldr	r3, [r7, #0]
 8001cdc:	1ad3      	subs	r3, r2, r3
 8001cde:	6a3a      	ldr	r2, [r7, #32]
 8001ce0:	429a      	cmp	r2, r3
 8001ce2:	d302      	bcc.n	8001cea <UART_WaitOnFlagUntilTimeout+0x30>
 8001ce4:	6a3b      	ldr	r3, [r7, #32]
 8001ce6:	2b00      	cmp	r3, #0
 8001ce8:	d101      	bne.n	8001cee <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8001cea:	2303      	movs	r3, #3
 8001cec:	e03a      	b.n	8001d64 <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8001cee:	68fb      	ldr	r3, [r7, #12]
 8001cf0:	681b      	ldr	r3, [r3, #0]
 8001cf2:	68db      	ldr	r3, [r3, #12]
 8001cf4:	f003 0304 	and.w	r3, r3, #4
 8001cf8:	2b00      	cmp	r3, #0
 8001cfa:	d023      	beq.n	8001d44 <UART_WaitOnFlagUntilTimeout+0x8a>
 8001cfc:	68bb      	ldr	r3, [r7, #8]
 8001cfe:	2b80      	cmp	r3, #128	@ 0x80
 8001d00:	d020      	beq.n	8001d44 <UART_WaitOnFlagUntilTimeout+0x8a>
 8001d02:	68bb      	ldr	r3, [r7, #8]
 8001d04:	2b40      	cmp	r3, #64	@ 0x40
 8001d06:	d01d      	beq.n	8001d44 <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8001d08:	68fb      	ldr	r3, [r7, #12]
 8001d0a:	681b      	ldr	r3, [r3, #0]
 8001d0c:	681b      	ldr	r3, [r3, #0]
 8001d0e:	f003 0308 	and.w	r3, r3, #8
 8001d12:	2b08      	cmp	r3, #8
 8001d14:	d116      	bne.n	8001d44 <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 8001d16:	2300      	movs	r3, #0
 8001d18:	617b      	str	r3, [r7, #20]
 8001d1a:	68fb      	ldr	r3, [r7, #12]
 8001d1c:	681b      	ldr	r3, [r3, #0]
 8001d1e:	681b      	ldr	r3, [r3, #0]
 8001d20:	617b      	str	r3, [r7, #20]
 8001d22:	68fb      	ldr	r3, [r7, #12]
 8001d24:	681b      	ldr	r3, [r3, #0]
 8001d26:	685b      	ldr	r3, [r3, #4]
 8001d28:	617b      	str	r3, [r7, #20]
 8001d2a:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8001d2c:	68f8      	ldr	r0, [r7, #12]
 8001d2e:	f000 f81d 	bl	8001d6c <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8001d32:	68fb      	ldr	r3, [r7, #12]
 8001d34:	2208      	movs	r2, #8
 8001d36:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8001d38:	68fb      	ldr	r3, [r7, #12]
 8001d3a:	2200      	movs	r2, #0
 8001d3c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 8001d40:	2301      	movs	r3, #1
 8001d42:	e00f      	b.n	8001d64 <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8001d44:	68fb      	ldr	r3, [r7, #12]
 8001d46:	681b      	ldr	r3, [r3, #0]
 8001d48:	681a      	ldr	r2, [r3, #0]
 8001d4a:	68bb      	ldr	r3, [r7, #8]
 8001d4c:	4013      	ands	r3, r2
 8001d4e:	68ba      	ldr	r2, [r7, #8]
 8001d50:	429a      	cmp	r2, r3
 8001d52:	bf0c      	ite	eq
 8001d54:	2301      	moveq	r3, #1
 8001d56:	2300      	movne	r3, #0
 8001d58:	b2db      	uxtb	r3, r3
 8001d5a:	461a      	mov	r2, r3
 8001d5c:	79fb      	ldrb	r3, [r7, #7]
 8001d5e:	429a      	cmp	r2, r3
 8001d60:	d0b4      	beq.n	8001ccc <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8001d62:	2300      	movs	r3, #0
}
 8001d64:	4618      	mov	r0, r3
 8001d66:	3718      	adds	r7, #24
 8001d68:	46bd      	mov	sp, r7
 8001d6a:	bd80      	pop	{r7, pc}

08001d6c <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8001d6c:	b480      	push	{r7}
 8001d6e:	b095      	sub	sp, #84	@ 0x54
 8001d70:	af00      	add	r7, sp, #0
 8001d72:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8001d74:	687b      	ldr	r3, [r7, #4]
 8001d76:	681b      	ldr	r3, [r3, #0]
 8001d78:	330c      	adds	r3, #12
 8001d7a:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8001d7c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8001d7e:	e853 3f00 	ldrex	r3, [r3]
 8001d82:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8001d84:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001d86:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8001d8a:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8001d8c:	687b      	ldr	r3, [r7, #4]
 8001d8e:	681b      	ldr	r3, [r3, #0]
 8001d90:	330c      	adds	r3, #12
 8001d92:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8001d94:	643a      	str	r2, [r7, #64]	@ 0x40
 8001d96:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8001d98:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8001d9a:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8001d9c:	e841 2300 	strex	r3, r2, [r1]
 8001da0:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8001da2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8001da4:	2b00      	cmp	r3, #0
 8001da6:	d1e5      	bne.n	8001d74 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8001da8:	687b      	ldr	r3, [r7, #4]
 8001daa:	681b      	ldr	r3, [r3, #0]
 8001dac:	3314      	adds	r3, #20
 8001dae:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8001db0:	6a3b      	ldr	r3, [r7, #32]
 8001db2:	e853 3f00 	ldrex	r3, [r3]
 8001db6:	61fb      	str	r3, [r7, #28]
   return(result);
 8001db8:	69fb      	ldr	r3, [r7, #28]
 8001dba:	f023 0301 	bic.w	r3, r3, #1
 8001dbe:	64bb      	str	r3, [r7, #72]	@ 0x48
 8001dc0:	687b      	ldr	r3, [r7, #4]
 8001dc2:	681b      	ldr	r3, [r3, #0]
 8001dc4:	3314      	adds	r3, #20
 8001dc6:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8001dc8:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8001dca:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8001dcc:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8001dce:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8001dd0:	e841 2300 	strex	r3, r2, [r1]
 8001dd4:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8001dd6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001dd8:	2b00      	cmp	r3, #0
 8001dda:	d1e5      	bne.n	8001da8 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8001ddc:	687b      	ldr	r3, [r7, #4]
 8001dde:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001de0:	2b01      	cmp	r3, #1
 8001de2:	d119      	bne.n	8001e18 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8001de4:	687b      	ldr	r3, [r7, #4]
 8001de6:	681b      	ldr	r3, [r3, #0]
 8001de8:	330c      	adds	r3, #12
 8001dea:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8001dec:	68fb      	ldr	r3, [r7, #12]
 8001dee:	e853 3f00 	ldrex	r3, [r3]
 8001df2:	60bb      	str	r3, [r7, #8]
   return(result);
 8001df4:	68bb      	ldr	r3, [r7, #8]
 8001df6:	f023 0310 	bic.w	r3, r3, #16
 8001dfa:	647b      	str	r3, [r7, #68]	@ 0x44
 8001dfc:	687b      	ldr	r3, [r7, #4]
 8001dfe:	681b      	ldr	r3, [r3, #0]
 8001e00:	330c      	adds	r3, #12
 8001e02:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8001e04:	61ba      	str	r2, [r7, #24]
 8001e06:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8001e08:	6979      	ldr	r1, [r7, #20]
 8001e0a:	69ba      	ldr	r2, [r7, #24]
 8001e0c:	e841 2300 	strex	r3, r2, [r1]
 8001e10:	613b      	str	r3, [r7, #16]
   return(result);
 8001e12:	693b      	ldr	r3, [r7, #16]
 8001e14:	2b00      	cmp	r3, #0
 8001e16:	d1e5      	bne.n	8001de4 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8001e18:	687b      	ldr	r3, [r7, #4]
 8001e1a:	2220      	movs	r2, #32
 8001e1c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8001e20:	687b      	ldr	r3, [r7, #4]
 8001e22:	2200      	movs	r2, #0
 8001e24:	631a      	str	r2, [r3, #48]	@ 0x30
}
 8001e26:	bf00      	nop
 8001e28:	3754      	adds	r7, #84	@ 0x54
 8001e2a:	46bd      	mov	sp, r7
 8001e2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e30:	4770      	bx	lr
	...

08001e34 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8001e34:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8001e38:	b0c0      	sub	sp, #256	@ 0x100
 8001e3a:	af00      	add	r7, sp, #0
 8001e3c:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8001e40:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8001e44:	681b      	ldr	r3, [r3, #0]
 8001e46:	691b      	ldr	r3, [r3, #16]
 8001e48:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 8001e4c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8001e50:	68d9      	ldr	r1, [r3, #12]
 8001e52:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8001e56:	681a      	ldr	r2, [r3, #0]
 8001e58:	ea40 0301 	orr.w	r3, r0, r1
 8001e5c:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8001e5e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8001e62:	689a      	ldr	r2, [r3, #8]
 8001e64:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8001e68:	691b      	ldr	r3, [r3, #16]
 8001e6a:	431a      	orrs	r2, r3
 8001e6c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8001e70:	695b      	ldr	r3, [r3, #20]
 8001e72:	431a      	orrs	r2, r3
 8001e74:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8001e78:	69db      	ldr	r3, [r3, #28]
 8001e7a:	4313      	orrs	r3, r2
 8001e7c:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8001e80:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8001e84:	681b      	ldr	r3, [r3, #0]
 8001e86:	68db      	ldr	r3, [r3, #12]
 8001e88:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 8001e8c:	f021 010c 	bic.w	r1, r1, #12
 8001e90:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8001e94:	681a      	ldr	r2, [r3, #0]
 8001e96:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 8001e9a:	430b      	orrs	r3, r1
 8001e9c:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8001e9e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8001ea2:	681b      	ldr	r3, [r3, #0]
 8001ea4:	695b      	ldr	r3, [r3, #20]
 8001ea6:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 8001eaa:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8001eae:	6999      	ldr	r1, [r3, #24]
 8001eb0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8001eb4:	681a      	ldr	r2, [r3, #0]
 8001eb6:	ea40 0301 	orr.w	r3, r0, r1
 8001eba:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8001ebc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8001ec0:	681a      	ldr	r2, [r3, #0]
 8001ec2:	4b8f      	ldr	r3, [pc, #572]	@ (8002100 <UART_SetConfig+0x2cc>)
 8001ec4:	429a      	cmp	r2, r3
 8001ec6:	d005      	beq.n	8001ed4 <UART_SetConfig+0xa0>
 8001ec8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8001ecc:	681a      	ldr	r2, [r3, #0]
 8001ece:	4b8d      	ldr	r3, [pc, #564]	@ (8002104 <UART_SetConfig+0x2d0>)
 8001ed0:	429a      	cmp	r2, r3
 8001ed2:	d104      	bne.n	8001ede <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8001ed4:	f7ff fe02 	bl	8001adc <HAL_RCC_GetPCLK2Freq>
 8001ed8:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 8001edc:	e003      	b.n	8001ee6 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8001ede:	f7ff fde9 	bl	8001ab4 <HAL_RCC_GetPCLK1Freq>
 8001ee2:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8001ee6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8001eea:	69db      	ldr	r3, [r3, #28]
 8001eec:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8001ef0:	f040 810c 	bne.w	800210c <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8001ef4:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8001ef8:	2200      	movs	r2, #0
 8001efa:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8001efe:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 8001f02:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 8001f06:	4622      	mov	r2, r4
 8001f08:	462b      	mov	r3, r5
 8001f0a:	1891      	adds	r1, r2, r2
 8001f0c:	65b9      	str	r1, [r7, #88]	@ 0x58
 8001f0e:	415b      	adcs	r3, r3
 8001f10:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8001f12:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 8001f16:	4621      	mov	r1, r4
 8001f18:	eb12 0801 	adds.w	r8, r2, r1
 8001f1c:	4629      	mov	r1, r5
 8001f1e:	eb43 0901 	adc.w	r9, r3, r1
 8001f22:	f04f 0200 	mov.w	r2, #0
 8001f26:	f04f 0300 	mov.w	r3, #0
 8001f2a:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8001f2e:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8001f32:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8001f36:	4690      	mov	r8, r2
 8001f38:	4699      	mov	r9, r3
 8001f3a:	4623      	mov	r3, r4
 8001f3c:	eb18 0303 	adds.w	r3, r8, r3
 8001f40:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8001f44:	462b      	mov	r3, r5
 8001f46:	eb49 0303 	adc.w	r3, r9, r3
 8001f4a:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8001f4e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8001f52:	685b      	ldr	r3, [r3, #4]
 8001f54:	2200      	movs	r2, #0
 8001f56:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8001f5a:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 8001f5e:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 8001f62:	460b      	mov	r3, r1
 8001f64:	18db      	adds	r3, r3, r3
 8001f66:	653b      	str	r3, [r7, #80]	@ 0x50
 8001f68:	4613      	mov	r3, r2
 8001f6a:	eb42 0303 	adc.w	r3, r2, r3
 8001f6e:	657b      	str	r3, [r7, #84]	@ 0x54
 8001f70:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 8001f74:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 8001f78:	f7fe f92c 	bl	80001d4 <__aeabi_uldivmod>
 8001f7c:	4602      	mov	r2, r0
 8001f7e:	460b      	mov	r3, r1
 8001f80:	4b61      	ldr	r3, [pc, #388]	@ (8002108 <UART_SetConfig+0x2d4>)
 8001f82:	fba3 2302 	umull	r2, r3, r3, r2
 8001f86:	095b      	lsrs	r3, r3, #5
 8001f88:	011c      	lsls	r4, r3, #4
 8001f8a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8001f8e:	2200      	movs	r2, #0
 8001f90:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8001f94:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 8001f98:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 8001f9c:	4642      	mov	r2, r8
 8001f9e:	464b      	mov	r3, r9
 8001fa0:	1891      	adds	r1, r2, r2
 8001fa2:	64b9      	str	r1, [r7, #72]	@ 0x48
 8001fa4:	415b      	adcs	r3, r3
 8001fa6:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8001fa8:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 8001fac:	4641      	mov	r1, r8
 8001fae:	eb12 0a01 	adds.w	sl, r2, r1
 8001fb2:	4649      	mov	r1, r9
 8001fb4:	eb43 0b01 	adc.w	fp, r3, r1
 8001fb8:	f04f 0200 	mov.w	r2, #0
 8001fbc:	f04f 0300 	mov.w	r3, #0
 8001fc0:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8001fc4:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8001fc8:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8001fcc:	4692      	mov	sl, r2
 8001fce:	469b      	mov	fp, r3
 8001fd0:	4643      	mov	r3, r8
 8001fd2:	eb1a 0303 	adds.w	r3, sl, r3
 8001fd6:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8001fda:	464b      	mov	r3, r9
 8001fdc:	eb4b 0303 	adc.w	r3, fp, r3
 8001fe0:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8001fe4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8001fe8:	685b      	ldr	r3, [r3, #4]
 8001fea:	2200      	movs	r2, #0
 8001fec:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8001ff0:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 8001ff4:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 8001ff8:	460b      	mov	r3, r1
 8001ffa:	18db      	adds	r3, r3, r3
 8001ffc:	643b      	str	r3, [r7, #64]	@ 0x40
 8001ffe:	4613      	mov	r3, r2
 8002000:	eb42 0303 	adc.w	r3, r2, r3
 8002004:	647b      	str	r3, [r7, #68]	@ 0x44
 8002006:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 800200a:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 800200e:	f7fe f8e1 	bl	80001d4 <__aeabi_uldivmod>
 8002012:	4602      	mov	r2, r0
 8002014:	460b      	mov	r3, r1
 8002016:	4611      	mov	r1, r2
 8002018:	4b3b      	ldr	r3, [pc, #236]	@ (8002108 <UART_SetConfig+0x2d4>)
 800201a:	fba3 2301 	umull	r2, r3, r3, r1
 800201e:	095b      	lsrs	r3, r3, #5
 8002020:	2264      	movs	r2, #100	@ 0x64
 8002022:	fb02 f303 	mul.w	r3, r2, r3
 8002026:	1acb      	subs	r3, r1, r3
 8002028:	00db      	lsls	r3, r3, #3
 800202a:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 800202e:	4b36      	ldr	r3, [pc, #216]	@ (8002108 <UART_SetConfig+0x2d4>)
 8002030:	fba3 2302 	umull	r2, r3, r3, r2
 8002034:	095b      	lsrs	r3, r3, #5
 8002036:	005b      	lsls	r3, r3, #1
 8002038:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 800203c:	441c      	add	r4, r3
 800203e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8002042:	2200      	movs	r2, #0
 8002044:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8002048:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 800204c:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 8002050:	4642      	mov	r2, r8
 8002052:	464b      	mov	r3, r9
 8002054:	1891      	adds	r1, r2, r2
 8002056:	63b9      	str	r1, [r7, #56]	@ 0x38
 8002058:	415b      	adcs	r3, r3
 800205a:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800205c:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 8002060:	4641      	mov	r1, r8
 8002062:	1851      	adds	r1, r2, r1
 8002064:	6339      	str	r1, [r7, #48]	@ 0x30
 8002066:	4649      	mov	r1, r9
 8002068:	414b      	adcs	r3, r1
 800206a:	637b      	str	r3, [r7, #52]	@ 0x34
 800206c:	f04f 0200 	mov.w	r2, #0
 8002070:	f04f 0300 	mov.w	r3, #0
 8002074:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 8002078:	4659      	mov	r1, fp
 800207a:	00cb      	lsls	r3, r1, #3
 800207c:	4651      	mov	r1, sl
 800207e:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8002082:	4651      	mov	r1, sl
 8002084:	00ca      	lsls	r2, r1, #3
 8002086:	4610      	mov	r0, r2
 8002088:	4619      	mov	r1, r3
 800208a:	4603      	mov	r3, r0
 800208c:	4642      	mov	r2, r8
 800208e:	189b      	adds	r3, r3, r2
 8002090:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8002094:	464b      	mov	r3, r9
 8002096:	460a      	mov	r2, r1
 8002098:	eb42 0303 	adc.w	r3, r2, r3
 800209c:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 80020a0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80020a4:	685b      	ldr	r3, [r3, #4]
 80020a6:	2200      	movs	r2, #0
 80020a8:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 80020ac:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 80020b0:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 80020b4:	460b      	mov	r3, r1
 80020b6:	18db      	adds	r3, r3, r3
 80020b8:	62bb      	str	r3, [r7, #40]	@ 0x28
 80020ba:	4613      	mov	r3, r2
 80020bc:	eb42 0303 	adc.w	r3, r2, r3
 80020c0:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80020c2:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 80020c6:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 80020ca:	f7fe f883 	bl	80001d4 <__aeabi_uldivmod>
 80020ce:	4602      	mov	r2, r0
 80020d0:	460b      	mov	r3, r1
 80020d2:	4b0d      	ldr	r3, [pc, #52]	@ (8002108 <UART_SetConfig+0x2d4>)
 80020d4:	fba3 1302 	umull	r1, r3, r3, r2
 80020d8:	095b      	lsrs	r3, r3, #5
 80020da:	2164      	movs	r1, #100	@ 0x64
 80020dc:	fb01 f303 	mul.w	r3, r1, r3
 80020e0:	1ad3      	subs	r3, r2, r3
 80020e2:	00db      	lsls	r3, r3, #3
 80020e4:	3332      	adds	r3, #50	@ 0x32
 80020e6:	4a08      	ldr	r2, [pc, #32]	@ (8002108 <UART_SetConfig+0x2d4>)
 80020e8:	fba2 2303 	umull	r2, r3, r2, r3
 80020ec:	095b      	lsrs	r3, r3, #5
 80020ee:	f003 0207 	and.w	r2, r3, #7
 80020f2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80020f6:	681b      	ldr	r3, [r3, #0]
 80020f8:	4422      	add	r2, r4
 80020fa:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 80020fc:	e106      	b.n	800230c <UART_SetConfig+0x4d8>
 80020fe:	bf00      	nop
 8002100:	40011000 	.word	0x40011000
 8002104:	40011400 	.word	0x40011400
 8002108:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 800210c:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8002110:	2200      	movs	r2, #0
 8002112:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8002116:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 800211a:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 800211e:	4642      	mov	r2, r8
 8002120:	464b      	mov	r3, r9
 8002122:	1891      	adds	r1, r2, r2
 8002124:	6239      	str	r1, [r7, #32]
 8002126:	415b      	adcs	r3, r3
 8002128:	627b      	str	r3, [r7, #36]	@ 0x24
 800212a:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800212e:	4641      	mov	r1, r8
 8002130:	1854      	adds	r4, r2, r1
 8002132:	4649      	mov	r1, r9
 8002134:	eb43 0501 	adc.w	r5, r3, r1
 8002138:	f04f 0200 	mov.w	r2, #0
 800213c:	f04f 0300 	mov.w	r3, #0
 8002140:	00eb      	lsls	r3, r5, #3
 8002142:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8002146:	00e2      	lsls	r2, r4, #3
 8002148:	4614      	mov	r4, r2
 800214a:	461d      	mov	r5, r3
 800214c:	4643      	mov	r3, r8
 800214e:	18e3      	adds	r3, r4, r3
 8002150:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8002154:	464b      	mov	r3, r9
 8002156:	eb45 0303 	adc.w	r3, r5, r3
 800215a:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 800215e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002162:	685b      	ldr	r3, [r3, #4]
 8002164:	2200      	movs	r2, #0
 8002166:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 800216a:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 800216e:	f04f 0200 	mov.w	r2, #0
 8002172:	f04f 0300 	mov.w	r3, #0
 8002176:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 800217a:	4629      	mov	r1, r5
 800217c:	008b      	lsls	r3, r1, #2
 800217e:	4621      	mov	r1, r4
 8002180:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8002184:	4621      	mov	r1, r4
 8002186:	008a      	lsls	r2, r1, #2
 8002188:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 800218c:	f7fe f822 	bl	80001d4 <__aeabi_uldivmod>
 8002190:	4602      	mov	r2, r0
 8002192:	460b      	mov	r3, r1
 8002194:	4b60      	ldr	r3, [pc, #384]	@ (8002318 <UART_SetConfig+0x4e4>)
 8002196:	fba3 2302 	umull	r2, r3, r3, r2
 800219a:	095b      	lsrs	r3, r3, #5
 800219c:	011c      	lsls	r4, r3, #4
 800219e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80021a2:	2200      	movs	r2, #0
 80021a4:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 80021a8:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 80021ac:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 80021b0:	4642      	mov	r2, r8
 80021b2:	464b      	mov	r3, r9
 80021b4:	1891      	adds	r1, r2, r2
 80021b6:	61b9      	str	r1, [r7, #24]
 80021b8:	415b      	adcs	r3, r3
 80021ba:	61fb      	str	r3, [r7, #28]
 80021bc:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80021c0:	4641      	mov	r1, r8
 80021c2:	1851      	adds	r1, r2, r1
 80021c4:	6139      	str	r1, [r7, #16]
 80021c6:	4649      	mov	r1, r9
 80021c8:	414b      	adcs	r3, r1
 80021ca:	617b      	str	r3, [r7, #20]
 80021cc:	f04f 0200 	mov.w	r2, #0
 80021d0:	f04f 0300 	mov.w	r3, #0
 80021d4:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 80021d8:	4659      	mov	r1, fp
 80021da:	00cb      	lsls	r3, r1, #3
 80021dc:	4651      	mov	r1, sl
 80021de:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80021e2:	4651      	mov	r1, sl
 80021e4:	00ca      	lsls	r2, r1, #3
 80021e6:	4610      	mov	r0, r2
 80021e8:	4619      	mov	r1, r3
 80021ea:	4603      	mov	r3, r0
 80021ec:	4642      	mov	r2, r8
 80021ee:	189b      	adds	r3, r3, r2
 80021f0:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 80021f4:	464b      	mov	r3, r9
 80021f6:	460a      	mov	r2, r1
 80021f8:	eb42 0303 	adc.w	r3, r2, r3
 80021fc:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8002200:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002204:	685b      	ldr	r3, [r3, #4]
 8002206:	2200      	movs	r2, #0
 8002208:	67bb      	str	r3, [r7, #120]	@ 0x78
 800220a:	67fa      	str	r2, [r7, #124]	@ 0x7c
 800220c:	f04f 0200 	mov.w	r2, #0
 8002210:	f04f 0300 	mov.w	r3, #0
 8002214:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 8002218:	4649      	mov	r1, r9
 800221a:	008b      	lsls	r3, r1, #2
 800221c:	4641      	mov	r1, r8
 800221e:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8002222:	4641      	mov	r1, r8
 8002224:	008a      	lsls	r2, r1, #2
 8002226:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 800222a:	f7fd ffd3 	bl	80001d4 <__aeabi_uldivmod>
 800222e:	4602      	mov	r2, r0
 8002230:	460b      	mov	r3, r1
 8002232:	4611      	mov	r1, r2
 8002234:	4b38      	ldr	r3, [pc, #224]	@ (8002318 <UART_SetConfig+0x4e4>)
 8002236:	fba3 2301 	umull	r2, r3, r3, r1
 800223a:	095b      	lsrs	r3, r3, #5
 800223c:	2264      	movs	r2, #100	@ 0x64
 800223e:	fb02 f303 	mul.w	r3, r2, r3
 8002242:	1acb      	subs	r3, r1, r3
 8002244:	011b      	lsls	r3, r3, #4
 8002246:	3332      	adds	r3, #50	@ 0x32
 8002248:	4a33      	ldr	r2, [pc, #204]	@ (8002318 <UART_SetConfig+0x4e4>)
 800224a:	fba2 2303 	umull	r2, r3, r2, r3
 800224e:	095b      	lsrs	r3, r3, #5
 8002250:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8002254:	441c      	add	r4, r3
 8002256:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800225a:	2200      	movs	r2, #0
 800225c:	673b      	str	r3, [r7, #112]	@ 0x70
 800225e:	677a      	str	r2, [r7, #116]	@ 0x74
 8002260:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 8002264:	4642      	mov	r2, r8
 8002266:	464b      	mov	r3, r9
 8002268:	1891      	adds	r1, r2, r2
 800226a:	60b9      	str	r1, [r7, #8]
 800226c:	415b      	adcs	r3, r3
 800226e:	60fb      	str	r3, [r7, #12]
 8002270:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8002274:	4641      	mov	r1, r8
 8002276:	1851      	adds	r1, r2, r1
 8002278:	6039      	str	r1, [r7, #0]
 800227a:	4649      	mov	r1, r9
 800227c:	414b      	adcs	r3, r1
 800227e:	607b      	str	r3, [r7, #4]
 8002280:	f04f 0200 	mov.w	r2, #0
 8002284:	f04f 0300 	mov.w	r3, #0
 8002288:	e9d7 ab00 	ldrd	sl, fp, [r7]
 800228c:	4659      	mov	r1, fp
 800228e:	00cb      	lsls	r3, r1, #3
 8002290:	4651      	mov	r1, sl
 8002292:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8002296:	4651      	mov	r1, sl
 8002298:	00ca      	lsls	r2, r1, #3
 800229a:	4610      	mov	r0, r2
 800229c:	4619      	mov	r1, r3
 800229e:	4603      	mov	r3, r0
 80022a0:	4642      	mov	r2, r8
 80022a2:	189b      	adds	r3, r3, r2
 80022a4:	66bb      	str	r3, [r7, #104]	@ 0x68
 80022a6:	464b      	mov	r3, r9
 80022a8:	460a      	mov	r2, r1
 80022aa:	eb42 0303 	adc.w	r3, r2, r3
 80022ae:	66fb      	str	r3, [r7, #108]	@ 0x6c
 80022b0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80022b4:	685b      	ldr	r3, [r3, #4]
 80022b6:	2200      	movs	r2, #0
 80022b8:	663b      	str	r3, [r7, #96]	@ 0x60
 80022ba:	667a      	str	r2, [r7, #100]	@ 0x64
 80022bc:	f04f 0200 	mov.w	r2, #0
 80022c0:	f04f 0300 	mov.w	r3, #0
 80022c4:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 80022c8:	4649      	mov	r1, r9
 80022ca:	008b      	lsls	r3, r1, #2
 80022cc:	4641      	mov	r1, r8
 80022ce:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80022d2:	4641      	mov	r1, r8
 80022d4:	008a      	lsls	r2, r1, #2
 80022d6:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 80022da:	f7fd ff7b 	bl	80001d4 <__aeabi_uldivmod>
 80022de:	4602      	mov	r2, r0
 80022e0:	460b      	mov	r3, r1
 80022e2:	4b0d      	ldr	r3, [pc, #52]	@ (8002318 <UART_SetConfig+0x4e4>)
 80022e4:	fba3 1302 	umull	r1, r3, r3, r2
 80022e8:	095b      	lsrs	r3, r3, #5
 80022ea:	2164      	movs	r1, #100	@ 0x64
 80022ec:	fb01 f303 	mul.w	r3, r1, r3
 80022f0:	1ad3      	subs	r3, r2, r3
 80022f2:	011b      	lsls	r3, r3, #4
 80022f4:	3332      	adds	r3, #50	@ 0x32
 80022f6:	4a08      	ldr	r2, [pc, #32]	@ (8002318 <UART_SetConfig+0x4e4>)
 80022f8:	fba2 2303 	umull	r2, r3, r2, r3
 80022fc:	095b      	lsrs	r3, r3, #5
 80022fe:	f003 020f 	and.w	r2, r3, #15
 8002302:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002306:	681b      	ldr	r3, [r3, #0]
 8002308:	4422      	add	r2, r4
 800230a:	609a      	str	r2, [r3, #8]
}
 800230c:	bf00      	nop
 800230e:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 8002312:	46bd      	mov	sp, r7
 8002314:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8002318:	51eb851f 	.word	0x51eb851f

0800231c <std>:
 800231c:	2300      	movs	r3, #0
 800231e:	b510      	push	{r4, lr}
 8002320:	4604      	mov	r4, r0
 8002322:	e9c0 3300 	strd	r3, r3, [r0]
 8002326:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800232a:	6083      	str	r3, [r0, #8]
 800232c:	8181      	strh	r1, [r0, #12]
 800232e:	6643      	str	r3, [r0, #100]	@ 0x64
 8002330:	81c2      	strh	r2, [r0, #14]
 8002332:	6183      	str	r3, [r0, #24]
 8002334:	4619      	mov	r1, r3
 8002336:	2208      	movs	r2, #8
 8002338:	305c      	adds	r0, #92	@ 0x5c
 800233a:	f000 f9e7 	bl	800270c <memset>
 800233e:	4b0d      	ldr	r3, [pc, #52]	@ (8002374 <std+0x58>)
 8002340:	6263      	str	r3, [r4, #36]	@ 0x24
 8002342:	4b0d      	ldr	r3, [pc, #52]	@ (8002378 <std+0x5c>)
 8002344:	62a3      	str	r3, [r4, #40]	@ 0x28
 8002346:	4b0d      	ldr	r3, [pc, #52]	@ (800237c <std+0x60>)
 8002348:	62e3      	str	r3, [r4, #44]	@ 0x2c
 800234a:	4b0d      	ldr	r3, [pc, #52]	@ (8002380 <std+0x64>)
 800234c:	6323      	str	r3, [r4, #48]	@ 0x30
 800234e:	4b0d      	ldr	r3, [pc, #52]	@ (8002384 <std+0x68>)
 8002350:	6224      	str	r4, [r4, #32]
 8002352:	429c      	cmp	r4, r3
 8002354:	d006      	beq.n	8002364 <std+0x48>
 8002356:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 800235a:	4294      	cmp	r4, r2
 800235c:	d002      	beq.n	8002364 <std+0x48>
 800235e:	33d0      	adds	r3, #208	@ 0xd0
 8002360:	429c      	cmp	r4, r3
 8002362:	d105      	bne.n	8002370 <std+0x54>
 8002364:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8002368:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800236c:	f000 ba46 	b.w	80027fc <__retarget_lock_init_recursive>
 8002370:	bd10      	pop	{r4, pc}
 8002372:	bf00      	nop
 8002374:	0800255d 	.word	0x0800255d
 8002378:	0800257f 	.word	0x0800257f
 800237c:	080025b7 	.word	0x080025b7
 8002380:	080025db 	.word	0x080025db
 8002384:	200000e0 	.word	0x200000e0

08002388 <stdio_exit_handler>:
 8002388:	4a02      	ldr	r2, [pc, #8]	@ (8002394 <stdio_exit_handler+0xc>)
 800238a:	4903      	ldr	r1, [pc, #12]	@ (8002398 <stdio_exit_handler+0x10>)
 800238c:	4803      	ldr	r0, [pc, #12]	@ (800239c <stdio_exit_handler+0x14>)
 800238e:	f000 b869 	b.w	8002464 <_fwalk_sglue>
 8002392:	bf00      	nop
 8002394:	2000000c 	.word	0x2000000c
 8002398:	08002afd 	.word	0x08002afd
 800239c:	2000001c 	.word	0x2000001c

080023a0 <cleanup_stdio>:
 80023a0:	6841      	ldr	r1, [r0, #4]
 80023a2:	4b0c      	ldr	r3, [pc, #48]	@ (80023d4 <cleanup_stdio+0x34>)
 80023a4:	4299      	cmp	r1, r3
 80023a6:	b510      	push	{r4, lr}
 80023a8:	4604      	mov	r4, r0
 80023aa:	d001      	beq.n	80023b0 <cleanup_stdio+0x10>
 80023ac:	f000 fba6 	bl	8002afc <_fflush_r>
 80023b0:	68a1      	ldr	r1, [r4, #8]
 80023b2:	4b09      	ldr	r3, [pc, #36]	@ (80023d8 <cleanup_stdio+0x38>)
 80023b4:	4299      	cmp	r1, r3
 80023b6:	d002      	beq.n	80023be <cleanup_stdio+0x1e>
 80023b8:	4620      	mov	r0, r4
 80023ba:	f000 fb9f 	bl	8002afc <_fflush_r>
 80023be:	68e1      	ldr	r1, [r4, #12]
 80023c0:	4b06      	ldr	r3, [pc, #24]	@ (80023dc <cleanup_stdio+0x3c>)
 80023c2:	4299      	cmp	r1, r3
 80023c4:	d004      	beq.n	80023d0 <cleanup_stdio+0x30>
 80023c6:	4620      	mov	r0, r4
 80023c8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80023cc:	f000 bb96 	b.w	8002afc <_fflush_r>
 80023d0:	bd10      	pop	{r4, pc}
 80023d2:	bf00      	nop
 80023d4:	200000e0 	.word	0x200000e0
 80023d8:	20000148 	.word	0x20000148
 80023dc:	200001b0 	.word	0x200001b0

080023e0 <global_stdio_init.part.0>:
 80023e0:	b510      	push	{r4, lr}
 80023e2:	4b0b      	ldr	r3, [pc, #44]	@ (8002410 <global_stdio_init.part.0+0x30>)
 80023e4:	4c0b      	ldr	r4, [pc, #44]	@ (8002414 <global_stdio_init.part.0+0x34>)
 80023e6:	4a0c      	ldr	r2, [pc, #48]	@ (8002418 <global_stdio_init.part.0+0x38>)
 80023e8:	601a      	str	r2, [r3, #0]
 80023ea:	4620      	mov	r0, r4
 80023ec:	2200      	movs	r2, #0
 80023ee:	2104      	movs	r1, #4
 80023f0:	f7ff ff94 	bl	800231c <std>
 80023f4:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 80023f8:	2201      	movs	r2, #1
 80023fa:	2109      	movs	r1, #9
 80023fc:	f7ff ff8e 	bl	800231c <std>
 8002400:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8002404:	2202      	movs	r2, #2
 8002406:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800240a:	2112      	movs	r1, #18
 800240c:	f7ff bf86 	b.w	800231c <std>
 8002410:	20000218 	.word	0x20000218
 8002414:	200000e0 	.word	0x200000e0
 8002418:	08002389 	.word	0x08002389

0800241c <__sfp_lock_acquire>:
 800241c:	4801      	ldr	r0, [pc, #4]	@ (8002424 <__sfp_lock_acquire+0x8>)
 800241e:	f000 b9ee 	b.w	80027fe <__retarget_lock_acquire_recursive>
 8002422:	bf00      	nop
 8002424:	20000221 	.word	0x20000221

08002428 <__sfp_lock_release>:
 8002428:	4801      	ldr	r0, [pc, #4]	@ (8002430 <__sfp_lock_release+0x8>)
 800242a:	f000 b9e9 	b.w	8002800 <__retarget_lock_release_recursive>
 800242e:	bf00      	nop
 8002430:	20000221 	.word	0x20000221

08002434 <__sinit>:
 8002434:	b510      	push	{r4, lr}
 8002436:	4604      	mov	r4, r0
 8002438:	f7ff fff0 	bl	800241c <__sfp_lock_acquire>
 800243c:	6a23      	ldr	r3, [r4, #32]
 800243e:	b11b      	cbz	r3, 8002448 <__sinit+0x14>
 8002440:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8002444:	f7ff bff0 	b.w	8002428 <__sfp_lock_release>
 8002448:	4b04      	ldr	r3, [pc, #16]	@ (800245c <__sinit+0x28>)
 800244a:	6223      	str	r3, [r4, #32]
 800244c:	4b04      	ldr	r3, [pc, #16]	@ (8002460 <__sinit+0x2c>)
 800244e:	681b      	ldr	r3, [r3, #0]
 8002450:	2b00      	cmp	r3, #0
 8002452:	d1f5      	bne.n	8002440 <__sinit+0xc>
 8002454:	f7ff ffc4 	bl	80023e0 <global_stdio_init.part.0>
 8002458:	e7f2      	b.n	8002440 <__sinit+0xc>
 800245a:	bf00      	nop
 800245c:	080023a1 	.word	0x080023a1
 8002460:	20000218 	.word	0x20000218

08002464 <_fwalk_sglue>:
 8002464:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8002468:	4607      	mov	r7, r0
 800246a:	4688      	mov	r8, r1
 800246c:	4614      	mov	r4, r2
 800246e:	2600      	movs	r6, #0
 8002470:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8002474:	f1b9 0901 	subs.w	r9, r9, #1
 8002478:	d505      	bpl.n	8002486 <_fwalk_sglue+0x22>
 800247a:	6824      	ldr	r4, [r4, #0]
 800247c:	2c00      	cmp	r4, #0
 800247e:	d1f7      	bne.n	8002470 <_fwalk_sglue+0xc>
 8002480:	4630      	mov	r0, r6
 8002482:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8002486:	89ab      	ldrh	r3, [r5, #12]
 8002488:	2b01      	cmp	r3, #1
 800248a:	d907      	bls.n	800249c <_fwalk_sglue+0x38>
 800248c:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8002490:	3301      	adds	r3, #1
 8002492:	d003      	beq.n	800249c <_fwalk_sglue+0x38>
 8002494:	4629      	mov	r1, r5
 8002496:	4638      	mov	r0, r7
 8002498:	47c0      	blx	r8
 800249a:	4306      	orrs	r6, r0
 800249c:	3568      	adds	r5, #104	@ 0x68
 800249e:	e7e9      	b.n	8002474 <_fwalk_sglue+0x10>

080024a0 <_puts_r>:
 80024a0:	6a03      	ldr	r3, [r0, #32]
 80024a2:	b570      	push	{r4, r5, r6, lr}
 80024a4:	6884      	ldr	r4, [r0, #8]
 80024a6:	4605      	mov	r5, r0
 80024a8:	460e      	mov	r6, r1
 80024aa:	b90b      	cbnz	r3, 80024b0 <_puts_r+0x10>
 80024ac:	f7ff ffc2 	bl	8002434 <__sinit>
 80024b0:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 80024b2:	07db      	lsls	r3, r3, #31
 80024b4:	d405      	bmi.n	80024c2 <_puts_r+0x22>
 80024b6:	89a3      	ldrh	r3, [r4, #12]
 80024b8:	0598      	lsls	r0, r3, #22
 80024ba:	d402      	bmi.n	80024c2 <_puts_r+0x22>
 80024bc:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80024be:	f000 f99e 	bl	80027fe <__retarget_lock_acquire_recursive>
 80024c2:	89a3      	ldrh	r3, [r4, #12]
 80024c4:	0719      	lsls	r1, r3, #28
 80024c6:	d502      	bpl.n	80024ce <_puts_r+0x2e>
 80024c8:	6923      	ldr	r3, [r4, #16]
 80024ca:	2b00      	cmp	r3, #0
 80024cc:	d135      	bne.n	800253a <_puts_r+0x9a>
 80024ce:	4621      	mov	r1, r4
 80024d0:	4628      	mov	r0, r5
 80024d2:	f000 f8c5 	bl	8002660 <__swsetup_r>
 80024d6:	b380      	cbz	r0, 800253a <_puts_r+0x9a>
 80024d8:	f04f 35ff 	mov.w	r5, #4294967295
 80024dc:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 80024de:	07da      	lsls	r2, r3, #31
 80024e0:	d405      	bmi.n	80024ee <_puts_r+0x4e>
 80024e2:	89a3      	ldrh	r3, [r4, #12]
 80024e4:	059b      	lsls	r3, r3, #22
 80024e6:	d402      	bmi.n	80024ee <_puts_r+0x4e>
 80024e8:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80024ea:	f000 f989 	bl	8002800 <__retarget_lock_release_recursive>
 80024ee:	4628      	mov	r0, r5
 80024f0:	bd70      	pop	{r4, r5, r6, pc}
 80024f2:	2b00      	cmp	r3, #0
 80024f4:	da04      	bge.n	8002500 <_puts_r+0x60>
 80024f6:	69a2      	ldr	r2, [r4, #24]
 80024f8:	429a      	cmp	r2, r3
 80024fa:	dc17      	bgt.n	800252c <_puts_r+0x8c>
 80024fc:	290a      	cmp	r1, #10
 80024fe:	d015      	beq.n	800252c <_puts_r+0x8c>
 8002500:	6823      	ldr	r3, [r4, #0]
 8002502:	1c5a      	adds	r2, r3, #1
 8002504:	6022      	str	r2, [r4, #0]
 8002506:	7019      	strb	r1, [r3, #0]
 8002508:	68a3      	ldr	r3, [r4, #8]
 800250a:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 800250e:	3b01      	subs	r3, #1
 8002510:	60a3      	str	r3, [r4, #8]
 8002512:	2900      	cmp	r1, #0
 8002514:	d1ed      	bne.n	80024f2 <_puts_r+0x52>
 8002516:	2b00      	cmp	r3, #0
 8002518:	da11      	bge.n	800253e <_puts_r+0x9e>
 800251a:	4622      	mov	r2, r4
 800251c:	210a      	movs	r1, #10
 800251e:	4628      	mov	r0, r5
 8002520:	f000 f85f 	bl	80025e2 <__swbuf_r>
 8002524:	3001      	adds	r0, #1
 8002526:	d0d7      	beq.n	80024d8 <_puts_r+0x38>
 8002528:	250a      	movs	r5, #10
 800252a:	e7d7      	b.n	80024dc <_puts_r+0x3c>
 800252c:	4622      	mov	r2, r4
 800252e:	4628      	mov	r0, r5
 8002530:	f000 f857 	bl	80025e2 <__swbuf_r>
 8002534:	3001      	adds	r0, #1
 8002536:	d1e7      	bne.n	8002508 <_puts_r+0x68>
 8002538:	e7ce      	b.n	80024d8 <_puts_r+0x38>
 800253a:	3e01      	subs	r6, #1
 800253c:	e7e4      	b.n	8002508 <_puts_r+0x68>
 800253e:	6823      	ldr	r3, [r4, #0]
 8002540:	1c5a      	adds	r2, r3, #1
 8002542:	6022      	str	r2, [r4, #0]
 8002544:	220a      	movs	r2, #10
 8002546:	701a      	strb	r2, [r3, #0]
 8002548:	e7ee      	b.n	8002528 <_puts_r+0x88>
	...

0800254c <puts>:
 800254c:	4b02      	ldr	r3, [pc, #8]	@ (8002558 <puts+0xc>)
 800254e:	4601      	mov	r1, r0
 8002550:	6818      	ldr	r0, [r3, #0]
 8002552:	f7ff bfa5 	b.w	80024a0 <_puts_r>
 8002556:	bf00      	nop
 8002558:	20000018 	.word	0x20000018

0800255c <__sread>:
 800255c:	b510      	push	{r4, lr}
 800255e:	460c      	mov	r4, r1
 8002560:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8002564:	f000 f8fc 	bl	8002760 <_read_r>
 8002568:	2800      	cmp	r0, #0
 800256a:	bfab      	itete	ge
 800256c:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 800256e:	89a3      	ldrhlt	r3, [r4, #12]
 8002570:	181b      	addge	r3, r3, r0
 8002572:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8002576:	bfac      	ite	ge
 8002578:	6563      	strge	r3, [r4, #84]	@ 0x54
 800257a:	81a3      	strhlt	r3, [r4, #12]
 800257c:	bd10      	pop	{r4, pc}

0800257e <__swrite>:
 800257e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8002582:	461f      	mov	r7, r3
 8002584:	898b      	ldrh	r3, [r1, #12]
 8002586:	05db      	lsls	r3, r3, #23
 8002588:	4605      	mov	r5, r0
 800258a:	460c      	mov	r4, r1
 800258c:	4616      	mov	r6, r2
 800258e:	d505      	bpl.n	800259c <__swrite+0x1e>
 8002590:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8002594:	2302      	movs	r3, #2
 8002596:	2200      	movs	r2, #0
 8002598:	f000 f8d0 	bl	800273c <_lseek_r>
 800259c:	89a3      	ldrh	r3, [r4, #12]
 800259e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80025a2:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80025a6:	81a3      	strh	r3, [r4, #12]
 80025a8:	4632      	mov	r2, r6
 80025aa:	463b      	mov	r3, r7
 80025ac:	4628      	mov	r0, r5
 80025ae:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80025b2:	f000 b8e7 	b.w	8002784 <_write_r>

080025b6 <__sseek>:
 80025b6:	b510      	push	{r4, lr}
 80025b8:	460c      	mov	r4, r1
 80025ba:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80025be:	f000 f8bd 	bl	800273c <_lseek_r>
 80025c2:	1c43      	adds	r3, r0, #1
 80025c4:	89a3      	ldrh	r3, [r4, #12]
 80025c6:	bf15      	itete	ne
 80025c8:	6560      	strne	r0, [r4, #84]	@ 0x54
 80025ca:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 80025ce:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 80025d2:	81a3      	strheq	r3, [r4, #12]
 80025d4:	bf18      	it	ne
 80025d6:	81a3      	strhne	r3, [r4, #12]
 80025d8:	bd10      	pop	{r4, pc}

080025da <__sclose>:
 80025da:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80025de:	f000 b89d 	b.w	800271c <_close_r>

080025e2 <__swbuf_r>:
 80025e2:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80025e4:	460e      	mov	r6, r1
 80025e6:	4614      	mov	r4, r2
 80025e8:	4605      	mov	r5, r0
 80025ea:	b118      	cbz	r0, 80025f4 <__swbuf_r+0x12>
 80025ec:	6a03      	ldr	r3, [r0, #32]
 80025ee:	b90b      	cbnz	r3, 80025f4 <__swbuf_r+0x12>
 80025f0:	f7ff ff20 	bl	8002434 <__sinit>
 80025f4:	69a3      	ldr	r3, [r4, #24]
 80025f6:	60a3      	str	r3, [r4, #8]
 80025f8:	89a3      	ldrh	r3, [r4, #12]
 80025fa:	071a      	lsls	r2, r3, #28
 80025fc:	d501      	bpl.n	8002602 <__swbuf_r+0x20>
 80025fe:	6923      	ldr	r3, [r4, #16]
 8002600:	b943      	cbnz	r3, 8002614 <__swbuf_r+0x32>
 8002602:	4621      	mov	r1, r4
 8002604:	4628      	mov	r0, r5
 8002606:	f000 f82b 	bl	8002660 <__swsetup_r>
 800260a:	b118      	cbz	r0, 8002614 <__swbuf_r+0x32>
 800260c:	f04f 37ff 	mov.w	r7, #4294967295
 8002610:	4638      	mov	r0, r7
 8002612:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8002614:	6823      	ldr	r3, [r4, #0]
 8002616:	6922      	ldr	r2, [r4, #16]
 8002618:	1a98      	subs	r0, r3, r2
 800261a:	6963      	ldr	r3, [r4, #20]
 800261c:	b2f6      	uxtb	r6, r6
 800261e:	4283      	cmp	r3, r0
 8002620:	4637      	mov	r7, r6
 8002622:	dc05      	bgt.n	8002630 <__swbuf_r+0x4e>
 8002624:	4621      	mov	r1, r4
 8002626:	4628      	mov	r0, r5
 8002628:	f000 fa68 	bl	8002afc <_fflush_r>
 800262c:	2800      	cmp	r0, #0
 800262e:	d1ed      	bne.n	800260c <__swbuf_r+0x2a>
 8002630:	68a3      	ldr	r3, [r4, #8]
 8002632:	3b01      	subs	r3, #1
 8002634:	60a3      	str	r3, [r4, #8]
 8002636:	6823      	ldr	r3, [r4, #0]
 8002638:	1c5a      	adds	r2, r3, #1
 800263a:	6022      	str	r2, [r4, #0]
 800263c:	701e      	strb	r6, [r3, #0]
 800263e:	6962      	ldr	r2, [r4, #20]
 8002640:	1c43      	adds	r3, r0, #1
 8002642:	429a      	cmp	r2, r3
 8002644:	d004      	beq.n	8002650 <__swbuf_r+0x6e>
 8002646:	89a3      	ldrh	r3, [r4, #12]
 8002648:	07db      	lsls	r3, r3, #31
 800264a:	d5e1      	bpl.n	8002610 <__swbuf_r+0x2e>
 800264c:	2e0a      	cmp	r6, #10
 800264e:	d1df      	bne.n	8002610 <__swbuf_r+0x2e>
 8002650:	4621      	mov	r1, r4
 8002652:	4628      	mov	r0, r5
 8002654:	f000 fa52 	bl	8002afc <_fflush_r>
 8002658:	2800      	cmp	r0, #0
 800265a:	d0d9      	beq.n	8002610 <__swbuf_r+0x2e>
 800265c:	e7d6      	b.n	800260c <__swbuf_r+0x2a>
	...

08002660 <__swsetup_r>:
 8002660:	b538      	push	{r3, r4, r5, lr}
 8002662:	4b29      	ldr	r3, [pc, #164]	@ (8002708 <__swsetup_r+0xa8>)
 8002664:	4605      	mov	r5, r0
 8002666:	6818      	ldr	r0, [r3, #0]
 8002668:	460c      	mov	r4, r1
 800266a:	b118      	cbz	r0, 8002674 <__swsetup_r+0x14>
 800266c:	6a03      	ldr	r3, [r0, #32]
 800266e:	b90b      	cbnz	r3, 8002674 <__swsetup_r+0x14>
 8002670:	f7ff fee0 	bl	8002434 <__sinit>
 8002674:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8002678:	0719      	lsls	r1, r3, #28
 800267a:	d422      	bmi.n	80026c2 <__swsetup_r+0x62>
 800267c:	06da      	lsls	r2, r3, #27
 800267e:	d407      	bmi.n	8002690 <__swsetup_r+0x30>
 8002680:	2209      	movs	r2, #9
 8002682:	602a      	str	r2, [r5, #0]
 8002684:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8002688:	81a3      	strh	r3, [r4, #12]
 800268a:	f04f 30ff 	mov.w	r0, #4294967295
 800268e:	e033      	b.n	80026f8 <__swsetup_r+0x98>
 8002690:	0758      	lsls	r0, r3, #29
 8002692:	d512      	bpl.n	80026ba <__swsetup_r+0x5a>
 8002694:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8002696:	b141      	cbz	r1, 80026aa <__swsetup_r+0x4a>
 8002698:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800269c:	4299      	cmp	r1, r3
 800269e:	d002      	beq.n	80026a6 <__swsetup_r+0x46>
 80026a0:	4628      	mov	r0, r5
 80026a2:	f000 f8af 	bl	8002804 <_free_r>
 80026a6:	2300      	movs	r3, #0
 80026a8:	6363      	str	r3, [r4, #52]	@ 0x34
 80026aa:	89a3      	ldrh	r3, [r4, #12]
 80026ac:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 80026b0:	81a3      	strh	r3, [r4, #12]
 80026b2:	2300      	movs	r3, #0
 80026b4:	6063      	str	r3, [r4, #4]
 80026b6:	6923      	ldr	r3, [r4, #16]
 80026b8:	6023      	str	r3, [r4, #0]
 80026ba:	89a3      	ldrh	r3, [r4, #12]
 80026bc:	f043 0308 	orr.w	r3, r3, #8
 80026c0:	81a3      	strh	r3, [r4, #12]
 80026c2:	6923      	ldr	r3, [r4, #16]
 80026c4:	b94b      	cbnz	r3, 80026da <__swsetup_r+0x7a>
 80026c6:	89a3      	ldrh	r3, [r4, #12]
 80026c8:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 80026cc:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80026d0:	d003      	beq.n	80026da <__swsetup_r+0x7a>
 80026d2:	4621      	mov	r1, r4
 80026d4:	4628      	mov	r0, r5
 80026d6:	f000 fa5f 	bl	8002b98 <__smakebuf_r>
 80026da:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80026de:	f013 0201 	ands.w	r2, r3, #1
 80026e2:	d00a      	beq.n	80026fa <__swsetup_r+0x9a>
 80026e4:	2200      	movs	r2, #0
 80026e6:	60a2      	str	r2, [r4, #8]
 80026e8:	6962      	ldr	r2, [r4, #20]
 80026ea:	4252      	negs	r2, r2
 80026ec:	61a2      	str	r2, [r4, #24]
 80026ee:	6922      	ldr	r2, [r4, #16]
 80026f0:	b942      	cbnz	r2, 8002704 <__swsetup_r+0xa4>
 80026f2:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 80026f6:	d1c5      	bne.n	8002684 <__swsetup_r+0x24>
 80026f8:	bd38      	pop	{r3, r4, r5, pc}
 80026fa:	0799      	lsls	r1, r3, #30
 80026fc:	bf58      	it	pl
 80026fe:	6962      	ldrpl	r2, [r4, #20]
 8002700:	60a2      	str	r2, [r4, #8]
 8002702:	e7f4      	b.n	80026ee <__swsetup_r+0x8e>
 8002704:	2000      	movs	r0, #0
 8002706:	e7f7      	b.n	80026f8 <__swsetup_r+0x98>
 8002708:	20000018 	.word	0x20000018

0800270c <memset>:
 800270c:	4402      	add	r2, r0
 800270e:	4603      	mov	r3, r0
 8002710:	4293      	cmp	r3, r2
 8002712:	d100      	bne.n	8002716 <memset+0xa>
 8002714:	4770      	bx	lr
 8002716:	f803 1b01 	strb.w	r1, [r3], #1
 800271a:	e7f9      	b.n	8002710 <memset+0x4>

0800271c <_close_r>:
 800271c:	b538      	push	{r3, r4, r5, lr}
 800271e:	4d06      	ldr	r5, [pc, #24]	@ (8002738 <_close_r+0x1c>)
 8002720:	2300      	movs	r3, #0
 8002722:	4604      	mov	r4, r0
 8002724:	4608      	mov	r0, r1
 8002726:	602b      	str	r3, [r5, #0]
 8002728:	f7fe f940 	bl	80009ac <_close>
 800272c:	1c43      	adds	r3, r0, #1
 800272e:	d102      	bne.n	8002736 <_close_r+0x1a>
 8002730:	682b      	ldr	r3, [r5, #0]
 8002732:	b103      	cbz	r3, 8002736 <_close_r+0x1a>
 8002734:	6023      	str	r3, [r4, #0]
 8002736:	bd38      	pop	{r3, r4, r5, pc}
 8002738:	2000021c 	.word	0x2000021c

0800273c <_lseek_r>:
 800273c:	b538      	push	{r3, r4, r5, lr}
 800273e:	4d07      	ldr	r5, [pc, #28]	@ (800275c <_lseek_r+0x20>)
 8002740:	4604      	mov	r4, r0
 8002742:	4608      	mov	r0, r1
 8002744:	4611      	mov	r1, r2
 8002746:	2200      	movs	r2, #0
 8002748:	602a      	str	r2, [r5, #0]
 800274a:	461a      	mov	r2, r3
 800274c:	f7fe f955 	bl	80009fa <_lseek>
 8002750:	1c43      	adds	r3, r0, #1
 8002752:	d102      	bne.n	800275a <_lseek_r+0x1e>
 8002754:	682b      	ldr	r3, [r5, #0]
 8002756:	b103      	cbz	r3, 800275a <_lseek_r+0x1e>
 8002758:	6023      	str	r3, [r4, #0]
 800275a:	bd38      	pop	{r3, r4, r5, pc}
 800275c:	2000021c 	.word	0x2000021c

08002760 <_read_r>:
 8002760:	b538      	push	{r3, r4, r5, lr}
 8002762:	4d07      	ldr	r5, [pc, #28]	@ (8002780 <_read_r+0x20>)
 8002764:	4604      	mov	r4, r0
 8002766:	4608      	mov	r0, r1
 8002768:	4611      	mov	r1, r2
 800276a:	2200      	movs	r2, #0
 800276c:	602a      	str	r2, [r5, #0]
 800276e:	461a      	mov	r2, r3
 8002770:	f7fe f8ff 	bl	8000972 <_read>
 8002774:	1c43      	adds	r3, r0, #1
 8002776:	d102      	bne.n	800277e <_read_r+0x1e>
 8002778:	682b      	ldr	r3, [r5, #0]
 800277a:	b103      	cbz	r3, 800277e <_read_r+0x1e>
 800277c:	6023      	str	r3, [r4, #0]
 800277e:	bd38      	pop	{r3, r4, r5, pc}
 8002780:	2000021c 	.word	0x2000021c

08002784 <_write_r>:
 8002784:	b538      	push	{r3, r4, r5, lr}
 8002786:	4d07      	ldr	r5, [pc, #28]	@ (80027a4 <_write_r+0x20>)
 8002788:	4604      	mov	r4, r0
 800278a:	4608      	mov	r0, r1
 800278c:	4611      	mov	r1, r2
 800278e:	2200      	movs	r2, #0
 8002790:	602a      	str	r2, [r5, #0]
 8002792:	461a      	mov	r2, r3
 8002794:	f7fd fe96 	bl	80004c4 <_write>
 8002798:	1c43      	adds	r3, r0, #1
 800279a:	d102      	bne.n	80027a2 <_write_r+0x1e>
 800279c:	682b      	ldr	r3, [r5, #0]
 800279e:	b103      	cbz	r3, 80027a2 <_write_r+0x1e>
 80027a0:	6023      	str	r3, [r4, #0]
 80027a2:	bd38      	pop	{r3, r4, r5, pc}
 80027a4:	2000021c 	.word	0x2000021c

080027a8 <__errno>:
 80027a8:	4b01      	ldr	r3, [pc, #4]	@ (80027b0 <__errno+0x8>)
 80027aa:	6818      	ldr	r0, [r3, #0]
 80027ac:	4770      	bx	lr
 80027ae:	bf00      	nop
 80027b0:	20000018 	.word	0x20000018

080027b4 <__libc_init_array>:
 80027b4:	b570      	push	{r4, r5, r6, lr}
 80027b6:	4d0d      	ldr	r5, [pc, #52]	@ (80027ec <__libc_init_array+0x38>)
 80027b8:	4c0d      	ldr	r4, [pc, #52]	@ (80027f0 <__libc_init_array+0x3c>)
 80027ba:	1b64      	subs	r4, r4, r5
 80027bc:	10a4      	asrs	r4, r4, #2
 80027be:	2600      	movs	r6, #0
 80027c0:	42a6      	cmp	r6, r4
 80027c2:	d109      	bne.n	80027d8 <__libc_init_array+0x24>
 80027c4:	4d0b      	ldr	r5, [pc, #44]	@ (80027f4 <__libc_init_array+0x40>)
 80027c6:	4c0c      	ldr	r4, [pc, #48]	@ (80027f8 <__libc_init_array+0x44>)
 80027c8:	f000 fa54 	bl	8002c74 <_init>
 80027cc:	1b64      	subs	r4, r4, r5
 80027ce:	10a4      	asrs	r4, r4, #2
 80027d0:	2600      	movs	r6, #0
 80027d2:	42a6      	cmp	r6, r4
 80027d4:	d105      	bne.n	80027e2 <__libc_init_array+0x2e>
 80027d6:	bd70      	pop	{r4, r5, r6, pc}
 80027d8:	f855 3b04 	ldr.w	r3, [r5], #4
 80027dc:	4798      	blx	r3
 80027de:	3601      	adds	r6, #1
 80027e0:	e7ee      	b.n	80027c0 <__libc_init_array+0xc>
 80027e2:	f855 3b04 	ldr.w	r3, [r5], #4
 80027e6:	4798      	blx	r3
 80027e8:	3601      	adds	r6, #1
 80027ea:	e7f2      	b.n	80027d2 <__libc_init_array+0x1e>
 80027ec:	08002d80 	.word	0x08002d80
 80027f0:	08002d80 	.word	0x08002d80
 80027f4:	08002d80 	.word	0x08002d80
 80027f8:	08002d84 	.word	0x08002d84

080027fc <__retarget_lock_init_recursive>:
 80027fc:	4770      	bx	lr

080027fe <__retarget_lock_acquire_recursive>:
 80027fe:	4770      	bx	lr

08002800 <__retarget_lock_release_recursive>:
 8002800:	4770      	bx	lr
	...

08002804 <_free_r>:
 8002804:	b538      	push	{r3, r4, r5, lr}
 8002806:	4605      	mov	r5, r0
 8002808:	2900      	cmp	r1, #0
 800280a:	d041      	beq.n	8002890 <_free_r+0x8c>
 800280c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8002810:	1f0c      	subs	r4, r1, #4
 8002812:	2b00      	cmp	r3, #0
 8002814:	bfb8      	it	lt
 8002816:	18e4      	addlt	r4, r4, r3
 8002818:	f000 f8e0 	bl	80029dc <__malloc_lock>
 800281c:	4a1d      	ldr	r2, [pc, #116]	@ (8002894 <_free_r+0x90>)
 800281e:	6813      	ldr	r3, [r2, #0]
 8002820:	b933      	cbnz	r3, 8002830 <_free_r+0x2c>
 8002822:	6063      	str	r3, [r4, #4]
 8002824:	6014      	str	r4, [r2, #0]
 8002826:	4628      	mov	r0, r5
 8002828:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800282c:	f000 b8dc 	b.w	80029e8 <__malloc_unlock>
 8002830:	42a3      	cmp	r3, r4
 8002832:	d908      	bls.n	8002846 <_free_r+0x42>
 8002834:	6820      	ldr	r0, [r4, #0]
 8002836:	1821      	adds	r1, r4, r0
 8002838:	428b      	cmp	r3, r1
 800283a:	bf01      	itttt	eq
 800283c:	6819      	ldreq	r1, [r3, #0]
 800283e:	685b      	ldreq	r3, [r3, #4]
 8002840:	1809      	addeq	r1, r1, r0
 8002842:	6021      	streq	r1, [r4, #0]
 8002844:	e7ed      	b.n	8002822 <_free_r+0x1e>
 8002846:	461a      	mov	r2, r3
 8002848:	685b      	ldr	r3, [r3, #4]
 800284a:	b10b      	cbz	r3, 8002850 <_free_r+0x4c>
 800284c:	42a3      	cmp	r3, r4
 800284e:	d9fa      	bls.n	8002846 <_free_r+0x42>
 8002850:	6811      	ldr	r1, [r2, #0]
 8002852:	1850      	adds	r0, r2, r1
 8002854:	42a0      	cmp	r0, r4
 8002856:	d10b      	bne.n	8002870 <_free_r+0x6c>
 8002858:	6820      	ldr	r0, [r4, #0]
 800285a:	4401      	add	r1, r0
 800285c:	1850      	adds	r0, r2, r1
 800285e:	4283      	cmp	r3, r0
 8002860:	6011      	str	r1, [r2, #0]
 8002862:	d1e0      	bne.n	8002826 <_free_r+0x22>
 8002864:	6818      	ldr	r0, [r3, #0]
 8002866:	685b      	ldr	r3, [r3, #4]
 8002868:	6053      	str	r3, [r2, #4]
 800286a:	4408      	add	r0, r1
 800286c:	6010      	str	r0, [r2, #0]
 800286e:	e7da      	b.n	8002826 <_free_r+0x22>
 8002870:	d902      	bls.n	8002878 <_free_r+0x74>
 8002872:	230c      	movs	r3, #12
 8002874:	602b      	str	r3, [r5, #0]
 8002876:	e7d6      	b.n	8002826 <_free_r+0x22>
 8002878:	6820      	ldr	r0, [r4, #0]
 800287a:	1821      	adds	r1, r4, r0
 800287c:	428b      	cmp	r3, r1
 800287e:	bf04      	itt	eq
 8002880:	6819      	ldreq	r1, [r3, #0]
 8002882:	685b      	ldreq	r3, [r3, #4]
 8002884:	6063      	str	r3, [r4, #4]
 8002886:	bf04      	itt	eq
 8002888:	1809      	addeq	r1, r1, r0
 800288a:	6021      	streq	r1, [r4, #0]
 800288c:	6054      	str	r4, [r2, #4]
 800288e:	e7ca      	b.n	8002826 <_free_r+0x22>
 8002890:	bd38      	pop	{r3, r4, r5, pc}
 8002892:	bf00      	nop
 8002894:	20000228 	.word	0x20000228

08002898 <sbrk_aligned>:
 8002898:	b570      	push	{r4, r5, r6, lr}
 800289a:	4e0f      	ldr	r6, [pc, #60]	@ (80028d8 <sbrk_aligned+0x40>)
 800289c:	460c      	mov	r4, r1
 800289e:	6831      	ldr	r1, [r6, #0]
 80028a0:	4605      	mov	r5, r0
 80028a2:	b911      	cbnz	r1, 80028aa <sbrk_aligned+0x12>
 80028a4:	f000 f9d6 	bl	8002c54 <_sbrk_r>
 80028a8:	6030      	str	r0, [r6, #0]
 80028aa:	4621      	mov	r1, r4
 80028ac:	4628      	mov	r0, r5
 80028ae:	f000 f9d1 	bl	8002c54 <_sbrk_r>
 80028b2:	1c43      	adds	r3, r0, #1
 80028b4:	d103      	bne.n	80028be <sbrk_aligned+0x26>
 80028b6:	f04f 34ff 	mov.w	r4, #4294967295
 80028ba:	4620      	mov	r0, r4
 80028bc:	bd70      	pop	{r4, r5, r6, pc}
 80028be:	1cc4      	adds	r4, r0, #3
 80028c0:	f024 0403 	bic.w	r4, r4, #3
 80028c4:	42a0      	cmp	r0, r4
 80028c6:	d0f8      	beq.n	80028ba <sbrk_aligned+0x22>
 80028c8:	1a21      	subs	r1, r4, r0
 80028ca:	4628      	mov	r0, r5
 80028cc:	f000 f9c2 	bl	8002c54 <_sbrk_r>
 80028d0:	3001      	adds	r0, #1
 80028d2:	d1f2      	bne.n	80028ba <sbrk_aligned+0x22>
 80028d4:	e7ef      	b.n	80028b6 <sbrk_aligned+0x1e>
 80028d6:	bf00      	nop
 80028d8:	20000224 	.word	0x20000224

080028dc <_malloc_r>:
 80028dc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80028e0:	1ccd      	adds	r5, r1, #3
 80028e2:	f025 0503 	bic.w	r5, r5, #3
 80028e6:	3508      	adds	r5, #8
 80028e8:	2d0c      	cmp	r5, #12
 80028ea:	bf38      	it	cc
 80028ec:	250c      	movcc	r5, #12
 80028ee:	2d00      	cmp	r5, #0
 80028f0:	4606      	mov	r6, r0
 80028f2:	db01      	blt.n	80028f8 <_malloc_r+0x1c>
 80028f4:	42a9      	cmp	r1, r5
 80028f6:	d904      	bls.n	8002902 <_malloc_r+0x26>
 80028f8:	230c      	movs	r3, #12
 80028fa:	6033      	str	r3, [r6, #0]
 80028fc:	2000      	movs	r0, #0
 80028fe:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8002902:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 80029d8 <_malloc_r+0xfc>
 8002906:	f000 f869 	bl	80029dc <__malloc_lock>
 800290a:	f8d8 3000 	ldr.w	r3, [r8]
 800290e:	461c      	mov	r4, r3
 8002910:	bb44      	cbnz	r4, 8002964 <_malloc_r+0x88>
 8002912:	4629      	mov	r1, r5
 8002914:	4630      	mov	r0, r6
 8002916:	f7ff ffbf 	bl	8002898 <sbrk_aligned>
 800291a:	1c43      	adds	r3, r0, #1
 800291c:	4604      	mov	r4, r0
 800291e:	d158      	bne.n	80029d2 <_malloc_r+0xf6>
 8002920:	f8d8 4000 	ldr.w	r4, [r8]
 8002924:	4627      	mov	r7, r4
 8002926:	2f00      	cmp	r7, #0
 8002928:	d143      	bne.n	80029b2 <_malloc_r+0xd6>
 800292a:	2c00      	cmp	r4, #0
 800292c:	d04b      	beq.n	80029c6 <_malloc_r+0xea>
 800292e:	6823      	ldr	r3, [r4, #0]
 8002930:	4639      	mov	r1, r7
 8002932:	4630      	mov	r0, r6
 8002934:	eb04 0903 	add.w	r9, r4, r3
 8002938:	f000 f98c 	bl	8002c54 <_sbrk_r>
 800293c:	4581      	cmp	r9, r0
 800293e:	d142      	bne.n	80029c6 <_malloc_r+0xea>
 8002940:	6821      	ldr	r1, [r4, #0]
 8002942:	1a6d      	subs	r5, r5, r1
 8002944:	4629      	mov	r1, r5
 8002946:	4630      	mov	r0, r6
 8002948:	f7ff ffa6 	bl	8002898 <sbrk_aligned>
 800294c:	3001      	adds	r0, #1
 800294e:	d03a      	beq.n	80029c6 <_malloc_r+0xea>
 8002950:	6823      	ldr	r3, [r4, #0]
 8002952:	442b      	add	r3, r5
 8002954:	6023      	str	r3, [r4, #0]
 8002956:	f8d8 3000 	ldr.w	r3, [r8]
 800295a:	685a      	ldr	r2, [r3, #4]
 800295c:	bb62      	cbnz	r2, 80029b8 <_malloc_r+0xdc>
 800295e:	f8c8 7000 	str.w	r7, [r8]
 8002962:	e00f      	b.n	8002984 <_malloc_r+0xa8>
 8002964:	6822      	ldr	r2, [r4, #0]
 8002966:	1b52      	subs	r2, r2, r5
 8002968:	d420      	bmi.n	80029ac <_malloc_r+0xd0>
 800296a:	2a0b      	cmp	r2, #11
 800296c:	d917      	bls.n	800299e <_malloc_r+0xc2>
 800296e:	1961      	adds	r1, r4, r5
 8002970:	42a3      	cmp	r3, r4
 8002972:	6025      	str	r5, [r4, #0]
 8002974:	bf18      	it	ne
 8002976:	6059      	strne	r1, [r3, #4]
 8002978:	6863      	ldr	r3, [r4, #4]
 800297a:	bf08      	it	eq
 800297c:	f8c8 1000 	streq.w	r1, [r8]
 8002980:	5162      	str	r2, [r4, r5]
 8002982:	604b      	str	r3, [r1, #4]
 8002984:	4630      	mov	r0, r6
 8002986:	f000 f82f 	bl	80029e8 <__malloc_unlock>
 800298a:	f104 000b 	add.w	r0, r4, #11
 800298e:	1d23      	adds	r3, r4, #4
 8002990:	f020 0007 	bic.w	r0, r0, #7
 8002994:	1ac2      	subs	r2, r0, r3
 8002996:	bf1c      	itt	ne
 8002998:	1a1b      	subne	r3, r3, r0
 800299a:	50a3      	strne	r3, [r4, r2]
 800299c:	e7af      	b.n	80028fe <_malloc_r+0x22>
 800299e:	6862      	ldr	r2, [r4, #4]
 80029a0:	42a3      	cmp	r3, r4
 80029a2:	bf0c      	ite	eq
 80029a4:	f8c8 2000 	streq.w	r2, [r8]
 80029a8:	605a      	strne	r2, [r3, #4]
 80029aa:	e7eb      	b.n	8002984 <_malloc_r+0xa8>
 80029ac:	4623      	mov	r3, r4
 80029ae:	6864      	ldr	r4, [r4, #4]
 80029b0:	e7ae      	b.n	8002910 <_malloc_r+0x34>
 80029b2:	463c      	mov	r4, r7
 80029b4:	687f      	ldr	r7, [r7, #4]
 80029b6:	e7b6      	b.n	8002926 <_malloc_r+0x4a>
 80029b8:	461a      	mov	r2, r3
 80029ba:	685b      	ldr	r3, [r3, #4]
 80029bc:	42a3      	cmp	r3, r4
 80029be:	d1fb      	bne.n	80029b8 <_malloc_r+0xdc>
 80029c0:	2300      	movs	r3, #0
 80029c2:	6053      	str	r3, [r2, #4]
 80029c4:	e7de      	b.n	8002984 <_malloc_r+0xa8>
 80029c6:	230c      	movs	r3, #12
 80029c8:	6033      	str	r3, [r6, #0]
 80029ca:	4630      	mov	r0, r6
 80029cc:	f000 f80c 	bl	80029e8 <__malloc_unlock>
 80029d0:	e794      	b.n	80028fc <_malloc_r+0x20>
 80029d2:	6005      	str	r5, [r0, #0]
 80029d4:	e7d6      	b.n	8002984 <_malloc_r+0xa8>
 80029d6:	bf00      	nop
 80029d8:	20000228 	.word	0x20000228

080029dc <__malloc_lock>:
 80029dc:	4801      	ldr	r0, [pc, #4]	@ (80029e4 <__malloc_lock+0x8>)
 80029de:	f7ff bf0e 	b.w	80027fe <__retarget_lock_acquire_recursive>
 80029e2:	bf00      	nop
 80029e4:	20000220 	.word	0x20000220

080029e8 <__malloc_unlock>:
 80029e8:	4801      	ldr	r0, [pc, #4]	@ (80029f0 <__malloc_unlock+0x8>)
 80029ea:	f7ff bf09 	b.w	8002800 <__retarget_lock_release_recursive>
 80029ee:	bf00      	nop
 80029f0:	20000220 	.word	0x20000220

080029f4 <__sflush_r>:
 80029f4:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 80029f8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80029fc:	0716      	lsls	r6, r2, #28
 80029fe:	4605      	mov	r5, r0
 8002a00:	460c      	mov	r4, r1
 8002a02:	d454      	bmi.n	8002aae <__sflush_r+0xba>
 8002a04:	684b      	ldr	r3, [r1, #4]
 8002a06:	2b00      	cmp	r3, #0
 8002a08:	dc02      	bgt.n	8002a10 <__sflush_r+0x1c>
 8002a0a:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8002a0c:	2b00      	cmp	r3, #0
 8002a0e:	dd48      	ble.n	8002aa2 <__sflush_r+0xae>
 8002a10:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8002a12:	2e00      	cmp	r6, #0
 8002a14:	d045      	beq.n	8002aa2 <__sflush_r+0xae>
 8002a16:	2300      	movs	r3, #0
 8002a18:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8002a1c:	682f      	ldr	r7, [r5, #0]
 8002a1e:	6a21      	ldr	r1, [r4, #32]
 8002a20:	602b      	str	r3, [r5, #0]
 8002a22:	d030      	beq.n	8002a86 <__sflush_r+0x92>
 8002a24:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8002a26:	89a3      	ldrh	r3, [r4, #12]
 8002a28:	0759      	lsls	r1, r3, #29
 8002a2a:	d505      	bpl.n	8002a38 <__sflush_r+0x44>
 8002a2c:	6863      	ldr	r3, [r4, #4]
 8002a2e:	1ad2      	subs	r2, r2, r3
 8002a30:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8002a32:	b10b      	cbz	r3, 8002a38 <__sflush_r+0x44>
 8002a34:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8002a36:	1ad2      	subs	r2, r2, r3
 8002a38:	2300      	movs	r3, #0
 8002a3a:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8002a3c:	6a21      	ldr	r1, [r4, #32]
 8002a3e:	4628      	mov	r0, r5
 8002a40:	47b0      	blx	r6
 8002a42:	1c43      	adds	r3, r0, #1
 8002a44:	89a3      	ldrh	r3, [r4, #12]
 8002a46:	d106      	bne.n	8002a56 <__sflush_r+0x62>
 8002a48:	6829      	ldr	r1, [r5, #0]
 8002a4a:	291d      	cmp	r1, #29
 8002a4c:	d82b      	bhi.n	8002aa6 <__sflush_r+0xb2>
 8002a4e:	4a2a      	ldr	r2, [pc, #168]	@ (8002af8 <__sflush_r+0x104>)
 8002a50:	410a      	asrs	r2, r1
 8002a52:	07d6      	lsls	r6, r2, #31
 8002a54:	d427      	bmi.n	8002aa6 <__sflush_r+0xb2>
 8002a56:	2200      	movs	r2, #0
 8002a58:	6062      	str	r2, [r4, #4]
 8002a5a:	04d9      	lsls	r1, r3, #19
 8002a5c:	6922      	ldr	r2, [r4, #16]
 8002a5e:	6022      	str	r2, [r4, #0]
 8002a60:	d504      	bpl.n	8002a6c <__sflush_r+0x78>
 8002a62:	1c42      	adds	r2, r0, #1
 8002a64:	d101      	bne.n	8002a6a <__sflush_r+0x76>
 8002a66:	682b      	ldr	r3, [r5, #0]
 8002a68:	b903      	cbnz	r3, 8002a6c <__sflush_r+0x78>
 8002a6a:	6560      	str	r0, [r4, #84]	@ 0x54
 8002a6c:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8002a6e:	602f      	str	r7, [r5, #0]
 8002a70:	b1b9      	cbz	r1, 8002aa2 <__sflush_r+0xae>
 8002a72:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8002a76:	4299      	cmp	r1, r3
 8002a78:	d002      	beq.n	8002a80 <__sflush_r+0x8c>
 8002a7a:	4628      	mov	r0, r5
 8002a7c:	f7ff fec2 	bl	8002804 <_free_r>
 8002a80:	2300      	movs	r3, #0
 8002a82:	6363      	str	r3, [r4, #52]	@ 0x34
 8002a84:	e00d      	b.n	8002aa2 <__sflush_r+0xae>
 8002a86:	2301      	movs	r3, #1
 8002a88:	4628      	mov	r0, r5
 8002a8a:	47b0      	blx	r6
 8002a8c:	4602      	mov	r2, r0
 8002a8e:	1c50      	adds	r0, r2, #1
 8002a90:	d1c9      	bne.n	8002a26 <__sflush_r+0x32>
 8002a92:	682b      	ldr	r3, [r5, #0]
 8002a94:	2b00      	cmp	r3, #0
 8002a96:	d0c6      	beq.n	8002a26 <__sflush_r+0x32>
 8002a98:	2b1d      	cmp	r3, #29
 8002a9a:	d001      	beq.n	8002aa0 <__sflush_r+0xac>
 8002a9c:	2b16      	cmp	r3, #22
 8002a9e:	d11e      	bne.n	8002ade <__sflush_r+0xea>
 8002aa0:	602f      	str	r7, [r5, #0]
 8002aa2:	2000      	movs	r0, #0
 8002aa4:	e022      	b.n	8002aec <__sflush_r+0xf8>
 8002aa6:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8002aaa:	b21b      	sxth	r3, r3
 8002aac:	e01b      	b.n	8002ae6 <__sflush_r+0xf2>
 8002aae:	690f      	ldr	r7, [r1, #16]
 8002ab0:	2f00      	cmp	r7, #0
 8002ab2:	d0f6      	beq.n	8002aa2 <__sflush_r+0xae>
 8002ab4:	0793      	lsls	r3, r2, #30
 8002ab6:	680e      	ldr	r6, [r1, #0]
 8002ab8:	bf08      	it	eq
 8002aba:	694b      	ldreq	r3, [r1, #20]
 8002abc:	600f      	str	r7, [r1, #0]
 8002abe:	bf18      	it	ne
 8002ac0:	2300      	movne	r3, #0
 8002ac2:	eba6 0807 	sub.w	r8, r6, r7
 8002ac6:	608b      	str	r3, [r1, #8]
 8002ac8:	f1b8 0f00 	cmp.w	r8, #0
 8002acc:	dde9      	ble.n	8002aa2 <__sflush_r+0xae>
 8002ace:	6a21      	ldr	r1, [r4, #32]
 8002ad0:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 8002ad2:	4643      	mov	r3, r8
 8002ad4:	463a      	mov	r2, r7
 8002ad6:	4628      	mov	r0, r5
 8002ad8:	47b0      	blx	r6
 8002ada:	2800      	cmp	r0, #0
 8002adc:	dc08      	bgt.n	8002af0 <__sflush_r+0xfc>
 8002ade:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8002ae2:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8002ae6:	81a3      	strh	r3, [r4, #12]
 8002ae8:	f04f 30ff 	mov.w	r0, #4294967295
 8002aec:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8002af0:	4407      	add	r7, r0
 8002af2:	eba8 0800 	sub.w	r8, r8, r0
 8002af6:	e7e7      	b.n	8002ac8 <__sflush_r+0xd4>
 8002af8:	dfbffffe 	.word	0xdfbffffe

08002afc <_fflush_r>:
 8002afc:	b538      	push	{r3, r4, r5, lr}
 8002afe:	690b      	ldr	r3, [r1, #16]
 8002b00:	4605      	mov	r5, r0
 8002b02:	460c      	mov	r4, r1
 8002b04:	b913      	cbnz	r3, 8002b0c <_fflush_r+0x10>
 8002b06:	2500      	movs	r5, #0
 8002b08:	4628      	mov	r0, r5
 8002b0a:	bd38      	pop	{r3, r4, r5, pc}
 8002b0c:	b118      	cbz	r0, 8002b16 <_fflush_r+0x1a>
 8002b0e:	6a03      	ldr	r3, [r0, #32]
 8002b10:	b90b      	cbnz	r3, 8002b16 <_fflush_r+0x1a>
 8002b12:	f7ff fc8f 	bl	8002434 <__sinit>
 8002b16:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8002b1a:	2b00      	cmp	r3, #0
 8002b1c:	d0f3      	beq.n	8002b06 <_fflush_r+0xa>
 8002b1e:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8002b20:	07d0      	lsls	r0, r2, #31
 8002b22:	d404      	bmi.n	8002b2e <_fflush_r+0x32>
 8002b24:	0599      	lsls	r1, r3, #22
 8002b26:	d402      	bmi.n	8002b2e <_fflush_r+0x32>
 8002b28:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8002b2a:	f7ff fe68 	bl	80027fe <__retarget_lock_acquire_recursive>
 8002b2e:	4628      	mov	r0, r5
 8002b30:	4621      	mov	r1, r4
 8002b32:	f7ff ff5f 	bl	80029f4 <__sflush_r>
 8002b36:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8002b38:	07da      	lsls	r2, r3, #31
 8002b3a:	4605      	mov	r5, r0
 8002b3c:	d4e4      	bmi.n	8002b08 <_fflush_r+0xc>
 8002b3e:	89a3      	ldrh	r3, [r4, #12]
 8002b40:	059b      	lsls	r3, r3, #22
 8002b42:	d4e1      	bmi.n	8002b08 <_fflush_r+0xc>
 8002b44:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8002b46:	f7ff fe5b 	bl	8002800 <__retarget_lock_release_recursive>
 8002b4a:	e7dd      	b.n	8002b08 <_fflush_r+0xc>

08002b4c <__swhatbuf_r>:
 8002b4c:	b570      	push	{r4, r5, r6, lr}
 8002b4e:	460c      	mov	r4, r1
 8002b50:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8002b54:	2900      	cmp	r1, #0
 8002b56:	b096      	sub	sp, #88	@ 0x58
 8002b58:	4615      	mov	r5, r2
 8002b5a:	461e      	mov	r6, r3
 8002b5c:	da0d      	bge.n	8002b7a <__swhatbuf_r+0x2e>
 8002b5e:	89a3      	ldrh	r3, [r4, #12]
 8002b60:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8002b64:	f04f 0100 	mov.w	r1, #0
 8002b68:	bf14      	ite	ne
 8002b6a:	2340      	movne	r3, #64	@ 0x40
 8002b6c:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8002b70:	2000      	movs	r0, #0
 8002b72:	6031      	str	r1, [r6, #0]
 8002b74:	602b      	str	r3, [r5, #0]
 8002b76:	b016      	add	sp, #88	@ 0x58
 8002b78:	bd70      	pop	{r4, r5, r6, pc}
 8002b7a:	466a      	mov	r2, sp
 8002b7c:	f000 f848 	bl	8002c10 <_fstat_r>
 8002b80:	2800      	cmp	r0, #0
 8002b82:	dbec      	blt.n	8002b5e <__swhatbuf_r+0x12>
 8002b84:	9901      	ldr	r1, [sp, #4]
 8002b86:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8002b8a:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8002b8e:	4259      	negs	r1, r3
 8002b90:	4159      	adcs	r1, r3
 8002b92:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8002b96:	e7eb      	b.n	8002b70 <__swhatbuf_r+0x24>

08002b98 <__smakebuf_r>:
 8002b98:	898b      	ldrh	r3, [r1, #12]
 8002b9a:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8002b9c:	079d      	lsls	r5, r3, #30
 8002b9e:	4606      	mov	r6, r0
 8002ba0:	460c      	mov	r4, r1
 8002ba2:	d507      	bpl.n	8002bb4 <__smakebuf_r+0x1c>
 8002ba4:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8002ba8:	6023      	str	r3, [r4, #0]
 8002baa:	6123      	str	r3, [r4, #16]
 8002bac:	2301      	movs	r3, #1
 8002bae:	6163      	str	r3, [r4, #20]
 8002bb0:	b003      	add	sp, #12
 8002bb2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8002bb4:	ab01      	add	r3, sp, #4
 8002bb6:	466a      	mov	r2, sp
 8002bb8:	f7ff ffc8 	bl	8002b4c <__swhatbuf_r>
 8002bbc:	9f00      	ldr	r7, [sp, #0]
 8002bbe:	4605      	mov	r5, r0
 8002bc0:	4639      	mov	r1, r7
 8002bc2:	4630      	mov	r0, r6
 8002bc4:	f7ff fe8a 	bl	80028dc <_malloc_r>
 8002bc8:	b948      	cbnz	r0, 8002bde <__smakebuf_r+0x46>
 8002bca:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8002bce:	059a      	lsls	r2, r3, #22
 8002bd0:	d4ee      	bmi.n	8002bb0 <__smakebuf_r+0x18>
 8002bd2:	f023 0303 	bic.w	r3, r3, #3
 8002bd6:	f043 0302 	orr.w	r3, r3, #2
 8002bda:	81a3      	strh	r3, [r4, #12]
 8002bdc:	e7e2      	b.n	8002ba4 <__smakebuf_r+0xc>
 8002bde:	89a3      	ldrh	r3, [r4, #12]
 8002be0:	6020      	str	r0, [r4, #0]
 8002be2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8002be6:	81a3      	strh	r3, [r4, #12]
 8002be8:	9b01      	ldr	r3, [sp, #4]
 8002bea:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8002bee:	b15b      	cbz	r3, 8002c08 <__smakebuf_r+0x70>
 8002bf0:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8002bf4:	4630      	mov	r0, r6
 8002bf6:	f000 f81d 	bl	8002c34 <_isatty_r>
 8002bfa:	b128      	cbz	r0, 8002c08 <__smakebuf_r+0x70>
 8002bfc:	89a3      	ldrh	r3, [r4, #12]
 8002bfe:	f023 0303 	bic.w	r3, r3, #3
 8002c02:	f043 0301 	orr.w	r3, r3, #1
 8002c06:	81a3      	strh	r3, [r4, #12]
 8002c08:	89a3      	ldrh	r3, [r4, #12]
 8002c0a:	431d      	orrs	r5, r3
 8002c0c:	81a5      	strh	r5, [r4, #12]
 8002c0e:	e7cf      	b.n	8002bb0 <__smakebuf_r+0x18>

08002c10 <_fstat_r>:
 8002c10:	b538      	push	{r3, r4, r5, lr}
 8002c12:	4d07      	ldr	r5, [pc, #28]	@ (8002c30 <_fstat_r+0x20>)
 8002c14:	2300      	movs	r3, #0
 8002c16:	4604      	mov	r4, r0
 8002c18:	4608      	mov	r0, r1
 8002c1a:	4611      	mov	r1, r2
 8002c1c:	602b      	str	r3, [r5, #0]
 8002c1e:	f7fd fed1 	bl	80009c4 <_fstat>
 8002c22:	1c43      	adds	r3, r0, #1
 8002c24:	d102      	bne.n	8002c2c <_fstat_r+0x1c>
 8002c26:	682b      	ldr	r3, [r5, #0]
 8002c28:	b103      	cbz	r3, 8002c2c <_fstat_r+0x1c>
 8002c2a:	6023      	str	r3, [r4, #0]
 8002c2c:	bd38      	pop	{r3, r4, r5, pc}
 8002c2e:	bf00      	nop
 8002c30:	2000021c 	.word	0x2000021c

08002c34 <_isatty_r>:
 8002c34:	b538      	push	{r3, r4, r5, lr}
 8002c36:	4d06      	ldr	r5, [pc, #24]	@ (8002c50 <_isatty_r+0x1c>)
 8002c38:	2300      	movs	r3, #0
 8002c3a:	4604      	mov	r4, r0
 8002c3c:	4608      	mov	r0, r1
 8002c3e:	602b      	str	r3, [r5, #0]
 8002c40:	f7fd fed0 	bl	80009e4 <_isatty>
 8002c44:	1c43      	adds	r3, r0, #1
 8002c46:	d102      	bne.n	8002c4e <_isatty_r+0x1a>
 8002c48:	682b      	ldr	r3, [r5, #0]
 8002c4a:	b103      	cbz	r3, 8002c4e <_isatty_r+0x1a>
 8002c4c:	6023      	str	r3, [r4, #0]
 8002c4e:	bd38      	pop	{r3, r4, r5, pc}
 8002c50:	2000021c 	.word	0x2000021c

08002c54 <_sbrk_r>:
 8002c54:	b538      	push	{r3, r4, r5, lr}
 8002c56:	4d06      	ldr	r5, [pc, #24]	@ (8002c70 <_sbrk_r+0x1c>)
 8002c58:	2300      	movs	r3, #0
 8002c5a:	4604      	mov	r4, r0
 8002c5c:	4608      	mov	r0, r1
 8002c5e:	602b      	str	r3, [r5, #0]
 8002c60:	f7fd fed8 	bl	8000a14 <_sbrk>
 8002c64:	1c43      	adds	r3, r0, #1
 8002c66:	d102      	bne.n	8002c6e <_sbrk_r+0x1a>
 8002c68:	682b      	ldr	r3, [r5, #0]
 8002c6a:	b103      	cbz	r3, 8002c6e <_sbrk_r+0x1a>
 8002c6c:	6023      	str	r3, [r4, #0]
 8002c6e:	bd38      	pop	{r3, r4, r5, pc}
 8002c70:	2000021c 	.word	0x2000021c

08002c74 <_init>:
 8002c74:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002c76:	bf00      	nop
 8002c78:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002c7a:	bc08      	pop	{r3}
 8002c7c:	469e      	mov	lr, r3
 8002c7e:	4770      	bx	lr

08002c80 <_fini>:
 8002c80:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002c82:	bf00      	nop
 8002c84:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002c86:	bc08      	pop	{r3}
 8002c88:	469e      	mov	lr, r3
 8002c8a:	4770      	bx	lr
