Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 3dfa19d34ed24236863a70018d2f184b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot project_behav xil_defaultlib.project -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling architecture inverterbehav of entity xil_defaultlib.inverter [inverter_default]
Compiling architecture behavioral of entity xil_defaultlib.nand_2 [nand_2_default]
Compiling architecture behavioral of entity xil_defaultlib.nand_3 [nand_3_default]
Compiling architecture behavioral of entity xil_defaultlib.project
Built simulation snapshot project_behav
