%YAML 1.2
---
$id: "http://devicetree.org/schemas/phy/phy-cadence-torrent.yaml#"
$schema: "http://devicetree.org/meta-schemas/core.yaml#"

title: Cadence Torrent SD0801 PHY binding for DisplayPort

description:
  This binding describes the Cadence SD0801 PHY hardware included with
  the Cadence MHDP DisplayPort controller.

maintainers:
  - Swapnil Jakhade <sjakhade@cadence.com>
  - Yuti Amonkar <yamonkar@cadence.com>

properties:
  compatible:
    anyOf:
      - const: cdns,torrent-phy
      - const: ti,j721e-serdes-10g

  clocks:
    maxItems: 1
    description:
      PHY reference clock. Must contain an entry in clock-names.

  clock-names:
    const: "refclk"

  reg:
    items:
      - description: Offset of the DPTX PHY configuration registers.
      - description: Offset of the SD0801 PHY configuration registers.

  "#phy-cells":
    const: 0

  num_lanes:
    description:
      Number of DisplayPort lanes.
    allOf:
      - $ref: /schemas/types.yaml#/definitions/uint32
      - enum: [1, 2, 4]

  max_bit_rate:
    description:
      Maximum DisplayPort link bit rate to use, in Mbps
    allOf:
      - $ref: /schemas/types.yaml#/definitions/uint32
      - enum: [2160, 2430, 2700, 3240, 4320, 5400, 8100]

required:
  - compatible
  - clocks
  - clock-names
  - reg
  - "#phy-cells"

examples:
  - |
    dp_phy: phy@f0fb030a00 {
          compatible = "cdns,torrent-phy";
          reg = <0xf0 0xfb030a00 0x0 0x00000040>,
                <0xf0 0xfb500000 0x0 0x00100000>;
          num_lanes = <4>;
          max_bit_rate = <8100>;
          #phy-cells = <0>;
          clocks = <&ref_clk>;
          clock-names = "refclk";
    };
...
