<profile>

<ReportVersion>
<Version>2019.2.1</Version>
</ReportVersion>

<UserAssignments>
<unit>ns</unit>
<ProductFamily>zynq</ProductFamily>
<Part>xc7z020-clg484-1</Part>
<TopModelName>Attention_layer</TopModelName>
<TargetClockPeriod>10.00</TargetClockPeriod>
<ClockUncertainty>1.25</ClockUncertainty>
</UserAssignments>

<PerformanceEstimates>
<PipelineType>none</PipelineType>
<SummaryOfTimingAnalysis>
<unit>ns</unit>
<EstimatedClockPeriod>9.634</EstimatedClockPeriod>
</SummaryOfTimingAnalysis>
<SummaryOfOverallLatency>
<unit>clock cycles</unit>
<Best-caseLatency>77613</Best-caseLatency>
<Average-caseLatency>77613</Average-caseLatency>
<Worst-caseLatency>77613</Worst-caseLatency>
<Best-caseRealTimeLatency>0.776 ms</Best-caseRealTimeLatency>
<Average-caseRealTimeLatency>0.776 ms</Average-caseRealTimeLatency>
<Worst-caseRealTimeLatency>0.776 ms</Worst-caseRealTimeLatency>
<Interval-min>77613</Interval-min>
<Interval-max>77613</Interval-max>
</SummaryOfOverallLatency>
<SummaryOfLoopLatency>
<Loop1>
<TripCount>12</TripCount>
<Latency>12</Latency>
<IterationLatency>1</IterationLatency>
</Loop1>
<Loop2>
<TripCount>12</TripCount>
<Latency>12</Latency>
<IterationLatency>1</IterationLatency>
</Loop2>
<Loop3>
<TripCount>12</TripCount>
<Latency>168</Latency>
<IterationLatency>14</IterationLatency>
<Loop3.1>
<TripCount>12</TripCount>
<Latency>12</Latency>
<IterationLatency>1</IterationLatency>
</Loop3.1>
</Loop3>
<l_max_Q_h_i6>
<TripCount>12</TripCount>
<Latency>3096</Latency>
<IterationLatency>258</IterationLatency>
<l_j6>
<TripCount>64</TripCount>
<Latency>256</Latency>
<IterationLatency>4</IterationLatency>
</l_j6>
</l_max_Q_h_i6>
<l_max_K_h_i7>
<TripCount>12</TripCount>
<Latency>3096</Latency>
<IterationLatency>258</IterationLatency>
<l_j7>
<TripCount>64</TripCount>
<Latency>256</Latency>
<IterationLatency>4</IterationLatency>
</l_j7>
</l_max_K_h_i7>
<l_Q_h_to_int_i8>
<TripCount>12</TripCount>
<Latency>19236</Latency>
<IterationLatency>1603</IterationLatency>
<l_j8>
<TripCount>64</TripCount>
<Latency>1600</Latency>
<IterationLatency>25</IterationLatency>
</l_j8>
</l_Q_h_to_int_i8>
<l_K_h_to_int_i9>
<TripCount>12</TripCount>
<Latency>19236</Latency>
<IterationLatency>1603</IterationLatency>
<l_j9>
<TripCount>64</TripCount>
<Latency>1600</Latency>
<IterationLatency>25</IterationLatency>
</l_j9>
</l_K_h_to_int_i9>
<l_gemm_i10>
<TripCount>12</TripCount>
<Latency>27960</Latency>
<IterationLatency>2330</IterationLatency>
<l_j10>
<TripCount>12</TripCount>
<Latency>2328</Latency>
<IterationLatency>194</IterationLatency>
<l_S_k_4_k1>
<TripCount>64</TripCount>
<Latency>192</Latency>
<IterationLatency>3</IterationLatency>
</l_S_k_4_k1>
</l_j10>
</l_gemm_i10>
<l_outp_to_float_norm_i11>
<TripCount>12</TripCount>
<Latency>4788</Latency>
<IterationLatency>399</IterationLatency>
<l_j11>
<TripCount>12</TripCount>
<Latency>396</Latency>
<IterationLatency>33</IterationLatency>
</l_j11>
</l_outp_to_float_norm_i11>
</SummaryOfLoopLatency>
</PerformanceEstimates>

<AreaEstimates>
<Resources>
<BRAM_18K>3</BRAM_18K>
<DSP48E>4</DSP48E>
<FF>2372</FF>
<LUT>4550</LUT>
<URAM>0</URAM>
</Resources>
<AvailableResources>
<BRAM_18K>280</BRAM_18K>
<DSP48E>220</DSP48E>
<FF>106400</FF>
<LUT>53200</LUT>
<URAM>0</URAM>
</AvailableResources>
</AreaEstimates>

<InterfaceSummary>
<RtlPorts>
<name>ap_clk</name>
<Object>Attention_layer</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_rst</name>
<Object>Attention_layer</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_start</name>
<Object>Attention_layer</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_done</name>
<Object>Attention_layer</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_idle</name>
<Object>Attention_layer</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_ready</name>
<Object>Attention_layer</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>v77_address0</name>
<Object>v77</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>10</Bits>
<Attribute>address</Attribute>
</RtlPorts>
<RtlPorts>
<name>v77_ce0</name>
<Object>v77</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>v77_q0</name>
<Object>v77</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>32</Bits>
<Attribute>data</Attribute>
</RtlPorts>
<RtlPorts>
<name>v78_address0</name>
<Object>v78</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>10</Bits>
<Attribute>address</Attribute>
</RtlPorts>
<RtlPorts>
<name>v78_ce0</name>
<Object>v78</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>v78_q0</name>
<Object>v78</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>32</Bits>
<Attribute>data</Attribute>
</RtlPorts>
<RtlPorts>
<name>v79_address0</name>
<Object>v79</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>8</Bits>
<Attribute>address</Attribute>
</RtlPorts>
<RtlPorts>
<name>v79_ce0</name>
<Object>v79</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>v79_we0</name>
<Object>v79</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>v79_d0</name>
<Object>v79</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>32</Bits>
<Attribute>data</Attribute>
</RtlPorts>
</InterfaceSummary>

</profile>
