<dec f='llvm/llvm/include/llvm/CodeGen/FastISel.h' l='392' type='unsigned int llvm::FastISel::fastEmitInst_(unsigned int MachineInstOpcode, const llvm::TargetRegisterClass * RC)'/>
<def f='llvm/llvm/lib/CodeGen/SelectionDAG/FastISel.cpp' l='2048' ll='2055' type='unsigned int llvm::FastISel::fastEmitInst_(unsigned int MachineInstOpcode, const llvm::TargetRegisterClass * RC)'/>
<doc f='llvm/llvm/include/llvm/CodeGen/FastISel.h' l='390'>/// Emit a MachineInstr with no operands and a result register in the
  /// given register class.</doc>
