[INF:CM0023] Creating log file ${SURELOG_DIR}/build/regression/ConstCapital/slpp_all/surelog.log.

AST_DEBUG_BEGIN
LIB:  work
FILE: ${SURELOG_DIR}/tests/ConstCapital/dut.sv
n<> u<0> t<_INVALID_> f<0> l<0:0>
n<> u<1> t<Null_rule> p<105> s<104> l<1:1> el<1:0>
n<> u<2> t<IntegerAtomType_Int> p<3> l<1:11> el<1:14>
n<> u<3> t<Data_type> p<4> c<2> l<1:11> el<1:14>
n<> u<4> t<Data_type_or_implicit> p<14> c<3> s<13> l<1:11> el<1:14>
n<foo> u<5> t<StringConst> p<12> s<11> l<1:15> el<1:18>
n<32'H7fFF> u<6> t<IntConst> p<7> l<1:21> el<1:29>
n<> u<7> t<Primary_literal> p<8> c<6> l<1:21> el<1:29>
n<> u<8> t<Constant_primary> p<9> c<7> l<1:21> el<1:29>
n<> u<9> t<Constant_expression> p<10> c<8> l<1:21> el<1:29>
n<> u<10> t<Constant_mintypmax_expression> p<11> c<9> l<1:21> el<1:29>
n<> u<11> t<Constant_param_expression> p<12> c<10> l<1:21> el<1:29>
n<> u<12> t<Param_assignment> p<13> c<5> l<1:15> el<1:29>
n<> u<13> t<List_of_param_assignments> p<14> c<12> l<1:15> el<1:29>
n<> u<14> t<Parameter_declaration> p<15> c<4> l<1:1> el<1:29>
n<> u<15> t<Package_or_generate_item_declaration> p<16> c<14> l<1:1> el<1:30>
n<> u<16> t<Package_item> p<17> c<15> l<1:1> el<1:30>
n<> u<17> t<Description> p<104> c<16> s<33> l<1:1> el<1:30>
n<> u<18> t<IntegerAtomType_Int> p<19> l<2:11> el<2:14>
n<> u<19> t<Data_type> p<20> c<18> l<2:11> el<2:14>
n<> u<20> t<Data_type_or_implicit> p<30> c<19> s<29> l<2:11> el<2:14>
n<foo2> u<21> t<StringConst> p<28> s<27> l<2:15> el<2:19>
n<32'Sd1> u<22> t<IntConst> p<23> l<2:22> el<2:28>
n<> u<23> t<Primary_literal> p<24> c<22> l<2:22> el<2:28>
n<> u<24> t<Constant_primary> p<25> c<23> l<2:22> el<2:28>
n<> u<25> t<Constant_expression> p<26> c<24> l<2:22> el<2:28>
n<> u<26> t<Constant_mintypmax_expression> p<27> c<25> l<2:22> el<2:28>
n<> u<27> t<Constant_param_expression> p<28> c<26> l<2:22> el<2:28>
n<> u<28> t<Param_assignment> p<29> c<21> l<2:15> el<2:28>
n<> u<29> t<List_of_param_assignments> p<30> c<28> l<2:15> el<2:28>
n<> u<30> t<Parameter_declaration> p<31> c<20> l<2:1> el<2:28>
n<> u<31> t<Package_or_generate_item_declaration> p<32> c<30> l<2:1> el<2:29>
n<> u<32> t<Package_item> p<33> c<31> l<2:1> el<2:29>
n<> u<33> t<Description> p<104> c<32> s<41> l<2:1> el<2:29>
n<module> u<34> t<Module_keyword> p<38> s<35> l<4:1> el<4:7>
n<GOOD> u<35> t<StringConst> p<38> s<37> l<4:8> el<4:12>
n<> u<36> t<Port> p<37> l<4:13> el<4:13>
n<> u<37> t<List_of_ports> p<38> c<36> l<4:12> el<4:14>
n<> u<38> t<Module_nonansi_header> p<40> c<34> s<39> l<4:1> el<4:15>
n<> u<39> t<ENDMODULE> p<40> l<5:1> el<5:10>
n<> u<40> t<Module_declaration> p<41> c<38> l<4:1> el<5:10>
n<> u<41> t<Description> p<104> c<40> s<103> l<4:1> el<5:10>
n<module> u<42> t<Module_keyword> p<44> s<43> l<8:1> el<8:7>
n<test> u<43> t<StringConst> p<44> l<8:8> el<8:12>
n<> u<44> t<Module_ansi_header> p<102> c<42> s<72> l<8:1> el<8:13>
n<foo> u<45> t<StringConst> p<46> l<10:5> el<10:8>
n<> u<46> t<Primary_literal> p<47> c<45> l<10:5> el<10:8>
n<> u<47> t<Constant_primary> p<48> c<46> l<10:5> el<10:8>
n<> u<48> t<Constant_expression> p<54> c<47> s<53> l<10:5> el<10:8>
n<32'h7fFF> u<49> t<IntConst> p<50> l<10:12> el<10:20>
n<> u<50> t<Primary_literal> p<51> c<49> l<10:12> el<10:20>
n<> u<51> t<Constant_primary> p<52> c<50> l<10:12> el<10:20>
n<> u<52> t<Constant_expression> p<54> c<51> l<10:12> el<10:20>
n<> u<53> t<BinOp_Equiv> p<54> s<52> l<10:9> el<10:11>
n<> u<54> t<Constant_expression> p<68> c<48> s<66> l<10:5> el<10:20>
n<GOOD> u<55> t<StringConst> p<61> s<60> l<11:9> el<11:13>
n<good1> u<56> t<StringConst> p<57> l<11:14> el<11:19>
n<> u<57> t<Name_of_instance> p<60> c<56> s<59> l<11:14> el<11:19>
n<> u<58> t<Ordered_port_connection> p<59> l<11:20> el<11:20>
n<> u<59> t<List_of_port_connections> p<60> c<58> l<11:20> el<11:20>
n<> u<60> t<Hierarchical_instance> p<61> c<57> l<11:14> el<11:21>
n<> u<61> t<Module_instantiation> p<62> c<55> l<11:9> el<11:22>
n<> u<62> t<Module_or_generate_item> p<63> c<61> l<11:9> el<11:22>
n<> u<63> t<Generate_item> p<65> c<62> s<64> l<11:9> el<11:22>
n<> u<64> t<END> p<65> l<12:1> el<12:4>
n<> u<65> t<Generate_begin_end_block> p<66> c<63> l<10:22> el<12:4>
n<> u<66> t<Generate_item> p<68> c<65> l<10:22> el<12:4>
n<> u<67> t<IF> p<68> s<54> l<10:1> el<10:3>
n<> u<68> t<If_generate_construct> p<69> c<67> l<10:1> el<12:4>
n<> u<69> t<Conditional_generate_construct> p<70> c<68> l<10:1> el<12:4>
n<> u<70> t<Module_common_item> p<71> c<69> l<10:1> el<12:4>
n<> u<71> t<Module_or_generate_item> p<72> c<70> l<10:1> el<12:4>
n<> u<72> t<Non_port_module_item> p<102> c<71> s<100> l<10:1> el<12:4>
n<foo2> u<73> t<StringConst> p<74> l<15:5> el<15:9>
n<> u<74> t<Primary_literal> p<75> c<73> l<15:5> el<15:9>
n<> u<75> t<Constant_primary> p<76> c<74> l<15:5> el<15:9>
n<> u<76> t<Constant_expression> p<82> c<75> s<81> l<15:5> el<15:9>
n<32'D1> u<77> t<IntConst> p<78> l<15:13> el<15:18>
n<> u<78> t<Primary_literal> p<79> c<77> l<15:13> el<15:18>
n<> u<79> t<Constant_primary> p<80> c<78> l<15:13> el<15:18>
n<> u<80> t<Constant_expression> p<82> c<79> l<15:13> el<15:18>
n<> u<81> t<BinOp_Equiv> p<82> s<80> l<15:10> el<15:12>
n<> u<82> t<Constant_expression> p<96> c<76> s<94> l<15:5> el<15:18>
n<GOOD> u<83> t<StringConst> p<89> s<88> l<16:9> el<16:13>
n<good2> u<84> t<StringConst> p<85> l<16:14> el<16:19>
n<> u<85> t<Name_of_instance> p<88> c<84> s<87> l<16:14> el<16:19>
n<> u<86> t<Ordered_port_connection> p<87> l<16:20> el<16:20>
n<> u<87> t<List_of_port_connections> p<88> c<86> l<16:20> el<16:20>
n<> u<88> t<Hierarchical_instance> p<89> c<85> l<16:14> el<16:21>
n<> u<89> t<Module_instantiation> p<90> c<83> l<16:9> el<16:22>
n<> u<90> t<Module_or_generate_item> p<91> c<89> l<16:9> el<16:22>
n<> u<91> t<Generate_item> p<93> c<90> s<92> l<16:9> el<16:22>
n<> u<92> t<END> p<93> l<17:1> el<17:4>
n<> u<93> t<Generate_begin_end_block> p<94> c<91> l<15:20> el<17:4>
n<> u<94> t<Generate_item> p<96> c<93> l<15:20> el<17:4>
n<> u<95> t<IF> p<96> s<82> l<15:1> el<15:3>
n<> u<96> t<If_generate_construct> p<97> c<95> l<15:1> el<17:4>
n<> u<97> t<Conditional_generate_construct> p<98> c<96> l<15:1> el<17:4>
n<> u<98> t<Module_common_item> p<99> c<97> l<15:1> el<17:4>
n<> u<99> t<Module_or_generate_item> p<100> c<98> l<15:1> el<17:4>
n<> u<100> t<Non_port_module_item> p<102> c<99> s<101> l<15:1> el<17:4>
n<> u<101> t<ENDMODULE> p<102> l<19:1> el<19:10>
n<> u<102> t<Module_declaration> p<103> c<44> l<8:1> el<19:10>
n<> u<103> t<Description> p<104> c<102> l<8:1> el<19:10>
n<> u<104> t<Source_text> p<105> c<17> l<1:1> el<19:10>
n<> u<105> t<Top_level_rule> c<1> l<1:1> el<21:1>
AST_DEBUG_END
[WRN:PA0205] ${SURELOG_DIR}/tests/ConstCapital/dut.sv:4:1: No timescale set for "GOOD".

[WRN:PA0205] ${SURELOG_DIR}/tests/ConstCapital/dut.sv:8:1: No timescale set for "test".

[INF:CP0300] Compilation...

[INF:CP0303] ${SURELOG_DIR}/tests/ConstCapital/dut.sv:4:1: Compile module "work@GOOD".

[INF:CP0303] ${SURELOG_DIR}/tests/ConstCapital/dut.sv:8:1: Compile module "work@test".

[INF:EL0526] Design Elaboration...

[INF:CP0335] ${SURELOG_DIR}/tests/ConstCapital/dut.sv:11:9: Compile generate block "work@test.genblk1".

[INF:CP0335] ${SURELOG_DIR}/tests/ConstCapital/dut.sv:16:9: Compile generate block "work@test.genblk2".

[NTE:EL0503] ${SURELOG_DIR}/tests/ConstCapital/dut.sv:8:1: Top level module "work@test".

[NTE:EL0508] Nb Top level modules: 1.

[NTE:EL0509] Max instance depth: 3.

[NTE:EL0510] Nb instances: 3.

[NTE:EL0511] Nb leaf instances: 2.

[INF:UH0706] Creating UHDM Model...

=== UHDM Object Stats Begin (Non-Elaborated Model) ===
begin                                                  2
constant                                              14
design                                                 1
gen_if                                                 2
gen_scope                                              4
gen_scope_array                                        4
int_typespec                                           7
logic_net                                              2
module_inst                                            7
operation                                              4
param_assign                                           4
parameter                                              4
ref_module                                             4
ref_obj                                                4
=== UHDM Object Stats End ===
[INF:UH0707] Elaborating UHDM...

=== UHDM Object Stats Begin (Elaborated Model) ===
begin                                                  2
constant                                              14
design                                                 1
gen_if                                                 2
gen_scope                                              6
gen_scope_array                                        6
int_typespec                                           7
logic_net                                              2
module_inst                                            9
operation                                              4
param_assign                                           4
parameter                                              4
ref_module                                             4
ref_obj                                                4
=== UHDM Object Stats End ===
[INF:UH0708] Writing UHDM DB: ${SURELOG_DIR}/build/regression/ConstCapital/slpp_all/surelog.uhdm ...

[INF:UH0709] Writing UHDM Html Coverage: ${SURELOG_DIR}/build/regression/ConstCapital/slpp_all/checker/surelog.chk.html ...

[INF:UH0710] Loading UHDM DB: ${SURELOG_DIR}/build/regression/ConstCapital/slpp_all/surelog.uhdm ...

[INF:UH0711] Decompiling UHDM...

====== UHDM =======
design: (work@test)
|vpiElaborated:1
|vpiName:work@test
|uhdmallModules:
\_module_inst: work@GOOD (work@GOOD), file:${SURELOG_DIR}/tests/ConstCapital/dut.sv, line:4:1, endln:5:10
  |vpiParent:
  \_design: (work@test)
  |vpiFullName:work@GOOD
  |vpiDefName:work@GOOD
|uhdmallModules:
\_module_inst: work@test (work@test), file:${SURELOG_DIR}/tests/ConstCapital/dut.sv, line:8:1, endln:19:10
  |vpiParent:
  \_design: (work@test)
  |vpiFullName:work@test
  |vpiDefName:work@test
  |vpiNet:
  \_logic_net: (work@test.foo), line:10:5, endln:10:8
    |vpiParent:
    \_module_inst: work@test (work@test), file:${SURELOG_DIR}/tests/ConstCapital/dut.sv, line:8:1, endln:19:10
    |vpiName:foo
    |vpiFullName:work@test.foo
    |vpiNetType:1
  |vpiNet:
  \_logic_net: (work@test.foo2), line:15:5, endln:15:9
    |vpiParent:
    \_module_inst: work@test (work@test), file:${SURELOG_DIR}/tests/ConstCapital/dut.sv, line:8:1, endln:19:10
    |vpiName:foo2
    |vpiFullName:work@test.foo2
    |vpiNetType:1
  |vpiGenStmt:
  \_gen_if: , line:10:1, endln:10:3
    |vpiParent:
    \_module_inst: work@test (work@test), file:${SURELOG_DIR}/tests/ConstCapital/dut.sv, line:8:1, endln:19:10
    |vpiCondition:
    \_operation: , line:10:5, endln:10:20
      |vpiParent:
      \_gen_if: , line:10:1, endln:10:3
      |vpiOpType:14
      |vpiOperand:
      \_ref_obj: (work@test.foo), line:10:5, endln:10:8
        |vpiParent:
        \_operation: , line:10:5, endln:10:20
        |vpiName:foo
        |vpiFullName:work@test.foo
        |vpiActual:
        \_logic_net: (work@test.foo), line:10:5, endln:10:8
      |vpiOperand:
      \_constant: , line:10:12, endln:10:20
        |vpiParent:
        \_operation: , line:10:5, endln:10:20
        |vpiDecompile:32'h7fFF
        |vpiSize:32
        |HEX:7fFF
        |vpiConstType:5
    |vpiStmt:
    \_begin: (work@test)
      |vpiParent:
      \_gen_if: , line:10:1, endln:10:3
      |vpiFullName:work@test
      |vpiStmt:
      \_ref_module: work@GOOD (good1), line:11:14, endln:11:19
        |vpiParent:
        \_begin: (work@test)
        |vpiName:good1
        |vpiDefName:work@GOOD
  |vpiGenStmt:
  \_gen_if: , line:15:1, endln:15:3
    |vpiParent:
    \_module_inst: work@test (work@test), file:${SURELOG_DIR}/tests/ConstCapital/dut.sv, line:8:1, endln:19:10
    |vpiCondition:
    \_operation: , line:15:5, endln:15:18
      |vpiParent:
      \_gen_if: , line:15:1, endln:15:3
      |vpiOpType:14
      |vpiOperand:
      \_ref_obj: (work@test.foo2), line:15:5, endln:15:9
        |vpiParent:
        \_operation: , line:15:5, endln:15:18
        |vpiName:foo2
        |vpiFullName:work@test.foo2
        |vpiActual:
        \_logic_net: (work@test.foo2), line:15:5, endln:15:9
      |vpiOperand:
      \_constant: , line:15:13, endln:15:18
        |vpiParent:
        \_operation: , line:15:5, endln:15:18
        |vpiDecompile:32'D1
        |vpiSize:32
        |DEC:1
        |vpiConstType:1
    |vpiStmt:
    \_begin: (work@test)
      |vpiParent:
      \_gen_if: , line:15:1, endln:15:3
      |vpiFullName:work@test
      |vpiStmt:
      \_ref_module: work@GOOD (good2), line:16:14, endln:16:19
        |vpiParent:
        \_begin: (work@test)
        |vpiName:good2
        |vpiDefName:work@GOOD
|vpiParameter:
\_parameter: (foo), line:1:15, endln:1:18
  |vpiParent:
  \_design: (work@test)
  |HEX:7fFF
  |vpiTypespec:
  \_int_typespec: , line:1:11, endln:1:14
    |vpiParent:
    \_parameter: (foo), line:1:15, endln:1:18
    |vpiSigned:1
  |vpiSigned:1
  |vpiName:foo
|vpiParameter:
\_parameter: (foo2), line:2:15, endln:2:19
  |vpiParent:
  \_design: (work@test)
  |DEC:1
  |vpiTypespec:
  \_int_typespec: , line:2:11, endln:2:14
    |vpiParent:
    \_parameter: (foo2), line:2:15, endln:2:19
    |vpiSigned:1
  |vpiSigned:1
  |vpiName:foo2
|vpiParamAssign:
\_param_assign: , line:1:15, endln:1:29
  |vpiParent:
  \_design: (work@test)
  |vpiRhs:
  \_constant: , line:1:21, endln:1:29
    |vpiParent:
    \_param_assign: , line:1:15, endln:1:29
    |vpiDecompile:32'H7fFF
    |vpiSize:32
    |HEX:7fFF
    |vpiTypespec:
    \_int_typespec: , line:1:11, endln:1:14
    |vpiConstType:5
  |vpiLhs:
  \_parameter: (foo), line:1:15, endln:1:18
|vpiParamAssign:
\_param_assign: , line:2:15, endln:2:28
  |vpiParent:
  \_design: (work@test)
  |vpiRhs:
  \_constant: , line:2:22, endln:2:28
    |vpiParent:
    \_param_assign: , line:2:15, endln:2:28
    |vpiDecompile:32'Sd1
    |vpiSize:32
    |DEC:1
    |vpiTypespec:
    \_int_typespec: , line:2:11, endln:2:14
    |vpiConstType:1
  |vpiLhs:
  \_parameter: (foo2), line:2:15, endln:2:19
|uhdmtopModules:
\_module_inst: work@test (work@test), file:${SURELOG_DIR}/tests/ConstCapital/dut.sv, line:8:1, endln:19:10
  |vpiName:work@test
  |vpiDefName:work@test
  |vpiTop:1
  |vpiTopModule:1
  |vpiGenScopeArray:
  \_gen_scope_array: (work@test.genblk1), line:11:9, endln:11:22
    |vpiParent:
    \_module_inst: work@test (work@test), file:${SURELOG_DIR}/tests/ConstCapital/dut.sv, line:8:1, endln:19:10
    |vpiName:genblk1
    |vpiFullName:work@test.genblk1
    |vpiGenScope:
    \_gen_scope: (work@test.genblk1), line:11:9, endln:11:22
      |vpiParent:
      \_gen_scope_array: (work@test.genblk1), line:11:9, endln:11:22
      |vpiFullName:work@test.genblk1
      |vpiModule:
      \_module_inst: work@GOOD (work@test.genblk1.good1), file:${SURELOG_DIR}/tests/ConstCapital/dut.sv, line:11:9, endln:11:22
        |vpiParent:
        \_gen_scope: (work@test.genblk1), line:11:9, endln:11:22
        |vpiName:good1
        |vpiFullName:work@test.genblk1.good1
        |vpiDefName:work@GOOD
        |vpiDefFile:${SURELOG_DIR}/tests/ConstCapital/dut.sv
        |vpiDefLineNo:4
  |vpiGenScopeArray:
  \_gen_scope_array: (work@test.genblk2), line:16:9, endln:16:22
    |vpiParent:
    \_module_inst: work@test (work@test), file:${SURELOG_DIR}/tests/ConstCapital/dut.sv, line:8:1, endln:19:10
    |vpiName:genblk2
    |vpiFullName:work@test.genblk2
    |vpiGenScope:
    \_gen_scope: (work@test.genblk2), line:16:9, endln:16:22
      |vpiParent:
      \_gen_scope_array: (work@test.genblk2), line:16:9, endln:16:22
      |vpiFullName:work@test.genblk2
      |vpiModule:
      \_module_inst: work@GOOD (work@test.genblk2.good2), file:${SURELOG_DIR}/tests/ConstCapital/dut.sv, line:16:9, endln:16:22
        |vpiParent:
        \_gen_scope: (work@test.genblk2), line:16:9, endln:16:22
        |vpiName:good2
        |vpiFullName:work@test.genblk2.good2
        |vpiDefName:work@GOOD
        |vpiDefFile:${SURELOG_DIR}/tests/ConstCapital/dut.sv
        |vpiDefLineNo:4
===================
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 2
[   NOTE] : 5


[roundtrip]: ${SURELOG_DIR}/tests/ConstCapital/dut.sv | ${SURELOG_DIR}/build/regression/ConstCapital/roundtrip/dut_000.sv | 6 | 19 |