vhdl xil_defaultlib  \
"../../../bd/UART_Transfer/ip/UART_Transfer_axi_gpio_0_0/sim/UART_Transfer_axi_gpio_0_0.vhd" \
"../../../bd/UART_Transfer/ip/UART_Transfer_rst_ps7_0_100M_0/sim/UART_Transfer_rst_ps7_0_100M_0.vhd" \
"../../../bd/UART_Transfer/ip/UART_Transfer_clock_out_top_0_0/sim/UART_Transfer_clock_out_top_0_0.vhd" \
"../../../bd/UART_Transfer/sim/UART_Transfer.vhd" \

# Do not sort compile order
nosort
