混頻器是超寬頻射頻接收器中重要的子電路
之ㄧ。混頻器電路接收從低雜訊放大器(LNA)
與本地振盪器(LO)輸出端的訊號，使射頻訊號可
以經由混頻器的降頻，解調後輸入至後端數位電
路系統做低頻的數位訊號處理，所以混頻器的輸
入頻寬，輸出匹配、混頻後輸出訊號的強弱及線
性度的表現都非常的重要。 
在超寬頻系統中，混頻器的電路一般規格要
求如下:輸入反射係數(S11)以及輸出反射係數
(S22)都需低於-10dB。LO-RF、LO-IF、RF-LO
隔絕係數則是越低越好。增益(CG)則是越大越
好，而線性度(IIP3)也是越高越好。雜訊指數(NF)
則是越低表示雜訊抑制能力越好。 
三、研究方法 
近年來，混頻器設計有許多架構改良，而電
路特性以多頻帶(或是寬頻)、高增益、低功率消
耗以及高線性度為主。摺疊疊接式吉伯特
(Folded-cascode Gilbert)架構可以達到射頻端的
寬頻匹配，並降低功率消耗，但線性度的表現卻
不盡理想 [4]。雙頻自我共振 (Dual-band Self- 
resonance)架構，雖然可以達到雙頻帶以及高增
益，但是因為需要振盪器所以其消耗功率較高
[5]。電流注入雙平衡式(Current-bleeding Double- 
balance)雖具較高增益，然而因為輸出入匹配的
問題使得頻寬較窄，且線性度偏低及功率消耗略
高[6]。將輸入端加入主動式的單端轉雙端的主
動式電路，雖然可有效提高增益，但是因為輸入
的匹配限制使得操作頻寬受到限制[7]。使用電
感共振技術(Resonant Inductor Technique)以及
電流注入的方式，雖可以有效的使頻寬加大並使
增益提高，但是線性度的表現卻不佳[8]。使用
切換偏壓技術(Switched Biasing Technique)，可
以增加操作頻寬以及降低功率消耗，但是造成線
性度太低影響訊號輸出[9]。 
本計畫所實現的超寬頻全頻帶混頻器架構
如 圖 一 所 示 。 負 載 端 使 用 共 模 回 授
(Common-mode Feedback, CMFB)架構，兩個
PMOS電晶體M12、M13 與電阻R7、R8，其目的
在提升混頻器的增益表現。而兩個PMOS電晶體
M6 與M7 與電感L1 則為動態電流注入架構，其
目的在於增加轉換增益與提高線性度，還可以達
到抑制雜訊指數的優點。 
A. 輸入與輸出匹配電路 
圖二為輸入匹配電路。因為低雜訊放大器的
訊號大多為單一訊號而非差動訊號，因此需要被
動元件將單端訊號分為差動訊號，因此輸入端的
匹配電路就必須考慮到單端轉雙端被動元件
(Balun)的考量，因此為了使混頻器在超寬頻系
統下能夠正確運作，射頻輸入端的匹配電路
(Matching Circuit)選擇使用電感串接電容並利
用電阻接地方式，作為50Ω輸入匹配電路。 
輸出端則是使用共汲極(Common-Drain)放大
器，其電路本身因為輸出阻抗為電阻性的1/gm，
容易在寬頻系統操作下達到50Ω輸出匹配電路
的目標。 
B. 共模回授(CMFB)架構 
共模回授架構如圖三所示，是由兩個PMOS
電晶體M12、M13與電阻R7、R8 組成回授路徑。 
 
 
圖一、實現的超寬頻全頻帶混頻器 
 
 
圖二、輸入匹配電路 
 
 
圖三、共模回授電路 
 2/4 
2 3 4 5 6 7 8 9 10 11 12
-8
-6
-4
-2
0
2
4
6
8
10
 
C
on
ve
rs
io
n 
G
ai
n 
(d
B
)
Frequency (GHz)
 CG pre-simulation
 CG post-simulation
 
圖八、轉換增益對輸入射頻頻率之關係 
 
3 4 5 6 7 8 9 10 1
-14
-12
-10
-8
-6
-4
-2
0
2
4
1
II
P3
 &
 P
1d
B
 (d
B
m
)
Frequency (GHz)
 P1dB  pre-simulation
 IIP3    pre-simulation
 P1dB  post-simulation
 IIP3    post-simulation
 
圖九、線性度表現 
3 4 5 6 7 8 9 10 11 1
16
18
20
22
24
26
2
N
F S
SB
 (d
B
)
Frequency (GHz)
 NFSSB pre-simulation
 NFSSB post-simulation
 
圖十、操作頻帶內的雜訊指數 
    
(a)                 (b) 
圖十一、 (a)佈局圖(b) 晶片微影圖 
 
圖九為線性度的模擬結果，在3.1到10.6GHz
的頻寬中， IIP3的圖形皆為正值，亦即表示此
混頻器具有良好的線性度的表現。 
雜訊指數如圖十，為求高線性度使得雜訊指
數偏高。圖十一(a)與(b)分別為佈局與晶片微影
圖。整體的功率消耗包含輸出緩衝級為
10.9mW。表一為新混頻器的pre-simulation與
post-simulation的模擬結果總表。表二為所設計
新混頻器與其他混頻器特性比較表。  
五、結論與討論 
此計畫實現了可以應用於超寬頻系統全頻帶
的混頻器。利用輸入與輸出匹配電路，使得此混
頻器可以達到涵蓋超寬頻的全頻帶，並提出在負
載中頻端使用共模回授架構，與射頻端利用動態
電流注入方式，使得此混頻器可以達到高增益、
高線性度的良好特性。 
六、參考文獻 
[1] B. Shi, and M.Y.W. Chia, “An ultra-wideband CMOS receiver 
front-end,” in Proc. European on Microwave Conference, 
pp.1042-1045, 2007. 
[2] L.-Q. Yang, Giannakis, G.B., “Ultra-wideband communications : an 
idea whose time has come,” IEEE Signal Processing Magazine, vol. 21, 
issue 6, pp. 26-54, Nov. 2004. 
[3] 2009, http://www.astri.org/big5/ct_kti02a_2.php 
[4] F.-C. Chang, P.-C. Huang, S.-F. Chao, and H. Wang, “A Low Power 
Folded Mixer for UWB System Applications in 0.18　m CMOS 
Technology” IEEE Microw. Wireless Compon. Lett., vol. 17, no. 5, pp. 
367-369, May 2007. 
[5] Brad R. Jackson and Carlos E. Saavedra “A Dual-Band Self-Oscillating 
Mixer for C-Band and X-Band Applications” IEEE Trans. Microw. 
Theory and Thechniques, vol. 58, no. 2, pp. 318-323, Feb. 2010. 
[6] F. Touati, S. Douss and M. Loulou, “A 3.1-4.8 GHz CMOS Active 
Mixer for UWB IEEE 802.15.3a Standard Receivers,” in Proc. 
International Conference on Conference on Communication, Computer 
and Power, pp.6-10, Feb. 2007. 
[7]  D.-M. Chen and Z.-M. Lin, “A Fully Integrated 3 to 5 GHz CMOS 
Mixer with Active Balun for UWB Receiver,” in Proc. IEEE Asia 
Pacific Conference on Circuits and Systems, pp. 370-373, Dec. 2006. 
[8] G.-Y. Jung, J.-H. Shin, and T.-Y. Yun, “A low-noise UWB CMOS 
mixer using current bleeding and resonant inductor techniques,” 
Microw. and Opti.l Techn. Lett., vol. 49, pp. 1595-1597, July 2007. 
[9] J.-B. Seo, K.-M. Park, J.-H. Kim, J.-H. Park, Y.-S. Lee, J.-H. Ham, and 
T.-Y. Yun,“A Low-Noise UWB CMOS Mixer Using Switched Biasing 
Technique,” in Proc. IEEE International Conference on 
Radio-Frequency Integration Technology, pp. 42-45, Dec. 2007. 
[10] J.-Y Yoon, et.al., “A New RF CMOS Gilbert Mixer With Improved 
Noise Figure and Linearity,” IEEE Trans. on Trans. Microw. Theory 
and Thechniques, vol. 56, pp. 626-631, March.2008. 
[11] H. Darabi and J. Chiu, “A noise cancellation technique in active 
RF-CMOS mixers, ” IEEE J. Solid-State Circ., vol.40, issue 12, 
pp.2628-2632, Dec., 2005. 
表一、超寬頻混頻器 PRE-SIM.與 POST-SIM.結果  
規格 Pre-simulation Post-simulation 
操作頻帶(GHz) 3.1~11 3.4~10 
直流偏壓(V) 1.5 1.5 
功率消耗(mW) 10.89 10.89 
LO 輸出功率(dBm) -5 -5 
RF 返回損失 S11(dB) <-10 <-10 
LO 返回損失 S22 (dB) <-10 <-10 
IF 返回損失 S33 (dB) <-10 <-10 
轉換增益(dB) 4.1 ± 2 3.7 ± 2 
LO-IF 隔離度(dB) <-40 <-40 
LO-RF 隔離度(dB) <-40 <-40 
RF-IF 隔離度(dB) <-40 <-40 
P1dB(dBm) -13~-9 -13~-9.4 
IIP3(dBm) 0~2.2 0~2.5 
SSB 雜訊指數(dB) 20.5~23 20.4~23.4 
DSB 雜訊指數(dB) 17.5~20 17.3~20.4 
表二、新型超寬頻混頻器與其他混頻器特性比較 
文獻 製程(μm) 電源(V) 頻率(GHz) S21(dB) IIP3(dBm) Pdc(mW)
[6] 0.35 3 3.1~5.0 8~10 -6.5~-3 18 
[7] 0.18 1.8 3~5 5~13 -4~2.4 10 
[8] 0.18 1.8 3.1~10.3 1.5~8.8 -6.2~-4.4 13.24
[9] 0.13 1.3 3.1~10.6 2~14.3 <-3 5.57
新型 0.18 1.5 3.1~10 4.1±1.5 0~2.5 10.9
 
 4/4 
13. 類神經系統與應用 Neural Systems and Applications 
14. 電力系統與電力電子元件電路 Power Systems and Power Electronic Circuits 
15. 感測系統 Sensory Systems 
16. 視覺信號處理與通訊 Visual Signal Processing and Communications 
17. 超大型積體電路系統與應用 VLSI Systems, Architectures and Applications 
18. 可穿式計算電路與系統 Circuits and Systems for Wearable Computing 
為期四天的會議進行方式可分為短期課程 (Tutorials)、專題演講 (Keynote 
Speech)、技術會議(Technical Sessions)、博士生論壇 (PhD-Gold Session)、學生論
文競賽(Student Paper Contest)、WiCAS(女性學者論壇)、Industry Panel(產業論壇)
等多樣化成果展示。共有千餘篇技術論文以口頭或海報方式發表於此大型國際電
路與系統會議。會議於巴黎迪士尼紐約旅館 New York Hotel (圖一) 舉辦。筆者於 5
月 30 日搭乘長榮飛機直飛抵達巴黎，即前往會場報到與領取會議資料(圖二)。 
筆者在此會議中於 6 月 1 日星期一下午 16:00-16:20 發表一篇論文，論文題目
為「A 1.5V Low Noise Figure Mixer for 3.5GHz WiMAX Systems」，內容為應用於
WiMAX 系統之低雜訊混頻器設計，發表地點在 Grand Ballroom F，議程主席為法
國波爾多大學 Thierry Taris 教授。筆者論文以口頭(Lecture)報告方式發表，為首位
報告者(圖三)，發表時間為 15 分鐘，自我介紹為來自台灣東華大學電機系之論文
作者代表。論文發表結束後，與會學者熱烈參與討論(圖四)，針對所發表之混頻器
電路的性能優劣，及其改善後之特性影響，分別有三位學者提出寶貴的意見。 
     
         圖一、巴黎迪士尼紐約旅館    圖二、ISCAS2010 報到會場 
   
         圖三、論文口頭報告開始              圖四、討論與說明 
表 Y04 2 

where gm2 and kn2 are the transconductance and the process-
related parameter of the transconductance stage, respectively. 
RD2 is the equivalent load resistance at the drain of M2. ID2 is 
the bias current through M2. 
The linearity of the third-order input intercept point IIP3 
can be approximately given as 
)V(V
K
IIIP3 tgs
n2
D2
−≈≈ .                        (2) 
It is observed that both the conversion gain and IIP3 are 
proportional to the square root of the bias current ID2.  
Noise figure which measures the signal-to-noise ratio 
degradation specifies the noise performance of the mixer. The 
noise figure is defined as follows 
dB3NFNF DSBSSB += .                         (3) 
where NFSSB and NFDSB are the noise figures of a single 
sideband and double sidebands, respectively. 
High conversion gain and good linearity are assumed to be 
achieved by increasing the bias current commonly. However, 
the assumption is conflict. The voltage-drops across load 
resistors are increased while increasing the bias current. Hence, 
the operation of the switching transistors is affected. The 
linearity will be degraded when the bias current is increased. 
To avoid such problem, a current-bleeding technique using 
transistors M8 and M9 is added. The biasing currents provided 
to the switching stage are calculated as  
bleed1RL1LO1 III +=
.                             (4a) 
bleed2RL2LO2 III +=
.                             (4b) 
where ILO1 is the basing current for M4 and M6. ILO2 is the 
basing current for M5 and M7. Ibleed1 and Ibleed2 are the 
bleeding currents supported from M8 and M9, respectively.  
The node voltages at the drain of the switching stage are  
)R(IVV L1RL1DD1 ×−=
.                         (5a) 
)R(IVV L2RL2DD2 ×−=
.                       (5b) 
When the supply voltage is fixed, the voltage drop across the 
load stage is determined by the load resistors and the load 
currents. The conversion gain is required to be enhanced 
without changing the current of LO switching stage. Therefore, 
PMOS transistors, M8 and M9, are adopted in parallel with 
load resistors RL1 and RL2. In order to lower the voltage drop 
of the load resistors, the widths of current-bleeding transistors 
are enlarged. Currents flow through the load resistors are 
decreasing by adding M8 and M9. Thus, the sizes of the load 
resistors are further decreased. The conversion gain is thus 
improved by enlarge the load resistors.  
Signal noises in mixers are mainly caused by direct and 
indirect noise sources. The direct noise sources in a Gilbert-
type mixer are generated at the input LO switching stage, the 
input RF transconductance stage, and the output load stage. In 
addition, indirect noise sources are produced by signals at the 
input nodes of LO switching transistors coupling into source 
nodes by the parasitic capacitances. 
The parasitic capacitances are required to be small to 
reduce the effect of indirect noise sources. The sizes of the 
input LO switching stage and the input RF transconductance 
stage are minimized in order to reduce the parasitic 
capacitances. For the injection currents provided by current-
bleeding method to the switching stage are delivered 
efficiently, the direct flicker noise contribution is therefore 
reduced.  
A center-tapped inductor L3 is connected to the drain node 
of the transconductance stage. L3 resonates with the parasitic 
capacitance between the transconductance and the switching 
stages. The resonant frequency is designed to be the same as 
the operation frequency which greatly enhance the desired 
signals. Therefore, the noise can by eliminated by suppressing 
the indirect sources. Under such resonant conditions for the 
proposed LNFM, not only the flicker noise is minimized but 
also both linearity and conversion gain can be improved. The 
noise figure is reduced by adopting the current bleeding 
method and adding a center-tapped inductor.  
The injection currents are determined by the aspect ratio of 
transistors and the bias voltage of M8 and M9. High 
conversion gain and high linearity can be achieved by 
increasing the bias currents, but excessive power consumption 
is needed. Also, there is mutual influence between conversion 
gain and linearity. Hence, trade-off between conversion gain 
and linearity must be made. 
B. Input Matching/Feeding  netowrk 
In order to obtain the input impedance matching of the 
RF/LO input ports to 50Ω, the analysis of the matching 
network is necessary. The input matching networks of RF and 
LO are shown in Fig. 2.  
 
(a) 
 (b) 
Figure 2.  Input matching network (a) at input RF port (b) at input LO port. 
2212
 Figure 7.  1dB compression point of the proposed mixer 
 
Figure 8.  Layout of the proposed LNFM 
TABLE I. Performance Comparison of Mixers 
 [6] [7] [8] [9] This Work 
Process (µm) 0.18 0.18 0.18 0.18 0.18 
Supply Voltage (V) 1.5 1.8 1.5 1 1.5 
RF (GHz) 2.4 2.4 5.8 5.2 3.5 
Conversion Gain (dB) 5 15.7 10.4 5.8 10.7 
P-1dB (dBm) -14 N/A N/A -16 -21 
IIP3(dBm) -3.5 1 -10.66 -6 -11 
Noise Figure (dB) 10 12.9 13.6 13 6.5 
Pdissp(mW) 6.71 8.1 11.78 3.8 9.52 
 
In addition, the power consumption is 9.45mW at supply 
voltage 1.5 V. Table I summaries the performance of the 
proposed LNFM with previous mixers. The designed LNFM 
has the advantage of low noise figure. 
IV. FABRICATION AND LAYOUT 
The proposed LNFM is fabricated with tsmc 0.18µm RF 
CMOS 1P6M process technology. Since LNFM is operated in 
a differential mode, the use of symmetrical layout is necessary 
for transistors and passive components. The input RF/LO 
ports and output IF port are placed as far as possible to avoid 
the signal coupling effect to each other. Not only the process, 
voltage, and temperature (PVT) variations but also the 
parasitic resistance and capacitance induced by non-symmetry 
architecture may cause the signals to introduce errors in the 
proposed LNFM. The layout diagram of the proposed LNFM 
for WiMAX 3.5GHz operation is shown in Fig.8. The total 
chip area of the layout is 1.22 × 1.06 mm2. 
V. CONCLUSION 
The proposed low noise figure mixer (LNFM) is 
constructed by a conventional Gilbert-type structure which 
provides good isolation and low power characteristics. To 
meet the low noise figure requirement, a center-taped inductor 
is utilized at the node between the power supply and source 
node of the input local oscillation switching stage. Using 
current injection and adjustable load resistance, the 
performance of conversion gain and noise figure can be 
greatly improved. The designed LNFM with high conversion 
gain and low noise figure can meet the specifications of 
3.5GHz location-fixed WiMAX systems. 
ACKNOWLEDGMENT 
The authors wish to thank the Chip Implementation Center 
(CIC) of the National Applied Research Laboratories, Taiwan, 
ROC, for supporting the tsmc CMOS process, the chip 
implementation, and further performance measurement. 
REFERENCES 
[1] I. Vassiliou et al., “A dual-band 4.9-5.95 GHz, 2.3-2.5 GHz, 0.18 µm 
CMOS transceiver for 802.11a/b/g-802.16d/e,” in proc. IEEE Radio 
and Wireless Symp., pp.31-34, 17-19 Jan. 2006. 
[2] C. Garuda and M. Ismail, “A multi-band CMOS RF frontend for 4G 
WiMAX and WLAN applications,” in proc. IEEE International Symp. 
on Circuit and Systems, pp. 3049-3052, 21-24, May 2006. 
[3] Y. Zhou et al., “A 5 GHz dual-mode WiMAX/WLAN direct 
conversion receiver,” in proc. IEEE International Symp. on Circuit and 
System, pp. 3053-3056, 21-24, May 2006. 
[4] WiMAX Forum, “WiMAX Technology”, http://www. 
wimaxforum.org/technology. 
[5] J. Y. Lyu and Z. M. Lin, “A 2~11 GHz direct-conversion Mixer for 
WiMAX applications,” in proc. IEEE Region 10 Conference on 
TENCON, pp. 1 - 4 , Oct. 30-Nov. 2, 2007. 
[6] P.F. Ferguson, X. Haurie, and G.C.Temes,  “A concurrent dual-band 
mixer with on-wafer balun for multi-standard applications,” in proc. 
IEEE Asia Pacific Conference on Circuits and Systems, pp. 304 - 307,  
Nov. 30-Dec. 3, 2008. 
[7] Vojkan Vidojkovic, Johan van der Tang, Arjan Leeuwenburgh, and 
Arthur H. M. van Roermund,  “A low-voltage folded-switching mixer 
in 0.18-µm CMOS,” IEEE Journal of Solid-State Circuits, pp. 1259 - 
1264,  June, 2005. 
[8] Xuezhen Wang, Robert Weber, and Degang Chen,  “A novel 1.5V 
CMFB CMOS down-conversion mixer design for IEEE 802.11A 
WLAN systems,” in proc. IEEE International Symposium on Circuits 
and Systems, 23-26 May, 2006. 
[9] C.-H. Chen, Pei-Yuan Chiang, and Christina. F. Jou,  “A low voltage 
mixer with improved noise figure,” IEEE Microwave and Wireless 
Components Letters, pp. 92 - 94,  Feb. 2009. 
2214
98年度專題研究計畫研究成果彙整表 
計畫主持人：翁若敏 計畫編號：98-2221-E-259-023- 
計畫名稱：應用於超寬頻系統之全頻帶高線性度混頻器設計 
量化 
成果項目 實際已達成
數（被接受
或已發表）
預期總達成
數(含實際已
達成數) 
本計畫實
際貢獻百
分比 
單位 
備 註 （ 質 化 說
明：如數個計畫
共同成果、成果
列 為 該 期 刊 之
封 面 故 事 ...
等） 
期刊論文 0 0 0%  
研究報告/技術報告 0 0 0%  
研討會論文 0 0 0% 
篇 
 
論文著作 
專書 0 0 0%   
申請中件數 0 0 0%  專利 已獲得件數 0 0 0% 件  
件數 0 0 0% 件  
技術移轉 
權利金 0 0 0% 千元  
碩士生 1 1 100%  
博士生 2 2 100%  
博士後研究員 0 0 0%  
國內 
參與計畫人力 
（本國籍） 
專任助理 0 0 0% 
人次 
 
期刊論文 0 1 100%  
研究報告/技術報告 0 0 0%  
研討會論文 2 2 100% 
篇 
 
論文著作 
專書 0 0 0% 章/本  
申請中件數 0 0 0%  專利 已獲得件數 0 0 0% 件  
件數 0 0 0% 件  
技術移轉 
權利金 0 0 0% 千元  
碩士生 0 0 0%  
博士生 0 0 0%  
博士後研究員 0 0 0%  
國外 
參與計畫人力 
（外國籍） 
專任助理 0 0 0% 
人次 
 
 
