

================================================================
== Vitis HLS Report for 'ecc_encoder'
================================================================
* Date:           Sun Nov 28 20:01:44 2021

* Version:        2021.1 (Build 3247384 on Thu Jun 10 19:36:33 MDT 2021)
* Project:        ecc
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.224 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        8|        8|  80.000 ns|  80.000 ns|    9|    9|       no|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_31_1  |        6|        6|         3|          1|          1|     5|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     47|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        0|    -|       8|      1|    -|
|Multiplexer      |        -|    -|       -|     54|    -|
|Register         |        -|    -|      41|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|      49|    102|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    +-----------+---------+---------+---+----+-----+------+-----+------+-------------+
    |   Memory  |  Module | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-----------+---------+---------+---+----+-----+------+-----+------+-------------+
    |pattern_U  |pattern  |        0|  8|   1|    0|     5|    8|     1|           40|
    +-----------+---------+---------+---+----+-----+------+-----+------+-------------+
    |Total      |         |        0|  8|   1|    0|     5|    8|     1|           40|
    +-----------+---------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+----+---+----+------------+------------+
    |     Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------+----------+----+---+----+------------+------------+
    |i_2_fu_118_p2         |         +|   0|  0|  11|           3|           1|
    |ap_condition_121      |       and|   0|  0|   2|           1|           1|
    |ret_fu_150_p2         |       and|   0|  0|   8|           8|           8|
    |icmp_ln31_fu_112_p2   |      icmp|   0|  0|   8|           3|           3|
    |ap_enable_pp0         |       xor|   0|  0|   2|           1|           2|
    |xor_ln37_1_fu_210_p2  |       xor|   0|  0|   2|           1|           1|
    |xor_ln37_2_fu_246_p2  |       xor|   0|  0|   2|           1|           1|
    |xor_ln37_3_fu_282_p2  |       xor|   0|  0|   2|           1|           1|
    |xor_ln37_4_fu_338_p2  |       xor|   0|  0|   2|           1|           1|
    |xor_ln37_5_fu_363_p2  |       xor|   0|  0|   2|           1|           1|
    |xor_ln37_6_fu_388_p2  |       xor|   0|  0|   2|           1|           1|
    |xor_ln37_7_fu_413_p2  |       xor|   0|  0|   2|           1|           1|
    |xor_ln37_fu_174_p2    |       xor|   0|  0|   2|           1|           1|
    +----------------------+----------+----+---+----+------------+------------+
    |Total                 |          |   0|  0|  47|          24|          23|
    +----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------------------+----+-----------+-----+-----------+
    |                 Name                 | LUT| Input Size| Bits| Total Bits|
    +--------------------------------------+----+-----------+-----+-----------+
    |ap_done_int                           |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1               |   9|          2|    1|          2|
    |ap_sig_allocacmp_check_bits_V_load    |   9|          2|    5|         10|
    |ap_sig_allocacmp_check_bits_V_load_1  |   9|          2|    5|         10|
    |ap_sig_allocacmp_i_1                  |   9|          2|    3|          6|
    |i_fu_74                               |   9|          2|    3|          6|
    +--------------------------------------+----+-----------+-----+-----------+
    |Total                                 |  54|         12|   18|         36|
    +--------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+---+----+-----+-----------+
    |               Name               | FF| LUT| Bits| Const Bits|
    +----------------------------------+---+----+-----+-----------+
    |ap_CS_fsm                         |  1|   0|    1|          0|
    |ap_done_reg                       |  1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |  1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |  1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |  1|   0|    1|          0|
    |check_bits_V_fu_70                |  5|   0|    5|          0|
    |data1_read_reg_454                |  8|   0|    8|          0|
    |i_097_cast_reg_483                |  3|   0|    5|          2|
    |i_1_reg_459                       |  3|   0|    3|          0|
    |i_fu_74                           |  3|   0|    3|          0|
    |icmp_ln31_reg_465                 |  1|   0|    1|          0|
    |p_Result_1_4_reg_501              |  1|   0|    1|          0|
    |p_Result_1_5_reg_506              |  1|   0|    1|          0|
    |p_Result_1_6_reg_511              |  1|   0|    1|          0|
    |p_Result_1_7_reg_516              |  1|   0|    1|          0|
    |tmp_2_reg_491                     |  5|   0|    5|          0|
    |xor_ln37_3_reg_496                |  1|   0|    1|          0|
    |zext_ln844_8_reg_474              |  3|   0|   32|         29|
    +----------------------------------+---+----+-----+-----------+
    |Total                             | 41|   0|   72|         31|
    +----------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------+-----+-----+------------+--------------+--------------+
|    RTL Ports    | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-----------------+-----+-----+------------+--------------+--------------+
|ap_clk           |   in|    1|  ap_ctrl_hs|   ecc_encoder|  return value|
|ap_rst           |   in|    1|  ap_ctrl_hs|   ecc_encoder|  return value|
|ap_start         |   in|    1|  ap_ctrl_hs|   ecc_encoder|  return value|
|ap_done          |  out|    1|  ap_ctrl_hs|   ecc_encoder|  return value|
|ap_idle          |  out|    1|  ap_ctrl_hs|   ecc_encoder|  return value|
|ap_ready         |  out|    1|  ap_ctrl_hs|   ecc_encoder|  return value|
|data1            |   in|    8|     ap_none|         data1|        scalar|
|output_r         |  out|    5|      ap_vld|      output_r|       pointer|
|output_r_ap_vld  |  out|    1|      ap_vld|      output_r|       pointer|
+-----------------+-----+-----+------------+--------------+--------------+

