Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2.1 (win64) Build 2288692 Thu Jul 26 18:24:02 MDT 2018
| Date         : Tue Mar 26 19:32:21 2019
| Host         : caplab05 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file Top_timing_summary_routed.rpt -pb Top_timing_summary_routed.pb -rpx Top_timing_summary_routed.rpx -warn_on_violation
| Design       : Top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 3 register/latch pins with no clock driven by root clock pin: CLKDIV2/tick_out_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 7 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 4 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 21 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.312        0.000                      0                  553        0.122        0.000                      0                  553        4.500        0.000                       0                   345  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.312        0.000                      0                  553        0.122        0.000                      0                  553        4.500        0.000                       0                   345  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.312ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.122ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.312ns  (required time - arrival time)
  Source:                 pushbtn_l/encrypt/a1_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pushbtn_l/encrypt/c_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.583ns  (logic 2.448ns (43.844%)  route 3.135ns (56.156%))
  Logic Levels:           6  (CARRY4=3 LUT2=2 LUT5=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.942ns = ( 14.942 - 10.000 ) 
    Source Clock Delay      (SCD):    5.244ns
    Clock Pessimism Removal (CPR):    0.280ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=344, routed)         1.641     5.244    pushbtn_l/encrypt/CLK
    SLICE_X8Y85          FDCE                                         r  pushbtn_l/encrypt/a1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y85          FDCE (Prop_fdce_C_Q)         0.518     5.762 r  pushbtn_l/encrypt/a1_reg[4]/Q
                         net (fo=6, routed)           0.845     6.607    pushbtn_l/encrypt/a12[5]
    SLICE_X7Y86          LUT2 (Prop_lut2_I1_O)        0.124     6.731 r  pushbtn_l/encrypt/c2_carry__0_i_4/O
                         net (fo=1, routed)           0.000     6.731    pushbtn_l/encrypt/c2_carry__0_i_4_n_0
    SLICE_X7Y86          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.263 r  pushbtn_l/encrypt/c2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.263    pushbtn_l/encrypt/c2_carry__0_n_0
    SLICE_X7Y87          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.597 f  pushbtn_l/encrypt/c2_carry__1/O[1]
                         net (fo=5, routed)           0.952     8.549    pushbtn_l/encrypt/c2[9]
    SLICE_X8Y87          LUT2 (Prop_lut2_I1_O)        0.303     8.852 r  pushbtn_l/encrypt/c1_carry__0_i_8/O
                         net (fo=1, routed)           0.000     8.852    pushbtn_l/encrypt/c1_carry__0_i_8_n_0
    SLICE_X8Y87          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     9.365 r  pushbtn_l/encrypt/c1_carry__0/CO[3]
                         net (fo=16, routed)          0.998    10.363    pushbtn_l/encrypt/c1
    SLICE_X8Y85          LUT5 (Prop_lut5_I2_O)        0.124    10.487 r  pushbtn_l/encrypt/c[4]_i_1/O
                         net (fo=1, routed)           0.340    10.827    pushbtn_l/encrypt/c[4]_i_1_n_0
    SLICE_X9Y85          FDCE                                         r  pushbtn_l/encrypt/c_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=344, routed)         1.519    14.942    pushbtn_l/encrypt/CLK
    SLICE_X9Y85          FDCE                                         r  pushbtn_l/encrypt/c_reg[4]/C
                         clock pessimism              0.280    15.222    
                         clock uncertainty           -0.035    15.186    
    SLICE_X9Y85          FDCE (Setup_fdce_C_D)       -0.047    15.139    pushbtn_l/encrypt/c_reg[4]
  -------------------------------------------------------------------
                         required time                         15.139    
                         arrival time                         -10.827    
  -------------------------------------------------------------------
                         slack                                  4.312    

Slack (MET) :             4.544ns  (required time - arrival time)
  Source:                 pushbtn_l/encrypt/a1_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pushbtn_l/encrypt/c_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.487ns  (logic 2.448ns (44.617%)  route 3.039ns (55.383%))
  Logic Levels:           6  (CARRY4=3 LUT2=2 LUT5=1)
  Clock Path Skew:        0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.020ns = ( 15.020 - 10.000 ) 
    Source Clock Delay      (SCD):    5.244ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=344, routed)         1.641     5.244    pushbtn_l/encrypt/CLK
    SLICE_X8Y85          FDCE                                         r  pushbtn_l/encrypt/a1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y85          FDCE (Prop_fdce_C_Q)         0.518     5.762 r  pushbtn_l/encrypt/a1_reg[4]/Q
                         net (fo=6, routed)           0.845     6.607    pushbtn_l/encrypt/a12[5]
    SLICE_X7Y86          LUT2 (Prop_lut2_I1_O)        0.124     6.731 r  pushbtn_l/encrypt/c2_carry__0_i_4/O
                         net (fo=1, routed)           0.000     6.731    pushbtn_l/encrypt/c2_carry__0_i_4_n_0
    SLICE_X7Y86          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.263 r  pushbtn_l/encrypt/c2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.263    pushbtn_l/encrypt/c2_carry__0_n_0
    SLICE_X7Y87          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.597 f  pushbtn_l/encrypt/c2_carry__1/O[1]
                         net (fo=5, routed)           0.952     8.549    pushbtn_l/encrypt/c2[9]
    SLICE_X8Y87          LUT2 (Prop_lut2_I1_O)        0.303     8.852 r  pushbtn_l/encrypt/c1_carry__0_i_8/O
                         net (fo=1, routed)           0.000     8.852    pushbtn_l/encrypt/c1_carry__0_i_8_n_0
    SLICE_X8Y87          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     9.365 r  pushbtn_l/encrypt/c1_carry__0/CO[3]
                         net (fo=16, routed)          1.241    10.606    pushbtn_l/encrypt/c1
    SLICE_X7Y84          LUT5 (Prop_lut5_I2_O)        0.124    10.730 r  pushbtn_l/encrypt/c[3]_i_1/O
                         net (fo=1, routed)           0.000    10.730    pushbtn_l/encrypt/c[3]_i_1_n_0
    SLICE_X7Y84          FDCE                                         r  pushbtn_l/encrypt/c_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=344, routed)         1.597    15.020    pushbtn_l/encrypt/CLK
    SLICE_X7Y84          FDCE                                         r  pushbtn_l/encrypt/c_reg[3]/C
                         clock pessimism              0.259    15.279    
                         clock uncertainty           -0.035    15.243    
    SLICE_X7Y84          FDCE (Setup_fdce_C_D)        0.031    15.274    pushbtn_l/encrypt/c_reg[3]
  -------------------------------------------------------------------
                         required time                         15.274    
                         arrival time                         -10.730    
  -------------------------------------------------------------------
                         slack                                  4.544    

Slack (MET) :             4.712ns  (required time - arrival time)
  Source:                 pushbtn_l/encrypt/a1_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pushbtn_l/encrypt/c_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.317ns  (logic 2.448ns (46.044%)  route 2.869ns (53.956%))
  Logic Levels:           6  (CARRY4=3 LUT2=2 LUT5=1)
  Clock Path Skew:        0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.020ns = ( 15.020 - 10.000 ) 
    Source Clock Delay      (SCD):    5.244ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=344, routed)         1.641     5.244    pushbtn_l/encrypt/CLK
    SLICE_X8Y85          FDCE                                         r  pushbtn_l/encrypt/a1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y85          FDCE (Prop_fdce_C_Q)         0.518     5.762 r  pushbtn_l/encrypt/a1_reg[4]/Q
                         net (fo=6, routed)           0.845     6.607    pushbtn_l/encrypt/a12[5]
    SLICE_X7Y86          LUT2 (Prop_lut2_I1_O)        0.124     6.731 r  pushbtn_l/encrypt/c2_carry__0_i_4/O
                         net (fo=1, routed)           0.000     6.731    pushbtn_l/encrypt/c2_carry__0_i_4_n_0
    SLICE_X7Y86          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.263 r  pushbtn_l/encrypt/c2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.263    pushbtn_l/encrypt/c2_carry__0_n_0
    SLICE_X7Y87          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.597 f  pushbtn_l/encrypt/c2_carry__1/O[1]
                         net (fo=5, routed)           0.952     8.549    pushbtn_l/encrypt/c2[9]
    SLICE_X8Y87          LUT2 (Prop_lut2_I1_O)        0.303     8.852 r  pushbtn_l/encrypt/c1_carry__0_i_8/O
                         net (fo=1, routed)           0.000     8.852    pushbtn_l/encrypt/c1_carry__0_i_8_n_0
    SLICE_X8Y87          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     9.365 r  pushbtn_l/encrypt/c1_carry__0/CO[3]
                         net (fo=16, routed)          1.071    10.436    pushbtn_l/encrypt/c1
    SLICE_X7Y84          LUT5 (Prop_lut5_I2_O)        0.124    10.560 r  pushbtn_l/encrypt/c[2]_i_1/O
                         net (fo=1, routed)           0.000    10.560    pushbtn_l/encrypt/c[2]_i_1_n_0
    SLICE_X7Y84          FDCE                                         r  pushbtn_l/encrypt/c_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=344, routed)         1.597    15.020    pushbtn_l/encrypt/CLK
    SLICE_X7Y84          FDCE                                         r  pushbtn_l/encrypt/c_reg[2]/C
                         clock pessimism              0.259    15.279    
                         clock uncertainty           -0.035    15.243    
    SLICE_X7Y84          FDCE (Setup_fdce_C_D)        0.029    15.272    pushbtn_l/encrypt/c_reg[2]
  -------------------------------------------------------------------
                         required time                         15.272    
                         arrival time                         -10.560    
  -------------------------------------------------------------------
                         slack                                  4.712    

Slack (MET) :             4.716ns  (required time - arrival time)
  Source:                 pushbtn_l/encrypt/a1_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pushbtn_l/encrypt/c_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.256ns  (logic 2.448ns (46.574%)  route 2.808ns (53.426%))
  Logic Levels:           6  (CARRY4=3 LUT2=2 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.943ns = ( 14.943 - 10.000 ) 
    Source Clock Delay      (SCD):    5.244ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=344, routed)         1.641     5.244    pushbtn_l/encrypt/CLK
    SLICE_X8Y85          FDCE                                         r  pushbtn_l/encrypt/a1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y85          FDCE (Prop_fdce_C_Q)         0.518     5.762 r  pushbtn_l/encrypt/a1_reg[4]/Q
                         net (fo=6, routed)           0.845     6.607    pushbtn_l/encrypt/a12[5]
    SLICE_X7Y86          LUT2 (Prop_lut2_I1_O)        0.124     6.731 r  pushbtn_l/encrypt/c2_carry__0_i_4/O
                         net (fo=1, routed)           0.000     6.731    pushbtn_l/encrypt/c2_carry__0_i_4_n_0
    SLICE_X7Y86          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.263 r  pushbtn_l/encrypt/c2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.263    pushbtn_l/encrypt/c2_carry__0_n_0
    SLICE_X7Y87          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.597 f  pushbtn_l/encrypt/c2_carry__1/O[1]
                         net (fo=5, routed)           0.952     8.549    pushbtn_l/encrypt/c2[9]
    SLICE_X8Y87          LUT2 (Prop_lut2_I1_O)        0.303     8.852 r  pushbtn_l/encrypt/c1_carry__0_i_8/O
                         net (fo=1, routed)           0.000     8.852    pushbtn_l/encrypt/c1_carry__0_i_8_n_0
    SLICE_X8Y87          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     9.365 r  pushbtn_l/encrypt/c1_carry__0/CO[3]
                         net (fo=16, routed)          1.011    10.376    pushbtn_l/encrypt/c1
    SLICE_X9Y87          LUT5 (Prop_lut5_I2_O)        0.124    10.500 r  pushbtn_l/encrypt/c[9]_i_1/O
                         net (fo=1, routed)           0.000    10.500    pushbtn_l/encrypt/c[9]_i_1_n_0
    SLICE_X9Y87          FDCE                                         r  pushbtn_l/encrypt/c_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=344, routed)         1.520    14.943    pushbtn_l/encrypt/CLK
    SLICE_X9Y87          FDCE                                         r  pushbtn_l/encrypt/c_reg[9]/C
                         clock pessimism              0.277    15.220    
                         clock uncertainty           -0.035    15.184    
    SLICE_X9Y87          FDCE (Setup_fdce_C_D)        0.032    15.216    pushbtn_l/encrypt/c_reg[9]
  -------------------------------------------------------------------
                         required time                         15.216    
                         arrival time                         -10.500    
  -------------------------------------------------------------------
                         slack                                  4.716    

Slack (MET) :             4.718ns  (required time - arrival time)
  Source:                 pushbtn_l/encrypt/a1_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pushbtn_l/encrypt/c_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.253ns  (logic 2.448ns (46.601%)  route 2.805ns (53.399%))
  Logic Levels:           6  (CARRY4=3 LUT2=2 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.943ns = ( 14.943 - 10.000 ) 
    Source Clock Delay      (SCD):    5.244ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=344, routed)         1.641     5.244    pushbtn_l/encrypt/CLK
    SLICE_X8Y85          FDCE                                         r  pushbtn_l/encrypt/a1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y85          FDCE (Prop_fdce_C_Q)         0.518     5.762 r  pushbtn_l/encrypt/a1_reg[4]/Q
                         net (fo=6, routed)           0.845     6.607    pushbtn_l/encrypt/a12[5]
    SLICE_X7Y86          LUT2 (Prop_lut2_I1_O)        0.124     6.731 r  pushbtn_l/encrypt/c2_carry__0_i_4/O
                         net (fo=1, routed)           0.000     6.731    pushbtn_l/encrypt/c2_carry__0_i_4_n_0
    SLICE_X7Y86          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.263 r  pushbtn_l/encrypt/c2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.263    pushbtn_l/encrypt/c2_carry__0_n_0
    SLICE_X7Y87          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.597 f  pushbtn_l/encrypt/c2_carry__1/O[1]
                         net (fo=5, routed)           0.952     8.549    pushbtn_l/encrypt/c2[9]
    SLICE_X8Y87          LUT2 (Prop_lut2_I1_O)        0.303     8.852 r  pushbtn_l/encrypt/c1_carry__0_i_8/O
                         net (fo=1, routed)           0.000     8.852    pushbtn_l/encrypt/c1_carry__0_i_8_n_0
    SLICE_X8Y87          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     9.365 r  pushbtn_l/encrypt/c1_carry__0/CO[3]
                         net (fo=16, routed)          1.008    10.373    pushbtn_l/encrypt/c1
    SLICE_X9Y87          LUT5 (Prop_lut5_I2_O)        0.124    10.497 r  pushbtn_l/encrypt/c[8]_i_1/O
                         net (fo=1, routed)           0.000    10.497    pushbtn_l/encrypt/c[8]_i_1_n_0
    SLICE_X9Y87          FDCE                                         r  pushbtn_l/encrypt/c_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=344, routed)         1.520    14.943    pushbtn_l/encrypt/CLK
    SLICE_X9Y87          FDCE                                         r  pushbtn_l/encrypt/c_reg[8]/C
                         clock pessimism              0.277    15.220    
                         clock uncertainty           -0.035    15.184    
    SLICE_X9Y87          FDCE (Setup_fdce_C_D)        0.031    15.215    pushbtn_l/encrypt/c_reg[8]
  -------------------------------------------------------------------
                         required time                         15.215    
                         arrival time                         -10.497    
  -------------------------------------------------------------------
                         slack                                  4.718    

Slack (MET) :             4.761ns  (required time - arrival time)
  Source:                 pushbtn_l/encrypt/a1_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pushbtn_l/encrypt/c_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.274ns  (logic 2.448ns (46.420%)  route 2.826ns (53.580%))
  Logic Levels:           6  (CARRY4=3 LUT2=2 LUT5=1)
  Clock Path Skew:        0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.024ns = ( 15.024 - 10.000 ) 
    Source Clock Delay      (SCD):    5.244ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=344, routed)         1.641     5.244    pushbtn_l/encrypt/CLK
    SLICE_X8Y85          FDCE                                         r  pushbtn_l/encrypt/a1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y85          FDCE (Prop_fdce_C_Q)         0.518     5.762 r  pushbtn_l/encrypt/a1_reg[4]/Q
                         net (fo=6, routed)           0.845     6.607    pushbtn_l/encrypt/a12[5]
    SLICE_X7Y86          LUT2 (Prop_lut2_I1_O)        0.124     6.731 r  pushbtn_l/encrypt/c2_carry__0_i_4/O
                         net (fo=1, routed)           0.000     6.731    pushbtn_l/encrypt/c2_carry__0_i_4_n_0
    SLICE_X7Y86          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.263 r  pushbtn_l/encrypt/c2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.263    pushbtn_l/encrypt/c2_carry__0_n_0
    SLICE_X7Y87          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.597 f  pushbtn_l/encrypt/c2_carry__1/O[1]
                         net (fo=5, routed)           0.952     8.549    pushbtn_l/encrypt/c2[9]
    SLICE_X8Y87          LUT2 (Prop_lut2_I1_O)        0.303     8.852 r  pushbtn_l/encrypt/c1_carry__0_i_8/O
                         net (fo=1, routed)           0.000     8.852    pushbtn_l/encrypt/c1_carry__0_i_8_n_0
    SLICE_X8Y87          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     9.365 r  pushbtn_l/encrypt/c1_carry__0/CO[3]
                         net (fo=16, routed)          1.028    10.393    pushbtn_l/encrypt/c1
    SLICE_X7Y89          LUT5 (Prop_lut5_I2_O)        0.124    10.517 r  pushbtn_l/encrypt/c[13]_i_1/O
                         net (fo=1, routed)           0.000    10.517    pushbtn_l/encrypt/c[13]_i_1_n_0
    SLICE_X7Y89          FDCE                                         r  pushbtn_l/encrypt/c_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=344, routed)         1.601    15.024    pushbtn_l/encrypt/CLK
    SLICE_X7Y89          FDCE                                         r  pushbtn_l/encrypt/c_reg[13]/C
                         clock pessimism              0.259    15.283    
                         clock uncertainty           -0.035    15.247    
    SLICE_X7Y89          FDCE (Setup_fdce_C_D)        0.031    15.278    pushbtn_l/encrypt/c_reg[13]
  -------------------------------------------------------------------
                         required time                         15.278    
                         arrival time                         -10.517    
  -------------------------------------------------------------------
                         slack                                  4.761    

Slack (MET) :             4.763ns  (required time - arrival time)
  Source:                 pushbtn_l/encrypt/a1_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pushbtn_l/encrypt/c_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.270ns  (logic 2.448ns (46.455%)  route 2.822ns (53.545%))
  Logic Levels:           6  (CARRY4=3 LUT2=2 LUT5=1)
  Clock Path Skew:        0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.024ns = ( 15.024 - 10.000 ) 
    Source Clock Delay      (SCD):    5.244ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=344, routed)         1.641     5.244    pushbtn_l/encrypt/CLK
    SLICE_X8Y85          FDCE                                         r  pushbtn_l/encrypt/a1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y85          FDCE (Prop_fdce_C_Q)         0.518     5.762 r  pushbtn_l/encrypt/a1_reg[4]/Q
                         net (fo=6, routed)           0.845     6.607    pushbtn_l/encrypt/a12[5]
    SLICE_X7Y86          LUT2 (Prop_lut2_I1_O)        0.124     6.731 r  pushbtn_l/encrypt/c2_carry__0_i_4/O
                         net (fo=1, routed)           0.000     6.731    pushbtn_l/encrypt/c2_carry__0_i_4_n_0
    SLICE_X7Y86          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.263 r  pushbtn_l/encrypt/c2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.263    pushbtn_l/encrypt/c2_carry__0_n_0
    SLICE_X7Y87          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.597 f  pushbtn_l/encrypt/c2_carry__1/O[1]
                         net (fo=5, routed)           0.952     8.549    pushbtn_l/encrypt/c2[9]
    SLICE_X8Y87          LUT2 (Prop_lut2_I1_O)        0.303     8.852 r  pushbtn_l/encrypt/c1_carry__0_i_8/O
                         net (fo=1, routed)           0.000     8.852    pushbtn_l/encrypt/c1_carry__0_i_8_n_0
    SLICE_X8Y87          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     9.365 r  pushbtn_l/encrypt/c1_carry__0/CO[3]
                         net (fo=16, routed)          1.024    10.389    pushbtn_l/encrypt/c1
    SLICE_X7Y89          LUT5 (Prop_lut5_I2_O)        0.124    10.513 r  pushbtn_l/encrypt/c[12]_i_1/O
                         net (fo=1, routed)           0.000    10.513    pushbtn_l/encrypt/c[12]_i_1_n_0
    SLICE_X7Y89          FDCE                                         r  pushbtn_l/encrypt/c_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=344, routed)         1.601    15.024    pushbtn_l/encrypt/CLK
    SLICE_X7Y89          FDCE                                         r  pushbtn_l/encrypt/c_reg[12]/C
                         clock pessimism              0.259    15.283    
                         clock uncertainty           -0.035    15.247    
    SLICE_X7Y89          FDCE (Setup_fdce_C_D)        0.029    15.276    pushbtn_l/encrypt/c_reg[12]
  -------------------------------------------------------------------
                         required time                         15.276    
                         arrival time                         -10.513    
  -------------------------------------------------------------------
                         slack                                  4.763    

Slack (MET) :             4.782ns  (required time - arrival time)
  Source:                 pushbtn_l/encrypt/a1_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pushbtn_l/encrypt/c_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.192ns  (logic 2.448ns (47.152%)  route 2.744ns (52.848%))
  Logic Levels:           6  (CARRY4=3 LUT2=2 LUT5=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.942ns = ( 14.942 - 10.000 ) 
    Source Clock Delay      (SCD):    5.244ns
    Clock Pessimism Removal (CPR):    0.280ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=344, routed)         1.641     5.244    pushbtn_l/encrypt/CLK
    SLICE_X8Y85          FDCE                                         r  pushbtn_l/encrypt/a1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y85          FDCE (Prop_fdce_C_Q)         0.518     5.762 r  pushbtn_l/encrypt/a1_reg[4]/Q
                         net (fo=6, routed)           0.845     6.607    pushbtn_l/encrypt/a12[5]
    SLICE_X7Y86          LUT2 (Prop_lut2_I1_O)        0.124     6.731 r  pushbtn_l/encrypt/c2_carry__0_i_4/O
                         net (fo=1, routed)           0.000     6.731    pushbtn_l/encrypt/c2_carry__0_i_4_n_0
    SLICE_X7Y86          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.263 r  pushbtn_l/encrypt/c2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.263    pushbtn_l/encrypt/c2_carry__0_n_0
    SLICE_X7Y87          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.597 f  pushbtn_l/encrypt/c2_carry__1/O[1]
                         net (fo=5, routed)           0.952     8.549    pushbtn_l/encrypt/c2[9]
    SLICE_X8Y87          LUT2 (Prop_lut2_I1_O)        0.303     8.852 r  pushbtn_l/encrypt/c1_carry__0_i_8/O
                         net (fo=1, routed)           0.000     8.852    pushbtn_l/encrypt/c1_carry__0_i_8_n_0
    SLICE_X8Y87          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     9.365 r  pushbtn_l/encrypt/c1_carry__0/CO[3]
                         net (fo=16, routed)          0.946    10.311    pushbtn_l/encrypt/c1
    SLICE_X9Y85          LUT5 (Prop_lut5_I2_O)        0.124    10.435 r  pushbtn_l/encrypt/c[5]_i_1/O
                         net (fo=1, routed)           0.000    10.435    pushbtn_l/encrypt/c[5]_i_1_n_0
    SLICE_X9Y85          FDCE                                         r  pushbtn_l/encrypt/c_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=344, routed)         1.519    14.942    pushbtn_l/encrypt/CLK
    SLICE_X9Y85          FDCE                                         r  pushbtn_l/encrypt/c_reg[5]/C
                         clock pessimism              0.280    15.222    
                         clock uncertainty           -0.035    15.186    
    SLICE_X9Y85          FDCE (Setup_fdce_C_D)        0.031    15.217    pushbtn_l/encrypt/c_reg[5]
  -------------------------------------------------------------------
                         required time                         15.217    
                         arrival time                         -10.435    
  -------------------------------------------------------------------
                         slack                                  4.782    

Slack (MET) :             4.822ns  (required time - arrival time)
  Source:                 pushbtn_l/encrypt/a1_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pushbtn_l/encrypt/c_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.210ns  (logic 2.448ns (46.990%)  route 2.762ns (53.010%))
  Logic Levels:           6  (CARRY4=3 LUT2=2 LUT5=1)
  Clock Path Skew:        0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.020ns = ( 15.020 - 10.000 ) 
    Source Clock Delay      (SCD):    5.244ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=344, routed)         1.641     5.244    pushbtn_l/encrypt/CLK
    SLICE_X8Y85          FDCE                                         r  pushbtn_l/encrypt/a1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y85          FDCE (Prop_fdce_C_Q)         0.518     5.762 r  pushbtn_l/encrypt/a1_reg[4]/Q
                         net (fo=6, routed)           0.845     6.607    pushbtn_l/encrypt/a12[5]
    SLICE_X7Y86          LUT2 (Prop_lut2_I1_O)        0.124     6.731 r  pushbtn_l/encrypt/c2_carry__0_i_4/O
                         net (fo=1, routed)           0.000     6.731    pushbtn_l/encrypt/c2_carry__0_i_4_n_0
    SLICE_X7Y86          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.263 r  pushbtn_l/encrypt/c2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.263    pushbtn_l/encrypt/c2_carry__0_n_0
    SLICE_X7Y87          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.597 f  pushbtn_l/encrypt/c2_carry__1/O[1]
                         net (fo=5, routed)           0.952     8.549    pushbtn_l/encrypt/c2[9]
    SLICE_X8Y87          LUT2 (Prop_lut2_I1_O)        0.303     8.852 r  pushbtn_l/encrypt/c1_carry__0_i_8/O
                         net (fo=1, routed)           0.000     8.852    pushbtn_l/encrypt/c1_carry__0_i_8_n_0
    SLICE_X8Y87          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     9.365 r  pushbtn_l/encrypt/c1_carry__0/CO[3]
                         net (fo=16, routed)          0.964    10.329    pushbtn_l/encrypt/c1
    SLICE_X7Y84          LUT5 (Prop_lut5_I2_O)        0.124    10.453 r  pushbtn_l/encrypt/c[0]_i_1/O
                         net (fo=1, routed)           0.000    10.453    pushbtn_l/encrypt/c[0]_i_1_n_0
    SLICE_X7Y84          FDCE                                         r  pushbtn_l/encrypt/c_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=344, routed)         1.597    15.020    pushbtn_l/encrypt/CLK
    SLICE_X7Y84          FDCE                                         r  pushbtn_l/encrypt/c_reg[0]/C
                         clock pessimism              0.259    15.279    
                         clock uncertainty           -0.035    15.243    
    SLICE_X7Y84          FDCE (Setup_fdce_C_D)        0.032    15.275    pushbtn_l/encrypt/c_reg[0]
  -------------------------------------------------------------------
                         required time                         15.275    
                         arrival time                         -10.453    
  -------------------------------------------------------------------
                         slack                                  4.822    

Slack (MET) :             4.826ns  (required time - arrival time)
  Source:                 pushbtn_l/encrypt/a1_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pushbtn_l/encrypt/c_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.205ns  (logic 2.448ns (47.035%)  route 2.757ns (52.965%))
  Logic Levels:           6  (CARRY4=3 LUT2=2 LUT5=1)
  Clock Path Skew:        0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.020ns = ( 15.020 - 10.000 ) 
    Source Clock Delay      (SCD):    5.244ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=344, routed)         1.641     5.244    pushbtn_l/encrypt/CLK
    SLICE_X8Y85          FDCE                                         r  pushbtn_l/encrypt/a1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y85          FDCE (Prop_fdce_C_Q)         0.518     5.762 r  pushbtn_l/encrypt/a1_reg[4]/Q
                         net (fo=6, routed)           0.845     6.607    pushbtn_l/encrypt/a12[5]
    SLICE_X7Y86          LUT2 (Prop_lut2_I1_O)        0.124     6.731 r  pushbtn_l/encrypt/c2_carry__0_i_4/O
                         net (fo=1, routed)           0.000     6.731    pushbtn_l/encrypt/c2_carry__0_i_4_n_0
    SLICE_X7Y86          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.263 r  pushbtn_l/encrypt/c2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.263    pushbtn_l/encrypt/c2_carry__0_n_0
    SLICE_X7Y87          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.597 f  pushbtn_l/encrypt/c2_carry__1/O[1]
                         net (fo=5, routed)           0.952     8.549    pushbtn_l/encrypt/c2[9]
    SLICE_X8Y87          LUT2 (Prop_lut2_I1_O)        0.303     8.852 r  pushbtn_l/encrypt/c1_carry__0_i_8/O
                         net (fo=1, routed)           0.000     8.852    pushbtn_l/encrypt/c1_carry__0_i_8_n_0
    SLICE_X8Y87          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     9.365 r  pushbtn_l/encrypt/c1_carry__0/CO[3]
                         net (fo=16, routed)          0.959    10.324    pushbtn_l/encrypt/c1
    SLICE_X7Y84          LUT5 (Prop_lut5_I2_O)        0.124    10.448 r  pushbtn_l/encrypt/c[7]_i_1/O
                         net (fo=1, routed)           0.000    10.448    pushbtn_l/encrypt/c[7]_i_1_n_0
    SLICE_X7Y84          FDCE                                         r  pushbtn_l/encrypt/c_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=344, routed)         1.597    15.020    pushbtn_l/encrypt/CLK
    SLICE_X7Y84          FDCE                                         r  pushbtn_l/encrypt/c_reg[7]/C
                         clock pessimism              0.259    15.279    
                         clock uncertainty           -0.035    15.243    
    SLICE_X7Y84          FDCE (Setup_fdce_C_D)        0.031    15.274    pushbtn_l/encrypt/c_reg[7]
  -------------------------------------------------------------------
                         required time                         15.274    
                         arrival time                         -10.448    
  -------------------------------------------------------------------
                         slack                                  4.826    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 pushbtn_r/n_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pushbtn_r/p_state_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    1.510ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=344, routed)         0.591     1.510    pushbtn_r/CLK
    SLICE_X5Y76          FDCE                                         r  pushbtn_r/n_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y76          FDCE (Prop_fdce_C_Q)         0.141     1.651 r  pushbtn_r/n_state_reg[0]/Q
                         net (fo=1, routed)           0.056     1.707    pushbtn_r/n_state_reg_n_0_[0]
    SLICE_X5Y76          FDCE                                         r  pushbtn_r/p_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=344, routed)         0.859     2.024    pushbtn_r/CLK
    SLICE_X5Y76          FDCE                                         r  pushbtn_r/p_state_reg[0]/C
                         clock pessimism             -0.513     1.510    
    SLICE_X5Y76          FDCE (Hold_fdce_C_D)         0.075     1.585    pushbtn_r/p_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.585    
                         arrival time                           1.707    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 pushbtn_r/n_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pushbtn_r/p_state_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    1.512ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=344, routed)         0.593     1.512    pushbtn_r/CLK
    SLICE_X5Y78          FDCE                                         r  pushbtn_r/n_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y78          FDCE (Prop_fdce_C_Q)         0.141     1.653 r  pushbtn_r/n_state_reg[2]/Q
                         net (fo=1, routed)           0.056     1.709    pushbtn_r/n_state_reg_n_0_[2]
    SLICE_X5Y78          FDCE                                         r  pushbtn_r/p_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=344, routed)         0.862     2.027    pushbtn_r/CLK
    SLICE_X5Y78          FDCE                                         r  pushbtn_r/p_state_reg[2]/C
                         clock pessimism             -0.514     1.512    
    SLICE_X5Y78          FDCE (Hold_fdce_C_D)         0.075     1.587    pushbtn_r/p_state_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.587    
                         arrival time                           1.709    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 pushbtn_r/n_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pushbtn_r/p_state_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    1.510ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=344, routed)         0.591     1.510    pushbtn_r/CLK
    SLICE_X5Y76          FDCE                                         r  pushbtn_r/n_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y76          FDCE (Prop_fdce_C_Q)         0.141     1.651 r  pushbtn_r/n_state_reg[1]/Q
                         net (fo=1, routed)           0.056     1.707    pushbtn_r/n_state_reg_n_0_[1]
    SLICE_X5Y76          FDCE                                         r  pushbtn_r/p_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=344, routed)         0.859     2.024    pushbtn_r/CLK
    SLICE_X5Y76          FDCE                                         r  pushbtn_r/p_state_reg[1]/C
                         clock pessimism             -0.513     1.510    
    SLICE_X5Y76          FDCE (Hold_fdce_C_D)         0.071     1.581    pushbtn_r/p_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.581    
                         arrival time                           1.707    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 c_ram_control/op_address_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            C_RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.164ns (43.208%)  route 0.216ns (56.792%))
  Logic Levels:           0  
  Clock Path Skew:        0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.046ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=344, routed)         0.566     1.485    c_ram_control/CLK
    SLICE_X8Y79          FDCE                                         r  c_ram_control/op_address_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y79          FDCE (Prop_fdce_C_Q)         0.164     1.649 r  c_ram_control/op_address_reg[2]/Q
                         net (fo=2, routed)           0.216     1.865    C_RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[2]
    RAMB18_X0Y32         RAMB18E1                                     r  C_RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=344, routed)         0.881     2.046    C_RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X0Y32         RAMB18E1                                     r  C_RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.500     1.546    
    RAMB18_X0Y32         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[7])
                                                      0.183     1.729    C_RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.729    
                         arrival time                           1.865    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 c_ram_control/op_address_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            C_RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.378ns  (logic 0.164ns (43.387%)  route 0.214ns (56.613%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.044ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=344, routed)         0.566     1.485    c_ram_control/CLK
    SLICE_X8Y79          FDCE                                         r  c_ram_control/op_address_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y79          FDCE (Prop_fdce_C_Q)         0.164     1.649 r  c_ram_control/op_address_reg[2]/Q
                         net (fo=2, routed)           0.214     1.863    C_RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[2]
    RAMB18_X0Y32         RAMB18E1                                     r  C_RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=344, routed)         0.879     2.044    C_RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X0Y32         RAMB18E1                                     r  C_RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism             -0.500     1.544    
    RAMB18_X0Y32         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[7])
                                                      0.183     1.727    C_RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.727    
                         arrival time                           1.863    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 pushbtn_l/address_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pushbtn_l/P_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.141ns (35.790%)  route 0.253ns (64.210%))
  Logic Levels:           0  
  Clock Path Skew:        0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.046ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=344, routed)         0.566     1.485    pushbtn_l/CLK
    SLICE_X9Y79          FDCE                                         r  pushbtn_l/address_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y79          FDCE (Prop_fdce_C_Q)         0.141     1.626 r  pushbtn_l/address_reg[2]/Q
                         net (fo=6, routed)           0.253     1.879    pushbtn_l/P_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[2]
    RAMB18_X0Y33         RAMB18E1                                     r  pushbtn_l/P_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=344, routed)         0.881     2.046    pushbtn_l/P_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y33         RAMB18E1                                     r  pushbtn_l/P_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.500     1.546    
    RAMB18_X0Y33         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[7])
                                                      0.183     1.729    pushbtn_l/P_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.729    
                         arrival time                           1.879    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 pushbtn_l/address_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pushbtn_l/P_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.392ns  (logic 0.141ns (35.932%)  route 0.251ns (64.068%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.044ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=344, routed)         0.566     1.485    pushbtn_l/CLK
    SLICE_X9Y79          FDCE                                         r  pushbtn_l/address_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y79          FDCE (Prop_fdce_C_Q)         0.141     1.626 r  pushbtn_l/address_reg[2]/Q
                         net (fo=6, routed)           0.251     1.878    pushbtn_l/P_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[2]
    RAMB18_X0Y33         RAMB18E1                                     r  pushbtn_l/P_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=344, routed)         0.879     2.044    pushbtn_l/P_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y33         RAMB18E1                                     r  pushbtn_l/P_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism             -0.500     1.544    
    RAMB18_X0Y33         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[7])
                                                      0.183     1.727    pushbtn_l/P_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.727    
                         arrival time                           1.878    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 pushbtn_l/encrypt/c_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pushbtn_l/encrypt/b_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.186ns (57.872%)  route 0.135ns (42.128%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.007ns
    Source Clock Delay      (SCD):    1.491ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=344, routed)         0.572     1.491    pushbtn_l/encrypt/CLK
    SLICE_X9Y87          FDCE                                         r  pushbtn_l/encrypt/c_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y87          FDCE (Prop_fdce_C_Q)         0.141     1.632 r  pushbtn_l/encrypt/c_reg[9]/Q
                         net (fo=5, routed)           0.135     1.768    pushbtn_l/encrypt/c_reg_n_0_[9]
    SLICE_X10Y87         LUT5 (Prop_lut5_I0_O)        0.045     1.813 r  pushbtn_l/encrypt/b[9]_i_1/O
                         net (fo=1, routed)           0.000     1.813    pushbtn_l/encrypt/b[9]_i_1_n_0
    SLICE_X10Y87         FDCE                                         r  pushbtn_l/encrypt/b_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=344, routed)         0.842     2.007    pushbtn_l/encrypt/CLK
    SLICE_X10Y87         FDCE                                         r  pushbtn_l/encrypt/b_reg[9]/C
                         clock pessimism             -0.479     1.527    
    SLICE_X10Y87         FDCE (Hold_fdce_C_D)         0.121     1.648    pushbtn_l/encrypt/b_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.648    
                         arrival time                           1.813    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 pushbtn_l/address_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pushbtn_l/P_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.427ns  (logic 0.141ns (33.034%)  route 0.286ns (66.966%))
  Logic Levels:           0  
  Clock Path Skew:        0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.046ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=344, routed)         0.566     1.485    pushbtn_l/CLK
    SLICE_X9Y79          FDCE                                         r  pushbtn_l/address_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y79          FDCE (Prop_fdce_C_Q)         0.141     1.626 r  pushbtn_l/address_reg[3]/Q
                         net (fo=4, routed)           0.286     1.912    pushbtn_l/P_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[3]
    RAMB18_X0Y33         RAMB18E1                                     r  pushbtn_l/P_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=344, routed)         0.881     2.046    pushbtn_l/P_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y33         RAMB18E1                                     r  pushbtn_l/P_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.500     1.546    
    RAMB18_X0Y33         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[8])
                                                      0.183     1.729    pushbtn_l/P_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.729    
                         arrival time                           1.912    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 pushbtn_l/address_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pushbtn_l/P_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.425ns  (logic 0.141ns (33.156%)  route 0.284ns (66.844%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.044ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=344, routed)         0.566     1.485    pushbtn_l/CLK
    SLICE_X9Y79          FDCE                                         r  pushbtn_l/address_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y79          FDCE (Prop_fdce_C_Q)         0.141     1.626 r  pushbtn_l/address_reg[3]/Q
                         net (fo=4, routed)           0.284     1.911    pushbtn_l/P_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[3]
    RAMB18_X0Y33         RAMB18E1                                     r  pushbtn_l/P_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=344, routed)         0.879     2.044    pushbtn_l/P_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y33         RAMB18E1                                     r  pushbtn_l/P_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism             -0.500     1.544    
    RAMB18_X0Y33         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[8])
                                                      0.183     1.727    pushbtn_l/P_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.727    
                         arrival time                           1.911    
  -------------------------------------------------------------------
                         slack                                  0.184    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y32    C_RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y32    C_RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y33    pushbtn_l/P_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y33    pushbtn_l/P_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X0Y78     CLKDIV2/clk_div_counter_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X2Y80     CLKDIV2/clk_div_counter_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X0Y80     CLKDIV2/clk_div_counter_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X0Y80     CLKDIV2/clk_div_counter_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X0Y81     CLKDIV2/clk_div_counter_reg[13]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X9Y91     pushbtn_l/encrypt/i_reg[1]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X9Y91     pushbtn_l/encrypt/i_reg[2]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X9Y91     pushbtn_l/encrypt/i_reg[5]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X4Y76     pushbtn_r/addr_update_flag_reg/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X5Y76     pushbtn_r/n_state_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X5Y76     pushbtn_r/n_state_reg[1]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X5Y76     pushbtn_r/p_state_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X5Y76     pushbtn_r/p_state_reg[1]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X6Y76     pushbtn_r/address_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X6Y76     pushbtn_r/address_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X9Y82     pushbtn_l/encrypt/cipher_reg[6]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X9Y82     pushbtn_l/encrypt/cipher_reg[7]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X0Y83     CLKDIV2/clk_div_counter_reg[21]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X2Y83     CLKDIV2/clk_div_counter_reg[22]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X0Y83     CLKDIV2/clk_div_counter_reg[23]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X0Y83     CLKDIV2/clk_div_counter_reg[24]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X0Y84     CLKDIV2/clk_div_counter_reg[25]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X0Y84     CLKDIV2/clk_div_counter_reg[26]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X0Y84     CLKDIV2/clk_div_counter_reg[27]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X2Y84     CLKDIV2/clk_div_counter_reg[28]/C



