Verilog/*/*.cache/
Verilog/*/*.hw/
Verilog/*/*.ip_user_files/
Verilog/*/*.runs/
Verilog/*/*.sim/