
*** Running vivado
    with args -log zed_mmult_1_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source zed_mmult_1_0.tcl


****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source zed_mmult_1_0.tcl -notrace
Command: synth_design -top zed_mmult_1_0 -part xc7z020clg484-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 15036 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 541.574 ; gain = 37.277
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'zed_mmult_1_0' [c:/Users/gd14470/sdsoc_workspace/lab1/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ip/zed_mmult_1_0/synth/zed_mmult_1_0.v:58]
INFO: [Synth 8-6157] synthesizing module 'a1_mmult' [c:/Users/gd14470/sdsoc_workspace/lab1/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ipshared/f830/hdl/verilog/a1_mmult.v:12]
	Parameter ap_ST_fsm_state1 bound to: 17'b00000000000000001 
	Parameter ap_ST_fsm_state2 bound to: 17'b00000000000000010 
	Parameter ap_ST_fsm_state3 bound to: 17'b00000000000000100 
	Parameter ap_ST_fsm_state4 bound to: 17'b00000000000001000 
	Parameter ap_ST_fsm_state5 bound to: 17'b00000000000010000 
	Parameter ap_ST_fsm_state6 bound to: 17'b00000000000100000 
	Parameter ap_ST_fsm_state7 bound to: 17'b00000000001000000 
	Parameter ap_ST_fsm_state8 bound to: 17'b00000000010000000 
	Parameter ap_ST_fsm_state9 bound to: 17'b00000000100000000 
	Parameter ap_ST_fsm_state10 bound to: 17'b00000001000000000 
	Parameter ap_ST_fsm_state11 bound to: 17'b00000010000000000 
	Parameter ap_ST_fsm_state12 bound to: 17'b00000100000000000 
	Parameter ap_ST_fsm_state13 bound to: 17'b00001000000000000 
	Parameter ap_ST_fsm_state14 bound to: 17'b00010000000000000 
	Parameter ap_ST_fsm_state15 bound to: 17'b00100000000000000 
	Parameter ap_ST_fsm_state16 bound to: 17'b01000000000000000 
	Parameter ap_ST_fsm_state17 bound to: 17'b10000000000000000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/Users/gd14470/sdsoc_workspace/lab1/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ipshared/f830/hdl/verilog/a1_mmult.v:97]
INFO: [Synth 8-6157] synthesizing module 'a1_mmult_Abuf' [c:/Users/gd14470/sdsoc_workspace/lab1/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ipshared/f830/hdl/verilog/a1_mmult_Abuf.v:46]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 1024 - type: integer 
	Parameter AddressWidth bound to: 10 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'a1_mmult_Abuf_ram' [c:/Users/gd14470/sdsoc_workspace/lab1/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ipshared/f830/hdl/verilog/a1_mmult_Abuf.v:9]
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 10 - type: integer 
	Parameter MEM_SIZE bound to: 1024 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [c:/Users/gd14470/sdsoc_workspace/lab1/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ipshared/f830/hdl/verilog/a1_mmult_Abuf.v:22]
INFO: [Synth 8-6155] done synthesizing module 'a1_mmult_Abuf_ram' (1#1) [c:/Users/gd14470/sdsoc_workspace/lab1/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ipshared/f830/hdl/verilog/a1_mmult_Abuf.v:9]
INFO: [Synth 8-6155] done synthesizing module 'a1_mmult_Abuf' (2#1) [c:/Users/gd14470/sdsoc_workspace/lab1/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ipshared/f830/hdl/verilog/a1_mmult_Abuf.v:46]
INFO: [Synth 8-6157] synthesizing module 'a1_mmult_fadd_32ns_3bkb' [c:/Users/gd14470/sdsoc_workspace/lab1/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ipshared/f830/hdl/verilog/a1_mmult_fadd_32ns_3bkb.v:11]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 5 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'a1_mmult_ap_fadd_3_full_dsp_32' [c:/Users/gd14470/sdsoc_workspace/lab1/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ipshared/f830/hdl/ip/a1_mmult_ap_fadd_3_full_dsp_32.vhd:72]
	Parameter C_XDEVICEFAMILY bound to: virtex7 - type: string 
	Parameter C_HAS_ADD bound to: 1 - type: integer 
	Parameter C_HAS_SUBTRACT bound to: 0 - type: integer 
	Parameter C_HAS_MULTIPLY bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE bound to: 0 - type: integer 
	Parameter C_HAS_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_COMPARE bound to: 0 - type: integer 
	Parameter C_HAS_FIX_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FIX bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_RECIP bound to: 0 - type: integer 
	Parameter C_HAS_RECIP_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_ABSOLUTE bound to: 0 - type: integer 
	Parameter C_HAS_LOGARITHM bound to: 0 - type: integer 
	Parameter C_HAS_EXPONENTIAL bound to: 0 - type: integer 
	Parameter C_HAS_FMA bound to: 0 - type: integer 
	Parameter C_HAS_FMS bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_A bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_S bound to: 0 - type: integer 
	Parameter C_A_WIDTH bound to: 32 - type: integer 
	Parameter C_A_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_B_WIDTH bound to: 32 - type: integer 
	Parameter C_B_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_C_WIDTH bound to: 32 - type: integer 
	Parameter C_C_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_RESULT_WIDTH bound to: 32 - type: integer 
	Parameter C_RESULT_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_COMPARE_OPERATION bound to: 8 - type: integer 
	Parameter C_LATENCY bound to: 3 - type: integer 
	Parameter C_OPTIMIZATION bound to: 1 - type: integer 
	Parameter C_MULT_USAGE bound to: 2 - type: integer 
	Parameter C_BRAM_USAGE bound to: 0 - type: integer 
	Parameter C_RATE bound to: 1 - type: integer 
	Parameter C_ACCUM_INPUT_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_LSB bound to: -31 - type: integer 
	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_INVALID_OP bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE_BY_ZERO bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_INPUT_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACLKEN bound to: 1 - type: integer 
	Parameter C_HAS_ARESETN bound to: 0 - type: integer 
	Parameter C_THROTTLE_SCHEME bound to: 3 - type: integer 
	Parameter C_HAS_A_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_A_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_B bound to: 1 - type: integer 
	Parameter C_HAS_B_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_B_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_C bound to: 0 - type: integer 
	Parameter C_HAS_C_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_C_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TLAST bound to: 0 - type: integer 
	Parameter C_TLAST_RESOLUTION bound to: 0 - type: integer 
	Parameter C_A_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_A_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_B_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_B_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_C_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_C_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_OPERATION_TDATA_WIDTH bound to: 8 - type: integer 
	Parameter C_OPERATION_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_RESULT_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_RESULT_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_FIXED_DATA_UNSIGNED bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'floating_point_v7_1_6' declared at 'c:/Users/gd14470/sdsoc_workspace/lab1/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ipshared/c4f7/hdl/floating_point_v7_1_vh_rfs.vhd:91604' bound to instance 'U0' of component 'floating_point_v7_1_6' [c:/Users/gd14470/sdsoc_workspace/lab1/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ipshared/f830/hdl/ip/a1_mmult_ap_fadd_3_full_dsp_32.vhd:203]
INFO: [Synth 8-256] done synthesizing module 'a1_mmult_ap_fadd_3_full_dsp_32' (20#1) [c:/Users/gd14470/sdsoc_workspace/lab1/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ipshared/f830/hdl/ip/a1_mmult_ap_fadd_3_full_dsp_32.vhd:72]
INFO: [Synth 8-6155] done synthesizing module 'a1_mmult_fadd_32ns_3bkb' (21#1) [c:/Users/gd14470/sdsoc_workspace/lab1/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ipshared/f830/hdl/verilog/a1_mmult_fadd_32ns_3bkb.v:11]
INFO: [Synth 8-6157] synthesizing module 'a1_mmult_fmul_32ns_3cud' [c:/Users/gd14470/sdsoc_workspace/lab1/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ipshared/f830/hdl/verilog/a1_mmult_fmul_32ns_3cud.v:11]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'a1_mmult_ap_fmul_2_max_dsp_32' [c:/Users/gd14470/sdsoc_workspace/lab1/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ipshared/f830/hdl/ip/a1_mmult_ap_fmul_2_max_dsp_32.vhd:72]
	Parameter C_XDEVICEFAMILY bound to: virtex7 - type: string 
	Parameter C_HAS_ADD bound to: 0 - type: integer 
	Parameter C_HAS_SUBTRACT bound to: 0 - type: integer 
	Parameter C_HAS_MULTIPLY bound to: 1 - type: integer 
	Parameter C_HAS_DIVIDE bound to: 0 - type: integer 
	Parameter C_HAS_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_COMPARE bound to: 0 - type: integer 
	Parameter C_HAS_FIX_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FIX bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_RECIP bound to: 0 - type: integer 
	Parameter C_HAS_RECIP_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_ABSOLUTE bound to: 0 - type: integer 
	Parameter C_HAS_LOGARITHM bound to: 0 - type: integer 
	Parameter C_HAS_EXPONENTIAL bound to: 0 - type: integer 
	Parameter C_HAS_FMA bound to: 0 - type: integer 
	Parameter C_HAS_FMS bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_A bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_S bound to: 0 - type: integer 
	Parameter C_A_WIDTH bound to: 32 - type: integer 
	Parameter C_A_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_B_WIDTH bound to: 32 - type: integer 
	Parameter C_B_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_C_WIDTH bound to: 32 - type: integer 
	Parameter C_C_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_RESULT_WIDTH bound to: 32 - type: integer 
	Parameter C_RESULT_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_COMPARE_OPERATION bound to: 8 - type: integer 
	Parameter C_LATENCY bound to: 2 - type: integer 
	Parameter C_OPTIMIZATION bound to: 1 - type: integer 
	Parameter C_MULT_USAGE bound to: 3 - type: integer 
	Parameter C_BRAM_USAGE bound to: 0 - type: integer 
	Parameter C_RATE bound to: 1 - type: integer 
	Parameter C_ACCUM_INPUT_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_LSB bound to: -31 - type: integer 
	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_INVALID_OP bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE_BY_ZERO bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_INPUT_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACLKEN bound to: 1 - type: integer 
	Parameter C_HAS_ARESETN bound to: 0 - type: integer 
	Parameter C_THROTTLE_SCHEME bound to: 3 - type: integer 
	Parameter C_HAS_A_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_A_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_B bound to: 1 - type: integer 
	Parameter C_HAS_B_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_B_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_C bound to: 0 - type: integer 
	Parameter C_HAS_C_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_C_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TLAST bound to: 0 - type: integer 
	Parameter C_TLAST_RESOLUTION bound to: 0 - type: integer 
	Parameter C_A_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_A_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_B_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_B_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_C_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_C_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_OPERATION_TDATA_WIDTH bound to: 8 - type: integer 
	Parameter C_OPERATION_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_RESULT_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_RESULT_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_FIXED_DATA_UNSIGNED bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'floating_point_v7_1_6' declared at 'c:/Users/gd14470/sdsoc_workspace/lab1/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ipshared/c4f7/hdl/floating_point_v7_1_vh_rfs.vhd:91604' bound to instance 'U0' of component 'floating_point_v7_1_6' [c:/Users/gd14470/sdsoc_workspace/lab1/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ipshared/f830/hdl/ip/a1_mmult_ap_fmul_2_max_dsp_32.vhd:203]
INFO: [Synth 8-256] done synthesizing module 'a1_mmult_ap_fmul_2_max_dsp_32' (29#1) [c:/Users/gd14470/sdsoc_workspace/lab1/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ipshared/f830/hdl/ip/a1_mmult_ap_fmul_2_max_dsp_32.vhd:72]
INFO: [Synth 8-6155] done synthesizing module 'a1_mmult_fmul_32ns_3cud' (30#1) [c:/Users/gd14470/sdsoc_workspace/lab1/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ipshared/f830/hdl/verilog/a1_mmult_fmul_32ns_3cud.v:11]
INFO: [Synth 8-6155] done synthesizing module 'a1_mmult' (31#1) [c:/Users/gd14470/sdsoc_workspace/lab1/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ipshared/f830/hdl/verilog/a1_mmult.v:12]
INFO: [Synth 8-6155] done synthesizing module 'zed_mmult_1_0' (32#1) [c:/Users/gd14470/sdsoc_workspace/lab1/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ip/zed_mmult_1_0/synth/zed_mmult_1_0.v:58]
WARNING: [Synth 8-3331] design flt_dec_op_lat has unconnected port DEC_OP_STATE[11]
WARNING: [Synth 8-3331] design flt_dec_op_lat has unconnected port DEC_OP_STATE[10]
WARNING: [Synth 8-3331] design flt_dec_op_lat has unconnected port DEC_OP_STATE[9]
WARNING: [Synth 8-3331] design flt_dec_op_lat has unconnected port DEC_OP_STATE[8]
WARNING: [Synth 8-3331] design flt_dec_op_lat has unconnected port DIVIDE_BY_ZERO_IN
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized29 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized29 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized29 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized29 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized29 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized72 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized72 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized72 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized72 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized72 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized70 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized70 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized70 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized70 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized70 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized13 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized13 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized13 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized13 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized13 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized3 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized3 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized3 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized3 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized3 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized11 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized11 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized11 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized11 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized11 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized7 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized7 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized7 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized7 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized7 has unconnected port SINIT
WARNING: [Synth 8-3331] design dsp48e1_wrapper__parameterized3 has unconnected port SCLR
WARNING: [Synth 8-3331] design flt_round_dsp_opt_full has unconnected port SIGN
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized60 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized60 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized60 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized60 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized60 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized68 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized68 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized68 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized68 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized68 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized49 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized49 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized49 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized49 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized49 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized47 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized47 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized47 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized47 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized47 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized66 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized66 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized66 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized66 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized66 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized33 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized33 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized33 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized64 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized64 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized64 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized31 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized31 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized31 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized62 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized62 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized62 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized17 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized17 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized17 has unconnected port SINIT
WARNING: [Synth 8-3331] design compare_eq_im__parameterized1 has unconnected port CARRYS_OUT[0]
WARNING: [Synth 8-3331] design special_detect__parameterized0 has unconnected port A[31]
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized55 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized55 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized55 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized55 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized55 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized15 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized15 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized15 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized15 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized15 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized58 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized58 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized58 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized58 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized58 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized9 has unconnected port CLK
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 675.914 ; gain = 171.617
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 675.914 ; gain = 171.617
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 675.914 ; gain = 171.617
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 110 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/gd14470/sdsoc_workspace/lab1/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ip/zed_mmult_1_0/constraints/a1_mmult_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [c:/Users/gd14470/sdsoc_workspace/lab1/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ip/zed_mmult_1_0/constraints/a1_mmult_ooc.xdc] for cell 'inst'
Parsing XDC File [C:/Users/gd14470/sdsoc_workspace/lab1/Release/_sds/p0/vivado/prj/prj.runs/zed_mmult_1_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Users/gd14470/sdsoc_workspace/lab1/Release/_sds/p0/vivado/prj/prj.runs/zed_mmult_1_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 3 instances were transformed.
  FDE => FDRE: 3 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.047 . Memory (MB): peak = 922.492 ; gain = 1.566
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:28 ; elapsed = 00:00:32 . Memory (MB): peak = 922.492 ; gain = 418.195
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:28 ; elapsed = 00:00:32 . Memory (MB): peak = 922.492 ; gain = 418.195
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for inst. (constraint file  C:/Users/gd14470/sdsoc_workspace/lab1/Release/_sds/p0/vivado/prj/prj.runs/zed_mmult_1_0_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:28 ; elapsed = 00:00:32 . Memory (MB): peak = 922.492 ; gain = 418.195
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exp_over_int" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ip_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exp_over_int" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ip_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "det_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exp_just_over_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exp_just_over_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "state_int_up" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-4471] merging register 'Bbuf_addr_reg_426_reg[9:0]' into 'Abuf_addr_reg_421_reg[9:0]' [c:/Users/gd14470/sdsoc_workspace/lab1/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ipshared/f830/hdl/verilog/a1_mmult.v:301]
INFO: [Synth 8-4471] merging register 'j2_cast2_cast_reg_472_reg[5:0]' into 'j2_cast3_reg_467_reg[5:0]' [c:/Users/gd14470/sdsoc_workspace/lab1/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ipshared/f830/hdl/verilog/a1_mmult.v:329]
INFO: [Synth 8-4471] merging register 'tmp_1_reg_462_reg[4:0]' into 'tmp_reg_416_reg[4:0]' [c:/Users/gd14470/sdsoc_workspace/lab1/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ipshared/f830/hdl/verilog/a1_mmult.v:638]
WARNING: [Synth 8-6014] Unused sequential element Bbuf_addr_reg_426_reg was removed.  [c:/Users/gd14470/sdsoc_workspace/lab1/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ipshared/f830/hdl/verilog/a1_mmult.v:301]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5546] ROM "exitcond2_fu_302_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_fu_382_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond4_fu_224_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond3_fu_267_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond1_fu_334_p2" won't be mapped to RAM because it is too sparse
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:30 ; elapsed = 00:00:34 . Memory (MB): peak = 922.492 ; gain = 418.195
---------------------------------------------------------------------------------
INFO: [Synth 8-223] decloning instance 'inst/mmult_fadd_32ns_3bkb_U1/a1_mmult_ap_fadd_3_full_dsp_32_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized0) to 'inst/mmult_fadd_32ns_3bkb_U1/a1_mmult_ap_fadd_3_full_dsp_32_u/U0/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'inst/mmult_fadd_32ns_3bkb_U1/a1_mmult_ap_fadd_3_full_dsp_32_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized0) to 'inst/mmult_fadd_32ns_3bkb_U1/a1_mmult_ap_fadd_3_full_dsp_32_u/U0/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'inst/mmult_fadd_32ns_3bkb_U1/a1_mmult_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/SUB_DELAY' (delay__parameterized0) to 'inst/mmult_fadd_32ns_3bkb_U1/a1_mmult_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/SUB_ADD_IP_DELAY'
INFO: [Synth 8-223] decloning instance 'inst/mmult_fmul_32ns_3cud_U2/a1_mmult_ap_fmul_2_max_dsp_32_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized0) to 'inst/mmult_fmul_32ns_3cud_U2/a1_mmult_ap_fmul_2_max_dsp_32_u/U0/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'inst/mmult_fmul_32ns_3cud_U2/a1_mmult_ap_fmul_2_max_dsp_32_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized0) to 'inst/mmult_fmul_32ns_3cud_U2/a1_mmult_ap_fmul_2_max_dsp_32_u/U0/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_A/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_A/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_B/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_B/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/exp_over_int" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/ip_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/COND_DET_A/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/COND_DET_A/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/COND_DET_B/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/COND_DET_B/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/exp_just_over_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-4471] merging register 'mmult_fmul_32ns_3cud_U2/ce_r_reg' into 'mmult_fadd_32ns_3bkb_U1/ce_r_reg' [c:/Users/gd14470/sdsoc_workspace/lab1/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ipshared/f830/hdl/verilog/a1_mmult_fmul_32ns_3cud.v:53]
WARNING: [Synth 8-6014] Unused sequential element mmult_fmul_32ns_3cud_U2/ce_r_reg was removed.  [c:/Users/gd14470/sdsoc_workspace/lab1/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ipshared/f830/hdl/verilog/a1_mmult_fmul_32ns_3cud.v:53]
INFO: [Synth 8-3886] merging instance 'inst/tmp_3_cast_reg_403_reg[0]' (FDR) to 'inst/tmp_6_cast_reg_449_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/tmp_3_cast_reg_403_reg[1]' (FDR) to 'inst/tmp_6_cast_reg_449_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/tmp_3_cast_reg_403_reg[2]' (FDR) to 'inst/tmp_6_cast_reg_449_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/tmp_3_cast_reg_403_reg[3]' (FDR) to 'inst/tmp_6_cast_reg_449_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/tmp_3_cast_reg_403_reg[4]' (FDR) to 'inst/tmp_6_cast_reg_449_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/tmp_6_cast_reg_449_reg[0]' (FDR) to 'inst/tmp_6_cast_reg_449_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/tmp_6_cast_reg_449_reg[1]' (FDR) to 'inst/tmp_6_cast_reg_449_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/tmp_6_cast_reg_449_reg[2]' (FDR) to 'inst/tmp_6_cast_reg_449_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/tmp_6_cast_reg_449_reg[3]' (FDR) to 'inst/tmp_6_cast_reg_449_reg[4]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\tmp_6_cast_reg_449_reg[4] )
INFO: [Synth 8-3886] merging instance 'inst/j2_cast2_cast_reg_472_reg[6]' (FD) to 'inst/tmp_reg_416_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/j2_cast2_cast_reg_472_reg[10]' (FD) to 'inst/tmp_reg_416_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/j2_cast2_cast_reg_472_reg[11]' (FD) to 'inst/tmp_reg_416_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/j2_cast2_cast_reg_472_reg[7]' (FD) to 'inst/tmp_reg_416_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/j2_cast2_cast_reg_472_reg[8]' (FD) to 'inst/tmp_reg_416_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/j2_cast2_cast_reg_472_reg[9]' (FD) to 'inst/tmp_reg_416_reg[0]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/\mmult_fadd_32ns_3bkb_U1/ce_r_reg )
INFO: [Synth 8-3886] merging instance 'inst/j2_cast3_reg_467_reg[6]' (FD) to 'inst/tmp_reg_416_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/j2_cast3_reg_467_reg[7]' (FD) to 'inst/tmp_reg_416_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/j2_cast3_reg_467_reg[8]' (FD) to 'inst/tmp_reg_416_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/j2_cast3_reg_467_reg[9]' (FD) to 'inst/tmp_reg_416_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/tmp_reg_416_reg[0]' (FD) to 'inst/tmp_reg_416_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/tmp_reg_416_reg[1]' (FD) to 'inst/tmp_reg_416_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/tmp_reg_416_reg[2]' (FD) to 'inst/tmp_reg_416_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/tmp_reg_416_reg[3]' (FD) to 'inst/tmp_reg_416_reg[4]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\tmp_reg_416_reg[4] )
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_6_viv.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_6_viv.
INFO: [Synth 8-3332] Sequential element (i_nd_to_rdy/opt_has_pipe.i_pipe[2].pipe_reg[2][0]) is unused and will be removed from module floating_point_v7_1_6_viv.
INFO: [Synth 8-3332] Sequential element (i_nd_to_rdy/opt_has_pipe.i_pipe[3].pipe_reg[3][0]) is unused and will be removed from module floating_point_v7_1_6_viv.
INFO: [Synth 8-3332] Sequential element (i_nd_to_rdy/opt_has_pipe.i_pipe[2].pipe_reg[2][0]) is unused and will be removed from module floating_point_v7_1_6_viv__parameterized1.
WARNING: [Synth 8-3332] Sequential element (tmp_3_cast_reg_403_reg[11]) is unused and will be removed from module a1_mmult.
WARNING: [Synth 8-3332] Sequential element (tmp_3_cast_reg_403_reg[10]) is unused and will be removed from module a1_mmult.
WARNING: [Synth 8-3332] Sequential element (tmp_6_cast_reg_449_reg[11]) is unused and will be removed from module a1_mmult.
WARNING: [Synth 8-3332] Sequential element (tmp_6_cast_reg_449_reg[10]) is unused and will be removed from module a1_mmult.
WARNING: [Synth 8-3332] Sequential element (mmult_fadd_32ns_3bkb_U1/ce_r_reg) is unused and will be removed from module a1_mmult.
WARNING: [Synth 8-3332] Sequential element (mmult_fadd_32ns_3bkb_U1/dout_r_reg[31]) is unused and will be removed from module a1_mmult.
WARNING: [Synth 8-3332] Sequential element (mmult_fadd_32ns_3bkb_U1/dout_r_reg[30]) is unused and will be removed from module a1_mmult.
WARNING: [Synth 8-3332] Sequential element (mmult_fadd_32ns_3bkb_U1/dout_r_reg[29]) is unused and will be removed from module a1_mmult.
WARNING: [Synth 8-3332] Sequential element (mmult_fadd_32ns_3bkb_U1/dout_r_reg[28]) is unused and will be removed from module a1_mmult.
WARNING: [Synth 8-3332] Sequential element (mmult_fadd_32ns_3bkb_U1/dout_r_reg[27]) is unused and will be removed from module a1_mmult.
WARNING: [Synth 8-3332] Sequential element (mmult_fadd_32ns_3bkb_U1/dout_r_reg[26]) is unused and will be removed from module a1_mmult.
WARNING: [Synth 8-3332] Sequential element (mmult_fadd_32ns_3bkb_U1/dout_r_reg[25]) is unused and will be removed from module a1_mmult.
WARNING: [Synth 8-3332] Sequential element (mmult_fadd_32ns_3bkb_U1/dout_r_reg[24]) is unused and will be removed from module a1_mmult.
WARNING: [Synth 8-3332] Sequential element (mmult_fadd_32ns_3bkb_U1/dout_r_reg[23]) is unused and will be removed from module a1_mmult.
WARNING: [Synth 8-3332] Sequential element (mmult_fadd_32ns_3bkb_U1/dout_r_reg[22]) is unused and will be removed from module a1_mmult.
WARNING: [Synth 8-3332] Sequential element (mmult_fadd_32ns_3bkb_U1/dout_r_reg[21]) is unused and will be removed from module a1_mmult.
WARNING: [Synth 8-3332] Sequential element (mmult_fadd_32ns_3bkb_U1/dout_r_reg[20]) is unused and will be removed from module a1_mmult.
WARNING: [Synth 8-3332] Sequential element (mmult_fadd_32ns_3bkb_U1/dout_r_reg[19]) is unused and will be removed from module a1_mmult.
WARNING: [Synth 8-3332] Sequential element (mmult_fadd_32ns_3bkb_U1/dout_r_reg[18]) is unused and will be removed from module a1_mmult.
WARNING: [Synth 8-3332] Sequential element (mmult_fadd_32ns_3bkb_U1/dout_r_reg[17]) is unused and will be removed from module a1_mmult.
WARNING: [Synth 8-3332] Sequential element (mmult_fadd_32ns_3bkb_U1/dout_r_reg[16]) is unused and will be removed from module a1_mmult.
WARNING: [Synth 8-3332] Sequential element (mmult_fadd_32ns_3bkb_U1/dout_r_reg[15]) is unused and will be removed from module a1_mmult.
WARNING: [Synth 8-3332] Sequential element (mmult_fadd_32ns_3bkb_U1/dout_r_reg[14]) is unused and will be removed from module a1_mmult.
WARNING: [Synth 8-3332] Sequential element (mmult_fadd_32ns_3bkb_U1/dout_r_reg[13]) is unused and will be removed from module a1_mmult.
WARNING: [Synth 8-3332] Sequential element (mmult_fadd_32ns_3bkb_U1/dout_r_reg[12]) is unused and will be removed from module a1_mmult.
WARNING: [Synth 8-3332] Sequential element (mmult_fadd_32ns_3bkb_U1/dout_r_reg[11]) is unused and will be removed from module a1_mmult.
WARNING: [Synth 8-3332] Sequential element (mmult_fadd_32ns_3bkb_U1/dout_r_reg[10]) is unused and will be removed from module a1_mmult.
WARNING: [Synth 8-3332] Sequential element (mmult_fadd_32ns_3bkb_U1/dout_r_reg[9]) is unused and will be removed from module a1_mmult.
WARNING: [Synth 8-3332] Sequential element (mmult_fadd_32ns_3bkb_U1/dout_r_reg[8]) is unused and will be removed from module a1_mmult.
WARNING: [Synth 8-3332] Sequential element (mmult_fadd_32ns_3bkb_U1/dout_r_reg[7]) is unused and will be removed from module a1_mmult.
WARNING: [Synth 8-3332] Sequential element (mmult_fadd_32ns_3bkb_U1/dout_r_reg[6]) is unused and will be removed from module a1_mmult.
WARNING: [Synth 8-3332] Sequential element (mmult_fadd_32ns_3bkb_U1/dout_r_reg[5]) is unused and will be removed from module a1_mmult.
WARNING: [Synth 8-3332] Sequential element (mmult_fadd_32ns_3bkb_U1/dout_r_reg[4]) is unused and will be removed from module a1_mmult.
WARNING: [Synth 8-3332] Sequential element (mmult_fadd_32ns_3bkb_U1/dout_r_reg[3]) is unused and will be removed from module a1_mmult.
WARNING: [Synth 8-3332] Sequential element (mmult_fadd_32ns_3bkb_U1/dout_r_reg[2]) is unused and will be removed from module a1_mmult.
WARNING: [Synth 8-3332] Sequential element (mmult_fadd_32ns_3bkb_U1/dout_r_reg[1]) is unused and will be removed from module a1_mmult.
WARNING: [Synth 8-3332] Sequential element (mmult_fadd_32ns_3bkb_U1/dout_r_reg[0]) is unused and will be removed from module a1_mmult.
WARNING: [Synth 8-3332] Sequential element (mmult_fmul_32ns_3cud_U2/dout_r_reg[31]) is unused and will be removed from module a1_mmult.
WARNING: [Synth 8-3332] Sequential element (mmult_fmul_32ns_3cud_U2/dout_r_reg[30]) is unused and will be removed from module a1_mmult.
WARNING: [Synth 8-3332] Sequential element (mmult_fmul_32ns_3cud_U2/dout_r_reg[29]) is unused and will be removed from module a1_mmult.
WARNING: [Synth 8-3332] Sequential element (mmult_fmul_32ns_3cud_U2/dout_r_reg[28]) is unused and will be removed from module a1_mmult.
WARNING: [Synth 8-3332] Sequential element (mmult_fmul_32ns_3cud_U2/dout_r_reg[27]) is unused and will be removed from module a1_mmult.
WARNING: [Synth 8-3332] Sequential element (mmult_fmul_32ns_3cud_U2/dout_r_reg[26]) is unused and will be removed from module a1_mmult.
WARNING: [Synth 8-3332] Sequential element (mmult_fmul_32ns_3cud_U2/dout_r_reg[25]) is unused and will be removed from module a1_mmult.
WARNING: [Synth 8-3332] Sequential element (mmult_fmul_32ns_3cud_U2/dout_r_reg[24]) is unused and will be removed from module a1_mmult.
WARNING: [Synth 8-3332] Sequential element (mmult_fmul_32ns_3cud_U2/dout_r_reg[23]) is unused and will be removed from module a1_mmult.
WARNING: [Synth 8-3332] Sequential element (mmult_fmul_32ns_3cud_U2/dout_r_reg[22]) is unused and will be removed from module a1_mmult.
WARNING: [Synth 8-3332] Sequential element (mmult_fmul_32ns_3cud_U2/dout_r_reg[21]) is unused and will be removed from module a1_mmult.
WARNING: [Synth 8-3332] Sequential element (mmult_fmul_32ns_3cud_U2/dout_r_reg[20]) is unused and will be removed from module a1_mmult.
WARNING: [Synth 8-3332] Sequential element (mmult_fmul_32ns_3cud_U2/dout_r_reg[19]) is unused and will be removed from module a1_mmult.
WARNING: [Synth 8-3332] Sequential element (mmult_fmul_32ns_3cud_U2/dout_r_reg[18]) is unused and will be removed from module a1_mmult.
WARNING: [Synth 8-3332] Sequential element (mmult_fmul_32ns_3cud_U2/dout_r_reg[17]) is unused and will be removed from module a1_mmult.
WARNING: [Synth 8-3332] Sequential element (mmult_fmul_32ns_3cud_U2/dout_r_reg[16]) is unused and will be removed from module a1_mmult.
WARNING: [Synth 8-3332] Sequential element (mmult_fmul_32ns_3cud_U2/dout_r_reg[15]) is unused and will be removed from module a1_mmult.
WARNING: [Synth 8-3332] Sequential element (mmult_fmul_32ns_3cud_U2/dout_r_reg[14]) is unused and will be removed from module a1_mmult.
WARNING: [Synth 8-3332] Sequential element (mmult_fmul_32ns_3cud_U2/dout_r_reg[13]) is unused and will be removed from module a1_mmult.
WARNING: [Synth 8-3332] Sequential element (mmult_fmul_32ns_3cud_U2/dout_r_reg[12]) is unused and will be removed from module a1_mmult.
WARNING: [Synth 8-3332] Sequential element (mmult_fmul_32ns_3cud_U2/dout_r_reg[11]) is unused and will be removed from module a1_mmult.
WARNING: [Synth 8-3332] Sequential element (mmult_fmul_32ns_3cud_U2/dout_r_reg[10]) is unused and will be removed from module a1_mmult.
WARNING: [Synth 8-3332] Sequential element (mmult_fmul_32ns_3cud_U2/dout_r_reg[9]) is unused and will be removed from module a1_mmult.
WARNING: [Synth 8-3332] Sequential element (mmult_fmul_32ns_3cud_U2/dout_r_reg[8]) is unused and will be removed from module a1_mmult.
WARNING: [Synth 8-3332] Sequential element (mmult_fmul_32ns_3cud_U2/dout_r_reg[7]) is unused and will be removed from module a1_mmult.
WARNING: [Synth 8-3332] Sequential element (mmult_fmul_32ns_3cud_U2/dout_r_reg[6]) is unused and will be removed from module a1_mmult.
WARNING: [Synth 8-3332] Sequential element (mmult_fmul_32ns_3cud_U2/dout_r_reg[5]) is unused and will be removed from module a1_mmult.
WARNING: [Synth 8-3332] Sequential element (mmult_fmul_32ns_3cud_U2/dout_r_reg[4]) is unused and will be removed from module a1_mmult.
WARNING: [Synth 8-3332] Sequential element (mmult_fmul_32ns_3cud_U2/dout_r_reg[3]) is unused and will be removed from module a1_mmult.
WARNING: [Synth 8-3332] Sequential element (mmult_fmul_32ns_3cud_U2/dout_r_reg[2]) is unused and will be removed from module a1_mmult.
WARNING: [Synth 8-3332] Sequential element (mmult_fmul_32ns_3cud_U2/dout_r_reg[1]) is unused and will be removed from module a1_mmult.
WARNING: [Synth 8-3332] Sequential element (mmult_fmul_32ns_3cud_U2/dout_r_reg[0]) is unused and will be removed from module a1_mmult.
WARNING: [Synth 8-3332] Sequential element (tmp_6_cast_reg_449_reg[4]) is unused and will be removed from module a1_mmult.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:32 ; elapsed = 00:00:37 . Memory (MB): peak = 922.492 ; gain = 418.195
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:48 ; elapsed = 00:00:55 . Memory (MB): peak = 1024.699 ; gain = 520.402
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:48 ; elapsed = 00:00:56 . Memory (MB): peak = 1047.102 ; gain = 542.805
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:49 ; elapsed = 00:00:56 . Memory (MB): peak = 1049.336 ; gain = 545.039
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:50 ; elapsed = 00:00:57 . Memory (MB): peak = 1049.336 ; gain = 545.039
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:50 ; elapsed = 00:00:57 . Memory (MB): peak = 1049.336 ; gain = 545.039
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:50 ; elapsed = 00:00:58 . Memory (MB): peak = 1049.336 ; gain = 545.039
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:50 ; elapsed = 00:00:58 . Memory (MB): peak = 1049.336 ; gain = 545.039
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:50 ; elapsed = 00:00:58 . Memory (MB): peak = 1049.336 ; gain = 545.039
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:50 ; elapsed = 00:00:58 . Memory (MB): peak = 1049.336 ; gain = 545.039
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----------+------+
|      |Cell       |Count |
+------+-----------+------+
|1     |CARRY4     |    13|
|2     |DSP48E1    |     1|
|3     |DSP48E1_1  |     1|
|4     |DSP48E1_2  |     1|
|5     |DSP48E1_3  |     1|
|6     |DSP48E1_4  |     1|
|7     |LUT1       |    10|
|8     |LUT2       |    63|
|9     |LUT3       |   122|
|10    |LUT4       |    78|
|11    |LUT5       |    75|
|12    |LUT6       |    88|
|13    |MUXCY      |    74|
|14    |RAMB36E1_1 |     2|
|15    |SRL16E     |     2|
|16    |XORCY      |    25|
|17    |FDE        |     3|
|18    |FDRE       |   460|
|19    |FDSE       |     1|
+------+-----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:50 ; elapsed = 00:00:58 . Memory (MB): peak = 1049.336 ; gain = 545.039
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 208 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:25 ; elapsed = 00:00:46 . Memory (MB): peak = 1049.336 ; gain = 298.461
Synthesis Optimization Complete : Time (s): cpu = 00:00:51 ; elapsed = 00:00:58 . Memory (MB): peak = 1049.336 ; gain = 545.039
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 122 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 23 instances were transformed.
  (MUXCY,XORCY) => CARRY4: 20 instances
  FDE => FDRE: 3 instances

INFO: [Common 17-83] Releasing license: Synthesis
109 Infos, 172 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:53 ; elapsed = 00:01:01 . Memory (MB): peak = 1049.336 ; gain = 545.039
INFO: [Common 17-600] The following parameters have non-default value.
general.maxThreads
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint 'C:/Users/gd14470/sdsoc_workspace/lab1/Release/_sds/p0/vivado/prj/prj.runs/zed_mmult_1_0_synth_1/zed_mmult_1_0.dcp' has been generated.
