Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2020.1 (lin64) Build 2902540 Wed May 27 19:54:35 MDT 2020
| Date             : Thu Feb 15 22:12:26 2024
| Host             : alexei-jeip running 64-bit Ubuntu 20.04.6 LTS
| Command          : report_power -file red_pitaya_top_power_routed.rpt -pb red_pitaya_top_power_summary_routed.pb -rpx red_pitaya_top_power_routed.rpx
| Design           : red_pitaya_top
| Device           : xc7z010clg400-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
----------------------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 2.079        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 1.938        |
| Device Static (W)        | 0.140        |
| Effective TJA (C/W)      | 11.5         |
| Max Ambient (C)          | 61.0         |
| Junction Temperature (C) | 49.0         |
| Confidence Level         | Low          |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+-------------------------+-----------+----------+-----------+-----------------+
| On-Chip                 | Power (W) | Used     | Available | Utilization (%) |
+-------------------------+-----------+----------+-----------+-----------------+
| Clocks                  |     0.034 |       16 |       --- |             --- |
| Slice Logic             |     0.039 |    12184 |       --- |             --- |
|   LUT as Logic          |     0.031 |     4420 |     17600 |           25.11 |
|   CARRY4                |     0.004 |      486 |      4400 |           11.05 |
|   Register              |     0.004 |     5443 |     35200 |           15.46 |
|   LUT as Shift Register |    <0.001 |       52 |      6000 |            0.87 |
|   Others                |     0.000 |     1134 |       --- |             --- |
| Signals                 |     0.048 |    11296 |       --- |             --- |
| Block RAM               |     0.046 |       58 |        60 |           96.67 |
| PLL                     |     0.102 |        1 |         2 |           50.00 |
| DSPs                    |     0.013 |       10 |        80 |           12.50 |
| I/O                     |     0.361 |       60 |       100 |           60.00 |
| XADC                    |     0.004 |        1 |       --- |             --- |
| PS7                     |     1.292 |        1 |       --- |             --- |
| Static Power            |     0.140 |          |           |                 |
| Total                   |     2.079 |          |           |                 |
+-------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) | Powerup (A) | Budget (A)  | Margin (A) |
+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+
| Vccint    |       1.000 |     0.199 |       0.189 |      0.011 |       NA    | Unspecified | NA         |
| Vccaux    |       1.800 |     0.068 |       0.059 |      0.009 |       NA    | Unspecified | NA         |
| Vcco33    |       3.300 |     0.103 |       0.102 |      0.001 |       NA    | Unspecified | NA         |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco18    |       1.800 |     0.005 |       0.004 |      0.001 |       NA    | Unspecified | NA         |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccbram   |       1.000 |     0.009 |       0.004 |      0.005 |       NA    | Unspecified | NA         |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| MGTVccaux |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccpint   |       1.000 |     0.713 |       0.678 |      0.035 |       NA    | Unspecified | NA         |
| Vccpaux   |       1.800 |     0.038 |       0.027 |      0.010 |       NA    | Unspecified | NA         |
| Vccpll    |       1.800 |     0.017 |       0.014 |      0.003 |       NA    | Unspecified | NA         |
| Vcco_ddr  |       1.500 |     0.356 |       0.354 |      0.002 |       NA    | Unspecified | NA         |
| Vcco_mio0 |       3.300 |     0.002 |       0.001 |      0.001 |       NA    | Unspecified | NA         |
| Vcco_mio1 |       2.500 |     0.003 |       0.002 |      0.001 |       NA    | Unspecified | NA         |
| Vccadc    |       1.800 |     0.022 |       0.002 |      0.020 |       NA    | Unspecified | NA         |
+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                     |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks                 |                                                                                                            |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view   |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                           |                                                                                                            |
|                             |            |                                                        |                                                                                                            |
| Overall confidence level    | Low        |                                                        |                                                                                                            |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+------------------------+
| Ambient Temp (C)      | 25.0                   |
| ThetaJA (C/W)         | 11.5                   |
| Airflow (LFM)         | 250                    |
| Heat Sink             | none                   |
| ThetaSA (C/W)         | 0.0                    |
| Board Selection       | medium (10"x10")       |
| # of Board Layers     | 8to11 (8 to 11 Layers) |
| Board Temperature (C) | 25.0                   |
+-----------------------+------------------------+


2.2 Clock Constraints
---------------------

+-------------------------------+------------------------------------------------------------+-----------------+
| Clock                         | Domain                                                     | Constraint (ns) |
+-------------------------------+------------------------------------------------------------+-----------------+
| adc_clk_i[1]                  | adc_clk_i[1]                                               |             8.0 |
| clk_adc_red_pitaya_pll_mod    | pll/inst/clk_adc_red_pitaya_pll_mod                        |             8.0 |
| clk_dac_1x_red_pitaya_pll_mod | pll/inst/clk_dac_1x_red_pitaya_pll_mod                     |             8.0 |
| clk_dac_2p_red_pitaya_pll_mod | pll/inst/clk_dac_2p_red_pitaya_pll_mod                     |             4.0 |
| clk_dac_2x_red_pitaya_pll_mod | pll/inst/clk_dac_2x_red_pitaya_pll_mod                     |             4.0 |
| clk_fpga_0                    | ps/system_i/processing_system7/inst/FCLK_CLK_unbuffered[0] |             8.0 |
| clk_fpga_3                    | ps/system_i/processing_system7/inst/FCLK_CLK_unbuffered[3] |             5.0 |
| clkfbout_red_pitaya_pll_mod   | pll/inst/clkfbout_red_pitaya_pll_mod                       |             8.0 |
| exp_p_io1                     | exp_p_io1                                                  |             8.0 |
+-------------------------------+------------------------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+--------------------------------+-----------+
| Name                           | Power (W) |
+--------------------------------+-----------+
| red_pitaya_top                 |     1.938 |
|   i_seqpid_ch[0]               |     0.077 |
|     i_pidlim                   |     0.019 |
|       i_LP_filter_Diff         |     0.003 |
|     i_scaler                   |     0.028 |
|       i_divider                |     0.024 |
|     i_seqgen                   |     0.004 |
|     sliceRAM                   |     0.014 |
|       U0                       |     0.014 |
|     stepRAM                    |     0.010 |
|       U0                       |     0.010 |
|   i_seqpid_ch[1]               |     0.077 |
|     i_pidlim                   |     0.019 |
|       i_LP_filter_Diff         |     0.003 |
|     i_scaler                   |     0.028 |
|       i_divider                |     0.024 |
|     i_seqgen                   |     0.004 |
|     sliceRAM                   |     0.014 |
|       U0                       |     0.014 |
|     stepRAM                    |     0.010 |
|       U0                       |     0.010 |
|   pll                          |     0.103 |
|     inst                       |     0.103 |
|   ps                           |     1.315 |
|     axi_slave_gp0              |     0.002 |
|     system_i                   |     1.313 |
|       axi_protocol_converter_0 |     0.011 |
|       processing_system7       |     1.293 |
|       xadc                     |     0.009 |
+--------------------------------+-----------+


