# -------------------------------------------------------------------------- #
#
# Copyright (C) 2017  Intel Corporation. All rights reserved.
# Your use of Intel Corporation's design tools, logic functions 
# and other software and tools, and its AMPP partner logic 
# functions, and any output files from any of the foregoing 
# (including device programming or simulation files), and any 
# associated documentation or information are expressly subject 
# to the terms and conditions of the Intel Program License 
# Subscription Agreement, the Intel Quartus Prime License Agreement,
# the Intel MegaCore Function License Agreement, or other 
# applicable license agreement, including, without limitation, 
# that your use is for the sole purpose of programming logic 
# devices manufactured by Intel and sold by Intel or its 
# authorized distributors.  Please refer to the applicable 
# agreement for further details.
#
# -------------------------------------------------------------------------- #
#
# Quartus Prime
# Version 17.0.1 Build 598 06/07/2017 SJ Lite Edition
# Date created = 18:24:05  October 27, 2017
#
# -------------------------------------------------------------------------- #
#
# Notes:
#
# 1) The default values for assignments are stored in the file:
#		neo430_test_assignment_defaults.qdf
#    If this file doesn't exist, see file:
#		assignment_defaults.qdf
#
# 2) Altera recommends that you do not modify this file. This
#    file is updated automatically by the Quartus Prime software
#    and any changes you make may be lost or overwritten.
#
# -------------------------------------------------------------------------- #


set_global_assignment -name FAMILY "Cyclone IV E"
set_global_assignment -name DEVICE EP4CE6E22C8
set_global_assignment -name TOP_LEVEL_ENTITY neo430_test
set_global_assignment -name ORIGINAL_QUARTUS_VERSION 17.0.1
set_global_assignment -name PROJECT_CREATION_TIME_DATE "18:24:05  OCTOBER 27, 2017"
set_global_assignment -name LAST_QUARTUS_VERSION "17.0.1 Lite Edition"
set_global_assignment -name PROJECT_OUTPUT_DIRECTORY output_files
set_global_assignment -name MIN_CORE_JUNCTION_TEMP 0
set_global_assignment -name MAX_CORE_JUNCTION_TEMP 85
set_global_assignment -name ERROR_CHECK_FREQUENCY_DIVISOR 1
set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -section_id Top
set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -section_id Top
set_global_assignment -name PARTITION_COLOR 16764057 -section_id Top
set_global_assignment -name VHDL_FILE ../rtl/core/neo430_wdt.vhd
set_global_assignment -name VHDL_FILE ../rtl/core/neo430_wb_interface.vhd
set_global_assignment -name VHDL_FILE ../rtl/core/neo430_usart.vhd
set_global_assignment -name VHDL_FILE ../rtl/core/neo430_top.vhd
set_global_assignment -name VHDL_FILE ../rtl/core/neo430_timer.vhd
set_global_assignment -name VHDL_FILE ../rtl/core/neo430_sysconfig.vhd
set_global_assignment -name VHDL_FILE ../rtl/core/neo430_reg_file.vhd
set_global_assignment -name VHDL_FILE ../rtl/core/neo430_package.vhd
set_global_assignment -name VHDL_FILE ../rtl/core/neo430_imem.vhd
set_global_assignment -name VHDL_FILE ../rtl/core/neo430_gpio.vhd
set_global_assignment -name VHDL_FILE ../rtl/core/neo430_dmem.vhd
set_global_assignment -name VHDL_FILE ../rtl/core/neo430_cpu.vhd
set_global_assignment -name VHDL_FILE ../rtl/core/neo430_control.vhd
set_global_assignment -name VHDL_FILE ../rtl/core/neo430_cfu.vhd
set_global_assignment -name VHDL_FILE ../rtl/core/neo430_bootloader_image.vhd
set_global_assignment -name VHDL_FILE ../rtl/core/neo430_boot_rom.vhd
set_global_assignment -name VHDL_FILE ../rtl/core/neo430_application_image.vhd
set_global_assignment -name VHDL_FILE ../rtl/core/neo430_alu.vhd
set_global_assignment -name VHDL_FILE ../rtl/core/neo430_addr_gen.vhd
set_global_assignment -name VHDL_FILE ../rtl/top_templates/neo430_test.vhd
set_global_assignment -name POWER_PRESET_COOLING_SOLUTION "23 MM HEAT SINK WITH 200 LFPM AIRFLOW"
set_global_assignment -name POWER_BOARD_THERMAL_MODEL "NONE (CONSERVATIVE)"
set_location_assignment PIN_135 -to gpio_o[0]
set_location_assignment PIN_136 -to gpio_o[1]
set_location_assignment PIN_138 -to gpio_o[2]
set_location_assignment PIN_142 -to gpio_o[3]
set_location_assignment PIN_144 -to gpio_o[4]
set_location_assignment PIN_2 -to gpio_o[5]
set_location_assignment PIN_7 -to gpio_o[6]
set_location_assignment PIN_11 -to gpio_o[7]
set_location_assignment PIN_100 -to uart_rxd_i
set_location_assignment PIN_101 -to uart_txd_o
set_location_assignment PIN_23 -to clk_i
set_location_assignment PIN_91 -to rst_i
set_global_assignment -name ENABLE_OCT_DONE OFF
set_global_assignment -name STRATIXV_CONFIGURATION_SCHEME "PASSIVE SERIAL"
set_global_assignment -name USE_CONFIGURATION_DEVICE OFF
set_global_assignment -name CRC_ERROR_OPEN_DRAIN OFF
set_global_assignment -name CYCLONEII_RESERVE_NCEO_AFTER_CONFIGURATION "USE AS REGULAR IO"
set_global_assignment -name OUTPUT_IO_TIMING_NEAR_END_VMEAS "HALF VCCIO" -rise
set_global_assignment -name OUTPUT_IO_TIMING_NEAR_END_VMEAS "HALF VCCIO" -fall
set_global_assignment -name OUTPUT_IO_TIMING_FAR_END_VMEAS "HALF SIGNAL SWING" -rise
set_global_assignment -name OUTPUT_IO_TIMING_FAR_END_VMEAS "HALF SIGNAL SWING" -fall
set_global_assignment -name CYCLONEIII_CONFIGURATION_DEVICE EPCS4
set_instance_assignment -name PARTITION_HIERARCHY root_partition -to | -section_id Top