{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1664288428589 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1664288428589 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Sep 27 11:20:28 2022 " "Processing started: Tue Sep 27 11:20:28 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1664288428589 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664288428589 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off VHDL1 -c VHDL1 " "Command: quartus_map --read_settings_files=on --write_settings_files=off VHDL1 -c VHDL1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664288428589 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1664288428811 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1664288428811 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl1.vhd 3 1 " "Found 3 design units, including 1 entities, in source file vhdl1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FPGA_DE0_TYPES " "Found design unit 1: FPGA_DE0_TYPES" {  } { { "VHDL1.vhd" "" { Text "C:/Users/mpaurabe/Desktop/ITBA/FPGA/EjemClaseII/EjemEstrucyJerar/VHDL1.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1664288435209 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 VHDL1-my_logic " "Found design unit 2: VHDL1-my_logic" {  } { { "VHDL1.vhd" "" { Text "C:/Users/mpaurabe/Desktop/ITBA/FPGA/EjemClaseII/EjemEstrucyJerar/VHDL1.vhd" 46 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1664288435209 ""} { "Info" "ISGN_ENTITY_NAME" "1 VHDL1 " "Found entity 1: VHDL1" {  } { { "VHDL1.vhd" "" { Text "C:/Users/mpaurabe/Desktop/ITBA/FPGA/EjemClaseII/EjemEstrucyJerar/VHDL1.vhd" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1664288435209 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664288435209 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "compuerta.vhd 2 1 " "Found 2 design units, including 1 entities, in source file compuerta.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 compuerta-my_and " "Found design unit 1: compuerta-my_and" {  } { { "compuerta.vhd" "" { Text "C:/Users/mpaurabe/Desktop/ITBA/FPGA/EjemClaseII/EjemEstrucyJerar/compuerta.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1664288435210 ""} { "Info" "ISGN_ENTITY_NAME" "1 Compuerta " "Found entity 1: Compuerta" {  } { { "compuerta.vhd" "" { Text "C:/Users/mpaurabe/Desktop/ITBA/FPGA/EjemClaseII/EjemEstrucyJerar/compuerta.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1664288435210 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664288435210 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TB-TB1 " "Found design unit 1: TB-TB1" {  } { { "TB.vhd" "" { Text "C:/Users/mpaurabe/Desktop/ITBA/FPGA/EjemClaseII/EjemEstrucyJerar/TB.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1664288435211 ""} { "Info" "ISGN_ENTITY_NAME" "1 TB " "Found entity 1: TB" {  } { { "TB.vhd" "" { Text "C:/Users/mpaurabe/Desktop/ITBA/FPGA/EjemClaseII/EjemEstrucyJerar/TB.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1664288435211 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664288435211 ""}
{ "Error" "EVRFX_VHDL_IS_NOT_DECLARED" "KEYS TB.vhd(30) " "VHDL error at TB.vhd(30): object \"KEYS\" is used but not declared" {  } { { "TB.vhd" "" { Text "C:/Users/mpaurabe/Desktop/ITBA/FPGA/EjemClaseII/EjemEstrucyJerar/TB.vhd" 30 0 0 } }  } 0 10482 "VHDL error at %2!s!: object \"%1!s!\" is used but not declared" 0 0 "Analysis & Synthesis" 0 -1 1664288435211 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 1 error, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4772 " "Peak virtual memory: 4772 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1664288435287 ""} { "Error" "EQEXE_END_BANNER_TIME" "Tue Sep 27 11:20:35 2022 " "Processing ended: Tue Sep 27 11:20:35 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1664288435287 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1664288435287 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:16 " "Total CPU time (on all processors): 00:00:16" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1664288435287 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1664288435287 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 3 s 1  " "Quartus Prime Full Compilation was unsuccessful. 3 errors, 1 warning" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1664288435883 ""}
