<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>Timing Analysis Report</title>
<style type="text/css">
@import url(../temp/style.css);
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#content { width: 100%; margin: }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td {white-space:pre; border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table th.label {  min-width: 8%; width: 8%; }
</style>
</head>
<body>
<div id="content">
<h1><a name="Message">Timing Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>Timing Analysis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>/home/gindrus/fpga/Costas_v3/impl/gwsynthesis/Costas_v3.vg</td>
</tr>
<tr>
<td class="label">Physical Constraints File</td>
<td>/home/gindrus/fpga/Costas_v3/src/constraints.cst</td>
</tr>
<tr>
<td class="label">Timing Constraint File</td>
<td>---</td>
</tr>
<tr>
<td class="label">Tool Version</td>
<td>V1.9.11</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW2AR-LV18QN88C8/I7</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW2AR-18</td>
</tr>
<tr>
<td class="label">Device Version</td>
<td>C</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Mon Feb 17 01:14:13 2025
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2024 Gowin Semiconductor Corporation. All rights reserved.</td>
</tr>
</table>
<h1><a name="Summary">Timing Summaries</a></h1>
<h2><a name="STA_Tool_Run_Summary">STA Tool Run Summary:</a></h2>
<table class="summary_table">
<tr>
<td class="label">Setup Delay Model</td>
<td>Slow 0.95V 85C C8/I7</td>
</tr>
<tr>
<td class="label">Hold Delay Model</td>
<td>Fast 1.05V 0C C8/I7</td>
</tr>
<tr>
<td class="label">Numbers of Paths Analyzed</td>
<td>491</td>
</tr>
<tr>
<td class="label">Numbers of Endpoints Analyzed</td>
<td>419</td>
</tr>
<tr>
<td class="label">Numbers of Falling Endpoints</td>
<td>0</td>
</tr>
<tr>
<td class="label">Numbers of Setup Violated Endpoints</td>
<td>0</td>
</tr>
<tr>
<td class="label">Numbers of Hold Violated Endpoints</td>
<td>0</td>
</tr>
</table>
<h2><a name="Clock_Report">Clock Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">NO.</th>
<th class="label">Clock Name</th>
<th class="label">Type</th>
<th class="label">Period</th>
<th class="label">Frequency(MHz)</th>
<th class="label">Rise</th>
<th class="label">Fall</th>
<th class="label">Source</th>
<th class="label">Master</th>
<th class="label">Objects</th>
</tr>
<tr>
<td>1</td>
<td>pps</td>
<td>Base</td>
<td>10.000</td>
<td>100.000
<td>0.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td>pps_ibuf/I </td>
</tr>
<tr>
<td>2</td>
<td>clk10M_w</td>
<td>Base</td>
<td>10.000</td>
<td>100.000
<td>0.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td>clk10M_w_ibuf/I </td>
</tr>
<tr>
<td>3</td>
<td>interCostasClock</td>
<td>Base</td>
<td>10.000</td>
<td>100.000
<td>0.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td>interCostasCounter/clkstate_s2/Q </td>
</tr>
<tr>
<td>4</td>
<td>interPskClock</td>
<td>Base</td>
<td>10.000</td>
<td>100.000
<td>0.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td>interPskCounter/clkstate_s2/Q </td>
</tr>
</table>
<h2><a name="Max_Frequency_Report">Max Frequency Summary:</a></h2>
<table>
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>pps</td>
<td>100.000(MHz)</td>
<td>311.678(MHz)</td>
<td>5</td>
<td>TOP</td>
</tr>
<tr>
<td>2</td>
<td>clk10M_w</td>
<td>100.000(MHz)</td>
<td>227.779(MHz)</td>
<td>5</td>
<td>TOP</td>
</tr>
<tr>
<td>3</td>
<td>interCostasClock</td>
<td>100.000(MHz)</td>
<td>221.291(MHz)</td>
<td>5</td>
<td>TOP</td>
</tr>
<tr>
<td>4</td>
<td>interPskClock</td>
<td>100.000(MHz)</td>
<td>212.535(MHz)</td>
<td>5</td>
<td>TOP</td>
</tr>
</table>
<h2><a name="Total_Negative_Slack_Report">Total Negative Slack Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Analysis Type</th>
<th class="label">Endpoints TNS</th>
<th class="label">Number of Endpoints</th>
</tr>
<tr>
<td>pps</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>pps</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk10M_w</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk10M_w</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>interCostasClock</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>interCostasClock</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>interPskClock</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>interPskClock</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
</table>
<h1><a name="Detail">Timing Details</a></h1>
<h2><a name="All_Path_Slack_Table">Path Slacks Table:</a></h2>
<h3><a name="Setup_Slack_Table">Setup Paths Table</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>5.295</td>
<td>PskCounter/count_28_s0/Q</td>
<td>PskCounter/count_28_s0/RESET</td>
<td>interPskClock:[R]</td>
<td>interPskClock:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>4.670</td>
</tr>
<tr>
<td>2</td>
<td>5.295</td>
<td>PskCounter/count_28_s0/Q</td>
<td>PskCounter/count_15_s0/RESET</td>
<td>interPskClock:[R]</td>
<td>interPskClock:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>4.670</td>
</tr>
<tr>
<td>3</td>
<td>5.295</td>
<td>PskCounter/count_28_s0/Q</td>
<td>PskCounter/count_14_s0/RESET</td>
<td>interPskClock:[R]</td>
<td>interPskClock:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>4.670</td>
</tr>
<tr>
<td>4</td>
<td>5.295</td>
<td>PskCounter/count_28_s0/Q</td>
<td>PskCounter/count_10_s0/RESET</td>
<td>interPskClock:[R]</td>
<td>interPskClock:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>4.670</td>
</tr>
<tr>
<td>5</td>
<td>5.295</td>
<td>PskCounter/count_28_s0/Q</td>
<td>PskCounter/count_9_s0/RESET</td>
<td>interPskClock:[R]</td>
<td>interPskClock:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>4.670</td>
</tr>
<tr>
<td>6</td>
<td>5.295</td>
<td>PskCounter/count_28_s0/Q</td>
<td>PskCounter/count_8_s0/RESET</td>
<td>interPskClock:[R]</td>
<td>interPskClock:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>4.670</td>
</tr>
<tr>
<td>7</td>
<td>5.417</td>
<td>PskCounter/count_28_s0/Q</td>
<td>PskCounter/count_23_s0/RESET</td>
<td>interPskClock:[R]</td>
<td>interPskClock:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>4.548</td>
</tr>
<tr>
<td>8</td>
<td>5.445</td>
<td>PskCounter/count_28_s0/Q</td>
<td>PskCounter/count_30_s0/RESET</td>
<td>interPskClock:[R]</td>
<td>interPskClock:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>4.520</td>
</tr>
<tr>
<td>9</td>
<td>5.445</td>
<td>PskCounter/count_28_s0/Q</td>
<td>PskCounter/count_27_s0/RESET</td>
<td>interPskClock:[R]</td>
<td>interPskClock:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>4.520</td>
</tr>
<tr>
<td>10</td>
<td>5.445</td>
<td>PskCounter/count_28_s0/Q</td>
<td>PskCounter/count_26_s0/RESET</td>
<td>interPskClock:[R]</td>
<td>interPskClock:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>4.520</td>
</tr>
<tr>
<td>11</td>
<td>5.445</td>
<td>PskCounter/count_28_s0/Q</td>
<td>PskCounter/count_31_s0/RESET</td>
<td>interPskClock:[R]</td>
<td>interPskClock:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>4.520</td>
</tr>
<tr>
<td>12</td>
<td>5.449</td>
<td>PskCounter/count_28_s0/Q</td>
<td>PskCounter/count_29_s0/RESET</td>
<td>interPskClock:[R]</td>
<td>interPskClock:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>4.516</td>
</tr>
<tr>
<td>13</td>
<td>5.449</td>
<td>PskCounter/count_28_s0/Q</td>
<td>PskCounter/count_17_s0/RESET</td>
<td>interPskClock:[R]</td>
<td>interPskClock:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>4.516</td>
</tr>
<tr>
<td>14</td>
<td>5.478</td>
<td>PskCounter/count_6_s0/Q</td>
<td>PskCounter/count_23_s0/D</td>
<td>interPskClock:[R]</td>
<td>interPskClock:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>4.487</td>
</tr>
<tr>
<td>15</td>
<td>5.481</td>
<td>fq_udCounterCostas/count_7_s0/Q</td>
<td>fq_udCounterCostas/count_27_s0/RESET</td>
<td>interCostasClock:[R]</td>
<td>interCostasClock:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>4.484</td>
</tr>
<tr>
<td>16</td>
<td>5.481</td>
<td>fq_udCounterCostas/count_7_s0/Q</td>
<td>fq_udCounterCostas/count_26_s0/RESET</td>
<td>interCostasClock:[R]</td>
<td>interCostasClock:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>4.484</td>
</tr>
<tr>
<td>17</td>
<td>5.481</td>
<td>fq_udCounterCostas/count_7_s0/Q</td>
<td>fq_udCounterCostas/count_17_s0/RESET</td>
<td>interCostasClock:[R]</td>
<td>interCostasClock:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>4.484</td>
</tr>
<tr>
<td>18</td>
<td>5.481</td>
<td>fq_udCounterCostas/count_7_s0/Q</td>
<td>fq_udCounterCostas/count_16_s0/RESET</td>
<td>interCostasClock:[R]</td>
<td>interCostasClock:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>4.484</td>
</tr>
<tr>
<td>19</td>
<td>5.481</td>
<td>fq_udCounterCostas/count_7_s0/Q</td>
<td>fq_udCounterCostas/count_8_s0/RESET</td>
<td>interCostasClock:[R]</td>
<td>interCostasClock:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>4.484</td>
</tr>
<tr>
<td>20</td>
<td>5.481</td>
<td>fq_udCounterCostas/count_7_s0/Q</td>
<td>fq_udCounterCostas/count_7_s0/RESET</td>
<td>interCostasClock:[R]</td>
<td>interCostasClock:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>4.484</td>
</tr>
<tr>
<td>21</td>
<td>5.491</td>
<td>fq_udCounterPsk/count_1_s0/Q</td>
<td>fq_udCounterPsk/count_27_s0/D</td>
<td>interPskClock:[R]</td>
<td>interPskClock:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>4.474</td>
</tr>
<tr>
<td>22</td>
<td>5.493</td>
<td>fq_udCounterCostas/count_7_s0/Q</td>
<td>fq_udCounterCostas/count_25_s0/RESET</td>
<td>interCostasClock:[R]</td>
<td>interCostasClock:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>4.472</td>
</tr>
<tr>
<td>23</td>
<td>5.493</td>
<td>fq_udCounterCostas/count_7_s0/Q</td>
<td>fq_udCounterCostas/count_24_s0/RESET</td>
<td>interCostasClock:[R]</td>
<td>interCostasClock:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>4.472</td>
</tr>
<tr>
<td>24</td>
<td>5.493</td>
<td>fq_udCounterCostas/count_7_s0/Q</td>
<td>fq_udCounterCostas/count_4_s0/RESET</td>
<td>interCostasClock:[R]</td>
<td>interCostasClock:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>4.472</td>
</tr>
<tr>
<td>25</td>
<td>5.504</td>
<td>PskCounter/count_6_s0/Q</td>
<td>PskCounter/count_30_s0/D</td>
<td>interPskClock:[R]</td>
<td>interPskClock:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>4.461</td>
</tr>
</table>
<h3><a name="Hold_Slack_Table">Hold Paths Table</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>0.425</td>
<td>CostasCounter/count_21_s0/Q</td>
<td>CostasCounter/count_21_s0/D</td>
<td>interCostasClock:[R]</td>
<td>interCostasClock:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>2</td>
<td>0.425</td>
<td>CostasCounter/count_1_s0/Q</td>
<td>CostasCounter/count_1_s0/D</td>
<td>interCostasClock:[R]</td>
<td>interCostasClock:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>3</td>
<td>0.425</td>
<td>counter600/count_7_s0/Q</td>
<td>counter600/count_7_s0/D</td>
<td>pps:[R]</td>
<td>pps:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>4</td>
<td>0.425</td>
<td>counter600/count_6_s0/Q</td>
<td>counter600/count_6_s0/D</td>
<td>pps:[R]</td>
<td>pps:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>5</td>
<td>0.425</td>
<td>fq_udCounterPsk/count_24_s0/Q</td>
<td>fq_udCounterPsk/count_24_s0/D</td>
<td>interPskClock:[R]</td>
<td>interPskClock:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>6</td>
<td>0.425</td>
<td>fq_udCounterPsk/count_7_s0/Q</td>
<td>fq_udCounterPsk/count_7_s0/D</td>
<td>interPskClock:[R]</td>
<td>interPskClock:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>7</td>
<td>0.425</td>
<td>PskCounter/count_18_s0/Q</td>
<td>PskCounter/count_18_s0/D</td>
<td>interPskClock:[R]</td>
<td>interPskClock:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>8</td>
<td>0.425</td>
<td>PskCounter/count_6_s0/Q</td>
<td>PskCounter/count_6_s0/D</td>
<td>interPskClock:[R]</td>
<td>interPskClock:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>9</td>
<td>0.425</td>
<td>PskCounter/count_31_s0/Q</td>
<td>PskCounter/count_31_s0/D</td>
<td>interPskClock:[R]</td>
<td>interPskClock:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>10</td>
<td>0.425</td>
<td>PskCounter/clkstate_s2/Q</td>
<td>PskCounter/clkstate_s2/D</td>
<td>interPskClock:[R]</td>
<td>interPskClock:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>11</td>
<td>0.425</td>
<td>interPskCounter/syncd_s5/Q</td>
<td>interPskCounter/syncd_s5/D</td>
<td>clk10M_w:[R]</td>
<td>clk10M_w:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>12</td>
<td>0.425</td>
<td>interCostasCounter/count_31_s0/Q</td>
<td>interCostasCounter/count_31_s0/D</td>
<td>clk10M_w:[R]</td>
<td>clk10M_w:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>13</td>
<td>0.427</td>
<td>counter60/count_4_s0/Q</td>
<td>counter60/count_4_s0/D</td>
<td>pps:[R]</td>
<td>pps:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.438</td>
</tr>
<tr>
<td>14</td>
<td>0.427</td>
<td>counter60/unlock_s2/Q</td>
<td>counter60/unlock_s2/D</td>
<td>pps:[R]</td>
<td>pps:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.438</td>
</tr>
<tr>
<td>15</td>
<td>0.427</td>
<td>counter600/count_8_s0/Q</td>
<td>counter600/count_8_s0/D</td>
<td>pps:[R]</td>
<td>pps:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.438</td>
</tr>
<tr>
<td>16</td>
<td>0.427</td>
<td>counter600/count_5_s0/Q</td>
<td>counter600/count_5_s0/D</td>
<td>pps:[R]</td>
<td>pps:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.438</td>
</tr>
<tr>
<td>17</td>
<td>0.427</td>
<td>fq_udCounterPsk/count_27_s0/Q</td>
<td>fq_udCounterPsk/count_27_s0/D</td>
<td>interPskClock:[R]</td>
<td>interPskClock:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.438</td>
</tr>
<tr>
<td>18</td>
<td>0.427</td>
<td>fq_udCounterPsk/count_26_s0/Q</td>
<td>fq_udCounterPsk/count_26_s0/D</td>
<td>interPskClock:[R]</td>
<td>interPskClock:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.438</td>
</tr>
<tr>
<td>19</td>
<td>0.427</td>
<td>fq_udCounterPsk/count_22_s0/Q</td>
<td>fq_udCounterPsk/count_22_s0/D</td>
<td>interPskClock:[R]</td>
<td>interPskClock:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.438</td>
</tr>
<tr>
<td>20</td>
<td>0.427</td>
<td>fq_udCounterPsk/count_13_s0/Q</td>
<td>fq_udCounterPsk/count_13_s0/D</td>
<td>interPskClock:[R]</td>
<td>interPskClock:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.438</td>
</tr>
<tr>
<td>21</td>
<td>0.427</td>
<td>fq_udCounterPsk/count_8_s0/Q</td>
<td>fq_udCounterPsk/count_8_s0/D</td>
<td>interPskClock:[R]</td>
<td>interPskClock:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.438</td>
</tr>
<tr>
<td>22</td>
<td>0.427</td>
<td>fq_udCounterPsk/count_3_s0/Q</td>
<td>fq_udCounterPsk/count_3_s0/D</td>
<td>interPskClock:[R]</td>
<td>interPskClock:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.438</td>
</tr>
<tr>
<td>23</td>
<td>0.427</td>
<td>fq_udCounterPsk/count_2_s0/Q</td>
<td>fq_udCounterPsk/count_2_s0/D</td>
<td>interPskClock:[R]</td>
<td>interPskClock:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.438</td>
</tr>
<tr>
<td>24</td>
<td>0.427</td>
<td>PskCounter/count_30_s0/Q</td>
<td>PskCounter/count_30_s0/D</td>
<td>interPskClock:[R]</td>
<td>interPskClock:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.438</td>
</tr>
<tr>
<td>25</td>
<td>0.427</td>
<td>PskCounter/count_29_s0/Q</td>
<td>PskCounter/count_29_s0/D</td>
<td>interPskClock:[R]</td>
<td>interPskClock:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.438</td>
</tr>
</table>
<h3><a name="Recovery_Slack_Table">Recovery Paths Table</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h4>Nothing to report!</h4>
<h3><a name="Removal_Slack_Table">Removal Paths Table</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h4>Nothing to report!</h4>
<h2><a name="MIN_PULSE_WIDTH_TABLE">Minimum Pulse Width Table:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Number</th>
<th class="label">Slack</th>
<th class="label">Actual Width</th>
<th class="label">Required Width</th>
<th class="label">Type</th>
<th class="label">Clock</th>
<th class="label">Objects</th>
</tr>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<tr>
<td>1</td>
<td>1.928</td>
<td>2.928</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>clk10M_w</td>
<td>interCostasCounter/count_30_s0</td>
</tr>
<tr>
<td>2</td>
<td>1.928</td>
<td>2.928</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>clk10M_w</td>
<td>interCostasCounter/count_28_s0</td>
</tr>
<tr>
<td>3</td>
<td>1.928</td>
<td>2.928</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>clk10M_w</td>
<td>interCostasCounter/count_24_s0</td>
</tr>
<tr>
<td>4</td>
<td>1.928</td>
<td>2.928</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>clk10M_w</td>
<td>interCostasCounter/count_16_s0</td>
</tr>
<tr>
<td>5</td>
<td>1.928</td>
<td>2.928</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>clk10M_w</td>
<td>interCostasCounter/count_0_s0</td>
</tr>
<tr>
<td>6</td>
<td>1.928</td>
<td>2.928</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>clk10M_w</td>
<td>interPskCounter/count_2_s0</td>
</tr>
<tr>
<td>7</td>
<td>1.928</td>
<td>2.928</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>clk10M_w</td>
<td>interPskCounter/count_3_s0</td>
</tr>
<tr>
<td>8</td>
<td>1.928</td>
<td>2.928</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>clk10M_w</td>
<td>interCostasCounter/count_1_s0</td>
</tr>
<tr>
<td>9</td>
<td>1.928</td>
<td>2.928</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>clk10M_w</td>
<td>interPskCounter/count_4_s0</td>
</tr>
<tr>
<td>10</td>
<td>1.928</td>
<td>2.928</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>clk10M_w</td>
<td>interPskCounter/count_5_s0</td>
</tr>
</table>
<h2><a name="Timing_Report_by_Analysis_Type">Timing Report By Analysis Type:</a></h2>
<h3><a name="Setup_Analysis">Setup Analysis Report</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.295</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.943</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>13.238</td>
</tr>
<tr>
<td class="label">From</td>
<td>PskCounter/count_28_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>PskCounter/count_28_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>interPskClock:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>interPskClock:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>interPskClock</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>66</td>
<td>R32C22[0][A]</td>
<td>interPskCounter/clkstate_s2/Q</td>
</tr>
<tr>
<td>3.273</td>
<td>3.273</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C24[2][B]</td>
<td>PskCounter/count_28_s0/CLK</td>
</tr>
<tr>
<td>3.505</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R36C24[2][B]</td>
<td style=" font-weight:bold;">PskCounter/count_28_s0/Q</td>
</tr>
<tr>
<td>3.926</td>
<td>0.421</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C22[2][B]</td>
<td>PskCounter/n85_s8/I0</td>
</tr>
<tr>
<td>4.443</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C22[2][B]</td>
<td style=" background: #97FFFF;">PskCounter/n85_s8/F</td>
</tr>
<tr>
<td>5.099</td>
<td>0.656</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C19[1][B]</td>
<td>PskCounter/n85_s2/I2</td>
</tr>
<tr>
<td>5.470</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R36C19[1][B]</td>
<td style=" background: #97FFFF;">PskCounter/n85_s2/F</td>
</tr>
<tr>
<td>6.033</td>
<td>0.563</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C20[2][B]</td>
<td>PskCounter/n85_s1/I0</td>
</tr>
<tr>
<td>6.495</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R36C20[2][B]</td>
<td style=" background: #97FFFF;">PskCounter/n85_s1/F</td>
</tr>
<tr>
<td>6.669</td>
<td>0.174</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C19[3][A]</td>
<td>PskCounter/n88_s35/I2</td>
</tr>
<tr>
<td>7.239</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>31</td>
<td>R36C19[3][A]</td>
<td style=" background: #97FFFF;">PskCounter/n88_s35/F</td>
</tr>
<tr>
<td>7.943</td>
<td>0.704</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C24[2][B]</td>
<td style=" font-weight:bold;">PskCounter/count_28_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>interPskClock</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>66</td>
<td>R32C22[0][A]</td>
<td>interPskCounter/clkstate_s2/Q</td>
</tr>
<tr>
<td>13.273</td>
<td>3.273</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C24[2][B]</td>
<td>PskCounter/count_28_s0/CLK</td>
</tr>
<tr>
<td>13.238</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R36C24[2][B]</td>
<td>PskCounter/count_28_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.273, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.920, 41.113%; route: 2.518, 53.920%; tC2Q: 0.232, 4.968%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.273, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.295</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.943</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>13.238</td>
</tr>
<tr>
<td class="label">From</td>
<td>PskCounter/count_28_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>PskCounter/count_15_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>interPskClock:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>interPskClock:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>interPskClock</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>66</td>
<td>R32C22[0][A]</td>
<td>interPskCounter/clkstate_s2/Q</td>
</tr>
<tr>
<td>3.273</td>
<td>3.273</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C24[2][B]</td>
<td>PskCounter/count_28_s0/CLK</td>
</tr>
<tr>
<td>3.505</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R36C24[2][B]</td>
<td style=" font-weight:bold;">PskCounter/count_28_s0/Q</td>
</tr>
<tr>
<td>3.926</td>
<td>0.421</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C22[2][B]</td>
<td>PskCounter/n85_s8/I0</td>
</tr>
<tr>
<td>4.443</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C22[2][B]</td>
<td style=" background: #97FFFF;">PskCounter/n85_s8/F</td>
</tr>
<tr>
<td>5.099</td>
<td>0.656</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C19[1][B]</td>
<td>PskCounter/n85_s2/I2</td>
</tr>
<tr>
<td>5.470</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R36C19[1][B]</td>
<td style=" background: #97FFFF;">PskCounter/n85_s2/F</td>
</tr>
<tr>
<td>6.033</td>
<td>0.563</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C20[2][B]</td>
<td>PskCounter/n85_s1/I0</td>
</tr>
<tr>
<td>6.495</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R36C20[2][B]</td>
<td style=" background: #97FFFF;">PskCounter/n85_s1/F</td>
</tr>
<tr>
<td>6.669</td>
<td>0.174</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C19[3][A]</td>
<td>PskCounter/n88_s35/I2</td>
</tr>
<tr>
<td>7.239</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>31</td>
<td>R36C19[3][A]</td>
<td style=" background: #97FFFF;">PskCounter/n88_s35/F</td>
</tr>
<tr>
<td>7.943</td>
<td>0.704</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C24[1][B]</td>
<td style=" font-weight:bold;">PskCounter/count_15_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>interPskClock</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>66</td>
<td>R32C22[0][A]</td>
<td>interPskCounter/clkstate_s2/Q</td>
</tr>
<tr>
<td>13.273</td>
<td>3.273</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C24[1][B]</td>
<td>PskCounter/count_15_s0/CLK</td>
</tr>
<tr>
<td>13.238</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R36C24[1][B]</td>
<td>PskCounter/count_15_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.273, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.920, 41.113%; route: 2.518, 53.920%; tC2Q: 0.232, 4.968%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.273, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.295</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.943</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>13.238</td>
</tr>
<tr>
<td class="label">From</td>
<td>PskCounter/count_28_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>PskCounter/count_14_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>interPskClock:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>interPskClock:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>interPskClock</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>66</td>
<td>R32C22[0][A]</td>
<td>interPskCounter/clkstate_s2/Q</td>
</tr>
<tr>
<td>3.273</td>
<td>3.273</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C24[2][B]</td>
<td>PskCounter/count_28_s0/CLK</td>
</tr>
<tr>
<td>3.505</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R36C24[2][B]</td>
<td style=" font-weight:bold;">PskCounter/count_28_s0/Q</td>
</tr>
<tr>
<td>3.926</td>
<td>0.421</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C22[2][B]</td>
<td>PskCounter/n85_s8/I0</td>
</tr>
<tr>
<td>4.443</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C22[2][B]</td>
<td style=" background: #97FFFF;">PskCounter/n85_s8/F</td>
</tr>
<tr>
<td>5.099</td>
<td>0.656</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C19[1][B]</td>
<td>PskCounter/n85_s2/I2</td>
</tr>
<tr>
<td>5.470</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R36C19[1][B]</td>
<td style=" background: #97FFFF;">PskCounter/n85_s2/F</td>
</tr>
<tr>
<td>6.033</td>
<td>0.563</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C20[2][B]</td>
<td>PskCounter/n85_s1/I0</td>
</tr>
<tr>
<td>6.495</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R36C20[2][B]</td>
<td style=" background: #97FFFF;">PskCounter/n85_s1/F</td>
</tr>
<tr>
<td>6.669</td>
<td>0.174</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C19[3][A]</td>
<td>PskCounter/n88_s35/I2</td>
</tr>
<tr>
<td>7.239</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>31</td>
<td>R36C19[3][A]</td>
<td style=" background: #97FFFF;">PskCounter/n88_s35/F</td>
</tr>
<tr>
<td>7.943</td>
<td>0.704</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C24[1][A]</td>
<td style=" font-weight:bold;">PskCounter/count_14_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>interPskClock</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>66</td>
<td>R32C22[0][A]</td>
<td>interPskCounter/clkstate_s2/Q</td>
</tr>
<tr>
<td>13.273</td>
<td>3.273</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C24[1][A]</td>
<td>PskCounter/count_14_s0/CLK</td>
</tr>
<tr>
<td>13.238</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R36C24[1][A]</td>
<td>PskCounter/count_14_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.273, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.920, 41.113%; route: 2.518, 53.920%; tC2Q: 0.232, 4.968%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.273, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.295</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.943</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>13.238</td>
</tr>
<tr>
<td class="label">From</td>
<td>PskCounter/count_28_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>PskCounter/count_10_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>interPskClock:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>interPskClock:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>interPskClock</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>66</td>
<td>R32C22[0][A]</td>
<td>interPskCounter/clkstate_s2/Q</td>
</tr>
<tr>
<td>3.273</td>
<td>3.273</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C24[2][B]</td>
<td>PskCounter/count_28_s0/CLK</td>
</tr>
<tr>
<td>3.505</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R36C24[2][B]</td>
<td style=" font-weight:bold;">PskCounter/count_28_s0/Q</td>
</tr>
<tr>
<td>3.926</td>
<td>0.421</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C22[2][B]</td>
<td>PskCounter/n85_s8/I0</td>
</tr>
<tr>
<td>4.443</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C22[2][B]</td>
<td style=" background: #97FFFF;">PskCounter/n85_s8/F</td>
</tr>
<tr>
<td>5.099</td>
<td>0.656</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C19[1][B]</td>
<td>PskCounter/n85_s2/I2</td>
</tr>
<tr>
<td>5.470</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R36C19[1][B]</td>
<td style=" background: #97FFFF;">PskCounter/n85_s2/F</td>
</tr>
<tr>
<td>6.033</td>
<td>0.563</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C20[2][B]</td>
<td>PskCounter/n85_s1/I0</td>
</tr>
<tr>
<td>6.495</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R36C20[2][B]</td>
<td style=" background: #97FFFF;">PskCounter/n85_s1/F</td>
</tr>
<tr>
<td>6.669</td>
<td>0.174</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C19[3][A]</td>
<td>PskCounter/n88_s35/I2</td>
</tr>
<tr>
<td>7.239</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>31</td>
<td>R36C19[3][A]</td>
<td style=" background: #97FFFF;">PskCounter/n88_s35/F</td>
</tr>
<tr>
<td>7.943</td>
<td>0.704</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C24[2][A]</td>
<td style=" font-weight:bold;">PskCounter/count_10_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>interPskClock</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>66</td>
<td>R32C22[0][A]</td>
<td>interPskCounter/clkstate_s2/Q</td>
</tr>
<tr>
<td>13.273</td>
<td>3.273</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C24[2][A]</td>
<td>PskCounter/count_10_s0/CLK</td>
</tr>
<tr>
<td>13.238</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R36C24[2][A]</td>
<td>PskCounter/count_10_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.273, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.920, 41.113%; route: 2.518, 53.920%; tC2Q: 0.232, 4.968%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.273, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.295</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.943</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>13.238</td>
</tr>
<tr>
<td class="label">From</td>
<td>PskCounter/count_28_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>PskCounter/count_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>interPskClock:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>interPskClock:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>interPskClock</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>66</td>
<td>R32C22[0][A]</td>
<td>interPskCounter/clkstate_s2/Q</td>
</tr>
<tr>
<td>3.273</td>
<td>3.273</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C24[2][B]</td>
<td>PskCounter/count_28_s0/CLK</td>
</tr>
<tr>
<td>3.505</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R36C24[2][B]</td>
<td style=" font-weight:bold;">PskCounter/count_28_s0/Q</td>
</tr>
<tr>
<td>3.926</td>
<td>0.421</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C22[2][B]</td>
<td>PskCounter/n85_s8/I0</td>
</tr>
<tr>
<td>4.443</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C22[2][B]</td>
<td style=" background: #97FFFF;">PskCounter/n85_s8/F</td>
</tr>
<tr>
<td>5.099</td>
<td>0.656</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C19[1][B]</td>
<td>PskCounter/n85_s2/I2</td>
</tr>
<tr>
<td>5.470</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R36C19[1][B]</td>
<td style=" background: #97FFFF;">PskCounter/n85_s2/F</td>
</tr>
<tr>
<td>6.033</td>
<td>0.563</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C20[2][B]</td>
<td>PskCounter/n85_s1/I0</td>
</tr>
<tr>
<td>6.495</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R36C20[2][B]</td>
<td style=" background: #97FFFF;">PskCounter/n85_s1/F</td>
</tr>
<tr>
<td>6.669</td>
<td>0.174</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C19[3][A]</td>
<td>PskCounter/n88_s35/I2</td>
</tr>
<tr>
<td>7.239</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>31</td>
<td>R36C19[3][A]</td>
<td style=" background: #97FFFF;">PskCounter/n88_s35/F</td>
</tr>
<tr>
<td>7.943</td>
<td>0.704</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C24[0][B]</td>
<td style=" font-weight:bold;">PskCounter/count_9_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>interPskClock</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>66</td>
<td>R32C22[0][A]</td>
<td>interPskCounter/clkstate_s2/Q</td>
</tr>
<tr>
<td>13.273</td>
<td>3.273</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C24[0][B]</td>
<td>PskCounter/count_9_s0/CLK</td>
</tr>
<tr>
<td>13.238</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R36C24[0][B]</td>
<td>PskCounter/count_9_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.273, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.920, 41.113%; route: 2.518, 53.920%; tC2Q: 0.232, 4.968%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.273, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.295</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.943</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>13.238</td>
</tr>
<tr>
<td class="label">From</td>
<td>PskCounter/count_28_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>PskCounter/count_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>interPskClock:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>interPskClock:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>interPskClock</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>66</td>
<td>R32C22[0][A]</td>
<td>interPskCounter/clkstate_s2/Q</td>
</tr>
<tr>
<td>3.273</td>
<td>3.273</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C24[2][B]</td>
<td>PskCounter/count_28_s0/CLK</td>
</tr>
<tr>
<td>3.505</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R36C24[2][B]</td>
<td style=" font-weight:bold;">PskCounter/count_28_s0/Q</td>
</tr>
<tr>
<td>3.926</td>
<td>0.421</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C22[2][B]</td>
<td>PskCounter/n85_s8/I0</td>
</tr>
<tr>
<td>4.443</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C22[2][B]</td>
<td style=" background: #97FFFF;">PskCounter/n85_s8/F</td>
</tr>
<tr>
<td>5.099</td>
<td>0.656</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C19[1][B]</td>
<td>PskCounter/n85_s2/I2</td>
</tr>
<tr>
<td>5.470</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R36C19[1][B]</td>
<td style=" background: #97FFFF;">PskCounter/n85_s2/F</td>
</tr>
<tr>
<td>6.033</td>
<td>0.563</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C20[2][B]</td>
<td>PskCounter/n85_s1/I0</td>
</tr>
<tr>
<td>6.495</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R36C20[2][B]</td>
<td style=" background: #97FFFF;">PskCounter/n85_s1/F</td>
</tr>
<tr>
<td>6.669</td>
<td>0.174</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C19[3][A]</td>
<td>PskCounter/n88_s35/I2</td>
</tr>
<tr>
<td>7.239</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>31</td>
<td>R36C19[3][A]</td>
<td style=" background: #97FFFF;">PskCounter/n88_s35/F</td>
</tr>
<tr>
<td>7.943</td>
<td>0.704</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C24[0][A]</td>
<td style=" font-weight:bold;">PskCounter/count_8_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>interPskClock</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>66</td>
<td>R32C22[0][A]</td>
<td>interPskCounter/clkstate_s2/Q</td>
</tr>
<tr>
<td>13.273</td>
<td>3.273</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C24[0][A]</td>
<td>PskCounter/count_8_s0/CLK</td>
</tr>
<tr>
<td>13.238</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R36C24[0][A]</td>
<td>PskCounter/count_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.273, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.920, 41.113%; route: 2.518, 53.920%; tC2Q: 0.232, 4.968%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.273, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.417</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.821</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>13.238</td>
</tr>
<tr>
<td class="label">From</td>
<td>PskCounter/count_28_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>PskCounter/count_23_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>interPskClock:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>interPskClock:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>interPskClock</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>66</td>
<td>R32C22[0][A]</td>
<td>interPskCounter/clkstate_s2/Q</td>
</tr>
<tr>
<td>3.273</td>
<td>3.273</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C24[2][B]</td>
<td>PskCounter/count_28_s0/CLK</td>
</tr>
<tr>
<td>3.505</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R36C24[2][B]</td>
<td style=" font-weight:bold;">PskCounter/count_28_s0/Q</td>
</tr>
<tr>
<td>3.926</td>
<td>0.421</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C22[2][B]</td>
<td>PskCounter/n85_s8/I0</td>
</tr>
<tr>
<td>4.443</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C22[2][B]</td>
<td style=" background: #97FFFF;">PskCounter/n85_s8/F</td>
</tr>
<tr>
<td>5.099</td>
<td>0.656</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C19[1][B]</td>
<td>PskCounter/n85_s2/I2</td>
</tr>
<tr>
<td>5.470</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R36C19[1][B]</td>
<td style=" background: #97FFFF;">PskCounter/n85_s2/F</td>
</tr>
<tr>
<td>6.033</td>
<td>0.563</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C20[2][B]</td>
<td>PskCounter/n85_s1/I0</td>
</tr>
<tr>
<td>6.495</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R36C20[2][B]</td>
<td style=" background: #97FFFF;">PskCounter/n85_s1/F</td>
</tr>
<tr>
<td>6.669</td>
<td>0.174</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C19[3][A]</td>
<td>PskCounter/n88_s35/I2</td>
</tr>
<tr>
<td>7.239</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>31</td>
<td>R36C19[3][A]</td>
<td style=" background: #97FFFF;">PskCounter/n88_s35/F</td>
</tr>
<tr>
<td>7.821</td>
<td>0.582</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C24[0][A]</td>
<td style=" font-weight:bold;">PskCounter/count_23_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>interPskClock</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>66</td>
<td>R32C22[0][A]</td>
<td>interPskCounter/clkstate_s2/Q</td>
</tr>
<tr>
<td>13.273</td>
<td>3.273</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C24[0][A]</td>
<td>PskCounter/count_23_s0/CLK</td>
</tr>
<tr>
<td>13.238</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R35C24[0][A]</td>
<td>PskCounter/count_23_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.273, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.920, 42.221%; route: 2.396, 52.678%; tC2Q: 0.232, 5.102%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.273, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.445</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.793</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>13.238</td>
</tr>
<tr>
<td class="label">From</td>
<td>PskCounter/count_28_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>PskCounter/count_30_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>interPskClock:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>interPskClock:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>interPskClock</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>66</td>
<td>R32C22[0][A]</td>
<td>interPskCounter/clkstate_s2/Q</td>
</tr>
<tr>
<td>3.273</td>
<td>3.273</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C24[2][B]</td>
<td>PskCounter/count_28_s0/CLK</td>
</tr>
<tr>
<td>3.505</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R36C24[2][B]</td>
<td style=" font-weight:bold;">PskCounter/count_28_s0/Q</td>
</tr>
<tr>
<td>3.926</td>
<td>0.421</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C22[2][B]</td>
<td>PskCounter/n85_s8/I0</td>
</tr>
<tr>
<td>4.443</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C22[2][B]</td>
<td style=" background: #97FFFF;">PskCounter/n85_s8/F</td>
</tr>
<tr>
<td>5.099</td>
<td>0.656</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C19[1][B]</td>
<td>PskCounter/n85_s2/I2</td>
</tr>
<tr>
<td>5.470</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R36C19[1][B]</td>
<td style=" background: #97FFFF;">PskCounter/n85_s2/F</td>
</tr>
<tr>
<td>6.033</td>
<td>0.563</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C20[2][B]</td>
<td>PskCounter/n85_s1/I0</td>
</tr>
<tr>
<td>6.495</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R36C20[2][B]</td>
<td style=" background: #97FFFF;">PskCounter/n85_s1/F</td>
</tr>
<tr>
<td>6.669</td>
<td>0.174</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C19[3][A]</td>
<td>PskCounter/n88_s35/I2</td>
</tr>
<tr>
<td>7.239</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>31</td>
<td>R36C19[3][A]</td>
<td style=" background: #97FFFF;">PskCounter/n88_s35/F</td>
</tr>
<tr>
<td>7.793</td>
<td>0.554</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C22[0][A]</td>
<td style=" font-weight:bold;">PskCounter/count_30_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>interPskClock</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>66</td>
<td>R32C22[0][A]</td>
<td>interPskCounter/clkstate_s2/Q</td>
</tr>
<tr>
<td>13.273</td>
<td>3.273</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C22[0][A]</td>
<td>PskCounter/count_30_s0/CLK</td>
</tr>
<tr>
<td>13.238</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R35C22[0][A]</td>
<td>PskCounter/count_30_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.273, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.920, 42.481%; route: 2.368, 52.386%; tC2Q: 0.232, 5.133%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.273, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.445</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.793</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>13.238</td>
</tr>
<tr>
<td class="label">From</td>
<td>PskCounter/count_28_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>PskCounter/count_27_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>interPskClock:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>interPskClock:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>interPskClock</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>66</td>
<td>R32C22[0][A]</td>
<td>interPskCounter/clkstate_s2/Q</td>
</tr>
<tr>
<td>3.273</td>
<td>3.273</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C24[2][B]</td>
<td>PskCounter/count_28_s0/CLK</td>
</tr>
<tr>
<td>3.505</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R36C24[2][B]</td>
<td style=" font-weight:bold;">PskCounter/count_28_s0/Q</td>
</tr>
<tr>
<td>3.926</td>
<td>0.421</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C22[2][B]</td>
<td>PskCounter/n85_s8/I0</td>
</tr>
<tr>
<td>4.443</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C22[2][B]</td>
<td style=" background: #97FFFF;">PskCounter/n85_s8/F</td>
</tr>
<tr>
<td>5.099</td>
<td>0.656</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C19[1][B]</td>
<td>PskCounter/n85_s2/I2</td>
</tr>
<tr>
<td>5.470</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R36C19[1][B]</td>
<td style=" background: #97FFFF;">PskCounter/n85_s2/F</td>
</tr>
<tr>
<td>6.033</td>
<td>0.563</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C20[2][B]</td>
<td>PskCounter/n85_s1/I0</td>
</tr>
<tr>
<td>6.495</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R36C20[2][B]</td>
<td style=" background: #97FFFF;">PskCounter/n85_s1/F</td>
</tr>
<tr>
<td>6.669</td>
<td>0.174</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C19[3][A]</td>
<td>PskCounter/n88_s35/I2</td>
</tr>
<tr>
<td>7.239</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>31</td>
<td>R36C19[3][A]</td>
<td style=" background: #97FFFF;">PskCounter/n88_s35/F</td>
</tr>
<tr>
<td>7.793</td>
<td>0.554</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C22[1][B]</td>
<td style=" font-weight:bold;">PskCounter/count_27_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>interPskClock</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>66</td>
<td>R32C22[0][A]</td>
<td>interPskCounter/clkstate_s2/Q</td>
</tr>
<tr>
<td>13.273</td>
<td>3.273</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C22[1][B]</td>
<td>PskCounter/count_27_s0/CLK</td>
</tr>
<tr>
<td>13.238</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R35C22[1][B]</td>
<td>PskCounter/count_27_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.273, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.920, 42.481%; route: 2.368, 52.386%; tC2Q: 0.232, 5.133%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.273, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.445</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.793</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>13.238</td>
</tr>
<tr>
<td class="label">From</td>
<td>PskCounter/count_28_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>PskCounter/count_26_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>interPskClock:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>interPskClock:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>interPskClock</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>66</td>
<td>R32C22[0][A]</td>
<td>interPskCounter/clkstate_s2/Q</td>
</tr>
<tr>
<td>3.273</td>
<td>3.273</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C24[2][B]</td>
<td>PskCounter/count_28_s0/CLK</td>
</tr>
<tr>
<td>3.505</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R36C24[2][B]</td>
<td style=" font-weight:bold;">PskCounter/count_28_s0/Q</td>
</tr>
<tr>
<td>3.926</td>
<td>0.421</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C22[2][B]</td>
<td>PskCounter/n85_s8/I0</td>
</tr>
<tr>
<td>4.443</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C22[2][B]</td>
<td style=" background: #97FFFF;">PskCounter/n85_s8/F</td>
</tr>
<tr>
<td>5.099</td>
<td>0.656</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C19[1][B]</td>
<td>PskCounter/n85_s2/I2</td>
</tr>
<tr>
<td>5.470</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R36C19[1][B]</td>
<td style=" background: #97FFFF;">PskCounter/n85_s2/F</td>
</tr>
<tr>
<td>6.033</td>
<td>0.563</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C20[2][B]</td>
<td>PskCounter/n85_s1/I0</td>
</tr>
<tr>
<td>6.495</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R36C20[2][B]</td>
<td style=" background: #97FFFF;">PskCounter/n85_s1/F</td>
</tr>
<tr>
<td>6.669</td>
<td>0.174</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C19[3][A]</td>
<td>PskCounter/n88_s35/I2</td>
</tr>
<tr>
<td>7.239</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>31</td>
<td>R36C19[3][A]</td>
<td style=" background: #97FFFF;">PskCounter/n88_s35/F</td>
</tr>
<tr>
<td>7.793</td>
<td>0.554</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C22[2][A]</td>
<td style=" font-weight:bold;">PskCounter/count_26_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>interPskClock</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>66</td>
<td>R32C22[0][A]</td>
<td>interPskCounter/clkstate_s2/Q</td>
</tr>
<tr>
<td>13.273</td>
<td>3.273</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C22[2][A]</td>
<td>PskCounter/count_26_s0/CLK</td>
</tr>
<tr>
<td>13.238</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R35C22[2][A]</td>
<td>PskCounter/count_26_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.273, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.920, 42.481%; route: 2.368, 52.386%; tC2Q: 0.232, 5.133%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.273, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.445</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.793</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>13.238</td>
</tr>
<tr>
<td class="label">From</td>
<td>PskCounter/count_28_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>PskCounter/count_31_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>interPskClock:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>interPskClock:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>interPskClock</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>66</td>
<td>R32C22[0][A]</td>
<td>interPskCounter/clkstate_s2/Q</td>
</tr>
<tr>
<td>3.273</td>
<td>3.273</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C24[2][B]</td>
<td>PskCounter/count_28_s0/CLK</td>
</tr>
<tr>
<td>3.505</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R36C24[2][B]</td>
<td style=" font-weight:bold;">PskCounter/count_28_s0/Q</td>
</tr>
<tr>
<td>3.926</td>
<td>0.421</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C22[2][B]</td>
<td>PskCounter/n85_s8/I0</td>
</tr>
<tr>
<td>4.443</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C22[2][B]</td>
<td style=" background: #97FFFF;">PskCounter/n85_s8/F</td>
</tr>
<tr>
<td>5.099</td>
<td>0.656</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C19[1][B]</td>
<td>PskCounter/n85_s2/I2</td>
</tr>
<tr>
<td>5.470</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R36C19[1][B]</td>
<td style=" background: #97FFFF;">PskCounter/n85_s2/F</td>
</tr>
<tr>
<td>6.033</td>
<td>0.563</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C20[2][B]</td>
<td>PskCounter/n85_s1/I0</td>
</tr>
<tr>
<td>6.495</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R36C20[2][B]</td>
<td style=" background: #97FFFF;">PskCounter/n85_s1/F</td>
</tr>
<tr>
<td>6.669</td>
<td>0.174</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C19[3][A]</td>
<td>PskCounter/n88_s35/I2</td>
</tr>
<tr>
<td>7.239</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>31</td>
<td>R36C19[3][A]</td>
<td style=" background: #97FFFF;">PskCounter/n88_s35/F</td>
</tr>
<tr>
<td>7.793</td>
<td>0.554</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C22[1][A]</td>
<td style=" font-weight:bold;">PskCounter/count_31_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>interPskClock</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>66</td>
<td>R32C22[0][A]</td>
<td>interPskCounter/clkstate_s2/Q</td>
</tr>
<tr>
<td>13.273</td>
<td>3.273</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C22[1][A]</td>
<td>PskCounter/count_31_s0/CLK</td>
</tr>
<tr>
<td>13.238</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R35C22[1][A]</td>
<td>PskCounter/count_31_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.273, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.920, 42.481%; route: 2.368, 52.386%; tC2Q: 0.232, 5.133%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.273, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.449</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.789</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>13.238</td>
</tr>
<tr>
<td class="label">From</td>
<td>PskCounter/count_28_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>PskCounter/count_29_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>interPskClock:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>interPskClock:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>interPskClock</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>66</td>
<td>R32C22[0][A]</td>
<td>interPskCounter/clkstate_s2/Q</td>
</tr>
<tr>
<td>3.273</td>
<td>3.273</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C24[2][B]</td>
<td>PskCounter/count_28_s0/CLK</td>
</tr>
<tr>
<td>3.505</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R36C24[2][B]</td>
<td style=" font-weight:bold;">PskCounter/count_28_s0/Q</td>
</tr>
<tr>
<td>3.926</td>
<td>0.421</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C22[2][B]</td>
<td>PskCounter/n85_s8/I0</td>
</tr>
<tr>
<td>4.443</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C22[2][B]</td>
<td style=" background: #97FFFF;">PskCounter/n85_s8/F</td>
</tr>
<tr>
<td>5.099</td>
<td>0.656</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C19[1][B]</td>
<td>PskCounter/n85_s2/I2</td>
</tr>
<tr>
<td>5.470</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R36C19[1][B]</td>
<td style=" background: #97FFFF;">PskCounter/n85_s2/F</td>
</tr>
<tr>
<td>6.033</td>
<td>0.563</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C20[2][B]</td>
<td>PskCounter/n85_s1/I0</td>
</tr>
<tr>
<td>6.495</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R36C20[2][B]</td>
<td style=" background: #97FFFF;">PskCounter/n85_s1/F</td>
</tr>
<tr>
<td>6.669</td>
<td>0.174</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C19[3][A]</td>
<td>PskCounter/n88_s35/I2</td>
</tr>
<tr>
<td>7.239</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>31</td>
<td>R36C19[3][A]</td>
<td style=" background: #97FFFF;">PskCounter/n88_s35/F</td>
</tr>
<tr>
<td>7.789</td>
<td>0.550</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C23[1][A]</td>
<td style=" font-weight:bold;">PskCounter/count_29_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>interPskClock</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>66</td>
<td>R32C22[0][A]</td>
<td>interPskCounter/clkstate_s2/Q</td>
</tr>
<tr>
<td>13.273</td>
<td>3.273</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C23[1][A]</td>
<td>PskCounter/count_29_s0/CLK</td>
</tr>
<tr>
<td>13.238</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R35C23[1][A]</td>
<td>PskCounter/count_29_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.273, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.920, 42.515%; route: 2.364, 52.348%; tC2Q: 0.232, 5.137%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.273, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.449</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.789</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>13.238</td>
</tr>
<tr>
<td class="label">From</td>
<td>PskCounter/count_28_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>PskCounter/count_17_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>interPskClock:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>interPskClock:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>interPskClock</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>66</td>
<td>R32C22[0][A]</td>
<td>interPskCounter/clkstate_s2/Q</td>
</tr>
<tr>
<td>3.273</td>
<td>3.273</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C24[2][B]</td>
<td>PskCounter/count_28_s0/CLK</td>
</tr>
<tr>
<td>3.505</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R36C24[2][B]</td>
<td style=" font-weight:bold;">PskCounter/count_28_s0/Q</td>
</tr>
<tr>
<td>3.926</td>
<td>0.421</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C22[2][B]</td>
<td>PskCounter/n85_s8/I0</td>
</tr>
<tr>
<td>4.443</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C22[2][B]</td>
<td style=" background: #97FFFF;">PskCounter/n85_s8/F</td>
</tr>
<tr>
<td>5.099</td>
<td>0.656</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C19[1][B]</td>
<td>PskCounter/n85_s2/I2</td>
</tr>
<tr>
<td>5.470</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R36C19[1][B]</td>
<td style=" background: #97FFFF;">PskCounter/n85_s2/F</td>
</tr>
<tr>
<td>6.033</td>
<td>0.563</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C20[2][B]</td>
<td>PskCounter/n85_s1/I0</td>
</tr>
<tr>
<td>6.495</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R36C20[2][B]</td>
<td style=" background: #97FFFF;">PskCounter/n85_s1/F</td>
</tr>
<tr>
<td>6.669</td>
<td>0.174</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C19[3][A]</td>
<td>PskCounter/n88_s35/I2</td>
</tr>
<tr>
<td>7.239</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>31</td>
<td>R36C19[3][A]</td>
<td style=" background: #97FFFF;">PskCounter/n88_s35/F</td>
</tr>
<tr>
<td>7.789</td>
<td>0.550</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C23[1][B]</td>
<td style=" font-weight:bold;">PskCounter/count_17_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>interPskClock</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>66</td>
<td>R32C22[0][A]</td>
<td>interPskCounter/clkstate_s2/Q</td>
</tr>
<tr>
<td>13.273</td>
<td>3.273</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C23[1][B]</td>
<td>PskCounter/count_17_s0/CLK</td>
</tr>
<tr>
<td>13.238</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R35C23[1][B]</td>
<td>PskCounter/count_17_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.273, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.920, 42.515%; route: 2.364, 52.348%; tC2Q: 0.232, 5.137%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.273, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.478</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.761</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>13.238</td>
</tr>
<tr>
<td class="label">From</td>
<td>PskCounter/count_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>PskCounter/count_23_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>interPskClock:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>interPskClock:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>interPskClock</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>66</td>
<td>R32C22[0][A]</td>
<td>interPskCounter/clkstate_s2/Q</td>
</tr>
<tr>
<td>3.273</td>
<td>3.273</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C22[0][A]</td>
<td>PskCounter/count_6_s0/CLK</td>
</tr>
<tr>
<td>3.505</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R36C22[0][A]</td>
<td style=" font-weight:bold;">PskCounter/count_6_s0/Q</td>
</tr>
<tr>
<td>3.920</td>
<td>0.415</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C20[3][A]</td>
<td>PskCounter/n40_s5/I2</td>
</tr>
<tr>
<td>4.373</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R36C20[3][A]</td>
<td style=" background: #97FFFF;">PskCounter/n40_s5/F</td>
</tr>
<tr>
<td>4.945</td>
<td>0.572</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C23[3][B]</td>
<td>PskCounter/n35_s4/I2</td>
</tr>
<tr>
<td>5.462</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R36C23[3][B]</td>
<td style=" background: #97FFFF;">PskCounter/n35_s4/F</td>
</tr>
<tr>
<td>6.155</td>
<td>0.693</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C20[0][A]</td>
<td>PskCounter/n25_s4/I1</td>
</tr>
<tr>
<td>6.672</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R35C20[0][A]</td>
<td style=" background: #97FFFF;">PskCounter/n25_s4/F</td>
</tr>
<tr>
<td>7.191</td>
<td>0.519</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C24[0][A]</td>
<td>PskCounter/n25_s3/I1</td>
</tr>
<tr>
<td>7.761</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R35C24[0][A]</td>
<td style=" background: #97FFFF;">PskCounter/n25_s3/F</td>
</tr>
<tr>
<td>7.761</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C24[0][A]</td>
<td style=" font-weight:bold;">PskCounter/count_23_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>interPskClock</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>66</td>
<td>R32C22[0][A]</td>
<td>interPskCounter/clkstate_s2/Q</td>
</tr>
<tr>
<td>13.273</td>
<td>3.273</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C24[0][A]</td>
<td>PskCounter/count_23_s0/CLK</td>
</tr>
<tr>
<td>13.238</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R35C24[0][A]</td>
<td>PskCounter/count_23_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.273, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.057, 45.840%; route: 2.198, 48.990%; tC2Q: 0.232, 5.170%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.273, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.481</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.326</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.807</td>
</tr>
<tr>
<td class="label">From</td>
<td>fq_udCounterCostas/count_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>fq_udCounterCostas/count_27_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>interCostasClock:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>interCostasClock:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>interCostasClock</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>66</td>
<td>R30C19[0][B]</td>
<td>interCostasCounter/clkstate_s2/Q</td>
</tr>
<tr>
<td>2.842</td>
<td>2.842</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C21[0][B]</td>
<td>fq_udCounterCostas/count_7_s0/CLK</td>
</tr>
<tr>
<td>3.074</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R22C21[0][B]</td>
<td style=" font-weight:bold;">fq_udCounterCostas/count_7_s0/Q</td>
</tr>
<tr>
<td>3.978</td>
<td>0.904</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C20[0][A]</td>
<td>fq_udCounterCostas/n85_s9/I2</td>
</tr>
<tr>
<td>4.495</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C20[0][A]</td>
<td style=" background: #97FFFF;">fq_udCounterCostas/n85_s9/F</td>
</tr>
<tr>
<td>4.742</td>
<td>0.247</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C19[3][B]</td>
<td>fq_udCounterCostas/n85_s2/I3</td>
</tr>
<tr>
<td>5.113</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C19[3][B]</td>
<td style=" background: #97FFFF;">fq_udCounterCostas/n85_s2/F</td>
</tr>
<tr>
<td>5.526</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C20[3][B]</td>
<td>fq_udCounterCostas/n85_s1/I0</td>
</tr>
<tr>
<td>6.043</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R21C20[3][B]</td>
<td style=" background: #97FFFF;">fq_udCounterCostas/n85_s1/F</td>
</tr>
<tr>
<td>6.466</td>
<td>0.423</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C19[1][B]</td>
<td>fq_udCounterCostas/n89_s34/I3</td>
</tr>
<tr>
<td>6.793</td>
<td>0.327</td>
<td>tINS</td>
<td>FR</td>
<td>32</td>
<td>R23C19[1][B]</td>
<td style=" background: #97FFFF;">fq_udCounterCostas/n89_s34/F</td>
</tr>
<tr>
<td>7.326</td>
<td>0.532</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C21[2][A]</td>
<td style=" font-weight:bold;">fq_udCounterCostas/count_27_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>interCostasClock</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>66</td>
<td>R30C19[0][B]</td>
<td>interCostasCounter/clkstate_s2/Q</td>
</tr>
<tr>
<td>12.842</td>
<td>2.842</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C21[2][A]</td>
<td>fq_udCounterCostas/count_27_s0/CLK</td>
</tr>
<tr>
<td>12.807</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R22C21[2][A]</td>
<td>fq_udCounterCostas/count_27_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.842, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.732, 38.627%; route: 2.520, 56.199%; tC2Q: 0.232, 5.174%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.842, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.481</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.326</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.807</td>
</tr>
<tr>
<td class="label">From</td>
<td>fq_udCounterCostas/count_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>fq_udCounterCostas/count_26_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>interCostasClock:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>interCostasClock:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>interCostasClock</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>66</td>
<td>R30C19[0][B]</td>
<td>interCostasCounter/clkstate_s2/Q</td>
</tr>
<tr>
<td>2.842</td>
<td>2.842</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C21[0][B]</td>
<td>fq_udCounterCostas/count_7_s0/CLK</td>
</tr>
<tr>
<td>3.074</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R22C21[0][B]</td>
<td style=" font-weight:bold;">fq_udCounterCostas/count_7_s0/Q</td>
</tr>
<tr>
<td>3.978</td>
<td>0.904</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C20[0][A]</td>
<td>fq_udCounterCostas/n85_s9/I2</td>
</tr>
<tr>
<td>4.495</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C20[0][A]</td>
<td style=" background: #97FFFF;">fq_udCounterCostas/n85_s9/F</td>
</tr>
<tr>
<td>4.742</td>
<td>0.247</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C19[3][B]</td>
<td>fq_udCounterCostas/n85_s2/I3</td>
</tr>
<tr>
<td>5.113</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C19[3][B]</td>
<td style=" background: #97FFFF;">fq_udCounterCostas/n85_s2/F</td>
</tr>
<tr>
<td>5.526</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C20[3][B]</td>
<td>fq_udCounterCostas/n85_s1/I0</td>
</tr>
<tr>
<td>6.043</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R21C20[3][B]</td>
<td style=" background: #97FFFF;">fq_udCounterCostas/n85_s1/F</td>
</tr>
<tr>
<td>6.466</td>
<td>0.423</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C19[1][B]</td>
<td>fq_udCounterCostas/n89_s34/I3</td>
</tr>
<tr>
<td>6.793</td>
<td>0.327</td>
<td>tINS</td>
<td>FR</td>
<td>32</td>
<td>R23C19[1][B]</td>
<td style=" background: #97FFFF;">fq_udCounterCostas/n89_s34/F</td>
</tr>
<tr>
<td>7.326</td>
<td>0.532</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C21[2][B]</td>
<td style=" font-weight:bold;">fq_udCounterCostas/count_26_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>interCostasClock</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>66</td>
<td>R30C19[0][B]</td>
<td>interCostasCounter/clkstate_s2/Q</td>
</tr>
<tr>
<td>12.842</td>
<td>2.842</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C21[2][B]</td>
<td>fq_udCounterCostas/count_26_s0/CLK</td>
</tr>
<tr>
<td>12.807</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R22C21[2][B]</td>
<td>fq_udCounterCostas/count_26_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.842, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.732, 38.627%; route: 2.520, 56.199%; tC2Q: 0.232, 5.174%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.842, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.481</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.326</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.807</td>
</tr>
<tr>
<td class="label">From</td>
<td>fq_udCounterCostas/count_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>fq_udCounterCostas/count_17_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>interCostasClock:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>interCostasClock:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>interCostasClock</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>66</td>
<td>R30C19[0][B]</td>
<td>interCostasCounter/clkstate_s2/Q</td>
</tr>
<tr>
<td>2.842</td>
<td>2.842</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C21[0][B]</td>
<td>fq_udCounterCostas/count_7_s0/CLK</td>
</tr>
<tr>
<td>3.074</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R22C21[0][B]</td>
<td style=" font-weight:bold;">fq_udCounterCostas/count_7_s0/Q</td>
</tr>
<tr>
<td>3.978</td>
<td>0.904</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C20[0][A]</td>
<td>fq_udCounterCostas/n85_s9/I2</td>
</tr>
<tr>
<td>4.495</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C20[0][A]</td>
<td style=" background: #97FFFF;">fq_udCounterCostas/n85_s9/F</td>
</tr>
<tr>
<td>4.742</td>
<td>0.247</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C19[3][B]</td>
<td>fq_udCounterCostas/n85_s2/I3</td>
</tr>
<tr>
<td>5.113</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C19[3][B]</td>
<td style=" background: #97FFFF;">fq_udCounterCostas/n85_s2/F</td>
</tr>
<tr>
<td>5.526</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C20[3][B]</td>
<td>fq_udCounterCostas/n85_s1/I0</td>
</tr>
<tr>
<td>6.043</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R21C20[3][B]</td>
<td style=" background: #97FFFF;">fq_udCounterCostas/n85_s1/F</td>
</tr>
<tr>
<td>6.466</td>
<td>0.423</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C19[1][B]</td>
<td>fq_udCounterCostas/n89_s34/I3</td>
</tr>
<tr>
<td>6.793</td>
<td>0.327</td>
<td>tINS</td>
<td>FR</td>
<td>32</td>
<td>R23C19[1][B]</td>
<td style=" background: #97FFFF;">fq_udCounterCostas/n89_s34/F</td>
</tr>
<tr>
<td>7.326</td>
<td>0.532</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C21[1][B]</td>
<td style=" font-weight:bold;">fq_udCounterCostas/count_17_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>interCostasClock</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>66</td>
<td>R30C19[0][B]</td>
<td>interCostasCounter/clkstate_s2/Q</td>
</tr>
<tr>
<td>12.842</td>
<td>2.842</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C21[1][B]</td>
<td>fq_udCounterCostas/count_17_s0/CLK</td>
</tr>
<tr>
<td>12.807</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R22C21[1][B]</td>
<td>fq_udCounterCostas/count_17_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.842, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.732, 38.627%; route: 2.520, 56.199%; tC2Q: 0.232, 5.174%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.842, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.481</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.326</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.807</td>
</tr>
<tr>
<td class="label">From</td>
<td>fq_udCounterCostas/count_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>fq_udCounterCostas/count_16_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>interCostasClock:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>interCostasClock:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>interCostasClock</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>66</td>
<td>R30C19[0][B]</td>
<td>interCostasCounter/clkstate_s2/Q</td>
</tr>
<tr>
<td>2.842</td>
<td>2.842</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C21[0][B]</td>
<td>fq_udCounterCostas/count_7_s0/CLK</td>
</tr>
<tr>
<td>3.074</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R22C21[0][B]</td>
<td style=" font-weight:bold;">fq_udCounterCostas/count_7_s0/Q</td>
</tr>
<tr>
<td>3.978</td>
<td>0.904</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C20[0][A]</td>
<td>fq_udCounterCostas/n85_s9/I2</td>
</tr>
<tr>
<td>4.495</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C20[0][A]</td>
<td style=" background: #97FFFF;">fq_udCounterCostas/n85_s9/F</td>
</tr>
<tr>
<td>4.742</td>
<td>0.247</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C19[3][B]</td>
<td>fq_udCounterCostas/n85_s2/I3</td>
</tr>
<tr>
<td>5.113</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C19[3][B]</td>
<td style=" background: #97FFFF;">fq_udCounterCostas/n85_s2/F</td>
</tr>
<tr>
<td>5.526</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C20[3][B]</td>
<td>fq_udCounterCostas/n85_s1/I0</td>
</tr>
<tr>
<td>6.043</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R21C20[3][B]</td>
<td style=" background: #97FFFF;">fq_udCounterCostas/n85_s1/F</td>
</tr>
<tr>
<td>6.466</td>
<td>0.423</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C19[1][B]</td>
<td>fq_udCounterCostas/n89_s34/I3</td>
</tr>
<tr>
<td>6.793</td>
<td>0.327</td>
<td>tINS</td>
<td>FR</td>
<td>32</td>
<td>R23C19[1][B]</td>
<td style=" background: #97FFFF;">fq_udCounterCostas/n89_s34/F</td>
</tr>
<tr>
<td>7.326</td>
<td>0.532</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C21[1][A]</td>
<td style=" font-weight:bold;">fq_udCounterCostas/count_16_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>interCostasClock</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>66</td>
<td>R30C19[0][B]</td>
<td>interCostasCounter/clkstate_s2/Q</td>
</tr>
<tr>
<td>12.842</td>
<td>2.842</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C21[1][A]</td>
<td>fq_udCounterCostas/count_16_s0/CLK</td>
</tr>
<tr>
<td>12.807</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R22C21[1][A]</td>
<td>fq_udCounterCostas/count_16_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.842, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.732, 38.627%; route: 2.520, 56.199%; tC2Q: 0.232, 5.174%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.842, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.481</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.326</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.807</td>
</tr>
<tr>
<td class="label">From</td>
<td>fq_udCounterCostas/count_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>fq_udCounterCostas/count_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>interCostasClock:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>interCostasClock:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>interCostasClock</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>66</td>
<td>R30C19[0][B]</td>
<td>interCostasCounter/clkstate_s2/Q</td>
</tr>
<tr>
<td>2.842</td>
<td>2.842</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C21[0][B]</td>
<td>fq_udCounterCostas/count_7_s0/CLK</td>
</tr>
<tr>
<td>3.074</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R22C21[0][B]</td>
<td style=" font-weight:bold;">fq_udCounterCostas/count_7_s0/Q</td>
</tr>
<tr>
<td>3.978</td>
<td>0.904</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C20[0][A]</td>
<td>fq_udCounterCostas/n85_s9/I2</td>
</tr>
<tr>
<td>4.495</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C20[0][A]</td>
<td style=" background: #97FFFF;">fq_udCounterCostas/n85_s9/F</td>
</tr>
<tr>
<td>4.742</td>
<td>0.247</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C19[3][B]</td>
<td>fq_udCounterCostas/n85_s2/I3</td>
</tr>
<tr>
<td>5.113</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C19[3][B]</td>
<td style=" background: #97FFFF;">fq_udCounterCostas/n85_s2/F</td>
</tr>
<tr>
<td>5.526</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C20[3][B]</td>
<td>fq_udCounterCostas/n85_s1/I0</td>
</tr>
<tr>
<td>6.043</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R21C20[3][B]</td>
<td style=" background: #97FFFF;">fq_udCounterCostas/n85_s1/F</td>
</tr>
<tr>
<td>6.466</td>
<td>0.423</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C19[1][B]</td>
<td>fq_udCounterCostas/n89_s34/I3</td>
</tr>
<tr>
<td>6.793</td>
<td>0.327</td>
<td>tINS</td>
<td>FR</td>
<td>32</td>
<td>R23C19[1][B]</td>
<td style=" background: #97FFFF;">fq_udCounterCostas/n89_s34/F</td>
</tr>
<tr>
<td>7.326</td>
<td>0.532</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C21[0][A]</td>
<td style=" font-weight:bold;">fq_udCounterCostas/count_8_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>interCostasClock</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>66</td>
<td>R30C19[0][B]</td>
<td>interCostasCounter/clkstate_s2/Q</td>
</tr>
<tr>
<td>12.842</td>
<td>2.842</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C21[0][A]</td>
<td>fq_udCounterCostas/count_8_s0/CLK</td>
</tr>
<tr>
<td>12.807</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R22C21[0][A]</td>
<td>fq_udCounterCostas/count_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.842, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.732, 38.627%; route: 2.520, 56.199%; tC2Q: 0.232, 5.174%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.842, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.481</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.326</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.807</td>
</tr>
<tr>
<td class="label">From</td>
<td>fq_udCounterCostas/count_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>fq_udCounterCostas/count_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>interCostasClock:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>interCostasClock:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>interCostasClock</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>66</td>
<td>R30C19[0][B]</td>
<td>interCostasCounter/clkstate_s2/Q</td>
</tr>
<tr>
<td>2.842</td>
<td>2.842</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C21[0][B]</td>
<td>fq_udCounterCostas/count_7_s0/CLK</td>
</tr>
<tr>
<td>3.074</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R22C21[0][B]</td>
<td style=" font-weight:bold;">fq_udCounterCostas/count_7_s0/Q</td>
</tr>
<tr>
<td>3.978</td>
<td>0.904</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C20[0][A]</td>
<td>fq_udCounterCostas/n85_s9/I2</td>
</tr>
<tr>
<td>4.495</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C20[0][A]</td>
<td style=" background: #97FFFF;">fq_udCounterCostas/n85_s9/F</td>
</tr>
<tr>
<td>4.742</td>
<td>0.247</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C19[3][B]</td>
<td>fq_udCounterCostas/n85_s2/I3</td>
</tr>
<tr>
<td>5.113</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C19[3][B]</td>
<td style=" background: #97FFFF;">fq_udCounterCostas/n85_s2/F</td>
</tr>
<tr>
<td>5.526</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C20[3][B]</td>
<td>fq_udCounterCostas/n85_s1/I0</td>
</tr>
<tr>
<td>6.043</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R21C20[3][B]</td>
<td style=" background: #97FFFF;">fq_udCounterCostas/n85_s1/F</td>
</tr>
<tr>
<td>6.466</td>
<td>0.423</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C19[1][B]</td>
<td>fq_udCounterCostas/n89_s34/I3</td>
</tr>
<tr>
<td>6.793</td>
<td>0.327</td>
<td>tINS</td>
<td>FR</td>
<td>32</td>
<td>R23C19[1][B]</td>
<td style=" background: #97FFFF;">fq_udCounterCostas/n89_s34/F</td>
</tr>
<tr>
<td>7.326</td>
<td>0.532</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C21[0][B]</td>
<td style=" font-weight:bold;">fq_udCounterCostas/count_7_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>interCostasClock</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>66</td>
<td>R30C19[0][B]</td>
<td>interCostasCounter/clkstate_s2/Q</td>
</tr>
<tr>
<td>12.842</td>
<td>2.842</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C21[0][B]</td>
<td>fq_udCounterCostas/count_7_s0/CLK</td>
</tr>
<tr>
<td>12.807</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R22C21[0][B]</td>
<td>fq_udCounterCostas/count_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.842, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.732, 38.627%; route: 2.520, 56.199%; tC2Q: 0.232, 5.174%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.842, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.491</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.748</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>13.238</td>
</tr>
<tr>
<td class="label">From</td>
<td>fq_udCounterPsk/count_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>fq_udCounterPsk/count_27_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>interPskClock:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>interPskClock:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>interPskClock</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>66</td>
<td>R32C22[0][A]</td>
<td>interPskCounter/clkstate_s2/Q</td>
</tr>
<tr>
<td>3.273</td>
<td>3.273</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C22[1][B]</td>
<td>fq_udCounterPsk/count_1_s0/CLK</td>
</tr>
<tr>
<td>3.505</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R20C22[1][B]</td>
<td style=" font-weight:bold;">fq_udCounterPsk/count_1_s0/Q</td>
</tr>
<tr>
<td>4.198</td>
<td>0.693</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C22[2][B]</td>
<td>fq_udCounterPsk/n44_s4/I1</td>
</tr>
<tr>
<td>4.753</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R23C22[2][B]</td>
<td style=" background: #97FFFF;">fq_udCounterPsk/n44_s4/F</td>
</tr>
<tr>
<td>5.193</td>
<td>0.440</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C23[3][A]</td>
<td>fq_udCounterPsk/n35_s4/I1</td>
</tr>
<tr>
<td>5.748</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>14</td>
<td>R22C23[3][A]</td>
<td style=" background: #97FFFF;">fq_udCounterPsk/n35_s4/F</td>
</tr>
<tr>
<td>5.967</td>
<td>0.219</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C23[3][B]</td>
<td>fq_udCounterPsk/n25_s4/I0</td>
</tr>
<tr>
<td>6.522</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R21C23[3][B]</td>
<td style=" background: #97FFFF;">fq_udCounterPsk/n25_s4/F</td>
</tr>
<tr>
<td>7.178</td>
<td>0.656</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C22[0][A]</td>
<td>fq_udCounterPsk/n21_s3/I1</td>
</tr>
<tr>
<td>7.748</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R23C22[0][A]</td>
<td style=" background: #97FFFF;">fq_udCounterPsk/n21_s3/F</td>
</tr>
<tr>
<td>7.748</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C22[0][A]</td>
<td style=" font-weight:bold;">fq_udCounterPsk/count_27_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>interPskClock</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>66</td>
<td>R32C22[0][A]</td>
<td>interPskCounter/clkstate_s2/Q</td>
</tr>
<tr>
<td>13.273</td>
<td>3.273</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C22[0][A]</td>
<td>fq_udCounterPsk/count_27_s0/CLK</td>
</tr>
<tr>
<td>13.238</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R23C22[0][A]</td>
<td>fq_udCounterPsk/count_27_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.273, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.235, 49.952%; route: 2.007, 44.863%; tC2Q: 0.232, 5.185%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.273, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.493</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.314</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.807</td>
</tr>
<tr>
<td class="label">From</td>
<td>fq_udCounterCostas/count_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>fq_udCounterCostas/count_25_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>interCostasClock:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>interCostasClock:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>interCostasClock</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>66</td>
<td>R30C19[0][B]</td>
<td>interCostasCounter/clkstate_s2/Q</td>
</tr>
<tr>
<td>2.842</td>
<td>2.842</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C21[0][B]</td>
<td>fq_udCounterCostas/count_7_s0/CLK</td>
</tr>
<tr>
<td>3.074</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R22C21[0][B]</td>
<td style=" font-weight:bold;">fq_udCounterCostas/count_7_s0/Q</td>
</tr>
<tr>
<td>3.978</td>
<td>0.904</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C20[0][A]</td>
<td>fq_udCounterCostas/n85_s9/I2</td>
</tr>
<tr>
<td>4.495</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C20[0][A]</td>
<td style=" background: #97FFFF;">fq_udCounterCostas/n85_s9/F</td>
</tr>
<tr>
<td>4.742</td>
<td>0.247</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C19[3][B]</td>
<td>fq_udCounterCostas/n85_s2/I3</td>
</tr>
<tr>
<td>5.113</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C19[3][B]</td>
<td style=" background: #97FFFF;">fq_udCounterCostas/n85_s2/F</td>
</tr>
<tr>
<td>5.526</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C20[3][B]</td>
<td>fq_udCounterCostas/n85_s1/I0</td>
</tr>
<tr>
<td>6.043</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R21C20[3][B]</td>
<td style=" background: #97FFFF;">fq_udCounterCostas/n85_s1/F</td>
</tr>
<tr>
<td>6.466</td>
<td>0.423</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C19[1][B]</td>
<td>fq_udCounterCostas/n89_s34/I3</td>
</tr>
<tr>
<td>6.793</td>
<td>0.327</td>
<td>tINS</td>
<td>FR</td>
<td>32</td>
<td>R23C19[1][B]</td>
<td style=" background: #97FFFF;">fq_udCounterCostas/n89_s34/F</td>
</tr>
<tr>
<td>7.314</td>
<td>0.521</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C21[0][B]</td>
<td style=" font-weight:bold;">fq_udCounterCostas/count_25_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>interCostasClock</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>66</td>
<td>R30C19[0][B]</td>
<td>interCostasCounter/clkstate_s2/Q</td>
</tr>
<tr>
<td>12.842</td>
<td>2.842</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C21[0][B]</td>
<td>fq_udCounterCostas/count_25_s0/CLK</td>
</tr>
<tr>
<td>12.807</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R21C21[0][B]</td>
<td>fq_udCounterCostas/count_25_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.842, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.732, 38.728%; route: 2.508, 56.084%; tC2Q: 0.232, 5.188%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.842, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.493</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.314</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.807</td>
</tr>
<tr>
<td class="label">From</td>
<td>fq_udCounterCostas/count_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>fq_udCounterCostas/count_24_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>interCostasClock:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>interCostasClock:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>interCostasClock</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>66</td>
<td>R30C19[0][B]</td>
<td>interCostasCounter/clkstate_s2/Q</td>
</tr>
<tr>
<td>2.842</td>
<td>2.842</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C21[0][B]</td>
<td>fq_udCounterCostas/count_7_s0/CLK</td>
</tr>
<tr>
<td>3.074</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R22C21[0][B]</td>
<td style=" font-weight:bold;">fq_udCounterCostas/count_7_s0/Q</td>
</tr>
<tr>
<td>3.978</td>
<td>0.904</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C20[0][A]</td>
<td>fq_udCounterCostas/n85_s9/I2</td>
</tr>
<tr>
<td>4.495</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C20[0][A]</td>
<td style=" background: #97FFFF;">fq_udCounterCostas/n85_s9/F</td>
</tr>
<tr>
<td>4.742</td>
<td>0.247</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C19[3][B]</td>
<td>fq_udCounterCostas/n85_s2/I3</td>
</tr>
<tr>
<td>5.113</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C19[3][B]</td>
<td style=" background: #97FFFF;">fq_udCounterCostas/n85_s2/F</td>
</tr>
<tr>
<td>5.526</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C20[3][B]</td>
<td>fq_udCounterCostas/n85_s1/I0</td>
</tr>
<tr>
<td>6.043</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R21C20[3][B]</td>
<td style=" background: #97FFFF;">fq_udCounterCostas/n85_s1/F</td>
</tr>
<tr>
<td>6.466</td>
<td>0.423</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C19[1][B]</td>
<td>fq_udCounterCostas/n89_s34/I3</td>
</tr>
<tr>
<td>6.793</td>
<td>0.327</td>
<td>tINS</td>
<td>FR</td>
<td>32</td>
<td>R23C19[1][B]</td>
<td style=" background: #97FFFF;">fq_udCounterCostas/n89_s34/F</td>
</tr>
<tr>
<td>7.314</td>
<td>0.521</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C21[0][A]</td>
<td style=" font-weight:bold;">fq_udCounterCostas/count_24_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>interCostasClock</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>66</td>
<td>R30C19[0][B]</td>
<td>interCostasCounter/clkstate_s2/Q</td>
</tr>
<tr>
<td>12.842</td>
<td>2.842</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C21[0][A]</td>
<td>fq_udCounterCostas/count_24_s0/CLK</td>
</tr>
<tr>
<td>12.807</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R21C21[0][A]</td>
<td>fq_udCounterCostas/count_24_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.842, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.732, 38.728%; route: 2.508, 56.084%; tC2Q: 0.232, 5.188%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.842, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.493</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.314</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.807</td>
</tr>
<tr>
<td class="label">From</td>
<td>fq_udCounterCostas/count_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>fq_udCounterCostas/count_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>interCostasClock:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>interCostasClock:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>interCostasClock</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>66</td>
<td>R30C19[0][B]</td>
<td>interCostasCounter/clkstate_s2/Q</td>
</tr>
<tr>
<td>2.842</td>
<td>2.842</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C21[0][B]</td>
<td>fq_udCounterCostas/count_7_s0/CLK</td>
</tr>
<tr>
<td>3.074</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R22C21[0][B]</td>
<td style=" font-weight:bold;">fq_udCounterCostas/count_7_s0/Q</td>
</tr>
<tr>
<td>3.978</td>
<td>0.904</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C20[0][A]</td>
<td>fq_udCounterCostas/n85_s9/I2</td>
</tr>
<tr>
<td>4.495</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C20[0][A]</td>
<td style=" background: #97FFFF;">fq_udCounterCostas/n85_s9/F</td>
</tr>
<tr>
<td>4.742</td>
<td>0.247</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C19[3][B]</td>
<td>fq_udCounterCostas/n85_s2/I3</td>
</tr>
<tr>
<td>5.113</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C19[3][B]</td>
<td style=" background: #97FFFF;">fq_udCounterCostas/n85_s2/F</td>
</tr>
<tr>
<td>5.526</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C20[3][B]</td>
<td>fq_udCounterCostas/n85_s1/I0</td>
</tr>
<tr>
<td>6.043</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R21C20[3][B]</td>
<td style=" background: #97FFFF;">fq_udCounterCostas/n85_s1/F</td>
</tr>
<tr>
<td>6.466</td>
<td>0.423</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C19[1][B]</td>
<td>fq_udCounterCostas/n89_s34/I3</td>
</tr>
<tr>
<td>6.793</td>
<td>0.327</td>
<td>tINS</td>
<td>FR</td>
<td>32</td>
<td>R23C19[1][B]</td>
<td style=" background: #97FFFF;">fq_udCounterCostas/n89_s34/F</td>
</tr>
<tr>
<td>7.314</td>
<td>0.521</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C19[0][A]</td>
<td style=" font-weight:bold;">fq_udCounterCostas/count_4_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>interCostasClock</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>66</td>
<td>R30C19[0][B]</td>
<td>interCostasCounter/clkstate_s2/Q</td>
</tr>
<tr>
<td>12.842</td>
<td>2.842</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C19[0][A]</td>
<td>fq_udCounterCostas/count_4_s0/CLK</td>
</tr>
<tr>
<td>12.807</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R20C19[0][A]</td>
<td>fq_udCounterCostas/count_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.842, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.732, 38.728%; route: 2.508, 56.084%; tC2Q: 0.232, 5.188%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.842, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.504</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.734</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>13.238</td>
</tr>
<tr>
<td class="label">From</td>
<td>PskCounter/count_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>PskCounter/count_30_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>interPskClock:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>interPskClock:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>interPskClock</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>66</td>
<td>R32C22[0][A]</td>
<td>interPskCounter/clkstate_s2/Q</td>
</tr>
<tr>
<td>3.273</td>
<td>3.273</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C22[0][A]</td>
<td>PskCounter/count_6_s0/CLK</td>
</tr>
<tr>
<td>3.505</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R36C22[0][A]</td>
<td style=" font-weight:bold;">PskCounter/count_6_s0/Q</td>
</tr>
<tr>
<td>3.920</td>
<td>0.415</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C20[3][A]</td>
<td>PskCounter/n40_s5/I2</td>
</tr>
<tr>
<td>4.373</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R36C20[3][A]</td>
<td style=" background: #97FFFF;">PskCounter/n40_s5/F</td>
</tr>
<tr>
<td>4.945</td>
<td>0.572</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C23[3][B]</td>
<td>PskCounter/n35_s4/I2</td>
</tr>
<tr>
<td>5.462</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R36C23[3][B]</td>
<td style=" background: #97FFFF;">PskCounter/n35_s4/F</td>
</tr>
<tr>
<td>6.155</td>
<td>0.693</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C20[0][A]</td>
<td>PskCounter/n25_s4/I1</td>
</tr>
<tr>
<td>6.672</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R35C20[0][A]</td>
<td style=" background: #97FFFF;">PskCounter/n25_s4/F</td>
</tr>
<tr>
<td>7.185</td>
<td>0.513</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C22[0][A]</td>
<td>PskCounter/n18_s3/I0</td>
</tr>
<tr>
<td>7.734</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R35C22[0][A]</td>
<td style=" background: #97FFFF;">PskCounter/n18_s3/F</td>
</tr>
<tr>
<td>7.734</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C22[0][A]</td>
<td style=" font-weight:bold;">PskCounter/count_30_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>interPskClock</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>66</td>
<td>R32C22[0][A]</td>
<td>interPskCounter/clkstate_s2/Q</td>
</tr>
<tr>
<td>13.273</td>
<td>3.273</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C22[0][A]</td>
<td>PskCounter/count_30_s0/CLK</td>
</tr>
<tr>
<td>13.238</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R35C22[0][A]</td>
<td>PskCounter/count_30_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.273, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.036, 45.644%; route: 2.193, 49.155%; tC2Q: 0.232, 5.201%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.273, 100.000%</td>
</tr>
</table>
<h3><a name="Hold_Analysis">Hold Analysis Report</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.356</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.931</td>
</tr>
<tr>
<td class="label">From</td>
<td>CostasCounter/count_21_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>CostasCounter/count_21_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>interCostasClock:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>interCostasClock:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>interCostasClock</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>66</td>
<td>R30C19[0][B]</td>
<td>interCostasCounter/clkstate_s2/Q</td>
</tr>
<tr>
<td>1.920</td>
<td>1.920</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C21[1][A]</td>
<td>CostasCounter/count_21_s0/CLK</td>
</tr>
<tr>
<td>2.122</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R24C21[1][A]</td>
<td style=" font-weight:bold;">CostasCounter/count_21_s0/Q</td>
</tr>
<tr>
<td>2.124</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C21[1][A]</td>
<td>CostasCounter/n27_s3/I3</td>
</tr>
<tr>
<td>2.356</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R24C21[1][A]</td>
<td style=" background: #97FFFF;">CostasCounter/n27_s3/F</td>
</tr>
<tr>
<td>2.356</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C21[1][A]</td>
<td style=" font-weight:bold;">CostasCounter/count_21_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>interCostasClock</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>66</td>
<td>R30C19[0][B]</td>
<td>interCostasCounter/clkstate_s2/Q</td>
</tr>
<tr>
<td>1.920</td>
<td>1.920</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C21[1][A]</td>
<td>CostasCounter/count_21_s0/CLK</td>
</tr>
<tr>
<td>1.931</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R24C21[1][A]</td>
<td>CostasCounter/count_21_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.920, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.920, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.356</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.931</td>
</tr>
<tr>
<td class="label">From</td>
<td>CostasCounter/count_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>CostasCounter/count_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>interCostasClock:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>interCostasClock:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>interCostasClock</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>66</td>
<td>R30C19[0][B]</td>
<td>interCostasCounter/clkstate_s2/Q</td>
</tr>
<tr>
<td>1.920</td>
<td>1.920</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C20[0][A]</td>
<td>CostasCounter/count_1_s0/CLK</td>
</tr>
<tr>
<td>2.122</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R25C20[0][A]</td>
<td style=" font-weight:bold;">CostasCounter/count_1_s0/Q</td>
</tr>
<tr>
<td>2.124</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C20[0][A]</td>
<td>CostasCounter/n119_s5/I1</td>
</tr>
<tr>
<td>2.356</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R25C20[0][A]</td>
<td style=" background: #97FFFF;">CostasCounter/n119_s5/F</td>
</tr>
<tr>
<td>2.356</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C20[0][A]</td>
<td style=" font-weight:bold;">CostasCounter/count_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>interCostasClock</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>66</td>
<td>R30C19[0][B]</td>
<td>interCostasCounter/clkstate_s2/Q</td>
</tr>
<tr>
<td>1.920</td>
<td>1.920</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C20[0][A]</td>
<td>CostasCounter/count_1_s0/CLK</td>
</tr>
<tr>
<td>1.931</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R25C20[0][A]</td>
<td>CostasCounter/count_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.920, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.920, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.748</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.323</td>
</tr>
<tr>
<td class="label">From</td>
<td>counter600/count_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>counter600/count_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pps:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pps:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pps</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT40[A]</td>
<td>pps_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>21</td>
<td>IOT40[A]</td>
<td>pps_ibuf/O</td>
</tr>
<tr>
<td>3.312</td>
<td>1.920</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C25[0][A]</td>
<td>counter600/count_7_s0/CLK</td>
</tr>
<tr>
<td>3.514</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R27C25[0][A]</td>
<td style=" font-weight:bold;">counter600/count_7_s0/Q</td>
</tr>
<tr>
<td>3.516</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C25[0][A]</td>
<td>counter600/n8_s3/I0</td>
</tr>
<tr>
<td>3.748</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R27C25[0][A]</td>
<td style=" background: #97FFFF;">counter600/n8_s3/F</td>
</tr>
<tr>
<td>3.748</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C25[0][A]</td>
<td style=" font-weight:bold;">counter600/count_7_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pps</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT40[A]</td>
<td>pps_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>21</td>
<td>IOT40[A]</td>
<td>pps_ibuf/O</td>
</tr>
<tr>
<td>3.312</td>
<td>1.920</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C25[0][A]</td>
<td>counter600/count_7_s0/CLK</td>
</tr>
<tr>
<td>3.323</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R27C25[0][A]</td>
<td>counter600/count_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 42.033%; route: 1.920, 57.967%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 42.033%; route: 1.920, 57.967%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.748</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.323</td>
</tr>
<tr>
<td class="label">From</td>
<td>counter600/count_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>counter600/count_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pps:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pps:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pps</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT40[A]</td>
<td>pps_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>21</td>
<td>IOT40[A]</td>
<td>pps_ibuf/O</td>
</tr>
<tr>
<td>3.312</td>
<td>1.920</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C22[1][A]</td>
<td>counter600/count_6_s0/CLK</td>
</tr>
<tr>
<td>3.514</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R27C22[1][A]</td>
<td style=" font-weight:bold;">counter600/count_6_s0/Q</td>
</tr>
<tr>
<td>3.516</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C22[1][A]</td>
<td>counter600/n9_s3/I3</td>
</tr>
<tr>
<td>3.748</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R27C22[1][A]</td>
<td style=" background: #97FFFF;">counter600/n9_s3/F</td>
</tr>
<tr>
<td>3.748</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C22[1][A]</td>
<td style=" font-weight:bold;">counter600/count_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pps</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT40[A]</td>
<td>pps_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>21</td>
<td>IOT40[A]</td>
<td>pps_ibuf/O</td>
</tr>
<tr>
<td>3.312</td>
<td>1.920</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C22[1][A]</td>
<td>counter600/count_6_s0/CLK</td>
</tr>
<tr>
<td>3.323</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R27C22[1][A]</td>
<td>counter600/count_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 42.033%; route: 1.920, 57.967%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 42.033%; route: 1.920, 57.967%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.655</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.229</td>
</tr>
<tr>
<td class="label">From</td>
<td>fq_udCounterPsk/count_24_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>fq_udCounterPsk/count_24_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>interPskClock:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>interPskClock:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>interPskClock</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>66</td>
<td>R32C22[0][A]</td>
<td>interPskCounter/clkstate_s2/Q</td>
</tr>
<tr>
<td>2.218</td>
<td>2.218</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C22[1][A]</td>
<td>fq_udCounterPsk/count_24_s0/CLK</td>
</tr>
<tr>
<td>2.420</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R20C22[1][A]</td>
<td style=" font-weight:bold;">fq_udCounterPsk/count_24_s0/Q</td>
</tr>
<tr>
<td>2.423</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C22[1][A]</td>
<td>fq_udCounterPsk/n24_s4/I3</td>
</tr>
<tr>
<td>2.655</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R20C22[1][A]</td>
<td style=" background: #97FFFF;">fq_udCounterPsk/n24_s4/F</td>
</tr>
<tr>
<td>2.655</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C22[1][A]</td>
<td style=" font-weight:bold;">fq_udCounterPsk/count_24_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>interPskClock</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>66</td>
<td>R32C22[0][A]</td>
<td>interPskCounter/clkstate_s2/Q</td>
</tr>
<tr>
<td>2.218</td>
<td>2.218</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C22[1][A]</td>
<td>fq_udCounterPsk/count_24_s0/CLK</td>
</tr>
<tr>
<td>2.229</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R20C22[1][A]</td>
<td>fq_udCounterPsk/count_24_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.218, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.218, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.655</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.229</td>
</tr>
<tr>
<td class="label">From</td>
<td>fq_udCounterPsk/count_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>fq_udCounterPsk/count_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>interPskClock:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>interPskClock:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>interPskClock</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>66</td>
<td>R32C22[0][A]</td>
<td>interPskCounter/clkstate_s2/Q</td>
</tr>
<tr>
<td>2.218</td>
<td>2.218</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C22[0][A]</td>
<td>fq_udCounterPsk/count_7_s0/CLK</td>
</tr>
<tr>
<td>2.420</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R22C22[0][A]</td>
<td style=" font-weight:bold;">fq_udCounterPsk/count_7_s0/Q</td>
</tr>
<tr>
<td>2.423</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C22[0][A]</td>
<td>fq_udCounterPsk/n41_s3/I2</td>
</tr>
<tr>
<td>2.655</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R22C22[0][A]</td>
<td style=" background: #97FFFF;">fq_udCounterPsk/n41_s3/F</td>
</tr>
<tr>
<td>2.655</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C22[0][A]</td>
<td style=" font-weight:bold;">fq_udCounterPsk/count_7_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>interPskClock</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>66</td>
<td>R32C22[0][A]</td>
<td>interPskCounter/clkstate_s2/Q</td>
</tr>
<tr>
<td>2.218</td>
<td>2.218</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C22[0][A]</td>
<td>fq_udCounterPsk/count_7_s0/CLK</td>
</tr>
<tr>
<td>2.229</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R22C22[0][A]</td>
<td>fq_udCounterPsk/count_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.218, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.218, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.655</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.229</td>
</tr>
<tr>
<td class="label">From</td>
<td>PskCounter/count_18_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>PskCounter/count_18_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>interPskClock:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>interPskClock:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>interPskClock</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>66</td>
<td>R32C22[0][A]</td>
<td>interPskCounter/clkstate_s2/Q</td>
</tr>
<tr>
<td>2.218</td>
<td>2.218</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C23[0][A]</td>
<td>PskCounter/count_18_s0/CLK</td>
</tr>
<tr>
<td>2.420</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R36C23[0][A]</td>
<td style=" font-weight:bold;">PskCounter/count_18_s0/Q</td>
</tr>
<tr>
<td>2.423</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C23[0][A]</td>
<td>PskCounter/n30_s3/I3</td>
</tr>
<tr>
<td>2.655</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R36C23[0][A]</td>
<td style=" background: #97FFFF;">PskCounter/n30_s3/F</td>
</tr>
<tr>
<td>2.655</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C23[0][A]</td>
<td style=" font-weight:bold;">PskCounter/count_18_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>interPskClock</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>66</td>
<td>R32C22[0][A]</td>
<td>interPskCounter/clkstate_s2/Q</td>
</tr>
<tr>
<td>2.218</td>
<td>2.218</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C23[0][A]</td>
<td>PskCounter/count_18_s0/CLK</td>
</tr>
<tr>
<td>2.229</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R36C23[0][A]</td>
<td>PskCounter/count_18_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.218, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.218, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.655</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.229</td>
</tr>
<tr>
<td class="label">From</td>
<td>PskCounter/count_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>PskCounter/count_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>interPskClock:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>interPskClock:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>interPskClock</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>66</td>
<td>R32C22[0][A]</td>
<td>interPskCounter/clkstate_s2/Q</td>
</tr>
<tr>
<td>2.218</td>
<td>2.218</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C22[0][A]</td>
<td>PskCounter/count_6_s0/CLK</td>
</tr>
<tr>
<td>2.420</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R36C22[0][A]</td>
<td style=" font-weight:bold;">PskCounter/count_6_s0/Q</td>
</tr>
<tr>
<td>2.423</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C22[0][A]</td>
<td>PskCounter/n42_s5/I0</td>
</tr>
<tr>
<td>2.655</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R36C22[0][A]</td>
<td style=" background: #97FFFF;">PskCounter/n42_s5/F</td>
</tr>
<tr>
<td>2.655</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C22[0][A]</td>
<td style=" font-weight:bold;">PskCounter/count_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>interPskClock</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>66</td>
<td>R32C22[0][A]</td>
<td>interPskCounter/clkstate_s2/Q</td>
</tr>
<tr>
<td>2.218</td>
<td>2.218</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C22[0][A]</td>
<td>PskCounter/count_6_s0/CLK</td>
</tr>
<tr>
<td>2.229</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R36C22[0][A]</td>
<td>PskCounter/count_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.218, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.218, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.655</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.229</td>
</tr>
<tr>
<td class="label">From</td>
<td>PskCounter/count_31_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>PskCounter/count_31_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>interPskClock:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>interPskClock:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>interPskClock</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>66</td>
<td>R32C22[0][A]</td>
<td>interPskCounter/clkstate_s2/Q</td>
</tr>
<tr>
<td>2.218</td>
<td>2.218</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C22[1][A]</td>
<td>PskCounter/count_31_s0/CLK</td>
</tr>
<tr>
<td>2.420</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R35C22[1][A]</td>
<td style=" font-weight:bold;">PskCounter/count_31_s0/Q</td>
</tr>
<tr>
<td>2.423</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C22[1][A]</td>
<td>PskCounter/n17_s2/I3</td>
</tr>
<tr>
<td>2.655</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R35C22[1][A]</td>
<td style=" background: #97FFFF;">PskCounter/n17_s2/F</td>
</tr>
<tr>
<td>2.655</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C22[1][A]</td>
<td style=" font-weight:bold;">PskCounter/count_31_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>interPskClock</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>66</td>
<td>R32C22[0][A]</td>
<td>interPskCounter/clkstate_s2/Q</td>
</tr>
<tr>
<td>2.218</td>
<td>2.218</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C22[1][A]</td>
<td>PskCounter/count_31_s0/CLK</td>
</tr>
<tr>
<td>2.229</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R35C22[1][A]</td>
<td>PskCounter/count_31_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.218, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.218, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.655</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.229</td>
</tr>
<tr>
<td class="label">From</td>
<td>PskCounter/clkstate_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>PskCounter/clkstate_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>interPskClock:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>interPskClock:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>interPskClock</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>66</td>
<td>R32C22[0][A]</td>
<td>interPskCounter/clkstate_s2/Q</td>
</tr>
<tr>
<td>2.218</td>
<td>2.218</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C20[0][A]</td>
<td>PskCounter/clkstate_s2/CLK</td>
</tr>
<tr>
<td>2.420</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R36C20[0][A]</td>
<td style=" font-weight:bold;">PskCounter/clkstate_s2/Q</td>
</tr>
<tr>
<td>2.423</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C20[0][A]</td>
<td>PskCounter/n85_s12/I3</td>
</tr>
<tr>
<td>2.655</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R36C20[0][A]</td>
<td style=" background: #97FFFF;">PskCounter/n85_s12/F</td>
</tr>
<tr>
<td>2.655</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C20[0][A]</td>
<td style=" font-weight:bold;">PskCounter/clkstate_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>interPskClock</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>66</td>
<td>R32C22[0][A]</td>
<td>interPskCounter/clkstate_s2/Q</td>
</tr>
<tr>
<td>2.218</td>
<td>2.218</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C20[0][A]</td>
<td>PskCounter/clkstate_s2/CLK</td>
</tr>
<tr>
<td>2.229</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R36C20[0][A]</td>
<td>PskCounter/clkstate_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.218, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.218, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.886</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.461</td>
</tr>
<tr>
<td class="label">From</td>
<td>interPskCounter/syncd_s5</td>
</tr>
<tr>
<td class="label">To</td>
<td>interPskCounter/syncd_s5</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk10M_w:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk10M_w:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk10M_w</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB42[B]</td>
<td>clk10M_w_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>68</td>
<td>IOB42[B]</td>
<td>clk10M_w_ibuf/O</td>
</tr>
<tr>
<td>3.450</td>
<td>2.058</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C23[0][A]</td>
<td>interPskCounter/syncd_s5/CLK</td>
</tr>
<tr>
<td>3.652</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R30C23[0][A]</td>
<td style=" font-weight:bold;">interPskCounter/syncd_s5/Q</td>
</tr>
<tr>
<td>3.654</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C23[0][A]</td>
<td>interPskCounter/n138_s14/I0</td>
</tr>
<tr>
<td>3.886</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R30C23[0][A]</td>
<td style=" background: #97FFFF;">interPskCounter/n138_s14/F</td>
</tr>
<tr>
<td>3.886</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C23[0][A]</td>
<td style=" font-weight:bold;">interPskCounter/syncd_s5/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk10M_w</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB42[B]</td>
<td>clk10M_w_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>68</td>
<td>IOB42[B]</td>
<td>clk10M_w_ibuf/O</td>
</tr>
<tr>
<td>3.450</td>
<td>2.058</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C23[0][A]</td>
<td>interPskCounter/syncd_s5/CLK</td>
</tr>
<tr>
<td>3.461</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R30C23[0][A]</td>
<td>interPskCounter/syncd_s5</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 40.351%; route: 2.058, 59.649%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 40.351%; route: 2.058, 59.649%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.886</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.461</td>
</tr>
<tr>
<td class="label">From</td>
<td>interCostasCounter/count_31_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>interCostasCounter/count_31_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk10M_w:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk10M_w:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk10M_w</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB42[B]</td>
<td>clk10M_w_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>68</td>
<td>IOB42[B]</td>
<td>clk10M_w_ibuf/O</td>
</tr>
<tr>
<td>3.450</td>
<td>2.058</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C21[1][A]</td>
<td>interCostasCounter/count_31_s0/CLK</td>
</tr>
<tr>
<td>3.652</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R30C21[1][A]</td>
<td style=" font-weight:bold;">interCostasCounter/count_31_s0/Q</td>
</tr>
<tr>
<td>3.654</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C21[1][A]</td>
<td>interCostasCounter/n24_s2/I3</td>
</tr>
<tr>
<td>3.886</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R30C21[1][A]</td>
<td style=" background: #97FFFF;">interCostasCounter/n24_s2/F</td>
</tr>
<tr>
<td>3.886</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C21[1][A]</td>
<td style=" font-weight:bold;">interCostasCounter/count_31_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk10M_w</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB42[B]</td>
<td>clk10M_w_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>68</td>
<td>IOB42[B]</td>
<td>clk10M_w_ibuf/O</td>
</tr>
<tr>
<td>3.450</td>
<td>2.058</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C21[1][A]</td>
<td>interCostasCounter/count_31_s0/CLK</td>
</tr>
<tr>
<td>3.461</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R30C21[1][A]</td>
<td>interCostasCounter/count_31_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 40.351%; route: 2.058, 59.649%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 40.351%; route: 2.058, 59.649%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.427</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.749</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.323</td>
</tr>
<tr>
<td class="label">From</td>
<td>counter60/count_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>counter60/count_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pps:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pps:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pps</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT40[A]</td>
<td>pps_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>21</td>
<td>IOT40[A]</td>
<td>pps_ibuf/O</td>
</tr>
<tr>
<td>3.312</td>
<td>1.920</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C20[0][A]</td>
<td>counter60/count_4_s0/CLK</td>
</tr>
<tr>
<td>3.514</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R27C20[0][A]</td>
<td style=" font-weight:bold;">counter60/count_4_s0/Q</td>
</tr>
<tr>
<td>3.517</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C20[0][A]</td>
<td>counter60/n7_s3/I0</td>
</tr>
<tr>
<td>3.749</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R27C20[0][A]</td>
<td style=" background: #97FFFF;">counter60/n7_s3/F</td>
</tr>
<tr>
<td>3.749</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C20[0][A]</td>
<td style=" font-weight:bold;">counter60/count_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pps</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT40[A]</td>
<td>pps_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>21</td>
<td>IOT40[A]</td>
<td>pps_ibuf/O</td>
</tr>
<tr>
<td>3.312</td>
<td>1.920</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C20[0][A]</td>
<td>counter60/count_4_s0/CLK</td>
</tr>
<tr>
<td>3.323</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R27C20[0][A]</td>
<td>counter60/count_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 42.033%; route: 1.920, 57.967%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.008%; route: 0.004, 0.838%; tC2Q: 0.202, 46.154%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 42.033%; route: 1.920, 57.967%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.427</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.749</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.323</td>
</tr>
<tr>
<td class="label">From</td>
<td>counter60/unlock_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>counter60/unlock_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pps:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pps:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pps</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT40[A]</td>
<td>pps_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>21</td>
<td>IOT40[A]</td>
<td>pps_ibuf/O</td>
</tr>
<tr>
<td>3.312</td>
<td>1.920</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C19[0][A]</td>
<td>counter60/unlock_s2/CLK</td>
</tr>
<tr>
<td>3.514</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>7</td>
<td>R27C19[0][A]</td>
<td style=" font-weight:bold;">counter60/unlock_s2/Q</td>
</tr>
<tr>
<td>3.517</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C19[0][A]</td>
<td>counter60/n21_s4/I3</td>
</tr>
<tr>
<td>3.749</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R27C19[0][A]</td>
<td style=" background: #97FFFF;">counter60/n21_s4/F</td>
</tr>
<tr>
<td>3.749</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C19[0][A]</td>
<td style=" font-weight:bold;">counter60/unlock_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pps</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT40[A]</td>
<td>pps_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>21</td>
<td>IOT40[A]</td>
<td>pps_ibuf/O</td>
</tr>
<tr>
<td>3.312</td>
<td>1.920</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C19[0][A]</td>
<td>counter60/unlock_s2/CLK</td>
</tr>
<tr>
<td>3.323</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R27C19[0][A]</td>
<td>counter60/unlock_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 42.033%; route: 1.920, 57.967%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.008%; route: 0.004, 0.838%; tC2Q: 0.202, 46.154%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 42.033%; route: 1.920, 57.967%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.427</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.749</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.323</td>
</tr>
<tr>
<td class="label">From</td>
<td>counter600/count_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>counter600/count_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pps:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pps:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pps</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT40[A]</td>
<td>pps_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>21</td>
<td>IOT40[A]</td>
<td>pps_ibuf/O</td>
</tr>
<tr>
<td>3.312</td>
<td>1.920</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C24[1][A]</td>
<td>counter600/count_8_s0/CLK</td>
</tr>
<tr>
<td>3.514</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R27C24[1][A]</td>
<td style=" font-weight:bold;">counter600/count_8_s0/Q</td>
</tr>
<tr>
<td>3.517</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C24[1][A]</td>
<td>counter600/n7_s3/I2</td>
</tr>
<tr>
<td>3.749</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R27C24[1][A]</td>
<td style=" background: #97FFFF;">counter600/n7_s3/F</td>
</tr>
<tr>
<td>3.749</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C24[1][A]</td>
<td style=" font-weight:bold;">counter600/count_8_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pps</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT40[A]</td>
<td>pps_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>21</td>
<td>IOT40[A]</td>
<td>pps_ibuf/O</td>
</tr>
<tr>
<td>3.312</td>
<td>1.920</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C24[1][A]</td>
<td>counter600/count_8_s0/CLK</td>
</tr>
<tr>
<td>3.323</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R27C24[1][A]</td>
<td>counter600/count_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 42.033%; route: 1.920, 57.967%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.008%; route: 0.004, 0.838%; tC2Q: 0.202, 46.154%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 42.033%; route: 1.920, 57.967%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.427</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.749</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.323</td>
</tr>
<tr>
<td class="label">From</td>
<td>counter600/count_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>counter600/count_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pps:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pps:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pps</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT40[A]</td>
<td>pps_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>21</td>
<td>IOT40[A]</td>
<td>pps_ibuf/O</td>
</tr>
<tr>
<td>3.312</td>
<td>1.920</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C24[0][A]</td>
<td>counter600/count_5_s0/CLK</td>
</tr>
<tr>
<td>3.514</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R27C24[0][A]</td>
<td style=" font-weight:bold;">counter600/count_5_s0/Q</td>
</tr>
<tr>
<td>3.517</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C24[0][A]</td>
<td>counter600/n10_s3/I2</td>
</tr>
<tr>
<td>3.749</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R27C24[0][A]</td>
<td style=" background: #97FFFF;">counter600/n10_s3/F</td>
</tr>
<tr>
<td>3.749</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C24[0][A]</td>
<td style=" font-weight:bold;">counter600/count_5_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pps</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT40[A]</td>
<td>pps_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>21</td>
<td>IOT40[A]</td>
<td>pps_ibuf/O</td>
</tr>
<tr>
<td>3.312</td>
<td>1.920</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C24[0][A]</td>
<td>counter600/count_5_s0/CLK</td>
</tr>
<tr>
<td>3.323</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R27C24[0][A]</td>
<td>counter600/count_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 42.033%; route: 1.920, 57.967%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.008%; route: 0.004, 0.838%; tC2Q: 0.202, 46.154%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 42.033%; route: 1.920, 57.967%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.427</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.656</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.229</td>
</tr>
<tr>
<td class="label">From</td>
<td>fq_udCounterPsk/count_27_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>fq_udCounterPsk/count_27_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>interPskClock:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>interPskClock:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>interPskClock</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>66</td>
<td>R32C22[0][A]</td>
<td>interPskCounter/clkstate_s2/Q</td>
</tr>
<tr>
<td>2.218</td>
<td>2.218</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C22[0][A]</td>
<td>fq_udCounterPsk/count_27_s0/CLK</td>
</tr>
<tr>
<td>2.420</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R23C22[0][A]</td>
<td style=" font-weight:bold;">fq_udCounterPsk/count_27_s0/Q</td>
</tr>
<tr>
<td>2.424</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C22[0][A]</td>
<td>fq_udCounterPsk/n21_s3/I3</td>
</tr>
<tr>
<td>2.656</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R23C22[0][A]</td>
<td style=" background: #97FFFF;">fq_udCounterPsk/n21_s3/F</td>
</tr>
<tr>
<td>2.656</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C22[0][A]</td>
<td style=" font-weight:bold;">fq_udCounterPsk/count_27_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>interPskClock</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>66</td>
<td>R32C22[0][A]</td>
<td>interPskCounter/clkstate_s2/Q</td>
</tr>
<tr>
<td>2.218</td>
<td>2.218</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C22[0][A]</td>
<td>fq_udCounterPsk/count_27_s0/CLK</td>
</tr>
<tr>
<td>2.229</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R23C22[0][A]</td>
<td>fq_udCounterPsk/count_27_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.218, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.008%; route: 0.004, 0.838%; tC2Q: 0.202, 46.154%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.218, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.427</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.656</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.229</td>
</tr>
<tr>
<td class="label">From</td>
<td>fq_udCounterPsk/count_26_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>fq_udCounterPsk/count_26_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>interPskClock:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>interPskClock:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>interPskClock</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>66</td>
<td>R32C22[0][A]</td>
<td>interPskCounter/clkstate_s2/Q</td>
</tr>
<tr>
<td>2.218</td>
<td>2.218</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C24[0][A]</td>
<td>fq_udCounterPsk/count_26_s0/CLK</td>
</tr>
<tr>
<td>2.420</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R22C24[0][A]</td>
<td style=" font-weight:bold;">fq_udCounterPsk/count_26_s0/Q</td>
</tr>
<tr>
<td>2.424</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C24[0][A]</td>
<td>fq_udCounterPsk/n22_s5/I3</td>
</tr>
<tr>
<td>2.656</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R22C24[0][A]</td>
<td style=" background: #97FFFF;">fq_udCounterPsk/n22_s5/F</td>
</tr>
<tr>
<td>2.656</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C24[0][A]</td>
<td style=" font-weight:bold;">fq_udCounterPsk/count_26_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>interPskClock</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>66</td>
<td>R32C22[0][A]</td>
<td>interPskCounter/clkstate_s2/Q</td>
</tr>
<tr>
<td>2.218</td>
<td>2.218</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C24[0][A]</td>
<td>fq_udCounterPsk/count_26_s0/CLK</td>
</tr>
<tr>
<td>2.229</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R22C24[0][A]</td>
<td>fq_udCounterPsk/count_26_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.218, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.008%; route: 0.004, 0.838%; tC2Q: 0.202, 46.154%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.218, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.427</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.656</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.229</td>
</tr>
<tr>
<td class="label">From</td>
<td>fq_udCounterPsk/count_22_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>fq_udCounterPsk/count_22_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>interPskClock:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>interPskClock:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>interPskClock</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>66</td>
<td>R32C22[0][A]</td>
<td>interPskCounter/clkstate_s2/Q</td>
</tr>
<tr>
<td>2.218</td>
<td>2.218</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C22[1][A]</td>
<td>fq_udCounterPsk/count_22_s0/CLK</td>
</tr>
<tr>
<td>2.420</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R21C22[1][A]</td>
<td style=" font-weight:bold;">fq_udCounterPsk/count_22_s0/Q</td>
</tr>
<tr>
<td>2.424</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C22[1][A]</td>
<td>fq_udCounterPsk/n26_s3/I2</td>
</tr>
<tr>
<td>2.656</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R21C22[1][A]</td>
<td style=" background: #97FFFF;">fq_udCounterPsk/n26_s3/F</td>
</tr>
<tr>
<td>2.656</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C22[1][A]</td>
<td style=" font-weight:bold;">fq_udCounterPsk/count_22_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>interPskClock</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>66</td>
<td>R32C22[0][A]</td>
<td>interPskCounter/clkstate_s2/Q</td>
</tr>
<tr>
<td>2.218</td>
<td>2.218</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C22[1][A]</td>
<td>fq_udCounterPsk/count_22_s0/CLK</td>
</tr>
<tr>
<td>2.229</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R21C22[1][A]</td>
<td>fq_udCounterPsk/count_22_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.218, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.008%; route: 0.004, 0.838%; tC2Q: 0.202, 46.154%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.218, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.427</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.656</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.229</td>
</tr>
<tr>
<td class="label">From</td>
<td>fq_udCounterPsk/count_13_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>fq_udCounterPsk/count_13_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>interPskClock:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>interPskClock:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>interPskClock</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>66</td>
<td>R32C22[0][A]</td>
<td>interPskCounter/clkstate_s2/Q</td>
</tr>
<tr>
<td>2.218</td>
<td>2.218</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C23[0][A]</td>
<td>fq_udCounterPsk/count_13_s0/CLK</td>
</tr>
<tr>
<td>2.420</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>6</td>
<td>R20C23[0][A]</td>
<td style=" font-weight:bold;">fq_udCounterPsk/count_13_s0/Q</td>
</tr>
<tr>
<td>2.424</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C23[0][A]</td>
<td>fq_udCounterPsk/n35_s3/I0</td>
</tr>
<tr>
<td>2.656</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R20C23[0][A]</td>
<td style=" background: #97FFFF;">fq_udCounterPsk/n35_s3/F</td>
</tr>
<tr>
<td>2.656</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C23[0][A]</td>
<td style=" font-weight:bold;">fq_udCounterPsk/count_13_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>interPskClock</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>66</td>
<td>R32C22[0][A]</td>
<td>interPskCounter/clkstate_s2/Q</td>
</tr>
<tr>
<td>2.218</td>
<td>2.218</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C23[0][A]</td>
<td>fq_udCounterPsk/count_13_s0/CLK</td>
</tr>
<tr>
<td>2.229</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R20C23[0][A]</td>
<td>fq_udCounterPsk/count_13_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.218, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.008%; route: 0.004, 0.838%; tC2Q: 0.202, 46.154%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.218, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.427</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.656</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.229</td>
</tr>
<tr>
<td class="label">From</td>
<td>fq_udCounterPsk/count_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>fq_udCounterPsk/count_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>interPskClock:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>interPskClock:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>interPskClock</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>66</td>
<td>R32C22[0][A]</td>
<td>interPskCounter/clkstate_s2/Q</td>
</tr>
<tr>
<td>2.218</td>
<td>2.218</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C24[1][A]</td>
<td>fq_udCounterPsk/count_8_s0/CLK</td>
</tr>
<tr>
<td>2.420</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R22C24[1][A]</td>
<td style=" font-weight:bold;">fq_udCounterPsk/count_8_s0/Q</td>
</tr>
<tr>
<td>2.424</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C24[1][A]</td>
<td>fq_udCounterPsk/n40_s6/I0</td>
</tr>
<tr>
<td>2.656</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R22C24[1][A]</td>
<td style=" background: #97FFFF;">fq_udCounterPsk/n40_s6/F</td>
</tr>
<tr>
<td>2.656</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C24[1][A]</td>
<td style=" font-weight:bold;">fq_udCounterPsk/count_8_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>interPskClock</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>66</td>
<td>R32C22[0][A]</td>
<td>interPskCounter/clkstate_s2/Q</td>
</tr>
<tr>
<td>2.218</td>
<td>2.218</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C24[1][A]</td>
<td>fq_udCounterPsk/count_8_s0/CLK</td>
</tr>
<tr>
<td>2.229</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R22C24[1][A]</td>
<td>fq_udCounterPsk/count_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.218, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.008%; route: 0.004, 0.838%; tC2Q: 0.202, 46.154%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.218, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.427</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.656</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.229</td>
</tr>
<tr>
<td class="label">From</td>
<td>fq_udCounterPsk/count_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>fq_udCounterPsk/count_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>interPskClock:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>interPskClock:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>interPskClock</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>66</td>
<td>R32C22[0][A]</td>
<td>interPskCounter/clkstate_s2/Q</td>
</tr>
<tr>
<td>2.218</td>
<td>2.218</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C22[1][A]</td>
<td>fq_udCounterPsk/count_3_s0/CLK</td>
</tr>
<tr>
<td>2.420</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R22C22[1][A]</td>
<td style=" font-weight:bold;">fq_udCounterPsk/count_3_s0/Q</td>
</tr>
<tr>
<td>2.424</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C22[1][A]</td>
<td>fq_udCounterPsk/n45_s3/I3</td>
</tr>
<tr>
<td>2.656</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R22C22[1][A]</td>
<td style=" background: #97FFFF;">fq_udCounterPsk/n45_s3/F</td>
</tr>
<tr>
<td>2.656</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C22[1][A]</td>
<td style=" font-weight:bold;">fq_udCounterPsk/count_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>interPskClock</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>66</td>
<td>R32C22[0][A]</td>
<td>interPskCounter/clkstate_s2/Q</td>
</tr>
<tr>
<td>2.218</td>
<td>2.218</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C22[1][A]</td>
<td>fq_udCounterPsk/count_3_s0/CLK</td>
</tr>
<tr>
<td>2.229</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R22C22[1][A]</td>
<td>fq_udCounterPsk/count_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.218, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.008%; route: 0.004, 0.838%; tC2Q: 0.202, 46.154%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.218, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.427</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.656</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.229</td>
</tr>
<tr>
<td class="label">From</td>
<td>fq_udCounterPsk/count_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>fq_udCounterPsk/count_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>interPskClock:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>interPskClock:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>interPskClock</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>66</td>
<td>R32C22[0][A]</td>
<td>interPskCounter/clkstate_s2/Q</td>
</tr>
<tr>
<td>2.218</td>
<td>2.218</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C22[1][A]</td>
<td>fq_udCounterPsk/count_2_s0/CLK</td>
</tr>
<tr>
<td>2.420</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R23C22[1][A]</td>
<td style=" font-weight:bold;">fq_udCounterPsk/count_2_s0/Q</td>
</tr>
<tr>
<td>2.424</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C22[1][A]</td>
<td>fq_udCounterPsk/n119_s5/I3</td>
</tr>
<tr>
<td>2.656</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R23C22[1][A]</td>
<td style=" background: #97FFFF;">fq_udCounterPsk/n119_s5/F</td>
</tr>
<tr>
<td>2.656</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C22[1][A]</td>
<td style=" font-weight:bold;">fq_udCounterPsk/count_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>interPskClock</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>66</td>
<td>R32C22[0][A]</td>
<td>interPskCounter/clkstate_s2/Q</td>
</tr>
<tr>
<td>2.218</td>
<td>2.218</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C22[1][A]</td>
<td>fq_udCounterPsk/count_2_s0/CLK</td>
</tr>
<tr>
<td>2.229</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R23C22[1][A]</td>
<td>fq_udCounterPsk/count_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.218, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.008%; route: 0.004, 0.838%; tC2Q: 0.202, 46.154%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.218, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.427</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.656</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.229</td>
</tr>
<tr>
<td class="label">From</td>
<td>PskCounter/count_30_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>PskCounter/count_30_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>interPskClock:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>interPskClock:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>interPskClock</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>66</td>
<td>R32C22[0][A]</td>
<td>interPskCounter/clkstate_s2/Q</td>
</tr>
<tr>
<td>2.218</td>
<td>2.218</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C22[0][A]</td>
<td>PskCounter/count_30_s0/CLK</td>
</tr>
<tr>
<td>2.420</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R35C22[0][A]</td>
<td style=" font-weight:bold;">PskCounter/count_30_s0/Q</td>
</tr>
<tr>
<td>2.424</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C22[0][A]</td>
<td>PskCounter/n18_s3/I2</td>
</tr>
<tr>
<td>2.656</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R35C22[0][A]</td>
<td style=" background: #97FFFF;">PskCounter/n18_s3/F</td>
</tr>
<tr>
<td>2.656</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C22[0][A]</td>
<td style=" font-weight:bold;">PskCounter/count_30_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>interPskClock</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>66</td>
<td>R32C22[0][A]</td>
<td>interPskCounter/clkstate_s2/Q</td>
</tr>
<tr>
<td>2.218</td>
<td>2.218</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C22[0][A]</td>
<td>PskCounter/count_30_s0/CLK</td>
</tr>
<tr>
<td>2.229</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R35C22[0][A]</td>
<td>PskCounter/count_30_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.218, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.008%; route: 0.004, 0.838%; tC2Q: 0.202, 46.154%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.218, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.427</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.656</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.229</td>
</tr>
<tr>
<td class="label">From</td>
<td>PskCounter/count_29_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>PskCounter/count_29_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>interPskClock:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>interPskClock:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>interPskClock</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>66</td>
<td>R32C22[0][A]</td>
<td>interPskCounter/clkstate_s2/Q</td>
</tr>
<tr>
<td>2.218</td>
<td>2.218</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C23[1][A]</td>
<td>PskCounter/count_29_s0/CLK</td>
</tr>
<tr>
<td>2.420</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R35C23[1][A]</td>
<td style=" font-weight:bold;">PskCounter/count_29_s0/Q</td>
</tr>
<tr>
<td>2.424</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C23[1][A]</td>
<td>PskCounter/n19_s3/I3</td>
</tr>
<tr>
<td>2.656</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R35C23[1][A]</td>
<td style=" background: #97FFFF;">PskCounter/n19_s3/F</td>
</tr>
<tr>
<td>2.656</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C23[1][A]</td>
<td style=" font-weight:bold;">PskCounter/count_29_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>interPskClock</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>66</td>
<td>R32C22[0][A]</td>
<td>interPskCounter/clkstate_s2/Q</td>
</tr>
<tr>
<td>2.218</td>
<td>2.218</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C23[1][A]</td>
<td>PskCounter/count_29_s0/CLK</td>
</tr>
<tr>
<td>2.229</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R35C23[1][A]</td>
<td>PskCounter/count_29_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.218, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.008%; route: 0.004, 0.838%; tC2Q: 0.202, 46.154%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.218, 100.000%</td>
</tr>
</table>
<h3><a name="Recovery_Analysis">Recovery Analysis Report</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h4>No recovery paths to report!</h4>
<h3><a name="Removal_Analysis">Removal Analysis Report</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h4>No removal paths to report!</h4>
<h2><a name="Minimum_Pulse_Width_Report">Minimum Pulse Width Report:</a></h2>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<h3>MPW1</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>1.928</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>2.928</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk10M_w</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>interCostasCounter/count_30_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk10M_w</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk10M_w_ibuf/I</td>
</tr>
<tr>
<td>7.314</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>clk10M_w_ibuf/O</td>
</tr>
<tr>
<td>10.522</td>
<td>3.208</td>
<td>tNET</td>
<td>FF</td>
<td>interCostasCounter/count_30_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk10M_w</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk10M_w_ibuf/I</td>
</tr>
<tr>
<td>11.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>clk10M_w_ibuf/O</td>
</tr>
<tr>
<td>13.450</td>
<td>2.058</td>
<td>tNET</td>
<td>RR</td>
<td>interCostasCounter/count_30_s0/CLK</td>
</tr>
</table>
<h3>MPW2</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>1.928</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>2.928</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk10M_w</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>interCostasCounter/count_28_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk10M_w</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk10M_w_ibuf/I</td>
</tr>
<tr>
<td>7.314</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>clk10M_w_ibuf/O</td>
</tr>
<tr>
<td>10.522</td>
<td>3.208</td>
<td>tNET</td>
<td>FF</td>
<td>interCostasCounter/count_28_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk10M_w</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk10M_w_ibuf/I</td>
</tr>
<tr>
<td>11.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>clk10M_w_ibuf/O</td>
</tr>
<tr>
<td>13.450</td>
<td>2.058</td>
<td>tNET</td>
<td>RR</td>
<td>interCostasCounter/count_28_s0/CLK</td>
</tr>
</table>
<h3>MPW3</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>1.928</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>2.928</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk10M_w</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>interCostasCounter/count_24_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk10M_w</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk10M_w_ibuf/I</td>
</tr>
<tr>
<td>7.314</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>clk10M_w_ibuf/O</td>
</tr>
<tr>
<td>10.522</td>
<td>3.208</td>
<td>tNET</td>
<td>FF</td>
<td>interCostasCounter/count_24_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk10M_w</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk10M_w_ibuf/I</td>
</tr>
<tr>
<td>11.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>clk10M_w_ibuf/O</td>
</tr>
<tr>
<td>13.450</td>
<td>2.058</td>
<td>tNET</td>
<td>RR</td>
<td>interCostasCounter/count_24_s0/CLK</td>
</tr>
</table>
<h3>MPW4</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>1.928</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>2.928</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk10M_w</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>interCostasCounter/count_16_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk10M_w</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk10M_w_ibuf/I</td>
</tr>
<tr>
<td>7.314</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>clk10M_w_ibuf/O</td>
</tr>
<tr>
<td>10.522</td>
<td>3.208</td>
<td>tNET</td>
<td>FF</td>
<td>interCostasCounter/count_16_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk10M_w</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk10M_w_ibuf/I</td>
</tr>
<tr>
<td>11.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>clk10M_w_ibuf/O</td>
</tr>
<tr>
<td>13.450</td>
<td>2.058</td>
<td>tNET</td>
<td>RR</td>
<td>interCostasCounter/count_16_s0/CLK</td>
</tr>
</table>
<h3>MPW5</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>1.928</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>2.928</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk10M_w</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>interCostasCounter/count_0_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk10M_w</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk10M_w_ibuf/I</td>
</tr>
<tr>
<td>7.314</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>clk10M_w_ibuf/O</td>
</tr>
<tr>
<td>10.522</td>
<td>3.208</td>
<td>tNET</td>
<td>FF</td>
<td>interCostasCounter/count_0_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk10M_w</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk10M_w_ibuf/I</td>
</tr>
<tr>
<td>11.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>clk10M_w_ibuf/O</td>
</tr>
<tr>
<td>13.450</td>
<td>2.058</td>
<td>tNET</td>
<td>RR</td>
<td>interCostasCounter/count_0_s0/CLK</td>
</tr>
</table>
<h3>MPW6</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>1.928</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>2.928</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk10M_w</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>interPskCounter/count_2_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk10M_w</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk10M_w_ibuf/I</td>
</tr>
<tr>
<td>7.314</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>clk10M_w_ibuf/O</td>
</tr>
<tr>
<td>10.522</td>
<td>3.208</td>
<td>tNET</td>
<td>FF</td>
<td>interPskCounter/count_2_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk10M_w</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk10M_w_ibuf/I</td>
</tr>
<tr>
<td>11.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>clk10M_w_ibuf/O</td>
</tr>
<tr>
<td>13.450</td>
<td>2.058</td>
<td>tNET</td>
<td>RR</td>
<td>interPskCounter/count_2_s0/CLK</td>
</tr>
</table>
<h3>MPW7</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>1.928</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>2.928</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk10M_w</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>interPskCounter/count_3_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk10M_w</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk10M_w_ibuf/I</td>
</tr>
<tr>
<td>7.314</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>clk10M_w_ibuf/O</td>
</tr>
<tr>
<td>10.522</td>
<td>3.208</td>
<td>tNET</td>
<td>FF</td>
<td>interPskCounter/count_3_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk10M_w</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk10M_w_ibuf/I</td>
</tr>
<tr>
<td>11.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>clk10M_w_ibuf/O</td>
</tr>
<tr>
<td>13.450</td>
<td>2.058</td>
<td>tNET</td>
<td>RR</td>
<td>interPskCounter/count_3_s0/CLK</td>
</tr>
</table>
<h3>MPW8</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>1.928</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>2.928</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk10M_w</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>interCostasCounter/count_1_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk10M_w</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk10M_w_ibuf/I</td>
</tr>
<tr>
<td>7.314</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>clk10M_w_ibuf/O</td>
</tr>
<tr>
<td>10.522</td>
<td>3.208</td>
<td>tNET</td>
<td>FF</td>
<td>interCostasCounter/count_1_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk10M_w</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk10M_w_ibuf/I</td>
</tr>
<tr>
<td>11.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>clk10M_w_ibuf/O</td>
</tr>
<tr>
<td>13.450</td>
<td>2.058</td>
<td>tNET</td>
<td>RR</td>
<td>interCostasCounter/count_1_s0/CLK</td>
</tr>
</table>
<h3>MPW9</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>1.928</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>2.928</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk10M_w</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>interPskCounter/count_4_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk10M_w</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk10M_w_ibuf/I</td>
</tr>
<tr>
<td>7.314</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>clk10M_w_ibuf/O</td>
</tr>
<tr>
<td>10.522</td>
<td>3.208</td>
<td>tNET</td>
<td>FF</td>
<td>interPskCounter/count_4_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk10M_w</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk10M_w_ibuf/I</td>
</tr>
<tr>
<td>11.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>clk10M_w_ibuf/O</td>
</tr>
<tr>
<td>13.450</td>
<td>2.058</td>
<td>tNET</td>
<td>RR</td>
<td>interPskCounter/count_4_s0/CLK</td>
</tr>
</table>
<h3>MPW10</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>1.928</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>2.928</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk10M_w</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>interPskCounter/count_5_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk10M_w</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk10M_w_ibuf/I</td>
</tr>
<tr>
<td>7.314</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>clk10M_w_ibuf/O</td>
</tr>
<tr>
<td>10.522</td>
<td>3.208</td>
<td>tNET</td>
<td>FF</td>
<td>interPskCounter/count_5_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk10M_w</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk10M_w_ibuf/I</td>
</tr>
<tr>
<td>11.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>clk10M_w_ibuf/O</td>
</tr>
<tr>
<td>13.450</td>
<td>2.058</td>
<td>tNET</td>
<td>RR</td>
<td>interPskCounter/count_5_s0/CLK</td>
</tr>
</table>
<h2><a name="High_Fanout_Nets_Report">High Fanout Nets Report:</a></h2>
<h4>Report Command:report_high_fanout_nets -max_nets 10</h4>
<table class="detail_table">
<tr>
<th class="label">FANOUT</th>
<th class="label">NET NAME</th>
<th class="label">WORST SLACK</th>
<th class="label">MAX DELAY</th>
</tr>
<tr>
<td>68</td>
<td>clk10M_w_d</td>
<td>5.610</td>
<td>3.208</td>
</tr>
<tr>
<td>66</td>
<td>interCostasClock</td>
<td>5.481</td>
<td>2.953</td>
</tr>
<tr>
<td>66</td>
<td>interPskClock</td>
<td>5.295</td>
<td>3.495</td>
</tr>
<tr>
<td>32</td>
<td>n89_38</td>
<td>6.419</td>
<td>0.451</td>
</tr>
<tr>
<td>32</td>
<td>n89_38</td>
<td>5.481</td>
<td>0.679</td>
</tr>
<tr>
<td>31</td>
<td>n88_40</td>
<td>6.352</td>
<td>0.699</td>
</tr>
<tr>
<td>31</td>
<td>n88_40</td>
<td>5.295</td>
<td>0.852</td>
</tr>
<tr>
<td>25</td>
<td>n210_12</td>
<td>5.692</td>
<td>0.843</td>
</tr>
<tr>
<td>24</td>
<td>n213_3</td>
<td>6.364</td>
<td>0.585</td>
</tr>
<tr>
<td>21</td>
<td>ledr_d[2]</td>
<td>6.792</td>
<td>3.120</td>
</tr>
</table>
<h2><a name="Route_Congestions_Report">Route Congestions Report:</a></h2>
<h4>Report Command:report_route_congestion -max_grids 10</h4>
<table class="detail_table">
<tr>
<th class="label">GRID LOC</th>
<th class="label">ROUTE CONGESTIONS</th>
</tr>
<tr>
<td>R33C22</td>
<td>83.33%</td>
</tr>
<tr>
<td>R22C21</td>
<td>81.94%</td>
</tr>
<tr>
<td>R36C24</td>
<td>81.94%</td>
</tr>
<tr>
<td>R33C21</td>
<td>81.94%</td>
</tr>
<tr>
<td>R25C23</td>
<td>76.39%</td>
</tr>
<tr>
<td>R31C19</td>
<td>73.61%</td>
</tr>
<tr>
<td>R25C20</td>
<td>72.22%</td>
</tr>
<tr>
<td>R22C24</td>
<td>72.22%</td>
</tr>
<tr>
<td>R36C23</td>
<td>70.83%</td>
</tr>
<tr>
<td>R21C22</td>
<td>70.83%</td>
</tr>
</table>
<h2><a name="Timing_Exceptions_Report">Timing Exceptions Report:</a></h2>
<h3><a name="Setup_Analysis_Exceptions">Setup Analysis Report</a></h3>
<h4>Report Command:report_exceptions -setup -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Hold_Analysis_Exceptions">Hold Analysis Report</a></h3>
<h4>Report Command:report_exceptions -hold -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Recovery_Analysis_Exceptions">Recovery Analysis Report</a></h3>
<h4>Report Command:report_exceptions -recovery -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Removal_Analysis_Exceptions">Removal Analysis Report</a></h3>
<h4>Report Command:report_exceptions -removal -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h2><a name="SDC_Report">Timing Constraints Report:</a></h2>
<table class="detail_table">
<tr>
<th class="label">SDC Command Type</th>
<th class="label">State</th>
<th class="label">Detail Command</th>
</tr>
</table>
</div><!-- content -->
</body>
</html>
