$date
      Thu May 13 14:11:45 2004

$end
$version
      VeriLogger 6.6a
$end
$timescale
      1ns
$end


$scope module testBench $end
$var wire      1 !    w1  $end
$var wire      1 "    w2  $end
$var wire      1 #    w3  $end
$var wire      1 $    w4  $end
$var wire      1 %    w5  $end

$scope module t $end
$var wire      1 &    eSeg  $end
$var reg       1 '    A  $end
$var reg       1 (    B  $end
$var reg       1 )    C  $end
$var reg       1 *    D  $end
$upscope $end


$scope module d $end
$var wire      1 +    D  $end
$var wire      1 ,    C  $end
$var wire      1 -    B  $end
$var wire      1 .    A  $end
$var wire      1 /    eSeg  $end
$var wire      1 0    p1  $end
$var wire      1 1    p2  $end
$var wire      1 2    p3  $end
$var wire      1 3    p4  $end
$upscope $end

$upscope $end

$enddefinitions      $end
$dumpvars
x3
x2
x1
x0
x/
x.
x-
x,
x+
x*
x)
x(
x'
x&
x%
x$
x#
x"
x!
$end
#10000
0'
0(
0)
0*
0.
0"
0-
0#
0,
0$
0+
0%
#11000
11
13
10
02
#12000
1&
1!
1/
#20000
1*
1+
1%
#21000
12
#22000
0&
0!
0/
#30000
1)
0*
1,
1$
0+
0%
#31000
00
02
#32000
1&
1!
1/
