Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: /home/Xilinx/Vivado/2018.1/bin/unwrapped/lnx64.o/xelab -wto a2f8171cb42c400cb98e008a7fc46d31 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot ALL_GATES_tb_behav xil_defaultlib.ALL_GATES_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 7 for port C [/home/VLSI-24/17P61A0405/ALL_GATES/ALL_GATES.srcs/sim_1/new/ALL_GATES_tb.v:28]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ALL_GATES
Compiling module xil_defaultlib.ALL_GATES_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot ALL_GATES_tb_behav
