\hypertarget{classPITController}{}\section{P\+I\+T\+Controller$<$ Ch\+ID $>$ Class Template Reference}
\label{classPITController}\index{P\+I\+T\+Controller$<$ Ch\+I\+D $>$@{P\+I\+T\+Controller$<$ Ch\+I\+D $>$}}


Interface for P\+IT timers on Teensy 4.\+x microcontrollers.  




{\ttfamily \#include $<$pit.\+hpp$>$}

\subsection*{Public Member Functions}
\begin{DoxyCompactItemize}
\item 
\hyperlink{classPITController_ad9ef4f151495076fad7b0c556e48b117}{P\+I\+T\+Controller} ()
\item 
void \hyperlink{classPITController_a4dae1ed0ada64ebc03665e8f39795e7e}{start} () \+\_\+\+\_\+attribute\+\_\+\+\_\+((always\+\_\+inline))
\begin{DoxyCompactList}\small\item\em Start counting on the timer. \end{DoxyCompactList}\item 
void \hyperlink{classPITController_a5a6e2b00c6355934531a77a62660bec7}{stop} () \+\_\+\+\_\+attribute\+\_\+\+\_\+((always\+\_\+inline))
\begin{DoxyCompactList}\small\item\em stop counting on the timer. \end{DoxyCompactList}\item 
\hyperlink{errors_8hpp_a4e8c0d09726859e3d3369c0da5a1aa7f}{Error\+\_\+t} \hyperlink{classPITController_aaf7a79129a4ea5af057ea8f537b7ae9f}{set\+\_\+gate\+\_\+time} (double gt\+\_\+microseconds) \+\_\+\+\_\+attribute\+\_\+\+\_\+((flatten))
\begin{DoxyCompactList}\small\item\em Sets the gate time after which the counter returns to zero and marks the end of onegate interval. \end{DoxyCompactList}\item 
double \hyperlink{classPITController_a3fedb5ff5a44b664e8132f4e2836b155}{period\+\_\+error\+\_\+us} () const \+\_\+\+\_\+attribute\+\_\+\+\_\+((always\+\_\+inline))
\begin{DoxyCompactList}\small\item\em Returns the error in the gate timing period due to the finite resolution of the timers.  Error in microseconds. \end{DoxyCompactList}\item 
double \hyperlink{classPITController_a2b64ce8a01dc1254002c4ff3c384a6fd}{tick\+\_\+period\+\_\+us} () \+\_\+\+\_\+attribute\+\_\+\+\_\+((always\+\_\+inline))
\begin{DoxyCompactList}\small\item\em Returns the value of one {\bfseries Tick} -\/ Minimum resolution of the timer. \end{DoxyCompactList}\item 
void \hyperlink{classPITController_af1a21e0b3f9a57e247aa40c457e15ee3}{interrupt} () \+\_\+\+\_\+attribute\+\_\+\+\_\+((always\+\_\+inline))
\begin{DoxyCompactList}\small\item\em Enable Interruptsthat are triggered after one gate time completion. \end{DoxyCompactList}\item 
void \hyperlink{classPITController_a6e36c84f319e52e5a14ca20f299b64b5}{no\+\_\+interrupt} () \+\_\+\+\_\+attribute\+\_\+\+\_\+((always\+\_\+inline))
\begin{DoxyCompactList}\small\item\em Disable Interrupts that are triggered after one gate time completion. \end{DoxyCompactList}\item 
void \hyperlink{classPITController_ae3f9c981e88cced34153234475de5646}{clear\+\_\+interrupt\+\_\+flag} () \+\_\+\+\_\+attribute\+\_\+\+\_\+((always\+\_\+inline))
\begin{DoxyCompactList}\small\item\em Clears the interrupt flag and hence prepares the timer for the next gate interval. The clearing has to be done manually. If the flag is not cleared, the interrupt will be called again and again. \end{DoxyCompactList}\item 
void \hyperlink{classPITController_a63e67e2ebfd6ceb5f5e38d9bd6a54754}{sel\+\_\+\+F\+B\+U\+S\+\_\+clock} () \+\_\+\+\_\+attribute\+\_\+\+\_\+((always\+\_\+inline))
\begin{DoxyCompactList}\small\item\em Sets the clock source frequency of all P\+IT channels to the value F\+\_\+\+B\+U\+S\+\_\+\+A\+C\+T\+U\+AL (= F\+\_\+\+C\+P\+U\+\_\+\+A\+C\+T\+U\+AL / 4 ) which is nominally 150 M\+Hz. The exact value depends on the C\+PU clock rate. \end{DoxyCompactList}\item 
void \hyperlink{classPITController_adb0d04fa23f4ebd20d2f495a86af3ccd}{sel\+\_\+24\+M\+Hz\+\_\+clock} () \+\_\+\+\_\+attribute\+\_\+\+\_\+((always\+\_\+inline))
\begin{DoxyCompactList}\small\item\em Sets the source clock frequency of all P\+IT channels to 24 M\+Hz which is the default oscillator clock. This setting is also the default state, if no clock is selected. \end{DoxyCompactList}\end{DoxyCompactItemize}
\subsection*{Static Public Member Functions}
\begin{DoxyCompactItemize}
\item 
static void \hyperlink{classPITController_aa742977692efbc075b52a5dbd6533230}{enable\+\_\+\+P\+I\+Ts} () \+\_\+\+\_\+attribute\+\_\+\+\_\+((always\+\_\+inline))
\begin{DoxyCompactList}\small\item\em Enable all P\+IT channels. \end{DoxyCompactList}\item 
static void \hyperlink{classPITController_a5e1bf9f8053a51c68f0ff2178ab56954}{disable\+\_\+\+P\+I\+Ts} () \+\_\+\+\_\+attribute\+\_\+\+\_\+((always\+\_\+inline))
\begin{DoxyCompactList}\small\item\em Disable all P\+IT Channels. \end{DoxyCompactList}\item 
static void \hyperlink{classPITController_a24b7ea02555967ef945ab87aae338574}{pause\+\_\+resume\+\_\+\+P\+I\+Ts} () \+\_\+\+\_\+attribute\+\_\+\+\_\+((always\+\_\+inline))
\begin{DoxyCompactList}\small\item\em Pause/\+Resume -\/ {\bfseries Toggle} {\bfseries all} {\bfseries P\+IT} {\bfseries Channels}. \end{DoxyCompactList}\item 
unsigned static int \hyperlink{classPITController_a7cb352b2deb5bba48b8e2f0671a66801}{get\+\_\+xbar\+\_\+in\+\_\+pin} () \+\_\+\+\_\+attribute\+\_\+\+\_\+((always\+\_\+inline))
\begin{DoxyCompactList}\small\item\em Returns the correspoding X\+B\+A\+R1-\/A Input Pins for the corresponding channel T\+R\+I\+G\+G\+ER signal. \end{DoxyCompactList}\item 
static void \hyperlink{classPITController_aa94b6dc081d453c8dda54c3ade4b3d94}{set\+\_\+interrupt} (void($\ast$isr\+\_\+fn)(), unsigned int priority) \+\_\+\+\_\+attribute\+\_\+\+\_\+((always\+\_\+inline))
\begin{DoxyCompactList}\small\item\em Sets a common I\+SR and its priority for all P\+IT Channels. \end{DoxyCompactList}\end{DoxyCompactItemize}
\subsection*{Public Attributes}
\begin{DoxyCompactItemize}
\item 
double \hyperlink{classPITController_a549601e7c66941d7872a6e7d38ed9563}{Actual\+\_\+period} = 0
\begin{DoxyCompactList}\small\item\em Actual Time Period set by the device due to finite resolution. \end{DoxyCompactList}\item 
double \hyperlink{classPITController_a9de0af49a52145c8d2a8f4e90a519b60}{Req\+\_\+period} = 0
\begin{DoxyCompactList}\small\item\em Time Period requested by the user. \end{DoxyCompactList}\item 
uint32\+\_\+t \hyperlink{classPITController_ae3d74bb18e5b22769e895f592cb16129}{Clk\+\_\+freq} = uint32\+\_\+t(24 $\ast$ 1e6)
\begin{DoxyCompactList}\small\item\em Clock frequency used by the timer. Initalized to 24\+M\+Hz â†’ default oscillator clock. \end{DoxyCompactList}\end{DoxyCompactItemize}
\subsection*{Static Public Attributes}
\begin{DoxyCompactItemize}
\item 
static const constexpr uint32\+\_\+t \hyperlink{classPITController_a53778fe7e47ac9741bef0bc190e0646a}{P\+I\+T\+\_\+\+M\+A\+X\+\_\+\+C\+O\+U\+N\+T\+ER} = 4294967295
\begin{DoxyCompactList}\small\item\em Constant -\/ Maximum possible counter value. 32 bit counter. \end{DoxyCompactList}\end{DoxyCompactItemize}


\subsection{Detailed Description}
\subsubsection*{template$<$unsigned int Ch\+ID$>$\newline
class P\+I\+T\+Controller$<$ Ch\+I\+D $>$}

Interface for P\+IT timers on Teensy 4.\+x microcontrollers. 

\subsection{Constructor \& Destructor Documentation}
\mbox{\Hypertarget{classPITController_ad9ef4f151495076fad7b0c556e48b117}\label{classPITController_ad9ef4f151495076fad7b0c556e48b117}} 
\index{P\+I\+T\+Controller@{P\+I\+T\+Controller}!P\+I\+T\+Controller@{P\+I\+T\+Controller}}
\index{P\+I\+T\+Controller@{P\+I\+T\+Controller}!P\+I\+T\+Controller@{P\+I\+T\+Controller}}
\subsubsection{\texorpdfstring{P\+I\+T\+Controller()}{PITController()}}
{\footnotesize\ttfamily template$<$unsigned int Ch\+ID$>$ \\
\hyperlink{classPITController}{P\+I\+T\+Controller}$<$ Ch\+ID $>$\+::\hyperlink{classPITController}{P\+I\+T\+Controller} (\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [inline]}}



\subsection{Member Function Documentation}
\mbox{\Hypertarget{classPITController_ae3f9c981e88cced34153234475de5646}\label{classPITController_ae3f9c981e88cced34153234475de5646}} 
\index{P\+I\+T\+Controller@{P\+I\+T\+Controller}!clear\+\_\+interrupt\+\_\+flag@{clear\+\_\+interrupt\+\_\+flag}}
\index{clear\+\_\+interrupt\+\_\+flag@{clear\+\_\+interrupt\+\_\+flag}!P\+I\+T\+Controller@{P\+I\+T\+Controller}}
\subsubsection{\texorpdfstring{clear\+\_\+interrupt\+\_\+flag()}{clear\_interrupt\_flag()}}
{\footnotesize\ttfamily template$<$unsigned int Ch\+ID$>$ \\
void \hyperlink{classPITController}{P\+I\+T\+Controller}$<$ Ch\+ID $>$\+::clear\+\_\+interrupt\+\_\+flag (\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [inline]}}



Clears the interrupt flag and hence prepares the timer for the next gate interval. The clearing has to be done manually. If the flag is not cleared, the interrupt will be called again and again. 

\mbox{\Hypertarget{classPITController_a5e1bf9f8053a51c68f0ff2178ab56954}\label{classPITController_a5e1bf9f8053a51c68f0ff2178ab56954}} 
\index{P\+I\+T\+Controller@{P\+I\+T\+Controller}!disable\+\_\+\+P\+I\+Ts@{disable\+\_\+\+P\+I\+Ts}}
\index{disable\+\_\+\+P\+I\+Ts@{disable\+\_\+\+P\+I\+Ts}!P\+I\+T\+Controller@{P\+I\+T\+Controller}}
\subsubsection{\texorpdfstring{disable\+\_\+\+P\+I\+Ts()}{disable\_PITs()}}
{\footnotesize\ttfamily template$<$unsigned int Ch\+ID$>$ \\
static void \hyperlink{classPITController}{P\+I\+T\+Controller}$<$ Ch\+ID $>$\+::disable\+\_\+\+P\+I\+Ts (\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [inline]}, {\ttfamily [static]}}



Disable all P\+IT Channels. 

\mbox{\Hypertarget{classPITController_aa742977692efbc075b52a5dbd6533230}\label{classPITController_aa742977692efbc075b52a5dbd6533230}} 
\index{P\+I\+T\+Controller@{P\+I\+T\+Controller}!enable\+\_\+\+P\+I\+Ts@{enable\+\_\+\+P\+I\+Ts}}
\index{enable\+\_\+\+P\+I\+Ts@{enable\+\_\+\+P\+I\+Ts}!P\+I\+T\+Controller@{P\+I\+T\+Controller}}
\subsubsection{\texorpdfstring{enable\+\_\+\+P\+I\+Ts()}{enable\_PITs()}}
{\footnotesize\ttfamily template$<$unsigned int Ch\+ID$>$ \\
static void \hyperlink{classPITController}{P\+I\+T\+Controller}$<$ Ch\+ID $>$\+::enable\+\_\+\+P\+I\+Ts (\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [inline]}, {\ttfamily [static]}}



Enable all P\+IT channels. 

\mbox{\Hypertarget{classPITController_a7cb352b2deb5bba48b8e2f0671a66801}\label{classPITController_a7cb352b2deb5bba48b8e2f0671a66801}} 
\index{P\+I\+T\+Controller@{P\+I\+T\+Controller}!get\+\_\+xbar\+\_\+in\+\_\+pin@{get\+\_\+xbar\+\_\+in\+\_\+pin}}
\index{get\+\_\+xbar\+\_\+in\+\_\+pin@{get\+\_\+xbar\+\_\+in\+\_\+pin}!P\+I\+T\+Controller@{P\+I\+T\+Controller}}
\subsubsection{\texorpdfstring{get\+\_\+xbar\+\_\+in\+\_\+pin()}{get\_xbar\_in\_pin()}}
{\footnotesize\ttfamily template$<$unsigned int Ch\+ID$>$ \\
unsigned static int \hyperlink{classPITController}{P\+I\+T\+Controller}$<$ Ch\+ID $>$\+::get\+\_\+xbar\+\_\+in\+\_\+pin (\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [inline]}, {\ttfamily [static]}}



Returns the correspoding X\+B\+A\+R1-\/A Input Pins for the corresponding channel T\+R\+I\+G\+G\+ER signal. 

\begin{DoxyAttention}{Attention}
Reference -\/ Manual Page 63. 

This function does not initalize the xbar channels. It only returns the corresponding pin. 
\end{DoxyAttention}
\mbox{\Hypertarget{classPITController_af1a21e0b3f9a57e247aa40c457e15ee3}\label{classPITController_af1a21e0b3f9a57e247aa40c457e15ee3}} 
\index{P\+I\+T\+Controller@{P\+I\+T\+Controller}!interrupt@{interrupt}}
\index{interrupt@{interrupt}!P\+I\+T\+Controller@{P\+I\+T\+Controller}}
\subsubsection{\texorpdfstring{interrupt()}{interrupt()}}
{\footnotesize\ttfamily template$<$unsigned int Ch\+ID$>$ \\
void \hyperlink{classPITController}{P\+I\+T\+Controller}$<$ Ch\+ID $>$\+::interrupt (\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [inline]}}



Enable Interruptsthat are triggered after one gate time completion. 

\mbox{\Hypertarget{classPITController_a6e36c84f319e52e5a14ca20f299b64b5}\label{classPITController_a6e36c84f319e52e5a14ca20f299b64b5}} 
\index{P\+I\+T\+Controller@{P\+I\+T\+Controller}!no\+\_\+interrupt@{no\+\_\+interrupt}}
\index{no\+\_\+interrupt@{no\+\_\+interrupt}!P\+I\+T\+Controller@{P\+I\+T\+Controller}}
\subsubsection{\texorpdfstring{no\+\_\+interrupt()}{no\_interrupt()}}
{\footnotesize\ttfamily template$<$unsigned int Ch\+ID$>$ \\
void \hyperlink{classPITController}{P\+I\+T\+Controller}$<$ Ch\+ID $>$\+::no\+\_\+interrupt (\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [inline]}}



Disable Interrupts that are triggered after one gate time completion. 

\mbox{\Hypertarget{classPITController_a24b7ea02555967ef945ab87aae338574}\label{classPITController_a24b7ea02555967ef945ab87aae338574}} 
\index{P\+I\+T\+Controller@{P\+I\+T\+Controller}!pause\+\_\+resume\+\_\+\+P\+I\+Ts@{pause\+\_\+resume\+\_\+\+P\+I\+Ts}}
\index{pause\+\_\+resume\+\_\+\+P\+I\+Ts@{pause\+\_\+resume\+\_\+\+P\+I\+Ts}!P\+I\+T\+Controller@{P\+I\+T\+Controller}}
\subsubsection{\texorpdfstring{pause\+\_\+resume\+\_\+\+P\+I\+Ts()}{pause\_resume\_PITs()}}
{\footnotesize\ttfamily template$<$unsigned int Ch\+ID$>$ \\
static void \hyperlink{classPITController}{P\+I\+T\+Controller}$<$ Ch\+ID $>$\+::pause\+\_\+resume\+\_\+\+P\+I\+Ts (\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [inline]}, {\ttfamily [static]}}



Pause/\+Resume -\/ {\bfseries Toggle} {\bfseries all} {\bfseries P\+IT} {\bfseries Channels}. 

\mbox{\Hypertarget{classPITController_a3fedb5ff5a44b664e8132f4e2836b155}\label{classPITController_a3fedb5ff5a44b664e8132f4e2836b155}} 
\index{P\+I\+T\+Controller@{P\+I\+T\+Controller}!period\+\_\+error\+\_\+us@{period\+\_\+error\+\_\+us}}
\index{period\+\_\+error\+\_\+us@{period\+\_\+error\+\_\+us}!P\+I\+T\+Controller@{P\+I\+T\+Controller}}
\subsubsection{\texorpdfstring{period\+\_\+error\+\_\+us()}{period\_error\_us()}}
{\footnotesize\ttfamily template$<$unsigned int Ch\+ID$>$ \\
double \hyperlink{classPITController}{P\+I\+T\+Controller}$<$ Ch\+ID $>$\+::period\+\_\+error\+\_\+us (\begin{DoxyParamCaption}{ }\end{DoxyParamCaption}) const\hspace{0.3cm}{\ttfamily [inline]}}



Returns the error in the gate timing period due to the finite resolution of the timers.  Error in microseconds. 

\mbox{\Hypertarget{classPITController_adb0d04fa23f4ebd20d2f495a86af3ccd}\label{classPITController_adb0d04fa23f4ebd20d2f495a86af3ccd}} 
\index{P\+I\+T\+Controller@{P\+I\+T\+Controller}!sel\+\_\+24\+M\+Hz\+\_\+clock@{sel\+\_\+24\+M\+Hz\+\_\+clock}}
\index{sel\+\_\+24\+M\+Hz\+\_\+clock@{sel\+\_\+24\+M\+Hz\+\_\+clock}!P\+I\+T\+Controller@{P\+I\+T\+Controller}}
\subsubsection{\texorpdfstring{sel\+\_\+24\+M\+Hz\+\_\+clock()}{sel\_24MHz\_clock()}}
{\footnotesize\ttfamily template$<$unsigned int Ch\+ID$>$ \\
void \hyperlink{classPITController}{P\+I\+T\+Controller}$<$ Ch\+ID $>$\+::sel\+\_\+24\+M\+Hz\+\_\+clock (\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [inline]}}



Sets the source clock frequency of all P\+IT channels to 24 M\+Hz which is the default oscillator clock. This setting is also the default state, if no clock is selected. 

\begin{DoxyWarning}{Warning}
This will change the clock source for all 4 P\+I\+Ts and also the 2 G\+P\+Ts. 
\end{DoxyWarning}
\mbox{\Hypertarget{classPITController_a63e67e2ebfd6ceb5f5e38d9bd6a54754}\label{classPITController_a63e67e2ebfd6ceb5f5e38d9bd6a54754}} 
\index{P\+I\+T\+Controller@{P\+I\+T\+Controller}!sel\+\_\+\+F\+B\+U\+S\+\_\+clock@{sel\+\_\+\+F\+B\+U\+S\+\_\+clock}}
\index{sel\+\_\+\+F\+B\+U\+S\+\_\+clock@{sel\+\_\+\+F\+B\+U\+S\+\_\+clock}!P\+I\+T\+Controller@{P\+I\+T\+Controller}}
\subsubsection{\texorpdfstring{sel\+\_\+\+F\+B\+U\+S\+\_\+clock()}{sel\_FBUS\_clock()}}
{\footnotesize\ttfamily template$<$unsigned int Ch\+ID$>$ \\
void \hyperlink{classPITController}{P\+I\+T\+Controller}$<$ Ch\+ID $>$\+::sel\+\_\+\+F\+B\+U\+S\+\_\+clock (\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [inline]}}



Sets the clock source frequency of all P\+IT channels to the value F\+\_\+\+B\+U\+S\+\_\+\+A\+C\+T\+U\+AL (= F\+\_\+\+C\+P\+U\+\_\+\+A\+C\+T\+U\+AL / 4 ) which is nominally 150 M\+Hz. The exact value depends on the C\+PU clock rate. 

\begin{DoxyWarning}{Warning}
This will change the clock source for all 4 P\+I\+Ts and also the 2 G\+P\+Ts. 
\end{DoxyWarning}
\mbox{\Hypertarget{classPITController_aaf7a79129a4ea5af057ea8f537b7ae9f}\label{classPITController_aaf7a79129a4ea5af057ea8f537b7ae9f}} 
\index{P\+I\+T\+Controller@{P\+I\+T\+Controller}!set\+\_\+gate\+\_\+time@{set\+\_\+gate\+\_\+time}}
\index{set\+\_\+gate\+\_\+time@{set\+\_\+gate\+\_\+time}!P\+I\+T\+Controller@{P\+I\+T\+Controller}}
\subsubsection{\texorpdfstring{set\+\_\+gate\+\_\+time()}{set\_gate\_time()}}
{\footnotesize\ttfamily template$<$unsigned int Ch\+ID$>$ \\
\hyperlink{errors_8hpp_a4e8c0d09726859e3d3369c0da5a1aa7f}{Error\+\_\+t} \hyperlink{classPITController}{P\+I\+T\+Controller}$<$ Ch\+ID $>$\+::set\+\_\+gate\+\_\+time (\begin{DoxyParamCaption}\item[{double}]{gt\+\_\+microseconds }\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [inline]}}



Sets the gate time after which the counter returns to zero and marks the end of onegate interval. 

\begin{DoxyAttention}{Attention}
In case of an error, the gate time is set to the maximum. 

The clock source must be selected before calling this function. 
\end{DoxyAttention}
\mbox{\Hypertarget{classPITController_aa94b6dc081d453c8dda54c3ade4b3d94}\label{classPITController_aa94b6dc081d453c8dda54c3ade4b3d94}} 
\index{P\+I\+T\+Controller@{P\+I\+T\+Controller}!set\+\_\+interrupt@{set\+\_\+interrupt}}
\index{set\+\_\+interrupt@{set\+\_\+interrupt}!P\+I\+T\+Controller@{P\+I\+T\+Controller}}
\subsubsection{\texorpdfstring{set\+\_\+interrupt()}{set\_interrupt()}}
{\footnotesize\ttfamily template$<$unsigned int Ch\+ID$>$ \\
static void \hyperlink{classPITController}{P\+I\+T\+Controller}$<$ Ch\+ID $>$\+::set\+\_\+interrupt (\begin{DoxyParamCaption}\item[{void($\ast$)()}]{isr\+\_\+fn,  }\item[{unsigned int}]{priority }\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [inline]}, {\ttfamily [static]}}



Sets a common I\+SR and its priority for all P\+IT Channels. 

\begin{DoxyNote}{Note}
All P\+IT channels share a single I\+SR on Teensy 4.\+x micro-\/controllers. 
\end{DoxyNote}
\mbox{\Hypertarget{classPITController_a4dae1ed0ada64ebc03665e8f39795e7e}\label{classPITController_a4dae1ed0ada64ebc03665e8f39795e7e}} 
\index{P\+I\+T\+Controller@{P\+I\+T\+Controller}!start@{start}}
\index{start@{start}!P\+I\+T\+Controller@{P\+I\+T\+Controller}}
\subsubsection{\texorpdfstring{start()}{start()}}
{\footnotesize\ttfamily template$<$unsigned int Ch\+ID$>$ \\
void \hyperlink{classPITController}{P\+I\+T\+Controller}$<$ Ch\+ID $>$\+::start (\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [inline]}}



Start counting on the timer. 

\mbox{\Hypertarget{classPITController_a5a6e2b00c6355934531a77a62660bec7}\label{classPITController_a5a6e2b00c6355934531a77a62660bec7}} 
\index{P\+I\+T\+Controller@{P\+I\+T\+Controller}!stop@{stop}}
\index{stop@{stop}!P\+I\+T\+Controller@{P\+I\+T\+Controller}}
\subsubsection{\texorpdfstring{stop()}{stop()}}
{\footnotesize\ttfamily template$<$unsigned int Ch\+ID$>$ \\
void \hyperlink{classPITController}{P\+I\+T\+Controller}$<$ Ch\+ID $>$\+::stop (\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [inline]}}



stop counting on the timer. 

\mbox{\Hypertarget{classPITController_a2b64ce8a01dc1254002c4ff3c384a6fd}\label{classPITController_a2b64ce8a01dc1254002c4ff3c384a6fd}} 
\index{P\+I\+T\+Controller@{P\+I\+T\+Controller}!tick\+\_\+period\+\_\+us@{tick\+\_\+period\+\_\+us}}
\index{tick\+\_\+period\+\_\+us@{tick\+\_\+period\+\_\+us}!P\+I\+T\+Controller@{P\+I\+T\+Controller}}
\subsubsection{\texorpdfstring{tick\+\_\+period\+\_\+us()}{tick\_period\_us()}}
{\footnotesize\ttfamily template$<$unsigned int Ch\+ID$>$ \\
double \hyperlink{classPITController}{P\+I\+T\+Controller}$<$ Ch\+ID $>$\+::tick\+\_\+period\+\_\+us (\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [inline]}}



Returns the value of one {\bfseries Tick} -\/ Minimum resolution of the timer. 



\subsection{Member Data Documentation}
\mbox{\Hypertarget{classPITController_a549601e7c66941d7872a6e7d38ed9563}\label{classPITController_a549601e7c66941d7872a6e7d38ed9563}} 
\index{P\+I\+T\+Controller@{P\+I\+T\+Controller}!Actual\+\_\+period@{Actual\+\_\+period}}
\index{Actual\+\_\+period@{Actual\+\_\+period}!P\+I\+T\+Controller@{P\+I\+T\+Controller}}
\subsubsection{\texorpdfstring{Actual\+\_\+period}{Actual\_period}}
{\footnotesize\ttfamily template$<$unsigned int Ch\+ID$>$ \\
double \hyperlink{classPITController}{P\+I\+T\+Controller}$<$ Ch\+ID $>$\+::Actual\+\_\+period = 0}



Actual Time Period set by the device due to finite resolution. 

\mbox{\Hypertarget{classPITController_ae3d74bb18e5b22769e895f592cb16129}\label{classPITController_ae3d74bb18e5b22769e895f592cb16129}} 
\index{P\+I\+T\+Controller@{P\+I\+T\+Controller}!Clk\+\_\+freq@{Clk\+\_\+freq}}
\index{Clk\+\_\+freq@{Clk\+\_\+freq}!P\+I\+T\+Controller@{P\+I\+T\+Controller}}
\subsubsection{\texorpdfstring{Clk\+\_\+freq}{Clk\_freq}}
{\footnotesize\ttfamily template$<$unsigned int Ch\+ID$>$ \\
uint32\+\_\+t \hyperlink{classPITController}{P\+I\+T\+Controller}$<$ Ch\+ID $>$\+::Clk\+\_\+freq = uint32\+\_\+t(24 $\ast$ 1e6)}



Clock frequency used by the timer. Initalized to 24\+M\+Hz â†’ default oscillator clock. 

\mbox{\Hypertarget{classPITController_a53778fe7e47ac9741bef0bc190e0646a}\label{classPITController_a53778fe7e47ac9741bef0bc190e0646a}} 
\index{P\+I\+T\+Controller@{P\+I\+T\+Controller}!P\+I\+T\+\_\+\+M\+A\+X\+\_\+\+C\+O\+U\+N\+T\+ER@{P\+I\+T\+\_\+\+M\+A\+X\+\_\+\+C\+O\+U\+N\+T\+ER}}
\index{P\+I\+T\+\_\+\+M\+A\+X\+\_\+\+C\+O\+U\+N\+T\+ER@{P\+I\+T\+\_\+\+M\+A\+X\+\_\+\+C\+O\+U\+N\+T\+ER}!P\+I\+T\+Controller@{P\+I\+T\+Controller}}
\subsubsection{\texorpdfstring{P\+I\+T\+\_\+\+M\+A\+X\+\_\+\+C\+O\+U\+N\+T\+ER}{PIT\_MAX\_COUNTER}}
{\footnotesize\ttfamily template$<$unsigned int Ch\+ID$>$ \\
const constexpr uint32\+\_\+t \hyperlink{classPITController}{P\+I\+T\+Controller}$<$ Ch\+ID $>$\+::P\+I\+T\+\_\+\+M\+A\+X\+\_\+\+C\+O\+U\+N\+T\+ER = 4294967295\hspace{0.3cm}{\ttfamily [static]}}



Constant -\/ Maximum possible counter value. 32 bit counter. 

\mbox{\Hypertarget{classPITController_a9de0af49a52145c8d2a8f4e90a519b60}\label{classPITController_a9de0af49a52145c8d2a8f4e90a519b60}} 
\index{P\+I\+T\+Controller@{P\+I\+T\+Controller}!Req\+\_\+period@{Req\+\_\+period}}
\index{Req\+\_\+period@{Req\+\_\+period}!P\+I\+T\+Controller@{P\+I\+T\+Controller}}
\subsubsection{\texorpdfstring{Req\+\_\+period}{Req\_period}}
{\footnotesize\ttfamily template$<$unsigned int Ch\+ID$>$ \\
double \hyperlink{classPITController}{P\+I\+T\+Controller}$<$ Ch\+ID $>$\+::Req\+\_\+period = 0}



Time Period requested by the user. 



The documentation for this class was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
code/hardware/\hyperlink{pit_8hpp}{pit.\+hpp}\end{DoxyCompactItemize}
