
LETRERO_29LEDS.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000b8  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00005870  080000b8  080000b8  000100b8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000013c  08005928  08005928  00015928  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08005a64  08005a64  00020010  2**0
                  CONTENTS
  4 .ARM          00000000  08005a64  08005a64  00020010  2**0
                  CONTENTS
  5 .preinit_array 00000000  08005a64  08005a64  00020010  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08005a64  08005a64  00015a64  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08005a68  08005a68  00015a68  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000010  20000000  08005a6c  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000008c  20000010  08005a7c  00020010  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000009c  08005a7c  0002009c  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  00020010  2**0
                  CONTENTS, READONLY
 12 .comment      00000043  00000000  00000000  00020038  2**0
                  CONTENTS, READONLY
 13 .debug_info   000071a9  00000000  00000000  0002007b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 000017cd  00000000  00000000  00027224  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000788  00000000  00000000  000289f8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 0000059c  00000000  00000000  00029180  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00014280  00000000  00000000  0002971c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00008835  00000000  00000000  0003d99c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    00080517  00000000  00000000  000461d1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  00001d88  00000000  00000000  000c66e8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000006a  00000000  00000000  000c8470  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000b8 <__do_global_dtors_aux>:
 80000b8:	b510      	push	{r4, lr}
 80000ba:	4c06      	ldr	r4, [pc, #24]	; (80000d4 <__do_global_dtors_aux+0x1c>)
 80000bc:	7823      	ldrb	r3, [r4, #0]
 80000be:	2b00      	cmp	r3, #0
 80000c0:	d107      	bne.n	80000d2 <__do_global_dtors_aux+0x1a>
 80000c2:	4b05      	ldr	r3, [pc, #20]	; (80000d8 <__do_global_dtors_aux+0x20>)
 80000c4:	2b00      	cmp	r3, #0
 80000c6:	d002      	beq.n	80000ce <__do_global_dtors_aux+0x16>
 80000c8:	4804      	ldr	r0, [pc, #16]	; (80000dc <__do_global_dtors_aux+0x24>)
 80000ca:	e000      	b.n	80000ce <__do_global_dtors_aux+0x16>
 80000cc:	bf00      	nop
 80000ce:	2301      	movs	r3, #1
 80000d0:	7023      	strb	r3, [r4, #0]
 80000d2:	bd10      	pop	{r4, pc}
 80000d4:	20000010 	.word	0x20000010
 80000d8:	00000000 	.word	0x00000000
 80000dc:	08005910 	.word	0x08005910

080000e0 <frame_dummy>:
 80000e0:	4b04      	ldr	r3, [pc, #16]	; (80000f4 <frame_dummy+0x14>)
 80000e2:	b510      	push	{r4, lr}
 80000e4:	2b00      	cmp	r3, #0
 80000e6:	d003      	beq.n	80000f0 <frame_dummy+0x10>
 80000e8:	4903      	ldr	r1, [pc, #12]	; (80000f8 <frame_dummy+0x18>)
 80000ea:	4804      	ldr	r0, [pc, #16]	; (80000fc <frame_dummy+0x1c>)
 80000ec:	e000      	b.n	80000f0 <frame_dummy+0x10>
 80000ee:	bf00      	nop
 80000f0:	bd10      	pop	{r4, pc}
 80000f2:	46c0      	nop			; (mov r8, r8)
 80000f4:	00000000 	.word	0x00000000
 80000f8:	20000014 	.word	0x20000014
 80000fc:	08005910 	.word	0x08005910

08000100 <__udivsi3>:
 8000100:	2200      	movs	r2, #0
 8000102:	0843      	lsrs	r3, r0, #1
 8000104:	428b      	cmp	r3, r1
 8000106:	d374      	bcc.n	80001f2 <__udivsi3+0xf2>
 8000108:	0903      	lsrs	r3, r0, #4
 800010a:	428b      	cmp	r3, r1
 800010c:	d35f      	bcc.n	80001ce <__udivsi3+0xce>
 800010e:	0a03      	lsrs	r3, r0, #8
 8000110:	428b      	cmp	r3, r1
 8000112:	d344      	bcc.n	800019e <__udivsi3+0x9e>
 8000114:	0b03      	lsrs	r3, r0, #12
 8000116:	428b      	cmp	r3, r1
 8000118:	d328      	bcc.n	800016c <__udivsi3+0x6c>
 800011a:	0c03      	lsrs	r3, r0, #16
 800011c:	428b      	cmp	r3, r1
 800011e:	d30d      	bcc.n	800013c <__udivsi3+0x3c>
 8000120:	22ff      	movs	r2, #255	; 0xff
 8000122:	0209      	lsls	r1, r1, #8
 8000124:	ba12      	rev	r2, r2
 8000126:	0c03      	lsrs	r3, r0, #16
 8000128:	428b      	cmp	r3, r1
 800012a:	d302      	bcc.n	8000132 <__udivsi3+0x32>
 800012c:	1212      	asrs	r2, r2, #8
 800012e:	0209      	lsls	r1, r1, #8
 8000130:	d065      	beq.n	80001fe <__udivsi3+0xfe>
 8000132:	0b03      	lsrs	r3, r0, #12
 8000134:	428b      	cmp	r3, r1
 8000136:	d319      	bcc.n	800016c <__udivsi3+0x6c>
 8000138:	e000      	b.n	800013c <__udivsi3+0x3c>
 800013a:	0a09      	lsrs	r1, r1, #8
 800013c:	0bc3      	lsrs	r3, r0, #15
 800013e:	428b      	cmp	r3, r1
 8000140:	d301      	bcc.n	8000146 <__udivsi3+0x46>
 8000142:	03cb      	lsls	r3, r1, #15
 8000144:	1ac0      	subs	r0, r0, r3
 8000146:	4152      	adcs	r2, r2
 8000148:	0b83      	lsrs	r3, r0, #14
 800014a:	428b      	cmp	r3, r1
 800014c:	d301      	bcc.n	8000152 <__udivsi3+0x52>
 800014e:	038b      	lsls	r3, r1, #14
 8000150:	1ac0      	subs	r0, r0, r3
 8000152:	4152      	adcs	r2, r2
 8000154:	0b43      	lsrs	r3, r0, #13
 8000156:	428b      	cmp	r3, r1
 8000158:	d301      	bcc.n	800015e <__udivsi3+0x5e>
 800015a:	034b      	lsls	r3, r1, #13
 800015c:	1ac0      	subs	r0, r0, r3
 800015e:	4152      	adcs	r2, r2
 8000160:	0b03      	lsrs	r3, r0, #12
 8000162:	428b      	cmp	r3, r1
 8000164:	d301      	bcc.n	800016a <__udivsi3+0x6a>
 8000166:	030b      	lsls	r3, r1, #12
 8000168:	1ac0      	subs	r0, r0, r3
 800016a:	4152      	adcs	r2, r2
 800016c:	0ac3      	lsrs	r3, r0, #11
 800016e:	428b      	cmp	r3, r1
 8000170:	d301      	bcc.n	8000176 <__udivsi3+0x76>
 8000172:	02cb      	lsls	r3, r1, #11
 8000174:	1ac0      	subs	r0, r0, r3
 8000176:	4152      	adcs	r2, r2
 8000178:	0a83      	lsrs	r3, r0, #10
 800017a:	428b      	cmp	r3, r1
 800017c:	d301      	bcc.n	8000182 <__udivsi3+0x82>
 800017e:	028b      	lsls	r3, r1, #10
 8000180:	1ac0      	subs	r0, r0, r3
 8000182:	4152      	adcs	r2, r2
 8000184:	0a43      	lsrs	r3, r0, #9
 8000186:	428b      	cmp	r3, r1
 8000188:	d301      	bcc.n	800018e <__udivsi3+0x8e>
 800018a:	024b      	lsls	r3, r1, #9
 800018c:	1ac0      	subs	r0, r0, r3
 800018e:	4152      	adcs	r2, r2
 8000190:	0a03      	lsrs	r3, r0, #8
 8000192:	428b      	cmp	r3, r1
 8000194:	d301      	bcc.n	800019a <__udivsi3+0x9a>
 8000196:	020b      	lsls	r3, r1, #8
 8000198:	1ac0      	subs	r0, r0, r3
 800019a:	4152      	adcs	r2, r2
 800019c:	d2cd      	bcs.n	800013a <__udivsi3+0x3a>
 800019e:	09c3      	lsrs	r3, r0, #7
 80001a0:	428b      	cmp	r3, r1
 80001a2:	d301      	bcc.n	80001a8 <__udivsi3+0xa8>
 80001a4:	01cb      	lsls	r3, r1, #7
 80001a6:	1ac0      	subs	r0, r0, r3
 80001a8:	4152      	adcs	r2, r2
 80001aa:	0983      	lsrs	r3, r0, #6
 80001ac:	428b      	cmp	r3, r1
 80001ae:	d301      	bcc.n	80001b4 <__udivsi3+0xb4>
 80001b0:	018b      	lsls	r3, r1, #6
 80001b2:	1ac0      	subs	r0, r0, r3
 80001b4:	4152      	adcs	r2, r2
 80001b6:	0943      	lsrs	r3, r0, #5
 80001b8:	428b      	cmp	r3, r1
 80001ba:	d301      	bcc.n	80001c0 <__udivsi3+0xc0>
 80001bc:	014b      	lsls	r3, r1, #5
 80001be:	1ac0      	subs	r0, r0, r3
 80001c0:	4152      	adcs	r2, r2
 80001c2:	0903      	lsrs	r3, r0, #4
 80001c4:	428b      	cmp	r3, r1
 80001c6:	d301      	bcc.n	80001cc <__udivsi3+0xcc>
 80001c8:	010b      	lsls	r3, r1, #4
 80001ca:	1ac0      	subs	r0, r0, r3
 80001cc:	4152      	adcs	r2, r2
 80001ce:	08c3      	lsrs	r3, r0, #3
 80001d0:	428b      	cmp	r3, r1
 80001d2:	d301      	bcc.n	80001d8 <__udivsi3+0xd8>
 80001d4:	00cb      	lsls	r3, r1, #3
 80001d6:	1ac0      	subs	r0, r0, r3
 80001d8:	4152      	adcs	r2, r2
 80001da:	0883      	lsrs	r3, r0, #2
 80001dc:	428b      	cmp	r3, r1
 80001de:	d301      	bcc.n	80001e4 <__udivsi3+0xe4>
 80001e0:	008b      	lsls	r3, r1, #2
 80001e2:	1ac0      	subs	r0, r0, r3
 80001e4:	4152      	adcs	r2, r2
 80001e6:	0843      	lsrs	r3, r0, #1
 80001e8:	428b      	cmp	r3, r1
 80001ea:	d301      	bcc.n	80001f0 <__udivsi3+0xf0>
 80001ec:	004b      	lsls	r3, r1, #1
 80001ee:	1ac0      	subs	r0, r0, r3
 80001f0:	4152      	adcs	r2, r2
 80001f2:	1a41      	subs	r1, r0, r1
 80001f4:	d200      	bcs.n	80001f8 <__udivsi3+0xf8>
 80001f6:	4601      	mov	r1, r0
 80001f8:	4152      	adcs	r2, r2
 80001fa:	4610      	mov	r0, r2
 80001fc:	4770      	bx	lr
 80001fe:	e7ff      	b.n	8000200 <__udivsi3+0x100>
 8000200:	b501      	push	{r0, lr}
 8000202:	2000      	movs	r0, #0
 8000204:	f000 f806 	bl	8000214 <__aeabi_idiv0>
 8000208:	bd02      	pop	{r1, pc}
 800020a:	46c0      	nop			; (mov r8, r8)

0800020c <__aeabi_uidivmod>:
 800020c:	2900      	cmp	r1, #0
 800020e:	d0f7      	beq.n	8000200 <__udivsi3+0x100>
 8000210:	e776      	b.n	8000100 <__udivsi3>
 8000212:	4770      	bx	lr

08000214 <__aeabi_idiv0>:
 8000214:	4770      	bx	lr
 8000216:	46c0      	nop			; (mov r8, r8)

08000218 <__aeabi_f2uiz>:
 8000218:	219e      	movs	r1, #158	; 0x9e
 800021a:	b510      	push	{r4, lr}
 800021c:	05c9      	lsls	r1, r1, #23
 800021e:	1c04      	adds	r4, r0, #0
 8000220:	f001 fdc2 	bl	8001da8 <__aeabi_fcmpge>
 8000224:	2800      	cmp	r0, #0
 8000226:	d103      	bne.n	8000230 <__aeabi_f2uiz+0x18>
 8000228:	1c20      	adds	r0, r4, #0
 800022a:	f000 fdd3 	bl	8000dd4 <__aeabi_f2iz>
 800022e:	bd10      	pop	{r4, pc}
 8000230:	219e      	movs	r1, #158	; 0x9e
 8000232:	1c20      	adds	r0, r4, #0
 8000234:	05c9      	lsls	r1, r1, #23
 8000236:	f000 fc2d 	bl	8000a94 <__aeabi_fsub>
 800023a:	f000 fdcb 	bl	8000dd4 <__aeabi_f2iz>
 800023e:	2380      	movs	r3, #128	; 0x80
 8000240:	061b      	lsls	r3, r3, #24
 8000242:	469c      	mov	ip, r3
 8000244:	4460      	add	r0, ip
 8000246:	e7f2      	b.n	800022e <__aeabi_f2uiz+0x16>

08000248 <__aeabi_d2uiz>:
 8000248:	b570      	push	{r4, r5, r6, lr}
 800024a:	2200      	movs	r2, #0
 800024c:	4b0c      	ldr	r3, [pc, #48]	; (8000280 <__aeabi_d2uiz+0x38>)
 800024e:	0004      	movs	r4, r0
 8000250:	000d      	movs	r5, r1
 8000252:	f001 fd6f 	bl	8001d34 <__aeabi_dcmpge>
 8000256:	2800      	cmp	r0, #0
 8000258:	d104      	bne.n	8000264 <__aeabi_d2uiz+0x1c>
 800025a:	0020      	movs	r0, r4
 800025c:	0029      	movs	r1, r5
 800025e:	f001 fcb7 	bl	8001bd0 <__aeabi_d2iz>
 8000262:	bd70      	pop	{r4, r5, r6, pc}
 8000264:	4b06      	ldr	r3, [pc, #24]	; (8000280 <__aeabi_d2uiz+0x38>)
 8000266:	2200      	movs	r2, #0
 8000268:	0020      	movs	r0, r4
 800026a:	0029      	movs	r1, r5
 800026c:	f001 f92e 	bl	80014cc <__aeabi_dsub>
 8000270:	f001 fcae 	bl	8001bd0 <__aeabi_d2iz>
 8000274:	2380      	movs	r3, #128	; 0x80
 8000276:	061b      	lsls	r3, r3, #24
 8000278:	469c      	mov	ip, r3
 800027a:	4460      	add	r0, ip
 800027c:	e7f1      	b.n	8000262 <__aeabi_d2uiz+0x1a>
 800027e:	46c0      	nop			; (mov r8, r8)
 8000280:	41e00000 	.word	0x41e00000

08000284 <__aeabi_fadd>:
 8000284:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8000286:	4647      	mov	r7, r8
 8000288:	46ce      	mov	lr, r9
 800028a:	024a      	lsls	r2, r1, #9
 800028c:	0243      	lsls	r3, r0, #9
 800028e:	0045      	lsls	r5, r0, #1
 8000290:	0fc4      	lsrs	r4, r0, #31
 8000292:	0a50      	lsrs	r0, r2, #9
 8000294:	4680      	mov	r8, r0
 8000296:	0048      	lsls	r0, r1, #1
 8000298:	0a5b      	lsrs	r3, r3, #9
 800029a:	0e00      	lsrs	r0, r0, #24
 800029c:	0992      	lsrs	r2, r2, #6
 800029e:	4694      	mov	ip, r2
 80002a0:	b580      	push	{r7, lr}
 80002a2:	001e      	movs	r6, r3
 80002a4:	4681      	mov	r9, r0
 80002a6:	0002      	movs	r2, r0
 80002a8:	0e2d      	lsrs	r5, r5, #24
 80002aa:	00df      	lsls	r7, r3, #3
 80002ac:	0fc9      	lsrs	r1, r1, #31
 80002ae:	428c      	cmp	r4, r1
 80002b0:	d024      	beq.n	80002fc <__aeabi_fadd+0x78>
 80002b2:	1a28      	subs	r0, r5, r0
 80002b4:	2800      	cmp	r0, #0
 80002b6:	dd0e      	ble.n	80002d6 <__aeabi_fadd+0x52>
 80002b8:	2a00      	cmp	r2, #0
 80002ba:	d13e      	bne.n	800033a <__aeabi_fadd+0xb6>
 80002bc:	4662      	mov	r2, ip
 80002be:	2a00      	cmp	r2, #0
 80002c0:	d100      	bne.n	80002c4 <__aeabi_fadd+0x40>
 80002c2:	e0fd      	b.n	80004c0 <__aeabi_fadd+0x23c>
 80002c4:	1e42      	subs	r2, r0, #1
 80002c6:	2801      	cmp	r0, #1
 80002c8:	d100      	bne.n	80002cc <__aeabi_fadd+0x48>
 80002ca:	e137      	b.n	800053c <__aeabi_fadd+0x2b8>
 80002cc:	28ff      	cmp	r0, #255	; 0xff
 80002ce:	d100      	bne.n	80002d2 <__aeabi_fadd+0x4e>
 80002d0:	e0a9      	b.n	8000426 <__aeabi_fadd+0x1a2>
 80002d2:	0010      	movs	r0, r2
 80002d4:	e039      	b.n	800034a <__aeabi_fadd+0xc6>
 80002d6:	2800      	cmp	r0, #0
 80002d8:	d063      	beq.n	80003a2 <__aeabi_fadd+0x11e>
 80002da:	464b      	mov	r3, r9
 80002dc:	1b52      	subs	r2, r2, r5
 80002de:	2d00      	cmp	r5, #0
 80002e0:	d000      	beq.n	80002e4 <__aeabi_fadd+0x60>
 80002e2:	e0e0      	b.n	80004a6 <__aeabi_fadd+0x222>
 80002e4:	2f00      	cmp	r7, #0
 80002e6:	d100      	bne.n	80002ea <__aeabi_fadd+0x66>
 80002e8:	e0ce      	b.n	8000488 <__aeabi_fadd+0x204>
 80002ea:	1e53      	subs	r3, r2, #1
 80002ec:	2a01      	cmp	r2, #1
 80002ee:	d100      	bne.n	80002f2 <__aeabi_fadd+0x6e>
 80002f0:	e155      	b.n	800059e <__aeabi_fadd+0x31a>
 80002f2:	2aff      	cmp	r2, #255	; 0xff
 80002f4:	d100      	bne.n	80002f8 <__aeabi_fadd+0x74>
 80002f6:	e094      	b.n	8000422 <__aeabi_fadd+0x19e>
 80002f8:	001a      	movs	r2, r3
 80002fa:	e0d9      	b.n	80004b0 <__aeabi_fadd+0x22c>
 80002fc:	1a2a      	subs	r2, r5, r0
 80002fe:	2a00      	cmp	r2, #0
 8000300:	dc00      	bgt.n	8000304 <__aeabi_fadd+0x80>
 8000302:	e099      	b.n	8000438 <__aeabi_fadd+0x1b4>
 8000304:	2800      	cmp	r0, #0
 8000306:	d062      	beq.n	80003ce <__aeabi_fadd+0x14a>
 8000308:	2dff      	cmp	r5, #255	; 0xff
 800030a:	d100      	bne.n	800030e <__aeabi_fadd+0x8a>
 800030c:	e08b      	b.n	8000426 <__aeabi_fadd+0x1a2>
 800030e:	2380      	movs	r3, #128	; 0x80
 8000310:	4661      	mov	r1, ip
 8000312:	04db      	lsls	r3, r3, #19
 8000314:	4319      	orrs	r1, r3
 8000316:	468c      	mov	ip, r1
 8000318:	2a1b      	cmp	r2, #27
 800031a:	dc00      	bgt.n	800031e <__aeabi_fadd+0x9a>
 800031c:	e0d2      	b.n	80004c4 <__aeabi_fadd+0x240>
 800031e:	2301      	movs	r3, #1
 8000320:	19db      	adds	r3, r3, r7
 8000322:	015a      	lsls	r2, r3, #5
 8000324:	d56a      	bpl.n	80003fc <__aeabi_fadd+0x178>
 8000326:	3501      	adds	r5, #1
 8000328:	2dff      	cmp	r5, #255	; 0xff
 800032a:	d05b      	beq.n	80003e4 <__aeabi_fadd+0x160>
 800032c:	2201      	movs	r2, #1
 800032e:	49a3      	ldr	r1, [pc, #652]	; (80005bc <__aeabi_fadd+0x338>)
 8000330:	401a      	ands	r2, r3
 8000332:	085b      	lsrs	r3, r3, #1
 8000334:	400b      	ands	r3, r1
 8000336:	4313      	orrs	r3, r2
 8000338:	e01c      	b.n	8000374 <__aeabi_fadd+0xf0>
 800033a:	2dff      	cmp	r5, #255	; 0xff
 800033c:	d100      	bne.n	8000340 <__aeabi_fadd+0xbc>
 800033e:	e072      	b.n	8000426 <__aeabi_fadd+0x1a2>
 8000340:	2380      	movs	r3, #128	; 0x80
 8000342:	4662      	mov	r2, ip
 8000344:	04db      	lsls	r3, r3, #19
 8000346:	431a      	orrs	r2, r3
 8000348:	4694      	mov	ip, r2
 800034a:	281b      	cmp	r0, #27
 800034c:	dc00      	bgt.n	8000350 <__aeabi_fadd+0xcc>
 800034e:	e090      	b.n	8000472 <__aeabi_fadd+0x1ee>
 8000350:	2301      	movs	r3, #1
 8000352:	1afb      	subs	r3, r7, r3
 8000354:	015a      	lsls	r2, r3, #5
 8000356:	d551      	bpl.n	80003fc <__aeabi_fadd+0x178>
 8000358:	019b      	lsls	r3, r3, #6
 800035a:	099e      	lsrs	r6, r3, #6
 800035c:	0030      	movs	r0, r6
 800035e:	f001 fd2d 	bl	8001dbc <__clzsi2>
 8000362:	0033      	movs	r3, r6
 8000364:	3805      	subs	r0, #5
 8000366:	4083      	lsls	r3, r0
 8000368:	4285      	cmp	r5, r0
 800036a:	dc00      	bgt.n	800036e <__aeabi_fadd+0xea>
 800036c:	e075      	b.n	800045a <__aeabi_fadd+0x1d6>
 800036e:	4a94      	ldr	r2, [pc, #592]	; (80005c0 <__aeabi_fadd+0x33c>)
 8000370:	1a2d      	subs	r5, r5, r0
 8000372:	4013      	ands	r3, r2
 8000374:	075a      	lsls	r2, r3, #29
 8000376:	d004      	beq.n	8000382 <__aeabi_fadd+0xfe>
 8000378:	220f      	movs	r2, #15
 800037a:	401a      	ands	r2, r3
 800037c:	2a04      	cmp	r2, #4
 800037e:	d000      	beq.n	8000382 <__aeabi_fadd+0xfe>
 8000380:	3304      	adds	r3, #4
 8000382:	015a      	lsls	r2, r3, #5
 8000384:	d53c      	bpl.n	8000400 <__aeabi_fadd+0x17c>
 8000386:	1c68      	adds	r0, r5, #1
 8000388:	2dfe      	cmp	r5, #254	; 0xfe
 800038a:	d02b      	beq.n	80003e4 <__aeabi_fadd+0x160>
 800038c:	019b      	lsls	r3, r3, #6
 800038e:	0a5e      	lsrs	r6, r3, #9
 8000390:	b2c0      	uxtb	r0, r0
 8000392:	05c0      	lsls	r0, r0, #23
 8000394:	4330      	orrs	r0, r6
 8000396:	07e4      	lsls	r4, r4, #31
 8000398:	4320      	orrs	r0, r4
 800039a:	bcc0      	pop	{r6, r7}
 800039c:	46b9      	mov	r9, r7
 800039e:	46b0      	mov	r8, r6
 80003a0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80003a2:	20fe      	movs	r0, #254	; 0xfe
 80003a4:	1c6a      	adds	r2, r5, #1
 80003a6:	4210      	tst	r0, r2
 80003a8:	d172      	bne.n	8000490 <__aeabi_fadd+0x20c>
 80003aa:	2d00      	cmp	r5, #0
 80003ac:	d000      	beq.n	80003b0 <__aeabi_fadd+0x12c>
 80003ae:	e0ae      	b.n	800050e <__aeabi_fadd+0x28a>
 80003b0:	2f00      	cmp	r7, #0
 80003b2:	d100      	bne.n	80003b6 <__aeabi_fadd+0x132>
 80003b4:	e0ec      	b.n	8000590 <__aeabi_fadd+0x30c>
 80003b6:	4663      	mov	r3, ip
 80003b8:	2000      	movs	r0, #0
 80003ba:	2b00      	cmp	r3, #0
 80003bc:	d0e9      	beq.n	8000392 <__aeabi_fadd+0x10e>
 80003be:	1afb      	subs	r3, r7, r3
 80003c0:	015a      	lsls	r2, r3, #5
 80003c2:	d400      	bmi.n	80003c6 <__aeabi_fadd+0x142>
 80003c4:	e0f3      	b.n	80005ae <__aeabi_fadd+0x32a>
 80003c6:	4663      	mov	r3, ip
 80003c8:	000c      	movs	r4, r1
 80003ca:	1bdb      	subs	r3, r3, r7
 80003cc:	e7d2      	b.n	8000374 <__aeabi_fadd+0xf0>
 80003ce:	4661      	mov	r1, ip
 80003d0:	2900      	cmp	r1, #0
 80003d2:	d05b      	beq.n	800048c <__aeabi_fadd+0x208>
 80003d4:	1e51      	subs	r1, r2, #1
 80003d6:	2a01      	cmp	r2, #1
 80003d8:	d100      	bne.n	80003dc <__aeabi_fadd+0x158>
 80003da:	e0a7      	b.n	800052c <__aeabi_fadd+0x2a8>
 80003dc:	2aff      	cmp	r2, #255	; 0xff
 80003de:	d022      	beq.n	8000426 <__aeabi_fadd+0x1a2>
 80003e0:	000a      	movs	r2, r1
 80003e2:	e799      	b.n	8000318 <__aeabi_fadd+0x94>
 80003e4:	20ff      	movs	r0, #255	; 0xff
 80003e6:	2600      	movs	r6, #0
 80003e8:	e7d3      	b.n	8000392 <__aeabi_fadd+0x10e>
 80003ea:	21fe      	movs	r1, #254	; 0xfe
 80003ec:	1c6a      	adds	r2, r5, #1
 80003ee:	4211      	tst	r1, r2
 80003f0:	d073      	beq.n	80004da <__aeabi_fadd+0x256>
 80003f2:	2aff      	cmp	r2, #255	; 0xff
 80003f4:	d0f6      	beq.n	80003e4 <__aeabi_fadd+0x160>
 80003f6:	0015      	movs	r5, r2
 80003f8:	4467      	add	r7, ip
 80003fa:	087b      	lsrs	r3, r7, #1
 80003fc:	075a      	lsls	r2, r3, #29
 80003fe:	d1bb      	bne.n	8000378 <__aeabi_fadd+0xf4>
 8000400:	08db      	lsrs	r3, r3, #3
 8000402:	2dff      	cmp	r5, #255	; 0xff
 8000404:	d00f      	beq.n	8000426 <__aeabi_fadd+0x1a2>
 8000406:	025b      	lsls	r3, r3, #9
 8000408:	0a5e      	lsrs	r6, r3, #9
 800040a:	b2e8      	uxtb	r0, r5
 800040c:	e7c1      	b.n	8000392 <__aeabi_fadd+0x10e>
 800040e:	4662      	mov	r2, ip
 8000410:	2a00      	cmp	r2, #0
 8000412:	d008      	beq.n	8000426 <__aeabi_fadd+0x1a2>
 8000414:	2280      	movs	r2, #128	; 0x80
 8000416:	03d2      	lsls	r2, r2, #15
 8000418:	4213      	tst	r3, r2
 800041a:	d004      	beq.n	8000426 <__aeabi_fadd+0x1a2>
 800041c:	4640      	mov	r0, r8
 800041e:	4210      	tst	r0, r2
 8000420:	d101      	bne.n	8000426 <__aeabi_fadd+0x1a2>
 8000422:	000c      	movs	r4, r1
 8000424:	4643      	mov	r3, r8
 8000426:	2b00      	cmp	r3, #0
 8000428:	d0dc      	beq.n	80003e4 <__aeabi_fadd+0x160>
 800042a:	2680      	movs	r6, #128	; 0x80
 800042c:	03f6      	lsls	r6, r6, #15
 800042e:	431e      	orrs	r6, r3
 8000430:	0276      	lsls	r6, r6, #9
 8000432:	20ff      	movs	r0, #255	; 0xff
 8000434:	0a76      	lsrs	r6, r6, #9
 8000436:	e7ac      	b.n	8000392 <__aeabi_fadd+0x10e>
 8000438:	2a00      	cmp	r2, #0
 800043a:	d0d6      	beq.n	80003ea <__aeabi_fadd+0x166>
 800043c:	1b42      	subs	r2, r0, r5
 800043e:	2d00      	cmp	r5, #0
 8000440:	d05c      	beq.n	80004fc <__aeabi_fadd+0x278>
 8000442:	28ff      	cmp	r0, #255	; 0xff
 8000444:	d0ee      	beq.n	8000424 <__aeabi_fadd+0x1a0>
 8000446:	2380      	movs	r3, #128	; 0x80
 8000448:	04db      	lsls	r3, r3, #19
 800044a:	431f      	orrs	r7, r3
 800044c:	2a1b      	cmp	r2, #27
 800044e:	dc00      	bgt.n	8000452 <__aeabi_fadd+0x1ce>
 8000450:	e082      	b.n	8000558 <__aeabi_fadd+0x2d4>
 8000452:	2301      	movs	r3, #1
 8000454:	464d      	mov	r5, r9
 8000456:	4463      	add	r3, ip
 8000458:	e763      	b.n	8000322 <__aeabi_fadd+0x9e>
 800045a:	2220      	movs	r2, #32
 800045c:	1b40      	subs	r0, r0, r5
 800045e:	3001      	adds	r0, #1
 8000460:	1a12      	subs	r2, r2, r0
 8000462:	0019      	movs	r1, r3
 8000464:	4093      	lsls	r3, r2
 8000466:	40c1      	lsrs	r1, r0
 8000468:	1e5a      	subs	r2, r3, #1
 800046a:	4193      	sbcs	r3, r2
 800046c:	2500      	movs	r5, #0
 800046e:	430b      	orrs	r3, r1
 8000470:	e780      	b.n	8000374 <__aeabi_fadd+0xf0>
 8000472:	2320      	movs	r3, #32
 8000474:	4661      	mov	r1, ip
 8000476:	1a1b      	subs	r3, r3, r0
 8000478:	4099      	lsls	r1, r3
 800047a:	4662      	mov	r2, ip
 800047c:	000b      	movs	r3, r1
 800047e:	40c2      	lsrs	r2, r0
 8000480:	1e59      	subs	r1, r3, #1
 8000482:	418b      	sbcs	r3, r1
 8000484:	4313      	orrs	r3, r2
 8000486:	e764      	b.n	8000352 <__aeabi_fadd+0xce>
 8000488:	000c      	movs	r4, r1
 800048a:	4643      	mov	r3, r8
 800048c:	0015      	movs	r5, r2
 800048e:	e7b8      	b.n	8000402 <__aeabi_fadd+0x17e>
 8000490:	4663      	mov	r3, ip
 8000492:	1afe      	subs	r6, r7, r3
 8000494:	0173      	lsls	r3, r6, #5
 8000496:	d445      	bmi.n	8000524 <__aeabi_fadd+0x2a0>
 8000498:	2e00      	cmp	r6, #0
 800049a:	d000      	beq.n	800049e <__aeabi_fadd+0x21a>
 800049c:	e75e      	b.n	800035c <__aeabi_fadd+0xd8>
 800049e:	2400      	movs	r4, #0
 80004a0:	2000      	movs	r0, #0
 80004a2:	2600      	movs	r6, #0
 80004a4:	e775      	b.n	8000392 <__aeabi_fadd+0x10e>
 80004a6:	2bff      	cmp	r3, #255	; 0xff
 80004a8:	d0bb      	beq.n	8000422 <__aeabi_fadd+0x19e>
 80004aa:	2380      	movs	r3, #128	; 0x80
 80004ac:	04db      	lsls	r3, r3, #19
 80004ae:	431f      	orrs	r7, r3
 80004b0:	2a1b      	cmp	r2, #27
 80004b2:	dd47      	ble.n	8000544 <__aeabi_fadd+0x2c0>
 80004b4:	2301      	movs	r3, #1
 80004b6:	4662      	mov	r2, ip
 80004b8:	000c      	movs	r4, r1
 80004ba:	464d      	mov	r5, r9
 80004bc:	1ad3      	subs	r3, r2, r3
 80004be:	e749      	b.n	8000354 <__aeabi_fadd+0xd0>
 80004c0:	0005      	movs	r5, r0
 80004c2:	e79e      	b.n	8000402 <__aeabi_fadd+0x17e>
 80004c4:	4661      	mov	r1, ip
 80004c6:	2320      	movs	r3, #32
 80004c8:	40d1      	lsrs	r1, r2
 80004ca:	1a9b      	subs	r3, r3, r2
 80004cc:	4662      	mov	r2, ip
 80004ce:	409a      	lsls	r2, r3
 80004d0:	0013      	movs	r3, r2
 80004d2:	1e5a      	subs	r2, r3, #1
 80004d4:	4193      	sbcs	r3, r2
 80004d6:	430b      	orrs	r3, r1
 80004d8:	e722      	b.n	8000320 <__aeabi_fadd+0x9c>
 80004da:	2d00      	cmp	r5, #0
 80004dc:	d146      	bne.n	800056c <__aeabi_fadd+0x2e8>
 80004de:	2f00      	cmp	r7, #0
 80004e0:	d062      	beq.n	80005a8 <__aeabi_fadd+0x324>
 80004e2:	4663      	mov	r3, ip
 80004e4:	2000      	movs	r0, #0
 80004e6:	2b00      	cmp	r3, #0
 80004e8:	d100      	bne.n	80004ec <__aeabi_fadd+0x268>
 80004ea:	e752      	b.n	8000392 <__aeabi_fadd+0x10e>
 80004ec:	003b      	movs	r3, r7
 80004ee:	4463      	add	r3, ip
 80004f0:	015a      	lsls	r2, r3, #5
 80004f2:	d583      	bpl.n	80003fc <__aeabi_fadd+0x178>
 80004f4:	4a32      	ldr	r2, [pc, #200]	; (80005c0 <__aeabi_fadd+0x33c>)
 80004f6:	3501      	adds	r5, #1
 80004f8:	4013      	ands	r3, r2
 80004fa:	e77f      	b.n	80003fc <__aeabi_fadd+0x178>
 80004fc:	2f00      	cmp	r7, #0
 80004fe:	d0c4      	beq.n	800048a <__aeabi_fadd+0x206>
 8000500:	1e53      	subs	r3, r2, #1
 8000502:	2a01      	cmp	r2, #1
 8000504:	d012      	beq.n	800052c <__aeabi_fadd+0x2a8>
 8000506:	2aff      	cmp	r2, #255	; 0xff
 8000508:	d08c      	beq.n	8000424 <__aeabi_fadd+0x1a0>
 800050a:	001a      	movs	r2, r3
 800050c:	e79e      	b.n	800044c <__aeabi_fadd+0x1c8>
 800050e:	2f00      	cmp	r7, #0
 8000510:	d000      	beq.n	8000514 <__aeabi_fadd+0x290>
 8000512:	e77c      	b.n	800040e <__aeabi_fadd+0x18a>
 8000514:	4663      	mov	r3, ip
 8000516:	2b00      	cmp	r3, #0
 8000518:	d183      	bne.n	8000422 <__aeabi_fadd+0x19e>
 800051a:	2680      	movs	r6, #128	; 0x80
 800051c:	2400      	movs	r4, #0
 800051e:	20ff      	movs	r0, #255	; 0xff
 8000520:	03f6      	lsls	r6, r6, #15
 8000522:	e736      	b.n	8000392 <__aeabi_fadd+0x10e>
 8000524:	4663      	mov	r3, ip
 8000526:	000c      	movs	r4, r1
 8000528:	1bde      	subs	r6, r3, r7
 800052a:	e717      	b.n	800035c <__aeabi_fadd+0xd8>
 800052c:	003b      	movs	r3, r7
 800052e:	4463      	add	r3, ip
 8000530:	2501      	movs	r5, #1
 8000532:	015a      	lsls	r2, r3, #5
 8000534:	d400      	bmi.n	8000538 <__aeabi_fadd+0x2b4>
 8000536:	e761      	b.n	80003fc <__aeabi_fadd+0x178>
 8000538:	2502      	movs	r5, #2
 800053a:	e6f7      	b.n	800032c <__aeabi_fadd+0xa8>
 800053c:	4663      	mov	r3, ip
 800053e:	2501      	movs	r5, #1
 8000540:	1afb      	subs	r3, r7, r3
 8000542:	e707      	b.n	8000354 <__aeabi_fadd+0xd0>
 8000544:	2320      	movs	r3, #32
 8000546:	1a9b      	subs	r3, r3, r2
 8000548:	0038      	movs	r0, r7
 800054a:	409f      	lsls	r7, r3
 800054c:	003b      	movs	r3, r7
 800054e:	40d0      	lsrs	r0, r2
 8000550:	1e5a      	subs	r2, r3, #1
 8000552:	4193      	sbcs	r3, r2
 8000554:	4303      	orrs	r3, r0
 8000556:	e7ae      	b.n	80004b6 <__aeabi_fadd+0x232>
 8000558:	2320      	movs	r3, #32
 800055a:	1a9b      	subs	r3, r3, r2
 800055c:	0039      	movs	r1, r7
 800055e:	409f      	lsls	r7, r3
 8000560:	003b      	movs	r3, r7
 8000562:	40d1      	lsrs	r1, r2
 8000564:	1e5a      	subs	r2, r3, #1
 8000566:	4193      	sbcs	r3, r2
 8000568:	430b      	orrs	r3, r1
 800056a:	e773      	b.n	8000454 <__aeabi_fadd+0x1d0>
 800056c:	2f00      	cmp	r7, #0
 800056e:	d100      	bne.n	8000572 <__aeabi_fadd+0x2ee>
 8000570:	e758      	b.n	8000424 <__aeabi_fadd+0x1a0>
 8000572:	4662      	mov	r2, ip
 8000574:	2a00      	cmp	r2, #0
 8000576:	d100      	bne.n	800057a <__aeabi_fadd+0x2f6>
 8000578:	e755      	b.n	8000426 <__aeabi_fadd+0x1a2>
 800057a:	2280      	movs	r2, #128	; 0x80
 800057c:	03d2      	lsls	r2, r2, #15
 800057e:	4213      	tst	r3, r2
 8000580:	d100      	bne.n	8000584 <__aeabi_fadd+0x300>
 8000582:	e750      	b.n	8000426 <__aeabi_fadd+0x1a2>
 8000584:	4641      	mov	r1, r8
 8000586:	4211      	tst	r1, r2
 8000588:	d000      	beq.n	800058c <__aeabi_fadd+0x308>
 800058a:	e74c      	b.n	8000426 <__aeabi_fadd+0x1a2>
 800058c:	4643      	mov	r3, r8
 800058e:	e74a      	b.n	8000426 <__aeabi_fadd+0x1a2>
 8000590:	4663      	mov	r3, ip
 8000592:	2b00      	cmp	r3, #0
 8000594:	d083      	beq.n	800049e <__aeabi_fadd+0x21a>
 8000596:	000c      	movs	r4, r1
 8000598:	4646      	mov	r6, r8
 800059a:	2000      	movs	r0, #0
 800059c:	e6f9      	b.n	8000392 <__aeabi_fadd+0x10e>
 800059e:	4663      	mov	r3, ip
 80005a0:	000c      	movs	r4, r1
 80005a2:	1bdb      	subs	r3, r3, r7
 80005a4:	3501      	adds	r5, #1
 80005a6:	e6d5      	b.n	8000354 <__aeabi_fadd+0xd0>
 80005a8:	4646      	mov	r6, r8
 80005aa:	2000      	movs	r0, #0
 80005ac:	e6f1      	b.n	8000392 <__aeabi_fadd+0x10e>
 80005ae:	2b00      	cmp	r3, #0
 80005b0:	d000      	beq.n	80005b4 <__aeabi_fadd+0x330>
 80005b2:	e723      	b.n	80003fc <__aeabi_fadd+0x178>
 80005b4:	2400      	movs	r4, #0
 80005b6:	2600      	movs	r6, #0
 80005b8:	e6eb      	b.n	8000392 <__aeabi_fadd+0x10e>
 80005ba:	46c0      	nop			; (mov r8, r8)
 80005bc:	7dffffff 	.word	0x7dffffff
 80005c0:	fbffffff 	.word	0xfbffffff

080005c4 <__aeabi_fdiv>:
 80005c4:	b5f0      	push	{r4, r5, r6, r7, lr}
 80005c6:	464f      	mov	r7, r9
 80005c8:	4646      	mov	r6, r8
 80005ca:	46d6      	mov	lr, sl
 80005cc:	0245      	lsls	r5, r0, #9
 80005ce:	b5c0      	push	{r6, r7, lr}
 80005d0:	0047      	lsls	r7, r0, #1
 80005d2:	1c0c      	adds	r4, r1, #0
 80005d4:	0a6d      	lsrs	r5, r5, #9
 80005d6:	0e3f      	lsrs	r7, r7, #24
 80005d8:	0fc6      	lsrs	r6, r0, #31
 80005da:	2f00      	cmp	r7, #0
 80005dc:	d100      	bne.n	80005e0 <__aeabi_fdiv+0x1c>
 80005de:	e06f      	b.n	80006c0 <__aeabi_fdiv+0xfc>
 80005e0:	2fff      	cmp	r7, #255	; 0xff
 80005e2:	d100      	bne.n	80005e6 <__aeabi_fdiv+0x22>
 80005e4:	e074      	b.n	80006d0 <__aeabi_fdiv+0x10c>
 80005e6:	2300      	movs	r3, #0
 80005e8:	2280      	movs	r2, #128	; 0x80
 80005ea:	4699      	mov	r9, r3
 80005ec:	469a      	mov	sl, r3
 80005ee:	00ed      	lsls	r5, r5, #3
 80005f0:	04d2      	lsls	r2, r2, #19
 80005f2:	4315      	orrs	r5, r2
 80005f4:	3f7f      	subs	r7, #127	; 0x7f
 80005f6:	0263      	lsls	r3, r4, #9
 80005f8:	0a5b      	lsrs	r3, r3, #9
 80005fa:	4698      	mov	r8, r3
 80005fc:	0063      	lsls	r3, r4, #1
 80005fe:	0e1b      	lsrs	r3, r3, #24
 8000600:	0fe4      	lsrs	r4, r4, #31
 8000602:	2b00      	cmp	r3, #0
 8000604:	d04d      	beq.n	80006a2 <__aeabi_fdiv+0xde>
 8000606:	2bff      	cmp	r3, #255	; 0xff
 8000608:	d045      	beq.n	8000696 <__aeabi_fdiv+0xd2>
 800060a:	4642      	mov	r2, r8
 800060c:	2180      	movs	r1, #128	; 0x80
 800060e:	00d2      	lsls	r2, r2, #3
 8000610:	04c9      	lsls	r1, r1, #19
 8000612:	4311      	orrs	r1, r2
 8000614:	4688      	mov	r8, r1
 8000616:	2200      	movs	r2, #0
 8000618:	3b7f      	subs	r3, #127	; 0x7f
 800061a:	0031      	movs	r1, r6
 800061c:	1aff      	subs	r7, r7, r3
 800061e:	464b      	mov	r3, r9
 8000620:	4061      	eors	r1, r4
 8000622:	b2c9      	uxtb	r1, r1
 8000624:	2b0f      	cmp	r3, #15
 8000626:	d900      	bls.n	800062a <__aeabi_fdiv+0x66>
 8000628:	e0b8      	b.n	800079c <__aeabi_fdiv+0x1d8>
 800062a:	4870      	ldr	r0, [pc, #448]	; (80007ec <__aeabi_fdiv+0x228>)
 800062c:	009b      	lsls	r3, r3, #2
 800062e:	58c3      	ldr	r3, [r0, r3]
 8000630:	469f      	mov	pc, r3
 8000632:	2300      	movs	r3, #0
 8000634:	4698      	mov	r8, r3
 8000636:	0026      	movs	r6, r4
 8000638:	4645      	mov	r5, r8
 800063a:	4692      	mov	sl, r2
 800063c:	4653      	mov	r3, sl
 800063e:	2b02      	cmp	r3, #2
 8000640:	d100      	bne.n	8000644 <__aeabi_fdiv+0x80>
 8000642:	e08d      	b.n	8000760 <__aeabi_fdiv+0x19c>
 8000644:	2b03      	cmp	r3, #3
 8000646:	d100      	bne.n	800064a <__aeabi_fdiv+0x86>
 8000648:	e0a1      	b.n	800078e <__aeabi_fdiv+0x1ca>
 800064a:	2b01      	cmp	r3, #1
 800064c:	d018      	beq.n	8000680 <__aeabi_fdiv+0xbc>
 800064e:	003b      	movs	r3, r7
 8000650:	337f      	adds	r3, #127	; 0x7f
 8000652:	2b00      	cmp	r3, #0
 8000654:	dd6d      	ble.n	8000732 <__aeabi_fdiv+0x16e>
 8000656:	076a      	lsls	r2, r5, #29
 8000658:	d004      	beq.n	8000664 <__aeabi_fdiv+0xa0>
 800065a:	220f      	movs	r2, #15
 800065c:	402a      	ands	r2, r5
 800065e:	2a04      	cmp	r2, #4
 8000660:	d000      	beq.n	8000664 <__aeabi_fdiv+0xa0>
 8000662:	3504      	adds	r5, #4
 8000664:	012a      	lsls	r2, r5, #4
 8000666:	d503      	bpl.n	8000670 <__aeabi_fdiv+0xac>
 8000668:	4b61      	ldr	r3, [pc, #388]	; (80007f0 <__aeabi_fdiv+0x22c>)
 800066a:	401d      	ands	r5, r3
 800066c:	003b      	movs	r3, r7
 800066e:	3380      	adds	r3, #128	; 0x80
 8000670:	2bfe      	cmp	r3, #254	; 0xfe
 8000672:	dd00      	ble.n	8000676 <__aeabi_fdiv+0xb2>
 8000674:	e074      	b.n	8000760 <__aeabi_fdiv+0x19c>
 8000676:	01aa      	lsls	r2, r5, #6
 8000678:	0a52      	lsrs	r2, r2, #9
 800067a:	b2d8      	uxtb	r0, r3
 800067c:	e002      	b.n	8000684 <__aeabi_fdiv+0xc0>
 800067e:	000e      	movs	r6, r1
 8000680:	2000      	movs	r0, #0
 8000682:	2200      	movs	r2, #0
 8000684:	05c0      	lsls	r0, r0, #23
 8000686:	07f6      	lsls	r6, r6, #31
 8000688:	4310      	orrs	r0, r2
 800068a:	4330      	orrs	r0, r6
 800068c:	bce0      	pop	{r5, r6, r7}
 800068e:	46ba      	mov	sl, r7
 8000690:	46b1      	mov	r9, r6
 8000692:	46a8      	mov	r8, r5
 8000694:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000696:	4643      	mov	r3, r8
 8000698:	2b00      	cmp	r3, #0
 800069a:	d13f      	bne.n	800071c <__aeabi_fdiv+0x158>
 800069c:	2202      	movs	r2, #2
 800069e:	3fff      	subs	r7, #255	; 0xff
 80006a0:	e003      	b.n	80006aa <__aeabi_fdiv+0xe6>
 80006a2:	4643      	mov	r3, r8
 80006a4:	2b00      	cmp	r3, #0
 80006a6:	d12d      	bne.n	8000704 <__aeabi_fdiv+0x140>
 80006a8:	2201      	movs	r2, #1
 80006aa:	0031      	movs	r1, r6
 80006ac:	464b      	mov	r3, r9
 80006ae:	4061      	eors	r1, r4
 80006b0:	b2c9      	uxtb	r1, r1
 80006b2:	4313      	orrs	r3, r2
 80006b4:	2b0f      	cmp	r3, #15
 80006b6:	d838      	bhi.n	800072a <__aeabi_fdiv+0x166>
 80006b8:	484e      	ldr	r0, [pc, #312]	; (80007f4 <__aeabi_fdiv+0x230>)
 80006ba:	009b      	lsls	r3, r3, #2
 80006bc:	58c3      	ldr	r3, [r0, r3]
 80006be:	469f      	mov	pc, r3
 80006c0:	2d00      	cmp	r5, #0
 80006c2:	d113      	bne.n	80006ec <__aeabi_fdiv+0x128>
 80006c4:	2304      	movs	r3, #4
 80006c6:	4699      	mov	r9, r3
 80006c8:	3b03      	subs	r3, #3
 80006ca:	2700      	movs	r7, #0
 80006cc:	469a      	mov	sl, r3
 80006ce:	e792      	b.n	80005f6 <__aeabi_fdiv+0x32>
 80006d0:	2d00      	cmp	r5, #0
 80006d2:	d105      	bne.n	80006e0 <__aeabi_fdiv+0x11c>
 80006d4:	2308      	movs	r3, #8
 80006d6:	4699      	mov	r9, r3
 80006d8:	3b06      	subs	r3, #6
 80006da:	27ff      	movs	r7, #255	; 0xff
 80006dc:	469a      	mov	sl, r3
 80006de:	e78a      	b.n	80005f6 <__aeabi_fdiv+0x32>
 80006e0:	230c      	movs	r3, #12
 80006e2:	4699      	mov	r9, r3
 80006e4:	3b09      	subs	r3, #9
 80006e6:	27ff      	movs	r7, #255	; 0xff
 80006e8:	469a      	mov	sl, r3
 80006ea:	e784      	b.n	80005f6 <__aeabi_fdiv+0x32>
 80006ec:	0028      	movs	r0, r5
 80006ee:	f001 fb65 	bl	8001dbc <__clzsi2>
 80006f2:	2776      	movs	r7, #118	; 0x76
 80006f4:	1f43      	subs	r3, r0, #5
 80006f6:	409d      	lsls	r5, r3
 80006f8:	2300      	movs	r3, #0
 80006fa:	427f      	negs	r7, r7
 80006fc:	4699      	mov	r9, r3
 80006fe:	469a      	mov	sl, r3
 8000700:	1a3f      	subs	r7, r7, r0
 8000702:	e778      	b.n	80005f6 <__aeabi_fdiv+0x32>
 8000704:	4640      	mov	r0, r8
 8000706:	f001 fb59 	bl	8001dbc <__clzsi2>
 800070a:	4642      	mov	r2, r8
 800070c:	1f43      	subs	r3, r0, #5
 800070e:	409a      	lsls	r2, r3
 8000710:	2376      	movs	r3, #118	; 0x76
 8000712:	425b      	negs	r3, r3
 8000714:	4690      	mov	r8, r2
 8000716:	1a1b      	subs	r3, r3, r0
 8000718:	2200      	movs	r2, #0
 800071a:	e77e      	b.n	800061a <__aeabi_fdiv+0x56>
 800071c:	2303      	movs	r3, #3
 800071e:	464a      	mov	r2, r9
 8000720:	431a      	orrs	r2, r3
 8000722:	4691      	mov	r9, r2
 8000724:	33fc      	adds	r3, #252	; 0xfc
 8000726:	2203      	movs	r2, #3
 8000728:	e777      	b.n	800061a <__aeabi_fdiv+0x56>
 800072a:	000e      	movs	r6, r1
 800072c:	20ff      	movs	r0, #255	; 0xff
 800072e:	2200      	movs	r2, #0
 8000730:	e7a8      	b.n	8000684 <__aeabi_fdiv+0xc0>
 8000732:	2201      	movs	r2, #1
 8000734:	1ad3      	subs	r3, r2, r3
 8000736:	2b1b      	cmp	r3, #27
 8000738:	dca2      	bgt.n	8000680 <__aeabi_fdiv+0xbc>
 800073a:	379e      	adds	r7, #158	; 0x9e
 800073c:	002a      	movs	r2, r5
 800073e:	40bd      	lsls	r5, r7
 8000740:	40da      	lsrs	r2, r3
 8000742:	1e6b      	subs	r3, r5, #1
 8000744:	419d      	sbcs	r5, r3
 8000746:	4315      	orrs	r5, r2
 8000748:	076a      	lsls	r2, r5, #29
 800074a:	d004      	beq.n	8000756 <__aeabi_fdiv+0x192>
 800074c:	220f      	movs	r2, #15
 800074e:	402a      	ands	r2, r5
 8000750:	2a04      	cmp	r2, #4
 8000752:	d000      	beq.n	8000756 <__aeabi_fdiv+0x192>
 8000754:	3504      	adds	r5, #4
 8000756:	016a      	lsls	r2, r5, #5
 8000758:	d544      	bpl.n	80007e4 <__aeabi_fdiv+0x220>
 800075a:	2001      	movs	r0, #1
 800075c:	2200      	movs	r2, #0
 800075e:	e791      	b.n	8000684 <__aeabi_fdiv+0xc0>
 8000760:	20ff      	movs	r0, #255	; 0xff
 8000762:	2200      	movs	r2, #0
 8000764:	e78e      	b.n	8000684 <__aeabi_fdiv+0xc0>
 8000766:	2280      	movs	r2, #128	; 0x80
 8000768:	2600      	movs	r6, #0
 800076a:	20ff      	movs	r0, #255	; 0xff
 800076c:	03d2      	lsls	r2, r2, #15
 800076e:	e789      	b.n	8000684 <__aeabi_fdiv+0xc0>
 8000770:	2300      	movs	r3, #0
 8000772:	4698      	mov	r8, r3
 8000774:	2280      	movs	r2, #128	; 0x80
 8000776:	03d2      	lsls	r2, r2, #15
 8000778:	4215      	tst	r5, r2
 800077a:	d008      	beq.n	800078e <__aeabi_fdiv+0x1ca>
 800077c:	4643      	mov	r3, r8
 800077e:	4213      	tst	r3, r2
 8000780:	d105      	bne.n	800078e <__aeabi_fdiv+0x1ca>
 8000782:	431a      	orrs	r2, r3
 8000784:	0252      	lsls	r2, r2, #9
 8000786:	0026      	movs	r6, r4
 8000788:	20ff      	movs	r0, #255	; 0xff
 800078a:	0a52      	lsrs	r2, r2, #9
 800078c:	e77a      	b.n	8000684 <__aeabi_fdiv+0xc0>
 800078e:	2280      	movs	r2, #128	; 0x80
 8000790:	03d2      	lsls	r2, r2, #15
 8000792:	432a      	orrs	r2, r5
 8000794:	0252      	lsls	r2, r2, #9
 8000796:	20ff      	movs	r0, #255	; 0xff
 8000798:	0a52      	lsrs	r2, r2, #9
 800079a:	e773      	b.n	8000684 <__aeabi_fdiv+0xc0>
 800079c:	4642      	mov	r2, r8
 800079e:	016b      	lsls	r3, r5, #5
 80007a0:	0155      	lsls	r5, r2, #5
 80007a2:	42ab      	cmp	r3, r5
 80007a4:	d21a      	bcs.n	80007dc <__aeabi_fdiv+0x218>
 80007a6:	201b      	movs	r0, #27
 80007a8:	2200      	movs	r2, #0
 80007aa:	3f01      	subs	r7, #1
 80007ac:	2601      	movs	r6, #1
 80007ae:	001c      	movs	r4, r3
 80007b0:	0052      	lsls	r2, r2, #1
 80007b2:	005b      	lsls	r3, r3, #1
 80007b4:	2c00      	cmp	r4, #0
 80007b6:	db01      	blt.n	80007bc <__aeabi_fdiv+0x1f8>
 80007b8:	429d      	cmp	r5, r3
 80007ba:	d801      	bhi.n	80007c0 <__aeabi_fdiv+0x1fc>
 80007bc:	1b5b      	subs	r3, r3, r5
 80007be:	4332      	orrs	r2, r6
 80007c0:	3801      	subs	r0, #1
 80007c2:	2800      	cmp	r0, #0
 80007c4:	d1f3      	bne.n	80007ae <__aeabi_fdiv+0x1ea>
 80007c6:	1e58      	subs	r0, r3, #1
 80007c8:	4183      	sbcs	r3, r0
 80007ca:	4313      	orrs	r3, r2
 80007cc:	001d      	movs	r5, r3
 80007ce:	003b      	movs	r3, r7
 80007d0:	337f      	adds	r3, #127	; 0x7f
 80007d2:	000e      	movs	r6, r1
 80007d4:	2b00      	cmp	r3, #0
 80007d6:	dd00      	ble.n	80007da <__aeabi_fdiv+0x216>
 80007d8:	e73d      	b.n	8000656 <__aeabi_fdiv+0x92>
 80007da:	e7aa      	b.n	8000732 <__aeabi_fdiv+0x16e>
 80007dc:	201a      	movs	r0, #26
 80007de:	2201      	movs	r2, #1
 80007e0:	1b5b      	subs	r3, r3, r5
 80007e2:	e7e3      	b.n	80007ac <__aeabi_fdiv+0x1e8>
 80007e4:	01aa      	lsls	r2, r5, #6
 80007e6:	2000      	movs	r0, #0
 80007e8:	0a52      	lsrs	r2, r2, #9
 80007ea:	e74b      	b.n	8000684 <__aeabi_fdiv+0xc0>
 80007ec:	08005938 	.word	0x08005938
 80007f0:	f7ffffff 	.word	0xf7ffffff
 80007f4:	08005978 	.word	0x08005978

080007f8 <__aeabi_fmul>:
 80007f8:	0243      	lsls	r3, r0, #9
 80007fa:	0a5b      	lsrs	r3, r3, #9
 80007fc:	b5f0      	push	{r4, r5, r6, r7, lr}
 80007fe:	464f      	mov	r7, r9
 8000800:	4646      	mov	r6, r8
 8000802:	4699      	mov	r9, r3
 8000804:	46d6      	mov	lr, sl
 8000806:	0fc3      	lsrs	r3, r0, #31
 8000808:	0045      	lsls	r5, r0, #1
 800080a:	4698      	mov	r8, r3
 800080c:	b5c0      	push	{r6, r7, lr}
 800080e:	464b      	mov	r3, r9
 8000810:	1c0f      	adds	r7, r1, #0
 8000812:	0e2d      	lsrs	r5, r5, #24
 8000814:	d100      	bne.n	8000818 <__aeabi_fmul+0x20>
 8000816:	e0cb      	b.n	80009b0 <__aeabi_fmul+0x1b8>
 8000818:	2dff      	cmp	r5, #255	; 0xff
 800081a:	d100      	bne.n	800081e <__aeabi_fmul+0x26>
 800081c:	e0cf      	b.n	80009be <__aeabi_fmul+0x1c6>
 800081e:	2280      	movs	r2, #128	; 0x80
 8000820:	00db      	lsls	r3, r3, #3
 8000822:	04d2      	lsls	r2, r2, #19
 8000824:	431a      	orrs	r2, r3
 8000826:	2300      	movs	r3, #0
 8000828:	4691      	mov	r9, r2
 800082a:	2600      	movs	r6, #0
 800082c:	469a      	mov	sl, r3
 800082e:	3d7f      	subs	r5, #127	; 0x7f
 8000830:	027c      	lsls	r4, r7, #9
 8000832:	007b      	lsls	r3, r7, #1
 8000834:	0a64      	lsrs	r4, r4, #9
 8000836:	0e1b      	lsrs	r3, r3, #24
 8000838:	0fff      	lsrs	r7, r7, #31
 800083a:	2b00      	cmp	r3, #0
 800083c:	d100      	bne.n	8000840 <__aeabi_fmul+0x48>
 800083e:	e0a9      	b.n	8000994 <__aeabi_fmul+0x19c>
 8000840:	2bff      	cmp	r3, #255	; 0xff
 8000842:	d011      	beq.n	8000868 <__aeabi_fmul+0x70>
 8000844:	2280      	movs	r2, #128	; 0x80
 8000846:	00e4      	lsls	r4, r4, #3
 8000848:	04d2      	lsls	r2, r2, #19
 800084a:	4314      	orrs	r4, r2
 800084c:	4642      	mov	r2, r8
 800084e:	3b7f      	subs	r3, #127	; 0x7f
 8000850:	195b      	adds	r3, r3, r5
 8000852:	407a      	eors	r2, r7
 8000854:	2000      	movs	r0, #0
 8000856:	b2d2      	uxtb	r2, r2
 8000858:	1c5d      	adds	r5, r3, #1
 800085a:	2e0a      	cmp	r6, #10
 800085c:	dd13      	ble.n	8000886 <__aeabi_fmul+0x8e>
 800085e:	003a      	movs	r2, r7
 8000860:	2e0b      	cmp	r6, #11
 8000862:	d047      	beq.n	80008f4 <__aeabi_fmul+0xfc>
 8000864:	4647      	mov	r7, r8
 8000866:	e03f      	b.n	80008e8 <__aeabi_fmul+0xf0>
 8000868:	002b      	movs	r3, r5
 800086a:	33ff      	adds	r3, #255	; 0xff
 800086c:	2c00      	cmp	r4, #0
 800086e:	d11e      	bne.n	80008ae <__aeabi_fmul+0xb6>
 8000870:	2202      	movs	r2, #2
 8000872:	4316      	orrs	r6, r2
 8000874:	4642      	mov	r2, r8
 8000876:	3501      	adds	r5, #1
 8000878:	407a      	eors	r2, r7
 800087a:	b2d2      	uxtb	r2, r2
 800087c:	35ff      	adds	r5, #255	; 0xff
 800087e:	2e0a      	cmp	r6, #10
 8000880:	dd00      	ble.n	8000884 <__aeabi_fmul+0x8c>
 8000882:	e0e4      	b.n	8000a4e <__aeabi_fmul+0x256>
 8000884:	2002      	movs	r0, #2
 8000886:	2e02      	cmp	r6, #2
 8000888:	dc1c      	bgt.n	80008c4 <__aeabi_fmul+0xcc>
 800088a:	3e01      	subs	r6, #1
 800088c:	2e01      	cmp	r6, #1
 800088e:	d842      	bhi.n	8000916 <__aeabi_fmul+0x11e>
 8000890:	2802      	cmp	r0, #2
 8000892:	d03d      	beq.n	8000910 <__aeabi_fmul+0x118>
 8000894:	2801      	cmp	r0, #1
 8000896:	d166      	bne.n	8000966 <__aeabi_fmul+0x16e>
 8000898:	2000      	movs	r0, #0
 800089a:	2100      	movs	r1, #0
 800089c:	05c0      	lsls	r0, r0, #23
 800089e:	4308      	orrs	r0, r1
 80008a0:	07d2      	lsls	r2, r2, #31
 80008a2:	4310      	orrs	r0, r2
 80008a4:	bce0      	pop	{r5, r6, r7}
 80008a6:	46ba      	mov	sl, r7
 80008a8:	46b1      	mov	r9, r6
 80008aa:	46a8      	mov	r8, r5
 80008ac:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80008ae:	2203      	movs	r2, #3
 80008b0:	4316      	orrs	r6, r2
 80008b2:	4642      	mov	r2, r8
 80008b4:	3501      	adds	r5, #1
 80008b6:	407a      	eors	r2, r7
 80008b8:	b2d2      	uxtb	r2, r2
 80008ba:	35ff      	adds	r5, #255	; 0xff
 80008bc:	2e0a      	cmp	r6, #10
 80008be:	dd00      	ble.n	80008c2 <__aeabi_fmul+0xca>
 80008c0:	e0e4      	b.n	8000a8c <__aeabi_fmul+0x294>
 80008c2:	2003      	movs	r0, #3
 80008c4:	2101      	movs	r1, #1
 80008c6:	40b1      	lsls	r1, r6
 80008c8:	26a6      	movs	r6, #166	; 0xa6
 80008ca:	00f6      	lsls	r6, r6, #3
 80008cc:	4231      	tst	r1, r6
 80008ce:	d10a      	bne.n	80008e6 <__aeabi_fmul+0xee>
 80008d0:	2690      	movs	r6, #144	; 0x90
 80008d2:	00b6      	lsls	r6, r6, #2
 80008d4:	4231      	tst	r1, r6
 80008d6:	d116      	bne.n	8000906 <__aeabi_fmul+0x10e>
 80008d8:	3eb9      	subs	r6, #185	; 0xb9
 80008da:	3eff      	subs	r6, #255	; 0xff
 80008dc:	420e      	tst	r6, r1
 80008de:	d01a      	beq.n	8000916 <__aeabi_fmul+0x11e>
 80008e0:	46a1      	mov	r9, r4
 80008e2:	4682      	mov	sl, r0
 80008e4:	e000      	b.n	80008e8 <__aeabi_fmul+0xf0>
 80008e6:	0017      	movs	r7, r2
 80008e8:	4653      	mov	r3, sl
 80008ea:	003a      	movs	r2, r7
 80008ec:	2b02      	cmp	r3, #2
 80008ee:	d00f      	beq.n	8000910 <__aeabi_fmul+0x118>
 80008f0:	464c      	mov	r4, r9
 80008f2:	4650      	mov	r0, sl
 80008f4:	2803      	cmp	r0, #3
 80008f6:	d1cd      	bne.n	8000894 <__aeabi_fmul+0x9c>
 80008f8:	2180      	movs	r1, #128	; 0x80
 80008fa:	03c9      	lsls	r1, r1, #15
 80008fc:	4321      	orrs	r1, r4
 80008fe:	0249      	lsls	r1, r1, #9
 8000900:	20ff      	movs	r0, #255	; 0xff
 8000902:	0a49      	lsrs	r1, r1, #9
 8000904:	e7ca      	b.n	800089c <__aeabi_fmul+0xa4>
 8000906:	2180      	movs	r1, #128	; 0x80
 8000908:	2200      	movs	r2, #0
 800090a:	20ff      	movs	r0, #255	; 0xff
 800090c:	03c9      	lsls	r1, r1, #15
 800090e:	e7c5      	b.n	800089c <__aeabi_fmul+0xa4>
 8000910:	20ff      	movs	r0, #255	; 0xff
 8000912:	2100      	movs	r1, #0
 8000914:	e7c2      	b.n	800089c <__aeabi_fmul+0xa4>
 8000916:	0c20      	lsrs	r0, r4, #16
 8000918:	4649      	mov	r1, r9
 800091a:	0424      	lsls	r4, r4, #16
 800091c:	0c24      	lsrs	r4, r4, #16
 800091e:	0027      	movs	r7, r4
 8000920:	0c0e      	lsrs	r6, r1, #16
 8000922:	0409      	lsls	r1, r1, #16
 8000924:	0c09      	lsrs	r1, r1, #16
 8000926:	4374      	muls	r4, r6
 8000928:	434f      	muls	r7, r1
 800092a:	4346      	muls	r6, r0
 800092c:	4348      	muls	r0, r1
 800092e:	0c39      	lsrs	r1, r7, #16
 8000930:	1900      	adds	r0, r0, r4
 8000932:	1809      	adds	r1, r1, r0
 8000934:	428c      	cmp	r4, r1
 8000936:	d903      	bls.n	8000940 <__aeabi_fmul+0x148>
 8000938:	2080      	movs	r0, #128	; 0x80
 800093a:	0240      	lsls	r0, r0, #9
 800093c:	4684      	mov	ip, r0
 800093e:	4466      	add	r6, ip
 8000940:	043f      	lsls	r7, r7, #16
 8000942:	0408      	lsls	r0, r1, #16
 8000944:	0c3f      	lsrs	r7, r7, #16
 8000946:	19c0      	adds	r0, r0, r7
 8000948:	0184      	lsls	r4, r0, #6
 800094a:	1e67      	subs	r7, r4, #1
 800094c:	41bc      	sbcs	r4, r7
 800094e:	0c09      	lsrs	r1, r1, #16
 8000950:	0e80      	lsrs	r0, r0, #26
 8000952:	1989      	adds	r1, r1, r6
 8000954:	4304      	orrs	r4, r0
 8000956:	0189      	lsls	r1, r1, #6
 8000958:	430c      	orrs	r4, r1
 800095a:	0109      	lsls	r1, r1, #4
 800095c:	d571      	bpl.n	8000a42 <__aeabi_fmul+0x24a>
 800095e:	2301      	movs	r3, #1
 8000960:	0861      	lsrs	r1, r4, #1
 8000962:	401c      	ands	r4, r3
 8000964:	430c      	orrs	r4, r1
 8000966:	002b      	movs	r3, r5
 8000968:	337f      	adds	r3, #127	; 0x7f
 800096a:	2b00      	cmp	r3, #0
 800096c:	dd51      	ble.n	8000a12 <__aeabi_fmul+0x21a>
 800096e:	0761      	lsls	r1, r4, #29
 8000970:	d004      	beq.n	800097c <__aeabi_fmul+0x184>
 8000972:	210f      	movs	r1, #15
 8000974:	4021      	ands	r1, r4
 8000976:	2904      	cmp	r1, #4
 8000978:	d000      	beq.n	800097c <__aeabi_fmul+0x184>
 800097a:	3404      	adds	r4, #4
 800097c:	0121      	lsls	r1, r4, #4
 800097e:	d503      	bpl.n	8000988 <__aeabi_fmul+0x190>
 8000980:	4b43      	ldr	r3, [pc, #268]	; (8000a90 <__aeabi_fmul+0x298>)
 8000982:	401c      	ands	r4, r3
 8000984:	002b      	movs	r3, r5
 8000986:	3380      	adds	r3, #128	; 0x80
 8000988:	2bfe      	cmp	r3, #254	; 0xfe
 800098a:	dcc1      	bgt.n	8000910 <__aeabi_fmul+0x118>
 800098c:	01a1      	lsls	r1, r4, #6
 800098e:	0a49      	lsrs	r1, r1, #9
 8000990:	b2d8      	uxtb	r0, r3
 8000992:	e783      	b.n	800089c <__aeabi_fmul+0xa4>
 8000994:	2c00      	cmp	r4, #0
 8000996:	d12c      	bne.n	80009f2 <__aeabi_fmul+0x1fa>
 8000998:	2301      	movs	r3, #1
 800099a:	4642      	mov	r2, r8
 800099c:	431e      	orrs	r6, r3
 800099e:	002b      	movs	r3, r5
 80009a0:	407a      	eors	r2, r7
 80009a2:	2001      	movs	r0, #1
 80009a4:	b2d2      	uxtb	r2, r2
 80009a6:	1c5d      	adds	r5, r3, #1
 80009a8:	2e0a      	cmp	r6, #10
 80009aa:	dd00      	ble.n	80009ae <__aeabi_fmul+0x1b6>
 80009ac:	e757      	b.n	800085e <__aeabi_fmul+0x66>
 80009ae:	e76a      	b.n	8000886 <__aeabi_fmul+0x8e>
 80009b0:	2b00      	cmp	r3, #0
 80009b2:	d110      	bne.n	80009d6 <__aeabi_fmul+0x1de>
 80009b4:	2301      	movs	r3, #1
 80009b6:	2604      	movs	r6, #4
 80009b8:	2500      	movs	r5, #0
 80009ba:	469a      	mov	sl, r3
 80009bc:	e738      	b.n	8000830 <__aeabi_fmul+0x38>
 80009be:	2b00      	cmp	r3, #0
 80009c0:	d104      	bne.n	80009cc <__aeabi_fmul+0x1d4>
 80009c2:	2302      	movs	r3, #2
 80009c4:	2608      	movs	r6, #8
 80009c6:	25ff      	movs	r5, #255	; 0xff
 80009c8:	469a      	mov	sl, r3
 80009ca:	e731      	b.n	8000830 <__aeabi_fmul+0x38>
 80009cc:	2303      	movs	r3, #3
 80009ce:	260c      	movs	r6, #12
 80009d0:	25ff      	movs	r5, #255	; 0xff
 80009d2:	469a      	mov	sl, r3
 80009d4:	e72c      	b.n	8000830 <__aeabi_fmul+0x38>
 80009d6:	4648      	mov	r0, r9
 80009d8:	f001 f9f0 	bl	8001dbc <__clzsi2>
 80009dc:	464a      	mov	r2, r9
 80009de:	1f43      	subs	r3, r0, #5
 80009e0:	2576      	movs	r5, #118	; 0x76
 80009e2:	409a      	lsls	r2, r3
 80009e4:	2300      	movs	r3, #0
 80009e6:	426d      	negs	r5, r5
 80009e8:	4691      	mov	r9, r2
 80009ea:	2600      	movs	r6, #0
 80009ec:	469a      	mov	sl, r3
 80009ee:	1a2d      	subs	r5, r5, r0
 80009f0:	e71e      	b.n	8000830 <__aeabi_fmul+0x38>
 80009f2:	0020      	movs	r0, r4
 80009f4:	f001 f9e2 	bl	8001dbc <__clzsi2>
 80009f8:	4642      	mov	r2, r8
 80009fa:	1f43      	subs	r3, r0, #5
 80009fc:	409c      	lsls	r4, r3
 80009fe:	1a2b      	subs	r3, r5, r0
 8000a00:	3b76      	subs	r3, #118	; 0x76
 8000a02:	407a      	eors	r2, r7
 8000a04:	2000      	movs	r0, #0
 8000a06:	b2d2      	uxtb	r2, r2
 8000a08:	1c5d      	adds	r5, r3, #1
 8000a0a:	2e0a      	cmp	r6, #10
 8000a0c:	dd00      	ble.n	8000a10 <__aeabi_fmul+0x218>
 8000a0e:	e726      	b.n	800085e <__aeabi_fmul+0x66>
 8000a10:	e739      	b.n	8000886 <__aeabi_fmul+0x8e>
 8000a12:	2101      	movs	r1, #1
 8000a14:	1acb      	subs	r3, r1, r3
 8000a16:	2b1b      	cmp	r3, #27
 8000a18:	dd00      	ble.n	8000a1c <__aeabi_fmul+0x224>
 8000a1a:	e73d      	b.n	8000898 <__aeabi_fmul+0xa0>
 8000a1c:	359e      	adds	r5, #158	; 0x9e
 8000a1e:	0021      	movs	r1, r4
 8000a20:	40ac      	lsls	r4, r5
 8000a22:	40d9      	lsrs	r1, r3
 8000a24:	1e63      	subs	r3, r4, #1
 8000a26:	419c      	sbcs	r4, r3
 8000a28:	4321      	orrs	r1, r4
 8000a2a:	074b      	lsls	r3, r1, #29
 8000a2c:	d004      	beq.n	8000a38 <__aeabi_fmul+0x240>
 8000a2e:	230f      	movs	r3, #15
 8000a30:	400b      	ands	r3, r1
 8000a32:	2b04      	cmp	r3, #4
 8000a34:	d000      	beq.n	8000a38 <__aeabi_fmul+0x240>
 8000a36:	3104      	adds	r1, #4
 8000a38:	014b      	lsls	r3, r1, #5
 8000a3a:	d504      	bpl.n	8000a46 <__aeabi_fmul+0x24e>
 8000a3c:	2001      	movs	r0, #1
 8000a3e:	2100      	movs	r1, #0
 8000a40:	e72c      	b.n	800089c <__aeabi_fmul+0xa4>
 8000a42:	001d      	movs	r5, r3
 8000a44:	e78f      	b.n	8000966 <__aeabi_fmul+0x16e>
 8000a46:	0189      	lsls	r1, r1, #6
 8000a48:	2000      	movs	r0, #0
 8000a4a:	0a49      	lsrs	r1, r1, #9
 8000a4c:	e726      	b.n	800089c <__aeabi_fmul+0xa4>
 8000a4e:	2302      	movs	r3, #2
 8000a50:	2e0f      	cmp	r6, #15
 8000a52:	d10c      	bne.n	8000a6e <__aeabi_fmul+0x276>
 8000a54:	2180      	movs	r1, #128	; 0x80
 8000a56:	464b      	mov	r3, r9
 8000a58:	03c9      	lsls	r1, r1, #15
 8000a5a:	420b      	tst	r3, r1
 8000a5c:	d00d      	beq.n	8000a7a <__aeabi_fmul+0x282>
 8000a5e:	420c      	tst	r4, r1
 8000a60:	d10b      	bne.n	8000a7a <__aeabi_fmul+0x282>
 8000a62:	4321      	orrs	r1, r4
 8000a64:	0249      	lsls	r1, r1, #9
 8000a66:	003a      	movs	r2, r7
 8000a68:	20ff      	movs	r0, #255	; 0xff
 8000a6a:	0a49      	lsrs	r1, r1, #9
 8000a6c:	e716      	b.n	800089c <__aeabi_fmul+0xa4>
 8000a6e:	2e0b      	cmp	r6, #11
 8000a70:	d000      	beq.n	8000a74 <__aeabi_fmul+0x27c>
 8000a72:	e6f7      	b.n	8000864 <__aeabi_fmul+0x6c>
 8000a74:	46a1      	mov	r9, r4
 8000a76:	469a      	mov	sl, r3
 8000a78:	e736      	b.n	80008e8 <__aeabi_fmul+0xf0>
 8000a7a:	2180      	movs	r1, #128	; 0x80
 8000a7c:	464b      	mov	r3, r9
 8000a7e:	03c9      	lsls	r1, r1, #15
 8000a80:	4319      	orrs	r1, r3
 8000a82:	0249      	lsls	r1, r1, #9
 8000a84:	4642      	mov	r2, r8
 8000a86:	20ff      	movs	r0, #255	; 0xff
 8000a88:	0a49      	lsrs	r1, r1, #9
 8000a8a:	e707      	b.n	800089c <__aeabi_fmul+0xa4>
 8000a8c:	2303      	movs	r3, #3
 8000a8e:	e7df      	b.n	8000a50 <__aeabi_fmul+0x258>
 8000a90:	f7ffffff 	.word	0xf7ffffff

08000a94 <__aeabi_fsub>:
 8000a94:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000a96:	46c6      	mov	lr, r8
 8000a98:	0243      	lsls	r3, r0, #9
 8000a9a:	0a5b      	lsrs	r3, r3, #9
 8000a9c:	0045      	lsls	r5, r0, #1
 8000a9e:	00da      	lsls	r2, r3, #3
 8000aa0:	0fc4      	lsrs	r4, r0, #31
 8000aa2:	0248      	lsls	r0, r1, #9
 8000aa4:	004f      	lsls	r7, r1, #1
 8000aa6:	4694      	mov	ip, r2
 8000aa8:	0a42      	lsrs	r2, r0, #9
 8000aaa:	001e      	movs	r6, r3
 8000aac:	4690      	mov	r8, r2
 8000aae:	b500      	push	{lr}
 8000ab0:	0e2d      	lsrs	r5, r5, #24
 8000ab2:	0e3f      	lsrs	r7, r7, #24
 8000ab4:	0fc9      	lsrs	r1, r1, #31
 8000ab6:	0980      	lsrs	r0, r0, #6
 8000ab8:	2fff      	cmp	r7, #255	; 0xff
 8000aba:	d059      	beq.n	8000b70 <__aeabi_fsub+0xdc>
 8000abc:	2201      	movs	r2, #1
 8000abe:	4051      	eors	r1, r2
 8000ac0:	428c      	cmp	r4, r1
 8000ac2:	d039      	beq.n	8000b38 <__aeabi_fsub+0xa4>
 8000ac4:	1bea      	subs	r2, r5, r7
 8000ac6:	2a00      	cmp	r2, #0
 8000ac8:	dd58      	ble.n	8000b7c <__aeabi_fsub+0xe8>
 8000aca:	2f00      	cmp	r7, #0
 8000acc:	d068      	beq.n	8000ba0 <__aeabi_fsub+0x10c>
 8000ace:	2dff      	cmp	r5, #255	; 0xff
 8000ad0:	d100      	bne.n	8000ad4 <__aeabi_fsub+0x40>
 8000ad2:	e0d1      	b.n	8000c78 <__aeabi_fsub+0x1e4>
 8000ad4:	2380      	movs	r3, #128	; 0x80
 8000ad6:	04db      	lsls	r3, r3, #19
 8000ad8:	4318      	orrs	r0, r3
 8000ada:	2a1b      	cmp	r2, #27
 8000adc:	dc00      	bgt.n	8000ae0 <__aeabi_fsub+0x4c>
 8000ade:	e0e3      	b.n	8000ca8 <__aeabi_fsub+0x214>
 8000ae0:	2301      	movs	r3, #1
 8000ae2:	4662      	mov	r2, ip
 8000ae4:	1ad3      	subs	r3, r2, r3
 8000ae6:	015a      	lsls	r2, r3, #5
 8000ae8:	d400      	bmi.n	8000aec <__aeabi_fsub+0x58>
 8000aea:	e0ac      	b.n	8000c46 <__aeabi_fsub+0x1b2>
 8000aec:	019b      	lsls	r3, r3, #6
 8000aee:	099e      	lsrs	r6, r3, #6
 8000af0:	0030      	movs	r0, r6
 8000af2:	f001 f963 	bl	8001dbc <__clzsi2>
 8000af6:	0033      	movs	r3, r6
 8000af8:	3805      	subs	r0, #5
 8000afa:	4083      	lsls	r3, r0
 8000afc:	4285      	cmp	r5, r0
 8000afe:	dc00      	bgt.n	8000b02 <__aeabi_fsub+0x6e>
 8000b00:	e0c6      	b.n	8000c90 <__aeabi_fsub+0x1fc>
 8000b02:	4ab2      	ldr	r2, [pc, #712]	; (8000dcc <__aeabi_fsub+0x338>)
 8000b04:	1a2d      	subs	r5, r5, r0
 8000b06:	4013      	ands	r3, r2
 8000b08:	075a      	lsls	r2, r3, #29
 8000b0a:	d004      	beq.n	8000b16 <__aeabi_fsub+0x82>
 8000b0c:	220f      	movs	r2, #15
 8000b0e:	401a      	ands	r2, r3
 8000b10:	2a04      	cmp	r2, #4
 8000b12:	d000      	beq.n	8000b16 <__aeabi_fsub+0x82>
 8000b14:	3304      	adds	r3, #4
 8000b16:	015a      	lsls	r2, r3, #5
 8000b18:	d400      	bmi.n	8000b1c <__aeabi_fsub+0x88>
 8000b1a:	e097      	b.n	8000c4c <__aeabi_fsub+0x1b8>
 8000b1c:	1c6a      	adds	r2, r5, #1
 8000b1e:	2dfe      	cmp	r5, #254	; 0xfe
 8000b20:	d100      	bne.n	8000b24 <__aeabi_fsub+0x90>
 8000b22:	e084      	b.n	8000c2e <__aeabi_fsub+0x19a>
 8000b24:	019b      	lsls	r3, r3, #6
 8000b26:	0a5e      	lsrs	r6, r3, #9
 8000b28:	b2d2      	uxtb	r2, r2
 8000b2a:	05d0      	lsls	r0, r2, #23
 8000b2c:	4330      	orrs	r0, r6
 8000b2e:	07e4      	lsls	r4, r4, #31
 8000b30:	4320      	orrs	r0, r4
 8000b32:	bc80      	pop	{r7}
 8000b34:	46b8      	mov	r8, r7
 8000b36:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000b38:	1bea      	subs	r2, r5, r7
 8000b3a:	2a00      	cmp	r2, #0
 8000b3c:	dd41      	ble.n	8000bc2 <__aeabi_fsub+0x12e>
 8000b3e:	2f00      	cmp	r7, #0
 8000b40:	d06b      	beq.n	8000c1a <__aeabi_fsub+0x186>
 8000b42:	2dff      	cmp	r5, #255	; 0xff
 8000b44:	d100      	bne.n	8000b48 <__aeabi_fsub+0xb4>
 8000b46:	e097      	b.n	8000c78 <__aeabi_fsub+0x1e4>
 8000b48:	2380      	movs	r3, #128	; 0x80
 8000b4a:	04db      	lsls	r3, r3, #19
 8000b4c:	4318      	orrs	r0, r3
 8000b4e:	2a1b      	cmp	r2, #27
 8000b50:	dc00      	bgt.n	8000b54 <__aeabi_fsub+0xc0>
 8000b52:	e0cc      	b.n	8000cee <__aeabi_fsub+0x25a>
 8000b54:	2301      	movs	r3, #1
 8000b56:	4463      	add	r3, ip
 8000b58:	015a      	lsls	r2, r3, #5
 8000b5a:	d574      	bpl.n	8000c46 <__aeabi_fsub+0x1b2>
 8000b5c:	3501      	adds	r5, #1
 8000b5e:	2dff      	cmp	r5, #255	; 0xff
 8000b60:	d065      	beq.n	8000c2e <__aeabi_fsub+0x19a>
 8000b62:	2201      	movs	r2, #1
 8000b64:	499a      	ldr	r1, [pc, #616]	; (8000dd0 <__aeabi_fsub+0x33c>)
 8000b66:	401a      	ands	r2, r3
 8000b68:	085b      	lsrs	r3, r3, #1
 8000b6a:	400b      	ands	r3, r1
 8000b6c:	4313      	orrs	r3, r2
 8000b6e:	e7cb      	b.n	8000b08 <__aeabi_fsub+0x74>
 8000b70:	2800      	cmp	r0, #0
 8000b72:	d01f      	beq.n	8000bb4 <__aeabi_fsub+0x120>
 8000b74:	428c      	cmp	r4, r1
 8000b76:	d022      	beq.n	8000bbe <__aeabi_fsub+0x12a>
 8000b78:	002a      	movs	r2, r5
 8000b7a:	3aff      	subs	r2, #255	; 0xff
 8000b7c:	2a00      	cmp	r2, #0
 8000b7e:	d035      	beq.n	8000bec <__aeabi_fsub+0x158>
 8000b80:	1b7a      	subs	r2, r7, r5
 8000b82:	2d00      	cmp	r5, #0
 8000b84:	d000      	beq.n	8000b88 <__aeabi_fsub+0xf4>
 8000b86:	e099      	b.n	8000cbc <__aeabi_fsub+0x228>
 8000b88:	4663      	mov	r3, ip
 8000b8a:	2b00      	cmp	r3, #0
 8000b8c:	d100      	bne.n	8000b90 <__aeabi_fsub+0xfc>
 8000b8e:	e0dd      	b.n	8000d4c <__aeabi_fsub+0x2b8>
 8000b90:	1e53      	subs	r3, r2, #1
 8000b92:	2a01      	cmp	r2, #1
 8000b94:	d100      	bne.n	8000b98 <__aeabi_fsub+0x104>
 8000b96:	e105      	b.n	8000da4 <__aeabi_fsub+0x310>
 8000b98:	2aff      	cmp	r2, #255	; 0xff
 8000b9a:	d06b      	beq.n	8000c74 <__aeabi_fsub+0x1e0>
 8000b9c:	001a      	movs	r2, r3
 8000b9e:	e094      	b.n	8000cca <__aeabi_fsub+0x236>
 8000ba0:	2800      	cmp	r0, #0
 8000ba2:	d073      	beq.n	8000c8c <__aeabi_fsub+0x1f8>
 8000ba4:	1e51      	subs	r1, r2, #1
 8000ba6:	2a01      	cmp	r2, #1
 8000ba8:	d100      	bne.n	8000bac <__aeabi_fsub+0x118>
 8000baa:	e0df      	b.n	8000d6c <__aeabi_fsub+0x2d8>
 8000bac:	2aff      	cmp	r2, #255	; 0xff
 8000bae:	d063      	beq.n	8000c78 <__aeabi_fsub+0x1e4>
 8000bb0:	000a      	movs	r2, r1
 8000bb2:	e792      	b.n	8000ada <__aeabi_fsub+0x46>
 8000bb4:	2201      	movs	r2, #1
 8000bb6:	4051      	eors	r1, r2
 8000bb8:	42a1      	cmp	r1, r4
 8000bba:	d000      	beq.n	8000bbe <__aeabi_fsub+0x12a>
 8000bbc:	e782      	b.n	8000ac4 <__aeabi_fsub+0x30>
 8000bbe:	002a      	movs	r2, r5
 8000bc0:	3aff      	subs	r2, #255	; 0xff
 8000bc2:	2a00      	cmp	r2, #0
 8000bc4:	d036      	beq.n	8000c34 <__aeabi_fsub+0x1a0>
 8000bc6:	1b7a      	subs	r2, r7, r5
 8000bc8:	2d00      	cmp	r5, #0
 8000bca:	d100      	bne.n	8000bce <__aeabi_fsub+0x13a>
 8000bcc:	e0aa      	b.n	8000d24 <__aeabi_fsub+0x290>
 8000bce:	2fff      	cmp	r7, #255	; 0xff
 8000bd0:	d100      	bne.n	8000bd4 <__aeabi_fsub+0x140>
 8000bd2:	e0da      	b.n	8000d8a <__aeabi_fsub+0x2f6>
 8000bd4:	2380      	movs	r3, #128	; 0x80
 8000bd6:	4661      	mov	r1, ip
 8000bd8:	04db      	lsls	r3, r3, #19
 8000bda:	4319      	orrs	r1, r3
 8000bdc:	468c      	mov	ip, r1
 8000bde:	2a1b      	cmp	r2, #27
 8000be0:	dc00      	bgt.n	8000be4 <__aeabi_fsub+0x150>
 8000be2:	e0d4      	b.n	8000d8e <__aeabi_fsub+0x2fa>
 8000be4:	2301      	movs	r3, #1
 8000be6:	003d      	movs	r5, r7
 8000be8:	181b      	adds	r3, r3, r0
 8000bea:	e7b5      	b.n	8000b58 <__aeabi_fsub+0xc4>
 8000bec:	27fe      	movs	r7, #254	; 0xfe
 8000bee:	1c6a      	adds	r2, r5, #1
 8000bf0:	4217      	tst	r7, r2
 8000bf2:	d171      	bne.n	8000cd8 <__aeabi_fsub+0x244>
 8000bf4:	2d00      	cmp	r5, #0
 8000bf6:	d000      	beq.n	8000bfa <__aeabi_fsub+0x166>
 8000bf8:	e09e      	b.n	8000d38 <__aeabi_fsub+0x2a4>
 8000bfa:	4663      	mov	r3, ip
 8000bfc:	2b00      	cmp	r3, #0
 8000bfe:	d100      	bne.n	8000c02 <__aeabi_fsub+0x16e>
 8000c00:	e0d5      	b.n	8000dae <__aeabi_fsub+0x31a>
 8000c02:	2200      	movs	r2, #0
 8000c04:	2800      	cmp	r0, #0
 8000c06:	d100      	bne.n	8000c0a <__aeabi_fsub+0x176>
 8000c08:	e78f      	b.n	8000b2a <__aeabi_fsub+0x96>
 8000c0a:	1a1b      	subs	r3, r3, r0
 8000c0c:	015e      	lsls	r6, r3, #5
 8000c0e:	d400      	bmi.n	8000c12 <__aeabi_fsub+0x17e>
 8000c10:	e0d6      	b.n	8000dc0 <__aeabi_fsub+0x32c>
 8000c12:	4663      	mov	r3, ip
 8000c14:	000c      	movs	r4, r1
 8000c16:	1ac3      	subs	r3, r0, r3
 8000c18:	e776      	b.n	8000b08 <__aeabi_fsub+0x74>
 8000c1a:	2800      	cmp	r0, #0
 8000c1c:	d036      	beq.n	8000c8c <__aeabi_fsub+0x1f8>
 8000c1e:	1e51      	subs	r1, r2, #1
 8000c20:	2a01      	cmp	r2, #1
 8000c22:	d100      	bne.n	8000c26 <__aeabi_fsub+0x192>
 8000c24:	e09a      	b.n	8000d5c <__aeabi_fsub+0x2c8>
 8000c26:	2aff      	cmp	r2, #255	; 0xff
 8000c28:	d026      	beq.n	8000c78 <__aeabi_fsub+0x1e4>
 8000c2a:	000a      	movs	r2, r1
 8000c2c:	e78f      	b.n	8000b4e <__aeabi_fsub+0xba>
 8000c2e:	22ff      	movs	r2, #255	; 0xff
 8000c30:	2600      	movs	r6, #0
 8000c32:	e77a      	b.n	8000b2a <__aeabi_fsub+0x96>
 8000c34:	27fe      	movs	r7, #254	; 0xfe
 8000c36:	1c6a      	adds	r2, r5, #1
 8000c38:	4217      	tst	r7, r2
 8000c3a:	d062      	beq.n	8000d02 <__aeabi_fsub+0x26e>
 8000c3c:	2aff      	cmp	r2, #255	; 0xff
 8000c3e:	d0f6      	beq.n	8000c2e <__aeabi_fsub+0x19a>
 8000c40:	0015      	movs	r5, r2
 8000c42:	4460      	add	r0, ip
 8000c44:	0843      	lsrs	r3, r0, #1
 8000c46:	075a      	lsls	r2, r3, #29
 8000c48:	d000      	beq.n	8000c4c <__aeabi_fsub+0x1b8>
 8000c4a:	e75f      	b.n	8000b0c <__aeabi_fsub+0x78>
 8000c4c:	08db      	lsrs	r3, r3, #3
 8000c4e:	2dff      	cmp	r5, #255	; 0xff
 8000c50:	d012      	beq.n	8000c78 <__aeabi_fsub+0x1e4>
 8000c52:	025b      	lsls	r3, r3, #9
 8000c54:	0a5e      	lsrs	r6, r3, #9
 8000c56:	b2ea      	uxtb	r2, r5
 8000c58:	e767      	b.n	8000b2a <__aeabi_fsub+0x96>
 8000c5a:	4662      	mov	r2, ip
 8000c5c:	2a00      	cmp	r2, #0
 8000c5e:	d100      	bne.n	8000c62 <__aeabi_fsub+0x1ce>
 8000c60:	e093      	b.n	8000d8a <__aeabi_fsub+0x2f6>
 8000c62:	2800      	cmp	r0, #0
 8000c64:	d008      	beq.n	8000c78 <__aeabi_fsub+0x1e4>
 8000c66:	2280      	movs	r2, #128	; 0x80
 8000c68:	03d2      	lsls	r2, r2, #15
 8000c6a:	4213      	tst	r3, r2
 8000c6c:	d004      	beq.n	8000c78 <__aeabi_fsub+0x1e4>
 8000c6e:	4640      	mov	r0, r8
 8000c70:	4210      	tst	r0, r2
 8000c72:	d101      	bne.n	8000c78 <__aeabi_fsub+0x1e4>
 8000c74:	000c      	movs	r4, r1
 8000c76:	4643      	mov	r3, r8
 8000c78:	2b00      	cmp	r3, #0
 8000c7a:	d0d8      	beq.n	8000c2e <__aeabi_fsub+0x19a>
 8000c7c:	2680      	movs	r6, #128	; 0x80
 8000c7e:	03f6      	lsls	r6, r6, #15
 8000c80:	431e      	orrs	r6, r3
 8000c82:	0276      	lsls	r6, r6, #9
 8000c84:	22ff      	movs	r2, #255	; 0xff
 8000c86:	0a76      	lsrs	r6, r6, #9
 8000c88:	e74f      	b.n	8000b2a <__aeabi_fsub+0x96>
 8000c8a:	4643      	mov	r3, r8
 8000c8c:	0015      	movs	r5, r2
 8000c8e:	e7de      	b.n	8000c4e <__aeabi_fsub+0x1ba>
 8000c90:	2220      	movs	r2, #32
 8000c92:	1b40      	subs	r0, r0, r5
 8000c94:	3001      	adds	r0, #1
 8000c96:	1a12      	subs	r2, r2, r0
 8000c98:	0019      	movs	r1, r3
 8000c9a:	4093      	lsls	r3, r2
 8000c9c:	40c1      	lsrs	r1, r0
 8000c9e:	1e5a      	subs	r2, r3, #1
 8000ca0:	4193      	sbcs	r3, r2
 8000ca2:	2500      	movs	r5, #0
 8000ca4:	430b      	orrs	r3, r1
 8000ca6:	e72f      	b.n	8000b08 <__aeabi_fsub+0x74>
 8000ca8:	2320      	movs	r3, #32
 8000caa:	1a9b      	subs	r3, r3, r2
 8000cac:	0001      	movs	r1, r0
 8000cae:	4098      	lsls	r0, r3
 8000cb0:	0003      	movs	r3, r0
 8000cb2:	40d1      	lsrs	r1, r2
 8000cb4:	1e5a      	subs	r2, r3, #1
 8000cb6:	4193      	sbcs	r3, r2
 8000cb8:	430b      	orrs	r3, r1
 8000cba:	e712      	b.n	8000ae2 <__aeabi_fsub+0x4e>
 8000cbc:	2fff      	cmp	r7, #255	; 0xff
 8000cbe:	d0d9      	beq.n	8000c74 <__aeabi_fsub+0x1e0>
 8000cc0:	2380      	movs	r3, #128	; 0x80
 8000cc2:	4664      	mov	r4, ip
 8000cc4:	04db      	lsls	r3, r3, #19
 8000cc6:	431c      	orrs	r4, r3
 8000cc8:	46a4      	mov	ip, r4
 8000cca:	2a1b      	cmp	r2, #27
 8000ccc:	dd52      	ble.n	8000d74 <__aeabi_fsub+0x2e0>
 8000cce:	2301      	movs	r3, #1
 8000cd0:	000c      	movs	r4, r1
 8000cd2:	003d      	movs	r5, r7
 8000cd4:	1ac3      	subs	r3, r0, r3
 8000cd6:	e706      	b.n	8000ae6 <__aeabi_fsub+0x52>
 8000cd8:	4663      	mov	r3, ip
 8000cda:	1a1e      	subs	r6, r3, r0
 8000cdc:	0173      	lsls	r3, r6, #5
 8000cde:	d439      	bmi.n	8000d54 <__aeabi_fsub+0x2c0>
 8000ce0:	2e00      	cmp	r6, #0
 8000ce2:	d000      	beq.n	8000ce6 <__aeabi_fsub+0x252>
 8000ce4:	e704      	b.n	8000af0 <__aeabi_fsub+0x5c>
 8000ce6:	2400      	movs	r4, #0
 8000ce8:	2200      	movs	r2, #0
 8000cea:	2600      	movs	r6, #0
 8000cec:	e71d      	b.n	8000b2a <__aeabi_fsub+0x96>
 8000cee:	2320      	movs	r3, #32
 8000cf0:	1a9b      	subs	r3, r3, r2
 8000cf2:	0001      	movs	r1, r0
 8000cf4:	4098      	lsls	r0, r3
 8000cf6:	0003      	movs	r3, r0
 8000cf8:	40d1      	lsrs	r1, r2
 8000cfa:	1e5a      	subs	r2, r3, #1
 8000cfc:	4193      	sbcs	r3, r2
 8000cfe:	430b      	orrs	r3, r1
 8000d00:	e729      	b.n	8000b56 <__aeabi_fsub+0xc2>
 8000d02:	2d00      	cmp	r5, #0
 8000d04:	d1a9      	bne.n	8000c5a <__aeabi_fsub+0x1c6>
 8000d06:	4663      	mov	r3, ip
 8000d08:	2b00      	cmp	r3, #0
 8000d0a:	d056      	beq.n	8000dba <__aeabi_fsub+0x326>
 8000d0c:	2200      	movs	r2, #0
 8000d0e:	2800      	cmp	r0, #0
 8000d10:	d100      	bne.n	8000d14 <__aeabi_fsub+0x280>
 8000d12:	e70a      	b.n	8000b2a <__aeabi_fsub+0x96>
 8000d14:	0003      	movs	r3, r0
 8000d16:	4463      	add	r3, ip
 8000d18:	015a      	lsls	r2, r3, #5
 8000d1a:	d594      	bpl.n	8000c46 <__aeabi_fsub+0x1b2>
 8000d1c:	4a2b      	ldr	r2, [pc, #172]	; (8000dcc <__aeabi_fsub+0x338>)
 8000d1e:	3501      	adds	r5, #1
 8000d20:	4013      	ands	r3, r2
 8000d22:	e790      	b.n	8000c46 <__aeabi_fsub+0x1b2>
 8000d24:	4663      	mov	r3, ip
 8000d26:	2b00      	cmp	r3, #0
 8000d28:	d0af      	beq.n	8000c8a <__aeabi_fsub+0x1f6>
 8000d2a:	1e53      	subs	r3, r2, #1
 8000d2c:	2a01      	cmp	r2, #1
 8000d2e:	d015      	beq.n	8000d5c <__aeabi_fsub+0x2c8>
 8000d30:	2aff      	cmp	r2, #255	; 0xff
 8000d32:	d02a      	beq.n	8000d8a <__aeabi_fsub+0x2f6>
 8000d34:	001a      	movs	r2, r3
 8000d36:	e752      	b.n	8000bde <__aeabi_fsub+0x14a>
 8000d38:	4662      	mov	r2, ip
 8000d3a:	2a00      	cmp	r2, #0
 8000d3c:	d191      	bne.n	8000c62 <__aeabi_fsub+0x1ce>
 8000d3e:	2800      	cmp	r0, #0
 8000d40:	d198      	bne.n	8000c74 <__aeabi_fsub+0x1e0>
 8000d42:	2680      	movs	r6, #128	; 0x80
 8000d44:	2400      	movs	r4, #0
 8000d46:	22ff      	movs	r2, #255	; 0xff
 8000d48:	03f6      	lsls	r6, r6, #15
 8000d4a:	e6ee      	b.n	8000b2a <__aeabi_fsub+0x96>
 8000d4c:	000c      	movs	r4, r1
 8000d4e:	4643      	mov	r3, r8
 8000d50:	0015      	movs	r5, r2
 8000d52:	e77c      	b.n	8000c4e <__aeabi_fsub+0x1ba>
 8000d54:	4663      	mov	r3, ip
 8000d56:	000c      	movs	r4, r1
 8000d58:	1ac6      	subs	r6, r0, r3
 8000d5a:	e6c9      	b.n	8000af0 <__aeabi_fsub+0x5c>
 8000d5c:	0003      	movs	r3, r0
 8000d5e:	4463      	add	r3, ip
 8000d60:	2501      	movs	r5, #1
 8000d62:	015a      	lsls	r2, r3, #5
 8000d64:	d400      	bmi.n	8000d68 <__aeabi_fsub+0x2d4>
 8000d66:	e76e      	b.n	8000c46 <__aeabi_fsub+0x1b2>
 8000d68:	2502      	movs	r5, #2
 8000d6a:	e6fa      	b.n	8000b62 <__aeabi_fsub+0xce>
 8000d6c:	4663      	mov	r3, ip
 8000d6e:	2501      	movs	r5, #1
 8000d70:	1a1b      	subs	r3, r3, r0
 8000d72:	e6b8      	b.n	8000ae6 <__aeabi_fsub+0x52>
 8000d74:	4664      	mov	r4, ip
 8000d76:	2320      	movs	r3, #32
 8000d78:	40d4      	lsrs	r4, r2
 8000d7a:	1a9b      	subs	r3, r3, r2
 8000d7c:	4662      	mov	r2, ip
 8000d7e:	409a      	lsls	r2, r3
 8000d80:	0013      	movs	r3, r2
 8000d82:	1e5a      	subs	r2, r3, #1
 8000d84:	4193      	sbcs	r3, r2
 8000d86:	4323      	orrs	r3, r4
 8000d88:	e7a2      	b.n	8000cd0 <__aeabi_fsub+0x23c>
 8000d8a:	4643      	mov	r3, r8
 8000d8c:	e774      	b.n	8000c78 <__aeabi_fsub+0x1e4>
 8000d8e:	4661      	mov	r1, ip
 8000d90:	2320      	movs	r3, #32
 8000d92:	40d1      	lsrs	r1, r2
 8000d94:	1a9b      	subs	r3, r3, r2
 8000d96:	4662      	mov	r2, ip
 8000d98:	409a      	lsls	r2, r3
 8000d9a:	0013      	movs	r3, r2
 8000d9c:	1e5a      	subs	r2, r3, #1
 8000d9e:	4193      	sbcs	r3, r2
 8000da0:	430b      	orrs	r3, r1
 8000da2:	e720      	b.n	8000be6 <__aeabi_fsub+0x152>
 8000da4:	4663      	mov	r3, ip
 8000da6:	000c      	movs	r4, r1
 8000da8:	2501      	movs	r5, #1
 8000daa:	1ac3      	subs	r3, r0, r3
 8000dac:	e69b      	b.n	8000ae6 <__aeabi_fsub+0x52>
 8000dae:	2800      	cmp	r0, #0
 8000db0:	d099      	beq.n	8000ce6 <__aeabi_fsub+0x252>
 8000db2:	000c      	movs	r4, r1
 8000db4:	4646      	mov	r6, r8
 8000db6:	2200      	movs	r2, #0
 8000db8:	e6b7      	b.n	8000b2a <__aeabi_fsub+0x96>
 8000dba:	4646      	mov	r6, r8
 8000dbc:	2200      	movs	r2, #0
 8000dbe:	e6b4      	b.n	8000b2a <__aeabi_fsub+0x96>
 8000dc0:	2b00      	cmp	r3, #0
 8000dc2:	d000      	beq.n	8000dc6 <__aeabi_fsub+0x332>
 8000dc4:	e73f      	b.n	8000c46 <__aeabi_fsub+0x1b2>
 8000dc6:	2400      	movs	r4, #0
 8000dc8:	2600      	movs	r6, #0
 8000dca:	e6ae      	b.n	8000b2a <__aeabi_fsub+0x96>
 8000dcc:	fbffffff 	.word	0xfbffffff
 8000dd0:	7dffffff 	.word	0x7dffffff

08000dd4 <__aeabi_f2iz>:
 8000dd4:	0241      	lsls	r1, r0, #9
 8000dd6:	0042      	lsls	r2, r0, #1
 8000dd8:	0fc3      	lsrs	r3, r0, #31
 8000dda:	0a49      	lsrs	r1, r1, #9
 8000ddc:	2000      	movs	r0, #0
 8000dde:	0e12      	lsrs	r2, r2, #24
 8000de0:	2a7e      	cmp	r2, #126	; 0x7e
 8000de2:	dd03      	ble.n	8000dec <__aeabi_f2iz+0x18>
 8000de4:	2a9d      	cmp	r2, #157	; 0x9d
 8000de6:	dd02      	ble.n	8000dee <__aeabi_f2iz+0x1a>
 8000de8:	4a09      	ldr	r2, [pc, #36]	; (8000e10 <__aeabi_f2iz+0x3c>)
 8000dea:	1898      	adds	r0, r3, r2
 8000dec:	4770      	bx	lr
 8000dee:	2080      	movs	r0, #128	; 0x80
 8000df0:	0400      	lsls	r0, r0, #16
 8000df2:	4301      	orrs	r1, r0
 8000df4:	2a95      	cmp	r2, #149	; 0x95
 8000df6:	dc07      	bgt.n	8000e08 <__aeabi_f2iz+0x34>
 8000df8:	2096      	movs	r0, #150	; 0x96
 8000dfa:	1a82      	subs	r2, r0, r2
 8000dfc:	40d1      	lsrs	r1, r2
 8000dfe:	4248      	negs	r0, r1
 8000e00:	2b00      	cmp	r3, #0
 8000e02:	d1f3      	bne.n	8000dec <__aeabi_f2iz+0x18>
 8000e04:	0008      	movs	r0, r1
 8000e06:	e7f1      	b.n	8000dec <__aeabi_f2iz+0x18>
 8000e08:	3a96      	subs	r2, #150	; 0x96
 8000e0a:	4091      	lsls	r1, r2
 8000e0c:	e7f7      	b.n	8000dfe <__aeabi_f2iz+0x2a>
 8000e0e:	46c0      	nop			; (mov r8, r8)
 8000e10:	7fffffff 	.word	0x7fffffff

08000e14 <__aeabi_i2f>:
 8000e14:	b570      	push	{r4, r5, r6, lr}
 8000e16:	2800      	cmp	r0, #0
 8000e18:	d013      	beq.n	8000e42 <__aeabi_i2f+0x2e>
 8000e1a:	17c3      	asrs	r3, r0, #31
 8000e1c:	18c5      	adds	r5, r0, r3
 8000e1e:	405d      	eors	r5, r3
 8000e20:	0fc4      	lsrs	r4, r0, #31
 8000e22:	0028      	movs	r0, r5
 8000e24:	f000 ffca 	bl	8001dbc <__clzsi2>
 8000e28:	239e      	movs	r3, #158	; 0x9e
 8000e2a:	0001      	movs	r1, r0
 8000e2c:	1a1b      	subs	r3, r3, r0
 8000e2e:	2b96      	cmp	r3, #150	; 0x96
 8000e30:	dc0f      	bgt.n	8000e52 <__aeabi_i2f+0x3e>
 8000e32:	2808      	cmp	r0, #8
 8000e34:	d031      	beq.n	8000e9a <__aeabi_i2f+0x86>
 8000e36:	3908      	subs	r1, #8
 8000e38:	408d      	lsls	r5, r1
 8000e3a:	026d      	lsls	r5, r5, #9
 8000e3c:	0a6d      	lsrs	r5, r5, #9
 8000e3e:	b2d8      	uxtb	r0, r3
 8000e40:	e002      	b.n	8000e48 <__aeabi_i2f+0x34>
 8000e42:	2400      	movs	r4, #0
 8000e44:	2000      	movs	r0, #0
 8000e46:	2500      	movs	r5, #0
 8000e48:	05c0      	lsls	r0, r0, #23
 8000e4a:	4328      	orrs	r0, r5
 8000e4c:	07e4      	lsls	r4, r4, #31
 8000e4e:	4320      	orrs	r0, r4
 8000e50:	bd70      	pop	{r4, r5, r6, pc}
 8000e52:	2b99      	cmp	r3, #153	; 0x99
 8000e54:	dd0c      	ble.n	8000e70 <__aeabi_i2f+0x5c>
 8000e56:	2205      	movs	r2, #5
 8000e58:	1a12      	subs	r2, r2, r0
 8000e5a:	0028      	movs	r0, r5
 8000e5c:	40d0      	lsrs	r0, r2
 8000e5e:	0002      	movs	r2, r0
 8000e60:	0008      	movs	r0, r1
 8000e62:	301b      	adds	r0, #27
 8000e64:	4085      	lsls	r5, r0
 8000e66:	0028      	movs	r0, r5
 8000e68:	1e45      	subs	r5, r0, #1
 8000e6a:	41a8      	sbcs	r0, r5
 8000e6c:	4302      	orrs	r2, r0
 8000e6e:	0015      	movs	r5, r2
 8000e70:	2905      	cmp	r1, #5
 8000e72:	dc16      	bgt.n	8000ea2 <__aeabi_i2f+0x8e>
 8000e74:	002a      	movs	r2, r5
 8000e76:	480f      	ldr	r0, [pc, #60]	; (8000eb4 <__aeabi_i2f+0xa0>)
 8000e78:	4002      	ands	r2, r0
 8000e7a:	076e      	lsls	r6, r5, #29
 8000e7c:	d009      	beq.n	8000e92 <__aeabi_i2f+0x7e>
 8000e7e:	260f      	movs	r6, #15
 8000e80:	4035      	ands	r5, r6
 8000e82:	2d04      	cmp	r5, #4
 8000e84:	d005      	beq.n	8000e92 <__aeabi_i2f+0x7e>
 8000e86:	3204      	adds	r2, #4
 8000e88:	0155      	lsls	r5, r2, #5
 8000e8a:	d502      	bpl.n	8000e92 <__aeabi_i2f+0x7e>
 8000e8c:	239f      	movs	r3, #159	; 0x9f
 8000e8e:	4002      	ands	r2, r0
 8000e90:	1a5b      	subs	r3, r3, r1
 8000e92:	0192      	lsls	r2, r2, #6
 8000e94:	0a55      	lsrs	r5, r2, #9
 8000e96:	b2d8      	uxtb	r0, r3
 8000e98:	e7d6      	b.n	8000e48 <__aeabi_i2f+0x34>
 8000e9a:	026d      	lsls	r5, r5, #9
 8000e9c:	2096      	movs	r0, #150	; 0x96
 8000e9e:	0a6d      	lsrs	r5, r5, #9
 8000ea0:	e7d2      	b.n	8000e48 <__aeabi_i2f+0x34>
 8000ea2:	1f4a      	subs	r2, r1, #5
 8000ea4:	4095      	lsls	r5, r2
 8000ea6:	002a      	movs	r2, r5
 8000ea8:	4802      	ldr	r0, [pc, #8]	; (8000eb4 <__aeabi_i2f+0xa0>)
 8000eaa:	4002      	ands	r2, r0
 8000eac:	076e      	lsls	r6, r5, #29
 8000eae:	d0f0      	beq.n	8000e92 <__aeabi_i2f+0x7e>
 8000eb0:	e7e5      	b.n	8000e7e <__aeabi_i2f+0x6a>
 8000eb2:	46c0      	nop			; (mov r8, r8)
 8000eb4:	fbffffff 	.word	0xfbffffff

08000eb8 <__aeabi_ui2f>:
 8000eb8:	b570      	push	{r4, r5, r6, lr}
 8000eba:	1e04      	subs	r4, r0, #0
 8000ebc:	d00e      	beq.n	8000edc <__aeabi_ui2f+0x24>
 8000ebe:	f000 ff7d 	bl	8001dbc <__clzsi2>
 8000ec2:	239e      	movs	r3, #158	; 0x9e
 8000ec4:	0001      	movs	r1, r0
 8000ec6:	1a1b      	subs	r3, r3, r0
 8000ec8:	2b96      	cmp	r3, #150	; 0x96
 8000eca:	dc0c      	bgt.n	8000ee6 <__aeabi_ui2f+0x2e>
 8000ecc:	2808      	cmp	r0, #8
 8000ece:	d02c      	beq.n	8000f2a <__aeabi_ui2f+0x72>
 8000ed0:	3908      	subs	r1, #8
 8000ed2:	408c      	lsls	r4, r1
 8000ed4:	0264      	lsls	r4, r4, #9
 8000ed6:	0a64      	lsrs	r4, r4, #9
 8000ed8:	b2d8      	uxtb	r0, r3
 8000eda:	e001      	b.n	8000ee0 <__aeabi_ui2f+0x28>
 8000edc:	2000      	movs	r0, #0
 8000ede:	2400      	movs	r4, #0
 8000ee0:	05c0      	lsls	r0, r0, #23
 8000ee2:	4320      	orrs	r0, r4
 8000ee4:	bd70      	pop	{r4, r5, r6, pc}
 8000ee6:	2b99      	cmp	r3, #153	; 0x99
 8000ee8:	dd0a      	ble.n	8000f00 <__aeabi_ui2f+0x48>
 8000eea:	0002      	movs	r2, r0
 8000eec:	0020      	movs	r0, r4
 8000eee:	321b      	adds	r2, #27
 8000ef0:	4090      	lsls	r0, r2
 8000ef2:	0002      	movs	r2, r0
 8000ef4:	1e50      	subs	r0, r2, #1
 8000ef6:	4182      	sbcs	r2, r0
 8000ef8:	2005      	movs	r0, #5
 8000efa:	1a40      	subs	r0, r0, r1
 8000efc:	40c4      	lsrs	r4, r0
 8000efe:	4314      	orrs	r4, r2
 8000f00:	2905      	cmp	r1, #5
 8000f02:	dc16      	bgt.n	8000f32 <__aeabi_ui2f+0x7a>
 8000f04:	0022      	movs	r2, r4
 8000f06:	480f      	ldr	r0, [pc, #60]	; (8000f44 <__aeabi_ui2f+0x8c>)
 8000f08:	4002      	ands	r2, r0
 8000f0a:	0765      	lsls	r5, r4, #29
 8000f0c:	d009      	beq.n	8000f22 <__aeabi_ui2f+0x6a>
 8000f0e:	250f      	movs	r5, #15
 8000f10:	402c      	ands	r4, r5
 8000f12:	2c04      	cmp	r4, #4
 8000f14:	d005      	beq.n	8000f22 <__aeabi_ui2f+0x6a>
 8000f16:	3204      	adds	r2, #4
 8000f18:	0154      	lsls	r4, r2, #5
 8000f1a:	d502      	bpl.n	8000f22 <__aeabi_ui2f+0x6a>
 8000f1c:	239f      	movs	r3, #159	; 0x9f
 8000f1e:	4002      	ands	r2, r0
 8000f20:	1a5b      	subs	r3, r3, r1
 8000f22:	0192      	lsls	r2, r2, #6
 8000f24:	0a54      	lsrs	r4, r2, #9
 8000f26:	b2d8      	uxtb	r0, r3
 8000f28:	e7da      	b.n	8000ee0 <__aeabi_ui2f+0x28>
 8000f2a:	0264      	lsls	r4, r4, #9
 8000f2c:	2096      	movs	r0, #150	; 0x96
 8000f2e:	0a64      	lsrs	r4, r4, #9
 8000f30:	e7d6      	b.n	8000ee0 <__aeabi_ui2f+0x28>
 8000f32:	1f4a      	subs	r2, r1, #5
 8000f34:	4094      	lsls	r4, r2
 8000f36:	0022      	movs	r2, r4
 8000f38:	4802      	ldr	r0, [pc, #8]	; (8000f44 <__aeabi_ui2f+0x8c>)
 8000f3a:	4002      	ands	r2, r0
 8000f3c:	0765      	lsls	r5, r4, #29
 8000f3e:	d0f0      	beq.n	8000f22 <__aeabi_ui2f+0x6a>
 8000f40:	e7e5      	b.n	8000f0e <__aeabi_ui2f+0x56>
 8000f42:	46c0      	nop			; (mov r8, r8)
 8000f44:	fbffffff 	.word	0xfbffffff

08000f48 <__aeabi_dmul>:
 8000f48:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000f4a:	4645      	mov	r5, r8
 8000f4c:	46de      	mov	lr, fp
 8000f4e:	4657      	mov	r7, sl
 8000f50:	464e      	mov	r6, r9
 8000f52:	b5e0      	push	{r5, r6, r7, lr}
 8000f54:	001f      	movs	r7, r3
 8000f56:	030b      	lsls	r3, r1, #12
 8000f58:	0b1b      	lsrs	r3, r3, #12
 8000f5a:	469b      	mov	fp, r3
 8000f5c:	004d      	lsls	r5, r1, #1
 8000f5e:	0fcb      	lsrs	r3, r1, #31
 8000f60:	0004      	movs	r4, r0
 8000f62:	4691      	mov	r9, r2
 8000f64:	4698      	mov	r8, r3
 8000f66:	b087      	sub	sp, #28
 8000f68:	0d6d      	lsrs	r5, r5, #21
 8000f6a:	d100      	bne.n	8000f6e <__aeabi_dmul+0x26>
 8000f6c:	e1cd      	b.n	800130a <__aeabi_dmul+0x3c2>
 8000f6e:	4bce      	ldr	r3, [pc, #824]	; (80012a8 <__aeabi_dmul+0x360>)
 8000f70:	429d      	cmp	r5, r3
 8000f72:	d100      	bne.n	8000f76 <__aeabi_dmul+0x2e>
 8000f74:	e1e9      	b.n	800134a <__aeabi_dmul+0x402>
 8000f76:	465a      	mov	r2, fp
 8000f78:	0f43      	lsrs	r3, r0, #29
 8000f7a:	00d2      	lsls	r2, r2, #3
 8000f7c:	4313      	orrs	r3, r2
 8000f7e:	2280      	movs	r2, #128	; 0x80
 8000f80:	0412      	lsls	r2, r2, #16
 8000f82:	431a      	orrs	r2, r3
 8000f84:	00c3      	lsls	r3, r0, #3
 8000f86:	469a      	mov	sl, r3
 8000f88:	4bc8      	ldr	r3, [pc, #800]	; (80012ac <__aeabi_dmul+0x364>)
 8000f8a:	4693      	mov	fp, r2
 8000f8c:	469c      	mov	ip, r3
 8000f8e:	2300      	movs	r3, #0
 8000f90:	2600      	movs	r6, #0
 8000f92:	4465      	add	r5, ip
 8000f94:	9300      	str	r3, [sp, #0]
 8000f96:	033c      	lsls	r4, r7, #12
 8000f98:	007b      	lsls	r3, r7, #1
 8000f9a:	4648      	mov	r0, r9
 8000f9c:	0b24      	lsrs	r4, r4, #12
 8000f9e:	0d5b      	lsrs	r3, r3, #21
 8000fa0:	0fff      	lsrs	r7, r7, #31
 8000fa2:	2b00      	cmp	r3, #0
 8000fa4:	d100      	bne.n	8000fa8 <__aeabi_dmul+0x60>
 8000fa6:	e189      	b.n	80012bc <__aeabi_dmul+0x374>
 8000fa8:	4abf      	ldr	r2, [pc, #764]	; (80012a8 <__aeabi_dmul+0x360>)
 8000faa:	4293      	cmp	r3, r2
 8000fac:	d019      	beq.n	8000fe2 <__aeabi_dmul+0x9a>
 8000fae:	0f42      	lsrs	r2, r0, #29
 8000fb0:	00e4      	lsls	r4, r4, #3
 8000fb2:	4322      	orrs	r2, r4
 8000fb4:	2480      	movs	r4, #128	; 0x80
 8000fb6:	0424      	lsls	r4, r4, #16
 8000fb8:	4314      	orrs	r4, r2
 8000fba:	4abc      	ldr	r2, [pc, #752]	; (80012ac <__aeabi_dmul+0x364>)
 8000fbc:	2100      	movs	r1, #0
 8000fbe:	4694      	mov	ip, r2
 8000fc0:	4642      	mov	r2, r8
 8000fc2:	4463      	add	r3, ip
 8000fc4:	195b      	adds	r3, r3, r5
 8000fc6:	9301      	str	r3, [sp, #4]
 8000fc8:	9b01      	ldr	r3, [sp, #4]
 8000fca:	407a      	eors	r2, r7
 8000fcc:	3301      	adds	r3, #1
 8000fce:	00c0      	lsls	r0, r0, #3
 8000fd0:	b2d2      	uxtb	r2, r2
 8000fd2:	9302      	str	r3, [sp, #8]
 8000fd4:	2e0a      	cmp	r6, #10
 8000fd6:	dd1c      	ble.n	8001012 <__aeabi_dmul+0xca>
 8000fd8:	003a      	movs	r2, r7
 8000fda:	2e0b      	cmp	r6, #11
 8000fdc:	d05e      	beq.n	800109c <__aeabi_dmul+0x154>
 8000fde:	4647      	mov	r7, r8
 8000fe0:	e056      	b.n	8001090 <__aeabi_dmul+0x148>
 8000fe2:	4649      	mov	r1, r9
 8000fe4:	4bb0      	ldr	r3, [pc, #704]	; (80012a8 <__aeabi_dmul+0x360>)
 8000fe6:	4321      	orrs	r1, r4
 8000fe8:	18eb      	adds	r3, r5, r3
 8000fea:	9301      	str	r3, [sp, #4]
 8000fec:	2900      	cmp	r1, #0
 8000fee:	d12a      	bne.n	8001046 <__aeabi_dmul+0xfe>
 8000ff0:	2080      	movs	r0, #128	; 0x80
 8000ff2:	2202      	movs	r2, #2
 8000ff4:	0100      	lsls	r0, r0, #4
 8000ff6:	002b      	movs	r3, r5
 8000ff8:	4684      	mov	ip, r0
 8000ffa:	4316      	orrs	r6, r2
 8000ffc:	4642      	mov	r2, r8
 8000ffe:	4463      	add	r3, ip
 8001000:	407a      	eors	r2, r7
 8001002:	b2d2      	uxtb	r2, r2
 8001004:	9302      	str	r3, [sp, #8]
 8001006:	2e0a      	cmp	r6, #10
 8001008:	dd00      	ble.n	800100c <__aeabi_dmul+0xc4>
 800100a:	e231      	b.n	8001470 <__aeabi_dmul+0x528>
 800100c:	2000      	movs	r0, #0
 800100e:	2400      	movs	r4, #0
 8001010:	2102      	movs	r1, #2
 8001012:	2e02      	cmp	r6, #2
 8001014:	dc26      	bgt.n	8001064 <__aeabi_dmul+0x11c>
 8001016:	3e01      	subs	r6, #1
 8001018:	2e01      	cmp	r6, #1
 800101a:	d852      	bhi.n	80010c2 <__aeabi_dmul+0x17a>
 800101c:	2902      	cmp	r1, #2
 800101e:	d04c      	beq.n	80010ba <__aeabi_dmul+0x172>
 8001020:	2901      	cmp	r1, #1
 8001022:	d000      	beq.n	8001026 <__aeabi_dmul+0xde>
 8001024:	e118      	b.n	8001258 <__aeabi_dmul+0x310>
 8001026:	2300      	movs	r3, #0
 8001028:	2400      	movs	r4, #0
 800102a:	2500      	movs	r5, #0
 800102c:	051b      	lsls	r3, r3, #20
 800102e:	4323      	orrs	r3, r4
 8001030:	07d2      	lsls	r2, r2, #31
 8001032:	4313      	orrs	r3, r2
 8001034:	0028      	movs	r0, r5
 8001036:	0019      	movs	r1, r3
 8001038:	b007      	add	sp, #28
 800103a:	bcf0      	pop	{r4, r5, r6, r7}
 800103c:	46bb      	mov	fp, r7
 800103e:	46b2      	mov	sl, r6
 8001040:	46a9      	mov	r9, r5
 8001042:	46a0      	mov	r8, r4
 8001044:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001046:	2180      	movs	r1, #128	; 0x80
 8001048:	2203      	movs	r2, #3
 800104a:	0109      	lsls	r1, r1, #4
 800104c:	002b      	movs	r3, r5
 800104e:	468c      	mov	ip, r1
 8001050:	4316      	orrs	r6, r2
 8001052:	4642      	mov	r2, r8
 8001054:	4463      	add	r3, ip
 8001056:	407a      	eors	r2, r7
 8001058:	b2d2      	uxtb	r2, r2
 800105a:	9302      	str	r3, [sp, #8]
 800105c:	2e0a      	cmp	r6, #10
 800105e:	dd00      	ble.n	8001062 <__aeabi_dmul+0x11a>
 8001060:	e228      	b.n	80014b4 <__aeabi_dmul+0x56c>
 8001062:	2103      	movs	r1, #3
 8001064:	2501      	movs	r5, #1
 8001066:	40b5      	lsls	r5, r6
 8001068:	46ac      	mov	ip, r5
 800106a:	26a6      	movs	r6, #166	; 0xa6
 800106c:	4663      	mov	r3, ip
 800106e:	00f6      	lsls	r6, r6, #3
 8001070:	4035      	ands	r5, r6
 8001072:	4233      	tst	r3, r6
 8001074:	d10b      	bne.n	800108e <__aeabi_dmul+0x146>
 8001076:	2690      	movs	r6, #144	; 0x90
 8001078:	00b6      	lsls	r6, r6, #2
 800107a:	4233      	tst	r3, r6
 800107c:	d118      	bne.n	80010b0 <__aeabi_dmul+0x168>
 800107e:	3eb9      	subs	r6, #185	; 0xb9
 8001080:	3eff      	subs	r6, #255	; 0xff
 8001082:	421e      	tst	r6, r3
 8001084:	d01d      	beq.n	80010c2 <__aeabi_dmul+0x17a>
 8001086:	46a3      	mov	fp, r4
 8001088:	4682      	mov	sl, r0
 800108a:	9100      	str	r1, [sp, #0]
 800108c:	e000      	b.n	8001090 <__aeabi_dmul+0x148>
 800108e:	0017      	movs	r7, r2
 8001090:	9900      	ldr	r1, [sp, #0]
 8001092:	003a      	movs	r2, r7
 8001094:	2902      	cmp	r1, #2
 8001096:	d010      	beq.n	80010ba <__aeabi_dmul+0x172>
 8001098:	465c      	mov	r4, fp
 800109a:	4650      	mov	r0, sl
 800109c:	2903      	cmp	r1, #3
 800109e:	d1bf      	bne.n	8001020 <__aeabi_dmul+0xd8>
 80010a0:	2380      	movs	r3, #128	; 0x80
 80010a2:	031b      	lsls	r3, r3, #12
 80010a4:	431c      	orrs	r4, r3
 80010a6:	0324      	lsls	r4, r4, #12
 80010a8:	0005      	movs	r5, r0
 80010aa:	4b7f      	ldr	r3, [pc, #508]	; (80012a8 <__aeabi_dmul+0x360>)
 80010ac:	0b24      	lsrs	r4, r4, #12
 80010ae:	e7bd      	b.n	800102c <__aeabi_dmul+0xe4>
 80010b0:	2480      	movs	r4, #128	; 0x80
 80010b2:	2200      	movs	r2, #0
 80010b4:	4b7c      	ldr	r3, [pc, #496]	; (80012a8 <__aeabi_dmul+0x360>)
 80010b6:	0324      	lsls	r4, r4, #12
 80010b8:	e7b8      	b.n	800102c <__aeabi_dmul+0xe4>
 80010ba:	2400      	movs	r4, #0
 80010bc:	2500      	movs	r5, #0
 80010be:	4b7a      	ldr	r3, [pc, #488]	; (80012a8 <__aeabi_dmul+0x360>)
 80010c0:	e7b4      	b.n	800102c <__aeabi_dmul+0xe4>
 80010c2:	4653      	mov	r3, sl
 80010c4:	041e      	lsls	r6, r3, #16
 80010c6:	0c36      	lsrs	r6, r6, #16
 80010c8:	0c1f      	lsrs	r7, r3, #16
 80010ca:	0033      	movs	r3, r6
 80010cc:	0c01      	lsrs	r1, r0, #16
 80010ce:	0400      	lsls	r0, r0, #16
 80010d0:	0c00      	lsrs	r0, r0, #16
 80010d2:	4343      	muls	r3, r0
 80010d4:	4698      	mov	r8, r3
 80010d6:	0003      	movs	r3, r0
 80010d8:	437b      	muls	r3, r7
 80010da:	4699      	mov	r9, r3
 80010dc:	0033      	movs	r3, r6
 80010de:	434b      	muls	r3, r1
 80010e0:	469c      	mov	ip, r3
 80010e2:	4643      	mov	r3, r8
 80010e4:	000d      	movs	r5, r1
 80010e6:	0c1b      	lsrs	r3, r3, #16
 80010e8:	469a      	mov	sl, r3
 80010ea:	437d      	muls	r5, r7
 80010ec:	44cc      	add	ip, r9
 80010ee:	44d4      	add	ip, sl
 80010f0:	9500      	str	r5, [sp, #0]
 80010f2:	45e1      	cmp	r9, ip
 80010f4:	d904      	bls.n	8001100 <__aeabi_dmul+0x1b8>
 80010f6:	2380      	movs	r3, #128	; 0x80
 80010f8:	025b      	lsls	r3, r3, #9
 80010fa:	4699      	mov	r9, r3
 80010fc:	444d      	add	r5, r9
 80010fe:	9500      	str	r5, [sp, #0]
 8001100:	4663      	mov	r3, ip
 8001102:	0c1b      	lsrs	r3, r3, #16
 8001104:	001d      	movs	r5, r3
 8001106:	4663      	mov	r3, ip
 8001108:	041b      	lsls	r3, r3, #16
 800110a:	469c      	mov	ip, r3
 800110c:	4643      	mov	r3, r8
 800110e:	041b      	lsls	r3, r3, #16
 8001110:	0c1b      	lsrs	r3, r3, #16
 8001112:	4698      	mov	r8, r3
 8001114:	4663      	mov	r3, ip
 8001116:	4443      	add	r3, r8
 8001118:	9303      	str	r3, [sp, #12]
 800111a:	0c23      	lsrs	r3, r4, #16
 800111c:	4698      	mov	r8, r3
 800111e:	0033      	movs	r3, r6
 8001120:	0424      	lsls	r4, r4, #16
 8001122:	0c24      	lsrs	r4, r4, #16
 8001124:	4363      	muls	r3, r4
 8001126:	469c      	mov	ip, r3
 8001128:	0023      	movs	r3, r4
 800112a:	437b      	muls	r3, r7
 800112c:	4699      	mov	r9, r3
 800112e:	4643      	mov	r3, r8
 8001130:	435e      	muls	r6, r3
 8001132:	435f      	muls	r7, r3
 8001134:	444e      	add	r6, r9
 8001136:	4663      	mov	r3, ip
 8001138:	46b2      	mov	sl, r6
 800113a:	0c1e      	lsrs	r6, r3, #16
 800113c:	4456      	add	r6, sl
 800113e:	45b1      	cmp	r9, r6
 8001140:	d903      	bls.n	800114a <__aeabi_dmul+0x202>
 8001142:	2380      	movs	r3, #128	; 0x80
 8001144:	025b      	lsls	r3, r3, #9
 8001146:	4699      	mov	r9, r3
 8001148:	444f      	add	r7, r9
 800114a:	0c33      	lsrs	r3, r6, #16
 800114c:	4699      	mov	r9, r3
 800114e:	003b      	movs	r3, r7
 8001150:	444b      	add	r3, r9
 8001152:	9305      	str	r3, [sp, #20]
 8001154:	4663      	mov	r3, ip
 8001156:	46ac      	mov	ip, r5
 8001158:	041f      	lsls	r7, r3, #16
 800115a:	0c3f      	lsrs	r7, r7, #16
 800115c:	0436      	lsls	r6, r6, #16
 800115e:	19f6      	adds	r6, r6, r7
 8001160:	44b4      	add	ip, r6
 8001162:	4663      	mov	r3, ip
 8001164:	9304      	str	r3, [sp, #16]
 8001166:	465b      	mov	r3, fp
 8001168:	0c1b      	lsrs	r3, r3, #16
 800116a:	469c      	mov	ip, r3
 800116c:	465b      	mov	r3, fp
 800116e:	041f      	lsls	r7, r3, #16
 8001170:	0c3f      	lsrs	r7, r7, #16
 8001172:	003b      	movs	r3, r7
 8001174:	4343      	muls	r3, r0
 8001176:	4699      	mov	r9, r3
 8001178:	4663      	mov	r3, ip
 800117a:	4343      	muls	r3, r0
 800117c:	469a      	mov	sl, r3
 800117e:	464b      	mov	r3, r9
 8001180:	4660      	mov	r0, ip
 8001182:	0c1b      	lsrs	r3, r3, #16
 8001184:	469b      	mov	fp, r3
 8001186:	4348      	muls	r0, r1
 8001188:	4379      	muls	r1, r7
 800118a:	4451      	add	r1, sl
 800118c:	4459      	add	r1, fp
 800118e:	458a      	cmp	sl, r1
 8001190:	d903      	bls.n	800119a <__aeabi_dmul+0x252>
 8001192:	2380      	movs	r3, #128	; 0x80
 8001194:	025b      	lsls	r3, r3, #9
 8001196:	469a      	mov	sl, r3
 8001198:	4450      	add	r0, sl
 800119a:	0c0b      	lsrs	r3, r1, #16
 800119c:	469a      	mov	sl, r3
 800119e:	464b      	mov	r3, r9
 80011a0:	041b      	lsls	r3, r3, #16
 80011a2:	0c1b      	lsrs	r3, r3, #16
 80011a4:	4699      	mov	r9, r3
 80011a6:	003b      	movs	r3, r7
 80011a8:	4363      	muls	r3, r4
 80011aa:	0409      	lsls	r1, r1, #16
 80011ac:	4645      	mov	r5, r8
 80011ae:	4449      	add	r1, r9
 80011b0:	4699      	mov	r9, r3
 80011b2:	4663      	mov	r3, ip
 80011b4:	435c      	muls	r4, r3
 80011b6:	436b      	muls	r3, r5
 80011b8:	469c      	mov	ip, r3
 80011ba:	464b      	mov	r3, r9
 80011bc:	0c1b      	lsrs	r3, r3, #16
 80011be:	4698      	mov	r8, r3
 80011c0:	436f      	muls	r7, r5
 80011c2:	193f      	adds	r7, r7, r4
 80011c4:	4447      	add	r7, r8
 80011c6:	4450      	add	r0, sl
 80011c8:	42bc      	cmp	r4, r7
 80011ca:	d903      	bls.n	80011d4 <__aeabi_dmul+0x28c>
 80011cc:	2380      	movs	r3, #128	; 0x80
 80011ce:	025b      	lsls	r3, r3, #9
 80011d0:	4698      	mov	r8, r3
 80011d2:	44c4      	add	ip, r8
 80011d4:	9b04      	ldr	r3, [sp, #16]
 80011d6:	9d00      	ldr	r5, [sp, #0]
 80011d8:	4698      	mov	r8, r3
 80011da:	4445      	add	r5, r8
 80011dc:	42b5      	cmp	r5, r6
 80011de:	41b6      	sbcs	r6, r6
 80011e0:	4273      	negs	r3, r6
 80011e2:	4698      	mov	r8, r3
 80011e4:	464b      	mov	r3, r9
 80011e6:	041e      	lsls	r6, r3, #16
 80011e8:	9b05      	ldr	r3, [sp, #20]
 80011ea:	043c      	lsls	r4, r7, #16
 80011ec:	4699      	mov	r9, r3
 80011ee:	0c36      	lsrs	r6, r6, #16
 80011f0:	19a4      	adds	r4, r4, r6
 80011f2:	444c      	add	r4, r9
 80011f4:	46a1      	mov	r9, r4
 80011f6:	4683      	mov	fp, r0
 80011f8:	186e      	adds	r6, r5, r1
 80011fa:	44c1      	add	r9, r8
 80011fc:	428e      	cmp	r6, r1
 80011fe:	4189      	sbcs	r1, r1
 8001200:	44cb      	add	fp, r9
 8001202:	465d      	mov	r5, fp
 8001204:	4249      	negs	r1, r1
 8001206:	186d      	adds	r5, r5, r1
 8001208:	429c      	cmp	r4, r3
 800120a:	41a4      	sbcs	r4, r4
 800120c:	45c1      	cmp	r9, r8
 800120e:	419b      	sbcs	r3, r3
 8001210:	4583      	cmp	fp, r0
 8001212:	4180      	sbcs	r0, r0
 8001214:	428d      	cmp	r5, r1
 8001216:	4189      	sbcs	r1, r1
 8001218:	425b      	negs	r3, r3
 800121a:	4264      	negs	r4, r4
 800121c:	431c      	orrs	r4, r3
 800121e:	4240      	negs	r0, r0
 8001220:	9b03      	ldr	r3, [sp, #12]
 8001222:	4249      	negs	r1, r1
 8001224:	4301      	orrs	r1, r0
 8001226:	0270      	lsls	r0, r6, #9
 8001228:	0c3f      	lsrs	r7, r7, #16
 800122a:	4318      	orrs	r0, r3
 800122c:	19e4      	adds	r4, r4, r7
 800122e:	1e47      	subs	r7, r0, #1
 8001230:	41b8      	sbcs	r0, r7
 8001232:	1864      	adds	r4, r4, r1
 8001234:	4464      	add	r4, ip
 8001236:	0df6      	lsrs	r6, r6, #23
 8001238:	0261      	lsls	r1, r4, #9
 800123a:	4330      	orrs	r0, r6
 800123c:	0dec      	lsrs	r4, r5, #23
 800123e:	026e      	lsls	r6, r5, #9
 8001240:	430c      	orrs	r4, r1
 8001242:	4330      	orrs	r0, r6
 8001244:	01c9      	lsls	r1, r1, #7
 8001246:	d400      	bmi.n	800124a <__aeabi_dmul+0x302>
 8001248:	e0f1      	b.n	800142e <__aeabi_dmul+0x4e6>
 800124a:	2101      	movs	r1, #1
 800124c:	0843      	lsrs	r3, r0, #1
 800124e:	4001      	ands	r1, r0
 8001250:	430b      	orrs	r3, r1
 8001252:	07e0      	lsls	r0, r4, #31
 8001254:	4318      	orrs	r0, r3
 8001256:	0864      	lsrs	r4, r4, #1
 8001258:	4915      	ldr	r1, [pc, #84]	; (80012b0 <__aeabi_dmul+0x368>)
 800125a:	9b02      	ldr	r3, [sp, #8]
 800125c:	468c      	mov	ip, r1
 800125e:	4463      	add	r3, ip
 8001260:	2b00      	cmp	r3, #0
 8001262:	dc00      	bgt.n	8001266 <__aeabi_dmul+0x31e>
 8001264:	e097      	b.n	8001396 <__aeabi_dmul+0x44e>
 8001266:	0741      	lsls	r1, r0, #29
 8001268:	d009      	beq.n	800127e <__aeabi_dmul+0x336>
 800126a:	210f      	movs	r1, #15
 800126c:	4001      	ands	r1, r0
 800126e:	2904      	cmp	r1, #4
 8001270:	d005      	beq.n	800127e <__aeabi_dmul+0x336>
 8001272:	1d01      	adds	r1, r0, #4
 8001274:	4281      	cmp	r1, r0
 8001276:	4180      	sbcs	r0, r0
 8001278:	4240      	negs	r0, r0
 800127a:	1824      	adds	r4, r4, r0
 800127c:	0008      	movs	r0, r1
 800127e:	01e1      	lsls	r1, r4, #7
 8001280:	d506      	bpl.n	8001290 <__aeabi_dmul+0x348>
 8001282:	2180      	movs	r1, #128	; 0x80
 8001284:	00c9      	lsls	r1, r1, #3
 8001286:	468c      	mov	ip, r1
 8001288:	4b0a      	ldr	r3, [pc, #40]	; (80012b4 <__aeabi_dmul+0x36c>)
 800128a:	401c      	ands	r4, r3
 800128c:	9b02      	ldr	r3, [sp, #8]
 800128e:	4463      	add	r3, ip
 8001290:	4909      	ldr	r1, [pc, #36]	; (80012b8 <__aeabi_dmul+0x370>)
 8001292:	428b      	cmp	r3, r1
 8001294:	dd00      	ble.n	8001298 <__aeabi_dmul+0x350>
 8001296:	e710      	b.n	80010ba <__aeabi_dmul+0x172>
 8001298:	0761      	lsls	r1, r4, #29
 800129a:	08c5      	lsrs	r5, r0, #3
 800129c:	0264      	lsls	r4, r4, #9
 800129e:	055b      	lsls	r3, r3, #21
 80012a0:	430d      	orrs	r5, r1
 80012a2:	0b24      	lsrs	r4, r4, #12
 80012a4:	0d5b      	lsrs	r3, r3, #21
 80012a6:	e6c1      	b.n	800102c <__aeabi_dmul+0xe4>
 80012a8:	000007ff 	.word	0x000007ff
 80012ac:	fffffc01 	.word	0xfffffc01
 80012b0:	000003ff 	.word	0x000003ff
 80012b4:	feffffff 	.word	0xfeffffff
 80012b8:	000007fe 	.word	0x000007fe
 80012bc:	464b      	mov	r3, r9
 80012be:	4323      	orrs	r3, r4
 80012c0:	d059      	beq.n	8001376 <__aeabi_dmul+0x42e>
 80012c2:	2c00      	cmp	r4, #0
 80012c4:	d100      	bne.n	80012c8 <__aeabi_dmul+0x380>
 80012c6:	e0a3      	b.n	8001410 <__aeabi_dmul+0x4c8>
 80012c8:	0020      	movs	r0, r4
 80012ca:	f000 fd77 	bl	8001dbc <__clzsi2>
 80012ce:	0001      	movs	r1, r0
 80012d0:	0003      	movs	r3, r0
 80012d2:	390b      	subs	r1, #11
 80012d4:	221d      	movs	r2, #29
 80012d6:	1a52      	subs	r2, r2, r1
 80012d8:	4649      	mov	r1, r9
 80012da:	0018      	movs	r0, r3
 80012dc:	40d1      	lsrs	r1, r2
 80012de:	464a      	mov	r2, r9
 80012e0:	3808      	subs	r0, #8
 80012e2:	4082      	lsls	r2, r0
 80012e4:	4084      	lsls	r4, r0
 80012e6:	0010      	movs	r0, r2
 80012e8:	430c      	orrs	r4, r1
 80012ea:	4a74      	ldr	r2, [pc, #464]	; (80014bc <__aeabi_dmul+0x574>)
 80012ec:	1aeb      	subs	r3, r5, r3
 80012ee:	4694      	mov	ip, r2
 80012f0:	4642      	mov	r2, r8
 80012f2:	4463      	add	r3, ip
 80012f4:	9301      	str	r3, [sp, #4]
 80012f6:	9b01      	ldr	r3, [sp, #4]
 80012f8:	407a      	eors	r2, r7
 80012fa:	3301      	adds	r3, #1
 80012fc:	2100      	movs	r1, #0
 80012fe:	b2d2      	uxtb	r2, r2
 8001300:	9302      	str	r3, [sp, #8]
 8001302:	2e0a      	cmp	r6, #10
 8001304:	dd00      	ble.n	8001308 <__aeabi_dmul+0x3c0>
 8001306:	e667      	b.n	8000fd8 <__aeabi_dmul+0x90>
 8001308:	e683      	b.n	8001012 <__aeabi_dmul+0xca>
 800130a:	465b      	mov	r3, fp
 800130c:	4303      	orrs	r3, r0
 800130e:	469a      	mov	sl, r3
 8001310:	d02a      	beq.n	8001368 <__aeabi_dmul+0x420>
 8001312:	465b      	mov	r3, fp
 8001314:	2b00      	cmp	r3, #0
 8001316:	d06d      	beq.n	80013f4 <__aeabi_dmul+0x4ac>
 8001318:	4658      	mov	r0, fp
 800131a:	f000 fd4f 	bl	8001dbc <__clzsi2>
 800131e:	0001      	movs	r1, r0
 8001320:	0003      	movs	r3, r0
 8001322:	390b      	subs	r1, #11
 8001324:	221d      	movs	r2, #29
 8001326:	1a52      	subs	r2, r2, r1
 8001328:	0021      	movs	r1, r4
 800132a:	0018      	movs	r0, r3
 800132c:	465d      	mov	r5, fp
 800132e:	40d1      	lsrs	r1, r2
 8001330:	3808      	subs	r0, #8
 8001332:	4085      	lsls	r5, r0
 8001334:	000a      	movs	r2, r1
 8001336:	4084      	lsls	r4, r0
 8001338:	432a      	orrs	r2, r5
 800133a:	4693      	mov	fp, r2
 800133c:	46a2      	mov	sl, r4
 800133e:	4d5f      	ldr	r5, [pc, #380]	; (80014bc <__aeabi_dmul+0x574>)
 8001340:	2600      	movs	r6, #0
 8001342:	1aed      	subs	r5, r5, r3
 8001344:	2300      	movs	r3, #0
 8001346:	9300      	str	r3, [sp, #0]
 8001348:	e625      	b.n	8000f96 <__aeabi_dmul+0x4e>
 800134a:	465b      	mov	r3, fp
 800134c:	4303      	orrs	r3, r0
 800134e:	469a      	mov	sl, r3
 8001350:	d105      	bne.n	800135e <__aeabi_dmul+0x416>
 8001352:	2300      	movs	r3, #0
 8001354:	469b      	mov	fp, r3
 8001356:	3302      	adds	r3, #2
 8001358:	2608      	movs	r6, #8
 800135a:	9300      	str	r3, [sp, #0]
 800135c:	e61b      	b.n	8000f96 <__aeabi_dmul+0x4e>
 800135e:	2303      	movs	r3, #3
 8001360:	4682      	mov	sl, r0
 8001362:	260c      	movs	r6, #12
 8001364:	9300      	str	r3, [sp, #0]
 8001366:	e616      	b.n	8000f96 <__aeabi_dmul+0x4e>
 8001368:	2300      	movs	r3, #0
 800136a:	469b      	mov	fp, r3
 800136c:	3301      	adds	r3, #1
 800136e:	2604      	movs	r6, #4
 8001370:	2500      	movs	r5, #0
 8001372:	9300      	str	r3, [sp, #0]
 8001374:	e60f      	b.n	8000f96 <__aeabi_dmul+0x4e>
 8001376:	4642      	mov	r2, r8
 8001378:	3301      	adds	r3, #1
 800137a:	9501      	str	r5, [sp, #4]
 800137c:	431e      	orrs	r6, r3
 800137e:	9b01      	ldr	r3, [sp, #4]
 8001380:	407a      	eors	r2, r7
 8001382:	3301      	adds	r3, #1
 8001384:	2400      	movs	r4, #0
 8001386:	2000      	movs	r0, #0
 8001388:	2101      	movs	r1, #1
 800138a:	b2d2      	uxtb	r2, r2
 800138c:	9302      	str	r3, [sp, #8]
 800138e:	2e0a      	cmp	r6, #10
 8001390:	dd00      	ble.n	8001394 <__aeabi_dmul+0x44c>
 8001392:	e621      	b.n	8000fd8 <__aeabi_dmul+0x90>
 8001394:	e63d      	b.n	8001012 <__aeabi_dmul+0xca>
 8001396:	2101      	movs	r1, #1
 8001398:	1ac9      	subs	r1, r1, r3
 800139a:	2938      	cmp	r1, #56	; 0x38
 800139c:	dd00      	ble.n	80013a0 <__aeabi_dmul+0x458>
 800139e:	e642      	b.n	8001026 <__aeabi_dmul+0xde>
 80013a0:	291f      	cmp	r1, #31
 80013a2:	dd47      	ble.n	8001434 <__aeabi_dmul+0x4ec>
 80013a4:	261f      	movs	r6, #31
 80013a6:	0025      	movs	r5, r4
 80013a8:	4276      	negs	r6, r6
 80013aa:	1af3      	subs	r3, r6, r3
 80013ac:	40dd      	lsrs	r5, r3
 80013ae:	002b      	movs	r3, r5
 80013b0:	2920      	cmp	r1, #32
 80013b2:	d005      	beq.n	80013c0 <__aeabi_dmul+0x478>
 80013b4:	4942      	ldr	r1, [pc, #264]	; (80014c0 <__aeabi_dmul+0x578>)
 80013b6:	9d02      	ldr	r5, [sp, #8]
 80013b8:	468c      	mov	ip, r1
 80013ba:	4465      	add	r5, ip
 80013bc:	40ac      	lsls	r4, r5
 80013be:	4320      	orrs	r0, r4
 80013c0:	1e41      	subs	r1, r0, #1
 80013c2:	4188      	sbcs	r0, r1
 80013c4:	4318      	orrs	r0, r3
 80013c6:	2307      	movs	r3, #7
 80013c8:	001d      	movs	r5, r3
 80013ca:	2400      	movs	r4, #0
 80013cc:	4005      	ands	r5, r0
 80013ce:	4203      	tst	r3, r0
 80013d0:	d04a      	beq.n	8001468 <__aeabi_dmul+0x520>
 80013d2:	230f      	movs	r3, #15
 80013d4:	2400      	movs	r4, #0
 80013d6:	4003      	ands	r3, r0
 80013d8:	2b04      	cmp	r3, #4
 80013da:	d042      	beq.n	8001462 <__aeabi_dmul+0x51a>
 80013dc:	1d03      	adds	r3, r0, #4
 80013de:	4283      	cmp	r3, r0
 80013e0:	4180      	sbcs	r0, r0
 80013e2:	4240      	negs	r0, r0
 80013e4:	1824      	adds	r4, r4, r0
 80013e6:	0018      	movs	r0, r3
 80013e8:	0223      	lsls	r3, r4, #8
 80013ea:	d53a      	bpl.n	8001462 <__aeabi_dmul+0x51a>
 80013ec:	2301      	movs	r3, #1
 80013ee:	2400      	movs	r4, #0
 80013f0:	2500      	movs	r5, #0
 80013f2:	e61b      	b.n	800102c <__aeabi_dmul+0xe4>
 80013f4:	f000 fce2 	bl	8001dbc <__clzsi2>
 80013f8:	0001      	movs	r1, r0
 80013fa:	0003      	movs	r3, r0
 80013fc:	3115      	adds	r1, #21
 80013fe:	3320      	adds	r3, #32
 8001400:	291c      	cmp	r1, #28
 8001402:	dd8f      	ble.n	8001324 <__aeabi_dmul+0x3dc>
 8001404:	3808      	subs	r0, #8
 8001406:	2200      	movs	r2, #0
 8001408:	4084      	lsls	r4, r0
 800140a:	4692      	mov	sl, r2
 800140c:	46a3      	mov	fp, r4
 800140e:	e796      	b.n	800133e <__aeabi_dmul+0x3f6>
 8001410:	f000 fcd4 	bl	8001dbc <__clzsi2>
 8001414:	0001      	movs	r1, r0
 8001416:	0003      	movs	r3, r0
 8001418:	3115      	adds	r1, #21
 800141a:	3320      	adds	r3, #32
 800141c:	291c      	cmp	r1, #28
 800141e:	dc00      	bgt.n	8001422 <__aeabi_dmul+0x4da>
 8001420:	e758      	b.n	80012d4 <__aeabi_dmul+0x38c>
 8001422:	0002      	movs	r2, r0
 8001424:	464c      	mov	r4, r9
 8001426:	3a08      	subs	r2, #8
 8001428:	2000      	movs	r0, #0
 800142a:	4094      	lsls	r4, r2
 800142c:	e75d      	b.n	80012ea <__aeabi_dmul+0x3a2>
 800142e:	9b01      	ldr	r3, [sp, #4]
 8001430:	9302      	str	r3, [sp, #8]
 8001432:	e711      	b.n	8001258 <__aeabi_dmul+0x310>
 8001434:	4b23      	ldr	r3, [pc, #140]	; (80014c4 <__aeabi_dmul+0x57c>)
 8001436:	0026      	movs	r6, r4
 8001438:	469c      	mov	ip, r3
 800143a:	0003      	movs	r3, r0
 800143c:	9d02      	ldr	r5, [sp, #8]
 800143e:	40cb      	lsrs	r3, r1
 8001440:	4465      	add	r5, ip
 8001442:	40ae      	lsls	r6, r5
 8001444:	431e      	orrs	r6, r3
 8001446:	0003      	movs	r3, r0
 8001448:	40ab      	lsls	r3, r5
 800144a:	1e58      	subs	r0, r3, #1
 800144c:	4183      	sbcs	r3, r0
 800144e:	0030      	movs	r0, r6
 8001450:	4318      	orrs	r0, r3
 8001452:	40cc      	lsrs	r4, r1
 8001454:	0743      	lsls	r3, r0, #29
 8001456:	d0c7      	beq.n	80013e8 <__aeabi_dmul+0x4a0>
 8001458:	230f      	movs	r3, #15
 800145a:	4003      	ands	r3, r0
 800145c:	2b04      	cmp	r3, #4
 800145e:	d1bd      	bne.n	80013dc <__aeabi_dmul+0x494>
 8001460:	e7c2      	b.n	80013e8 <__aeabi_dmul+0x4a0>
 8001462:	0765      	lsls	r5, r4, #29
 8001464:	0264      	lsls	r4, r4, #9
 8001466:	0b24      	lsrs	r4, r4, #12
 8001468:	08c0      	lsrs	r0, r0, #3
 800146a:	2300      	movs	r3, #0
 800146c:	4305      	orrs	r5, r0
 800146e:	e5dd      	b.n	800102c <__aeabi_dmul+0xe4>
 8001470:	2500      	movs	r5, #0
 8001472:	2302      	movs	r3, #2
 8001474:	2e0f      	cmp	r6, #15
 8001476:	d10c      	bne.n	8001492 <__aeabi_dmul+0x54a>
 8001478:	2480      	movs	r4, #128	; 0x80
 800147a:	465b      	mov	r3, fp
 800147c:	0324      	lsls	r4, r4, #12
 800147e:	4223      	tst	r3, r4
 8001480:	d00e      	beq.n	80014a0 <__aeabi_dmul+0x558>
 8001482:	4221      	tst	r1, r4
 8001484:	d10c      	bne.n	80014a0 <__aeabi_dmul+0x558>
 8001486:	430c      	orrs	r4, r1
 8001488:	0324      	lsls	r4, r4, #12
 800148a:	003a      	movs	r2, r7
 800148c:	4b0e      	ldr	r3, [pc, #56]	; (80014c8 <__aeabi_dmul+0x580>)
 800148e:	0b24      	lsrs	r4, r4, #12
 8001490:	e5cc      	b.n	800102c <__aeabi_dmul+0xe4>
 8001492:	2e0b      	cmp	r6, #11
 8001494:	d000      	beq.n	8001498 <__aeabi_dmul+0x550>
 8001496:	e5a2      	b.n	8000fde <__aeabi_dmul+0x96>
 8001498:	468b      	mov	fp, r1
 800149a:	46aa      	mov	sl, r5
 800149c:	9300      	str	r3, [sp, #0]
 800149e:	e5f7      	b.n	8001090 <__aeabi_dmul+0x148>
 80014a0:	2480      	movs	r4, #128	; 0x80
 80014a2:	465b      	mov	r3, fp
 80014a4:	0324      	lsls	r4, r4, #12
 80014a6:	431c      	orrs	r4, r3
 80014a8:	0324      	lsls	r4, r4, #12
 80014aa:	4642      	mov	r2, r8
 80014ac:	4655      	mov	r5, sl
 80014ae:	4b06      	ldr	r3, [pc, #24]	; (80014c8 <__aeabi_dmul+0x580>)
 80014b0:	0b24      	lsrs	r4, r4, #12
 80014b2:	e5bb      	b.n	800102c <__aeabi_dmul+0xe4>
 80014b4:	464d      	mov	r5, r9
 80014b6:	0021      	movs	r1, r4
 80014b8:	2303      	movs	r3, #3
 80014ba:	e7db      	b.n	8001474 <__aeabi_dmul+0x52c>
 80014bc:	fffffc0d 	.word	0xfffffc0d
 80014c0:	0000043e 	.word	0x0000043e
 80014c4:	0000041e 	.word	0x0000041e
 80014c8:	000007ff 	.word	0x000007ff

080014cc <__aeabi_dsub>:
 80014cc:	b5f0      	push	{r4, r5, r6, r7, lr}
 80014ce:	4657      	mov	r7, sl
 80014d0:	464e      	mov	r6, r9
 80014d2:	4645      	mov	r5, r8
 80014d4:	46de      	mov	lr, fp
 80014d6:	b5e0      	push	{r5, r6, r7, lr}
 80014d8:	000d      	movs	r5, r1
 80014da:	0004      	movs	r4, r0
 80014dc:	0019      	movs	r1, r3
 80014de:	0010      	movs	r0, r2
 80014e0:	032b      	lsls	r3, r5, #12
 80014e2:	0a5b      	lsrs	r3, r3, #9
 80014e4:	0f62      	lsrs	r2, r4, #29
 80014e6:	431a      	orrs	r2, r3
 80014e8:	00e3      	lsls	r3, r4, #3
 80014ea:	030c      	lsls	r4, r1, #12
 80014ec:	0a64      	lsrs	r4, r4, #9
 80014ee:	0f47      	lsrs	r7, r0, #29
 80014f0:	4327      	orrs	r7, r4
 80014f2:	4cd0      	ldr	r4, [pc, #832]	; (8001834 <__aeabi_dsub+0x368>)
 80014f4:	006e      	lsls	r6, r5, #1
 80014f6:	4691      	mov	r9, r2
 80014f8:	b083      	sub	sp, #12
 80014fa:	004a      	lsls	r2, r1, #1
 80014fc:	00c0      	lsls	r0, r0, #3
 80014fe:	4698      	mov	r8, r3
 8001500:	46a2      	mov	sl, r4
 8001502:	0d76      	lsrs	r6, r6, #21
 8001504:	0fed      	lsrs	r5, r5, #31
 8001506:	0d52      	lsrs	r2, r2, #21
 8001508:	0fc9      	lsrs	r1, r1, #31
 800150a:	9001      	str	r0, [sp, #4]
 800150c:	42a2      	cmp	r2, r4
 800150e:	d100      	bne.n	8001512 <__aeabi_dsub+0x46>
 8001510:	e0b9      	b.n	8001686 <__aeabi_dsub+0x1ba>
 8001512:	2401      	movs	r4, #1
 8001514:	4061      	eors	r1, r4
 8001516:	468b      	mov	fp, r1
 8001518:	428d      	cmp	r5, r1
 800151a:	d100      	bne.n	800151e <__aeabi_dsub+0x52>
 800151c:	e08d      	b.n	800163a <__aeabi_dsub+0x16e>
 800151e:	1ab4      	subs	r4, r6, r2
 8001520:	46a4      	mov	ip, r4
 8001522:	2c00      	cmp	r4, #0
 8001524:	dc00      	bgt.n	8001528 <__aeabi_dsub+0x5c>
 8001526:	e0b7      	b.n	8001698 <__aeabi_dsub+0x1cc>
 8001528:	2a00      	cmp	r2, #0
 800152a:	d100      	bne.n	800152e <__aeabi_dsub+0x62>
 800152c:	e0cb      	b.n	80016c6 <__aeabi_dsub+0x1fa>
 800152e:	4ac1      	ldr	r2, [pc, #772]	; (8001834 <__aeabi_dsub+0x368>)
 8001530:	4296      	cmp	r6, r2
 8001532:	d100      	bne.n	8001536 <__aeabi_dsub+0x6a>
 8001534:	e186      	b.n	8001844 <__aeabi_dsub+0x378>
 8001536:	2280      	movs	r2, #128	; 0x80
 8001538:	0412      	lsls	r2, r2, #16
 800153a:	4317      	orrs	r7, r2
 800153c:	4662      	mov	r2, ip
 800153e:	2a38      	cmp	r2, #56	; 0x38
 8001540:	dd00      	ble.n	8001544 <__aeabi_dsub+0x78>
 8001542:	e1a4      	b.n	800188e <__aeabi_dsub+0x3c2>
 8001544:	2a1f      	cmp	r2, #31
 8001546:	dd00      	ble.n	800154a <__aeabi_dsub+0x7e>
 8001548:	e21d      	b.n	8001986 <__aeabi_dsub+0x4ba>
 800154a:	4661      	mov	r1, ip
 800154c:	2220      	movs	r2, #32
 800154e:	003c      	movs	r4, r7
 8001550:	1a52      	subs	r2, r2, r1
 8001552:	0001      	movs	r1, r0
 8001554:	4090      	lsls	r0, r2
 8001556:	4094      	lsls	r4, r2
 8001558:	1e42      	subs	r2, r0, #1
 800155a:	4190      	sbcs	r0, r2
 800155c:	4662      	mov	r2, ip
 800155e:	46a0      	mov	r8, r4
 8001560:	4664      	mov	r4, ip
 8001562:	40d7      	lsrs	r7, r2
 8001564:	464a      	mov	r2, r9
 8001566:	40e1      	lsrs	r1, r4
 8001568:	4644      	mov	r4, r8
 800156a:	1bd2      	subs	r2, r2, r7
 800156c:	4691      	mov	r9, r2
 800156e:	430c      	orrs	r4, r1
 8001570:	4304      	orrs	r4, r0
 8001572:	1b1c      	subs	r4, r3, r4
 8001574:	42a3      	cmp	r3, r4
 8001576:	4192      	sbcs	r2, r2
 8001578:	464b      	mov	r3, r9
 800157a:	4252      	negs	r2, r2
 800157c:	1a9b      	subs	r3, r3, r2
 800157e:	469a      	mov	sl, r3
 8001580:	4653      	mov	r3, sl
 8001582:	021b      	lsls	r3, r3, #8
 8001584:	d400      	bmi.n	8001588 <__aeabi_dsub+0xbc>
 8001586:	e12b      	b.n	80017e0 <__aeabi_dsub+0x314>
 8001588:	4653      	mov	r3, sl
 800158a:	025a      	lsls	r2, r3, #9
 800158c:	0a53      	lsrs	r3, r2, #9
 800158e:	469a      	mov	sl, r3
 8001590:	4653      	mov	r3, sl
 8001592:	2b00      	cmp	r3, #0
 8001594:	d100      	bne.n	8001598 <__aeabi_dsub+0xcc>
 8001596:	e166      	b.n	8001866 <__aeabi_dsub+0x39a>
 8001598:	4650      	mov	r0, sl
 800159a:	f000 fc0f 	bl	8001dbc <__clzsi2>
 800159e:	0003      	movs	r3, r0
 80015a0:	3b08      	subs	r3, #8
 80015a2:	2220      	movs	r2, #32
 80015a4:	0020      	movs	r0, r4
 80015a6:	1ad2      	subs	r2, r2, r3
 80015a8:	4651      	mov	r1, sl
 80015aa:	40d0      	lsrs	r0, r2
 80015ac:	4099      	lsls	r1, r3
 80015ae:	0002      	movs	r2, r0
 80015b0:	409c      	lsls	r4, r3
 80015b2:	430a      	orrs	r2, r1
 80015b4:	429e      	cmp	r6, r3
 80015b6:	dd00      	ble.n	80015ba <__aeabi_dsub+0xee>
 80015b8:	e164      	b.n	8001884 <__aeabi_dsub+0x3b8>
 80015ba:	1b9b      	subs	r3, r3, r6
 80015bc:	1c59      	adds	r1, r3, #1
 80015be:	291f      	cmp	r1, #31
 80015c0:	dd00      	ble.n	80015c4 <__aeabi_dsub+0xf8>
 80015c2:	e0fe      	b.n	80017c2 <__aeabi_dsub+0x2f6>
 80015c4:	2320      	movs	r3, #32
 80015c6:	0010      	movs	r0, r2
 80015c8:	0026      	movs	r6, r4
 80015ca:	1a5b      	subs	r3, r3, r1
 80015cc:	409c      	lsls	r4, r3
 80015ce:	4098      	lsls	r0, r3
 80015d0:	40ce      	lsrs	r6, r1
 80015d2:	40ca      	lsrs	r2, r1
 80015d4:	1e63      	subs	r3, r4, #1
 80015d6:	419c      	sbcs	r4, r3
 80015d8:	4330      	orrs	r0, r6
 80015da:	4692      	mov	sl, r2
 80015dc:	2600      	movs	r6, #0
 80015de:	4304      	orrs	r4, r0
 80015e0:	0763      	lsls	r3, r4, #29
 80015e2:	d009      	beq.n	80015f8 <__aeabi_dsub+0x12c>
 80015e4:	230f      	movs	r3, #15
 80015e6:	4023      	ands	r3, r4
 80015e8:	2b04      	cmp	r3, #4
 80015ea:	d005      	beq.n	80015f8 <__aeabi_dsub+0x12c>
 80015ec:	1d23      	adds	r3, r4, #4
 80015ee:	42a3      	cmp	r3, r4
 80015f0:	41a4      	sbcs	r4, r4
 80015f2:	4264      	negs	r4, r4
 80015f4:	44a2      	add	sl, r4
 80015f6:	001c      	movs	r4, r3
 80015f8:	4653      	mov	r3, sl
 80015fa:	021b      	lsls	r3, r3, #8
 80015fc:	d400      	bmi.n	8001600 <__aeabi_dsub+0x134>
 80015fe:	e0f2      	b.n	80017e6 <__aeabi_dsub+0x31a>
 8001600:	4b8c      	ldr	r3, [pc, #560]	; (8001834 <__aeabi_dsub+0x368>)
 8001602:	3601      	adds	r6, #1
 8001604:	429e      	cmp	r6, r3
 8001606:	d100      	bne.n	800160a <__aeabi_dsub+0x13e>
 8001608:	e10f      	b.n	800182a <__aeabi_dsub+0x35e>
 800160a:	4653      	mov	r3, sl
 800160c:	498a      	ldr	r1, [pc, #552]	; (8001838 <__aeabi_dsub+0x36c>)
 800160e:	08e4      	lsrs	r4, r4, #3
 8001610:	400b      	ands	r3, r1
 8001612:	0019      	movs	r1, r3
 8001614:	075b      	lsls	r3, r3, #29
 8001616:	4323      	orrs	r3, r4
 8001618:	0572      	lsls	r2, r6, #21
 800161a:	024c      	lsls	r4, r1, #9
 800161c:	0b24      	lsrs	r4, r4, #12
 800161e:	0d52      	lsrs	r2, r2, #21
 8001620:	0512      	lsls	r2, r2, #20
 8001622:	4322      	orrs	r2, r4
 8001624:	07ed      	lsls	r5, r5, #31
 8001626:	432a      	orrs	r2, r5
 8001628:	0018      	movs	r0, r3
 800162a:	0011      	movs	r1, r2
 800162c:	b003      	add	sp, #12
 800162e:	bcf0      	pop	{r4, r5, r6, r7}
 8001630:	46bb      	mov	fp, r7
 8001632:	46b2      	mov	sl, r6
 8001634:	46a9      	mov	r9, r5
 8001636:	46a0      	mov	r8, r4
 8001638:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800163a:	1ab4      	subs	r4, r6, r2
 800163c:	46a4      	mov	ip, r4
 800163e:	2c00      	cmp	r4, #0
 8001640:	dd59      	ble.n	80016f6 <__aeabi_dsub+0x22a>
 8001642:	2a00      	cmp	r2, #0
 8001644:	d100      	bne.n	8001648 <__aeabi_dsub+0x17c>
 8001646:	e0b0      	b.n	80017aa <__aeabi_dsub+0x2de>
 8001648:	4556      	cmp	r6, sl
 800164a:	d100      	bne.n	800164e <__aeabi_dsub+0x182>
 800164c:	e0fa      	b.n	8001844 <__aeabi_dsub+0x378>
 800164e:	2280      	movs	r2, #128	; 0x80
 8001650:	0412      	lsls	r2, r2, #16
 8001652:	4317      	orrs	r7, r2
 8001654:	4662      	mov	r2, ip
 8001656:	2a38      	cmp	r2, #56	; 0x38
 8001658:	dd00      	ble.n	800165c <__aeabi_dsub+0x190>
 800165a:	e0d4      	b.n	8001806 <__aeabi_dsub+0x33a>
 800165c:	2a1f      	cmp	r2, #31
 800165e:	dc00      	bgt.n	8001662 <__aeabi_dsub+0x196>
 8001660:	e1c0      	b.n	80019e4 <__aeabi_dsub+0x518>
 8001662:	0039      	movs	r1, r7
 8001664:	3a20      	subs	r2, #32
 8001666:	40d1      	lsrs	r1, r2
 8001668:	4662      	mov	r2, ip
 800166a:	2a20      	cmp	r2, #32
 800166c:	d006      	beq.n	800167c <__aeabi_dsub+0x1b0>
 800166e:	4664      	mov	r4, ip
 8001670:	2240      	movs	r2, #64	; 0x40
 8001672:	1b12      	subs	r2, r2, r4
 8001674:	003c      	movs	r4, r7
 8001676:	4094      	lsls	r4, r2
 8001678:	4304      	orrs	r4, r0
 800167a:	9401      	str	r4, [sp, #4]
 800167c:	9c01      	ldr	r4, [sp, #4]
 800167e:	1e62      	subs	r2, r4, #1
 8001680:	4194      	sbcs	r4, r2
 8001682:	430c      	orrs	r4, r1
 8001684:	e0c3      	b.n	800180e <__aeabi_dsub+0x342>
 8001686:	003c      	movs	r4, r7
 8001688:	4304      	orrs	r4, r0
 800168a:	d02b      	beq.n	80016e4 <__aeabi_dsub+0x218>
 800168c:	468b      	mov	fp, r1
 800168e:	428d      	cmp	r5, r1
 8001690:	d02e      	beq.n	80016f0 <__aeabi_dsub+0x224>
 8001692:	4c6a      	ldr	r4, [pc, #424]	; (800183c <__aeabi_dsub+0x370>)
 8001694:	46a4      	mov	ip, r4
 8001696:	44b4      	add	ip, r6
 8001698:	4664      	mov	r4, ip
 800169a:	2c00      	cmp	r4, #0
 800169c:	d05f      	beq.n	800175e <__aeabi_dsub+0x292>
 800169e:	1b94      	subs	r4, r2, r6
 80016a0:	46a4      	mov	ip, r4
 80016a2:	2e00      	cmp	r6, #0
 80016a4:	d000      	beq.n	80016a8 <__aeabi_dsub+0x1dc>
 80016a6:	e120      	b.n	80018ea <__aeabi_dsub+0x41e>
 80016a8:	464c      	mov	r4, r9
 80016aa:	431c      	orrs	r4, r3
 80016ac:	d100      	bne.n	80016b0 <__aeabi_dsub+0x1e4>
 80016ae:	e1c7      	b.n	8001a40 <__aeabi_dsub+0x574>
 80016b0:	4661      	mov	r1, ip
 80016b2:	1e4c      	subs	r4, r1, #1
 80016b4:	2901      	cmp	r1, #1
 80016b6:	d100      	bne.n	80016ba <__aeabi_dsub+0x1ee>
 80016b8:	e223      	b.n	8001b02 <__aeabi_dsub+0x636>
 80016ba:	4d5e      	ldr	r5, [pc, #376]	; (8001834 <__aeabi_dsub+0x368>)
 80016bc:	45ac      	cmp	ip, r5
 80016be:	d100      	bne.n	80016c2 <__aeabi_dsub+0x1f6>
 80016c0:	e1d8      	b.n	8001a74 <__aeabi_dsub+0x5a8>
 80016c2:	46a4      	mov	ip, r4
 80016c4:	e11a      	b.n	80018fc <__aeabi_dsub+0x430>
 80016c6:	003a      	movs	r2, r7
 80016c8:	4302      	orrs	r2, r0
 80016ca:	d100      	bne.n	80016ce <__aeabi_dsub+0x202>
 80016cc:	e0e4      	b.n	8001898 <__aeabi_dsub+0x3cc>
 80016ce:	0022      	movs	r2, r4
 80016d0:	3a01      	subs	r2, #1
 80016d2:	2c01      	cmp	r4, #1
 80016d4:	d100      	bne.n	80016d8 <__aeabi_dsub+0x20c>
 80016d6:	e1c3      	b.n	8001a60 <__aeabi_dsub+0x594>
 80016d8:	4956      	ldr	r1, [pc, #344]	; (8001834 <__aeabi_dsub+0x368>)
 80016da:	428c      	cmp	r4, r1
 80016dc:	d100      	bne.n	80016e0 <__aeabi_dsub+0x214>
 80016de:	e0b1      	b.n	8001844 <__aeabi_dsub+0x378>
 80016e0:	4694      	mov	ip, r2
 80016e2:	e72b      	b.n	800153c <__aeabi_dsub+0x70>
 80016e4:	2401      	movs	r4, #1
 80016e6:	4061      	eors	r1, r4
 80016e8:	468b      	mov	fp, r1
 80016ea:	428d      	cmp	r5, r1
 80016ec:	d000      	beq.n	80016f0 <__aeabi_dsub+0x224>
 80016ee:	e716      	b.n	800151e <__aeabi_dsub+0x52>
 80016f0:	4952      	ldr	r1, [pc, #328]	; (800183c <__aeabi_dsub+0x370>)
 80016f2:	468c      	mov	ip, r1
 80016f4:	44b4      	add	ip, r6
 80016f6:	4664      	mov	r4, ip
 80016f8:	2c00      	cmp	r4, #0
 80016fa:	d100      	bne.n	80016fe <__aeabi_dsub+0x232>
 80016fc:	e0d3      	b.n	80018a6 <__aeabi_dsub+0x3da>
 80016fe:	1b91      	subs	r1, r2, r6
 8001700:	468c      	mov	ip, r1
 8001702:	2e00      	cmp	r6, #0
 8001704:	d100      	bne.n	8001708 <__aeabi_dsub+0x23c>
 8001706:	e15e      	b.n	80019c6 <__aeabi_dsub+0x4fa>
 8001708:	494a      	ldr	r1, [pc, #296]	; (8001834 <__aeabi_dsub+0x368>)
 800170a:	428a      	cmp	r2, r1
 800170c:	d100      	bne.n	8001710 <__aeabi_dsub+0x244>
 800170e:	e1be      	b.n	8001a8e <__aeabi_dsub+0x5c2>
 8001710:	2180      	movs	r1, #128	; 0x80
 8001712:	464c      	mov	r4, r9
 8001714:	0409      	lsls	r1, r1, #16
 8001716:	430c      	orrs	r4, r1
 8001718:	46a1      	mov	r9, r4
 800171a:	4661      	mov	r1, ip
 800171c:	2938      	cmp	r1, #56	; 0x38
 800171e:	dd00      	ble.n	8001722 <__aeabi_dsub+0x256>
 8001720:	e1ba      	b.n	8001a98 <__aeabi_dsub+0x5cc>
 8001722:	291f      	cmp	r1, #31
 8001724:	dd00      	ble.n	8001728 <__aeabi_dsub+0x25c>
 8001726:	e227      	b.n	8001b78 <__aeabi_dsub+0x6ac>
 8001728:	2420      	movs	r4, #32
 800172a:	1a64      	subs	r4, r4, r1
 800172c:	4649      	mov	r1, r9
 800172e:	40a1      	lsls	r1, r4
 8001730:	001e      	movs	r6, r3
 8001732:	4688      	mov	r8, r1
 8001734:	4661      	mov	r1, ip
 8001736:	40a3      	lsls	r3, r4
 8001738:	40ce      	lsrs	r6, r1
 800173a:	4641      	mov	r1, r8
 800173c:	1e5c      	subs	r4, r3, #1
 800173e:	41a3      	sbcs	r3, r4
 8001740:	4331      	orrs	r1, r6
 8001742:	4319      	orrs	r1, r3
 8001744:	000c      	movs	r4, r1
 8001746:	4663      	mov	r3, ip
 8001748:	4649      	mov	r1, r9
 800174a:	40d9      	lsrs	r1, r3
 800174c:	187f      	adds	r7, r7, r1
 800174e:	1824      	adds	r4, r4, r0
 8001750:	4284      	cmp	r4, r0
 8001752:	419b      	sbcs	r3, r3
 8001754:	425b      	negs	r3, r3
 8001756:	469a      	mov	sl, r3
 8001758:	0016      	movs	r6, r2
 800175a:	44ba      	add	sl, r7
 800175c:	e05d      	b.n	800181a <__aeabi_dsub+0x34e>
 800175e:	4c38      	ldr	r4, [pc, #224]	; (8001840 <__aeabi_dsub+0x374>)
 8001760:	1c72      	adds	r2, r6, #1
 8001762:	4222      	tst	r2, r4
 8001764:	d000      	beq.n	8001768 <__aeabi_dsub+0x29c>
 8001766:	e0df      	b.n	8001928 <__aeabi_dsub+0x45c>
 8001768:	464a      	mov	r2, r9
 800176a:	431a      	orrs	r2, r3
 800176c:	2e00      	cmp	r6, #0
 800176e:	d000      	beq.n	8001772 <__aeabi_dsub+0x2a6>
 8001770:	e15c      	b.n	8001a2c <__aeabi_dsub+0x560>
 8001772:	2a00      	cmp	r2, #0
 8001774:	d100      	bne.n	8001778 <__aeabi_dsub+0x2ac>
 8001776:	e1cf      	b.n	8001b18 <__aeabi_dsub+0x64c>
 8001778:	003a      	movs	r2, r7
 800177a:	4302      	orrs	r2, r0
 800177c:	d100      	bne.n	8001780 <__aeabi_dsub+0x2b4>
 800177e:	e17f      	b.n	8001a80 <__aeabi_dsub+0x5b4>
 8001780:	1a1c      	subs	r4, r3, r0
 8001782:	464a      	mov	r2, r9
 8001784:	42a3      	cmp	r3, r4
 8001786:	4189      	sbcs	r1, r1
 8001788:	1bd2      	subs	r2, r2, r7
 800178a:	4249      	negs	r1, r1
 800178c:	1a52      	subs	r2, r2, r1
 800178e:	4692      	mov	sl, r2
 8001790:	0212      	lsls	r2, r2, #8
 8001792:	d400      	bmi.n	8001796 <__aeabi_dsub+0x2ca>
 8001794:	e20a      	b.n	8001bac <__aeabi_dsub+0x6e0>
 8001796:	1ac4      	subs	r4, r0, r3
 8001798:	42a0      	cmp	r0, r4
 800179a:	4180      	sbcs	r0, r0
 800179c:	464b      	mov	r3, r9
 800179e:	4240      	negs	r0, r0
 80017a0:	1aff      	subs	r7, r7, r3
 80017a2:	1a3b      	subs	r3, r7, r0
 80017a4:	469a      	mov	sl, r3
 80017a6:	465d      	mov	r5, fp
 80017a8:	e71a      	b.n	80015e0 <__aeabi_dsub+0x114>
 80017aa:	003a      	movs	r2, r7
 80017ac:	4302      	orrs	r2, r0
 80017ae:	d073      	beq.n	8001898 <__aeabi_dsub+0x3cc>
 80017b0:	0022      	movs	r2, r4
 80017b2:	3a01      	subs	r2, #1
 80017b4:	2c01      	cmp	r4, #1
 80017b6:	d100      	bne.n	80017ba <__aeabi_dsub+0x2ee>
 80017b8:	e0cb      	b.n	8001952 <__aeabi_dsub+0x486>
 80017ba:	4554      	cmp	r4, sl
 80017bc:	d042      	beq.n	8001844 <__aeabi_dsub+0x378>
 80017be:	4694      	mov	ip, r2
 80017c0:	e748      	b.n	8001654 <__aeabi_dsub+0x188>
 80017c2:	0010      	movs	r0, r2
 80017c4:	3b1f      	subs	r3, #31
 80017c6:	40d8      	lsrs	r0, r3
 80017c8:	2920      	cmp	r1, #32
 80017ca:	d003      	beq.n	80017d4 <__aeabi_dsub+0x308>
 80017cc:	2340      	movs	r3, #64	; 0x40
 80017ce:	1a5b      	subs	r3, r3, r1
 80017d0:	409a      	lsls	r2, r3
 80017d2:	4314      	orrs	r4, r2
 80017d4:	1e63      	subs	r3, r4, #1
 80017d6:	419c      	sbcs	r4, r3
 80017d8:	2300      	movs	r3, #0
 80017da:	2600      	movs	r6, #0
 80017dc:	469a      	mov	sl, r3
 80017de:	4304      	orrs	r4, r0
 80017e0:	0763      	lsls	r3, r4, #29
 80017e2:	d000      	beq.n	80017e6 <__aeabi_dsub+0x31a>
 80017e4:	e6fe      	b.n	80015e4 <__aeabi_dsub+0x118>
 80017e6:	4652      	mov	r2, sl
 80017e8:	08e3      	lsrs	r3, r4, #3
 80017ea:	0752      	lsls	r2, r2, #29
 80017ec:	4313      	orrs	r3, r2
 80017ee:	4652      	mov	r2, sl
 80017f0:	46b4      	mov	ip, r6
 80017f2:	08d2      	lsrs	r2, r2, #3
 80017f4:	490f      	ldr	r1, [pc, #60]	; (8001834 <__aeabi_dsub+0x368>)
 80017f6:	458c      	cmp	ip, r1
 80017f8:	d02a      	beq.n	8001850 <__aeabi_dsub+0x384>
 80017fa:	0312      	lsls	r2, r2, #12
 80017fc:	0b14      	lsrs	r4, r2, #12
 80017fe:	4662      	mov	r2, ip
 8001800:	0552      	lsls	r2, r2, #21
 8001802:	0d52      	lsrs	r2, r2, #21
 8001804:	e70c      	b.n	8001620 <__aeabi_dsub+0x154>
 8001806:	003c      	movs	r4, r7
 8001808:	4304      	orrs	r4, r0
 800180a:	1e62      	subs	r2, r4, #1
 800180c:	4194      	sbcs	r4, r2
 800180e:	18e4      	adds	r4, r4, r3
 8001810:	429c      	cmp	r4, r3
 8001812:	4192      	sbcs	r2, r2
 8001814:	4252      	negs	r2, r2
 8001816:	444a      	add	r2, r9
 8001818:	4692      	mov	sl, r2
 800181a:	4653      	mov	r3, sl
 800181c:	021b      	lsls	r3, r3, #8
 800181e:	d5df      	bpl.n	80017e0 <__aeabi_dsub+0x314>
 8001820:	4b04      	ldr	r3, [pc, #16]	; (8001834 <__aeabi_dsub+0x368>)
 8001822:	3601      	adds	r6, #1
 8001824:	429e      	cmp	r6, r3
 8001826:	d000      	beq.n	800182a <__aeabi_dsub+0x35e>
 8001828:	e0a0      	b.n	800196c <__aeabi_dsub+0x4a0>
 800182a:	0032      	movs	r2, r6
 800182c:	2400      	movs	r4, #0
 800182e:	2300      	movs	r3, #0
 8001830:	e6f6      	b.n	8001620 <__aeabi_dsub+0x154>
 8001832:	46c0      	nop			; (mov r8, r8)
 8001834:	000007ff 	.word	0x000007ff
 8001838:	ff7fffff 	.word	0xff7fffff
 800183c:	fffff801 	.word	0xfffff801
 8001840:	000007fe 	.word	0x000007fe
 8001844:	08db      	lsrs	r3, r3, #3
 8001846:	464a      	mov	r2, r9
 8001848:	0752      	lsls	r2, r2, #29
 800184a:	4313      	orrs	r3, r2
 800184c:	464a      	mov	r2, r9
 800184e:	08d2      	lsrs	r2, r2, #3
 8001850:	0019      	movs	r1, r3
 8001852:	4311      	orrs	r1, r2
 8001854:	d100      	bne.n	8001858 <__aeabi_dsub+0x38c>
 8001856:	e1b5      	b.n	8001bc4 <__aeabi_dsub+0x6f8>
 8001858:	2480      	movs	r4, #128	; 0x80
 800185a:	0324      	lsls	r4, r4, #12
 800185c:	4314      	orrs	r4, r2
 800185e:	0324      	lsls	r4, r4, #12
 8001860:	4ad5      	ldr	r2, [pc, #852]	; (8001bb8 <__aeabi_dsub+0x6ec>)
 8001862:	0b24      	lsrs	r4, r4, #12
 8001864:	e6dc      	b.n	8001620 <__aeabi_dsub+0x154>
 8001866:	0020      	movs	r0, r4
 8001868:	f000 faa8 	bl	8001dbc <__clzsi2>
 800186c:	0003      	movs	r3, r0
 800186e:	3318      	adds	r3, #24
 8001870:	2b1f      	cmp	r3, #31
 8001872:	dc00      	bgt.n	8001876 <__aeabi_dsub+0x3aa>
 8001874:	e695      	b.n	80015a2 <__aeabi_dsub+0xd6>
 8001876:	0022      	movs	r2, r4
 8001878:	3808      	subs	r0, #8
 800187a:	4082      	lsls	r2, r0
 800187c:	2400      	movs	r4, #0
 800187e:	429e      	cmp	r6, r3
 8001880:	dc00      	bgt.n	8001884 <__aeabi_dsub+0x3b8>
 8001882:	e69a      	b.n	80015ba <__aeabi_dsub+0xee>
 8001884:	1af6      	subs	r6, r6, r3
 8001886:	4bcd      	ldr	r3, [pc, #820]	; (8001bbc <__aeabi_dsub+0x6f0>)
 8001888:	401a      	ands	r2, r3
 800188a:	4692      	mov	sl, r2
 800188c:	e6a8      	b.n	80015e0 <__aeabi_dsub+0x114>
 800188e:	003c      	movs	r4, r7
 8001890:	4304      	orrs	r4, r0
 8001892:	1e62      	subs	r2, r4, #1
 8001894:	4194      	sbcs	r4, r2
 8001896:	e66c      	b.n	8001572 <__aeabi_dsub+0xa6>
 8001898:	464a      	mov	r2, r9
 800189a:	08db      	lsrs	r3, r3, #3
 800189c:	0752      	lsls	r2, r2, #29
 800189e:	4313      	orrs	r3, r2
 80018a0:	464a      	mov	r2, r9
 80018a2:	08d2      	lsrs	r2, r2, #3
 80018a4:	e7a6      	b.n	80017f4 <__aeabi_dsub+0x328>
 80018a6:	4cc6      	ldr	r4, [pc, #792]	; (8001bc0 <__aeabi_dsub+0x6f4>)
 80018a8:	1c72      	adds	r2, r6, #1
 80018aa:	4222      	tst	r2, r4
 80018ac:	d000      	beq.n	80018b0 <__aeabi_dsub+0x3e4>
 80018ae:	e0ac      	b.n	8001a0a <__aeabi_dsub+0x53e>
 80018b0:	464a      	mov	r2, r9
 80018b2:	431a      	orrs	r2, r3
 80018b4:	2e00      	cmp	r6, #0
 80018b6:	d000      	beq.n	80018ba <__aeabi_dsub+0x3ee>
 80018b8:	e105      	b.n	8001ac6 <__aeabi_dsub+0x5fa>
 80018ba:	2a00      	cmp	r2, #0
 80018bc:	d100      	bne.n	80018c0 <__aeabi_dsub+0x3f4>
 80018be:	e156      	b.n	8001b6e <__aeabi_dsub+0x6a2>
 80018c0:	003a      	movs	r2, r7
 80018c2:	4302      	orrs	r2, r0
 80018c4:	d100      	bne.n	80018c8 <__aeabi_dsub+0x3fc>
 80018c6:	e0db      	b.n	8001a80 <__aeabi_dsub+0x5b4>
 80018c8:	181c      	adds	r4, r3, r0
 80018ca:	429c      	cmp	r4, r3
 80018cc:	419b      	sbcs	r3, r3
 80018ce:	444f      	add	r7, r9
 80018d0:	46ba      	mov	sl, r7
 80018d2:	425b      	negs	r3, r3
 80018d4:	449a      	add	sl, r3
 80018d6:	4653      	mov	r3, sl
 80018d8:	021b      	lsls	r3, r3, #8
 80018da:	d400      	bmi.n	80018de <__aeabi_dsub+0x412>
 80018dc:	e780      	b.n	80017e0 <__aeabi_dsub+0x314>
 80018de:	4652      	mov	r2, sl
 80018e0:	4bb6      	ldr	r3, [pc, #728]	; (8001bbc <__aeabi_dsub+0x6f0>)
 80018e2:	2601      	movs	r6, #1
 80018e4:	401a      	ands	r2, r3
 80018e6:	4692      	mov	sl, r2
 80018e8:	e77a      	b.n	80017e0 <__aeabi_dsub+0x314>
 80018ea:	4cb3      	ldr	r4, [pc, #716]	; (8001bb8 <__aeabi_dsub+0x6ec>)
 80018ec:	42a2      	cmp	r2, r4
 80018ee:	d100      	bne.n	80018f2 <__aeabi_dsub+0x426>
 80018f0:	e0c0      	b.n	8001a74 <__aeabi_dsub+0x5a8>
 80018f2:	2480      	movs	r4, #128	; 0x80
 80018f4:	464d      	mov	r5, r9
 80018f6:	0424      	lsls	r4, r4, #16
 80018f8:	4325      	orrs	r5, r4
 80018fa:	46a9      	mov	r9, r5
 80018fc:	4664      	mov	r4, ip
 80018fe:	2c38      	cmp	r4, #56	; 0x38
 8001900:	dc53      	bgt.n	80019aa <__aeabi_dsub+0x4de>
 8001902:	4661      	mov	r1, ip
 8001904:	2c1f      	cmp	r4, #31
 8001906:	dd00      	ble.n	800190a <__aeabi_dsub+0x43e>
 8001908:	e0cd      	b.n	8001aa6 <__aeabi_dsub+0x5da>
 800190a:	2520      	movs	r5, #32
 800190c:	001e      	movs	r6, r3
 800190e:	1b2d      	subs	r5, r5, r4
 8001910:	464c      	mov	r4, r9
 8001912:	40ab      	lsls	r3, r5
 8001914:	40ac      	lsls	r4, r5
 8001916:	40ce      	lsrs	r6, r1
 8001918:	1e5d      	subs	r5, r3, #1
 800191a:	41ab      	sbcs	r3, r5
 800191c:	4334      	orrs	r4, r6
 800191e:	4323      	orrs	r3, r4
 8001920:	464c      	mov	r4, r9
 8001922:	40cc      	lsrs	r4, r1
 8001924:	1b3f      	subs	r7, r7, r4
 8001926:	e045      	b.n	80019b4 <__aeabi_dsub+0x4e8>
 8001928:	464a      	mov	r2, r9
 800192a:	1a1c      	subs	r4, r3, r0
 800192c:	1bd1      	subs	r1, r2, r7
 800192e:	42a3      	cmp	r3, r4
 8001930:	4192      	sbcs	r2, r2
 8001932:	4252      	negs	r2, r2
 8001934:	4692      	mov	sl, r2
 8001936:	000a      	movs	r2, r1
 8001938:	4651      	mov	r1, sl
 800193a:	1a52      	subs	r2, r2, r1
 800193c:	4692      	mov	sl, r2
 800193e:	0212      	lsls	r2, r2, #8
 8001940:	d500      	bpl.n	8001944 <__aeabi_dsub+0x478>
 8001942:	e083      	b.n	8001a4c <__aeabi_dsub+0x580>
 8001944:	4653      	mov	r3, sl
 8001946:	4323      	orrs	r3, r4
 8001948:	d000      	beq.n	800194c <__aeabi_dsub+0x480>
 800194a:	e621      	b.n	8001590 <__aeabi_dsub+0xc4>
 800194c:	2200      	movs	r2, #0
 800194e:	2500      	movs	r5, #0
 8001950:	e753      	b.n	80017fa <__aeabi_dsub+0x32e>
 8001952:	181c      	adds	r4, r3, r0
 8001954:	429c      	cmp	r4, r3
 8001956:	419b      	sbcs	r3, r3
 8001958:	444f      	add	r7, r9
 800195a:	46ba      	mov	sl, r7
 800195c:	425b      	negs	r3, r3
 800195e:	449a      	add	sl, r3
 8001960:	4653      	mov	r3, sl
 8001962:	2601      	movs	r6, #1
 8001964:	021b      	lsls	r3, r3, #8
 8001966:	d400      	bmi.n	800196a <__aeabi_dsub+0x49e>
 8001968:	e73a      	b.n	80017e0 <__aeabi_dsub+0x314>
 800196a:	2602      	movs	r6, #2
 800196c:	4652      	mov	r2, sl
 800196e:	4b93      	ldr	r3, [pc, #588]	; (8001bbc <__aeabi_dsub+0x6f0>)
 8001970:	2101      	movs	r1, #1
 8001972:	401a      	ands	r2, r3
 8001974:	0013      	movs	r3, r2
 8001976:	4021      	ands	r1, r4
 8001978:	0862      	lsrs	r2, r4, #1
 800197a:	430a      	orrs	r2, r1
 800197c:	07dc      	lsls	r4, r3, #31
 800197e:	085b      	lsrs	r3, r3, #1
 8001980:	469a      	mov	sl, r3
 8001982:	4314      	orrs	r4, r2
 8001984:	e62c      	b.n	80015e0 <__aeabi_dsub+0x114>
 8001986:	0039      	movs	r1, r7
 8001988:	3a20      	subs	r2, #32
 800198a:	40d1      	lsrs	r1, r2
 800198c:	4662      	mov	r2, ip
 800198e:	2a20      	cmp	r2, #32
 8001990:	d006      	beq.n	80019a0 <__aeabi_dsub+0x4d4>
 8001992:	4664      	mov	r4, ip
 8001994:	2240      	movs	r2, #64	; 0x40
 8001996:	1b12      	subs	r2, r2, r4
 8001998:	003c      	movs	r4, r7
 800199a:	4094      	lsls	r4, r2
 800199c:	4304      	orrs	r4, r0
 800199e:	9401      	str	r4, [sp, #4]
 80019a0:	9c01      	ldr	r4, [sp, #4]
 80019a2:	1e62      	subs	r2, r4, #1
 80019a4:	4194      	sbcs	r4, r2
 80019a6:	430c      	orrs	r4, r1
 80019a8:	e5e3      	b.n	8001572 <__aeabi_dsub+0xa6>
 80019aa:	4649      	mov	r1, r9
 80019ac:	4319      	orrs	r1, r3
 80019ae:	000b      	movs	r3, r1
 80019b0:	1e5c      	subs	r4, r3, #1
 80019b2:	41a3      	sbcs	r3, r4
 80019b4:	1ac4      	subs	r4, r0, r3
 80019b6:	42a0      	cmp	r0, r4
 80019b8:	419b      	sbcs	r3, r3
 80019ba:	425b      	negs	r3, r3
 80019bc:	1afb      	subs	r3, r7, r3
 80019be:	469a      	mov	sl, r3
 80019c0:	465d      	mov	r5, fp
 80019c2:	0016      	movs	r6, r2
 80019c4:	e5dc      	b.n	8001580 <__aeabi_dsub+0xb4>
 80019c6:	4649      	mov	r1, r9
 80019c8:	4319      	orrs	r1, r3
 80019ca:	d100      	bne.n	80019ce <__aeabi_dsub+0x502>
 80019cc:	e0ae      	b.n	8001b2c <__aeabi_dsub+0x660>
 80019ce:	4661      	mov	r1, ip
 80019d0:	4664      	mov	r4, ip
 80019d2:	3901      	subs	r1, #1
 80019d4:	2c01      	cmp	r4, #1
 80019d6:	d100      	bne.n	80019da <__aeabi_dsub+0x50e>
 80019d8:	e0e0      	b.n	8001b9c <__aeabi_dsub+0x6d0>
 80019da:	4c77      	ldr	r4, [pc, #476]	; (8001bb8 <__aeabi_dsub+0x6ec>)
 80019dc:	45a4      	cmp	ip, r4
 80019de:	d056      	beq.n	8001a8e <__aeabi_dsub+0x5c2>
 80019e0:	468c      	mov	ip, r1
 80019e2:	e69a      	b.n	800171a <__aeabi_dsub+0x24e>
 80019e4:	4661      	mov	r1, ip
 80019e6:	2220      	movs	r2, #32
 80019e8:	003c      	movs	r4, r7
 80019ea:	1a52      	subs	r2, r2, r1
 80019ec:	4094      	lsls	r4, r2
 80019ee:	0001      	movs	r1, r0
 80019f0:	4090      	lsls	r0, r2
 80019f2:	46a0      	mov	r8, r4
 80019f4:	4664      	mov	r4, ip
 80019f6:	1e42      	subs	r2, r0, #1
 80019f8:	4190      	sbcs	r0, r2
 80019fa:	4662      	mov	r2, ip
 80019fc:	40e1      	lsrs	r1, r4
 80019fe:	4644      	mov	r4, r8
 8001a00:	40d7      	lsrs	r7, r2
 8001a02:	430c      	orrs	r4, r1
 8001a04:	4304      	orrs	r4, r0
 8001a06:	44b9      	add	r9, r7
 8001a08:	e701      	b.n	800180e <__aeabi_dsub+0x342>
 8001a0a:	496b      	ldr	r1, [pc, #428]	; (8001bb8 <__aeabi_dsub+0x6ec>)
 8001a0c:	428a      	cmp	r2, r1
 8001a0e:	d100      	bne.n	8001a12 <__aeabi_dsub+0x546>
 8001a10:	e70c      	b.n	800182c <__aeabi_dsub+0x360>
 8001a12:	1818      	adds	r0, r3, r0
 8001a14:	4298      	cmp	r0, r3
 8001a16:	419b      	sbcs	r3, r3
 8001a18:	444f      	add	r7, r9
 8001a1a:	425b      	negs	r3, r3
 8001a1c:	18fb      	adds	r3, r7, r3
 8001a1e:	07dc      	lsls	r4, r3, #31
 8001a20:	0840      	lsrs	r0, r0, #1
 8001a22:	085b      	lsrs	r3, r3, #1
 8001a24:	469a      	mov	sl, r3
 8001a26:	0016      	movs	r6, r2
 8001a28:	4304      	orrs	r4, r0
 8001a2a:	e6d9      	b.n	80017e0 <__aeabi_dsub+0x314>
 8001a2c:	2a00      	cmp	r2, #0
 8001a2e:	d000      	beq.n	8001a32 <__aeabi_dsub+0x566>
 8001a30:	e081      	b.n	8001b36 <__aeabi_dsub+0x66a>
 8001a32:	003b      	movs	r3, r7
 8001a34:	4303      	orrs	r3, r0
 8001a36:	d11d      	bne.n	8001a74 <__aeabi_dsub+0x5a8>
 8001a38:	2280      	movs	r2, #128	; 0x80
 8001a3a:	2500      	movs	r5, #0
 8001a3c:	0312      	lsls	r2, r2, #12
 8001a3e:	e70b      	b.n	8001858 <__aeabi_dsub+0x38c>
 8001a40:	08c0      	lsrs	r0, r0, #3
 8001a42:	077b      	lsls	r3, r7, #29
 8001a44:	465d      	mov	r5, fp
 8001a46:	4303      	orrs	r3, r0
 8001a48:	08fa      	lsrs	r2, r7, #3
 8001a4a:	e6d3      	b.n	80017f4 <__aeabi_dsub+0x328>
 8001a4c:	1ac4      	subs	r4, r0, r3
 8001a4e:	42a0      	cmp	r0, r4
 8001a50:	4180      	sbcs	r0, r0
 8001a52:	464b      	mov	r3, r9
 8001a54:	4240      	negs	r0, r0
 8001a56:	1aff      	subs	r7, r7, r3
 8001a58:	1a3b      	subs	r3, r7, r0
 8001a5a:	469a      	mov	sl, r3
 8001a5c:	465d      	mov	r5, fp
 8001a5e:	e597      	b.n	8001590 <__aeabi_dsub+0xc4>
 8001a60:	1a1c      	subs	r4, r3, r0
 8001a62:	464a      	mov	r2, r9
 8001a64:	42a3      	cmp	r3, r4
 8001a66:	419b      	sbcs	r3, r3
 8001a68:	1bd7      	subs	r7, r2, r7
 8001a6a:	425b      	negs	r3, r3
 8001a6c:	1afb      	subs	r3, r7, r3
 8001a6e:	469a      	mov	sl, r3
 8001a70:	2601      	movs	r6, #1
 8001a72:	e585      	b.n	8001580 <__aeabi_dsub+0xb4>
 8001a74:	08c0      	lsrs	r0, r0, #3
 8001a76:	077b      	lsls	r3, r7, #29
 8001a78:	465d      	mov	r5, fp
 8001a7a:	4303      	orrs	r3, r0
 8001a7c:	08fa      	lsrs	r2, r7, #3
 8001a7e:	e6e7      	b.n	8001850 <__aeabi_dsub+0x384>
 8001a80:	464a      	mov	r2, r9
 8001a82:	08db      	lsrs	r3, r3, #3
 8001a84:	0752      	lsls	r2, r2, #29
 8001a86:	4313      	orrs	r3, r2
 8001a88:	464a      	mov	r2, r9
 8001a8a:	08d2      	lsrs	r2, r2, #3
 8001a8c:	e6b5      	b.n	80017fa <__aeabi_dsub+0x32e>
 8001a8e:	08c0      	lsrs	r0, r0, #3
 8001a90:	077b      	lsls	r3, r7, #29
 8001a92:	4303      	orrs	r3, r0
 8001a94:	08fa      	lsrs	r2, r7, #3
 8001a96:	e6db      	b.n	8001850 <__aeabi_dsub+0x384>
 8001a98:	4649      	mov	r1, r9
 8001a9a:	4319      	orrs	r1, r3
 8001a9c:	000b      	movs	r3, r1
 8001a9e:	1e59      	subs	r1, r3, #1
 8001aa0:	418b      	sbcs	r3, r1
 8001aa2:	001c      	movs	r4, r3
 8001aa4:	e653      	b.n	800174e <__aeabi_dsub+0x282>
 8001aa6:	464d      	mov	r5, r9
 8001aa8:	3c20      	subs	r4, #32
 8001aaa:	40e5      	lsrs	r5, r4
 8001aac:	2920      	cmp	r1, #32
 8001aae:	d005      	beq.n	8001abc <__aeabi_dsub+0x5f0>
 8001ab0:	2440      	movs	r4, #64	; 0x40
 8001ab2:	1a64      	subs	r4, r4, r1
 8001ab4:	4649      	mov	r1, r9
 8001ab6:	40a1      	lsls	r1, r4
 8001ab8:	430b      	orrs	r3, r1
 8001aba:	4698      	mov	r8, r3
 8001abc:	4643      	mov	r3, r8
 8001abe:	1e5c      	subs	r4, r3, #1
 8001ac0:	41a3      	sbcs	r3, r4
 8001ac2:	432b      	orrs	r3, r5
 8001ac4:	e776      	b.n	80019b4 <__aeabi_dsub+0x4e8>
 8001ac6:	2a00      	cmp	r2, #0
 8001ac8:	d0e1      	beq.n	8001a8e <__aeabi_dsub+0x5c2>
 8001aca:	003a      	movs	r2, r7
 8001acc:	08db      	lsrs	r3, r3, #3
 8001ace:	4302      	orrs	r2, r0
 8001ad0:	d100      	bne.n	8001ad4 <__aeabi_dsub+0x608>
 8001ad2:	e6b8      	b.n	8001846 <__aeabi_dsub+0x37a>
 8001ad4:	464a      	mov	r2, r9
 8001ad6:	0752      	lsls	r2, r2, #29
 8001ad8:	2480      	movs	r4, #128	; 0x80
 8001ada:	4313      	orrs	r3, r2
 8001adc:	464a      	mov	r2, r9
 8001ade:	0324      	lsls	r4, r4, #12
 8001ae0:	08d2      	lsrs	r2, r2, #3
 8001ae2:	4222      	tst	r2, r4
 8001ae4:	d007      	beq.n	8001af6 <__aeabi_dsub+0x62a>
 8001ae6:	08fe      	lsrs	r6, r7, #3
 8001ae8:	4226      	tst	r6, r4
 8001aea:	d104      	bne.n	8001af6 <__aeabi_dsub+0x62a>
 8001aec:	465d      	mov	r5, fp
 8001aee:	0032      	movs	r2, r6
 8001af0:	08c3      	lsrs	r3, r0, #3
 8001af2:	077f      	lsls	r7, r7, #29
 8001af4:	433b      	orrs	r3, r7
 8001af6:	0f59      	lsrs	r1, r3, #29
 8001af8:	00db      	lsls	r3, r3, #3
 8001afa:	0749      	lsls	r1, r1, #29
 8001afc:	08db      	lsrs	r3, r3, #3
 8001afe:	430b      	orrs	r3, r1
 8001b00:	e6a6      	b.n	8001850 <__aeabi_dsub+0x384>
 8001b02:	1ac4      	subs	r4, r0, r3
 8001b04:	42a0      	cmp	r0, r4
 8001b06:	4180      	sbcs	r0, r0
 8001b08:	464b      	mov	r3, r9
 8001b0a:	4240      	negs	r0, r0
 8001b0c:	1aff      	subs	r7, r7, r3
 8001b0e:	1a3b      	subs	r3, r7, r0
 8001b10:	469a      	mov	sl, r3
 8001b12:	465d      	mov	r5, fp
 8001b14:	2601      	movs	r6, #1
 8001b16:	e533      	b.n	8001580 <__aeabi_dsub+0xb4>
 8001b18:	003b      	movs	r3, r7
 8001b1a:	4303      	orrs	r3, r0
 8001b1c:	d100      	bne.n	8001b20 <__aeabi_dsub+0x654>
 8001b1e:	e715      	b.n	800194c <__aeabi_dsub+0x480>
 8001b20:	08c0      	lsrs	r0, r0, #3
 8001b22:	077b      	lsls	r3, r7, #29
 8001b24:	465d      	mov	r5, fp
 8001b26:	4303      	orrs	r3, r0
 8001b28:	08fa      	lsrs	r2, r7, #3
 8001b2a:	e666      	b.n	80017fa <__aeabi_dsub+0x32e>
 8001b2c:	08c0      	lsrs	r0, r0, #3
 8001b2e:	077b      	lsls	r3, r7, #29
 8001b30:	4303      	orrs	r3, r0
 8001b32:	08fa      	lsrs	r2, r7, #3
 8001b34:	e65e      	b.n	80017f4 <__aeabi_dsub+0x328>
 8001b36:	003a      	movs	r2, r7
 8001b38:	08db      	lsrs	r3, r3, #3
 8001b3a:	4302      	orrs	r2, r0
 8001b3c:	d100      	bne.n	8001b40 <__aeabi_dsub+0x674>
 8001b3e:	e682      	b.n	8001846 <__aeabi_dsub+0x37a>
 8001b40:	464a      	mov	r2, r9
 8001b42:	0752      	lsls	r2, r2, #29
 8001b44:	2480      	movs	r4, #128	; 0x80
 8001b46:	4313      	orrs	r3, r2
 8001b48:	464a      	mov	r2, r9
 8001b4a:	0324      	lsls	r4, r4, #12
 8001b4c:	08d2      	lsrs	r2, r2, #3
 8001b4e:	4222      	tst	r2, r4
 8001b50:	d007      	beq.n	8001b62 <__aeabi_dsub+0x696>
 8001b52:	08fe      	lsrs	r6, r7, #3
 8001b54:	4226      	tst	r6, r4
 8001b56:	d104      	bne.n	8001b62 <__aeabi_dsub+0x696>
 8001b58:	465d      	mov	r5, fp
 8001b5a:	0032      	movs	r2, r6
 8001b5c:	08c3      	lsrs	r3, r0, #3
 8001b5e:	077f      	lsls	r7, r7, #29
 8001b60:	433b      	orrs	r3, r7
 8001b62:	0f59      	lsrs	r1, r3, #29
 8001b64:	00db      	lsls	r3, r3, #3
 8001b66:	08db      	lsrs	r3, r3, #3
 8001b68:	0749      	lsls	r1, r1, #29
 8001b6a:	430b      	orrs	r3, r1
 8001b6c:	e670      	b.n	8001850 <__aeabi_dsub+0x384>
 8001b6e:	08c0      	lsrs	r0, r0, #3
 8001b70:	077b      	lsls	r3, r7, #29
 8001b72:	4303      	orrs	r3, r0
 8001b74:	08fa      	lsrs	r2, r7, #3
 8001b76:	e640      	b.n	80017fa <__aeabi_dsub+0x32e>
 8001b78:	464c      	mov	r4, r9
 8001b7a:	3920      	subs	r1, #32
 8001b7c:	40cc      	lsrs	r4, r1
 8001b7e:	4661      	mov	r1, ip
 8001b80:	2920      	cmp	r1, #32
 8001b82:	d006      	beq.n	8001b92 <__aeabi_dsub+0x6c6>
 8001b84:	4666      	mov	r6, ip
 8001b86:	2140      	movs	r1, #64	; 0x40
 8001b88:	1b89      	subs	r1, r1, r6
 8001b8a:	464e      	mov	r6, r9
 8001b8c:	408e      	lsls	r6, r1
 8001b8e:	4333      	orrs	r3, r6
 8001b90:	4698      	mov	r8, r3
 8001b92:	4643      	mov	r3, r8
 8001b94:	1e59      	subs	r1, r3, #1
 8001b96:	418b      	sbcs	r3, r1
 8001b98:	431c      	orrs	r4, r3
 8001b9a:	e5d8      	b.n	800174e <__aeabi_dsub+0x282>
 8001b9c:	181c      	adds	r4, r3, r0
 8001b9e:	4284      	cmp	r4, r0
 8001ba0:	4180      	sbcs	r0, r0
 8001ba2:	444f      	add	r7, r9
 8001ba4:	46ba      	mov	sl, r7
 8001ba6:	4240      	negs	r0, r0
 8001ba8:	4482      	add	sl, r0
 8001baa:	e6d9      	b.n	8001960 <__aeabi_dsub+0x494>
 8001bac:	4653      	mov	r3, sl
 8001bae:	4323      	orrs	r3, r4
 8001bb0:	d100      	bne.n	8001bb4 <__aeabi_dsub+0x6e8>
 8001bb2:	e6cb      	b.n	800194c <__aeabi_dsub+0x480>
 8001bb4:	e614      	b.n	80017e0 <__aeabi_dsub+0x314>
 8001bb6:	46c0      	nop			; (mov r8, r8)
 8001bb8:	000007ff 	.word	0x000007ff
 8001bbc:	ff7fffff 	.word	0xff7fffff
 8001bc0:	000007fe 	.word	0x000007fe
 8001bc4:	2300      	movs	r3, #0
 8001bc6:	4a01      	ldr	r2, [pc, #4]	; (8001bcc <__aeabi_dsub+0x700>)
 8001bc8:	001c      	movs	r4, r3
 8001bca:	e529      	b.n	8001620 <__aeabi_dsub+0x154>
 8001bcc:	000007ff 	.word	0x000007ff

08001bd0 <__aeabi_d2iz>:
 8001bd0:	000a      	movs	r2, r1
 8001bd2:	b530      	push	{r4, r5, lr}
 8001bd4:	4c13      	ldr	r4, [pc, #76]	; (8001c24 <__aeabi_d2iz+0x54>)
 8001bd6:	0053      	lsls	r3, r2, #1
 8001bd8:	0309      	lsls	r1, r1, #12
 8001bda:	0005      	movs	r5, r0
 8001bdc:	0b09      	lsrs	r1, r1, #12
 8001bde:	2000      	movs	r0, #0
 8001be0:	0d5b      	lsrs	r3, r3, #21
 8001be2:	0fd2      	lsrs	r2, r2, #31
 8001be4:	42a3      	cmp	r3, r4
 8001be6:	dd04      	ble.n	8001bf2 <__aeabi_d2iz+0x22>
 8001be8:	480f      	ldr	r0, [pc, #60]	; (8001c28 <__aeabi_d2iz+0x58>)
 8001bea:	4283      	cmp	r3, r0
 8001bec:	dd02      	ble.n	8001bf4 <__aeabi_d2iz+0x24>
 8001bee:	4b0f      	ldr	r3, [pc, #60]	; (8001c2c <__aeabi_d2iz+0x5c>)
 8001bf0:	18d0      	adds	r0, r2, r3
 8001bf2:	bd30      	pop	{r4, r5, pc}
 8001bf4:	2080      	movs	r0, #128	; 0x80
 8001bf6:	0340      	lsls	r0, r0, #13
 8001bf8:	4301      	orrs	r1, r0
 8001bfa:	480d      	ldr	r0, [pc, #52]	; (8001c30 <__aeabi_d2iz+0x60>)
 8001bfc:	1ac0      	subs	r0, r0, r3
 8001bfe:	281f      	cmp	r0, #31
 8001c00:	dd08      	ble.n	8001c14 <__aeabi_d2iz+0x44>
 8001c02:	480c      	ldr	r0, [pc, #48]	; (8001c34 <__aeabi_d2iz+0x64>)
 8001c04:	1ac3      	subs	r3, r0, r3
 8001c06:	40d9      	lsrs	r1, r3
 8001c08:	000b      	movs	r3, r1
 8001c0a:	4258      	negs	r0, r3
 8001c0c:	2a00      	cmp	r2, #0
 8001c0e:	d1f0      	bne.n	8001bf2 <__aeabi_d2iz+0x22>
 8001c10:	0018      	movs	r0, r3
 8001c12:	e7ee      	b.n	8001bf2 <__aeabi_d2iz+0x22>
 8001c14:	4c08      	ldr	r4, [pc, #32]	; (8001c38 <__aeabi_d2iz+0x68>)
 8001c16:	40c5      	lsrs	r5, r0
 8001c18:	46a4      	mov	ip, r4
 8001c1a:	4463      	add	r3, ip
 8001c1c:	4099      	lsls	r1, r3
 8001c1e:	000b      	movs	r3, r1
 8001c20:	432b      	orrs	r3, r5
 8001c22:	e7f2      	b.n	8001c0a <__aeabi_d2iz+0x3a>
 8001c24:	000003fe 	.word	0x000003fe
 8001c28:	0000041d 	.word	0x0000041d
 8001c2c:	7fffffff 	.word	0x7fffffff
 8001c30:	00000433 	.word	0x00000433
 8001c34:	00000413 	.word	0x00000413
 8001c38:	fffffbed 	.word	0xfffffbed

08001c3c <__aeabi_f2d>:
 8001c3c:	b570      	push	{r4, r5, r6, lr}
 8001c3e:	0242      	lsls	r2, r0, #9
 8001c40:	0043      	lsls	r3, r0, #1
 8001c42:	0fc4      	lsrs	r4, r0, #31
 8001c44:	20fe      	movs	r0, #254	; 0xfe
 8001c46:	0e1b      	lsrs	r3, r3, #24
 8001c48:	1c59      	adds	r1, r3, #1
 8001c4a:	0a55      	lsrs	r5, r2, #9
 8001c4c:	4208      	tst	r0, r1
 8001c4e:	d00c      	beq.n	8001c6a <__aeabi_f2d+0x2e>
 8001c50:	21e0      	movs	r1, #224	; 0xe0
 8001c52:	0089      	lsls	r1, r1, #2
 8001c54:	468c      	mov	ip, r1
 8001c56:	076d      	lsls	r5, r5, #29
 8001c58:	0b12      	lsrs	r2, r2, #12
 8001c5a:	4463      	add	r3, ip
 8001c5c:	051b      	lsls	r3, r3, #20
 8001c5e:	4313      	orrs	r3, r2
 8001c60:	07e4      	lsls	r4, r4, #31
 8001c62:	4323      	orrs	r3, r4
 8001c64:	0028      	movs	r0, r5
 8001c66:	0019      	movs	r1, r3
 8001c68:	bd70      	pop	{r4, r5, r6, pc}
 8001c6a:	2b00      	cmp	r3, #0
 8001c6c:	d114      	bne.n	8001c98 <__aeabi_f2d+0x5c>
 8001c6e:	2d00      	cmp	r5, #0
 8001c70:	d01b      	beq.n	8001caa <__aeabi_f2d+0x6e>
 8001c72:	0028      	movs	r0, r5
 8001c74:	f000 f8a2 	bl	8001dbc <__clzsi2>
 8001c78:	280a      	cmp	r0, #10
 8001c7a:	dc1c      	bgt.n	8001cb6 <__aeabi_f2d+0x7a>
 8001c7c:	230b      	movs	r3, #11
 8001c7e:	002a      	movs	r2, r5
 8001c80:	1a1b      	subs	r3, r3, r0
 8001c82:	40da      	lsrs	r2, r3
 8001c84:	0003      	movs	r3, r0
 8001c86:	3315      	adds	r3, #21
 8001c88:	409d      	lsls	r5, r3
 8001c8a:	4b0e      	ldr	r3, [pc, #56]	; (8001cc4 <__aeabi_f2d+0x88>)
 8001c8c:	0312      	lsls	r2, r2, #12
 8001c8e:	1a1b      	subs	r3, r3, r0
 8001c90:	055b      	lsls	r3, r3, #21
 8001c92:	0b12      	lsrs	r2, r2, #12
 8001c94:	0d5b      	lsrs	r3, r3, #21
 8001c96:	e7e1      	b.n	8001c5c <__aeabi_f2d+0x20>
 8001c98:	2d00      	cmp	r5, #0
 8001c9a:	d009      	beq.n	8001cb0 <__aeabi_f2d+0x74>
 8001c9c:	0b13      	lsrs	r3, r2, #12
 8001c9e:	2280      	movs	r2, #128	; 0x80
 8001ca0:	0312      	lsls	r2, r2, #12
 8001ca2:	431a      	orrs	r2, r3
 8001ca4:	076d      	lsls	r5, r5, #29
 8001ca6:	4b08      	ldr	r3, [pc, #32]	; (8001cc8 <__aeabi_f2d+0x8c>)
 8001ca8:	e7d8      	b.n	8001c5c <__aeabi_f2d+0x20>
 8001caa:	2300      	movs	r3, #0
 8001cac:	2200      	movs	r2, #0
 8001cae:	e7d5      	b.n	8001c5c <__aeabi_f2d+0x20>
 8001cb0:	2200      	movs	r2, #0
 8001cb2:	4b05      	ldr	r3, [pc, #20]	; (8001cc8 <__aeabi_f2d+0x8c>)
 8001cb4:	e7d2      	b.n	8001c5c <__aeabi_f2d+0x20>
 8001cb6:	0003      	movs	r3, r0
 8001cb8:	002a      	movs	r2, r5
 8001cba:	3b0b      	subs	r3, #11
 8001cbc:	409a      	lsls	r2, r3
 8001cbe:	2500      	movs	r5, #0
 8001cc0:	e7e3      	b.n	8001c8a <__aeabi_f2d+0x4e>
 8001cc2:	46c0      	nop			; (mov r8, r8)
 8001cc4:	00000389 	.word	0x00000389
 8001cc8:	000007ff 	.word	0x000007ff

08001ccc <__aeabi_cdrcmple>:
 8001ccc:	4684      	mov	ip, r0
 8001cce:	0010      	movs	r0, r2
 8001cd0:	4662      	mov	r2, ip
 8001cd2:	468c      	mov	ip, r1
 8001cd4:	0019      	movs	r1, r3
 8001cd6:	4663      	mov	r3, ip
 8001cd8:	e000      	b.n	8001cdc <__aeabi_cdcmpeq>
 8001cda:	46c0      	nop			; (mov r8, r8)

08001cdc <__aeabi_cdcmpeq>:
 8001cdc:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8001cde:	f000 f9e3 	bl	80020a8 <__ledf2>
 8001ce2:	2800      	cmp	r0, #0
 8001ce4:	d401      	bmi.n	8001cea <__aeabi_cdcmpeq+0xe>
 8001ce6:	2100      	movs	r1, #0
 8001ce8:	42c8      	cmn	r0, r1
 8001cea:	bd1f      	pop	{r0, r1, r2, r3, r4, pc}

08001cec <__aeabi_dcmpeq>:
 8001cec:	b510      	push	{r4, lr}
 8001cee:	f000 f933 	bl	8001f58 <__eqdf2>
 8001cf2:	4240      	negs	r0, r0
 8001cf4:	3001      	adds	r0, #1
 8001cf6:	bd10      	pop	{r4, pc}

08001cf8 <__aeabi_dcmplt>:
 8001cf8:	b510      	push	{r4, lr}
 8001cfa:	f000 f9d5 	bl	80020a8 <__ledf2>
 8001cfe:	2800      	cmp	r0, #0
 8001d00:	db01      	blt.n	8001d06 <__aeabi_dcmplt+0xe>
 8001d02:	2000      	movs	r0, #0
 8001d04:	bd10      	pop	{r4, pc}
 8001d06:	2001      	movs	r0, #1
 8001d08:	bd10      	pop	{r4, pc}
 8001d0a:	46c0      	nop			; (mov r8, r8)

08001d0c <__aeabi_dcmple>:
 8001d0c:	b510      	push	{r4, lr}
 8001d0e:	f000 f9cb 	bl	80020a8 <__ledf2>
 8001d12:	2800      	cmp	r0, #0
 8001d14:	dd01      	ble.n	8001d1a <__aeabi_dcmple+0xe>
 8001d16:	2000      	movs	r0, #0
 8001d18:	bd10      	pop	{r4, pc}
 8001d1a:	2001      	movs	r0, #1
 8001d1c:	bd10      	pop	{r4, pc}
 8001d1e:	46c0      	nop			; (mov r8, r8)

08001d20 <__aeabi_dcmpgt>:
 8001d20:	b510      	push	{r4, lr}
 8001d22:	f000 f95b 	bl	8001fdc <__gedf2>
 8001d26:	2800      	cmp	r0, #0
 8001d28:	dc01      	bgt.n	8001d2e <__aeabi_dcmpgt+0xe>
 8001d2a:	2000      	movs	r0, #0
 8001d2c:	bd10      	pop	{r4, pc}
 8001d2e:	2001      	movs	r0, #1
 8001d30:	bd10      	pop	{r4, pc}
 8001d32:	46c0      	nop			; (mov r8, r8)

08001d34 <__aeabi_dcmpge>:
 8001d34:	b510      	push	{r4, lr}
 8001d36:	f000 f951 	bl	8001fdc <__gedf2>
 8001d3a:	2800      	cmp	r0, #0
 8001d3c:	da01      	bge.n	8001d42 <__aeabi_dcmpge+0xe>
 8001d3e:	2000      	movs	r0, #0
 8001d40:	bd10      	pop	{r4, pc}
 8001d42:	2001      	movs	r0, #1
 8001d44:	bd10      	pop	{r4, pc}
 8001d46:	46c0      	nop			; (mov r8, r8)

08001d48 <__aeabi_cfrcmple>:
 8001d48:	4684      	mov	ip, r0
 8001d4a:	0008      	movs	r0, r1
 8001d4c:	4661      	mov	r1, ip
 8001d4e:	e7ff      	b.n	8001d50 <__aeabi_cfcmpeq>

08001d50 <__aeabi_cfcmpeq>:
 8001d50:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8001d52:	f000 f8bd 	bl	8001ed0 <__lesf2>
 8001d56:	2800      	cmp	r0, #0
 8001d58:	d401      	bmi.n	8001d5e <__aeabi_cfcmpeq+0xe>
 8001d5a:	2100      	movs	r1, #0
 8001d5c:	42c8      	cmn	r0, r1
 8001d5e:	bd1f      	pop	{r0, r1, r2, r3, r4, pc}

08001d60 <__aeabi_fcmpeq>:
 8001d60:	b510      	push	{r4, lr}
 8001d62:	f000 f849 	bl	8001df8 <__eqsf2>
 8001d66:	4240      	negs	r0, r0
 8001d68:	3001      	adds	r0, #1
 8001d6a:	bd10      	pop	{r4, pc}

08001d6c <__aeabi_fcmplt>:
 8001d6c:	b510      	push	{r4, lr}
 8001d6e:	f000 f8af 	bl	8001ed0 <__lesf2>
 8001d72:	2800      	cmp	r0, #0
 8001d74:	db01      	blt.n	8001d7a <__aeabi_fcmplt+0xe>
 8001d76:	2000      	movs	r0, #0
 8001d78:	bd10      	pop	{r4, pc}
 8001d7a:	2001      	movs	r0, #1
 8001d7c:	bd10      	pop	{r4, pc}
 8001d7e:	46c0      	nop			; (mov r8, r8)

08001d80 <__aeabi_fcmple>:
 8001d80:	b510      	push	{r4, lr}
 8001d82:	f000 f8a5 	bl	8001ed0 <__lesf2>
 8001d86:	2800      	cmp	r0, #0
 8001d88:	dd01      	ble.n	8001d8e <__aeabi_fcmple+0xe>
 8001d8a:	2000      	movs	r0, #0
 8001d8c:	bd10      	pop	{r4, pc}
 8001d8e:	2001      	movs	r0, #1
 8001d90:	bd10      	pop	{r4, pc}
 8001d92:	46c0      	nop			; (mov r8, r8)

08001d94 <__aeabi_fcmpgt>:
 8001d94:	b510      	push	{r4, lr}
 8001d96:	f000 f855 	bl	8001e44 <__gesf2>
 8001d9a:	2800      	cmp	r0, #0
 8001d9c:	dc01      	bgt.n	8001da2 <__aeabi_fcmpgt+0xe>
 8001d9e:	2000      	movs	r0, #0
 8001da0:	bd10      	pop	{r4, pc}
 8001da2:	2001      	movs	r0, #1
 8001da4:	bd10      	pop	{r4, pc}
 8001da6:	46c0      	nop			; (mov r8, r8)

08001da8 <__aeabi_fcmpge>:
 8001da8:	b510      	push	{r4, lr}
 8001daa:	f000 f84b 	bl	8001e44 <__gesf2>
 8001dae:	2800      	cmp	r0, #0
 8001db0:	da01      	bge.n	8001db6 <__aeabi_fcmpge+0xe>
 8001db2:	2000      	movs	r0, #0
 8001db4:	bd10      	pop	{r4, pc}
 8001db6:	2001      	movs	r0, #1
 8001db8:	bd10      	pop	{r4, pc}
 8001dba:	46c0      	nop			; (mov r8, r8)

08001dbc <__clzsi2>:
 8001dbc:	211c      	movs	r1, #28
 8001dbe:	2301      	movs	r3, #1
 8001dc0:	041b      	lsls	r3, r3, #16
 8001dc2:	4298      	cmp	r0, r3
 8001dc4:	d301      	bcc.n	8001dca <__clzsi2+0xe>
 8001dc6:	0c00      	lsrs	r0, r0, #16
 8001dc8:	3910      	subs	r1, #16
 8001dca:	0a1b      	lsrs	r3, r3, #8
 8001dcc:	4298      	cmp	r0, r3
 8001dce:	d301      	bcc.n	8001dd4 <__clzsi2+0x18>
 8001dd0:	0a00      	lsrs	r0, r0, #8
 8001dd2:	3908      	subs	r1, #8
 8001dd4:	091b      	lsrs	r3, r3, #4
 8001dd6:	4298      	cmp	r0, r3
 8001dd8:	d301      	bcc.n	8001dde <__clzsi2+0x22>
 8001dda:	0900      	lsrs	r0, r0, #4
 8001ddc:	3904      	subs	r1, #4
 8001dde:	a202      	add	r2, pc, #8	; (adr r2, 8001de8 <__clzsi2+0x2c>)
 8001de0:	5c10      	ldrb	r0, [r2, r0]
 8001de2:	1840      	adds	r0, r0, r1
 8001de4:	4770      	bx	lr
 8001de6:	46c0      	nop			; (mov r8, r8)
 8001de8:	02020304 	.word	0x02020304
 8001dec:	01010101 	.word	0x01010101
	...

08001df8 <__eqsf2>:
 8001df8:	b570      	push	{r4, r5, r6, lr}
 8001dfa:	0042      	lsls	r2, r0, #1
 8001dfc:	0245      	lsls	r5, r0, #9
 8001dfe:	024e      	lsls	r6, r1, #9
 8001e00:	004c      	lsls	r4, r1, #1
 8001e02:	0fc3      	lsrs	r3, r0, #31
 8001e04:	0a6d      	lsrs	r5, r5, #9
 8001e06:	2001      	movs	r0, #1
 8001e08:	0e12      	lsrs	r2, r2, #24
 8001e0a:	0a76      	lsrs	r6, r6, #9
 8001e0c:	0e24      	lsrs	r4, r4, #24
 8001e0e:	0fc9      	lsrs	r1, r1, #31
 8001e10:	2aff      	cmp	r2, #255	; 0xff
 8001e12:	d006      	beq.n	8001e22 <__eqsf2+0x2a>
 8001e14:	2cff      	cmp	r4, #255	; 0xff
 8001e16:	d003      	beq.n	8001e20 <__eqsf2+0x28>
 8001e18:	42a2      	cmp	r2, r4
 8001e1a:	d101      	bne.n	8001e20 <__eqsf2+0x28>
 8001e1c:	42b5      	cmp	r5, r6
 8001e1e:	d006      	beq.n	8001e2e <__eqsf2+0x36>
 8001e20:	bd70      	pop	{r4, r5, r6, pc}
 8001e22:	2d00      	cmp	r5, #0
 8001e24:	d1fc      	bne.n	8001e20 <__eqsf2+0x28>
 8001e26:	2cff      	cmp	r4, #255	; 0xff
 8001e28:	d1fa      	bne.n	8001e20 <__eqsf2+0x28>
 8001e2a:	2e00      	cmp	r6, #0
 8001e2c:	d1f8      	bne.n	8001e20 <__eqsf2+0x28>
 8001e2e:	428b      	cmp	r3, r1
 8001e30:	d006      	beq.n	8001e40 <__eqsf2+0x48>
 8001e32:	2001      	movs	r0, #1
 8001e34:	2a00      	cmp	r2, #0
 8001e36:	d1f3      	bne.n	8001e20 <__eqsf2+0x28>
 8001e38:	0028      	movs	r0, r5
 8001e3a:	1e43      	subs	r3, r0, #1
 8001e3c:	4198      	sbcs	r0, r3
 8001e3e:	e7ef      	b.n	8001e20 <__eqsf2+0x28>
 8001e40:	2000      	movs	r0, #0
 8001e42:	e7ed      	b.n	8001e20 <__eqsf2+0x28>

08001e44 <__gesf2>:
 8001e44:	b570      	push	{r4, r5, r6, lr}
 8001e46:	0042      	lsls	r2, r0, #1
 8001e48:	0245      	lsls	r5, r0, #9
 8001e4a:	024e      	lsls	r6, r1, #9
 8001e4c:	004c      	lsls	r4, r1, #1
 8001e4e:	0fc3      	lsrs	r3, r0, #31
 8001e50:	0a6d      	lsrs	r5, r5, #9
 8001e52:	0e12      	lsrs	r2, r2, #24
 8001e54:	0a76      	lsrs	r6, r6, #9
 8001e56:	0e24      	lsrs	r4, r4, #24
 8001e58:	0fc8      	lsrs	r0, r1, #31
 8001e5a:	2aff      	cmp	r2, #255	; 0xff
 8001e5c:	d01b      	beq.n	8001e96 <__gesf2+0x52>
 8001e5e:	2cff      	cmp	r4, #255	; 0xff
 8001e60:	d00e      	beq.n	8001e80 <__gesf2+0x3c>
 8001e62:	2a00      	cmp	r2, #0
 8001e64:	d11b      	bne.n	8001e9e <__gesf2+0x5a>
 8001e66:	2c00      	cmp	r4, #0
 8001e68:	d101      	bne.n	8001e6e <__gesf2+0x2a>
 8001e6a:	2e00      	cmp	r6, #0
 8001e6c:	d01c      	beq.n	8001ea8 <__gesf2+0x64>
 8001e6e:	2d00      	cmp	r5, #0
 8001e70:	d00c      	beq.n	8001e8c <__gesf2+0x48>
 8001e72:	4283      	cmp	r3, r0
 8001e74:	d01c      	beq.n	8001eb0 <__gesf2+0x6c>
 8001e76:	2102      	movs	r1, #2
 8001e78:	1e58      	subs	r0, r3, #1
 8001e7a:	4008      	ands	r0, r1
 8001e7c:	3801      	subs	r0, #1
 8001e7e:	bd70      	pop	{r4, r5, r6, pc}
 8001e80:	2e00      	cmp	r6, #0
 8001e82:	d122      	bne.n	8001eca <__gesf2+0x86>
 8001e84:	2a00      	cmp	r2, #0
 8001e86:	d1f4      	bne.n	8001e72 <__gesf2+0x2e>
 8001e88:	2d00      	cmp	r5, #0
 8001e8a:	d1f2      	bne.n	8001e72 <__gesf2+0x2e>
 8001e8c:	2800      	cmp	r0, #0
 8001e8e:	d1f6      	bne.n	8001e7e <__gesf2+0x3a>
 8001e90:	2001      	movs	r0, #1
 8001e92:	4240      	negs	r0, r0
 8001e94:	e7f3      	b.n	8001e7e <__gesf2+0x3a>
 8001e96:	2d00      	cmp	r5, #0
 8001e98:	d117      	bne.n	8001eca <__gesf2+0x86>
 8001e9a:	2cff      	cmp	r4, #255	; 0xff
 8001e9c:	d0f0      	beq.n	8001e80 <__gesf2+0x3c>
 8001e9e:	2c00      	cmp	r4, #0
 8001ea0:	d1e7      	bne.n	8001e72 <__gesf2+0x2e>
 8001ea2:	2e00      	cmp	r6, #0
 8001ea4:	d1e5      	bne.n	8001e72 <__gesf2+0x2e>
 8001ea6:	e7e6      	b.n	8001e76 <__gesf2+0x32>
 8001ea8:	2000      	movs	r0, #0
 8001eaa:	2d00      	cmp	r5, #0
 8001eac:	d0e7      	beq.n	8001e7e <__gesf2+0x3a>
 8001eae:	e7e2      	b.n	8001e76 <__gesf2+0x32>
 8001eb0:	42a2      	cmp	r2, r4
 8001eb2:	dc05      	bgt.n	8001ec0 <__gesf2+0x7c>
 8001eb4:	dbea      	blt.n	8001e8c <__gesf2+0x48>
 8001eb6:	42b5      	cmp	r5, r6
 8001eb8:	d802      	bhi.n	8001ec0 <__gesf2+0x7c>
 8001eba:	d3e7      	bcc.n	8001e8c <__gesf2+0x48>
 8001ebc:	2000      	movs	r0, #0
 8001ebe:	e7de      	b.n	8001e7e <__gesf2+0x3a>
 8001ec0:	4243      	negs	r3, r0
 8001ec2:	4158      	adcs	r0, r3
 8001ec4:	0040      	lsls	r0, r0, #1
 8001ec6:	3801      	subs	r0, #1
 8001ec8:	e7d9      	b.n	8001e7e <__gesf2+0x3a>
 8001eca:	2002      	movs	r0, #2
 8001ecc:	4240      	negs	r0, r0
 8001ece:	e7d6      	b.n	8001e7e <__gesf2+0x3a>

08001ed0 <__lesf2>:
 8001ed0:	b570      	push	{r4, r5, r6, lr}
 8001ed2:	0042      	lsls	r2, r0, #1
 8001ed4:	0245      	lsls	r5, r0, #9
 8001ed6:	024e      	lsls	r6, r1, #9
 8001ed8:	004c      	lsls	r4, r1, #1
 8001eda:	0fc3      	lsrs	r3, r0, #31
 8001edc:	0a6d      	lsrs	r5, r5, #9
 8001ede:	0e12      	lsrs	r2, r2, #24
 8001ee0:	0a76      	lsrs	r6, r6, #9
 8001ee2:	0e24      	lsrs	r4, r4, #24
 8001ee4:	0fc8      	lsrs	r0, r1, #31
 8001ee6:	2aff      	cmp	r2, #255	; 0xff
 8001ee8:	d00b      	beq.n	8001f02 <__lesf2+0x32>
 8001eea:	2cff      	cmp	r4, #255	; 0xff
 8001eec:	d00d      	beq.n	8001f0a <__lesf2+0x3a>
 8001eee:	2a00      	cmp	r2, #0
 8001ef0:	d11f      	bne.n	8001f32 <__lesf2+0x62>
 8001ef2:	2c00      	cmp	r4, #0
 8001ef4:	d116      	bne.n	8001f24 <__lesf2+0x54>
 8001ef6:	2e00      	cmp	r6, #0
 8001ef8:	d114      	bne.n	8001f24 <__lesf2+0x54>
 8001efa:	2000      	movs	r0, #0
 8001efc:	2d00      	cmp	r5, #0
 8001efe:	d010      	beq.n	8001f22 <__lesf2+0x52>
 8001f00:	e009      	b.n	8001f16 <__lesf2+0x46>
 8001f02:	2d00      	cmp	r5, #0
 8001f04:	d10c      	bne.n	8001f20 <__lesf2+0x50>
 8001f06:	2cff      	cmp	r4, #255	; 0xff
 8001f08:	d113      	bne.n	8001f32 <__lesf2+0x62>
 8001f0a:	2e00      	cmp	r6, #0
 8001f0c:	d108      	bne.n	8001f20 <__lesf2+0x50>
 8001f0e:	2a00      	cmp	r2, #0
 8001f10:	d008      	beq.n	8001f24 <__lesf2+0x54>
 8001f12:	4283      	cmp	r3, r0
 8001f14:	d012      	beq.n	8001f3c <__lesf2+0x6c>
 8001f16:	2102      	movs	r1, #2
 8001f18:	1e58      	subs	r0, r3, #1
 8001f1a:	4008      	ands	r0, r1
 8001f1c:	3801      	subs	r0, #1
 8001f1e:	e000      	b.n	8001f22 <__lesf2+0x52>
 8001f20:	2002      	movs	r0, #2
 8001f22:	bd70      	pop	{r4, r5, r6, pc}
 8001f24:	2d00      	cmp	r5, #0
 8001f26:	d1f4      	bne.n	8001f12 <__lesf2+0x42>
 8001f28:	2800      	cmp	r0, #0
 8001f2a:	d1fa      	bne.n	8001f22 <__lesf2+0x52>
 8001f2c:	2001      	movs	r0, #1
 8001f2e:	4240      	negs	r0, r0
 8001f30:	e7f7      	b.n	8001f22 <__lesf2+0x52>
 8001f32:	2c00      	cmp	r4, #0
 8001f34:	d1ed      	bne.n	8001f12 <__lesf2+0x42>
 8001f36:	2e00      	cmp	r6, #0
 8001f38:	d1eb      	bne.n	8001f12 <__lesf2+0x42>
 8001f3a:	e7ec      	b.n	8001f16 <__lesf2+0x46>
 8001f3c:	42a2      	cmp	r2, r4
 8001f3e:	dc05      	bgt.n	8001f4c <__lesf2+0x7c>
 8001f40:	dbf2      	blt.n	8001f28 <__lesf2+0x58>
 8001f42:	42b5      	cmp	r5, r6
 8001f44:	d802      	bhi.n	8001f4c <__lesf2+0x7c>
 8001f46:	d3ef      	bcc.n	8001f28 <__lesf2+0x58>
 8001f48:	2000      	movs	r0, #0
 8001f4a:	e7ea      	b.n	8001f22 <__lesf2+0x52>
 8001f4c:	4243      	negs	r3, r0
 8001f4e:	4158      	adcs	r0, r3
 8001f50:	0040      	lsls	r0, r0, #1
 8001f52:	3801      	subs	r0, #1
 8001f54:	e7e5      	b.n	8001f22 <__lesf2+0x52>
 8001f56:	46c0      	nop			; (mov r8, r8)

08001f58 <__eqdf2>:
 8001f58:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001f5a:	464e      	mov	r6, r9
 8001f5c:	4645      	mov	r5, r8
 8001f5e:	46de      	mov	lr, fp
 8001f60:	4657      	mov	r7, sl
 8001f62:	4690      	mov	r8, r2
 8001f64:	b5e0      	push	{r5, r6, r7, lr}
 8001f66:	0017      	movs	r7, r2
 8001f68:	031a      	lsls	r2, r3, #12
 8001f6a:	0b12      	lsrs	r2, r2, #12
 8001f6c:	0005      	movs	r5, r0
 8001f6e:	4684      	mov	ip, r0
 8001f70:	4819      	ldr	r0, [pc, #100]	; (8001fd8 <__eqdf2+0x80>)
 8001f72:	030e      	lsls	r6, r1, #12
 8001f74:	004c      	lsls	r4, r1, #1
 8001f76:	4691      	mov	r9, r2
 8001f78:	005a      	lsls	r2, r3, #1
 8001f7a:	0fdb      	lsrs	r3, r3, #31
 8001f7c:	469b      	mov	fp, r3
 8001f7e:	0b36      	lsrs	r6, r6, #12
 8001f80:	0d64      	lsrs	r4, r4, #21
 8001f82:	0fc9      	lsrs	r1, r1, #31
 8001f84:	0d52      	lsrs	r2, r2, #21
 8001f86:	4284      	cmp	r4, r0
 8001f88:	d019      	beq.n	8001fbe <__eqdf2+0x66>
 8001f8a:	4282      	cmp	r2, r0
 8001f8c:	d010      	beq.n	8001fb0 <__eqdf2+0x58>
 8001f8e:	2001      	movs	r0, #1
 8001f90:	4294      	cmp	r4, r2
 8001f92:	d10e      	bne.n	8001fb2 <__eqdf2+0x5a>
 8001f94:	454e      	cmp	r6, r9
 8001f96:	d10c      	bne.n	8001fb2 <__eqdf2+0x5a>
 8001f98:	2001      	movs	r0, #1
 8001f9a:	45c4      	cmp	ip, r8
 8001f9c:	d109      	bne.n	8001fb2 <__eqdf2+0x5a>
 8001f9e:	4559      	cmp	r1, fp
 8001fa0:	d017      	beq.n	8001fd2 <__eqdf2+0x7a>
 8001fa2:	2c00      	cmp	r4, #0
 8001fa4:	d105      	bne.n	8001fb2 <__eqdf2+0x5a>
 8001fa6:	0030      	movs	r0, r6
 8001fa8:	4328      	orrs	r0, r5
 8001faa:	1e43      	subs	r3, r0, #1
 8001fac:	4198      	sbcs	r0, r3
 8001fae:	e000      	b.n	8001fb2 <__eqdf2+0x5a>
 8001fb0:	2001      	movs	r0, #1
 8001fb2:	bcf0      	pop	{r4, r5, r6, r7}
 8001fb4:	46bb      	mov	fp, r7
 8001fb6:	46b2      	mov	sl, r6
 8001fb8:	46a9      	mov	r9, r5
 8001fba:	46a0      	mov	r8, r4
 8001fbc:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001fbe:	0033      	movs	r3, r6
 8001fc0:	2001      	movs	r0, #1
 8001fc2:	432b      	orrs	r3, r5
 8001fc4:	d1f5      	bne.n	8001fb2 <__eqdf2+0x5a>
 8001fc6:	42a2      	cmp	r2, r4
 8001fc8:	d1f3      	bne.n	8001fb2 <__eqdf2+0x5a>
 8001fca:	464b      	mov	r3, r9
 8001fcc:	433b      	orrs	r3, r7
 8001fce:	d1f0      	bne.n	8001fb2 <__eqdf2+0x5a>
 8001fd0:	e7e2      	b.n	8001f98 <__eqdf2+0x40>
 8001fd2:	2000      	movs	r0, #0
 8001fd4:	e7ed      	b.n	8001fb2 <__eqdf2+0x5a>
 8001fd6:	46c0      	nop			; (mov r8, r8)
 8001fd8:	000007ff 	.word	0x000007ff

08001fdc <__gedf2>:
 8001fdc:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001fde:	4647      	mov	r7, r8
 8001fe0:	46ce      	mov	lr, r9
 8001fe2:	0004      	movs	r4, r0
 8001fe4:	0018      	movs	r0, r3
 8001fe6:	0016      	movs	r6, r2
 8001fe8:	031b      	lsls	r3, r3, #12
 8001fea:	0b1b      	lsrs	r3, r3, #12
 8001fec:	4d2d      	ldr	r5, [pc, #180]	; (80020a4 <__gedf2+0xc8>)
 8001fee:	004a      	lsls	r2, r1, #1
 8001ff0:	4699      	mov	r9, r3
 8001ff2:	b580      	push	{r7, lr}
 8001ff4:	0043      	lsls	r3, r0, #1
 8001ff6:	030f      	lsls	r7, r1, #12
 8001ff8:	46a4      	mov	ip, r4
 8001ffa:	46b0      	mov	r8, r6
 8001ffc:	0b3f      	lsrs	r7, r7, #12
 8001ffe:	0d52      	lsrs	r2, r2, #21
 8002000:	0fc9      	lsrs	r1, r1, #31
 8002002:	0d5b      	lsrs	r3, r3, #21
 8002004:	0fc0      	lsrs	r0, r0, #31
 8002006:	42aa      	cmp	r2, r5
 8002008:	d021      	beq.n	800204e <__gedf2+0x72>
 800200a:	42ab      	cmp	r3, r5
 800200c:	d013      	beq.n	8002036 <__gedf2+0x5a>
 800200e:	2a00      	cmp	r2, #0
 8002010:	d122      	bne.n	8002058 <__gedf2+0x7c>
 8002012:	433c      	orrs	r4, r7
 8002014:	2b00      	cmp	r3, #0
 8002016:	d102      	bne.n	800201e <__gedf2+0x42>
 8002018:	464d      	mov	r5, r9
 800201a:	432e      	orrs	r6, r5
 800201c:	d022      	beq.n	8002064 <__gedf2+0x88>
 800201e:	2c00      	cmp	r4, #0
 8002020:	d010      	beq.n	8002044 <__gedf2+0x68>
 8002022:	4281      	cmp	r1, r0
 8002024:	d022      	beq.n	800206c <__gedf2+0x90>
 8002026:	2002      	movs	r0, #2
 8002028:	3901      	subs	r1, #1
 800202a:	4008      	ands	r0, r1
 800202c:	3801      	subs	r0, #1
 800202e:	bcc0      	pop	{r6, r7}
 8002030:	46b9      	mov	r9, r7
 8002032:	46b0      	mov	r8, r6
 8002034:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8002036:	464d      	mov	r5, r9
 8002038:	432e      	orrs	r6, r5
 800203a:	d129      	bne.n	8002090 <__gedf2+0xb4>
 800203c:	2a00      	cmp	r2, #0
 800203e:	d1f0      	bne.n	8002022 <__gedf2+0x46>
 8002040:	433c      	orrs	r4, r7
 8002042:	d1ee      	bne.n	8002022 <__gedf2+0x46>
 8002044:	2800      	cmp	r0, #0
 8002046:	d1f2      	bne.n	800202e <__gedf2+0x52>
 8002048:	2001      	movs	r0, #1
 800204a:	4240      	negs	r0, r0
 800204c:	e7ef      	b.n	800202e <__gedf2+0x52>
 800204e:	003d      	movs	r5, r7
 8002050:	4325      	orrs	r5, r4
 8002052:	d11d      	bne.n	8002090 <__gedf2+0xb4>
 8002054:	4293      	cmp	r3, r2
 8002056:	d0ee      	beq.n	8002036 <__gedf2+0x5a>
 8002058:	2b00      	cmp	r3, #0
 800205a:	d1e2      	bne.n	8002022 <__gedf2+0x46>
 800205c:	464c      	mov	r4, r9
 800205e:	4326      	orrs	r6, r4
 8002060:	d1df      	bne.n	8002022 <__gedf2+0x46>
 8002062:	e7e0      	b.n	8002026 <__gedf2+0x4a>
 8002064:	2000      	movs	r0, #0
 8002066:	2c00      	cmp	r4, #0
 8002068:	d0e1      	beq.n	800202e <__gedf2+0x52>
 800206a:	e7dc      	b.n	8002026 <__gedf2+0x4a>
 800206c:	429a      	cmp	r2, r3
 800206e:	dc0a      	bgt.n	8002086 <__gedf2+0xaa>
 8002070:	dbe8      	blt.n	8002044 <__gedf2+0x68>
 8002072:	454f      	cmp	r7, r9
 8002074:	d8d7      	bhi.n	8002026 <__gedf2+0x4a>
 8002076:	d00e      	beq.n	8002096 <__gedf2+0xba>
 8002078:	2000      	movs	r0, #0
 800207a:	454f      	cmp	r7, r9
 800207c:	d2d7      	bcs.n	800202e <__gedf2+0x52>
 800207e:	2900      	cmp	r1, #0
 8002080:	d0e2      	beq.n	8002048 <__gedf2+0x6c>
 8002082:	0008      	movs	r0, r1
 8002084:	e7d3      	b.n	800202e <__gedf2+0x52>
 8002086:	4243      	negs	r3, r0
 8002088:	4158      	adcs	r0, r3
 800208a:	0040      	lsls	r0, r0, #1
 800208c:	3801      	subs	r0, #1
 800208e:	e7ce      	b.n	800202e <__gedf2+0x52>
 8002090:	2002      	movs	r0, #2
 8002092:	4240      	negs	r0, r0
 8002094:	e7cb      	b.n	800202e <__gedf2+0x52>
 8002096:	45c4      	cmp	ip, r8
 8002098:	d8c5      	bhi.n	8002026 <__gedf2+0x4a>
 800209a:	2000      	movs	r0, #0
 800209c:	45c4      	cmp	ip, r8
 800209e:	d2c6      	bcs.n	800202e <__gedf2+0x52>
 80020a0:	e7ed      	b.n	800207e <__gedf2+0xa2>
 80020a2:	46c0      	nop			; (mov r8, r8)
 80020a4:	000007ff 	.word	0x000007ff

080020a8 <__ledf2>:
 80020a8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80020aa:	4647      	mov	r7, r8
 80020ac:	46ce      	mov	lr, r9
 80020ae:	0004      	movs	r4, r0
 80020b0:	0018      	movs	r0, r3
 80020b2:	0016      	movs	r6, r2
 80020b4:	031b      	lsls	r3, r3, #12
 80020b6:	0b1b      	lsrs	r3, r3, #12
 80020b8:	4d2c      	ldr	r5, [pc, #176]	; (800216c <__ledf2+0xc4>)
 80020ba:	004a      	lsls	r2, r1, #1
 80020bc:	4699      	mov	r9, r3
 80020be:	b580      	push	{r7, lr}
 80020c0:	0043      	lsls	r3, r0, #1
 80020c2:	030f      	lsls	r7, r1, #12
 80020c4:	46a4      	mov	ip, r4
 80020c6:	46b0      	mov	r8, r6
 80020c8:	0b3f      	lsrs	r7, r7, #12
 80020ca:	0d52      	lsrs	r2, r2, #21
 80020cc:	0fc9      	lsrs	r1, r1, #31
 80020ce:	0d5b      	lsrs	r3, r3, #21
 80020d0:	0fc0      	lsrs	r0, r0, #31
 80020d2:	42aa      	cmp	r2, r5
 80020d4:	d00d      	beq.n	80020f2 <__ledf2+0x4a>
 80020d6:	42ab      	cmp	r3, r5
 80020d8:	d010      	beq.n	80020fc <__ledf2+0x54>
 80020da:	2a00      	cmp	r2, #0
 80020dc:	d127      	bne.n	800212e <__ledf2+0x86>
 80020de:	433c      	orrs	r4, r7
 80020e0:	2b00      	cmp	r3, #0
 80020e2:	d111      	bne.n	8002108 <__ledf2+0x60>
 80020e4:	464d      	mov	r5, r9
 80020e6:	432e      	orrs	r6, r5
 80020e8:	d10e      	bne.n	8002108 <__ledf2+0x60>
 80020ea:	2000      	movs	r0, #0
 80020ec:	2c00      	cmp	r4, #0
 80020ee:	d015      	beq.n	800211c <__ledf2+0x74>
 80020f0:	e00e      	b.n	8002110 <__ledf2+0x68>
 80020f2:	003d      	movs	r5, r7
 80020f4:	4325      	orrs	r5, r4
 80020f6:	d110      	bne.n	800211a <__ledf2+0x72>
 80020f8:	4293      	cmp	r3, r2
 80020fa:	d118      	bne.n	800212e <__ledf2+0x86>
 80020fc:	464d      	mov	r5, r9
 80020fe:	432e      	orrs	r6, r5
 8002100:	d10b      	bne.n	800211a <__ledf2+0x72>
 8002102:	2a00      	cmp	r2, #0
 8002104:	d102      	bne.n	800210c <__ledf2+0x64>
 8002106:	433c      	orrs	r4, r7
 8002108:	2c00      	cmp	r4, #0
 800210a:	d00b      	beq.n	8002124 <__ledf2+0x7c>
 800210c:	4281      	cmp	r1, r0
 800210e:	d014      	beq.n	800213a <__ledf2+0x92>
 8002110:	2002      	movs	r0, #2
 8002112:	3901      	subs	r1, #1
 8002114:	4008      	ands	r0, r1
 8002116:	3801      	subs	r0, #1
 8002118:	e000      	b.n	800211c <__ledf2+0x74>
 800211a:	2002      	movs	r0, #2
 800211c:	bcc0      	pop	{r6, r7}
 800211e:	46b9      	mov	r9, r7
 8002120:	46b0      	mov	r8, r6
 8002122:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8002124:	2800      	cmp	r0, #0
 8002126:	d1f9      	bne.n	800211c <__ledf2+0x74>
 8002128:	2001      	movs	r0, #1
 800212a:	4240      	negs	r0, r0
 800212c:	e7f6      	b.n	800211c <__ledf2+0x74>
 800212e:	2b00      	cmp	r3, #0
 8002130:	d1ec      	bne.n	800210c <__ledf2+0x64>
 8002132:	464c      	mov	r4, r9
 8002134:	4326      	orrs	r6, r4
 8002136:	d1e9      	bne.n	800210c <__ledf2+0x64>
 8002138:	e7ea      	b.n	8002110 <__ledf2+0x68>
 800213a:	429a      	cmp	r2, r3
 800213c:	dd04      	ble.n	8002148 <__ledf2+0xa0>
 800213e:	4243      	negs	r3, r0
 8002140:	4158      	adcs	r0, r3
 8002142:	0040      	lsls	r0, r0, #1
 8002144:	3801      	subs	r0, #1
 8002146:	e7e9      	b.n	800211c <__ledf2+0x74>
 8002148:	429a      	cmp	r2, r3
 800214a:	dbeb      	blt.n	8002124 <__ledf2+0x7c>
 800214c:	454f      	cmp	r7, r9
 800214e:	d8df      	bhi.n	8002110 <__ledf2+0x68>
 8002150:	d006      	beq.n	8002160 <__ledf2+0xb8>
 8002152:	2000      	movs	r0, #0
 8002154:	454f      	cmp	r7, r9
 8002156:	d2e1      	bcs.n	800211c <__ledf2+0x74>
 8002158:	2900      	cmp	r1, #0
 800215a:	d0e5      	beq.n	8002128 <__ledf2+0x80>
 800215c:	0008      	movs	r0, r1
 800215e:	e7dd      	b.n	800211c <__ledf2+0x74>
 8002160:	45c4      	cmp	ip, r8
 8002162:	d8d5      	bhi.n	8002110 <__ledf2+0x68>
 8002164:	2000      	movs	r0, #0
 8002166:	45c4      	cmp	ip, r8
 8002168:	d2d8      	bcs.n	800211c <__ledf2+0x74>
 800216a:	e7f5      	b.n	8002158 <__ledf2+0xb0>
 800216c:	000007ff 	.word	0x000007ff

08002170 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8002170:	b580      	push	{r7, lr}
 8002172:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8002174:	f001 fca8 	bl	8003ac8 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8002178:	f000 f87e 	bl	8002278 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800217c:	f000 f930 	bl	80023e0 <MX_GPIO_Init>
  MX_ADC1_Init();
 8002180:	f000 f8c2 	bl	8002308 <MX_ADC1_Init>
  /* USER CODE BEGIN 2 */
  HAL_ADC_Start_IT(&hadc1);
 8002184:	4b39      	ldr	r3, [pc, #228]	; (800226c <main+0xfc>)
 8002186:	0018      	movs	r0, r3
 8002188:	f002 f832 	bl	80041f0 <HAL_ADC_Start_IT>
  HAL_Delay(1500);
 800218c:	4b38      	ldr	r3, [pc, #224]	; (8002270 <main+0x100>)
 800218e:	0018      	movs	r0, r3
 8002190:	f001 fd20 	bl	8003bd4 <HAL_Delay>
  /* USER CODE BEGIN WHILE */

  while (1)
  {

	  Barrido1(2,60,2500);Blink(2,2000);
 8002194:	4b37      	ldr	r3, [pc, #220]	; (8002274 <main+0x104>)
 8002196:	001a      	movs	r2, r3
 8002198:	213c      	movs	r1, #60	; 0x3c
 800219a:	2002      	movs	r0, #2
 800219c:	f000 fb04 	bl	80027a8 <Barrido1>
 80021a0:	23fa      	movs	r3, #250	; 0xfa
 80021a2:	00db      	lsls	r3, r3, #3
 80021a4:	0019      	movs	r1, r3
 80021a6:	2002      	movs	r0, #2
 80021a8:	f001 fb3e 	bl	8003828 <Blink>
	  ArmarIzquierda(2,30,2000);Blink(2,2000);
 80021ac:	23fa      	movs	r3, #250	; 0xfa
 80021ae:	00db      	lsls	r3, r3, #3
 80021b0:	001a      	movs	r2, r3
 80021b2:	211e      	movs	r1, #30
 80021b4:	2002      	movs	r0, #2
 80021b6:	f001 f8f3 	bl	80033a0 <ArmarIzquierda>
 80021ba:	23fa      	movs	r3, #250	; 0xfa
 80021bc:	00db      	lsls	r3, r3, #3
 80021be:	0019      	movs	r1, r3
 80021c0:	2002      	movs	r0, #2
 80021c2:	f001 fb31 	bl	8003828 <Blink>
	  VolumenAbrir(2,30,2500);Blink(2,2000);
 80021c6:	4b2b      	ldr	r3, [pc, #172]	; (8002274 <main+0x104>)
 80021c8:	001a      	movs	r2, r3
 80021ca:	211e      	movs	r1, #30
 80021cc:	2002      	movs	r0, #2
 80021ce:	f000 ff59 	bl	8003084 <VolumenAbrir>
 80021d2:	23fa      	movs	r3, #250	; 0xfa
 80021d4:	00db      	lsls	r3, r3, #3
 80021d6:	0019      	movs	r1, r3
 80021d8:	2002      	movs	r0, #2
 80021da:	f001 fb25 	bl	8003828 <Blink>
	  EncenderAleatorio(2,150,2000);Blink(2,2000);
 80021de:	23fa      	movs	r3, #250	; 0xfa
 80021e0:	00db      	lsls	r3, r3, #3
 80021e2:	001a      	movs	r2, r3
 80021e4:	2196      	movs	r1, #150	; 0x96
 80021e6:	2002      	movs	r0, #2
 80021e8:	f001 f9c0 	bl	800356c <EncenderAleatorio>
 80021ec:	23fa      	movs	r3, #250	; 0xfa
 80021ee:	00db      	lsls	r3, r3, #3
 80021f0:	0019      	movs	r1, r3
 80021f2:	2002      	movs	r0, #2
 80021f4:	f001 fb18 	bl	8003828 <Blink>
	  Girar(4,100);Blink(2,2000);
 80021f8:	2164      	movs	r1, #100	; 0x64
 80021fa:	2004      	movs	r0, #4
 80021fc:	f000 fef2 	bl	8002fe4 <Girar>
 8002200:	23fa      	movs	r3, #250	; 0xfa
 8002202:	00db      	lsls	r3, r3, #3
 8002204:	0019      	movs	r1, r3
 8002206:	2002      	movs	r0, #2
 8002208:	f001 fb0e 	bl	8003828 <Blink>
	  VolumenCerrar(2,30,2500);Blink(2,2000);
 800220c:	4b19      	ldr	r3, [pc, #100]	; (8002274 <main+0x104>)
 800220e:	001a      	movs	r2, r3
 8002210:	211e      	movs	r1, #30
 8002212:	2002      	movs	r0, #2
 8002214:	f000 fffe 	bl	8003214 <VolumenCerrar>
 8002218:	23fa      	movs	r3, #250	; 0xfa
 800221a:	00db      	lsls	r3, r3, #3
 800221c:	0019      	movs	r1, r3
 800221e:	2002      	movs	r0, #2
 8002220:	f001 fb02 	bl	8003828 <Blink>

	  CerrarApagar(1,150,2000);
 8002224:	23fa      	movs	r3, #250	; 0xfa
 8002226:	00db      	lsls	r3, r3, #3
 8002228:	001a      	movs	r2, r3
 800222a:	2196      	movs	r1, #150	; 0x96
 800222c:	2001      	movs	r0, #1
 800222e:	f000 fd5f 	bl	8002cf0 <CerrarApagar>
	  AbrirApagar(1,150,2000);
 8002232:	23fa      	movs	r3, #250	; 0xfa
 8002234:	00db      	lsls	r3, r3, #3
 8002236:	001a      	movs	r2, r3
 8002238:	2196      	movs	r1, #150	; 0x96
 800223a:	2001      	movs	r0, #1
 800223c:	f000 fbec 	bl	8002a18 <AbrirApagar>
	  AbrirApagar(1,150,2000);
 8002240:	23fa      	movs	r3, #250	; 0xfa
 8002242:	00db      	lsls	r3, r3, #3
 8002244:	001a      	movs	r2, r3
 8002246:	2196      	movs	r1, #150	; 0x96
 8002248:	2001      	movs	r0, #1
 800224a:	f000 fbe5 	bl	8002a18 <AbrirApagar>
	  CerrarApagar(1,150,2000);
 800224e:	23fa      	movs	r3, #250	; 0xfa
 8002250:	00db      	lsls	r3, r3, #3
 8002252:	001a      	movs	r2, r3
 8002254:	2196      	movs	r1, #150	; 0x96
 8002256:	2001      	movs	r0, #1
 8002258:	f000 fd4a 	bl	8002cf0 <CerrarApagar>
	  Blink(2,2000);
 800225c:	23fa      	movs	r3, #250	; 0xfa
 800225e:	00db      	lsls	r3, r3, #3
 8002260:	0019      	movs	r1, r3
 8002262:	2002      	movs	r0, #2
 8002264:	f001 fae0 	bl	8003828 <Blink>
	  Barrido1(2,60,2500);Blink(2,2000);
 8002268:	e794      	b.n	8002194 <main+0x24>
 800226a:	46c0      	nop			; (mov r8, r8)
 800226c:	2000002c 	.word	0x2000002c
 8002270:	000005dc 	.word	0x000005dc
 8002274:	000009c4 	.word	0x000009c4

08002278 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8002278:	b590      	push	{r4, r7, lr}
 800227a:	b093      	sub	sp, #76	; 0x4c
 800227c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800227e:	2414      	movs	r4, #20
 8002280:	193b      	adds	r3, r7, r4
 8002282:	0018      	movs	r0, r3
 8002284:	2334      	movs	r3, #52	; 0x34
 8002286:	001a      	movs	r2, r3
 8002288:	2100      	movs	r1, #0
 800228a:	f003 fb15 	bl	80058b8 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800228e:	1d3b      	adds	r3, r7, #4
 8002290:	0018      	movs	r0, r3
 8002292:	2310      	movs	r3, #16
 8002294:	001a      	movs	r2, r3
 8002296:	2100      	movs	r1, #0
 8002298:	f003 fb0e 	bl	80058b8 <memset>

  /** Configure the main internal regulator output voltage
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1);
 800229c:	2380      	movs	r3, #128	; 0x80
 800229e:	009b      	lsls	r3, r3, #2
 80022a0:	0018      	movs	r0, r3
 80022a2:	f002 fe2f 	bl	8004f04 <HAL_PWREx_ControlVoltageScaling>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80022a6:	193b      	adds	r3, r7, r4
 80022a8:	2202      	movs	r2, #2
 80022aa:	601a      	str	r2, [r3, #0]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80022ac:	193b      	adds	r3, r7, r4
 80022ae:	2280      	movs	r2, #128	; 0x80
 80022b0:	0052      	lsls	r2, r2, #1
 80022b2:	60da      	str	r2, [r3, #12]
  RCC_OscInitStruct.HSIDiv = RCC_HSI_DIV1;
 80022b4:	193b      	adds	r3, r7, r4
 80022b6:	2200      	movs	r2, #0
 80022b8:	611a      	str	r2, [r3, #16]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80022ba:	193b      	adds	r3, r7, r4
 80022bc:	2240      	movs	r2, #64	; 0x40
 80022be:	615a      	str	r2, [r3, #20]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 80022c0:	193b      	adds	r3, r7, r4
 80022c2:	2200      	movs	r2, #0
 80022c4:	61da      	str	r2, [r3, #28]
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80022c6:	193b      	adds	r3, r7, r4
 80022c8:	0018      	movs	r0, r3
 80022ca:	f002 fe5b 	bl	8004f84 <HAL_RCC_OscConfig>
 80022ce:	1e03      	subs	r3, r0, #0
 80022d0:	d001      	beq.n	80022d6 <SystemClock_Config+0x5e>
  {
    Error_Handler();
 80022d2:	f001 fb2f 	bl	8003934 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80022d6:	1d3b      	adds	r3, r7, #4
 80022d8:	2207      	movs	r2, #7
 80022da:	601a      	str	r2, [r3, #0]
                              |RCC_CLOCKTYPE_PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 80022dc:	1d3b      	adds	r3, r7, #4
 80022de:	2200      	movs	r2, #0
 80022e0:	605a      	str	r2, [r3, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80022e2:	1d3b      	adds	r3, r7, #4
 80022e4:	2200      	movs	r2, #0
 80022e6:	609a      	str	r2, [r3, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80022e8:	1d3b      	adds	r3, r7, #4
 80022ea:	2200      	movs	r2, #0
 80022ec:	60da      	str	r2, [r3, #12]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 80022ee:	1d3b      	adds	r3, r7, #4
 80022f0:	2100      	movs	r1, #0
 80022f2:	0018      	movs	r0, r3
 80022f4:	f003 f956 	bl	80055a4 <HAL_RCC_ClockConfig>
 80022f8:	1e03      	subs	r3, r0, #0
 80022fa:	d001      	beq.n	8002300 <SystemClock_Config+0x88>
  {
    Error_Handler();
 80022fc:	f001 fb1a 	bl	8003934 <Error_Handler>
  }
}
 8002300:	46c0      	nop			; (mov r8, r8)
 8002302:	46bd      	mov	sp, r7
 8002304:	b013      	add	sp, #76	; 0x4c
 8002306:	bd90      	pop	{r4, r7, pc}

08002308 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8002308:	b580      	push	{r7, lr}
 800230a:	b084      	sub	sp, #16
 800230c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 800230e:	1d3b      	adds	r3, r7, #4
 8002310:	0018      	movs	r0, r3
 8002312:	230c      	movs	r3, #12
 8002314:	001a      	movs	r2, r3
 8002316:	2100      	movs	r1, #0
 8002318:	f003 face 	bl	80058b8 <memset>

  /* USER CODE END ADC1_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 800231c:	4b2d      	ldr	r3, [pc, #180]	; (80023d4 <MX_ADC1_Init+0xcc>)
 800231e:	4a2e      	ldr	r2, [pc, #184]	; (80023d8 <MX_ADC1_Init+0xd0>)
 8002320:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV2;
 8002322:	4b2c      	ldr	r3, [pc, #176]	; (80023d4 <MX_ADC1_Init+0xcc>)
 8002324:	2280      	movs	r2, #128	; 0x80
 8002326:	05d2      	lsls	r2, r2, #23
 8002328:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 800232a:	4b2a      	ldr	r3, [pc, #168]	; (80023d4 <MX_ADC1_Init+0xcc>)
 800232c:	2200      	movs	r2, #0
 800232e:	609a      	str	r2, [r3, #8]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8002330:	4b28      	ldr	r3, [pc, #160]	; (80023d4 <MX_ADC1_Init+0xcc>)
 8002332:	2200      	movs	r2, #0
 8002334:	60da      	str	r2, [r3, #12]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8002336:	4b27      	ldr	r3, [pc, #156]	; (80023d4 <MX_ADC1_Init+0xcc>)
 8002338:	2200      	movs	r2, #0
 800233a:	611a      	str	r2, [r3, #16]
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 800233c:	4b25      	ldr	r3, [pc, #148]	; (80023d4 <MX_ADC1_Init+0xcc>)
 800233e:	2204      	movs	r2, #4
 8002340:	615a      	str	r2, [r3, #20]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 8002342:	4b24      	ldr	r3, [pc, #144]	; (80023d4 <MX_ADC1_Init+0xcc>)
 8002344:	2200      	movs	r2, #0
 8002346:	761a      	strb	r2, [r3, #24]
  hadc1.Init.LowPowerAutoPowerOff = DISABLE;
 8002348:	4b22      	ldr	r3, [pc, #136]	; (80023d4 <MX_ADC1_Init+0xcc>)
 800234a:	2200      	movs	r2, #0
 800234c:	765a      	strb	r2, [r3, #25]
  hadc1.Init.ContinuousConvMode = DISABLE;
 800234e:	4b21      	ldr	r3, [pc, #132]	; (80023d4 <MX_ADC1_Init+0xcc>)
 8002350:	2200      	movs	r2, #0
 8002352:	769a      	strb	r2, [r3, #26]
  hadc1.Init.NbrOfConversion = 1;
 8002354:	4b1f      	ldr	r3, [pc, #124]	; (80023d4 <MX_ADC1_Init+0xcc>)
 8002356:	2201      	movs	r2, #1
 8002358:	61da      	str	r2, [r3, #28]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 800235a:	4b1e      	ldr	r3, [pc, #120]	; (80023d4 <MX_ADC1_Init+0xcc>)
 800235c:	2220      	movs	r2, #32
 800235e:	2100      	movs	r1, #0
 8002360:	5499      	strb	r1, [r3, r2]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8002362:	4b1c      	ldr	r3, [pc, #112]	; (80023d4 <MX_ADC1_Init+0xcc>)
 8002364:	2200      	movs	r2, #0
 8002366:	625a      	str	r2, [r3, #36]	; 0x24
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8002368:	4b1a      	ldr	r3, [pc, #104]	; (80023d4 <MX_ADC1_Init+0xcc>)
 800236a:	2200      	movs	r2, #0
 800236c:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.DMAContinuousRequests = DISABLE;
 800236e:	4b19      	ldr	r3, [pc, #100]	; (80023d4 <MX_ADC1_Init+0xcc>)
 8002370:	222c      	movs	r2, #44	; 0x2c
 8002372:	2100      	movs	r1, #0
 8002374:	5499      	strb	r1, [r3, r2]
  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 8002376:	4b17      	ldr	r3, [pc, #92]	; (80023d4 <MX_ADC1_Init+0xcc>)
 8002378:	2200      	movs	r2, #0
 800237a:	631a      	str	r2, [r3, #48]	; 0x30
  hadc1.Init.SamplingTimeCommon1 = ADC_SAMPLETIME_160CYCLES_5;
 800237c:	4b15      	ldr	r3, [pc, #84]	; (80023d4 <MX_ADC1_Init+0xcc>)
 800237e:	2207      	movs	r2, #7
 8002380:	635a      	str	r2, [r3, #52]	; 0x34
  hadc1.Init.SamplingTimeCommon2 = ADC_SAMPLETIME_160CYCLES_5;
 8002382:	4b14      	ldr	r3, [pc, #80]	; (80023d4 <MX_ADC1_Init+0xcc>)
 8002384:	2207      	movs	r2, #7
 8002386:	639a      	str	r2, [r3, #56]	; 0x38
  hadc1.Init.OversamplingMode = DISABLE;
 8002388:	4b12      	ldr	r3, [pc, #72]	; (80023d4 <MX_ADC1_Init+0xcc>)
 800238a:	223c      	movs	r2, #60	; 0x3c
 800238c:	2100      	movs	r1, #0
 800238e:	5499      	strb	r1, [r3, r2]
  hadc1.Init.TriggerFrequencyMode = ADC_TRIGGER_FREQ_HIGH;
 8002390:	4b10      	ldr	r3, [pc, #64]	; (80023d4 <MX_ADC1_Init+0xcc>)
 8002392:	2200      	movs	r2, #0
 8002394:	64da      	str	r2, [r3, #76]	; 0x4c
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8002396:	4b0f      	ldr	r3, [pc, #60]	; (80023d4 <MX_ADC1_Init+0xcc>)
 8002398:	0018      	movs	r0, r3
 800239a:	f001 fd81 	bl	8003ea0 <HAL_ADC_Init>
 800239e:	1e03      	subs	r3, r0, #0
 80023a0:	d001      	beq.n	80023a6 <MX_ADC1_Init+0x9e>
  {
    Error_Handler();
 80023a2:	f001 fac7 	bl	8003934 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_11;
 80023a6:	1d3b      	adds	r3, r7, #4
 80023a8:	4a0c      	ldr	r2, [pc, #48]	; (80023dc <MX_ADC1_Init+0xd4>)
 80023aa:	601a      	str	r2, [r3, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 80023ac:	1d3b      	adds	r3, r7, #4
 80023ae:	2200      	movs	r2, #0
 80023b0:	605a      	str	r2, [r3, #4]
  sConfig.SamplingTime = ADC_SAMPLINGTIME_COMMON_1;
 80023b2:	1d3b      	adds	r3, r7, #4
 80023b4:	2200      	movs	r2, #0
 80023b6:	609a      	str	r2, [r3, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80023b8:	1d3a      	adds	r2, r7, #4
 80023ba:	4b06      	ldr	r3, [pc, #24]	; (80023d4 <MX_ADC1_Init+0xcc>)
 80023bc:	0011      	movs	r1, r2
 80023be:	0018      	movs	r0, r3
 80023c0:	f002 f8c2 	bl	8004548 <HAL_ADC_ConfigChannel>
 80023c4:	1e03      	subs	r3, r0, #0
 80023c6:	d001      	beq.n	80023cc <MX_ADC1_Init+0xc4>
  {
    Error_Handler();
 80023c8:	f001 fab4 	bl	8003934 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 80023cc:	46c0      	nop			; (mov r8, r8)
 80023ce:	46bd      	mov	sp, r7
 80023d0:	b004      	add	sp, #16
 80023d2:	bd80      	pop	{r7, pc}
 80023d4:	2000002c 	.word	0x2000002c
 80023d8:	40012400 	.word	0x40012400
 80023dc:	2c000800 	.word	0x2c000800

080023e0 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80023e0:	b590      	push	{r4, r7, lr}
 80023e2:	b089      	sub	sp, #36	; 0x24
 80023e4:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80023e6:	240c      	movs	r4, #12
 80023e8:	193b      	adds	r3, r7, r4
 80023ea:	0018      	movs	r0, r3
 80023ec:	2314      	movs	r3, #20
 80023ee:	001a      	movs	r2, r3
 80023f0:	2100      	movs	r1, #0
 80023f2:	f003 fa61 	bl	80058b8 <memset>

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80023f6:	4b39      	ldr	r3, [pc, #228]	; (80024dc <MX_GPIO_Init+0xfc>)
 80023f8:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80023fa:	4b38      	ldr	r3, [pc, #224]	; (80024dc <MX_GPIO_Init+0xfc>)
 80023fc:	2102      	movs	r1, #2
 80023fe:	430a      	orrs	r2, r1
 8002400:	635a      	str	r2, [r3, #52]	; 0x34
 8002402:	4b36      	ldr	r3, [pc, #216]	; (80024dc <MX_GPIO_Init+0xfc>)
 8002404:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002406:	2202      	movs	r2, #2
 8002408:	4013      	ands	r3, r2
 800240a:	60bb      	str	r3, [r7, #8]
 800240c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800240e:	4b33      	ldr	r3, [pc, #204]	; (80024dc <MX_GPIO_Init+0xfc>)
 8002410:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8002412:	4b32      	ldr	r3, [pc, #200]	; (80024dc <MX_GPIO_Init+0xfc>)
 8002414:	2104      	movs	r1, #4
 8002416:	430a      	orrs	r2, r1
 8002418:	635a      	str	r2, [r3, #52]	; 0x34
 800241a:	4b30      	ldr	r3, [pc, #192]	; (80024dc <MX_GPIO_Init+0xfc>)
 800241c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800241e:	2204      	movs	r2, #4
 8002420:	4013      	ands	r3, r2
 8002422:	607b      	str	r3, [r7, #4]
 8002424:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8002426:	4b2d      	ldr	r3, [pc, #180]	; (80024dc <MX_GPIO_Init+0xfc>)
 8002428:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800242a:	4b2c      	ldr	r3, [pc, #176]	; (80024dc <MX_GPIO_Init+0xfc>)
 800242c:	2101      	movs	r1, #1
 800242e:	430a      	orrs	r2, r1
 8002430:	635a      	str	r2, [r3, #52]	; 0x34
 8002432:	4b2a      	ldr	r3, [pc, #168]	; (80024dc <MX_GPIO_Init+0xfc>)
 8002434:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002436:	2201      	movs	r2, #1
 8002438:	4013      	ands	r3, r2
 800243a:	603b      	str	r3, [r7, #0]
 800243c:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LED1_Pin|LED12_Pin|LED13_Pin|LED14_Pin
 800243e:	4928      	ldr	r1, [pc, #160]	; (80024e0 <MX_GPIO_Init+0x100>)
 8002440:	4b28      	ldr	r3, [pc, #160]	; (80024e4 <MX_GPIO_Init+0x104>)
 8002442:	2200      	movs	r2, #0
 8002444:	0018      	movs	r0, r3
 8002446:	f002 fd3f 	bl	8004ec8 <HAL_GPIO_WritePin>
                          |LED22_Pin|LED23_Pin|LED24_Pin|LED25_Pin
                          |LED26_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, LED2_Pin|LED3_Pin|LED17_Pin, GPIO_PIN_RESET);
 800244a:	4927      	ldr	r1, [pc, #156]	; (80024e8 <MX_GPIO_Init+0x108>)
 800244c:	4b27      	ldr	r3, [pc, #156]	; (80024ec <MX_GPIO_Init+0x10c>)
 800244e:	2200      	movs	r2, #0
 8002450:	0018      	movs	r0, r3
 8002452:	f002 fd39 	bl	8004ec8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, LED4_Pin|LED5_Pin|LED6_Pin|LED7_Pin
 8002456:	4926      	ldr	r1, [pc, #152]	; (80024f0 <MX_GPIO_Init+0x110>)
 8002458:	23a0      	movs	r3, #160	; 0xa0
 800245a:	05db      	lsls	r3, r3, #23
 800245c:	2200      	movs	r2, #0
 800245e:	0018      	movs	r0, r3
 8002460:	f002 fd32 	bl	8004ec8 <HAL_GPIO_WritePin>
                          |LED20_Pin|LED21_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pins : LED1_Pin LED12_Pin LED13_Pin LED14_Pin
                           LED22_Pin LED23_Pin LED24_Pin LED25_Pin
                           LED26_Pin */
  GPIO_InitStruct.Pin = LED1_Pin|LED12_Pin|LED13_Pin|LED14_Pin
 8002464:	193b      	adds	r3, r7, r4
 8002466:	4a1e      	ldr	r2, [pc, #120]	; (80024e0 <MX_GPIO_Init+0x100>)
 8002468:	601a      	str	r2, [r3, #0]
                          |LED22_Pin|LED23_Pin|LED24_Pin|LED25_Pin
                          |LED26_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_OD;
 800246a:	193b      	adds	r3, r7, r4
 800246c:	2211      	movs	r2, #17
 800246e:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002470:	193b      	adds	r3, r7, r4
 8002472:	2200      	movs	r2, #0
 8002474:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002476:	193b      	adds	r3, r7, r4
 8002478:	2200      	movs	r2, #0
 800247a:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800247c:	193b      	adds	r3, r7, r4
 800247e:	4a19      	ldr	r2, [pc, #100]	; (80024e4 <MX_GPIO_Init+0x104>)
 8002480:	0019      	movs	r1, r3
 8002482:	0010      	movs	r0, r2
 8002484:	f002 fbbc 	bl	8004c00 <HAL_GPIO_Init>

  /*Configure GPIO pins : LED2_Pin LED3_Pin LED17_Pin */
  GPIO_InitStruct.Pin = LED2_Pin|LED3_Pin|LED17_Pin;
 8002488:	193b      	adds	r3, r7, r4
 800248a:	4a17      	ldr	r2, [pc, #92]	; (80024e8 <MX_GPIO_Init+0x108>)
 800248c:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_OD;
 800248e:	193b      	adds	r3, r7, r4
 8002490:	2211      	movs	r2, #17
 8002492:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002494:	193b      	adds	r3, r7, r4
 8002496:	2200      	movs	r2, #0
 8002498:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800249a:	193b      	adds	r3, r7, r4
 800249c:	2200      	movs	r2, #0
 800249e:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80024a0:	193b      	adds	r3, r7, r4
 80024a2:	4a12      	ldr	r2, [pc, #72]	; (80024ec <MX_GPIO_Init+0x10c>)
 80024a4:	0019      	movs	r1, r3
 80024a6:	0010      	movs	r0, r2
 80024a8:	f002 fbaa 	bl	8004c00 <HAL_GPIO_Init>

  /*Configure GPIO pins : LED4_Pin LED5_Pin LED6_Pin LED7_Pin
                           LED8_Pin LED9_Pin LED10_Pin LED11_Pin
                           LED15_Pin LED16_Pin LED18_Pin LED19_Pin
                           LED20_Pin LED21_Pin */
  GPIO_InitStruct.Pin = LED4_Pin|LED5_Pin|LED6_Pin|LED7_Pin
 80024ac:	0021      	movs	r1, r4
 80024ae:	187b      	adds	r3, r7, r1
 80024b0:	4a0f      	ldr	r2, [pc, #60]	; (80024f0 <MX_GPIO_Init+0x110>)
 80024b2:	601a      	str	r2, [r3, #0]
                          |LED8_Pin|LED9_Pin|LED10_Pin|LED11_Pin
                          |LED15_Pin|LED16_Pin|LED18_Pin|LED19_Pin
                          |LED20_Pin|LED21_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_OD;
 80024b4:	187b      	adds	r3, r7, r1
 80024b6:	2211      	movs	r2, #17
 80024b8:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80024ba:	187b      	adds	r3, r7, r1
 80024bc:	2200      	movs	r2, #0
 80024be:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80024c0:	187b      	adds	r3, r7, r1
 80024c2:	2200      	movs	r2, #0
 80024c4:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80024c6:	187a      	adds	r2, r7, r1
 80024c8:	23a0      	movs	r3, #160	; 0xa0
 80024ca:	05db      	lsls	r3, r3, #23
 80024cc:	0011      	movs	r1, r2
 80024ce:	0018      	movs	r0, r3
 80024d0:	f002 fb96 	bl	8004c00 <HAL_GPIO_Init>

}
 80024d4:	46c0      	nop			; (mov r8, r8)
 80024d6:	46bd      	mov	sp, r7
 80024d8:	b009      	add	sp, #36	; 0x24
 80024da:	bd90      	pop	{r4, r7, pc}
 80024dc:	40021000 	.word	0x40021000
 80024e0:	0000037f 	.word	0x0000037f
 80024e4:	50000400 	.word	0x50000400
 80024e8:	0000c040 	.word	0x0000c040
 80024ec:	50000800 	.word	0x50000800
 80024f0:	00009fff 	.word	0x00009fff

080024f4 <HAL_ADC_ConvCpltCallback>:

/* USER CODE BEGIN 4 */
void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc){
 80024f4:	b580      	push	{r7, lr}
 80024f6:	b082      	sub	sp, #8
 80024f8:	af00      	add	r7, sp, #0
 80024fa:	6078      	str	r0, [r7, #4]
	adc = HAL_ADC_GetValue(&hadc1);
 80024fc:	4b0e      	ldr	r3, [pc, #56]	; (8002538 <HAL_ADC_ConvCpltCallback+0x44>)
 80024fe:	0018      	movs	r0, r3
 8002500:	f001 feee 	bl	80042e0 <HAL_ADC_GetValue>
 8002504:	0003      	movs	r3, r0
 8002506:	b29a      	uxth	r2, r3
 8002508:	4b0c      	ldr	r3, [pc, #48]	; (800253c <HAL_ADC_ConvCpltCallback+0x48>)
 800250a:	801a      	strh	r2, [r3, #0]
	vel = (float)adc/1023;
 800250c:	4b0b      	ldr	r3, [pc, #44]	; (800253c <HAL_ADC_ConvCpltCallback+0x48>)
 800250e:	881b      	ldrh	r3, [r3, #0]
 8002510:	0018      	movs	r0, r3
 8002512:	f7fe fcd1 	bl	8000eb8 <__aeabi_ui2f>
 8002516:	1c03      	adds	r3, r0, #0
 8002518:	4909      	ldr	r1, [pc, #36]	; (8002540 <HAL_ADC_ConvCpltCallback+0x4c>)
 800251a:	1c18      	adds	r0, r3, #0
 800251c:	f7fe f852 	bl	80005c4 <__aeabi_fdiv>
 8002520:	1c03      	adds	r3, r0, #0
 8002522:	1c1a      	adds	r2, r3, #0
 8002524:	4b07      	ldr	r3, [pc, #28]	; (8002544 <HAL_ADC_ConvCpltCallback+0x50>)
 8002526:	601a      	str	r2, [r3, #0]
	HAL_ADC_Start_IT(&hadc1);
 8002528:	4b03      	ldr	r3, [pc, #12]	; (8002538 <HAL_ADC_ConvCpltCallback+0x44>)
 800252a:	0018      	movs	r0, r3
 800252c:	f001 fe60 	bl	80041f0 <HAL_ADC_Start_IT>
}
 8002530:	46c0      	nop			; (mov r8, r8)
 8002532:	46bd      	mov	sp, r7
 8002534:	b002      	add	sp, #8
 8002536:	bd80      	pop	{r7, pc}
 8002538:	2000002c 	.word	0x2000002c
 800253c:	20000090 	.word	0x20000090
 8002540:	447fc000 	.word	0x447fc000
 8002544:	20000094 	.word	0x20000094

08002548 <Refresh_ADC_Value>:

float Refresh_ADC_Value(void){
 8002548:	b580      	push	{r7, lr}
 800254a:	af00      	add	r7, sp, #0
	adc = HAL_ADC_GetValue(&hadc1);
 800254c:	4b0f      	ldr	r3, [pc, #60]	; (800258c <Refresh_ADC_Value+0x44>)
 800254e:	0018      	movs	r0, r3
 8002550:	f001 fec6 	bl	80042e0 <HAL_ADC_GetValue>
 8002554:	0003      	movs	r3, r0
 8002556:	b29a      	uxth	r2, r3
 8002558:	4b0d      	ldr	r3, [pc, #52]	; (8002590 <Refresh_ADC_Value+0x48>)
 800255a:	801a      	strh	r2, [r3, #0]
	vel = (float)adc/1023;
 800255c:	4b0c      	ldr	r3, [pc, #48]	; (8002590 <Refresh_ADC_Value+0x48>)
 800255e:	881b      	ldrh	r3, [r3, #0]
 8002560:	0018      	movs	r0, r3
 8002562:	f7fe fca9 	bl	8000eb8 <__aeabi_ui2f>
 8002566:	1c03      	adds	r3, r0, #0
 8002568:	490a      	ldr	r1, [pc, #40]	; (8002594 <Refresh_ADC_Value+0x4c>)
 800256a:	1c18      	adds	r0, r3, #0
 800256c:	f7fe f82a 	bl	80005c4 <__aeabi_fdiv>
 8002570:	1c03      	adds	r3, r0, #0
 8002572:	1c1a      	adds	r2, r3, #0
 8002574:	4b08      	ldr	r3, [pc, #32]	; (8002598 <Refresh_ADC_Value+0x50>)
 8002576:	601a      	str	r2, [r3, #0]
	HAL_ADC_Start_IT(&hadc1);
 8002578:	4b04      	ldr	r3, [pc, #16]	; (800258c <Refresh_ADC_Value+0x44>)
 800257a:	0018      	movs	r0, r3
 800257c:	f001 fe38 	bl	80041f0 <HAL_ADC_Start_IT>
	return vel;
 8002580:	4b05      	ldr	r3, [pc, #20]	; (8002598 <Refresh_ADC_Value+0x50>)
 8002582:	681b      	ldr	r3, [r3, #0]
}
 8002584:	1c18      	adds	r0, r3, #0
 8002586:	46bd      	mov	sp, r7
 8002588:	bd80      	pop	{r7, pc}
 800258a:	46c0      	nop			; (mov r8, r8)
 800258c:	2000002c 	.word	0x2000002c
 8002590:	20000090 	.word	0x20000090
 8002594:	447fc000 	.word	0x447fc000
 8002598:	20000094 	.word	0x20000094

0800259c <ControlLeds>:

void ControlLeds(uint8_t led, uint8_t state){
 800259c:	b580      	push	{r7, lr}
 800259e:	b082      	sub	sp, #8
 80025a0:	af00      	add	r7, sp, #0
 80025a2:	0002      	movs	r2, r0
 80025a4:	1dfb      	adds	r3, r7, #7
 80025a6:	701a      	strb	r2, [r3, #0]
 80025a8:	1dbb      	adds	r3, r7, #6
 80025aa:	1c0a      	adds	r2, r1, #0
 80025ac:	701a      	strb	r2, [r3, #0]
	switch(led){
 80025ae:	1dfb      	adds	r3, r7, #7
 80025b0:	781b      	ldrb	r3, [r3, #0]
 80025b2:	2b1a      	cmp	r3, #26
 80025b4:	d900      	bls.n	80025b8 <ControlLeds+0x1c>
 80025b6:	e0ec      	b.n	8002792 <ControlLeds+0x1f6>
 80025b8:	009a      	lsls	r2, r3, #2
 80025ba:	4b78      	ldr	r3, [pc, #480]	; (800279c <ControlLeds+0x200>)
 80025bc:	18d3      	adds	r3, r2, r3
 80025be:	681b      	ldr	r3, [r3, #0]
 80025c0:	469f      	mov	pc, r3
		case 1:  L1(state); break;
 80025c2:	1dbb      	adds	r3, r7, #6
 80025c4:	781a      	ldrb	r2, [r3, #0]
 80025c6:	2380      	movs	r3, #128	; 0x80
 80025c8:	009b      	lsls	r3, r3, #2
 80025ca:	4875      	ldr	r0, [pc, #468]	; (80027a0 <ControlLeds+0x204>)
 80025cc:	0019      	movs	r1, r3
 80025ce:	f002 fc7b 	bl	8004ec8 <HAL_GPIO_WritePin>
 80025d2:	e0de      	b.n	8002792 <ControlLeds+0x1f6>
		case 2:  L2(state); break;
 80025d4:	1dbb      	adds	r3, r7, #6
 80025d6:	781a      	ldrb	r2, [r3, #0]
 80025d8:	2380      	movs	r3, #128	; 0x80
 80025da:	01db      	lsls	r3, r3, #7
 80025dc:	4871      	ldr	r0, [pc, #452]	; (80027a4 <ControlLeds+0x208>)
 80025de:	0019      	movs	r1, r3
 80025e0:	f002 fc72 	bl	8004ec8 <HAL_GPIO_WritePin>
 80025e4:	e0d5      	b.n	8002792 <ControlLeds+0x1f6>
		case 3:  L3(state); break;
 80025e6:	1dbb      	adds	r3, r7, #6
 80025e8:	781a      	ldrb	r2, [r3, #0]
 80025ea:	2380      	movs	r3, #128	; 0x80
 80025ec:	021b      	lsls	r3, r3, #8
 80025ee:	486d      	ldr	r0, [pc, #436]	; (80027a4 <ControlLeds+0x208>)
 80025f0:	0019      	movs	r1, r3
 80025f2:	f002 fc69 	bl	8004ec8 <HAL_GPIO_WritePin>
 80025f6:	e0cc      	b.n	8002792 <ControlLeds+0x1f6>
		case 4:  L4(state); break;
 80025f8:	1dbb      	adds	r3, r7, #6
 80025fa:	781a      	ldrb	r2, [r3, #0]
 80025fc:	23a0      	movs	r3, #160	; 0xa0
 80025fe:	05db      	lsls	r3, r3, #23
 8002600:	2101      	movs	r1, #1
 8002602:	0018      	movs	r0, r3
 8002604:	f002 fc60 	bl	8004ec8 <HAL_GPIO_WritePin>
 8002608:	e0c3      	b.n	8002792 <ControlLeds+0x1f6>
		case 5:  L5(state); break;
 800260a:	1dbb      	adds	r3, r7, #6
 800260c:	781a      	ldrb	r2, [r3, #0]
 800260e:	23a0      	movs	r3, #160	; 0xa0
 8002610:	05db      	lsls	r3, r3, #23
 8002612:	2102      	movs	r1, #2
 8002614:	0018      	movs	r0, r3
 8002616:	f002 fc57 	bl	8004ec8 <HAL_GPIO_WritePin>
 800261a:	e0ba      	b.n	8002792 <ControlLeds+0x1f6>
		case 6:  L6(state); break;
 800261c:	1dbb      	adds	r3, r7, #6
 800261e:	781a      	ldrb	r2, [r3, #0]
 8002620:	23a0      	movs	r3, #160	; 0xa0
 8002622:	05db      	lsls	r3, r3, #23
 8002624:	2104      	movs	r1, #4
 8002626:	0018      	movs	r0, r3
 8002628:	f002 fc4e 	bl	8004ec8 <HAL_GPIO_WritePin>
 800262c:	e0b1      	b.n	8002792 <ControlLeds+0x1f6>
		case 7:  L7(state); break;
 800262e:	1dbb      	adds	r3, r7, #6
 8002630:	781a      	ldrb	r2, [r3, #0]
 8002632:	23a0      	movs	r3, #160	; 0xa0
 8002634:	05db      	lsls	r3, r3, #23
 8002636:	2108      	movs	r1, #8
 8002638:	0018      	movs	r0, r3
 800263a:	f002 fc45 	bl	8004ec8 <HAL_GPIO_WritePin>
 800263e:	e0a8      	b.n	8002792 <ControlLeds+0x1f6>
		case 8:  L8(state); break;
 8002640:	1dbb      	adds	r3, r7, #6
 8002642:	781a      	ldrb	r2, [r3, #0]
 8002644:	23a0      	movs	r3, #160	; 0xa0
 8002646:	05db      	lsls	r3, r3, #23
 8002648:	2110      	movs	r1, #16
 800264a:	0018      	movs	r0, r3
 800264c:	f002 fc3c 	bl	8004ec8 <HAL_GPIO_WritePin>
 8002650:	e09f      	b.n	8002792 <ControlLeds+0x1f6>
		case 9:  L9(state); break;
 8002652:	1dbb      	adds	r3, r7, #6
 8002654:	781a      	ldrb	r2, [r3, #0]
 8002656:	23a0      	movs	r3, #160	; 0xa0
 8002658:	05db      	lsls	r3, r3, #23
 800265a:	2120      	movs	r1, #32
 800265c:	0018      	movs	r0, r3
 800265e:	f002 fc33 	bl	8004ec8 <HAL_GPIO_WritePin>
 8002662:	e096      	b.n	8002792 <ControlLeds+0x1f6>
		case 10: L10(state);break;
 8002664:	1dbb      	adds	r3, r7, #6
 8002666:	781a      	ldrb	r2, [r3, #0]
 8002668:	23a0      	movs	r3, #160	; 0xa0
 800266a:	05db      	lsls	r3, r3, #23
 800266c:	2140      	movs	r1, #64	; 0x40
 800266e:	0018      	movs	r0, r3
 8002670:	f002 fc2a 	bl	8004ec8 <HAL_GPIO_WritePin>
 8002674:	e08d      	b.n	8002792 <ControlLeds+0x1f6>
		case 11: L11(state);break;
 8002676:	1dbb      	adds	r3, r7, #6
 8002678:	781a      	ldrb	r2, [r3, #0]
 800267a:	23a0      	movs	r3, #160	; 0xa0
 800267c:	05db      	lsls	r3, r3, #23
 800267e:	2180      	movs	r1, #128	; 0x80
 8002680:	0018      	movs	r0, r3
 8002682:	f002 fc21 	bl	8004ec8 <HAL_GPIO_WritePin>
 8002686:	e084      	b.n	8002792 <ControlLeds+0x1f6>
		case 12: L12(state);break;
 8002688:	1dbb      	adds	r3, r7, #6
 800268a:	781b      	ldrb	r3, [r3, #0]
 800268c:	4844      	ldr	r0, [pc, #272]	; (80027a0 <ControlLeds+0x204>)
 800268e:	001a      	movs	r2, r3
 8002690:	2101      	movs	r1, #1
 8002692:	f002 fc19 	bl	8004ec8 <HAL_GPIO_WritePin>
 8002696:	e07c      	b.n	8002792 <ControlLeds+0x1f6>
		case 13: L13(state);break;
 8002698:	1dbb      	adds	r3, r7, #6
 800269a:	781b      	ldrb	r3, [r3, #0]
 800269c:	4840      	ldr	r0, [pc, #256]	; (80027a0 <ControlLeds+0x204>)
 800269e:	001a      	movs	r2, r3
 80026a0:	2102      	movs	r1, #2
 80026a2:	f002 fc11 	bl	8004ec8 <HAL_GPIO_WritePin>
 80026a6:	e074      	b.n	8002792 <ControlLeds+0x1f6>
		case 14: L14(state);break;
 80026a8:	1dbb      	adds	r3, r7, #6
 80026aa:	781b      	ldrb	r3, [r3, #0]
 80026ac:	483c      	ldr	r0, [pc, #240]	; (80027a0 <ControlLeds+0x204>)
 80026ae:	001a      	movs	r2, r3
 80026b0:	2104      	movs	r1, #4
 80026b2:	f002 fc09 	bl	8004ec8 <HAL_GPIO_WritePin>
 80026b6:	e06c      	b.n	8002792 <ControlLeds+0x1f6>
		case 15: L15(state);break;
 80026b8:	1dbb      	adds	r3, r7, #6
 80026ba:	781a      	ldrb	r2, [r3, #0]
 80026bc:	2380      	movs	r3, #128	; 0x80
 80026be:	0059      	lsls	r1, r3, #1
 80026c0:	23a0      	movs	r3, #160	; 0xa0
 80026c2:	05db      	lsls	r3, r3, #23
 80026c4:	0018      	movs	r0, r3
 80026c6:	f002 fbff 	bl	8004ec8 <HAL_GPIO_WritePin>
 80026ca:	e062      	b.n	8002792 <ControlLeds+0x1f6>
		case 16: L16(state);break;
 80026cc:	1dbb      	adds	r3, r7, #6
 80026ce:	781a      	ldrb	r2, [r3, #0]
 80026d0:	2380      	movs	r3, #128	; 0x80
 80026d2:	0099      	lsls	r1, r3, #2
 80026d4:	23a0      	movs	r3, #160	; 0xa0
 80026d6:	05db      	lsls	r3, r3, #23
 80026d8:	0018      	movs	r0, r3
 80026da:	f002 fbf5 	bl	8004ec8 <HAL_GPIO_WritePin>
 80026de:	e058      	b.n	8002792 <ControlLeds+0x1f6>
		case 17: L17(state);break;
 80026e0:	1dbb      	adds	r3, r7, #6
 80026e2:	781b      	ldrb	r3, [r3, #0]
 80026e4:	482f      	ldr	r0, [pc, #188]	; (80027a4 <ControlLeds+0x208>)
 80026e6:	001a      	movs	r2, r3
 80026e8:	2140      	movs	r1, #64	; 0x40
 80026ea:	f002 fbed 	bl	8004ec8 <HAL_GPIO_WritePin>
 80026ee:	e050      	b.n	8002792 <ControlLeds+0x1f6>
		case 18: L18(state);break;
 80026f0:	1dbb      	adds	r3, r7, #6
 80026f2:	781a      	ldrb	r2, [r3, #0]
 80026f4:	2380      	movs	r3, #128	; 0x80
 80026f6:	00d9      	lsls	r1, r3, #3
 80026f8:	23a0      	movs	r3, #160	; 0xa0
 80026fa:	05db      	lsls	r3, r3, #23
 80026fc:	0018      	movs	r0, r3
 80026fe:	f002 fbe3 	bl	8004ec8 <HAL_GPIO_WritePin>
 8002702:	e046      	b.n	8002792 <ControlLeds+0x1f6>
		case 19: L19(state);break;
 8002704:	1dbb      	adds	r3, r7, #6
 8002706:	781a      	ldrb	r2, [r3, #0]
 8002708:	2380      	movs	r3, #128	; 0x80
 800270a:	0119      	lsls	r1, r3, #4
 800270c:	23a0      	movs	r3, #160	; 0xa0
 800270e:	05db      	lsls	r3, r3, #23
 8002710:	0018      	movs	r0, r3
 8002712:	f002 fbd9 	bl	8004ec8 <HAL_GPIO_WritePin>
 8002716:	e03c      	b.n	8002792 <ControlLeds+0x1f6>
		case 20: L20(state);break;
 8002718:	1dbb      	adds	r3, r7, #6
 800271a:	781a      	ldrb	r2, [r3, #0]
 800271c:	2380      	movs	r3, #128	; 0x80
 800271e:	0159      	lsls	r1, r3, #5
 8002720:	23a0      	movs	r3, #160	; 0xa0
 8002722:	05db      	lsls	r3, r3, #23
 8002724:	0018      	movs	r0, r3
 8002726:	f002 fbcf 	bl	8004ec8 <HAL_GPIO_WritePin>
 800272a:	e032      	b.n	8002792 <ControlLeds+0x1f6>
		case 21: L21(state);break;
 800272c:	1dbb      	adds	r3, r7, #6
 800272e:	781a      	ldrb	r2, [r3, #0]
 8002730:	2380      	movs	r3, #128	; 0x80
 8002732:	0219      	lsls	r1, r3, #8
 8002734:	23a0      	movs	r3, #160	; 0xa0
 8002736:	05db      	lsls	r3, r3, #23
 8002738:	0018      	movs	r0, r3
 800273a:	f002 fbc5 	bl	8004ec8 <HAL_GPIO_WritePin>
 800273e:	e028      	b.n	8002792 <ControlLeds+0x1f6>
		case 22: L22(state);break;
 8002740:	1dbb      	adds	r3, r7, #6
 8002742:	781b      	ldrb	r3, [r3, #0]
 8002744:	4816      	ldr	r0, [pc, #88]	; (80027a0 <ControlLeds+0x204>)
 8002746:	001a      	movs	r2, r3
 8002748:	2108      	movs	r1, #8
 800274a:	f002 fbbd 	bl	8004ec8 <HAL_GPIO_WritePin>
 800274e:	e020      	b.n	8002792 <ControlLeds+0x1f6>
		case 23: L23(state);break;
 8002750:	1dbb      	adds	r3, r7, #6
 8002752:	781b      	ldrb	r3, [r3, #0]
 8002754:	4812      	ldr	r0, [pc, #72]	; (80027a0 <ControlLeds+0x204>)
 8002756:	001a      	movs	r2, r3
 8002758:	2110      	movs	r1, #16
 800275a:	f002 fbb5 	bl	8004ec8 <HAL_GPIO_WritePin>
 800275e:	e018      	b.n	8002792 <ControlLeds+0x1f6>
		case 24: L24(state);break;
 8002760:	1dbb      	adds	r3, r7, #6
 8002762:	781b      	ldrb	r3, [r3, #0]
 8002764:	480e      	ldr	r0, [pc, #56]	; (80027a0 <ControlLeds+0x204>)
 8002766:	001a      	movs	r2, r3
 8002768:	2120      	movs	r1, #32
 800276a:	f002 fbad 	bl	8004ec8 <HAL_GPIO_WritePin>
 800276e:	e010      	b.n	8002792 <ControlLeds+0x1f6>
		case 25: L25(state);break;
 8002770:	1dbb      	adds	r3, r7, #6
 8002772:	781b      	ldrb	r3, [r3, #0]
 8002774:	480a      	ldr	r0, [pc, #40]	; (80027a0 <ControlLeds+0x204>)
 8002776:	001a      	movs	r2, r3
 8002778:	2140      	movs	r1, #64	; 0x40
 800277a:	f002 fba5 	bl	8004ec8 <HAL_GPIO_WritePin>
 800277e:	e008      	b.n	8002792 <ControlLeds+0x1f6>
		case 26: L26(state);break;
 8002780:	1dbb      	adds	r3, r7, #6
 8002782:	781a      	ldrb	r2, [r3, #0]
 8002784:	2380      	movs	r3, #128	; 0x80
 8002786:	005b      	lsls	r3, r3, #1
 8002788:	4805      	ldr	r0, [pc, #20]	; (80027a0 <ControlLeds+0x204>)
 800278a:	0019      	movs	r1, r3
 800278c:	f002 fb9c 	bl	8004ec8 <HAL_GPIO_WritePin>
 8002790:	46c0      	nop			; (mov r8, r8)
	}
}
 8002792:	46c0      	nop			; (mov r8, r8)
 8002794:	46bd      	mov	sp, r7
 8002796:	b002      	add	sp, #8
 8002798:	bd80      	pop	{r7, pc}
 800279a:	46c0      	nop			; (mov r8, r8)
 800279c:	080059b8 	.word	0x080059b8
 80027a0:	50000400 	.word	0x50000400
 80027a4:	50000800 	.word	0x50000800

080027a8 <Barrido1>:

void Barrido1(uint8_t veces, uint16_t tiempo, uint16_t tiempo2){
 80027a8:	b5b0      	push	{r4, r5, r7, lr}
 80027aa:	b084      	sub	sp, #16
 80027ac:	af00      	add	r7, sp, #0
 80027ae:	0004      	movs	r4, r0
 80027b0:	0008      	movs	r0, r1
 80027b2:	0011      	movs	r1, r2
 80027b4:	1dfb      	adds	r3, r7, #7
 80027b6:	1c22      	adds	r2, r4, #0
 80027b8:	701a      	strb	r2, [r3, #0]
 80027ba:	1d3b      	adds	r3, r7, #4
 80027bc:	1c02      	adds	r2, r0, #0
 80027be:	801a      	strh	r2, [r3, #0]
 80027c0:	1cbb      	adds	r3, r7, #2
 80027c2:	1c0a      	adds	r2, r1, #0
 80027c4:	801a      	strh	r2, [r3, #0]
	for(uint8_t v=0;v<veces;v++){
 80027c6:	230f      	movs	r3, #15
 80027c8:	18fb      	adds	r3, r7, r3
 80027ca:	2200      	movs	r2, #0
 80027cc:	701a      	strb	r2, [r3, #0]
 80027ce:	e074      	b.n	80028ba <Barrido1+0x112>
		for(uint8_t i=1; i<=cantLeds; i++){ControlLeds(i,1);HAL_Delay(tiempo*Refresh_ADC_Value());}
 80027d0:	230e      	movs	r3, #14
 80027d2:	18fb      	adds	r3, r7, r3
 80027d4:	2201      	movs	r2, #1
 80027d6:	701a      	strb	r2, [r3, #0]
 80027d8:	e020      	b.n	800281c <Barrido1+0x74>
 80027da:	250e      	movs	r5, #14
 80027dc:	197b      	adds	r3, r7, r5
 80027de:	781b      	ldrb	r3, [r3, #0]
 80027e0:	2101      	movs	r1, #1
 80027e2:	0018      	movs	r0, r3
 80027e4:	f7ff feda 	bl	800259c <ControlLeds>
 80027e8:	1d3b      	adds	r3, r7, #4
 80027ea:	881b      	ldrh	r3, [r3, #0]
 80027ec:	0018      	movs	r0, r3
 80027ee:	f7fe fb11 	bl	8000e14 <__aeabi_i2f>
 80027f2:	1c04      	adds	r4, r0, #0
 80027f4:	f7ff fea8 	bl	8002548 <Refresh_ADC_Value>
 80027f8:	1c03      	adds	r3, r0, #0
 80027fa:	1c19      	adds	r1, r3, #0
 80027fc:	1c20      	adds	r0, r4, #0
 80027fe:	f7fd fffb 	bl	80007f8 <__aeabi_fmul>
 8002802:	1c03      	adds	r3, r0, #0
 8002804:	1c18      	adds	r0, r3, #0
 8002806:	f7fd fd07 	bl	8000218 <__aeabi_f2uiz>
 800280a:	0003      	movs	r3, r0
 800280c:	0018      	movs	r0, r3
 800280e:	f001 f9e1 	bl	8003bd4 <HAL_Delay>
 8002812:	197b      	adds	r3, r7, r5
 8002814:	781a      	ldrb	r2, [r3, #0]
 8002816:	197b      	adds	r3, r7, r5
 8002818:	3201      	adds	r2, #1
 800281a:	701a      	strb	r2, [r3, #0]
 800281c:	4b2d      	ldr	r3, [pc, #180]	; (80028d4 <Barrido1+0x12c>)
 800281e:	781b      	ldrb	r3, [r3, #0]
 8002820:	220e      	movs	r2, #14
 8002822:	18ba      	adds	r2, r7, r2
 8002824:	7812      	ldrb	r2, [r2, #0]
 8002826:	429a      	cmp	r2, r3
 8002828:	d9d7      	bls.n	80027da <Barrido1+0x32>
		HAL_Delay(tiempo2*Refresh_ADC_Value());
 800282a:	1cbb      	adds	r3, r7, #2
 800282c:	881b      	ldrh	r3, [r3, #0]
 800282e:	0018      	movs	r0, r3
 8002830:	f7fe faf0 	bl	8000e14 <__aeabi_i2f>
 8002834:	1c04      	adds	r4, r0, #0
 8002836:	f7ff fe87 	bl	8002548 <Refresh_ADC_Value>
 800283a:	1c03      	adds	r3, r0, #0
 800283c:	1c19      	adds	r1, r3, #0
 800283e:	1c20      	adds	r0, r4, #0
 8002840:	f7fd ffda 	bl	80007f8 <__aeabi_fmul>
 8002844:	1c03      	adds	r3, r0, #0
 8002846:	1c18      	adds	r0, r3, #0
 8002848:	f7fd fce6 	bl	8000218 <__aeabi_f2uiz>
 800284c:	0003      	movs	r3, r0
 800284e:	0018      	movs	r0, r3
 8002850:	f001 f9c0 	bl	8003bd4 <HAL_Delay>
		for(uint8_t i=1; i<=cantLeds; i++){ControlLeds(i,0);HAL_Delay(tiempo*Refresh_ADC_Value());}
 8002854:	230d      	movs	r3, #13
 8002856:	18fb      	adds	r3, r7, r3
 8002858:	2201      	movs	r2, #1
 800285a:	701a      	strb	r2, [r3, #0]
 800285c:	e020      	b.n	80028a0 <Barrido1+0xf8>
 800285e:	250d      	movs	r5, #13
 8002860:	197b      	adds	r3, r7, r5
 8002862:	781b      	ldrb	r3, [r3, #0]
 8002864:	2100      	movs	r1, #0
 8002866:	0018      	movs	r0, r3
 8002868:	f7ff fe98 	bl	800259c <ControlLeds>
 800286c:	1d3b      	adds	r3, r7, #4
 800286e:	881b      	ldrh	r3, [r3, #0]
 8002870:	0018      	movs	r0, r3
 8002872:	f7fe facf 	bl	8000e14 <__aeabi_i2f>
 8002876:	1c04      	adds	r4, r0, #0
 8002878:	f7ff fe66 	bl	8002548 <Refresh_ADC_Value>
 800287c:	1c03      	adds	r3, r0, #0
 800287e:	1c19      	adds	r1, r3, #0
 8002880:	1c20      	adds	r0, r4, #0
 8002882:	f7fd ffb9 	bl	80007f8 <__aeabi_fmul>
 8002886:	1c03      	adds	r3, r0, #0
 8002888:	1c18      	adds	r0, r3, #0
 800288a:	f7fd fcc5 	bl	8000218 <__aeabi_f2uiz>
 800288e:	0003      	movs	r3, r0
 8002890:	0018      	movs	r0, r3
 8002892:	f001 f99f 	bl	8003bd4 <HAL_Delay>
 8002896:	197b      	adds	r3, r7, r5
 8002898:	781a      	ldrb	r2, [r3, #0]
 800289a:	197b      	adds	r3, r7, r5
 800289c:	3201      	adds	r2, #1
 800289e:	701a      	strb	r2, [r3, #0]
 80028a0:	4b0c      	ldr	r3, [pc, #48]	; (80028d4 <Barrido1+0x12c>)
 80028a2:	781b      	ldrb	r3, [r3, #0]
 80028a4:	220d      	movs	r2, #13
 80028a6:	18ba      	adds	r2, r7, r2
 80028a8:	7812      	ldrb	r2, [r2, #0]
 80028aa:	429a      	cmp	r2, r3
 80028ac:	d9d7      	bls.n	800285e <Barrido1+0xb6>
	for(uint8_t v=0;v<veces;v++){
 80028ae:	210f      	movs	r1, #15
 80028b0:	187b      	adds	r3, r7, r1
 80028b2:	781a      	ldrb	r2, [r3, #0]
 80028b4:	187b      	adds	r3, r7, r1
 80028b6:	3201      	adds	r2, #1
 80028b8:	701a      	strb	r2, [r3, #0]
 80028ba:	230f      	movs	r3, #15
 80028bc:	18fa      	adds	r2, r7, r3
 80028be:	1dfb      	adds	r3, r7, #7
 80028c0:	7812      	ldrb	r2, [r2, #0]
 80028c2:	781b      	ldrb	r3, [r3, #0]
 80028c4:	429a      	cmp	r2, r3
 80028c6:	d383      	bcc.n	80027d0 <Barrido1+0x28>
	}
}
 80028c8:	46c0      	nop			; (mov r8, r8)
 80028ca:	46c0      	nop			; (mov r8, r8)
 80028cc:	46bd      	mov	sp, r7
 80028ce:	b004      	add	sp, #16
 80028d0:	bdb0      	pop	{r4, r5, r7, pc}
 80028d2:	46c0      	nop			; (mov r8, r8)
 80028d4:	20000000 	.word	0x20000000

080028d8 <Encender_1_Led_2>:
			ControlLeds(i,0);
		}
	}
}

void Encender_1_Led_2(uint8_t num_led){
 80028d8:	b580      	push	{r7, lr}
 80028da:	b084      	sub	sp, #16
 80028dc:	af00      	add	r7, sp, #0
 80028de:	0002      	movs	r2, r0
 80028e0:	1dfb      	adds	r3, r7, #7
 80028e2:	701a      	strb	r2, [r3, #0]
	for(uint8_t i=1; i<=cantLeds; i++){
 80028e4:	230f      	movs	r3, #15
 80028e6:	18fb      	adds	r3, r7, r3
 80028e8:	2201      	movs	r2, #1
 80028ea:	701a      	strb	r2, [r3, #0]
 80028ec:	e01a      	b.n	8002924 <Encender_1_Led_2+0x4c>
		if(i<=num_led){
 80028ee:	210f      	movs	r1, #15
 80028f0:	187a      	adds	r2, r7, r1
 80028f2:	1dfb      	adds	r3, r7, #7
 80028f4:	7812      	ldrb	r2, [r2, #0]
 80028f6:	781b      	ldrb	r3, [r3, #0]
 80028f8:	429a      	cmp	r2, r3
 80028fa:	d806      	bhi.n	800290a <Encender_1_Led_2+0x32>
			ControlLeds(i,1);
 80028fc:	187b      	adds	r3, r7, r1
 80028fe:	781b      	ldrb	r3, [r3, #0]
 8002900:	2101      	movs	r1, #1
 8002902:	0018      	movs	r0, r3
 8002904:	f7ff fe4a 	bl	800259c <ControlLeds>
 8002908:	e006      	b.n	8002918 <Encender_1_Led_2+0x40>
		}else{
			ControlLeds(i,0);
 800290a:	230f      	movs	r3, #15
 800290c:	18fb      	adds	r3, r7, r3
 800290e:	781b      	ldrb	r3, [r3, #0]
 8002910:	2100      	movs	r1, #0
 8002912:	0018      	movs	r0, r3
 8002914:	f7ff fe42 	bl	800259c <ControlLeds>
	for(uint8_t i=1; i<=cantLeds; i++){
 8002918:	210f      	movs	r1, #15
 800291a:	187b      	adds	r3, r7, r1
 800291c:	781a      	ldrb	r2, [r3, #0]
 800291e:	187b      	adds	r3, r7, r1
 8002920:	3201      	adds	r2, #1
 8002922:	701a      	strb	r2, [r3, #0]
 8002924:	4b05      	ldr	r3, [pc, #20]	; (800293c <Encender_1_Led_2+0x64>)
 8002926:	781b      	ldrb	r3, [r3, #0]
 8002928:	220f      	movs	r2, #15
 800292a:	18ba      	adds	r2, r7, r2
 800292c:	7812      	ldrb	r2, [r2, #0]
 800292e:	429a      	cmp	r2, r3
 8002930:	d9dd      	bls.n	80028ee <Encender_1_Led_2+0x16>
		}
	}
}
 8002932:	46c0      	nop			; (mov r8, r8)
 8002934:	46c0      	nop			; (mov r8, r8)
 8002936:	46bd      	mov	sp, r7
 8002938:	b004      	add	sp, #16
 800293a:	bd80      	pop	{r7, pc}
 800293c:	20000000 	.word	0x20000000

08002940 <Encender_1_Led_3>:

void Encender_1_Led_3(uint8_t num_led){
 8002940:	b580      	push	{r7, lr}
 8002942:	b084      	sub	sp, #16
 8002944:	af00      	add	r7, sp, #0
 8002946:	0002      	movs	r2, r0
 8002948:	1dfb      	adds	r3, r7, #7
 800294a:	701a      	strb	r2, [r3, #0]
	for(uint8_t i=1; i<=cantLeds; i++){
 800294c:	230f      	movs	r3, #15
 800294e:	18fb      	adds	r3, r7, r3
 8002950:	2201      	movs	r2, #1
 8002952:	701a      	strb	r2, [r3, #0]
 8002954:	e01a      	b.n	800298c <Encender_1_Led_3+0x4c>
		if(i>=num_led){
 8002956:	210f      	movs	r1, #15
 8002958:	187a      	adds	r2, r7, r1
 800295a:	1dfb      	adds	r3, r7, #7
 800295c:	7812      	ldrb	r2, [r2, #0]
 800295e:	781b      	ldrb	r3, [r3, #0]
 8002960:	429a      	cmp	r2, r3
 8002962:	d306      	bcc.n	8002972 <Encender_1_Led_3+0x32>
			ControlLeds(i,1);
 8002964:	187b      	adds	r3, r7, r1
 8002966:	781b      	ldrb	r3, [r3, #0]
 8002968:	2101      	movs	r1, #1
 800296a:	0018      	movs	r0, r3
 800296c:	f7ff fe16 	bl	800259c <ControlLeds>
 8002970:	e006      	b.n	8002980 <Encender_1_Led_3+0x40>
		}else{
			ControlLeds(i,0);
 8002972:	230f      	movs	r3, #15
 8002974:	18fb      	adds	r3, r7, r3
 8002976:	781b      	ldrb	r3, [r3, #0]
 8002978:	2100      	movs	r1, #0
 800297a:	0018      	movs	r0, r3
 800297c:	f7ff fe0e 	bl	800259c <ControlLeds>
	for(uint8_t i=1; i<=cantLeds; i++){
 8002980:	210f      	movs	r1, #15
 8002982:	187b      	adds	r3, r7, r1
 8002984:	781a      	ldrb	r2, [r3, #0]
 8002986:	187b      	adds	r3, r7, r1
 8002988:	3201      	adds	r2, #1
 800298a:	701a      	strb	r2, [r3, #0]
 800298c:	4b05      	ldr	r3, [pc, #20]	; (80029a4 <Encender_1_Led_3+0x64>)
 800298e:	781b      	ldrb	r3, [r3, #0]
 8002990:	220f      	movs	r2, #15
 8002992:	18ba      	adds	r2, r7, r2
 8002994:	7812      	ldrb	r2, [r2, #0]
 8002996:	429a      	cmp	r2, r3
 8002998:	d9dd      	bls.n	8002956 <Encender_1_Led_3+0x16>
		}
	}
}
 800299a:	46c0      	nop			; (mov r8, r8)
 800299c:	46c0      	nop			; (mov r8, r8)
 800299e:	46bd      	mov	sp, r7
 80029a0:	b004      	add	sp, #16
 80029a2:	bd80      	pop	{r7, pc}
 80029a4:	20000000 	.word	0x20000000

080029a8 <Encender_1_Led_4>:

void Encender_1_Led_4(uint8_t num_led, uint8_t indice){
 80029a8:	b580      	push	{r7, lr}
 80029aa:	b084      	sub	sp, #16
 80029ac:	af00      	add	r7, sp, #0
 80029ae:	0002      	movs	r2, r0
 80029b0:	1dfb      	adds	r3, r7, #7
 80029b2:	701a      	strb	r2, [r3, #0]
 80029b4:	1dbb      	adds	r3, r7, #6
 80029b6:	1c0a      	adds	r2, r1, #0
 80029b8:	701a      	strb	r2, [r3, #0]
	for(uint8_t i=cantLeds;i>=indice;i--){
 80029ba:	230f      	movs	r3, #15
 80029bc:	18fb      	adds	r3, r7, r3
 80029be:	4a15      	ldr	r2, [pc, #84]	; (8002a14 <Encender_1_Led_4+0x6c>)
 80029c0:	7812      	ldrb	r2, [r2, #0]
 80029c2:	701a      	strb	r2, [r3, #0]
 80029c4:	e01a      	b.n	80029fc <Encender_1_Led_4+0x54>
		if(i == num_led){
 80029c6:	210f      	movs	r1, #15
 80029c8:	187a      	adds	r2, r7, r1
 80029ca:	1dfb      	adds	r3, r7, #7
 80029cc:	7812      	ldrb	r2, [r2, #0]
 80029ce:	781b      	ldrb	r3, [r3, #0]
 80029d0:	429a      	cmp	r2, r3
 80029d2:	d106      	bne.n	80029e2 <Encender_1_Led_4+0x3a>
			ControlLeds(i,1);
 80029d4:	187b      	adds	r3, r7, r1
 80029d6:	781b      	ldrb	r3, [r3, #0]
 80029d8:	2101      	movs	r1, #1
 80029da:	0018      	movs	r0, r3
 80029dc:	f7ff fdde 	bl	800259c <ControlLeds>
 80029e0:	e006      	b.n	80029f0 <Encender_1_Led_4+0x48>
		}else{
			ControlLeds(i,0);
 80029e2:	230f      	movs	r3, #15
 80029e4:	18fb      	adds	r3, r7, r3
 80029e6:	781b      	ldrb	r3, [r3, #0]
 80029e8:	2100      	movs	r1, #0
 80029ea:	0018      	movs	r0, r3
 80029ec:	f7ff fdd6 	bl	800259c <ControlLeds>
	for(uint8_t i=cantLeds;i>=indice;i--){
 80029f0:	210f      	movs	r1, #15
 80029f2:	187b      	adds	r3, r7, r1
 80029f4:	781a      	ldrb	r2, [r3, #0]
 80029f6:	187b      	adds	r3, r7, r1
 80029f8:	3a01      	subs	r2, #1
 80029fa:	701a      	strb	r2, [r3, #0]
 80029fc:	230f      	movs	r3, #15
 80029fe:	18fa      	adds	r2, r7, r3
 8002a00:	1dbb      	adds	r3, r7, #6
 8002a02:	7812      	ldrb	r2, [r2, #0]
 8002a04:	781b      	ldrb	r3, [r3, #0]
 8002a06:	429a      	cmp	r2, r3
 8002a08:	d2dd      	bcs.n	80029c6 <Encender_1_Led_4+0x1e>
		}
	}
}
 8002a0a:	46c0      	nop			; (mov r8, r8)
 8002a0c:	46c0      	nop			; (mov r8, r8)
 8002a0e:	46bd      	mov	sp, r7
 8002a10:	b004      	add	sp, #16
 8002a12:	bd80      	pop	{r7, pc}
 8002a14:	20000000 	.word	0x20000000

08002a18 <AbrirApagar>:

void AbrirApagar(uint8_t veces, uint16_t tiempo, uint16_t tiempo2){
 8002a18:	b5b0      	push	{r4, r5, r7, lr}
 8002a1a:	b084      	sub	sp, #16
 8002a1c:	af00      	add	r7, sp, #0
 8002a1e:	0004      	movs	r4, r0
 8002a20:	0008      	movs	r0, r1
 8002a22:	0011      	movs	r1, r2
 8002a24:	1dfb      	adds	r3, r7, #7
 8002a26:	1c22      	adds	r2, r4, #0
 8002a28:	701a      	strb	r2, [r3, #0]
 8002a2a:	1d3b      	adds	r3, r7, #4
 8002a2c:	1c02      	adds	r2, r0, #0
 8002a2e:	801a      	strh	r2, [r3, #0]
 8002a30:	1cbb      	adds	r3, r7, #2
 8002a32:	1c0a      	adds	r2, r1, #0
 8002a34:	801a      	strh	r2, [r3, #0]

	for(uint8_t v=0;v<veces;v++){
 8002a36:	230f      	movs	r3, #15
 8002a38:	18fb      	adds	r3, r7, r3
 8002a3a:	2200      	movs	r2, #0
 8002a3c:	701a      	strb	r2, [r3, #0]
 8002a3e:	e148      	b.n	8002cd2 <AbrirApagar+0x2ba>
		uint8_t centro,impar=1,par=0;
 8002a40:	230e      	movs	r3, #14
 8002a42:	18fb      	adds	r3, r7, r3
 8002a44:	2201      	movs	r2, #1
 8002a46:	701a      	strb	r2, [r3, #0]
 8002a48:	230d      	movs	r3, #13
 8002a4a:	18fb      	adds	r3, r7, r3
 8002a4c:	2200      	movs	r2, #0
 8002a4e:	701a      	strb	r2, [r3, #0]
		if(cantLeds%2==0){//si es par
 8002a50:	4ba6      	ldr	r3, [pc, #664]	; (8002cec <AbrirApagar+0x2d4>)
 8002a52:	781b      	ldrb	r3, [r3, #0]
 8002a54:	2201      	movs	r2, #1
 8002a56:	4013      	ands	r3, r2
 8002a58:	b2db      	uxtb	r3, r3
 8002a5a:	2b00      	cmp	r3, #0
 8002a5c:	d000      	beq.n	8002a60 <AbrirApagar+0x48>
 8002a5e:	e098      	b.n	8002b92 <AbrirApagar+0x17a>
			centro = cantLeds/2;
 8002a60:	4ba2      	ldr	r3, [pc, #648]	; (8002cec <AbrirApagar+0x2d4>)
 8002a62:	781a      	ldrb	r2, [r3, #0]
 8002a64:	2108      	movs	r1, #8
 8002a66:	187b      	adds	r3, r7, r1
 8002a68:	0852      	lsrs	r2, r2, #1
 8002a6a:	701a      	strb	r2, [r3, #0]
			for(uint8_t i=centro;i>=1;i--){
 8002a6c:	230c      	movs	r3, #12
 8002a6e:	18fb      	adds	r3, r7, r3
 8002a70:	187a      	adds	r2, r7, r1
 8002a72:	7812      	ldrb	r2, [r2, #0]
 8002a74:	701a      	strb	r2, [r3, #0]
 8002a76:	e030      	b.n	8002ada <AbrirApagar+0xc2>
				ControlLeds(i, 1);
 8002a78:	250c      	movs	r5, #12
 8002a7a:	197b      	adds	r3, r7, r5
 8002a7c:	781b      	ldrb	r3, [r3, #0]
 8002a7e:	2101      	movs	r1, #1
 8002a80:	0018      	movs	r0, r3
 8002a82:	f7ff fd8b 	bl	800259c <ControlLeds>
				ControlLeds(i+impar, 1);
 8002a86:	197a      	adds	r2, r7, r5
 8002a88:	240e      	movs	r4, #14
 8002a8a:	193b      	adds	r3, r7, r4
 8002a8c:	7812      	ldrb	r2, [r2, #0]
 8002a8e:	781b      	ldrb	r3, [r3, #0]
 8002a90:	18d3      	adds	r3, r2, r3
 8002a92:	b2db      	uxtb	r3, r3
 8002a94:	2101      	movs	r1, #1
 8002a96:	0018      	movs	r0, r3
 8002a98:	f7ff fd80 	bl	800259c <ControlLeds>
				impar=impar+2;
 8002a9c:	193b      	adds	r3, r7, r4
 8002a9e:	193a      	adds	r2, r7, r4
 8002aa0:	7812      	ldrb	r2, [r2, #0]
 8002aa2:	3202      	adds	r2, #2
 8002aa4:	701a      	strb	r2, [r3, #0]
				HAL_Delay(tiempo*Refresh_ADC_Value());
 8002aa6:	1d3b      	adds	r3, r7, #4
 8002aa8:	881b      	ldrh	r3, [r3, #0]
 8002aaa:	0018      	movs	r0, r3
 8002aac:	f7fe f9b2 	bl	8000e14 <__aeabi_i2f>
 8002ab0:	1c04      	adds	r4, r0, #0
 8002ab2:	f7ff fd49 	bl	8002548 <Refresh_ADC_Value>
 8002ab6:	1c03      	adds	r3, r0, #0
 8002ab8:	1c19      	adds	r1, r3, #0
 8002aba:	1c20      	adds	r0, r4, #0
 8002abc:	f7fd fe9c 	bl	80007f8 <__aeabi_fmul>
 8002ac0:	1c03      	adds	r3, r0, #0
 8002ac2:	1c18      	adds	r0, r3, #0
 8002ac4:	f7fd fba8 	bl	8000218 <__aeabi_f2uiz>
 8002ac8:	0003      	movs	r3, r0
 8002aca:	0018      	movs	r0, r3
 8002acc:	f001 f882 	bl	8003bd4 <HAL_Delay>
			for(uint8_t i=centro;i>=1;i--){
 8002ad0:	197b      	adds	r3, r7, r5
 8002ad2:	781a      	ldrb	r2, [r3, #0]
 8002ad4:	197b      	adds	r3, r7, r5
 8002ad6:	3a01      	subs	r2, #1
 8002ad8:	701a      	strb	r2, [r3, #0]
 8002ada:	230c      	movs	r3, #12
 8002adc:	18fb      	adds	r3, r7, r3
 8002ade:	781b      	ldrb	r3, [r3, #0]
 8002ae0:	2b00      	cmp	r3, #0
 8002ae2:	d1c9      	bne.n	8002a78 <AbrirApagar+0x60>
			}

			impar=1;
 8002ae4:	230e      	movs	r3, #14
 8002ae6:	18fb      	adds	r3, r7, r3
 8002ae8:	2201      	movs	r2, #1
 8002aea:	701a      	strb	r2, [r3, #0]
			HAL_Delay(tiempo2*Refresh_ADC_Value());
 8002aec:	1cbb      	adds	r3, r7, #2
 8002aee:	881b      	ldrh	r3, [r3, #0]
 8002af0:	0018      	movs	r0, r3
 8002af2:	f7fe f98f 	bl	8000e14 <__aeabi_i2f>
 8002af6:	1c04      	adds	r4, r0, #0
 8002af8:	f7ff fd26 	bl	8002548 <Refresh_ADC_Value>
 8002afc:	1c03      	adds	r3, r0, #0
 8002afe:	1c19      	adds	r1, r3, #0
 8002b00:	1c20      	adds	r0, r4, #0
 8002b02:	f7fd fe79 	bl	80007f8 <__aeabi_fmul>
 8002b06:	1c03      	adds	r3, r0, #0
 8002b08:	1c18      	adds	r0, r3, #0
 8002b0a:	f7fd fb85 	bl	8000218 <__aeabi_f2uiz>
 8002b0e:	0003      	movs	r3, r0
 8002b10:	0018      	movs	r0, r3
 8002b12:	f001 f85f 	bl	8003bd4 <HAL_Delay>

			for(uint8_t i=centro;i>=1;i--){
 8002b16:	230b      	movs	r3, #11
 8002b18:	18fb      	adds	r3, r7, r3
 8002b1a:	2208      	movs	r2, #8
 8002b1c:	18ba      	adds	r2, r7, r2
 8002b1e:	7812      	ldrb	r2, [r2, #0]
 8002b20:	701a      	strb	r2, [r3, #0]
 8002b22:	e030      	b.n	8002b86 <AbrirApagar+0x16e>
				ControlLeds(i, 0);
 8002b24:	250b      	movs	r5, #11
 8002b26:	197b      	adds	r3, r7, r5
 8002b28:	781b      	ldrb	r3, [r3, #0]
 8002b2a:	2100      	movs	r1, #0
 8002b2c:	0018      	movs	r0, r3
 8002b2e:	f7ff fd35 	bl	800259c <ControlLeds>
				ControlLeds(i+impar, 0);
 8002b32:	197a      	adds	r2, r7, r5
 8002b34:	240e      	movs	r4, #14
 8002b36:	193b      	adds	r3, r7, r4
 8002b38:	7812      	ldrb	r2, [r2, #0]
 8002b3a:	781b      	ldrb	r3, [r3, #0]
 8002b3c:	18d3      	adds	r3, r2, r3
 8002b3e:	b2db      	uxtb	r3, r3
 8002b40:	2100      	movs	r1, #0
 8002b42:	0018      	movs	r0, r3
 8002b44:	f7ff fd2a 	bl	800259c <ControlLeds>
				impar=impar+2;
 8002b48:	193b      	adds	r3, r7, r4
 8002b4a:	193a      	adds	r2, r7, r4
 8002b4c:	7812      	ldrb	r2, [r2, #0]
 8002b4e:	3202      	adds	r2, #2
 8002b50:	701a      	strb	r2, [r3, #0]
				HAL_Delay(tiempo*Refresh_ADC_Value());
 8002b52:	1d3b      	adds	r3, r7, #4
 8002b54:	881b      	ldrh	r3, [r3, #0]
 8002b56:	0018      	movs	r0, r3
 8002b58:	f7fe f95c 	bl	8000e14 <__aeabi_i2f>
 8002b5c:	1c04      	adds	r4, r0, #0
 8002b5e:	f7ff fcf3 	bl	8002548 <Refresh_ADC_Value>
 8002b62:	1c03      	adds	r3, r0, #0
 8002b64:	1c19      	adds	r1, r3, #0
 8002b66:	1c20      	adds	r0, r4, #0
 8002b68:	f7fd fe46 	bl	80007f8 <__aeabi_fmul>
 8002b6c:	1c03      	adds	r3, r0, #0
 8002b6e:	1c18      	adds	r0, r3, #0
 8002b70:	f7fd fb52 	bl	8000218 <__aeabi_f2uiz>
 8002b74:	0003      	movs	r3, r0
 8002b76:	0018      	movs	r0, r3
 8002b78:	f001 f82c 	bl	8003bd4 <HAL_Delay>
			for(uint8_t i=centro;i>=1;i--){
 8002b7c:	197b      	adds	r3, r7, r5
 8002b7e:	781a      	ldrb	r2, [r3, #0]
 8002b80:	197b      	adds	r3, r7, r5
 8002b82:	3a01      	subs	r2, #1
 8002b84:	701a      	strb	r2, [r3, #0]
 8002b86:	230b      	movs	r3, #11
 8002b88:	18fb      	adds	r3, r7, r3
 8002b8a:	781b      	ldrb	r3, [r3, #0]
 8002b8c:	2b00      	cmp	r3, #0
 8002b8e:	d1c9      	bne.n	8002b24 <AbrirApagar+0x10c>
 8002b90:	e099      	b.n	8002cc6 <AbrirApagar+0x2ae>
			}

		}else{//si es impar
			centro = (cantLeds/2)+1;
 8002b92:	4b56      	ldr	r3, [pc, #344]	; (8002cec <AbrirApagar+0x2d4>)
 8002b94:	781b      	ldrb	r3, [r3, #0]
 8002b96:	085b      	lsrs	r3, r3, #1
 8002b98:	b2da      	uxtb	r2, r3
 8002b9a:	2108      	movs	r1, #8
 8002b9c:	187b      	adds	r3, r7, r1
 8002b9e:	3201      	adds	r2, #1
 8002ba0:	701a      	strb	r2, [r3, #0]
			for(uint8_t i=centro;i>=1;i--){
 8002ba2:	230a      	movs	r3, #10
 8002ba4:	18fb      	adds	r3, r7, r3
 8002ba6:	187a      	adds	r2, r7, r1
 8002ba8:	7812      	ldrb	r2, [r2, #0]
 8002baa:	701a      	strb	r2, [r3, #0]
 8002bac:	e030      	b.n	8002c10 <AbrirApagar+0x1f8>
				ControlLeds(i, 1);
 8002bae:	250a      	movs	r5, #10
 8002bb0:	197b      	adds	r3, r7, r5
 8002bb2:	781b      	ldrb	r3, [r3, #0]
 8002bb4:	2101      	movs	r1, #1
 8002bb6:	0018      	movs	r0, r3
 8002bb8:	f7ff fcf0 	bl	800259c <ControlLeds>
				ControlLeds(i+par, 1);
 8002bbc:	197a      	adds	r2, r7, r5
 8002bbe:	240d      	movs	r4, #13
 8002bc0:	193b      	adds	r3, r7, r4
 8002bc2:	7812      	ldrb	r2, [r2, #0]
 8002bc4:	781b      	ldrb	r3, [r3, #0]
 8002bc6:	18d3      	adds	r3, r2, r3
 8002bc8:	b2db      	uxtb	r3, r3
 8002bca:	2101      	movs	r1, #1
 8002bcc:	0018      	movs	r0, r3
 8002bce:	f7ff fce5 	bl	800259c <ControlLeds>
				par=par+2;
 8002bd2:	193b      	adds	r3, r7, r4
 8002bd4:	193a      	adds	r2, r7, r4
 8002bd6:	7812      	ldrb	r2, [r2, #0]
 8002bd8:	3202      	adds	r2, #2
 8002bda:	701a      	strb	r2, [r3, #0]
				HAL_Delay(tiempo*Refresh_ADC_Value());
 8002bdc:	1d3b      	adds	r3, r7, #4
 8002bde:	881b      	ldrh	r3, [r3, #0]
 8002be0:	0018      	movs	r0, r3
 8002be2:	f7fe f917 	bl	8000e14 <__aeabi_i2f>
 8002be6:	1c04      	adds	r4, r0, #0
 8002be8:	f7ff fcae 	bl	8002548 <Refresh_ADC_Value>
 8002bec:	1c03      	adds	r3, r0, #0
 8002bee:	1c19      	adds	r1, r3, #0
 8002bf0:	1c20      	adds	r0, r4, #0
 8002bf2:	f7fd fe01 	bl	80007f8 <__aeabi_fmul>
 8002bf6:	1c03      	adds	r3, r0, #0
 8002bf8:	1c18      	adds	r0, r3, #0
 8002bfa:	f7fd fb0d 	bl	8000218 <__aeabi_f2uiz>
 8002bfe:	0003      	movs	r3, r0
 8002c00:	0018      	movs	r0, r3
 8002c02:	f000 ffe7 	bl	8003bd4 <HAL_Delay>
			for(uint8_t i=centro;i>=1;i--){
 8002c06:	197b      	adds	r3, r7, r5
 8002c08:	781a      	ldrb	r2, [r3, #0]
 8002c0a:	197b      	adds	r3, r7, r5
 8002c0c:	3a01      	subs	r2, #1
 8002c0e:	701a      	strb	r2, [r3, #0]
 8002c10:	230a      	movs	r3, #10
 8002c12:	18fb      	adds	r3, r7, r3
 8002c14:	781b      	ldrb	r3, [r3, #0]
 8002c16:	2b00      	cmp	r3, #0
 8002c18:	d1c9      	bne.n	8002bae <AbrirApagar+0x196>
			}

			par=0;
 8002c1a:	230d      	movs	r3, #13
 8002c1c:	18fb      	adds	r3, r7, r3
 8002c1e:	2200      	movs	r2, #0
 8002c20:	701a      	strb	r2, [r3, #0]
			HAL_Delay(tiempo2*Refresh_ADC_Value());
 8002c22:	1cbb      	adds	r3, r7, #2
 8002c24:	881b      	ldrh	r3, [r3, #0]
 8002c26:	0018      	movs	r0, r3
 8002c28:	f7fe f8f4 	bl	8000e14 <__aeabi_i2f>
 8002c2c:	1c04      	adds	r4, r0, #0
 8002c2e:	f7ff fc8b 	bl	8002548 <Refresh_ADC_Value>
 8002c32:	1c03      	adds	r3, r0, #0
 8002c34:	1c19      	adds	r1, r3, #0
 8002c36:	1c20      	adds	r0, r4, #0
 8002c38:	f7fd fdde 	bl	80007f8 <__aeabi_fmul>
 8002c3c:	1c03      	adds	r3, r0, #0
 8002c3e:	1c18      	adds	r0, r3, #0
 8002c40:	f7fd faea 	bl	8000218 <__aeabi_f2uiz>
 8002c44:	0003      	movs	r3, r0
 8002c46:	0018      	movs	r0, r3
 8002c48:	f000 ffc4 	bl	8003bd4 <HAL_Delay>

			for(uint8_t i=centro;i>=1;i--){
 8002c4c:	2309      	movs	r3, #9
 8002c4e:	18fb      	adds	r3, r7, r3
 8002c50:	2208      	movs	r2, #8
 8002c52:	18ba      	adds	r2, r7, r2
 8002c54:	7812      	ldrb	r2, [r2, #0]
 8002c56:	701a      	strb	r2, [r3, #0]
 8002c58:	e030      	b.n	8002cbc <AbrirApagar+0x2a4>
				ControlLeds(i, 0);
 8002c5a:	2509      	movs	r5, #9
 8002c5c:	197b      	adds	r3, r7, r5
 8002c5e:	781b      	ldrb	r3, [r3, #0]
 8002c60:	2100      	movs	r1, #0
 8002c62:	0018      	movs	r0, r3
 8002c64:	f7ff fc9a 	bl	800259c <ControlLeds>
				ControlLeds(i+par, 0);
 8002c68:	197a      	adds	r2, r7, r5
 8002c6a:	240d      	movs	r4, #13
 8002c6c:	193b      	adds	r3, r7, r4
 8002c6e:	7812      	ldrb	r2, [r2, #0]
 8002c70:	781b      	ldrb	r3, [r3, #0]
 8002c72:	18d3      	adds	r3, r2, r3
 8002c74:	b2db      	uxtb	r3, r3
 8002c76:	2100      	movs	r1, #0
 8002c78:	0018      	movs	r0, r3
 8002c7a:	f7ff fc8f 	bl	800259c <ControlLeds>
				par=par+2;
 8002c7e:	193b      	adds	r3, r7, r4
 8002c80:	193a      	adds	r2, r7, r4
 8002c82:	7812      	ldrb	r2, [r2, #0]
 8002c84:	3202      	adds	r2, #2
 8002c86:	701a      	strb	r2, [r3, #0]
				HAL_Delay(tiempo*Refresh_ADC_Value());
 8002c88:	1d3b      	adds	r3, r7, #4
 8002c8a:	881b      	ldrh	r3, [r3, #0]
 8002c8c:	0018      	movs	r0, r3
 8002c8e:	f7fe f8c1 	bl	8000e14 <__aeabi_i2f>
 8002c92:	1c04      	adds	r4, r0, #0
 8002c94:	f7ff fc58 	bl	8002548 <Refresh_ADC_Value>
 8002c98:	1c03      	adds	r3, r0, #0
 8002c9a:	1c19      	adds	r1, r3, #0
 8002c9c:	1c20      	adds	r0, r4, #0
 8002c9e:	f7fd fdab 	bl	80007f8 <__aeabi_fmul>
 8002ca2:	1c03      	adds	r3, r0, #0
 8002ca4:	1c18      	adds	r0, r3, #0
 8002ca6:	f7fd fab7 	bl	8000218 <__aeabi_f2uiz>
 8002caa:	0003      	movs	r3, r0
 8002cac:	0018      	movs	r0, r3
 8002cae:	f000 ff91 	bl	8003bd4 <HAL_Delay>
			for(uint8_t i=centro;i>=1;i--){
 8002cb2:	197b      	adds	r3, r7, r5
 8002cb4:	781a      	ldrb	r2, [r3, #0]
 8002cb6:	197b      	adds	r3, r7, r5
 8002cb8:	3a01      	subs	r2, #1
 8002cba:	701a      	strb	r2, [r3, #0]
 8002cbc:	2309      	movs	r3, #9
 8002cbe:	18fb      	adds	r3, r7, r3
 8002cc0:	781b      	ldrb	r3, [r3, #0]
 8002cc2:	2b00      	cmp	r3, #0
 8002cc4:	d1c9      	bne.n	8002c5a <AbrirApagar+0x242>
	for(uint8_t v=0;v<veces;v++){
 8002cc6:	210f      	movs	r1, #15
 8002cc8:	187b      	adds	r3, r7, r1
 8002cca:	781a      	ldrb	r2, [r3, #0]
 8002ccc:	187b      	adds	r3, r7, r1
 8002cce:	3201      	adds	r2, #1
 8002cd0:	701a      	strb	r2, [r3, #0]
 8002cd2:	230f      	movs	r3, #15
 8002cd4:	18fa      	adds	r2, r7, r3
 8002cd6:	1dfb      	adds	r3, r7, #7
 8002cd8:	7812      	ldrb	r2, [r2, #0]
 8002cda:	781b      	ldrb	r3, [r3, #0]
 8002cdc:	429a      	cmp	r2, r3
 8002cde:	d200      	bcs.n	8002ce2 <AbrirApagar+0x2ca>
 8002ce0:	e6ae      	b.n	8002a40 <AbrirApagar+0x28>
			}
		}
	}
}
 8002ce2:	46c0      	nop			; (mov r8, r8)
 8002ce4:	46c0      	nop			; (mov r8, r8)
 8002ce6:	46bd      	mov	sp, r7
 8002ce8:	b004      	add	sp, #16
 8002cea:	bdb0      	pop	{r4, r5, r7, pc}
 8002cec:	20000000 	.word	0x20000000

08002cf0 <CerrarApagar>:

void CerrarApagar(uint8_t veces, uint16_t tiempo, uint16_t tiempo2){
 8002cf0:	b5b0      	push	{r4, r5, r7, lr}
 8002cf2:	b084      	sub	sp, #16
 8002cf4:	af00      	add	r7, sp, #0
 8002cf6:	0004      	movs	r4, r0
 8002cf8:	0008      	movs	r0, r1
 8002cfa:	0011      	movs	r1, r2
 8002cfc:	1dfb      	adds	r3, r7, #7
 8002cfe:	1c22      	adds	r2, r4, #0
 8002d00:	701a      	strb	r2, [r3, #0]
 8002d02:	1d3b      	adds	r3, r7, #4
 8002d04:	1c02      	adds	r2, r0, #0
 8002d06:	801a      	strh	r2, [r3, #0]
 8002d08:	1cbb      	adds	r3, r7, #2
 8002d0a:	1c0a      	adds	r2, r1, #0
 8002d0c:	801a      	strh	r2, [r3, #0]
	for(uint8_t v=0;v<veces;v++){
 8002d0e:	230f      	movs	r3, #15
 8002d10:	18fb      	adds	r3, r7, r3
 8002d12:	2200      	movs	r2, #0
 8002d14:	701a      	strb	r2, [r3, #0]
 8002d16:	e156      	b.n	8002fc6 <CerrarApagar+0x2d6>
		uint8_t limite,centro;
		if(cantLeds%2==0){//si es par
 8002d18:	4bb1      	ldr	r3, [pc, #708]	; (8002fe0 <CerrarApagar+0x2f0>)
 8002d1a:	781b      	ldrb	r3, [r3, #0]
 8002d1c:	2201      	movs	r2, #1
 8002d1e:	4013      	ands	r3, r2
 8002d20:	b2db      	uxtb	r3, r3
 8002d22:	2b00      	cmp	r3, #0
 8002d24:	d000      	beq.n	8002d28 <CerrarApagar+0x38>
 8002d26:	e0a3      	b.n	8002e70 <CerrarApagar+0x180>

			centro = cantLeds/2;//5
 8002d28:	4bad      	ldr	r3, [pc, #692]	; (8002fe0 <CerrarApagar+0x2f0>)
 8002d2a:	781a      	ldrb	r2, [r3, #0]
 8002d2c:	2309      	movs	r3, #9
 8002d2e:	18fb      	adds	r3, r7, r3
 8002d30:	0852      	lsrs	r2, r2, #1
 8002d32:	701a      	strb	r2, [r3, #0]
			limite = cantLeds-1;
 8002d34:	4baa      	ldr	r3, [pc, #680]	; (8002fe0 <CerrarApagar+0x2f0>)
 8002d36:	781a      	ldrb	r2, [r3, #0]
 8002d38:	230e      	movs	r3, #14
 8002d3a:	18fb      	adds	r3, r7, r3
 8002d3c:	3a01      	subs	r2, #1
 8002d3e:	701a      	strb	r2, [r3, #0]
			for(uint8_t i=1;i<=centro;i++){
 8002d40:	230d      	movs	r3, #13
 8002d42:	18fb      	adds	r3, r7, r3
 8002d44:	2201      	movs	r2, #1
 8002d46:	701a      	strb	r2, [r3, #0]
 8002d48:	e030      	b.n	8002dac <CerrarApagar+0xbc>
				ControlLeds(i, 1);
 8002d4a:	250d      	movs	r5, #13
 8002d4c:	197b      	adds	r3, r7, r5
 8002d4e:	781b      	ldrb	r3, [r3, #0]
 8002d50:	2101      	movs	r1, #1
 8002d52:	0018      	movs	r0, r3
 8002d54:	f7ff fc22 	bl	800259c <ControlLeds>
				ControlLeds(i+limite, 1);
 8002d58:	197a      	adds	r2, r7, r5
 8002d5a:	240e      	movs	r4, #14
 8002d5c:	193b      	adds	r3, r7, r4
 8002d5e:	7812      	ldrb	r2, [r2, #0]
 8002d60:	781b      	ldrb	r3, [r3, #0]
 8002d62:	18d3      	adds	r3, r2, r3
 8002d64:	b2db      	uxtb	r3, r3
 8002d66:	2101      	movs	r1, #1
 8002d68:	0018      	movs	r0, r3
 8002d6a:	f7ff fc17 	bl	800259c <ControlLeds>
				limite=limite-2;
 8002d6e:	193b      	adds	r3, r7, r4
 8002d70:	193a      	adds	r2, r7, r4
 8002d72:	7812      	ldrb	r2, [r2, #0]
 8002d74:	3a02      	subs	r2, #2
 8002d76:	701a      	strb	r2, [r3, #0]
				HAL_Delay(tiempo*Refresh_ADC_Value());
 8002d78:	1d3b      	adds	r3, r7, #4
 8002d7a:	881b      	ldrh	r3, [r3, #0]
 8002d7c:	0018      	movs	r0, r3
 8002d7e:	f7fe f849 	bl	8000e14 <__aeabi_i2f>
 8002d82:	1c04      	adds	r4, r0, #0
 8002d84:	f7ff fbe0 	bl	8002548 <Refresh_ADC_Value>
 8002d88:	1c03      	adds	r3, r0, #0
 8002d8a:	1c19      	adds	r1, r3, #0
 8002d8c:	1c20      	adds	r0, r4, #0
 8002d8e:	f7fd fd33 	bl	80007f8 <__aeabi_fmul>
 8002d92:	1c03      	adds	r3, r0, #0
 8002d94:	1c18      	adds	r0, r3, #0
 8002d96:	f7fd fa3f 	bl	8000218 <__aeabi_f2uiz>
 8002d9a:	0003      	movs	r3, r0
 8002d9c:	0018      	movs	r0, r3
 8002d9e:	f000 ff19 	bl	8003bd4 <HAL_Delay>
			for(uint8_t i=1;i<=centro;i++){
 8002da2:	197b      	adds	r3, r7, r5
 8002da4:	781a      	ldrb	r2, [r3, #0]
 8002da6:	197b      	adds	r3, r7, r5
 8002da8:	3201      	adds	r2, #1
 8002daa:	701a      	strb	r2, [r3, #0]
 8002dac:	230d      	movs	r3, #13
 8002dae:	18fa      	adds	r2, r7, r3
 8002db0:	2309      	movs	r3, #9
 8002db2:	18fb      	adds	r3, r7, r3
 8002db4:	7812      	ldrb	r2, [r2, #0]
 8002db6:	781b      	ldrb	r3, [r3, #0]
 8002db8:	429a      	cmp	r2, r3
 8002dba:	d9c6      	bls.n	8002d4a <CerrarApagar+0x5a>
			}
			limite = cantLeds-1;
 8002dbc:	4b88      	ldr	r3, [pc, #544]	; (8002fe0 <CerrarApagar+0x2f0>)
 8002dbe:	781a      	ldrb	r2, [r3, #0]
 8002dc0:	230e      	movs	r3, #14
 8002dc2:	18fb      	adds	r3, r7, r3
 8002dc4:	3a01      	subs	r2, #1
 8002dc6:	701a      	strb	r2, [r3, #0]
			HAL_Delay(tiempo2*Refresh_ADC_Value());
 8002dc8:	1cbb      	adds	r3, r7, #2
 8002dca:	881b      	ldrh	r3, [r3, #0]
 8002dcc:	0018      	movs	r0, r3
 8002dce:	f7fe f821 	bl	8000e14 <__aeabi_i2f>
 8002dd2:	1c04      	adds	r4, r0, #0
 8002dd4:	f7ff fbb8 	bl	8002548 <Refresh_ADC_Value>
 8002dd8:	1c03      	adds	r3, r0, #0
 8002dda:	1c19      	adds	r1, r3, #0
 8002ddc:	1c20      	adds	r0, r4, #0
 8002dde:	f7fd fd0b 	bl	80007f8 <__aeabi_fmul>
 8002de2:	1c03      	adds	r3, r0, #0
 8002de4:	1c18      	adds	r0, r3, #0
 8002de6:	f7fd fa17 	bl	8000218 <__aeabi_f2uiz>
 8002dea:	0003      	movs	r3, r0
 8002dec:	0018      	movs	r0, r3
 8002dee:	f000 fef1 	bl	8003bd4 <HAL_Delay>
			for(uint8_t i=1;i<=centro;i++){
 8002df2:	230c      	movs	r3, #12
 8002df4:	18fb      	adds	r3, r7, r3
 8002df6:	2201      	movs	r2, #1
 8002df8:	701a      	strb	r2, [r3, #0]
 8002dfa:	e030      	b.n	8002e5e <CerrarApagar+0x16e>
				ControlLeds(i, 0);
 8002dfc:	250c      	movs	r5, #12
 8002dfe:	197b      	adds	r3, r7, r5
 8002e00:	781b      	ldrb	r3, [r3, #0]
 8002e02:	2100      	movs	r1, #0
 8002e04:	0018      	movs	r0, r3
 8002e06:	f7ff fbc9 	bl	800259c <ControlLeds>
				ControlLeds(i+limite, 0);
 8002e0a:	197a      	adds	r2, r7, r5
 8002e0c:	240e      	movs	r4, #14
 8002e0e:	193b      	adds	r3, r7, r4
 8002e10:	7812      	ldrb	r2, [r2, #0]
 8002e12:	781b      	ldrb	r3, [r3, #0]
 8002e14:	18d3      	adds	r3, r2, r3
 8002e16:	b2db      	uxtb	r3, r3
 8002e18:	2100      	movs	r1, #0
 8002e1a:	0018      	movs	r0, r3
 8002e1c:	f7ff fbbe 	bl	800259c <ControlLeds>
				limite=limite-2;
 8002e20:	193b      	adds	r3, r7, r4
 8002e22:	193a      	adds	r2, r7, r4
 8002e24:	7812      	ldrb	r2, [r2, #0]
 8002e26:	3a02      	subs	r2, #2
 8002e28:	701a      	strb	r2, [r3, #0]
				HAL_Delay(tiempo*Refresh_ADC_Value());
 8002e2a:	1d3b      	adds	r3, r7, #4
 8002e2c:	881b      	ldrh	r3, [r3, #0]
 8002e2e:	0018      	movs	r0, r3
 8002e30:	f7fd fff0 	bl	8000e14 <__aeabi_i2f>
 8002e34:	1c04      	adds	r4, r0, #0
 8002e36:	f7ff fb87 	bl	8002548 <Refresh_ADC_Value>
 8002e3a:	1c03      	adds	r3, r0, #0
 8002e3c:	1c19      	adds	r1, r3, #0
 8002e3e:	1c20      	adds	r0, r4, #0
 8002e40:	f7fd fcda 	bl	80007f8 <__aeabi_fmul>
 8002e44:	1c03      	adds	r3, r0, #0
 8002e46:	1c18      	adds	r0, r3, #0
 8002e48:	f7fd f9e6 	bl	8000218 <__aeabi_f2uiz>
 8002e4c:	0003      	movs	r3, r0
 8002e4e:	0018      	movs	r0, r3
 8002e50:	f000 fec0 	bl	8003bd4 <HAL_Delay>
			for(uint8_t i=1;i<=centro;i++){
 8002e54:	197b      	adds	r3, r7, r5
 8002e56:	781a      	ldrb	r2, [r3, #0]
 8002e58:	197b      	adds	r3, r7, r5
 8002e5a:	3201      	adds	r2, #1
 8002e5c:	701a      	strb	r2, [r3, #0]
 8002e5e:	230c      	movs	r3, #12
 8002e60:	18fa      	adds	r2, r7, r3
 8002e62:	2309      	movs	r3, #9
 8002e64:	18fb      	adds	r3, r7, r3
 8002e66:	7812      	ldrb	r2, [r2, #0]
 8002e68:	781b      	ldrb	r3, [r3, #0]
 8002e6a:	429a      	cmp	r2, r3
 8002e6c:	d9c6      	bls.n	8002dfc <CerrarApagar+0x10c>
 8002e6e:	e0a4      	b.n	8002fba <CerrarApagar+0x2ca>
			}

		}else{//si es impar
			centro = (cantLeds/2)+1;//5
 8002e70:	4b5b      	ldr	r3, [pc, #364]	; (8002fe0 <CerrarApagar+0x2f0>)
 8002e72:	781b      	ldrb	r3, [r3, #0]
 8002e74:	085b      	lsrs	r3, r3, #1
 8002e76:	b2da      	uxtb	r2, r3
 8002e78:	2309      	movs	r3, #9
 8002e7a:	18fb      	adds	r3, r7, r3
 8002e7c:	3201      	adds	r2, #1
 8002e7e:	701a      	strb	r2, [r3, #0]
			limite = cantLeds-1;
 8002e80:	4b57      	ldr	r3, [pc, #348]	; (8002fe0 <CerrarApagar+0x2f0>)
 8002e82:	781a      	ldrb	r2, [r3, #0]
 8002e84:	230e      	movs	r3, #14
 8002e86:	18fb      	adds	r3, r7, r3
 8002e88:	3a01      	subs	r2, #1
 8002e8a:	701a      	strb	r2, [r3, #0]
			for(uint8_t i=1;i<=centro;i++){
 8002e8c:	230b      	movs	r3, #11
 8002e8e:	18fb      	adds	r3, r7, r3
 8002e90:	2201      	movs	r2, #1
 8002e92:	701a      	strb	r2, [r3, #0]
 8002e94:	e030      	b.n	8002ef8 <CerrarApagar+0x208>
				ControlLeds(i, 1);
 8002e96:	250b      	movs	r5, #11
 8002e98:	197b      	adds	r3, r7, r5
 8002e9a:	781b      	ldrb	r3, [r3, #0]
 8002e9c:	2101      	movs	r1, #1
 8002e9e:	0018      	movs	r0, r3
 8002ea0:	f7ff fb7c 	bl	800259c <ControlLeds>
				ControlLeds(i+limite, 1);
 8002ea4:	197a      	adds	r2, r7, r5
 8002ea6:	240e      	movs	r4, #14
 8002ea8:	193b      	adds	r3, r7, r4
 8002eaa:	7812      	ldrb	r2, [r2, #0]
 8002eac:	781b      	ldrb	r3, [r3, #0]
 8002eae:	18d3      	adds	r3, r2, r3
 8002eb0:	b2db      	uxtb	r3, r3
 8002eb2:	2101      	movs	r1, #1
 8002eb4:	0018      	movs	r0, r3
 8002eb6:	f7ff fb71 	bl	800259c <ControlLeds>
				limite=limite-2;
 8002eba:	193b      	adds	r3, r7, r4
 8002ebc:	193a      	adds	r2, r7, r4
 8002ebe:	7812      	ldrb	r2, [r2, #0]
 8002ec0:	3a02      	subs	r2, #2
 8002ec2:	701a      	strb	r2, [r3, #0]
				HAL_Delay(tiempo*Refresh_ADC_Value());
 8002ec4:	1d3b      	adds	r3, r7, #4
 8002ec6:	881b      	ldrh	r3, [r3, #0]
 8002ec8:	0018      	movs	r0, r3
 8002eca:	f7fd ffa3 	bl	8000e14 <__aeabi_i2f>
 8002ece:	1c04      	adds	r4, r0, #0
 8002ed0:	f7ff fb3a 	bl	8002548 <Refresh_ADC_Value>
 8002ed4:	1c03      	adds	r3, r0, #0
 8002ed6:	1c19      	adds	r1, r3, #0
 8002ed8:	1c20      	adds	r0, r4, #0
 8002eda:	f7fd fc8d 	bl	80007f8 <__aeabi_fmul>
 8002ede:	1c03      	adds	r3, r0, #0
 8002ee0:	1c18      	adds	r0, r3, #0
 8002ee2:	f7fd f999 	bl	8000218 <__aeabi_f2uiz>
 8002ee6:	0003      	movs	r3, r0
 8002ee8:	0018      	movs	r0, r3
 8002eea:	f000 fe73 	bl	8003bd4 <HAL_Delay>
			for(uint8_t i=1;i<=centro;i++){
 8002eee:	197b      	adds	r3, r7, r5
 8002ef0:	781a      	ldrb	r2, [r3, #0]
 8002ef2:	197b      	adds	r3, r7, r5
 8002ef4:	3201      	adds	r2, #1
 8002ef6:	701a      	strb	r2, [r3, #0]
 8002ef8:	230b      	movs	r3, #11
 8002efa:	18fa      	adds	r2, r7, r3
 8002efc:	2309      	movs	r3, #9
 8002efe:	18fb      	adds	r3, r7, r3
 8002f00:	7812      	ldrb	r2, [r2, #0]
 8002f02:	781b      	ldrb	r3, [r3, #0]
 8002f04:	429a      	cmp	r2, r3
 8002f06:	d9c6      	bls.n	8002e96 <CerrarApagar+0x1a6>
			}
			limite = cantLeds-1;
 8002f08:	4b35      	ldr	r3, [pc, #212]	; (8002fe0 <CerrarApagar+0x2f0>)
 8002f0a:	781a      	ldrb	r2, [r3, #0]
 8002f0c:	230e      	movs	r3, #14
 8002f0e:	18fb      	adds	r3, r7, r3
 8002f10:	3a01      	subs	r2, #1
 8002f12:	701a      	strb	r2, [r3, #0]
			HAL_Delay(tiempo2*Refresh_ADC_Value());
 8002f14:	1cbb      	adds	r3, r7, #2
 8002f16:	881b      	ldrh	r3, [r3, #0]
 8002f18:	0018      	movs	r0, r3
 8002f1a:	f7fd ff7b 	bl	8000e14 <__aeabi_i2f>
 8002f1e:	1c04      	adds	r4, r0, #0
 8002f20:	f7ff fb12 	bl	8002548 <Refresh_ADC_Value>
 8002f24:	1c03      	adds	r3, r0, #0
 8002f26:	1c19      	adds	r1, r3, #0
 8002f28:	1c20      	adds	r0, r4, #0
 8002f2a:	f7fd fc65 	bl	80007f8 <__aeabi_fmul>
 8002f2e:	1c03      	adds	r3, r0, #0
 8002f30:	1c18      	adds	r0, r3, #0
 8002f32:	f7fd f971 	bl	8000218 <__aeabi_f2uiz>
 8002f36:	0003      	movs	r3, r0
 8002f38:	0018      	movs	r0, r3
 8002f3a:	f000 fe4b 	bl	8003bd4 <HAL_Delay>
			for(uint8_t i=1;i<=centro;i++){
 8002f3e:	230a      	movs	r3, #10
 8002f40:	18fb      	adds	r3, r7, r3
 8002f42:	2201      	movs	r2, #1
 8002f44:	701a      	strb	r2, [r3, #0]
 8002f46:	e030      	b.n	8002faa <CerrarApagar+0x2ba>
				ControlLeds(i, 0);
 8002f48:	250a      	movs	r5, #10
 8002f4a:	197b      	adds	r3, r7, r5
 8002f4c:	781b      	ldrb	r3, [r3, #0]
 8002f4e:	2100      	movs	r1, #0
 8002f50:	0018      	movs	r0, r3
 8002f52:	f7ff fb23 	bl	800259c <ControlLeds>
				ControlLeds(i+limite, 0);
 8002f56:	197a      	adds	r2, r7, r5
 8002f58:	240e      	movs	r4, #14
 8002f5a:	193b      	adds	r3, r7, r4
 8002f5c:	7812      	ldrb	r2, [r2, #0]
 8002f5e:	781b      	ldrb	r3, [r3, #0]
 8002f60:	18d3      	adds	r3, r2, r3
 8002f62:	b2db      	uxtb	r3, r3
 8002f64:	2100      	movs	r1, #0
 8002f66:	0018      	movs	r0, r3
 8002f68:	f7ff fb18 	bl	800259c <ControlLeds>
				limite=limite-2;
 8002f6c:	193b      	adds	r3, r7, r4
 8002f6e:	193a      	adds	r2, r7, r4
 8002f70:	7812      	ldrb	r2, [r2, #0]
 8002f72:	3a02      	subs	r2, #2
 8002f74:	701a      	strb	r2, [r3, #0]
				HAL_Delay(tiempo*Refresh_ADC_Value());
 8002f76:	1d3b      	adds	r3, r7, #4
 8002f78:	881b      	ldrh	r3, [r3, #0]
 8002f7a:	0018      	movs	r0, r3
 8002f7c:	f7fd ff4a 	bl	8000e14 <__aeabi_i2f>
 8002f80:	1c04      	adds	r4, r0, #0
 8002f82:	f7ff fae1 	bl	8002548 <Refresh_ADC_Value>
 8002f86:	1c03      	adds	r3, r0, #0
 8002f88:	1c19      	adds	r1, r3, #0
 8002f8a:	1c20      	adds	r0, r4, #0
 8002f8c:	f7fd fc34 	bl	80007f8 <__aeabi_fmul>
 8002f90:	1c03      	adds	r3, r0, #0
 8002f92:	1c18      	adds	r0, r3, #0
 8002f94:	f7fd f940 	bl	8000218 <__aeabi_f2uiz>
 8002f98:	0003      	movs	r3, r0
 8002f9a:	0018      	movs	r0, r3
 8002f9c:	f000 fe1a 	bl	8003bd4 <HAL_Delay>
			for(uint8_t i=1;i<=centro;i++){
 8002fa0:	197b      	adds	r3, r7, r5
 8002fa2:	781a      	ldrb	r2, [r3, #0]
 8002fa4:	197b      	adds	r3, r7, r5
 8002fa6:	3201      	adds	r2, #1
 8002fa8:	701a      	strb	r2, [r3, #0]
 8002faa:	230a      	movs	r3, #10
 8002fac:	18fa      	adds	r2, r7, r3
 8002fae:	2309      	movs	r3, #9
 8002fb0:	18fb      	adds	r3, r7, r3
 8002fb2:	7812      	ldrb	r2, [r2, #0]
 8002fb4:	781b      	ldrb	r3, [r3, #0]
 8002fb6:	429a      	cmp	r2, r3
 8002fb8:	d9c6      	bls.n	8002f48 <CerrarApagar+0x258>
	for(uint8_t v=0;v<veces;v++){
 8002fba:	210f      	movs	r1, #15
 8002fbc:	187b      	adds	r3, r7, r1
 8002fbe:	781a      	ldrb	r2, [r3, #0]
 8002fc0:	187b      	adds	r3, r7, r1
 8002fc2:	3201      	adds	r2, #1
 8002fc4:	701a      	strb	r2, [r3, #0]
 8002fc6:	230f      	movs	r3, #15
 8002fc8:	18fa      	adds	r2, r7, r3
 8002fca:	1dfb      	adds	r3, r7, #7
 8002fcc:	7812      	ldrb	r2, [r2, #0]
 8002fce:	781b      	ldrb	r3, [r3, #0]
 8002fd0:	429a      	cmp	r2, r3
 8002fd2:	d200      	bcs.n	8002fd6 <CerrarApagar+0x2e6>
 8002fd4:	e6a0      	b.n	8002d18 <CerrarApagar+0x28>
			}
		}
	}
}
 8002fd6:	46c0      	nop			; (mov r8, r8)
 8002fd8:	46c0      	nop			; (mov r8, r8)
 8002fda:	46bd      	mov	sp, r7
 8002fdc:	b004      	add	sp, #16
 8002fde:	bdb0      	pop	{r4, r5, r7, pc}
 8002fe0:	20000000 	.word	0x20000000

08002fe4 <Girar>:

void Girar(uint8_t veces, uint16_t tiempo){
 8002fe4:	b590      	push	{r4, r7, lr}
 8002fe6:	b085      	sub	sp, #20
 8002fe8:	af00      	add	r7, sp, #0
 8002fea:	0002      	movs	r2, r0
 8002fec:	1dfb      	adds	r3, r7, #7
 8002fee:	701a      	strb	r2, [r3, #0]
 8002ff0:	1d3b      	adds	r3, r7, #4
 8002ff2:	1c0a      	adds	r2, r1, #0
 8002ff4:	801a      	strh	r2, [r3, #0]
	for(uint8_t v=0;v<veces;v++){
 8002ff6:	230f      	movs	r3, #15
 8002ff8:	18fb      	adds	r3, r7, r3
 8002ffa:	2200      	movs	r2, #0
 8002ffc:	701a      	strb	r2, [r3, #0]
 8002ffe:	e035      	b.n	800306c <Girar+0x88>
		AbrirApagar(1,tiempo*Refresh_ADC_Value(),0);
 8003000:	1d3b      	adds	r3, r7, #4
 8003002:	881b      	ldrh	r3, [r3, #0]
 8003004:	0018      	movs	r0, r3
 8003006:	f7fd ff05 	bl	8000e14 <__aeabi_i2f>
 800300a:	1c04      	adds	r4, r0, #0
 800300c:	f7ff fa9c 	bl	8002548 <Refresh_ADC_Value>
 8003010:	1c03      	adds	r3, r0, #0
 8003012:	1c19      	adds	r1, r3, #0
 8003014:	1c20      	adds	r0, r4, #0
 8003016:	f7fd fbef 	bl	80007f8 <__aeabi_fmul>
 800301a:	1c03      	adds	r3, r0, #0
 800301c:	1c18      	adds	r0, r3, #0
 800301e:	f7fd f8fb 	bl	8000218 <__aeabi_f2uiz>
 8003022:	0003      	movs	r3, r0
 8003024:	b29b      	uxth	r3, r3
 8003026:	2200      	movs	r2, #0
 8003028:	0019      	movs	r1, r3
 800302a:	2001      	movs	r0, #1
 800302c:	f7ff fcf4 	bl	8002a18 <AbrirApagar>
		CerrarApagar(1,tiempo*Refresh_ADC_Value(),0);
 8003030:	1d3b      	adds	r3, r7, #4
 8003032:	881b      	ldrh	r3, [r3, #0]
 8003034:	0018      	movs	r0, r3
 8003036:	f7fd feed 	bl	8000e14 <__aeabi_i2f>
 800303a:	1c04      	adds	r4, r0, #0
 800303c:	f7ff fa84 	bl	8002548 <Refresh_ADC_Value>
 8003040:	1c03      	adds	r3, r0, #0
 8003042:	1c19      	adds	r1, r3, #0
 8003044:	1c20      	adds	r0, r4, #0
 8003046:	f7fd fbd7 	bl	80007f8 <__aeabi_fmul>
 800304a:	1c03      	adds	r3, r0, #0
 800304c:	1c18      	adds	r0, r3, #0
 800304e:	f7fd f8e3 	bl	8000218 <__aeabi_f2uiz>
 8003052:	0003      	movs	r3, r0
 8003054:	b29b      	uxth	r3, r3
 8003056:	2200      	movs	r2, #0
 8003058:	0019      	movs	r1, r3
 800305a:	2001      	movs	r0, #1
 800305c:	f7ff fe48 	bl	8002cf0 <CerrarApagar>
	for(uint8_t v=0;v<veces;v++){
 8003060:	210f      	movs	r1, #15
 8003062:	187b      	adds	r3, r7, r1
 8003064:	781a      	ldrb	r2, [r3, #0]
 8003066:	187b      	adds	r3, r7, r1
 8003068:	3201      	adds	r2, #1
 800306a:	701a      	strb	r2, [r3, #0]
 800306c:	230f      	movs	r3, #15
 800306e:	18fa      	adds	r2, r7, r3
 8003070:	1dfb      	adds	r3, r7, #7
 8003072:	7812      	ldrb	r2, [r2, #0]
 8003074:	781b      	ldrb	r3, [r3, #0]
 8003076:	429a      	cmp	r2, r3
 8003078:	d3c2      	bcc.n	8003000 <Girar+0x1c>
	}
}
 800307a:	46c0      	nop			; (mov r8, r8)
 800307c:	46c0      	nop			; (mov r8, r8)
 800307e:	46bd      	mov	sp, r7
 8003080:	b005      	add	sp, #20
 8003082:	bd90      	pop	{r4, r7, pc}

08003084 <VolumenAbrir>:

void VolumenAbrir(uint8_t veces, uint16_t tiempo, uint16_t tiempo2){
 8003084:	b5b0      	push	{r4, r5, r7, lr}
 8003086:	b084      	sub	sp, #16
 8003088:	af00      	add	r7, sp, #0
 800308a:	0004      	movs	r4, r0
 800308c:	0008      	movs	r0, r1
 800308e:	0011      	movs	r1, r2
 8003090:	1dfb      	adds	r3, r7, #7
 8003092:	1c22      	adds	r2, r4, #0
 8003094:	701a      	strb	r2, [r3, #0]
 8003096:	1d3b      	adds	r3, r7, #4
 8003098:	1c02      	adds	r2, r0, #0
 800309a:	801a      	strh	r2, [r3, #0]
 800309c:	1cbb      	adds	r3, r7, #2
 800309e:	1c0a      	adds	r2, r1, #0
 80030a0:	801a      	strh	r2, [r3, #0]
	for(uint8_t v=0;v<veces;v++){
 80030a2:	230f      	movs	r3, #15
 80030a4:	18fb      	adds	r3, r7, r3
 80030a6:	2200      	movs	r2, #0
 80030a8:	701a      	strb	r2, [r3, #0]
 80030aa:	e0a3      	b.n	80031f4 <VolumenAbrir+0x170>
		uint8_t l;
		for(uint8_t i=1;i<=cantLeds;i++){
 80030ac:	230e      	movs	r3, #14
 80030ae:	18fb      	adds	r3, r7, r3
 80030b0:	2201      	movs	r2, #1
 80030b2:	701a      	strb	r2, [r3, #0]
 80030b4:	e07b      	b.n	80031ae <VolumenAbrir+0x12a>
			l=i;
 80030b6:	250b      	movs	r5, #11
 80030b8:	197b      	adds	r3, r7, r5
 80030ba:	220e      	movs	r2, #14
 80030bc:	18ba      	adds	r2, r7, r2
 80030be:	7812      	ldrb	r2, [r2, #0]
 80030c0:	701a      	strb	r2, [r3, #0]
			HAL_Delay(tiempo*Refresh_ADC_Value());
 80030c2:	1d3b      	adds	r3, r7, #4
 80030c4:	881b      	ldrh	r3, [r3, #0]
 80030c6:	0018      	movs	r0, r3
 80030c8:	f7fd fea4 	bl	8000e14 <__aeabi_i2f>
 80030cc:	1c04      	adds	r4, r0, #0
 80030ce:	f7ff fa3b 	bl	8002548 <Refresh_ADC_Value>
 80030d2:	1c03      	adds	r3, r0, #0
 80030d4:	1c19      	adds	r1, r3, #0
 80030d6:	1c20      	adds	r0, r4, #0
 80030d8:	f7fd fb8e 	bl	80007f8 <__aeabi_fmul>
 80030dc:	1c03      	adds	r3, r0, #0
 80030de:	1c18      	adds	r0, r3, #0
 80030e0:	f7fd f89a 	bl	8000218 <__aeabi_f2uiz>
 80030e4:	0003      	movs	r3, r0
 80030e6:	0018      	movs	r0, r3
 80030e8:	f000 fd74 	bl	8003bd4 <HAL_Delay>
			for(uint8_t i=l;i<=cantLeds;i++){
 80030ec:	230d      	movs	r3, #13
 80030ee:	18fb      	adds	r3, r7, r3
 80030f0:	197a      	adds	r2, r7, r5
 80030f2:	7812      	ldrb	r2, [r2, #0]
 80030f4:	701a      	strb	r2, [r3, #0]
 80030f6:	e01f      	b.n	8003138 <VolumenAbrir+0xb4>
				Encender_1_Led_2(i);
 80030f8:	250d      	movs	r5, #13
 80030fa:	197b      	adds	r3, r7, r5
 80030fc:	781b      	ldrb	r3, [r3, #0]
 80030fe:	0018      	movs	r0, r3
 8003100:	f7ff fbea 	bl	80028d8 <Encender_1_Led_2>
				HAL_Delay(tiempo*Refresh_ADC_Value());
 8003104:	1d3b      	adds	r3, r7, #4
 8003106:	881b      	ldrh	r3, [r3, #0]
 8003108:	0018      	movs	r0, r3
 800310a:	f7fd fe83 	bl	8000e14 <__aeabi_i2f>
 800310e:	1c04      	adds	r4, r0, #0
 8003110:	f7ff fa1a 	bl	8002548 <Refresh_ADC_Value>
 8003114:	1c03      	adds	r3, r0, #0
 8003116:	1c19      	adds	r1, r3, #0
 8003118:	1c20      	adds	r0, r4, #0
 800311a:	f7fd fb6d 	bl	80007f8 <__aeabi_fmul>
 800311e:	1c03      	adds	r3, r0, #0
 8003120:	1c18      	adds	r0, r3, #0
 8003122:	f7fd f879 	bl	8000218 <__aeabi_f2uiz>
 8003126:	0003      	movs	r3, r0
 8003128:	0018      	movs	r0, r3
 800312a:	f000 fd53 	bl	8003bd4 <HAL_Delay>
			for(uint8_t i=l;i<=cantLeds;i++){
 800312e:	197b      	adds	r3, r7, r5
 8003130:	781a      	ldrb	r2, [r3, #0]
 8003132:	197b      	adds	r3, r7, r5
 8003134:	3201      	adds	r2, #1
 8003136:	701a      	strb	r2, [r3, #0]
 8003138:	4b35      	ldr	r3, [pc, #212]	; (8003210 <VolumenAbrir+0x18c>)
 800313a:	781b      	ldrb	r3, [r3, #0]
 800313c:	220d      	movs	r2, #13
 800313e:	18ba      	adds	r2, r7, r2
 8003140:	7812      	ldrb	r2, [r2, #0]
 8003142:	429a      	cmp	r2, r3
 8003144:	d9d8      	bls.n	80030f8 <VolumenAbrir+0x74>
			}
			for(uint8_t i=cantLeds;i>=l;i--){
 8003146:	230c      	movs	r3, #12
 8003148:	18fb      	adds	r3, r7, r3
 800314a:	4a31      	ldr	r2, [pc, #196]	; (8003210 <VolumenAbrir+0x18c>)
 800314c:	7812      	ldrb	r2, [r2, #0]
 800314e:	701a      	strb	r2, [r3, #0]
 8003150:	e01f      	b.n	8003192 <VolumenAbrir+0x10e>
				Encender_1_Led_2(i);
 8003152:	250c      	movs	r5, #12
 8003154:	197b      	adds	r3, r7, r5
 8003156:	781b      	ldrb	r3, [r3, #0]
 8003158:	0018      	movs	r0, r3
 800315a:	f7ff fbbd 	bl	80028d8 <Encender_1_Led_2>
				HAL_Delay(tiempo*Refresh_ADC_Value());
 800315e:	1d3b      	adds	r3, r7, #4
 8003160:	881b      	ldrh	r3, [r3, #0]
 8003162:	0018      	movs	r0, r3
 8003164:	f7fd fe56 	bl	8000e14 <__aeabi_i2f>
 8003168:	1c04      	adds	r4, r0, #0
 800316a:	f7ff f9ed 	bl	8002548 <Refresh_ADC_Value>
 800316e:	1c03      	adds	r3, r0, #0
 8003170:	1c19      	adds	r1, r3, #0
 8003172:	1c20      	adds	r0, r4, #0
 8003174:	f7fd fb40 	bl	80007f8 <__aeabi_fmul>
 8003178:	1c03      	adds	r3, r0, #0
 800317a:	1c18      	adds	r0, r3, #0
 800317c:	f7fd f84c 	bl	8000218 <__aeabi_f2uiz>
 8003180:	0003      	movs	r3, r0
 8003182:	0018      	movs	r0, r3
 8003184:	f000 fd26 	bl	8003bd4 <HAL_Delay>
			for(uint8_t i=cantLeds;i>=l;i--){
 8003188:	197b      	adds	r3, r7, r5
 800318a:	781a      	ldrb	r2, [r3, #0]
 800318c:	197b      	adds	r3, r7, r5
 800318e:	3a01      	subs	r2, #1
 8003190:	701a      	strb	r2, [r3, #0]
 8003192:	230c      	movs	r3, #12
 8003194:	18fa      	adds	r2, r7, r3
 8003196:	230b      	movs	r3, #11
 8003198:	18fb      	adds	r3, r7, r3
 800319a:	7812      	ldrb	r2, [r2, #0]
 800319c:	781b      	ldrb	r3, [r3, #0]
 800319e:	429a      	cmp	r2, r3
 80031a0:	d2d7      	bcs.n	8003152 <VolumenAbrir+0xce>
		for(uint8_t i=1;i<=cantLeds;i++){
 80031a2:	210e      	movs	r1, #14
 80031a4:	187b      	adds	r3, r7, r1
 80031a6:	781a      	ldrb	r2, [r3, #0]
 80031a8:	187b      	adds	r3, r7, r1
 80031aa:	3201      	adds	r2, #1
 80031ac:	701a      	strb	r2, [r3, #0]
 80031ae:	4b18      	ldr	r3, [pc, #96]	; (8003210 <VolumenAbrir+0x18c>)
 80031b0:	781b      	ldrb	r3, [r3, #0]
 80031b2:	220e      	movs	r2, #14
 80031b4:	18ba      	adds	r2, r7, r2
 80031b6:	7812      	ldrb	r2, [r2, #0]
 80031b8:	429a      	cmp	r2, r3
 80031ba:	d800      	bhi.n	80031be <VolumenAbrir+0x13a>
 80031bc:	e77b      	b.n	80030b6 <VolumenAbrir+0x32>
			}
		}
		HAL_Delay(tiempo2*Refresh_ADC_Value());
 80031be:	1cbb      	adds	r3, r7, #2
 80031c0:	881b      	ldrh	r3, [r3, #0]
 80031c2:	0018      	movs	r0, r3
 80031c4:	f7fd fe26 	bl	8000e14 <__aeabi_i2f>
 80031c8:	1c04      	adds	r4, r0, #0
 80031ca:	f7ff f9bd 	bl	8002548 <Refresh_ADC_Value>
 80031ce:	1c03      	adds	r3, r0, #0
 80031d0:	1c19      	adds	r1, r3, #0
 80031d2:	1c20      	adds	r0, r4, #0
 80031d4:	f7fd fb10 	bl	80007f8 <__aeabi_fmul>
 80031d8:	1c03      	adds	r3, r0, #0
 80031da:	1c18      	adds	r0, r3, #0
 80031dc:	f7fd f81c 	bl	8000218 <__aeabi_f2uiz>
 80031e0:	0003      	movs	r3, r0
 80031e2:	0018      	movs	r0, r3
 80031e4:	f000 fcf6 	bl	8003bd4 <HAL_Delay>
	for(uint8_t v=0;v<veces;v++){
 80031e8:	210f      	movs	r1, #15
 80031ea:	187b      	adds	r3, r7, r1
 80031ec:	781a      	ldrb	r2, [r3, #0]
 80031ee:	187b      	adds	r3, r7, r1
 80031f0:	3201      	adds	r2, #1
 80031f2:	701a      	strb	r2, [r3, #0]
 80031f4:	230f      	movs	r3, #15
 80031f6:	18fa      	adds	r2, r7, r3
 80031f8:	1dfb      	adds	r3, r7, #7
 80031fa:	7812      	ldrb	r2, [r2, #0]
 80031fc:	781b      	ldrb	r3, [r3, #0]
 80031fe:	429a      	cmp	r2, r3
 8003200:	d200      	bcs.n	8003204 <VolumenAbrir+0x180>
 8003202:	e753      	b.n	80030ac <VolumenAbrir+0x28>
	}
}
 8003204:	46c0      	nop			; (mov r8, r8)
 8003206:	46c0      	nop			; (mov r8, r8)
 8003208:	46bd      	mov	sp, r7
 800320a:	b004      	add	sp, #16
 800320c:	bdb0      	pop	{r4, r5, r7, pc}
 800320e:	46c0      	nop			; (mov r8, r8)
 8003210:	20000000 	.word	0x20000000

08003214 <VolumenCerrar>:

void VolumenCerrar(uint8_t veces, uint16_t tiempo, uint16_t tiempo2){
 8003214:	b5b0      	push	{r4, r5, r7, lr}
 8003216:	b084      	sub	sp, #16
 8003218:	af00      	add	r7, sp, #0
 800321a:	0004      	movs	r4, r0
 800321c:	0008      	movs	r0, r1
 800321e:	0011      	movs	r1, r2
 8003220:	1dfb      	adds	r3, r7, #7
 8003222:	1c22      	adds	r2, r4, #0
 8003224:	701a      	strb	r2, [r3, #0]
 8003226:	1d3b      	adds	r3, r7, #4
 8003228:	1c02      	adds	r2, r0, #0
 800322a:	801a      	strh	r2, [r3, #0]
 800322c:	1cbb      	adds	r3, r7, #2
 800322e:	1c0a      	adds	r2, r1, #0
 8003230:	801a      	strh	r2, [r3, #0]
	for(uint8_t v=0;v<veces;v++){
 8003232:	230f      	movs	r3, #15
 8003234:	18fb      	adds	r3, r7, r3
 8003236:	2200      	movs	r2, #0
 8003238:	701a      	strb	r2, [r3, #0]
 800323a:	e0a2      	b.n	8003382 <VolumenCerrar+0x16e>
		uint8_t l;
		for(uint8_t i=cantLeds;i>=1;i--){
 800323c:	230e      	movs	r3, #14
 800323e:	18fb      	adds	r3, r7, r3
 8003240:	4a56      	ldr	r2, [pc, #344]	; (800339c <VolumenCerrar+0x188>)
 8003242:	7812      	ldrb	r2, [r2, #0]
 8003244:	701a      	strb	r2, [r3, #0]
 8003246:	e07b      	b.n	8003340 <VolumenCerrar+0x12c>
			l=i;
 8003248:	250b      	movs	r5, #11
 800324a:	197b      	adds	r3, r7, r5
 800324c:	220e      	movs	r2, #14
 800324e:	18ba      	adds	r2, r7, r2
 8003250:	7812      	ldrb	r2, [r2, #0]
 8003252:	701a      	strb	r2, [r3, #0]
			HAL_Delay(tiempo*Refresh_ADC_Value());
 8003254:	1d3b      	adds	r3, r7, #4
 8003256:	881b      	ldrh	r3, [r3, #0]
 8003258:	0018      	movs	r0, r3
 800325a:	f7fd fddb 	bl	8000e14 <__aeabi_i2f>
 800325e:	1c04      	adds	r4, r0, #0
 8003260:	f7ff f972 	bl	8002548 <Refresh_ADC_Value>
 8003264:	1c03      	adds	r3, r0, #0
 8003266:	1c19      	adds	r1, r3, #0
 8003268:	1c20      	adds	r0, r4, #0
 800326a:	f7fd fac5 	bl	80007f8 <__aeabi_fmul>
 800326e:	1c03      	adds	r3, r0, #0
 8003270:	1c18      	adds	r0, r3, #0
 8003272:	f7fc ffd1 	bl	8000218 <__aeabi_f2uiz>
 8003276:	0003      	movs	r3, r0
 8003278:	0018      	movs	r0, r3
 800327a:	f000 fcab 	bl	8003bd4 <HAL_Delay>
			for(uint8_t i=l;i<=cantLeds;i++){
 800327e:	230d      	movs	r3, #13
 8003280:	18fb      	adds	r3, r7, r3
 8003282:	197a      	adds	r2, r7, r5
 8003284:	7812      	ldrb	r2, [r2, #0]
 8003286:	701a      	strb	r2, [r3, #0]
 8003288:	e01f      	b.n	80032ca <VolumenCerrar+0xb6>
				Encender_1_Led_3(i);
 800328a:	250d      	movs	r5, #13
 800328c:	197b      	adds	r3, r7, r5
 800328e:	781b      	ldrb	r3, [r3, #0]
 8003290:	0018      	movs	r0, r3
 8003292:	f7ff fb55 	bl	8002940 <Encender_1_Led_3>
				HAL_Delay(tiempo*Refresh_ADC_Value());
 8003296:	1d3b      	adds	r3, r7, #4
 8003298:	881b      	ldrh	r3, [r3, #0]
 800329a:	0018      	movs	r0, r3
 800329c:	f7fd fdba 	bl	8000e14 <__aeabi_i2f>
 80032a0:	1c04      	adds	r4, r0, #0
 80032a2:	f7ff f951 	bl	8002548 <Refresh_ADC_Value>
 80032a6:	1c03      	adds	r3, r0, #0
 80032a8:	1c19      	adds	r1, r3, #0
 80032aa:	1c20      	adds	r0, r4, #0
 80032ac:	f7fd faa4 	bl	80007f8 <__aeabi_fmul>
 80032b0:	1c03      	adds	r3, r0, #0
 80032b2:	1c18      	adds	r0, r3, #0
 80032b4:	f7fc ffb0 	bl	8000218 <__aeabi_f2uiz>
 80032b8:	0003      	movs	r3, r0
 80032ba:	0018      	movs	r0, r3
 80032bc:	f000 fc8a 	bl	8003bd4 <HAL_Delay>
			for(uint8_t i=l;i<=cantLeds;i++){
 80032c0:	197b      	adds	r3, r7, r5
 80032c2:	781a      	ldrb	r2, [r3, #0]
 80032c4:	197b      	adds	r3, r7, r5
 80032c6:	3201      	adds	r2, #1
 80032c8:	701a      	strb	r2, [r3, #0]
 80032ca:	4b34      	ldr	r3, [pc, #208]	; (800339c <VolumenCerrar+0x188>)
 80032cc:	781b      	ldrb	r3, [r3, #0]
 80032ce:	220d      	movs	r2, #13
 80032d0:	18ba      	adds	r2, r7, r2
 80032d2:	7812      	ldrb	r2, [r2, #0]
 80032d4:	429a      	cmp	r2, r3
 80032d6:	d9d8      	bls.n	800328a <VolumenCerrar+0x76>
			}
			for(uint8_t i=cantLeds;i>=l;i--){
 80032d8:	230c      	movs	r3, #12
 80032da:	18fb      	adds	r3, r7, r3
 80032dc:	4a2f      	ldr	r2, [pc, #188]	; (800339c <VolumenCerrar+0x188>)
 80032de:	7812      	ldrb	r2, [r2, #0]
 80032e0:	701a      	strb	r2, [r3, #0]
 80032e2:	e01f      	b.n	8003324 <VolumenCerrar+0x110>
				Encender_1_Led_3(i);
 80032e4:	250c      	movs	r5, #12
 80032e6:	197b      	adds	r3, r7, r5
 80032e8:	781b      	ldrb	r3, [r3, #0]
 80032ea:	0018      	movs	r0, r3
 80032ec:	f7ff fb28 	bl	8002940 <Encender_1_Led_3>
				HAL_Delay(tiempo*Refresh_ADC_Value());
 80032f0:	1d3b      	adds	r3, r7, #4
 80032f2:	881b      	ldrh	r3, [r3, #0]
 80032f4:	0018      	movs	r0, r3
 80032f6:	f7fd fd8d 	bl	8000e14 <__aeabi_i2f>
 80032fa:	1c04      	adds	r4, r0, #0
 80032fc:	f7ff f924 	bl	8002548 <Refresh_ADC_Value>
 8003300:	1c03      	adds	r3, r0, #0
 8003302:	1c19      	adds	r1, r3, #0
 8003304:	1c20      	adds	r0, r4, #0
 8003306:	f7fd fa77 	bl	80007f8 <__aeabi_fmul>
 800330a:	1c03      	adds	r3, r0, #0
 800330c:	1c18      	adds	r0, r3, #0
 800330e:	f7fc ff83 	bl	8000218 <__aeabi_f2uiz>
 8003312:	0003      	movs	r3, r0
 8003314:	0018      	movs	r0, r3
 8003316:	f000 fc5d 	bl	8003bd4 <HAL_Delay>
			for(uint8_t i=cantLeds;i>=l;i--){
 800331a:	197b      	adds	r3, r7, r5
 800331c:	781a      	ldrb	r2, [r3, #0]
 800331e:	197b      	adds	r3, r7, r5
 8003320:	3a01      	subs	r2, #1
 8003322:	701a      	strb	r2, [r3, #0]
 8003324:	230c      	movs	r3, #12
 8003326:	18fa      	adds	r2, r7, r3
 8003328:	230b      	movs	r3, #11
 800332a:	18fb      	adds	r3, r7, r3
 800332c:	7812      	ldrb	r2, [r2, #0]
 800332e:	781b      	ldrb	r3, [r3, #0]
 8003330:	429a      	cmp	r2, r3
 8003332:	d2d7      	bcs.n	80032e4 <VolumenCerrar+0xd0>
		for(uint8_t i=cantLeds;i>=1;i--){
 8003334:	210e      	movs	r1, #14
 8003336:	187b      	adds	r3, r7, r1
 8003338:	781a      	ldrb	r2, [r3, #0]
 800333a:	187b      	adds	r3, r7, r1
 800333c:	3a01      	subs	r2, #1
 800333e:	701a      	strb	r2, [r3, #0]
 8003340:	230e      	movs	r3, #14
 8003342:	18fb      	adds	r3, r7, r3
 8003344:	781b      	ldrb	r3, [r3, #0]
 8003346:	2b00      	cmp	r3, #0
 8003348:	d000      	beq.n	800334c <VolumenCerrar+0x138>
 800334a:	e77d      	b.n	8003248 <VolumenCerrar+0x34>
			}
		}
		HAL_Delay(tiempo2*Refresh_ADC_Value());
 800334c:	1cbb      	adds	r3, r7, #2
 800334e:	881b      	ldrh	r3, [r3, #0]
 8003350:	0018      	movs	r0, r3
 8003352:	f7fd fd5f 	bl	8000e14 <__aeabi_i2f>
 8003356:	1c04      	adds	r4, r0, #0
 8003358:	f7ff f8f6 	bl	8002548 <Refresh_ADC_Value>
 800335c:	1c03      	adds	r3, r0, #0
 800335e:	1c19      	adds	r1, r3, #0
 8003360:	1c20      	adds	r0, r4, #0
 8003362:	f7fd fa49 	bl	80007f8 <__aeabi_fmul>
 8003366:	1c03      	adds	r3, r0, #0
 8003368:	1c18      	adds	r0, r3, #0
 800336a:	f7fc ff55 	bl	8000218 <__aeabi_f2uiz>
 800336e:	0003      	movs	r3, r0
 8003370:	0018      	movs	r0, r3
 8003372:	f000 fc2f 	bl	8003bd4 <HAL_Delay>
	for(uint8_t v=0;v<veces;v++){
 8003376:	210f      	movs	r1, #15
 8003378:	187b      	adds	r3, r7, r1
 800337a:	781a      	ldrb	r2, [r3, #0]
 800337c:	187b      	adds	r3, r7, r1
 800337e:	3201      	adds	r2, #1
 8003380:	701a      	strb	r2, [r3, #0]
 8003382:	230f      	movs	r3, #15
 8003384:	18fa      	adds	r2, r7, r3
 8003386:	1dfb      	adds	r3, r7, #7
 8003388:	7812      	ldrb	r2, [r2, #0]
 800338a:	781b      	ldrb	r3, [r3, #0]
 800338c:	429a      	cmp	r2, r3
 800338e:	d200      	bcs.n	8003392 <VolumenCerrar+0x17e>
 8003390:	e754      	b.n	800323c <VolumenCerrar+0x28>
	}
}
 8003392:	46c0      	nop			; (mov r8, r8)
 8003394:	46c0      	nop			; (mov r8, r8)
 8003396:	46bd      	mov	sp, r7
 8003398:	b004      	add	sp, #16
 800339a:	bdb0      	pop	{r4, r5, r7, pc}
 800339c:	20000000 	.word	0x20000000

080033a0 <ArmarIzquierda>:
void ArmarIzquierda(uint8_t veces, uint16_t tiempo, uint16_t tiempo2){
 80033a0:	b590      	push	{r4, r7, lr}
 80033a2:	b085      	sub	sp, #20
 80033a4:	af00      	add	r7, sp, #0
 80033a6:	0004      	movs	r4, r0
 80033a8:	0008      	movs	r0, r1
 80033aa:	0011      	movs	r1, r2
 80033ac:	1dfb      	adds	r3, r7, #7
 80033ae:	1c22      	adds	r2, r4, #0
 80033b0:	701a      	strb	r2, [r3, #0]
 80033b2:	1d3b      	adds	r3, r7, #4
 80033b4:	1c02      	adds	r2, r0, #0
 80033b6:	801a      	strh	r2, [r3, #0]
 80033b8:	1cbb      	adds	r3, r7, #2
 80033ba:	1c0a      	adds	r2, r1, #0
 80033bc:	801a      	strh	r2, [r3, #0]
	for(uint8_t v=0;v<veces;v++){
 80033be:	230f      	movs	r3, #15
 80033c0:	18fb      	adds	r3, r7, r3
 80033c2:	2200      	movs	r2, #0
 80033c4:	701a      	strb	r2, [r3, #0]
 80033c6:	e0c1      	b.n	800354c <ArmarIzquierda+0x1ac>

		uint8_t l=1;
 80033c8:	230e      	movs	r3, #14
 80033ca:	18fb      	adds	r3, r7, r3
 80033cc:	2201      	movs	r2, #1
 80033ce:	701a      	strb	r2, [r3, #0]
		for(uint8_t i=cantLeds;i>=1;i--){
 80033d0:	230d      	movs	r3, #13
 80033d2:	18fb      	adds	r3, r7, r3
 80033d4:	4a64      	ldr	r2, [pc, #400]	; (8003568 <ArmarIzquierda+0x1c8>)
 80033d6:	7812      	ldrb	r2, [r2, #0]
 80033d8:	701a      	strb	r2, [r3, #0]
 80033da:	e096      	b.n	800350a <ArmarIzquierda+0x16a>
			for(uint8_t i=cantLeds;i>=l;i--){
 80033dc:	230c      	movs	r3, #12
 80033de:	18fb      	adds	r3, r7, r3
 80033e0:	4a61      	ldr	r2, [pc, #388]	; (8003568 <ArmarIzquierda+0x1c8>)
 80033e2:	7812      	ldrb	r2, [r2, #0]
 80033e4:	701a      	strb	r2, [r3, #0]
 80033e6:	e06b      	b.n	80034c0 <ArmarIzquierda+0x120>
				Encender_1_Led_4(i,l);
 80033e8:	240e      	movs	r4, #14
 80033ea:	193b      	adds	r3, r7, r4
 80033ec:	781a      	ldrb	r2, [r3, #0]
 80033ee:	230c      	movs	r3, #12
 80033f0:	18fb      	adds	r3, r7, r3
 80033f2:	781b      	ldrb	r3, [r3, #0]
 80033f4:	0011      	movs	r1, r2
 80033f6:	0018      	movs	r0, r3
 80033f8:	f7ff fad6 	bl	80029a8 <Encender_1_Led_4>
				if(l<cantLeds/2){
 80033fc:	4b5a      	ldr	r3, [pc, #360]	; (8003568 <ArmarIzquierda+0x1c8>)
 80033fe:	781b      	ldrb	r3, [r3, #0]
 8003400:	085b      	lsrs	r3, r3, #1
 8003402:	b2db      	uxtb	r3, r3
 8003404:	193a      	adds	r2, r7, r4
 8003406:	7812      	ldrb	r2, [r2, #0]
 8003408:	429a      	cmp	r2, r3
 800340a:	d215      	bcs.n	8003438 <ArmarIzquierda+0x98>
					HAL_Delay(tiempo*Refresh_ADC_Value());
 800340c:	1d3b      	adds	r3, r7, #4
 800340e:	881b      	ldrh	r3, [r3, #0]
 8003410:	0018      	movs	r0, r3
 8003412:	f7fd fcff 	bl	8000e14 <__aeabi_i2f>
 8003416:	1c04      	adds	r4, r0, #0
 8003418:	f7ff f896 	bl	8002548 <Refresh_ADC_Value>
 800341c:	1c03      	adds	r3, r0, #0
 800341e:	1c19      	adds	r1, r3, #0
 8003420:	1c20      	adds	r0, r4, #0
 8003422:	f7fd f9e9 	bl	80007f8 <__aeabi_fmul>
 8003426:	1c03      	adds	r3, r0, #0
 8003428:	1c18      	adds	r0, r3, #0
 800342a:	f7fc fef5 	bl	8000218 <__aeabi_f2uiz>
 800342e:	0003      	movs	r3, r0
 8003430:	0018      	movs	r0, r3
 8003432:	f000 fbcf 	bl	8003bd4 <HAL_Delay>
 8003436:	e03d      	b.n	80034b4 <ArmarIzquierda+0x114>
				}else if(l>=cantLeds-2){
 8003438:	230e      	movs	r3, #14
 800343a:	18fb      	adds	r3, r7, r3
 800343c:	781a      	ldrb	r2, [r3, #0]
 800343e:	4b4a      	ldr	r3, [pc, #296]	; (8003568 <ArmarIzquierda+0x1c8>)
 8003440:	781b      	ldrb	r3, [r3, #0]
 8003442:	3b02      	subs	r3, #2
 8003444:	429a      	cmp	r2, r3
 8003446:	db1b      	blt.n	8003480 <ArmarIzquierda+0xe0>
					HAL_Delay(tiempo*Refresh_ADC_Value()*4);
 8003448:	1d3b      	adds	r3, r7, #4
 800344a:	881b      	ldrh	r3, [r3, #0]
 800344c:	0018      	movs	r0, r3
 800344e:	f7fd fce1 	bl	8000e14 <__aeabi_i2f>
 8003452:	1c04      	adds	r4, r0, #0
 8003454:	f7ff f878 	bl	8002548 <Refresh_ADC_Value>
 8003458:	1c03      	adds	r3, r0, #0
 800345a:	1c19      	adds	r1, r3, #0
 800345c:	1c20      	adds	r0, r4, #0
 800345e:	f7fd f9cb 	bl	80007f8 <__aeabi_fmul>
 8003462:	1c03      	adds	r3, r0, #0
 8003464:	2181      	movs	r1, #129	; 0x81
 8003466:	05c9      	lsls	r1, r1, #23
 8003468:	1c18      	adds	r0, r3, #0
 800346a:	f7fd f9c5 	bl	80007f8 <__aeabi_fmul>
 800346e:	1c03      	adds	r3, r0, #0
 8003470:	1c18      	adds	r0, r3, #0
 8003472:	f7fc fed1 	bl	8000218 <__aeabi_f2uiz>
 8003476:	0003      	movs	r3, r0
 8003478:	0018      	movs	r0, r3
 800347a:	f000 fbab 	bl	8003bd4 <HAL_Delay>
 800347e:	e019      	b.n	80034b4 <ArmarIzquierda+0x114>
				}else{
					HAL_Delay(tiempo*Refresh_ADC_Value()*2);
 8003480:	1d3b      	adds	r3, r7, #4
 8003482:	881b      	ldrh	r3, [r3, #0]
 8003484:	0018      	movs	r0, r3
 8003486:	f7fd fcc5 	bl	8000e14 <__aeabi_i2f>
 800348a:	1c04      	adds	r4, r0, #0
 800348c:	f7ff f85c 	bl	8002548 <Refresh_ADC_Value>
 8003490:	1c03      	adds	r3, r0, #0
 8003492:	1c19      	adds	r1, r3, #0
 8003494:	1c20      	adds	r0, r4, #0
 8003496:	f7fd f9af 	bl	80007f8 <__aeabi_fmul>
 800349a:	1c03      	adds	r3, r0, #0
 800349c:	1c19      	adds	r1, r3, #0
 800349e:	1c18      	adds	r0, r3, #0
 80034a0:	f7fc fef0 	bl	8000284 <__aeabi_fadd>
 80034a4:	1c03      	adds	r3, r0, #0
 80034a6:	1c18      	adds	r0, r3, #0
 80034a8:	f7fc feb6 	bl	8000218 <__aeabi_f2uiz>
 80034ac:	0003      	movs	r3, r0
 80034ae:	0018      	movs	r0, r3
 80034b0:	f000 fb90 	bl	8003bd4 <HAL_Delay>
			for(uint8_t i=cantLeds;i>=l;i--){
 80034b4:	210c      	movs	r1, #12
 80034b6:	187b      	adds	r3, r7, r1
 80034b8:	781a      	ldrb	r2, [r3, #0]
 80034ba:	187b      	adds	r3, r7, r1
 80034bc:	3a01      	subs	r2, #1
 80034be:	701a      	strb	r2, [r3, #0]
 80034c0:	230c      	movs	r3, #12
 80034c2:	18fa      	adds	r2, r7, r3
 80034c4:	210e      	movs	r1, #14
 80034c6:	187b      	adds	r3, r7, r1
 80034c8:	7812      	ldrb	r2, [r2, #0]
 80034ca:	781b      	ldrb	r3, [r3, #0]
 80034cc:	429a      	cmp	r2, r3
 80034ce:	d28b      	bcs.n	80033e8 <ArmarIzquierda+0x48>
				}
				//HAL_Delay(tiempo);
			}

			if(l>=cantLeds){
 80034d0:	4b25      	ldr	r3, [pc, #148]	; (8003568 <ArmarIzquierda+0x1c8>)
 80034d2:	781b      	ldrb	r3, [r3, #0]
 80034d4:	187a      	adds	r2, r7, r1
 80034d6:	7812      	ldrb	r2, [r2, #0]
 80034d8:	429a      	cmp	r2, r3
 80034da:	d303      	bcc.n	80034e4 <ArmarIzquierda+0x144>
				l=1;
 80034dc:	187b      	adds	r3, r7, r1
 80034de:	2201      	movs	r2, #1
 80034e0:	701a      	strb	r2, [r3, #0]
 80034e2:	e00c      	b.n	80034fe <ArmarIzquierda+0x15e>
			}else{
				ControlLeds(l, 1);
 80034e4:	240e      	movs	r4, #14
 80034e6:	193b      	adds	r3, r7, r4
 80034e8:	781b      	ldrb	r3, [r3, #0]
 80034ea:	2101      	movs	r1, #1
 80034ec:	0018      	movs	r0, r3
 80034ee:	f7ff f855 	bl	800259c <ControlLeds>
				l++;
 80034f2:	0021      	movs	r1, r4
 80034f4:	187b      	adds	r3, r7, r1
 80034f6:	781a      	ldrb	r2, [r3, #0]
 80034f8:	187b      	adds	r3, r7, r1
 80034fa:	3201      	adds	r2, #1
 80034fc:	701a      	strb	r2, [r3, #0]
		for(uint8_t i=cantLeds;i>=1;i--){
 80034fe:	210d      	movs	r1, #13
 8003500:	187b      	adds	r3, r7, r1
 8003502:	781a      	ldrb	r2, [r3, #0]
 8003504:	187b      	adds	r3, r7, r1
 8003506:	3a01      	subs	r2, #1
 8003508:	701a      	strb	r2, [r3, #0]
 800350a:	230d      	movs	r3, #13
 800350c:	18fb      	adds	r3, r7, r3
 800350e:	781b      	ldrb	r3, [r3, #0]
 8003510:	2b00      	cmp	r3, #0
 8003512:	d000      	beq.n	8003516 <ArmarIzquierda+0x176>
 8003514:	e762      	b.n	80033dc <ArmarIzquierda+0x3c>
			}
		}

		HAL_Delay(tiempo2*Refresh_ADC_Value());
 8003516:	1cbb      	adds	r3, r7, #2
 8003518:	881b      	ldrh	r3, [r3, #0]
 800351a:	0018      	movs	r0, r3
 800351c:	f7fd fc7a 	bl	8000e14 <__aeabi_i2f>
 8003520:	1c04      	adds	r4, r0, #0
 8003522:	f7ff f811 	bl	8002548 <Refresh_ADC_Value>
 8003526:	1c03      	adds	r3, r0, #0
 8003528:	1c19      	adds	r1, r3, #0
 800352a:	1c20      	adds	r0, r4, #0
 800352c:	f7fd f964 	bl	80007f8 <__aeabi_fmul>
 8003530:	1c03      	adds	r3, r0, #0
 8003532:	1c18      	adds	r0, r3, #0
 8003534:	f7fc fe70 	bl	8000218 <__aeabi_f2uiz>
 8003538:	0003      	movs	r3, r0
 800353a:	0018      	movs	r0, r3
 800353c:	f000 fb4a 	bl	8003bd4 <HAL_Delay>
	for(uint8_t v=0;v<veces;v++){
 8003540:	210f      	movs	r1, #15
 8003542:	187b      	adds	r3, r7, r1
 8003544:	781a      	ldrb	r2, [r3, #0]
 8003546:	187b      	adds	r3, r7, r1
 8003548:	3201      	adds	r2, #1
 800354a:	701a      	strb	r2, [r3, #0]
 800354c:	230f      	movs	r3, #15
 800354e:	18fa      	adds	r2, r7, r3
 8003550:	1dfb      	adds	r3, r7, #7
 8003552:	7812      	ldrb	r2, [r2, #0]
 8003554:	781b      	ldrb	r3, [r3, #0]
 8003556:	429a      	cmp	r2, r3
 8003558:	d200      	bcs.n	800355c <ArmarIzquierda+0x1bc>
 800355a:	e735      	b.n	80033c8 <ArmarIzquierda+0x28>
	}
}
 800355c:	46c0      	nop			; (mov r8, r8)
 800355e:	46c0      	nop			; (mov r8, r8)
 8003560:	46bd      	mov	sp, r7
 8003562:	b005      	add	sp, #20
 8003564:	bd90      	pop	{r4, r7, pc}
 8003566:	46c0      	nop			; (mov r8, r8)
 8003568:	20000000 	.word	0x20000000

0800356c <EncenderAleatorio>:

void EncenderAleatorio(uint8_t veces, uint16_t tiempo, uint16_t tiempo2){
 800356c:	b5b0      	push	{r4, r5, r7, lr}
 800356e:	b088      	sub	sp, #32
 8003570:	af00      	add	r7, sp, #0
 8003572:	0004      	movs	r4, r0
 8003574:	0008      	movs	r0, r1
 8003576:	0011      	movs	r1, r2
 8003578:	1dfb      	adds	r3, r7, #7
 800357a:	1c22      	adds	r2, r4, #0
 800357c:	701a      	strb	r2, [r3, #0]
 800357e:	1d3b      	adds	r3, r7, #4
 8003580:	1c02      	adds	r2, r0, #0
 8003582:	801a      	strh	r2, [r3, #0]
 8003584:	1cbb      	adds	r3, r7, #2
 8003586:	1c0a      	adds	r2, r1, #0
 8003588:	801a      	strh	r2, [r3, #0]

	// 5 letras
	uint8_t secuencia1[5]={2,4,1,3,5};
 800358a:	2314      	movs	r3, #20
 800358c:	18fb      	adds	r3, r7, r3
 800358e:	4aa1      	ldr	r2, [pc, #644]	; (8003814 <EncenderAleatorio+0x2a8>)
 8003590:	6811      	ldr	r1, [r2, #0]
 8003592:	6019      	str	r1, [r3, #0]
 8003594:	7912      	ldrb	r2, [r2, #4]
 8003596:	711a      	strb	r2, [r3, #4]
	uint8_t secuencia2[5]={5,1,4,2,3};
 8003598:	230c      	movs	r3, #12
 800359a:	18fb      	adds	r3, r7, r3
 800359c:	4a9e      	ldr	r2, [pc, #632]	; (8003818 <EncenderAleatorio+0x2ac>)
 800359e:	6811      	ldr	r1, [r2, #0]
 80035a0:	6019      	str	r1, [r3, #0]
 80035a2:	7912      	ldrb	r2, [r2, #4]
 80035a4:	711a      	strb	r2, [r3, #4]
	//uint8_t secuencia1[12]={2,8,10,4,1,6,7,12,5,11,3,9};
	//uint8_t secuencia2[12]={5,12,3,7,8,1,2,10,11,9,4,6};



	for(uint8_t i=0;i<cantLeds;i++){
 80035a6:	231f      	movs	r3, #31
 80035a8:	18fb      	adds	r3, r7, r3
 80035aa:	2200      	movs	r2, #0
 80035ac:	701a      	strb	r2, [r3, #0]
 80035ae:	e023      	b.n	80035f8 <EncenderAleatorio+0x8c>
		ControlLeds(secuencia1[i], 1);
 80035b0:	251f      	movs	r5, #31
 80035b2:	197b      	adds	r3, r7, r5
 80035b4:	781b      	ldrb	r3, [r3, #0]
 80035b6:	2214      	movs	r2, #20
 80035b8:	18ba      	adds	r2, r7, r2
 80035ba:	5cd3      	ldrb	r3, [r2, r3]
 80035bc:	2101      	movs	r1, #1
 80035be:	0018      	movs	r0, r3
 80035c0:	f7fe ffec 	bl	800259c <ControlLeds>
		HAL_Delay(tiempo*Refresh_ADC_Value());
 80035c4:	1d3b      	adds	r3, r7, #4
 80035c6:	881b      	ldrh	r3, [r3, #0]
 80035c8:	0018      	movs	r0, r3
 80035ca:	f7fd fc23 	bl	8000e14 <__aeabi_i2f>
 80035ce:	1c04      	adds	r4, r0, #0
 80035d0:	f7fe ffba 	bl	8002548 <Refresh_ADC_Value>
 80035d4:	1c03      	adds	r3, r0, #0
 80035d6:	1c19      	adds	r1, r3, #0
 80035d8:	1c20      	adds	r0, r4, #0
 80035da:	f7fd f90d 	bl	80007f8 <__aeabi_fmul>
 80035de:	1c03      	adds	r3, r0, #0
 80035e0:	1c18      	adds	r0, r3, #0
 80035e2:	f7fc fe19 	bl	8000218 <__aeabi_f2uiz>
 80035e6:	0003      	movs	r3, r0
 80035e8:	0018      	movs	r0, r3
 80035ea:	f000 faf3 	bl	8003bd4 <HAL_Delay>
	for(uint8_t i=0;i<cantLeds;i++){
 80035ee:	197b      	adds	r3, r7, r5
 80035f0:	781a      	ldrb	r2, [r3, #0]
 80035f2:	197b      	adds	r3, r7, r5
 80035f4:	3201      	adds	r2, #1
 80035f6:	701a      	strb	r2, [r3, #0]
 80035f8:	4b88      	ldr	r3, [pc, #544]	; (800381c <EncenderAleatorio+0x2b0>)
 80035fa:	781b      	ldrb	r3, [r3, #0]
 80035fc:	221f      	movs	r2, #31
 80035fe:	18ba      	adds	r2, r7, r2
 8003600:	7812      	ldrb	r2, [r2, #0]
 8003602:	429a      	cmp	r2, r3
 8003604:	d3d4      	bcc.n	80035b0 <EncenderAleatorio+0x44>
	}

	HAL_Delay(tiempo2*Refresh_ADC_Value());
 8003606:	1cbb      	adds	r3, r7, #2
 8003608:	881b      	ldrh	r3, [r3, #0]
 800360a:	0018      	movs	r0, r3
 800360c:	f7fd fc02 	bl	8000e14 <__aeabi_i2f>
 8003610:	1c04      	adds	r4, r0, #0
 8003612:	f7fe ff99 	bl	8002548 <Refresh_ADC_Value>
 8003616:	1c03      	adds	r3, r0, #0
 8003618:	1c19      	adds	r1, r3, #0
 800361a:	1c20      	adds	r0, r4, #0
 800361c:	f7fd f8ec 	bl	80007f8 <__aeabi_fmul>
 8003620:	1c03      	adds	r3, r0, #0
 8003622:	1c18      	adds	r0, r3, #0
 8003624:	f7fc fdf8 	bl	8000218 <__aeabi_f2uiz>
 8003628:	0003      	movs	r3, r0
 800362a:	0018      	movs	r0, r3
 800362c:	f000 fad2 	bl	8003bd4 <HAL_Delay>

	for(int8_t i=cantLeds-1;i>=0;i--){
 8003630:	4b7a      	ldr	r3, [pc, #488]	; (800381c <EncenderAleatorio+0x2b0>)
 8003632:	781b      	ldrb	r3, [r3, #0]
 8003634:	3b01      	subs	r3, #1
 8003636:	b2da      	uxtb	r2, r3
 8003638:	231e      	movs	r3, #30
 800363a:	18fb      	adds	r3, r7, r3
 800363c:	701a      	strb	r2, [r3, #0]
 800363e:	e027      	b.n	8003690 <EncenderAleatorio+0x124>
		ControlLeds(secuencia1[i], 0);
 8003640:	251e      	movs	r5, #30
 8003642:	197b      	adds	r3, r7, r5
 8003644:	781b      	ldrb	r3, [r3, #0]
 8003646:	b25b      	sxtb	r3, r3
 8003648:	2214      	movs	r2, #20
 800364a:	18ba      	adds	r2, r7, r2
 800364c:	5cd3      	ldrb	r3, [r2, r3]
 800364e:	2100      	movs	r1, #0
 8003650:	0018      	movs	r0, r3
 8003652:	f7fe ffa3 	bl	800259c <ControlLeds>
		HAL_Delay(tiempo*Refresh_ADC_Value());
 8003656:	1d3b      	adds	r3, r7, #4
 8003658:	881b      	ldrh	r3, [r3, #0]
 800365a:	0018      	movs	r0, r3
 800365c:	f7fd fbda 	bl	8000e14 <__aeabi_i2f>
 8003660:	1c04      	adds	r4, r0, #0
 8003662:	f7fe ff71 	bl	8002548 <Refresh_ADC_Value>
 8003666:	1c03      	adds	r3, r0, #0
 8003668:	1c19      	adds	r1, r3, #0
 800366a:	1c20      	adds	r0, r4, #0
 800366c:	f7fd f8c4 	bl	80007f8 <__aeabi_fmul>
 8003670:	1c03      	adds	r3, r0, #0
 8003672:	1c18      	adds	r0, r3, #0
 8003674:	f7fc fdd0 	bl	8000218 <__aeabi_f2uiz>
 8003678:	0003      	movs	r3, r0
 800367a:	0018      	movs	r0, r3
 800367c:	f000 faaa 	bl	8003bd4 <HAL_Delay>
	for(int8_t i=cantLeds-1;i>=0;i--){
 8003680:	197b      	adds	r3, r7, r5
 8003682:	781b      	ldrb	r3, [r3, #0]
 8003684:	b25b      	sxtb	r3, r3
 8003686:	b2db      	uxtb	r3, r3
 8003688:	3b01      	subs	r3, #1
 800368a:	b2da      	uxtb	r2, r3
 800368c:	197b      	adds	r3, r7, r5
 800368e:	701a      	strb	r2, [r3, #0]
 8003690:	231e      	movs	r3, #30
 8003692:	18fb      	adds	r3, r7, r3
 8003694:	781b      	ldrb	r3, [r3, #0]
 8003696:	2b7f      	cmp	r3, #127	; 0x7f
 8003698:	d9d2      	bls.n	8003640 <EncenderAleatorio+0xd4>
	}

	HAL_Delay(tiempo2*Refresh_ADC_Value()*0.20);
 800369a:	1cbb      	adds	r3, r7, #2
 800369c:	881b      	ldrh	r3, [r3, #0]
 800369e:	0018      	movs	r0, r3
 80036a0:	f7fd fbb8 	bl	8000e14 <__aeabi_i2f>
 80036a4:	1c04      	adds	r4, r0, #0
 80036a6:	f7fe ff4f 	bl	8002548 <Refresh_ADC_Value>
 80036aa:	1c03      	adds	r3, r0, #0
 80036ac:	1c19      	adds	r1, r3, #0
 80036ae:	1c20      	adds	r0, r4, #0
 80036b0:	f7fd f8a2 	bl	80007f8 <__aeabi_fmul>
 80036b4:	1c03      	adds	r3, r0, #0
 80036b6:	1c18      	adds	r0, r3, #0
 80036b8:	f7fe fac0 	bl	8001c3c <__aeabi_f2d>
 80036bc:	4a58      	ldr	r2, [pc, #352]	; (8003820 <EncenderAleatorio+0x2b4>)
 80036be:	4b59      	ldr	r3, [pc, #356]	; (8003824 <EncenderAleatorio+0x2b8>)
 80036c0:	f7fd fc42 	bl	8000f48 <__aeabi_dmul>
 80036c4:	0002      	movs	r2, r0
 80036c6:	000b      	movs	r3, r1
 80036c8:	0010      	movs	r0, r2
 80036ca:	0019      	movs	r1, r3
 80036cc:	f7fc fdbc 	bl	8000248 <__aeabi_d2uiz>
 80036d0:	0003      	movs	r3, r0
 80036d2:	0018      	movs	r0, r3
 80036d4:	f000 fa7e 	bl	8003bd4 <HAL_Delay>

	for(uint8_t i=0;i<cantLeds;i++){
 80036d8:	231d      	movs	r3, #29
 80036da:	18fb      	adds	r3, r7, r3
 80036dc:	2200      	movs	r2, #0
 80036de:	701a      	strb	r2, [r3, #0]
 80036e0:	e023      	b.n	800372a <EncenderAleatorio+0x1be>
		ControlLeds(secuencia2[i], 1);
 80036e2:	251d      	movs	r5, #29
 80036e4:	197b      	adds	r3, r7, r5
 80036e6:	781b      	ldrb	r3, [r3, #0]
 80036e8:	220c      	movs	r2, #12
 80036ea:	18ba      	adds	r2, r7, r2
 80036ec:	5cd3      	ldrb	r3, [r2, r3]
 80036ee:	2101      	movs	r1, #1
 80036f0:	0018      	movs	r0, r3
 80036f2:	f7fe ff53 	bl	800259c <ControlLeds>
		HAL_Delay(tiempo*Refresh_ADC_Value());
 80036f6:	1d3b      	adds	r3, r7, #4
 80036f8:	881b      	ldrh	r3, [r3, #0]
 80036fa:	0018      	movs	r0, r3
 80036fc:	f7fd fb8a 	bl	8000e14 <__aeabi_i2f>
 8003700:	1c04      	adds	r4, r0, #0
 8003702:	f7fe ff21 	bl	8002548 <Refresh_ADC_Value>
 8003706:	1c03      	adds	r3, r0, #0
 8003708:	1c19      	adds	r1, r3, #0
 800370a:	1c20      	adds	r0, r4, #0
 800370c:	f7fd f874 	bl	80007f8 <__aeabi_fmul>
 8003710:	1c03      	adds	r3, r0, #0
 8003712:	1c18      	adds	r0, r3, #0
 8003714:	f7fc fd80 	bl	8000218 <__aeabi_f2uiz>
 8003718:	0003      	movs	r3, r0
 800371a:	0018      	movs	r0, r3
 800371c:	f000 fa5a 	bl	8003bd4 <HAL_Delay>
	for(uint8_t i=0;i<cantLeds;i++){
 8003720:	197b      	adds	r3, r7, r5
 8003722:	781a      	ldrb	r2, [r3, #0]
 8003724:	197b      	adds	r3, r7, r5
 8003726:	3201      	adds	r2, #1
 8003728:	701a      	strb	r2, [r3, #0]
 800372a:	4b3c      	ldr	r3, [pc, #240]	; (800381c <EncenderAleatorio+0x2b0>)
 800372c:	781b      	ldrb	r3, [r3, #0]
 800372e:	221d      	movs	r2, #29
 8003730:	18ba      	adds	r2, r7, r2
 8003732:	7812      	ldrb	r2, [r2, #0]
 8003734:	429a      	cmp	r2, r3
 8003736:	d3d4      	bcc.n	80036e2 <EncenderAleatorio+0x176>
	}

	HAL_Delay(tiempo2*Refresh_ADC_Value());
 8003738:	1cbb      	adds	r3, r7, #2
 800373a:	881b      	ldrh	r3, [r3, #0]
 800373c:	0018      	movs	r0, r3
 800373e:	f7fd fb69 	bl	8000e14 <__aeabi_i2f>
 8003742:	1c04      	adds	r4, r0, #0
 8003744:	f7fe ff00 	bl	8002548 <Refresh_ADC_Value>
 8003748:	1c03      	adds	r3, r0, #0
 800374a:	1c19      	adds	r1, r3, #0
 800374c:	1c20      	adds	r0, r4, #0
 800374e:	f7fd f853 	bl	80007f8 <__aeabi_fmul>
 8003752:	1c03      	adds	r3, r0, #0
 8003754:	1c18      	adds	r0, r3, #0
 8003756:	f7fc fd5f 	bl	8000218 <__aeabi_f2uiz>
 800375a:	0003      	movs	r3, r0
 800375c:	0018      	movs	r0, r3
 800375e:	f000 fa39 	bl	8003bd4 <HAL_Delay>

	for(int8_t i=cantLeds-1;i>=0;i--){
 8003762:	4b2e      	ldr	r3, [pc, #184]	; (800381c <EncenderAleatorio+0x2b0>)
 8003764:	781b      	ldrb	r3, [r3, #0]
 8003766:	3b01      	subs	r3, #1
 8003768:	b2da      	uxtb	r2, r3
 800376a:	231c      	movs	r3, #28
 800376c:	18fb      	adds	r3, r7, r3
 800376e:	701a      	strb	r2, [r3, #0]
 8003770:	e027      	b.n	80037c2 <EncenderAleatorio+0x256>
		ControlLeds(secuencia2[i], 0);
 8003772:	251c      	movs	r5, #28
 8003774:	197b      	adds	r3, r7, r5
 8003776:	781b      	ldrb	r3, [r3, #0]
 8003778:	b25b      	sxtb	r3, r3
 800377a:	220c      	movs	r2, #12
 800377c:	18ba      	adds	r2, r7, r2
 800377e:	5cd3      	ldrb	r3, [r2, r3]
 8003780:	2100      	movs	r1, #0
 8003782:	0018      	movs	r0, r3
 8003784:	f7fe ff0a 	bl	800259c <ControlLeds>
		HAL_Delay(tiempo*Refresh_ADC_Value());
 8003788:	1d3b      	adds	r3, r7, #4
 800378a:	881b      	ldrh	r3, [r3, #0]
 800378c:	0018      	movs	r0, r3
 800378e:	f7fd fb41 	bl	8000e14 <__aeabi_i2f>
 8003792:	1c04      	adds	r4, r0, #0
 8003794:	f7fe fed8 	bl	8002548 <Refresh_ADC_Value>
 8003798:	1c03      	adds	r3, r0, #0
 800379a:	1c19      	adds	r1, r3, #0
 800379c:	1c20      	adds	r0, r4, #0
 800379e:	f7fd f82b 	bl	80007f8 <__aeabi_fmul>
 80037a2:	1c03      	adds	r3, r0, #0
 80037a4:	1c18      	adds	r0, r3, #0
 80037a6:	f7fc fd37 	bl	8000218 <__aeabi_f2uiz>
 80037aa:	0003      	movs	r3, r0
 80037ac:	0018      	movs	r0, r3
 80037ae:	f000 fa11 	bl	8003bd4 <HAL_Delay>
	for(int8_t i=cantLeds-1;i>=0;i--){
 80037b2:	197b      	adds	r3, r7, r5
 80037b4:	781b      	ldrb	r3, [r3, #0]
 80037b6:	b25b      	sxtb	r3, r3
 80037b8:	b2db      	uxtb	r3, r3
 80037ba:	3b01      	subs	r3, #1
 80037bc:	b2da      	uxtb	r2, r3
 80037be:	197b      	adds	r3, r7, r5
 80037c0:	701a      	strb	r2, [r3, #0]
 80037c2:	231c      	movs	r3, #28
 80037c4:	18fb      	adds	r3, r7, r3
 80037c6:	781b      	ldrb	r3, [r3, #0]
 80037c8:	2b7f      	cmp	r3, #127	; 0x7f
 80037ca:	d9d2      	bls.n	8003772 <EncenderAleatorio+0x206>
	}

	HAL_Delay(tiempo2*Refresh_ADC_Value()*0.20);
 80037cc:	1cbb      	adds	r3, r7, #2
 80037ce:	881b      	ldrh	r3, [r3, #0]
 80037d0:	0018      	movs	r0, r3
 80037d2:	f7fd fb1f 	bl	8000e14 <__aeabi_i2f>
 80037d6:	1c04      	adds	r4, r0, #0
 80037d8:	f7fe feb6 	bl	8002548 <Refresh_ADC_Value>
 80037dc:	1c03      	adds	r3, r0, #0
 80037de:	1c19      	adds	r1, r3, #0
 80037e0:	1c20      	adds	r0, r4, #0
 80037e2:	f7fd f809 	bl	80007f8 <__aeabi_fmul>
 80037e6:	1c03      	adds	r3, r0, #0
 80037e8:	1c18      	adds	r0, r3, #0
 80037ea:	f7fe fa27 	bl	8001c3c <__aeabi_f2d>
 80037ee:	4a0c      	ldr	r2, [pc, #48]	; (8003820 <EncenderAleatorio+0x2b4>)
 80037f0:	4b0c      	ldr	r3, [pc, #48]	; (8003824 <EncenderAleatorio+0x2b8>)
 80037f2:	f7fd fba9 	bl	8000f48 <__aeabi_dmul>
 80037f6:	0002      	movs	r2, r0
 80037f8:	000b      	movs	r3, r1
 80037fa:	0010      	movs	r0, r2
 80037fc:	0019      	movs	r1, r3
 80037fe:	f7fc fd23 	bl	8000248 <__aeabi_d2uiz>
 8003802:	0003      	movs	r3, r0
 8003804:	0018      	movs	r0, r3
 8003806:	f000 f9e5 	bl	8003bd4 <HAL_Delay>

}
 800380a:	46c0      	nop			; (mov r8, r8)
 800380c:	46bd      	mov	sp, r7
 800380e:	b008      	add	sp, #32
 8003810:	bdb0      	pop	{r4, r5, r7, pc}
 8003812:	46c0      	nop			; (mov r8, r8)
 8003814:	08005928 	.word	0x08005928
 8003818:	08005930 	.word	0x08005930
 800381c:	20000000 	.word	0x20000000
 8003820:	9999999a 	.word	0x9999999a
 8003824:	3fc99999 	.word	0x3fc99999

08003828 <Blink>:

void Blink(uint8_t veces, uint16_t tiempo){
 8003828:	b590      	push	{r4, r7, lr}
 800382a:	b085      	sub	sp, #20
 800382c:	af00      	add	r7, sp, #0
 800382e:	0002      	movs	r2, r0
 8003830:	1dfb      	adds	r3, r7, #7
 8003832:	701a      	strb	r2, [r3, #0]
 8003834:	1d3b      	adds	r3, r7, #4
 8003836:	1c0a      	adds	r2, r1, #0
 8003838:	801a      	strh	r2, [r3, #0]
	for(uint8_t v=0;v<veces;v++){
 800383a:	230f      	movs	r3, #15
 800383c:	18fb      	adds	r3, r7, r3
 800383e:	2200      	movs	r2, #0
 8003840:	701a      	strb	r2, [r3, #0]
 8003842:	e066      	b.n	8003912 <Blink+0xea>
		for(uint8_t i=1;i<=cantLeds;i++){
 8003844:	230e      	movs	r3, #14
 8003846:	18fb      	adds	r3, r7, r3
 8003848:	2201      	movs	r2, #1
 800384a:	701a      	strb	r2, [r3, #0]
 800384c:	e00c      	b.n	8003868 <Blink+0x40>
			ControlLeds(i, 1);
 800384e:	240e      	movs	r4, #14
 8003850:	193b      	adds	r3, r7, r4
 8003852:	781b      	ldrb	r3, [r3, #0]
 8003854:	2101      	movs	r1, #1
 8003856:	0018      	movs	r0, r3
 8003858:	f7fe fea0 	bl	800259c <ControlLeds>
		for(uint8_t i=1;i<=cantLeds;i++){
 800385c:	0021      	movs	r1, r4
 800385e:	187b      	adds	r3, r7, r1
 8003860:	781a      	ldrb	r2, [r3, #0]
 8003862:	187b      	adds	r3, r7, r1
 8003864:	3201      	adds	r2, #1
 8003866:	701a      	strb	r2, [r3, #0]
 8003868:	4b30      	ldr	r3, [pc, #192]	; (800392c <Blink+0x104>)
 800386a:	781b      	ldrb	r3, [r3, #0]
 800386c:	220e      	movs	r2, #14
 800386e:	18ba      	adds	r2, r7, r2
 8003870:	7812      	ldrb	r2, [r2, #0]
 8003872:	429a      	cmp	r2, r3
 8003874:	d9eb      	bls.n	800384e <Blink+0x26>
		}
		HAL_Delay(tiempo*Refresh_ADC_Value());
 8003876:	1d3b      	adds	r3, r7, #4
 8003878:	881b      	ldrh	r3, [r3, #0]
 800387a:	0018      	movs	r0, r3
 800387c:	f7fd faca 	bl	8000e14 <__aeabi_i2f>
 8003880:	1c04      	adds	r4, r0, #0
 8003882:	f7fe fe61 	bl	8002548 <Refresh_ADC_Value>
 8003886:	1c03      	adds	r3, r0, #0
 8003888:	1c19      	adds	r1, r3, #0
 800388a:	1c20      	adds	r0, r4, #0
 800388c:	f7fc ffb4 	bl	80007f8 <__aeabi_fmul>
 8003890:	1c03      	adds	r3, r0, #0
 8003892:	1c18      	adds	r0, r3, #0
 8003894:	f7fc fcc0 	bl	8000218 <__aeabi_f2uiz>
 8003898:	0003      	movs	r3, r0
 800389a:	0018      	movs	r0, r3
 800389c:	f000 f99a 	bl	8003bd4 <HAL_Delay>
		for(uint8_t i=1;i<=cantLeds;i++){
 80038a0:	230d      	movs	r3, #13
 80038a2:	18fb      	adds	r3, r7, r3
 80038a4:	2201      	movs	r2, #1
 80038a6:	701a      	strb	r2, [r3, #0]
 80038a8:	e00c      	b.n	80038c4 <Blink+0x9c>
			ControlLeds(i, 0);
 80038aa:	240d      	movs	r4, #13
 80038ac:	193b      	adds	r3, r7, r4
 80038ae:	781b      	ldrb	r3, [r3, #0]
 80038b0:	2100      	movs	r1, #0
 80038b2:	0018      	movs	r0, r3
 80038b4:	f7fe fe72 	bl	800259c <ControlLeds>
		for(uint8_t i=1;i<=cantLeds;i++){
 80038b8:	0021      	movs	r1, r4
 80038ba:	187b      	adds	r3, r7, r1
 80038bc:	781a      	ldrb	r2, [r3, #0]
 80038be:	187b      	adds	r3, r7, r1
 80038c0:	3201      	adds	r2, #1
 80038c2:	701a      	strb	r2, [r3, #0]
 80038c4:	4b19      	ldr	r3, [pc, #100]	; (800392c <Blink+0x104>)
 80038c6:	781b      	ldrb	r3, [r3, #0]
 80038c8:	220d      	movs	r2, #13
 80038ca:	18ba      	adds	r2, r7, r2
 80038cc:	7812      	ldrb	r2, [r2, #0]
 80038ce:	429a      	cmp	r2, r3
 80038d0:	d9eb      	bls.n	80038aa <Blink+0x82>
		}
		HAL_Delay((tiempo*Refresh_ADC_Value())/5);
 80038d2:	1d3b      	adds	r3, r7, #4
 80038d4:	881b      	ldrh	r3, [r3, #0]
 80038d6:	0018      	movs	r0, r3
 80038d8:	f7fd fa9c 	bl	8000e14 <__aeabi_i2f>
 80038dc:	1c04      	adds	r4, r0, #0
 80038de:	f7fe fe33 	bl	8002548 <Refresh_ADC_Value>
 80038e2:	1c03      	adds	r3, r0, #0
 80038e4:	1c19      	adds	r1, r3, #0
 80038e6:	1c20      	adds	r0, r4, #0
 80038e8:	f7fc ff86 	bl	80007f8 <__aeabi_fmul>
 80038ec:	1c03      	adds	r3, r0, #0
 80038ee:	4910      	ldr	r1, [pc, #64]	; (8003930 <Blink+0x108>)
 80038f0:	1c18      	adds	r0, r3, #0
 80038f2:	f7fc fe67 	bl	80005c4 <__aeabi_fdiv>
 80038f6:	1c03      	adds	r3, r0, #0
 80038f8:	1c18      	adds	r0, r3, #0
 80038fa:	f7fc fc8d 	bl	8000218 <__aeabi_f2uiz>
 80038fe:	0003      	movs	r3, r0
 8003900:	0018      	movs	r0, r3
 8003902:	f000 f967 	bl	8003bd4 <HAL_Delay>
	for(uint8_t v=0;v<veces;v++){
 8003906:	210f      	movs	r1, #15
 8003908:	187b      	adds	r3, r7, r1
 800390a:	781a      	ldrb	r2, [r3, #0]
 800390c:	187b      	adds	r3, r7, r1
 800390e:	3201      	adds	r2, #1
 8003910:	701a      	strb	r2, [r3, #0]
 8003912:	230f      	movs	r3, #15
 8003914:	18fa      	adds	r2, r7, r3
 8003916:	1dfb      	adds	r3, r7, #7
 8003918:	7812      	ldrb	r2, [r2, #0]
 800391a:	781b      	ldrb	r3, [r3, #0]
 800391c:	429a      	cmp	r2, r3
 800391e:	d391      	bcc.n	8003844 <Blink+0x1c>
	}
}
 8003920:	46c0      	nop			; (mov r8, r8)
 8003922:	46c0      	nop			; (mov r8, r8)
 8003924:	46bd      	mov	sp, r7
 8003926:	b005      	add	sp, #20
 8003928:	bd90      	pop	{r4, r7, pc}
 800392a:	46c0      	nop			; (mov r8, r8)
 800392c:	20000000 	.word	0x20000000
 8003930:	40a00000 	.word	0x40a00000

08003934 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8003934:	b580      	push	{r7, lr}
 8003936:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8003938:	b672      	cpsid	i
}
 800393a:	46c0      	nop			; (mov r8, r8)
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 800393c:	e7fe      	b.n	800393c <Error_Handler+0x8>
	...

08003940 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8003940:	b580      	push	{r7, lr}
 8003942:	b082      	sub	sp, #8
 8003944:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003946:	4b0f      	ldr	r3, [pc, #60]	; (8003984 <HAL_MspInit+0x44>)
 8003948:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800394a:	4b0e      	ldr	r3, [pc, #56]	; (8003984 <HAL_MspInit+0x44>)
 800394c:	2101      	movs	r1, #1
 800394e:	430a      	orrs	r2, r1
 8003950:	641a      	str	r2, [r3, #64]	; 0x40
 8003952:	4b0c      	ldr	r3, [pc, #48]	; (8003984 <HAL_MspInit+0x44>)
 8003954:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003956:	2201      	movs	r2, #1
 8003958:	4013      	ands	r3, r2
 800395a:	607b      	str	r3, [r7, #4]
 800395c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800395e:	4b09      	ldr	r3, [pc, #36]	; (8003984 <HAL_MspInit+0x44>)
 8003960:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8003962:	4b08      	ldr	r3, [pc, #32]	; (8003984 <HAL_MspInit+0x44>)
 8003964:	2180      	movs	r1, #128	; 0x80
 8003966:	0549      	lsls	r1, r1, #21
 8003968:	430a      	orrs	r2, r1
 800396a:	63da      	str	r2, [r3, #60]	; 0x3c
 800396c:	4b05      	ldr	r3, [pc, #20]	; (8003984 <HAL_MspInit+0x44>)
 800396e:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8003970:	2380      	movs	r3, #128	; 0x80
 8003972:	055b      	lsls	r3, r3, #21
 8003974:	4013      	ands	r3, r2
 8003976:	603b      	str	r3, [r7, #0]
 8003978:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800397a:	46c0      	nop			; (mov r8, r8)
 800397c:	46bd      	mov	sp, r7
 800397e:	b002      	add	sp, #8
 8003980:	bd80      	pop	{r7, pc}
 8003982:	46c0      	nop			; (mov r8, r8)
 8003984:	40021000 	.word	0x40021000

08003988 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8003988:	b590      	push	{r4, r7, lr}
 800398a:	b08b      	sub	sp, #44	; 0x2c
 800398c:	af00      	add	r7, sp, #0
 800398e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003990:	2414      	movs	r4, #20
 8003992:	193b      	adds	r3, r7, r4
 8003994:	0018      	movs	r0, r3
 8003996:	2314      	movs	r3, #20
 8003998:	001a      	movs	r2, r3
 800399a:	2100      	movs	r1, #0
 800399c:	f001 ff8c 	bl	80058b8 <memset>
  if(hadc->Instance==ADC1)
 80039a0:	687b      	ldr	r3, [r7, #4]
 80039a2:	681b      	ldr	r3, [r3, #0]
 80039a4:	4a1b      	ldr	r2, [pc, #108]	; (8003a14 <HAL_ADC_MspInit+0x8c>)
 80039a6:	4293      	cmp	r3, r2
 80039a8:	d130      	bne.n	8003a0c <HAL_ADC_MspInit+0x84>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC_CLK_ENABLE();
 80039aa:	4b1b      	ldr	r3, [pc, #108]	; (8003a18 <HAL_ADC_MspInit+0x90>)
 80039ac:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80039ae:	4b1a      	ldr	r3, [pc, #104]	; (8003a18 <HAL_ADC_MspInit+0x90>)
 80039b0:	2180      	movs	r1, #128	; 0x80
 80039b2:	0349      	lsls	r1, r1, #13
 80039b4:	430a      	orrs	r2, r1
 80039b6:	641a      	str	r2, [r3, #64]	; 0x40
 80039b8:	4b17      	ldr	r3, [pc, #92]	; (8003a18 <HAL_ADC_MspInit+0x90>)
 80039ba:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80039bc:	2380      	movs	r3, #128	; 0x80
 80039be:	035b      	lsls	r3, r3, #13
 80039c0:	4013      	ands	r3, r2
 80039c2:	613b      	str	r3, [r7, #16]
 80039c4:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80039c6:	4b14      	ldr	r3, [pc, #80]	; (8003a18 <HAL_ADC_MspInit+0x90>)
 80039c8:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80039ca:	4b13      	ldr	r3, [pc, #76]	; (8003a18 <HAL_ADC_MspInit+0x90>)
 80039cc:	2102      	movs	r1, #2
 80039ce:	430a      	orrs	r2, r1
 80039d0:	635a      	str	r2, [r3, #52]	; 0x34
 80039d2:	4b11      	ldr	r3, [pc, #68]	; (8003a18 <HAL_ADC_MspInit+0x90>)
 80039d4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80039d6:	2202      	movs	r2, #2
 80039d8:	4013      	ands	r3, r2
 80039da:	60fb      	str	r3, [r7, #12]
 80039dc:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration
    PB7     ------> ADC1_IN11
    */
    GPIO_InitStruct.Pin = GPIO_PIN_7;
 80039de:	193b      	adds	r3, r7, r4
 80039e0:	2280      	movs	r2, #128	; 0x80
 80039e2:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80039e4:	193b      	adds	r3, r7, r4
 80039e6:	2203      	movs	r2, #3
 80039e8:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80039ea:	193b      	adds	r3, r7, r4
 80039ec:	2200      	movs	r2, #0
 80039ee:	609a      	str	r2, [r3, #8]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80039f0:	193b      	adds	r3, r7, r4
 80039f2:	4a0a      	ldr	r2, [pc, #40]	; (8003a1c <HAL_ADC_MspInit+0x94>)
 80039f4:	0019      	movs	r1, r3
 80039f6:	0010      	movs	r0, r2
 80039f8:	f001 f902 	bl	8004c00 <HAL_GPIO_Init>

    /* ADC1 interrupt Init */
    HAL_NVIC_SetPriority(ADC1_IRQn, 0, 0);
 80039fc:	2200      	movs	r2, #0
 80039fe:	2100      	movs	r1, #0
 8003a00:	200c      	movs	r0, #12
 8003a02:	f001 f8cb 	bl	8004b9c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC1_IRQn);
 8003a06:	200c      	movs	r0, #12
 8003a08:	f001 f8dd 	bl	8004bc6 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 8003a0c:	46c0      	nop			; (mov r8, r8)
 8003a0e:	46bd      	mov	sp, r7
 8003a10:	b00b      	add	sp, #44	; 0x2c
 8003a12:	bd90      	pop	{r4, r7, pc}
 8003a14:	40012400 	.word	0x40012400
 8003a18:	40021000 	.word	0x40021000
 8003a1c:	50000400 	.word	0x50000400

08003a20 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8003a20:	b580      	push	{r7, lr}
 8003a22:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8003a24:	e7fe      	b.n	8003a24 <NMI_Handler+0x4>

08003a26 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8003a26:	b580      	push	{r7, lr}
 8003a28:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8003a2a:	e7fe      	b.n	8003a2a <HardFault_Handler+0x4>

08003a2c <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8003a2c:	b580      	push	{r7, lr}
 8003a2e:	af00      	add	r7, sp, #0

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 8003a30:	46c0      	nop			; (mov r8, r8)
 8003a32:	46bd      	mov	sp, r7
 8003a34:	bd80      	pop	{r7, pc}

08003a36 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8003a36:	b580      	push	{r7, lr}
 8003a38:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8003a3a:	46c0      	nop			; (mov r8, r8)
 8003a3c:	46bd      	mov	sp, r7
 8003a3e:	bd80      	pop	{r7, pc}

08003a40 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8003a40:	b580      	push	{r7, lr}
 8003a42:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8003a44:	f000 f8aa 	bl	8003b9c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8003a48:	46c0      	nop			; (mov r8, r8)
 8003a4a:	46bd      	mov	sp, r7
 8003a4c:	bd80      	pop	{r7, pc}
	...

08003a50 <ADC1_IRQHandler>:

/**
  * @brief This function handles ADC1 interrupt.
  */
void ADC1_IRQHandler(void)
{
 8003a50:	b580      	push	{r7, lr}
 8003a52:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ADC1_IRQn 0 */

  /* USER CODE END ADC1_IRQn 0 */
  HAL_ADC_IRQHandler(&hadc1);
 8003a54:	4b03      	ldr	r3, [pc, #12]	; (8003a64 <ADC1_IRQHandler+0x14>)
 8003a56:	0018      	movs	r0, r3
 8003a58:	f000 fc4e 	bl	80042f8 <HAL_ADC_IRQHandler>
  /* USER CODE BEGIN ADC1_IRQn 1 */

  /* USER CODE END ADC1_IRQn 1 */
}
 8003a5c:	46c0      	nop			; (mov r8, r8)
 8003a5e:	46bd      	mov	sp, r7
 8003a60:	bd80      	pop	{r7, pc}
 8003a62:	46c0      	nop			; (mov r8, r8)
 8003a64:	2000002c 	.word	0x2000002c

08003a68 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8003a68:	b580      	push	{r7, lr}
 8003a6a:	af00      	add	r7, sp, #0
  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8003a6c:	46c0      	nop			; (mov r8, r8)
 8003a6e:	46bd      	mov	sp, r7
 8003a70:	bd80      	pop	{r7, pc}
	...

08003a74 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8003a74:	480d      	ldr	r0, [pc, #52]	; (8003aac <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8003a76:	4685      	mov	sp, r0

/* Call the clock system initialization function.*/
  bl  SystemInit
 8003a78:	f7ff fff6 	bl	8003a68 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8003a7c:	480c      	ldr	r0, [pc, #48]	; (8003ab0 <LoopForever+0x6>)
  ldr r1, =_edata
 8003a7e:	490d      	ldr	r1, [pc, #52]	; (8003ab4 <LoopForever+0xa>)
  ldr r2, =_sidata
 8003a80:	4a0d      	ldr	r2, [pc, #52]	; (8003ab8 <LoopForever+0xe>)
  movs r3, #0
 8003a82:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8003a84:	e002      	b.n	8003a8c <LoopCopyDataInit>

08003a86 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8003a86:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8003a88:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8003a8a:	3304      	adds	r3, #4

08003a8c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8003a8c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8003a8e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8003a90:	d3f9      	bcc.n	8003a86 <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8003a92:	4a0a      	ldr	r2, [pc, #40]	; (8003abc <LoopForever+0x12>)
  ldr r4, =_ebss
 8003a94:	4c0a      	ldr	r4, [pc, #40]	; (8003ac0 <LoopForever+0x16>)
  movs r3, #0
 8003a96:	2300      	movs	r3, #0
  b LoopFillZerobss
 8003a98:	e001      	b.n	8003a9e <LoopFillZerobss>

08003a9a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8003a9a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8003a9c:	3204      	adds	r2, #4

08003a9e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8003a9e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8003aa0:	d3fb      	bcc.n	8003a9a <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 8003aa2:	f001 ff11 	bl	80058c8 <__libc_init_array>
/* Call the application s entry point.*/
  bl main
 8003aa6:	f7fe fb63 	bl	8002170 <main>

08003aaa <LoopForever>:

LoopForever:
  b LoopForever
 8003aaa:	e7fe      	b.n	8003aaa <LoopForever>
  ldr   r0, =_estack
 8003aac:	20002000 	.word	0x20002000
  ldr r0, =_sdata
 8003ab0:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8003ab4:	20000010 	.word	0x20000010
  ldr r2, =_sidata
 8003ab8:	08005a6c 	.word	0x08005a6c
  ldr r2, =_sbss
 8003abc:	20000010 	.word	0x20000010
  ldr r4, =_ebss
 8003ac0:	2000009c 	.word	0x2000009c

08003ac4 <DMA1_Ch4_5_DMAMUX1_OVR_IRQHandler>:
 * @retval None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8003ac4:	e7fe      	b.n	8003ac4 <DMA1_Ch4_5_DMAMUX1_OVR_IRQHandler>
	...

08003ac8 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8003ac8:	b580      	push	{r7, lr}
 8003aca:	b082      	sub	sp, #8
 8003acc:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8003ace:	1dfb      	adds	r3, r7, #7
 8003ad0:	2200      	movs	r2, #0
 8003ad2:	701a      	strb	r2, [r3, #0]
#if (INSTRUCTION_CACHE_ENABLE == 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_DISABLE();
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8003ad4:	4b0b      	ldr	r3, [pc, #44]	; (8003b04 <HAL_Init+0x3c>)
 8003ad6:	681a      	ldr	r2, [r3, #0]
 8003ad8:	4b0a      	ldr	r3, [pc, #40]	; (8003b04 <HAL_Init+0x3c>)
 8003ada:	2180      	movs	r1, #128	; 0x80
 8003adc:	0049      	lsls	r1, r1, #1
 8003ade:	430a      	orrs	r2, r1
 8003ae0:	601a      	str	r2, [r3, #0]
#endif /* PREFETCH_ENABLE */

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8003ae2:	2003      	movs	r0, #3
 8003ae4:	f000 f810 	bl	8003b08 <HAL_InitTick>
 8003ae8:	1e03      	subs	r3, r0, #0
 8003aea:	d003      	beq.n	8003af4 <HAL_Init+0x2c>
  {
    status = HAL_ERROR;
 8003aec:	1dfb      	adds	r3, r7, #7
 8003aee:	2201      	movs	r2, #1
 8003af0:	701a      	strb	r2, [r3, #0]
 8003af2:	e001      	b.n	8003af8 <HAL_Init+0x30>
  }
  else
  {
  /* Init the low level hardware */
  HAL_MspInit();
 8003af4:	f7ff ff24 	bl	8003940 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8003af8:	1dfb      	adds	r3, r7, #7
 8003afa:	781b      	ldrb	r3, [r3, #0]
}
 8003afc:	0018      	movs	r0, r3
 8003afe:	46bd      	mov	sp, r7
 8003b00:	b002      	add	sp, #8
 8003b02:	bd80      	pop	{r7, pc}
 8003b04:	40022000 	.word	0x40022000

08003b08 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8003b08:	b590      	push	{r4, r7, lr}
 8003b0a:	b085      	sub	sp, #20
 8003b0c:	af00      	add	r7, sp, #0
 8003b0e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8003b10:	230f      	movs	r3, #15
 8003b12:	18fb      	adds	r3, r7, r3
 8003b14:	2200      	movs	r2, #0
 8003b16:	701a      	strb	r2, [r3, #0]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/ 
  if ((uint32_t)uwTickFreq != 0U)
 8003b18:	4b1d      	ldr	r3, [pc, #116]	; (8003b90 <HAL_InitTick+0x88>)
 8003b1a:	781b      	ldrb	r3, [r3, #0]
 8003b1c:	2b00      	cmp	r3, #0
 8003b1e:	d02b      	beq.n	8003b78 <HAL_InitTick+0x70>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U /(uint32_t)uwTickFreq)) == 0U)
 8003b20:	4b1c      	ldr	r3, [pc, #112]	; (8003b94 <HAL_InitTick+0x8c>)
 8003b22:	681c      	ldr	r4, [r3, #0]
 8003b24:	4b1a      	ldr	r3, [pc, #104]	; (8003b90 <HAL_InitTick+0x88>)
 8003b26:	781b      	ldrb	r3, [r3, #0]
 8003b28:	0019      	movs	r1, r3
 8003b2a:	23fa      	movs	r3, #250	; 0xfa
 8003b2c:	0098      	lsls	r0, r3, #2
 8003b2e:	f7fc fae7 	bl	8000100 <__udivsi3>
 8003b32:	0003      	movs	r3, r0
 8003b34:	0019      	movs	r1, r3
 8003b36:	0020      	movs	r0, r4
 8003b38:	f7fc fae2 	bl	8000100 <__udivsi3>
 8003b3c:	0003      	movs	r3, r0
 8003b3e:	0018      	movs	r0, r3
 8003b40:	f001 f851 	bl	8004be6 <HAL_SYSTICK_Config>
 8003b44:	1e03      	subs	r3, r0, #0
 8003b46:	d112      	bne.n	8003b6e <HAL_InitTick+0x66>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8003b48:	687b      	ldr	r3, [r7, #4]
 8003b4a:	2b03      	cmp	r3, #3
 8003b4c:	d80a      	bhi.n	8003b64 <HAL_InitTick+0x5c>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8003b4e:	6879      	ldr	r1, [r7, #4]
 8003b50:	2301      	movs	r3, #1
 8003b52:	425b      	negs	r3, r3
 8003b54:	2200      	movs	r2, #0
 8003b56:	0018      	movs	r0, r3
 8003b58:	f001 f820 	bl	8004b9c <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8003b5c:	4b0e      	ldr	r3, [pc, #56]	; (8003b98 <HAL_InitTick+0x90>)
 8003b5e:	687a      	ldr	r2, [r7, #4]
 8003b60:	601a      	str	r2, [r3, #0]
 8003b62:	e00d      	b.n	8003b80 <HAL_InitTick+0x78>
      }
      else
      {
        status = HAL_ERROR;
 8003b64:	230f      	movs	r3, #15
 8003b66:	18fb      	adds	r3, r7, r3
 8003b68:	2201      	movs	r2, #1
 8003b6a:	701a      	strb	r2, [r3, #0]
 8003b6c:	e008      	b.n	8003b80 <HAL_InitTick+0x78>
      }
    }
    else
    {
      status = HAL_ERROR;
 8003b6e:	230f      	movs	r3, #15
 8003b70:	18fb      	adds	r3, r7, r3
 8003b72:	2201      	movs	r2, #1
 8003b74:	701a      	strb	r2, [r3, #0]
 8003b76:	e003      	b.n	8003b80 <HAL_InitTick+0x78>
    }
  }
  else
  {
    status = HAL_ERROR;
 8003b78:	230f      	movs	r3, #15
 8003b7a:	18fb      	adds	r3, r7, r3
 8003b7c:	2201      	movs	r2, #1
 8003b7e:	701a      	strb	r2, [r3, #0]
  }

  /* Return function status */
  return status;
 8003b80:	230f      	movs	r3, #15
 8003b82:	18fb      	adds	r3, r7, r3
 8003b84:	781b      	ldrb	r3, [r3, #0]
}
 8003b86:	0018      	movs	r0, r3
 8003b88:	46bd      	mov	sp, r7
 8003b8a:	b005      	add	sp, #20
 8003b8c:	bd90      	pop	{r4, r7, pc}
 8003b8e:	46c0      	nop			; (mov r8, r8)
 8003b90:	2000000c 	.word	0x2000000c
 8003b94:	20000004 	.word	0x20000004
 8003b98:	20000008 	.word	0x20000008

08003b9c <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8003b9c:	b580      	push	{r7, lr}
 8003b9e:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8003ba0:	4b05      	ldr	r3, [pc, #20]	; (8003bb8 <HAL_IncTick+0x1c>)
 8003ba2:	781b      	ldrb	r3, [r3, #0]
 8003ba4:	001a      	movs	r2, r3
 8003ba6:	4b05      	ldr	r3, [pc, #20]	; (8003bbc <HAL_IncTick+0x20>)
 8003ba8:	681b      	ldr	r3, [r3, #0]
 8003baa:	18d2      	adds	r2, r2, r3
 8003bac:	4b03      	ldr	r3, [pc, #12]	; (8003bbc <HAL_IncTick+0x20>)
 8003bae:	601a      	str	r2, [r3, #0]
}
 8003bb0:	46c0      	nop			; (mov r8, r8)
 8003bb2:	46bd      	mov	sp, r7
 8003bb4:	bd80      	pop	{r7, pc}
 8003bb6:	46c0      	nop			; (mov r8, r8)
 8003bb8:	2000000c 	.word	0x2000000c
 8003bbc:	20000098 	.word	0x20000098

08003bc0 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8003bc0:	b580      	push	{r7, lr}
 8003bc2:	af00      	add	r7, sp, #0
  return uwTick;
 8003bc4:	4b02      	ldr	r3, [pc, #8]	; (8003bd0 <HAL_GetTick+0x10>)
 8003bc6:	681b      	ldr	r3, [r3, #0]
}
 8003bc8:	0018      	movs	r0, r3
 8003bca:	46bd      	mov	sp, r7
 8003bcc:	bd80      	pop	{r7, pc}
 8003bce:	46c0      	nop			; (mov r8, r8)
 8003bd0:	20000098 	.word	0x20000098

08003bd4 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8003bd4:	b580      	push	{r7, lr}
 8003bd6:	b084      	sub	sp, #16
 8003bd8:	af00      	add	r7, sp, #0
 8003bda:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8003bdc:	f7ff fff0 	bl	8003bc0 <HAL_GetTick>
 8003be0:	0003      	movs	r3, r0
 8003be2:	60bb      	str	r3, [r7, #8]
  uint32_t wait = Delay;
 8003be4:	687b      	ldr	r3, [r7, #4]
 8003be6:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8003be8:	68fb      	ldr	r3, [r7, #12]
 8003bea:	3301      	adds	r3, #1
 8003bec:	d005      	beq.n	8003bfa <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8003bee:	4b0a      	ldr	r3, [pc, #40]	; (8003c18 <HAL_Delay+0x44>)
 8003bf0:	781b      	ldrb	r3, [r3, #0]
 8003bf2:	001a      	movs	r2, r3
 8003bf4:	68fb      	ldr	r3, [r7, #12]
 8003bf6:	189b      	adds	r3, r3, r2
 8003bf8:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8003bfa:	46c0      	nop			; (mov r8, r8)
 8003bfc:	f7ff ffe0 	bl	8003bc0 <HAL_GetTick>
 8003c00:	0002      	movs	r2, r0
 8003c02:	68bb      	ldr	r3, [r7, #8]
 8003c04:	1ad3      	subs	r3, r2, r3
 8003c06:	68fa      	ldr	r2, [r7, #12]
 8003c08:	429a      	cmp	r2, r3
 8003c0a:	d8f7      	bhi.n	8003bfc <HAL_Delay+0x28>
  {
  }
}
 8003c0c:	46c0      	nop			; (mov r8, r8)
 8003c0e:	46c0      	nop			; (mov r8, r8)
 8003c10:	46bd      	mov	sp, r7
 8003c12:	b004      	add	sp, #16
 8003c14:	bd80      	pop	{r7, pc}
 8003c16:	46c0      	nop			; (mov r8, r8)
 8003c18:	2000000c 	.word	0x2000000c

08003c1c <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 8003c1c:	b580      	push	{r7, lr}
 8003c1e:	b082      	sub	sp, #8
 8003c20:	af00      	add	r7, sp, #0
 8003c22:	6078      	str	r0, [r7, #4]
 8003c24:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN, PathInternal);
 8003c26:	687b      	ldr	r3, [r7, #4]
 8003c28:	681b      	ldr	r3, [r3, #0]
 8003c2a:	4a05      	ldr	r2, [pc, #20]	; (8003c40 <LL_ADC_SetCommonPathInternalCh+0x24>)
 8003c2c:	401a      	ands	r2, r3
 8003c2e:	683b      	ldr	r3, [r7, #0]
 8003c30:	431a      	orrs	r2, r3
 8003c32:	687b      	ldr	r3, [r7, #4]
 8003c34:	601a      	str	r2, [r3, #0]
}
 8003c36:	46c0      	nop			; (mov r8, r8)
 8003c38:	46bd      	mov	sp, r7
 8003c3a:	b002      	add	sp, #8
 8003c3c:	bd80      	pop	{r7, pc}
 8003c3e:	46c0      	nop			; (mov r8, r8)
 8003c40:	fe3fffff 	.word	0xfe3fffff

08003c44 <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON)
{
 8003c44:	b580      	push	{r7, lr}
 8003c46:	b082      	sub	sp, #8
 8003c48:	af00      	add	r7, sp, #0
 8003c4a:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 8003c4c:	687b      	ldr	r3, [r7, #4]
 8003c4e:	681a      	ldr	r2, [r3, #0]
 8003c50:	23e0      	movs	r3, #224	; 0xe0
 8003c52:	045b      	lsls	r3, r3, #17
 8003c54:	4013      	ands	r3, r2
}
 8003c56:	0018      	movs	r0, r3
 8003c58:	46bd      	mov	sp, r7
 8003c5a:	b002      	add	sp, #8
 8003c5c:	bd80      	pop	{r7, pc}

08003c5e <LL_ADC_SetSamplingTimeCommonChannels>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_160CYCLES_5
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetSamplingTimeCommonChannels(ADC_TypeDef *ADCx, uint32_t SamplingTimeY,
                                                          uint32_t SamplingTime)
{
 8003c5e:	b580      	push	{r7, lr}
 8003c60:	b084      	sub	sp, #16
 8003c62:	af00      	add	r7, sp, #0
 8003c64:	60f8      	str	r0, [r7, #12]
 8003c66:	60b9      	str	r1, [r7, #8]
 8003c68:	607a      	str	r2, [r7, #4]
  MODIFY_REG(ADCx->SMPR,
 8003c6a:	68fb      	ldr	r3, [r7, #12]
 8003c6c:	695b      	ldr	r3, [r3, #20]
 8003c6e:	68ba      	ldr	r2, [r7, #8]
 8003c70:	2104      	movs	r1, #4
 8003c72:	400a      	ands	r2, r1
 8003c74:	2107      	movs	r1, #7
 8003c76:	4091      	lsls	r1, r2
 8003c78:	000a      	movs	r2, r1
 8003c7a:	43d2      	mvns	r2, r2
 8003c7c:	401a      	ands	r2, r3
 8003c7e:	68bb      	ldr	r3, [r7, #8]
 8003c80:	2104      	movs	r1, #4
 8003c82:	400b      	ands	r3, r1
 8003c84:	6879      	ldr	r1, [r7, #4]
 8003c86:	4099      	lsls	r1, r3
 8003c88:	000b      	movs	r3, r1
 8003c8a:	431a      	orrs	r2, r3
 8003c8c:	68fb      	ldr	r3, [r7, #12]
 8003c8e:	615a      	str	r2, [r3, #20]
             ADC_SMPR_SMP1 << (SamplingTimeY & ADC_SAMPLING_TIME_SMP_SHIFT_MASK),
             SamplingTime << (SamplingTimeY & ADC_SAMPLING_TIME_SMP_SHIFT_MASK));
}
 8003c90:	46c0      	nop			; (mov r8, r8)
 8003c92:	46bd      	mov	sp, r7
 8003c94:	b004      	add	sp, #16
 8003c96:	bd80      	pop	{r7, pc}

08003c98 <LL_ADC_GetSamplingTimeCommonChannels>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_39CYCLES_5
  *         @arg @ref LL_ADC_SAMPLINGTIME_79CYCLES_5
  *         @arg @ref LL_ADC_SAMPLINGTIME_160CYCLES_5
  */
__STATIC_INLINE uint32_t LL_ADC_GetSamplingTimeCommonChannels(ADC_TypeDef *ADCx, uint32_t SamplingTimeY)
{
 8003c98:	b580      	push	{r7, lr}
 8003c9a:	b082      	sub	sp, #8
 8003c9c:	af00      	add	r7, sp, #0
 8003c9e:	6078      	str	r0, [r7, #4]
 8003ca0:	6039      	str	r1, [r7, #0]
  return (uint32_t)((READ_BIT(ADCx->SMPR, ADC_SMPR_SMP1 << (SamplingTimeY & ADC_SAMPLING_TIME_SMP_SHIFT_MASK)))
 8003ca2:	687b      	ldr	r3, [r7, #4]
 8003ca4:	695b      	ldr	r3, [r3, #20]
 8003ca6:	683a      	ldr	r2, [r7, #0]
 8003ca8:	2104      	movs	r1, #4
 8003caa:	400a      	ands	r2, r1
 8003cac:	2107      	movs	r1, #7
 8003cae:	4091      	lsls	r1, r2
 8003cb0:	000a      	movs	r2, r1
 8003cb2:	401a      	ands	r2, r3
                    >> (SamplingTimeY & ADC_SAMPLING_TIME_SMP_SHIFT_MASK));
 8003cb4:	683b      	ldr	r3, [r7, #0]
 8003cb6:	2104      	movs	r1, #4
 8003cb8:	400b      	ands	r3, r1
  return (uint32_t)((READ_BIT(ADCx->SMPR, ADC_SMPR_SMP1 << (SamplingTimeY & ADC_SAMPLING_TIME_SMP_SHIFT_MASK)))
 8003cba:	40da      	lsrs	r2, r3
 8003cbc:	0013      	movs	r3, r2
}
 8003cbe:	0018      	movs	r0, r3
 8003cc0:	46bd      	mov	sp, r7
 8003cc2:	b002      	add	sp, #8
 8003cc4:	bd80      	pop	{r7, pc}

08003cc6 <LL_ADC_REG_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsTriggerSourceSWStart(ADC_TypeDef *ADCx)
{
 8003cc6:	b580      	push	{r7, lr}
 8003cc8:	b082      	sub	sp, #8
 8003cca:	af00      	add	r7, sp, #0
 8003ccc:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CFGR1, ADC_CFGR1_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR1_EXTEN)) ? 1UL : 0UL);
 8003cce:	687b      	ldr	r3, [r7, #4]
 8003cd0:	68da      	ldr	r2, [r3, #12]
 8003cd2:	23c0      	movs	r3, #192	; 0xc0
 8003cd4:	011b      	lsls	r3, r3, #4
 8003cd6:	4013      	ands	r3, r2
 8003cd8:	d101      	bne.n	8003cde <LL_ADC_REG_IsTriggerSourceSWStart+0x18>
 8003cda:	2301      	movs	r3, #1
 8003cdc:	e000      	b.n	8003ce0 <LL_ADC_REG_IsTriggerSourceSWStart+0x1a>
 8003cde:	2300      	movs	r3, #0
}
 8003ce0:	0018      	movs	r0, r3
 8003ce2:	46bd      	mov	sp, r7
 8003ce4:	b002      	add	sp, #8
 8003ce6:	bd80      	pop	{r7, pc}

08003ce8 <LL_ADC_REG_SetSequencerRanks>:
  *             only if sequencer is set in mode "not fully configurable",
  *             refer to function @ref LL_ADC_REG_SetSequencerConfigurable().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 8003ce8:	b580      	push	{r7, lr}
 8003cea:	b084      	sub	sp, #16
 8003cec:	af00      	add	r7, sp, #0
 8003cee:	60f8      	str	r0, [r7, #12]
 8003cf0:	60b9      	str	r1, [r7, #8]
 8003cf2:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register depending on parameter "Rank".                               */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  MODIFY_REG(ADCx->CHSELR,
 8003cf4:	68fb      	ldr	r3, [r7, #12]
 8003cf6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003cf8:	68ba      	ldr	r2, [r7, #8]
 8003cfa:	211f      	movs	r1, #31
 8003cfc:	400a      	ands	r2, r1
 8003cfe:	210f      	movs	r1, #15
 8003d00:	4091      	lsls	r1, r2
 8003d02:	000a      	movs	r2, r1
 8003d04:	43d2      	mvns	r2, r2
 8003d06:	401a      	ands	r2, r3
 8003d08:	687b      	ldr	r3, [r7, #4]
 8003d0a:	0e9b      	lsrs	r3, r3, #26
 8003d0c:	210f      	movs	r1, #15
 8003d0e:	4019      	ands	r1, r3
 8003d10:	68bb      	ldr	r3, [r7, #8]
 8003d12:	201f      	movs	r0, #31
 8003d14:	4003      	ands	r3, r0
 8003d16:	4099      	lsls	r1, r3
 8003d18:	000b      	movs	r3, r1
 8003d1a:	431a      	orrs	r2, r3
 8003d1c:	68fb      	ldr	r3, [r7, #12]
 8003d1e:	629a      	str	r2, [r3, #40]	; 0x28
             ADC_CHSELR_SQ1 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK_SEQ) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS)
              << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 8003d20:	46c0      	nop			; (mov r8, r8)
 8003d22:	46bd      	mov	sp, r7
 8003d24:	b004      	add	sp, #16
 8003d26:	bd80      	pop	{r7, pc}

08003d28 <LL_ADC_REG_SetSequencerChAdd>:
  *             only if sequencer is set in mode "not fully configurable",
  *             refer to function @ref LL_ADC_REG_SetSequencerConfigurable().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerChAdd(ADC_TypeDef *ADCx, uint32_t Channel)
{
 8003d28:	b580      	push	{r7, lr}
 8003d2a:	b082      	sub	sp, #8
 8003d2c:	af00      	add	r7, sp, #0
 8003d2e:	6078      	str	r0, [r7, #4]
 8003d30:	6039      	str	r1, [r7, #0]
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  SET_BIT(ADCx->CHSELR, (Channel & ADC_CHANNEL_ID_BITFIELD_MASK));
 8003d32:	687b      	ldr	r3, [r7, #4]
 8003d34:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8003d36:	683b      	ldr	r3, [r7, #0]
 8003d38:	035b      	lsls	r3, r3, #13
 8003d3a:	0b5b      	lsrs	r3, r3, #13
 8003d3c:	431a      	orrs	r2, r3
 8003d3e:	687b      	ldr	r3, [r7, #4]
 8003d40:	629a      	str	r2, [r3, #40]	; 0x28
}
 8003d42:	46c0      	nop			; (mov r8, r8)
 8003d44:	46bd      	mov	sp, r7
 8003d46:	b002      	add	sp, #8
 8003d48:	bd80      	pop	{r7, pc}

08003d4a <LL_ADC_REG_SetSequencerChRem>:
  *             only if sequencer is set in mode "not fully configurable",
  *             refer to function @ref LL_ADC_REG_SetSequencerConfigurable().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerChRem(ADC_TypeDef *ADCx, uint32_t Channel)
{
 8003d4a:	b580      	push	{r7, lr}
 8003d4c:	b082      	sub	sp, #8
 8003d4e:	af00      	add	r7, sp, #0
 8003d50:	6078      	str	r0, [r7, #4]
 8003d52:	6039      	str	r1, [r7, #0]
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  CLEAR_BIT(ADCx->CHSELR, (Channel & ADC_CHANNEL_ID_BITFIELD_MASK));
 8003d54:	687b      	ldr	r3, [r7, #4]
 8003d56:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003d58:	683a      	ldr	r2, [r7, #0]
 8003d5a:	0352      	lsls	r2, r2, #13
 8003d5c:	0b52      	lsrs	r2, r2, #13
 8003d5e:	43d2      	mvns	r2, r2
 8003d60:	401a      	ands	r2, r3
 8003d62:	687b      	ldr	r3, [r7, #4]
 8003d64:	629a      	str	r2, [r3, #40]	; 0x28
}
 8003d66:	46c0      	nop			; (mov r8, r8)
 8003d68:	46bd      	mov	sp, r7
 8003d6a:	b002      	add	sp, #8
 8003d6c:	bd80      	pop	{r7, pc}

08003d6e <LL_ADC_REG_GetDMATransfer>:
  *         @arg @ref LL_ADC_REG_DMA_TRANSFER_NONE
  *         @arg @ref LL_ADC_REG_DMA_TRANSFER_LIMITED
  *         @arg @ref LL_ADC_REG_DMA_TRANSFER_UNLIMITED
  */
__STATIC_INLINE uint32_t LL_ADC_REG_GetDMATransfer(ADC_TypeDef *ADCx)
{
 8003d6e:	b580      	push	{r7, lr}
 8003d70:	b082      	sub	sp, #8
 8003d72:	af00      	add	r7, sp, #0
 8003d74:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCx->CFGR1, ADC_CFGR1_DMAEN | ADC_CFGR1_DMACFG));
 8003d76:	687b      	ldr	r3, [r7, #4]
 8003d78:	68db      	ldr	r3, [r3, #12]
 8003d7a:	2203      	movs	r2, #3
 8003d7c:	4013      	ands	r3, r2
}
 8003d7e:	0018      	movs	r0, r3
 8003d80:	46bd      	mov	sp, r7
 8003d82:	b002      	add	sp, #8
 8003d84:	bd80      	pop	{r7, pc}
	...

08003d88 <LL_ADC_SetChannelSamplingTime>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_1
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_2
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTimeY)
{
 8003d88:	b580      	push	{r7, lr}
 8003d8a:	b084      	sub	sp, #16
 8003d8c:	af00      	add	r7, sp, #0
 8003d8e:	60f8      	str	r0, [r7, #12]
 8003d90:	60b9      	str	r1, [r7, #8]
 8003d92:	607a      	str	r2, [r7, #4]
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  MODIFY_REG(ADCx->SMPR,
 8003d94:	68fb      	ldr	r3, [r7, #12]
 8003d96:	695b      	ldr	r3, [r3, #20]
 8003d98:	68ba      	ldr	r2, [r7, #8]
 8003d9a:	0212      	lsls	r2, r2, #8
 8003d9c:	43d2      	mvns	r2, r2
 8003d9e:	401a      	ands	r2, r3
 8003da0:	68bb      	ldr	r3, [r7, #8]
 8003da2:	021b      	lsls	r3, r3, #8
 8003da4:	6879      	ldr	r1, [r7, #4]
 8003da6:	400b      	ands	r3, r1
 8003da8:	4904      	ldr	r1, [pc, #16]	; (8003dbc <LL_ADC_SetChannelSamplingTime+0x34>)
 8003daa:	400b      	ands	r3, r1
 8003dac:	431a      	orrs	r2, r3
 8003dae:	68fb      	ldr	r3, [r7, #12]
 8003db0:	615a      	str	r2, [r3, #20]
             (Channel << ADC_SMPR_SMPSEL0_BITOFFSET_POS),
             (Channel << ADC_SMPR_SMPSEL0_BITOFFSET_POS) & (SamplingTimeY & ADC_SAMPLING_TIME_CH_MASK)
            );
}
 8003db2:	46c0      	nop			; (mov r8, r8)
 8003db4:	46bd      	mov	sp, r7
 8003db6:	b004      	add	sp, #16
 8003db8:	bd80      	pop	{r7, pc}
 8003dba:	46c0      	nop			; (mov r8, r8)
 8003dbc:	07ffff00 	.word	0x07ffff00

08003dc0 <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 8003dc0:	b580      	push	{r7, lr}
 8003dc2:	b082      	sub	sp, #8
 8003dc4:	af00      	add	r7, sp, #0
 8003dc6:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8003dc8:	687b      	ldr	r3, [r7, #4]
 8003dca:	689b      	ldr	r3, [r3, #8]
 8003dcc:	4a05      	ldr	r2, [pc, #20]	; (8003de4 <LL_ADC_EnableInternalRegulator+0x24>)
 8003dce:	4013      	ands	r3, r2
 8003dd0:	2280      	movs	r2, #128	; 0x80
 8003dd2:	0552      	lsls	r2, r2, #21
 8003dd4:	431a      	orrs	r2, r3
 8003dd6:	687b      	ldr	r3, [r7, #4]
 8003dd8:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 8003dda:	46c0      	nop			; (mov r8, r8)
 8003ddc:	46bd      	mov	sp, r7
 8003dde:	b002      	add	sp, #8
 8003de0:	bd80      	pop	{r7, pc}
 8003de2:	46c0      	nop			; (mov r8, r8)
 8003de4:	6fffffe8 	.word	0x6fffffe8

08003de8 <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(ADC_TypeDef *ADCx)
{
 8003de8:	b580      	push	{r7, lr}
 8003dea:	b082      	sub	sp, #8
 8003dec:	af00      	add	r7, sp, #0
 8003dee:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 8003df0:	687b      	ldr	r3, [r7, #4]
 8003df2:	689a      	ldr	r2, [r3, #8]
 8003df4:	2380      	movs	r3, #128	; 0x80
 8003df6:	055b      	lsls	r3, r3, #21
 8003df8:	401a      	ands	r2, r3
 8003dfa:	2380      	movs	r3, #128	; 0x80
 8003dfc:	055b      	lsls	r3, r3, #21
 8003dfe:	429a      	cmp	r2, r3
 8003e00:	d101      	bne.n	8003e06 <LL_ADC_IsInternalRegulatorEnabled+0x1e>
 8003e02:	2301      	movs	r3, #1
 8003e04:	e000      	b.n	8003e08 <LL_ADC_IsInternalRegulatorEnabled+0x20>
 8003e06:	2300      	movs	r3, #0
}
 8003e08:	0018      	movs	r0, r3
 8003e0a:	46bd      	mov	sp, r7
 8003e0c:	b002      	add	sp, #8
 8003e0e:	bd80      	pop	{r7, pc}

08003e10 <LL_ADC_Enable>:
  * @rmtoll CR       ADEN           LL_ADC_Enable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Enable(ADC_TypeDef *ADCx)
{
 8003e10:	b580      	push	{r7, lr}
 8003e12:	b082      	sub	sp, #8
 8003e14:	af00      	add	r7, sp, #0
 8003e16:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8003e18:	687b      	ldr	r3, [r7, #4]
 8003e1a:	689b      	ldr	r3, [r3, #8]
 8003e1c:	4a04      	ldr	r2, [pc, #16]	; (8003e30 <LL_ADC_Enable+0x20>)
 8003e1e:	4013      	ands	r3, r2
 8003e20:	2201      	movs	r2, #1
 8003e22:	431a      	orrs	r2, r3
 8003e24:	687b      	ldr	r3, [r7, #4]
 8003e26:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADEN);
}
 8003e28:	46c0      	nop			; (mov r8, r8)
 8003e2a:	46bd      	mov	sp, r7
 8003e2c:	b002      	add	sp, #8
 8003e2e:	bd80      	pop	{r7, pc}
 8003e30:	7fffffe8 	.word	0x7fffffe8

08003e34 <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(ADC_TypeDef *ADCx)
{
 8003e34:	b580      	push	{r7, lr}
 8003e36:	b082      	sub	sp, #8
 8003e38:	af00      	add	r7, sp, #0
 8003e3a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8003e3c:	687b      	ldr	r3, [r7, #4]
 8003e3e:	689b      	ldr	r3, [r3, #8]
 8003e40:	2201      	movs	r2, #1
 8003e42:	4013      	ands	r3, r2
 8003e44:	2b01      	cmp	r3, #1
 8003e46:	d101      	bne.n	8003e4c <LL_ADC_IsEnabled+0x18>
 8003e48:	2301      	movs	r3, #1
 8003e4a:	e000      	b.n	8003e4e <LL_ADC_IsEnabled+0x1a>
 8003e4c:	2300      	movs	r3, #0
}
 8003e4e:	0018      	movs	r0, r3
 8003e50:	46bd      	mov	sp, r7
 8003e52:	b002      	add	sp, #8
 8003e54:	bd80      	pop	{r7, pc}
	...

08003e58 <LL_ADC_REG_StartConversion>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_StartConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StartConversion(ADC_TypeDef *ADCx)
{
 8003e58:	b580      	push	{r7, lr}
 8003e5a:	b082      	sub	sp, #8
 8003e5c:	af00      	add	r7, sp, #0
 8003e5e:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8003e60:	687b      	ldr	r3, [r7, #4]
 8003e62:	689b      	ldr	r3, [r3, #8]
 8003e64:	4a04      	ldr	r2, [pc, #16]	; (8003e78 <LL_ADC_REG_StartConversion+0x20>)
 8003e66:	4013      	ands	r3, r2
 8003e68:	2204      	movs	r2, #4
 8003e6a:	431a      	orrs	r2, r3
 8003e6c:	687b      	ldr	r3, [r7, #4]
 8003e6e:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTART);
}
 8003e70:	46c0      	nop			; (mov r8, r8)
 8003e72:	46bd      	mov	sp, r7
 8003e74:	b002      	add	sp, #8
 8003e76:	bd80      	pop	{r7, pc}
 8003e78:	7fffffe8 	.word	0x7fffffe8

08003e7c <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(ADC_TypeDef *ADCx)
{
 8003e7c:	b580      	push	{r7, lr}
 8003e7e:	b082      	sub	sp, #8
 8003e80:	af00      	add	r7, sp, #0
 8003e82:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8003e84:	687b      	ldr	r3, [r7, #4]
 8003e86:	689b      	ldr	r3, [r3, #8]
 8003e88:	2204      	movs	r2, #4
 8003e8a:	4013      	ands	r3, r2
 8003e8c:	2b04      	cmp	r3, #4
 8003e8e:	d101      	bne.n	8003e94 <LL_ADC_REG_IsConversionOngoing+0x18>
 8003e90:	2301      	movs	r3, #1
 8003e92:	e000      	b.n	8003e96 <LL_ADC_REG_IsConversionOngoing+0x1a>
 8003e94:	2300      	movs	r3, #0
}
 8003e96:	0018      	movs	r0, r3
 8003e98:	46bd      	mov	sp, r7
 8003e9a:	b002      	add	sp, #8
 8003e9c:	bd80      	pop	{r7, pc}
	...

08003ea0 <HAL_ADC_Init>:
  *         of structure "ADC_InitTypeDef".
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8003ea0:	b580      	push	{r7, lr}
 8003ea2:	b088      	sub	sp, #32
 8003ea4:	af00      	add	r7, sp, #0
 8003ea6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8003ea8:	231f      	movs	r3, #31
 8003eaa:	18fb      	adds	r3, r7, r3
 8003eac:	2200      	movs	r2, #0
 8003eae:	701a      	strb	r2, [r3, #0]
  uint32_t tmpCFGR1 = 0UL;
 8003eb0:	2300      	movs	r3, #0
 8003eb2:	61bb      	str	r3, [r7, #24]
  uint32_t tmpCFGR2 = 0UL;
 8003eb4:	2300      	movs	r3, #0
 8003eb6:	617b      	str	r3, [r7, #20]
  uint32_t tmp_adc_reg_is_conversion_on_going;
  __IO uint32_t wait_loop_index = 0UL;
 8003eb8:	2300      	movs	r3, #0
 8003eba:	60fb      	str	r3, [r7, #12]

  /* Check ADC handle */
  if (hadc == NULL)
 8003ebc:	687b      	ldr	r3, [r7, #4]
 8003ebe:	2b00      	cmp	r3, #0
 8003ec0:	d101      	bne.n	8003ec6 <HAL_ADC_Init+0x26>
  {
    return HAL_ERROR;
 8003ec2:	2301      	movs	r3, #1
 8003ec4:	e17f      	b.n	80041c6 <HAL_ADC_Init+0x326>
  /* continuous mode is disabled.                                             */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8003ec6:	687b      	ldr	r3, [r7, #4]
 8003ec8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003eca:	2b00      	cmp	r3, #0
 8003ecc:	d10a      	bne.n	8003ee4 <HAL_ADC_Init+0x44>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8003ece:	687b      	ldr	r3, [r7, #4]
 8003ed0:	0018      	movs	r0, r3
 8003ed2:	f7ff fd59 	bl	8003988 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8003ed6:	687b      	ldr	r3, [r7, #4]
 8003ed8:	2200      	movs	r2, #0
 8003eda:	65da      	str	r2, [r3, #92]	; 0x5c

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 8003edc:	687b      	ldr	r3, [r7, #4]
 8003ede:	2254      	movs	r2, #84	; 0x54
 8003ee0:	2100      	movs	r1, #0
 8003ee2:	5499      	strb	r1, [r3, r2]
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8003ee4:	687b      	ldr	r3, [r7, #4]
 8003ee6:	681b      	ldr	r3, [r3, #0]
 8003ee8:	0018      	movs	r0, r3
 8003eea:	f7ff ff7d 	bl	8003de8 <LL_ADC_IsInternalRegulatorEnabled>
 8003eee:	1e03      	subs	r3, r0, #0
 8003ef0:	d115      	bne.n	8003f1e <HAL_ADC_Init+0x7e>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 8003ef2:	687b      	ldr	r3, [r7, #4]
 8003ef4:	681b      	ldr	r3, [r3, #0]
 8003ef6:	0018      	movs	r0, r3
 8003ef8:	f7ff ff62 	bl	8003dc0 <LL_ADC_EnableInternalRegulator>
    /* Delay for ADC stabilization time */
    /* Wait loop initialization and execution */
    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8003efc:	4bb4      	ldr	r3, [pc, #720]	; (80041d0 <HAL_ADC_Init+0x330>)
 8003efe:	681b      	ldr	r3, [r3, #0]
 8003f00:	49b4      	ldr	r1, [pc, #720]	; (80041d4 <HAL_ADC_Init+0x334>)
 8003f02:	0018      	movs	r0, r3
 8003f04:	f7fc f8fc 	bl	8000100 <__udivsi3>
 8003f08:	0003      	movs	r3, r0
 8003f0a:	3301      	adds	r3, #1
 8003f0c:	005b      	lsls	r3, r3, #1
 8003f0e:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 8003f10:	e002      	b.n	8003f18 <HAL_ADC_Init+0x78>
    {
      wait_loop_index--;
 8003f12:	68fb      	ldr	r3, [r7, #12]
 8003f14:	3b01      	subs	r3, #1
 8003f16:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 8003f18:	68fb      	ldr	r3, [r7, #12]
 8003f1a:	2b00      	cmp	r3, #0
 8003f1c:	d1f9      	bne.n	8003f12 <HAL_ADC_Init+0x72>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8003f1e:	687b      	ldr	r3, [r7, #4]
 8003f20:	681b      	ldr	r3, [r3, #0]
 8003f22:	0018      	movs	r0, r3
 8003f24:	f7ff ff60 	bl	8003de8 <LL_ADC_IsInternalRegulatorEnabled>
 8003f28:	1e03      	subs	r3, r0, #0
 8003f2a:	d10f      	bne.n	8003f4c <HAL_ADC_Init+0xac>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003f2c:	687b      	ldr	r3, [r7, #4]
 8003f2e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003f30:	2210      	movs	r2, #16
 8003f32:	431a      	orrs	r2, r3
 8003f34:	687b      	ldr	r3, [r7, #4]
 8003f36:	659a      	str	r2, [r3, #88]	; 0x58

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003f38:	687b      	ldr	r3, [r7, #4]
 8003f3a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003f3c:	2201      	movs	r2, #1
 8003f3e:	431a      	orrs	r2, r3
 8003f40:	687b      	ldr	r3, [r7, #4]
 8003f42:	65da      	str	r2, [r3, #92]	; 0x5c

    tmp_hal_status = HAL_ERROR;
 8003f44:	231f      	movs	r3, #31
 8003f46:	18fb      	adds	r3, r7, r3
 8003f48:	2201      	movs	r2, #1
 8003f4a:	701a      	strb	r2, [r3, #0]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_reg_is_conversion_on_going = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8003f4c:	687b      	ldr	r3, [r7, #4]
 8003f4e:	681b      	ldr	r3, [r3, #0]
 8003f50:	0018      	movs	r0, r3
 8003f52:	f7ff ff93 	bl	8003e7c <LL_ADC_REG_IsConversionOngoing>
 8003f56:	0003      	movs	r3, r0
 8003f58:	613b      	str	r3, [r7, #16]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8003f5a:	687b      	ldr	r3, [r7, #4]
 8003f5c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003f5e:	2210      	movs	r2, #16
 8003f60:	4013      	ands	r3, r2
 8003f62:	d000      	beq.n	8003f66 <HAL_ADC_Init+0xc6>
 8003f64:	e122      	b.n	80041ac <HAL_ADC_Init+0x30c>
      && (tmp_adc_reg_is_conversion_on_going == 0UL)
 8003f66:	693b      	ldr	r3, [r7, #16]
 8003f68:	2b00      	cmp	r3, #0
 8003f6a:	d000      	beq.n	8003f6e <HAL_ADC_Init+0xce>
 8003f6c:	e11e      	b.n	80041ac <HAL_ADC_Init+0x30c>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8003f6e:	687b      	ldr	r3, [r7, #4]
 8003f70:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003f72:	4a99      	ldr	r2, [pc, #612]	; (80041d8 <HAL_ADC_Init+0x338>)
 8003f74:	4013      	ands	r3, r2
 8003f76:	2202      	movs	r2, #2
 8003f78:	431a      	orrs	r2, r3
 8003f7a:	687b      	ldr	r3, [r7, #4]
 8003f7c:	659a      	str	r2, [r3, #88]	; 0x58
    /*  - DMA continuous request                                              */
    /*  - Trigger frequency mode                                              */
    /* Note: If low power mode AutoPowerOff is enabled, ADC enable            */
    /*       and disable phases are performed automatically by hardware       */
    /*       (in this case, flag ADC_FLAG_RDY is not set).                    */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8003f7e:	687b      	ldr	r3, [r7, #4]
 8003f80:	681b      	ldr	r3, [r3, #0]
 8003f82:	0018      	movs	r0, r3
 8003f84:	f7ff ff56 	bl	8003e34 <LL_ADC_IsEnabled>
 8003f88:	1e03      	subs	r3, r0, #0
 8003f8a:	d000      	beq.n	8003f8e <HAL_ADC_Init+0xee>
 8003f8c:	e0ad      	b.n	80040ea <HAL_ADC_Init+0x24a>
      /* without needing to reconfigure all other ADC groups/channels         */
      /* parameters):                                                         */
      /*   - internal measurement paths (VrefInt, ...)                        */
      /*     (set into HAL_ADC_ConfigChannel() )                              */

      tmpCFGR1 |= (hadc->Init.Resolution                                          |
 8003f8e:	687b      	ldr	r3, [r7, #4]
 8003f90:	689a      	ldr	r2, [r3, #8]
                   ADC_CFGR1_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)      |
 8003f92:	687b      	ldr	r3, [r7, #4]
 8003f94:	7e1b      	ldrb	r3, [r3, #24]
 8003f96:	039b      	lsls	r3, r3, #14
      tmpCFGR1 |= (hadc->Init.Resolution                                          |
 8003f98:	431a      	orrs	r2, r3
                   ADC_CFGR1_AUTOOFF((uint32_t)hadc->Init.LowPowerAutoPowerOff)   |
 8003f9a:	687b      	ldr	r3, [r7, #4]
 8003f9c:	7e5b      	ldrb	r3, [r3, #25]
 8003f9e:	03db      	lsls	r3, r3, #15
                   ADC_CFGR1_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)      |
 8003fa0:	431a      	orrs	r2, r3
                   ADC_CFGR1_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)  |
 8003fa2:	687b      	ldr	r3, [r7, #4]
 8003fa4:	7e9b      	ldrb	r3, [r3, #26]
 8003fa6:	035b      	lsls	r3, r3, #13
                   ADC_CFGR1_AUTOOFF((uint32_t)hadc->Init.LowPowerAutoPowerOff)   |
 8003fa8:	431a      	orrs	r2, r3
                   ADC_CFGR1_OVERRUN(hadc->Init.Overrun)                          |
 8003faa:	687b      	ldr	r3, [r7, #4]
 8003fac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003fae:	2b00      	cmp	r3, #0
 8003fb0:	d002      	beq.n	8003fb8 <HAL_ADC_Init+0x118>
 8003fb2:	2380      	movs	r3, #128	; 0x80
 8003fb4:	015b      	lsls	r3, r3, #5
 8003fb6:	e000      	b.n	8003fba <HAL_ADC_Init+0x11a>
 8003fb8:	2300      	movs	r3, #0
                   ADC_CFGR1_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)  |
 8003fba:	431a      	orrs	r2, r3
                   hadc->Init.DataAlign                                           |
 8003fbc:	687b      	ldr	r3, [r7, #4]
 8003fbe:	68db      	ldr	r3, [r3, #12]
                   ADC_CFGR1_OVERRUN(hadc->Init.Overrun)                          |
 8003fc0:	431a      	orrs	r2, r3
                   ADC_SCAN_SEQ_MODE(hadc->Init.ScanConvMode)                     |
 8003fc2:	687b      	ldr	r3, [r7, #4]
 8003fc4:	691b      	ldr	r3, [r3, #16]
 8003fc6:	2b00      	cmp	r3, #0
 8003fc8:	da04      	bge.n	8003fd4 <HAL_ADC_Init+0x134>
 8003fca:	687b      	ldr	r3, [r7, #4]
 8003fcc:	691b      	ldr	r3, [r3, #16]
 8003fce:	005b      	lsls	r3, r3, #1
 8003fd0:	085b      	lsrs	r3, r3, #1
 8003fd2:	e001      	b.n	8003fd8 <HAL_ADC_Init+0x138>
 8003fd4:	2380      	movs	r3, #128	; 0x80
 8003fd6:	039b      	lsls	r3, r3, #14
                   hadc->Init.DataAlign                                           |
 8003fd8:	431a      	orrs	r2, r3
                   ADC_CFGR1_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 8003fda:	687b      	ldr	r3, [r7, #4]
 8003fdc:	212c      	movs	r1, #44	; 0x2c
 8003fde:	5c5b      	ldrb	r3, [r3, r1]
 8003fe0:	005b      	lsls	r3, r3, #1
                   ADC_SCAN_SEQ_MODE(hadc->Init.ScanConvMode)                     |
 8003fe2:	4313      	orrs	r3, r2
      tmpCFGR1 |= (hadc->Init.Resolution                                          |
 8003fe4:	69ba      	ldr	r2, [r7, #24]
 8003fe6:	4313      	orrs	r3, r2
 8003fe8:	61bb      	str	r3, [r7, #24]

      /* Update setting of discontinuous mode only if continuous mode is disabled */
      if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8003fea:	687b      	ldr	r3, [r7, #4]
 8003fec:	2220      	movs	r2, #32
 8003fee:	5c9b      	ldrb	r3, [r3, r2]
 8003ff0:	2b01      	cmp	r3, #1
 8003ff2:	d115      	bne.n	8004020 <HAL_ADC_Init+0x180>
      {
        if (hadc->Init.ContinuousConvMode == DISABLE)
 8003ff4:	687b      	ldr	r3, [r7, #4]
 8003ff6:	7e9b      	ldrb	r3, [r3, #26]
 8003ff8:	2b00      	cmp	r3, #0
 8003ffa:	d105      	bne.n	8004008 <HAL_ADC_Init+0x168>
        {
          /* Enable the selected ADC group regular discontinuous mode */
          tmpCFGR1 |= ADC_CFGR1_DISCEN;
 8003ffc:	69bb      	ldr	r3, [r7, #24]
 8003ffe:	2280      	movs	r2, #128	; 0x80
 8004000:	0252      	lsls	r2, r2, #9
 8004002:	4313      	orrs	r3, r2
 8004004:	61bb      	str	r3, [r7, #24]
 8004006:	e00b      	b.n	8004020 <HAL_ADC_Init+0x180>
          /* ADC regular group discontinuous was intended to be enabled,        */
          /* but ADC regular group modes continuous and sequencer discontinuous */
          /* cannot be enabled simultaneously.                                  */

          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8004008:	687b      	ldr	r3, [r7, #4]
 800400a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800400c:	2220      	movs	r2, #32
 800400e:	431a      	orrs	r2, r3
 8004010:	687b      	ldr	r3, [r7, #4]
 8004012:	659a      	str	r2, [r3, #88]	; 0x58

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8004014:	687b      	ldr	r3, [r7, #4]
 8004016:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004018:	2201      	movs	r2, #1
 800401a:	431a      	orrs	r2, r3
 800401c:	687b      	ldr	r3, [r7, #4]
 800401e:	65da      	str	r2, [r3, #92]	; 0x5c
      /* Enable external trigger if trigger selection is different of software  */
      /* start.                                                                 */
      /* Note: This configuration keeps the hardware feature of parameter       */
      /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
      /*       software start.                                                  */
      if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8004020:	687b      	ldr	r3, [r7, #4]
 8004022:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004024:	2b00      	cmp	r3, #0
 8004026:	d00a      	beq.n	800403e <HAL_ADC_Init+0x19e>
      {
        tmpCFGR1 |= ((hadc->Init.ExternalTrigConv & ADC_CFGR1_EXTSEL) |
 8004028:	687b      	ldr	r3, [r7, #4]
 800402a:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800402c:	23e0      	movs	r3, #224	; 0xe0
 800402e:	005b      	lsls	r3, r3, #1
 8004030:	401a      	ands	r2, r3
                     hadc->Init.ExternalTrigConvEdge);
 8004032:	687b      	ldr	r3, [r7, #4]
 8004034:	6a9b      	ldr	r3, [r3, #40]	; 0x28
        tmpCFGR1 |= ((hadc->Init.ExternalTrigConv & ADC_CFGR1_EXTSEL) |
 8004036:	4313      	orrs	r3, r2
 8004038:	69ba      	ldr	r2, [r7, #24]
 800403a:	4313      	orrs	r3, r2
 800403c:	61bb      	str	r3, [r7, #24]
      }

      /* Update ADC configuration register with previous settings */
      MODIFY_REG(hadc->Instance->CFGR1,
 800403e:	687b      	ldr	r3, [r7, #4]
 8004040:	681b      	ldr	r3, [r3, #0]
 8004042:	68db      	ldr	r3, [r3, #12]
 8004044:	4a65      	ldr	r2, [pc, #404]	; (80041dc <HAL_ADC_Init+0x33c>)
 8004046:	4013      	ands	r3, r2
 8004048:	0019      	movs	r1, r3
 800404a:	687b      	ldr	r3, [r7, #4]
 800404c:	681b      	ldr	r3, [r3, #0]
 800404e:	69ba      	ldr	r2, [r7, #24]
 8004050:	430a      	orrs	r2, r1
 8004052:	60da      	str	r2, [r3, #12]
                 ADC_CFGR1_ALIGN   |
                 ADC_CFGR1_SCANDIR |
                 ADC_CFGR1_DMACFG,
                 tmpCFGR1);

      tmpCFGR2 |= ((hadc->Init.ClockPrescaler & ADC_CFGR2_CKMODE) |
 8004054:	687b      	ldr	r3, [r7, #4]
 8004056:	685b      	ldr	r3, [r3, #4]
 8004058:	0f9b      	lsrs	r3, r3, #30
 800405a:	079a      	lsls	r2, r3, #30
                   hadc->Init.TriggerFrequencyMode
 800405c:	687b      	ldr	r3, [r7, #4]
 800405e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
      tmpCFGR2 |= ((hadc->Init.ClockPrescaler & ADC_CFGR2_CKMODE) |
 8004060:	4313      	orrs	r3, r2
 8004062:	697a      	ldr	r2, [r7, #20]
 8004064:	4313      	orrs	r3, r2
 8004066:	617b      	str	r3, [r7, #20]
                  );

      if (hadc->Init.OversamplingMode == ENABLE)
 8004068:	687b      	ldr	r3, [r7, #4]
 800406a:	223c      	movs	r2, #60	; 0x3c
 800406c:	5c9b      	ldrb	r3, [r3, r2]
 800406e:	2b01      	cmp	r3, #1
 8004070:	d111      	bne.n	8004096 <HAL_ADC_Init+0x1f6>
      {
        tmpCFGR2 |= (ADC_CFGR2_OVSE |
                     (hadc->Init.ClockPrescaler & ADC_CFGR2_CKMODE) |
 8004072:	687b      	ldr	r3, [r7, #4]
 8004074:	685b      	ldr	r3, [r3, #4]
 8004076:	0f9b      	lsrs	r3, r3, #30
 8004078:	079a      	lsls	r2, r3, #30
                     hadc->Init.Oversampling.Ratio         |
 800407a:	687b      	ldr	r3, [r7, #4]
 800407c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
                     (hadc->Init.ClockPrescaler & ADC_CFGR2_CKMODE) |
 800407e:	431a      	orrs	r2, r3
                     hadc->Init.Oversampling.RightBitShift |
 8004080:	687b      	ldr	r3, [r7, #4]
 8004082:	6c5b      	ldr	r3, [r3, #68]	; 0x44
                     hadc->Init.Oversampling.Ratio         |
 8004084:	431a      	orrs	r2, r3
                     hadc->Init.Oversampling.TriggeredMode
 8004086:	687b      	ldr	r3, [r7, #4]
 8004088:	6c9b      	ldr	r3, [r3, #72]	; 0x48
                     hadc->Init.Oversampling.RightBitShift |
 800408a:	431a      	orrs	r2, r3
        tmpCFGR2 |= (ADC_CFGR2_OVSE |
 800408c:	697b      	ldr	r3, [r7, #20]
 800408e:	4313      	orrs	r3, r2
 8004090:	2201      	movs	r2, #1
 8004092:	4313      	orrs	r3, r2
 8004094:	617b      	str	r3, [r7, #20]
                    );
      }

      MODIFY_REG(hadc->Instance->CFGR2,
 8004096:	687b      	ldr	r3, [r7, #4]
 8004098:	681b      	ldr	r3, [r3, #0]
 800409a:	691b      	ldr	r3, [r3, #16]
 800409c:	4a50      	ldr	r2, [pc, #320]	; (80041e0 <HAL_ADC_Init+0x340>)
 800409e:	4013      	ands	r3, r2
 80040a0:	0019      	movs	r1, r3
 80040a2:	687b      	ldr	r3, [r7, #4]
 80040a4:	681b      	ldr	r3, [r3, #0]
 80040a6:	697a      	ldr	r2, [r7, #20]
 80040a8:	430a      	orrs	r2, r1
 80040aa:	611a      	str	r2, [r3, #16]
                 ADC_CFGR2_TOVS,
                 tmpCFGR2);

      /* Configuration of ADC clock mode: asynchronous clock source           */
      /* with selectable prescaler.                                           */
      if (((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV1) &&
 80040ac:	687b      	ldr	r3, [r7, #4]
 80040ae:	685a      	ldr	r2, [r3, #4]
 80040b0:	23c0      	movs	r3, #192	; 0xc0
 80040b2:	061b      	lsls	r3, r3, #24
 80040b4:	429a      	cmp	r2, r3
 80040b6:	d018      	beq.n	80040ea <HAL_ADC_Init+0x24a>
          ((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV2) &&
 80040b8:	687b      	ldr	r3, [r7, #4]
 80040ba:	685a      	ldr	r2, [r3, #4]
      if (((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV1) &&
 80040bc:	2380      	movs	r3, #128	; 0x80
 80040be:	05db      	lsls	r3, r3, #23
 80040c0:	429a      	cmp	r2, r3
 80040c2:	d012      	beq.n	80040ea <HAL_ADC_Init+0x24a>
          ((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV4))
 80040c4:	687b      	ldr	r3, [r7, #4]
 80040c6:	685a      	ldr	r2, [r3, #4]
          ((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV2) &&
 80040c8:	2380      	movs	r3, #128	; 0x80
 80040ca:	061b      	lsls	r3, r3, #24
 80040cc:	429a      	cmp	r2, r3
 80040ce:	d00c      	beq.n	80040ea <HAL_ADC_Init+0x24a>
      {
        MODIFY_REG(ADC1_COMMON->CCR,
 80040d0:	4b44      	ldr	r3, [pc, #272]	; (80041e4 <HAL_ADC_Init+0x344>)
 80040d2:	681b      	ldr	r3, [r3, #0]
 80040d4:	4a44      	ldr	r2, [pc, #272]	; (80041e8 <HAL_ADC_Init+0x348>)
 80040d6:	4013      	ands	r3, r2
 80040d8:	0019      	movs	r1, r3
 80040da:	687b      	ldr	r3, [r7, #4]
 80040dc:	685a      	ldr	r2, [r3, #4]
 80040de:	23f0      	movs	r3, #240	; 0xf0
 80040e0:	039b      	lsls	r3, r3, #14
 80040e2:	401a      	ands	r2, r3
 80040e4:	4b3f      	ldr	r3, [pc, #252]	; (80041e4 <HAL_ADC_Init+0x344>)
 80040e6:	430a      	orrs	r2, r1
 80040e8:	601a      	str	r2, [r3, #0]
                   hadc->Init.ClockPrescaler & ADC_CCR_PRESC);
      }
    }

    /* Channel sampling time configuration */
    LL_ADC_SetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_1, hadc->Init.SamplingTimeCommon1);
 80040ea:	687b      	ldr	r3, [r7, #4]
 80040ec:	6818      	ldr	r0, [r3, #0]
 80040ee:	687b      	ldr	r3, [r7, #4]
 80040f0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80040f2:	001a      	movs	r2, r3
 80040f4:	2100      	movs	r1, #0
 80040f6:	f7ff fdb2 	bl	8003c5e <LL_ADC_SetSamplingTimeCommonChannels>
    LL_ADC_SetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_2, hadc->Init.SamplingTimeCommon2);
 80040fa:	687b      	ldr	r3, [r7, #4]
 80040fc:	6818      	ldr	r0, [r3, #0]
 80040fe:	687b      	ldr	r3, [r7, #4]
 8004100:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004102:	493a      	ldr	r1, [pc, #232]	; (80041ec <HAL_ADC_Init+0x34c>)
 8004104:	001a      	movs	r2, r3
 8004106:	f7ff fdaa 	bl	8003c5e <LL_ADC_SetSamplingTimeCommonChannels>
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */
    /*   Channels must be configured into each rank using function            */
    /*   "HAL_ADC_ConfigChannel()".                                           */
    if (hadc->Init.ScanConvMode == ADC_SCAN_DISABLE)
 800410a:	687b      	ldr	r3, [r7, #4]
 800410c:	691b      	ldr	r3, [r3, #16]
 800410e:	2b00      	cmp	r3, #0
 8004110:	d109      	bne.n	8004126 <HAL_ADC_Init+0x286>
    {
      /* Set sequencer scan length by clearing ranks above rank 1             */
      /* and do not modify rank 1 value.                                      */
      SET_BIT(hadc->Instance->CHSELR,
 8004112:	687b      	ldr	r3, [r7, #4]
 8004114:	681b      	ldr	r3, [r3, #0]
 8004116:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8004118:	687b      	ldr	r3, [r7, #4]
 800411a:	681b      	ldr	r3, [r3, #0]
 800411c:	2110      	movs	r1, #16
 800411e:	4249      	negs	r1, r1
 8004120:	430a      	orrs	r2, r1
 8004122:	629a      	str	r2, [r3, #40]	; 0x28
 8004124:	e018      	b.n	8004158 <HAL_ADC_Init+0x2b8>
              ADC_CHSELR_SQ2_TO_SQ8);
    }
    else if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 8004126:	687b      	ldr	r3, [r7, #4]
 8004128:	691a      	ldr	r2, [r3, #16]
 800412a:	2380      	movs	r3, #128	; 0x80
 800412c:	039b      	lsls	r3, r3, #14
 800412e:	429a      	cmp	r2, r3
 8004130:	d112      	bne.n	8004158 <HAL_ADC_Init+0x2b8>
      /*          therefore after the first call of "HAL_ADC_Init()",       */
      /*          each rank corresponding to parameter "NbrOfConversion"    */
      /*          must be set using "HAL_ADC_ConfigChannel()".              */
      /*  - Set sequencer scan length by clearing ranks above maximum rank  */
      /*    and do not modify other ranks value.                            */
      MODIFY_REG(hadc->Instance->CHSELR,
 8004132:	687b      	ldr	r3, [r7, #4]
 8004134:	681b      	ldr	r3, [r3, #0]
 8004136:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004138:	687b      	ldr	r3, [r7, #4]
 800413a:	69db      	ldr	r3, [r3, #28]
 800413c:	3b01      	subs	r3, #1
 800413e:	009b      	lsls	r3, r3, #2
 8004140:	221c      	movs	r2, #28
 8004142:	4013      	ands	r3, r2
 8004144:	2210      	movs	r2, #16
 8004146:	4252      	negs	r2, r2
 8004148:	409a      	lsls	r2, r3
 800414a:	0011      	movs	r1, r2
 800414c:	687b      	ldr	r3, [r7, #4]
 800414e:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8004150:	687b      	ldr	r3, [r7, #4]
 8004152:	681b      	ldr	r3, [r3, #0]
 8004154:	430a      	orrs	r2, r1
 8004156:	629a      	str	r2, [r3, #40]	; 0x28
                );
    }

    /* Check back that ADC registers have effectively been configured to      */
    /* ensure of no potential problem of ADC core peripheral clocking.        */
    if(LL_ADC_GetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_1)
 8004158:	687b      	ldr	r3, [r7, #4]
 800415a:	681b      	ldr	r3, [r3, #0]
 800415c:	2100      	movs	r1, #0
 800415e:	0018      	movs	r0, r3
 8004160:	f7ff fd9a 	bl	8003c98 <LL_ADC_GetSamplingTimeCommonChannels>
 8004164:	0002      	movs	r2, r0
      == hadc->Init.SamplingTimeCommon1)
 8004166:	687b      	ldr	r3, [r7, #4]
 8004168:	6b5b      	ldr	r3, [r3, #52]	; 0x34
    if(LL_ADC_GetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_1)
 800416a:	429a      	cmp	r2, r3
 800416c:	d10b      	bne.n	8004186 <HAL_ADC_Init+0x2e6>
    {
      /* Set ADC error code to none */
      ADC_CLEAR_ERRORCODE(hadc);
 800416e:	687b      	ldr	r3, [r7, #4]
 8004170:	2200      	movs	r2, #0
 8004172:	65da      	str	r2, [r3, #92]	; 0x5c

      /* Set the ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 8004174:	687b      	ldr	r3, [r7, #4]
 8004176:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004178:	2203      	movs	r2, #3
 800417a:	4393      	bics	r3, r2
 800417c:	2201      	movs	r2, #1
 800417e:	431a      	orrs	r2, r3
 8004180:	687b      	ldr	r3, [r7, #4]
 8004182:	659a      	str	r2, [r3, #88]	; 0x58
    if(LL_ADC_GetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_1)
 8004184:	e01c      	b.n	80041c0 <HAL_ADC_Init+0x320>
                        HAL_ADC_STATE_READY);
    }
    else
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 8004186:	687b      	ldr	r3, [r7, #4]
 8004188:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800418a:	2212      	movs	r2, #18
 800418c:	4393      	bics	r3, r2
 800418e:	2210      	movs	r2, #16
 8004190:	431a      	orrs	r2, r3
 8004192:	687b      	ldr	r3, [r7, #4]
 8004194:	659a      	str	r2, [r3, #88]	; 0x58
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8004196:	687b      	ldr	r3, [r7, #4]
 8004198:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800419a:	2201      	movs	r2, #1
 800419c:	431a      	orrs	r2, r3
 800419e:	687b      	ldr	r3, [r7, #4]
 80041a0:	65da      	str	r2, [r3, #92]	; 0x5c

      tmp_hal_status = HAL_ERROR;
 80041a2:	231f      	movs	r3, #31
 80041a4:	18fb      	adds	r3, r7, r3
 80041a6:	2201      	movs	r2, #1
 80041a8:	701a      	strb	r2, [r3, #0]
    if(LL_ADC_GetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_1)
 80041aa:	e009      	b.n	80041c0 <HAL_ADC_Init+0x320>

  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80041ac:	687b      	ldr	r3, [r7, #4]
 80041ae:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80041b0:	2210      	movs	r2, #16
 80041b2:	431a      	orrs	r2, r3
 80041b4:	687b      	ldr	r3, [r7, #4]
 80041b6:	659a      	str	r2, [r3, #88]	; 0x58

    tmp_hal_status = HAL_ERROR;
 80041b8:	231f      	movs	r3, #31
 80041ba:	18fb      	adds	r3, r7, r3
 80041bc:	2201      	movs	r2, #1
 80041be:	701a      	strb	r2, [r3, #0]
  }

  return tmp_hal_status;
 80041c0:	231f      	movs	r3, #31
 80041c2:	18fb      	adds	r3, r7, r3
 80041c4:	781b      	ldrb	r3, [r3, #0]
}
 80041c6:	0018      	movs	r0, r3
 80041c8:	46bd      	mov	sp, r7
 80041ca:	b008      	add	sp, #32
 80041cc:	bd80      	pop	{r7, pc}
 80041ce:	46c0      	nop			; (mov r8, r8)
 80041d0:	20000004 	.word	0x20000004
 80041d4:	00030d40 	.word	0x00030d40
 80041d8:	fffffefd 	.word	0xfffffefd
 80041dc:	fffe0201 	.word	0xfffe0201
 80041e0:	1ffffc02 	.word	0x1ffffc02
 80041e4:	40012708 	.word	0x40012708
 80041e8:	ffc3ffff 	.word	0xffc3ffff
 80041ec:	07ffff04 	.word	0x07ffff04

080041f0 <HAL_ADC_Start_IT>:
  *          before calling HAL_ADC_Start_IT().
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start_IT(ADC_HandleTypeDef *hadc)
{
 80041f0:	b5b0      	push	{r4, r5, r7, lr}
 80041f2:	b084      	sub	sp, #16
 80041f4:	af00      	add	r7, sp, #0
 80041f6:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Perform ADC enable and conversion start if no conversion is on going */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 80041f8:	687b      	ldr	r3, [r7, #4]
 80041fa:	681b      	ldr	r3, [r3, #0]
 80041fc:	0018      	movs	r0, r3
 80041fe:	f7ff fe3d 	bl	8003e7c <LL_ADC_REG_IsConversionOngoing>
 8004202:	1e03      	subs	r3, r0, #0
 8004204:	d15f      	bne.n	80042c6 <HAL_ADC_Start_IT+0xd6>
  {
    __HAL_LOCK(hadc);
 8004206:	687b      	ldr	r3, [r7, #4]
 8004208:	2254      	movs	r2, #84	; 0x54
 800420a:	5c9b      	ldrb	r3, [r3, r2]
 800420c:	2b01      	cmp	r3, #1
 800420e:	d101      	bne.n	8004214 <HAL_ADC_Start_IT+0x24>
 8004210:	2302      	movs	r3, #2
 8004212:	e05f      	b.n	80042d4 <HAL_ADC_Start_IT+0xe4>
 8004214:	687b      	ldr	r3, [r7, #4]
 8004216:	2254      	movs	r2, #84	; 0x54
 8004218:	2101      	movs	r1, #1
 800421a:	5499      	strb	r1, [r3, r2]

    /* Enable the ADC peripheral */
    tmp_hal_status = ADC_Enable(hadc);
 800421c:	250f      	movs	r5, #15
 800421e:	197c      	adds	r4, r7, r5
 8004220:	687b      	ldr	r3, [r7, #4]
 8004222:	0018      	movs	r0, r3
 8004224:	f000 fb68 	bl	80048f8 <ADC_Enable>
 8004228:	0003      	movs	r3, r0
 800422a:	7023      	strb	r3, [r4, #0]

    /* Start conversion if ADC is effectively enabled */
    if (tmp_hal_status == HAL_OK)
 800422c:	197b      	adds	r3, r7, r5
 800422e:	781b      	ldrb	r3, [r3, #0]
 8004230:	2b00      	cmp	r3, #0
 8004232:	d143      	bne.n	80042bc <HAL_ADC_Start_IT+0xcc>
    {
      /* Set ADC state                                                        */
      /* - Clear state bitfield related to regular group conversion results   */
      /* - Set state bitfield related to regular operation                    */
      ADC_STATE_CLR_SET(hadc->State,
 8004234:	687b      	ldr	r3, [r7, #4]
 8004236:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004238:	4a28      	ldr	r2, [pc, #160]	; (80042dc <HAL_ADC_Start_IT+0xec>)
 800423a:	4013      	ands	r3, r2
 800423c:	2280      	movs	r2, #128	; 0x80
 800423e:	0052      	lsls	r2, r2, #1
 8004240:	431a      	orrs	r2, r3
 8004242:	687b      	ldr	r3, [r7, #4]
 8004244:	659a      	str	r2, [r3, #88]	; 0x58
                        HAL_ADC_STATE_REG_BUSY);


      /* Set ADC error code */
      /* Reset all ADC error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8004246:	687b      	ldr	r3, [r7, #4]
 8004248:	2200      	movs	r2, #0
 800424a:	65da      	str	r2, [r3, #92]	; 0x5c

      /* Clear ADC group regular conversion flag and overrun flag               */
      /* (To ensure of no unknown state from potential previous ADC operations) */
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 800424c:	687b      	ldr	r3, [r7, #4]
 800424e:	681b      	ldr	r3, [r3, #0]
 8004250:	221c      	movs	r2, #28
 8004252:	601a      	str	r2, [r3, #0]

      /* Process unlocked */
      /* Unlock before starting ADC conversions: in case of potential         */
      /* interruption, to let the process to ADC IRQ Handler.                 */
      __HAL_UNLOCK(hadc);
 8004254:	687b      	ldr	r3, [r7, #4]
 8004256:	2254      	movs	r2, #84	; 0x54
 8004258:	2100      	movs	r1, #0
 800425a:	5499      	strb	r1, [r3, r2]

      /* Disable all interruptions before enabling the desired ones */
      __HAL_ADC_DISABLE_IT(hadc, (ADC_IT_EOC | ADC_IT_EOS | ADC_IT_OVR));
 800425c:	687b      	ldr	r3, [r7, #4]
 800425e:	681b      	ldr	r3, [r3, #0]
 8004260:	685a      	ldr	r2, [r3, #4]
 8004262:	687b      	ldr	r3, [r7, #4]
 8004264:	681b      	ldr	r3, [r3, #0]
 8004266:	211c      	movs	r1, #28
 8004268:	438a      	bics	r2, r1
 800426a:	605a      	str	r2, [r3, #4]

      /* Enable ADC end of conversion interrupt */
      switch (hadc->Init.EOCSelection)
 800426c:	687b      	ldr	r3, [r7, #4]
 800426e:	695b      	ldr	r3, [r3, #20]
 8004270:	2b08      	cmp	r3, #8
 8004272:	d108      	bne.n	8004286 <HAL_ADC_Start_IT+0x96>
      {
        case ADC_EOC_SEQ_CONV:
          __HAL_ADC_ENABLE_IT(hadc, ADC_IT_EOS);
 8004274:	687b      	ldr	r3, [r7, #4]
 8004276:	681b      	ldr	r3, [r3, #0]
 8004278:	685a      	ldr	r2, [r3, #4]
 800427a:	687b      	ldr	r3, [r7, #4]
 800427c:	681b      	ldr	r3, [r3, #0]
 800427e:	2108      	movs	r1, #8
 8004280:	430a      	orrs	r2, r1
 8004282:	605a      	str	r2, [r3, #4]
          break;
 8004284:	e008      	b.n	8004298 <HAL_ADC_Start_IT+0xa8>
        /* case ADC_EOC_SINGLE_CONV */
        default:
          __HAL_ADC_ENABLE_IT(hadc, ADC_IT_EOC);
 8004286:	687b      	ldr	r3, [r7, #4]
 8004288:	681b      	ldr	r3, [r3, #0]
 800428a:	685a      	ldr	r2, [r3, #4]
 800428c:	687b      	ldr	r3, [r7, #4]
 800428e:	681b      	ldr	r3, [r3, #0]
 8004290:	2104      	movs	r1, #4
 8004292:	430a      	orrs	r2, r1
 8004294:	605a      	str	r2, [r3, #4]
          break;
 8004296:	46c0      	nop			; (mov r8, r8)

      /* Enable ADC overrun interrupt */
      /* If hadc->Init.Overrun is set to ADC_OVR_DATA_PRESERVED, only then is
         ADC_IT_OVR enabled; otherwise data overwrite is considered as normal
         behavior and no CPU time is lost for a non-processed interruption */
      if (hadc->Init.Overrun == ADC_OVR_DATA_PRESERVED)
 8004298:	687b      	ldr	r3, [r7, #4]
 800429a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800429c:	2b00      	cmp	r3, #0
 800429e:	d107      	bne.n	80042b0 <HAL_ADC_Start_IT+0xc0>
      {
        __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 80042a0:	687b      	ldr	r3, [r7, #4]
 80042a2:	681b      	ldr	r3, [r3, #0]
 80042a4:	685a      	ldr	r2, [r3, #4]
 80042a6:	687b      	ldr	r3, [r7, #4]
 80042a8:	681b      	ldr	r3, [r3, #0]
 80042aa:	2110      	movs	r1, #16
 80042ac:	430a      	orrs	r2, r1
 80042ae:	605a      	str	r2, [r3, #4]
      /* Enable conversion of regular group.                                  */
      /* If software start has been selected, conversion starts immediately.  */
      /* If external trigger has been selected, conversion will start at next */
      /* trigger event.                                                       */
      /* Start ADC group regular conversion */
      LL_ADC_REG_StartConversion(hadc->Instance);
 80042b0:	687b      	ldr	r3, [r7, #4]
 80042b2:	681b      	ldr	r3, [r3, #0]
 80042b4:	0018      	movs	r0, r3
 80042b6:	f7ff fdcf 	bl	8003e58 <LL_ADC_REG_StartConversion>
 80042ba:	e008      	b.n	80042ce <HAL_ADC_Start_IT+0xde>
    }
    else
    {
      __HAL_UNLOCK(hadc);
 80042bc:	687b      	ldr	r3, [r7, #4]
 80042be:	2254      	movs	r2, #84	; 0x54
 80042c0:	2100      	movs	r1, #0
 80042c2:	5499      	strb	r1, [r3, r2]
 80042c4:	e003      	b.n	80042ce <HAL_ADC_Start_IT+0xde>
    }

  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 80042c6:	230f      	movs	r3, #15
 80042c8:	18fb      	adds	r3, r7, r3
 80042ca:	2202      	movs	r2, #2
 80042cc:	701a      	strb	r2, [r3, #0]
  }

  return tmp_hal_status;
 80042ce:	230f      	movs	r3, #15
 80042d0:	18fb      	adds	r3, r7, r3
 80042d2:	781b      	ldrb	r3, [r3, #0]
}
 80042d4:	0018      	movs	r0, r3
 80042d6:	46bd      	mov	sp, r7
 80042d8:	b004      	add	sp, #16
 80042da:	bdb0      	pop	{r4, r5, r7, pc}
 80042dc:	fffff0fe 	.word	0xfffff0fe

080042e0 <HAL_ADC_GetValue>:
  *         or @ref __HAL_ADC_CLEAR_FLAG(&hadc, ADC_FLAG_EOS).
  * @param hadc ADC handle
  * @retval ADC group regular conversion data
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef *hadc)
{
 80042e0:	b580      	push	{r7, lr}
 80042e2:	b082      	sub	sp, #8
 80042e4:	af00      	add	r7, sp, #0
 80042e6:	6078      	str	r0, [r7, #4]

  /* Note: EOC flag is not cleared here by software because automatically     */
  /*       cleared by hardware when reading register DR.                      */

  /* Return ADC converted value */
  return hadc->Instance->DR;
 80042e8:	687b      	ldr	r3, [r7, #4]
 80042ea:	681b      	ldr	r3, [r3, #0]
 80042ec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
}
 80042ee:	0018      	movs	r0, r3
 80042f0:	46bd      	mov	sp, r7
 80042f2:	b002      	add	sp, #8
 80042f4:	bd80      	pop	{r7, pc}
	...

080042f8 <HAL_ADC_IRQHandler>:
  * @brief  Handle ADC interrupt request.
  * @param hadc ADC handle
  * @retval None
  */
void HAL_ADC_IRQHandler(ADC_HandleTypeDef *hadc)
{
 80042f8:	b580      	push	{r7, lr}
 80042fa:	b086      	sub	sp, #24
 80042fc:	af00      	add	r7, sp, #0
 80042fe:	6078      	str	r0, [r7, #4]
  uint32_t overrun_error = 0UL; /* flag set if overrun occurrence has to be considered as an error */
 8004300:	2300      	movs	r3, #0
 8004302:	617b      	str	r3, [r7, #20]
  uint32_t tmp_isr = hadc->Instance->ISR;
 8004304:	687b      	ldr	r3, [r7, #4]
 8004306:	681b      	ldr	r3, [r3, #0]
 8004308:	681b      	ldr	r3, [r3, #0]
 800430a:	613b      	str	r3, [r7, #16]
  uint32_t tmp_ier = hadc->Instance->IER;
 800430c:	687b      	ldr	r3, [r7, #4]
 800430e:	681b      	ldr	r3, [r3, #0]
 8004310:	685b      	ldr	r3, [r3, #4]
 8004312:	60fb      	str	r3, [r7, #12]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));

  /* ========== Check End of Sampling flag for ADC group regular ========== */
  if (((tmp_isr & ADC_FLAG_EOSMP) == ADC_FLAG_EOSMP) && ((tmp_ier & ADC_IT_EOSMP) == ADC_IT_EOSMP))
 8004314:	693b      	ldr	r3, [r7, #16]
 8004316:	2202      	movs	r2, #2
 8004318:	4013      	ands	r3, r2
 800431a:	d017      	beq.n	800434c <HAL_ADC_IRQHandler+0x54>
 800431c:	68fb      	ldr	r3, [r7, #12]
 800431e:	2202      	movs	r2, #2
 8004320:	4013      	ands	r3, r2
 8004322:	d013      	beq.n	800434c <HAL_ADC_IRQHandler+0x54>
  {
    /* Update state machine on end of sampling status if not in error state */
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8004324:	687b      	ldr	r3, [r7, #4]
 8004326:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004328:	2210      	movs	r2, #16
 800432a:	4013      	ands	r3, r2
 800432c:	d106      	bne.n	800433c <HAL_ADC_IRQHandler+0x44>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOSMP);
 800432e:	687b      	ldr	r3, [r7, #4]
 8004330:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004332:	2280      	movs	r2, #128	; 0x80
 8004334:	0112      	lsls	r2, r2, #4
 8004336:	431a      	orrs	r2, r3
 8004338:	687b      	ldr	r3, [r7, #4]
 800433a:	659a      	str	r2, [r3, #88]	; 0x58

    /* End Of Sampling callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->EndOfSamplingCallback(hadc);
#else
    HAL_ADCEx_EndOfSamplingCallback(hadc);
 800433c:	687b      	ldr	r3, [r7, #4]
 800433e:	0018      	movs	r0, r3
 8004340:	f000 fb70 	bl	8004a24 <HAL_ADCEx_EndOfSamplingCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear regular group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOSMP);
 8004344:	687b      	ldr	r3, [r7, #4]
 8004346:	681b      	ldr	r3, [r3, #0]
 8004348:	2202      	movs	r2, #2
 800434a:	601a      	str	r2, [r3, #0]
  }

  /* ====== Check ADC group regular end of unitary conversion sequence conversions ===== */
  if ((((tmp_isr & ADC_FLAG_EOC) == ADC_FLAG_EOC) && ((tmp_ier & ADC_IT_EOC) == ADC_IT_EOC)) ||
 800434c:	693b      	ldr	r3, [r7, #16]
 800434e:	2204      	movs	r2, #4
 8004350:	4013      	ands	r3, r2
 8004352:	d003      	beq.n	800435c <HAL_ADC_IRQHandler+0x64>
 8004354:	68fb      	ldr	r3, [r7, #12]
 8004356:	2204      	movs	r2, #4
 8004358:	4013      	ands	r3, r2
 800435a:	d107      	bne.n	800436c <HAL_ADC_IRQHandler+0x74>
      (((tmp_isr & ADC_FLAG_EOS) == ADC_FLAG_EOS) && ((tmp_ier & ADC_IT_EOS) == ADC_IT_EOS)))
 800435c:	693b      	ldr	r3, [r7, #16]
 800435e:	2208      	movs	r2, #8
 8004360:	4013      	ands	r3, r2
  if ((((tmp_isr & ADC_FLAG_EOC) == ADC_FLAG_EOC) && ((tmp_ier & ADC_IT_EOC) == ADC_IT_EOC)) ||
 8004362:	d04d      	beq.n	8004400 <HAL_ADC_IRQHandler+0x108>
      (((tmp_isr & ADC_FLAG_EOS) == ADC_FLAG_EOS) && ((tmp_ier & ADC_IT_EOS) == ADC_IT_EOS)))
 8004364:	68fb      	ldr	r3, [r7, #12]
 8004366:	2208      	movs	r2, #8
 8004368:	4013      	ands	r3, r2
 800436a:	d049      	beq.n	8004400 <HAL_ADC_IRQHandler+0x108>
  {
    /* Update state machine on conversion status if not in error state */
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 800436c:	687b      	ldr	r3, [r7, #4]
 800436e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004370:	2210      	movs	r2, #16
 8004372:	4013      	ands	r3, r2
 8004374:	d106      	bne.n	8004384 <HAL_ADC_IRQHandler+0x8c>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8004376:	687b      	ldr	r3, [r7, #4]
 8004378:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800437a:	2280      	movs	r2, #128	; 0x80
 800437c:	0092      	lsls	r2, r2, #2
 800437e:	431a      	orrs	r2, r3
 8004380:	687b      	ldr	r3, [r7, #4]
 8004382:	659a      	str	r2, [r3, #88]	; 0x58
    }

    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going         */
    /* to disable interruption.                                               */
    if ((LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 8004384:	687b      	ldr	r3, [r7, #4]
 8004386:	681b      	ldr	r3, [r3, #0]
 8004388:	0018      	movs	r0, r3
 800438a:	f7ff fc9c 	bl	8003cc6 <LL_ADC_REG_IsTriggerSourceSWStart>
 800438e:	1e03      	subs	r3, r0, #0
 8004390:	d02e      	beq.n	80043f0 <HAL_ADC_IRQHandler+0xf8>
        && (hadc->Init.ContinuousConvMode == DISABLE)
 8004392:	687b      	ldr	r3, [r7, #4]
 8004394:	7e9b      	ldrb	r3, [r3, #26]
 8004396:	2b00      	cmp	r3, #0
 8004398:	d12a      	bne.n	80043f0 <HAL_ADC_IRQHandler+0xf8>
       )
    {
      /* If End of Sequence is reached, disable interrupts */
      if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS))
 800439a:	687b      	ldr	r3, [r7, #4]
 800439c:	681b      	ldr	r3, [r3, #0]
 800439e:	681b      	ldr	r3, [r3, #0]
 80043a0:	2208      	movs	r2, #8
 80043a2:	4013      	ands	r3, r2
 80043a4:	2b08      	cmp	r3, #8
 80043a6:	d123      	bne.n	80043f0 <HAL_ADC_IRQHandler+0xf8>
      {
        /* Allowed to modify bits ADC_IT_EOC/ADC_IT_EOS only if bit           */
        /* ADSTART==0 (no conversion on going)                                */
        if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 80043a8:	687b      	ldr	r3, [r7, #4]
 80043aa:	681b      	ldr	r3, [r3, #0]
 80043ac:	0018      	movs	r0, r3
 80043ae:	f7ff fd65 	bl	8003e7c <LL_ADC_REG_IsConversionOngoing>
 80043b2:	1e03      	subs	r3, r0, #0
 80043b4:	d110      	bne.n	80043d8 <HAL_ADC_IRQHandler+0xe0>
        {
          /* Disable ADC end of single conversion interrupt on group regular */
          /* Note: Overrun interrupt was enabled with EOC interrupt in        */
          /* HAL_Start_IT(), but is not disabled here because can be used     */
          /* by overrun IRQ process below.                                    */
          __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC | ADC_IT_EOS);
 80043b6:	687b      	ldr	r3, [r7, #4]
 80043b8:	681b      	ldr	r3, [r3, #0]
 80043ba:	685a      	ldr	r2, [r3, #4]
 80043bc:	687b      	ldr	r3, [r7, #4]
 80043be:	681b      	ldr	r3, [r3, #0]
 80043c0:	210c      	movs	r1, #12
 80043c2:	438a      	bics	r2, r1
 80043c4:	605a      	str	r2, [r3, #4]

          /* Set ADC state */
          ADC_STATE_CLR_SET(hadc->State,
 80043c6:	687b      	ldr	r3, [r7, #4]
 80043c8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80043ca:	4a56      	ldr	r2, [pc, #344]	; (8004524 <HAL_ADC_IRQHandler+0x22c>)
 80043cc:	4013      	ands	r3, r2
 80043ce:	2201      	movs	r2, #1
 80043d0:	431a      	orrs	r2, r3
 80043d2:	687b      	ldr	r3, [r7, #4]
 80043d4:	659a      	str	r2, [r3, #88]	; 0x58
 80043d6:	e00b      	b.n	80043f0 <HAL_ADC_IRQHandler+0xf8>
                            HAL_ADC_STATE_READY);
        }
        else
        {
          /* Change ADC state to error state */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80043d8:	687b      	ldr	r3, [r7, #4]
 80043da:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80043dc:	2220      	movs	r2, #32
 80043de:	431a      	orrs	r2, r3
 80043e0:	687b      	ldr	r3, [r7, #4]
 80043e2:	659a      	str	r2, [r3, #88]	; 0x58

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80043e4:	687b      	ldr	r3, [r7, #4]
 80043e6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80043e8:	2201      	movs	r2, #1
 80043ea:	431a      	orrs	r2, r3
 80043ec:	687b      	ldr	r3, [r7, #4]
 80043ee:	65da      	str	r2, [r3, #92]	; 0x5c
    /*       possibility to use:                                              */
    /*        " if ( __HAL_ADC_GET_FLAG(&hadc, ADC_FLAG_EOS)) "               */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 80043f0:	687b      	ldr	r3, [r7, #4]
 80043f2:	0018      	movs	r0, r3
 80043f4:	f7fe f87e 	bl	80024f4 <HAL_ADC_ConvCpltCallback>
    /* Clear regular group conversion flag */
    /* Note: in case of overrun set to ADC_OVR_DATA_PRESERVED, end of         */
    /*       conversion flags clear induces the release of the preserved data.*/
    /*       Therefore, if the preserved data value is needed, it must be     */
    /*       read preliminarily into HAL_ADC_ConvCpltCallback().              */
    __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS));
 80043f8:	687b      	ldr	r3, [r7, #4]
 80043fa:	681b      	ldr	r3, [r3, #0]
 80043fc:	220c      	movs	r2, #12
 80043fe:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check Analog watchdog 1 flag ========== */
  if (((tmp_isr & ADC_FLAG_AWD1) == ADC_FLAG_AWD1) && ((tmp_ier & ADC_IT_AWD1) == ADC_IT_AWD1))
 8004400:	693b      	ldr	r3, [r7, #16]
 8004402:	2280      	movs	r2, #128	; 0x80
 8004404:	4013      	ands	r3, r2
 8004406:	d012      	beq.n	800442e <HAL_ADC_IRQHandler+0x136>
 8004408:	68fb      	ldr	r3, [r7, #12]
 800440a:	2280      	movs	r2, #128	; 0x80
 800440c:	4013      	ands	r3, r2
 800440e:	d00e      	beq.n	800442e <HAL_ADC_IRQHandler+0x136>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 8004410:	687b      	ldr	r3, [r7, #4]
 8004412:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004414:	2280      	movs	r2, #128	; 0x80
 8004416:	0252      	lsls	r2, r2, #9
 8004418:	431a      	orrs	r2, r3
 800441a:	687b      	ldr	r3, [r7, #4]
 800441c:	659a      	str	r2, [r3, #88]	; 0x58

    /* Level out of window 1 callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->LevelOutOfWindowCallback(hadc);
#else
    HAL_ADC_LevelOutOfWindowCallback(hadc);
 800441e:	687b      	ldr	r3, [r7, #4]
 8004420:	0018      	movs	r0, r3
 8004422:	f000 f881 	bl	8004528 <HAL_ADC_LevelOutOfWindowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear ADC analog watchdog flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD1);
 8004426:	687b      	ldr	r3, [r7, #4]
 8004428:	681b      	ldr	r3, [r3, #0]
 800442a:	2280      	movs	r2, #128	; 0x80
 800442c:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check analog watchdog 2 flag ========== */
  if (((tmp_isr & ADC_FLAG_AWD2) == ADC_FLAG_AWD2) && ((tmp_ier & ADC_IT_AWD2) == ADC_IT_AWD2))
 800442e:	693a      	ldr	r2, [r7, #16]
 8004430:	2380      	movs	r3, #128	; 0x80
 8004432:	005b      	lsls	r3, r3, #1
 8004434:	4013      	ands	r3, r2
 8004436:	d014      	beq.n	8004462 <HAL_ADC_IRQHandler+0x16a>
 8004438:	68fa      	ldr	r2, [r7, #12]
 800443a:	2380      	movs	r3, #128	; 0x80
 800443c:	005b      	lsls	r3, r3, #1
 800443e:	4013      	ands	r3, r2
 8004440:	d00f      	beq.n	8004462 <HAL_ADC_IRQHandler+0x16a>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD2);
 8004442:	687b      	ldr	r3, [r7, #4]
 8004444:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004446:	2280      	movs	r2, #128	; 0x80
 8004448:	0292      	lsls	r2, r2, #10
 800444a:	431a      	orrs	r2, r3
 800444c:	687b      	ldr	r3, [r7, #4]
 800444e:	659a      	str	r2, [r3, #88]	; 0x58

    /* Level out of window 2 callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->LevelOutOfWindow2Callback(hadc);
#else
    HAL_ADCEx_LevelOutOfWindow2Callback(hadc);
 8004450:	687b      	ldr	r3, [r7, #4]
 8004452:	0018      	movs	r0, r3
 8004454:	f000 fad6 	bl	8004a04 <HAL_ADCEx_LevelOutOfWindow2Callback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear ADC analog watchdog flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD2);
 8004458:	687b      	ldr	r3, [r7, #4]
 800445a:	681b      	ldr	r3, [r3, #0]
 800445c:	2280      	movs	r2, #128	; 0x80
 800445e:	0052      	lsls	r2, r2, #1
 8004460:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check analog watchdog 3 flag ========== */
  if (((tmp_isr & ADC_FLAG_AWD3) == ADC_FLAG_AWD3) && ((tmp_ier & ADC_IT_AWD3) == ADC_IT_AWD3))
 8004462:	693a      	ldr	r2, [r7, #16]
 8004464:	2380      	movs	r3, #128	; 0x80
 8004466:	009b      	lsls	r3, r3, #2
 8004468:	4013      	ands	r3, r2
 800446a:	d014      	beq.n	8004496 <HAL_ADC_IRQHandler+0x19e>
 800446c:	68fa      	ldr	r2, [r7, #12]
 800446e:	2380      	movs	r3, #128	; 0x80
 8004470:	009b      	lsls	r3, r3, #2
 8004472:	4013      	ands	r3, r2
 8004474:	d00f      	beq.n	8004496 <HAL_ADC_IRQHandler+0x19e>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD3);
 8004476:	687b      	ldr	r3, [r7, #4]
 8004478:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800447a:	2280      	movs	r2, #128	; 0x80
 800447c:	02d2      	lsls	r2, r2, #11
 800447e:	431a      	orrs	r2, r3
 8004480:	687b      	ldr	r3, [r7, #4]
 8004482:	659a      	str	r2, [r3, #88]	; 0x58

    /* Level out of window 3 callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->LevelOutOfWindow3Callback(hadc);
#else
    HAL_ADCEx_LevelOutOfWindow3Callback(hadc);
 8004484:	687b      	ldr	r3, [r7, #4]
 8004486:	0018      	movs	r0, r3
 8004488:	f000 fac4 	bl	8004a14 <HAL_ADCEx_LevelOutOfWindow3Callback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear ADC analog watchdog flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD3);
 800448c:	687b      	ldr	r3, [r7, #4]
 800448e:	681b      	ldr	r3, [r3, #0]
 8004490:	2280      	movs	r2, #128	; 0x80
 8004492:	0092      	lsls	r2, r2, #2
 8004494:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check Overrun flag ========== */
  if (((tmp_isr & ADC_FLAG_OVR) == ADC_FLAG_OVR) && ((tmp_ier & ADC_IT_OVR) == ADC_IT_OVR))
 8004496:	693b      	ldr	r3, [r7, #16]
 8004498:	2210      	movs	r2, #16
 800449a:	4013      	ands	r3, r2
 800449c:	d02b      	beq.n	80044f6 <HAL_ADC_IRQHandler+0x1fe>
 800449e:	68fb      	ldr	r3, [r7, #12]
 80044a0:	2210      	movs	r2, #16
 80044a2:	4013      	ands	r3, r2
 80044a4:	d027      	beq.n	80044f6 <HAL_ADC_IRQHandler+0x1fe>
    /* overrun event is not considered as an error.                           */
    /* (cf ref manual "Managing conversions without using the DMA and without */
    /* overrun ")                                                             */
    /* Exception for usage with DMA overrun event always considered as an     */
    /* error.                                                                 */
    if (hadc->Init.Overrun == ADC_OVR_DATA_PRESERVED)
 80044a6:	687b      	ldr	r3, [r7, #4]
 80044a8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80044aa:	2b00      	cmp	r3, #0
 80044ac:	d102      	bne.n	80044b4 <HAL_ADC_IRQHandler+0x1bc>
    {
      overrun_error = 1UL;
 80044ae:	2301      	movs	r3, #1
 80044b0:	617b      	str	r3, [r7, #20]
 80044b2:	e008      	b.n	80044c6 <HAL_ADC_IRQHandler+0x1ce>
    }
    else
    {
      /* Check DMA configuration */
      if (LL_ADC_REG_GetDMATransfer(hadc->Instance) != LL_ADC_REG_DMA_TRANSFER_NONE)
 80044b4:	687b      	ldr	r3, [r7, #4]
 80044b6:	681b      	ldr	r3, [r3, #0]
 80044b8:	0018      	movs	r0, r3
 80044ba:	f7ff fc58 	bl	8003d6e <LL_ADC_REG_GetDMATransfer>
 80044be:	1e03      	subs	r3, r0, #0
 80044c0:	d001      	beq.n	80044c6 <HAL_ADC_IRQHandler+0x1ce>
      {
        overrun_error = 1UL;
 80044c2:	2301      	movs	r3, #1
 80044c4:	617b      	str	r3, [r7, #20]
      }
    }

    if (overrun_error == 1UL)
 80044c6:	697b      	ldr	r3, [r7, #20]
 80044c8:	2b01      	cmp	r3, #1
 80044ca:	d110      	bne.n	80044ee <HAL_ADC_IRQHandler+0x1f6>
    {
      /* Change ADC state to error state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_OVR);
 80044cc:	687b      	ldr	r3, [r7, #4]
 80044ce:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80044d0:	2280      	movs	r2, #128	; 0x80
 80044d2:	00d2      	lsls	r2, r2, #3
 80044d4:	431a      	orrs	r2, r3
 80044d6:	687b      	ldr	r3, [r7, #4]
 80044d8:	659a      	str	r2, [r3, #88]	; 0x58

      /* Set ADC error code to overrun */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_OVR);
 80044da:	687b      	ldr	r3, [r7, #4]
 80044dc:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80044de:	2202      	movs	r2, #2
 80044e0:	431a      	orrs	r2, r3
 80044e2:	687b      	ldr	r3, [r7, #4]
 80044e4:	65da      	str	r2, [r3, #92]	; 0x5c
      /*       Therefore, old ADC conversion data can be retrieved in         */
      /*       function "HAL_ADC_ErrorCallback()".                            */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->ErrorCallback(hadc);
#else
      HAL_ADC_ErrorCallback(hadc);
 80044e6:	687b      	ldr	r3, [r7, #4]
 80044e8:	0018      	movs	r0, r3
 80044ea:	f000 f825 	bl	8004538 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    }

    /* Clear ADC overrun flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 80044ee:	687b      	ldr	r3, [r7, #4]
 80044f0:	681b      	ldr	r3, [r3, #0]
 80044f2:	2210      	movs	r2, #16
 80044f4:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check channel configuration ready flag ========== */
  if (((tmp_isr & ADC_FLAG_CCRDY) == ADC_FLAG_CCRDY) && ((tmp_ier & ADC_IT_CCRDY) == ADC_IT_CCRDY))
 80044f6:	693a      	ldr	r2, [r7, #16]
 80044f8:	2380      	movs	r3, #128	; 0x80
 80044fa:	019b      	lsls	r3, r3, #6
 80044fc:	4013      	ands	r3, r2
 80044fe:	d00d      	beq.n	800451c <HAL_ADC_IRQHandler+0x224>
 8004500:	68fa      	ldr	r2, [r7, #12]
 8004502:	2380      	movs	r3, #128	; 0x80
 8004504:	019b      	lsls	r3, r3, #6
 8004506:	4013      	ands	r3, r2
 8004508:	d008      	beq.n	800451c <HAL_ADC_IRQHandler+0x224>
  {
    /* Channel configuration ready callback */
    HAL_ADCEx_ChannelConfigReadyCallback(hadc);
 800450a:	687b      	ldr	r3, [r7, #4]
 800450c:	0018      	movs	r0, r3
 800450e:	f000 fa91 	bl	8004a34 <HAL_ADCEx_ChannelConfigReadyCallback>

    /* Clear ADC analog watchdog flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_CCRDY);
 8004512:	687b      	ldr	r3, [r7, #4]
 8004514:	681b      	ldr	r3, [r3, #0]
 8004516:	2280      	movs	r2, #128	; 0x80
 8004518:	0192      	lsls	r2, r2, #6
 800451a:	601a      	str	r2, [r3, #0]
  }
}
 800451c:	46c0      	nop			; (mov r8, r8)
 800451e:	46bd      	mov	sp, r7
 8004520:	b006      	add	sp, #24
 8004522:	bd80      	pop	{r7, pc}
 8004524:	fffffefe 	.word	0xfffffefe

08004528 <HAL_ADC_LevelOutOfWindowCallback>:
  * @brief  Analog watchdog 1 callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_LevelOutOfWindowCallback(ADC_HandleTypeDef *hadc)
{
 8004528:	b580      	push	{r7, lr}
 800452a:	b082      	sub	sp, #8
 800452c:	af00      	add	r7, sp, #0
 800452e:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_LevelOutOfWindowCallback must be implemented in the user file.
  */
}
 8004530:	46c0      	nop			; (mov r8, r8)
 8004532:	46bd      	mov	sp, r7
 8004534:	b002      	add	sp, #8
 8004536:	bd80      	pop	{r7, pc}

08004538 <HAL_ADC_ErrorCallback>:
  *           (this function is also clearing overrun flag)
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 8004538:	b580      	push	{r7, lr}
 800453a:	b082      	sub	sp, #8
 800453c:	af00      	add	r7, sp, #0
 800453e:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ErrorCallback must be implemented in the user file.
  */
}
 8004540:	46c0      	nop			; (mov r8, r8)
 8004542:	46bd      	mov	sp, r7
 8004544:	b002      	add	sp, #8
 8004546:	bd80      	pop	{r7, pc}

08004548 <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param pConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *pConfig)
{
 8004548:	b580      	push	{r7, lr}
 800454a:	b086      	sub	sp, #24
 800454c:	af00      	add	r7, sp, #0
 800454e:	6078      	str	r0, [r7, #4]
 8004550:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8004552:	2317      	movs	r3, #23
 8004554:	18fb      	adds	r3, r7, r3
 8004556:	2200      	movs	r2, #0
 8004558:	701a      	strb	r2, [r3, #0]
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0UL;
 800455a:	2300      	movs	r3, #0
 800455c:	60fb      	str	r3, [r7, #12]
    assert_param(IS_ADC_REGULAR_NB_CONV(hadc->Init.NbrOfConversion));

    assert_param(IS_ADC_REGULAR_RANK(pConfig->Rank));
  }

  __HAL_LOCK(hadc);
 800455e:	687b      	ldr	r3, [r7, #4]
 8004560:	2254      	movs	r2, #84	; 0x54
 8004562:	5c9b      	ldrb	r3, [r3, r2]
 8004564:	2b01      	cmp	r3, #1
 8004566:	d101      	bne.n	800456c <HAL_ADC_ConfigChannel+0x24>
 8004568:	2302      	movs	r3, #2
 800456a:	e1c0      	b.n	80048ee <HAL_ADC_ConfigChannel+0x3a6>
 800456c:	687b      	ldr	r3, [r7, #4]
 800456e:	2254      	movs	r2, #84	; 0x54
 8004570:	2101      	movs	r1, #1
 8004572:	5499      	strb	r1, [r3, r2]
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel sampling time                                                 */
  /*  - Management of internal measurement channels: VrefInt/TempSensor/Vbat  */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8004574:	687b      	ldr	r3, [r7, #4]
 8004576:	681b      	ldr	r3, [r3, #0]
 8004578:	0018      	movs	r0, r3
 800457a:	f7ff fc7f 	bl	8003e7c <LL_ADC_REG_IsConversionOngoing>
 800457e:	1e03      	subs	r3, r0, #0
 8004580:	d000      	beq.n	8004584 <HAL_ADC_ConfigChannel+0x3c>
 8004582:	e1a3      	b.n	80048cc <HAL_ADC_ConfigChannel+0x384>
    /* If sequencer set to not fully configurable with channel rank set to    */
    /* none, remove the channel from the sequencer.                           */
    /* Otherwise (sequencer set to fully configurable or to to not fully      */
    /* configurable with channel rank to be set), configure the selected      */
    /* channel.                                                               */
    if (pConfig->Rank != ADC_RANK_NONE)
 8004584:	683b      	ldr	r3, [r7, #0]
 8004586:	685b      	ldr	r3, [r3, #4]
 8004588:	2b02      	cmp	r3, #2
 800458a:	d100      	bne.n	800458e <HAL_ADC_ConfigChannel+0x46>
 800458c:	e143      	b.n	8004816 <HAL_ADC_ConfigChannel+0x2ce>
      /* Note: ADC channel configuration requires few ADC clock cycles        */
      /*       to be ready. Processing of ADC settings in this function       */
      /*       induce that a specific wait time is not necessary.             */
      /*       For more details on ADC channel configuration ready,           */
      /*       refer to function "LL_ADC_IsActiveFlag_CCRDY()".               */
      if ((hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED)       ||
 800458e:	687b      	ldr	r3, [r7, #4]
 8004590:	691a      	ldr	r2, [r3, #16]
 8004592:	2380      	movs	r3, #128	; 0x80
 8004594:	061b      	lsls	r3, r3, #24
 8004596:	429a      	cmp	r2, r3
 8004598:	d004      	beq.n	80045a4 <HAL_ADC_ConfigChannel+0x5c>
          (hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED_BACKWARD))
 800459a:	687b      	ldr	r3, [r7, #4]
 800459c:	691b      	ldr	r3, [r3, #16]
      if ((hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED)       ||
 800459e:	4ac1      	ldr	r2, [pc, #772]	; (80048a4 <HAL_ADC_ConfigChannel+0x35c>)
 80045a0:	4293      	cmp	r3, r2
 80045a2:	d108      	bne.n	80045b6 <HAL_ADC_ConfigChannel+0x6e>
      {
        /* Sequencer set to not fully configurable:                           */
        /* Set the channel by enabling the corresponding bitfield.            */
        LL_ADC_REG_SetSequencerChAdd(hadc->Instance, pConfig->Channel);
 80045a4:	687b      	ldr	r3, [r7, #4]
 80045a6:	681a      	ldr	r2, [r3, #0]
 80045a8:	683b      	ldr	r3, [r7, #0]
 80045aa:	681b      	ldr	r3, [r3, #0]
 80045ac:	0019      	movs	r1, r3
 80045ae:	0010      	movs	r0, r2
 80045b0:	f7ff fbba 	bl	8003d28 <LL_ADC_REG_SetSequencerChAdd>
 80045b4:	e0c9      	b.n	800474a <HAL_ADC_ConfigChannel+0x202>
      {
        /* Sequencer set to fully configurable:                               */
        /* Set the channel by entering it into the selected rank.             */

        /* Memorize the channel set into variable in HAL ADC handle */
        MODIFY_REG(hadc->ADCGroupRegularSequencerRanks,
 80045b6:	687b      	ldr	r3, [r7, #4]
 80045b8:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 80045ba:	683b      	ldr	r3, [r7, #0]
 80045bc:	685b      	ldr	r3, [r3, #4]
 80045be:	211f      	movs	r1, #31
 80045c0:	400b      	ands	r3, r1
 80045c2:	210f      	movs	r1, #15
 80045c4:	4099      	lsls	r1, r3
 80045c6:	000b      	movs	r3, r1
 80045c8:	43db      	mvns	r3, r3
 80045ca:	4013      	ands	r3, r2
 80045cc:	0019      	movs	r1, r3
 80045ce:	683b      	ldr	r3, [r7, #0]
 80045d0:	681b      	ldr	r3, [r3, #0]
 80045d2:	035b      	lsls	r3, r3, #13
 80045d4:	0b5b      	lsrs	r3, r3, #13
 80045d6:	d105      	bne.n	80045e4 <HAL_ADC_ConfigChannel+0x9c>
 80045d8:	683b      	ldr	r3, [r7, #0]
 80045da:	681b      	ldr	r3, [r3, #0]
 80045dc:	0e9b      	lsrs	r3, r3, #26
 80045de:	221f      	movs	r2, #31
 80045e0:	4013      	ands	r3, r2
 80045e2:	e098      	b.n	8004716 <HAL_ADC_ConfigChannel+0x1ce>
 80045e4:	683b      	ldr	r3, [r7, #0]
 80045e6:	681b      	ldr	r3, [r3, #0]
 80045e8:	2201      	movs	r2, #1
 80045ea:	4013      	ands	r3, r2
 80045ec:	d000      	beq.n	80045f0 <HAL_ADC_ConfigChannel+0xa8>
 80045ee:	e091      	b.n	8004714 <HAL_ADC_ConfigChannel+0x1cc>
 80045f0:	683b      	ldr	r3, [r7, #0]
 80045f2:	681b      	ldr	r3, [r3, #0]
 80045f4:	2202      	movs	r2, #2
 80045f6:	4013      	ands	r3, r2
 80045f8:	d000      	beq.n	80045fc <HAL_ADC_ConfigChannel+0xb4>
 80045fa:	e089      	b.n	8004710 <HAL_ADC_ConfigChannel+0x1c8>
 80045fc:	683b      	ldr	r3, [r7, #0]
 80045fe:	681b      	ldr	r3, [r3, #0]
 8004600:	2204      	movs	r2, #4
 8004602:	4013      	ands	r3, r2
 8004604:	d000      	beq.n	8004608 <HAL_ADC_ConfigChannel+0xc0>
 8004606:	e081      	b.n	800470c <HAL_ADC_ConfigChannel+0x1c4>
 8004608:	683b      	ldr	r3, [r7, #0]
 800460a:	681b      	ldr	r3, [r3, #0]
 800460c:	2208      	movs	r2, #8
 800460e:	4013      	ands	r3, r2
 8004610:	d000      	beq.n	8004614 <HAL_ADC_ConfigChannel+0xcc>
 8004612:	e079      	b.n	8004708 <HAL_ADC_ConfigChannel+0x1c0>
 8004614:	683b      	ldr	r3, [r7, #0]
 8004616:	681b      	ldr	r3, [r3, #0]
 8004618:	2210      	movs	r2, #16
 800461a:	4013      	ands	r3, r2
 800461c:	d000      	beq.n	8004620 <HAL_ADC_ConfigChannel+0xd8>
 800461e:	e071      	b.n	8004704 <HAL_ADC_ConfigChannel+0x1bc>
 8004620:	683b      	ldr	r3, [r7, #0]
 8004622:	681b      	ldr	r3, [r3, #0]
 8004624:	2220      	movs	r2, #32
 8004626:	4013      	ands	r3, r2
 8004628:	d000      	beq.n	800462c <HAL_ADC_ConfigChannel+0xe4>
 800462a:	e069      	b.n	8004700 <HAL_ADC_ConfigChannel+0x1b8>
 800462c:	683b      	ldr	r3, [r7, #0]
 800462e:	681b      	ldr	r3, [r3, #0]
 8004630:	2240      	movs	r2, #64	; 0x40
 8004632:	4013      	ands	r3, r2
 8004634:	d000      	beq.n	8004638 <HAL_ADC_ConfigChannel+0xf0>
 8004636:	e061      	b.n	80046fc <HAL_ADC_ConfigChannel+0x1b4>
 8004638:	683b      	ldr	r3, [r7, #0]
 800463a:	681b      	ldr	r3, [r3, #0]
 800463c:	2280      	movs	r2, #128	; 0x80
 800463e:	4013      	ands	r3, r2
 8004640:	d000      	beq.n	8004644 <HAL_ADC_ConfigChannel+0xfc>
 8004642:	e059      	b.n	80046f8 <HAL_ADC_ConfigChannel+0x1b0>
 8004644:	683b      	ldr	r3, [r7, #0]
 8004646:	681a      	ldr	r2, [r3, #0]
 8004648:	2380      	movs	r3, #128	; 0x80
 800464a:	005b      	lsls	r3, r3, #1
 800464c:	4013      	ands	r3, r2
 800464e:	d151      	bne.n	80046f4 <HAL_ADC_ConfigChannel+0x1ac>
 8004650:	683b      	ldr	r3, [r7, #0]
 8004652:	681a      	ldr	r2, [r3, #0]
 8004654:	2380      	movs	r3, #128	; 0x80
 8004656:	009b      	lsls	r3, r3, #2
 8004658:	4013      	ands	r3, r2
 800465a:	d149      	bne.n	80046f0 <HAL_ADC_ConfigChannel+0x1a8>
 800465c:	683b      	ldr	r3, [r7, #0]
 800465e:	681a      	ldr	r2, [r3, #0]
 8004660:	2380      	movs	r3, #128	; 0x80
 8004662:	00db      	lsls	r3, r3, #3
 8004664:	4013      	ands	r3, r2
 8004666:	d141      	bne.n	80046ec <HAL_ADC_ConfigChannel+0x1a4>
 8004668:	683b      	ldr	r3, [r7, #0]
 800466a:	681a      	ldr	r2, [r3, #0]
 800466c:	2380      	movs	r3, #128	; 0x80
 800466e:	011b      	lsls	r3, r3, #4
 8004670:	4013      	ands	r3, r2
 8004672:	d139      	bne.n	80046e8 <HAL_ADC_ConfigChannel+0x1a0>
 8004674:	683b      	ldr	r3, [r7, #0]
 8004676:	681a      	ldr	r2, [r3, #0]
 8004678:	2380      	movs	r3, #128	; 0x80
 800467a:	015b      	lsls	r3, r3, #5
 800467c:	4013      	ands	r3, r2
 800467e:	d131      	bne.n	80046e4 <HAL_ADC_ConfigChannel+0x19c>
 8004680:	683b      	ldr	r3, [r7, #0]
 8004682:	681a      	ldr	r2, [r3, #0]
 8004684:	2380      	movs	r3, #128	; 0x80
 8004686:	019b      	lsls	r3, r3, #6
 8004688:	4013      	ands	r3, r2
 800468a:	d129      	bne.n	80046e0 <HAL_ADC_ConfigChannel+0x198>
 800468c:	683b      	ldr	r3, [r7, #0]
 800468e:	681a      	ldr	r2, [r3, #0]
 8004690:	2380      	movs	r3, #128	; 0x80
 8004692:	01db      	lsls	r3, r3, #7
 8004694:	4013      	ands	r3, r2
 8004696:	d121      	bne.n	80046dc <HAL_ADC_ConfigChannel+0x194>
 8004698:	683b      	ldr	r3, [r7, #0]
 800469a:	681a      	ldr	r2, [r3, #0]
 800469c:	2380      	movs	r3, #128	; 0x80
 800469e:	021b      	lsls	r3, r3, #8
 80046a0:	4013      	ands	r3, r2
 80046a2:	d119      	bne.n	80046d8 <HAL_ADC_ConfigChannel+0x190>
 80046a4:	683b      	ldr	r3, [r7, #0]
 80046a6:	681a      	ldr	r2, [r3, #0]
 80046a8:	2380      	movs	r3, #128	; 0x80
 80046aa:	025b      	lsls	r3, r3, #9
 80046ac:	4013      	ands	r3, r2
 80046ae:	d111      	bne.n	80046d4 <HAL_ADC_ConfigChannel+0x18c>
 80046b0:	683b      	ldr	r3, [r7, #0]
 80046b2:	681a      	ldr	r2, [r3, #0]
 80046b4:	2380      	movs	r3, #128	; 0x80
 80046b6:	029b      	lsls	r3, r3, #10
 80046b8:	4013      	ands	r3, r2
 80046ba:	d109      	bne.n	80046d0 <HAL_ADC_ConfigChannel+0x188>
 80046bc:	683b      	ldr	r3, [r7, #0]
 80046be:	681a      	ldr	r2, [r3, #0]
 80046c0:	2380      	movs	r3, #128	; 0x80
 80046c2:	02db      	lsls	r3, r3, #11
 80046c4:	4013      	ands	r3, r2
 80046c6:	d001      	beq.n	80046cc <HAL_ADC_ConfigChannel+0x184>
 80046c8:	2312      	movs	r3, #18
 80046ca:	e024      	b.n	8004716 <HAL_ADC_ConfigChannel+0x1ce>
 80046cc:	2300      	movs	r3, #0
 80046ce:	e022      	b.n	8004716 <HAL_ADC_ConfigChannel+0x1ce>
 80046d0:	2311      	movs	r3, #17
 80046d2:	e020      	b.n	8004716 <HAL_ADC_ConfigChannel+0x1ce>
 80046d4:	2310      	movs	r3, #16
 80046d6:	e01e      	b.n	8004716 <HAL_ADC_ConfigChannel+0x1ce>
 80046d8:	230f      	movs	r3, #15
 80046da:	e01c      	b.n	8004716 <HAL_ADC_ConfigChannel+0x1ce>
 80046dc:	230e      	movs	r3, #14
 80046de:	e01a      	b.n	8004716 <HAL_ADC_ConfigChannel+0x1ce>
 80046e0:	230d      	movs	r3, #13
 80046e2:	e018      	b.n	8004716 <HAL_ADC_ConfigChannel+0x1ce>
 80046e4:	230c      	movs	r3, #12
 80046e6:	e016      	b.n	8004716 <HAL_ADC_ConfigChannel+0x1ce>
 80046e8:	230b      	movs	r3, #11
 80046ea:	e014      	b.n	8004716 <HAL_ADC_ConfigChannel+0x1ce>
 80046ec:	230a      	movs	r3, #10
 80046ee:	e012      	b.n	8004716 <HAL_ADC_ConfigChannel+0x1ce>
 80046f0:	2309      	movs	r3, #9
 80046f2:	e010      	b.n	8004716 <HAL_ADC_ConfigChannel+0x1ce>
 80046f4:	2308      	movs	r3, #8
 80046f6:	e00e      	b.n	8004716 <HAL_ADC_ConfigChannel+0x1ce>
 80046f8:	2307      	movs	r3, #7
 80046fa:	e00c      	b.n	8004716 <HAL_ADC_ConfigChannel+0x1ce>
 80046fc:	2306      	movs	r3, #6
 80046fe:	e00a      	b.n	8004716 <HAL_ADC_ConfigChannel+0x1ce>
 8004700:	2305      	movs	r3, #5
 8004702:	e008      	b.n	8004716 <HAL_ADC_ConfigChannel+0x1ce>
 8004704:	2304      	movs	r3, #4
 8004706:	e006      	b.n	8004716 <HAL_ADC_ConfigChannel+0x1ce>
 8004708:	2303      	movs	r3, #3
 800470a:	e004      	b.n	8004716 <HAL_ADC_ConfigChannel+0x1ce>
 800470c:	2302      	movs	r3, #2
 800470e:	e002      	b.n	8004716 <HAL_ADC_ConfigChannel+0x1ce>
 8004710:	2301      	movs	r3, #1
 8004712:	e000      	b.n	8004716 <HAL_ADC_ConfigChannel+0x1ce>
 8004714:	2300      	movs	r3, #0
 8004716:	683a      	ldr	r2, [r7, #0]
 8004718:	6852      	ldr	r2, [r2, #4]
 800471a:	201f      	movs	r0, #31
 800471c:	4002      	ands	r2, r0
 800471e:	4093      	lsls	r3, r2
 8004720:	000a      	movs	r2, r1
 8004722:	431a      	orrs	r2, r3
 8004724:	687b      	ldr	r3, [r7, #4]
 8004726:	661a      	str	r2, [r3, #96]	; 0x60

        /* If the selected rank is below ADC group regular sequencer length,  */
        /* apply the configuration in ADC register.                           */
        /* Note: Otherwise, configuration is not applied.                     */
        /*       To apply it, parameter'NbrOfConversion' must be increased.   */
        if (((pConfig->Rank >> 2UL) + 1UL) <= hadc->Init.NbrOfConversion)
 8004728:	683b      	ldr	r3, [r7, #0]
 800472a:	685b      	ldr	r3, [r3, #4]
 800472c:	089b      	lsrs	r3, r3, #2
 800472e:	1c5a      	adds	r2, r3, #1
 8004730:	687b      	ldr	r3, [r7, #4]
 8004732:	69db      	ldr	r3, [r3, #28]
 8004734:	429a      	cmp	r2, r3
 8004736:	d808      	bhi.n	800474a <HAL_ADC_ConfigChannel+0x202>
        {
          LL_ADC_REG_SetSequencerRanks(hadc->Instance, pConfig->Rank, pConfig->Channel);
 8004738:	687b      	ldr	r3, [r7, #4]
 800473a:	6818      	ldr	r0, [r3, #0]
 800473c:	683b      	ldr	r3, [r7, #0]
 800473e:	6859      	ldr	r1, [r3, #4]
 8004740:	683b      	ldr	r3, [r7, #0]
 8004742:	681b      	ldr	r3, [r3, #0]
 8004744:	001a      	movs	r2, r3
 8004746:	f7ff facf 	bl	8003ce8 <LL_ADC_REG_SetSequencerRanks>
        }
      }

      /* Set sampling time of the selected ADC channel */
      LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, pConfig->SamplingTime);
 800474a:	687b      	ldr	r3, [r7, #4]
 800474c:	6818      	ldr	r0, [r3, #0]
 800474e:	683b      	ldr	r3, [r7, #0]
 8004750:	6819      	ldr	r1, [r3, #0]
 8004752:	683b      	ldr	r3, [r7, #0]
 8004754:	689b      	ldr	r3, [r3, #8]
 8004756:	001a      	movs	r2, r3
 8004758:	f7ff fb16 	bl	8003d88 <LL_ADC_SetChannelSamplingTime>
      /* internal measurement paths enable: If internal channel selected,     */
      /* enable dedicated internal buffers and path.                          */
      /* Note: these internal measurement paths can be disabled using         */
      /*       HAL_ADC_DeInit() or removing the channel from sequencer with   */
      /*       channel configuration parameter "Rank".                        */
      if (__LL_ADC_IS_CHANNEL_INTERNAL(pConfig->Channel))
 800475c:	683b      	ldr	r3, [r7, #0]
 800475e:	681b      	ldr	r3, [r3, #0]
 8004760:	2b00      	cmp	r3, #0
 8004762:	db00      	blt.n	8004766 <HAL_ADC_ConfigChannel+0x21e>
 8004764:	e0bc      	b.n	80048e0 <HAL_ADC_ConfigChannel+0x398>
      {
        tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8004766:	4b50      	ldr	r3, [pc, #320]	; (80048a8 <HAL_ADC_ConfigChannel+0x360>)
 8004768:	0018      	movs	r0, r3
 800476a:	f7ff fa6b 	bl	8003c44 <LL_ADC_GetCommonPathInternalCh>
 800476e:	0003      	movs	r3, r0
 8004770:	613b      	str	r3, [r7, #16]

        /* If the requested internal measurement path has already been enabled,   */
        /* bypass the configuration processing.                                   */
        if ((pConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 8004772:	683b      	ldr	r3, [r7, #0]
 8004774:	681b      	ldr	r3, [r3, #0]
 8004776:	4a4d      	ldr	r2, [pc, #308]	; (80048ac <HAL_ADC_ConfigChannel+0x364>)
 8004778:	4293      	cmp	r3, r2
 800477a:	d122      	bne.n	80047c2 <HAL_ADC_ConfigChannel+0x27a>
            ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 800477c:	693a      	ldr	r2, [r7, #16]
 800477e:	2380      	movs	r3, #128	; 0x80
 8004780:	041b      	lsls	r3, r3, #16
 8004782:	4013      	ands	r3, r2
        if ((pConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 8004784:	d11d      	bne.n	80047c2 <HAL_ADC_ConfigChannel+0x27a>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8004786:	693b      	ldr	r3, [r7, #16]
 8004788:	2280      	movs	r2, #128	; 0x80
 800478a:	0412      	lsls	r2, r2, #16
 800478c:	4313      	orrs	r3, r2
 800478e:	4a46      	ldr	r2, [pc, #280]	; (80048a8 <HAL_ADC_ConfigChannel+0x360>)
 8004790:	0019      	movs	r1, r3
 8004792:	0010      	movs	r0, r2
 8004794:	f7ff fa42 	bl	8003c1c <LL_ADC_SetCommonPathInternalCh>
          /* Delay for temperature sensor stabilization time */
          /* Wait loop initialization and execution */
          /* Note: Variable divided by 2 to compensate partially              */
          /*       CPU processing cycles, scaling in us split to not          */
          /*       exceed 32 bits register capacity and handle low frequency. */
          wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8004798:	4b45      	ldr	r3, [pc, #276]	; (80048b0 <HAL_ADC_ConfigChannel+0x368>)
 800479a:	681b      	ldr	r3, [r3, #0]
 800479c:	4945      	ldr	r1, [pc, #276]	; (80048b4 <HAL_ADC_ConfigChannel+0x36c>)
 800479e:	0018      	movs	r0, r3
 80047a0:	f7fb fcae 	bl	8000100 <__udivsi3>
 80047a4:	0003      	movs	r3, r0
 80047a6:	1c5a      	adds	r2, r3, #1
 80047a8:	0013      	movs	r3, r2
 80047aa:	005b      	lsls	r3, r3, #1
 80047ac:	189b      	adds	r3, r3, r2
 80047ae:	009b      	lsls	r3, r3, #2
 80047b0:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 80047b2:	e002      	b.n	80047ba <HAL_ADC_ConfigChannel+0x272>
          {
            wait_loop_index--;
 80047b4:	68fb      	ldr	r3, [r7, #12]
 80047b6:	3b01      	subs	r3, #1
 80047b8:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 80047ba:	68fb      	ldr	r3, [r7, #12]
 80047bc:	2b00      	cmp	r3, #0
 80047be:	d1f9      	bne.n	80047b4 <HAL_ADC_ConfigChannel+0x26c>
        if ((pConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 80047c0:	e08e      	b.n	80048e0 <HAL_ADC_ConfigChannel+0x398>
          }
        }
        else if ((pConfig->Channel == ADC_CHANNEL_VBAT)
 80047c2:	683b      	ldr	r3, [r7, #0]
 80047c4:	681b      	ldr	r3, [r3, #0]
 80047c6:	4a3c      	ldr	r2, [pc, #240]	; (80048b8 <HAL_ADC_ConfigChannel+0x370>)
 80047c8:	4293      	cmp	r3, r2
 80047ca:	d10e      	bne.n	80047ea <HAL_ADC_ConfigChannel+0x2a2>
                 && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 80047cc:	693a      	ldr	r2, [r7, #16]
 80047ce:	2380      	movs	r3, #128	; 0x80
 80047d0:	045b      	lsls	r3, r3, #17
 80047d2:	4013      	ands	r3, r2
 80047d4:	d109      	bne.n	80047ea <HAL_ADC_ConfigChannel+0x2a2>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 80047d6:	693b      	ldr	r3, [r7, #16]
 80047d8:	2280      	movs	r2, #128	; 0x80
 80047da:	0452      	lsls	r2, r2, #17
 80047dc:	4313      	orrs	r3, r2
 80047de:	4a32      	ldr	r2, [pc, #200]	; (80048a8 <HAL_ADC_ConfigChannel+0x360>)
 80047e0:	0019      	movs	r1, r3
 80047e2:	0010      	movs	r0, r2
 80047e4:	f7ff fa1a 	bl	8003c1c <LL_ADC_SetCommonPathInternalCh>
 80047e8:	e07a      	b.n	80048e0 <HAL_ADC_ConfigChannel+0x398>
                                         LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
        }
        else if ((pConfig->Channel == ADC_CHANNEL_VREFINT) &&
 80047ea:	683b      	ldr	r3, [r7, #0]
 80047ec:	681b      	ldr	r3, [r3, #0]
 80047ee:	4a33      	ldr	r2, [pc, #204]	; (80048bc <HAL_ADC_ConfigChannel+0x374>)
 80047f0:	4293      	cmp	r3, r2
 80047f2:	d000      	beq.n	80047f6 <HAL_ADC_ConfigChannel+0x2ae>
 80047f4:	e074      	b.n	80048e0 <HAL_ADC_ConfigChannel+0x398>
                 ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 80047f6:	693a      	ldr	r2, [r7, #16]
 80047f8:	2380      	movs	r3, #128	; 0x80
 80047fa:	03db      	lsls	r3, r3, #15
 80047fc:	4013      	ands	r3, r2
        else if ((pConfig->Channel == ADC_CHANNEL_VREFINT) &&
 80047fe:	d000      	beq.n	8004802 <HAL_ADC_ConfigChannel+0x2ba>
 8004800:	e06e      	b.n	80048e0 <HAL_ADC_ConfigChannel+0x398>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8004802:	693b      	ldr	r3, [r7, #16]
 8004804:	2280      	movs	r2, #128	; 0x80
 8004806:	03d2      	lsls	r2, r2, #15
 8004808:	4313      	orrs	r3, r2
 800480a:	4a27      	ldr	r2, [pc, #156]	; (80048a8 <HAL_ADC_ConfigChannel+0x360>)
 800480c:	0019      	movs	r1, r3
 800480e:	0010      	movs	r0, r2
 8004810:	f7ff fa04 	bl	8003c1c <LL_ADC_SetCommonPathInternalCh>
 8004814:	e064      	b.n	80048e0 <HAL_ADC_ConfigChannel+0x398>
      /* Regular sequencer configuration */
      /* Note: Case of sequencer set to fully configurable:                   */
      /*       Sequencer rank cannot be disabled, only affected to            */
      /*       another channel.                                               */
      /*       To remove a rank, use parameter 'NbrOfConversion".             */
      if ((hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED)       ||
 8004816:	687b      	ldr	r3, [r7, #4]
 8004818:	691a      	ldr	r2, [r3, #16]
 800481a:	2380      	movs	r3, #128	; 0x80
 800481c:	061b      	lsls	r3, r3, #24
 800481e:	429a      	cmp	r2, r3
 8004820:	d004      	beq.n	800482c <HAL_ADC_ConfigChannel+0x2e4>
          (hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED_BACKWARD))
 8004822:	687b      	ldr	r3, [r7, #4]
 8004824:	691b      	ldr	r3, [r3, #16]
      if ((hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED)       ||
 8004826:	4a1f      	ldr	r2, [pc, #124]	; (80048a4 <HAL_ADC_ConfigChannel+0x35c>)
 8004828:	4293      	cmp	r3, r2
 800482a:	d107      	bne.n	800483c <HAL_ADC_ConfigChannel+0x2f4>
      {
        /* Sequencer set to not fully configurable:                           */
        /* Reset the channel by disabling the corresponding bitfield.         */
        LL_ADC_REG_SetSequencerChRem(hadc->Instance, pConfig->Channel);
 800482c:	687b      	ldr	r3, [r7, #4]
 800482e:	681a      	ldr	r2, [r3, #0]
 8004830:	683b      	ldr	r3, [r7, #0]
 8004832:	681b      	ldr	r3, [r3, #0]
 8004834:	0019      	movs	r1, r3
 8004836:	0010      	movs	r0, r2
 8004838:	f7ff fa87 	bl	8003d4a <LL_ADC_REG_SetSequencerChRem>
      }

      /* Management of internal measurement channels: Vbat/VrefInt/TempSensor.  */
      /* If internal channel selected, enable dedicated internal buffers and    */
      /* paths.                                                                 */
      if (__LL_ADC_IS_CHANNEL_INTERNAL(pConfig->Channel))
 800483c:	683b      	ldr	r3, [r7, #0]
 800483e:	681b      	ldr	r3, [r3, #0]
 8004840:	2b00      	cmp	r3, #0
 8004842:	da4d      	bge.n	80048e0 <HAL_ADC_ConfigChannel+0x398>
      {
        tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8004844:	4b18      	ldr	r3, [pc, #96]	; (80048a8 <HAL_ADC_ConfigChannel+0x360>)
 8004846:	0018      	movs	r0, r3
 8004848:	f7ff f9fc 	bl	8003c44 <LL_ADC_GetCommonPathInternalCh>
 800484c:	0003      	movs	r3, r0
 800484e:	613b      	str	r3, [r7, #16]

        if (pConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8004850:	683b      	ldr	r3, [r7, #0]
 8004852:	681b      	ldr	r3, [r3, #0]
 8004854:	4a15      	ldr	r2, [pc, #84]	; (80048ac <HAL_ADC_ConfigChannel+0x364>)
 8004856:	4293      	cmp	r3, r2
 8004858:	d108      	bne.n	800486c <HAL_ADC_ConfigChannel+0x324>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 800485a:	693b      	ldr	r3, [r7, #16]
 800485c:	4a18      	ldr	r2, [pc, #96]	; (80048c0 <HAL_ADC_ConfigChannel+0x378>)
 800485e:	4013      	ands	r3, r2
 8004860:	4a11      	ldr	r2, [pc, #68]	; (80048a8 <HAL_ADC_ConfigChannel+0x360>)
 8004862:	0019      	movs	r1, r3
 8004864:	0010      	movs	r0, r2
 8004866:	f7ff f9d9 	bl	8003c1c <LL_ADC_SetCommonPathInternalCh>
 800486a:	e039      	b.n	80048e0 <HAL_ADC_ConfigChannel+0x398>
                                         ~LL_ADC_PATH_INTERNAL_TEMPSENSOR & tmp_config_internal_channel);
        }
        else if (pConfig->Channel == ADC_CHANNEL_VBAT)
 800486c:	683b      	ldr	r3, [r7, #0]
 800486e:	681b      	ldr	r3, [r3, #0]
 8004870:	4a11      	ldr	r2, [pc, #68]	; (80048b8 <HAL_ADC_ConfigChannel+0x370>)
 8004872:	4293      	cmp	r3, r2
 8004874:	d108      	bne.n	8004888 <HAL_ADC_ConfigChannel+0x340>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8004876:	693b      	ldr	r3, [r7, #16]
 8004878:	4a12      	ldr	r2, [pc, #72]	; (80048c4 <HAL_ADC_ConfigChannel+0x37c>)
 800487a:	4013      	ands	r3, r2
 800487c:	4a0a      	ldr	r2, [pc, #40]	; (80048a8 <HAL_ADC_ConfigChannel+0x360>)
 800487e:	0019      	movs	r1, r3
 8004880:	0010      	movs	r0, r2
 8004882:	f7ff f9cb 	bl	8003c1c <LL_ADC_SetCommonPathInternalCh>
 8004886:	e02b      	b.n	80048e0 <HAL_ADC_ConfigChannel+0x398>
                                         ~LL_ADC_PATH_INTERNAL_VBAT & tmp_config_internal_channel);
        }
        else if (pConfig->Channel == ADC_CHANNEL_VREFINT)
 8004888:	683b      	ldr	r3, [r7, #0]
 800488a:	681b      	ldr	r3, [r3, #0]
 800488c:	4a0b      	ldr	r2, [pc, #44]	; (80048bc <HAL_ADC_ConfigChannel+0x374>)
 800488e:	4293      	cmp	r3, r2
 8004890:	d126      	bne.n	80048e0 <HAL_ADC_ConfigChannel+0x398>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8004892:	693b      	ldr	r3, [r7, #16]
 8004894:	4a0c      	ldr	r2, [pc, #48]	; (80048c8 <HAL_ADC_ConfigChannel+0x380>)
 8004896:	4013      	ands	r3, r2
 8004898:	4a03      	ldr	r2, [pc, #12]	; (80048a8 <HAL_ADC_ConfigChannel+0x360>)
 800489a:	0019      	movs	r1, r3
 800489c:	0010      	movs	r0, r2
 800489e:	f7ff f9bd 	bl	8003c1c <LL_ADC_SetCommonPathInternalCh>
 80048a2:	e01d      	b.n	80048e0 <HAL_ADC_ConfigChannel+0x398>
 80048a4:	80000004 	.word	0x80000004
 80048a8:	40012708 	.word	0x40012708
 80048ac:	b0001000 	.word	0xb0001000
 80048b0:	20000004 	.word	0x20000004
 80048b4:	00030d40 	.word	0x00030d40
 80048b8:	b8004000 	.word	0xb8004000
 80048bc:	b4002000 	.word	0xb4002000
 80048c0:	ff7fffff 	.word	0xff7fffff
 80048c4:	feffffff 	.word	0xfeffffff
 80048c8:	ffbfffff 	.word	0xffbfffff
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80048cc:	687b      	ldr	r3, [r7, #4]
 80048ce:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80048d0:	2220      	movs	r2, #32
 80048d2:	431a      	orrs	r2, r3
 80048d4:	687b      	ldr	r3, [r7, #4]
 80048d6:	659a      	str	r2, [r3, #88]	; 0x58

    tmp_hal_status = HAL_ERROR;
 80048d8:	2317      	movs	r3, #23
 80048da:	18fb      	adds	r3, r7, r3
 80048dc:	2201      	movs	r2, #1
 80048de:	701a      	strb	r2, [r3, #0]
  }

  __HAL_UNLOCK(hadc);
 80048e0:	687b      	ldr	r3, [r7, #4]
 80048e2:	2254      	movs	r2, #84	; 0x54
 80048e4:	2100      	movs	r1, #0
 80048e6:	5499      	strb	r1, [r3, r2]

  return tmp_hal_status;
 80048e8:	2317      	movs	r3, #23
 80048ea:	18fb      	adds	r3, r7, r3
 80048ec:	781b      	ldrb	r3, [r3, #0]
}
 80048ee:	0018      	movs	r0, r3
 80048f0:	46bd      	mov	sp, r7
 80048f2:	b006      	add	sp, #24
 80048f4:	bd80      	pop	{r7, pc}
 80048f6:	46c0      	nop			; (mov r8, r8)

080048f8 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef *hadc)
{
 80048f8:	b580      	push	{r7, lr}
 80048fa:	b084      	sub	sp, #16
 80048fc:	af00      	add	r7, sp, #0
 80048fe:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  __IO uint32_t wait_loop_index = 0UL;
 8004900:	2300      	movs	r3, #0
 8004902:	60bb      	str	r3, [r7, #8]

  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8004904:	687b      	ldr	r3, [r7, #4]
 8004906:	681b      	ldr	r3, [r3, #0]
 8004908:	0018      	movs	r0, r3
 800490a:	f7ff fa93 	bl	8003e34 <LL_ADC_IsEnabled>
 800490e:	1e03      	subs	r3, r0, #0
 8004910:	d000      	beq.n	8004914 <ADC_Enable+0x1c>
 8004912:	e069      	b.n	80049e8 <ADC_Enable+0xf0>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_ADSTP | ADC_CR_ADSTART | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
 8004914:	687b      	ldr	r3, [r7, #4]
 8004916:	681b      	ldr	r3, [r3, #0]
 8004918:	689b      	ldr	r3, [r3, #8]
 800491a:	4a36      	ldr	r2, [pc, #216]	; (80049f4 <ADC_Enable+0xfc>)
 800491c:	4013      	ands	r3, r2
 800491e:	d00d      	beq.n	800493c <ADC_Enable+0x44>
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8004920:	687b      	ldr	r3, [r7, #4]
 8004922:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004924:	2210      	movs	r2, #16
 8004926:	431a      	orrs	r2, r3
 8004928:	687b      	ldr	r3, [r7, #4]
 800492a:	659a      	str	r2, [r3, #88]	; 0x58

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800492c:	687b      	ldr	r3, [r7, #4]
 800492e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004930:	2201      	movs	r2, #1
 8004932:	431a      	orrs	r2, r3
 8004934:	687b      	ldr	r3, [r7, #4]
 8004936:	65da      	str	r2, [r3, #92]	; 0x5c

      return HAL_ERROR;
 8004938:	2301      	movs	r3, #1
 800493a:	e056      	b.n	80049ea <ADC_Enable+0xf2>
    }

    /* Enable the ADC peripheral */
    LL_ADC_Enable(hadc->Instance);
 800493c:	687b      	ldr	r3, [r7, #4]
 800493e:	681b      	ldr	r3, [r3, #0]
 8004940:	0018      	movs	r0, r3
 8004942:	f7ff fa65 	bl	8003e10 <LL_ADC_Enable>

    if ((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) & LL_ADC_PATH_INTERNAL_TEMPSENSOR) 
 8004946:	4b2c      	ldr	r3, [pc, #176]	; (80049f8 <ADC_Enable+0x100>)
 8004948:	0018      	movs	r0, r3
 800494a:	f7ff f97b 	bl	8003c44 <LL_ADC_GetCommonPathInternalCh>
 800494e:	0002      	movs	r2, r0
 8004950:	2380      	movs	r3, #128	; 0x80
 8004952:	041b      	lsls	r3, r3, #16
 8004954:	4013      	ands	r3, r2
 8004956:	d00f      	beq.n	8004978 <ADC_Enable+0x80>
      /* Wait loop initialization and execution */
      /* Note: Variable divided by 2 to compensate partially              */
      /*       CPU processing cycles, scaling in us split to not          */
      /*       exceed 32 bits register capacity and handle low frequency. */
      wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_BUFFER_STAB_US / 10UL) 
                         * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8004958:	4b28      	ldr	r3, [pc, #160]	; (80049fc <ADC_Enable+0x104>)
 800495a:	681b      	ldr	r3, [r3, #0]
 800495c:	4928      	ldr	r1, [pc, #160]	; (8004a00 <ADC_Enable+0x108>)
 800495e:	0018      	movs	r0, r3
 8004960:	f7fb fbce 	bl	8000100 <__udivsi3>
 8004964:	0003      	movs	r3, r0
 8004966:	3301      	adds	r3, #1
      wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_BUFFER_STAB_US / 10UL) 
 8004968:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 800496a:	e002      	b.n	8004972 <ADC_Enable+0x7a>
      {
        wait_loop_index--;
 800496c:	68bb      	ldr	r3, [r7, #8]
 800496e:	3b01      	subs	r3, #1
 8004970:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 8004972:	68bb      	ldr	r3, [r7, #8]
 8004974:	2b00      	cmp	r3, #0
 8004976:	d1f9      	bne.n	800496c <ADC_Enable+0x74>
      }
    }

    /* If low power mode AutoPowerOff is enabled, power-on/off phases are     */
    /* performed automatically by hardware and flag ADC ready is not set.     */
    if (hadc->Init.LowPowerAutoPowerOff != ENABLE)
 8004978:	687b      	ldr	r3, [r7, #4]
 800497a:	7e5b      	ldrb	r3, [r3, #25]
 800497c:	2b01      	cmp	r3, #1
 800497e:	d033      	beq.n	80049e8 <ADC_Enable+0xf0>
    {
      /* Wait for ADC effectively enabled */
      tickstart = HAL_GetTick();
 8004980:	f7ff f91e 	bl	8003bc0 <HAL_GetTick>
 8004984:	0003      	movs	r3, r0
 8004986:	60fb      	str	r3, [r7, #12]

      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8004988:	e027      	b.n	80049da <ADC_Enable+0xe2>
            The workaround is to continue setting ADEN until ADRDY is becomes 1.
            Additionally, ADC_ENABLE_TIMEOUT is defined to encompass this
            4 ADC clock cycle duration */
        /* Note: Test of ADC enabled required due to hardware constraint to     */
        /*       not enable ADC if already enabled.                             */
        if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 800498a:	687b      	ldr	r3, [r7, #4]
 800498c:	681b      	ldr	r3, [r3, #0]
 800498e:	0018      	movs	r0, r3
 8004990:	f7ff fa50 	bl	8003e34 <LL_ADC_IsEnabled>
 8004994:	1e03      	subs	r3, r0, #0
 8004996:	d104      	bne.n	80049a2 <ADC_Enable+0xaa>
        {
          LL_ADC_Enable(hadc->Instance);
 8004998:	687b      	ldr	r3, [r7, #4]
 800499a:	681b      	ldr	r3, [r3, #0]
 800499c:	0018      	movs	r0, r3
 800499e:	f7ff fa37 	bl	8003e10 <LL_ADC_Enable>
        }

        if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 80049a2:	f7ff f90d 	bl	8003bc0 <HAL_GetTick>
 80049a6:	0002      	movs	r2, r0
 80049a8:	68fb      	ldr	r3, [r7, #12]
 80049aa:	1ad3      	subs	r3, r2, r3
 80049ac:	2b02      	cmp	r3, #2
 80049ae:	d914      	bls.n	80049da <ADC_Enable+0xe2>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 80049b0:	687b      	ldr	r3, [r7, #4]
 80049b2:	681b      	ldr	r3, [r3, #0]
 80049b4:	681b      	ldr	r3, [r3, #0]
 80049b6:	2201      	movs	r2, #1
 80049b8:	4013      	ands	r3, r2
 80049ba:	2b01      	cmp	r3, #1
 80049bc:	d00d      	beq.n	80049da <ADC_Enable+0xe2>
          {
            /* Update ADC state machine to error */
            SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80049be:	687b      	ldr	r3, [r7, #4]
 80049c0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80049c2:	2210      	movs	r2, #16
 80049c4:	431a      	orrs	r2, r3
 80049c6:	687b      	ldr	r3, [r7, #4]
 80049c8:	659a      	str	r2, [r3, #88]	; 0x58

            /* Set ADC error code to ADC peripheral internal error */
            SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80049ca:	687b      	ldr	r3, [r7, #4]
 80049cc:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80049ce:	2201      	movs	r2, #1
 80049d0:	431a      	orrs	r2, r3
 80049d2:	687b      	ldr	r3, [r7, #4]
 80049d4:	65da      	str	r2, [r3, #92]	; 0x5c

            return HAL_ERROR;
 80049d6:	2301      	movs	r3, #1
 80049d8:	e007      	b.n	80049ea <ADC_Enable+0xf2>
      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 80049da:	687b      	ldr	r3, [r7, #4]
 80049dc:	681b      	ldr	r3, [r3, #0]
 80049de:	681b      	ldr	r3, [r3, #0]
 80049e0:	2201      	movs	r2, #1
 80049e2:	4013      	ands	r3, r2
 80049e4:	2b01      	cmp	r3, #1
 80049e6:	d1d0      	bne.n	800498a <ADC_Enable+0x92>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 80049e8:	2300      	movs	r3, #0
}
 80049ea:	0018      	movs	r0, r3
 80049ec:	46bd      	mov	sp, r7
 80049ee:	b004      	add	sp, #16
 80049f0:	bd80      	pop	{r7, pc}
 80049f2:	46c0      	nop			; (mov r8, r8)
 80049f4:	80000017 	.word	0x80000017
 80049f8:	40012708 	.word	0x40012708
 80049fc:	20000004 	.word	0x20000004
 8004a00:	00030d40 	.word	0x00030d40

08004a04 <HAL_ADCEx_LevelOutOfWindow2Callback>:
  * @brief  Analog watchdog 2 callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_LevelOutOfWindow2Callback(ADC_HandleTypeDef *hadc)
{
 8004a04:	b580      	push	{r7, lr}
 8004a06:	b082      	sub	sp, #8
 8004a08:	af00      	add	r7, sp, #0
 8004a0a:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_LevelOutOfWindow2Callback must be implemented in the user file.
  */
}
 8004a0c:	46c0      	nop			; (mov r8, r8)
 8004a0e:	46bd      	mov	sp, r7
 8004a10:	b002      	add	sp, #8
 8004a12:	bd80      	pop	{r7, pc}

08004a14 <HAL_ADCEx_LevelOutOfWindow3Callback>:
  * @brief  Analog watchdog 3 callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_LevelOutOfWindow3Callback(ADC_HandleTypeDef *hadc)
{
 8004a14:	b580      	push	{r7, lr}
 8004a16:	b082      	sub	sp, #8
 8004a18:	af00      	add	r7, sp, #0
 8004a1a:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_LevelOutOfWindow3Callback must be implemented in the user file.
  */
}
 8004a1c:	46c0      	nop			; (mov r8, r8)
 8004a1e:	46bd      	mov	sp, r7
 8004a20:	b002      	add	sp, #8
 8004a22:	bd80      	pop	{r7, pc}

08004a24 <HAL_ADCEx_EndOfSamplingCallback>:
  * @brief  End Of Sampling callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_EndOfSamplingCallback(ADC_HandleTypeDef *hadc)
{
 8004a24:	b580      	push	{r7, lr}
 8004a26:	b082      	sub	sp, #8
 8004a28:	af00      	add	r7, sp, #0
 8004a2a:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_EndOfSamplingCallback must be implemented in the user file.
  */
}
 8004a2c:	46c0      	nop			; (mov r8, r8)
 8004a2e:	46bd      	mov	sp, r7
 8004a30:	b002      	add	sp, #8
 8004a32:	bd80      	pop	{r7, pc}

08004a34 <HAL_ADCEx_ChannelConfigReadyCallback>:
  * @brief  ADC channel configuration ready callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_ChannelConfigReadyCallback(ADC_HandleTypeDef *hadc)
{
 8004a34:	b580      	push	{r7, lr}
 8004a36:	b082      	sub	sp, #8
 8004a38:	af00      	add	r7, sp, #0
 8004a3a:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_ChannelConfigReadyCallback must be implemented in the user file.
  */
}
 8004a3c:	46c0      	nop			; (mov r8, r8)
 8004a3e:	46bd      	mov	sp, r7
 8004a40:	b002      	add	sp, #8
 8004a42:	bd80      	pop	{r7, pc}

08004a44 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8004a44:	b580      	push	{r7, lr}
 8004a46:	b082      	sub	sp, #8
 8004a48:	af00      	add	r7, sp, #0
 8004a4a:	0002      	movs	r2, r0
 8004a4c:	1dfb      	adds	r3, r7, #7
 8004a4e:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8004a50:	1dfb      	adds	r3, r7, #7
 8004a52:	781b      	ldrb	r3, [r3, #0]
 8004a54:	2b7f      	cmp	r3, #127	; 0x7f
 8004a56:	d809      	bhi.n	8004a6c <__NVIC_EnableIRQ+0x28>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8004a58:	1dfb      	adds	r3, r7, #7
 8004a5a:	781b      	ldrb	r3, [r3, #0]
 8004a5c:	001a      	movs	r2, r3
 8004a5e:	231f      	movs	r3, #31
 8004a60:	401a      	ands	r2, r3
 8004a62:	4b04      	ldr	r3, [pc, #16]	; (8004a74 <__NVIC_EnableIRQ+0x30>)
 8004a64:	2101      	movs	r1, #1
 8004a66:	4091      	lsls	r1, r2
 8004a68:	000a      	movs	r2, r1
 8004a6a:	601a      	str	r2, [r3, #0]
    __COMPILER_BARRIER();
  }
}
 8004a6c:	46c0      	nop			; (mov r8, r8)
 8004a6e:	46bd      	mov	sp, r7
 8004a70:	b002      	add	sp, #8
 8004a72:	bd80      	pop	{r7, pc}
 8004a74:	e000e100 	.word	0xe000e100

08004a78 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8004a78:	b590      	push	{r4, r7, lr}
 8004a7a:	b083      	sub	sp, #12
 8004a7c:	af00      	add	r7, sp, #0
 8004a7e:	0002      	movs	r2, r0
 8004a80:	6039      	str	r1, [r7, #0]
 8004a82:	1dfb      	adds	r3, r7, #7
 8004a84:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8004a86:	1dfb      	adds	r3, r7, #7
 8004a88:	781b      	ldrb	r3, [r3, #0]
 8004a8a:	2b7f      	cmp	r3, #127	; 0x7f
 8004a8c:	d828      	bhi.n	8004ae0 <__NVIC_SetPriority+0x68>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8004a8e:	4a2f      	ldr	r2, [pc, #188]	; (8004b4c <__NVIC_SetPriority+0xd4>)
 8004a90:	1dfb      	adds	r3, r7, #7
 8004a92:	781b      	ldrb	r3, [r3, #0]
 8004a94:	b25b      	sxtb	r3, r3
 8004a96:	089b      	lsrs	r3, r3, #2
 8004a98:	33c0      	adds	r3, #192	; 0xc0
 8004a9a:	009b      	lsls	r3, r3, #2
 8004a9c:	589b      	ldr	r3, [r3, r2]
 8004a9e:	1dfa      	adds	r2, r7, #7
 8004aa0:	7812      	ldrb	r2, [r2, #0]
 8004aa2:	0011      	movs	r1, r2
 8004aa4:	2203      	movs	r2, #3
 8004aa6:	400a      	ands	r2, r1
 8004aa8:	00d2      	lsls	r2, r2, #3
 8004aaa:	21ff      	movs	r1, #255	; 0xff
 8004aac:	4091      	lsls	r1, r2
 8004aae:	000a      	movs	r2, r1
 8004ab0:	43d2      	mvns	r2, r2
 8004ab2:	401a      	ands	r2, r3
 8004ab4:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8004ab6:	683b      	ldr	r3, [r7, #0]
 8004ab8:	019b      	lsls	r3, r3, #6
 8004aba:	22ff      	movs	r2, #255	; 0xff
 8004abc:	401a      	ands	r2, r3
 8004abe:	1dfb      	adds	r3, r7, #7
 8004ac0:	781b      	ldrb	r3, [r3, #0]
 8004ac2:	0018      	movs	r0, r3
 8004ac4:	2303      	movs	r3, #3
 8004ac6:	4003      	ands	r3, r0
 8004ac8:	00db      	lsls	r3, r3, #3
 8004aca:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8004acc:	481f      	ldr	r0, [pc, #124]	; (8004b4c <__NVIC_SetPriority+0xd4>)
 8004ace:	1dfb      	adds	r3, r7, #7
 8004ad0:	781b      	ldrb	r3, [r3, #0]
 8004ad2:	b25b      	sxtb	r3, r3
 8004ad4:	089b      	lsrs	r3, r3, #2
 8004ad6:	430a      	orrs	r2, r1
 8004ad8:	33c0      	adds	r3, #192	; 0xc0
 8004ada:	009b      	lsls	r3, r3, #2
 8004adc:	501a      	str	r2, [r3, r0]
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 8004ade:	e031      	b.n	8004b44 <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8004ae0:	4a1b      	ldr	r2, [pc, #108]	; (8004b50 <__NVIC_SetPriority+0xd8>)
 8004ae2:	1dfb      	adds	r3, r7, #7
 8004ae4:	781b      	ldrb	r3, [r3, #0]
 8004ae6:	0019      	movs	r1, r3
 8004ae8:	230f      	movs	r3, #15
 8004aea:	400b      	ands	r3, r1
 8004aec:	3b08      	subs	r3, #8
 8004aee:	089b      	lsrs	r3, r3, #2
 8004af0:	3306      	adds	r3, #6
 8004af2:	009b      	lsls	r3, r3, #2
 8004af4:	18d3      	adds	r3, r2, r3
 8004af6:	3304      	adds	r3, #4
 8004af8:	681b      	ldr	r3, [r3, #0]
 8004afa:	1dfa      	adds	r2, r7, #7
 8004afc:	7812      	ldrb	r2, [r2, #0]
 8004afe:	0011      	movs	r1, r2
 8004b00:	2203      	movs	r2, #3
 8004b02:	400a      	ands	r2, r1
 8004b04:	00d2      	lsls	r2, r2, #3
 8004b06:	21ff      	movs	r1, #255	; 0xff
 8004b08:	4091      	lsls	r1, r2
 8004b0a:	000a      	movs	r2, r1
 8004b0c:	43d2      	mvns	r2, r2
 8004b0e:	401a      	ands	r2, r3
 8004b10:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8004b12:	683b      	ldr	r3, [r7, #0]
 8004b14:	019b      	lsls	r3, r3, #6
 8004b16:	22ff      	movs	r2, #255	; 0xff
 8004b18:	401a      	ands	r2, r3
 8004b1a:	1dfb      	adds	r3, r7, #7
 8004b1c:	781b      	ldrb	r3, [r3, #0]
 8004b1e:	0018      	movs	r0, r3
 8004b20:	2303      	movs	r3, #3
 8004b22:	4003      	ands	r3, r0
 8004b24:	00db      	lsls	r3, r3, #3
 8004b26:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8004b28:	4809      	ldr	r0, [pc, #36]	; (8004b50 <__NVIC_SetPriority+0xd8>)
 8004b2a:	1dfb      	adds	r3, r7, #7
 8004b2c:	781b      	ldrb	r3, [r3, #0]
 8004b2e:	001c      	movs	r4, r3
 8004b30:	230f      	movs	r3, #15
 8004b32:	4023      	ands	r3, r4
 8004b34:	3b08      	subs	r3, #8
 8004b36:	089b      	lsrs	r3, r3, #2
 8004b38:	430a      	orrs	r2, r1
 8004b3a:	3306      	adds	r3, #6
 8004b3c:	009b      	lsls	r3, r3, #2
 8004b3e:	18c3      	adds	r3, r0, r3
 8004b40:	3304      	adds	r3, #4
 8004b42:	601a      	str	r2, [r3, #0]
}
 8004b44:	46c0      	nop			; (mov r8, r8)
 8004b46:	46bd      	mov	sp, r7
 8004b48:	b003      	add	sp, #12
 8004b4a:	bd90      	pop	{r4, r7, pc}
 8004b4c:	e000e100 	.word	0xe000e100
 8004b50:	e000ed00 	.word	0xe000ed00

08004b54 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8004b54:	b580      	push	{r7, lr}
 8004b56:	b082      	sub	sp, #8
 8004b58:	af00      	add	r7, sp, #0
 8004b5a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8004b5c:	687b      	ldr	r3, [r7, #4]
 8004b5e:	1e5a      	subs	r2, r3, #1
 8004b60:	2380      	movs	r3, #128	; 0x80
 8004b62:	045b      	lsls	r3, r3, #17
 8004b64:	429a      	cmp	r2, r3
 8004b66:	d301      	bcc.n	8004b6c <SysTick_Config+0x18>
  {
    return (1UL);                                                   /* Reload value impossible */
 8004b68:	2301      	movs	r3, #1
 8004b6a:	e010      	b.n	8004b8e <SysTick_Config+0x3a>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8004b6c:	4b0a      	ldr	r3, [pc, #40]	; (8004b98 <SysTick_Config+0x44>)
 8004b6e:	687a      	ldr	r2, [r7, #4]
 8004b70:	3a01      	subs	r2, #1
 8004b72:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8004b74:	2301      	movs	r3, #1
 8004b76:	425b      	negs	r3, r3
 8004b78:	2103      	movs	r1, #3
 8004b7a:	0018      	movs	r0, r3
 8004b7c:	f7ff ff7c 	bl	8004a78 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8004b80:	4b05      	ldr	r3, [pc, #20]	; (8004b98 <SysTick_Config+0x44>)
 8004b82:	2200      	movs	r2, #0
 8004b84:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8004b86:	4b04      	ldr	r3, [pc, #16]	; (8004b98 <SysTick_Config+0x44>)
 8004b88:	2207      	movs	r2, #7
 8004b8a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8004b8c:	2300      	movs	r3, #0
}
 8004b8e:	0018      	movs	r0, r3
 8004b90:	46bd      	mov	sp, r7
 8004b92:	b002      	add	sp, #8
 8004b94:	bd80      	pop	{r7, pc}
 8004b96:	46c0      	nop			; (mov r8, r8)
 8004b98:	e000e010 	.word	0xe000e010

08004b9c <HAL_NVIC_SetPriority>:
  *         with stm32g0xx devices, this parameter is a dummy value and it is ignored, because
  *         no subpriority supported in Cortex M0+ based products.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8004b9c:	b580      	push	{r7, lr}
 8004b9e:	b084      	sub	sp, #16
 8004ba0:	af00      	add	r7, sp, #0
 8004ba2:	60b9      	str	r1, [r7, #8]
 8004ba4:	607a      	str	r2, [r7, #4]
 8004ba6:	210f      	movs	r1, #15
 8004ba8:	187b      	adds	r3, r7, r1
 8004baa:	1c02      	adds	r2, r0, #0
 8004bac:	701a      	strb	r2, [r3, #0]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(SubPriority);

  /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn, PreemptPriority);
 8004bae:	68ba      	ldr	r2, [r7, #8]
 8004bb0:	187b      	adds	r3, r7, r1
 8004bb2:	781b      	ldrb	r3, [r3, #0]
 8004bb4:	b25b      	sxtb	r3, r3
 8004bb6:	0011      	movs	r1, r2
 8004bb8:	0018      	movs	r0, r3
 8004bba:	f7ff ff5d 	bl	8004a78 <__NVIC_SetPriority>
}
 8004bbe:	46c0      	nop			; (mov r8, r8)
 8004bc0:	46bd      	mov	sp, r7
 8004bc2:	b004      	add	sp, #16
 8004bc4:	bd80      	pop	{r7, pc}

08004bc6 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32g0xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8004bc6:	b580      	push	{r7, lr}
 8004bc8:	b082      	sub	sp, #8
 8004bca:	af00      	add	r7, sp, #0
 8004bcc:	0002      	movs	r2, r0
 8004bce:	1dfb      	adds	r3, r7, #7
 8004bd0:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8004bd2:	1dfb      	adds	r3, r7, #7
 8004bd4:	781b      	ldrb	r3, [r3, #0]
 8004bd6:	b25b      	sxtb	r3, r3
 8004bd8:	0018      	movs	r0, r3
 8004bda:	f7ff ff33 	bl	8004a44 <__NVIC_EnableIRQ>
}
 8004bde:	46c0      	nop			; (mov r8, r8)
 8004be0:	46bd      	mov	sp, r7
 8004be2:	b002      	add	sp, #8
 8004be4:	bd80      	pop	{r7, pc}

08004be6 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8004be6:	b580      	push	{r7, lr}
 8004be8:	b082      	sub	sp, #8
 8004bea:	af00      	add	r7, sp, #0
 8004bec:	6078      	str	r0, [r7, #4]
  return SysTick_Config(TicksNumb);
 8004bee:	687b      	ldr	r3, [r7, #4]
 8004bf0:	0018      	movs	r0, r3
 8004bf2:	f7ff ffaf 	bl	8004b54 <SysTick_Config>
 8004bf6:	0003      	movs	r3, r0
}
 8004bf8:	0018      	movs	r0, r3
 8004bfa:	46bd      	mov	sp, r7
 8004bfc:	b002      	add	sp, #8
 8004bfe:	bd80      	pop	{r7, pc}

08004c00 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8004c00:	b580      	push	{r7, lr}
 8004c02:	b086      	sub	sp, #24
 8004c04:	af00      	add	r7, sp, #0
 8004c06:	6078      	str	r0, [r7, #4]
 8004c08:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8004c0a:	2300      	movs	r3, #0
 8004c0c:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8004c0e:	e147      	b.n	8004ea0 <HAL_GPIO_Init+0x2a0>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8004c10:	683b      	ldr	r3, [r7, #0]
 8004c12:	681b      	ldr	r3, [r3, #0]
 8004c14:	2101      	movs	r1, #1
 8004c16:	697a      	ldr	r2, [r7, #20]
 8004c18:	4091      	lsls	r1, r2
 8004c1a:	000a      	movs	r2, r1
 8004c1c:	4013      	ands	r3, r2
 8004c1e:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8004c20:	68fb      	ldr	r3, [r7, #12]
 8004c22:	2b00      	cmp	r3, #0
 8004c24:	d100      	bne.n	8004c28 <HAL_GPIO_Init+0x28>
 8004c26:	e138      	b.n	8004e9a <HAL_GPIO_Init+0x29a>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8004c28:	683b      	ldr	r3, [r7, #0]
 8004c2a:	685b      	ldr	r3, [r3, #4]
 8004c2c:	2203      	movs	r2, #3
 8004c2e:	4013      	ands	r3, r2
 8004c30:	2b01      	cmp	r3, #1
 8004c32:	d005      	beq.n	8004c40 <HAL_GPIO_Init+0x40>
 8004c34:	683b      	ldr	r3, [r7, #0]
 8004c36:	685b      	ldr	r3, [r3, #4]
 8004c38:	2203      	movs	r2, #3
 8004c3a:	4013      	ands	r3, r2
 8004c3c:	2b02      	cmp	r3, #2
 8004c3e:	d130      	bne.n	8004ca2 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8004c40:	687b      	ldr	r3, [r7, #4]
 8004c42:	689b      	ldr	r3, [r3, #8]
 8004c44:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8004c46:	697b      	ldr	r3, [r7, #20]
 8004c48:	005b      	lsls	r3, r3, #1
 8004c4a:	2203      	movs	r2, #3
 8004c4c:	409a      	lsls	r2, r3
 8004c4e:	0013      	movs	r3, r2
 8004c50:	43da      	mvns	r2, r3
 8004c52:	693b      	ldr	r3, [r7, #16]
 8004c54:	4013      	ands	r3, r2
 8004c56:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8004c58:	683b      	ldr	r3, [r7, #0]
 8004c5a:	68da      	ldr	r2, [r3, #12]
 8004c5c:	697b      	ldr	r3, [r7, #20]
 8004c5e:	005b      	lsls	r3, r3, #1
 8004c60:	409a      	lsls	r2, r3
 8004c62:	0013      	movs	r3, r2
 8004c64:	693a      	ldr	r2, [r7, #16]
 8004c66:	4313      	orrs	r3, r2
 8004c68:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8004c6a:	687b      	ldr	r3, [r7, #4]
 8004c6c:	693a      	ldr	r2, [r7, #16]
 8004c6e:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8004c70:	687b      	ldr	r3, [r7, #4]
 8004c72:	685b      	ldr	r3, [r3, #4]
 8004c74:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8004c76:	2201      	movs	r2, #1
 8004c78:	697b      	ldr	r3, [r7, #20]
 8004c7a:	409a      	lsls	r2, r3
 8004c7c:	0013      	movs	r3, r2
 8004c7e:	43da      	mvns	r2, r3
 8004c80:	693b      	ldr	r3, [r7, #16]
 8004c82:	4013      	ands	r3, r2
 8004c84:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8004c86:	683b      	ldr	r3, [r7, #0]
 8004c88:	685b      	ldr	r3, [r3, #4]
 8004c8a:	091b      	lsrs	r3, r3, #4
 8004c8c:	2201      	movs	r2, #1
 8004c8e:	401a      	ands	r2, r3
 8004c90:	697b      	ldr	r3, [r7, #20]
 8004c92:	409a      	lsls	r2, r3
 8004c94:	0013      	movs	r3, r2
 8004c96:	693a      	ldr	r2, [r7, #16]
 8004c98:	4313      	orrs	r3, r2
 8004c9a:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8004c9c:	687b      	ldr	r3, [r7, #4]
 8004c9e:	693a      	ldr	r2, [r7, #16]
 8004ca0:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8004ca2:	683b      	ldr	r3, [r7, #0]
 8004ca4:	685b      	ldr	r3, [r3, #4]
 8004ca6:	2203      	movs	r2, #3
 8004ca8:	4013      	ands	r3, r2
 8004caa:	2b03      	cmp	r3, #3
 8004cac:	d017      	beq.n	8004cde <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8004cae:	687b      	ldr	r3, [r7, #4]
 8004cb0:	68db      	ldr	r3, [r3, #12]
 8004cb2:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
 8004cb4:	697b      	ldr	r3, [r7, #20]
 8004cb6:	005b      	lsls	r3, r3, #1
 8004cb8:	2203      	movs	r2, #3
 8004cba:	409a      	lsls	r2, r3
 8004cbc:	0013      	movs	r3, r2
 8004cbe:	43da      	mvns	r2, r3
 8004cc0:	693b      	ldr	r3, [r7, #16]
 8004cc2:	4013      	ands	r3, r2
 8004cc4:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 8004cc6:	683b      	ldr	r3, [r7, #0]
 8004cc8:	689a      	ldr	r2, [r3, #8]
 8004cca:	697b      	ldr	r3, [r7, #20]
 8004ccc:	005b      	lsls	r3, r3, #1
 8004cce:	409a      	lsls	r2, r3
 8004cd0:	0013      	movs	r3, r2
 8004cd2:	693a      	ldr	r2, [r7, #16]
 8004cd4:	4313      	orrs	r3, r2
 8004cd6:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8004cd8:	687b      	ldr	r3, [r7, #4]
 8004cda:	693a      	ldr	r2, [r7, #16]
 8004cdc:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8004cde:	683b      	ldr	r3, [r7, #0]
 8004ce0:	685b      	ldr	r3, [r3, #4]
 8004ce2:	2203      	movs	r2, #3
 8004ce4:	4013      	ands	r3, r2
 8004ce6:	2b02      	cmp	r3, #2
 8004ce8:	d123      	bne.n	8004d32 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8004cea:	697b      	ldr	r3, [r7, #20]
 8004cec:	08da      	lsrs	r2, r3, #3
 8004cee:	687b      	ldr	r3, [r7, #4]
 8004cf0:	3208      	adds	r2, #8
 8004cf2:	0092      	lsls	r2, r2, #2
 8004cf4:	58d3      	ldr	r3, [r2, r3]
 8004cf6:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8004cf8:	697b      	ldr	r3, [r7, #20]
 8004cfa:	2207      	movs	r2, #7
 8004cfc:	4013      	ands	r3, r2
 8004cfe:	009b      	lsls	r3, r3, #2
 8004d00:	220f      	movs	r2, #15
 8004d02:	409a      	lsls	r2, r3
 8004d04:	0013      	movs	r3, r2
 8004d06:	43da      	mvns	r2, r3
 8004d08:	693b      	ldr	r3, [r7, #16]
 8004d0a:	4013      	ands	r3, r2
 8004d0c:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8004d0e:	683b      	ldr	r3, [r7, #0]
 8004d10:	691a      	ldr	r2, [r3, #16]
 8004d12:	697b      	ldr	r3, [r7, #20]
 8004d14:	2107      	movs	r1, #7
 8004d16:	400b      	ands	r3, r1
 8004d18:	009b      	lsls	r3, r3, #2
 8004d1a:	409a      	lsls	r2, r3
 8004d1c:	0013      	movs	r3, r2
 8004d1e:	693a      	ldr	r2, [r7, #16]
 8004d20:	4313      	orrs	r3, r2
 8004d22:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8004d24:	697b      	ldr	r3, [r7, #20]
 8004d26:	08da      	lsrs	r2, r3, #3
 8004d28:	687b      	ldr	r3, [r7, #4]
 8004d2a:	3208      	adds	r2, #8
 8004d2c:	0092      	lsls	r2, r2, #2
 8004d2e:	6939      	ldr	r1, [r7, #16]
 8004d30:	50d1      	str	r1, [r2, r3]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8004d32:	687b      	ldr	r3, [r7, #4]
 8004d34:	681b      	ldr	r3, [r3, #0]
 8004d36:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8004d38:	697b      	ldr	r3, [r7, #20]
 8004d3a:	005b      	lsls	r3, r3, #1
 8004d3c:	2203      	movs	r2, #3
 8004d3e:	409a      	lsls	r2, r3
 8004d40:	0013      	movs	r3, r2
 8004d42:	43da      	mvns	r2, r3
 8004d44:	693b      	ldr	r3, [r7, #16]
 8004d46:	4013      	ands	r3, r2
 8004d48:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8004d4a:	683b      	ldr	r3, [r7, #0]
 8004d4c:	685b      	ldr	r3, [r3, #4]
 8004d4e:	2203      	movs	r2, #3
 8004d50:	401a      	ands	r2, r3
 8004d52:	697b      	ldr	r3, [r7, #20]
 8004d54:	005b      	lsls	r3, r3, #1
 8004d56:	409a      	lsls	r2, r3
 8004d58:	0013      	movs	r3, r2
 8004d5a:	693a      	ldr	r2, [r7, #16]
 8004d5c:	4313      	orrs	r3, r2
 8004d5e:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8004d60:	687b      	ldr	r3, [r7, #4]
 8004d62:	693a      	ldr	r2, [r7, #16]
 8004d64:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8004d66:	683b      	ldr	r3, [r7, #0]
 8004d68:	685a      	ldr	r2, [r3, #4]
 8004d6a:	23c0      	movs	r3, #192	; 0xc0
 8004d6c:	029b      	lsls	r3, r3, #10
 8004d6e:	4013      	ands	r3, r2
 8004d70:	d100      	bne.n	8004d74 <HAL_GPIO_Init+0x174>
 8004d72:	e092      	b.n	8004e9a <HAL_GPIO_Init+0x29a>
      {
        temp = EXTI->EXTICR[position >> 2u];
 8004d74:	4a50      	ldr	r2, [pc, #320]	; (8004eb8 <HAL_GPIO_Init+0x2b8>)
 8004d76:	697b      	ldr	r3, [r7, #20]
 8004d78:	089b      	lsrs	r3, r3, #2
 8004d7a:	3318      	adds	r3, #24
 8004d7c:	009b      	lsls	r3, r3, #2
 8004d7e:	589b      	ldr	r3, [r3, r2]
 8004d80:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (8u * (position & 0x03u)));
 8004d82:	697b      	ldr	r3, [r7, #20]
 8004d84:	2203      	movs	r2, #3
 8004d86:	4013      	ands	r3, r2
 8004d88:	00db      	lsls	r3, r3, #3
 8004d8a:	220f      	movs	r2, #15
 8004d8c:	409a      	lsls	r2, r3
 8004d8e:	0013      	movs	r3, r2
 8004d90:	43da      	mvns	r2, r3
 8004d92:	693b      	ldr	r3, [r7, #16]
 8004d94:	4013      	ands	r3, r2
 8004d96:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (8u * (position & 0x03u)));
 8004d98:	687a      	ldr	r2, [r7, #4]
 8004d9a:	23a0      	movs	r3, #160	; 0xa0
 8004d9c:	05db      	lsls	r3, r3, #23
 8004d9e:	429a      	cmp	r2, r3
 8004da0:	d013      	beq.n	8004dca <HAL_GPIO_Init+0x1ca>
 8004da2:	687b      	ldr	r3, [r7, #4]
 8004da4:	4a45      	ldr	r2, [pc, #276]	; (8004ebc <HAL_GPIO_Init+0x2bc>)
 8004da6:	4293      	cmp	r3, r2
 8004da8:	d00d      	beq.n	8004dc6 <HAL_GPIO_Init+0x1c6>
 8004daa:	687b      	ldr	r3, [r7, #4]
 8004dac:	4a44      	ldr	r2, [pc, #272]	; (8004ec0 <HAL_GPIO_Init+0x2c0>)
 8004dae:	4293      	cmp	r3, r2
 8004db0:	d007      	beq.n	8004dc2 <HAL_GPIO_Init+0x1c2>
 8004db2:	687b      	ldr	r3, [r7, #4]
 8004db4:	4a43      	ldr	r2, [pc, #268]	; (8004ec4 <HAL_GPIO_Init+0x2c4>)
 8004db6:	4293      	cmp	r3, r2
 8004db8:	d101      	bne.n	8004dbe <HAL_GPIO_Init+0x1be>
 8004dba:	2303      	movs	r3, #3
 8004dbc:	e006      	b.n	8004dcc <HAL_GPIO_Init+0x1cc>
 8004dbe:	2305      	movs	r3, #5
 8004dc0:	e004      	b.n	8004dcc <HAL_GPIO_Init+0x1cc>
 8004dc2:	2302      	movs	r3, #2
 8004dc4:	e002      	b.n	8004dcc <HAL_GPIO_Init+0x1cc>
 8004dc6:	2301      	movs	r3, #1
 8004dc8:	e000      	b.n	8004dcc <HAL_GPIO_Init+0x1cc>
 8004dca:	2300      	movs	r3, #0
 8004dcc:	697a      	ldr	r2, [r7, #20]
 8004dce:	2103      	movs	r1, #3
 8004dd0:	400a      	ands	r2, r1
 8004dd2:	00d2      	lsls	r2, r2, #3
 8004dd4:	4093      	lsls	r3, r2
 8004dd6:	693a      	ldr	r2, [r7, #16]
 8004dd8:	4313      	orrs	r3, r2
 8004dda:	613b      	str	r3, [r7, #16]
        EXTI->EXTICR[position >> 2u] = temp;
 8004ddc:	4936      	ldr	r1, [pc, #216]	; (8004eb8 <HAL_GPIO_Init+0x2b8>)
 8004dde:	697b      	ldr	r3, [r7, #20]
 8004de0:	089b      	lsrs	r3, r3, #2
 8004de2:	3318      	adds	r3, #24
 8004de4:	009b      	lsls	r3, r3, #2
 8004de6:	693a      	ldr	r2, [r7, #16]
 8004de8:	505a      	str	r2, [r3, r1]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8004dea:	4b33      	ldr	r3, [pc, #204]	; (8004eb8 <HAL_GPIO_Init+0x2b8>)
 8004dec:	681b      	ldr	r3, [r3, #0]
 8004dee:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8004df0:	68fb      	ldr	r3, [r7, #12]
 8004df2:	43da      	mvns	r2, r3
 8004df4:	693b      	ldr	r3, [r7, #16]
 8004df6:	4013      	ands	r3, r2
 8004df8:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8004dfa:	683b      	ldr	r3, [r7, #0]
 8004dfc:	685a      	ldr	r2, [r3, #4]
 8004dfe:	2380      	movs	r3, #128	; 0x80
 8004e00:	035b      	lsls	r3, r3, #13
 8004e02:	4013      	ands	r3, r2
 8004e04:	d003      	beq.n	8004e0e <HAL_GPIO_Init+0x20e>
        {
          temp |= iocurrent;
 8004e06:	693a      	ldr	r2, [r7, #16]
 8004e08:	68fb      	ldr	r3, [r7, #12]
 8004e0a:	4313      	orrs	r3, r2
 8004e0c:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8004e0e:	4b2a      	ldr	r3, [pc, #168]	; (8004eb8 <HAL_GPIO_Init+0x2b8>)
 8004e10:	693a      	ldr	r2, [r7, #16]
 8004e12:	601a      	str	r2, [r3, #0]

        temp = EXTI->FTSR1;
 8004e14:	4b28      	ldr	r3, [pc, #160]	; (8004eb8 <HAL_GPIO_Init+0x2b8>)
 8004e16:	685b      	ldr	r3, [r3, #4]
 8004e18:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8004e1a:	68fb      	ldr	r3, [r7, #12]
 8004e1c:	43da      	mvns	r2, r3
 8004e1e:	693b      	ldr	r3, [r7, #16]
 8004e20:	4013      	ands	r3, r2
 8004e22:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8004e24:	683b      	ldr	r3, [r7, #0]
 8004e26:	685a      	ldr	r2, [r3, #4]
 8004e28:	2380      	movs	r3, #128	; 0x80
 8004e2a:	039b      	lsls	r3, r3, #14
 8004e2c:	4013      	ands	r3, r2
 8004e2e:	d003      	beq.n	8004e38 <HAL_GPIO_Init+0x238>
        {
          temp |= iocurrent;
 8004e30:	693a      	ldr	r2, [r7, #16]
 8004e32:	68fb      	ldr	r3, [r7, #12]
 8004e34:	4313      	orrs	r3, r2
 8004e36:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8004e38:	4b1f      	ldr	r3, [pc, #124]	; (8004eb8 <HAL_GPIO_Init+0x2b8>)
 8004e3a:	693a      	ldr	r2, [r7, #16]
 8004e3c:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 8004e3e:	4a1e      	ldr	r2, [pc, #120]	; (8004eb8 <HAL_GPIO_Init+0x2b8>)
 8004e40:	2384      	movs	r3, #132	; 0x84
 8004e42:	58d3      	ldr	r3, [r2, r3]
 8004e44:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8004e46:	68fb      	ldr	r3, [r7, #12]
 8004e48:	43da      	mvns	r2, r3
 8004e4a:	693b      	ldr	r3, [r7, #16]
 8004e4c:	4013      	ands	r3, r2
 8004e4e:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8004e50:	683b      	ldr	r3, [r7, #0]
 8004e52:	685a      	ldr	r2, [r3, #4]
 8004e54:	2380      	movs	r3, #128	; 0x80
 8004e56:	029b      	lsls	r3, r3, #10
 8004e58:	4013      	ands	r3, r2
 8004e5a:	d003      	beq.n	8004e64 <HAL_GPIO_Init+0x264>
        {
          temp |= iocurrent;
 8004e5c:	693a      	ldr	r2, [r7, #16]
 8004e5e:	68fb      	ldr	r3, [r7, #12]
 8004e60:	4313      	orrs	r3, r2
 8004e62:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8004e64:	4914      	ldr	r1, [pc, #80]	; (8004eb8 <HAL_GPIO_Init+0x2b8>)
 8004e66:	2284      	movs	r2, #132	; 0x84
 8004e68:	693b      	ldr	r3, [r7, #16]
 8004e6a:	508b      	str	r3, [r1, r2]

        temp = EXTI->IMR1;
 8004e6c:	4a12      	ldr	r2, [pc, #72]	; (8004eb8 <HAL_GPIO_Init+0x2b8>)
 8004e6e:	2380      	movs	r3, #128	; 0x80
 8004e70:	58d3      	ldr	r3, [r2, r3]
 8004e72:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8004e74:	68fb      	ldr	r3, [r7, #12]
 8004e76:	43da      	mvns	r2, r3
 8004e78:	693b      	ldr	r3, [r7, #16]
 8004e7a:	4013      	ands	r3, r2
 8004e7c:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8004e7e:	683b      	ldr	r3, [r7, #0]
 8004e80:	685a      	ldr	r2, [r3, #4]
 8004e82:	2380      	movs	r3, #128	; 0x80
 8004e84:	025b      	lsls	r3, r3, #9
 8004e86:	4013      	ands	r3, r2
 8004e88:	d003      	beq.n	8004e92 <HAL_GPIO_Init+0x292>
        {
          temp |= iocurrent;
 8004e8a:	693a      	ldr	r2, [r7, #16]
 8004e8c:	68fb      	ldr	r3, [r7, #12]
 8004e8e:	4313      	orrs	r3, r2
 8004e90:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8004e92:	4909      	ldr	r1, [pc, #36]	; (8004eb8 <HAL_GPIO_Init+0x2b8>)
 8004e94:	2280      	movs	r2, #128	; 0x80
 8004e96:	693b      	ldr	r3, [r7, #16]
 8004e98:	508b      	str	r3, [r1, r2]
      }
    }

    position++;
 8004e9a:	697b      	ldr	r3, [r7, #20]
 8004e9c:	3301      	adds	r3, #1
 8004e9e:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8004ea0:	683b      	ldr	r3, [r7, #0]
 8004ea2:	681a      	ldr	r2, [r3, #0]
 8004ea4:	697b      	ldr	r3, [r7, #20]
 8004ea6:	40da      	lsrs	r2, r3
 8004ea8:	1e13      	subs	r3, r2, #0
 8004eaa:	d000      	beq.n	8004eae <HAL_GPIO_Init+0x2ae>
 8004eac:	e6b0      	b.n	8004c10 <HAL_GPIO_Init+0x10>
  }
}
 8004eae:	46c0      	nop			; (mov r8, r8)
 8004eb0:	46c0      	nop			; (mov r8, r8)
 8004eb2:	46bd      	mov	sp, r7
 8004eb4:	b006      	add	sp, #24
 8004eb6:	bd80      	pop	{r7, pc}
 8004eb8:	40021800 	.word	0x40021800
 8004ebc:	50000400 	.word	0x50000400
 8004ec0:	50000800 	.word	0x50000800
 8004ec4:	50000c00 	.word	0x50000c00

08004ec8 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8004ec8:	b580      	push	{r7, lr}
 8004eca:	b082      	sub	sp, #8
 8004ecc:	af00      	add	r7, sp, #0
 8004ece:	6078      	str	r0, [r7, #4]
 8004ed0:	0008      	movs	r0, r1
 8004ed2:	0011      	movs	r1, r2
 8004ed4:	1cbb      	adds	r3, r7, #2
 8004ed6:	1c02      	adds	r2, r0, #0
 8004ed8:	801a      	strh	r2, [r3, #0]
 8004eda:	1c7b      	adds	r3, r7, #1
 8004edc:	1c0a      	adds	r2, r1, #0
 8004ede:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8004ee0:	1c7b      	adds	r3, r7, #1
 8004ee2:	781b      	ldrb	r3, [r3, #0]
 8004ee4:	2b00      	cmp	r3, #0
 8004ee6:	d004      	beq.n	8004ef2 <HAL_GPIO_WritePin+0x2a>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8004ee8:	1cbb      	adds	r3, r7, #2
 8004eea:	881a      	ldrh	r2, [r3, #0]
 8004eec:	687b      	ldr	r3, [r7, #4]
 8004eee:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8004ef0:	e003      	b.n	8004efa <HAL_GPIO_WritePin+0x32>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8004ef2:	1cbb      	adds	r3, r7, #2
 8004ef4:	881a      	ldrh	r2, [r3, #0]
 8004ef6:	687b      	ldr	r3, [r7, #4]
 8004ef8:	629a      	str	r2, [r3, #40]	; 0x28
}
 8004efa:	46c0      	nop			; (mov r8, r8)
 8004efc:	46bd      	mov	sp, r7
 8004efe:	b002      	add	sp, #8
 8004f00:	bd80      	pop	{r7, pc}
	...

08004f04 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        6 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8004f04:	b580      	push	{r7, lr}
 8004f06:	b084      	sub	sp, #16
 8004f08:	af00      	add	r7, sp, #0
 8004f0a:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  /* Modify voltage scaling range */
  MODIFY_REG(PWR->CR1, PWR_CR1_VOS, VoltageScaling);
 8004f0c:	4b19      	ldr	r3, [pc, #100]	; (8004f74 <HAL_PWREx_ControlVoltageScaling+0x70>)
 8004f0e:	681b      	ldr	r3, [r3, #0]
 8004f10:	4a19      	ldr	r2, [pc, #100]	; (8004f78 <HAL_PWREx_ControlVoltageScaling+0x74>)
 8004f12:	4013      	ands	r3, r2
 8004f14:	0019      	movs	r1, r3
 8004f16:	4b17      	ldr	r3, [pc, #92]	; (8004f74 <HAL_PWREx_ControlVoltageScaling+0x70>)
 8004f18:	687a      	ldr	r2, [r7, #4]
 8004f1a:	430a      	orrs	r2, r1
 8004f1c:	601a      	str	r2, [r3, #0]

  /* In case of Range 1 selected, we need to ensure that main regulator reaches new value */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8004f1e:	687a      	ldr	r2, [r7, #4]
 8004f20:	2380      	movs	r3, #128	; 0x80
 8004f22:	009b      	lsls	r3, r3, #2
 8004f24:	429a      	cmp	r2, r3
 8004f26:	d11f      	bne.n	8004f68 <HAL_PWREx_ControlVoltageScaling+0x64>
  {
    /* Set timeout value */
    wait_loop_index = ((PWR_VOSF_SETTING_DELAY_6_US * SystemCoreClock) / 1000000U) + 1U;
 8004f28:	4b14      	ldr	r3, [pc, #80]	; (8004f7c <HAL_PWREx_ControlVoltageScaling+0x78>)
 8004f2a:	681a      	ldr	r2, [r3, #0]
 8004f2c:	0013      	movs	r3, r2
 8004f2e:	005b      	lsls	r3, r3, #1
 8004f30:	189b      	adds	r3, r3, r2
 8004f32:	005b      	lsls	r3, r3, #1
 8004f34:	4912      	ldr	r1, [pc, #72]	; (8004f80 <HAL_PWREx_ControlVoltageScaling+0x7c>)
 8004f36:	0018      	movs	r0, r3
 8004f38:	f7fb f8e2 	bl	8000100 <__udivsi3>
 8004f3c:	0003      	movs	r3, r0
 8004f3e:	3301      	adds	r3, #1
 8004f40:	60fb      	str	r3, [r7, #12]

    /* Wait until VOSF is reset */
    while (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8004f42:	e008      	b.n	8004f56 <HAL_PWREx_ControlVoltageScaling+0x52>
    {
      if (wait_loop_index != 0U)
 8004f44:	68fb      	ldr	r3, [r7, #12]
 8004f46:	2b00      	cmp	r3, #0
 8004f48:	d003      	beq.n	8004f52 <HAL_PWREx_ControlVoltageScaling+0x4e>
      {
        wait_loop_index--;
 8004f4a:	68fb      	ldr	r3, [r7, #12]
 8004f4c:	3b01      	subs	r3, #1
 8004f4e:	60fb      	str	r3, [r7, #12]
 8004f50:	e001      	b.n	8004f56 <HAL_PWREx_ControlVoltageScaling+0x52>
      }
      else
      {
        return HAL_TIMEOUT;
 8004f52:	2303      	movs	r3, #3
 8004f54:	e009      	b.n	8004f6a <HAL_PWREx_ControlVoltageScaling+0x66>
    while (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8004f56:	4b07      	ldr	r3, [pc, #28]	; (8004f74 <HAL_PWREx_ControlVoltageScaling+0x70>)
 8004f58:	695a      	ldr	r2, [r3, #20]
 8004f5a:	2380      	movs	r3, #128	; 0x80
 8004f5c:	00db      	lsls	r3, r3, #3
 8004f5e:	401a      	ands	r2, r3
 8004f60:	2380      	movs	r3, #128	; 0x80
 8004f62:	00db      	lsls	r3, r3, #3
 8004f64:	429a      	cmp	r2, r3
 8004f66:	d0ed      	beq.n	8004f44 <HAL_PWREx_ControlVoltageScaling+0x40>
      }
    }
  }

  return HAL_OK;
 8004f68:	2300      	movs	r3, #0
}
 8004f6a:	0018      	movs	r0, r3
 8004f6c:	46bd      	mov	sp, r7
 8004f6e:	b004      	add	sp, #16
 8004f70:	bd80      	pop	{r7, pc}
 8004f72:	46c0      	nop			; (mov r8, r8)
 8004f74:	40007000 	.word	0x40007000
 8004f78:	fffff9ff 	.word	0xfffff9ff
 8004f7c:	20000004 	.word	0x20000004
 8004f80:	000f4240 	.word	0x000f4240

08004f84 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to LSE Off
  *         first and then to LSE On or LSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8004f84:	b580      	push	{r7, lr}
 8004f86:	b088      	sub	sp, #32
 8004f88:	af00      	add	r7, sp, #0
 8004f8a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8004f8c:	687b      	ldr	r3, [r7, #4]
 8004f8e:	2b00      	cmp	r3, #0
 8004f90:	d101      	bne.n	8004f96 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8004f92:	2301      	movs	r3, #1
 8004f94:	e2f3      	b.n	800557e <HAL_RCC_OscConfig+0x5fa>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8004f96:	687b      	ldr	r3, [r7, #4]
 8004f98:	681b      	ldr	r3, [r3, #0]
 8004f9a:	2201      	movs	r2, #1
 8004f9c:	4013      	ands	r3, r2
 8004f9e:	d100      	bne.n	8004fa2 <HAL_RCC_OscConfig+0x1e>
 8004fa0:	e07c      	b.n	800509c <HAL_RCC_OscConfig+0x118>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8004fa2:	4bc3      	ldr	r3, [pc, #780]	; (80052b0 <HAL_RCC_OscConfig+0x32c>)
 8004fa4:	689b      	ldr	r3, [r3, #8]
 8004fa6:	2238      	movs	r2, #56	; 0x38
 8004fa8:	4013      	ands	r3, r2
 8004faa:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8004fac:	4bc0      	ldr	r3, [pc, #768]	; (80052b0 <HAL_RCC_OscConfig+0x32c>)
 8004fae:	68db      	ldr	r3, [r3, #12]
 8004fb0:	2203      	movs	r2, #3
 8004fb2:	4013      	ands	r3, r2
 8004fb4:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckcfg == RCC_PLLSOURCE_HSE))
 8004fb6:	69bb      	ldr	r3, [r7, #24]
 8004fb8:	2b10      	cmp	r3, #16
 8004fba:	d102      	bne.n	8004fc2 <HAL_RCC_OscConfig+0x3e>
 8004fbc:	697b      	ldr	r3, [r7, #20]
 8004fbe:	2b03      	cmp	r3, #3
 8004fc0:	d002      	beq.n	8004fc8 <HAL_RCC_OscConfig+0x44>
        || (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSE))
 8004fc2:	69bb      	ldr	r3, [r7, #24]
 8004fc4:	2b08      	cmp	r3, #8
 8004fc6:	d10b      	bne.n	8004fe0 <HAL_RCC_OscConfig+0x5c>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004fc8:	4bb9      	ldr	r3, [pc, #740]	; (80052b0 <HAL_RCC_OscConfig+0x32c>)
 8004fca:	681a      	ldr	r2, [r3, #0]
 8004fcc:	2380      	movs	r3, #128	; 0x80
 8004fce:	029b      	lsls	r3, r3, #10
 8004fd0:	4013      	ands	r3, r2
 8004fd2:	d062      	beq.n	800509a <HAL_RCC_OscConfig+0x116>
 8004fd4:	687b      	ldr	r3, [r7, #4]
 8004fd6:	685b      	ldr	r3, [r3, #4]
 8004fd8:	2b00      	cmp	r3, #0
 8004fda:	d15e      	bne.n	800509a <HAL_RCC_OscConfig+0x116>
      {
        return HAL_ERROR;
 8004fdc:	2301      	movs	r3, #1
 8004fde:	e2ce      	b.n	800557e <HAL_RCC_OscConfig+0x5fa>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8004fe0:	687b      	ldr	r3, [r7, #4]
 8004fe2:	685a      	ldr	r2, [r3, #4]
 8004fe4:	2380      	movs	r3, #128	; 0x80
 8004fe6:	025b      	lsls	r3, r3, #9
 8004fe8:	429a      	cmp	r2, r3
 8004fea:	d107      	bne.n	8004ffc <HAL_RCC_OscConfig+0x78>
 8004fec:	4bb0      	ldr	r3, [pc, #704]	; (80052b0 <HAL_RCC_OscConfig+0x32c>)
 8004fee:	681a      	ldr	r2, [r3, #0]
 8004ff0:	4baf      	ldr	r3, [pc, #700]	; (80052b0 <HAL_RCC_OscConfig+0x32c>)
 8004ff2:	2180      	movs	r1, #128	; 0x80
 8004ff4:	0249      	lsls	r1, r1, #9
 8004ff6:	430a      	orrs	r2, r1
 8004ff8:	601a      	str	r2, [r3, #0]
 8004ffa:	e020      	b.n	800503e <HAL_RCC_OscConfig+0xba>
 8004ffc:	687b      	ldr	r3, [r7, #4]
 8004ffe:	685a      	ldr	r2, [r3, #4]
 8005000:	23a0      	movs	r3, #160	; 0xa0
 8005002:	02db      	lsls	r3, r3, #11
 8005004:	429a      	cmp	r2, r3
 8005006:	d10e      	bne.n	8005026 <HAL_RCC_OscConfig+0xa2>
 8005008:	4ba9      	ldr	r3, [pc, #676]	; (80052b0 <HAL_RCC_OscConfig+0x32c>)
 800500a:	681a      	ldr	r2, [r3, #0]
 800500c:	4ba8      	ldr	r3, [pc, #672]	; (80052b0 <HAL_RCC_OscConfig+0x32c>)
 800500e:	2180      	movs	r1, #128	; 0x80
 8005010:	02c9      	lsls	r1, r1, #11
 8005012:	430a      	orrs	r2, r1
 8005014:	601a      	str	r2, [r3, #0]
 8005016:	4ba6      	ldr	r3, [pc, #664]	; (80052b0 <HAL_RCC_OscConfig+0x32c>)
 8005018:	681a      	ldr	r2, [r3, #0]
 800501a:	4ba5      	ldr	r3, [pc, #660]	; (80052b0 <HAL_RCC_OscConfig+0x32c>)
 800501c:	2180      	movs	r1, #128	; 0x80
 800501e:	0249      	lsls	r1, r1, #9
 8005020:	430a      	orrs	r2, r1
 8005022:	601a      	str	r2, [r3, #0]
 8005024:	e00b      	b.n	800503e <HAL_RCC_OscConfig+0xba>
 8005026:	4ba2      	ldr	r3, [pc, #648]	; (80052b0 <HAL_RCC_OscConfig+0x32c>)
 8005028:	681a      	ldr	r2, [r3, #0]
 800502a:	4ba1      	ldr	r3, [pc, #644]	; (80052b0 <HAL_RCC_OscConfig+0x32c>)
 800502c:	49a1      	ldr	r1, [pc, #644]	; (80052b4 <HAL_RCC_OscConfig+0x330>)
 800502e:	400a      	ands	r2, r1
 8005030:	601a      	str	r2, [r3, #0]
 8005032:	4b9f      	ldr	r3, [pc, #636]	; (80052b0 <HAL_RCC_OscConfig+0x32c>)
 8005034:	681a      	ldr	r2, [r3, #0]
 8005036:	4b9e      	ldr	r3, [pc, #632]	; (80052b0 <HAL_RCC_OscConfig+0x32c>)
 8005038:	499f      	ldr	r1, [pc, #636]	; (80052b8 <HAL_RCC_OscConfig+0x334>)
 800503a:	400a      	ands	r2, r1
 800503c:	601a      	str	r2, [r3, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800503e:	687b      	ldr	r3, [r7, #4]
 8005040:	685b      	ldr	r3, [r3, #4]
 8005042:	2b00      	cmp	r3, #0
 8005044:	d014      	beq.n	8005070 <HAL_RCC_OscConfig+0xec>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005046:	f7fe fdbb 	bl	8003bc0 <HAL_GetTick>
 800504a:	0003      	movs	r3, r0
 800504c:	613b      	str	r3, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800504e:	e008      	b.n	8005062 <HAL_RCC_OscConfig+0xde>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8005050:	f7fe fdb6 	bl	8003bc0 <HAL_GetTick>
 8005054:	0002      	movs	r2, r0
 8005056:	693b      	ldr	r3, [r7, #16]
 8005058:	1ad3      	subs	r3, r2, r3
 800505a:	2b64      	cmp	r3, #100	; 0x64
 800505c:	d901      	bls.n	8005062 <HAL_RCC_OscConfig+0xde>
          {
            return HAL_TIMEOUT;
 800505e:	2303      	movs	r3, #3
 8005060:	e28d      	b.n	800557e <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8005062:	4b93      	ldr	r3, [pc, #588]	; (80052b0 <HAL_RCC_OscConfig+0x32c>)
 8005064:	681a      	ldr	r2, [r3, #0]
 8005066:	2380      	movs	r3, #128	; 0x80
 8005068:	029b      	lsls	r3, r3, #10
 800506a:	4013      	ands	r3, r2
 800506c:	d0f0      	beq.n	8005050 <HAL_RCC_OscConfig+0xcc>
 800506e:	e015      	b.n	800509c <HAL_RCC_OscConfig+0x118>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005070:	f7fe fda6 	bl	8003bc0 <HAL_GetTick>
 8005074:	0003      	movs	r3, r0
 8005076:	613b      	str	r3, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8005078:	e008      	b.n	800508c <HAL_RCC_OscConfig+0x108>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800507a:	f7fe fda1 	bl	8003bc0 <HAL_GetTick>
 800507e:	0002      	movs	r2, r0
 8005080:	693b      	ldr	r3, [r7, #16]
 8005082:	1ad3      	subs	r3, r2, r3
 8005084:	2b64      	cmp	r3, #100	; 0x64
 8005086:	d901      	bls.n	800508c <HAL_RCC_OscConfig+0x108>
          {
            return HAL_TIMEOUT;
 8005088:	2303      	movs	r3, #3
 800508a:	e278      	b.n	800557e <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800508c:	4b88      	ldr	r3, [pc, #544]	; (80052b0 <HAL_RCC_OscConfig+0x32c>)
 800508e:	681a      	ldr	r2, [r3, #0]
 8005090:	2380      	movs	r3, #128	; 0x80
 8005092:	029b      	lsls	r3, r3, #10
 8005094:	4013      	ands	r3, r2
 8005096:	d1f0      	bne.n	800507a <HAL_RCC_OscConfig+0xf6>
 8005098:	e000      	b.n	800509c <HAL_RCC_OscConfig+0x118>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800509a:	46c0      	nop			; (mov r8, r8)
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800509c:	687b      	ldr	r3, [r7, #4]
 800509e:	681b      	ldr	r3, [r3, #0]
 80050a0:	2202      	movs	r2, #2
 80050a2:	4013      	ands	r3, r2
 80050a4:	d100      	bne.n	80050a8 <HAL_RCC_OscConfig+0x124>
 80050a6:	e099      	b.n	80051dc <HAL_RCC_OscConfig+0x258>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    assert_param(IS_RCC_HSIDIV(RCC_OscInitStruct->HSIDiv));

    /* Check if HSI16 is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80050a8:	4b81      	ldr	r3, [pc, #516]	; (80052b0 <HAL_RCC_OscConfig+0x32c>)
 80050aa:	689b      	ldr	r3, [r3, #8]
 80050ac:	2238      	movs	r2, #56	; 0x38
 80050ae:	4013      	ands	r3, r2
 80050b0:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 80050b2:	4b7f      	ldr	r3, [pc, #508]	; (80052b0 <HAL_RCC_OscConfig+0x32c>)
 80050b4:	68db      	ldr	r3, [r3, #12]
 80050b6:	2203      	movs	r2, #3
 80050b8:	4013      	ands	r3, r2
 80050ba:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckcfg == RCC_PLLSOURCE_HSI))
 80050bc:	69bb      	ldr	r3, [r7, #24]
 80050be:	2b10      	cmp	r3, #16
 80050c0:	d102      	bne.n	80050c8 <HAL_RCC_OscConfig+0x144>
 80050c2:	697b      	ldr	r3, [r7, #20]
 80050c4:	2b02      	cmp	r3, #2
 80050c6:	d002      	beq.n	80050ce <HAL_RCC_OscConfig+0x14a>
        || (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI))
 80050c8:	69bb      	ldr	r3, [r7, #24]
 80050ca:	2b00      	cmp	r3, #0
 80050cc:	d135      	bne.n	800513a <HAL_RCC_OscConfig+0x1b6>
    {
      /* When HSI is used as system clock or as PLL input clock it can not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80050ce:	4b78      	ldr	r3, [pc, #480]	; (80052b0 <HAL_RCC_OscConfig+0x32c>)
 80050d0:	681a      	ldr	r2, [r3, #0]
 80050d2:	2380      	movs	r3, #128	; 0x80
 80050d4:	00db      	lsls	r3, r3, #3
 80050d6:	4013      	ands	r3, r2
 80050d8:	d005      	beq.n	80050e6 <HAL_RCC_OscConfig+0x162>
 80050da:	687b      	ldr	r3, [r7, #4]
 80050dc:	68db      	ldr	r3, [r3, #12]
 80050de:	2b00      	cmp	r3, #0
 80050e0:	d101      	bne.n	80050e6 <HAL_RCC_OscConfig+0x162>
      {
        return HAL_ERROR;
 80050e2:	2301      	movs	r3, #1
 80050e4:	e24b      	b.n	800557e <HAL_RCC_OscConfig+0x5fa>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80050e6:	4b72      	ldr	r3, [pc, #456]	; (80052b0 <HAL_RCC_OscConfig+0x32c>)
 80050e8:	685b      	ldr	r3, [r3, #4]
 80050ea:	4a74      	ldr	r2, [pc, #464]	; (80052bc <HAL_RCC_OscConfig+0x338>)
 80050ec:	4013      	ands	r3, r2
 80050ee:	0019      	movs	r1, r3
 80050f0:	687b      	ldr	r3, [r7, #4]
 80050f2:	695b      	ldr	r3, [r3, #20]
 80050f4:	021a      	lsls	r2, r3, #8
 80050f6:	4b6e      	ldr	r3, [pc, #440]	; (80052b0 <HAL_RCC_OscConfig+0x32c>)
 80050f8:	430a      	orrs	r2, r1
 80050fa:	605a      	str	r2, [r3, #4]

        if (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI)
 80050fc:	69bb      	ldr	r3, [r7, #24]
 80050fe:	2b00      	cmp	r3, #0
 8005100:	d112      	bne.n	8005128 <HAL_RCC_OscConfig+0x1a4>
        {
          /* Adjust the HSI16 division factor */
          __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIDiv);
 8005102:	4b6b      	ldr	r3, [pc, #428]	; (80052b0 <HAL_RCC_OscConfig+0x32c>)
 8005104:	681b      	ldr	r3, [r3, #0]
 8005106:	4a6e      	ldr	r2, [pc, #440]	; (80052c0 <HAL_RCC_OscConfig+0x33c>)
 8005108:	4013      	ands	r3, r2
 800510a:	0019      	movs	r1, r3
 800510c:	687b      	ldr	r3, [r7, #4]
 800510e:	691a      	ldr	r2, [r3, #16]
 8005110:	4b67      	ldr	r3, [pc, #412]	; (80052b0 <HAL_RCC_OscConfig+0x32c>)
 8005112:	430a      	orrs	r2, r1
 8005114:	601a      	str	r2, [r3, #0]

          /* Update the SystemCoreClock global variable with HSISYS value  */
          SystemCoreClock = (HSI_VALUE / (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos)));
 8005116:	4b66      	ldr	r3, [pc, #408]	; (80052b0 <HAL_RCC_OscConfig+0x32c>)
 8005118:	681b      	ldr	r3, [r3, #0]
 800511a:	0adb      	lsrs	r3, r3, #11
 800511c:	2207      	movs	r2, #7
 800511e:	4013      	ands	r3, r2
 8005120:	4a68      	ldr	r2, [pc, #416]	; (80052c4 <HAL_RCC_OscConfig+0x340>)
 8005122:	40da      	lsrs	r2, r3
 8005124:	4b68      	ldr	r3, [pc, #416]	; (80052c8 <HAL_RCC_OscConfig+0x344>)
 8005126:	601a      	str	r2, [r3, #0]
        }

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 8005128:	4b68      	ldr	r3, [pc, #416]	; (80052cc <HAL_RCC_OscConfig+0x348>)
 800512a:	681b      	ldr	r3, [r3, #0]
 800512c:	0018      	movs	r0, r3
 800512e:	f7fe fceb 	bl	8003b08 <HAL_InitTick>
 8005132:	1e03      	subs	r3, r0, #0
 8005134:	d051      	beq.n	80051da <HAL_RCC_OscConfig+0x256>
        {
          return HAL_ERROR;
 8005136:	2301      	movs	r3, #1
 8005138:	e221      	b.n	800557e <HAL_RCC_OscConfig+0x5fa>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 800513a:	687b      	ldr	r3, [r7, #4]
 800513c:	68db      	ldr	r3, [r3, #12]
 800513e:	2b00      	cmp	r3, #0
 8005140:	d030      	beq.n	80051a4 <HAL_RCC_OscConfig+0x220>
      {
        /* Configure the HSI16 division factor */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIDiv);
 8005142:	4b5b      	ldr	r3, [pc, #364]	; (80052b0 <HAL_RCC_OscConfig+0x32c>)
 8005144:	681b      	ldr	r3, [r3, #0]
 8005146:	4a5e      	ldr	r2, [pc, #376]	; (80052c0 <HAL_RCC_OscConfig+0x33c>)
 8005148:	4013      	ands	r3, r2
 800514a:	0019      	movs	r1, r3
 800514c:	687b      	ldr	r3, [r7, #4]
 800514e:	691a      	ldr	r2, [r3, #16]
 8005150:	4b57      	ldr	r3, [pc, #348]	; (80052b0 <HAL_RCC_OscConfig+0x32c>)
 8005152:	430a      	orrs	r2, r1
 8005154:	601a      	str	r2, [r3, #0]

        /* Enable the Internal High Speed oscillator (HSI16). */
        __HAL_RCC_HSI_ENABLE();
 8005156:	4b56      	ldr	r3, [pc, #344]	; (80052b0 <HAL_RCC_OscConfig+0x32c>)
 8005158:	681a      	ldr	r2, [r3, #0]
 800515a:	4b55      	ldr	r3, [pc, #340]	; (80052b0 <HAL_RCC_OscConfig+0x32c>)
 800515c:	2180      	movs	r1, #128	; 0x80
 800515e:	0049      	lsls	r1, r1, #1
 8005160:	430a      	orrs	r2, r1
 8005162:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005164:	f7fe fd2c 	bl	8003bc0 <HAL_GetTick>
 8005168:	0003      	movs	r3, r0
 800516a:	613b      	str	r3, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800516c:	e008      	b.n	8005180 <HAL_RCC_OscConfig+0x1fc>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800516e:	f7fe fd27 	bl	8003bc0 <HAL_GetTick>
 8005172:	0002      	movs	r2, r0
 8005174:	693b      	ldr	r3, [r7, #16]
 8005176:	1ad3      	subs	r3, r2, r3
 8005178:	2b02      	cmp	r3, #2
 800517a:	d901      	bls.n	8005180 <HAL_RCC_OscConfig+0x1fc>
          {
            return HAL_TIMEOUT;
 800517c:	2303      	movs	r3, #3
 800517e:	e1fe      	b.n	800557e <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8005180:	4b4b      	ldr	r3, [pc, #300]	; (80052b0 <HAL_RCC_OscConfig+0x32c>)
 8005182:	681a      	ldr	r2, [r3, #0]
 8005184:	2380      	movs	r3, #128	; 0x80
 8005186:	00db      	lsls	r3, r3, #3
 8005188:	4013      	ands	r3, r2
 800518a:	d0f0      	beq.n	800516e <HAL_RCC_OscConfig+0x1ea>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800518c:	4b48      	ldr	r3, [pc, #288]	; (80052b0 <HAL_RCC_OscConfig+0x32c>)
 800518e:	685b      	ldr	r3, [r3, #4]
 8005190:	4a4a      	ldr	r2, [pc, #296]	; (80052bc <HAL_RCC_OscConfig+0x338>)
 8005192:	4013      	ands	r3, r2
 8005194:	0019      	movs	r1, r3
 8005196:	687b      	ldr	r3, [r7, #4]
 8005198:	695b      	ldr	r3, [r3, #20]
 800519a:	021a      	lsls	r2, r3, #8
 800519c:	4b44      	ldr	r3, [pc, #272]	; (80052b0 <HAL_RCC_OscConfig+0x32c>)
 800519e:	430a      	orrs	r2, r1
 80051a0:	605a      	str	r2, [r3, #4]
 80051a2:	e01b      	b.n	80051dc <HAL_RCC_OscConfig+0x258>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI16). */
        __HAL_RCC_HSI_DISABLE();
 80051a4:	4b42      	ldr	r3, [pc, #264]	; (80052b0 <HAL_RCC_OscConfig+0x32c>)
 80051a6:	681a      	ldr	r2, [r3, #0]
 80051a8:	4b41      	ldr	r3, [pc, #260]	; (80052b0 <HAL_RCC_OscConfig+0x32c>)
 80051aa:	4949      	ldr	r1, [pc, #292]	; (80052d0 <HAL_RCC_OscConfig+0x34c>)
 80051ac:	400a      	ands	r2, r1
 80051ae:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80051b0:	f7fe fd06 	bl	8003bc0 <HAL_GetTick>
 80051b4:	0003      	movs	r3, r0
 80051b6:	613b      	str	r3, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80051b8:	e008      	b.n	80051cc <HAL_RCC_OscConfig+0x248>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80051ba:	f7fe fd01 	bl	8003bc0 <HAL_GetTick>
 80051be:	0002      	movs	r2, r0
 80051c0:	693b      	ldr	r3, [r7, #16]
 80051c2:	1ad3      	subs	r3, r2, r3
 80051c4:	2b02      	cmp	r3, #2
 80051c6:	d901      	bls.n	80051cc <HAL_RCC_OscConfig+0x248>
          {
            return HAL_TIMEOUT;
 80051c8:	2303      	movs	r3, #3
 80051ca:	e1d8      	b.n	800557e <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80051cc:	4b38      	ldr	r3, [pc, #224]	; (80052b0 <HAL_RCC_OscConfig+0x32c>)
 80051ce:	681a      	ldr	r2, [r3, #0]
 80051d0:	2380      	movs	r3, #128	; 0x80
 80051d2:	00db      	lsls	r3, r3, #3
 80051d4:	4013      	ands	r3, r2
 80051d6:	d1f0      	bne.n	80051ba <HAL_RCC_OscConfig+0x236>
 80051d8:	e000      	b.n	80051dc <HAL_RCC_OscConfig+0x258>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80051da:	46c0      	nop			; (mov r8, r8)
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80051dc:	687b      	ldr	r3, [r7, #4]
 80051de:	681b      	ldr	r3, [r3, #0]
 80051e0:	2208      	movs	r2, #8
 80051e2:	4013      	ands	r3, r2
 80051e4:	d047      	beq.n	8005276 <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check if LSI is used as system clock */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSI)
 80051e6:	4b32      	ldr	r3, [pc, #200]	; (80052b0 <HAL_RCC_OscConfig+0x32c>)
 80051e8:	689b      	ldr	r3, [r3, #8]
 80051ea:	2238      	movs	r2, #56	; 0x38
 80051ec:	4013      	ands	r3, r2
 80051ee:	2b18      	cmp	r3, #24
 80051f0:	d10a      	bne.n	8005208 <HAL_RCC_OscConfig+0x284>
    {
      /* When LSI is used as system clock it will not be disabled */
      if ((((RCC->CSR) & RCC_CSR_LSIRDY) != 0U) && (RCC_OscInitStruct->LSIState == RCC_LSI_OFF))
 80051f2:	4b2f      	ldr	r3, [pc, #188]	; (80052b0 <HAL_RCC_OscConfig+0x32c>)
 80051f4:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80051f6:	2202      	movs	r2, #2
 80051f8:	4013      	ands	r3, r2
 80051fa:	d03c      	beq.n	8005276 <HAL_RCC_OscConfig+0x2f2>
 80051fc:	687b      	ldr	r3, [r7, #4]
 80051fe:	699b      	ldr	r3, [r3, #24]
 8005200:	2b00      	cmp	r3, #0
 8005202:	d138      	bne.n	8005276 <HAL_RCC_OscConfig+0x2f2>
      {
        return HAL_ERROR;
 8005204:	2301      	movs	r3, #1
 8005206:	e1ba      	b.n	800557e <HAL_RCC_OscConfig+0x5fa>
      }
    }
    else
    {
      /* Check the LSI State */
      if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8005208:	687b      	ldr	r3, [r7, #4]
 800520a:	699b      	ldr	r3, [r3, #24]
 800520c:	2b00      	cmp	r3, #0
 800520e:	d019      	beq.n	8005244 <HAL_RCC_OscConfig+0x2c0>
      {
        /* Enable the Internal Low Speed oscillator (LSI). */
        __HAL_RCC_LSI_ENABLE();
 8005210:	4b27      	ldr	r3, [pc, #156]	; (80052b0 <HAL_RCC_OscConfig+0x32c>)
 8005212:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8005214:	4b26      	ldr	r3, [pc, #152]	; (80052b0 <HAL_RCC_OscConfig+0x32c>)
 8005216:	2101      	movs	r1, #1
 8005218:	430a      	orrs	r2, r1
 800521a:	661a      	str	r2, [r3, #96]	; 0x60

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800521c:	f7fe fcd0 	bl	8003bc0 <HAL_GetTick>
 8005220:	0003      	movs	r3, r0
 8005222:	613b      	str	r3, [r7, #16]

        /* Wait till LSI is ready */
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8005224:	e008      	b.n	8005238 <HAL_RCC_OscConfig+0x2b4>
        {
          if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8005226:	f7fe fccb 	bl	8003bc0 <HAL_GetTick>
 800522a:	0002      	movs	r2, r0
 800522c:	693b      	ldr	r3, [r7, #16]
 800522e:	1ad3      	subs	r3, r2, r3
 8005230:	2b02      	cmp	r3, #2
 8005232:	d901      	bls.n	8005238 <HAL_RCC_OscConfig+0x2b4>
          {
            return HAL_TIMEOUT;
 8005234:	2303      	movs	r3, #3
 8005236:	e1a2      	b.n	800557e <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8005238:	4b1d      	ldr	r3, [pc, #116]	; (80052b0 <HAL_RCC_OscConfig+0x32c>)
 800523a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800523c:	2202      	movs	r2, #2
 800523e:	4013      	ands	r3, r2
 8005240:	d0f1      	beq.n	8005226 <HAL_RCC_OscConfig+0x2a2>
 8005242:	e018      	b.n	8005276 <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Disable the Internal Low Speed oscillator (LSI). */
        __HAL_RCC_LSI_DISABLE();
 8005244:	4b1a      	ldr	r3, [pc, #104]	; (80052b0 <HAL_RCC_OscConfig+0x32c>)
 8005246:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8005248:	4b19      	ldr	r3, [pc, #100]	; (80052b0 <HAL_RCC_OscConfig+0x32c>)
 800524a:	2101      	movs	r1, #1
 800524c:	438a      	bics	r2, r1
 800524e:	661a      	str	r2, [r3, #96]	; 0x60

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005250:	f7fe fcb6 	bl	8003bc0 <HAL_GetTick>
 8005254:	0003      	movs	r3, r0
 8005256:	613b      	str	r3, [r7, #16]

        /* Wait till LSI is disabled */
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8005258:	e008      	b.n	800526c <HAL_RCC_OscConfig+0x2e8>
        {
          if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800525a:	f7fe fcb1 	bl	8003bc0 <HAL_GetTick>
 800525e:	0002      	movs	r2, r0
 8005260:	693b      	ldr	r3, [r7, #16]
 8005262:	1ad3      	subs	r3, r2, r3
 8005264:	2b02      	cmp	r3, #2
 8005266:	d901      	bls.n	800526c <HAL_RCC_OscConfig+0x2e8>
          {
            return HAL_TIMEOUT;
 8005268:	2303      	movs	r3, #3
 800526a:	e188      	b.n	800557e <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 800526c:	4b10      	ldr	r3, [pc, #64]	; (80052b0 <HAL_RCC_OscConfig+0x32c>)
 800526e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005270:	2202      	movs	r2, #2
 8005272:	4013      	ands	r3, r2
 8005274:	d1f1      	bne.n	800525a <HAL_RCC_OscConfig+0x2d6>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8005276:	687b      	ldr	r3, [r7, #4]
 8005278:	681b      	ldr	r3, [r3, #0]
 800527a:	2204      	movs	r2, #4
 800527c:	4013      	ands	r3, r2
 800527e:	d100      	bne.n	8005282 <HAL_RCC_OscConfig+0x2fe>
 8005280:	e0c6      	b.n	8005410 <HAL_RCC_OscConfig+0x48c>
  {
    FlagStatus       pwrclkchanged = RESET;
 8005282:	231f      	movs	r3, #31
 8005284:	18fb      	adds	r3, r7, r3
 8005286:	2200      	movs	r2, #0
 8005288:	701a      	strb	r2, [r3, #0]

    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* When the LSE is used as system clock, it is not allowed disable it */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSE)
 800528a:	4b09      	ldr	r3, [pc, #36]	; (80052b0 <HAL_RCC_OscConfig+0x32c>)
 800528c:	689b      	ldr	r3, [r3, #8]
 800528e:	2238      	movs	r2, #56	; 0x38
 8005290:	4013      	ands	r3, r2
 8005292:	2b20      	cmp	r3, #32
 8005294:	d11e      	bne.n	80052d4 <HAL_RCC_OscConfig+0x350>
    {
      if ((((RCC->BDCR) & RCC_BDCR_LSERDY) != 0U) && (RCC_OscInitStruct->LSEState == RCC_LSE_OFF))
 8005296:	4b06      	ldr	r3, [pc, #24]	; (80052b0 <HAL_RCC_OscConfig+0x32c>)
 8005298:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800529a:	2202      	movs	r2, #2
 800529c:	4013      	ands	r3, r2
 800529e:	d100      	bne.n	80052a2 <HAL_RCC_OscConfig+0x31e>
 80052a0:	e0b6      	b.n	8005410 <HAL_RCC_OscConfig+0x48c>
 80052a2:	687b      	ldr	r3, [r7, #4]
 80052a4:	689b      	ldr	r3, [r3, #8]
 80052a6:	2b00      	cmp	r3, #0
 80052a8:	d000      	beq.n	80052ac <HAL_RCC_OscConfig+0x328>
 80052aa:	e0b1      	b.n	8005410 <HAL_RCC_OscConfig+0x48c>
      {
        return HAL_ERROR;
 80052ac:	2301      	movs	r3, #1
 80052ae:	e166      	b.n	800557e <HAL_RCC_OscConfig+0x5fa>
 80052b0:	40021000 	.word	0x40021000
 80052b4:	fffeffff 	.word	0xfffeffff
 80052b8:	fffbffff 	.word	0xfffbffff
 80052bc:	ffff80ff 	.word	0xffff80ff
 80052c0:	ffffc7ff 	.word	0xffffc7ff
 80052c4:	00f42400 	.word	0x00f42400
 80052c8:	20000004 	.word	0x20000004
 80052cc:	20000008 	.word	0x20000008
 80052d0:	fffffeff 	.word	0xfffffeff
    }
    else
    {
      /* Update LSE configuration in Backup Domain control register    */
      /* Requires to enable write access to Backup Domain of necessary */
      if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 80052d4:	4bac      	ldr	r3, [pc, #688]	; (8005588 <HAL_RCC_OscConfig+0x604>)
 80052d6:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80052d8:	2380      	movs	r3, #128	; 0x80
 80052da:	055b      	lsls	r3, r3, #21
 80052dc:	4013      	ands	r3, r2
 80052de:	d101      	bne.n	80052e4 <HAL_RCC_OscConfig+0x360>
 80052e0:	2301      	movs	r3, #1
 80052e2:	e000      	b.n	80052e6 <HAL_RCC_OscConfig+0x362>
 80052e4:	2300      	movs	r3, #0
 80052e6:	2b00      	cmp	r3, #0
 80052e8:	d011      	beq.n	800530e <HAL_RCC_OscConfig+0x38a>
      {
        __HAL_RCC_PWR_CLK_ENABLE();
 80052ea:	4ba7      	ldr	r3, [pc, #668]	; (8005588 <HAL_RCC_OscConfig+0x604>)
 80052ec:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80052ee:	4ba6      	ldr	r3, [pc, #664]	; (8005588 <HAL_RCC_OscConfig+0x604>)
 80052f0:	2180      	movs	r1, #128	; 0x80
 80052f2:	0549      	lsls	r1, r1, #21
 80052f4:	430a      	orrs	r2, r1
 80052f6:	63da      	str	r2, [r3, #60]	; 0x3c
 80052f8:	4ba3      	ldr	r3, [pc, #652]	; (8005588 <HAL_RCC_OscConfig+0x604>)
 80052fa:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80052fc:	2380      	movs	r3, #128	; 0x80
 80052fe:	055b      	lsls	r3, r3, #21
 8005300:	4013      	ands	r3, r2
 8005302:	60fb      	str	r3, [r7, #12]
 8005304:	68fb      	ldr	r3, [r7, #12]
        pwrclkchanged = SET;
 8005306:	231f      	movs	r3, #31
 8005308:	18fb      	adds	r3, r7, r3
 800530a:	2201      	movs	r2, #1
 800530c:	701a      	strb	r2, [r3, #0]
      }

      if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800530e:	4b9f      	ldr	r3, [pc, #636]	; (800558c <HAL_RCC_OscConfig+0x608>)
 8005310:	681a      	ldr	r2, [r3, #0]
 8005312:	2380      	movs	r3, #128	; 0x80
 8005314:	005b      	lsls	r3, r3, #1
 8005316:	4013      	ands	r3, r2
 8005318:	d11a      	bne.n	8005350 <HAL_RCC_OscConfig+0x3cc>
      {
        /* Enable write access to Backup domain */
        SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800531a:	4b9c      	ldr	r3, [pc, #624]	; (800558c <HAL_RCC_OscConfig+0x608>)
 800531c:	681a      	ldr	r2, [r3, #0]
 800531e:	4b9b      	ldr	r3, [pc, #620]	; (800558c <HAL_RCC_OscConfig+0x608>)
 8005320:	2180      	movs	r1, #128	; 0x80
 8005322:	0049      	lsls	r1, r1, #1
 8005324:	430a      	orrs	r2, r1
 8005326:	601a      	str	r2, [r3, #0]

        /* Wait for Backup domain Write protection disable */
        tickstart = HAL_GetTick();
 8005328:	f7fe fc4a 	bl	8003bc0 <HAL_GetTick>
 800532c:	0003      	movs	r3, r0
 800532e:	613b      	str	r3, [r7, #16]

        while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8005330:	e008      	b.n	8005344 <HAL_RCC_OscConfig+0x3c0>
        {
          if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005332:	f7fe fc45 	bl	8003bc0 <HAL_GetTick>
 8005336:	0002      	movs	r2, r0
 8005338:	693b      	ldr	r3, [r7, #16]
 800533a:	1ad3      	subs	r3, r2, r3
 800533c:	2b02      	cmp	r3, #2
 800533e:	d901      	bls.n	8005344 <HAL_RCC_OscConfig+0x3c0>
          {
            return HAL_TIMEOUT;
 8005340:	2303      	movs	r3, #3
 8005342:	e11c      	b.n	800557e <HAL_RCC_OscConfig+0x5fa>
        while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8005344:	4b91      	ldr	r3, [pc, #580]	; (800558c <HAL_RCC_OscConfig+0x608>)
 8005346:	681a      	ldr	r2, [r3, #0]
 8005348:	2380      	movs	r3, #128	; 0x80
 800534a:	005b      	lsls	r3, r3, #1
 800534c:	4013      	ands	r3, r2
 800534e:	d0f0      	beq.n	8005332 <HAL_RCC_OscConfig+0x3ae>
          }
        }
      }

      /* Set the new LSE configuration -----------------------------------------*/
      __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8005350:	687b      	ldr	r3, [r7, #4]
 8005352:	689b      	ldr	r3, [r3, #8]
 8005354:	2b01      	cmp	r3, #1
 8005356:	d106      	bne.n	8005366 <HAL_RCC_OscConfig+0x3e2>
 8005358:	4b8b      	ldr	r3, [pc, #556]	; (8005588 <HAL_RCC_OscConfig+0x604>)
 800535a:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 800535c:	4b8a      	ldr	r3, [pc, #552]	; (8005588 <HAL_RCC_OscConfig+0x604>)
 800535e:	2101      	movs	r1, #1
 8005360:	430a      	orrs	r2, r1
 8005362:	65da      	str	r2, [r3, #92]	; 0x5c
 8005364:	e01c      	b.n	80053a0 <HAL_RCC_OscConfig+0x41c>
 8005366:	687b      	ldr	r3, [r7, #4]
 8005368:	689b      	ldr	r3, [r3, #8]
 800536a:	2b05      	cmp	r3, #5
 800536c:	d10c      	bne.n	8005388 <HAL_RCC_OscConfig+0x404>
 800536e:	4b86      	ldr	r3, [pc, #536]	; (8005588 <HAL_RCC_OscConfig+0x604>)
 8005370:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8005372:	4b85      	ldr	r3, [pc, #532]	; (8005588 <HAL_RCC_OscConfig+0x604>)
 8005374:	2104      	movs	r1, #4
 8005376:	430a      	orrs	r2, r1
 8005378:	65da      	str	r2, [r3, #92]	; 0x5c
 800537a:	4b83      	ldr	r3, [pc, #524]	; (8005588 <HAL_RCC_OscConfig+0x604>)
 800537c:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 800537e:	4b82      	ldr	r3, [pc, #520]	; (8005588 <HAL_RCC_OscConfig+0x604>)
 8005380:	2101      	movs	r1, #1
 8005382:	430a      	orrs	r2, r1
 8005384:	65da      	str	r2, [r3, #92]	; 0x5c
 8005386:	e00b      	b.n	80053a0 <HAL_RCC_OscConfig+0x41c>
 8005388:	4b7f      	ldr	r3, [pc, #508]	; (8005588 <HAL_RCC_OscConfig+0x604>)
 800538a:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 800538c:	4b7e      	ldr	r3, [pc, #504]	; (8005588 <HAL_RCC_OscConfig+0x604>)
 800538e:	2101      	movs	r1, #1
 8005390:	438a      	bics	r2, r1
 8005392:	65da      	str	r2, [r3, #92]	; 0x5c
 8005394:	4b7c      	ldr	r3, [pc, #496]	; (8005588 <HAL_RCC_OscConfig+0x604>)
 8005396:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8005398:	4b7b      	ldr	r3, [pc, #492]	; (8005588 <HAL_RCC_OscConfig+0x604>)
 800539a:	2104      	movs	r1, #4
 800539c:	438a      	bics	r2, r1
 800539e:	65da      	str	r2, [r3, #92]	; 0x5c

      /* Check the LSE State */
      if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80053a0:	687b      	ldr	r3, [r7, #4]
 80053a2:	689b      	ldr	r3, [r3, #8]
 80053a4:	2b00      	cmp	r3, #0
 80053a6:	d014      	beq.n	80053d2 <HAL_RCC_OscConfig+0x44e>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80053a8:	f7fe fc0a 	bl	8003bc0 <HAL_GetTick>
 80053ac:	0003      	movs	r3, r0
 80053ae:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80053b0:	e009      	b.n	80053c6 <HAL_RCC_OscConfig+0x442>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80053b2:	f7fe fc05 	bl	8003bc0 <HAL_GetTick>
 80053b6:	0002      	movs	r2, r0
 80053b8:	693b      	ldr	r3, [r7, #16]
 80053ba:	1ad3      	subs	r3, r2, r3
 80053bc:	4a74      	ldr	r2, [pc, #464]	; (8005590 <HAL_RCC_OscConfig+0x60c>)
 80053be:	4293      	cmp	r3, r2
 80053c0:	d901      	bls.n	80053c6 <HAL_RCC_OscConfig+0x442>
          {
            return HAL_TIMEOUT;
 80053c2:	2303      	movs	r3, #3
 80053c4:	e0db      	b.n	800557e <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80053c6:	4b70      	ldr	r3, [pc, #448]	; (8005588 <HAL_RCC_OscConfig+0x604>)
 80053c8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80053ca:	2202      	movs	r2, #2
 80053cc:	4013      	ands	r3, r2
 80053ce:	d0f0      	beq.n	80053b2 <HAL_RCC_OscConfig+0x42e>
 80053d0:	e013      	b.n	80053fa <HAL_RCC_OscConfig+0x476>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80053d2:	f7fe fbf5 	bl	8003bc0 <HAL_GetTick>
 80053d6:	0003      	movs	r3, r0
 80053d8:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is disabled */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80053da:	e009      	b.n	80053f0 <HAL_RCC_OscConfig+0x46c>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80053dc:	f7fe fbf0 	bl	8003bc0 <HAL_GetTick>
 80053e0:	0002      	movs	r2, r0
 80053e2:	693b      	ldr	r3, [r7, #16]
 80053e4:	1ad3      	subs	r3, r2, r3
 80053e6:	4a6a      	ldr	r2, [pc, #424]	; (8005590 <HAL_RCC_OscConfig+0x60c>)
 80053e8:	4293      	cmp	r3, r2
 80053ea:	d901      	bls.n	80053f0 <HAL_RCC_OscConfig+0x46c>
          {
            return HAL_TIMEOUT;
 80053ec:	2303      	movs	r3, #3
 80053ee:	e0c6      	b.n	800557e <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80053f0:	4b65      	ldr	r3, [pc, #404]	; (8005588 <HAL_RCC_OscConfig+0x604>)
 80053f2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80053f4:	2202      	movs	r2, #2
 80053f6:	4013      	ands	r3, r2
 80053f8:	d1f0      	bne.n	80053dc <HAL_RCC_OscConfig+0x458>
          }
        }
      }

      /* Restore clock configuration if changed */
      if (pwrclkchanged == SET)
 80053fa:	231f      	movs	r3, #31
 80053fc:	18fb      	adds	r3, r7, r3
 80053fe:	781b      	ldrb	r3, [r3, #0]
 8005400:	2b01      	cmp	r3, #1
 8005402:	d105      	bne.n	8005410 <HAL_RCC_OscConfig+0x48c>
      {
        __HAL_RCC_PWR_CLK_DISABLE();
 8005404:	4b60      	ldr	r3, [pc, #384]	; (8005588 <HAL_RCC_OscConfig+0x604>)
 8005406:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8005408:	4b5f      	ldr	r3, [pc, #380]	; (8005588 <HAL_RCC_OscConfig+0x604>)
 800540a:	4962      	ldr	r1, [pc, #392]	; (8005594 <HAL_RCC_OscConfig+0x610>)
 800540c:	400a      	ands	r2, r1
 800540e:	63da      	str	r2, [r3, #60]	; 0x3c
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8005410:	687b      	ldr	r3, [r7, #4]
 8005412:	69db      	ldr	r3, [r3, #28]
 8005414:	2b00      	cmp	r3, #0
 8005416:	d100      	bne.n	800541a <HAL_RCC_OscConfig+0x496>
 8005418:	e0b0      	b.n	800557c <HAL_RCC_OscConfig+0x5f8>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800541a:	4b5b      	ldr	r3, [pc, #364]	; (8005588 <HAL_RCC_OscConfig+0x604>)
 800541c:	689b      	ldr	r3, [r3, #8]
 800541e:	2238      	movs	r2, #56	; 0x38
 8005420:	4013      	ands	r3, r2
 8005422:	2b10      	cmp	r3, #16
 8005424:	d100      	bne.n	8005428 <HAL_RCC_OscConfig+0x4a4>
 8005426:	e078      	b.n	800551a <HAL_RCC_OscConfig+0x596>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8005428:	687b      	ldr	r3, [r7, #4]
 800542a:	69db      	ldr	r3, [r3, #28]
 800542c:	2b02      	cmp	r3, #2
 800542e:	d153      	bne.n	80054d8 <HAL_RCC_OscConfig+0x554>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
#endif /* RCC_PLLQ_SUPPORT */
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005430:	4b55      	ldr	r3, [pc, #340]	; (8005588 <HAL_RCC_OscConfig+0x604>)
 8005432:	681a      	ldr	r2, [r3, #0]
 8005434:	4b54      	ldr	r3, [pc, #336]	; (8005588 <HAL_RCC_OscConfig+0x604>)
 8005436:	4958      	ldr	r1, [pc, #352]	; (8005598 <HAL_RCC_OscConfig+0x614>)
 8005438:	400a      	ands	r2, r1
 800543a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800543c:	f7fe fbc0 	bl	8003bc0 <HAL_GetTick>
 8005440:	0003      	movs	r3, r0
 8005442:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8005444:	e008      	b.n	8005458 <HAL_RCC_OscConfig+0x4d4>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005446:	f7fe fbbb 	bl	8003bc0 <HAL_GetTick>
 800544a:	0002      	movs	r2, r0
 800544c:	693b      	ldr	r3, [r7, #16]
 800544e:	1ad3      	subs	r3, r2, r3
 8005450:	2b02      	cmp	r3, #2
 8005452:	d901      	bls.n	8005458 <HAL_RCC_OscConfig+0x4d4>
          {
            return HAL_TIMEOUT;
 8005454:	2303      	movs	r3, #3
 8005456:	e092      	b.n	800557e <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8005458:	4b4b      	ldr	r3, [pc, #300]	; (8005588 <HAL_RCC_OscConfig+0x604>)
 800545a:	681a      	ldr	r2, [r3, #0]
 800545c:	2380      	movs	r3, #128	; 0x80
 800545e:	049b      	lsls	r3, r3, #18
 8005460:	4013      	ands	r3, r2
 8005462:	d1f0      	bne.n	8005446 <HAL_RCC_OscConfig+0x4c2>
                             RCC_OscInitStruct->PLL.PLLN,
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);
#else /* !RCC_PLLQ_SUPPORT */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8005464:	4b48      	ldr	r3, [pc, #288]	; (8005588 <HAL_RCC_OscConfig+0x604>)
 8005466:	68db      	ldr	r3, [r3, #12]
 8005468:	4a4c      	ldr	r2, [pc, #304]	; (800559c <HAL_RCC_OscConfig+0x618>)
 800546a:	4013      	ands	r3, r2
 800546c:	0019      	movs	r1, r3
 800546e:	687b      	ldr	r3, [r7, #4]
 8005470:	6a1a      	ldr	r2, [r3, #32]
 8005472:	687b      	ldr	r3, [r7, #4]
 8005474:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005476:	431a      	orrs	r2, r3
 8005478:	687b      	ldr	r3, [r7, #4]
 800547a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800547c:	021b      	lsls	r3, r3, #8
 800547e:	431a      	orrs	r2, r3
 8005480:	687b      	ldr	r3, [r7, #4]
 8005482:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005484:	431a      	orrs	r2, r3
 8005486:	687b      	ldr	r3, [r7, #4]
 8005488:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800548a:	431a      	orrs	r2, r3
 800548c:	4b3e      	ldr	r3, [pc, #248]	; (8005588 <HAL_RCC_OscConfig+0x604>)
 800548e:	430a      	orrs	r2, r1
 8005490:	60da      	str	r2, [r3, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLR);
#endif /* RCC_PLLQ_SUPPORT */

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8005492:	4b3d      	ldr	r3, [pc, #244]	; (8005588 <HAL_RCC_OscConfig+0x604>)
 8005494:	681a      	ldr	r2, [r3, #0]
 8005496:	4b3c      	ldr	r3, [pc, #240]	; (8005588 <HAL_RCC_OscConfig+0x604>)
 8005498:	2180      	movs	r1, #128	; 0x80
 800549a:	0449      	lsls	r1, r1, #17
 800549c:	430a      	orrs	r2, r1
 800549e:	601a      	str	r2, [r3, #0]

        /* Enable PLLR Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLRCLK);
 80054a0:	4b39      	ldr	r3, [pc, #228]	; (8005588 <HAL_RCC_OscConfig+0x604>)
 80054a2:	68da      	ldr	r2, [r3, #12]
 80054a4:	4b38      	ldr	r3, [pc, #224]	; (8005588 <HAL_RCC_OscConfig+0x604>)
 80054a6:	2180      	movs	r1, #128	; 0x80
 80054a8:	0549      	lsls	r1, r1, #21
 80054aa:	430a      	orrs	r2, r1
 80054ac:	60da      	str	r2, [r3, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80054ae:	f7fe fb87 	bl	8003bc0 <HAL_GetTick>
 80054b2:	0003      	movs	r3, r0
 80054b4:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80054b6:	e008      	b.n	80054ca <HAL_RCC_OscConfig+0x546>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80054b8:	f7fe fb82 	bl	8003bc0 <HAL_GetTick>
 80054bc:	0002      	movs	r2, r0
 80054be:	693b      	ldr	r3, [r7, #16]
 80054c0:	1ad3      	subs	r3, r2, r3
 80054c2:	2b02      	cmp	r3, #2
 80054c4:	d901      	bls.n	80054ca <HAL_RCC_OscConfig+0x546>
          {
            return HAL_TIMEOUT;
 80054c6:	2303      	movs	r3, #3
 80054c8:	e059      	b.n	800557e <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80054ca:	4b2f      	ldr	r3, [pc, #188]	; (8005588 <HAL_RCC_OscConfig+0x604>)
 80054cc:	681a      	ldr	r2, [r3, #0]
 80054ce:	2380      	movs	r3, #128	; 0x80
 80054d0:	049b      	lsls	r3, r3, #18
 80054d2:	4013      	ands	r3, r2
 80054d4:	d0f0      	beq.n	80054b8 <HAL_RCC_OscConfig+0x534>
 80054d6:	e051      	b.n	800557c <HAL_RCC_OscConfig+0x5f8>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80054d8:	4b2b      	ldr	r3, [pc, #172]	; (8005588 <HAL_RCC_OscConfig+0x604>)
 80054da:	681a      	ldr	r2, [r3, #0]
 80054dc:	4b2a      	ldr	r3, [pc, #168]	; (8005588 <HAL_RCC_OscConfig+0x604>)
 80054de:	492e      	ldr	r1, [pc, #184]	; (8005598 <HAL_RCC_OscConfig+0x614>)
 80054e0:	400a      	ands	r2, r1
 80054e2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80054e4:	f7fe fb6c 	bl	8003bc0 <HAL_GetTick>
 80054e8:	0003      	movs	r3, r0
 80054ea:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80054ec:	e008      	b.n	8005500 <HAL_RCC_OscConfig+0x57c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80054ee:	f7fe fb67 	bl	8003bc0 <HAL_GetTick>
 80054f2:	0002      	movs	r2, r0
 80054f4:	693b      	ldr	r3, [r7, #16]
 80054f6:	1ad3      	subs	r3, r2, r3
 80054f8:	2b02      	cmp	r3, #2
 80054fa:	d901      	bls.n	8005500 <HAL_RCC_OscConfig+0x57c>
          {
            return HAL_TIMEOUT;
 80054fc:	2303      	movs	r3, #3
 80054fe:	e03e      	b.n	800557e <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8005500:	4b21      	ldr	r3, [pc, #132]	; (8005588 <HAL_RCC_OscConfig+0x604>)
 8005502:	681a      	ldr	r2, [r3, #0]
 8005504:	2380      	movs	r3, #128	; 0x80
 8005506:	049b      	lsls	r3, r3, #18
 8005508:	4013      	ands	r3, r2
 800550a:	d1f0      	bne.n	80054ee <HAL_RCC_OscConfig+0x56a>
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLQ_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLPEN | RCC_PLLCFGR_PLLQEN | RCC_PLLCFGR_PLLREN);
#else
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLPEN | RCC_PLLCFGR_PLLREN);
 800550c:	4b1e      	ldr	r3, [pc, #120]	; (8005588 <HAL_RCC_OscConfig+0x604>)
 800550e:	68da      	ldr	r2, [r3, #12]
 8005510:	4b1d      	ldr	r3, [pc, #116]	; (8005588 <HAL_RCC_OscConfig+0x604>)
 8005512:	4923      	ldr	r1, [pc, #140]	; (80055a0 <HAL_RCC_OscConfig+0x61c>)
 8005514:	400a      	ands	r2, r1
 8005516:	60da      	str	r2, [r3, #12]
 8005518:	e030      	b.n	800557c <HAL_RCC_OscConfig+0x5f8>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800551a:	687b      	ldr	r3, [r7, #4]
 800551c:	69db      	ldr	r3, [r3, #28]
 800551e:	2b01      	cmp	r3, #1
 8005520:	d101      	bne.n	8005526 <HAL_RCC_OscConfig+0x5a2>
      {
        return HAL_ERROR;
 8005522:	2301      	movs	r3, #1
 8005524:	e02b      	b.n	800557e <HAL_RCC_OscConfig+0x5fa>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        temp_pllckcfg = RCC->PLLCFGR;
 8005526:	4b18      	ldr	r3, [pc, #96]	; (8005588 <HAL_RCC_OscConfig+0x604>)
 8005528:	68db      	ldr	r3, [r3, #12]
 800552a:	617b      	str	r3, [r7, #20]
        if ((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800552c:	697b      	ldr	r3, [r7, #20]
 800552e:	2203      	movs	r2, #3
 8005530:	401a      	ands	r2, r3
 8005532:	687b      	ldr	r3, [r7, #4]
 8005534:	6a1b      	ldr	r3, [r3, #32]
 8005536:	429a      	cmp	r2, r3
 8005538:	d11e      	bne.n	8005578 <HAL_RCC_OscConfig+0x5f4>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 800553a:	697b      	ldr	r3, [r7, #20]
 800553c:	2270      	movs	r2, #112	; 0x70
 800553e:	401a      	ands	r2, r3
 8005540:	687b      	ldr	r3, [r7, #4]
 8005542:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8005544:	429a      	cmp	r2, r3
 8005546:	d117      	bne.n	8005578 <HAL_RCC_OscConfig+0x5f4>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8005548:	697a      	ldr	r2, [r7, #20]
 800554a:	23fe      	movs	r3, #254	; 0xfe
 800554c:	01db      	lsls	r3, r3, #7
 800554e:	401a      	ands	r2, r3
 8005550:	687b      	ldr	r3, [r7, #4]
 8005552:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005554:	021b      	lsls	r3, r3, #8
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8005556:	429a      	cmp	r2, r3
 8005558:	d10e      	bne.n	8005578 <HAL_RCC_OscConfig+0x5f4>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 800555a:	697a      	ldr	r2, [r7, #20]
 800555c:	23f8      	movs	r3, #248	; 0xf8
 800555e:	039b      	lsls	r3, r3, #14
 8005560:	401a      	ands	r2, r3
 8005562:	687b      	ldr	r3, [r7, #4]
 8005564:	6adb      	ldr	r3, [r3, #44]	; 0x2c
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8005566:	429a      	cmp	r2, r3
 8005568:	d106      	bne.n	8005578 <HAL_RCC_OscConfig+0x5f4>
#if defined (RCC_PLLQ_SUPPORT)
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ) ||
#endif /* RCC_PLLQ_SUPPORT */
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != RCC_OscInitStruct->PLL.PLLR))
 800556a:	697b      	ldr	r3, [r7, #20]
 800556c:	0f5b      	lsrs	r3, r3, #29
 800556e:	075a      	lsls	r2, r3, #29
 8005570:	687b      	ldr	r3, [r7, #4]
 8005572:	6b1b      	ldr	r3, [r3, #48]	; 0x30
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8005574:	429a      	cmp	r2, r3
 8005576:	d001      	beq.n	800557c <HAL_RCC_OscConfig+0x5f8>
        {
          return HAL_ERROR;
 8005578:	2301      	movs	r3, #1
 800557a:	e000      	b.n	800557e <HAL_RCC_OscConfig+0x5fa>
        }
      }
    }
  }
  return HAL_OK;
 800557c:	2300      	movs	r3, #0
}
 800557e:	0018      	movs	r0, r3
 8005580:	46bd      	mov	sp, r7
 8005582:	b008      	add	sp, #32
 8005584:	bd80      	pop	{r7, pc}
 8005586:	46c0      	nop			; (mov r8, r8)
 8005588:	40021000 	.word	0x40021000
 800558c:	40007000 	.word	0x40007000
 8005590:	00001388 	.word	0x00001388
 8005594:	efffffff 	.word	0xefffffff
 8005598:	feffffff 	.word	0xfeffffff
 800559c:	1fc1808c 	.word	0x1fc1808c
 80055a0:	effefffc 	.word	0xeffefffc

080055a4 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80055a4:	b580      	push	{r7, lr}
 80055a6:	b084      	sub	sp, #16
 80055a8:	af00      	add	r7, sp, #0
 80055aa:	6078      	str	r0, [r7, #4]
 80055ac:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80055ae:	687b      	ldr	r3, [r7, #4]
 80055b0:	2b00      	cmp	r3, #0
 80055b2:	d101      	bne.n	80055b8 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80055b4:	2301      	movs	r3, #1
 80055b6:	e0e9      	b.n	800578c <HAL_RCC_ClockConfig+0x1e8>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the FLASH clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80055b8:	4b76      	ldr	r3, [pc, #472]	; (8005794 <HAL_RCC_ClockConfig+0x1f0>)
 80055ba:	681b      	ldr	r3, [r3, #0]
 80055bc:	2207      	movs	r2, #7
 80055be:	4013      	ands	r3, r2
 80055c0:	683a      	ldr	r2, [r7, #0]
 80055c2:	429a      	cmp	r2, r3
 80055c4:	d91e      	bls.n	8005604 <HAL_RCC_ClockConfig+0x60>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80055c6:	4b73      	ldr	r3, [pc, #460]	; (8005794 <HAL_RCC_ClockConfig+0x1f0>)
 80055c8:	681b      	ldr	r3, [r3, #0]
 80055ca:	2207      	movs	r2, #7
 80055cc:	4393      	bics	r3, r2
 80055ce:	0019      	movs	r1, r3
 80055d0:	4b70      	ldr	r3, [pc, #448]	; (8005794 <HAL_RCC_ClockConfig+0x1f0>)
 80055d2:	683a      	ldr	r2, [r7, #0]
 80055d4:	430a      	orrs	r2, r1
 80055d6:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 80055d8:	f7fe faf2 	bl	8003bc0 <HAL_GetTick>
 80055dc:	0003      	movs	r3, r0
 80055de:	60fb      	str	r3, [r7, #12]

    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 80055e0:	e009      	b.n	80055f6 <HAL_RCC_ClockConfig+0x52>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80055e2:	f7fe faed 	bl	8003bc0 <HAL_GetTick>
 80055e6:	0002      	movs	r2, r0
 80055e8:	68fb      	ldr	r3, [r7, #12]
 80055ea:	1ad3      	subs	r3, r2, r3
 80055ec:	4a6a      	ldr	r2, [pc, #424]	; (8005798 <HAL_RCC_ClockConfig+0x1f4>)
 80055ee:	4293      	cmp	r3, r2
 80055f0:	d901      	bls.n	80055f6 <HAL_RCC_ClockConfig+0x52>
      {
        return HAL_TIMEOUT;
 80055f2:	2303      	movs	r3, #3
 80055f4:	e0ca      	b.n	800578c <HAL_RCC_ClockConfig+0x1e8>
    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 80055f6:	4b67      	ldr	r3, [pc, #412]	; (8005794 <HAL_RCC_ClockConfig+0x1f0>)
 80055f8:	681b      	ldr	r3, [r3, #0]
 80055fa:	2207      	movs	r2, #7
 80055fc:	4013      	ands	r3, r2
 80055fe:	683a      	ldr	r2, [r7, #0]
 8005600:	429a      	cmp	r2, r3
 8005602:	d1ee      	bne.n	80055e2 <HAL_RCC_ClockConfig+0x3e>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8005604:	687b      	ldr	r3, [r7, #4]
 8005606:	681b      	ldr	r3, [r3, #0]
 8005608:	2202      	movs	r2, #2
 800560a:	4013      	ands	r3, r2
 800560c:	d015      	beq.n	800563a <HAL_RCC_ClockConfig+0x96>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800560e:	687b      	ldr	r3, [r7, #4]
 8005610:	681b      	ldr	r3, [r3, #0]
 8005612:	2204      	movs	r2, #4
 8005614:	4013      	ands	r3, r2
 8005616:	d006      	beq.n	8005626 <HAL_RCC_ClockConfig+0x82>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_HCLK_DIV16);
 8005618:	4b60      	ldr	r3, [pc, #384]	; (800579c <HAL_RCC_ClockConfig+0x1f8>)
 800561a:	689a      	ldr	r2, [r3, #8]
 800561c:	4b5f      	ldr	r3, [pc, #380]	; (800579c <HAL_RCC_ClockConfig+0x1f8>)
 800561e:	21e0      	movs	r1, #224	; 0xe0
 8005620:	01c9      	lsls	r1, r1, #7
 8005622:	430a      	orrs	r2, r1
 8005624:	609a      	str	r2, [r3, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8005626:	4b5d      	ldr	r3, [pc, #372]	; (800579c <HAL_RCC_ClockConfig+0x1f8>)
 8005628:	689b      	ldr	r3, [r3, #8]
 800562a:	4a5d      	ldr	r2, [pc, #372]	; (80057a0 <HAL_RCC_ClockConfig+0x1fc>)
 800562c:	4013      	ands	r3, r2
 800562e:	0019      	movs	r1, r3
 8005630:	687b      	ldr	r3, [r7, #4]
 8005632:	689a      	ldr	r2, [r3, #8]
 8005634:	4b59      	ldr	r3, [pc, #356]	; (800579c <HAL_RCC_ClockConfig+0x1f8>)
 8005636:	430a      	orrs	r2, r1
 8005638:	609a      	str	r2, [r3, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800563a:	687b      	ldr	r3, [r7, #4]
 800563c:	681b      	ldr	r3, [r3, #0]
 800563e:	2201      	movs	r2, #1
 8005640:	4013      	ands	r3, r2
 8005642:	d057      	beq.n	80056f4 <HAL_RCC_ClockConfig+0x150>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8005644:	687b      	ldr	r3, [r7, #4]
 8005646:	685b      	ldr	r3, [r3, #4]
 8005648:	2b01      	cmp	r3, #1
 800564a:	d107      	bne.n	800565c <HAL_RCC_ClockConfig+0xb8>
    {
      /* Check the HSE ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800564c:	4b53      	ldr	r3, [pc, #332]	; (800579c <HAL_RCC_ClockConfig+0x1f8>)
 800564e:	681a      	ldr	r2, [r3, #0]
 8005650:	2380      	movs	r3, #128	; 0x80
 8005652:	029b      	lsls	r3, r3, #10
 8005654:	4013      	ands	r3, r2
 8005656:	d12b      	bne.n	80056b0 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8005658:	2301      	movs	r3, #1
 800565a:	e097      	b.n	800578c <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800565c:	687b      	ldr	r3, [r7, #4]
 800565e:	685b      	ldr	r3, [r3, #4]
 8005660:	2b02      	cmp	r3, #2
 8005662:	d107      	bne.n	8005674 <HAL_RCC_ClockConfig+0xd0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8005664:	4b4d      	ldr	r3, [pc, #308]	; (800579c <HAL_RCC_ClockConfig+0x1f8>)
 8005666:	681a      	ldr	r2, [r3, #0]
 8005668:	2380      	movs	r3, #128	; 0x80
 800566a:	049b      	lsls	r3, r3, #18
 800566c:	4013      	ands	r3, r2
 800566e:	d11f      	bne.n	80056b0 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8005670:	2301      	movs	r3, #1
 8005672:	e08b      	b.n	800578c <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* HSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 8005674:	687b      	ldr	r3, [r7, #4]
 8005676:	685b      	ldr	r3, [r3, #4]
 8005678:	2b00      	cmp	r3, #0
 800567a:	d107      	bne.n	800568c <HAL_RCC_ClockConfig+0xe8>
    {
      /* Check the HSI ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800567c:	4b47      	ldr	r3, [pc, #284]	; (800579c <HAL_RCC_ClockConfig+0x1f8>)
 800567e:	681a      	ldr	r2, [r3, #0]
 8005680:	2380      	movs	r3, #128	; 0x80
 8005682:	00db      	lsls	r3, r3, #3
 8005684:	4013      	ands	r3, r2
 8005686:	d113      	bne.n	80056b0 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8005688:	2301      	movs	r3, #1
 800568a:	e07f      	b.n	800578c <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* LSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_LSI)
 800568c:	687b      	ldr	r3, [r7, #4]
 800568e:	685b      	ldr	r3, [r3, #4]
 8005690:	2b03      	cmp	r3, #3
 8005692:	d106      	bne.n	80056a2 <HAL_RCC_ClockConfig+0xfe>
    {
      /* Check the LSI ready flag */
      if (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8005694:	4b41      	ldr	r3, [pc, #260]	; (800579c <HAL_RCC_ClockConfig+0x1f8>)
 8005696:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005698:	2202      	movs	r2, #2
 800569a:	4013      	ands	r3, r2
 800569c:	d108      	bne.n	80056b0 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 800569e:	2301      	movs	r3, #1
 80056a0:	e074      	b.n	800578c <HAL_RCC_ClockConfig+0x1e8>
    }
    /* LSE is selected as System Clock Source */
    else
    {
      /* Check the LSE ready flag */
      if (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80056a2:	4b3e      	ldr	r3, [pc, #248]	; (800579c <HAL_RCC_ClockConfig+0x1f8>)
 80056a4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80056a6:	2202      	movs	r2, #2
 80056a8:	4013      	ands	r3, r2
 80056aa:	d101      	bne.n	80056b0 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 80056ac:	2301      	movs	r3, #1
 80056ae:	e06d      	b.n	800578c <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 80056b0:	4b3a      	ldr	r3, [pc, #232]	; (800579c <HAL_RCC_ClockConfig+0x1f8>)
 80056b2:	689b      	ldr	r3, [r3, #8]
 80056b4:	2207      	movs	r2, #7
 80056b6:	4393      	bics	r3, r2
 80056b8:	0019      	movs	r1, r3
 80056ba:	687b      	ldr	r3, [r7, #4]
 80056bc:	685a      	ldr	r2, [r3, #4]
 80056be:	4b37      	ldr	r3, [pc, #220]	; (800579c <HAL_RCC_ClockConfig+0x1f8>)
 80056c0:	430a      	orrs	r2, r1
 80056c2:	609a      	str	r2, [r3, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80056c4:	f7fe fa7c 	bl	8003bc0 <HAL_GetTick>
 80056c8:	0003      	movs	r3, r0
 80056ca:	60fb      	str	r3, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80056cc:	e009      	b.n	80056e2 <HAL_RCC_ClockConfig+0x13e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80056ce:	f7fe fa77 	bl	8003bc0 <HAL_GetTick>
 80056d2:	0002      	movs	r2, r0
 80056d4:	68fb      	ldr	r3, [r7, #12]
 80056d6:	1ad3      	subs	r3, r2, r3
 80056d8:	4a2f      	ldr	r2, [pc, #188]	; (8005798 <HAL_RCC_ClockConfig+0x1f4>)
 80056da:	4293      	cmp	r3, r2
 80056dc:	d901      	bls.n	80056e2 <HAL_RCC_ClockConfig+0x13e>
      {
        return HAL_TIMEOUT;
 80056de:	2303      	movs	r3, #3
 80056e0:	e054      	b.n	800578c <HAL_RCC_ClockConfig+0x1e8>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80056e2:	4b2e      	ldr	r3, [pc, #184]	; (800579c <HAL_RCC_ClockConfig+0x1f8>)
 80056e4:	689b      	ldr	r3, [r3, #8]
 80056e6:	2238      	movs	r2, #56	; 0x38
 80056e8:	401a      	ands	r2, r3
 80056ea:	687b      	ldr	r3, [r7, #4]
 80056ec:	685b      	ldr	r3, [r3, #4]
 80056ee:	00db      	lsls	r3, r3, #3
 80056f0:	429a      	cmp	r2, r3
 80056f2:	d1ec      	bne.n	80056ce <HAL_RCC_ClockConfig+0x12a>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80056f4:	4b27      	ldr	r3, [pc, #156]	; (8005794 <HAL_RCC_ClockConfig+0x1f0>)
 80056f6:	681b      	ldr	r3, [r3, #0]
 80056f8:	2207      	movs	r2, #7
 80056fa:	4013      	ands	r3, r2
 80056fc:	683a      	ldr	r2, [r7, #0]
 80056fe:	429a      	cmp	r2, r3
 8005700:	d21e      	bcs.n	8005740 <HAL_RCC_ClockConfig+0x19c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005702:	4b24      	ldr	r3, [pc, #144]	; (8005794 <HAL_RCC_ClockConfig+0x1f0>)
 8005704:	681b      	ldr	r3, [r3, #0]
 8005706:	2207      	movs	r2, #7
 8005708:	4393      	bics	r3, r2
 800570a:	0019      	movs	r1, r3
 800570c:	4b21      	ldr	r3, [pc, #132]	; (8005794 <HAL_RCC_ClockConfig+0x1f0>)
 800570e:	683a      	ldr	r2, [r7, #0]
 8005710:	430a      	orrs	r2, r1
 8005712:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8005714:	f7fe fa54 	bl	8003bc0 <HAL_GetTick>
 8005718:	0003      	movs	r3, r0
 800571a:	60fb      	str	r3, [r7, #12]

    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 800571c:	e009      	b.n	8005732 <HAL_RCC_ClockConfig+0x18e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800571e:	f7fe fa4f 	bl	8003bc0 <HAL_GetTick>
 8005722:	0002      	movs	r2, r0
 8005724:	68fb      	ldr	r3, [r7, #12]
 8005726:	1ad3      	subs	r3, r2, r3
 8005728:	4a1b      	ldr	r2, [pc, #108]	; (8005798 <HAL_RCC_ClockConfig+0x1f4>)
 800572a:	4293      	cmp	r3, r2
 800572c:	d901      	bls.n	8005732 <HAL_RCC_ClockConfig+0x18e>
      {
        return HAL_TIMEOUT;
 800572e:	2303      	movs	r3, #3
 8005730:	e02c      	b.n	800578c <HAL_RCC_ClockConfig+0x1e8>
    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8005732:	4b18      	ldr	r3, [pc, #96]	; (8005794 <HAL_RCC_ClockConfig+0x1f0>)
 8005734:	681b      	ldr	r3, [r3, #0]
 8005736:	2207      	movs	r2, #7
 8005738:	4013      	ands	r3, r2
 800573a:	683a      	ldr	r2, [r7, #0]
 800573c:	429a      	cmp	r2, r3
 800573e:	d1ee      	bne.n	800571e <HAL_RCC_ClockConfig+0x17a>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005740:	687b      	ldr	r3, [r7, #4]
 8005742:	681b      	ldr	r3, [r3, #0]
 8005744:	2204      	movs	r2, #4
 8005746:	4013      	ands	r3, r2
 8005748:	d009      	beq.n	800575e <HAL_RCC_ClockConfig+0x1ba>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_ClkInitStruct->APB1CLKDivider);
 800574a:	4b14      	ldr	r3, [pc, #80]	; (800579c <HAL_RCC_ClockConfig+0x1f8>)
 800574c:	689b      	ldr	r3, [r3, #8]
 800574e:	4a15      	ldr	r2, [pc, #84]	; (80057a4 <HAL_RCC_ClockConfig+0x200>)
 8005750:	4013      	ands	r3, r2
 8005752:	0019      	movs	r1, r3
 8005754:	687b      	ldr	r3, [r7, #4]
 8005756:	68da      	ldr	r2, [r3, #12]
 8005758:	4b10      	ldr	r3, [pc, #64]	; (800579c <HAL_RCC_ClockConfig+0x1f8>)
 800575a:	430a      	orrs	r2, r1
 800575c:	609a      	str	r2, [r3, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = (HAL_RCC_GetSysClockFreq() >> ((AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos]) & 0x1FU));
 800575e:	f000 f829 	bl	80057b4 <HAL_RCC_GetSysClockFreq>
 8005762:	0001      	movs	r1, r0
 8005764:	4b0d      	ldr	r3, [pc, #52]	; (800579c <HAL_RCC_ClockConfig+0x1f8>)
 8005766:	689b      	ldr	r3, [r3, #8]
 8005768:	0a1b      	lsrs	r3, r3, #8
 800576a:	220f      	movs	r2, #15
 800576c:	401a      	ands	r2, r3
 800576e:	4b0e      	ldr	r3, [pc, #56]	; (80057a8 <HAL_RCC_ClockConfig+0x204>)
 8005770:	0092      	lsls	r2, r2, #2
 8005772:	58d3      	ldr	r3, [r2, r3]
 8005774:	221f      	movs	r2, #31
 8005776:	4013      	ands	r3, r2
 8005778:	000a      	movs	r2, r1
 800577a:	40da      	lsrs	r2, r3
 800577c:	4b0b      	ldr	r3, [pc, #44]	; (80057ac <HAL_RCC_ClockConfig+0x208>)
 800577e:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 8005780:	4b0b      	ldr	r3, [pc, #44]	; (80057b0 <HAL_RCC_ClockConfig+0x20c>)
 8005782:	681b      	ldr	r3, [r3, #0]
 8005784:	0018      	movs	r0, r3
 8005786:	f7fe f9bf 	bl	8003b08 <HAL_InitTick>
 800578a:	0003      	movs	r3, r0
}
 800578c:	0018      	movs	r0, r3
 800578e:	46bd      	mov	sp, r7
 8005790:	b004      	add	sp, #16
 8005792:	bd80      	pop	{r7, pc}
 8005794:	40022000 	.word	0x40022000
 8005798:	00001388 	.word	0x00001388
 800579c:	40021000 	.word	0x40021000
 80057a0:	fffff0ff 	.word	0xfffff0ff
 80057a4:	ffff8fff 	.word	0xffff8fff
 80057a8:	08005a24 	.word	0x08005a24
 80057ac:	20000004 	.word	0x20000004
 80057b0:	20000008 	.word	0x20000008

080057b4 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80057b4:	b580      	push	{r7, lr}
 80057b6:	b086      	sub	sp, #24
 80057b8:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm, hsidiv;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 80057ba:	4b3c      	ldr	r3, [pc, #240]	; (80058ac <HAL_RCC_GetSysClockFreq+0xf8>)
 80057bc:	689b      	ldr	r3, [r3, #8]
 80057be:	2238      	movs	r2, #56	; 0x38
 80057c0:	4013      	ands	r3, r2
 80057c2:	d10f      	bne.n	80057e4 <HAL_RCC_GetSysClockFreq+0x30>
  {
    /* HSISYS can be derived for HSI16 */
    hsidiv = (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos));
 80057c4:	4b39      	ldr	r3, [pc, #228]	; (80058ac <HAL_RCC_GetSysClockFreq+0xf8>)
 80057c6:	681b      	ldr	r3, [r3, #0]
 80057c8:	0adb      	lsrs	r3, r3, #11
 80057ca:	2207      	movs	r2, #7
 80057cc:	4013      	ands	r3, r2
 80057ce:	2201      	movs	r2, #1
 80057d0:	409a      	lsls	r2, r3
 80057d2:	0013      	movs	r3, r2
 80057d4:	603b      	str	r3, [r7, #0]

    /* HSI used as system clock source */
    sysclockfreq = (HSI_VALUE / hsidiv);
 80057d6:	6839      	ldr	r1, [r7, #0]
 80057d8:	4835      	ldr	r0, [pc, #212]	; (80058b0 <HAL_RCC_GetSysClockFreq+0xfc>)
 80057da:	f7fa fc91 	bl	8000100 <__udivsi3>
 80057de:	0003      	movs	r3, r0
 80057e0:	613b      	str	r3, [r7, #16]
 80057e2:	e05d      	b.n	80058a0 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 80057e4:	4b31      	ldr	r3, [pc, #196]	; (80058ac <HAL_RCC_GetSysClockFreq+0xf8>)
 80057e6:	689b      	ldr	r3, [r3, #8]
 80057e8:	2238      	movs	r2, #56	; 0x38
 80057ea:	4013      	ands	r3, r2
 80057ec:	2b08      	cmp	r3, #8
 80057ee:	d102      	bne.n	80057f6 <HAL_RCC_GetSysClockFreq+0x42>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 80057f0:	4b30      	ldr	r3, [pc, #192]	; (80058b4 <HAL_RCC_GetSysClockFreq+0x100>)
 80057f2:	613b      	str	r3, [r7, #16]
 80057f4:	e054      	b.n	80058a0 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80057f6:	4b2d      	ldr	r3, [pc, #180]	; (80058ac <HAL_RCC_GetSysClockFreq+0xf8>)
 80057f8:	689b      	ldr	r3, [r3, #8]
 80057fa:	2238      	movs	r2, #56	; 0x38
 80057fc:	4013      	ands	r3, r2
 80057fe:	2b10      	cmp	r3, #16
 8005800:	d138      	bne.n	8005874 <HAL_RCC_GetSysClockFreq+0xc0>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = (RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC);
 8005802:	4b2a      	ldr	r3, [pc, #168]	; (80058ac <HAL_RCC_GetSysClockFreq+0xf8>)
 8005804:	68db      	ldr	r3, [r3, #12]
 8005806:	2203      	movs	r2, #3
 8005808:	4013      	ands	r3, r2
 800580a:	60fb      	str	r3, [r7, #12]
    pllm = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 800580c:	4b27      	ldr	r3, [pc, #156]	; (80058ac <HAL_RCC_GetSysClockFreq+0xf8>)
 800580e:	68db      	ldr	r3, [r3, #12]
 8005810:	091b      	lsrs	r3, r3, #4
 8005812:	2207      	movs	r2, #7
 8005814:	4013      	ands	r3, r2
 8005816:	3301      	adds	r3, #1
 8005818:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 800581a:	68fb      	ldr	r3, [r7, #12]
 800581c:	2b03      	cmp	r3, #3
 800581e:	d10d      	bne.n	800583c <HAL_RCC_GetSysClockFreq+0x88>
    {
      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pllvco = (HSE_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8005820:	68b9      	ldr	r1, [r7, #8]
 8005822:	4824      	ldr	r0, [pc, #144]	; (80058b4 <HAL_RCC_GetSysClockFreq+0x100>)
 8005824:	f7fa fc6c 	bl	8000100 <__udivsi3>
 8005828:	0003      	movs	r3, r0
 800582a:	0019      	movs	r1, r3
 800582c:	4b1f      	ldr	r3, [pc, #124]	; (80058ac <HAL_RCC_GetSysClockFreq+0xf8>)
 800582e:	68db      	ldr	r3, [r3, #12]
 8005830:	0a1b      	lsrs	r3, r3, #8
 8005832:	227f      	movs	r2, #127	; 0x7f
 8005834:	4013      	ands	r3, r2
 8005836:	434b      	muls	r3, r1
 8005838:	617b      	str	r3, [r7, #20]
        break;
 800583a:	e00d      	b.n	8005858 <HAL_RCC_GetSysClockFreq+0xa4>

      case RCC_PLLSOURCE_HSI:  /* HSI16 used as PLL clock source */
      default:                 /* HSI16 used as PLL clock source */
        pllvco = (HSI_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos) ;
 800583c:	68b9      	ldr	r1, [r7, #8]
 800583e:	481c      	ldr	r0, [pc, #112]	; (80058b0 <HAL_RCC_GetSysClockFreq+0xfc>)
 8005840:	f7fa fc5e 	bl	8000100 <__udivsi3>
 8005844:	0003      	movs	r3, r0
 8005846:	0019      	movs	r1, r3
 8005848:	4b18      	ldr	r3, [pc, #96]	; (80058ac <HAL_RCC_GetSysClockFreq+0xf8>)
 800584a:	68db      	ldr	r3, [r3, #12]
 800584c:	0a1b      	lsrs	r3, r3, #8
 800584e:	227f      	movs	r2, #127	; 0x7f
 8005850:	4013      	ands	r3, r2
 8005852:	434b      	muls	r3, r1
 8005854:	617b      	str	r3, [r7, #20]
        break;
 8005856:	46c0      	nop			; (mov r8, r8)
    }
    pllr = (((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U);
 8005858:	4b14      	ldr	r3, [pc, #80]	; (80058ac <HAL_RCC_GetSysClockFreq+0xf8>)
 800585a:	68db      	ldr	r3, [r3, #12]
 800585c:	0f5b      	lsrs	r3, r3, #29
 800585e:	2207      	movs	r2, #7
 8005860:	4013      	ands	r3, r2
 8005862:	3301      	adds	r3, #1
 8005864:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco / pllr;
 8005866:	6879      	ldr	r1, [r7, #4]
 8005868:	6978      	ldr	r0, [r7, #20]
 800586a:	f7fa fc49 	bl	8000100 <__udivsi3>
 800586e:	0003      	movs	r3, r0
 8005870:	613b      	str	r3, [r7, #16]
 8005872:	e015      	b.n	80058a0 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSE)
 8005874:	4b0d      	ldr	r3, [pc, #52]	; (80058ac <HAL_RCC_GetSysClockFreq+0xf8>)
 8005876:	689b      	ldr	r3, [r3, #8]
 8005878:	2238      	movs	r2, #56	; 0x38
 800587a:	4013      	ands	r3, r2
 800587c:	2b20      	cmp	r3, #32
 800587e:	d103      	bne.n	8005888 <HAL_RCC_GetSysClockFreq+0xd4>
  {
    /* LSE used as system clock source */
    sysclockfreq = LSE_VALUE;
 8005880:	2380      	movs	r3, #128	; 0x80
 8005882:	021b      	lsls	r3, r3, #8
 8005884:	613b      	str	r3, [r7, #16]
 8005886:	e00b      	b.n	80058a0 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSI)
 8005888:	4b08      	ldr	r3, [pc, #32]	; (80058ac <HAL_RCC_GetSysClockFreq+0xf8>)
 800588a:	689b      	ldr	r3, [r3, #8]
 800588c:	2238      	movs	r2, #56	; 0x38
 800588e:	4013      	ands	r3, r2
 8005890:	2b18      	cmp	r3, #24
 8005892:	d103      	bne.n	800589c <HAL_RCC_GetSysClockFreq+0xe8>
  {
    /* LSI used as system clock source */
    sysclockfreq = LSI_VALUE;
 8005894:	23fa      	movs	r3, #250	; 0xfa
 8005896:	01db      	lsls	r3, r3, #7
 8005898:	613b      	str	r3, [r7, #16]
 800589a:	e001      	b.n	80058a0 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else
  {
    sysclockfreq = 0U;
 800589c:	2300      	movs	r3, #0
 800589e:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 80058a0:	693b      	ldr	r3, [r7, #16]
}
 80058a2:	0018      	movs	r0, r3
 80058a4:	46bd      	mov	sp, r7
 80058a6:	b006      	add	sp, #24
 80058a8:	bd80      	pop	{r7, pc}
 80058aa:	46c0      	nop			; (mov r8, r8)
 80058ac:	40021000 	.word	0x40021000
 80058b0:	00f42400 	.word	0x00f42400
 80058b4:	007a1200 	.word	0x007a1200

080058b8 <memset>:
 80058b8:	0003      	movs	r3, r0
 80058ba:	1882      	adds	r2, r0, r2
 80058bc:	4293      	cmp	r3, r2
 80058be:	d100      	bne.n	80058c2 <memset+0xa>
 80058c0:	4770      	bx	lr
 80058c2:	7019      	strb	r1, [r3, #0]
 80058c4:	3301      	adds	r3, #1
 80058c6:	e7f9      	b.n	80058bc <memset+0x4>

080058c8 <__libc_init_array>:
 80058c8:	b570      	push	{r4, r5, r6, lr}
 80058ca:	2600      	movs	r6, #0
 80058cc:	4c0c      	ldr	r4, [pc, #48]	; (8005900 <__libc_init_array+0x38>)
 80058ce:	4d0d      	ldr	r5, [pc, #52]	; (8005904 <__libc_init_array+0x3c>)
 80058d0:	1b64      	subs	r4, r4, r5
 80058d2:	10a4      	asrs	r4, r4, #2
 80058d4:	42a6      	cmp	r6, r4
 80058d6:	d109      	bne.n	80058ec <__libc_init_array+0x24>
 80058d8:	2600      	movs	r6, #0
 80058da:	f000 f819 	bl	8005910 <_init>
 80058de:	4c0a      	ldr	r4, [pc, #40]	; (8005908 <__libc_init_array+0x40>)
 80058e0:	4d0a      	ldr	r5, [pc, #40]	; (800590c <__libc_init_array+0x44>)
 80058e2:	1b64      	subs	r4, r4, r5
 80058e4:	10a4      	asrs	r4, r4, #2
 80058e6:	42a6      	cmp	r6, r4
 80058e8:	d105      	bne.n	80058f6 <__libc_init_array+0x2e>
 80058ea:	bd70      	pop	{r4, r5, r6, pc}
 80058ec:	00b3      	lsls	r3, r6, #2
 80058ee:	58eb      	ldr	r3, [r5, r3]
 80058f0:	4798      	blx	r3
 80058f2:	3601      	adds	r6, #1
 80058f4:	e7ee      	b.n	80058d4 <__libc_init_array+0xc>
 80058f6:	00b3      	lsls	r3, r6, #2
 80058f8:	58eb      	ldr	r3, [r5, r3]
 80058fa:	4798      	blx	r3
 80058fc:	3601      	adds	r6, #1
 80058fe:	e7f2      	b.n	80058e6 <__libc_init_array+0x1e>
 8005900:	08005a64 	.word	0x08005a64
 8005904:	08005a64 	.word	0x08005a64
 8005908:	08005a68 	.word	0x08005a68
 800590c:	08005a64 	.word	0x08005a64

08005910 <_init>:
 8005910:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005912:	46c0      	nop			; (mov r8, r8)
 8005914:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005916:	bc08      	pop	{r3}
 8005918:	469e      	mov	lr, r3
 800591a:	4770      	bx	lr

0800591c <_fini>:
 800591c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800591e:	46c0      	nop			; (mov r8, r8)
 8005920:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005922:	bc08      	pop	{r3}
 8005924:	469e      	mov	lr, r3
 8005926:	4770      	bx	lr
