read_verilog ../top_case.v
synth -top top
