{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1540284759966 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition " "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1540284759975 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Oct 23 14:22:39 2018 " "Processing started: Tue Oct 23 14:22:39 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1540284759975 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540284759975 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off rf -c rf " "Command: quartus_map --read_settings_files=on --write_settings_files=off rf -c rf" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540284759975 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Analysis & Synthesis" 0 -1 1540284760850 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file reg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Reg-description " "Found design unit 1: Reg-description" {  } { { "reg.vhd" "" { Text "C:/Users/Anirudh Singhal/Documents/sem5/ee309/project_files/Reg/rf/reg.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540284782698 ""} { "Info" "ISGN_ENTITY_NAME" "1 Reg " "Found entity 1: Reg" {  } { { "reg.vhd" "" { Text "C:/Users/Anirudh Singhal/Documents/sem5/ee309/project_files/Reg/rf/reg.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540284782698 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540284782698 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rf.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rf.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rf-behave " "Found design unit 1: rf-behave" {  } { { "rf.vhd" "" { Text "C:/Users/Anirudh Singhal/Documents/sem5/ee309/project_files/Reg/rf/rf.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540284782703 ""} { "Info" "ISGN_ENTITY_NAME" "1 rf " "Found entity 1: rf" {  } { { "rf.vhd" "" { Text "C:/Users/Anirudh Singhal/Documents/sem5/ee309/project_files/Reg/rf/rf.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540284782703 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540284782703 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "rf " "Elaborating entity \"rf\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1540284782769 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rf_a3 rf.vhd(48) " "VHDL Process Statement warning at rf.vhd(48): signal \"rf_a3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "rf.vhd" "" { Text "C:/Users/Anirudh Singhal/Documents/sem5/ee309/project_files/Reg/rf/rf.vhd" 48 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1540284782776 "|rf"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "registers rf.vhd(53) " "VHDL Process Statement warning at rf.vhd(53): signal \"registers\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "rf.vhd" "" { Text "C:/Users/Anirudh Singhal/Documents/sem5/ee309/project_files/Reg/rf/rf.vhd" 53 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1540284782777 "|rf"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rf_a1 rf.vhd(53) " "VHDL Process Statement warning at rf.vhd(53): signal \"rf_a1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "rf.vhd" "" { Text "C:/Users/Anirudh Singhal/Documents/sem5/ee309/project_files/Reg/rf/rf.vhd" 53 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1540284782777 "|rf"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "registers rf.vhd(54) " "VHDL Process Statement warning at rf.vhd(54): signal \"registers\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "rf.vhd" "" { Text "C:/Users/Anirudh Singhal/Documents/sem5/ee309/project_files/Reg/rf/rf.vhd" 54 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1540284782777 "|rf"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rf_a2 rf.vhd(54) " "VHDL Process Statement warning at rf.vhd(54): signal \"rf_a2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "rf.vhd" "" { Text "C:/Users/Anirudh Singhal/Documents/sem5/ee309/project_files/Reg/rf/rf.vhd" 54 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1540284782777 "|rf"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Reg Reg:\\inst_reg:0:R0 " "Elaborating entity \"Reg\" for hierarchy \"Reg:\\inst_reg:0:R0\"" {  } { { "rf.vhd" "\\inst_reg:0:R0" { Text "C:/Users/Anirudh Singhal/Documents/sem5/ee309/project_files/Reg/rf/rf.vhd" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540284782816 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "356 " "Implemented 356 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "28 " "Implemented 28 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1540284783714 ""} { "Info" "ICUT_CUT_TM_OPINS" "32 " "Implemented 32 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1540284783714 ""} { "Info" "ICUT_CUT_TM_LCELLS" "296 " "Implemented 296 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1540284783714 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1540284783714 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 6 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4977 " "Peak virtual memory: 4977 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1540284783812 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Oct 23 14:23:03 2018 " "Processing ended: Tue Oct 23 14:23:03 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1540284783812 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:24 " "Elapsed time: 00:00:24" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1540284783812 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:50 " "Total CPU time (on all processors): 00:00:50" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1540284783812 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1540284783812 ""}
