    always @(posedge clk) begin
        if ((retire_1 && (new_pc_1[1:0] != 2'b00 || rvfi_trap_1)) || (retire_2 && (new_pc_2[1:0] != 2'b00 || rvfi_trap_2)))
        begin
            $display("ERROR");
            $finish;
        end
        if (finished && ctr_equiv && !atk_equiv) 
        begin
            $display("FAIL");
            $finish;
        end
        else if (finished && !ctr_equiv && atk_equiv)
        begin
            $display("FALSE_POSITIVE");
            $finish;
        end if (finished)
        begin
            $display("SUCCESS");
            $finish;
        end
    end

    initial
	begin
		$dumpfile("sim.vcd");
		$dumpvars();
		//$dumpvars(1, top.ctr);
		//$dumpvars(1, top.control);
		//$dumpvars(1, top.atk);
		//$dumpvars(1, top.instr_mem_1.instr_o);
		//$dumpvars(1, top.instr_mem_2.instr_o);
		#10000;
        $display("TIMEOUT");
		$finish;
	end

    always begin
		clk <= 1;
        #5;
		clk <= 0;
        #5;
    end
