// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2018.3
// Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_4u_config6_s (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        in_elem_data_0_V_read,
        in_elem_data_1_V_read,
        in_elem_data_2_V_read,
        in_elem_data_3_V_read,
        res_stream_V_data_0_V_din,
        res_stream_V_data_0_V_full_n,
        res_stream_V_data_0_V_write,
        res_stream_V_data_1_V_din,
        res_stream_V_data_1_V_full_n,
        res_stream_V_data_1_V_write,
        res_stream_V_data_2_V_din,
        res_stream_V_data_2_V_full_n,
        res_stream_V_data_2_V_write,
        res_stream_V_data_3_V_din,
        res_stream_V_data_3_V_full_n,
        res_stream_V_data_3_V_write,
        res_stream_V_data_0_V_blk_n,
        res_stream_V_data_1_V_blk_n,
        res_stream_V_data_2_V_blk_n,
        res_stream_V_data_3_V_blk_n,
        ap_ce
);

parameter    ap_ST_fsm_state1 = 8'd1;
parameter    ap_ST_fsm_state2 = 8'd2;
parameter    ap_ST_fsm_state3 = 8'd4;
parameter    ap_ST_fsm_state4 = 8'd8;
parameter    ap_ST_fsm_state5 = 8'd16;
parameter    ap_ST_fsm_state6 = 8'd32;
parameter    ap_ST_fsm_state7 = 8'd64;
parameter    ap_ST_fsm_state8 = 8'd128;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [15:0] in_elem_data_0_V_read;
input  [15:0] in_elem_data_1_V_read;
input  [15:0] in_elem_data_2_V_read;
input  [15:0] in_elem_data_3_V_read;
output  [15:0] res_stream_V_data_0_V_din;
input   res_stream_V_data_0_V_full_n;
output   res_stream_V_data_0_V_write;
output  [15:0] res_stream_V_data_1_V_din;
input   res_stream_V_data_1_V_full_n;
output   res_stream_V_data_1_V_write;
output  [15:0] res_stream_V_data_2_V_din;
input   res_stream_V_data_2_V_full_n;
output   res_stream_V_data_2_V_write;
output  [15:0] res_stream_V_data_3_V_din;
input   res_stream_V_data_3_V_full_n;
output   res_stream_V_data_3_V_write;
output   res_stream_V_data_0_V_blk_n;
output   res_stream_V_data_1_V_blk_n;
output   res_stream_V_data_2_V_blk_n;
output   res_stream_V_data_3_V_blk_n;
input   ap_ce;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg res_stream_V_data_0_V_blk_n;
reg res_stream_V_data_1_V_blk_n;
reg res_stream_V_data_2_V_blk_n;
reg res_stream_V_data_3_V_blk_n;

(* fsm_encoding = "none" *) reg   [7:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg   [15:0] kernel_data_V_1_4;
reg   [15:0] kernel_data_V_1_5;
reg   [15:0] kernel_data_V_1_6;
reg   [15:0] kernel_data_V_1_7;
reg   [15:0] kernel_data_V_1_8;
reg   [15:0] kernel_data_V_1_9;
reg   [15:0] kernel_data_V_1_10;
reg   [15:0] kernel_data_V_1_11;
reg   [15:0] kernel_data_V_1_16;
reg   [15:0] kernel_data_V_1_17;
reg   [15:0] kernel_data_V_1_18;
reg   [15:0] kernel_data_V_1_19;
reg   [15:0] kernel_data_V_1_20;
reg   [15:0] kernel_data_V_1_21;
reg   [15:0] kernel_data_V_1_22;
reg   [15:0] kernel_data_V_1_23;
reg   [15:0] kernel_data_V_1_28;
reg   [15:0] kernel_data_V_1_29;
reg   [15:0] kernel_data_V_1_30;
reg   [15:0] kernel_data_V_1_31;
reg   [15:0] kernel_data_V_1_32;
reg   [15:0] kernel_data_V_1_33;
reg   [15:0] kernel_data_V_1_34;
reg   [15:0] kernel_data_V_1_35;
reg   [31:0] sX_4;
reg   [31:0] sY_4;
reg   [31:0] pY_4;
reg   [31:0] pX_4;
wire    ap_CS_fsm_state8;
reg   [0:0] or_cond4_reg_1084;
reg   [15:0] kernel_data_V_1_s_reg_904;
reg   [15:0] kernel_data_V_1_1_reg_909;
reg   [15:0] kernel_data_V_1_2_reg_914;
reg   [15:0] kernel_data_V_1_3_reg_919;
reg   [15:0] kernel_data_V_1_4_1_reg_924;
reg   [15:0] kernel_data_V_1_5_1_reg_929;
reg   [15:0] kernel_data_V_1_6_1_reg_934;
reg   [15:0] kernel_data_V_1_7_1_reg_939;
reg   [15:0] kernel_data_V_1_8_1_reg_944;
reg   [15:0] kernel_data_V_1_9_1_reg_949;
reg   [15:0] kernel_data_V_1_10_1_reg_954;
reg   [15:0] kernel_data_V_1_4_1_1_reg_959;
reg   [15:0] kernel_data_V_1_4_ret_reg_964;
reg   [15:0] kernel_data_V_1_5_ret_reg_969;
reg   [15:0] kernel_data_V_1_6_ret_reg_974;
reg   [15:0] kernel_data_V_1_7_ret_reg_979;
reg   [15:0] kernel_data_V_1_8_ret_reg_984;
reg   [15:0] kernel_data_V_1_9_ret_reg_989;
reg   [15:0] kernel_data_V_1_10_ret_reg_994;
reg   [15:0] kernel_data_V_1_11_ret_reg_999;
reg   [15:0] kernel_data_V_1_16_ret_reg_1004;
reg   [15:0] kernel_data_V_1_17_ret_reg_1009;
reg   [15:0] kernel_data_V_1_18_ret_reg_1014;
reg   [15:0] kernel_data_V_1_19_ret_reg_1019;
reg   [15:0] kernel_data_V_1_20_ret_reg_1024;
reg   [15:0] kernel_data_V_1_21_ret_reg_1029;
reg   [15:0] kernel_data_V_1_22_ret_reg_1034;
reg   [15:0] kernel_data_V_1_23_ret_reg_1039;
reg   [15:0] kernel_data_V_1_28_ret_reg_1044;
reg   [15:0] kernel_data_V_1_29_ret_reg_1049;
reg   [15:0] kernel_data_V_1_30_ret_reg_1054;
reg   [15:0] kernel_data_V_1_31_ret_reg_1059;
reg   [15:0] kernel_data_V_1_32_ret_reg_1064;
reg   [15:0] kernel_data_V_1_33_ret_reg_1069;
reg   [15:0] kernel_data_V_1_34_ret_reg_1074;
reg   [15:0] kernel_data_V_1_35_ret_reg_1079;
wire   [0:0] or_cond4_fu_789_p2;
wire   [0:0] tmp_55_fu_795_p2;
reg   [0:0] tmp_55_reg_1088;
wire   [31:0] p_in_fu_819_p3;
reg   [31:0] p_in_reg_1092;
wire   [0:0] tmp_56_fu_839_p2;
reg   [0:0] tmp_56_reg_1097;
wire   [31:0] p_in2_fu_863_p3;
reg   [31:0] p_in2_reg_1101;
reg   [15:0] res_out_0_V_reg_1106;
wire    ap_CS_fsm_state7;
reg   [15:0] res_out_1_V_reg_1111;
reg   [15:0] res_out_2_V_reg_1116;
reg   [15:0] res_out_3_V_reg_1121;
wire    grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config6_mult_0_0_0_0_0_fu_217_ap_start;
wire    grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config6_mult_0_0_0_0_0_fu_217_ap_done;
wire    grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config6_mult_0_0_0_0_0_fu_217_ap_idle;
wire    grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config6_mult_0_0_0_0_0_fu_217_ap_ready;
wire   [15:0] grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config6_mult_0_0_0_0_0_fu_217_ap_return_0;
wire   [15:0] grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config6_mult_0_0_0_0_0_fu_217_ap_return_1;
wire   [15:0] grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config6_mult_0_0_0_0_0_fu_217_ap_return_2;
wire   [15:0] grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config6_mult_0_0_0_0_0_fu_217_ap_return_3;
reg    grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config6_mult_0_0_0_0_0_fu_217_ap_ce;
wire    ap_CS_fsm_state2;
wire    ap_CS_fsm_state3;
wire    ap_CS_fsm_state4;
wire    ap_CS_fsm_state5;
wire    ap_CS_fsm_state6;
reg    call_ret2_shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config6_s_fu_257_ap_start;
wire    call_ret2_shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config6_s_fu_257_ap_done;
wire    call_ret2_shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config6_s_fu_257_ap_idle;
wire    call_ret2_shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config6_s_fu_257_ap_ready;
wire   [15:0] call_ret2_shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config6_s_fu_257_ap_return_0;
wire   [15:0] call_ret2_shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config6_s_fu_257_ap_return_1;
wire   [15:0] call_ret2_shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config6_s_fu_257_ap_return_2;
wire   [15:0] call_ret2_shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config6_s_fu_257_ap_return_3;
wire   [15:0] call_ret2_shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config6_s_fu_257_ap_return_4;
wire   [15:0] call_ret2_shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config6_s_fu_257_ap_return_5;
wire   [15:0] call_ret2_shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config6_s_fu_257_ap_return_6;
wire   [15:0] call_ret2_shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config6_s_fu_257_ap_return_7;
wire   [15:0] call_ret2_shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config6_s_fu_257_ap_return_8;
wire   [15:0] call_ret2_shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config6_s_fu_257_ap_return_9;
wire   [15:0] call_ret2_shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config6_s_fu_257_ap_return_10;
wire   [15:0] call_ret2_shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config6_s_fu_257_ap_return_11;
wire   [15:0] call_ret2_shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config6_s_fu_257_ap_return_12;
wire   [15:0] call_ret2_shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config6_s_fu_257_ap_return_13;
wire   [15:0] call_ret2_shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config6_s_fu_257_ap_return_14;
wire   [15:0] call_ret2_shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config6_s_fu_257_ap_return_15;
wire   [15:0] call_ret2_shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config6_s_fu_257_ap_return_16;
wire   [15:0] call_ret2_shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config6_s_fu_257_ap_return_17;
wire   [15:0] call_ret2_shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config6_s_fu_257_ap_return_18;
wire   [15:0] call_ret2_shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config6_s_fu_257_ap_return_19;
wire   [15:0] call_ret2_shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config6_s_fu_257_ap_return_20;
wire   [15:0] call_ret2_shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config6_s_fu_257_ap_return_21;
wire   [15:0] call_ret2_shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config6_s_fu_257_ap_return_22;
wire   [15:0] call_ret2_shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config6_s_fu_257_ap_return_23;
wire   [15:0] call_ret2_shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config6_s_fu_257_ap_return_24;
wire   [15:0] call_ret2_shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config6_s_fu_257_ap_return_25;
wire   [15:0] call_ret2_shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config6_s_fu_257_ap_return_26;
wire   [15:0] call_ret2_shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config6_s_fu_257_ap_return_27;
wire   [15:0] call_ret2_shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config6_s_fu_257_ap_return_28;
wire   [15:0] call_ret2_shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config6_s_fu_257_ap_return_29;
wire   [15:0] call_ret2_shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config6_s_fu_257_ap_return_30;
wire   [15:0] call_ret2_shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config6_s_fu_257_ap_return_31;
wire   [15:0] call_ret2_shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config6_s_fu_257_ap_return_32;
wire   [15:0] call_ret2_shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config6_s_fu_257_ap_return_33;
wire   [15:0] call_ret2_shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config6_s_fu_257_ap_return_34;
wire   [15:0] call_ret2_shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config6_s_fu_257_ap_return_35;
reg    call_ret2_shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config6_s_fu_257_ap_ce;
reg   [31:0] storemerge_reg_206;
reg    grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config6_mult_0_0_0_0_0_fu_217_ap_start_reg;
reg   [7:0] ap_NS_fsm;
wire    ap_NS_fsm_state2;
reg    res_stream_V_data_0_V1_update;
wire    res_stream_V_data_0_V1_status;
reg    ap_block_state8;
wire   [31:0] tmp_58_fu_845_p2;
wire   [31:0] tmp_57_fu_801_p2;
wire   [30:0] tmp_460_fu_741_p4;
wire   [30:0] tmp_461_fu_761_p4;
wire   [0:0] tmp_s_fu_721_p2;
wire   [0:0] tmp_52_fu_731_p2;
wire   [0:0] icmp_fu_751_p2;
wire   [0:0] icmp7_fu_771_p2;
wire   [0:0] tmp1_fu_783_p2;
wire   [0:0] tmp_fu_777_p2;
wire   [31:0] phitmp_fu_813_p2;
wire   [31:0] phitmp2_fu_857_p2;
reg    ap_condition_98;
reg    ap_condition_1898;
reg    ap_condition_1902;
reg    ap_condition_1897;
reg    ap_condition_1908;

// power-on initialization
initial begin
#0 ap_CS_fsm = 8'd1;
#0 kernel_data_V_1_4 = 16'd0;
#0 kernel_data_V_1_5 = 16'd0;
#0 kernel_data_V_1_6 = 16'd0;
#0 kernel_data_V_1_7 = 16'd0;
#0 kernel_data_V_1_8 = 16'd0;
#0 kernel_data_V_1_9 = 16'd0;
#0 kernel_data_V_1_10 = 16'd0;
#0 kernel_data_V_1_11 = 16'd0;
#0 kernel_data_V_1_16 = 16'd0;
#0 kernel_data_V_1_17 = 16'd0;
#0 kernel_data_V_1_18 = 16'd0;
#0 kernel_data_V_1_19 = 16'd0;
#0 kernel_data_V_1_20 = 16'd0;
#0 kernel_data_V_1_21 = 16'd0;
#0 kernel_data_V_1_22 = 16'd0;
#0 kernel_data_V_1_23 = 16'd0;
#0 kernel_data_V_1_28 = 16'd0;
#0 kernel_data_V_1_29 = 16'd0;
#0 kernel_data_V_1_30 = 16'd0;
#0 kernel_data_V_1_31 = 16'd0;
#0 kernel_data_V_1_32 = 16'd0;
#0 kernel_data_V_1_33 = 16'd0;
#0 kernel_data_V_1_34 = 16'd0;
#0 kernel_data_V_1_35 = 16'd0;
#0 sX_4 = 32'd0;
#0 sY_4 = 32'd0;
#0 pY_4 = 32'd0;
#0 pX_4 = 32'd0;
#0 grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config6_mult_0_0_0_0_0_fu_217_ap_start_reg = 1'b0;
end

dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config6_mult_0_0_0_0_0 grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config6_mult_0_0_0_0_0_fu_217(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config6_mult_0_0_0_0_0_fu_217_ap_start),
    .ap_done(grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config6_mult_0_0_0_0_0_fu_217_ap_done),
    .ap_idle(grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config6_mult_0_0_0_0_0_fu_217_ap_idle),
    .ap_ready(grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config6_mult_0_0_0_0_0_fu_217_ap_ready),
    .data_0_V_read(kernel_data_V_1_4_1_1_reg_959),
    .data_1_V_read(kernel_data_V_1_10_1_reg_954),
    .data_2_V_read(kernel_data_V_1_9_1_reg_949),
    .data_3_V_read(kernel_data_V_1_8_1_reg_944),
    .data_4_V_read(kernel_data_V_1_4_ret_reg_964),
    .data_5_V_read(kernel_data_V_1_5_ret_reg_969),
    .data_6_V_read(kernel_data_V_1_6_ret_reg_974),
    .data_7_V_read(kernel_data_V_1_7_ret_reg_979),
    .data_8_V_read(kernel_data_V_1_8_ret_reg_984),
    .data_9_V_read(kernel_data_V_1_9_ret_reg_989),
    .data_10_V_read(kernel_data_V_1_10_ret_reg_994),
    .data_11_V_read(kernel_data_V_1_11_ret_reg_999),
    .data_12_V_read(kernel_data_V_1_7_1_reg_939),
    .data_13_V_read(kernel_data_V_1_6_1_reg_934),
    .data_14_V_read(kernel_data_V_1_5_1_reg_929),
    .data_15_V_read(kernel_data_V_1_4_1_reg_924),
    .data_16_V_read(kernel_data_V_1_16_ret_reg_1004),
    .data_17_V_read(kernel_data_V_1_17_ret_reg_1009),
    .data_18_V_read(kernel_data_V_1_18_ret_reg_1014),
    .data_19_V_read(kernel_data_V_1_19_ret_reg_1019),
    .data_20_V_read(kernel_data_V_1_20_ret_reg_1024),
    .data_21_V_read(kernel_data_V_1_21_ret_reg_1029),
    .data_22_V_read(kernel_data_V_1_22_ret_reg_1034),
    .data_23_V_read(kernel_data_V_1_23_ret_reg_1039),
    .data_24_V_read(kernel_data_V_1_3_reg_919),
    .data_25_V_read(kernel_data_V_1_2_reg_914),
    .data_26_V_read(kernel_data_V_1_1_reg_909),
    .data_27_V_read(kernel_data_V_1_s_reg_904),
    .data_28_V_read(kernel_data_V_1_28_ret_reg_1044),
    .data_29_V_read(kernel_data_V_1_29_ret_reg_1049),
    .data_30_V_read(kernel_data_V_1_30_ret_reg_1054),
    .data_31_V_read(kernel_data_V_1_31_ret_reg_1059),
    .data_32_V_read(kernel_data_V_1_32_ret_reg_1064),
    .data_33_V_read(kernel_data_V_1_33_ret_reg_1069),
    .data_34_V_read(kernel_data_V_1_34_ret_reg_1074),
    .data_35_V_read(kernel_data_V_1_35_ret_reg_1079),
    .ap_return_0(grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config6_mult_0_0_0_0_0_fu_217_ap_return_0),
    .ap_return_1(grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config6_mult_0_0_0_0_0_fu_217_ap_return_1),
    .ap_return_2(grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config6_mult_0_0_0_0_0_fu_217_ap_return_2),
    .ap_return_3(grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config6_mult_0_0_0_0_0_fu_217_ap_return_3),
    .ap_ce(grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config6_mult_0_0_0_0_0_fu_217_ap_ce)
);

shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config6_s call_ret2_shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config6_s_fu_257(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(call_ret2_shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config6_s_fu_257_ap_start),
    .ap_done(call_ret2_shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config6_s_fu_257_ap_done),
    .ap_idle(call_ret2_shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config6_s_fu_257_ap_idle),
    .ap_ready(call_ret2_shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config6_s_fu_257_ap_ready),
    .in_elem_data_0_V_read(in_elem_data_0_V_read),
    .in_elem_data_1_V_read(in_elem_data_1_V_read),
    .in_elem_data_2_V_read(in_elem_data_2_V_read),
    .in_elem_data_3_V_read(in_elem_data_3_V_read),
    .kernel_window_4_V_read(kernel_data_V_1_4),
    .kernel_window_5_V_read(kernel_data_V_1_5),
    .kernel_window_6_V_read(kernel_data_V_1_6),
    .kernel_window_7_V_read(kernel_data_V_1_7),
    .kernel_window_8_V_read(kernel_data_V_1_8),
    .kernel_window_9_V_read(kernel_data_V_1_9),
    .kernel_window_10_V_read(kernel_data_V_1_10),
    .kernel_window_11_V_read(kernel_data_V_1_11),
    .kernel_window_16_V_read(kernel_data_V_1_16),
    .kernel_window_17_V_read(kernel_data_V_1_17),
    .kernel_window_18_V_read(kernel_data_V_1_18),
    .kernel_window_19_V_read(kernel_data_V_1_19),
    .kernel_window_20_V_read(kernel_data_V_1_20),
    .kernel_window_21_V_read(kernel_data_V_1_21),
    .kernel_window_22_V_read(kernel_data_V_1_22),
    .kernel_window_23_V_read(kernel_data_V_1_23),
    .kernel_window_28_V_read(kernel_data_V_1_28),
    .kernel_window_29_V_read(kernel_data_V_1_29),
    .kernel_window_30_V_read(kernel_data_V_1_30),
    .kernel_window_31_V_read(kernel_data_V_1_31),
    .kernel_window_32_V_read(kernel_data_V_1_32),
    .kernel_window_33_V_read(kernel_data_V_1_33),
    .kernel_window_34_V_read(kernel_data_V_1_34),
    .kernel_window_35_V_read(kernel_data_V_1_35),
    .ap_return_0(call_ret2_shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config6_s_fu_257_ap_return_0),
    .ap_return_1(call_ret2_shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config6_s_fu_257_ap_return_1),
    .ap_return_2(call_ret2_shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config6_s_fu_257_ap_return_2),
    .ap_return_3(call_ret2_shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config6_s_fu_257_ap_return_3),
    .ap_return_4(call_ret2_shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config6_s_fu_257_ap_return_4),
    .ap_return_5(call_ret2_shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config6_s_fu_257_ap_return_5),
    .ap_return_6(call_ret2_shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config6_s_fu_257_ap_return_6),
    .ap_return_7(call_ret2_shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config6_s_fu_257_ap_return_7),
    .ap_return_8(call_ret2_shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config6_s_fu_257_ap_return_8),
    .ap_return_9(call_ret2_shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config6_s_fu_257_ap_return_9),
    .ap_return_10(call_ret2_shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config6_s_fu_257_ap_return_10),
    .ap_return_11(call_ret2_shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config6_s_fu_257_ap_return_11),
    .ap_return_12(call_ret2_shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config6_s_fu_257_ap_return_12),
    .ap_return_13(call_ret2_shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config6_s_fu_257_ap_return_13),
    .ap_return_14(call_ret2_shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config6_s_fu_257_ap_return_14),
    .ap_return_15(call_ret2_shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config6_s_fu_257_ap_return_15),
    .ap_return_16(call_ret2_shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config6_s_fu_257_ap_return_16),
    .ap_return_17(call_ret2_shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config6_s_fu_257_ap_return_17),
    .ap_return_18(call_ret2_shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config6_s_fu_257_ap_return_18),
    .ap_return_19(call_ret2_shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config6_s_fu_257_ap_return_19),
    .ap_return_20(call_ret2_shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config6_s_fu_257_ap_return_20),
    .ap_return_21(call_ret2_shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config6_s_fu_257_ap_return_21),
    .ap_return_22(call_ret2_shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config6_s_fu_257_ap_return_22),
    .ap_return_23(call_ret2_shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config6_s_fu_257_ap_return_23),
    .ap_return_24(call_ret2_shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config6_s_fu_257_ap_return_24),
    .ap_return_25(call_ret2_shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config6_s_fu_257_ap_return_25),
    .ap_return_26(call_ret2_shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config6_s_fu_257_ap_return_26),
    .ap_return_27(call_ret2_shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config6_s_fu_257_ap_return_27),
    .ap_return_28(call_ret2_shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config6_s_fu_257_ap_return_28),
    .ap_return_29(call_ret2_shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config6_s_fu_257_ap_return_29),
    .ap_return_30(call_ret2_shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config6_s_fu_257_ap_return_30),
    .ap_return_31(call_ret2_shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config6_s_fu_257_ap_return_31),
    .ap_return_32(call_ret2_shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config6_s_fu_257_ap_return_32),
    .ap_return_33(call_ret2_shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config6_s_fu_257_ap_return_33),
    .ap_return_34(call_ret2_shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config6_s_fu_257_ap_return_34),
    .ap_return_35(call_ret2_shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config6_s_fu_257_ap_return_35),
    .ap_ce(call_ret2_shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config6_s_fu_257_ap_ce)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config6_mult_0_0_0_0_0_fu_217_ap_start_reg <= 1'b0;
    end else begin
        if (((or_cond4_fu_789_p2 == 1'd1) & (1'b1 == ap_NS_fsm_state2) & (1'b1 == ap_CS_fsm_state1))) begin
            grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config6_mult_0_0_0_0_0_fu_217_ap_start_reg <= 1'b1;
        end else if ((grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config6_mult_0_0_0_0_0_fu_217_ap_ready == 1'b1)) begin
            grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config6_mult_0_0_0_0_0_fu_217_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_98)) begin
        if ((tmp_55_fu_795_p2 == 1'd1)) begin
            pX_4 <= 32'd0;
        end else if ((tmp_55_fu_795_p2 == 1'd0)) begin
            pX_4 <= tmp_57_fu_801_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_ce)) begin
        if ((1'b1 == ap_condition_1902)) begin
            pY_4 <= 32'd0;
        end else if ((1'b1 == ap_condition_1898)) begin
            pY_4 <= tmp_58_fu_845_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_ce)) begin
        if (((1'b1 == ap_CS_fsm_state2) & (tmp_55_reg_1088 == 1'd0))) begin
            sX_4 <= p_in_reg_1092;
        end else if ((1'b1 == ap_condition_1897)) begin
            sX_4 <= 32'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_1908)) begin
        if ((tmp_56_reg_1097 == 1'd1)) begin
            storemerge_reg_206 <= 32'd0;
        end else if ((tmp_56_reg_1097 == 1'd0)) begin
            storemerge_reg_206 <= p_in2_reg_1101;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        kernel_data_V_1_10 <= call_ret2_shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config6_s_fu_257_ap_return_18;
        kernel_data_V_1_10_1_reg_954 <= call_ret2_shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config6_s_fu_257_ap_return_1;
        kernel_data_V_1_10_ret_reg_994 <= call_ret2_shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config6_s_fu_257_ap_return_18;
        kernel_data_V_1_11 <= call_ret2_shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config6_s_fu_257_ap_return_19;
        kernel_data_V_1_11_ret_reg_999 <= call_ret2_shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config6_s_fu_257_ap_return_19;
        kernel_data_V_1_16 <= call_ret2_shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config6_s_fu_257_ap_return_20;
        kernel_data_V_1_16_ret_reg_1004 <= call_ret2_shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config6_s_fu_257_ap_return_20;
        kernel_data_V_1_17 <= call_ret2_shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config6_s_fu_257_ap_return_21;
        kernel_data_V_1_17_ret_reg_1009 <= call_ret2_shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config6_s_fu_257_ap_return_21;
        kernel_data_V_1_18 <= call_ret2_shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config6_s_fu_257_ap_return_22;
        kernel_data_V_1_18_ret_reg_1014 <= call_ret2_shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config6_s_fu_257_ap_return_22;
        kernel_data_V_1_19 <= call_ret2_shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config6_s_fu_257_ap_return_23;
        kernel_data_V_1_19_ret_reg_1019 <= call_ret2_shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config6_s_fu_257_ap_return_23;
        kernel_data_V_1_1_reg_909 <= call_ret2_shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config6_s_fu_257_ap_return_10;
        kernel_data_V_1_20 <= call_ret2_shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config6_s_fu_257_ap_return_24;
        kernel_data_V_1_20_ret_reg_1024 <= call_ret2_shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config6_s_fu_257_ap_return_24;
        kernel_data_V_1_21 <= call_ret2_shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config6_s_fu_257_ap_return_25;
        kernel_data_V_1_21_ret_reg_1029 <= call_ret2_shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config6_s_fu_257_ap_return_25;
        kernel_data_V_1_22 <= call_ret2_shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config6_s_fu_257_ap_return_26;
        kernel_data_V_1_22_ret_reg_1034 <= call_ret2_shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config6_s_fu_257_ap_return_26;
        kernel_data_V_1_23 <= call_ret2_shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config6_s_fu_257_ap_return_27;
        kernel_data_V_1_23_ret_reg_1039 <= call_ret2_shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config6_s_fu_257_ap_return_27;
        kernel_data_V_1_28 <= call_ret2_shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config6_s_fu_257_ap_return_28;
        kernel_data_V_1_28_ret_reg_1044 <= call_ret2_shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config6_s_fu_257_ap_return_28;
        kernel_data_V_1_29 <= call_ret2_shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config6_s_fu_257_ap_return_29;
        kernel_data_V_1_29_ret_reg_1049 <= call_ret2_shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config6_s_fu_257_ap_return_29;
        kernel_data_V_1_2_reg_914 <= call_ret2_shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config6_s_fu_257_ap_return_9;
        kernel_data_V_1_30 <= call_ret2_shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config6_s_fu_257_ap_return_30;
        kernel_data_V_1_30_ret_reg_1054 <= call_ret2_shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config6_s_fu_257_ap_return_30;
        kernel_data_V_1_31 <= call_ret2_shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config6_s_fu_257_ap_return_31;
        kernel_data_V_1_31_ret_reg_1059 <= call_ret2_shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config6_s_fu_257_ap_return_31;
        kernel_data_V_1_32 <= call_ret2_shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config6_s_fu_257_ap_return_32;
        kernel_data_V_1_32_ret_reg_1064 <= call_ret2_shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config6_s_fu_257_ap_return_32;
        kernel_data_V_1_33 <= call_ret2_shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config6_s_fu_257_ap_return_33;
        kernel_data_V_1_33_ret_reg_1069 <= call_ret2_shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config6_s_fu_257_ap_return_33;
        kernel_data_V_1_34 <= call_ret2_shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config6_s_fu_257_ap_return_34;
        kernel_data_V_1_34_ret_reg_1074 <= call_ret2_shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config6_s_fu_257_ap_return_34;
        kernel_data_V_1_35 <= call_ret2_shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config6_s_fu_257_ap_return_35;
        kernel_data_V_1_35_ret_reg_1079 <= call_ret2_shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config6_s_fu_257_ap_return_35;
        kernel_data_V_1_3_reg_919 <= call_ret2_shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config6_s_fu_257_ap_return_8;
        kernel_data_V_1_4 <= call_ret2_shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config6_s_fu_257_ap_return_12;
        kernel_data_V_1_4_1_1_reg_959 <= call_ret2_shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config6_s_fu_257_ap_return_0;
        kernel_data_V_1_4_1_reg_924 <= call_ret2_shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config6_s_fu_257_ap_return_7;
        kernel_data_V_1_4_ret_reg_964 <= call_ret2_shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config6_s_fu_257_ap_return_12;
        kernel_data_V_1_5 <= call_ret2_shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config6_s_fu_257_ap_return_13;
        kernel_data_V_1_5_1_reg_929 <= call_ret2_shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config6_s_fu_257_ap_return_6;
        kernel_data_V_1_5_ret_reg_969 <= call_ret2_shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config6_s_fu_257_ap_return_13;
        kernel_data_V_1_6 <= call_ret2_shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config6_s_fu_257_ap_return_14;
        kernel_data_V_1_6_1_reg_934 <= call_ret2_shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config6_s_fu_257_ap_return_5;
        kernel_data_V_1_6_ret_reg_974 <= call_ret2_shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config6_s_fu_257_ap_return_14;
        kernel_data_V_1_7 <= call_ret2_shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config6_s_fu_257_ap_return_15;
        kernel_data_V_1_7_1_reg_939 <= call_ret2_shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config6_s_fu_257_ap_return_4;
        kernel_data_V_1_7_ret_reg_979 <= call_ret2_shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config6_s_fu_257_ap_return_15;
        kernel_data_V_1_8 <= call_ret2_shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config6_s_fu_257_ap_return_16;
        kernel_data_V_1_8_1_reg_944 <= call_ret2_shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config6_s_fu_257_ap_return_3;
        kernel_data_V_1_8_ret_reg_984 <= call_ret2_shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config6_s_fu_257_ap_return_16;
        kernel_data_V_1_9 <= call_ret2_shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config6_s_fu_257_ap_return_17;
        kernel_data_V_1_9_1_reg_949 <= call_ret2_shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config6_s_fu_257_ap_return_2;
        kernel_data_V_1_9_ret_reg_989 <= call_ret2_shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config6_s_fu_257_ap_return_17;
        kernel_data_V_1_s_reg_904 <= call_ret2_shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config6_s_fu_257_ap_return_11;
        or_cond4_reg_1084 <= or_cond4_fu_789_p2;
        tmp_55_reg_1088 <= tmp_55_fu_795_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_ce) & (tmp_55_fu_795_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state1) & (tmp_56_fu_839_p2 == 1'd0) & (ap_start == 1'b1))) begin
        p_in2_reg_1101 <= p_in2_fu_863_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_state1) & (tmp_55_fu_795_p2 == 1'd0) & (ap_start == 1'b1))) begin
        p_in_reg_1092 <= p_in_fu_819_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_ce) & (or_cond4_reg_1084 == 1'd1) & (1'b1 == ap_CS_fsm_state7))) begin
        res_out_0_V_reg_1106 <= grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config6_mult_0_0_0_0_0_fu_217_ap_return_0;
        res_out_1_V_reg_1111 <= grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config6_mult_0_0_0_0_0_fu_217_ap_return_1;
        res_out_2_V_reg_1116 <= grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config6_mult_0_0_0_0_0_fu_217_ap_return_2;
        res_out_3_V_reg_1121 <= grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config6_mult_0_0_0_0_0_fu_217_ap_return_3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_ce) & (tmp_55_reg_1088 == 1'd1) & (1'b1 == ap_CS_fsm_state3))) begin
        sY_4 <= storemerge_reg_206;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_ce) & (tmp_55_fu_795_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        tmp_56_reg_1097 <= tmp_56_fu_839_p2;
    end
end

always @ (*) begin
    if (((~((or_cond4_reg_1084 == 1'd1) & (res_stream_V_data_0_V1_status == 1'b0)) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_state8)) | ((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1)))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if ((~((or_cond4_reg_1084 == 1'd1) & (res_stream_V_data_0_V1_status == 1'b0)) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_state8))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        call_ret2_shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config6_s_fu_257_ap_ce = 1'b1;
    end else begin
        call_ret2_shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config6_s_fu_257_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        call_ret2_shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config6_s_fu_257_ap_start = 1'b1;
    end else begin
        call_ret2_shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config6_s_fu_257_ap_start = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_ce) & ((1'b1 == ap_CS_fsm_state6) | (1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state3) | (1'b1 == ap_CS_fsm_state2) | (1'b1 == ap_CS_fsm_state7)))) begin
        grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config6_mult_0_0_0_0_0_fu_217_ap_ce = 1'b1;
    end else begin
        grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config6_mult_0_0_0_0_0_fu_217_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if ((~((or_cond4_reg_1084 == 1'd1) & (res_stream_V_data_0_V1_status == 1'b0)) & (1'b1 == ap_ce) & (or_cond4_reg_1084 == 1'd1) & (1'b1 == ap_CS_fsm_state8))) begin
        res_stream_V_data_0_V1_update = 1'b1;
    end else begin
        res_stream_V_data_0_V1_update = 1'b0;
    end
end

always @ (*) begin
    if (((or_cond4_reg_1084 == 1'd1) & (1'b1 == ap_CS_fsm_state8))) begin
        res_stream_V_data_0_V_blk_n = res_stream_V_data_0_V_full_n;
    end else begin
        res_stream_V_data_0_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((or_cond4_reg_1084 == 1'd1) & (1'b1 == ap_CS_fsm_state8))) begin
        res_stream_V_data_1_V_blk_n = res_stream_V_data_1_V_full_n;
    end else begin
        res_stream_V_data_1_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((or_cond4_reg_1084 == 1'd1) & (1'b1 == ap_CS_fsm_state8))) begin
        res_stream_V_data_2_V_blk_n = res_stream_V_data_2_V_full_n;
    end else begin
        res_stream_V_data_2_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((or_cond4_reg_1084 == 1'd1) & (1'b1 == ap_CS_fsm_state8))) begin
        res_stream_V_data_3_V_blk_n = res_stream_V_data_3_V_full_n;
    end else begin
        res_stream_V_data_3_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            if (((1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_state2))) begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end
        end
        ap_ST_fsm_state3 : begin
            if (((1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_state3))) begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end
        end
        ap_ST_fsm_state4 : begin
            if (((1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_state4))) begin
                ap_NS_fsm = ap_ST_fsm_state5;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end
        end
        ap_ST_fsm_state5 : begin
            if (((1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_state5))) begin
                ap_NS_fsm = ap_ST_fsm_state6;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state5;
            end
        end
        ap_ST_fsm_state6 : begin
            if (((1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_state6))) begin
                ap_NS_fsm = ap_ST_fsm_state7;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state6;
            end
        end
        ap_ST_fsm_state7 : begin
            if (((1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_state7))) begin
                ap_NS_fsm = ap_ST_fsm_state8;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state7;
            end
        end
        ap_ST_fsm_state8 : begin
            if ((~((or_cond4_reg_1084 == 1'd1) & (res_stream_V_data_0_V1_status == 1'b0)) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_state8))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state8;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state5 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_state6 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_state7 = ap_CS_fsm[32'd6];

assign ap_CS_fsm_state8 = ap_CS_fsm[32'd7];

assign ap_NS_fsm_state2 = ap_NS_fsm[32'd1];

always @ (*) begin
    ap_block_state8 = ((or_cond4_reg_1084 == 1'd1) & (res_stream_V_data_0_V1_status == 1'b0));
end

always @ (*) begin
    ap_condition_1897 = ((tmp_55_fu_795_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1));
end

always @ (*) begin
    ap_condition_1898 = ((tmp_55_fu_795_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state1) & (tmp_56_fu_839_p2 == 1'd0) & (ap_start == 1'b1));
end

always @ (*) begin
    ap_condition_1902 = ((tmp_56_reg_1097 == 1'd1) & (tmp_55_reg_1088 == 1'd1) & (1'b1 == ap_CS_fsm_state2));
end

always @ (*) begin
    ap_condition_1908 = ((1'b1 == ap_ce) & (tmp_55_reg_1088 == 1'd1) & (1'b1 == ap_CS_fsm_state2));
end

always @ (*) begin
    ap_condition_98 = ((1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1));
end

assign grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config6_mult_0_0_0_0_0_fu_217_ap_start = grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config6_mult_0_0_0_0_0_fu_217_ap_start_reg;

assign icmp7_fu_771_p2 = (($signed(tmp_461_fu_761_p4) > $signed(31'd0)) ? 1'b1 : 1'b0);

assign icmp_fu_751_p2 = (($signed(tmp_460_fu_741_p4) > $signed(31'd0)) ? 1'b1 : 1'b0);

assign or_cond4_fu_789_p2 = (tmp_fu_777_p2 & tmp1_fu_783_p2);

assign p_in2_fu_863_p3 = ((tmp_52_fu_731_p2[0:0] === 1'b1) ? 32'd1 : phitmp2_fu_857_p2);

assign p_in_fu_819_p3 = ((tmp_s_fu_721_p2[0:0] === 1'b1) ? 32'd1 : phitmp_fu_813_p2);

assign phitmp2_fu_857_p2 = (sY_4 + 32'd1);

assign phitmp_fu_813_p2 = (sX_4 + 32'd1);

assign res_stream_V_data_0_V1_status = (res_stream_V_data_3_V_full_n & res_stream_V_data_2_V_full_n & res_stream_V_data_1_V_full_n & res_stream_V_data_0_V_full_n);

assign res_stream_V_data_0_V_din = res_out_0_V_reg_1106;

assign res_stream_V_data_0_V_write = res_stream_V_data_0_V1_update;

assign res_stream_V_data_1_V_din = res_out_1_V_reg_1111;

assign res_stream_V_data_1_V_write = res_stream_V_data_0_V1_update;

assign res_stream_V_data_2_V_din = res_out_2_V_reg_1116;

assign res_stream_V_data_2_V_write = res_stream_V_data_0_V1_update;

assign res_stream_V_data_3_V_din = res_out_3_V_reg_1121;

assign res_stream_V_data_3_V_write = res_stream_V_data_0_V1_update;

assign tmp1_fu_783_p2 = (icmp_fu_751_p2 & icmp7_fu_771_p2);

assign tmp_460_fu_741_p4 = {{pY_4[31:1]}};

assign tmp_461_fu_761_p4 = {{pX_4[31:1]}};

assign tmp_52_fu_731_p2 = ((sY_4 == 32'd2) ? 1'b1 : 1'b0);

assign tmp_55_fu_795_p2 = ((pX_4 == 32'd38) ? 1'b1 : 1'b0);

assign tmp_56_fu_839_p2 = ((pY_4 == 32'd28) ? 1'b1 : 1'b0);

assign tmp_57_fu_801_p2 = (pX_4 + 32'd1);

assign tmp_58_fu_845_p2 = (pY_4 + 32'd1);

assign tmp_fu_777_p2 = (tmp_s_fu_721_p2 & tmp_52_fu_731_p2);

assign tmp_s_fu_721_p2 = ((sX_4 == 32'd2) ? 1'b1 : 1'b0);

endmodule //compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_4u_config6_s
