# compile verilog/system verilog design source files
verilog xil_defaultlib "D:/yanyebin/risc/puf_risc/e203_hbirdv2-master/fpga/xc7a35/src/fpga_config.v" -i "../../../../../../install/rtl/core" --include "../../../../../src" --include "../../../../../mmcm" --include "../../../../../../../rtl/e203/perips/apb_i2c" --include "../../../../../../../rtl/e203/core" --include "../../../../../../../rtl/e203/general" --include "../../../../../../../rtl/e203/perips/smx_apb" \
"../../../../../../../rtl/e203/perips/sha256/SHA_256_yyb.v" \
"../../../../../../../rtl/e203/perips/sm2/add.v" \
"../../../../../../../rtl/e203/perips/apb_adv_timer/adv_timer_apb_if.v" \
"../../../../../../../rtl/e203/perips/apb_adv_timer/apb_adv_timer.v" \
"../../../../../../../rtl/e203/perips/apb_gpio/apb_gpio.v" \
"../../../../../../../rtl/e203/perips/apb_i2c/apb_i2c.v" \
"../../../../../../../rtl/e203/perips/apb_spi_master/apb_spi_master.v" \
"../../../../../../../rtl/e203/perips/apb_uart/apb_uart.v" \
"../../../../../../../rtl/e203/general/cache.v" \
"../../../../../../../rtl/e203/general/cache_memory.v" \
"../../../../../../../rtl/e203/perips/apb_adv_timer/comparator.v" \
"../../../../../../../rtl/e203/perips/sm2/csa.v" \
"../../../../../../../rtl/e203/perips/sm2/div2.v" \
"../../../../../../../rtl/e203/core/e203_biu.v" \
"../../../../../../../rtl/e203/core/e203_clk_ctrl.v" \
"../../../../../../../rtl/e203/core/e203_clkgate.v" \
"../../../../../../../rtl/e203/core/e203_core.v" \
"../../../../../../../rtl/e203/core/e203_cpu.v" \
"../../../../../../../rtl/e203/core/e203_cpu_top.v" \
"../../../../../../../rtl/e203/core/e203_dtcm_ctrl.v" \
"../../../../../../../rtl/e203/core/e203_dtcm_ram.v" \
"../../../../../../../rtl/e203/core/e203_exu.v" \
"../../../../../../../rtl/e203/core/e203_exu_alu.v" \
"../../../../../../../rtl/e203/core/e203_exu_alu_bjp.v" \
"../../../../../../../rtl/e203/core/e203_exu_alu_csrctrl.v" \
"../../../../../../../rtl/e203/core/e203_exu_alu_dpath.v" \
"../../../../../../../rtl/e203/core/e203_exu_alu_lsuagu.v" \
"../../../../../../../rtl/e203/core/e203_exu_alu_muldiv.v" \
"../../../../../../../rtl/e203/core/e203_exu_alu_rglr.v" \
"../../../../../../../rtl/e203/core/e203_exu_branchslv.v" \
"../../../../../../../rtl/e203/core/e203_exu_commit.v" \
"../../../../../../../rtl/e203/core/e203_exu_csr.v" \
"../../../../../../../rtl/e203/core/e203_exu_decode.v" \
"../../../../../../../rtl/e203/core/e203_exu_disp.v" \
"../../../../../../../rtl/e203/core/e203_exu_excp.v" \
"../../../../../../../rtl/e203/core/e203_exu_longpwbck.v" \
"../../../../../../../rtl/e203/core/e203_exu_nice.v" \
"../../../../../../../rtl/e203/core/e203_exu_oitf.v" \
"../../../../../../../rtl/e203/core/e203_exu_regfile.v" \
"../../../../../../../rtl/e203/core/e203_exu_wbck.v" \
"../../../../../../../rtl/e203/core/e203_ifu.v" \
"../../../../../../../rtl/e203/core/e203_ifu_ifetch.v" \
"../../../../../../../rtl/e203/core/e203_ifu_ift2icb.v" \
"../../../../../../../rtl/e203/core/e203_ifu_litebpu.v" \
"../../../../../../../rtl/e203/core/e203_ifu_minidec.v" \
"../../../../../../../rtl/e203/core/e203_irq_sync.v" \
"../../../../../../../rtl/e203/core/e203_itcm_ctrl.v" \
"../../../../../../../rtl/e203/core/e203_itcm_ram.v" \
"../../../../../../../rtl/e203/core/e203_lsu.v" \
"../../../../../../../rtl/e203/core/e203_lsu_ctrl.v" \
"../../../../../../../rtl/e203/core/e203_reset_ctrl.v" \
"../../../../../../../rtl/e203/soc/e203_soc_top.v" \
"../../../../../../../rtl/e203/core/e203_srams.v" \
"../../../../../../../rtl/e203/subsys/e203_subsys_clint.v" \
"../../../../../../../rtl/e203/subsys/e203_subsys_gfcm.v" \
"../../../../../../../rtl/e203/subsys/e203_subsys_hclkgen.v" \
"../../../../../../../rtl/e203/subsys/e203_subsys_hclkgen_rstsync.v" \
"../../../../../../../rtl/e203/subsys/e203_subsys_main.v" \
"../../../../../../../rtl/e203/subsys/e203_subsys_mems.v" \
"../../../../../../../rtl/e203/subsys/e203_subsys_nice_core.v" \
"../../../../../../../rtl/e203/subsys/e203_subsys_perips.v" \
"../../../../../../../rtl/e203/subsys/e203_subsys_plic.v" \
"../../../../../../../rtl/e203/subsys/e203_subsys_pll.v" \
"../../../../../../../rtl/e203/subsys/e203_subsys_pllclkdiv.v" \
"../../../../../../../rtl/e203/subsys/e203_subsys_top.v" \
"../../../../../../../rtl/e203/perips/apb_i2c/i2c_master_bit_ctrl.v" \
"../../../../../../../rtl/e203/perips/apb_i2c/i2c_master_byte_ctrl.v" \
"../../../../../../../rtl/e203/perips/apb_adv_timer/input_stage.v" \
"../../../../../../../rtl/e203/perips/apb_uart/io_generic_fifo.v" \
"../../../../../../../rtl/e203/general/main_memory.v" \
"../../../../../../../rtl/e203/perips/sm2/mod.v" \
"../../../../../../../rtl/e203/perips/sm2/mod_invers2.v" \
"../../../../../../../rtl/e203/perips/sm2/mod_mult4.v" \
"../../../../../../../rtl/e203/perips/sm2/mult2_LENY34.v" \
"../../../../../../../rtl/e203/perips/sm2/mult2_seq.v" \
"../../../../../../../rtl/e203/perips/apb_adv_timer/prescaler.v" \
"../../../../../../../rtl/e203/general/sirv_1cyc_sram_ctrl.v" \
"../../../../../../../rtl/e203/general/sirv_1cyc_sram_ctrl_cache.v" \
"../../../../../../../rtl/e203/perips/sirv_AsyncResetReg.v" \
"../../../../../../../rtl/e203/perips/sirv_AsyncResetRegVec.v" \
"../../../../../../../rtl/e203/perips/sirv_AsyncResetRegVec_1.v" \
"../../../../../../../rtl/e203/perips/sirv_AsyncResetRegVec_129.v" \
"../../../../../../../rtl/e203/perips/sirv_AsyncResetRegVec_36.v" \
"../../../../../../../rtl/e203/perips/sirv_DeglitchShiftRegister.v" \
"../../../../../../../rtl/e203/perips/sirv_LevelGateway.v" \
"../../../../../../../rtl/e203/perips/sirv_ResetCatchAndSync.v" \
"../../../../../../../rtl/e203/perips/sirv_ResetCatchAndSync_2.v" \
"../../../../../../../rtl/e203/perips/sirv_aon.v" \
"../../../../../../../rtl/e203/perips/sirv_aon_lclkgen_regs.v" \
"../../../../../../../rtl/e203/perips/sirv_aon_porrst.v" \
"../../../../../../../rtl/e203/perips/sirv_aon_top.v" \
"../../../../../../../rtl/e203/perips/sirv_aon_wrapper.v" \
"../../../../../../../rtl/e203/perips/sirv_clint.v" \
"../../../../../../../rtl/e203/perips/sirv_clint_top.v" \
"../../../../../../../rtl/e203/debug/sirv_debug_csr.v" \
"../../../../../../../rtl/e203/debug/sirv_debug_module.v" \
"../../../../../../../rtl/e203/debug/sirv_debug_ram.v" \
"../../../../../../../rtl/e203/debug/sirv_debug_rom.v" \
"../../../../../../../rtl/e203/perips/sirv_expl_axi_slv.v" \
"../../../../../../../rtl/e203/perips/sirv_flash_qspi.v" \
"../../../../../../../rtl/e203/perips/sirv_flash_qspi_top.v" \
"../../../../../../../rtl/e203/general/sirv_gnrl_bufs.v" \
"../../../../../../../rtl/e203/general/sirv_gnrl_dffs.v" \
"../../../../../../../rtl/e203/general/sirv_gnrl_icbs.v" \
"../../../../../../../rtl/e203/general/sirv_gnrl_ram.v" \
"../../../../../../../rtl/e203/perips/sirv_hclkgen_regs.v" \
"../../../../../../../rtl/e203/fab/sirv_icb1to16_bus.v" \
"../../../../../../../rtl/e203/fab/sirv_icb1to2_bus.v" \
"../../../../../../../rtl/e203/fab/sirv_icb1to8_bus.v" \
"../../../../../../../rtl/e203/debug/sirv_jtag_dtm.v" \
"../../../../../../../rtl/e203/perips/sirv_jtaggpioport.v" \
"../../../../../../../rtl/e203/mems/sirv_mrom.v" \
"../../../../../../../rtl/e203/mems/sirv_mrom_top.v" \
"../../../../../../../rtl/e203/perips/sirv_plic_man.v" \
"../../../../../../../rtl/e203/perips/sirv_plic_top.v" \
"../../../../../../../rtl/e203/perips/sirv_pmu.v" \
"../../../../../../../rtl/e203/perips/sirv_pmu_core.v" \
"../../../../../../../rtl/e203/perips/sirv_qspi_arbiter.v" \
"../../../../../../../rtl/e203/perips/sirv_qspi_fifo.v" \
"../../../../../../../rtl/e203/perips/sirv_qspi_media.v" \
"../../../../../../../rtl/e203/perips/sirv_qspi_physical.v" \
"../../../../../../../rtl/e203/perips/sirv_queue.v" \
"../../../../../../../rtl/e203/perips/sirv_queue_1.v" \
"../../../../../../../rtl/e203/perips/sirv_repeater_6.v" \
"../../../../../../../rtl/e203/perips/sirv_rtc.v" \
"../../../../../../../rtl/e203/general/sirv_sim_ram.v" \
"../../../../../../../rtl/e203/perips/sirv_spi_flashmap.v" \
"../../../../../../../rtl/e203/general/sirv_sram_icb_ctrl.v" \
"../../../../../../../rtl/e203/general/sirv_sram_icb_ctrl_cache.v" \
"../../../../../../../rtl/e203/perips/sirv_tl_repeater_5.v" \
"../../../../../../../rtl/e203/perips/sirv_tlfragmenter_qspi_1.v" \
"../../../../../../../rtl/e203/perips/sirv_tlwidthwidget_qspi.v" \
"../../../../../../../rtl/e203/perips/sirv_wdog.v" \
"../../../../../../../rtl/e203/perips/sm2/sm2_naf.v" \
"../../../../../../../rtl/e203/perips/sm2/sm2_point_add.v" \
"../../../../../../../rtl/e203/perips/sm2/sm2_point_double.v" \
"../../../../../../../rtl/e203/perips/smx_apb/sm2_sm3_sha256_apb.v" \
"../../../../../../../rtl/e203/perips/sm3/sm3_yyb.v" \
"../../../../../../../rtl/e203/perips/apb_spi_master/spi_master_apb_if.v" \
"../../../../../../../rtl/e203/perips/apb_spi_master/spi_master_clkgen.v" \
"../../../../../../../rtl/e203/perips/apb_spi_master/spi_master_controller.v" \
"../../../../../../../rtl/e203/perips/apb_spi_master/spi_master_fifo.v" \
"../../../../../../../rtl/e203/perips/apb_spi_master/spi_master_rx.v" \
"../../../../../../../rtl/e203/perips/apb_spi_master/spi_master_tx.v" \
"../../../../../../../rtl/e203/perips/apb_adv_timer/timer_cntrl.v" \
"../../../../../../../rtl/e203/perips/apb_adv_timer/timer_module.v" \
"../../../../../../../rtl/e203/perips/apb_uart/uart_interrupt.v" \
"../../../../../../../rtl/e203/perips/apb_uart/uart_rx.v" \
"../../../../../../../rtl/e203/perips/apb_uart/uart_tx.v" \
"../../../../../../../rtl/e203/perips/apb_adv_timer/up_down_counter.v" \
"../../../../../../../tb/tb_top.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
