(set-info :Origin "This instance was generated by: BanditFuzz-- an RL fuzzer for SMT solvers" )
(set-info :Author "Joe Scott, Fed Mora, Vijay Ganesh" )
(set-info :Contact "Joe Scott, joseph.scott@uwaterloo.ca")
(set-logic QF_BV)
(declare-const bool_0 Bool)
(declare-const bool_1 Bool)
(declare-const bool_2 Bool)
(declare-const bool_3 Bool)
(declare-const bool_4 Bool)
(declare-const bv_0 (_ BitVec 32))
(declare-const bv_1 (_ BitVec 32))
(declare-const bv_2 (_ BitVec 32))
(declare-const bv_3 (_ BitVec 32))
(declare-const bv_4 (_ BitVec 32))
(assert (bvugt (bvlshr (bvxor #xa438b49d  bv_2) (bvsub #x258b22ec  bv_0)) (bvor (bvlshr #xc417b695  bv_4) (bvudiv #x5641e5f3  #x0f3b9647 ))))
(assert (=> (bvslt (bvshl bv_2 bv_1) (bvand bv_1 #x9d93ed25 )) (not (bvugt #x3ea4ee8c  #xdd0dfcb4 ))))
(assert (bvule (bvurem (bvudiv bv_4 bv_3) (bvlshr #x2750bbd8  #xd60bce81 )) (bvand (bvsmod bv_4 bv_1) (bvsrem #x4bcc7618  #xbcad2518 ))))
(assert (xor (and (bvsge #xef74e286  bv_3) (bvsle #x4252a7a9  #x3133c401 )) (bvsle (bvlshr #xf79d5c50  #x8c260594 ) (bvxor bv_0 bv_3))))
(assert (=> (or (bvuge bv_3 bv_3) (or true false)) (bvult (bvashr #x28063b67  bv_3) (bvsub #x1f56fedf  #xe5a97273 ))))
(check-sat)
(exit)
