Jaume Abella , Xavier Vera , Antonio Gonzalez, Penelope: The NBTI-Aware Processor, Proceedings of the 40th Annual IEEE/ACM International Symposium on Microarchitecture, p.85-96, December 01-05, 2007[doi>10.1109/MICRO.2007.32]
Alam, M. and Mahapatra, S. 2008. A comprehensive model of PMOS NBTI degradation. Microelectron. Reliab. 45, 1, 71--81.
Mehmet Basoglu , Michael Orshansky , Mattan Erez, NBTI-aware DVFS: a new approach to saving energy and increasing processor lifetime, Proceedings of the 16th ACM/IEEE international symposium on Low power electronics and design, August 18-20, 2010, Austin, Texas, USA[doi>10.1145/1840845.1840898]
Bhardwaj, S., Wang, W., Vttikonda, R., Cao, Y., and Vrudhula, S. 2006. Predictive modeling of the NBTI effect for reliable design. In Proceedings of CICC. 189--192.
David R. Bild , Gregory E. Bok , Robert P. Dick, Minimization of NBTI performance degradation using internal node control, Proceedings of the Conference on Design, Automation and Test in Europe, April 20-24, 2009, Nice, France
Chen, G., Chuah, K. Y., Li, M. F., Chan, D. S., Ang, C. H., Zheng, J. Z., Jin, Y., and Kwong, D. L. 2003. Dynamic NBTI of pmos transistors and its impact on device lifetime. In Proceedings of IRPS. 196--202.
Kypros Constantinides , Stephen Plaza , Jason Blome , Valeria Bertacco , Scott Mahlke , Todd Austin , Bin Zhang , Michael Orshansky, Architecting a reliable CMP switch architecture, ACM Transactions on Architecture and Code Optimization (TACO), v.4 n.1, p.2-es, March 2007[doi>10.1145/1216544.1216545]
Ayse Kivilcim Coskun , Tajana Simunic Rosing , Keith Whisnant, Temperature aware task scheduling in MPSoCs, Proceedings of the conference on Design, automation and test in Europe, April 16-20, 2007, Nice, France
Hesham El-Rewini , Theodore G. Lewis , Hesham H. Ali, Task scheduling in parallel and distributed systems, Prentice-Hall, Inc., Upper Saddle River, NJ, 1994
Fischetti, M. and Lodi, A. 2003. Local branching. Math. Prog. 98, 1--3, 23--47.
Greskamp, B., Sarangi, S. R., and Torrellas, J. 2007. Threshold voltage variation effects on aging-related hard failure rates. In Proceedings of ISCAS. 1261--1264.
M. R. Guthaus , J. S. Ringenberg , D. Ernst , T. M. Austin , T. Mudge , R. B. Brown, MiBench: A free, commercially representative embedded benchmark suite, Proceedings of the Workload Characterization, 2001. WWC-4. 2001 IEEE International Workshop, p.3-14, December 02-02, 2001[doi>10.1109/WWC.2001.15]
W-L. Hung , Y. Xie , N. Vijaykrishnan , M. Kandemir , M. J. Irwin, Thermal-Aware Task Allocation and Scheduling for Embedded Systems, Proceedings of the conference on Design, Automation and Test in Europe, p.898-899, March 07-11, 2005[doi>10.1109/DATE.2005.310]
Chunho Lee , Miodrag Potkonjak , William H. Mangione-Smith, MediaBench: a tool for evaluating and synthesizing multimedia and communicatons systems, Proceedings of the 30th annual ACM/IEEE international symposium on Microarchitecture, p.330-335, December 01-03, 1997, Research Triangle Park, North Carolina, USA
Lee, E.-A. and Messerschmitt, D. G. 1987. Synchronous data flow. Proc. IEEE 75, 9, 1235--1245.
Chin-Hung Lin , Ing-Chao Lin , Kuan-Hui Li, TG-based technique for NBTI degradation and leakage optimization, Proceedings of the 17th IEEE/ACM international symposium on Low-power electronics and design, August 01-03, 2011, Fukuoka, Japan
Gokhan Memik , William H. Mangione-Smith , Wendong Hu, NetBench: a benchmarking suite for network processors, Proceedings of the 2001 IEEE/ACM international conference on Computer-aided design, November 04-08, 2001, San Jose, California
Papoulis, A. 2002. Probability, Random Variables and Stochastic Processes. McGraw-Hill, New York.
Paul, B. C., Kang, K., Kufluoglu, H., Alam, M. A., and Roy, K. 2005. Impact of NBTI on the temporal performance degradation of digital circuits. IEEE Electron Dev. Lett. 26, 8, 560--562.
Reddy, V., Krishnan, A. T., Marshall, A., Rodriguez, J., Natarajan, S., Rost, T., and Krishnan, S. 2002. Impact of negative bias temperature instability on digital circuit reliability. In Proceedings of IRPS. 248--254.
Peng Rong , Massoud Pedram, Power-aware scheduling and dynamic voltage setting for tasks running on a hard real-time system, Proceedings of the 2006 Asia and South Pacific Design Automation Conference, January 24-27, 2006, Yokohama, Japan[doi>10.1145/1118299.1118416]
Martino Ruggiero , Alessio Guerri , Davide Bertozzi , Francesco Poletti , Michela Milano, Communication-aware allocation and scheduling framework for stream-oriented multi-processor systems-on-chip, Proceedings of the conference on Design, automation and test in Europe: Proceedings, March 06-10, 2006, Munich, Germany
Smruti Sarangi , Brian Greskamp , Abhishek Tiwari , Josep Torrellas, EVAL: Utilizing processors with variation-induced timing errors, Proceedings of the 41st annual IEEE/ACM International Symposium on Microarchitecture, p.423-434, November 08-12, 2008[doi>10.1109/MICRO.2008.4771810]
Sarangi, S. R., Greskamp, B., Teodorescu, R., Nakano, J., Tiwari, A., and Torrellas, J. 2008b. VARIUS: A model of process variation and resulting timing errors for microarchitects. IEEE Trans. Semi. Manu. 21, 1, 3--13.
Schrijver, A. 1998. Theory of Linear and Integer Programming. Wiley.
Schrijver, A. 2003. Combinatorial Optimization: Polyhedra and Efficiency. Springer.
Kevin Skadron , Mircea R. Stan , Karthik Sankaranarayanan , Wei Huang , Sivakumar Velusamy , David Tarjan, Temperature-aware microarchitecture: Modeling and implementation, ACM Transactions on Architecture and Code Optimization (TACO), v.1 n.1, p.94-125, March 2004[doi>10.1145/980152.980157]
Jayanth Srinivasan , Sarita V. Adve , Pradip Bose , Jude A. Rivers, The Impact of Technology Scaling on Lifetime Reliability, Proceedings of the 2004 International Conference on Dependable Systems and Networks, p.177, June 28-July 01, 2004
Jayanth Srinivasan , Sarita V. Adve , Pradip Bose , Jude A. Rivers, Exploiting Structural Duplication for Lifetime Reliability Enhancement, Proceedings of the 32nd annual international symposium on Computer Architecture, p.520-531, June 04-08, 2005[doi>10.1109/ISCA.2005.28]
Jin Sun , Jun Li , Dongsheng Ma , J. M. Wang, Chebyshev Affine-Arithmetic-Based Parametric Yield Prediction Under Limited Descriptions of Uncertainty, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.27 n.10, p.1852-1865, October 2008[doi>10.1109/TCAD.2008.2003300]
Waldshmidt, K., Haase, J., Hofmann, A., Damm, M., and Hauser, D. 2006. Reliability-aware power management of multi-core systems (MPSOCS). In Proceedings of Dynamically Reconfigurable Architectures. 520--531.
Wenping Wang , Shengqi Yang , Sarvesh Bhardwaj , Rakesh Vattikonda , Sarma Vrudhula , Frank Liu , Yu Cao, The impact of NBTI on the performance of combinational and sequential circuits, Proceedings of the 44th annual Design Automation Conference, June 04-08, 2007, San Diego, California[doi>10.1145/1278480.1278573]
Yu Wang , Hong Luo , Ku He , Rong Luo , Huazhong Yang , Yuan Xie, Temperature-aware NBTI modeling and the impact of input vector control on performance degradation, Proceedings of the conference on Design, automation and test in Europe, April 16-20, 2007, Nice, France
George L. Nemhauser , Laurence A. Wolsey, Integer and combinatorial optimization, Wiley-Interscience, New York, NY, 1988
Songqing Zhang , Vineet Wason , Kaustav Banerjee, A probabilistic framework to estimate full-chips subthreshold leakage power distribution considering within-die and die-to-die P-T-V variations, Proceedings of the 2004 international symposium on Low power electronics and design, August 09-11, 2004, Newport Beach, California, USA[doi>10.1145/1013235.1013278]
