{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II " "Info: Running Quartus II TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Full Version " "Info: Version 9.0 Build 132 02/25/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jun 19 22:34:43 2018 " "Info: Processing started: Tue Jun 19 22:34:43 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta DE0_VGA -c DE0_VGA " "Info: Command: quartus_sta DE0_VGA -c DE0_VGA" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: qsta_default_script.tcl version: #3" {  } {  } 0 0 "qsta_default_script.tcl version: #3" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Info: Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Core supply voltage 1.2V " "Info: Core supply voltage is 1.2V" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "high junction temperature 85 " "Info: high junction temperature operating condition is not set. Assuming a default value of '85'." {  } {  } 0 0 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "low junction temperature 0 " "Info: low junction temperature operating condition is not set. Assuming a default value of '0'." {  } {  } 0 0 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "" 0 -1}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "u7\|oState_flag\[42\]~latch\|combout " "Warning: Node \"u7\|oState_flag\[42\]~latch\|combout\" is a latch" {  } { { "V/Crash.v" "" { Text "D:/quartus2/BLOCK/BLOCK/FPGA-game-master/V/Crash.v" 202 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "u7\|oState_flag\[56\]~latch\|combout " "Warning: Node \"u7\|oState_flag\[56\]~latch\|combout\" is a latch" {  } { { "V/Crash.v" "" { Text "D:/quartus2/BLOCK/BLOCK/FPGA-game-master/V/Crash.v" 202 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "u7\|oState_flag\[22\]~latch\|combout " "Warning: Node \"u7\|oState_flag\[22\]~latch\|combout\" is a latch" {  } { { "V/Crash.v" "" { Text "D:/quartus2/BLOCK/BLOCK/FPGA-game-master/V/Crash.v" 202 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 -1}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "DE0_VGA.sdc " "Critical Warning: Synopsys Design Constraints File file not found: 'DE0_VGA.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 0 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "" 0 -1}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "generated clocks \"derive_pll_clocks -create_base_clocks\" " "Info: No user constrained generated clocks found in the design. Calling \"derive_pll_clocks -create_base_clocks\"" {  } {  } 0 0 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL Clocks " "Info: Deriving PLL Clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_clock -period 20.000 -waveform \{0.000 10.000\} -name CLOCK_50 CLOCK_50 " "Info: create_clock -period 20.000 -waveform \{0.000 10.000\} -name CLOCK_50 CLOCK_50" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u1\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 2 -duty_cycle 50.00 -name \{u1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{u1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} " "Info: create_generated_clock -source \{u1\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 2 -duty_cycle 50.00 -name \{u1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{u1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "Info: No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 0 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Info: Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name Level_CTRL:u8\|oRST Level_CTRL:u8\|oRST " "Info: create_clock -period 1.000 -name Level_CTRL:u8\|oRST Level_CTRL:u8\|oRST" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name SW\[9\] SW\[9\] " "Info: create_clock -period 1.000 -name SW\[9\] SW\[9\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name VGA_Ctrl:u2\|oVGA_HS VGA_Ctrl:u2\|oVGA_HS " "Info: create_clock -period 1.000 -name VGA_Ctrl:u2\|oVGA_HS VGA_Ctrl:u2\|oVGA_HS" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name iic:u10\|count\[17\] iic:u10\|count\[17\] " "Info: create_clock -period 1.000 -name iic:u10\|count\[17\] iic:u10\|count\[17\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "Critical Warning: The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "u1\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) u1\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) setup and hold " "Critical Warning: From u1\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) to u1\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "Level_CTRL:u8\|oRST (Rise) u1\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) setup and hold " "Critical Warning: From Level_CTRL:u8\|oRST (Rise) to u1\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "Level_CTRL:u8\|oRST (Fall) u1\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) setup and hold " "Critical Warning: From Level_CTRL:u8\|oRST (Fall) to u1\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "SW\[9\] (Fall) u1\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) setup and hold " "Critical Warning: From SW\[9\] (Fall) to u1\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "VGA_Ctrl:u2\|oVGA_HS (Rise) u1\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) setup and hold " "Critical Warning: From VGA_Ctrl:u2\|oVGA_HS (Rise) to u1\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "VGA_Ctrl:u2\|oVGA_HS (Fall) u1\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) setup and hold " "Critical Warning: From VGA_Ctrl:u2\|oVGA_HS (Fall) to u1\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "CLOCK_50 (Rise) CLOCK_50 (Rise) setup and hold " "Critical Warning: From CLOCK_50 (Rise) to CLOCK_50 (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "Level_CTRL:u8\|oRST (Rise) CLOCK_50 (Rise) setup and hold " "Critical Warning: From Level_CTRL:u8\|oRST (Rise) to CLOCK_50 (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "Level_CTRL:u8\|oRST (Fall) CLOCK_50 (Rise) setup and hold " "Critical Warning: From Level_CTRL:u8\|oRST (Fall) to CLOCK_50 (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "iic:u10\|count\[17\] (Rise) CLOCK_50 (Rise) setup and hold " "Critical Warning: From iic:u10\|count\[17\] (Rise) to CLOCK_50 (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "iic:u10\|count\[17\] (Fall) CLOCK_50 (Rise) setup and hold " "Critical Warning: From iic:u10\|count\[17\] (Fall) to CLOCK_50 (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "u1\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) Level_CTRL:u8\|oRST (Rise) setup and hold " "Critical Warning: From u1\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) to Level_CTRL:u8\|oRST (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "Level_CTRL:u8\|oRST (Rise) Level_CTRL:u8\|oRST (Rise) setup and hold " "Critical Warning: From Level_CTRL:u8\|oRST (Rise) to Level_CTRL:u8\|oRST (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "Level_CTRL:u8\|oRST (Fall) Level_CTRL:u8\|oRST (Rise) setup and hold " "Critical Warning: From Level_CTRL:u8\|oRST (Fall) to Level_CTRL:u8\|oRST (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "SW\[9\] (Fall) Level_CTRL:u8\|oRST (Rise) setup and hold " "Critical Warning: From SW\[9\] (Fall) to Level_CTRL:u8\|oRST (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "u1\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) Level_CTRL:u8\|oRST (Fall) setup and hold " "Critical Warning: From u1\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) to Level_CTRL:u8\|oRST (Fall) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "Level_CTRL:u8\|oRST (Rise) Level_CTRL:u8\|oRST (Fall) setup and hold " "Critical Warning: From Level_CTRL:u8\|oRST (Rise) to Level_CTRL:u8\|oRST (Fall) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "Level_CTRL:u8\|oRST (Fall) Level_CTRL:u8\|oRST (Fall) setup and hold " "Critical Warning: From Level_CTRL:u8\|oRST (Fall) to Level_CTRL:u8\|oRST (Fall) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "SW\[9\] (Fall) Level_CTRL:u8\|oRST (Fall) setup and hold " "Critical Warning: From SW\[9\] (Fall) to Level_CTRL:u8\|oRST (Fall) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "u1\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) SW\[9\] (Fall) setup and hold " "Critical Warning: From u1\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) to SW\[9\] (Fall) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "CLOCK_50 (Rise) SW\[9\] (Fall) setup and hold " "Critical Warning: From CLOCK_50 (Rise) to SW\[9\] (Fall) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "Level_CTRL:u8\|oRST (Rise) SW\[9\] (Fall) setup and hold " "Critical Warning: From Level_CTRL:u8\|oRST (Rise) to SW\[9\] (Fall) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "Level_CTRL:u8\|oRST (Fall) SW\[9\] (Fall) setup and hold " "Critical Warning: From Level_CTRL:u8\|oRST (Fall) to SW\[9\] (Fall) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "SW\[9\] (Fall) SW\[9\] (Fall) setup and hold " "Critical Warning: From SW\[9\] (Fall) to SW\[9\] (Fall) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "iic:u10\|count\[17\] (Rise) SW\[9\] (Fall) setup and hold " "Critical Warning: From iic:u10\|count\[17\] (Rise) to SW\[9\] (Fall) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "u1\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) VGA_Ctrl:u2\|oVGA_HS (Rise) setup and hold " "Critical Warning: From u1\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) to VGA_Ctrl:u2\|oVGA_HS (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "VGA_Ctrl:u2\|oVGA_HS (Rise) VGA_Ctrl:u2\|oVGA_HS (Rise) setup and hold " "Critical Warning: From VGA_Ctrl:u2\|oVGA_HS (Rise) to VGA_Ctrl:u2\|oVGA_HS (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "VGA_Ctrl:u2\|oVGA_HS (Fall) VGA_Ctrl:u2\|oVGA_HS (Rise) setup and hold " "Critical Warning: From VGA_Ctrl:u2\|oVGA_HS (Fall) to VGA_Ctrl:u2\|oVGA_HS (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "u1\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) VGA_Ctrl:u2\|oVGA_HS (Fall) setup and hold " "Critical Warning: From u1\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) to VGA_Ctrl:u2\|oVGA_HS (Fall) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "VGA_Ctrl:u2\|oVGA_HS (Rise) VGA_Ctrl:u2\|oVGA_HS (Fall) setup and hold " "Critical Warning: From VGA_Ctrl:u2\|oVGA_HS (Rise) to VGA_Ctrl:u2\|oVGA_HS (Fall) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "VGA_Ctrl:u2\|oVGA_HS (Fall) VGA_Ctrl:u2\|oVGA_HS (Fall) setup and hold " "Critical Warning: From VGA_Ctrl:u2\|oVGA_HS (Fall) to VGA_Ctrl:u2\|oVGA_HS (Fall) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "CLOCK_50 (Rise) iic:u10\|count\[17\] (Rise) setup and hold " "Critical Warning: From CLOCK_50 (Rise) to iic:u10\|count\[17\] (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "iic:u10\|count\[17\] (Rise) iic:u10\|count\[17\] (Rise) setup and hold " "Critical Warning: From iic:u10\|count\[17\] (Rise) to iic:u10\|count\[17\] (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "iic:u10\|count\[17\] (Fall) iic:u10\|count\[17\] (Rise) setup and hold " "Critical Warning: From iic:u10\|count\[17\] (Fall) to iic:u10\|count\[17\] (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "CLOCK_50 (Rise) iic:u10\|count\[17\] (Fall) setup and hold " "Critical Warning: From CLOCK_50 (Rise) to iic:u10\|count\[17\] (Fall) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "iic:u10\|count\[17\] (Rise) iic:u10\|count\[17\] (Fall) setup and hold " "Critical Warning: From iic:u10\|count\[17\] (Rise) to iic:u10\|count\[17\] (Fall) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "iic:u10\|count\[17\] (Fall) iic:u10\|count\[17\] (Fall) setup and hold " "Critical Warning: From iic:u10\|count\[17\] (Fall) to iic:u10\|count\[17\] (Fall) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1}  } {  } 1 0 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "" 0 -1}
{ "Info" "0" "" "Info: Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "" 0 -1}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Critical Warning: Timing requirements not met" {  } {  } 1 0 "Timing requirements not met" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -12.071 " "Info: Worst-case setup slack is -12.071" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -12.071      -750.105 u1\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "Info:   -12.071      -750.105 u1\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -8.703      -647.129 SW\[9\]  " "Info:    -8.703      -647.129 SW\[9\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.802       -26.704 Level_CTRL:u8\|oRST  " "Info:    -6.802       -26.704 Level_CTRL:u8\|oRST " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.328       -26.538 VGA_Ctrl:u2\|oVGA_HS  " "Info:    -3.328       -26.538 VGA_Ctrl:u2\|oVGA_HS " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.485        -0.933 iic:u10\|count\[17\]  " "Info:    -0.485        -0.933 iic:u10\|count\[17\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.933         0.000 CLOCK_50  " "Info:     0.933         0.000 CLOCK_50 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -3.773 " "Info: Worst-case hold slack is -3.773" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.773      -187.946 SW\[9\]  " "Info:    -3.773      -187.946 SW\[9\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.120       -10.596 CLOCK_50  " "Info:    -2.120       -10.596 CLOCK_50 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.025        -0.035 u1\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "Info:    -0.025        -0.035 u1\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.138         0.000 Level_CTRL:u8\|oRST  " "Info:     0.138         0.000 Level_CTRL:u8\|oRST " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.227         0.000 iic:u10\|count\[17\]  " "Info:     0.227         0.000 iic:u10\|count\[17\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.345         0.000 VGA_Ctrl:u2\|oVGA_HS  " "Info:     0.345         0.000 VGA_Ctrl:u2\|oVGA_HS " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -2.773 " "Info: Worst-case recovery slack is -2.773" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.773       -69.137 u1\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "Info:    -2.773       -69.137 u1\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.323       -25.131 CLOCK_50  " "Info:    -0.323       -25.131 CLOCK_50 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.060         0.000 SW\[9\]  " "Info:     3.060         0.000 SW\[9\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -3.044 " "Info: Worst-case removal slack is -3.044" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.044      -315.509 SW\[9\]  " "Info:    -3.044      -315.509 SW\[9\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.340         0.000 CLOCK_50  " "Info:     0.340         0.000 CLOCK_50 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.475         0.000 u1\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "Info:     2.475         0.000 u1\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Critical Warning" "WSTA_MIN_PULSE_WIDTH_TIMING_NOT_MET" "" "Critical Warning: Found minimum pulse width or period violations. See Report Minimum Pulse Width for details." {  } {  } 1 0 "Found minimum pulse width or period violations. See Report Minimum Pulse Width for details." 0 0 "" 0 -1}
{ "Info" "ISTA_METASTABILITY_REPORT_HAS_DISABLED_SETTINGS" "" "Info: The Metastability Analysis global option is set to OFF." {  } {  } 0 0 "The Metastability Analysis global option is set to OFF." 0 0 "" 0 -1}
{ "Info" "ISTA_METASTABILITY_REPORT_IS_EMPTY" "" "Info: No synchronizer chains to report." {  } {  } 0 0 "No synchronizer chains to report." 0 0 "" 0 -1}
{ "Info" "0" "" "Info: Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "" 0 -1}
{ "Info" "ITAPI_TAPI_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "Critical Warning: The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "u1\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) u1\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) setup and hold " "Critical Warning: From u1\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) to u1\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "Level_CTRL:u8\|oRST (Rise) u1\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) setup and hold " "Critical Warning: From Level_CTRL:u8\|oRST (Rise) to u1\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "Level_CTRL:u8\|oRST (Fall) u1\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) setup and hold " "Critical Warning: From Level_CTRL:u8\|oRST (Fall) to u1\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "SW\[9\] (Fall) u1\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) setup and hold " "Critical Warning: From SW\[9\] (Fall) to u1\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "VGA_Ctrl:u2\|oVGA_HS (Rise) u1\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) setup and hold " "Critical Warning: From VGA_Ctrl:u2\|oVGA_HS (Rise) to u1\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "VGA_Ctrl:u2\|oVGA_HS (Fall) u1\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) setup and hold " "Critical Warning: From VGA_Ctrl:u2\|oVGA_HS (Fall) to u1\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "CLOCK_50 (Rise) CLOCK_50 (Rise) setup and hold " "Critical Warning: From CLOCK_50 (Rise) to CLOCK_50 (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "Level_CTRL:u8\|oRST (Rise) CLOCK_50 (Rise) setup and hold " "Critical Warning: From Level_CTRL:u8\|oRST (Rise) to CLOCK_50 (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "Level_CTRL:u8\|oRST (Fall) CLOCK_50 (Rise) setup and hold " "Critical Warning: From Level_CTRL:u8\|oRST (Fall) to CLOCK_50 (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "iic:u10\|count\[17\] (Rise) CLOCK_50 (Rise) setup and hold " "Critical Warning: From iic:u10\|count\[17\] (Rise) to CLOCK_50 (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "iic:u10\|count\[17\] (Fall) CLOCK_50 (Rise) setup and hold " "Critical Warning: From iic:u10\|count\[17\] (Fall) to CLOCK_50 (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "u1\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) Level_CTRL:u8\|oRST (Rise) setup and hold " "Critical Warning: From u1\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) to Level_CTRL:u8\|oRST (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "Level_CTRL:u8\|oRST (Rise) Level_CTRL:u8\|oRST (Rise) setup and hold " "Critical Warning: From Level_CTRL:u8\|oRST (Rise) to Level_CTRL:u8\|oRST (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "Level_CTRL:u8\|oRST (Fall) Level_CTRL:u8\|oRST (Rise) setup and hold " "Critical Warning: From Level_CTRL:u8\|oRST (Fall) to Level_CTRL:u8\|oRST (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "SW\[9\] (Fall) Level_CTRL:u8\|oRST (Rise) setup and hold " "Critical Warning: From SW\[9\] (Fall) to Level_CTRL:u8\|oRST (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "u1\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) Level_CTRL:u8\|oRST (Fall) setup and hold " "Critical Warning: From u1\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) to Level_CTRL:u8\|oRST (Fall) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "Level_CTRL:u8\|oRST (Rise) Level_CTRL:u8\|oRST (Fall) setup and hold " "Critical Warning: From Level_CTRL:u8\|oRST (Rise) to Level_CTRL:u8\|oRST (Fall) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "Level_CTRL:u8\|oRST (Fall) Level_CTRL:u8\|oRST (Fall) setup and hold " "Critical Warning: From Level_CTRL:u8\|oRST (Fall) to Level_CTRL:u8\|oRST (Fall) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "SW\[9\] (Fall) Level_CTRL:u8\|oRST (Fall) setup and hold " "Critical Warning: From SW\[9\] (Fall) to Level_CTRL:u8\|oRST (Fall) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "u1\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) SW\[9\] (Fall) setup and hold " "Critical Warning: From u1\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) to SW\[9\] (Fall) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "CLOCK_50 (Rise) SW\[9\] (Fall) setup and hold " "Critical Warning: From CLOCK_50 (Rise) to SW\[9\] (Fall) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "Level_CTRL:u8\|oRST (Rise) SW\[9\] (Fall) setup and hold " "Critical Warning: From Level_CTRL:u8\|oRST (Rise) to SW\[9\] (Fall) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "Level_CTRL:u8\|oRST (Fall) SW\[9\] (Fall) setup and hold " "Critical Warning: From Level_CTRL:u8\|oRST (Fall) to SW\[9\] (Fall) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "SW\[9\] (Fall) SW\[9\] (Fall) setup and hold " "Critical Warning: From SW\[9\] (Fall) to SW\[9\] (Fall) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "iic:u10\|count\[17\] (Rise) SW\[9\] (Fall) setup and hold " "Critical Warning: From iic:u10\|count\[17\] (Rise) to SW\[9\] (Fall) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "u1\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) VGA_Ctrl:u2\|oVGA_HS (Rise) setup and hold " "Critical Warning: From u1\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) to VGA_Ctrl:u2\|oVGA_HS (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "VGA_Ctrl:u2\|oVGA_HS (Rise) VGA_Ctrl:u2\|oVGA_HS (Rise) setup and hold " "Critical Warning: From VGA_Ctrl:u2\|oVGA_HS (Rise) to VGA_Ctrl:u2\|oVGA_HS (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "VGA_Ctrl:u2\|oVGA_HS (Fall) VGA_Ctrl:u2\|oVGA_HS (Rise) setup and hold " "Critical Warning: From VGA_Ctrl:u2\|oVGA_HS (Fall) to VGA_Ctrl:u2\|oVGA_HS (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "u1\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) VGA_Ctrl:u2\|oVGA_HS (Fall) setup and hold " "Critical Warning: From u1\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) to VGA_Ctrl:u2\|oVGA_HS (Fall) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "VGA_Ctrl:u2\|oVGA_HS (Rise) VGA_Ctrl:u2\|oVGA_HS (Fall) setup and hold " "Critical Warning: From VGA_Ctrl:u2\|oVGA_HS (Rise) to VGA_Ctrl:u2\|oVGA_HS (Fall) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "VGA_Ctrl:u2\|oVGA_HS (Fall) VGA_Ctrl:u2\|oVGA_HS (Fall) setup and hold " "Critical Warning: From VGA_Ctrl:u2\|oVGA_HS (Fall) to VGA_Ctrl:u2\|oVGA_HS (Fall) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "CLOCK_50 (Rise) iic:u10\|count\[17\] (Rise) setup and hold " "Critical Warning: From CLOCK_50 (Rise) to iic:u10\|count\[17\] (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "iic:u10\|count\[17\] (Rise) iic:u10\|count\[17\] (Rise) setup and hold " "Critical Warning: From iic:u10\|count\[17\] (Rise) to iic:u10\|count\[17\] (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "iic:u10\|count\[17\] (Fall) iic:u10\|count\[17\] (Rise) setup and hold " "Critical Warning: From iic:u10\|count\[17\] (Fall) to iic:u10\|count\[17\] (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "CLOCK_50 (Rise) iic:u10\|count\[17\] (Fall) setup and hold " "Critical Warning: From CLOCK_50 (Rise) to iic:u10\|count\[17\] (Fall) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "iic:u10\|count\[17\] (Rise) iic:u10\|count\[17\] (Fall) setup and hold " "Critical Warning: From iic:u10\|count\[17\] (Rise) to iic:u10\|count\[17\] (Fall) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "iic:u10\|count\[17\] (Fall) iic:u10\|count\[17\] (Fall) setup and hold " "Critical Warning: From iic:u10\|count\[17\] (Fall) to iic:u10\|count\[17\] (Fall) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1}  } {  } 1 0 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "" 0 -1}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Critical Warning: Timing requirements not met" {  } {  } 1 0 "Timing requirements not met" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -10.745 " "Info: Worst-case setup slack is -10.745" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -10.745      -667.110 u1\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "Info:   -10.745      -667.110 u1\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.753      -569.873 SW\[9\]  " "Info:    -7.753      -569.873 SW\[9\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.164       -23.840 Level_CTRL:u8\|oRST  " "Info:    -6.164       -23.840 Level_CTRL:u8\|oRST " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.885       -22.817 VGA_Ctrl:u2\|oVGA_HS  " "Info:    -2.885       -22.817 VGA_Ctrl:u2\|oVGA_HS " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.327        -0.614 iic:u10\|count\[17\]  " "Info:    -0.327        -0.614 iic:u10\|count\[17\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.942         0.000 CLOCK_50  " "Info:     0.942         0.000 CLOCK_50 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -3.521 " "Info: Worst-case hold slack is -3.521" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.521      -175.272 SW\[9\]  " "Info:    -3.521      -175.272 SW\[9\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.961        -9.935 CLOCK_50  " "Info:    -1.961        -9.935 CLOCK_50 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.149        -0.283 u1\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "Info:    -0.149        -0.283 u1\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.181         0.000 Level_CTRL:u8\|oRST  " "Info:     0.181         0.000 Level_CTRL:u8\|oRST " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.259         0.000 iic:u10\|count\[17\]  " "Info:     0.259         0.000 iic:u10\|count\[17\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.301         0.000 VGA_Ctrl:u2\|oVGA_HS  " "Info:     0.301         0.000 VGA_Ctrl:u2\|oVGA_HS " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -2.264 " "Info: Worst-case recovery slack is -2.264" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.264       -56.410 u1\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "Info:    -2.264       -56.410 u1\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.138       -10.085 CLOCK_50  " "Info:    -0.138       -10.085 CLOCK_50 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.903         0.000 SW\[9\]  " "Info:     2.903         0.000 SW\[9\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -2.893 " "Info: Worst-case removal slack is -2.893" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.893      -299.909 SW\[9\]  " "Info:    -2.893      -299.909 SW\[9\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.256         0.000 CLOCK_50  " "Info:     0.256         0.000 CLOCK_50 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.107         0.000 u1\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "Info:     2.107         0.000 u1\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Critical Warning" "WSTA_MIN_PULSE_WIDTH_TIMING_NOT_MET" "" "Critical Warning: Found minimum pulse width or period violations. See Report Minimum Pulse Width for details." {  } {  } 1 0 "Found minimum pulse width or period violations. See Report Minimum Pulse Width for details." 0 0 "" 0 -1}
{ "Info" "ISTA_METASTABILITY_REPORT_HAS_DISABLED_SETTINGS" "" "Info: The Metastability Analysis global option is set to OFF." {  } {  } 0 0 "The Metastability Analysis global option is set to OFF." 0 0 "" 0 -1}
{ "Info" "ISTA_METASTABILITY_REPORT_IS_EMPTY" "" "Info: No synchronizer chains to report." {  } {  } 0 0 "No synchronizer chains to report." 0 0 "" 0 -1}
{ "Info" "0" "" "Info: Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "" 0 -1}
{ "Info" "ITAPI_TAPI_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "Critical Warning: The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "u1\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) u1\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) setup and hold " "Critical Warning: From u1\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) to u1\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "Level_CTRL:u8\|oRST (Rise) u1\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) setup and hold " "Critical Warning: From Level_CTRL:u8\|oRST (Rise) to u1\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "Level_CTRL:u8\|oRST (Fall) u1\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) setup and hold " "Critical Warning: From Level_CTRL:u8\|oRST (Fall) to u1\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "SW\[9\] (Fall) u1\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) setup and hold " "Critical Warning: From SW\[9\] (Fall) to u1\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "VGA_Ctrl:u2\|oVGA_HS (Rise) u1\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) setup and hold " "Critical Warning: From VGA_Ctrl:u2\|oVGA_HS (Rise) to u1\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "VGA_Ctrl:u2\|oVGA_HS (Fall) u1\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) setup and hold " "Critical Warning: From VGA_Ctrl:u2\|oVGA_HS (Fall) to u1\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "CLOCK_50 (Rise) CLOCK_50 (Rise) setup and hold " "Critical Warning: From CLOCK_50 (Rise) to CLOCK_50 (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "Level_CTRL:u8\|oRST (Rise) CLOCK_50 (Rise) setup and hold " "Critical Warning: From Level_CTRL:u8\|oRST (Rise) to CLOCK_50 (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "Level_CTRL:u8\|oRST (Fall) CLOCK_50 (Rise) setup and hold " "Critical Warning: From Level_CTRL:u8\|oRST (Fall) to CLOCK_50 (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "iic:u10\|count\[17\] (Rise) CLOCK_50 (Rise) setup and hold " "Critical Warning: From iic:u10\|count\[17\] (Rise) to CLOCK_50 (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "iic:u10\|count\[17\] (Fall) CLOCK_50 (Rise) setup and hold " "Critical Warning: From iic:u10\|count\[17\] (Fall) to CLOCK_50 (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "u1\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) Level_CTRL:u8\|oRST (Rise) setup and hold " "Critical Warning: From u1\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) to Level_CTRL:u8\|oRST (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "Level_CTRL:u8\|oRST (Rise) Level_CTRL:u8\|oRST (Rise) setup and hold " "Critical Warning: From Level_CTRL:u8\|oRST (Rise) to Level_CTRL:u8\|oRST (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "Level_CTRL:u8\|oRST (Fall) Level_CTRL:u8\|oRST (Rise) setup and hold " "Critical Warning: From Level_CTRL:u8\|oRST (Fall) to Level_CTRL:u8\|oRST (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "SW\[9\] (Fall) Level_CTRL:u8\|oRST (Rise) setup and hold " "Critical Warning: From SW\[9\] (Fall) to Level_CTRL:u8\|oRST (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "u1\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) Level_CTRL:u8\|oRST (Fall) setup and hold " "Critical Warning: From u1\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) to Level_CTRL:u8\|oRST (Fall) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "Level_CTRL:u8\|oRST (Rise) Level_CTRL:u8\|oRST (Fall) setup and hold " "Critical Warning: From Level_CTRL:u8\|oRST (Rise) to Level_CTRL:u8\|oRST (Fall) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "Level_CTRL:u8\|oRST (Fall) Level_CTRL:u8\|oRST (Fall) setup and hold " "Critical Warning: From Level_CTRL:u8\|oRST (Fall) to Level_CTRL:u8\|oRST (Fall) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "SW\[9\] (Fall) Level_CTRL:u8\|oRST (Fall) setup and hold " "Critical Warning: From SW\[9\] (Fall) to Level_CTRL:u8\|oRST (Fall) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "u1\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) SW\[9\] (Fall) setup and hold " "Critical Warning: From u1\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) to SW\[9\] (Fall) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "CLOCK_50 (Rise) SW\[9\] (Fall) setup and hold " "Critical Warning: From CLOCK_50 (Rise) to SW\[9\] (Fall) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "Level_CTRL:u8\|oRST (Rise) SW\[9\] (Fall) setup and hold " "Critical Warning: From Level_CTRL:u8\|oRST (Rise) to SW\[9\] (Fall) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "Level_CTRL:u8\|oRST (Fall) SW\[9\] (Fall) setup and hold " "Critical Warning: From Level_CTRL:u8\|oRST (Fall) to SW\[9\] (Fall) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "SW\[9\] (Fall) SW\[9\] (Fall) setup and hold " "Critical Warning: From SW\[9\] (Fall) to SW\[9\] (Fall) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "iic:u10\|count\[17\] (Rise) SW\[9\] (Fall) setup and hold " "Critical Warning: From iic:u10\|count\[17\] (Rise) to SW\[9\] (Fall) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "u1\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) VGA_Ctrl:u2\|oVGA_HS (Rise) setup and hold " "Critical Warning: From u1\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) to VGA_Ctrl:u2\|oVGA_HS (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "VGA_Ctrl:u2\|oVGA_HS (Rise) VGA_Ctrl:u2\|oVGA_HS (Rise) setup and hold " "Critical Warning: From VGA_Ctrl:u2\|oVGA_HS (Rise) to VGA_Ctrl:u2\|oVGA_HS (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "VGA_Ctrl:u2\|oVGA_HS (Fall) VGA_Ctrl:u2\|oVGA_HS (Rise) setup and hold " "Critical Warning: From VGA_Ctrl:u2\|oVGA_HS (Fall) to VGA_Ctrl:u2\|oVGA_HS (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "u1\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) VGA_Ctrl:u2\|oVGA_HS (Fall) setup and hold " "Critical Warning: From u1\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) to VGA_Ctrl:u2\|oVGA_HS (Fall) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "VGA_Ctrl:u2\|oVGA_HS (Rise) VGA_Ctrl:u2\|oVGA_HS (Fall) setup and hold " "Critical Warning: From VGA_Ctrl:u2\|oVGA_HS (Rise) to VGA_Ctrl:u2\|oVGA_HS (Fall) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "VGA_Ctrl:u2\|oVGA_HS (Fall) VGA_Ctrl:u2\|oVGA_HS (Fall) setup and hold " "Critical Warning: From VGA_Ctrl:u2\|oVGA_HS (Fall) to VGA_Ctrl:u2\|oVGA_HS (Fall) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "CLOCK_50 (Rise) iic:u10\|count\[17\] (Rise) setup and hold " "Critical Warning: From CLOCK_50 (Rise) to iic:u10\|count\[17\] (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "iic:u10\|count\[17\] (Rise) iic:u10\|count\[17\] (Rise) setup and hold " "Critical Warning: From iic:u10\|count\[17\] (Rise) to iic:u10\|count\[17\] (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "iic:u10\|count\[17\] (Fall) iic:u10\|count\[17\] (Rise) setup and hold " "Critical Warning: From iic:u10\|count\[17\] (Fall) to iic:u10\|count\[17\] (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "CLOCK_50 (Rise) iic:u10\|count\[17\] (Fall) setup and hold " "Critical Warning: From CLOCK_50 (Rise) to iic:u10\|count\[17\] (Fall) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "iic:u10\|count\[17\] (Rise) iic:u10\|count\[17\] (Fall) setup and hold " "Critical Warning: From iic:u10\|count\[17\] (Rise) to iic:u10\|count\[17\] (Fall) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "iic:u10\|count\[17\] (Fall) iic:u10\|count\[17\] (Fall) setup and hold " "Critical Warning: From iic:u10\|count\[17\] (Fall) to iic:u10\|count\[17\] (Fall) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1}  } {  } 1 0 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "" 0 -1}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Critical Warning: Timing requirements not met" {  } {  } 1 0 "Timing requirements not met" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -7.253 " "Info: Worst-case setup slack is -7.253" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.253      -443.176 u1\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "Info:    -7.253      -443.176 u1\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.548      -328.221 SW\[9\]  " "Info:    -4.548      -328.221 SW\[9\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.803       -14.543 Level_CTRL:u8\|oRST  " "Info:    -3.803       -14.543 Level_CTRL:u8\|oRST " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.528        -9.514 VGA_Ctrl:u2\|oVGA_HS  " "Info:    -1.528        -9.514 VGA_Ctrl:u2\|oVGA_HS " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.182         0.000 iic:u10\|count\[17\]  " "Info:     0.182         0.000 iic:u10\|count\[17\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.699         0.000 CLOCK_50  " "Info:     0.699         0.000 CLOCK_50 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -2.564 " "Info: Worst-case hold slack is -2.564" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.564      -142.279 SW\[9\]  " "Info:    -2.564      -142.279 SW\[9\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.178        -6.117 CLOCK_50  " "Info:    -1.178        -6.117 CLOCK_50 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.041         0.000 iic:u10\|count\[17\]  " "Info:     0.041         0.000 iic:u10\|count\[17\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.044         0.000 Level_CTRL:u8\|oRST  " "Info:     0.044         0.000 Level_CTRL:u8\|oRST " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.053         0.000 u1\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "Info:     0.053         0.000 u1\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.177         0.000 VGA_Ctrl:u2\|oVGA_HS  " "Info:     0.177         0.000 VGA_Ctrl:u2\|oVGA_HS " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -1.536 " "Info: Worst-case recovery slack is -1.536" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.536       -38.275 u1\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "Info:    -1.536       -38.275 u1\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.094        -6.889 CLOCK_50  " "Info:    -0.094        -6.889 CLOCK_50 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.368         0.000 SW\[9\]  " "Info:     2.368         0.000 SW\[9\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -2.091 " "Info: Worst-case removal slack is -2.091" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.091      -216.869 SW\[9\]  " "Info:    -2.091      -216.869 SW\[9\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.252         0.000 CLOCK_50  " "Info:     0.252         0.000 CLOCK_50 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.505         0.000 u1\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "Info:     1.505         0.000 u1\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Critical Warning" "WSTA_MIN_PULSE_WIDTH_TIMING_NOT_MET" "" "Critical Warning: Found minimum pulse width or period violations. See Report Minimum Pulse Width for details." {  } {  } 1 0 "Found minimum pulse width or period violations. See Report Minimum Pulse Width for details." 0 0 "" 0 -1}
{ "Info" "ISTA_METASTABILITY_REPORT_HAS_DISABLED_SETTINGS" "" "Info: The Metastability Analysis global option is set to OFF." {  } {  } 0 0 "The Metastability Analysis global option is set to OFF." 0 0 "" 0 -1}
{ "Info" "ISTA_METASTABILITY_REPORT_IS_EMPTY" "" "Info: No synchronizer chains to report." {  } {  } 0 0 "No synchronizer chains to report." 0 0 "" 0 -1}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Info: Design is not fully constrained for setup requirements" {  } {  } 0 0 "Design is not fully constrained for %1!s! requirements" 0 0 "" 0 -1}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Info: Design is not fully constrained for hold requirements" {  } {  } 0 0 "Design is not fully constrained for %1!s! requirements" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 125 s Quartus II " "Info: Quartus II TimeQuest Timing Analyzer was successful. 0 errors, 125 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "298 " "Info: Peak virtual memory: 298 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jun 19 22:34:48 2018 " "Info: Processing ended: Tue Jun 19 22:34:48 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Info: Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Info: Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
