/* Quartus II 32-bit Version 13.1.4 Build 182 03/12/2014 SJ Full Version */
JedecChain;
	FileRevision(JESD32A);
	DefaultMfr(6E);

	P ActionCode(Cfg)
		Device PartName(EP4CE10F17) Path("F:/zyd/FPGA/synplify/") File("proj_1.sof") MfrSpec(OpMask(1));

ChainEnd;

AlteraBegin;
	ChainType(JTAG);
AlteraEnd;
