// Seed: 1727125359
program module_0;
  wire id_1;
  assign module_2.id_8 = 0;
endprogram
module module_1 #(
    parameter id_5 = 32'd67
) (
    id_1,
    id_2,
    id_3,
    id_4,
    _id_5
);
  inout wire _id_5;
  output wire id_4;
  input wire id_3;
  input wire id_2;
  output wire id_1;
  logic [7:0] id_6;
  initial begin : LABEL_0
    id_6[id_5] = id_6;
  end
  wire id_7;
  module_0 modCall_1 ();
endmodule
module module_2 (
    input supply0 id_0,
    output tri0 id_1,
    input supply0 id_2,
    input uwire id_3,
    input wor id_4,
    output uwire id_5,
    output wire id_6,
    output uwire id_7,
    input wor id_8
);
  wire id_10;
  module_0 modCall_1 ();
endmodule
