{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 7.2 Build 151 09/26/2007 SJ Full Version " "Info: Version 7.2 Build 151 09/26/2007 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jan 30 14:14:58 2009 " "Info: Processing started: Fri Jan 30 14:14:58 2009" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off afalina_tvk -c afalina_tvk --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off afalina_tvk -c afalina_tvk --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "AduC842:AduC\|me_108_rs485_top_all:inst4\|me_108_rs_flags0:130\|lpm_counter:55\|cntr_h7l:auto_generated\|mux211_dataout~48 " "Warning: Node \"AduC842:AduC\|me_108_rs485_top_all:inst4\|me_108_rs_flags0:130\|lpm_counter:55\|cntr_h7l:auto_generated\|mux211_dataout~48\" is a latch" {  } { { "db/cntr_h7l.tdf" "" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/synthesis/db/cntr_h7l.tdf" 83 2 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "AduC842:AduC\|me_108_rs485_top_all:inst4\|me_108_rs_flags0:130\|lpm_counter:55\|cntr_h7l:auto_generated\|mux2115_dataout~48 " "Warning: Node \"AduC842:AduC\|me_108_rs485_top_all:inst4\|me_108_rs_flags0:130\|lpm_counter:55\|cntr_h7l:auto_generated\|mux2115_dataout~48\" is a latch" {  } { { "db/cntr_h7l.tdf" "" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/synthesis/db/cntr_h7l.tdf" 89 2 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "AduC842:AduC\|me_108_rs485_top_all:inst4\|me_108_rs_flags0:130\|lpm_counter:55\|cntr_h7l:auto_generated\|mux2113_dataout~48 " "Warning: Node \"AduC842:AduC\|me_108_rs485_top_all:inst4\|me_108_rs_flags0:130\|lpm_counter:55\|cntr_h7l:auto_generated\|mux2113_dataout~48\" is a latch" {  } { { "db/cntr_h7l.tdf" "" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/synthesis/db/cntr_h7l.tdf" 87 2 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "AduC842:AduC\|me_108_rs485_top_all:inst4\|me_108_rs_flags0:130\|lpm_counter:55\|cntr_h7l:auto_generated\|mux2111_dataout~48 " "Warning: Node \"AduC842:AduC\|me_108_rs485_top_all:inst4\|me_108_rs_flags0:130\|lpm_counter:55\|cntr_h7l:auto_generated\|mux2111_dataout~48\" is a latch" {  } { { "db/cntr_h7l.tdf" "" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/synthesis/db/cntr_h7l.tdf" 85 2 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "AduC842:AduC\|me_108_rs485_top_all:inst4\|me_108_rs_flags0:130\|lpm_counter:55\|cntr_h7l:auto_generated\|mux219_dataout~48 " "Warning: Node \"AduC842:AduC\|me_108_rs485_top_all:inst4\|me_108_rs_flags0:130\|lpm_counter:55\|cntr_h7l:auto_generated\|mux219_dataout~48\" is a latch" {  } { { "db/cntr_h7l.tdf" "" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/synthesis/db/cntr_h7l.tdf" 100 2 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "AduC842:AduC\|me_108_rs485_top_all:inst4\|me_108_rs_flags0:130\|lpm_counter:55\|cntr_h7l:auto_generated\|mux217_dataout~48 " "Warning: Node \"AduC842:AduC\|me_108_rs485_top_all:inst4\|me_108_rs_flags0:130\|lpm_counter:55\|cntr_h7l:auto_generated\|mux217_dataout~48\" is a latch" {  } { { "db/cntr_h7l.tdf" "" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/synthesis/db/cntr_h7l.tdf" 98 2 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "AduC842:AduC\|me_108_rs485_top_all:inst4\|me_108_rs_flags0:130\|lpm_counter:55\|cntr_h7l:auto_generated\|mux215_dataout~48 " "Warning: Node \"AduC842:AduC\|me_108_rs485_top_all:inst4\|me_108_rs_flags0:130\|lpm_counter:55\|cntr_h7l:auto_generated\|mux215_dataout~48\" is a latch" {  } { { "db/cntr_h7l.tdf" "" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/synthesis/db/cntr_h7l.tdf" 96 2 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "AduC842:AduC\|me_108_rs485_top_all:inst4\|me_108_rs_flags0:130\|lpm_counter:55\|cntr_h7l:auto_generated\|mux213_dataout~48 " "Warning: Node \"AduC842:AduC\|me_108_rs485_top_all:inst4\|me_108_rs_flags0:130\|lpm_counter:55\|cntr_h7l:auto_generated\|mux213_dataout~48\" is a latch" {  } { { "db/cntr_h7l.tdf" "" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/synthesis/db/cntr_h7l.tdf" 94 2 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0}
{ "Warning" "WTAN_USE_ENABLE_CLOCK_LATENCY_FOR_PLL" "" "Warning: Clock latency analysis for PLL offsets is supported for the current device family, but is not enabled" {  } {  } 0 0 "Clock latency analysis for PLL offsets is supported for the current device family, but is not enabled" 0 0 "" 0}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "MPU_WR " "Info: Assuming node \"MPU_WR\" is an undefined clock" {  } { { "../src/afalina_tvk.vhd" "" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/src/afalina_tvk.vhd" 98 -1 0 } } { "e:/altera/q72/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/q72/quartus/bin/Assignment Editor.qase" 1 { { 0 "MPU_WR" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0} { "Info" "ITAN_NODE_MAP_TO_CLK" "MPU_RD " "Info: Assuming node \"MPU_RD\" is an undefined clock" {  } { { "../src/afalina_tvk.vhd" "" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/src/afalina_tvk.vhd" 97 -1 0 } } { "e:/altera/q72/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/q72/quartus/bin/Assignment Editor.qase" 1 { { 0 "MPU_RD" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0} { "Info" "ITAN_NODE_MAP_TO_CLK" "altera_reserved_tck " "Info: Assuming node \"altera_reserved_tck\" is an undefined clock" {  } { { "e:/altera/q72/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/q72/quartus/bin/Assignment Editor.qase" 1 { { 0 "altera_reserved_tck" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "23 " "Warning: Found 23 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "AduC842:AduC\|me_108_rs485_top_all:inst4\|me_108_rs_flags0:130\|lpm_counter:59\|cntr_35k:auto_generated\|counter_reg_bit\[15\] " "Info: Detected ripple clock \"AduC842:AduC\|me_108_rs485_top_all:inst4\|me_108_rs_flags0:130\|lpm_counter:59\|cntr_35k:auto_generated\|counter_reg_bit\[15\]\" as buffer" {  } { { "db/cntr_35k.tdf" "" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/synthesis/db/cntr_35k.tdf" 112 17 0 } } { "e:/altera/q72/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/q72/quartus/bin/Assignment Editor.qase" 1 { { 0 "AduC842:AduC\|me_108_rs485_top_all:inst4\|me_108_rs_flags0:130\|lpm_counter:59\|cntr_35k:auto_generated\|counter_reg_bit\[15\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "AduC842:AduC\|me_108_rs485_top_all:inst4\|tr_me_108_string:78\|lpm_counter:75\|cntr_uak:auto_generated\|counter_reg_bit\[1\] " "Info: Detected ripple clock \"AduC842:AduC\|me_108_rs485_top_all:inst4\|tr_me_108_string:78\|lpm_counter:75\|cntr_uak:auto_generated\|counter_reg_bit\[1\]\" as buffer" {  } { { "db/cntr_uak.tdf" "" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/synthesis/db/cntr_uak.tdf" 73 17 0 } } { "e:/altera/q72/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/q72/quartus/bin/Assignment Editor.qase" 1 { { 0 "AduC842:AduC\|me_108_rs485_top_all:inst4\|tr_me_108_string:78\|lpm_counter:75\|cntr_uak:auto_generated\|counter_reg_bit\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "AduC842:AduC\|me_108_rs485_top_all:inst4\|tr_me_108_string:78\|lpm_counter:75\|cntr_uak:auto_generated\|counter_reg_bit\[0\] " "Info: Detected ripple clock \"AduC842:AduC\|me_108_rs485_top_all:inst4\|tr_me_108_string:78\|lpm_counter:75\|cntr_uak:auto_generated\|counter_reg_bit\[0\]\" as buffer" {  } { { "db/cntr_uak.tdf" "" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/synthesis/db/cntr_uak.tdf" 73 17 0 } } { "e:/altera/q72/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/q72/quartus/bin/Assignment Editor.qase" 1 { { 0 "AduC842:AduC\|me_108_rs485_top_all:inst4\|tr_me_108_string:78\|lpm_counter:75\|cntr_uak:auto_generated\|counter_reg_bit\[0\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "AduC842:AduC\|me_108_rs485_top_all:inst4\|tr_me_108_string:78\|lpm_counter:75\|cntr_uak:auto_generated\|counter_reg_bit\[2\] " "Info: Detected ripple clock \"AduC842:AduC\|me_108_rs485_top_all:inst4\|tr_me_108_string:78\|lpm_counter:75\|cntr_uak:auto_generated\|counter_reg_bit\[2\]\" as buffer" {  } { { "db/cntr_uak.tdf" "" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/synthesis/db/cntr_uak.tdf" 73 17 0 } } { "e:/altera/q72/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/q72/quartus/bin/Assignment Editor.qase" 1 { { 0 "AduC842:AduC\|me_108_rs485_top_all:inst4\|tr_me_108_string:78\|lpm_counter:75\|cntr_uak:auto_generated\|counter_reg_bit\[2\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "AduC842:AduC\|me_108_rs485_top_all:inst4\|tr_me_108_string:78\|lpm_counter:75\|cntr_uak:auto_generated\|counter_reg_bit\[3\] " "Info: Detected ripple clock \"AduC842:AduC\|me_108_rs485_top_all:inst4\|tr_me_108_string:78\|lpm_counter:75\|cntr_uak:auto_generated\|counter_reg_bit\[3\]\" as buffer" {  } { { "db/cntr_uak.tdf" "" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/synthesis/db/cntr_uak.tdf" 73 17 0 } } { "e:/altera/q72/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/q72/quartus/bin/Assignment Editor.qase" 1 { { 0 "AduC842:AduC\|me_108_rs485_top_all:inst4\|tr_me_108_string:78\|lpm_counter:75\|cntr_uak:auto_generated\|counter_reg_bit\[3\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "AduC842:AduC\|me_108_rs485_top_all:inst4\|tr_me_108_string:78\|lpm_counter:75\|cntr_uak:auto_generated\|counter_reg_bit\[4\] " "Info: Detected ripple clock \"AduC842:AduC\|me_108_rs485_top_all:inst4\|tr_me_108_string:78\|lpm_counter:75\|cntr_uak:auto_generated\|counter_reg_bit\[4\]\" as buffer" {  } { { "db/cntr_uak.tdf" "" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/synthesis/db/cntr_uak.tdf" 73 17 0 } } { "e:/altera/q72/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/q72/quartus/bin/Assignment Editor.qase" 1 { { 0 "AduC842:AduC\|me_108_rs485_top_all:inst4\|tr_me_108_string:78\|lpm_counter:75\|cntr_uak:auto_generated\|counter_reg_bit\[4\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_GATED_CLK" "AduC842:AduC\|me_108_rs485_top_all:inst4\|tr_me_108_string:78\|lpm_compare:120\|cmpr_tnd:auto_generated\|aeb_int~49 " "Info: Detected gated clock \"AduC842:AduC\|me_108_rs485_top_all:inst4\|tr_me_108_string:78\|lpm_compare:120\|cmpr_tnd:auto_generated\|aeb_int~49\" as buffer" {  } { { "db/cmpr_tnd.tdf" "" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/synthesis/db/cmpr_tnd.tdf" 29 2 0 } } { "e:/altera/q72/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/q72/quartus/bin/Assignment Editor.qase" 1 { { 0 "AduC842:AduC\|me_108_rs485_top_all:inst4\|tr_me_108_string:78\|lpm_compare:120\|cmpr_tnd:auto_generated\|aeb_int~49" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "AduC842:AduC\|me_108_rs485_top_all:inst4\|tr_me_108_string:78\|lpm_counter:75\|cntr_uak:auto_generated\|counter_reg_bit\[5\] " "Info: Detected ripple clock \"AduC842:AduC\|me_108_rs485_top_all:inst4\|tr_me_108_string:78\|lpm_counter:75\|cntr_uak:auto_generated\|counter_reg_bit\[5\]\" as buffer" {  } { { "db/cntr_uak.tdf" "" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/synthesis/db/cntr_uak.tdf" 73 17 0 } } { "e:/altera/q72/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/q72/quartus/bin/Assignment Editor.qase" 1 { { 0 "AduC842:AduC\|me_108_rs485_top_all:inst4\|tr_me_108_string:78\|lpm_counter:75\|cntr_uak:auto_generated\|counter_reg_bit\[5\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_GATED_CLK" "AduC842:AduC\|me_108_rs485_top_all:inst4\|tr_me_108_string:78\|lpm_compare:120\|cmpr_tnd:auto_generated\|aeb_int~48 " "Info: Detected gated clock \"AduC842:AduC\|me_108_rs485_top_all:inst4\|tr_me_108_string:78\|lpm_compare:120\|cmpr_tnd:auto_generated\|aeb_int~48\" as buffer" {  } { { "db/cmpr_tnd.tdf" "" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/synthesis/db/cmpr_tnd.tdf" 29 2 0 } } { "e:/altera/q72/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/q72/quartus/bin/Assignment Editor.qase" 1 { { 0 "AduC842:AduC\|me_108_rs485_top_all:inst4\|tr_me_108_string:78\|lpm_compare:120\|cmpr_tnd:auto_generated\|aeb_int~48" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "AduC842:AduC\|me_108_rs485_top_all:inst4\|tr_me_108_string:78\|lpm_counter:75\|cntr_uak:auto_generated\|counter_reg_bit\[6\] " "Info: Detected ripple clock \"AduC842:AduC\|me_108_rs485_top_all:inst4\|tr_me_108_string:78\|lpm_counter:75\|cntr_uak:auto_generated\|counter_reg_bit\[6\]\" as buffer" {  } { { "db/cntr_uak.tdf" "" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/synthesis/db/cntr_uak.tdf" 73 17 0 } } { "e:/altera/q72/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/q72/quartus/bin/Assignment Editor.qase" 1 { { 0 "AduC842:AduC\|me_108_rs485_top_all:inst4\|tr_me_108_string:78\|lpm_counter:75\|cntr_uak:auto_generated\|counter_reg_bit\[6\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_GATED_CLK" "AduC842:AduC\|me_108_rs485_top_all:inst4\|tr_me_108_string:78\|lpm_compare:120\|cmpr_tnd:auto_generated\|aeb_int~0 " "Info: Detected gated clock \"AduC842:AduC\|me_108_rs485_top_all:inst4\|tr_me_108_string:78\|lpm_compare:120\|cmpr_tnd:auto_generated\|aeb_int~0\" as buffer" {  } { { "db/cmpr_tnd.tdf" "" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/synthesis/db/cmpr_tnd.tdf" 29 2 0 } } { "e:/altera/q72/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/q72/quartus/bin/Assignment Editor.qase" 1 { { 0 "AduC842:AduC\|me_108_rs485_top_all:inst4\|tr_me_108_string:78\|lpm_compare:120\|cmpr_tnd:auto_generated\|aeb_int~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "AduC842:AduC\|me_108_rs485_top_all:inst4\|rs485_rec_string:inst5\|cvdff2 " "Info: Detected ripple clock \"AduC842:AduC\|me_108_rs485_top_all:inst4\|rs485_rec_string:inst5\|cvdff2\" as buffer" {  } { { "../src/rs485_rec_string.vhd" "" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/src/rs485_rec_string.vhd" 54 -1 0 } } { "e:/altera/q72/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/q72/quartus/bin/Assignment Editor.qase" 1 { { 0 "AduC842:AduC\|me_108_rs485_top_all:inst4\|rs485_rec_string:inst5\|cvdff2" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "AduC842:AduC\|me_108_rs485_top_all:inst4\|rs485_rec_string:inst5\|dff2 " "Info: Detected ripple clock \"AduC842:AduC\|me_108_rs485_top_all:inst4\|rs485_rec_string:inst5\|dff2\" as buffer" {  } { { "../src/rs485_rec_string.vhd" "" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/src/rs485_rec_string.vhd" 51 -1 0 } } { "e:/altera/q72/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/q72/quartus/bin/Assignment Editor.qase" 1 { { 0 "AduC842:AduC\|me_108_rs485_top_all:inst4\|rs485_rec_string:inst5\|dff2" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "AduC842:AduC\|me_108_rs485_top_all:inst4\|rs485_rec_string:inst5\|ctrl_summ_ok " "Info: Detected ripple clock \"AduC842:AduC\|me_108_rs485_top_all:inst4\|rs485_rec_string:inst5\|ctrl_summ_ok\" as buffer" {  } { { "../src/rs485_rec_string.vhd" "" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/src/rs485_rec_string.vhd" 48 -1 0 } } { "e:/altera/q72/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/q72/quartus/bin/Assignment Editor.qase" 1 { { 0 "AduC842:AduC\|me_108_rs485_top_all:inst4\|rs485_rec_string:inst5\|ctrl_summ_ok" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "AduC842:AduC\|me_108_rs485_top_all:inst4\|tr_me_108_string:78\|lpm_counter:75\|cntr_uak:auto_generated\|counter_reg_bit\[7\] " "Info: Detected ripple clock \"AduC842:AduC\|me_108_rs485_top_all:inst4\|tr_me_108_string:78\|lpm_counter:75\|cntr_uak:auto_generated\|counter_reg_bit\[7\]\" as buffer" {  } { { "db/cntr_uak.tdf" "" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/synthesis/db/cntr_uak.tdf" 73 17 0 } } { "e:/altera/q72/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/q72/quartus/bin/Assignment Editor.qase" 1 { { 0 "AduC842:AduC\|me_108_rs485_top_all:inst4\|tr_me_108_string:78\|lpm_counter:75\|cntr_uak:auto_generated\|counter_reg_bit\[7\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_GATED_CLK" "AduC842:AduC\|me_108_rs485_top_all:inst4\|rs485_rec_string:inst5\|RXD_OK~29 " "Info: Detected gated clock \"AduC842:AduC\|me_108_rs485_top_all:inst4\|rs485_rec_string:inst5\|RXD_OK~29\" as buffer" {  } { { "../src/rs485_rec_string.vhd" "" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/src/rs485_rec_string.vhd" 20 -1 0 } } { "e:/altera/q72/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/q72/quartus/bin/Assignment Editor.qase" 1 { { 0 "AduC842:AduC\|me_108_rs485_top_all:inst4\|rs485_rec_string:inst5\|RXD_OK~29" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "AduC842:AduC\|me_108_rs485_top_all:inst4\|tr_me_108_string:78\|lpm_counter:17\|cntr_muh:auto_generated\|counter_reg_bit\[5\] " "Info: Detected ripple clock \"AduC842:AduC\|me_108_rs485_top_all:inst4\|tr_me_108_string:78\|lpm_counter:17\|cntr_muh:auto_generated\|counter_reg_bit\[5\]\" as buffer" {  } { { "db/cntr_muh.tdf" "" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/synthesis/db/cntr_muh.tdf" 61 17 0 } } { "e:/altera/q72/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/q72/quartus/bin/Assignment Editor.qase" 1 { { 0 "AduC842:AduC\|me_108_rs485_top_all:inst4\|tr_me_108_string:78\|lpm_counter:17\|cntr_muh:auto_generated\|counter_reg_bit\[5\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "AduC842:AduC\|me_108_rs485_top_all:inst4\|tr_me_108_string:78\|87 " "Info: Detected ripple clock \"AduC842:AduC\|me_108_rs485_top_all:inst4\|tr_me_108_string:78\|87\" as buffer" {  } { { "tr_me_108_string.bdf" "" { Schematic "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/synthesis/tr_me_108_string.bdf" { { 728 736 800 808 "87" "" } } } } { "e:/altera/q72/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/q72/quartus/bin/Assignment Editor.qase" 1 { { 0 "AduC842:AduC\|me_108_rs485_top_all:inst4\|tr_me_108_string:78\|87" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "AduC842:AduC\|me_108_rs485_top_all:inst4\|38 " "Info: Detected ripple clock \"AduC842:AduC\|me_108_rs485_top_all:inst4\|38\" as buffer" {  } { { "me_108_rs485_top_all.bdf" "" { Schematic "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/synthesis/me_108_rs485_top_all.bdf" { { 248 456 520 328 "38" "" } } } } { "e:/altera/q72/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/q72/quartus/bin/Assignment Editor.qase" 1 { { 0 "AduC842:AduC\|me_108_rs485_top_all:inst4\|38" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "AduC842:AduC\|me_108_rs485_top_all:inst4\|rec_byte_me_108:90\|lpm_counter:66\|cntr_oah:auto_generated\|counter_reg_bit\[2\] " "Info: Detected ripple clock \"AduC842:AduC\|me_108_rs485_top_all:inst4\|rec_byte_me_108:90\|lpm_counter:66\|cntr_oah:auto_generated\|counter_reg_bit\[2\]\" as buffer" {  } { { "db/cntr_oah.tdf" "" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/synthesis/db/cntr_oah.tdf" 51 17 0 } } { "e:/altera/q72/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/q72/quartus/bin/Assignment Editor.qase" 1 { { 0 "AduC842:AduC\|me_108_rs485_top_all:inst4\|rec_byte_me_108:90\|lpm_counter:66\|cntr_oah:auto_generated\|counter_reg_bit\[2\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "c\[2\] " "Info: Detected ripple clock \"c\[2\]\" as buffer" {  } { { "../src/afalina_tvk.vhd" "" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/src/afalina_tvk.vhd" 209 -1 0 } } { "e:/altera/q72/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/q72/quartus/bin/Assignment Editor.qase" 1 { { 0 "c\[2\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "c\[1\] " "Info: Detected ripple clock \"c\[1\]\" as buffer" {  } { { "../src/afalina_tvk.vhd" "" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/src/afalina_tvk.vhd" 209 -1 0 } } { "e:/altera/q72/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/q72/quartus/bin/Assignment Editor.qase" 1 { { 0 "c\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "c\[0\] " "Info: Detected ripple clock \"c\[0\]\" as buffer" {  } { { "../src/afalina_tvk.vhd" "" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/src/afalina_tvk.vhd" 209 -1 0 } } { "e:/altera/q72/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/q72/quartus/bin/Assignment Editor.qase" 1 { { 0 "c\[0\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0}
{ "Info" "ITAN_SLACK_ANALYSIS" "" "Info: Found timing assignments -- calculating delays" {  } {  } 0 0 "Found timing assignments -- calculating delays" 0 0 "" 0}
{ "Info" "ITDB_FULL_SLACK_RESULT" "PLL_TV1:PLL_AFAL\|altpll:altpll_component\|PLL_TV1_altpll:auto_generated\|wire_pll1_clk\[3\] register AduC842:AduC\|me_108_rs485_top_all:inst4\|me_108_rs_flags0:130\|lpm_counter:55\|cntr_h7l:auto_generated\|mux211_dataout~48 register AduC842:AduC\|me_108_rs485_top_all:inst4\|me_108_rs_flags0:130\|lpm_counter:55\|cntr_h7l:auto_generated\|counter_reg_bit\[6\] 1.029 ns " "Info: Slack time is 1.029 ns for clock \"PLL_TV1:PLL_AFAL\|altpll:altpll_component\|PLL_TV1_altpll:auto_generated\|wire_pll1_clk\[3\]\" between source register \"AduC842:AduC\|me_108_rs485_top_all:inst4\|me_108_rs_flags0:130\|lpm_counter:55\|cntr_h7l:auto_generated\|mux211_dataout~48\" and destination register \"AduC842:AduC\|me_108_rs485_top_all:inst4\|me_108_rs_flags0:130\|lpm_counter:55\|cntr_h7l:auto_generated\|counter_reg_bit\[6\]\"" { { "Info" "ITDB_SIMPLE_FMAX_RESULT" "149.88 MHz 6.672 ns " "Info: Fmax is 149.88 MHz (period= 6.672 ns)" {  } {  } 0 0 "Fmax is %1!s! (period= %2!s!)" 0 0 "" 0} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "3.885 ns + Largest register register " "Info: + Largest register to register requirement is 3.885 ns" { { "Info" "ITDB_FULL_SETUP_REQUIREMENT" "4.365 ns + " "Info: + Setup relationship between source and destination is 4.365 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 5.511 ns " "Info: + Latch edge is 5.511 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination PLL_TV1:PLL_AFAL\|altpll:altpll_component\|PLL_TV1_altpll:auto_generated\|wire_pll1_clk\[3\] 8.729 ns -3.218 ns  50 " "Info: Clock period of Destination clock \"PLL_TV1:PLL_AFAL\|altpll:altpll_component\|PLL_TV1_altpll:auto_generated\|wire_pll1_clk\[3\]\" is 8.729 ns with  offset of -3.218 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0} { "Info" "ITDB_EDGE_RESULT" "- Launch 1.146 ns " "Info: - Launch edge is 1.146 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source PLL_TV1:PLL_AFAL\|altpll:altpll_component\|PLL_TV1_altpll:auto_generated\|wire_pll1_clk\[3\] 8.729 ns 1.146 ns inverted 50 " "Info: Clock period of Source clock \"PLL_TV1:PLL_AFAL\|altpll:altpll_component\|PLL_TV1_altpll:auto_generated\|wire_pll1_clk\[3\]\" is 8.729 ns with inverted offset of 1.146 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0}  } {  } 0 0 "%2!c! Setup relationship between source and destination is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.498 ns + Largest " "Info: + Largest clock skew is -0.498 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "PLL_TV1:PLL_AFAL\|altpll:altpll_component\|PLL_TV1_altpll:auto_generated\|wire_pll1_clk\[3\] destination 10.705 ns + Shortest register " "Info: + Shortest clock path from clock \"PLL_TV1:PLL_AFAL\|altpll:altpll_component\|PLL_TV1_altpll:auto_generated\|wire_pll1_clk\[3\]\" to destination register is 10.705 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns PLL_TV1:PLL_AFAL\|altpll:altpll_component\|PLL_TV1_altpll:auto_generated\|wire_pll1_clk\[3\] 1 CLK PLL_2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_2; Fanout = 1; CLK Node = 'PLL_TV1:PLL_AFAL\|altpll:altpll_component\|PLL_TV1_altpll:auto_generated\|wire_pll1_clk\[3\]'" {  } { { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "" { PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] } "NODE_NAME" } } { "db/PLL_TV1_altpll.v" "" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/synthesis/db/PLL_TV1_altpll.v" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.100 ns) + CELL(0.000 ns) 2.100 ns PLL_TV1:PLL_AFAL\|altpll:altpll_component\|PLL_TV1_altpll:auto_generated\|wire_pll1_clk\[3\]~clkctrl 2 COMB CLKCTRL_G8 35 " "Info: 2: + IC(2.100 ns) + CELL(0.000 ns) = 2.100 ns; Loc. = CLKCTRL_G8; Fanout = 35; COMB Node = 'PLL_TV1:PLL_AFAL\|altpll:altpll_component\|PLL_TV1_altpll:auto_generated\|wire_pll1_clk\[3\]~clkctrl'" {  } { { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "2.100 ns" { PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3]~clkctrl } "NODE_NAME" } } { "db/PLL_TV1_altpll.v" "" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/synthesis/db/PLL_TV1_altpll.v" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.867 ns) + CELL(0.836 ns) 3.803 ns c\[1\] 3 REG FF_X33_Y12_N5 4 " "Info: 3: + IC(0.867 ns) + CELL(0.836 ns) = 3.803 ns; Loc. = FF_X33_Y12_N5; Fanout = 4; REG Node = 'c\[1\]'" {  } { { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "1.703 ns" { PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3]~clkctrl c[1] } "NODE_NAME" } } { "../src/afalina_tvk.vhd" "" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/src/afalina_tvk.vhd" 209 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.886 ns) + CELL(0.836 ns) 6.525 ns AduC842:AduC\|me_108_rs485_top_all:inst4\|38 4 REG FF_X9_Y17_N13 3 " "Info: 4: + IC(1.886 ns) + CELL(0.836 ns) = 6.525 ns; Loc. = FF_X9_Y17_N13; Fanout = 3; REG Node = 'AduC842:AduC\|me_108_rs485_top_all:inst4\|38'" {  } { { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "2.722 ns" { c[1] AduC842:AduC|me_108_rs485_top_all:inst4|38 } "NODE_NAME" } } { "me_108_rs485_top_all.bdf" "" { Schematic "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/synthesis/me_108_rs485_top_all.bdf" { { 248 456 520 328 "38" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.498 ns) + CELL(0.836 ns) 7.859 ns AduC842:AduC\|me_108_rs485_top_all:inst4\|rec_byte_me_108:90\|lpm_counter:66\|cntr_oah:auto_generated\|counter_reg_bit\[2\] 5 REG FF_X10_Y17_N13 8 " "Info: 5: + IC(0.498 ns) + CELL(0.836 ns) = 7.859 ns; Loc. = FF_X10_Y17_N13; Fanout = 8; REG Node = 'AduC842:AduC\|me_108_rs485_top_all:inst4\|rec_byte_me_108:90\|lpm_counter:66\|cntr_oah:auto_generated\|counter_reg_bit\[2\]'" {  } { { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "1.334 ns" { AduC842:AduC|me_108_rs485_top_all:inst4|38 AduC842:AduC|me_108_rs485_top_all:inst4|rec_byte_me_108:90|lpm_counter:66|cntr_oah:auto_generated|counter_reg_bit[2] } "NODE_NAME" } } { "db/cntr_oah.tdf" "" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/synthesis/db/cntr_oah.tdf" 51 17 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.867 ns) + CELL(0.836 ns) 9.562 ns AduC842:AduC\|me_108_rs485_top_all:inst4\|me_108_rs_flags0:130\|lpm_counter:59\|cntr_35k:auto_generated\|counter_reg_bit\[15\] 6 REG FF_X10_Y15_N15 11 " "Info: 6: + IC(0.867 ns) + CELL(0.836 ns) = 9.562 ns; Loc. = FF_X10_Y15_N15; Fanout = 11; REG Node = 'AduC842:AduC\|me_108_rs485_top_all:inst4\|me_108_rs_flags0:130\|lpm_counter:59\|cntr_35k:auto_generated\|counter_reg_bit\[15\]'" {  } { { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "1.703 ns" { AduC842:AduC|me_108_rs485_top_all:inst4|rec_byte_me_108:90|lpm_counter:66|cntr_oah:auto_generated|counter_reg_bit[2] AduC842:AduC|me_108_rs485_top_all:inst4|me_108_rs_flags0:130|lpm_counter:59|cntr_35k:auto_generated|counter_reg_bit[15] } "NODE_NAME" } } { "db/cntr_35k.tdf" "" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/synthesis/db/cntr_35k.tdf" 112 17 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.537 ns) + CELL(0.606 ns) 10.705 ns AduC842:AduC\|me_108_rs485_top_all:inst4\|me_108_rs_flags0:130\|lpm_counter:55\|cntr_h7l:auto_generated\|counter_reg_bit\[6\] 7 REG FF_X11_Y15_N11 1 " "Info: 7: + IC(0.537 ns) + CELL(0.606 ns) = 10.705 ns; Loc. = FF_X11_Y15_N11; Fanout = 1; REG Node = 'AduC842:AduC\|me_108_rs485_top_all:inst4\|me_108_rs_flags0:130\|lpm_counter:55\|cntr_h7l:auto_generated\|counter_reg_bit\[6\]'" {  } { { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "1.143 ns" { AduC842:AduC|me_108_rs485_top_all:inst4|me_108_rs_flags0:130|lpm_counter:59|cntr_35k:auto_generated|counter_reg_bit[15] AduC842:AduC|me_108_rs485_top_all:inst4|me_108_rs_flags0:130|lpm_counter:55|cntr_h7l:auto_generated|counter_reg_bit[6] } "NODE_NAME" } } { "db/cntr_h7l.tdf" "" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/synthesis/db/cntr_h7l.tdf" 82 17 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.950 ns ( 36.90 % ) " "Info: Total cell delay = 3.950 ns ( 36.90 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "6.755 ns ( 63.10 % ) " "Info: Total interconnect delay = 6.755 ns ( 63.10 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "10.705 ns" { PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3]~clkctrl c[1] AduC842:AduC|me_108_rs485_top_all:inst4|38 AduC842:AduC|me_108_rs485_top_all:inst4|rec_byte_me_108:90|lpm_counter:66|cntr_oah:auto_generated|counter_reg_bit[2] AduC842:AduC|me_108_rs485_top_all:inst4|me_108_rs_flags0:130|lpm_counter:59|cntr_35k:auto_generated|counter_reg_bit[15] AduC842:AduC|me_108_rs485_top_all:inst4|me_108_rs_flags0:130|lpm_counter:55|cntr_h7l:auto_generated|counter_reg_bit[6] } "NODE_NAME" } } { "e:/altera/q72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/q72/quartus/bin/Technology_Viewer.qrui" "10.705 ns" { PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] {} PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3]~clkctrl {} c[1] {} AduC842:AduC|me_108_rs485_top_all:inst4|38 {} AduC842:AduC|me_108_rs485_top_all:inst4|rec_byte_me_108:90|lpm_counter:66|cntr_oah:auto_generated|counter_reg_bit[2] {} AduC842:AduC|me_108_rs485_top_all:inst4|me_108_rs_flags0:130|lpm_counter:59|cntr_35k:auto_generated|counter_reg_bit[15] {} AduC842:AduC|me_108_rs485_top_all:inst4|me_108_rs_flags0:130|lpm_counter:55|cntr_h7l:auto_generated|counter_reg_bit[6] {} } { 0.000ns 2.100ns 0.867ns 1.886ns 0.498ns 0.867ns 0.537ns } { 0.000ns 0.000ns 0.836ns 0.836ns 0.836ns 0.836ns 0.606ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "PLL_TV1:PLL_AFAL\|altpll:altpll_component\|PLL_TV1_altpll:auto_generated\|wire_pll1_clk\[3\] source 11.203 ns - Longest register " "Info: - Longest clock path from clock \"PLL_TV1:PLL_AFAL\|altpll:altpll_component\|PLL_TV1_altpll:auto_generated\|wire_pll1_clk\[3\]\" to source register is 11.203 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns PLL_TV1:PLL_AFAL\|altpll:altpll_component\|PLL_TV1_altpll:auto_generated\|wire_pll1_clk\[3\] 1 CLK PLL_2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_2; Fanout = 1; CLK Node = 'PLL_TV1:PLL_AFAL\|altpll:altpll_component\|PLL_TV1_altpll:auto_generated\|wire_pll1_clk\[3\]'" {  } { { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "" { PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] } "NODE_NAME" } } { "db/PLL_TV1_altpll.v" "" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/synthesis/db/PLL_TV1_altpll.v" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.100 ns) + CELL(0.000 ns) 2.100 ns PLL_TV1:PLL_AFAL\|altpll:altpll_component\|PLL_TV1_altpll:auto_generated\|wire_pll1_clk\[3\]~clkctrl 2 COMB CLKCTRL_G8 35 " "Info: 2: + IC(2.100 ns) + CELL(0.000 ns) = 2.100 ns; Loc. = CLKCTRL_G8; Fanout = 35; COMB Node = 'PLL_TV1:PLL_AFAL\|altpll:altpll_component\|PLL_TV1_altpll:auto_generated\|wire_pll1_clk\[3\]~clkctrl'" {  } { { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "2.100 ns" { PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3]~clkctrl } "NODE_NAME" } } { "db/PLL_TV1_altpll.v" "" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/synthesis/db/PLL_TV1_altpll.v" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.867 ns) + CELL(0.836 ns) 3.803 ns c\[1\] 3 REG FF_X33_Y12_N5 4 " "Info: 3: + IC(0.867 ns) + CELL(0.836 ns) = 3.803 ns; Loc. = FF_X33_Y12_N5; Fanout = 4; REG Node = 'c\[1\]'" {  } { { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "1.703 ns" { PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3]~clkctrl c[1] } "NODE_NAME" } } { "../src/afalina_tvk.vhd" "" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/src/afalina_tvk.vhd" 209 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.886 ns) + CELL(0.836 ns) 6.525 ns AduC842:AduC\|me_108_rs485_top_all:inst4\|38 4 REG FF_X9_Y17_N13 3 " "Info: 4: + IC(1.886 ns) + CELL(0.836 ns) = 6.525 ns; Loc. = FF_X9_Y17_N13; Fanout = 3; REG Node = 'AduC842:AduC\|me_108_rs485_top_all:inst4\|38'" {  } { { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "2.722 ns" { c[1] AduC842:AduC|me_108_rs485_top_all:inst4|38 } "NODE_NAME" } } { "me_108_rs485_top_all.bdf" "" { Schematic "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/synthesis/me_108_rs485_top_all.bdf" { { 248 456 520 328 "38" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.498 ns) + CELL(0.836 ns) 7.859 ns AduC842:AduC\|me_108_rs485_top_all:inst4\|rec_byte_me_108:90\|lpm_counter:66\|cntr_oah:auto_generated\|counter_reg_bit\[2\] 5 REG FF_X10_Y17_N13 8 " "Info: 5: + IC(0.498 ns) + CELL(0.836 ns) = 7.859 ns; Loc. = FF_X10_Y17_N13; Fanout = 8; REG Node = 'AduC842:AduC\|me_108_rs485_top_all:inst4\|rec_byte_me_108:90\|lpm_counter:66\|cntr_oah:auto_generated\|counter_reg_bit\[2\]'" {  } { { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "1.334 ns" { AduC842:AduC|me_108_rs485_top_all:inst4|38 AduC842:AduC|me_108_rs485_top_all:inst4|rec_byte_me_108:90|lpm_counter:66|cntr_oah:auto_generated|counter_reg_bit[2] } "NODE_NAME" } } { "db/cntr_oah.tdf" "" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/synthesis/db/cntr_oah.tdf" 51 17 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.854 ns) + CELL(0.836 ns) 9.549 ns AduC842:AduC\|me_108_rs485_top_all:inst4\|rs485_rec_string:inst5\|ctrl_summ_ok 6 REG FF_X11_Y19_N11 2 " "Info: 6: + IC(0.854 ns) + CELL(0.836 ns) = 9.549 ns; Loc. = FF_X11_Y19_N11; Fanout = 2; REG Node = 'AduC842:AduC\|me_108_rs485_top_all:inst4\|rs485_rec_string:inst5\|ctrl_summ_ok'" {  } { { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "1.690 ns" { AduC842:AduC|me_108_rs485_top_all:inst4|rec_byte_me_108:90|lpm_counter:66|cntr_oah:auto_generated|counter_reg_bit[2] AduC842:AduC|me_108_rs485_top_all:inst4|rs485_rec_string:inst5|ctrl_summ_ok } "NODE_NAME" } } { "../src/rs485_rec_string.vhd" "" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/src/rs485_rec_string.vhd" 48 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.383 ns) + CELL(0.354 ns) 10.286 ns AduC842:AduC\|me_108_rs485_top_all:inst4\|rs485_rec_string:inst5\|RXD_OK~29 7 COMB LCCOMB_X11_Y19_N0 29 " "Info: 7: + IC(0.383 ns) + CELL(0.354 ns) = 10.286 ns; Loc. = LCCOMB_X11_Y19_N0; Fanout = 29; COMB Node = 'AduC842:AduC\|me_108_rs485_top_all:inst4\|rs485_rec_string:inst5\|RXD_OK~29'" {  } { { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "0.737 ns" { AduC842:AduC|me_108_rs485_top_all:inst4|rs485_rec_string:inst5|ctrl_summ_ok AduC842:AduC|me_108_rs485_top_all:inst4|rs485_rec_string:inst5|RXD_OK~29 } "NODE_NAME" } } { "../src/rs485_rec_string.vhd" "" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/src/rs485_rec_string.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.763 ns) + CELL(0.154 ns) 11.203 ns AduC842:AduC\|me_108_rs485_top_all:inst4\|me_108_rs_flags0:130\|lpm_counter:55\|cntr_h7l:auto_generated\|mux211_dataout~48 8 REG LCCOMB_X12_Y15_N18 2 " "Info: 8: + IC(0.763 ns) + CELL(0.154 ns) = 11.203 ns; Loc. = LCCOMB_X12_Y15_N18; Fanout = 2; REG Node = 'AduC842:AduC\|me_108_rs485_top_all:inst4\|me_108_rs_flags0:130\|lpm_counter:55\|cntr_h7l:auto_generated\|mux211_dataout~48'" {  } { { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "0.917 ns" { AduC842:AduC|me_108_rs485_top_all:inst4|rs485_rec_string:inst5|RXD_OK~29 AduC842:AduC|me_108_rs485_top_all:inst4|me_108_rs_flags0:130|lpm_counter:55|cntr_h7l:auto_generated|mux211_dataout~48 } "NODE_NAME" } } { "db/cntr_h7l.tdf" "" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/synthesis/db/cntr_h7l.tdf" 83 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.852 ns ( 34.38 % ) " "Info: Total cell delay = 3.852 ns ( 34.38 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "7.351 ns ( 65.62 % ) " "Info: Total interconnect delay = 7.351 ns ( 65.62 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "11.203 ns" { PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3]~clkctrl c[1] AduC842:AduC|me_108_rs485_top_all:inst4|38 AduC842:AduC|me_108_rs485_top_all:inst4|rec_byte_me_108:90|lpm_counter:66|cntr_oah:auto_generated|counter_reg_bit[2] AduC842:AduC|me_108_rs485_top_all:inst4|rs485_rec_string:inst5|ctrl_summ_ok AduC842:AduC|me_108_rs485_top_all:inst4|rs485_rec_string:inst5|RXD_OK~29 AduC842:AduC|me_108_rs485_top_all:inst4|me_108_rs_flags0:130|lpm_counter:55|cntr_h7l:auto_generated|mux211_dataout~48 } "NODE_NAME" } } { "e:/altera/q72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/q72/quartus/bin/Technology_Viewer.qrui" "11.203 ns" { PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] {} PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3]~clkctrl {} c[1] {} AduC842:AduC|me_108_rs485_top_all:inst4|38 {} AduC842:AduC|me_108_rs485_top_all:inst4|rec_byte_me_108:90|lpm_counter:66|cntr_oah:auto_generated|counter_reg_bit[2] {} AduC842:AduC|me_108_rs485_top_all:inst4|rs485_rec_string:inst5|ctrl_summ_ok {} AduC842:AduC|me_108_rs485_top_all:inst4|rs485_rec_string:inst5|RXD_OK~29 {} AduC842:AduC|me_108_rs485_top_all:inst4|me_108_rs_flags0:130|lpm_counter:55|cntr_h7l:auto_generated|mux211_dataout~48 {} } { 0.000ns 2.100ns 0.867ns 1.886ns 0.498ns 0.854ns 0.383ns 0.763ns } { 0.000ns 0.000ns 0.836ns 0.836ns 0.836ns 0.836ns 0.354ns 0.154ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "10.705 ns" { PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3]~clkctrl c[1] AduC842:AduC|me_108_rs485_top_all:inst4|38 AduC842:AduC|me_108_rs485_top_all:inst4|rec_byte_me_108:90|lpm_counter:66|cntr_oah:auto_generated|counter_reg_bit[2] AduC842:AduC|me_108_rs485_top_all:inst4|me_108_rs_flags0:130|lpm_counter:59|cntr_35k:auto_generated|counter_reg_bit[15] AduC842:AduC|me_108_rs485_top_all:inst4|me_108_rs_flags0:130|lpm_counter:55|cntr_h7l:auto_generated|counter_reg_bit[6] } "NODE_NAME" } } { "e:/altera/q72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/q72/quartus/bin/Technology_Viewer.qrui" "10.705 ns" { PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] {} PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3]~clkctrl {} c[1] {} AduC842:AduC|me_108_rs485_top_all:inst4|38 {} AduC842:AduC|me_108_rs485_top_all:inst4|rec_byte_me_108:90|lpm_counter:66|cntr_oah:auto_generated|counter_reg_bit[2] {} AduC842:AduC|me_108_rs485_top_all:inst4|me_108_rs_flags0:130|lpm_counter:59|cntr_35k:auto_generated|counter_reg_bit[15] {} AduC842:AduC|me_108_rs485_top_all:inst4|me_108_rs_flags0:130|lpm_counter:55|cntr_h7l:auto_generated|counter_reg_bit[6] {} } { 0.000ns 2.100ns 0.867ns 1.886ns 0.498ns 0.867ns 0.537ns } { 0.000ns 0.000ns 0.836ns 0.836ns 0.836ns 0.836ns 0.606ns } "" } } { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "11.203 ns" { PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3]~clkctrl c[1] AduC842:AduC|me_108_rs485_top_all:inst4|38 AduC842:AduC|me_108_rs485_top_all:inst4|rec_byte_me_108:90|lpm_counter:66|cntr_oah:auto_generated|counter_reg_bit[2] AduC842:AduC|me_108_rs485_top_all:inst4|rs485_rec_string:inst5|ctrl_summ_ok AduC842:AduC|me_108_rs485_top_all:inst4|rs485_rec_string:inst5|RXD_OK~29 AduC842:AduC|me_108_rs485_top_all:inst4|me_108_rs_flags0:130|lpm_counter:55|cntr_h7l:auto_generated|mux211_dataout~48 } "NODE_NAME" } } { "e:/altera/q72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/q72/quartus/bin/Technology_Viewer.qrui" "11.203 ns" { PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] {} PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3]~clkctrl {} c[1] {} AduC842:AduC|me_108_rs485_top_all:inst4|38 {} AduC842:AduC|me_108_rs485_top_all:inst4|rec_byte_me_108:90|lpm_counter:66|cntr_oah:auto_generated|counter_reg_bit[2] {} AduC842:AduC|me_108_rs485_top_all:inst4|rs485_rec_string:inst5|ctrl_summ_ok {} AduC842:AduC|me_108_rs485_top_all:inst4|rs485_rec_string:inst5|RXD_OK~29 {} AduC842:AduC|me_108_rs485_top_all:inst4|me_108_rs_flags0:130|lpm_counter:55|cntr_h7l:auto_generated|mux211_dataout~48 {} } { 0.000ns 2.100ns 0.867ns 1.886ns 0.498ns 0.854ns 0.383ns 0.763ns } { 0.000ns 0.000ns 0.836ns 0.836ns 0.836ns 0.836ns 0.354ns 0.154ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns - " "Info: - Micro clock to output delay of source is 0.000 ns" {  } { { "db/cntr_h7l.tdf" "" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/synthesis/db/cntr_h7l.tdf" 83 2 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.018 ns - " "Info: - Micro setup delay of destination is -0.018 ns" {  } { { "db/cntr_h7l.tdf" "" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/synthesis/db/cntr_h7l.tdf" 82 17 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0}  } { { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "10.705 ns" { PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3]~clkctrl c[1] AduC842:AduC|me_108_rs485_top_all:inst4|38 AduC842:AduC|me_108_rs485_top_all:inst4|rec_byte_me_108:90|lpm_counter:66|cntr_oah:auto_generated|counter_reg_bit[2] AduC842:AduC|me_108_rs485_top_all:inst4|me_108_rs_flags0:130|lpm_counter:59|cntr_35k:auto_generated|counter_reg_bit[15] AduC842:AduC|me_108_rs485_top_all:inst4|me_108_rs_flags0:130|lpm_counter:55|cntr_h7l:auto_generated|counter_reg_bit[6] } "NODE_NAME" } } { "e:/altera/q72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/q72/quartus/bin/Technology_Viewer.qrui" "10.705 ns" { PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] {} PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3]~clkctrl {} c[1] {} AduC842:AduC|me_108_rs485_top_all:inst4|38 {} AduC842:AduC|me_108_rs485_top_all:inst4|rec_byte_me_108:90|lpm_counter:66|cntr_oah:auto_generated|counter_reg_bit[2] {} AduC842:AduC|me_108_rs485_top_all:inst4|me_108_rs_flags0:130|lpm_counter:59|cntr_35k:auto_generated|counter_reg_bit[15] {} AduC842:AduC|me_108_rs485_top_all:inst4|me_108_rs_flags0:130|lpm_counter:55|cntr_h7l:auto_generated|counter_reg_bit[6] {} } { 0.000ns 2.100ns 0.867ns 1.886ns 0.498ns 0.867ns 0.537ns } { 0.000ns 0.000ns 0.836ns 0.836ns 0.836ns 0.836ns 0.606ns } "" } } { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "11.203 ns" { PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3]~clkctrl c[1] AduC842:AduC|me_108_rs485_top_all:inst4|38 AduC842:AduC|me_108_rs485_top_all:inst4|rec_byte_me_108:90|lpm_counter:66|cntr_oah:auto_generated|counter_reg_bit[2] AduC842:AduC|me_108_rs485_top_all:inst4|rs485_rec_string:inst5|ctrl_summ_ok AduC842:AduC|me_108_rs485_top_all:inst4|rs485_rec_string:inst5|RXD_OK~29 AduC842:AduC|me_108_rs485_top_all:inst4|me_108_rs_flags0:130|lpm_counter:55|cntr_h7l:auto_generated|mux211_dataout~48 } "NODE_NAME" } } { "e:/altera/q72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/q72/quartus/bin/Technology_Viewer.qrui" "11.203 ns" { PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] {} PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3]~clkctrl {} c[1] {} AduC842:AduC|me_108_rs485_top_all:inst4|38 {} AduC842:AduC|me_108_rs485_top_all:inst4|rec_byte_me_108:90|lpm_counter:66|cntr_oah:auto_generated|counter_reg_bit[2] {} AduC842:AduC|me_108_rs485_top_all:inst4|rs485_rec_string:inst5|ctrl_summ_ok {} AduC842:AduC|me_108_rs485_top_all:inst4|rs485_rec_string:inst5|RXD_OK~29 {} AduC842:AduC|me_108_rs485_top_all:inst4|me_108_rs_flags0:130|lpm_counter:55|cntr_h7l:auto_generated|mux211_dataout~48 {} } { 0.000ns 2.100ns 0.867ns 1.886ns 0.498ns 0.854ns 0.383ns 0.763ns } { 0.000ns 0.000ns 0.836ns 0.836ns 0.836ns 0.836ns 0.354ns 0.154ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.856 ns - Longest register register " "Info: - Longest register to register delay is 2.856 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns AduC842:AduC\|me_108_rs485_top_all:inst4\|me_108_rs_flags0:130\|lpm_counter:55\|cntr_h7l:auto_generated\|mux211_dataout~48 1 REG LCCOMB_X12_Y15_N18 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X12_Y15_N18; Fanout = 2; REG Node = 'AduC842:AduC\|me_108_rs485_top_all:inst4\|me_108_rs_flags0:130\|lpm_counter:55\|cntr_h7l:auto_generated\|mux211_dataout~48'" {  } { { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "" { AduC842:AduC|me_108_rs485_top_all:inst4|me_108_rs_flags0:130|lpm_counter:55|cntr_h7l:auto_generated|mux211_dataout~48 } "NODE_NAME" } } { "db/cntr_h7l.tdf" "" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/synthesis/db/cntr_h7l.tdf" 83 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.243 ns) + CELL(0.154 ns) 0.397 ns AduC842:AduC\|me_108_rs485_top_all:inst4\|me_108_rs_flags0:130\|lpm_counter:55\|cntr_h7l:auto_generated\|pre_hazard\[0\] 2 COMB LCCOMB_X12_Y15_N6 2 " "Info: 2: + IC(0.243 ns) + CELL(0.154 ns) = 0.397 ns; Loc. = LCCOMB_X12_Y15_N6; Fanout = 2; COMB Node = 'AduC842:AduC\|me_108_rs485_top_all:inst4\|me_108_rs_flags0:130\|lpm_counter:55\|cntr_h7l:auto_generated\|pre_hazard\[0\]'" {  } { { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "0.397 ns" { AduC842:AduC|me_108_rs485_top_all:inst4|me_108_rs_flags0:130|lpm_counter:55|cntr_h7l:auto_generated|mux211_dataout~48 AduC842:AduC|me_108_rs485_top_all:inst4|me_108_rs_flags0:130|lpm_counter:55|cntr_h7l:auto_generated|pre_hazard[0] } "NODE_NAME" } } { "db/cntr_h7l.tdf" "" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/synthesis/db/cntr_h7l.tdf" 107 12 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.427 ns) + CELL(0.493 ns) 1.317 ns AduC842:AduC\|me_108_rs485_top_all:inst4\|me_108_rs_flags0:130\|lpm_counter:55\|cntr_h7l:auto_generated\|counter_comb_bita0~COUT 3 COMB LCCOMB_X11_Y15_N14 2 " "Info: 3: + IC(0.427 ns) + CELL(0.493 ns) = 1.317 ns; Loc. = LCCOMB_X11_Y15_N14; Fanout = 2; COMB Node = 'AduC842:AduC\|me_108_rs485_top_all:inst4\|me_108_rs_flags0:130\|lpm_counter:55\|cntr_h7l:auto_generated\|counter_comb_bita0~COUT'" {  } { { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "0.920 ns" { AduC842:AduC|me_108_rs485_top_all:inst4|me_108_rs_flags0:130|lpm_counter:55|cntr_h7l:auto_generated|pre_hazard[0] AduC842:AduC|me_108_rs485_top_all:inst4|me_108_rs_flags0:130|lpm_counter:55|cntr_h7l:auto_generated|counter_comb_bita0~COUT } "NODE_NAME" } } { "db/cntr_h7l.tdf" "" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/synthesis/db/cntr_h7l.tdf" 37 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.388 ns AduC842:AduC\|me_108_rs485_top_all:inst4\|me_108_rs_flags0:130\|lpm_counter:55\|cntr_h7l:auto_generated\|counter_comb_bita1~COUT 4 COMB LCCOMB_X11_Y15_N16 2 " "Info: 4: + IC(0.000 ns) + CELL(0.071 ns) = 1.388 ns; Loc. = LCCOMB_X11_Y15_N16; Fanout = 2; COMB Node = 'AduC842:AduC\|me_108_rs485_top_all:inst4\|me_108_rs_flags0:130\|lpm_counter:55\|cntr_h7l:auto_generated\|counter_comb_bita1~COUT'" {  } { { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { AduC842:AduC|me_108_rs485_top_all:inst4|me_108_rs_flags0:130|lpm_counter:55|cntr_h7l:auto_generated|counter_comb_bita0~COUT AduC842:AduC|me_108_rs485_top_all:inst4|me_108_rs_flags0:130|lpm_counter:55|cntr_h7l:auto_generated|counter_comb_bita1~COUT } "NODE_NAME" } } { "db/cntr_h7l.tdf" "" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/synthesis/db/cntr_h7l.tdf" 42 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.459 ns AduC842:AduC\|me_108_rs485_top_all:inst4\|me_108_rs_flags0:130\|lpm_counter:55\|cntr_h7l:auto_generated\|counter_comb_bita2~COUT 5 COMB LCCOMB_X11_Y15_N18 2 " "Info: 5: + IC(0.000 ns) + CELL(0.071 ns) = 1.459 ns; Loc. = LCCOMB_X11_Y15_N18; Fanout = 2; COMB Node = 'AduC842:AduC\|me_108_rs485_top_all:inst4\|me_108_rs_flags0:130\|lpm_counter:55\|cntr_h7l:auto_generated\|counter_comb_bita2~COUT'" {  } { { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { AduC842:AduC|me_108_rs485_top_all:inst4|me_108_rs_flags0:130|lpm_counter:55|cntr_h7l:auto_generated|counter_comb_bita1~COUT AduC842:AduC|me_108_rs485_top_all:inst4|me_108_rs_flags0:130|lpm_counter:55|cntr_h7l:auto_generated|counter_comb_bita2~COUT } "NODE_NAME" } } { "db/cntr_h7l.tdf" "" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/synthesis/db/cntr_h7l.tdf" 47 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.530 ns AduC842:AduC\|me_108_rs485_top_all:inst4\|me_108_rs_flags0:130\|lpm_counter:55\|cntr_h7l:auto_generated\|counter_comb_bita3~COUT 6 COMB LCCOMB_X11_Y15_N20 2 " "Info: 6: + IC(0.000 ns) + CELL(0.071 ns) = 1.530 ns; Loc. = LCCOMB_X11_Y15_N20; Fanout = 2; COMB Node = 'AduC842:AduC\|me_108_rs485_top_all:inst4\|me_108_rs_flags0:130\|lpm_counter:55\|cntr_h7l:auto_generated\|counter_comb_bita3~COUT'" {  } { { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { AduC842:AduC|me_108_rs485_top_all:inst4|me_108_rs_flags0:130|lpm_counter:55|cntr_h7l:auto_generated|counter_comb_bita2~COUT AduC842:AduC|me_108_rs485_top_all:inst4|me_108_rs_flags0:130|lpm_counter:55|cntr_h7l:auto_generated|counter_comb_bita3~COUT } "NODE_NAME" } } { "db/cntr_h7l.tdf" "" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/synthesis/db/cntr_h7l.tdf" 52 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.601 ns AduC842:AduC\|me_108_rs485_top_all:inst4\|me_108_rs_flags0:130\|lpm_counter:55\|cntr_h7l:auto_generated\|counter_comb_bita4~COUT 7 COMB LCCOMB_X11_Y15_N22 2 " "Info: 7: + IC(0.000 ns) + CELL(0.071 ns) = 1.601 ns; Loc. = LCCOMB_X11_Y15_N22; Fanout = 2; COMB Node = 'AduC842:AduC\|me_108_rs485_top_all:inst4\|me_108_rs_flags0:130\|lpm_counter:55\|cntr_h7l:auto_generated\|counter_comb_bita4~COUT'" {  } { { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { AduC842:AduC|me_108_rs485_top_all:inst4|me_108_rs_flags0:130|lpm_counter:55|cntr_h7l:auto_generated|counter_comb_bita3~COUT AduC842:AduC|me_108_rs485_top_all:inst4|me_108_rs_flags0:130|lpm_counter:55|cntr_h7l:auto_generated|counter_comb_bita4~COUT } "NODE_NAME" } } { "db/cntr_h7l.tdf" "" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/synthesis/db/cntr_h7l.tdf" 57 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.672 ns AduC842:AduC\|me_108_rs485_top_all:inst4\|me_108_rs_flags0:130\|lpm_counter:55\|cntr_h7l:auto_generated\|counter_comb_bita5~COUT 8 COMB LCCOMB_X11_Y15_N24 2 " "Info: 8: + IC(0.000 ns) + CELL(0.071 ns) = 1.672 ns; Loc. = LCCOMB_X11_Y15_N24; Fanout = 2; COMB Node = 'AduC842:AduC\|me_108_rs485_top_all:inst4\|me_108_rs_flags0:130\|lpm_counter:55\|cntr_h7l:auto_generated\|counter_comb_bita5~COUT'" {  } { { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { AduC842:AduC|me_108_rs485_top_all:inst4|me_108_rs_flags0:130|lpm_counter:55|cntr_h7l:auto_generated|counter_comb_bita4~COUT AduC842:AduC|me_108_rs485_top_all:inst4|me_108_rs_flags0:130|lpm_counter:55|cntr_h7l:auto_generated|counter_comb_bita5~COUT } "NODE_NAME" } } { "db/cntr_h7l.tdf" "" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/synthesis/db/cntr_h7l.tdf" 62 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.531 ns) 2.203 ns AduC842:AduC\|me_108_rs485_top_all:inst4\|me_108_rs_flags0:130\|lpm_counter:55\|cntr_h7l:auto_generated\|counter_comb_bita6 9 COMB LCCOMB_X11_Y15_N26 1 " "Info: 9: + IC(0.000 ns) + CELL(0.531 ns) = 2.203 ns; Loc. = LCCOMB_X11_Y15_N26; Fanout = 1; COMB Node = 'AduC842:AduC\|me_108_rs485_top_all:inst4\|me_108_rs_flags0:130\|lpm_counter:55\|cntr_h7l:auto_generated\|counter_comb_bita6'" {  } { { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "0.531 ns" { AduC842:AduC|me_108_rs485_top_all:inst4|me_108_rs_flags0:130|lpm_counter:55|cntr_h7l:auto_generated|counter_comb_bita5~COUT AduC842:AduC|me_108_rs485_top_all:inst4|me_108_rs_flags0:130|lpm_counter:55|cntr_h7l:auto_generated|counter_comb_bita6 } "NODE_NAME" } } { "db/cntr_h7l.tdf" "" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/synthesis/db/cntr_h7l.tdf" 67 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.268 ns) + CELL(0.282 ns) 2.753 ns AduC842:AduC\|me_108_rs485_top_all:inst4\|me_108_rs_flags0:130\|lpm_counter:55\|cntr_h7l:auto_generated\|counter_reg_bit\[6\]~12 10 COMB LCCOMB_X11_Y15_N10 1 " "Info: 10: + IC(0.268 ns) + CELL(0.282 ns) = 2.753 ns; Loc. = LCCOMB_X11_Y15_N10; Fanout = 1; COMB Node = 'AduC842:AduC\|me_108_rs485_top_all:inst4\|me_108_rs_flags0:130\|lpm_counter:55\|cntr_h7l:auto_generated\|counter_reg_bit\[6\]~12'" {  } { { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "0.550 ns" { AduC842:AduC|me_108_rs485_top_all:inst4|me_108_rs_flags0:130|lpm_counter:55|cntr_h7l:auto_generated|counter_comb_bita6 AduC842:AduC|me_108_rs485_top_all:inst4|me_108_rs_flags0:130|lpm_counter:55|cntr_h7l:auto_generated|counter_reg_bit[6]~12 } "NODE_NAME" } } { "db/cntr_h7l.tdf" "" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/synthesis/db/cntr_h7l.tdf" 82 17 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.103 ns) 2.856 ns AduC842:AduC\|me_108_rs485_top_all:inst4\|me_108_rs_flags0:130\|lpm_counter:55\|cntr_h7l:auto_generated\|counter_reg_bit\[6\] 11 REG FF_X11_Y15_N11 1 " "Info: 11: + IC(0.000 ns) + CELL(0.103 ns) = 2.856 ns; Loc. = FF_X11_Y15_N11; Fanout = 1; REG Node = 'AduC842:AduC\|me_108_rs485_top_all:inst4\|me_108_rs_flags0:130\|lpm_counter:55\|cntr_h7l:auto_generated\|counter_reg_bit\[6\]'" {  } { { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "0.103 ns" { AduC842:AduC|me_108_rs485_top_all:inst4|me_108_rs_flags0:130|lpm_counter:55|cntr_h7l:auto_generated|counter_reg_bit[6]~12 AduC842:AduC|me_108_rs485_top_all:inst4|me_108_rs_flags0:130|lpm_counter:55|cntr_h7l:auto_generated|counter_reg_bit[6] } "NODE_NAME" } } { "db/cntr_h7l.tdf" "" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/synthesis/db/cntr_h7l.tdf" 82 17 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.918 ns ( 67.16 % ) " "Info: Total cell delay = 1.918 ns ( 67.16 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.938 ns ( 32.84 % ) " "Info: Total interconnect delay = 0.938 ns ( 32.84 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "2.856 ns" { AduC842:AduC|me_108_rs485_top_all:inst4|me_108_rs_flags0:130|lpm_counter:55|cntr_h7l:auto_generated|mux211_dataout~48 AduC842:AduC|me_108_rs485_top_all:inst4|me_108_rs_flags0:130|lpm_counter:55|cntr_h7l:auto_generated|pre_hazard[0] AduC842:AduC|me_108_rs485_top_all:inst4|me_108_rs_flags0:130|lpm_counter:55|cntr_h7l:auto_generated|counter_comb_bita0~COUT AduC842:AduC|me_108_rs485_top_all:inst4|me_108_rs_flags0:130|lpm_counter:55|cntr_h7l:auto_generated|counter_comb_bita1~COUT AduC842:AduC|me_108_rs485_top_all:inst4|me_108_rs_flags0:130|lpm_counter:55|cntr_h7l:auto_generated|counter_comb_bita2~COUT AduC842:AduC|me_108_rs485_top_all:inst4|me_108_rs_flags0:130|lpm_counter:55|cntr_h7l:auto_generated|counter_comb_bita3~COUT AduC842:AduC|me_108_rs485_top_all:inst4|me_108_rs_flags0:130|lpm_counter:55|cntr_h7l:auto_generated|counter_comb_bita4~COUT AduC842:AduC|me_108_rs485_top_all:inst4|me_108_rs_flags0:130|lpm_counter:55|cntr_h7l:auto_generated|counter_comb_bita5~COUT AduC842:AduC|me_108_rs485_top_all:inst4|me_108_rs_flags0:130|lpm_counter:55|cntr_h7l:auto_generated|counter_comb_bita6 AduC842:AduC|me_108_rs485_top_all:inst4|me_108_rs_flags0:130|lpm_counter:55|cntr_h7l:auto_generated|counter_reg_bit[6]~12 AduC842:AduC|me_108_rs485_top_all:inst4|me_108_rs_flags0:130|lpm_counter:55|cntr_h7l:auto_generated|counter_reg_bit[6] } "NODE_NAME" } } { "e:/altera/q72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/q72/quartus/bin/Technology_Viewer.qrui" "2.856 ns" { AduC842:AduC|me_108_rs485_top_all:inst4|me_108_rs_flags0:130|lpm_counter:55|cntr_h7l:auto_generated|mux211_dataout~48 {} AduC842:AduC|me_108_rs485_top_all:inst4|me_108_rs_flags0:130|lpm_counter:55|cntr_h7l:auto_generated|pre_hazard[0] {} AduC842:AduC|me_108_rs485_top_all:inst4|me_108_rs_flags0:130|lpm_counter:55|cntr_h7l:auto_generated|counter_comb_bita0~COUT {} AduC842:AduC|me_108_rs485_top_all:inst4|me_108_rs_flags0:130|lpm_counter:55|cntr_h7l:auto_generated|counter_comb_bita1~COUT {} AduC842:AduC|me_108_rs485_top_all:inst4|me_108_rs_flags0:130|lpm_counter:55|cntr_h7l:auto_generated|counter_comb_bita2~COUT {} AduC842:AduC|me_108_rs485_top_all:inst4|me_108_rs_flags0:130|lpm_counter:55|cntr_h7l:auto_generated|counter_comb_bita3~COUT {} AduC842:AduC|me_108_rs485_top_all:inst4|me_108_rs_flags0:130|lpm_counter:55|cntr_h7l:auto_generated|counter_comb_bita4~COUT {} AduC842:AduC|me_108_rs485_top_all:inst4|me_108_rs_flags0:130|lpm_counter:55|cntr_h7l:auto_generated|counter_comb_bita5~COUT {} AduC842:AduC|me_108_rs485_top_all:inst4|me_108_rs_flags0:130|lpm_counter:55|cntr_h7l:auto_generated|counter_comb_bita6 {} AduC842:AduC|me_108_rs485_top_all:inst4|me_108_rs_flags0:130|lpm_counter:55|cntr_h7l:auto_generated|counter_reg_bit[6]~12 {} AduC842:AduC|me_108_rs485_top_all:inst4|me_108_rs_flags0:130|lpm_counter:55|cntr_h7l:auto_generated|counter_reg_bit[6] {} } { 0.000ns 0.243ns 0.427ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.268ns 0.000ns } { 0.000ns 0.154ns 0.493ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.531ns 0.282ns 0.103ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0}  } { { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "10.705 ns" { PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3]~clkctrl c[1] AduC842:AduC|me_108_rs485_top_all:inst4|38 AduC842:AduC|me_108_rs485_top_all:inst4|rec_byte_me_108:90|lpm_counter:66|cntr_oah:auto_generated|counter_reg_bit[2] AduC842:AduC|me_108_rs485_top_all:inst4|me_108_rs_flags0:130|lpm_counter:59|cntr_35k:auto_generated|counter_reg_bit[15] AduC842:AduC|me_108_rs485_top_all:inst4|me_108_rs_flags0:130|lpm_counter:55|cntr_h7l:auto_generated|counter_reg_bit[6] } "NODE_NAME" } } { "e:/altera/q72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/q72/quartus/bin/Technology_Viewer.qrui" "10.705 ns" { PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] {} PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3]~clkctrl {} c[1] {} AduC842:AduC|me_108_rs485_top_all:inst4|38 {} AduC842:AduC|me_108_rs485_top_all:inst4|rec_byte_me_108:90|lpm_counter:66|cntr_oah:auto_generated|counter_reg_bit[2] {} AduC842:AduC|me_108_rs485_top_all:inst4|me_108_rs_flags0:130|lpm_counter:59|cntr_35k:auto_generated|counter_reg_bit[15] {} AduC842:AduC|me_108_rs485_top_all:inst4|me_108_rs_flags0:130|lpm_counter:55|cntr_h7l:auto_generated|counter_reg_bit[6] {} } { 0.000ns 2.100ns 0.867ns 1.886ns 0.498ns 0.867ns 0.537ns } { 0.000ns 0.000ns 0.836ns 0.836ns 0.836ns 0.836ns 0.606ns } "" } } { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "11.203 ns" { PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3]~clkctrl c[1] AduC842:AduC|me_108_rs485_top_all:inst4|38 AduC842:AduC|me_108_rs485_top_all:inst4|rec_byte_me_108:90|lpm_counter:66|cntr_oah:auto_generated|counter_reg_bit[2] AduC842:AduC|me_108_rs485_top_all:inst4|rs485_rec_string:inst5|ctrl_summ_ok AduC842:AduC|me_108_rs485_top_all:inst4|rs485_rec_string:inst5|RXD_OK~29 AduC842:AduC|me_108_rs485_top_all:inst4|me_108_rs_flags0:130|lpm_counter:55|cntr_h7l:auto_generated|mux211_dataout~48 } "NODE_NAME" } } { "e:/altera/q72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/q72/quartus/bin/Technology_Viewer.qrui" "11.203 ns" { PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] {} PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3]~clkctrl {} c[1] {} AduC842:AduC|me_108_rs485_top_all:inst4|38 {} AduC842:AduC|me_108_rs485_top_all:inst4|rec_byte_me_108:90|lpm_counter:66|cntr_oah:auto_generated|counter_reg_bit[2] {} AduC842:AduC|me_108_rs485_top_all:inst4|rs485_rec_string:inst5|ctrl_summ_ok {} AduC842:AduC|me_108_rs485_top_all:inst4|rs485_rec_string:inst5|RXD_OK~29 {} AduC842:AduC|me_108_rs485_top_all:inst4|me_108_rs_flags0:130|lpm_counter:55|cntr_h7l:auto_generated|mux211_dataout~48 {} } { 0.000ns 2.100ns 0.867ns 1.886ns 0.498ns 0.854ns 0.383ns 0.763ns } { 0.000ns 0.000ns 0.836ns 0.836ns 0.836ns 0.836ns 0.354ns 0.154ns } "" } } { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "2.856 ns" { AduC842:AduC|me_108_rs485_top_all:inst4|me_108_rs_flags0:130|lpm_counter:55|cntr_h7l:auto_generated|mux211_dataout~48 AduC842:AduC|me_108_rs485_top_all:inst4|me_108_rs_flags0:130|lpm_counter:55|cntr_h7l:auto_generated|pre_hazard[0] AduC842:AduC|me_108_rs485_top_all:inst4|me_108_rs_flags0:130|lpm_counter:55|cntr_h7l:auto_generated|counter_comb_bita0~COUT AduC842:AduC|me_108_rs485_top_all:inst4|me_108_rs_flags0:130|lpm_counter:55|cntr_h7l:auto_generated|counter_comb_bita1~COUT AduC842:AduC|me_108_rs485_top_all:inst4|me_108_rs_flags0:130|lpm_counter:55|cntr_h7l:auto_generated|counter_comb_bita2~COUT AduC842:AduC|me_108_rs485_top_all:inst4|me_108_rs_flags0:130|lpm_counter:55|cntr_h7l:auto_generated|counter_comb_bita3~COUT AduC842:AduC|me_108_rs485_top_all:inst4|me_108_rs_flags0:130|lpm_counter:55|cntr_h7l:auto_generated|counter_comb_bita4~COUT AduC842:AduC|me_108_rs485_top_all:inst4|me_108_rs_flags0:130|lpm_counter:55|cntr_h7l:auto_generated|counter_comb_bita5~COUT AduC842:AduC|me_108_rs485_top_all:inst4|me_108_rs_flags0:130|lpm_counter:55|cntr_h7l:auto_generated|counter_comb_bita6 AduC842:AduC|me_108_rs485_top_all:inst4|me_108_rs_flags0:130|lpm_counter:55|cntr_h7l:auto_generated|counter_reg_bit[6]~12 AduC842:AduC|me_108_rs485_top_all:inst4|me_108_rs_flags0:130|lpm_counter:55|cntr_h7l:auto_generated|counter_reg_bit[6] } "NODE_NAME" } } { "e:/altera/q72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/q72/quartus/bin/Technology_Viewer.qrui" "2.856 ns" { AduC842:AduC|me_108_rs485_top_all:inst4|me_108_rs_flags0:130|lpm_counter:55|cntr_h7l:auto_generated|mux211_dataout~48 {} AduC842:AduC|me_108_rs485_top_all:inst4|me_108_rs_flags0:130|lpm_counter:55|cntr_h7l:auto_generated|pre_hazard[0] {} AduC842:AduC|me_108_rs485_top_all:inst4|me_108_rs_flags0:130|lpm_counter:55|cntr_h7l:auto_generated|counter_comb_bita0~COUT {} AduC842:AduC|me_108_rs485_top_all:inst4|me_108_rs_flags0:130|lpm_counter:55|cntr_h7l:auto_generated|counter_comb_bita1~COUT {} AduC842:AduC|me_108_rs485_top_all:inst4|me_108_rs_flags0:130|lpm_counter:55|cntr_h7l:auto_generated|counter_comb_bita2~COUT {} AduC842:AduC|me_108_rs485_top_all:inst4|me_108_rs_flags0:130|lpm_counter:55|cntr_h7l:auto_generated|counter_comb_bita3~COUT {} AduC842:AduC|me_108_rs485_top_all:inst4|me_108_rs_flags0:130|lpm_counter:55|cntr_h7l:auto_generated|counter_comb_bita4~COUT {} AduC842:AduC|me_108_rs485_top_all:inst4|me_108_rs_flags0:130|lpm_counter:55|cntr_h7l:auto_generated|counter_comb_bita5~COUT {} AduC842:AduC|me_108_rs485_top_all:inst4|me_108_rs_flags0:130|lpm_counter:55|cntr_h7l:auto_generated|counter_comb_bita6 {} AduC842:AduC|me_108_rs485_top_all:inst4|me_108_rs_flags0:130|lpm_counter:55|cntr_h7l:auto_generated|counter_reg_bit[6]~12 {} AduC842:AduC|me_108_rs485_top_all:inst4|me_108_rs_flags0:130|lpm_counter:55|cntr_h7l:auto_generated|counter_reg_bit[6] {} } { 0.000ns 0.243ns 0.427ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.268ns 0.000ns } { 0.000ns 0.154ns 0.493ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.531ns 0.282ns 0.103ns } "" } }  } 0 0 "Slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0}
{ "Info" "ITDB_FULL_SLACK_RESULT" "CLK_6 register AduC842:AduC\|Three_ctrl_k:inst6\|aduc_reg:inst2\|DATA_CROSS\[7\] register sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|acq_trigger_in_reg\[7\] -894 ps " "Info: Slack time is -894 ps for clock \"CLK_6\" between source register \"AduC842:AduC\|Three_ctrl_k:inst6\|aduc_reg:inst2\|DATA_CROSS\[7\]\" and destination register \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|acq_trigger_in_reg\[7\]\"" { { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "-0.091 ns + Largest register register " "Info: + Largest register to register requirement is -0.091 ns" { { "Info" "ITDB_FULL_SETUP_REQUIREMENT" "3.218 ns + " "Info: + Setup relationship between source and destination is 3.218 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 8.729 ns " "Info: + Latch edge is 8.729 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination CLK_6 17.458 ns 0.000 ns  50 " "Info: Clock period of Destination clock \"CLK_6\" is 17.458 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0} { "Info" "ITDB_EDGE_RESULT" "- Launch 5.511 ns " "Info: - Launch edge is 5.511 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source PLL_TV1:PLL_AFAL\|altpll:altpll_component\|PLL_TV1_altpll:auto_generated\|wire_pll1_clk\[3\] 8.729 ns -3.218 ns  50 " "Info: Clock period of Source clock \"PLL_TV1:PLL_AFAL\|altpll:altpll_component\|PLL_TV1_altpll:auto_generated\|wire_pll1_clk\[3\]\" is 8.729 ns with  offset of -3.218 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0}  } {  } 0 0 "%2!c! Setup relationship between source and destination is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-3.097 ns + Largest " "Info: + Largest clock skew is -3.097 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK_6 destination 2.599 ns + Shortest register " "Info: + Shortest clock path from clock \"CLK_6\" to destination register is 2.599 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns CLK_6 1 CLK PIN_M15 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_M15; Fanout = 1; CLK Node = 'CLK_6'" {  } { { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK_6 } "NODE_NAME" } } { "../src/afalina_tvk.vhd" "" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/src/afalina_tvk.vhd" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.918 ns) 0.918 ns CLK_6~input 2 COMB IOIBUF_X34_Y12_N15 3 " "Info: 2: + IC(0.000 ns) + CELL(0.918 ns) = 0.918 ns; Loc. = IOIBUF_X34_Y12_N15; Fanout = 3; COMB Node = 'CLK_6~input'" {  } { { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "0.918 ns" { CLK_6 CLK_6~input } "NODE_NAME" } } { "../src/afalina_tvk.vhd" "" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/src/afalina_tvk.vhd" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.201 ns) + CELL(0.000 ns) 1.119 ns CLK_6~inputclkctrl 3 COMB CLKCTRL_G9 299 " "Info: 3: + IC(0.201 ns) + CELL(0.000 ns) = 1.119 ns; Loc. = CLKCTRL_G9; Fanout = 299; COMB Node = 'CLK_6~inputclkctrl'" {  } { { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "0.201 ns" { CLK_6~input CLK_6~inputclkctrl } "NODE_NAME" } } { "../src/afalina_tvk.vhd" "" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/src/afalina_tvk.vhd" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.874 ns) + CELL(0.606 ns) 2.599 ns sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|acq_trigger_in_reg\[7\] 4 REG FF_X17_Y18_N17 3 " "Info: 4: + IC(0.874 ns) + CELL(0.606 ns) = 2.599 ns; Loc. = FF_X17_Y18_N17; Fanout = 3; REG Node = 'sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|acq_trigger_in_reg\[7\]'" {  } { { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "1.480 ns" { CLK_6~inputclkctrl sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[7] } "NODE_NAME" } } { "e:/altera/q72/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "e:/altera/q72/quartus/libraries/megafunctions/sld_signaltap.vhd" 939 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.524 ns ( 58.64 % ) " "Info: Total cell delay = 1.524 ns ( 58.64 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.075 ns ( 41.36 % ) " "Info: Total interconnect delay = 1.075 ns ( 41.36 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "2.599 ns" { CLK_6 CLK_6~input CLK_6~inputclkctrl sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[7] } "NODE_NAME" } } { "e:/altera/q72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/q72/quartus/bin/Technology_Viewer.qrui" "2.599 ns" { CLK_6 {} CLK_6~input {} CLK_6~inputclkctrl {} sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[7] {} } { 0.000ns 0.000ns 0.201ns 0.874ns } { 0.000ns 0.918ns 0.000ns 0.606ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "PLL_TV1:PLL_AFAL\|altpll:altpll_component\|PLL_TV1_altpll:auto_generated\|wire_pll1_clk\[3\] source 5.696 ns - Longest register " "Info: - Longest clock path from clock \"PLL_TV1:PLL_AFAL\|altpll:altpll_component\|PLL_TV1_altpll:auto_generated\|wire_pll1_clk\[3\]\" to source register is 5.696 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns PLL_TV1:PLL_AFAL\|altpll:altpll_component\|PLL_TV1_altpll:auto_generated\|wire_pll1_clk\[3\] 1 CLK PLL_2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_2; Fanout = 1; CLK Node = 'PLL_TV1:PLL_AFAL\|altpll:altpll_component\|PLL_TV1_altpll:auto_generated\|wire_pll1_clk\[3\]'" {  } { { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "" { PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] } "NODE_NAME" } } { "db/PLL_TV1_altpll.v" "" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/synthesis/db/PLL_TV1_altpll.v" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.100 ns) + CELL(0.000 ns) 2.100 ns PLL_TV1:PLL_AFAL\|altpll:altpll_component\|PLL_TV1_altpll:auto_generated\|wire_pll1_clk\[3\]~clkctrl 2 COMB CLKCTRL_G8 35 " "Info: 2: + IC(2.100 ns) + CELL(0.000 ns) = 2.100 ns; Loc. = CLKCTRL_G8; Fanout = 35; COMB Node = 'PLL_TV1:PLL_AFAL\|altpll:altpll_component\|PLL_TV1_altpll:auto_generated\|wire_pll1_clk\[3\]~clkctrl'" {  } { { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "2.100 ns" { PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3]~clkctrl } "NODE_NAME" } } { "db/PLL_TV1_altpll.v" "" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/synthesis/db/PLL_TV1_altpll.v" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.867 ns) + CELL(0.836 ns) 3.803 ns c\[1\] 3 REG FF_X33_Y12_N5 4 " "Info: 3: + IC(0.867 ns) + CELL(0.836 ns) = 3.803 ns; Loc. = FF_X33_Y12_N5; Fanout = 4; REG Node = 'c\[1\]'" {  } { { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "1.703 ns" { PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3]~clkctrl c[1] } "NODE_NAME" } } { "../src/afalina_tvk.vhd" "" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/src/afalina_tvk.vhd" 209 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.393 ns) + CELL(0.000 ns) 4.196 ns c\[1\]~clkctrl 4 COMB CLKCTRL_G6 155 " "Info: 4: + IC(0.393 ns) + CELL(0.000 ns) = 4.196 ns; Loc. = CLKCTRL_G6; Fanout = 155; COMB Node = 'c\[1\]~clkctrl'" {  } { { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "0.393 ns" { c[1] c[1]~clkctrl } "NODE_NAME" } } { "../src/afalina_tvk.vhd" "" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/src/afalina_tvk.vhd" 209 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.894 ns) + CELL(0.606 ns) 5.696 ns AduC842:AduC\|Three_ctrl_k:inst6\|aduc_reg:inst2\|DATA_CROSS\[7\] 5 REG FF_X17_Y18_N5 4 " "Info: 5: + IC(0.894 ns) + CELL(0.606 ns) = 5.696 ns; Loc. = FF_X17_Y18_N5; Fanout = 4; REG Node = 'AduC842:AduC\|Three_ctrl_k:inst6\|aduc_reg:inst2\|DATA_CROSS\[7\]'" {  } { { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "1.500 ns" { c[1]~clkctrl AduC842:AduC|Three_ctrl_k:inst6|aduc_reg:inst2|DATA_CROSS[7] } "NODE_NAME" } } { "../src/aduc_reg.vhd" "" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/src/aduc_reg.vhd" 94 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.442 ns ( 25.32 % ) " "Info: Total cell delay = 1.442 ns ( 25.32 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.254 ns ( 74.68 % ) " "Info: Total interconnect delay = 4.254 ns ( 74.68 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "5.696 ns" { PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3]~clkctrl c[1] c[1]~clkctrl AduC842:AduC|Three_ctrl_k:inst6|aduc_reg:inst2|DATA_CROSS[7] } "NODE_NAME" } } { "e:/altera/q72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/q72/quartus/bin/Technology_Viewer.qrui" "5.696 ns" { PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] {} PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3]~clkctrl {} c[1] {} c[1]~clkctrl {} AduC842:AduC|Three_ctrl_k:inst6|aduc_reg:inst2|DATA_CROSS[7] {} } { 0.000ns 2.100ns 0.867ns 0.393ns 0.894ns } { 0.000ns 0.000ns 0.836ns 0.000ns 0.606ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "2.599 ns" { CLK_6 CLK_6~input CLK_6~inputclkctrl sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[7] } "NODE_NAME" } } { "e:/altera/q72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/q72/quartus/bin/Technology_Viewer.qrui" "2.599 ns" { CLK_6 {} CLK_6~input {} CLK_6~inputclkctrl {} sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[7] {} } { 0.000ns 0.000ns 0.201ns 0.874ns } { 0.000ns 0.918ns 0.000ns 0.606ns } "" } } { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "5.696 ns" { PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3]~clkctrl c[1] c[1]~clkctrl AduC842:AduC|Three_ctrl_k:inst6|aduc_reg:inst2|DATA_CROSS[7] } "NODE_NAME" } } { "e:/altera/q72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/q72/quartus/bin/Technology_Viewer.qrui" "5.696 ns" { PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] {} PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3]~clkctrl {} c[1] {} c[1]~clkctrl {} AduC842:AduC|Three_ctrl_k:inst6|aduc_reg:inst2|DATA_CROSS[7] {} } { 0.000ns 2.100ns 0.867ns 0.393ns 0.894ns } { 0.000ns 0.000ns 0.836ns 0.000ns 0.606ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.230 ns - " "Info: - Micro clock to output delay of source is 0.230 ns" {  } { { "../src/aduc_reg.vhd" "" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/src/aduc_reg.vhd" 94 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.018 ns - " "Info: - Micro setup delay of destination is -0.018 ns" {  } { { "e:/altera/q72/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "e:/altera/q72/quartus/libraries/megafunctions/sld_signaltap.vhd" 939 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0}  } { { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "2.599 ns" { CLK_6 CLK_6~input CLK_6~inputclkctrl sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[7] } "NODE_NAME" } } { "e:/altera/q72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/q72/quartus/bin/Technology_Viewer.qrui" "2.599 ns" { CLK_6 {} CLK_6~input {} CLK_6~inputclkctrl {} sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[7] {} } { 0.000ns 0.000ns 0.201ns 0.874ns } { 0.000ns 0.918ns 0.000ns 0.606ns } "" } } { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "5.696 ns" { PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3]~clkctrl c[1] c[1]~clkctrl AduC842:AduC|Three_ctrl_k:inst6|aduc_reg:inst2|DATA_CROSS[7] } "NODE_NAME" } } { "e:/altera/q72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/q72/quartus/bin/Technology_Viewer.qrui" "5.696 ns" { PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] {} PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3]~clkctrl {} c[1] {} c[1]~clkctrl {} AduC842:AduC|Three_ctrl_k:inst6|aduc_reg:inst2|DATA_CROSS[7] {} } { 0.000ns 2.100ns 0.867ns 0.393ns 0.894ns } { 0.000ns 0.000ns 0.836ns 0.000ns 0.606ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.803 ns - Longest register register " "Info: - Longest register to register delay is 0.803 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns AduC842:AduC\|Three_ctrl_k:inst6\|aduc_reg:inst2\|DATA_CROSS\[7\] 1 REG FF_X17_Y18_N5 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = FF_X17_Y18_N5; Fanout = 4; REG Node = 'AduC842:AduC\|Three_ctrl_k:inst6\|aduc_reg:inst2\|DATA_CROSS\[7\]'" {  } { { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "" { AduC842:AduC|Three_ctrl_k:inst6|aduc_reg:inst2|DATA_CROSS[7] } "NODE_NAME" } } { "../src/aduc_reg.vhd" "" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/src/aduc_reg.vhd" 94 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.401 ns) + CELL(0.402 ns) 0.803 ns sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|acq_trigger_in_reg\[7\] 2 REG FF_X17_Y18_N17 3 " "Info: 2: + IC(0.401 ns) + CELL(0.402 ns) = 0.803 ns; Loc. = FF_X17_Y18_N17; Fanout = 3; REG Node = 'sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|acq_trigger_in_reg\[7\]'" {  } { { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "0.803 ns" { AduC842:AduC|Three_ctrl_k:inst6|aduc_reg:inst2|DATA_CROSS[7] sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[7] } "NODE_NAME" } } { "e:/altera/q72/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "e:/altera/q72/quartus/libraries/megafunctions/sld_signaltap.vhd" 939 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.402 ns ( 50.06 % ) " "Info: Total cell delay = 0.402 ns ( 50.06 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.401 ns ( 49.94 % ) " "Info: Total interconnect delay = 0.401 ns ( 49.94 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "0.803 ns" { AduC842:AduC|Three_ctrl_k:inst6|aduc_reg:inst2|DATA_CROSS[7] sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[7] } "NODE_NAME" } } { "e:/altera/q72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/q72/quartus/bin/Technology_Viewer.qrui" "0.803 ns" { AduC842:AduC|Three_ctrl_k:inst6|aduc_reg:inst2|DATA_CROSS[7] {} sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[7] {} } { 0.000ns 0.401ns } { 0.000ns 0.402ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0}  } { { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "2.599 ns" { CLK_6 CLK_6~input CLK_6~inputclkctrl sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[7] } "NODE_NAME" } } { "e:/altera/q72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/q72/quartus/bin/Technology_Viewer.qrui" "2.599 ns" { CLK_6 {} CLK_6~input {} CLK_6~inputclkctrl {} sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[7] {} } { 0.000ns 0.000ns 0.201ns 0.874ns } { 0.000ns 0.918ns 0.000ns 0.606ns } "" } } { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "5.696 ns" { PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3]~clkctrl c[1] c[1]~clkctrl AduC842:AduC|Three_ctrl_k:inst6|aduc_reg:inst2|DATA_CROSS[7] } "NODE_NAME" } } { "e:/altera/q72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/q72/quartus/bin/Technology_Viewer.qrui" "5.696 ns" { PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] {} PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3]~clkctrl {} c[1] {} c[1]~clkctrl {} AduC842:AduC|Three_ctrl_k:inst6|aduc_reg:inst2|DATA_CROSS[7] {} } { 0.000ns 2.100ns 0.867ns 0.393ns 0.894ns } { 0.000ns 0.000ns 0.836ns 0.000ns 0.606ns } "" } } { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "0.803 ns" { AduC842:AduC|Three_ctrl_k:inst6|aduc_reg:inst2|DATA_CROSS[7] sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[7] } "NODE_NAME" } } { "e:/altera/q72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/q72/quartus/bin/Technology_Viewer.qrui" "0.803 ns" { AduC842:AduC|Three_ctrl_k:inst6|aduc_reg:inst2|DATA_CROSS[7] {} sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[7] {} } { 0.000ns 0.401ns } { 0.000ns 0.402ns } "" } }  } 0 0 "Slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0}
{ "Warning" "WTAN_FULL_REQUIREMENTS_NOT_MET" "Clock Setup: 'CLK_6' 22 " "Warning: Can't achieve timing requirement Clock Setup: 'CLK_6' along 22 path(s). See Report window for details." {  } {  } 0 0 "Can't achieve timing requirement %1!s! along %2!d! path(s). See Report window for details." 0 0 "" 0}
{ "Info" "ITAN_NO_REG2REG_EXIST" "MPU_WR " "Info: No valid register-to-register data paths exist for clock \"MPU_WR\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0}
{ "Info" "ITAN_NO_REG2REG_EXIST" "MPU_RD " "Info: No valid register-to-register data paths exist for clock \"MPU_RD\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "altera_reserved_tck register sld_hub:sld_hub_inst\|jtag_debug_mode register sld_hub:sld_hub_inst\|hub_tdo_reg 86.58 MHz 11.55 ns Internal " "Info: Clock \"altera_reserved_tck\" has Internal fmax of 86.58 MHz between source register \"sld_hub:sld_hub_inst\|jtag_debug_mode\" and destination register \"sld_hub:sld_hub_inst\|hub_tdo_reg\" (period= 11.55 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.563 ns + Longest register register " "Info: + Longest register to register delay is 5.563 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns sld_hub:sld_hub_inst\|jtag_debug_mode 1 REG FF_X8_Y9_N11 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = FF_X8_Y9_N11; Fanout = 2; REG Node = 'sld_hub:sld_hub_inst\|jtag_debug_mode'" {  } { { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "" { sld_hub:sld_hub_inst|jtag_debug_mode } "NODE_NAME" } } { "e:/altera/q72/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "e:/altera/q72/quartus/libraries/megafunctions/sld_hub.vhd" 394 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.542 ns) + CELL(0.396 ns) 0.938 ns sld_hub:sld_hub_inst\|node_ena~10 2 COMB LCCOMB_X9_Y9_N18 6 " "Info: 2: + IC(0.542 ns) + CELL(0.396 ns) = 0.938 ns; Loc. = LCCOMB_X9_Y9_N18; Fanout = 6; COMB Node = 'sld_hub:sld_hub_inst\|node_ena~10'" {  } { { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "0.938 ns" { sld_hub:sld_hub_inst|jtag_debug_mode sld_hub:sld_hub_inst|node_ena~10 } "NODE_NAME" } } { "e:/altera/q72/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "e:/altera/q72/quartus/libraries/megafunctions/sld_hub.vhd" 136 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.762 ns) + CELL(0.154 ns) 1.854 ns sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|crc_rom_sr_ena~31 3 COMB LCCOMB_X10_Y10_N24 4 " "Info: 3: + IC(0.762 ns) + CELL(0.154 ns) = 1.854 ns; Loc. = LCCOMB_X10_Y10_N24; Fanout = 4; COMB Node = 'sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|crc_rom_sr_ena~31'" {  } { { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "0.916 ns" { sld_hub:sld_hub_inst|node_ena~10 sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|crc_rom_sr_ena~31 } "NODE_NAME" } } { "e:/altera/q72/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "e:/altera/q72/quartus/libraries/megafunctions/sld_signaltap.vhd" 803 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.303 ns) + CELL(0.398 ns) 2.555 ns sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|status_shift_enable~55 4 COMB LCCOMB_X10_Y10_N0 18 " "Info: 4: + IC(0.303 ns) + CELL(0.398 ns) = 2.555 ns; Loc. = LCCOMB_X10_Y10_N0; Fanout = 18; COMB Node = 'sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|status_shift_enable~55'" {  } { { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "0.701 ns" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|crc_rom_sr_ena~31 sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|status_shift_enable~55 } "NODE_NAME" } } { "e:/altera/q72/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "e:/altera/q72/quartus/libraries/megafunctions/sld_signaltap.vhd" 831 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.256 ns) + CELL(0.154 ns) 2.965 ns sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|tdo~425 5 COMB LCCOMB_X10_Y10_N22 1 " "Info: 5: + IC(0.256 ns) + CELL(0.154 ns) = 2.965 ns; Loc. = LCCOMB_X10_Y10_N22; Fanout = 1; COMB Node = 'sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|tdo~425'" {  } { { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|status_shift_enable~55 sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|tdo~425 } "NODE_NAME" } } { "e:/altera/q72/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "e:/altera/q72/quartus/libraries/megafunctions/sld_signaltap.vhd" 512 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.711 ns) + CELL(0.154 ns) 3.830 ns sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|tdo~428 6 COMB LCCOMB_X10_Y12_N30 1 " "Info: 6: + IC(0.711 ns) + CELL(0.154 ns) = 3.830 ns; Loc. = LCCOMB_X10_Y12_N30; Fanout = 1; COMB Node = 'sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|tdo~428'" {  } { { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "0.865 ns" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|tdo~425 sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|tdo~428 } "NODE_NAME" } } { "e:/altera/q72/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "e:/altera/q72/quartus/libraries/megafunctions/sld_signaltap.vhd" 512 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.723 ns) + CELL(0.358 ns) 4.911 ns sld_hub:sld_hub_inst\|hub_tdo_reg~294 7 COMB LCCOMB_X9_Y9_N22 1 " "Info: 7: + IC(0.723 ns) + CELL(0.358 ns) = 4.911 ns; Loc. = LCCOMB_X9_Y9_N22; Fanout = 1; COMB Node = 'sld_hub:sld_hub_inst\|hub_tdo_reg~294'" {  } { { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "1.081 ns" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|tdo~428 sld_hub:sld_hub_inst|hub_tdo_reg~294 } "NODE_NAME" } } { "e:/altera/q72/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "e:/altera/q72/quartus/libraries/megafunctions/sld_hub.vhd" 385 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.395 ns) + CELL(0.154 ns) 5.460 ns sld_hub:sld_hub_inst\|hub_tdo_reg~295 8 COMB LCCOMB_X8_Y9_N26 1 " "Info: 8: + IC(0.395 ns) + CELL(0.154 ns) = 5.460 ns; Loc. = LCCOMB_X8_Y9_N26; Fanout = 1; COMB Node = 'sld_hub:sld_hub_inst\|hub_tdo_reg~295'" {  } { { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "0.549 ns" { sld_hub:sld_hub_inst|hub_tdo_reg~294 sld_hub:sld_hub_inst|hub_tdo_reg~295 } "NODE_NAME" } } { "e:/altera/q72/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "e:/altera/q72/quartus/libraries/megafunctions/sld_hub.vhd" 385 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.103 ns) 5.563 ns sld_hub:sld_hub_inst\|hub_tdo_reg 9 REG FF_X8_Y9_N27 2 " "Info: 9: + IC(0.000 ns) + CELL(0.103 ns) = 5.563 ns; Loc. = FF_X8_Y9_N27; Fanout = 2; REG Node = 'sld_hub:sld_hub_inst\|hub_tdo_reg'" {  } { { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "0.103 ns" { sld_hub:sld_hub_inst|hub_tdo_reg~295 sld_hub:sld_hub_inst|hub_tdo_reg } "NODE_NAME" } } { "e:/altera/q72/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "e:/altera/q72/quartus/libraries/megafunctions/sld_hub.vhd" 385 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.871 ns ( 33.63 % ) " "Info: Total cell delay = 1.871 ns ( 33.63 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.692 ns ( 66.37 % ) " "Info: Total interconnect delay = 3.692 ns ( 66.37 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "5.563 ns" { sld_hub:sld_hub_inst|jtag_debug_mode sld_hub:sld_hub_inst|node_ena~10 sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|crc_rom_sr_ena~31 sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|status_shift_enable~55 sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|tdo~425 sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|tdo~428 sld_hub:sld_hub_inst|hub_tdo_reg~294 sld_hub:sld_hub_inst|hub_tdo_reg~295 sld_hub:sld_hub_inst|hub_tdo_reg } "NODE_NAME" } } { "e:/altera/q72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/q72/quartus/bin/Technology_Viewer.qrui" "5.563 ns" { sld_hub:sld_hub_inst|jtag_debug_mode {} sld_hub:sld_hub_inst|node_ena~10 {} sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|crc_rom_sr_ena~31 {} sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|status_shift_enable~55 {} sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|tdo~425 {} sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|tdo~428 {} sld_hub:sld_hub_inst|hub_tdo_reg~294 {} sld_hub:sld_hub_inst|hub_tdo_reg~295 {} sld_hub:sld_hub_inst|hub_tdo_reg {} } { 0.000ns 0.542ns 0.762ns 0.303ns 0.256ns 0.711ns 0.723ns 0.395ns 0.000ns } { 0.000ns 0.396ns 0.154ns 0.398ns 0.154ns 0.154ns 0.358ns 0.154ns 0.103ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altera_reserved_tck destination 3.557 ns + Shortest register " "Info: + Shortest clock path from clock \"altera_reserved_tck\" to destination register is 3.557 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altera_reserved_tck 1 CLK PIN_H3 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_H3; Fanout = 1; CLK Node = 'altera_reserved_tck'" {  } { { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "" { altera_reserved_tck } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.878 ns) 0.878 ns altera_reserved_tck~input 2 COMB IOIBUF_X0_Y14_N22 1 " "Info: 2: + IC(0.000 ns) + CELL(0.878 ns) = 0.878 ns; Loc. = IOIBUF_X0_Y14_N22; Fanout = 1; COMB Node = 'altera_reserved_tck~input'" {  } { { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "0.878 ns" { altera_reserved_tck altera_reserved_tck~input } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.878 ns altera_internal_jtag~TCKUTAP 3 COMB JTAG_X1_Y12_N0 1 " "Info: 3: + IC(0.000 ns) + CELL(0.000 ns) = 0.878 ns; Loc. = JTAG_X1_Y12_N0; Fanout = 1; COMB Node = 'altera_internal_jtag~TCKUTAP'" {  } { { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "0.000 ns" { altera_reserved_tck~input altera_internal_jtag~TCKUTAP } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.188 ns) + CELL(0.000 ns) 2.066 ns altera_internal_jtag~TCKUTAPclkctrl 4 COMB CLKCTRL_G4 331 " "Info: 4: + IC(1.188 ns) + CELL(0.000 ns) = 2.066 ns; Loc. = CLKCTRL_G4; Fanout = 331; COMB Node = 'altera_internal_jtag~TCKUTAPclkctrl'" {  } { { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "1.188 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.885 ns) + CELL(0.606 ns) 3.557 ns sld_hub:sld_hub_inst\|hub_tdo_reg 5 REG FF_X8_Y9_N27 2 " "Info: 5: + IC(0.885 ns) + CELL(0.606 ns) = 3.557 ns; Loc. = FF_X8_Y9_N27; Fanout = 2; REG Node = 'sld_hub:sld_hub_inst\|hub_tdo_reg'" {  } { { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "1.491 ns" { altera_internal_jtag~TCKUTAPclkctrl sld_hub:sld_hub_inst|hub_tdo_reg } "NODE_NAME" } } { "e:/altera/q72/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "e:/altera/q72/quartus/libraries/megafunctions/sld_hub.vhd" 385 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.484 ns ( 41.72 % ) " "Info: Total cell delay = 1.484 ns ( 41.72 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.073 ns ( 58.28 % ) " "Info: Total interconnect delay = 2.073 ns ( 58.28 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "3.557 ns" { altera_reserved_tck altera_reserved_tck~input altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:sld_hub_inst|hub_tdo_reg } "NODE_NAME" } } { "e:/altera/q72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/q72/quartus/bin/Technology_Viewer.qrui" "3.557 ns" { altera_reserved_tck {} altera_reserved_tck~input {} altera_internal_jtag~TCKUTAP {} altera_internal_jtag~TCKUTAPclkctrl {} sld_hub:sld_hub_inst|hub_tdo_reg {} } { 0.000ns 0.000ns 0.000ns 1.188ns 0.885ns } { 0.000ns 0.878ns 0.000ns 0.000ns 0.606ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altera_reserved_tck source 3.557 ns - Longest register " "Info: - Longest clock path from clock \"altera_reserved_tck\" to source register is 3.557 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altera_reserved_tck 1 CLK PIN_H3 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_H3; Fanout = 1; CLK Node = 'altera_reserved_tck'" {  } { { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "" { altera_reserved_tck } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.878 ns) 0.878 ns altera_reserved_tck~input 2 COMB IOIBUF_X0_Y14_N22 1 " "Info: 2: + IC(0.000 ns) + CELL(0.878 ns) = 0.878 ns; Loc. = IOIBUF_X0_Y14_N22; Fanout = 1; COMB Node = 'altera_reserved_tck~input'" {  } { { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "0.878 ns" { altera_reserved_tck altera_reserved_tck~input } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.878 ns altera_internal_jtag~TCKUTAP 3 COMB JTAG_X1_Y12_N0 1 " "Info: 3: + IC(0.000 ns) + CELL(0.000 ns) = 0.878 ns; Loc. = JTAG_X1_Y12_N0; Fanout = 1; COMB Node = 'altera_internal_jtag~TCKUTAP'" {  } { { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "0.000 ns" { altera_reserved_tck~input altera_internal_jtag~TCKUTAP } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.188 ns) + CELL(0.000 ns) 2.066 ns altera_internal_jtag~TCKUTAPclkctrl 4 COMB CLKCTRL_G4 331 " "Info: 4: + IC(1.188 ns) + CELL(0.000 ns) = 2.066 ns; Loc. = CLKCTRL_G4; Fanout = 331; COMB Node = 'altera_internal_jtag~TCKUTAPclkctrl'" {  } { { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "1.188 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.885 ns) + CELL(0.606 ns) 3.557 ns sld_hub:sld_hub_inst\|jtag_debug_mode 5 REG FF_X8_Y9_N11 2 " "Info: 5: + IC(0.885 ns) + CELL(0.606 ns) = 3.557 ns; Loc. = FF_X8_Y9_N11; Fanout = 2; REG Node = 'sld_hub:sld_hub_inst\|jtag_debug_mode'" {  } { { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "1.491 ns" { altera_internal_jtag~TCKUTAPclkctrl sld_hub:sld_hub_inst|jtag_debug_mode } "NODE_NAME" } } { "e:/altera/q72/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "e:/altera/q72/quartus/libraries/megafunctions/sld_hub.vhd" 394 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.484 ns ( 41.72 % ) " "Info: Total cell delay = 1.484 ns ( 41.72 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.073 ns ( 58.28 % ) " "Info: Total interconnect delay = 2.073 ns ( 58.28 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "3.557 ns" { altera_reserved_tck altera_reserved_tck~input altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:sld_hub_inst|jtag_debug_mode } "NODE_NAME" } } { "e:/altera/q72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/q72/quartus/bin/Technology_Viewer.qrui" "3.557 ns" { altera_reserved_tck {} altera_reserved_tck~input {} altera_internal_jtag~TCKUTAP {} altera_internal_jtag~TCKUTAPclkctrl {} sld_hub:sld_hub_inst|jtag_debug_mode {} } { 0.000ns 0.000ns 0.000ns 1.188ns 0.885ns } { 0.000ns 0.878ns 0.000ns 0.000ns 0.606ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "3.557 ns" { altera_reserved_tck altera_reserved_tck~input altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:sld_hub_inst|hub_tdo_reg } "NODE_NAME" } } { "e:/altera/q72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/q72/quartus/bin/Technology_Viewer.qrui" "3.557 ns" { altera_reserved_tck {} altera_reserved_tck~input {} altera_internal_jtag~TCKUTAP {} altera_internal_jtag~TCKUTAPclkctrl {} sld_hub:sld_hub_inst|hub_tdo_reg {} } { 0.000ns 0.000ns 0.000ns 1.188ns 0.885ns } { 0.000ns 0.878ns 0.000ns 0.000ns 0.606ns } "" } } { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "3.557 ns" { altera_reserved_tck altera_reserved_tck~input altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:sld_hub_inst|jtag_debug_mode } "NODE_NAME" } } { "e:/altera/q72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/q72/quartus/bin/Technology_Viewer.qrui" "3.557 ns" { altera_reserved_tck {} altera_reserved_tck~input {} altera_internal_jtag~TCKUTAP {} altera_internal_jtag~TCKUTAPclkctrl {} sld_hub:sld_hub_inst|jtag_debug_mode {} } { 0.000ns 0.000ns 0.000ns 1.188ns 0.885ns } { 0.000ns 0.878ns 0.000ns 0.000ns 0.606ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.230 ns + " "Info: + Micro clock to output delay of source is 0.230 ns" {  } { { "e:/altera/q72/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "e:/altera/q72/quartus/libraries/megafunctions/sld_hub.vhd" 394 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.018 ns + " "Info: + Micro setup delay of destination is -0.018 ns" {  } { { "e:/altera/q72/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "e:/altera/q72/quartus/libraries/megafunctions/sld_hub.vhd" 385 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "e:/altera/q72/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "e:/altera/q72/quartus/libraries/megafunctions/sld_hub.vhd" 394 -1 0 } } { "e:/altera/q72/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "e:/altera/q72/quartus/libraries/megafunctions/sld_hub.vhd" 385 -1 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0}  } { { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "5.563 ns" { sld_hub:sld_hub_inst|jtag_debug_mode sld_hub:sld_hub_inst|node_ena~10 sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|crc_rom_sr_ena~31 sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|status_shift_enable~55 sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|tdo~425 sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|tdo~428 sld_hub:sld_hub_inst|hub_tdo_reg~294 sld_hub:sld_hub_inst|hub_tdo_reg~295 sld_hub:sld_hub_inst|hub_tdo_reg } "NODE_NAME" } } { "e:/altera/q72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/q72/quartus/bin/Technology_Viewer.qrui" "5.563 ns" { sld_hub:sld_hub_inst|jtag_debug_mode {} sld_hub:sld_hub_inst|node_ena~10 {} sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|crc_rom_sr_ena~31 {} sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|status_shift_enable~55 {} sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|tdo~425 {} sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|tdo~428 {} sld_hub:sld_hub_inst|hub_tdo_reg~294 {} sld_hub:sld_hub_inst|hub_tdo_reg~295 {} sld_hub:sld_hub_inst|hub_tdo_reg {} } { 0.000ns 0.542ns 0.762ns 0.303ns 0.256ns 0.711ns 0.723ns 0.395ns 0.000ns } { 0.000ns 0.396ns 0.154ns 0.398ns 0.154ns 0.154ns 0.358ns 0.154ns 0.103ns } "" } } { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "3.557 ns" { altera_reserved_tck altera_reserved_tck~input altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:sld_hub_inst|hub_tdo_reg } "NODE_NAME" } } { "e:/altera/q72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/q72/quartus/bin/Technology_Viewer.qrui" "3.557 ns" { altera_reserved_tck {} altera_reserved_tck~input {} altera_internal_jtag~TCKUTAP {} altera_internal_jtag~TCKUTAPclkctrl {} sld_hub:sld_hub_inst|hub_tdo_reg {} } { 0.000ns 0.000ns 0.000ns 1.188ns 0.885ns } { 0.000ns 0.878ns 0.000ns 0.000ns 0.606ns } "" } } { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "3.557 ns" { altera_reserved_tck altera_reserved_tck~input altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:sld_hub_inst|jtag_debug_mode } "NODE_NAME" } } { "e:/altera/q72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/q72/quartus/bin/Technology_Viewer.qrui" "3.557 ns" { altera_reserved_tck {} altera_reserved_tck~input {} altera_internal_jtag~TCKUTAP {} altera_internal_jtag~TCKUTAPclkctrl {} sld_hub:sld_hub_inst|jtag_debug_mode {} } { 0.000ns 0.000ns 0.000ns 1.188ns 0.885ns } { 0.000ns 0.878ns 0.000ns 0.000ns 0.606ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0}
{ "Info" "ITDB_FULL_MIN_SLACK_RESULT" "PLL_TV1:PLL_AFAL\|altpll:altpll_component\|PLL_TV1_altpll:auto_generated\|wire_pll1_clk\[3\] register AduC842:AduC\|port_aduc_afalina:inst8\|lpm_counter:144\|cntr_odj:auto_generated\|counter_reg_bit\[7\] memory AduC842:AduC\|me_108_rs485_top_all:inst4\|tr_me_108_string:78\|RAM2PORT:inst2\|altsyncram:altsyncram_component\|altsyncram_9vl1:auto_generated\|ram_block1a0~portb_address_reg7 -4.587 ns " "Info: Minimum slack time is -4.587 ns for clock \"PLL_TV1:PLL_AFAL\|altpll:altpll_component\|PLL_TV1_altpll:auto_generated\|wire_pll1_clk\[3\]\" between source register \"AduC842:AduC\|port_aduc_afalina:inst8\|lpm_counter:144\|cntr_odj:auto_generated\|counter_reg_bit\[7\]\" and destination memory \"AduC842:AduC\|me_108_rs485_top_all:inst4\|tr_me_108_string:78\|RAM2PORT:inst2\|altsyncram:altsyncram_component\|altsyncram_9vl1:auto_generated\|ram_block1a0~portb_address_reg7\"" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.012 ns + Shortest register memory " "Info: + Shortest register to memory delay is 2.012 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns AduC842:AduC\|port_aduc_afalina:inst8\|lpm_counter:144\|cntr_odj:auto_generated\|counter_reg_bit\[7\] 1 REG FF_X10_Y20_N15 5 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = FF_X10_Y20_N15; Fanout = 5; REG Node = 'AduC842:AduC\|port_aduc_afalina:inst8\|lpm_counter:144\|cntr_odj:auto_generated\|counter_reg_bit\[7\]'" {  } { { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "" { AduC842:AduC|port_aduc_afalina:inst8|lpm_counter:144|cntr_odj:auto_generated|counter_reg_bit[7] } "NODE_NAME" } } { "db/cntr_odj.tdf" "" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/synthesis/db/cntr_odj.tdf" 114 17 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.397 ns) + CELL(0.154 ns) 1.551 ns AduC842:AduC\|me_108_rs485_top_all:inst4\|tr_me_108_string:78\|busmux:101\|lpm_mux:\$00000\|mux_5qc:auto_generated\|result_node\[7\]~103 2 COMB LCCOMB_X16_Y18_N4 1 " "Info: 2: + IC(1.397 ns) + CELL(0.154 ns) = 1.551 ns; Loc. = LCCOMB_X16_Y18_N4; Fanout = 1; COMB Node = 'AduC842:AduC\|me_108_rs485_top_all:inst4\|tr_me_108_string:78\|busmux:101\|lpm_mux:\$00000\|mux_5qc:auto_generated\|result_node\[7\]~103'" {  } { { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "1.551 ns" { AduC842:AduC|port_aduc_afalina:inst8|lpm_counter:144|cntr_odj:auto_generated|counter_reg_bit[7] AduC842:AduC|me_108_rs485_top_all:inst4|tr_me_108_string:78|busmux:101|lpm_mux:$00000|mux_5qc:auto_generated|result_node[7]~103 } "NODE_NAME" } } { "db/mux_5qc.tdf" "" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/synthesis/db/mux_5qc.tdf" 29 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.379 ns) + CELL(0.082 ns) 2.012 ns AduC842:AduC\|me_108_rs485_top_all:inst4\|tr_me_108_string:78\|RAM2PORT:inst2\|altsyncram:altsyncram_component\|altsyncram_9vl1:auto_generated\|ram_block1a0~portb_address_reg7 3 MEM M9K_X15_Y18_N0 8 " "Info: 3: + IC(0.379 ns) + CELL(0.082 ns) = 2.012 ns; Loc. = M9K_X15_Y18_N0; Fanout = 8; MEM Node = 'AduC842:AduC\|me_108_rs485_top_all:inst4\|tr_me_108_string:78\|RAM2PORT:inst2\|altsyncram:altsyncram_component\|altsyncram_9vl1:auto_generated\|ram_block1a0~portb_address_reg7'" {  } { { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "0.461 ns" { AduC842:AduC|me_108_rs485_top_all:inst4|tr_me_108_string:78|busmux:101|lpm_mux:$00000|mux_5qc:auto_generated|result_node[7]~103 AduC842:AduC|me_108_rs485_top_all:inst4|tr_me_108_string:78|RAM2PORT:inst2|altsyncram:altsyncram_component|altsyncram_9vl1:auto_generated|ram_block1a0~portb_address_reg7 } "NODE_NAME" } } { "db/altsyncram_9vl1.tdf" "" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/synthesis/db/altsyncram_9vl1.tdf" 39 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.236 ns ( 11.73 % ) " "Info: Total cell delay = 0.236 ns ( 11.73 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.776 ns ( 88.27 % ) " "Info: Total interconnect delay = 1.776 ns ( 88.27 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "2.012 ns" { AduC842:AduC|port_aduc_afalina:inst8|lpm_counter:144|cntr_odj:auto_generated|counter_reg_bit[7] AduC842:AduC|me_108_rs485_top_all:inst4|tr_me_108_string:78|busmux:101|lpm_mux:$00000|mux_5qc:auto_generated|result_node[7]~103 AduC842:AduC|me_108_rs485_top_all:inst4|tr_me_108_string:78|RAM2PORT:inst2|altsyncram:altsyncram_component|altsyncram_9vl1:auto_generated|ram_block1a0~portb_address_reg7 } "NODE_NAME" } } { "e:/altera/q72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/q72/quartus/bin/Technology_Viewer.qrui" "2.012 ns" { AduC842:AduC|port_aduc_afalina:inst8|lpm_counter:144|cntr_odj:auto_generated|counter_reg_bit[7] {} AduC842:AduC|me_108_rs485_top_all:inst4|tr_me_108_string:78|busmux:101|lpm_mux:$00000|mux_5qc:auto_generated|result_node[7]~103 {} AduC842:AduC|me_108_rs485_top_all:inst4|tr_me_108_string:78|RAM2PORT:inst2|altsyncram:altsyncram_component|altsyncram_9vl1:auto_generated|ram_block1a0~portb_address_reg7 {} } { 0.000ns 1.397ns 0.379ns } { 0.000ns 0.154ns 0.082ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "6.599 ns - Smallest register memory " "Info: - Smallest register to memory requirement is 6.599 ns" { { "Info" "ITDB_FULL_HOLD_REQUIREMENT" "0.000 ns + " "Info: + Hold relationship between source and destination is 0.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch -3.218 ns " "Info: + Latch edge is -3.218 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination PLL_TV1:PLL_AFAL\|altpll:altpll_component\|PLL_TV1_altpll:auto_generated\|wire_pll1_clk\[3\] 8.729 ns -3.218 ns  50 " "Info: Clock period of Destination clock \"PLL_TV1:PLL_AFAL\|altpll:altpll_component\|PLL_TV1_altpll:auto_generated\|wire_pll1_clk\[3\]\" is 8.729 ns with  offset of -3.218 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Hold 1 " "Info: Multicycle Hold factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0} { "Info" "ITDB_EDGE_RESULT" "- Launch -3.218 ns " "Info: - Launch edge is -3.218 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source PLL_TV1:PLL_AFAL\|altpll:altpll_component\|PLL_TV1_altpll:auto_generated\|wire_pll1_clk\[3\] 8.729 ns -3.218 ns  50 " "Info: Clock period of Source clock \"PLL_TV1:PLL_AFAL\|altpll:altpll_component\|PLL_TV1_altpll:auto_generated\|wire_pll1_clk\[3\]\" is 8.729 ns with  offset of -3.218 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Hold 1 " "Info: Multicycle Hold factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0}  } {  } 0 0 "%2!c! Hold relationship between source and destination is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "6.609 ns + Smallest " "Info: + Smallest clock skew is 6.609 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "PLL_TV1:PLL_AFAL\|altpll:altpll_component\|PLL_TV1_altpll:auto_generated\|wire_pll1_clk\[3\] destination 12.319 ns + Longest memory " "Info: + Longest clock path from clock \"PLL_TV1:PLL_AFAL\|altpll:altpll_component\|PLL_TV1_altpll:auto_generated\|wire_pll1_clk\[3\]\" to destination memory is 12.319 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns PLL_TV1:PLL_AFAL\|altpll:altpll_component\|PLL_TV1_altpll:auto_generated\|wire_pll1_clk\[3\] 1 CLK PLL_2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_2; Fanout = 1; CLK Node = 'PLL_TV1:PLL_AFAL\|altpll:altpll_component\|PLL_TV1_altpll:auto_generated\|wire_pll1_clk\[3\]'" {  } { { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "" { PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] } "NODE_NAME" } } { "db/PLL_TV1_altpll.v" "" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/synthesis/db/PLL_TV1_altpll.v" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.100 ns) + CELL(0.000 ns) 2.100 ns PLL_TV1:PLL_AFAL\|altpll:altpll_component\|PLL_TV1_altpll:auto_generated\|wire_pll1_clk\[3\]~clkctrl 2 COMB CLKCTRL_G8 35 " "Info: 2: + IC(2.100 ns) + CELL(0.000 ns) = 2.100 ns; Loc. = CLKCTRL_G8; Fanout = 35; COMB Node = 'PLL_TV1:PLL_AFAL\|altpll:altpll_component\|PLL_TV1_altpll:auto_generated\|wire_pll1_clk\[3\]~clkctrl'" {  } { { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "2.100 ns" { PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3]~clkctrl } "NODE_NAME" } } { "db/PLL_TV1_altpll.v" "" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/synthesis/db/PLL_TV1_altpll.v" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.867 ns) + CELL(0.836 ns) 3.803 ns c\[1\] 3 REG FF_X33_Y12_N5 4 " "Info: 3: + IC(0.867 ns) + CELL(0.836 ns) = 3.803 ns; Loc. = FF_X33_Y12_N5; Fanout = 4; REG Node = 'c\[1\]'" {  } { { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "1.703 ns" { PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3]~clkctrl c[1] } "NODE_NAME" } } { "../src/afalina_tvk.vhd" "" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/src/afalina_tvk.vhd" 209 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.886 ns) + CELL(0.836 ns) 6.525 ns AduC842:AduC\|me_108_rs485_top_all:inst4\|38 4 REG FF_X9_Y17_N13 3 " "Info: 4: + IC(1.886 ns) + CELL(0.836 ns) = 6.525 ns; Loc. = FF_X9_Y17_N13; Fanout = 3; REG Node = 'AduC842:AduC\|me_108_rs485_top_all:inst4\|38'" {  } { { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "2.722 ns" { c[1] AduC842:AduC|me_108_rs485_top_all:inst4|38 } "NODE_NAME" } } { "me_108_rs485_top_all.bdf" "" { Schematic "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/synthesis/me_108_rs485_top_all.bdf" { { 248 456 520 328 "38" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.569 ns) + CELL(0.836 ns) 7.930 ns AduC842:AduC\|me_108_rs485_top_all:inst4\|tr_me_108_string:78\|lpm_counter:17\|cntr_muh:auto_generated\|counter_reg_bit\[5\] 5 REG FF_X8_Y17_N17 2 " "Info: 5: + IC(0.569 ns) + CELL(0.836 ns) = 7.930 ns; Loc. = FF_X8_Y17_N17; Fanout = 2; REG Node = 'AduC842:AduC\|me_108_rs485_top_all:inst4\|tr_me_108_string:78\|lpm_counter:17\|cntr_muh:auto_generated\|counter_reg_bit\[5\]'" {  } { { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "1.405 ns" { AduC842:AduC|me_108_rs485_top_all:inst4|38 AduC842:AduC|me_108_rs485_top_all:inst4|tr_me_108_string:78|lpm_counter:17|cntr_muh:auto_generated|counter_reg_bit[5] } "NODE_NAME" } } { "db/cntr_muh.tdf" "" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/synthesis/db/cntr_muh.tdf" 61 17 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.522 ns) + CELL(0.836 ns) 9.288 ns AduC842:AduC\|me_108_rs485_top_all:inst4\|tr_me_108_string:78\|87 6 REG FF_X7_Y17_N29 10 " "Info: 6: + IC(0.522 ns) + CELL(0.836 ns) = 9.288 ns; Loc. = FF_X7_Y17_N29; Fanout = 10; REG Node = 'AduC842:AduC\|me_108_rs485_top_all:inst4\|tr_me_108_string:78\|87'" {  } { { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "1.358 ns" { AduC842:AduC|me_108_rs485_top_all:inst4|tr_me_108_string:78|lpm_counter:17|cntr_muh:auto_generated|counter_reg_bit[5] AduC842:AduC|me_108_rs485_top_all:inst4|tr_me_108_string:78|87 } "NODE_NAME" } } { "tr_me_108_string.bdf" "" { Schematic "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/synthesis/tr_me_108_string.bdf" { { 728 736 800 808 "87" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.227 ns) + CELL(0.000 ns) 10.515 ns AduC842:AduC\|me_108_rs485_top_all:inst4\|tr_me_108_string:78\|87~clkctrl 7 COMB CLKCTRL_G0 51 " "Info: 7: + IC(1.227 ns) + CELL(0.000 ns) = 10.515 ns; Loc. = CLKCTRL_G0; Fanout = 51; COMB Node = 'AduC842:AduC\|me_108_rs485_top_all:inst4\|tr_me_108_string:78\|87~clkctrl'" {  } { { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "1.227 ns" { AduC842:AduC|me_108_rs485_top_all:inst4|tr_me_108_string:78|87 AduC842:AduC|me_108_rs485_top_all:inst4|tr_me_108_string:78|87~clkctrl } "NODE_NAME" } } { "tr_me_108_string.bdf" "" { Schematic "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/synthesis/tr_me_108_string.bdf" { { 728 736 800 808 "87" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.882 ns) + CELL(0.922 ns) 12.319 ns AduC842:AduC\|me_108_rs485_top_all:inst4\|tr_me_108_string:78\|RAM2PORT:inst2\|altsyncram:altsyncram_component\|altsyncram_9vl1:auto_generated\|ram_block1a0~portb_address_reg7 8 MEM M9K_X15_Y18_N0 8 " "Info: 8: + IC(0.882 ns) + CELL(0.922 ns) = 12.319 ns; Loc. = M9K_X15_Y18_N0; Fanout = 8; MEM Node = 'AduC842:AduC\|me_108_rs485_top_all:inst4\|tr_me_108_string:78\|RAM2PORT:inst2\|altsyncram:altsyncram_component\|altsyncram_9vl1:auto_generated\|ram_block1a0~portb_address_reg7'" {  } { { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "1.804 ns" { AduC842:AduC|me_108_rs485_top_all:inst4|tr_me_108_string:78|87~clkctrl AduC842:AduC|me_108_rs485_top_all:inst4|tr_me_108_string:78|RAM2PORT:inst2|altsyncram:altsyncram_component|altsyncram_9vl1:auto_generated|ram_block1a0~portb_address_reg7 } "NODE_NAME" } } { "db/altsyncram_9vl1.tdf" "" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/synthesis/db/altsyncram_9vl1.tdf" 39 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.266 ns ( 34.63 % ) " "Info: Total cell delay = 4.266 ns ( 34.63 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "8.053 ns ( 65.37 % ) " "Info: Total interconnect delay = 8.053 ns ( 65.37 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "12.319 ns" { PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3]~clkctrl c[1] AduC842:AduC|me_108_rs485_top_all:inst4|38 AduC842:AduC|me_108_rs485_top_all:inst4|tr_me_108_string:78|lpm_counter:17|cntr_muh:auto_generated|counter_reg_bit[5] AduC842:AduC|me_108_rs485_top_all:inst4|tr_me_108_string:78|87 AduC842:AduC|me_108_rs485_top_all:inst4|tr_me_108_string:78|87~clkctrl AduC842:AduC|me_108_rs485_top_all:inst4|tr_me_108_string:78|RAM2PORT:inst2|altsyncram:altsyncram_component|altsyncram_9vl1:auto_generated|ram_block1a0~portb_address_reg7 } "NODE_NAME" } } { "e:/altera/q72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/q72/quartus/bin/Technology_Viewer.qrui" "12.319 ns" { PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] {} PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3]~clkctrl {} c[1] {} AduC842:AduC|me_108_rs485_top_all:inst4|38 {} AduC842:AduC|me_108_rs485_top_all:inst4|tr_me_108_string:78|lpm_counter:17|cntr_muh:auto_generated|counter_reg_bit[5] {} AduC842:AduC|me_108_rs485_top_all:inst4|tr_me_108_string:78|87 {} AduC842:AduC|me_108_rs485_top_all:inst4|tr_me_108_string:78|87~clkctrl {} AduC842:AduC|me_108_rs485_top_all:inst4|tr_me_108_string:78|RAM2PORT:inst2|altsyncram:altsyncram_component|altsyncram_9vl1:auto_generated|ram_block1a0~portb_address_reg7 {} } { 0.000ns 2.100ns 0.867ns 1.886ns 0.569ns 0.522ns 1.227ns 0.882ns } { 0.000ns 0.000ns 0.836ns 0.836ns 0.836ns 0.836ns 0.000ns 0.922ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "PLL_TV1:PLL_AFAL\|altpll:altpll_component\|PLL_TV1_altpll:auto_generated\|wire_pll1_clk\[3\] source 5.710 ns - Shortest register " "Info: - Shortest clock path from clock \"PLL_TV1:PLL_AFAL\|altpll:altpll_component\|PLL_TV1_altpll:auto_generated\|wire_pll1_clk\[3\]\" to source register is 5.710 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns PLL_TV1:PLL_AFAL\|altpll:altpll_component\|PLL_TV1_altpll:auto_generated\|wire_pll1_clk\[3\] 1 CLK PLL_2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_2; Fanout = 1; CLK Node = 'PLL_TV1:PLL_AFAL\|altpll:altpll_component\|PLL_TV1_altpll:auto_generated\|wire_pll1_clk\[3\]'" {  } { { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "" { PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] } "NODE_NAME" } } { "db/PLL_TV1_altpll.v" "" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/synthesis/db/PLL_TV1_altpll.v" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.100 ns) + CELL(0.000 ns) 2.100 ns PLL_TV1:PLL_AFAL\|altpll:altpll_component\|PLL_TV1_altpll:auto_generated\|wire_pll1_clk\[3\]~clkctrl 2 COMB CLKCTRL_G8 35 " "Info: 2: + IC(2.100 ns) + CELL(0.000 ns) = 2.100 ns; Loc. = CLKCTRL_G8; Fanout = 35; COMB Node = 'PLL_TV1:PLL_AFAL\|altpll:altpll_component\|PLL_TV1_altpll:auto_generated\|wire_pll1_clk\[3\]~clkctrl'" {  } { { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "2.100 ns" { PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3]~clkctrl } "NODE_NAME" } } { "db/PLL_TV1_altpll.v" "" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/synthesis/db/PLL_TV1_altpll.v" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.867 ns) + CELL(0.836 ns) 3.803 ns c\[1\] 3 REG FF_X33_Y12_N5 4 " "Info: 3: + IC(0.867 ns) + CELL(0.836 ns) = 3.803 ns; Loc. = FF_X33_Y12_N5; Fanout = 4; REG Node = 'c\[1\]'" {  } { { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "1.703 ns" { PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3]~clkctrl c[1] } "NODE_NAME" } } { "../src/afalina_tvk.vhd" "" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/src/afalina_tvk.vhd" 209 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.393 ns) + CELL(0.000 ns) 4.196 ns c\[1\]~clkctrl 4 COMB CLKCTRL_G6 155 " "Info: 4: + IC(0.393 ns) + CELL(0.000 ns) = 4.196 ns; Loc. = CLKCTRL_G6; Fanout = 155; COMB Node = 'c\[1\]~clkctrl'" {  } { { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "0.393 ns" { c[1] c[1]~clkctrl } "NODE_NAME" } } { "../src/afalina_tvk.vhd" "" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/src/afalina_tvk.vhd" 209 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.908 ns) + CELL(0.606 ns) 5.710 ns AduC842:AduC\|port_aduc_afalina:inst8\|lpm_counter:144\|cntr_odj:auto_generated\|counter_reg_bit\[7\] 5 REG FF_X10_Y20_N15 5 " "Info: 5: + IC(0.908 ns) + CELL(0.606 ns) = 5.710 ns; Loc. = FF_X10_Y20_N15; Fanout = 5; REG Node = 'AduC842:AduC\|port_aduc_afalina:inst8\|lpm_counter:144\|cntr_odj:auto_generated\|counter_reg_bit\[7\]'" {  } { { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "1.514 ns" { c[1]~clkctrl AduC842:AduC|port_aduc_afalina:inst8|lpm_counter:144|cntr_odj:auto_generated|counter_reg_bit[7] } "NODE_NAME" } } { "db/cntr_odj.tdf" "" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/synthesis/db/cntr_odj.tdf" 114 17 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.442 ns ( 25.25 % ) " "Info: Total cell delay = 1.442 ns ( 25.25 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.268 ns ( 74.75 % ) " "Info: Total interconnect delay = 4.268 ns ( 74.75 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "5.710 ns" { PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3]~clkctrl c[1] c[1]~clkctrl AduC842:AduC|port_aduc_afalina:inst8|lpm_counter:144|cntr_odj:auto_generated|counter_reg_bit[7] } "NODE_NAME" } } { "e:/altera/q72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/q72/quartus/bin/Technology_Viewer.qrui" "5.710 ns" { PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] {} PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3]~clkctrl {} c[1] {} c[1]~clkctrl {} AduC842:AduC|port_aduc_afalina:inst8|lpm_counter:144|cntr_odj:auto_generated|counter_reg_bit[7] {} } { 0.000ns 2.100ns 0.867ns 0.393ns 0.908ns } { 0.000ns 0.000ns 0.836ns 0.000ns 0.606ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "12.319 ns" { PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3]~clkctrl c[1] AduC842:AduC|me_108_rs485_top_all:inst4|38 AduC842:AduC|me_108_rs485_top_all:inst4|tr_me_108_string:78|lpm_counter:17|cntr_muh:auto_generated|counter_reg_bit[5] AduC842:AduC|me_108_rs485_top_all:inst4|tr_me_108_string:78|87 AduC842:AduC|me_108_rs485_top_all:inst4|tr_me_108_string:78|87~clkctrl AduC842:AduC|me_108_rs485_top_all:inst4|tr_me_108_string:78|RAM2PORT:inst2|altsyncram:altsyncram_component|altsyncram_9vl1:auto_generated|ram_block1a0~portb_address_reg7 } "NODE_NAME" } } { "e:/altera/q72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/q72/quartus/bin/Technology_Viewer.qrui" "12.319 ns" { PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] {} PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3]~clkctrl {} c[1] {} AduC842:AduC|me_108_rs485_top_all:inst4|38 {} AduC842:AduC|me_108_rs485_top_all:inst4|tr_me_108_string:78|lpm_counter:17|cntr_muh:auto_generated|counter_reg_bit[5] {} AduC842:AduC|me_108_rs485_top_all:inst4|tr_me_108_string:78|87 {} AduC842:AduC|me_108_rs485_top_all:inst4|tr_me_108_string:78|87~clkctrl {} AduC842:AduC|me_108_rs485_top_all:inst4|tr_me_108_string:78|RAM2PORT:inst2|altsyncram:altsyncram_component|altsyncram_9vl1:auto_generated|ram_block1a0~portb_address_reg7 {} } { 0.000ns 2.100ns 0.867ns 1.886ns 0.569ns 0.522ns 1.227ns 0.882ns } { 0.000ns 0.000ns 0.836ns 0.836ns 0.836ns 0.836ns 0.000ns 0.922ns } "" } } { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "5.710 ns" { PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3]~clkctrl c[1] c[1]~clkctrl AduC842:AduC|port_aduc_afalina:inst8|lpm_counter:144|cntr_odj:auto_generated|counter_reg_bit[7] } "NODE_NAME" } } { "e:/altera/q72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/q72/quartus/bin/Technology_Viewer.qrui" "5.710 ns" { PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] {} PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3]~clkctrl {} c[1] {} c[1]~clkctrl {} AduC842:AduC|port_aduc_afalina:inst8|lpm_counter:144|cntr_odj:auto_generated|counter_reg_bit[7] {} } { 0.000ns 2.100ns 0.867ns 0.393ns 0.908ns } { 0.000ns 0.000ns 0.836ns 0.000ns 0.606ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.230 ns - " "Info: - Micro clock to output delay of source is 0.230 ns" {  } { { "db/cntr_odj.tdf" "" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/synthesis/db/cntr_odj.tdf" 114 17 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TH_DELAY" "0.220 ns + " "Info: + Micro hold delay of destination is 0.220 ns" {  } { { "db/altsyncram_9vl1.tdf" "" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/synthesis/db/altsyncram_9vl1.tdf" 39 2 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0}  } { { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "12.319 ns" { PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3]~clkctrl c[1] AduC842:AduC|me_108_rs485_top_all:inst4|38 AduC842:AduC|me_108_rs485_top_all:inst4|tr_me_108_string:78|lpm_counter:17|cntr_muh:auto_generated|counter_reg_bit[5] AduC842:AduC|me_108_rs485_top_all:inst4|tr_me_108_string:78|87 AduC842:AduC|me_108_rs485_top_all:inst4|tr_me_108_string:78|87~clkctrl AduC842:AduC|me_108_rs485_top_all:inst4|tr_me_108_string:78|RAM2PORT:inst2|altsyncram:altsyncram_component|altsyncram_9vl1:auto_generated|ram_block1a0~portb_address_reg7 } "NODE_NAME" } } { "e:/altera/q72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/q72/quartus/bin/Technology_Viewer.qrui" "12.319 ns" { PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] {} PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3]~clkctrl {} c[1] {} AduC842:AduC|me_108_rs485_top_all:inst4|38 {} AduC842:AduC|me_108_rs485_top_all:inst4|tr_me_108_string:78|lpm_counter:17|cntr_muh:auto_generated|counter_reg_bit[5] {} AduC842:AduC|me_108_rs485_top_all:inst4|tr_me_108_string:78|87 {} AduC842:AduC|me_108_rs485_top_all:inst4|tr_me_108_string:78|87~clkctrl {} AduC842:AduC|me_108_rs485_top_all:inst4|tr_me_108_string:78|RAM2PORT:inst2|altsyncram:altsyncram_component|altsyncram_9vl1:auto_generated|ram_block1a0~portb_address_reg7 {} } { 0.000ns 2.100ns 0.867ns 1.886ns 0.569ns 0.522ns 1.227ns 0.882ns } { 0.000ns 0.000ns 0.836ns 0.836ns 0.836ns 0.836ns 0.000ns 0.922ns } "" } } { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "5.710 ns" { PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3]~clkctrl c[1] c[1]~clkctrl AduC842:AduC|port_aduc_afalina:inst8|lpm_counter:144|cntr_odj:auto_generated|counter_reg_bit[7] } "NODE_NAME" } } { "e:/altera/q72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/q72/quartus/bin/Technology_Viewer.qrui" "5.710 ns" { PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] {} PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3]~clkctrl {} c[1] {} c[1]~clkctrl {} AduC842:AduC|port_aduc_afalina:inst8|lpm_counter:144|cntr_odj:auto_generated|counter_reg_bit[7] {} } { 0.000ns 2.100ns 0.867ns 0.393ns 0.908ns } { 0.000ns 0.000ns 0.836ns 0.000ns 0.606ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0}  } { { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "2.012 ns" { AduC842:AduC|port_aduc_afalina:inst8|lpm_counter:144|cntr_odj:auto_generated|counter_reg_bit[7] AduC842:AduC|me_108_rs485_top_all:inst4|tr_me_108_string:78|busmux:101|lpm_mux:$00000|mux_5qc:auto_generated|result_node[7]~103 AduC842:AduC|me_108_rs485_top_all:inst4|tr_me_108_string:78|RAM2PORT:inst2|altsyncram:altsyncram_component|altsyncram_9vl1:auto_generated|ram_block1a0~portb_address_reg7 } "NODE_NAME" } } { "e:/altera/q72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/q72/quartus/bin/Technology_Viewer.qrui" "2.012 ns" { AduC842:AduC|port_aduc_afalina:inst8|lpm_counter:144|cntr_odj:auto_generated|counter_reg_bit[7] {} AduC842:AduC|me_108_rs485_top_all:inst4|tr_me_108_string:78|busmux:101|lpm_mux:$00000|mux_5qc:auto_generated|result_node[7]~103 {} AduC842:AduC|me_108_rs485_top_all:inst4|tr_me_108_string:78|RAM2PORT:inst2|altsyncram:altsyncram_component|altsyncram_9vl1:auto_generated|ram_block1a0~portb_address_reg7 {} } { 0.000ns 1.397ns 0.379ns } { 0.000ns 0.154ns 0.082ns } "" } } { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "12.319 ns" { PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3]~clkctrl c[1] AduC842:AduC|me_108_rs485_top_all:inst4|38 AduC842:AduC|me_108_rs485_top_all:inst4|tr_me_108_string:78|lpm_counter:17|cntr_muh:auto_generated|counter_reg_bit[5] AduC842:AduC|me_108_rs485_top_all:inst4|tr_me_108_string:78|87 AduC842:AduC|me_108_rs485_top_all:inst4|tr_me_108_string:78|87~clkctrl AduC842:AduC|me_108_rs485_top_all:inst4|tr_me_108_string:78|RAM2PORT:inst2|altsyncram:altsyncram_component|altsyncram_9vl1:auto_generated|ram_block1a0~portb_address_reg7 } "NODE_NAME" } } { "e:/altera/q72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/q72/quartus/bin/Technology_Viewer.qrui" "12.319 ns" { PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] {} PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3]~clkctrl {} c[1] {} AduC842:AduC|me_108_rs485_top_all:inst4|38 {} AduC842:AduC|me_108_rs485_top_all:inst4|tr_me_108_string:78|lpm_counter:17|cntr_muh:auto_generated|counter_reg_bit[5] {} AduC842:AduC|me_108_rs485_top_all:inst4|tr_me_108_string:78|87 {} AduC842:AduC|me_108_rs485_top_all:inst4|tr_me_108_string:78|87~clkctrl {} AduC842:AduC|me_108_rs485_top_all:inst4|tr_me_108_string:78|RAM2PORT:inst2|altsyncram:altsyncram_component|altsyncram_9vl1:auto_generated|ram_block1a0~portb_address_reg7 {} } { 0.000ns 2.100ns 0.867ns 1.886ns 0.569ns 0.522ns 1.227ns 0.882ns } { 0.000ns 0.000ns 0.836ns 0.836ns 0.836ns 0.836ns 0.000ns 0.922ns } "" } } { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "5.710 ns" { PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3]~clkctrl c[1] c[1]~clkctrl AduC842:AduC|port_aduc_afalina:inst8|lpm_counter:144|cntr_odj:auto_generated|counter_reg_bit[7] } "NODE_NAME" } } { "e:/altera/q72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/q72/quartus/bin/Technology_Viewer.qrui" "5.710 ns" { PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] {} PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3]~clkctrl {} c[1] {} c[1]~clkctrl {} AduC842:AduC|port_aduc_afalina:inst8|lpm_counter:144|cntr_odj:auto_generated|counter_reg_bit[7] {} } { 0.000ns 2.100ns 0.867ns 0.393ns 0.908ns } { 0.000ns 0.000ns 0.836ns 0.000ns 0.606ns } "" } }  } 0 0 "Minimum slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0}
{ "Warning" "WTAN_FULL_MINIMUM_REQUIREMENTS_NOT_MET" "PLL_TV1:PLL_AFAL\|altpll:altpll_component\|PLL_TV1_altpll:auto_generated\|wire_pll1_clk\[3\] 26 " "Warning: Can't achieve minimum setup and hold requirement PLL_TV1:PLL_AFAL\|altpll:altpll_component\|PLL_TV1_altpll:auto_generated\|wire_pll1_clk\[3\] along 26 path(s). See Report window for details." {  } {  } 0 0 "Can't achieve minimum setup and hold requirement %1!s! along %2!d! path(s). See Report window for details." 0 0 "" 0}
{ "Info" "ITDB_FULL_MIN_SLACK_RESULT" "CLK_6 register sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_buffer_manager:sld_buffer_manager_inst\|next_address\[2\] memory sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_nap3:auto_generated\|ram_block1a8~porta_address_reg2 526 ps " "Info: Minimum slack time is 526 ps for clock \"CLK_6\" between source register \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_buffer_manager:sld_buffer_manager_inst\|next_address\[2\]\" and destination memory \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_nap3:auto_generated\|ram_block1a8~porta_address_reg2\"" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.898 ns + Shortest register memory " "Info: + Shortest register to memory delay is 0.898 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_buffer_manager:sld_buffer_manager_inst\|next_address\[2\] 1 REG FF_X14_Y10_N5 7 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = FF_X14_Y10_N5; Fanout = 7; REG Node = 'sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_buffer_manager:sld_buffer_manager_inst\|next_address\[2\]'" {  } { { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|next_address[2] } "NODE_NAME" } } { "e:/altera/q72/quartus/libraries/megafunctions/sld_buffer_manager.vhd" "" { Text "e:/altera/q72/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 109 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.816 ns) + CELL(0.082 ns) 0.898 ns sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_nap3:auto_generated\|ram_block1a8~porta_address_reg2 2 MEM M9K_X15_Y8_N0 0 " "Info: 2: + IC(0.816 ns) + CELL(0.082 ns) = 0.898 ns; Loc. = M9K_X15_Y8_N0; Fanout = 0; MEM Node = 'sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_nap3:auto_generated\|ram_block1a8~porta_address_reg2'" {  } { { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "0.898 ns" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|next_address[2] sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_nap3:auto_generated|ram_block1a8~porta_address_reg2 } "NODE_NAME" } } { "db/altsyncram_nap3.tdf" "" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/synthesis/db/altsyncram_nap3.tdf" 287 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.082 ns ( 9.13 % ) " "Info: Total cell delay = 0.082 ns ( 9.13 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.816 ns ( 90.87 % ) " "Info: Total interconnect delay = 0.816 ns ( 90.87 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "0.898 ns" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|next_address[2] sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_nap3:auto_generated|ram_block1a8~porta_address_reg2 } "NODE_NAME" } } { "e:/altera/q72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/q72/quartus/bin/Technology_Viewer.qrui" "0.898 ns" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|next_address[2] {} sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_nap3:auto_generated|ram_block1a8~porta_address_reg2 {} } { 0.000ns 0.816ns } { 0.000ns 0.082ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "0.372 ns - Smallest register memory " "Info: - Smallest register to memory requirement is 0.372 ns" { { "Info" "ITDB_FULL_HOLD_REQUIREMENT" "0.000 ns + " "Info: + Hold relationship between source and destination is 0.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 0.000 ns " "Info: + Latch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination CLK_6 17.458 ns 0.000 ns  50 " "Info: Clock period of Destination clock \"CLK_6\" is 17.458 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Hold 1 " "Info: Multicycle Hold factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0} { "Info" "ITDB_EDGE_RESULT" "- Launch 0.000 ns " "Info: - Launch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source CLK_6 17.458 ns 0.000 ns  50 " "Info: Clock period of Source clock \"CLK_6\" is 17.458 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Hold 1 " "Info: Multicycle Hold factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0}  } {  } 0 0 "%2!c! Hold relationship between source and destination is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.382 ns + Smallest " "Info: + Smallest clock skew is 0.382 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK_6 destination 2.985 ns + Longest memory " "Info: + Longest clock path from clock \"CLK_6\" to destination memory is 2.985 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns CLK_6 1 CLK PIN_M15 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_M15; Fanout = 1; CLK Node = 'CLK_6'" {  } { { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK_6 } "NODE_NAME" } } { "../src/afalina_tvk.vhd" "" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/src/afalina_tvk.vhd" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.918 ns) 0.918 ns CLK_6~input 2 COMB IOIBUF_X34_Y12_N15 3 " "Info: 2: + IC(0.000 ns) + CELL(0.918 ns) = 0.918 ns; Loc. = IOIBUF_X34_Y12_N15; Fanout = 3; COMB Node = 'CLK_6~input'" {  } { { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "0.918 ns" { CLK_6 CLK_6~input } "NODE_NAME" } } { "../src/afalina_tvk.vhd" "" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/src/afalina_tvk.vhd" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.201 ns) + CELL(0.000 ns) 1.119 ns CLK_6~inputclkctrl 3 COMB CLKCTRL_G9 299 " "Info: 3: + IC(0.201 ns) + CELL(0.000 ns) = 1.119 ns; Loc. = CLKCTRL_G9; Fanout = 299; COMB Node = 'CLK_6~inputclkctrl'" {  } { { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "0.201 ns" { CLK_6~input CLK_6~inputclkctrl } "NODE_NAME" } } { "../src/afalina_tvk.vhd" "" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/src/afalina_tvk.vhd" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.876 ns) + CELL(0.990 ns) 2.985 ns sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_nap3:auto_generated\|ram_block1a8~porta_address_reg2 4 MEM M9K_X15_Y8_N0 0 " "Info: 4: + IC(0.876 ns) + CELL(0.990 ns) = 2.985 ns; Loc. = M9K_X15_Y8_N0; Fanout = 0; MEM Node = 'sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_nap3:auto_generated\|ram_block1a8~porta_address_reg2'" {  } { { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "1.866 ns" { CLK_6~inputclkctrl sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_nap3:auto_generated|ram_block1a8~porta_address_reg2 } "NODE_NAME" } } { "db/altsyncram_nap3.tdf" "" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/synthesis/db/altsyncram_nap3.tdf" 287 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.908 ns ( 63.92 % ) " "Info: Total cell delay = 1.908 ns ( 63.92 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.077 ns ( 36.08 % ) " "Info: Total interconnect delay = 1.077 ns ( 36.08 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "2.985 ns" { CLK_6 CLK_6~input CLK_6~inputclkctrl sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_nap3:auto_generated|ram_block1a8~porta_address_reg2 } "NODE_NAME" } } { "e:/altera/q72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/q72/quartus/bin/Technology_Viewer.qrui" "2.985 ns" { CLK_6 {} CLK_6~input {} CLK_6~inputclkctrl {} sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_nap3:auto_generated|ram_block1a8~porta_address_reg2 {} } { 0.000ns 0.000ns 0.201ns 0.876ns } { 0.000ns 0.918ns 0.000ns 0.990ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK_6 source 2.603 ns - Shortest register " "Info: - Shortest clock path from clock \"CLK_6\" to source register is 2.603 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns CLK_6 1 CLK PIN_M15 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_M15; Fanout = 1; CLK Node = 'CLK_6'" {  } { { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK_6 } "NODE_NAME" } } { "../src/afalina_tvk.vhd" "" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/src/afalina_tvk.vhd" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.918 ns) 0.918 ns CLK_6~input 2 COMB IOIBUF_X34_Y12_N15 3 " "Info: 2: + IC(0.000 ns) + CELL(0.918 ns) = 0.918 ns; Loc. = IOIBUF_X34_Y12_N15; Fanout = 3; COMB Node = 'CLK_6~input'" {  } { { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "0.918 ns" { CLK_6 CLK_6~input } "NODE_NAME" } } { "../src/afalina_tvk.vhd" "" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/src/afalina_tvk.vhd" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.201 ns) + CELL(0.000 ns) 1.119 ns CLK_6~inputclkctrl 3 COMB CLKCTRL_G9 299 " "Info: 3: + IC(0.201 ns) + CELL(0.000 ns) = 1.119 ns; Loc. = CLKCTRL_G9; Fanout = 299; COMB Node = 'CLK_6~inputclkctrl'" {  } { { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "0.201 ns" { CLK_6~input CLK_6~inputclkctrl } "NODE_NAME" } } { "../src/afalina_tvk.vhd" "" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/src/afalina_tvk.vhd" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.878 ns) + CELL(0.606 ns) 2.603 ns sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_buffer_manager:sld_buffer_manager_inst\|next_address\[2\] 4 REG FF_X14_Y10_N5 7 " "Info: 4: + IC(0.878 ns) + CELL(0.606 ns) = 2.603 ns; Loc. = FF_X14_Y10_N5; Fanout = 7; REG Node = 'sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_buffer_manager:sld_buffer_manager_inst\|next_address\[2\]'" {  } { { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "1.484 ns" { CLK_6~inputclkctrl sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|next_address[2] } "NODE_NAME" } } { "e:/altera/q72/quartus/libraries/megafunctions/sld_buffer_manager.vhd" "" { Text "e:/altera/q72/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 109 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.524 ns ( 58.55 % ) " "Info: Total cell delay = 1.524 ns ( 58.55 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.079 ns ( 41.45 % ) " "Info: Total interconnect delay = 1.079 ns ( 41.45 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "2.603 ns" { CLK_6 CLK_6~input CLK_6~inputclkctrl sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|next_address[2] } "NODE_NAME" } } { "e:/altera/q72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/q72/quartus/bin/Technology_Viewer.qrui" "2.603 ns" { CLK_6 {} CLK_6~input {} CLK_6~inputclkctrl {} sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|next_address[2] {} } { 0.000ns 0.000ns 0.201ns 0.878ns } { 0.000ns 0.918ns 0.000ns 0.606ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "2.985 ns" { CLK_6 CLK_6~input CLK_6~inputclkctrl sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_nap3:auto_generated|ram_block1a8~porta_address_reg2 } "NODE_NAME" } } { "e:/altera/q72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/q72/quartus/bin/Technology_Viewer.qrui" "2.985 ns" { CLK_6 {} CLK_6~input {} CLK_6~inputclkctrl {} sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_nap3:auto_generated|ram_block1a8~porta_address_reg2 {} } { 0.000ns 0.000ns 0.201ns 0.876ns } { 0.000ns 0.918ns 0.000ns 0.990ns } "" } } { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "2.603 ns" { CLK_6 CLK_6~input CLK_6~inputclkctrl sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|next_address[2] } "NODE_NAME" } } { "e:/altera/q72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/q72/quartus/bin/Technology_Viewer.qrui" "2.603 ns" { CLK_6 {} CLK_6~input {} CLK_6~inputclkctrl {} sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|next_address[2] {} } { 0.000ns 0.000ns 0.201ns 0.878ns } { 0.000ns 0.918ns 0.000ns 0.606ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.230 ns - " "Info: - Micro clock to output delay of source is 0.230 ns" {  } { { "e:/altera/q72/quartus/libraries/megafunctions/sld_buffer_manager.vhd" "" { Text "e:/altera/q72/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 109 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TH_DELAY" "0.220 ns + " "Info: + Micro hold delay of destination is 0.220 ns" {  } { { "db/altsyncram_nap3.tdf" "" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/synthesis/db/altsyncram_nap3.tdf" 287 2 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0}  } { { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "2.985 ns" { CLK_6 CLK_6~input CLK_6~inputclkctrl sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_nap3:auto_generated|ram_block1a8~porta_address_reg2 } "NODE_NAME" } } { "e:/altera/q72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/q72/quartus/bin/Technology_Viewer.qrui" "2.985 ns" { CLK_6 {} CLK_6~input {} CLK_6~inputclkctrl {} sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_nap3:auto_generated|ram_block1a8~porta_address_reg2 {} } { 0.000ns 0.000ns 0.201ns 0.876ns } { 0.000ns 0.918ns 0.000ns 0.990ns } "" } } { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "2.603 ns" { CLK_6 CLK_6~input CLK_6~inputclkctrl sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|next_address[2] } "NODE_NAME" } } { "e:/altera/q72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/q72/quartus/bin/Technology_Viewer.qrui" "2.603 ns" { CLK_6 {} CLK_6~input {} CLK_6~inputclkctrl {} sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|next_address[2] {} } { 0.000ns 0.000ns 0.201ns 0.878ns } { 0.000ns 0.918ns 0.000ns 0.606ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0}  } { { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "0.898 ns" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|next_address[2] sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_nap3:auto_generated|ram_block1a8~porta_address_reg2 } "NODE_NAME" } } { "e:/altera/q72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/q72/quartus/bin/Technology_Viewer.qrui" "0.898 ns" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|next_address[2] {} sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_nap3:auto_generated|ram_block1a8~porta_address_reg2 {} } { 0.000ns 0.816ns } { 0.000ns 0.082ns } "" } } { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "2.985 ns" { CLK_6 CLK_6~input CLK_6~inputclkctrl sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_nap3:auto_generated|ram_block1a8~porta_address_reg2 } "NODE_NAME" } } { "e:/altera/q72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/q72/quartus/bin/Technology_Viewer.qrui" "2.985 ns" { CLK_6 {} CLK_6~input {} CLK_6~inputclkctrl {} sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_nap3:auto_generated|ram_block1a8~porta_address_reg2 {} } { 0.000ns 0.000ns 0.201ns 0.876ns } { 0.000ns 0.918ns 0.000ns 0.990ns } "" } } { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "2.603 ns" { CLK_6 CLK_6~input CLK_6~inputclkctrl sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|next_address[2] } "NODE_NAME" } } { "e:/altera/q72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/q72/quartus/bin/Technology_Viewer.qrui" "2.603 ns" { CLK_6 {} CLK_6~input {} CLK_6~inputclkctrl {} sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|next_address[2] {} } { 0.000ns 0.000ns 0.201ns 0.878ns } { 0.000ns 0.918ns 0.000ns 0.606ns } "" } }  } 0 0 "Minimum slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0}
{ "Info" "ITDB_TSU_RESULT" "AduC842:AduC\|Three_ctrl_k:inst6\|aduc_reg:inst2\|DATA_SHUTTER\[7\] MPU_A\[7\] CLK_6 7.097 ns register " "Info: tsu for register \"AduC842:AduC\|Three_ctrl_k:inst6\|aduc_reg:inst2\|DATA_SHUTTER\[7\]\" (data pin = \"MPU_A\[7\]\", clock pin = \"CLK_6\") is 7.097 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "9.578 ns + Longest pin register " "Info: + Longest pin to register delay is 9.578 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns MPU_A\[7\] 1 PIN PIN_F9 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_F9; Fanout = 1; PIN Node = 'MPU_A\[7\]'" {  } { { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "" { MPU_A[7] } "NODE_NAME" } } { "../src/afalina_tvk.vhd" "" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/src/afalina_tvk.vhd" 95 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.897 ns) 0.897 ns MPU_A\[7\]~input 2 COMB IOIBUF_X23_Y24_N15 16 " "Info: 2: + IC(0.000 ns) + CELL(0.897 ns) = 0.897 ns; Loc. = IOIBUF_X23_Y24_N15; Fanout = 16; COMB Node = 'MPU_A\[7\]~input'" {  } { { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "0.897 ns" { MPU_A[7] MPU_A[7]~input } "NODE_NAME" } } { "../src/afalina_tvk.vhd" "" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/src/afalina_tvk.vhd" 95 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(4.047 ns) + CELL(0.424 ns) 5.368 ns AduC842:AduC\|Three_ctrl_k:inst6\|aduc_reg:inst2\|reg~200 3 COMB LCCOMB_X14_Y20_N6 10 " "Info: 3: + IC(4.047 ns) + CELL(0.424 ns) = 5.368 ns; Loc. = LCCOMB_X14_Y20_N6; Fanout = 10; COMB Node = 'AduC842:AduC\|Three_ctrl_k:inst6\|aduc_reg:inst2\|reg~200'" {  } { { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "4.471 ns" { MPU_A[7]~input AduC842:AduC|Three_ctrl_k:inst6|aduc_reg:inst2|reg~200 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.312 ns) + CELL(0.420 ns) 6.100 ns AduC842:AduC\|Three_ctrl_k:inst6\|aduc_reg:inst2\|reg~201 4 COMB LCCOMB_X14_Y20_N28 4 " "Info: 4: + IC(0.312 ns) + CELL(0.420 ns) = 6.100 ns; Loc. = LCCOMB_X14_Y20_N28; Fanout = 4; COMB Node = 'AduC842:AduC\|Three_ctrl_k:inst6\|aduc_reg:inst2\|reg~201'" {  } { { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "0.732 ns" { AduC842:AduC|Three_ctrl_k:inst6|aduc_reg:inst2|reg~200 AduC842:AduC|Three_ctrl_k:inst6|aduc_reg:inst2|reg~201 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.096 ns) + CELL(0.353 ns) 7.549 ns AduC842:AduC\|Three_ctrl_k:inst6\|aduc_reg:inst2\|reg~3 5 COMB LCCOMB_X14_Y19_N22 8 " "Info: 5: + IC(1.096 ns) + CELL(0.353 ns) = 7.549 ns; Loc. = LCCOMB_X14_Y19_N22; Fanout = 8; COMB Node = 'AduC842:AduC\|Three_ctrl_k:inst6\|aduc_reg:inst2\|reg~3'" {  } { { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "1.449 ns" { AduC842:AduC|Three_ctrl_k:inst6|aduc_reg:inst2|reg~201 AduC842:AduC|Three_ctrl_k:inst6|aduc_reg:inst2|reg~3 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.328 ns) + CELL(0.701 ns) 9.578 ns AduC842:AduC\|Three_ctrl_k:inst6\|aduc_reg:inst2\|DATA_SHUTTER\[7\] 6 REG FF_X22_Y18_N15 7 " "Info: 6: + IC(1.328 ns) + CELL(0.701 ns) = 9.578 ns; Loc. = FF_X22_Y18_N15; Fanout = 7; REG Node = 'AduC842:AduC\|Three_ctrl_k:inst6\|aduc_reg:inst2\|DATA_SHUTTER\[7\]'" {  } { { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "2.029 ns" { AduC842:AduC|Three_ctrl_k:inst6|aduc_reg:inst2|reg~3 AduC842:AduC|Three_ctrl_k:inst6|aduc_reg:inst2|DATA_SHUTTER[7] } "NODE_NAME" } } { "../src/aduc_reg.vhd" "" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/src/aduc_reg.vhd" 94 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.795 ns ( 29.18 % ) " "Info: Total cell delay = 2.795 ns ( 29.18 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "6.783 ns ( 70.82 % ) " "Info: Total interconnect delay = 6.783 ns ( 70.82 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "9.578 ns" { MPU_A[7] MPU_A[7]~input AduC842:AduC|Three_ctrl_k:inst6|aduc_reg:inst2|reg~200 AduC842:AduC|Three_ctrl_k:inst6|aduc_reg:inst2|reg~201 AduC842:AduC|Three_ctrl_k:inst6|aduc_reg:inst2|reg~3 AduC842:AduC|Three_ctrl_k:inst6|aduc_reg:inst2|DATA_SHUTTER[7] } "NODE_NAME" } } { "e:/altera/q72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/q72/quartus/bin/Technology_Viewer.qrui" "9.578 ns" { MPU_A[7] {} MPU_A[7]~input {} AduC842:AduC|Three_ctrl_k:inst6|aduc_reg:inst2|reg~200 {} AduC842:AduC|Three_ctrl_k:inst6|aduc_reg:inst2|reg~201 {} AduC842:AduC|Three_ctrl_k:inst6|aduc_reg:inst2|reg~3 {} AduC842:AduC|Three_ctrl_k:inst6|aduc_reg:inst2|DATA_SHUTTER[7] {} } { 0.000ns 0.000ns 4.047ns 0.312ns 1.096ns 1.328ns } { 0.000ns 0.897ns 0.424ns 0.420ns 0.353ns 0.701ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.018 ns + " "Info: + Micro setup delay of destination is -0.018 ns" {  } { { "../src/aduc_reg.vhd" "" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/src/aduc_reg.vhd" 94 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_PLL_OFFSET" "CLK_6 PLL_TV1:PLL_AFAL\|altpll:altpll_component\|PLL_TV1_altpll:auto_generated\|wire_pll1_clk\[3\] -3.218 ns - " "Info: - Offset between input clock \"CLK_6\" and output clock \"PLL_TV1:PLL_AFAL\|altpll:altpll_component\|PLL_TV1_altpll:auto_generated\|wire_pll1_clk\[3\]\" is -3.218 ns" {  } { { "../src/afalina_tvk.vhd" "" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/src/afalina_tvk.vhd" 28 -1 0 } } { "db/PLL_TV1_altpll.v" "" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/synthesis/db/PLL_TV1_altpll.v" 36 -1 0 } }  } 0 0 "%4!c! Offset between input clock \"%1!s!\" and output clock \"%2!s!\" is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "PLL_TV1:PLL_AFAL\|altpll:altpll_component\|PLL_TV1_altpll:auto_generated\|wire_pll1_clk\[3\] destination 5.681 ns - Shortest register " "Info: - Shortest clock path from clock \"PLL_TV1:PLL_AFAL\|altpll:altpll_component\|PLL_TV1_altpll:auto_generated\|wire_pll1_clk\[3\]\" to destination register is 5.681 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns PLL_TV1:PLL_AFAL\|altpll:altpll_component\|PLL_TV1_altpll:auto_generated\|wire_pll1_clk\[3\] 1 CLK PLL_2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_2; Fanout = 1; CLK Node = 'PLL_TV1:PLL_AFAL\|altpll:altpll_component\|PLL_TV1_altpll:auto_generated\|wire_pll1_clk\[3\]'" {  } { { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "" { PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] } "NODE_NAME" } } { "db/PLL_TV1_altpll.v" "" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/synthesis/db/PLL_TV1_altpll.v" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.100 ns) + CELL(0.000 ns) 2.100 ns PLL_TV1:PLL_AFAL\|altpll:altpll_component\|PLL_TV1_altpll:auto_generated\|wire_pll1_clk\[3\]~clkctrl 2 COMB CLKCTRL_G8 35 " "Info: 2: + IC(2.100 ns) + CELL(0.000 ns) = 2.100 ns; Loc. = CLKCTRL_G8; Fanout = 35; COMB Node = 'PLL_TV1:PLL_AFAL\|altpll:altpll_component\|PLL_TV1_altpll:auto_generated\|wire_pll1_clk\[3\]~clkctrl'" {  } { { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "2.100 ns" { PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3]~clkctrl } "NODE_NAME" } } { "db/PLL_TV1_altpll.v" "" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/synthesis/db/PLL_TV1_altpll.v" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.867 ns) + CELL(0.836 ns) 3.803 ns c\[1\] 3 REG FF_X33_Y12_N5 4 " "Info: 3: + IC(0.867 ns) + CELL(0.836 ns) = 3.803 ns; Loc. = FF_X33_Y12_N5; Fanout = 4; REG Node = 'c\[1\]'" {  } { { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "1.703 ns" { PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3]~clkctrl c[1] } "NODE_NAME" } } { "../src/afalina_tvk.vhd" "" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/src/afalina_tvk.vhd" 209 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.393 ns) + CELL(0.000 ns) 4.196 ns c\[1\]~clkctrl 4 COMB CLKCTRL_G6 155 " "Info: 4: + IC(0.393 ns) + CELL(0.000 ns) = 4.196 ns; Loc. = CLKCTRL_G6; Fanout = 155; COMB Node = 'c\[1\]~clkctrl'" {  } { { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "0.393 ns" { c[1] c[1]~clkctrl } "NODE_NAME" } } { "../src/afalina_tvk.vhd" "" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/src/afalina_tvk.vhd" 209 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.879 ns) + CELL(0.606 ns) 5.681 ns AduC842:AduC\|Three_ctrl_k:inst6\|aduc_reg:inst2\|DATA_SHUTTER\[7\] 5 REG FF_X22_Y18_N15 7 " "Info: 5: + IC(0.879 ns) + CELL(0.606 ns) = 5.681 ns; Loc. = FF_X22_Y18_N15; Fanout = 7; REG Node = 'AduC842:AduC\|Three_ctrl_k:inst6\|aduc_reg:inst2\|DATA_SHUTTER\[7\]'" {  } { { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "1.485 ns" { c[1]~clkctrl AduC842:AduC|Three_ctrl_k:inst6|aduc_reg:inst2|DATA_SHUTTER[7] } "NODE_NAME" } } { "../src/aduc_reg.vhd" "" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/src/aduc_reg.vhd" 94 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.442 ns ( 25.38 % ) " "Info: Total cell delay = 1.442 ns ( 25.38 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.239 ns ( 74.62 % ) " "Info: Total interconnect delay = 4.239 ns ( 74.62 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "5.681 ns" { PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3]~clkctrl c[1] c[1]~clkctrl AduC842:AduC|Three_ctrl_k:inst6|aduc_reg:inst2|DATA_SHUTTER[7] } "NODE_NAME" } } { "e:/altera/q72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/q72/quartus/bin/Technology_Viewer.qrui" "5.681 ns" { PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] {} PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3]~clkctrl {} c[1] {} c[1]~clkctrl {} AduC842:AduC|Three_ctrl_k:inst6|aduc_reg:inst2|DATA_SHUTTER[7] {} } { 0.000ns 2.100ns 0.867ns 0.393ns 0.879ns } { 0.000ns 0.000ns 0.836ns 0.000ns 0.606ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "9.578 ns" { MPU_A[7] MPU_A[7]~input AduC842:AduC|Three_ctrl_k:inst6|aduc_reg:inst2|reg~200 AduC842:AduC|Three_ctrl_k:inst6|aduc_reg:inst2|reg~201 AduC842:AduC|Three_ctrl_k:inst6|aduc_reg:inst2|reg~3 AduC842:AduC|Three_ctrl_k:inst6|aduc_reg:inst2|DATA_SHUTTER[7] } "NODE_NAME" } } { "e:/altera/q72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/q72/quartus/bin/Technology_Viewer.qrui" "9.578 ns" { MPU_A[7] {} MPU_A[7]~input {} AduC842:AduC|Three_ctrl_k:inst6|aduc_reg:inst2|reg~200 {} AduC842:AduC|Three_ctrl_k:inst6|aduc_reg:inst2|reg~201 {} AduC842:AduC|Three_ctrl_k:inst6|aduc_reg:inst2|reg~3 {} AduC842:AduC|Three_ctrl_k:inst6|aduc_reg:inst2|DATA_SHUTTER[7] {} } { 0.000ns 0.000ns 4.047ns 0.312ns 1.096ns 1.328ns } { 0.000ns 0.897ns 0.424ns 0.420ns 0.353ns 0.701ns } "" } } { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "5.681 ns" { PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3]~clkctrl c[1] c[1]~clkctrl AduC842:AduC|Three_ctrl_k:inst6|aduc_reg:inst2|DATA_SHUTTER[7] } "NODE_NAME" } } { "e:/altera/q72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/q72/quartus/bin/Technology_Viewer.qrui" "5.681 ns" { PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] {} PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3]~clkctrl {} c[1] {} c[1]~clkctrl {} AduC842:AduC|Three_ctrl_k:inst6|aduc_reg:inst2|DATA_SHUTTER[7] {} } { 0.000ns 2.100ns 0.867ns 0.393ns 0.879ns } { 0.000ns 0.000ns 0.836ns 0.000ns 0.606ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0}
{ "Info" "ITDB_FULL_TCO_RESULT" "CLK_6 MPU_D\[4\] AduC842:AduC\|me_108_rs485_top_all:inst4\|tr_me_108_string:78\|RAM2PORT:inst2\|altsyncram:altsyncram_component\|altsyncram_9vl1:auto_generated\|q_b\[4\] 17.305 ns memory " "Info: tco from clock \"CLK_6\" to destination pin \"MPU_D\[4\]\" through memory \"AduC842:AduC\|me_108_rs485_top_all:inst4\|tr_me_108_string:78\|RAM2PORT:inst2\|altsyncram:altsyncram_component\|altsyncram_9vl1:auto_generated\|q_b\[4\]\" is 17.305 ns" { { "Info" "ITDB_FULL_PLL_OFFSET" "CLK_6 PLL_TV1:PLL_AFAL\|altpll:altpll_component\|PLL_TV1_altpll:auto_generated\|wire_pll1_clk\[3\] -3.218 ns + " "Info: + Offset between input clock \"CLK_6\" and output clock \"PLL_TV1:PLL_AFAL\|altpll:altpll_component\|PLL_TV1_altpll:auto_generated\|wire_pll1_clk\[3\]\" is -3.218 ns" {  } { { "../src/afalina_tvk.vhd" "" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/src/afalina_tvk.vhd" 28 -1 0 } } { "db/PLL_TV1_altpll.v" "" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/synthesis/db/PLL_TV1_altpll.v" 36 -1 0 } }  } 0 0 "%4!c! Offset between input clock \"%1!s!\" and output clock \"%2!s!\" is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "PLL_TV1:PLL_AFAL\|altpll:altpll_component\|PLL_TV1_altpll:auto_generated\|wire_pll1_clk\[3\] source 12.313 ns + Longest memory " "Info: + Longest clock path from clock \"PLL_TV1:PLL_AFAL\|altpll:altpll_component\|PLL_TV1_altpll:auto_generated\|wire_pll1_clk\[3\]\" to source memory is 12.313 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns PLL_TV1:PLL_AFAL\|altpll:altpll_component\|PLL_TV1_altpll:auto_generated\|wire_pll1_clk\[3\] 1 CLK PLL_2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_2; Fanout = 1; CLK Node = 'PLL_TV1:PLL_AFAL\|altpll:altpll_component\|PLL_TV1_altpll:auto_generated\|wire_pll1_clk\[3\]'" {  } { { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "" { PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] } "NODE_NAME" } } { "db/PLL_TV1_altpll.v" "" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/synthesis/db/PLL_TV1_altpll.v" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.100 ns) + CELL(0.000 ns) 2.100 ns PLL_TV1:PLL_AFAL\|altpll:altpll_component\|PLL_TV1_altpll:auto_generated\|wire_pll1_clk\[3\]~clkctrl 2 COMB CLKCTRL_G8 35 " "Info: 2: + IC(2.100 ns) + CELL(0.000 ns) = 2.100 ns; Loc. = CLKCTRL_G8; Fanout = 35; COMB Node = 'PLL_TV1:PLL_AFAL\|altpll:altpll_component\|PLL_TV1_altpll:auto_generated\|wire_pll1_clk\[3\]~clkctrl'" {  } { { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "2.100 ns" { PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3]~clkctrl } "NODE_NAME" } } { "db/PLL_TV1_altpll.v" "" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/synthesis/db/PLL_TV1_altpll.v" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.867 ns) + CELL(0.836 ns) 3.803 ns c\[1\] 3 REG FF_X33_Y12_N5 4 " "Info: 3: + IC(0.867 ns) + CELL(0.836 ns) = 3.803 ns; Loc. = FF_X33_Y12_N5; Fanout = 4; REG Node = 'c\[1\]'" {  } { { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "1.703 ns" { PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3]~clkctrl c[1] } "NODE_NAME" } } { "../src/afalina_tvk.vhd" "" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/src/afalina_tvk.vhd" 209 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.886 ns) + CELL(0.836 ns) 6.525 ns AduC842:AduC\|me_108_rs485_top_all:inst4\|38 4 REG FF_X9_Y17_N13 3 " "Info: 4: + IC(1.886 ns) + CELL(0.836 ns) = 6.525 ns; Loc. = FF_X9_Y17_N13; Fanout = 3; REG Node = 'AduC842:AduC\|me_108_rs485_top_all:inst4\|38'" {  } { { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "2.722 ns" { c[1] AduC842:AduC|me_108_rs485_top_all:inst4|38 } "NODE_NAME" } } { "me_108_rs485_top_all.bdf" "" { Schematic "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/synthesis/me_108_rs485_top_all.bdf" { { 248 456 520 328 "38" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.569 ns) + CELL(0.836 ns) 7.930 ns AduC842:AduC\|me_108_rs485_top_all:inst4\|tr_me_108_string:78\|lpm_counter:17\|cntr_muh:auto_generated\|counter_reg_bit\[5\] 5 REG FF_X8_Y17_N17 2 " "Info: 5: + IC(0.569 ns) + CELL(0.836 ns) = 7.930 ns; Loc. = FF_X8_Y17_N17; Fanout = 2; REG Node = 'AduC842:AduC\|me_108_rs485_top_all:inst4\|tr_me_108_string:78\|lpm_counter:17\|cntr_muh:auto_generated\|counter_reg_bit\[5\]'" {  } { { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "1.405 ns" { AduC842:AduC|me_108_rs485_top_all:inst4|38 AduC842:AduC|me_108_rs485_top_all:inst4|tr_me_108_string:78|lpm_counter:17|cntr_muh:auto_generated|counter_reg_bit[5] } "NODE_NAME" } } { "db/cntr_muh.tdf" "" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/synthesis/db/cntr_muh.tdf" 61 17 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.522 ns) + CELL(0.836 ns) 9.288 ns AduC842:AduC\|me_108_rs485_top_all:inst4\|tr_me_108_string:78\|87 6 REG FF_X7_Y17_N29 10 " "Info: 6: + IC(0.522 ns) + CELL(0.836 ns) = 9.288 ns; Loc. = FF_X7_Y17_N29; Fanout = 10; REG Node = 'AduC842:AduC\|me_108_rs485_top_all:inst4\|tr_me_108_string:78\|87'" {  } { { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "1.358 ns" { AduC842:AduC|me_108_rs485_top_all:inst4|tr_me_108_string:78|lpm_counter:17|cntr_muh:auto_generated|counter_reg_bit[5] AduC842:AduC|me_108_rs485_top_all:inst4|tr_me_108_string:78|87 } "NODE_NAME" } } { "tr_me_108_string.bdf" "" { Schematic "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/synthesis/tr_me_108_string.bdf" { { 728 736 800 808 "87" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.227 ns) + CELL(0.000 ns) 10.515 ns AduC842:AduC\|me_108_rs485_top_all:inst4\|tr_me_108_string:78\|87~clkctrl 7 COMB CLKCTRL_G0 51 " "Info: 7: + IC(1.227 ns) + CELL(0.000 ns) = 10.515 ns; Loc. = CLKCTRL_G0; Fanout = 51; COMB Node = 'AduC842:AduC\|me_108_rs485_top_all:inst4\|tr_me_108_string:78\|87~clkctrl'" {  } { { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "1.227 ns" { AduC842:AduC|me_108_rs485_top_all:inst4|tr_me_108_string:78|87 AduC842:AduC|me_108_rs485_top_all:inst4|tr_me_108_string:78|87~clkctrl } "NODE_NAME" } } { "tr_me_108_string.bdf" "" { Schematic "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/synthesis/tr_me_108_string.bdf" { { 728 736 800 808 "87" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.882 ns) + CELL(0.916 ns) 12.313 ns AduC842:AduC\|me_108_rs485_top_all:inst4\|tr_me_108_string:78\|RAM2PORT:inst2\|altsyncram:altsyncram_component\|altsyncram_9vl1:auto_generated\|q_b\[4\] 8 MEM M9K_X15_Y18_N0 3 " "Info: 8: + IC(0.882 ns) + CELL(0.916 ns) = 12.313 ns; Loc. = M9K_X15_Y18_N0; Fanout = 3; MEM Node = 'AduC842:AduC\|me_108_rs485_top_all:inst4\|tr_me_108_string:78\|RAM2PORT:inst2\|altsyncram:altsyncram_component\|altsyncram_9vl1:auto_generated\|q_b\[4\]'" {  } { { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "1.798 ns" { AduC842:AduC|me_108_rs485_top_all:inst4|tr_me_108_string:78|87~clkctrl AduC842:AduC|me_108_rs485_top_all:inst4|tr_me_108_string:78|RAM2PORT:inst2|altsyncram:altsyncram_component|altsyncram_9vl1:auto_generated|q_b[4] } "NODE_NAME" } } { "db/altsyncram_9vl1.tdf" "" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/synthesis/db/altsyncram_9vl1.tdf" 35 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.260 ns ( 34.60 % ) " "Info: Total cell delay = 4.260 ns ( 34.60 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "8.053 ns ( 65.40 % ) " "Info: Total interconnect delay = 8.053 ns ( 65.40 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "12.313 ns" { PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3]~clkctrl c[1] AduC842:AduC|me_108_rs485_top_all:inst4|38 AduC842:AduC|me_108_rs485_top_all:inst4|tr_me_108_string:78|lpm_counter:17|cntr_muh:auto_generated|counter_reg_bit[5] AduC842:AduC|me_108_rs485_top_all:inst4|tr_me_108_string:78|87 AduC842:AduC|me_108_rs485_top_all:inst4|tr_me_108_string:78|87~clkctrl AduC842:AduC|me_108_rs485_top_all:inst4|tr_me_108_string:78|RAM2PORT:inst2|altsyncram:altsyncram_component|altsyncram_9vl1:auto_generated|q_b[4] } "NODE_NAME" } } { "e:/altera/q72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/q72/quartus/bin/Technology_Viewer.qrui" "12.313 ns" { PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] {} PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3]~clkctrl {} c[1] {} AduC842:AduC|me_108_rs485_top_all:inst4|38 {} AduC842:AduC|me_108_rs485_top_all:inst4|tr_me_108_string:78|lpm_counter:17|cntr_muh:auto_generated|counter_reg_bit[5] {} AduC842:AduC|me_108_rs485_top_all:inst4|tr_me_108_string:78|87 {} AduC842:AduC|me_108_rs485_top_all:inst4|tr_me_108_string:78|87~clkctrl {} AduC842:AduC|me_108_rs485_top_all:inst4|tr_me_108_string:78|RAM2PORT:inst2|altsyncram:altsyncram_component|altsyncram_9vl1:auto_generated|q_b[4] {} } { 0.000ns 2.100ns 0.867ns 1.886ns 0.569ns 0.522ns 1.227ns 0.882ns } { 0.000ns 0.000ns 0.836ns 0.836ns 0.836ns 0.836ns 0.000ns 0.916ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.293 ns + " "Info: + Micro clock to output delay of source is 0.293 ns" {  } { { "db/altsyncram_9vl1.tdf" "" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/synthesis/db/altsyncram_9vl1.tdf" 35 2 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.917 ns + Longest memory pin " "Info: + Longest memory to pin delay is 7.917 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.051 ns) 0.051 ns AduC842:AduC\|me_108_rs485_top_all:inst4\|tr_me_108_string:78\|RAM2PORT:inst2\|altsyncram:altsyncram_component\|altsyncram_9vl1:auto_generated\|q_b\[4\] 1 MEM M9K_X15_Y18_N0 3 " "Info: 1: + IC(0.000 ns) + CELL(0.051 ns) = 0.051 ns; Loc. = M9K_X15_Y18_N0; Fanout = 3; MEM Node = 'AduC842:AduC\|me_108_rs485_top_all:inst4\|tr_me_108_string:78\|RAM2PORT:inst2\|altsyncram:altsyncram_component\|altsyncram_9vl1:auto_generated\|q_b\[4\]'" {  } { { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "" { AduC842:AduC|me_108_rs485_top_all:inst4|tr_me_108_string:78|RAM2PORT:inst2|altsyncram:altsyncram_component|altsyncram_9vl1:auto_generated|q_b[4] } "NODE_NAME" } } { "db/altsyncram_9vl1.tdf" "" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/synthesis/db/altsyncram_9vl1.tdf" 35 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.052 ns) + CELL(0.396 ns) 1.499 ns AduC842:AduC\|MUX32:inst26\|lpm_mux:2\|mux_src:auto_generated\|w_result1297w~814 2 COMB LCCOMB_X14_Y19_N18 1 " "Info: 2: + IC(1.052 ns) + CELL(0.396 ns) = 1.499 ns; Loc. = LCCOMB_X14_Y19_N18; Fanout = 1; COMB Node = 'AduC842:AduC\|MUX32:inst26\|lpm_mux:2\|mux_src:auto_generated\|w_result1297w~814'" {  } { { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "1.448 ns" { AduC842:AduC|me_108_rs485_top_all:inst4|tr_me_108_string:78|RAM2PORT:inst2|altsyncram:altsyncram_component|altsyncram_9vl1:auto_generated|q_b[4] AduC842:AduC|MUX32:inst26|lpm_mux:2|mux_src:auto_generated|w_result1297w~814 } "NODE_NAME" } } { "db/mux_src.tdf" "" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/synthesis/db/mux_src.tdf" 127 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.971 ns) + CELL(0.284 ns) 2.754 ns AduC842:AduC\|MUX32:inst26\|lpm_mux:2\|mux_src:auto_generated\|w_result1297w~816 3 COMB LCCOMB_X13_Y20_N10 1 " "Info: 3: + IC(0.971 ns) + CELL(0.284 ns) = 2.754 ns; Loc. = LCCOMB_X13_Y20_N10; Fanout = 1; COMB Node = 'AduC842:AduC\|MUX32:inst26\|lpm_mux:2\|mux_src:auto_generated\|w_result1297w~816'" {  } { { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "1.255 ns" { AduC842:AduC|MUX32:inst26|lpm_mux:2|mux_src:auto_generated|w_result1297w~814 AduC842:AduC|MUX32:inst26|lpm_mux:2|mux_src:auto_generated|w_result1297w~816 } "NODE_NAME" } } { "db/mux_src.tdf" "" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/synthesis/db/mux_src.tdf" 127 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.658 ns) + CELL(0.396 ns) 3.808 ns AduC842:AduC\|MUX32:inst26\|lpm_mux:2\|mux_src:auto_generated\|w_result1297w~817 4 COMB LCCOMB_X12_Y20_N12 1 " "Info: 4: + IC(0.658 ns) + CELL(0.396 ns) = 3.808 ns; Loc. = LCCOMB_X12_Y20_N12; Fanout = 1; COMB Node = 'AduC842:AduC\|MUX32:inst26\|lpm_mux:2\|mux_src:auto_generated\|w_result1297w~817'" {  } { { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "1.054 ns" { AduC842:AduC|MUX32:inst26|lpm_mux:2|mux_src:auto_generated|w_result1297w~816 AduC842:AduC|MUX32:inst26|lpm_mux:2|mux_src:auto_generated|w_result1297w~817 } "NODE_NAME" } } { "db/mux_src.tdf" "" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/synthesis/db/mux_src.tdf" 127 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.029 ns) + CELL(0.438 ns) 5.275 ns AduC842:AduC\|MUX32:inst26\|lpm_mux:2\|mux_src:auto_generated\|result_node\[4\]~3219 5 COMB LCCOMB_X16_Y21_N0 1 " "Info: 5: + IC(1.029 ns) + CELL(0.438 ns) = 5.275 ns; Loc. = LCCOMB_X16_Y21_N0; Fanout = 1; COMB Node = 'AduC842:AduC\|MUX32:inst26\|lpm_mux:2\|mux_src:auto_generated\|result_node\[4\]~3219'" {  } { { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "1.467 ns" { AduC842:AduC|MUX32:inst26|lpm_mux:2|mux_src:auto_generated|w_result1297w~817 AduC842:AduC|MUX32:inst26|lpm_mux:2|mux_src:auto_generated|result_node[4]~3219 } "NODE_NAME" } } { "db/mux_src.tdf" "" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/synthesis/db/mux_src.tdf" 29 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.526 ns) + CELL(2.116 ns) 7.917 ns MPU_D\[4\]~output 6 COMB IOOBUF_X16_Y24_N9 1 " "Info: 6: + IC(0.526 ns) + CELL(2.116 ns) = 7.917 ns; Loc. = IOOBUF_X16_Y24_N9; Fanout = 1; COMB Node = 'MPU_D\[4\]~output'" {  } { { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "2.642 ns" { AduC842:AduC|MUX32:inst26|lpm_mux:2|mux_src:auto_generated|result_node[4]~3219 MPU_D[4]~output } "NODE_NAME" } } { "../src/afalina_tvk.vhd" "" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/src/afalina_tvk.vhd" 96 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 7.917 ns MPU_D\[4\] 7 PIN PIN_B9 0 " "Info: 7: + IC(0.000 ns) + CELL(0.000 ns) = 7.917 ns; Loc. = PIN_B9; Fanout = 0; PIN Node = 'MPU_D\[4\]'" {  } { { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "0.000 ns" { MPU_D[4]~output MPU_D[4] } "NODE_NAME" } } { "../src/afalina_tvk.vhd" "" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/src/afalina_tvk.vhd" 96 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.681 ns ( 46.49 % ) " "Info: Total cell delay = 3.681 ns ( 46.49 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.236 ns ( 53.51 % ) " "Info: Total interconnect delay = 4.236 ns ( 53.51 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "7.917 ns" { AduC842:AduC|me_108_rs485_top_all:inst4|tr_me_108_string:78|RAM2PORT:inst2|altsyncram:altsyncram_component|altsyncram_9vl1:auto_generated|q_b[4] AduC842:AduC|MUX32:inst26|lpm_mux:2|mux_src:auto_generated|w_result1297w~814 AduC842:AduC|MUX32:inst26|lpm_mux:2|mux_src:auto_generated|w_result1297w~816 AduC842:AduC|MUX32:inst26|lpm_mux:2|mux_src:auto_generated|w_result1297w~817 AduC842:AduC|MUX32:inst26|lpm_mux:2|mux_src:auto_generated|result_node[4]~3219 MPU_D[4]~output MPU_D[4] } "NODE_NAME" } } { "e:/altera/q72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/q72/quartus/bin/Technology_Viewer.qrui" "7.917 ns" { AduC842:AduC|me_108_rs485_top_all:inst4|tr_me_108_string:78|RAM2PORT:inst2|altsyncram:altsyncram_component|altsyncram_9vl1:auto_generated|q_b[4] {} AduC842:AduC|MUX32:inst26|lpm_mux:2|mux_src:auto_generated|w_result1297w~814 {} AduC842:AduC|MUX32:inst26|lpm_mux:2|mux_src:auto_generated|w_result1297w~816 {} AduC842:AduC|MUX32:inst26|lpm_mux:2|mux_src:auto_generated|w_result1297w~817 {} AduC842:AduC|MUX32:inst26|lpm_mux:2|mux_src:auto_generated|result_node[4]~3219 {} MPU_D[4]~output {} MPU_D[4] {} } { 0.000ns 1.052ns 0.971ns 0.658ns 1.029ns 0.526ns 0.000ns } { 0.051ns 0.396ns 0.284ns 0.396ns 0.438ns 2.116ns 0.000ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0}  } { { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "12.313 ns" { PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3]~clkctrl c[1] AduC842:AduC|me_108_rs485_top_all:inst4|38 AduC842:AduC|me_108_rs485_top_all:inst4|tr_me_108_string:78|lpm_counter:17|cntr_muh:auto_generated|counter_reg_bit[5] AduC842:AduC|me_108_rs485_top_all:inst4|tr_me_108_string:78|87 AduC842:AduC|me_108_rs485_top_all:inst4|tr_me_108_string:78|87~clkctrl AduC842:AduC|me_108_rs485_top_all:inst4|tr_me_108_string:78|RAM2PORT:inst2|altsyncram:altsyncram_component|altsyncram_9vl1:auto_generated|q_b[4] } "NODE_NAME" } } { "e:/altera/q72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/q72/quartus/bin/Technology_Viewer.qrui" "12.313 ns" { PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] {} PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3]~clkctrl {} c[1] {} AduC842:AduC|me_108_rs485_top_all:inst4|38 {} AduC842:AduC|me_108_rs485_top_all:inst4|tr_me_108_string:78|lpm_counter:17|cntr_muh:auto_generated|counter_reg_bit[5] {} AduC842:AduC|me_108_rs485_top_all:inst4|tr_me_108_string:78|87 {} AduC842:AduC|me_108_rs485_top_all:inst4|tr_me_108_string:78|87~clkctrl {} AduC842:AduC|me_108_rs485_top_all:inst4|tr_me_108_string:78|RAM2PORT:inst2|altsyncram:altsyncram_component|altsyncram_9vl1:auto_generated|q_b[4] {} } { 0.000ns 2.100ns 0.867ns 1.886ns 0.569ns 0.522ns 1.227ns 0.882ns } { 0.000ns 0.000ns 0.836ns 0.836ns 0.836ns 0.836ns 0.000ns 0.916ns } "" } } { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "7.917 ns" { AduC842:AduC|me_108_rs485_top_all:inst4|tr_me_108_string:78|RAM2PORT:inst2|altsyncram:altsyncram_component|altsyncram_9vl1:auto_generated|q_b[4] AduC842:AduC|MUX32:inst26|lpm_mux:2|mux_src:auto_generated|w_result1297w~814 AduC842:AduC|MUX32:inst26|lpm_mux:2|mux_src:auto_generated|w_result1297w~816 AduC842:AduC|MUX32:inst26|lpm_mux:2|mux_src:auto_generated|w_result1297w~817 AduC842:AduC|MUX32:inst26|lpm_mux:2|mux_src:auto_generated|result_node[4]~3219 MPU_D[4]~output MPU_D[4] } "NODE_NAME" } } { "e:/altera/q72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/q72/quartus/bin/Technology_Viewer.qrui" "7.917 ns" { AduC842:AduC|me_108_rs485_top_all:inst4|tr_me_108_string:78|RAM2PORT:inst2|altsyncram:altsyncram_component|altsyncram_9vl1:auto_generated|q_b[4] {} AduC842:AduC|MUX32:inst26|lpm_mux:2|mux_src:auto_generated|w_result1297w~814 {} AduC842:AduC|MUX32:inst26|lpm_mux:2|mux_src:auto_generated|w_result1297w~816 {} AduC842:AduC|MUX32:inst26|lpm_mux:2|mux_src:auto_generated|w_result1297w~817 {} AduC842:AduC|MUX32:inst26|lpm_mux:2|mux_src:auto_generated|result_node[4]~3219 {} MPU_D[4]~output {} MPU_D[4] {} } { 0.000ns 1.052ns 0.971ns 0.658ns 1.029ns 0.526ns 0.000ns } { 0.051ns 0.396ns 0.284ns 0.396ns 0.438ns 2.116ns 0.000ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0}
{ "Info" "ITDB_FULL_TPD_RESULT" "MPU_A\[1\] MPU_D\[7\] 13.522 ns Longest " "Info: Longest tpd from source pin \"MPU_A\[1\]\" to destination pin \"MPU_D\[7\]\" is 13.522 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns MPU_A\[1\] 1 PIN PIN_B6 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_B6; Fanout = 1; PIN Node = 'MPU_A\[1\]'" {  } { { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "" { MPU_A[1] } "NODE_NAME" } } { "../src/afalina_tvk.vhd" "" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/src/afalina_tvk.vhd" 95 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.887 ns) 0.887 ns MPU_A\[1\]~input 2 COMB IOIBUF_X9_Y24_N22 59 " "Info: 2: + IC(0.000 ns) + CELL(0.887 ns) = 0.887 ns; Loc. = IOIBUF_X9_Y24_N22; Fanout = 59; COMB Node = 'MPU_A\[1\]~input'" {  } { { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "0.887 ns" { MPU_A[1] MPU_A[1]~input } "NODE_NAME" } } { "../src/afalina_tvk.vhd" "" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/src/afalina_tvk.vhd" 95 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(4.527 ns) + CELL(0.420 ns) 5.834 ns AduC842:AduC\|MUX8:inst61\|lpm_mux:2\|mux_dqc:auto_generated\|result_node\[7\]~3178 3 COMB LCCOMB_X19_Y21_N28 1 " "Info: 3: + IC(4.527 ns) + CELL(0.420 ns) = 5.834 ns; Loc. = LCCOMB_X19_Y21_N28; Fanout = 1; COMB Node = 'AduC842:AduC\|MUX8:inst61\|lpm_mux:2\|mux_dqc:auto_generated\|result_node\[7\]~3178'" {  } { { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "4.947 ns" { MPU_A[1]~input AduC842:AduC|MUX8:inst61|lpm_mux:2|mux_dqc:auto_generated|result_node[7]~3178 } "NODE_NAME" } } { "db/mux_dqc.tdf" "" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/synthesis/db/mux_dqc.tdf" 29 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.417 ns) + CELL(0.421 ns) 6.672 ns AduC842:AduC\|MUX8:inst61\|lpm_mux:2\|mux_dqc:auto_generated\|result_node\[7\]~3179 4 COMB LCCOMB_X18_Y21_N28 1 " "Info: 4: + IC(0.417 ns) + CELL(0.421 ns) = 6.672 ns; Loc. = LCCOMB_X18_Y21_N28; Fanout = 1; COMB Node = 'AduC842:AduC\|MUX8:inst61\|lpm_mux:2\|mux_dqc:auto_generated\|result_node\[7\]~3179'" {  } { { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "0.838 ns" { AduC842:AduC|MUX8:inst61|lpm_mux:2|mux_dqc:auto_generated|result_node[7]~3178 AduC842:AduC|MUX8:inst61|lpm_mux:2|mux_dqc:auto_generated|result_node[7]~3179 } "NODE_NAME" } } { "db/mux_dqc.tdf" "" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/synthesis/db/mux_dqc.tdf" 29 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.117 ns) + CELL(0.421 ns) 8.210 ns AduC842:AduC\|MUX8:inst61\|lpm_mux:2\|mux_dqc:auto_generated\|result_node\[7\]~3180 5 COMB LCCOMB_X17_Y18_N4 1 " "Info: 5: + IC(1.117 ns) + CELL(0.421 ns) = 8.210 ns; Loc. = LCCOMB_X17_Y18_N4; Fanout = 1; COMB Node = 'AduC842:AduC\|MUX8:inst61\|lpm_mux:2\|mux_dqc:auto_generated\|result_node\[7\]~3180'" {  } { { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "1.538 ns" { AduC842:AduC|MUX8:inst61|lpm_mux:2|mux_dqc:auto_generated|result_node[7]~3179 AduC842:AduC|MUX8:inst61|lpm_mux:2|mux_dqc:auto_generated|result_node[7]~3180 } "NODE_NAME" } } { "db/mux_dqc.tdf" "" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/synthesis/db/mux_dqc.tdf" 29 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.026 ns) + CELL(0.154 ns) 9.390 ns AduC842:AduC\|MUX32:inst26\|lpm_mux:2\|mux_src:auto_generated\|result_node\[7\]~3226 6 COMB LCCOMB_X16_Y21_N26 1 " "Info: 6: + IC(1.026 ns) + CELL(0.154 ns) = 9.390 ns; Loc. = LCCOMB_X16_Y21_N26; Fanout = 1; COMB Node = 'AduC842:AduC\|MUX32:inst26\|lpm_mux:2\|mux_src:auto_generated\|result_node\[7\]~3226'" {  } { { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "1.180 ns" { AduC842:AduC|MUX8:inst61|lpm_mux:2|mux_dqc:auto_generated|result_node[7]~3180 AduC842:AduC|MUX32:inst26|lpm_mux:2|mux_src:auto_generated|result_node[7]~3226 } "NODE_NAME" } } { "db/mux_src.tdf" "" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/synthesis/db/mux_src.tdf" 29 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.277 ns) + CELL(0.420 ns) 10.087 ns AduC842:AduC\|MUX32:inst26\|lpm_mux:2\|mux_src:auto_generated\|result_node\[7\]~3228 7 COMB LCCOMB_X16_Y21_N4 1 " "Info: 7: + IC(0.277 ns) + CELL(0.420 ns) = 10.087 ns; Loc. = LCCOMB_X16_Y21_N4; Fanout = 1; COMB Node = 'AduC842:AduC\|MUX32:inst26\|lpm_mux:2\|mux_src:auto_generated\|result_node\[7\]~3228'" {  } { { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "0.697 ns" { AduC842:AduC|MUX32:inst26|lpm_mux:2|mux_src:auto_generated|result_node[7]~3226 AduC842:AduC|MUX32:inst26|lpm_mux:2|mux_src:auto_generated|result_node[7]~3228 } "NODE_NAME" } } { "db/mux_src.tdf" "" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/synthesis/db/mux_src.tdf" 29 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.412 ns) + CELL(2.023 ns) 13.522 ns MPU_D\[7\]~output 8 COMB IOOBUF_X28_Y24_N23 1 " "Info: 8: + IC(1.412 ns) + CELL(2.023 ns) = 13.522 ns; Loc. = IOOBUF_X28_Y24_N23; Fanout = 1; COMB Node = 'MPU_D\[7\]~output'" {  } { { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "3.435 ns" { AduC842:AduC|MUX32:inst26|lpm_mux:2|mux_src:auto_generated|result_node[7]~3228 MPU_D[7]~output } "NODE_NAME" } } { "../src/afalina_tvk.vhd" "" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/src/afalina_tvk.vhd" 96 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 13.522 ns MPU_D\[7\] 9 PIN PIN_E10 0 " "Info: 9: + IC(0.000 ns) + CELL(0.000 ns) = 13.522 ns; Loc. = PIN_E10; Fanout = 0; PIN Node = 'MPU_D\[7\]'" {  } { { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "0.000 ns" { MPU_D[7]~output MPU_D[7] } "NODE_NAME" } } { "../src/afalina_tvk.vhd" "" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/src/afalina_tvk.vhd" 96 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.746 ns ( 35.10 % ) " "Info: Total cell delay = 4.746 ns ( 35.10 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "8.776 ns ( 64.90 % ) " "Info: Total interconnect delay = 8.776 ns ( 64.90 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "13.522 ns" { MPU_A[1] MPU_A[1]~input AduC842:AduC|MUX8:inst61|lpm_mux:2|mux_dqc:auto_generated|result_node[7]~3178 AduC842:AduC|MUX8:inst61|lpm_mux:2|mux_dqc:auto_generated|result_node[7]~3179 AduC842:AduC|MUX8:inst61|lpm_mux:2|mux_dqc:auto_generated|result_node[7]~3180 AduC842:AduC|MUX32:inst26|lpm_mux:2|mux_src:auto_generated|result_node[7]~3226 AduC842:AduC|MUX32:inst26|lpm_mux:2|mux_src:auto_generated|result_node[7]~3228 MPU_D[7]~output MPU_D[7] } "NODE_NAME" } } { "e:/altera/q72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/q72/quartus/bin/Technology_Viewer.qrui" "13.522 ns" { MPU_A[1] {} MPU_A[1]~input {} AduC842:AduC|MUX8:inst61|lpm_mux:2|mux_dqc:auto_generated|result_node[7]~3178 {} AduC842:AduC|MUX8:inst61|lpm_mux:2|mux_dqc:auto_generated|result_node[7]~3179 {} AduC842:AduC|MUX8:inst61|lpm_mux:2|mux_dqc:auto_generated|result_node[7]~3180 {} AduC842:AduC|MUX32:inst26|lpm_mux:2|mux_src:auto_generated|result_node[7]~3226 {} AduC842:AduC|MUX32:inst26|lpm_mux:2|mux_src:auto_generated|result_node[7]~3228 {} MPU_D[7]~output {} MPU_D[7] {} } { 0.000ns 0.000ns 4.527ns 0.417ns 1.117ns 1.026ns 0.277ns 1.412ns 0.000ns } { 0.000ns 0.887ns 0.420ns 0.421ns 0.421ns 0.154ns 0.420ns 2.023ns 0.000ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0}
{ "Info" "ITDB_TH_RESULT" "AduC842:AduC\|me_108_rs485_top_all:inst4\|rec_byte_me_108:90\|22 RS485_RXD CLK_6 2.220 ns register " "Info: th for register \"AduC842:AduC\|me_108_rs485_top_all:inst4\|rec_byte_me_108:90\|22\" (data pin = \"RS485_RXD\", clock pin = \"CLK_6\") is 2.220 ns" { { "Info" "ITDB_FULL_PLL_OFFSET" "CLK_6 PLL_TV1:PLL_AFAL\|altpll:altpll_component\|PLL_TV1_altpll:auto_generated\|wire_pll1_clk\[3\] -3.218 ns + " "Info: + Offset between input clock \"CLK_6\" and output clock \"PLL_TV1:PLL_AFAL\|altpll:altpll_component\|PLL_TV1_altpll:auto_generated\|wire_pll1_clk\[3\]\" is -3.218 ns" {  } { { "../src/afalina_tvk.vhd" "" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/src/afalina_tvk.vhd" 28 -1 0 } } { "db/PLL_TV1_altpll.v" "" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/synthesis/db/PLL_TV1_altpll.v" 36 -1 0 } }  } 0 0 "%4!c! Offset between input clock \"%1!s!\" and output clock \"%2!s!\" is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "PLL_TV1:PLL_AFAL\|altpll:altpll_component\|PLL_TV1_altpll:auto_generated\|wire_pll1_clk\[3\] destination 10.829 ns + Longest register " "Info: + Longest clock path from clock \"PLL_TV1:PLL_AFAL\|altpll:altpll_component\|PLL_TV1_altpll:auto_generated\|wire_pll1_clk\[3\]\" to destination register is 10.829 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns PLL_TV1:PLL_AFAL\|altpll:altpll_component\|PLL_TV1_altpll:auto_generated\|wire_pll1_clk\[3\] 1 CLK PLL_2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_2; Fanout = 1; CLK Node = 'PLL_TV1:PLL_AFAL\|altpll:altpll_component\|PLL_TV1_altpll:auto_generated\|wire_pll1_clk\[3\]'" {  } { { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "" { PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] } "NODE_NAME" } } { "db/PLL_TV1_altpll.v" "" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/synthesis/db/PLL_TV1_altpll.v" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.100 ns) + CELL(0.000 ns) 2.100 ns PLL_TV1:PLL_AFAL\|altpll:altpll_component\|PLL_TV1_altpll:auto_generated\|wire_pll1_clk\[3\]~clkctrl 2 COMB CLKCTRL_G8 35 " "Info: 2: + IC(2.100 ns) + CELL(0.000 ns) = 2.100 ns; Loc. = CLKCTRL_G8; Fanout = 35; COMB Node = 'PLL_TV1:PLL_AFAL\|altpll:altpll_component\|PLL_TV1_altpll:auto_generated\|wire_pll1_clk\[3\]~clkctrl'" {  } { { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "2.100 ns" { PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3]~clkctrl } "NODE_NAME" } } { "db/PLL_TV1_altpll.v" "" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/synthesis/db/PLL_TV1_altpll.v" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.867 ns) + CELL(0.836 ns) 3.803 ns c\[1\] 3 REG FF_X33_Y12_N5 4 " "Info: 3: + IC(0.867 ns) + CELL(0.836 ns) = 3.803 ns; Loc. = FF_X33_Y12_N5; Fanout = 4; REG Node = 'c\[1\]'" {  } { { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "1.703 ns" { PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3]~clkctrl c[1] } "NODE_NAME" } } { "../src/afalina_tvk.vhd" "" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/src/afalina_tvk.vhd" 209 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.886 ns) + CELL(0.836 ns) 6.525 ns AduC842:AduC\|me_108_rs485_top_all:inst4\|38 4 REG FF_X9_Y17_N13 3 " "Info: 4: + IC(1.886 ns) + CELL(0.836 ns) = 6.525 ns; Loc. = FF_X9_Y17_N13; Fanout = 3; REG Node = 'AduC842:AduC\|me_108_rs485_top_all:inst4\|38'" {  } { { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "2.722 ns" { c[1] AduC842:AduC|me_108_rs485_top_all:inst4|38 } "NODE_NAME" } } { "me_108_rs485_top_all.bdf" "" { Schematic "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/synthesis/me_108_rs485_top_all.bdf" { { 248 456 520 328 "38" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.498 ns) + CELL(0.836 ns) 7.859 ns AduC842:AduC\|me_108_rs485_top_all:inst4\|rec_byte_me_108:90\|lpm_counter:66\|cntr_oah:auto_generated\|counter_reg_bit\[2\] 5 REG FF_X10_Y17_N13 8 " "Info: 5: + IC(0.498 ns) + CELL(0.836 ns) = 7.859 ns; Loc. = FF_X10_Y17_N13; Fanout = 8; REG Node = 'AduC842:AduC\|me_108_rs485_top_all:inst4\|rec_byte_me_108:90\|lpm_counter:66\|cntr_oah:auto_generated\|counter_reg_bit\[2\]'" {  } { { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "1.334 ns" { AduC842:AduC|me_108_rs485_top_all:inst4|38 AduC842:AduC|me_108_rs485_top_all:inst4|rec_byte_me_108:90|lpm_counter:66|cntr_oah:auto_generated|counter_reg_bit[2] } "NODE_NAME" } } { "db/cntr_oah.tdf" "" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/synthesis/db/cntr_oah.tdf" 51 17 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.478 ns) + CELL(0.000 ns) 9.337 ns AduC842:AduC\|me_108_rs485_top_all:inst4\|rec_byte_me_108:90\|lpm_counter:66\|cntr_oah:auto_generated\|counter_reg_bit\[2\]~clkctrl 6 COMB CLKCTRL_G3 121 " "Info: 6: + IC(1.478 ns) + CELL(0.000 ns) = 9.337 ns; Loc. = CLKCTRL_G3; Fanout = 121; COMB Node = 'AduC842:AduC\|me_108_rs485_top_all:inst4\|rec_byte_me_108:90\|lpm_counter:66\|cntr_oah:auto_generated\|counter_reg_bit\[2\]~clkctrl'" {  } { { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "1.478 ns" { AduC842:AduC|me_108_rs485_top_all:inst4|rec_byte_me_108:90|lpm_counter:66|cntr_oah:auto_generated|counter_reg_bit[2] AduC842:AduC|me_108_rs485_top_all:inst4|rec_byte_me_108:90|lpm_counter:66|cntr_oah:auto_generated|counter_reg_bit[2]~clkctrl } "NODE_NAME" } } { "db/cntr_oah.tdf" "" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/synthesis/db/cntr_oah.tdf" 51 17 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.886 ns) + CELL(0.606 ns) 10.829 ns AduC842:AduC\|me_108_rs485_top_all:inst4\|rec_byte_me_108:90\|22 7 REG FF_X8_Y18_N13 13 " "Info: 7: + IC(0.886 ns) + CELL(0.606 ns) = 10.829 ns; Loc. = FF_X8_Y18_N13; Fanout = 13; REG Node = 'AduC842:AduC\|me_108_rs485_top_all:inst4\|rec_byte_me_108:90\|22'" {  } { { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "1.492 ns" { AduC842:AduC|me_108_rs485_top_all:inst4|rec_byte_me_108:90|lpm_counter:66|cntr_oah:auto_generated|counter_reg_bit[2]~clkctrl AduC842:AduC|me_108_rs485_top_all:inst4|rec_byte_me_108:90|22 } "NODE_NAME" } } { "rec_byte_me_108.gdf" "" { Schematic "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/synthesis/rec_byte_me_108.gdf" { { 272 248 312 352 "22" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.114 ns ( 28.76 % ) " "Info: Total cell delay = 3.114 ns ( 28.76 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "7.715 ns ( 71.24 % ) " "Info: Total interconnect delay = 7.715 ns ( 71.24 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "10.829 ns" { PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3]~clkctrl c[1] AduC842:AduC|me_108_rs485_top_all:inst4|38 AduC842:AduC|me_108_rs485_top_all:inst4|rec_byte_me_108:90|lpm_counter:66|cntr_oah:auto_generated|counter_reg_bit[2] AduC842:AduC|me_108_rs485_top_all:inst4|rec_byte_me_108:90|lpm_counter:66|cntr_oah:auto_generated|counter_reg_bit[2]~clkctrl AduC842:AduC|me_108_rs485_top_all:inst4|rec_byte_me_108:90|22 } "NODE_NAME" } } { "e:/altera/q72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/q72/quartus/bin/Technology_Viewer.qrui" "10.829 ns" { PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] {} PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3]~clkctrl {} c[1] {} AduC842:AduC|me_108_rs485_top_all:inst4|38 {} AduC842:AduC|me_108_rs485_top_all:inst4|rec_byte_me_108:90|lpm_counter:66|cntr_oah:auto_generated|counter_reg_bit[2] {} AduC842:AduC|me_108_rs485_top_all:inst4|rec_byte_me_108:90|lpm_counter:66|cntr_oah:auto_generated|counter_reg_bit[2]~clkctrl {} AduC842:AduC|me_108_rs485_top_all:inst4|rec_byte_me_108:90|22 {} } { 0.000ns 2.100ns 0.867ns 1.886ns 0.498ns 1.478ns 0.886ns } { 0.000ns 0.000ns 0.836ns 0.836ns 0.836ns 0.000ns 0.606ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TH_DELAY" "0.184 ns + " "Info: + Micro hold delay of destination is 0.184 ns" {  } { { "rec_byte_me_108.gdf" "" { Schematic "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/synthesis/rec_byte_me_108.gdf" { { 272 248 312 352 "22" "" } } } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.575 ns - Shortest pin register " "Info: - Shortest pin to register delay is 5.575 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns RS485_RXD 1 PIN PIN_E5 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_E5; Fanout = 1; PIN Node = 'RS485_RXD'" {  } { { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "" { RS485_RXD } "NODE_NAME" } } { "../src/afalina_tvk.vhd" "" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/src/afalina_tvk.vhd" 114 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.878 ns) 0.878 ns RS485_RXD~input 2 COMB IOIBUF_X0_Y23_N8 1 " "Info: 2: + IC(0.000 ns) + CELL(0.878 ns) = 0.878 ns; Loc. = IOIBUF_X0_Y23_N8; Fanout = 1; COMB Node = 'RS485_RXD~input'" {  } { { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "0.878 ns" { RS485_RXD RS485_RXD~input } "NODE_NAME" } } { "../src/afalina_tvk.vhd" "" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/src/afalina_tvk.vhd" 114 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(3.763 ns) + CELL(0.282 ns) 4.923 ns AduC842:AduC\|me_108_rs485_top_all:inst4\|21mux:73\|5~115 3 COMB LCCOMB_X8_Y18_N14 1 " "Info: 3: + IC(3.763 ns) + CELL(0.282 ns) = 4.923 ns; Loc. = LCCOMB_X8_Y18_N14; Fanout = 1; COMB Node = 'AduC842:AduC\|me_108_rs485_top_all:inst4\|21mux:73\|5~115'" {  } { { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "4.045 ns" { RS485_RXD~input AduC842:AduC|me_108_rs485_top_all:inst4|21mux:73|5~115 } "NODE_NAME" } } { "21mux.bdf" "" { Schematic "e:/altera/q72/quartus/libraries/others/maxplus2/21mux.bdf" { { 128 376 440 168 "5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.265 ns) + CELL(0.284 ns) 5.472 ns AduC842:AduC\|me_108_rs485_top_all:inst4\|21mux:73\|5~116 4 COMB LCCOMB_X8_Y18_N12 14 " "Info: 4: + IC(0.265 ns) + CELL(0.284 ns) = 5.472 ns; Loc. = LCCOMB_X8_Y18_N12; Fanout = 14; COMB Node = 'AduC842:AduC\|me_108_rs485_top_all:inst4\|21mux:73\|5~116'" {  } { { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "0.549 ns" { AduC842:AduC|me_108_rs485_top_all:inst4|21mux:73|5~115 AduC842:AduC|me_108_rs485_top_all:inst4|21mux:73|5~116 } "NODE_NAME" } } { "21mux.bdf" "" { Schematic "e:/altera/q72/quartus/libraries/others/maxplus2/21mux.bdf" { { 128 376 440 168 "5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.103 ns) 5.575 ns AduC842:AduC\|me_108_rs485_top_all:inst4\|rec_byte_me_108:90\|22 5 REG FF_X8_Y18_N13 13 " "Info: 5: + IC(0.000 ns) + CELL(0.103 ns) = 5.575 ns; Loc. = FF_X8_Y18_N13; Fanout = 13; REG Node = 'AduC842:AduC\|me_108_rs485_top_all:inst4\|rec_byte_me_108:90\|22'" {  } { { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "0.103 ns" { AduC842:AduC|me_108_rs485_top_all:inst4|21mux:73|5~116 AduC842:AduC|me_108_rs485_top_all:inst4|rec_byte_me_108:90|22 } "NODE_NAME" } } { "rec_byte_me_108.gdf" "" { Schematic "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/synthesis/rec_byte_me_108.gdf" { { 272 248 312 352 "22" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.547 ns ( 27.75 % ) " "Info: Total cell delay = 1.547 ns ( 27.75 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.028 ns ( 72.25 % ) " "Info: Total interconnect delay = 4.028 ns ( 72.25 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "5.575 ns" { RS485_RXD RS485_RXD~input AduC842:AduC|me_108_rs485_top_all:inst4|21mux:73|5~115 AduC842:AduC|me_108_rs485_top_all:inst4|21mux:73|5~116 AduC842:AduC|me_108_rs485_top_all:inst4|rec_byte_me_108:90|22 } "NODE_NAME" } } { "e:/altera/q72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/q72/quartus/bin/Technology_Viewer.qrui" "5.575 ns" { RS485_RXD {} RS485_RXD~input {} AduC842:AduC|me_108_rs485_top_all:inst4|21mux:73|5~115 {} AduC842:AduC|me_108_rs485_top_all:inst4|21mux:73|5~116 {} AduC842:AduC|me_108_rs485_top_all:inst4|rec_byte_me_108:90|22 {} } { 0.000ns 0.000ns 3.763ns 0.265ns 0.000ns } { 0.000ns 0.878ns 0.282ns 0.284ns 0.103ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0}  } { { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "10.829 ns" { PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3]~clkctrl c[1] AduC842:AduC|me_108_rs485_top_all:inst4|38 AduC842:AduC|me_108_rs485_top_all:inst4|rec_byte_me_108:90|lpm_counter:66|cntr_oah:auto_generated|counter_reg_bit[2] AduC842:AduC|me_108_rs485_top_all:inst4|rec_byte_me_108:90|lpm_counter:66|cntr_oah:auto_generated|counter_reg_bit[2]~clkctrl AduC842:AduC|me_108_rs485_top_all:inst4|rec_byte_me_108:90|22 } "NODE_NAME" } } { "e:/altera/q72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/q72/quartus/bin/Technology_Viewer.qrui" "10.829 ns" { PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] {} PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3]~clkctrl {} c[1] {} AduC842:AduC|me_108_rs485_top_all:inst4|38 {} AduC842:AduC|me_108_rs485_top_all:inst4|rec_byte_me_108:90|lpm_counter:66|cntr_oah:auto_generated|counter_reg_bit[2] {} AduC842:AduC|me_108_rs485_top_all:inst4|rec_byte_me_108:90|lpm_counter:66|cntr_oah:auto_generated|counter_reg_bit[2]~clkctrl {} AduC842:AduC|me_108_rs485_top_all:inst4|rec_byte_me_108:90|22 {} } { 0.000ns 2.100ns 0.867ns 1.886ns 0.498ns 1.478ns 0.886ns } { 0.000ns 0.000ns 0.836ns 0.836ns 0.836ns 0.000ns 0.606ns } "" } } { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "5.575 ns" { RS485_RXD RS485_RXD~input AduC842:AduC|me_108_rs485_top_all:inst4|21mux:73|5~115 AduC842:AduC|me_108_rs485_top_all:inst4|21mux:73|5~116 AduC842:AduC|me_108_rs485_top_all:inst4|rec_byte_me_108:90|22 } "NODE_NAME" } } { "e:/altera/q72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/q72/quartus/bin/Technology_Viewer.qrui" "5.575 ns" { RS485_RXD {} RS485_RXD~input {} AduC842:AduC|me_108_rs485_top_all:inst4|21mux:73|5~115 {} AduC842:AduC|me_108_rs485_top_all:inst4|21mux:73|5~116 {} AduC842:AduC|me_108_rs485_top_all:inst4|rec_byte_me_108:90|22 {} } { 0.000ns 0.000ns 3.763ns 0.265ns 0.000ns } { 0.000ns 0.878ns 0.282ns 0.284ns 0.103ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0}
{ "Critical Warning" "WTAN_REQUIREMENTS_NOT_MET_SLOW" "" "Critical Warning: Timing requirements for slow timing model timing analysis were not met. See Report window for details." {  } {  } 1 0 "Timing requirements for slow timing model timing analysis were not met. See Report window for details." 0 0 "" 0}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 15 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 15 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "160 " "Info: Allocated 160 megabytes of memory during processing" {  } {  } 0 0 "Allocated %1!s! megabytes of memory during processing" 0 0 "" 0} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jan 30 14:15:05 2009 " "Info: Processing ended: Fri Jan 30 14:15:05 2009" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Info: Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0}
