Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (lin64) Build 3671981 Fri Oct 14 04:59:54 MDT 2022
| Date         : Mon Dec 25 16:50:01 2023
| Host         : adsvmemca running 64-bit Ubuntu 22.04.3 LTS
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file logical_shift_n_timing_summary_routed.rpt -pb logical_shift_n_timing_summary_routed.pb -rpx logical_shift_n_timing_summary_routed.rpx -warn_on_violation
| Design       : logical_shift_n
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                    8          inf        0.000                      0                    8           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             8 Endpoints
Min Delay             8 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 A[5]
                            (input port)
  Destination:            D[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.609ns  (logic 4.152ns (48.237%)  route 4.456ns (51.763%))
  Logic Levels:           4  (IBUF=1 LUT3=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y12                                               0.000     0.000 r  A[5] (IN)
                         net (fo=0)                   0.000     0.000    A[5]
    Y12                  IBUF (Prop_ibuf_I_O)         1.032     1.032 r  A_IBUF[5]_inst/O
                         net (fo=3, routed)           1.586     2.618    reg[3].DC/A_IBUF[5]
    SLICE_X0Y11          LUT5 (Prop_lut5_I0_O)        0.124     2.742 r  reg[3].DC/D_OBUF[7]_inst_i_2/O
                         net (fo=1, routed)           0.803     3.545    reg[3].DC/D_OBUF[7]_inst_i_2_n_0
    SLICE_X0Y11          LUT3 (Prop_lut3_I2_O)        0.146     3.691 r  reg[3].DC/D_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           2.067     5.758    D_OBUF[7]
    Y6                   OBUF (Prop_obuf_I_O)         2.850     8.609 r  D_OBUF[7]_inst/O
                         net (fo=0)                   0.000     8.609    D[7]
    Y6                                                                r  D[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 S[1]
                            (input port)
  Destination:            D[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.471ns  (logic 3.939ns (46.501%)  route 4.532ns (53.499%))
  Logic Levels:           4  (IBUF=1 LUT3=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W11                                               0.000     0.000 r  S[1] (IN)
                         net (fo=0)                   0.000     0.000    S[1]
    W11                  IBUF (Prop_ibuf_I_O)         1.015     1.015 r  S_IBUF[1]_inst/O
                         net (fo=8, routed)           1.587     2.602    reg[3].DC/S_IBUF[1]
    SLICE_X0Y11          LUT5 (Prop_lut5_I1_O)        0.124     2.726 r  reg[3].DC/D_OBUF[5]_inst_i_2/O
                         net (fo=1, routed)           1.028     3.754    reg[3].DC/D_OBUF[5]_inst_i_2_n_0
    SLICE_X0Y12          LUT3 (Prop_lut3_I2_O)        0.124     3.878 r  reg[3].DC/D_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           1.917     5.795    D_OBUF[5]
    Y8                   OBUF (Prop_obuf_I_O)         2.676     8.471 r  D_OBUF[5]_inst/O
                         net (fo=0)                   0.000     8.471    D[5]
    Y8                                                                r  D[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 A[2]
                            (input port)
  Destination:            D[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.464ns  (logic 4.203ns (49.654%)  route 4.261ns (50.346%))
  Logic Levels:           4  (IBUF=1 LUT3=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 r  A[2] (IN)
                         net (fo=0)                   0.000     0.000    A[2]
    V10                  IBUF (Prop_ibuf_I_O)         0.990     0.990 r  A_IBUF[2]_inst/O
                         net (fo=4, routed)           1.726     2.716    reg[3].DC/A_IBUF[2]
    SLICE_X1Y12          LUT5 (Prop_lut5_I0_O)        0.124     2.840 r  reg[3].DC/D_OBUF[4]_inst_i_2/O
                         net (fo=1, routed)           0.518     3.359    reg[3].DC/D_OBUF[4]_inst_i_2_n_0
    SLICE_X0Y12          LUT3 (Prop_lut3_I2_O)        0.150     3.509 r  reg[3].DC/D_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.016     5.525    D_OBUF[4]
    V8                   OBUF (Prop_obuf_I_O)         2.939     8.464 r  D_OBUF[4]_inst/O
                         net (fo=0)                   0.000     8.464    D[4]
    V8                                                                r  D[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 A[5]
                            (input port)
  Destination:            D[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.078ns  (logic 3.973ns (49.190%)  route 4.104ns (50.810%))
  Logic Levels:           4  (IBUF=1 LUT3=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y12                                               0.000     0.000 r  A[5] (IN)
                         net (fo=0)                   0.000     0.000    A[5]
    Y12                  IBUF (Prop_ibuf_I_O)         1.032     1.032 r  A_IBUF[5]_inst/O
                         net (fo=3, routed)           1.572     2.604    reg[3].DC/A_IBUF[5]
    SLICE_X0Y11          LUT5 (Prop_lut5_I2_O)        0.124     2.728 r  reg[3].DC/D_OBUF[6]_inst_i_2/O
                         net (fo=1, routed)           0.483     3.211    reg[3].DC/D_OBUF[6]_inst_i_2_n_0
    SLICE_X0Y11          LUT3 (Prop_lut3_I2_O)        0.124     3.335 r  reg[3].DC/D_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.049     5.384    D_OBUF[6]
    Y9                   OBUF (Prop_obuf_I_O)         2.693     8.078 r  D_OBUF[6]_inst/O
                         net (fo=0)                   0.000     8.078    D[6]
    Y9                                                                r  D[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 S[0]
                            (input port)
  Destination:            D[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.521ns  (logic 4.056ns (53.929%)  route 3.465ns (46.071%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y11                                               0.000     0.000 f  S[0] (IN)
                         net (fo=0)                   0.000     0.000    S[0]
    Y11                  IBUF (Prop_ibuf_I_O)         1.018     1.018 f  S_IBUF[0]_inst/O
                         net (fo=8, routed)           1.597     2.616    reg[3].DC/S_IBUF[0]
    SLICE_X0Y12          LUT4 (Prop_lut4_I2_O)        0.146     2.762 r  reg[3].DC/D_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.868     4.629    D_OBUF[0]
    U9                   OBUF (Prop_obuf_I_O)         2.892     7.521 r  D_OBUF[0]_inst/O
                         net (fo=0)                   0.000     7.521    D[0]
    U9                                                                r  D[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 S[0]
                            (input port)
  Destination:            D[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.267ns  (logic 3.806ns (52.376%)  route 3.461ns (47.624%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y11                                               0.000     0.000 r  S[0] (IN)
                         net (fo=0)                   0.000     0.000    S[0]
    Y11                  IBUF (Prop_ibuf_I_O)         1.018     1.018 r  S_IBUF[0]_inst/O
                         net (fo=8, routed)           1.597     2.616    reg[3].DC/S_IBUF[0]
    SLICE_X0Y12          LUT5 (Prop_lut5_I2_O)        0.124     2.740 r  reg[3].DC/D_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.863     4.603    D_OBUF[1]
    W9                   OBUF (Prop_obuf_I_O)         2.664     7.267 r  D_OBUF[1]_inst/O
                         net (fo=0)                   0.000     7.267    D[1]
    W9                                                                r  D[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 A[1]
                            (input port)
  Destination:            D[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.258ns  (logic 3.756ns (51.748%)  route 3.502ns (48.252%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V6                                                0.000     0.000 r  A[1] (IN)
                         net (fo=0)                   0.000     0.000    A[1]
    V6                   IBUF (Prop_ibuf_I_O)         0.951     0.951 r  A_IBUF[1]_inst/O
                         net (fo=4, routed)           1.641     2.591    reg[3].DC/A_IBUF[1]
    SLICE_X0Y12          LUT6 (Prop_lut6_I2_O)        0.124     2.715 r  reg[3].DC/D_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.862     4.577    D_OBUF[2]
    W10                  OBUF (Prop_obuf_I_O)         2.682     7.258 r  D_OBUF[2]_inst/O
                         net (fo=0)                   0.000     7.258    D[2]
    W10                                                               r  D[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 A[3]
                            (input port)
  Destination:            D[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.141ns  (logic 3.831ns (53.645%)  route 3.310ns (46.355%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V11                                               0.000     0.000 r  A[3] (IN)
                         net (fo=0)                   0.000     0.000    A[3]
    V11                  IBUF (Prop_ibuf_I_O)         0.992     0.992 r  A_IBUF[3]_inst/O
                         net (fo=4, routed)           1.446     2.438    reg[3].DC/A_IBUF[3]
    SLICE_X0Y12          LUT6 (Prop_lut6_I0_O)        0.124     2.562 r  reg[3].DC/D_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.864     4.426    D_OBUF[3]
    W8                   OBUF (Prop_obuf_I_O)         2.715     7.141 r  D_OBUF[3]_inst/O
                         net (fo=0)                   0.000     7.141    D[3]
    W8                                                                r  D[3] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 S[0]
                            (input port)
  Destination:            D[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.279ns  (logic 1.489ns (65.366%)  route 0.789ns (34.634%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y11                                               0.000     0.000 r  S[0] (IN)
                         net (fo=0)                   0.000     0.000    S[0]
    Y11                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  S_IBUF[0]_inst/O
                         net (fo=8, routed)           0.377     0.623    reg[3].DC/S_IBUF[0]
    SLICE_X0Y12          LUT6 (Prop_lut6_I1_O)        0.045     0.668 r  reg[3].DC/D_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.413     1.081    D_OBUF[2]
    W10                  OBUF (Prop_obuf_I_O)         1.198     2.279 r  D_OBUF[2]_inst/O
                         net (fo=0)                   0.000     2.279    D[2]
    W10                                                               r  D[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 A[0]
                            (input port)
  Destination:            D[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.292ns  (logic 1.410ns (61.523%)  route 0.882ns (38.477%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W6                                                0.000     0.000 r  A[0] (IN)
                         net (fo=0)                   0.000     0.000    A[0]
    W6                   IBUF (Prop_ibuf_I_O)         0.185     0.185 r  A_IBUF[0]_inst/O
                         net (fo=4, routed)           0.480     0.665    reg[3].DC/A_IBUF[0]
    SLICE_X0Y12          LUT5 (Prop_lut5_I1_O)        0.045     0.710 r  reg[3].DC/D_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.401     1.112    D_OBUF[1]
    W9                   OBUF (Prop_obuf_I_O)         1.180     2.292 r  D_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.292    D[1]
    W9                                                                r  D[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 S[0]
                            (input port)
  Destination:            D[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.381ns  (logic 1.523ns (63.949%)  route 0.858ns (36.051%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y11                                               0.000     0.000 r  S[0] (IN)
                         net (fo=0)                   0.000     0.000    S[0]
    Y11                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  S_IBUF[0]_inst/O
                         net (fo=8, routed)           0.445     0.691    reg[3].DC/S_IBUF[0]
    SLICE_X0Y12          LUT6 (Prop_lut6_I1_O)        0.045     0.736 r  reg[3].DC/D_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.414     1.150    D_OBUF[3]
    W8                   OBUF (Prop_obuf_I_O)         1.231     2.381 r  D_OBUF[3]_inst/O
                         net (fo=0)                   0.000     2.381    D[3]
    W8                                                                r  D[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 A[0]
                            (input port)
  Destination:            D[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.396ns  (logic 1.503ns (62.723%)  route 0.893ns (37.278%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W6                                                0.000     0.000 r  A[0] (IN)
                         net (fo=0)                   0.000     0.000    A[0]
    W6                   IBUF (Prop_ibuf_I_O)         0.185     0.185 r  A_IBUF[0]_inst/O
                         net (fo=4, routed)           0.480     0.665    reg[3].DC/A_IBUF[0]
    SLICE_X0Y12          LUT4 (Prop_lut4_I1_O)        0.048     0.713 r  reg[3].DC/D_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.413     1.126    D_OBUF[0]
    U9                   OBUF (Prop_obuf_I_O)         1.270     2.396 r  D_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.396    D[0]
    U9                                                                r  D[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 A[1]
                            (input port)
  Destination:            D[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.405ns  (logic 1.417ns (58.943%)  route 0.987ns (41.057%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V6                                                0.000     0.000 r  A[1] (IN)
                         net (fo=0)                   0.000     0.000    A[1]
    V6                   IBUF (Prop_ibuf_I_O)         0.179     0.179 r  A_IBUF[1]_inst/O
                         net (fo=4, routed)           0.557     0.736    reg[3].DC/A_IBUF[1]
    SLICE_X0Y12          LUT3 (Prop_lut3_I0_O)        0.045     0.781 r  reg[3].DC/D_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           0.431     1.212    D_OBUF[5]
    Y8                   OBUF (Prop_obuf_I_O)         1.193     2.405 r  D_OBUF[5]_inst/O
                         net (fo=0)                   0.000     2.405    D[5]
    Y8                                                                r  D[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 S[2]
                            (input port)
  Destination:            D[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.461ns  (logic 1.487ns (60.409%)  route 0.974ns (39.591%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U8                                                0.000     0.000 r  S[2] (IN)
                         net (fo=0)                   0.000     0.000    S[2]
    U8                   IBUF (Prop_ibuf_I_O)         0.232     0.232 r  S_IBUF[2]_inst/O
                         net (fo=8, routed)           0.482     0.715    reg[3].DC/S_IBUF[2]
    SLICE_X0Y11          LUT3 (Prop_lut3_I1_O)        0.045     0.760 r  reg[3].DC/D_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           0.492     1.252    D_OBUF[6]
    Y9                   OBUF (Prop_obuf_I_O)         1.209     2.461 r  D_OBUF[6]_inst/O
                         net (fo=0)                   0.000     2.461    D[6]
    Y9                                                                r  D[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 A[0]
                            (input port)
  Destination:            D[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.482ns  (logic 1.537ns (61.896%)  route 0.946ns (38.104%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W6                                                0.000     0.000 r  A[0] (IN)
                         net (fo=0)                   0.000     0.000    A[0]
    W6                   IBUF (Prop_ibuf_I_O)         0.185     0.185 r  A_IBUF[0]_inst/O
                         net (fo=4, routed)           0.484     0.669    reg[3].DC/A_IBUF[0]
    SLICE_X0Y12          LUT3 (Prop_lut3_I0_O)        0.048     0.717 r  reg[3].DC/D_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.461     1.179    D_OBUF[4]
    V8                   OBUF (Prop_obuf_I_O)         1.304     2.482 r  D_OBUF[4]_inst/O
                         net (fo=0)                   0.000     2.482    D[4]
    V8                                                                r  D[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 S[2]
                            (input port)
  Destination:            D[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.492ns  (logic 1.507ns (60.494%)  route 0.984ns (39.506%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U8                                                0.000     0.000 r  S[2] (IN)
                         net (fo=0)                   0.000     0.000    S[2]
    U8                   IBUF (Prop_ibuf_I_O)         0.232     0.232 r  S_IBUF[2]_inst/O
                         net (fo=8, routed)           0.482     0.715    reg[3].DC/S_IBUF[2]
    SLICE_X0Y11          LUT3 (Prop_lut3_I1_O)        0.046     0.761 r  reg[3].DC/D_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           0.502     1.263    D_OBUF[7]
    Y6                   OBUF (Prop_obuf_I_O)         1.229     2.492 r  D_OBUF[7]_inst/O
                         net (fo=0)                   0.000     2.492    D[7]
    Y6                                                                r  D[7] (OUT)
  -------------------------------------------------------------------    -------------------





