--------------------------------------------------------------------------------
Release 14.7 Trace  (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -filter
iseconfig/filter.filter -intstyle ise -v 3 -s 3 -n 3 -fastpaths -xml
CNC2_FC_V2.twx CNC2_FC_V2.ncd -o CNC2_FC_V2.twr CNC2_FC_V2.pcf -ucf
CNC2_FC_V2.ucf

Design file:              CNC2_FC_V2.ncd
Physical constraint file: CNC2_FC_V2.pcf
Device,package,speed:     xc6slx25,ftg256,C,-3 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_g_clk = PERIOD TIMEGRP "g_clk" 25 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 321133303 paths analyzed, 23717 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  22.760ns.
--------------------------------------------------------------------------------

Paths for end point CNC2_FC_V2/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[2].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram44/DP (SLICE_X6Y59.DX), 8 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.120ns (requirement - (data path - clock path skew + uncertainty))
  Source:               LocalBusBridgeAleDec_inst/m_ClientCSn (FF)
  Destination:          CNC2_FC_V2/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[2].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram44/DP (RAM)
  Requirement:          12.500ns
  Data Path Delay:      12.837ns (Levels of Logic = 3)
  Clock Path Skew:      1.867ns (1.394 - -0.473)
  Source Clock:         BUFG_CLK_80MHz rising at 12.500ns
  Destination Clock:    BUFG_CLK_40MHz rising at 25.000ns
  Clock Uncertainty:    0.410ns

  Clock Uncertainty:          0.410ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: LocalBusBridgeAleDec_inst/m_ClientCSn to CNC2_FC_V2/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[2].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram44/DP
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y56.AQ      Tcko                  0.408   LocalBusBridgeAleDec_inst/m_ClientCSn
                                                       LocalBusBridgeAleDec_inst/m_ClientCSn
    SLICE_X37Y36.B4      net (fanout=19)       2.958   LocalBusBridgeAleDec_inst/m_ClientCSn
    SLICE_X37Y36.B       Tilo                  0.259   SRIPartition_1/Com_Select<1>
                                                       AddressDecoder_inst/oADDRDEC_CS2n
    SLICE_X37Y40.A5      net (fanout=11)       0.637   AddressDecoderCS2n
    SLICE_X37Y40.A       Tilo                  0.259   SRIPartition_1/LocalBusBridgeSRI_1/m_ibus_RD
                                                       SRIPartition_1/LocalBusBridgeSRI_1/lb_CS_n_lb_RD_n_AND_373_o1
    SLICE_X37Y39.A6      net (fanout=16)       0.373   SRIPartition_1/LocalBusBridgeSRI_1/lb_CS_n_lb_RD_n_AND_373_o
    SLICE_X37Y39.A       Tilo                  0.259   CNC2_FC_V2/SCANHEAD_Partition_1/Laser_Partition_1/m_QswitchDelay<6>
                                                       CNC2_FC_V2/ibus_DataIn<15>LogicTrst1
    SLICE_X6Y59.DX       net (fanout=120)      7.376   CNC2_FC_V2/ibus_DataIn<15>
    SLICE_X6Y59.CLK      Tds                   0.308   CNC2_FC_V2/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[2].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/N257
                                                       CNC2_FC_V2/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[2].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram44/DP
    -------------------------------------------------  ---------------------------
    Total                                     12.837ns (1.493ns logic, 11.344ns route)
                                                       (11.6% logic, 88.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.237ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SRIPartition_1/LocalBusBridgeSRI_1/m_BusDataOut_15 (FF)
  Destination:          CNC2_FC_V2/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[2].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram44/DP (RAM)
  Requirement:          12.500ns
  Data Path Delay:      12.758ns (Levels of Logic = 1)
  Clock Path Skew:      1.905ns (1.394 - -0.511)
  Source Clock:         BUFG_CLK_80MHz rising at 12.500ns
  Destination Clock:    BUFG_CLK_40MHz rising at 25.000ns
  Clock Uncertainty:    0.410ns

  Clock Uncertainty:          0.410ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: SRIPartition_1/LocalBusBridgeSRI_1/m_BusDataOut_15 to CNC2_FC_V2/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[2].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram44/DP
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y35.CQ      Tcko                  0.408   SRIPartition_1/LocalBusBridgeSRI_1/m_BusDataOut<15>
                                                       SRIPartition_1/LocalBusBridgeSRI_1/m_BusDataOut_15
    SLICE_X37Y39.A4      net (fanout=1)        4.407   SRIPartition_1/LocalBusBridgeSRI_1/m_BusDataOut<15>
    SLICE_X37Y39.A       Tilo                  0.259   CNC2_FC_V2/SCANHEAD_Partition_1/Laser_Partition_1/m_QswitchDelay<6>
                                                       CNC2_FC_V2/ibus_DataIn<15>LogicTrst1
    SLICE_X6Y59.DX       net (fanout=120)      7.376   CNC2_FC_V2/ibus_DataIn<15>
    SLICE_X6Y59.CLK      Tds                   0.308   CNC2_FC_V2/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[2].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/N257
                                                       CNC2_FC_V2/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[2].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram44/DP
    -------------------------------------------------  ---------------------------
    Total                                     12.758ns (0.975ns logic, 11.783ns route)
                                                       (7.6% logic, 92.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.331ns (requirement - (data path - clock path skew + uncertainty))
  Source:               LocalBusBridgeAleDec_inst/m_ClientRDn (FF)
  Destination:          CNC2_FC_V2/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[2].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram44/DP (RAM)
  Requirement:          12.500ns
  Data Path Delay:      12.622ns (Levels of Logic = 2)
  Clock Path Skew:      1.863ns (1.394 - -0.469)
  Source Clock:         BUFG_CLK_80MHz rising at 12.500ns
  Destination Clock:    BUFG_CLK_40MHz rising at 25.000ns
  Clock Uncertainty:    0.410ns

  Clock Uncertainty:          0.410ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: LocalBusBridgeAleDec_inst/m_ClientRDn to CNC2_FC_V2/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[2].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram44/DP
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y40.DQ      Tcko                  0.447   LocalBusBridgeAleDec_inst/m_ClientRDn
                                                       LocalBusBridgeAleDec_inst/m_ClientRDn
    SLICE_X36Y40.B5      net (fanout=3)        3.477   LocalBusBridgeAleDec_inst/m_ClientRDn
    SLICE_X36Y40.B       Tilo                  0.205   CNC2_FC_V2/LocalBusBridge_1/m_last_ibus_RD
                                                       CNC2_FC_V2/LocalBusBridge_1/lb_CS_n_lb_RD_n_AND_11_o1
    SLICE_X37Y39.A3      net (fanout=16)       0.550   CNC2_FC_V2/LocalBusBridge_1/lb_CS_n_lb_RD_n_AND_11_o
    SLICE_X37Y39.A       Tilo                  0.259   CNC2_FC_V2/SCANHEAD_Partition_1/Laser_Partition_1/m_QswitchDelay<6>
                                                       CNC2_FC_V2/ibus_DataIn<15>LogicTrst1
    SLICE_X6Y59.DX       net (fanout=120)      7.376   CNC2_FC_V2/ibus_DataIn<15>
    SLICE_X6Y59.CLK      Tds                   0.308   CNC2_FC_V2/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[2].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/N257
                                                       CNC2_FC_V2/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[2].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram44/DP
    -------------------------------------------------  ---------------------------
    Total                                     12.622ns (1.219ns logic, 11.403ns route)
                                                       (9.7% logic, 90.3% route)

--------------------------------------------------------------------------------

Paths for end point CNC2_FC_V2/DDA_Partition_1/G1.Channel[1].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram5_RAMA (SLICE_X2Y3.AX), 8 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.229ns (requirement - (data path - clock path skew + uncertainty))
  Source:               LocalBusBridgeAleDec_inst/m_ClientCSn (FF)
  Destination:          CNC2_FC_V2/DDA_Partition_1/G1.Channel[1].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram5_RAMA (RAM)
  Requirement:          12.500ns
  Data Path Delay:      12.768ns (Levels of Logic = 3)
  Clock Path Skew:      1.907ns (1.434 - -0.473)
  Source Clock:         BUFG_CLK_80MHz rising at 12.500ns
  Destination Clock:    BUFG_CLK_40MHz rising at 25.000ns
  Clock Uncertainty:    0.410ns

  Clock Uncertainty:          0.410ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: LocalBusBridgeAleDec_inst/m_ClientCSn to CNC2_FC_V2/DDA_Partition_1/G1.Channel[1].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram5_RAMA
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y56.AQ      Tcko                  0.408   LocalBusBridgeAleDec_inst/m_ClientCSn
                                                       LocalBusBridgeAleDec_inst/m_ClientCSn
    SLICE_X37Y36.B4      net (fanout=19)       2.958   LocalBusBridgeAleDec_inst/m_ClientCSn
    SLICE_X37Y36.B       Tilo                  0.259   SRIPartition_1/Com_Select<1>
                                                       AddressDecoder_inst/oADDRDEC_CS2n
    SLICE_X37Y40.A5      net (fanout=11)       0.637   AddressDecoderCS2n
    SLICE_X37Y40.A       Tilo                  0.259   SRIPartition_1/LocalBusBridgeSRI_1/m_ibus_RD
                                                       SRIPartition_1/LocalBusBridgeSRI_1/lb_CS_n_lb_RD_n_AND_373_o1
    SLICE_X29Y44.A6      net (fanout=16)       1.078   SRIPartition_1/LocalBusBridgeSRI_1/lb_CS_n_lb_RD_n_AND_373_o
    SLICE_X29Y44.A       Tilo                  0.259   CNC2_FC_V2/SPI_DAC_Partition_1/SPI_DAC_IBusStop_1/m_DAC0OutRangeOpt<2>
                                                       CNC2_FC_V2/ibus_DataIn<0>LogicTrst1
    SLICE_X2Y3.AX        net (fanout=129)      6.726   CNC2_FC_V2/ibus_DataIn<0>
    SLICE_X2Y3.CLK       Tds                   0.184   CNC2_FC_V2/DDA_Partition_1/G1.Channel[1].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram5_RAMD_O
                                                       CNC2_FC_V2/DDA_Partition_1/G1.Channel[1].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram5_RAMA
    -------------------------------------------------  ---------------------------
    Total                                     12.768ns (1.369ns logic, 11.399ns route)
                                                       (10.7% logic, 89.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.288ns (requirement - (data path - clock path skew + uncertainty))
  Source:               LocalBusBridgeAleDec_inst/m_ClientRDn (FF)
  Destination:          CNC2_FC_V2/DDA_Partition_1/G1.Channel[1].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram5_RAMA (RAM)
  Requirement:          12.500ns
  Data Path Delay:      12.705ns (Levels of Logic = 2)
  Clock Path Skew:      1.903ns (1.434 - -0.469)
  Source Clock:         BUFG_CLK_80MHz rising at 12.500ns
  Destination Clock:    BUFG_CLK_40MHz rising at 25.000ns
  Clock Uncertainty:    0.410ns

  Clock Uncertainty:          0.410ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: LocalBusBridgeAleDec_inst/m_ClientRDn to CNC2_FC_V2/DDA_Partition_1/G1.Channel[1].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram5_RAMA
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y40.DQ      Tcko                  0.447   LocalBusBridgeAleDec_inst/m_ClientRDn
                                                       LocalBusBridgeAleDec_inst/m_ClientRDn
    SLICE_X36Y40.B5      net (fanout=3)        3.477   LocalBusBridgeAleDec_inst/m_ClientRDn
    SLICE_X36Y40.B       Tilo                  0.205   CNC2_FC_V2/LocalBusBridge_1/m_last_ibus_RD
                                                       CNC2_FC_V2/LocalBusBridge_1/lb_CS_n_lb_RD_n_AND_11_o1
    SLICE_X29Y44.A1      net (fanout=16)       1.407   CNC2_FC_V2/LocalBusBridge_1/lb_CS_n_lb_RD_n_AND_11_o
    SLICE_X29Y44.A       Tilo                  0.259   CNC2_FC_V2/SPI_DAC_Partition_1/SPI_DAC_IBusStop_1/m_DAC0OutRangeOpt<2>
                                                       CNC2_FC_V2/ibus_DataIn<0>LogicTrst1
    SLICE_X2Y3.AX        net (fanout=129)      6.726   CNC2_FC_V2/ibus_DataIn<0>
    SLICE_X2Y3.CLK       Tds                   0.184   CNC2_FC_V2/DDA_Partition_1/G1.Channel[1].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram5_RAMD_O
                                                       CNC2_FC_V2/DDA_Partition_1/G1.Channel[1].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram5_RAMA
    -------------------------------------------------  ---------------------------
    Total                                     12.705ns (1.095ns logic, 11.610ns route)
                                                       (8.6% logic, 91.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.799ns (requirement - (data path - clock path skew + uncertainty))
  Source:               LocalBusBridgeAleDec_inst/m_ClientCSn (FF)
  Destination:          CNC2_FC_V2/DDA_Partition_1/G1.Channel[1].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram5_RAMA (RAM)
  Requirement:          12.500ns
  Data Path Delay:      12.198ns (Levels of Logic = 3)
  Clock Path Skew:      1.907ns (1.434 - -0.473)
  Source Clock:         BUFG_CLK_80MHz rising at 12.500ns
  Destination Clock:    BUFG_CLK_40MHz rising at 25.000ns
  Clock Uncertainty:    0.410ns

  Clock Uncertainty:          0.410ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: LocalBusBridgeAleDec_inst/m_ClientCSn to CNC2_FC_V2/DDA_Partition_1/G1.Channel[1].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram5_RAMA
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y56.AQ      Tcko                  0.408   LocalBusBridgeAleDec_inst/m_ClientCSn
                                                       LocalBusBridgeAleDec_inst/m_ClientCSn
    SLICE_X41Y41.A4      net (fanout=19)       2.008   LocalBusBridgeAleDec_inst/m_ClientCSn
    SLICE_X41Y41.A       Tilo                  0.259   CNC2_FC_V2/SCANHEAD_Partition_1/Laser_Partition_1/m_LaserOffDelay<15>
                                                       AddressDecoder_inst/oADDRDEC_CS0n
    SLICE_X36Y40.B3      net (fanout=10)       0.742   AddressDecoderCS0n
    SLICE_X36Y40.B       Tilo                  0.205   CNC2_FC_V2/LocalBusBridge_1/m_last_ibus_RD
                                                       CNC2_FC_V2/LocalBusBridge_1/lb_CS_n_lb_RD_n_AND_11_o1
    SLICE_X29Y44.A1      net (fanout=16)       1.407   CNC2_FC_V2/LocalBusBridge_1/lb_CS_n_lb_RD_n_AND_11_o
    SLICE_X29Y44.A       Tilo                  0.259   CNC2_FC_V2/SPI_DAC_Partition_1/SPI_DAC_IBusStop_1/m_DAC0OutRangeOpt<2>
                                                       CNC2_FC_V2/ibus_DataIn<0>LogicTrst1
    SLICE_X2Y3.AX        net (fanout=129)      6.726   CNC2_FC_V2/ibus_DataIn<0>
    SLICE_X2Y3.CLK       Tds                   0.184   CNC2_FC_V2/DDA_Partition_1/G1.Channel[1].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram5_RAMD_O
                                                       CNC2_FC_V2/DDA_Partition_1/G1.Channel[1].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram5_RAMA
    -------------------------------------------------  ---------------------------
    Total                                     12.198ns (1.315ns logic, 10.883ns route)
                                                       (10.8% logic, 89.2% route)

--------------------------------------------------------------------------------

Paths for end point CNC2_FC_V2/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[1].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram25_RAMA (SLICE_X6Y62.CE), 18 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.330ns (requirement - (data path - clock path skew + uncertainty))
  Source:               LocalBusBridgeAleDec_inst/m_ClientCSn (FF)
  Destination:          CNC2_FC_V2/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[1].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram25_RAMA (RAM)
  Requirement:          12.500ns
  Data Path Delay:      12.632ns (Levels of Logic = 5)
  Clock Path Skew:      1.872ns (1.399 - -0.473)
  Source Clock:         BUFG_CLK_80MHz rising at 12.500ns
  Destination Clock:    BUFG_CLK_40MHz rising at 25.000ns
  Clock Uncertainty:    0.410ns

  Clock Uncertainty:          0.410ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: LocalBusBridgeAleDec_inst/m_ClientCSn to CNC2_FC_V2/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[1].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram25_RAMA
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y56.AQ      Tcko                  0.408   LocalBusBridgeAleDec_inst/m_ClientCSn
                                                       LocalBusBridgeAleDec_inst/m_ClientCSn
    SLICE_X41Y41.A4      net (fanout=19)       2.008   LocalBusBridgeAleDec_inst/m_ClientCSn
    SLICE_X41Y41.A       Tilo                  0.259   CNC2_FC_V2/SCANHEAD_Partition_1/Laser_Partition_1/m_LaserOffDelay<15>
                                                       AddressDecoder_inst/oADDRDEC_CS0n
    SLICE_X41Y44.C3      net (fanout=10)       0.675   AddressDecoderCS0n
    SLICE_X41Y44.C       Tilo                  0.259   CNC2_FC_V2/LocalBusBridge_1/Mmux_m_BusDataOut[15]_IBUS_Address[9]_mux_31_OUT154
                                                       CNC2_FC_V2/SCANHEAD_Partition_1/Mmux_Laser_Select1
    SLICE_X47Y48.B4      net (fanout=25)       1.238   CNC2_FC_V2/SCANHEAD_Partition_1/Laser_Select
    SLICE_X47Y48.B       Tilo                  0.259   CNC2_FC_V2/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[1].DDACmdFIFO/m_CommittedCount<1>
                                                       CNC2_FC_V2/SCANHEAD_Partition_1/Laser_Partition_1/Mmux_m_DDACmdLoad2
    SLICE_X36Y58.A1      net (fanout=5)        1.599   CNC2_FC_V2/SCANHEAD_Partition_1/Laser_Partition_1/m_DDACmdLoad<1>
    SLICE_X36Y58.A       Tilo                  0.205   CNC2_FC_V2/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[1].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/write_ctrl7
                                                       CNC2_FC_V2/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[1].DDACmdFIFO/m_RAMWriteEnable1
    SLICE_X36Y58.B4      net (fanout=7)        0.384   CNC2_FC_V2/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[1].DDACmdFIFO/m_RAMWriteEnable
    SLICE_X36Y58.BMUX    Tilo                  0.251   CNC2_FC_V2/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[1].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/write_ctrl7
                                                       CNC2_FC_V2/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[1].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/write_ctrl
    SLICE_X6Y62.CE       net (fanout=6)        4.783   CNC2_FC_V2/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[1].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/write_ctrl
    SLICE_X6Y62.CLK      Tceck                 0.304   CNC2_FC_V2/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[1].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram25_RAMD_O
                                                       CNC2_FC_V2/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[1].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram25_RAMA
    -------------------------------------------------  ---------------------------
    Total                                     12.632ns (1.945ns logic, 10.687ns route)
                                                       (15.4% logic, 84.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     10.979ns (requirement - (data path - clock path skew + uncertainty))
  Source:               CNC2_FC_V2/LocalBusBridge_1/m_ibus_WE (FF)
  Destination:          CNC2_FC_V2/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[1].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram25_RAMA (RAM)
  Requirement:          25.000ns
  Data Path Delay:      14.072ns (Levels of Logic = 5)
  Clock Path Skew:      0.086ns (0.595 - 0.509)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_40MHz rising at 25.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: CNC2_FC_V2/LocalBusBridge_1/m_ibus_WE to CNC2_FC_V2/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[1].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram25_RAMA
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y41.AQ      Tcko                  0.408   CNC2_FC_V2/LocalBusBridge_1/m_ibus_WE
                                                       CNC2_FC_V2/LocalBusBridge_1/m_ibus_WE
    SLICE_X37Y33.B1      net (fanout=35)       1.723   CNC2_FC_V2/LocalBusBridge_1/m_ibus_WE
    SLICE_X37Y33.B       Tilo                  0.259   CNC2_FC_V2/m_last_Led_Request
                                                       CNC2_FC_V2/LocalBusBridge_1/IBUS_Write1
    SLICE_X51Y48.B4      net (fanout=15)       2.934   CNC2_FC_V2/ibus_Write
    SLICE_X51Y48.B       Tilo                  0.259   CNC2_FC_V2/Encoder_Partition_1/G1.Channel[4].Receiver/Controller/m_CountDown
                                                       CNC2_FC_V2/SCANHEAD_Partition_1/Laser_Partition_1/Mmux_m_DDACmdLoad2_SW1
    SLICE_X47Y48.B6      net (fanout=1)        0.704   N1821
    SLICE_X47Y48.B       Tilo                  0.259   CNC2_FC_V2/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[1].DDACmdFIFO/m_CommittedCount<1>
                                                       CNC2_FC_V2/SCANHEAD_Partition_1/Laser_Partition_1/Mmux_m_DDACmdLoad2
    SLICE_X36Y58.A1      net (fanout=5)        1.599   CNC2_FC_V2/SCANHEAD_Partition_1/Laser_Partition_1/m_DDACmdLoad<1>
    SLICE_X36Y58.A       Tilo                  0.205   CNC2_FC_V2/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[1].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/write_ctrl7
                                                       CNC2_FC_V2/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[1].DDACmdFIFO/m_RAMWriteEnable1
    SLICE_X36Y58.B4      net (fanout=7)        0.384   CNC2_FC_V2/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[1].DDACmdFIFO/m_RAMWriteEnable
    SLICE_X36Y58.BMUX    Tilo                  0.251   CNC2_FC_V2/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[1].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/write_ctrl7
                                                       CNC2_FC_V2/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[1].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/write_ctrl
    SLICE_X6Y62.CE       net (fanout=6)        4.783   CNC2_FC_V2/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[1].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/write_ctrl
    SLICE_X6Y62.CLK      Tceck                 0.304   CNC2_FC_V2/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[1].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram25_RAMD_O
                                                       CNC2_FC_V2/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[1].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram25_RAMA
    -------------------------------------------------  ---------------------------
    Total                                     14.072ns (1.945ns logic, 12.127ns route)
                                                       (13.8% logic, 86.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     11.076ns (requirement - (data path - clock path skew + uncertainty))
  Source:               CNC2_FC_V2/LocalBusBridge_1/m_last_ibus_WE (FF)
  Destination:          CNC2_FC_V2/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[1].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram25_RAMA (RAM)
  Requirement:          25.000ns
  Data Path Delay:      13.967ns (Levels of Logic = 5)
  Clock Path Skew:      0.078ns (0.595 - 0.517)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_40MHz rising at 25.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: CNC2_FC_V2/LocalBusBridge_1/m_last_ibus_WE to CNC2_FC_V2/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[1].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram25_RAMA
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y44.DQ      Tcko                  0.391   CNC2_FC_V2/LocalBusBridge_1/m_last_ibus_WE
                                                       CNC2_FC_V2/LocalBusBridge_1/m_last_ibus_WE
    SLICE_X37Y33.B4      net (fanout=34)       1.635   CNC2_FC_V2/LocalBusBridge_1/m_last_ibus_WE
    SLICE_X37Y33.B       Tilo                  0.259   CNC2_FC_V2/m_last_Led_Request
                                                       CNC2_FC_V2/LocalBusBridge_1/IBUS_Write1
    SLICE_X51Y48.B4      net (fanout=15)       2.934   CNC2_FC_V2/ibus_Write
    SLICE_X51Y48.B       Tilo                  0.259   CNC2_FC_V2/Encoder_Partition_1/G1.Channel[4].Receiver/Controller/m_CountDown
                                                       CNC2_FC_V2/SCANHEAD_Partition_1/Laser_Partition_1/Mmux_m_DDACmdLoad2_SW1
    SLICE_X47Y48.B6      net (fanout=1)        0.704   N1821
    SLICE_X47Y48.B       Tilo                  0.259   CNC2_FC_V2/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[1].DDACmdFIFO/m_CommittedCount<1>
                                                       CNC2_FC_V2/SCANHEAD_Partition_1/Laser_Partition_1/Mmux_m_DDACmdLoad2
    SLICE_X36Y58.A1      net (fanout=5)        1.599   CNC2_FC_V2/SCANHEAD_Partition_1/Laser_Partition_1/m_DDACmdLoad<1>
    SLICE_X36Y58.A       Tilo                  0.205   CNC2_FC_V2/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[1].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/write_ctrl7
                                                       CNC2_FC_V2/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[1].DDACmdFIFO/m_RAMWriteEnable1
    SLICE_X36Y58.B4      net (fanout=7)        0.384   CNC2_FC_V2/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[1].DDACmdFIFO/m_RAMWriteEnable
    SLICE_X36Y58.BMUX    Tilo                  0.251   CNC2_FC_V2/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[1].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/write_ctrl7
                                                       CNC2_FC_V2/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[1].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/write_ctrl
    SLICE_X6Y62.CE       net (fanout=6)        4.783   CNC2_FC_V2/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[1].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/write_ctrl
    SLICE_X6Y62.CLK      Tceck                 0.304   CNC2_FC_V2/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[1].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram25_RAMD_O
                                                       CNC2_FC_V2/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[1].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram25_RAMA
    -------------------------------------------------  ---------------------------
    Total                                     13.967ns (1.928ns logic, 12.039ns route)
                                                       (13.8% logic, 86.2% route)

--------------------------------------------------------------------------------

Hold Paths: TS_g_clk = PERIOD TIMEGRP "g_clk" 25 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point CNC2_FC_V2/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram26_RAMB (SLICE_X30Y46.BX), 8 paths
--------------------------------------------------------------------------------
Slack (hold path):      0.012ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SRIPartition_1/LocalBusBridgeSRI_1/m_BusDataOut_10 (FF)
  Destination:          CNC2_FC_V2/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram26_RAMB (RAM)
  Requirement:          0.000ns
  Data Path Delay:      1.838ns (Levels of Logic = 1)
  Clock Path Skew:      1.416ns (1.078 - -0.338)
  Source Clock:         BUFG_CLK_80MHz rising at 25.000ns
  Destination Clock:    BUFG_CLK_40MHz rising at 25.000ns
  Clock Uncertainty:    0.410ns

  Clock Uncertainty:          0.410ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: SRIPartition_1/LocalBusBridgeSRI_1/m_BusDataOut_10 to CNC2_FC_V2/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram26_RAMB
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y36.BQ      Tcko                  0.198   SRIPartition_1/LocalBusBridgeSRI_1/m_BusDataOut<11>
                                                       SRIPartition_1/LocalBusBridgeSRI_1/m_BusDataOut_10
    SLICE_X31Y50.A1      net (fanout=1)        1.117   SRIPartition_1/LocalBusBridgeSRI_1/m_BusDataOut<10>
    SLICE_X31Y50.A       Tilo                  0.156   SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_DIA2<10>
                                                       CNC2_FC_V2/ibus_DataIn<10>LogicTrst1
    SLICE_X30Y46.BX      net (fanout=114)      0.478   CNC2_FC_V2/ibus_DataIn<10>
    SLICE_X30Y46.CLK     Tdh         (-Th)     0.111   CNC2_FC_V2/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram26_RAMD_O
                                                       CNC2_FC_V2/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram26_RAMB
    -------------------------------------------------  ---------------------------
    Total                                      1.838ns (0.243ns logic, 1.595ns route)
                                                       (13.2% logic, 86.8% route)

--------------------------------------------------------------------------------
Slack (hold path):      1.348ns (requirement - (clock path skew + uncertainty - data path))
  Source:               LocalBusBridgeAleDec_inst/m_ClientRDn (FF)
  Destination:          CNC2_FC_V2/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram26_RAMB (RAM)
  Requirement:          0.000ns
  Data Path Delay:      3.096ns (Levels of Logic = 2)
  Clock Path Skew:      1.338ns (1.078 - -0.260)
  Source Clock:         BUFG_CLK_80MHz rising at 25.000ns
  Destination Clock:    BUFG_CLK_40MHz rising at 25.000ns
  Clock Uncertainty:    0.410ns

  Clock Uncertainty:          0.410ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: LocalBusBridgeAleDec_inst/m_ClientRDn to CNC2_FC_V2/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram26_RAMB
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y40.DQ      Tcko                  0.234   LocalBusBridgeAleDec_inst/m_ClientRDn
                                                       LocalBusBridgeAleDec_inst/m_ClientRDn
    SLICE_X37Y40.A3      net (fanout=3)        1.514   LocalBusBridgeAleDec_inst/m_ClientRDn
    SLICE_X37Y40.A       Tilo                  0.156   SRIPartition_1/LocalBusBridgeSRI_1/m_ibus_RD
                                                       SRIPartition_1/LocalBusBridgeSRI_1/lb_CS_n_lb_RD_n_AND_373_o1
    SLICE_X31Y50.A6      net (fanout=16)       0.669   SRIPartition_1/LocalBusBridgeSRI_1/lb_CS_n_lb_RD_n_AND_373_o
    SLICE_X31Y50.A       Tilo                  0.156   SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_DIA2<10>
                                                       CNC2_FC_V2/ibus_DataIn<10>LogicTrst1
    SLICE_X30Y46.BX      net (fanout=114)      0.478   CNC2_FC_V2/ibus_DataIn<10>
    SLICE_X30Y46.CLK     Tdh         (-Th)     0.111   CNC2_FC_V2/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram26_RAMD_O
                                                       CNC2_FC_V2/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram26_RAMB
    -------------------------------------------------  ---------------------------
    Total                                      3.096ns (0.435ns logic, 2.661ns route)
                                                       (14.1% logic, 85.9% route)

--------------------------------------------------------------------------------
Slack (hold path):      1.393ns (requirement - (clock path skew + uncertainty - data path))
  Source:               CNC2_FC_V2/LocalBusBridge_1/m_BusDataOut_10 (FF)
  Destination:          CNC2_FC_V2/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram26_RAMB (RAM)
  Requirement:          0.000ns
  Data Path Delay:      1.388ns (Levels of Logic = 1)
  Clock Path Skew:      -0.005ns (0.085 - 0.090)
  Source Clock:         BUFG_CLK_40MHz rising at 25.000ns
  Destination Clock:    BUFG_CLK_40MHz rising at 25.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: CNC2_FC_V2/LocalBusBridge_1/m_BusDataOut_10 to CNC2_FC_V2/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram26_RAMB
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y47.AQ      Tcko                  0.198   CNC2_FC_V2/LocalBusBridge_1/m_BusDataOut<10>
                                                       CNC2_FC_V2/LocalBusBridge_1/m_BusDataOut_10
    SLICE_X31Y50.A2      net (fanout=1)        0.667   CNC2_FC_V2/LocalBusBridge_1/m_BusDataOut<10>
    SLICE_X31Y50.A       Tilo                  0.156   SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_DIA2<10>
                                                       CNC2_FC_V2/ibus_DataIn<10>LogicTrst1
    SLICE_X30Y46.BX      net (fanout=114)      0.478   CNC2_FC_V2/ibus_DataIn<10>
    SLICE_X30Y46.CLK     Tdh         (-Th)     0.111   CNC2_FC_V2/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram26_RAMD_O
                                                       CNC2_FC_V2/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram26_RAMB
    -------------------------------------------------  ---------------------------
    Total                                      1.388ns (0.243ns logic, 1.145ns route)
                                                       (17.5% logic, 82.5% route)

--------------------------------------------------------------------------------

Paths for end point CNC2_FC_V2/SPI_DAC_Partition_1/SPI_DAC_IBusStop_1/m_DAC2Value_13 (SLICE_X32Y48.A1), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.032ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SRIPartition_1/LocalBusBridgeSRI_1/m_BusDataOut_13 (FF)
  Destination:          CNC2_FC_V2/SPI_DAC_Partition_1/SPI_DAC_IBusStop_1/m_DAC2Value_13 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.825ns (Levels of Logic = 1)
  Clock Path Skew:      1.383ns (1.076 - -0.307)
  Source Clock:         BUFG_CLK_80MHz rising at 25.000ns
  Destination Clock:    BUFG_CLK_40MHz rising at 25.000ns
  Clock Uncertainty:    0.410ns

  Clock Uncertainty:          0.410ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: SRIPartition_1/LocalBusBridgeSRI_1/m_BusDataOut_13 to CNC2_FC_V2/SPI_DAC_Partition_1/SPI_DAC_IBusStop_1/m_DAC2Value_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y40.CQ      Tcko                  0.200   SRIPartition_1/LocalBusBridgeSRI_1/m_BusDataOut<13>
                                                       SRIPartition_1/LocalBusBridgeSRI_1/m_BusDataOut_13
    SLICE_X32Y48.A1      net (fanout=1)        1.435   SRIPartition_1/LocalBusBridgeSRI_1/m_BusDataOut<13>
    SLICE_X32Y48.CLK     Tah         (-Th)    -0.190   CNC2_FC_V2/SPI_DAC_Partition_1/SPI_DAC_IBusStop_1/m_DAC2Value<15>
                                                       CNC2_FC_V2/ibus_DataIn<13>LogicTrst1
                                                       CNC2_FC_V2/SPI_DAC_Partition_1/SPI_DAC_IBusStop_1/m_DAC2Value_13
    -------------------------------------------------  ---------------------------
    Total                                      1.825ns (0.390ns logic, 1.435ns route)
                                                       (21.4% logic, 78.6% route)

--------------------------------------------------------------------------------

Paths for end point CNC2_FC_V2/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram31_RAMB (SLICE_X34Y45.BX), 8 paths
--------------------------------------------------------------------------------
Slack (hold path):      0.064ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SRIPartition_1/LocalBusBridgeSRI_1/m_BusDataOut_10 (FF)
  Destination:          CNC2_FC_V2/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram31_RAMB (RAM)
  Requirement:          0.000ns
  Data Path Delay:      1.906ns (Levels of Logic = 1)
  Clock Path Skew:      1.432ns (1.094 - -0.338)
  Source Clock:         BUFG_CLK_80MHz rising at 25.000ns
  Destination Clock:    BUFG_CLK_40MHz rising at 25.000ns
  Clock Uncertainty:    0.410ns

  Clock Uncertainty:          0.410ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: SRIPartition_1/LocalBusBridgeSRI_1/m_BusDataOut_10 to CNC2_FC_V2/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram31_RAMB
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y36.BQ      Tcko                  0.198   SRIPartition_1/LocalBusBridgeSRI_1/m_BusDataOut<11>
                                                       SRIPartition_1/LocalBusBridgeSRI_1/m_BusDataOut_10
    SLICE_X31Y50.A1      net (fanout=1)        1.117   SRIPartition_1/LocalBusBridgeSRI_1/m_BusDataOut<10>
    SLICE_X31Y50.A       Tilo                  0.156   SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_DIA2<10>
                                                       CNC2_FC_V2/ibus_DataIn<10>LogicTrst1
    SLICE_X34Y45.BX      net (fanout=114)      0.546   CNC2_FC_V2/ibus_DataIn<10>
    SLICE_X34Y45.CLK     Tdh         (-Th)     0.111   CNC2_FC_V2/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram31_RAMD_O
                                                       CNC2_FC_V2/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram31_RAMB
    -------------------------------------------------  ---------------------------
    Total                                      1.906ns (0.243ns logic, 1.663ns route)
                                                       (12.7% logic, 87.3% route)

--------------------------------------------------------------------------------
Slack (hold path):      1.400ns (requirement - (clock path skew + uncertainty - data path))
  Source:               LocalBusBridgeAleDec_inst/m_ClientRDn (FF)
  Destination:          CNC2_FC_V2/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram31_RAMB (RAM)
  Requirement:          0.000ns
  Data Path Delay:      3.164ns (Levels of Logic = 2)
  Clock Path Skew:      1.354ns (1.094 - -0.260)
  Source Clock:         BUFG_CLK_80MHz rising at 25.000ns
  Destination Clock:    BUFG_CLK_40MHz rising at 25.000ns
  Clock Uncertainty:    0.410ns

  Clock Uncertainty:          0.410ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: LocalBusBridgeAleDec_inst/m_ClientRDn to CNC2_FC_V2/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram31_RAMB
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y40.DQ      Tcko                  0.234   LocalBusBridgeAleDec_inst/m_ClientRDn
                                                       LocalBusBridgeAleDec_inst/m_ClientRDn
    SLICE_X37Y40.A3      net (fanout=3)        1.514   LocalBusBridgeAleDec_inst/m_ClientRDn
    SLICE_X37Y40.A       Tilo                  0.156   SRIPartition_1/LocalBusBridgeSRI_1/m_ibus_RD
                                                       SRIPartition_1/LocalBusBridgeSRI_1/lb_CS_n_lb_RD_n_AND_373_o1
    SLICE_X31Y50.A6      net (fanout=16)       0.669   SRIPartition_1/LocalBusBridgeSRI_1/lb_CS_n_lb_RD_n_AND_373_o
    SLICE_X31Y50.A       Tilo                  0.156   SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_DIA2<10>
                                                       CNC2_FC_V2/ibus_DataIn<10>LogicTrst1
    SLICE_X34Y45.BX      net (fanout=114)      0.546   CNC2_FC_V2/ibus_DataIn<10>
    SLICE_X34Y45.CLK     Tdh         (-Th)     0.111   CNC2_FC_V2/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram31_RAMD_O
                                                       CNC2_FC_V2/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram31_RAMB
    -------------------------------------------------  ---------------------------
    Total                                      3.164ns (0.435ns logic, 2.729ns route)
                                                       (13.7% logic, 86.3% route)

--------------------------------------------------------------------------------
Slack (hold path):      1.445ns (requirement - (clock path skew + uncertainty - data path))
  Source:               CNC2_FC_V2/LocalBusBridge_1/m_BusDataOut_10 (FF)
  Destination:          CNC2_FC_V2/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram31_RAMB (RAM)
  Requirement:          0.000ns
  Data Path Delay:      1.456ns (Levels of Logic = 1)
  Clock Path Skew:      0.011ns (0.101 - 0.090)
  Source Clock:         BUFG_CLK_40MHz rising at 25.000ns
  Destination Clock:    BUFG_CLK_40MHz rising at 25.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: CNC2_FC_V2/LocalBusBridge_1/m_BusDataOut_10 to CNC2_FC_V2/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram31_RAMB
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y47.AQ      Tcko                  0.198   CNC2_FC_V2/LocalBusBridge_1/m_BusDataOut<10>
                                                       CNC2_FC_V2/LocalBusBridge_1/m_BusDataOut_10
    SLICE_X31Y50.A2      net (fanout=1)        0.667   CNC2_FC_V2/LocalBusBridge_1/m_BusDataOut<10>
    SLICE_X31Y50.A       Tilo                  0.156   SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_DIA2<10>
                                                       CNC2_FC_V2/ibus_DataIn<10>LogicTrst1
    SLICE_X34Y45.BX      net (fanout=114)      0.546   CNC2_FC_V2/ibus_DataIn<10>
    SLICE_X34Y45.CLK     Tdh         (-Th)     0.111   CNC2_FC_V2/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram31_RAMD_O
                                                       CNC2_FC_V2/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram31_RAMB
    -------------------------------------------------  ---------------------------
    Total                                      1.456ns (0.243ns logic, 1.213ns route)
                                                       (16.7% logic, 83.3% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_g_clk = PERIOD TIMEGRP "g_clk" 25 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 9.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 25.000ns
  Low pulse: 12.500ns
  Low pulse limit: 8.000ns (Tdcmpw_CLKIN_25_50)
  Physical resource: DCM_SP_inst_40MHz/CLKIN
  Logical resource: DCM_SP_inst_40MHz/CLKIN
  Location pin: DCM_X0Y2.CLKIN
  Clock network: DCM_SP_inst_40MHz_ML_NEW_DIVCLK
--------------------------------------------------------------------------------
Slack: 9.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 25.000ns
  High pulse: 12.500ns
  High pulse limit: 8.000ns (Tdcmpw_CLKIN_25_50)
  Physical resource: DCM_SP_inst_40MHz/CLKIN
  Logical resource: DCM_SP_inst_40MHz/CLKIN
  Location pin: DCM_X0Y2.CLKIN
  Clock network: DCM_SP_inst_40MHz_ML_NEW_DIVCLK
--------------------------------------------------------------------------------
Slack: 9.830ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 2.670ns (374.532MHz) (Tdcmper_CLKOUT)
  Physical resource: DCM_SP_inst_40MHz/CLK2X
  Logical resource: DCM_SP_inst_40MHz/CLK2X
  Location pin: DCM_X0Y2.CLK2X
  Clock network: CLK_80MHz
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_CLK_80MHz = PERIOD TIMEGRP "CLK_80MHz" TS_g_clk / 2 HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 871568 paths analyzed, 19691 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  12.302ns.
--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/m_CLK_Counter_30 (SLICE_X7Y74.SR), 13 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.198ns (requirement - (data path - clock path skew + uncertainty))
  Source:               startup_reset (FF)
  Destination:          SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/m_CLK_Counter_30 (FF)
  Requirement:          12.500ns
  Data Path Delay:      9.714ns (Levels of Logic = 1)
  Clock Path Skew:      -2.178ns (-0.180 - 1.998)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_80MHz rising at 12.500ns
  Clock Uncertainty:    0.410ns

  Clock Uncertainty:          0.410ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: startup_reset to SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/m_CLK_Counter_30
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y16.AQ      Tcko                  0.391   startup_reset
                                                       startup_reset
    SLICE_X22Y49.B6      net (fanout=1180)     4.724   startup_reset
    SLICE_X22Y49.B       Tilo                  0.203   SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Protocol_Modbus_1/Filter_iBitData/FILTER_ResetI_inv
                                                       SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Protocol_Modbus_1/iResetI_inv1
    SLICE_X7Y74.SR       net (fanout=152)      4.107   SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Protocol_Modbus_1/Filter_iBitData/FILTER_ResetI_inv
    SLICE_X7Y74.CLK      Trck                  0.289   SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/m_CLK_Counter<30>
                                                       SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/m_CLK_Counter_30
    -------------------------------------------------  ---------------------------
    Total                                      9.714ns (0.883ns logic, 8.831ns route)
                                                       (9.1% logic, 90.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.054ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_BRAMBState_FSM_FFd4 (FF)
  Destination:          SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/m_CLK_Counter_30 (FF)
  Requirement:          12.500ns
  Data Path Delay:      7.299ns (Levels of Logic = 3)
  Clock Path Skew:      0.113ns (0.502 - 0.389)
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_80MHz rising at 12.500ns
  Clock Uncertainty:    0.260ns

  Clock Uncertainty:          0.260ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_BRAMBState_FSM_FFd4 to SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/m_CLK_Counter_30
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y50.DQ      Tcko                  0.408   SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_BRAMBState_FSM_FFd4
                                                       SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_BRAMBState_FSM_FFd4
    SLICE_X25Y52.B2      net (fanout=76)       0.688   SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_BRAMBState_FSM_FFd4
    SLICE_X25Y52.B       Tilo                  0.259   SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Protocol_Modbus_1/m_TimeOutCount[31]_PWR_190_o_not_equal_108_o4
                                                       SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_BRAMBState_FSM_FFd1-In311
    SLICE_X25Y52.A5      net (fanout=7)        0.207   SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_BRAMBState_FSM_FFd1-In1
    SLICE_X25Y52.A       Tilo                  0.259   SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Protocol_Modbus_1/m_TimeOutCount[31]_PWR_190_o_not_equal_108_o4
                                                       SRIPartition_1/G1.Channel[2].SRIComPartition_1/BlockRAMB_IDLE1
    SLICE_X22Y49.B2      net (fanout=13)       0.879   SRIPartition_1/G1.Channel[2].SRIComPartition_1/BlockRAMB_IDLE
    SLICE_X22Y49.B       Tilo                  0.203   SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Protocol_Modbus_1/Filter_iBitData/FILTER_ResetI_inv
                                                       SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Protocol_Modbus_1/iResetI_inv1
    SLICE_X7Y74.SR       net (fanout=152)      4.107   SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Protocol_Modbus_1/Filter_iBitData/FILTER_ResetI_inv
    SLICE_X7Y74.CLK      Trck                  0.289   SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/m_CLK_Counter<30>
                                                       SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/m_CLK_Counter_30
    -------------------------------------------------  ---------------------------
    Total                                      7.299ns (1.418ns logic, 5.881ns route)
                                                       (19.4% logic, 80.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.173ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_BRAMBState_FSM_FFd2_1 (FF)
  Destination:          SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/m_CLK_Counter_30 (FF)
  Requirement:          12.500ns
  Data Path Delay:      7.172ns (Levels of Logic = 3)
  Clock Path Skew:      0.105ns (0.502 - 0.397)
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_80MHz rising at 12.500ns
  Clock Uncertainty:    0.260ns

  Clock Uncertainty:          0.260ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_BRAMBState_FSM_FFd2_1 to SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/m_CLK_Counter_30
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y52.BQ      Tcko                  0.447   SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_BRAMBState_FSM_FFd2_1
                                                       SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_BRAMBState_FSM_FFd2_1
    SLICE_X25Y52.B4      net (fanout=2)        0.522   SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_BRAMBState_FSM_FFd2_1
    SLICE_X25Y52.B       Tilo                  0.259   SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Protocol_Modbus_1/m_TimeOutCount[31]_PWR_190_o_not_equal_108_o4
                                                       SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_BRAMBState_FSM_FFd1-In311
    SLICE_X25Y52.A5      net (fanout=7)        0.207   SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_BRAMBState_FSM_FFd1-In1
    SLICE_X25Y52.A       Tilo                  0.259   SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Protocol_Modbus_1/m_TimeOutCount[31]_PWR_190_o_not_equal_108_o4
                                                       SRIPartition_1/G1.Channel[2].SRIComPartition_1/BlockRAMB_IDLE1
    SLICE_X22Y49.B2      net (fanout=13)       0.879   SRIPartition_1/G1.Channel[2].SRIComPartition_1/BlockRAMB_IDLE
    SLICE_X22Y49.B       Tilo                  0.203   SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Protocol_Modbus_1/Filter_iBitData/FILTER_ResetI_inv
                                                       SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Protocol_Modbus_1/iResetI_inv1
    SLICE_X7Y74.SR       net (fanout=152)      4.107   SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Protocol_Modbus_1/Filter_iBitData/FILTER_ResetI_inv
    SLICE_X7Y74.CLK      Trck                  0.289   SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/m_CLK_Counter<30>
                                                       SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/m_CLK_Counter_30
    -------------------------------------------------  ---------------------------
    Total                                      7.172ns (1.457ns logic, 5.715ns route)
                                                       (20.3% logic, 79.7% route)

--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/m_CLK_Counter_29 (SLICE_X7Y74.SR), 13 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.218ns (requirement - (data path - clock path skew + uncertainty))
  Source:               startup_reset (FF)
  Destination:          SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/m_CLK_Counter_29 (FF)
  Requirement:          12.500ns
  Data Path Delay:      9.694ns (Levels of Logic = 1)
  Clock Path Skew:      -2.178ns (-0.180 - 1.998)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_80MHz rising at 12.500ns
  Clock Uncertainty:    0.410ns

  Clock Uncertainty:          0.410ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: startup_reset to SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/m_CLK_Counter_29
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y16.AQ      Tcko                  0.391   startup_reset
                                                       startup_reset
    SLICE_X22Y49.B6      net (fanout=1180)     4.724   startup_reset
    SLICE_X22Y49.B       Tilo                  0.203   SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Protocol_Modbus_1/Filter_iBitData/FILTER_ResetI_inv
                                                       SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Protocol_Modbus_1/iResetI_inv1
    SLICE_X7Y74.SR       net (fanout=152)      4.107   SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Protocol_Modbus_1/Filter_iBitData/FILTER_ResetI_inv
    SLICE_X7Y74.CLK      Trck                  0.269   SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/m_CLK_Counter<30>
                                                       SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/m_CLK_Counter_29
    -------------------------------------------------  ---------------------------
    Total                                      9.694ns (0.863ns logic, 8.831ns route)
                                                       (8.9% logic, 91.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.074ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_BRAMBState_FSM_FFd4 (FF)
  Destination:          SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/m_CLK_Counter_29 (FF)
  Requirement:          12.500ns
  Data Path Delay:      7.279ns (Levels of Logic = 3)
  Clock Path Skew:      0.113ns (0.502 - 0.389)
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_80MHz rising at 12.500ns
  Clock Uncertainty:    0.260ns

  Clock Uncertainty:          0.260ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_BRAMBState_FSM_FFd4 to SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/m_CLK_Counter_29
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y50.DQ      Tcko                  0.408   SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_BRAMBState_FSM_FFd4
                                                       SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_BRAMBState_FSM_FFd4
    SLICE_X25Y52.B2      net (fanout=76)       0.688   SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_BRAMBState_FSM_FFd4
    SLICE_X25Y52.B       Tilo                  0.259   SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Protocol_Modbus_1/m_TimeOutCount[31]_PWR_190_o_not_equal_108_o4
                                                       SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_BRAMBState_FSM_FFd1-In311
    SLICE_X25Y52.A5      net (fanout=7)        0.207   SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_BRAMBState_FSM_FFd1-In1
    SLICE_X25Y52.A       Tilo                  0.259   SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Protocol_Modbus_1/m_TimeOutCount[31]_PWR_190_o_not_equal_108_o4
                                                       SRIPartition_1/G1.Channel[2].SRIComPartition_1/BlockRAMB_IDLE1
    SLICE_X22Y49.B2      net (fanout=13)       0.879   SRIPartition_1/G1.Channel[2].SRIComPartition_1/BlockRAMB_IDLE
    SLICE_X22Y49.B       Tilo                  0.203   SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Protocol_Modbus_1/Filter_iBitData/FILTER_ResetI_inv
                                                       SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Protocol_Modbus_1/iResetI_inv1
    SLICE_X7Y74.SR       net (fanout=152)      4.107   SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Protocol_Modbus_1/Filter_iBitData/FILTER_ResetI_inv
    SLICE_X7Y74.CLK      Trck                  0.269   SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/m_CLK_Counter<30>
                                                       SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/m_CLK_Counter_29
    -------------------------------------------------  ---------------------------
    Total                                      7.279ns (1.398ns logic, 5.881ns route)
                                                       (19.2% logic, 80.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.193ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_BRAMBState_FSM_FFd2_1 (FF)
  Destination:          SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/m_CLK_Counter_29 (FF)
  Requirement:          12.500ns
  Data Path Delay:      7.152ns (Levels of Logic = 3)
  Clock Path Skew:      0.105ns (0.502 - 0.397)
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_80MHz rising at 12.500ns
  Clock Uncertainty:    0.260ns

  Clock Uncertainty:          0.260ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_BRAMBState_FSM_FFd2_1 to SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/m_CLK_Counter_29
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y52.BQ      Tcko                  0.447   SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_BRAMBState_FSM_FFd2_1
                                                       SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_BRAMBState_FSM_FFd2_1
    SLICE_X25Y52.B4      net (fanout=2)        0.522   SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_BRAMBState_FSM_FFd2_1
    SLICE_X25Y52.B       Tilo                  0.259   SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Protocol_Modbus_1/m_TimeOutCount[31]_PWR_190_o_not_equal_108_o4
                                                       SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_BRAMBState_FSM_FFd1-In311
    SLICE_X25Y52.A5      net (fanout=7)        0.207   SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_BRAMBState_FSM_FFd1-In1
    SLICE_X25Y52.A       Tilo                  0.259   SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Protocol_Modbus_1/m_TimeOutCount[31]_PWR_190_o_not_equal_108_o4
                                                       SRIPartition_1/G1.Channel[2].SRIComPartition_1/BlockRAMB_IDLE1
    SLICE_X22Y49.B2      net (fanout=13)       0.879   SRIPartition_1/G1.Channel[2].SRIComPartition_1/BlockRAMB_IDLE
    SLICE_X22Y49.B       Tilo                  0.203   SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Protocol_Modbus_1/Filter_iBitData/FILTER_ResetI_inv
                                                       SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Protocol_Modbus_1/iResetI_inv1
    SLICE_X7Y74.SR       net (fanout=152)      4.107   SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Protocol_Modbus_1/Filter_iBitData/FILTER_ResetI_inv
    SLICE_X7Y74.CLK      Trck                  0.269   SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/m_CLK_Counter<30>
                                                       SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/m_CLK_Counter_29
    -------------------------------------------------  ---------------------------
    Total                                      7.152ns (1.437ns logic, 5.715ns route)
                                                       (20.1% logic, 79.9% route)

--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/m_CLK_Counter_28 (SLICE_X7Y74.SR), 13 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.220ns (requirement - (data path - clock path skew + uncertainty))
  Source:               startup_reset (FF)
  Destination:          SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/m_CLK_Counter_28 (FF)
  Requirement:          12.500ns
  Data Path Delay:      9.692ns (Levels of Logic = 1)
  Clock Path Skew:      -2.178ns (-0.180 - 1.998)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_80MHz rising at 12.500ns
  Clock Uncertainty:    0.410ns

  Clock Uncertainty:          0.410ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: startup_reset to SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/m_CLK_Counter_28
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y16.AQ      Tcko                  0.391   startup_reset
                                                       startup_reset
    SLICE_X22Y49.B6      net (fanout=1180)     4.724   startup_reset
    SLICE_X22Y49.B       Tilo                  0.203   SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Protocol_Modbus_1/Filter_iBitData/FILTER_ResetI_inv
                                                       SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Protocol_Modbus_1/iResetI_inv1
    SLICE_X7Y74.SR       net (fanout=152)      4.107   SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Protocol_Modbus_1/Filter_iBitData/FILTER_ResetI_inv
    SLICE_X7Y74.CLK      Trck                  0.267   SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/m_CLK_Counter<30>
                                                       SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/m_CLK_Counter_28
    -------------------------------------------------  ---------------------------
    Total                                      9.692ns (0.861ns logic, 8.831ns route)
                                                       (8.9% logic, 91.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.076ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_BRAMBState_FSM_FFd4 (FF)
  Destination:          SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/m_CLK_Counter_28 (FF)
  Requirement:          12.500ns
  Data Path Delay:      7.277ns (Levels of Logic = 3)
  Clock Path Skew:      0.113ns (0.502 - 0.389)
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_80MHz rising at 12.500ns
  Clock Uncertainty:    0.260ns

  Clock Uncertainty:          0.260ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_BRAMBState_FSM_FFd4 to SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/m_CLK_Counter_28
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y50.DQ      Tcko                  0.408   SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_BRAMBState_FSM_FFd4
                                                       SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_BRAMBState_FSM_FFd4
    SLICE_X25Y52.B2      net (fanout=76)       0.688   SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_BRAMBState_FSM_FFd4
    SLICE_X25Y52.B       Tilo                  0.259   SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Protocol_Modbus_1/m_TimeOutCount[31]_PWR_190_o_not_equal_108_o4
                                                       SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_BRAMBState_FSM_FFd1-In311
    SLICE_X25Y52.A5      net (fanout=7)        0.207   SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_BRAMBState_FSM_FFd1-In1
    SLICE_X25Y52.A       Tilo                  0.259   SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Protocol_Modbus_1/m_TimeOutCount[31]_PWR_190_o_not_equal_108_o4
                                                       SRIPartition_1/G1.Channel[2].SRIComPartition_1/BlockRAMB_IDLE1
    SLICE_X22Y49.B2      net (fanout=13)       0.879   SRIPartition_1/G1.Channel[2].SRIComPartition_1/BlockRAMB_IDLE
    SLICE_X22Y49.B       Tilo                  0.203   SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Protocol_Modbus_1/Filter_iBitData/FILTER_ResetI_inv
                                                       SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Protocol_Modbus_1/iResetI_inv1
    SLICE_X7Y74.SR       net (fanout=152)      4.107   SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Protocol_Modbus_1/Filter_iBitData/FILTER_ResetI_inv
    SLICE_X7Y74.CLK      Trck                  0.267   SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/m_CLK_Counter<30>
                                                       SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/m_CLK_Counter_28
    -------------------------------------------------  ---------------------------
    Total                                      7.277ns (1.396ns logic, 5.881ns route)
                                                       (19.2% logic, 80.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.195ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_BRAMBState_FSM_FFd2_1 (FF)
  Destination:          SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/m_CLK_Counter_28 (FF)
  Requirement:          12.500ns
  Data Path Delay:      7.150ns (Levels of Logic = 3)
  Clock Path Skew:      0.105ns (0.502 - 0.397)
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_80MHz rising at 12.500ns
  Clock Uncertainty:    0.260ns

  Clock Uncertainty:          0.260ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_BRAMBState_FSM_FFd2_1 to SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/m_CLK_Counter_28
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y52.BQ      Tcko                  0.447   SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_BRAMBState_FSM_FFd2_1
                                                       SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_BRAMBState_FSM_FFd2_1
    SLICE_X25Y52.B4      net (fanout=2)        0.522   SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_BRAMBState_FSM_FFd2_1
    SLICE_X25Y52.B       Tilo                  0.259   SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Protocol_Modbus_1/m_TimeOutCount[31]_PWR_190_o_not_equal_108_o4
                                                       SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_BRAMBState_FSM_FFd1-In311
    SLICE_X25Y52.A5      net (fanout=7)        0.207   SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_BRAMBState_FSM_FFd1-In1
    SLICE_X25Y52.A       Tilo                  0.259   SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Protocol_Modbus_1/m_TimeOutCount[31]_PWR_190_o_not_equal_108_o4
                                                       SRIPartition_1/G1.Channel[2].SRIComPartition_1/BlockRAMB_IDLE1
    SLICE_X22Y49.B2      net (fanout=13)       0.879   SRIPartition_1/G1.Channel[2].SRIComPartition_1/BlockRAMB_IDLE
    SLICE_X22Y49.B       Tilo                  0.203   SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Protocol_Modbus_1/Filter_iBitData/FILTER_ResetI_inv
                                                       SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Protocol_Modbus_1/iResetI_inv1
    SLICE_X7Y74.SR       net (fanout=152)      4.107   SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Protocol_Modbus_1/Filter_iBitData/FILTER_ResetI_inv
    SLICE_X7Y74.CLK      Trck                  0.267   SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/m_CLK_Counter<30>
                                                       SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/m_CLK_Counter_28
    -------------------------------------------------  ---------------------------
    Total                                      7.150ns (1.435ns logic, 5.715ns route)
                                                       (20.1% logic, 79.9% route)

--------------------------------------------------------------------------------

Hold Paths: TS_CLK_80MHz = PERIOD TIMEGRP "CLK_80MHz" TS_g_clk / 2 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/Filter_iBitData/m_stack_3 (SLICE_X1Y38.DX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.399ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/Filter_iBitData/m_stack_2 (FF)
  Destination:          SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/Filter_iBitData/m_stack_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.399ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         BUFG_CLK_80MHz rising at 12.500ns
  Destination Clock:    BUFG_CLK_80MHz rising at 12.500ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/Filter_iBitData/m_stack_2 to SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/Filter_iBitData/m_stack_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y38.CQ       Tcko                  0.198   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/Filter_iBitData/m_stack<3>
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/Filter_iBitData/m_stack_2
    SLICE_X1Y38.DX       net (fanout=3)        0.142   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/Filter_iBitData/m_stack<2>
    SLICE_X1Y38.CLK      Tckdi       (-Th)    -0.059   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/Filter_iBitData/m_stack<3>
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/Filter_iBitData/m_stack_3
    -------------------------------------------------  ---------------------------
    Total                                      0.399ns (0.257ns logic, 0.142ns route)
                                                       (64.4% logic, 35.6% route)

--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_1_5ToutFlag_30 (SLICE_X36Y64.B5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.399ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_1_5ToutFlag_62 (FF)
  Destination:          SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_1_5ToutFlag_30 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.399ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         BUFG_CLK_80MHz rising at 12.500ns
  Destination Clock:    BUFG_CLK_80MHz rising at 12.500ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_1_5ToutFlag_62 to SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_1_5ToutFlag_30
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y64.BQ      Tcko                  0.200   SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_1_5ToutFlag<63>
                                                       SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_1_5ToutFlag_62
    SLICE_X36Y64.B5      net (fanout=2)        0.078   SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_1_5ToutFlag<62>
    SLICE_X36Y64.CLK     Tah         (-Th)    -0.121   SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_1_5ToutFlag<63>
                                                       SRIPartition_1/G1.Channel[2].SRIComPartition_1/Mmux__n1263242
                                                       SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_1_5ToutFlag_30
    -------------------------------------------------  ---------------------------
    Total                                      0.399ns (0.321ns logic, 0.078ns route)
                                                       (80.5% logic, 19.5% route)

--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_1_5ToutFlag_2 (SLICE_X48Y59.B5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.399ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_1_5ToutFlag_34 (FF)
  Destination:          SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_1_5ToutFlag_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.399ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         BUFG_CLK_80MHz rising at 12.500ns
  Destination Clock:    BUFG_CLK_80MHz rising at 12.500ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_1_5ToutFlag_34 to SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_1_5ToutFlag_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y59.BQ      Tcko                  0.200   SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_1_5ToutFlag<35>
                                                       SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_1_5ToutFlag_34
    SLICE_X48Y59.B5      net (fanout=2)        0.078   SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_1_5ToutFlag<34>
    SLICE_X48Y59.CLK     Tah         (-Th)    -0.121   SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_1_5ToutFlag<35>
                                                       SRIPartition_1/G1.Channel[2].SRIComPartition_1/Mmux__n1263232
                                                       SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_1_5ToutFlag_2
    -------------------------------------------------  ---------------------------
    Total                                      0.399ns (0.321ns logic, 0.078ns route)
                                                       (80.5% logic, 19.5% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_CLK_80MHz = PERIOD TIMEGRP "CLK_80MHz" TS_g_clk / 2 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 9.376ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA)
  Physical resource: SRIPartition_1/G1.Channel[2].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_1/bram18_tdp_stan.ram16bwe_tdp/CLKA
  Logical resource: SRIPartition_1/G1.Channel[2].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_1/bram18_tdp_stan.ram16bwe_tdp/CLKA
  Location pin: RAMB16_X0Y20.CLKA
  Clock network: BUFG_CLK_80MHz
--------------------------------------------------------------------------------
Slack: 9.376ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKB)
  Physical resource: SRIPartition_1/G1.Channel[2].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_1/bram18_tdp_stan.ram16bwe_tdp/CLKB
  Logical resource: SRIPartition_1/G1.Channel[2].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_1/bram18_tdp_stan.ram16bwe_tdp/CLKB
  Location pin: RAMB16_X0Y20.CLKB
  Clock network: BUFG_CLK_80MHz
--------------------------------------------------------------------------------
Slack: 9.376ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA)
  Physical resource: SRIPartition_1/G1.Channel[1].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_1/bram18_tdp_stan.ram16bwe_tdp/CLKA
  Logical resource: SRIPartition_1/G1.Channel[1].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_1/bram18_tdp_stan.ram16bwe_tdp/CLKA
  Location pin: RAMB16_X0Y14.CLKA
  Clock network: BUFG_CLK_80MHz
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_SRIPartition_1G1Channel2SRIComPartition_1m_WEB1_0_LDC 
= MAXDELAY TO         TIMEGRP 
"TO_SRIPartition_1G1Channel2SRIComPartition_1m_WEB1_0_LDC"         TS_CLK_80MHz 
DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   7.381ns.
--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_WEB1_0_LDC (SLICE_X7Y47.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    5.119ns (requirement - (data path - clock path skew + uncertainty))
  Source:               startup_reset (FF)
  Destination:          SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_WEB1_0_LDC (LATCH)
  Requirement:          12.500ns
  Data Path Delay:      7.381ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Destination Clock:    SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_705_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: startup_reset to SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_WEB1_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y16.AQ      Tcko                  0.391   startup_reset
                                                       startup_reset
    SLICE_X8Y47.A4       net (fanout=1180)     5.971   startup_reset
    SLICE_X8Y47.A        Tilo                  0.205   N1735
                                                       SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_706_o1
    SLICE_X7Y47.SR       net (fanout=2)        0.534   SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_706_o
    SLICE_X7Y47.CLK      Trck                  0.280   SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_WEB1_0_LDC
                                                       SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_WEB1_0_LDC
    -------------------------------------------------  ---------------------------
    Total                                      7.381ns (0.876ns logic, 6.505ns route)
                                                       (11.9% logic, 88.1% route)

--------------------------------------------------------------------------------
Slack (setup paths):    9.860ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_0 (FF)
  Destination:          SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_WEB1_0_LDC (LATCH)
  Requirement:          12.500ns
  Data Path Delay:      2.640ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns
  Destination Clock:    SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_705_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_0 to SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_WEB1_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y57.BQ      Tcko                  0.391   SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<1>
                                                       SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_0
    SLICE_X8Y47.A2       net (fanout=2)        1.230   SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<0>
    SLICE_X8Y47.A        Tilo                  0.205   N1735
                                                       SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_706_o1
    SLICE_X7Y47.SR       net (fanout=2)        0.534   SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_706_o
    SLICE_X7Y47.CLK      Trck                  0.280   SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_WEB1_0_LDC
                                                       SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_WEB1_0_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.640ns (0.876ns logic, 1.764ns route)
                                                       (33.2% logic, 66.8% route)

--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_WEB1_0_LDC (SLICE_X7Y47.CLK), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  5.307ns (requirement - data path)
  Source:               startup_reset (FF)
  Destination:          SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_WEB1_0_LDC (LATCH)
  Requirement:          12.500ns
  Data Path Delay:      7.193ns (Levels of Logic = 1)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns

  Maximum Data Path at Slow Process Corner: startup_reset to SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_WEB1_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y16.AQ      Tcko                  0.391   startup_reset
                                                       startup_reset
    SLICE_X8Y47.A4       net (fanout=1180)     5.971   startup_reset
    SLICE_X8Y47.AMUX     Tilo                  0.251   N1735
                                                       SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_705_o1
    SLICE_X7Y47.CLK      net (fanout=2)        0.580   SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_705_o
    -------------------------------------------------  ---------------------------
    Total                                      7.193ns (0.642ns logic, 6.551ns route)
                                                       (8.9% logic, 91.1% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  10.048ns (requirement - data path)
  Source:               SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_0 (FF)
  Destination:          SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_WEB1_0_LDC (LATCH)
  Requirement:          12.500ns
  Data Path Delay:      2.452ns (Levels of Logic = 1)
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns

  Maximum Data Path at Slow Process Corner: SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_0 to SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_WEB1_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y57.BQ      Tcko                  0.391   SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<1>
                                                       SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_0
    SLICE_X8Y47.A2       net (fanout=2)        1.230   SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<0>
    SLICE_X8Y47.AMUX     Tilo                  0.251   N1735
                                                       SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_705_o1
    SLICE_X7Y47.CLK      net (fanout=2)        0.580   SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_705_o
    -------------------------------------------------  ---------------------------
    Total                                      2.452ns (0.642ns logic, 1.810ns route)
                                                       (26.2% logic, 73.8% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_SRIPartition_1G1Channel2SRIComPartition_1m_WEB1_0_LDC = MAXDELAY TO         TIMEGRP "TO_SRIPartition_1G1Channel2SRIComPartition_1m_WEB1_0_LDC"         TS_CLK_80MHz DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_WEB1_0_LDC (SLICE_X7Y47.SR), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.500ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_0 (FF)
  Destination:          SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_WEB1_0_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.500ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns
  Destination Clock:    SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_705_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_0 to SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_WEB1_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y57.BQ      Tcko                  0.198   SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<1>
                                                       SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_0
    SLICE_X8Y47.A2       net (fanout=2)        0.737   SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<0>
    SLICE_X8Y47.A        Tilo                  0.142   N1735
                                                       SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_706_o1
    SLICE_X7Y47.SR       net (fanout=2)        0.268   SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_706_o
    SLICE_X7Y47.CLK      Tremck      (-Th)    -0.155   SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_WEB1_0_LDC
                                                       SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_WEB1_0_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.500ns (0.495ns logic, 1.005ns route)
                                                       (33.0% logic, 67.0% route)
--------------------------------------------------------------------------------
Slack (hold path):      4.439ns (requirement - (clock path skew + uncertainty - data path))
  Source:               startup_reset (FF)
  Destination:          SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_WEB1_0_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      4.439ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Destination Clock:    SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_705_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: startup_reset to SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_WEB1_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y16.AQ      Tcko                  0.198   startup_reset
                                                       startup_reset
    SLICE_X8Y47.A4       net (fanout=1180)     3.676   startup_reset
    SLICE_X8Y47.A        Tilo                  0.142   N1735
                                                       SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_706_o1
    SLICE_X7Y47.SR       net (fanout=2)        0.268   SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_706_o
    SLICE_X7Y47.CLK      Tremck      (-Th)    -0.155   SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_WEB1_0_LDC
                                                       SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_WEB1_0_LDC
    -------------------------------------------------  ---------------------------
    Total                                      4.439ns (0.495ns logic, 3.944ns route)
                                                       (11.2% logic, 88.8% route)
--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_WEB1_0_LDC (SLICE_X7Y47.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.450ns (data path)
  Source:               SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_0 (FF)
  Destination:          SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_WEB1_0_LDC (LATCH)
  Data Path Delay:      1.450ns (Levels of Logic = 1)
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns

  Minimum Data Path at Fast Process Corner: SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_0 to SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_WEB1_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y57.BQ      Tcko                  0.198   SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<1>
                                                       SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_0
    SLICE_X8Y47.A2       net (fanout=2)        0.737   SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<0>
    SLICE_X8Y47.AMUX     Tilo                  0.183   N1735
                                                       SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_705_o1
    SLICE_X7Y47.CLK      net (fanout=2)        0.332   SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_705_o
    -------------------------------------------------  ---------------------------
    Total                                      1.450ns (0.381ns logic, 1.069ns route)
                                                       (26.3% logic, 73.7% route)
--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_WEB1_0_LDC (SLICE_X7Y47.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   4.389ns (data path)
  Source:               startup_reset (FF)
  Destination:          SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_WEB1_0_LDC (LATCH)
  Data Path Delay:      4.389ns (Levels of Logic = 1)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns

  Minimum Data Path at Fast Process Corner: startup_reset to SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_WEB1_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y16.AQ      Tcko                  0.198   startup_reset
                                                       startup_reset
    SLICE_X8Y47.A4       net (fanout=1180)     3.676   startup_reset
    SLICE_X8Y47.AMUX     Tilo                  0.183   N1735
                                                       SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_705_o1
    SLICE_X7Y47.CLK      net (fanout=2)        0.332   SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_705_o
    -------------------------------------------------  ---------------------------
    Total                                      4.389ns (0.381ns logic, 4.008ns route)
                                                       (8.7% logic, 91.3% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_SRIPartition_1G1Channel2SRIComPartition_1m_WEB1_1_LDC 
= MAXDELAY TO         TIMEGRP 
"TO_SRIPartition_1G1Channel2SRIComPartition_1m_WEB1_1_LDC"         TS_CLK_80MHz 
DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   7.956ns.
--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_WEB1_1_LDC (SLICE_X4Y49.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    4.544ns (requirement - (data path - clock path skew + uncertainty))
  Source:               startup_reset (FF)
  Destination:          SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_WEB1_1_LDC (LATCH)
  Requirement:          12.500ns
  Data Path Delay:      7.956ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Destination Clock:    SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_703_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: startup_reset to SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_WEB1_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y16.AQ      Tcko                  0.391   startup_reset
                                                       startup_reset
    SLICE_X8Y49.D2       net (fanout=1180)     6.378   startup_reset
    SLICE_X8Y49.D        Tilo                  0.205   SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_WEB1_0_C_0
                                                       SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_704_o1
    SLICE_X4Y49.SR       net (fanout=2)        0.752   SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_704_o
    SLICE_X4Y49.CLK      Trck                  0.230   SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_WEB1_1_LDC
                                                       SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_WEB1_1_LDC
    -------------------------------------------------  ---------------------------
    Total                                      7.956ns (0.826ns logic, 7.130ns route)
                                                       (10.4% logic, 89.6% route)

--------------------------------------------------------------------------------
Slack (setup paths):    9.461ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_1 (FF)
  Destination:          SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_WEB1_1_LDC (LATCH)
  Requirement:          12.500ns
  Data Path Delay:      3.039ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns
  Destination Clock:    SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_703_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_1 to SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_WEB1_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y57.DQ      Tcko                  0.391   SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<1>
                                                       SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_1
    SLICE_X8Y49.D4       net (fanout=2)        1.461   SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<1>
    SLICE_X8Y49.D        Tilo                  0.205   SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_WEB1_0_C_0
                                                       SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_704_o1
    SLICE_X4Y49.SR       net (fanout=2)        0.752   SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_704_o
    SLICE_X4Y49.CLK      Trck                  0.230   SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_WEB1_1_LDC
                                                       SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_WEB1_1_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.039ns (0.826ns logic, 2.213ns route)
                                                       (27.2% logic, 72.8% route)

--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_WEB1_1_LDC (SLICE_X4Y49.CLK), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  4.700ns (requirement - data path)
  Source:               startup_reset (FF)
  Destination:          SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_WEB1_1_LDC (LATCH)
  Requirement:          12.500ns
  Data Path Delay:      7.800ns (Levels of Logic = 1)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns

  Maximum Data Path at Slow Process Corner: startup_reset to SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_WEB1_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y16.AQ      Tcko                  0.391   startup_reset
                                                       startup_reset
    SLICE_X8Y49.D2       net (fanout=1180)     6.378   startup_reset
    SLICE_X8Y49.DMUX     Tilo                  0.251   SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_WEB1_0_C_0
                                                       SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_703_o1
    SLICE_X4Y49.CLK      net (fanout=2)        0.780   SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_703_o
    -------------------------------------------------  ---------------------------
    Total                                      7.800ns (0.642ns logic, 7.158ns route)
                                                       (8.2% logic, 91.8% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  9.617ns (requirement - data path)
  Source:               SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_1 (FF)
  Destination:          SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_WEB1_1_LDC (LATCH)
  Requirement:          12.500ns
  Data Path Delay:      2.883ns (Levels of Logic = 1)
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns

  Maximum Data Path at Slow Process Corner: SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_1 to SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_WEB1_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y57.DQ      Tcko                  0.391   SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<1>
                                                       SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_1
    SLICE_X8Y49.D4       net (fanout=2)        1.461   SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<1>
    SLICE_X8Y49.DMUX     Tilo                  0.251   SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_WEB1_0_C_0
                                                       SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_703_o1
    SLICE_X4Y49.CLK      net (fanout=2)        0.780   SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_703_o
    -------------------------------------------------  ---------------------------
    Total                                      2.883ns (0.642ns logic, 2.241ns route)
                                                       (22.3% logic, 77.7% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_SRIPartition_1G1Channel2SRIComPartition_1m_WEB1_1_LDC = MAXDELAY TO         TIMEGRP "TO_SRIPartition_1G1Channel2SRIComPartition_1m_WEB1_1_LDC"         TS_CLK_80MHz DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_WEB1_1_LDC (SLICE_X4Y49.SR), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.710ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_1 (FF)
  Destination:          SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_WEB1_1_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.710ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns
  Destination Clock:    SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_703_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_1 to SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_WEB1_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y57.DQ      Tcko                  0.198   SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<1>
                                                       SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_1
    SLICE_X8Y49.D4       net (fanout=2)        0.820   SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<1>
    SLICE_X8Y49.D        Tilo                  0.142   SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_WEB1_0_C_0
                                                       SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_704_o1
    SLICE_X4Y49.SR       net (fanout=2)        0.443   SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_704_o
    SLICE_X4Y49.CLK      Tremck      (-Th)    -0.107   SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_WEB1_1_LDC
                                                       SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_WEB1_1_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.710ns (0.447ns logic, 1.263ns route)
                                                       (26.1% logic, 73.9% route)
--------------------------------------------------------------------------------
Slack (hold path):      4.844ns (requirement - (clock path skew + uncertainty - data path))
  Source:               startup_reset (FF)
  Destination:          SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_WEB1_1_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      4.844ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Destination Clock:    SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_703_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: startup_reset to SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_WEB1_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y16.AQ      Tcko                  0.198   startup_reset
                                                       startup_reset
    SLICE_X8Y49.D2       net (fanout=1180)     3.954   startup_reset
    SLICE_X8Y49.D        Tilo                  0.142   SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_WEB1_0_C_0
                                                       SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_704_o1
    SLICE_X4Y49.SR       net (fanout=2)        0.443   SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_704_o
    SLICE_X4Y49.CLK      Tremck      (-Th)    -0.107   SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_WEB1_1_LDC
                                                       SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_WEB1_1_LDC
    -------------------------------------------------  ---------------------------
    Total                                      4.844ns (0.447ns logic, 4.397ns route)
                                                       (9.2% logic, 90.8% route)
--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_WEB1_1_LDC (SLICE_X4Y49.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.654ns (data path)
  Source:               SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_1 (FF)
  Destination:          SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_WEB1_1_LDC (LATCH)
  Data Path Delay:      1.654ns (Levels of Logic = 1)
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns

  Minimum Data Path at Fast Process Corner: SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_1 to SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_WEB1_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y57.DQ      Tcko                  0.198   SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<1>
                                                       SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_1
    SLICE_X8Y49.D4       net (fanout=2)        0.820   SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<1>
    SLICE_X8Y49.DMUX     Tilo                  0.183   SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_WEB1_0_C_0
                                                       SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_703_o1
    SLICE_X4Y49.CLK      net (fanout=2)        0.453   SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_703_o
    -------------------------------------------------  ---------------------------
    Total                                      1.654ns (0.381ns logic, 1.273ns route)
                                                       (23.0% logic, 77.0% route)
--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_WEB1_1_LDC (SLICE_X4Y49.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   4.788ns (data path)
  Source:               startup_reset (FF)
  Destination:          SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_WEB1_1_LDC (LATCH)
  Data Path Delay:      4.788ns (Levels of Logic = 1)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns

  Minimum Data Path at Fast Process Corner: startup_reset to SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_WEB1_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y16.AQ      Tcko                  0.198   startup_reset
                                                       startup_reset
    SLICE_X8Y49.D2       net (fanout=1180)     3.954   startup_reset
    SLICE_X8Y49.DMUX     Tilo                  0.183   SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_WEB1_0_C_0
                                                       SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_703_o1
    SLICE_X4Y49.CLK      net (fanout=2)        0.453   SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_703_o
    -------------------------------------------------  ---------------------------
    Total                                      4.788ns (0.381ns logic, 4.407ns route)
                                                       (8.0% logic, 92.0% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_SRIPartition_1G1Channel1SRIComPartition_1m_WEB1_0_LDC 
= MAXDELAY TO         TIMEGRP 
"TO_SRIPartition_1G1Channel1SRIComPartition_1m_WEB1_0_LDC"         TS_CLK_80MHz 
DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   4.759ns.
--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_0_LDC (SLICE_X8Y15.CLK), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  7.741ns (requirement - data path)
  Source:               startup_reset (FF)
  Destination:          SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_0_LDC (LATCH)
  Requirement:          12.500ns
  Data Path Delay:      4.759ns (Levels of Logic = 1)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns

  Maximum Data Path at Slow Process Corner: startup_reset to SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y16.AQ      Tcko                  0.391   startup_reset
                                                       startup_reset
    SLICE_X8Y15.D5       net (fanout=1180)     3.620   startup_reset
    SLICE_X8Y15.DMUX     Tilo                  0.251   SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_0_LDC
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_705_o1
    SLICE_X8Y15.CLK      net (fanout=2)        0.497   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_705_o
    -------------------------------------------------  ---------------------------
    Total                                      4.759ns (0.642ns logic, 4.117ns route)
                                                       (13.5% logic, 86.5% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  10.206ns (requirement - data path)
  Source:               SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_0 (FF)
  Destination:          SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_0_LDC (LATCH)
  Requirement:          12.500ns
  Data Path Delay:      2.294ns (Levels of Logic = 1)
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns

  Maximum Data Path at Slow Process Corner: SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_0 to SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y8.BQ        Tcko                  0.408   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<1>
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_0
    SLICE_X8Y15.D4       net (fanout=2)        1.138   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<0>
    SLICE_X8Y15.DMUX     Tilo                  0.251   SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_0_LDC
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_705_o1
    SLICE_X8Y15.CLK      net (fanout=2)        0.497   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_705_o
    -------------------------------------------------  ---------------------------
    Total                                      2.294ns (0.659ns logic, 1.635ns route)
                                                       (28.7% logic, 71.3% route)

--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_0_LDC (SLICE_X8Y15.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    7.747ns (requirement - (data path - clock path skew + uncertainty))
  Source:               startup_reset (FF)
  Destination:          SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_0_LDC (LATCH)
  Requirement:          12.500ns
  Data Path Delay:      4.753ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Destination Clock:    SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_705_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: startup_reset to SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y16.AQ      Tcko                  0.391   startup_reset
                                                       startup_reset
    SLICE_X8Y15.D5       net (fanout=1180)     3.620   startup_reset
    SLICE_X8Y15.D        Tilo                  0.205   SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_0_LDC
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_706_o1
    SLICE_X8Y15.SR       net (fanout=2)        0.307   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_706_o
    SLICE_X8Y15.CLK      Trck                  0.230   SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_0_LDC
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_0_LDC
    -------------------------------------------------  ---------------------------
    Total                                      4.753ns (0.826ns logic, 3.927ns route)
                                                       (17.4% logic, 82.6% route)

--------------------------------------------------------------------------------
Slack (setup paths):    10.212ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_0 (FF)
  Destination:          SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_0_LDC (LATCH)
  Requirement:          12.500ns
  Data Path Delay:      2.288ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns
  Destination Clock:    SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_705_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_0 to SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y8.BQ        Tcko                  0.408   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<1>
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_0
    SLICE_X8Y15.D4       net (fanout=2)        1.138   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<0>
    SLICE_X8Y15.D        Tilo                  0.205   SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_0_LDC
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_706_o1
    SLICE_X8Y15.SR       net (fanout=2)        0.307   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_706_o
    SLICE_X8Y15.CLK      Trck                  0.230   SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_0_LDC
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_0_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.288ns (0.843ns logic, 1.445ns route)
                                                       (36.8% logic, 63.2% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_SRIPartition_1G1Channel1SRIComPartition_1m_WEB1_0_LDC = MAXDELAY TO         TIMEGRP "TO_SRIPartition_1G1Channel1SRIComPartition_1m_WEB1_0_LDC"         TS_CLK_80MHz DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_0_LDC (SLICE_X8Y15.SR), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.277ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_0 (FF)
  Destination:          SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_0_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.277ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns
  Destination Clock:    SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_705_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_0 to SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y8.BQ        Tcko                  0.200   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<1>
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_0
    SLICE_X8Y15.D4       net (fanout=2)        0.666   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<0>
    SLICE_X8Y15.D        Tilo                  0.142   SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_0_LDC
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_706_o1
    SLICE_X8Y15.SR       net (fanout=2)        0.162   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_706_o
    SLICE_X8Y15.CLK      Tremck      (-Th)    -0.107   SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_0_LDC
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_0_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.277ns (0.449ns logic, 0.828ns route)
                                                       (35.2% logic, 64.8% route)
--------------------------------------------------------------------------------
Slack (hold path):      2.904ns (requirement - (clock path skew + uncertainty - data path))
  Source:               startup_reset (FF)
  Destination:          SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_0_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      2.904ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Destination Clock:    SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_705_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: startup_reset to SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y16.AQ      Tcko                  0.198   startup_reset
                                                       startup_reset
    SLICE_X8Y15.D5       net (fanout=1180)     2.295   startup_reset
    SLICE_X8Y15.D        Tilo                  0.142   SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_0_LDC
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_706_o1
    SLICE_X8Y15.SR       net (fanout=2)        0.162   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_706_o
    SLICE_X8Y15.CLK      Tremck      (-Th)    -0.107   SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_0_LDC
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_0_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.904ns (0.447ns logic, 2.457ns route)
                                                       (15.4% logic, 84.6% route)
--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_0_LDC (SLICE_X8Y15.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.345ns (data path)
  Source:               SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_0 (FF)
  Destination:          SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_0_LDC (LATCH)
  Data Path Delay:      1.345ns (Levels of Logic = 1)
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns

  Minimum Data Path at Fast Process Corner: SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_0 to SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y8.BQ        Tcko                  0.200   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<1>
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_0
    SLICE_X8Y15.D4       net (fanout=2)        0.666   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<0>
    SLICE_X8Y15.DMUX     Tilo                  0.183   SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_0_LDC
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_705_o1
    SLICE_X8Y15.CLK      net (fanout=2)        0.296   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_705_o
    -------------------------------------------------  ---------------------------
    Total                                      1.345ns (0.383ns logic, 0.962ns route)
                                                       (28.5% logic, 71.5% route)
--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_0_LDC (SLICE_X8Y15.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   2.972ns (data path)
  Source:               startup_reset (FF)
  Destination:          SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_0_LDC (LATCH)
  Data Path Delay:      2.972ns (Levels of Logic = 1)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns

  Minimum Data Path at Fast Process Corner: startup_reset to SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y16.AQ      Tcko                  0.198   startup_reset
                                                       startup_reset
    SLICE_X8Y15.D5       net (fanout=1180)     2.295   startup_reset
    SLICE_X8Y15.DMUX     Tilo                  0.183   SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_0_LDC
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_705_o1
    SLICE_X8Y15.CLK      net (fanout=2)        0.296   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_705_o
    -------------------------------------------------  ---------------------------
    Total                                      2.972ns (0.381ns logic, 2.591ns route)
                                                       (12.8% logic, 87.2% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_SRIPartition_1G1Channel1SRIComPartition_1m_WEB1_1_LDC 
= MAXDELAY TO         TIMEGRP 
"TO_SRIPartition_1G1Channel1SRIComPartition_1m_WEB1_1_LDC"         TS_CLK_80MHz 
DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   4.912ns.
--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_1_LDC (SLICE_X12Y16.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    7.588ns (requirement - (data path - clock path skew + uncertainty))
  Source:               startup_reset (FF)
  Destination:          SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_1_LDC (LATCH)
  Requirement:          12.500ns
  Data Path Delay:      4.912ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Destination Clock:    SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_703_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: startup_reset to SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y16.AQ      Tcko                  0.391   startup_reset
                                                       startup_reset
    SLICE_X13Y14.D5      net (fanout=1180)     3.535   startup_reset
    SLICE_X13Y14.D       Tilo                  0.259   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_RX/m_ShiftReg<9>
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_704_o1
    SLICE_X12Y16.SR      net (fanout=2)        0.497   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_704_o
    SLICE_X12Y16.CLK     Trck                  0.230   SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_1_LDC
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_1_LDC
    -------------------------------------------------  ---------------------------
    Total                                      4.912ns (0.880ns logic, 4.032ns route)
                                                       (17.9% logic, 82.1% route)

--------------------------------------------------------------------------------
Slack (setup paths):    9.811ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_1 (FF)
  Destination:          SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_1_LDC (LATCH)
  Requirement:          12.500ns
  Data Path Delay:      2.689ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns
  Destination Clock:    SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_703_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_1 to SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y8.DQ        Tcko                  0.408   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<1>
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_1
    SLICE_X13Y14.D4      net (fanout=2)        1.295   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<1>
    SLICE_X13Y14.D       Tilo                  0.259   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_RX/m_ShiftReg<9>
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_704_o1
    SLICE_X12Y16.SR      net (fanout=2)        0.497   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_704_o
    SLICE_X12Y16.CLK     Trck                  0.230   SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_1_LDC
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_1_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.689ns (0.897ns logic, 1.792ns route)
                                                       (33.4% logic, 66.6% route)

--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_1_LDC (SLICE_X12Y16.CLK), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  7.768ns (requirement - data path)
  Source:               startup_reset (FF)
  Destination:          SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_1_LDC (LATCH)
  Requirement:          12.500ns
  Data Path Delay:      4.732ns (Levels of Logic = 1)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns

  Maximum Data Path at Slow Process Corner: startup_reset to SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y16.AQ      Tcko                  0.391   startup_reset
                                                       startup_reset
    SLICE_X13Y14.D5      net (fanout=1180)     3.535   startup_reset
    SLICE_X13Y14.DMUX    Tilo                  0.313   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_RX/m_ShiftReg<9>
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_703_o1
    SLICE_X12Y16.CLK     net (fanout=2)        0.493   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_703_o
    -------------------------------------------------  ---------------------------
    Total                                      4.732ns (0.704ns logic, 4.028ns route)
                                                       (14.9% logic, 85.1% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  9.991ns (requirement - data path)
  Source:               SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_1 (FF)
  Destination:          SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_1_LDC (LATCH)
  Requirement:          12.500ns
  Data Path Delay:      2.509ns (Levels of Logic = 1)
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns

  Maximum Data Path at Slow Process Corner: SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_1 to SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y8.DQ        Tcko                  0.408   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<1>
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_1
    SLICE_X13Y14.D4      net (fanout=2)        1.295   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<1>
    SLICE_X13Y14.DMUX    Tilo                  0.313   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_RX/m_ShiftReg<9>
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_703_o1
    SLICE_X12Y16.CLK     net (fanout=2)        0.493   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_703_o
    -------------------------------------------------  ---------------------------
    Total                                      2.509ns (0.721ns logic, 1.788ns route)
                                                       (28.7% logic, 71.3% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_SRIPartition_1G1Channel1SRIComPartition_1m_WEB1_1_LDC = MAXDELAY TO         TIMEGRP "TO_SRIPartition_1G1Channel1SRIComPartition_1m_WEB1_1_LDC"         TS_CLK_80MHz DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_1_LDC (SLICE_X12Y16.SR), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.524ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_1 (FF)
  Destination:          SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_1_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.524ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns
  Destination Clock:    SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_703_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_1 to SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y8.DQ        Tcko                  0.200   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<1>
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_1
    SLICE_X13Y14.D4      net (fanout=2)        0.785   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<1>
    SLICE_X13Y14.D       Tilo                  0.156   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_RX/m_ShiftReg<9>
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_704_o1
    SLICE_X12Y16.SR      net (fanout=2)        0.276   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_704_o
    SLICE_X12Y16.CLK     Tremck      (-Th)    -0.107   SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_1_LDC
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_1_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.524ns (0.463ns logic, 1.061ns route)
                                                       (30.4% logic, 69.6% route)
--------------------------------------------------------------------------------
Slack (hold path):      2.930ns (requirement - (clock path skew + uncertainty - data path))
  Source:               startup_reset (FF)
  Destination:          SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_1_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      2.930ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Destination Clock:    SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_703_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: startup_reset to SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y16.AQ      Tcko                  0.198   startup_reset
                                                       startup_reset
    SLICE_X13Y14.D5      net (fanout=1180)     2.193   startup_reset
    SLICE_X13Y14.D       Tilo                  0.156   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_RX/m_ShiftReg<9>
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_704_o1
    SLICE_X12Y16.SR      net (fanout=2)        0.276   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_704_o
    SLICE_X12Y16.CLK     Tremck      (-Th)    -0.107   SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_1_LDC
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_1_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.930ns (0.461ns logic, 2.469ns route)
                                                       (15.7% logic, 84.3% route)
--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_1_LDC (SLICE_X12Y16.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.462ns (data path)
  Source:               SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_1 (FF)
  Destination:          SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_1_LDC (LATCH)
  Data Path Delay:      1.462ns (Levels of Logic = 1)
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns

  Minimum Data Path at Fast Process Corner: SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_1 to SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y8.DQ        Tcko                  0.200   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<1>
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_1
    SLICE_X13Y14.D4      net (fanout=2)        0.785   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<1>
    SLICE_X13Y14.DMUX    Tilo                  0.203   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_RX/m_ShiftReg<9>
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_703_o1
    SLICE_X12Y16.CLK     net (fanout=2)        0.274   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_703_o
    -------------------------------------------------  ---------------------------
    Total                                      1.462ns (0.403ns logic, 1.059ns route)
                                                       (27.6% logic, 72.4% route)
--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_1_LDC (SLICE_X12Y16.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   2.868ns (data path)
  Source:               startup_reset (FF)
  Destination:          SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_1_LDC (LATCH)
  Data Path Delay:      2.868ns (Levels of Logic = 1)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns

  Minimum Data Path at Fast Process Corner: startup_reset to SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y16.AQ      Tcko                  0.198   startup_reset
                                                       startup_reset
    SLICE_X13Y14.D5      net (fanout=1180)     2.193   startup_reset
    SLICE_X13Y14.DMUX    Tilo                  0.203   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_RX/m_ShiftReg<9>
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_703_o1
    SLICE_X12Y16.CLK     net (fanout=2)        0.274   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_703_o
    -------------------------------------------------  ---------------------------
    Total                                      2.868ns (0.401ns logic, 2.467ns route)
                                                       (14.0% logic, 86.0% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_SRIPartition_1G1Channel0SRIComPartition_1m_WEB1_0_LDC 
= MAXDELAY TO         TIMEGRP 
"TO_SRIPartition_1G1Channel0SRIComPartition_1m_WEB1_0_LDC"         TS_CLK_80MHz 
DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   7.079ns.
--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC (SLICE_X2Y27.CLK), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  5.421ns (requirement - data path)
  Source:               startup_reset (FF)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC (LATCH)
  Requirement:          12.500ns
  Data Path Delay:      7.079ns (Levels of Logic = 1)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns

  Maximum Data Path at Slow Process Corner: startup_reset to SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y16.AQ      Tcko                  0.391   startup_reset
                                                       startup_reset
    SLICE_X2Y27.C2       net (fanout=1180)     5.715   startup_reset
    SLICE_X2Y27.CMUX     Tilo                  0.261   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_705_o1
    SLICE_X2Y27.CLK      net (fanout=2)        0.712   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_705_o
    -------------------------------------------------  ---------------------------
    Total                                      7.079ns (0.652ns logic, 6.427ns route)
                                                       (9.2% logic, 90.8% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  10.206ns (requirement - data path)
  Source:               SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_0 (FF)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC (LATCH)
  Requirement:          12.500ns
  Data Path Delay:      2.294ns (Levels of Logic = 1)
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns

  Maximum Data Path at Slow Process Corner: SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_0 to SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y30.BQ       Tcko                  0.391   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<1>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_0
    SLICE_X2Y27.C4       net (fanout=2)        0.930   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<0>
    SLICE_X2Y27.CMUX     Tilo                  0.261   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_705_o1
    SLICE_X2Y27.CLK      net (fanout=2)        0.712   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_705_o
    -------------------------------------------------  ---------------------------
    Total                                      2.294ns (0.652ns logic, 1.642ns route)
                                                       (28.4% logic, 71.6% route)

--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC (SLICE_X2Y27.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    5.506ns (requirement - (data path - clock path skew + uncertainty))
  Source:               startup_reset (FF)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC (LATCH)
  Requirement:          12.500ns
  Data Path Delay:      6.994ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Destination Clock:    SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_705_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: startup_reset to SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y16.AQ      Tcko                  0.391   startup_reset
                                                       startup_reset
    SLICE_X2Y27.C2       net (fanout=1180)     5.715   startup_reset
    SLICE_X2Y27.C        Tilo                  0.204   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_706_o1
    SLICE_X2Y27.SR       net (fanout=2)        0.469   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_706_o
    SLICE_X2Y27.CLK      Trck                  0.215   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC
    -------------------------------------------------  ---------------------------
    Total                                      6.994ns (0.810ns logic, 6.184ns route)
                                                       (11.6% logic, 88.4% route)

--------------------------------------------------------------------------------
Slack (setup paths):    10.291ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_0 (FF)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC (LATCH)
  Requirement:          12.500ns
  Data Path Delay:      2.209ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns
  Destination Clock:    SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_705_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_0 to SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y30.BQ       Tcko                  0.391   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<1>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_0
    SLICE_X2Y27.C4       net (fanout=2)        0.930   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<0>
    SLICE_X2Y27.C        Tilo                  0.204   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_706_o1
    SLICE_X2Y27.SR       net (fanout=2)        0.469   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_706_o
    SLICE_X2Y27.CLK      Trck                  0.215   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.209ns (0.810ns logic, 1.399ns route)
                                                       (36.7% logic, 63.3% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_SRIPartition_1G1Channel0SRIComPartition_1m_WEB1_0_LDC = MAXDELAY TO         TIMEGRP "TO_SRIPartition_1G1Channel0SRIComPartition_1m_WEB1_0_LDC"         TS_CLK_80MHz DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC (SLICE_X2Y27.SR), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.262ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_0 (FF)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.262ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns
  Destination Clock:    SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_705_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_0 to SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y30.BQ       Tcko                  0.198   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<1>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_0
    SLICE_X2Y27.C4       net (fanout=2)        0.537   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<0>
    SLICE_X2Y27.C        Tilo                  0.156   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_706_o1
    SLICE_X2Y27.SR       net (fanout=2)        0.286   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_706_o
    SLICE_X2Y27.CLK      Tremck      (-Th)    -0.085   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.262ns (0.439ns logic, 0.823ns route)
                                                       (34.8% logic, 65.2% route)
--------------------------------------------------------------------------------
Slack (hold path):      4.329ns (requirement - (clock path skew + uncertainty - data path))
  Source:               startup_reset (FF)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      4.329ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Destination Clock:    SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_705_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: startup_reset to SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y16.AQ      Tcko                  0.198   startup_reset
                                                       startup_reset
    SLICE_X2Y27.C2       net (fanout=1180)     3.604   startup_reset
    SLICE_X2Y27.C        Tilo                  0.156   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_706_o1
    SLICE_X2Y27.SR       net (fanout=2)        0.286   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_706_o
    SLICE_X2Y27.CLK      Tremck      (-Th)    -0.085   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC
    -------------------------------------------------  ---------------------------
    Total                                      4.329ns (0.439ns logic, 3.890ns route)
                                                       (10.1% logic, 89.9% route)
--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC (SLICE_X2Y27.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.293ns (data path)
  Source:               SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_0 (FF)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC (LATCH)
  Data Path Delay:      1.293ns (Levels of Logic = 1)
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns

  Minimum Data Path at Fast Process Corner: SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_0 to SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y30.BQ       Tcko                  0.198   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<1>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_0
    SLICE_X2Y27.C4       net (fanout=2)        0.537   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<0>
    SLICE_X2Y27.CMUX     Tilo                  0.191   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_705_o1
    SLICE_X2Y27.CLK      net (fanout=2)        0.367   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_705_o
    -------------------------------------------------  ---------------------------
    Total                                      1.293ns (0.389ns logic, 0.904ns route)
                                                       (30.1% logic, 69.9% route)
--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC (SLICE_X2Y27.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   4.360ns (data path)
  Source:               startup_reset (FF)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC (LATCH)
  Data Path Delay:      4.360ns (Levels of Logic = 1)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns

  Minimum Data Path at Fast Process Corner: startup_reset to SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y16.AQ      Tcko                  0.198   startup_reset
                                                       startup_reset
    SLICE_X2Y27.C2       net (fanout=1180)     3.604   startup_reset
    SLICE_X2Y27.CMUX     Tilo                  0.191   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_705_o1
    SLICE_X2Y27.CLK      net (fanout=2)        0.367   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_705_o
    -------------------------------------------------  ---------------------------
    Total                                      4.360ns (0.389ns logic, 3.971ns route)
                                                       (8.9% logic, 91.1% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_SRIPartition_1G1Channel0SRIComPartition_1m_WEB1_1_LDC 
= MAXDELAY TO         TIMEGRP 
"TO_SRIPartition_1G1Channel0SRIComPartition_1m_WEB1_1_LDC"         TS_CLK_80MHz 
DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   6.483ns.
--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC (SLICE_X7Y31.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    6.017ns (requirement - (data path - clock path skew + uncertainty))
  Source:               startup_reset (FF)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC (LATCH)
  Requirement:          12.500ns
  Data Path Delay:      6.483ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Destination Clock:    SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_703_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: startup_reset to SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y16.AQ      Tcko                  0.391   startup_reset
                                                       startup_reset
    SLICE_X7Y31.A4       net (fanout=1180)     4.736   startup_reset
    SLICE_X7Y31.A        Tilo                  0.259   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_704_o1
    SLICE_X7Y31.SR       net (fanout=2)        0.817   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_704_o
    SLICE_X7Y31.CLK      Trck                  0.280   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC
    -------------------------------------------------  ---------------------------
    Total                                      6.483ns (0.930ns logic, 5.553ns route)
                                                       (14.3% logic, 85.7% route)

--------------------------------------------------------------------------------
Slack (setup paths):    9.516ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_1 (FF)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC (LATCH)
  Requirement:          12.500ns
  Data Path Delay:      2.984ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns
  Destination Clock:    SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_703_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_1 to SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y30.DQ       Tcko                  0.391   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<1>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_1
    SLICE_X7Y31.A2       net (fanout=2)        1.237   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<1>
    SLICE_X7Y31.A        Tilo                  0.259   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_704_o1
    SLICE_X7Y31.SR       net (fanout=2)        0.817   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_704_o
    SLICE_X7Y31.CLK      Trck                  0.280   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.984ns (0.930ns logic, 2.054ns route)
                                                       (31.2% logic, 68.8% route)

--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC (SLICE_X7Y31.CLK), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  6.745ns (requirement - data path)
  Source:               startup_reset (FF)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC (LATCH)
  Requirement:          12.500ns
  Data Path Delay:      5.755ns (Levels of Logic = 1)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns

  Maximum Data Path at Slow Process Corner: startup_reset to SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y16.AQ      Tcko                  0.391   startup_reset
                                                       startup_reset
    SLICE_X7Y31.A4       net (fanout=1180)     4.736   startup_reset
    SLICE_X7Y31.AMUX     Tilo                  0.313   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_703_o1
    SLICE_X7Y31.CLK      net (fanout=2)        0.315   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_703_o
    -------------------------------------------------  ---------------------------
    Total                                      5.755ns (0.704ns logic, 5.051ns route)
                                                       (12.2% logic, 87.8% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  10.244ns (requirement - data path)
  Source:               SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_1 (FF)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC (LATCH)
  Requirement:          12.500ns
  Data Path Delay:      2.256ns (Levels of Logic = 1)
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns

  Maximum Data Path at Slow Process Corner: SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_1 to SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y30.DQ       Tcko                  0.391   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<1>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_1
    SLICE_X7Y31.A2       net (fanout=2)        1.237   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<1>
    SLICE_X7Y31.AMUX     Tilo                  0.313   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_703_o1
    SLICE_X7Y31.CLK      net (fanout=2)        0.315   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_703_o
    -------------------------------------------------  ---------------------------
    Total                                      2.256ns (0.704ns logic, 1.552ns route)
                                                       (31.2% logic, 68.8% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_SRIPartition_1G1Channel0SRIComPartition_1m_WEB1_1_LDC = MAXDELAY TO         TIMEGRP "TO_SRIPartition_1G1Channel0SRIComPartition_1m_WEB1_1_LDC"         TS_CLK_80MHz DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC (SLICE_X7Y31.SR), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.727ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_1 (FF)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.727ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns
  Destination Clock:    SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_703_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_1 to SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y30.DQ       Tcko                  0.198   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<1>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_1
    SLICE_X7Y31.A2       net (fanout=2)        0.795   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<1>
    SLICE_X7Y31.A        Tilo                  0.156   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_704_o1
    SLICE_X7Y31.SR       net (fanout=2)        0.423   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_704_o
    SLICE_X7Y31.CLK      Tremck      (-Th)    -0.155   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.727ns (0.509ns logic, 1.218ns route)
                                                       (29.5% logic, 70.5% route)
--------------------------------------------------------------------------------
Slack (hold path):      3.887ns (requirement - (clock path skew + uncertainty - data path))
  Source:               startup_reset (FF)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      3.887ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Destination Clock:    SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_703_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: startup_reset to SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y16.AQ      Tcko                  0.198   startup_reset
                                                       startup_reset
    SLICE_X7Y31.A4       net (fanout=1180)     2.955   startup_reset
    SLICE_X7Y31.A        Tilo                  0.156   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_704_o1
    SLICE_X7Y31.SR       net (fanout=2)        0.423   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_704_o
    SLICE_X7Y31.CLK      Tremck      (-Th)    -0.155   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.887ns (0.509ns logic, 3.378ns route)
                                                       (13.1% logic, 86.9% route)
--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC (SLICE_X7Y31.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.368ns (data path)
  Source:               SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_1 (FF)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC (LATCH)
  Data Path Delay:      1.368ns (Levels of Logic = 1)
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns

  Minimum Data Path at Fast Process Corner: SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_1 to SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y30.DQ       Tcko                  0.198   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<1>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_1
    SLICE_X7Y31.A2       net (fanout=2)        0.795   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<1>
    SLICE_X7Y31.AMUX     Tilo                  0.203   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_703_o1
    SLICE_X7Y31.CLK      net (fanout=2)        0.172   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_703_o
    -------------------------------------------------  ---------------------------
    Total                                      1.368ns (0.401ns logic, 0.967ns route)
                                                       (29.3% logic, 70.7% route)
--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC (SLICE_X7Y31.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   3.528ns (data path)
  Source:               startup_reset (FF)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC (LATCH)
  Data Path Delay:      3.528ns (Levels of Logic = 1)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns

  Minimum Data Path at Fast Process Corner: startup_reset to SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y16.AQ      Tcko                  0.198   startup_reset
                                                       startup_reset
    SLICE_X7Y31.A4       net (fanout=1180)     2.955   startup_reset
    SLICE_X7Y31.AMUX     Tilo                  0.203   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_703_o1
    SLICE_X7Y31.CLK      net (fanout=2)        0.172   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_703_o
    -------------------------------------------------  ---------------------------
    Total                                      3.528ns (0.401ns logic, 3.127ns route)
                                                       (11.4% logic, 88.6% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: OFFSET = IN 25 ns VALID 25 ns BEFORE COMP "g_clk" "RISING";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 33 paths analyzed, 33 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum allowable offset is   5.498ns.
--------------------------------------------------------------------------------

Paths for end point CNC2_FC_V2/LocalBusBridge_1/m_BusDataOut_8 (SLICE_X35Y47.A5), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     19.502ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               iMPG_DI<0> (PAD)
  Destination:          CNC2_FC_V2/LocalBusBridge_1/m_BusDataOut_8 (FF)
  Destination Clock:    BUFG_CLK_40MHz rising at 0.000ns
  Requirement:          25.000ns
  Data Path Delay:      7.851ns (Levels of Logic = 3)
  Clock Path Delay:     2.378ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: iMPG_DI<0> to CNC2_FC_V2/LocalBusBridge_1/m_BusDataOut_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    A4.I                 Tiopi                 1.310   iMPG_DI<0>
                                                       iMPG_DI<0>
                                                       iMPG_DI_0_IBUF
                                                       ProtoComp378.IMUX.26
    SLICE_X35Y47.B5      net (fanout=1)        5.773   iMPG_DI_0_IBUF
    SLICE_X35Y47.B       Tilo                  0.259   CNC2_FC_V2/LocalBusBridge_1/m_BusDataOut<8>
                                                       CNC2_FC_V2/LocalBusBridge_1/Mmux_m_BusDataOut[15]_IBUS_Address[9]_mux_31_OUT1519
    SLICE_X35Y47.A5      net (fanout=1)        0.187   CNC2_FC_V2/LocalBusBridge_1/Mmux_m_BusDataOut[15]_IBUS_Address[9]_mux_31_OUT1519
    SLICE_X35Y47.CLK     Tas                   0.322   CNC2_FC_V2/LocalBusBridge_1/m_BusDataOut<8>
                                                       CNC2_FC_V2/LocalBusBridge_1/Mmux_m_BusDataOut[15]_IBUS_Address[9]_mux_31_OUT1520
                                                       CNC2_FC_V2/LocalBusBridge_1/m_BusDataOut_8
    -------------------------------------------------  ---------------------------
    Total                                      7.851ns (1.891ns logic, 5.960ns route)
                                                       (24.1% logic, 75.9% route)

  Minimum Clock Path at Slow Process Corner: g_clk to CNC2_FC_V2/LocalBusBridge_1/m_BusDataOut_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    A10.I                Tiopi                 1.126   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp378.IMUX.22
    BUFGMUX_X3Y5.I0      net (fanout=2)        0.256   IBUFG_CLK_40MHz
    BUFGMUX_X3Y5.O       Tgi0o                 0.197   BUFG_inst_40MHz
                                                       BUFG_inst_40MHz
    SLICE_X35Y47.CLK     net (fanout=1004)     0.799   BUFG_CLK_40MHz
    -------------------------------------------------  ---------------------------
    Total                                      2.378ns (1.323ns logic, 1.055ns route)
                                                       (55.6% logic, 44.4% route)

--------------------------------------------------------------------------------

Paths for end point CNC2_FC_V2/LocalBusBridge_1/m_BusDataOut_12 (SLICE_X33Y48.C4), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     19.599ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               iMPG_DI<4> (PAD)
  Destination:          CNC2_FC_V2/LocalBusBridge_1/m_BusDataOut_12 (FF)
  Destination Clock:    BUFG_CLK_40MHz rising at 0.000ns
  Requirement:          25.000ns
  Data Path Delay:      7.734ns (Levels of Logic = 3)
  Clock Path Delay:     2.358ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: iMPG_DI<4> to CNC2_FC_V2/LocalBusBridge_1/m_BusDataOut_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    A6.I                 Tiopi                 1.310   iMPG_DI<4>
                                                       iMPG_DI<4>
                                                       iMPG_DI_4_IBUF
                                                       ProtoComp378.IMUX.30
    SLICE_X33Y48.B4      net (fanout=1)        5.548   iMPG_DI_4_IBUF
    SLICE_X33Y48.B       Tilo                  0.259   CNC2_FC_V2/LocalBusBridge_1/m_BusDataOut<14>
                                                       CNC2_FC_V2/LocalBusBridge_1/Mmux_m_BusDataOut[15]_IBUS_Address[9]_mux_31_OUT417
    SLICE_X33Y48.C4      net (fanout=1)        0.295   CNC2_FC_V2/LocalBusBridge_1/Mmux_m_BusDataOut[15]_IBUS_Address[9]_mux_31_OUT416
    SLICE_X33Y48.CLK     Tas                   0.322   CNC2_FC_V2/LocalBusBridge_1/m_BusDataOut<14>
                                                       CNC2_FC_V2/LocalBusBridge_1/Mmux_m_BusDataOut[15]_IBUS_Address[9]_mux_31_OUT418
                                                       CNC2_FC_V2/LocalBusBridge_1/m_BusDataOut_12
    -------------------------------------------------  ---------------------------
    Total                                      7.734ns (1.891ns logic, 5.843ns route)
                                                       (24.5% logic, 75.5% route)

  Minimum Clock Path at Slow Process Corner: g_clk to CNC2_FC_V2/LocalBusBridge_1/m_BusDataOut_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    A10.I                Tiopi                 1.126   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp378.IMUX.22
    BUFGMUX_X3Y5.I0      net (fanout=2)        0.256   IBUFG_CLK_40MHz
    BUFGMUX_X3Y5.O       Tgi0o                 0.197   BUFG_inst_40MHz
                                                       BUFG_inst_40MHz
    SLICE_X33Y48.CLK     net (fanout=1004)     0.779   BUFG_CLK_40MHz
    -------------------------------------------------  ---------------------------
    Total                                      2.358ns (1.323ns logic, 1.035ns route)
                                                       (56.1% logic, 43.9% route)

--------------------------------------------------------------------------------

Paths for end point CNC2_FC_V2/LocalBusBridge_1/m_BusDataOut_10 (SLICE_X33Y47.A5), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     19.600ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               iMPG_DI<2> (PAD)
  Destination:          CNC2_FC_V2/LocalBusBridge_1/m_BusDataOut_10 (FF)
  Destination Clock:    BUFG_CLK_40MHz rising at 0.000ns
  Requirement:          25.000ns
  Data Path Delay:      7.744ns (Levels of Logic = 3)
  Clock Path Delay:     2.369ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: iMPG_DI<2> to CNC2_FC_V2/LocalBusBridge_1/m_BusDataOut_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    B5.I                 Tiopi                 1.310   iMPG_DI<2>
                                                       iMPG_DI<2>
                                                       iMPG_DI_2_IBUF
                                                       ProtoComp378.IMUX.28
    SLICE_X33Y47.B4      net (fanout=1)        5.666   iMPG_DI_2_IBUF
    SLICE_X33Y47.B       Tilo                  0.259   CNC2_FC_V2/LocalBusBridge_1/m_BusDataOut<10>
                                                       CNC2_FC_V2/LocalBusBridge_1/Mmux_m_BusDataOut[15]_IBUS_Address[9]_mux_31_OUT217
    SLICE_X33Y47.A5      net (fanout=1)        0.187   CNC2_FC_V2/LocalBusBridge_1/Mmux_m_BusDataOut[15]_IBUS_Address[9]_mux_31_OUT217
    SLICE_X33Y47.CLK     Tas                   0.322   CNC2_FC_V2/LocalBusBridge_1/m_BusDataOut<10>
                                                       CNC2_FC_V2/LocalBusBridge_1/Mmux_m_BusDataOut[15]_IBUS_Address[9]_mux_31_OUT218
                                                       CNC2_FC_V2/LocalBusBridge_1/m_BusDataOut_10
    -------------------------------------------------  ---------------------------
    Total                                      7.744ns (1.891ns logic, 5.853ns route)
                                                       (24.4% logic, 75.6% route)

  Minimum Clock Path at Slow Process Corner: g_clk to CNC2_FC_V2/LocalBusBridge_1/m_BusDataOut_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    A10.I                Tiopi                 1.126   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp378.IMUX.22
    BUFGMUX_X3Y5.I0      net (fanout=2)        0.256   IBUFG_CLK_40MHz
    BUFGMUX_X3Y5.O       Tgi0o                 0.197   BUFG_inst_40MHz
                                                       BUFG_inst_40MHz
    SLICE_X33Y47.CLK     net (fanout=1004)     0.790   BUFG_CLK_40MHz
    -------------------------------------------------  ---------------------------
    Total                                      2.369ns (1.323ns logic, 1.046ns route)
                                                       (55.8% logic, 44.2% route)

--------------------------------------------------------------------------------

Hold Paths: OFFSET = IN 25 ns VALID 25 ns BEFORE COMP "g_clk" "RISING";
--------------------------------------------------------------------------------

Paths for end point CNC2_FC_V2/DDA_Partition_1/G1.Channel[1].SvoAlarmdFilter/m_stack_0 (SLICE_X15Y6.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.023ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               svo_alarm<1> (PAD)
  Destination:          CNC2_FC_V2/DDA_Partition_1/G1.Channel[1].SvoAlarmdFilter/m_stack_0 (FF)
  Destination Clock:    BUFG_CLK_40MHz rising at 0.000ns
  Requirement:          0.000ns
  Data Path Delay:      3.395ns (Levels of Logic = 1)
  Clock Path Delay:     3.347ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Slow Process Corner: svo_alarm<1> to CNC2_FC_V2/DDA_Partition_1/G1.Channel[1].SvoAlarmdFilter/m_stack_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T4.I                 Tiopi                 1.126   svo_alarm<1>
                                                       svo_alarm<1>
                                                       svo_alarm_1_IBUF
                                                       ProtoComp378.IMUX.10
    SLICE_X15Y6.AX       net (fanout=1)        2.221   svo_alarm_1_IBUF
    SLICE_X15Y6.CLK      Tckdi       (-Th)    -0.048   CNC2_FC_V2/DDA_Partition_1/G1.Channel[1].SvoAlarmdFilter/m_stack<3>
                                                       CNC2_FC_V2/DDA_Partition_1/G1.Channel[1].SvoAlarmdFilter/m_stack_0
    -------------------------------------------------  ---------------------------
    Total                                      3.395ns (1.174ns logic, 2.221ns route)
                                                       (34.6% logic, 65.4% route)

  Maximum Clock Path at Slow Process Corner: g_clk to CNC2_FC_V2/DDA_Partition_1/G1.Channel[1].SvoAlarmdFilter/m_stack_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    A10.I                Tiopi                 1.310   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp378.IMUX.22
    BUFGMUX_X3Y5.I0      net (fanout=2)        0.649   IBUFG_CLK_40MHz
    BUFGMUX_X3Y5.O       Tgi0o                 0.209   BUFG_inst_40MHz
                                                       BUFG_inst_40MHz
    SLICE_X15Y6.CLK      net (fanout=1004)     1.179   BUFG_CLK_40MHz
    -------------------------------------------------  ---------------------------
    Total                                      3.347ns (1.519ns logic, 1.828ns route)
                                                       (45.4% logic, 54.6% route)

--------------------------------------------------------------------------------

Paths for end point CNC2_FC_V2/Encoder_Partition_1/G1.Channel[2].IndexTriggerFilter/m_stack_0 (SLICE_X49Y8.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.088ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               svo_enc_index<2> (PAD)
  Destination:          CNC2_FC_V2/Encoder_Partition_1/G1.Channel[2].IndexTriggerFilter/m_stack_0 (FF)
  Destination Clock:    BUFG_CLK_40MHz rising at 0.000ns
  Requirement:          0.000ns
  Data Path Delay:      3.419ns (Levels of Logic = 1)
  Clock Path Delay:     3.306ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Slow Process Corner: svo_enc_index<2> to CNC2_FC_V2/Encoder_Partition_1/G1.Channel[2].IndexTriggerFilter/m_stack_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P9.I                 Tiopi                 1.126   svo_enc_index<2>
                                                       svo_enc_index<2>
                                                       svo_enc_index_2_IBUF
                                                       ProtoComp378.IMUX.48
    SLICE_X49Y8.AX       net (fanout=1)        2.245   svo_enc_index_2_IBUF
    SLICE_X49Y8.CLK      Tckdi       (-Th)    -0.048   CNC2_FC_V2/Encoder_Partition_1/G1.Channel[2].IndexTriggerFilter/m_stack<3>
                                                       CNC2_FC_V2/Encoder_Partition_1/G1.Channel[2].IndexTriggerFilter/m_stack_0
    -------------------------------------------------  ---------------------------
    Total                                      3.419ns (1.174ns logic, 2.245ns route)
                                                       (34.3% logic, 65.7% route)

  Maximum Clock Path at Slow Process Corner: g_clk to CNC2_FC_V2/Encoder_Partition_1/G1.Channel[2].IndexTriggerFilter/m_stack_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    A10.I                Tiopi                 1.310   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp378.IMUX.22
    BUFGMUX_X3Y5.I0      net (fanout=2)        0.649   IBUFG_CLK_40MHz
    BUFGMUX_X3Y5.O       Tgi0o                 0.209   BUFG_inst_40MHz
                                                       BUFG_inst_40MHz
    SLICE_X49Y8.CLK      net (fanout=1004)     1.138   BUFG_CLK_40MHz
    -------------------------------------------------  ---------------------------
    Total                                      3.306ns (1.519ns logic, 1.787ns route)
                                                       (45.9% logic, 54.1% route)

--------------------------------------------------------------------------------

Paths for end point CNC2_FC_V2/Encoder_Partition_1/G1.Channel[3].Receiver/FilterQB/m_stack_0 (SLICE_X48Y5.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.091ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               svo_enc_b<3> (PAD)
  Destination:          CNC2_FC_V2/Encoder_Partition_1/G1.Channel[3].Receiver/FilterQB/m_stack_0 (FF)
  Destination Clock:    BUFG_CLK_40MHz rising at 0.000ns
  Requirement:          0.000ns
  Data Path Delay:      3.426ns (Levels of Logic = 1)
  Clock Path Delay:     3.310ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Slow Process Corner: svo_enc_b<3> to CNC2_FC_V2/Encoder_Partition_1/G1.Channel[3].Receiver/FilterQB/m_stack_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    L10.I                Tiopi                 1.126   svo_enc_b<3>
                                                       svo_enc_b<3>
                                                       svo_enc_b_3_IBUF
                                                       ProtoComp378.IMUX.20
    SLICE_X48Y5.AX       net (fanout=1)        2.193   svo_enc_b_3_IBUF
    SLICE_X48Y5.CLK      Tckdi       (-Th)    -0.107   CNC2_FC_V2/Encoder_Partition_1/G1.Channel[3].Receiver/FilterQB/m_stack<3>
                                                       CNC2_FC_V2/Encoder_Partition_1/G1.Channel[3].Receiver/FilterQB/m_stack_0
    -------------------------------------------------  ---------------------------
    Total                                      3.426ns (1.233ns logic, 2.193ns route)
                                                       (36.0% logic, 64.0% route)

  Maximum Clock Path at Slow Process Corner: g_clk to CNC2_FC_V2/Encoder_Partition_1/G1.Channel[3].Receiver/FilterQB/m_stack_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    A10.I                Tiopi                 1.310   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp378.IMUX.22
    BUFGMUX_X3Y5.I0      net (fanout=2)        0.649   IBUFG_CLK_40MHz
    BUFGMUX_X3Y5.O       Tgi0o                 0.209   BUFG_inst_40MHz
                                                       BUFG_inst_40MHz
    SLICE_X48Y5.CLK      net (fanout=1004)     1.142   BUFG_CLK_40MHz
    -------------------------------------------------  ---------------------------
    Total                                      3.310ns (1.519ns logic, 1.791ns route)
                                                       (45.9% logic, 54.1% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: OFFSET = OUT 25 ns AFTER COMP "g_clk";
For more information, see Offset Out Analysis in the Timing Closure User Guide (UG612).

 575 paths analyzed, 29 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
 Minimum allowable offset is  15.058ns.
--------------------------------------------------------------------------------

Paths for end point oLaser2 (L13.PAD), 258 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  9.942ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               CNC2_FC_V2/WatchDog_Partition_1/WatchDogTimer_1/m_Q_3 (FF)
  Destination:          oLaser2 (PAD)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Requirement:          25.000ns
  Data Path Delay:      11.745ns (Levels of Logic = 7)
  Clock Path Delay:     3.288ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Clock Path at Slow Process Corner: g_clk to CNC2_FC_V2/WatchDog_Partition_1/WatchDogTimer_1/m_Q_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    A10.I                Tiopi                 1.310   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp378.IMUX.22
    BUFGMUX_X3Y5.I0      net (fanout=2)        0.649   IBUFG_CLK_40MHz
    BUFGMUX_X3Y5.O       Tgi0o                 0.209   BUFG_inst_40MHz
                                                       BUFG_inst_40MHz
    SLICE_X42Y45.CLK     net (fanout=1004)     1.120   BUFG_CLK_40MHz
    -------------------------------------------------  ---------------------------
    Total                                      3.288ns (1.519ns logic, 1.769ns route)
                                                       (46.2% logic, 53.8% route)

  Maximum Data Path at Slow Process Corner: CNC2_FC_V2/WatchDog_Partition_1/WatchDogTimer_1/m_Q_3 to oLaser2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y45.DQ      Tcko                  0.447   CNC2_FC_V2/WatchDog_Partition_1/WatchDogTimer_1/m_Q<3>
                                                       CNC2_FC_V2/WatchDog_Partition_1/WatchDogTimer_1/m_Q_3
    SLICE_X41Y46.C1      net (fanout=2)        1.074   CNC2_FC_V2/WatchDog_Partition_1/WatchDogTimer_1/m_Q<3>
    SLICE_X41Y46.C       Tilo                  0.259   CNC2_FC_V2/WatchDog_Partition_1/WatchDog_IBusStop_1/m_WD_Timer<15>
                                                       CNC2_FC_V2/WatchDog_Partition_1/WatchDogTimer_1/n0007<15>1
    SLICE_X41Y46.A2      net (fanout=1)        0.437   CNC2_FC_V2/WatchDog_Partition_1/WatchDogTimer_1/n0007<15>
    SLICE_X41Y46.A       Tilo                  0.259   CNC2_FC_V2/WatchDog_Partition_1/WatchDog_IBusStop_1/m_WD_Timer<15>
                                                       CNC2_FC_V2/WatchDog_Partition_1/WatchDogTimer_1/n0007<15>3
    SLICE_X41Y46.B3      net (fanout=43)       0.865   CNC2_FC_V2/WatchDog_Partition_1/WatchDogTimer_1/n0007
    SLICE_X41Y46.B       Tilo                  0.259   CNC2_FC_V2/WatchDog_Partition_1/WatchDog_IBusStop_1/m_WD_Timer<15>
                                                       CNC2_FC_V2/WatchDog_Partition_1/WatchDogTimer_1/m_WD_TimeOut1
    SLICE_X51Y38.A6      net (fanout=32)       1.399   CNC2_FC_V2/WD_TimeOut
    SLICE_X51Y38.A       Tilo                  0.259   CNC2_FC_V2/SCANHEAD_Partition_1/Laser_Partition_1/m_LaserOnDelay<11>
                                                       CNC2_FC_V2/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/Mmux_m_LaserOn14
    SLICE_X51Y38.D3      net (fanout=39)       0.347   oLaserOn_OBUF
    SLICE_X51Y38.D       Tilo                  0.259   CNC2_FC_V2/SCANHEAD_Partition_1/Laser_Partition_1/m_LaserOnDelay<11>
                                                       CNC2_FC_V2/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/Mmux_m_Laser212
    SLICE_X51Y38.C6      net (fanout=1)        0.118   CNC2_FC_V2/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/Mmux_m_Laser211
    SLICE_X51Y38.C       Tilo                  0.259   CNC2_FC_V2/SCANHEAD_Partition_1/Laser_Partition_1/m_LaserOnDelay<11>
                                                       CNC2_FC_V2/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/Mmux_m_Laser213
    L13.O                net (fanout=1)        3.123   oLaser2_OBUF
    L13.PAD              Tioop                 2.381   oLaser2
                                                       oLaser2_OBUF
                                                       oLaser2
    -------------------------------------------------  ---------------------------
    Total                                     11.745ns (4.382ns logic, 7.363ns route)
                                                       (37.3% logic, 62.7% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  10.208ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               CNC2_FC_V2/WatchDog_Partition_1/WatchDogTimer_1/m_Q_3 (FF)
  Destination:          oLaser2 (PAD)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Requirement:          25.000ns
  Data Path Delay:      11.479ns (Levels of Logic = 6)
  Clock Path Delay:     3.288ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Clock Path at Slow Process Corner: g_clk to CNC2_FC_V2/WatchDog_Partition_1/WatchDogTimer_1/m_Q_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    A10.I                Tiopi                 1.310   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp378.IMUX.22
    BUFGMUX_X3Y5.I0      net (fanout=2)        0.649   IBUFG_CLK_40MHz
    BUFGMUX_X3Y5.O       Tgi0o                 0.209   BUFG_inst_40MHz
                                                       BUFG_inst_40MHz
    SLICE_X42Y45.CLK     net (fanout=1004)     1.120   BUFG_CLK_40MHz
    -------------------------------------------------  ---------------------------
    Total                                      3.288ns (1.519ns logic, 1.769ns route)
                                                       (46.2% logic, 53.8% route)

  Maximum Data Path at Slow Process Corner: CNC2_FC_V2/WatchDog_Partition_1/WatchDogTimer_1/m_Q_3 to oLaser2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y45.DQ      Tcko                  0.447   CNC2_FC_V2/WatchDog_Partition_1/WatchDogTimer_1/m_Q<3>
                                                       CNC2_FC_V2/WatchDog_Partition_1/WatchDogTimer_1/m_Q_3
    SLICE_X41Y46.C1      net (fanout=2)        1.074   CNC2_FC_V2/WatchDog_Partition_1/WatchDogTimer_1/m_Q<3>
    SLICE_X41Y46.C       Tilo                  0.259   CNC2_FC_V2/WatchDog_Partition_1/WatchDog_IBusStop_1/m_WD_Timer<15>
                                                       CNC2_FC_V2/WatchDog_Partition_1/WatchDogTimer_1/n0007<15>1
    SLICE_X41Y46.A2      net (fanout=1)        0.437   CNC2_FC_V2/WatchDog_Partition_1/WatchDogTimer_1/n0007<15>
    SLICE_X41Y46.A       Tilo                  0.259   CNC2_FC_V2/WatchDog_Partition_1/WatchDog_IBusStop_1/m_WD_Timer<15>
                                                       CNC2_FC_V2/WatchDog_Partition_1/WatchDogTimer_1/n0007<15>3
    SLICE_X41Y46.B3      net (fanout=43)       0.865   CNC2_FC_V2/WatchDog_Partition_1/WatchDogTimer_1/n0007
    SLICE_X41Y46.B       Tilo                  0.259   CNC2_FC_V2/WatchDog_Partition_1/WatchDog_IBusStop_1/m_WD_Timer<15>
                                                       CNC2_FC_V2/WatchDog_Partition_1/WatchDogTimer_1/m_WD_TimeOut1
    SLICE_X51Y38.A6      net (fanout=32)       1.399   CNC2_FC_V2/WD_TimeOut
    SLICE_X51Y38.A       Tilo                  0.259   CNC2_FC_V2/SCANHEAD_Partition_1/Laser_Partition_1/m_LaserOnDelay<11>
                                                       CNC2_FC_V2/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/Mmux_m_LaserOn14
    SLICE_X51Y38.C2      net (fanout=39)       0.458   oLaserOn_OBUF
    SLICE_X51Y38.C       Tilo                  0.259   CNC2_FC_V2/SCANHEAD_Partition_1/Laser_Partition_1/m_LaserOnDelay<11>
                                                       CNC2_FC_V2/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/Mmux_m_Laser213
    L13.O                net (fanout=1)        3.123   oLaser2_OBUF
    L13.PAD              Tioop                 2.381   oLaser2
                                                       oLaser2_OBUF
                                                       oLaser2
    -------------------------------------------------  ---------------------------
    Total                                     11.479ns (4.123ns logic, 7.356ns route)
                                                       (35.9% logic, 64.1% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  10.372ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               CNC2_FC_V2/WatchDog_Partition_1/WatchDogTimer_1/m_Q_1 (FF)
  Destination:          oLaser2 (PAD)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Requirement:          25.000ns
  Data Path Delay:      11.315ns (Levels of Logic = 7)
  Clock Path Delay:     3.288ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Clock Path at Slow Process Corner: g_clk to CNC2_FC_V2/WatchDog_Partition_1/WatchDogTimer_1/m_Q_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    A10.I                Tiopi                 1.310   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp378.IMUX.22
    BUFGMUX_X3Y5.I0      net (fanout=2)        0.649   IBUFG_CLK_40MHz
    BUFGMUX_X3Y5.O       Tgi0o                 0.209   BUFG_inst_40MHz
                                                       BUFG_inst_40MHz
    SLICE_X42Y45.CLK     net (fanout=1004)     1.120   BUFG_CLK_40MHz
    -------------------------------------------------  ---------------------------
    Total                                      3.288ns (1.519ns logic, 1.769ns route)
                                                       (46.2% logic, 53.8% route)

  Maximum Data Path at Slow Process Corner: CNC2_FC_V2/WatchDog_Partition_1/WatchDogTimer_1/m_Q_1 to oLaser2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y45.BQ      Tcko                  0.447   CNC2_FC_V2/WatchDog_Partition_1/WatchDogTimer_1/m_Q<3>
                                                       CNC2_FC_V2/WatchDog_Partition_1/WatchDogTimer_1/m_Q_1
    SLICE_X41Y46.C2      net (fanout=2)        0.644   CNC2_FC_V2/WatchDog_Partition_1/WatchDogTimer_1/m_Q<1>
    SLICE_X41Y46.C       Tilo                  0.259   CNC2_FC_V2/WatchDog_Partition_1/WatchDog_IBusStop_1/m_WD_Timer<15>
                                                       CNC2_FC_V2/WatchDog_Partition_1/WatchDogTimer_1/n0007<15>1
    SLICE_X41Y46.A2      net (fanout=1)        0.437   CNC2_FC_V2/WatchDog_Partition_1/WatchDogTimer_1/n0007<15>
    SLICE_X41Y46.A       Tilo                  0.259   CNC2_FC_V2/WatchDog_Partition_1/WatchDog_IBusStop_1/m_WD_Timer<15>
                                                       CNC2_FC_V2/WatchDog_Partition_1/WatchDogTimer_1/n0007<15>3
    SLICE_X41Y46.B3      net (fanout=43)       0.865   CNC2_FC_V2/WatchDog_Partition_1/WatchDogTimer_1/n0007
    SLICE_X41Y46.B       Tilo                  0.259   CNC2_FC_V2/WatchDog_Partition_1/WatchDog_IBusStop_1/m_WD_Timer<15>
                                                       CNC2_FC_V2/WatchDog_Partition_1/WatchDogTimer_1/m_WD_TimeOut1
    SLICE_X51Y38.A6      net (fanout=32)       1.399   CNC2_FC_V2/WD_TimeOut
    SLICE_X51Y38.A       Tilo                  0.259   CNC2_FC_V2/SCANHEAD_Partition_1/Laser_Partition_1/m_LaserOnDelay<11>
                                                       CNC2_FC_V2/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/Mmux_m_LaserOn14
    SLICE_X51Y38.D3      net (fanout=39)       0.347   oLaserOn_OBUF
    SLICE_X51Y38.D       Tilo                  0.259   CNC2_FC_V2/SCANHEAD_Partition_1/Laser_Partition_1/m_LaserOnDelay<11>
                                                       CNC2_FC_V2/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/Mmux_m_Laser212
    SLICE_X51Y38.C6      net (fanout=1)        0.118   CNC2_FC_V2/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/Mmux_m_Laser211
    SLICE_X51Y38.C       Tilo                  0.259   CNC2_FC_V2/SCANHEAD_Partition_1/Laser_Partition_1/m_LaserOnDelay<11>
                                                       CNC2_FC_V2/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/Mmux_m_Laser213
    L13.O                net (fanout=1)        3.123   oLaser2_OBUF
    L13.PAD              Tioop                 2.381   oLaser2
                                                       oLaser2_OBUF
                                                       oLaser2
    -------------------------------------------------  ---------------------------
    Total                                     11.315ns (4.382ns logic, 6.933ns route)
                                                       (38.7% logic, 61.3% route)

--------------------------------------------------------------------------------

Paths for end point oLaser1 (K12.PAD), 181 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  10.898ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               CNC2_FC_V2/WatchDog_Partition_1/WatchDogTimer_1/m_Q_3 (FF)
  Destination:          oLaser1 (PAD)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Requirement:          25.000ns
  Data Path Delay:      10.789ns (Levels of Logic = 6)
  Clock Path Delay:     3.288ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Clock Path at Slow Process Corner: g_clk to CNC2_FC_V2/WatchDog_Partition_1/WatchDogTimer_1/m_Q_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    A10.I                Tiopi                 1.310   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp378.IMUX.22
    BUFGMUX_X3Y5.I0      net (fanout=2)        0.649   IBUFG_CLK_40MHz
    BUFGMUX_X3Y5.O       Tgi0o                 0.209   BUFG_inst_40MHz
                                                       BUFG_inst_40MHz
    SLICE_X42Y45.CLK     net (fanout=1004)     1.120   BUFG_CLK_40MHz
    -------------------------------------------------  ---------------------------
    Total                                      3.288ns (1.519ns logic, 1.769ns route)
                                                       (46.2% logic, 53.8% route)

  Maximum Data Path at Slow Process Corner: CNC2_FC_V2/WatchDog_Partition_1/WatchDogTimer_1/m_Q_3 to oLaser1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y45.DQ      Tcko                  0.447   CNC2_FC_V2/WatchDog_Partition_1/WatchDogTimer_1/m_Q<3>
                                                       CNC2_FC_V2/WatchDog_Partition_1/WatchDogTimer_1/m_Q_3
    SLICE_X41Y46.C1      net (fanout=2)        1.074   CNC2_FC_V2/WatchDog_Partition_1/WatchDogTimer_1/m_Q<3>
    SLICE_X41Y46.C       Tilo                  0.259   CNC2_FC_V2/WatchDog_Partition_1/WatchDog_IBusStop_1/m_WD_Timer<15>
                                                       CNC2_FC_V2/WatchDog_Partition_1/WatchDogTimer_1/n0007<15>1
    SLICE_X41Y46.A2      net (fanout=1)        0.437   CNC2_FC_V2/WatchDog_Partition_1/WatchDogTimer_1/n0007<15>
    SLICE_X41Y46.A       Tilo                  0.259   CNC2_FC_V2/WatchDog_Partition_1/WatchDog_IBusStop_1/m_WD_Timer<15>
                                                       CNC2_FC_V2/WatchDog_Partition_1/WatchDogTimer_1/n0007<15>3
    SLICE_X41Y46.B3      net (fanout=43)       0.865   CNC2_FC_V2/WatchDog_Partition_1/WatchDogTimer_1/n0007
    SLICE_X41Y46.B       Tilo                  0.259   CNC2_FC_V2/WatchDog_Partition_1/WatchDog_IBusStop_1/m_WD_Timer<15>
                                                       CNC2_FC_V2/WatchDog_Partition_1/WatchDogTimer_1/m_WD_TimeOut1
    SLICE_X51Y38.A6      net (fanout=32)       1.399   CNC2_FC_V2/WD_TimeOut
    SLICE_X51Y38.A       Tilo                  0.259   CNC2_FC_V2/SCANHEAD_Partition_1/Laser_Partition_1/m_LaserOnDelay<11>
                                                       CNC2_FC_V2/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/Mmux_m_LaserOn14
    SLICE_X52Y43.CX      net (fanout=39)       1.105   oLaserOn_OBUF
    SLICE_X52Y43.CMUX    Tcxc                  0.163   oLaser1_OBUF
                                                       CNC2_FC_V2/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/Mmux_m_Laser111
    K12.O                net (fanout=1)        1.882   oLaser1_OBUF
    K12.PAD              Tioop                 2.381   oLaser1
                                                       oLaser1_OBUF
                                                       oLaser1
    -------------------------------------------------  ---------------------------
    Total                                     10.789ns (4.027ns logic, 6.762ns route)
                                                       (37.3% logic, 62.7% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  11.328ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               CNC2_FC_V2/WatchDog_Partition_1/WatchDogTimer_1/m_Q_1 (FF)
  Destination:          oLaser1 (PAD)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Requirement:          25.000ns
  Data Path Delay:      10.359ns (Levels of Logic = 6)
  Clock Path Delay:     3.288ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Clock Path at Slow Process Corner: g_clk to CNC2_FC_V2/WatchDog_Partition_1/WatchDogTimer_1/m_Q_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    A10.I                Tiopi                 1.310   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp378.IMUX.22
    BUFGMUX_X3Y5.I0      net (fanout=2)        0.649   IBUFG_CLK_40MHz
    BUFGMUX_X3Y5.O       Tgi0o                 0.209   BUFG_inst_40MHz
                                                       BUFG_inst_40MHz
    SLICE_X42Y45.CLK     net (fanout=1004)     1.120   BUFG_CLK_40MHz
    -------------------------------------------------  ---------------------------
    Total                                      3.288ns (1.519ns logic, 1.769ns route)
                                                       (46.2% logic, 53.8% route)

  Maximum Data Path at Slow Process Corner: CNC2_FC_V2/WatchDog_Partition_1/WatchDogTimer_1/m_Q_1 to oLaser1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y45.BQ      Tcko                  0.447   CNC2_FC_V2/WatchDog_Partition_1/WatchDogTimer_1/m_Q<3>
                                                       CNC2_FC_V2/WatchDog_Partition_1/WatchDogTimer_1/m_Q_1
    SLICE_X41Y46.C2      net (fanout=2)        0.644   CNC2_FC_V2/WatchDog_Partition_1/WatchDogTimer_1/m_Q<1>
    SLICE_X41Y46.C       Tilo                  0.259   CNC2_FC_V2/WatchDog_Partition_1/WatchDog_IBusStop_1/m_WD_Timer<15>
                                                       CNC2_FC_V2/WatchDog_Partition_1/WatchDogTimer_1/n0007<15>1
    SLICE_X41Y46.A2      net (fanout=1)        0.437   CNC2_FC_V2/WatchDog_Partition_1/WatchDogTimer_1/n0007<15>
    SLICE_X41Y46.A       Tilo                  0.259   CNC2_FC_V2/WatchDog_Partition_1/WatchDog_IBusStop_1/m_WD_Timer<15>
                                                       CNC2_FC_V2/WatchDog_Partition_1/WatchDogTimer_1/n0007<15>3
    SLICE_X41Y46.B3      net (fanout=43)       0.865   CNC2_FC_V2/WatchDog_Partition_1/WatchDogTimer_1/n0007
    SLICE_X41Y46.B       Tilo                  0.259   CNC2_FC_V2/WatchDog_Partition_1/WatchDog_IBusStop_1/m_WD_Timer<15>
                                                       CNC2_FC_V2/WatchDog_Partition_1/WatchDogTimer_1/m_WD_TimeOut1
    SLICE_X51Y38.A6      net (fanout=32)       1.399   CNC2_FC_V2/WD_TimeOut
    SLICE_X51Y38.A       Tilo                  0.259   CNC2_FC_V2/SCANHEAD_Partition_1/Laser_Partition_1/m_LaserOnDelay<11>
                                                       CNC2_FC_V2/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/Mmux_m_LaserOn14
    SLICE_X52Y43.CX      net (fanout=39)       1.105   oLaserOn_OBUF
    SLICE_X52Y43.CMUX    Tcxc                  0.163   oLaser1_OBUF
                                                       CNC2_FC_V2/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/Mmux_m_Laser111
    K12.O                net (fanout=1)        1.882   oLaser1_OBUF
    K12.PAD              Tioop                 2.381   oLaser1
                                                       oLaser1_OBUF
                                                       oLaser1
    -------------------------------------------------  ---------------------------
    Total                                     10.359ns (4.027ns logic, 6.332ns route)
                                                       (38.9% logic, 61.1% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  11.337ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               CNC2_FC_V2/WatchDog_Partition_1/WatchDogTimer_1/m_Q_8 (FF)
  Destination:          oLaser1 (PAD)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Requirement:          25.000ns
  Data Path Delay:      10.348ns (Levels of Logic = 6)
  Clock Path Delay:     3.290ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Clock Path at Slow Process Corner: g_clk to CNC2_FC_V2/WatchDog_Partition_1/WatchDogTimer_1/m_Q_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    A10.I                Tiopi                 1.310   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp378.IMUX.22
    BUFGMUX_X3Y5.I0      net (fanout=2)        0.649   IBUFG_CLK_40MHz
    BUFGMUX_X3Y5.O       Tgi0o                 0.209   BUFG_inst_40MHz
                                                       BUFG_inst_40MHz
    SLICE_X42Y47.CLK     net (fanout=1004)     1.122   BUFG_CLK_40MHz
    -------------------------------------------------  ---------------------------
    Total                                      3.290ns (1.519ns logic, 1.771ns route)
                                                       (46.2% logic, 53.8% route)

  Maximum Data Path at Slow Process Corner: CNC2_FC_V2/WatchDog_Partition_1/WatchDogTimer_1/m_Q_8 to oLaser1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y47.AQ      Tcko                  0.447   CNC2_FC_V2/WatchDog_Partition_1/WatchDogTimer_1/m_Q<11>
                                                       CNC2_FC_V2/WatchDog_Partition_1/WatchDogTimer_1/m_Q_8
    SLICE_X41Y46.D2      net (fanout=2)        0.779   CNC2_FC_V2/WatchDog_Partition_1/WatchDogTimer_1/m_Q<8>
    SLICE_X41Y46.D       Tilo                  0.259   CNC2_FC_V2/WatchDog_Partition_1/WatchDog_IBusStop_1/m_WD_Timer<15>
                                                       CNC2_FC_V2/WatchDog_Partition_1/WatchDogTimer_1/n0007<15>2
    SLICE_X41Y46.A3      net (fanout=1)        0.291   CNC2_FC_V2/WatchDog_Partition_1/WatchDogTimer_1/n0007<15>1
    SLICE_X41Y46.A       Tilo                  0.259   CNC2_FC_V2/WatchDog_Partition_1/WatchDog_IBusStop_1/m_WD_Timer<15>
                                                       CNC2_FC_V2/WatchDog_Partition_1/WatchDogTimer_1/n0007<15>3
    SLICE_X41Y46.B3      net (fanout=43)       0.865   CNC2_FC_V2/WatchDog_Partition_1/WatchDogTimer_1/n0007
    SLICE_X41Y46.B       Tilo                  0.259   CNC2_FC_V2/WatchDog_Partition_1/WatchDog_IBusStop_1/m_WD_Timer<15>
                                                       CNC2_FC_V2/WatchDog_Partition_1/WatchDogTimer_1/m_WD_TimeOut1
    SLICE_X51Y38.A6      net (fanout=32)       1.399   CNC2_FC_V2/WD_TimeOut
    SLICE_X51Y38.A       Tilo                  0.259   CNC2_FC_V2/SCANHEAD_Partition_1/Laser_Partition_1/m_LaserOnDelay<11>
                                                       CNC2_FC_V2/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/Mmux_m_LaserOn14
    SLICE_X52Y43.CX      net (fanout=39)       1.105   oLaserOn_OBUF
    SLICE_X52Y43.CMUX    Tcxc                  0.163   oLaser1_OBUF
                                                       CNC2_FC_V2/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/Mmux_m_Laser111
    K12.O                net (fanout=1)        1.882   oLaser1_OBUF
    K12.PAD              Tioop                 2.381   oLaser1
                                                       oLaser1_OBUF
                                                       oLaser1
    -------------------------------------------------  ---------------------------
    Total                                     10.348ns (4.027ns logic, 6.321ns route)
                                                       (38.9% logic, 61.1% route)

--------------------------------------------------------------------------------

Paths for end point svo_on (P12.PAD), 18 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  10.946ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               CNC2_FC_V2/WatchDog_Partition_1/WatchDogTimer_1/m_Q_3 (FF)
  Destination:          svo_on (PAD)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Requirement:          25.000ns
  Data Path Delay:      10.741ns (Levels of Logic = 4)
  Clock Path Delay:     3.288ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Clock Path at Slow Process Corner: g_clk to CNC2_FC_V2/WatchDog_Partition_1/WatchDogTimer_1/m_Q_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    A10.I                Tiopi                 1.310   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp378.IMUX.22
    BUFGMUX_X3Y5.I0      net (fanout=2)        0.649   IBUFG_CLK_40MHz
    BUFGMUX_X3Y5.O       Tgi0o                 0.209   BUFG_inst_40MHz
                                                       BUFG_inst_40MHz
    SLICE_X42Y45.CLK     net (fanout=1004)     1.120   BUFG_CLK_40MHz
    -------------------------------------------------  ---------------------------
    Total                                      3.288ns (1.519ns logic, 1.769ns route)
                                                       (46.2% logic, 53.8% route)

  Maximum Data Path at Slow Process Corner: CNC2_FC_V2/WatchDog_Partition_1/WatchDogTimer_1/m_Q_3 to svo_on
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y45.DQ      Tcko                  0.447   CNC2_FC_V2/WatchDog_Partition_1/WatchDogTimer_1/m_Q<3>
                                                       CNC2_FC_V2/WatchDog_Partition_1/WatchDogTimer_1/m_Q_3
    SLICE_X41Y46.C1      net (fanout=2)        1.074   CNC2_FC_V2/WatchDog_Partition_1/WatchDogTimer_1/m_Q<3>
    SLICE_X41Y46.C       Tilo                  0.259   CNC2_FC_V2/WatchDog_Partition_1/WatchDog_IBusStop_1/m_WD_Timer<15>
                                                       CNC2_FC_V2/WatchDog_Partition_1/WatchDogTimer_1/n0007<15>1
    SLICE_X41Y46.A2      net (fanout=1)        0.437   CNC2_FC_V2/WatchDog_Partition_1/WatchDogTimer_1/n0007<15>
    SLICE_X41Y46.A       Tilo                  0.259   CNC2_FC_V2/WatchDog_Partition_1/WatchDog_IBusStop_1/m_WD_Timer<15>
                                                       CNC2_FC_V2/WatchDog_Partition_1/WatchDogTimer_1/n0007<15>3
    SLICE_X44Y31.B3      net (fanout=43)       2.338   CNC2_FC_V2/WatchDog_Partition_1/WatchDogTimer_1/n0007
    SLICE_X44Y31.B       Tilo                  0.205   svo_on_OBUF
                                                       CNC2_FC_V2/DDA_Partition_1/DDA_ServoOn1
    P12.O                net (fanout=1)        3.341   svo_on_OBUF
    P12.PAD              Tioop                 2.381   svo_on
                                                       svo_on_OBUF
                                                       svo_on
    -------------------------------------------------  ---------------------------
    Total                                     10.741ns (3.551ns logic, 7.190ns route)
                                                       (33.1% logic, 66.9% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  11.376ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               CNC2_FC_V2/WatchDog_Partition_1/WatchDogTimer_1/m_Q_1 (FF)
  Destination:          svo_on (PAD)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Requirement:          25.000ns
  Data Path Delay:      10.311ns (Levels of Logic = 4)
  Clock Path Delay:     3.288ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Clock Path at Slow Process Corner: g_clk to CNC2_FC_V2/WatchDog_Partition_1/WatchDogTimer_1/m_Q_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    A10.I                Tiopi                 1.310   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp378.IMUX.22
    BUFGMUX_X3Y5.I0      net (fanout=2)        0.649   IBUFG_CLK_40MHz
    BUFGMUX_X3Y5.O       Tgi0o                 0.209   BUFG_inst_40MHz
                                                       BUFG_inst_40MHz
    SLICE_X42Y45.CLK     net (fanout=1004)     1.120   BUFG_CLK_40MHz
    -------------------------------------------------  ---------------------------
    Total                                      3.288ns (1.519ns logic, 1.769ns route)
                                                       (46.2% logic, 53.8% route)

  Maximum Data Path at Slow Process Corner: CNC2_FC_V2/WatchDog_Partition_1/WatchDogTimer_1/m_Q_1 to svo_on
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y45.BQ      Tcko                  0.447   CNC2_FC_V2/WatchDog_Partition_1/WatchDogTimer_1/m_Q<3>
                                                       CNC2_FC_V2/WatchDog_Partition_1/WatchDogTimer_1/m_Q_1
    SLICE_X41Y46.C2      net (fanout=2)        0.644   CNC2_FC_V2/WatchDog_Partition_1/WatchDogTimer_1/m_Q<1>
    SLICE_X41Y46.C       Tilo                  0.259   CNC2_FC_V2/WatchDog_Partition_1/WatchDog_IBusStop_1/m_WD_Timer<15>
                                                       CNC2_FC_V2/WatchDog_Partition_1/WatchDogTimer_1/n0007<15>1
    SLICE_X41Y46.A2      net (fanout=1)        0.437   CNC2_FC_V2/WatchDog_Partition_1/WatchDogTimer_1/n0007<15>
    SLICE_X41Y46.A       Tilo                  0.259   CNC2_FC_V2/WatchDog_Partition_1/WatchDog_IBusStop_1/m_WD_Timer<15>
                                                       CNC2_FC_V2/WatchDog_Partition_1/WatchDogTimer_1/n0007<15>3
    SLICE_X44Y31.B3      net (fanout=43)       2.338   CNC2_FC_V2/WatchDog_Partition_1/WatchDogTimer_1/n0007
    SLICE_X44Y31.B       Tilo                  0.205   svo_on_OBUF
                                                       CNC2_FC_V2/DDA_Partition_1/DDA_ServoOn1
    P12.O                net (fanout=1)        3.341   svo_on_OBUF
    P12.PAD              Tioop                 2.381   svo_on
                                                       svo_on_OBUF
                                                       svo_on
    -------------------------------------------------  ---------------------------
    Total                                     10.311ns (3.551ns logic, 6.760ns route)
                                                       (34.4% logic, 65.6% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  11.385ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               CNC2_FC_V2/WatchDog_Partition_1/WatchDogTimer_1/m_Q_8 (FF)
  Destination:          svo_on (PAD)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Requirement:          25.000ns
  Data Path Delay:      10.300ns (Levels of Logic = 4)
  Clock Path Delay:     3.290ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Clock Path at Slow Process Corner: g_clk to CNC2_FC_V2/WatchDog_Partition_1/WatchDogTimer_1/m_Q_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    A10.I                Tiopi                 1.310   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp378.IMUX.22
    BUFGMUX_X3Y5.I0      net (fanout=2)        0.649   IBUFG_CLK_40MHz
    BUFGMUX_X3Y5.O       Tgi0o                 0.209   BUFG_inst_40MHz
                                                       BUFG_inst_40MHz
    SLICE_X42Y47.CLK     net (fanout=1004)     1.122   BUFG_CLK_40MHz
    -------------------------------------------------  ---------------------------
    Total                                      3.290ns (1.519ns logic, 1.771ns route)
                                                       (46.2% logic, 53.8% route)

  Maximum Data Path at Slow Process Corner: CNC2_FC_V2/WatchDog_Partition_1/WatchDogTimer_1/m_Q_8 to svo_on
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y47.AQ      Tcko                  0.447   CNC2_FC_V2/WatchDog_Partition_1/WatchDogTimer_1/m_Q<11>
                                                       CNC2_FC_V2/WatchDog_Partition_1/WatchDogTimer_1/m_Q_8
    SLICE_X41Y46.D2      net (fanout=2)        0.779   CNC2_FC_V2/WatchDog_Partition_1/WatchDogTimer_1/m_Q<8>
    SLICE_X41Y46.D       Tilo                  0.259   CNC2_FC_V2/WatchDog_Partition_1/WatchDog_IBusStop_1/m_WD_Timer<15>
                                                       CNC2_FC_V2/WatchDog_Partition_1/WatchDogTimer_1/n0007<15>2
    SLICE_X41Y46.A3      net (fanout=1)        0.291   CNC2_FC_V2/WatchDog_Partition_1/WatchDogTimer_1/n0007<15>1
    SLICE_X41Y46.A       Tilo                  0.259   CNC2_FC_V2/WatchDog_Partition_1/WatchDog_IBusStop_1/m_WD_Timer<15>
                                                       CNC2_FC_V2/WatchDog_Partition_1/WatchDogTimer_1/n0007<15>3
    SLICE_X44Y31.B3      net (fanout=43)       2.338   CNC2_FC_V2/WatchDog_Partition_1/WatchDogTimer_1/n0007
    SLICE_X44Y31.B       Tilo                  0.205   svo_on_OBUF
                                                       CNC2_FC_V2/DDA_Partition_1/DDA_ServoOn1
    P12.O                net (fanout=1)        3.341   svo_on_OBUF
    P12.PAD              Tioop                 2.381   svo_on
                                                       svo_on_OBUF
                                                       svo_on
    -------------------------------------------------  ---------------------------
    Total                                     10.300ns (3.551ns logic, 6.749ns route)
                                                       (34.5% logic, 65.5% route)

--------------------------------------------------------------------------------

Fastest Paths: OFFSET = OUT 25 ns AFTER COMP "g_clk";
--------------------------------------------------------------------------------

Paths for end point SRI_TX<0> (E1.PAD), 1 path
--------------------------------------------------------------------------------
Delay (fastest paths):  3.091ns (clock arrival + clock path + data path - uncertainty)
  Source:               SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/m_BitData (FF)
  Destination:          SRI_TX<0> (PAD)
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns
  Data Path Delay:      2.883ns (Levels of Logic = 1)
  Clock Path Delay:     0.608ns (Levels of Logic = 4)
  Clock Uncertainty:    0.400ns

  Clock Uncertainty:          0.400ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Minimum Clock Path at Fast Process Corner: g_clk to SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/m_BitData
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    A10.I                Tiopi                 0.763   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp378.IMUX.22
    BUFIO2_X2Y27.I       net (fanout=2)        1.151   IBUFG_CLK_40MHz
    BUFIO2_X2Y27.DIVCLK  Tbufcko_DIVCLK        0.122   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y2.CLKIN       net (fanout=1)        0.342   DCM_SP_inst_40MHz_ML_NEW_DIVCLK
    DCM_X0Y2.CLK2X       Tdmcko_CLK2X         -2.783   DCM_SP_inst_40MHz
                                                       DCM_SP_inst_40MHz
    BUFGMUX_X2Y10.I0     net (fanout=1)        0.265   CLK_80MHz
    BUFGMUX_X2Y10.O      Tgi0o                 0.059   BUFG_inst_80MHz
                                                       BUFG_inst_80MHz
    SLICE_X1Y39.CLK      net (fanout=1139)     0.689   BUFG_CLK_80MHz
    -------------------------------------------------  ---------------------------
    Total                                      0.608ns (-1.839ns logic, 2.447ns route)

  Minimum Data Path at Fast Process Corner: SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/m_BitData to SRI_TX<0>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y39.AQ       Tcko                  0.198   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/m_BitData
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/m_BitData
    E1.O                 net (fanout=1)        1.289   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/m_BitData
    E1.PAD               Tioop                 1.396   SRI_TX<0>
                                                       SRI_TX_0_OBUF
                                                       SRI_TX<0>
    -------------------------------------------------  ---------------------------
    Total                                      2.883ns (1.594ns logic, 1.289ns route)
                                                       (55.3% logic, 44.7% route)

--------------------------------------------------------------------------------

Paths for end point SRI_TX<2> (K1.PAD), 1 path
--------------------------------------------------------------------------------
Delay (fastest paths):  3.503ns (clock arrival + clock path + data path - uncertainty)
  Source:               SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/m_BitData (FF)
  Destination:          SRI_TX<2> (PAD)
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns
  Data Path Delay:      3.298ns (Levels of Logic = 1)
  Clock Path Delay:     0.605ns (Levels of Logic = 4)
  Clock Uncertainty:    0.400ns

  Clock Uncertainty:          0.400ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Minimum Clock Path at Fast Process Corner: g_clk to SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/m_BitData
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    A10.I                Tiopi                 0.763   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp378.IMUX.22
    BUFIO2_X2Y27.I       net (fanout=2)        1.151   IBUFG_CLK_40MHz
    BUFIO2_X2Y27.DIVCLK  Tbufcko_DIVCLK        0.122   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y2.CLKIN       net (fanout=1)        0.342   DCM_SP_inst_40MHz_ML_NEW_DIVCLK
    DCM_X0Y2.CLK2X       Tdmcko_CLK2X         -2.783   DCM_SP_inst_40MHz
                                                       DCM_SP_inst_40MHz
    BUFGMUX_X2Y10.I0     net (fanout=1)        0.265   CLK_80MHz
    BUFGMUX_X2Y10.O      Tgi0o                 0.059   BUFG_inst_80MHz
                                                       BUFG_inst_80MHz
    SLICE_X1Y49.CLK      net (fanout=1139)     0.686   BUFG_CLK_80MHz
    -------------------------------------------------  ---------------------------
    Total                                      0.605ns (-1.839ns logic, 2.444ns route)

  Minimum Data Path at Fast Process Corner: SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/m_BitData to SRI_TX<2>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y49.AQ       Tcko                  0.198   SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/m_BitData
                                                       SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/m_BitData
    K1.O                 net (fanout=1)        1.704   SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/m_BitData
    K1.PAD               Tioop                 1.396   SRI_TX<2>
                                                       SRI_TX_2_OBUF
                                                       SRI_TX<2>
    -------------------------------------------------  ---------------------------
    Total                                      3.298ns (1.594ns logic, 1.704ns route)
                                                       (48.3% logic, 51.7% route)

--------------------------------------------------------------------------------

Paths for end point SRI_RTS<0> (F1.PAD), 2 paths
--------------------------------------------------------------------------------
Delay (fastest paths):  4.216ns (clock arrival + clock path + data path - uncertainty)
  Source:               SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/m_State (FF)
  Destination:          SRI_RTS<0> (PAD)
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns
  Data Path Delay:      4.047ns (Levels of Logic = 2)
  Clock Path Delay:     0.569ns (Levels of Logic = 4)
  Clock Uncertainty:    0.400ns

  Clock Uncertainty:          0.400ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Minimum Clock Path at Fast Process Corner: g_clk to SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/m_State
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    A10.I                Tiopi                 0.763   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp378.IMUX.22
    BUFIO2_X2Y27.I       net (fanout=2)        1.151   IBUFG_CLK_40MHz
    BUFIO2_X2Y27.DIVCLK  Tbufcko_DIVCLK        0.122   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y2.CLKIN       net (fanout=1)        0.342   DCM_SP_inst_40MHz_ML_NEW_DIVCLK
    DCM_X0Y2.CLK2X       Tdmcko_CLK2X         -2.783   DCM_SP_inst_40MHz
                                                       DCM_SP_inst_40MHz
    BUFGMUX_X2Y10.I0     net (fanout=1)        0.265   CLK_80MHz
    BUFGMUX_X2Y10.O      Tgi0o                 0.059   BUFG_inst_80MHz
                                                       BUFG_inst_80MHz
    SLICE_X9Y41.CLK      net (fanout=1139)     0.650   BUFG_CLK_80MHz
    -------------------------------------------------  ---------------------------
    Total                                      0.569ns (-1.839ns logic, 2.408ns route)

  Minimum Data Path at Fast Process Corner: SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/m_State to SRI_RTS<0>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y41.AQ       Tcko                  0.198   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/m_State
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/m_State
    SLICE_X1Y35.A5       net (fanout=56)       1.268   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/m_State
    SLICE_X1Y35.A        Tilo                  0.156   SRI_RTS_0_OBUF
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/oDataDir1
    F1.O                 net (fanout=1)        1.029   SRI_RTS_0_OBUF
    F1.PAD               Tioop                 1.396   SRI_RTS<0>
                                                       SRI_RTS_0_OBUF
                                                       SRI_RTS<0>
    -------------------------------------------------  ---------------------------
    Total                                      4.047ns (1.750ns logic, 2.297ns route)
                                                       (43.2% logic, 56.8% route)

--------------------------------------------------------------------------------
Delay (fastest paths):  3.747ns (clock arrival + clock path + data path - uncertainty)
  Source:               SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_State_FSM_FFd3 (FF)
  Destination:          SRI_RTS<0> (PAD)
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns
  Data Path Delay:      3.574ns (Levels of Logic = 2)
  Clock Path Delay:     0.573ns (Levels of Logic = 4)
  Clock Uncertainty:    0.400ns

  Clock Uncertainty:          0.400ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Minimum Clock Path at Fast Process Corner: g_clk to SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_State_FSM_FFd3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    A10.I                Tiopi                 0.763   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp378.IMUX.22
    BUFIO2_X2Y27.I       net (fanout=2)        1.151   IBUFG_CLK_40MHz
    BUFIO2_X2Y27.DIVCLK  Tbufcko_DIVCLK        0.122   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y2.CLKIN       net (fanout=1)        0.342   DCM_SP_inst_40MHz_ML_NEW_DIVCLK
    DCM_X0Y2.CLK2X       Tdmcko_CLK2X         -2.783   DCM_SP_inst_40MHz
                                                       DCM_SP_inst_40MHz
    BUFGMUX_X2Y10.I0     net (fanout=1)        0.265   CLK_80MHz
    BUFGMUX_X2Y10.O      Tgi0o                 0.059   BUFG_inst_80MHz
                                                       BUFG_inst_80MHz
    SLICE_X8Y32.CLK      net (fanout=1139)     0.654   BUFG_CLK_80MHz
    -------------------------------------------------  ---------------------------
    Total                                      0.573ns (-1.839ns logic, 2.412ns route)

  Minimum Data Path at Fast Process Corner: SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_State_FSM_FFd3 to SRI_RTS<0>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y32.CQ       Tcko                  0.200   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_State_FSM_FFd3
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_State_FSM_FFd3
    SLICE_X1Y35.A4       net (fanout=75)       0.793   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_State_FSM_FFd3
    SLICE_X1Y35.A        Tilo                  0.156   SRI_RTS_0_OBUF
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/oDataDir1
    F1.O                 net (fanout=1)        1.029   SRI_RTS_0_OBUF
    F1.PAD               Tioop                 1.396   SRI_RTS<0>
                                                       SRI_RTS_0_OBUF
                                                       SRI_RTS<0>
    -------------------------------------------------  ---------------------------
    Total                                      3.574ns (1.752ns logic, 1.822ns route)
                                                       (49.0% logic, 51.0% route)

--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_g_clk
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_g_clk                       |     25.000ns|     22.760ns|     24.604ns|            0|            0|    321133303|       871592|
| TS_CLK_80MHz                  |     12.500ns|     12.302ns|      7.956ns|            0|            0|       871568|           24|
|  TS_TO_SRIPartition_1G1Channel|     12.500ns|      7.381ns|          N/A|            0|            0|            4|            0|
|  2SRIComPartition_1m_WEB1_0_LD|             |             |             |             |             |             |             |
|  C                            |             |             |             |             |             |             |             |
|  TS_TO_SRIPartition_1G1Channel|     12.500ns|      7.956ns|          N/A|            0|            0|            4|            0|
|  2SRIComPartition_1m_WEB1_1_LD|             |             |             |             |             |             |             |
|  C                            |             |             |             |             |             |             |             |
|  TS_TO_SRIPartition_1G1Channel|     12.500ns|      4.759ns|          N/A|            0|            0|            4|            0|
|  1SRIComPartition_1m_WEB1_0_LD|             |             |             |             |             |             |             |
|  C                            |             |             |             |             |             |             |             |
|  TS_TO_SRIPartition_1G1Channel|     12.500ns|      4.912ns|          N/A|            0|            0|            4|            0|
|  1SRIComPartition_1m_WEB1_1_LD|             |             |             |             |             |             |             |
|  C                            |             |             |             |             |             |             |             |
|  TS_TO_SRIPartition_1G1Channel|     12.500ns|      7.079ns|          N/A|            0|            0|            4|            0|
|  0SRIComPartition_1m_WEB1_0_LD|             |             |             |             |             |             |             |
|  C                            |             |             |             |             |             |             |             |
|  TS_TO_SRIPartition_1G1Channel|     12.500ns|      6.483ns|          N/A|            0|            0|            4|            0|
|  0SRIComPartition_1m_WEB1_1_LD|             |             |             |             |             |             |             |
|  C                            |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock g_clk
----------------+------------+------------+------------+------------+------------------+--------+
                |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source          | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
----------------+------------+------------+------------+------------+------------------+--------+
SRI_RX<0>       |    2.919(R)|      SLOW  |   -0.538(R)|      FAST  |BUFG_CLK_80MHz    |   0.000|
SRI_RX<1>       |    3.401(R)|      SLOW  |   -0.876(R)|      FAST  |BUFG_CLK_80MHz    |   0.000|
SRI_RX<2>       |    4.202(R)|      SLOW  |   -1.409(R)|      FAST  |BUFG_CLK_80MHz    |   0.000|
iLIO_DI         |    3.925(R)|      SLOW  |   -1.704(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
iMPG_A          |    1.404(R)|      SLOW  |   -0.153(R)|      SLOW  |BUFG_CLK_40MHz    |   0.000|
iMPG_B          |    1.865(R)|      SLOW  |   -0.546(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
iMPG_DI<0>      |    5.498(R)|      SLOW  |   -2.940(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
iMPG_DI<1>      |    5.318(R)|      SLOW  |   -2.733(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
iMPG_DI<2>      |    5.400(R)|      SLOW  |   -2.776(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
iMPG_DI<3>      |    5.158(R)|      SLOW  |   -2.717(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
iMPG_DI<4>      |    5.401(R)|      SLOW  |   -2.715(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
iMPG_DI<5>      |    3.922(R)|      SLOW  |   -1.883(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
iMPG_DI<6>      |    4.136(R)|      SLOW  |   -2.048(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
iXY2_STS        |    1.705(R)|      SLOW  |   -0.441(R)|      SLOW  |BUFG_CLK_40MHz    |   0.000|
lb_cs_n         |    2.636(R)|      SLOW  |   -0.383(R)|      FAST  |BUFG_CLK_80MHz    |   0.000|
lb_rd_n         |    4.293(R)|      SLOW  |   -1.404(R)|      FAST  |BUFG_CLK_80MHz    |   0.000|
lb_wr_n         |    3.909(R)|      SLOW  |   -1.165(R)|      FAST  |BUFG_CLK_80MHz    |   0.000|
svo_alarm<0>    |    3.056(R)|      SLOW  |   -1.340(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
svo_alarm<1>    |    1.263(R)|      SLOW  |   -0.023(R)|      SLOW  |BUFG_CLK_40MHz    |   0.000|
svo_alarm<2>    |    1.589(R)|      SLOW  |   -0.320(R)|      SLOW  |BUFG_CLK_40MHz    |   0.000|
svo_alarm<3>    |    2.336(R)|      SLOW  |   -0.846(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
svo_enc_a<0>    |    2.186(R)|      SLOW  |   -0.785(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
svo_enc_a<1>    |    1.560(R)|      SLOW  |   -0.298(R)|      SLOW  |BUFG_CLK_40MHz    |   0.000|
svo_enc_a<2>    |    1.658(R)|      SLOW  |   -0.396(R)|      SLOW  |BUFG_CLK_40MHz    |   0.000|
svo_enc_a<3>    |    1.548(R)|      SLOW  |   -0.299(R)|      SLOW  |BUFG_CLK_40MHz    |   0.000|
svo_enc_b<0>    |    1.640(R)|      SLOW  |   -0.384(R)|      SLOW  |BUFG_CLK_40MHz    |   0.000|
svo_enc_b<1>    |    2.052(R)|      SLOW  |   -0.697(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
svo_enc_b<2>    |    1.554(R)|      SLOW  |   -0.293(R)|      SLOW  |BUFG_CLK_40MHz    |   0.000|
svo_enc_b<3>    |    1.349(R)|      SLOW  |   -0.091(R)|      SLOW  |BUFG_CLK_40MHz    |   0.000|
svo_enc_index<0>|    2.038(R)|      SLOW  |   -0.758(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
svo_enc_index<1>|    1.637(R)|      SLOW  |   -0.365(R)|      SLOW  |BUFG_CLK_40MHz    |   0.000|
svo_enc_index<2>|    1.336(R)|      SLOW  |   -0.088(R)|      SLOW  |BUFG_CLK_40MHz    |   0.000|
svo_enc_index<3>|    1.647(R)|      SLOW  |   -0.354(R)|      SLOW  |BUFG_CLK_40MHz    |   0.000|
----------------+------------+------------+------------+------------+------------------+--------+

Clock g_clk to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
SRI_RTS<0>  |         7.820(R)|      SLOW  |         3.747(R)|      FAST  |BUFG_CLK_80MHz    |   0.000|
SRI_RTS<1>  |        10.116(R)|      SLOW  |         5.426(R)|      FAST  |BUFG_CLK_80MHz    |   0.000|
SRI_RTS<2>  |        10.274(R)|      SLOW  |         4.982(R)|      FAST  |BUFG_CLK_80MHz    |   0.000|
SRI_TX<0>   |         6.159(R)|      SLOW  |         3.091(R)|      FAST  |BUFG_CLK_80MHz    |   0.000|
SRI_TX<1>   |         8.150(R)|      SLOW  |         4.323(R)|      FAST  |BUFG_CLK_80MHz    |   0.000|
SRI_TX<2>   |         6.827(R)|      SLOW  |         3.503(R)|      FAST  |BUFG_CLK_80MHz    |   0.000|
lb_int      |        11.429(R)|      SLOW  |         6.448(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
led_1       |        11.521(R)|      SLOW  |         5.674(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
oLIO_DO     |         8.657(R)|      SLOW  |         4.367(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
oLaser1     |        14.102(R)|      SLOW  |         4.950(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
oLaser2     |        15.058(R)|      SLOW  |         5.797(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
oLaserOn    |        12.680(R)|      SLOW  |         4.904(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
oSPIDAC_CLK |         9.066(R)|      SLOW  |         4.968(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
oSPIDAC_CSn |         8.837(R)|      SLOW  |         4.852(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
oSPIDAC_DO  |         9.721(R)|      SLOW  |         5.397(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
oXY2_CLK    |         8.128(R)|      SLOW  |         4.444(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
oXY2_DAT<0> |         9.333(R)|      SLOW  |         5.164(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
oXY2_DAT<1> |         8.728(R)|      SLOW  |         4.821(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
oXY2_DAT<2> |         8.525(R)|      SLOW  |         4.656(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
oXY2_FS     |         9.833(R)|      SLOW  |         5.449(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
svo_ccw<0>  |         8.623(R)|      SLOW  |         4.762(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
svo_ccw<1>  |         7.654(R)|      SLOW  |         4.113(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
svo_ccw<2>  |         8.688(R)|      SLOW  |         4.763(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
svo_ccw<3>  |         9.187(R)|      SLOW  |         5.137(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
svo_cw<0>   |         8.408(R)|      SLOW  |         4.610(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
svo_cw<1>   |         7.711(R)|      SLOW  |         4.196(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
svo_cw<2>   |         9.965(R)|      SLOW  |         5.635(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
svo_cw<3>   |         8.734(R)|      SLOW  |         4.784(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
svo_on      |        14.054(R)|      SLOW  |         5.715(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock g_clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
g_clk          |   17.761|         |         |         |
---------------+---------+---------+---------+---------+

OFFSET = IN 25 ns VALID 25 ns BEFORE COMP "g_clk" "RISING";
Worst Case Data Window 5.475; Ideal Clock Offset To Actual Clock -9.740; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
SRI_RX<0>         |    2.919(R)|      SLOW  |   -0.538(R)|      FAST  |   22.081|    0.538|       10.772|
SRI_RX<1>         |    3.401(R)|      SLOW  |   -0.876(R)|      FAST  |   21.599|    0.876|       10.362|
SRI_RX<2>         |    4.202(R)|      SLOW  |   -1.409(R)|      FAST  |   20.798|    1.409|        9.695|
iLIO_DI           |    3.925(R)|      SLOW  |   -1.704(R)|      FAST  |   21.075|    1.704|        9.686|
iMPG_A            |    1.404(R)|      SLOW  |   -0.153(R)|      SLOW  |   23.596|    0.153|       11.722|
iMPG_B            |    1.865(R)|      SLOW  |   -0.546(R)|      FAST  |   23.135|    0.546|       11.295|
iMPG_DI<0>        |    5.498(R)|      SLOW  |   -2.940(R)|      FAST  |   19.502|    2.940|        8.281|
iMPG_DI<1>        |    5.318(R)|      SLOW  |   -2.733(R)|      FAST  |   19.682|    2.733|        8.474|
iMPG_DI<2>        |    5.400(R)|      SLOW  |   -2.776(R)|      FAST  |   19.600|    2.776|        8.412|
iMPG_DI<3>        |    5.158(R)|      SLOW  |   -2.717(R)|      FAST  |   19.842|    2.717|        8.563|
iMPG_DI<4>        |    5.401(R)|      SLOW  |   -2.715(R)|      FAST  |   19.599|    2.715|        8.442|
iMPG_DI<5>        |    3.922(R)|      SLOW  |   -1.883(R)|      FAST  |   21.078|    1.883|        9.598|
iMPG_DI<6>        |    4.136(R)|      SLOW  |   -2.048(R)|      FAST  |   20.864|    2.048|        9.408|
iXY2_STS          |    1.705(R)|      SLOW  |   -0.441(R)|      SLOW  |   23.295|    0.441|       11.427|
lb_cs_n           |    2.636(R)|      SLOW  |   -0.383(R)|      FAST  |   22.364|    0.383|       10.991|
lb_rd_n           |    4.293(R)|      SLOW  |   -1.404(R)|      FAST  |   20.707|    1.404|        9.652|
lb_wr_n           |    3.909(R)|      SLOW  |   -1.165(R)|      FAST  |   21.091|    1.165|        9.963|
svo_alarm<0>      |    3.056(R)|      SLOW  |   -1.340(R)|      FAST  |   21.944|    1.340|       10.302|
svo_alarm<1>      |    1.263(R)|      SLOW  |   -0.023(R)|      SLOW  |   23.737|    0.023|       11.857|
svo_alarm<2>      |    1.589(R)|      SLOW  |   -0.320(R)|      SLOW  |   23.411|    0.320|       11.546|
svo_alarm<3>      |    2.336(R)|      SLOW  |   -0.846(R)|      FAST  |   22.664|    0.846|       10.909|
svo_enc_a<0>      |    2.186(R)|      SLOW  |   -0.785(R)|      FAST  |   22.814|    0.785|       11.015|
svo_enc_a<1>      |    1.560(R)|      SLOW  |   -0.298(R)|      SLOW  |   23.440|    0.298|       11.571|
svo_enc_a<2>      |    1.658(R)|      SLOW  |   -0.396(R)|      SLOW  |   23.342|    0.396|       11.473|
svo_enc_a<3>      |    1.548(R)|      SLOW  |   -0.299(R)|      SLOW  |   23.452|    0.299|       11.577|
svo_enc_b<0>      |    1.640(R)|      SLOW  |   -0.384(R)|      SLOW  |   23.360|    0.384|       11.488|
svo_enc_b<1>      |    2.052(R)|      SLOW  |   -0.697(R)|      FAST  |   22.948|    0.697|       11.126|
svo_enc_b<2>      |    1.554(R)|      SLOW  |   -0.293(R)|      SLOW  |   23.446|    0.293|       11.577|
svo_enc_b<3>      |    1.349(R)|      SLOW  |   -0.091(R)|      SLOW  |   23.651|    0.091|       11.780|
svo_enc_index<0>  |    2.038(R)|      SLOW  |   -0.758(R)|      FAST  |   22.962|    0.758|       11.102|
svo_enc_index<1>  |    1.637(R)|      SLOW  |   -0.365(R)|      SLOW  |   23.363|    0.365|       11.499|
svo_enc_index<2>  |    1.336(R)|      SLOW  |   -0.088(R)|      SLOW  |   23.664|    0.088|       11.788|
svo_enc_index<3>  |    1.647(R)|      SLOW  |   -0.354(R)|      SLOW  |   23.353|    0.354|       11.500|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|       5.498|         -  |      -0.023|         -  |   19.502|    0.023|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

OFFSET = OUT 25 ns AFTER COMP "g_clk";
Bus Skew: 8.899 ns; 
-----------------------------------------------+-------------+------------+-------------+------------+--------------+
                                               |Max (slowest)|  Process   |Min (fastest)|  Process   |              |
PAD                                            | Delay (ns)  |   Corner   | Delay (ns)  |   Corner   |Edge Skew (ns)|
-----------------------------------------------+-------------+------------+-------------+------------+--------------+
SRI_RTS<0>                                     |        7.820|      SLOW  |        3.747|      FAST  |         1.661|
SRI_RTS<1>                                     |       10.116|      SLOW  |        5.426|      FAST  |         3.957|
SRI_RTS<2>                                     |       10.274|      SLOW  |        4.982|      FAST  |         4.115|
SRI_TX<0>                                      |        6.159|      SLOW  |        3.091|      FAST  |         0.000|
SRI_TX<1>                                      |        8.150|      SLOW  |        4.323|      FAST  |         1.991|
SRI_TX<2>                                      |        6.827|      SLOW  |        3.503|      FAST  |         0.668|
lb_int                                         |       11.429|      SLOW  |        6.448|      FAST  |         5.270|
led_1                                          |       11.521|      SLOW  |        5.674|      FAST  |         5.362|
oLIO_DO                                        |        8.657|      SLOW  |        4.367|      FAST  |         2.498|
oLaser1                                        |       14.102|      SLOW  |        4.950|      FAST  |         7.943|
oLaser2                                        |       15.058|      SLOW  |        5.797|      FAST  |         8.899|
oLaserOn                                       |       12.680|      SLOW  |        4.904|      FAST  |         6.521|
oSPIDAC_CLK                                    |        9.066|      SLOW  |        4.968|      FAST  |         2.907|
oSPIDAC_CSn                                    |        8.837|      SLOW  |        4.852|      FAST  |         2.678|
oSPIDAC_DO                                     |        9.721|      SLOW  |        5.397|      FAST  |         3.562|
oXY2_CLK                                       |        8.128|      SLOW  |        4.444|      FAST  |         1.969|
oXY2_DAT<0>                                    |        9.333|      SLOW  |        5.164|      FAST  |         3.174|
oXY2_DAT<1>                                    |        8.728|      SLOW  |        4.821|      FAST  |         2.569|
oXY2_DAT<2>                                    |        8.525|      SLOW  |        4.656|      FAST  |         2.366|
oXY2_FS                                        |        9.833|      SLOW  |        5.449|      FAST  |         3.674|
svo_ccw<0>                                     |        8.623|      SLOW  |        4.762|      FAST  |         2.464|
svo_ccw<1>                                     |        7.654|      SLOW  |        4.113|      FAST  |         1.495|
svo_ccw<2>                                     |        8.688|      SLOW  |        4.763|      FAST  |         2.529|
svo_ccw<3>                                     |        9.187|      SLOW  |        5.137|      FAST  |         3.028|
svo_cw<0>                                      |        8.408|      SLOW  |        4.610|      FAST  |         2.249|
svo_cw<1>                                      |        7.711|      SLOW  |        4.196|      FAST  |         1.552|
svo_cw<2>                                      |        9.965|      SLOW  |        5.635|      FAST  |         3.806|
svo_cw<3>                                      |        8.734|      SLOW  |        4.784|      FAST  |         2.575|
svo_on                                         |       14.054|      SLOW  |        5.715|      FAST  |         7.895|
-----------------------------------------------+-------------+------------+-------------+------------+--------------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 322005503 paths, 0 nets, and 57206 connections

Design statistics:
   Minimum period:  22.760ns{1}   (Maximum frequency:  43.937MHz)
   Maximum path delay from/to any node:   7.956ns
   Minimum input required time before clock:   5.498ns
   Minimum output required time after clock:  15.058ns


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Thu Jun 28 13:37:32 2018 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 282 MB



