{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1716368424656 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1716368424661 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed May 22 17:00:24 2024 " "Processing started: Wed May 22 17:00:24 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1716368424661 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716368424661 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lab8 -c lab8 " "Command: quartus_map --read_settings_files=on --write_settings_files=off lab8 -c lab8" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716368424661 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1716368425469 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1716368425469 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "random.sv 1 1 " "Found 1 design units, including 1 entities, in source file random.sv" { { "Info" "ISGN_ENTITY_NAME" "1 random " "Found entity 1: random" {  } { { "random.sv" "" { Text "E:/ECE385/385-Final/LAB8/random.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716368434397 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716368434397 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "Done DONE timer.sv(6) " "Verilog HDL Declaration information at timer.sv(6): object \"Done\" differs only in case from object \"DONE\" in the same scope" {  } { { "timer.sv" "" { Text "E:/ECE385/385-Final/LAB8/timer.sv" 6 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1716368434398 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "timer.sv 1 1 " "Found 1 design units, including 1 entities, in source file timer.sv" { { "Info" "ISGN_ENTITY_NAME" "1 timer " "Found entity 1: timer" {  } { { "timer.sv" "" { Text "E:/ECE385/385-Final/LAB8/timer.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716368434399 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716368434399 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "revolver_state.sv 1 1 " "Found 1 design units, including 1 entities, in source file revolver_state.sv" { { "Info" "ISGN_ENTITY_NAME" "1 revolver_state " "Found entity 1: revolver_state" {  } { { "revolver_state.sv" "" { Text "E:/ECE385/385-Final/LAB8/revolver_state.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716368434401 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716368434401 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "game_state.sv 1 1 " "Found 1 design units, including 1 entities, in source file game_state.sv" { { "Info" "ISGN_ENTITY_NAME" "1 game_state " "Found entity 1: game_state" {  } { { "game_state.sv" "" { Text "E:/ECE385/385-Final/LAB8/game_state.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716368434403 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716368434403 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bg_idle/bg_idle_rom.sv 1 1 " "Found 1 design units, including 1 entities, in source file bg_idle/bg_idle_rom.sv" { { "Info" "ISGN_ENTITY_NAME" "1 BG_Idle_rom " "Found entity 1: BG_Idle_rom" {  } { { "BG_Idle/BG_Idle_rom.sv" "" { Text "E:/ECE385/385-Final/LAB8/BG_Idle/BG_Idle_rom.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716368434405 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716368434405 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bg_idle/bg_idle_palette.sv 1 1 " "Found 1 design units, including 1 entities, in source file bg_idle/bg_idle_palette.sv" { { "Info" "ISGN_ENTITY_NAME" "1 BG_Idle_palette " "Found entity 1: BG_Idle_palette" {  } { { "BG_Idle/BG_Idle_palette.sv" "" { Text "E:/ECE385/385-Final/LAB8/BG_Idle/BG_Idle_palette.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716368434408 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716368434408 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bg_idle/bg_idle_example.sv 1 1 " "Found 1 design units, including 1 entities, in source file bg_idle/bg_idle_example.sv" { { "Info" "ISGN_ENTITY_NAME" "1 BG_Idle_example " "Found entity 1: BG_Idle_example" {  } { { "BG_Idle/BG_Idle_example.sv" "" { Text "E:/ECE385/385-Final/LAB8/BG_Idle/BG_Idle_example.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716368434410 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716368434410 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bg_red_dead/bg_red_dead_rom.sv 1 1 " "Found 1 design units, including 1 entities, in source file bg_red_dead/bg_red_dead_rom.sv" { { "Info" "ISGN_ENTITY_NAME" "1 BG_Red_Dead_rom " "Found entity 1: BG_Red_Dead_rom" {  } { { "BG_Red_Dead/BG_Red_Dead_rom.sv" "" { Text "E:/ECE385/385-Final/LAB8/BG_Red_Dead/BG_Red_Dead_rom.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716368434412 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716368434412 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bg_red_dead/bg_red_dead_palette.sv 1 1 " "Found 1 design units, including 1 entities, in source file bg_red_dead/bg_red_dead_palette.sv" { { "Info" "ISGN_ENTITY_NAME" "1 BG_Red_Dead_palette " "Found entity 1: BG_Red_Dead_palette" {  } { { "BG_Red_Dead/BG_Red_Dead_palette.sv" "" { Text "E:/ECE385/385-Final/LAB8/BG_Red_Dead/BG_Red_Dead_palette.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716368434414 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716368434414 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bg_red_dead/bg_red_dead_example.sv 1 1 " "Found 1 design units, including 1 entities, in source file bg_red_dead/bg_red_dead_example.sv" { { "Info" "ISGN_ENTITY_NAME" "1 BG_Red_Dead_example " "Found entity 1: BG_Red_Dead_example" {  } { { "BG_Red_Dead/BG_Red_Dead_example.sv" "" { Text "E:/ECE385/385-Final/LAB8/BG_Red_Dead/BG_Red_Dead_example.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716368434417 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716368434417 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bg_blue_dead/bg_blue_dead_rom.sv 1 1 " "Found 1 design units, including 1 entities, in source file bg_blue_dead/bg_blue_dead_rom.sv" { { "Info" "ISGN_ENTITY_NAME" "1 BG_Blue_Dead_rom " "Found entity 1: BG_Blue_Dead_rom" {  } { { "BG_Blue_Dead/BG_Blue_Dead_rom.sv" "" { Text "E:/ECE385/385-Final/LAB8/BG_Blue_Dead/BG_Blue_Dead_rom.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716368434419 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716368434419 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bg_blue_dead/bg_blue_dead_palette.sv 1 1 " "Found 1 design units, including 1 entities, in source file bg_blue_dead/bg_blue_dead_palette.sv" { { "Info" "ISGN_ENTITY_NAME" "1 BG_Blue_Dead_palette " "Found entity 1: BG_Blue_Dead_palette" {  } { { "BG_Blue_Dead/BG_Blue_Dead_palette.sv" "" { Text "E:/ECE385/385-Final/LAB8/BG_Blue_Dead/BG_Blue_Dead_palette.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716368434421 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716368434421 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bg_blue_dead/bg_blue_dead_example.sv 1 1 " "Found 1 design units, including 1 entities, in source file bg_blue_dead/bg_blue_dead_example.sv" { { "Info" "ISGN_ENTITY_NAME" "1 BG_Blue_Dead_example " "Found entity 1: BG_Blue_Dead_example" {  } { { "BG_Blue_Dead/BG_Blue_Dead_example.sv" "" { Text "E:/ECE385/385-Final/LAB8/BG_Blue_Dead/BG_Blue_Dead_example.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716368434423 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716368434423 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bg_idle_pistol/bg_idle_pistol_rom.sv 1 1 " "Found 1 design units, including 1 entities, in source file bg_idle_pistol/bg_idle_pistol_rom.sv" { { "Info" "ISGN_ENTITY_NAME" "1 BG_Idle_Pistol_rom " "Found entity 1: BG_Idle_Pistol_rom" {  } { { "BG_Idle_Pistol/BG_Idle_Pistol_rom.sv" "" { Text "E:/ECE385/385-Final/LAB8/BG_Idle_Pistol/BG_Idle_Pistol_rom.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716368434425 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716368434425 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bg_idle_pistol/bg_idle_pistol_palette.sv 1 1 " "Found 1 design units, including 1 entities, in source file bg_idle_pistol/bg_idle_pistol_palette.sv" { { "Info" "ISGN_ENTITY_NAME" "1 BG_Idle_Pistol_palette " "Found entity 1: BG_Idle_Pistol_palette" {  } { { "BG_Idle_Pistol/BG_Idle_Pistol_palette.sv" "" { Text "E:/ECE385/385-Final/LAB8/BG_Idle_Pistol/BG_Idle_Pistol_palette.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716368434428 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716368434428 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bg_idle_pistol/bg_idle_pistol_example.sv 1 1 " "Found 1 design units, including 1 entities, in source file bg_idle_pistol/bg_idle_pistol_example.sv" { { "Info" "ISGN_ENTITY_NAME" "1 BG_Idle_Pistol_example " "Found entity 1: BG_Idle_Pistol_example" {  } { { "BG_Idle_Pistol/BG_Idle_Pistol_example.sv" "" { Text "E:/ECE385/385-Final/LAB8/BG_Idle_Pistol/BG_Idle_Pistol_example.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716368434430 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716368434430 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pistol_scene/pistol_scene_rom.sv 1 1 " "Found 1 design units, including 1 entities, in source file pistol_scene/pistol_scene_rom.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Pistol_Scene_rom " "Found entity 1: Pistol_Scene_rom" {  } { { "Pistol_Scene/Pistol_Scene_rom.sv" "" { Text "E:/ECE385/385-Final/LAB8/Pistol_Scene/Pistol_Scene_rom.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716368434432 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716368434432 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pistol_scene/pistol_scene_palette.sv 1 1 " "Found 1 design units, including 1 entities, in source file pistol_scene/pistol_scene_palette.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Pistol_Scene_palette " "Found entity 1: Pistol_Scene_palette" {  } { { "Pistol_Scene/Pistol_Scene_palette.sv" "" { Text "E:/ECE385/385-Final/LAB8/Pistol_Scene/Pistol_Scene_palette.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716368434434 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716368434434 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pistol_scene/pistol_scene_example.sv 1 1 " "Found 1 design units, including 1 entities, in source file pistol_scene/pistol_scene_example.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Pistol_Scene_example " "Found entity 1: Pistol_Scene_example" {  } { { "Pistol_Scene/Pistol_Scene_example.sv" "" { Text "E:/ECE385/385-Final/LAB8/Pistol_Scene/Pistol_Scene_example.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716368434436 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716368434436 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "buckshot/buckshot_rom.sv 1 1 " "Found 1 design units, including 1 entities, in source file buckshot/buckshot_rom.sv" { { "Info" "ISGN_ENTITY_NAME" "1 buckshot_rom " "Found entity 1: buckshot_rom" {  } { { "buckshot/buckshot_rom.sv" "" { Text "E:/ECE385/385-Final/LAB8/buckshot/buckshot_rom.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716368434439 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716368434439 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "buckshot/buckshot_palette.sv 1 1 " "Found 1 design units, including 1 entities, in source file buckshot/buckshot_palette.sv" { { "Info" "ISGN_ENTITY_NAME" "1 buckshot_palette " "Found entity 1: buckshot_palette" {  } { { "buckshot/buckshot_palette.sv" "" { Text "E:/ECE385/385-Final/LAB8/buckshot/buckshot_palette.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716368434441 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716368434441 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "buckshot/buckshot_example.sv 1 1 " "Found 1 design units, including 1 entities, in source file buckshot/buckshot_example.sv" { { "Info" "ISGN_ENTITY_NAME" "1 buckshot_example " "Found entity 1: buckshot_example" {  } { { "buckshot/buckshot_example.sv" "" { Text "E:/ECE385/385-Final/LAB8/buckshot/buckshot_example.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716368434443 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716368434443 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab8_soc/synthesis/lab8_soc.v 1 1 " "Found 1 design units, including 1 entities, in source file lab8_soc/synthesis/lab8_soc.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab8_soc " "Found entity 1: lab8_soc" {  } { { "lab8_soc/synthesis/lab8_soc.v" "" { Text "E:/ECE385/385-Final/LAB8/lab8_soc/synthesis/lab8_soc.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716368434446 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716368434446 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab8_soc/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file lab8_soc/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "lab8_soc/synthesis/submodules/altera_reset_controller.v" "" { Text "E:/ECE385/385-Final/LAB8/lab8_soc/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716368434448 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716368434448 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab8_soc/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file lab8_soc/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "lab8_soc/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "E:/ECE385/385-Final/LAB8/lab8_soc/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716368434450 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716368434450 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab8_soc/synthesis/submodules/lab8_soc_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab8_soc/synthesis/submodules/lab8_soc_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab8_soc_irq_mapper " "Found entity 1: lab8_soc_irq_mapper" {  } { { "lab8_soc/synthesis/submodules/lab8_soc_irq_mapper.sv" "" { Text "E:/ECE385/385-Final/LAB8/lab8_soc/synthesis/submodules/lab8_soc_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716368434451 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716368434451 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab8_soc_mm_interconnect_0 " "Found entity 1: lab8_soc_mm_interconnect_0" {  } { { "lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0.v" "" { Text "E:/ECE385/385-Final/LAB8/lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716368434462 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716368434462 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab8_soc_mm_interconnect_0_avalon_st_adapter " "Found entity 1: lab8_soc_mm_interconnect_0_avalon_st_adapter" {  } { { "lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_avalon_st_adapter.v" "" { Text "E:/ECE385/385-Final/LAB8/lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716368434464 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716368434464 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab8_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: lab8_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "E:/ECE385/385-Final/LAB8/lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716368434466 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716368434466 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab8_soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v 1 1 " "Found 1 design units, including 1 entities, in source file lab8_soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_handshake_clock_crosser " "Found entity 1: altera_avalon_st_handshake_clock_crosser" {  } { { "lab8_soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" "" { Text "E:/ECE385/385-Final/LAB8/lab8_soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716368434468 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716368434468 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab8_soc/synthesis/submodules/altera_avalon_st_clock_crosser.v 1 1 " "Found 1 design units, including 1 entities, in source file lab8_soc/synthesis/submodules/altera_avalon_st_clock_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_clock_crosser " "Found entity 1: altera_avalon_st_clock_crosser" {  } { { "lab8_soc/synthesis/submodules/altera_avalon_st_clock_crosser.v" "" { Text "E:/ECE385/385-Final/LAB8/lab8_soc/synthesis/submodules/altera_avalon_st_clock_crosser.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716368434469 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716368434469 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab8_soc/synthesis/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file lab8_soc/synthesis/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "lab8_soc/synthesis/submodules/altera_avalon_st_pipeline_base.v" "" { Text "E:/ECE385/385-Final/LAB8/lab8_soc/synthesis/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716368434471 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716368434471 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab8_soc/synthesis/submodules/altera_std_synchronizer_nocut.v 1 1 " "Found 1 design units, including 1 entities, in source file lab8_soc/synthesis/submodules/altera_std_synchronizer_nocut.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_std_synchronizer_nocut " "Found entity 1: altera_std_synchronizer_nocut" {  } { { "lab8_soc/synthesis/submodules/altera_std_synchronizer_nocut.v" "" { Text "E:/ECE385/385-Final/LAB8/lab8_soc/synthesis/submodules/altera_std_synchronizer_nocut.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716368434473 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716368434473 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_rsp_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_rsp_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab8_soc_mm_interconnect_0_rsp_mux_001 " "Found entity 1: lab8_soc_mm_interconnect_0_rsp_mux_001" {  } { { "lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_rsp_mux_001.sv" "" { Text "E:/ECE385/385-Final/LAB8/lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_rsp_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716368434475 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716368434475 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab8_soc/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file lab8_soc/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "lab8_soc/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "E:/ECE385/385-Final/LAB8/lab8_soc/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716368434477 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "lab8_soc/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "E:/ECE385/385-Final/LAB8/lab8_soc/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716368434477 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716368434477 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab8_soc_mm_interconnect_0_rsp_mux " "Found entity 1: lab8_soc_mm_interconnect_0_rsp_mux" {  } { { "lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_rsp_mux.sv" "" { Text "E:/ECE385/385-Final/LAB8/lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716368434480 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716368434480 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_rsp_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_rsp_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab8_soc_mm_interconnect_0_rsp_demux_001 " "Found entity 1: lab8_soc_mm_interconnect_0_rsp_demux_001" {  } { { "lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_rsp_demux_001.sv" "" { Text "E:/ECE385/385-Final/LAB8/lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_rsp_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716368434481 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716368434481 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab8_soc_mm_interconnect_0_rsp_demux " "Found entity 1: lab8_soc_mm_interconnect_0_rsp_demux" {  } { { "lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_rsp_demux.sv" "" { Text "E:/ECE385/385-Final/LAB8/lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716368434483 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716368434483 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_cmd_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_cmd_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab8_soc_mm_interconnect_0_cmd_mux_001 " "Found entity 1: lab8_soc_mm_interconnect_0_cmd_mux_001" {  } { { "lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_cmd_mux_001.sv" "" { Text "E:/ECE385/385-Final/LAB8/lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_cmd_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716368434485 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716368434485 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab8_soc_mm_interconnect_0_cmd_mux " "Found entity 1: lab8_soc_mm_interconnect_0_cmd_mux" {  } { { "lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_cmd_mux.sv" "" { Text "E:/ECE385/385-Final/LAB8/lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716368434487 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716368434487 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_cmd_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_cmd_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab8_soc_mm_interconnect_0_cmd_demux_001 " "Found entity 1: lab8_soc_mm_interconnect_0_cmd_demux_001" {  } { { "lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_cmd_demux_001.sv" "" { Text "E:/ECE385/385-Final/LAB8/lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_cmd_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716368434488 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716368434488 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab8_soc_mm_interconnect_0_cmd_demux " "Found entity 1: lab8_soc_mm_interconnect_0_cmd_demux" {  } { { "lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_cmd_demux.sv" "" { Text "E:/ECE385/385-Final/LAB8/lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716368434489 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716368434489 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel lab8_soc_mm_interconnect_0_router_003.sv(48) " "Verilog HDL Declaration information at lab8_soc_mm_interconnect_0_router_003.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_router_003.sv" "" { Text "E:/ECE385/385-Final/LAB8/lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_router_003.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1716368434491 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel lab8_soc_mm_interconnect_0_router_003.sv(49) " "Verilog HDL Declaration information at lab8_soc_mm_interconnect_0_router_003.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_router_003.sv" "" { Text "E:/ECE385/385-Final/LAB8/lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_router_003.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1716368434491 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_router_003.sv 2 2 " "Found 2 design units, including 2 entities, in source file lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_router_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab8_soc_mm_interconnect_0_router_003_default_decode " "Found entity 1: lab8_soc_mm_interconnect_0_router_003_default_decode" {  } { { "lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_router_003.sv" "" { Text "E:/ECE385/385-Final/LAB8/lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_router_003.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716368434492 ""} { "Info" "ISGN_ENTITY_NAME" "2 lab8_soc_mm_interconnect_0_router_003 " "Found entity 2: lab8_soc_mm_interconnect_0_router_003" {  } { { "lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_router_003.sv" "" { Text "E:/ECE385/385-Final/LAB8/lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_router_003.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716368434492 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716368434492 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel lab8_soc_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at lab8_soc_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_router_002.sv" "" { Text "E:/ECE385/385-Final/LAB8/lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1716368434493 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel lab8_soc_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at lab8_soc_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_router_002.sv" "" { Text "E:/ECE385/385-Final/LAB8/lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1716368434493 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab8_soc_mm_interconnect_0_router_002_default_decode " "Found entity 1: lab8_soc_mm_interconnect_0_router_002_default_decode" {  } { { "lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_router_002.sv" "" { Text "E:/ECE385/385-Final/LAB8/lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716368434494 ""} { "Info" "ISGN_ENTITY_NAME" "2 lab8_soc_mm_interconnect_0_router_002 " "Found entity 2: lab8_soc_mm_interconnect_0_router_002" {  } { { "lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_router_002.sv" "" { Text "E:/ECE385/385-Final/LAB8/lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716368434494 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716368434494 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel lab8_soc_mm_interconnect_0_router_001.sv(48) " "Verilog HDL Declaration information at lab8_soc_mm_interconnect_0_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_router_001.sv" "" { Text "E:/ECE385/385-Final/LAB8/lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1716368434496 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel lab8_soc_mm_interconnect_0_router_001.sv(49) " "Verilog HDL Declaration information at lab8_soc_mm_interconnect_0_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_router_001.sv" "" { Text "E:/ECE385/385-Final/LAB8/lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1716368434496 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab8_soc_mm_interconnect_0_router_001_default_decode " "Found entity 1: lab8_soc_mm_interconnect_0_router_001_default_decode" {  } { { "lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_router_001.sv" "" { Text "E:/ECE385/385-Final/LAB8/lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716368434497 ""} { "Info" "ISGN_ENTITY_NAME" "2 lab8_soc_mm_interconnect_0_router_001 " "Found entity 2: lab8_soc_mm_interconnect_0_router_001" {  } { { "lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_router_001.sv" "" { Text "E:/ECE385/385-Final/LAB8/lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716368434497 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716368434497 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel lab8_soc_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at lab8_soc_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_router.sv" "" { Text "E:/ECE385/385-Final/LAB8/lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1716368434498 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel lab8_soc_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at lab8_soc_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_router.sv" "" { Text "E:/ECE385/385-Final/LAB8/lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1716368434498 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab8_soc_mm_interconnect_0_router_default_decode " "Found entity 1: lab8_soc_mm_interconnect_0_router_default_decode" {  } { { "lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_router.sv" "" { Text "E:/ECE385/385-Final/LAB8/lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716368434499 ""} { "Info" "ISGN_ENTITY_NAME" "2 lab8_soc_mm_interconnect_0_router " "Found entity 2: lab8_soc_mm_interconnect_0_router" {  } { { "lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_router.sv" "" { Text "E:/ECE385/385-Final/LAB8/lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716368434499 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716368434499 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab8_soc/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file lab8_soc/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "lab8_soc/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "E:/ECE385/385-Final/LAB8/lab8_soc/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716368434502 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716368434502 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab8_soc/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab8_soc/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "lab8_soc/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "E:/ECE385/385-Final/LAB8/lab8_soc/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716368434505 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716368434505 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab8_soc/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab8_soc/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "lab8_soc/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "E:/ECE385/385-Final/LAB8/lab8_soc/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716368434507 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716368434507 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab8_soc/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab8_soc/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "lab8_soc/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "E:/ECE385/385-Final/LAB8/lab8_soc/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716368434509 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716368434509 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab8_soc/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab8_soc/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "lab8_soc/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "E:/ECE385/385-Final/LAB8/lab8_soc/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716368434511 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716368434511 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab8_soc/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab8_soc/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "lab8_soc/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "E:/ECE385/385-Final/LAB8/lab8_soc/synthesis/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716368434514 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716368434514 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab8_soc/synthesis/submodules/lab8_soc_sysid_qsys_0.v 1 1 " "Found 1 design units, including 1 entities, in source file lab8_soc/synthesis/submodules/lab8_soc_sysid_qsys_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab8_soc_sysid_qsys_0 " "Found entity 1: lab8_soc_sysid_qsys_0" {  } { { "lab8_soc/synthesis/submodules/lab8_soc_sysid_qsys_0.v" "" { Text "E:/ECE385/385-Final/LAB8/lab8_soc/synthesis/submodules/lab8_soc_sysid_qsys_0.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716368434516 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716368434516 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab8_soc/synthesis/submodules/lab8_soc_sdram_pll.v 4 4 " "Found 4 design units, including 4 entities, in source file lab8_soc/synthesis/submodules/lab8_soc_sdram_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab8_soc_sdram_pll_dffpipe_l2c " "Found entity 1: lab8_soc_sdram_pll_dffpipe_l2c" {  } { { "lab8_soc/synthesis/submodules/lab8_soc_sdram_pll.v" "" { Text "E:/ECE385/385-Final/LAB8/lab8_soc/synthesis/submodules/lab8_soc_sdram_pll.v" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716368434520 ""} { "Info" "ISGN_ENTITY_NAME" "2 lab8_soc_sdram_pll_stdsync_sv6 " "Found entity 2: lab8_soc_sdram_pll_stdsync_sv6" {  } { { "lab8_soc/synthesis/submodules/lab8_soc_sdram_pll.v" "" { Text "E:/ECE385/385-Final/LAB8/lab8_soc/synthesis/submodules/lab8_soc_sdram_pll.v" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716368434520 ""} { "Info" "ISGN_ENTITY_NAME" "3 lab8_soc_sdram_pll_altpll_lqa2 " "Found entity 3: lab8_soc_sdram_pll_altpll_lqa2" {  } { { "lab8_soc/synthesis/submodules/lab8_soc_sdram_pll.v" "" { Text "E:/ECE385/385-Final/LAB8/lab8_soc/synthesis/submodules/lab8_soc_sdram_pll.v" 130 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716368434520 ""} { "Info" "ISGN_ENTITY_NAME" "4 lab8_soc_sdram_pll " "Found entity 4: lab8_soc_sdram_pll" {  } { { "lab8_soc/synthesis/submodules/lab8_soc_sdram_pll.v" "" { Text "E:/ECE385/385-Final/LAB8/lab8_soc/synthesis/submodules/lab8_soc_sdram_pll.v" 217 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716368434520 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716368434520 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab8_soc/synthesis/submodules/lab8_soc_sdram.v 2 2 " "Found 2 design units, including 2 entities, in source file lab8_soc/synthesis/submodules/lab8_soc_sdram.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab8_soc_sdram_input_efifo_module " "Found entity 1: lab8_soc_sdram_input_efifo_module" {  } { { "lab8_soc/synthesis/submodules/lab8_soc_sdram.v" "" { Text "E:/ECE385/385-Final/LAB8/lab8_soc/synthesis/submodules/lab8_soc_sdram.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716368434523 ""} { "Info" "ISGN_ENTITY_NAME" "2 lab8_soc_sdram " "Found entity 2: lab8_soc_sdram" {  } { { "lab8_soc/synthesis/submodules/lab8_soc_sdram.v" "" { Text "E:/ECE385/385-Final/LAB8/lab8_soc/synthesis/submodules/lab8_soc_sdram.v" 159 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716368434523 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716368434523 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab8_soc/synthesis/submodules/lab8_soc_otg_hpi_data.v 1 1 " "Found 1 design units, including 1 entities, in source file lab8_soc/synthesis/submodules/lab8_soc_otg_hpi_data.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab8_soc_otg_hpi_data " "Found entity 1: lab8_soc_otg_hpi_data" {  } { { "lab8_soc/synthesis/submodules/lab8_soc_otg_hpi_data.v" "" { Text "E:/ECE385/385-Final/LAB8/lab8_soc/synthesis/submodules/lab8_soc_otg_hpi_data.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716368434526 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716368434526 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab8_soc/synthesis/submodules/lab8_soc_otg_hpi_cs.v 1 1 " "Found 1 design units, including 1 entities, in source file lab8_soc/synthesis/submodules/lab8_soc_otg_hpi_cs.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab8_soc_otg_hpi_cs " "Found entity 1: lab8_soc_otg_hpi_cs" {  } { { "lab8_soc/synthesis/submodules/lab8_soc_otg_hpi_cs.v" "" { Text "E:/ECE385/385-Final/LAB8/lab8_soc/synthesis/submodules/lab8_soc_otg_hpi_cs.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716368434528 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716368434528 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab8_soc/synthesis/submodules/lab8_soc_otg_hpi_address.v 1 1 " "Found 1 design units, including 1 entities, in source file lab8_soc/synthesis/submodules/lab8_soc_otg_hpi_address.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab8_soc_otg_hpi_address " "Found entity 1: lab8_soc_otg_hpi_address" {  } { { "lab8_soc/synthesis/submodules/lab8_soc_otg_hpi_address.v" "" { Text "E:/ECE385/385-Final/LAB8/lab8_soc/synthesis/submodules/lab8_soc_otg_hpi_address.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716368434531 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716368434531 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab8_soc/synthesis/submodules/lab8_soc_onchip_memory2_0.v 1 1 " "Found 1 design units, including 1 entities, in source file lab8_soc/synthesis/submodules/lab8_soc_onchip_memory2_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab8_soc_onchip_memory2_0 " "Found entity 1: lab8_soc_onchip_memory2_0" {  } { { "lab8_soc/synthesis/submodules/lab8_soc_onchip_memory2_0.v" "" { Text "E:/ECE385/385-Final/LAB8/lab8_soc/synthesis/submodules/lab8_soc_onchip_memory2_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716368434533 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716368434533 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0.v 1 1 " "Found 1 design units, including 1 entities, in source file lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab8_soc_nios2_gen2_0 " "Found entity 1: lab8_soc_nios2_gen2_0" {  } { { "lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0.v" "" { Text "E:/ECE385/385-Final/LAB8/lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716368434535 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716368434535 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu.v 21 21 " "Found 21 design units, including 21 entities, in source file lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab8_soc_nios2_gen2_0_cpu_register_bank_a_module " "Found entity 1: lab8_soc_nios2_gen2_0_cpu_register_bank_a_module" {  } { { "lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu.v" "" { Text "E:/ECE385/385-Final/LAB8/lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716368434554 ""} { "Info" "ISGN_ENTITY_NAME" "2 lab8_soc_nios2_gen2_0_cpu_register_bank_b_module " "Found entity 2: lab8_soc_nios2_gen2_0_cpu_register_bank_b_module" {  } { { "lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu.v" "" { Text "E:/ECE385/385-Final/LAB8/lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu.v" 87 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716368434554 ""} { "Info" "ISGN_ENTITY_NAME" "3 lab8_soc_nios2_gen2_0_cpu_nios2_oci_debug " "Found entity 3: lab8_soc_nios2_gen2_0_cpu_nios2_oci_debug" {  } { { "lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu.v" "" { Text "E:/ECE385/385-Final/LAB8/lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu.v" 153 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716368434554 ""} { "Info" "ISGN_ENTITY_NAME" "4 lab8_soc_nios2_gen2_0_cpu_nios2_oci_break " "Found entity 4: lab8_soc_nios2_gen2_0_cpu_nios2_oci_break" {  } { { "lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu.v" "" { Text "E:/ECE385/385-Final/LAB8/lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu.v" 295 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716368434554 ""} { "Info" "ISGN_ENTITY_NAME" "5 lab8_soc_nios2_gen2_0_cpu_nios2_oci_xbrk " "Found entity 5: lab8_soc_nios2_gen2_0_cpu_nios2_oci_xbrk" {  } { { "lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu.v" "" { Text "E:/ECE385/385-Final/LAB8/lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu.v" 588 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716368434554 ""} { "Info" "ISGN_ENTITY_NAME" "6 lab8_soc_nios2_gen2_0_cpu_nios2_oci_dbrk " "Found entity 6: lab8_soc_nios2_gen2_0_cpu_nios2_oci_dbrk" {  } { { "lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu.v" "" { Text "E:/ECE385/385-Final/LAB8/lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu.v" 795 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716368434554 ""} { "Info" "ISGN_ENTITY_NAME" "7 lab8_soc_nios2_gen2_0_cpu_nios2_oci_itrace " "Found entity 7: lab8_soc_nios2_gen2_0_cpu_nios2_oci_itrace" {  } { { "lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu.v" "" { Text "E:/ECE385/385-Final/LAB8/lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu.v" 982 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716368434554 ""} { "Info" "ISGN_ENTITY_NAME" "8 lab8_soc_nios2_gen2_0_cpu_nios2_oci_td_mode " "Found entity 8: lab8_soc_nios2_gen2_0_cpu_nios2_oci_td_mode" {  } { { "lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu.v" "" { Text "E:/ECE385/385-Final/LAB8/lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu.v" 1115 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716368434554 ""} { "Info" "ISGN_ENTITY_NAME" "9 lab8_soc_nios2_gen2_0_cpu_nios2_oci_dtrace " "Found entity 9: lab8_soc_nios2_gen2_0_cpu_nios2_oci_dtrace" {  } { { "lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu.v" "" { Text "E:/ECE385/385-Final/LAB8/lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu.v" 1183 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716368434554 ""} { "Info" "ISGN_ENTITY_NAME" "10 lab8_soc_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt " "Found entity 10: lab8_soc_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt" {  } { { "lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu.v" "" { Text "E:/ECE385/385-Final/LAB8/lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu.v" 1265 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716368434554 ""} { "Info" "ISGN_ENTITY_NAME" "11 lab8_soc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc " "Found entity 11: lab8_soc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc" {  } { { "lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu.v" "" { Text "E:/ECE385/385-Final/LAB8/lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu.v" 1337 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716368434554 ""} { "Info" "ISGN_ENTITY_NAME" "12 lab8_soc_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc " "Found entity 12: lab8_soc_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc" {  } { { "lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu.v" "" { Text "E:/ECE385/385-Final/LAB8/lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu.v" 1380 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716368434554 ""} { "Info" "ISGN_ENTITY_NAME" "13 lab8_soc_nios2_gen2_0_cpu_nios2_oci_fifo " "Found entity 13: lab8_soc_nios2_gen2_0_cpu_nios2_oci_fifo" {  } { { "lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu.v" "" { Text "E:/ECE385/385-Final/LAB8/lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu.v" 1427 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716368434554 ""} { "Info" "ISGN_ENTITY_NAME" "14 lab8_soc_nios2_gen2_0_cpu_nios2_oci_pib " "Found entity 14: lab8_soc_nios2_gen2_0_cpu_nios2_oci_pib" {  } { { "lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu.v" "" { Text "E:/ECE385/385-Final/LAB8/lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu.v" 1913 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716368434554 ""} { "Info" "ISGN_ENTITY_NAME" "15 lab8_soc_nios2_gen2_0_cpu_nios2_oci_im " "Found entity 15: lab8_soc_nios2_gen2_0_cpu_nios2_oci_im" {  } { { "lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu.v" "" { Text "E:/ECE385/385-Final/LAB8/lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu.v" 1936 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716368434554 ""} { "Info" "ISGN_ENTITY_NAME" "16 lab8_soc_nios2_gen2_0_cpu_nios2_performance_monitors " "Found entity 16: lab8_soc_nios2_gen2_0_cpu_nios2_performance_monitors" {  } { { "lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu.v" "" { Text "E:/ECE385/385-Final/LAB8/lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu.v" 2006 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716368434554 ""} { "Info" "ISGN_ENTITY_NAME" "17 lab8_soc_nios2_gen2_0_cpu_nios2_avalon_reg " "Found entity 17: lab8_soc_nios2_gen2_0_cpu_nios2_avalon_reg" {  } { { "lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu.v" "" { Text "E:/ECE385/385-Final/LAB8/lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu.v" 2023 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716368434554 ""} { "Info" "ISGN_ENTITY_NAME" "18 lab8_soc_nios2_gen2_0_cpu_ociram_sp_ram_module " "Found entity 18: lab8_soc_nios2_gen2_0_cpu_ociram_sp_ram_module" {  } { { "lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu.v" "" { Text "E:/ECE385/385-Final/LAB8/lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu.v" 2116 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716368434554 ""} { "Info" "ISGN_ENTITY_NAME" "19 lab8_soc_nios2_gen2_0_cpu_nios2_ocimem " "Found entity 19: lab8_soc_nios2_gen2_0_cpu_nios2_ocimem" {  } { { "lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu.v" "" { Text "E:/ECE385/385-Final/LAB8/lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu.v" 2181 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716368434554 ""} { "Info" "ISGN_ENTITY_NAME" "20 lab8_soc_nios2_gen2_0_cpu_nios2_oci " "Found entity 20: lab8_soc_nios2_gen2_0_cpu_nios2_oci" {  } { { "lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu.v" "" { Text "E:/ECE385/385-Final/LAB8/lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu.v" 2362 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716368434554 ""} { "Info" "ISGN_ENTITY_NAME" "21 lab8_soc_nios2_gen2_0_cpu " "Found entity 21: lab8_soc_nios2_gen2_0_cpu" {  } { { "lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu.v" "" { Text "E:/ECE385/385-Final/LAB8/lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu.v" 2834 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716368434554 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716368434554 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu_debug_slave_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu_debug_slave_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab8_soc_nios2_gen2_0_cpu_debug_slave_sysclk " "Found entity 1: lab8_soc_nios2_gen2_0_cpu_debug_slave_sysclk" {  } { { "lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu_debug_slave_sysclk.v" "" { Text "E:/ECE385/385-Final/LAB8/lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu_debug_slave_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716368434557 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716368434557 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu_debug_slave_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu_debug_slave_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab8_soc_nios2_gen2_0_cpu_debug_slave_tck " "Found entity 1: lab8_soc_nios2_gen2_0_cpu_debug_slave_tck" {  } { { "lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu_debug_slave_tck.v" "" { Text "E:/ECE385/385-Final/LAB8/lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu_debug_slave_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716368434560 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716368434560 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper " "Found entity 1: lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper" {  } { { "lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "E:/ECE385/385-Final/LAB8/lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716368434562 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716368434562 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab8_soc_nios2_gen2_0_cpu_test_bench " "Found entity 1: lab8_soc_nios2_gen2_0_cpu_test_bench" {  } { { "lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu_test_bench.v" "" { Text "E:/ECE385/385-Final/LAB8/lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716368434566 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716368434566 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab8_soc/synthesis/submodules/lab8_soc_keycode.v 1 1 " "Found 1 design units, including 1 entities, in source file lab8_soc/synthesis/submodules/lab8_soc_keycode.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab8_soc_keycode " "Found entity 1: lab8_soc_keycode" {  } { { "lab8_soc/synthesis/submodules/lab8_soc_keycode.v" "" { Text "E:/ECE385/385-Final/LAB8/lab8_soc/synthesis/submodules/lab8_soc_keycode.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716368434568 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716368434568 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab8_soc/synthesis/submodules/lab8_soc_jtag_uart_0.v 5 5 " "Found 5 design units, including 5 entities, in source file lab8_soc/synthesis/submodules/lab8_soc_jtag_uart_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab8_soc_jtag_uart_0_sim_scfifo_w " "Found entity 1: lab8_soc_jtag_uart_0_sim_scfifo_w" {  } { { "lab8_soc/synthesis/submodules/lab8_soc_jtag_uart_0.v" "" { Text "E:/ECE385/385-Final/LAB8/lab8_soc/synthesis/submodules/lab8_soc_jtag_uart_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716368434573 ""} { "Info" "ISGN_ENTITY_NAME" "2 lab8_soc_jtag_uart_0_scfifo_w " "Found entity 2: lab8_soc_jtag_uart_0_scfifo_w" {  } { { "lab8_soc/synthesis/submodules/lab8_soc_jtag_uart_0.v" "" { Text "E:/ECE385/385-Final/LAB8/lab8_soc/synthesis/submodules/lab8_soc_jtag_uart_0.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716368434573 ""} { "Info" "ISGN_ENTITY_NAME" "3 lab8_soc_jtag_uart_0_sim_scfifo_r " "Found entity 3: lab8_soc_jtag_uart_0_sim_scfifo_r" {  } { { "lab8_soc/synthesis/submodules/lab8_soc_jtag_uart_0.v" "" { Text "E:/ECE385/385-Final/LAB8/lab8_soc/synthesis/submodules/lab8_soc_jtag_uart_0.v" 164 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716368434573 ""} { "Info" "ISGN_ENTITY_NAME" "4 lab8_soc_jtag_uart_0_scfifo_r " "Found entity 4: lab8_soc_jtag_uart_0_scfifo_r" {  } { { "lab8_soc/synthesis/submodules/lab8_soc_jtag_uart_0.v" "" { Text "E:/ECE385/385-Final/LAB8/lab8_soc/synthesis/submodules/lab8_soc_jtag_uart_0.v" 243 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716368434573 ""} { "Info" "ISGN_ENTITY_NAME" "5 lab8_soc_jtag_uart_0 " "Found entity 5: lab8_soc_jtag_uart_0" {  } { { "lab8_soc/synthesis/submodules/lab8_soc_jtag_uart_0.v" "" { Text "E:/ECE385/385-Final/LAB8/lab8_soc/synthesis/submodules/lab8_soc_jtag_uart_0.v" 331 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716368434573 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716368434573 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "hpi_io_intf.sv(43) " "Verilog HDL warning at hpi_io_intf.sv(43): extended using \"x\" or \"z\"" {  } { { "hpi_io_intf.sv" "" { Text "E:/ECE385/385-Final/LAB8/hpi_io_intf.sv" 43 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1716368434574 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hpi_io_intf.sv 1 1 " "Found 1 design units, including 1 entities, in source file hpi_io_intf.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hpi_io_intf " "Found entity 1: hpi_io_intf" {  } { { "hpi_io_intf.sv" "" { Text "E:/ECE385/385-Final/LAB8/hpi_io_intf.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716368434575 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716368434575 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_controller.sv 1 1 " "Found 1 design units, including 1 entities, in source file vga_controller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 VGA_controller " "Found entity 1: VGA_controller" {  } { { "VGA_controller.sv" "" { Text "E:/ECE385/385-Final/LAB8/VGA_controller.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716368434578 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716368434578 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab8.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab8.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab8 " "Found entity 1: lab8" {  } { { "lab8.sv" "" { Text "E:/ECE385/385-Final/LAB8/lab8.sv" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716368434580 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716368434580 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "HexDriver.sv(23) " "Verilog HDL warning at HexDriver.sv(23): extended using \"x\" or \"z\"" {  } { { "HexDriver.sv" "" { Text "E:/ECE385/385-Final/LAB8/HexDriver.sv" 23 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1716368434582 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hexdriver.sv 1 1 " "Found 1 design units, including 1 entities, in source file hexdriver.sv" { { "Info" "ISGN_ENTITY_NAME" "1 HexDriver " "Found entity 1: HexDriver" {  } { { "HexDriver.sv" "" { Text "E:/ECE385/385-Final/LAB8/HexDriver.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716368434583 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716368434583 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "color_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file color_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 color_mapper " "Found entity 1: color_mapper" {  } { { "Color_Mapper.sv" "" { Text "E:/ECE385/385-Final/LAB8/Color_Mapper.sv" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716368434585 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716368434585 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ball.sv 1 1 " "Found 1 design units, including 1 entities, in source file ball.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ball " "Found entity 1: ball" {  } { { "ball.sv" "" { Text "E:/ECE385/385-Final/LAB8/ball.sv" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716368434587 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716368434587 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_clk.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_clk.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_clk " "Found entity 1: vga_clk" {  } { { "vga_clk.v" "" { Text "E:/ECE385/385-Final/LAB8/vga_clk.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716368434590 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716368434590 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "lab8_soc_sdram.v(318) " "Verilog HDL or VHDL warning at lab8_soc_sdram.v(318): conditional expression evaluates to a constant" {  } { { "lab8_soc/synthesis/submodules/lab8_soc_sdram.v" "" { Text "E:/ECE385/385-Final/LAB8/lab8_soc/synthesis/submodules/lab8_soc_sdram.v" 318 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1716368434606 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "lab8_soc_sdram.v(328) " "Verilog HDL or VHDL warning at lab8_soc_sdram.v(328): conditional expression evaluates to a constant" {  } { { "lab8_soc/synthesis/submodules/lab8_soc_sdram.v" "" { Text "E:/ECE385/385-Final/LAB8/lab8_soc/synthesis/submodules/lab8_soc_sdram.v" 328 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1716368434606 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "lab8_soc_sdram.v(338) " "Verilog HDL or VHDL warning at lab8_soc_sdram.v(338): conditional expression evaluates to a constant" {  } { { "lab8_soc/synthesis/submodules/lab8_soc_sdram.v" "" { Text "E:/ECE385/385-Final/LAB8/lab8_soc/synthesis/submodules/lab8_soc_sdram.v" 338 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1716368434606 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "lab8_soc_sdram.v(682) " "Verilog HDL or VHDL warning at lab8_soc_sdram.v(682): conditional expression evaluates to a constant" {  } { { "lab8_soc/synthesis/submodules/lab8_soc_sdram.v" "" { Text "E:/ECE385/385-Final/LAB8/lab8_soc/synthesis/submodules/lab8_soc_sdram.v" 682 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1716368434608 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "lab8 " "Elaborating entity \"lab8\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1716368434701 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "lab8.sv(160) " "Verilog HDL Case Statement warning at lab8.sv(160): incomplete case statement has no default case item" {  } { { "lab8.sv" "" { Text "E:/ECE385/385-Final/LAB8/lab8.sv" 160 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1716368434703 "|lab8"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "lab8.sv(176) " "Verilog HDL Case Statement warning at lab8.sv(176): incomplete case statement has no default case item" {  } { { "lab8.sv" "" { Text "E:/ECE385/385-Final/LAB8/lab8.sv" 176 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1716368434704 "|lab8"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "next_revolver_state 0 lab8.sv(67) " "Net \"next_revolver_state\" at lab8.sv(67) has no driver or initial value, using a default initial value '0'" {  } { { "lab8.sv" "" { Text "E:/ECE385/385-Final/LAB8/lab8.sv" 67 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1716368434705 "|lab8"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hpi_io_intf hpi_io_intf:hpi_io_inst " "Elaborating entity \"hpi_io_intf\" for hierarchy \"hpi_io_intf:hpi_io_inst\"" {  } { { "lab8.sv" "hpi_io_inst" { Text "E:/ECE385/385-Final/LAB8/lab8.sv" 100 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716368434729 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "from_sw_data_out_buffer hpi_io_intf.sv(14) " "Verilog HDL or VHDL warning at hpi_io_intf.sv(14): object \"from_sw_data_out_buffer\" assigned a value but never read" {  } { { "hpi_io_intf.sv" "" { Text "E:/ECE385/385-Final/LAB8/hpi_io_intf.sv" 14 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1716368434729 "|lab8|hpi_io_intf:hpi_io_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab8_soc lab8_soc:nios_system " "Elaborating entity \"lab8_soc\" for hierarchy \"lab8_soc:nios_system\"" {  } { { "lab8.sv" "nios_system" { Text "E:/ECE385/385-Final/LAB8/lab8.sv" 124 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716368434737 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab8_soc_jtag_uart_0 lab8_soc:nios_system\|lab8_soc_jtag_uart_0:jtag_uart_0 " "Elaborating entity \"lab8_soc_jtag_uart_0\" for hierarchy \"lab8_soc:nios_system\|lab8_soc_jtag_uart_0:jtag_uart_0\"" {  } { { "lab8_soc/synthesis/lab8_soc.v" "jtag_uart_0" { Text "E:/ECE385/385-Final/LAB8/lab8_soc/synthesis/lab8_soc.v" 134 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716368434772 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab8_soc_jtag_uart_0_scfifo_w lab8_soc:nios_system\|lab8_soc_jtag_uart_0:jtag_uart_0\|lab8_soc_jtag_uart_0_scfifo_w:the_lab8_soc_jtag_uart_0_scfifo_w " "Elaborating entity \"lab8_soc_jtag_uart_0_scfifo_w\" for hierarchy \"lab8_soc:nios_system\|lab8_soc_jtag_uart_0:jtag_uart_0\|lab8_soc_jtag_uart_0_scfifo_w:the_lab8_soc_jtag_uart_0_scfifo_w\"" {  } { { "lab8_soc/synthesis/submodules/lab8_soc_jtag_uart_0.v" "the_lab8_soc_jtag_uart_0_scfifo_w" { Text "E:/ECE385/385-Final/LAB8/lab8_soc/synthesis/submodules/lab8_soc_jtag_uart_0.v" 420 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716368434783 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo lab8_soc:nios_system\|lab8_soc_jtag_uart_0:jtag_uart_0\|lab8_soc_jtag_uart_0_scfifo_w:the_lab8_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Elaborating entity \"scfifo\" for hierarchy \"lab8_soc:nios_system\|lab8_soc_jtag_uart_0:jtag_uart_0\|lab8_soc_jtag_uart_0_scfifo_w:the_lab8_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\"" {  } { { "lab8_soc/synthesis/submodules/lab8_soc_jtag_uart_0.v" "wfifo" { Text "E:/ECE385/385-Final/LAB8/lab8_soc/synthesis/submodules/lab8_soc_jtag_uart_0.v" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716368435180 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lab8_soc:nios_system\|lab8_soc_jtag_uart_0:jtag_uart_0\|lab8_soc_jtag_uart_0_scfifo_w:the_lab8_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Elaborated megafunction instantiation \"lab8_soc:nios_system\|lab8_soc_jtag_uart_0:jtag_uart_0\|lab8_soc_jtag_uart_0_scfifo_w:the_lab8_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\"" {  } { { "lab8_soc/synthesis/submodules/lab8_soc_jtag_uart_0.v" "" { Text "E:/ECE385/385-Final/LAB8/lab8_soc/synthesis/submodules/lab8_soc_jtag_uart_0.v" 139 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716368435186 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lab8_soc:nios_system\|lab8_soc_jtag_uart_0:jtag_uart_0\|lab8_soc_jtag_uart_0_scfifo_w:the_lab8_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Instantiated megafunction \"lab8_soc:nios_system\|lab8_soc_jtag_uart_0:jtag_uart_0\|lab8_soc_jtag_uart_0_scfifo_w:the_lab8_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=AUTO " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716368435187 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716368435187 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716368435187 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716368435187 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716368435187 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716368435187 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716368435187 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716368435187 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716368435187 ""}  } { { "lab8_soc/synthesis/submodules/lab8_soc_jtag_uart_0.v" "" { Text "E:/ECE385/385-Final/LAB8/lab8_soc/synthesis/submodules/lab8_soc_jtag_uart_0.v" 139 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1716368435187 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_jr21.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_jr21.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_jr21 " "Found entity 1: scfifo_jr21" {  } { { "db/scfifo_jr21.tdf" "" { Text "E:/ECE385/385-Final/LAB8/db/scfifo_jr21.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716368435255 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716368435255 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_jr21 lab8_soc:nios_system\|lab8_soc_jtag_uart_0:jtag_uart_0\|lab8_soc_jtag_uart_0_scfifo_w:the_lab8_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated " "Elaborating entity \"scfifo_jr21\" for hierarchy \"lab8_soc:nios_system\|lab8_soc_jtag_uart_0:jtag_uart_0\|lab8_soc_jtag_uart_0_scfifo_w:the_lab8_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716368435256 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_l011.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_l011.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_l011 " "Found entity 1: a_dpfifo_l011" {  } { { "db/a_dpfifo_l011.tdf" "" { Text "E:/ECE385/385-Final/LAB8/db/a_dpfifo_l011.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716368435279 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716368435279 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_l011 lab8_soc:nios_system\|lab8_soc_jtag_uart_0:jtag_uart_0\|lab8_soc_jtag_uart_0_scfifo_w:the_lab8_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo " "Elaborating entity \"a_dpfifo_l011\" for hierarchy \"lab8_soc:nios_system\|lab8_soc_jtag_uart_0:jtag_uart_0\|lab8_soc_jtag_uart_0_scfifo_w:the_lab8_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\"" {  } { { "db/scfifo_jr21.tdf" "dpfifo" { Text "E:/ECE385/385-Final/LAB8/db/scfifo_jr21.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716368435281 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_7cf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_7cf " "Found entity 1: a_fefifo_7cf" {  } { { "db/a_fefifo_7cf.tdf" "" { Text "E:/ECE385/385-Final/LAB8/db/a_fefifo_7cf.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716368435302 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716368435302 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_7cf lab8_soc:nios_system\|lab8_soc_jtag_uart_0:jtag_uart_0\|lab8_soc_jtag_uart_0_scfifo_w:the_lab8_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|a_fefifo_7cf:fifo_state " "Elaborating entity \"a_fefifo_7cf\" for hierarchy \"lab8_soc:nios_system\|lab8_soc_jtag_uart_0:jtag_uart_0\|lab8_soc_jtag_uart_0_scfifo_w:the_lab8_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|a_fefifo_7cf:fifo_state\"" {  } { { "db/a_dpfifo_l011.tdf" "fifo_state" { Text "E:/ECE385/385-Final/LAB8/db/a_dpfifo_l011.tdf" 42 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716368435304 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_do7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_do7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_do7 " "Found entity 1: cntr_do7" {  } { { "db/cntr_do7.tdf" "" { Text "E:/ECE385/385-Final/LAB8/db/cntr_do7.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716368435362 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716368435362 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_do7 lab8_soc:nios_system\|lab8_soc_jtag_uart_0:jtag_uart_0\|lab8_soc_jtag_uart_0_scfifo_w:the_lab8_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_do7:count_usedw " "Elaborating entity \"cntr_do7\" for hierarchy \"lab8_soc:nios_system\|lab8_soc_jtag_uart_0:jtag_uart_0\|lab8_soc_jtag_uart_0_scfifo_w:the_lab8_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_do7:count_usedw\"" {  } { { "db/a_fefifo_7cf.tdf" "count_usedw" { Text "E:/ECE385/385-Final/LAB8/db/a_fefifo_7cf.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716368435365 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_nio1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_nio1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_nio1 " "Found entity 1: altsyncram_nio1" {  } { { "db/altsyncram_nio1.tdf" "" { Text "E:/ECE385/385-Final/LAB8/db/altsyncram_nio1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716368435428 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716368435428 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_nio1 lab8_soc:nios_system\|lab8_soc_jtag_uart_0:jtag_uart_0\|lab8_soc_jtag_uart_0_scfifo_w:the_lab8_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|altsyncram_nio1:FIFOram " "Elaborating entity \"altsyncram_nio1\" for hierarchy \"lab8_soc:nios_system\|lab8_soc_jtag_uart_0:jtag_uart_0\|lab8_soc_jtag_uart_0_scfifo_w:the_lab8_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|altsyncram_nio1:FIFOram\"" {  } { { "db/a_dpfifo_l011.tdf" "FIFOram" { Text "E:/ECE385/385-Final/LAB8/db/a_dpfifo_l011.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716368435430 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_1ob.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_1ob.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_1ob " "Found entity 1: cntr_1ob" {  } { { "db/cntr_1ob.tdf" "" { Text "E:/ECE385/385-Final/LAB8/db/cntr_1ob.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716368435486 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716368435486 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_1ob lab8_soc:nios_system\|lab8_soc_jtag_uart_0:jtag_uart_0\|lab8_soc_jtag_uart_0_scfifo_w:the_lab8_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|cntr_1ob:rd_ptr_count " "Elaborating entity \"cntr_1ob\" for hierarchy \"lab8_soc:nios_system\|lab8_soc_jtag_uart_0:jtag_uart_0\|lab8_soc_jtag_uart_0_scfifo_w:the_lab8_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|cntr_1ob:rd_ptr_count\"" {  } { { "db/a_dpfifo_l011.tdf" "rd_ptr_count" { Text "E:/ECE385/385-Final/LAB8/db/a_dpfifo_l011.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716368435489 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab8_soc_jtag_uart_0_scfifo_r lab8_soc:nios_system\|lab8_soc_jtag_uart_0:jtag_uart_0\|lab8_soc_jtag_uart_0_scfifo_r:the_lab8_soc_jtag_uart_0_scfifo_r " "Elaborating entity \"lab8_soc_jtag_uart_0_scfifo_r\" for hierarchy \"lab8_soc:nios_system\|lab8_soc_jtag_uart_0:jtag_uart_0\|lab8_soc_jtag_uart_0_scfifo_r:the_lab8_soc_jtag_uart_0_scfifo_r\"" {  } { { "lab8_soc/synthesis/submodules/lab8_soc_jtag_uart_0.v" "the_lab8_soc_jtag_uart_0_scfifo_r" { Text "E:/ECE385/385-Final/LAB8/lab8_soc/synthesis/submodules/lab8_soc_jtag_uart_0.v" 434 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716368435504 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_jtag_atlantic lab8_soc:nios_system\|lab8_soc_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic " "Elaborating entity \"alt_jtag_atlantic\" for hierarchy \"lab8_soc:nios_system\|lab8_soc_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "lab8_soc/synthesis/submodules/lab8_soc_jtag_uart_0.v" "lab8_soc_jtag_uart_0_alt_jtag_atlantic" { Text "E:/ECE385/385-Final/LAB8/lab8_soc/synthesis/submodules/lab8_soc_jtag_uart_0.v" 569 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716368435822 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lab8_soc:nios_system\|lab8_soc_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic " "Elaborated megafunction instantiation \"lab8_soc:nios_system\|lab8_soc_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "lab8_soc/synthesis/submodules/lab8_soc_jtag_uart_0.v" "" { Text "E:/ECE385/385-Final/LAB8/lab8_soc/synthesis/submodules/lab8_soc_jtag_uart_0.v" 569 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716368435843 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lab8_soc:nios_system\|lab8_soc_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic " "Instantiated megafunction \"lab8_soc:nios_system\|lab8_soc_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "INSTANCE_ID 0 " "Parameter \"INSTANCE_ID\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716368435843 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_RXFIFO_DEPTH 6 " "Parameter \"LOG2_RXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716368435843 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_TXFIFO_DEPTH 6 " "Parameter \"LOG2_TXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716368435843 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_AUTO_INSTANCE_INDEX YES " "Parameter \"SLD_AUTO_INSTANCE_INDEX\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716368435843 ""}  } { { "lab8_soc/synthesis/submodules/lab8_soc_jtag_uart_0.v" "" { Text "E:/ECE385/385-Final/LAB8/lab8_soc/synthesis/submodules/lab8_soc_jtag_uart_0.v" 569 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1716368435843 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter lab8_soc:nios_system\|lab8_soc_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"lab8_soc:nios_system\|lab8_soc_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\"" {  } { { "alt_jtag_atlantic.v" "inst" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 276 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716368436857 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl lab8_soc:nios_system\|lab8_soc_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"lab8_soc:nios_system\|lab8_soc_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716368436995 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab8_soc_keycode lab8_soc:nios_system\|lab8_soc_keycode:keycode " "Elaborating entity \"lab8_soc_keycode\" for hierarchy \"lab8_soc:nios_system\|lab8_soc_keycode:keycode\"" {  } { { "lab8_soc/synthesis/lab8_soc.v" "keycode" { Text "E:/ECE385/385-Final/LAB8/lab8_soc/synthesis/lab8_soc.v" 145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716368437034 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab8_soc_nios2_gen2_0 lab8_soc:nios_system\|lab8_soc_nios2_gen2_0:nios2_gen2_0 " "Elaborating entity \"lab8_soc_nios2_gen2_0\" for hierarchy \"lab8_soc:nios_system\|lab8_soc_nios2_gen2_0:nios2_gen2_0\"" {  } { { "lab8_soc/synthesis/lab8_soc.v" "nios2_gen2_0" { Text "E:/ECE385/385-Final/LAB8/lab8_soc/synthesis/lab8_soc.v" 174 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716368437042 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab8_soc_nios2_gen2_0_cpu lab8_soc:nios_system\|lab8_soc_nios2_gen2_0:nios2_gen2_0\|lab8_soc_nios2_gen2_0_cpu:cpu " "Elaborating entity \"lab8_soc_nios2_gen2_0_cpu\" for hierarchy \"lab8_soc:nios_system\|lab8_soc_nios2_gen2_0:nios2_gen2_0\|lab8_soc_nios2_gen2_0_cpu:cpu\"" {  } { { "lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0.v" "cpu" { Text "E:/ECE385/385-Final/LAB8/lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0.v" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716368437052 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab8_soc_nios2_gen2_0_cpu_test_bench lab8_soc:nios_system\|lab8_soc_nios2_gen2_0:nios2_gen2_0\|lab8_soc_nios2_gen2_0_cpu:cpu\|lab8_soc_nios2_gen2_0_cpu_test_bench:the_lab8_soc_nios2_gen2_0_cpu_test_bench " "Elaborating entity \"lab8_soc_nios2_gen2_0_cpu_test_bench\" for hierarchy \"lab8_soc:nios_system\|lab8_soc_nios2_gen2_0:nios2_gen2_0\|lab8_soc_nios2_gen2_0_cpu:cpu\|lab8_soc_nios2_gen2_0_cpu_test_bench:the_lab8_soc_nios2_gen2_0_cpu_test_bench\"" {  } { { "lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu.v" "the_lab8_soc_nios2_gen2_0_cpu_test_bench" { Text "E:/ECE385/385-Final/LAB8/lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu.v" 3546 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716368437150 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab8_soc_nios2_gen2_0_cpu_register_bank_a_module lab8_soc:nios_system\|lab8_soc_nios2_gen2_0:nios2_gen2_0\|lab8_soc_nios2_gen2_0_cpu:cpu\|lab8_soc_nios2_gen2_0_cpu_register_bank_a_module:lab8_soc_nios2_gen2_0_cpu_register_bank_a " "Elaborating entity \"lab8_soc_nios2_gen2_0_cpu_register_bank_a_module\" for hierarchy \"lab8_soc:nios_system\|lab8_soc_nios2_gen2_0:nios2_gen2_0\|lab8_soc_nios2_gen2_0_cpu:cpu\|lab8_soc_nios2_gen2_0_cpu_register_bank_a_module:lab8_soc_nios2_gen2_0_cpu_register_bank_a\"" {  } { { "lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu.v" "lab8_soc_nios2_gen2_0_cpu_register_bank_a" { Text "E:/ECE385/385-Final/LAB8/lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu.v" 4063 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716368437164 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram lab8_soc:nios_system\|lab8_soc_nios2_gen2_0:nios2_gen2_0\|lab8_soc_nios2_gen2_0_cpu:cpu\|lab8_soc_nios2_gen2_0_cpu_register_bank_a_module:lab8_soc_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"lab8_soc:nios_system\|lab8_soc_nios2_gen2_0:nios2_gen2_0\|lab8_soc_nios2_gen2_0_cpu:cpu\|lab8_soc_nios2_gen2_0_cpu_register_bank_a_module:lab8_soc_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "E:/ECE385/385-Final/LAB8/lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu.v" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716368437275 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lab8_soc:nios_system\|lab8_soc_nios2_gen2_0:nios2_gen2_0\|lab8_soc_nios2_gen2_0_cpu:cpu\|lab8_soc_nios2_gen2_0_cpu_register_bank_a_module:lab8_soc_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"lab8_soc:nios_system\|lab8_soc_nios2_gen2_0:nios2_gen2_0\|lab8_soc_nios2_gen2_0_cpu:cpu\|lab8_soc_nios2_gen2_0_cpu_register_bank_a_module:lab8_soc_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu.v" "" { Text "E:/ECE385/385-Final/LAB8/lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu.v" 58 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716368437285 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lab8_soc:nios_system\|lab8_soc_nios2_gen2_0:nios2_gen2_0\|lab8_soc_nios2_gen2_0_cpu:cpu\|lab8_soc_nios2_gen2_0_cpu_register_bank_a_module:lab8_soc_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram " "Instantiated megafunction \"lab8_soc:nios_system\|lab8_soc_nios2_gen2_0:nios2_gen2_0\|lab8_soc_nios2_gen2_0_cpu:cpu\|lab8_soc_nios2_gen2_0_cpu_register_bank_a_module:lab8_soc_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716368437285 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716368437285 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716368437285 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716368437285 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716368437285 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716368437285 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716368437285 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716368437285 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716368437285 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716368437285 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716368437285 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716368437285 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716368437285 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716368437285 ""}  } { { "lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu.v" "" { Text "E:/ECE385/385-Final/LAB8/lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu.v" 58 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1716368437285 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_6mc1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_6mc1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_6mc1 " "Found entity 1: altsyncram_6mc1" {  } { { "db/altsyncram_6mc1.tdf" "" { Text "E:/ECE385/385-Final/LAB8/db/altsyncram_6mc1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716368437337 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716368437337 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_6mc1 lab8_soc:nios_system\|lab8_soc_nios2_gen2_0:nios2_gen2_0\|lab8_soc_nios2_gen2_0_cpu:cpu\|lab8_soc_nios2_gen2_0_cpu_register_bank_a_module:lab8_soc_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_6mc1:auto_generated " "Elaborating entity \"altsyncram_6mc1\" for hierarchy \"lab8_soc:nios_system\|lab8_soc_nios2_gen2_0:nios2_gen2_0\|lab8_soc_nios2_gen2_0_cpu:cpu\|lab8_soc_nios2_gen2_0_cpu_register_bank_a_module:lab8_soc_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_6mc1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716368437338 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab8_soc_nios2_gen2_0_cpu_register_bank_b_module lab8_soc:nios_system\|lab8_soc_nios2_gen2_0:nios2_gen2_0\|lab8_soc_nios2_gen2_0_cpu:cpu\|lab8_soc_nios2_gen2_0_cpu_register_bank_b_module:lab8_soc_nios2_gen2_0_cpu_register_bank_b " "Elaborating entity \"lab8_soc_nios2_gen2_0_cpu_register_bank_b_module\" for hierarchy \"lab8_soc:nios_system\|lab8_soc_nios2_gen2_0:nios2_gen2_0\|lab8_soc_nios2_gen2_0_cpu:cpu\|lab8_soc_nios2_gen2_0_cpu_register_bank_b_module:lab8_soc_nios2_gen2_0_cpu_register_bank_b\"" {  } { { "lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu.v" "lab8_soc_nios2_gen2_0_cpu_register_bank_b" { Text "E:/ECE385/385-Final/LAB8/lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu.v" 4081 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716368437359 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab8_soc_nios2_gen2_0_cpu_nios2_oci lab8_soc:nios_system\|lab8_soc_nios2_gen2_0:nios2_gen2_0\|lab8_soc_nios2_gen2_0_cpu:cpu\|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci " "Elaborating entity \"lab8_soc_nios2_gen2_0_cpu_nios2_oci\" for hierarchy \"lab8_soc:nios_system\|lab8_soc_nios2_gen2_0:nios2_gen2_0\|lab8_soc_nios2_gen2_0_cpu:cpu\|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci\"" {  } { { "lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu.v" "the_lab8_soc_nios2_gen2_0_cpu_nios2_oci" { Text "E:/ECE385/385-Final/LAB8/lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu.v" 4577 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716368437398 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab8_soc_nios2_gen2_0_cpu_nios2_oci_debug lab8_soc:nios_system\|lab8_soc_nios2_gen2_0:nios2_gen2_0\|lab8_soc_nios2_gen2_0_cpu:cpu\|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci\|lab8_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci_debug " "Elaborating entity \"lab8_soc_nios2_gen2_0_cpu_nios2_oci_debug\" for hierarchy \"lab8_soc:nios_system\|lab8_soc_nios2_gen2_0:nios2_gen2_0\|lab8_soc_nios2_gen2_0_cpu:cpu\|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci\|lab8_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci_debug\"" {  } { { "lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu.v" "the_lab8_soc_nios2_gen2_0_cpu_nios2_oci_debug" { Text "E:/ECE385/385-Final/LAB8/lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu.v" 2531 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716368437421 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer lab8_soc:nios_system\|lab8_soc_nios2_gen2_0:nios2_gen2_0\|lab8_soc_nios2_gen2_0_cpu:cpu\|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci\|lab8_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"lab8_soc:nios_system\|lab8_soc_nios2_gen2_0:nios2_gen2_0\|lab8_soc_nios2_gen2_0_cpu:cpu\|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci\|lab8_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu.v" "the_altera_std_synchronizer" { Text "E:/ECE385/385-Final/LAB8/lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716368437460 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lab8_soc:nios_system\|lab8_soc_nios2_gen2_0:nios2_gen2_0\|lab8_soc_nios2_gen2_0_cpu:cpu\|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci\|lab8_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborated megafunction instantiation \"lab8_soc:nios_system\|lab8_soc_nios2_gen2_0:nios2_gen2_0\|lab8_soc_nios2_gen2_0_cpu:cpu\|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci\|lab8_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu.v" "" { Text "E:/ECE385/385-Final/LAB8/lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu.v" 220 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716368437465 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lab8_soc:nios_system\|lab8_soc_nios2_gen2_0:nios2_gen2_0\|lab8_soc_nios2_gen2_0_cpu:cpu\|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci\|lab8_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Instantiated megafunction \"lab8_soc:nios_system\|lab8_soc_nios2_gen2_0:nios2_gen2_0\|lab8_soc_nios2_gen2_0_cpu:cpu\|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci\|lab8_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 2 " "Parameter \"depth\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716368437465 ""}  } { { "lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu.v" "" { Text "E:/ECE385/385-Final/LAB8/lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu.v" 220 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1716368437465 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab8_soc_nios2_gen2_0_cpu_nios2_oci_break lab8_soc:nios_system\|lab8_soc_nios2_gen2_0:nios2_gen2_0\|lab8_soc_nios2_gen2_0_cpu:cpu\|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci\|lab8_soc_nios2_gen2_0_cpu_nios2_oci_break:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci_break " "Elaborating entity \"lab8_soc_nios2_gen2_0_cpu_nios2_oci_break\" for hierarchy \"lab8_soc:nios_system\|lab8_soc_nios2_gen2_0:nios2_gen2_0\|lab8_soc_nios2_gen2_0_cpu:cpu\|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci\|lab8_soc_nios2_gen2_0_cpu_nios2_oci_break:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci_break\"" {  } { { "lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu.v" "the_lab8_soc_nios2_gen2_0_cpu_nios2_oci_break" { Text "E:/ECE385/385-Final/LAB8/lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu.v" 2561 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716368437470 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab8_soc_nios2_gen2_0_cpu_nios2_oci_xbrk lab8_soc:nios_system\|lab8_soc_nios2_gen2_0:nios2_gen2_0\|lab8_soc_nios2_gen2_0_cpu:cpu\|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci\|lab8_soc_nios2_gen2_0_cpu_nios2_oci_xbrk:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci_xbrk " "Elaborating entity \"lab8_soc_nios2_gen2_0_cpu_nios2_oci_xbrk\" for hierarchy \"lab8_soc:nios_system\|lab8_soc_nios2_gen2_0:nios2_gen2_0\|lab8_soc_nios2_gen2_0_cpu:cpu\|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci\|lab8_soc_nios2_gen2_0_cpu_nios2_oci_xbrk:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci_xbrk\"" {  } { { "lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu.v" "the_lab8_soc_nios2_gen2_0_cpu_nios2_oci_xbrk" { Text "E:/ECE385/385-Final/LAB8/lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu.v" 2582 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716368437509 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab8_soc_nios2_gen2_0_cpu_nios2_oci_dbrk lab8_soc:nios_system\|lab8_soc_nios2_gen2_0:nios2_gen2_0\|lab8_soc_nios2_gen2_0_cpu:cpu\|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci\|lab8_soc_nios2_gen2_0_cpu_nios2_oci_dbrk:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci_dbrk " "Elaborating entity \"lab8_soc_nios2_gen2_0_cpu_nios2_oci_dbrk\" for hierarchy \"lab8_soc:nios_system\|lab8_soc_nios2_gen2_0:nios2_gen2_0\|lab8_soc_nios2_gen2_0_cpu:cpu\|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci\|lab8_soc_nios2_gen2_0_cpu_nios2_oci_dbrk:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci_dbrk\"" {  } { { "lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu.v" "the_lab8_soc_nios2_gen2_0_cpu_nios2_oci_dbrk" { Text "E:/ECE385/385-Final/LAB8/lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu.v" 2608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716368437517 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab8_soc_nios2_gen2_0_cpu_nios2_oci_itrace lab8_soc:nios_system\|lab8_soc_nios2_gen2_0:nios2_gen2_0\|lab8_soc_nios2_gen2_0_cpu:cpu\|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci\|lab8_soc_nios2_gen2_0_cpu_nios2_oci_itrace:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci_itrace " "Elaborating entity \"lab8_soc_nios2_gen2_0_cpu_nios2_oci_itrace\" for hierarchy \"lab8_soc:nios_system\|lab8_soc_nios2_gen2_0:nios2_gen2_0\|lab8_soc_nios2_gen2_0_cpu:cpu\|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci\|lab8_soc_nios2_gen2_0_cpu_nios2_oci_itrace:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci_itrace\"" {  } { { "lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu.v" "the_lab8_soc_nios2_gen2_0_cpu_nios2_oci_itrace" { Text "E:/ECE385/385-Final/LAB8/lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu.v" 2624 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716368437526 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab8_soc_nios2_gen2_0_cpu_nios2_oci_dtrace lab8_soc:nios_system\|lab8_soc_nios2_gen2_0:nios2_gen2_0\|lab8_soc_nios2_gen2_0_cpu:cpu\|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci\|lab8_soc_nios2_gen2_0_cpu_nios2_oci_dtrace:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci_dtrace " "Elaborating entity \"lab8_soc_nios2_gen2_0_cpu_nios2_oci_dtrace\" for hierarchy \"lab8_soc:nios_system\|lab8_soc_nios2_gen2_0:nios2_gen2_0\|lab8_soc_nios2_gen2_0_cpu:cpu\|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci\|lab8_soc_nios2_gen2_0_cpu_nios2_oci_dtrace:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci_dtrace\"" {  } { { "lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu.v" "the_lab8_soc_nios2_gen2_0_cpu_nios2_oci_dtrace" { Text "E:/ECE385/385-Final/LAB8/lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu.v" 2639 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716368437534 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab8_soc_nios2_gen2_0_cpu_nios2_oci_td_mode lab8_soc:nios_system\|lab8_soc_nios2_gen2_0:nios2_gen2_0\|lab8_soc_nios2_gen2_0_cpu:cpu\|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci\|lab8_soc_nios2_gen2_0_cpu_nios2_oci_dtrace:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci_dtrace\|lab8_soc_nios2_gen2_0_cpu_nios2_oci_td_mode:lab8_soc_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"lab8_soc_nios2_gen2_0_cpu_nios2_oci_td_mode\" for hierarchy \"lab8_soc:nios_system\|lab8_soc_nios2_gen2_0:nios2_gen2_0\|lab8_soc_nios2_gen2_0_cpu:cpu\|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci\|lab8_soc_nios2_gen2_0_cpu_nios2_oci_dtrace:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci_dtrace\|lab8_soc_nios2_gen2_0_cpu_nios2_oci_td_mode:lab8_soc_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode\"" {  } { { "lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu.v" "lab8_soc_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode" { Text "E:/ECE385/385-Final/LAB8/lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu.v" 1233 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716368437579 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab8_soc_nios2_gen2_0_cpu_nios2_oci_fifo lab8_soc:nios_system\|lab8_soc_nios2_gen2_0:nios2_gen2_0\|lab8_soc_nios2_gen2_0_cpu:cpu\|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci\|lab8_soc_nios2_gen2_0_cpu_nios2_oci_fifo:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci_fifo " "Elaborating entity \"lab8_soc_nios2_gen2_0_cpu_nios2_oci_fifo\" for hierarchy \"lab8_soc:nios_system\|lab8_soc_nios2_gen2_0:nios2_gen2_0\|lab8_soc_nios2_gen2_0_cpu:cpu\|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci\|lab8_soc_nios2_gen2_0_cpu_nios2_oci_fifo:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci_fifo\"" {  } { { "lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu.v" "the_lab8_soc_nios2_gen2_0_cpu_nios2_oci_fifo" { Text "E:/ECE385/385-Final/LAB8/lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu.v" 2654 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716368437585 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab8_soc_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt lab8_soc:nios_system\|lab8_soc_nios2_gen2_0:nios2_gen2_0\|lab8_soc_nios2_gen2_0_cpu:cpu\|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci\|lab8_soc_nios2_gen2_0_cpu_nios2_oci_fifo:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci_fifo\|lab8_soc_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt " "Elaborating entity \"lab8_soc_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt\" for hierarchy \"lab8_soc:nios_system\|lab8_soc_nios2_gen2_0:nios2_gen2_0\|lab8_soc_nios2_gen2_0_cpu:cpu\|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci\|lab8_soc_nios2_gen2_0_cpu_nios2_oci_fifo:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci_fifo\|lab8_soc_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt\"" {  } { { "lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu.v" "the_lab8_soc_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt" { Text "E:/ECE385/385-Final/LAB8/lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu.v" 1546 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716368437614 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab8_soc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc lab8_soc:nios_system\|lab8_soc_nios2_gen2_0:nios2_gen2_0\|lab8_soc_nios2_gen2_0_cpu:cpu\|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci\|lab8_soc_nios2_gen2_0_cpu_nios2_oci_fifo:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci_fifo\|lab8_soc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc " "Elaborating entity \"lab8_soc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc\" for hierarchy \"lab8_soc:nios_system\|lab8_soc_nios2_gen2_0:nios2_gen2_0\|lab8_soc_nios2_gen2_0_cpu:cpu\|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci\|lab8_soc_nios2_gen2_0_cpu_nios2_oci_fifo:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci_fifo\|lab8_soc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc\"" {  } { { "lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu.v" "the_lab8_soc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc" { Text "E:/ECE385/385-Final/LAB8/lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu.v" 1555 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716368437620 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab8_soc_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc lab8_soc:nios_system\|lab8_soc_nios2_gen2_0:nios2_gen2_0\|lab8_soc_nios2_gen2_0_cpu:cpu\|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci\|lab8_soc_nios2_gen2_0_cpu_nios2_oci_fifo:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci_fifo\|lab8_soc_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc " "Elaborating entity \"lab8_soc_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc\" for hierarchy \"lab8_soc:nios_system\|lab8_soc_nios2_gen2_0:nios2_gen2_0\|lab8_soc_nios2_gen2_0_cpu:cpu\|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci\|lab8_soc_nios2_gen2_0_cpu_nios2_oci_fifo:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci_fifo\|lab8_soc_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc\"" {  } { { "lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu.v" "the_lab8_soc_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc" { Text "E:/ECE385/385-Final/LAB8/lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu.v" 1564 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716368437626 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab8_soc_nios2_gen2_0_cpu_nios2_oci_pib lab8_soc:nios_system\|lab8_soc_nios2_gen2_0:nios2_gen2_0\|lab8_soc_nios2_gen2_0_cpu:cpu\|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci\|lab8_soc_nios2_gen2_0_cpu_nios2_oci_pib:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci_pib " "Elaborating entity \"lab8_soc_nios2_gen2_0_cpu_nios2_oci_pib\" for hierarchy \"lab8_soc:nios_system\|lab8_soc_nios2_gen2_0:nios2_gen2_0\|lab8_soc_nios2_gen2_0_cpu:cpu\|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci\|lab8_soc_nios2_gen2_0_cpu_nios2_oci_pib:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci_pib\"" {  } { { "lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu.v" "the_lab8_soc_nios2_gen2_0_cpu_nios2_oci_pib" { Text "E:/ECE385/385-Final/LAB8/lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu.v" 2659 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716368437633 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab8_soc_nios2_gen2_0_cpu_nios2_oci_im lab8_soc:nios_system\|lab8_soc_nios2_gen2_0:nios2_gen2_0\|lab8_soc_nios2_gen2_0_cpu:cpu\|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci\|lab8_soc_nios2_gen2_0_cpu_nios2_oci_im:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci_im " "Elaborating entity \"lab8_soc_nios2_gen2_0_cpu_nios2_oci_im\" for hierarchy \"lab8_soc:nios_system\|lab8_soc_nios2_gen2_0:nios2_gen2_0\|lab8_soc_nios2_gen2_0_cpu:cpu\|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci\|lab8_soc_nios2_gen2_0_cpu_nios2_oci_im:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci_im\"" {  } { { "lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu.v" "the_lab8_soc_nios2_gen2_0_cpu_nios2_oci_im" { Text "E:/ECE385/385-Final/LAB8/lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu.v" 2673 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716368437639 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab8_soc_nios2_gen2_0_cpu_nios2_avalon_reg lab8_soc:nios_system\|lab8_soc_nios2_gen2_0:nios2_gen2_0\|lab8_soc_nios2_gen2_0_cpu:cpu\|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci\|lab8_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab8_soc_nios2_gen2_0_cpu_nios2_avalon_reg " "Elaborating entity \"lab8_soc_nios2_gen2_0_cpu_nios2_avalon_reg\" for hierarchy \"lab8_soc:nios_system\|lab8_soc_nios2_gen2_0:nios2_gen2_0\|lab8_soc_nios2_gen2_0_cpu:cpu\|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci\|lab8_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab8_soc_nios2_gen2_0_cpu_nios2_avalon_reg\"" {  } { { "lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu.v" "the_lab8_soc_nios2_gen2_0_cpu_nios2_avalon_reg" { Text "E:/ECE385/385-Final/LAB8/lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu.v" 2692 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716368437650 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab8_soc_nios2_gen2_0_cpu_nios2_ocimem lab8_soc:nios_system\|lab8_soc_nios2_gen2_0:nios2_gen2_0\|lab8_soc_nios2_gen2_0_cpu:cpu\|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci\|lab8_soc_nios2_gen2_0_cpu_nios2_ocimem:the_lab8_soc_nios2_gen2_0_cpu_nios2_ocimem " "Elaborating entity \"lab8_soc_nios2_gen2_0_cpu_nios2_ocimem\" for hierarchy \"lab8_soc:nios_system\|lab8_soc_nios2_gen2_0:nios2_gen2_0\|lab8_soc_nios2_gen2_0_cpu:cpu\|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci\|lab8_soc_nios2_gen2_0_cpu_nios2_ocimem:the_lab8_soc_nios2_gen2_0_cpu_nios2_ocimem\"" {  } { { "lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu.v" "the_lab8_soc_nios2_gen2_0_cpu_nios2_ocimem" { Text "E:/ECE385/385-Final/LAB8/lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu.v" 2712 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716368437659 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab8_soc_nios2_gen2_0_cpu_ociram_sp_ram_module lab8_soc:nios_system\|lab8_soc_nios2_gen2_0:nios2_gen2_0\|lab8_soc_nios2_gen2_0_cpu:cpu\|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci\|lab8_soc_nios2_gen2_0_cpu_nios2_ocimem:the_lab8_soc_nios2_gen2_0_cpu_nios2_ocimem\|lab8_soc_nios2_gen2_0_cpu_ociram_sp_ram_module:lab8_soc_nios2_gen2_0_cpu_ociram_sp_ram " "Elaborating entity \"lab8_soc_nios2_gen2_0_cpu_ociram_sp_ram_module\" for hierarchy \"lab8_soc:nios_system\|lab8_soc_nios2_gen2_0:nios2_gen2_0\|lab8_soc_nios2_gen2_0_cpu:cpu\|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci\|lab8_soc_nios2_gen2_0_cpu_nios2_ocimem:the_lab8_soc_nios2_gen2_0_cpu_nios2_ocimem\|lab8_soc_nios2_gen2_0_cpu_ociram_sp_ram_module:lab8_soc_nios2_gen2_0_cpu_ociram_sp_ram\"" {  } { { "lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu.v" "lab8_soc_nios2_gen2_0_cpu_ociram_sp_ram" { Text "E:/ECE385/385-Final/LAB8/lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu.v" 2332 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716368437696 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram lab8_soc:nios_system\|lab8_soc_nios2_gen2_0:nios2_gen2_0\|lab8_soc_nios2_gen2_0_cpu:cpu\|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci\|lab8_soc_nios2_gen2_0_cpu_nios2_ocimem:the_lab8_soc_nios2_gen2_0_cpu_nios2_ocimem\|lab8_soc_nios2_gen2_0_cpu_ociram_sp_ram_module:lab8_soc_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"lab8_soc:nios_system\|lab8_soc_nios2_gen2_0:nios2_gen2_0\|lab8_soc_nios2_gen2_0_cpu:cpu\|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci\|lab8_soc_nios2_gen2_0_cpu_nios2_ocimem:the_lab8_soc_nios2_gen2_0_cpu_nios2_ocimem\|lab8_soc_nios2_gen2_0_cpu_ociram_sp_ram_module:lab8_soc_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "E:/ECE385/385-Final/LAB8/lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu.v" 2156 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716368437716 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lab8_soc:nios_system\|lab8_soc_nios2_gen2_0:nios2_gen2_0\|lab8_soc_nios2_gen2_0_cpu:cpu\|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci\|lab8_soc_nios2_gen2_0_cpu_nios2_ocimem:the_lab8_soc_nios2_gen2_0_cpu_nios2_ocimem\|lab8_soc_nios2_gen2_0_cpu_ociram_sp_ram_module:lab8_soc_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"lab8_soc:nios_system\|lab8_soc_nios2_gen2_0:nios2_gen2_0\|lab8_soc_nios2_gen2_0_cpu:cpu\|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci\|lab8_soc_nios2_gen2_0_cpu_nios2_ocimem:the_lab8_soc_nios2_gen2_0_cpu_nios2_ocimem\|lab8_soc_nios2_gen2_0_cpu_ociram_sp_ram_module:lab8_soc_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu.v" "" { Text "E:/ECE385/385-Final/LAB8/lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu.v" 2156 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716368437725 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lab8_soc:nios_system\|lab8_soc_nios2_gen2_0:nios2_gen2_0\|lab8_soc_nios2_gen2_0_cpu:cpu\|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci\|lab8_soc_nios2_gen2_0_cpu_nios2_ocimem:the_lab8_soc_nios2_gen2_0_cpu_nios2_ocimem\|lab8_soc_nios2_gen2_0_cpu_ociram_sp_ram_module:lab8_soc_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Instantiated megafunction \"lab8_soc:nios_system\|lab8_soc_nios2_gen2_0:nios2_gen2_0\|lab8_soc_nios2_gen2_0_cpu:cpu\|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci\|lab8_soc_nios2_gen2_0_cpu_nios2_ocimem:the_lab8_soc_nios2_gen2_0_cpu_nios2_ocimem\|lab8_soc_nios2_gen2_0_cpu_ociram_sp_ram_module:lab8_soc_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716368437725 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716368437725 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716368437725 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716368437725 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716368437725 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716368437725 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716368437725 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716368437725 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716368437725 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716368437725 ""}  } { { "lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu.v" "" { Text "E:/ECE385/385-Final/LAB8/lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu.v" 2156 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1716368437725 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ac71.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ac71.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ac71 " "Found entity 1: altsyncram_ac71" {  } { { "db/altsyncram_ac71.tdf" "" { Text "E:/ECE385/385-Final/LAB8/db/altsyncram_ac71.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716368437774 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716368437774 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_ac71 lab8_soc:nios_system\|lab8_soc_nios2_gen2_0:nios2_gen2_0\|lab8_soc_nios2_gen2_0_cpu:cpu\|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci\|lab8_soc_nios2_gen2_0_cpu_nios2_ocimem:the_lab8_soc_nios2_gen2_0_cpu_nios2_ocimem\|lab8_soc_nios2_gen2_0_cpu_ociram_sp_ram_module:lab8_soc_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_ac71:auto_generated " "Elaborating entity \"altsyncram_ac71\" for hierarchy \"lab8_soc:nios_system\|lab8_soc_nios2_gen2_0:nios2_gen2_0\|lab8_soc_nios2_gen2_0_cpu:cpu\|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci\|lab8_soc_nios2_gen2_0_cpu_nios2_ocimem:the_lab8_soc_nios2_gen2_0_cpu_nios2_ocimem\|lab8_soc_nios2_gen2_0_cpu_ociram_sp_ram_module:lab8_soc_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_ac71:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716368437776 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper lab8_soc:nios_system\|lab8_soc_nios2_gen2_0:nios2_gen2_0\|lab8_soc_nios2_gen2_0_cpu:cpu\|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci\|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper " "Elaborating entity \"lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper\" for hierarchy \"lab8_soc:nios_system\|lab8_soc_nios2_gen2_0:nios2_gen2_0\|lab8_soc_nios2_gen2_0_cpu:cpu\|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci\|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper\"" {  } { { "lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu.v" "the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper" { Text "E:/ECE385/385-Final/LAB8/lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu.v" 2814 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716368437797 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab8_soc_nios2_gen2_0_cpu_debug_slave_tck lab8_soc:nios_system\|lab8_soc_nios2_gen2_0:nios2_gen2_0\|lab8_soc_nios2_gen2_0_cpu:cpu\|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci\|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|lab8_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_tck " "Elaborating entity \"lab8_soc_nios2_gen2_0_cpu_debug_slave_tck\" for hierarchy \"lab8_soc:nios_system\|lab8_soc_nios2_gen2_0:nios2_gen2_0\|lab8_soc_nios2_gen2_0_cpu:cpu\|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci\|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|lab8_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_tck\"" {  } { { "lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" "the_lab8_soc_nios2_gen2_0_cpu_debug_slave_tck" { Text "E:/ECE385/385-Final/LAB8/lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716368437805 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab8_soc_nios2_gen2_0_cpu_debug_slave_sysclk lab8_soc:nios_system\|lab8_soc_nios2_gen2_0:nios2_gen2_0\|lab8_soc_nios2_gen2_0_cpu:cpu\|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci\|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|lab8_soc_nios2_gen2_0_cpu_debug_slave_sysclk:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_sysclk " "Elaborating entity \"lab8_soc_nios2_gen2_0_cpu_debug_slave_sysclk\" for hierarchy \"lab8_soc:nios_system\|lab8_soc_nios2_gen2_0:nios2_gen2_0\|lab8_soc_nios2_gen2_0_cpu:cpu\|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci\|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|lab8_soc_nios2_gen2_0_cpu_debug_slave_sysclk:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_sysclk\"" {  } { { "lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" "the_lab8_soc_nios2_gen2_0_cpu_debug_slave_sysclk" { Text "E:/ECE385/385-Final/LAB8/lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" 177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716368437850 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic lab8_soc:nios_system\|lab8_soc_nios2_gen2_0:nios2_gen2_0\|lab8_soc_nios2_gen2_0_cpu:cpu\|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci\|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:lab8_soc_nios2_gen2_0_cpu_debug_slave_phy " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"lab8_soc:nios_system\|lab8_soc_nios2_gen2_0:nios2_gen2_0\|lab8_soc_nios2_gen2_0_cpu:cpu\|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci\|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:lab8_soc_nios2_gen2_0_cpu_debug_slave_phy\"" {  } { { "lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" "lab8_soc_nios2_gen2_0_cpu_debug_slave_phy" { Text "E:/ECE385/385-Final/LAB8/lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716368437929 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lab8_soc:nios_system\|lab8_soc_nios2_gen2_0:nios2_gen2_0\|lab8_soc_nios2_gen2_0_cpu:cpu\|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci\|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:lab8_soc_nios2_gen2_0_cpu_debug_slave_phy " "Elaborated megafunction instantiation \"lab8_soc:nios_system\|lab8_soc_nios2_gen2_0:nios2_gen2_0\|lab8_soc_nios2_gen2_0_cpu:cpu\|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci\|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:lab8_soc_nios2_gen2_0_cpu_debug_slave_phy\"" {  } { { "lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "E:/ECE385/385-Final/LAB8/lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716368437933 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lab8_soc:nios_system\|lab8_soc_nios2_gen2_0:nios2_gen2_0\|lab8_soc_nios2_gen2_0_cpu:cpu\|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci\|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:lab8_soc_nios2_gen2_0_cpu_debug_slave_phy " "Instantiated megafunction \"lab8_soc:nios_system\|lab8_soc_nios2_gen2_0:nios2_gen2_0\|lab8_soc_nios2_gen2_0_cpu:cpu\|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci\|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:lab8_soc_nios2_gen2_0_cpu_debug_slave_phy\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index YES " "Parameter \"sld_auto_instance_index\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716368437933 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_instance_index 0 " "Parameter \"sld_instance_index\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716368437933 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_ir_width 2 " "Parameter \"sld_ir_width\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716368437933 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_mfg_id 70 " "Parameter \"sld_mfg_id\" = \"70\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716368437933 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_action  " "Parameter \"sld_sim_action\" = \"\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716368437933 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_n_scan 0 " "Parameter \"sld_sim_n_scan\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716368437933 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_total_length 0 " "Parameter \"sld_sim_total_length\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716368437933 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_type_id 34 " "Parameter \"sld_type_id\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716368437933 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_version 3 " "Parameter \"sld_version\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716368437933 ""}  } { { "lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "E:/ECE385/385-Final/LAB8/lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1716368437933 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl lab8_soc:nios_system\|lab8_soc_nios2_gen2_0:nios2_gen2_0\|lab8_soc_nios2_gen2_0_cpu:cpu\|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci\|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:lab8_soc_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"lab8_soc:nios_system\|lab8_soc_nios2_gen2_0:nios2_gen2_0\|lab8_soc_nios2_gen2_0_cpu:cpu\|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci\|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:lab8_soc_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716368437938 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lab8_soc:nios_system\|lab8_soc_nios2_gen2_0:nios2_gen2_0\|lab8_soc_nios2_gen2_0_cpu:cpu\|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci\|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:lab8_soc_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst lab8_soc:nios_system\|lab8_soc_nios2_gen2_0:nios2_gen2_0\|lab8_soc_nios2_gen2_0_cpu:cpu\|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci\|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:lab8_soc_nios2_gen2_0_cpu_debug_slave_phy " "Elaborated megafunction instantiation \"lab8_soc:nios_system\|lab8_soc_nios2_gen2_0:nios2_gen2_0\|lab8_soc_nios2_gen2_0_cpu:cpu\|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci\|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:lab8_soc_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\", which is child of megafunction instantiation \"lab8_soc:nios_system\|lab8_soc_nios2_gen2_0:nios2_gen2_0\|lab8_soc_nios2_gen2_0_cpu:cpu\|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci\|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:lab8_soc_nios2_gen2_0_cpu_debug_slave_phy\"" {  } { { "sld_virtual_jtag_basic.v" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } } { "lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "E:/ECE385/385-Final/LAB8/lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716368437944 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter lab8_soc:nios_system\|lab8_soc_nios2_gen2_0:nios2_gen2_0\|lab8_soc_nios2_gen2_0_cpu:cpu\|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci\|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:lab8_soc_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"lab8_soc:nios_system\|lab8_soc_nios2_gen2_0:nios2_gen2_0\|lab8_soc_nios2_gen2_0_cpu:cpu\|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci\|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:lab8_soc_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_virtual_jtag_basic.v" "jtag_signal_adapter" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 414 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716368437949 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl lab8_soc:nios_system\|lab8_soc_nios2_gen2_0:nios2_gen2_0\|lab8_soc_nios2_gen2_0_cpu:cpu\|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci\|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:lab8_soc_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"lab8_soc:nios_system\|lab8_soc_nios2_gen2_0:nios2_gen2_0\|lab8_soc_nios2_gen2_0_cpu:cpu\|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci\|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:lab8_soc_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716368437961 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab8_soc_onchip_memory2_0 lab8_soc:nios_system\|lab8_soc_onchip_memory2_0:onchip_memory2_0 " "Elaborating entity \"lab8_soc_onchip_memory2_0\" for hierarchy \"lab8_soc:nios_system\|lab8_soc_onchip_memory2_0:onchip_memory2_0\"" {  } { { "lab8_soc/synthesis/lab8_soc.v" "onchip_memory2_0" { Text "E:/ECE385/385-Final/LAB8/lab8_soc/synthesis/lab8_soc.v" 188 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716368437974 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram lab8_soc:nios_system\|lab8_soc_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"lab8_soc:nios_system\|lab8_soc_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\"" {  } { { "lab8_soc/synthesis/submodules/lab8_soc_onchip_memory2_0.v" "the_altsyncram" { Text "E:/ECE385/385-Final/LAB8/lab8_soc/synthesis/submodules/lab8_soc_onchip_memory2_0.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716368437994 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lab8_soc:nios_system\|lab8_soc_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"lab8_soc:nios_system\|lab8_soc_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\"" {  } { { "lab8_soc/synthesis/submodules/lab8_soc_onchip_memory2_0.v" "" { Text "E:/ECE385/385-Final/LAB8/lab8_soc/synthesis/submodules/lab8_soc_onchip_memory2_0.v" 69 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716368438003 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lab8_soc:nios_system\|lab8_soc_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Instantiated megafunction \"lab8_soc:nios_system\|lab8_soc_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716368438003 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file lab8_soc_onchip_memory2_0.hex " "Parameter \"init_file\" = \"lab8_soc_onchip_memory2_0.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716368438003 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716368438003 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 4 " "Parameter \"maximum_depth\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716368438003 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 4 " "Parameter \"numwords_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716368438003 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716368438003 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716368438003 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716368438003 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716368438003 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716368438003 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716368438003 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716368438003 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 2 " "Parameter \"widthad_a\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716368438003 ""}  } { { "lab8_soc/synthesis/submodules/lab8_soc_onchip_memory2_0.v" "" { Text "E:/ECE385/385-Final/LAB8/lab8_soc/synthesis/submodules/lab8_soc_onchip_memory2_0.v" 69 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1716368438003 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_sqg1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_sqg1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_sqg1 " "Found entity 1: altsyncram_sqg1" {  } { { "db/altsyncram_sqg1.tdf" "" { Text "E:/ECE385/385-Final/LAB8/db/altsyncram_sqg1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716368438051 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716368438051 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_sqg1 lab8_soc:nios_system\|lab8_soc_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_sqg1:auto_generated " "Elaborating entity \"altsyncram_sqg1\" for hierarchy \"lab8_soc:nios_system\|lab8_soc_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_sqg1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716368438052 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab8_soc_otg_hpi_address lab8_soc:nios_system\|lab8_soc_otg_hpi_address:otg_hpi_address " "Elaborating entity \"lab8_soc_otg_hpi_address\" for hierarchy \"lab8_soc:nios_system\|lab8_soc_otg_hpi_address:otg_hpi_address\"" {  } { { "lab8_soc/synthesis/lab8_soc.v" "otg_hpi_address" { Text "E:/ECE385/385-Final/LAB8/lab8_soc/synthesis/lab8_soc.v" 199 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716368438197 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab8_soc_otg_hpi_cs lab8_soc:nios_system\|lab8_soc_otg_hpi_cs:otg_hpi_cs " "Elaborating entity \"lab8_soc_otg_hpi_cs\" for hierarchy \"lab8_soc:nios_system\|lab8_soc_otg_hpi_cs:otg_hpi_cs\"" {  } { { "lab8_soc/synthesis/lab8_soc.v" "otg_hpi_cs" { Text "E:/ECE385/385-Final/LAB8/lab8_soc/synthesis/lab8_soc.v" 210 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716368438203 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab8_soc_otg_hpi_data lab8_soc:nios_system\|lab8_soc_otg_hpi_data:otg_hpi_data " "Elaborating entity \"lab8_soc_otg_hpi_data\" for hierarchy \"lab8_soc:nios_system\|lab8_soc_otg_hpi_data:otg_hpi_data\"" {  } { { "lab8_soc/synthesis/lab8_soc.v" "otg_hpi_data" { Text "E:/ECE385/385-Final/LAB8/lab8_soc/synthesis/lab8_soc.v" 222 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716368438211 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab8_soc_sdram lab8_soc:nios_system\|lab8_soc_sdram:sdram " "Elaborating entity \"lab8_soc_sdram\" for hierarchy \"lab8_soc:nios_system\|lab8_soc_sdram:sdram\"" {  } { { "lab8_soc/synthesis/lab8_soc.v" "sdram" { Text "E:/ECE385/385-Final/LAB8/lab8_soc/synthesis/lab8_soc.v" 278 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716368438227 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab8_soc_sdram_input_efifo_module lab8_soc:nios_system\|lab8_soc_sdram:sdram\|lab8_soc_sdram_input_efifo_module:the_lab8_soc_sdram_input_efifo_module " "Elaborating entity \"lab8_soc_sdram_input_efifo_module\" for hierarchy \"lab8_soc:nios_system\|lab8_soc_sdram:sdram\|lab8_soc_sdram_input_efifo_module:the_lab8_soc_sdram_input_efifo_module\"" {  } { { "lab8_soc/synthesis/submodules/lab8_soc_sdram.v" "the_lab8_soc_sdram_input_efifo_module" { Text "E:/ECE385/385-Final/LAB8/lab8_soc/synthesis/submodules/lab8_soc_sdram.v" 298 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716368438328 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab8_soc_sdram_pll lab8_soc:nios_system\|lab8_soc_sdram_pll:sdram_pll " "Elaborating entity \"lab8_soc_sdram_pll\" for hierarchy \"lab8_soc:nios_system\|lab8_soc_sdram_pll:sdram_pll\"" {  } { { "lab8_soc/synthesis/lab8_soc.v" "sdram_pll" { Text "E:/ECE385/385-Final/LAB8/lab8_soc/synthesis/lab8_soc.v" 302 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716368438343 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab8_soc_sdram_pll_stdsync_sv6 lab8_soc:nios_system\|lab8_soc_sdram_pll:sdram_pll\|lab8_soc_sdram_pll_stdsync_sv6:stdsync2 " "Elaborating entity \"lab8_soc_sdram_pll_stdsync_sv6\" for hierarchy \"lab8_soc:nios_system\|lab8_soc_sdram_pll:sdram_pll\|lab8_soc_sdram_pll_stdsync_sv6:stdsync2\"" {  } { { "lab8_soc/synthesis/submodules/lab8_soc_sdram_pll.v" "stdsync2" { Text "E:/ECE385/385-Final/LAB8/lab8_soc/synthesis/submodules/lab8_soc_sdram_pll.v" 282 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716368438352 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab8_soc_sdram_pll_dffpipe_l2c lab8_soc:nios_system\|lab8_soc_sdram_pll:sdram_pll\|lab8_soc_sdram_pll_stdsync_sv6:stdsync2\|lab8_soc_sdram_pll_dffpipe_l2c:dffpipe3 " "Elaborating entity \"lab8_soc_sdram_pll_dffpipe_l2c\" for hierarchy \"lab8_soc:nios_system\|lab8_soc_sdram_pll:sdram_pll\|lab8_soc_sdram_pll_stdsync_sv6:stdsync2\|lab8_soc_sdram_pll_dffpipe_l2c:dffpipe3\"" {  } { { "lab8_soc/synthesis/submodules/lab8_soc_sdram_pll.v" "dffpipe3" { Text "E:/ECE385/385-Final/LAB8/lab8_soc/synthesis/submodules/lab8_soc_sdram_pll.v" 116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716368438357 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab8_soc_sdram_pll_altpll_lqa2 lab8_soc:nios_system\|lab8_soc_sdram_pll:sdram_pll\|lab8_soc_sdram_pll_altpll_lqa2:sd1 " "Elaborating entity \"lab8_soc_sdram_pll_altpll_lqa2\" for hierarchy \"lab8_soc:nios_system\|lab8_soc_sdram_pll:sdram_pll\|lab8_soc_sdram_pll_altpll_lqa2:sd1\"" {  } { { "lab8_soc/synthesis/submodules/lab8_soc_sdram_pll.v" "sd1" { Text "E:/ECE385/385-Final/LAB8/lab8_soc/synthesis/submodules/lab8_soc_sdram_pll.v" 288 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716368438365 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab8_soc_sysid_qsys_0 lab8_soc:nios_system\|lab8_soc_sysid_qsys_0:sysid_qsys_0 " "Elaborating entity \"lab8_soc_sysid_qsys_0\" for hierarchy \"lab8_soc:nios_system\|lab8_soc_sysid_qsys_0:sysid_qsys_0\"" {  } { { "lab8_soc/synthesis/lab8_soc.v" "sysid_qsys_0" { Text "E:/ECE385/385-Final/LAB8/lab8_soc/synthesis/lab8_soc.v" 309 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716368438378 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab8_soc_mm_interconnect_0 lab8_soc:nios_system\|lab8_soc_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"lab8_soc_mm_interconnect_0\" for hierarchy \"lab8_soc:nios_system\|lab8_soc_mm_interconnect_0:mm_interconnect_0\"" {  } { { "lab8_soc/synthesis/lab8_soc.v" "mm_interconnect_0" { Text "E:/ECE385/385-Final/LAB8/lab8_soc/synthesis/lab8_soc.v" 402 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716368438384 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator lab8_soc:nios_system\|lab8_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_data_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"lab8_soc:nios_system\|lab8_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_data_master_translator\"" {  } { { "lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0.v" "nios2_gen2_0_data_master_translator" { Text "E:/ECE385/385-Final/LAB8/lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0.v" 1045 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716368438750 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator lab8_soc:nios_system\|lab8_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"lab8_soc:nios_system\|lab8_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator\"" {  } { { "lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0.v" "nios2_gen2_0_instruction_master_translator" { Text "E:/ECE385/385-Final/LAB8/lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0.v" 1105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716368438763 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator lab8_soc:nios_system\|lab8_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"lab8_soc:nios_system\|lab8_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator\"" {  } { { "lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0.v" "jtag_uart_0_avalon_jtag_slave_translator" { Text "E:/ECE385/385-Final/LAB8/lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0.v" 1169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716368438777 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator lab8_soc:nios_system\|lab8_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"lab8_soc:nios_system\|lab8_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator\"" {  } { { "lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0.v" "sysid_qsys_0_control_slave_translator" { Text "E:/ECE385/385-Final/LAB8/lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0.v" 1233 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716368438792 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator lab8_soc:nios_system\|lab8_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"lab8_soc:nios_system\|lab8_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator\"" {  } { { "lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0.v" "nios2_gen2_0_debug_mem_slave_translator" { Text "E:/ECE385/385-Final/LAB8/lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0.v" 1297 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716368438807 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator lab8_soc:nios_system\|lab8_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sdram_pll_pll_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"lab8_soc:nios_system\|lab8_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sdram_pll_pll_slave_translator\"" {  } { { "lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0.v" "sdram_pll_pll_slave_translator" { Text "E:/ECE385/385-Final/LAB8/lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0.v" 1361 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716368438822 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator lab8_soc:nios_system\|lab8_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sdram_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"lab8_soc:nios_system\|lab8_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sdram_s1_translator\"" {  } { { "lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0.v" "sdram_s1_translator" { Text "E:/ECE385/385-Final/LAB8/lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0.v" 1425 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716368438835 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator lab8_soc:nios_system\|lab8_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:keycode_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"lab8_soc:nios_system\|lab8_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:keycode_s1_translator\"" {  } { { "lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0.v" "keycode_s1_translator" { Text "E:/ECE385/385-Final/LAB8/lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0.v" 1489 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716368438850 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator lab8_soc:nios_system\|lab8_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_memory2_0_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"lab8_soc:nios_system\|lab8_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_memory2_0_s1_translator\"" {  } { { "lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0.v" "onchip_memory2_0_s1_translator" { Text "E:/ECE385/385-Final/LAB8/lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0.v" 1937 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716368438881 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent lab8_soc:nios_system\|lab8_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_data_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"lab8_soc:nios_system\|lab8_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_data_master_agent\"" {  } { { "lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0.v" "nios2_gen2_0_data_master_agent" { Text "E:/ECE385/385-Final/LAB8/lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0.v" 2018 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716368438894 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent lab8_soc:nios_system\|lab8_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"lab8_soc:nios_system\|lab8_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent\"" {  } { { "lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0.v" "nios2_gen2_0_instruction_master_agent" { Text "E:/ECE385/385-Final/LAB8/lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0.v" 2099 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716368438907 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent lab8_soc:nios_system\|lab8_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"lab8_soc:nios_system\|lab8_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent\"" {  } { { "lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0.v" "jtag_uart_0_avalon_jtag_slave_agent" { Text "E:/ECE385/385-Final/LAB8/lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0.v" 2183 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716368438919 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor lab8_soc:nios_system\|lab8_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"lab8_soc:nios_system\|lab8_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "lab8_soc/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "E:/ECE385/385-Final/LAB8/lab8_soc/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716368438937 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo lab8_soc:nios_system\|lab8_soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"lab8_soc:nios_system\|lab8_soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo\"" {  } { { "lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0.v" "jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo" { Text "E:/ECE385/385-Final/LAB8/lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0.v" 2224 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716368438953 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo lab8_soc:nios_system\|lab8_soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"lab8_soc:nios_system\|lab8_soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo\"" {  } { { "lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0.v" "sdram_s1_agent_rsp_fifo" { Text "E:/ECE385/385-Final/LAB8/lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0.v" 2724 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716368439009 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo lab8_soc:nios_system\|lab8_soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"lab8_soc:nios_system\|lab8_soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo\"" {  } { { "lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0.v" "sdram_s1_agent_rdata_fifo" { Text "E:/ECE385/385-Final/LAB8/lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0.v" 2765 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716368439084 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab8_soc_mm_interconnect_0_router lab8_soc:nios_system\|lab8_soc_mm_interconnect_0:mm_interconnect_0\|lab8_soc_mm_interconnect_0_router:router " "Elaborating entity \"lab8_soc_mm_interconnect_0_router\" for hierarchy \"lab8_soc:nios_system\|lab8_soc_mm_interconnect_0:mm_interconnect_0\|lab8_soc_mm_interconnect_0_router:router\"" {  } { { "lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0.v" "router" { Text "E:/ECE385/385-Final/LAB8/lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0.v" 3781 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716368439161 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab8_soc_mm_interconnect_0_router_default_decode lab8_soc:nios_system\|lab8_soc_mm_interconnect_0:mm_interconnect_0\|lab8_soc_mm_interconnect_0_router:router\|lab8_soc_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"lab8_soc_mm_interconnect_0_router_default_decode\" for hierarchy \"lab8_soc:nios_system\|lab8_soc_mm_interconnect_0:mm_interconnect_0\|lab8_soc_mm_interconnect_0_router:router\|lab8_soc_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_router.sv" "the_default_decode" { Text "E:/ECE385/385-Final/LAB8/lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_router.sv" 196 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716368439191 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab8_soc_mm_interconnect_0_router_001 lab8_soc:nios_system\|lab8_soc_mm_interconnect_0:mm_interconnect_0\|lab8_soc_mm_interconnect_0_router_001:router_001 " "Elaborating entity \"lab8_soc_mm_interconnect_0_router_001\" for hierarchy \"lab8_soc:nios_system\|lab8_soc_mm_interconnect_0:mm_interconnect_0\|lab8_soc_mm_interconnect_0_router_001:router_001\"" {  } { { "lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0.v" "router_001" { Text "E:/ECE385/385-Final/LAB8/lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0.v" 3797 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716368439198 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab8_soc_mm_interconnect_0_router_001_default_decode lab8_soc:nios_system\|lab8_soc_mm_interconnect_0:mm_interconnect_0\|lab8_soc_mm_interconnect_0_router_001:router_001\|lab8_soc_mm_interconnect_0_router_001_default_decode:the_default_decode " "Elaborating entity \"lab8_soc_mm_interconnect_0_router_001_default_decode\" for hierarchy \"lab8_soc:nios_system\|lab8_soc_mm_interconnect_0:mm_interconnect_0\|lab8_soc_mm_interconnect_0_router_001:router_001\|lab8_soc_mm_interconnect_0_router_001_default_decode:the_default_decode\"" {  } { { "lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_router_001.sv" "the_default_decode" { Text "E:/ECE385/385-Final/LAB8/lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_router_001.sv" 188 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716368439221 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab8_soc_mm_interconnect_0_router_002 lab8_soc:nios_system\|lab8_soc_mm_interconnect_0:mm_interconnect_0\|lab8_soc_mm_interconnect_0_router_002:router_002 " "Elaborating entity \"lab8_soc_mm_interconnect_0_router_002\" for hierarchy \"lab8_soc:nios_system\|lab8_soc_mm_interconnect_0:mm_interconnect_0\|lab8_soc_mm_interconnect_0_router_002:router_002\"" {  } { { "lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0.v" "router_002" { Text "E:/ECE385/385-Final/LAB8/lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0.v" 3813 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716368439227 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab8_soc_mm_interconnect_0_router_002_default_decode lab8_soc:nios_system\|lab8_soc_mm_interconnect_0:mm_interconnect_0\|lab8_soc_mm_interconnect_0_router_002:router_002\|lab8_soc_mm_interconnect_0_router_002_default_decode:the_default_decode " "Elaborating entity \"lab8_soc_mm_interconnect_0_router_002_default_decode\" for hierarchy \"lab8_soc:nios_system\|lab8_soc_mm_interconnect_0:mm_interconnect_0\|lab8_soc_mm_interconnect_0_router_002:router_002\|lab8_soc_mm_interconnect_0_router_002_default_decode:the_default_decode\"" {  } { { "lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_router_002.sv" "the_default_decode" { Text "E:/ECE385/385-Final/LAB8/lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_router_002.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716368439237 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab8_soc_mm_interconnect_0_router_003 lab8_soc:nios_system\|lab8_soc_mm_interconnect_0:mm_interconnect_0\|lab8_soc_mm_interconnect_0_router_003:router_003 " "Elaborating entity \"lab8_soc_mm_interconnect_0_router_003\" for hierarchy \"lab8_soc:nios_system\|lab8_soc_mm_interconnect_0:mm_interconnect_0\|lab8_soc_mm_interconnect_0_router_003:router_003\"" {  } { { "lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0.v" "router_003" { Text "E:/ECE385/385-Final/LAB8/lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0.v" 3829 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716368439243 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab8_soc_mm_interconnect_0_router_003_default_decode lab8_soc:nios_system\|lab8_soc_mm_interconnect_0:mm_interconnect_0\|lab8_soc_mm_interconnect_0_router_003:router_003\|lab8_soc_mm_interconnect_0_router_003_default_decode:the_default_decode " "Elaborating entity \"lab8_soc_mm_interconnect_0_router_003_default_decode\" for hierarchy \"lab8_soc:nios_system\|lab8_soc_mm_interconnect_0:mm_interconnect_0\|lab8_soc_mm_interconnect_0_router_003:router_003\|lab8_soc_mm_interconnect_0_router_003_default_decode:the_default_decode\"" {  } { { "lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_router_003.sv" "the_default_decode" { Text "E:/ECE385/385-Final/LAB8/lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_router_003.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716368439253 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab8_soc_mm_interconnect_0_cmd_demux lab8_soc:nios_system\|lab8_soc_mm_interconnect_0:mm_interconnect_0\|lab8_soc_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"lab8_soc_mm_interconnect_0_cmd_demux\" for hierarchy \"lab8_soc:nios_system\|lab8_soc_mm_interconnect_0:mm_interconnect_0\|lab8_soc_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0.v" "cmd_demux" { Text "E:/ECE385/385-Final/LAB8/lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0.v" 4094 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716368439308 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab8_soc_mm_interconnect_0_cmd_demux_001 lab8_soc:nios_system\|lab8_soc_mm_interconnect_0:mm_interconnect_0\|lab8_soc_mm_interconnect_0_cmd_demux_001:cmd_demux_001 " "Elaborating entity \"lab8_soc_mm_interconnect_0_cmd_demux_001\" for hierarchy \"lab8_soc:nios_system\|lab8_soc_mm_interconnect_0:mm_interconnect_0\|lab8_soc_mm_interconnect_0_cmd_demux_001:cmd_demux_001\"" {  } { { "lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0.v" "cmd_demux_001" { Text "E:/ECE385/385-Final/LAB8/lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0.v" 4135 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716368439331 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab8_soc_mm_interconnect_0_cmd_mux lab8_soc:nios_system\|lab8_soc_mm_interconnect_0:mm_interconnect_0\|lab8_soc_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"lab8_soc_mm_interconnect_0_cmd_mux\" for hierarchy \"lab8_soc:nios_system\|lab8_soc_mm_interconnect_0:mm_interconnect_0\|lab8_soc_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0.v" "cmd_mux" { Text "E:/ECE385/385-Final/LAB8/lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0.v" 4152 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716368439344 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab8_soc_mm_interconnect_0_cmd_mux_001 lab8_soc:nios_system\|lab8_soc_mm_interconnect_0:mm_interconnect_0\|lab8_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_001 " "Elaborating entity \"lab8_soc_mm_interconnect_0_cmd_mux_001\" for hierarchy \"lab8_soc:nios_system\|lab8_soc_mm_interconnect_0:mm_interconnect_0\|lab8_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_001\"" {  } { { "lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0.v" "cmd_mux_001" { Text "E:/ECE385/385-Final/LAB8/lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0.v" 4175 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716368439351 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator lab8_soc:nios_system\|lab8_soc_mm_interconnect_0:mm_interconnect_0\|lab8_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"lab8_soc:nios_system\|lab8_soc_mm_interconnect_0:mm_interconnect_0\|lab8_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_cmd_mux_001.sv" "arb" { Text "E:/ECE385/385-Final/LAB8/lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_cmd_mux_001.sv" 287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716368439366 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder lab8_soc:nios_system\|lab8_soc_mm_interconnect_0:mm_interconnect_0\|lab8_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"lab8_soc:nios_system\|lab8_soc_mm_interconnect_0:mm_interconnect_0\|lab8_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "lab8_soc/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "E:/ECE385/385-Final/LAB8/lab8_soc/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716368439373 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab8_soc_mm_interconnect_0_rsp_demux lab8_soc:nios_system\|lab8_soc_mm_interconnect_0:mm_interconnect_0\|lab8_soc_mm_interconnect_0_rsp_demux:rsp_demux " "Elaborating entity \"lab8_soc_mm_interconnect_0_rsp_demux\" for hierarchy \"lab8_soc:nios_system\|lab8_soc_mm_interconnect_0:mm_interconnect_0\|lab8_soc_mm_interconnect_0_rsp_demux:rsp_demux\"" {  } { { "lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0.v" "rsp_demux" { Text "E:/ECE385/385-Final/LAB8/lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0.v" 4403 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716368439421 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab8_soc_mm_interconnect_0_rsp_demux_001 lab8_soc:nios_system\|lab8_soc_mm_interconnect_0:mm_interconnect_0\|lab8_soc_mm_interconnect_0_rsp_demux_001:rsp_demux_001 " "Elaborating entity \"lab8_soc_mm_interconnect_0_rsp_demux_001\" for hierarchy \"lab8_soc:nios_system\|lab8_soc_mm_interconnect_0:mm_interconnect_0\|lab8_soc_mm_interconnect_0_rsp_demux_001:rsp_demux_001\"" {  } { { "lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0.v" "rsp_demux_001" { Text "E:/ECE385/385-Final/LAB8/lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0.v" 4426 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716368439430 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab8_soc_mm_interconnect_0_rsp_mux lab8_soc:nios_system\|lab8_soc_mm_interconnect_0:mm_interconnect_0\|lab8_soc_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"lab8_soc_mm_interconnect_0_rsp_mux\" for hierarchy \"lab8_soc:nios_system\|lab8_soc_mm_interconnect_0:mm_interconnect_0\|lab8_soc_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0.v" "rsp_mux" { Text "E:/ECE385/385-Final/LAB8/lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0.v" 4726 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716368439462 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator lab8_soc:nios_system\|lab8_soc_mm_interconnect_0:mm_interconnect_0\|lab8_soc_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"lab8_soc:nios_system\|lab8_soc_mm_interconnect_0:mm_interconnect_0\|lab8_soc_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\"" {  } { { "lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_rsp_mux.sv" "arb" { Text "E:/ECE385/385-Final/LAB8/lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_rsp_mux.sv" 486 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716368439518 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder lab8_soc:nios_system\|lab8_soc_mm_interconnect_0:mm_interconnect_0\|lab8_soc_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"lab8_soc:nios_system\|lab8_soc_mm_interconnect_0:mm_interconnect_0\|lab8_soc_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "lab8_soc/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "E:/ECE385/385-Final/LAB8/lab8_soc/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716368439525 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab8_soc_mm_interconnect_0_rsp_mux_001 lab8_soc:nios_system\|lab8_soc_mm_interconnect_0:mm_interconnect_0\|lab8_soc_mm_interconnect_0_rsp_mux_001:rsp_mux_001 " "Elaborating entity \"lab8_soc_mm_interconnect_0_rsp_mux_001\" for hierarchy \"lab8_soc:nios_system\|lab8_soc_mm_interconnect_0:mm_interconnect_0\|lab8_soc_mm_interconnect_0_rsp_mux_001:rsp_mux_001\"" {  } { { "lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0.v" "rsp_mux_001" { Text "E:/ECE385/385-Final/LAB8/lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0.v" 4767 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716368439532 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator lab8_soc:nios_system\|lab8_soc_mm_interconnect_0:mm_interconnect_0\|lab8_soc_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"lab8_soc:nios_system\|lab8_soc_mm_interconnect_0:mm_interconnect_0\|lab8_soc_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_rsp_mux_001.sv" "arb" { Text "E:/ECE385/385-Final/LAB8/lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_rsp_mux_001.sv" 358 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716368439558 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder lab8_soc:nios_system\|lab8_soc_mm_interconnect_0:mm_interconnect_0\|lab8_soc_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"lab8_soc:nios_system\|lab8_soc_mm_interconnect_0:mm_interconnect_0\|lab8_soc_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "lab8_soc/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "E:/ECE385/385-Final/LAB8/lab8_soc/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716368439565 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_handshake_clock_crosser lab8_soc:nios_system\|lab8_soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser " "Elaborating entity \"altera_avalon_st_handshake_clock_crosser\" for hierarchy \"lab8_soc:nios_system\|lab8_soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\"" {  } { { "lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0.v" "crosser" { Text "E:/ECE385/385-Final/LAB8/lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0.v" 4801 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716368439571 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_clock_crosser lab8_soc:nios_system\|lab8_soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer " "Elaborating entity \"altera_avalon_st_clock_crosser\" for hierarchy \"lab8_soc:nios_system\|lab8_soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\"" {  } { { "lab8_soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" "clock_xer" { Text "E:/ECE385/385-Final/LAB8/lab8_soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" 149 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716368439582 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer_nocut lab8_soc:nios_system\|lab8_soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\|altera_std_synchronizer_nocut:in_to_out_synchronizer " "Elaborating entity \"altera_std_synchronizer_nocut\" for hierarchy \"lab8_soc:nios_system\|lab8_soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\|altera_std_synchronizer_nocut:in_to_out_synchronizer\"" {  } { { "lab8_soc/synthesis/submodules/altera_avalon_st_clock_crosser.v" "in_to_out_synchronizer" { Text "E:/ECE385/385-Final/LAB8/lab8_soc/synthesis/submodules/altera_avalon_st_clock_crosser.v" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716368439637 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab8_soc_mm_interconnect_0_avalon_st_adapter lab8_soc:nios_system\|lab8_soc_mm_interconnect_0:mm_interconnect_0\|lab8_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"lab8_soc_mm_interconnect_0_avalon_st_adapter\" for hierarchy \"lab8_soc:nios_system\|lab8_soc_mm_interconnect_0:mm_interconnect_0\|lab8_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\"" {  } { { "lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0.v" "avalon_st_adapter" { Text "E:/ECE385/385-Final/LAB8/lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0.v" 4932 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716368439673 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab8_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0 lab8_soc:nios_system\|lab8_soc_mm_interconnect_0:mm_interconnect_0\|lab8_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|lab8_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 " "Elaborating entity \"lab8_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" for hierarchy \"lab8_soc:nios_system\|lab8_soc_mm_interconnect_0:mm_interconnect_0\|lab8_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|lab8_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0\"" {  } { { "lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_avalon_st_adapter.v" "error_adapter_0" { Text "E:/ECE385/385-Final/LAB8/lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_avalon_st_adapter.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716368439680 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab8_soc_irq_mapper lab8_soc:nios_system\|lab8_soc_irq_mapper:irq_mapper " "Elaborating entity \"lab8_soc_irq_mapper\" for hierarchy \"lab8_soc:nios_system\|lab8_soc_irq_mapper:irq_mapper\"" {  } { { "lab8_soc/synthesis/lab8_soc.v" "irq_mapper" { Text "E:/ECE385/385-Final/LAB8/lab8_soc/synthesis/lab8_soc.v" 409 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716368439738 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller lab8_soc:nios_system\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"lab8_soc:nios_system\|altera_reset_controller:rst_controller\"" {  } { { "lab8_soc/synthesis/lab8_soc.v" "rst_controller" { Text "E:/ECE385/385-Final/LAB8/lab8_soc/synthesis/lab8_soc.v" 472 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716368439743 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer lab8_soc:nios_system\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"lab8_soc:nios_system\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "lab8_soc/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "E:/ECE385/385-Final/LAB8/lab8_soc/synthesis/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716368439751 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer lab8_soc:nios_system\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"lab8_soc:nios_system\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "lab8_soc/synthesis/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "E:/ECE385/385-Final/LAB8/lab8_soc/synthesis/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716368439757 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller lab8_soc:nios_system\|altera_reset_controller:rst_controller_001 " "Elaborating entity \"altera_reset_controller\" for hierarchy \"lab8_soc:nios_system\|altera_reset_controller:rst_controller_001\"" {  } { { "lab8_soc/synthesis/lab8_soc.v" "rst_controller_001" { Text "E:/ECE385/385-Final/LAB8/lab8_soc/synthesis/lab8_soc.v" 535 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716368439763 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller lab8_soc:nios_system\|altera_reset_controller:rst_controller_002 " "Elaborating entity \"altera_reset_controller\" for hierarchy \"lab8_soc:nios_system\|altera_reset_controller:rst_controller_002\"" {  } { { "lab8_soc/synthesis/lab8_soc.v" "rst_controller_002" { Text "E:/ECE385/385-Final/LAB8/lab8_soc/synthesis/lab8_soc.v" 598 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716368439776 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_clk vga_clk:vga_clk_instance " "Elaborating entity \"vga_clk\" for hierarchy \"vga_clk:vga_clk_instance\"" {  } { { "lab8.sv" "vga_clk_instance" { Text "E:/ECE385/385-Final/LAB8/lab8.sv" 128 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716368439793 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll vga_clk:vga_clk_instance\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"vga_clk:vga_clk_instance\|altpll:altpll_component\"" {  } { { "vga_clk.v" "altpll_component" { Text "E:/ECE385/385-Final/LAB8/vga_clk.v" 90 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716368439926 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vga_clk:vga_clk_instance\|altpll:altpll_component " "Elaborated megafunction instantiation \"vga_clk:vga_clk_instance\|altpll:altpll_component\"" {  } { { "vga_clk.v" "" { Text "E:/ECE385/385-Final/LAB8/vga_clk.v" 90 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716368439938 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vga_clk:vga_clk_instance\|altpll:altpll_component " "Instantiated megafunction \"vga_clk:vga_clk_instance\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716368439938 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 2 " "Parameter \"clk0_divide_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716368439938 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716368439938 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 1 " "Parameter \"clk0_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716368439938 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716368439938 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716368439938 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716368439938 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716368439938 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=vga_clk " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=vga_clk\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716368439938 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716368439938 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716368439938 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716368439938 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716368439938 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716368439938 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716368439938 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716368439938 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716368439938 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716368439938 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716368439938 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716368439938 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716368439938 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716368439938 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_UNUSED " "Parameter \"port_locked\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716368439938 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716368439938 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716368439938 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716368439938 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716368439938 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716368439938 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716368439938 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716368439938 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716368439938 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716368439938 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716368439938 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716368439938 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716368439938 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716368439938 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716368439938 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716368439938 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_UNUSED " "Parameter \"port_clk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716368439938 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716368439938 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716368439938 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716368439938 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716368439938 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716368439938 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716368439938 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716368439938 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716368439938 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716368439938 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716368439938 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716368439938 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716368439938 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716368439938 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716368439938 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716368439938 ""}  } { { "vga_clk.v" "" { Text "E:/ECE385/385-Final/LAB8/vga_clk.v" 90 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1716368439938 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/vga_clk_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/vga_clk_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_clk_altpll " "Found entity 1: vga_clk_altpll" {  } { { "db/vga_clk_altpll.v" "" { Text "E:/ECE385/385-Final/LAB8/db/vga_clk_altpll.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716368439992 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716368439992 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_clk_altpll vga_clk:vga_clk_instance\|altpll:altpll_component\|vga_clk_altpll:auto_generated " "Elaborating entity \"vga_clk_altpll\" for hierarchy \"vga_clk:vga_clk_instance\|altpll:altpll_component\|vga_clk_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716368439994 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGA_controller VGA_controller:vga_controller_instance " "Elaborating entity \"VGA_controller\" for hierarchy \"VGA_controller:vga_controller_instance\"" {  } { { "lab8.sv" "vga_controller_instance" { Text "E:/ECE385/385-Final/LAB8/lab8.sv" 131 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716368440004 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ball ball:ball_instance " "Elaborating entity \"ball\" for hierarchy \"ball:ball_instance\"" {  } { { "lab8.sv" "ball_instance" { Text "E:/ECE385/385-Final/LAB8/lab8.sv" 134 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716368440011 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 ball.sv(164) " "Verilog HDL assignment warning at ball.sv(164): truncated value with size 32 to match size of target (2)" {  } { { "ball.sv" "" { Text "E:/ECE385/385-Final/LAB8/ball.sv" 164 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716368440013 "|lab8|ball:ball_instance"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "random random:random_instance " "Elaborating entity \"random\" for hierarchy \"random:random_instance\"" {  } { { "lab8.sv" "random_instance" { Text "E:/ECE385/385-Final/LAB8/lab8.sv" 135 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716368440023 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "timer timer:timer_instance " "Elaborating entity \"timer\" for hierarchy \"timer:timer_instance\"" {  } { { "lab8.sv" "timer_instance" { Text "E:/ECE385/385-Final/LAB8/lab8.sv" 136 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716368440027 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 27 timer.sv(29) " "Verilog HDL assignment warning at timer.sv(29): truncated value with size 32 to match size of target (27)" {  } { { "timer.sv" "" { Text "E:/ECE385/385-Final/LAB8/timer.sv" 29 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716368440028 "|lab8|timer:timer_instance"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "game_state game_state:game_state_instance " "Elaborating entity \"game_state\" for hierarchy \"game_state:game_state_instance\"" {  } { { "lab8.sv" "game_state_instance" { Text "E:/ECE385/385-Final/LAB8/lab8.sv" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716368440034 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "revolver_state revolver_state:revolver_state_instance " "Elaborating entity \"revolver_state\" for hierarchy \"revolver_state:revolver_state_instance\"" {  } { { "lab8.sv" "revolver_state_instance" { Text "E:/ECE385/385-Final/LAB8/lab8.sv" 138 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716368440038 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "color_mapper color_mapper:color_instance " "Elaborating entity \"color_mapper\" for hierarchy \"color_mapper:color_instance\"" {  } { { "lab8.sv" "color_instance" { Text "E:/ECE385/385-Final/LAB8/lab8.sv" 140 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716368440042 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Red Color_Mapper.sv(74) " "Verilog HDL Always Construct warning at Color_Mapper.sv(74): inferring latch(es) for variable \"Red\", which holds its previous value in one or more paths through the always construct" {  } { { "Color_Mapper.sv" "" { Text "E:/ECE385/385-Final/LAB8/Color_Mapper.sv" 74 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1716368440043 "|lab8|color_mapper:color_instance"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Green Color_Mapper.sv(74) " "Verilog HDL Always Construct warning at Color_Mapper.sv(74): inferring latch(es) for variable \"Green\", which holds its previous value in one or more paths through the always construct" {  } { { "Color_Mapper.sv" "" { Text "E:/ECE385/385-Final/LAB8/Color_Mapper.sv" 74 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1716368440043 "|lab8|color_mapper:color_instance"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Blue Color_Mapper.sv(74) " "Verilog HDL Always Construct warning at Color_Mapper.sv(74): inferring latch(es) for variable \"Blue\", which holds its previous value in one or more paths through the always construct" {  } { { "Color_Mapper.sv" "" { Text "E:/ECE385/385-Final/LAB8/Color_Mapper.sv" 74 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1716368440043 "|lab8|color_mapper:color_instance"}
{ "Error" "EVRFX_SV_NON_COMB_IN_ALWAYS_COMB" "Color_Mapper.sv(74) " "SystemVerilog RTL Coding error at Color_Mapper.sv(74): always_comb construct does not infer purely combinational logic." {  } { { "Color_Mapper.sv" "" { Text "E:/ECE385/385-Final/LAB8/Color_Mapper.sv" 74 0 0 } }  } 0 10166 "SystemVerilog RTL Coding error at %1!s!: always_comb construct does not infer purely combinational logic." 0 0 "Analysis & Synthesis" 0 -1 1716368440043 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Blue\[0\] Color_Mapper.sv(74) " "Inferred latch for \"Blue\[0\]\" at Color_Mapper.sv(74)" {  } { { "Color_Mapper.sv" "" { Text "E:/ECE385/385-Final/LAB8/Color_Mapper.sv" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716368440044 "|lab8|color_mapper:color_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Blue\[1\] Color_Mapper.sv(74) " "Inferred latch for \"Blue\[1\]\" at Color_Mapper.sv(74)" {  } { { "Color_Mapper.sv" "" { Text "E:/ECE385/385-Final/LAB8/Color_Mapper.sv" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716368440044 "|lab8|color_mapper:color_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Blue\[2\] Color_Mapper.sv(74) " "Inferred latch for \"Blue\[2\]\" at Color_Mapper.sv(74)" {  } { { "Color_Mapper.sv" "" { Text "E:/ECE385/385-Final/LAB8/Color_Mapper.sv" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716368440044 "|lab8|color_mapper:color_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Blue\[3\] Color_Mapper.sv(74) " "Inferred latch for \"Blue\[3\]\" at Color_Mapper.sv(74)" {  } { { "Color_Mapper.sv" "" { Text "E:/ECE385/385-Final/LAB8/Color_Mapper.sv" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716368440044 "|lab8|color_mapper:color_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Blue\[4\] Color_Mapper.sv(74) " "Inferred latch for \"Blue\[4\]\" at Color_Mapper.sv(74)" {  } { { "Color_Mapper.sv" "" { Text "E:/ECE385/385-Final/LAB8/Color_Mapper.sv" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716368440044 "|lab8|color_mapper:color_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Blue\[5\] Color_Mapper.sv(74) " "Inferred latch for \"Blue\[5\]\" at Color_Mapper.sv(74)" {  } { { "Color_Mapper.sv" "" { Text "E:/ECE385/385-Final/LAB8/Color_Mapper.sv" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716368440044 "|lab8|color_mapper:color_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Blue\[6\] Color_Mapper.sv(74) " "Inferred latch for \"Blue\[6\]\" at Color_Mapper.sv(74)" {  } { { "Color_Mapper.sv" "" { Text "E:/ECE385/385-Final/LAB8/Color_Mapper.sv" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716368440044 "|lab8|color_mapper:color_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Blue\[7\] Color_Mapper.sv(74) " "Inferred latch for \"Blue\[7\]\" at Color_Mapper.sv(74)" {  } { { "Color_Mapper.sv" "" { Text "E:/ECE385/385-Final/LAB8/Color_Mapper.sv" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716368440044 "|lab8|color_mapper:color_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Green\[0\] Color_Mapper.sv(74) " "Inferred latch for \"Green\[0\]\" at Color_Mapper.sv(74)" {  } { { "Color_Mapper.sv" "" { Text "E:/ECE385/385-Final/LAB8/Color_Mapper.sv" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716368440044 "|lab8|color_mapper:color_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Green\[1\] Color_Mapper.sv(74) " "Inferred latch for \"Green\[1\]\" at Color_Mapper.sv(74)" {  } { { "Color_Mapper.sv" "" { Text "E:/ECE385/385-Final/LAB8/Color_Mapper.sv" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716368440044 "|lab8|color_mapper:color_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Green\[2\] Color_Mapper.sv(74) " "Inferred latch for \"Green\[2\]\" at Color_Mapper.sv(74)" {  } { { "Color_Mapper.sv" "" { Text "E:/ECE385/385-Final/LAB8/Color_Mapper.sv" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716368440044 "|lab8|color_mapper:color_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Green\[3\] Color_Mapper.sv(74) " "Inferred latch for \"Green\[3\]\" at Color_Mapper.sv(74)" {  } { { "Color_Mapper.sv" "" { Text "E:/ECE385/385-Final/LAB8/Color_Mapper.sv" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716368440044 "|lab8|color_mapper:color_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Green\[4\] Color_Mapper.sv(74) " "Inferred latch for \"Green\[4\]\" at Color_Mapper.sv(74)" {  } { { "Color_Mapper.sv" "" { Text "E:/ECE385/385-Final/LAB8/Color_Mapper.sv" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716368440044 "|lab8|color_mapper:color_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Green\[5\] Color_Mapper.sv(74) " "Inferred latch for \"Green\[5\]\" at Color_Mapper.sv(74)" {  } { { "Color_Mapper.sv" "" { Text "E:/ECE385/385-Final/LAB8/Color_Mapper.sv" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716368440044 "|lab8|color_mapper:color_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Green\[6\] Color_Mapper.sv(74) " "Inferred latch for \"Green\[6\]\" at Color_Mapper.sv(74)" {  } { { "Color_Mapper.sv" "" { Text "E:/ECE385/385-Final/LAB8/Color_Mapper.sv" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716368440044 "|lab8|color_mapper:color_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Green\[7\] Color_Mapper.sv(74) " "Inferred latch for \"Green\[7\]\" at Color_Mapper.sv(74)" {  } { { "Color_Mapper.sv" "" { Text "E:/ECE385/385-Final/LAB8/Color_Mapper.sv" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716368440044 "|lab8|color_mapper:color_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Red\[0\] Color_Mapper.sv(74) " "Inferred latch for \"Red\[0\]\" at Color_Mapper.sv(74)" {  } { { "Color_Mapper.sv" "" { Text "E:/ECE385/385-Final/LAB8/Color_Mapper.sv" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716368440045 "|lab8|color_mapper:color_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Red\[1\] Color_Mapper.sv(74) " "Inferred latch for \"Red\[1\]\" at Color_Mapper.sv(74)" {  } { { "Color_Mapper.sv" "" { Text "E:/ECE385/385-Final/LAB8/Color_Mapper.sv" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716368440045 "|lab8|color_mapper:color_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Red\[2\] Color_Mapper.sv(74) " "Inferred latch for \"Red\[2\]\" at Color_Mapper.sv(74)" {  } { { "Color_Mapper.sv" "" { Text "E:/ECE385/385-Final/LAB8/Color_Mapper.sv" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716368440045 "|lab8|color_mapper:color_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Red\[3\] Color_Mapper.sv(74) " "Inferred latch for \"Red\[3\]\" at Color_Mapper.sv(74)" {  } { { "Color_Mapper.sv" "" { Text "E:/ECE385/385-Final/LAB8/Color_Mapper.sv" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716368440045 "|lab8|color_mapper:color_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Red\[4\] Color_Mapper.sv(74) " "Inferred latch for \"Red\[4\]\" at Color_Mapper.sv(74)" {  } { { "Color_Mapper.sv" "" { Text "E:/ECE385/385-Final/LAB8/Color_Mapper.sv" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716368440045 "|lab8|color_mapper:color_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Red\[5\] Color_Mapper.sv(74) " "Inferred latch for \"Red\[5\]\" at Color_Mapper.sv(74)" {  } { { "Color_Mapper.sv" "" { Text "E:/ECE385/385-Final/LAB8/Color_Mapper.sv" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716368440045 "|lab8|color_mapper:color_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Red\[6\] Color_Mapper.sv(74) " "Inferred latch for \"Red\[6\]\" at Color_Mapper.sv(74)" {  } { { "Color_Mapper.sv" "" { Text "E:/ECE385/385-Final/LAB8/Color_Mapper.sv" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716368440045 "|lab8|color_mapper:color_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Red\[7\] Color_Mapper.sv(74) " "Inferred latch for \"Red\[7\]\" at Color_Mapper.sv(74)" {  } { { "Color_Mapper.sv" "" { Text "E:/ECE385/385-Final/LAB8/Color_Mapper.sv" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716368440045 "|lab8|color_mapper:color_instance"}
{ "Error" "ESGN_USER_HIER_ELABORATION_FAILURE" "color_mapper:color_instance " "Can't elaborate user hierarchy \"color_mapper:color_instance\"" {  } { { "lab8.sv" "color_instance" { Text "E:/ECE385/385-Final/LAB8/lab8.sv" 140 0 0 } }  } 0 12152 "Can't elaborate user hierarchy \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716368440046 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "E:/ECE385/385-Final/LAB8/lab8.map.smsg " "Generated suppressed messages file E:/ECE385/385-Final/LAB8/lab8.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716368440420 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 14 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 14 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4910 " "Peak virtual memory: 4910 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1716368442243 ""} { "Error" "EQEXE_END_BANNER_TIME" "Wed May 22 17:00:42 2024 " "Processing ended: Wed May 22 17:00:42 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1716368442243 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:18 " "Elapsed time: 00:00:18" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1716368442243 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:30 " "Total CPU time (on all processors): 00:00:30" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1716368442243 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1716368442243 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 4 s 14 s " "Quartus Prime Full Compilation was unsuccessful. 4 errors, 14 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1716368442849 ""}
