

================================================================
== Vitis HLS Report for 'ClefiaKeySet256_Pipeline_VITIS_LOOP_123_14'
================================================================
* Date:           Tue Dec  6 19:10:50 2022

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:48:16 MDT 2022)
* Project:        CLEFIA_ip
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.566 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       19|       19|  0.190 us|  0.190 us|   19|   19|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_123_1  |       17|       17|         3|          1|          1|    16|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     68|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        1|    -|       0|      0|    -|
|Multiplexer      |        -|    -|       -|     36|    -|
|Register         |        -|    -|      28|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        1|    0|      28|    104|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |       ~0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    +----------+---------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |  Memory  |                             Module                            | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +----------+---------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |con256_U  |ClefiaKeySet256_Pipeline_VITIS_LOOP_123_16_con256_ROM_AUTO_1R  |        1|  0|   0|    0|   368|    8|     1|         2944|
    +----------+---------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total     |                                                               |        1|  0|   0|    0|   368|    8|     1|         2944|
    +----------+---------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+----+---+----+------------+------------+
    |     Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+----+---+----+------------+------------+
    |add_ln121_2_fu_148_p2  |         +|   0|  0|  15|           8|           8|
    |add_ln121_fu_119_p2    |         +|   0|  0|  14|           9|           9|
    |add_ln124_fu_109_p2    |         +|   0|  0|  13|           5|           1|
    |icmp_ln123_fu_103_p2   |      icmp|   0|  0|  10|           5|           6|
    |ap_enable_pp0          |       xor|   0|  0|   2|           1|           2|
    |rk_d0                  |       xor|   0|  0|   8|           8|           8|
    |xor_ln121_fu_135_p2    |       xor|   0|  0|   6|           5|           6|
    +-----------------------+----------+----+---+----+------------+------------+
    |Total                  |          |   0|  0|  68|          41|          40|
    +-----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +------------------------------+----+-----------+-----+-----------+
    |             Name             | LUT| Input Size| Bits| Total Bits|
    +------------------------------+----+-----------+-----+-----------+
    |ap_done_int                   |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1       |   9|          2|    1|          2|
    |ap_sig_allocacmp_idx_i6_load  |   9|          2|    5|         10|
    |idx_i6_fu_40                  |   9|          2|    5|         10|
    +------------------------------+----+-----------+-----+-----------+
    |Total                         |  36|          8|   12|         24|
    +------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------+---+----+-----+-----------+
    |                Name               | FF| LUT| Bits| Const Bits|
    +-----------------------------------+---+----+-----+-----------+
    |ap_CS_fsm                          |  1|   0|    1|          0|
    |ap_done_reg                        |  1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1            |  1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2            |  1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg   |  1|   0|    1|          0|
    |con256_load_reg_196                |  8|   0|    8|          0|
    |idx_i6_fu_40                       |  5|   0|    5|          0|
    |idx_i6_load_reg_176                |  5|   0|    5|          0|
    |idx_i6_load_reg_176_pp0_iter1_reg  |  5|   0|    5|          0|
    +-----------------------------------+---+----+-----+-----------+
    |Total                              | 28|   0|   28|          0|
    +-----------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------+-----+-----+------------+--------------------------------------------+--------------+
|  RTL Ports  | Dir | Bits|  Protocol  |                Source Object               |    C Type    |
+-------------+-----+-----+------------+--------------------------------------------+--------------+
|ap_clk       |   in|    1|  ap_ctrl_hs|  ClefiaKeySet256_Pipeline_VITIS_LOOP_123_14|  return value|
|ap_rst       |   in|    1|  ap_ctrl_hs|  ClefiaKeySet256_Pipeline_VITIS_LOOP_123_14|  return value|
|ap_start     |   in|    1|  ap_ctrl_hs|  ClefiaKeySet256_Pipeline_VITIS_LOOP_123_14|  return value|
|ap_done      |  out|    1|  ap_ctrl_hs|  ClefiaKeySet256_Pipeline_VITIS_LOOP_123_14|  return value|
|ap_idle      |  out|    1|  ap_ctrl_hs|  ClefiaKeySet256_Pipeline_VITIS_LOOP_123_14|  return value|
|ap_ready     |  out|    1|  ap_ctrl_hs|  ClefiaKeySet256_Pipeline_VITIS_LOOP_123_14|  return value|
|add_ln381    |   in|    9|     ap_none|                                   add_ln381|        scalar|
|lk_address0  |  out|    5|   ap_memory|                                          lk|         array|
|lk_ce0       |  out|    1|   ap_memory|                                          lk|         array|
|lk_q0        |   in|    8|   ap_memory|                                          lk|         array|
|or_ln364     |   in|    8|     ap_none|                                    or_ln364|        scalar|
|rk_address0  |  out|    8|   ap_memory|                                          rk|         array|
|rk_ce0       |  out|    1|   ap_memory|                                          rk|         array|
|rk_we0       |  out|    1|   ap_memory|                                          rk|         array|
|rk_d0        |  out|    8|   ap_memory|                                          rk|         array|
+-------------+-----+-----+------------+--------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 5.07>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%idx_i6 = alloca i32 1"   --->   Operation 6 'alloca' 'idx_i6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%or_ln364_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %or_ln364"   --->   Operation 7 'read' 'or_ln364_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%add_ln381_read = read i9 @_ssdm_op_Read.ap_auto.i9, i9 %add_ln381"   --->   Operation 8 'read' 'add_ln381_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (1.58ns)   --->   "%store_ln0 = store i5 0, i5 %idx_i6"   --->   Operation 9 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%br_ln0 = br void %while.body.i8"   --->   Operation 10 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%idx_i6_load = load i5 %idx_i6" [clefia.c:124->clefia.c:375]   --->   Operation 11 'load' 'idx_i6_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 12 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 16, i64 16, i64 16"   --->   Operation 13 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (1.36ns)   --->   "%icmp_ln123 = icmp_eq  i5 %idx_i6_load, i5 16" [clefia.c:123->clefia.c:375]   --->   Operation 14 'icmp' 'icmp_ln123' <Predicate = true> <Delay = 1.36> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 15 [1/1] (1.78ns)   --->   "%add_ln124 = add i5 %idx_i6_load, i5 1" [clefia.c:124->clefia.c:375]   --->   Operation 15 'add' 'add_ln124' <Predicate = true> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%br_ln123 = br i1 %icmp_ln123, void %while.body.split.i18, void %ByteXor.116.exit.exitStub" [clefia.c:123->clefia.c:375]   --->   Operation 16 'br' 'br_ln123' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%zext_ln121_10 = zext i5 %idx_i6_load" [clefia.c:121->clefia.c:375]   --->   Operation 17 'zext' 'zext_ln121_10' <Predicate = (!icmp_ln123)> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (1.82ns)   --->   "%add_ln121 = add i9 %add_ln381_read, i9 %zext_ln121_10" [clefia.c:121->clefia.c:375]   --->   Operation 18 'add' 'add_ln121' <Predicate = (!icmp_ln123)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%zext_ln121_11 = zext i9 %add_ln121" [clefia.c:121->clefia.c:375]   --->   Operation 19 'zext' 'zext_ln121_11' <Predicate = (!icmp_ln123)> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%con256_addr = getelementptr i8 %con256, i64 0, i64 %zext_ln121_11" [clefia.c:121->clefia.c:375]   --->   Operation 20 'getelementptr' 'con256_addr' <Predicate = (!icmp_ln123)> <Delay = 0.00>
ST_1 : Operation 21 [2/2] (3.25ns)   --->   "%con256_load = load i9 %con256_addr" [clefia.c:124->clefia.c:375]   --->   Operation 21 'load' 'con256_load' <Predicate = (!icmp_ln123)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 368> <ROM>
ST_1 : Operation 22 [1/1] (1.58ns)   --->   "%store_ln123 = store i5 %add_ln124, i5 %idx_i6" [clefia.c:123->clefia.c:375]   --->   Operation 22 'store' 'store_ln123' <Predicate = (!icmp_ln123)> <Delay = 1.58>

State 2 <SV = 1> <Delay = 3.25>
ST_2 : Operation 23 [1/1] (0.78ns)   --->   "%xor_ln121 = xor i5 %idx_i6_load, i5 16" [clefia.c:121->clefia.c:375]   --->   Operation 23 'xor' 'xor_ln121' <Predicate = true> <Delay = 0.78> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%zext_ln121_12 = zext i5 %xor_ln121" [clefia.c:121->clefia.c:375]   --->   Operation 24 'zext' 'zext_ln121_12' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%lk_addr = getelementptr i8 %lk, i64 0, i64 %zext_ln121_12" [clefia.c:121->clefia.c:375]   --->   Operation 25 'getelementptr' 'lk_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [2/2] (2.32ns)   --->   "%lk_load = load i5 %lk_addr" [clefia.c:124->clefia.c:375]   --->   Operation 26 'load' 'lk_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_2 : Operation 27 [1/2] (3.25ns)   --->   "%con256_load = load i9 %con256_addr" [clefia.c:124->clefia.c:375]   --->   Operation 27 'load' 'con256_load' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 368> <ROM>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 37 'ret' 'ret_ln0' <Predicate = (icmp_ln123)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 6.56>
ST_3 : Operation 28 [1/1] (0.00ns)   --->   "%specloopname_ln121 = specloopname void @_ssdm_op_SpecLoopName, void @empty_8" [clefia.c:121->clefia.c:375]   --->   Operation 28 'specloopname' 'specloopname_ln121' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 29 [1/1] (0.00ns)   --->   "%zext_ln121 = zext i5 %idx_i6_load" [clefia.c:121->clefia.c:375]   --->   Operation 29 'zext' 'zext_ln121' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 30 [1/1] (1.91ns)   --->   "%add_ln121_2 = add i8 %or_ln364_read, i8 %zext_ln121" [clefia.c:121->clefia.c:375]   --->   Operation 30 'add' 'add_ln121_2' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 31 [1/1] (0.00ns)   --->   "%zext_ln121_13 = zext i8 %add_ln121_2" [clefia.c:121->clefia.c:375]   --->   Operation 31 'zext' 'zext_ln121_13' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "%rk_addr = getelementptr i8 %rk, i64 0, i64 %zext_ln121_13" [clefia.c:121->clefia.c:375]   --->   Operation 32 'getelementptr' 'rk_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 33 [1/2] (2.32ns)   --->   "%lk_load = load i5 %lk_addr" [clefia.c:124->clefia.c:375]   --->   Operation 33 'load' 'lk_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_3 : Operation 34 [1/1] (0.99ns)   --->   "%xor_ln124 = xor i8 %con256_load, i8 %lk_load" [clefia.c:124->clefia.c:375]   --->   Operation 34 'xor' 'xor_ln124' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 35 [1/1] (3.25ns)   --->   "%store_ln124 = store i8 %xor_ln124, i8 %rk_addr" [clefia.c:124->clefia.c:375]   --->   Operation 35 'store' 'store_ln124' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 224> <RAM>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "%br_ln123 = br void %while.body.i8" [clefia.c:123->clefia.c:375]   --->   Operation 36 'br' 'br_ln123' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ add_ln381]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ lk]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ or_ln364]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ rk]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ con256]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
idx_i6             (alloca           ) [ 0100]
or_ln364_read      (read             ) [ 0111]
add_ln381_read     (read             ) [ 0000]
store_ln0          (store            ) [ 0000]
br_ln0             (br               ) [ 0000]
idx_i6_load        (load             ) [ 0111]
specpipeline_ln0   (specpipeline     ) [ 0000]
empty              (speclooptripcount) [ 0000]
icmp_ln123         (icmp             ) [ 0110]
add_ln124          (add              ) [ 0000]
br_ln123           (br               ) [ 0000]
zext_ln121_10      (zext             ) [ 0000]
add_ln121          (add              ) [ 0000]
zext_ln121_11      (zext             ) [ 0000]
con256_addr        (getelementptr    ) [ 0110]
store_ln123        (store            ) [ 0000]
xor_ln121          (xor              ) [ 0000]
zext_ln121_12      (zext             ) [ 0000]
lk_addr            (getelementptr    ) [ 0101]
con256_load        (load             ) [ 0101]
specloopname_ln121 (specloopname     ) [ 0000]
zext_ln121         (zext             ) [ 0000]
add_ln121_2        (add              ) [ 0000]
zext_ln121_13      (zext             ) [ 0000]
rk_addr            (getelementptr    ) [ 0000]
lk_load            (load             ) [ 0000]
xor_ln124          (xor              ) [ 0000]
store_ln124        (store            ) [ 0000]
br_ln123           (br               ) [ 0000]
ret_ln0            (ret              ) [ 0000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="add_ln381">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="add_ln381"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="lk">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="lk"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="or_ln364">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="or_ln364"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="rk">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="rk"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="con256">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="con256"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i8"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i9"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_8"/></StgValue>
</bind>
</comp>

<comp id="40" class="1004" name="idx_i6_fu_40">
<pin_list>
<pin id="41" dir="0" index="0" bw="1" slack="0"/>
<pin id="42" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="idx_i6/1 "/>
</bind>
</comp>

<comp id="44" class="1004" name="or_ln364_read_read_fu_44">
<pin_list>
<pin id="45" dir="0" index="0" bw="8" slack="0"/>
<pin id="46" dir="0" index="1" bw="8" slack="0"/>
<pin id="47" dir="1" index="2" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="or_ln364_read/1 "/>
</bind>
</comp>

<comp id="50" class="1004" name="add_ln381_read_read_fu_50">
<pin_list>
<pin id="51" dir="0" index="0" bw="9" slack="0"/>
<pin id="52" dir="0" index="1" bw="9" slack="0"/>
<pin id="53" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="add_ln381_read/1 "/>
</bind>
</comp>

<comp id="56" class="1004" name="con256_addr_gep_fu_56">
<pin_list>
<pin id="57" dir="0" index="0" bw="8" slack="0"/>
<pin id="58" dir="0" index="1" bw="1" slack="0"/>
<pin id="59" dir="0" index="2" bw="9" slack="0"/>
<pin id="60" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="con256_addr/1 "/>
</bind>
</comp>

<comp id="63" class="1004" name="grp_access_fu_63">
<pin_list>
<pin id="64" dir="0" index="0" bw="9" slack="0"/>
<pin id="65" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="66" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="67" dir="1" index="3" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="con256_load/1 "/>
</bind>
</comp>

<comp id="69" class="1004" name="lk_addr_gep_fu_69">
<pin_list>
<pin id="70" dir="0" index="0" bw="8" slack="0"/>
<pin id="71" dir="0" index="1" bw="1" slack="0"/>
<pin id="72" dir="0" index="2" bw="5" slack="0"/>
<pin id="73" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="lk_addr/2 "/>
</bind>
</comp>

<comp id="76" class="1004" name="grp_access_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="5" slack="0"/>
<pin id="78" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="79" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="80" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="lk_load/2 "/>
</bind>
</comp>

<comp id="82" class="1004" name="rk_addr_gep_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="8" slack="0"/>
<pin id="84" dir="0" index="1" bw="1" slack="0"/>
<pin id="85" dir="0" index="2" bw="8" slack="0"/>
<pin id="86" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="rk_addr/3 "/>
</bind>
</comp>

<comp id="89" class="1004" name="store_ln124_access_fu_89">
<pin_list>
<pin id="90" dir="0" index="0" bw="8" slack="0"/>
<pin id="91" dir="0" index="1" bw="8" slack="0"/>
<pin id="92" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="93" dir="1" index="3" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln124/3 "/>
</bind>
</comp>

<comp id="95" class="1004" name="store_ln0_store_fu_95">
<pin_list>
<pin id="96" dir="0" index="0" bw="1" slack="0"/>
<pin id="97" dir="0" index="1" bw="5" slack="0"/>
<pin id="98" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="100" class="1004" name="idx_i6_load_load_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="5" slack="0"/>
<pin id="102" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="idx_i6_load/1 "/>
</bind>
</comp>

<comp id="103" class="1004" name="icmp_ln123_fu_103">
<pin_list>
<pin id="104" dir="0" index="0" bw="5" slack="0"/>
<pin id="105" dir="0" index="1" bw="5" slack="0"/>
<pin id="106" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln123/1 "/>
</bind>
</comp>

<comp id="109" class="1004" name="add_ln124_fu_109">
<pin_list>
<pin id="110" dir="0" index="0" bw="5" slack="0"/>
<pin id="111" dir="0" index="1" bw="1" slack="0"/>
<pin id="112" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln124/1 "/>
</bind>
</comp>

<comp id="115" class="1004" name="zext_ln121_10_fu_115">
<pin_list>
<pin id="116" dir="0" index="0" bw="5" slack="0"/>
<pin id="117" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln121_10/1 "/>
</bind>
</comp>

<comp id="119" class="1004" name="add_ln121_fu_119">
<pin_list>
<pin id="120" dir="0" index="0" bw="9" slack="0"/>
<pin id="121" dir="0" index="1" bw="5" slack="0"/>
<pin id="122" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln121/1 "/>
</bind>
</comp>

<comp id="125" class="1004" name="zext_ln121_11_fu_125">
<pin_list>
<pin id="126" dir="0" index="0" bw="9" slack="0"/>
<pin id="127" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln121_11/1 "/>
</bind>
</comp>

<comp id="130" class="1004" name="store_ln123_store_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="5" slack="0"/>
<pin id="132" dir="0" index="1" bw="5" slack="0"/>
<pin id="133" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln123/1 "/>
</bind>
</comp>

<comp id="135" class="1004" name="xor_ln121_fu_135">
<pin_list>
<pin id="136" dir="0" index="0" bw="5" slack="1"/>
<pin id="137" dir="0" index="1" bw="5" slack="0"/>
<pin id="138" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln121/2 "/>
</bind>
</comp>

<comp id="140" class="1004" name="zext_ln121_12_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="5" slack="0"/>
<pin id="142" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln121_12/2 "/>
</bind>
</comp>

<comp id="145" class="1004" name="zext_ln121_fu_145">
<pin_list>
<pin id="146" dir="0" index="0" bw="5" slack="2"/>
<pin id="147" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln121/3 "/>
</bind>
</comp>

<comp id="148" class="1004" name="add_ln121_2_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="8" slack="2"/>
<pin id="150" dir="0" index="1" bw="5" slack="0"/>
<pin id="151" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln121_2/3 "/>
</bind>
</comp>

<comp id="153" class="1004" name="zext_ln121_13_fu_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="8" slack="0"/>
<pin id="155" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln121_13/3 "/>
</bind>
</comp>

<comp id="158" class="1004" name="xor_ln124_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="8" slack="1"/>
<pin id="160" dir="0" index="1" bw="8" slack="0"/>
<pin id="161" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln124/3 "/>
</bind>
</comp>

<comp id="164" class="1005" name="idx_i6_reg_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="5" slack="0"/>
<pin id="166" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="idx_i6 "/>
</bind>
</comp>

<comp id="171" class="1005" name="or_ln364_read_reg_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="8" slack="2"/>
<pin id="173" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="or_ln364_read "/>
</bind>
</comp>

<comp id="176" class="1005" name="idx_i6_load_reg_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="5" slack="1"/>
<pin id="178" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="idx_i6_load "/>
</bind>
</comp>

<comp id="182" class="1005" name="icmp_ln123_reg_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="1" slack="1"/>
<pin id="184" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln123 "/>
</bind>
</comp>

<comp id="186" class="1005" name="con256_addr_reg_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="9" slack="1"/>
<pin id="188" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="con256_addr "/>
</bind>
</comp>

<comp id="191" class="1005" name="lk_addr_reg_191">
<pin_list>
<pin id="192" dir="0" index="0" bw="5" slack="1"/>
<pin id="193" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="lk_addr "/>
</bind>
</comp>

<comp id="196" class="1005" name="con256_load_reg_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="8" slack="1"/>
<pin id="198" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="con256_load "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="43"><net_src comp="10" pin="0"/><net_sink comp="40" pin=0"/></net>

<net id="48"><net_src comp="12" pin="0"/><net_sink comp="44" pin=0"/></net>

<net id="49"><net_src comp="4" pin="0"/><net_sink comp="44" pin=1"/></net>

<net id="54"><net_src comp="14" pin="0"/><net_sink comp="50" pin=0"/></net>

<net id="55"><net_src comp="0" pin="0"/><net_sink comp="50" pin=1"/></net>

<net id="61"><net_src comp="8" pin="0"/><net_sink comp="56" pin=0"/></net>

<net id="62"><net_src comp="34" pin="0"/><net_sink comp="56" pin=1"/></net>

<net id="68"><net_src comp="56" pin="3"/><net_sink comp="63" pin=0"/></net>

<net id="74"><net_src comp="2" pin="0"/><net_sink comp="69" pin=0"/></net>

<net id="75"><net_src comp="34" pin="0"/><net_sink comp="69" pin=1"/></net>

<net id="81"><net_src comp="69" pin="3"/><net_sink comp="76" pin=0"/></net>

<net id="87"><net_src comp="6" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="88"><net_src comp="34" pin="0"/><net_sink comp="82" pin=1"/></net>

<net id="94"><net_src comp="82" pin="3"/><net_sink comp="89" pin=0"/></net>

<net id="99"><net_src comp="16" pin="0"/><net_sink comp="95" pin=0"/></net>

<net id="107"><net_src comp="100" pin="1"/><net_sink comp="103" pin=0"/></net>

<net id="108"><net_src comp="30" pin="0"/><net_sink comp="103" pin=1"/></net>

<net id="113"><net_src comp="100" pin="1"/><net_sink comp="109" pin=0"/></net>

<net id="114"><net_src comp="32" pin="0"/><net_sink comp="109" pin=1"/></net>

<net id="118"><net_src comp="100" pin="1"/><net_sink comp="115" pin=0"/></net>

<net id="123"><net_src comp="50" pin="2"/><net_sink comp="119" pin=0"/></net>

<net id="124"><net_src comp="115" pin="1"/><net_sink comp="119" pin=1"/></net>

<net id="128"><net_src comp="119" pin="2"/><net_sink comp="125" pin=0"/></net>

<net id="129"><net_src comp="125" pin="1"/><net_sink comp="56" pin=2"/></net>

<net id="134"><net_src comp="109" pin="2"/><net_sink comp="130" pin=0"/></net>

<net id="139"><net_src comp="30" pin="0"/><net_sink comp="135" pin=1"/></net>

<net id="143"><net_src comp="135" pin="2"/><net_sink comp="140" pin=0"/></net>

<net id="144"><net_src comp="140" pin="1"/><net_sink comp="69" pin=2"/></net>

<net id="152"><net_src comp="145" pin="1"/><net_sink comp="148" pin=1"/></net>

<net id="156"><net_src comp="148" pin="2"/><net_sink comp="153" pin=0"/></net>

<net id="157"><net_src comp="153" pin="1"/><net_sink comp="82" pin=2"/></net>

<net id="162"><net_src comp="76" pin="3"/><net_sink comp="158" pin=1"/></net>

<net id="163"><net_src comp="158" pin="2"/><net_sink comp="89" pin=1"/></net>

<net id="167"><net_src comp="40" pin="1"/><net_sink comp="164" pin=0"/></net>

<net id="168"><net_src comp="164" pin="1"/><net_sink comp="95" pin=1"/></net>

<net id="169"><net_src comp="164" pin="1"/><net_sink comp="100" pin=0"/></net>

<net id="170"><net_src comp="164" pin="1"/><net_sink comp="130" pin=1"/></net>

<net id="174"><net_src comp="44" pin="2"/><net_sink comp="171" pin=0"/></net>

<net id="175"><net_src comp="171" pin="1"/><net_sink comp="148" pin=0"/></net>

<net id="179"><net_src comp="100" pin="1"/><net_sink comp="176" pin=0"/></net>

<net id="180"><net_src comp="176" pin="1"/><net_sink comp="135" pin=0"/></net>

<net id="181"><net_src comp="176" pin="1"/><net_sink comp="145" pin=0"/></net>

<net id="185"><net_src comp="103" pin="2"/><net_sink comp="182" pin=0"/></net>

<net id="189"><net_src comp="56" pin="3"/><net_sink comp="186" pin=0"/></net>

<net id="190"><net_src comp="186" pin="1"/><net_sink comp="63" pin=0"/></net>

<net id="194"><net_src comp="69" pin="3"/><net_sink comp="191" pin=0"/></net>

<net id="195"><net_src comp="191" pin="1"/><net_sink comp="76" pin=0"/></net>

<net id="199"><net_src comp="63" pin="3"/><net_sink comp="196" pin=0"/></net>

<net id="200"><net_src comp="196" pin="1"/><net_sink comp="158" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: rk | {3 }
	Port: con256 | {}
 - Input state : 
	Port: ClefiaKeySet256_Pipeline_VITIS_LOOP_123_14 : add_ln381 | {1 }
	Port: ClefiaKeySet256_Pipeline_VITIS_LOOP_123_14 : lk | {2 3 }
	Port: ClefiaKeySet256_Pipeline_VITIS_LOOP_123_14 : or_ln364 | {1 }
	Port: ClefiaKeySet256_Pipeline_VITIS_LOOP_123_14 : rk | {}
	Port: ClefiaKeySet256_Pipeline_VITIS_LOOP_123_14 : con256 | {1 2 }
  - Chain level:
	State 1
		store_ln0 : 1
		idx_i6_load : 1
		icmp_ln123 : 2
		add_ln124 : 2
		br_ln123 : 3
		zext_ln121_10 : 2
		add_ln121 : 3
		zext_ln121_11 : 4
		con256_addr : 5
		con256_load : 6
		store_ln123 : 3
	State 2
		lk_addr : 1
		lk_load : 2
	State 3
		add_ln121_2 : 1
		zext_ln121_13 : 2
		rk_addr : 3
		xor_ln124 : 1
		store_ln124 : 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------|---------|---------|
| Operation|      Functional Unit      |    FF   |   LUT   |
|----------|---------------------------|---------|---------|
|          |      add_ln124_fu_109     |    0    |    13   |
|    add   |      add_ln121_fu_119     |    0    |    14   |
|          |     add_ln121_2_fu_148    |    0    |    15   |
|----------|---------------------------|---------|---------|
|    xor   |      xor_ln121_fu_135     |    0    |    5    |
|          |      xor_ln124_fu_158     |    0    |    8    |
|----------|---------------------------|---------|---------|
|   icmp   |     icmp_ln123_fu_103     |    0    |    9    |
|----------|---------------------------|---------|---------|
|   read   |  or_ln364_read_read_fu_44 |    0    |    0    |
|          | add_ln381_read_read_fu_50 |    0    |    0    |
|----------|---------------------------|---------|---------|
|          |    zext_ln121_10_fu_115   |    0    |    0    |
|          |    zext_ln121_11_fu_125   |    0    |    0    |
|   zext   |    zext_ln121_12_fu_140   |    0    |    0    |
|          |     zext_ln121_fu_145     |    0    |    0    |
|          |    zext_ln121_13_fu_153   |    0    |    0    |
|----------|---------------------------|---------|---------|
|   Total  |                           |    0    |    64   |
|----------|---------------------------|---------|---------|

Memories:
N/A

* Register list:
+---------------------+--------+
|                     |   FF   |
+---------------------+--------+
| con256_addr_reg_186 |    9   |
| con256_load_reg_196 |    8   |
|  icmp_ln123_reg_182 |    1   |
| idx_i6_load_reg_176 |    5   |
|    idx_i6_reg_164   |    5   |
|   lk_addr_reg_191   |    5   |
|or_ln364_read_reg_171|    8   |
+---------------------+--------+
|        Total        |   41   |
+---------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_63 |  p0  |   2  |   9  |   18   ||    9    |
| grp_access_fu_76 |  p0  |   2  |   5  |   10   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   28   ||  3.176  ||    18   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   64   |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    3   |    -   |   18   |
|  Register |    -   |   41   |    -   |
+-----------+--------+--------+--------+
|   Total   |    3   |   41   |   82   |
+-----------+--------+--------+--------+
