// Seed: 408386225
macromodule module_0 (
    input tri0 id_0,
    output wor id_1,
    output wire id_2,
    input wand id_3,
    input supply0 id_4,
    input tri1 id_5,
    input wor id_6,
    input wire id_7
);
  assign id_2 = -1 ? 1 : id_7;
endmodule
module module_1 #(
    parameter id_2 = 32'd13
) (
    output wire id_0,
    input wor id_1,
    input wor _id_2,
    input wire id_3,
    output tri id_4,
    output uwire id_5,
    input supply1 id_6,
    input wor id_7,
    input supply0 id_8
);
  wire id_10;
  assign id_10 = id_10 - -1'b0 == 1;
  logic [id_2 : id_2] id_11 = {id_8, 1};
  module_0 modCall_1 (
      id_6,
      id_5,
      id_4,
      id_8,
      id_8,
      id_7,
      id_6,
      id_1
  );
  assign modCall_1.id_4 = 0;
endmodule
