# Practice System Verilog
I wrote some simple testbenches to practice System Verilog, next goal is to master UVM