Command: vcs -full64 -cpp g++-4.8 -cc gcc-4.8 -LDFLAGS -Wl,--no-as-needed +v2k -sverilog \
-debug_access+r -f filelist.f -ucli -lca -kdb -l com.log -o simv +incdir+rtl/
*** Using c compiler gcc-4.8 instead of cc ...
                         Chronologic VCS (TM)
         Version L-2016.06_Full64 -- Wed May  4 17:15:08 2022
               Copyright (c) 1991-2016 by Synopsys Inc.
                         ALL RIGHTS RESERVED

This program is proprietary and confidential information of Synopsys Inc.
and may be used and disclosed only as authorized in a license agreement
controlling such use and disclosure.


Warning-[LCA_FEATURES_ENABLED] Usage warning
  LCA features enabled by '-lca' argument on the command line.  For more 
  information regarding list of LCA features please refer to Chapter "LCA 
  features" in the VCS/VCS-MX Release Notes

Parsing design file './src/rtl/MCU.v'
Parsing included file './src/rtl/para.vh'.
Back to file './src/rtl/MCU.v'.
Parsing design file './src/rtl/Timer.v'
Parsing design file './src/rtl/IntControl.v'
Parsing design file './src/rtl/IntArbiter.v'
Parsing design file './src/rtl/CPU.v'
Parsing design file './src/rtl/InsDecoder.v'
Parsing design file './src/rtl/ALEGen.v'
Parsing design file './src/rtl/ClkDiv.v'
Parsing design file './src/rtl/Process.v'
Parsing design file './src/rtl/ALU.v'
Parsing design file './src/rtl/Uart.v'
Parsing design file './src/rtl/UartIf.v'
Parsing design file './src/rtl/UartFiFo.v'
Parsing design file './src/rtl/bin2gray.v'
Parsing design file './src/rtl/gray2bin.v'
Parsing design file './src/rtl/fifo_ram.v'
Top Level Modules:
       Mcu
       ALEGen
No TimeScale specified

Warning-[CWUC] Concatenations with unsized constants
./src/rtl/UartIf.v, 70
"1"
  An unsized constant '1' is used in the concatenation. The unsized constant 
  will be used as a 32-bit constant.

Notice: Ports coerced to inout, use -notice for details
Starting vcs inline pass...
Parsing design file './src/rtl/MCU.v'
Parsing included file './src/rtl/para.vh'.
Back to file './src/rtl/MCU.v'.
Parsing design file './src/rtl/Timer.v'
Parsing design file './src/rtl/IntControl.v'
Parsing design file './src/rtl/IntArbiter.v'
Parsing design file './src/rtl/CPU.v'
Parsing design file './src/rtl/InsDecoder.v'
Parsing design file './src/rtl/ALEGen.v'
Parsing design file './src/rtl/ClkDiv.v'
Parsing design file './src/rtl/Process.v'
Parsing design file './src/rtl/ALU.v'
Parsing design file './src/rtl/Uart.v'
Parsing design file './src/rtl/UartIf.v'
Parsing design file './src/rtl/UartFiFo.v'
Parsing design file './src/rtl/bin2gray.v'
Parsing design file './src/rtl/gray2bin.v'
Parsing design file './src/rtl/fifo_ram.v'
Top Level Modules:
       Mcu
       ALEGen
No TimeScale specified
6 unique modules to generate
6 modules and 0 UDP read. 
recompiling package std
recompiling module Mcu
recompiling module Timer
recompiling module ALEGen
recompiling module ClkDiv
recompiling module Process
All of 6 modules done
make[1]: Entering directory '/home/milo/ICCodes/mcu51/csrc'
rm -f _csrc*.so pre_vcsobj_*.so share_vcsobj_*.so
if [ -x ../simv ]; then chmod -x ../simv; fi
g++-4.8  -o ../simv   -Wl,-rpath-link=./ -Wl,-rpath='$ORIGIN'/simv.daidir/ -Wl,-rpath=./simv.daidir/ \
-Wl,-rpath='$ORIGIN'/simv.daidir//scsim.db.dir  -Wl,--no-as-needed -rdynamic   amcQwB.o \
objs/amcQw_d.o   _26653_archive_1.so  SIM_l.o       rmapats_mop.o rmapats.o rmar.o \
rmar_llvm_0_1.o rmar_llvm_0_0.o          /home/milo/Synopsys/vcs/linux64/lib/libzerosoft_rt_stubs.so \
/home/milo/Synopsys/vcs/linux64/lib/libvirsim.so /home/milo/Synopsys/vcs/linux64/lib/liberrorinf.so \
/home/milo/Synopsys/vcs/linux64/lib/libsnpsmalloc.so    /home/milo/Synopsys/vcs/linux64/lib/libvcsnew.so \
/home/milo/Synopsys/vcs/linux64/lib/libsimprofile.so /home/milo/Synopsys/vcs/linux64/lib/libuclinative.so \
-Wl,-whole-archive /home/milo/Synopsys/vcs/linux64/lib/libvcsucli.so -Wl,-no-whole-archive \
_vcs_pli_stub_.o   /home/milo/Synopsys/vcs/linux64/lib/vcs_save_restore_new.o /home/milo/Synopsys/verdi/share/PLI/VCS/LINUX64/pli.a \
-ldl  -lc -lm -lpthread -ldl 
../simv up to date
make[1]: Leaving directory '/home/milo/ICCodes/mcu51/csrc'
CPU time: .477 seconds to compile + .268 seconds to elab + .197 seconds to link
