Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Sat Apr 12 01:40:30 2025
| Host         : DESKTOP-JJ1DEVM running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file pcileech_enigma_x1_top_timing_summary_routed.rpt -pb pcileech_enigma_x1_top_timing_summary_routed.pb -rpx pcileech_enigma_x1_top_timing_summary_routed.rpx -warn_on_violation
| Design       : pcileech_enigma_x1_top
| Device       : 7a75t-fgg484
| Speed File   : -2  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                    Violations  
---------  ----------------  -----------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell    1000        
LUTAR-1    Warning           LUT drives async reset alert   5           
TIMING-9   Warning           Unknown CDC Logic              1           
TIMING-18  Warning           Missing input or output delay  6           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (5663)
2. checking constant_clock (0)
3. checking pulse_width_clock (2)
4. checking unconstrained_internal_endpoints (17973)
5. checking no_input_delay (3)
6. checking no_output_delay (3)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (5663)
---------------------------
 There are 5663 register/latch pins with no clock driven by root clock pin: i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (2)
---------------------------------
 There are 2 register/latch pins which need pulse_width check. (LOW)


4. checking unconstrained_internal_endpoints (17973)
----------------------------------------------------
 There are 17973 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (3)
------------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (3)
-------------------------------
 There are 3 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.265        0.000                      0                56042        0.061        0.000                      0                55914        3.870        0.000                       0                  9603  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock           Waveform(ns)       Period(ns)      Frequency(MHz)
-----           ------------       ----------      --------------
net_clk         {0.000 5.000}      10.000          100.000         
net_ft601_clk   {0.000 5.000}      10.000          100.000         
pcie_sys_clk_p  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
net_clk               0.835        0.000                      0                 9039        0.063        0.000                      0                 9039        3.870        0.000                       0                  2805  
net_ft601_clk         0.265        0.000                      0                46420        0.061        0.000                      0                46420        3.870        0.000                       0                  6760  
pcie_sys_clk_p        7.918        0.000                      0                   33        0.215        0.000                      0                   33        4.146        0.000                       0                    38  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock     To Clock           WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------     --------           -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
               net_clk            998.645        0.000                      0                   48                                                                        
net_ft601_clk  net_clk              8.804        0.000                      0                   16                                                                        
net_clk        net_ft601_clk        8.838        0.000                      0                   16                                                                        


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  net_clk            net_clk                  6.205        0.000                      0                  363        0.270        0.000                      0                  363  
**async_default**  net_ft601_clk      net_ft601_clk            7.755        0.000                      0                   59        0.456        0.000                      0                   59  
**default**        net_clk                                     8.924        0.000                      0                   48                                                                        


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group     From Clock     To Clock     
----------     ----------     --------     
(none)                                       
(none)         net_clk                       
(none)                        net_clk        
(none)         net_clk        net_clk        
(none)         net_ft601_clk  net_clk        
(none)                        net_ft601_clk  
(none)         net_clk        net_ft601_clk  
(none)         net_ft601_clk  net_ft601_clk  


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group      From Clock      To Clock      
----------      ----------      --------      
(none)                                          
(none)          net_ft601_clk                   
(none)          pcie_sys_clk_p                  
(none)                          net_clk         
(none)                          net_ft601_clk   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  net_clk
  To Clock:  net_clk

Setup :            0  Failing Endpoints,  Worst Slack        0.835ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.063ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.870ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.835ns  (required time - arrival time)
  Source:                 i_pcileech_com/tickcount64_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMD64E clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             net_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (net_clk rise@10.000ns - net_clk rise@0.000ns)
  Data Path Delay:        8.476ns  (logic 2.087ns (24.621%)  route 6.389ns (75.379%))
  Logic Levels:           13  (CARRY4=8 LUT2=1 LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.453ns = ( 14.453 - 10.000 ) 
    Source Clock Delay      (SCD):    4.741ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock net_clk rise edge)    0.000     0.000 r  
    J19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    J19                  IBUF (Prop_ibuf_I_O)         1.416     1.416 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.124    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081     3.205 r  clk_IBUF_BUFG_inst/O
                         net (fo=2805, routed)        1.535     4.741    i_pcileech_com/drp_clk
    SLICE_X12Y154        FDRE                                         r  i_pcileech_com/tickcount64_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y154        FDRE (Prop_fdre_C_Q)         0.433     5.174 r  i_pcileech_com/tickcount64_reg[0]/Q
                         net (fo=5, routed)           0.719     5.893    i_pcileech_com/tickcount64_reg_n_0_[0]
    SLICE_X13Y157        LUT2 (Prop_lut2_I0_O)        0.105     5.998 r  i_pcileech_com/initial_rx_valid0_carry_i_7/O
                         net (fo=1, routed)           0.000     5.998    i_pcileech_com/initial_rx_valid0_carry_i_7_n_0
    SLICE_X13Y157        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     6.438 r  i_pcileech_com/initial_rx_valid0_carry/CO[3]
                         net (fo=1, routed)           0.000     6.438    i_pcileech_com/initial_rx_valid0_carry_n_0
    SLICE_X13Y158        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.536 r  i_pcileech_com/initial_rx_valid0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.536    i_pcileech_com/initial_rx_valid0_carry__0_n_0
    SLICE_X13Y159        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.634 r  i_pcileech_com/initial_rx_valid0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.634    i_pcileech_com/initial_rx_valid0_carry__1_n_0
    SLICE_X13Y160        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.732 r  i_pcileech_com/initial_rx_valid0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     6.732    i_pcileech_com/initial_rx_valid0_carry__2_n_0
    SLICE_X13Y161        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.830 r  i_pcileech_com/initial_rx_valid0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     6.830    i_pcileech_com/initial_rx_valid0_carry__3_n_0
    SLICE_X13Y162        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.928 r  i_pcileech_com/initial_rx_valid0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     6.928    i_pcileech_com/initial_rx_valid0_carry__4_n_0
    SLICE_X13Y163        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.026 r  i_pcileech_com/initial_rx_valid0_carry__5/CO[3]
                         net (fo=1, routed)           0.000     7.026    i_pcileech_com/initial_rx_valid0_carry__5_n_0
    SLICE_X13Y164        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.124 r  i_pcileech_com/initial_rx_valid0_carry__6/CO[3]
                         net (fo=65, routed)          1.481     8.604    i_pcileech_com/initial_rx_valid0
    SLICE_X6Y153         LUT5 (Prop_lut5_I2_O)        0.105     8.709 r  i_pcileech_com/i_fifo_cmd_rx_i_65/O
                         net (fo=1, routed)           0.682     9.392    i_pcileech_com/dfifo\\.tx_data[0]
    SLICE_X7Y153         LUT6 (Prop_lut6_I3_O)        0.105     9.497 r  i_pcileech_com/i_fifo_cmd_rx_i_69/O
                         net (fo=4, routed)           1.219    10.715    i_pcileech_com/i_fifo_cmd_rx_i_69_n_0
    SLICE_X24Y166        LUT6 (Prop_lut6_I2_O)        0.105    10.820 r  i_pcileech_com/i_fifo_pcie_cfg_tx_i_2/O
                         net (fo=4, routed)           1.392    12.213    <hidden>
    SLICE_X55Y189        LUT3 (Prop_lut3_I1_O)        0.108    12.321 r  <hidden>
                         net (fo=70, routed)          0.896    13.217    <hidden>
    SLICE_X42Y190        RAMD64E                                      r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock net_clk rise edge)   10.000    10.000 r  
    J19                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    J19                  IBUF (Prop_ibuf_I_O)         1.350    11.350 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.620    12.970    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    13.047 r  clk_IBUF_BUFG_inst/O
                         net (fo=2805, routed)        1.406    14.453    <hidden>
    SLICE_X42Y190        RAMD64E                                      r  <hidden>
                         clock pessimism              0.232    14.685    
                         clock uncertainty           -0.035    14.649    
    SLICE_X42Y190        RAMD64E (Setup_ramd64e_CLK_WE)
                                                     -0.597    14.052    <hidden>
  -------------------------------------------------------------------
                         required time                         14.052    
                         arrival time                         -13.217    
  -------------------------------------------------------------------
                         slack                                  0.835    

Slack (MET) :             0.835ns  (required time - arrival time)
  Source:                 i_pcileech_com/tickcount64_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMD64E clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             net_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (net_clk rise@10.000ns - net_clk rise@0.000ns)
  Data Path Delay:        8.476ns  (logic 2.087ns (24.621%)  route 6.389ns (75.379%))
  Logic Levels:           13  (CARRY4=8 LUT2=1 LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.453ns = ( 14.453 - 10.000 ) 
    Source Clock Delay      (SCD):    4.741ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock net_clk rise edge)    0.000     0.000 r  
    J19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    J19                  IBUF (Prop_ibuf_I_O)         1.416     1.416 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.124    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081     3.205 r  clk_IBUF_BUFG_inst/O
                         net (fo=2805, routed)        1.535     4.741    i_pcileech_com/drp_clk
    SLICE_X12Y154        FDRE                                         r  i_pcileech_com/tickcount64_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y154        FDRE (Prop_fdre_C_Q)         0.433     5.174 r  i_pcileech_com/tickcount64_reg[0]/Q
                         net (fo=5, routed)           0.719     5.893    i_pcileech_com/tickcount64_reg_n_0_[0]
    SLICE_X13Y157        LUT2 (Prop_lut2_I0_O)        0.105     5.998 r  i_pcileech_com/initial_rx_valid0_carry_i_7/O
                         net (fo=1, routed)           0.000     5.998    i_pcileech_com/initial_rx_valid0_carry_i_7_n_0
    SLICE_X13Y157        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     6.438 r  i_pcileech_com/initial_rx_valid0_carry/CO[3]
                         net (fo=1, routed)           0.000     6.438    i_pcileech_com/initial_rx_valid0_carry_n_0
    SLICE_X13Y158        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.536 r  i_pcileech_com/initial_rx_valid0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.536    i_pcileech_com/initial_rx_valid0_carry__0_n_0
    SLICE_X13Y159        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.634 r  i_pcileech_com/initial_rx_valid0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.634    i_pcileech_com/initial_rx_valid0_carry__1_n_0
    SLICE_X13Y160        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.732 r  i_pcileech_com/initial_rx_valid0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     6.732    i_pcileech_com/initial_rx_valid0_carry__2_n_0
    SLICE_X13Y161        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.830 r  i_pcileech_com/initial_rx_valid0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     6.830    i_pcileech_com/initial_rx_valid0_carry__3_n_0
    SLICE_X13Y162        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.928 r  i_pcileech_com/initial_rx_valid0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     6.928    i_pcileech_com/initial_rx_valid0_carry__4_n_0
    SLICE_X13Y163        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.026 r  i_pcileech_com/initial_rx_valid0_carry__5/CO[3]
                         net (fo=1, routed)           0.000     7.026    i_pcileech_com/initial_rx_valid0_carry__5_n_0
    SLICE_X13Y164        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.124 r  i_pcileech_com/initial_rx_valid0_carry__6/CO[3]
                         net (fo=65, routed)          1.481     8.604    i_pcileech_com/initial_rx_valid0
    SLICE_X6Y153         LUT5 (Prop_lut5_I2_O)        0.105     8.709 r  i_pcileech_com/i_fifo_cmd_rx_i_65/O
                         net (fo=1, routed)           0.682     9.392    i_pcileech_com/dfifo\\.tx_data[0]
    SLICE_X7Y153         LUT6 (Prop_lut6_I3_O)        0.105     9.497 r  i_pcileech_com/i_fifo_cmd_rx_i_69/O
                         net (fo=4, routed)           1.219    10.715    i_pcileech_com/i_fifo_cmd_rx_i_69_n_0
    SLICE_X24Y166        LUT6 (Prop_lut6_I2_O)        0.105    10.820 r  i_pcileech_com/i_fifo_pcie_cfg_tx_i_2/O
                         net (fo=4, routed)           1.392    12.213    <hidden>
    SLICE_X55Y189        LUT3 (Prop_lut3_I1_O)        0.108    12.321 r  <hidden>
                         net (fo=70, routed)          0.896    13.217    <hidden>
    SLICE_X42Y190        RAMD64E                                      r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock net_clk rise edge)   10.000    10.000 r  
    J19                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    J19                  IBUF (Prop_ibuf_I_O)         1.350    11.350 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.620    12.970    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    13.047 r  clk_IBUF_BUFG_inst/O
                         net (fo=2805, routed)        1.406    14.453    <hidden>
    SLICE_X42Y190        RAMD64E                                      r  <hidden>
                         clock pessimism              0.232    14.685    
                         clock uncertainty           -0.035    14.649    
    SLICE_X42Y190        RAMD64E (Setup_ramd64e_CLK_WE)
                                                     -0.597    14.052    <hidden>
  -------------------------------------------------------------------
                         required time                         14.052    
                         arrival time                         -13.217    
  -------------------------------------------------------------------
                         slack                                  0.835    

Slack (MET) :             0.835ns  (required time - arrival time)
  Source:                 i_pcileech_com/tickcount64_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMD64E clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             net_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (net_clk rise@10.000ns - net_clk rise@0.000ns)
  Data Path Delay:        8.476ns  (logic 2.087ns (24.621%)  route 6.389ns (75.379%))
  Logic Levels:           13  (CARRY4=8 LUT2=1 LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.453ns = ( 14.453 - 10.000 ) 
    Source Clock Delay      (SCD):    4.741ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock net_clk rise edge)    0.000     0.000 r  
    J19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    J19                  IBUF (Prop_ibuf_I_O)         1.416     1.416 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.124    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081     3.205 r  clk_IBUF_BUFG_inst/O
                         net (fo=2805, routed)        1.535     4.741    i_pcileech_com/drp_clk
    SLICE_X12Y154        FDRE                                         r  i_pcileech_com/tickcount64_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y154        FDRE (Prop_fdre_C_Q)         0.433     5.174 r  i_pcileech_com/tickcount64_reg[0]/Q
                         net (fo=5, routed)           0.719     5.893    i_pcileech_com/tickcount64_reg_n_0_[0]
    SLICE_X13Y157        LUT2 (Prop_lut2_I0_O)        0.105     5.998 r  i_pcileech_com/initial_rx_valid0_carry_i_7/O
                         net (fo=1, routed)           0.000     5.998    i_pcileech_com/initial_rx_valid0_carry_i_7_n_0
    SLICE_X13Y157        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     6.438 r  i_pcileech_com/initial_rx_valid0_carry/CO[3]
                         net (fo=1, routed)           0.000     6.438    i_pcileech_com/initial_rx_valid0_carry_n_0
    SLICE_X13Y158        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.536 r  i_pcileech_com/initial_rx_valid0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.536    i_pcileech_com/initial_rx_valid0_carry__0_n_0
    SLICE_X13Y159        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.634 r  i_pcileech_com/initial_rx_valid0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.634    i_pcileech_com/initial_rx_valid0_carry__1_n_0
    SLICE_X13Y160        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.732 r  i_pcileech_com/initial_rx_valid0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     6.732    i_pcileech_com/initial_rx_valid0_carry__2_n_0
    SLICE_X13Y161        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.830 r  i_pcileech_com/initial_rx_valid0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     6.830    i_pcileech_com/initial_rx_valid0_carry__3_n_0
    SLICE_X13Y162        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.928 r  i_pcileech_com/initial_rx_valid0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     6.928    i_pcileech_com/initial_rx_valid0_carry__4_n_0
    SLICE_X13Y163        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.026 r  i_pcileech_com/initial_rx_valid0_carry__5/CO[3]
                         net (fo=1, routed)           0.000     7.026    i_pcileech_com/initial_rx_valid0_carry__5_n_0
    SLICE_X13Y164        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.124 r  i_pcileech_com/initial_rx_valid0_carry__6/CO[3]
                         net (fo=65, routed)          1.481     8.604    i_pcileech_com/initial_rx_valid0
    SLICE_X6Y153         LUT5 (Prop_lut5_I2_O)        0.105     8.709 r  i_pcileech_com/i_fifo_cmd_rx_i_65/O
                         net (fo=1, routed)           0.682     9.392    i_pcileech_com/dfifo\\.tx_data[0]
    SLICE_X7Y153         LUT6 (Prop_lut6_I3_O)        0.105     9.497 r  i_pcileech_com/i_fifo_cmd_rx_i_69/O
                         net (fo=4, routed)           1.219    10.715    i_pcileech_com/i_fifo_cmd_rx_i_69_n_0
    SLICE_X24Y166        LUT6 (Prop_lut6_I2_O)        0.105    10.820 r  i_pcileech_com/i_fifo_pcie_cfg_tx_i_2/O
                         net (fo=4, routed)           1.392    12.213    <hidden>
    SLICE_X55Y189        LUT3 (Prop_lut3_I1_O)        0.108    12.321 r  <hidden>
                         net (fo=70, routed)          0.896    13.217    <hidden>
    SLICE_X42Y190        RAMD64E                                      r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock net_clk rise edge)   10.000    10.000 r  
    J19                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    J19                  IBUF (Prop_ibuf_I_O)         1.350    11.350 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.620    12.970    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    13.047 r  clk_IBUF_BUFG_inst/O
                         net (fo=2805, routed)        1.406    14.453    <hidden>
    SLICE_X42Y190        RAMD64E                                      r  <hidden>
                         clock pessimism              0.232    14.685    
                         clock uncertainty           -0.035    14.649    
    SLICE_X42Y190        RAMD64E (Setup_ramd64e_CLK_WE)
                                                     -0.597    14.052    <hidden>
  -------------------------------------------------------------------
                         required time                         14.052    
                         arrival time                         -13.217    
  -------------------------------------------------------------------
                         slack                                  0.835    

Slack (MET) :             0.835ns  (required time - arrival time)
  Source:                 i_pcileech_com/tickcount64_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMD64E clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             net_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (net_clk rise@10.000ns - net_clk rise@0.000ns)
  Data Path Delay:        8.476ns  (logic 2.087ns (24.621%)  route 6.389ns (75.379%))
  Logic Levels:           13  (CARRY4=8 LUT2=1 LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.453ns = ( 14.453 - 10.000 ) 
    Source Clock Delay      (SCD):    4.741ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock net_clk rise edge)    0.000     0.000 r  
    J19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    J19                  IBUF (Prop_ibuf_I_O)         1.416     1.416 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.124    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081     3.205 r  clk_IBUF_BUFG_inst/O
                         net (fo=2805, routed)        1.535     4.741    i_pcileech_com/drp_clk
    SLICE_X12Y154        FDRE                                         r  i_pcileech_com/tickcount64_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y154        FDRE (Prop_fdre_C_Q)         0.433     5.174 r  i_pcileech_com/tickcount64_reg[0]/Q
                         net (fo=5, routed)           0.719     5.893    i_pcileech_com/tickcount64_reg_n_0_[0]
    SLICE_X13Y157        LUT2 (Prop_lut2_I0_O)        0.105     5.998 r  i_pcileech_com/initial_rx_valid0_carry_i_7/O
                         net (fo=1, routed)           0.000     5.998    i_pcileech_com/initial_rx_valid0_carry_i_7_n_0
    SLICE_X13Y157        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     6.438 r  i_pcileech_com/initial_rx_valid0_carry/CO[3]
                         net (fo=1, routed)           0.000     6.438    i_pcileech_com/initial_rx_valid0_carry_n_0
    SLICE_X13Y158        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.536 r  i_pcileech_com/initial_rx_valid0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.536    i_pcileech_com/initial_rx_valid0_carry__0_n_0
    SLICE_X13Y159        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.634 r  i_pcileech_com/initial_rx_valid0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.634    i_pcileech_com/initial_rx_valid0_carry__1_n_0
    SLICE_X13Y160        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.732 r  i_pcileech_com/initial_rx_valid0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     6.732    i_pcileech_com/initial_rx_valid0_carry__2_n_0
    SLICE_X13Y161        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.830 r  i_pcileech_com/initial_rx_valid0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     6.830    i_pcileech_com/initial_rx_valid0_carry__3_n_0
    SLICE_X13Y162        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.928 r  i_pcileech_com/initial_rx_valid0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     6.928    i_pcileech_com/initial_rx_valid0_carry__4_n_0
    SLICE_X13Y163        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.026 r  i_pcileech_com/initial_rx_valid0_carry__5/CO[3]
                         net (fo=1, routed)           0.000     7.026    i_pcileech_com/initial_rx_valid0_carry__5_n_0
    SLICE_X13Y164        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.124 r  i_pcileech_com/initial_rx_valid0_carry__6/CO[3]
                         net (fo=65, routed)          1.481     8.604    i_pcileech_com/initial_rx_valid0
    SLICE_X6Y153         LUT5 (Prop_lut5_I2_O)        0.105     8.709 r  i_pcileech_com/i_fifo_cmd_rx_i_65/O
                         net (fo=1, routed)           0.682     9.392    i_pcileech_com/dfifo\\.tx_data[0]
    SLICE_X7Y153         LUT6 (Prop_lut6_I3_O)        0.105     9.497 r  i_pcileech_com/i_fifo_cmd_rx_i_69/O
                         net (fo=4, routed)           1.219    10.715    i_pcileech_com/i_fifo_cmd_rx_i_69_n_0
    SLICE_X24Y166        LUT6 (Prop_lut6_I2_O)        0.105    10.820 r  i_pcileech_com/i_fifo_pcie_cfg_tx_i_2/O
                         net (fo=4, routed)           1.392    12.213    <hidden>
    SLICE_X55Y189        LUT3 (Prop_lut3_I1_O)        0.108    12.321 r  <hidden>
                         net (fo=70, routed)          0.896    13.217    <hidden>
    SLICE_X42Y190        RAMD64E                                      r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock net_clk rise edge)   10.000    10.000 r  
    J19                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    J19                  IBUF (Prop_ibuf_I_O)         1.350    11.350 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.620    12.970    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    13.047 r  clk_IBUF_BUFG_inst/O
                         net (fo=2805, routed)        1.406    14.453    <hidden>
    SLICE_X42Y190        RAMD64E                                      r  <hidden>
                         clock pessimism              0.232    14.685    
                         clock uncertainty           -0.035    14.649    
    SLICE_X42Y190        RAMD64E (Setup_ramd64e_CLK_WE)
                                                     -0.597    14.052    <hidden>
  -------------------------------------------------------------------
                         required time                         14.052    
                         arrival time                         -13.217    
  -------------------------------------------------------------------
                         slack                                  0.835    

Slack (MET) :             0.851ns  (required time - arrival time)
  Source:                 i_pcileech_com/tickcount64_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMD64E clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             net_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (net_clk rise@10.000ns - net_clk rise@0.000ns)
  Data Path Delay:        8.391ns  (logic 2.087ns (24.873%)  route 6.304ns (75.127%))
  Logic Levels:           13  (CARRY4=8 LUT2=1 LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.442ns = ( 14.442 - 10.000 ) 
    Source Clock Delay      (SCD):    4.741ns
    Clock Pessimism Removal (CPR):    0.173ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock net_clk rise edge)    0.000     0.000 r  
    J19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    J19                  IBUF (Prop_ibuf_I_O)         1.416     1.416 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.124    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081     3.205 r  clk_IBUF_BUFG_inst/O
                         net (fo=2805, routed)        1.535     4.741    i_pcileech_com/drp_clk
    SLICE_X12Y154        FDRE                                         r  i_pcileech_com/tickcount64_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y154        FDRE (Prop_fdre_C_Q)         0.433     5.174 r  i_pcileech_com/tickcount64_reg[0]/Q
                         net (fo=5, routed)           0.719     5.893    i_pcileech_com/tickcount64_reg_n_0_[0]
    SLICE_X13Y157        LUT2 (Prop_lut2_I0_O)        0.105     5.998 r  i_pcileech_com/initial_rx_valid0_carry_i_7/O
                         net (fo=1, routed)           0.000     5.998    i_pcileech_com/initial_rx_valid0_carry_i_7_n_0
    SLICE_X13Y157        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     6.438 r  i_pcileech_com/initial_rx_valid0_carry/CO[3]
                         net (fo=1, routed)           0.000     6.438    i_pcileech_com/initial_rx_valid0_carry_n_0
    SLICE_X13Y158        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.536 r  i_pcileech_com/initial_rx_valid0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.536    i_pcileech_com/initial_rx_valid0_carry__0_n_0
    SLICE_X13Y159        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.634 r  i_pcileech_com/initial_rx_valid0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.634    i_pcileech_com/initial_rx_valid0_carry__1_n_0
    SLICE_X13Y160        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.732 r  i_pcileech_com/initial_rx_valid0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     6.732    i_pcileech_com/initial_rx_valid0_carry__2_n_0
    SLICE_X13Y161        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.830 r  i_pcileech_com/initial_rx_valid0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     6.830    i_pcileech_com/initial_rx_valid0_carry__3_n_0
    SLICE_X13Y162        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.928 r  i_pcileech_com/initial_rx_valid0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     6.928    i_pcileech_com/initial_rx_valid0_carry__4_n_0
    SLICE_X13Y163        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.026 r  i_pcileech_com/initial_rx_valid0_carry__5/CO[3]
                         net (fo=1, routed)           0.000     7.026    i_pcileech_com/initial_rx_valid0_carry__5_n_0
    SLICE_X13Y164        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.124 r  i_pcileech_com/initial_rx_valid0_carry__6/CO[3]
                         net (fo=65, routed)          1.481     8.604    i_pcileech_com/initial_rx_valid0
    SLICE_X6Y153         LUT5 (Prop_lut5_I2_O)        0.105     8.709 r  i_pcileech_com/i_fifo_cmd_rx_i_65/O
                         net (fo=1, routed)           0.682     9.392    i_pcileech_com/dfifo\\.tx_data[0]
    SLICE_X7Y153         LUT6 (Prop_lut6_I3_O)        0.105     9.497 r  i_pcileech_com/i_fifo_cmd_rx_i_69/O
                         net (fo=4, routed)           1.219    10.715    i_pcileech_com/i_fifo_cmd_rx_i_69_n_0
    SLICE_X24Y166        LUT6 (Prop_lut6_I2_O)        0.105    10.820 r  i_pcileech_com/i_fifo_pcie_cfg_tx_i_2/O
                         net (fo=4, routed)           1.392    12.213    <hidden>
    SLICE_X55Y189        LUT3 (Prop_lut3_I1_O)        0.108    12.321 r  <hidden>
                         net (fo=70, routed)          0.811    13.131    <hidden>
    SLICE_X58Y185        RAMD64E                                      r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock net_clk rise edge)   10.000    10.000 r  
    J19                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    J19                  IBUF (Prop_ibuf_I_O)         1.350    11.350 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.620    12.970    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    13.047 r  clk_IBUF_BUFG_inst/O
                         net (fo=2805, routed)        1.395    14.442    <hidden>
    SLICE_X58Y185        RAMD64E                                      r  <hidden>
                         clock pessimism              0.173    14.614    
                         clock uncertainty           -0.035    14.579    
    SLICE_X58Y185        RAMD64E (Setup_ramd64e_CLK_WE)
                                                     -0.597    13.982    <hidden>
  -------------------------------------------------------------------
                         required time                         13.982    
                         arrival time                         -13.131    
  -------------------------------------------------------------------
                         slack                                  0.851    

Slack (MET) :             0.851ns  (required time - arrival time)
  Source:                 i_pcileech_com/tickcount64_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMD64E clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             net_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (net_clk rise@10.000ns - net_clk rise@0.000ns)
  Data Path Delay:        8.391ns  (logic 2.087ns (24.873%)  route 6.304ns (75.127%))
  Logic Levels:           13  (CARRY4=8 LUT2=1 LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.442ns = ( 14.442 - 10.000 ) 
    Source Clock Delay      (SCD):    4.741ns
    Clock Pessimism Removal (CPR):    0.173ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock net_clk rise edge)    0.000     0.000 r  
    J19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    J19                  IBUF (Prop_ibuf_I_O)         1.416     1.416 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.124    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081     3.205 r  clk_IBUF_BUFG_inst/O
                         net (fo=2805, routed)        1.535     4.741    i_pcileech_com/drp_clk
    SLICE_X12Y154        FDRE                                         r  i_pcileech_com/tickcount64_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y154        FDRE (Prop_fdre_C_Q)         0.433     5.174 r  i_pcileech_com/tickcount64_reg[0]/Q
                         net (fo=5, routed)           0.719     5.893    i_pcileech_com/tickcount64_reg_n_0_[0]
    SLICE_X13Y157        LUT2 (Prop_lut2_I0_O)        0.105     5.998 r  i_pcileech_com/initial_rx_valid0_carry_i_7/O
                         net (fo=1, routed)           0.000     5.998    i_pcileech_com/initial_rx_valid0_carry_i_7_n_0
    SLICE_X13Y157        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     6.438 r  i_pcileech_com/initial_rx_valid0_carry/CO[3]
                         net (fo=1, routed)           0.000     6.438    i_pcileech_com/initial_rx_valid0_carry_n_0
    SLICE_X13Y158        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.536 r  i_pcileech_com/initial_rx_valid0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.536    i_pcileech_com/initial_rx_valid0_carry__0_n_0
    SLICE_X13Y159        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.634 r  i_pcileech_com/initial_rx_valid0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.634    i_pcileech_com/initial_rx_valid0_carry__1_n_0
    SLICE_X13Y160        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.732 r  i_pcileech_com/initial_rx_valid0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     6.732    i_pcileech_com/initial_rx_valid0_carry__2_n_0
    SLICE_X13Y161        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.830 r  i_pcileech_com/initial_rx_valid0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     6.830    i_pcileech_com/initial_rx_valid0_carry__3_n_0
    SLICE_X13Y162        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.928 r  i_pcileech_com/initial_rx_valid0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     6.928    i_pcileech_com/initial_rx_valid0_carry__4_n_0
    SLICE_X13Y163        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.026 r  i_pcileech_com/initial_rx_valid0_carry__5/CO[3]
                         net (fo=1, routed)           0.000     7.026    i_pcileech_com/initial_rx_valid0_carry__5_n_0
    SLICE_X13Y164        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.124 r  i_pcileech_com/initial_rx_valid0_carry__6/CO[3]
                         net (fo=65, routed)          1.481     8.604    i_pcileech_com/initial_rx_valid0
    SLICE_X6Y153         LUT5 (Prop_lut5_I2_O)        0.105     8.709 r  i_pcileech_com/i_fifo_cmd_rx_i_65/O
                         net (fo=1, routed)           0.682     9.392    i_pcileech_com/dfifo\\.tx_data[0]
    SLICE_X7Y153         LUT6 (Prop_lut6_I3_O)        0.105     9.497 r  i_pcileech_com/i_fifo_cmd_rx_i_69/O
                         net (fo=4, routed)           1.219    10.715    i_pcileech_com/i_fifo_cmd_rx_i_69_n_0
    SLICE_X24Y166        LUT6 (Prop_lut6_I2_O)        0.105    10.820 r  i_pcileech_com/i_fifo_pcie_cfg_tx_i_2/O
                         net (fo=4, routed)           1.392    12.213    <hidden>
    SLICE_X55Y189        LUT3 (Prop_lut3_I1_O)        0.108    12.321 r  <hidden>
                         net (fo=70, routed)          0.811    13.131    <hidden>
    SLICE_X58Y185        RAMD64E                                      r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock net_clk rise edge)   10.000    10.000 r  
    J19                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    J19                  IBUF (Prop_ibuf_I_O)         1.350    11.350 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.620    12.970    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    13.047 r  clk_IBUF_BUFG_inst/O
                         net (fo=2805, routed)        1.395    14.442    <hidden>
    SLICE_X58Y185        RAMD64E                                      r  <hidden>
                         clock pessimism              0.173    14.614    
                         clock uncertainty           -0.035    14.579    
    SLICE_X58Y185        RAMD64E (Setup_ramd64e_CLK_WE)
                                                     -0.597    13.982    <hidden>
  -------------------------------------------------------------------
                         required time                         13.982    
                         arrival time                         -13.131    
  -------------------------------------------------------------------
                         slack                                  0.851    

Slack (MET) :             0.851ns  (required time - arrival time)
  Source:                 i_pcileech_com/tickcount64_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMD64E clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             net_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (net_clk rise@10.000ns - net_clk rise@0.000ns)
  Data Path Delay:        8.391ns  (logic 2.087ns (24.873%)  route 6.304ns (75.127%))
  Logic Levels:           13  (CARRY4=8 LUT2=1 LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.442ns = ( 14.442 - 10.000 ) 
    Source Clock Delay      (SCD):    4.741ns
    Clock Pessimism Removal (CPR):    0.173ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock net_clk rise edge)    0.000     0.000 r  
    J19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    J19                  IBUF (Prop_ibuf_I_O)         1.416     1.416 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.124    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081     3.205 r  clk_IBUF_BUFG_inst/O
                         net (fo=2805, routed)        1.535     4.741    i_pcileech_com/drp_clk
    SLICE_X12Y154        FDRE                                         r  i_pcileech_com/tickcount64_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y154        FDRE (Prop_fdre_C_Q)         0.433     5.174 r  i_pcileech_com/tickcount64_reg[0]/Q
                         net (fo=5, routed)           0.719     5.893    i_pcileech_com/tickcount64_reg_n_0_[0]
    SLICE_X13Y157        LUT2 (Prop_lut2_I0_O)        0.105     5.998 r  i_pcileech_com/initial_rx_valid0_carry_i_7/O
                         net (fo=1, routed)           0.000     5.998    i_pcileech_com/initial_rx_valid0_carry_i_7_n_0
    SLICE_X13Y157        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     6.438 r  i_pcileech_com/initial_rx_valid0_carry/CO[3]
                         net (fo=1, routed)           0.000     6.438    i_pcileech_com/initial_rx_valid0_carry_n_0
    SLICE_X13Y158        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.536 r  i_pcileech_com/initial_rx_valid0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.536    i_pcileech_com/initial_rx_valid0_carry__0_n_0
    SLICE_X13Y159        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.634 r  i_pcileech_com/initial_rx_valid0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.634    i_pcileech_com/initial_rx_valid0_carry__1_n_0
    SLICE_X13Y160        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.732 r  i_pcileech_com/initial_rx_valid0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     6.732    i_pcileech_com/initial_rx_valid0_carry__2_n_0
    SLICE_X13Y161        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.830 r  i_pcileech_com/initial_rx_valid0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     6.830    i_pcileech_com/initial_rx_valid0_carry__3_n_0
    SLICE_X13Y162        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.928 r  i_pcileech_com/initial_rx_valid0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     6.928    i_pcileech_com/initial_rx_valid0_carry__4_n_0
    SLICE_X13Y163        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.026 r  i_pcileech_com/initial_rx_valid0_carry__5/CO[3]
                         net (fo=1, routed)           0.000     7.026    i_pcileech_com/initial_rx_valid0_carry__5_n_0
    SLICE_X13Y164        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.124 r  i_pcileech_com/initial_rx_valid0_carry__6/CO[3]
                         net (fo=65, routed)          1.481     8.604    i_pcileech_com/initial_rx_valid0
    SLICE_X6Y153         LUT5 (Prop_lut5_I2_O)        0.105     8.709 r  i_pcileech_com/i_fifo_cmd_rx_i_65/O
                         net (fo=1, routed)           0.682     9.392    i_pcileech_com/dfifo\\.tx_data[0]
    SLICE_X7Y153         LUT6 (Prop_lut6_I3_O)        0.105     9.497 r  i_pcileech_com/i_fifo_cmd_rx_i_69/O
                         net (fo=4, routed)           1.219    10.715    i_pcileech_com/i_fifo_cmd_rx_i_69_n_0
    SLICE_X24Y166        LUT6 (Prop_lut6_I2_O)        0.105    10.820 r  i_pcileech_com/i_fifo_pcie_cfg_tx_i_2/O
                         net (fo=4, routed)           1.392    12.213    <hidden>
    SLICE_X55Y189        LUT3 (Prop_lut3_I1_O)        0.108    12.321 r  <hidden>
                         net (fo=70, routed)          0.811    13.131    <hidden>
    SLICE_X58Y185        RAMD64E                                      r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock net_clk rise edge)   10.000    10.000 r  
    J19                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    J19                  IBUF (Prop_ibuf_I_O)         1.350    11.350 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.620    12.970    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    13.047 r  clk_IBUF_BUFG_inst/O
                         net (fo=2805, routed)        1.395    14.442    <hidden>
    SLICE_X58Y185        RAMD64E                                      r  <hidden>
                         clock pessimism              0.173    14.614    
                         clock uncertainty           -0.035    14.579    
    SLICE_X58Y185        RAMD64E (Setup_ramd64e_CLK_WE)
                                                     -0.597    13.982    <hidden>
  -------------------------------------------------------------------
                         required time                         13.982    
                         arrival time                         -13.131    
  -------------------------------------------------------------------
                         slack                                  0.851    

Slack (MET) :             0.851ns  (required time - arrival time)
  Source:                 i_pcileech_com/tickcount64_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMD64E clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             net_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (net_clk rise@10.000ns - net_clk rise@0.000ns)
  Data Path Delay:        8.391ns  (logic 2.087ns (24.873%)  route 6.304ns (75.127%))
  Logic Levels:           13  (CARRY4=8 LUT2=1 LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.442ns = ( 14.442 - 10.000 ) 
    Source Clock Delay      (SCD):    4.741ns
    Clock Pessimism Removal (CPR):    0.173ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock net_clk rise edge)    0.000     0.000 r  
    J19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    J19                  IBUF (Prop_ibuf_I_O)         1.416     1.416 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.124    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081     3.205 r  clk_IBUF_BUFG_inst/O
                         net (fo=2805, routed)        1.535     4.741    i_pcileech_com/drp_clk
    SLICE_X12Y154        FDRE                                         r  i_pcileech_com/tickcount64_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y154        FDRE (Prop_fdre_C_Q)         0.433     5.174 r  i_pcileech_com/tickcount64_reg[0]/Q
                         net (fo=5, routed)           0.719     5.893    i_pcileech_com/tickcount64_reg_n_0_[0]
    SLICE_X13Y157        LUT2 (Prop_lut2_I0_O)        0.105     5.998 r  i_pcileech_com/initial_rx_valid0_carry_i_7/O
                         net (fo=1, routed)           0.000     5.998    i_pcileech_com/initial_rx_valid0_carry_i_7_n_0
    SLICE_X13Y157        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     6.438 r  i_pcileech_com/initial_rx_valid0_carry/CO[3]
                         net (fo=1, routed)           0.000     6.438    i_pcileech_com/initial_rx_valid0_carry_n_0
    SLICE_X13Y158        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.536 r  i_pcileech_com/initial_rx_valid0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.536    i_pcileech_com/initial_rx_valid0_carry__0_n_0
    SLICE_X13Y159        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.634 r  i_pcileech_com/initial_rx_valid0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.634    i_pcileech_com/initial_rx_valid0_carry__1_n_0
    SLICE_X13Y160        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.732 r  i_pcileech_com/initial_rx_valid0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     6.732    i_pcileech_com/initial_rx_valid0_carry__2_n_0
    SLICE_X13Y161        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.830 r  i_pcileech_com/initial_rx_valid0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     6.830    i_pcileech_com/initial_rx_valid0_carry__3_n_0
    SLICE_X13Y162        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.928 r  i_pcileech_com/initial_rx_valid0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     6.928    i_pcileech_com/initial_rx_valid0_carry__4_n_0
    SLICE_X13Y163        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.026 r  i_pcileech_com/initial_rx_valid0_carry__5/CO[3]
                         net (fo=1, routed)           0.000     7.026    i_pcileech_com/initial_rx_valid0_carry__5_n_0
    SLICE_X13Y164        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.124 r  i_pcileech_com/initial_rx_valid0_carry__6/CO[3]
                         net (fo=65, routed)          1.481     8.604    i_pcileech_com/initial_rx_valid0
    SLICE_X6Y153         LUT5 (Prop_lut5_I2_O)        0.105     8.709 r  i_pcileech_com/i_fifo_cmd_rx_i_65/O
                         net (fo=1, routed)           0.682     9.392    i_pcileech_com/dfifo\\.tx_data[0]
    SLICE_X7Y153         LUT6 (Prop_lut6_I3_O)        0.105     9.497 r  i_pcileech_com/i_fifo_cmd_rx_i_69/O
                         net (fo=4, routed)           1.219    10.715    i_pcileech_com/i_fifo_cmd_rx_i_69_n_0
    SLICE_X24Y166        LUT6 (Prop_lut6_I2_O)        0.105    10.820 r  i_pcileech_com/i_fifo_pcie_cfg_tx_i_2/O
                         net (fo=4, routed)           1.392    12.213    <hidden>
    SLICE_X55Y189        LUT3 (Prop_lut3_I1_O)        0.108    12.321 r  <hidden>
                         net (fo=70, routed)          0.811    13.131    <hidden>
    SLICE_X58Y185        RAMD64E                                      r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock net_clk rise edge)   10.000    10.000 r  
    J19                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    J19                  IBUF (Prop_ibuf_I_O)         1.350    11.350 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.620    12.970    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    13.047 r  clk_IBUF_BUFG_inst/O
                         net (fo=2805, routed)        1.395    14.442    <hidden>
    SLICE_X58Y185        RAMD64E                                      r  <hidden>
                         clock pessimism              0.173    14.614    
                         clock uncertainty           -0.035    14.579    
    SLICE_X58Y185        RAMD64E (Setup_ramd64e_CLK_WE)
                                                     -0.597    13.982    <hidden>
  -------------------------------------------------------------------
                         required time                         13.982    
                         arrival time                         -13.131    
  -------------------------------------------------------------------
                         slack                                  0.851    

Slack (MET) :             0.922ns  (required time - arrival time)
  Source:                 i_pcileech_com/tickcount64_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMD64E clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             net_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (net_clk rise@10.000ns - net_clk rise@0.000ns)
  Data Path Delay:        8.388ns  (logic 2.087ns (24.880%)  route 6.301ns (75.120%))
  Logic Levels:           13  (CARRY4=8 LUT2=1 LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.452ns = ( 14.452 - 10.000 ) 
    Source Clock Delay      (SCD):    4.741ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock net_clk rise edge)    0.000     0.000 r  
    J19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    J19                  IBUF (Prop_ibuf_I_O)         1.416     1.416 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.124    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081     3.205 r  clk_IBUF_BUFG_inst/O
                         net (fo=2805, routed)        1.535     4.741    i_pcileech_com/drp_clk
    SLICE_X12Y154        FDRE                                         r  i_pcileech_com/tickcount64_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y154        FDRE (Prop_fdre_C_Q)         0.433     5.174 r  i_pcileech_com/tickcount64_reg[0]/Q
                         net (fo=5, routed)           0.719     5.893    i_pcileech_com/tickcount64_reg_n_0_[0]
    SLICE_X13Y157        LUT2 (Prop_lut2_I0_O)        0.105     5.998 r  i_pcileech_com/initial_rx_valid0_carry_i_7/O
                         net (fo=1, routed)           0.000     5.998    i_pcileech_com/initial_rx_valid0_carry_i_7_n_0
    SLICE_X13Y157        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     6.438 r  i_pcileech_com/initial_rx_valid0_carry/CO[3]
                         net (fo=1, routed)           0.000     6.438    i_pcileech_com/initial_rx_valid0_carry_n_0
    SLICE_X13Y158        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.536 r  i_pcileech_com/initial_rx_valid0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.536    i_pcileech_com/initial_rx_valid0_carry__0_n_0
    SLICE_X13Y159        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.634 r  i_pcileech_com/initial_rx_valid0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.634    i_pcileech_com/initial_rx_valid0_carry__1_n_0
    SLICE_X13Y160        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.732 r  i_pcileech_com/initial_rx_valid0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     6.732    i_pcileech_com/initial_rx_valid0_carry__2_n_0
    SLICE_X13Y161        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.830 r  i_pcileech_com/initial_rx_valid0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     6.830    i_pcileech_com/initial_rx_valid0_carry__3_n_0
    SLICE_X13Y162        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.928 r  i_pcileech_com/initial_rx_valid0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     6.928    i_pcileech_com/initial_rx_valid0_carry__4_n_0
    SLICE_X13Y163        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.026 r  i_pcileech_com/initial_rx_valid0_carry__5/CO[3]
                         net (fo=1, routed)           0.000     7.026    i_pcileech_com/initial_rx_valid0_carry__5_n_0
    SLICE_X13Y164        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.124 r  i_pcileech_com/initial_rx_valid0_carry__6/CO[3]
                         net (fo=65, routed)          1.481     8.604    i_pcileech_com/initial_rx_valid0
    SLICE_X6Y153         LUT5 (Prop_lut5_I2_O)        0.105     8.709 r  i_pcileech_com/i_fifo_cmd_rx_i_65/O
                         net (fo=1, routed)           0.682     9.392    i_pcileech_com/dfifo\\.tx_data[0]
    SLICE_X7Y153         LUT6 (Prop_lut6_I3_O)        0.105     9.497 r  i_pcileech_com/i_fifo_cmd_rx_i_69/O
                         net (fo=4, routed)           1.219    10.715    i_pcileech_com/i_fifo_cmd_rx_i_69_n_0
    SLICE_X24Y166        LUT6 (Prop_lut6_I2_O)        0.105    10.820 r  i_pcileech_com/i_fifo_pcie_cfg_tx_i_2/O
                         net (fo=4, routed)           1.392    12.213    <hidden>
    SLICE_X55Y189        LUT3 (Prop_lut3_I1_O)        0.108    12.321 r  <hidden>
                         net (fo=70, routed)          0.808    13.129    <hidden>
    SLICE_X42Y189        RAMD64E                                      r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock net_clk rise edge)   10.000    10.000 r  
    J19                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    J19                  IBUF (Prop_ibuf_I_O)         1.350    11.350 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.620    12.970    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    13.047 r  clk_IBUF_BUFG_inst/O
                         net (fo=2805, routed)        1.405    14.452    <hidden>
    SLICE_X42Y189        RAMD64E                                      r  <hidden>
                         clock pessimism              0.232    14.684    
                         clock uncertainty           -0.035    14.648    
    SLICE_X42Y189        RAMD64E (Setup_ramd64e_CLK_WE)
                                                     -0.597    14.051    <hidden>
  -------------------------------------------------------------------
                         required time                         14.051    
                         arrival time                         -13.129    
  -------------------------------------------------------------------
                         slack                                  0.922    

Slack (MET) :             0.922ns  (required time - arrival time)
  Source:                 i_pcileech_com/tickcount64_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMD64E clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             net_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (net_clk rise@10.000ns - net_clk rise@0.000ns)
  Data Path Delay:        8.388ns  (logic 2.087ns (24.880%)  route 6.301ns (75.120%))
  Logic Levels:           13  (CARRY4=8 LUT2=1 LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.452ns = ( 14.452 - 10.000 ) 
    Source Clock Delay      (SCD):    4.741ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock net_clk rise edge)    0.000     0.000 r  
    J19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    J19                  IBUF (Prop_ibuf_I_O)         1.416     1.416 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.124    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081     3.205 r  clk_IBUF_BUFG_inst/O
                         net (fo=2805, routed)        1.535     4.741    i_pcileech_com/drp_clk
    SLICE_X12Y154        FDRE                                         r  i_pcileech_com/tickcount64_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y154        FDRE (Prop_fdre_C_Q)         0.433     5.174 r  i_pcileech_com/tickcount64_reg[0]/Q
                         net (fo=5, routed)           0.719     5.893    i_pcileech_com/tickcount64_reg_n_0_[0]
    SLICE_X13Y157        LUT2 (Prop_lut2_I0_O)        0.105     5.998 r  i_pcileech_com/initial_rx_valid0_carry_i_7/O
                         net (fo=1, routed)           0.000     5.998    i_pcileech_com/initial_rx_valid0_carry_i_7_n_0
    SLICE_X13Y157        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     6.438 r  i_pcileech_com/initial_rx_valid0_carry/CO[3]
                         net (fo=1, routed)           0.000     6.438    i_pcileech_com/initial_rx_valid0_carry_n_0
    SLICE_X13Y158        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.536 r  i_pcileech_com/initial_rx_valid0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.536    i_pcileech_com/initial_rx_valid0_carry__0_n_0
    SLICE_X13Y159        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.634 r  i_pcileech_com/initial_rx_valid0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.634    i_pcileech_com/initial_rx_valid0_carry__1_n_0
    SLICE_X13Y160        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.732 r  i_pcileech_com/initial_rx_valid0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     6.732    i_pcileech_com/initial_rx_valid0_carry__2_n_0
    SLICE_X13Y161        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.830 r  i_pcileech_com/initial_rx_valid0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     6.830    i_pcileech_com/initial_rx_valid0_carry__3_n_0
    SLICE_X13Y162        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.928 r  i_pcileech_com/initial_rx_valid0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     6.928    i_pcileech_com/initial_rx_valid0_carry__4_n_0
    SLICE_X13Y163        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.026 r  i_pcileech_com/initial_rx_valid0_carry__5/CO[3]
                         net (fo=1, routed)           0.000     7.026    i_pcileech_com/initial_rx_valid0_carry__5_n_0
    SLICE_X13Y164        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.124 r  i_pcileech_com/initial_rx_valid0_carry__6/CO[3]
                         net (fo=65, routed)          1.481     8.604    i_pcileech_com/initial_rx_valid0
    SLICE_X6Y153         LUT5 (Prop_lut5_I2_O)        0.105     8.709 r  i_pcileech_com/i_fifo_cmd_rx_i_65/O
                         net (fo=1, routed)           0.682     9.392    i_pcileech_com/dfifo\\.tx_data[0]
    SLICE_X7Y153         LUT6 (Prop_lut6_I3_O)        0.105     9.497 r  i_pcileech_com/i_fifo_cmd_rx_i_69/O
                         net (fo=4, routed)           1.219    10.715    i_pcileech_com/i_fifo_cmd_rx_i_69_n_0
    SLICE_X24Y166        LUT6 (Prop_lut6_I2_O)        0.105    10.820 r  i_pcileech_com/i_fifo_pcie_cfg_tx_i_2/O
                         net (fo=4, routed)           1.392    12.213    <hidden>
    SLICE_X55Y189        LUT3 (Prop_lut3_I1_O)        0.108    12.321 r  <hidden>
                         net (fo=70, routed)          0.808    13.129    <hidden>
    SLICE_X42Y189        RAMD64E                                      r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock net_clk rise edge)   10.000    10.000 r  
    J19                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    J19                  IBUF (Prop_ibuf_I_O)         1.350    11.350 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.620    12.970    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    13.047 r  clk_IBUF_BUFG_inst/O
                         net (fo=2805, routed)        1.405    14.452    <hidden>
    SLICE_X42Y189        RAMD64E                                      r  <hidden>
                         clock pessimism              0.232    14.684    
                         clock uncertainty           -0.035    14.648    
    SLICE_X42Y189        RAMD64E (Setup_ramd64e_CLK_WE)
                                                     -0.597    14.051    <hidden>
  -------------------------------------------------------------------
                         required time                         14.051    
                         arrival time                         -13.129    
  -------------------------------------------------------------------
                         slack                                  0.922    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDCE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMD64E clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             net_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (net_clk rise@0.000ns - net_clk rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.141ns (42.170%)  route 0.193ns (57.830%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.078ns
    Source Clock Delay      (SCD):    1.558ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock net_clk rise edge)    0.000     0.000 r  
    J19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    J19                  IBUF (Prop_ibuf_I_O)         0.252     0.252 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.893    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.919 r  clk_IBUF_BUFG_inst/O
                         net (fo=2805, routed)        0.639     1.558    <hidden>
    SLICE_X52Y192        FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y192        FDCE (Prop_fdce_C_Q)         0.141     1.699 r  <hidden>
                         net (fo=178, routed)         0.193     1.892    <hidden>
    SLICE_X54Y193        RAMD64E                                      r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock net_clk rise edge)    0.000     0.000 r  
    J19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    J19                  IBUF (Prop_ibuf_I_O)         0.440     0.440 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.135    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.164 r  clk_IBUF_BUFG_inst/O
                         net (fo=2805, routed)        0.914     2.078    <hidden>
    SLICE_X54Y193        RAMD64E                                      r  <hidden>
                         clock pessimism             -0.504     1.575    
    SLICE_X54Y193        RAMD64E (Hold_ramd64e_CLK_WADR2)
                                                      0.254     1.829    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.829    
                         arrival time                           1.892    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDCE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMD64E clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             net_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (net_clk rise@0.000ns - net_clk rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.141ns (42.170%)  route 0.193ns (57.830%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.078ns
    Source Clock Delay      (SCD):    1.558ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock net_clk rise edge)    0.000     0.000 r  
    J19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    J19                  IBUF (Prop_ibuf_I_O)         0.252     0.252 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.893    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.919 r  clk_IBUF_BUFG_inst/O
                         net (fo=2805, routed)        0.639     1.558    <hidden>
    SLICE_X52Y192        FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y192        FDCE (Prop_fdce_C_Q)         0.141     1.699 r  <hidden>
                         net (fo=178, routed)         0.193     1.892    <hidden>
    SLICE_X54Y193        RAMD64E                                      r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock net_clk rise edge)    0.000     0.000 r  
    J19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    J19                  IBUF (Prop_ibuf_I_O)         0.440     0.440 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.135    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.164 r  clk_IBUF_BUFG_inst/O
                         net (fo=2805, routed)        0.914     2.078    <hidden>
    SLICE_X54Y193        RAMD64E                                      r  <hidden>
                         clock pessimism             -0.504     1.575    
    SLICE_X54Y193        RAMD64E (Hold_ramd64e_CLK_WADR2)
                                                      0.254     1.829    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.829    
                         arrival time                           1.892    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMD32 clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             net_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (net_clk rise@0.000ns - net_clk rise@0.000ns)
  Data Path Delay:        0.345ns  (logic 0.141ns (40.856%)  route 0.204ns (59.144%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.074ns
    Source Clock Delay      (SCD):    1.554ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock net_clk rise edge)    0.000     0.000 r  
    J19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    J19                  IBUF (Prop_ibuf_I_O)         0.252     0.252 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.893    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.919 r  clk_IBUF_BUFG_inst/O
                         net (fo=2805, routed)        0.635     1.554    <hidden>
    SLICE_X59Y181        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y181        FDRE (Prop_fdre_C_Q)         0.141     1.695 r  <hidden>
                         net (fo=74, routed)          0.204     1.899    <hidden>
    SLICE_X58Y183        RAMD32                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock net_clk rise edge)    0.000     0.000 r  
    J19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    J19                  IBUF (Prop_ibuf_I_O)         0.440     0.440 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.135    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.164 r  clk_IBUF_BUFG_inst/O
                         net (fo=2805, routed)        0.910     2.074    <hidden>
    SLICE_X58Y183        RAMD32                                       r  <hidden>
                         clock pessimism             -0.505     1.570    
    SLICE_X58Y183        RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.240     1.810    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.810    
                         arrival time                           1.899    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMD32 clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             net_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (net_clk rise@0.000ns - net_clk rise@0.000ns)
  Data Path Delay:        0.345ns  (logic 0.141ns (40.856%)  route 0.204ns (59.144%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.074ns
    Source Clock Delay      (SCD):    1.554ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock net_clk rise edge)    0.000     0.000 r  
    J19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    J19                  IBUF (Prop_ibuf_I_O)         0.252     0.252 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.893    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.919 r  clk_IBUF_BUFG_inst/O
                         net (fo=2805, routed)        0.635     1.554    <hidden>
    SLICE_X59Y181        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y181        FDRE (Prop_fdre_C_Q)         0.141     1.695 r  <hidden>
                         net (fo=74, routed)          0.204     1.899    <hidden>
    SLICE_X58Y183        RAMD32                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock net_clk rise edge)    0.000     0.000 r  
    J19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    J19                  IBUF (Prop_ibuf_I_O)         0.440     0.440 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.135    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.164 r  clk_IBUF_BUFG_inst/O
                         net (fo=2805, routed)        0.910     2.074    <hidden>
    SLICE_X58Y183        RAMD32                                       r  <hidden>
                         clock pessimism             -0.505     1.570    
    SLICE_X58Y183        RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.240     1.810    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.810    
                         arrival time                           1.899    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMD32 clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             net_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (net_clk rise@0.000ns - net_clk rise@0.000ns)
  Data Path Delay:        0.345ns  (logic 0.141ns (40.856%)  route 0.204ns (59.144%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.074ns
    Source Clock Delay      (SCD):    1.554ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock net_clk rise edge)    0.000     0.000 r  
    J19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    J19                  IBUF (Prop_ibuf_I_O)         0.252     0.252 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.893    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.919 r  clk_IBUF_BUFG_inst/O
                         net (fo=2805, routed)        0.635     1.554    <hidden>
    SLICE_X59Y181        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y181        FDRE (Prop_fdre_C_Q)         0.141     1.695 r  <hidden>
                         net (fo=74, routed)          0.204     1.899    <hidden>
    SLICE_X58Y183        RAMD32                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock net_clk rise edge)    0.000     0.000 r  
    J19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    J19                  IBUF (Prop_ibuf_I_O)         0.440     0.440 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.135    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.164 r  clk_IBUF_BUFG_inst/O
                         net (fo=2805, routed)        0.910     2.074    <hidden>
    SLICE_X58Y183        RAMD32                                       r  <hidden>
                         clock pessimism             -0.505     1.570    
    SLICE_X58Y183        RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.240     1.810    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.810    
                         arrival time                           1.899    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMD32 clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             net_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (net_clk rise@0.000ns - net_clk rise@0.000ns)
  Data Path Delay:        0.345ns  (logic 0.141ns (40.856%)  route 0.204ns (59.144%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.074ns
    Source Clock Delay      (SCD):    1.554ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock net_clk rise edge)    0.000     0.000 r  
    J19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    J19                  IBUF (Prop_ibuf_I_O)         0.252     0.252 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.893    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.919 r  clk_IBUF_BUFG_inst/O
                         net (fo=2805, routed)        0.635     1.554    <hidden>
    SLICE_X59Y181        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y181        FDRE (Prop_fdre_C_Q)         0.141     1.695 r  <hidden>
                         net (fo=74, routed)          0.204     1.899    <hidden>
    SLICE_X58Y183        RAMD32                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock net_clk rise edge)    0.000     0.000 r  
    J19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    J19                  IBUF (Prop_ibuf_I_O)         0.440     0.440 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.135    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.164 r  clk_IBUF_BUFG_inst/O
                         net (fo=2805, routed)        0.910     2.074    <hidden>
    SLICE_X58Y183        RAMD32                                       r  <hidden>
                         clock pessimism             -0.505     1.570    
    SLICE_X58Y183        RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.240     1.810    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.810    
                         arrival time                           1.899    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMD32 clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             net_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (net_clk rise@0.000ns - net_clk rise@0.000ns)
  Data Path Delay:        0.345ns  (logic 0.141ns (40.856%)  route 0.204ns (59.144%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.074ns
    Source Clock Delay      (SCD):    1.554ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock net_clk rise edge)    0.000     0.000 r  
    J19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    J19                  IBUF (Prop_ibuf_I_O)         0.252     0.252 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.893    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.919 r  clk_IBUF_BUFG_inst/O
                         net (fo=2805, routed)        0.635     1.554    <hidden>
    SLICE_X59Y181        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y181        FDRE (Prop_fdre_C_Q)         0.141     1.695 r  <hidden>
                         net (fo=74, routed)          0.204     1.899    <hidden>
    SLICE_X58Y183        RAMD32                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock net_clk rise edge)    0.000     0.000 r  
    J19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    J19                  IBUF (Prop_ibuf_I_O)         0.440     0.440 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.135    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.164 r  clk_IBUF_BUFG_inst/O
                         net (fo=2805, routed)        0.910     2.074    <hidden>
    SLICE_X58Y183        RAMD32                                       r  <hidden>
                         clock pessimism             -0.505     1.570    
    SLICE_X58Y183        RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.240     1.810    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.810    
                         arrival time                           1.899    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMD32 clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             net_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (net_clk rise@0.000ns - net_clk rise@0.000ns)
  Data Path Delay:        0.345ns  (logic 0.141ns (40.856%)  route 0.204ns (59.144%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.074ns
    Source Clock Delay      (SCD):    1.554ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock net_clk rise edge)    0.000     0.000 r  
    J19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    J19                  IBUF (Prop_ibuf_I_O)         0.252     0.252 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.893    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.919 r  clk_IBUF_BUFG_inst/O
                         net (fo=2805, routed)        0.635     1.554    <hidden>
    SLICE_X59Y181        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y181        FDRE (Prop_fdre_C_Q)         0.141     1.695 r  <hidden>
                         net (fo=74, routed)          0.204     1.899    <hidden>
    SLICE_X58Y183        RAMD32                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock net_clk rise edge)    0.000     0.000 r  
    J19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    J19                  IBUF (Prop_ibuf_I_O)         0.440     0.440 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.135    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.164 r  clk_IBUF_BUFG_inst/O
                         net (fo=2805, routed)        0.910     2.074    <hidden>
    SLICE_X58Y183        RAMD32                                       r  <hidden>
                         clock pessimism             -0.505     1.570    
    SLICE_X58Y183        RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.240     1.810    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.810    
                         arrival time                           1.899    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMS32 clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             net_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (net_clk rise@0.000ns - net_clk rise@0.000ns)
  Data Path Delay:        0.345ns  (logic 0.141ns (40.856%)  route 0.204ns (59.144%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.074ns
    Source Clock Delay      (SCD):    1.554ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock net_clk rise edge)    0.000     0.000 r  
    J19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    J19                  IBUF (Prop_ibuf_I_O)         0.252     0.252 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.893    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.919 r  clk_IBUF_BUFG_inst/O
                         net (fo=2805, routed)        0.635     1.554    <hidden>
    SLICE_X59Y181        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y181        FDRE (Prop_fdre_C_Q)         0.141     1.695 r  <hidden>
                         net (fo=74, routed)          0.204     1.899    <hidden>
    SLICE_X58Y183        RAMS32                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock net_clk rise edge)    0.000     0.000 r  
    J19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    J19                  IBUF (Prop_ibuf_I_O)         0.440     0.440 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.135    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.164 r  clk_IBUF_BUFG_inst/O
                         net (fo=2805, routed)        0.910     2.074    <hidden>
    SLICE_X58Y183        RAMS32                                       r  <hidden>
                         clock pessimism             -0.505     1.570    
    SLICE_X58Y183        RAMS32 (Hold_rams32_CLK_ADR3)
                                                      0.240     1.810    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.810    
                         arrival time                           1.899    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMS32 clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             net_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (net_clk rise@0.000ns - net_clk rise@0.000ns)
  Data Path Delay:        0.345ns  (logic 0.141ns (40.856%)  route 0.204ns (59.144%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.074ns
    Source Clock Delay      (SCD):    1.554ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock net_clk rise edge)    0.000     0.000 r  
    J19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    J19                  IBUF (Prop_ibuf_I_O)         0.252     0.252 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.893    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.919 r  clk_IBUF_BUFG_inst/O
                         net (fo=2805, routed)        0.635     1.554    <hidden>
    SLICE_X59Y181        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y181        FDRE (Prop_fdre_C_Q)         0.141     1.695 r  <hidden>
                         net (fo=74, routed)          0.204     1.899    <hidden>
    SLICE_X58Y183        RAMS32                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock net_clk rise edge)    0.000     0.000 r  
    J19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    J19                  IBUF (Prop_ibuf_I_O)         0.440     0.440 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.135    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.164 r  clk_IBUF_BUFG_inst/O
                         net (fo=2805, routed)        0.910     2.074    <hidden>
    SLICE_X58Y183        RAMS32                                       r  <hidden>
                         clock pessimism             -0.505     1.570    
    SLICE_X58Y183        RAMS32 (Hold_rams32_CLK_ADR3)
                                                      0.240     1.810    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.810    
                         arrival time                           1.899    
  -------------------------------------------------------------------
                         slack                                  0.089    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         net_clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     PCIE_2_1/DRPCLK     n/a            4.000         10.000      6.000      PCIE_X0Y0      i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/DRPCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.170         10.000      7.830      RAMB36_X1Y28   <hidden>
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.170         10.000      7.830      RAMB36_X2Y23   <hidden>
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.170         10.000      7.830      RAMB36_X1Y25   <hidden>
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.170         10.000      7.830      RAMB36_X1Y23   <hidden>
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.170         10.000      7.830      RAMB36_X2Y17   <hidden>
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.170         10.000      7.830      RAMB36_X2Y18   <hidden>
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.170         10.000      7.830      RAMB36_X2Y16   <hidden>
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.170         10.000      7.830      RAMB36_X1Y17   <hidden>
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.170         10.000      7.830      RAMB36_X2Y15   <hidden>
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X58Y184  <hidden>
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X58Y184  <hidden>
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X58Y184  <hidden>
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X58Y184  <hidden>
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X58Y184  <hidden>
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X58Y184  <hidden>
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X58Y184  <hidden>
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X58Y184  <hidden>
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X58Y184  <hidden>
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X58Y184  <hidden>
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X58Y184  <hidden>
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X58Y184  <hidden>
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X58Y184  <hidden>
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X58Y184  <hidden>
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X58Y184  <hidden>
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X58Y184  <hidden>
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X58Y184  <hidden>
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X58Y184  <hidden>
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X58Y184  <hidden>
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X58Y184  <hidden>



---------------------------------------------------------------------------------------------------
From Clock:  net_ft601_clk
  To Clock:  net_ft601_clk

Setup :            0  Failing Endpoints,  Worst Slack        0.265ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.061ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.870ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.265ns  (required time - arrival time)
  Source:                 i_pcileech_com/i_pcileech_ft601/OE_reg/C
                            (rising edge-triggered cell FDRE clocked by net_ft601_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ft601_data[2]
                            (output port clocked by net_ft601_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             net_ft601_clk
  Path Type:              Max at Slow Process Corner
  Requirement:            20.000ns  (net_ft601_clk rise@20.000ns - net_ft601_clk rise@0.000ns)
  Data Path Delay:        14.049ns  (logic 3.270ns (23.279%)  route 10.779ns (76.721%))
  Logic Levels:           2  (LUT1=1 OBUFT=1)
  Output Delay:           1.000ns
  Clock Path Skew:        -4.651ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 10.000 - 10.000 ) 
    Source Clock Delay      (SCD):    4.651ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock net_ft601_clk rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  ft601_clk (IN)
                         net (fo=0)                   0.000     0.000    ft601_clk
    K18                  IBUF (Prop_ibuf_I_O)         1.419     1.419 r  ft601_clk_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.128    ft601_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.209 r  ft601_clk_IBUF_BUFG_inst/O
                         net (fo=6759, routed)        1.442     4.651    i_pcileech_com/i_pcileech_ft601/CLK
    SLICE_X0Y75          FDRE                                         r  i_pcileech_com/i_pcileech_ft601/OE_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y75          FDRE (Prop_fdre_C_Q)         0.379     5.030 r  i_pcileech_com/i_pcileech_ft601/OE_reg/Q
                         net (fo=5, routed)           2.597     7.627    i_pcileech_com/i_pcileech_ft601/OE
    SLICE_X0Y72          LUT1 (Prop_lut1_I0_O)        0.105     7.732 f  i_pcileech_com/i_pcileech_ft601/ft601_be_OBUFT[3]_inst_i_1/O
                         net (fo=36, routed)          8.181    15.914    ft601_data_IOBUF[2]_inst/T
    J21                  OBUFT (TriStatE_obuft_T_O)
                                                      2.786    18.700 r  ft601_data_IOBUF[2]_inst/OBUFT/O
                         net (fo=1, unset)            0.000    18.700    ft601_data[2]
    J21                                                               r  ft601_data[2] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock net_ft601_clk rise edge)
                                                     20.000    20.000 r  
                         clock pessimism              0.000    20.000    
                         clock uncertainty           -0.035    19.965    
                         output delay                -1.000    18.965    
  -------------------------------------------------------------------
                         required time                         18.965    
                         arrival time                         -18.700    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.499ns  (required time - arrival time)
  Source:                 ft601_txe_n
                            (input port clocked by net_ft601_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_pcileech_com/i_pcileech_ft601/FT601_DATA_OUT_reg[0][28]/D
                            (rising edge-triggered cell FDRE clocked by net_ft601_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             net_ft601_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (net_ft601_clk rise@10.000ns - net_ft601_clk rise@0.000ns)
  Data Path Delay:        5.953ns  (logic 2.089ns (35.093%)  route 3.864ns (64.907%))
  Logic Levels:           5  (IBUF=1 LUT2=1 LUT3=1 LUT5=1 LUT6=1)
  Input Delay:            7.000ns
  Clock Path Skew:        4.357ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.357ns = ( 14.357 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock net_ft601_clk rise edge)
                                                      0.000     0.000 r  
                         input delay                  7.000     7.000    
    AA19                                              0.000     7.000 f  ft601_txe_n (IN)
                         net (fo=0)                   0.000     7.000    ft601_txe_n
    AA19                 IBUF (Prop_ibuf_I_O)         1.482     8.482 f  ft601_txe_n_IBUF_inst/O
                         net (fo=4, routed)           0.868     9.350    i_pcileech_com/i_pcileech_ft601/ft601_txe_n_IBUF
    SLICE_X1Y76          LUT2 (Prop_lut2_I0_O)        0.105     9.455 f  i_pcileech_com/i_pcileech_ft601/FWD_inferred_i_3/O
                         net (fo=2, routed)           0.241     9.697    i_pcileech_com/i_pcileech_ft601/FWD_inferred_i_3_n_0
    SLICE_X1Y78          LUT6 (Prop_lut6_I1_O)        0.105     9.802 r  i_pcileech_com/i_pcileech_ft601/FWD_inferred_i_1/O
                         net (fo=12, routed)          0.669    10.470    i_pcileech_com/i_pcileech_ft601/FWD
    SLICE_X1Y86          LUT5 (Prop_lut5_I1_O)        0.128    10.598 r  i_pcileech_com/i_pcileech_ft601/FT601_DATA_OUT[0][31]_i_3/O
                         net (fo=32, routed)          1.106    11.705    i_pcileech_com/i_pcileech_ft601/FT601_DATA_OUT[0][31]_i_3_n_0
    SLICE_X2Y111         LUT3 (Prop_lut3_I1_O)        0.269    11.974 r  i_pcileech_com/i_pcileech_ft601/FT601_DATA_OUT[0][28]_i_1/O
                         net (fo=1, routed)           0.979    12.953    i_pcileech_com/i_pcileech_ft601/FT601_DATA_OUT[0][28]_i_1_n_0
    OLOGIC_X0Y132        FDRE                                         r  i_pcileech_com/i_pcileech_ft601/FT601_DATA_OUT_reg[0][28]/D
  -------------------------------------------------------------------    -------------------

                         (clock net_ft601_clk rise edge)
                                                     10.000    10.000 r  
    K18                                               0.000    10.000 r  ft601_clk (IN)
                         net (fo=0)                   0.000    10.000    ft601_clk
    K18                  IBUF (Prop_ibuf_I_O)         1.353    11.353 r  ft601_clk_IBUF_inst/O
                         net (fo=1, routed)           1.620    12.974    ft601_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    13.051 r  ft601_clk_IBUF_BUFG_inst/O
                         net (fo=6759, routed)        1.307    14.357    i_pcileech_com/i_pcileech_ft601/CLK
    OLOGIC_X0Y132        FDRE                                         r  i_pcileech_com/i_pcileech_ft601/FT601_DATA_OUT_reg[0][28]/C
                         clock pessimism              0.000    14.357    
                         clock uncertainty           -0.035    14.322    
    OLOGIC_X0Y132        FDRE (Setup_fdre_C_D)       -0.870    13.452    i_pcileech_com/i_pcileech_ft601/FT601_DATA_OUT_reg[0][28]
  -------------------------------------------------------------------
                         required time                         13.452    
                         arrival time                         -12.953    
  -------------------------------------------------------------------
                         slack                                  0.499    

Slack (MET) :             0.585ns  (required time - arrival time)
  Source:                 ft601_txe_n
                            (input port clocked by net_ft601_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_pcileech_com/i_pcileech_ft601/FT601_DATA_OUT_reg[0][29]/D
                            (rising edge-triggered cell FDSE clocked by net_ft601_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             net_ft601_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (net_ft601_clk rise@10.000ns - net_ft601_clk rise@0.000ns)
  Data Path Delay:        5.860ns  (logic 2.091ns (35.682%)  route 3.769ns (64.318%))
  Logic Levels:           5  (IBUF=1 LUT2=1 LUT3=1 LUT5=1 LUT6=1)
  Input Delay:            7.000ns
  Clock Path Skew:        4.357ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.357ns = ( 14.357 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock net_ft601_clk rise edge)
                                                      0.000     0.000 r  
                         input delay                  7.000     7.000    
    AA19                                              0.000     7.000 f  ft601_txe_n (IN)
                         net (fo=0)                   0.000     7.000    ft601_txe_n
    AA19                 IBUF (Prop_ibuf_I_O)         1.482     8.482 f  ft601_txe_n_IBUF_inst/O
                         net (fo=4, routed)           0.868     9.350    i_pcileech_com/i_pcileech_ft601/ft601_txe_n_IBUF
    SLICE_X1Y76          LUT2 (Prop_lut2_I0_O)        0.105     9.455 f  i_pcileech_com/i_pcileech_ft601/FWD_inferred_i_3/O
                         net (fo=2, routed)           0.241     9.697    i_pcileech_com/i_pcileech_ft601/FWD_inferred_i_3_n_0
    SLICE_X1Y78          LUT6 (Prop_lut6_I1_O)        0.105     9.802 r  i_pcileech_com/i_pcileech_ft601/FWD_inferred_i_1/O
                         net (fo=12, routed)          0.669    10.470    i_pcileech_com/i_pcileech_ft601/FWD
    SLICE_X1Y86          LUT5 (Prop_lut5_I1_O)        0.128    10.598 r  i_pcileech_com/i_pcileech_ft601/FT601_DATA_OUT[0][31]_i_3/O
                         net (fo=32, routed)          1.126    11.725    i_pcileech_com/i_pcileech_ft601/FT601_DATA_OUT[0][31]_i_3_n_0
    SLICE_X1Y108         LUT3 (Prop_lut3_I1_O)        0.271    11.996 r  i_pcileech_com/i_pcileech_ft601/FT601_DATA_OUT[0][29]_i_1/O
                         net (fo=1, routed)           0.865    12.860    i_pcileech_com/i_pcileech_ft601/FT601_DATA_OUT[0][29]_i_1_n_0
    OLOGIC_X0Y131        FDSE                                         r  i_pcileech_com/i_pcileech_ft601/FT601_DATA_OUT_reg[0][29]/D
  -------------------------------------------------------------------    -------------------

                         (clock net_ft601_clk rise edge)
                                                     10.000    10.000 r  
    K18                                               0.000    10.000 r  ft601_clk (IN)
                         net (fo=0)                   0.000    10.000    ft601_clk
    K18                  IBUF (Prop_ibuf_I_O)         1.353    11.353 r  ft601_clk_IBUF_inst/O
                         net (fo=1, routed)           1.620    12.974    ft601_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    13.051 r  ft601_clk_IBUF_BUFG_inst/O
                         net (fo=6759, routed)        1.307    14.357    i_pcileech_com/i_pcileech_ft601/CLK
    OLOGIC_X0Y131        FDSE                                         r  i_pcileech_com/i_pcileech_ft601/FT601_DATA_OUT_reg[0][29]/C
                         clock pessimism              0.000    14.357    
                         clock uncertainty           -0.035    14.322    
    OLOGIC_X0Y131        FDSE (Setup_fdse_C_D)       -0.877    13.445    i_pcileech_com/i_pcileech_ft601/FT601_DATA_OUT_reg[0][29]
  -------------------------------------------------------------------
                         required time                         13.445    
                         arrival time                         -12.860    
  -------------------------------------------------------------------
                         slack                                  0.585    

Slack (MET) :             0.593ns  (required time - arrival time)
  Source:                 ft601_txe_n
                            (input port clocked by net_ft601_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_pcileech_com/i_pcileech_ft601/FT601_DATA_OUT_reg[0][27]/D
                            (rising edge-triggered cell FDRE clocked by net_ft601_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             net_ft601_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (net_ft601_clk rise@10.000ns - net_ft601_clk rise@0.000ns)
  Data Path Delay:        5.862ns  (logic 2.093ns (35.705%)  route 3.769ns (64.295%))
  Logic Levels:           5  (IBUF=1 LUT2=1 LUT3=1 LUT5=1 LUT6=1)
  Input Delay:            7.000ns
  Clock Path Skew:        4.360ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.360ns = ( 14.360 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock net_ft601_clk rise edge)
                                                      0.000     0.000 r  
                         input delay                  7.000     7.000    
    AA19                                              0.000     7.000 f  ft601_txe_n (IN)
                         net (fo=0)                   0.000     7.000    ft601_txe_n
    AA19                 IBUF (Prop_ibuf_I_O)         1.482     8.482 f  ft601_txe_n_IBUF_inst/O
                         net (fo=4, routed)           0.868     9.350    i_pcileech_com/i_pcileech_ft601/ft601_txe_n_IBUF
    SLICE_X1Y76          LUT2 (Prop_lut2_I0_O)        0.105     9.455 f  i_pcileech_com/i_pcileech_ft601/FWD_inferred_i_3/O
                         net (fo=2, routed)           0.241     9.697    i_pcileech_com/i_pcileech_ft601/FWD_inferred_i_3_n_0
    SLICE_X1Y78          LUT6 (Prop_lut6_I1_O)        0.105     9.802 r  i_pcileech_com/i_pcileech_ft601/FWD_inferred_i_1/O
                         net (fo=12, routed)          0.669    10.470    i_pcileech_com/i_pcileech_ft601/FWD
    SLICE_X1Y86          LUT5 (Prop_lut5_I1_O)        0.128    10.598 r  i_pcileech_com/i_pcileech_ft601/FT601_DATA_OUT[0][31]_i_3/O
                         net (fo=32, routed)          0.986    11.585    i_pcileech_com/i_pcileech_ft601/FT601_DATA_OUT[0][31]_i_3_n_0
    SLICE_X5Y111         LUT3 (Prop_lut3_I1_O)        0.273    11.858 r  i_pcileech_com/i_pcileech_ft601/FT601_DATA_OUT[0][27]_i_1/O
                         net (fo=1, routed)           1.004    12.862    i_pcileech_com/i_pcileech_ft601/FT601_DATA_OUT[0][27]_i_1_n_0
    OLOGIC_X0Y136        FDRE                                         r  i_pcileech_com/i_pcileech_ft601/FT601_DATA_OUT_reg[0][27]/D
  -------------------------------------------------------------------    -------------------

                         (clock net_ft601_clk rise edge)
                                                     10.000    10.000 r  
    K18                                               0.000    10.000 r  ft601_clk (IN)
                         net (fo=0)                   0.000    10.000    ft601_clk
    K18                  IBUF (Prop_ibuf_I_O)         1.353    11.353 r  ft601_clk_IBUF_inst/O
                         net (fo=1, routed)           1.620    12.974    ft601_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    13.051 r  ft601_clk_IBUF_BUFG_inst/O
                         net (fo=6759, routed)        1.310    14.360    i_pcileech_com/i_pcileech_ft601/CLK
    OLOGIC_X0Y136        FDRE                                         r  i_pcileech_com/i_pcileech_ft601/FT601_DATA_OUT_reg[0][27]/C
                         clock pessimism              0.000    14.360    
                         clock uncertainty           -0.035    14.325    
    OLOGIC_X0Y136        FDRE (Setup_fdre_C_D)       -0.870    13.455    i_pcileech_com/i_pcileech_ft601/FT601_DATA_OUT_reg[0][27]
  -------------------------------------------------------------------
                         required time                         13.455    
                         arrival time                         -12.862    
  -------------------------------------------------------------------
                         slack                                  0.593    

Slack (MET) :             0.600ns  (required time - arrival time)
  Source:                 ft601_txe_n
                            (input port clocked by net_ft601_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_pcileech_com/i_pcileech_ft601/FT601_DATA_OUT_reg[0][24]/D
                            (rising edge-triggered cell FDRE clocked by net_ft601_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             net_ft601_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (net_ft601_clk rise@10.000ns - net_ft601_clk rise@0.000ns)
  Data Path Delay:        5.840ns  (logic 2.089ns (35.769%)  route 3.751ns (64.231%))
  Logic Levels:           5  (IBUF=1 LUT2=1 LUT3=1 LUT5=1 LUT6=1)
  Input Delay:            7.000ns
  Clock Path Skew:        4.360ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.360ns = ( 14.360 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock net_ft601_clk rise edge)
                                                      0.000     0.000 r  
                         input delay                  7.000     7.000    
    AA19                                              0.000     7.000 f  ft601_txe_n (IN)
                         net (fo=0)                   0.000     7.000    ft601_txe_n
    AA19                 IBUF (Prop_ibuf_I_O)         1.482     8.482 f  ft601_txe_n_IBUF_inst/O
                         net (fo=4, routed)           0.868     9.350    i_pcileech_com/i_pcileech_ft601/ft601_txe_n_IBUF
    SLICE_X1Y76          LUT2 (Prop_lut2_I0_O)        0.105     9.455 f  i_pcileech_com/i_pcileech_ft601/FWD_inferred_i_3/O
                         net (fo=2, routed)           0.241     9.697    i_pcileech_com/i_pcileech_ft601/FWD_inferred_i_3_n_0
    SLICE_X1Y78          LUT6 (Prop_lut6_I1_O)        0.105     9.802 r  i_pcileech_com/i_pcileech_ft601/FWD_inferred_i_1/O
                         net (fo=12, routed)          0.669    10.470    i_pcileech_com/i_pcileech_ft601/FWD
    SLICE_X1Y86          LUT5 (Prop_lut5_I1_O)        0.128    10.598 r  i_pcileech_com/i_pcileech_ft601/FT601_DATA_OUT[0][31]_i_3/O
                         net (fo=32, routed)          1.103    11.702    i_pcileech_com/i_pcileech_ft601/FT601_DATA_OUT[0][31]_i_3_n_0
    SLICE_X2Y111         LUT3 (Prop_lut3_I1_O)        0.269    11.971 r  i_pcileech_com/i_pcileech_ft601/FT601_DATA_OUT[0][24]_i_1/O
                         net (fo=1, routed)           0.870    12.840    i_pcileech_com/i_pcileech_ft601/FT601_DATA_OUT[0][24]_i_1_n_0
    OLOGIC_X0Y134        FDRE                                         r  i_pcileech_com/i_pcileech_ft601/FT601_DATA_OUT_reg[0][24]/D
  -------------------------------------------------------------------    -------------------

                         (clock net_ft601_clk rise edge)
                                                     10.000    10.000 r  
    K18                                               0.000    10.000 r  ft601_clk (IN)
                         net (fo=0)                   0.000    10.000    ft601_clk
    K18                  IBUF (Prop_ibuf_I_O)         1.353    11.353 r  ft601_clk_IBUF_inst/O
                         net (fo=1, routed)           1.620    12.974    ft601_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    13.051 r  ft601_clk_IBUF_BUFG_inst/O
                         net (fo=6759, routed)        1.310    14.360    i_pcileech_com/i_pcileech_ft601/CLK
    OLOGIC_X0Y134        FDRE                                         r  i_pcileech_com/i_pcileech_ft601/FT601_DATA_OUT_reg[0][24]/C
                         clock pessimism              0.000    14.360    
                         clock uncertainty           -0.035    14.325    
    OLOGIC_X0Y134        FDRE (Setup_fdre_C_D)       -0.885    13.440    i_pcileech_com/i_pcileech_ft601/FT601_DATA_OUT_reg[0][24]
  -------------------------------------------------------------------
                         required time                         13.440    
                         arrival time                         -12.840    
  -------------------------------------------------------------------
                         slack                                  0.600    

Slack (MET) :             0.635ns  (required time - arrival time)
  Source:                 i_pcileech_com/i_pcileech_ft601/OE_reg/C
                            (rising edge-triggered cell FDRE clocked by net_ft601_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ft601_data[10]
                            (output port clocked by net_ft601_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             net_ft601_clk
  Path Type:              Max at Slow Process Corner
  Requirement:            20.000ns  (net_ft601_clk rise@20.000ns - net_ft601_clk rise@0.000ns)
  Data Path Delay:        13.678ns  (logic 3.279ns (23.975%)  route 10.399ns (76.025%))
  Logic Levels:           2  (LUT1=1 OBUFT=1)
  Output Delay:           1.000ns
  Clock Path Skew:        -4.651ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 10.000 - 10.000 ) 
    Source Clock Delay      (SCD):    4.651ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock net_ft601_clk rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  ft601_clk (IN)
                         net (fo=0)                   0.000     0.000    ft601_clk
    K18                  IBUF (Prop_ibuf_I_O)         1.419     1.419 r  ft601_clk_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.128    ft601_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.209 r  ft601_clk_IBUF_BUFG_inst/O
                         net (fo=6759, routed)        1.442     4.651    i_pcileech_com/i_pcileech_ft601/CLK
    SLICE_X0Y75          FDRE                                         r  i_pcileech_com/i_pcileech_ft601/OE_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y75          FDRE (Prop_fdre_C_Q)         0.379     5.030 r  i_pcileech_com/i_pcileech_ft601/OE_reg/Q
                         net (fo=5, routed)           2.597     7.627    i_pcileech_com/i_pcileech_ft601/OE
    SLICE_X0Y72          LUT1 (Prop_lut1_I0_O)        0.105     7.732 f  i_pcileech_com/i_pcileech_ft601/ft601_be_OBUFT[3]_inst_i_1/O
                         net (fo=36, routed)          7.802    15.534    ft601_data_IOBUF[10]_inst/T
    L19                  OBUFT (TriStatE_obuft_T_O)
                                                      2.795    18.329 r  ft601_data_IOBUF[10]_inst/OBUFT/O
                         net (fo=1, unset)            0.000    18.329    ft601_data[10]
    L19                                                               r  ft601_data[10] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock net_ft601_clk rise edge)
                                                     20.000    20.000 r  
                         clock pessimism              0.000    20.000    
                         clock uncertainty           -0.035    19.965    
                         output delay                -1.000    18.965    
  -------------------------------------------------------------------
                         required time                         18.965    
                         arrival time                         -18.329    
  -------------------------------------------------------------------
                         slack                                  0.635    

Slack (MET) :             0.693ns  (required time - arrival time)
  Source:                 ft601_txe_n
                            (input port clocked by net_ft601_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_pcileech_com/i_pcileech_ft601/FT601_DATA_OUT_reg[0][26]/D
                            (rising edge-triggered cell FDSE clocked by net_ft601_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             net_ft601_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (net_ft601_clk rise@10.000ns - net_ft601_clk rise@0.000ns)
  Data Path Delay:        5.919ns  (logic 2.088ns (35.280%)  route 3.830ns (64.720%))
  Logic Levels:           5  (IBUF=1 LUT2=1 LUT3=1 LUT5=1 LUT6=1)
  Input Delay:            7.000ns
  Clock Path Skew:        4.354ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.354ns = ( 14.354 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock net_ft601_clk rise edge)
                                                      0.000     0.000 r  
                         input delay                  7.000     7.000    
    AA19                                              0.000     7.000 f  ft601_txe_n (IN)
                         net (fo=0)                   0.000     7.000    ft601_txe_n
    AA19                 IBUF (Prop_ibuf_I_O)         1.482     8.482 f  ft601_txe_n_IBUF_inst/O
                         net (fo=4, routed)           0.868     9.350    i_pcileech_com/i_pcileech_ft601/ft601_txe_n_IBUF
    SLICE_X1Y76          LUT2 (Prop_lut2_I0_O)        0.105     9.455 f  i_pcileech_com/i_pcileech_ft601/FWD_inferred_i_3/O
                         net (fo=2, routed)           0.241     9.697    i_pcileech_com/i_pcileech_ft601/FWD_inferred_i_3_n_0
    SLICE_X1Y78          LUT6 (Prop_lut6_I1_O)        0.105     9.802 r  i_pcileech_com/i_pcileech_ft601/FWD_inferred_i_1/O
                         net (fo=12, routed)          0.669    10.470    i_pcileech_com/i_pcileech_ft601/FWD
    SLICE_X1Y86          LUT5 (Prop_lut5_I1_O)        0.128    10.598 r  i_pcileech_com/i_pcileech_ft601/FT601_DATA_OUT[0][31]_i_3/O
                         net (fo=32, routed)          1.126    11.725    i_pcileech_com/i_pcileech_ft601/FT601_DATA_OUT[0][31]_i_3_n_0
    SLICE_X1Y108         LUT3 (Prop_lut3_I1_O)        0.268    11.993 r  i_pcileech_com/i_pcileech_ft601/FT601_DATA_OUT[0][26]_i_1/O
                         net (fo=1, routed)           0.926    12.919    i_pcileech_com/i_pcileech_ft601/FT601_DATA_OUT[0][26]_i_1_n_0
    OLOGIC_X0Y127        FDSE                                         r  i_pcileech_com/i_pcileech_ft601/FT601_DATA_OUT_reg[0][26]/D
  -------------------------------------------------------------------    -------------------

                         (clock net_ft601_clk rise edge)
                                                     10.000    10.000 r  
    K18                                               0.000    10.000 r  ft601_clk (IN)
                         net (fo=0)                   0.000    10.000    ft601_clk
    K18                  IBUF (Prop_ibuf_I_O)         1.353    11.353 r  ft601_clk_IBUF_inst/O
                         net (fo=1, routed)           1.620    12.974    ft601_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    13.051 r  ft601_clk_IBUF_BUFG_inst/O
                         net (fo=6759, routed)        1.304    14.354    i_pcileech_com/i_pcileech_ft601/CLK
    OLOGIC_X0Y127        FDSE                                         r  i_pcileech_com/i_pcileech_ft601/FT601_DATA_OUT_reg[0][26]/C
                         clock pessimism              0.000    14.354    
                         clock uncertainty           -0.035    14.319    
    OLOGIC_X0Y127        FDSE (Setup_fdse_C_D)       -0.707    13.612    i_pcileech_com/i_pcileech_ft601/FT601_DATA_OUT_reg[0][26]
  -------------------------------------------------------------------
                         required time                         13.612    
                         arrival time                         -12.919    
  -------------------------------------------------------------------
                         slack                                  0.693    

Slack (MET) :             0.715ns  (required time - arrival time)
  Source:                 ft601_txe_n
                            (input port clocked by net_ft601_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_pcileech_com/i_pcileech_ft601/FT601_DATA_OUT_reg[0][25]/D
                            (rising edge-triggered cell FDSE clocked by net_ft601_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             net_ft601_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (net_ft601_clk rise@10.000ns - net_ft601_clk rise@0.000ns)
  Data Path Delay:        5.903ns  (logic 2.088ns (35.372%)  route 3.815ns (64.628%))
  Logic Levels:           5  (IBUF=1 LUT2=1 LUT3=1 LUT5=1 LUT6=1)
  Input Delay:            7.000ns
  Clock Path Skew:        4.360ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.360ns = ( 14.360 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock net_ft601_clk rise edge)
                                                      0.000     0.000 r  
                         input delay                  7.000     7.000    
    AA19                                              0.000     7.000 f  ft601_txe_n (IN)
                         net (fo=0)                   0.000     7.000    ft601_txe_n
    AA19                 IBUF (Prop_ibuf_I_O)         1.482     8.482 f  ft601_txe_n_IBUF_inst/O
                         net (fo=4, routed)           0.868     9.350    i_pcileech_com/i_pcileech_ft601/ft601_txe_n_IBUF
    SLICE_X1Y76          LUT2 (Prop_lut2_I0_O)        0.105     9.455 f  i_pcileech_com/i_pcileech_ft601/FWD_inferred_i_3/O
                         net (fo=2, routed)           0.241     9.697    i_pcileech_com/i_pcileech_ft601/FWD_inferred_i_3_n_0
    SLICE_X1Y78          LUT6 (Prop_lut6_I1_O)        0.105     9.802 r  i_pcileech_com/i_pcileech_ft601/FWD_inferred_i_1/O
                         net (fo=12, routed)          0.669    10.470    i_pcileech_com/i_pcileech_ft601/FWD
    SLICE_X1Y86          LUT5 (Prop_lut5_I1_O)        0.128    10.598 r  i_pcileech_com/i_pcileech_ft601/FT601_DATA_OUT[0][31]_i_3/O
                         net (fo=32, routed)          0.986    11.585    i_pcileech_com/i_pcileech_ft601/FT601_DATA_OUT[0][31]_i_3_n_0
    SLICE_X5Y111         LUT3 (Prop_lut3_I1_O)        0.268    11.853 r  i_pcileech_com/i_pcileech_ft601/FT601_DATA_OUT[0][25]_i_1/O
                         net (fo=1, routed)           1.051    12.903    i_pcileech_com/i_pcileech_ft601/FT601_DATA_OUT[0][25]_i_1_n_0
    OLOGIC_X0Y135        FDSE                                         r  i_pcileech_com/i_pcileech_ft601/FT601_DATA_OUT_reg[0][25]/D
  -------------------------------------------------------------------    -------------------

                         (clock net_ft601_clk rise edge)
                                                     10.000    10.000 r  
    K18                                               0.000    10.000 r  ft601_clk (IN)
                         net (fo=0)                   0.000    10.000    ft601_clk
    K18                  IBUF (Prop_ibuf_I_O)         1.353    11.353 r  ft601_clk_IBUF_inst/O
                         net (fo=1, routed)           1.620    12.974    ft601_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    13.051 r  ft601_clk_IBUF_BUFG_inst/O
                         net (fo=6759, routed)        1.310    14.360    i_pcileech_com/i_pcileech_ft601/CLK
    OLOGIC_X0Y135        FDSE                                         r  i_pcileech_com/i_pcileech_ft601/FT601_DATA_OUT_reg[0][25]/C
                         clock pessimism              0.000    14.360    
                         clock uncertainty           -0.035    14.325    
    OLOGIC_X0Y135        FDSE (Setup_fdse_C_D)       -0.707    13.618    i_pcileech_com/i_pcileech_ft601/FT601_DATA_OUT_reg[0][25]
  -------------------------------------------------------------------
                         required time                         13.618    
                         arrival time                         -12.903    
  -------------------------------------------------------------------
                         slack                                  0.715    

Slack (MET) :             0.756ns  (required time - arrival time)
  Source:                 i_pcileech_com/i_pcileech_ft601/OE_reg/C
                            (rising edge-triggered cell FDRE clocked by net_ft601_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ft601_data[9]
                            (output port clocked by net_ft601_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             net_ft601_clk
  Path Type:              Max at Slow Process Corner
  Requirement:            20.000ns  (net_ft601_clk rise@20.000ns - net_ft601_clk rise@0.000ns)
  Data Path Delay:        13.558ns  (logic 3.278ns (24.176%)  route 10.280ns (75.824%))
  Logic Levels:           2  (LUT1=1 OBUFT=1)
  Output Delay:           1.000ns
  Clock Path Skew:        -4.651ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 10.000 - 10.000 ) 
    Source Clock Delay      (SCD):    4.651ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock net_ft601_clk rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  ft601_clk (IN)
                         net (fo=0)                   0.000     0.000    ft601_clk
    K18                  IBUF (Prop_ibuf_I_O)         1.419     1.419 r  ft601_clk_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.128    ft601_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.209 r  ft601_clk_IBUF_BUFG_inst/O
                         net (fo=6759, routed)        1.442     4.651    i_pcileech_com/i_pcileech_ft601/CLK
    SLICE_X0Y75          FDRE                                         r  i_pcileech_com/i_pcileech_ft601/OE_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y75          FDRE (Prop_fdre_C_Q)         0.379     5.030 r  i_pcileech_com/i_pcileech_ft601/OE_reg/Q
                         net (fo=5, routed)           2.597     7.627    i_pcileech_com/i_pcileech_ft601/OE
    SLICE_X0Y72          LUT1 (Prop_lut1_I0_O)        0.105     7.732 f  i_pcileech_com/i_pcileech_ft601/ft601_be_OBUFT[3]_inst_i_1/O
                         net (fo=36, routed)          7.683    15.415    ft601_data_IOBUF[9]_inst/T
    L20                  OBUFT (TriStatE_obuft_T_O)
                                                      2.794    18.209 r  ft601_data_IOBUF[9]_inst/OBUFT/O
                         net (fo=1, unset)            0.000    18.209    ft601_data[9]
    L20                                                               r  ft601_data[9] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock net_ft601_clk rise edge)
                                                     20.000    20.000 r  
                         clock pessimism              0.000    20.000    
                         clock uncertainty           -0.035    19.965    
                         output delay                -1.000    18.965    
  -------------------------------------------------------------------
                         required time                         18.965    
                         arrival time                         -18.209    
  -------------------------------------------------------------------
                         slack                                  0.756    

Slack (MET) :             0.851ns  (required time - arrival time)
  Source:                 i_pcileech_com/i_pcileech_ft601/OE_reg/C
                            (rising edge-triggered cell FDRE clocked by net_ft601_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ft601_data[14]
                            (output port clocked by net_ft601_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             net_ft601_clk
  Path Type:              Max at Slow Process Corner
  Requirement:            20.000ns  (net_ft601_clk rise@20.000ns - net_ft601_clk rise@0.000ns)
  Data Path Delay:        13.462ns  (logic 3.301ns (24.521%)  route 10.161ns (75.479%))
  Logic Levels:           2  (LUT1=1 OBUFT=1)
  Output Delay:           1.000ns
  Clock Path Skew:        -4.651ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 10.000 - 10.000 ) 
    Source Clock Delay      (SCD):    4.651ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock net_ft601_clk rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  ft601_clk (IN)
                         net (fo=0)                   0.000     0.000    ft601_clk
    K18                  IBUF (Prop_ibuf_I_O)         1.419     1.419 r  ft601_clk_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.128    ft601_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.209 r  ft601_clk_IBUF_BUFG_inst/O
                         net (fo=6759, routed)        1.442     4.651    i_pcileech_com/i_pcileech_ft601/CLK
    SLICE_X0Y75          FDRE                                         r  i_pcileech_com/i_pcileech_ft601/OE_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y75          FDRE (Prop_fdre_C_Q)         0.379     5.030 r  i_pcileech_com/i_pcileech_ft601/OE_reg/Q
                         net (fo=5, routed)           2.597     7.627    i_pcileech_com/i_pcileech_ft601/OE
    SLICE_X0Y72          LUT1 (Prop_lut1_I0_O)        0.105     7.732 f  i_pcileech_com/i_pcileech_ft601/ft601_be_OBUFT[3]_inst_i_1/O
                         net (fo=36, routed)          7.564    15.296    ft601_data_IOBUF[14]_inst/T
    N22                  OBUFT (TriStatE_obuft_T_O)
                                                      2.817    18.113 r  ft601_data_IOBUF[14]_inst/OBUFT/O
                         net (fo=1, unset)            0.000    18.113    ft601_data[14]
    N22                                                               r  ft601_data[14] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock net_ft601_clk rise edge)
                                                     20.000    20.000 r  
                         clock pessimism              0.000    20.000    
                         clock uncertainty           -0.035    19.965    
                         output delay                -1.000    18.965    
  -------------------------------------------------------------------
                         required time                         18.965    
                         arrival time                         -18.113    
  -------------------------------------------------------------------
                         slack                                  0.851    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by net_ft601_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMD64E clocked by net_ft601_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             net_ft601_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (net_ft601_clk rise@0.000ns - net_ft601_clk rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.141ns (47.514%)  route 0.156ns (52.486%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock net_ft601_clk rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  ft601_clk (IN)
                         net (fo=0)                   0.000     0.000    ft601_clk
    K18                  IBUF (Prop_ibuf_I_O)         0.256     0.256 r  ft601_clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.896    ft601_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.922 r  ft601_clk_IBUF_BUFG_inst/O
                         net (fo=6759, routed)        0.562     1.484    <hidden>
    SLICE_X36Y110        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y110        FDRE (Prop_fdre_C_Q)         0.141     1.625 r  <hidden>
                         net (fo=320, routed)         0.156     1.781    <hidden>
    SLICE_X38Y110        RAMD64E                                      r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock net_ft601_clk rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  ft601_clk (IN)
                         net (fo=0)                   0.000     0.000    ft601_clk
    K18                  IBUF (Prop_ibuf_I_O)         0.444     0.444 r  ft601_clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.139    ft601_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.168 r  ft601_clk_IBUF_BUFG_inst/O
                         net (fo=6759, routed)        0.832     1.999    <hidden>
    SLICE_X38Y110        RAMD64E                                      r  <hidden>
                         clock pessimism             -0.479     1.520    
    SLICE_X38Y110        RAMD64E (Hold_ramd64e_CLK_WADR4)
                                                      0.200     1.720    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.720    
                         arrival time                           1.781    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by net_ft601_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMD64E clocked by net_ft601_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             net_ft601_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (net_ft601_clk rise@0.000ns - net_ft601_clk rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.141ns (47.514%)  route 0.156ns (52.486%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock net_ft601_clk rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  ft601_clk (IN)
                         net (fo=0)                   0.000     0.000    ft601_clk
    K18                  IBUF (Prop_ibuf_I_O)         0.256     0.256 r  ft601_clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.896    ft601_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.922 r  ft601_clk_IBUF_BUFG_inst/O
                         net (fo=6759, routed)        0.562     1.484    <hidden>
    SLICE_X36Y110        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y110        FDRE (Prop_fdre_C_Q)         0.141     1.625 r  <hidden>
                         net (fo=320, routed)         0.156     1.781    <hidden>
    SLICE_X38Y110        RAMD64E                                      r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock net_ft601_clk rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  ft601_clk (IN)
                         net (fo=0)                   0.000     0.000    ft601_clk
    K18                  IBUF (Prop_ibuf_I_O)         0.444     0.444 r  ft601_clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.139    ft601_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.168 r  ft601_clk_IBUF_BUFG_inst/O
                         net (fo=6759, routed)        0.832     1.999    <hidden>
    SLICE_X38Y110        RAMD64E                                      r  <hidden>
                         clock pessimism             -0.479     1.520    
    SLICE_X38Y110        RAMD64E (Hold_ramd64e_CLK_WADR4)
                                                      0.200     1.720    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.720    
                         arrival time                           1.781    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by net_ft601_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMD64E clocked by net_ft601_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             net_ft601_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (net_ft601_clk rise@0.000ns - net_ft601_clk rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.141ns (47.514%)  route 0.156ns (52.486%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock net_ft601_clk rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  ft601_clk (IN)
                         net (fo=0)                   0.000     0.000    ft601_clk
    K18                  IBUF (Prop_ibuf_I_O)         0.256     0.256 r  ft601_clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.896    ft601_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.922 r  ft601_clk_IBUF_BUFG_inst/O
                         net (fo=6759, routed)        0.562     1.484    <hidden>
    SLICE_X36Y110        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y110        FDRE (Prop_fdre_C_Q)         0.141     1.625 r  <hidden>
                         net (fo=320, routed)         0.156     1.781    <hidden>
    SLICE_X38Y110        RAMD64E                                      r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock net_ft601_clk rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  ft601_clk (IN)
                         net (fo=0)                   0.000     0.000    ft601_clk
    K18                  IBUF (Prop_ibuf_I_O)         0.444     0.444 r  ft601_clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.139    ft601_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.168 r  ft601_clk_IBUF_BUFG_inst/O
                         net (fo=6759, routed)        0.832     1.999    <hidden>
    SLICE_X38Y110        RAMD64E                                      r  <hidden>
                         clock pessimism             -0.479     1.520    
    SLICE_X38Y110        RAMD64E (Hold_ramd64e_CLK_WADR4)
                                                      0.200     1.720    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.720    
                         arrival time                           1.781    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by net_ft601_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMD64E clocked by net_ft601_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             net_ft601_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (net_ft601_clk rise@0.000ns - net_ft601_clk rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.141ns (47.514%)  route 0.156ns (52.486%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock net_ft601_clk rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  ft601_clk (IN)
                         net (fo=0)                   0.000     0.000    ft601_clk
    K18                  IBUF (Prop_ibuf_I_O)         0.256     0.256 r  ft601_clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.896    ft601_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.922 r  ft601_clk_IBUF_BUFG_inst/O
                         net (fo=6759, routed)        0.562     1.484    <hidden>
    SLICE_X36Y110        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y110        FDRE (Prop_fdre_C_Q)         0.141     1.625 r  <hidden>
                         net (fo=320, routed)         0.156     1.781    <hidden>
    SLICE_X38Y110        RAMD64E                                      r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock net_ft601_clk rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  ft601_clk (IN)
                         net (fo=0)                   0.000     0.000    ft601_clk
    K18                  IBUF (Prop_ibuf_I_O)         0.444     0.444 r  ft601_clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.139    ft601_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.168 r  ft601_clk_IBUF_BUFG_inst/O
                         net (fo=6759, routed)        0.832     1.999    <hidden>
    SLICE_X38Y110        RAMD64E                                      r  <hidden>
                         clock pessimism             -0.479     1.520    
    SLICE_X38Y110        RAMD64E (Hold_ramd64e_CLK_WADR4)
                                                      0.200     1.720    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.720    
                         arrival time                           1.781    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by net_ft601_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMD64E clocked by net_ft601_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             net_ft601_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (net_ft601_clk rise@0.000ns - net_ft601_clk rise@0.000ns)
  Data Path Delay:        0.411ns  (logic 0.141ns (34.279%)  route 0.270ns (65.721%))
  Logic Levels:           0  
  Clock Path Skew:        0.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.514ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock net_ft601_clk rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  ft601_clk (IN)
                         net (fo=0)                   0.000     0.000    ft601_clk
    K18                  IBUF (Prop_ibuf_I_O)         0.256     0.256 r  ft601_clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.896    ft601_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.922 r  ft601_clk_IBUF_BUFG_inst/O
                         net (fo=6759, routed)        0.592     1.514    <hidden>
    SLICE_X79Y110        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y110        FDRE (Prop_fdre_C_Q)         0.141     1.655 r  <hidden>
                         net (fo=320, routed)         0.270     1.925    <hidden>
    SLICE_X80Y109        RAMD64E                                      r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock net_ft601_clk rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  ft601_clk (IN)
                         net (fo=0)                   0.000     0.000    ft601_clk
    K18                  IBUF (Prop_ibuf_I_O)         0.444     0.444 r  ft601_clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.139    ft601_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.168 r  ft601_clk_IBUF_BUFG_inst/O
                         net (fo=6759, routed)        0.866     2.034    <hidden>
    SLICE_X80Y109        RAMD64E                                      r  <hidden>
                         clock pessimism             -0.479     1.555    
    SLICE_X80Y109        RAMD64E (Hold_ramd64e_CLK_WADR1)
                                                      0.309     1.864    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.864    
                         arrival time                           1.925    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by net_ft601_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMD64E clocked by net_ft601_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             net_ft601_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (net_ft601_clk rise@0.000ns - net_ft601_clk rise@0.000ns)
  Data Path Delay:        0.411ns  (logic 0.141ns (34.279%)  route 0.270ns (65.721%))
  Logic Levels:           0  
  Clock Path Skew:        0.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.514ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock net_ft601_clk rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  ft601_clk (IN)
                         net (fo=0)                   0.000     0.000    ft601_clk
    K18                  IBUF (Prop_ibuf_I_O)         0.256     0.256 r  ft601_clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.896    ft601_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.922 r  ft601_clk_IBUF_BUFG_inst/O
                         net (fo=6759, routed)        0.592     1.514    <hidden>
    SLICE_X79Y110        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y110        FDRE (Prop_fdre_C_Q)         0.141     1.655 r  <hidden>
                         net (fo=320, routed)         0.270     1.925    <hidden>
    SLICE_X80Y109        RAMD64E                                      r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock net_ft601_clk rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  ft601_clk (IN)
                         net (fo=0)                   0.000     0.000    ft601_clk
    K18                  IBUF (Prop_ibuf_I_O)         0.444     0.444 r  ft601_clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.139    ft601_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.168 r  ft601_clk_IBUF_BUFG_inst/O
                         net (fo=6759, routed)        0.866     2.034    <hidden>
    SLICE_X80Y109        RAMD64E                                      r  <hidden>
                         clock pessimism             -0.479     1.555    
    SLICE_X80Y109        RAMD64E (Hold_ramd64e_CLK_WADR1)
                                                      0.309     1.864    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.864    
                         arrival time                           1.925    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by net_ft601_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMD64E clocked by net_ft601_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             net_ft601_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (net_ft601_clk rise@0.000ns - net_ft601_clk rise@0.000ns)
  Data Path Delay:        0.411ns  (logic 0.141ns (34.279%)  route 0.270ns (65.721%))
  Logic Levels:           0  
  Clock Path Skew:        0.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.514ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock net_ft601_clk rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  ft601_clk (IN)
                         net (fo=0)                   0.000     0.000    ft601_clk
    K18                  IBUF (Prop_ibuf_I_O)         0.256     0.256 r  ft601_clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.896    ft601_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.922 r  ft601_clk_IBUF_BUFG_inst/O
                         net (fo=6759, routed)        0.592     1.514    <hidden>
    SLICE_X79Y110        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y110        FDRE (Prop_fdre_C_Q)         0.141     1.655 r  <hidden>
                         net (fo=320, routed)         0.270     1.925    <hidden>
    SLICE_X80Y109        RAMD64E                                      r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock net_ft601_clk rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  ft601_clk (IN)
                         net (fo=0)                   0.000     0.000    ft601_clk
    K18                  IBUF (Prop_ibuf_I_O)         0.444     0.444 r  ft601_clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.139    ft601_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.168 r  ft601_clk_IBUF_BUFG_inst/O
                         net (fo=6759, routed)        0.866     2.034    <hidden>
    SLICE_X80Y109        RAMD64E                                      r  <hidden>
                         clock pessimism             -0.479     1.555    
    SLICE_X80Y109        RAMD64E (Hold_ramd64e_CLK_WADR1)
                                                      0.309     1.864    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.864    
                         arrival time                           1.925    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by net_ft601_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMD64E clocked by net_ft601_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             net_ft601_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (net_ft601_clk rise@0.000ns - net_ft601_clk rise@0.000ns)
  Data Path Delay:        0.411ns  (logic 0.141ns (34.279%)  route 0.270ns (65.721%))
  Logic Levels:           0  
  Clock Path Skew:        0.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.514ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock net_ft601_clk rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  ft601_clk (IN)
                         net (fo=0)                   0.000     0.000    ft601_clk
    K18                  IBUF (Prop_ibuf_I_O)         0.256     0.256 r  ft601_clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.896    ft601_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.922 r  ft601_clk_IBUF_BUFG_inst/O
                         net (fo=6759, routed)        0.592     1.514    <hidden>
    SLICE_X79Y110        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y110        FDRE (Prop_fdre_C_Q)         0.141     1.655 r  <hidden>
                         net (fo=320, routed)         0.270     1.925    <hidden>
    SLICE_X80Y109        RAMD64E                                      r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock net_ft601_clk rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  ft601_clk (IN)
                         net (fo=0)                   0.000     0.000    ft601_clk
    K18                  IBUF (Prop_ibuf_I_O)         0.444     0.444 r  ft601_clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.139    ft601_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.168 r  ft601_clk_IBUF_BUFG_inst/O
                         net (fo=6759, routed)        0.866     2.034    <hidden>
    SLICE_X80Y109        RAMD64E                                      r  <hidden>
                         clock pessimism             -0.479     1.555    
    SLICE_X80Y109        RAMD64E (Hold_ramd64e_CLK_WADR1)
                                                      0.309     1.864    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.864    
                         arrival time                           1.925    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by net_ft601_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMD64E clocked by net_ft601_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             net_ft601_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (net_ft601_clk rise@0.000ns - net_ft601_clk rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.141ns (42.802%)  route 0.188ns (57.197%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock net_ft601_clk rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  ft601_clk (IN)
                         net (fo=0)                   0.000     0.000    ft601_clk
    K18                  IBUF (Prop_ibuf_I_O)         0.256     0.256 r  ft601_clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.896    ft601_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.922 r  ft601_clk_IBUF_BUFG_inst/O
                         net (fo=6759, routed)        0.557     1.479    <hidden>
    SLICE_X61Y137        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y137        FDRE (Prop_fdre_C_Q)         0.141     1.620 r  <hidden>
                         net (fo=320, routed)         0.188     1.808    <hidden>
    SLICE_X58Y136        RAMD64E                                      r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock net_ft601_clk rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  ft601_clk (IN)
                         net (fo=0)                   0.000     0.000    ft601_clk
    K18                  IBUF (Prop_ibuf_I_O)         0.444     0.444 r  ft601_clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.139    ft601_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.168 r  ft601_clk_IBUF_BUFG_inst/O
                         net (fo=6759, routed)        0.826     1.993    <hidden>
    SLICE_X58Y136        RAMD64E                                      r  <hidden>
                         clock pessimism             -0.500     1.493    
    SLICE_X58Y136        RAMD64E (Hold_ramd64e_CLK_WADR2)
                                                      0.254     1.747    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.747    
                         arrival time                           1.808    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by net_ft601_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMD64E clocked by net_ft601_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             net_ft601_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (net_ft601_clk rise@0.000ns - net_ft601_clk rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.141ns (42.802%)  route 0.188ns (57.197%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock net_ft601_clk rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  ft601_clk (IN)
                         net (fo=0)                   0.000     0.000    ft601_clk
    K18                  IBUF (Prop_ibuf_I_O)         0.256     0.256 r  ft601_clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.896    ft601_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.922 r  ft601_clk_IBUF_BUFG_inst/O
                         net (fo=6759, routed)        0.557     1.479    <hidden>
    SLICE_X61Y137        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y137        FDRE (Prop_fdre_C_Q)         0.141     1.620 r  <hidden>
                         net (fo=320, routed)         0.188     1.808    <hidden>
    SLICE_X58Y136        RAMD64E                                      r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock net_ft601_clk rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  ft601_clk (IN)
                         net (fo=0)                   0.000     0.000    ft601_clk
    K18                  IBUF (Prop_ibuf_I_O)         0.444     0.444 r  ft601_clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.139    ft601_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.168 r  ft601_clk_IBUF_BUFG_inst/O
                         net (fo=6759, routed)        0.826     1.993    <hidden>
    SLICE_X58Y136        RAMD64E                                      r  <hidden>
                         clock pessimism             -0.500     1.493    
    SLICE_X58Y136        RAMD64E (Hold_ramd64e_CLK_WADR2)
                                                      0.254     1.747    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.747    
                         arrival time                           1.808    
  -------------------------------------------------------------------
                         slack                                  0.061    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         net_ft601_clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { ft601_clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.170         10.000      7.830      RAMB36_X1Y28   <hidden>
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.170         10.000      7.830      RAMB36_X2Y23   <hidden>
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.170         10.000      7.830      RAMB36_X1Y25   <hidden>
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.170         10.000      7.830      RAMB36_X1Y23   <hidden>
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.170         10.000      7.830      RAMB36_X2Y17   <hidden>
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.170         10.000      7.830      RAMB36_X2Y18   <hidden>
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.170         10.000      7.830      RAMB36_X2Y16   <hidden>
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.170         10.000      7.830      RAMB36_X1Y17   <hidden>
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.170         10.000      7.830      RAMB36_X2Y15   <hidden>
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.170         10.000      7.830      RAMB36_X1Y16   <hidden>
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.130         5.000       3.870      SLICE_X74Y118  <hidden>
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.130         5.000       3.870      SLICE_X74Y118  <hidden>
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.130         5.000       3.870      SLICE_X74Y118  <hidden>
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.130         5.000       3.870      SLICE_X74Y118  <hidden>
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.130         5.000       3.870      SLICE_X74Y118  <hidden>
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.130         5.000       3.870      SLICE_X74Y118  <hidden>
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.130         5.000       3.870      SLICE_X74Y118  <hidden>
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.130         5.000       3.870      SLICE_X74Y118  <hidden>
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.130         5.000       3.870      SLICE_X80Y91   <hidden>
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.130         5.000       3.870      SLICE_X80Y91   <hidden>
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.130         5.000       3.870      SLICE_X74Y118  <hidden>
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.130         5.000       3.870      SLICE_X74Y118  <hidden>
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.130         5.000       3.870      SLICE_X74Y118  <hidden>
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.130         5.000       3.870      SLICE_X74Y118  <hidden>
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.130         5.000       3.870      SLICE_X74Y118  <hidden>
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.130         5.000       3.870      SLICE_X74Y118  <hidden>
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.130         5.000       3.870      SLICE_X74Y118  <hidden>
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.130         5.000       3.870      SLICE_X74Y118  <hidden>
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.130         5.000       3.870      SLICE_X80Y91   <hidden>
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.130         5.000       3.870      SLICE_X80Y91   <hidden>



---------------------------------------------------------------------------------------------------
From Clock:  pcie_sys_clk_p
  To Clock:  pcie_sys_clk_p

Setup :            0  Failing Endpoints,  Worst Slack        7.918ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.215ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.146ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.918ns  (required time - arrival time)
  Source:                 i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by pcie_sys_clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by pcie_sys_clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             pcie_sys_clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (pcie_sys_clk_p rise@10.000ns - pcie_sys_clk_p rise@0.000ns)
  Data Path Delay:        2.074ns  (logic 1.679ns (80.937%)  route 0.395ns (19.063%))
  Logic Levels:           8  (CARRY4=7 LUT1=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.645ns = ( 12.645 - 10.000 ) 
    Source Clock Delay      (SCD):    3.777ns
    Clock Pessimism Removal (CPR):    1.101ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_sys_clk_p rise edge)
                                                      0.000     0.000 r  
    F10                                               0.000     0.000 r  pcie_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pcie_clk_p
    F10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  pcie_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    i_pcileech_pcie_a7/pcie_clk_p_IBUF
    IBUFDS_GTE2_X0Y3     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  i_pcileech_pcie_a7/refclk_ibuf/O
                         net (fo=28, routed)          1.422     3.777    i_pcileech_pcie_a7/pcie_clk_c
    SLICE_X65Y157        FDRE                                         r  i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y157        FDRE (Prop_fdre_C_Q)         0.379     4.156 f  i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[0]/Q
                         net (fo=1, routed)           0.395     4.552    i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg_n_0_[0]
    SLICE_X65Y157        LUT1 (Prop_lut1_I0_O)        0.105     4.657 r  i_pcileech_pcie_a7/tickcount64_pcie_refclk[0]_i_2/O
                         net (fo=1, routed)           0.000     4.657    i_pcileech_pcie_a7/tickcount64_pcie_refclk[0]_i_2_n_0
    SLICE_X65Y157        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     5.097 r  i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.097    i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[0]_i_1_n_0
    SLICE_X65Y158        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.195 r  i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.195    i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[4]_i_1_n_0
    SLICE_X65Y159        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.293 r  i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.293    i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[8]_i_1_n_0
    SLICE_X65Y160        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.391 r  i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.391    i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[12]_i_1_n_0
    SLICE_X65Y161        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.489 r  i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.489    i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[16]_i_1_n_0
    SLICE_X65Y162        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.587 r  i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.587    i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[20]_i_1_n_0
    SLICE_X65Y163        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     5.852 r  i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000     5.852    i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[24]_i_1_n_6
    SLICE_X65Y163        FDRE                                         r  i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock pcie_sys_clk_p rise edge)
                                                     10.000    10.000 r  
    F10                                               0.000    10.000 r  pcie_clk_p (IN)
                         net (fo=0)                   0.000    10.000    pcie_clk_p
    F10                  IBUF (Prop_ibuf_I_O)         0.000    10.000 r  pcie_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000    10.000    i_pcileech_pcie_a7/pcie_clk_p_IBUF
    IBUFDS_GTE2_X0Y3     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418    11.418 r  i_pcileech_pcie_a7/refclk_ibuf/O
                         net (fo=28, routed)          1.227    12.645    i_pcileech_pcie_a7/pcie_clk_c
    SLICE_X65Y163        FDRE                                         r  i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[25]/C
                         clock pessimism              1.101    13.746    
                         clock uncertainty           -0.035    13.711    
    SLICE_X65Y163        FDRE (Setup_fdre_C_D)        0.059    13.770    i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[25]
  -------------------------------------------------------------------
                         required time                         13.770    
                         arrival time                          -5.852    
  -------------------------------------------------------------------
                         slack                                  7.918    

Slack (MET) :             8.002ns  (required time - arrival time)
  Source:                 i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by pcie_sys_clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by pcie_sys_clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             pcie_sys_clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (pcie_sys_clk_p rise@10.000ns - pcie_sys_clk_p rise@0.000ns)
  Data Path Delay:        1.990ns  (logic 1.595ns (80.133%)  route 0.395ns (19.867%))
  Logic Levels:           8  (CARRY4=7 LUT1=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.645ns = ( 12.645 - 10.000 ) 
    Source Clock Delay      (SCD):    3.777ns
    Clock Pessimism Removal (CPR):    1.101ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_sys_clk_p rise edge)
                                                      0.000     0.000 r  
    F10                                               0.000     0.000 r  pcie_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pcie_clk_p
    F10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  pcie_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    i_pcileech_pcie_a7/pcie_clk_p_IBUF
    IBUFDS_GTE2_X0Y3     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  i_pcileech_pcie_a7/refclk_ibuf/O
                         net (fo=28, routed)          1.422     3.777    i_pcileech_pcie_a7/pcie_clk_c
    SLICE_X65Y157        FDRE                                         r  i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y157        FDRE (Prop_fdre_C_Q)         0.379     4.156 f  i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[0]/Q
                         net (fo=1, routed)           0.395     4.552    i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg_n_0_[0]
    SLICE_X65Y157        LUT1 (Prop_lut1_I0_O)        0.105     4.657 r  i_pcileech_pcie_a7/tickcount64_pcie_refclk[0]_i_2/O
                         net (fo=1, routed)           0.000     4.657    i_pcileech_pcie_a7/tickcount64_pcie_refclk[0]_i_2_n_0
    SLICE_X65Y157        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     5.097 r  i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.097    i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[0]_i_1_n_0
    SLICE_X65Y158        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.195 r  i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.195    i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[4]_i_1_n_0
    SLICE_X65Y159        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.293 r  i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.293    i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[8]_i_1_n_0
    SLICE_X65Y160        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.391 r  i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.391    i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[12]_i_1_n_0
    SLICE_X65Y161        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.489 r  i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.489    i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[16]_i_1_n_0
    SLICE_X65Y162        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.587 r  i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.587    i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[20]_i_1_n_0
    SLICE_X65Y163        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.181     5.768 r  i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000     5.768    i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[24]_i_1_n_7
    SLICE_X65Y163        FDRE                                         r  i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock pcie_sys_clk_p rise edge)
                                                     10.000    10.000 r  
    F10                                               0.000    10.000 r  pcie_clk_p (IN)
                         net (fo=0)                   0.000    10.000    pcie_clk_p
    F10                  IBUF (Prop_ibuf_I_O)         0.000    10.000 r  pcie_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000    10.000    i_pcileech_pcie_a7/pcie_clk_p_IBUF
    IBUFDS_GTE2_X0Y3     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418    11.418 r  i_pcileech_pcie_a7/refclk_ibuf/O
                         net (fo=28, routed)          1.227    12.645    i_pcileech_pcie_a7/pcie_clk_c
    SLICE_X65Y163        FDRE                                         r  i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[24]/C
                         clock pessimism              1.101    13.746    
                         clock uncertainty           -0.035    13.711    
    SLICE_X65Y163        FDRE (Setup_fdre_C_D)        0.059    13.770    i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[24]
  -------------------------------------------------------------------
                         required time                         13.770    
                         arrival time                          -5.768    
  -------------------------------------------------------------------
                         slack                                  8.002    

Slack (MET) :             8.017ns  (required time - arrival time)
  Source:                 i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by pcie_sys_clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by pcie_sys_clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             pcie_sys_clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (pcie_sys_clk_p rise@10.000ns - pcie_sys_clk_p rise@0.000ns)
  Data Path Delay:        1.976ns  (logic 1.581ns (79.992%)  route 0.395ns (20.008%))
  Logic Levels:           7  (CARRY4=6 LUT1=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.646ns = ( 12.646 - 10.000 ) 
    Source Clock Delay      (SCD):    3.777ns
    Clock Pessimism Removal (CPR):    1.101ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_sys_clk_p rise edge)
                                                      0.000     0.000 r  
    F10                                               0.000     0.000 r  pcie_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pcie_clk_p
    F10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  pcie_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    i_pcileech_pcie_a7/pcie_clk_p_IBUF
    IBUFDS_GTE2_X0Y3     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  i_pcileech_pcie_a7/refclk_ibuf/O
                         net (fo=28, routed)          1.422     3.777    i_pcileech_pcie_a7/pcie_clk_c
    SLICE_X65Y157        FDRE                                         r  i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y157        FDRE (Prop_fdre_C_Q)         0.379     4.156 f  i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[0]/Q
                         net (fo=1, routed)           0.395     4.552    i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg_n_0_[0]
    SLICE_X65Y157        LUT1 (Prop_lut1_I0_O)        0.105     4.657 r  i_pcileech_pcie_a7/tickcount64_pcie_refclk[0]_i_2/O
                         net (fo=1, routed)           0.000     4.657    i_pcileech_pcie_a7/tickcount64_pcie_refclk[0]_i_2_n_0
    SLICE_X65Y157        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     5.097 r  i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.097    i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[0]_i_1_n_0
    SLICE_X65Y158        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.195 r  i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.195    i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[4]_i_1_n_0
    SLICE_X65Y159        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.293 r  i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.293    i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[8]_i_1_n_0
    SLICE_X65Y160        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.391 r  i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.391    i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[12]_i_1_n_0
    SLICE_X65Y161        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.489 r  i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.489    i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[16]_i_1_n_0
    SLICE_X65Y162        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     5.754 r  i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000     5.754    i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[20]_i_1_n_6
    SLICE_X65Y162        FDRE                                         r  i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock pcie_sys_clk_p rise edge)
                                                     10.000    10.000 r  
    F10                                               0.000    10.000 r  pcie_clk_p (IN)
                         net (fo=0)                   0.000    10.000    pcie_clk_p
    F10                  IBUF (Prop_ibuf_I_O)         0.000    10.000 r  pcie_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000    10.000    i_pcileech_pcie_a7/pcie_clk_p_IBUF
    IBUFDS_GTE2_X0Y3     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418    11.418 r  i_pcileech_pcie_a7/refclk_ibuf/O
                         net (fo=28, routed)          1.228    12.646    i_pcileech_pcie_a7/pcie_clk_c
    SLICE_X65Y162        FDRE                                         r  i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[21]/C
                         clock pessimism              1.101    13.747    
                         clock uncertainty           -0.035    13.712    
    SLICE_X65Y162        FDRE (Setup_fdre_C_D)        0.059    13.771    i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[21]
  -------------------------------------------------------------------
                         required time                         13.771    
                         arrival time                          -5.754    
  -------------------------------------------------------------------
                         slack                                  8.017    

Slack (MET) :             8.022ns  (required time - arrival time)
  Source:                 i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by pcie_sys_clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by pcie_sys_clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             pcie_sys_clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (pcie_sys_clk_p rise@10.000ns - pcie_sys_clk_p rise@0.000ns)
  Data Path Delay:        1.971ns  (logic 1.576ns (79.941%)  route 0.395ns (20.059%))
  Logic Levels:           7  (CARRY4=6 LUT1=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.646ns = ( 12.646 - 10.000 ) 
    Source Clock Delay      (SCD):    3.777ns
    Clock Pessimism Removal (CPR):    1.101ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_sys_clk_p rise edge)
                                                      0.000     0.000 r  
    F10                                               0.000     0.000 r  pcie_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pcie_clk_p
    F10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  pcie_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    i_pcileech_pcie_a7/pcie_clk_p_IBUF
    IBUFDS_GTE2_X0Y3     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  i_pcileech_pcie_a7/refclk_ibuf/O
                         net (fo=28, routed)          1.422     3.777    i_pcileech_pcie_a7/pcie_clk_c
    SLICE_X65Y157        FDRE                                         r  i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y157        FDRE (Prop_fdre_C_Q)         0.379     4.156 f  i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[0]/Q
                         net (fo=1, routed)           0.395     4.552    i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg_n_0_[0]
    SLICE_X65Y157        LUT1 (Prop_lut1_I0_O)        0.105     4.657 r  i_pcileech_pcie_a7/tickcount64_pcie_refclk[0]_i_2/O
                         net (fo=1, routed)           0.000     4.657    i_pcileech_pcie_a7/tickcount64_pcie_refclk[0]_i_2_n_0
    SLICE_X65Y157        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     5.097 r  i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.097    i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[0]_i_1_n_0
    SLICE_X65Y158        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.195 r  i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.195    i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[4]_i_1_n_0
    SLICE_X65Y159        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.293 r  i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.293    i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[8]_i_1_n_0
    SLICE_X65Y160        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.391 r  i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.391    i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[12]_i_1_n_0
    SLICE_X65Y161        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.489 r  i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.489    i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[16]_i_1_n_0
    SLICE_X65Y162        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260     5.749 r  i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     5.749    i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[20]_i_1_n_4
    SLICE_X65Y162        FDRE                                         r  i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock pcie_sys_clk_p rise edge)
                                                     10.000    10.000 r  
    F10                                               0.000    10.000 r  pcie_clk_p (IN)
                         net (fo=0)                   0.000    10.000    pcie_clk_p
    F10                  IBUF (Prop_ibuf_I_O)         0.000    10.000 r  pcie_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000    10.000    i_pcileech_pcie_a7/pcie_clk_p_IBUF
    IBUFDS_GTE2_X0Y3     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418    11.418 r  i_pcileech_pcie_a7/refclk_ibuf/O
                         net (fo=28, routed)          1.228    12.646    i_pcileech_pcie_a7/pcie_clk_c
    SLICE_X65Y162        FDRE                                         r  i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[23]/C
                         clock pessimism              1.101    13.747    
                         clock uncertainty           -0.035    13.712    
    SLICE_X65Y162        FDRE (Setup_fdre_C_D)        0.059    13.771    i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[23]
  -------------------------------------------------------------------
                         required time                         13.771    
                         arrival time                          -5.749    
  -------------------------------------------------------------------
                         slack                                  8.022    

Slack (MET) :             8.082ns  (required time - arrival time)
  Source:                 i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by pcie_sys_clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by pcie_sys_clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             pcie_sys_clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (pcie_sys_clk_p rise@10.000ns - pcie_sys_clk_p rise@0.000ns)
  Data Path Delay:        1.911ns  (logic 1.516ns (79.312%)  route 0.395ns (20.688%))
  Logic Levels:           7  (CARRY4=6 LUT1=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.646ns = ( 12.646 - 10.000 ) 
    Source Clock Delay      (SCD):    3.777ns
    Clock Pessimism Removal (CPR):    1.101ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_sys_clk_p rise edge)
                                                      0.000     0.000 r  
    F10                                               0.000     0.000 r  pcie_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pcie_clk_p
    F10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  pcie_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    i_pcileech_pcie_a7/pcie_clk_p_IBUF
    IBUFDS_GTE2_X0Y3     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  i_pcileech_pcie_a7/refclk_ibuf/O
                         net (fo=28, routed)          1.422     3.777    i_pcileech_pcie_a7/pcie_clk_c
    SLICE_X65Y157        FDRE                                         r  i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y157        FDRE (Prop_fdre_C_Q)         0.379     4.156 f  i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[0]/Q
                         net (fo=1, routed)           0.395     4.552    i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg_n_0_[0]
    SLICE_X65Y157        LUT1 (Prop_lut1_I0_O)        0.105     4.657 r  i_pcileech_pcie_a7/tickcount64_pcie_refclk[0]_i_2/O
                         net (fo=1, routed)           0.000     4.657    i_pcileech_pcie_a7/tickcount64_pcie_refclk[0]_i_2_n_0
    SLICE_X65Y157        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     5.097 r  i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.097    i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[0]_i_1_n_0
    SLICE_X65Y158        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.195 r  i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.195    i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[4]_i_1_n_0
    SLICE_X65Y159        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.293 r  i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.293    i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[8]_i_1_n_0
    SLICE_X65Y160        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.391 r  i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.391    i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[12]_i_1_n_0
    SLICE_X65Y161        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.489 r  i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.489    i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[16]_i_1_n_0
    SLICE_X65Y162        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.200     5.689 r  i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     5.689    i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[20]_i_1_n_5
    SLICE_X65Y162        FDRE                                         r  i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock pcie_sys_clk_p rise edge)
                                                     10.000    10.000 r  
    F10                                               0.000    10.000 r  pcie_clk_p (IN)
                         net (fo=0)                   0.000    10.000    pcie_clk_p
    F10                  IBUF (Prop_ibuf_I_O)         0.000    10.000 r  pcie_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000    10.000    i_pcileech_pcie_a7/pcie_clk_p_IBUF
    IBUFDS_GTE2_X0Y3     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418    11.418 r  i_pcileech_pcie_a7/refclk_ibuf/O
                         net (fo=28, routed)          1.228    12.646    i_pcileech_pcie_a7/pcie_clk_c
    SLICE_X65Y162        FDRE                                         r  i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[22]/C
                         clock pessimism              1.101    13.747    
                         clock uncertainty           -0.035    13.712    
    SLICE_X65Y162        FDRE (Setup_fdre_C_D)        0.059    13.771    i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[22]
  -------------------------------------------------------------------
                         required time                         13.771    
                         arrival time                          -5.689    
  -------------------------------------------------------------------
                         slack                                  8.082    

Slack (MET) :             8.101ns  (required time - arrival time)
  Source:                 i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by pcie_sys_clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by pcie_sys_clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             pcie_sys_clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (pcie_sys_clk_p rise@10.000ns - pcie_sys_clk_p rise@0.000ns)
  Data Path Delay:        1.892ns  (logic 1.497ns (79.104%)  route 0.395ns (20.896%))
  Logic Levels:           7  (CARRY4=6 LUT1=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.646ns = ( 12.646 - 10.000 ) 
    Source Clock Delay      (SCD):    3.777ns
    Clock Pessimism Removal (CPR):    1.101ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_sys_clk_p rise edge)
                                                      0.000     0.000 r  
    F10                                               0.000     0.000 r  pcie_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pcie_clk_p
    F10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  pcie_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    i_pcileech_pcie_a7/pcie_clk_p_IBUF
    IBUFDS_GTE2_X0Y3     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  i_pcileech_pcie_a7/refclk_ibuf/O
                         net (fo=28, routed)          1.422     3.777    i_pcileech_pcie_a7/pcie_clk_c
    SLICE_X65Y157        FDRE                                         r  i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y157        FDRE (Prop_fdre_C_Q)         0.379     4.156 f  i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[0]/Q
                         net (fo=1, routed)           0.395     4.552    i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg_n_0_[0]
    SLICE_X65Y157        LUT1 (Prop_lut1_I0_O)        0.105     4.657 r  i_pcileech_pcie_a7/tickcount64_pcie_refclk[0]_i_2/O
                         net (fo=1, routed)           0.000     4.657    i_pcileech_pcie_a7/tickcount64_pcie_refclk[0]_i_2_n_0
    SLICE_X65Y157        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     5.097 r  i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.097    i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[0]_i_1_n_0
    SLICE_X65Y158        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.195 r  i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.195    i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[4]_i_1_n_0
    SLICE_X65Y159        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.293 r  i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.293    i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[8]_i_1_n_0
    SLICE_X65Y160        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.391 r  i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.391    i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[12]_i_1_n_0
    SLICE_X65Y161        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.489 r  i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.489    i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[16]_i_1_n_0
    SLICE_X65Y162        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.181     5.670 r  i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     5.670    i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[20]_i_1_n_7
    SLICE_X65Y162        FDRE                                         r  i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock pcie_sys_clk_p rise edge)
                                                     10.000    10.000 r  
    F10                                               0.000    10.000 r  pcie_clk_p (IN)
                         net (fo=0)                   0.000    10.000    pcie_clk_p
    F10                  IBUF (Prop_ibuf_I_O)         0.000    10.000 r  pcie_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000    10.000    i_pcileech_pcie_a7/pcie_clk_p_IBUF
    IBUFDS_GTE2_X0Y3     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418    11.418 r  i_pcileech_pcie_a7/refclk_ibuf/O
                         net (fo=28, routed)          1.228    12.646    i_pcileech_pcie_a7/pcie_clk_c
    SLICE_X65Y162        FDRE                                         r  i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[20]/C
                         clock pessimism              1.101    13.747    
                         clock uncertainty           -0.035    13.712    
    SLICE_X65Y162        FDRE (Setup_fdre_C_D)        0.059    13.771    i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[20]
  -------------------------------------------------------------------
                         required time                         13.771    
                         arrival time                          -5.670    
  -------------------------------------------------------------------
                         slack                                  8.101    

Slack (MET) :             8.115ns  (required time - arrival time)
  Source:                 i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by pcie_sys_clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by pcie_sys_clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             pcie_sys_clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (pcie_sys_clk_p rise@10.000ns - pcie_sys_clk_p rise@0.000ns)
  Data Path Delay:        1.878ns  (logic 1.483ns (78.948%)  route 0.395ns (21.052%))
  Logic Levels:           6  (CARRY4=5 LUT1=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.646ns = ( 12.646 - 10.000 ) 
    Source Clock Delay      (SCD):    3.777ns
    Clock Pessimism Removal (CPR):    1.101ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_sys_clk_p rise edge)
                                                      0.000     0.000 r  
    F10                                               0.000     0.000 r  pcie_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pcie_clk_p
    F10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  pcie_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    i_pcileech_pcie_a7/pcie_clk_p_IBUF
    IBUFDS_GTE2_X0Y3     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  i_pcileech_pcie_a7/refclk_ibuf/O
                         net (fo=28, routed)          1.422     3.777    i_pcileech_pcie_a7/pcie_clk_c
    SLICE_X65Y157        FDRE                                         r  i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y157        FDRE (Prop_fdre_C_Q)         0.379     4.156 f  i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[0]/Q
                         net (fo=1, routed)           0.395     4.552    i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg_n_0_[0]
    SLICE_X65Y157        LUT1 (Prop_lut1_I0_O)        0.105     4.657 r  i_pcileech_pcie_a7/tickcount64_pcie_refclk[0]_i_2/O
                         net (fo=1, routed)           0.000     4.657    i_pcileech_pcie_a7/tickcount64_pcie_refclk[0]_i_2_n_0
    SLICE_X65Y157        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     5.097 r  i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.097    i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[0]_i_1_n_0
    SLICE_X65Y158        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.195 r  i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.195    i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[4]_i_1_n_0
    SLICE_X65Y159        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.293 r  i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.293    i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[8]_i_1_n_0
    SLICE_X65Y160        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.391 r  i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.391    i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[12]_i_1_n_0
    SLICE_X65Y161        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     5.656 r  i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     5.656    i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[16]_i_1_n_6
    SLICE_X65Y161        FDRE                                         r  i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock pcie_sys_clk_p rise edge)
                                                     10.000    10.000 r  
    F10                                               0.000    10.000 r  pcie_clk_p (IN)
                         net (fo=0)                   0.000    10.000    pcie_clk_p
    F10                  IBUF (Prop_ibuf_I_O)         0.000    10.000 r  pcie_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000    10.000    i_pcileech_pcie_a7/pcie_clk_p_IBUF
    IBUFDS_GTE2_X0Y3     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418    11.418 r  i_pcileech_pcie_a7/refclk_ibuf/O
                         net (fo=28, routed)          1.228    12.646    i_pcileech_pcie_a7/pcie_clk_c
    SLICE_X65Y161        FDRE                                         r  i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[17]/C
                         clock pessimism              1.101    13.747    
                         clock uncertainty           -0.035    13.712    
    SLICE_X65Y161        FDRE (Setup_fdre_C_D)        0.059    13.771    i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[17]
  -------------------------------------------------------------------
                         required time                         13.771    
                         arrival time                          -5.656    
  -------------------------------------------------------------------
                         slack                                  8.115    

Slack (MET) :             8.120ns  (required time - arrival time)
  Source:                 i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by pcie_sys_clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by pcie_sys_clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             pcie_sys_clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (pcie_sys_clk_p rise@10.000ns - pcie_sys_clk_p rise@0.000ns)
  Data Path Delay:        1.873ns  (logic 1.478ns (78.892%)  route 0.395ns (21.108%))
  Logic Levels:           6  (CARRY4=5 LUT1=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.646ns = ( 12.646 - 10.000 ) 
    Source Clock Delay      (SCD):    3.777ns
    Clock Pessimism Removal (CPR):    1.101ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_sys_clk_p rise edge)
                                                      0.000     0.000 r  
    F10                                               0.000     0.000 r  pcie_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pcie_clk_p
    F10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  pcie_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    i_pcileech_pcie_a7/pcie_clk_p_IBUF
    IBUFDS_GTE2_X0Y3     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  i_pcileech_pcie_a7/refclk_ibuf/O
                         net (fo=28, routed)          1.422     3.777    i_pcileech_pcie_a7/pcie_clk_c
    SLICE_X65Y157        FDRE                                         r  i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y157        FDRE (Prop_fdre_C_Q)         0.379     4.156 f  i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[0]/Q
                         net (fo=1, routed)           0.395     4.552    i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg_n_0_[0]
    SLICE_X65Y157        LUT1 (Prop_lut1_I0_O)        0.105     4.657 r  i_pcileech_pcie_a7/tickcount64_pcie_refclk[0]_i_2/O
                         net (fo=1, routed)           0.000     4.657    i_pcileech_pcie_a7/tickcount64_pcie_refclk[0]_i_2_n_0
    SLICE_X65Y157        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     5.097 r  i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.097    i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[0]_i_1_n_0
    SLICE_X65Y158        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.195 r  i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.195    i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[4]_i_1_n_0
    SLICE_X65Y159        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.293 r  i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.293    i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[8]_i_1_n_0
    SLICE_X65Y160        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.391 r  i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.391    i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[12]_i_1_n_0
    SLICE_X65Y161        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260     5.651 r  i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     5.651    i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[16]_i_1_n_4
    SLICE_X65Y161        FDRE                                         r  i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock pcie_sys_clk_p rise edge)
                                                     10.000    10.000 r  
    F10                                               0.000    10.000 r  pcie_clk_p (IN)
                         net (fo=0)                   0.000    10.000    pcie_clk_p
    F10                  IBUF (Prop_ibuf_I_O)         0.000    10.000 r  pcie_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000    10.000    i_pcileech_pcie_a7/pcie_clk_p_IBUF
    IBUFDS_GTE2_X0Y3     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418    11.418 r  i_pcileech_pcie_a7/refclk_ibuf/O
                         net (fo=28, routed)          1.228    12.646    i_pcileech_pcie_a7/pcie_clk_c
    SLICE_X65Y161        FDRE                                         r  i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[19]/C
                         clock pessimism              1.101    13.747    
                         clock uncertainty           -0.035    13.712    
    SLICE_X65Y161        FDRE (Setup_fdre_C_D)        0.059    13.771    i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[19]
  -------------------------------------------------------------------
                         required time                         13.771    
                         arrival time                          -5.651    
  -------------------------------------------------------------------
                         slack                                  8.120    

Slack (MET) :             8.180ns  (required time - arrival time)
  Source:                 i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by pcie_sys_clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by pcie_sys_clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             pcie_sys_clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (pcie_sys_clk_p rise@10.000ns - pcie_sys_clk_p rise@0.000ns)
  Data Path Delay:        1.813ns  (logic 1.418ns (78.194%)  route 0.395ns (21.806%))
  Logic Levels:           6  (CARRY4=5 LUT1=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.646ns = ( 12.646 - 10.000 ) 
    Source Clock Delay      (SCD):    3.777ns
    Clock Pessimism Removal (CPR):    1.101ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_sys_clk_p rise edge)
                                                      0.000     0.000 r  
    F10                                               0.000     0.000 r  pcie_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pcie_clk_p
    F10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  pcie_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    i_pcileech_pcie_a7/pcie_clk_p_IBUF
    IBUFDS_GTE2_X0Y3     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  i_pcileech_pcie_a7/refclk_ibuf/O
                         net (fo=28, routed)          1.422     3.777    i_pcileech_pcie_a7/pcie_clk_c
    SLICE_X65Y157        FDRE                                         r  i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y157        FDRE (Prop_fdre_C_Q)         0.379     4.156 f  i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[0]/Q
                         net (fo=1, routed)           0.395     4.552    i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg_n_0_[0]
    SLICE_X65Y157        LUT1 (Prop_lut1_I0_O)        0.105     4.657 r  i_pcileech_pcie_a7/tickcount64_pcie_refclk[0]_i_2/O
                         net (fo=1, routed)           0.000     4.657    i_pcileech_pcie_a7/tickcount64_pcie_refclk[0]_i_2_n_0
    SLICE_X65Y157        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     5.097 r  i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.097    i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[0]_i_1_n_0
    SLICE_X65Y158        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.195 r  i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.195    i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[4]_i_1_n_0
    SLICE_X65Y159        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.293 r  i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.293    i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[8]_i_1_n_0
    SLICE_X65Y160        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.391 r  i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.391    i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[12]_i_1_n_0
    SLICE_X65Y161        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.200     5.591 r  i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     5.591    i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[16]_i_1_n_5
    SLICE_X65Y161        FDRE                                         r  i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock pcie_sys_clk_p rise edge)
                                                     10.000    10.000 r  
    F10                                               0.000    10.000 r  pcie_clk_p (IN)
                         net (fo=0)                   0.000    10.000    pcie_clk_p
    F10                  IBUF (Prop_ibuf_I_O)         0.000    10.000 r  pcie_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000    10.000    i_pcileech_pcie_a7/pcie_clk_p_IBUF
    IBUFDS_GTE2_X0Y3     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418    11.418 r  i_pcileech_pcie_a7/refclk_ibuf/O
                         net (fo=28, routed)          1.228    12.646    i_pcileech_pcie_a7/pcie_clk_c
    SLICE_X65Y161        FDRE                                         r  i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[18]/C
                         clock pessimism              1.101    13.747    
                         clock uncertainty           -0.035    13.712    
    SLICE_X65Y161        FDRE (Setup_fdre_C_D)        0.059    13.771    i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[18]
  -------------------------------------------------------------------
                         required time                         13.771    
                         arrival time                          -5.591    
  -------------------------------------------------------------------
                         slack                                  8.180    

Slack (MET) :             8.199ns  (required time - arrival time)
  Source:                 i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by pcie_sys_clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by pcie_sys_clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             pcie_sys_clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (pcie_sys_clk_p rise@10.000ns - pcie_sys_clk_p rise@0.000ns)
  Data Path Delay:        1.794ns  (logic 1.399ns (77.963%)  route 0.395ns (22.037%))
  Logic Levels:           6  (CARRY4=5 LUT1=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.646ns = ( 12.646 - 10.000 ) 
    Source Clock Delay      (SCD):    3.777ns
    Clock Pessimism Removal (CPR):    1.101ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_sys_clk_p rise edge)
                                                      0.000     0.000 r  
    F10                                               0.000     0.000 r  pcie_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pcie_clk_p
    F10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  pcie_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    i_pcileech_pcie_a7/pcie_clk_p_IBUF
    IBUFDS_GTE2_X0Y3     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  i_pcileech_pcie_a7/refclk_ibuf/O
                         net (fo=28, routed)          1.422     3.777    i_pcileech_pcie_a7/pcie_clk_c
    SLICE_X65Y157        FDRE                                         r  i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y157        FDRE (Prop_fdre_C_Q)         0.379     4.156 f  i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[0]/Q
                         net (fo=1, routed)           0.395     4.552    i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg_n_0_[0]
    SLICE_X65Y157        LUT1 (Prop_lut1_I0_O)        0.105     4.657 r  i_pcileech_pcie_a7/tickcount64_pcie_refclk[0]_i_2/O
                         net (fo=1, routed)           0.000     4.657    i_pcileech_pcie_a7/tickcount64_pcie_refclk[0]_i_2_n_0
    SLICE_X65Y157        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     5.097 r  i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.097    i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[0]_i_1_n_0
    SLICE_X65Y158        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.195 r  i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.195    i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[4]_i_1_n_0
    SLICE_X65Y159        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.293 r  i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.293    i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[8]_i_1_n_0
    SLICE_X65Y160        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.391 r  i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.391    i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[12]_i_1_n_0
    SLICE_X65Y161        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.181     5.572 r  i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     5.572    i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[16]_i_1_n_7
    SLICE_X65Y161        FDRE                                         r  i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock pcie_sys_clk_p rise edge)
                                                     10.000    10.000 r  
    F10                                               0.000    10.000 r  pcie_clk_p (IN)
                         net (fo=0)                   0.000    10.000    pcie_clk_p
    F10                  IBUF (Prop_ibuf_I_O)         0.000    10.000 r  pcie_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000    10.000    i_pcileech_pcie_a7/pcie_clk_p_IBUF
    IBUFDS_GTE2_X0Y3     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418    11.418 r  i_pcileech_pcie_a7/refclk_ibuf/O
                         net (fo=28, routed)          1.228    12.646    i_pcileech_pcie_a7/pcie_clk_c
    SLICE_X65Y161        FDRE                                         r  i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[16]/C
                         clock pessimism              1.101    13.747    
                         clock uncertainty           -0.035    13.712    
    SLICE_X65Y161        FDRE (Setup_fdre_C_D)        0.059    13.771    i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[16]
  -------------------------------------------------------------------
                         required time                         13.771    
                         arrival time                          -5.572    
  -------------------------------------------------------------------
                         slack                                  8.199    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_wrapper_i/cpllPDInst/cpllpd_wait_reg[63]_srl32/CLK
                            (rising edge-triggered cell SRLC32E clocked by pcie_sys_clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_wrapper_i/cpllPDInst/cpllpd_wait_reg[94]_srl31/D
                            (rising edge-triggered cell SRLC32E clocked by pcie_sys_clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             pcie_sys_clk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pcie_sys_clk_p rise@0.000ns - pcie_sys_clk_p rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.332ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.219ns
    Source Clock Delay      (SCD):    1.616ns
    Clock Pessimism Removal (CPR):    0.603ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_sys_clk_p rise edge)
                                                      0.000     0.000 r  
    F10                                               0.000     0.000 r  pcie_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pcie_clk_p
    F10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  pcie_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    i_pcileech_pcie_a7/pcie_clk_p_IBUF
    IBUFDS_GTE2_X0Y3     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  i_pcileech_pcie_a7/refclk_ibuf/O
                         net (fo=28, routed)          0.494     0.935    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pcie_clk_c
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.961 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=9, routed)           0.655     1.616    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_wrapper_i/cpllPDInst/gt_cpllpdrefclk
    SLICE_X80Y172        SRLC32E                                      r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_wrapper_i/cpllPDInst/cpllpd_wait_reg[63]_srl32/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y172        SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.332     1.948 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_wrapper_i/cpllPDInst/cpllpd_wait_reg[63]_srl32/Q31
                         net (fo=1, routed)           0.000     1.948    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_wrapper_i/cpllPDInst/cpllpd_wait_reg[63]_srl32_n_1
    SLICE_X80Y172        SRLC32E                                      r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_wrapper_i/cpllPDInst/cpllpd_wait_reg[94]_srl31/D
  -------------------------------------------------------------------    -------------------

                         (clock pcie_sys_clk_p rise edge)
                                                      0.000     0.000 r  
    F10                                               0.000     0.000 r  pcie_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pcie_clk_p
    F10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  pcie_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    i_pcileech_pcie_a7/pcie_clk_p_IBUF
    IBUFDS_GTE2_X0Y3     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  i_pcileech_pcie_a7/refclk_ibuf/O
                         net (fo=28, routed)          0.530     1.262    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pcie_clk_c
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.291 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=9, routed)           0.928     2.219    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_wrapper_i/cpllPDInst/gt_cpllpdrefclk
    SLICE_X80Y172        SRLC32E                                      r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_wrapper_i/cpllPDInst/cpllpd_wait_reg[94]_srl31/CLK
                         clock pessimism             -0.603     1.616    
    SLICE_X80Y172        SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.117     1.733    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_wrapper_i/cpllPDInst/cpllpd_wait_reg[94]_srl31
  -------------------------------------------------------------------
                         required time                         -1.733    
                         arrival time                           1.948    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_wrapper_i/cpllPDInst/cpllreset_wait_reg[95]_srl32/CLK
                            (rising edge-triggered cell SRLC32E clocked by pcie_sys_clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_wrapper_i/cpllPDInst/cpllreset_wait_reg[126]_srl31/D
                            (rising edge-triggered cell SRLC32E clocked by pcie_sys_clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             pcie_sys_clk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pcie_sys_clk_p rise@0.000ns - pcie_sys_clk_p rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.332ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.231ns
    Source Clock Delay      (SCD):    1.626ns
    Clock Pessimism Removal (CPR):    0.605ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_sys_clk_p rise edge)
                                                      0.000     0.000 r  
    F10                                               0.000     0.000 r  pcie_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pcie_clk_p
    F10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  pcie_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    i_pcileech_pcie_a7/pcie_clk_p_IBUF
    IBUFDS_GTE2_X0Y3     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  i_pcileech_pcie_a7/refclk_ibuf/O
                         net (fo=28, routed)          0.494     0.935    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pcie_clk_c
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.961 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=9, routed)           0.665     1.626    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_wrapper_i/cpllPDInst/gt_cpllpdrefclk
    SLICE_X76Y196        SRLC32E                                      r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_wrapper_i/cpllPDInst/cpllreset_wait_reg[95]_srl32/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y196        SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.332     1.958 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_wrapper_i/cpllPDInst/cpllreset_wait_reg[95]_srl32/Q31
                         net (fo=1, routed)           0.000     1.958    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_wrapper_i/cpllPDInst/cpllreset_wait_reg[95]_srl32_n_1
    SLICE_X76Y196        SRLC32E                                      r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_wrapper_i/cpllPDInst/cpllreset_wait_reg[126]_srl31/D
  -------------------------------------------------------------------    -------------------

                         (clock pcie_sys_clk_p rise edge)
                                                      0.000     0.000 r  
    F10                                               0.000     0.000 r  pcie_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pcie_clk_p
    F10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  pcie_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    i_pcileech_pcie_a7/pcie_clk_p_IBUF
    IBUFDS_GTE2_X0Y3     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  i_pcileech_pcie_a7/refclk_ibuf/O
                         net (fo=28, routed)          0.530     1.262    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pcie_clk_c
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.291 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=9, routed)           0.940     2.231    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_wrapper_i/cpllPDInst/gt_cpllpdrefclk
    SLICE_X76Y196        SRLC32E                                      r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_wrapper_i/cpllPDInst/cpllreset_wait_reg[126]_srl31/CLK
                         clock pessimism             -0.605     1.626    
    SLICE_X76Y196        SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.117     1.743    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_wrapper_i/cpllPDInst/cpllreset_wait_reg[126]_srl31
  -------------------------------------------------------------------
                         required time                         -1.743    
                         arrival time                           1.958    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_wrapper_i/cpllPDInst/cpllpd_wait_reg[31]_srl32/CLK
                            (rising edge-triggered cell SRLC32E clocked by pcie_sys_clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_wrapper_i/cpllPDInst/cpllpd_wait_reg[63]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by pcie_sys_clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             pcie_sys_clk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pcie_sys_clk_p rise@0.000ns - pcie_sys_clk_p rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.331ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.219ns
    Source Clock Delay      (SCD):    1.616ns
    Clock Pessimism Removal (CPR):    0.603ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_sys_clk_p rise edge)
                                                      0.000     0.000 r  
    F10                                               0.000     0.000 r  pcie_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pcie_clk_p
    F10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  pcie_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    i_pcileech_pcie_a7/pcie_clk_p_IBUF
    IBUFDS_GTE2_X0Y3     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  i_pcileech_pcie_a7/refclk_ibuf/O
                         net (fo=28, routed)          0.494     0.935    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pcie_clk_c
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.961 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=9, routed)           0.655     1.616    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_wrapper_i/cpllPDInst/gt_cpllpdrefclk
    SLICE_X80Y172        SRLC32E                                      r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_wrapper_i/cpllPDInst/cpllpd_wait_reg[31]_srl32/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y172        SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.331     1.947 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_wrapper_i/cpllPDInst/cpllpd_wait_reg[31]_srl32/Q31
                         net (fo=1, routed)           0.000     1.947    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_wrapper_i/cpllPDInst/cpllpd_wait_reg[31]_srl32_n_1
    SLICE_X80Y172        SRLC32E                                      r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_wrapper_i/cpllPDInst/cpllpd_wait_reg[63]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock pcie_sys_clk_p rise edge)
                                                      0.000     0.000 r  
    F10                                               0.000     0.000 r  pcie_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pcie_clk_p
    F10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  pcie_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    i_pcileech_pcie_a7/pcie_clk_p_IBUF
    IBUFDS_GTE2_X0Y3     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  i_pcileech_pcie_a7/refclk_ibuf/O
                         net (fo=28, routed)          0.530     1.262    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pcie_clk_c
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.291 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=9, routed)           0.928     2.219    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_wrapper_i/cpllPDInst/gt_cpllpdrefclk
    SLICE_X80Y172        SRLC32E                                      r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_wrapper_i/cpllPDInst/cpllpd_wait_reg[63]_srl32/CLK
                         clock pessimism             -0.603     1.616    
    SLICE_X80Y172        SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.115     1.731    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_wrapper_i/cpllPDInst/cpllpd_wait_reg[63]_srl32
  -------------------------------------------------------------------
                         required time                         -1.731    
                         arrival time                           1.947    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_wrapper_i/cpllPDInst/cpllreset_wait_reg[63]_srl32/CLK
                            (rising edge-triggered cell SRLC32E clocked by pcie_sys_clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_wrapper_i/cpllPDInst/cpllreset_wait_reg[95]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by pcie_sys_clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             pcie_sys_clk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pcie_sys_clk_p rise@0.000ns - pcie_sys_clk_p rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.331ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.231ns
    Source Clock Delay      (SCD):    1.626ns
    Clock Pessimism Removal (CPR):    0.605ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_sys_clk_p rise edge)
                                                      0.000     0.000 r  
    F10                                               0.000     0.000 r  pcie_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pcie_clk_p
    F10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  pcie_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    i_pcileech_pcie_a7/pcie_clk_p_IBUF
    IBUFDS_GTE2_X0Y3     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  i_pcileech_pcie_a7/refclk_ibuf/O
                         net (fo=28, routed)          0.494     0.935    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pcie_clk_c
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.961 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=9, routed)           0.665     1.626    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_wrapper_i/cpllPDInst/gt_cpllpdrefclk
    SLICE_X76Y196        SRLC32E                                      r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_wrapper_i/cpllPDInst/cpllreset_wait_reg[63]_srl32/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y196        SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.331     1.957 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_wrapper_i/cpllPDInst/cpllreset_wait_reg[63]_srl32/Q31
                         net (fo=1, routed)           0.000     1.957    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_wrapper_i/cpllPDInst/cpllreset_wait_reg[63]_srl32_n_1
    SLICE_X76Y196        SRLC32E                                      r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_wrapper_i/cpllPDInst/cpllreset_wait_reg[95]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock pcie_sys_clk_p rise edge)
                                                      0.000     0.000 r  
    F10                                               0.000     0.000 r  pcie_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pcie_clk_p
    F10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  pcie_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    i_pcileech_pcie_a7/pcie_clk_p_IBUF
    IBUFDS_GTE2_X0Y3     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  i_pcileech_pcie_a7/refclk_ibuf/O
                         net (fo=28, routed)          0.530     1.262    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pcie_clk_c
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.291 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=9, routed)           0.940     2.231    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_wrapper_i/cpllPDInst/gt_cpllpdrefclk
    SLICE_X76Y196        SRLC32E                                      r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_wrapper_i/cpllPDInst/cpllreset_wait_reg[95]_srl32/CLK
                         clock pessimism             -0.605     1.626    
    SLICE_X76Y196        SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.115     1.741    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_wrapper_i/cpllPDInst/cpllreset_wait_reg[95]_srl32
  -------------------------------------------------------------------
                         required time                         -1.741    
                         arrival time                           1.957    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_wrapper_i/cpllPDInst/cpllreset_wait_reg[31]_srl32/CLK
                            (rising edge-triggered cell SRLC32E clocked by pcie_sys_clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_wrapper_i/cpllPDInst/cpllreset_wait_reg[63]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by pcie_sys_clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             pcie_sys_clk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pcie_sys_clk_p rise@0.000ns - pcie_sys_clk_p rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.332ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.231ns
    Source Clock Delay      (SCD):    1.626ns
    Clock Pessimism Removal (CPR):    0.605ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_sys_clk_p rise edge)
                                                      0.000     0.000 r  
    F10                                               0.000     0.000 r  pcie_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pcie_clk_p
    F10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  pcie_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    i_pcileech_pcie_a7/pcie_clk_p_IBUF
    IBUFDS_GTE2_X0Y3     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  i_pcileech_pcie_a7/refclk_ibuf/O
                         net (fo=28, routed)          0.494     0.935    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pcie_clk_c
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.961 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=9, routed)           0.665     1.626    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_wrapper_i/cpllPDInst/gt_cpllpdrefclk
    SLICE_X76Y196        SRLC32E                                      r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_wrapper_i/cpllPDInst/cpllreset_wait_reg[31]_srl32/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y196        SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.332     1.958 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_wrapper_i/cpllPDInst/cpllreset_wait_reg[31]_srl32/Q31
                         net (fo=1, routed)           0.000     1.958    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_wrapper_i/cpllPDInst/cpllreset_wait_reg[31]_srl32_n_1
    SLICE_X76Y196        SRLC32E                                      r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_wrapper_i/cpllPDInst/cpllreset_wait_reg[63]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock pcie_sys_clk_p rise edge)
                                                      0.000     0.000 r  
    F10                                               0.000     0.000 r  pcie_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pcie_clk_p
    F10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  pcie_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    i_pcileech_pcie_a7/pcie_clk_p_IBUF
    IBUFDS_GTE2_X0Y3     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  i_pcileech_pcie_a7/refclk_ibuf/O
                         net (fo=28, routed)          0.530     1.262    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pcie_clk_c
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.291 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=9, routed)           0.940     2.231    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_wrapper_i/cpllPDInst/gt_cpllpdrefclk
    SLICE_X76Y196        SRLC32E                                      r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_wrapper_i/cpllPDInst/cpllreset_wait_reg[63]_srl32/CLK
                         clock pessimism             -0.605     1.626    
    SLICE_X76Y196        SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.109     1.735    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_wrapper_i/cpllPDInst/cpllreset_wait_reg[63]_srl32
  -------------------------------------------------------------------
                         required time                         -1.735    
                         arrival time                           1.958    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by pcie_sys_clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by pcie_sys_clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             pcie_sys_clk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pcie_sys_clk_p rise@0.000ns - pcie_sys_clk_p rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.249ns (70.029%)  route 0.107ns (29.971%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.509ns
    Source Clock Delay      (SCD):    0.942ns
    Clock Pessimism Removal (CPR):    0.567ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_sys_clk_p rise edge)
                                                      0.000     0.000 r  
    F10                                               0.000     0.000 r  pcie_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pcie_clk_p
    F10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  pcie_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    i_pcileech_pcie_a7/pcie_clk_p_IBUF
    IBUFDS_GTE2_X0Y3     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  i_pcileech_pcie_a7/refclk_ibuf/O
                         net (fo=28, routed)          0.501     0.942    i_pcileech_pcie_a7/pcie_clk_c
    SLICE_X65Y159        FDRE                                         r  i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y159        FDRE (Prop_fdre_C_Q)         0.141     1.083 r  i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[11]/Q
                         net (fo=1, routed)           0.107     1.190    i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg_n_0_[11]
    SLICE_X65Y159        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.298 r  i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.298    i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[8]_i_1_n_4
    SLICE_X65Y159        FDRE                                         r  i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock pcie_sys_clk_p rise edge)
                                                      0.000     0.000 r  
    F10                                               0.000     0.000 r  pcie_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pcie_clk_p
    F10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  pcie_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    i_pcileech_pcie_a7/pcie_clk_p_IBUF
    IBUFDS_GTE2_X0Y3     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  i_pcileech_pcie_a7/refclk_ibuf/O
                         net (fo=28, routed)          0.777     1.509    i_pcileech_pcie_a7/pcie_clk_c
    SLICE_X65Y159        FDRE                                         r  i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[11]/C
                         clock pessimism             -0.567     0.942    
    SLICE_X65Y159        FDRE (Hold_fdre_C_D)         0.105     1.047    i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.047    
                         arrival time                           1.298    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by pcie_sys_clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by pcie_sys_clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             pcie_sys_clk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pcie_sys_clk_p rise@0.000ns - pcie_sys_clk_p rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.249ns (70.029%)  route 0.107ns (29.971%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.508ns
    Source Clock Delay      (SCD):    0.941ns
    Clock Pessimism Removal (CPR):    0.567ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_sys_clk_p rise edge)
                                                      0.000     0.000 r  
    F10                                               0.000     0.000 r  pcie_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pcie_clk_p
    F10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  pcie_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    i_pcileech_pcie_a7/pcie_clk_p_IBUF
    IBUFDS_GTE2_X0Y3     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  i_pcileech_pcie_a7/refclk_ibuf/O
                         net (fo=28, routed)          0.500     0.941    i_pcileech_pcie_a7/pcie_clk_c
    SLICE_X65Y160        FDRE                                         r  i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y160        FDRE (Prop_fdre_C_Q)         0.141     1.082 r  i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[15]/Q
                         net (fo=1, routed)           0.107     1.189    i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg_n_0_[15]
    SLICE_X65Y160        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.297 r  i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.297    i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[12]_i_1_n_4
    SLICE_X65Y160        FDRE                                         r  i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock pcie_sys_clk_p rise edge)
                                                      0.000     0.000 r  
    F10                                               0.000     0.000 r  pcie_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pcie_clk_p
    F10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  pcie_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    i_pcileech_pcie_a7/pcie_clk_p_IBUF
    IBUFDS_GTE2_X0Y3     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  i_pcileech_pcie_a7/refclk_ibuf/O
                         net (fo=28, routed)          0.776     1.508    i_pcileech_pcie_a7/pcie_clk_c
    SLICE_X65Y160        FDRE                                         r  i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[15]/C
                         clock pessimism             -0.567     0.941    
    SLICE_X65Y160        FDRE (Hold_fdre_C_D)         0.105     1.046    i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.046    
                         arrival time                           1.297    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by pcie_sys_clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by pcie_sys_clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             pcie_sys_clk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pcie_sys_clk_p rise@0.000ns - pcie_sys_clk_p rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.249ns (70.029%)  route 0.107ns (29.971%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.508ns
    Source Clock Delay      (SCD):    0.941ns
    Clock Pessimism Removal (CPR):    0.567ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_sys_clk_p rise edge)
                                                      0.000     0.000 r  
    F10                                               0.000     0.000 r  pcie_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pcie_clk_p
    F10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  pcie_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    i_pcileech_pcie_a7/pcie_clk_p_IBUF
    IBUFDS_GTE2_X0Y3     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  i_pcileech_pcie_a7/refclk_ibuf/O
                         net (fo=28, routed)          0.500     0.941    i_pcileech_pcie_a7/pcie_clk_c
    SLICE_X65Y161        FDRE                                         r  i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y161        FDRE (Prop_fdre_C_Q)         0.141     1.082 r  i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[19]/Q
                         net (fo=1, routed)           0.107     1.189    i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg_n_0_[19]
    SLICE_X65Y161        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.297 r  i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.297    i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[16]_i_1_n_4
    SLICE_X65Y161        FDRE                                         r  i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock pcie_sys_clk_p rise edge)
                                                      0.000     0.000 r  
    F10                                               0.000     0.000 r  pcie_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pcie_clk_p
    F10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  pcie_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    i_pcileech_pcie_a7/pcie_clk_p_IBUF
    IBUFDS_GTE2_X0Y3     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  i_pcileech_pcie_a7/refclk_ibuf/O
                         net (fo=28, routed)          0.776     1.508    i_pcileech_pcie_a7/pcie_clk_c
    SLICE_X65Y161        FDRE                                         r  i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[19]/C
                         clock pessimism             -0.567     0.941    
    SLICE_X65Y161        FDRE (Hold_fdre_C_D)         0.105     1.046    i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.046    
                         arrival time                           1.297    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by pcie_sys_clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by pcie_sys_clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             pcie_sys_clk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pcie_sys_clk_p rise@0.000ns - pcie_sys_clk_p rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.249ns (70.029%)  route 0.107ns (29.971%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.506ns
    Source Clock Delay      (SCD):    0.940ns
    Clock Pessimism Removal (CPR):    0.566ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_sys_clk_p rise edge)
                                                      0.000     0.000 r  
    F10                                               0.000     0.000 r  pcie_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pcie_clk_p
    F10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  pcie_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    i_pcileech_pcie_a7/pcie_clk_p_IBUF
    IBUFDS_GTE2_X0Y3     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  i_pcileech_pcie_a7/refclk_ibuf/O
                         net (fo=28, routed)          0.499     0.940    i_pcileech_pcie_a7/pcie_clk_c
    SLICE_X65Y162        FDRE                                         r  i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y162        FDRE (Prop_fdre_C_Q)         0.141     1.081 r  i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[23]/Q
                         net (fo=1, routed)           0.107     1.188    i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg_n_0_[23]
    SLICE_X65Y162        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.296 r  i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.296    i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[20]_i_1_n_4
    SLICE_X65Y162        FDRE                                         r  i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock pcie_sys_clk_p rise edge)
                                                      0.000     0.000 r  
    F10                                               0.000     0.000 r  pcie_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pcie_clk_p
    F10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  pcie_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    i_pcileech_pcie_a7/pcie_clk_p_IBUF
    IBUFDS_GTE2_X0Y3     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  i_pcileech_pcie_a7/refclk_ibuf/O
                         net (fo=28, routed)          0.774     1.506    i_pcileech_pcie_a7/pcie_clk_c
    SLICE_X65Y162        FDRE                                         r  i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[23]/C
                         clock pessimism             -0.566     0.940    
    SLICE_X65Y162        FDRE (Hold_fdre_C_D)         0.105     1.045    i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.045    
                         arrival time                           1.296    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by pcie_sys_clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by pcie_sys_clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             pcie_sys_clk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pcie_sys_clk_p rise@0.000ns - pcie_sys_clk_p rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.249ns (70.029%)  route 0.107ns (29.971%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.509ns
    Source Clock Delay      (SCD):    0.942ns
    Clock Pessimism Removal (CPR):    0.567ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_sys_clk_p rise edge)
                                                      0.000     0.000 r  
    F10                                               0.000     0.000 r  pcie_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pcie_clk_p
    F10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  pcie_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    i_pcileech_pcie_a7/pcie_clk_p_IBUF
    IBUFDS_GTE2_X0Y3     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  i_pcileech_pcie_a7/refclk_ibuf/O
                         net (fo=28, routed)          0.501     0.942    i_pcileech_pcie_a7/pcie_clk_c
    SLICE_X65Y157        FDRE                                         r  i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y157        FDRE (Prop_fdre_C_Q)         0.141     1.083 r  i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[3]/Q
                         net (fo=1, routed)           0.107     1.190    i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg_n_0_[3]
    SLICE_X65Y157        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.298 r  i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.298    i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[0]_i_1_n_4
    SLICE_X65Y157        FDRE                                         r  i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock pcie_sys_clk_p rise edge)
                                                      0.000     0.000 r  
    F10                                               0.000     0.000 r  pcie_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pcie_clk_p
    F10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  pcie_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    i_pcileech_pcie_a7/pcie_clk_p_IBUF
    IBUFDS_GTE2_X0Y3     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  i_pcileech_pcie_a7/refclk_ibuf/O
                         net (fo=28, routed)          0.777     1.509    i_pcileech_pcie_a7/pcie_clk_c
    SLICE_X65Y157        FDRE                                         r  i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[3]/C
                         clock pessimism             -0.567     0.942    
    SLICE_X65Y157        FDRE (Hold_fdre_C_D)         0.105     1.047    i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.047    
                         arrival time                           1.298    
  -------------------------------------------------------------------
                         slack                                  0.251    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pcie_sys_clk_p
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { pcie_clk_p }

Check Type        Corner  Lib Pin                 Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location           Pin
Min Period        n/a     BUFG/I                  n/a            1.592         10.000      8.408      BUFGCTRL_X0Y18     i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/I
Min Period        n/a     GTPE2_COMMON/GTREFCLK0  n/a            1.538         10.000      8.462      GTPE2_COMMON_X0Y1  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_wrapper_i/gtp_common.gtpe2_common_i/GTREFCLK0
Min Period        n/a     IBUFDS_GTE2/I           n/a            1.408         10.000      8.592      IBUFDS_GTE2_X0Y3   i_pcileech_pcie_a7/refclk_ibuf/I
Min Period        n/a     FDRE/C                  n/a            1.000         10.000      9.000      SLICE_X65Y157      i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[0]/C
Min Period        n/a     FDRE/C                  n/a            1.000         10.000      9.000      SLICE_X65Y159      i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[10]/C
Min Period        n/a     FDRE/C                  n/a            1.000         10.000      9.000      SLICE_X65Y159      i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[11]/C
Min Period        n/a     FDRE/C                  n/a            1.000         10.000      9.000      SLICE_X65Y160      i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[12]/C
Min Period        n/a     FDRE/C                  n/a            1.000         10.000      9.000      SLICE_X65Y160      i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[13]/C
Min Period        n/a     FDRE/C                  n/a            1.000         10.000      9.000      SLICE_X65Y160      i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[14]/C
Min Period        n/a     FDRE/C                  n/a            1.000         10.000      9.000      SLICE_X65Y160      i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[15]/C
Low Pulse Width   Slow    SRLC32E/CLK             n/a            0.854         5.000       4.146      SLICE_X80Y172      i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_wrapper_i/cpllPDInst/cpllpd_wait_reg[31]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK             n/a            0.854         5.000       4.146      SLICE_X80Y172      i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_wrapper_i/cpllPDInst/cpllpd_wait_reg[31]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK             n/a            0.854         5.000       4.146      SLICE_X80Y172      i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_wrapper_i/cpllPDInst/cpllpd_wait_reg[63]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK             n/a            0.854         5.000       4.146      SLICE_X80Y172      i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_wrapper_i/cpllPDInst/cpllpd_wait_reg[63]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK             n/a            0.854         5.000       4.146      SLICE_X80Y172      i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_wrapper_i/cpllPDInst/cpllpd_wait_reg[94]_srl31/CLK
Low Pulse Width   Fast    SRLC32E/CLK             n/a            0.854         5.000       4.146      SLICE_X80Y172      i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_wrapper_i/cpllPDInst/cpllpd_wait_reg[94]_srl31/CLK
Low Pulse Width   Slow    SRLC32E/CLK             n/a            0.854         5.000       4.146      SLICE_X76Y196      i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_wrapper_i/cpllPDInst/cpllreset_wait_reg[126]_srl31/CLK
Low Pulse Width   Fast    SRLC32E/CLK             n/a            0.854         5.000       4.146      SLICE_X76Y196      i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_wrapper_i/cpllPDInst/cpllreset_wait_reg[126]_srl31/CLK
Low Pulse Width   Slow    SRLC32E/CLK             n/a            0.854         5.000       4.146      SLICE_X76Y196      i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_wrapper_i/cpllPDInst/cpllreset_wait_reg[31]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK             n/a            0.854         5.000       4.146      SLICE_X76Y196      i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_wrapper_i/cpllPDInst/cpllreset_wait_reg[31]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK             n/a            0.854         5.000       4.146      SLICE_X80Y172      i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_wrapper_i/cpllPDInst/cpllpd_wait_reg[31]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK             n/a            0.854         5.000       4.146      SLICE_X80Y172      i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_wrapper_i/cpllPDInst/cpllpd_wait_reg[31]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK             n/a            0.854         5.000       4.146      SLICE_X80Y172      i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_wrapper_i/cpllPDInst/cpllpd_wait_reg[63]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK             n/a            0.854         5.000       4.146      SLICE_X80Y172      i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_wrapper_i/cpllPDInst/cpllpd_wait_reg[63]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK             n/a            0.854         5.000       4.146      SLICE_X80Y172      i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_wrapper_i/cpllPDInst/cpllpd_wait_reg[94]_srl31/CLK
High Pulse Width  Fast    SRLC32E/CLK             n/a            0.854         5.000       4.146      SLICE_X80Y172      i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_wrapper_i/cpllPDInst/cpllpd_wait_reg[94]_srl31/CLK
High Pulse Width  Slow    SRLC32E/CLK             n/a            0.854         5.000       4.146      SLICE_X76Y196      i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_wrapper_i/cpllPDInst/cpllreset_wait_reg[126]_srl31/CLK
High Pulse Width  Fast    SRLC32E/CLK             n/a            0.854         5.000       4.146      SLICE_X76Y196      i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_wrapper_i/cpllPDInst/cpllreset_wait_reg[126]_srl31/CLK
High Pulse Width  Slow    SRLC32E/CLK             n/a            0.854         5.000       4.146      SLICE_X76Y196      i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_wrapper_i/cpllPDInst/cpllreset_wait_reg[31]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK             n/a            0.854         5.000       4.146      SLICE_X76Y196      i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_wrapper_i/cpllPDInst/cpllreset_wait_reg[31]_srl32/CLK



---------------------------------------------------------------------------------------------------
From Clock:  
  To Clock:  net_clk

Setup :            0  Failing Endpoints,  Worst Slack      998.645ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             998.645ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE)
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             net_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (MaxDelay Path 1000.000ns)
  Data Path Delay:        1.282ns  (logic 0.433ns (33.782%)  route 0.849ns (66.218%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       MaxDelay Path 1000.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y159         FDRE                         0.000     0.000 r  <hidden>
    SLICE_X6Y159         FDRE (Prop_fdre_C_Q)         0.433     0.433 r  <hidden>
                         net (fo=1, routed)           0.849     1.282    <hidden>
    SLICE_X16Y160        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         max delay                 1000.000  1000.000    
    SLICE_X16Y160        FDRE (Setup_fdre_C_D)       -0.073   999.927    <hidden>
  -------------------------------------------------------------------
                         required time                        999.927    
                         arrival time                          -1.282    
  -------------------------------------------------------------------
                         slack                                998.645    

Slack (MET) :             998.670ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE)
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             net_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (MaxDelay Path 1000.000ns)
  Data Path Delay:        1.131ns  (logic 0.398ns (35.201%)  route 0.733ns (64.799%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       MaxDelay Path 1000.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y159         FDRE                         0.000     0.000 r  <hidden>
    SLICE_X6Y159         FDRE (Prop_fdre_C_Q)         0.398     0.398 r  <hidden>
                         net (fo=1, routed)           0.733     1.131    <hidden>
    SLICE_X16Y160        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         max delay                 1000.000  1000.000    
    SLICE_X16Y160        FDRE (Setup_fdre_C_D)       -0.199   999.801    <hidden>
  -------------------------------------------------------------------
                         required time                        999.801    
                         arrival time                          -1.131    
  -------------------------------------------------------------------
                         slack                                998.670    

Slack (MET) :             998.803ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE)
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             net_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (MaxDelay Path 1000.000ns)
  Data Path Delay:        1.122ns  (logic 0.379ns (33.780%)  route 0.743ns (66.220%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       MaxDelay Path 1000.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y159         FDRE                         0.000     0.000 r  <hidden>
    SLICE_X9Y159         FDRE (Prop_fdre_C_Q)         0.379     0.379 r  <hidden>
                         net (fo=1, routed)           0.743     1.122    <hidden>
    SLICE_X16Y160        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         max delay                 1000.000  1000.000    
    SLICE_X16Y160        FDRE (Setup_fdre_C_D)       -0.075   999.925    <hidden>
  -------------------------------------------------------------------
                         required time                        999.925    
                         arrival time                          -1.122    
  -------------------------------------------------------------------
                         slack                                998.803    

Slack (MET) :             998.832ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE)
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             net_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (MaxDelay Path 1000.000ns)
  Data Path Delay:        0.959ns  (logic 0.348ns (36.271%)  route 0.611ns (63.729%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       MaxDelay Path 1000.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y187        FDRE                         0.000     0.000 r  <hidden>
    SLICE_X55Y187        FDRE (Prop_fdre_C_Q)         0.348     0.348 r  <hidden>
                         net (fo=1, routed)           0.611     0.959    <hidden>
    SLICE_X55Y183        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         max delay                 1000.000  1000.000    
    SLICE_X55Y183        FDRE (Setup_fdre_C_D)       -0.209   999.791    <hidden>
  -------------------------------------------------------------------
                         required time                        999.791    
                         arrival time                          -0.959    
  -------------------------------------------------------------------
                         slack                                998.832    

Slack (MET) :             998.891ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE)
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             net_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (MaxDelay Path 1000.000ns)
  Data Path Delay:        0.902ns  (logic 0.348ns (38.562%)  route 0.554ns (61.438%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       MaxDelay Path 1000.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y172        FDRE                         0.000     0.000 r  <hidden>
    SLICE_X75Y172        FDRE (Prop_fdre_C_Q)         0.348     0.348 r  <hidden>
                         net (fo=1, routed)           0.554     0.902    <hidden>
    SLICE_X75Y169        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         max delay                 1000.000  1000.000    
    SLICE_X75Y169        FDRE (Setup_fdre_C_D)       -0.207   999.793    <hidden>
  -------------------------------------------------------------------
                         required time                        999.793    
                         arrival time                          -0.902    
  -------------------------------------------------------------------
                         slack                                998.891    

Slack (MET) :             998.908ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE)
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             net_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (MaxDelay Path 1000.000ns)
  Data Path Delay:        0.884ns  (logic 0.348ns (39.376%)  route 0.536ns (60.624%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       MaxDelay Path 1000.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y163         FDRE                         0.000     0.000 r  <hidden>
    SLICE_X7Y163         FDRE (Prop_fdre_C_Q)         0.348     0.348 r  <hidden>
                         net (fo=1, routed)           0.536     0.884    <hidden>
    SLICE_X9Y163         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         max delay                 1000.000  1000.000    
    SLICE_X9Y163         FDRE (Setup_fdre_C_D)       -0.208   999.792    <hidden>
  -------------------------------------------------------------------
                         required time                        999.792    
                         arrival time                          -0.884    
  -------------------------------------------------------------------
                         slack                                998.908    

Slack (MET) :             998.918ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE)
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             net_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (MaxDelay Path 1000.000ns)
  Data Path Delay:        1.009ns  (logic 0.379ns (37.548%)  route 0.630ns (62.452%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       MaxDelay Path 1000.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y187        FDRE                         0.000     0.000 r  <hidden>
    SLICE_X55Y187        FDRE (Prop_fdre_C_Q)         0.379     0.379 r  <hidden>
                         net (fo=1, routed)           0.630     1.009    <hidden>
    SLICE_X55Y183        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         max delay                 1000.000  1000.000    
    SLICE_X55Y183        FDRE (Setup_fdre_C_D)       -0.073   999.927    <hidden>
  -------------------------------------------------------------------
                         required time                        999.927    
                         arrival time                          -1.009    
  -------------------------------------------------------------------
                         slack                                998.918    

Slack (MET) :             998.930ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE)
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             net_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (MaxDelay Path 1000.000ns)
  Data Path Delay:        0.860ns  (logic 0.348ns (40.453%)  route 0.512ns (59.547%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       MaxDelay Path 1000.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y159         FDRE                         0.000     0.000 r  <hidden>
    SLICE_X9Y159         FDRE (Prop_fdre_C_Q)         0.348     0.348 r  <hidden>
                         net (fo=1, routed)           0.512     0.860    <hidden>
    SLICE_X16Y160        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         max delay                 1000.000  1000.000    
    SLICE_X16Y160        FDRE (Setup_fdre_C_D)       -0.210   999.790    <hidden>
  -------------------------------------------------------------------
                         required time                        999.790    
                         arrival time                          -0.860    
  -------------------------------------------------------------------
                         slack                                998.930    

Slack (MET) :             998.945ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE)
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             net_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (MaxDelay Path 1000.000ns)
  Data Path Delay:        0.980ns  (logic 0.379ns (38.693%)  route 0.601ns (61.307%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       MaxDelay Path 1000.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y163         FDRE                         0.000     0.000 r  <hidden>
    SLICE_X7Y163         FDRE (Prop_fdre_C_Q)         0.379     0.379 r  <hidden>
                         net (fo=1, routed)           0.601     0.980    <hidden>
    SLICE_X16Y163        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         max delay                 1000.000  1000.000    
    SLICE_X16Y163        FDRE (Setup_fdre_C_D)       -0.075   999.925    <hidden>
  -------------------------------------------------------------------
                         required time                        999.925    
                         arrival time                          -0.980    
  -------------------------------------------------------------------
                         slack                                998.945    

Slack (MET) :             998.975ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE)
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             net_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (MaxDelay Path 1000.000ns)
  Data Path Delay:        0.815ns  (logic 0.348ns (42.702%)  route 0.467ns (57.298%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       MaxDelay Path 1000.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y159        FDRE                         0.000     0.000 r  <hidden>
    SLICE_X44Y159        FDRE (Prop_fdre_C_Q)         0.348     0.348 r  <hidden>
                         net (fo=1, routed)           0.467     0.815    <hidden>
    SLICE_X49Y158        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         max delay                 1000.000  1000.000    
    SLICE_X49Y158        FDRE (Setup_fdre_C_D)       -0.210   999.790    <hidden>
  -------------------------------------------------------------------
                         required time                        999.790    
                         arrival time                          -0.815    
  -------------------------------------------------------------------
                         slack                                998.975    





---------------------------------------------------------------------------------------------------
From Clock:  net_ft601_clk
  To Clock:  net_clk

Setup :            0  Failing Endpoints,  Worst Slack        8.804ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.804ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by net_ft601_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             net_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.989ns  (logic 0.348ns (35.184%)  route 0.641ns (64.816%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y152                                     0.000     0.000 r  <hidden>
    SLICE_X77Y152        FDRE (Prop_fdre_C_Q)         0.348     0.348 r  <hidden>
                         net (fo=1, routed)           0.641     0.989    <hidden>
    SLICE_X77Y157        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X77Y157        FDRE (Setup_fdre_C_D)       -0.207     9.793    <hidden>
  -------------------------------------------------------------------
                         required time                          9.793    
                         arrival time                          -0.989    
  -------------------------------------------------------------------
                         slack                                  8.804    

Slack (MET) :             8.904ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by net_ft601_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             net_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.021ns  (logic 0.379ns (37.120%)  route 0.642ns (62.880%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y152                                     0.000     0.000 r  <hidden>
    SLICE_X77Y152        FDRE (Prop_fdre_C_Q)         0.379     0.379 r  <hidden>
                         net (fo=1, routed)           0.642     1.021    <hidden>
    SLICE_X81Y156        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X81Y156        FDRE (Setup_fdre_C_D)       -0.075     9.925    <hidden>
  -------------------------------------------------------------------
                         required time                          9.925    
                         arrival time                          -1.021    
  -------------------------------------------------------------------
                         slack                                  8.904    

Slack (MET) :             8.960ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by net_ft601_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             net_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.965ns  (logic 0.379ns (39.282%)  route 0.586ns (60.718%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y154                                     0.000     0.000 r  <hidden>
    SLICE_X81Y154        FDRE (Prop_fdre_C_Q)         0.379     0.379 r  <hidden>
                         net (fo=1, routed)           0.586     0.965    <hidden>
    SLICE_X81Y155        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X81Y155        FDRE (Setup_fdre_C_D)       -0.075     9.925    <hidden>
  -------------------------------------------------------------------
                         required time                          9.925    
                         arrival time                          -0.965    
  -------------------------------------------------------------------
                         slack                                  8.960    

Slack (MET) :             8.972ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by net_ft601_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             net_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.818ns  (logic 0.348ns (42.537%)  route 0.470ns (57.462%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y154                                     0.000     0.000 r  <hidden>
    SLICE_X81Y154        FDRE (Prop_fdre_C_Q)         0.348     0.348 r  <hidden>
                         net (fo=1, routed)           0.470     0.818    <hidden>
    SLICE_X79Y156        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X79Y156        FDRE (Setup_fdre_C_D)       -0.210     9.790    <hidden>
  -------------------------------------------------------------------
                         required time                          9.790    
                         arrival time                          -0.818    
  -------------------------------------------------------------------
                         slack                                  8.972    

Slack (MET) :             8.974ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by net_ft601_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             net_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.819ns  (logic 0.348ns (42.483%)  route 0.471ns (57.517%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y154                                     0.000     0.000 r  <hidden>
    SLICE_X81Y154        FDRE (Prop_fdre_C_Q)         0.348     0.348 r  <hidden>
                         net (fo=1, routed)           0.471     0.819    <hidden>
    SLICE_X81Y155        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X81Y155        FDRE (Setup_fdre_C_D)       -0.207     9.793    <hidden>
  -------------------------------------------------------------------
                         required time                          9.793    
                         arrival time                          -0.819    
  -------------------------------------------------------------------
                         slack                                  8.974    

Slack (MET) :             9.011ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by net_ft601_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             net_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.914ns  (logic 0.379ns (41.466%)  route 0.535ns (58.534%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y152                                     0.000     0.000 r  <hidden>
    SLICE_X77Y152        FDRE (Prop_fdre_C_Q)         0.379     0.379 r  <hidden>
                         net (fo=1, routed)           0.535     0.914    <hidden>
    SLICE_X79Y156        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X79Y156        FDRE (Setup_fdre_C_D)       -0.075     9.925    <hidden>
  -------------------------------------------------------------------
                         required time                          9.925    
                         arrival time                          -0.914    
  -------------------------------------------------------------------
                         slack                                  9.011    

Slack (MET) :             9.036ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by net_ft601_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             net_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.752ns  (logic 0.348ns (46.287%)  route 0.404ns (53.713%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y152                                     0.000     0.000 r  <hidden>
    SLICE_X77Y152        FDRE (Prop_fdre_C_Q)         0.348     0.348 r  <hidden>
                         net (fo=1, routed)           0.404     0.752    <hidden>
    SLICE_X77Y157        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X77Y157        FDRE (Setup_fdre_C_D)       -0.212     9.788    <hidden>
  -------------------------------------------------------------------
                         required time                          9.788    
                         arrival time                          -0.752    
  -------------------------------------------------------------------
                         slack                                  9.036    

Slack (MET) :             9.037ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by net_ft601_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             net_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.888ns  (logic 0.379ns (42.697%)  route 0.509ns (57.303%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y152                                      0.000     0.000 r  <hidden>
    SLICE_X5Y152         FDRE (Prop_fdre_C_Q)         0.379     0.379 r  <hidden>
                         net (fo=1, routed)           0.509     0.888    <hidden>
    SLICE_X5Y155         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X5Y155         FDRE (Setup_fdre_C_D)       -0.075     9.925    <hidden>
  -------------------------------------------------------------------
                         required time                          9.925    
                         arrival time                          -0.888    
  -------------------------------------------------------------------
                         slack                                  9.037    

Slack (MET) :             9.044ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by net_ft601_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             net_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.883ns  (logic 0.379ns (42.937%)  route 0.504ns (57.063%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y153                                     0.000     0.000 r  <hidden>
    SLICE_X81Y153        FDRE (Prop_fdre_C_Q)         0.379     0.379 r  <hidden>
                         net (fo=1, routed)           0.504     0.883    <hidden>
    SLICE_X81Y156        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X81Y156        FDRE (Setup_fdre_C_D)       -0.073     9.927    <hidden>
  -------------------------------------------------------------------
                         required time                          9.927    
                         arrival time                          -0.883    
  -------------------------------------------------------------------
                         slack                                  9.044    

Slack (MET) :             9.055ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by net_ft601_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             net_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.872ns  (logic 0.379ns (43.458%)  route 0.493ns (56.542%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y153                                     0.000     0.000 r  <hidden>
    SLICE_X81Y153        FDRE (Prop_fdre_C_Q)         0.379     0.379 r  <hidden>
                         net (fo=1, routed)           0.493     0.872    <hidden>
    SLICE_X79Y156        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X79Y156        FDRE (Setup_fdre_C_D)       -0.073     9.927    <hidden>
  -------------------------------------------------------------------
                         required time                          9.927    
                         arrival time                          -0.872    
  -------------------------------------------------------------------
                         slack                                  9.055    





---------------------------------------------------------------------------------------------------
From Clock:  net_clk
  To Clock:  net_ft601_clk

Setup :            0  Failing Endpoints,  Worst Slack        8.838ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.838ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by net_ft601_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             net_ft601_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.087ns  (logic 0.433ns (39.853%)  route 0.654ns (60.147%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y149                                      0.000     0.000 r  <hidden>
    SLICE_X6Y149         FDRE (Prop_fdre_C_Q)         0.433     0.433 r  <hidden>
                         net (fo=1, routed)           0.654     1.087    <hidden>
    SLICE_X4Y142         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X4Y142         FDRE (Setup_fdre_C_D)       -0.075     9.925    <hidden>
  -------------------------------------------------------------------
                         required time                          9.925    
                         arrival time                          -1.087    
  -------------------------------------------------------------------
                         slack                                  8.838    

Slack (MET) :             8.844ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by net_ft601_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             net_ft601_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.081ns  (logic 0.379ns (35.048%)  route 0.702ns (64.952%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y152                                     0.000     0.000 r  <hidden>
    SLICE_X75Y152        FDRE (Prop_fdre_C_Q)         0.379     0.379 r  <hidden>
                         net (fo=1, routed)           0.702     1.081    <hidden>
    SLICE_X75Y151        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X75Y151        FDRE (Setup_fdre_C_D)       -0.075     9.925    <hidden>
  -------------------------------------------------------------------
                         required time                          9.925    
                         arrival time                          -1.081    
  -------------------------------------------------------------------
                         slack                                  8.844    

Slack (MET) :             8.953ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by net_ft601_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             net_ft601_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.840ns  (logic 0.348ns (41.408%)  route 0.492ns (58.592%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y152                                     0.000     0.000 r  <hidden>
    SLICE_X75Y152        FDRE (Prop_fdre_C_Q)         0.348     0.348 r  <hidden>
                         net (fo=1, routed)           0.492     0.840    <hidden>
    SLICE_X79Y152        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X79Y152        FDRE (Setup_fdre_C_D)       -0.207     9.793    <hidden>
  -------------------------------------------------------------------
                         required time                          9.793    
                         arrival time                          -0.840    
  -------------------------------------------------------------------
                         slack                                  8.953    

Slack (MET) :             8.961ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by net_ft601_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             net_ft601_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.829ns  (logic 0.348ns (41.967%)  route 0.481ns (58.033%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y149                                      0.000     0.000 r  <hidden>
    SLICE_X5Y149         FDRE (Prop_fdre_C_Q)         0.348     0.348 r  <hidden>
                         net (fo=1, routed)           0.481     0.829    <hidden>
    SLICE_X4Y149         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X4Y149         FDRE (Setup_fdre_C_D)       -0.210     9.790    <hidden>
  -------------------------------------------------------------------
                         required time                          9.790    
                         arrival time                          -0.829    
  -------------------------------------------------------------------
                         slack                                  8.961    

Slack (MET) :             8.976ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by net_ft601_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             net_ft601_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.951ns  (logic 0.379ns (39.872%)  route 0.572ns (60.128%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y155                                     0.000     0.000 r  <hidden>
    SLICE_X81Y155        FDRE (Prop_fdre_C_Q)         0.379     0.379 r  <hidden>
                         net (fo=1, routed)           0.572     0.951    <hidden>
    SLICE_X81Y154        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X81Y154        FDRE (Setup_fdre_C_D)       -0.073     9.927    <hidden>
  -------------------------------------------------------------------
                         required time                          9.927    
                         arrival time                          -0.951    
  -------------------------------------------------------------------
                         slack                                  8.976    

Slack (MET) :             8.986ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by net_ft601_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             net_ft601_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.806ns  (logic 0.348ns (43.199%)  route 0.458ns (56.801%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y155                                     0.000     0.000 r  <hidden>
    SLICE_X81Y155        FDRE (Prop_fdre_C_Q)         0.348     0.348 r  <hidden>
                         net (fo=1, routed)           0.458     0.806    <hidden>
    SLICE_X81Y153        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X81Y153        FDRE (Setup_fdre_C_D)       -0.208     9.792    <hidden>
  -------------------------------------------------------------------
                         required time                          9.792    
                         arrival time                          -0.806    
  -------------------------------------------------------------------
                         slack                                  8.986    

Slack (MET) :             9.044ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by net_ft601_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             net_ft601_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.754ns  (logic 0.398ns (52.811%)  route 0.356ns (47.189%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y149                                      0.000     0.000 r  <hidden>
    SLICE_X6Y149         FDRE (Prop_fdre_C_Q)         0.398     0.398 r  <hidden>
                         net (fo=1, routed)           0.356     0.754    <hidden>
    SLICE_X4Y149         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X4Y149         FDRE (Setup_fdre_C_D)       -0.202     9.798    <hidden>
  -------------------------------------------------------------------
                         required time                          9.798    
                         arrival time                          -0.754    
  -------------------------------------------------------------------
                         slack                                  9.044    

Slack (MET) :             9.054ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by net_ft601_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             net_ft601_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.871ns  (logic 0.379ns (43.512%)  route 0.492ns (56.488%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y152                                     0.000     0.000 r  <hidden>
    SLICE_X75Y152        FDRE (Prop_fdre_C_Q)         0.379     0.379 r  <hidden>
                         net (fo=1, routed)           0.492     0.871    <hidden>
    SLICE_X73Y152        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X73Y152        FDRE (Setup_fdre_C_D)       -0.075     9.925    <hidden>
  -------------------------------------------------------------------
                         required time                          9.925    
                         arrival time                          -0.871    
  -------------------------------------------------------------------
                         slack                                  9.054    

Slack (MET) :             9.057ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by net_ft601_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             net_ft601_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.733ns  (logic 0.348ns (47.454%)  route 0.385ns (52.546%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y152                                     0.000     0.000 r  <hidden>
    SLICE_X75Y152        FDRE (Prop_fdre_C_Q)         0.348     0.348 r  <hidden>
                         net (fo=1, routed)           0.385     0.733    <hidden>
    SLICE_X75Y151        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X75Y151        FDRE (Setup_fdre_C_D)       -0.210     9.790    <hidden>
  -------------------------------------------------------------------
                         required time                          9.790    
                         arrival time                          -0.733    
  -------------------------------------------------------------------
                         slack                                  9.057    

Slack (MET) :             9.066ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by net_ft601_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             net_ft601_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.722ns  (logic 0.348ns (48.220%)  route 0.374ns (51.780%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y155                                     0.000     0.000 r  <hidden>
    SLICE_X81Y155        FDRE (Prop_fdre_C_Q)         0.348     0.348 r  <hidden>
                         net (fo=1, routed)           0.374     0.722    <hidden>
    SLICE_X79Y153        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X79Y153        FDRE (Setup_fdre_C_D)       -0.212     9.788    <hidden>
  -------------------------------------------------------------------
                         required time                          9.788    
                         arrival time                          -0.722    
  -------------------------------------------------------------------
                         slack                                  9.066    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  net_clk
  To Clock:  net_clk

Setup :            0  Failing Endpoints,  Worst Slack        6.205ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.270ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.205ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDPE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (net_clk rise@10.000ns - net_clk rise@0.000ns)
  Data Path Delay:        3.482ns  (logic 0.379ns (10.886%)  route 3.103ns (89.114%))
  Logic Levels:           0  
  Clock Path Skew:        0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.463ns = ( 14.463 - 10.000 ) 
    Source Clock Delay      (SCD):    4.575ns
    Clock Pessimism Removal (CPR):    0.165ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock net_clk rise edge)    0.000     0.000 r  
    J19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    J19                  IBUF (Prop_ibuf_I_O)         1.416     1.416 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.124    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081     3.205 r  clk_IBUF_BUFG_inst/O
                         net (fo=2805, routed)        1.369     4.575    <hidden>
    SLICE_X9Y140         FDPE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y140         FDPE (Prop_fdpe_C_Q)         0.379     4.954 f  <hidden>
                         net (fo=77, routed)          3.103     8.056    <hidden>
    SLICE_X22Y150        FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock net_clk rise edge)   10.000    10.000 r  
    J19                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    J19                  IBUF (Prop_ibuf_I_O)         1.350    11.350 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.620    12.970    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    13.047 r  clk_IBUF_BUFG_inst/O
                         net (fo=2805, routed)        1.416    14.463    <hidden>
    SLICE_X22Y150        FDCE                                         r  <hidden>
                         clock pessimism              0.165    14.627    
                         clock uncertainty           -0.035    14.592    
    SLICE_X22Y150        FDCE (Recov_fdce_C_CLR)     -0.331    14.261    <hidden>
  -------------------------------------------------------------------
                         required time                         14.261    
                         arrival time                          -8.056    
  -------------------------------------------------------------------
                         slack                                  6.205    

Slack (MET) :             6.205ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDPE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (net_clk rise@10.000ns - net_clk rise@0.000ns)
  Data Path Delay:        3.482ns  (logic 0.379ns (10.886%)  route 3.103ns (89.114%))
  Logic Levels:           0  
  Clock Path Skew:        0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.463ns = ( 14.463 - 10.000 ) 
    Source Clock Delay      (SCD):    4.575ns
    Clock Pessimism Removal (CPR):    0.165ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock net_clk rise edge)    0.000     0.000 r  
    J19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    J19                  IBUF (Prop_ibuf_I_O)         1.416     1.416 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.124    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081     3.205 r  clk_IBUF_BUFG_inst/O
                         net (fo=2805, routed)        1.369     4.575    <hidden>
    SLICE_X9Y140         FDPE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y140         FDPE (Prop_fdpe_C_Q)         0.379     4.954 f  <hidden>
                         net (fo=77, routed)          3.103     8.056    <hidden>
    SLICE_X22Y150        FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock net_clk rise edge)   10.000    10.000 r  
    J19                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    J19                  IBUF (Prop_ibuf_I_O)         1.350    11.350 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.620    12.970    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    13.047 r  clk_IBUF_BUFG_inst/O
                         net (fo=2805, routed)        1.416    14.463    <hidden>
    SLICE_X22Y150        FDCE                                         r  <hidden>
                         clock pessimism              0.165    14.627    
                         clock uncertainty           -0.035    14.592    
    SLICE_X22Y150        FDCE (Recov_fdce_C_CLR)     -0.331    14.261    <hidden>
  -------------------------------------------------------------------
                         required time                         14.261    
                         arrival time                          -8.056    
  -------------------------------------------------------------------
                         slack                                  6.205    

Slack (MET) :             6.205ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDPE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (net_clk rise@10.000ns - net_clk rise@0.000ns)
  Data Path Delay:        3.482ns  (logic 0.379ns (10.886%)  route 3.103ns (89.114%))
  Logic Levels:           0  
  Clock Path Skew:        0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.463ns = ( 14.463 - 10.000 ) 
    Source Clock Delay      (SCD):    4.575ns
    Clock Pessimism Removal (CPR):    0.165ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock net_clk rise edge)    0.000     0.000 r  
    J19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    J19                  IBUF (Prop_ibuf_I_O)         1.416     1.416 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.124    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081     3.205 r  clk_IBUF_BUFG_inst/O
                         net (fo=2805, routed)        1.369     4.575    <hidden>
    SLICE_X9Y140         FDPE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y140         FDPE (Prop_fdpe_C_Q)         0.379     4.954 f  <hidden>
                         net (fo=77, routed)          3.103     8.056    <hidden>
    SLICE_X22Y150        FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock net_clk rise edge)   10.000    10.000 r  
    J19                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    J19                  IBUF (Prop_ibuf_I_O)         1.350    11.350 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.620    12.970    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    13.047 r  clk_IBUF_BUFG_inst/O
                         net (fo=2805, routed)        1.416    14.463    <hidden>
    SLICE_X22Y150        FDCE                                         r  <hidden>
                         clock pessimism              0.165    14.627    
                         clock uncertainty           -0.035    14.592    
    SLICE_X22Y150        FDCE (Recov_fdce_C_CLR)     -0.331    14.261    <hidden>
  -------------------------------------------------------------------
                         required time                         14.261    
                         arrival time                          -8.056    
  -------------------------------------------------------------------
                         slack                                  6.205    

Slack (MET) :             6.205ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDPE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (net_clk rise@10.000ns - net_clk rise@0.000ns)
  Data Path Delay:        3.482ns  (logic 0.379ns (10.886%)  route 3.103ns (89.114%))
  Logic Levels:           0  
  Clock Path Skew:        0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.463ns = ( 14.463 - 10.000 ) 
    Source Clock Delay      (SCD):    4.575ns
    Clock Pessimism Removal (CPR):    0.165ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock net_clk rise edge)    0.000     0.000 r  
    J19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    J19                  IBUF (Prop_ibuf_I_O)         1.416     1.416 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.124    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081     3.205 r  clk_IBUF_BUFG_inst/O
                         net (fo=2805, routed)        1.369     4.575    <hidden>
    SLICE_X9Y140         FDPE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y140         FDPE (Prop_fdpe_C_Q)         0.379     4.954 f  <hidden>
                         net (fo=77, routed)          3.103     8.056    <hidden>
    SLICE_X22Y150        FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock net_clk rise edge)   10.000    10.000 r  
    J19                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    J19                  IBUF (Prop_ibuf_I_O)         1.350    11.350 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.620    12.970    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    13.047 r  clk_IBUF_BUFG_inst/O
                         net (fo=2805, routed)        1.416    14.463    <hidden>
    SLICE_X22Y150        FDCE                                         r  <hidden>
                         clock pessimism              0.165    14.627    
                         clock uncertainty           -0.035    14.592    
    SLICE_X22Y150        FDCE (Recov_fdce_C_CLR)     -0.331    14.261    <hidden>
  -------------------------------------------------------------------
                         required time                         14.261    
                         arrival time                          -8.056    
  -------------------------------------------------------------------
                         slack                                  6.205    

Slack (MET) :             6.205ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDPE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (net_clk rise@10.000ns - net_clk rise@0.000ns)
  Data Path Delay:        3.482ns  (logic 0.379ns (10.886%)  route 3.103ns (89.114%))
  Logic Levels:           0  
  Clock Path Skew:        0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.463ns = ( 14.463 - 10.000 ) 
    Source Clock Delay      (SCD):    4.575ns
    Clock Pessimism Removal (CPR):    0.165ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock net_clk rise edge)    0.000     0.000 r  
    J19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    J19                  IBUF (Prop_ibuf_I_O)         1.416     1.416 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.124    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081     3.205 r  clk_IBUF_BUFG_inst/O
                         net (fo=2805, routed)        1.369     4.575    <hidden>
    SLICE_X9Y140         FDPE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y140         FDPE (Prop_fdpe_C_Q)         0.379     4.954 f  <hidden>
                         net (fo=77, routed)          3.103     8.056    <hidden>
    SLICE_X22Y150        FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock net_clk rise edge)   10.000    10.000 r  
    J19                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    J19                  IBUF (Prop_ibuf_I_O)         1.350    11.350 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.620    12.970    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    13.047 r  clk_IBUF_BUFG_inst/O
                         net (fo=2805, routed)        1.416    14.463    <hidden>
    SLICE_X22Y150        FDCE                                         r  <hidden>
                         clock pessimism              0.165    14.627    
                         clock uncertainty           -0.035    14.592    
    SLICE_X22Y150        FDCE (Recov_fdce_C_CLR)     -0.331    14.261    <hidden>
  -------------------------------------------------------------------
                         required time                         14.261    
                         arrival time                          -8.056    
  -------------------------------------------------------------------
                         slack                                  6.205    

Slack (MET) :             6.452ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDPE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (net_clk rise@10.000ns - net_clk rise@0.000ns)
  Data Path Delay:        3.234ns  (logic 0.379ns (11.718%)  route 2.855ns (88.282%))
  Logic Levels:           0  
  Clock Path Skew:        0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.463ns = ( 14.463 - 10.000 ) 
    Source Clock Delay      (SCD):    4.575ns
    Clock Pessimism Removal (CPR):    0.165ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock net_clk rise edge)    0.000     0.000 r  
    J19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    J19                  IBUF (Prop_ibuf_I_O)         1.416     1.416 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.124    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081     3.205 r  clk_IBUF_BUFG_inst/O
                         net (fo=2805, routed)        1.369     4.575    <hidden>
    SLICE_X9Y140         FDPE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y140         FDPE (Prop_fdpe_C_Q)         0.379     4.954 f  <hidden>
                         net (fo=77, routed)          2.855     7.809    <hidden>
    SLICE_X22Y151        FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock net_clk rise edge)   10.000    10.000 r  
    J19                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    J19                  IBUF (Prop_ibuf_I_O)         1.350    11.350 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.620    12.970    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    13.047 r  clk_IBUF_BUFG_inst/O
                         net (fo=2805, routed)        1.416    14.463    <hidden>
    SLICE_X22Y151        FDCE                                         r  <hidden>
                         clock pessimism              0.165    14.627    
                         clock uncertainty           -0.035    14.592    
    SLICE_X22Y151        FDCE (Recov_fdce_C_CLR)     -0.331    14.261    <hidden>
  -------------------------------------------------------------------
                         required time                         14.261    
                         arrival time                          -7.809    
  -------------------------------------------------------------------
                         slack                                  6.452    

Slack (MET) :             6.452ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDPE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (net_clk rise@10.000ns - net_clk rise@0.000ns)
  Data Path Delay:        3.234ns  (logic 0.379ns (11.718%)  route 2.855ns (88.282%))
  Logic Levels:           0  
  Clock Path Skew:        0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.463ns = ( 14.463 - 10.000 ) 
    Source Clock Delay      (SCD):    4.575ns
    Clock Pessimism Removal (CPR):    0.165ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock net_clk rise edge)    0.000     0.000 r  
    J19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    J19                  IBUF (Prop_ibuf_I_O)         1.416     1.416 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.124    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081     3.205 r  clk_IBUF_BUFG_inst/O
                         net (fo=2805, routed)        1.369     4.575    <hidden>
    SLICE_X9Y140         FDPE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y140         FDPE (Prop_fdpe_C_Q)         0.379     4.954 f  <hidden>
                         net (fo=77, routed)          2.855     7.809    <hidden>
    SLICE_X22Y151        FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock net_clk rise edge)   10.000    10.000 r  
    J19                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    J19                  IBUF (Prop_ibuf_I_O)         1.350    11.350 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.620    12.970    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    13.047 r  clk_IBUF_BUFG_inst/O
                         net (fo=2805, routed)        1.416    14.463    <hidden>
    SLICE_X22Y151        FDCE                                         r  <hidden>
                         clock pessimism              0.165    14.627    
                         clock uncertainty           -0.035    14.592    
    SLICE_X22Y151        FDCE (Recov_fdce_C_CLR)     -0.331    14.261    <hidden>
  -------------------------------------------------------------------
                         required time                         14.261    
                         arrival time                          -7.809    
  -------------------------------------------------------------------
                         slack                                  6.452    

Slack (MET) :             6.452ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDPE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (net_clk rise@10.000ns - net_clk rise@0.000ns)
  Data Path Delay:        3.234ns  (logic 0.379ns (11.718%)  route 2.855ns (88.282%))
  Logic Levels:           0  
  Clock Path Skew:        0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.463ns = ( 14.463 - 10.000 ) 
    Source Clock Delay      (SCD):    4.575ns
    Clock Pessimism Removal (CPR):    0.165ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock net_clk rise edge)    0.000     0.000 r  
    J19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    J19                  IBUF (Prop_ibuf_I_O)         1.416     1.416 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.124    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081     3.205 r  clk_IBUF_BUFG_inst/O
                         net (fo=2805, routed)        1.369     4.575    <hidden>
    SLICE_X9Y140         FDPE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y140         FDPE (Prop_fdpe_C_Q)         0.379     4.954 f  <hidden>
                         net (fo=77, routed)          2.855     7.809    <hidden>
    SLICE_X22Y151        FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock net_clk rise edge)   10.000    10.000 r  
    J19                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    J19                  IBUF (Prop_ibuf_I_O)         1.350    11.350 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.620    12.970    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    13.047 r  clk_IBUF_BUFG_inst/O
                         net (fo=2805, routed)        1.416    14.463    <hidden>
    SLICE_X22Y151        FDCE                                         r  <hidden>
                         clock pessimism              0.165    14.627    
                         clock uncertainty           -0.035    14.592    
    SLICE_X22Y151        FDCE (Recov_fdce_C_CLR)     -0.331    14.261    <hidden>
  -------------------------------------------------------------------
                         required time                         14.261    
                         arrival time                          -7.809    
  -------------------------------------------------------------------
                         slack                                  6.452    

Slack (MET) :             6.452ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDPE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (net_clk rise@10.000ns - net_clk rise@0.000ns)
  Data Path Delay:        3.234ns  (logic 0.379ns (11.718%)  route 2.855ns (88.282%))
  Logic Levels:           0  
  Clock Path Skew:        0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.463ns = ( 14.463 - 10.000 ) 
    Source Clock Delay      (SCD):    4.575ns
    Clock Pessimism Removal (CPR):    0.165ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock net_clk rise edge)    0.000     0.000 r  
    J19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    J19                  IBUF (Prop_ibuf_I_O)         1.416     1.416 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.124    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081     3.205 r  clk_IBUF_BUFG_inst/O
                         net (fo=2805, routed)        1.369     4.575    <hidden>
    SLICE_X9Y140         FDPE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y140         FDPE (Prop_fdpe_C_Q)         0.379     4.954 f  <hidden>
                         net (fo=77, routed)          2.855     7.809    <hidden>
    SLICE_X22Y151        FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock net_clk rise edge)   10.000    10.000 r  
    J19                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    J19                  IBUF (Prop_ibuf_I_O)         1.350    11.350 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.620    12.970    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    13.047 r  clk_IBUF_BUFG_inst/O
                         net (fo=2805, routed)        1.416    14.463    <hidden>
    SLICE_X22Y151        FDCE                                         r  <hidden>
                         clock pessimism              0.165    14.627    
                         clock uncertainty           -0.035    14.592    
    SLICE_X22Y151        FDCE (Recov_fdce_C_CLR)     -0.331    14.261    <hidden>
  -------------------------------------------------------------------
                         required time                         14.261    
                         arrival time                          -7.809    
  -------------------------------------------------------------------
                         slack                                  6.452    

Slack (MET) :             6.452ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDPE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (net_clk rise@10.000ns - net_clk rise@0.000ns)
  Data Path Delay:        3.234ns  (logic 0.379ns (11.718%)  route 2.855ns (88.282%))
  Logic Levels:           0  
  Clock Path Skew:        0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.463ns = ( 14.463 - 10.000 ) 
    Source Clock Delay      (SCD):    4.575ns
    Clock Pessimism Removal (CPR):    0.165ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock net_clk rise edge)    0.000     0.000 r  
    J19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    J19                  IBUF (Prop_ibuf_I_O)         1.416     1.416 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.124    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081     3.205 r  clk_IBUF_BUFG_inst/O
                         net (fo=2805, routed)        1.369     4.575    <hidden>
    SLICE_X9Y140         FDPE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y140         FDPE (Prop_fdpe_C_Q)         0.379     4.954 f  <hidden>
                         net (fo=77, routed)          2.855     7.809    <hidden>
    SLICE_X22Y151        FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock net_clk rise edge)   10.000    10.000 r  
    J19                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    J19                  IBUF (Prop_ibuf_I_O)         1.350    11.350 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.620    12.970    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    13.047 r  clk_IBUF_BUFG_inst/O
                         net (fo=2805, routed)        1.416    14.463    <hidden>
    SLICE_X22Y151        FDCE                                         r  <hidden>
                         clock pessimism              0.165    14.627    
                         clock uncertainty           -0.035    14.592    
    SLICE_X22Y151        FDCE (Recov_fdce_C_CLR)     -0.331    14.261    <hidden>
  -------------------------------------------------------------------
                         required time                         14.261    
                         arrival time                          -7.809    
  -------------------------------------------------------------------
                         slack                                  6.452    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.270ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDPE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (net_clk rise@0.000ns - net_clk rise@0.000ns)
  Data Path Delay:        0.444ns  (logic 0.141ns (31.755%)  route 0.303ns (68.246%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.081ns
    Source Clock Delay      (SCD):    1.561ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock net_clk rise edge)    0.000     0.000 r  
    J19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    J19                  IBUF (Prop_ibuf_I_O)         0.252     0.252 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.893    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.919 r  clk_IBUF_BUFG_inst/O
                         net (fo=2805, routed)        0.642     1.561    <hidden>
    SLICE_X59Y156        FDPE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y156        FDPE (Prop_fdpe_C_Q)         0.141     1.702 f  <hidden>
                         net (fo=25, routed)          0.303     2.005    <hidden>
    SLICE_X48Y156        FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock net_clk rise edge)    0.000     0.000 r  
    J19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    J19                  IBUF (Prop_ibuf_I_O)         0.440     0.440 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.135    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.164 r  clk_IBUF_BUFG_inst/O
                         net (fo=2805, routed)        0.917     2.081    <hidden>
    SLICE_X48Y156        FDCE                                         r  <hidden>
                         clock pessimism             -0.255     1.826    
    SLICE_X48Y156        FDCE (Remov_fdce_C_CLR)     -0.092     1.734    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.734    
                         arrival time                           2.005    
  -------------------------------------------------------------------
                         slack                                  0.270    

Slack (MET) :             0.270ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDPE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (net_clk rise@0.000ns - net_clk rise@0.000ns)
  Data Path Delay:        0.444ns  (logic 0.141ns (31.755%)  route 0.303ns (68.246%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.081ns
    Source Clock Delay      (SCD):    1.561ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock net_clk rise edge)    0.000     0.000 r  
    J19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    J19                  IBUF (Prop_ibuf_I_O)         0.252     0.252 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.893    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.919 r  clk_IBUF_BUFG_inst/O
                         net (fo=2805, routed)        0.642     1.561    <hidden>
    SLICE_X59Y156        FDPE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y156        FDPE (Prop_fdpe_C_Q)         0.141     1.702 f  <hidden>
                         net (fo=25, routed)          0.303     2.005    <hidden>
    SLICE_X48Y156        FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock net_clk rise edge)    0.000     0.000 r  
    J19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    J19                  IBUF (Prop_ibuf_I_O)         0.440     0.440 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.135    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.164 r  clk_IBUF_BUFG_inst/O
                         net (fo=2805, routed)        0.917     2.081    <hidden>
    SLICE_X48Y156        FDCE                                         r  <hidden>
                         clock pessimism             -0.255     1.826    
    SLICE_X48Y156        FDCE (Remov_fdce_C_CLR)     -0.092     1.734    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.734    
                         arrival time                           2.005    
  -------------------------------------------------------------------
                         slack                                  0.270    

Slack (MET) :             0.270ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDPE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (net_clk rise@0.000ns - net_clk rise@0.000ns)
  Data Path Delay:        0.444ns  (logic 0.141ns (31.755%)  route 0.303ns (68.246%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.081ns
    Source Clock Delay      (SCD):    1.561ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock net_clk rise edge)    0.000     0.000 r  
    J19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    J19                  IBUF (Prop_ibuf_I_O)         0.252     0.252 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.893    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.919 r  clk_IBUF_BUFG_inst/O
                         net (fo=2805, routed)        0.642     1.561    <hidden>
    SLICE_X59Y156        FDPE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y156        FDPE (Prop_fdpe_C_Q)         0.141     1.702 f  <hidden>
                         net (fo=25, routed)          0.303     2.005    <hidden>
    SLICE_X48Y156        FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock net_clk rise edge)    0.000     0.000 r  
    J19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    J19                  IBUF (Prop_ibuf_I_O)         0.440     0.440 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.135    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.164 r  clk_IBUF_BUFG_inst/O
                         net (fo=2805, routed)        0.917     2.081    <hidden>
    SLICE_X48Y156        FDCE                                         r  <hidden>
                         clock pessimism             -0.255     1.826    
    SLICE_X48Y156        FDCE (Remov_fdce_C_CLR)     -0.092     1.734    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.734    
                         arrival time                           2.005    
  -------------------------------------------------------------------
                         slack                                  0.270    

Slack (MET) :             0.270ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDPE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (net_clk rise@0.000ns - net_clk rise@0.000ns)
  Data Path Delay:        0.444ns  (logic 0.141ns (31.755%)  route 0.303ns (68.246%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.081ns
    Source Clock Delay      (SCD):    1.561ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock net_clk rise edge)    0.000     0.000 r  
    J19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    J19                  IBUF (Prop_ibuf_I_O)         0.252     0.252 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.893    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.919 r  clk_IBUF_BUFG_inst/O
                         net (fo=2805, routed)        0.642     1.561    <hidden>
    SLICE_X59Y156        FDPE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y156        FDPE (Prop_fdpe_C_Q)         0.141     1.702 f  <hidden>
                         net (fo=25, routed)          0.303     2.005    <hidden>
    SLICE_X48Y156        FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock net_clk rise edge)    0.000     0.000 r  
    J19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    J19                  IBUF (Prop_ibuf_I_O)         0.440     0.440 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.135    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.164 r  clk_IBUF_BUFG_inst/O
                         net (fo=2805, routed)        0.917     2.081    <hidden>
    SLICE_X48Y156        FDCE                                         r  <hidden>
                         clock pessimism             -0.255     1.826    
    SLICE_X48Y156        FDCE (Remov_fdce_C_CLR)     -0.092     1.734    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.734    
                         arrival time                           2.005    
  -------------------------------------------------------------------
                         slack                                  0.270    

Slack (MET) :             0.321ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDPE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (net_clk rise@0.000ns - net_clk rise@0.000ns)
  Data Path Delay:        0.489ns  (logic 0.141ns (28.812%)  route 0.348ns (71.188%))
  Logic Levels:           0  
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.077ns
    Source Clock Delay      (SCD):    1.562ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock net_clk rise edge)    0.000     0.000 r  
    J19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    J19                  IBUF (Prop_ibuf_I_O)         0.252     0.252 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.893    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.919 r  clk_IBUF_BUFG_inst/O
                         net (fo=2805, routed)        0.643     1.562    <hidden>
    SLICE_X39Y191        FDPE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y191        FDPE (Prop_fdpe_C_Q)         0.141     1.703 f  <hidden>
                         net (fo=24, routed)          0.348     2.051    <hidden>
    SLICE_X52Y191        FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock net_clk rise edge)    0.000     0.000 r  
    J19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    J19                  IBUF (Prop_ibuf_I_O)         0.440     0.440 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.135    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.164 r  clk_IBUF_BUFG_inst/O
                         net (fo=2805, routed)        0.913     2.077    <hidden>
    SLICE_X52Y191        FDCE                                         r  <hidden>
                         clock pessimism             -0.255     1.822    
    SLICE_X52Y191        FDCE (Remov_fdce_C_CLR)     -0.092     1.730    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.730    
                         arrival time                           2.051    
  -------------------------------------------------------------------
                         slack                                  0.321    

Slack (MET) :             0.356ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDPE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (net_clk rise@0.000ns - net_clk rise@0.000ns)
  Data Path Delay:        0.527ns  (logic 0.141ns (26.767%)  route 0.386ns (73.233%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.078ns
    Source Clock Delay      (SCD):    1.561ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock net_clk rise edge)    0.000     0.000 r  
    J19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    J19                  IBUF (Prop_ibuf_I_O)         0.252     0.252 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.893    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.919 r  clk_IBUF_BUFG_inst/O
                         net (fo=2805, routed)        0.642     1.561    <hidden>
    SLICE_X59Y156        FDPE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y156        FDPE (Prop_fdpe_C_Q)         0.141     1.702 f  <hidden>
                         net (fo=25, routed)          0.386     2.087    <hidden>
    SLICE_X51Y157        FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock net_clk rise edge)    0.000     0.000 r  
    J19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    J19                  IBUF (Prop_ibuf_I_O)         0.440     0.440 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.135    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.164 r  clk_IBUF_BUFG_inst/O
                         net (fo=2805, routed)        0.914     2.078    <hidden>
    SLICE_X51Y157        FDCE                                         r  <hidden>
                         clock pessimism             -0.255     1.823    
    SLICE_X51Y157        FDCE (Remov_fdce_C_CLR)     -0.092     1.731    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.731    
                         arrival time                           2.087    
  -------------------------------------------------------------------
                         slack                                  0.356    

Slack (MET) :             0.356ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDPE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (net_clk rise@0.000ns - net_clk rise@0.000ns)
  Data Path Delay:        0.527ns  (logic 0.141ns (26.767%)  route 0.386ns (73.233%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.078ns
    Source Clock Delay      (SCD):    1.561ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock net_clk rise edge)    0.000     0.000 r  
    J19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    J19                  IBUF (Prop_ibuf_I_O)         0.252     0.252 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.893    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.919 r  clk_IBUF_BUFG_inst/O
                         net (fo=2805, routed)        0.642     1.561    <hidden>
    SLICE_X59Y156        FDPE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y156        FDPE (Prop_fdpe_C_Q)         0.141     1.702 f  <hidden>
                         net (fo=25, routed)          0.386     2.087    <hidden>
    SLICE_X51Y157        FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock net_clk rise edge)    0.000     0.000 r  
    J19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    J19                  IBUF (Prop_ibuf_I_O)         0.440     0.440 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.135    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.164 r  clk_IBUF_BUFG_inst/O
                         net (fo=2805, routed)        0.914     2.078    <hidden>
    SLICE_X51Y157        FDCE                                         r  <hidden>
                         clock pessimism             -0.255     1.823    
    SLICE_X51Y157        FDCE (Remov_fdce_C_CLR)     -0.092     1.731    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.731    
                         arrival time                           2.087    
  -------------------------------------------------------------------
                         slack                                  0.356    

Slack (MET) :             0.356ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDPE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (net_clk rise@0.000ns - net_clk rise@0.000ns)
  Data Path Delay:        0.527ns  (logic 0.141ns (26.767%)  route 0.386ns (73.233%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.078ns
    Source Clock Delay      (SCD):    1.561ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock net_clk rise edge)    0.000     0.000 r  
    J19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    J19                  IBUF (Prop_ibuf_I_O)         0.252     0.252 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.893    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.919 r  clk_IBUF_BUFG_inst/O
                         net (fo=2805, routed)        0.642     1.561    <hidden>
    SLICE_X59Y156        FDPE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y156        FDPE (Prop_fdpe_C_Q)         0.141     1.702 f  <hidden>
                         net (fo=25, routed)          0.386     2.087    <hidden>
    SLICE_X51Y157        FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock net_clk rise edge)    0.000     0.000 r  
    J19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    J19                  IBUF (Prop_ibuf_I_O)         0.440     0.440 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.135    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.164 r  clk_IBUF_BUFG_inst/O
                         net (fo=2805, routed)        0.914     2.078    <hidden>
    SLICE_X51Y157        FDCE                                         r  <hidden>
                         clock pessimism             -0.255     1.823    
    SLICE_X51Y157        FDCE (Remov_fdce_C_CLR)     -0.092     1.731    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.731    
                         arrival time                           2.087    
  -------------------------------------------------------------------
                         slack                                  0.356    

Slack (MET) :             0.356ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDPE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (net_clk rise@0.000ns - net_clk rise@0.000ns)
  Data Path Delay:        0.527ns  (logic 0.141ns (26.767%)  route 0.386ns (73.233%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.078ns
    Source Clock Delay      (SCD):    1.561ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock net_clk rise edge)    0.000     0.000 r  
    J19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    J19                  IBUF (Prop_ibuf_I_O)         0.252     0.252 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.893    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.919 r  clk_IBUF_BUFG_inst/O
                         net (fo=2805, routed)        0.642     1.561    <hidden>
    SLICE_X59Y156        FDPE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y156        FDPE (Prop_fdpe_C_Q)         0.141     1.702 f  <hidden>
                         net (fo=25, routed)          0.386     2.087    <hidden>
    SLICE_X51Y157        FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock net_clk rise edge)    0.000     0.000 r  
    J19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    J19                  IBUF (Prop_ibuf_I_O)         0.440     0.440 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.135    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.164 r  clk_IBUF_BUFG_inst/O
                         net (fo=2805, routed)        0.914     2.078    <hidden>
    SLICE_X51Y157        FDCE                                         r  <hidden>
                         clock pessimism             -0.255     1.823    
    SLICE_X51Y157        FDCE (Remov_fdce_C_CLR)     -0.092     1.731    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.731    
                         arrival time                           2.087    
  -------------------------------------------------------------------
                         slack                                  0.356    

Slack (MET) :             0.376ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDPE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (net_clk rise@0.000ns - net_clk rise@0.000ns)
  Data Path Delay:        0.544ns  (logic 0.141ns (25.896%)  route 0.403ns (74.104%))
  Logic Levels:           0  
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.077ns
    Source Clock Delay      (SCD):    1.562ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock net_clk rise edge)    0.000     0.000 r  
    J19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    J19                  IBUF (Prop_ibuf_I_O)         0.252     0.252 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.893    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.919 r  clk_IBUF_BUFG_inst/O
                         net (fo=2805, routed)        0.643     1.562    <hidden>
    SLICE_X39Y191        FDPE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y191        FDPE (Prop_fdpe_C_Q)         0.141     1.703 f  <hidden>
                         net (fo=24, routed)          0.403     2.106    <hidden>
    SLICE_X53Y192        FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock net_clk rise edge)    0.000     0.000 r  
    J19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    J19                  IBUF (Prop_ibuf_I_O)         0.440     0.440 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.135    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.164 r  clk_IBUF_BUFG_inst/O
                         net (fo=2805, routed)        0.913     2.077    <hidden>
    SLICE_X53Y192        FDCE                                         r  <hidden>
                         clock pessimism             -0.255     1.822    
    SLICE_X53Y192        FDCE (Remov_fdce_C_CLR)     -0.092     1.730    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.730    
                         arrival time                           2.106    
  -------------------------------------------------------------------
                         slack                                  0.376    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  net_ft601_clk
  To Clock:  net_ft601_clk

Setup :            0  Failing Endpoints,  Worst Slack        7.755ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.456ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.755ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDPE clocked by net_ft601_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock net_ft601_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (net_ft601_clk rise@10.000ns - net_ft601_clk rise@0.000ns)
  Data Path Delay:        1.643ns  (logic 0.379ns (23.072%)  route 1.264ns (76.928%))
  Logic Levels:           0  
  Clock Path Skew:        -0.236ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.371ns = ( 14.371 - 10.000 ) 
    Source Clock Delay      (SCD):    4.771ns
    Clock Pessimism Removal (CPR):    0.165ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock net_ft601_clk rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  ft601_clk (IN)
                         net (fo=0)                   0.000     0.000    ft601_clk
    K18                  IBUF (Prop_ibuf_I_O)         1.419     1.419 r  ft601_clk_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.128    ft601_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.209 r  ft601_clk_IBUF_BUFG_inst/O
                         net (fo=6759, routed)        1.562     4.771    <hidden>
    SLICE_X77Y162        FDPE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y162        FDPE (Prop_fdpe_C_Q)         0.379     5.150 f  <hidden>
                         net (fo=76, routed)          1.264     6.414    <hidden>
    SLICE_X72Y148        FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock net_ft601_clk rise edge)
                                                     10.000    10.000 r  
    K18                                               0.000    10.000 r  ft601_clk (IN)
                         net (fo=0)                   0.000    10.000    ft601_clk
    K18                  IBUF (Prop_ibuf_I_O)         1.353    11.353 r  ft601_clk_IBUF_inst/O
                         net (fo=1, routed)           1.620    12.974    ft601_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    13.051 r  ft601_clk_IBUF_BUFG_inst/O
                         net (fo=6759, routed)        1.320    14.371    <hidden>
    SLICE_X72Y148        FDCE                                         r  <hidden>
                         clock pessimism              0.165    14.535    
                         clock uncertainty           -0.035    14.500    
    SLICE_X72Y148        FDCE (Recov_fdce_C_CLR)     -0.331    14.169    <hidden>
  -------------------------------------------------------------------
                         required time                         14.169    
                         arrival time                          -6.414    
  -------------------------------------------------------------------
                         slack                                  7.755    

Slack (MET) :             7.794ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDPE clocked by net_ft601_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock net_ft601_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (net_ft601_clk rise@10.000ns - net_ft601_clk rise@0.000ns)
  Data Path Delay:        1.643ns  (logic 0.379ns (23.072%)  route 1.264ns (76.928%))
  Logic Levels:           0  
  Clock Path Skew:        -0.236ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.371ns = ( 14.371 - 10.000 ) 
    Source Clock Delay      (SCD):    4.771ns
    Clock Pessimism Removal (CPR):    0.165ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock net_ft601_clk rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  ft601_clk (IN)
                         net (fo=0)                   0.000     0.000    ft601_clk
    K18                  IBUF (Prop_ibuf_I_O)         1.419     1.419 r  ft601_clk_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.128    ft601_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.209 r  ft601_clk_IBUF_BUFG_inst/O
                         net (fo=6759, routed)        1.562     4.771    <hidden>
    SLICE_X77Y162        FDPE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y162        FDPE (Prop_fdpe_C_Q)         0.379     5.150 f  <hidden>
                         net (fo=76, routed)          1.264     6.414    <hidden>
    SLICE_X72Y148        FDPE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock net_ft601_clk rise edge)
                                                     10.000    10.000 r  
    K18                                               0.000    10.000 r  ft601_clk (IN)
                         net (fo=0)                   0.000    10.000    ft601_clk
    K18                  IBUF (Prop_ibuf_I_O)         1.353    11.353 r  ft601_clk_IBUF_inst/O
                         net (fo=1, routed)           1.620    12.974    ft601_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    13.051 r  ft601_clk_IBUF_BUFG_inst/O
                         net (fo=6759, routed)        1.320    14.371    <hidden>
    SLICE_X72Y148        FDPE                                         r  <hidden>
                         clock pessimism              0.165    14.535    
                         clock uncertainty           -0.035    14.500    
    SLICE_X72Y148        FDPE (Recov_fdpe_C_PRE)     -0.292    14.208    <hidden>
  -------------------------------------------------------------------
                         required time                         14.208    
                         arrival time                          -6.414    
  -------------------------------------------------------------------
                         slack                                  7.794    

Slack (MET) :             7.794ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDPE clocked by net_ft601_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock net_ft601_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (net_ft601_clk rise@10.000ns - net_ft601_clk rise@0.000ns)
  Data Path Delay:        1.643ns  (logic 0.379ns (23.072%)  route 1.264ns (76.928%))
  Logic Levels:           0  
  Clock Path Skew:        -0.236ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.371ns = ( 14.371 - 10.000 ) 
    Source Clock Delay      (SCD):    4.771ns
    Clock Pessimism Removal (CPR):    0.165ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock net_ft601_clk rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  ft601_clk (IN)
                         net (fo=0)                   0.000     0.000    ft601_clk
    K18                  IBUF (Prop_ibuf_I_O)         1.419     1.419 r  ft601_clk_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.128    ft601_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.209 r  ft601_clk_IBUF_BUFG_inst/O
                         net (fo=6759, routed)        1.562     4.771    <hidden>
    SLICE_X77Y162        FDPE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y162        FDPE (Prop_fdpe_C_Q)         0.379     5.150 f  <hidden>
                         net (fo=76, routed)          1.264     6.414    <hidden>
    SLICE_X72Y148        FDPE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock net_ft601_clk rise edge)
                                                     10.000    10.000 r  
    K18                                               0.000    10.000 r  ft601_clk (IN)
                         net (fo=0)                   0.000    10.000    ft601_clk
    K18                  IBUF (Prop_ibuf_I_O)         1.353    11.353 r  ft601_clk_IBUF_inst/O
                         net (fo=1, routed)           1.620    12.974    ft601_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    13.051 r  ft601_clk_IBUF_BUFG_inst/O
                         net (fo=6759, routed)        1.320    14.371    <hidden>
    SLICE_X72Y148        FDPE                                         r  <hidden>
                         clock pessimism              0.165    14.535    
                         clock uncertainty           -0.035    14.500    
    SLICE_X72Y148        FDPE (Recov_fdpe_C_PRE)     -0.292    14.208    <hidden>
  -------------------------------------------------------------------
                         required time                         14.208    
                         arrival time                          -6.414    
  -------------------------------------------------------------------
                         slack                                  7.794    

Slack (MET) :             8.192ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDPE clocked by net_ft601_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock net_ft601_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (net_ft601_clk rise@10.000ns - net_ft601_clk rise@0.000ns)
  Data Path Delay:        1.265ns  (logic 0.348ns (27.502%)  route 0.917ns (72.498%))
  Logic Levels:           0  
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.496ns = ( 14.496 - 10.000 ) 
    Source Clock Delay      (SCD):    4.767ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock net_ft601_clk rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  ft601_clk (IN)
                         net (fo=0)                   0.000     0.000    ft601_clk
    K18                  IBUF (Prop_ibuf_I_O)         1.419     1.419 r  ft601_clk_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.128    ft601_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.209 r  ft601_clk_IBUF_BUFG_inst/O
                         net (fo=6759, routed)        1.558     4.767    <hidden>
    SLICE_X77Y165        FDPE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y165        FDPE (Prop_fdpe_C_Q)         0.348     5.115 f  <hidden>
                         net (fo=3, routed)           0.917     6.033    <hidden>
    SLICE_X79Y162        FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock net_ft601_clk rise edge)
                                                     10.000    10.000 r  
    K18                                               0.000    10.000 r  ft601_clk (IN)
                         net (fo=0)                   0.000    10.000    ft601_clk
    K18                  IBUF (Prop_ibuf_I_O)         1.353    11.353 r  ft601_clk_IBUF_inst/O
                         net (fo=1, routed)           1.620    12.974    ft601_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    13.051 r  ft601_clk_IBUF_BUFG_inst/O
                         net (fo=6759, routed)        1.446    14.496    <hidden>
    SLICE_X79Y162        FDCE                                         r  <hidden>
                         clock pessimism              0.232    14.728    
                         clock uncertainty           -0.035    14.693    
    SLICE_X79Y162        FDCE (Recov_fdce_C_CLR)     -0.468    14.225    <hidden>
  -------------------------------------------------------------------
                         required time                         14.225    
                         arrival time                          -6.033    
  -------------------------------------------------------------------
                         slack                                  8.192    

Slack (MET) :             8.192ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDPE clocked by net_ft601_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock net_ft601_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (net_ft601_clk rise@10.000ns - net_ft601_clk rise@0.000ns)
  Data Path Delay:        1.265ns  (logic 0.348ns (27.502%)  route 0.917ns (72.498%))
  Logic Levels:           0  
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.496ns = ( 14.496 - 10.000 ) 
    Source Clock Delay      (SCD):    4.767ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock net_ft601_clk rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  ft601_clk (IN)
                         net (fo=0)                   0.000     0.000    ft601_clk
    K18                  IBUF (Prop_ibuf_I_O)         1.419     1.419 r  ft601_clk_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.128    ft601_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.209 r  ft601_clk_IBUF_BUFG_inst/O
                         net (fo=6759, routed)        1.558     4.767    <hidden>
    SLICE_X77Y165        FDPE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y165        FDPE (Prop_fdpe_C_Q)         0.348     5.115 f  <hidden>
                         net (fo=3, routed)           0.917     6.033    <hidden>
    SLICE_X79Y162        FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock net_ft601_clk rise edge)
                                                     10.000    10.000 r  
    K18                                               0.000    10.000 r  ft601_clk (IN)
                         net (fo=0)                   0.000    10.000    ft601_clk
    K18                  IBUF (Prop_ibuf_I_O)         1.353    11.353 r  ft601_clk_IBUF_inst/O
                         net (fo=1, routed)           1.620    12.974    ft601_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    13.051 r  ft601_clk_IBUF_BUFG_inst/O
                         net (fo=6759, routed)        1.446    14.496    <hidden>
    SLICE_X79Y162        FDCE                                         r  <hidden>
                         clock pessimism              0.232    14.728    
                         clock uncertainty           -0.035    14.693    
    SLICE_X79Y162        FDCE (Recov_fdce_C_CLR)     -0.468    14.225    <hidden>
  -------------------------------------------------------------------
                         required time                         14.225    
                         arrival time                          -6.033    
  -------------------------------------------------------------------
                         slack                                  8.192    

Slack (MET) :             8.228ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDPE clocked by net_ft601_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock net_ft601_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (net_ft601_clk rise@10.000ns - net_ft601_clk rise@0.000ns)
  Data Path Delay:        1.382ns  (logic 0.379ns (27.422%)  route 1.003ns (72.578%))
  Logic Levels:           0  
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.498ns = ( 14.498 - 10.000 ) 
    Source Clock Delay      (SCD):    4.771ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock net_ft601_clk rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  ft601_clk (IN)
                         net (fo=0)                   0.000     0.000    ft601_clk
    K18                  IBUF (Prop_ibuf_I_O)         1.419     1.419 r  ft601_clk_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.128    ft601_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.209 r  ft601_clk_IBUF_BUFG_inst/O
                         net (fo=6759, routed)        1.562     4.771    <hidden>
    SLICE_X77Y162        FDPE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y162        FDPE (Prop_fdpe_C_Q)         0.379     5.150 f  <hidden>
                         net (fo=76, routed)          1.003     6.153    <hidden>
    SLICE_X75Y154        FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock net_ft601_clk rise edge)
                                                     10.000    10.000 r  
    K18                                               0.000    10.000 r  ft601_clk (IN)
                         net (fo=0)                   0.000    10.000    ft601_clk
    K18                  IBUF (Prop_ibuf_I_O)         1.353    11.353 r  ft601_clk_IBUF_inst/O
                         net (fo=1, routed)           1.620    12.974    ft601_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    13.051 r  ft601_clk_IBUF_BUFG_inst/O
                         net (fo=6759, routed)        1.448    14.498    <hidden>
    SLICE_X75Y154        FDCE                                         r  <hidden>
                         clock pessimism              0.249    14.747    
                         clock uncertainty           -0.035    14.712    
    SLICE_X75Y154        FDCE (Recov_fdce_C_CLR)     -0.331    14.381    <hidden>
  -------------------------------------------------------------------
                         required time                         14.381    
                         arrival time                          -6.153    
  -------------------------------------------------------------------
                         slack                                  8.228    

Slack (MET) :             8.228ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDPE clocked by net_ft601_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock net_ft601_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (net_ft601_clk rise@10.000ns - net_ft601_clk rise@0.000ns)
  Data Path Delay:        1.382ns  (logic 0.379ns (27.422%)  route 1.003ns (72.578%))
  Logic Levels:           0  
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.498ns = ( 14.498 - 10.000 ) 
    Source Clock Delay      (SCD):    4.771ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock net_ft601_clk rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  ft601_clk (IN)
                         net (fo=0)                   0.000     0.000    ft601_clk
    K18                  IBUF (Prop_ibuf_I_O)         1.419     1.419 r  ft601_clk_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.128    ft601_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.209 r  ft601_clk_IBUF_BUFG_inst/O
                         net (fo=6759, routed)        1.562     4.771    <hidden>
    SLICE_X77Y162        FDPE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y162        FDPE (Prop_fdpe_C_Q)         0.379     5.150 f  <hidden>
                         net (fo=76, routed)          1.003     6.153    <hidden>
    SLICE_X75Y154        FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock net_ft601_clk rise edge)
                                                     10.000    10.000 r  
    K18                                               0.000    10.000 r  ft601_clk (IN)
                         net (fo=0)                   0.000    10.000    ft601_clk
    K18                  IBUF (Prop_ibuf_I_O)         1.353    11.353 r  ft601_clk_IBUF_inst/O
                         net (fo=1, routed)           1.620    12.974    ft601_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    13.051 r  ft601_clk_IBUF_BUFG_inst/O
                         net (fo=6759, routed)        1.448    14.498    <hidden>
    SLICE_X75Y154        FDCE                                         r  <hidden>
                         clock pessimism              0.249    14.747    
                         clock uncertainty           -0.035    14.712    
    SLICE_X75Y154        FDCE (Recov_fdce_C_CLR)     -0.331    14.381    <hidden>
  -------------------------------------------------------------------
                         required time                         14.381    
                         arrival time                          -6.153    
  -------------------------------------------------------------------
                         slack                                  8.228    

Slack (MET) :             8.228ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDPE clocked by net_ft601_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock net_ft601_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (net_ft601_clk rise@10.000ns - net_ft601_clk rise@0.000ns)
  Data Path Delay:        1.382ns  (logic 0.379ns (27.422%)  route 1.003ns (72.578%))
  Logic Levels:           0  
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.498ns = ( 14.498 - 10.000 ) 
    Source Clock Delay      (SCD):    4.771ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock net_ft601_clk rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  ft601_clk (IN)
                         net (fo=0)                   0.000     0.000    ft601_clk
    K18                  IBUF (Prop_ibuf_I_O)         1.419     1.419 r  ft601_clk_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.128    ft601_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.209 r  ft601_clk_IBUF_BUFG_inst/O
                         net (fo=6759, routed)        1.562     4.771    <hidden>
    SLICE_X77Y162        FDPE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y162        FDPE (Prop_fdpe_C_Q)         0.379     5.150 f  <hidden>
                         net (fo=76, routed)          1.003     6.153    <hidden>
    SLICE_X75Y154        FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock net_ft601_clk rise edge)
                                                     10.000    10.000 r  
    K18                                               0.000    10.000 r  ft601_clk (IN)
                         net (fo=0)                   0.000    10.000    ft601_clk
    K18                  IBUF (Prop_ibuf_I_O)         1.353    11.353 r  ft601_clk_IBUF_inst/O
                         net (fo=1, routed)           1.620    12.974    ft601_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    13.051 r  ft601_clk_IBUF_BUFG_inst/O
                         net (fo=6759, routed)        1.448    14.498    <hidden>
    SLICE_X75Y154        FDCE                                         r  <hidden>
                         clock pessimism              0.249    14.747    
                         clock uncertainty           -0.035    14.712    
    SLICE_X75Y154        FDCE (Recov_fdce_C_CLR)     -0.331    14.381    <hidden>
  -------------------------------------------------------------------
                         required time                         14.381    
                         arrival time                          -6.153    
  -------------------------------------------------------------------
                         slack                                  8.228    

Slack (MET) :             8.298ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDPE clocked by net_ft601_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock net_ft601_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (net_ft601_clk rise@10.000ns - net_ft601_clk rise@0.000ns)
  Data Path Delay:        1.311ns  (logic 0.379ns (28.902%)  route 0.932ns (71.098%))
  Logic Levels:           0  
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.498ns = ( 14.498 - 10.000 ) 
    Source Clock Delay      (SCD):    4.771ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock net_ft601_clk rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  ft601_clk (IN)
                         net (fo=0)                   0.000     0.000    ft601_clk
    K18                  IBUF (Prop_ibuf_I_O)         1.419     1.419 r  ft601_clk_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.128    ft601_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.209 r  ft601_clk_IBUF_BUFG_inst/O
                         net (fo=6759, routed)        1.562     4.771    <hidden>
    SLICE_X77Y162        FDPE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y162        FDPE (Prop_fdpe_C_Q)         0.379     5.150 f  <hidden>
                         net (fo=76, routed)          0.932     6.083    <hidden>
    SLICE_X75Y153        FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock net_ft601_clk rise edge)
                                                     10.000    10.000 r  
    K18                                               0.000    10.000 r  ft601_clk (IN)
                         net (fo=0)                   0.000    10.000    ft601_clk
    K18                  IBUF (Prop_ibuf_I_O)         1.353    11.353 r  ft601_clk_IBUF_inst/O
                         net (fo=1, routed)           1.620    12.974    ft601_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    13.051 r  ft601_clk_IBUF_BUFG_inst/O
                         net (fo=6759, routed)        1.448    14.498    <hidden>
    SLICE_X75Y153        FDCE                                         r  <hidden>
                         clock pessimism              0.249    14.747    
                         clock uncertainty           -0.035    14.712    
    SLICE_X75Y153        FDCE (Recov_fdce_C_CLR)     -0.331    14.381    <hidden>
  -------------------------------------------------------------------
                         required time                         14.381    
                         arrival time                          -6.083    
  -------------------------------------------------------------------
                         slack                                  8.298    

Slack (MET) :             8.320ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDPE clocked by net_ft601_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock net_ft601_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (net_ft601_clk rise@10.000ns - net_ft601_clk rise@0.000ns)
  Data Path Delay:        1.289ns  (logic 0.379ns (29.395%)  route 0.910ns (70.605%))
  Logic Levels:           0  
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.498ns = ( 14.498 - 10.000 ) 
    Source Clock Delay      (SCD):    4.771ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock net_ft601_clk rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  ft601_clk (IN)
                         net (fo=0)                   0.000     0.000    ft601_clk
    K18                  IBUF (Prop_ibuf_I_O)         1.419     1.419 r  ft601_clk_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.128    ft601_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.209 r  ft601_clk_IBUF_BUFG_inst/O
                         net (fo=6759, routed)        1.562     4.771    <hidden>
    SLICE_X77Y162        FDPE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y162        FDPE (Prop_fdpe_C_Q)         0.379     5.150 f  <hidden>
                         net (fo=76, routed)          0.910     6.061    <hidden>
    SLICE_X77Y153        FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock net_ft601_clk rise edge)
                                                     10.000    10.000 r  
    K18                                               0.000    10.000 r  ft601_clk (IN)
                         net (fo=0)                   0.000    10.000    ft601_clk
    K18                  IBUF (Prop_ibuf_I_O)         1.353    11.353 r  ft601_clk_IBUF_inst/O
                         net (fo=1, routed)           1.620    12.974    ft601_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    13.051 r  ft601_clk_IBUF_BUFG_inst/O
                         net (fo=6759, routed)        1.448    14.498    <hidden>
    SLICE_X77Y153        FDCE                                         r  <hidden>
                         clock pessimism              0.249    14.747    
                         clock uncertainty           -0.035    14.712    
    SLICE_X77Y153        FDCE (Recov_fdce_C_CLR)     -0.331    14.381    <hidden>
  -------------------------------------------------------------------
                         required time                         14.381    
                         arrival time                          -6.061    
  -------------------------------------------------------------------
                         slack                                  8.320    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.456ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDPE clocked by net_ft601_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock net_ft601_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (net_ft601_clk rise@0.000ns - net_ft601_clk rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.141ns (37.118%)  route 0.239ns (62.882%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock net_ft601_clk rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  ft601_clk (IN)
                         net (fo=0)                   0.000     0.000    ft601_clk
    K18                  IBUF (Prop_ibuf_I_O)         0.256     0.256 r  ft601_clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.896    ft601_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.922 r  ft601_clk_IBUF_BUFG_inst/O
                         net (fo=6759, routed)        0.596     1.518    <hidden>
    SLICE_X5Y140         FDPE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y140         FDPE (Prop_fdpe_C_Q)         0.141     1.659 f  <hidden>
                         net (fo=15, routed)          0.239     1.898    <hidden>
    SLICE_X5Y141         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock net_ft601_clk rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  ft601_clk (IN)
                         net (fo=0)                   0.000     0.000    ft601_clk
    K18                  IBUF (Prop_ibuf_I_O)         0.444     0.444 r  ft601_clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.139    ft601_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.168 r  ft601_clk_IBUF_BUFG_inst/O
                         net (fo=6759, routed)        0.866     2.034    <hidden>
    SLICE_X5Y141         FDCE                                         r  <hidden>
                         clock pessimism             -0.500     1.534    
    SLICE_X5Y141         FDCE (Remov_fdce_C_CLR)     -0.092     1.442    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.442    
                         arrival time                           1.898    
  -------------------------------------------------------------------
                         slack                                  0.456    

Slack (MET) :             0.456ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDPE clocked by net_ft601_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock net_ft601_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (net_ft601_clk rise@0.000ns - net_ft601_clk rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.141ns (37.118%)  route 0.239ns (62.882%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock net_ft601_clk rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  ft601_clk (IN)
                         net (fo=0)                   0.000     0.000    ft601_clk
    K18                  IBUF (Prop_ibuf_I_O)         0.256     0.256 r  ft601_clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.896    ft601_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.922 r  ft601_clk_IBUF_BUFG_inst/O
                         net (fo=6759, routed)        0.596     1.518    <hidden>
    SLICE_X5Y140         FDPE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y140         FDPE (Prop_fdpe_C_Q)         0.141     1.659 f  <hidden>
                         net (fo=15, routed)          0.239     1.898    <hidden>
    SLICE_X5Y141         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock net_ft601_clk rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  ft601_clk (IN)
                         net (fo=0)                   0.000     0.000    ft601_clk
    K18                  IBUF (Prop_ibuf_I_O)         0.444     0.444 r  ft601_clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.139    ft601_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.168 r  ft601_clk_IBUF_BUFG_inst/O
                         net (fo=6759, routed)        0.866     2.034    <hidden>
    SLICE_X5Y141         FDCE                                         r  <hidden>
                         clock pessimism             -0.500     1.534    
    SLICE_X5Y141         FDCE (Remov_fdce_C_CLR)     -0.092     1.442    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.442    
                         arrival time                           1.898    
  -------------------------------------------------------------------
                         slack                                  0.456    

Slack (MET) :             0.456ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDPE clocked by net_ft601_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock net_ft601_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (net_ft601_clk rise@0.000ns - net_ft601_clk rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.141ns (37.118%)  route 0.239ns (62.882%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock net_ft601_clk rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  ft601_clk (IN)
                         net (fo=0)                   0.000     0.000    ft601_clk
    K18                  IBUF (Prop_ibuf_I_O)         0.256     0.256 r  ft601_clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.896    ft601_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.922 r  ft601_clk_IBUF_BUFG_inst/O
                         net (fo=6759, routed)        0.596     1.518    <hidden>
    SLICE_X5Y140         FDPE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y140         FDPE (Prop_fdpe_C_Q)         0.141     1.659 f  <hidden>
                         net (fo=15, routed)          0.239     1.898    <hidden>
    SLICE_X5Y141         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock net_ft601_clk rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  ft601_clk (IN)
                         net (fo=0)                   0.000     0.000    ft601_clk
    K18                  IBUF (Prop_ibuf_I_O)         0.444     0.444 r  ft601_clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.139    ft601_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.168 r  ft601_clk_IBUF_BUFG_inst/O
                         net (fo=6759, routed)        0.866     2.034    <hidden>
    SLICE_X5Y141         FDCE                                         r  <hidden>
                         clock pessimism             -0.500     1.534    
    SLICE_X5Y141         FDCE (Remov_fdce_C_CLR)     -0.092     1.442    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.442    
                         arrival time                           1.898    
  -------------------------------------------------------------------
                         slack                                  0.456    

Slack (MET) :             0.456ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDPE clocked by net_ft601_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock net_ft601_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (net_ft601_clk rise@0.000ns - net_ft601_clk rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.141ns (37.118%)  route 0.239ns (62.882%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock net_ft601_clk rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  ft601_clk (IN)
                         net (fo=0)                   0.000     0.000    ft601_clk
    K18                  IBUF (Prop_ibuf_I_O)         0.256     0.256 r  ft601_clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.896    ft601_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.922 r  ft601_clk_IBUF_BUFG_inst/O
                         net (fo=6759, routed)        0.596     1.518    <hidden>
    SLICE_X5Y140         FDPE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y140         FDPE (Prop_fdpe_C_Q)         0.141     1.659 f  <hidden>
                         net (fo=15, routed)          0.239     1.898    <hidden>
    SLICE_X5Y141         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock net_ft601_clk rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  ft601_clk (IN)
                         net (fo=0)                   0.000     0.000    ft601_clk
    K18                  IBUF (Prop_ibuf_I_O)         0.444     0.444 r  ft601_clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.139    ft601_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.168 r  ft601_clk_IBUF_BUFG_inst/O
                         net (fo=6759, routed)        0.866     2.034    <hidden>
    SLICE_X5Y141         FDCE                                         r  <hidden>
                         clock pessimism             -0.500     1.534    
    SLICE_X5Y141         FDCE (Remov_fdce_C_CLR)     -0.092     1.442    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.442    
                         arrival time                           1.898    
  -------------------------------------------------------------------
                         slack                                  0.456    

Slack (MET) :             0.456ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDPE clocked by net_ft601_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock net_ft601_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (net_ft601_clk rise@0.000ns - net_ft601_clk rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.141ns (37.118%)  route 0.239ns (62.882%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock net_ft601_clk rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  ft601_clk (IN)
                         net (fo=0)                   0.000     0.000    ft601_clk
    K18                  IBUF (Prop_ibuf_I_O)         0.256     0.256 r  ft601_clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.896    ft601_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.922 r  ft601_clk_IBUF_BUFG_inst/O
                         net (fo=6759, routed)        0.596     1.518    <hidden>
    SLICE_X5Y140         FDPE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y140         FDPE (Prop_fdpe_C_Q)         0.141     1.659 f  <hidden>
                         net (fo=15, routed)          0.239     1.898    <hidden>
    SLICE_X5Y141         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock net_ft601_clk rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  ft601_clk (IN)
                         net (fo=0)                   0.000     0.000    ft601_clk
    K18                  IBUF (Prop_ibuf_I_O)         0.444     0.444 r  ft601_clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.139    ft601_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.168 r  ft601_clk_IBUF_BUFG_inst/O
                         net (fo=6759, routed)        0.866     2.034    <hidden>
    SLICE_X5Y141         FDCE                                         r  <hidden>
                         clock pessimism             -0.500     1.534    
    SLICE_X5Y141         FDCE (Remov_fdce_C_CLR)     -0.092     1.442    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.442    
                         arrival time                           1.898    
  -------------------------------------------------------------------
                         slack                                  0.456    

Slack (MET) :             0.459ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDPE clocked by net_ft601_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock net_ft601_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (net_ft601_clk rise@0.000ns - net_ft601_clk rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.141ns (37.118%)  route 0.239ns (62.882%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock net_ft601_clk rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  ft601_clk (IN)
                         net (fo=0)                   0.000     0.000    ft601_clk
    K18                  IBUF (Prop_ibuf_I_O)         0.256     0.256 r  ft601_clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.896    ft601_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.922 r  ft601_clk_IBUF_BUFG_inst/O
                         net (fo=6759, routed)        0.596     1.518    <hidden>
    SLICE_X5Y140         FDPE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y140         FDPE (Prop_fdpe_C_Q)         0.141     1.659 f  <hidden>
                         net (fo=15, routed)          0.239     1.898    <hidden>
    SLICE_X5Y141         FDPE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock net_ft601_clk rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  ft601_clk (IN)
                         net (fo=0)                   0.000     0.000    ft601_clk
    K18                  IBUF (Prop_ibuf_I_O)         0.444     0.444 r  ft601_clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.139    ft601_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.168 r  ft601_clk_IBUF_BUFG_inst/O
                         net (fo=6759, routed)        0.866     2.034    <hidden>
    SLICE_X5Y141         FDPE                                         r  <hidden>
                         clock pessimism             -0.500     1.534    
    SLICE_X5Y141         FDPE (Remov_fdpe_C_PRE)     -0.095     1.439    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.439    
                         arrival time                           1.898    
  -------------------------------------------------------------------
                         slack                                  0.459    

Slack (MET) :             0.459ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDPE clocked by net_ft601_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock net_ft601_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (net_ft601_clk rise@0.000ns - net_ft601_clk rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.141ns (37.118%)  route 0.239ns (62.882%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock net_ft601_clk rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  ft601_clk (IN)
                         net (fo=0)                   0.000     0.000    ft601_clk
    K18                  IBUF (Prop_ibuf_I_O)         0.256     0.256 r  ft601_clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.896    ft601_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.922 r  ft601_clk_IBUF_BUFG_inst/O
                         net (fo=6759, routed)        0.596     1.518    <hidden>
    SLICE_X5Y140         FDPE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y140         FDPE (Prop_fdpe_C_Q)         0.141     1.659 f  <hidden>
                         net (fo=15, routed)          0.239     1.898    <hidden>
    SLICE_X5Y141         FDPE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock net_ft601_clk rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  ft601_clk (IN)
                         net (fo=0)                   0.000     0.000    ft601_clk
    K18                  IBUF (Prop_ibuf_I_O)         0.444     0.444 r  ft601_clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.139    ft601_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.168 r  ft601_clk_IBUF_BUFG_inst/O
                         net (fo=6759, routed)        0.866     2.034    <hidden>
    SLICE_X5Y141         FDPE                                         r  <hidden>
                         clock pessimism             -0.500     1.534    
    SLICE_X5Y141         FDPE (Remov_fdpe_C_PRE)     -0.095     1.439    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.439    
                         arrival time                           1.898    
  -------------------------------------------------------------------
                         slack                                  0.459    

Slack (MET) :             0.460ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDPE clocked by net_ft601_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock net_ft601_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (net_ft601_clk rise@0.000ns - net_ft601_clk rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.141ns (36.757%)  route 0.243ns (63.243%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock net_ft601_clk rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  ft601_clk (IN)
                         net (fo=0)                   0.000     0.000    ft601_clk
    K18                  IBUF (Prop_ibuf_I_O)         0.256     0.256 r  ft601_clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.896    ft601_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.922 r  ft601_clk_IBUF_BUFG_inst/O
                         net (fo=6759, routed)        0.596     1.518    <hidden>
    SLICE_X5Y140         FDPE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y140         FDPE (Prop_fdpe_C_Q)         0.141     1.659 f  <hidden>
                         net (fo=15, routed)          0.243     1.902    <hidden>
    SLICE_X4Y141         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock net_ft601_clk rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  ft601_clk (IN)
                         net (fo=0)                   0.000     0.000    ft601_clk
    K18                  IBUF (Prop_ibuf_I_O)         0.444     0.444 r  ft601_clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.139    ft601_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.168 r  ft601_clk_IBUF_BUFG_inst/O
                         net (fo=6759, routed)        0.866     2.034    <hidden>
    SLICE_X4Y141         FDCE                                         r  <hidden>
                         clock pessimism             -0.500     1.534    
    SLICE_X4Y141         FDCE (Remov_fdce_C_CLR)     -0.092     1.442    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.442    
                         arrival time                           1.902    
  -------------------------------------------------------------------
                         slack                                  0.460    

Slack (MET) :             0.460ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDPE clocked by net_ft601_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock net_ft601_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (net_ft601_clk rise@0.000ns - net_ft601_clk rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.141ns (36.757%)  route 0.243ns (63.243%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock net_ft601_clk rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  ft601_clk (IN)
                         net (fo=0)                   0.000     0.000    ft601_clk
    K18                  IBUF (Prop_ibuf_I_O)         0.256     0.256 r  ft601_clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.896    ft601_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.922 r  ft601_clk_IBUF_BUFG_inst/O
                         net (fo=6759, routed)        0.596     1.518    <hidden>
    SLICE_X5Y140         FDPE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y140         FDPE (Prop_fdpe_C_Q)         0.141     1.659 f  <hidden>
                         net (fo=15, routed)          0.243     1.902    <hidden>
    SLICE_X4Y141         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock net_ft601_clk rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  ft601_clk (IN)
                         net (fo=0)                   0.000     0.000    ft601_clk
    K18                  IBUF (Prop_ibuf_I_O)         0.444     0.444 r  ft601_clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.139    ft601_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.168 r  ft601_clk_IBUF_BUFG_inst/O
                         net (fo=6759, routed)        0.866     2.034    <hidden>
    SLICE_X4Y141         FDCE                                         r  <hidden>
                         clock pessimism             -0.500     1.534    
    SLICE_X4Y141         FDCE (Remov_fdce_C_CLR)     -0.092     1.442    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.442    
                         arrival time                           1.902    
  -------------------------------------------------------------------
                         slack                                  0.460    

Slack (MET) :             0.460ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDPE clocked by net_ft601_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock net_ft601_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (net_ft601_clk rise@0.000ns - net_ft601_clk rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.141ns (36.757%)  route 0.243ns (63.243%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock net_ft601_clk rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  ft601_clk (IN)
                         net (fo=0)                   0.000     0.000    ft601_clk
    K18                  IBUF (Prop_ibuf_I_O)         0.256     0.256 r  ft601_clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.896    ft601_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.922 r  ft601_clk_IBUF_BUFG_inst/O
                         net (fo=6759, routed)        0.596     1.518    <hidden>
    SLICE_X5Y140         FDPE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y140         FDPE (Prop_fdpe_C_Q)         0.141     1.659 f  <hidden>
                         net (fo=15, routed)          0.243     1.902    <hidden>
    SLICE_X4Y141         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock net_ft601_clk rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  ft601_clk (IN)
                         net (fo=0)                   0.000     0.000    ft601_clk
    K18                  IBUF (Prop_ibuf_I_O)         0.444     0.444 r  ft601_clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.139    ft601_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.168 r  ft601_clk_IBUF_BUFG_inst/O
                         net (fo=6759, routed)        0.866     2.034    <hidden>
    SLICE_X4Y141         FDCE                                         r  <hidden>
                         clock pessimism             -0.500     1.534    
    SLICE_X4Y141         FDCE (Remov_fdce_C_CLR)     -0.092     1.442    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.442    
                         arrival time                           1.902    
  -------------------------------------------------------------------
                         slack                                  0.460    





---------------------------------------------------------------------------------------------------
Path Group:  **default**
From Clock:  net_clk
  To Clock:  

Setup :            0  Failing Endpoints,  Worst Slack        8.924ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.924ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.917ns  (logic 0.398ns (43.407%)  route 0.519ns (56.593%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y169                                     0.000     0.000 r  <hidden>
    SLICE_X74Y169        FDRE (Prop_fdre_C_Q)         0.398     0.398 r  <hidden>
                         net (fo=1, routed)           0.519     0.917    <hidden>
    SLICE_X74Y165        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X74Y165        FDRE (Setup_fdre_C_D)       -0.159     9.841    <hidden>
  -------------------------------------------------------------------
                         required time                          9.841    
                         arrival time                          -0.917    
  -------------------------------------------------------------------
                         slack                                  8.924    

Slack (MET) :             8.925ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.875ns  (logic 0.398ns (45.500%)  route 0.477ns (54.500%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y158                                     0.000     0.000 r  <hidden>
    SLICE_X50Y158        FDRE (Prop_fdre_C_Q)         0.398     0.398 r  <hidden>
                         net (fo=1, routed)           0.477     0.875    <hidden>
    SLICE_X51Y158        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X51Y158        FDRE (Setup_fdre_C_D)       -0.200     9.800    <hidden>
  -------------------------------------------------------------------
                         required time                          9.800    
                         arrival time                          -0.875    
  -------------------------------------------------------------------
                         slack                                  8.925    

Slack (MET) :             8.944ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.017ns  (logic 0.379ns (37.254%)  route 0.638ns (62.746%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y191                                     0.000     0.000 r  <hidden>
    SLICE_X61Y191        FDRE (Prop_fdre_C_Q)         0.379     0.379 r  <hidden>
                         net (fo=1, routed)           0.638     1.017    <hidden>
    SLICE_X61Y192        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X61Y192        FDRE (Setup_fdre_C_D)       -0.039     9.961    <hidden>
  -------------------------------------------------------------------
                         required time                          9.961    
                         arrival time                          -1.017    
  -------------------------------------------------------------------
                         slack                                  8.944    

Slack (MET) :             9.031ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.938ns  (logic 0.433ns (46.163%)  route 0.505ns (53.837%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y166                                     0.000     0.000 r  <hidden>
    SLICE_X76Y166        FDRE (Prop_fdre_C_Q)         0.433     0.433 r  <hidden>
                         net (fo=1, routed)           0.505     0.938    <hidden>
    SLICE_X74Y165        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X74Y165        FDRE (Setup_fdre_C_D)       -0.031     9.969    <hidden>
  -------------------------------------------------------------------
                         required time                          9.969    
                         arrival time                          -0.938    
  -------------------------------------------------------------------
                         slack                                  9.031    

Slack (MET) :             9.071ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.722ns  (logic 0.348ns (48.170%)  route 0.374ns (51.830%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y173                                     0.000     0.000 r  <hidden>
    SLICE_X22Y173        FDRE (Prop_fdre_C_Q)         0.348     0.348 r  <hidden>
                         net (fo=1, routed)           0.374     0.722    <hidden>
    SLICE_X23Y173        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X23Y173        FDRE (Setup_fdre_C_D)       -0.207     9.793    <hidden>
  -------------------------------------------------------------------
                         required time                          9.793    
                         arrival time                          -0.722    
  -------------------------------------------------------------------
                         slack                                  9.071    

Slack (MET) :             9.073ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.771ns  (logic 0.398ns (51.619%)  route 0.373ns (48.381%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y167                                     0.000     0.000 r  <hidden>
    SLICE_X78Y167        FDRE (Prop_fdre_C_Q)         0.398     0.398 r  <hidden>
                         net (fo=1, routed)           0.373     0.771    <hidden>
    SLICE_X80Y167        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X80Y167        FDRE (Setup_fdre_C_D)       -0.156     9.844    <hidden>
  -------------------------------------------------------------------
                         required time                          9.844    
                         arrival time                          -0.771    
  -------------------------------------------------------------------
                         slack                                  9.073    

Slack (MET) :             9.082ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.712ns  (logic 0.348ns (48.901%)  route 0.364ns (51.099%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y189                                     0.000     0.000 r  <hidden>
    SLICE_X57Y189        FDRE (Prop_fdre_C_Q)         0.348     0.348 r  <hidden>
                         net (fo=1, routed)           0.364     0.712    <hidden>
    SLICE_X59Y189        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X59Y189        FDRE (Setup_fdre_C_D)       -0.206     9.794    <hidden>
  -------------------------------------------------------------------
                         required time                          9.794    
                         arrival time                          -0.712    
  -------------------------------------------------------------------
                         slack                                  9.082    

Slack (MET) :             9.084ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.841ns  (logic 0.379ns (45.079%)  route 0.462ns (54.921%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y173                                     0.000     0.000 r  <hidden>
    SLICE_X22Y173        FDRE (Prop_fdre_C_Q)         0.379     0.379 r  <hidden>
                         net (fo=1, routed)           0.462     0.841    <hidden>
    SLICE_X20Y173        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X20Y173        FDRE (Setup_fdre_C_D)       -0.075     9.925    <hidden>
  -------------------------------------------------------------------
                         required time                          9.925    
                         arrival time                          -0.841    
  -------------------------------------------------------------------
                         slack                                  9.084    

Slack (MET) :             9.092ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.698ns  (logic 0.348ns (49.861%)  route 0.350ns (50.139%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y191                                     0.000     0.000 r  <hidden>
    SLICE_X61Y191        FDRE (Prop_fdre_C_Q)         0.348     0.348 r  <hidden>
                         net (fo=1, routed)           0.350     0.698    <hidden>
    SLICE_X61Y192        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X61Y192        FDRE (Setup_fdre_C_D)       -0.210     9.790    <hidden>
  -------------------------------------------------------------------
                         required time                          9.790    
                         arrival time                          -0.698    
  -------------------------------------------------------------------
                         slack                                  9.092    

Slack (MET) :             9.095ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.735ns  (logic 0.348ns (47.319%)  route 0.387ns (52.681%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y158                                      0.000     0.000 r  <hidden>
    SLICE_X7Y158         FDRE (Prop_fdre_C_Q)         0.348     0.348 r  <hidden>
                         net (fo=1, routed)           0.387     0.735    <hidden>
    SLICE_X6Y158         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X6Y158         FDRE (Setup_fdre_C_D)       -0.170     9.830    <hidden>
  -------------------------------------------------------------------
                         required time                          9.830    
                         arrival time                          -0.735    
  -------------------------------------------------------------------
                         slack                                  9.095    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay          2400 Endpoints
Min Delay          2400 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 user_sw2_n
                            (input port)
  Destination:            <hidden>
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        20.580ns  (logic 1.651ns (8.024%)  route 18.929ns (91.976%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT3=1)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F20                                               0.000     0.000 r  user_sw2_n (IN)
                         net (fo=0)                   0.000     0.000    user_sw2_n
    F20                  IBUF (Prop_ibuf_I_O)         1.427     1.427 r  user_sw2_n_IBUF_inst/O
                         net (fo=66, routed)          1.888     3.315    i_pcileech_com/i_pcileech_ft601/clear
    SLICE_X10Y140        LUT2 (Prop_lut2_I1_O)        0.105     3.420 f  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_1/O
                         net (fo=991, routed)         6.634    10.054    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/rst
    SLICE_X63Y165        LUT3 (Prop_lut3_I0_O)        0.119    10.173 f  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/i_fifo_pcie_cfg_tx_i_1/O
                         net (fo=1478, routed)       10.407    20.580    <hidden>
    SLICE_X2Y163         FDPE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 user_sw2_n
                            (input port)
  Destination:            <hidden>
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        20.580ns  (logic 1.651ns (8.024%)  route 18.929ns (91.976%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT3=1)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F20                                               0.000     0.000 r  user_sw2_n (IN)
                         net (fo=0)                   0.000     0.000    user_sw2_n
    F20                  IBUF (Prop_ibuf_I_O)         1.427     1.427 r  user_sw2_n_IBUF_inst/O
                         net (fo=66, routed)          1.888     3.315    i_pcileech_com/i_pcileech_ft601/clear
    SLICE_X10Y140        LUT2 (Prop_lut2_I1_O)        0.105     3.420 f  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_1/O
                         net (fo=991, routed)         6.634    10.054    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/rst
    SLICE_X63Y165        LUT3 (Prop_lut3_I0_O)        0.119    10.173 f  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/i_fifo_pcie_cfg_tx_i_1/O
                         net (fo=1478, routed)       10.407    20.580    <hidden>
    SLICE_X2Y163         FDPE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 user_sw2_n
                            (input port)
  Destination:            <hidden>
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        19.860ns  (logic 1.651ns (8.315%)  route 18.209ns (91.685%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT3=1)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F20                                               0.000     0.000 r  user_sw2_n (IN)
                         net (fo=0)                   0.000     0.000    user_sw2_n
    F20                  IBUF (Prop_ibuf_I_O)         1.427     1.427 r  user_sw2_n_IBUF_inst/O
                         net (fo=66, routed)          1.888     3.315    i_pcileech_com/i_pcileech_ft601/clear
    SLICE_X10Y140        LUT2 (Prop_lut2_I1_O)        0.105     3.420 f  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_1/O
                         net (fo=991, routed)         6.634    10.054    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/rst
    SLICE_X63Y165        LUT3 (Prop_lut3_I0_O)        0.119    10.173 f  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/i_fifo_pcie_cfg_tx_i_1/O
                         net (fo=1478, routed)        9.687    19.860    <hidden>
    SLICE_X3Y170         FDPE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 user_sw2_n
                            (input port)
  Destination:            <hidden>
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        19.860ns  (logic 1.651ns (8.315%)  route 18.209ns (91.685%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT3=1)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F20                                               0.000     0.000 r  user_sw2_n (IN)
                         net (fo=0)                   0.000     0.000    user_sw2_n
    F20                  IBUF (Prop_ibuf_I_O)         1.427     1.427 r  user_sw2_n_IBUF_inst/O
                         net (fo=66, routed)          1.888     3.315    i_pcileech_com/i_pcileech_ft601/clear
    SLICE_X10Y140        LUT2 (Prop_lut2_I1_O)        0.105     3.420 f  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_1/O
                         net (fo=991, routed)         6.634    10.054    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/rst
    SLICE_X63Y165        LUT3 (Prop_lut3_I0_O)        0.119    10.173 f  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/i_fifo_pcie_cfg_tx_i_1/O
                         net (fo=1478, routed)        9.687    19.860    <hidden>
    SLICE_X3Y170         FDPE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 user_sw2_n
                            (input port)
  Destination:            <hidden>
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        19.006ns  (logic 1.651ns (8.689%)  route 17.355ns (91.311%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT3=1)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F20                                               0.000     0.000 r  user_sw2_n (IN)
                         net (fo=0)                   0.000     0.000    user_sw2_n
    F20                  IBUF (Prop_ibuf_I_O)         1.427     1.427 r  user_sw2_n_IBUF_inst/O
                         net (fo=66, routed)          1.888     3.315    i_pcileech_com/i_pcileech_ft601/clear
    SLICE_X10Y140        LUT2 (Prop_lut2_I1_O)        0.105     3.420 f  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_1/O
                         net (fo=991, routed)         6.634    10.054    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/rst
    SLICE_X63Y165        LUT3 (Prop_lut3_I0_O)        0.119    10.173 f  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/i_fifo_pcie_cfg_tx_i_1/O
                         net (fo=1478, routed)        8.833    19.006    <hidden>
    SLICE_X11Y196        FDPE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 user_sw2_n
                            (input port)
  Destination:            <hidden>
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        19.006ns  (logic 1.651ns (8.689%)  route 17.355ns (91.311%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT3=1)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F20                                               0.000     0.000 r  user_sw2_n (IN)
                         net (fo=0)                   0.000     0.000    user_sw2_n
    F20                  IBUF (Prop_ibuf_I_O)         1.427     1.427 r  user_sw2_n_IBUF_inst/O
                         net (fo=66, routed)          1.888     3.315    i_pcileech_com/i_pcileech_ft601/clear
    SLICE_X10Y140        LUT2 (Prop_lut2_I1_O)        0.105     3.420 f  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_1/O
                         net (fo=991, routed)         6.634    10.054    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/rst
    SLICE_X63Y165        LUT3 (Prop_lut3_I0_O)        0.119    10.173 f  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/i_fifo_pcie_cfg_tx_i_1/O
                         net (fo=1478, routed)        8.833    19.006    <hidden>
    SLICE_X11Y196        FDPE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 user_sw2_n
                            (input port)
  Destination:            <hidden>
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.522ns  (logic 1.651ns (9.995%)  route 14.871ns (90.005%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT3=1)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F20                                               0.000     0.000 r  user_sw2_n (IN)
                         net (fo=0)                   0.000     0.000    user_sw2_n
    F20                  IBUF (Prop_ibuf_I_O)         1.427     1.427 r  user_sw2_n_IBUF_inst/O
                         net (fo=66, routed)          1.888     3.315    i_pcileech_com/i_pcileech_ft601/clear
    SLICE_X10Y140        LUT2 (Prop_lut2_I1_O)        0.105     3.420 f  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_1/O
                         net (fo=991, routed)         6.634    10.054    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/rst
    SLICE_X63Y165        LUT3 (Prop_lut3_I0_O)        0.119    10.173 f  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/i_fifo_pcie_cfg_tx_i_1/O
                         net (fo=1478, routed)        6.349    16.522    <hidden>
    SLICE_X30Y190        FDPE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 user_sw2_n
                            (input port)
  Destination:            <hidden>
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.522ns  (logic 1.651ns (9.995%)  route 14.871ns (90.005%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT3=1)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F20                                               0.000     0.000 r  user_sw2_n (IN)
                         net (fo=0)                   0.000     0.000    user_sw2_n
    F20                  IBUF (Prop_ibuf_I_O)         1.427     1.427 r  user_sw2_n_IBUF_inst/O
                         net (fo=66, routed)          1.888     3.315    i_pcileech_com/i_pcileech_ft601/clear
    SLICE_X10Y140        LUT2 (Prop_lut2_I1_O)        0.105     3.420 f  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_1/O
                         net (fo=991, routed)         6.634    10.054    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/rst
    SLICE_X63Y165        LUT3 (Prop_lut3_I0_O)        0.119    10.173 f  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/i_fifo_pcie_cfg_tx_i_1/O
                         net (fo=1478, routed)        6.349    16.522    <hidden>
    SLICE_X30Y190        FDPE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/user_reset_out_reg/C
                            (rising edge-triggered cell FDPE)
  Destination:            i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_bar_controller/i_pcileech_tlps128_bar_wrengine/tdata_reg[111]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.351ns  (logic 0.876ns (5.706%)  route 14.475ns (94.294%))
  Logic Levels:           3  (FDPE=1 LUT3=1 LUT6=1)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y195        FDPE                         0.000     0.000 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/user_reset_out_reg/C
    SLICE_X67Y195        FDPE (Prop_fdpe_C_Q)         0.348     0.348 f  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/user_reset_out_reg/Q
                         net (fo=206, routed)         2.285     2.633    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/user_reset_out_reg_0
    SLICE_X63Y165        LUT3 (Prop_lut3_I1_O)        0.261     2.894 f  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/i_fifo_pcie_cfg_tx_i_1/O
                         net (fo=1478, routed)        9.792    12.687    i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_bar_controller/i_pcileech_tlps128_bar_wrengine/SR[0]
    SLICE_X18Y169        LUT6 (Prop_lut6_I4_O)        0.267    12.954 r  i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_bar_controller/i_pcileech_tlps128_bar_wrengine/tkeepdw[3]_i_1__0/O
                         net (fo=99, routed)          2.397    15.351    i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_bar_controller/i_pcileech_tlps128_bar_wrengine/tdata
    SLICE_X31Y164        FDRE                                         r  i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_bar_controller/i_pcileech_tlps128_bar_wrengine/tdata_reg[111]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/user_reset_out_reg/C
                            (rising edge-triggered cell FDPE)
  Destination:            i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_bar_controller/i_pcileech_tlps128_bar_wrengine/tdata_reg[122]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.144ns  (logic 0.876ns (5.784%)  route 14.268ns (94.216%))
  Logic Levels:           3  (FDPE=1 LUT3=1 LUT6=1)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y195        FDPE                         0.000     0.000 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/user_reset_out_reg/C
    SLICE_X67Y195        FDPE (Prop_fdpe_C_Q)         0.348     0.348 f  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/user_reset_out_reg/Q
                         net (fo=206, routed)         2.285     2.633    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/user_reset_out_reg_0
    SLICE_X63Y165        LUT3 (Prop_lut3_I1_O)        0.261     2.894 f  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/i_fifo_pcie_cfg_tx_i_1/O
                         net (fo=1478, routed)        9.792    12.687    i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_bar_controller/i_pcileech_tlps128_bar_wrengine/SR[0]
    SLICE_X18Y169        LUT6 (Prop_lut6_I4_O)        0.267    12.954 r  i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_bar_controller/i_pcileech_tlps128_bar_wrengine/tkeepdw[3]_i_1__0/O
                         net (fo=99, routed)          2.191    15.144    i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_bar_controller/i_pcileech_tlps128_bar_wrengine/tdata
    SLICE_X32Y165        FDRE                                         r  i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_bar_controller/i_pcileech_tlps128_bar_wrengine/tdata_reg[122]/CE
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/user_reset_out_reg/C
                            (rising edge-triggered cell FDPE)
  Destination:            i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/pcie_top_i/axi_basic_top/tx_inst/thrtl_ctl_enabled.tx_thrl_ctl_inst/tbuf_av_d_reg[1]/R
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.350ns  (logic 0.128ns (36.524%)  route 0.222ns (63.476%))
  Logic Levels:           1  (FDPE=1)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y195        FDPE                         0.000     0.000 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/user_reset_out_reg/C
    SLICE_X67Y195        FDPE (Prop_fdpe_C_Q)         0.128     0.128 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/user_reset_out_reg/Q
                         net (fo=206, routed)         0.222     0.350    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/pcie_top_i/axi_basic_top/tx_inst/thrtl_ctl_enabled.tx_thrl_ctl_inst/tcfg_req_cnt_reg[1]_0
    SLICE_X62Y189        FDRE                                         r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/pcie_top_i/axi_basic_top/tx_inst/thrtl_ctl_enabled.tx_thrl_ctl_inst/tbuf_av_d_reg[1]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/user_reset_out_reg/C
                            (rising edge-triggered cell FDPE)
  Destination:            i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/pcie_top_i/axi_basic_top/tx_inst/tx_pipeline_inst/throttle_ctl_pipeline.reg_tlast_reg/R
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.350ns  (logic 0.128ns (36.524%)  route 0.222ns (63.476%))
  Logic Levels:           1  (FDPE=1)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y195        FDPE                         0.000     0.000 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/user_reset_out_reg/C
    SLICE_X67Y195        FDPE (Prop_fdpe_C_Q)         0.128     0.128 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/user_reset_out_reg/Q
                         net (fo=206, routed)         0.222     0.350    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/pcie_top_i/axi_basic_top/tx_inst/tx_pipeline_inst/throttle_ctl_pipeline.reg_tkeep_reg[7]_0
    SLICE_X62Y189        FDRE                                         r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/pcie_top_i/axi_basic_top/tx_inst/tx_pipeline_inst/throttle_ctl_pipeline.reg_tlast_reg/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/user_reset_out_reg/C
                            (rising edge-triggered cell FDPE)
  Destination:            i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/pcie_top_i/axi_basic_top/tx_inst/thrtl_ctl_enabled.tx_thrl_ctl_inst/tbuf_av_gap_thrtl_reg/R
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.431ns  (logic 0.128ns (29.727%)  route 0.303ns (70.273%))
  Logic Levels:           1  (FDPE=1)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y195        FDPE                         0.000     0.000 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/user_reset_out_reg/C
    SLICE_X67Y195        FDPE (Prop_fdpe_C_Q)         0.128     0.128 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/user_reset_out_reg/Q
                         net (fo=206, routed)         0.303     0.431    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/pcie_top_i/axi_basic_top/tx_inst/thrtl_ctl_enabled.tx_thrl_ctl_inst/tcfg_req_cnt_reg[1]_0
    SLICE_X63Y193        FDRE                                         r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/pcie_top_i/axi_basic_top/tx_inst/thrtl_ctl_enabled.tx_thrl_ctl_inst/tbuf_av_gap_thrtl_reg/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/user_reset_out_reg/C
                            (rising edge-triggered cell FDPE)
  Destination:            i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/pcie_top_i/axi_basic_top/tx_inst/thrtl_ctl_enabled.tx_thrl_ctl_inst/tbuf_gap_cnt_reg[0]/R
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.431ns  (logic 0.128ns (29.727%)  route 0.303ns (70.273%))
  Logic Levels:           1  (FDPE=1)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y195        FDPE                         0.000     0.000 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/user_reset_out_reg/C
    SLICE_X67Y195        FDPE (Prop_fdpe_C_Q)         0.128     0.128 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/user_reset_out_reg/Q
                         net (fo=206, routed)         0.303     0.431    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/pcie_top_i/axi_basic_top/tx_inst/thrtl_ctl_enabled.tx_thrl_ctl_inst/tcfg_req_cnt_reg[1]_0
    SLICE_X63Y193        FDRE                                         r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/pcie_top_i/axi_basic_top/tx_inst/thrtl_ctl_enabled.tx_thrl_ctl_inst/tbuf_gap_cnt_reg[0]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/user_reset_out_reg/C
                            (rising edge-triggered cell FDPE)
  Destination:            i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/pcie_top_i/axi_basic_top/tx_inst/thrtl_ctl_enabled.tx_thrl_ctl_inst/tcfg_gnt_pending_reg/R
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.431ns  (logic 0.128ns (29.727%)  route 0.303ns (70.273%))
  Logic Levels:           1  (FDPE=1)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y195        FDPE                         0.000     0.000 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/user_reset_out_reg/C
    SLICE_X67Y195        FDPE (Prop_fdpe_C_Q)         0.128     0.128 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/user_reset_out_reg/Q
                         net (fo=206, routed)         0.303     0.431    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/pcie_top_i/axi_basic_top/tx_inst/thrtl_ctl_enabled.tx_thrl_ctl_inst/tcfg_req_cnt_reg[1]_0
    SLICE_X63Y193        FDRE                                         r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/pcie_top_i/axi_basic_top/tx_inst/thrtl_ctl_enabled.tx_thrl_ctl_inst/tcfg_gnt_pending_reg/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/user_reset_out_reg/C
                            (rising edge-triggered cell FDPE)
  Destination:            i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/pcie_top_i/axi_basic_top/tx_inst/thrtl_ctl_enabled.tx_thrl_ctl_inst/L23_thrtl_ep.reg_turnoff_ok_reg/R
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.478ns  (logic 0.128ns (26.756%)  route 0.350ns (73.244%))
  Logic Levels:           1  (FDPE=1)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y195        FDPE                         0.000     0.000 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/user_reset_out_reg/C
    SLICE_X67Y195        FDPE (Prop_fdpe_C_Q)         0.128     0.128 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/user_reset_out_reg/Q
                         net (fo=206, routed)         0.350     0.478    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/pcie_top_i/axi_basic_top/tx_inst/thrtl_ctl_enabled.tx_thrl_ctl_inst/tcfg_req_cnt_reg[1]_0
    SLICE_X62Y192        FDRE                                         r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/pcie_top_i/axi_basic_top/tx_inst/thrtl_ctl_enabled.tx_thrl_ctl_inst/L23_thrtl_ep.reg_turnoff_ok_reg/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/user_reset_out_reg/C
                            (rising edge-triggered cell FDPE)
  Destination:            i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/pcie_top_i/axi_basic_top/tx_inst/thrtl_ctl_enabled.tx_thrl_ctl_inst/cfg_pcie_link_state_d_reg[0]/R
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.478ns  (logic 0.128ns (26.756%)  route 0.350ns (73.244%))
  Logic Levels:           1  (FDPE=1)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y195        FDPE                         0.000     0.000 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/user_reset_out_reg/C
    SLICE_X67Y195        FDPE (Prop_fdpe_C_Q)         0.128     0.128 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/user_reset_out_reg/Q
                         net (fo=206, routed)         0.350     0.478    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/pcie_top_i/axi_basic_top/tx_inst/thrtl_ctl_enabled.tx_thrl_ctl_inst/tcfg_req_cnt_reg[1]_0
    SLICE_X63Y192        FDRE                                         r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/pcie_top_i/axi_basic_top/tx_inst/thrtl_ctl_enabled.tx_thrl_ctl_inst/cfg_pcie_link_state_d_reg[0]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/user_reset_out_reg/C
                            (rising edge-triggered cell FDPE)
  Destination:            i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/pcie_top_i/axi_basic_top/tx_inst/thrtl_ctl_enabled.tx_thrl_ctl_inst/cfg_pcie_link_state_d_reg[1]/R
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.478ns  (logic 0.128ns (26.756%)  route 0.350ns (73.244%))
  Logic Levels:           1  (FDPE=1)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y195        FDPE                         0.000     0.000 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/user_reset_out_reg/C
    SLICE_X67Y195        FDPE (Prop_fdpe_C_Q)         0.128     0.128 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/user_reset_out_reg/Q
                         net (fo=206, routed)         0.350     0.478    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/pcie_top_i/axi_basic_top/tx_inst/thrtl_ctl_enabled.tx_thrl_ctl_inst/tcfg_req_cnt_reg[1]_0
    SLICE_X63Y192        FDRE                                         r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/pcie_top_i/axi_basic_top/tx_inst/thrtl_ctl_enabled.tx_thrl_ctl_inst/cfg_pcie_link_state_d_reg[1]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/user_reset_out_reg/C
                            (rising edge-triggered cell FDPE)
  Destination:            i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/pcie_top_i/axi_basic_top/tx_inst/thrtl_ctl_enabled.tx_thrl_ctl_inst/cfg_pcie_link_state_d_reg[2]/R
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.478ns  (logic 0.128ns (26.756%)  route 0.350ns (73.244%))
  Logic Levels:           1  (FDPE=1)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y195        FDPE                         0.000     0.000 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/user_reset_out_reg/C
    SLICE_X67Y195        FDPE (Prop_fdpe_C_Q)         0.128     0.128 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/user_reset_out_reg/Q
                         net (fo=206, routed)         0.350     0.478    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/pcie_top_i/axi_basic_top/tx_inst/thrtl_ctl_enabled.tx_thrl_ctl_inst/tcfg_req_cnt_reg[1]_0
    SLICE_X63Y192        FDRE                                         r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/pcie_top_i/axi_basic_top/tx_inst/thrtl_ctl_enabled.tx_thrl_ctl_inst/cfg_pcie_link_state_d_reg[2]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/user_reset_out_reg/C
                            (rising edge-triggered cell FDPE)
  Destination:            i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/pcie_top_i/axi_basic_top/tx_inst/thrtl_ctl_enabled.tx_thrl_ctl_inst/cfg_turnoff_ok_pending_reg/R
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.478ns  (logic 0.128ns (26.756%)  route 0.350ns (73.244%))
  Logic Levels:           1  (FDPE=1)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y195        FDPE                         0.000     0.000 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/user_reset_out_reg/C
    SLICE_X67Y195        FDPE (Prop_fdpe_C_Q)         0.128     0.128 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/user_reset_out_reg/Q
                         net (fo=206, routed)         0.350     0.478    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/pcie_top_i/axi_basic_top/tx_inst/thrtl_ctl_enabled.tx_thrl_ctl_inst/tcfg_req_cnt_reg[1]_0
    SLICE_X62Y192        FDRE                                         r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/pcie_top_i/axi_basic_top/tx_inst/thrtl_ctl_enabled.tx_thrl_ctl_inst/cfg_turnoff_ok_pending_reg/R
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  net_clk
  To Clock:  

Max Delay          3649 Endpoints
Min Delay          3697 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 tickcount64_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_bar_controller/i_pcileech_tlps128_bar_wrengine/tdata_reg[111]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        22.875ns  (logic 2.418ns (10.570%)  route 20.457ns (89.430%))
  Logic Levels:           12  (CARRY4=8 LUT2=2 LUT3=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock net_clk rise edge)    0.000     0.000 r  
    J19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    J19                  IBUF (Prop_ibuf_I_O)         1.416     1.416 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.124    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081     3.205 r  clk_IBUF_BUFG_inst/O
                         net (fo=2805, routed)        1.356     4.562    clk_IBUF_BUFG
    SLICE_X11Y127        FDRE                                         r  tickcount64_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y127        FDRE (Prop_fdre_C_Q)         0.379     4.941 f  tickcount64_reg[8]/Q
                         net (fo=2, routed)           0.863     5.804    i_pcileech_com/i_pcileech_ft601/tickcount64_reg[2]
    SLICE_X10Y130        LUT2 (Prop_lut2_I0_O)        0.105     5.909 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_106/O
                         net (fo=1, routed)           0.000     5.909    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_106_n_0
    SLICE_X10Y130        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444     6.353 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_98/CO[3]
                         net (fo=1, routed)           0.000     6.353    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_98_n_0
    SLICE_X10Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.453 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_93/CO[3]
                         net (fo=1, routed)           0.000     6.453    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_93_n_0
    SLICE_X10Y132        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.553 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_88/CO[3]
                         net (fo=1, routed)           0.000     6.553    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_88_n_0
    SLICE_X10Y133        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.653 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_83/CO[3]
                         net (fo=1, routed)           0.000     6.653    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_83_n_0
    SLICE_X10Y134        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.753 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_78/CO[3]
                         net (fo=1, routed)           0.000     6.753    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_78_n_0
    SLICE_X10Y135        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.853 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_73/CO[3]
                         net (fo=1, routed)           0.000     6.853    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_73_n_0
    SLICE_X10Y136        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.953 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_71/CO[3]
                         net (fo=1, routed)           0.000     6.953    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_71_n_0
    SLICE_X10Y137        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.207     7.160 f  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_68/CO[0]
                         net (fo=1, routed)           0.771     7.930    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_68_n_3
    SLICE_X10Y140        LUT2 (Prop_lut2_I0_O)        0.297     8.227 f  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_1/O
                         net (fo=991, routed)         6.634    14.861    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/rst
    SLICE_X63Y165        LUT3 (Prop_lut3_I0_O)        0.119    14.980 f  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/i_fifo_pcie_cfg_tx_i_1/O
                         net (fo=1478, routed)        9.792    24.773    i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_bar_controller/i_pcileech_tlps128_bar_wrengine/SR[0]
    SLICE_X18Y169        LUT6 (Prop_lut6_I4_O)        0.267    25.040 r  i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_bar_controller/i_pcileech_tlps128_bar_wrengine/tkeepdw[3]_i_1__0/O
                         net (fo=99, routed)          2.397    27.437    i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_bar_controller/i_pcileech_tlps128_bar_wrengine/tdata
    SLICE_X31Y164        FDRE                                         r  i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_bar_controller/i_pcileech_tlps128_bar_wrengine/tdata_reg[111]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tickcount64_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_bar_controller/i_pcileech_tlps128_bar_wrengine/tdata_reg[122]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        22.669ns  (logic 2.418ns (10.667%)  route 20.251ns (89.333%))
  Logic Levels:           12  (CARRY4=8 LUT2=2 LUT3=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock net_clk rise edge)    0.000     0.000 r  
    J19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    J19                  IBUF (Prop_ibuf_I_O)         1.416     1.416 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.124    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081     3.205 r  clk_IBUF_BUFG_inst/O
                         net (fo=2805, routed)        1.356     4.562    clk_IBUF_BUFG
    SLICE_X11Y127        FDRE                                         r  tickcount64_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y127        FDRE (Prop_fdre_C_Q)         0.379     4.941 f  tickcount64_reg[8]/Q
                         net (fo=2, routed)           0.863     5.804    i_pcileech_com/i_pcileech_ft601/tickcount64_reg[2]
    SLICE_X10Y130        LUT2 (Prop_lut2_I0_O)        0.105     5.909 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_106/O
                         net (fo=1, routed)           0.000     5.909    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_106_n_0
    SLICE_X10Y130        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444     6.353 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_98/CO[3]
                         net (fo=1, routed)           0.000     6.353    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_98_n_0
    SLICE_X10Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.453 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_93/CO[3]
                         net (fo=1, routed)           0.000     6.453    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_93_n_0
    SLICE_X10Y132        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.553 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_88/CO[3]
                         net (fo=1, routed)           0.000     6.553    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_88_n_0
    SLICE_X10Y133        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.653 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_83/CO[3]
                         net (fo=1, routed)           0.000     6.653    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_83_n_0
    SLICE_X10Y134        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.753 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_78/CO[3]
                         net (fo=1, routed)           0.000     6.753    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_78_n_0
    SLICE_X10Y135        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.853 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_73/CO[3]
                         net (fo=1, routed)           0.000     6.853    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_73_n_0
    SLICE_X10Y136        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.953 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_71/CO[3]
                         net (fo=1, routed)           0.000     6.953    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_71_n_0
    SLICE_X10Y137        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.207     7.160 f  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_68/CO[0]
                         net (fo=1, routed)           0.771     7.930    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_68_n_3
    SLICE_X10Y140        LUT2 (Prop_lut2_I0_O)        0.297     8.227 f  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_1/O
                         net (fo=991, routed)         6.634    14.861    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/rst
    SLICE_X63Y165        LUT3 (Prop_lut3_I0_O)        0.119    14.980 f  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/i_fifo_pcie_cfg_tx_i_1/O
                         net (fo=1478, routed)        9.792    24.773    i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_bar_controller/i_pcileech_tlps128_bar_wrengine/SR[0]
    SLICE_X18Y169        LUT6 (Prop_lut6_I4_O)        0.267    25.040 r  i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_bar_controller/i_pcileech_tlps128_bar_wrengine/tkeepdw[3]_i_1__0/O
                         net (fo=99, routed)          2.191    27.230    i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_bar_controller/i_pcileech_tlps128_bar_wrengine/tdata
    SLICE_X32Y165        FDRE                                         r  i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_bar_controller/i_pcileech_tlps128_bar_wrengine/tdata_reg[122]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tickcount64_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_bar_controller/i_pcileech_tlps128_bar_wrengine/tdata_reg[124]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        22.669ns  (logic 2.418ns (10.667%)  route 20.251ns (89.333%))
  Logic Levels:           12  (CARRY4=8 LUT2=2 LUT3=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock net_clk rise edge)    0.000     0.000 r  
    J19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    J19                  IBUF (Prop_ibuf_I_O)         1.416     1.416 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.124    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081     3.205 r  clk_IBUF_BUFG_inst/O
                         net (fo=2805, routed)        1.356     4.562    clk_IBUF_BUFG
    SLICE_X11Y127        FDRE                                         r  tickcount64_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y127        FDRE (Prop_fdre_C_Q)         0.379     4.941 f  tickcount64_reg[8]/Q
                         net (fo=2, routed)           0.863     5.804    i_pcileech_com/i_pcileech_ft601/tickcount64_reg[2]
    SLICE_X10Y130        LUT2 (Prop_lut2_I0_O)        0.105     5.909 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_106/O
                         net (fo=1, routed)           0.000     5.909    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_106_n_0
    SLICE_X10Y130        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444     6.353 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_98/CO[3]
                         net (fo=1, routed)           0.000     6.353    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_98_n_0
    SLICE_X10Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.453 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_93/CO[3]
                         net (fo=1, routed)           0.000     6.453    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_93_n_0
    SLICE_X10Y132        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.553 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_88/CO[3]
                         net (fo=1, routed)           0.000     6.553    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_88_n_0
    SLICE_X10Y133        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.653 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_83/CO[3]
                         net (fo=1, routed)           0.000     6.653    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_83_n_0
    SLICE_X10Y134        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.753 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_78/CO[3]
                         net (fo=1, routed)           0.000     6.753    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_78_n_0
    SLICE_X10Y135        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.853 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_73/CO[3]
                         net (fo=1, routed)           0.000     6.853    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_73_n_0
    SLICE_X10Y136        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.953 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_71/CO[3]
                         net (fo=1, routed)           0.000     6.953    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_71_n_0
    SLICE_X10Y137        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.207     7.160 f  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_68/CO[0]
                         net (fo=1, routed)           0.771     7.930    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_68_n_3
    SLICE_X10Y140        LUT2 (Prop_lut2_I0_O)        0.297     8.227 f  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_1/O
                         net (fo=991, routed)         6.634    14.861    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/rst
    SLICE_X63Y165        LUT3 (Prop_lut3_I0_O)        0.119    14.980 f  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/i_fifo_pcie_cfg_tx_i_1/O
                         net (fo=1478, routed)        9.792    24.773    i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_bar_controller/i_pcileech_tlps128_bar_wrengine/SR[0]
    SLICE_X18Y169        LUT6 (Prop_lut6_I4_O)        0.267    25.040 r  i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_bar_controller/i_pcileech_tlps128_bar_wrengine/tkeepdw[3]_i_1__0/O
                         net (fo=99, routed)          2.191    27.230    i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_bar_controller/i_pcileech_tlps128_bar_wrengine/tdata
    SLICE_X32Y165        FDRE                                         r  i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_bar_controller/i_pcileech_tlps128_bar_wrengine/tdata_reg[124]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tickcount64_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_bar_controller/i_pcileech_tlps128_bar_wrengine/tdata_reg[125]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        22.669ns  (logic 2.418ns (10.667%)  route 20.251ns (89.333%))
  Logic Levels:           12  (CARRY4=8 LUT2=2 LUT3=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock net_clk rise edge)    0.000     0.000 r  
    J19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    J19                  IBUF (Prop_ibuf_I_O)         1.416     1.416 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.124    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081     3.205 r  clk_IBUF_BUFG_inst/O
                         net (fo=2805, routed)        1.356     4.562    clk_IBUF_BUFG
    SLICE_X11Y127        FDRE                                         r  tickcount64_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y127        FDRE (Prop_fdre_C_Q)         0.379     4.941 f  tickcount64_reg[8]/Q
                         net (fo=2, routed)           0.863     5.804    i_pcileech_com/i_pcileech_ft601/tickcount64_reg[2]
    SLICE_X10Y130        LUT2 (Prop_lut2_I0_O)        0.105     5.909 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_106/O
                         net (fo=1, routed)           0.000     5.909    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_106_n_0
    SLICE_X10Y130        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444     6.353 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_98/CO[3]
                         net (fo=1, routed)           0.000     6.353    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_98_n_0
    SLICE_X10Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.453 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_93/CO[3]
                         net (fo=1, routed)           0.000     6.453    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_93_n_0
    SLICE_X10Y132        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.553 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_88/CO[3]
                         net (fo=1, routed)           0.000     6.553    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_88_n_0
    SLICE_X10Y133        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.653 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_83/CO[3]
                         net (fo=1, routed)           0.000     6.653    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_83_n_0
    SLICE_X10Y134        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.753 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_78/CO[3]
                         net (fo=1, routed)           0.000     6.753    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_78_n_0
    SLICE_X10Y135        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.853 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_73/CO[3]
                         net (fo=1, routed)           0.000     6.853    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_73_n_0
    SLICE_X10Y136        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.953 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_71/CO[3]
                         net (fo=1, routed)           0.000     6.953    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_71_n_0
    SLICE_X10Y137        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.207     7.160 f  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_68/CO[0]
                         net (fo=1, routed)           0.771     7.930    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_68_n_3
    SLICE_X10Y140        LUT2 (Prop_lut2_I0_O)        0.297     8.227 f  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_1/O
                         net (fo=991, routed)         6.634    14.861    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/rst
    SLICE_X63Y165        LUT3 (Prop_lut3_I0_O)        0.119    14.980 f  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/i_fifo_pcie_cfg_tx_i_1/O
                         net (fo=1478, routed)        9.792    24.773    i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_bar_controller/i_pcileech_tlps128_bar_wrengine/SR[0]
    SLICE_X18Y169        LUT6 (Prop_lut6_I4_O)        0.267    25.040 r  i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_bar_controller/i_pcileech_tlps128_bar_wrengine/tkeepdw[3]_i_1__0/O
                         net (fo=99, routed)          2.191    27.230    i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_bar_controller/i_pcileech_tlps128_bar_wrengine/tdata
    SLICE_X32Y165        FDRE                                         r  i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_bar_controller/i_pcileech_tlps128_bar_wrengine/tdata_reg[125]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tickcount64_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_bar_controller/i_pcileech_tlps128_bar_wrengine/tdata_reg[60]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        22.669ns  (logic 2.418ns (10.667%)  route 20.251ns (89.333%))
  Logic Levels:           12  (CARRY4=8 LUT2=2 LUT3=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock net_clk rise edge)    0.000     0.000 r  
    J19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    J19                  IBUF (Prop_ibuf_I_O)         1.416     1.416 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.124    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081     3.205 r  clk_IBUF_BUFG_inst/O
                         net (fo=2805, routed)        1.356     4.562    clk_IBUF_BUFG
    SLICE_X11Y127        FDRE                                         r  tickcount64_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y127        FDRE (Prop_fdre_C_Q)         0.379     4.941 f  tickcount64_reg[8]/Q
                         net (fo=2, routed)           0.863     5.804    i_pcileech_com/i_pcileech_ft601/tickcount64_reg[2]
    SLICE_X10Y130        LUT2 (Prop_lut2_I0_O)        0.105     5.909 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_106/O
                         net (fo=1, routed)           0.000     5.909    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_106_n_0
    SLICE_X10Y130        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444     6.353 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_98/CO[3]
                         net (fo=1, routed)           0.000     6.353    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_98_n_0
    SLICE_X10Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.453 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_93/CO[3]
                         net (fo=1, routed)           0.000     6.453    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_93_n_0
    SLICE_X10Y132        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.553 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_88/CO[3]
                         net (fo=1, routed)           0.000     6.553    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_88_n_0
    SLICE_X10Y133        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.653 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_83/CO[3]
                         net (fo=1, routed)           0.000     6.653    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_83_n_0
    SLICE_X10Y134        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.753 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_78/CO[3]
                         net (fo=1, routed)           0.000     6.753    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_78_n_0
    SLICE_X10Y135        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.853 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_73/CO[3]
                         net (fo=1, routed)           0.000     6.853    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_73_n_0
    SLICE_X10Y136        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.953 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_71/CO[3]
                         net (fo=1, routed)           0.000     6.953    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_71_n_0
    SLICE_X10Y137        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.207     7.160 f  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_68/CO[0]
                         net (fo=1, routed)           0.771     7.930    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_68_n_3
    SLICE_X10Y140        LUT2 (Prop_lut2_I0_O)        0.297     8.227 f  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_1/O
                         net (fo=991, routed)         6.634    14.861    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/rst
    SLICE_X63Y165        LUT3 (Prop_lut3_I0_O)        0.119    14.980 f  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/i_fifo_pcie_cfg_tx_i_1/O
                         net (fo=1478, routed)        9.792    24.773    i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_bar_controller/i_pcileech_tlps128_bar_wrengine/SR[0]
    SLICE_X18Y169        LUT6 (Prop_lut6_I4_O)        0.267    25.040 r  i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_bar_controller/i_pcileech_tlps128_bar_wrengine/tkeepdw[3]_i_1__0/O
                         net (fo=99, routed)          2.191    27.230    i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_bar_controller/i_pcileech_tlps128_bar_wrengine/tdata
    SLICE_X32Y165        FDRE                                         r  i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_bar_controller/i_pcileech_tlps128_bar_wrengine/tdata_reg[60]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tickcount64_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_bar_controller/i_pcileech_tlps128_bar_wrengine/tdata_reg[61]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        22.669ns  (logic 2.418ns (10.667%)  route 20.251ns (89.333%))
  Logic Levels:           12  (CARRY4=8 LUT2=2 LUT3=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock net_clk rise edge)    0.000     0.000 r  
    J19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    J19                  IBUF (Prop_ibuf_I_O)         1.416     1.416 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.124    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081     3.205 r  clk_IBUF_BUFG_inst/O
                         net (fo=2805, routed)        1.356     4.562    clk_IBUF_BUFG
    SLICE_X11Y127        FDRE                                         r  tickcount64_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y127        FDRE (Prop_fdre_C_Q)         0.379     4.941 f  tickcount64_reg[8]/Q
                         net (fo=2, routed)           0.863     5.804    i_pcileech_com/i_pcileech_ft601/tickcount64_reg[2]
    SLICE_X10Y130        LUT2 (Prop_lut2_I0_O)        0.105     5.909 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_106/O
                         net (fo=1, routed)           0.000     5.909    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_106_n_0
    SLICE_X10Y130        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444     6.353 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_98/CO[3]
                         net (fo=1, routed)           0.000     6.353    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_98_n_0
    SLICE_X10Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.453 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_93/CO[3]
                         net (fo=1, routed)           0.000     6.453    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_93_n_0
    SLICE_X10Y132        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.553 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_88/CO[3]
                         net (fo=1, routed)           0.000     6.553    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_88_n_0
    SLICE_X10Y133        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.653 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_83/CO[3]
                         net (fo=1, routed)           0.000     6.653    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_83_n_0
    SLICE_X10Y134        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.753 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_78/CO[3]
                         net (fo=1, routed)           0.000     6.753    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_78_n_0
    SLICE_X10Y135        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.853 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_73/CO[3]
                         net (fo=1, routed)           0.000     6.853    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_73_n_0
    SLICE_X10Y136        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.953 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_71/CO[3]
                         net (fo=1, routed)           0.000     6.953    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_71_n_0
    SLICE_X10Y137        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.207     7.160 f  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_68/CO[0]
                         net (fo=1, routed)           0.771     7.930    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_68_n_3
    SLICE_X10Y140        LUT2 (Prop_lut2_I0_O)        0.297     8.227 f  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_1/O
                         net (fo=991, routed)         6.634    14.861    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/rst
    SLICE_X63Y165        LUT3 (Prop_lut3_I0_O)        0.119    14.980 f  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/i_fifo_pcie_cfg_tx_i_1/O
                         net (fo=1478, routed)        9.792    24.773    i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_bar_controller/i_pcileech_tlps128_bar_wrengine/SR[0]
    SLICE_X18Y169        LUT6 (Prop_lut6_I4_O)        0.267    25.040 r  i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_bar_controller/i_pcileech_tlps128_bar_wrengine/tkeepdw[3]_i_1__0/O
                         net (fo=99, routed)          2.191    27.230    i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_bar_controller/i_pcileech_tlps128_bar_wrengine/tdata
    SLICE_X32Y165        FDRE                                         r  i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_bar_controller/i_pcileech_tlps128_bar_wrengine/tdata_reg[61]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tickcount64_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_bar_controller/i_pcileech_tlps128_bar_wrengine/tdata_reg[90]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        22.669ns  (logic 2.418ns (10.667%)  route 20.251ns (89.333%))
  Logic Levels:           12  (CARRY4=8 LUT2=2 LUT3=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock net_clk rise edge)    0.000     0.000 r  
    J19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    J19                  IBUF (Prop_ibuf_I_O)         1.416     1.416 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.124    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081     3.205 r  clk_IBUF_BUFG_inst/O
                         net (fo=2805, routed)        1.356     4.562    clk_IBUF_BUFG
    SLICE_X11Y127        FDRE                                         r  tickcount64_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y127        FDRE (Prop_fdre_C_Q)         0.379     4.941 f  tickcount64_reg[8]/Q
                         net (fo=2, routed)           0.863     5.804    i_pcileech_com/i_pcileech_ft601/tickcount64_reg[2]
    SLICE_X10Y130        LUT2 (Prop_lut2_I0_O)        0.105     5.909 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_106/O
                         net (fo=1, routed)           0.000     5.909    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_106_n_0
    SLICE_X10Y130        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444     6.353 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_98/CO[3]
                         net (fo=1, routed)           0.000     6.353    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_98_n_0
    SLICE_X10Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.453 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_93/CO[3]
                         net (fo=1, routed)           0.000     6.453    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_93_n_0
    SLICE_X10Y132        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.553 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_88/CO[3]
                         net (fo=1, routed)           0.000     6.553    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_88_n_0
    SLICE_X10Y133        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.653 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_83/CO[3]
                         net (fo=1, routed)           0.000     6.653    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_83_n_0
    SLICE_X10Y134        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.753 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_78/CO[3]
                         net (fo=1, routed)           0.000     6.753    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_78_n_0
    SLICE_X10Y135        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.853 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_73/CO[3]
                         net (fo=1, routed)           0.000     6.853    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_73_n_0
    SLICE_X10Y136        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.953 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_71/CO[3]
                         net (fo=1, routed)           0.000     6.953    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_71_n_0
    SLICE_X10Y137        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.207     7.160 f  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_68/CO[0]
                         net (fo=1, routed)           0.771     7.930    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_68_n_3
    SLICE_X10Y140        LUT2 (Prop_lut2_I0_O)        0.297     8.227 f  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_1/O
                         net (fo=991, routed)         6.634    14.861    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/rst
    SLICE_X63Y165        LUT3 (Prop_lut3_I0_O)        0.119    14.980 f  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/i_fifo_pcie_cfg_tx_i_1/O
                         net (fo=1478, routed)        9.792    24.773    i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_bar_controller/i_pcileech_tlps128_bar_wrengine/SR[0]
    SLICE_X18Y169        LUT6 (Prop_lut6_I4_O)        0.267    25.040 r  i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_bar_controller/i_pcileech_tlps128_bar_wrengine/tkeepdw[3]_i_1__0/O
                         net (fo=99, routed)          2.191    27.230    i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_bar_controller/i_pcileech_tlps128_bar_wrengine/tdata
    SLICE_X32Y165        FDRE                                         r  i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_bar_controller/i_pcileech_tlps128_bar_wrengine/tdata_reg[90]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tickcount64_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_bar_controller/i_pcileech_tlps128_bar_wrengine/tdata_reg[92]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        22.669ns  (logic 2.418ns (10.667%)  route 20.251ns (89.333%))
  Logic Levels:           12  (CARRY4=8 LUT2=2 LUT3=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock net_clk rise edge)    0.000     0.000 r  
    J19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    J19                  IBUF (Prop_ibuf_I_O)         1.416     1.416 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.124    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081     3.205 r  clk_IBUF_BUFG_inst/O
                         net (fo=2805, routed)        1.356     4.562    clk_IBUF_BUFG
    SLICE_X11Y127        FDRE                                         r  tickcount64_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y127        FDRE (Prop_fdre_C_Q)         0.379     4.941 f  tickcount64_reg[8]/Q
                         net (fo=2, routed)           0.863     5.804    i_pcileech_com/i_pcileech_ft601/tickcount64_reg[2]
    SLICE_X10Y130        LUT2 (Prop_lut2_I0_O)        0.105     5.909 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_106/O
                         net (fo=1, routed)           0.000     5.909    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_106_n_0
    SLICE_X10Y130        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444     6.353 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_98/CO[3]
                         net (fo=1, routed)           0.000     6.353    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_98_n_0
    SLICE_X10Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.453 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_93/CO[3]
                         net (fo=1, routed)           0.000     6.453    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_93_n_0
    SLICE_X10Y132        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.553 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_88/CO[3]
                         net (fo=1, routed)           0.000     6.553    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_88_n_0
    SLICE_X10Y133        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.653 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_83/CO[3]
                         net (fo=1, routed)           0.000     6.653    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_83_n_0
    SLICE_X10Y134        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.753 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_78/CO[3]
                         net (fo=1, routed)           0.000     6.753    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_78_n_0
    SLICE_X10Y135        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.853 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_73/CO[3]
                         net (fo=1, routed)           0.000     6.853    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_73_n_0
    SLICE_X10Y136        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.953 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_71/CO[3]
                         net (fo=1, routed)           0.000     6.953    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_71_n_0
    SLICE_X10Y137        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.207     7.160 f  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_68/CO[0]
                         net (fo=1, routed)           0.771     7.930    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_68_n_3
    SLICE_X10Y140        LUT2 (Prop_lut2_I0_O)        0.297     8.227 f  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_1/O
                         net (fo=991, routed)         6.634    14.861    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/rst
    SLICE_X63Y165        LUT3 (Prop_lut3_I0_O)        0.119    14.980 f  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/i_fifo_pcie_cfg_tx_i_1/O
                         net (fo=1478, routed)        9.792    24.773    i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_bar_controller/i_pcileech_tlps128_bar_wrengine/SR[0]
    SLICE_X18Y169        LUT6 (Prop_lut6_I4_O)        0.267    25.040 r  i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_bar_controller/i_pcileech_tlps128_bar_wrengine/tkeepdw[3]_i_1__0/O
                         net (fo=99, routed)          2.191    27.230    i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_bar_controller/i_pcileech_tlps128_bar_wrengine/tdata
    SLICE_X32Y165        FDRE                                         r  i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_bar_controller/i_pcileech_tlps128_bar_wrengine/tdata_reg[92]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tickcount64_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_bar_controller/i_pcileech_tlps128_bar_wrengine/tdata_reg[93]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        22.669ns  (logic 2.418ns (10.667%)  route 20.251ns (89.333%))
  Logic Levels:           12  (CARRY4=8 LUT2=2 LUT3=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock net_clk rise edge)    0.000     0.000 r  
    J19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    J19                  IBUF (Prop_ibuf_I_O)         1.416     1.416 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.124    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081     3.205 r  clk_IBUF_BUFG_inst/O
                         net (fo=2805, routed)        1.356     4.562    clk_IBUF_BUFG
    SLICE_X11Y127        FDRE                                         r  tickcount64_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y127        FDRE (Prop_fdre_C_Q)         0.379     4.941 f  tickcount64_reg[8]/Q
                         net (fo=2, routed)           0.863     5.804    i_pcileech_com/i_pcileech_ft601/tickcount64_reg[2]
    SLICE_X10Y130        LUT2 (Prop_lut2_I0_O)        0.105     5.909 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_106/O
                         net (fo=1, routed)           0.000     5.909    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_106_n_0
    SLICE_X10Y130        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444     6.353 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_98/CO[3]
                         net (fo=1, routed)           0.000     6.353    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_98_n_0
    SLICE_X10Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.453 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_93/CO[3]
                         net (fo=1, routed)           0.000     6.453    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_93_n_0
    SLICE_X10Y132        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.553 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_88/CO[3]
                         net (fo=1, routed)           0.000     6.553    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_88_n_0
    SLICE_X10Y133        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.653 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_83/CO[3]
                         net (fo=1, routed)           0.000     6.653    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_83_n_0
    SLICE_X10Y134        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.753 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_78/CO[3]
                         net (fo=1, routed)           0.000     6.753    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_78_n_0
    SLICE_X10Y135        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.853 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_73/CO[3]
                         net (fo=1, routed)           0.000     6.853    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_73_n_0
    SLICE_X10Y136        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.953 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_71/CO[3]
                         net (fo=1, routed)           0.000     6.953    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_71_n_0
    SLICE_X10Y137        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.207     7.160 f  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_68/CO[0]
                         net (fo=1, routed)           0.771     7.930    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_68_n_3
    SLICE_X10Y140        LUT2 (Prop_lut2_I0_O)        0.297     8.227 f  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_1/O
                         net (fo=991, routed)         6.634    14.861    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/rst
    SLICE_X63Y165        LUT3 (Prop_lut3_I0_O)        0.119    14.980 f  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/i_fifo_pcie_cfg_tx_i_1/O
                         net (fo=1478, routed)        9.792    24.773    i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_bar_controller/i_pcileech_tlps128_bar_wrengine/SR[0]
    SLICE_X18Y169        LUT6 (Prop_lut6_I4_O)        0.267    25.040 r  i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_bar_controller/i_pcileech_tlps128_bar_wrengine/tkeepdw[3]_i_1__0/O
                         net (fo=99, routed)          2.191    27.230    i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_bar_controller/i_pcileech_tlps128_bar_wrengine/tdata
    SLICE_X32Y165        FDRE                                         r  i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_bar_controller/i_pcileech_tlps128_bar_wrengine/tdata_reg[93]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tickcount64_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_bar_controller/i_pcileech_tlps128_bar_wrengine/tdata_reg[100]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        22.662ns  (logic 2.418ns (10.670%)  route 20.244ns (89.330%))
  Logic Levels:           12  (CARRY4=8 LUT2=2 LUT3=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock net_clk rise edge)    0.000     0.000 r  
    J19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    J19                  IBUF (Prop_ibuf_I_O)         1.416     1.416 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.124    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081     3.205 r  clk_IBUF_BUFG_inst/O
                         net (fo=2805, routed)        1.356     4.562    clk_IBUF_BUFG
    SLICE_X11Y127        FDRE                                         r  tickcount64_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y127        FDRE (Prop_fdre_C_Q)         0.379     4.941 f  tickcount64_reg[8]/Q
                         net (fo=2, routed)           0.863     5.804    i_pcileech_com/i_pcileech_ft601/tickcount64_reg[2]
    SLICE_X10Y130        LUT2 (Prop_lut2_I0_O)        0.105     5.909 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_106/O
                         net (fo=1, routed)           0.000     5.909    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_106_n_0
    SLICE_X10Y130        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444     6.353 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_98/CO[3]
                         net (fo=1, routed)           0.000     6.353    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_98_n_0
    SLICE_X10Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.453 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_93/CO[3]
                         net (fo=1, routed)           0.000     6.453    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_93_n_0
    SLICE_X10Y132        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.553 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_88/CO[3]
                         net (fo=1, routed)           0.000     6.553    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_88_n_0
    SLICE_X10Y133        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.653 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_83/CO[3]
                         net (fo=1, routed)           0.000     6.653    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_83_n_0
    SLICE_X10Y134        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.753 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_78/CO[3]
                         net (fo=1, routed)           0.000     6.753    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_78_n_0
    SLICE_X10Y135        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.853 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_73/CO[3]
                         net (fo=1, routed)           0.000     6.853    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_73_n_0
    SLICE_X10Y136        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.953 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_71/CO[3]
                         net (fo=1, routed)           0.000     6.953    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_71_n_0
    SLICE_X10Y137        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.207     7.160 f  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_68/CO[0]
                         net (fo=1, routed)           0.771     7.930    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_68_n_3
    SLICE_X10Y140        LUT2 (Prop_lut2_I0_O)        0.297     8.227 f  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_1/O
                         net (fo=991, routed)         6.634    14.861    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/rst
    SLICE_X63Y165        LUT3 (Prop_lut3_I0_O)        0.119    14.980 f  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/i_fifo_pcie_cfg_tx_i_1/O
                         net (fo=1478, routed)        9.792    24.773    i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_bar_controller/i_pcileech_tlps128_bar_wrengine/SR[0]
    SLICE_X18Y169        LUT6 (Prop_lut6_I4_O)        0.267    25.040 r  i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_bar_controller/i_pcileech_tlps128_bar_wrengine/tkeepdw[3]_i_1__0/O
                         net (fo=99, routed)          2.184    27.223    i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_bar_controller/i_pcileech_tlps128_bar_wrengine/tdata
    SLICE_X16Y170        FDRE                                         r  i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_bar_controller/i_pcileech_tlps128_bar_wrengine/tdata_reg[100]/CE
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.223ns  (logic 0.128ns (57.394%)  route 0.095ns (42.606%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock net_clk rise edge)    0.000     0.000 r  
    J19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    J19                  IBUF (Prop_ibuf_I_O)         0.252     0.252 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.893    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.919 r  clk_IBUF_BUFG_inst/O
                         net (fo=2805, routed)        0.638     1.557    <hidden>
    SLICE_X22Y173        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y173        FDRE (Prop_fdre_C_Q)         0.128     1.685 r  <hidden>
                         net (fo=1, routed)           0.095     1.780    <hidden>
    SLICE_X21Y172        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.223ns  (logic 0.128ns (57.382%)  route 0.095ns (42.618%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock net_clk rise edge)    0.000     0.000 r  
    J19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    J19                  IBUF (Prop_ibuf_I_O)         0.252     0.252 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.893    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.919 r  clk_IBUF_BUFG_inst/O
                         net (fo=2805, routed)        0.638     1.557    <hidden>
    SLICE_X22Y173        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y173        FDRE (Prop_fdre_C_Q)         0.128     1.685 r  <hidden>
                         net (fo=1, routed)           0.095     1.780    <hidden>
    SLICE_X21Y172        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.234ns  (logic 0.128ns (54.759%)  route 0.106ns (45.241%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock net_clk rise edge)    0.000     0.000 r  
    J19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    J19                  IBUF (Prop_ibuf_I_O)         0.252     0.252 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.893    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.919 r  clk_IBUF_BUFG_inst/O
                         net (fo=2805, routed)        0.641     1.560    <hidden>
    SLICE_X47Y158        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y158        FDRE (Prop_fdre_C_Q)         0.128     1.688 r  <hidden>
                         net (fo=1, routed)           0.106     1.793    <hidden>
    SLICE_X47Y157        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.237ns  (logic 0.128ns (54.001%)  route 0.109ns (45.999%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock net_clk rise edge)    0.000     0.000 r  
    J19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    J19                  IBUF (Prop_ibuf_I_O)         0.252     0.252 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.893    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.919 r  clk_IBUF_BUFG_inst/O
                         net (fo=2805, routed)        0.643     1.562    <hidden>
    SLICE_X44Y158        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y158        FDRE (Prop_fdre_C_Q)         0.128     1.690 r  <hidden>
                         net (fo=1, routed)           0.109     1.799    <hidden>
    SLICE_X45Y158        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.242ns  (logic 0.128ns (52.939%)  route 0.114ns (47.061%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock net_clk rise edge)    0.000     0.000 r  
    J19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    J19                  IBUF (Prop_ibuf_I_O)         0.252     0.252 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.893    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.919 r  clk_IBUF_BUFG_inst/O
                         net (fo=2805, routed)        0.641     1.560    <hidden>
    SLICE_X48Y158        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y158        FDRE (Prop_fdre_C_Q)         0.128     1.688 r  <hidden>
                         net (fo=1, routed)           0.114     1.801    <hidden>
    SLICE_X48Y159        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.247ns  (logic 0.141ns (57.083%)  route 0.106ns (42.917%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock net_clk rise edge)    0.000     0.000 r  
    J19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    J19                  IBUF (Prop_ibuf_I_O)         0.252     0.252 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.893    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.919 r  clk_IBUF_BUFG_inst/O
                         net (fo=2805, routed)        0.643     1.562    <hidden>
    SLICE_X44Y158        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y158        FDRE (Prop_fdre_C_Q)         0.141     1.703 r  <hidden>
                         net (fo=1, routed)           0.106     1.809    <hidden>
    SLICE_X45Y158        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.253ns  (logic 0.128ns (50.511%)  route 0.125ns (49.488%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock net_clk rise edge)    0.000     0.000 r  
    J19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    J19                  IBUF (Prop_ibuf_I_O)         0.252     0.252 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.893    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.919 r  clk_IBUF_BUFG_inst/O
                         net (fo=2805, routed)        0.639     1.558    <hidden>
    SLICE_X57Y189        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y189        FDRE (Prop_fdre_C_Q)         0.128     1.686 r  <hidden>
                         net (fo=1, routed)           0.125     1.811    <hidden>
    SLICE_X59Y189        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.257ns  (logic 0.141ns (54.835%)  route 0.116ns (45.165%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock net_clk rise edge)    0.000     0.000 r  
    J19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    J19                  IBUF (Prop_ibuf_I_O)         0.252     0.252 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.893    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.919 r  clk_IBUF_BUFG_inst/O
                         net (fo=2805, routed)        0.637     1.556    <hidden>
    SLICE_X24Y173        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y173        FDRE (Prop_fdre_C_Q)         0.141     1.697 r  <hidden>
                         net (fo=1, routed)           0.116     1.813    <hidden>
    SLICE_X23Y173        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.223ns  (logic 0.128ns (57.443%)  route 0.095ns (42.557%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock net_clk rise edge)    0.000     0.000 r  
    J19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    J19                  IBUF (Prop_ibuf_I_O)         0.252     0.252 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.893    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.919 r  clk_IBUF_BUFG_inst/O
                         net (fo=2805, routed)        0.678     1.597    <hidden>
    SLICE_X7Y158         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y158         FDRE (Prop_fdre_C_Q)         0.128     1.725 r  <hidden>
                         net (fo=1, routed)           0.095     1.819    <hidden>
    SLICE_X5Y158         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.263ns  (logic 0.141ns (53.570%)  route 0.122ns (46.430%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock net_clk rise edge)    0.000     0.000 r  
    J19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    J19                  IBUF (Prop_ibuf_I_O)         0.252     0.252 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.893    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.919 r  clk_IBUF_BUFG_inst/O
                         net (fo=2805, routed)        0.639     1.558    <hidden>
    SLICE_X57Y189        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y189        FDRE (Prop_fdre_C_Q)         0.141     1.699 r  <hidden>
                         net (fo=1, routed)           0.122     1.821    <hidden>
    SLICE_X59Y189        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  net_clk

Max Delay           202 Endpoints
Min Delay           250 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 user_sw2_n
                            (input port)
  Destination:            <hidden>
                            (recovery check against rising-edge clock net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        20.221ns  (logic 1.651ns (8.167%)  route 18.570ns (91.833%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT3=1)
  Clock Path Skew:        4.526ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.526ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F20                                               0.000     0.000 r  user_sw2_n (IN)
                         net (fo=0)                   0.000     0.000    user_sw2_n
    F20                  IBUF (Prop_ibuf_I_O)         1.427     1.427 r  user_sw2_n_IBUF_inst/O
                         net (fo=66, routed)          1.888     3.315    i_pcileech_com/i_pcileech_ft601/clear
    SLICE_X10Y140        LUT2 (Prop_lut2_I1_O)        0.105     3.420 f  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_1/O
                         net (fo=991, routed)         6.634    10.054    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/rst
    SLICE_X63Y165        LUT3 (Prop_lut3_I0_O)        0.119    10.173 f  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/i_fifo_pcie_cfg_tx_i_1/O
                         net (fo=1478, routed)       10.048    20.221    <hidden>
    SLICE_X5Y166         FDPE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock net_clk rise edge)    0.000     0.000 r  
    J19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    J19                  IBUF (Prop_ibuf_I_O)         1.350     1.350 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.620     2.970    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077     3.047 r  clk_IBUF_BUFG_inst/O
                         net (fo=2805, routed)        1.479     4.526    <hidden>
    SLICE_X5Y166         FDPE                                         r  <hidden>

Slack:                    inf
  Source:                 user_sw2_n
                            (input port)
  Destination:            <hidden>
                            (recovery check against rising-edge clock net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        20.221ns  (logic 1.651ns (8.167%)  route 18.570ns (91.833%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT3=1)
  Clock Path Skew:        4.526ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.526ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F20                                               0.000     0.000 r  user_sw2_n (IN)
                         net (fo=0)                   0.000     0.000    user_sw2_n
    F20                  IBUF (Prop_ibuf_I_O)         1.427     1.427 r  user_sw2_n_IBUF_inst/O
                         net (fo=66, routed)          1.888     3.315    i_pcileech_com/i_pcileech_ft601/clear
    SLICE_X10Y140        LUT2 (Prop_lut2_I1_O)        0.105     3.420 f  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_1/O
                         net (fo=991, routed)         6.634    10.054    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/rst
    SLICE_X63Y165        LUT3 (Prop_lut3_I0_O)        0.119    10.173 f  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/i_fifo_pcie_cfg_tx_i_1/O
                         net (fo=1478, routed)       10.048    20.221    <hidden>
    SLICE_X5Y166         FDPE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock net_clk rise edge)    0.000     0.000 r  
    J19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    J19                  IBUF (Prop_ibuf_I_O)         1.350     1.350 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.620     2.970    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077     3.047 r  clk_IBUF_BUFG_inst/O
                         net (fo=2805, routed)        1.479     4.526    <hidden>
    SLICE_X5Y166         FDPE                                         r  <hidden>

Slack:                    inf
  Source:                 user_sw2_n
                            (input port)
  Destination:            <hidden>
                            (recovery check against rising-edge clock net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        20.105ns  (logic 1.651ns (8.214%)  route 18.453ns (91.786%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT3=1)
  Clock Path Skew:        4.524ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.524ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F20                                               0.000     0.000 r  user_sw2_n (IN)
                         net (fo=0)                   0.000     0.000    user_sw2_n
    F20                  IBUF (Prop_ibuf_I_O)         1.427     1.427 r  user_sw2_n_IBUF_inst/O
                         net (fo=66, routed)          1.888     3.315    i_pcileech_com/i_pcileech_ft601/clear
    SLICE_X10Y140        LUT2 (Prop_lut2_I1_O)        0.105     3.420 f  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_1/O
                         net (fo=991, routed)         6.634    10.054    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/rst
    SLICE_X63Y165        LUT3 (Prop_lut3_I0_O)        0.119    10.173 f  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/i_fifo_pcie_cfg_tx_i_1/O
                         net (fo=1478, routed)        9.931    20.105    <hidden>
    SLICE_X7Y168         FDPE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock net_clk rise edge)    0.000     0.000 r  
    J19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    J19                  IBUF (Prop_ibuf_I_O)         1.350     1.350 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.620     2.970    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077     3.047 r  clk_IBUF_BUFG_inst/O
                         net (fo=2805, routed)        1.477     4.524    <hidden>
    SLICE_X7Y168         FDPE                                         r  <hidden>

Slack:                    inf
  Source:                 user_sw2_n
                            (input port)
  Destination:            <hidden>
                            (recovery check against rising-edge clock net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        20.105ns  (logic 1.651ns (8.214%)  route 18.453ns (91.786%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT3=1)
  Clock Path Skew:        4.524ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.524ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F20                                               0.000     0.000 r  user_sw2_n (IN)
                         net (fo=0)                   0.000     0.000    user_sw2_n
    F20                  IBUF (Prop_ibuf_I_O)         1.427     1.427 r  user_sw2_n_IBUF_inst/O
                         net (fo=66, routed)          1.888     3.315    i_pcileech_com/i_pcileech_ft601/clear
    SLICE_X10Y140        LUT2 (Prop_lut2_I1_O)        0.105     3.420 f  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_1/O
                         net (fo=991, routed)         6.634    10.054    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/rst
    SLICE_X63Y165        LUT3 (Prop_lut3_I0_O)        0.119    10.173 f  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/i_fifo_pcie_cfg_tx_i_1/O
                         net (fo=1478, routed)        9.931    20.105    <hidden>
    SLICE_X7Y168         FDPE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock net_clk rise edge)    0.000     0.000 r  
    J19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    J19                  IBUF (Prop_ibuf_I_O)         1.350     1.350 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.620     2.970    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077     3.047 r  clk_IBUF_BUFG_inst/O
                         net (fo=2805, routed)        1.477     4.524    <hidden>
    SLICE_X7Y168         FDPE                                         r  <hidden>

Slack:                    inf
  Source:                 user_sw2_n
                            (input port)
  Destination:            <hidden>
                            (recovery check against rising-edge clock net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        19.236ns  (logic 1.651ns (8.585%)  route 17.584ns (91.415%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT3=1)
  Clock Path Skew:        4.465ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.465ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F20                                               0.000     0.000 r  user_sw2_n (IN)
                         net (fo=0)                   0.000     0.000    user_sw2_n
    F20                  IBUF (Prop_ibuf_I_O)         1.427     1.427 r  user_sw2_n_IBUF_inst/O
                         net (fo=66, routed)          1.888     3.315    i_pcileech_com/i_pcileech_ft601/clear
    SLICE_X10Y140        LUT2 (Prop_lut2_I1_O)        0.105     3.420 f  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_1/O
                         net (fo=991, routed)         6.634    10.054    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/rst
    SLICE_X63Y165        LUT3 (Prop_lut3_I0_O)        0.119    10.173 f  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/i_fifo_pcie_cfg_tx_i_1/O
                         net (fo=1478, routed)        9.062    19.236    <hidden>
    SLICE_X10Y199        FDPE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock net_clk rise edge)    0.000     0.000 r  
    J19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    J19                  IBUF (Prop_ibuf_I_O)         1.350     1.350 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.620     2.970    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077     3.047 r  clk_IBUF_BUFG_inst/O
                         net (fo=2805, routed)        1.418     4.465    <hidden>
    SLICE_X10Y199        FDPE                                         r  <hidden>

Slack:                    inf
  Source:                 user_sw2_n
                            (input port)
  Destination:            <hidden>
                            (recovery check against rising-edge clock net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        19.236ns  (logic 1.651ns (8.585%)  route 17.584ns (91.415%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT3=1)
  Clock Path Skew:        4.465ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.465ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F20                                               0.000     0.000 r  user_sw2_n (IN)
                         net (fo=0)                   0.000     0.000    user_sw2_n
    F20                  IBUF (Prop_ibuf_I_O)         1.427     1.427 r  user_sw2_n_IBUF_inst/O
                         net (fo=66, routed)          1.888     3.315    i_pcileech_com/i_pcileech_ft601/clear
    SLICE_X10Y140        LUT2 (Prop_lut2_I1_O)        0.105     3.420 f  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_1/O
                         net (fo=991, routed)         6.634    10.054    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/rst
    SLICE_X63Y165        LUT3 (Prop_lut3_I0_O)        0.119    10.173 f  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/i_fifo_pcie_cfg_tx_i_1/O
                         net (fo=1478, routed)        9.062    19.236    <hidden>
    SLICE_X10Y199        FDPE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock net_clk rise edge)    0.000     0.000 r  
    J19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    J19                  IBUF (Prop_ibuf_I_O)         1.350     1.350 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.620     2.970    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077     3.047 r  clk_IBUF_BUFG_inst/O
                         net (fo=2805, routed)        1.418     4.465    <hidden>
    SLICE_X10Y199        FDPE                                         r  <hidden>

Slack:                    inf
  Source:                 user_sw2_n
                            (input port)
  Destination:            <hidden>
                            (recovery check against rising-edge clock net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        14.321ns  (logic 1.651ns (11.531%)  route 12.669ns (88.469%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT3=1)
  Clock Path Skew:        4.445ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.445ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F20                                               0.000     0.000 r  user_sw2_n (IN)
                         net (fo=0)                   0.000     0.000    user_sw2_n
    F20                  IBUF (Prop_ibuf_I_O)         1.427     1.427 r  user_sw2_n_IBUF_inst/O
                         net (fo=66, routed)          1.888     3.315    i_pcileech_com/i_pcileech_ft601/clear
    SLICE_X10Y140        LUT2 (Prop_lut2_I1_O)        0.105     3.420 f  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_1/O
                         net (fo=991, routed)         6.634    10.054    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/rst
    SLICE_X63Y165        LUT3 (Prop_lut3_I0_O)        0.119    10.173 f  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/i_fifo_pcie_cfg_tx_i_1/O
                         net (fo=1478, routed)        4.147    14.321    <hidden>
    SLICE_X67Y185        FDPE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock net_clk rise edge)    0.000     0.000 r  
    J19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    J19                  IBUF (Prop_ibuf_I_O)         1.350     1.350 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.620     2.970    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077     3.047 r  clk_IBUF_BUFG_inst/O
                         net (fo=2805, routed)        1.398     4.445    <hidden>
    SLICE_X67Y185        FDPE                                         r  <hidden>

Slack:                    inf
  Source:                 user_sw2_n
                            (input port)
  Destination:            <hidden>
                            (recovery check against rising-edge clock net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        14.321ns  (logic 1.651ns (11.531%)  route 12.669ns (88.469%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT3=1)
  Clock Path Skew:        4.445ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.445ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F20                                               0.000     0.000 r  user_sw2_n (IN)
                         net (fo=0)                   0.000     0.000    user_sw2_n
    F20                  IBUF (Prop_ibuf_I_O)         1.427     1.427 r  user_sw2_n_IBUF_inst/O
                         net (fo=66, routed)          1.888     3.315    i_pcileech_com/i_pcileech_ft601/clear
    SLICE_X10Y140        LUT2 (Prop_lut2_I1_O)        0.105     3.420 f  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_1/O
                         net (fo=991, routed)         6.634    10.054    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/rst
    SLICE_X63Y165        LUT3 (Prop_lut3_I0_O)        0.119    10.173 f  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/i_fifo_pcie_cfg_tx_i_1/O
                         net (fo=1478, routed)        4.147    14.321    <hidden>
    SLICE_X67Y185        FDPE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock net_clk rise edge)    0.000     0.000 r  
    J19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    J19                  IBUF (Prop_ibuf_I_O)         1.350     1.350 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.620     2.970    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077     3.047 r  clk_IBUF_BUFG_inst/O
                         net (fo=2805, routed)        1.398     4.445    <hidden>
    SLICE_X67Y185        FDPE                                         r  <hidden>

Slack:                    inf
  Source:                 user_sw2_n
                            (input port)
  Destination:            <hidden>
                            (recovery check against rising-edge clock net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        14.168ns  (logic 1.651ns (11.656%)  route 12.516ns (88.344%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT3=1)
  Clock Path Skew:        4.454ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.454ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F20                                               0.000     0.000 r  user_sw2_n (IN)
                         net (fo=0)                   0.000     0.000    user_sw2_n
    F20                  IBUF (Prop_ibuf_I_O)         1.427     1.427 r  user_sw2_n_IBUF_inst/O
                         net (fo=66, routed)          1.888     3.315    i_pcileech_com/i_pcileech_ft601/clear
    SLICE_X10Y140        LUT2 (Prop_lut2_I1_O)        0.105     3.420 f  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_1/O
                         net (fo=991, routed)         6.634    10.054    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/rst
    SLICE_X63Y165        LUT3 (Prop_lut3_I0_O)        0.119    10.173 f  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/i_fifo_pcie_cfg_tx_i_1/O
                         net (fo=1478, routed)        3.994    14.168    <hidden>
    SLICE_X39Y189        FDPE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock net_clk rise edge)    0.000     0.000 r  
    J19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    J19                  IBUF (Prop_ibuf_I_O)         1.350     1.350 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.620     2.970    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077     3.047 r  clk_IBUF_BUFG_inst/O
                         net (fo=2805, routed)        1.407     4.454    <hidden>
    SLICE_X39Y189        FDPE                                         r  <hidden>

Slack:                    inf
  Source:                 user_sw2_n
                            (input port)
  Destination:            <hidden>
                            (recovery check against rising-edge clock net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        14.168ns  (logic 1.651ns (11.656%)  route 12.516ns (88.344%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT3=1)
  Clock Path Skew:        4.454ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.454ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F20                                               0.000     0.000 r  user_sw2_n (IN)
                         net (fo=0)                   0.000     0.000    user_sw2_n
    F20                  IBUF (Prop_ibuf_I_O)         1.427     1.427 r  user_sw2_n_IBUF_inst/O
                         net (fo=66, routed)          1.888     3.315    i_pcileech_com/i_pcileech_ft601/clear
    SLICE_X10Y140        LUT2 (Prop_lut2_I1_O)        0.105     3.420 f  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_1/O
                         net (fo=991, routed)         6.634    10.054    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/rst
    SLICE_X63Y165        LUT3 (Prop_lut3_I0_O)        0.119    10.173 f  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/i_fifo_pcie_cfg_tx_i_1/O
                         net (fo=1478, routed)        3.994    14.168    <hidden>
    SLICE_X39Y189        FDPE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock net_clk rise edge)    0.000     0.000 r  
    J19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    J19                  IBUF (Prop_ibuf_I_O)         1.350     1.350 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.620     2.970    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077     3.047 r  clk_IBUF_BUFG_inst/O
                         net (fo=2805, routed)        1.407     4.454    <hidden>
    SLICE_X39Y189        FDPE                                         r  <hidden>





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE)
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.239ns  (logic 0.128ns (53.661%)  route 0.111ns (46.339%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y187        FDRE                         0.000     0.000 r  <hidden>
    SLICE_X55Y187        FDRE (Prop_fdre_C_Q)         0.128     0.128 r  <hidden>
                         net (fo=1, routed)           0.111     0.239    <hidden>
    SLICE_X54Y186        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock net_clk rise edge)    0.000     0.000 r  
    J19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    J19                  IBUF (Prop_ibuf_I_O)         0.440     0.440 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.135    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.164 r  clk_IBUF_BUFG_inst/O
                         net (fo=2805, routed)        0.909     2.073    <hidden>
    SLICE_X54Y186        FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE)
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.240ns  (logic 0.128ns (53.340%)  route 0.112ns (46.660%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y159        FDRE                         0.000     0.000 r  <hidden>
    SLICE_X44Y159        FDRE (Prop_fdre_C_Q)         0.128     0.128 r  <hidden>
                         net (fo=1, routed)           0.112     0.240    <hidden>
    SLICE_X44Y158        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock net_clk rise edge)    0.000     0.000 r  
    J19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    J19                  IBUF (Prop_ibuf_I_O)         0.440     0.440 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.135    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.164 r  clk_IBUF_BUFG_inst/O
                         net (fo=2805, routed)        0.918     2.082    <hidden>
    SLICE_X44Y158        FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE)
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.241ns  (logic 0.128ns (53.135%)  route 0.113ns (46.865%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y172        FDRE                         0.000     0.000 r  <hidden>
    SLICE_X20Y172        FDRE (Prop_fdre_C_Q)         0.128     0.128 r  <hidden>
                         net (fo=1, routed)           0.113     0.241    <hidden>
    SLICE_X19Y171        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock net_clk rise edge)    0.000     0.000 r  
    J19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    J19                  IBUF (Prop_ibuf_I_O)         0.440     0.440 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.135    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.164 r  clk_IBUF_BUFG_inst/O
                         net (fo=2805, routed)        0.914     2.078    <hidden>
    SLICE_X19Y171        FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE)
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.246ns  (logic 0.128ns (51.954%)  route 0.118ns (48.046%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y172        FDRE                         0.000     0.000 r  <hidden>
    SLICE_X18Y172        FDRE (Prop_fdre_C_Q)         0.128     0.128 r  <hidden>
                         net (fo=1, routed)           0.118     0.246    <hidden>
    SLICE_X20Y171        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock net_clk rise edge)    0.000     0.000 r  
    J19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    J19                  IBUF (Prop_ibuf_I_O)         0.440     0.440 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.135    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.164 r  clk_IBUF_BUFG_inst/O
                         net (fo=2805, routed)        0.914     2.078    <hidden>
    SLICE_X20Y171        FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE)
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.252ns  (logic 0.141ns (55.919%)  route 0.111ns (44.081%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y159        FDRE                         0.000     0.000 r  <hidden>
    SLICE_X44Y159        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  <hidden>
                         net (fo=1, routed)           0.111     0.252    <hidden>
    SLICE_X44Y158        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock net_clk rise edge)    0.000     0.000 r  
    J19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    J19                  IBUF (Prop_ibuf_I_O)         0.440     0.440 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.135    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.164 r  clk_IBUF_BUFG_inst/O
                         net (fo=2805, routed)        0.918     2.082    <hidden>
    SLICE_X44Y158        FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE)
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.252ns  (logic 0.141ns (55.919%)  route 0.111ns (44.081%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y172        FDRE                         0.000     0.000 r  <hidden>
    SLICE_X20Y172        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  <hidden>
                         net (fo=1, routed)           0.111     0.252    <hidden>
    SLICE_X20Y171        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock net_clk rise edge)    0.000     0.000 r  
    J19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    J19                  IBUF (Prop_ibuf_I_O)         0.440     0.440 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.135    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.164 r  clk_IBUF_BUFG_inst/O
                         net (fo=2805, routed)        0.914     2.078    <hidden>
    SLICE_X20Y171        FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE)
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.256ns  (logic 0.141ns (55.069%)  route 0.115ns (44.931%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y172        FDRE                         0.000     0.000 r  <hidden>
    SLICE_X20Y172        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  <hidden>
                         net (fo=1, routed)           0.115     0.256    <hidden>
    SLICE_X20Y171        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock net_clk rise edge)    0.000     0.000 r  
    J19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    J19                  IBUF (Prop_ibuf_I_O)         0.440     0.440 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.135    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.164 r  clk_IBUF_BUFG_inst/O
                         net (fo=2805, routed)        0.914     2.078    <hidden>
    SLICE_X20Y171        FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE)
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.258ns  (logic 0.148ns (57.273%)  route 0.110ns (42.727%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y196         FDRE                         0.000     0.000 r  <hidden>
    SLICE_X8Y196         FDRE (Prop_fdre_C_Q)         0.148     0.148 r  <hidden>
                         net (fo=1, routed)           0.110     0.258    <hidden>
    SLICE_X8Y197         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock net_clk rise edge)    0.000     0.000 r  
    J19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    J19                  IBUF (Prop_ibuf_I_O)         0.440     0.440 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.135    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.164 r  clk_IBUF_BUFG_inst/O
                         net (fo=2805, routed)        0.927     2.091    <hidden>
    SLICE_X8Y197         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE)
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.266ns  (logic 0.128ns (48.170%)  route 0.138ns (51.830%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y167        FDRE                         0.000     0.000 r  <hidden>
    SLICE_X79Y167        FDRE (Prop_fdre_C_Q)         0.128     0.128 r  <hidden>
                         net (fo=1, routed)           0.138     0.266    <hidden>
    SLICE_X79Y166        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock net_clk rise edge)    0.000     0.000 r  
    J19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    J19                  IBUF (Prop_ibuf_I_O)         0.440     0.440 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.135    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.164 r  clk_IBUF_BUFG_inst/O
                         net (fo=2805, routed)        0.934     2.098    <hidden>
    SLICE_X79Y166        FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE)
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.275ns  (logic 0.164ns (59.730%)  route 0.111ns (40.270%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y170        FDRE                         0.000     0.000 r  <hidden>
    SLICE_X74Y170        FDRE (Prop_fdre_C_Q)         0.164     0.164 r  <hidden>
                         net (fo=1, routed)           0.111     0.275    <hidden>
    SLICE_X74Y169        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock net_clk rise edge)    0.000     0.000 r  
    J19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    J19                  IBUF (Prop_ibuf_I_O)         0.440     0.440 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.135    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.164 r  clk_IBUF_BUFG_inst/O
                         net (fo=2805, routed)        0.930     2.094    <hidden>
    SLICE_X74Y169        FDRE                                         r  <hidden>





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  net_clk
  To Clock:  net_clk

Max Delay          2484 Endpoints
Min Delay          2484 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 tickcount64_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        20.466ns  (logic 2.151ns (10.510%)  route 18.315ns (89.490%))
  Logic Levels:           11  (CARRY4=8 LUT2=2 LUT3=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.526ns
    Source Clock Delay      (SCD):    4.562ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock net_clk rise edge)    0.000     0.000 r  
    J19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    J19                  IBUF (Prop_ibuf_I_O)         1.416     1.416 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.124    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081     3.205 r  clk_IBUF_BUFG_inst/O
                         net (fo=2805, routed)        1.356     4.562    clk_IBUF_BUFG
    SLICE_X11Y127        FDRE                                         r  tickcount64_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y127        FDRE (Prop_fdre_C_Q)         0.379     4.941 f  tickcount64_reg[8]/Q
                         net (fo=2, routed)           0.863     5.804    i_pcileech_com/i_pcileech_ft601/tickcount64_reg[2]
    SLICE_X10Y130        LUT2 (Prop_lut2_I0_O)        0.105     5.909 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_106/O
                         net (fo=1, routed)           0.000     5.909    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_106_n_0
    SLICE_X10Y130        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444     6.353 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_98/CO[3]
                         net (fo=1, routed)           0.000     6.353    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_98_n_0
    SLICE_X10Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.453 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_93/CO[3]
                         net (fo=1, routed)           0.000     6.453    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_93_n_0
    SLICE_X10Y132        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.553 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_88/CO[3]
                         net (fo=1, routed)           0.000     6.553    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_88_n_0
    SLICE_X10Y133        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.653 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_83/CO[3]
                         net (fo=1, routed)           0.000     6.653    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_83_n_0
    SLICE_X10Y134        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.753 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_78/CO[3]
                         net (fo=1, routed)           0.000     6.753    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_78_n_0
    SLICE_X10Y135        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.853 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_73/CO[3]
                         net (fo=1, routed)           0.000     6.853    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_73_n_0
    SLICE_X10Y136        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.953 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_71/CO[3]
                         net (fo=1, routed)           0.000     6.953    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_71_n_0
    SLICE_X10Y137        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.207     7.160 f  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_68/CO[0]
                         net (fo=1, routed)           0.771     7.930    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_68_n_3
    SLICE_X10Y140        LUT2 (Prop_lut2_I0_O)        0.297     8.227 f  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_1/O
                         net (fo=991, routed)         6.634    14.861    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/rst
    SLICE_X63Y165        LUT3 (Prop_lut3_I0_O)        0.119    14.980 f  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/i_fifo_pcie_cfg_tx_i_1/O
                         net (fo=1478, routed)       10.048    25.028    <hidden>
    SLICE_X5Y166         FDPE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock net_clk rise edge)    0.000     0.000 r  
    J19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    J19                  IBUF (Prop_ibuf_I_O)         1.350     1.350 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.620     2.970    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077     3.047 r  clk_IBUF_BUFG_inst/O
                         net (fo=2805, routed)        1.479     4.526    <hidden>
    SLICE_X5Y166         FDPE                                         r  <hidden>

Slack:                    inf
  Source:                 tickcount64_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        20.466ns  (logic 2.151ns (10.510%)  route 18.315ns (89.490%))
  Logic Levels:           11  (CARRY4=8 LUT2=2 LUT3=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.526ns
    Source Clock Delay      (SCD):    4.562ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock net_clk rise edge)    0.000     0.000 r  
    J19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    J19                  IBUF (Prop_ibuf_I_O)         1.416     1.416 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.124    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081     3.205 r  clk_IBUF_BUFG_inst/O
                         net (fo=2805, routed)        1.356     4.562    clk_IBUF_BUFG
    SLICE_X11Y127        FDRE                                         r  tickcount64_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y127        FDRE (Prop_fdre_C_Q)         0.379     4.941 f  tickcount64_reg[8]/Q
                         net (fo=2, routed)           0.863     5.804    i_pcileech_com/i_pcileech_ft601/tickcount64_reg[2]
    SLICE_X10Y130        LUT2 (Prop_lut2_I0_O)        0.105     5.909 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_106/O
                         net (fo=1, routed)           0.000     5.909    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_106_n_0
    SLICE_X10Y130        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444     6.353 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_98/CO[3]
                         net (fo=1, routed)           0.000     6.353    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_98_n_0
    SLICE_X10Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.453 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_93/CO[3]
                         net (fo=1, routed)           0.000     6.453    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_93_n_0
    SLICE_X10Y132        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.553 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_88/CO[3]
                         net (fo=1, routed)           0.000     6.553    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_88_n_0
    SLICE_X10Y133        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.653 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_83/CO[3]
                         net (fo=1, routed)           0.000     6.653    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_83_n_0
    SLICE_X10Y134        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.753 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_78/CO[3]
                         net (fo=1, routed)           0.000     6.753    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_78_n_0
    SLICE_X10Y135        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.853 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_73/CO[3]
                         net (fo=1, routed)           0.000     6.853    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_73_n_0
    SLICE_X10Y136        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.953 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_71/CO[3]
                         net (fo=1, routed)           0.000     6.953    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_71_n_0
    SLICE_X10Y137        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.207     7.160 f  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_68/CO[0]
                         net (fo=1, routed)           0.771     7.930    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_68_n_3
    SLICE_X10Y140        LUT2 (Prop_lut2_I0_O)        0.297     8.227 f  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_1/O
                         net (fo=991, routed)         6.634    14.861    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/rst
    SLICE_X63Y165        LUT3 (Prop_lut3_I0_O)        0.119    14.980 f  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/i_fifo_pcie_cfg_tx_i_1/O
                         net (fo=1478, routed)       10.048    25.028    <hidden>
    SLICE_X5Y166         FDPE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock net_clk rise edge)    0.000     0.000 r  
    J19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    J19                  IBUF (Prop_ibuf_I_O)         1.350     1.350 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.620     2.970    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077     3.047 r  clk_IBUF_BUFG_inst/O
                         net (fo=2805, routed)        1.479     4.526    <hidden>
    SLICE_X5Y166         FDPE                                         r  <hidden>

Slack:                    inf
  Source:                 tickcount64_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        20.350ns  (logic 2.151ns (10.570%)  route 18.199ns (89.430%))
  Logic Levels:           11  (CARRY4=8 LUT2=2 LUT3=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.524ns
    Source Clock Delay      (SCD):    4.562ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock net_clk rise edge)    0.000     0.000 r  
    J19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    J19                  IBUF (Prop_ibuf_I_O)         1.416     1.416 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.124    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081     3.205 r  clk_IBUF_BUFG_inst/O
                         net (fo=2805, routed)        1.356     4.562    clk_IBUF_BUFG
    SLICE_X11Y127        FDRE                                         r  tickcount64_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y127        FDRE (Prop_fdre_C_Q)         0.379     4.941 f  tickcount64_reg[8]/Q
                         net (fo=2, routed)           0.863     5.804    i_pcileech_com/i_pcileech_ft601/tickcount64_reg[2]
    SLICE_X10Y130        LUT2 (Prop_lut2_I0_O)        0.105     5.909 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_106/O
                         net (fo=1, routed)           0.000     5.909    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_106_n_0
    SLICE_X10Y130        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444     6.353 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_98/CO[3]
                         net (fo=1, routed)           0.000     6.353    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_98_n_0
    SLICE_X10Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.453 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_93/CO[3]
                         net (fo=1, routed)           0.000     6.453    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_93_n_0
    SLICE_X10Y132        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.553 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_88/CO[3]
                         net (fo=1, routed)           0.000     6.553    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_88_n_0
    SLICE_X10Y133        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.653 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_83/CO[3]
                         net (fo=1, routed)           0.000     6.653    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_83_n_0
    SLICE_X10Y134        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.753 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_78/CO[3]
                         net (fo=1, routed)           0.000     6.753    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_78_n_0
    SLICE_X10Y135        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.853 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_73/CO[3]
                         net (fo=1, routed)           0.000     6.853    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_73_n_0
    SLICE_X10Y136        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.953 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_71/CO[3]
                         net (fo=1, routed)           0.000     6.953    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_71_n_0
    SLICE_X10Y137        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.207     7.160 f  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_68/CO[0]
                         net (fo=1, routed)           0.771     7.930    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_68_n_3
    SLICE_X10Y140        LUT2 (Prop_lut2_I0_O)        0.297     8.227 f  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_1/O
                         net (fo=991, routed)         6.634    14.861    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/rst
    SLICE_X63Y165        LUT3 (Prop_lut3_I0_O)        0.119    14.980 f  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/i_fifo_pcie_cfg_tx_i_1/O
                         net (fo=1478, routed)        9.931    24.912    <hidden>
    SLICE_X7Y168         FDPE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock net_clk rise edge)    0.000     0.000 r  
    J19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    J19                  IBUF (Prop_ibuf_I_O)         1.350     1.350 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.620     2.970    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077     3.047 r  clk_IBUF_BUFG_inst/O
                         net (fo=2805, routed)        1.477     4.524    <hidden>
    SLICE_X7Y168         FDPE                                         r  <hidden>

Slack:                    inf
  Source:                 tickcount64_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        20.350ns  (logic 2.151ns (10.570%)  route 18.199ns (89.430%))
  Logic Levels:           11  (CARRY4=8 LUT2=2 LUT3=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.524ns
    Source Clock Delay      (SCD):    4.562ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock net_clk rise edge)    0.000     0.000 r  
    J19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    J19                  IBUF (Prop_ibuf_I_O)         1.416     1.416 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.124    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081     3.205 r  clk_IBUF_BUFG_inst/O
                         net (fo=2805, routed)        1.356     4.562    clk_IBUF_BUFG
    SLICE_X11Y127        FDRE                                         r  tickcount64_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y127        FDRE (Prop_fdre_C_Q)         0.379     4.941 f  tickcount64_reg[8]/Q
                         net (fo=2, routed)           0.863     5.804    i_pcileech_com/i_pcileech_ft601/tickcount64_reg[2]
    SLICE_X10Y130        LUT2 (Prop_lut2_I0_O)        0.105     5.909 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_106/O
                         net (fo=1, routed)           0.000     5.909    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_106_n_0
    SLICE_X10Y130        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444     6.353 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_98/CO[3]
                         net (fo=1, routed)           0.000     6.353    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_98_n_0
    SLICE_X10Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.453 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_93/CO[3]
                         net (fo=1, routed)           0.000     6.453    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_93_n_0
    SLICE_X10Y132        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.553 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_88/CO[3]
                         net (fo=1, routed)           0.000     6.553    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_88_n_0
    SLICE_X10Y133        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.653 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_83/CO[3]
                         net (fo=1, routed)           0.000     6.653    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_83_n_0
    SLICE_X10Y134        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.753 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_78/CO[3]
                         net (fo=1, routed)           0.000     6.753    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_78_n_0
    SLICE_X10Y135        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.853 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_73/CO[3]
                         net (fo=1, routed)           0.000     6.853    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_73_n_0
    SLICE_X10Y136        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.953 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_71/CO[3]
                         net (fo=1, routed)           0.000     6.953    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_71_n_0
    SLICE_X10Y137        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.207     7.160 f  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_68/CO[0]
                         net (fo=1, routed)           0.771     7.930    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_68_n_3
    SLICE_X10Y140        LUT2 (Prop_lut2_I0_O)        0.297     8.227 f  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_1/O
                         net (fo=991, routed)         6.634    14.861    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/rst
    SLICE_X63Y165        LUT3 (Prop_lut3_I0_O)        0.119    14.980 f  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/i_fifo_pcie_cfg_tx_i_1/O
                         net (fo=1478, routed)        9.931    24.912    <hidden>
    SLICE_X7Y168         FDPE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock net_clk rise edge)    0.000     0.000 r  
    J19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    J19                  IBUF (Prop_ibuf_I_O)         1.350     1.350 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.620     2.970    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077     3.047 r  clk_IBUF_BUFG_inst/O
                         net (fo=2805, routed)        1.477     4.524    <hidden>
    SLICE_X7Y168         FDPE                                         r  <hidden>

Slack:                    inf
  Source:                 tickcount64_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        19.481ns  (logic 2.151ns (11.042%)  route 17.330ns (88.958%))
  Logic Levels:           11  (CARRY4=8 LUT2=2 LUT3=1)
  Clock Path Skew:        -0.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.465ns
    Source Clock Delay      (SCD):    4.562ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock net_clk rise edge)    0.000     0.000 r  
    J19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    J19                  IBUF (Prop_ibuf_I_O)         1.416     1.416 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.124    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081     3.205 r  clk_IBUF_BUFG_inst/O
                         net (fo=2805, routed)        1.356     4.562    clk_IBUF_BUFG
    SLICE_X11Y127        FDRE                                         r  tickcount64_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y127        FDRE (Prop_fdre_C_Q)         0.379     4.941 f  tickcount64_reg[8]/Q
                         net (fo=2, routed)           0.863     5.804    i_pcileech_com/i_pcileech_ft601/tickcount64_reg[2]
    SLICE_X10Y130        LUT2 (Prop_lut2_I0_O)        0.105     5.909 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_106/O
                         net (fo=1, routed)           0.000     5.909    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_106_n_0
    SLICE_X10Y130        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444     6.353 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_98/CO[3]
                         net (fo=1, routed)           0.000     6.353    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_98_n_0
    SLICE_X10Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.453 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_93/CO[3]
                         net (fo=1, routed)           0.000     6.453    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_93_n_0
    SLICE_X10Y132        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.553 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_88/CO[3]
                         net (fo=1, routed)           0.000     6.553    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_88_n_0
    SLICE_X10Y133        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.653 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_83/CO[3]
                         net (fo=1, routed)           0.000     6.653    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_83_n_0
    SLICE_X10Y134        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.753 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_78/CO[3]
                         net (fo=1, routed)           0.000     6.753    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_78_n_0
    SLICE_X10Y135        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.853 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_73/CO[3]
                         net (fo=1, routed)           0.000     6.853    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_73_n_0
    SLICE_X10Y136        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.953 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_71/CO[3]
                         net (fo=1, routed)           0.000     6.953    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_71_n_0
    SLICE_X10Y137        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.207     7.160 f  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_68/CO[0]
                         net (fo=1, routed)           0.771     7.930    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_68_n_3
    SLICE_X10Y140        LUT2 (Prop_lut2_I0_O)        0.297     8.227 f  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_1/O
                         net (fo=991, routed)         6.634    14.861    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/rst
    SLICE_X63Y165        LUT3 (Prop_lut3_I0_O)        0.119    14.980 f  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/i_fifo_pcie_cfg_tx_i_1/O
                         net (fo=1478, routed)        9.062    24.043    <hidden>
    SLICE_X10Y199        FDPE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock net_clk rise edge)    0.000     0.000 r  
    J19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    J19                  IBUF (Prop_ibuf_I_O)         1.350     1.350 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.620     2.970    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077     3.047 r  clk_IBUF_BUFG_inst/O
                         net (fo=2805, routed)        1.418     4.465    <hidden>
    SLICE_X10Y199        FDPE                                         r  <hidden>

Slack:                    inf
  Source:                 tickcount64_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        19.481ns  (logic 2.151ns (11.042%)  route 17.330ns (88.958%))
  Logic Levels:           11  (CARRY4=8 LUT2=2 LUT3=1)
  Clock Path Skew:        -0.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.465ns
    Source Clock Delay      (SCD):    4.562ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock net_clk rise edge)    0.000     0.000 r  
    J19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    J19                  IBUF (Prop_ibuf_I_O)         1.416     1.416 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.124    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081     3.205 r  clk_IBUF_BUFG_inst/O
                         net (fo=2805, routed)        1.356     4.562    clk_IBUF_BUFG
    SLICE_X11Y127        FDRE                                         r  tickcount64_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y127        FDRE (Prop_fdre_C_Q)         0.379     4.941 f  tickcount64_reg[8]/Q
                         net (fo=2, routed)           0.863     5.804    i_pcileech_com/i_pcileech_ft601/tickcount64_reg[2]
    SLICE_X10Y130        LUT2 (Prop_lut2_I0_O)        0.105     5.909 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_106/O
                         net (fo=1, routed)           0.000     5.909    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_106_n_0
    SLICE_X10Y130        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444     6.353 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_98/CO[3]
                         net (fo=1, routed)           0.000     6.353    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_98_n_0
    SLICE_X10Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.453 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_93/CO[3]
                         net (fo=1, routed)           0.000     6.453    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_93_n_0
    SLICE_X10Y132        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.553 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_88/CO[3]
                         net (fo=1, routed)           0.000     6.553    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_88_n_0
    SLICE_X10Y133        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.653 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_83/CO[3]
                         net (fo=1, routed)           0.000     6.653    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_83_n_0
    SLICE_X10Y134        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.753 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_78/CO[3]
                         net (fo=1, routed)           0.000     6.753    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_78_n_0
    SLICE_X10Y135        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.853 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_73/CO[3]
                         net (fo=1, routed)           0.000     6.853    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_73_n_0
    SLICE_X10Y136        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.953 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_71/CO[3]
                         net (fo=1, routed)           0.000     6.953    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_71_n_0
    SLICE_X10Y137        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.207     7.160 f  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_68/CO[0]
                         net (fo=1, routed)           0.771     7.930    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_68_n_3
    SLICE_X10Y140        LUT2 (Prop_lut2_I0_O)        0.297     8.227 f  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_1/O
                         net (fo=991, routed)         6.634    14.861    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/rst
    SLICE_X63Y165        LUT3 (Prop_lut3_I0_O)        0.119    14.980 f  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/i_fifo_pcie_cfg_tx_i_1/O
                         net (fo=1478, routed)        9.062    24.043    <hidden>
    SLICE_X10Y199        FDPE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock net_clk rise edge)    0.000     0.000 r  
    J19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    J19                  IBUF (Prop_ibuf_I_O)         1.350     1.350 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.620     2.970    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077     3.047 r  clk_IBUF_BUFG_inst/O
                         net (fo=2805, routed)        1.418     4.465    <hidden>
    SLICE_X10Y199        FDPE                                         r  <hidden>

Slack:                    inf
  Source:                 tickcount64_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_src_fifo/tdata_reg[15]/CE
                            (rising edge-triggered cell FDRE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        19.099ns  (logic 2.418ns (12.660%)  route 16.681ns (87.340%))
  Logic Levels:           12  (CARRY4=8 LUT2=2 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.457ns
    Source Clock Delay      (SCD):    4.562ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock net_clk rise edge)    0.000     0.000 r  
    J19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    J19                  IBUF (Prop_ibuf_I_O)         1.416     1.416 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.124    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081     3.205 r  clk_IBUF_BUFG_inst/O
                         net (fo=2805, routed)        1.356     4.562    clk_IBUF_BUFG
    SLICE_X11Y127        FDRE                                         r  tickcount64_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y127        FDRE (Prop_fdre_C_Q)         0.379     4.941 f  tickcount64_reg[8]/Q
                         net (fo=2, routed)           0.863     5.804    i_pcileech_com/i_pcileech_ft601/tickcount64_reg[2]
    SLICE_X10Y130        LUT2 (Prop_lut2_I0_O)        0.105     5.909 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_106/O
                         net (fo=1, routed)           0.000     5.909    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_106_n_0
    SLICE_X10Y130        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444     6.353 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_98/CO[3]
                         net (fo=1, routed)           0.000     6.353    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_98_n_0
    SLICE_X10Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.453 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_93/CO[3]
                         net (fo=1, routed)           0.000     6.453    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_93_n_0
    SLICE_X10Y132        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.553 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_88/CO[3]
                         net (fo=1, routed)           0.000     6.553    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_88_n_0
    SLICE_X10Y133        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.653 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_83/CO[3]
                         net (fo=1, routed)           0.000     6.653    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_83_n_0
    SLICE_X10Y134        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.753 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_78/CO[3]
                         net (fo=1, routed)           0.000     6.753    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_78_n_0
    SLICE_X10Y135        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.853 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_73/CO[3]
                         net (fo=1, routed)           0.000     6.853    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_73_n_0
    SLICE_X10Y136        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.953 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_71/CO[3]
                         net (fo=1, routed)           0.000     6.953    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_71_n_0
    SLICE_X10Y137        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.207     7.160 f  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_68/CO[0]
                         net (fo=1, routed)           0.771     7.930    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_68_n_3
    SLICE_X10Y140        LUT2 (Prop_lut2_I0_O)        0.297     8.227 f  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_1/O
                         net (fo=991, routed)         6.634    14.861    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/rst
    SLICE_X63Y165        LUT3 (Prop_lut3_I0_O)        0.119    14.980 f  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/i_fifo_pcie_cfg_tx_i_1/O
                         net (fo=1478, routed)        7.178    22.158    i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_src_fifo/SR[0]
    SLICE_X39Y176        LUT5 (Prop_lut5_I4_O)        0.267    22.425 r  i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_src_fifo/tdata[31]_i_1__1/O
                         net (fo=32, routed)          1.235    23.661    i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_src_fifo/tdata[31]_i_1__1_n_0
    SLICE_X9Y182         FDRE                                         r  i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_src_fifo/tdata_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock net_clk rise edge)    0.000     0.000 r  
    J19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    J19                  IBUF (Prop_ibuf_I_O)         1.350     1.350 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.620     2.970    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077     3.047 r  clk_IBUF_BUFG_inst/O
                         net (fo=2805, routed)        1.410     4.457    i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_src_fifo/drp_clk
    SLICE_X9Y182         FDRE                                         r  i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_src_fifo/tdata_reg[15]/C

Slack:                    inf
  Source:                 tickcount64_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_src_fifo/tdata_reg[17]/CE
                            (rising edge-triggered cell FDRE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        19.099ns  (logic 2.418ns (12.660%)  route 16.681ns (87.340%))
  Logic Levels:           12  (CARRY4=8 LUT2=2 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.457ns
    Source Clock Delay      (SCD):    4.562ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock net_clk rise edge)    0.000     0.000 r  
    J19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    J19                  IBUF (Prop_ibuf_I_O)         1.416     1.416 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.124    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081     3.205 r  clk_IBUF_BUFG_inst/O
                         net (fo=2805, routed)        1.356     4.562    clk_IBUF_BUFG
    SLICE_X11Y127        FDRE                                         r  tickcount64_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y127        FDRE (Prop_fdre_C_Q)         0.379     4.941 f  tickcount64_reg[8]/Q
                         net (fo=2, routed)           0.863     5.804    i_pcileech_com/i_pcileech_ft601/tickcount64_reg[2]
    SLICE_X10Y130        LUT2 (Prop_lut2_I0_O)        0.105     5.909 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_106/O
                         net (fo=1, routed)           0.000     5.909    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_106_n_0
    SLICE_X10Y130        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444     6.353 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_98/CO[3]
                         net (fo=1, routed)           0.000     6.353    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_98_n_0
    SLICE_X10Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.453 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_93/CO[3]
                         net (fo=1, routed)           0.000     6.453    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_93_n_0
    SLICE_X10Y132        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.553 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_88/CO[3]
                         net (fo=1, routed)           0.000     6.553    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_88_n_0
    SLICE_X10Y133        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.653 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_83/CO[3]
                         net (fo=1, routed)           0.000     6.653    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_83_n_0
    SLICE_X10Y134        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.753 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_78/CO[3]
                         net (fo=1, routed)           0.000     6.753    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_78_n_0
    SLICE_X10Y135        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.853 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_73/CO[3]
                         net (fo=1, routed)           0.000     6.853    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_73_n_0
    SLICE_X10Y136        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.953 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_71/CO[3]
                         net (fo=1, routed)           0.000     6.953    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_71_n_0
    SLICE_X10Y137        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.207     7.160 f  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_68/CO[0]
                         net (fo=1, routed)           0.771     7.930    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_68_n_3
    SLICE_X10Y140        LUT2 (Prop_lut2_I0_O)        0.297     8.227 f  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_1/O
                         net (fo=991, routed)         6.634    14.861    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/rst
    SLICE_X63Y165        LUT3 (Prop_lut3_I0_O)        0.119    14.980 f  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/i_fifo_pcie_cfg_tx_i_1/O
                         net (fo=1478, routed)        7.178    22.158    i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_src_fifo/SR[0]
    SLICE_X39Y176        LUT5 (Prop_lut5_I4_O)        0.267    22.425 r  i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_src_fifo/tdata[31]_i_1__1/O
                         net (fo=32, routed)          1.235    23.661    i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_src_fifo/tdata[31]_i_1__1_n_0
    SLICE_X9Y182         FDRE                                         r  i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_src_fifo/tdata_reg[17]/CE
  -------------------------------------------------------------------    -------------------

                         (clock net_clk rise edge)    0.000     0.000 r  
    J19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    J19                  IBUF (Prop_ibuf_I_O)         1.350     1.350 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.620     2.970    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077     3.047 r  clk_IBUF_BUFG_inst/O
                         net (fo=2805, routed)        1.410     4.457    i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_src_fifo/drp_clk
    SLICE_X9Y182         FDRE                                         r  i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_src_fifo/tdata_reg[17]/C

Slack:                    inf
  Source:                 tickcount64_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_src_fifo/tdata_reg[19]/CE
                            (rising edge-triggered cell FDRE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        19.099ns  (logic 2.418ns (12.660%)  route 16.681ns (87.340%))
  Logic Levels:           12  (CARRY4=8 LUT2=2 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.457ns
    Source Clock Delay      (SCD):    4.562ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock net_clk rise edge)    0.000     0.000 r  
    J19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    J19                  IBUF (Prop_ibuf_I_O)         1.416     1.416 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.124    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081     3.205 r  clk_IBUF_BUFG_inst/O
                         net (fo=2805, routed)        1.356     4.562    clk_IBUF_BUFG
    SLICE_X11Y127        FDRE                                         r  tickcount64_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y127        FDRE (Prop_fdre_C_Q)         0.379     4.941 f  tickcount64_reg[8]/Q
                         net (fo=2, routed)           0.863     5.804    i_pcileech_com/i_pcileech_ft601/tickcount64_reg[2]
    SLICE_X10Y130        LUT2 (Prop_lut2_I0_O)        0.105     5.909 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_106/O
                         net (fo=1, routed)           0.000     5.909    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_106_n_0
    SLICE_X10Y130        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444     6.353 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_98/CO[3]
                         net (fo=1, routed)           0.000     6.353    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_98_n_0
    SLICE_X10Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.453 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_93/CO[3]
                         net (fo=1, routed)           0.000     6.453    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_93_n_0
    SLICE_X10Y132        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.553 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_88/CO[3]
                         net (fo=1, routed)           0.000     6.553    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_88_n_0
    SLICE_X10Y133        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.653 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_83/CO[3]
                         net (fo=1, routed)           0.000     6.653    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_83_n_0
    SLICE_X10Y134        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.753 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_78/CO[3]
                         net (fo=1, routed)           0.000     6.753    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_78_n_0
    SLICE_X10Y135        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.853 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_73/CO[3]
                         net (fo=1, routed)           0.000     6.853    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_73_n_0
    SLICE_X10Y136        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.953 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_71/CO[3]
                         net (fo=1, routed)           0.000     6.953    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_71_n_0
    SLICE_X10Y137        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.207     7.160 f  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_68/CO[0]
                         net (fo=1, routed)           0.771     7.930    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_68_n_3
    SLICE_X10Y140        LUT2 (Prop_lut2_I0_O)        0.297     8.227 f  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_1/O
                         net (fo=991, routed)         6.634    14.861    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/rst
    SLICE_X63Y165        LUT3 (Prop_lut3_I0_O)        0.119    14.980 f  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/i_fifo_pcie_cfg_tx_i_1/O
                         net (fo=1478, routed)        7.178    22.158    i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_src_fifo/SR[0]
    SLICE_X39Y176        LUT5 (Prop_lut5_I4_O)        0.267    22.425 r  i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_src_fifo/tdata[31]_i_1__1/O
                         net (fo=32, routed)          1.235    23.661    i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_src_fifo/tdata[31]_i_1__1_n_0
    SLICE_X9Y182         FDRE                                         r  i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_src_fifo/tdata_reg[19]/CE
  -------------------------------------------------------------------    -------------------

                         (clock net_clk rise edge)    0.000     0.000 r  
    J19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    J19                  IBUF (Prop_ibuf_I_O)         1.350     1.350 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.620     2.970    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077     3.047 r  clk_IBUF_BUFG_inst/O
                         net (fo=2805, routed)        1.410     4.457    i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_src_fifo/drp_clk
    SLICE_X9Y182         FDRE                                         r  i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_src_fifo/tdata_reg[19]/C

Slack:                    inf
  Source:                 tickcount64_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_src_fifo/tdata_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        19.099ns  (logic 2.418ns (12.660%)  route 16.681ns (87.340%))
  Logic Levels:           12  (CARRY4=8 LUT2=2 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.457ns
    Source Clock Delay      (SCD):    4.562ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock net_clk rise edge)    0.000     0.000 r  
    J19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    J19                  IBUF (Prop_ibuf_I_O)         1.416     1.416 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.124    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081     3.205 r  clk_IBUF_BUFG_inst/O
                         net (fo=2805, routed)        1.356     4.562    clk_IBUF_BUFG
    SLICE_X11Y127        FDRE                                         r  tickcount64_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y127        FDRE (Prop_fdre_C_Q)         0.379     4.941 f  tickcount64_reg[8]/Q
                         net (fo=2, routed)           0.863     5.804    i_pcileech_com/i_pcileech_ft601/tickcount64_reg[2]
    SLICE_X10Y130        LUT2 (Prop_lut2_I0_O)        0.105     5.909 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_106/O
                         net (fo=1, routed)           0.000     5.909    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_106_n_0
    SLICE_X10Y130        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444     6.353 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_98/CO[3]
                         net (fo=1, routed)           0.000     6.353    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_98_n_0
    SLICE_X10Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.453 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_93/CO[3]
                         net (fo=1, routed)           0.000     6.453    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_93_n_0
    SLICE_X10Y132        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.553 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_88/CO[3]
                         net (fo=1, routed)           0.000     6.553    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_88_n_0
    SLICE_X10Y133        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.653 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_83/CO[3]
                         net (fo=1, routed)           0.000     6.653    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_83_n_0
    SLICE_X10Y134        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.753 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_78/CO[3]
                         net (fo=1, routed)           0.000     6.753    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_78_n_0
    SLICE_X10Y135        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.853 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_73/CO[3]
                         net (fo=1, routed)           0.000     6.853    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_73_n_0
    SLICE_X10Y136        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.953 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_71/CO[3]
                         net (fo=1, routed)           0.000     6.953    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_71_n_0
    SLICE_X10Y137        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.207     7.160 f  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_68/CO[0]
                         net (fo=1, routed)           0.771     7.930    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_68_n_3
    SLICE_X10Y140        LUT2 (Prop_lut2_I0_O)        0.297     8.227 f  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_1/O
                         net (fo=991, routed)         6.634    14.861    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/rst
    SLICE_X63Y165        LUT3 (Prop_lut3_I0_O)        0.119    14.980 f  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/i_fifo_pcie_cfg_tx_i_1/O
                         net (fo=1478, routed)        7.178    22.158    i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_src_fifo/SR[0]
    SLICE_X39Y176        LUT5 (Prop_lut5_I4_O)        0.267    22.425 r  i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_src_fifo/tdata[31]_i_1__1/O
                         net (fo=32, routed)          1.235    23.661    i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_src_fifo/tdata[31]_i_1__1_n_0
    SLICE_X9Y182         FDRE                                         r  i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_src_fifo/tdata_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock net_clk rise edge)    0.000     0.000 r  
    J19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    J19                  IBUF (Prop_ibuf_I_O)         1.350     1.350 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.620     2.970    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077     3.047 r  clk_IBUF_BUFG_inst/O
                         net (fo=2805, routed)        1.410     4.457    i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_src_fifo/drp_clk
    SLICE_X9Y182         FDRE                                         r  i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_src_fifo/tdata_reg[7]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 tickcount64_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tickcount64_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.356ns  (logic 0.249ns (70.029%)  route 0.107ns (29.971%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.513ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock net_clk rise edge)    0.000     0.000 r  
    J19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    J19                  IBUF (Prop_ibuf_I_O)         0.252     0.252 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.893    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.919 r  clk_IBUF_BUFG_inst/O
                         net (fo=2805, routed)        0.556     1.474    clk_IBUF_BUFG
    SLICE_X11Y125        FDRE                                         r  tickcount64_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y125        FDRE (Prop_fdre_C_Q)         0.141     1.615 r  tickcount64_reg[3]/Q
                         net (fo=1, routed)           0.107     1.722    tickcount64_reg_n_0_[3]
    SLICE_X11Y125        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.830 r  tickcount64_reg[0]_i_2/O[3]
                         net (fo=1, routed)           0.000     1.830    tickcount64_reg[0]_i_2_n_4
    SLICE_X11Y125        FDRE                                         r  tickcount64_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock net_clk rise edge)    0.000     0.000 r  
    J19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    J19                  IBUF (Prop_ibuf_I_O)         0.440     0.440 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.135    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.164 r  clk_IBUF_BUFG_inst/O
                         net (fo=2805, routed)        0.824     1.988    clk_IBUF_BUFG
    SLICE_X11Y125        FDRE                                         r  tickcount64_reg[3]/C

Slack:                    inf
  Source:                 tickcount64_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tickcount64_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.359ns  (logic 0.252ns (70.177%)  route 0.107ns (29.823%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.513ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock net_clk rise edge)    0.000     0.000 r  
    J19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    J19                  IBUF (Prop_ibuf_I_O)         0.252     0.252 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.893    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.919 r  clk_IBUF_BUFG_inst/O
                         net (fo=2805, routed)        0.556     1.474    clk_IBUF_BUFG
    SLICE_X11Y125        FDRE                                         r  tickcount64_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y125        FDRE (Prop_fdre_C_Q)         0.141     1.615 r  tickcount64_reg[2]/Q
                         net (fo=1, routed)           0.107     1.722    tickcount64_reg_n_0_[2]
    SLICE_X11Y125        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.833 r  tickcount64_reg[0]_i_2/O[2]
                         net (fo=1, routed)           0.000     1.833    tickcount64_reg[0]_i_2_n_5
    SLICE_X11Y125        FDRE                                         r  tickcount64_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock net_clk rise edge)    0.000     0.000 r  
    J19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    J19                  IBUF (Prop_ibuf_I_O)         0.440     0.440 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.135    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.164 r  clk_IBUF_BUFG_inst/O
                         net (fo=2805, routed)        0.824     1.988    clk_IBUF_BUFG
    SLICE_X11Y125        FDRE                                         r  tickcount64_reg[2]/C

Slack:                    inf
  Source:                 tickcount64_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tickcount64_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.360ns  (logic 0.256ns (71.197%)  route 0.104ns (28.803%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.513ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock net_clk rise edge)    0.000     0.000 r  
    J19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    J19                  IBUF (Prop_ibuf_I_O)         0.252     0.252 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.893    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.919 r  clk_IBUF_BUFG_inst/O
                         net (fo=2805, routed)        0.557     1.475    clk_IBUF_BUFG
    SLICE_X11Y126        FDRE                                         r  tickcount64_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y126        FDRE (Prop_fdre_C_Q)         0.141     1.616 r  tickcount64_reg[4]/Q
                         net (fo=1, routed)           0.104     1.720    tickcount64_reg_n_0_[4]
    SLICE_X11Y126        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.835 r  tickcount64_reg[4]_i_1__2/O[0]
                         net (fo=1, routed)           0.000     1.835    tickcount64_reg[4]_i_1__2_n_7
    SLICE_X11Y126        FDRE                                         r  tickcount64_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock net_clk rise edge)    0.000     0.000 r  
    J19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    J19                  IBUF (Prop_ibuf_I_O)         0.440     0.440 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.135    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.164 r  clk_IBUF_BUFG_inst/O
                         net (fo=2805, routed)        0.825     1.989    clk_IBUF_BUFG
    SLICE_X11Y126        FDRE                                         r  tickcount64_reg[4]/C

Slack:                    inf
  Source:                 tickcount64_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tickcount64_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.367ns  (logic 0.249ns (67.804%)  route 0.118ns (32.196%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.513ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock net_clk rise edge)    0.000     0.000 r  
    J19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    J19                  IBUF (Prop_ibuf_I_O)         0.252     0.252 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.893    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.919 r  clk_IBUF_BUFG_inst/O
                         net (fo=2805, routed)        0.557     1.475    clk_IBUF_BUFG
    SLICE_X11Y126        FDRE                                         r  tickcount64_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y126        FDRE (Prop_fdre_C_Q)         0.141     1.616 r  tickcount64_reg[7]/Q
                         net (fo=3, routed)           0.118     1.734    tickcount64_reg[7]
    SLICE_X11Y126        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.842 r  tickcount64_reg[4]_i_1__2/O[3]
                         net (fo=1, routed)           0.000     1.842    tickcount64_reg[4]_i_1__2_n_4
    SLICE_X11Y126        FDRE                                         r  tickcount64_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock net_clk rise edge)    0.000     0.000 r  
    J19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    J19                  IBUF (Prop_ibuf_I_O)         0.440     0.440 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.135    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.164 r  clk_IBUF_BUFG_inst/O
                         net (fo=2805, routed)        0.825     1.989    clk_IBUF_BUFG
    SLICE_X11Y126        FDRE                                         r  tickcount64_reg[7]/C

Slack:                    inf
  Source:                 tickcount64_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tickcount64_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.367ns  (logic 0.249ns (67.820%)  route 0.118ns (32.180%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.514ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock net_clk rise edge)    0.000     0.000 r  
    J19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    J19                  IBUF (Prop_ibuf_I_O)         0.252     0.252 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.893    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.919 r  clk_IBUF_BUFG_inst/O
                         net (fo=2805, routed)        0.559     1.477    clk_IBUF_BUFG
    SLICE_X11Y128        FDRE                                         r  tickcount64_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y128        FDRE (Prop_fdre_C_Q)         0.141     1.618 r  tickcount64_reg[15]/Q
                         net (fo=2, routed)           0.118     1.736    tickcount64_reg[15]
    SLICE_X11Y128        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.844 r  tickcount64_reg[12]_i_1__2/O[3]
                         net (fo=1, routed)           0.000     1.844    tickcount64_reg[12]_i_1__2_n_4
    SLICE_X11Y128        FDRE                                         r  tickcount64_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock net_clk rise edge)    0.000     0.000 r  
    J19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    J19                  IBUF (Prop_ibuf_I_O)         0.440     0.440 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.135    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.164 r  clk_IBUF_BUFG_inst/O
                         net (fo=2805, routed)        0.828     1.992    clk_IBUF_BUFG
    SLICE_X11Y128        FDRE                                         r  tickcount64_reg[15]/C

Slack:                    inf
  Source:                 tickcount64_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tickcount64_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.367ns  (logic 0.249ns (67.804%)  route 0.118ns (32.196%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.513ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock net_clk rise edge)    0.000     0.000 r  
    J19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    J19                  IBUF (Prop_ibuf_I_O)         0.252     0.252 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.893    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.919 r  clk_IBUF_BUFG_inst/O
                         net (fo=2805, routed)        0.559     1.477    clk_IBUF_BUFG
    SLICE_X11Y127        FDRE                                         r  tickcount64_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y127        FDRE (Prop_fdre_C_Q)         0.141     1.618 r  tickcount64_reg[11]/Q
                         net (fo=2, routed)           0.118     1.736    tickcount64_reg[11]
    SLICE_X11Y127        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.844 r  tickcount64_reg[8]_i_1__2/O[3]
                         net (fo=1, routed)           0.000     1.844    tickcount64_reg[8]_i_1__2_n_4
    SLICE_X11Y127        FDRE                                         r  tickcount64_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock net_clk rise edge)    0.000     0.000 r  
    J19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    J19                  IBUF (Prop_ibuf_I_O)         0.440     0.440 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.135    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.164 r  clk_IBUF_BUFG_inst/O
                         net (fo=2805, routed)        0.827     1.991    clk_IBUF_BUFG
    SLICE_X11Y127        FDRE                                         r  tickcount64_reg[11]/C

Slack:                    inf
  Source:                 tickcount64_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tickcount64_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.367ns  (logic 0.249ns (67.804%)  route 0.118ns (32.196%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.514ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock net_clk rise edge)    0.000     0.000 r  
    J19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    J19                  IBUF (Prop_ibuf_I_O)         0.252     0.252 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.893    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.919 r  clk_IBUF_BUFG_inst/O
                         net (fo=2805, routed)        0.560     1.478    clk_IBUF_BUFG
    SLICE_X11Y129        FDRE                                         r  tickcount64_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y129        FDRE (Prop_fdre_C_Q)         0.141     1.619 r  tickcount64_reg[19]/Q
                         net (fo=2, routed)           0.118     1.737    tickcount64_reg[19]
    SLICE_X11Y129        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.845 r  tickcount64_reg[16]_i_1__1/O[3]
                         net (fo=1, routed)           0.000     1.845    tickcount64_reg[16]_i_1__1_n_4
    SLICE_X11Y129        FDRE                                         r  tickcount64_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock net_clk rise edge)    0.000     0.000 r  
    J19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    J19                  IBUF (Prop_ibuf_I_O)         0.440     0.440 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.135    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.164 r  clk_IBUF_BUFG_inst/O
                         net (fo=2805, routed)        0.829     1.993    clk_IBUF_BUFG
    SLICE_X11Y129        FDRE                                         r  tickcount64_reg[19]/C

Slack:                    inf
  Source:                 tickcount64_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tickcount64_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.368ns  (logic 0.256ns (69.486%)  route 0.112ns (30.514%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.513ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock net_clk rise edge)    0.000     0.000 r  
    J19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    J19                  IBUF (Prop_ibuf_I_O)         0.252     0.252 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.893    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.919 r  clk_IBUF_BUFG_inst/O
                         net (fo=2805, routed)        0.559     1.477    clk_IBUF_BUFG
    SLICE_X11Y127        FDRE                                         r  tickcount64_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y127        FDRE (Prop_fdre_C_Q)         0.141     1.618 r  tickcount64_reg[8]/Q
                         net (fo=2, routed)           0.112     1.731    tickcount64_reg[8]
    SLICE_X11Y127        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.846 r  tickcount64_reg[8]_i_1__2/O[0]
                         net (fo=1, routed)           0.000     1.846    tickcount64_reg[8]_i_1__2_n_7
    SLICE_X11Y127        FDRE                                         r  tickcount64_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock net_clk rise edge)    0.000     0.000 r  
    J19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    J19                  IBUF (Prop_ibuf_I_O)         0.440     0.440 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.135    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.164 r  clk_IBUF_BUFG_inst/O
                         net (fo=2805, routed)        0.827     1.991    clk_IBUF_BUFG
    SLICE_X11Y127        FDRE                                         r  tickcount64_reg[8]/C

Slack:                    inf
  Source:                 tickcount64_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tickcount64_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.367ns  (logic 0.249ns (67.804%)  route 0.118ns (32.196%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.514ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock net_clk rise edge)    0.000     0.000 r  
    J19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    J19                  IBUF (Prop_ibuf_I_O)         0.252     0.252 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.893    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.919 r  clk_IBUF_BUFG_inst/O
                         net (fo=2805, routed)        0.561     1.479    clk_IBUF_BUFG
    SLICE_X11Y130        FDRE                                         r  tickcount64_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y130        FDRE (Prop_fdre_C_Q)         0.141     1.620 r  tickcount64_reg[23]/Q
                         net (fo=2, routed)           0.118     1.738    tickcount64_reg[23]
    SLICE_X11Y130        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.846 r  tickcount64_reg[20]_i_1__1/O[3]
                         net (fo=1, routed)           0.000     1.846    tickcount64_reg[20]_i_1__1_n_4
    SLICE_X11Y130        FDRE                                         r  tickcount64_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock net_clk rise edge)    0.000     0.000 r  
    J19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    J19                  IBUF (Prop_ibuf_I_O)         0.440     0.440 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.135    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.164 r  clk_IBUF_BUFG_inst/O
                         net (fo=2805, routed)        0.830     1.994    clk_IBUF_BUFG
    SLICE_X11Y130        FDRE                                         r  tickcount64_reg[23]/C

Slack:                    inf
  Source:                 tickcount64_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tickcount64_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.367ns  (logic 0.249ns (67.820%)  route 0.118ns (32.180%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.514ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.995ns
    Source Clock Delay      (SCD):    1.480ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock net_clk rise edge)    0.000     0.000 r  
    J19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    J19                  IBUF (Prop_ibuf_I_O)         0.252     0.252 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.893    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.919 r  clk_IBUF_BUFG_inst/O
                         net (fo=2805, routed)        0.562     1.480    clk_IBUF_BUFG
    SLICE_X11Y131        FDRE                                         r  tickcount64_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y131        FDRE (Prop_fdre_C_Q)         0.141     1.621 r  tickcount64_reg[27]/Q
                         net (fo=3, routed)           0.118     1.739    tickcount64_reg[27]
    SLICE_X11Y131        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.847 r  tickcount64_reg[24]_i_1__1/O[3]
                         net (fo=1, routed)           0.000     1.847    tickcount64_reg[24]_i_1__1_n_4
    SLICE_X11Y131        FDRE                                         r  tickcount64_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock net_clk rise edge)    0.000     0.000 r  
    J19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    J19                  IBUF (Prop_ibuf_I_O)         0.440     0.440 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.135    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.164 r  clk_IBUF_BUFG_inst/O
                         net (fo=2805, routed)        0.831     1.995    clk_IBUF_BUFG
    SLICE_X11Y131        FDRE                                         r  tickcount64_reg[27]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  net_ft601_clk
  To Clock:  net_clk

Max Delay            68 Endpoints
Min Delay            84 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 i_pcileech_com/tickcount64_com_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by net_ft601_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.329ns  (logic 1.796ns (41.490%)  route 2.533ns (58.510%))
  Logic Levels:           10  (CARRY4=8 LUT2=2)
  Clock Path Skew:        -0.271ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.308ns
    Source Clock Delay      (SCD):    4.579ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock net_ft601_clk rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  ft601_clk (IN)
                         net (fo=0)                   0.000     0.000    ft601_clk
    K18                  IBUF (Prop_ibuf_I_O)         1.419     1.419 r  ft601_clk_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.128    ft601_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.209 r  ft601_clk_IBUF_BUFG_inst/O
                         net (fo=6759, routed)        1.369     4.579    i_pcileech_com/CLK
    SLICE_X8Y141         FDRE                                         r  i_pcileech_com/tickcount64_com_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y141         FDRE (Prop_fdre_C_Q)         0.433     5.012 f  i_pcileech_com/tickcount64_com_reg[2]/Q
                         net (fo=2, routed)           0.949     5.961    i_pcileech_com/tickcount64_com_reg[2]
    SLICE_X9Y145         LUT2 (Prop_lut2_I0_O)        0.105     6.066 r  i_pcileech_com/rst1_carry_i_4/O
                         net (fo=1, routed)           0.000     6.066    i_pcileech_com/rst1_carry_i_4_n_0
    SLICE_X9Y145         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     6.523 r  i_pcileech_com/rst1_carry/CO[3]
                         net (fo=1, routed)           0.000     6.523    i_pcileech_com/rst1_carry_n_0
    SLICE_X9Y146         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.621 r  i_pcileech_com/rst1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.621    i_pcileech_com/rst1_carry__0_n_0
    SLICE_X9Y147         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.719 r  i_pcileech_com/rst1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.719    i_pcileech_com/rst1_carry__1_n_0
    SLICE_X9Y148         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.817 r  i_pcileech_com/rst1_carry__2/CO[3]
                         net (fo=1, routed)           0.000     6.817    i_pcileech_com/rst1_carry__2_n_0
    SLICE_X9Y149         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.915 r  i_pcileech_com/rst1_carry__3/CO[3]
                         net (fo=1, routed)           0.001     6.916    i_pcileech_com/rst1_carry__3_n_0
    SLICE_X9Y150         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.014 r  i_pcileech_com/rst1_carry__4/CO[3]
                         net (fo=1, routed)           0.000     7.014    i_pcileech_com/rst1_carry__4_n_0
    SLICE_X9Y151         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.112 r  i_pcileech_com/rst1_carry__5/CO[3]
                         net (fo=1, routed)           0.000     7.112    i_pcileech_com/rst1_carry__5_n_0
    SLICE_X9Y152         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.210 f  i_pcileech_com/rst1_carry__6/CO[3]
                         net (fo=1, routed)           1.072     8.281    i_pcileech_com/rst1
    SLICE_X10Y152        LUT2 (Prop_lut2_I0_O)        0.115     8.396 f  i_pcileech_com/i_fifo_64_64_clk2_comrx_i_1/O
                         net (fo=4, routed)           0.511     8.907    <hidden>
    SLICE_X10Y140        FDPE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock net_clk rise edge)    0.000     0.000 r  
    J19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    J19                  IBUF (Prop_ibuf_I_O)         1.350     1.350 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.620     2.970    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077     3.047 r  clk_IBUF_BUFG_inst/O
                         net (fo=2805, routed)        1.261     4.308    <hidden>
    SLICE_X10Y140        FDPE                                         r  <hidden>

Slack:                    inf
  Source:                 i_pcileech_com/tickcount64_com_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by net_ft601_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.329ns  (logic 1.796ns (41.490%)  route 2.533ns (58.510%))
  Logic Levels:           10  (CARRY4=8 LUT2=2)
  Clock Path Skew:        -0.271ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.308ns
    Source Clock Delay      (SCD):    4.579ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock net_ft601_clk rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  ft601_clk (IN)
                         net (fo=0)                   0.000     0.000    ft601_clk
    K18                  IBUF (Prop_ibuf_I_O)         1.419     1.419 r  ft601_clk_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.128    ft601_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.209 r  ft601_clk_IBUF_BUFG_inst/O
                         net (fo=6759, routed)        1.369     4.579    i_pcileech_com/CLK
    SLICE_X8Y141         FDRE                                         r  i_pcileech_com/tickcount64_com_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y141         FDRE (Prop_fdre_C_Q)         0.433     5.012 f  i_pcileech_com/tickcount64_com_reg[2]/Q
                         net (fo=2, routed)           0.949     5.961    i_pcileech_com/tickcount64_com_reg[2]
    SLICE_X9Y145         LUT2 (Prop_lut2_I0_O)        0.105     6.066 r  i_pcileech_com/rst1_carry_i_4/O
                         net (fo=1, routed)           0.000     6.066    i_pcileech_com/rst1_carry_i_4_n_0
    SLICE_X9Y145         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     6.523 r  i_pcileech_com/rst1_carry/CO[3]
                         net (fo=1, routed)           0.000     6.523    i_pcileech_com/rst1_carry_n_0
    SLICE_X9Y146         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.621 r  i_pcileech_com/rst1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.621    i_pcileech_com/rst1_carry__0_n_0
    SLICE_X9Y147         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.719 r  i_pcileech_com/rst1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.719    i_pcileech_com/rst1_carry__1_n_0
    SLICE_X9Y148         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.817 r  i_pcileech_com/rst1_carry__2/CO[3]
                         net (fo=1, routed)           0.000     6.817    i_pcileech_com/rst1_carry__2_n_0
    SLICE_X9Y149         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.915 r  i_pcileech_com/rst1_carry__3/CO[3]
                         net (fo=1, routed)           0.001     6.916    i_pcileech_com/rst1_carry__3_n_0
    SLICE_X9Y150         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.014 r  i_pcileech_com/rst1_carry__4/CO[3]
                         net (fo=1, routed)           0.000     7.014    i_pcileech_com/rst1_carry__4_n_0
    SLICE_X9Y151         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.112 r  i_pcileech_com/rst1_carry__5/CO[3]
                         net (fo=1, routed)           0.000     7.112    i_pcileech_com/rst1_carry__5_n_0
    SLICE_X9Y152         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.210 f  i_pcileech_com/rst1_carry__6/CO[3]
                         net (fo=1, routed)           1.072     8.281    i_pcileech_com/rst1
    SLICE_X10Y152        LUT2 (Prop_lut2_I0_O)        0.115     8.396 f  i_pcileech_com/i_fifo_64_64_clk2_comrx_i_1/O
                         net (fo=4, routed)           0.511     8.907    <hidden>
    SLICE_X10Y140        FDPE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock net_clk rise edge)    0.000     0.000 r  
    J19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    J19                  IBUF (Prop_ibuf_I_O)         1.350     1.350 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.620     2.970    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077     3.047 r  clk_IBUF_BUFG_inst/O
                         net (fo=2805, routed)        1.261     4.308    <hidden>
    SLICE_X10Y140        FDPE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell RAMD32 clocked by net_ft601_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDCE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.197ns  (logic 1.100ns (50.074%)  route 1.097ns (49.926%))
  Logic Levels:           0  
  Clock Path Skew:        -0.354ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.459ns
    Source Clock Delay      (SCD):    4.812ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock net_ft601_clk rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  ft601_clk (IN)
                         net (fo=0)                   0.000     0.000    ft601_clk
    K18                  IBUF (Prop_ibuf_I_O)         1.419     1.419 r  ft601_clk_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.128    ft601_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.209 r  ft601_clk_IBUF_BUFG_inst/O
                         net (fo=6759, routed)        1.603     4.812    <hidden>
    SLICE_X6Y151         RAMD32                                       r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y151         RAMD32 (Prop_ramd32_CLK_O)
                                                      1.100     5.912 r  <hidden>
                         net (fo=1, routed)           1.097     7.009    <hidden>
    SLICE_X18Y164        FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock net_clk rise edge)    0.000     0.000 r  
    J19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    J19                  IBUF (Prop_ibuf_I_O)         1.350     1.350 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.620     2.970    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077     3.047 r  clk_IBUF_BUFG_inst/O
                         net (fo=2805, routed)        1.412     4.459    <hidden>
    SLICE_X18Y164        FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell RAMD32 clocked by net_ft601_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDCE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.205ns  (logic 1.109ns (50.287%)  route 1.096ns (49.713%))
  Logic Levels:           0  
  Clock Path Skew:        -0.289ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.456ns
    Source Clock Delay      (SCD):    4.744ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock net_ft601_clk rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  ft601_clk (IN)
                         net (fo=0)                   0.000     0.000    ft601_clk
    K18                  IBUF (Prop_ibuf_I_O)         1.419     1.419 r  ft601_clk_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.128    ft601_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.209 r  ft601_clk_IBUF_BUFG_inst/O
                         net (fo=6759, routed)        1.535     4.744    <hidden>
    SLICE_X12Y151        RAMD32                                       r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y151        RAMD32 (Prop_ramd32_CLK_O)
                                                      1.109     5.853 r  <hidden>
                         net (fo=1, routed)           1.096     6.950    <hidden>
    SLICE_X25Y165        FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock net_clk rise edge)    0.000     0.000 r  
    J19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    J19                  IBUF (Prop_ibuf_I_O)         1.350     1.350 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.620     2.970    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077     3.047 r  clk_IBUF_BUFG_inst/O
                         net (fo=2805, routed)        1.409     4.456    <hidden>
    SLICE_X25Y165        FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell RAMD32 clocked by net_ft601_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDCE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.326ns  (logic 1.087ns (46.730%)  route 1.239ns (53.270%))
  Logic Levels:           0  
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.456ns
    Source Clock Delay      (SCD):    4.582ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock net_ft601_clk rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  ft601_clk (IN)
                         net (fo=0)                   0.000     0.000    ft601_clk
    K18                  IBUF (Prop_ibuf_I_O)         1.419     1.419 r  ft601_clk_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.128    ft601_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.209 r  ft601_clk_IBUF_BUFG_inst/O
                         net (fo=6759, routed)        1.372     4.582    <hidden>
    SLICE_X12Y148        RAMD32                                       r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y148        RAMD32 (Prop_ramd32_CLK_O)
                                                      1.087     5.669 r  <hidden>
                         net (fo=1, routed)           1.239     6.908    <hidden>
    SLICE_X27Y165        FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock net_clk rise edge)    0.000     0.000 r  
    J19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    J19                  IBUF (Prop_ibuf_I_O)         1.350     1.350 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.620     2.970    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077     3.047 r  clk_IBUF_BUFG_inst/O
                         net (fo=2805, routed)        1.409     4.456    <hidden>
    SLICE_X27Y165        FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell RAMD32 clocked by net_ft601_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDCE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.077ns  (logic 1.087ns (52.330%)  route 0.990ns (47.670%))
  Logic Levels:           0  
  Clock Path Skew:        -0.289ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.456ns
    Source Clock Delay      (SCD):    4.744ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock net_ft601_clk rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  ft601_clk (IN)
                         net (fo=0)                   0.000     0.000    ft601_clk
    K18                  IBUF (Prop_ibuf_I_O)         1.419     1.419 r  ft601_clk_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.128    ft601_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.209 r  ft601_clk_IBUF_BUFG_inst/O
                         net (fo=6759, routed)        1.535     4.744    <hidden>
    SLICE_X12Y151        RAMD32                                       r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y151        RAMD32 (Prop_ramd32_CLK_O)
                                                      1.087     5.831 r  <hidden>
                         net (fo=1, routed)           0.990     6.822    <hidden>
    SLICE_X25Y165        FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock net_clk rise edge)    0.000     0.000 r  
    J19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    J19                  IBUF (Prop_ibuf_I_O)         1.350     1.350 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.620     2.970    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077     3.047 r  clk_IBUF_BUFG_inst/O
                         net (fo=2805, routed)        1.409     4.456    <hidden>
    SLICE_X25Y165        FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell RAMD32 clocked by net_ft601_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDCE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.071ns  (logic 1.081ns (52.193%)  route 0.990ns (47.807%))
  Logic Levels:           0  
  Clock Path Skew:        -0.287ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.459ns
    Source Clock Delay      (SCD):    4.745ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock net_ft601_clk rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  ft601_clk (IN)
                         net (fo=0)                   0.000     0.000    ft601_clk
    K18                  IBUF (Prop_ibuf_I_O)         1.419     1.419 r  ft601_clk_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.128    ft601_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.209 r  ft601_clk_IBUF_BUFG_inst/O
                         net (fo=6759, routed)        1.536     4.745    <hidden>
    SLICE_X10Y151        RAMD32                                       r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y151        RAMD32 (Prop_ramd32_CLK_O)
                                                      1.081     5.826 r  <hidden>
                         net (fo=1, routed)           0.990     6.816    <hidden>
    SLICE_X18Y164        FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock net_clk rise edge)    0.000     0.000 r  
    J19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    J19                  IBUF (Prop_ibuf_I_O)         1.350     1.350 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.620     2.970    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077     3.047 r  clk_IBUF_BUFG_inst/O
                         net (fo=2805, routed)        1.412     4.459    <hidden>
    SLICE_X18Y164        FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell RAMD32 clocked by net_ft601_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDCE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.066ns  (logic 1.087ns (52.612%)  route 0.979ns (47.388%))
  Logic Levels:           0  
  Clock Path Skew:        -0.282ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.463ns
    Source Clock Delay      (SCD):    4.744ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock net_ft601_clk rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  ft601_clk (IN)
                         net (fo=0)                   0.000     0.000    ft601_clk
    K18                  IBUF (Prop_ibuf_I_O)         1.419     1.419 r  ft601_clk_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.128    ft601_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.209 r  ft601_clk_IBUF_BUFG_inst/O
                         net (fo=6759, routed)        1.535     4.744    <hidden>
    SLICE_X14Y151        RAMD32                                       r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y151        RAMD32 (Prop_ramd32_CLK_O)
                                                      1.087     5.831 r  <hidden>
                         net (fo=1, routed)           0.979     6.810    <hidden>
    SLICE_X13Y158        FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock net_clk rise edge)    0.000     0.000 r  
    J19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    J19                  IBUF (Prop_ibuf_I_O)         1.350     1.350 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.620     2.970    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077     3.047 r  clk_IBUF_BUFG_inst/O
                         net (fo=2805, routed)        1.416     4.463    <hidden>
    SLICE_X13Y158        FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell RAMD32 clocked by net_ft601_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDCE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.199ns  (logic 1.087ns (49.426%)  route 1.112ns (50.574%))
  Logic Levels:           0  
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.456ns
    Source Clock Delay      (SCD):    4.582ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock net_ft601_clk rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  ft601_clk (IN)
                         net (fo=0)                   0.000     0.000    ft601_clk
    K18                  IBUF (Prop_ibuf_I_O)         1.419     1.419 r  ft601_clk_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.128    ft601_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.209 r  ft601_clk_IBUF_BUFG_inst/O
                         net (fo=6759, routed)        1.372     4.582    <hidden>
    SLICE_X12Y149        RAMD32                                       r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y149        RAMD32 (Prop_ramd32_CLK_O)
                                                      1.087     5.669 r  <hidden>
                         net (fo=1, routed)           1.112     6.781    <hidden>
    SLICE_X27Y165        FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock net_clk rise edge)    0.000     0.000 r  
    J19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    J19                  IBUF (Prop_ibuf_I_O)         1.350     1.350 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.620     2.970    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077     3.047 r  clk_IBUF_BUFG_inst/O
                         net (fo=2805, routed)        1.409     4.456    <hidden>
    SLICE_X27Y165        FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell RAMD32 clocked by net_ft601_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDCE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.190ns  (logic 1.081ns (49.367%)  route 1.109ns (50.633%))
  Logic Levels:           0  
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.461ns
    Source Clock Delay      (SCD):    4.582ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock net_ft601_clk rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  ft601_clk (IN)
                         net (fo=0)                   0.000     0.000    ft601_clk
    K18                  IBUF (Prop_ibuf_I_O)         1.419     1.419 r  ft601_clk_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.128    ft601_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.209 r  ft601_clk_IBUF_BUFG_inst/O
                         net (fo=6759, routed)        1.372     4.582    <hidden>
    SLICE_X12Y148        RAMD32                                       r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y148        RAMD32 (Prop_ramd32_CLK_O)
                                                      1.081     5.663 r  <hidden>
                         net (fo=1, routed)           1.109     6.771    <hidden>
    SLICE_X13Y162        FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock net_clk rise edge)    0.000     0.000 r  
    J19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    J19                  IBUF (Prop_ibuf_I_O)         1.350     1.350 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.620     2.970    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077     3.047 r  clk_IBUF_BUFG_inst/O
                         net (fo=2805, routed)        1.414     4.461    <hidden>
    SLICE_X13Y162        FDCE                                         r  <hidden>





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by net_ft601_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.294ns  (logic 0.128ns (43.554%)  route 0.166ns (56.446%))
  Logic Levels:           0  
  Clock Path Skew:        0.518ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.105ns
    Source Clock Delay      (SCD):    1.587ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock net_ft601_clk rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  ft601_clk (IN)
                         net (fo=0)                   0.000     0.000    ft601_clk
    K18                  IBUF (Prop_ibuf_I_O)         0.256     0.256 r  ft601_clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.896    ft601_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.922 r  ft601_clk_IBUF_BUFG_inst/O
                         net (fo=6759, routed)        0.665     1.587    <hidden>
    SLICE_X81Y153        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y153        FDRE (Prop_fdre_C_Q)         0.128     1.715 r  <hidden>
                         net (fo=1, routed)           0.166     1.881    <hidden>
    SLICE_X81Y156        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock net_clk rise edge)    0.000     0.000 r  
    J19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    J19                  IBUF (Prop_ibuf_I_O)         0.440     0.440 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.135    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.164 r  clk_IBUF_BUFG_inst/O
                         net (fo=2805, routed)        0.941     2.105    <hidden>
    SLICE_X81Y156        FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by net_ft601_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.303ns  (logic 0.141ns (46.496%)  route 0.162ns (53.504%))
  Logic Levels:           0  
  Clock Path Skew:        0.516ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.099ns
    Source Clock Delay      (SCD):    1.583ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock net_ft601_clk rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  ft601_clk (IN)
                         net (fo=0)                   0.000     0.000    ft601_clk
    K18                  IBUF (Prop_ibuf_I_O)         0.256     0.256 r  ft601_clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.896    ft601_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.922 r  ft601_clk_IBUF_BUFG_inst/O
                         net (fo=6759, routed)        0.661     1.583    <hidden>
    SLICE_X77Y163        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y163        FDRE (Prop_fdre_C_Q)         0.141     1.724 r  <hidden>
                         net (fo=1, routed)           0.162     1.887    <hidden>
    SLICE_X77Y164        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock net_clk rise edge)    0.000     0.000 r  
    J19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    J19                  IBUF (Prop_ibuf_I_O)         0.440     0.440 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.135    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.164 r  clk_IBUF_BUFG_inst/O
                         net (fo=2805, routed)        0.935     2.099    <hidden>
    SLICE_X77Y164        FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by net_ft601_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.294ns  (logic 0.128ns (43.546%)  route 0.166ns (56.454%))
  Logic Levels:           0  
  Clock Path Skew:        0.518ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.120ns
    Source Clock Delay      (SCD):    1.602ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock net_ft601_clk rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  ft601_clk (IN)
                         net (fo=0)                   0.000     0.000    ft601_clk
    K18                  IBUF (Prop_ibuf_I_O)         0.256     0.256 r  ft601_clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.896    ft601_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.922 r  ft601_clk_IBUF_BUFG_inst/O
                         net (fo=6759, routed)        0.680     1.602    <hidden>
    SLICE_X5Y152         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y152         FDRE (Prop_fdre_C_Q)         0.128     1.730 r  <hidden>
                         net (fo=1, routed)           0.166     1.896    <hidden>
    SLICE_X5Y155         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock net_clk rise edge)    0.000     0.000 r  
    J19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    J19                  IBUF (Prop_ibuf_I_O)         0.440     0.440 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.135    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.164 r  clk_IBUF_BUFG_inst/O
                         net (fo=2805, routed)        0.956     2.120    <hidden>
    SLICE_X5Y155         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by net_ft601_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.304ns  (logic 0.141ns (46.421%)  route 0.163ns (53.579%))
  Logic Levels:           0  
  Clock Path Skew:        0.519ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.120ns
    Source Clock Delay      (SCD):    1.601ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock net_ft601_clk rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  ft601_clk (IN)
                         net (fo=0)                   0.000     0.000    ft601_clk
    K18                  IBUF (Prop_ibuf_I_O)         0.256     0.256 r  ft601_clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.896    ft601_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.922 r  ft601_clk_IBUF_BUFG_inst/O
                         net (fo=6759, routed)        0.679     1.601    <hidden>
    SLICE_X5Y154         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y154         FDRE (Prop_fdre_C_Q)         0.141     1.742 r  <hidden>
                         net (fo=1, routed)           0.163     1.905    <hidden>
    SLICE_X5Y155         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock net_clk rise edge)    0.000     0.000 r  
    J19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    J19                  IBUF (Prop_ibuf_I_O)         0.440     0.440 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.135    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.164 r  clk_IBUF_BUFG_inst/O
                         net (fo=2805, routed)        0.956     2.120    <hidden>
    SLICE_X5Y155         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by net_ft601_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.307ns  (logic 0.141ns (45.944%)  route 0.166ns (54.056%))
  Logic Levels:           0  
  Clock Path Skew:        0.519ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.120ns
    Source Clock Delay      (SCD):    1.601ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock net_ft601_clk rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  ft601_clk (IN)
                         net (fo=0)                   0.000     0.000    ft601_clk
    K18                  IBUF (Prop_ibuf_I_O)         0.256     0.256 r  ft601_clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.896    ft601_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.922 r  ft601_clk_IBUF_BUFG_inst/O
                         net (fo=6759, routed)        0.679     1.601    <hidden>
    SLICE_X4Y154         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y154         FDRE (Prop_fdre_C_Q)         0.141     1.742 r  <hidden>
                         net (fo=1, routed)           0.166     1.908    <hidden>
    SLICE_X4Y155         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock net_clk rise edge)    0.000     0.000 r  
    J19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    J19                  IBUF (Prop_ibuf_I_O)         0.440     0.440 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.135    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.164 r  clk_IBUF_BUFG_inst/O
                         net (fo=2805, routed)        0.956     2.120    <hidden>
    SLICE_X4Y155         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by net_ft601_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.321ns  (logic 0.128ns (39.895%)  route 0.193ns (60.105%))
  Logic Levels:           0  
  Clock Path Skew:        0.515ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.103ns
    Source Clock Delay      (SCD):    1.588ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock net_ft601_clk rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  ft601_clk (IN)
                         net (fo=0)                   0.000     0.000    ft601_clk
    K18                  IBUF (Prop_ibuf_I_O)         0.256     0.256 r  ft601_clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.896    ft601_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.922 r  ft601_clk_IBUF_BUFG_inst/O
                         net (fo=6759, routed)        0.666     1.588    <hidden>
    SLICE_X77Y152        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y152        FDRE (Prop_fdre_C_Q)         0.128     1.716 r  <hidden>
                         net (fo=1, routed)           0.193     1.909    <hidden>
    SLICE_X77Y157        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock net_clk rise edge)    0.000     0.000 r  
    J19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    J19                  IBUF (Prop_ibuf_I_O)         0.440     0.440 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.135    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.164 r  clk_IBUF_BUFG_inst/O
                         net (fo=2805, routed)        0.939     2.103    <hidden>
    SLICE_X77Y157        FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by net_ft601_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.322ns  (logic 0.128ns (39.732%)  route 0.194ns (60.268%))
  Logic Levels:           0  
  Clock Path Skew:        0.518ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.105ns
    Source Clock Delay      (SCD):    1.587ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock net_ft601_clk rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  ft601_clk (IN)
                         net (fo=0)                   0.000     0.000    ft601_clk
    K18                  IBUF (Prop_ibuf_I_O)         0.256     0.256 r  ft601_clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.896    ft601_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.922 r  ft601_clk_IBUF_BUFG_inst/O
                         net (fo=6759, routed)        0.665     1.587    <hidden>
    SLICE_X81Y154        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y154        FDRE (Prop_fdre_C_Q)         0.128     1.715 r  <hidden>
                         net (fo=1, routed)           0.194     1.910    <hidden>
    SLICE_X81Y155        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock net_clk rise edge)    0.000     0.000 r  
    J19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    J19                  IBUF (Prop_ibuf_I_O)         0.440     0.440 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.135    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.164 r  clk_IBUF_BUFG_inst/O
                         net (fo=2805, routed)        0.941     2.105    <hidden>
    SLICE_X81Y155        FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by net_ft601_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.323ns  (logic 0.141ns (43.636%)  route 0.182ns (56.364%))
  Logic Levels:           0  
  Clock Path Skew:        0.518ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.105ns
    Source Clock Delay      (SCD):    1.587ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock net_ft601_clk rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  ft601_clk (IN)
                         net (fo=0)                   0.000     0.000    ft601_clk
    K18                  IBUF (Prop_ibuf_I_O)         0.256     0.256 r  ft601_clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.896    ft601_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.922 r  ft601_clk_IBUF_BUFG_inst/O
                         net (fo=6759, routed)        0.665     1.587    <hidden>
    SLICE_X81Y154        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y154        FDRE (Prop_fdre_C_Q)         0.141     1.728 r  <hidden>
                         net (fo=1, routed)           0.182     1.910    <hidden>
    SLICE_X81Y156        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock net_clk rise edge)    0.000     0.000 r  
    J19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    J19                  IBUF (Prop_ibuf_I_O)         0.440     0.440 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.135    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.164 r  clk_IBUF_BUFG_inst/O
                         net (fo=2805, routed)        0.941     2.105    <hidden>
    SLICE_X81Y156        FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by net_ft601_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.344ns  (logic 0.128ns (37.198%)  route 0.216ns (62.802%))
  Logic Levels:           0  
  Clock Path Skew:        0.518ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.105ns
    Source Clock Delay      (SCD):    1.587ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock net_ft601_clk rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  ft601_clk (IN)
                         net (fo=0)                   0.000     0.000    ft601_clk
    K18                  IBUF (Prop_ibuf_I_O)         0.256     0.256 r  ft601_clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.896    ft601_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.922 r  ft601_clk_IBUF_BUFG_inst/O
                         net (fo=6759, routed)        0.665     1.587    <hidden>
    SLICE_X81Y154        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y154        FDRE (Prop_fdre_C_Q)         0.128     1.715 r  <hidden>
                         net (fo=1, routed)           0.216     1.931    <hidden>
    SLICE_X79Y156        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock net_clk rise edge)    0.000     0.000 r  
    J19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    J19                  IBUF (Prop_ibuf_I_O)         0.440     0.440 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.135    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.164 r  clk_IBUF_BUFG_inst/O
                         net (fo=2805, routed)        0.941     2.105    <hidden>
    SLICE_X79Y156        FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by net_ft601_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.366ns  (logic 0.141ns (38.514%)  route 0.225ns (61.486%))
  Logic Levels:           0  
  Clock Path Skew:        0.518ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.105ns
    Source Clock Delay      (SCD):    1.587ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock net_ft601_clk rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  ft601_clk (IN)
                         net (fo=0)                   0.000     0.000    ft601_clk
    K18                  IBUF (Prop_ibuf_I_O)         0.256     0.256 r  ft601_clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.896    ft601_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.922 r  ft601_clk_IBUF_BUFG_inst/O
                         net (fo=6759, routed)        0.665     1.587    <hidden>
    SLICE_X81Y153        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y153        FDRE (Prop_fdre_C_Q)         0.141     1.728 r  <hidden>
                         net (fo=1, routed)           0.225     1.953    <hidden>
    SLICE_X79Y156        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock net_clk rise edge)    0.000     0.000 r  
    J19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    J19                  IBUF (Prop_ibuf_I_O)         0.440     0.440 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.135    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.164 r  clk_IBUF_BUFG_inst/O
                         net (fo=2805, routed)        0.941     2.105    <hidden>
    SLICE_X79Y156        FDRE                                         r  <hidden>





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  net_ft601_clk

Max Delay             4 Endpoints
Min Delay             4 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 user_sw2_n
                            (input port)
  Destination:            <hidden>
                            (recovery check against rising-edge clock net_ft601_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        10.373ns  (logic 1.532ns (14.773%)  route 8.840ns (85.227%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.492ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.492ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F20                                               0.000     0.000 r  user_sw2_n (IN)
                         net (fo=0)                   0.000     0.000    user_sw2_n
    F20                  IBUF (Prop_ibuf_I_O)         1.427     1.427 r  user_sw2_n_IBUF_inst/O
                         net (fo=66, routed)          1.888     3.315    i_pcileech_com/i_pcileech_ft601/clear
    SLICE_X10Y140        LUT2 (Prop_lut2_I1_O)        0.105     3.420 f  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_1/O
                         net (fo=991, routed)         6.953    10.373    <hidden>
    SLICE_X77Y165        FDPE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock net_ft601_clk rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  ft601_clk (IN)
                         net (fo=0)                   0.000     0.000    ft601_clk
    K18                  IBUF (Prop_ibuf_I_O)         1.353     1.353 r  ft601_clk_IBUF_inst/O
                         net (fo=1, routed)           1.620     2.974    ft601_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     3.051 r  ft601_clk_IBUF_BUFG_inst/O
                         net (fo=6759, routed)        1.442     4.492    <hidden>
    SLICE_X77Y165        FDPE                                         r  <hidden>

Slack:                    inf
  Source:                 user_sw2_n
                            (input port)
  Destination:            <hidden>
                            (recovery check against rising-edge clock net_ft601_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        10.373ns  (logic 1.532ns (14.773%)  route 8.840ns (85.227%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.492ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.492ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F20                                               0.000     0.000 r  user_sw2_n (IN)
                         net (fo=0)                   0.000     0.000    user_sw2_n
    F20                  IBUF (Prop_ibuf_I_O)         1.427     1.427 r  user_sw2_n_IBUF_inst/O
                         net (fo=66, routed)          1.888     3.315    i_pcileech_com/i_pcileech_ft601/clear
    SLICE_X10Y140        LUT2 (Prop_lut2_I1_O)        0.105     3.420 f  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_1/O
                         net (fo=991, routed)         6.953    10.373    <hidden>
    SLICE_X77Y165        FDPE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock net_ft601_clk rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  ft601_clk (IN)
                         net (fo=0)                   0.000     0.000    ft601_clk
    K18                  IBUF (Prop_ibuf_I_O)         1.353     1.353 r  ft601_clk_IBUF_inst/O
                         net (fo=1, routed)           1.620     2.974    ft601_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     3.051 r  ft601_clk_IBUF_BUFG_inst/O
                         net (fo=6759, routed)        1.442     4.492    <hidden>
    SLICE_X77Y165        FDPE                                         r  <hidden>

Slack:                    inf
  Source:                 user_sw2_n
                            (input port)
  Destination:            <hidden>
                            (recovery check against rising-edge clock net_ft601_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.461ns  (logic 1.637ns (29.984%)  route 3.823ns (70.016%))
  Logic Levels:           3  (IBUF=1 LUT2=2)
  Clock Path Skew:        4.312ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.312ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F20                                               0.000     0.000 r  user_sw2_n (IN)
                         net (fo=0)                   0.000     0.000    user_sw2_n
    F20                  IBUF (Prop_ibuf_I_O)         1.427     1.427 r  user_sw2_n_IBUF_inst/O
                         net (fo=66, routed)          1.888     3.315    i_pcileech_com/i_pcileech_ft601/clear
    SLICE_X10Y140        LUT2 (Prop_lut2_I1_O)        0.105     3.420 f  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_1/O
                         net (fo=991, routed)         1.158     4.578    i_pcileech_com/rst
    SLICE_X10Y152        LUT2 (Prop_lut2_I1_O)        0.105     4.683 f  i_pcileech_com/i_fifo_64_64_clk2_comrx_i_1/O
                         net (fo=4, routed)           0.778     5.461    <hidden>
    SLICE_X8Y140         FDPE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock net_ft601_clk rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  ft601_clk (IN)
                         net (fo=0)                   0.000     0.000    ft601_clk
    K18                  IBUF (Prop_ibuf_I_O)         1.353     1.353 r  ft601_clk_IBUF_inst/O
                         net (fo=1, routed)           1.620     2.974    ft601_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     3.051 r  ft601_clk_IBUF_BUFG_inst/O
                         net (fo=6759, routed)        1.261     4.312    <hidden>
    SLICE_X8Y140         FDPE                                         r  <hidden>

Slack:                    inf
  Source:                 user_sw2_n
                            (input port)
  Destination:            <hidden>
                            (recovery check against rising-edge clock net_ft601_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.461ns  (logic 1.637ns (29.984%)  route 3.823ns (70.016%))
  Logic Levels:           3  (IBUF=1 LUT2=2)
  Clock Path Skew:        4.312ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.312ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F20                                               0.000     0.000 r  user_sw2_n (IN)
                         net (fo=0)                   0.000     0.000    user_sw2_n
    F20                  IBUF (Prop_ibuf_I_O)         1.427     1.427 r  user_sw2_n_IBUF_inst/O
                         net (fo=66, routed)          1.888     3.315    i_pcileech_com/i_pcileech_ft601/clear
    SLICE_X10Y140        LUT2 (Prop_lut2_I1_O)        0.105     3.420 f  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_1/O
                         net (fo=991, routed)         1.158     4.578    i_pcileech_com/rst
    SLICE_X10Y152        LUT2 (Prop_lut2_I1_O)        0.105     4.683 f  i_pcileech_com/i_fifo_64_64_clk2_comrx_i_1/O
                         net (fo=4, routed)           0.778     5.461    <hidden>
    SLICE_X8Y140         FDPE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock net_ft601_clk rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  ft601_clk (IN)
                         net (fo=0)                   0.000     0.000    ft601_clk
    K18                  IBUF (Prop_ibuf_I_O)         1.353     1.353 r  ft601_clk_IBUF_inst/O
                         net (fo=1, routed)           1.620     2.974    ft601_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     3.051 r  ft601_clk_IBUF_BUFG_inst/O
                         net (fo=6759, routed)        1.261     4.312    <hidden>
    SLICE_X8Y140         FDPE                                         r  <hidden>





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 user_sw2_n
                            (input port)
  Destination:            <hidden>
                            (removal check against rising-edge clock net_ft601_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.275ns  (logic 0.357ns (15.698%)  route 1.917ns (84.302%))
  Logic Levels:           3  (IBUF=1 LUT2=2)
  Clock Path Skew:        2.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F20                                               0.000     0.000 r  user_sw2_n (IN)
                         net (fo=0)                   0.000     0.000    user_sw2_n
    F20                  IBUF (Prop_ibuf_I_O)         0.264     0.264 r  user_sw2_n_IBUF_inst/O
                         net (fo=66, routed)          0.944     1.208    i_pcileech_com/i_pcileech_ft601/clear
    SLICE_X10Y140        LUT2 (Prop_lut2_I1_O)        0.045     1.253 f  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_1/O
                         net (fo=991, routed)         0.612     1.865    i_pcileech_com/rst
    SLICE_X10Y152        LUT2 (Prop_lut2_I1_O)        0.048     1.913 f  i_pcileech_com/i_fifo_64_64_clk2_comrx_i_1/O
                         net (fo=4, routed)           0.362     2.275    <hidden>
    SLICE_X8Y140         FDPE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock net_ft601_clk rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  ft601_clk (IN)
                         net (fo=0)                   0.000     0.000    ft601_clk
    K18                  IBUF (Prop_ibuf_I_O)         0.444     0.444 r  ft601_clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.139    ft601_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.168 r  ft601_clk_IBUF_BUFG_inst/O
                         net (fo=6759, routed)        0.839     2.006    <hidden>
    SLICE_X8Y140         FDPE                                         r  <hidden>

Slack:                    inf
  Source:                 user_sw2_n
                            (input port)
  Destination:            <hidden>
                            (removal check against rising-edge clock net_ft601_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.275ns  (logic 0.357ns (15.698%)  route 1.917ns (84.302%))
  Logic Levels:           3  (IBUF=1 LUT2=2)
  Clock Path Skew:        2.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F20                                               0.000     0.000 r  user_sw2_n (IN)
                         net (fo=0)                   0.000     0.000    user_sw2_n
    F20                  IBUF (Prop_ibuf_I_O)         0.264     0.264 r  user_sw2_n_IBUF_inst/O
                         net (fo=66, routed)          0.944     1.208    i_pcileech_com/i_pcileech_ft601/clear
    SLICE_X10Y140        LUT2 (Prop_lut2_I1_O)        0.045     1.253 f  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_1/O
                         net (fo=991, routed)         0.612     1.865    i_pcileech_com/rst
    SLICE_X10Y152        LUT2 (Prop_lut2_I1_O)        0.048     1.913 f  i_pcileech_com/i_fifo_64_64_clk2_comrx_i_1/O
                         net (fo=4, routed)           0.362     2.275    <hidden>
    SLICE_X8Y140         FDPE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock net_ft601_clk rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  ft601_clk (IN)
                         net (fo=0)                   0.000     0.000    ft601_clk
    K18                  IBUF (Prop_ibuf_I_O)         0.444     0.444 r  ft601_clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.139    ft601_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.168 r  ft601_clk_IBUF_BUFG_inst/O
                         net (fo=6759, routed)        0.839     2.006    <hidden>
    SLICE_X8Y140         FDPE                                         r  <hidden>

Slack:                    inf
  Source:                 user_sw2_n
                            (input port)
  Destination:            <hidden>
                            (removal check against rising-edge clock net_ft601_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        4.860ns  (logic 0.309ns (6.360%)  route 4.550ns (93.640%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        2.102ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.102ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F20                                               0.000     0.000 r  user_sw2_n (IN)
                         net (fo=0)                   0.000     0.000    user_sw2_n
    F20                  IBUF (Prop_ibuf_I_O)         0.264     0.264 r  user_sw2_n_IBUF_inst/O
                         net (fo=66, routed)          0.944     1.208    i_pcileech_com/i_pcileech_ft601/clear
    SLICE_X10Y140        LUT2 (Prop_lut2_I1_O)        0.045     1.253 f  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_1/O
                         net (fo=991, routed)         3.607     4.860    <hidden>
    SLICE_X77Y165        FDPE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock net_ft601_clk rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  ft601_clk (IN)
                         net (fo=0)                   0.000     0.000    ft601_clk
    K18                  IBUF (Prop_ibuf_I_O)         0.444     0.444 r  ft601_clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.139    ft601_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.168 r  ft601_clk_IBUF_BUFG_inst/O
                         net (fo=6759, routed)        0.934     2.102    <hidden>
    SLICE_X77Y165        FDPE                                         r  <hidden>

Slack:                    inf
  Source:                 user_sw2_n
                            (input port)
  Destination:            <hidden>
                            (removal check against rising-edge clock net_ft601_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        4.860ns  (logic 0.309ns (6.360%)  route 4.550ns (93.640%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        2.102ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.102ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F20                                               0.000     0.000 r  user_sw2_n (IN)
                         net (fo=0)                   0.000     0.000    user_sw2_n
    F20                  IBUF (Prop_ibuf_I_O)         0.264     0.264 r  user_sw2_n_IBUF_inst/O
                         net (fo=66, routed)          0.944     1.208    i_pcileech_com/i_pcileech_ft601/clear
    SLICE_X10Y140        LUT2 (Prop_lut2_I1_O)        0.045     1.253 f  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_1/O
                         net (fo=991, routed)         3.607     4.860    <hidden>
    SLICE_X77Y165        FDPE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock net_ft601_clk rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  ft601_clk (IN)
                         net (fo=0)                   0.000     0.000    ft601_clk
    K18                  IBUF (Prop_ibuf_I_O)         0.444     0.444 r  ft601_clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.139    ft601_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.168 r  ft601_clk_IBUF_BUFG_inst/O
                         net (fo=6759, routed)        0.934     2.102    <hidden>
    SLICE_X77Y165        FDPE                                         r  <hidden>





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  net_clk
  To Clock:  net_ft601_clk

Max Delay          1491 Endpoints
Min Delay          1507 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 tickcount64_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_pcileech_com/i_pcileech_ft601/FT601_DATA_OUT_reg[0][28]/D
                            (rising edge-triggered cell FDRE clocked by net_ft601_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        18.668ns  (logic 2.639ns (14.137%)  route 16.029ns (85.863%))
  Logic Levels:           14  (CARRY4=8 LUT2=3 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.357ns
    Source Clock Delay      (SCD):    4.562ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock net_clk rise edge)    0.000     0.000 r  
    J19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    J19                  IBUF (Prop_ibuf_I_O)         1.416     1.416 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.124    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081     3.205 r  clk_IBUF_BUFG_inst/O
                         net (fo=2805, routed)        1.356     4.562    clk_IBUF_BUFG
    SLICE_X11Y127        FDRE                                         r  tickcount64_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y127        FDRE (Prop_fdre_C_Q)         0.379     4.941 f  tickcount64_reg[8]/Q
                         net (fo=2, routed)           0.863     5.804    i_pcileech_com/i_pcileech_ft601/tickcount64_reg[2]
    SLICE_X10Y130        LUT2 (Prop_lut2_I0_O)        0.105     5.909 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_106/O
                         net (fo=1, routed)           0.000     5.909    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_106_n_0
    SLICE_X10Y130        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444     6.353 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_98/CO[3]
                         net (fo=1, routed)           0.000     6.353    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_98_n_0
    SLICE_X10Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.453 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_93/CO[3]
                         net (fo=1, routed)           0.000     6.453    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_93_n_0
    SLICE_X10Y132        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.553 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_88/CO[3]
                         net (fo=1, routed)           0.000     6.553    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_88_n_0
    SLICE_X10Y133        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.653 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_83/CO[3]
                         net (fo=1, routed)           0.000     6.653    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_83_n_0
    SLICE_X10Y134        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.753 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_78/CO[3]
                         net (fo=1, routed)           0.000     6.753    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_78_n_0
    SLICE_X10Y135        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.853 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_73/CO[3]
                         net (fo=1, routed)           0.000     6.853    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_73_n_0
    SLICE_X10Y136        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.953 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_71/CO[3]
                         net (fo=1, routed)           0.000     6.953    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_71_n_0
    SLICE_X10Y137        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.207     7.160 f  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_68/CO[0]
                         net (fo=1, routed)           0.771     7.930    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_68_n_3
    SLICE_X10Y140        LUT2 (Prop_lut2_I0_O)        0.297     8.227 f  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_1/O
                         net (fo=991, routed)        11.399    19.626    i_pcileech_com/i_pcileech_ft601/user_sw2_n
    SLICE_X1Y76          LUT2 (Prop_lut2_I1_O)        0.105    19.731 f  i_pcileech_com/i_pcileech_ft601/FWD_inferred_i_3/O
                         net (fo=2, routed)           0.241    19.973    i_pcileech_com/i_pcileech_ft601/FWD_inferred_i_3_n_0
    SLICE_X1Y78          LUT6 (Prop_lut6_I1_O)        0.105    20.078 r  i_pcileech_com/i_pcileech_ft601/FWD_inferred_i_1/O
                         net (fo=12, routed)          0.669    20.747    i_pcileech_com/i_pcileech_ft601/FWD
    SLICE_X1Y86          LUT5 (Prop_lut5_I1_O)        0.128    20.875 r  i_pcileech_com/i_pcileech_ft601/FT601_DATA_OUT[0][31]_i_3/O
                         net (fo=32, routed)          1.106    21.981    i_pcileech_com/i_pcileech_ft601/FT601_DATA_OUT[0][31]_i_3_n_0
    SLICE_X2Y111         LUT3 (Prop_lut3_I1_O)        0.269    22.250 r  i_pcileech_com/i_pcileech_ft601/FT601_DATA_OUT[0][28]_i_1/O
                         net (fo=1, routed)           0.979    23.229    i_pcileech_com/i_pcileech_ft601/FT601_DATA_OUT[0][28]_i_1_n_0
    OLOGIC_X0Y132        FDRE                                         r  i_pcileech_com/i_pcileech_ft601/FT601_DATA_OUT_reg[0][28]/D
  -------------------------------------------------------------------    -------------------

                         (clock net_ft601_clk rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  ft601_clk (IN)
                         net (fo=0)                   0.000     0.000    ft601_clk
    K18                  IBUF (Prop_ibuf_I_O)         1.353     1.353 r  ft601_clk_IBUF_inst/O
                         net (fo=1, routed)           1.620     2.974    ft601_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     3.051 r  ft601_clk_IBUF_BUFG_inst/O
                         net (fo=6759, routed)        1.307     4.357    i_pcileech_com/i_pcileech_ft601/CLK
    OLOGIC_X0Y132        FDRE                                         r  i_pcileech_com/i_pcileech_ft601/FT601_DATA_OUT_reg[0][28]/C

Slack:                    inf
  Source:                 tickcount64_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_pcileech_com/i_pcileech_ft601/FT601_DATA_OUT_reg[0][26]/D
                            (rising edge-triggered cell FDSE clocked by net_ft601_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        18.633ns  (logic 2.638ns (14.158%)  route 15.995ns (85.842%))
  Logic Levels:           14  (CARRY4=8 LUT2=3 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.207ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.354ns
    Source Clock Delay      (SCD):    4.562ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock net_clk rise edge)    0.000     0.000 r  
    J19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    J19                  IBUF (Prop_ibuf_I_O)         1.416     1.416 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.124    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081     3.205 r  clk_IBUF_BUFG_inst/O
                         net (fo=2805, routed)        1.356     4.562    clk_IBUF_BUFG
    SLICE_X11Y127        FDRE                                         r  tickcount64_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y127        FDRE (Prop_fdre_C_Q)         0.379     4.941 f  tickcount64_reg[8]/Q
                         net (fo=2, routed)           0.863     5.804    i_pcileech_com/i_pcileech_ft601/tickcount64_reg[2]
    SLICE_X10Y130        LUT2 (Prop_lut2_I0_O)        0.105     5.909 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_106/O
                         net (fo=1, routed)           0.000     5.909    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_106_n_0
    SLICE_X10Y130        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444     6.353 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_98/CO[3]
                         net (fo=1, routed)           0.000     6.353    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_98_n_0
    SLICE_X10Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.453 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_93/CO[3]
                         net (fo=1, routed)           0.000     6.453    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_93_n_0
    SLICE_X10Y132        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.553 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_88/CO[3]
                         net (fo=1, routed)           0.000     6.553    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_88_n_0
    SLICE_X10Y133        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.653 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_83/CO[3]
                         net (fo=1, routed)           0.000     6.653    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_83_n_0
    SLICE_X10Y134        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.753 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_78/CO[3]
                         net (fo=1, routed)           0.000     6.753    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_78_n_0
    SLICE_X10Y135        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.853 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_73/CO[3]
                         net (fo=1, routed)           0.000     6.853    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_73_n_0
    SLICE_X10Y136        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.953 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_71/CO[3]
                         net (fo=1, routed)           0.000     6.953    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_71_n_0
    SLICE_X10Y137        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.207     7.160 f  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_68/CO[0]
                         net (fo=1, routed)           0.771     7.930    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_68_n_3
    SLICE_X10Y140        LUT2 (Prop_lut2_I0_O)        0.297     8.227 f  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_1/O
                         net (fo=991, routed)        11.399    19.626    i_pcileech_com/i_pcileech_ft601/user_sw2_n
    SLICE_X1Y76          LUT2 (Prop_lut2_I1_O)        0.105    19.731 f  i_pcileech_com/i_pcileech_ft601/FWD_inferred_i_3/O
                         net (fo=2, routed)           0.241    19.973    i_pcileech_com/i_pcileech_ft601/FWD_inferred_i_3_n_0
    SLICE_X1Y78          LUT6 (Prop_lut6_I1_O)        0.105    20.078 r  i_pcileech_com/i_pcileech_ft601/FWD_inferred_i_1/O
                         net (fo=12, routed)          0.669    20.747    i_pcileech_com/i_pcileech_ft601/FWD
    SLICE_X1Y86          LUT5 (Prop_lut5_I1_O)        0.128    20.875 r  i_pcileech_com/i_pcileech_ft601/FT601_DATA_OUT[0][31]_i_3/O
                         net (fo=32, routed)          1.126    22.001    i_pcileech_com/i_pcileech_ft601/FT601_DATA_OUT[0][31]_i_3_n_0
    SLICE_X1Y108         LUT3 (Prop_lut3_I1_O)        0.268    22.269 r  i_pcileech_com/i_pcileech_ft601/FT601_DATA_OUT[0][26]_i_1/O
                         net (fo=1, routed)           0.926    23.195    i_pcileech_com/i_pcileech_ft601/FT601_DATA_OUT[0][26]_i_1_n_0
    OLOGIC_X0Y127        FDSE                                         r  i_pcileech_com/i_pcileech_ft601/FT601_DATA_OUT_reg[0][26]/D
  -------------------------------------------------------------------    -------------------

                         (clock net_ft601_clk rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  ft601_clk (IN)
                         net (fo=0)                   0.000     0.000    ft601_clk
    K18                  IBUF (Prop_ibuf_I_O)         1.353     1.353 r  ft601_clk_IBUF_inst/O
                         net (fo=1, routed)           1.620     2.974    ft601_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     3.051 r  ft601_clk_IBUF_BUFG_inst/O
                         net (fo=6759, routed)        1.304     4.354    i_pcileech_com/i_pcileech_ft601/CLK
    OLOGIC_X0Y127        FDSE                                         r  i_pcileech_com/i_pcileech_ft601/FT601_DATA_OUT_reg[0][26]/C

Slack:                    inf
  Source:                 tickcount64_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_pcileech_com/i_pcileech_ft601/FT601_DATA_OUT_reg[0][25]/D
                            (rising edge-triggered cell FDSE clocked by net_ft601_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        18.618ns  (logic 2.638ns (14.169%)  route 15.980ns (85.831%))
  Logic Levels:           14  (CARRY4=8 LUT2=3 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.201ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.360ns
    Source Clock Delay      (SCD):    4.562ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock net_clk rise edge)    0.000     0.000 r  
    J19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    J19                  IBUF (Prop_ibuf_I_O)         1.416     1.416 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.124    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081     3.205 r  clk_IBUF_BUFG_inst/O
                         net (fo=2805, routed)        1.356     4.562    clk_IBUF_BUFG
    SLICE_X11Y127        FDRE                                         r  tickcount64_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y127        FDRE (Prop_fdre_C_Q)         0.379     4.941 f  tickcount64_reg[8]/Q
                         net (fo=2, routed)           0.863     5.804    i_pcileech_com/i_pcileech_ft601/tickcount64_reg[2]
    SLICE_X10Y130        LUT2 (Prop_lut2_I0_O)        0.105     5.909 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_106/O
                         net (fo=1, routed)           0.000     5.909    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_106_n_0
    SLICE_X10Y130        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444     6.353 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_98/CO[3]
                         net (fo=1, routed)           0.000     6.353    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_98_n_0
    SLICE_X10Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.453 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_93/CO[3]
                         net (fo=1, routed)           0.000     6.453    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_93_n_0
    SLICE_X10Y132        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.553 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_88/CO[3]
                         net (fo=1, routed)           0.000     6.553    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_88_n_0
    SLICE_X10Y133        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.653 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_83/CO[3]
                         net (fo=1, routed)           0.000     6.653    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_83_n_0
    SLICE_X10Y134        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.753 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_78/CO[3]
                         net (fo=1, routed)           0.000     6.753    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_78_n_0
    SLICE_X10Y135        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.853 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_73/CO[3]
                         net (fo=1, routed)           0.000     6.853    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_73_n_0
    SLICE_X10Y136        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.953 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_71/CO[3]
                         net (fo=1, routed)           0.000     6.953    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_71_n_0
    SLICE_X10Y137        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.207     7.160 f  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_68/CO[0]
                         net (fo=1, routed)           0.771     7.930    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_68_n_3
    SLICE_X10Y140        LUT2 (Prop_lut2_I0_O)        0.297     8.227 f  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_1/O
                         net (fo=991, routed)        11.399    19.626    i_pcileech_com/i_pcileech_ft601/user_sw2_n
    SLICE_X1Y76          LUT2 (Prop_lut2_I1_O)        0.105    19.731 f  i_pcileech_com/i_pcileech_ft601/FWD_inferred_i_3/O
                         net (fo=2, routed)           0.241    19.973    i_pcileech_com/i_pcileech_ft601/FWD_inferred_i_3_n_0
    SLICE_X1Y78          LUT6 (Prop_lut6_I1_O)        0.105    20.078 r  i_pcileech_com/i_pcileech_ft601/FWD_inferred_i_1/O
                         net (fo=12, routed)          0.669    20.747    i_pcileech_com/i_pcileech_ft601/FWD
    SLICE_X1Y86          LUT5 (Prop_lut5_I1_O)        0.128    20.875 r  i_pcileech_com/i_pcileech_ft601/FT601_DATA_OUT[0][31]_i_3/O
                         net (fo=32, routed)          0.986    21.861    i_pcileech_com/i_pcileech_ft601/FT601_DATA_OUT[0][31]_i_3_n_0
    SLICE_X5Y111         LUT3 (Prop_lut3_I1_O)        0.268    22.129 r  i_pcileech_com/i_pcileech_ft601/FT601_DATA_OUT[0][25]_i_1/O
                         net (fo=1, routed)           1.051    23.180    i_pcileech_com/i_pcileech_ft601/FT601_DATA_OUT[0][25]_i_1_n_0
    OLOGIC_X0Y135        FDSE                                         r  i_pcileech_com/i_pcileech_ft601/FT601_DATA_OUT_reg[0][25]/D
  -------------------------------------------------------------------    -------------------

                         (clock net_ft601_clk rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  ft601_clk (IN)
                         net (fo=0)                   0.000     0.000    ft601_clk
    K18                  IBUF (Prop_ibuf_I_O)         1.353     1.353 r  ft601_clk_IBUF_inst/O
                         net (fo=1, routed)           1.620     2.974    ft601_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     3.051 r  ft601_clk_IBUF_BUFG_inst/O
                         net (fo=6759, routed)        1.310     4.360    i_pcileech_com/i_pcileech_ft601/CLK
    OLOGIC_X0Y135        FDSE                                         r  i_pcileech_com/i_pcileech_ft601/FT601_DATA_OUT_reg[0][25]/C

Slack:                    inf
  Source:                 tickcount64_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_pcileech_com/i_pcileech_ft601/FT601_DATA_OUT_reg[0][27]/D
                            (rising edge-triggered cell FDRE clocked by net_ft601_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        18.577ns  (logic 2.643ns (14.227%)  route 15.934ns (85.773%))
  Logic Levels:           14  (CARRY4=8 LUT2=3 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.201ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.360ns
    Source Clock Delay      (SCD):    4.562ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock net_clk rise edge)    0.000     0.000 r  
    J19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    J19                  IBUF (Prop_ibuf_I_O)         1.416     1.416 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.124    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081     3.205 r  clk_IBUF_BUFG_inst/O
                         net (fo=2805, routed)        1.356     4.562    clk_IBUF_BUFG
    SLICE_X11Y127        FDRE                                         r  tickcount64_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y127        FDRE (Prop_fdre_C_Q)         0.379     4.941 f  tickcount64_reg[8]/Q
                         net (fo=2, routed)           0.863     5.804    i_pcileech_com/i_pcileech_ft601/tickcount64_reg[2]
    SLICE_X10Y130        LUT2 (Prop_lut2_I0_O)        0.105     5.909 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_106/O
                         net (fo=1, routed)           0.000     5.909    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_106_n_0
    SLICE_X10Y130        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444     6.353 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_98/CO[3]
                         net (fo=1, routed)           0.000     6.353    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_98_n_0
    SLICE_X10Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.453 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_93/CO[3]
                         net (fo=1, routed)           0.000     6.453    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_93_n_0
    SLICE_X10Y132        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.553 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_88/CO[3]
                         net (fo=1, routed)           0.000     6.553    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_88_n_0
    SLICE_X10Y133        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.653 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_83/CO[3]
                         net (fo=1, routed)           0.000     6.653    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_83_n_0
    SLICE_X10Y134        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.753 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_78/CO[3]
                         net (fo=1, routed)           0.000     6.753    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_78_n_0
    SLICE_X10Y135        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.853 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_73/CO[3]
                         net (fo=1, routed)           0.000     6.853    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_73_n_0
    SLICE_X10Y136        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.953 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_71/CO[3]
                         net (fo=1, routed)           0.000     6.953    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_71_n_0
    SLICE_X10Y137        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.207     7.160 f  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_68/CO[0]
                         net (fo=1, routed)           0.771     7.930    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_68_n_3
    SLICE_X10Y140        LUT2 (Prop_lut2_I0_O)        0.297     8.227 f  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_1/O
                         net (fo=991, routed)        11.399    19.626    i_pcileech_com/i_pcileech_ft601/user_sw2_n
    SLICE_X1Y76          LUT2 (Prop_lut2_I1_O)        0.105    19.731 f  i_pcileech_com/i_pcileech_ft601/FWD_inferred_i_3/O
                         net (fo=2, routed)           0.241    19.973    i_pcileech_com/i_pcileech_ft601/FWD_inferred_i_3_n_0
    SLICE_X1Y78          LUT6 (Prop_lut6_I1_O)        0.105    20.078 r  i_pcileech_com/i_pcileech_ft601/FWD_inferred_i_1/O
                         net (fo=12, routed)          0.669    20.747    i_pcileech_com/i_pcileech_ft601/FWD
    SLICE_X1Y86          LUT5 (Prop_lut5_I1_O)        0.128    20.875 r  i_pcileech_com/i_pcileech_ft601/FT601_DATA_OUT[0][31]_i_3/O
                         net (fo=32, routed)          0.986    21.861    i_pcileech_com/i_pcileech_ft601/FT601_DATA_OUT[0][31]_i_3_n_0
    SLICE_X5Y111         LUT3 (Prop_lut3_I1_O)        0.273    22.134 r  i_pcileech_com/i_pcileech_ft601/FT601_DATA_OUT[0][27]_i_1/O
                         net (fo=1, routed)           1.004    23.138    i_pcileech_com/i_pcileech_ft601/FT601_DATA_OUT[0][27]_i_1_n_0
    OLOGIC_X0Y136        FDRE                                         r  i_pcileech_com/i_pcileech_ft601/FT601_DATA_OUT_reg[0][27]/D
  -------------------------------------------------------------------    -------------------

                         (clock net_ft601_clk rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  ft601_clk (IN)
                         net (fo=0)                   0.000     0.000    ft601_clk
    K18                  IBUF (Prop_ibuf_I_O)         1.353     1.353 r  ft601_clk_IBUF_inst/O
                         net (fo=1, routed)           1.620     2.974    ft601_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     3.051 r  ft601_clk_IBUF_BUFG_inst/O
                         net (fo=6759, routed)        1.310     4.360    i_pcileech_com/i_pcileech_ft601/CLK
    OLOGIC_X0Y136        FDRE                                         r  i_pcileech_com/i_pcileech_ft601/FT601_DATA_OUT_reg[0][27]/C

Slack:                    inf
  Source:                 tickcount64_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_pcileech_com/i_pcileech_ft601/FT601_DATA_OUT_reg[0][29]/D
                            (rising edge-triggered cell FDSE clocked by net_ft601_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        18.575ns  (logic 2.641ns (14.218%)  route 15.934ns (85.782%))
  Logic Levels:           14  (CARRY4=8 LUT2=3 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.357ns
    Source Clock Delay      (SCD):    4.562ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock net_clk rise edge)    0.000     0.000 r  
    J19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    J19                  IBUF (Prop_ibuf_I_O)         1.416     1.416 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.124    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081     3.205 r  clk_IBUF_BUFG_inst/O
                         net (fo=2805, routed)        1.356     4.562    clk_IBUF_BUFG
    SLICE_X11Y127        FDRE                                         r  tickcount64_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y127        FDRE (Prop_fdre_C_Q)         0.379     4.941 f  tickcount64_reg[8]/Q
                         net (fo=2, routed)           0.863     5.804    i_pcileech_com/i_pcileech_ft601/tickcount64_reg[2]
    SLICE_X10Y130        LUT2 (Prop_lut2_I0_O)        0.105     5.909 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_106/O
                         net (fo=1, routed)           0.000     5.909    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_106_n_0
    SLICE_X10Y130        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444     6.353 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_98/CO[3]
                         net (fo=1, routed)           0.000     6.353    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_98_n_0
    SLICE_X10Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.453 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_93/CO[3]
                         net (fo=1, routed)           0.000     6.453    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_93_n_0
    SLICE_X10Y132        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.553 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_88/CO[3]
                         net (fo=1, routed)           0.000     6.553    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_88_n_0
    SLICE_X10Y133        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.653 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_83/CO[3]
                         net (fo=1, routed)           0.000     6.653    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_83_n_0
    SLICE_X10Y134        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.753 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_78/CO[3]
                         net (fo=1, routed)           0.000     6.753    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_78_n_0
    SLICE_X10Y135        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.853 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_73/CO[3]
                         net (fo=1, routed)           0.000     6.853    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_73_n_0
    SLICE_X10Y136        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.953 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_71/CO[3]
                         net (fo=1, routed)           0.000     6.953    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_71_n_0
    SLICE_X10Y137        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.207     7.160 f  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_68/CO[0]
                         net (fo=1, routed)           0.771     7.930    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_68_n_3
    SLICE_X10Y140        LUT2 (Prop_lut2_I0_O)        0.297     8.227 f  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_1/O
                         net (fo=991, routed)        11.399    19.626    i_pcileech_com/i_pcileech_ft601/user_sw2_n
    SLICE_X1Y76          LUT2 (Prop_lut2_I1_O)        0.105    19.731 f  i_pcileech_com/i_pcileech_ft601/FWD_inferred_i_3/O
                         net (fo=2, routed)           0.241    19.973    i_pcileech_com/i_pcileech_ft601/FWD_inferred_i_3_n_0
    SLICE_X1Y78          LUT6 (Prop_lut6_I1_O)        0.105    20.078 r  i_pcileech_com/i_pcileech_ft601/FWD_inferred_i_1/O
                         net (fo=12, routed)          0.669    20.747    i_pcileech_com/i_pcileech_ft601/FWD
    SLICE_X1Y86          LUT5 (Prop_lut5_I1_O)        0.128    20.875 r  i_pcileech_com/i_pcileech_ft601/FT601_DATA_OUT[0][31]_i_3/O
                         net (fo=32, routed)          1.126    22.001    i_pcileech_com/i_pcileech_ft601/FT601_DATA_OUT[0][31]_i_3_n_0
    SLICE_X1Y108         LUT3 (Prop_lut3_I1_O)        0.271    22.272 r  i_pcileech_com/i_pcileech_ft601/FT601_DATA_OUT[0][29]_i_1/O
                         net (fo=1, routed)           0.865    23.137    i_pcileech_com/i_pcileech_ft601/FT601_DATA_OUT[0][29]_i_1_n_0
    OLOGIC_X0Y131        FDSE                                         r  i_pcileech_com/i_pcileech_ft601/FT601_DATA_OUT_reg[0][29]/D
  -------------------------------------------------------------------    -------------------

                         (clock net_ft601_clk rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  ft601_clk (IN)
                         net (fo=0)                   0.000     0.000    ft601_clk
    K18                  IBUF (Prop_ibuf_I_O)         1.353     1.353 r  ft601_clk_IBUF_inst/O
                         net (fo=1, routed)           1.620     2.974    ft601_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     3.051 r  ft601_clk_IBUF_BUFG_inst/O
                         net (fo=6759, routed)        1.307     4.357    i_pcileech_com/i_pcileech_ft601/CLK
    OLOGIC_X0Y131        FDSE                                         r  i_pcileech_com/i_pcileech_ft601/FT601_DATA_OUT_reg[0][29]/C

Slack:                    inf
  Source:                 tickcount64_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_pcileech_com/i_pcileech_ft601/FT601_DATA_OUT_reg[0][24]/D
                            (rising edge-triggered cell FDRE clocked by net_ft601_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        18.555ns  (logic 2.639ns (14.223%)  route 15.916ns (85.777%))
  Logic Levels:           14  (CARRY4=8 LUT2=3 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.201ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.360ns
    Source Clock Delay      (SCD):    4.562ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock net_clk rise edge)    0.000     0.000 r  
    J19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    J19                  IBUF (Prop_ibuf_I_O)         1.416     1.416 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.124    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081     3.205 r  clk_IBUF_BUFG_inst/O
                         net (fo=2805, routed)        1.356     4.562    clk_IBUF_BUFG
    SLICE_X11Y127        FDRE                                         r  tickcount64_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y127        FDRE (Prop_fdre_C_Q)         0.379     4.941 f  tickcount64_reg[8]/Q
                         net (fo=2, routed)           0.863     5.804    i_pcileech_com/i_pcileech_ft601/tickcount64_reg[2]
    SLICE_X10Y130        LUT2 (Prop_lut2_I0_O)        0.105     5.909 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_106/O
                         net (fo=1, routed)           0.000     5.909    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_106_n_0
    SLICE_X10Y130        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444     6.353 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_98/CO[3]
                         net (fo=1, routed)           0.000     6.353    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_98_n_0
    SLICE_X10Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.453 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_93/CO[3]
                         net (fo=1, routed)           0.000     6.453    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_93_n_0
    SLICE_X10Y132        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.553 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_88/CO[3]
                         net (fo=1, routed)           0.000     6.553    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_88_n_0
    SLICE_X10Y133        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.653 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_83/CO[3]
                         net (fo=1, routed)           0.000     6.653    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_83_n_0
    SLICE_X10Y134        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.753 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_78/CO[3]
                         net (fo=1, routed)           0.000     6.753    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_78_n_0
    SLICE_X10Y135        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.853 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_73/CO[3]
                         net (fo=1, routed)           0.000     6.853    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_73_n_0
    SLICE_X10Y136        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.953 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_71/CO[3]
                         net (fo=1, routed)           0.000     6.953    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_71_n_0
    SLICE_X10Y137        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.207     7.160 f  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_68/CO[0]
                         net (fo=1, routed)           0.771     7.930    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_68_n_3
    SLICE_X10Y140        LUT2 (Prop_lut2_I0_O)        0.297     8.227 f  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_1/O
                         net (fo=991, routed)        11.399    19.626    i_pcileech_com/i_pcileech_ft601/user_sw2_n
    SLICE_X1Y76          LUT2 (Prop_lut2_I1_O)        0.105    19.731 f  i_pcileech_com/i_pcileech_ft601/FWD_inferred_i_3/O
                         net (fo=2, routed)           0.241    19.973    i_pcileech_com/i_pcileech_ft601/FWD_inferred_i_3_n_0
    SLICE_X1Y78          LUT6 (Prop_lut6_I1_O)        0.105    20.078 r  i_pcileech_com/i_pcileech_ft601/FWD_inferred_i_1/O
                         net (fo=12, routed)          0.669    20.747    i_pcileech_com/i_pcileech_ft601/FWD
    SLICE_X1Y86          LUT5 (Prop_lut5_I1_O)        0.128    20.875 r  i_pcileech_com/i_pcileech_ft601/FT601_DATA_OUT[0][31]_i_3/O
                         net (fo=32, routed)          1.103    21.978    i_pcileech_com/i_pcileech_ft601/FT601_DATA_OUT[0][31]_i_3_n_0
    SLICE_X2Y111         LUT3 (Prop_lut3_I1_O)        0.269    22.247 r  i_pcileech_com/i_pcileech_ft601/FT601_DATA_OUT[0][24]_i_1/O
                         net (fo=1, routed)           0.870    23.117    i_pcileech_com/i_pcileech_ft601/FT601_DATA_OUT[0][24]_i_1_n_0
    OLOGIC_X0Y134        FDRE                                         r  i_pcileech_com/i_pcileech_ft601/FT601_DATA_OUT_reg[0][24]/D
  -------------------------------------------------------------------    -------------------

                         (clock net_ft601_clk rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  ft601_clk (IN)
                         net (fo=0)                   0.000     0.000    ft601_clk
    K18                  IBUF (Prop_ibuf_I_O)         1.353     1.353 r  ft601_clk_IBUF_inst/O
                         net (fo=1, routed)           1.620     2.974    ft601_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     3.051 r  ft601_clk_IBUF_BUFG_inst/O
                         net (fo=6759, routed)        1.310     4.360    i_pcileech_com/i_pcileech_ft601/CLK
    OLOGIC_X0Y134        FDRE                                         r  i_pcileech_com/i_pcileech_ft601/FT601_DATA_OUT_reg[0][24]/C

Slack:                    inf
  Source:                 tickcount64_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_pcileech_com/i_pcileech_ft601/FT601_DATA_OUT_reg[0][21]/D
                            (rising edge-triggered cell FDSE clocked by net_ft601_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        18.408ns  (logic 2.638ns (14.331%)  route 15.770ns (85.669%))
  Logic Levels:           14  (CARRY4=8 LUT2=3 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.207ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.354ns
    Source Clock Delay      (SCD):    4.562ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock net_clk rise edge)    0.000     0.000 r  
    J19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    J19                  IBUF (Prop_ibuf_I_O)         1.416     1.416 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.124    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081     3.205 r  clk_IBUF_BUFG_inst/O
                         net (fo=2805, routed)        1.356     4.562    clk_IBUF_BUFG
    SLICE_X11Y127        FDRE                                         r  tickcount64_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y127        FDRE (Prop_fdre_C_Q)         0.379     4.941 f  tickcount64_reg[8]/Q
                         net (fo=2, routed)           0.863     5.804    i_pcileech_com/i_pcileech_ft601/tickcount64_reg[2]
    SLICE_X10Y130        LUT2 (Prop_lut2_I0_O)        0.105     5.909 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_106/O
                         net (fo=1, routed)           0.000     5.909    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_106_n_0
    SLICE_X10Y130        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444     6.353 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_98/CO[3]
                         net (fo=1, routed)           0.000     6.353    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_98_n_0
    SLICE_X10Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.453 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_93/CO[3]
                         net (fo=1, routed)           0.000     6.453    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_93_n_0
    SLICE_X10Y132        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.553 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_88/CO[3]
                         net (fo=1, routed)           0.000     6.553    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_88_n_0
    SLICE_X10Y133        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.653 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_83/CO[3]
                         net (fo=1, routed)           0.000     6.653    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_83_n_0
    SLICE_X10Y134        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.753 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_78/CO[3]
                         net (fo=1, routed)           0.000     6.753    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_78_n_0
    SLICE_X10Y135        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.853 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_73/CO[3]
                         net (fo=1, routed)           0.000     6.853    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_73_n_0
    SLICE_X10Y136        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.953 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_71/CO[3]
                         net (fo=1, routed)           0.000     6.953    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_71_n_0
    SLICE_X10Y137        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.207     7.160 f  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_68/CO[0]
                         net (fo=1, routed)           0.771     7.930    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_68_n_3
    SLICE_X10Y140        LUT2 (Prop_lut2_I0_O)        0.297     8.227 f  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_1/O
                         net (fo=991, routed)        11.399    19.626    i_pcileech_com/i_pcileech_ft601/user_sw2_n
    SLICE_X1Y76          LUT2 (Prop_lut2_I1_O)        0.105    19.731 f  i_pcileech_com/i_pcileech_ft601/FWD_inferred_i_3/O
                         net (fo=2, routed)           0.241    19.973    i_pcileech_com/i_pcileech_ft601/FWD_inferred_i_3_n_0
    SLICE_X1Y78          LUT6 (Prop_lut6_I1_O)        0.105    20.078 r  i_pcileech_com/i_pcileech_ft601/FWD_inferred_i_1/O
                         net (fo=12, routed)          0.669    20.747    i_pcileech_com/i_pcileech_ft601/FWD
    SLICE_X1Y86          LUT5 (Prop_lut5_I1_O)        0.128    20.875 r  i_pcileech_com/i_pcileech_ft601/FT601_DATA_OUT[0][31]_i_3/O
                         net (fo=32, routed)          1.386    22.261    i_pcileech_com/i_pcileech_ft601/FT601_DATA_OUT[0][31]_i_3_n_0
    SLICE_X0Y129         LUT3 (Prop_lut3_I1_O)        0.268    22.529 r  i_pcileech_com/i_pcileech_ft601/FT601_DATA_OUT[0][21]_i_1/O
                         net (fo=1, routed)           0.441    22.970    i_pcileech_com/i_pcileech_ft601/FT601_DATA_OUT[0][21]_i_1_n_0
    OLOGIC_X0Y130        FDSE                                         r  i_pcileech_com/i_pcileech_ft601/FT601_DATA_OUT_reg[0][21]/D
  -------------------------------------------------------------------    -------------------

                         (clock net_ft601_clk rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  ft601_clk (IN)
                         net (fo=0)                   0.000     0.000    ft601_clk
    K18                  IBUF (Prop_ibuf_I_O)         1.353     1.353 r  ft601_clk_IBUF_inst/O
                         net (fo=1, routed)           1.620     2.974    ft601_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     3.051 r  ft601_clk_IBUF_BUFG_inst/O
                         net (fo=6759, routed)        1.304     4.354    i_pcileech_com/i_pcileech_ft601/CLK
    OLOGIC_X0Y130        FDSE                                         r  i_pcileech_com/i_pcileech_ft601/FT601_DATA_OUT_reg[0][21]/C

Slack:                    inf
  Source:                 tickcount64_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_pcileech_com/i_pcileech_ft601/FT601_DATA_OUT_reg[0][17]/D
                            (rising edge-triggered cell FDSE clocked by net_ft601_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        18.404ns  (logic 2.638ns (14.334%)  route 15.766ns (85.666%))
  Logic Levels:           14  (CARRY4=8 LUT2=3 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.207ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.354ns
    Source Clock Delay      (SCD):    4.562ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock net_clk rise edge)    0.000     0.000 r  
    J19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    J19                  IBUF (Prop_ibuf_I_O)         1.416     1.416 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.124    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081     3.205 r  clk_IBUF_BUFG_inst/O
                         net (fo=2805, routed)        1.356     4.562    clk_IBUF_BUFG
    SLICE_X11Y127        FDRE                                         r  tickcount64_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y127        FDRE (Prop_fdre_C_Q)         0.379     4.941 f  tickcount64_reg[8]/Q
                         net (fo=2, routed)           0.863     5.804    i_pcileech_com/i_pcileech_ft601/tickcount64_reg[2]
    SLICE_X10Y130        LUT2 (Prop_lut2_I0_O)        0.105     5.909 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_106/O
                         net (fo=1, routed)           0.000     5.909    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_106_n_0
    SLICE_X10Y130        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444     6.353 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_98/CO[3]
                         net (fo=1, routed)           0.000     6.353    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_98_n_0
    SLICE_X10Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.453 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_93/CO[3]
                         net (fo=1, routed)           0.000     6.453    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_93_n_0
    SLICE_X10Y132        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.553 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_88/CO[3]
                         net (fo=1, routed)           0.000     6.553    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_88_n_0
    SLICE_X10Y133        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.653 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_83/CO[3]
                         net (fo=1, routed)           0.000     6.653    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_83_n_0
    SLICE_X10Y134        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.753 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_78/CO[3]
                         net (fo=1, routed)           0.000     6.753    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_78_n_0
    SLICE_X10Y135        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.853 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_73/CO[3]
                         net (fo=1, routed)           0.000     6.853    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_73_n_0
    SLICE_X10Y136        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.953 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_71/CO[3]
                         net (fo=1, routed)           0.000     6.953    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_71_n_0
    SLICE_X10Y137        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.207     7.160 f  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_68/CO[0]
                         net (fo=1, routed)           0.771     7.930    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_68_n_3
    SLICE_X10Y140        LUT2 (Prop_lut2_I0_O)        0.297     8.227 f  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_1/O
                         net (fo=991, routed)        11.399    19.626    i_pcileech_com/i_pcileech_ft601/user_sw2_n
    SLICE_X1Y76          LUT2 (Prop_lut2_I1_O)        0.105    19.731 f  i_pcileech_com/i_pcileech_ft601/FWD_inferred_i_3/O
                         net (fo=2, routed)           0.241    19.973    i_pcileech_com/i_pcileech_ft601/FWD_inferred_i_3_n_0
    SLICE_X1Y78          LUT6 (Prop_lut6_I1_O)        0.105    20.078 r  i_pcileech_com/i_pcileech_ft601/FWD_inferred_i_1/O
                         net (fo=12, routed)          0.669    20.747    i_pcileech_com/i_pcileech_ft601/FWD
    SLICE_X1Y86          LUT5 (Prop_lut5_I1_O)        0.128    20.875 r  i_pcileech_com/i_pcileech_ft601/FT601_DATA_OUT[0][31]_i_3/O
                         net (fo=32, routed)          1.084    21.959    i_pcileech_com/i_pcileech_ft601/FT601_DATA_OUT[0][31]_i_3_n_0
    SLICE_X1Y110         LUT3 (Prop_lut3_I1_O)        0.268    22.227 r  i_pcileech_com/i_pcileech_ft601/FT601_DATA_OUT[0][17]_i_1/O
                         net (fo=1, routed)           0.739    22.965    i_pcileech_com/i_pcileech_ft601/FT601_DATA_OUT[0][17]_i_1_n_0
    OLOGIC_X0Y121        FDSE                                         r  i_pcileech_com/i_pcileech_ft601/FT601_DATA_OUT_reg[0][17]/D
  -------------------------------------------------------------------    -------------------

                         (clock net_ft601_clk rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  ft601_clk (IN)
                         net (fo=0)                   0.000     0.000    ft601_clk
    K18                  IBUF (Prop_ibuf_I_O)         1.353     1.353 r  ft601_clk_IBUF_inst/O
                         net (fo=1, routed)           1.620     2.974    ft601_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     3.051 r  ft601_clk_IBUF_BUFG_inst/O
                         net (fo=6759, routed)        1.304     4.354    i_pcileech_com/i_pcileech_ft601/CLK
    OLOGIC_X0Y121        FDSE                                         r  i_pcileech_com/i_pcileech_ft601/FT601_DATA_OUT_reg[0][17]/C

Slack:                    inf
  Source:                 tickcount64_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_pcileech_com/i_pcileech_ft601/FT601_DATA_OUT_reg[0][20]/D
                            (rising edge-triggered cell FDRE clocked by net_ft601_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        18.358ns  (logic 2.638ns (14.369%)  route 15.720ns (85.631%))
  Logic Levels:           14  (CARRY4=8 LUT2=3 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.207ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.354ns
    Source Clock Delay      (SCD):    4.562ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock net_clk rise edge)    0.000     0.000 r  
    J19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    J19                  IBUF (Prop_ibuf_I_O)         1.416     1.416 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.124    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081     3.205 r  clk_IBUF_BUFG_inst/O
                         net (fo=2805, routed)        1.356     4.562    clk_IBUF_BUFG
    SLICE_X11Y127        FDRE                                         r  tickcount64_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y127        FDRE (Prop_fdre_C_Q)         0.379     4.941 f  tickcount64_reg[8]/Q
                         net (fo=2, routed)           0.863     5.804    i_pcileech_com/i_pcileech_ft601/tickcount64_reg[2]
    SLICE_X10Y130        LUT2 (Prop_lut2_I0_O)        0.105     5.909 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_106/O
                         net (fo=1, routed)           0.000     5.909    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_106_n_0
    SLICE_X10Y130        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444     6.353 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_98/CO[3]
                         net (fo=1, routed)           0.000     6.353    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_98_n_0
    SLICE_X10Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.453 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_93/CO[3]
                         net (fo=1, routed)           0.000     6.453    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_93_n_0
    SLICE_X10Y132        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.553 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_88/CO[3]
                         net (fo=1, routed)           0.000     6.553    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_88_n_0
    SLICE_X10Y133        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.653 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_83/CO[3]
                         net (fo=1, routed)           0.000     6.653    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_83_n_0
    SLICE_X10Y134        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.753 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_78/CO[3]
                         net (fo=1, routed)           0.000     6.753    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_78_n_0
    SLICE_X10Y135        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.853 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_73/CO[3]
                         net (fo=1, routed)           0.000     6.853    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_73_n_0
    SLICE_X10Y136        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.953 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_71/CO[3]
                         net (fo=1, routed)           0.000     6.953    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_71_n_0
    SLICE_X10Y137        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.207     7.160 f  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_68/CO[0]
                         net (fo=1, routed)           0.771     7.930    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_68_n_3
    SLICE_X10Y140        LUT2 (Prop_lut2_I0_O)        0.297     8.227 f  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_1/O
                         net (fo=991, routed)        11.399    19.626    i_pcileech_com/i_pcileech_ft601/user_sw2_n
    SLICE_X1Y76          LUT2 (Prop_lut2_I1_O)        0.105    19.731 f  i_pcileech_com/i_pcileech_ft601/FWD_inferred_i_3/O
                         net (fo=2, routed)           0.241    19.973    i_pcileech_com/i_pcileech_ft601/FWD_inferred_i_3_n_0
    SLICE_X1Y78          LUT6 (Prop_lut6_I1_O)        0.105    20.078 r  i_pcileech_com/i_pcileech_ft601/FWD_inferred_i_1/O
                         net (fo=12, routed)          0.669    20.747    i_pcileech_com/i_pcileech_ft601/FWD
    SLICE_X1Y86          LUT5 (Prop_lut5_I1_O)        0.128    20.875 r  i_pcileech_com/i_pcileech_ft601/FT601_DATA_OUT[0][31]_i_3/O
                         net (fo=32, routed)          1.085    21.960    i_pcileech_com/i_pcileech_ft601/FT601_DATA_OUT[0][31]_i_3_n_0
    SLICE_X1Y110         LUT3 (Prop_lut3_I1_O)        0.268    22.228 r  i_pcileech_com/i_pcileech_ft601/FT601_DATA_OUT[0][20]_i_1/O
                         net (fo=1, routed)           0.692    22.920    i_pcileech_com/i_pcileech_ft601/FT601_DATA_OUT[0][20]_i_1_n_0
    OLOGIC_X0Y119        FDRE                                         r  i_pcileech_com/i_pcileech_ft601/FT601_DATA_OUT_reg[0][20]/D
  -------------------------------------------------------------------    -------------------

                         (clock net_ft601_clk rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  ft601_clk (IN)
                         net (fo=0)                   0.000     0.000    ft601_clk
    K18                  IBUF (Prop_ibuf_I_O)         1.353     1.353 r  ft601_clk_IBUF_inst/O
                         net (fo=1, routed)           1.620     2.974    ft601_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     3.051 r  ft601_clk_IBUF_BUFG_inst/O
                         net (fo=6759, routed)        1.304     4.354    i_pcileech_com/i_pcileech_ft601/CLK
    OLOGIC_X0Y119        FDRE                                         r  i_pcileech_com/i_pcileech_ft601/FT601_DATA_OUT_reg[0][20]/C

Slack:                    inf
  Source:                 tickcount64_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_pcileech_com/i_pcileech_ft601/FT601_DATA_OUT_reg[3][21]/D
                            (rising edge-triggered cell FDSE clocked by net_ft601_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        18.327ns  (logic 2.616ns (14.274%)  route 15.711ns (85.726%))
  Logic Levels:           14  (CARRY4=8 LUT2=3 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.186ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.376ns
    Source Clock Delay      (SCD):    4.562ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock net_clk rise edge)    0.000     0.000 r  
    J19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    J19                  IBUF (Prop_ibuf_I_O)         1.416     1.416 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.124    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081     3.205 r  clk_IBUF_BUFG_inst/O
                         net (fo=2805, routed)        1.356     4.562    clk_IBUF_BUFG
    SLICE_X11Y127        FDRE                                         r  tickcount64_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y127        FDRE (Prop_fdre_C_Q)         0.379     4.941 f  tickcount64_reg[8]/Q
                         net (fo=2, routed)           0.863     5.804    i_pcileech_com/i_pcileech_ft601/tickcount64_reg[2]
    SLICE_X10Y130        LUT2 (Prop_lut2_I0_O)        0.105     5.909 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_106/O
                         net (fo=1, routed)           0.000     5.909    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_106_n_0
    SLICE_X10Y130        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444     6.353 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_98/CO[3]
                         net (fo=1, routed)           0.000     6.353    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_98_n_0
    SLICE_X10Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.453 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_93/CO[3]
                         net (fo=1, routed)           0.000     6.453    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_93_n_0
    SLICE_X10Y132        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.553 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_88/CO[3]
                         net (fo=1, routed)           0.000     6.553    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_88_n_0
    SLICE_X10Y133        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.653 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_83/CO[3]
                         net (fo=1, routed)           0.000     6.653    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_83_n_0
    SLICE_X10Y134        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.753 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_78/CO[3]
                         net (fo=1, routed)           0.000     6.753    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_78_n_0
    SLICE_X10Y135        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.853 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_73/CO[3]
                         net (fo=1, routed)           0.000     6.853    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_73_n_0
    SLICE_X10Y136        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.953 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_71/CO[3]
                         net (fo=1, routed)           0.000     6.953    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_71_n_0
    SLICE_X10Y137        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.207     7.160 f  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_68/CO[0]
                         net (fo=1, routed)           0.771     7.930    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_68_n_3
    SLICE_X10Y140        LUT2 (Prop_lut2_I0_O)        0.297     8.227 f  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_1/O
                         net (fo=991, routed)        11.399    19.626    i_pcileech_com/i_pcileech_ft601/user_sw2_n
    SLICE_X1Y76          LUT2 (Prop_lut2_I1_O)        0.105    19.731 f  i_pcileech_com/i_pcileech_ft601/FWD_inferred_i_3/O
                         net (fo=2, routed)           0.241    19.973    i_pcileech_com/i_pcileech_ft601/FWD_inferred_i_3_n_0
    SLICE_X1Y78          LUT6 (Prop_lut6_I1_O)        0.105    20.078 r  i_pcileech_com/i_pcileech_ft601/FWD_inferred_i_1/O
                         net (fo=12, routed)          0.769    20.847    i_pcileech_com/i_pcileech_ft601/FWD
    SLICE_X2Y86          LUT5 (Prop_lut5_I4_O)        0.106    20.953 r  i_pcileech_com/i_pcileech_ft601/FT601_DATA_OUT[3][31]_i_3/O
                         net (fo=32, routed)          1.668    22.621    i_pcileech_com/i_pcileech_ft601/FT601_DATA_OUT[3][31]_i_3_n_0
    SLICE_X2Y115         LUT3 (Prop_lut3_I1_O)        0.268    22.889 r  i_pcileech_com/i_pcileech_ft601/FT601_DATA_OUT[3][21]_i_1/O
                         net (fo=1, routed)           0.000    22.889    i_pcileech_com/i_pcileech_ft601/p_1_in[21]
    SLICE_X2Y115         FDSE                                         r  i_pcileech_com/i_pcileech_ft601/FT601_DATA_OUT_reg[3][21]/D
  -------------------------------------------------------------------    -------------------

                         (clock net_ft601_clk rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  ft601_clk (IN)
                         net (fo=0)                   0.000     0.000    ft601_clk
    K18                  IBUF (Prop_ibuf_I_O)         1.353     1.353 r  ft601_clk_IBUF_inst/O
                         net (fo=1, routed)           1.620     2.974    ft601_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     3.051 r  ft601_clk_IBUF_BUFG_inst/O
                         net (fo=6759, routed)        1.325     4.376    i_pcileech_com/i_pcileech_ft601/CLK
    SLICE_X2Y115         FDSE                                         r  i_pcileech_com/i_pcileech_ft601/FT601_DATA_OUT_reg[3][21]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by net_ft601_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.302ns  (logic 0.148ns (49.066%)  route 0.154ns (50.934%))
  Logic Levels:           0  
  Clock Path Skew:        0.520ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock net_clk rise edge)    0.000     0.000 r  
    J19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    J19                  IBUF (Prop_ibuf_I_O)         0.252     0.252 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.893    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.919 r  clk_IBUF_BUFG_inst/O
                         net (fo=2805, routed)        0.598     1.516    <hidden>
    SLICE_X6Y149         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y149         FDRE (Prop_fdre_C_Q)         0.148     1.664 r  <hidden>
                         net (fo=1, routed)           0.154     1.818    <hidden>
    SLICE_X4Y149         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock net_ft601_clk rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  ft601_clk (IN)
                         net (fo=0)                   0.000     0.000    ft601_clk
    K18                  IBUF (Prop_ibuf_I_O)         0.444     0.444 r  ft601_clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.139    ft601_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.168 r  ft601_clk_IBUF_BUFG_inst/O
                         net (fo=6759, routed)        0.868     2.036    <hidden>
    SLICE_X4Y149         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by net_ft601_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.309ns  (logic 0.141ns (45.562%)  route 0.168ns (54.438%))
  Logic Levels:           0  
  Clock Path Skew:        0.520ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock net_clk rise edge)    0.000     0.000 r  
    J19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    J19                  IBUF (Prop_ibuf_I_O)         0.252     0.252 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.893    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.919 r  clk_IBUF_BUFG_inst/O
                         net (fo=2805, routed)        0.598     1.516    <hidden>
    SLICE_X5Y149         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y149         FDRE (Prop_fdre_C_Q)         0.141     1.657 r  <hidden>
                         net (fo=1, routed)           0.168     1.826    <hidden>
    SLICE_X4Y149         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock net_ft601_clk rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  ft601_clk (IN)
                         net (fo=0)                   0.000     0.000    ft601_clk
    K18                  IBUF (Prop_ibuf_I_O)         0.444     0.444 r  ft601_clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.139    ft601_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.168 r  ft601_clk_IBUF_BUFG_inst/O
                         net (fo=6759, routed)        0.868     2.036    <hidden>
    SLICE_X4Y149         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by net_ft601_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.351ns  (logic 0.128ns (36.444%)  route 0.223ns (63.556%))
  Logic Levels:           0  
  Clock Path Skew:        0.520ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock net_clk rise edge)    0.000     0.000 r  
    J19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    J19                  IBUF (Prop_ibuf_I_O)         0.252     0.252 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.893    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.919 r  clk_IBUF_BUFG_inst/O
                         net (fo=2805, routed)        0.598     1.516    <hidden>
    SLICE_X5Y149         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y149         FDRE (Prop_fdre_C_Q)         0.128     1.644 r  <hidden>
                         net (fo=1, routed)           0.223     1.867    <hidden>
    SLICE_X4Y149         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock net_ft601_clk rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  ft601_clk (IN)
                         net (fo=0)                   0.000     0.000    ft601_clk
    K18                  IBUF (Prop_ibuf_I_O)         0.444     0.444 r  ft601_clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.139    ft601_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.168 r  ft601_clk_IBUF_BUFG_inst/O
                         net (fo=6759, routed)        0.868     2.036    <hidden>
    SLICE_X4Y149         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by net_ft601_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.288ns  (logic 0.141ns (48.921%)  route 0.147ns (51.079%))
  Logic Levels:           0  
  Clock Path Skew:        0.526ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.108ns
    Source Clock Delay      (SCD):    1.582ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock net_clk rise edge)    0.000     0.000 r  
    J19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    J19                  IBUF (Prop_ibuf_I_O)         0.252     0.252 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.893    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.919 r  clk_IBUF_BUFG_inst/O
                         net (fo=2805, routed)        0.663     1.582    <hidden>
    SLICE_X72Y157        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y157        FDRE (Prop_fdre_C_Q)         0.141     1.723 r  <hidden>
                         net (fo=1, routed)           0.147     1.870    <hidden>
    SLICE_X72Y156        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock net_ft601_clk rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  ft601_clk (IN)
                         net (fo=0)                   0.000     0.000    ft601_clk
    K18                  IBUF (Prop_ibuf_I_O)         0.444     0.444 r  ft601_clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.139    ft601_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.168 r  ft601_clk_IBUF_BUFG_inst/O
                         net (fo=6759, routed)        0.940     2.108    <hidden>
    SLICE_X72Y156        FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by net_ft601_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.294ns  (logic 0.128ns (43.486%)  route 0.166ns (56.514%))
  Logic Levels:           0  
  Clock Path Skew:        0.524ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.109ns
    Source Clock Delay      (SCD):    1.585ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock net_clk rise edge)    0.000     0.000 r  
    J19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    J19                  IBUF (Prop_ibuf_I_O)         0.252     0.252 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.893    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.919 r  clk_IBUF_BUFG_inst/O
                         net (fo=2805, routed)        0.666     1.585    <hidden>
    SLICE_X75Y152        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y152        FDRE (Prop_fdre_C_Q)         0.128     1.713 r  <hidden>
                         net (fo=1, routed)           0.166     1.879    <hidden>
    SLICE_X73Y152        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock net_ft601_clk rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  ft601_clk (IN)
                         net (fo=0)                   0.000     0.000    ft601_clk
    K18                  IBUF (Prop_ibuf_I_O)         0.444     0.444 r  ft601_clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.139    ft601_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.168 r  ft601_clk_IBUF_BUFG_inst/O
                         net (fo=6759, routed)        0.941     2.109    <hidden>
    SLICE_X73Y152        FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by net_ft601_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.297ns  (logic 0.128ns (43.143%)  route 0.169ns (56.857%))
  Logic Levels:           0  
  Clock Path Skew:        0.525ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.109ns
    Source Clock Delay      (SCD):    1.584ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock net_clk rise edge)    0.000     0.000 r  
    J19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    J19                  IBUF (Prop_ibuf_I_O)         0.252     0.252 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.893    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.919 r  clk_IBUF_BUFG_inst/O
                         net (fo=2805, routed)        0.665     1.584    <hidden>
    SLICE_X81Y155        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y155        FDRE (Prop_fdre_C_Q)         0.128     1.712 r  <hidden>
                         net (fo=1, routed)           0.169     1.880    <hidden>
    SLICE_X79Y153        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock net_ft601_clk rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  ft601_clk (IN)
                         net (fo=0)                   0.000     0.000    ft601_clk
    K18                  IBUF (Prop_ibuf_I_O)         0.444     0.444 r  ft601_clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.139    ft601_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.168 r  ft601_clk_IBUF_BUFG_inst/O
                         net (fo=6759, routed)        0.941     2.109    <hidden>
    SLICE_X79Y153        FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by net_ft601_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.305ns  (logic 0.128ns (41.919%)  route 0.177ns (58.081%))
  Logic Levels:           0  
  Clock Path Skew:        0.524ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.109ns
    Source Clock Delay      (SCD):    1.585ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock net_clk rise edge)    0.000     0.000 r  
    J19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    J19                  IBUF (Prop_ibuf_I_O)         0.252     0.252 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.893    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.919 r  clk_IBUF_BUFG_inst/O
                         net (fo=2805, routed)        0.666     1.585    <hidden>
    SLICE_X75Y152        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y152        FDRE (Prop_fdre_C_Q)         0.128     1.713 r  <hidden>
                         net (fo=1, routed)           0.177     1.890    <hidden>
    SLICE_X75Y151        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock net_ft601_clk rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  ft601_clk (IN)
                         net (fo=0)                   0.000     0.000    ft601_clk
    K18                  IBUF (Prop_ibuf_I_O)         0.444     0.444 r  ft601_clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.139    ft601_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.168 r  ft601_clk_IBUF_BUFG_inst/O
                         net (fo=6759, routed)        0.941     2.109    <hidden>
    SLICE_X75Y151        FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by net_ft601_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.316ns  (logic 0.141ns (44.565%)  route 0.175ns (55.435%))
  Logic Levels:           0  
  Clock Path Skew:        0.525ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.109ns
    Source Clock Delay      (SCD):    1.584ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock net_clk rise edge)    0.000     0.000 r  
    J19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    J19                  IBUF (Prop_ibuf_I_O)         0.252     0.252 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.893    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.919 r  clk_IBUF_BUFG_inst/O
                         net (fo=2805, routed)        0.665     1.584    <hidden>
    SLICE_X81Y155        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y155        FDRE (Prop_fdre_C_Q)         0.141     1.725 r  <hidden>
                         net (fo=1, routed)           0.175     1.900    <hidden>
    SLICE_X81Y153        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock net_ft601_clk rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  ft601_clk (IN)
                         net (fo=0)                   0.000     0.000    ft601_clk
    K18                  IBUF (Prop_ibuf_I_O)         0.444     0.444 r  ft601_clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.139    ft601_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.168 r  ft601_clk_IBUF_BUFG_inst/O
                         net (fo=6759, routed)        0.941     2.109    <hidden>
    SLICE_X81Y153        FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by net_ft601_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.319ns  (logic 0.128ns (40.179%)  route 0.191ns (59.821%))
  Logic Levels:           0  
  Clock Path Skew:        0.525ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.109ns
    Source Clock Delay      (SCD):    1.584ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock net_clk rise edge)    0.000     0.000 r  
    J19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    J19                  IBUF (Prop_ibuf_I_O)         0.252     0.252 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.893    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.919 r  clk_IBUF_BUFG_inst/O
                         net (fo=2805, routed)        0.665     1.584    <hidden>
    SLICE_X81Y155        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y155        FDRE (Prop_fdre_C_Q)         0.128     1.712 r  <hidden>
                         net (fo=1, routed)           0.191     1.902    <hidden>
    SLICE_X81Y153        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock net_ft601_clk rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  ft601_clk (IN)
                         net (fo=0)                   0.000     0.000    ft601_clk
    K18                  IBUF (Prop_ibuf_I_O)         0.444     0.444 r  ft601_clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.139    ft601_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.168 r  ft601_clk_IBUF_BUFG_inst/O
                         net (fo=6759, routed)        0.941     2.109    <hidden>
    SLICE_X81Y153        FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by net_ft601_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.331ns  (logic 0.141ns (42.600%)  route 0.190ns (57.400%))
  Logic Levels:           0  
  Clock Path Skew:        0.524ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.109ns
    Source Clock Delay      (SCD):    1.585ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock net_clk rise edge)    0.000     0.000 r  
    J19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    J19                  IBUF (Prop_ibuf_I_O)         0.252     0.252 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.893    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.919 r  clk_IBUF_BUFG_inst/O
                         net (fo=2805, routed)        0.666     1.585    <hidden>
    SLICE_X75Y152        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y152        FDRE (Prop_fdre_C_Q)         0.141     1.726 r  <hidden>
                         net (fo=1, routed)           0.190     1.916    <hidden>
    SLICE_X77Y152        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock net_ft601_clk rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  ft601_clk (IN)
                         net (fo=0)                   0.000     0.000    ft601_clk
    K18                  IBUF (Prop_ibuf_I_O)         0.444     0.444 r  ft601_clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.139    ft601_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.168 r  ft601_clk_IBUF_BUFG_inst/O
                         net (fo=6759, routed)        0.941     2.109    <hidden>
    SLICE_X77Y152        FDRE                                         r  <hidden>





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  net_ft601_clk
  To Clock:  net_ft601_clk

Max Delay             2 Endpoints
Min Delay             2 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 i_pcileech_com/tickcount64_com_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by net_ft601_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock net_ft601_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.596ns  (logic 1.796ns (39.081%)  route 2.800ns (60.919%))
  Logic Levels:           10  (CARRY4=8 LUT2=2)
  Clock Path Skew:        -0.267ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.312ns
    Source Clock Delay      (SCD):    4.579ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock net_ft601_clk rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  ft601_clk (IN)
                         net (fo=0)                   0.000     0.000    ft601_clk
    K18                  IBUF (Prop_ibuf_I_O)         1.419     1.419 r  ft601_clk_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.128    ft601_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.209 r  ft601_clk_IBUF_BUFG_inst/O
                         net (fo=6759, routed)        1.369     4.579    i_pcileech_com/CLK
    SLICE_X8Y141         FDRE                                         r  i_pcileech_com/tickcount64_com_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y141         FDRE (Prop_fdre_C_Q)         0.433     5.012 f  i_pcileech_com/tickcount64_com_reg[2]/Q
                         net (fo=2, routed)           0.949     5.961    i_pcileech_com/tickcount64_com_reg[2]
    SLICE_X9Y145         LUT2 (Prop_lut2_I0_O)        0.105     6.066 r  i_pcileech_com/rst1_carry_i_4/O
                         net (fo=1, routed)           0.000     6.066    i_pcileech_com/rst1_carry_i_4_n_0
    SLICE_X9Y145         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     6.523 r  i_pcileech_com/rst1_carry/CO[3]
                         net (fo=1, routed)           0.000     6.523    i_pcileech_com/rst1_carry_n_0
    SLICE_X9Y146         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.621 r  i_pcileech_com/rst1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.621    i_pcileech_com/rst1_carry__0_n_0
    SLICE_X9Y147         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.719 r  i_pcileech_com/rst1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.719    i_pcileech_com/rst1_carry__1_n_0
    SLICE_X9Y148         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.817 r  i_pcileech_com/rst1_carry__2/CO[3]
                         net (fo=1, routed)           0.000     6.817    i_pcileech_com/rst1_carry__2_n_0
    SLICE_X9Y149         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.915 r  i_pcileech_com/rst1_carry__3/CO[3]
                         net (fo=1, routed)           0.001     6.916    i_pcileech_com/rst1_carry__3_n_0
    SLICE_X9Y150         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.014 r  i_pcileech_com/rst1_carry__4/CO[3]
                         net (fo=1, routed)           0.000     7.014    i_pcileech_com/rst1_carry__4_n_0
    SLICE_X9Y151         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.112 r  i_pcileech_com/rst1_carry__5/CO[3]
                         net (fo=1, routed)           0.000     7.112    i_pcileech_com/rst1_carry__5_n_0
    SLICE_X9Y152         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.210 f  i_pcileech_com/rst1_carry__6/CO[3]
                         net (fo=1, routed)           1.072     8.281    i_pcileech_com/rst1
    SLICE_X10Y152        LUT2 (Prop_lut2_I0_O)        0.115     8.396 f  i_pcileech_com/i_fifo_64_64_clk2_comrx_i_1/O
                         net (fo=4, routed)           0.778     9.174    <hidden>
    SLICE_X8Y140         FDPE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock net_ft601_clk rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  ft601_clk (IN)
                         net (fo=0)                   0.000     0.000    ft601_clk
    K18                  IBUF (Prop_ibuf_I_O)         1.353     1.353 r  ft601_clk_IBUF_inst/O
                         net (fo=1, routed)           1.620     2.974    ft601_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     3.051 r  ft601_clk_IBUF_BUFG_inst/O
                         net (fo=6759, routed)        1.261     4.312    <hidden>
    SLICE_X8Y140         FDPE                                         r  <hidden>

Slack:                    inf
  Source:                 i_pcileech_com/tickcount64_com_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by net_ft601_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock net_ft601_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.596ns  (logic 1.796ns (39.081%)  route 2.800ns (60.919%))
  Logic Levels:           10  (CARRY4=8 LUT2=2)
  Clock Path Skew:        -0.267ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.312ns
    Source Clock Delay      (SCD):    4.579ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock net_ft601_clk rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  ft601_clk (IN)
                         net (fo=0)                   0.000     0.000    ft601_clk
    K18                  IBUF (Prop_ibuf_I_O)         1.419     1.419 r  ft601_clk_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.128    ft601_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.209 r  ft601_clk_IBUF_BUFG_inst/O
                         net (fo=6759, routed)        1.369     4.579    i_pcileech_com/CLK
    SLICE_X8Y141         FDRE                                         r  i_pcileech_com/tickcount64_com_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y141         FDRE (Prop_fdre_C_Q)         0.433     5.012 f  i_pcileech_com/tickcount64_com_reg[2]/Q
                         net (fo=2, routed)           0.949     5.961    i_pcileech_com/tickcount64_com_reg[2]
    SLICE_X9Y145         LUT2 (Prop_lut2_I0_O)        0.105     6.066 r  i_pcileech_com/rst1_carry_i_4/O
                         net (fo=1, routed)           0.000     6.066    i_pcileech_com/rst1_carry_i_4_n_0
    SLICE_X9Y145         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     6.523 r  i_pcileech_com/rst1_carry/CO[3]
                         net (fo=1, routed)           0.000     6.523    i_pcileech_com/rst1_carry_n_0
    SLICE_X9Y146         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.621 r  i_pcileech_com/rst1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.621    i_pcileech_com/rst1_carry__0_n_0
    SLICE_X9Y147         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.719 r  i_pcileech_com/rst1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.719    i_pcileech_com/rst1_carry__1_n_0
    SLICE_X9Y148         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.817 r  i_pcileech_com/rst1_carry__2/CO[3]
                         net (fo=1, routed)           0.000     6.817    i_pcileech_com/rst1_carry__2_n_0
    SLICE_X9Y149         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.915 r  i_pcileech_com/rst1_carry__3/CO[3]
                         net (fo=1, routed)           0.001     6.916    i_pcileech_com/rst1_carry__3_n_0
    SLICE_X9Y150         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.014 r  i_pcileech_com/rst1_carry__4/CO[3]
                         net (fo=1, routed)           0.000     7.014    i_pcileech_com/rst1_carry__4_n_0
    SLICE_X9Y151         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.112 r  i_pcileech_com/rst1_carry__5/CO[3]
                         net (fo=1, routed)           0.000     7.112    i_pcileech_com/rst1_carry__5_n_0
    SLICE_X9Y152         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.210 f  i_pcileech_com/rst1_carry__6/CO[3]
                         net (fo=1, routed)           1.072     8.281    i_pcileech_com/rst1
    SLICE_X10Y152        LUT2 (Prop_lut2_I0_O)        0.115     8.396 f  i_pcileech_com/i_fifo_64_64_clk2_comrx_i_1/O
                         net (fo=4, routed)           0.778     9.174    <hidden>
    SLICE_X8Y140         FDPE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock net_ft601_clk rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  ft601_clk (IN)
                         net (fo=0)                   0.000     0.000    ft601_clk
    K18                  IBUF (Prop_ibuf_I_O)         1.353     1.353 r  ft601_clk_IBUF_inst/O
                         net (fo=1, routed)           1.620     2.974    ft601_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     3.051 r  ft601_clk_IBUF_BUFG_inst/O
                         net (fo=6759, routed)        1.261     4.312    <hidden>
    SLICE_X8Y140         FDPE                                         r  <hidden>





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 i_pcileech_com/tickcount64_com_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by net_ft601_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock net_ft601_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.392ns  (logic 0.524ns (37.637%)  route 0.868ns (62.363%))
  Logic Levels:           7  (CARRY4=5 LUT2=2)
  Clock Path Skew:        0.514ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    1.492ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock net_ft601_clk rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  ft601_clk (IN)
                         net (fo=0)                   0.000     0.000    ft601_clk
    K18                  IBUF (Prop_ibuf_I_O)         0.256     0.256 r  ft601_clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.896    ft601_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.922 r  ft601_clk_IBUF_BUFG_inst/O
                         net (fo=6759, routed)        0.570     1.492    i_pcileech_com/CLK
    SLICE_X8Y148         FDRE                                         r  i_pcileech_com/tickcount64_com_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y148         FDRE (Prop_fdre_C_Q)         0.164     1.656 f  i_pcileech_com/tickcount64_com_reg[29]/Q
                         net (fo=2, routed)           0.060     1.716    i_pcileech_com/tickcount64_com_reg[29]
    SLICE_X9Y148         LUT2 (Prop_lut2_I1_O)        0.045     1.761 r  i_pcileech_com/rst1_carry__2_i_2/O
                         net (fo=1, routed)           0.000     1.761    i_pcileech_com/rst1_carry__2_i_2_n_0
    SLICE_X9Y148         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.115     1.876 r  i_pcileech_com/rst1_carry__2/CO[3]
                         net (fo=1, routed)           0.000     1.876    i_pcileech_com/rst1_carry__2_n_0
    SLICE_X9Y149         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.915 r  i_pcileech_com/rst1_carry__3/CO[3]
                         net (fo=1, routed)           0.001     1.916    i_pcileech_com/rst1_carry__3_n_0
    SLICE_X9Y150         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.955 r  i_pcileech_com/rst1_carry__4/CO[3]
                         net (fo=1, routed)           0.000     1.955    i_pcileech_com/rst1_carry__4_n_0
    SLICE_X9Y151         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.994 r  i_pcileech_com/rst1_carry__5/CO[3]
                         net (fo=1, routed)           0.000     1.994    i_pcileech_com/rst1_carry__5_n_0
    SLICE_X9Y152         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.033 f  i_pcileech_com/rst1_carry__6/CO[3]
                         net (fo=1, routed)           0.446     2.479    i_pcileech_com/rst1
    SLICE_X10Y152        LUT2 (Prop_lut2_I0_O)        0.044     2.523 f  i_pcileech_com/i_fifo_64_64_clk2_comrx_i_1/O
                         net (fo=4, routed)           0.362     2.884    <hidden>
    SLICE_X8Y140         FDPE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock net_ft601_clk rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  ft601_clk (IN)
                         net (fo=0)                   0.000     0.000    ft601_clk
    K18                  IBUF (Prop_ibuf_I_O)         0.444     0.444 r  ft601_clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.139    ft601_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.168 r  ft601_clk_IBUF_BUFG_inst/O
                         net (fo=6759, routed)        0.839     2.006    <hidden>
    SLICE_X8Y140         FDPE                                         r  <hidden>

Slack:                    inf
  Source:                 i_pcileech_com/tickcount64_com_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by net_ft601_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock net_ft601_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.392ns  (logic 0.524ns (37.637%)  route 0.868ns (62.363%))
  Logic Levels:           7  (CARRY4=5 LUT2=2)
  Clock Path Skew:        0.514ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    1.492ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock net_ft601_clk rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  ft601_clk (IN)
                         net (fo=0)                   0.000     0.000    ft601_clk
    K18                  IBUF (Prop_ibuf_I_O)         0.256     0.256 r  ft601_clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.896    ft601_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.922 r  ft601_clk_IBUF_BUFG_inst/O
                         net (fo=6759, routed)        0.570     1.492    i_pcileech_com/CLK
    SLICE_X8Y148         FDRE                                         r  i_pcileech_com/tickcount64_com_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y148         FDRE (Prop_fdre_C_Q)         0.164     1.656 f  i_pcileech_com/tickcount64_com_reg[29]/Q
                         net (fo=2, routed)           0.060     1.716    i_pcileech_com/tickcount64_com_reg[29]
    SLICE_X9Y148         LUT2 (Prop_lut2_I1_O)        0.045     1.761 r  i_pcileech_com/rst1_carry__2_i_2/O
                         net (fo=1, routed)           0.000     1.761    i_pcileech_com/rst1_carry__2_i_2_n_0
    SLICE_X9Y148         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.115     1.876 r  i_pcileech_com/rst1_carry__2/CO[3]
                         net (fo=1, routed)           0.000     1.876    i_pcileech_com/rst1_carry__2_n_0
    SLICE_X9Y149         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.915 r  i_pcileech_com/rst1_carry__3/CO[3]
                         net (fo=1, routed)           0.001     1.916    i_pcileech_com/rst1_carry__3_n_0
    SLICE_X9Y150         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.955 r  i_pcileech_com/rst1_carry__4/CO[3]
                         net (fo=1, routed)           0.000     1.955    i_pcileech_com/rst1_carry__4_n_0
    SLICE_X9Y151         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.994 r  i_pcileech_com/rst1_carry__5/CO[3]
                         net (fo=1, routed)           0.000     1.994    i_pcileech_com/rst1_carry__5_n_0
    SLICE_X9Y152         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.033 f  i_pcileech_com/rst1_carry__6/CO[3]
                         net (fo=1, routed)           0.446     2.479    i_pcileech_com/rst1
    SLICE_X10Y152        LUT2 (Prop_lut2_I0_O)        0.044     2.523 f  i_pcileech_com/i_fifo_64_64_clk2_comrx_i_1/O
                         net (fo=4, routed)           0.362     2.884    <hidden>
    SLICE_X8Y140         FDPE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock net_ft601_clk rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  ft601_clk (IN)
                         net (fo=0)                   0.000     0.000    ft601_clk
    K18                  IBUF (Prop_ibuf_I_O)         0.444     0.444 r  ft601_clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.139    ft601_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.168 r  ft601_clk_IBUF_BUFG_inst/O
                         net (fo=6759, routed)        0.839     2.006    <hidden>
    SLICE_X8Y140         FDPE                                         r  <hidden>





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay         21798 Endpoints
Min Delay         21798 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 user_sw2_n
                            (input port)
  Destination:            i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_bar_controller/i_pcileech_tlps128_bar_wrengine/tdata_reg[111]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        22.630ns  (logic 1.918ns (8.477%)  route 20.712ns (91.523%))
  Logic Levels:           4  (IBUF=1 LUT2=1 LUT3=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F20                                               0.000     0.000 r  user_sw2_n (IN)
                         net (fo=0)                   0.000     0.000    user_sw2_n
    F20                  IBUF (Prop_ibuf_I_O)         1.427     1.427 r  user_sw2_n_IBUF_inst/O
                         net (fo=66, routed)          1.888     3.315    i_pcileech_com/i_pcileech_ft601/clear
    SLICE_X10Y140        LUT2 (Prop_lut2_I1_O)        0.105     3.420 f  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_1/O
                         net (fo=991, routed)         6.634    10.054    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/rst
    SLICE_X63Y165        LUT3 (Prop_lut3_I0_O)        0.119    10.173 f  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/i_fifo_pcie_cfg_tx_i_1/O
                         net (fo=1478, routed)        9.792    19.966    i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_bar_controller/i_pcileech_tlps128_bar_wrengine/SR[0]
    SLICE_X18Y169        LUT6 (Prop_lut6_I4_O)        0.267    20.233 r  i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_bar_controller/i_pcileech_tlps128_bar_wrengine/tkeepdw[3]_i_1__0/O
                         net (fo=99, routed)          2.397    22.630    i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_bar_controller/i_pcileech_tlps128_bar_wrengine/tdata
    SLICE_X31Y164        FDRE                                         r  i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_bar_controller/i_pcileech_tlps128_bar_wrengine/tdata_reg[111]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 user_sw2_n
                            (input port)
  Destination:            i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_bar_controller/i_pcileech_tlps128_bar_wrengine/tdata_reg[122]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        22.423ns  (logic 1.918ns (8.555%)  route 20.505ns (91.445%))
  Logic Levels:           4  (IBUF=1 LUT2=1 LUT3=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F20                                               0.000     0.000 r  user_sw2_n (IN)
                         net (fo=0)                   0.000     0.000    user_sw2_n
    F20                  IBUF (Prop_ibuf_I_O)         1.427     1.427 r  user_sw2_n_IBUF_inst/O
                         net (fo=66, routed)          1.888     3.315    i_pcileech_com/i_pcileech_ft601/clear
    SLICE_X10Y140        LUT2 (Prop_lut2_I1_O)        0.105     3.420 f  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_1/O
                         net (fo=991, routed)         6.634    10.054    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/rst
    SLICE_X63Y165        LUT3 (Prop_lut3_I0_O)        0.119    10.173 f  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/i_fifo_pcie_cfg_tx_i_1/O
                         net (fo=1478, routed)        9.792    19.966    i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_bar_controller/i_pcileech_tlps128_bar_wrengine/SR[0]
    SLICE_X18Y169        LUT6 (Prop_lut6_I4_O)        0.267    20.233 r  i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_bar_controller/i_pcileech_tlps128_bar_wrengine/tkeepdw[3]_i_1__0/O
                         net (fo=99, routed)          2.191    22.423    i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_bar_controller/i_pcileech_tlps128_bar_wrengine/tdata
    SLICE_X32Y165        FDRE                                         r  i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_bar_controller/i_pcileech_tlps128_bar_wrengine/tdata_reg[122]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 user_sw2_n
                            (input port)
  Destination:            i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_bar_controller/i_pcileech_tlps128_bar_wrengine/tdata_reg[124]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        22.423ns  (logic 1.918ns (8.555%)  route 20.505ns (91.445%))
  Logic Levels:           4  (IBUF=1 LUT2=1 LUT3=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F20                                               0.000     0.000 r  user_sw2_n (IN)
                         net (fo=0)                   0.000     0.000    user_sw2_n
    F20                  IBUF (Prop_ibuf_I_O)         1.427     1.427 r  user_sw2_n_IBUF_inst/O
                         net (fo=66, routed)          1.888     3.315    i_pcileech_com/i_pcileech_ft601/clear
    SLICE_X10Y140        LUT2 (Prop_lut2_I1_O)        0.105     3.420 f  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_1/O
                         net (fo=991, routed)         6.634    10.054    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/rst
    SLICE_X63Y165        LUT3 (Prop_lut3_I0_O)        0.119    10.173 f  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/i_fifo_pcie_cfg_tx_i_1/O
                         net (fo=1478, routed)        9.792    19.966    i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_bar_controller/i_pcileech_tlps128_bar_wrengine/SR[0]
    SLICE_X18Y169        LUT6 (Prop_lut6_I4_O)        0.267    20.233 r  i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_bar_controller/i_pcileech_tlps128_bar_wrengine/tkeepdw[3]_i_1__0/O
                         net (fo=99, routed)          2.191    22.423    i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_bar_controller/i_pcileech_tlps128_bar_wrengine/tdata
    SLICE_X32Y165        FDRE                                         r  i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_bar_controller/i_pcileech_tlps128_bar_wrengine/tdata_reg[124]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 user_sw2_n
                            (input port)
  Destination:            i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_bar_controller/i_pcileech_tlps128_bar_wrengine/tdata_reg[125]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        22.423ns  (logic 1.918ns (8.555%)  route 20.505ns (91.445%))
  Logic Levels:           4  (IBUF=1 LUT2=1 LUT3=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F20                                               0.000     0.000 r  user_sw2_n (IN)
                         net (fo=0)                   0.000     0.000    user_sw2_n
    F20                  IBUF (Prop_ibuf_I_O)         1.427     1.427 r  user_sw2_n_IBUF_inst/O
                         net (fo=66, routed)          1.888     3.315    i_pcileech_com/i_pcileech_ft601/clear
    SLICE_X10Y140        LUT2 (Prop_lut2_I1_O)        0.105     3.420 f  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_1/O
                         net (fo=991, routed)         6.634    10.054    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/rst
    SLICE_X63Y165        LUT3 (Prop_lut3_I0_O)        0.119    10.173 f  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/i_fifo_pcie_cfg_tx_i_1/O
                         net (fo=1478, routed)        9.792    19.966    i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_bar_controller/i_pcileech_tlps128_bar_wrengine/SR[0]
    SLICE_X18Y169        LUT6 (Prop_lut6_I4_O)        0.267    20.233 r  i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_bar_controller/i_pcileech_tlps128_bar_wrengine/tkeepdw[3]_i_1__0/O
                         net (fo=99, routed)          2.191    22.423    i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_bar_controller/i_pcileech_tlps128_bar_wrengine/tdata
    SLICE_X32Y165        FDRE                                         r  i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_bar_controller/i_pcileech_tlps128_bar_wrengine/tdata_reg[125]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 user_sw2_n
                            (input port)
  Destination:            i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_bar_controller/i_pcileech_tlps128_bar_wrengine/tdata_reg[60]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        22.423ns  (logic 1.918ns (8.555%)  route 20.505ns (91.445%))
  Logic Levels:           4  (IBUF=1 LUT2=1 LUT3=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F20                                               0.000     0.000 r  user_sw2_n (IN)
                         net (fo=0)                   0.000     0.000    user_sw2_n
    F20                  IBUF (Prop_ibuf_I_O)         1.427     1.427 r  user_sw2_n_IBUF_inst/O
                         net (fo=66, routed)          1.888     3.315    i_pcileech_com/i_pcileech_ft601/clear
    SLICE_X10Y140        LUT2 (Prop_lut2_I1_O)        0.105     3.420 f  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_1/O
                         net (fo=991, routed)         6.634    10.054    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/rst
    SLICE_X63Y165        LUT3 (Prop_lut3_I0_O)        0.119    10.173 f  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/i_fifo_pcie_cfg_tx_i_1/O
                         net (fo=1478, routed)        9.792    19.966    i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_bar_controller/i_pcileech_tlps128_bar_wrengine/SR[0]
    SLICE_X18Y169        LUT6 (Prop_lut6_I4_O)        0.267    20.233 r  i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_bar_controller/i_pcileech_tlps128_bar_wrengine/tkeepdw[3]_i_1__0/O
                         net (fo=99, routed)          2.191    22.423    i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_bar_controller/i_pcileech_tlps128_bar_wrengine/tdata
    SLICE_X32Y165        FDRE                                         r  i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_bar_controller/i_pcileech_tlps128_bar_wrengine/tdata_reg[60]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 user_sw2_n
                            (input port)
  Destination:            i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_bar_controller/i_pcileech_tlps128_bar_wrengine/tdata_reg[61]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        22.423ns  (logic 1.918ns (8.555%)  route 20.505ns (91.445%))
  Logic Levels:           4  (IBUF=1 LUT2=1 LUT3=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F20                                               0.000     0.000 r  user_sw2_n (IN)
                         net (fo=0)                   0.000     0.000    user_sw2_n
    F20                  IBUF (Prop_ibuf_I_O)         1.427     1.427 r  user_sw2_n_IBUF_inst/O
                         net (fo=66, routed)          1.888     3.315    i_pcileech_com/i_pcileech_ft601/clear
    SLICE_X10Y140        LUT2 (Prop_lut2_I1_O)        0.105     3.420 f  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_1/O
                         net (fo=991, routed)         6.634    10.054    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/rst
    SLICE_X63Y165        LUT3 (Prop_lut3_I0_O)        0.119    10.173 f  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/i_fifo_pcie_cfg_tx_i_1/O
                         net (fo=1478, routed)        9.792    19.966    i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_bar_controller/i_pcileech_tlps128_bar_wrengine/SR[0]
    SLICE_X18Y169        LUT6 (Prop_lut6_I4_O)        0.267    20.233 r  i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_bar_controller/i_pcileech_tlps128_bar_wrengine/tkeepdw[3]_i_1__0/O
                         net (fo=99, routed)          2.191    22.423    i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_bar_controller/i_pcileech_tlps128_bar_wrengine/tdata
    SLICE_X32Y165        FDRE                                         r  i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_bar_controller/i_pcileech_tlps128_bar_wrengine/tdata_reg[61]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 user_sw2_n
                            (input port)
  Destination:            i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_bar_controller/i_pcileech_tlps128_bar_wrengine/tdata_reg[90]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        22.423ns  (logic 1.918ns (8.555%)  route 20.505ns (91.445%))
  Logic Levels:           4  (IBUF=1 LUT2=1 LUT3=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F20                                               0.000     0.000 r  user_sw2_n (IN)
                         net (fo=0)                   0.000     0.000    user_sw2_n
    F20                  IBUF (Prop_ibuf_I_O)         1.427     1.427 r  user_sw2_n_IBUF_inst/O
                         net (fo=66, routed)          1.888     3.315    i_pcileech_com/i_pcileech_ft601/clear
    SLICE_X10Y140        LUT2 (Prop_lut2_I1_O)        0.105     3.420 f  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_1/O
                         net (fo=991, routed)         6.634    10.054    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/rst
    SLICE_X63Y165        LUT3 (Prop_lut3_I0_O)        0.119    10.173 f  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/i_fifo_pcie_cfg_tx_i_1/O
                         net (fo=1478, routed)        9.792    19.966    i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_bar_controller/i_pcileech_tlps128_bar_wrengine/SR[0]
    SLICE_X18Y169        LUT6 (Prop_lut6_I4_O)        0.267    20.233 r  i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_bar_controller/i_pcileech_tlps128_bar_wrengine/tkeepdw[3]_i_1__0/O
                         net (fo=99, routed)          2.191    22.423    i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_bar_controller/i_pcileech_tlps128_bar_wrengine/tdata
    SLICE_X32Y165        FDRE                                         r  i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_bar_controller/i_pcileech_tlps128_bar_wrengine/tdata_reg[90]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 user_sw2_n
                            (input port)
  Destination:            i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_bar_controller/i_pcileech_tlps128_bar_wrengine/tdata_reg[92]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        22.423ns  (logic 1.918ns (8.555%)  route 20.505ns (91.445%))
  Logic Levels:           4  (IBUF=1 LUT2=1 LUT3=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F20                                               0.000     0.000 r  user_sw2_n (IN)
                         net (fo=0)                   0.000     0.000    user_sw2_n
    F20                  IBUF (Prop_ibuf_I_O)         1.427     1.427 r  user_sw2_n_IBUF_inst/O
                         net (fo=66, routed)          1.888     3.315    i_pcileech_com/i_pcileech_ft601/clear
    SLICE_X10Y140        LUT2 (Prop_lut2_I1_O)        0.105     3.420 f  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_1/O
                         net (fo=991, routed)         6.634    10.054    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/rst
    SLICE_X63Y165        LUT3 (Prop_lut3_I0_O)        0.119    10.173 f  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/i_fifo_pcie_cfg_tx_i_1/O
                         net (fo=1478, routed)        9.792    19.966    i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_bar_controller/i_pcileech_tlps128_bar_wrengine/SR[0]
    SLICE_X18Y169        LUT6 (Prop_lut6_I4_O)        0.267    20.233 r  i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_bar_controller/i_pcileech_tlps128_bar_wrengine/tkeepdw[3]_i_1__0/O
                         net (fo=99, routed)          2.191    22.423    i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_bar_controller/i_pcileech_tlps128_bar_wrengine/tdata
    SLICE_X32Y165        FDRE                                         r  i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_bar_controller/i_pcileech_tlps128_bar_wrengine/tdata_reg[92]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 user_sw2_n
                            (input port)
  Destination:            i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_bar_controller/i_pcileech_tlps128_bar_wrengine/tdata_reg[93]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        22.423ns  (logic 1.918ns (8.555%)  route 20.505ns (91.445%))
  Logic Levels:           4  (IBUF=1 LUT2=1 LUT3=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F20                                               0.000     0.000 r  user_sw2_n (IN)
                         net (fo=0)                   0.000     0.000    user_sw2_n
    F20                  IBUF (Prop_ibuf_I_O)         1.427     1.427 r  user_sw2_n_IBUF_inst/O
                         net (fo=66, routed)          1.888     3.315    i_pcileech_com/i_pcileech_ft601/clear
    SLICE_X10Y140        LUT2 (Prop_lut2_I1_O)        0.105     3.420 f  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_1/O
                         net (fo=991, routed)         6.634    10.054    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/rst
    SLICE_X63Y165        LUT3 (Prop_lut3_I0_O)        0.119    10.173 f  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/i_fifo_pcie_cfg_tx_i_1/O
                         net (fo=1478, routed)        9.792    19.966    i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_bar_controller/i_pcileech_tlps128_bar_wrengine/SR[0]
    SLICE_X18Y169        LUT6 (Prop_lut6_I4_O)        0.267    20.233 r  i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_bar_controller/i_pcileech_tlps128_bar_wrengine/tkeepdw[3]_i_1__0/O
                         net (fo=99, routed)          2.191    22.423    i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_bar_controller/i_pcileech_tlps128_bar_wrengine/tdata
    SLICE_X32Y165        FDRE                                         r  i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_bar_controller/i_pcileech_tlps128_bar_wrengine/tdata_reg[93]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 user_sw2_n
                            (input port)
  Destination:            i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_bar_controller/i_pcileech_tlps128_bar_wrengine/tdata_reg[100]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        22.416ns  (logic 1.918ns (8.558%)  route 20.498ns (91.442%))
  Logic Levels:           4  (IBUF=1 LUT2=1 LUT3=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F20                                               0.000     0.000 r  user_sw2_n (IN)
                         net (fo=0)                   0.000     0.000    user_sw2_n
    F20                  IBUF (Prop_ibuf_I_O)         1.427     1.427 r  user_sw2_n_IBUF_inst/O
                         net (fo=66, routed)          1.888     3.315    i_pcileech_com/i_pcileech_ft601/clear
    SLICE_X10Y140        LUT2 (Prop_lut2_I1_O)        0.105     3.420 f  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_1/O
                         net (fo=991, routed)         6.634    10.054    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/rst
    SLICE_X63Y165        LUT3 (Prop_lut3_I0_O)        0.119    10.173 f  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/i_fifo_pcie_cfg_tx_i_1/O
                         net (fo=1478, routed)        9.792    19.966    i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_bar_controller/i_pcileech_tlps128_bar_wrengine/SR[0]
    SLICE_X18Y169        LUT6 (Prop_lut6_I4_O)        0.267    20.233 r  i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_bar_controller/i_pcileech_tlps128_bar_wrengine/tkeepdw[3]_i_1__0/O
                         net (fo=99, routed)          2.184    22.416    i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_bar_controller/i_pcileech_tlps128_bar_wrengine/tdata
    SLICE_X16Y170        FDRE                                         r  i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_bar_controller/i_pcileech_tlps128_bar_wrengine/tdata_reg[100]/CE
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_cfgspace_shadow/i_pcileech_mem_wrap/rd_tag_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            <hidden>
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.185ns  (logic 0.128ns (69.109%)  route 0.057ns (30.891%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y176        FDRE                         0.000     0.000 r  i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_cfgspace_shadow/i_pcileech_mem_wrap/rd_tag_reg[5]/C
    SLICE_X51Y176        FDRE (Prop_fdre_C_Q)         0.128     0.128 r  i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_cfgspace_shadow/i_pcileech_mem_wrap/rd_tag_reg[5]/Q
                         net (fo=1, routed)           0.057     0.185    <hidden>
    SLICE_X50Y176        RAMD32                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/plllock_reg1_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/plllock_reg2_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y197        FDRE                         0.000     0.000 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/plllock_reg1_reg/C
    SLICE_X67Y197        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/plllock_reg1_reg/Q
                         net (fo=1, routed)           0.055     0.196    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/plllock_reg1
    SLICE_X67Y197        FDRE                                         r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/plllock_reg2_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/resetdone_reg1_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/resetdone_reg2_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y195        FDRE                         0.000     0.000 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/resetdone_reg1_reg[0]/C
    SLICE_X69Y195        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/resetdone_reg1_reg[0]/Q
                         net (fo=1, routed)           0.055     0.196    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/resetdone_reg1
    SLICE_X69Y195        FDRE                                         r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/resetdone_reg2_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/rxpmaresetdone_reg1_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/rxpmaresetdone_reg2_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y197        FDRE                         0.000     0.000 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/rxpmaresetdone_reg1_reg[0]/C
    SLICE_X67Y197        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/rxpmaresetdone_reg1_reg[0]/Q
                         net (fo=1, routed)           0.055     0.196    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/rxpmaresetdone_reg1
    SLICE_X67Y197        FDRE                                         r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/rxpmaresetdone_reg2_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/txsync_done_reg1_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/txsync_done_reg2_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y197        FDRE                         0.000     0.000 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/txsync_done_reg1_reg[0]/C
    SLICE_X67Y197        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/txsync_done_reg1_reg[0]/Q
                         net (fo=1, routed)           0.055     0.196    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/txsync_done_reg1
    SLICE_X67Y197        FDRE                                         r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/txsync_done_reg2_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_drp.gtp_pipe_drp_i/do_reg1_reg[10]/C
                            (rising edge-triggered cell FDRE)
  Destination:            i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_drp.gtp_pipe_drp_i/do_reg2_reg[10]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y198        FDRE                         0.000     0.000 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_drp.gtp_pipe_drp_i/do_reg1_reg[10]/C
    SLICE_X71Y198        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_drp.gtp_pipe_drp_i/do_reg1_reg[10]/Q
                         net (fo=1, routed)           0.055     0.196    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_drp.gtp_pipe_drp_i/do_reg1[10]
    SLICE_X71Y198        FDRE                                         r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_drp.gtp_pipe_drp_i/do_reg2_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_drp.gtp_pipe_drp_i/do_reg1_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_drp.gtp_pipe_drp_i/do_reg2_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y196        FDRE                         0.000     0.000 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_drp.gtp_pipe_drp_i/do_reg1_reg[2]/C
    SLICE_X77Y196        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_drp.gtp_pipe_drp_i/do_reg1_reg[2]/Q
                         net (fo=1, routed)           0.055     0.196    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_drp.gtp_pipe_drp_i/do_reg1[2]
    SLICE_X77Y196        FDRE                                         r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_drp.gtp_pipe_drp_i/do_reg2_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_drp.gtp_pipe_drp_i/do_reg1_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_drp.gtp_pipe_drp_i/do_reg2_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y196        FDRE                         0.000     0.000 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_drp.gtp_pipe_drp_i/do_reg1_reg[3]/C
    SLICE_X77Y196        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_drp.gtp_pipe_drp_i/do_reg1_reg[3]/Q
                         net (fo=1, routed)           0.055     0.196    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_drp.gtp_pipe_drp_i/do_reg1[3]
    SLICE_X77Y196        FDRE                                         r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_drp.gtp_pipe_drp_i/do_reg2_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_drp.gtp_pipe_drp_i/do_reg1_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_drp.gtp_pipe_drp_i/do_reg2_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y192        FDRE                         0.000     0.000 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_drp.gtp_pipe_drp_i/do_reg1_reg[4]/C
    SLICE_X79Y192        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_drp.gtp_pipe_drp_i/do_reg1_reg[4]/Q
                         net (fo=1, routed)           0.055     0.196    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_drp.gtp_pipe_drp_i/do_reg1[4]
    SLICE_X79Y192        FDRE                                         r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_drp.gtp_pipe_drp_i/do_reg2_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_drp.gtp_pipe_drp_i/do_reg1_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_drp.gtp_pipe_drp_i/do_reg2_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y196        FDRE                         0.000     0.000 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_drp.gtp_pipe_drp_i/do_reg1_reg[6]/C
    SLICE_X77Y196        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_drp.gtp_pipe_drp_i/do_reg1_reg[6]/Q
                         net (fo=1, routed)           0.055     0.196    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_drp.gtp_pipe_drp_i/do_reg1[6]
    SLICE_X77Y196        FDRE                                         r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_drp.gtp_pipe_drp_i/do_reg2_reg[6]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  net_ft601_clk
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by net_ft601_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            user_ld2_n
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.796ns  (logic 3.785ns (55.687%)  route 3.012ns (44.313%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock net_ft601_clk rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  ft601_clk (IN)
                         net (fo=0)                   0.000     0.000    ft601_clk
    K18                  IBUF (Prop_ibuf_I_O)         1.419     1.419 r  ft601_clk_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.128    ft601_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.209 r  ft601_clk_IBUF_BUFG_inst/O
                         net (fo=6759, routed)        1.349     4.559    <hidden>
    SLICE_X36Y128        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y128        FDRE (Prop_fdre_C_Q)         0.379     4.938 r  <hidden>
                         net (fo=2, routed)           0.916     5.854    i_pcileech_com/com_tx_prog_full
    SLICE_X8Y134         LUT5 (Prop_lut5_I0_O)        0.105     5.959 r  i_pcileech_com/led_ld2_obuf_i_1/O
                         net (fo=1, routed)           2.096     8.054    i_pcileech_com_n_72
    G22                  OBUF (Prop_obuf_I_O)         3.301    11.355 r  led_ld2_obuf/O
                         net (fo=0)                   0.000    11.355    user_ld2_n
    G22                                                               r  user_ld2_n (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by net_ft601_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            user_ld2_n
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.613ns  (logic 1.442ns (55.189%)  route 1.171ns (44.811%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock net_ft601_clk rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  ft601_clk (IN)
                         net (fo=0)                   0.000     0.000    ft601_clk
    K18                  IBUF (Prop_ibuf_I_O)         0.256     0.256 r  ft601_clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.896    ft601_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.922 r  ft601_clk_IBUF_BUFG_inst/O
                         net (fo=6759, routed)        0.554     1.476    <hidden>
    SLICE_X36Y128        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y128        FDRE (Prop_fdre_C_Q)         0.141     1.617 r  <hidden>
                         net (fo=2, routed)           0.452     2.069    i_pcileech_com/com_tx_prog_full
    SLICE_X8Y134         LUT5 (Prop_lut5_I0_O)        0.045     2.114 r  i_pcileech_com/led_ld2_obuf_i_1/O
                         net (fo=1, routed)           0.719     2.833    i_pcileech_com_n_72
    G22                  OBUF (Prop_obuf_I_O)         1.256     4.089 r  led_ld2_obuf/O
                         net (fo=0)                   0.000     4.089    user_ld2_n
    G22                                                               r  user_ld2_n (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  pcie_sys_clk_p
  To Clock:  

Max Delay             2 Endpoints
Min Delay             2 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by pcie_sys_clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            user_ld1_n
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.464ns  (logic 3.782ns (50.669%)  route 3.682ns (49.331%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_sys_clk_p rise edge)
                                                      0.000     0.000 r  
    F10                                               0.000     0.000 r  pcie_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pcie_clk_p
    F10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  pcie_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    i_pcileech_pcie_a7/pcie_clk_p_IBUF
    IBUFDS_GTE2_X0Y3     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  i_pcileech_pcie_a7/refclk_ibuf/O
                         net (fo=28, routed)          1.418     3.773    i_pcileech_pcie_a7/pcie_clk_c
    SLICE_X65Y163        FDRE                                         r  i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y163        FDRE (Prop_fdre_C_Q)         0.379     4.152 f  i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[25]/Q
                         net (fo=2, routed)           0.366     4.518    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/S[0]
    SLICE_X64Y163        LUT2 (Prop_lut2_I1_O)        0.105     4.623 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/led_ld1_obuf_i_1/O
                         net (fo=1, routed)           3.316     7.939    I0
    G21                  OBUF (Prop_obuf_I_O)         3.298    11.237 r  led_ld1_obuf/O
                         net (fo=0)                   0.000    11.237    user_ld1_n
    G21                                                               r  user_ld1_n (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pcie_clk_p
                            (clock source 'pcie_sys_clk_p'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_wrapper_i/gtp_common.gtpe2_common_i/GTREFCLK0
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.355ns  (logic 2.355ns (99.991%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IBUFDS_GTE2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_sys_clk_p fall edge)
                                                      5.000     5.000 f  
    F10                                               0.000     5.000 f  pcie_clk_p (IN)
                         net (fo=0)                   0.000     5.000    pcie_clk_p
    F10                  IBUF (Prop_ibuf_I_O)         0.000     5.000 f  pcie_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     5.000    i_pcileech_pcie_a7/pcie_clk_p_IBUF
    IBUFDS_GTE2_X0Y3     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     7.355 f  i_pcileech_pcie_a7/refclk_ibuf/O
                         net (fo=28, routed)          0.000     7.355    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_wrapper_i/pcie_clk_c
    GTPE2_COMMON_X0Y1    GTPE2_COMMON                                 f  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_wrapper_i/gtp_common.gtpe2_common_i/GTREFCLK0
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 pcie_clk_p
                            (clock source 'pcie_sys_clk_p'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_wrapper_i/gtp_common.gtpe2_common_i/GTREFCLK0
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.441ns  (logic 0.441ns (99.953%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IBUFDS_GTE2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_sys_clk_p rise edge)
                                                      0.000     0.000 r  
    F10                                               0.000     0.000 r  pcie_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pcie_clk_p
    F10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  pcie_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    i_pcileech_pcie_a7/pcie_clk_p_IBUF
    IBUFDS_GTE2_X0Y3     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  i_pcileech_pcie_a7/refclk_ibuf/O
                         net (fo=28, routed)          0.000     0.441    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_wrapper_i/pcie_clk_c
    GTPE2_COMMON_X0Y1    GTPE2_COMMON                                 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_wrapper_i/gtp_common.gtpe2_common_i/GTREFCLK0
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by pcie_sys_clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            user_ld1_n
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.967ns  (logic 1.439ns (48.499%)  route 1.528ns (51.501%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_sys_clk_p rise edge)
                                                      0.000     0.000 r  
    F10                                               0.000     0.000 r  pcie_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pcie_clk_p
    F10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  pcie_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    i_pcileech_pcie_a7/pcie_clk_p_IBUF
    IBUFDS_GTE2_X0Y3     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  i_pcileech_pcie_a7/refclk_ibuf/O
                         net (fo=28, routed)          0.498     0.939    i_pcileech_pcie_a7/pcie_clk_c
    SLICE_X65Y163        FDRE                                         r  i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y163        FDRE (Prop_fdre_C_Q)         0.141     1.080 f  i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[25]/Q
                         net (fo=2, routed)           0.157     1.237    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/S[0]
    SLICE_X64Y163        LUT2 (Prop_lut2_I1_O)        0.045     1.282 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/led_ld1_obuf_i_1/O
                         net (fo=1, routed)           1.371     2.653    I0
    G21                  OBUF (Prop_obuf_I_O)         1.253     3.906 r  led_ld1_obuf/O
                         net (fo=0)                   0.000     3.906    user_ld1_n
    G21                                                               r  user_ld1_n (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  net_clk

Max Delay          2534 Endpoints
Min Delay          2534 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 user_sw2_n
                            (input port)
  Destination:            i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_src_fifo/tdata_reg[15]/CE
                            (rising edge-triggered cell FDRE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        18.854ns  (logic 1.918ns (10.175%)  route 16.935ns (89.825%))
  Logic Levels:           4  (IBUF=1 LUT2=1 LUT3=1 LUT5=1)
  Clock Path Skew:        4.457ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.457ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F20                                               0.000     0.000 r  user_sw2_n (IN)
                         net (fo=0)                   0.000     0.000    user_sw2_n
    F20                  IBUF (Prop_ibuf_I_O)         1.427     1.427 r  user_sw2_n_IBUF_inst/O
                         net (fo=66, routed)          1.888     3.315    i_pcileech_com/i_pcileech_ft601/clear
    SLICE_X10Y140        LUT2 (Prop_lut2_I1_O)        0.105     3.420 f  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_1/O
                         net (fo=991, routed)         6.634    10.054    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/rst
    SLICE_X63Y165        LUT3 (Prop_lut3_I0_O)        0.119    10.173 f  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/i_fifo_pcie_cfg_tx_i_1/O
                         net (fo=1478, routed)        7.178    17.351    i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_src_fifo/SR[0]
    SLICE_X39Y176        LUT5 (Prop_lut5_I4_O)        0.267    17.618 r  i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_src_fifo/tdata[31]_i_1__1/O
                         net (fo=32, routed)          1.235    18.854    i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_src_fifo/tdata[31]_i_1__1_n_0
    SLICE_X9Y182         FDRE                                         r  i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_src_fifo/tdata_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock net_clk rise edge)    0.000     0.000 r  
    J19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    J19                  IBUF (Prop_ibuf_I_O)         1.350     1.350 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.620     2.970    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077     3.047 r  clk_IBUF_BUFG_inst/O
                         net (fo=2805, routed)        1.410     4.457    i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_src_fifo/drp_clk
    SLICE_X9Y182         FDRE                                         r  i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_src_fifo/tdata_reg[15]/C

Slack:                    inf
  Source:                 user_sw2_n
                            (input port)
  Destination:            i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_src_fifo/tdata_reg[17]/CE
                            (rising edge-triggered cell FDRE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        18.854ns  (logic 1.918ns (10.175%)  route 16.935ns (89.825%))
  Logic Levels:           4  (IBUF=1 LUT2=1 LUT3=1 LUT5=1)
  Clock Path Skew:        4.457ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.457ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F20                                               0.000     0.000 r  user_sw2_n (IN)
                         net (fo=0)                   0.000     0.000    user_sw2_n
    F20                  IBUF (Prop_ibuf_I_O)         1.427     1.427 r  user_sw2_n_IBUF_inst/O
                         net (fo=66, routed)          1.888     3.315    i_pcileech_com/i_pcileech_ft601/clear
    SLICE_X10Y140        LUT2 (Prop_lut2_I1_O)        0.105     3.420 f  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_1/O
                         net (fo=991, routed)         6.634    10.054    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/rst
    SLICE_X63Y165        LUT3 (Prop_lut3_I0_O)        0.119    10.173 f  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/i_fifo_pcie_cfg_tx_i_1/O
                         net (fo=1478, routed)        7.178    17.351    i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_src_fifo/SR[0]
    SLICE_X39Y176        LUT5 (Prop_lut5_I4_O)        0.267    17.618 r  i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_src_fifo/tdata[31]_i_1__1/O
                         net (fo=32, routed)          1.235    18.854    i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_src_fifo/tdata[31]_i_1__1_n_0
    SLICE_X9Y182         FDRE                                         r  i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_src_fifo/tdata_reg[17]/CE
  -------------------------------------------------------------------    -------------------

                         (clock net_clk rise edge)    0.000     0.000 r  
    J19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    J19                  IBUF (Prop_ibuf_I_O)         1.350     1.350 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.620     2.970    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077     3.047 r  clk_IBUF_BUFG_inst/O
                         net (fo=2805, routed)        1.410     4.457    i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_src_fifo/drp_clk
    SLICE_X9Y182         FDRE                                         r  i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_src_fifo/tdata_reg[17]/C

Slack:                    inf
  Source:                 user_sw2_n
                            (input port)
  Destination:            i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_src_fifo/tdata_reg[19]/CE
                            (rising edge-triggered cell FDRE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        18.854ns  (logic 1.918ns (10.175%)  route 16.935ns (89.825%))
  Logic Levels:           4  (IBUF=1 LUT2=1 LUT3=1 LUT5=1)
  Clock Path Skew:        4.457ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.457ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F20                                               0.000     0.000 r  user_sw2_n (IN)
                         net (fo=0)                   0.000     0.000    user_sw2_n
    F20                  IBUF (Prop_ibuf_I_O)         1.427     1.427 r  user_sw2_n_IBUF_inst/O
                         net (fo=66, routed)          1.888     3.315    i_pcileech_com/i_pcileech_ft601/clear
    SLICE_X10Y140        LUT2 (Prop_lut2_I1_O)        0.105     3.420 f  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_1/O
                         net (fo=991, routed)         6.634    10.054    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/rst
    SLICE_X63Y165        LUT3 (Prop_lut3_I0_O)        0.119    10.173 f  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/i_fifo_pcie_cfg_tx_i_1/O
                         net (fo=1478, routed)        7.178    17.351    i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_src_fifo/SR[0]
    SLICE_X39Y176        LUT5 (Prop_lut5_I4_O)        0.267    17.618 r  i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_src_fifo/tdata[31]_i_1__1/O
                         net (fo=32, routed)          1.235    18.854    i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_src_fifo/tdata[31]_i_1__1_n_0
    SLICE_X9Y182         FDRE                                         r  i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_src_fifo/tdata_reg[19]/CE
  -------------------------------------------------------------------    -------------------

                         (clock net_clk rise edge)    0.000     0.000 r  
    J19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    J19                  IBUF (Prop_ibuf_I_O)         1.350     1.350 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.620     2.970    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077     3.047 r  clk_IBUF_BUFG_inst/O
                         net (fo=2805, routed)        1.410     4.457    i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_src_fifo/drp_clk
    SLICE_X9Y182         FDRE                                         r  i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_src_fifo/tdata_reg[19]/C

Slack:                    inf
  Source:                 user_sw2_n
                            (input port)
  Destination:            i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_src_fifo/tdata_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        18.854ns  (logic 1.918ns (10.175%)  route 16.935ns (89.825%))
  Logic Levels:           4  (IBUF=1 LUT2=1 LUT3=1 LUT5=1)
  Clock Path Skew:        4.457ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.457ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F20                                               0.000     0.000 r  user_sw2_n (IN)
                         net (fo=0)                   0.000     0.000    user_sw2_n
    F20                  IBUF (Prop_ibuf_I_O)         1.427     1.427 r  user_sw2_n_IBUF_inst/O
                         net (fo=66, routed)          1.888     3.315    i_pcileech_com/i_pcileech_ft601/clear
    SLICE_X10Y140        LUT2 (Prop_lut2_I1_O)        0.105     3.420 f  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_1/O
                         net (fo=991, routed)         6.634    10.054    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/rst
    SLICE_X63Y165        LUT3 (Prop_lut3_I0_O)        0.119    10.173 f  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/i_fifo_pcie_cfg_tx_i_1/O
                         net (fo=1478, routed)        7.178    17.351    i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_src_fifo/SR[0]
    SLICE_X39Y176        LUT5 (Prop_lut5_I4_O)        0.267    17.618 r  i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_src_fifo/tdata[31]_i_1__1/O
                         net (fo=32, routed)          1.235    18.854    i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_src_fifo/tdata[31]_i_1__1_n_0
    SLICE_X9Y182         FDRE                                         r  i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_src_fifo/tdata_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock net_clk rise edge)    0.000     0.000 r  
    J19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    J19                  IBUF (Prop_ibuf_I_O)         1.350     1.350 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.620     2.970    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077     3.047 r  clk_IBUF_BUFG_inst/O
                         net (fo=2805, routed)        1.410     4.457    i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_src_fifo/drp_clk
    SLICE_X9Y182         FDRE                                         r  i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_src_fifo/tdata_reg[7]/C

Slack:                    inf
  Source:                 user_sw2_n
                            (input port)
  Destination:            i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_src_fifo/tdata_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        18.854ns  (logic 1.918ns (10.175%)  route 16.935ns (89.825%))
  Logic Levels:           4  (IBUF=1 LUT2=1 LUT3=1 LUT5=1)
  Clock Path Skew:        4.457ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.457ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F20                                               0.000     0.000 r  user_sw2_n (IN)
                         net (fo=0)                   0.000     0.000    user_sw2_n
    F20                  IBUF (Prop_ibuf_I_O)         1.427     1.427 r  user_sw2_n_IBUF_inst/O
                         net (fo=66, routed)          1.888     3.315    i_pcileech_com/i_pcileech_ft601/clear
    SLICE_X10Y140        LUT2 (Prop_lut2_I1_O)        0.105     3.420 f  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_1/O
                         net (fo=991, routed)         6.634    10.054    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/rst
    SLICE_X63Y165        LUT3 (Prop_lut3_I0_O)        0.119    10.173 f  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/i_fifo_pcie_cfg_tx_i_1/O
                         net (fo=1478, routed)        7.178    17.351    i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_src_fifo/SR[0]
    SLICE_X39Y176        LUT5 (Prop_lut5_I4_O)        0.267    17.618 r  i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_src_fifo/tdata[31]_i_1__1/O
                         net (fo=32, routed)          1.235    18.854    i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_src_fifo/tdata[31]_i_1__1_n_0
    SLICE_X9Y182         FDRE                                         r  i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_src_fifo/tdata_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock net_clk rise edge)    0.000     0.000 r  
    J19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    J19                  IBUF (Prop_ibuf_I_O)         1.350     1.350 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.620     2.970    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077     3.047 r  clk_IBUF_BUFG_inst/O
                         net (fo=2805, routed)        1.410     4.457    i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_src_fifo/drp_clk
    SLICE_X9Y182         FDRE                                         r  i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_src_fifo/tdata_reg[8]/C

Slack:                    inf
  Source:                 user_sw2_n
                            (input port)
  Destination:            i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_src_fifo/tdata_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        18.732ns  (logic 1.918ns (10.241%)  route 16.814ns (89.759%))
  Logic Levels:           4  (IBUF=1 LUT2=1 LUT3=1 LUT5=1)
  Clock Path Skew:        4.458ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.458ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F20                                               0.000     0.000 r  user_sw2_n (IN)
                         net (fo=0)                   0.000     0.000    user_sw2_n
    F20                  IBUF (Prop_ibuf_I_O)         1.427     1.427 r  user_sw2_n_IBUF_inst/O
                         net (fo=66, routed)          1.888     3.315    i_pcileech_com/i_pcileech_ft601/clear
    SLICE_X10Y140        LUT2 (Prop_lut2_I1_O)        0.105     3.420 f  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_1/O
                         net (fo=991, routed)         6.634    10.054    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/rst
    SLICE_X63Y165        LUT3 (Prop_lut3_I0_O)        0.119    10.173 f  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/i_fifo_pcie_cfg_tx_i_1/O
                         net (fo=1478, routed)        7.178    17.351    i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_src_fifo/SR[0]
    SLICE_X39Y176        LUT5 (Prop_lut5_I4_O)        0.267    17.618 r  i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_src_fifo/tdata[31]_i_1__1/O
                         net (fo=32, routed)          1.114    18.732    i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_src_fifo/tdata[31]_i_1__1_n_0
    SLICE_X8Y184         FDRE                                         r  i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_src_fifo/tdata_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock net_clk rise edge)    0.000     0.000 r  
    J19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    J19                  IBUF (Prop_ibuf_I_O)         1.350     1.350 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.620     2.970    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077     3.047 r  clk_IBUF_BUFG_inst/O
                         net (fo=2805, routed)        1.411     4.458    i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_src_fifo/drp_clk
    SLICE_X8Y184         FDRE                                         r  i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_src_fifo/tdata_reg[10]/C

Slack:                    inf
  Source:                 user_sw2_n
                            (input port)
  Destination:            i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_src_fifo/tdata_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        18.732ns  (logic 1.918ns (10.241%)  route 16.814ns (89.759%))
  Logic Levels:           4  (IBUF=1 LUT2=1 LUT3=1 LUT5=1)
  Clock Path Skew:        4.458ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.458ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F20                                               0.000     0.000 r  user_sw2_n (IN)
                         net (fo=0)                   0.000     0.000    user_sw2_n
    F20                  IBUF (Prop_ibuf_I_O)         1.427     1.427 r  user_sw2_n_IBUF_inst/O
                         net (fo=66, routed)          1.888     3.315    i_pcileech_com/i_pcileech_ft601/clear
    SLICE_X10Y140        LUT2 (Prop_lut2_I1_O)        0.105     3.420 f  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_1/O
                         net (fo=991, routed)         6.634    10.054    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/rst
    SLICE_X63Y165        LUT3 (Prop_lut3_I0_O)        0.119    10.173 f  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/i_fifo_pcie_cfg_tx_i_1/O
                         net (fo=1478, routed)        7.178    17.351    i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_src_fifo/SR[0]
    SLICE_X39Y176        LUT5 (Prop_lut5_I4_O)        0.267    17.618 r  i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_src_fifo/tdata[31]_i_1__1/O
                         net (fo=32, routed)          1.114    18.732    i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_src_fifo/tdata[31]_i_1__1_n_0
    SLICE_X8Y184         FDRE                                         r  i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_src_fifo/tdata_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock net_clk rise edge)    0.000     0.000 r  
    J19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    J19                  IBUF (Prop_ibuf_I_O)         1.350     1.350 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.620     2.970    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077     3.047 r  clk_IBUF_BUFG_inst/O
                         net (fo=2805, routed)        1.411     4.458    i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_src_fifo/drp_clk
    SLICE_X8Y184         FDRE                                         r  i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_src_fifo/tdata_reg[12]/C

Slack:                    inf
  Source:                 user_sw2_n
                            (input port)
  Destination:            i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_src_fifo/tdata_reg[23]/CE
                            (rising edge-triggered cell FDRE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        18.732ns  (logic 1.918ns (10.241%)  route 16.814ns (89.759%))
  Logic Levels:           4  (IBUF=1 LUT2=1 LUT3=1 LUT5=1)
  Clock Path Skew:        4.458ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.458ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F20                                               0.000     0.000 r  user_sw2_n (IN)
                         net (fo=0)                   0.000     0.000    user_sw2_n
    F20                  IBUF (Prop_ibuf_I_O)         1.427     1.427 r  user_sw2_n_IBUF_inst/O
                         net (fo=66, routed)          1.888     3.315    i_pcileech_com/i_pcileech_ft601/clear
    SLICE_X10Y140        LUT2 (Prop_lut2_I1_O)        0.105     3.420 f  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_1/O
                         net (fo=991, routed)         6.634    10.054    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/rst
    SLICE_X63Y165        LUT3 (Prop_lut3_I0_O)        0.119    10.173 f  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/i_fifo_pcie_cfg_tx_i_1/O
                         net (fo=1478, routed)        7.178    17.351    i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_src_fifo/SR[0]
    SLICE_X39Y176        LUT5 (Prop_lut5_I4_O)        0.267    17.618 r  i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_src_fifo/tdata[31]_i_1__1/O
                         net (fo=32, routed)          1.114    18.732    i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_src_fifo/tdata[31]_i_1__1_n_0
    SLICE_X8Y184         FDRE                                         r  i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_src_fifo/tdata_reg[23]/CE
  -------------------------------------------------------------------    -------------------

                         (clock net_clk rise edge)    0.000     0.000 r  
    J19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    J19                  IBUF (Prop_ibuf_I_O)         1.350     1.350 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.620     2.970    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077     3.047 r  clk_IBUF_BUFG_inst/O
                         net (fo=2805, routed)        1.411     4.458    i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_src_fifo/drp_clk
    SLICE_X8Y184         FDRE                                         r  i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_src_fifo/tdata_reg[23]/C

Slack:                    inf
  Source:                 user_sw2_n
                            (input port)
  Destination:            i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_src_fifo/tdata_reg[28]/CE
                            (rising edge-triggered cell FDRE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        18.732ns  (logic 1.918ns (10.241%)  route 16.814ns (89.759%))
  Logic Levels:           4  (IBUF=1 LUT2=1 LUT3=1 LUT5=1)
  Clock Path Skew:        4.458ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.458ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F20                                               0.000     0.000 r  user_sw2_n (IN)
                         net (fo=0)                   0.000     0.000    user_sw2_n
    F20                  IBUF (Prop_ibuf_I_O)         1.427     1.427 r  user_sw2_n_IBUF_inst/O
                         net (fo=66, routed)          1.888     3.315    i_pcileech_com/i_pcileech_ft601/clear
    SLICE_X10Y140        LUT2 (Prop_lut2_I1_O)        0.105     3.420 f  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_1/O
                         net (fo=991, routed)         6.634    10.054    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/rst
    SLICE_X63Y165        LUT3 (Prop_lut3_I0_O)        0.119    10.173 f  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/i_fifo_pcie_cfg_tx_i_1/O
                         net (fo=1478, routed)        7.178    17.351    i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_src_fifo/SR[0]
    SLICE_X39Y176        LUT5 (Prop_lut5_I4_O)        0.267    17.618 r  i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_src_fifo/tdata[31]_i_1__1/O
                         net (fo=32, routed)          1.114    18.732    i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_src_fifo/tdata[31]_i_1__1_n_0
    SLICE_X8Y184         FDRE                                         r  i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_src_fifo/tdata_reg[28]/CE
  -------------------------------------------------------------------    -------------------

                         (clock net_clk rise edge)    0.000     0.000 r  
    J19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    J19                  IBUF (Prop_ibuf_I_O)         1.350     1.350 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.620     2.970    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077     3.047 r  clk_IBUF_BUFG_inst/O
                         net (fo=2805, routed)        1.411     4.458    i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_src_fifo/drp_clk
    SLICE_X8Y184         FDRE                                         r  i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_src_fifo/tdata_reg[28]/C

Slack:                    inf
  Source:                 user_sw2_n
                            (input port)
  Destination:            i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_src_fifo/tdata_reg[30]/CE
                            (rising edge-triggered cell FDRE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        18.732ns  (logic 1.918ns (10.241%)  route 16.814ns (89.759%))
  Logic Levels:           4  (IBUF=1 LUT2=1 LUT3=1 LUT5=1)
  Clock Path Skew:        4.458ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.458ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F20                                               0.000     0.000 r  user_sw2_n (IN)
                         net (fo=0)                   0.000     0.000    user_sw2_n
    F20                  IBUF (Prop_ibuf_I_O)         1.427     1.427 r  user_sw2_n_IBUF_inst/O
                         net (fo=66, routed)          1.888     3.315    i_pcileech_com/i_pcileech_ft601/clear
    SLICE_X10Y140        LUT2 (Prop_lut2_I1_O)        0.105     3.420 f  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_1/O
                         net (fo=991, routed)         6.634    10.054    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/rst
    SLICE_X63Y165        LUT3 (Prop_lut3_I0_O)        0.119    10.173 f  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/i_fifo_pcie_cfg_tx_i_1/O
                         net (fo=1478, routed)        7.178    17.351    i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_src_fifo/SR[0]
    SLICE_X39Y176        LUT5 (Prop_lut5_I4_O)        0.267    17.618 r  i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_src_fifo/tdata[31]_i_1__1/O
                         net (fo=32, routed)          1.114    18.732    i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_src_fifo/tdata[31]_i_1__1_n_0
    SLICE_X8Y184         FDRE                                         r  i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_src_fifo/tdata_reg[30]/CE
  -------------------------------------------------------------------    -------------------

                         (clock net_clk rise edge)    0.000     0.000 r  
    J19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    J19                  IBUF (Prop_ibuf_I_O)         1.350     1.350 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.620     2.970    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077     3.047 r  clk_IBUF_BUFG_inst/O
                         net (fo=2805, routed)        1.411     4.458    i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_src_fifo/drp_clk
    SLICE_X8Y184         FDRE                                         r  i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_src_fifo/tdata_reg[30]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 user_sw2_n
                            (input port)
  Destination:            tickcount64_reg[56]/R
                            (rising edge-triggered cell FDRE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.445ns  (logic 0.311ns (21.519%)  route 1.134ns (78.481%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.002ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.002ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F20                                               0.000     0.000 f  user_sw2_n (IN)
                         net (fo=0)                   0.000     0.000    user_sw2_n
    F20                  IBUF (Prop_ibuf_I_O)         0.264     0.264 f  user_sw2_n_IBUF_inst/O
                         net (fo=66, routed)          0.944     1.208    user_sw2_n_IBUF
    SLICE_X10Y140        LUT1 (Prop_lut1_I0_O)        0.047     1.255 r  tickcount64[0]_i_1/O
                         net (fo=64, routed)          0.190     1.445    tickcount64[0]_i_1_n_0
    SLICE_X11Y139        FDRE                                         r  tickcount64_reg[56]/R
  -------------------------------------------------------------------    -------------------

                         (clock net_clk rise edge)    0.000     0.000 r  
    J19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    J19                  IBUF (Prop_ibuf_I_O)         0.440     0.440 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.135    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.164 r  clk_IBUF_BUFG_inst/O
                         net (fo=2805, routed)        0.838     2.002    clk_IBUF_BUFG
    SLICE_X11Y139        FDRE                                         r  tickcount64_reg[56]/C

Slack:                    inf
  Source:                 user_sw2_n
                            (input port)
  Destination:            tickcount64_reg[57]/R
                            (rising edge-triggered cell FDRE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.445ns  (logic 0.311ns (21.519%)  route 1.134ns (78.481%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.002ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.002ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F20                                               0.000     0.000 f  user_sw2_n (IN)
                         net (fo=0)                   0.000     0.000    user_sw2_n
    F20                  IBUF (Prop_ibuf_I_O)         0.264     0.264 f  user_sw2_n_IBUF_inst/O
                         net (fo=66, routed)          0.944     1.208    user_sw2_n_IBUF
    SLICE_X10Y140        LUT1 (Prop_lut1_I0_O)        0.047     1.255 r  tickcount64[0]_i_1/O
                         net (fo=64, routed)          0.190     1.445    tickcount64[0]_i_1_n_0
    SLICE_X11Y139        FDRE                                         r  tickcount64_reg[57]/R
  -------------------------------------------------------------------    -------------------

                         (clock net_clk rise edge)    0.000     0.000 r  
    J19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    J19                  IBUF (Prop_ibuf_I_O)         0.440     0.440 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.135    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.164 r  clk_IBUF_BUFG_inst/O
                         net (fo=2805, routed)        0.838     2.002    clk_IBUF_BUFG
    SLICE_X11Y139        FDRE                                         r  tickcount64_reg[57]/C

Slack:                    inf
  Source:                 user_sw2_n
                            (input port)
  Destination:            tickcount64_reg[58]/R
                            (rising edge-triggered cell FDRE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.445ns  (logic 0.311ns (21.519%)  route 1.134ns (78.481%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.002ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.002ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F20                                               0.000     0.000 f  user_sw2_n (IN)
                         net (fo=0)                   0.000     0.000    user_sw2_n
    F20                  IBUF (Prop_ibuf_I_O)         0.264     0.264 f  user_sw2_n_IBUF_inst/O
                         net (fo=66, routed)          0.944     1.208    user_sw2_n_IBUF
    SLICE_X10Y140        LUT1 (Prop_lut1_I0_O)        0.047     1.255 r  tickcount64[0]_i_1/O
                         net (fo=64, routed)          0.190     1.445    tickcount64[0]_i_1_n_0
    SLICE_X11Y139        FDRE                                         r  tickcount64_reg[58]/R
  -------------------------------------------------------------------    -------------------

                         (clock net_clk rise edge)    0.000     0.000 r  
    J19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    J19                  IBUF (Prop_ibuf_I_O)         0.440     0.440 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.135    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.164 r  clk_IBUF_BUFG_inst/O
                         net (fo=2805, routed)        0.838     2.002    clk_IBUF_BUFG
    SLICE_X11Y139        FDRE                                         r  tickcount64_reg[58]/C

Slack:                    inf
  Source:                 user_sw2_n
                            (input port)
  Destination:            tickcount64_reg[59]/R
                            (rising edge-triggered cell FDRE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.445ns  (logic 0.311ns (21.519%)  route 1.134ns (78.481%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.002ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.002ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F20                                               0.000     0.000 f  user_sw2_n (IN)
                         net (fo=0)                   0.000     0.000    user_sw2_n
    F20                  IBUF (Prop_ibuf_I_O)         0.264     0.264 f  user_sw2_n_IBUF_inst/O
                         net (fo=66, routed)          0.944     1.208    user_sw2_n_IBUF
    SLICE_X10Y140        LUT1 (Prop_lut1_I0_O)        0.047     1.255 r  tickcount64[0]_i_1/O
                         net (fo=64, routed)          0.190     1.445    tickcount64[0]_i_1_n_0
    SLICE_X11Y139        FDRE                                         r  tickcount64_reg[59]/R
  -------------------------------------------------------------------    -------------------

                         (clock net_clk rise edge)    0.000     0.000 r  
    J19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    J19                  IBUF (Prop_ibuf_I_O)         0.440     0.440 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.135    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.164 r  clk_IBUF_BUFG_inst/O
                         net (fo=2805, routed)        0.838     2.002    clk_IBUF_BUFG
    SLICE_X11Y139        FDRE                                         r  tickcount64_reg[59]/C

Slack:                    inf
  Source:                 user_sw2_n
                            (input port)
  Destination:            tickcount64_reg[52]/R
                            (rising edge-triggered cell FDRE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.497ns  (logic 0.311ns (20.774%)  route 1.186ns (79.226%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.002ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.002ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F20                                               0.000     0.000 f  user_sw2_n (IN)
                         net (fo=0)                   0.000     0.000    user_sw2_n
    F20                  IBUF (Prop_ibuf_I_O)         0.264     0.264 f  user_sw2_n_IBUF_inst/O
                         net (fo=66, routed)          0.944     1.208    user_sw2_n_IBUF
    SLICE_X10Y140        LUT1 (Prop_lut1_I0_O)        0.047     1.255 r  tickcount64[0]_i_1/O
                         net (fo=64, routed)          0.242     1.497    tickcount64[0]_i_1_n_0
    SLICE_X11Y138        FDRE                                         r  tickcount64_reg[52]/R
  -------------------------------------------------------------------    -------------------

                         (clock net_clk rise edge)    0.000     0.000 r  
    J19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    J19                  IBUF (Prop_ibuf_I_O)         0.440     0.440 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.135    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.164 r  clk_IBUF_BUFG_inst/O
                         net (fo=2805, routed)        0.838     2.002    clk_IBUF_BUFG
    SLICE_X11Y138        FDRE                                         r  tickcount64_reg[52]/C

Slack:                    inf
  Source:                 user_sw2_n
                            (input port)
  Destination:            tickcount64_reg[53]/R
                            (rising edge-triggered cell FDRE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.497ns  (logic 0.311ns (20.774%)  route 1.186ns (79.226%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.002ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.002ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F20                                               0.000     0.000 f  user_sw2_n (IN)
                         net (fo=0)                   0.000     0.000    user_sw2_n
    F20                  IBUF (Prop_ibuf_I_O)         0.264     0.264 f  user_sw2_n_IBUF_inst/O
                         net (fo=66, routed)          0.944     1.208    user_sw2_n_IBUF
    SLICE_X10Y140        LUT1 (Prop_lut1_I0_O)        0.047     1.255 r  tickcount64[0]_i_1/O
                         net (fo=64, routed)          0.242     1.497    tickcount64[0]_i_1_n_0
    SLICE_X11Y138        FDRE                                         r  tickcount64_reg[53]/R
  -------------------------------------------------------------------    -------------------

                         (clock net_clk rise edge)    0.000     0.000 r  
    J19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    J19                  IBUF (Prop_ibuf_I_O)         0.440     0.440 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.135    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.164 r  clk_IBUF_BUFG_inst/O
                         net (fo=2805, routed)        0.838     2.002    clk_IBUF_BUFG
    SLICE_X11Y138        FDRE                                         r  tickcount64_reg[53]/C

Slack:                    inf
  Source:                 user_sw2_n
                            (input port)
  Destination:            tickcount64_reg[54]/R
                            (rising edge-triggered cell FDRE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.497ns  (logic 0.311ns (20.774%)  route 1.186ns (79.226%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.002ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.002ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F20                                               0.000     0.000 f  user_sw2_n (IN)
                         net (fo=0)                   0.000     0.000    user_sw2_n
    F20                  IBUF (Prop_ibuf_I_O)         0.264     0.264 f  user_sw2_n_IBUF_inst/O
                         net (fo=66, routed)          0.944     1.208    user_sw2_n_IBUF
    SLICE_X10Y140        LUT1 (Prop_lut1_I0_O)        0.047     1.255 r  tickcount64[0]_i_1/O
                         net (fo=64, routed)          0.242     1.497    tickcount64[0]_i_1_n_0
    SLICE_X11Y138        FDRE                                         r  tickcount64_reg[54]/R
  -------------------------------------------------------------------    -------------------

                         (clock net_clk rise edge)    0.000     0.000 r  
    J19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    J19                  IBUF (Prop_ibuf_I_O)         0.440     0.440 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.135    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.164 r  clk_IBUF_BUFG_inst/O
                         net (fo=2805, routed)        0.838     2.002    clk_IBUF_BUFG
    SLICE_X11Y138        FDRE                                         r  tickcount64_reg[54]/C

Slack:                    inf
  Source:                 user_sw2_n
                            (input port)
  Destination:            tickcount64_reg[55]/R
                            (rising edge-triggered cell FDRE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.497ns  (logic 0.311ns (20.774%)  route 1.186ns (79.226%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.002ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.002ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F20                                               0.000     0.000 f  user_sw2_n (IN)
                         net (fo=0)                   0.000     0.000    user_sw2_n
    F20                  IBUF (Prop_ibuf_I_O)         0.264     0.264 f  user_sw2_n_IBUF_inst/O
                         net (fo=66, routed)          0.944     1.208    user_sw2_n_IBUF
    SLICE_X10Y140        LUT1 (Prop_lut1_I0_O)        0.047     1.255 r  tickcount64[0]_i_1/O
                         net (fo=64, routed)          0.242     1.497    tickcount64[0]_i_1_n_0
    SLICE_X11Y138        FDRE                                         r  tickcount64_reg[55]/R
  -------------------------------------------------------------------    -------------------

                         (clock net_clk rise edge)    0.000     0.000 r  
    J19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    J19                  IBUF (Prop_ibuf_I_O)         0.440     0.440 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.135    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.164 r  clk_IBUF_BUFG_inst/O
                         net (fo=2805, routed)        0.838     2.002    clk_IBUF_BUFG
    SLICE_X11Y138        FDRE                                         r  tickcount64_reg[55]/C

Slack:                    inf
  Source:                 user_sw2_n
                            (input port)
  Destination:            tickcount64_reload_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.622ns  (logic 0.264ns (16.276%)  route 1.358ns (83.724%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.080ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.080ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F20                                               0.000     0.000 r  user_sw2_n (IN)
                         net (fo=0)                   0.000     0.000    user_sw2_n
    F20                  IBUF (Prop_ibuf_I_O)         0.264     0.264 r  user_sw2_n_IBUF_inst/O
                         net (fo=66, routed)          1.358     1.622    user_sw2_n_IBUF
    SLICE_X59Y158        FDRE                                         r  tickcount64_reload_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock net_clk rise edge)    0.000     0.000 r  
    J19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    J19                  IBUF (Prop_ibuf_I_O)         0.440     0.440 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.135    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.164 r  clk_IBUF_BUFG_inst/O
                         net (fo=2805, routed)        0.916     2.080    clk_IBUF_BUFG
    SLICE_X59Y158        FDRE                                         r  tickcount64_reload_reg[0]/C

Slack:                    inf
  Source:                 user_sw2_n
                            (input port)
  Destination:            tickcount64_reload_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.622ns  (logic 0.264ns (16.276%)  route 1.358ns (83.724%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.080ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.080ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F20                                               0.000     0.000 r  user_sw2_n (IN)
                         net (fo=0)                   0.000     0.000    user_sw2_n
    F20                  IBUF (Prop_ibuf_I_O)         0.264     0.264 r  user_sw2_n_IBUF_inst/O
                         net (fo=66, routed)          1.358     1.622    user_sw2_n_IBUF
    SLICE_X59Y158        FDRE                                         r  tickcount64_reload_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock net_clk rise edge)    0.000     0.000 r  
    J19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    J19                  IBUF (Prop_ibuf_I_O)         0.440     0.440 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.135    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.164 r  clk_IBUF_BUFG_inst/O
                         net (fo=2805, routed)        0.916     2.080    clk_IBUF_BUFG
    SLICE_X59Y158        FDRE                                         r  tickcount64_reload_reg[1]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  net_ft601_clk

Max Delay          1485 Endpoints
Min Delay          1485 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 user_sw2_n
                            (input port)
  Destination:            i_pcileech_com/i_pcileech_ft601/FT601_DATA_OUT_reg[0][28]/D
                            (rising edge-triggered cell FDRE clocked by net_ft601_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        18.422ns  (logic 2.139ns (11.613%)  route 16.283ns (88.387%))
  Logic Levels:           6  (IBUF=1 LUT2=2 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        4.357ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.357ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F20                                               0.000     0.000 r  user_sw2_n (IN)
                         net (fo=0)                   0.000     0.000    user_sw2_n
    F20                  IBUF (Prop_ibuf_I_O)         1.427     1.427 r  user_sw2_n_IBUF_inst/O
                         net (fo=66, routed)          1.888     3.315    i_pcileech_com/i_pcileech_ft601/clear
    SLICE_X10Y140        LUT2 (Prop_lut2_I1_O)        0.105     3.420 f  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_1/O
                         net (fo=991, routed)        11.399    14.819    i_pcileech_com/i_pcileech_ft601/user_sw2_n
    SLICE_X1Y76          LUT2 (Prop_lut2_I1_O)        0.105    14.924 f  i_pcileech_com/i_pcileech_ft601/FWD_inferred_i_3/O
                         net (fo=2, routed)           0.241    15.166    i_pcileech_com/i_pcileech_ft601/FWD_inferred_i_3_n_0
    SLICE_X1Y78          LUT6 (Prop_lut6_I1_O)        0.105    15.271 r  i_pcileech_com/i_pcileech_ft601/FWD_inferred_i_1/O
                         net (fo=12, routed)          0.669    15.940    i_pcileech_com/i_pcileech_ft601/FWD
    SLICE_X1Y86          LUT5 (Prop_lut5_I1_O)        0.128    16.068 r  i_pcileech_com/i_pcileech_ft601/FT601_DATA_OUT[0][31]_i_3/O
                         net (fo=32, routed)          1.106    17.174    i_pcileech_com/i_pcileech_ft601/FT601_DATA_OUT[0][31]_i_3_n_0
    SLICE_X2Y111         LUT3 (Prop_lut3_I1_O)        0.269    17.443 r  i_pcileech_com/i_pcileech_ft601/FT601_DATA_OUT[0][28]_i_1/O
                         net (fo=1, routed)           0.979    18.422    i_pcileech_com/i_pcileech_ft601/FT601_DATA_OUT[0][28]_i_1_n_0
    OLOGIC_X0Y132        FDRE                                         r  i_pcileech_com/i_pcileech_ft601/FT601_DATA_OUT_reg[0][28]/D
  -------------------------------------------------------------------    -------------------

                         (clock net_ft601_clk rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  ft601_clk (IN)
                         net (fo=0)                   0.000     0.000    ft601_clk
    K18                  IBUF (Prop_ibuf_I_O)         1.353     1.353 r  ft601_clk_IBUF_inst/O
                         net (fo=1, routed)           1.620     2.974    ft601_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     3.051 r  ft601_clk_IBUF_BUFG_inst/O
                         net (fo=6759, routed)        1.307     4.357    i_pcileech_com/i_pcileech_ft601/CLK
    OLOGIC_X0Y132        FDRE                                         r  i_pcileech_com/i_pcileech_ft601/FT601_DATA_OUT_reg[0][28]/C

Slack:                    inf
  Source:                 user_sw2_n
                            (input port)
  Destination:            i_pcileech_com/i_pcileech_ft601/FT601_DATA_OUT_reg[0][26]/D
                            (rising edge-triggered cell FDSE clocked by net_ft601_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        18.388ns  (logic 2.138ns (11.629%)  route 16.249ns (88.371%))
  Logic Levels:           6  (IBUF=1 LUT2=2 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        4.354ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.354ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F20                                               0.000     0.000 r  user_sw2_n (IN)
                         net (fo=0)                   0.000     0.000    user_sw2_n
    F20                  IBUF (Prop_ibuf_I_O)         1.427     1.427 r  user_sw2_n_IBUF_inst/O
                         net (fo=66, routed)          1.888     3.315    i_pcileech_com/i_pcileech_ft601/clear
    SLICE_X10Y140        LUT2 (Prop_lut2_I1_O)        0.105     3.420 f  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_1/O
                         net (fo=991, routed)        11.399    14.819    i_pcileech_com/i_pcileech_ft601/user_sw2_n
    SLICE_X1Y76          LUT2 (Prop_lut2_I1_O)        0.105    14.924 f  i_pcileech_com/i_pcileech_ft601/FWD_inferred_i_3/O
                         net (fo=2, routed)           0.241    15.166    i_pcileech_com/i_pcileech_ft601/FWD_inferred_i_3_n_0
    SLICE_X1Y78          LUT6 (Prop_lut6_I1_O)        0.105    15.271 r  i_pcileech_com/i_pcileech_ft601/FWD_inferred_i_1/O
                         net (fo=12, routed)          0.669    15.940    i_pcileech_com/i_pcileech_ft601/FWD
    SLICE_X1Y86          LUT5 (Prop_lut5_I1_O)        0.128    16.068 r  i_pcileech_com/i_pcileech_ft601/FT601_DATA_OUT[0][31]_i_3/O
                         net (fo=32, routed)          1.126    17.194    i_pcileech_com/i_pcileech_ft601/FT601_DATA_OUT[0][31]_i_3_n_0
    SLICE_X1Y108         LUT3 (Prop_lut3_I1_O)        0.268    17.462 r  i_pcileech_com/i_pcileech_ft601/FT601_DATA_OUT[0][26]_i_1/O
                         net (fo=1, routed)           0.926    18.388    i_pcileech_com/i_pcileech_ft601/FT601_DATA_OUT[0][26]_i_1_n_0
    OLOGIC_X0Y127        FDSE                                         r  i_pcileech_com/i_pcileech_ft601/FT601_DATA_OUT_reg[0][26]/D
  -------------------------------------------------------------------    -------------------

                         (clock net_ft601_clk rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  ft601_clk (IN)
                         net (fo=0)                   0.000     0.000    ft601_clk
    K18                  IBUF (Prop_ibuf_I_O)         1.353     1.353 r  ft601_clk_IBUF_inst/O
                         net (fo=1, routed)           1.620     2.974    ft601_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     3.051 r  ft601_clk_IBUF_BUFG_inst/O
                         net (fo=6759, routed)        1.304     4.354    i_pcileech_com/i_pcileech_ft601/CLK
    OLOGIC_X0Y127        FDSE                                         r  i_pcileech_com/i_pcileech_ft601/FT601_DATA_OUT_reg[0][26]/C

Slack:                    inf
  Source:                 user_sw2_n
                            (input port)
  Destination:            i_pcileech_com/i_pcileech_ft601/FT601_DATA_OUT_reg[0][25]/D
                            (rising edge-triggered cell FDSE clocked by net_ft601_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        18.373ns  (logic 2.138ns (11.639%)  route 16.234ns (88.361%))
  Logic Levels:           6  (IBUF=1 LUT2=2 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        4.360ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.360ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F20                                               0.000     0.000 r  user_sw2_n (IN)
                         net (fo=0)                   0.000     0.000    user_sw2_n
    F20                  IBUF (Prop_ibuf_I_O)         1.427     1.427 r  user_sw2_n_IBUF_inst/O
                         net (fo=66, routed)          1.888     3.315    i_pcileech_com/i_pcileech_ft601/clear
    SLICE_X10Y140        LUT2 (Prop_lut2_I1_O)        0.105     3.420 f  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_1/O
                         net (fo=991, routed)        11.399    14.819    i_pcileech_com/i_pcileech_ft601/user_sw2_n
    SLICE_X1Y76          LUT2 (Prop_lut2_I1_O)        0.105    14.924 f  i_pcileech_com/i_pcileech_ft601/FWD_inferred_i_3/O
                         net (fo=2, routed)           0.241    15.166    i_pcileech_com/i_pcileech_ft601/FWD_inferred_i_3_n_0
    SLICE_X1Y78          LUT6 (Prop_lut6_I1_O)        0.105    15.271 r  i_pcileech_com/i_pcileech_ft601/FWD_inferred_i_1/O
                         net (fo=12, routed)          0.669    15.940    i_pcileech_com/i_pcileech_ft601/FWD
    SLICE_X1Y86          LUT5 (Prop_lut5_I1_O)        0.128    16.068 r  i_pcileech_com/i_pcileech_ft601/FT601_DATA_OUT[0][31]_i_3/O
                         net (fo=32, routed)          0.986    17.054    i_pcileech_com/i_pcileech_ft601/FT601_DATA_OUT[0][31]_i_3_n_0
    SLICE_X5Y111         LUT3 (Prop_lut3_I1_O)        0.268    17.322 r  i_pcileech_com/i_pcileech_ft601/FT601_DATA_OUT[0][25]_i_1/O
                         net (fo=1, routed)           1.051    18.373    i_pcileech_com/i_pcileech_ft601/FT601_DATA_OUT[0][25]_i_1_n_0
    OLOGIC_X0Y135        FDSE                                         r  i_pcileech_com/i_pcileech_ft601/FT601_DATA_OUT_reg[0][25]/D
  -------------------------------------------------------------------    -------------------

                         (clock net_ft601_clk rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  ft601_clk (IN)
                         net (fo=0)                   0.000     0.000    ft601_clk
    K18                  IBUF (Prop_ibuf_I_O)         1.353     1.353 r  ft601_clk_IBUF_inst/O
                         net (fo=1, routed)           1.620     2.974    ft601_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     3.051 r  ft601_clk_IBUF_BUFG_inst/O
                         net (fo=6759, routed)        1.310     4.360    i_pcileech_com/i_pcileech_ft601/CLK
    OLOGIC_X0Y135        FDSE                                         r  i_pcileech_com/i_pcileech_ft601/FT601_DATA_OUT_reg[0][25]/C

Slack:                    inf
  Source:                 user_sw2_n
                            (input port)
  Destination:            i_pcileech_com/i_pcileech_ft601/FT601_DATA_OUT_reg[0][27]/D
                            (rising edge-triggered cell FDRE clocked by net_ft601_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        18.331ns  (logic 2.143ns (11.692%)  route 16.188ns (88.308%))
  Logic Levels:           6  (IBUF=1 LUT2=2 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        4.360ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.360ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F20                                               0.000     0.000 r  user_sw2_n (IN)
                         net (fo=0)                   0.000     0.000    user_sw2_n
    F20                  IBUF (Prop_ibuf_I_O)         1.427     1.427 r  user_sw2_n_IBUF_inst/O
                         net (fo=66, routed)          1.888     3.315    i_pcileech_com/i_pcileech_ft601/clear
    SLICE_X10Y140        LUT2 (Prop_lut2_I1_O)        0.105     3.420 f  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_1/O
                         net (fo=991, routed)        11.399    14.819    i_pcileech_com/i_pcileech_ft601/user_sw2_n
    SLICE_X1Y76          LUT2 (Prop_lut2_I1_O)        0.105    14.924 f  i_pcileech_com/i_pcileech_ft601/FWD_inferred_i_3/O
                         net (fo=2, routed)           0.241    15.166    i_pcileech_com/i_pcileech_ft601/FWD_inferred_i_3_n_0
    SLICE_X1Y78          LUT6 (Prop_lut6_I1_O)        0.105    15.271 r  i_pcileech_com/i_pcileech_ft601/FWD_inferred_i_1/O
                         net (fo=12, routed)          0.669    15.940    i_pcileech_com/i_pcileech_ft601/FWD
    SLICE_X1Y86          LUT5 (Prop_lut5_I1_O)        0.128    16.068 r  i_pcileech_com/i_pcileech_ft601/FT601_DATA_OUT[0][31]_i_3/O
                         net (fo=32, routed)          0.986    17.054    i_pcileech_com/i_pcileech_ft601/FT601_DATA_OUT[0][31]_i_3_n_0
    SLICE_X5Y111         LUT3 (Prop_lut3_I1_O)        0.273    17.327 r  i_pcileech_com/i_pcileech_ft601/FT601_DATA_OUT[0][27]_i_1/O
                         net (fo=1, routed)           1.004    18.331    i_pcileech_com/i_pcileech_ft601/FT601_DATA_OUT[0][27]_i_1_n_0
    OLOGIC_X0Y136        FDRE                                         r  i_pcileech_com/i_pcileech_ft601/FT601_DATA_OUT_reg[0][27]/D
  -------------------------------------------------------------------    -------------------

                         (clock net_ft601_clk rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  ft601_clk (IN)
                         net (fo=0)                   0.000     0.000    ft601_clk
    K18                  IBUF (Prop_ibuf_I_O)         1.353     1.353 r  ft601_clk_IBUF_inst/O
                         net (fo=1, routed)           1.620     2.974    ft601_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     3.051 r  ft601_clk_IBUF_BUFG_inst/O
                         net (fo=6759, routed)        1.310     4.360    i_pcileech_com/i_pcileech_ft601/CLK
    OLOGIC_X0Y136        FDRE                                         r  i_pcileech_com/i_pcileech_ft601/FT601_DATA_OUT_reg[0][27]/C

Slack:                    inf
  Source:                 user_sw2_n
                            (input port)
  Destination:            i_pcileech_com/i_pcileech_ft601/FT601_DATA_OUT_reg[0][29]/D
                            (rising edge-triggered cell FDSE clocked by net_ft601_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        18.330ns  (logic 2.141ns (11.683%)  route 16.188ns (88.317%))
  Logic Levels:           6  (IBUF=1 LUT2=2 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        4.357ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.357ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F20                                               0.000     0.000 r  user_sw2_n (IN)
                         net (fo=0)                   0.000     0.000    user_sw2_n
    F20                  IBUF (Prop_ibuf_I_O)         1.427     1.427 r  user_sw2_n_IBUF_inst/O
                         net (fo=66, routed)          1.888     3.315    i_pcileech_com/i_pcileech_ft601/clear
    SLICE_X10Y140        LUT2 (Prop_lut2_I1_O)        0.105     3.420 f  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_1/O
                         net (fo=991, routed)        11.399    14.819    i_pcileech_com/i_pcileech_ft601/user_sw2_n
    SLICE_X1Y76          LUT2 (Prop_lut2_I1_O)        0.105    14.924 f  i_pcileech_com/i_pcileech_ft601/FWD_inferred_i_3/O
                         net (fo=2, routed)           0.241    15.166    i_pcileech_com/i_pcileech_ft601/FWD_inferred_i_3_n_0
    SLICE_X1Y78          LUT6 (Prop_lut6_I1_O)        0.105    15.271 r  i_pcileech_com/i_pcileech_ft601/FWD_inferred_i_1/O
                         net (fo=12, routed)          0.669    15.940    i_pcileech_com/i_pcileech_ft601/FWD
    SLICE_X1Y86          LUT5 (Prop_lut5_I1_O)        0.128    16.068 r  i_pcileech_com/i_pcileech_ft601/FT601_DATA_OUT[0][31]_i_3/O
                         net (fo=32, routed)          1.126    17.194    i_pcileech_com/i_pcileech_ft601/FT601_DATA_OUT[0][31]_i_3_n_0
    SLICE_X1Y108         LUT3 (Prop_lut3_I1_O)        0.271    17.465 r  i_pcileech_com/i_pcileech_ft601/FT601_DATA_OUT[0][29]_i_1/O
                         net (fo=1, routed)           0.865    18.330    i_pcileech_com/i_pcileech_ft601/FT601_DATA_OUT[0][29]_i_1_n_0
    OLOGIC_X0Y131        FDSE                                         r  i_pcileech_com/i_pcileech_ft601/FT601_DATA_OUT_reg[0][29]/D
  -------------------------------------------------------------------    -------------------

                         (clock net_ft601_clk rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  ft601_clk (IN)
                         net (fo=0)                   0.000     0.000    ft601_clk
    K18                  IBUF (Prop_ibuf_I_O)         1.353     1.353 r  ft601_clk_IBUF_inst/O
                         net (fo=1, routed)           1.620     2.974    ft601_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     3.051 r  ft601_clk_IBUF_BUFG_inst/O
                         net (fo=6759, routed)        1.307     4.357    i_pcileech_com/i_pcileech_ft601/CLK
    OLOGIC_X0Y131        FDSE                                         r  i_pcileech_com/i_pcileech_ft601/FT601_DATA_OUT_reg[0][29]/C

Slack:                    inf
  Source:                 user_sw2_n
                            (input port)
  Destination:            i_pcileech_com/i_pcileech_ft601/FT601_DATA_OUT_reg[0][24]/D
                            (rising edge-triggered cell FDRE clocked by net_ft601_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        18.310ns  (logic 2.139ns (11.684%)  route 16.170ns (88.316%))
  Logic Levels:           6  (IBUF=1 LUT2=2 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        4.360ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.360ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F20                                               0.000     0.000 r  user_sw2_n (IN)
                         net (fo=0)                   0.000     0.000    user_sw2_n
    F20                  IBUF (Prop_ibuf_I_O)         1.427     1.427 r  user_sw2_n_IBUF_inst/O
                         net (fo=66, routed)          1.888     3.315    i_pcileech_com/i_pcileech_ft601/clear
    SLICE_X10Y140        LUT2 (Prop_lut2_I1_O)        0.105     3.420 f  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_1/O
                         net (fo=991, routed)        11.399    14.819    i_pcileech_com/i_pcileech_ft601/user_sw2_n
    SLICE_X1Y76          LUT2 (Prop_lut2_I1_O)        0.105    14.924 f  i_pcileech_com/i_pcileech_ft601/FWD_inferred_i_3/O
                         net (fo=2, routed)           0.241    15.166    i_pcileech_com/i_pcileech_ft601/FWD_inferred_i_3_n_0
    SLICE_X1Y78          LUT6 (Prop_lut6_I1_O)        0.105    15.271 r  i_pcileech_com/i_pcileech_ft601/FWD_inferred_i_1/O
                         net (fo=12, routed)          0.669    15.940    i_pcileech_com/i_pcileech_ft601/FWD
    SLICE_X1Y86          LUT5 (Prop_lut5_I1_O)        0.128    16.068 r  i_pcileech_com/i_pcileech_ft601/FT601_DATA_OUT[0][31]_i_3/O
                         net (fo=32, routed)          1.103    17.171    i_pcileech_com/i_pcileech_ft601/FT601_DATA_OUT[0][31]_i_3_n_0
    SLICE_X2Y111         LUT3 (Prop_lut3_I1_O)        0.269    17.440 r  i_pcileech_com/i_pcileech_ft601/FT601_DATA_OUT[0][24]_i_1/O
                         net (fo=1, routed)           0.870    18.310    i_pcileech_com/i_pcileech_ft601/FT601_DATA_OUT[0][24]_i_1_n_0
    OLOGIC_X0Y134        FDRE                                         r  i_pcileech_com/i_pcileech_ft601/FT601_DATA_OUT_reg[0][24]/D
  -------------------------------------------------------------------    -------------------

                         (clock net_ft601_clk rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  ft601_clk (IN)
                         net (fo=0)                   0.000     0.000    ft601_clk
    K18                  IBUF (Prop_ibuf_I_O)         1.353     1.353 r  ft601_clk_IBUF_inst/O
                         net (fo=1, routed)           1.620     2.974    ft601_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     3.051 r  ft601_clk_IBUF_BUFG_inst/O
                         net (fo=6759, routed)        1.310     4.360    i_pcileech_com/i_pcileech_ft601/CLK
    OLOGIC_X0Y134        FDRE                                         r  i_pcileech_com/i_pcileech_ft601/FT601_DATA_OUT_reg[0][24]/C

Slack:                    inf
  Source:                 user_sw2_n
                            (input port)
  Destination:            i_pcileech_com/i_pcileech_ft601/FT601_DATA_OUT_reg[0][21]/D
                            (rising edge-triggered cell FDSE clocked by net_ft601_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        18.163ns  (logic 2.138ns (11.774%)  route 16.024ns (88.226%))
  Logic Levels:           6  (IBUF=1 LUT2=2 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        4.354ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.354ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F20                                               0.000     0.000 r  user_sw2_n (IN)
                         net (fo=0)                   0.000     0.000    user_sw2_n
    F20                  IBUF (Prop_ibuf_I_O)         1.427     1.427 r  user_sw2_n_IBUF_inst/O
                         net (fo=66, routed)          1.888     3.315    i_pcileech_com/i_pcileech_ft601/clear
    SLICE_X10Y140        LUT2 (Prop_lut2_I1_O)        0.105     3.420 f  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_1/O
                         net (fo=991, routed)        11.399    14.819    i_pcileech_com/i_pcileech_ft601/user_sw2_n
    SLICE_X1Y76          LUT2 (Prop_lut2_I1_O)        0.105    14.924 f  i_pcileech_com/i_pcileech_ft601/FWD_inferred_i_3/O
                         net (fo=2, routed)           0.241    15.166    i_pcileech_com/i_pcileech_ft601/FWD_inferred_i_3_n_0
    SLICE_X1Y78          LUT6 (Prop_lut6_I1_O)        0.105    15.271 r  i_pcileech_com/i_pcileech_ft601/FWD_inferred_i_1/O
                         net (fo=12, routed)          0.669    15.940    i_pcileech_com/i_pcileech_ft601/FWD
    SLICE_X1Y86          LUT5 (Prop_lut5_I1_O)        0.128    16.068 r  i_pcileech_com/i_pcileech_ft601/FT601_DATA_OUT[0][31]_i_3/O
                         net (fo=32, routed)          1.386    17.454    i_pcileech_com/i_pcileech_ft601/FT601_DATA_OUT[0][31]_i_3_n_0
    SLICE_X0Y129         LUT3 (Prop_lut3_I1_O)        0.268    17.722 r  i_pcileech_com/i_pcileech_ft601/FT601_DATA_OUT[0][21]_i_1/O
                         net (fo=1, routed)           0.441    18.163    i_pcileech_com/i_pcileech_ft601/FT601_DATA_OUT[0][21]_i_1_n_0
    OLOGIC_X0Y130        FDSE                                         r  i_pcileech_com/i_pcileech_ft601/FT601_DATA_OUT_reg[0][21]/D
  -------------------------------------------------------------------    -------------------

                         (clock net_ft601_clk rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  ft601_clk (IN)
                         net (fo=0)                   0.000     0.000    ft601_clk
    K18                  IBUF (Prop_ibuf_I_O)         1.353     1.353 r  ft601_clk_IBUF_inst/O
                         net (fo=1, routed)           1.620     2.974    ft601_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     3.051 r  ft601_clk_IBUF_BUFG_inst/O
                         net (fo=6759, routed)        1.304     4.354    i_pcileech_com/i_pcileech_ft601/CLK
    OLOGIC_X0Y130        FDSE                                         r  i_pcileech_com/i_pcileech_ft601/FT601_DATA_OUT_reg[0][21]/C

Slack:                    inf
  Source:                 user_sw2_n
                            (input port)
  Destination:            i_pcileech_com/i_pcileech_ft601/FT601_DATA_OUT_reg[0][17]/D
                            (rising edge-triggered cell FDSE clocked by net_ft601_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        18.158ns  (logic 2.138ns (11.776%)  route 16.020ns (88.224%))
  Logic Levels:           6  (IBUF=1 LUT2=2 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        4.354ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.354ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F20                                               0.000     0.000 r  user_sw2_n (IN)
                         net (fo=0)                   0.000     0.000    user_sw2_n
    F20                  IBUF (Prop_ibuf_I_O)         1.427     1.427 r  user_sw2_n_IBUF_inst/O
                         net (fo=66, routed)          1.888     3.315    i_pcileech_com/i_pcileech_ft601/clear
    SLICE_X10Y140        LUT2 (Prop_lut2_I1_O)        0.105     3.420 f  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_1/O
                         net (fo=991, routed)        11.399    14.819    i_pcileech_com/i_pcileech_ft601/user_sw2_n
    SLICE_X1Y76          LUT2 (Prop_lut2_I1_O)        0.105    14.924 f  i_pcileech_com/i_pcileech_ft601/FWD_inferred_i_3/O
                         net (fo=2, routed)           0.241    15.166    i_pcileech_com/i_pcileech_ft601/FWD_inferred_i_3_n_0
    SLICE_X1Y78          LUT6 (Prop_lut6_I1_O)        0.105    15.271 r  i_pcileech_com/i_pcileech_ft601/FWD_inferred_i_1/O
                         net (fo=12, routed)          0.669    15.940    i_pcileech_com/i_pcileech_ft601/FWD
    SLICE_X1Y86          LUT5 (Prop_lut5_I1_O)        0.128    16.068 r  i_pcileech_com/i_pcileech_ft601/FT601_DATA_OUT[0][31]_i_3/O
                         net (fo=32, routed)          1.084    17.152    i_pcileech_com/i_pcileech_ft601/FT601_DATA_OUT[0][31]_i_3_n_0
    SLICE_X1Y110         LUT3 (Prop_lut3_I1_O)        0.268    17.420 r  i_pcileech_com/i_pcileech_ft601/FT601_DATA_OUT[0][17]_i_1/O
                         net (fo=1, routed)           0.739    18.158    i_pcileech_com/i_pcileech_ft601/FT601_DATA_OUT[0][17]_i_1_n_0
    OLOGIC_X0Y121        FDSE                                         r  i_pcileech_com/i_pcileech_ft601/FT601_DATA_OUT_reg[0][17]/D
  -------------------------------------------------------------------    -------------------

                         (clock net_ft601_clk rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  ft601_clk (IN)
                         net (fo=0)                   0.000     0.000    ft601_clk
    K18                  IBUF (Prop_ibuf_I_O)         1.353     1.353 r  ft601_clk_IBUF_inst/O
                         net (fo=1, routed)           1.620     2.974    ft601_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     3.051 r  ft601_clk_IBUF_BUFG_inst/O
                         net (fo=6759, routed)        1.304     4.354    i_pcileech_com/i_pcileech_ft601/CLK
    OLOGIC_X0Y121        FDSE                                         r  i_pcileech_com/i_pcileech_ft601/FT601_DATA_OUT_reg[0][17]/C

Slack:                    inf
  Source:                 user_sw2_n
                            (input port)
  Destination:            i_pcileech_com/i_pcileech_ft601/FT601_DATA_OUT_reg[0][20]/D
                            (rising edge-triggered cell FDRE clocked by net_ft601_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        18.113ns  (logic 2.138ns (11.806%)  route 15.975ns (88.194%))
  Logic Levels:           6  (IBUF=1 LUT2=2 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        4.354ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.354ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F20                                               0.000     0.000 r  user_sw2_n (IN)
                         net (fo=0)                   0.000     0.000    user_sw2_n
    F20                  IBUF (Prop_ibuf_I_O)         1.427     1.427 r  user_sw2_n_IBUF_inst/O
                         net (fo=66, routed)          1.888     3.315    i_pcileech_com/i_pcileech_ft601/clear
    SLICE_X10Y140        LUT2 (Prop_lut2_I1_O)        0.105     3.420 f  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_1/O
                         net (fo=991, routed)        11.399    14.819    i_pcileech_com/i_pcileech_ft601/user_sw2_n
    SLICE_X1Y76          LUT2 (Prop_lut2_I1_O)        0.105    14.924 f  i_pcileech_com/i_pcileech_ft601/FWD_inferred_i_3/O
                         net (fo=2, routed)           0.241    15.166    i_pcileech_com/i_pcileech_ft601/FWD_inferred_i_3_n_0
    SLICE_X1Y78          LUT6 (Prop_lut6_I1_O)        0.105    15.271 r  i_pcileech_com/i_pcileech_ft601/FWD_inferred_i_1/O
                         net (fo=12, routed)          0.669    15.940    i_pcileech_com/i_pcileech_ft601/FWD
    SLICE_X1Y86          LUT5 (Prop_lut5_I1_O)        0.128    16.068 r  i_pcileech_com/i_pcileech_ft601/FT601_DATA_OUT[0][31]_i_3/O
                         net (fo=32, routed)          1.085    17.153    i_pcileech_com/i_pcileech_ft601/FT601_DATA_OUT[0][31]_i_3_n_0
    SLICE_X1Y110         LUT3 (Prop_lut3_I1_O)        0.268    17.421 r  i_pcileech_com/i_pcileech_ft601/FT601_DATA_OUT[0][20]_i_1/O
                         net (fo=1, routed)           0.692    18.113    i_pcileech_com/i_pcileech_ft601/FT601_DATA_OUT[0][20]_i_1_n_0
    OLOGIC_X0Y119        FDRE                                         r  i_pcileech_com/i_pcileech_ft601/FT601_DATA_OUT_reg[0][20]/D
  -------------------------------------------------------------------    -------------------

                         (clock net_ft601_clk rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  ft601_clk (IN)
                         net (fo=0)                   0.000     0.000    ft601_clk
    K18                  IBUF (Prop_ibuf_I_O)         1.353     1.353 r  ft601_clk_IBUF_inst/O
                         net (fo=1, routed)           1.620     2.974    ft601_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     3.051 r  ft601_clk_IBUF_BUFG_inst/O
                         net (fo=6759, routed)        1.304     4.354    i_pcileech_com/i_pcileech_ft601/CLK
    OLOGIC_X0Y119        FDRE                                         r  i_pcileech_com/i_pcileech_ft601/FT601_DATA_OUT_reg[0][20]/C

Slack:                    inf
  Source:                 user_sw2_n
                            (input port)
  Destination:            i_pcileech_com/i_pcileech_ft601/FT601_DATA_OUT_reg[3][21]/D
                            (rising edge-triggered cell FDSE clocked by net_ft601_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        18.082ns  (logic 2.116ns (11.704%)  route 15.965ns (88.296%))
  Logic Levels:           6  (IBUF=1 LUT2=2 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        4.376ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.376ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F20                                               0.000     0.000 r  user_sw2_n (IN)
                         net (fo=0)                   0.000     0.000    user_sw2_n
    F20                  IBUF (Prop_ibuf_I_O)         1.427     1.427 r  user_sw2_n_IBUF_inst/O
                         net (fo=66, routed)          1.888     3.315    i_pcileech_com/i_pcileech_ft601/clear
    SLICE_X10Y140        LUT2 (Prop_lut2_I1_O)        0.105     3.420 f  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_1/O
                         net (fo=991, routed)        11.399    14.819    i_pcileech_com/i_pcileech_ft601/user_sw2_n
    SLICE_X1Y76          LUT2 (Prop_lut2_I1_O)        0.105    14.924 f  i_pcileech_com/i_pcileech_ft601/FWD_inferred_i_3/O
                         net (fo=2, routed)           0.241    15.166    i_pcileech_com/i_pcileech_ft601/FWD_inferred_i_3_n_0
    SLICE_X1Y78          LUT6 (Prop_lut6_I1_O)        0.105    15.271 r  i_pcileech_com/i_pcileech_ft601/FWD_inferred_i_1/O
                         net (fo=12, routed)          0.769    16.040    i_pcileech_com/i_pcileech_ft601/FWD
    SLICE_X2Y86          LUT5 (Prop_lut5_I4_O)        0.106    16.146 r  i_pcileech_com/i_pcileech_ft601/FT601_DATA_OUT[3][31]_i_3/O
                         net (fo=32, routed)          1.668    17.814    i_pcileech_com/i_pcileech_ft601/FT601_DATA_OUT[3][31]_i_3_n_0
    SLICE_X2Y115         LUT3 (Prop_lut3_I1_O)        0.268    18.082 r  i_pcileech_com/i_pcileech_ft601/FT601_DATA_OUT[3][21]_i_1/O
                         net (fo=1, routed)           0.000    18.082    i_pcileech_com/i_pcileech_ft601/p_1_in[21]
    SLICE_X2Y115         FDSE                                         r  i_pcileech_com/i_pcileech_ft601/FT601_DATA_OUT_reg[3][21]/D
  -------------------------------------------------------------------    -------------------

                         (clock net_ft601_clk rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  ft601_clk (IN)
                         net (fo=0)                   0.000     0.000    ft601_clk
    K18                  IBUF (Prop_ibuf_I_O)         1.353     1.353 r  ft601_clk_IBUF_inst/O
                         net (fo=1, routed)           1.620     2.974    ft601_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     3.051 r  ft601_clk_IBUF_BUFG_inst/O
                         net (fo=6759, routed)        1.325     4.376    i_pcileech_com/i_pcileech_ft601/CLK
    SLICE_X2Y115         FDSE                                         r  i_pcileech_com/i_pcileech_ft601/FT601_DATA_OUT_reg[3][21]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 user_sw2_n
                            (input port)
  Destination:            i_pcileech_com/tickcount64_com_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by net_ft601_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.473ns  (logic 0.309ns (20.988%)  route 1.163ns (79.012%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        2.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F20                                               0.000     0.000 f  user_sw2_n (IN)
                         net (fo=0)                   0.000     0.000    user_sw2_n
    F20                  IBUF (Prop_ibuf_I_O)         0.264     0.264 f  user_sw2_n_IBUF_inst/O
                         net (fo=66, routed)          0.944     1.208    i_pcileech_com/i_pcileech_ft601/clear
    SLICE_X10Y140        LUT2 (Prop_lut2_I1_O)        0.045     1.253 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_1/O
                         net (fo=991, routed)         0.220     1.473    i_pcileech_com/rst
    SLICE_X8Y142         FDRE                                         r  i_pcileech_com/tickcount64_com_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock net_ft601_clk rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  ft601_clk (IN)
                         net (fo=0)                   0.000     0.000    ft601_clk
    K18                  IBUF (Prop_ibuf_I_O)         0.444     0.444 r  ft601_clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.139    ft601_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.168 r  ft601_clk_IBUF_BUFG_inst/O
                         net (fo=6759, routed)        0.839     2.006    i_pcileech_com/CLK
    SLICE_X8Y142         FDRE                                         r  i_pcileech_com/tickcount64_com_reg[4]/C

Slack:                    inf
  Source:                 user_sw2_n
                            (input port)
  Destination:            i_pcileech_com/tickcount64_com_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by net_ft601_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.473ns  (logic 0.309ns (20.988%)  route 1.163ns (79.012%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        2.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F20                                               0.000     0.000 f  user_sw2_n (IN)
                         net (fo=0)                   0.000     0.000    user_sw2_n
    F20                  IBUF (Prop_ibuf_I_O)         0.264     0.264 f  user_sw2_n_IBUF_inst/O
                         net (fo=66, routed)          0.944     1.208    i_pcileech_com/i_pcileech_ft601/clear
    SLICE_X10Y140        LUT2 (Prop_lut2_I1_O)        0.045     1.253 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_1/O
                         net (fo=991, routed)         0.220     1.473    i_pcileech_com/rst
    SLICE_X8Y142         FDRE                                         r  i_pcileech_com/tickcount64_com_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock net_ft601_clk rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  ft601_clk (IN)
                         net (fo=0)                   0.000     0.000    ft601_clk
    K18                  IBUF (Prop_ibuf_I_O)         0.444     0.444 r  ft601_clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.139    ft601_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.168 r  ft601_clk_IBUF_BUFG_inst/O
                         net (fo=6759, routed)        0.839     2.006    i_pcileech_com/CLK
    SLICE_X8Y142         FDRE                                         r  i_pcileech_com/tickcount64_com_reg[5]/C

Slack:                    inf
  Source:                 user_sw2_n
                            (input port)
  Destination:            i_pcileech_com/tickcount64_com_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by net_ft601_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.473ns  (logic 0.309ns (20.988%)  route 1.163ns (79.012%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        2.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F20                                               0.000     0.000 f  user_sw2_n (IN)
                         net (fo=0)                   0.000     0.000    user_sw2_n
    F20                  IBUF (Prop_ibuf_I_O)         0.264     0.264 f  user_sw2_n_IBUF_inst/O
                         net (fo=66, routed)          0.944     1.208    i_pcileech_com/i_pcileech_ft601/clear
    SLICE_X10Y140        LUT2 (Prop_lut2_I1_O)        0.045     1.253 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_1/O
                         net (fo=991, routed)         0.220     1.473    i_pcileech_com/rst
    SLICE_X8Y142         FDRE                                         r  i_pcileech_com/tickcount64_com_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock net_ft601_clk rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  ft601_clk (IN)
                         net (fo=0)                   0.000     0.000    ft601_clk
    K18                  IBUF (Prop_ibuf_I_O)         0.444     0.444 r  ft601_clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.139    ft601_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.168 r  ft601_clk_IBUF_BUFG_inst/O
                         net (fo=6759, routed)        0.839     2.006    i_pcileech_com/CLK
    SLICE_X8Y142         FDRE                                         r  i_pcileech_com/tickcount64_com_reg[6]/C

Slack:                    inf
  Source:                 user_sw2_n
                            (input port)
  Destination:            i_pcileech_com/tickcount64_com_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by net_ft601_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.473ns  (logic 0.309ns (20.988%)  route 1.163ns (79.012%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        2.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F20                                               0.000     0.000 f  user_sw2_n (IN)
                         net (fo=0)                   0.000     0.000    user_sw2_n
    F20                  IBUF (Prop_ibuf_I_O)         0.264     0.264 f  user_sw2_n_IBUF_inst/O
                         net (fo=66, routed)          0.944     1.208    i_pcileech_com/i_pcileech_ft601/clear
    SLICE_X10Y140        LUT2 (Prop_lut2_I1_O)        0.045     1.253 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_1/O
                         net (fo=991, routed)         0.220     1.473    i_pcileech_com/rst
    SLICE_X8Y142         FDRE                                         r  i_pcileech_com/tickcount64_com_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock net_ft601_clk rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  ft601_clk (IN)
                         net (fo=0)                   0.000     0.000    ft601_clk
    K18                  IBUF (Prop_ibuf_I_O)         0.444     0.444 r  ft601_clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.139    ft601_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.168 r  ft601_clk_IBUF_BUFG_inst/O
                         net (fo=6759, routed)        0.839     2.006    i_pcileech_com/CLK
    SLICE_X8Y142         FDRE                                         r  i_pcileech_com/tickcount64_com_reg[7]/C

Slack:                    inf
  Source:                 user_sw2_n
                            (input port)
  Destination:            i_pcileech_com/tickcount64_com_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by net_ft601_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.517ns  (logic 0.309ns (20.367%)  route 1.208ns (79.633%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        2.007ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.007ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F20                                               0.000     0.000 f  user_sw2_n (IN)
                         net (fo=0)                   0.000     0.000    user_sw2_n
    F20                  IBUF (Prop_ibuf_I_O)         0.264     0.264 f  user_sw2_n_IBUF_inst/O
                         net (fo=66, routed)          0.944     1.208    i_pcileech_com/i_pcileech_ft601/clear
    SLICE_X10Y140        LUT2 (Prop_lut2_I1_O)        0.045     1.253 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_1/O
                         net (fo=991, routed)         0.264     1.517    i_pcileech_com/rst
    SLICE_X8Y143         FDRE                                         r  i_pcileech_com/tickcount64_com_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock net_ft601_clk rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  ft601_clk (IN)
                         net (fo=0)                   0.000     0.000    ft601_clk
    K18                  IBUF (Prop_ibuf_I_O)         0.444     0.444 r  ft601_clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.139    ft601_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.168 r  ft601_clk_IBUF_BUFG_inst/O
                         net (fo=6759, routed)        0.840     2.007    i_pcileech_com/CLK
    SLICE_X8Y143         FDRE                                         r  i_pcileech_com/tickcount64_com_reg[10]/C

Slack:                    inf
  Source:                 user_sw2_n
                            (input port)
  Destination:            i_pcileech_com/tickcount64_com_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by net_ft601_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.517ns  (logic 0.309ns (20.367%)  route 1.208ns (79.633%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        2.007ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.007ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F20                                               0.000     0.000 f  user_sw2_n (IN)
                         net (fo=0)                   0.000     0.000    user_sw2_n
    F20                  IBUF (Prop_ibuf_I_O)         0.264     0.264 f  user_sw2_n_IBUF_inst/O
                         net (fo=66, routed)          0.944     1.208    i_pcileech_com/i_pcileech_ft601/clear
    SLICE_X10Y140        LUT2 (Prop_lut2_I1_O)        0.045     1.253 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_1/O
                         net (fo=991, routed)         0.264     1.517    i_pcileech_com/rst
    SLICE_X8Y143         FDRE                                         r  i_pcileech_com/tickcount64_com_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock net_ft601_clk rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  ft601_clk (IN)
                         net (fo=0)                   0.000     0.000    ft601_clk
    K18                  IBUF (Prop_ibuf_I_O)         0.444     0.444 r  ft601_clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.139    ft601_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.168 r  ft601_clk_IBUF_BUFG_inst/O
                         net (fo=6759, routed)        0.840     2.007    i_pcileech_com/CLK
    SLICE_X8Y143         FDRE                                         r  i_pcileech_com/tickcount64_com_reg[11]/C

Slack:                    inf
  Source:                 user_sw2_n
                            (input port)
  Destination:            i_pcileech_com/tickcount64_com_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by net_ft601_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.517ns  (logic 0.309ns (20.367%)  route 1.208ns (79.633%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        2.007ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.007ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F20                                               0.000     0.000 f  user_sw2_n (IN)
                         net (fo=0)                   0.000     0.000    user_sw2_n
    F20                  IBUF (Prop_ibuf_I_O)         0.264     0.264 f  user_sw2_n_IBUF_inst/O
                         net (fo=66, routed)          0.944     1.208    i_pcileech_com/i_pcileech_ft601/clear
    SLICE_X10Y140        LUT2 (Prop_lut2_I1_O)        0.045     1.253 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_1/O
                         net (fo=991, routed)         0.264     1.517    i_pcileech_com/rst
    SLICE_X8Y143         FDRE                                         r  i_pcileech_com/tickcount64_com_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock net_ft601_clk rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  ft601_clk (IN)
                         net (fo=0)                   0.000     0.000    ft601_clk
    K18                  IBUF (Prop_ibuf_I_O)         0.444     0.444 r  ft601_clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.139    ft601_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.168 r  ft601_clk_IBUF_BUFG_inst/O
                         net (fo=6759, routed)        0.840     2.007    i_pcileech_com/CLK
    SLICE_X8Y143         FDRE                                         r  i_pcileech_com/tickcount64_com_reg[8]/C

Slack:                    inf
  Source:                 user_sw2_n
                            (input port)
  Destination:            i_pcileech_com/tickcount64_com_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by net_ft601_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.517ns  (logic 0.309ns (20.367%)  route 1.208ns (79.633%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        2.007ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.007ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F20                                               0.000     0.000 f  user_sw2_n (IN)
                         net (fo=0)                   0.000     0.000    user_sw2_n
    F20                  IBUF (Prop_ibuf_I_O)         0.264     0.264 f  user_sw2_n_IBUF_inst/O
                         net (fo=66, routed)          0.944     1.208    i_pcileech_com/i_pcileech_ft601/clear
    SLICE_X10Y140        LUT2 (Prop_lut2_I1_O)        0.045     1.253 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_1/O
                         net (fo=991, routed)         0.264     1.517    i_pcileech_com/rst
    SLICE_X8Y143         FDRE                                         r  i_pcileech_com/tickcount64_com_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock net_ft601_clk rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  ft601_clk (IN)
                         net (fo=0)                   0.000     0.000    ft601_clk
    K18                  IBUF (Prop_ibuf_I_O)         0.444     0.444 r  ft601_clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.139    ft601_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.168 r  ft601_clk_IBUF_BUFG_inst/O
                         net (fo=6759, routed)        0.840     2.007    i_pcileech_com/CLK
    SLICE_X8Y143         FDRE                                         r  i_pcileech_com/tickcount64_com_reg[9]/C

Slack:                    inf
  Source:                 user_sw2_n
                            (input port)
  Destination:            i_pcileech_com/tickcount64_com_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by net_ft601_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.531ns  (logic 0.309ns (20.189%)  route 1.222ns (79.811%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        2.007ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.007ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F20                                               0.000     0.000 f  user_sw2_n (IN)
                         net (fo=0)                   0.000     0.000    user_sw2_n
    F20                  IBUF (Prop_ibuf_I_O)         0.264     0.264 f  user_sw2_n_IBUF_inst/O
                         net (fo=66, routed)          0.944     1.208    i_pcileech_com/i_pcileech_ft601/clear
    SLICE_X10Y140        LUT2 (Prop_lut2_I1_O)        0.045     1.253 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_1/O
                         net (fo=991, routed)         0.278     1.531    i_pcileech_com/rst
    SLICE_X8Y144         FDRE                                         r  i_pcileech_com/tickcount64_com_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock net_ft601_clk rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  ft601_clk (IN)
                         net (fo=0)                   0.000     0.000    ft601_clk
    K18                  IBUF (Prop_ibuf_I_O)         0.444     0.444 r  ft601_clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.139    ft601_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.168 r  ft601_clk_IBUF_BUFG_inst/O
                         net (fo=6759, routed)        0.840     2.007    i_pcileech_com/CLK
    SLICE_X8Y144         FDRE                                         r  i_pcileech_com/tickcount64_com_reg[12]/C

Slack:                    inf
  Source:                 user_sw2_n
                            (input port)
  Destination:            i_pcileech_com/tickcount64_com_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by net_ft601_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.531ns  (logic 0.309ns (20.189%)  route 1.222ns (79.811%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        2.007ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.007ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F20                                               0.000     0.000 f  user_sw2_n (IN)
                         net (fo=0)                   0.000     0.000    user_sw2_n
    F20                  IBUF (Prop_ibuf_I_O)         0.264     0.264 f  user_sw2_n_IBUF_inst/O
                         net (fo=66, routed)          0.944     1.208    i_pcileech_com/i_pcileech_ft601/clear
    SLICE_X10Y140        LUT2 (Prop_lut2_I1_O)        0.045     1.253 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_1/O
                         net (fo=991, routed)         0.278     1.531    i_pcileech_com/rst
    SLICE_X8Y144         FDRE                                         r  i_pcileech_com/tickcount64_com_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock net_ft601_clk rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  ft601_clk (IN)
                         net (fo=0)                   0.000     0.000    ft601_clk
    K18                  IBUF (Prop_ibuf_I_O)         0.444     0.444 r  ft601_clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.139    ft601_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.168 r  ft601_clk_IBUF_BUFG_inst/O
                         net (fo=6759, routed)        0.840     2.007    i_pcileech_com/CLK
    SLICE_X8Y144         FDRE                                         r  i_pcileech_com/tickcount64_com_reg[13]/C





