<!DOCTYPE html>
<html>
  <head>
    
    <link href="css/reset.css" rel="stylesheet" />
    
    <meta charset="utf-8" />
    <meta name="viewport" content="width=1024" />
    <meta name="apple-mobile-web-app-capable" content="yes" />
    <link rel="shortcut icon" href="css/favicon.png" />
    <link rel="apple-touch-icon" href="css/apple-touch-icon.png" />
    <!-- Code Prettifier: -->
<link href="css/highlight.css" type="text/css" rel="stylesheet" />
<script type="text/javascript" src="js/highlight.pack.js"></script>
<script>hljs.initHighlightingOnLoad();</script>

    <link href="css/style.css" rel="stylesheet" />
<link href='http://fonts.googleapis.com/css?family=Open+Sans:300italic,400italic,800italic,300,400,800' rel='stylesheet' type='text/css'>    


  </head>

  <body>
  <div class="fallback-message">
  <p>Your browser <b>doesn't support the features required</b> by impress.js, so you are presented with a simplified version of this presentation.</p>
  <p>For the best experience please use the latest <b>Chrome</b>, <b>Safari</b> or <b>Firefox</b> browser.</p>
  </div>
    <div id="impress">
    <div class='step' >
    
<h4>Conversion from Instruction to MachineInstruction</h4>
</div>
      <div class='step' >
    <pre><code class='prettyprint '>IR -> SelectionDag -> X86TargetLowering [legalize dag operations w.r.t
target ] -> SelectionDAGISel(manual
implementation) || X86FastIsel ->
InstrEmitter:EmitMachineNode[ emit MachineInstructions ] ->
X86DAGToDAGISel::Select[ Register Allocation] ->
X86AsmPrinter::EmitInstruction
</code></pre></div>
      <div class='step' >
    
<h1>Removing instructions</h1>

<h2>Target Independent</h2>
</div>
      <div class='step' >
    
<h4>eraseFromParent()</h4>

<p><code class='inline prettyprint'>llvm/lib/CodeGen/CodeGenPrepare.cpp</code></p>

<p>// Build a truncate instruction.</p>

<p>truncation due to casting may lead to deletion of original instruction.
it has an undo method, which erases the instruction</p>

<p>Codegen preparation. Common to all architectures.
We may loose instruction information here.</p>
<pre><code class='prettyprint '>// OptimizeCmpExpression - sink the given CmpInst 
// into user blocks to reduce
// the number of virtual reduce registers
// that must be created and

OptimizeCmpExpression(CmpInst *CI) {}

</code></pre></div>
      <div class='step' >
    <pre><code class='prettyprint '>OptimizeNoopCopyExpression - 
if the specified cast instruction is Noop copy 
(e.g, copy from one pointer type to another, i32->i8)
Also adds another 

</code></pre></div>
      <div class='step' >
    
<h4>CodeGenPrepare::DupRetToEnableTailCallOpts(BasicBlock *BB)</h4>

<p>Look for opportunities to duplicate return
 instructions to the predecessor to enable tail call optimizations. </p>
<pre><code class='prettyprint asm'>/// bb0:
///   %tmp0 = tail call i32 @f0()
///   br label %return
/// bb1:
///   %tmp1 = tail call i32 @f1()
///   br label %return
/// return:
///   %retval = phi i32 [ %tmp0, %bb0 ], [ %tmp1, %bb1 ], [ %tmp2, %bb2 ]
///   ret i32 %retval

/// bb0:
///   %tmp0 = tail call i32 @f0()
///   ret i32 %tmp0
/// bb1:
///   %tmp1 = tail call i32 @f1()
///   ret i32 %tmp1

</code></pre></div>
      <div class='step' >
    
<h4>CodeGenPrepare::DupRetToEnableTailCallOpts(BasicBlock *BB)</h4>
<pre><code class='prettyprint '>// Duplicate the return into CallBB.
(void)FoldReturnIntoUncondBranch(RI, BB, CallBB);
</code></pre></div>
      <div class='step' >
    
<h4>TypePromotion</h4>

<p>creates a truncated instruction</p>
<pre><code class='prettyprint '>TruncBuilder(Instruction *Opnd, Type *Ty) : TypePromotionAction(Opnd) {}

</code></pre></div>
      <div class='step' >
    <pre><code class='prettyprint '>class SExtBuilder : public TypePromotionAction {}
</code></pre></div>
      <div class='step' >
    
<p>// a = b==b ? 2 : 3 -&gt; if(b==b) 2 else 3</p>
<pre><code class='prettyprint '>CodeGenPrepare::OptimizeSelectInst(SelectInst *SI) {}
</code></pre></div>
      <div class='step' >
    
<p>// Some targets have expensive vector shifts if the lanes aren&#39;t all
the same
// (e.g. x86 only introduced &quot;vpsllvd&quot; and friends with AVX2). In
these cases
// it&#39;s often worth sinking a ShuffleVectorInstr splat down to its
use so that
// codegen can spot all lanes aren identical.</p>
<pre><code class='prettyprint '>bool CodeGenPrepare::OptimizeShuffleVectorInst(ShuffleVectorInst *SVI) {}
</code></pre></div>
      <div class='step' >
    
<h3>X86/X86FastISel.cpp</h3>
</div>
      <div class='step' >
    
<p>X86InstrInfo.cpp</p>
</div>
      <div class='step' >
    
<p>bool X86InstrInfo::AnalyzeBranch{}</p>

<p>Two eraseFromParent: 
1. If the block has any instructions after a JMP, delete them. =&gt; dead code.
2. Delete the JMP if it&#39;s equivalent to a fall-through. //jmp not required.</p>

<p>Question: can we even instrument this.</p>

<p>only modifies jump instructions which can&#39;t even</p>

<p>jCC L1
jmp L2</p>

<p>we could also instrument how many times a particular branch is taken.
This transformation may potentially interfere with that.</p>
</div>
      <div class='step' >
    
<h3>optimizeCompareInstr</h3>
<pre><code class='prettyprint '>Check if an instruction already performs the same compare.
</code></pre></div>
      <div class='step' >
    
<h3>optimizeLoadInstr</h3>

<p>This may effect the instrumentation</p>
<pre><code class='prettyprint '>// Try to remove the load by folding it to a register
// operand at  the use. We fold the load instructions if load
// defines a virtual
// register, the virtual register is used once in the same BB,
// instructions in-between do not load or store, and have no side
// effects.
</code></pre></div>
      <div class='step' >
    
<h2>X86ISelLowering.cpp</h2>

<p>MachineBasicBlock *EmitXBegin;</p>
<pre><code class='prettyprint '>// Utility function to emit xbegin specifying the start of an RTM region
// RTM - restricted transactional memory


deletes the previous instruction to insert 
</code></pre>
<p>I don&#39;t think what&#39;s the point of intrumenting some instructions.</p>
</div>
      <div class='step' >
    <pre><code class='prettyprint '>EmitAtomicLoadArith - emit the code sequence for pseudo atomic
instructions.

EmitAtomicLoadArith6432

</code></pre></div>
      <div class='step' >
    <pre><code class='prettyprint '>
EmitPCMPSTRM

// When we get size specific XMM0 registers, i.e. XMM0_V16I8
// or XMM0_V32I8 in AVX all of this code can be replaced withth
// that
// in the .td file.file

</code></pre></div>
      <div class='step' >
    <pre><code class='prettyprint '>

</code></pre>
      </div>
    <script src="js/impress.js"></script>
    <script>impress().init();</script>
  </body>
</html>
    