{"vcs1":{"timestamp_begin":1684270113.603741877, "rt":1.46, "ut":0.52, "st":0.22}}
{"vcselab":{"timestamp_begin":1684270115.158107279, "rt":1.25, "ut":0.48, "st":0.16}}
{"link":{"timestamp_begin":1684270116.477620715, "rt":0.49, "ut":0.23, "st":0.15}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1684270112.933507188}
{"VCS_COMP_START_TIME": 1684270112.933507188}
{"VCS_COMP_END_TIME": 1684270118.459735259}
{"VCS_USER_OPTIONS": "testbench.v test_syn.v -v /home/m110/m110061576/process/CBDK_TSMC90GUTM_Arm_f1.0/orig_lib/aci/sc-x/verilog/tsmc090.v -full64 -R -debug_access+all +v2k +neg_tchk"}
{"vcs1": {"peak_mem": 330876}}
{"stitch_vcselab": {"peak_mem": 221012}}
