$date
	Sun Jun  8 12:14:17 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module bcd2graytb $end
$var wire 1 ! g3 $end
$var wire 1 " g2 $end
$var wire 1 # g1 $end
$var wire 1 $ g0 $end
$var wire 1 % b3 $end
$var wire 1 & b2 $end
$var wire 1 ' b1 $end
$var wire 1 ( b0 $end
$var reg 4 ) bcd [3:0] $end
$var integer 32 * i [31:0] $end
$scope module uut $end
$var wire 1 ( b0 $end
$var wire 1 ' b1 $end
$var wire 1 & b2 $end
$var wire 1 % b3 $end
$var wire 1 $ g0 $end
$var wire 1 # g1 $end
$var wire 1 " g2 $end
$var wire 1 ! g3 $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b0 *
b0 )
0(
0'
0&
0%
0$
0#
0"
0!
$end
#10000
1$
1(
b1 )
b1 *
#20000
1#
1'
0(
b10 )
b10 *
#30000
0$
1(
b11 )
b11 *
#40000
1"
1&
0'
0(
b100 )
b100 *
#50000
1$
1(
b101 )
b101 *
#60000
0#
1'
0(
b110 )
b110 *
#70000
0$
1(
b111 )
b111 *
#80000
1!
1%
0&
0'
0(
b1000 )
b1000 *
#90000
1$
1(
b1001 )
b1001 *
#100000
b1010 *
