{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1521189935284 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1521189935292 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Mar 16 04:45:35 2018 " "Processing started: Fri Mar 16 04:45:35 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1521189935292 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1521189935292 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Project -c Debug " "Command: quartus_map --read_settings_files=on --write_settings_files=off Project -c Debug" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1521189935292 ""}
{ "Info" "IQCU_PARALLEL_SHOW_MANUAL_NUM_PROCS" "2 " "Parallel compilation is enabled and will use up to 2 processors" {  } {  } 0 20032 "Parallel compilation is enabled and will use up to %1!i! processors" 0 0 "Analysis & Synthesis" 0 -1 1521189936125 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll.v 1 1 " "Found 1 design units, including 1 entities, in source file pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 Pll " "Found entity 1: Pll" {  } { { "Pll.v" "" { Text "C:/Users/alanh/Documents/Github/Project_2/Project1_restored/Pll.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1521189950883 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1521189950883 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll/pll_0002.v 1 1 " "Found 1 design units, including 1 entities, in source file pll/pll_0002.v" { { "Info" "ISGN_ENTITY_NAME" "1 Pll_0002 " "Found entity 1: Pll_0002" {  } { { "Pll/Pll_0002.v" "" { Text "C:/Users/alanh/Documents/Github/Project_2/Project1_restored/Pll/Pll_0002.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1521189950888 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1521189950888 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "project.v 5 5 " "Found 5 design units, including 5 entities, in source file project.v" { { "Info" "ISGN_ENTITY_NAME" "1 Project " "Found entity 1: Project" {  } { { "Project.v" "" { Text "C:/Users/alanh/Documents/Github/Project_2/Project1_restored/Project.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1521189950895 ""} { "Info" "ISGN_ENTITY_NAME" "2 SXT " "Found entity 2: SXT" {  } { { "Project.v" "" { Text "C:/Users/alanh/Documents/Github/Project_2/Project1_restored/Project.v" 349 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1521189950895 ""} { "Info" "ISGN_ENTITY_NAME" "3 Timer " "Found entity 3: Timer" {  } { { "Project.v" "" { Text "C:/Users/alanh/Documents/Github/Project_2/Project1_restored/Project.v" 358 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1521189950895 ""} { "Info" "ISGN_ENTITY_NAME" "4 Keys " "Found entity 4: Keys" {  } { { "Project.v" "" { Text "C:/Users/alanh/Documents/Github/Project_2/Project1_restored/Project.v" 495 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1521189950895 ""} { "Info" "ISGN_ENTITY_NAME" "5 Switches " "Found entity 5: Switches" {  } { { "Project.v" "" { Text "C:/Users/alanh/Documents/Github/Project_2/Project1_restored/Project.v" 545 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1521189950895 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1521189950895 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sevenseg.v 1 1 " "Found 1 design units, including 1 entities, in source file sevenseg.v" { { "Info" "ISGN_ENTITY_NAME" "1 SevenSeg " "Found entity 1: SevenSeg" {  } { { "SevenSeg.v" "" { Text "C:/Users/alanh/Documents/Github/Project_2/Project1_restored/SevenSeg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1521189950900 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1521189950900 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Project " "Elaborating entity \"Project\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1521189950968 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "imem Project.v(98) " "Verilog HDL warning at Project.v(98): object imem used but never assigned" {  } { { "Project.v" "" { Text "C:/Users/alanh/Documents/Github/Project_2/Project1_restored/Project.v" 98 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1521189951079 "|Project"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aluimm_M Project.v(337) " "Verilog HDL or VHDL warning at Project.v(337): object \"aluimm_M\" assigned a value but never read" {  } { { "Project.v" "" { Text "C:/Users/alanh/Documents/Github/Project_2/Project1_restored/Project.v" 337 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1521189951272 "|Project"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "isbranch_M Project.v(337) " "Verilog HDL or VHDL warning at Project.v(337): object \"isbranch_M\" assigned a value but never read" {  } { { "Project.v" "" { Text "C:/Users/alanh/Documents/Github/Project_2/Project1_restored/Project.v" 337 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1521189951272 "|Project"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "isjump_M Project.v(337) " "Verilog HDL or VHDL warning at Project.v(337): object \"isjump_M\" assigned a value but never read" {  } { { "Project.v" "" { Text "C:/Users/alanh/Documents/Github/Project_2/Project1_restored/Project.v" 337 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1521189951272 "|Project"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "isnop_M Project.v(337) " "Verilog HDL or VHDL warning at Project.v(337): object \"isnop_M\" assigned a value but never read" {  } { { "Project.v" "" { Text "C:/Users/alanh/Documents/Github/Project_2/Project1_restored/Project.v" 337 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1521189951272 "|Project"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "isjumpR_M Project.v(337) " "Verilog HDL or VHDL warning at Project.v(337): object \"isjumpR_M\" assigned a value but never read" {  } { { "Project.v" "" { Text "C:/Users/alanh/Documents/Github/Project_2/Project1_restored/Project.v" 337 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1521189951272 "|Project"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Pll Pll:myPll " "Elaborating entity \"Pll\" for hierarchy \"Pll:myPll\"" {  } { { "Project.v" "myPll" { Text "C:/Users/alanh/Documents/Github/Project_2/Project1_restored/Project.v" 76 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1521189951992 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Pll_0002 Pll:myPll\|Pll_0002:pll_inst " "Elaborating entity \"Pll_0002\" for hierarchy \"Pll:myPll\|Pll_0002:pll_inst\"" {  } { { "Pll.v" "pll_inst" { Text "C:/Users/alanh/Documents/Github/Project_2/Project1_restored/Pll.v" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1521189951994 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_pll Pll:myPll\|Pll_0002:pll_inst\|altera_pll:altera_pll_i " "Elaborating entity \"altera_pll\" for hierarchy \"Pll:myPll\|Pll_0002:pll_inst\|altera_pll:altera_pll_i\"" {  } { { "Pll/Pll_0002.v" "altera_pll_i" { Text "C:/Users/alanh/Documents/Github/Project_2/Project1_restored/Pll/Pll_0002.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1521189952035 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "wire_to_nowhere_64 " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"wire_to_nowhere_64\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1521189952038 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Pll:myPll\|Pll_0002:pll_inst\|altera_pll:altera_pll_i " "Elaborated megafunction instantiation \"Pll:myPll\|Pll_0002:pll_inst\|altera_pll:altera_pll_i\"" {  } { { "Pll/Pll_0002.v" "" { Text "C:/Users/alanh/Documents/Github/Project_2/Project1_restored/Pll/Pll_0002.v" 85 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1521189952039 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Pll:myPll\|Pll_0002:pll_inst\|altera_pll:altera_pll_i " "Instantiated megafunction \"Pll:myPll\|Pll_0002:pll_inst\|altera_pll:altera_pll_i\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "fractional_vco_multiplier false " "Parameter \"fractional_vco_multiplier\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1521189952039 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "reference_clock_frequency 50.0 MHz " "Parameter \"reference_clock_frequency\" = \"50.0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1521189952039 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode direct " "Parameter \"operation_mode\" = \"direct\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1521189952039 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_clocks 1 " "Parameter \"number_of_clocks\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1521189952039 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency0 60.000000 MHz " "Parameter \"output_clock_frequency0\" = \"60.000000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1521189952039 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift0 0 ps " "Parameter \"phase_shift0\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1521189952039 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle0 50 " "Parameter \"duty_cycle0\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1521189952039 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency1 0 MHz " "Parameter \"output_clock_frequency1\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1521189952039 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift1 0 ps " "Parameter \"phase_shift1\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1521189952039 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle1 50 " "Parameter \"duty_cycle1\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1521189952039 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency2 0 MHz " "Parameter \"output_clock_frequency2\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1521189952039 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift2 0 ps " "Parameter \"phase_shift2\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1521189952039 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle2 50 " "Parameter \"duty_cycle2\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1521189952039 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency3 0 MHz " "Parameter \"output_clock_frequency3\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1521189952039 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift3 0 ps " "Parameter \"phase_shift3\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1521189952039 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle3 50 " "Parameter \"duty_cycle3\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1521189952039 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency4 0 MHz " "Parameter \"output_clock_frequency4\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1521189952039 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift4 0 ps " "Parameter \"phase_shift4\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1521189952039 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle4 50 " "Parameter \"duty_cycle4\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1521189952039 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency5 0 MHz " "Parameter \"output_clock_frequency5\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1521189952039 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift5 0 ps " "Parameter \"phase_shift5\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1521189952039 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle5 50 " "Parameter \"duty_cycle5\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1521189952039 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency6 0 MHz " "Parameter \"output_clock_frequency6\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1521189952039 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift6 0 ps " "Parameter \"phase_shift6\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1521189952039 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle6 50 " "Parameter \"duty_cycle6\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1521189952039 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency7 0 MHz " "Parameter \"output_clock_frequency7\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1521189952039 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift7 0 ps " "Parameter \"phase_shift7\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1521189952039 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle7 50 " "Parameter \"duty_cycle7\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1521189952039 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency8 0 MHz " "Parameter \"output_clock_frequency8\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1521189952039 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift8 0 ps " "Parameter \"phase_shift8\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1521189952039 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle8 50 " "Parameter \"duty_cycle8\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1521189952039 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency9 0 MHz " "Parameter \"output_clock_frequency9\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1521189952039 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift9 0 ps " "Parameter \"phase_shift9\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1521189952039 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle9 50 " "Parameter \"duty_cycle9\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1521189952039 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency10 0 MHz " "Parameter \"output_clock_frequency10\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1521189952039 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift10 0 ps " "Parameter \"phase_shift10\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1521189952039 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle10 50 " "Parameter \"duty_cycle10\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1521189952039 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency11 0 MHz " "Parameter \"output_clock_frequency11\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1521189952039 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift11 0 ps " "Parameter \"phase_shift11\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1521189952039 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle11 50 " "Parameter \"duty_cycle11\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1521189952039 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency12 0 MHz " "Parameter \"output_clock_frequency12\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1521189952039 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift12 0 ps " "Parameter \"phase_shift12\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1521189952039 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle12 50 " "Parameter \"duty_cycle12\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1521189952039 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency13 0 MHz " "Parameter \"output_clock_frequency13\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1521189952039 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift13 0 ps " "Parameter \"phase_shift13\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1521189952039 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle13 50 " "Parameter \"duty_cycle13\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1521189952039 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency14 0 MHz " "Parameter \"output_clock_frequency14\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1521189952039 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift14 0 ps " "Parameter \"phase_shift14\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1521189952039 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle14 50 " "Parameter \"duty_cycle14\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1521189952039 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency15 0 MHz " "Parameter \"output_clock_frequency15\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1521189952039 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift15 0 ps " "Parameter \"phase_shift15\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1521189952039 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle15 50 " "Parameter \"duty_cycle15\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1521189952039 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency16 0 MHz " "Parameter \"output_clock_frequency16\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1521189952039 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift16 0 ps " "Parameter \"phase_shift16\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1521189952039 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle16 50 " "Parameter \"duty_cycle16\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1521189952039 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency17 0 MHz " "Parameter \"output_clock_frequency17\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1521189952039 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift17 0 ps " "Parameter \"phase_shift17\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1521189952039 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle17 50 " "Parameter \"duty_cycle17\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1521189952039 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type General " "Parameter \"pll_type\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1521189952039 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_subtype General " "Parameter \"pll_subtype\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1521189952039 ""}  } { { "Pll/Pll_0002.v" "" { Text "C:/Users/alanh/Documents/Github/Project_2/Project1_restored/Pll/Pll_0002.v" 85 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1521189952039 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SXT SXT:sxt1 " "Elaborating entity \"SXT\" for hierarchy \"SXT:sxt1\"" {  } { { "Project.v" "sxt1" { Text "C:/Users/alanh/Documents/Github/Project_2/Project1_restored/Project.v" 116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1521189952044 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SevenSeg SevenSeg:ss5 " "Elaborating entity \"SevenSeg\" for hierarchy \"SevenSeg:ss5\"" {  } { { "Project.v" "ss5" { Text "C:/Users/alanh/Documents/Github/Project_2/Project1_restored/Project.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1521189952068 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Timer Timer:timer " "Elaborating entity \"Timer\" for hierarchy \"Timer:timer\"" {  } { { "Project.v" "timer" { Text "C:/Users/alanh/Documents/Github/Project_2/Project1_restored/Project.v" 254 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1521189952075 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "INTR Project.v(366) " "Output port \"INTR\" at Project.v(366) has no driver" {  } { { "Project.v" "" { Text "C:/Users/alanh/Documents/Github/Project_2/Project1_restored/Project.v" 366 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1521189952079 "|Project|Timer:timer"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Keys Keys:keys " "Elaborating entity \"Keys\" for hierarchy \"Keys:keys\"" {  } { { "Project.v" "keys" { Text "C:/Users/alanh/Documents/Github/Project_2/Project1_restored/Project.v" 256 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1521189952127 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "INTR Project.v(504) " "Output port \"INTR\" at Project.v(504) has no driver" {  } { { "Project.v" "" { Text "C:/Users/alanh/Documents/Github/Project_2/Project1_restored/Project.v" 504 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1521189952129 "|Project|Keys:keys"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Switches Switches:switches " "Elaborating entity \"Switches\" for hierarchy \"Switches:switches\"" {  } { { "Project.v" "switches" { Text "C:/Users/alanh/Documents/Github/Project_2/Project1_restored/Project.v" 258 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1521189952151 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "prevBounce Project.v(559) " "Verilog HDL warning at Project.v(559): object prevBounce used but never assigned" {  } { { "Project.v" "" { Text "C:/Users/alanh/Documents/Github/Project_2/Project1_restored/Project.v" 559 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1521189952152 "|Project|Switches:switches"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "prevBounce 0 Project.v(559) " "Net \"prevBounce\" at Project.v(559) has no driver or initial value, using a default initial value '0'" {  } { { "Project.v" "" { Text "C:/Users/alanh/Documents/Github/Project_2/Project1_restored/Project.v" 559 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1521189952156 "|Project|Switches:switches"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "INTR Project.v(554) " "Output port \"INTR\" at Project.v(554) has no driver" {  } { { "Project.v" "" { Text "C:/Users/alanh/Documents/Github/Project_2/Project1_restored/Project.v" 554 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1521189952156 "|Project|Switches:switches"}
{ "Info" "IINFER_RAM_PASS_THROUGH_LOGIC_NOT_CREATED" "dmem_rtl_0 " "Pass-through logic not created for RAM node \"dmem_rtl_0\"" {  } {  } 0 276024 "Pass-through logic not created for RAM node \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1521189952923 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "regs " "RAM logic \"regs\" is uninferred due to asynchronous read logic" {  } { { "Project.v" "regs" { Text "C:/Users/alanh/Documents/Github/Project_2/Project1_restored/Project.v" 119 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1521189952923 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1521189952923 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "memout_M\[31\] " "Converted tri-state buffer \"memout_M\[31\]\" feeding internal logic into a wire" {  } { { "Project.v" "" { Text "C:/Users/alanh/Documents/Github/Project_2/Project1_restored/Project.v" 267 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1521189953174 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "memout_M\[30\] " "Converted tri-state buffer \"memout_M\[30\]\" feeding internal logic into a wire" {  } { { "Project.v" "" { Text "C:/Users/alanh/Documents/Github/Project_2/Project1_restored/Project.v" 267 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1521189953174 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "memout_M\[29\] " "Converted tri-state buffer \"memout_M\[29\]\" feeding internal logic into a wire" {  } { { "Project.v" "" { Text "C:/Users/alanh/Documents/Github/Project_2/Project1_restored/Project.v" 267 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1521189953174 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "memout_M\[28\] " "Converted tri-state buffer \"memout_M\[28\]\" feeding internal logic into a wire" {  } { { "Project.v" "" { Text "C:/Users/alanh/Documents/Github/Project_2/Project1_restored/Project.v" 267 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1521189953174 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "memout_M\[27\] " "Converted tri-state buffer \"memout_M\[27\]\" feeding internal logic into a wire" {  } { { "Project.v" "" { Text "C:/Users/alanh/Documents/Github/Project_2/Project1_restored/Project.v" 267 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1521189953174 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "memout_M\[26\] " "Converted tri-state buffer \"memout_M\[26\]\" feeding internal logic into a wire" {  } { { "Project.v" "" { Text "C:/Users/alanh/Documents/Github/Project_2/Project1_restored/Project.v" 267 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1521189953174 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "memout_M\[25\] " "Converted tri-state buffer \"memout_M\[25\]\" feeding internal logic into a wire" {  } { { "Project.v" "" { Text "C:/Users/alanh/Documents/Github/Project_2/Project1_restored/Project.v" 267 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1521189953174 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "memout_M\[24\] " "Converted tri-state buffer \"memout_M\[24\]\" feeding internal logic into a wire" {  } { { "Project.v" "" { Text "C:/Users/alanh/Documents/Github/Project_2/Project1_restored/Project.v" 267 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1521189953174 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "memout_M\[23\] " "Converted tri-state buffer \"memout_M\[23\]\" feeding internal logic into a wire" {  } { { "Project.v" "" { Text "C:/Users/alanh/Documents/Github/Project_2/Project1_restored/Project.v" 267 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1521189953174 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "memout_M\[22\] " "Converted tri-state buffer \"memout_M\[22\]\" feeding internal logic into a wire" {  } { { "Project.v" "" { Text "C:/Users/alanh/Documents/Github/Project_2/Project1_restored/Project.v" 267 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1521189953174 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "memout_M\[21\] " "Converted tri-state buffer \"memout_M\[21\]\" feeding internal logic into a wire" {  } { { "Project.v" "" { Text "C:/Users/alanh/Documents/Github/Project_2/Project1_restored/Project.v" 267 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1521189953174 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "memout_M\[20\] " "Converted tri-state buffer \"memout_M\[20\]\" feeding internal logic into a wire" {  } { { "Project.v" "" { Text "C:/Users/alanh/Documents/Github/Project_2/Project1_restored/Project.v" 267 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1521189953174 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "memout_M\[19\] " "Converted tri-state buffer \"memout_M\[19\]\" feeding internal logic into a wire" {  } { { "Project.v" "" { Text "C:/Users/alanh/Documents/Github/Project_2/Project1_restored/Project.v" 267 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1521189953174 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "memout_M\[18\] " "Converted tri-state buffer \"memout_M\[18\]\" feeding internal logic into a wire" {  } { { "Project.v" "" { Text "C:/Users/alanh/Documents/Github/Project_2/Project1_restored/Project.v" 267 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1521189953174 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "memout_M\[17\] " "Converted tri-state buffer \"memout_M\[17\]\" feeding internal logic into a wire" {  } { { "Project.v" "" { Text "C:/Users/alanh/Documents/Github/Project_2/Project1_restored/Project.v" 267 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1521189953174 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "memout_M\[16\] " "Converted tri-state buffer \"memout_M\[16\]\" feeding internal logic into a wire" {  } { { "Project.v" "" { Text "C:/Users/alanh/Documents/Github/Project_2/Project1_restored/Project.v" 267 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1521189953174 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "memout_M\[15\] " "Converted tri-state buffer \"memout_M\[15\]\" feeding internal logic into a wire" {  } { { "Project.v" "" { Text "C:/Users/alanh/Documents/Github/Project_2/Project1_restored/Project.v" 267 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1521189953174 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "memout_M\[14\] " "Converted tri-state buffer \"memout_M\[14\]\" feeding internal logic into a wire" {  } { { "Project.v" "" { Text "C:/Users/alanh/Documents/Github/Project_2/Project1_restored/Project.v" 267 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1521189953174 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "memout_M\[13\] " "Converted tri-state buffer \"memout_M\[13\]\" feeding internal logic into a wire" {  } { { "Project.v" "" { Text "C:/Users/alanh/Documents/Github/Project_2/Project1_restored/Project.v" 267 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1521189953174 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "memout_M\[12\] " "Converted tri-state buffer \"memout_M\[12\]\" feeding internal logic into a wire" {  } { { "Project.v" "" { Text "C:/Users/alanh/Documents/Github/Project_2/Project1_restored/Project.v" 267 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1521189953174 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "memout_M\[11\] " "Converted tri-state buffer \"memout_M\[11\]\" feeding internal logic into a wire" {  } { { "Project.v" "" { Text "C:/Users/alanh/Documents/Github/Project_2/Project1_restored/Project.v" 267 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1521189953174 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "memout_M\[10\] " "Converted tri-state buffer \"memout_M\[10\]\" feeding internal logic into a wire" {  } { { "Project.v" "" { Text "C:/Users/alanh/Documents/Github/Project_2/Project1_restored/Project.v" 267 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1521189953174 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "memout_M\[9\] " "Converted tri-state buffer \"memout_M\[9\]\" feeding internal logic into a wire" {  } { { "Project.v" "" { Text "C:/Users/alanh/Documents/Github/Project_2/Project1_restored/Project.v" 267 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1521189953174 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "memout_M\[8\] " "Converted tri-state buffer \"memout_M\[8\]\" feeding internal logic into a wire" {  } { { "Project.v" "" { Text "C:/Users/alanh/Documents/Github/Project_2/Project1_restored/Project.v" 267 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1521189953174 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "memout_M\[7\] " "Converted tri-state buffer \"memout_M\[7\]\" feeding internal logic into a wire" {  } { { "Project.v" "" { Text "C:/Users/alanh/Documents/Github/Project_2/Project1_restored/Project.v" 267 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1521189953174 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "memout_M\[6\] " "Converted tri-state buffer \"memout_M\[6\]\" feeding internal logic into a wire" {  } { { "Project.v" "" { Text "C:/Users/alanh/Documents/Github/Project_2/Project1_restored/Project.v" 267 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1521189953174 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "memout_M\[5\] " "Converted tri-state buffer \"memout_M\[5\]\" feeding internal logic into a wire" {  } { { "Project.v" "" { Text "C:/Users/alanh/Documents/Github/Project_2/Project1_restored/Project.v" 267 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1521189953174 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "memout_M\[4\] " "Converted tri-state buffer \"memout_M\[4\]\" feeding internal logic into a wire" {  } { { "Project.v" "" { Text "C:/Users/alanh/Documents/Github/Project_2/Project1_restored/Project.v" 267 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1521189953174 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "memout_M\[3\] " "Converted tri-state buffer \"memout_M\[3\]\" feeding internal logic into a wire" {  } { { "Project.v" "" { Text "C:/Users/alanh/Documents/Github/Project_2/Project1_restored/Project.v" 267 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1521189953174 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "memout_M\[2\] " "Converted tri-state buffer \"memout_M\[2\]\" feeding internal logic into a wire" {  } { { "Project.v" "" { Text "C:/Users/alanh/Documents/Github/Project_2/Project1_restored/Project.v" 267 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1521189953174 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "memout_M\[1\] " "Converted tri-state buffer \"memout_M\[1\]\" feeding internal logic into a wire" {  } { { "Project.v" "" { Text "C:/Users/alanh/Documents/Github/Project_2/Project1_restored/Project.v" 267 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1521189953174 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "memout_M\[0\] " "Converted tri-state buffer \"memout_M\[0\]\" feeding internal logic into a wire" {  } { { "Project.v" "" { Text "C:/Users/alanh/Documents/Github/Project_2/Project1_restored/Project.v" 267 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1521189953174 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"dbus\[31\]\" " "Converted tri-state node \"dbus\[31\]\" into a selector" {  } { { "Project.v" "" { Text "C:/Users/alanh/Documents/Github/Project_2/Project1_restored/Project.v" 267 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1521189953174 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"dbus\[30\]\" " "Converted tri-state node \"dbus\[30\]\" into a selector" {  } { { "Project.v" "" { Text "C:/Users/alanh/Documents/Github/Project_2/Project1_restored/Project.v" 267 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1521189953174 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"dbus\[29\]\" " "Converted tri-state node \"dbus\[29\]\" into a selector" {  } { { "Project.v" "" { Text "C:/Users/alanh/Documents/Github/Project_2/Project1_restored/Project.v" 267 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1521189953174 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"dbus\[28\]\" " "Converted tri-state node \"dbus\[28\]\" into a selector" {  } { { "Project.v" "" { Text "C:/Users/alanh/Documents/Github/Project_2/Project1_restored/Project.v" 267 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1521189953174 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"dbus\[27\]\" " "Converted tri-state node \"dbus\[27\]\" into a selector" {  } { { "Project.v" "" { Text "C:/Users/alanh/Documents/Github/Project_2/Project1_restored/Project.v" 267 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1521189953174 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"dbus\[26\]\" " "Converted tri-state node \"dbus\[26\]\" into a selector" {  } { { "Project.v" "" { Text "C:/Users/alanh/Documents/Github/Project_2/Project1_restored/Project.v" 267 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1521189953174 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"dbus\[25\]\" " "Converted tri-state node \"dbus\[25\]\" into a selector" {  } { { "Project.v" "" { Text "C:/Users/alanh/Documents/Github/Project_2/Project1_restored/Project.v" 267 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1521189953174 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"dbus\[24\]\" " "Converted tri-state node \"dbus\[24\]\" into a selector" {  } { { "Project.v" "" { Text "C:/Users/alanh/Documents/Github/Project_2/Project1_restored/Project.v" 267 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1521189953174 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"dbus\[23\]\" " "Converted tri-state node \"dbus\[23\]\" into a selector" {  } { { "Project.v" "" { Text "C:/Users/alanh/Documents/Github/Project_2/Project1_restored/Project.v" 267 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1521189953174 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"dbus\[22\]\" " "Converted tri-state node \"dbus\[22\]\" into a selector" {  } { { "Project.v" "" { Text "C:/Users/alanh/Documents/Github/Project_2/Project1_restored/Project.v" 267 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1521189953174 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"dbus\[21\]\" " "Converted tri-state node \"dbus\[21\]\" into a selector" {  } { { "Project.v" "" { Text "C:/Users/alanh/Documents/Github/Project_2/Project1_restored/Project.v" 267 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1521189953174 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"dbus\[20\]\" " "Converted tri-state node \"dbus\[20\]\" into a selector" {  } { { "Project.v" "" { Text "C:/Users/alanh/Documents/Github/Project_2/Project1_restored/Project.v" 267 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1521189953174 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"dbus\[19\]\" " "Converted tri-state node \"dbus\[19\]\" into a selector" {  } { { "Project.v" "" { Text "C:/Users/alanh/Documents/Github/Project_2/Project1_restored/Project.v" 267 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1521189953174 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"dbus\[18\]\" " "Converted tri-state node \"dbus\[18\]\" into a selector" {  } { { "Project.v" "" { Text "C:/Users/alanh/Documents/Github/Project_2/Project1_restored/Project.v" 267 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1521189953174 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"dbus\[17\]\" " "Converted tri-state node \"dbus\[17\]\" into a selector" {  } { { "Project.v" "" { Text "C:/Users/alanh/Documents/Github/Project_2/Project1_restored/Project.v" 267 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1521189953174 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"dbus\[16\]\" " "Converted tri-state node \"dbus\[16\]\" into a selector" {  } { { "Project.v" "" { Text "C:/Users/alanh/Documents/Github/Project_2/Project1_restored/Project.v" 267 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1521189953174 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"dbus\[15\]\" " "Converted tri-state node \"dbus\[15\]\" into a selector" {  } { { "Project.v" "" { Text "C:/Users/alanh/Documents/Github/Project_2/Project1_restored/Project.v" 267 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1521189953174 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"dbus\[14\]\" " "Converted tri-state node \"dbus\[14\]\" into a selector" {  } { { "Project.v" "" { Text "C:/Users/alanh/Documents/Github/Project_2/Project1_restored/Project.v" 267 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1521189953174 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"dbus\[13\]\" " "Converted tri-state node \"dbus\[13\]\" into a selector" {  } { { "Project.v" "" { Text "C:/Users/alanh/Documents/Github/Project_2/Project1_restored/Project.v" 267 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1521189953174 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"dbus\[12\]\" " "Converted tri-state node \"dbus\[12\]\" into a selector" {  } { { "Project.v" "" { Text "C:/Users/alanh/Documents/Github/Project_2/Project1_restored/Project.v" 267 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1521189953174 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"dbus\[11\]\" " "Converted tri-state node \"dbus\[11\]\" into a selector" {  } { { "Project.v" "" { Text "C:/Users/alanh/Documents/Github/Project_2/Project1_restored/Project.v" 267 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1521189953174 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"dbus\[10\]\" " "Converted tri-state node \"dbus\[10\]\" into a selector" {  } { { "Project.v" "" { Text "C:/Users/alanh/Documents/Github/Project_2/Project1_restored/Project.v" 267 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1521189953174 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"dbus\[9\]\" " "Converted tri-state node \"dbus\[9\]\" into a selector" {  } { { "Project.v" "" { Text "C:/Users/alanh/Documents/Github/Project_2/Project1_restored/Project.v" 404 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1521189953174 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"dbus\[8\]\" " "Converted tri-state node \"dbus\[8\]\" into a selector" {  } { { "Project.v" "" { Text "C:/Users/alanh/Documents/Github/Project_2/Project1_restored/Project.v" 404 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1521189953174 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"dbus\[7\]\" " "Converted tri-state node \"dbus\[7\]\" into a selector" {  } { { "Project.v" "" { Text "C:/Users/alanh/Documents/Github/Project_2/Project1_restored/Project.v" 404 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1521189953174 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"dbus\[6\]\" " "Converted tri-state node \"dbus\[6\]\" into a selector" {  } { { "Project.v" "" { Text "C:/Users/alanh/Documents/Github/Project_2/Project1_restored/Project.v" 404 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1521189953174 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"dbus\[5\]\" " "Converted tri-state node \"dbus\[5\]\" into a selector" {  } { { "Project.v" "" { Text "C:/Users/alanh/Documents/Github/Project_2/Project1_restored/Project.v" 404 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1521189953174 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"dbus\[4\]\" " "Converted tri-state node \"dbus\[4\]\" into a selector" {  } { { "Project.v" "" { Text "C:/Users/alanh/Documents/Github/Project_2/Project1_restored/Project.v" 404 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1521189953174 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"dbus\[3\]\" " "Converted tri-state node \"dbus\[3\]\" into a selector" {  } { { "Project.v" "" { Text "C:/Users/alanh/Documents/Github/Project_2/Project1_restored/Project.v" 507 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1521189953174 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"dbus\[2\]\" " "Converted tri-state node \"dbus\[2\]\" into a selector" {  } { { "Project.v" "" { Text "C:/Users/alanh/Documents/Github/Project_2/Project1_restored/Project.v" 404 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1521189953174 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"dbus\[1\]\" " "Converted tri-state node \"dbus\[1\]\" into a selector" {  } { { "Project.v" "" { Text "C:/Users/alanh/Documents/Github/Project_2/Project1_restored/Project.v" 557 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1521189953174 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"dbus\[0\]\" " "Converted tri-state node \"dbus\[0\]\" into a selector" {  } { { "Project.v" "" { Text "C:/Users/alanh/Documents/Github/Project_2/Project1_restored/Project.v" 369 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1521189953174 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Analysis & Synthesis" 0 -1 1521189953174 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "dmem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"dmem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1521189957269 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1521189957269 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 14 " "Parameter WIDTHAD_A set to 14" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1521189957269 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 16384 " "Parameter NUMWORDS_A set to 16384" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1521189957269 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 32 " "Parameter WIDTH_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1521189957269 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 14 " "Parameter WIDTHAD_B set to 14" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1521189957269 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 16384 " "Parameter NUMWORDS_B set to 16384" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1521189957269 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1521189957269 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1521189957269 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1521189957269 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1521189957269 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1521189957269 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1521189957269 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1521189957269 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE Test2.mif " "Parameter INIT_FILE set to Test2.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1521189957269 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1521189957269 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1521189957269 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "altsyncram:dmem_rtl_0 " "Elaborated megafunction instantiation \"altsyncram:dmem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1521189957349 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "altsyncram:dmem_rtl_0 " "Instantiated megafunction \"altsyncram:dmem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1521189957349 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 32 " "Parameter \"WIDTH_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1521189957349 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 14 " "Parameter \"WIDTHAD_A\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1521189957349 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 16384 " "Parameter \"NUMWORDS_A\" = \"16384\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1521189957349 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 32 " "Parameter \"WIDTH_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1521189957349 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 14 " "Parameter \"WIDTHAD_B\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1521189957349 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 16384 " "Parameter \"NUMWORDS_B\" = \"16384\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1521189957349 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1521189957349 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1521189957349 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1521189957349 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1521189957349 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1521189957349 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1521189957349 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1521189957349 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE Test2.mif " "Parameter \"INIT_FILE\" = \"Test2.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1521189957349 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1521189957349 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ftk1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ftk1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ftk1 " "Found entity 1: altsyncram_ftk1" {  } { { "db/altsyncram_ftk1.tdf" "" { Text "C:/Users/alanh/Documents/Github/Project_2/Project1_restored/db/altsyncram_ftk1.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1521189957420 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1521189957420 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_5la.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_5la.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_5la " "Found entity 1: decode_5la" {  } { { "db/decode_5la.tdf" "" { Text "C:/Users/alanh/Documents/Github/Project_2/Project1_restored/db/decode_5la.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1521189957476 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1521189957476 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_2hb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_2hb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_2hb " "Found entity 1: mux_2hb" {  } { { "db/mux_2hb.tdf" "" { Text "C:/Users/alanh/Documents/Github/Project_2/Project1_restored/db/mux_2hb.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1521189957533 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1521189957533 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "6 " "6 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1521189957878 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "1024 " "1024 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1521189965524 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "5 0 1 0 0 " "Adding 5 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1521189966461 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1521189966461 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "3127 " "Implemented 3127 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "16 " "Implemented 16 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1521189966847 ""} { "Info" "ICUT_CUT_TM_OPINS" "52 " "Implemented 52 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1521189966847 ""} { "Info" "ICUT_CUT_TM_LCELLS" "2994 " "Implemented 2994 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1521189966847 ""} { "Info" "ICUT_CUT_TM_RAMS" "64 " "Implemented 64 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1521189966847 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1521189966847 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1521189966847 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 77 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 77 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "901 " "Peak virtual memory: 901 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1521189966901 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Mar 16 04:46:06 2018 " "Processing ended: Fri Mar 16 04:46:06 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1521189966901 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:31 " "Elapsed time: 00:00:31" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1521189966901 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:51 " "Total CPU time (on all processors): 00:00:51" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1521189966901 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1521189966901 ""}
