#-----------------------------------------------------------
# Vivado v2023.2 (64-bit)
# SW Build 4029153 on Fri Oct 13 20:14:34 MDT 2023
# IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
# SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
# Start of session at: Fri Nov  8 10:37:37 2024
# Process ID: 13044
# Current directory: D:/Semester1/CEG5203/workspace/project-fpga/vivado2023
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent4092 D:\Semester1\CEG5203\workspace\project-fpga\vivado2023\ceg5203_project.xpr
# Log file: D:/Semester1/CEG5203/workspace/project-fpga/vivado2023/vivado.log
# Journal file: D:/Semester1/CEG5203/workspace/project-fpga/vivado2023\vivado.jou
# Running On: THX_HP, OS: Windows, CPU Frequency: 1996 MHz, CPU Physical cores: 12, Host memory: 33622 MB
#-----------------------------------------------------------
start_gui
open_project D:/Semester1/CEG5203/workspace/project-fpga/vivado2023/ceg5203_project.xpr
update_compile_order -fileset sources_1
open_bd_design {D:/Semester1/CEG5203/workspace/project-fpga/vivado2023/ceg5203_project.srcs/sources_1/bd/design_1/design_1.bd}
startgroup
set_property -dict [list \
  CONFIG.C_RX_FIFO_DEPTH {131072} \
  CONFIG.C_RX_FIFO_PE_THRESHOLD {5} \
  CONFIG.C_RX_FIFO_PF_THRESHOLD {104858} \
  CONFIG.C_TX_FIFO_DEPTH {131072} \
  CONFIG.C_TX_FIFO_PE_THRESHOLD {5} \
  CONFIG.C_TX_FIFO_PF_THRESHOLD {104858} \
] [get_bd_cells axi_fifo_mm_s_0]
endgroup
validate_bd_design
make_wrapper -files [get_files D:/Semester1/CEG5203/workspace/project-fpga/vivado2023/ceg5203_project.srcs/sources_1/bd/design_1/design_1.bd] -top
reset_run synth_1
reset_run design_1_axi_fifo_mm_s_0_0_synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
wait_on_run impl_1
open_run synth_1 -name synth_1
startgroup
set_property -dict [list \
  CONFIG.C_RX_FIFO_DEPTH {65536} \
  CONFIG.C_RX_FIFO_PE_THRESHOLD {5} \
  CONFIG.C_RX_FIFO_PF_THRESHOLD {65531} \
  CONFIG.C_TX_FIFO_DEPTH {65536} \
  CONFIG.C_TX_FIFO_PE_THRESHOLD {5} \
  CONFIG.C_TX_FIFO_PF_THRESHOLD {65531} \
] [get_bd_cells axi_fifo_mm_s_0]
endgroup
validate_bd_design
make_wrapper -files [get_files D:/Semester1/CEG5203/workspace/project-fpga/vivado2023/ceg5203_project.srcs/sources_1/bd/design_1/design_1.bd] -top
reset_run design_1_axi_fifo_mm_s_0_0_synth_1
reset_run synth_1
launch_runs impl_1 -jobs 6
wait_on_run impl_1
startgroup
set_property -dict [list \
  CONFIG.C_RX_FIFO_DEPTH {32768} \
  CONFIG.C_RX_FIFO_PE_THRESHOLD {5} \
  CONFIG.C_RX_FIFO_PF_THRESHOLD {32763} \
  CONFIG.C_TX_FIFO_DEPTH {32768} \
  CONFIG.C_TX_FIFO_PE_THRESHOLD {5} \
  CONFIG.C_TX_FIFO_PF_THRESHOLD {32763} \
] [get_bd_cells axi_fifo_mm_s_0]
endgroup
validate_bd_design
make_wrapper -files [get_files D:/Semester1/CEG5203/workspace/project-fpga/vivado2023/ceg5203_project.srcs/sources_1/bd/design_1/design_1.bd] -top
reset_run design_1_axi_fifo_mm_s_0_0_synth_1
reset_run synth_1
launch_runs impl_1 -jobs 6
wait_on_run impl_1
open_run impl_1
write_hw_platform -fixed -include_bit -force -file D:/Semester1/CEG5203/workspace/project-fpga/vivado2023/design_1_wrapper.xsa
make_wrapper -files [get_files D:/Semester1/CEG5203/workspace/project-fpga/vivado2023/ceg5203_project.srcs/sources_1/bd/design_1/design_1.bd] -top
open_bd_design {D:/Semester1/CEG5203/workspace/project-fpga/vivado2023/ceg5203_project.srcs/sources_1/bd/design_1/design_1.bd}
reset_run impl_1
launch_runs impl_1 -jobs 6
wait_on_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
wait_on_run impl_1
write_hw_platform -fixed -include_bit -force -file D:/Semester1/CEG5203/workspace/project-fpga/vivado2023/design_1_wrapper.xsa
