{"auto_keywords": [{"score": 0.041765365816587144, "phrase": "dma"}, {"score": 0.00481495049065317, "phrase": "sarc_architecture"}, {"score": 0.004494570360108983, "phrase": "multiple_processor_types"}, {"score": 0.004123781267600542, "phrase": "user-managed_direct_memory_access"}, {"score": 0.003592859432554987, "phrase": "runtime_scheduler"}, {"score": 0.003130077012135034, "phrase": "runtime_system"}, {"score": 0.002822434555587263, "phrase": "heterogeneous_cores"}, {"score": 0.0026342827320931937, "phrase": "data_transfers"}, {"score": 0.0025014259919355453, "phrase": "dma_engines"}, {"score": 0.002416589459425828, "phrase": "sarc's_programming_model"}, {"score": 0.0021049977753042253, "phrase": "specialized_accelerator_processors"}], "paper_keywords": [""], "paper_abstract": "The sarc architecture is composed of multiple processor types and a set of user-managed Direct Memory Access (DMA) engines that let the runtime scheduler overlap data transfer and computation. The runtime system automatically allocates tasks on the heterogeneous cores and schedules the data transfers through the DMA engines. SARC's programming model supports various highly parallel applications, with matching support from specialized accelerator processors.", "paper_title": "THE SARC ARCHITECTURE", "paper_id": "WOS:000284366400003"}