{
   "ExpandedHierarchyInLayout":"",
   "guistr":"# # String gsaved with Nlview 7.0.19  2019-03-26 bk=1.5019 VDI=41 GEI=35 GUI=JA:9.0 TLS
#  -string -flagsOSRD
preplace port usb_uart -pg 1 -lvl 6 -x 1920 -y 660 -defaultsOSRD
preplace port DDR3_0 -pg 1 -lvl 6 -x 1920 -y 270 -defaultsOSRD
preplace port reset -pg 1 -lvl 0 -x 0 -y 600 -defaultsOSRD
preplace port sys_clock -pg 1 -lvl 0 -x 0 -y 690 -defaultsOSRD
preplace port rx_0 -pg 1 -lvl 0 -x 0 -y 830 -defaultsOSRD
preplace port ac_lrclk_0 -pg 1 -lvl 6 -x 1920 -y 1040 -defaultsOSRD
preplace port ac_bclk_0 -pg 1 -lvl 6 -x 1920 -y 1020 -defaultsOSRD
preplace port ac_dac_sdata_0 -pg 1 -lvl 6 -x 1920 -y 1000 -defaultsOSRD
preplace port sda_0 -pg 1 -lvl 6 -x 1920 -y 1080 -defaultsOSRD
preplace port ac_mclk_0 -pg 1 -lvl 6 -x 1920 -y 980 -defaultsOSRD
preplace port scl_0 -pg 1 -lvl 6 -x 1920 -y 1060 -defaultsOSRD
preplace port ac_adc_sdata_0 -pg 1 -lvl 0 -x 0 -y 1020 -defaultsOSRD
preplace inst microblaze_0 -pg 1 -lvl 3 -x 880 -y 570 -defaultsOSRD
preplace inst microblaze_0_local_memory -pg 1 -lvl 4 -x 1380 -y 940 -defaultsOSRD
preplace inst mdm_1 -pg 1 -lvl 2 -x 430 -y 910 -defaultsOSRD
preplace inst clk_wiz_1 -pg 1 -lvl 1 -x 120 -y 680 -defaultsOSRD
preplace inst rst_clk_wiz_1_100M -pg 1 -lvl 2 -x 430 -y 640 -defaultsOSRD
preplace inst axi_uartlite_0 -pg 1 -lvl 5 -x 1740 -y 670 -defaultsOSRD
preplace inst axi_uartlite_1 -pg 1 -lvl 5 -x 1740 -y 840 -defaultsOSRD
preplace inst microblaze_0_axi_periph -pg 1 -lvl 4 -x 1380 -y 670 -defaultsOSRD
preplace inst mig_7series_0 -pg 1 -lvl 5 -x 1740 -y 310 -defaultsOSRD
preplace inst axi_smc -pg 1 -lvl 4 -x 1380 -y 400 -defaultsOSRD
preplace inst rst_mig_7series_0_100M -pg 1 -lvl 4 -x 1380 -y 110 -defaultsOSRD
preplace inst lab4_ip_0 -pg 1 -lvl 5 -x 1740 -y 1030 -defaultsOSRD
preplace netloc microblaze_0_Clk 1 1 4 240 740 640 740 1160 850 1590
preplace netloc clk_wiz_1_locked 1 1 1 N 680
preplace netloc rst_clk_wiz_1_100M_mb_reset 1 2 1 N 600
preplace netloc rst_clk_wiz_1_100M_bus_struct_reset 1 2 2 630 670 1120J
preplace netloc mdm_1_debug_sys_rst 1 1 2 250 750 610
preplace netloc reset_1 1 0 5 20 600 230 300 NJ 300 NJ 300 NJ
preplace netloc sys_clock_1 1 0 1 NJ 690
preplace netloc rx_0_1 1 0 6 NJ 830 NJ 830 NJ 830 NJ 830 1600J 750 1880
preplace netloc rst_clk_wiz_1_100M_peripheral_aresetn 1 2 3 N 680 1180 840 1580
preplace netloc mig_7series_0_ui_clk 1 3 3 1190 510 NJ 510 1890
preplace netloc mig_7series_0_mmcm_locked 1 3 3 1200 290 1590J 410 1880
preplace netloc mig_7series_0_ui_clk_sync_rst 1 3 3 1200 10 NJ 10 1890
preplace netloc rst_mig_7series_0_100M_peripheral_aresetn 1 4 1 1600 150n
preplace netloc clk_wiz_1_clk_out2 1 1 4 220J 470 NJ 470 1170J 500 1570
preplace netloc lab4_ip_0_ac_lrclk 1 5 1 NJ 1040
preplace netloc lab4_ip_0_ac_bclk 1 5 1 NJ 1020
preplace netloc lab4_ip_0_ac_dac_sdata 1 5 1 NJ 1000
preplace netloc Net 1 5 1 NJ 1080
preplace netloc lab4_ip_0_ac_mclk 1 5 1 NJ 980
preplace netloc Net1 1 5 1 NJ 1060
preplace netloc ac_adc_sdata_0_1 1 0 5 NJ 1020 NJ 1020 NJ 1020 NJ 1020 NJ
preplace netloc microblaze_0_dlmb_1 1 3 1 1150 530n
preplace netloc microblaze_0_ilmb_1 1 3 1 1130 550n
preplace netloc microblaze_0_debug 1 2 1 620 560n
preplace netloc microblaze_0_M_AXI_DP 1 3 1 N 570
preplace netloc microblaze_0_axi_periph_M00_AXI 1 4 1 N 650
preplace netloc axi_uartlite_0_UART 1 5 1 NJ 660
preplace netloc microblaze_0_axi_periph_M01_AXI 1 4 1 1570 670n
preplace netloc microblaze_0_M_AXI_DC 1 3 1 1120 360n
preplace netloc axi_smc_M00_AXI 1 4 1 1560 280n
preplace netloc microblaze_0_M_AXI_IC 1 3 1 1140 380n
preplace netloc mig_7series_0_DDR3 1 5 1 NJ 270
preplace netloc microblaze_0_axi_periph_M02_AXI 1 4 1 1560 690n
levelinfo -pg 1 0 120 430 880 1380 1740 1920
pagesize -pg 1 -db -bbox -sgen -170 0 2090 1140
"
}
{
   "da_axi4_cnt":"28",
   "da_board_cnt":"26",
   "da_clkrst_cnt":"4",
   "da_mb_cnt":"5"
}
