# Reading C:/intelFPGA_lite/18.1/modelsim_ase/tcl/vsim/pref.tcl
# do ASIP_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -sv -work work +incdir+C:/Users/ebsadmin/Desktop/TEC/ASIP-Repository/ASIP/VGA {C:/Users/ebsadmin/Desktop/TEC/ASIP-Repository/ASIP/VGA/VGA.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:09:08 on Apr 22,2019
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/ebsadmin/Desktop/TEC/ASIP-Repository/ASIP/VGA" C:/Users/ebsadmin/Desktop/TEC/ASIP-Repository/ASIP/VGA/VGA.sv 
# -- Compiling module VGA
# 
# Top level modules:
# 	VGA
# End time: 21:09:08 on Apr 22,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/ebsadmin/Desktop/TEC/ASIP-Repository/ASIP/VGA {C:/Users/ebsadmin/Desktop/TEC/ASIP-Repository/ASIP/VGA/regionPantalla.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:09:09 on Apr 22,2019
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/ebsadmin/Desktop/TEC/ASIP-Repository/ASIP/VGA" C:/Users/ebsadmin/Desktop/TEC/ASIP-Repository/ASIP/VGA/regionPantalla.sv 
# -- Compiling module regionPantalla
# 
# Top level modules:
# 	regionPantalla
# End time: 21:09:09 on Apr 22,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/ebsadmin/Desktop/TEC/ASIP-Repository/ASIP/VGA {C:/Users/ebsadmin/Desktop/TEC/ASIP-Repository/ASIP/VGA/divisorFrecuencia.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:09:09 on Apr 22,2019
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/ebsadmin/Desktop/TEC/ASIP-Repository/ASIP/VGA" C:/Users/ebsadmin/Desktop/TEC/ASIP-Repository/ASIP/VGA/divisorFrecuencia.sv 
# -- Compiling module divisorFrecuencia
# 
# Top level modules:
# 	divisorFrecuencia
# End time: 21:09:09 on Apr 22,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/ebsadmin/Desktop/TEC/ASIP-Repository/ASIP/VGA {C:/Users/ebsadmin/Desktop/TEC/ASIP-Repository/ASIP/VGA/controladorVGA.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:09:09 on Apr 22,2019
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/ebsadmin/Desktop/TEC/ASIP-Repository/ASIP/VGA" C:/Users/ebsadmin/Desktop/TEC/ASIP-Repository/ASIP/VGA/controladorVGA.sv 
# -- Compiling module controladorVGA
# 
# Top level modules:
# 	controladorVGA
# End time: 21:09:09 on Apr 22,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/ebsadmin/Desktop/TEC/ASIP-Repository/ASIP {C:/Users/ebsadmin/Desktop/TEC/ASIP-Repository/ASIP/ALU.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:09:09 on Apr 22,2019
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/ebsadmin/Desktop/TEC/ASIP-Repository/ASIP" C:/Users/ebsadmin/Desktop/TEC/ASIP-Repository/ASIP/ALU.sv 
# -- Compiling module ALU
# 
# Top level modules:
# 	ALU
# End time: 21:09:09 on Apr 22,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/ebsadmin/Desktop/TEC/ASIP-Repository/ASIP {C:/Users/ebsadmin/Desktop/TEC/ASIP-Repository/ASIP/ALUAdderCarry.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:09:09 on Apr 22,2019
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/ebsadmin/Desktop/TEC/ASIP-Repository/ASIP" C:/Users/ebsadmin/Desktop/TEC/ASIP-Repository/ASIP/ALUAdderCarry.sv 
# -- Compiling module ALUAdderCarry
# 
# Top level modules:
# 	ALUAdderCarry
# End time: 21:09:10 on Apr 22,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/ebsadmin/Desktop/TEC/ASIP-Repository/ASIP {C:/Users/ebsadmin/Desktop/TEC/ASIP-Repository/ASIP/ASIP.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:09:10 on Apr 22,2019
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/ebsadmin/Desktop/TEC/ASIP-Repository/ASIP" C:/Users/ebsadmin/Desktop/TEC/ASIP-Repository/ASIP/ASIP.sv 
# -- Compiling module ASIP
# 
# Top level modules:
# 	ASIP
# End time: 21:09:10 on Apr 22,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/ebsadmin/Desktop/TEC/ASIP-Repository/ASIP {C:/Users/ebsadmin/Desktop/TEC/ASIP-Repository/ASIP/Registers.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:09:10 on Apr 22,2019
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/ebsadmin/Desktop/TEC/ASIP-Repository/ASIP" C:/Users/ebsadmin/Desktop/TEC/ASIP-Repository/ASIP/Registers.sv 
# -- Compiling module Registers
# 
# Top level modules:
# 	Registers
# End time: 21:09:10 on Apr 22,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/ebsadmin/Desktop/TEC/ASIP-Repository/ASIP {C:/Users/ebsadmin/Desktop/TEC/ASIP-Repository/ASIP/Memory.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:09:10 on Apr 22,2019
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/ebsadmin/Desktop/TEC/ASIP-Repository/ASIP" C:/Users/ebsadmin/Desktop/TEC/ASIP-Repository/ASIP/Memory.sv 
# -- Compiling module Memory
# 
# Top level modules:
# 	Memory
# End time: 21:09:11 on Apr 22,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/ebsadmin/Desktop/TEC/ASIP-Repository/ASIP {C:/Users/ebsadmin/Desktop/TEC/ASIP-Repository/ASIP/CPU.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:09:11 on Apr 22,2019
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/ebsadmin/Desktop/TEC/ASIP-Repository/ASIP" C:/Users/ebsadmin/Desktop/TEC/ASIP-Repository/ASIP/CPU.sv 
# -- Compiling module CPU
# 
# Top level modules:
# 	CPU
# End time: 21:09:11 on Apr 22,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/ebsadmin/Desktop/TEC/ASIP-Repository/ASIP {C:/Users/ebsadmin/Desktop/TEC/ASIP-Repository/ASIP/InstructionMemory.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:09:11 on Apr 22,2019
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/ebsadmin/Desktop/TEC/ASIP-Repository/ASIP" C:/Users/ebsadmin/Desktop/TEC/ASIP-Repository/ASIP/InstructionMemory.sv 
# -- Compiling module InstructionMemory
# 
# Top level modules:
# 	InstructionMemory
# End time: 21:09:11 on Apr 22,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
