1100010000010100     //[1000] IN 0 0 0 0  //
0000111100000001     //[1001] LDA R3 0 0 1  //
0000101100010100     //[1002] STR R3 0 0 20  //m[20]=sentenceNumber=1
0000111100000001     //[1003] LDA R3 0 0 1  //
0000101100010101     //[1004] STR R3 0 0 21  //m[21]=wordNumber=1
0000111100000000     //[1005] LDA R3 0 0 0  //
0000101100010110     //[1006] STR R3 0 0 22  //m[22]=word.index=0
0000111100000000     //[1007] LDA R3 0 0 0  //
0000101100010111     //[1008] STR R3 0 0 23  //m[23]=sentence.index=0
0000111100011110     //[1009] LDA R3 0 0 30  //
0000101100011001     //[1010] STR R3 0 0 25  //assume that the search word's address is 30 memory[25]=word.address
0000111100000001     //[1011] LDA R3 0 0 1  //
0110011111000101     //[1012] SRC R3 1 1 5  //
0001101100001000     //[1013] AIR R3 0 0 8  //R3=32+8=40
0000101100011010     //[1014] STR R3 0 0 26  //assume that the search sentence address is 40 memory[26]=sentence.address
0000111100000000     //[1015] LDA R3 0 0 0  //
0000101100011011     //[1016] STR R3 0 0 27  //m[27]=sentence.head=0
0000011100010110     //[1017] LDR R3 0 0 22  //[addr3] r3=word.index
0001001100011001     //[1018] AMR R3 0 0 25  //r3=r3+word.address
0000101100011100     //[1019] STR R3 0 0 28  //
1000010100011100     //[1020] LDX X1 0 0 28  //x1=r3
0000010001000000     //[1021] LDR R0 X1 0 0  //r0=c(x1)
0000011100010111     //[1022] LDR R3 0 0 23  //r3=sentence.index
0001001100011010     //[1023] AMR R3 0 0 26  //r3=r3+sentence.address
0000101100011100     //[1024] STR R3 0 0 28  //
1000010100011100     //[1025] LDX X1 0 0 28  //x1=r3
0000010101000000     //[1026] LDR R1 X1 0 0  //r1=c(x1)
0001110000000011     //[1027] SIR R0 0 0 3  // check if the end of the word
0000111100000001     //[1028] LDA R3 0 0 1  //
0110011111000101     //[1029] SRC R3 1 1 5  //
0001101100000101     //[1030] AIR R3 0 0 5  //
0110011111000101     //[1031] SRC R3 1 1 5  //
0001101100001000     //[1032] AIR R3 0 0 8  //
0000101100011100     //[1033] STR R3 0 0 28  //
1000010100011100     //[1034] LDX X1 0 0 28  //X1=memory[25]=z+y*32+x*32*32=addr0
0010000001000000     //[1035] JZ R0 X1 0 0  //
0001100000000011     //[1036] AIR R0 0 0 3  //
0001110100000011     //[1037] SIR R1 0 0 3  //check if end of the sentence
0000111100000001     //[1038] LDA R3 0 0 1  //
0110011111000101     //[1039] SRC R3 1 1 5  //
0001101100000110     //[1040] AIR R3 0 0 6  //
0110011111000101     //[1041] SRC R3 1 1 5  //
0001101100010000     //[1042] AIR R3 0 0 16  //
0000101100011100     //[1043] STR R3 0 0 28  //
1000010100011100     //[1044] LDX X1 0 0 28  //X1=memory[25]=z+y*32+x*32*32=addr9
0010000101000000     //[1045] JZ R1 X1 0 0  //
0001100100000011     //[1046] AIR R1 0 0 3  //
0000111000000001     //[1047] LDA R2 0 0 1  //
0110011011000101     //[1048] SRC R2 1 1 5  //
0001101000001110     //[1049] AIR R2 0 0 14  //R3=32+14=46
0000101000011000     //[1050] STR R2 0 0 24  //m[24]=46
0001010100011000     //[1051] SMR R1 0 0 24  //
0000111100000001     //[1052] LDA R3 0 0 1  //
0110011111000101     //[1053] SRC R3 1 1 5  //
0001101100000011     //[1054] AIR R3 0 0 3  //
0110011111000101     //[1055] SRC R3 1 1 5  //
0001101100011010     //[1056] AIR R3 0 0 26  //
0000101100011100     //[1057] STR R3 0 0 28  //
1000010100011100     //[1058] LDX X1 0 0 28  //X1=memory[25]=z+y*32+x*32*32=addr2
0010000101000000     //[1059] JZ R1 X1 0 0  //
0001000100011000     //[1060] AMR R1 0 0 24  //
0000111000000001     //[1061] LDA R2 0 0 1  //
0110011011000101     //[1062] SRC R2 1 1 5  //
0001101000001100     //[1063] AIR R2 0 0 12  //R3=32+12=44
0000101000011000     //[1064] STR R2 0 0 24  //m[24]=44
0001010100011000     //[1065] SMR R1 0 0 24  //
0000111100000001     //[1066] LDA R3 0 0 1  //
0110011111000101     //[1067] SRC R3 1 1 5  //
0001101100000100     //[1068] AIR R3 0 0 4  //
0110011111000101     //[1069] SRC R3 1 1 5  //
0001101100000010     //[1070] AIR R3 0 0 2  //
0000101100011100     //[1071] STR R3 0 0 28  //
1000010100011100     //[1072] LDX X1 0 0 28  //X1=memory[25]=z+y*32+x*32*32=addr4
0010000101000000     //[1073] JZ R1 X1 0 0  //
0001000100011000     //[1074] AMR R1 0 0 24  //
0000111000000001     //[1075] LDA R2 0 0 1  //
0110011011000101     //[1076] SRC R2 1 1 5  //
0001101000000000     //[1077] AIR R2 0 0 0  //R3=32+0=32
0000101000011000     //[1078] STR R2 0 0 24  //m[24]=32
0001010100011000     //[1079] SMR R1 0 0 24  //
0000111100000001     //[1080] LDA R3 0 0 1  //
0110011111000101     //[1081] SRC R3 1 1 5  //
0001101100000100     //[1082] AIR R3 0 0 4  //
0110011111000101     //[1083] SRC R3 1 1 5  //
0001101100001111     //[1084] AIR R3 0 0 15  //
0000101100011100     //[1085] STR R3 0 0 28  //
1000010100011100     //[1086] LDX X1 0 0 28  //X1=memory[25]=z+y*32+x*32*32=addr5
0010000101000000     //[1087] JZ R1 X1 0 0  //
0001000100011000     //[1088] AMR R1 0 0 24  //
0000011100010110     //[1089] LDR R3 0 0 22  //r3=word.index
0001001100011001     //[1090] AMR R3 0 0 25  //r3=r3+word.address
0000101100011100     //[1091] STR R3 0 0 28  //
1000011000011100     //[1092] LDX X2 0 0 28  //x2=r3
0001010110000000     //[1093] SMR R1 X2 0 0  //
0000111100000001     //[1094] LDA R3 0 0 1  //
0110011111000101     //[1095] SRC R3 1 1 5  //
0001101100000100     //[1096] AIR R3 0 0 4  //
0110011111000101     //[1097] SRC R3 1 1 5  //
0001101100011010     //[1098] AIR R3 0 0 26  //
0000101100011100     //[1099] STR R3 0 0 28  //
1000010100011100     //[1100] LDX X1 0 0 28  //X1=memory[25]=z+y*32+x*32*32=addr6
0010000101000000     //[1101] JZ R1 X1 0 0  //
0001000110000000     //[1102] AMR R1 X2 0 0  //
0000111100000000     //[1103] LDA R3 0 0 0  //addr10
0000101100010110     //[1104] STR R3 0 0 22  //
0000011100010111     //[1105] LDR R3 0 0 23  //addr7  x1 do not use aging in this loop
0001101100000001     //[1106] AIR R3 0 0 1  //
0000101100010111     //[1107] STR R3 0 0 23  //
0001001100011010     //[1108] AMR R3 0 0 26  //
0000101100011100     //[1109] STR R3 0 0 28  //
1000010100011100     //[1110] LDX X1 0 0 28  //
0000111000000010     //[1111] LDA R2 0 0 2  //
0110011011000101     //[1112] SRC R2 1 1 5  //
0001101000000000     //[1113] AIR R2 0 0 0  //R3=32*2=64
0001011001000000     //[1114] SMR R2 X1 0 0  //
0000111100000000     //[1115] LDA R3 0 0 0  //
0110011111000101     //[1116] SRC R3 1 1 5  //
0001101100011111     //[1117] AIR R3 0 0 31  //
0110011111000101     //[1118] SRC R3 1 1 5  //
0001101100011001     //[1119] AIR R3 0 0 25  //
0000101100011100     //[1120] STR R3 0 0 28  //
1000011000011100     //[1121] LDX X2 0 0 28  //X2=memory[25]=z+y*32+x*32*32=addr3
0011111010000000     //[1122] JGE R2 X2 0 0  //
0000111000000010     //[1123] LDA R2 0 0 2  //
0110011011000101     //[1124] SRC R2 1 1 5  //
0001101000011010     //[1125] AIR R2 0 0 26  //R3=32*2+26=90
0001011001000000     //[1126] SMR R2 X1 0 0  //
0000111100000001     //[1127] LDA R3 0 0 1  //
0110011111000101     //[1128] SRC R3 1 1 5  //
0001101100000010     //[1129] AIR R3 0 0 2  //
0110011111000101     //[1130] SRC R3 1 1 5  //
0001101100010001     //[1131] AIR R3 0 0 17  //
0000101100011100     //[1132] STR R3 0 0 28  //
1000011100011100     //[1133] LDX X3 0 0 28  //X3=memory[25]=z+y*32+x*32*32=addr7
0011111011000000     //[1134] JGE R2 X3 0 0  //
0000111000000011     //[1135] LDA R2 0 0 3  //
0110011011000101     //[1136] SRC R2 1 1 5  //
0001101000000000     //[1137] AIR R2 0 0 0  //R3=32*3=96
0001011001000000     //[1138] SMR R2 X1 0 0  //
0011111010000000     //[1139] JGE R2 X2 0 0  //
0000111000000011     //[1140] LDA R2 0 0 3  //
0110011011000101     //[1141] SRC R2 1 1 5  //
0001101000011010     //[1142] AIR R2 0 0 26  //R3=32*3+26=122
0001011001000000     //[1143] SMR R2 X1 0 0  //
0011111011000000     //[1144] JGE R2 X3 0 0  //
0010110010000000     //[1145] JMA 0 X2 0 0  //
0000011100010100     //[1146] LDR R3 0 0 20  // addr2
0001101100000001     //[1147] AIR R3 0 0 1  //
0000101100010100     //[1148] STR R3 0 0 20  //
0000111100000000     //[1149] LDA R3 0 0 0  //
0000101100010101     //[1150] STR R3 0 0 21  //
0000011100010111     //[1151] LDR R3 0 0 23  //
0001101100000010     //[1152] AIR R3 0 0 2  //
0000101100011011     //[1153] STR R3 0 0 27  //
0000111100000000     //[1154] LDA R3 0 0 0  //addr4
0000101100010110     //[1155] STR R3 0 0 22  //
0000011100010111     //[1156] LDR R3 0 0 23  //
0001101100000001     //[1157] AIR R3 0 0 1  //
0000101100010111     //[1158] STR R3 0 0 23  //
0000111100000000     //[1159] LDA R3 0 0 0  //
0110011111000101     //[1160] SRC R3 1 1 5  //
0001101100011111     //[1161] AIR R3 0 0 31  //
0110011111000101     //[1162] SRC R3 1 1 5  //
0001101100011001     //[1163] AIR R3 0 0 25  //
0000101100011100     //[1164] STR R3 0 0 28  //
1000011000011100     //[1165] LDX X2 0 0 28  //X2=memory[25]=z+y*32+x*32*32=addr3
0010110010000000     //[1166] JMA 0 X2 0 0  //
0000011100010101     //[1167] LDR R3 0 0 21  //addr5
0001101100000001     //[1168] AIR R3 0 0 1  //
0000101100010101     //[1169] STR R3 0 0 21  //
0000111100000001     //[1170] LDA R3 0 0 1  //
0110011111000101     //[1171] SRC R3 1 1 5  //
0001101100000100     //[1172] AIR R3 0 0 4  //
0110011111000101     //[1173] SRC R3 1 1 5  //
0001101100000010     //[1174] AIR R3 0 0 2  //
0000101100011100     //[1175] STR R3 0 0 28  //
1000011000011100     //[1176] LDX X2 0 0 28  //X2=memory[25]=z+y*32+x*32*32=addr4
0010110010000000     //[1177] JMA 0 X2 0 0  //
0000011100010110     //[1178] LDR R3 0 0 22  //addr6
0001101100000001     //[1179] AIR R3 0 0 1  //
0000101100010110     //[1180] STR R3 0 0 22  //
0000011100010111     //[1181] LDR R3 0 0 23  //
0001101100000001     //[1182] AIR R3 0 0 1  //
0000101100010111     //[1183] STR R3 0 0 23  //
0000111100000000     //[1184] LDA R3 0 0 0  //
0110011111000101     //[1185] SRC R3 1 1 5  //
0001101100011111     //[1186] AIR R3 0 0 31  //
0110011111000101     //[1187] SRC R3 1 1 5  //
0001101100011001     //[1188] AIR R3 0 0 25  //
0000101100011100     //[1189] STR R3 0 0 28  //
1000011000011100     //[1190] LDX X2 0 0 28  //X2=memory[25]=z+y*32+x*32*32=addr3
0010110010000000     //[1191] JMA 0 X2 0 0  //
0000011100010111     //[1192] LDR R3 0 0 23  //addr0  x1 do not use aging in this part
0001001100011010     //[1193] AMR R3 0 0 26  //
0000101100011100     //[1194] STR R3 0 0 28  //
1000010100011100     //[1195] LDX X1 0 0 28  //
0000111000000010     //[1196] LDA R2 0 0 2  //
0110011011000101     //[1197] SRC R2 1 1 5  //
0001101000000000     //[1198] AIR R2 0 0 0  //R3=32*2=64
0001011001000000     //[1199] SMR R2 X1 0 0  //
0000111100000001     //[1200] LDA R3 0 0 1  //
0110011111000101     //[1201] SRC R3 1 1 5  //
0001101100000110     //[1202] AIR R3 0 0 6  //
0110011111000101     //[1203] SRC R3 1 1 5  //
0001101100001110     //[1204] AIR R3 0 0 14  //
0000101100011100     //[1205] STR R3 0 0 28  //
1000011000011100     //[1206] LDX X2 0 0 28  //X2=memory[25]=z+y*32+x*32*32=addr8
0011111010000000     //[1207] JGE R2 X2 0 0  //
0000111000000010     //[1208] LDA R2 0 0 2  //
0110011011000101     //[1209] SRC R2 1 1 5  //
0001101000011010     //[1210] AIR R2 0 0 26  //R3=32*2+26=90
0001011001000000     //[1211] SMR R2 X1 0 0  //
0000111100000001     //[1212] LDA R3 0 0 1  //
0110011111000101     //[1213] SRC R3 1 1 5  //
0001101100000010     //[1214] AIR R3 0 0 2  //
0110011111000101     //[1215] SRC R3 1 1 5  //
0001101100001111     //[1216] AIR R3 0 0 15  //
0000101100011100     //[1217] STR R3 0 0 28  //
1000011100011100     //[1218] LDX X3 0 0 28  //X1=memory[25]=z+y*32+x*32*32=addr10
0011111011000000     //[1219] JGE R2 X3 0 0  //
0000111000000011     //[1220] LDA R2 0 0 3  //
0110011011000101     //[1221] SRC R2 1 1 5  //
0001101000000000     //[1222] AIR R2 0 0 0  //R3=32*3=96
0001011001000000     //[1223] SMR R2 X1 0 0  //
0011111010000000     //[1224] JGE R2 X2 0 0  //
0000111000000011     //[1225] LDA R2 0 0 3  //
0110011011000101     //[1226] SRC R2 1 1 5  //
0001101000011010     //[1227] AIR R2 0 0 26  //R3=32*3+26=122
0001011001000000     //[1228] SMR R2 X1 0 0  //
0011111011000000     //[1229] JGE R2 X3 0 0  //
0000111100000001     //[1230] LDA R3 0 0 1  //addr8
0000101100011101     //[1231] STR R3 0 0 29  //
0000111100000000     //[1232] LDA R3 0 0 0  //addr9
