
---------- Begin Simulation Statistics ----------
final_tick                               572575303879500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  45108                       # Simulator instruction rate (inst/s)
host_mem_usage                                 878976                       # Number of bytes of host memory used
host_op_rate                                   101390                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   221.69                       # Real time elapsed on the host
host_tick_rate                               36044189                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    10000011                       # Number of instructions simulated
sim_ops                                      22477223                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.007991                       # Number of seconds simulated
sim_ticks                                  7990625750                       # Number of ticks simulated
system.cpu.committedInsts                           8                       # Number of instructions committed
system.cpu.committedOps                            14                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                           4                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                           2                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                          14                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                               20                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                         20                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                     12                       # Number of float alu accesses
system.cpu.num_fp_insts                            12                       # number of float instructions
system.cpu.num_fp_register_reads                   22                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                  10                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     6                       # Number of integer alu accesses
system.cpu.num_int_insts                            6                       # number of integer instructions
system.cpu.num_int_register_reads                  18                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  2                       # number of times the integer registers were written
system.cpu.num_load_insts                           4                       # Number of load instructions
system.cpu.num_mem_refs                             6                       # number of memory refs
system.cpu.num_store_insts                          2                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0      0.00%      0.00% # Class of executed instruction
system.cpu.op_class::IntAlu                         4     28.57%     28.57% # Class of executed instruction
system.cpu.op_class::IntMult                        0      0.00%     28.57% # Class of executed instruction
system.cpu.op_class::IntDiv                         0      0.00%     28.57% # Class of executed instruction
system.cpu.op_class::FloatAdd                       0      0.00%     28.57% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     28.57% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     28.57% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     28.57% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     28.57% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     28.57% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     28.57% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     28.57% # Class of executed instruction
system.cpu.op_class::SimdAdd                        0      0.00%     28.57% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     28.57% # Class of executed instruction
system.cpu.op_class::SimdAlu                        0      0.00%     28.57% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     28.57% # Class of executed instruction
system.cpu.op_class::SimdCvt                        0      0.00%     28.57% # Class of executed instruction
system.cpu.op_class::SimdMisc                       0      0.00%     28.57% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     28.57% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     28.57% # Class of executed instruction
system.cpu.op_class::SimdShift                      0      0.00%     28.57% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     28.57% # Class of executed instruction
system.cpu.op_class::SimdDiv                        0      0.00%     28.57% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     28.57% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   2     14.29%     42.86% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     42.86% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     42.86% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     42.86% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     42.86% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     42.86% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  2     14.29%     57.14% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     57.14% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     57.14% # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0      0.00%     57.14% # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0      0.00%     57.14% # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0      0.00%     57.14% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0      0.00%     57.14% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0      0.00%     57.14% # Class of executed instruction
system.cpu.op_class::SimdAes                        0      0.00%     57.14% # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0      0.00%     57.14% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0      0.00%     57.14% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0      0.00%     57.14% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0      0.00%     57.14% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0      0.00%     57.14% # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0      0.00%     57.14% # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0      0.00%     57.14% # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0      0.00%     57.14% # Class of executed instruction
system.cpu.op_class::MemRead                        2     14.29%     71.43% # Class of executed instruction
system.cpu.op_class::MemWrite                       0      0.00%     71.43% # Class of executed instruction
system.cpu.op_class::FloatMemRead                   2     14.29%     85.71% # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  2     14.29%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                         14                       # Class of executed instruction
system.cpu.workload.numSyscalls                     0                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        91860                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        188108                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct      0.000000                       # BTB Hit Percentage
system.switch_cpus.branchPred.BTBHits               0                       # Number of BTB hits
system.switch_cpus.branchPred.BTBLookups        35125                       # Number of BTB lookups
system.switch_cpus.branchPred.RASInCorrect            0                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.condIncorrect          807                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.condPredicted        40222                       # Number of conditional branches predicted
system.switch_cpus.branchPred.indirectHits        28155                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectLookups        35125                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectMisses         6970                       # Number of indirect misses.
system.switch_cpus.branchPred.lookups           45720                       # Number of BP lookups
system.switch_cpus.branchPred.usedRAS            5126                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPredindirectMispredicted           60                       # Number of mispredicted indirect branches.
system.switch_cpus.cc_regfile_reads            196484                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes           329220                       # number of cc regfile writes
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.branchMispredicts          807                       # The number of times a branch was mispredicted
system.switch_cpus.commit.branches              19425                       # Number of branches committed
system.switch_cpus.commit.bw_lim_events       1563469                       # number cycles where commit BW limit reached
system.switch_cpus.commit.commitNonSpecStalls          320                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus.commit.commitSquashedInsts       468953                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.committedInsts     10000003                       # Number of instructions committed
system.switch_cpus.commit.committedOps       22477209                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.committed_per_cycle::samples     15885998                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     1.414907                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     2.648376                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0     11229404     70.69%     70.69% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1       669462      4.21%     74.90% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2       819820      5.16%     80.06% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3       259852      1.64%     81.70% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4       559251      3.52%     85.22% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5       259072      1.63%     86.85% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6       331241      2.09%     88.93% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7       194427      1.22%     90.16% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8      1563469      9.84%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total     15885998                       # Number of insts commited each cycle
system.switch_cpus.commit.fp_insts           21302588                       # Number of committed floating point instructions.
system.switch_cpus.commit.function_calls          320                       # Number of function calls committed.
system.switch_cpus.commit.int_insts          10363628                       # Number of committed integer instructions.
system.switch_cpus.commit.loads               7651059                       # Number of loads committed
system.switch_cpus.commit.membars                   0                       # Number of memory barriers committed
system.switch_cpus.commit.op_class_0::No_OpClass          637      0.00%      0.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu      3034818     13.50%     13.50% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult          658      0.00%     13.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv            0      0.00%     13.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd          328      0.00%     13.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            0      0.00%     13.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt            0      0.00%     13.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            0      0.00%     13.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMultAcc            0      0.00%     13.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv            0      0.00%     13.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMisc            0      0.00%     13.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     13.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd            0      0.00%     13.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     13.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu        47722      0.21%     13.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     13.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt            0      0.00%     13.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc            0      0.00%     13.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     13.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     13.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift            0      0.00%     13.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     13.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdDiv            0      0.00%     13.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     13.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd      5476750     24.37%     38.09% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     38.09% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp            0      0.00%     38.09% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt            0      0.00%     38.09% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv        11440      0.05%     38.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     38.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult      4002198     17.81%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAdd            0      0.00%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAlu            0      0.00%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceCmp            0      0.00%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAes            0      0.00%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAesMix            0      0.00%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash            0      0.00%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash2            0      0.00%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash            0      0.00%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash2            0      0.00%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma2            0      0.00%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma3            0      0.00%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdPredAlu            0      0.00%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead       657061      2.92%     58.87% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite        55633      0.25%     59.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemRead      6993998     31.12%     90.23% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemWrite      2195966      9.77%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total     22477209                       # Class of committed instruction
system.switch_cpus.commit.refs                9902658                       # Number of memory references committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.vec_insts                 0                       # Number of committed Vector instructions.
system.switch_cpus.committedInsts            10000003                       # Number of Instructions Simulated
system.switch_cpus.committedOps              22477209                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       1.598123                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 1.598123                       # CPI: Total CPI of All Threads
system.switch_cpus.decode.BlockedCycles      12084416                       # Number of cycles decode is blocked
system.switch_cpus.decode.DecodedInsts       23108469                       # Number of instructions handled by decode
system.switch_cpus.decode.IdleCycles           752725                       # Number of cycles decode is idle
system.switch_cpus.decode.RunCycles           2491844                       # Number of cycles decode is running
system.switch_cpus.decode.SquashCycles           6084                       # Number of cycles decode is squashing
system.switch_cpus.decode.UnblockCycles        612444                       # Number of cycles decode is unblocking
system.switch_cpus.dtb.rdAccesses             7786169                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses                  1499                       # TLB misses on read requests
system.switch_cpus.dtb.wrAccesses             2367903                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                   572                       # TLB misses on write requests
system.switch_cpus.fetch.Branches               45720                       # Number of branches that fetch encountered
system.switch_cpus.fetch.CacheLines           1084069                       # Number of cache lines fetched
system.switch_cpus.fetch.Cycles              14831279                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.IcacheSquashes           114                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.Insts               10473676                       # Number of instructions fetch has processed
system.switch_cpus.fetch.SquashCycles           12168                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.branchRate          0.002861                       # Number of branch fetches per cycle
system.switch_cpus.fetch.icacheStallCycles      1110270                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.predictedBranches        33281                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.rate                0.655374                       # Number of inst fetches per cycle
system.switch_cpus.fetch.rateDist::samples     15947633                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      1.461346                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     2.946344                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0         12470659     78.20%     78.20% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1           104791      0.66%     78.85% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2           213507      1.34%     80.19% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3           170973      1.07%     81.27% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4           177127      1.11%     82.38% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5           140263      0.88%     83.26% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6           219769      1.38%     84.63% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7            72503      0.45%     85.09% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8          2378041     14.91%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total     15947633                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fp_regfile_reads          35989636                       # number of floating regfile reads
system.switch_cpus.fp_regfile_writes         19173312                       # number of floating regfile writes
system.switch_cpus.idleCycles                   33598                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.iew.branchMispredicts          839                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches            37003                       # Number of branches executed
system.switch_cpus.iew.exec_nop                     0                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             1.446775                       # Inst execution rate
system.switch_cpus.iew.exec_refs             10303784                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores            2367903                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles          337895                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts       7789684                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts            3                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts      2418964                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts     23042291                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts       7935881                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts         4664                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts      23121242                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents           3325                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents       3855662                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles           6084                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles       3864864                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.cacheBlocked        28059                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.lsq.thread0.forwLoads       567221                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.ignoredResponses           10                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.memOrderViolation          240                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.squashedLoads       138597                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.squashedStores       167355                       # Number of stores squashed
system.switch_cpus.iew.memOrderViolationEvents          240                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect          148                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect          691                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers          28944649                       # num instructions consuming a value
system.switch_cpus.iew.wb_count              22920921                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.606035                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers          17541467                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               1.434240                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent               22963924                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads         21280630                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes         1345042                       # number of integer regfile writes
system.switch_cpus.ipc                       0.625734                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.625734                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass        41140      0.18%      0.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu       3237402     14.00%     14.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult          658      0.00%     14.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     14.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd         2691      0.01%     14.19% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     14.19% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     14.19% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     14.19% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     14.19% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     14.19% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            0      0.00%     14.19% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     14.19% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     14.19% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     14.19% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu        47746      0.21%     14.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     14.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     14.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            0      0.00%     14.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     14.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     14.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     14.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     14.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     14.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     14.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd      5476998     23.68%     38.08% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     38.08% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     38.08% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     38.08% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv        11440      0.05%     38.13% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     38.13% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult      4002312     17.31%     55.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     55.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     55.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     55.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     55.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     55.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     55.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     55.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     55.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     55.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     55.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     55.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     55.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     55.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     55.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     55.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     55.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead       761737      3.29%     58.73% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite        94614      0.41%     59.14% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead      7175731     31.03%     90.17% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite      2273442      9.83%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total       23125911                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses        22503301                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads     44068290                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses     21444946                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes     21671159                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt             1040311                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.044985                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu             434      0.04%      0.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%      0.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%      0.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%      0.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%      0.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%      0.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%      0.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%      0.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%      0.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%      0.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%      0.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%      0.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%      0.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%      0.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%      0.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%      0.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%      0.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%      0.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%      0.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%      0.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%      0.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0      0.00%      0.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%      0.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd       122771     11.80%     11.84% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     11.84% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     11.84% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     11.84% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     11.84% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     11.84% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult       262076     25.19%     37.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     37.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     37.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0      0.00%     37.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0      0.00%     37.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0      0.00%     37.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%     37.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%     37.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%     37.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%     37.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%     37.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%     37.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%     37.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%     37.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%     37.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%     37.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0      0.00%     37.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead          89563      8.61%     45.64% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite         11662      1.12%     46.77% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead       495386     47.62%     94.38% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite        58419      5.62%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses        1621781                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads     19171904                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses      1475975                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes      1936374                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded           23038432                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued          23125911                       # Number of instructions issued
system.switch_cpus.iq.iqNonSpecInstsAdded         3859                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqSquashedInstsExamined       565002                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued          433                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedNonSpecRemoved         3539                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.iqSquashedOperandsExamined       270659                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples     15947633                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     1.450116                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     2.390789                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0     10560541     66.22%     66.22% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1       688583      4.32%     70.54% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2       706745      4.43%     74.97% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3       648763      4.07%     79.04% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4       887759      5.57%     84.60% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5       696328      4.37%     88.97% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6       774594      4.86%     93.83% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7       477251      2.99%     96.82% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8       507069      3.18%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total     15947633                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   1.447067                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses              0                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.wrAccesses             1084069                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses                    10                       # TLB misses on write requests
system.switch_cpus.memDep0.conflictingLoads        22631                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores        94150                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads      7789684                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores      2418964                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads        10611506                       # number of misc regfile reads
system.switch_cpus.misc_regfile_writes              1                       # number of misc regfile writes
system.switch_cpus.numCycles                 15981231                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.rename.BlockCycles         4265055                       # Number of cycles rename is blocking
system.switch_cpus.rename.CommittedMaps      20390800                       # Number of HB maps that are committed
system.switch_cpus.rename.IQFullEvents         187854                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.IdleCycles          1030985                       # Number of cycles rename is idle
system.switch_cpus.rename.LQFullEvents        3029469                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.ROBFullEvents         13652                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.RenameLookups      67937736                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.RenamedInsts       23064564                       # Number of instructions processed by rename
system.switch_cpus.rename.RenamedOperands     20906221                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RunCycles           2816767                       # Number of cycles rename is running
system.switch_cpus.rename.SQFullEvents        4577428                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.SquashCycles           6084                       # Number of cycles rename is squashing
system.switch_cpus.rename.UnblockCycles       7828622                       # Number of cycles rename is unblocking
system.switch_cpus.rename.UndoneMaps           515335                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.fp_rename_lookups     36040390                       # Number of floating rename lookups
system.switch_cpus.rename.int_rename_lookups     21168055                       # Number of integer rename lookups
system.switch_cpus.rename.serializeStallCycles            0                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.serializingInsts            0                       # count of serializing insts renamed
system.switch_cpus.rename.skidInsts           3780805                       # count of insts added to the skid buffer
system.switch_cpus.rename.tempSerializingInsts            0                       # count of temporary serializing insts renamed
system.switch_cpus.rob.rob_reads             37202131                       # The number of ROB reads
system.switch_cpus.rob.rob_writes            45954050                       # The number of ROB writes
system.switch_cpus.timesIdled                     337                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       113430                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          898                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       228164                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            898                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 572575303879500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              69184                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        28795                       # Transaction distribution
system.membus.trans_dist::CleanEvict            63065                       # Transaction distribution
system.membus.trans_dist::ReadExReq             27064                       # Transaction distribution
system.membus.trans_dist::ReadExResp            27064                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         69184                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       284356                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total       284356                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 284356                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port      8002752                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total      8002752                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 8002752                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             96248                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   96248    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               96248                       # Request fanout histogram
system.membus.reqLayer2.occupancy           320109500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               4.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy          533904250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              6.7                       # Layer utilization (%)
system.switch_cpus.pwrStateResidencyTicks::OFF   7990625750                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED 572575303879500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED 572575303879500                       # Cumulative time (in ticks) in various power states
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 572575303879500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp             83071                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        65007                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          116                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          141032                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            31663                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           31663                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           396                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        82675                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side          908                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side       341990                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                342898                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        32768                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side      9635200                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                9667968                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                           92725                       # Total snoops (count)
system.tol2bus.snoopTraffic                   1842880                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           207459                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.004329                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.065649                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 206561     99.57%     99.57% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    898      0.43%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             207459                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          150407500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.9                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         171502500                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.1                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy            591000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 572575303879500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.switch_cpus.inst           34                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus.data        18452                       # number of demand (read+write) hits
system.l2.demand_hits::total                    18486                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.inst           34                       # number of overall hits
system.l2.overall_hits::.switch_cpus.data        18452                       # number of overall hits
system.l2.overall_hits::total                   18486                       # number of overall hits
system.l2.demand_misses::.cpu.inst                  2                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data                  3                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.inst          360                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.data        95883                       # number of demand (read+write) misses
system.l2.demand_misses::total                  96248                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst                 2                       # number of overall misses
system.l2.overall_misses::.cpu.data                 3                       # number of overall misses
system.l2.overall_misses::.switch_cpus.inst          360                       # number of overall misses
system.l2.overall_misses::.switch_cpus.data        95883                       # number of overall misses
system.l2.overall_misses::total                 96248                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.inst     28265000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus.data   9762297500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       9790562500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.inst     28265000                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus.data   9762297500                       # number of overall miss cycles
system.l2.overall_miss_latency::total      9790562500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst                2                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data                3                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.inst          394                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.data       114335                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               114734                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst               2                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data               3                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.inst          394                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data       114335                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              114734                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.inst     0.913706                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.838615                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.838879                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.inst     0.913706                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.838615                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.838879                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.inst 78513.888889                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus.data 101814.685606                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 101722.243579                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.inst 78513.888889                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 101814.685606                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 101722.243579                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               28795                       # number of writebacks
system.l2.writebacks::total                     28795                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus.inst          360                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus.data        95883                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             96243                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.inst          360                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data        95883                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            96243                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.inst     24665000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus.data   8803467500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   8828132500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.inst     24665000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data   8803467500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   8828132500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.inst     0.913706                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.838615                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.838836                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.inst     0.913706                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.838615                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.838836                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.inst 68513.888889                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 91814.685606                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 91727.528236                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.inst 68513.888889                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 91814.685606                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 91727.528236                       # average overall mshr miss latency
system.l2.replacements                          92725                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks        36212                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            36212                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        36212                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        36212                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          116                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              116                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          116                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          116                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks           33                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total            33                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.switch_cpus.data         4599                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  4599                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data               1                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.switch_cpus.data        27063                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               27064                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data   2664482000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    2664482000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data             1                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.switch_cpus.data        31662                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             31663                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.switch_cpus.data     0.854747                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.854752                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 98454.790674                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 98451.152823                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus.data        27063                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          27063                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data   2393852000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   2393852000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data     0.854747                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.854720                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 88454.790674                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 88454.790674                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.switch_cpus.inst           34                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 34                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst            2                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.switch_cpus.inst          360                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              362                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus.inst     28265000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     28265000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst            2                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.switch_cpus.inst          394                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            396                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.switch_cpus.inst     0.913706                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.914141                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus.inst 78513.888889                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 78080.110497                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus.inst          360                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          360                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus.inst     24665000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     24665000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus.inst     0.913706                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.909091                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus.inst 68513.888889                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 68513.888889                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data        13853                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             13853                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data            2                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.switch_cpus.data        68820                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           68822                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data   7097815500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   7097815500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data            2                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.switch_cpus.data        82673                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         82675                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data            1                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.832436                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.832440                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 103135.941587                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 103132.944407                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data        68820                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        68820                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data   6409615500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   6409615500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.832436                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.832416                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 93135.941587                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 93135.941587                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 572575303879500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  3989.886583                       # Cycle average of tags in use
system.l2.tags.total_refs                      219457                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     92725                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      2.366751                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle              572567313254500                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      22.996596                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst         0.132245                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data         0.206283                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.inst    16.788235                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data  3949.763224                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.005614                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.000032                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.000050                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.inst     0.004099                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.964298                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.974093                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          4096                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           92                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          873                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         3129                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   1922133                       # Number of tag accesses
system.l2.tags.data_accesses                  1922133                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 572575303879500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst            128                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data            192                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.inst        23040                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.data      6136512                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            6159872                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst          128                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus.inst        23040                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         23168                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      1842880                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         1842880                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst               2                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data               3                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.inst          360                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.data        95883                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               96248                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        28795                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              28795                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst             16019                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data             24028                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.inst      2883379                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.data    767963886                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             770887311                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst        16019                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus.inst      2883379                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          2899397                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      230630248                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            230630248                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      230630248                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst            16019                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data            24028                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.inst      2883379                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.data    767963886                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1001517559                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples     28795.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.inst::samples       360.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.data::samples     95883.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000182682750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         1722                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         1722                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              196137                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              27084                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       96243                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      28795                       # Number of write requests accepted
system.mem_ctrls.readBursts                     96243                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    28795                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              5850                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              4945                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              5959                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              5893                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              5940                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              6018                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              5846                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              6012                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              5779                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              7160                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             6937                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             6334                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             6249                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             5867                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             5560                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             5894                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              1776                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              1461                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              1767                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              1820                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              1719                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              1799                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              1641                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              1810                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              1594                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              2139                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             1916                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             1903                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             2163                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             1815                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             1665                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             1782                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.73                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.86                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   3037309500                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  481215000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              4841865750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     31558.76                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                50308.76                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                    12289                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   21482                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 12.77                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                74.60                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 96243                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                28795                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   53330                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   21146                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                   12924                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    8815                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      28                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    518                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    551                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   1513                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   1717                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   1745                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   1739                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   1732                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   1735                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   1736                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   1747                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   1736                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   1779                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   1762                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   1764                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   1762                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   1758                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   1751                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   1730                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        91232                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean     87.690635                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    75.242662                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev    77.964883                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        78784     86.36%     86.36% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         7254      7.95%     94.31% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         3528      3.87%     98.17% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          997      1.09%     99.27% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          355      0.39%     99.66% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          159      0.17%     99.83% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           80      0.09%     99.92% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           40      0.04%     99.96% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151           35      0.04%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        91232                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         1722                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      55.864111                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     51.696578                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     60.811423                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127          1708     99.19%     99.19% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-255            8      0.46%     99.65% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-383            5      0.29%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2304-2431            1      0.06%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          1722                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         1722                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.707317                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.674396                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.071117                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             1168     67.83%     67.83% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               26      1.51%     69.34% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              401     23.29%     92.62% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              118      6.85%     99.48% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                9      0.52%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          1722                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                6159552                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 1841280                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 6159552                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              1842880                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       770.85                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       230.43                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    770.85                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    230.63                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         7.82                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     6.02                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.80                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                    7990476500                       # Total gap between requests
system.mem_ctrls.avgGap                      63904.39                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.switch_cpus.inst        23040                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus.data      6136512                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      1841280                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.switch_cpus.inst 2883378.689084518701                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus.data 767963885.681919097900                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 230430013.569337785244                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.switch_cpus.inst          360                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus.data        95883                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks        28795                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.switch_cpus.inst      9856250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus.data   4832009500                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 190361753250                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.inst     27378.47                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.data     50394.85                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   6610930.83                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    27.01                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            332374140                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            176642070                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           355429200                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy           78179940                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     630620640.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       3588699480                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy         46311360                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy         5208256830                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        651.795866                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE     91817750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    266760000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT   7632037750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            319093740                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            169583370                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           331745820                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy           71999460                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     630620640.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       3583747320                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy         50447040                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy         5157237390                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        645.410954                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE    102682250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    266760000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   7621173250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                   2                       # Number of power state transitions
system.cpu.pwrStateResidencyTicks::UNDEFINED 572567313253750                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::ON           10250                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::OFF     7990615500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 572575303879500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst           12                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst      1083666                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1083678                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst           12                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst      1083666                       # number of overall hits
system.cpu.icache.overall_hits::total         1083678                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst            2                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus.inst          403                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            405                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst            2                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus.inst          403                       # number of overall misses
system.cpu.icache.overall_misses::total           405                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst     30088500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     30088500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst     30088500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     30088500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst           14                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst      1084069                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1084083                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst           14                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst      1084069                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1084083                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.142857                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.000372                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000374                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.142857                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.000372                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000374                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 74661.290323                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 74292.592593                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 74661.290323                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 74292.592593                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          116                       # number of writebacks
system.cpu.icache.writebacks::total               116                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.switch_cpus.inst            9                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total            9                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus.inst            9                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total            9                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst          394                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          394                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst          394                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          394                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst     29226000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     29226000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst     29226000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     29226000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.000363                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000363                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.000363                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000363                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst 74177.664975                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 74177.664975                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst 74177.664975                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 74177.664975                       # average overall mshr miss latency
system.cpu.icache.replacements                    116                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst           12                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst      1083666                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1083678                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst            2                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus.inst          403                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           405                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst     30088500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     30088500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst           14                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst      1084069                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1084083                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.142857                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.000372                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000374                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 74661.290323                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 74292.592593                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus.inst            9                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total            9                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst          394                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          394                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst     29226000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     29226000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.000363                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000363                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst 74177.664975                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 74177.664975                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 572575303879500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse             0.003872                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs               46725                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               116                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            402.801724                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle      572567313254500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst     0.000028                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst     0.003844                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.000000                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.000008                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.000008                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          280                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2            9                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          271                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.546875                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           2168562                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          2168562                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 572575303879500                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 572575303879500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 572575303879500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 572575303879500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 572575303879500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 572575303879500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 572575303879500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data            3                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data      9285375                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          9285378                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data            3                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data      9299781                       # number of overall hits
system.cpu.dcache.overall_hits::total         9299784                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data            3                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data       167780                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         167783                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data            3                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data       170736                       # number of overall misses
system.cpu.dcache.overall_misses::total        170739                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data  14344309184                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  14344309184                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data  14344309184                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  14344309184                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data            6                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data      9453155                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      9453161                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data            6                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data      9470517                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      9470523                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.500000                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.017749                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.017749                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.500000                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.018028                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.018028                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 85494.750173                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 85493.221506                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 84014.555712                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 84013.079519                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs      1877021                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs             28536                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    65.777299                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        36212                       # number of writebacks
system.cpu.dcache.writebacks::total             36212                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus.data        54731                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        54731                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus.data        54731                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        54731                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data       113049                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       113049                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data       114335                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       114335                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data  10019766684                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  10019766684                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data  10133291684                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  10133291684                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.011959                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.011959                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.012073                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.012073                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 88632.068254                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 88632.068254                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 88628.081375                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 88628.081375                       # average overall mshr miss latency
system.cpu.dcache.replacements                 113314                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data            2                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus.data      7065467                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         7065469                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data            2                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data       136091                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        136093                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data  11549954500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  11549954500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data            4                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data      7201558                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      7201562                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.500000                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.018897                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.018898                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 84869.348451                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 84868.101225                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus.data        54704                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        54704                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data        81387                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        81387                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data   7257917000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   7257917000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.011301                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.011301                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 89177.841670                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 89177.841670                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data            1                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::.switch_cpus.data      2219908                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        2219909                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data            1                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus.data        31689                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        31690                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data   2794354684                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   2794354684                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data            2                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data      2251597                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      2251599                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.500000                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.014074                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.014074                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 88180.588974                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 88177.806374                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus.data           27                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total           27                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data        31662                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        31662                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data   2761849684                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   2761849684                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.014062                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.014062                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 87229.160634                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 87229.160634                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.switch_cpus.data        14406                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total         14406                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.switch_cpus.data         2956                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total         2956                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.switch_cpus.data        17362                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total        17362                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.switch_cpus.data     0.170257                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.170257                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.switch_cpus.data         1286                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total         1286                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.switch_cpus.data    113525000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total    113525000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.switch_cpus.data     0.074070                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.074070                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.switch_cpus.data 88277.604977                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 88277.604977                       # average SoftPFReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 572575303879500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse             0.014174                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             8702401                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            113314                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             76.798992                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle      572567313256500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data     0.000002                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data     0.014173                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.000000                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.000014                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.000014                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          106                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          593                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          324                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          19055384                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         19055384                       # Number of data accesses

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               572599441352000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  66345                       # Simulator instruction rate (inst/s)
host_mem_usage                                 907700                       # Number of bytes of host memory used
host_op_rate                                   147711                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   602.91                       # Real time elapsed on the host
host_tick_rate                               40035141                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    40000010                       # Number of instructions simulated
sim_ops                                      89056221                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.024137                       # Number of seconds simulated
sim_ticks                                 24137472500                       # Number of ticks simulated
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdDiv                        0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.workload.numSyscalls                     6                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       309725                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        619694                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct      0.000000                       # BTB Hit Percentage
system.switch_cpus.branchPred.BTBHits               0                       # Number of BTB hits
system.switch_cpus.branchPred.BTBLookups       552209                       # Number of BTB lookups
system.switch_cpus.branchPred.RASInCorrect           29                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.condIncorrect        15749                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.condPredicted       574758                       # Number of conditional branches predicted
system.switch_cpus.branchPred.indirectHits       442156                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectLookups       552209                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectMisses       110053                       # Number of indirect misses.
system.switch_cpus.branchPred.lookups          617936                       # Number of BP lookups
system.switch_cpus.branchPred.usedRAS           27741                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPredindirectMispredicted         5685                       # Number of mispredicted indirect branches.
system.switch_cpus.cc_regfile_reads           2648469                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes          2441846                       # number of cc regfile writes
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.branchMispredicts        15974                       # The number of times a branch was mispredicted
system.switch_cpus.commit.branches             454061                       # Number of branches committed
system.switch_cpus.commit.bw_lim_events       4691416                       # number cycles where commit BW limit reached
system.switch_cpus.commit.commitNonSpecStalls          966                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus.commit.commitSquashedInsts      1799728                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.committedInsts     29999999                       # Number of instructions committed
system.switch_cpus.commit.committedOps       66578998                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.committed_per_cycle::samples     47866863                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     1.390920                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     2.635175                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0     34113474     71.27%     71.27% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1      1956350      4.09%     75.35% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2      2335991      4.88%     80.23% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3       935963      1.96%     82.19% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4      1601610      3.35%     85.54% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5       740773      1.55%     87.08% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6       937858      1.96%     89.04% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7       553428      1.16%     90.20% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8      4691416      9.80%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total     47866863                       # Number of insts commited each cycle
system.switch_cpus.commit.fp_insts           60635765                       # Number of committed floating point instructions.
system.switch_cpus.commit.function_calls         9144                       # Number of function calls committed.
system.switch_cpus.commit.int_insts          31819159                       # Number of committed integer instructions.
system.switch_cpus.commit.loads              21764873                       # Number of loads committed
system.switch_cpus.commit.membars                   0                       # Number of memory barriers committed
system.switch_cpus.commit.op_class_0::No_OpClass        11104      0.02%      0.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu     11374500     17.08%     17.10% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult        14727      0.02%     17.12% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv          385      0.00%     17.12% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd       257221      0.39%     17.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            0      0.00%     17.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt            0      0.00%     17.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            0      0.00%     17.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMultAcc            0      0.00%     17.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv            0      0.00%     17.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMisc            0      0.00%     17.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     17.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd          786      0.00%     17.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     17.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu       141999      0.21%     17.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     17.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt         4944      0.01%     17.73% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc         5205      0.01%     17.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     17.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     17.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift           32      0.00%     17.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     17.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdDiv            0      0.00%     17.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     17.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd     15240856     22.89%     40.63% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     40.63% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp       256000      0.38%     41.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt           15      0.00%     41.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv        31811      0.05%     41.06% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     41.06% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult     11145042     16.74%     57.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     57.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     57.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAdd            0      0.00%     57.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAlu            0      0.00%     57.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceCmp            0      0.00%     57.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     57.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     57.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAes            0      0.00%     57.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAesMix            0      0.00%     57.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash            0      0.00%     57.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash2            0      0.00%     57.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash            0      0.00%     57.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash2            0      0.00%     57.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma2            0      0.00%     57.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma3            0      0.00%     57.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdPredAlu            0      0.00%     57.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead      2022512      3.04%     60.84% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite       187929      0.28%     61.12% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemRead     19742361     29.65%     90.78% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemWrite      6141569      9.22%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total     66578998                       # Class of committed instruction
system.switch_cpus.commit.refs               28094371                       # Number of memory references committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.vec_insts                 0                       # Number of committed Vector instructions.
system.switch_cpus.committedInsts            29999999                       # Number of Instructions Simulated
system.switch_cpus.committedOps              66578998                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       1.609165                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 1.609165                       # CPI: Total CPI of All Threads
system.switch_cpus.decode.BlockedCycles      36503802                       # Number of cycles decode is blocked
system.switch_cpus.decode.DecodedInsts       69027176                       # Number of instructions handled by decode
system.switch_cpus.decode.IdleCycles          2274547                       # Number of cycles decode is idle
system.switch_cpus.decode.RunCycles           7458741                       # Number of cycles decode is running
system.switch_cpus.decode.SquashCycles          31819                       # Number of cycles decode is squashing
system.switch_cpus.decode.UnblockCycles       1841364                       # Number of cycles decode is unblocking
system.switch_cpus.dtb.rdAccesses            22204257                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses                  5159                       # TLB misses on read requests
system.switch_cpus.dtb.wrAccesses             6684570                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                  1743                       # TLB misses on write requests
system.switch_cpus.fetch.Branches              617936                       # Number of branches that fetch encountered
system.switch_cpus.fetch.CacheLines           3134083                       # Number of cache lines fetched
system.switch_cpus.fetch.Cycles              44823603                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.IcacheSquashes          3038                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.IcacheWaitRetryStallCycles          153                       # Number of stall cycles due to full MSHR
system.switch_cpus.fetch.Insts               31837607                       # Number of instructions fetch has processed
system.switch_cpus.fetch.MiscStallCycles          237                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus.fetch.PendingTrapStallCycles         1515                       # Number of stall cycles due to pending traps
system.switch_cpus.fetch.SquashCycles           63638                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.branchRate          0.012800                       # Number of branch fetches per cycle
system.switch_cpus.fetch.icacheStallCycles      3252946                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.predictedBranches       469897                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.rate                0.659506                       # Number of inst fetches per cycle
system.switch_cpus.fetch.rateDist::samples     48110273                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      1.452051                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     2.927945                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0         37570625     78.09%     78.09% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1           305932      0.64%     78.73% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2           605549      1.26%     79.99% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3           749332      1.56%     81.54% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4           530669      1.10%     82.65% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5           424637      0.88%     83.53% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6           652343      1.36%     84.89% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7           235881      0.49%     85.38% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8          7035305     14.62%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total     48110273                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fp_regfile_reads         102059804                       # number of floating regfile reads
system.switch_cpus.fp_regfile_writes         54711829                       # number of floating regfile writes
system.switch_cpus.idleCycles                  164672                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.iew.branchMispredicts        24891                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches           525329                       # Number of branches executed
system.switch_cpus.iew.exec_nop                     0                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             1.423552                       # Inst execution rate
system.switch_cpus.iew.exec_refs             29302740                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores            6684570                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles         1003741                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts      22231219                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts           41                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts          594                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts      6842096                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts     68661814                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts      22618170                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts        50221                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts      68721912                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents           9352                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents      11453261                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles          31819                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles      11479957                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.cacheBlocked        78752                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.lsq.thread0.forwLoads      1581694                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.ignoredResponses          144                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.memOrderViolation          763                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.rescheduledLoads            6                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.squashedLoads       466350                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.squashedStores       512598                       # Number of stores squashed
system.switch_cpus.iew.memOrderViolationEvents          763                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect         9318                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect        15573                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers          85812138                       # num instructions consuming a value
system.switch_cpus.iew.wb_count              68138713                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.609911                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers          52337792                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               1.411472                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent               68270116                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads         63422258                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes         6226922                       # number of integer regfile writes
system.switch_cpus.ipc                       0.621440                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.621440                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass       134398      0.20%      0.20% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu      12195005     17.73%     17.93% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult        14880      0.02%     17.95% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv           401      0.00%     17.95% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd       281712      0.41%     18.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     18.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     18.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     18.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     18.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     18.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            0      0.00%     18.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     18.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd          836      0.00%     18.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     18.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu       142951      0.21%     18.57% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     18.57% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt         5176      0.01%     18.58% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc         5375      0.01%     18.58% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     18.58% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     18.58% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift           83      0.00%     18.58% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     18.58% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     18.58% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     18.58% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd     15241539     22.16%     40.75% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     40.75% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp       256000      0.37%     41.12% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt           21      0.00%     41.12% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv        31811      0.05%     41.17% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     41.17% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult     11145357     16.21%     57.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     57.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     57.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     57.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     57.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     57.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     57.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     57.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     57.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     57.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     57.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     57.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     57.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     57.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     57.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     57.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     57.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead      2350930      3.42%     60.79% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite       311692      0.45%     61.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead     20279385     29.49%     90.73% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite      6374582      9.27%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total       68772134                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses        64054424                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads    125500090                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses     61085709                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes     61892171                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt             2907942                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.042284                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu           19129      0.66%      0.66% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%      0.66% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%      0.66% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%      0.66% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%      0.66% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%      0.66% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%      0.66% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%      0.66% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%      0.66% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%      0.66% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%      0.66% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%      0.66% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%      0.66% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu            719      0.02%      0.68% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%      0.68% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%      0.68% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc           364      0.01%      0.70% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%      0.70% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%      0.70% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            1      0.00%      0.70% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%      0.70% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0      0.00%      0.70% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%      0.70% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd       340678     11.72%     12.41% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     12.41% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     12.41% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     12.41% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     12.41% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     12.41% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult       726087     24.97%     37.38% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     37.38% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     37.38% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0      0.00%     37.38% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0      0.00%     37.38% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0      0.00%     37.38% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%     37.38% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%     37.38% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%     37.38% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%     37.38% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%     37.38% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%     37.38% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%     37.38% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%     37.38% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%     37.38% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%     37.38% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0      0.00%     37.38% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead         244023      8.39%     45.77% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite         35040      1.20%     46.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead      1378106     47.39%     94.37% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite       163795      5.63%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses        7491254                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads     63067103                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses      7053004                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes      8853203                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded           68650207                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued          68772134                       # Number of instructions issued
system.switch_cpus.iq.iqNonSpecInstsAdded        11607                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqSquashedInstsExamined      2082812                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued         4711                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedNonSpecRemoved        10641                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.iqSquashedOperandsExamined      1265895                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples     48110273                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     1.429469                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     2.377067                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0     32003438     66.52%     66.52% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1      2170855      4.51%     71.03% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2      2073672      4.31%     75.34% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3      1908040      3.97%     79.31% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4      2650466      5.51%     84.82% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5      2104617      4.37%     89.19% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6      2286433      4.75%     93.95% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7      1415748      2.94%     96.89% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8      1497004      3.11%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total     48110273                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   1.424593                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses              0                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.wrAccesses             3134339                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses                   384                       # TLB misses on write requests
system.switch_cpus.memDep0.conflictingLoads        70664                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores       282921                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads     22231219                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores      6842096                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads        31018342                       # number of misc regfile reads
system.switch_cpus.numCycles                 48274945                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.rename.BlockCycles        14186070                       # Number of cycles rename is blocking
system.switch_cpus.rename.CommittedMaps      61730478                       # Number of HB maps that are committed
system.switch_cpus.rename.IQFullEvents         737123                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.IdleCycles          3117930                       # Number of cycles rename is idle
system.switch_cpus.rename.LQFullEvents        8199998                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.ROBFullEvents        117252                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.RenameLookups     199530355                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.RenamedInsts       68850033                       # Number of instructions processed by rename
system.switch_cpus.rename.RenamedOperands     63887312                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RunCycles           8417528                       # Number of cycles rename is running
system.switch_cpus.rename.SQFullEvents       13387249                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.SquashCycles          31819                       # Number of cycles rename is squashing
system.switch_cpus.rename.UnblockCycles      22356392                       # Number of cycles rename is unblocking
system.switch_cpus.rename.UndoneMaps          2156834                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.fp_rename_lookups    102318040                       # Number of floating rename lookups
system.switch_cpus.rename.int_rename_lookups     63484545                       # Number of integer rename lookups
system.switch_cpus.rename.serializeStallCycles          534                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.serializingInsts           39                       # count of serializing insts renamed
system.switch_cpus.rename.skidInsts          11281903                       # count of insts added to the skid buffer
system.switch_cpus.rename.tempSerializingInsts           41                       # count of temporary serializing insts renamed
system.switch_cpus.rob.rob_reads            111354493                       # The number of ROB reads
system.switch_cpus.rob.rob_writes           137001233                       # The number of ROB writes
system.switch_cpus.timesIdled                    1858                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.tol2bus.snoop_filter.hit_multi_requests            1                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       351006                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops         3413                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       702243                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops           3413                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED  24137472500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             230019                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        88755                       # Transaction distribution
system.membus.trans_dist::CleanEvict           220970                       # Transaction distribution
system.membus.trans_dist::ReadExReq             79950                       # Transaction distribution
system.membus.trans_dist::ReadExResp            79950                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        230019                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       929663                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total       929663                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 929663                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     25518336                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total     25518336                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                25518336                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            309969                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  309969    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              309969                       # Request fanout histogram
system.membus.reqLayer2.occupancy          1031463000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               4.3                       # Layer utilization (%)
system.membus.respLayer1.occupancy         1708695000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              7.1                       # Layer utilization (%)
system.switch_cpus.pwrStateResidencyTicks::OFF  24137472500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED  24137472500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED  24137472500                       # Cumulative time (in ticks) in various power states
system.tol2bus.pwrStateResidencyTicks::UNDEFINED  24137472500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            259762                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       193830                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean         2931                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          467115                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            91475                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           91475                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          3162                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       256600                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         9255                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      1044225                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               1053480                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side       389952                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side     29001600                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               29391552                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          312870                       # Total snoops (count)
system.tol2bus.snoopTraffic                   5680320                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           664107                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.005141                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.071514                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 660693     99.49%     99.49% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   3414      0.51%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             664107                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          459127500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.9                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         522113498                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.2                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           4743499                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED  24137472500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.switch_cpus.inst         1114                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus.data        40154                       # number of demand (read+write) hits
system.l2.demand_hits::total                    41268                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.inst         1114                       # number of overall hits
system.l2.overall_hits::.switch_cpus.data        40154                       # number of overall hits
system.l2.overall_hits::total                   41268                       # number of overall hits
system.l2.demand_misses::.switch_cpus.inst         2048                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.data       307921                       # number of demand (read+write) misses
system.l2.demand_misses::total                 309969                       # number of demand (read+write) misses
system.l2.overall_misses::.switch_cpus.inst         2048                       # number of overall misses
system.l2.overall_misses::.switch_cpus.data       307921                       # number of overall misses
system.l2.overall_misses::total                309969                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.inst    168356000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus.data  30531285500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      30699641500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.inst    168356000                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus.data  30531285500                       # number of overall miss cycles
system.l2.overall_miss_latency::total     30699641500                       # number of overall miss cycles
system.l2.demand_accesses::.switch_cpus.inst         3162                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.data       348075                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               351237                       # number of demand (read+write) accesses
system.l2.overall_accesses::.switch_cpus.inst         3162                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data       348075                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              351237                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.switch_cpus.inst     0.647691                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.884640                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.882507                       # miss rate for demand accesses
system.l2.overall_miss_rate::.switch_cpus.inst     0.647691                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.884640                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.882507                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.inst 82205.078125                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus.data 99152.982421                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 99041.005713                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.inst 82205.078125                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 99152.982421                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 99041.005713                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               88755                       # number of writebacks
system.l2.writebacks::total                     88755                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus.inst         2048                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus.data       307921                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            309969                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.inst         2048                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data       307921                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           309969                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.inst    147876000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus.data  27452075500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  27599951500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.inst    147876000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data  27452075500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  27599951500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.inst     0.647691                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.884640                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.882507                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.inst     0.647691                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.884640                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.882507                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.inst 72205.078125                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 89152.982421                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 89041.005713                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.inst 72205.078125                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 89152.982421                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 89041.005713                       # average overall mshr miss latency
system.l2.replacements                         312870                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       105075                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           105075                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       105075                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       105075                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks         2930                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total             2930                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks         2930                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total         2930                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks          268                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total           268                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.switch_cpus.data        11525                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 11525                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus.data        79950                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               79950                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data   7889522500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    7889522500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus.data        91475                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             91475                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus.data     0.874009                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.874009                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 98680.706692                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 98680.706692                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus.data        79950                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          79950                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data   7090022500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   7090022500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data     0.874009                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.874009                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 88680.706692                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 88680.706692                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.switch_cpus.inst         1114                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total               1114                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.switch_cpus.inst         2048                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             2048                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus.inst    168356000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    168356000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.switch_cpus.inst         3162                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           3162                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.switch_cpus.inst     0.647691                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.647691                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus.inst 82205.078125                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 82205.078125                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus.inst         2048                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         2048                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus.inst    147876000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    147876000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus.inst     0.647691                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.647691                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus.inst 72205.078125                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 72205.078125                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data        28629                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             28629                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.switch_cpus.data       227971                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          227971                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data  22641763000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  22641763000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.switch_cpus.data       256600                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        256600                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.888429                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.888429                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 99318.610700                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 99318.610700                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data       227971                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       227971                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data  20362053000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  20362053000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.888429                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.888429                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 89318.610700                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 89318.610700                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED  24137472500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                         4096                       # Cycle average of tags in use
system.l2.tags.total_refs                      710648                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    316966                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      2.242032                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      27.497426                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.inst    16.527962                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data  4051.974612                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.006713                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.inst     0.004035                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.989252                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total                   1                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          4096                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          105                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          906                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         3068                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3           17                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   5930806                       # Number of tag accesses
system.l2.tags.data_accesses                  5930806                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  24137472500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.switch_cpus.inst       131072                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.data     19706944                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           19838016                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus.inst       131072                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        131072                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      5680320                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         5680320                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.switch_cpus.inst         2048                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.data       307921                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              309969                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        88755                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              88755                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.switch_cpus.inst      5430229                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.data    816446047                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             821876276                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus.inst      5430229                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          5430229                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      235332013                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            235332013                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      235332013                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.inst      5430229                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.data    816446047                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1057208289                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples     88740.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.inst::samples      2048.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.data::samples    307746.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.001253265750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         5318                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         5318                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              634431                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              83526                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      309969                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      88755                       # Number of write requests accepted
system.mem_ctrls.readBursts                    309969                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    88755                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    175                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                    15                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             18729                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             15904                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             19481                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             19401                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             19293                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             18694                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             19382                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             19083                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             20011                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             21997                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            21878                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            18810                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            19918                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            19177                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            19555                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            18481                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              5304                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              4377                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              5519                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              5464                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              5406                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              5256                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              5602                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              5525                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              5822                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              6411                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             6360                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             5352                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             6060                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             5403                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             5506                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             5373                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.75                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.46                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   8966056250                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 1548970000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             14774693750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     28941.99                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                47691.99                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                    66429                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   65687                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 21.44                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                74.02                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                309969                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                88755                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  168859                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   73089                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                   42158                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                   25611                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      73                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   1519                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   1653                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   4409                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   5208                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   5363                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   5365                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   5370                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   5389                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   5379                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   5393                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   5404                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   5483                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   5473                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   5517                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   5544                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   5450                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   5464                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   5346                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     10                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       266413                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean     95.736830                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    77.268850                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   112.631191                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       227000     85.21%     85.21% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        21259      7.98%     93.19% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        11193      4.20%     97.39% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         2913      1.09%     98.48% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         1090      0.41%     98.89% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          538      0.20%     99.09% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          260      0.10%     99.19% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          160      0.06%     99.25% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         2000      0.75%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       266413                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         5318                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      58.259496                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     49.743585                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    249.950062                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-511          5315     99.94%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::7168-7679            1      0.02%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8704-9215            1      0.02%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::13824-14335            1      0.02%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          5318                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         5318                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.686724                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.654712                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.056437                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             3623     68.13%     68.13% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              140      2.63%     70.76% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             1188     22.34%     93.10% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              333      6.26%     99.36% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               33      0.62%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                1      0.02%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          5318                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               19826816                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   11200                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 5679360                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                19838016                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              5680320                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       821.41                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       235.29                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    821.88                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    235.33                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         8.26                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     6.42                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.84                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   24137549000                       # Total gap between requests
system.mem_ctrls.avgGap                      60536.99                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.switch_cpus.inst       131072                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus.data     19695744                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      5679360                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.switch_cpus.inst 5430228.869240554981                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus.data 815982037.887355446815                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 235292241.140823662281                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.switch_cpus.inst         2048                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus.data       307921                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks        88755                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.switch_cpus.inst     63563500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus.data  14711130250                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 591512044250                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.inst     31036.87                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.data     47775.66                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   6664548.97                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    33.15                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            976466400                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            518992815                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          1141164780                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          241618140                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     1905384000.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      10629345750                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        317761440                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        15730733325                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        651.714189                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    736129500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    806000000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  22595343000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            925758120                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            492044520                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          1070764380                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          221604660                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     1905384000.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      10618069440                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        327257280                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        15560882400                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        644.677375                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE    761829250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    806000000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  22569643250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                   2                       # Number of power state transitions
system.cpu.pwrStateResidencyTicks::UNDEFINED 572567313253750                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::ON           10250                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::OFF    32128088000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 572599441352000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst           12                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst      4214101                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          4214113                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst           12                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst      4214101                       # number of overall hits
system.cpu.icache.overall_hits::total         4214113                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst            2                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus.inst         4051                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           4053                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst            2                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus.inst         4051                       # number of overall misses
system.cpu.icache.overall_misses::total          4053                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst    243379000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    243379000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst    243379000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    243379000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst           14                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst      4218152                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      4218166                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst           14                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst      4218152                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      4218166                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.142857                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.000960                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000961                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.142857                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.000960                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000961                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 60078.745989                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 60049.099433                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 60078.745989                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 60049.099433                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs         1463                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                21                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    69.666667                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks         3047                       # number of writebacks
system.cpu.icache.writebacks::total              3047                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.switch_cpus.inst          495                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          495                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus.inst          495                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          495                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst         3556                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         3556                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst         3556                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         3556                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst    214155500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    214155500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst    214155500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    214155500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.000843                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000843                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.000843                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000843                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst 60223.706412                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 60223.706412                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst 60223.706412                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 60223.706412                       # average overall mshr miss latency
system.cpu.icache.replacements                   3047                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst           12                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst      4214101                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         4214113                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst            2                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus.inst         4051                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          4053                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst    243379000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    243379000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst           14                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst      4218152                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      4218166                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.142857                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.000960                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000961                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 60078.745989                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 60049.099433                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus.inst          495                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          495                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst         3556                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         3556                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst    214155500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    214155500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.000843                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000843                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst 60223.706412                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 60223.706412                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 572599441352000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse             0.019189                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             4217671                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              3558                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           1185.405003                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle      572567313254500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst     0.000081                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst     0.019107                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.000000                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.000037                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.000037                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          511                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2            9                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          497                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4            5                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.998047                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           8439890                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          8439890                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 572599441352000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 572599441352000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 572599441352000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 572599441352000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 572599441352000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 572599441352000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 572599441352000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data            3                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data     35478785                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         35478788                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data            3                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data     35536034                       # number of overall hits
system.cpu.dcache.overall_hits::total        35536037                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data            3                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data       874204                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         874207                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data            3                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data       886147                       # number of overall misses
system.cpu.dcache.overall_misses::total        886150                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data  70176223300                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  70176223300                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data  70176223300                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  70176223300                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data            6                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data     36352989                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     36352995                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data            6                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data     36422181                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     36422187                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.500000                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.024048                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.024048                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.500000                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.024330                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.024330                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 80274.424848                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 80274.149372                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 79192.530472                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 79192.262371                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs      7257459                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs            108730                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    66.747531                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       141287                       # number of writebacks
system.cpu.dcache.writebacks::total            141287                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus.data       416920                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       416920                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus.data       416920                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       416920                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data       457284                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       457284                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data       462410                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       462410                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data  41165269301                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  41165269301                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data  41623442301                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  41623442301                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.012579                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.012579                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.012696                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.012696                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 90021.232540                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 90021.232540                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 90014.148269                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 90014.148269                       # average overall mshr miss latency
system.cpu.dcache.replacements                 461389                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data            2                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus.data     27020932                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        27020934                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data            2                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data       750960                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        750962                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data  59137193000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  59137193000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data            4                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data     27771892                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     27771896                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.500000                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.027040                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.027040                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 78748.792213                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 78748.582485                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus.data       416813                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total       416813                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data       334147                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       334147                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data  30252356500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  30252356500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.012032                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.012032                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 90536.070951                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 90536.070951                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data            1                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::.switch_cpus.data      8457853                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        8457854                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data            1                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus.data       123244                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       123245                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data  11039030300                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  11039030300                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data            2                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data      8581097                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      8581099                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.500000                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.014362                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.014362                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 89570.529194                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 89569.802426                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus.data          107                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          107                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data       123137                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       123137                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data  10912912801                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  10912912801                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.014350                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.014350                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 88624.156842                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 88624.156842                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.switch_cpus.data        57249                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total         57249                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.switch_cpus.data        11943                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total        11943                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.switch_cpus.data        69192                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total        69192                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.switch_cpus.data     0.172607                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.172607                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.switch_cpus.data         5126                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total         5126                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.switch_cpus.data    458173000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total    458173000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.switch_cpus.data     0.074084                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.074084                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.switch_cpus.data 89382.169333                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 89382.169333                       # average SoftPFReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 572599441352000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse             0.057340                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            35998450                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            462413                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             77.849131                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle      572567313256500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data     0.000002                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data     0.057338                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.000000                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.000056                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.000056                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          111                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          529                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          378                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            6                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          73306787                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         73306787                       # Number of data accesses

---------- End Simulation Statistics   ----------
