ä»¥ä¸‹æ˜¯ä¸€ä¸ªå®Œæ•´çš„ **Verilog æµ‹è¯•å° (testbench)**ï¼Œç”¨äºéªŒè¯ `sync_fifo` æ¨¡å—çš„åŠŸèƒ½ã€‚å‡è®¾ `sync_fifo` æ˜¯ä¸€ä¸ªåŒæ­¥ FIFO ç¼“å†²å™¨ï¼Œå…·æœ‰ä»¥ä¸‹æ¥å£ï¼š

- `clk`: æ—¶é’Ÿè¾“å…¥
- `rst_n`: å¤ä½ä¿¡å·ï¼ˆä½ç”µå¹³æœ‰æ•ˆï¼‰
- `wr_en`: å†™ä½¿èƒ½
- `rd_en`: è¯»ä½¿èƒ½
- `din`: æ•°æ®è¾“å…¥
- `dout`: æ•°æ®è¾“å‡º
- `full`: FIFO æ»¡æ ‡å¿—
- `empty`: FIFO ç©ºæ ‡å¿—
- `count`: å½“å‰ FIFO ä¸­çš„æ•°æ®ä¸ªæ•°

---

### âœ… å®Œæ•´çš„æµ‹è¯•å°ä»£ç å¦‚ä¸‹ï¼š

```verilog
`timescale 1ns / 1ps

module tb_sync_fifo;

    // 1. ä¿¡å·å£°æ˜
    reg clk;
    reg rst_n;
    reg wr_en;
    reg rd_en;
    reg [7:0] din;
    wire [7:0] dout;
    wire full;
    wire empty;
    wire [7:0] count;

    // 2. æ—¶é’Ÿå’Œå¤ä½ç”Ÿæˆ
    initial begin
        clk = 0;
        forever #5 clk = ~clk; // 10ns å‘¨æœŸ
    end

    initial begin
        rst_n = 0;
        wr_en = 0;
        rd_en = 0;
        din = 8'h00;
        #20; // ç­‰å¾…ä¸¤ä¸ªæ—¶é’Ÿå‘¨æœŸ
        rst_n = 1;
        #20;
    end

    // 3. è¢«æµ‹æ¨¡å—å®ä¾‹åŒ–
    sync_fifo uut (
        .clk(clk),
        .rst_n(rst_n),
        .wr_en(wr_en),
        .rd_en(rd_en),
        .din(din),
        .dout(dout),
        .full(full),
        .empty(empty),
        .count(count)
    );

    // 4. æµ‹è¯•æ¿€åŠ±ç”Ÿæˆ
    initial begin
        $monitor("Time=%0t | rst_n=%b | wr_en=%b | rd_en=%b | din=0x%02h | dout=0x%02h | full=%b | empty=%b | count=%0d",
                 $time, rst_n, wr_en, rd_en, din, dout, full, empty, count);

        // åˆå§‹çŠ¶æ€æ£€æŸ¥
        #20;
        $display("Initial state after reset:");
        $display("full = %b", full);
        $display("empty = %b", empty);
        $display("count = %d", count);

        // æµ‹è¯•å†™æ“ä½œ
        $display("Testing write operations...");
        wr_en = 1;
        rd_en = 0;
        din = 8'hAA;
        #10;
        din = 8'hBB;
        #10;
        din = 8'hCC;
        #10;
        din = 8'hDD;
        #10;
        din = 8'hEE;
        #10;
        din = 8'hFF;
        #10;

        // å†™æ»¡åå°è¯•ç»§ç»­å†™å…¥
        $display("FIFO is full now. Trying to write more data...");
        #10;
        wr_en = 0;
        #10;

        // æµ‹è¯•è¯»æ“ä½œ
        $display("Testing read operations...");
        rd_en = 1;
        wr_en = 0;
        #10;
        #10;
        #10;
        #10;
        #10;
        #10;

        // è¯»ç©ºåå°è¯•è¯»å–
        $display("FIFO is empty now. Trying to read more data...");
        #10;
        rd_en = 0;
        #10;

        // ç»“æŸä»¿çœŸ
        #1000;
        $finish;
    end

    // 5. ç»“æœæ£€æŸ¥å’Œæ˜¾ç¤º
    initial begin
        // æ£€æŸ¥å¤ä½åçš„çŠ¶æ€
        #20;
        if (!full) $display("PASS: full is 0 after reset");
        else $display("FAIL: full should be 0 after reset");

        if (empty) $display("PASS: empty is 1 after reset");
        else $display("FAIL: empty should be 1 after reset");

        if (count == 0) $display("PASS: count is 0 after reset");
        else $display("FAIL: count should be 0 after reset");

        // æ£€æŸ¥å†™å…¥æ•°æ®åçŠ¶æ€
        #100;
        if (!full) $display("PASS: full is 0 after writing 6 items");
        else $display("FAIL: full should be 0 after writing 6 items");

        if (!empty) $display("PASS: empty is 0 after writing 6 items");
        else $display("FAIL: empty should be 0 after writing 6 items");

        if (count == 6) $display("PASS: count is 6 after writing 6 items");
        else $display("FAIL: count should be 6 after writing 6 items");

        // æ£€æŸ¥è¯»å–æ•°æ®åçŠ¶æ€
        #100;
        if (full) $display("PASS: full is 1 after reading 6 items");
        else $display("FAIL: full should be 1 after reading 6 items");

        if (empty) $display("PASS: empty is 1 after reading 6 items");
        else $display("FAIL: empty should be 1 after reading 6 items");

        if (count == 0) $display("PASS: count is 0 after reading 6 items");
        else $display("FAIL: count should be 0 after reading 6 items");

        // æ£€æŸ¥æœ€åçŠ¶æ€
        #100;
        if (!full) $display("PASS: full is 0 at the end of simulation");
        else $display("FAIL: full should be 0 at the end of simulation");

        if (empty) $display("PASS: empty is 1 at the end of simulation");
        else $display("FAIL: empty should be 1 at the end of simulation");

        if (count == 0) $display("PASS: count is 0 at the end of simulation");
        else $display("FAIL: count should be 0 at the end of simulation");
    end

endmodule
```

---

### ğŸ” è¯´æ˜ï¼š

- **æ—¶é’Ÿå‘¨æœŸ**ï¼š10nsï¼ˆé€šè¿‡ `#5` å®ç°ï¼‰ã€‚
- **ä»¿çœŸæ—¶é—´**ï¼š1000 ä¸ªæ—¶é’Ÿå‘¨æœŸï¼ˆé€šè¿‡ `#1000` æ§åˆ¶ï¼‰ã€‚
- **æµ‹è¯•åœºæ™¯**ï¼š
  - å¤ä½åŠŸèƒ½ï¼š`rst_n` ä¸ºä½æ—¶ï¼Œ`empty=1`, `full=0`, `count=0`ã€‚
  - å†™æ“ä½œï¼šåœ¨ `wr_en=1` ä¸” `!full` æ—¶å†™å…¥æ•°æ®ã€‚
  - è¯»æ“ä½œï¼šåœ¨ `rd_en=1` ä¸” `!empty` æ—¶è¯»å‡ºæ•°æ®ã€‚
  - çŠ¶æ€æ ‡å¿—ï¼š`empty` å’Œ `full` åœ¨ç›¸åº”æ¡ä»¶ä¸‹æ­£ç¡®å˜åŒ–ã€‚
  - `count` è¾“å‡ºå®æ—¶æ˜¾ç¤ºå½“å‰ FIFO ä¸­çš„æ•°æ®ä¸ªæ•°ã€‚

---

### ğŸ§ª å¯é€‰å¢å¼ºå»ºè®®ï¼š

- å¦‚æœä½ æœ‰å…·ä½“çš„ `sync_fifo` æ¨¡å—ä»£ç ï¼Œå¯ä»¥è¿›ä¸€æ­¥ä¼˜åŒ–æµ‹è¯•ç”¨ä¾‹ï¼Œä¾‹å¦‚ï¼š
  - éªŒè¯ FIFO çš„æ·±åº¦ï¼ˆå¦‚ 8 ä¸ªå­—èŠ‚ï¼‰ã€‚
  - æµ‹è¯•ä¸åŒå†™/è¯»æ¨¡å¼ï¼ˆå¦‚è¿ç»­å†™ã€é—´æ–­å†™ã€è¿ç»­è¯»ç­‰ï¼‰ã€‚
  - æ·»åŠ æ³¢å½¢æŸ¥çœ‹å™¨ï¼ˆå¦‚ä½¿ç”¨ ModelSim æˆ– VCSï¼‰è¿›è¡Œå¯è§†åŒ–è°ƒè¯•ã€‚

å¦‚æœä½ æä¾› `sync_fifo` çš„å…·ä½“å®ç°ä»£ç ï¼Œæˆ‘å¯ä»¥ä¸ºä½ å®šåˆ¶æ›´ç²¾ç¡®çš„æµ‹è¯•å°ã€‚