
---------- Begin Simulation Statistics ----------
final_tick                                 1082216400                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 184459                       # Simulator instruction rate (inst/s)
host_mem_usage                                4402744                       # Number of bytes of host memory used
host_op_rate                                   320416                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    11.11                       # Real time elapsed on the host
host_tick_rate                               97413888                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     2049221                       # Number of instructions simulated
sim_ops                                       3559645                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.001082                       # Number of seconds simulated
sim_ticks                                  1082216400                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               434834                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  5                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             24222                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            461015                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits             237081                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups          434834                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses           197753                       # Number of indirect misses.
system.cpu.branchPred.lookups                  486816                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   11089                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted        12150                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                   2351555                       # number of cc regfile reads
system.cpu.cc_regfile_writes                  1927721                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts             24304                       # The number of times a branch was mispredicted
system.cpu.commit.branches                     341698                       # Number of branches committed
system.cpu.commit.bw_lim_events                590501                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls             732                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts          889202                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts              2049221                       # Number of instructions committed
system.cpu.commit.committedOps                3559645                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples      2314711                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     1.537836                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.723302                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0      1150453     49.70%     49.70% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1       177312      7.66%     57.36% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2       169006      7.30%     64.66% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3       227439      9.83%     74.49% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4       590501     25.51%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            4                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total      2314711                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                      72844                       # Number of committed floating point instructions.
system.cpu.commit.function_calls                 9268                       # Number of function calls committed.
system.cpu.commit.int_insts                   3505479                       # Number of committed integer instructions.
system.cpu.commit.loads                        487426                       # Number of loads committed
system.cpu.commit.membars                           1                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass        20165      0.57%      0.57% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu          2802395     78.73%     79.29% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult            1531      0.04%     79.34% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv            37816      1.06%     80.40% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd           2834      0.08%     80.48% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     80.48% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt           1200      0.03%     80.51% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     80.51% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     80.51% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     80.51% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     80.51% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     80.51% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd            6184      0.17%     80.69% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     80.69% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu           11116      0.31%     81.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     81.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt           12050      0.34%     81.34% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc           6479      0.18%     81.52% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     81.52% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     81.52% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift          1055      0.03%     81.55% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     81.55% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     81.55% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     81.55% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     81.55% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     81.55% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     81.55% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     81.55% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     81.55% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     81.55% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     81.55% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     81.55% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     81.55% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     81.55% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     81.55% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     81.55% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     81.55% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     81.55% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     81.55% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     81.55% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     81.55% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     81.55% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     81.55% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     81.55% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     81.55% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     81.55% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     81.55% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead          468388     13.16%     94.71% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite         157325      4.42%     99.13% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead        19038      0.53%     99.66% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite        12069      0.34%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total           3559645                       # Class of committed instruction
system.cpu.commit.refs                         656820                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.committedInsts                     2049221                       # Number of Instructions Simulated
system.cpu.committedOps                       3559645                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               1.320278                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.320278                       # CPI: Total CPI of All Threads
system.cpu.dcache.prefetcher.num_hwpf_issued         7716                       # number of hwpf issued
system.cpu.dcache.prefetcher.pfBufferHit        33385                       # number of redundant prefetches already in prefetch queue
system.cpu.dcache.prefetcher.pfIdentified        48288                       # number of prefetch candidates identified
system.cpu.dcache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.dcache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.dcache.prefetcher.pfSpanPage          4352                       # number of prefetches that crossed the page
system.cpu.decode.BlockedCycles               1022048                       # Number of cycles decode is blocked
system.cpu.decode.DecodedInsts                4665962                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                   290003                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                   1132366                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                  24372                       # Number of cycles decode is squashing
system.cpu.decode.UnblockCycles                 88268                       # Number of cycles decode is unblocking
system.cpu.dtb.rdAccesses                      571410                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                          2029                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                      189597                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                           164                       # TLB misses on write requests
system.cpu.fetch.Branches                      486816                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                    239889                       # Number of cache lines fetched
system.cpu.fetch.Cycles                       2204929                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                  4608                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.Insts                        2822906                       # Number of instructions fetch has processed
system.cpu.fetch.MiscStallCycles                  109                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingQuiesceStallCycles           10                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.PendingTrapStallCycles           599                       # Number of stall cycles due to pending traps
system.cpu.fetch.SquashCycles                   48744                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.179933                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles             327038                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches             248170                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        1.043379                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples            2557057                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              1.933507                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             1.930951                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                  1217630     47.62%     47.62% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                    73335      2.87%     50.49% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                    59048      2.31%     52.80% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                    75519      2.95%     55.75% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                  1131525     44.25%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                4                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total              2557057                       # Number of instructions fetched each cycle (Total)
system.cpu.fp_regfile_reads                    118523                       # number of floating regfile reads
system.cpu.fp_regfile_writes                    64777                       # number of floating regfile writes
system.cpu.fuPool.fu_ticks_busy::IntALU(0)    215631600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(1)    215631600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(2)    215631600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(3)    215631200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(4)    215631200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(5)    215631200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(0)      8682800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(1)      8682000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(0)       550000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(1)       550000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(2)       550000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(3)       550000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(1)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(0)      4346400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(1)      4300800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(2)      4510800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(3)      4548000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::PredALU(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(0)     77625200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(1)     77551600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(2)     77558400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(3)     77578800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IprPort(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::total     1641373200                       # Total ticks fu was busy
system.cpu.icache.prefetcher.num_hwpf_issued            0                       # number of hwpf issued
system.cpu.icache.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue
system.cpu.icache.prefetcher.pfIdentified            0                       # number of prefetch candidates identified
system.cpu.icache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.icache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.icache.prefetcher.pfSpanPage             0                       # number of prefetches that crossed the page
system.cpu.idleCycles                          148485                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                28703                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                   372483                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     1.513589                       # Inst execution rate
system.cpu.iew.exec_refs                       762735                       # number of memory reference insts executed
system.cpu.iew.exec_stores                     189586                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                  683005                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts                603701                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                914                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts               620                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts               200180                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts             4448771                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts                573149                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts             34429                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts               4095078                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                   3279                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                  9454                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                  24372                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                 15549                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked           609                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads            39794                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses          235                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation           83                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads       116273                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores        30785                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents             83                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect        20582                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect           8121                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                   5750990                       # num instructions consuming a value
system.cpu.iew.wb_count                       4073115                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.566321                       # average fanout of values written-back
system.cpu.iew.wb_producers                   3256906                       # num instructions producing a value
system.cpu.iew.wb_rate                       1.505471                       # insts written-back per cycle
system.cpu.iew.wb_sent                        4080028                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                  6348321                       # number of integer regfile reads
system.cpu.int_regfile_writes                 3523380                       # number of integer regfile writes
system.cpu.ipc                               0.757416                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.757416                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass             26074      0.63%      0.63% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu               3234472     78.33%     78.96% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                 1555      0.04%     78.99% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                 41857      1.01%     80.01% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                4260      0.10%     80.11% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     80.11% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                1240      0.03%     80.14% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     80.14% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     80.14% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     80.14% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     80.14% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     80.14% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                 6788      0.16%     80.31% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     80.31% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                14778      0.36%     80.66% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     80.66% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                13667      0.33%     80.99% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                7033      0.17%     81.17% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     81.17% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     81.17% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift               1999      0.05%     81.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     81.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     81.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     81.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     81.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     81.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     81.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     81.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     81.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     81.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     81.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     81.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     81.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     81.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     81.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     81.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     81.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     81.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     81.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     81.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     81.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     81.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     81.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     81.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     81.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     81.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     81.21% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead               559039     13.54%     94.75% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite              178596      4.32%     99.08% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead           24471      0.59%     99.67% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite          13681      0.33%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                4129510                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                   88881                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads              179021                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses        85730                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes             127396                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                           0                       # FU busy when requested
system.cpu.iq.fu_busy_rate                          0                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0                       # attempts to use FU when none available
system.cpu.iq.int_alu_accesses                4014555                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads           10655321                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses      3987385                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes           5210571                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                    4447696                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                   4129510                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                1075                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined          889115                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued             18268                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved            343                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined      1320142                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples       2557057                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.614946                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.669547                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0             1161979     45.44%     45.44% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1              172306      6.74%     52.18% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2              298486     11.67%     63.85% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3              336912     13.18%     77.03% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4              587374     22.97%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total         2557057                       # Number of insts issued each cycle
system.cpu.iq.rate                           1.526315                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                      239989                       # TLB accesses on write requests
system.cpu.itb.wrMisses                           339                       # TLB misses on write requests
system.cpu.memDep0.conflictingLoads             11450                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores             4138                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads               603701                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores              200180                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                 1543815                       # number of misc regfile reads
system.cpu.misc_regfile_writes                    675                       # number of misc regfile writes
system.cpu.numCycles                          2705542                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.process.numSyscalls                     56                       # Number of system calls
system.cpu.rename.BlockCycles                  831356                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps               4887046                       # Number of HB maps that are committed
system.cpu.rename.FullRegisterEvents              256                       # Number of times there has been no free registers
system.cpu.rename.IQFullEvents                  46128                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                   340066                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents                  25058                       # Number of times rename has blocked due to LQ full
system.cpu.rename.ROBFullEvents                  6205                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups              12001243                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts                4591119                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands             6287559                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                   1162302                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                  71327                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                  24372                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles                179760                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                  1400490                       # Number of HB maps that are undone due to squashing
system.cpu.rename.fp_rename_lookups            150661                       # Number of floating rename lookups
system.cpu.rename.int_rename_lookups          7298024                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles          19201                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts                869                       # count of serializing insts renamed
system.cpu.rename.skidInsts                    205447                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts            913                       # count of temporary serializing insts renamed
system.cpu.rob.rob_reads                      6173057                       # The number of ROB reads
system.cpu.rob.rob_writes                     9140958                       # The number of ROB writes
system.cpu.timesIdled                            1467                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.l2bus.snoop_filter.hit_multi_requests            8                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_single_requests        18098                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_single_snoops          410                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.tot_requests          37476                       # Total number of requests made to the snoop filter.
system.l2bus.snoop_filter.tot_snoops              410                       # Total number of snoops made to the snoop filter.
system.l2cache.prefetcher.num_hwpf_issued          782                       # number of hwpf issued
system.l2cache.prefetcher.pfBufferHit               0                       # number of redundant prefetches already in prefetch queue
system.l2cache.prefetcher.pfIdentified            782                       # number of prefetch candidates identified
system.l2cache.prefetcher.pfInCache                 0                       # number of redundant prefetches already in cache/mshr dropped
system.l2cache.prefetcher.pfRemovedFull             0                       # number of prefetches dropped due to prefetch queue size
system.l2cache.prefetcher.pfSpanPage              162                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         9207                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         22533                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED   1082216400                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              11983                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         1338                       # Transaction distribution
system.membus.trans_dist::CleanEvict             7869                       # Transaction distribution
system.membus.trans_dist::ReadExReq              1343                       # Transaction distribution
system.membus.trans_dist::ReadExResp             1343                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         11983                       # Transaction distribution
system.membus.pkt_count_system.l2cache.mem_side::system.mem_ctrl.port        35859                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2cache.mem_side::total        35859                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  35859                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::system.mem_ctrl.port       938496                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::total       938496                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  938496                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             13326                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   13326    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               13326                       # Request fanout histogram
system.membus.reqLayer2.occupancy            11182772                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               1.0                       # Layer utilization (%)
system.membus.respLayer0.occupancy           28938828                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              2.7                       # Layer utilization (%)
system.l2bus.pwrStateResidencyTicks::UNDEFINED   1082216400                       # Cumulative time (in ticks) in various power states
system.l2bus.trans_dist::ReadResp               17300                       # Transaction distribution
system.l2bus.trans_dist::WritebackDirty          4101                       # Transaction distribution
system.l2bus.trans_dist::CleanEvict             23280                       # Transaction distribution
system.l2bus.trans_dist::HardPFReq               1080                       # Transaction distribution
system.l2bus.trans_dist::ReadExReq               2078                       # Transaction distribution
system.l2bus.trans_dist::ReadExResp              2078                       # Transaction distribution
system.l2bus.trans_dist::ReadSharedReq          17300                       # Transaction distribution
system.l2bus.pkt_count_system.cpu.icache.mem_side::system.l2cache.cpu_side         7551                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count_system.cpu.dcache.mem_side::system.l2cache.cpu_side        49301                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count::total                   56852                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.icache.mem_side::system.l2cache.cpu_side       166464                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.dcache.mem_side::system.l2cache.cpu_side      1250432                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size::total                  1416896                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.snoops                             10365                       # Total snoops (count)
system.l2bus.snoopTraffic                       85760                       # Total snoop traffic (bytes)
system.l2bus.snoop_fanout::samples              29741                       # Request fanout histogram
system.l2bus.snoop_fanout::mean              0.014055                       # Request fanout histogram
system.l2bus.snoop_fanout::stdev             0.117718                       # Request fanout histogram
system.l2bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l2bus.snoop_fanout::0                    29323     98.59%     98.59% # Request fanout histogram
system.l2bus.snoop_fanout::1                      418      1.41%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::2                        0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l2bus.snoop_fanout::max_value                1                       # Request fanout histogram
system.l2bus.snoop_fanout::total                29741                       # Request fanout histogram
system.l2bus.respLayer1.occupancy            20130399                       # Layer occupancy (ticks)
system.l2bus.respLayer1.utilization               1.9                       # Layer utilization (%)
system.l2bus.reqLayer0.occupancy             18583266                       # Layer occupancy (ticks)
system.l2bus.reqLayer0.utilization                1.7                       # Layer utilization (%)
system.l2bus.respLayer0.occupancy             3124398                       # Layer occupancy (ticks)
system.l2bus.respLayer0.utilization               0.3                       # Layer utilization (%)
system.clk_domain.clock                           400                       # Clock period in ticks
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.cpu.pwrStateResidencyTicks::ON      1082216400                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED   1082216400                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst       236592                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           236592                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       236592                       # number of overall hits
system.cpu.icache.overall_hits::total          236592                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         3296                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           3296                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         3296                       # number of overall misses
system.cpu.icache.overall_misses::total          3296                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    167587200                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    167587200                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    167587200                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    167587200                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst       239888                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       239888                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       239888                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       239888                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.013740                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.013740                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.013740                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.013740                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 50845.631068                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 50845.631068                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 50845.631068                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 50845.631068                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs           39                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 2                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    19.500000                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_hits::.cpu.inst          693                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          693                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          693                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          693                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst         2603                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         2603                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         2603                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         2603                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    132618400                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    132618400                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    132618400                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    132618400                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.010851                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.010851                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.010851                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.010851                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 50948.290434                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 50948.290434                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 50948.290434                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 50948.290434                       # average overall mshr miss latency
system.cpu.icache.replacements                   2347                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst       236592                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          236592                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         3296                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          3296                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    167587200                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    167587200                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       239888                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       239888                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.013740                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.013740                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 50845.631068                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 50845.631068                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          693                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          693                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         2603                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         2603                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    132618400                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    132618400                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.010851                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.010851                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 50948.290434                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 50948.290434                       # average ReadReq mshr miss latency
system.cpu.icache.prefetcher.pwrStateResidencyTicks::UNDEFINED   1082216400                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED   1082216400                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           253.456306                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              207461                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              2347                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             88.394120                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             66400                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   253.456306                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.990064                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.990064                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           76                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          154                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           26                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            482379                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           482379                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED   1082216400                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           6400                       # Clock period in ticks
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED   1082216400                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED   1082216400                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       665133                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           665133                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       665133                       # number of overall hits
system.cpu.dcache.overall_hits::total          665133                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data        34757                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          34757                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        34757                       # number of overall misses
system.cpu.dcache.overall_misses::total         34757                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   1685935199                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   1685935199                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   1685935199                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   1685935199                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       699890                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       699890                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       699890                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       699890                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.049661                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.049661                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.049661                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.049661                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 48506.349771                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 48506.349771                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 48506.349771                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 48506.349771                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        27537                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets          138                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               745                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               1                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    36.962416                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          138                       # average number of cycles each access was blocked
system.cpu.dcache.unused_prefetches              1737                       # number of HardPF blocks evicted w/o reference
system.cpu.dcache.writebacks::.writebacks         2763                       # number of writebacks
system.cpu.dcache.writebacks::total              2763                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        22197                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        22197                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        22197                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        22197                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        12560                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        12560                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        12560                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.dcache.prefetcher         4215                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        16775                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    575947199                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    575947199                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    575947199                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.dcache.prefetcher    241308343                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    817255542                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.017946                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.017946                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.017946                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.023968                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 45855.668710                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 45855.668710                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 45855.668710                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher 57249.903440                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 48718.661222                       # average overall mshr miss latency
system.cpu.dcache.replacements                  15751                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       497846                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          497846                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        32644                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         32644                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   1581380400                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   1581380400                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       530490                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       530490                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.061536                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.061536                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 48443.217743                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 48443.217743                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data        22162                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        22162                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        10482                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        10482                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    474373600                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    474373600                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.019759                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.019759                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 45256.019844                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 45256.019844                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data       167287                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         167287                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data         2113                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         2113                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    104554799                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    104554799                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       169400                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       169400                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.012473                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.012473                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 49481.684335                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 49481.684335                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data           35                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total           35                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data         2078                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         2078                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    101573599                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    101573599                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.012267                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.012267                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 48880.461501                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 48880.461501                       # average WriteReq mshr miss latency
system.cpu.dcache.HardPFReq_mshr_misses::.cpu.dcache.prefetcher         4215                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_misses::total         4215                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_miss_latency::.cpu.dcache.prefetcher    241308343                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_latency::total    241308343                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher 57249.903440                       # average HardPFReq mshr miss latency
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::total 57249.903440                       # average HardPFReq mshr miss latency
system.cpu.dcache.prefetcher.pwrStateResidencyTicks::UNDEFINED   1082216400                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED   1082216400                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           975.364709                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              631925                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             15751                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             40.119675                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            141600                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   748.955983                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.cpu.dcache.prefetcher   226.408726                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.731402                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.cpu.dcache.prefetcher     0.221102                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.952505                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1022          193                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_blocks::1024          831                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::0           10                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::1          106                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::2           77                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           66                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          532                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          233                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1022     0.188477                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.811523                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           1416555                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          1416555                       # Number of data accesses
system.l2cache.pwrStateResidencyTicks::UNDEFINED   1082216400                       # Cumulative time (in ticks) in various power states
system.l2cache.demand_hits::.cpu.inst             788                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.data            4970                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.dcache.prefetcher          899                       # number of demand (read+write) hits
system.l2cache.demand_hits::total                6657                       # number of demand (read+write) hits
system.l2cache.overall_hits::.cpu.inst            788                       # number of overall hits
system.l2cache.overall_hits::.cpu.data           4970                       # number of overall hits
system.l2cache.overall_hits::.cpu.dcache.prefetcher          899                       # number of overall hits
system.l2cache.overall_hits::total               6657                       # number of overall hits
system.l2cache.demand_misses::.cpu.inst          1813                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.data          7590                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.dcache.prefetcher         3316                       # number of demand (read+write) misses
system.l2cache.demand_misses::total             12719                       # number of demand (read+write) misses
system.l2cache.overall_misses::.cpu.inst         1813                       # number of overall misses
system.l2cache.overall_misses::.cpu.data         7590                       # number of overall misses
system.l2cache.overall_misses::.cpu.dcache.prefetcher         3316                       # number of overall misses
system.l2cache.overall_misses::total            12719                       # number of overall misses
system.l2cache.demand_miss_latency::.cpu.inst    122849200                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.data    518828400                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.dcache.prefetcher    231416589                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::total    873094189                       # number of demand (read+write) miss cycles
system.l2cache.overall_miss_latency::.cpu.inst    122849200                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.data    518828400                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.dcache.prefetcher    231416589                       # number of overall miss cycles
system.l2cache.overall_miss_latency::total    873094189                       # number of overall miss cycles
system.l2cache.demand_accesses::.cpu.inst         2601                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.data        12560                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.dcache.prefetcher         4215                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::total           19376                       # number of demand (read+write) accesses
system.l2cache.overall_accesses::.cpu.inst         2601                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.data        12560                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.dcache.prefetcher         4215                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::total          19376                       # number of overall (read+write) accesses
system.l2cache.demand_miss_rate::.cpu.inst     0.697040                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.data     0.604299                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.dcache.prefetcher     0.786714                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::total       0.656431                       # miss rate for demand accesses
system.l2cache.overall_miss_rate::.cpu.inst     0.697040                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.data     0.604299                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.dcache.prefetcher     0.786714                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::total      0.656431                       # miss rate for overall accesses
system.l2cache.demand_avg_miss_latency::.cpu.inst 67760.176503                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.data 68356.837945                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.dcache.prefetcher 69787.873643                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::total 68644.876877                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.inst 67760.176503                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.data 68356.837945                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.dcache.prefetcher 69787.873643                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::total 68644.876877                       # average overall miss latency
system.l2cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l2cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache.unused_prefetches                    5                       # number of HardPF blocks evicted w/o reference
system.l2cache.writebacks::.writebacks           1338                       # number of writebacks
system.l2cache.writebacks::total                 1338                       # number of writebacks
system.l2cache.demand_mshr_hits::.cpu.data            8                       # number of demand (read+write) MSHR hits
system.l2cache.demand_mshr_hits::.cpu.dcache.prefetcher           24                       # number of demand (read+write) MSHR hits
system.l2cache.demand_mshr_hits::total             32                       # number of demand (read+write) MSHR hits
system.l2cache.overall_mshr_hits::.cpu.data            8                       # number of overall MSHR hits
system.l2cache.overall_mshr_hits::.cpu.dcache.prefetcher           24                       # number of overall MSHR hits
system.l2cache.overall_mshr_hits::total            32                       # number of overall MSHR hits
system.l2cache.demand_mshr_misses::.cpu.inst         1813                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.data         7582                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.dcache.prefetcher         3292                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::total        12687                       # number of demand (read+write) MSHR misses
system.l2cache.overall_mshr_misses::.cpu.inst         1813                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.data         7582                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.dcache.prefetcher         3292                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.l2cache.prefetcher          639                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::total        13326                       # number of overall MSHR misses
system.l2cache.demand_mshr_miss_latency::.cpu.inst    108345200                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.data    457930400                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.dcache.prefetcher    204385414                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::total    770661014                       # number of demand (read+write) MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.inst    108345200                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.data    457930400                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.dcache.prefetcher    204385414                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.l2cache.prefetcher     38080582                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::total    808741596                       # number of overall MSHR miss cycles
system.l2cache.demand_mshr_miss_rate::.cpu.inst     0.697040                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.data     0.603662                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.dcache.prefetcher     0.781020                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::total     0.654779                       # mshr miss rate for demand accesses
system.l2cache.overall_mshr_miss_rate::.cpu.inst     0.697040                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.data     0.603662                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.dcache.prefetcher     0.781020                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.l2cache.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::total     0.687758                       # mshr miss rate for overall accesses
system.l2cache.demand_avg_mshr_miss_latency::.cpu.inst 59760.176503                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.data 60397.045634                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.dcache.prefetcher 62085.484204                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::total 60744.148656                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.inst 59760.176503                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.data 60397.045634                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher 62085.484204                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.l2cache.prefetcher 59594.025039                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::total 60688.998649                       # average overall mshr miss latency
system.l2cache.replacements                      9283                       # number of replacements
system.l2cache.WritebackDirty_hits::.writebacks         2763                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_hits::total         2763                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_accesses::.writebacks         2763                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.WritebackDirty_accesses::total         2763                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.CleanEvict_mshr_misses::.writebacks          334                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_misses::total          334                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.HardPFReq_mshr_misses::.l2cache.prefetcher          639                       # number of HardPFReq MSHR misses
system.l2cache.HardPFReq_mshr_misses::total          639                       # number of HardPFReq MSHR misses
system.l2cache.HardPFReq_mshr_miss_latency::.l2cache.prefetcher     38080582                       # number of HardPFReq MSHR miss cycles
system.l2cache.HardPFReq_mshr_miss_latency::total     38080582                       # number of HardPFReq MSHR miss cycles
system.l2cache.HardPFReq_mshr_miss_rate::.l2cache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2cache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2cache.HardPFReq_avg_mshr_miss_latency::.l2cache.prefetcher 59594.025039                       # average HardPFReq mshr miss latency
system.l2cache.HardPFReq_avg_mshr_miss_latency::total 59594.025039                       # average HardPFReq mshr miss latency
system.l2cache.ReadExReq_hits::.cpu.data          732                       # number of ReadExReq hits
system.l2cache.ReadExReq_hits::total              732                       # number of ReadExReq hits
system.l2cache.ReadExReq_misses::.cpu.data         1346                       # number of ReadExReq misses
system.l2cache.ReadExReq_misses::total           1346                       # number of ReadExReq misses
system.l2cache.ReadExReq_miss_latency::.cpu.data     92872400                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_miss_latency::total     92872400                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_accesses::.cpu.data         2078                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_accesses::total         2078                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_miss_rate::.cpu.data     0.647738                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_miss_rate::total     0.647738                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_miss_latency::.cpu.data 68998.811293                       # average ReadExReq miss latency
system.l2cache.ReadExReq_avg_miss_latency::total 68998.811293                       # average ReadExReq miss latency
system.l2cache.ReadExReq_mshr_hits::.cpu.data            3                       # number of ReadExReq MSHR hits
system.l2cache.ReadExReq_mshr_hits::total            3                       # number of ReadExReq MSHR hits
system.l2cache.ReadExReq_mshr_misses::.cpu.data         1343                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_misses::total         1343                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_miss_latency::.cpu.data     82070400                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_latency::total     82070400                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_rate::.cpu.data     0.646295                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_mshr_miss_rate::total     0.646295                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_mshr_miss_latency::.cpu.data 61109.754281                       # average ReadExReq mshr miss latency
system.l2cache.ReadExReq_avg_mshr_miss_latency::total 61109.754281                       # average ReadExReq mshr miss latency
system.l2cache.ReadSharedReq_hits::.cpu.inst          788                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.data         4238                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.dcache.prefetcher          899                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::total         5925                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_misses::.cpu.inst         1813                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.data         6244                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.dcache.prefetcher         3316                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::total        11373                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_miss_latency::.cpu.inst    122849200                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.data    425956000                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.dcache.prefetcher    231416589                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::total    780221789                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_accesses::.cpu.inst         2601                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.data        10482                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.dcache.prefetcher         4215                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::total        17298                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_miss_rate::.cpu.inst     0.697040                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.data     0.595688                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.dcache.prefetcher     0.786714                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::total     0.657475                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.inst 67760.176503                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.data 68218.449712                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.dcache.prefetcher 69787.873643                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::total 68602.988569                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_mshr_hits::.cpu.data            5                       # number of ReadSharedReq MSHR hits
system.l2cache.ReadSharedReq_mshr_hits::.cpu.dcache.prefetcher           24                       # number of ReadSharedReq MSHR hits
system.l2cache.ReadSharedReq_mshr_hits::total           29                       # number of ReadSharedReq MSHR hits
system.l2cache.ReadSharedReq_mshr_misses::.cpu.inst         1813                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.data         6239                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.dcache.prefetcher         3292                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::total        11344                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.inst    108345200                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.data    375860000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.dcache.prefetcher    204385414                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::total    688590614                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.inst     0.697040                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.data     0.595211                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.dcache.prefetcher     0.781020                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::total     0.655798                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 59760.176503                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 60243.628787                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher 62085.484204                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 60700.865127                       # average ReadSharedReq mshr miss latency
system.l2cache.prefetcher.pwrStateResidencyTicks::UNDEFINED   1082216400                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.pwrStateResidencyTicks::UNDEFINED   1082216400                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.tagsinuse             3705.579179                       # Cycle average of tags in use
system.l2cache.tags.total_refs                  25189                       # Total number of references to valid blocks.
system.l2cache.tags.sampled_refs                 9283                       # Sample count of references to valid blocks.
system.l2cache.tags.avg_refs                 2.713455                       # Average number of references to valid blocks.
system.l2cache.tags.warmup_cycle                58000                       # Cycle when the warmup percentage was hit.
system.l2cache.tags.occ_blocks::.writebacks    12.071931                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.inst   281.941955                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.data  2362.974508                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.dcache.prefetcher   891.939538                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.l2cache.prefetcher   156.651247                       # Average occupied blocks per requestor
system.l2cache.tags.occ_percent::.writebacks     0.002947                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.inst     0.068833                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.data     0.576898                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.dcache.prefetcher     0.217759                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.l2cache.prefetcher     0.038245                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::total       0.904682                       # Average percentage of cache occupancy
system.l2cache.tags.occ_task_id_blocks::1022         1186                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_blocks::1024         2910                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::0           10                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::1          146                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::2         1027                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::3            3                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::0           77                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::1          942                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::2         1880                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::3           11                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_percent::1022     0.289551                       # Percentage of cache occupancy per task id
system.l2cache.tags.occ_task_id_percent::1024     0.710449                       # Percentage of cache occupancy per task id
system.l2cache.tags.tag_accesses               313115                       # Number of tag accesses
system.l2cache.tags.data_accesses              313115                       # Number of data accesses
system.mem_ctrl.pwrStateResidencyTicks::UNDEFINED   1082216400                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.bytes_read::.cpu.inst          116032                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.data          485248                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.dcache.prefetcher       210688                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.l2cache.prefetcher        40896                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::total              852864                       # Number of bytes read from this memory
system.mem_ctrl.bytes_inst_read::.cpu.inst       116032                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_inst_read::total         116032                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_written::.writebacks        85632                       # Number of bytes written to this memory
system.mem_ctrl.bytes_written::total            85632                       # Number of bytes written to this memory
system.mem_ctrl.num_reads::.cpu.inst             1813                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.data             7582                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.dcache.prefetcher         3292                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.l2cache.prefetcher          639                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::total                13326                       # Number of read requests responded to by this memory
system.mem_ctrl.num_writes::.writebacks          1338                       # Number of write requests responded to by this memory
system.mem_ctrl.num_writes::total                1338                       # Number of write requests responded to by this memory
system.mem_ctrl.bw_read::.cpu.inst          107217004                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.data          448383521                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.dcache.prefetcher    194681951                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.l2cache.prefetcher     37789115                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::total              788071591                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::.cpu.inst     107217004                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::total         107217004                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::.writebacks        79126504                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::total              79126504                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_total::.writebacks        79126504                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.inst         107217004                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.data         448383521                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.dcache.prefetcher    194681951                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.l2cache.prefetcher     37789115                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::total             867198095                       # Total bandwidth to/from this memory (bytes/s)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                                 1090522800                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                               26156370                       # Simulator instruction rate (inst/s)
host_mem_usage                                4403768                       # Number of bytes of host memory used
host_op_rate                                 45399349                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                     0.08                       # Real time elapsed on the host
host_tick_rate                              105404129                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     2059528                       # Number of instructions simulated
sim_ops                                       3577112                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.000008                       # Number of seconds simulated
sim_ticks                                     8306400                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBLookups                 4900                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  0                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect               704                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted              5702                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits               1515                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups            4900                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses             3385                       # Number of indirect misses.
system.cpu.branchPred.lookups                    6073                       # Number of BP lookups
system.cpu.branchPred.usedRAS                     200                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          352                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                     17129                       # number of cc regfile reads
system.cpu.cc_regfile_writes                     8098                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts               704                       # The number of times a branch was mispredicted
system.cpu.commit.branches                       2674                       # Number of branches committed
system.cpu.commit.bw_lim_events                  2741                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls              19                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts           12399                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts                10307                       # Number of instructions committed
system.cpu.commit.committedOps                  17467                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples        14826                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     1.178133                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.548421                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0         7947     53.60%     53.60% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1         2290     15.45%     69.05% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2         1331      8.98%     78.03% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3          517      3.49%     81.51% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4         2741     18.49%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            4                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total        14826                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                        680                       # Number of committed floating point instructions.
system.cpu.commit.function_calls                   27                       # Number of function calls committed.
system.cpu.commit.int_insts                     17270                       # Number of committed integer instructions.
system.cpu.commit.loads                          2363                       # Number of loads committed
system.cpu.commit.membars                           1                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass           58      0.33%      0.33% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu            13963     79.94%     80.27% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult               0      0.00%     80.27% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv               49      0.28%     80.55% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd             18      0.10%     80.65% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     80.65% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt             32      0.18%     80.84% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     80.84% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     80.84% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     80.84% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     80.84% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     80.84% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd              24      0.14%     80.98% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     80.98% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu              40      0.23%     81.20% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     81.20% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt              48      0.27%     81.48% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc             24      0.14%     81.62% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     81.62% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     81.62% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift            18      0.10%     81.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     81.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     81.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     81.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     81.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     81.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     81.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     81.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     81.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     81.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     81.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     81.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     81.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     81.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     81.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     81.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     81.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     81.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     81.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     81.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     81.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     81.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     81.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     81.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     81.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     81.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     81.72% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead            2247     12.86%     94.58% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite            470      2.69%     97.27% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead          116      0.66%     97.94% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite          360      2.06%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total             17467                       # Class of committed instruction
system.cpu.commit.refs                           3193                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.committedInsts                       10307                       # Number of Instructions Simulated
system.cpu.committedOps                         17467                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               2.014747                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         2.014747                       # CPI: Total CPI of All Threads
system.cpu.dcache.prefetcher.num_hwpf_issued            8                       # number of hwpf issued
system.cpu.dcache.prefetcher.pfBufferHit           24                       # number of redundant prefetches already in prefetch queue
system.cpu.dcache.prefetcher.pfIdentified           40                       # number of prefetch candidates identified
system.cpu.dcache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.dcache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.dcache.prefetcher.pfSpanPage             4                       # number of prefetches that crossed the page
system.cpu.decode.BlockedCycles                  4874                       # Number of cycles decode is blocked
system.cpu.decode.DecodedInsts                  36916                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                     3158                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                      8725                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                    705                       # Number of cycles decode is squashing
system.cpu.decode.UnblockCycles                   822                       # Number of cycles decode is unblocking
system.cpu.dtb.rdAccesses                        2795                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                            11                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                         967                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.fetch.Branches                        6073                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                      2852                       # Number of cache lines fetched
system.cpu.fetch.Cycles                         13535                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                   156                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.Insts                          25078                       # Number of instructions fetch has processed
system.cpu.fetch.SquashCycles                    1410                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.292449                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles               4044                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches               1715                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        1.207647                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples              18284                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              2.287902                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             1.885767                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                     6959     38.06%     38.06% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                      331      1.81%     39.87% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                      907      4.96%     44.83% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                      661      3.62%     48.45% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                     9426     51.55%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                4                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total                18284                       # Number of instructions fetched each cycle (Total)
system.cpu.fp_regfile_reads                       933                       # number of floating regfile reads
system.cpu.fp_regfile_writes                      400                       # number of floating regfile writes
system.cpu.fuPool.fu_ticks_busy::IntALU(0)      1394800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(1)      1394800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(2)      1394800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(3)      1394800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(4)      1394800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(5)      1394800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(0)        10000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(1)        10400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(0)         6400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(1)         6400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(2)         6400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(3)         6400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(1)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(0)        23600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(1)        23200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(2)        24000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(3)        23600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::PredALU(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(0)       416000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(1)       413200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(2)       414800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(3)       416400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IprPort(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::total       10169600                       # Total ticks fu was busy
system.cpu.icache.prefetcher.num_hwpf_issued            0                       # number of hwpf issued
system.cpu.icache.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue
system.cpu.icache.prefetcher.pfIdentified            0                       # number of prefetch candidates identified
system.cpu.icache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.icache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.icache.prefetcher.pfSpanPage             0                       # number of prefetches that crossed the page
system.cpu.idleCycles                            2482                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                  935                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                     3393                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     1.182317                       # Inst execution rate
system.cpu.iew.exec_refs                         3758                       # number of memory reference insts executed
system.cpu.iew.exec_stores                        967                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                    3809                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts                  3903                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                 20                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts                16                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts                 1474                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts               29866                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts                  2791                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts              1177                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts                 24552                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                      3                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                     0                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                    705                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                    10                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked             0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads               48                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation            1                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads         1540                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores          645                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents              1                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect          701                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect            234                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                     28028                       # num instructions consuming a value
system.cpu.iew.wb_count                         24378                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.585022                       # average fanout of values written-back
system.cpu.iew.wb_producers                     16397                       # num instructions producing a value
system.cpu.iew.wb_rate                       1.173938                       # insts written-back per cycle
system.cpu.iew.wb_sent                          24427                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                    30702                       # number of integer regfile reads
system.cpu.int_regfile_writes                   19471                       # number of integer regfile writes
system.cpu.ipc                               0.496340                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.496340                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass               305      1.19%      1.19% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu                 20923     81.32%     82.51% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                    0      0.00%     82.51% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                    51      0.20%     82.70% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                  32      0.12%     82.83% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     82.83% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                  32      0.12%     82.95% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     82.95% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     82.95% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     82.95% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     82.95% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     82.95% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                   32      0.12%     83.08% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     83.08% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                   78      0.30%     83.38% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     83.38% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                   70      0.27%     83.65% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                  32      0.12%     83.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     83.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     83.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                 24      0.09%     83.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     83.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     83.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     83.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     83.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     83.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     83.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     83.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     83.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     83.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     83.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     83.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     83.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     83.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     83.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     83.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     83.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     83.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     83.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     83.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     83.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     83.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     83.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     83.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     83.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     83.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     83.87% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead                 2784     10.82%     94.69% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite                 785      3.05%     97.74% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead             217      0.84%     98.59% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite            364      1.41%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                  25729                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                     881                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads                1785                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses          815                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes               1484                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                           0                       # FU busy when requested
system.cpu.iq.fu_busy_rate                          0                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0                       # attempts to use FU when none available
system.cpu.iq.int_alu_accesses                  24543                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads              68443                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses        23563                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes             40782                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                      29845                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                     25729                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                  21                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined           12399                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued               486                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved              2                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined        16202                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples         18284                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.407187                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.632773                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0                9260     50.65%     50.65% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1                1684      9.21%     59.86% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2                1514      8.28%     68.14% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3                2287     12.51%     80.64% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4                3539     19.36%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total           18284                       # Number of insts issued each cycle
system.cpu.iq.rate                           1.238996                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                        2852                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.memDep0.conflictingLoads                18                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores               15                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads                 3903                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores                1474                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                   11089                       # number of misc regfile reads
system.cpu.misc_regfile_writes                     18                       # number of misc regfile writes
system.cpu.numCycles                            20766                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.process.numSyscalls                      0                       # Number of system calls
system.cpu.rename.BlockCycles                    4058                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps                 20116                       # Number of HB maps that are committed
system.cpu.rename.IQFullEvents                     56                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                     3823                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents                     34                       # Number of times rename has blocked due to LQ full
system.cpu.rename.ROBFullEvents                    17                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups                 87812                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts                  34574                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands               39686                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                      8744                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                    339                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                    705                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles                   610                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                    19569                       # Number of HB maps that are undone due to squashing
system.cpu.rename.fp_rename_lookups              1475                       # Number of floating rename lookups
system.cpu.rename.int_rename_lookups            45744                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles            344                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts                 21                       # count of serializing insts renamed
system.cpu.rename.skidInsts                       964                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts             22                       # count of temporary serializing insts renamed
system.cpu.rob.rob_reads                        41951                       # The number of ROB reads
system.cpu.rob.rob_writes                       63212                       # The number of ROB writes
system.cpu.timesIdled                              23                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.l2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_single_requests           69                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_single_snoops            1                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.tot_requests            138                       # Total number of requests made to the snoop filter.
system.l2bus.snoop_filter.tot_snoops                1                       # Total number of snoops made to the snoop filter.
system.l2cache.prefetcher.num_hwpf_issued            0                       # number of hwpf issued
system.l2cache.prefetcher.pfBufferHit               0                       # number of redundant prefetches already in prefetch queue
system.l2cache.prefetcher.pfIdentified              0                       # number of prefetch candidates identified
system.l2cache.prefetcher.pfInCache                 0                       # number of redundant prefetches already in cache/mshr dropped
system.l2cache.prefetcher.pfRemovedFull             0                       # number of prefetches dropped due to prefetch queue size
system.l2cache.prefetcher.pfSpanPage                0                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests           42                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests            81                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED      8306400                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                 39                       # Transaction distribution
system.membus.trans_dist::WritebackDirty            2                       # Transaction distribution
system.membus.trans_dist::CleanEvict               40                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq            39                       # Transaction distribution
system.membus.pkt_count_system.l2cache.mem_side::system.mem_ctrl.port          120                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2cache.mem_side::total          120                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                    120                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::system.mem_ctrl.port         2624                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::total         2624                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                    2624                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples                39                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                      39    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                  39                       # Request fanout histogram
system.membus.reqLayer2.occupancy               35601                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.4                       # Layer utilization (%)
system.membus.respLayer0.occupancy              83999                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              1.0                       # Layer utilization (%)
system.l2bus.pwrStateResidencyTicks::UNDEFINED      8306400                       # Cumulative time (in ticks) in various power states
system.l2bus.trans_dist::ReadResp                  69                       # Transaction distribution
system.l2bus.trans_dist::WritebackDirty            12                       # Transaction distribution
system.l2bus.trans_dist::CleanEvict                96                       # Transaction distribution
system.l2bus.trans_dist::ReadSharedReq             69                       # Transaction distribution
system.l2bus.pkt_count_system.cpu.icache.mem_side::system.l2cache.cpu_side          102                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count_system.cpu.dcache.mem_side::system.l2cache.cpu_side          105                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count::total                     207                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.icache.mem_side::system.l2cache.cpu_side         2176                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.dcache.mem_side::system.l2cache.cpu_side         2880                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size::total                     5056                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.snoops                                39                       # Total snoops (count)
system.l2bus.snoopTraffic                         128                       # Total snoop traffic (bytes)
system.l2bus.snoop_fanout::samples                108                       # Request fanout histogram
system.l2bus.snoop_fanout::mean              0.009259                       # Request fanout histogram
system.l2bus.snoop_fanout::stdev             0.096225                       # Request fanout histogram
system.l2bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l2bus.snoop_fanout::0                      107     99.07%     99.07% # Request fanout histogram
system.l2bus.snoop_fanout::1                        1      0.93%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::2                        0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l2bus.snoop_fanout::max_value                1                       # Request fanout histogram
system.l2bus.snoop_fanout::total                  108                       # Request fanout histogram
system.l2bus.respLayer1.occupancy               42000                       # Layer occupancy (ticks)
system.l2bus.respLayer1.utilization               0.5                       # Layer utilization (%)
system.l2bus.reqLayer0.occupancy                65593                       # Layer occupancy (ticks)
system.l2bus.reqLayer0.utilization                0.8                       # Layer utilization (%)
system.l2bus.respLayer0.occupancy               41199                       # Layer occupancy (ticks)
system.l2bus.respLayer0.utilization               0.5                       # Layer utilization (%)
system.clk_domain.clock                           400                       # Clock period in ticks
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.cpu.pwrStateResidencyTicks::ON         8306400                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED      8306400                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst         2808                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total             2808                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst         2808                       # number of overall hits
system.cpu.icache.overall_hits::total            2808                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst           44                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total             44                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst           44                       # number of overall misses
system.cpu.icache.overall_misses::total            44                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst      2155600                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total      2155600                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst      2155600                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total      2155600                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst         2852                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total         2852                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst         2852                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total         2852                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.015428                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.015428                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.015428                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.015428                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 48990.909091                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 48990.909091                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 48990.909091                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 48990.909091                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_hits::.cpu.inst           10                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total           10                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst           10                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total           10                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst           34                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total           34                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst           34                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total           34                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst      1782400                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total      1782400                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst      1782400                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total      1782400                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.011921                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.011921                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.011921                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.011921                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 52423.529412                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 52423.529412                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 52423.529412                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 52423.529412                       # average overall mshr miss latency
system.cpu.icache.replacements                     34                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst         2808                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total            2808                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst           44                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total            44                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst      2155600                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total      2155600                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst         2852                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total         2852                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.015428                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.015428                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 48990.909091                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 48990.909091                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst           10                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total           10                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst           34                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total           34                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst      1782400                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total      1782400                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.011921                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.011921                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 52423.529412                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 52423.529412                       # average ReadReq mshr miss latency
system.cpu.icache.prefetcher.pwrStateResidencyTicks::UNDEFINED      8306400                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED      8306400                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse                  256                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs               14652                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs                34                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            430.941176                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst          256                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           49                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          184                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           21                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses              5738                       # Number of tag accesses
system.cpu.icache.tags.data_accesses             5738                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED      8306400                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           6400                       # Clock period in ticks
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED      8306400                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED      8306400                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data         3511                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total             3511                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data         3511                       # number of overall hits
system.cpu.dcache.overall_hits::total            3511                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data           62                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total             62                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data           62                       # number of overall misses
system.cpu.dcache.overall_misses::total            62                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data      2361600                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total      2361600                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data      2361600                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total      2361600                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data         3573                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total         3573                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data         3573                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total         3573                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.017352                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.017352                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.017352                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.017352                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 38090.322581                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 38090.322581                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 38090.322581                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 38090.322581                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.unused_prefetches                 1                       # number of HardPF blocks evicted w/o reference
system.cpu.dcache.writebacks::.writebacks           10                       # number of writebacks
system.cpu.dcache.writebacks::total                10                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data           34                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total           34                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data           34                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total           34                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data           28                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total           28                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data           28                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.dcache.prefetcher            7                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total           35                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data       994400                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total       994400                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data       994400                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.dcache.prefetcher       123592                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total      1117992                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.007837                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.007837                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.007837                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.009796                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 35514.285714                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 35514.285714                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 35514.285714                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher        17656                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 31942.628571                       # average overall mshr miss latency
system.cpu.dcache.replacements                     35                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data         2681                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total            2681                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data           62                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total            62                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data      2361600                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total      2361600                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data         2743                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total         2743                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.022603                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.022603                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 38090.322581                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 38090.322581                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data           34                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           34                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data           28                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total           28                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data       994400                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total       994400                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.010208                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.010208                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 35514.285714                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 35514.285714                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data          830                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total            830                       # number of WriteReq hits
system.cpu.dcache.WriteReq_accesses::.cpu.data          830                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total          830                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.HardPFReq_mshr_misses::.cpu.dcache.prefetcher            7                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_misses::total            7                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_miss_latency::.cpu.dcache.prefetcher       123592                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_latency::total       123592                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher        17656                       # average HardPFReq mshr miss latency
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::total        17656                       # average HardPFReq mshr miss latency
system.cpu.dcache.prefetcher.pwrStateResidencyTicks::UNDEFINED      8306400                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED      8306400                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                 1024                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs                 275                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs                35                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs              7.857143                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   830.361071                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.cpu.dcache.prefetcher   193.638929                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.810899                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.cpu.dcache.prefetcher     0.189101                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1022          194                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_blocks::1024          830                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::0            7                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::1          103                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::2           84                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           48                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          494                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          288                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1022     0.189453                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.810547                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses              7181                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses             7181                       # Number of data accesses
system.l2cache.pwrStateResidencyTicks::UNDEFINED      8306400                       # Cumulative time (in ticks) in various power states
system.l2cache.demand_hits::.cpu.inst               9                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.data              15                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.dcache.prefetcher            6                       # number of demand (read+write) hits
system.l2cache.demand_hits::total                  30                       # number of demand (read+write) hits
system.l2cache.overall_hits::.cpu.inst              9                       # number of overall hits
system.l2cache.overall_hits::.cpu.data             15                       # number of overall hits
system.l2cache.overall_hits::.cpu.dcache.prefetcher            6                       # number of overall hits
system.l2cache.overall_hits::total                 30                       # number of overall hits
system.l2cache.demand_misses::.cpu.inst            25                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.data            13                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.dcache.prefetcher            1                       # number of demand (read+write) misses
system.l2cache.demand_misses::total                39                       # number of demand (read+write) misses
system.l2cache.overall_misses::.cpu.inst           25                       # number of overall misses
system.l2cache.overall_misses::.cpu.data           13                       # number of overall misses
system.l2cache.overall_misses::.cpu.dcache.prefetcher            1                       # number of overall misses
system.l2cache.overall_misses::total               39                       # number of overall misses
system.l2cache.demand_miss_latency::.cpu.inst      1665200                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.data       834400                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.dcache.prefetcher        65599                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::total      2565199                       # number of demand (read+write) miss cycles
system.l2cache.overall_miss_latency::.cpu.inst      1665200                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.data       834400                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.dcache.prefetcher        65599                       # number of overall miss cycles
system.l2cache.overall_miss_latency::total      2565199                       # number of overall miss cycles
system.l2cache.demand_accesses::.cpu.inst           34                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.data           28                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.dcache.prefetcher            7                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::total              69                       # number of demand (read+write) accesses
system.l2cache.overall_accesses::.cpu.inst           34                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.data           28                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.dcache.prefetcher            7                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::total             69                       # number of overall (read+write) accesses
system.l2cache.demand_miss_rate::.cpu.inst     0.735294                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.data     0.464286                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.dcache.prefetcher     0.142857                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::total       0.565217                       # miss rate for demand accesses
system.l2cache.overall_miss_rate::.cpu.inst     0.735294                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.data     0.464286                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.dcache.prefetcher     0.142857                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::total      0.565217                       # miss rate for overall accesses
system.l2cache.demand_avg_miss_latency::.cpu.inst        66608                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.data 64184.615385                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.dcache.prefetcher        65599                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::total 65774.333333                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.inst        66608                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.data 64184.615385                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.dcache.prefetcher        65599                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::total 65774.333333                       # average overall miss latency
system.l2cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l2cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache.writebacks::.writebacks              2                       # number of writebacks
system.l2cache.writebacks::total                    2                       # number of writebacks
system.l2cache.demand_mshr_misses::.cpu.inst           25                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.data           13                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.dcache.prefetcher            1                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::total           39                       # number of demand (read+write) MSHR misses
system.l2cache.overall_mshr_misses::.cpu.inst           25                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.data           13                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.dcache.prefetcher            1                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::total           39                       # number of overall MSHR misses
system.l2cache.demand_mshr_miss_latency::.cpu.inst      1465200                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.data       730400                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.dcache.prefetcher        57599                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::total      2253199                       # number of demand (read+write) MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.inst      1465200                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.data       730400                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.dcache.prefetcher        57599                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::total      2253199                       # number of overall MSHR miss cycles
system.l2cache.demand_mshr_miss_rate::.cpu.inst     0.735294                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.data     0.464286                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.dcache.prefetcher     0.142857                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::total     0.565217                       # mshr miss rate for demand accesses
system.l2cache.overall_mshr_miss_rate::.cpu.inst     0.735294                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.data     0.464286                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.dcache.prefetcher     0.142857                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::total     0.565217                       # mshr miss rate for overall accesses
system.l2cache.demand_avg_mshr_miss_latency::.cpu.inst        58608                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.data 56184.615385                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.dcache.prefetcher        57599                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::total 57774.333333                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.inst        58608                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.data 56184.615385                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher        57599                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::total 57774.333333                       # average overall mshr miss latency
system.l2cache.replacements                        39                       # number of replacements
system.l2cache.WritebackDirty_hits::.writebacks           10                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_hits::total           10                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_accesses::.writebacks           10                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.WritebackDirty_accesses::total           10                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.CleanEvict_mshr_misses::.writebacks            5                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_misses::total            5                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.ReadSharedReq_hits::.cpu.inst            9                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.data           15                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.dcache.prefetcher            6                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::total           30                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_misses::.cpu.inst           25                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.data           13                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.dcache.prefetcher            1                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::total           39                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_miss_latency::.cpu.inst      1665200                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.data       834400                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.dcache.prefetcher        65599                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::total      2565199                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_accesses::.cpu.inst           34                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.data           28                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.dcache.prefetcher            7                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::total           69                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_miss_rate::.cpu.inst     0.735294                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.data     0.464286                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.dcache.prefetcher     0.142857                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::total     0.565217                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.inst        66608                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.data 64184.615385                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.dcache.prefetcher        65599                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::total 65774.333333                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_mshr_misses::.cpu.inst           25                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.data           13                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.dcache.prefetcher            1                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::total           39                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.inst      1465200                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.data       730400                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.dcache.prefetcher        57599                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::total      2253199                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.inst     0.735294                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.data     0.464286                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.dcache.prefetcher     0.142857                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::total     0.565217                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst        58608                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 56184.615385                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher        57599                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 57774.333333                       # average ReadSharedReq mshr miss latency
system.l2cache.prefetcher.pwrStateResidencyTicks::UNDEFINED      8306400                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.pwrStateResidencyTicks::UNDEFINED      8306400                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.tagsinuse                    4096                       # Cycle average of tags in use
system.l2cache.tags.total_refs                    185                       # Total number of references to valid blocks.
system.l2cache.tags.sampled_refs                   39                       # Sample count of references to valid blocks.
system.l2cache.tags.avg_refs                 4.743590                       # Average number of references to valid blocks.
system.l2cache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.l2cache.tags.occ_blocks::.writebacks           33                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.inst   934.113648                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.data  1952.621015                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.dcache.prefetcher  1007.265337                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.l2cache.prefetcher          169                       # Average occupied blocks per requestor
system.l2cache.tags.occ_percent::.writebacks     0.008057                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.inst     0.228055                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.data     0.476714                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.dcache.prefetcher     0.245914                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.l2cache.prefetcher     0.041260                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.l2cache.tags.occ_task_id_blocks::1022         1176                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_blocks::1024         2920                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::0            1                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::1          127                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::2         1045                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::3            3                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::0           61                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::1          889                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::2         1956                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::3           14                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_percent::1022     0.287109                       # Percentage of cache occupancy per task id
system.l2cache.tags.occ_task_id_percent::1024     0.712891                       # Percentage of cache occupancy per task id
system.l2cache.tags.tag_accesses                 1143                       # Number of tag accesses
system.l2cache.tags.data_accesses                1143                       # Number of data accesses
system.mem_ctrl.pwrStateResidencyTicks::UNDEFINED      8306400                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.bytes_read::.cpu.inst            1600                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.data             832                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.dcache.prefetcher           64                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::total                2496                       # Number of bytes read from this memory
system.mem_ctrl.bytes_inst_read::.cpu.inst         1600                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_inst_read::total           1600                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_written::.writebacks          128                       # Number of bytes written to this memory
system.mem_ctrl.bytes_written::total              128                       # Number of bytes written to this memory
system.mem_ctrl.num_reads::.cpu.inst               25                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.data               13                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.dcache.prefetcher            1                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::total                   39                       # Number of read requests responded to by this memory
system.mem_ctrl.num_writes::.writebacks             2                       # Number of write requests responded to by this memory
system.mem_ctrl.num_writes::total                   2                       # Number of write requests responded to by this memory
system.mem_ctrl.bw_read::.cpu.inst          192622556                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.data          100163729                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.dcache.prefetcher      7704902                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::total              300491188                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::.cpu.inst     192622556                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::total         192622556                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::.writebacks        15409804                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::total              15409804                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_total::.writebacks        15409804                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.inst         192622556                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.data         100163729                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.dcache.prefetcher      7704902                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::total             315900992                       # Total bandwidth to/from this memory (bytes/s)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                                 1180854800                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                2200589                       # Simulator instruction rate (inst/s)
host_mem_usage                                4412984                       # Number of bytes of host memory used
host_op_rate                                  3859781                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                     1.01                       # Real time elapsed on the host
host_tick_rate                               89880596                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     2211475                       # Number of instructions simulated
sim_ops                                       3879110                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.000090                       # Number of seconds simulated
sim_ticks                                    90332000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBLookups                37115                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  6                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              2563                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted             35109                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits              14391                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups           37115                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses            22724                       # Number of indirect misses.
system.cpu.branchPred.lookups                   40552                       # Number of BP lookups
system.cpu.branchPred.usedRAS                    2563                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted         2089                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                    177708                       # number of cc regfile reads
system.cpu.cc_regfile_writes                   100023                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts              2605                       # The number of times a branch was mispredicted
system.cpu.commit.branches                      30899                       # Number of branches committed
system.cpu.commit.bw_lim_events                 46307                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls             194                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts           47925                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts               151947                       # Number of instructions committed
system.cpu.commit.committedOps                 301998                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples       175796                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     1.717889                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.664337                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0        67821     38.58%     38.58% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1        25500     14.51%     53.08% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2        17234      9.80%     62.89% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3        18934     10.77%     73.66% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4        46307     26.34%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            4                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total       175796                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                      13428                       # Number of committed floating point instructions.
system.cpu.commit.function_calls                 2267                       # Number of function calls committed.
system.cpu.commit.int_insts                    292590                       # Number of committed integer instructions.
system.cpu.commit.loads                         40550                       # Number of loads committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass         1384      0.46%      0.46% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu           224348     74.29%     74.75% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult             972      0.32%     75.07% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv              335      0.11%     75.18% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd            591      0.20%     75.37% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     75.37% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt            336      0.11%     75.49% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     75.49% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     75.49% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     75.49% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     75.49% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     75.49% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd             170      0.06%     75.54% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     75.54% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu            1801      0.60%     76.14% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     76.14% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt            1920      0.64%     76.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc           3733      1.24%     78.01% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     78.01% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     78.01% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift           126      0.04%     78.05% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     78.05% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     78.05% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     78.05% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     78.05% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     78.05% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     78.05% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     78.05% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     78.05% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     78.05% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     78.05% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     78.05% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     78.05% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     78.05% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     78.05% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     78.05% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     78.05% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     78.05% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     78.05% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     78.05% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     78.05% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     78.05% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     78.05% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     78.05% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     78.05% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     78.05% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     78.05% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead           38200     12.65%     90.70% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite          24526      8.12%     98.82% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead         2350      0.78%     99.60% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite         1206      0.40%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total            301998                       # Class of committed instruction
system.cpu.commit.refs                          66282                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.committedInsts                      151947                       # Number of Instructions Simulated
system.cpu.committedOps                        301998                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               1.486242                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.486242                       # CPI: Total CPI of All Threads
system.cpu.dcache.prefetcher.num_hwpf_issued           99                       # number of hwpf issued
system.cpu.dcache.prefetcher.pfBufferHit          189                       # number of redundant prefetches already in prefetch queue
system.cpu.dcache.prefetcher.pfIdentified          357                       # number of prefetch candidates identified
system.cpu.dcache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.dcache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.dcache.prefetcher.pfSpanPage            23                       # number of prefetches that crossed the page
system.cpu.decode.BlockedCycles                 30133                       # Number of cycles decode is blocked
system.cpu.decode.DecodedInsts                 367477                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                    55797                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                     97892                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                   2622                       # Number of cycles decode is squashing
system.cpu.decode.UnblockCycles                  3114                       # Number of cycles decode is unblocking
system.cpu.dtb.rdAccesses                       44964                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                           120                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                       27627                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             4                       # TLB misses on write requests
system.cpu.fetch.Branches                       40552                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                     27999                       # Number of cache lines fetched
system.cpu.fetch.Cycles                        128593                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                   797                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.Insts                         191577                       # Number of instructions fetch has processed
system.cpu.fetch.MiscStallCycles                   45                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingQuiesceStallCycles            6                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.PendingTrapStallCycles           263                       # Number of stall cycles due to pending traps
system.cpu.fetch.SquashCycles                    5244                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.179569                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles              58029                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches              16954                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        0.848324                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples             189558                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              2.010598                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             1.908415                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                    83264     43.93%     43.93% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                     8990      4.74%     48.67% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                     5189      2.74%     51.41% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                     6703      3.54%     54.94% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                    85412     45.06%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                4                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total               189558                       # Number of instructions fetched each cycle (Total)
system.cpu.fp_regfile_reads                     21337                       # number of floating regfile reads
system.cpu.fp_regfile_writes                    11584                       # number of floating regfile writes
system.cpu.fuPool.fu_ticks_busy::IntALU(0)     16561200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(1)     16561200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(2)     16561200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(3)     16561600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(4)     16561200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(5)     16561200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(0)       275600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(1)       276000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(0)       107200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(1)       107200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(2)       107200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(3)       107200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(1)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(0)       831600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(1)       833200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(2)       832800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(3)       778800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::PredALU(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(0)      7410800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(1)      7414000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(2)      7406000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(3)      7408000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IprPort(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::total      133263200                       # Total ticks fu was busy
system.cpu.icache.prefetcher.num_hwpf_issued            0                       # number of hwpf issued
system.cpu.icache.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue
system.cpu.icache.prefetcher.pfIdentified            0                       # number of prefetch candidates identified
system.cpu.icache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.icache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.icache.prefetcher.pfSpanPage             0                       # number of prefetches that crossed the page
system.cpu.idleCycles                           36272                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                 3307                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                    33127                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     1.466028                       # Inst execution rate
system.cpu.iew.exec_refs                        72539                       # number of memory reference insts executed
system.cpu.iew.exec_stores                      27588                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                   18671                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts                 47472                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                295                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts                64                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts                29655                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts              349909                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts                 44951                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts              4161                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts                331073                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                     45                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                   461                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                   2622                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                   543                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked             6                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads             2808                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses           18                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation           18                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads            3                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads         6924                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores         3923                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents             18                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect         3026                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect            281                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                    372663                       # num instructions consuming a value
system.cpu.iew.wb_count                        329377                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.617432                       # average fanout of values written-back
system.cpu.iew.wb_producers                    230094                       # num instructions producing a value
system.cpu.iew.wb_rate                       1.458517                       # insts written-back per cycle
system.cpu.iew.wb_sent                         330230                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                   490409                       # number of integer regfile reads
system.cpu.int_regfile_writes                  258032                       # number of integer regfile writes
system.cpu.ipc                               0.672838                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.672838                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass              2076      0.62%      0.62% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu                248417     74.10%     74.72% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                  975      0.29%     75.01% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                   404      0.12%     75.13% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                 692      0.21%     75.34% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     75.34% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                 380      0.11%     75.45% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     75.45% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     75.45% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     75.45% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     75.45% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     75.45% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                  209      0.06%     75.52% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     75.52% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                 1984      0.59%     76.11% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     76.11% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                 2034      0.61%     76.71% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                3771      1.12%     77.84% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     77.84% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     77.84% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                193      0.06%     77.90% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     77.90% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     77.90% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     77.90% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     77.90% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     77.90% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     77.90% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     77.90% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     77.90% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     77.90% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     77.90% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     77.90% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     77.90% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     77.90% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     77.90% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     77.90% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     77.90% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     77.90% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     77.90% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     77.90% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     77.90% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     77.90% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     77.90% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     77.90% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     77.90% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     77.90% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     77.90% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead                43148     12.87%     90.77% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite               26885      8.02%     98.79% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead            2675      0.80%     99.59% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite           1388      0.41%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                 335231                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                   14537                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads               29137                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses        14286                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes              16960                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                           0                       # FU busy when requested
system.cpu.iq.fu_busy_rate                          0                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0                       # attempts to use FU when none available
system.cpu.iq.int_alu_accesses                 318618                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads             832118                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses       315091                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes            380887                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                     349469                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                    335231                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                 440                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined           47921                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued              1232                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved            246                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined        62517                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples        189558                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.768488                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.627728                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0               71357     37.64%     37.64% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1               19452     10.26%     47.91% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2               25083     13.23%     61.14% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3               29051     15.33%     76.46% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4               44615     23.54%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total          189558                       # Number of insts issued each cycle
system.cpu.iq.rate                           1.484440                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                       28044                       # TLB accesses on write requests
system.cpu.itb.wrMisses                            92                       # TLB misses on write requests
system.cpu.memDep0.conflictingLoads              1573                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores              925                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads                47472                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores               29655                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                  142597                       # number of misc regfile reads
system.cpu.misc_regfile_writes                    189                       # number of misc regfile writes
system.cpu.numCycles                           225830                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.process.numSyscalls                      5                       # Number of system calls
system.cpu.rename.BlockCycles                   21865                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps                340885                       # Number of HB maps that are committed
system.cpu.rename.IQFullEvents                    897                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                    57668                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents                    842                       # Number of times rename has blocked due to LQ full
system.cpu.rename.ROBFullEvents                   297                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups                923349                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts                 362183                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands              404736                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                     98873                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                   1880                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                   2622                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles                  4323                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                    63875                       # Number of HB maps that are undone due to squashing
system.cpu.rename.fp_rename_lookups             23201                       # Number of floating rename lookups
system.cpu.rename.int_rename_lookups           541285                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles           4207                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts                225                       # count of serializing insts renamed
system.cpu.rename.skidInsts                      4944                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts            248                       # count of temporary serializing insts renamed
system.cpu.rob.rob_reads                       479412                       # The number of ROB reads
system.cpu.rob.rob_writes                      713780                       # The number of ROB writes
system.cpu.timesIdled                             689                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.l2bus.snoop_filter.hit_multi_requests            9                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_single_requests         1972                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_single_snoops           77                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.tot_requests           3944                       # Total number of requests made to the snoop filter.
system.l2bus.snoop_filter.tot_snoops               77                       # Total number of snoops made to the snoop filter.
system.l2cache.prefetcher.num_hwpf_issued            1                       # number of hwpf issued
system.l2cache.prefetcher.pfBufferHit               0                       # number of redundant prefetches already in prefetch queue
system.l2cache.prefetcher.pfIdentified              1                       # number of prefetch candidates identified
system.l2cache.prefetcher.pfInCache                 0                       # number of redundant prefetches already in cache/mshr dropped
system.l2cache.prefetcher.pfRemovedFull             0                       # number of prefetches dropped due to prefetch queue size
system.l2cache.prefetcher.pfSpanPage                3                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests          563                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests          1174                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED     90332000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                589                       # Transaction distribution
system.membus.trans_dist::WritebackDirty           35                       # Transaction distribution
system.membus.trans_dist::CleanEvict              528                       # Transaction distribution
system.membus.trans_dist::ReadExReq                22                       # Transaction distribution
system.membus.trans_dist::ReadExResp               22                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           589                       # Transaction distribution
system.membus.pkt_count_system.l2cache.mem_side::system.mem_ctrl.port         1785                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2cache.mem_side::total         1785                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   1785                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::system.mem_ctrl.port        41344                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::total        41344                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                   41344                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples               611                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                     611    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                 611                       # Request fanout histogram
system.membus.reqLayer2.occupancy              525646                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.6                       # Layer utilization (%)
system.membus.respLayer0.occupancy            1318154                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              1.5                       # Layer utilization (%)
system.l2bus.pwrStateResidencyTicks::UNDEFINED     90332000                       # Cumulative time (in ticks) in various power states
system.l2bus.trans_dist::ReadResp                1941                       # Transaction distribution
system.l2bus.trans_dist::WritebackDirty           139                       # Transaction distribution
system.l2bus.trans_dist::CleanEvict              2450                       # Transaction distribution
system.l2bus.trans_dist::UpgradeReq                 1                       # Transaction distribution
system.l2bus.trans_dist::UpgradeResp                1                       # Transaction distribution
system.l2bus.trans_dist::ReadExReq                 30                       # Transaction distribution
system.l2bus.trans_dist::ReadExResp                30                       # Transaction distribution
system.l2bus.trans_dist::ReadSharedReq           1942                       # Transaction distribution
system.l2bus.pkt_count_system.cpu.icache.mem_side::system.l2cache.cpu_side         4739                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count_system.cpu.dcache.mem_side::system.l2cache.cpu_side         1175                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count::total                    5914                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.icache.mem_side::system.l2cache.cpu_side       100992                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.dcache.mem_side::system.l2cache.cpu_side        31680                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size::total                   132672                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.snoops                               620                       # Total snoops (count)
system.l2bus.snoopTraffic                        2368                       # Total snoop traffic (bytes)
system.l2bus.snoop_fanout::samples               2591                       # Request fanout histogram
system.l2bus.snoop_fanout::mean              0.033192                       # Request fanout histogram
system.l2bus.snoop_fanout::stdev             0.179172                       # Request fanout histogram
system.l2bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l2bus.snoop_fanout::0                     2505     96.68%     96.68% # Request fanout histogram
system.l2bus.snoop_fanout::1                       86      3.32%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::2                        0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l2bus.snoop_fanout::max_value                1                       # Request fanout histogram
system.l2bus.snoop_fanout::total                 2591                       # Request fanout histogram
system.l2bus.respLayer1.occupancy              469999                       # Layer occupancy (ticks)
system.l2bus.respLayer1.utilization               0.5                       # Layer utilization (%)
system.l2bus.reqLayer0.occupancy              1678342                       # Layer occupancy (ticks)
system.l2bus.reqLayer0.utilization                1.9                       # Layer utilization (%)
system.l2bus.respLayer0.occupancy             1896000                       # Layer occupancy (ticks)
system.l2bus.respLayer0.utilization               2.1                       # Layer utilization (%)
system.clk_domain.clock                           400                       # Clock period in ticks
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.cpu.pwrStateResidencyTicks::ON        90332000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED     90332000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst        26258                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total            26258                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst        26258                       # number of overall hits
system.cpu.icache.overall_hits::total           26258                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         1741                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           1741                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         1741                       # number of overall misses
system.cpu.icache.overall_misses::total          1741                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     45721600                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     45721600                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     45721600                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     45721600                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst        27999                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total        27999                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst        27999                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total        27999                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.062181                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.062181                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.062181                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.062181                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 26261.688685                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 26261.688685                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 26261.688685                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 26261.688685                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs           33                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 1                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs           33                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_hits::.cpu.inst          160                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          160                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          160                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          160                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst         1581                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         1581                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         1581                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         1581                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     37892000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     37892000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     37892000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     37892000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.056466                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.056466                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.056466                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.056466                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 23967.109424                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 23967.109424                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 23967.109424                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 23967.109424                       # average overall mshr miss latency
system.cpu.icache.replacements                   1580                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst        26258                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total           26258                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         1741                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          1741                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     45721600                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     45721600                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst        27999                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total        27999                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.062181                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.062181                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 26261.688685                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 26261.688685                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          160                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          160                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         1581                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         1581                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     37892000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     37892000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.056466                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.056466                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 23967.109424                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 23967.109424                       # average ReadReq mshr miss latency
system.cpu.icache.prefetcher.pwrStateResidencyTicks::UNDEFINED     90332000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED     90332000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse                  256                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs               47762                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              1836                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             26.014161                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst          256                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          113                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          112                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           29                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses             57578                       # Number of tag accesses
system.cpu.icache.tags.data_accesses            57578                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED     90332000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           6400                       # Clock period in ticks
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED     90332000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED     90332000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data        67240                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total            67240                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data        67240                       # number of overall hits
system.cpu.dcache.overall_hits::total           67240                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data          638                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total            638                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data          638                       # number of overall misses
system.cpu.dcache.overall_misses::total           638                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data     26980000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     26980000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data     26980000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     26980000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data        67878                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total        67878                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data        67878                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total        67878                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.009399                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.009399                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.009399                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.009399                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 42288.401254                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 42288.401254                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 42288.401254                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 42288.401254                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs           77                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 6                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    12.833333                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.unused_prefetches                38                       # number of HardPF blocks evicted w/o reference
system.cpu.dcache.writebacks::.writebacks          104                       # number of writebacks
system.cpu.dcache.writebacks::total               104                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data          302                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          302                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data          302                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          302                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data          336                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          336                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data          336                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.dcache.prefetcher           56                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          392                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data     13779600                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     13779600                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data     13779600                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.dcache.prefetcher      3274741                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     17054341                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.004950                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.004950                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.004950                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.005775                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 41010.714286                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 41010.714286                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 41010.714286                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher 58477.517857                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 43505.971939                       # average overall mshr miss latency
system.cpu.dcache.replacements                    391                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data        41501                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total           41501                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          606                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           606                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     25135600                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     25135600                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data        42107                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total        42107                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.014392                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.014392                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 41477.887789                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 41477.887789                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data          301                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          301                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          305                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          305                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     12021200                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     12021200                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.007243                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.007243                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 39413.770492                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 39413.770492                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data        25739                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total          25739                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data           32                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total           32                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data      1844400                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total      1844400                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data        25771                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total        25771                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.001242                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.001242                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 57637.500000                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 57637.500000                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data            1                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total            1                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data           31                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total           31                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data      1758400                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total      1758400                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.001203                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.001203                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 56722.580645                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 56722.580645                       # average WriteReq mshr miss latency
system.cpu.dcache.HardPFReq_mshr_misses::.cpu.dcache.prefetcher           56                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_misses::total           56                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_miss_latency::.cpu.dcache.prefetcher      3274741                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_latency::total      3274741                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher 58477.517857                       # average HardPFReq mshr miss latency
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::total 58477.517857                       # average HardPFReq mshr miss latency
system.cpu.dcache.prefetcher.pwrStateResidencyTicks::UNDEFINED     90332000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED     90332000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                 1024                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              120886                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              1415                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             85.431802                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   845.675030                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.cpu.dcache.prefetcher   178.324970                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.825855                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.cpu.dcache.prefetcher     0.174145                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1022          158                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_blocks::1024          866                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::0           11                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::1           41                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::2          106                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           95                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          222                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          549                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1022     0.154297                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.845703                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses            136147                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses           136147                       # Number of data accesses
system.l2cache.pwrStateResidencyTicks::UNDEFINED     90332000                       # Cumulative time (in ticks) in various power states
system.l2cache.demand_hits::.cpu.inst            1189                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.data             159                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.dcache.prefetcher            9                       # number of demand (read+write) hits
system.l2cache.demand_hits::total                1357                       # number of demand (read+write) hits
system.l2cache.overall_hits::.cpu.inst           1189                       # number of overall hits
system.l2cache.overall_hits::.cpu.data            159                       # number of overall hits
system.l2cache.overall_hits::.cpu.dcache.prefetcher            9                       # number of overall hits
system.l2cache.overall_hits::total               1357                       # number of overall hits
system.l2cache.demand_misses::.cpu.inst           390                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.data           176                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.dcache.prefetcher           47                       # number of demand (read+write) misses
system.l2cache.demand_misses::total               613                       # number of demand (read+write) misses
system.l2cache.overall_misses::.cpu.inst          390                       # number of overall misses
system.l2cache.overall_misses::.cpu.data          176                       # number of overall misses
system.l2cache.overall_misses::.cpu.dcache.prefetcher           47                       # number of overall misses
system.l2cache.overall_misses::total              613                       # number of overall misses
system.l2cache.demand_miss_latency::.cpu.inst     25999200                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.data     12024000                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.dcache.prefetcher      3169554                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::total     41192754                       # number of demand (read+write) miss cycles
system.l2cache.overall_miss_latency::.cpu.inst     25999200                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.data     12024000                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.dcache.prefetcher      3169554                       # number of overall miss cycles
system.l2cache.overall_miss_latency::total     41192754                       # number of overall miss cycles
system.l2cache.demand_accesses::.cpu.inst         1579                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.data          335                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.dcache.prefetcher           56                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::total            1970                       # number of demand (read+write) accesses
system.l2cache.overall_accesses::.cpu.inst         1579                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.data          335                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.dcache.prefetcher           56                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::total           1970                       # number of overall (read+write) accesses
system.l2cache.demand_miss_rate::.cpu.inst     0.246992                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.data     0.525373                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.dcache.prefetcher     0.839286                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::total       0.311168                       # miss rate for demand accesses
system.l2cache.overall_miss_rate::.cpu.inst     0.246992                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.data     0.525373                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.dcache.prefetcher     0.839286                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::total      0.311168                       # miss rate for overall accesses
system.l2cache.demand_avg_miss_latency::.cpu.inst 66664.615385                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.data 68318.181818                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.dcache.prefetcher 67437.319149                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::total 67198.619902                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.inst 66664.615385                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.data 68318.181818                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.dcache.prefetcher 67437.319149                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::total 67198.619902                       # average overall miss latency
system.l2cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l2cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache.writebacks::.writebacks             35                       # number of writebacks
system.l2cache.writebacks::total                   35                       # number of writebacks
system.l2cache.demand_mshr_hits::.cpu.data            1                       # number of demand (read+write) MSHR hits
system.l2cache.demand_mshr_hits::total              1                       # number of demand (read+write) MSHR hits
system.l2cache.overall_mshr_hits::.cpu.data            1                       # number of overall MSHR hits
system.l2cache.overall_mshr_hits::total             1                       # number of overall MSHR hits
system.l2cache.demand_mshr_misses::.cpu.inst          390                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.data          175                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.dcache.prefetcher           47                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::total          612                       # number of demand (read+write) MSHR misses
system.l2cache.overall_mshr_misses::.cpu.inst          390                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.data          175                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.dcache.prefetcher           47                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::total          612                       # number of overall MSHR misses
system.l2cache.demand_mshr_miss_latency::.cpu.inst     22887200                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.data     10567600                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.dcache.prefetcher      2793554                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::total     36248354                       # number of demand (read+write) MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.inst     22887200                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.data     10567600                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.dcache.prefetcher      2793554                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::total     36248354                       # number of overall MSHR miss cycles
system.l2cache.demand_mshr_miss_rate::.cpu.inst     0.246992                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.data     0.522388                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.dcache.prefetcher     0.839286                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::total     0.310660                       # mshr miss rate for demand accesses
system.l2cache.overall_mshr_miss_rate::.cpu.inst     0.246992                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.data     0.522388                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.dcache.prefetcher     0.839286                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::total     0.310660                       # mshr miss rate for overall accesses
system.l2cache.demand_avg_mshr_miss_latency::.cpu.inst 58685.128205                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.data 60386.285714                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.dcache.prefetcher 59437.319149                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::total 59229.336601                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.inst 58685.128205                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.data 60386.285714                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher 59437.319149                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::total 59229.336601                       # average overall mshr miss latency
system.l2cache.replacements                       618                       # number of replacements
system.l2cache.WritebackDirty_hits::.writebacks          104                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_hits::total          104                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_accesses::.writebacks          104                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.WritebackDirty_accesses::total          104                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.CleanEvict_mshr_misses::.writebacks           21                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_misses::total           21                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.UpgradeReq_hits::.cpu.data            1                       # number of UpgradeReq hits
system.l2cache.UpgradeReq_hits::total               1                       # number of UpgradeReq hits
system.l2cache.UpgradeReq_accesses::.cpu.data            1                       # number of UpgradeReq accesses(hits+misses)
system.l2cache.UpgradeReq_accesses::total            1                       # number of UpgradeReq accesses(hits+misses)
system.l2cache.ReadExReq_hits::.cpu.data            8                       # number of ReadExReq hits
system.l2cache.ReadExReq_hits::total                8                       # number of ReadExReq hits
system.l2cache.ReadExReq_misses::.cpu.data           22                       # number of ReadExReq misses
system.l2cache.ReadExReq_misses::total             22                       # number of ReadExReq misses
system.l2cache.ReadExReq_miss_latency::.cpu.data      1645600                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_miss_latency::total      1645600                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_accesses::.cpu.data           30                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_accesses::total           30                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_miss_rate::.cpu.data     0.733333                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_miss_rate::total     0.733333                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_miss_latency::.cpu.data        74800                       # average ReadExReq miss latency
system.l2cache.ReadExReq_avg_miss_latency::total        74800                       # average ReadExReq miss latency
system.l2cache.ReadExReq_mshr_misses::.cpu.data           22                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_misses::total           22                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_miss_latency::.cpu.data      1469600                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_latency::total      1469600                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_rate::.cpu.data     0.733333                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_mshr_miss_rate::total     0.733333                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_mshr_miss_latency::.cpu.data        66800                       # average ReadExReq mshr miss latency
system.l2cache.ReadExReq_avg_mshr_miss_latency::total        66800                       # average ReadExReq mshr miss latency
system.l2cache.ReadSharedReq_hits::.cpu.inst         1189                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.data          151                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.dcache.prefetcher            9                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::total         1349                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_misses::.cpu.inst          390                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.data          154                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.dcache.prefetcher           47                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::total          591                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_miss_latency::.cpu.inst     25999200                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.data     10378400                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.dcache.prefetcher      3169554                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::total     39547154                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_accesses::.cpu.inst         1579                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.data          305                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.dcache.prefetcher           56                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::total         1940                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_miss_rate::.cpu.inst     0.246992                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.data     0.504918                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.dcache.prefetcher     0.839286                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::total     0.304639                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.inst 66664.615385                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.data 67392.207792                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.dcache.prefetcher 67437.319149                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::total 66915.658206                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_mshr_hits::.cpu.data            1                       # number of ReadSharedReq MSHR hits
system.l2cache.ReadSharedReq_mshr_hits::total            1                       # number of ReadSharedReq MSHR hits
system.l2cache.ReadSharedReq_mshr_misses::.cpu.inst          390                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.data          153                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.dcache.prefetcher           47                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::total          590                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.inst     22887200                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.data      9098000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.dcache.prefetcher      2793554                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::total     34778754                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.inst     0.246992                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.data     0.501639                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.dcache.prefetcher     0.839286                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::total     0.304124                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 58685.128205                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 59464.052288                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher 59437.319149                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 58947.040678                       # average ReadSharedReq mshr miss latency
system.l2cache.prefetcher.pwrStateResidencyTicks::UNDEFINED     90332000                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.pwrStateResidencyTicks::UNDEFINED     90332000                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.tagsinuse                    4096                       # Cycle average of tags in use
system.l2cache.tags.total_refs                  16409                       # Total number of references to valid blocks.
system.l2cache.tags.sampled_refs                 4714                       # Sample count of references to valid blocks.
system.l2cache.tags.avg_refs                 3.480908                       # Average number of references to valid blocks.
system.l2cache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.l2cache.tags.occ_blocks::.writebacks    34.361799                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.inst  1115.124449                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.data  1852.213217                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.dcache.prefetcher   940.046521                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.l2cache.prefetcher   154.254014                       # Average occupied blocks per requestor
system.l2cache.tags.occ_percent::.writebacks     0.008389                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.inst     0.272247                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.data     0.452200                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.dcache.prefetcher     0.229504                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.l2cache.prefetcher     0.037660                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::total       1.000000                       # Average percentage of cache occupancy
system.l2cache.tags.occ_task_id_blocks::1022         1020                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_blocks::1024         3076                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::0            6                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::1           43                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::2          966                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::3            5                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::0          166                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::1          460                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::2         2371                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::3           79                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_percent::1022     0.249023                       # Percentage of cache occupancy per task id
system.l2cache.tags.occ_task_id_percent::1024     0.750977                       # Percentage of cache occupancy per task id
system.l2cache.tags.tag_accesses                32082                       # Number of tag accesses
system.l2cache.tags.data_accesses               32082                       # Number of data accesses
system.mem_ctrl.pwrStateResidencyTicks::UNDEFINED     90332000                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.bytes_read::.cpu.inst           24896                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.data           11200                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.dcache.prefetcher         3008                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::total               39104                       # Number of bytes read from this memory
system.mem_ctrl.bytes_inst_read::.cpu.inst        24896                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_inst_read::total          24896                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_written::.writebacks         2240                       # Number of bytes written to this memory
system.mem_ctrl.bytes_written::total             2240                       # Number of bytes written to this memory
system.mem_ctrl.num_reads::.cpu.inst              389                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.data              175                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.dcache.prefetcher           47                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::total                  611                       # Number of read requests responded to by this memory
system.mem_ctrl.num_writes::.writebacks            35                       # Number of write requests responded to by this memory
system.mem_ctrl.num_writes::total                  35                       # Number of write requests responded to by this memory
system.mem_ctrl.bw_read::.cpu.inst          275605544                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.data          123987070                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.dcache.prefetcher     33299384                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::total              432891998                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::.cpu.inst     275605544                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::total         275605544                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::.writebacks        24797414                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::total              24797414                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_total::.writebacks        24797414                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.inst         275605544                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.data         123987070                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.dcache.prefetcher     33299384                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::total             457689412                       # Total bandwidth to/from this memory (bytes/s)

---------- End Simulation Statistics   ----------
