# Samsung RISC-V Internship

## About Me

Hello! I am **Aniruddha K V**.

- **Email:** aniruddhkv89@gmail.com
- **LinkedIn:** [Aniruddha K V](https://www.linkedin.com/in/aniruddha-k-v-162b04285/)

## Repository Overview

This repository documents my journey through the **Samsung RISC-V internship program**. It includes various tasks focused on understanding and implementing RISC-V architecture and tools. Each task is organized into its respective directory, containing relevant code, documentation, and resources.

---

## Tasks

### Task 1: Environment Setup and Basic Programming

- **Objective:** Set up the development environment required for the internship.
- **Details:**
  - Installed Ubuntu on **VirtualBox** for a consistent development platform.
  - Installed `leafpad`, a lightweight text editor for writing code.
  - Developed a basic program to calculate the sum of numbers from **1 to n**.
- **Files:** Located in the `TASK1` directory.

---

### Task 2: SPIKE Simulation

- **Objective:** Simulate RISC-V instructions using **SPIKE**, the RISC-V ISA simulator.
- **Details:**
  - Installed and configured SPIKE on the development environment.
  - Ran sample RISC-V programs to understand instruction execution.
  - Analyzed simulation outputs to verify correct behavior.
- **Files:** Located in the `TASK2` directory.

---

### Task 3: RISC-V Instruction Encoding Overview

- **Objective:** Understand the **RISC-V instruction encoding** format.
- **Details:**
  - Studied the **RISC-V Instruction Set Architecture (ISA)** specifications.
  - Explored how different instructions are encoded into **binary**.
  - Documented findings and created reference materials.
- **Files:** Located in the `TASK3` directory.

---

### Task 4: Functional Simulation of RISC-V Core

- **Objective:** Perform **functional simulation** of a RISC-V core.
- **Details:**
  - Set up a simulation environment using tools like **Verilator** or **ModelSim**.
  - Simulated the execution of various **RISC-V instructions** on a core.
  - Verified and analyzed the behavior of the core.
- **Files:** Located in the `TASK4` directory.

---

### Task 5: Hardware and Code

- **Objective:** Collecting hardware and Source Code
- **Details:**
  - Collecting the hardware required for the project
  - Code Writing and debugging
- **Files:** Located in the `TASK5` directory.

---

### Task 6: Project 

- **Objective:** Project Compition
- **Details:**
  - Connecting the hardware
  - Debugging the problrm on Hardware
  - Getting the output
  - Completion of project
- **Files:** Located in the `TASK6` directory.

---

## Resources

- **RISC-V Official Documentation:** [RISC-V Specifications](https://riscv.org/specifications/)
- **SPIKE Simulator:** [GitHub - RISC-V ISA Simulator](https://github.com/riscv/riscv-isa-sim)
- **Verilator:** [Verilator Official Page](https://www.veripool.org/verilator/)

---

For any queries or contributions, feel free to contact me via email or LinkedIn. ðŸ˜Š
