0.6
2017.2
Jun 15 2017
18:52:51
C:/FPGA_EGR680/counter_verilog/counter_verilog.sim/sim_1/behav/glbl.v,1497407496,verilog,,,,glbl,,,,,,,,
C:/FPGA_EGR680/counter_verilog/counter_verilog.srcs/sim_1/new/counter_tb.v,1536280158,verilog,,,,counter_tb,,,,,,,,
C:/FPGA_EGR680/counter_verilog/counter_verilog.srcs/sources_1/new/counter_verilog.v,1536280641,verilog,,,,counter_verilog,,,,,,,,
