

================================================================
== Vivado HLS Report for 'DCT'
================================================================
* Date:           Fri Oct 30 16:49:47 2015

* Version:        2015.1 (Build 1215546 on Mon Apr 27 19:24:50 PM 2015)
* Project:        dct
* Solution:       solution2optimize
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +---------+-------+----------+------------+
    |  Clock  | Target| Estimated| Uncertainty|
    +---------+-------+----------+------------+
    |default  |  10.00|      8.46|        1.25|
    +---------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+------+-----+------+----------+
    |   Latency  |  Interval  | Pipeline |
    | min |  max | min |  max |   Type   |
    +-----+------+-----+------+----------+
    |  347|  2320|  146|  1975| dataflow |
    +-----+------+-----+------+----------+

    + Detail: 
        * Instance: 
        +-----------------------------+------------------+-----+------+-----+------+---------+
        |                             |                  |   Latency  |  Interval  | Pipeline|
        |           Instance          |      Module      | min |  max | min |  max |   Type  |
        +-----------------------------+------------------+-----+------+-----+------+---------+
        |grp_DCT_Loop_1_proc_fu_130   |DCT_Loop_1_proc   |   67|    67|   67|    67|   none  |
        |grp_DCT_Loop_2_proc_fu_138   |DCT_Loop_2_proc   |  145|   145|  145|   145|   none  |
        |grp_DCT_Block_proc1_fu_81    |DCT_Block_proc1   |    1|  1974|    1|  1974|   none  |
        |grp_DCT_Loop_3_proc1_fu_122  |DCT_Loop_3_proc1  |  131|   131|  131|   131|   none  |
        +-----------------------------+------------------+-----+------+-----+------+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|Expression       |        -|      -|       0|      2|
|FIFO             |        0|      -|      10|     88|
|Instance         |        2|     23|   11354|  18243|
|Memory           |        6|      -|       0|      0|
|Multiplexer      |        -|      -|       -|      6|
|Register         |        -|      -|       5|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        8|     23|   11369|  18339|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        2|     10|      10|     34|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +---------------------+------------------+---------+-------+-------+-------+
    |       Instance      |      Module      | BRAM_18K| DSP48E|   FF  |  LUT  |
    +---------------------+------------------+---------+-------+-------+-------+
    |DCT_Block_proc1_U0   |DCT_Block_proc1   |        2|     23|  11257|  18092|
    |DCT_Loop_1_proc_U0   |DCT_Loop_1_proc   |        0|      0|     42|     55|
    |DCT_Loop_2_proc_U0   |DCT_Loop_2_proc   |        0|      0|     36|     45|
    |DCT_Loop_3_proc1_U0  |DCT_Loop_3_proc1  |        0|      0|     19|     51|
    +---------------------+------------------+---------+-------+-------+-------+
    |Total                |                  |        2|     23|  11354|  18243|
    +---------------------+------------------+---------+-------+-------+-------+

    * Memory: 
    +---------+-----------+---------+---+----+------+-----+------+-------------+
    |  Memory |   Module  | BRAM_18K| FF| LUT| Words| Bits| Banks| W*Bits*Banks|
    +---------+-----------+---------+---+----+------+-----+------+-------------+
    |Xbuff_U  |DCT_Xbuff  |        2|  0|   0|    66|   32|     2|         4224|
    |Xmat_U   |DCT_Xmat   |        2|  0|   0|    64|   32|     2|         4096|
    |Ymat_U   |DCT_Xmat   |        2|  0|   0|    64|   32|     2|         4096|
    +---------+-----------+---------+---+----+------+-----+------+-------------+
    |Total    |           |        6|  0|   0|   194|   96|     6|        12416|
    +---------+-----------+---------+---+----+------+-----+------+-------------+

    * FIFO: 
    +------------------------------------+---------+---+----+------+-----+---------+
    |                Name                | BRAM_18K| FF| LUT| Depth| Bits| Size:D*B|
    +------------------------------------+---------+---+----+------+-----+---------+
    |opt_type_02_loc_loc_loc_channe_1_U  |        0|  5|  44|     2|   32|       64|
    |opt_type_02_loc_loc_loc_channe_U    |        0|  5|  44|     2|   32|       64|
    +------------------------------------+---------+---+----+------+-----+---------+
    |Total                               |        0| 10|  88|     4|   64|      128|
    +------------------------------------+---------+---+----+------+-----+---------+

    * Expression: 
    +------------------------------+----------+-------+---+----+------------+------------+
    |         Variable Name        | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------------+----------+-------+---+----+------------+------------+
    |DCT_Block_proc1_U0_ap_start   |    and   |      0|  0|   1|           1|           1|
    |DCT_Loop_3_proc1_U0_ap_start  |    and   |      0|  0|   1|           1|           1|
    +------------------------------+----------+-------+---+----+------------+------------+
    |Total                         |          |      0|  0|   2|           2|           2|
    +------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +------------------------------------------------------------------+----+-----------+-----+-----------+
    |                               Name                               | LUT| Input Size| Bits| Total Bits|
    +------------------------------------------------------------------+----+-----------+-----+-----------+
    |ap_chn_write_DCT_Loop_1_proc_U0_Xbuff                             |   1|          2|    1|          2|
    |ap_chn_write_DCT_Loop_1_proc_U0_opt_type_02_loc_loc_loc_channe    |   1|          2|    1|          2|
    |ap_chn_write_DCT_Loop_1_proc_U0_opt_type_02_loc_loc_loc_channe_1  |   1|          2|    1|          2|
    |ap_sig_ready_DCT_Loop_1_proc_U0_Xbuff_pipo_status                 |   1|          2|    1|          2|
    |ap_sig_ready_opt_type_02_loc_loc_loc_channe_1_full_n              |   1|          2|    1|          2|
    |ap_sig_ready_opt_type_02_loc_loc_loc_channe_full_n                |   1|          2|    1|          2|
    +------------------------------------------------------------------+----+-----------+-----+-----------+
    |Total                                                             |   6|         12|    6|         12|
    +------------------------------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------------------------------+---+----+-----+-----------+
    |                         Name                         | FF| LUT| Bits| Const Bits|
    +------------------------------------------------------+---+----+-----+-----------+
    |DCT_Loop_1_proc_U0_ap_start                           |  1|   0|    1|          0|
    |ap_CS                                                 |  1|   0|    1|          0|
    |ap_reg_ready_DCT_Loop_1_proc_U0_Xbuff_pipo_status     |  1|   0|    1|          0|
    |ap_reg_ready_opt_type_02_loc_loc_loc_channe_1_full_n  |  1|   0|    1|          0|
    |ap_reg_ready_opt_type_02_loc_loc_loc_channe_full_n    |  1|   0|    1|          0|
    +------------------------------------------------------+---+----+-----+-----------+
    |Total                                                 |  5|   0|    5|          0|
    +------------------------------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------+-----+-----+--------------+--------------+--------------+
| RTL Ports | Dir | Bits|   Protocol   | Source Object|    C Type    |
+-----------+-----+-----+--------------+--------------+--------------+
|ap_clk     |  in |    1| ap_ctrl_none |      DCT     | return value |
|ap_rst     |  in |    1| ap_ctrl_none |      DCT     | return value |
|X_dout     |  in |   32|    ap_fifo   |       X      |    pointer   |
|X_empty_n  |  in |    1|    ap_fifo   |       X      |    pointer   |
|X_read     | out |    1|    ap_fifo   |       X      |    pointer   |
|Y_din      | out |   32|    ap_fifo   |       Y      |    pointer   |
|Y_full_n   |  in |    1|    ap_fifo   |       Y      |    pointer   |
|Y_write    | out |    1|    ap_fifo   |       Y      |    pointer   |
+-----------+-----+-----+--------------+--------------+--------------+

