Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Wed Mar 13 19:10:38 2024
| Host         : LAPTOP-UPJBM0EE running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file Top_Vitesse_timing_summary_routed.rpt -pb Top_Vitesse_timing_summary_routed.pb -rpx Top_Vitesse_timing_summary_routed.rpx -warn_on_violation
| Design       : Top_Vitesse
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-16  Warning   Large setup violation          48          
TIMING-18  Warning   Missing input or output delay  17          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (1)
6. checking no_output_delay (16)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (16)
--------------------------------
 There are 16 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -1.004     -319.118                    336                  336        0.478        0.000                      0                  336       -1.155      -10.387                       9                     9  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)         Period(ns)      Frequency(MHz)
-----        ------------         ----------      --------------
sys_clk_pin  {0.000 0.500}        1.000           1000.000        


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin        -1.004     -319.118                    336                  336        0.478        0.000                      0                  336       -1.155      -10.387                       9                     9  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :          336  Failing Endpoints,  Worst Slack       -1.004ns,  Total Violation     -319.118ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.478ns,  Total Violation        0.000ns
PW    :            9  Failing Endpoints,  Worst Slack       -1.155ns,  Total Violation      -10.387ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.004ns  (required time - arrival time)
  Source:                 FIR_INST/add_int_reg[5]/CLK
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            FIR_INST/add_int_reg[6]/PCIN[0]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (sys_clk_pin rise@1.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.534ns  (logic 0.478ns (89.547%)  route 0.056ns (10.453%))
  Logic Levels:           0  
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.867ns = ( 5.867 - 1.000 ) 
    Source Clock Delay      (SCD):    5.162ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           1.641     5.162    FIR_INST/clk_IBUF_BUFG
    DSP48_X0Y9           DSP48E1                                      r  FIR_INST/add_int_reg[5]/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y9           DSP48E1 (Prop_dsp48e1_CLK_PCOUT[0])
                                                      0.478     5.640 r  FIR_INST/add_int_reg[5]/PCOUT[0]
                         net (fo=1, routed)           0.056     5.696    FIR_INST/add_int_reg_n_153_[5]
    DSP48_X0Y10          DSP48E1                                      r  FIR_INST/add_int_reg[6]/PCIN[0]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      1.000     1.000 r  
    W5                                                0.000     1.000 r  clk (IN)
                         net (fo=0)                   0.000     1.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     2.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     4.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           1.526     5.867    FIR_INST/clk_IBUF_BUFG
    DSP48_X0Y10          DSP48E1                                      r  FIR_INST/add_int_reg[6]/CLK
                         clock pessimism              0.260     6.127    
                         clock uncertainty           -0.035     6.091    
    DSP48_X0Y10          DSP48E1 (Setup_dsp48e1_CLK_PCIN[0])
                                                     -1.400     4.691    FIR_INST/add_int_reg[6]
  -------------------------------------------------------------------
                         required time                          4.691    
                         arrival time                          -5.696    
  -------------------------------------------------------------------
                         slack                                 -1.004    

Slack (VIOLATED) :        -1.004ns  (required time - arrival time)
  Source:                 FIR_INST/add_int_reg[5]/CLK
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            FIR_INST/add_int_reg[6]/PCIN[10]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (sys_clk_pin rise@1.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.534ns  (logic 0.478ns (89.547%)  route 0.056ns (10.453%))
  Logic Levels:           0  
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.867ns = ( 5.867 - 1.000 ) 
    Source Clock Delay      (SCD):    5.162ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           1.641     5.162    FIR_INST/clk_IBUF_BUFG
    DSP48_X0Y9           DSP48E1                                      r  FIR_INST/add_int_reg[5]/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y9           DSP48E1 (Prop_dsp48e1_CLK_PCOUT[10])
                                                      0.478     5.640 r  FIR_INST/add_int_reg[5]/PCOUT[10]
                         net (fo=1, routed)           0.056     5.696    FIR_INST/add_int_reg_n_143_[5]
    DSP48_X0Y10          DSP48E1                                      r  FIR_INST/add_int_reg[6]/PCIN[10]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      1.000     1.000 r  
    W5                                                0.000     1.000 r  clk (IN)
                         net (fo=0)                   0.000     1.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     2.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     4.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           1.526     5.867    FIR_INST/clk_IBUF_BUFG
    DSP48_X0Y10          DSP48E1                                      r  FIR_INST/add_int_reg[6]/CLK
                         clock pessimism              0.260     6.127    
                         clock uncertainty           -0.035     6.091    
    DSP48_X0Y10          DSP48E1 (Setup_dsp48e1_CLK_PCIN[10])
                                                     -1.400     4.691    FIR_INST/add_int_reg[6]
  -------------------------------------------------------------------
                         required time                          4.691    
                         arrival time                          -5.696    
  -------------------------------------------------------------------
                         slack                                 -1.004    

Slack (VIOLATED) :        -1.004ns  (required time - arrival time)
  Source:                 FIR_INST/add_int_reg[5]/CLK
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            FIR_INST/add_int_reg[6]/PCIN[11]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (sys_clk_pin rise@1.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.534ns  (logic 0.478ns (89.547%)  route 0.056ns (10.453%))
  Logic Levels:           0  
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.867ns = ( 5.867 - 1.000 ) 
    Source Clock Delay      (SCD):    5.162ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           1.641     5.162    FIR_INST/clk_IBUF_BUFG
    DSP48_X0Y9           DSP48E1                                      r  FIR_INST/add_int_reg[5]/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y9           DSP48E1 (Prop_dsp48e1_CLK_PCOUT[11])
                                                      0.478     5.640 r  FIR_INST/add_int_reg[5]/PCOUT[11]
                         net (fo=1, routed)           0.056     5.696    FIR_INST/add_int_reg_n_142_[5]
    DSP48_X0Y10          DSP48E1                                      r  FIR_INST/add_int_reg[6]/PCIN[11]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      1.000     1.000 r  
    W5                                                0.000     1.000 r  clk (IN)
                         net (fo=0)                   0.000     1.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     2.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     4.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           1.526     5.867    FIR_INST/clk_IBUF_BUFG
    DSP48_X0Y10          DSP48E1                                      r  FIR_INST/add_int_reg[6]/CLK
                         clock pessimism              0.260     6.127    
                         clock uncertainty           -0.035     6.091    
    DSP48_X0Y10          DSP48E1 (Setup_dsp48e1_CLK_PCIN[11])
                                                     -1.400     4.691    FIR_INST/add_int_reg[6]
  -------------------------------------------------------------------
                         required time                          4.691    
                         arrival time                          -5.696    
  -------------------------------------------------------------------
                         slack                                 -1.004    

Slack (VIOLATED) :        -1.004ns  (required time - arrival time)
  Source:                 FIR_INST/add_int_reg[5]/CLK
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            FIR_INST/add_int_reg[6]/PCIN[12]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (sys_clk_pin rise@1.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.534ns  (logic 0.478ns (89.547%)  route 0.056ns (10.453%))
  Logic Levels:           0  
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.867ns = ( 5.867 - 1.000 ) 
    Source Clock Delay      (SCD):    5.162ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           1.641     5.162    FIR_INST/clk_IBUF_BUFG
    DSP48_X0Y9           DSP48E1                                      r  FIR_INST/add_int_reg[5]/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y9           DSP48E1 (Prop_dsp48e1_CLK_PCOUT[12])
                                                      0.478     5.640 r  FIR_INST/add_int_reg[5]/PCOUT[12]
                         net (fo=1, routed)           0.056     5.696    FIR_INST/add_int_reg_n_141_[5]
    DSP48_X0Y10          DSP48E1                                      r  FIR_INST/add_int_reg[6]/PCIN[12]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      1.000     1.000 r  
    W5                                                0.000     1.000 r  clk (IN)
                         net (fo=0)                   0.000     1.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     2.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     4.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           1.526     5.867    FIR_INST/clk_IBUF_BUFG
    DSP48_X0Y10          DSP48E1                                      r  FIR_INST/add_int_reg[6]/CLK
                         clock pessimism              0.260     6.127    
                         clock uncertainty           -0.035     6.091    
    DSP48_X0Y10          DSP48E1 (Setup_dsp48e1_CLK_PCIN[12])
                                                     -1.400     4.691    FIR_INST/add_int_reg[6]
  -------------------------------------------------------------------
                         required time                          4.691    
                         arrival time                          -5.696    
  -------------------------------------------------------------------
                         slack                                 -1.004    

Slack (VIOLATED) :        -1.004ns  (required time - arrival time)
  Source:                 FIR_INST/add_int_reg[5]/CLK
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            FIR_INST/add_int_reg[6]/PCIN[13]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (sys_clk_pin rise@1.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.534ns  (logic 0.478ns (89.547%)  route 0.056ns (10.453%))
  Logic Levels:           0  
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.867ns = ( 5.867 - 1.000 ) 
    Source Clock Delay      (SCD):    5.162ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           1.641     5.162    FIR_INST/clk_IBUF_BUFG
    DSP48_X0Y9           DSP48E1                                      r  FIR_INST/add_int_reg[5]/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y9           DSP48E1 (Prop_dsp48e1_CLK_PCOUT[13])
                                                      0.478     5.640 r  FIR_INST/add_int_reg[5]/PCOUT[13]
                         net (fo=1, routed)           0.056     5.696    FIR_INST/add_int_reg_n_140_[5]
    DSP48_X0Y10          DSP48E1                                      r  FIR_INST/add_int_reg[6]/PCIN[13]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      1.000     1.000 r  
    W5                                                0.000     1.000 r  clk (IN)
                         net (fo=0)                   0.000     1.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     2.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     4.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           1.526     5.867    FIR_INST/clk_IBUF_BUFG
    DSP48_X0Y10          DSP48E1                                      r  FIR_INST/add_int_reg[6]/CLK
                         clock pessimism              0.260     6.127    
                         clock uncertainty           -0.035     6.091    
    DSP48_X0Y10          DSP48E1 (Setup_dsp48e1_CLK_PCIN[13])
                                                     -1.400     4.691    FIR_INST/add_int_reg[6]
  -------------------------------------------------------------------
                         required time                          4.691    
                         arrival time                          -5.696    
  -------------------------------------------------------------------
                         slack                                 -1.004    

Slack (VIOLATED) :        -1.004ns  (required time - arrival time)
  Source:                 FIR_INST/add_int_reg[5]/CLK
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            FIR_INST/add_int_reg[6]/PCIN[14]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (sys_clk_pin rise@1.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.534ns  (logic 0.478ns (89.547%)  route 0.056ns (10.453%))
  Logic Levels:           0  
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.867ns = ( 5.867 - 1.000 ) 
    Source Clock Delay      (SCD):    5.162ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           1.641     5.162    FIR_INST/clk_IBUF_BUFG
    DSP48_X0Y9           DSP48E1                                      r  FIR_INST/add_int_reg[5]/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y9           DSP48E1 (Prop_dsp48e1_CLK_PCOUT[14])
                                                      0.478     5.640 r  FIR_INST/add_int_reg[5]/PCOUT[14]
                         net (fo=1, routed)           0.056     5.696    FIR_INST/add_int_reg_n_139_[5]
    DSP48_X0Y10          DSP48E1                                      r  FIR_INST/add_int_reg[6]/PCIN[14]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      1.000     1.000 r  
    W5                                                0.000     1.000 r  clk (IN)
                         net (fo=0)                   0.000     1.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     2.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     4.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           1.526     5.867    FIR_INST/clk_IBUF_BUFG
    DSP48_X0Y10          DSP48E1                                      r  FIR_INST/add_int_reg[6]/CLK
                         clock pessimism              0.260     6.127    
                         clock uncertainty           -0.035     6.091    
    DSP48_X0Y10          DSP48E1 (Setup_dsp48e1_CLK_PCIN[14])
                                                     -1.400     4.691    FIR_INST/add_int_reg[6]
  -------------------------------------------------------------------
                         required time                          4.691    
                         arrival time                          -5.696    
  -------------------------------------------------------------------
                         slack                                 -1.004    

Slack (VIOLATED) :        -1.004ns  (required time - arrival time)
  Source:                 FIR_INST/add_int_reg[5]/CLK
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            FIR_INST/add_int_reg[6]/PCIN[15]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (sys_clk_pin rise@1.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.534ns  (logic 0.478ns (89.547%)  route 0.056ns (10.453%))
  Logic Levels:           0  
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.867ns = ( 5.867 - 1.000 ) 
    Source Clock Delay      (SCD):    5.162ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           1.641     5.162    FIR_INST/clk_IBUF_BUFG
    DSP48_X0Y9           DSP48E1                                      r  FIR_INST/add_int_reg[5]/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y9           DSP48E1 (Prop_dsp48e1_CLK_PCOUT[15])
                                                      0.478     5.640 r  FIR_INST/add_int_reg[5]/PCOUT[15]
                         net (fo=1, routed)           0.056     5.696    FIR_INST/add_int_reg_n_138_[5]
    DSP48_X0Y10          DSP48E1                                      r  FIR_INST/add_int_reg[6]/PCIN[15]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      1.000     1.000 r  
    W5                                                0.000     1.000 r  clk (IN)
                         net (fo=0)                   0.000     1.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     2.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     4.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           1.526     5.867    FIR_INST/clk_IBUF_BUFG
    DSP48_X0Y10          DSP48E1                                      r  FIR_INST/add_int_reg[6]/CLK
                         clock pessimism              0.260     6.127    
                         clock uncertainty           -0.035     6.091    
    DSP48_X0Y10          DSP48E1 (Setup_dsp48e1_CLK_PCIN[15])
                                                     -1.400     4.691    FIR_INST/add_int_reg[6]
  -------------------------------------------------------------------
                         required time                          4.691    
                         arrival time                          -5.696    
  -------------------------------------------------------------------
                         slack                                 -1.004    

Slack (VIOLATED) :        -1.004ns  (required time - arrival time)
  Source:                 FIR_INST/add_int_reg[5]/CLK
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            FIR_INST/add_int_reg[6]/PCIN[16]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (sys_clk_pin rise@1.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.534ns  (logic 0.478ns (89.547%)  route 0.056ns (10.453%))
  Logic Levels:           0  
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.867ns = ( 5.867 - 1.000 ) 
    Source Clock Delay      (SCD):    5.162ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           1.641     5.162    FIR_INST/clk_IBUF_BUFG
    DSP48_X0Y9           DSP48E1                                      r  FIR_INST/add_int_reg[5]/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y9           DSP48E1 (Prop_dsp48e1_CLK_PCOUT[16])
                                                      0.478     5.640 r  FIR_INST/add_int_reg[5]/PCOUT[16]
                         net (fo=1, routed)           0.056     5.696    FIR_INST/add_int_reg_n_137_[5]
    DSP48_X0Y10          DSP48E1                                      r  FIR_INST/add_int_reg[6]/PCIN[16]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      1.000     1.000 r  
    W5                                                0.000     1.000 r  clk (IN)
                         net (fo=0)                   0.000     1.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     2.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     4.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           1.526     5.867    FIR_INST/clk_IBUF_BUFG
    DSP48_X0Y10          DSP48E1                                      r  FIR_INST/add_int_reg[6]/CLK
                         clock pessimism              0.260     6.127    
                         clock uncertainty           -0.035     6.091    
    DSP48_X0Y10          DSP48E1 (Setup_dsp48e1_CLK_PCIN[16])
                                                     -1.400     4.691    FIR_INST/add_int_reg[6]
  -------------------------------------------------------------------
                         required time                          4.691    
                         arrival time                          -5.696    
  -------------------------------------------------------------------
                         slack                                 -1.004    

Slack (VIOLATED) :        -1.004ns  (required time - arrival time)
  Source:                 FIR_INST/add_int_reg[5]/CLK
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            FIR_INST/add_int_reg[6]/PCIN[17]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (sys_clk_pin rise@1.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.534ns  (logic 0.478ns (89.547%)  route 0.056ns (10.453%))
  Logic Levels:           0  
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.867ns = ( 5.867 - 1.000 ) 
    Source Clock Delay      (SCD):    5.162ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           1.641     5.162    FIR_INST/clk_IBUF_BUFG
    DSP48_X0Y9           DSP48E1                                      r  FIR_INST/add_int_reg[5]/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y9           DSP48E1 (Prop_dsp48e1_CLK_PCOUT[17])
                                                      0.478     5.640 r  FIR_INST/add_int_reg[5]/PCOUT[17]
                         net (fo=1, routed)           0.056     5.696    FIR_INST/add_int_reg_n_136_[5]
    DSP48_X0Y10          DSP48E1                                      r  FIR_INST/add_int_reg[6]/PCIN[17]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      1.000     1.000 r  
    W5                                                0.000     1.000 r  clk (IN)
                         net (fo=0)                   0.000     1.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     2.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     4.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           1.526     5.867    FIR_INST/clk_IBUF_BUFG
    DSP48_X0Y10          DSP48E1                                      r  FIR_INST/add_int_reg[6]/CLK
                         clock pessimism              0.260     6.127    
                         clock uncertainty           -0.035     6.091    
    DSP48_X0Y10          DSP48E1 (Setup_dsp48e1_CLK_PCIN[17])
                                                     -1.400     4.691    FIR_INST/add_int_reg[6]
  -------------------------------------------------------------------
                         required time                          4.691    
                         arrival time                          -5.696    
  -------------------------------------------------------------------
                         slack                                 -1.004    

Slack (VIOLATED) :        -1.004ns  (required time - arrival time)
  Source:                 FIR_INST/add_int_reg[5]/CLK
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            FIR_INST/add_int_reg[6]/PCIN[18]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (sys_clk_pin rise@1.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.534ns  (logic 0.478ns (89.547%)  route 0.056ns (10.453%))
  Logic Levels:           0  
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.867ns = ( 5.867 - 1.000 ) 
    Source Clock Delay      (SCD):    5.162ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           1.641     5.162    FIR_INST/clk_IBUF_BUFG
    DSP48_X0Y9           DSP48E1                                      r  FIR_INST/add_int_reg[5]/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y9           DSP48E1 (Prop_dsp48e1_CLK_PCOUT[18])
                                                      0.478     5.640 r  FIR_INST/add_int_reg[5]/PCOUT[18]
                         net (fo=1, routed)           0.056     5.696    FIR_INST/add_int_reg_n_135_[5]
    DSP48_X0Y10          DSP48E1                                      r  FIR_INST/add_int_reg[6]/PCIN[18]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      1.000     1.000 r  
    W5                                                0.000     1.000 r  clk (IN)
                         net (fo=0)                   0.000     1.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     2.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     4.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           1.526     5.867    FIR_INST/clk_IBUF_BUFG
    DSP48_X0Y10          DSP48E1                                      r  FIR_INST/add_int_reg[6]/CLK
                         clock pessimism              0.260     6.127    
                         clock uncertainty           -0.035     6.091    
    DSP48_X0Y10          DSP48E1 (Setup_dsp48e1_CLK_PCIN[18])
                                                     -1.400     4.691    FIR_INST/add_int_reg[6]
  -------------------------------------------------------------------
                         required time                          4.691    
                         arrival time                          -5.696    
  -------------------------------------------------------------------
                         slack                                 -1.004    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.478ns  (arrival time - required time)
  Source:                 FIR_INST/add_int_reg[6]/CLK
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            FIR_INST/add_int_reg[7]/PCIN[0]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.402ns  (logic 0.400ns (99.502%)  route 0.002ns (0.498%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.527ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           0.643     1.527    FIR_INST/clk_IBUF_BUFG
    DSP48_X0Y10          DSP48E1                                      r  FIR_INST/add_int_reg[6]/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y10          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[0])
                                                      0.400     1.927 r  FIR_INST/add_int_reg[6]/PCOUT[0]
                         net (fo=1, routed)           0.002     1.929    FIR_INST/add_int_reg_n_153_[6]
    DSP48_X0Y11          DSP48E1                                      r  FIR_INST/add_int_reg[7]/PCIN[0]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           0.913     2.041    FIR_INST/clk_IBUF_BUFG
    DSP48_X0Y11          DSP48E1                                      r  FIR_INST/add_int_reg[7]/CLK
                         clock pessimism             -0.498     1.543    
    DSP48_X0Y11          DSP48E1 (Hold_dsp48e1_CLK_PCIN[0])
                                                     -0.092     1.451    FIR_INST/add_int_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.451    
                         arrival time                           1.929    
  -------------------------------------------------------------------
                         slack                                  0.478    

Slack (MET) :             0.478ns  (arrival time - required time)
  Source:                 FIR_INST/add_int_reg[6]/CLK
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            FIR_INST/add_int_reg[7]/PCIN[10]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.402ns  (logic 0.400ns (99.502%)  route 0.002ns (0.498%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.527ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           0.643     1.527    FIR_INST/clk_IBUF_BUFG
    DSP48_X0Y10          DSP48E1                                      r  FIR_INST/add_int_reg[6]/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y10          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[10])
                                                      0.400     1.927 r  FIR_INST/add_int_reg[6]/PCOUT[10]
                         net (fo=1, routed)           0.002     1.929    FIR_INST/add_int_reg_n_143_[6]
    DSP48_X0Y11          DSP48E1                                      r  FIR_INST/add_int_reg[7]/PCIN[10]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           0.913     2.041    FIR_INST/clk_IBUF_BUFG
    DSP48_X0Y11          DSP48E1                                      r  FIR_INST/add_int_reg[7]/CLK
                         clock pessimism             -0.498     1.543    
    DSP48_X0Y11          DSP48E1 (Hold_dsp48e1_CLK_PCIN[10])
                                                     -0.092     1.451    FIR_INST/add_int_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.451    
                         arrival time                           1.929    
  -------------------------------------------------------------------
                         slack                                  0.478    

Slack (MET) :             0.478ns  (arrival time - required time)
  Source:                 FIR_INST/add_int_reg[6]/CLK
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            FIR_INST/add_int_reg[7]/PCIN[11]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.402ns  (logic 0.400ns (99.502%)  route 0.002ns (0.498%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.527ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           0.643     1.527    FIR_INST/clk_IBUF_BUFG
    DSP48_X0Y10          DSP48E1                                      r  FIR_INST/add_int_reg[6]/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y10          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[11])
                                                      0.400     1.927 r  FIR_INST/add_int_reg[6]/PCOUT[11]
                         net (fo=1, routed)           0.002     1.929    FIR_INST/add_int_reg_n_142_[6]
    DSP48_X0Y11          DSP48E1                                      r  FIR_INST/add_int_reg[7]/PCIN[11]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           0.913     2.041    FIR_INST/clk_IBUF_BUFG
    DSP48_X0Y11          DSP48E1                                      r  FIR_INST/add_int_reg[7]/CLK
                         clock pessimism             -0.498     1.543    
    DSP48_X0Y11          DSP48E1 (Hold_dsp48e1_CLK_PCIN[11])
                                                     -0.092     1.451    FIR_INST/add_int_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.451    
                         arrival time                           1.929    
  -------------------------------------------------------------------
                         slack                                  0.478    

Slack (MET) :             0.478ns  (arrival time - required time)
  Source:                 FIR_INST/add_int_reg[6]/CLK
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            FIR_INST/add_int_reg[7]/PCIN[12]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.402ns  (logic 0.400ns (99.502%)  route 0.002ns (0.498%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.527ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           0.643     1.527    FIR_INST/clk_IBUF_BUFG
    DSP48_X0Y10          DSP48E1                                      r  FIR_INST/add_int_reg[6]/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y10          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[12])
                                                      0.400     1.927 r  FIR_INST/add_int_reg[6]/PCOUT[12]
                         net (fo=1, routed)           0.002     1.929    FIR_INST/add_int_reg_n_141_[6]
    DSP48_X0Y11          DSP48E1                                      r  FIR_INST/add_int_reg[7]/PCIN[12]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           0.913     2.041    FIR_INST/clk_IBUF_BUFG
    DSP48_X0Y11          DSP48E1                                      r  FIR_INST/add_int_reg[7]/CLK
                         clock pessimism             -0.498     1.543    
    DSP48_X0Y11          DSP48E1 (Hold_dsp48e1_CLK_PCIN[12])
                                                     -0.092     1.451    FIR_INST/add_int_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.451    
                         arrival time                           1.929    
  -------------------------------------------------------------------
                         slack                                  0.478    

Slack (MET) :             0.478ns  (arrival time - required time)
  Source:                 FIR_INST/add_int_reg[6]/CLK
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            FIR_INST/add_int_reg[7]/PCIN[13]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.402ns  (logic 0.400ns (99.502%)  route 0.002ns (0.498%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.527ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           0.643     1.527    FIR_INST/clk_IBUF_BUFG
    DSP48_X0Y10          DSP48E1                                      r  FIR_INST/add_int_reg[6]/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y10          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[13])
                                                      0.400     1.927 r  FIR_INST/add_int_reg[6]/PCOUT[13]
                         net (fo=1, routed)           0.002     1.929    FIR_INST/add_int_reg_n_140_[6]
    DSP48_X0Y11          DSP48E1                                      r  FIR_INST/add_int_reg[7]/PCIN[13]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           0.913     2.041    FIR_INST/clk_IBUF_BUFG
    DSP48_X0Y11          DSP48E1                                      r  FIR_INST/add_int_reg[7]/CLK
                         clock pessimism             -0.498     1.543    
    DSP48_X0Y11          DSP48E1 (Hold_dsp48e1_CLK_PCIN[13])
                                                     -0.092     1.451    FIR_INST/add_int_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.451    
                         arrival time                           1.929    
  -------------------------------------------------------------------
                         slack                                  0.478    

Slack (MET) :             0.478ns  (arrival time - required time)
  Source:                 FIR_INST/add_int_reg[6]/CLK
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            FIR_INST/add_int_reg[7]/PCIN[14]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.402ns  (logic 0.400ns (99.502%)  route 0.002ns (0.498%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.527ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           0.643     1.527    FIR_INST/clk_IBUF_BUFG
    DSP48_X0Y10          DSP48E1                                      r  FIR_INST/add_int_reg[6]/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y10          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[14])
                                                      0.400     1.927 r  FIR_INST/add_int_reg[6]/PCOUT[14]
                         net (fo=1, routed)           0.002     1.929    FIR_INST/add_int_reg_n_139_[6]
    DSP48_X0Y11          DSP48E1                                      r  FIR_INST/add_int_reg[7]/PCIN[14]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           0.913     2.041    FIR_INST/clk_IBUF_BUFG
    DSP48_X0Y11          DSP48E1                                      r  FIR_INST/add_int_reg[7]/CLK
                         clock pessimism             -0.498     1.543    
    DSP48_X0Y11          DSP48E1 (Hold_dsp48e1_CLK_PCIN[14])
                                                     -0.092     1.451    FIR_INST/add_int_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.451    
                         arrival time                           1.929    
  -------------------------------------------------------------------
                         slack                                  0.478    

Slack (MET) :             0.478ns  (arrival time - required time)
  Source:                 FIR_INST/add_int_reg[6]/CLK
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            FIR_INST/add_int_reg[7]/PCIN[15]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.402ns  (logic 0.400ns (99.502%)  route 0.002ns (0.498%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.527ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           0.643     1.527    FIR_INST/clk_IBUF_BUFG
    DSP48_X0Y10          DSP48E1                                      r  FIR_INST/add_int_reg[6]/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y10          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[15])
                                                      0.400     1.927 r  FIR_INST/add_int_reg[6]/PCOUT[15]
                         net (fo=1, routed)           0.002     1.929    FIR_INST/add_int_reg_n_138_[6]
    DSP48_X0Y11          DSP48E1                                      r  FIR_INST/add_int_reg[7]/PCIN[15]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           0.913     2.041    FIR_INST/clk_IBUF_BUFG
    DSP48_X0Y11          DSP48E1                                      r  FIR_INST/add_int_reg[7]/CLK
                         clock pessimism             -0.498     1.543    
    DSP48_X0Y11          DSP48E1 (Hold_dsp48e1_CLK_PCIN[15])
                                                     -0.092     1.451    FIR_INST/add_int_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.451    
                         arrival time                           1.929    
  -------------------------------------------------------------------
                         slack                                  0.478    

Slack (MET) :             0.478ns  (arrival time - required time)
  Source:                 FIR_INST/add_int_reg[6]/CLK
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            FIR_INST/add_int_reg[7]/PCIN[16]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.402ns  (logic 0.400ns (99.502%)  route 0.002ns (0.498%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.527ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           0.643     1.527    FIR_INST/clk_IBUF_BUFG
    DSP48_X0Y10          DSP48E1                                      r  FIR_INST/add_int_reg[6]/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y10          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[16])
                                                      0.400     1.927 r  FIR_INST/add_int_reg[6]/PCOUT[16]
                         net (fo=1, routed)           0.002     1.929    FIR_INST/add_int_reg_n_137_[6]
    DSP48_X0Y11          DSP48E1                                      r  FIR_INST/add_int_reg[7]/PCIN[16]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           0.913     2.041    FIR_INST/clk_IBUF_BUFG
    DSP48_X0Y11          DSP48E1                                      r  FIR_INST/add_int_reg[7]/CLK
                         clock pessimism             -0.498     1.543    
    DSP48_X0Y11          DSP48E1 (Hold_dsp48e1_CLK_PCIN[16])
                                                     -0.092     1.451    FIR_INST/add_int_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.451    
                         arrival time                           1.929    
  -------------------------------------------------------------------
                         slack                                  0.478    

Slack (MET) :             0.478ns  (arrival time - required time)
  Source:                 FIR_INST/add_int_reg[6]/CLK
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            FIR_INST/add_int_reg[7]/PCIN[17]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.402ns  (logic 0.400ns (99.502%)  route 0.002ns (0.498%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.527ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           0.643     1.527    FIR_INST/clk_IBUF_BUFG
    DSP48_X0Y10          DSP48E1                                      r  FIR_INST/add_int_reg[6]/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y10          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[17])
                                                      0.400     1.927 r  FIR_INST/add_int_reg[6]/PCOUT[17]
                         net (fo=1, routed)           0.002     1.929    FIR_INST/add_int_reg_n_136_[6]
    DSP48_X0Y11          DSP48E1                                      r  FIR_INST/add_int_reg[7]/PCIN[17]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           0.913     2.041    FIR_INST/clk_IBUF_BUFG
    DSP48_X0Y11          DSP48E1                                      r  FIR_INST/add_int_reg[7]/CLK
                         clock pessimism             -0.498     1.543    
    DSP48_X0Y11          DSP48E1 (Hold_dsp48e1_CLK_PCIN[17])
                                                     -0.092     1.451    FIR_INST/add_int_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.451    
                         arrival time                           1.929    
  -------------------------------------------------------------------
                         slack                                  0.478    

Slack (MET) :             0.478ns  (arrival time - required time)
  Source:                 FIR_INST/add_int_reg[6]/CLK
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            FIR_INST/add_int_reg[7]/PCIN[18]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.402ns  (logic 0.400ns (99.502%)  route 0.002ns (0.498%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.527ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           0.643     1.527    FIR_INST/clk_IBUF_BUFG
    DSP48_X0Y10          DSP48E1                                      r  FIR_INST/add_int_reg[6]/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y10          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[18])
                                                      0.400     1.927 r  FIR_INST/add_int_reg[6]/PCOUT[18]
                         net (fo=1, routed)           0.002     1.929    FIR_INST/add_int_reg_n_135_[6]
    DSP48_X0Y11          DSP48E1                                      r  FIR_INST/add_int_reg[7]/PCIN[18]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           0.913     2.041    FIR_INST/clk_IBUF_BUFG
    DSP48_X0Y11          DSP48E1                                      r  FIR_INST/add_int_reg[7]/CLK
                         clock pessimism             -0.498     1.543    
    DSP48_X0Y11          DSP48E1 (Hold_dsp48e1_CLK_PCIN[18])
                                                     -0.092     1.451    FIR_INST/add_int_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.451    
                         arrival time                           1.929    
  -------------------------------------------------------------------
                         slack                                  0.478    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 0.500 }
Period(ns):         1.000
Sources:            { clk }

Check Type  Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period  n/a     BUFG/I       n/a            2.155         1.000       -1.155     BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period  n/a     DSP48E1/CLK  n/a            2.154         1.000       -1.154     DSP48_X0Y4     FIR_INST/add_int_reg[0]/CLK
Min Period  n/a     DSP48E1/CLK  n/a            2.154         1.000       -1.154     DSP48_X0Y5     FIR_INST/add_int_reg[1]/CLK
Min Period  n/a     DSP48E1/CLK  n/a            2.154         1.000       -1.154     DSP48_X0Y6     FIR_INST/add_int_reg[2]/CLK
Min Period  n/a     DSP48E1/CLK  n/a            2.154         1.000       -1.154     DSP48_X0Y7     FIR_INST/add_int_reg[3]/CLK
Min Period  n/a     DSP48E1/CLK  n/a            2.154         1.000       -1.154     DSP48_X0Y8     FIR_INST/add_int_reg[4]/CLK
Min Period  n/a     DSP48E1/CLK  n/a            2.154         1.000       -1.154     DSP48_X0Y9     FIR_INST/add_int_reg[5]/CLK
Min Period  n/a     DSP48E1/CLK  n/a            2.154         1.000       -1.154     DSP48_X0Y10    FIR_INST/add_int_reg[6]/CLK
Min Period  n/a     DSP48E1/CLK  n/a            2.154         1.000       -1.154     DSP48_X0Y11    FIR_INST/add_int_reg[7]/CLK



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            16 Endpoints
Min Delay            16 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 FIR_INST/add_int_reg[7]/CLK
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            led[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.055ns  (logic 3.955ns (43.683%)  route 5.099ns (56.317%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           1.645     5.166    FIR_INST/clk_IBUF_BUFG
    DSP48_X0Y11          DSP48E1                                      r  FIR_INST/add_int_reg[7]/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y11          DSP48E1 (Prop_dsp48e1_CLK_P[15])
                                                      0.434     5.600 r  FIR_INST/add_int_reg[7]/P[15]
                         net (fo=1, routed)           5.099    10.699    led_OBUF[15]
    L1                   OBUF (Prop_obuf_I_O)         3.521    14.221 r  led_OBUF[15]_inst/O
                         net (fo=0)                   0.000    14.221    led[15]
    L1                                                                r  led[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FIR_INST/add_int_reg[7]/CLK
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            led[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.513ns  (logic 3.941ns (46.296%)  route 4.572ns (53.704%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           1.645     5.166    FIR_INST/clk_IBUF_BUFG
    DSP48_X0Y11          DSP48E1                                      r  FIR_INST/add_int_reg[7]/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y11          DSP48E1 (Prop_dsp48e1_CLK_P[13])
                                                      0.434     5.600 r  FIR_INST/add_int_reg[7]/P[13]
                         net (fo=1, routed)           4.572    10.172    led_OBUF[13]
    N3                   OBUF (Prop_obuf_I_O)         3.507    13.679 r  led_OBUF[13]_inst/O
                         net (fo=0)                   0.000    13.679    led[13]
    N3                                                                r  led[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FIR_INST/add_int_reg[7]/CLK
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            led[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.310ns  (logic 3.952ns (47.557%)  route 4.358ns (52.443%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           1.645     5.166    FIR_INST/clk_IBUF_BUFG
    DSP48_X0Y11          DSP48E1                                      r  FIR_INST/add_int_reg[7]/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y11          DSP48E1 (Prop_dsp48e1_CLK_P[12])
                                                      0.434     5.600 r  FIR_INST/add_int_reg[7]/P[12]
                         net (fo=1, routed)           4.358     9.958    led_OBUF[12]
    P3                   OBUF (Prop_obuf_I_O)         3.518    13.476 r  led_OBUF[12]_inst/O
                         net (fo=0)                   0.000    13.476    led[12]
    P3                                                                r  led[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FIR_INST/add_int_reg[7]/CLK
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            led[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.093ns  (logic 3.949ns (48.799%)  route 4.144ns (51.201%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           1.645     5.166    FIR_INST/clk_IBUF_BUFG
    DSP48_X0Y11          DSP48E1                                      r  FIR_INST/add_int_reg[7]/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y11          DSP48E1 (Prop_dsp48e1_CLK_P[14])
                                                      0.434     5.600 r  FIR_INST/add_int_reg[7]/P[14]
                         net (fo=1, routed)           4.144     9.744    led_OBUF[14]
    P1                   OBUF (Prop_obuf_I_O)         3.515    13.259 r  led_OBUF[14]_inst/O
                         net (fo=0)                   0.000    13.259    led[14]
    P1                                                                r  led[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FIR_INST/add_int_reg[7]/CLK
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            led[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.584ns  (logic 3.959ns (52.209%)  route 3.624ns (47.791%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           1.645     5.166    FIR_INST/clk_IBUF_BUFG
    DSP48_X0Y11          DSP48E1                                      r  FIR_INST/add_int_reg[7]/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y11          DSP48E1 (Prop_dsp48e1_CLK_P[10])
                                                      0.434     5.600 r  FIR_INST/add_int_reg[7]/P[10]
                         net (fo=1, routed)           3.624     9.224    led_OBUF[10]
    W3                   OBUF (Prop_obuf_I_O)         3.525    12.750 r  led_OBUF[10]_inst/O
                         net (fo=0)                   0.000    12.750    led[10]
    W3                                                                r  led[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FIR_INST/add_int_reg[7]/CLK
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            led[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.566ns  (logic 3.942ns (52.106%)  route 3.624ns (47.894%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           1.645     5.166    FIR_INST/clk_IBUF_BUFG
    DSP48_X0Y11          DSP48E1                                      r  FIR_INST/add_int_reg[7]/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y11          DSP48E1 (Prop_dsp48e1_CLK_P[9])
                                                      0.434     5.600 r  FIR_INST/add_int_reg[7]/P[9]
                         net (fo=1, routed)           3.624     9.223    led_OBUF[9]
    V3                   OBUF (Prop_obuf_I_O)         3.508    12.732 r  led_OBUF[9]_inst/O
                         net (fo=0)                   0.000    12.732    led[9]
    V3                                                                r  led[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FIR_INST/add_int_reg[7]/CLK
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            led[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.502ns  (logic 3.938ns (52.489%)  route 3.564ns (47.511%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           1.645     5.166    FIR_INST/clk_IBUF_BUFG
    DSP48_X0Y11          DSP48E1                                      r  FIR_INST/add_int_reg[7]/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y11          DSP48E1 (Prop_dsp48e1_CLK_P[11])
                                                      0.434     5.600 r  FIR_INST/add_int_reg[7]/P[11]
                         net (fo=1, routed)           3.564     9.164    led_OBUF[11]
    U3                   OBUF (Prop_obuf_I_O)         3.504    12.668 r  led_OBUF[11]_inst/O
                         net (fo=0)                   0.000    12.668    led[11]
    U3                                                                r  led[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FIR_INST/add_int_reg[7]/CLK
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            led[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.076ns  (logic 3.938ns (55.656%)  route 3.138ns (44.344%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           1.645     5.166    FIR_INST/clk_IBUF_BUFG
    DSP48_X0Y11          DSP48E1                                      r  FIR_INST/add_int_reg[7]/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y11          DSP48E1 (Prop_dsp48e1_CLK_P[8])
                                                      0.434     5.600 r  FIR_INST/add_int_reg[7]/P[8]
                         net (fo=1, routed)           3.138     8.737    led_OBUF[8]
    V13                  OBUF (Prop_obuf_I_O)         3.504    12.241 r  led_OBUF[8]_inst/O
                         net (fo=0)                   0.000    12.241    led[8]
    V13                                                               r  led[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FIR_INST/add_int_reg[7]/CLK
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            led[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.948ns  (logic 3.940ns (56.705%)  route 3.008ns (43.295%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           1.645     5.166    FIR_INST/clk_IBUF_BUFG
    DSP48_X0Y11          DSP48E1                                      r  FIR_INST/add_int_reg[7]/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y11          DSP48E1 (Prop_dsp48e1_CLK_P[6])
                                                      0.434     5.600 r  FIR_INST/add_int_reg[7]/P[6]
                         net (fo=1, routed)           3.008     8.608    led_OBUF[6]
    U14                  OBUF (Prop_obuf_I_O)         3.506    12.114 r  led_OBUF[6]_inst/O
                         net (fo=0)                   0.000    12.114    led[6]
    U14                                                               r  led[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FIR_INST/add_int_reg[7]/CLK
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            led[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.922ns  (logic 3.935ns (56.842%)  route 2.987ns (43.158%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           1.645     5.166    FIR_INST/clk_IBUF_BUFG
    DSP48_X0Y11          DSP48E1                                      r  FIR_INST/add_int_reg[7]/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y11          DSP48E1 (Prop_dsp48e1_CLK_P[7])
                                                      0.434     5.600 r  FIR_INST/add_int_reg[7]/P[7]
                         net (fo=1, routed)           2.987     8.587    led_OBUF[7]
    V14                  OBUF (Prop_obuf_I_O)         3.501    12.088 r  led_OBUF[7]_inst/O
                         net (fo=0)                   0.000    12.088    led[7]
    V14                                                               r  led[7] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 FIR_INST/add_int_reg[7]/CLK
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            led[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.978ns  (logic 1.328ns (67.138%)  route 0.650ns (32.862%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           0.645     1.529    FIR_INST/clk_IBUF_BUFG
    DSP48_X0Y11          DSP48E1                                      r  FIR_INST/add_int_reg[7]/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y11          DSP48E1 (Prop_dsp48e1_CLK_P[2])
                                                      0.126     1.655 r  FIR_INST/add_int_reg[7]/P[2]
                         net (fo=1, routed)           0.650     2.305    led_OBUF[2]
    U19                  OBUF (Prop_obuf_I_O)         1.202     3.507 r  led_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.507    led[2]
    U19                                                               r  led[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FIR_INST/add_int_reg[7]/CLK
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            led[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.994ns  (logic 1.336ns (67.014%)  route 0.658ns (32.986%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           0.645     1.529    FIR_INST/clk_IBUF_BUFG
    DSP48_X0Y11          DSP48E1                                      r  FIR_INST/add_int_reg[7]/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y11          DSP48E1 (Prop_dsp48e1_CLK_P[3])
                                                      0.126     1.655 r  FIR_INST/add_int_reg[7]/P[3]
                         net (fo=1, routed)           0.658     2.312    led_OBUF[3]
    V19                  OBUF (Prop_obuf_I_O)         1.210     3.522 r  led_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.522    led[3]
    V19                                                               r  led[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FIR_INST/add_int_reg[7]/CLK
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            led[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.010ns  (logic 1.336ns (66.459%)  route 0.674ns (33.541%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           0.645     1.529    FIR_INST/clk_IBUF_BUFG
    DSP48_X0Y11          DSP48E1                                      r  FIR_INST/add_int_reg[7]/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y11          DSP48E1 (Prop_dsp48e1_CLK_P[4])
                                                      0.126     1.655 r  FIR_INST/add_int_reg[7]/P[4]
                         net (fo=1, routed)           0.674     2.329    led_OBUF[4]
    W18                  OBUF (Prop_obuf_I_O)         1.210     3.538 r  led_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.538    led[4]
    W18                                                               r  led[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FIR_INST/add_int_reg[7]/CLK
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.211ns  (logic 1.357ns (61.360%)  route 0.854ns (38.640%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           0.645     1.529    FIR_INST/clk_IBUF_BUFG
    DSP48_X0Y11          DSP48E1                                      r  FIR_INST/add_int_reg[7]/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y11          DSP48E1 (Prop_dsp48e1_CLK_P[1])
                                                      0.126     1.655 r  FIR_INST/add_int_reg[7]/P[1]
                         net (fo=1, routed)           0.854     2.509    led_OBUF[1]
    E19                  OBUF (Prop_obuf_I_O)         1.231     3.740 r  led_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.740    led[1]
    E19                                                               r  led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FIR_INST/add_int_reg[7]/CLK
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            led[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.233ns  (logic 1.342ns (60.085%)  route 0.891ns (39.915%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           0.645     1.529    FIR_INST/clk_IBUF_BUFG
    DSP48_X0Y11          DSP48E1                                      r  FIR_INST/add_int_reg[7]/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y11          DSP48E1 (Prop_dsp48e1_CLK_P[5])
                                                      0.126     1.655 r  FIR_INST/add_int_reg[7]/P[5]
                         net (fo=1, routed)           0.891     2.546    led_OBUF[5]
    U15                  OBUF (Prop_obuf_I_O)         1.216     3.761 r  led_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.761    led[5]
    U15                                                               r  led[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FIR_INST/add_int_reg[7]/CLK
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.254ns  (logic 1.332ns (59.101%)  route 0.922ns (40.899%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           0.645     1.529    FIR_INST/clk_IBUF_BUFG
    DSP48_X0Y11          DSP48E1                                      r  FIR_INST/add_int_reg[7]/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y11          DSP48E1 (Prop_dsp48e1_CLK_P[0])
                                                      0.126     1.655 r  FIR_INST/add_int_reg[7]/P[0]
                         net (fo=1, routed)           0.922     2.576    led_OBUF[0]
    U16                  OBUF (Prop_obuf_I_O)         1.206     3.782 r  led_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.782    led[0]
    U16                                                               r  led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FIR_INST/add_int_reg[7]/CLK
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            led[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.258ns  (logic 1.328ns (58.799%)  route 0.930ns (41.201%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           0.645     1.529    FIR_INST/clk_IBUF_BUFG
    DSP48_X0Y11          DSP48E1                                      r  FIR_INST/add_int_reg[7]/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y11          DSP48E1 (Prop_dsp48e1_CLK_P[7])
                                                      0.126     1.655 r  FIR_INST/add_int_reg[7]/P[7]
                         net (fo=1, routed)           0.930     2.585    led_OBUF[7]
    V14                  OBUF (Prop_obuf_I_O)         1.202     3.787 r  led_OBUF[7]_inst/O
                         net (fo=0)                   0.000     3.787    led[7]
    V14                                                               r  led[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FIR_INST/add_int_reg[7]/CLK
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            led[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.276ns  (logic 1.333ns (58.591%)  route 0.942ns (41.409%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           0.645     1.529    FIR_INST/clk_IBUF_BUFG
    DSP48_X0Y11          DSP48E1                                      r  FIR_INST/add_int_reg[7]/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y11          DSP48E1 (Prop_dsp48e1_CLK_P[6])
                                                      0.126     1.655 r  FIR_INST/add_int_reg[7]/P[6]
                         net (fo=1, routed)           0.942     2.597    led_OBUF[6]
    U14                  OBUF (Prop_obuf_I_O)         1.207     3.804 r  led_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.804    led[6]
    U14                                                               r  led[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FIR_INST/add_int_reg[7]/CLK
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            led[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.323ns  (logic 1.331ns (57.309%)  route 0.992ns (42.691%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           0.645     1.529    FIR_INST/clk_IBUF_BUFG
    DSP48_X0Y11          DSP48E1                                      r  FIR_INST/add_int_reg[7]/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y11          DSP48E1 (Prop_dsp48e1_CLK_P[8])
                                                      0.126     1.655 r  FIR_INST/add_int_reg[7]/P[8]
                         net (fo=1, routed)           0.992     2.646    led_OBUF[8]
    V13                  OBUF (Prop_obuf_I_O)         1.205     3.851 r  led_OBUF[8]_inst/O
                         net (fo=0)                   0.000     3.851    led[8]
    V13                                                               r  led[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FIR_INST/add_int_reg[7]/CLK
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            led[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.589ns  (logic 1.331ns (51.401%)  route 1.258ns (48.599%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           0.645     1.529    FIR_INST/clk_IBUF_BUFG
    DSP48_X0Y11          DSP48E1                                      r  FIR_INST/add_int_reg[7]/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y11          DSP48E1 (Prop_dsp48e1_CLK_P[11])
                                                      0.126     1.655 r  FIR_INST/add_int_reg[7]/P[11]
                         net (fo=1, routed)           1.258     2.913    led_OBUF[11]
    U3                   OBUF (Prop_obuf_I_O)         1.205     4.118 r  led_OBUF[11]_inst/O
                         net (fo=0)                   0.000     4.118    led[11]
    U3                                                                r  led[11] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay           227 Endpoints
Min Delay           227 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            FIR_INST/add_int_reg[7]/RSTP
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.271ns  (logic 1.441ns (27.344%)  route 3.830ns (72.656%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.870ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.870ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  btnC_IBUF_inst/O
                         net (fo=17, routed)          3.830     5.271    FIR_INST/btnC_IBUF
    DSP48_X0Y11          DSP48E1                                      r  FIR_INST/add_int_reg[7]/RSTP
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           1.529     4.870    FIR_INST/clk_IBUF_BUFG
    DSP48_X0Y11          DSP48E1                                      r  FIR_INST/add_int_reg[7]/CLK

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            FIR_INST/add_int_reg[7]/RSTM
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.133ns  (logic 1.441ns (28.081%)  route 3.691ns (71.919%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.870ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.870ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  btnC_IBUF_inst/O
                         net (fo=17, routed)          3.691     5.133    FIR_INST/btnC_IBUF
    DSP48_X0Y11          DSP48E1                                      r  FIR_INST/add_int_reg[7]/RSTM
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           1.529     4.870    FIR_INST/clk_IBUF_BUFG
    DSP48_X0Y11          DSP48E1                                      r  FIR_INST/add_int_reg[7]/CLK

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            FIR_INST/add_int_reg[6]/RSTM
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.843ns  (logic 1.441ns (29.758%)  route 3.402ns (70.242%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.867ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.867ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  btnC_IBUF_inst/O
                         net (fo=17, routed)          3.402     4.843    FIR_INST/btnC_IBUF
    DSP48_X0Y10          DSP48E1                                      r  FIR_INST/add_int_reg[6]/RSTM
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           1.526     4.867    FIR_INST/clk_IBUF_BUFG
    DSP48_X0Y10          DSP48E1                                      r  FIR_INST/add_int_reg[6]/CLK

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            FIR_INST/add_int_reg[6]/RSTP
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.695ns  (logic 1.441ns (30.697%)  route 3.254ns (69.303%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.867ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.867ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  btnC_IBUF_inst/O
                         net (fo=17, routed)          3.254     4.695    FIR_INST/btnC_IBUF
    DSP48_X0Y10          DSP48E1                                      r  FIR_INST/add_int_reg[6]/RSTP
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           1.526     4.867    FIR_INST/clk_IBUF_BUFG
    DSP48_X0Y10          DSP48E1                                      r  FIR_INST/add_int_reg[6]/CLK

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            FIR_INST/add_int_reg[5]/RSTP
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.519ns  (logic 1.441ns (31.896%)  route 3.077ns (68.104%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.867ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.867ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  btnC_IBUF_inst/O
                         net (fo=17, routed)          3.077     4.519    FIR_INST/btnC_IBUF
    DSP48_X0Y9           DSP48E1                                      r  FIR_INST/add_int_reg[5]/RSTP
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           1.526     4.867    FIR_INST/clk_IBUF_BUFG
    DSP48_X0Y9           DSP48E1                                      r  FIR_INST/add_int_reg[5]/CLK

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            FIR_INST/add_int_reg[5]/RSTM
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.370ns  (logic 1.441ns (32.978%)  route 2.929ns (67.022%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.867ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.867ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  btnC_IBUF_inst/O
                         net (fo=17, routed)          2.929     4.370    FIR_INST/btnC_IBUF
    DSP48_X0Y9           DSP48E1                                      r  FIR_INST/add_int_reg[5]/RSTM
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           1.526     4.867    FIR_INST/clk_IBUF_BUFG
    DSP48_X0Y9           DSP48E1                                      r  FIR_INST/add_int_reg[5]/CLK

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            FIR_INST/add_int_reg[4]/RSTM
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.081ns  (logic 1.441ns (35.315%)  route 2.640ns (64.685%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.870ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.870ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  btnC_IBUF_inst/O
                         net (fo=17, routed)          2.640     4.081    FIR_INST/btnC_IBUF
    DSP48_X0Y8           DSP48E1                                      r  FIR_INST/add_int_reg[4]/RSTM
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           1.529     4.870    FIR_INST/clk_IBUF_BUFG
    DSP48_X0Y8           DSP48E1                                      r  FIR_INST/add_int_reg[4]/CLK

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            FIR_INST/add_int_reg[4]/RSTP
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.933ns  (logic 1.441ns (36.646%)  route 2.492ns (63.354%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.870ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.870ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  btnC_IBUF_inst/O
                         net (fo=17, routed)          2.492     3.933    FIR_INST/btnC_IBUF
    DSP48_X0Y8           DSP48E1                                      r  FIR_INST/add_int_reg[4]/RSTP
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           1.529     4.870    FIR_INST/clk_IBUF_BUFG
    DSP48_X0Y8           DSP48E1                                      r  FIR_INST/add_int_reg[4]/CLK

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            FIR_INST/add_int_reg[3]/RSTP
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.785ns  (logic 1.441ns (38.082%)  route 2.343ns (61.918%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.872ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.872ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  btnC_IBUF_inst/O
                         net (fo=17, routed)          2.343     3.785    FIR_INST/btnC_IBUF
    DSP48_X0Y7           DSP48E1                                      r  FIR_INST/add_int_reg[3]/RSTP
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           1.531     4.872    FIR_INST/clk_IBUF_BUFG
    DSP48_X0Y7           DSP48E1                                      r  FIR_INST/add_int_reg[3]/CLK

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            FIR_INST/add_int_reg[3]/RSTM
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.636ns  (logic 1.441ns (39.635%)  route 2.195ns (60.365%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.872ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.872ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  btnC_IBUF_inst/O
                         net (fo=17, routed)          2.195     3.636    FIR_INST/btnC_IBUF
    DSP48_X0Y7           DSP48E1                                      r  FIR_INST/add_int_reg[3]/RSTM
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           1.531     4.872    FIR_INST/clk_IBUF_BUFG
    DSP48_X0Y7           DSP48E1                                      r  FIR_INST/add_int_reg[3]/CLK





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 FIR_INST/add_int_reg[0]/ACOUT[0]
                            (internal pin)
  Destination:            FIR_INST/add_int_reg[1]/ACIN[0]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y4           DSP48E1                      0.000     0.000 r  FIR_INST/add_int_reg[0]/ACOUT[0]
                         net (fo=1, routed)           0.002     0.002    FIR_INST/add_int_reg_n_53_[0]
    DSP48_X0Y5           DSP48E1                                      r  FIR_INST/add_int_reg[1]/ACIN[0]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           1.654     5.175    FIR_INST/clk_IBUF_BUFG
    DSP48_X0Y5           DSP48E1                                      r  FIR_INST/add_int_reg[1]/CLK

Slack:                    inf
  Source:                 FIR_INST/add_int_reg[0]/ACOUT[10]
                            (internal pin)
  Destination:            FIR_INST/add_int_reg[1]/ACIN[10]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y4           DSP48E1                      0.000     0.000 r  FIR_INST/add_int_reg[0]/ACOUT[10]
                         net (fo=1, routed)           0.002     0.002    FIR_INST/add_int_reg_n_43_[0]
    DSP48_X0Y5           DSP48E1                                      r  FIR_INST/add_int_reg[1]/ACIN[10]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           1.654     5.175    FIR_INST/clk_IBUF_BUFG
    DSP48_X0Y5           DSP48E1                                      r  FIR_INST/add_int_reg[1]/CLK

Slack:                    inf
  Source:                 FIR_INST/add_int_reg[0]/ACOUT[11]
                            (internal pin)
  Destination:            FIR_INST/add_int_reg[1]/ACIN[11]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y4           DSP48E1                      0.000     0.000 r  FIR_INST/add_int_reg[0]/ACOUT[11]
                         net (fo=1, routed)           0.002     0.002    FIR_INST/add_int_reg_n_42_[0]
    DSP48_X0Y5           DSP48E1                                      r  FIR_INST/add_int_reg[1]/ACIN[11]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           1.654     5.175    FIR_INST/clk_IBUF_BUFG
    DSP48_X0Y5           DSP48E1                                      r  FIR_INST/add_int_reg[1]/CLK

Slack:                    inf
  Source:                 FIR_INST/add_int_reg[0]/ACOUT[12]
                            (internal pin)
  Destination:            FIR_INST/add_int_reg[1]/ACIN[12]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y4           DSP48E1                      0.000     0.000 r  FIR_INST/add_int_reg[0]/ACOUT[12]
                         net (fo=1, routed)           0.002     0.002    FIR_INST/add_int_reg_n_41_[0]
    DSP48_X0Y5           DSP48E1                                      r  FIR_INST/add_int_reg[1]/ACIN[12]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           1.654     5.175    FIR_INST/clk_IBUF_BUFG
    DSP48_X0Y5           DSP48E1                                      r  FIR_INST/add_int_reg[1]/CLK

Slack:                    inf
  Source:                 FIR_INST/add_int_reg[0]/ACOUT[13]
                            (internal pin)
  Destination:            FIR_INST/add_int_reg[1]/ACIN[13]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y4           DSP48E1                      0.000     0.000 r  FIR_INST/add_int_reg[0]/ACOUT[13]
                         net (fo=1, routed)           0.002     0.002    FIR_INST/add_int_reg_n_40_[0]
    DSP48_X0Y5           DSP48E1                                      r  FIR_INST/add_int_reg[1]/ACIN[13]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           1.654     5.175    FIR_INST/clk_IBUF_BUFG
    DSP48_X0Y5           DSP48E1                                      r  FIR_INST/add_int_reg[1]/CLK

Slack:                    inf
  Source:                 FIR_INST/add_int_reg[0]/ACOUT[14]
                            (internal pin)
  Destination:            FIR_INST/add_int_reg[1]/ACIN[14]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y4           DSP48E1                      0.000     0.000 r  FIR_INST/add_int_reg[0]/ACOUT[14]
                         net (fo=1, routed)           0.002     0.002    FIR_INST/add_int_reg_n_39_[0]
    DSP48_X0Y5           DSP48E1                                      r  FIR_INST/add_int_reg[1]/ACIN[14]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           1.654     5.175    FIR_INST/clk_IBUF_BUFG
    DSP48_X0Y5           DSP48E1                                      r  FIR_INST/add_int_reg[1]/CLK

Slack:                    inf
  Source:                 FIR_INST/add_int_reg[0]/ACOUT[15]
                            (internal pin)
  Destination:            FIR_INST/add_int_reg[1]/ACIN[15]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y4           DSP48E1                      0.000     0.000 r  FIR_INST/add_int_reg[0]/ACOUT[15]
                         net (fo=1, routed)           0.002     0.002    FIR_INST/add_int_reg_n_38_[0]
    DSP48_X0Y5           DSP48E1                                      r  FIR_INST/add_int_reg[1]/ACIN[15]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           1.654     5.175    FIR_INST/clk_IBUF_BUFG
    DSP48_X0Y5           DSP48E1                                      r  FIR_INST/add_int_reg[1]/CLK

Slack:                    inf
  Source:                 FIR_INST/add_int_reg[0]/ACOUT[16]
                            (internal pin)
  Destination:            FIR_INST/add_int_reg[1]/ACIN[16]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y4           DSP48E1                      0.000     0.000 r  FIR_INST/add_int_reg[0]/ACOUT[16]
                         net (fo=1, routed)           0.002     0.002    FIR_INST/add_int_reg_n_37_[0]
    DSP48_X0Y5           DSP48E1                                      r  FIR_INST/add_int_reg[1]/ACIN[16]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           1.654     5.175    FIR_INST/clk_IBUF_BUFG
    DSP48_X0Y5           DSP48E1                                      r  FIR_INST/add_int_reg[1]/CLK

Slack:                    inf
  Source:                 FIR_INST/add_int_reg[0]/ACOUT[17]
                            (internal pin)
  Destination:            FIR_INST/add_int_reg[1]/ACIN[17]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y4           DSP48E1                      0.000     0.000 r  FIR_INST/add_int_reg[0]/ACOUT[17]
                         net (fo=1, routed)           0.002     0.002    FIR_INST/add_int_reg_n_36_[0]
    DSP48_X0Y5           DSP48E1                                      r  FIR_INST/add_int_reg[1]/ACIN[17]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           1.654     5.175    FIR_INST/clk_IBUF_BUFG
    DSP48_X0Y5           DSP48E1                                      r  FIR_INST/add_int_reg[1]/CLK

Slack:                    inf
  Source:                 FIR_INST/add_int_reg[0]/ACOUT[18]
                            (internal pin)
  Destination:            FIR_INST/add_int_reg[1]/ACIN[18]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y4           DSP48E1                      0.000     0.000 r  FIR_INST/add_int_reg[0]/ACOUT[18]
                         net (fo=1, routed)           0.002     0.002    FIR_INST/add_int_reg_n_35_[0]
    DSP48_X0Y5           DSP48E1                                      r  FIR_INST/add_int_reg[1]/ACIN[18]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           1.654     5.175    FIR_INST/clk_IBUF_BUFG
    DSP48_X0Y5           DSP48E1                                      r  FIR_INST/add_int_reg[1]/CLK





