
#####==========stderr_mid==========#####:
clang version 3.5.0 (tags/RELEASE_350/final)
Target: dsp
Thread model: posix
 "D:\ppp\lee_han-dsp_compiler-master\dsp_compiler_old\build-x64\Debug\bin\clang.exe" -cc1 -triple dsp -emit-llvm -disable-free -main-file-name binary_insert.c -mrelocation-model static -mdisable-fp-elim -fmath-errno -no-integrated-as -mconstructor-aliases -v -dwarf-column-info -coverage-file "D:\\ppp\\Linker PPP\\20191209-windows-linker\\compiler-linker-win10-test\\./testcase_8slots/binary_insert.ll" -resource-dir "D:\\ppp\\lee_han-dsp_compiler-master\\dsp_compiler_old\\build-x64\\Debug\\bin\\..\\lib\\clang\\3.5.0" -I ./include -O1 -fno-dwarf-directory-asm -fdebug-compilation-dir "D:\\ppp\\Linker PPP\\20191209-windows-linker\\compiler-linker-win10-test" -ferror-limit 19 -fmessage-length 0 -mstackrealign -fobjc-runtime=gcc -fdiagnostics-show-option -o ./testcase_8slots/binary_insert.ll -x c ./testcase_8slots/binary_insert.c
clang -cc1 version 3.5.0 based upon LLVM 3.5.0svn default target x86_64-pc-windows-msvc
ignoring nonexistent directory "/usr/local/include"
ignoring nonexistent directory "/usr/include"
#include "..." search starts here:
#include <...> search starts here:
 ./include
 D:\ppp\lee_han-dsp_compiler-master\dsp_compiler_old\build-x64\Debug\bin\..\lib\clang\3.5.0\include
End of search list.
'' is not a recognized processor for this target (ignoring processor)

#####==========stderr_asm==========#####:
# Machine code for function binary_insert: SSA
Frame Objects:
  fi#-1: size=4, align=8, fixed, at location [SP+8]
Function Live Ins: %A0 in %vreg13, %A1 in %vreg14

BB#0: derived from LLVM BB %entry
    Live Ins: %A0 %A1
	%vreg14<def> = COPY %A1; CPURegs:%vreg14
	%vreg13<def> = COPY %A0; CPURegs:%vreg13
	%vreg15<def> = COPY %vreg13; CPURegs:%vreg15,%vreg13
	%vreg18<def> = MovGR %ZERO, -1; CPURegs:%vreg18
	%vreg16<def> = COPY %vreg14; CPURegs:%vreg16,%vreg14
	%vreg17<def> = LD <fi#-1>, 0; mem:LD4[FixedStack-1](align=8) CPURegs:%vreg17
	%vreg19<def> = GT %vreg14, %vreg17; CPURegs:%vreg19,%vreg14,%vreg17
	JC %vreg19<kill>, <BB#10>; CPURegs:%vreg19
	Jmp <BB#1>
    Successors according to CFG: BB#10(16) BB#1(16)

BB#1: derived from LLVM BB %for.cond.preheader
    Predecessors according to CFG: BB#0
	%vreg21<def> = GE %vreg16, %vreg17; CPURegs:%vreg21,%vreg16,%vreg17
	%vreg20<def> = MovGR %ZERO, 0; CPURegs:%vreg20
	JC %vreg21<kill>, <BB#10>; CPURegs:%vreg21
	Jmp <BB#2>
    Successors according to CFG: BB#2(16) BB#10(16)

BB#2: derived from LLVM BB %for.body
    Predecessors according to CFG: BB#1 BB#9
	%vreg0<def> = PHI %vreg16, <BB#1>, %vreg1, <BB#9>; CPURegs:%vreg0,%vreg16,%vreg1
	%vreg22<def> = LT %vreg0, %vreg16; CPURegs:%vreg22,%vreg0,%vreg16
	%vreg1<def> = ADDiu %vreg0, 1; CPURegs:%vreg1,%vreg0
	%vreg23<def> = MovGR %ZERO, 2; CPURegs:%vreg23
	%vreg24<def> = SHL %vreg1, %vreg23<kill>; CPURegs:%vreg24,%vreg1,%vreg23
	%vreg25<def> = ADDu %vreg15, %vreg24<kill>; CPURegs:%vreg25,%vreg15,%vreg24
	%vreg2<def> = LD %vreg25<kill>, 0; mem:LD4[%arrayidx](tbaa=<badref>) CPURegs:%vreg2,%vreg25
	JC %vreg22<kill>, <BB#5>; CPURegs:%vreg22
	Jmp <BB#3>
    Successors according to CFG: BB#5(16) BB#3(16)

BB#3: derived from LLVM BB %while.body.lr.ph
    Predecessors according to CFG: BB#2 BB#7
	%vreg3<def> = PHI %vreg0, <BB#2>, %vreg6, <BB#7>; CPURegs:%vreg3,%vreg0,%vreg6
	%vreg4<def> = PHI %vreg16, <BB#2>, %vreg9, <BB#7>; CPURegs:%vreg4,%vreg16,%vreg9
	Jmp <BB#6>
    Successors according to CFG: BB#6

BB#4: derived from LLVM BB %while.cond
    Predecessors according to CFG: BB#6
	%vreg37<def> = LE %vreg4, %vreg8; CPURegs:%vreg37,%vreg4,%vreg8
	JC %vreg37<kill>, <BB#6>; CPURegs:%vreg37
	Jmp <BB#5>
    Successors according to CFG: BB#5(4) BB#6(124)

BB#5: derived from LLVM BB %for.cond11.preheader
    Predecessors according to CFG: BB#2 BB#7 BB#4
	%vreg5<def> = PHI %vreg16, <BB#2>, %vreg9, <BB#7>, %vreg4, <BB#4>; CPURegs:%vreg5,%vreg16,%vreg9,%vreg4
	%vreg38<def> = LT %vreg0, %vreg5; CPURegs:%vreg38,%vreg0,%vreg5
	JC %vreg38<kill>, <BB#9>; CPURegs:%vreg38
	Jmp <BB#8>
    Successors according to CFG: BB#9(16) BB#8(16)

BB#6: derived from LLVM BB %while.body
    Predecessors according to CFG: BB#3 BB#4
	%vreg6<def> = PHI %vreg3, <BB#3>, %vreg8, <BB#4>; CPURegs:%vreg6,%vreg3,%vreg8
	%vreg26<def> = ADDu %vreg6, %vreg4; CPURegs:%vreg26,%vreg6,%vreg4
	%vreg27<def> = MovGR %ZERO, 31; CPURegs:%vreg27
	%vreg28<def> = SRL %vreg26, %vreg27<kill>; CPURegs:%vreg28,%vreg26,%vreg27
	%vreg29<def> = ADDu %vreg26, %vreg28<kill>; CPURegs:%vreg29,%vreg26,%vreg28
	%vreg30<def> = MovGR %ZERO, 1; CPURegs:%vreg30
	%vreg7<def> = SRA %vreg29<kill>, %vreg30<kill>; CPURegs:%vreg7,%vreg29,%vreg30
	%vreg31<def> = MovGR %ZERO, 2; CPURegs:%vreg31
	%vreg32<def> = SHL %vreg7, %vreg31<kill>; CPURegs:%vreg32,%vreg7,%vreg31
	%vreg33<def> = ADDu %vreg15, %vreg32<kill>; CPURegs:%vreg33,%vreg15,%vreg32
	%vreg34<def> = LD %vreg33<kill>, 0; mem:LD4[%arrayidx4](tbaa=<badref>) CPURegs:%vreg34,%vreg33
	%vreg35<def> = GT %vreg34<kill>, %vreg2; CPURegs:%vreg35,%vreg34,%vreg2
	%vreg8<def> = ADDiu %vreg7, -1; CPURegs:%vreg8,%vreg7
	JC %vreg35<kill>, <BB#4>; CPURegs:%vreg35
	Jmp <BB#7>
    Successors according to CFG: BB#4(124) BB#7(4)

BB#7: derived from LLVM BB %if.then6
    Predecessors according to CFG: BB#6
	%vreg36<def> = LT %vreg7, %vreg6; CPURegs:%vreg36,%vreg7,%vreg6
	%vreg9<def> = ADDiu %vreg7, 1; CPURegs:%vreg9,%vreg7
	JC %vreg36<kill>, <BB#3>; CPURegs:%vreg36
	Jmp <BB#5>
    Successors according to CFG: BB#3(124) BB#5(4)

BB#8: derived from LLVM BB %for.body13
    Predecessors according to CFG: BB#5 BB#8
	%vreg10<def> = PHI %vreg0, <BB#5>, %vreg11, <BB#8>; CPURegs:%vreg10,%vreg0,%vreg11
	%vreg39<def> = MovGR %ZERO, 2; CPURegs:%vreg39
	%vreg40<def> = SHL %vreg10, %vreg39<kill>; CPURegs:%vreg40,%vreg10,%vreg39
	%vreg41<def> = ADDu %vreg15, %vreg40<kill>; CPURegs:%vreg41,%vreg15,%vreg40
	%vreg42<def> = LD %vreg41, 0; mem:LD4[%arrayidx14](tbaa=<badref>) CPURegs:%vreg42,%vreg41
	ST %vreg42<kill>, %vreg41, 4; mem:ST4[%arrayidx16](tbaa=<badref>) CPURegs:%vreg42,%vreg41
	%vreg43<def> = GT %vreg10, %vreg5; CPURegs:%vreg43,%vreg10,%vreg5
	%vreg11<def> = ADDiu %vreg10, -1; CPURegs:%vreg11,%vreg10
	JC %vreg43<kill>, <BB#8>; CPURegs:%vreg43
	Jmp <BB#9>
    Successors according to CFG: BB#8(124) BB#9(4)

BB#9: derived from LLVM BB %for.end
    Predecessors according to CFG: BB#5 BB#8
	%vreg45<def> = MovGR %ZERO, 2; CPURegs:%vreg45
	%vreg46<def> = SHL %vreg5, %vreg45<kill>; CPURegs:%vreg46,%vreg5,%vreg45
	%vreg47<def> = ADDu %vreg15, %vreg46<kill>; CPURegs:%vreg47,%vreg15,%vreg46
	ST %vreg2, %vreg47<kill>, 0; mem:ST4[%arrayidx17](tbaa=<badref>) CPURegs:%vreg2,%vreg47
	%vreg48<def> = NEQ %vreg1, %vreg17; CPURegs:%vreg48,%vreg1,%vreg17
	%vreg44<def> = MovGR %ZERO, 0; CPURegs:%vreg44
	JC %vreg48<kill>, <BB#2>; CPURegs:%vreg48
	Jmp <BB#10>
    Successors according to CFG: BB#10(4) BB#2(124)

BB#10: derived from LLVM BB %return
    Predecessors according to CFG: BB#0 BB#1 BB#9
	%vreg12<def> = PHI %vreg18, <BB#0>, %vreg20, <BB#1>, %vreg44, <BB#9>; CPURegs:%vreg12,%vreg18,%vreg20,%vreg44
	%V0<def> = COPY %vreg12; CPURegs:%vreg12
	RetLR %V0<imp-use>

# End machine code for function binary_insert.


#####==========stderr_obj==========#####:
# Machine code for function binary_insert: SSA
Frame Objects:
  fi#-1: size=4, align=8, fixed, at location [SP+8]
Function Live Ins: %A0 in %vreg13, %A1 in %vreg14

BB#0: derived from LLVM BB %entry
    Live Ins: %A0 %A1
	%vreg14<def> = COPY %A1; CPURegs:%vreg14
	%vreg13<def> = COPY %A0; CPURegs:%vreg13
	%vreg15<def> = COPY %vreg13; CPURegs:%vreg15,%vreg13
	%vreg18<def> = MovGR %ZERO, -1; CPURegs:%vreg18
	%vreg16<def> = COPY %vreg14; CPURegs:%vreg16,%vreg14
	%vreg17<def> = LD <fi#-1>, 0; mem:LD4[FixedStack-1](align=8) CPURegs:%vreg17
	%vreg19<def> = GT %vreg14, %vreg17; CPURegs:%vreg19,%vreg14,%vreg17
	JC %vreg19<kill>, <BB#10>; CPURegs:%vreg19
	Jmp <BB#1>
    Successors according to CFG: BB#10(16) BB#1(16)

BB#1: derived from LLVM BB %for.cond.preheader
    Predecessors according to CFG: BB#0
	%vreg21<def> = GE %vreg16, %vreg17; CPURegs:%vreg21,%vreg16,%vreg17
	%vreg20<def> = MovGR %ZERO, 0; CPURegs:%vreg20
	JC %vreg21<kill>, <BB#10>; CPURegs:%vreg21
	Jmp <BB#2>
    Successors according to CFG: BB#2(16) BB#10(16)

BB#2: derived from LLVM BB %for.body
    Predecessors according to CFG: BB#1 BB#9
	%vreg0<def> = PHI %vreg16, <BB#1>, %vreg1, <BB#9>; CPURegs:%vreg0,%vreg16,%vreg1
	%vreg22<def> = LT %vreg0, %vreg16; CPURegs:%vreg22,%vreg0,%vreg16
	%vreg1<def> = ADDiu %vreg0, 1; CPURegs:%vreg1,%vreg0
	%vreg23<def> = MovGR %ZERO, 2; CPURegs:%vreg23
	%vreg24<def> = SHL %vreg1, %vreg23<kill>; CPURegs:%vreg24,%vreg1,%vreg23
	%vreg25<def> = ADDu %vreg15, %vreg24<kill>; CPURegs:%vreg25,%vreg15,%vreg24
	%vreg2<def> = LD %vreg25<kill>, 0; mem:LD4[%arrayidx](tbaa=<badref>) CPURegs:%vreg2,%vreg25
	JC %vreg22<kill>, <BB#5>; CPURegs:%vreg22
	Jmp <BB#3>
    Successors according to CFG: BB#5(16) BB#3(16)

BB#3: derived from LLVM BB %while.body.lr.ph
    Predecessors according to CFG: BB#2 BB#7
	%vreg3<def> = PHI %vreg0, <BB#2>, %vreg6, <BB#7>; CPURegs:%vreg3,%vreg0,%vreg6
	%vreg4<def> = PHI %vreg16, <BB#2>, %vreg9, <BB#7>; CPURegs:%vreg4,%vreg16,%vreg9
	Jmp <BB#6>
    Successors according to CFG: BB#6

BB#4: derived from LLVM BB %while.cond
    Predecessors according to CFG: BB#6
	%vreg37<def> = LE %vreg4, %vreg8; CPURegs:%vreg37,%vreg4,%vreg8
	JC %vreg37<kill>, <BB#6>; CPURegs:%vreg37
	Jmp <BB#5>
    Successors according to CFG: BB#5(4) BB#6(124)

BB#5: derived from LLVM BB %for.cond11.preheader
    Predecessors according to CFG: BB#2 BB#7 BB#4
	%vreg5<def> = PHI %vreg16, <BB#2>, %vreg9, <BB#7>, %vreg4, <BB#4>; CPURegs:%vreg5,%vreg16,%vreg9,%vreg4
	%vreg38<def> = LT %vreg0, %vreg5; CPURegs:%vreg38,%vreg0,%vreg5
	JC %vreg38<kill>, <BB#9>; CPURegs:%vreg38
	Jmp <BB#8>
    Successors according to CFG: BB#9(16) BB#8(16)

BB#6: derived from LLVM BB %while.body
    Predecessors according to CFG: BB#3 BB#4
	%vreg6<def> = PHI %vreg3, <BB#3>, %vreg8, <BB#4>; CPURegs:%vreg6,%vreg3,%vreg8
	%vreg26<def> = ADDu %vreg6, %vreg4; CPURegs:%vreg26,%vreg6,%vreg4
	%vreg27<def> = MovGR %ZERO, 31; CPURegs:%vreg27
	%vreg28<def> = SRL %vreg26, %vreg27<kill>; CPURegs:%vreg28,%vreg26,%vreg27
	%vreg29<def> = ADDu %vreg26, %vreg28<kill>; CPURegs:%vreg29,%vreg26,%vreg28
	%vreg30<def> = MovGR %ZERO, 1; CPURegs:%vreg30
	%vreg7<def> = SRA %vreg29<kill>, %vreg30<kill>; CPURegs:%vreg7,%vreg29,%vreg30
	%vreg31<def> = MovGR %ZERO, 2; CPURegs:%vreg31
	%vreg32<def> = SHL %vreg7, %vreg31<kill>; CPURegs:%vreg32,%vreg7,%vreg31
	%vreg33<def> = ADDu %vreg15, %vreg32<kill>; CPURegs:%vreg33,%vreg15,%vreg32
	%vreg34<def> = LD %vreg33<kill>, 0; mem:LD4[%arrayidx4](tbaa=<badref>) CPURegs:%vreg34,%vreg33
	%vreg35<def> = GT %vreg34<kill>, %vreg2; CPURegs:%vreg35,%vreg34,%vreg2
	%vreg8<def> = ADDiu %vreg7, -1; CPURegs:%vreg8,%vreg7
	JC %vreg35<kill>, <BB#4>; CPURegs:%vreg35
	Jmp <BB#7>
    Successors according to CFG: BB#4(124) BB#7(4)

BB#7: derived from LLVM BB %if.then6
    Predecessors according to CFG: BB#6
	%vreg36<def> = LT %vreg7, %vreg6; CPURegs:%vreg36,%vreg7,%vreg6
	%vreg9<def> = ADDiu %vreg7, 1; CPURegs:%vreg9,%vreg7
	JC %vreg36<kill>, <BB#3>; CPURegs:%vreg36
	Jmp <BB#5>
    Successors according to CFG: BB#3(124) BB#5(4)

BB#8: derived from LLVM BB %for.body13
    Predecessors according to CFG: BB#5 BB#8
	%vreg10<def> = PHI %vreg0, <BB#5>, %vreg11, <BB#8>; CPURegs:%vreg10,%vreg0,%vreg11
	%vreg39<def> = MovGR %ZERO, 2; CPURegs:%vreg39
	%vreg40<def> = SHL %vreg10, %vreg39<kill>; CPURegs:%vreg40,%vreg10,%vreg39
	%vreg41<def> = ADDu %vreg15, %vreg40<kill>; CPURegs:%vreg41,%vreg15,%vreg40
	%vreg42<def> = LD %vreg41, 0; mem:LD4[%arrayidx14](tbaa=<badref>) CPURegs:%vreg42,%vreg41
	ST %vreg42<kill>, %vreg41, 4; mem:ST4[%arrayidx16](tbaa=<badref>) CPURegs:%vreg42,%vreg41
	%vreg43<def> = GT %vreg10, %vreg5; CPURegs:%vreg43,%vreg10,%vreg5
	%vreg11<def> = ADDiu %vreg10, -1; CPURegs:%vreg11,%vreg10
	JC %vreg43<kill>, <BB#8>; CPURegs:%vreg43
	Jmp <BB#9>
    Successors according to CFG: BB#8(124) BB#9(4)

BB#9: derived from LLVM BB %for.end
    Predecessors according to CFG: BB#5 BB#8
	%vreg45<def> = MovGR %ZERO, 2; CPURegs:%vreg45
	%vreg46<def> = SHL %vreg5, %vreg45<kill>; CPURegs:%vreg46,%vreg5,%vreg45
	%vreg47<def> = ADDu %vreg15, %vreg46<kill>; CPURegs:%vreg47,%vreg15,%vreg46
	ST %vreg2, %vreg47<kill>, 0; mem:ST4[%arrayidx17](tbaa=<badref>) CPURegs:%vreg2,%vreg47
	%vreg48<def> = NEQ %vreg1, %vreg17; CPURegs:%vreg48,%vreg1,%vreg17
	%vreg44<def> = MovGR %ZERO, 0; CPURegs:%vreg44
	JC %vreg48<kill>, <BB#2>; CPURegs:%vreg48
	Jmp <BB#10>
    Successors according to CFG: BB#10(4) BB#2(124)

BB#10: derived from LLVM BB %return
    Predecessors according to CFG: BB#0 BB#1 BB#9
	%vreg12<def> = PHI %vreg18, <BB#0>, %vreg20, <BB#1>, %vreg44, <BB#9>; CPURegs:%vreg12,%vreg18,%vreg20,%vreg44
	%V0<def> = COPY %vreg12; CPURegs:%vreg12
	RetLR %V0<imp-use>

# End machine code for function binary_insert.

