
*** Running vivado
    with args -log FA4bit_Sub.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source FA4bit_Sub.tcl


****** Vivado v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:47:09 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source FA4bit_Sub.tcl -notrace
Command: synth_design -top FA4bit_Sub -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 90329 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1777.707 ; gain = 155.719 ; free physical = 1242 ; free virtual = 10228
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'FA4bit_Sub' [/home/it/Lab1_Project/Lab1_Project.srcs/sources_1/new/FA4bit_Sub.sv:23]
INFO: [Synth 8-6157] synthesizing module 'xorgate' [/home/it/Lab1_Project/Lab1_Project.srcs/sources_1/new/xorgate.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'xorgate' (1#1) [/home/it/Lab1_Project/Lab1_Project.srcs/sources_1/new/xorgate.sv:23]
WARNING: [Synth 8-6104] Input port 'b' has an internal driver [/home/it/Lab1_Project/Lab1_Project.srcs/sources_1/new/FA4bit_Sub.sv:31]
WARNING: [Synth 8-6104] Input port 'b' has an internal driver [/home/it/Lab1_Project/Lab1_Project.srcs/sources_1/new/FA4bit_Sub.sv:32]
WARNING: [Synth 8-6104] Input port 'b' has an internal driver [/home/it/Lab1_Project/Lab1_Project.srcs/sources_1/new/FA4bit_Sub.sv:33]
WARNING: [Synth 8-6104] Input port 'b' has an internal driver [/home/it/Lab1_Project/Lab1_Project.srcs/sources_1/new/FA4bit_Sub.sv:34]
INFO: [Synth 8-6157] synthesizing module 'FA' [/home/it/Lab1_Project/Lab1_Project.srcs/sources_1/new/FA.sv:23]
INFO: [Synth 8-6157] synthesizing module 'HA' [/home/it/Lab1_Project/Lab1_Project.srcs/sources_1/new/HA.sv:23]
INFO: [Synth 8-6157] synthesizing module 'andgate' [/home/it/Lab1_Project/Lab1_Project.srcs/sources_1/new/andgate.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'andgate' (2#1) [/home/it/Lab1_Project/Lab1_Project.srcs/sources_1/new/andgate.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'HA' (3#1) [/home/it/Lab1_Project/Lab1_Project.srcs/sources_1/new/HA.sv:23]
INFO: [Synth 8-6157] synthesizing module 'orgate' [/home/it/Lab1_Project/Lab1_Project.srcs/sources_1/new/orgate.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'orgate' (4#1) [/home/it/Lab1_Project/Lab1_Project.srcs/sources_1/new/orgate.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'FA' (5#1) [/home/it/Lab1_Project/Lab1_Project.srcs/sources_1/new/FA.sv:23]
WARNING: [Synth 8-3848] Net w7 in module/entity FA4bit_Sub does not have driver. [/home/it/Lab1_Project/Lab1_Project.srcs/sources_1/new/FA4bit_Sub.sv:30]
WARNING: [Synth 8-3848] Net w4 in module/entity FA4bit_Sub does not have driver. [/home/it/Lab1_Project/Lab1_Project.srcs/sources_1/new/FA4bit_Sub.sv:30]
WARNING: [Synth 8-3848] Net w5 in module/entity FA4bit_Sub does not have driver. [/home/it/Lab1_Project/Lab1_Project.srcs/sources_1/new/FA4bit_Sub.sv:30]
WARNING: [Synth 8-3848] Net w6 in module/entity FA4bit_Sub does not have driver. [/home/it/Lab1_Project/Lab1_Project.srcs/sources_1/new/FA4bit_Sub.sv:30]
INFO: [Synth 8-6155] done synthesizing module 'FA4bit_Sub' (6#1) [/home/it/Lab1_Project/Lab1_Project.srcs/sources_1/new/FA4bit_Sub.sv:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1832.457 ; gain = 210.469 ; free physical = 1257 ; free virtual = 10243
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 1836.426 ; gain = 214.438 ; free physical = 1256 ; free virtual = 10242
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 1836.426 ; gain = 214.438 ; free physical = 1256 ; free virtual = 10242
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/it/Lab1_Project/Lab1_Project.srcs/constrs_1/new/master.xdc]
Finished Parsing XDC File [/home/it/Lab1_Project/Lab1_Project.srcs/constrs_1/new/master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/it/Lab1_Project/Lab1_Project.srcs/constrs_1/new/master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/FA4bit_Sub_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/FA4bit_Sub_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1988.145 ; gain = 0.000 ; free physical = 1161 ; free virtual = 10153
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1988.145 ; gain = 0.000 ; free physical = 1161 ; free virtual = 10153
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:10 ; elapsed = 00:00:13 . Memory (MB): peak = 1988.145 ; gain = 366.156 ; free physical = 1220 ; free virtual = 10207
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:10 ; elapsed = 00:00:13 . Memory (MB): peak = 1988.145 ; gain = 366.156 ; free physical = 1220 ; free virtual = 10207
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:10 ; elapsed = 00:00:13 . Memory (MB): peak = 1988.145 ; gain = 366.156 ; free physical = 1220 ; free virtual = 10207
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:13 . Memory (MB): peak = 1988.145 ; gain = 366.156 ; free physical = 1213 ; free virtual = 10201
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 16    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module xorgate 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module orgate 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin b[0] with 1st driver pin 'nolabel_line31/u_xor_inferred/f' [/home/it/Lab1_Project/Lab1_Project.srcs/sources_1/new/xorgate.sv:28]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin b[0] with 2nd driver pin 'b[0]' [/home/it/Lab1_Project/Lab1_Project.srcs/sources_1/new/FA4bit_Sub.sv:23]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin b[1] with 1st driver pin 'nolabel_line32/u_xor_inferred/f' [/home/it/Lab1_Project/Lab1_Project.srcs/sources_1/new/xorgate.sv:28]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin b[1] with 2nd driver pin 'b[1]' [/home/it/Lab1_Project/Lab1_Project.srcs/sources_1/new/FA4bit_Sub.sv:23]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin b[2] with 1st driver pin 'nolabel_line33/u_xor_inferred/f' [/home/it/Lab1_Project/Lab1_Project.srcs/sources_1/new/xorgate.sv:28]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin b[2] with 2nd driver pin 'b[2]' [/home/it/Lab1_Project/Lab1_Project.srcs/sources_1/new/FA4bit_Sub.sv:23]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin b[3] with 1st driver pin 'nolabel_line34/u_xor_inferred/f' [/home/it/Lab1_Project/Lab1_Project.srcs/sources_1/new/xorgate.sv:28]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin b[3] with 2nd driver pin 'b[3]' [/home/it/Lab1_Project/Lab1_Project.srcs/sources_1/new/FA4bit_Sub.sv:23]
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 1988.145 ; gain = 366.156 ; free physical = 1203 ; free virtual = 10192
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:17 ; elapsed = 00:00:20 . Memory (MB): peak = 1988.145 ; gain = 366.156 ; free physical = 1057 ; free virtual = 10089
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:17 ; elapsed = 00:00:20 . Memory (MB): peak = 1988.145 ; gain = 366.156 ; free physical = 1057 ; free virtual = 10089
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:17 ; elapsed = 00:00:20 . Memory (MB): peak = 1988.145 ; gain = 366.156 ; free physical = 1045 ; free virtual = 10081
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 1988.145 ; gain = 366.156 ; free physical = 1049 ; free virtual = 10081
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 1988.145 ; gain = 366.156 ; free physical = 1049 ; free virtual = 10081
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 1988.145 ; gain = 366.156 ; free physical = 1049 ; free virtual = 10081
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 1988.145 ; gain = 366.156 ; free physical = 1049 ; free virtual = 10081
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 1988.145 ; gain = 366.156 ; free physical = 1049 ; free virtual = 10081
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 1988.145 ; gain = 366.156 ; free physical = 1049 ; free virtual = 10081
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |LUT2 |     1|
|2     |LUT3 |     1|
|3     |LUT4 |     1|
|4     |LUT5 |     2|
|5     |IBUF |     5|
|6     |OBUF |     5|
+------+-----+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |    15|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 1988.145 ; gain = 366.156 ; free physical = 1049 ; free virtual = 10081
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 8 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 1988.145 ; gain = 214.438 ; free physical = 1101 ; free virtual = 10133
Synthesis Optimization Complete : Time (s): cpu = 00:00:19 ; elapsed = 00:00:22 . Memory (MB): peak = 1988.145 ; gain = 366.156 ; free physical = 1101 ; free virtual = 10133
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1988.145 ; gain = 0.000 ; free physical = 1080 ; free virtual = 10090
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
22 Infos, 8 Warnings, 8 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 1988.145 ; gain = 606.070 ; free physical = 1160 ; free virtual = 10171
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1988.145 ; gain = 0.000 ; free physical = 1160 ; free virtual = 10171
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint '/home/it/Lab1_Project/Lab1_Project.runs/synth_1/FA4bit_Sub.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file FA4bit_Sub_utilization_synth.rpt -pb FA4bit_Sub_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Nov 12 22:35:37 2024...
