Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Wed Jul 17 15:49:44 2019
| Host         : LAPTOP-RI5OSPDL running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file TrafficBoy_timing_summary_routed.rpt -pb TrafficBoy_timing_summary_routed.pb -rpx TrafficBoy_timing_summary_routed.rpx -warn_on_violation
| Design       : TrafficBoy
| Device       : 7k70t-fbv676
| Speed File   : -1  PRODUCTION 1.12 2017-02-17
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 3 register/latch pins with no clock driven by root clock pin: FSM_sequential_state_reg[0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: FSM_sequential_state_reg[1]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 3 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 9 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -0.136       -0.369                      3                    6        0.218        0.000                      0                    6       -0.600       -0.600                       1                     7  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)         Period(ns)      Frequency(MHz)
-----  ------------         ----------      --------------
clk    {0.000 0.500}        1.000           1000.000        


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                -0.136       -0.369                      3                    6        0.218        0.000                      0                    6       -0.600       -0.600                       1                     7  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            3  Failing Endpoints,  Worst Slack       -0.136ns,  Total Violation       -0.369ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.218ns,  Total Violation        0.000ns
PW    :            1  Failing Endpoint ,  Worst Slack       -0.600ns,  Total Violation       -0.600ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.136ns  (required time - arrival time)
  Source:                 clk_o_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            FSM_sequential_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (clk rise@1.000ns - clk rise@0.000ns)
  Data Path Delay:        1.114ns  (logic 0.375ns (33.667%)  route 0.739ns (66.333%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.258ns = ( 6.258 - 1.000 ) 
    Source Clock Delay      (SCD):    5.619ns
    Clock Pessimism Removal (CPR):    0.339ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         1.703     1.703 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.140     3.843    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.963 r  clk_IBUF_BUFG_inst/O
                         net (fo=6, routed)           1.656     5.619    clk_IBUF_BUFG
    SLICE_X1Y3           FDRE                                         r  clk_o_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y3           FDRE (Prop_fdre_C_Q)         0.269     5.888 f  clk_o_reg[2]/Q
                         net (fo=8, routed)           0.505     6.393    clk_o_OBUF[2]
    SLICE_X1Y3           LUT4 (Prop_lut4_I0_O)        0.053     6.446 r  FSM_sequential_state[1]_i_3/O
                         net (fo=1, routed)           0.234     6.680    p_0_in
    SLICE_X0Y4           LUT4 (Prop_lut4_I2_O)        0.053     6.733 r  FSM_sequential_state[1]_i_1/O
                         net (fo=1, routed)           0.000     6.733    FSM_sequential_state[1]_i_1_n_0
    SLICE_X0Y4           FDRE                                         r  FSM_sequential_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        1.000     1.000 r  
    P23                                               0.000     1.000 r  clk (IN)
                         net (fo=0)                   0.000     1.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         1.561     2.561 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.040     4.601    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     4.714 r  clk_IBUF_BUFG_inst/O
                         net (fo=6, routed)           1.544     6.258    clk_IBUF_BUFG
    SLICE_X0Y4           FDRE                                         r  FSM_sequential_state_reg[1]/C
                         clock pessimism              0.339     6.597    
                         clock uncertainty           -0.035     6.562    
    SLICE_X0Y4           FDRE (Setup_fdre_C_D)        0.035     6.597    FSM_sequential_state_reg[1]
  -------------------------------------------------------------------
                         required time                          6.597    
                         arrival time                          -6.733    
  -------------------------------------------------------------------
                         slack                                 -0.136    

Slack (VIOLATED) :        -0.133ns  (required time - arrival time)
  Source:                 clk_o_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            FSM_sequential_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (clk rise@1.000ns - clk rise@0.000ns)
  Data Path Delay:        1.111ns  (logic 0.375ns (33.740%)  route 0.736ns (66.260%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.259ns = ( 6.259 - 1.000 ) 
    Source Clock Delay      (SCD):    5.619ns
    Clock Pessimism Removal (CPR):    0.339ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         1.703     1.703 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.140     3.843    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.963 r  clk_IBUF_BUFG_inst/O
                         net (fo=6, routed)           1.656     5.619    clk_IBUF_BUFG
    SLICE_X1Y3           FDRE                                         r  clk_o_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y3           FDRE (Prop_fdre_C_Q)         0.269     5.888 r  clk_o_reg[1]/Q
                         net (fo=8, routed)           0.510     6.398    clk_o_OBUF[1]
    SLICE_X1Y2           LUT4 (Prop_lut4_I3_O)        0.053     6.451 f  FSM_sequential_state[1]_i_4/O
                         net (fo=1, routed)           0.227     6.677    FSM_sequential_state[1]_i_4_n_0
    SLICE_X3Y2           LUT4 (Prop_lut4_I3_O)        0.053     6.730 r  FSM_sequential_state[0]_i_1/O
                         net (fo=1, routed)           0.000     6.730    FSM_sequential_state[0]_i_1_n_0
    SLICE_X3Y2           FDRE                                         r  FSM_sequential_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        1.000     1.000 r  
    P23                                               0.000     1.000 r  clk (IN)
                         net (fo=0)                   0.000     1.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         1.561     2.561 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.040     4.601    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     4.714 r  clk_IBUF_BUFG_inst/O
                         net (fo=6, routed)           1.545     6.259    clk_IBUF_BUFG
    SLICE_X3Y2           FDRE                                         r  FSM_sequential_state_reg[0]/C
                         clock pessimism              0.339     6.598    
                         clock uncertainty           -0.035     6.563    
    SLICE_X3Y2           FDRE (Setup_fdre_C_D)        0.035     6.598    FSM_sequential_state_reg[0]
  -------------------------------------------------------------------
                         required time                          6.598    
                         arrival time                          -6.730    
  -------------------------------------------------------------------
                         slack                                 -0.133    

Slack (VIOLATED) :        -0.100ns  (required time - arrival time)
  Source:                 clk_o_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            clk_o_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (clk rise@1.000ns - clk rise@0.000ns)
  Data Path Delay:        1.079ns  (logic 0.322ns (29.845%)  route 0.757ns (70.155%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.259ns = ( 6.259 - 1.000 ) 
    Source Clock Delay      (SCD):    5.619ns
    Clock Pessimism Removal (CPR):    0.339ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         1.703     1.703 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.140     3.843    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.963 r  clk_IBUF_BUFG_inst/O
                         net (fo=6, routed)           1.656     5.619    clk_IBUF_BUFG
    SLICE_X1Y3           FDRE                                         r  clk_o_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y3           FDRE (Prop_fdre_C_Q)         0.269     5.888 f  clk_o_reg[1]/Q
                         net (fo=8, routed)           0.757     6.645    clk_o_OBUF[1]
    SLICE_X0Y2           LUT6 (Prop_lut6_I5_O)        0.053     6.698 r  clk_o[0]_i_1/O
                         net (fo=1, routed)           0.000     6.698    clk_o[0]_i_1_n_0
    SLICE_X0Y2           FDRE                                         r  clk_o_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        1.000     1.000 r  
    P23                                               0.000     1.000 r  clk (IN)
                         net (fo=0)                   0.000     1.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         1.561     2.561 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.040     4.601    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     4.714 r  clk_IBUF_BUFG_inst/O
                         net (fo=6, routed)           1.545     6.259    clk_IBUF_BUFG
    SLICE_X0Y2           FDRE                                         r  clk_o_reg[0]/C
                         clock pessimism              0.339     6.598    
                         clock uncertainty           -0.035     6.563    
    SLICE_X0Y2           FDRE (Setup_fdre_C_D)        0.035     6.598    clk_o_reg[0]
  -------------------------------------------------------------------
                         required time                          6.598    
                         arrival time                          -6.698    
  -------------------------------------------------------------------
                         slack                                 -0.100    

Slack (MET) :             0.034ns  (required time - arrival time)
  Source:                 clk_o_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            clk_o_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (clk rise@1.000ns - clk rise@0.000ns)
  Data Path Delay:        0.942ns  (logic 0.322ns (34.174%)  route 0.620ns (65.827%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.258ns = ( 6.258 - 1.000 ) 
    Source Clock Delay      (SCD):    5.620ns
    Clock Pessimism Removal (CPR):    0.339ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         1.703     1.703 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.140     3.843    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.963 r  clk_IBUF_BUFG_inst/O
                         net (fo=6, routed)           1.657     5.620    clk_IBUF_BUFG
    SLICE_X0Y2           FDRE                                         r  clk_o_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y2           FDRE (Prop_fdre_C_Q)         0.269     5.889 r  clk_o_reg[0]/Q
                         net (fo=7, routed)           0.620     6.509    clk_o_OBUF[0]
    SLICE_X1Y3           LUT6 (Prop_lut6_I1_O)        0.053     6.562 r  clk_o[1]_i_1/O
                         net (fo=1, routed)           0.000     6.562    clk_o[1]_i_1_n_0
    SLICE_X1Y3           FDRE                                         r  clk_o_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        1.000     1.000 r  
    P23                                               0.000     1.000 r  clk (IN)
                         net (fo=0)                   0.000     1.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         1.561     2.561 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.040     4.601    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     4.714 r  clk_IBUF_BUFG_inst/O
                         net (fo=6, routed)           1.544     6.258    clk_IBUF_BUFG
    SLICE_X1Y3           FDRE                                         r  clk_o_reg[1]/C
                         clock pessimism              0.339     6.597    
                         clock uncertainty           -0.035     6.562    
    SLICE_X1Y3           FDRE (Setup_fdre_C_D)        0.035     6.597    clk_o_reg[1]
  -------------------------------------------------------------------
                         required time                          6.597    
                         arrival time                          -6.562    
  -------------------------------------------------------------------
                         slack                                  0.034    

Slack (MET) :             0.036ns  (required time - arrival time)
  Source:                 clk_o_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            clk_o_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (clk rise@1.000ns - clk rise@0.000ns)
  Data Path Delay:        0.940ns  (logic 0.322ns (34.262%)  route 0.618ns (65.738%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.258ns = ( 6.258 - 1.000 ) 
    Source Clock Delay      (SCD):    5.620ns
    Clock Pessimism Removal (CPR):    0.339ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         1.703     1.703 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.140     3.843    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.963 r  clk_IBUF_BUFG_inst/O
                         net (fo=6, routed)           1.657     5.620    clk_IBUF_BUFG
    SLICE_X1Y1           FDRE                                         r  clk_o_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y1           FDRE (Prop_fdre_C_Q)         0.269     5.889 f  clk_o_reg[3]/Q
                         net (fo=8, routed)           0.618     6.507    clk_o_OBUF[3]
    SLICE_X1Y3           LUT6 (Prop_lut6_I5_O)        0.053     6.560 r  clk_o[2]_i_1/O
                         net (fo=1, routed)           0.000     6.560    clk_o[2]_i_1_n_0
    SLICE_X1Y3           FDRE                                         r  clk_o_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        1.000     1.000 r  
    P23                                               0.000     1.000 r  clk (IN)
                         net (fo=0)                   0.000     1.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         1.561     2.561 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.040     4.601    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     4.714 r  clk_IBUF_BUFG_inst/O
                         net (fo=6, routed)           1.544     6.258    clk_IBUF_BUFG
    SLICE_X1Y3           FDRE                                         r  clk_o_reg[2]/C
                         clock pessimism              0.339     6.597    
                         clock uncertainty           -0.035     6.562    
    SLICE_X1Y3           FDRE (Setup_fdre_C_D)        0.034     6.596    clk_o_reg[2]
  -------------------------------------------------------------------
                         required time                          6.596    
                         arrival time                          -6.560    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.037ns  (required time - arrival time)
  Source:                 clk_o_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            clk_o_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (clk rise@1.000ns - clk rise@0.000ns)
  Data Path Delay:        0.941ns  (logic 0.322ns (34.201%)  route 0.619ns (65.799%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.259ns = ( 6.259 - 1.000 ) 
    Source Clock Delay      (SCD):    5.619ns
    Clock Pessimism Removal (CPR):    0.339ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         1.703     1.703 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.140     3.843    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.963 r  clk_IBUF_BUFG_inst/O
                         net (fo=6, routed)           1.656     5.619    clk_IBUF_BUFG
    SLICE_X1Y3           FDRE                                         r  clk_o_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y3           FDRE (Prop_fdre_C_Q)         0.269     5.888 r  clk_o_reg[1]/Q
                         net (fo=8, routed)           0.619     6.508    clk_o_OBUF[1]
    SLICE_X1Y1           LUT6 (Prop_lut6_I3_O)        0.053     6.561 r  clk_o[3]_i_1/O
                         net (fo=1, routed)           0.000     6.561    clk_o[3]_i_1_n_0
    SLICE_X1Y1           FDRE                                         r  clk_o_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        1.000     1.000 r  
    P23                                               0.000     1.000 r  clk (IN)
                         net (fo=0)                   0.000     1.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         1.561     2.561 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.040     4.601    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     4.714 r  clk_IBUF_BUFG_inst/O
                         net (fo=6, routed)           1.545     6.259    clk_IBUF_BUFG
    SLICE_X1Y1           FDRE                                         r  clk_o_reg[3]/C
                         clock pessimism              0.339     6.598    
                         clock uncertainty           -0.035     6.563    
    SLICE_X1Y1           FDRE (Setup_fdre_C_D)        0.035     6.598    clk_o_reg[3]
  -------------------------------------------------------------------
                         required time                          6.598    
                         arrival time                          -6.561    
  -------------------------------------------------------------------
                         slack                                  0.037    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.218ns  (arrival time - required time)
  Source:                 clk_o_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            clk_o_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.294ns  (logic 0.128ns (43.551%)  route 0.166ns (56.449%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.444ns
    Source Clock Delay      (SCD):    1.957ns
    Clock Pessimism Removal (CPR):    0.472ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.863     1.297    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.323 r  clk_IBUF_BUFG_inst/O
                         net (fo=6, routed)           0.634     1.957    clk_IBUF_BUFG
    SLICE_X1Y3           FDRE                                         r  clk_o_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y3           FDRE (Prop_fdre_C_Q)         0.100     2.057 r  clk_o_reg[2]/Q
                         net (fo=8, routed)           0.166     2.223    clk_o_OBUF[2]
    SLICE_X1Y1           LUT6 (Prop_lut6_I1_O)        0.028     2.251 r  clk_o[3]_i_1/O
                         net (fo=1, routed)           0.000     2.251    clk_o[3]_i_1_n_0
    SLICE_X1Y1           FDRE                                         r  clk_o_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.630     0.630 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.928     1.558    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.588 r  clk_IBUF_BUFG_inst/O
                         net (fo=6, routed)           0.856     2.444    clk_IBUF_BUFG
    SLICE_X1Y1           FDRE                                         r  clk_o_reg[3]/C
                         clock pessimism             -0.472     1.972    
    SLICE_X1Y1           FDRE (Hold_fdre_C_D)         0.061     2.033    clk_o_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.033    
                         arrival time                           2.251    
  -------------------------------------------------------------------
                         slack                                  0.218    

Slack (MET) :             0.229ns  (arrival time - required time)
  Source:                 clk_o_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            clk_o_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.128ns (42.271%)  route 0.175ns (57.729%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.443ns
    Source Clock Delay      (SCD):    1.958ns
    Clock Pessimism Removal (CPR):    0.472ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.863     1.297    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.323 r  clk_IBUF_BUFG_inst/O
                         net (fo=6, routed)           0.635     1.958    clk_IBUF_BUFG
    SLICE_X1Y1           FDRE                                         r  clk_o_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y1           FDRE (Prop_fdre_C_Q)         0.100     2.058 f  clk_o_reg[3]/Q
                         net (fo=8, routed)           0.175     2.233    clk_o_OBUF[3]
    SLICE_X1Y3           LUT6 (Prop_lut6_I5_O)        0.028     2.261 r  clk_o[1]_i_1/O
                         net (fo=1, routed)           0.000     2.261    clk_o[1]_i_1_n_0
    SLICE_X1Y3           FDRE                                         r  clk_o_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.630     0.630 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.928     1.558    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.588 r  clk_IBUF_BUFG_inst/O
                         net (fo=6, routed)           0.855     2.443    clk_IBUF_BUFG
    SLICE_X1Y3           FDRE                                         r  clk_o_reg[1]/C
                         clock pessimism             -0.472     1.971    
    SLICE_X1Y3           FDRE (Hold_fdre_C_D)         0.061     2.032    clk_o_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.032    
                         arrival time                           2.261    
  -------------------------------------------------------------------
                         slack                                  0.229    

Slack (MET) :             0.244ns  (arrival time - required time)
  Source:                 clk_o_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            clk_o_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.128ns (40.341%)  route 0.189ns (59.659%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.443ns
    Source Clock Delay      (SCD):    1.958ns
    Clock Pessimism Removal (CPR):    0.472ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.863     1.297    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.323 r  clk_IBUF_BUFG_inst/O
                         net (fo=6, routed)           0.635     1.958    clk_IBUF_BUFG
    SLICE_X0Y2           FDRE                                         r  clk_o_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y2           FDRE (Prop_fdre_C_Q)         0.100     2.058 r  clk_o_reg[0]/Q
                         net (fo=7, routed)           0.189     2.247    clk_o_OBUF[0]
    SLICE_X1Y3           LUT6 (Prop_lut6_I2_O)        0.028     2.275 r  clk_o[2]_i_1/O
                         net (fo=1, routed)           0.000     2.275    clk_o[2]_i_1_n_0
    SLICE_X1Y3           FDRE                                         r  clk_o_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.630     0.630 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.928     1.558    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.588 r  clk_IBUF_BUFG_inst/O
                         net (fo=6, routed)           0.855     2.443    clk_IBUF_BUFG
    SLICE_X1Y3           FDRE                                         r  clk_o_reg[2]/C
                         clock pessimism             -0.472     1.971    
    SLICE_X1Y3           FDRE (Hold_fdre_C_D)         0.060     2.031    clk_o_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.031    
                         arrival time                           2.275    
  -------------------------------------------------------------------
                         slack                                  0.244    

Slack (MET) :             0.253ns  (arrival time - required time)
  Source:                 clk_o_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            clk_o_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.128ns (39.033%)  route 0.200ns (60.967%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.444ns
    Source Clock Delay      (SCD):    1.958ns
    Clock Pessimism Removal (CPR):    0.472ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.863     1.297    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.323 r  clk_IBUF_BUFG_inst/O
                         net (fo=6, routed)           0.635     1.958    clk_IBUF_BUFG
    SLICE_X1Y1           FDRE                                         r  clk_o_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y1           FDRE (Prop_fdre_C_Q)         0.100     2.058 f  clk_o_reg[3]/Q
                         net (fo=8, routed)           0.200     2.258    clk_o_OBUF[3]
    SLICE_X0Y2           LUT6 (Prop_lut6_I4_O)        0.028     2.286 r  clk_o[0]_i_1/O
                         net (fo=1, routed)           0.000     2.286    clk_o[0]_i_1_n_0
    SLICE_X0Y2           FDRE                                         r  clk_o_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.630     0.630 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.928     1.558    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.588 r  clk_IBUF_BUFG_inst/O
                         net (fo=6, routed)           0.856     2.444    clk_IBUF_BUFG
    SLICE_X0Y2           FDRE                                         r  clk_o_reg[0]/C
                         clock pessimism             -0.472     1.972    
    SLICE_X0Y2           FDRE (Hold_fdre_C_D)         0.061     2.033    clk_o_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.033    
                         arrival time                           2.286    
  -------------------------------------------------------------------
                         slack                                  0.253    

Slack (MET) :             0.304ns  (arrival time - required time)
  Source:                 FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            FSM_sequential_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.128ns (35.066%)  route 0.237ns (64.934%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.444ns
    Source Clock Delay      (SCD):    1.958ns
    Clock Pessimism Removal (CPR):    0.486ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.863     1.297    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.323 r  clk_IBUF_BUFG_inst/O
                         net (fo=6, routed)           0.635     1.958    clk_IBUF_BUFG
    SLICE_X3Y2           FDRE                                         r  FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y2           FDRE (Prop_fdre_C_Q)         0.100     2.058 r  FSM_sequential_state_reg[0]/Q
                         net (fo=10, routed)          0.237     2.295    state_OBUF[0]
    SLICE_X3Y2           LUT4 (Prop_lut4_I1_O)        0.028     2.323 r  FSM_sequential_state[0]_i_1/O
                         net (fo=1, routed)           0.000     2.323    FSM_sequential_state[0]_i_1_n_0
    SLICE_X3Y2           FDRE                                         r  FSM_sequential_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.630     0.630 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.928     1.558    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.588 r  clk_IBUF_BUFG_inst/O
                         net (fo=6, routed)           0.856     2.444    clk_IBUF_BUFG
    SLICE_X3Y2           FDRE                                         r  FSM_sequential_state_reg[0]/C
                         clock pessimism             -0.486     1.958    
    SLICE_X3Y2           FDRE (Hold_fdre_C_D)         0.061     2.019    FSM_sequential_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.019    
                         arrival time                           2.323    
  -------------------------------------------------------------------
                         slack                                  0.304    

Slack (MET) :             0.311ns  (arrival time - required time)
  Source:                 FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            FSM_sequential_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.128ns (34.370%)  route 0.244ns (65.630%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.443ns
    Source Clock Delay      (SCD):    1.957ns
    Clock Pessimism Removal (CPR):    0.486ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.863     1.297    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.323 r  clk_IBUF_BUFG_inst/O
                         net (fo=6, routed)           0.634     1.957    clk_IBUF_BUFG
    SLICE_X0Y4           FDRE                                         r  FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y4           FDRE (Prop_fdre_C_Q)         0.100     2.057 r  FSM_sequential_state_reg[1]/Q
                         net (fo=10, routed)          0.244     2.301    state_OBUF[1]
    SLICE_X0Y4           LUT4 (Prop_lut4_I3_O)        0.028     2.329 r  FSM_sequential_state[1]_i_1/O
                         net (fo=1, routed)           0.000     2.329    FSM_sequential_state[1]_i_1_n_0
    SLICE_X0Y4           FDRE                                         r  FSM_sequential_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.630     0.630 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.928     1.558    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.588 r  clk_IBUF_BUFG_inst/O
                         net (fo=6, routed)           0.855     2.443    clk_IBUF_BUFG
    SLICE_X0Y4           FDRE                                         r  FSM_sequential_state_reg[1]/C
                         clock pessimism             -0.486     1.957    
    SLICE_X0Y4           FDRE (Hold_fdre_C_D)         0.061     2.018    FSM_sequential_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.018    
                         arrival time                           2.329    
  -------------------------------------------------------------------
                         slack                                  0.311    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 0.500 }
Period(ns):         1.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            1.600         1.000       -0.600     BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            0.700         1.000       0.300      SLICE_X3Y2     FSM_sequential_state_reg[0]/C
Min Period        n/a     FDRE/C   n/a            0.700         1.000       0.300      SLICE_X0Y4     FSM_sequential_state_reg[1]/C
Min Period        n/a     FDRE/C   n/a            0.700         1.000       0.300      SLICE_X0Y2     clk_o_reg[0]/C
Min Period        n/a     FDRE/C   n/a            0.700         1.000       0.300      SLICE_X1Y3     clk_o_reg[1]/C
Min Period        n/a     FDRE/C   n/a            0.700         1.000       0.300      SLICE_X1Y3     clk_o_reg[2]/C
Min Period        n/a     FDRE/C   n/a            0.700         1.000       0.300      SLICE_X1Y1     clk_o_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.350         0.500       0.150      SLICE_X0Y4     FSM_sequential_state_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.350         0.500       0.150      SLICE_X1Y3     clk_o_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.350         0.500       0.150      SLICE_X1Y3     clk_o_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.350         0.500       0.150      SLICE_X3Y2     FSM_sequential_state_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.350         0.500       0.150      SLICE_X3Y2     FSM_sequential_state_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.350         0.500       0.150      SLICE_X0Y4     FSM_sequential_state_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.350         0.500       0.150      SLICE_X0Y2     clk_o_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.350         0.500       0.150      SLICE_X0Y2     clk_o_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.350         0.500       0.150      SLICE_X1Y3     clk_o_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.350         0.500       0.150      SLICE_X1Y3     clk_o_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         0.500       0.150      SLICE_X3Y2     FSM_sequential_state_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.350         0.500       0.150      SLICE_X3Y2     FSM_sequential_state_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         0.500       0.150      SLICE_X0Y4     FSM_sequential_state_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.350         0.500       0.150      SLICE_X0Y4     FSM_sequential_state_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         0.500       0.150      SLICE_X0Y2     clk_o_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.350         0.500       0.150      SLICE_X0Y2     clk_o_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         0.500       0.150      SLICE_X1Y3     clk_o_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.350         0.500       0.150      SLICE_X1Y3     clk_o_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         0.500       0.150      SLICE_X1Y3     clk_o_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.350         0.500       0.150      SLICE_X1Y3     clk_o_reg[2]/C



