
Led_Test.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08003c00  08003c00  00003c00  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000111c  08003d0c  08003d0c  00003d0c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000024  08004e28  08004e28  00004e28  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08004e4c  08004e4c  0001000c  2**0
                  CONTENTS
  4 .ARM          00000000  08004e4c  08004e4c  0001000c  2**0
                  CONTENTS
  5 .preinit_array 00000000  08004e4c  08004e4c  0001000c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08004e4c  08004e4c  00004e4c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08004e50  08004e50  00004e50  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000000c  20000000  08004e54  00010000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000020  2000000c  08004e60  0001000c  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000002c  08004e60  0001002c  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  0001000c  2**0
                  CONTENTS, READONLY
 12 .debug_info   00002ed2  00000000  00000000  00010035  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 00000d65  00000000  00000000  00012f07  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 000003d0  00000000  00000000  00013c70  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00000348  00000000  00000000  00014040  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  000123b1  00000000  00000000  00014388  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   00003a1b  00000000  00000000  00026739  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    00063c27  00000000  00000000  0002a154  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  0008dd7b  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00000d40  00000000  00000000  0008ddf8  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08003d0c <__do_global_dtors_aux>:
 8003d0c:	b510      	push	{r4, lr}
 8003d0e:	4c05      	ldr	r4, [pc, #20]	; (8003d24 <__do_global_dtors_aux+0x18>)
 8003d10:	7823      	ldrb	r3, [r4, #0]
 8003d12:	b933      	cbnz	r3, 8003d22 <__do_global_dtors_aux+0x16>
 8003d14:	4b04      	ldr	r3, [pc, #16]	; (8003d28 <__do_global_dtors_aux+0x1c>)
 8003d16:	b113      	cbz	r3, 8003d1e <__do_global_dtors_aux+0x12>
 8003d18:	4804      	ldr	r0, [pc, #16]	; (8003d2c <__do_global_dtors_aux+0x20>)
 8003d1a:	f3af 8000 	nop.w
 8003d1e:	2301      	movs	r3, #1
 8003d20:	7023      	strb	r3, [r4, #0]
 8003d22:	bd10      	pop	{r4, pc}
 8003d24:	2000000c 	.word	0x2000000c
 8003d28:	00000000 	.word	0x00000000
 8003d2c:	08004e10 	.word	0x08004e10

08003d30 <frame_dummy>:
 8003d30:	b508      	push	{r3, lr}
 8003d32:	4b03      	ldr	r3, [pc, #12]	; (8003d40 <frame_dummy+0x10>)
 8003d34:	b11b      	cbz	r3, 8003d3e <frame_dummy+0xe>
 8003d36:	4903      	ldr	r1, [pc, #12]	; (8003d44 <frame_dummy+0x14>)
 8003d38:	4803      	ldr	r0, [pc, #12]	; (8003d48 <frame_dummy+0x18>)
 8003d3a:	f3af 8000 	nop.w
 8003d3e:	bd08      	pop	{r3, pc}
 8003d40:	00000000 	.word	0x00000000
 8003d44:	20000010 	.word	0x20000010
 8003d48:	08004e10 	.word	0x08004e10

08003d4c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8003d4c:	b580      	push	{r7, lr}
 8003d4e:	af00      	add	r7, sp, #0
  \details Enables IRQ interrupts by clearing the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __enable_irq(void)
{
  __ASM volatile ("cpsie i" : : : "memory");
 8003d50:	b662      	cpsie	i
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8003d52:	f000 f955 	bl	8004000 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8003d56:	f000 f80d 	bl	8003d74 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8003d5a:	f000 f847 	bl	8003dec <MX_GPIO_Init>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  HAL_GPIO_TogglePin(GPIOC, GPIO_PIN_13);
 8003d5e:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8003d62:	4803      	ldr	r0, [pc, #12]	; (8003d70 <main+0x24>)
 8003d64:	f000 fc26 	bl	80045b4 <HAL_GPIO_TogglePin>
	  HAL_Delay(200); // быстрее
 8003d68:	20c8      	movs	r0, #200	; 0xc8
 8003d6a:	f000 f9ab 	bl	80040c4 <HAL_Delay>
	  HAL_GPIO_TogglePin(GPIOC, GPIO_PIN_13);
 8003d6e:	e7f6      	b.n	8003d5e <main+0x12>
 8003d70:	40011000 	.word	0x40011000

08003d74 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8003d74:	b580      	push	{r7, lr}
 8003d76:	b090      	sub	sp, #64	; 0x40
 8003d78:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8003d7a:	f107 0318 	add.w	r3, r7, #24
 8003d7e:	2228      	movs	r2, #40	; 0x28
 8003d80:	2100      	movs	r1, #0
 8003d82:	4618      	mov	r0, r3
 8003d84:	f001 f83c 	bl	8004e00 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8003d88:	1d3b      	adds	r3, r7, #4
 8003d8a:	2200      	movs	r2, #0
 8003d8c:	601a      	str	r2, [r3, #0]
 8003d8e:	605a      	str	r2, [r3, #4]
 8003d90:	609a      	str	r2, [r3, #8]
 8003d92:	60da      	str	r2, [r3, #12]
 8003d94:	611a      	str	r2, [r3, #16]

  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8003d96:	2302      	movs	r3, #2
 8003d98:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8003d9a:	2301      	movs	r3, #1
 8003d9c:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8003d9e:	2310      	movs	r3, #16
 8003da0:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8003da2:	2300      	movs	r3, #0
 8003da4:	637b      	str	r3, [r7, #52]	; 0x34
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8003da6:	f107 0318 	add.w	r3, r7, #24
 8003daa:	4618      	mov	r0, r3
 8003dac:	f000 fc1a 	bl	80045e4 <HAL_RCC_OscConfig>
 8003db0:	4603      	mov	r3, r0
 8003db2:	2b00      	cmp	r3, #0
 8003db4:	d001      	beq.n	8003dba <SystemClock_Config+0x46>
  {
    Error_Handler();
 8003db6:	f000 f865 	bl	8003e84 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8003dba:	230f      	movs	r3, #15
 8003dbc:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 8003dbe:	2300      	movs	r3, #0
 8003dc0:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8003dc2:	2300      	movs	r3, #0
 8003dc4:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8003dc6:	2300      	movs	r3, #0
 8003dc8:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8003dca:	2300      	movs	r3, #0
 8003dcc:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8003dce:	1d3b      	adds	r3, r7, #4
 8003dd0:	2100      	movs	r1, #0
 8003dd2:	4618      	mov	r0, r3
 8003dd4:	f000 fe86 	bl	8004ae4 <HAL_RCC_ClockConfig>
 8003dd8:	4603      	mov	r3, r0
 8003dda:	2b00      	cmp	r3, #0
 8003ddc:	d001      	beq.n	8003de2 <SystemClock_Config+0x6e>
  {
    Error_Handler();
 8003dde:	f000 f851 	bl	8003e84 <Error_Handler>
  }
}
 8003de2:	bf00      	nop
 8003de4:	3740      	adds	r7, #64	; 0x40
 8003de6:	46bd      	mov	sp, r7
 8003de8:	bd80      	pop	{r7, pc}
	...

08003dec <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8003dec:	b580      	push	{r7, lr}
 8003dee:	b088      	sub	sp, #32
 8003df0:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003df2:	f107 0310 	add.w	r3, r7, #16
 8003df6:	2200      	movs	r2, #0
 8003df8:	601a      	str	r2, [r3, #0]
 8003dfa:	605a      	str	r2, [r3, #4]
 8003dfc:	609a      	str	r2, [r3, #8]
 8003dfe:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8003e00:	4b1e      	ldr	r3, [pc, #120]	; (8003e7c <MX_GPIO_Init+0x90>)
 8003e02:	699b      	ldr	r3, [r3, #24]
 8003e04:	4a1d      	ldr	r2, [pc, #116]	; (8003e7c <MX_GPIO_Init+0x90>)
 8003e06:	f043 0310 	orr.w	r3, r3, #16
 8003e0a:	6193      	str	r3, [r2, #24]
 8003e0c:	4b1b      	ldr	r3, [pc, #108]	; (8003e7c <MX_GPIO_Init+0x90>)
 8003e0e:	699b      	ldr	r3, [r3, #24]
 8003e10:	f003 0310 	and.w	r3, r3, #16
 8003e14:	60fb      	str	r3, [r7, #12]
 8003e16:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8003e18:	4b18      	ldr	r3, [pc, #96]	; (8003e7c <MX_GPIO_Init+0x90>)
 8003e1a:	699b      	ldr	r3, [r3, #24]
 8003e1c:	4a17      	ldr	r2, [pc, #92]	; (8003e7c <MX_GPIO_Init+0x90>)
 8003e1e:	f043 0320 	orr.w	r3, r3, #32
 8003e22:	6193      	str	r3, [r2, #24]
 8003e24:	4b15      	ldr	r3, [pc, #84]	; (8003e7c <MX_GPIO_Init+0x90>)
 8003e26:	699b      	ldr	r3, [r3, #24]
 8003e28:	f003 0320 	and.w	r3, r3, #32
 8003e2c:	60bb      	str	r3, [r7, #8]
 8003e2e:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8003e30:	4b12      	ldr	r3, [pc, #72]	; (8003e7c <MX_GPIO_Init+0x90>)
 8003e32:	699b      	ldr	r3, [r3, #24]
 8003e34:	4a11      	ldr	r2, [pc, #68]	; (8003e7c <MX_GPIO_Init+0x90>)
 8003e36:	f043 0304 	orr.w	r3, r3, #4
 8003e3a:	6193      	str	r3, [r2, #24]
 8003e3c:	4b0f      	ldr	r3, [pc, #60]	; (8003e7c <MX_GPIO_Init+0x90>)
 8003e3e:	699b      	ldr	r3, [r3, #24]
 8003e40:	f003 0304 	and.w	r3, r3, #4
 8003e44:	607b      	str	r3, [r7, #4]
 8003e46:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, GPIO_PIN_RESET);
 8003e48:	2200      	movs	r2, #0
 8003e4a:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8003e4e:	480c      	ldr	r0, [pc, #48]	; (8003e80 <MX_GPIO_Init+0x94>)
 8003e50:	f000 fb98 	bl	8004584 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PC13 */
  GPIO_InitStruct.Pin = GPIO_PIN_13;
 8003e54:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8003e58:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003e5a:	2301      	movs	r3, #1
 8003e5c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003e5e:	2300      	movs	r3, #0
 8003e60:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003e62:	2302      	movs	r3, #2
 8003e64:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8003e66:	f107 0310 	add.w	r3, r7, #16
 8003e6a:	4619      	mov	r1, r3
 8003e6c:	4804      	ldr	r0, [pc, #16]	; (8003e80 <MX_GPIO_Init+0x94>)
 8003e6e:	f000 fa2f 	bl	80042d0 <HAL_GPIO_Init>

}
 8003e72:	bf00      	nop
 8003e74:	3720      	adds	r7, #32
 8003e76:	46bd      	mov	sp, r7
 8003e78:	bd80      	pop	{r7, pc}
 8003e7a:	bf00      	nop
 8003e7c:	40021000 	.word	0x40021000
 8003e80:	40011000 	.word	0x40011000

08003e84 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8003e84:	b480      	push	{r7}
 8003e86:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 8003e88:	bf00      	nop
 8003e8a:	46bd      	mov	sp, r7
 8003e8c:	bc80      	pop	{r7}
 8003e8e:	4770      	bx	lr

08003e90 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8003e90:	b480      	push	{r7}
 8003e92:	b085      	sub	sp, #20
 8003e94:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8003e96:	4b15      	ldr	r3, [pc, #84]	; (8003eec <HAL_MspInit+0x5c>)
 8003e98:	699b      	ldr	r3, [r3, #24]
 8003e9a:	4a14      	ldr	r2, [pc, #80]	; (8003eec <HAL_MspInit+0x5c>)
 8003e9c:	f043 0301 	orr.w	r3, r3, #1
 8003ea0:	6193      	str	r3, [r2, #24]
 8003ea2:	4b12      	ldr	r3, [pc, #72]	; (8003eec <HAL_MspInit+0x5c>)
 8003ea4:	699b      	ldr	r3, [r3, #24]
 8003ea6:	f003 0301 	and.w	r3, r3, #1
 8003eaa:	60bb      	str	r3, [r7, #8]
 8003eac:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 8003eae:	4b0f      	ldr	r3, [pc, #60]	; (8003eec <HAL_MspInit+0x5c>)
 8003eb0:	69db      	ldr	r3, [r3, #28]
 8003eb2:	4a0e      	ldr	r2, [pc, #56]	; (8003eec <HAL_MspInit+0x5c>)
 8003eb4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003eb8:	61d3      	str	r3, [r2, #28]
 8003eba:	4b0c      	ldr	r3, [pc, #48]	; (8003eec <HAL_MspInit+0x5c>)
 8003ebc:	69db      	ldr	r3, [r3, #28]
 8003ebe:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003ec2:	607b      	str	r3, [r7, #4]
 8003ec4:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled 
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 8003ec6:	4b0a      	ldr	r3, [pc, #40]	; (8003ef0 <HAL_MspInit+0x60>)
 8003ec8:	685b      	ldr	r3, [r3, #4]
 8003eca:	60fb      	str	r3, [r7, #12]
 8003ecc:	68fb      	ldr	r3, [r7, #12]
 8003ece:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 8003ed2:	60fb      	str	r3, [r7, #12]
 8003ed4:	68fb      	ldr	r3, [r7, #12]
 8003ed6:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8003eda:	60fb      	str	r3, [r7, #12]
 8003edc:	4a04      	ldr	r2, [pc, #16]	; (8003ef0 <HAL_MspInit+0x60>)
 8003ede:	68fb      	ldr	r3, [r7, #12]
 8003ee0:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8003ee2:	bf00      	nop
 8003ee4:	3714      	adds	r7, #20
 8003ee6:	46bd      	mov	sp, r7
 8003ee8:	bc80      	pop	{r7}
 8003eea:	4770      	bx	lr
 8003eec:	40021000 	.word	0x40021000
 8003ef0:	40010000 	.word	0x40010000

08003ef4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8003ef4:	b480      	push	{r7}
 8003ef6:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 8003ef8:	bf00      	nop
 8003efa:	46bd      	mov	sp, r7
 8003efc:	bc80      	pop	{r7}
 8003efe:	4770      	bx	lr

08003f00 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8003f00:	b480      	push	{r7}
 8003f02:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8003f04:	e7fe      	b.n	8003f04 <HardFault_Handler+0x4>

08003f06 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8003f06:	b480      	push	{r7}
 8003f08:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8003f0a:	e7fe      	b.n	8003f0a <MemManage_Handler+0x4>

08003f0c <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8003f0c:	b480      	push	{r7}
 8003f0e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8003f10:	e7fe      	b.n	8003f10 <BusFault_Handler+0x4>

08003f12 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8003f12:	b480      	push	{r7}
 8003f14:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8003f16:	e7fe      	b.n	8003f16 <UsageFault_Handler+0x4>

08003f18 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8003f18:	b480      	push	{r7}
 8003f1a:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8003f1c:	bf00      	nop
 8003f1e:	46bd      	mov	sp, r7
 8003f20:	bc80      	pop	{r7}
 8003f22:	4770      	bx	lr

08003f24 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8003f24:	b480      	push	{r7}
 8003f26:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8003f28:	bf00      	nop
 8003f2a:	46bd      	mov	sp, r7
 8003f2c:	bc80      	pop	{r7}
 8003f2e:	4770      	bx	lr

08003f30 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8003f30:	b480      	push	{r7}
 8003f32:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8003f34:	bf00      	nop
 8003f36:	46bd      	mov	sp, r7
 8003f38:	bc80      	pop	{r7}
 8003f3a:	4770      	bx	lr

08003f3c <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8003f3c:	b580      	push	{r7, lr}
 8003f3e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8003f40:	f000 f8a4 	bl	800408c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8003f44:	bf00      	nop
 8003f46:	bd80      	pop	{r7, pc}

08003f48 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8003f48:	b480      	push	{r7}
 8003f4a:	af00      	add	r7, sp, #0
  /* Reset the RCC clock configuration to the default reset state(for debug purpose) */
  /* Set HSION bit */
  RCC->CR |= 0x00000001U;
 8003f4c:	4b15      	ldr	r3, [pc, #84]	; (8003fa4 <SystemInit+0x5c>)
 8003f4e:	681b      	ldr	r3, [r3, #0]
 8003f50:	4a14      	ldr	r2, [pc, #80]	; (8003fa4 <SystemInit+0x5c>)
 8003f52:	f043 0301 	orr.w	r3, r3, #1
 8003f56:	6013      	str	r3, [r2, #0]

  /* Reset SW, HPRE, PPRE1, PPRE2, ADCPRE and MCO bits */
#if !defined(STM32F105xC) && !defined(STM32F107xC)
  RCC->CFGR &= 0xF8FF0000U;
 8003f58:	4b12      	ldr	r3, [pc, #72]	; (8003fa4 <SystemInit+0x5c>)
 8003f5a:	685a      	ldr	r2, [r3, #4]
 8003f5c:	4911      	ldr	r1, [pc, #68]	; (8003fa4 <SystemInit+0x5c>)
 8003f5e:	4b12      	ldr	r3, [pc, #72]	; (8003fa8 <SystemInit+0x60>)
 8003f60:	4013      	ands	r3, r2
 8003f62:	604b      	str	r3, [r1, #4]
#else
  RCC->CFGR &= 0xF0FF0000U;
#endif /* STM32F105xC */   
  
  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= 0xFEF6FFFFU;
 8003f64:	4b0f      	ldr	r3, [pc, #60]	; (8003fa4 <SystemInit+0x5c>)
 8003f66:	681b      	ldr	r3, [r3, #0]
 8003f68:	4a0e      	ldr	r2, [pc, #56]	; (8003fa4 <SystemInit+0x5c>)
 8003f6a:	f023 7384 	bic.w	r3, r3, #17301504	; 0x1080000
 8003f6e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003f72:	6013      	str	r3, [r2, #0]

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 8003f74:	4b0b      	ldr	r3, [pc, #44]	; (8003fa4 <SystemInit+0x5c>)
 8003f76:	681b      	ldr	r3, [r3, #0]
 8003f78:	4a0a      	ldr	r2, [pc, #40]	; (8003fa4 <SystemInit+0x5c>)
 8003f7a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8003f7e:	6013      	str	r3, [r2, #0]

  /* Reset PLLSRC, PLLXTPRE, PLLMUL and USBPRE/OTGFSPRE bits */
  RCC->CFGR &= 0xFF80FFFFU;
 8003f80:	4b08      	ldr	r3, [pc, #32]	; (8003fa4 <SystemInit+0x5c>)
 8003f82:	685b      	ldr	r3, [r3, #4]
 8003f84:	4a07      	ldr	r2, [pc, #28]	; (8003fa4 <SystemInit+0x5c>)
 8003f86:	f423 03fe 	bic.w	r3, r3, #8323072	; 0x7f0000
 8003f8a:	6053      	str	r3, [r2, #4]

  /* Reset CFGR2 register */
  RCC->CFGR2 = 0x00000000U;      
#else
  /* Disable all interrupts and clear pending bits  */
  RCC->CIR = 0x009F0000U;
 8003f8c:	4b05      	ldr	r3, [pc, #20]	; (8003fa4 <SystemInit+0x5c>)
 8003f8e:	f44f 021f 	mov.w	r2, #10420224	; 0x9f0000
 8003f92:	609a      	str	r2, [r3, #8]
#endif 

#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH. */
 8003f94:	4b05      	ldr	r3, [pc, #20]	; (8003fac <SystemInit+0x64>)
 8003f96:	4a06      	ldr	r2, [pc, #24]	; (8003fb0 <SystemInit+0x68>)
 8003f98:	609a      	str	r2, [r3, #8]
#endif 
}
 8003f9a:	bf00      	nop
 8003f9c:	46bd      	mov	sp, r7
 8003f9e:	bc80      	pop	{r7}
 8003fa0:	4770      	bx	lr
 8003fa2:	bf00      	nop
 8003fa4:	40021000 	.word	0x40021000
 8003fa8:	f8ff0000 	.word	0xf8ff0000
 8003fac:	e000ed00 	.word	0xe000ed00
 8003fb0:	08003c00 	.word	0x08003c00

08003fb4 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Copy the data segment initializers from flash to SRAM */
  movs r1, #0
 8003fb4:	2100      	movs	r1, #0
  b LoopCopyDataInit
 8003fb6:	e003      	b.n	8003fc0 <LoopCopyDataInit>

08003fb8 <CopyDataInit>:

CopyDataInit:
  ldr r3, =_sidata
 8003fb8:	4b0b      	ldr	r3, [pc, #44]	; (8003fe8 <LoopFillZerobss+0x14>)
  ldr r3, [r3, r1]
 8003fba:	585b      	ldr	r3, [r3, r1]
  str r3, [r0, r1]
 8003fbc:	5043      	str	r3, [r0, r1]
  adds r1, r1, #4
 8003fbe:	3104      	adds	r1, #4

08003fc0 <LoopCopyDataInit>:

LoopCopyDataInit:
  ldr r0, =_sdata
 8003fc0:	480a      	ldr	r0, [pc, #40]	; (8003fec <LoopFillZerobss+0x18>)
  ldr r3, =_edata
 8003fc2:	4b0b      	ldr	r3, [pc, #44]	; (8003ff0 <LoopFillZerobss+0x1c>)
  adds r2, r0, r1
 8003fc4:	1842      	adds	r2, r0, r1
  cmp r2, r3
 8003fc6:	429a      	cmp	r2, r3
  bcc CopyDataInit
 8003fc8:	d3f6      	bcc.n	8003fb8 <CopyDataInit>
  ldr r2, =_sbss
 8003fca:	4a0a      	ldr	r2, [pc, #40]	; (8003ff4 <LoopFillZerobss+0x20>)
  b LoopFillZerobss
 8003fcc:	e002      	b.n	8003fd4 <LoopFillZerobss>

08003fce <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
  movs r3, #0
 8003fce:	2300      	movs	r3, #0
  str r3, [r2], #4
 8003fd0:	f842 3b04 	str.w	r3, [r2], #4

08003fd4 <LoopFillZerobss>:

LoopFillZerobss:
  ldr r3, = _ebss
 8003fd4:	4b08      	ldr	r3, [pc, #32]	; (8003ff8 <LoopFillZerobss+0x24>)
  cmp r2, r3
 8003fd6:	429a      	cmp	r2, r3
  bcc FillZerobss
 8003fd8:	d3f9      	bcc.n	8003fce <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 8003fda:	f7ff ffb5 	bl	8003f48 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8003fde:	f000 feeb 	bl	8004db8 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8003fe2:	f7ff feb3 	bl	8003d4c <main>
  bx lr
 8003fe6:	4770      	bx	lr
  ldr r3, =_sidata
 8003fe8:	08004e54 	.word	0x08004e54
  ldr r0, =_sdata
 8003fec:	20000000 	.word	0x20000000
  ldr r3, =_edata
 8003ff0:	2000000c 	.word	0x2000000c
  ldr r2, =_sbss
 8003ff4:	2000000c 	.word	0x2000000c
  ldr r3, = _ebss
 8003ff8:	2000002c 	.word	0x2000002c

08003ffc <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8003ffc:	e7fe      	b.n	8003ffc <ADC1_2_IRQHandler>
	...

08004000 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8004000:	b580      	push	{r7, lr}
 8004002:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8004004:	4b08      	ldr	r3, [pc, #32]	; (8004028 <HAL_Init+0x28>)
 8004006:	681b      	ldr	r3, [r3, #0]
 8004008:	4a07      	ldr	r2, [pc, #28]	; (8004028 <HAL_Init+0x28>)
 800400a:	f043 0310 	orr.w	r3, r3, #16
 800400e:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8004010:	2003      	movs	r0, #3
 8004012:	f000 f929 	bl	8004268 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8004016:	2000      	movs	r0, #0
 8004018:	f000 f808 	bl	800402c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 800401c:	f7ff ff38 	bl	8003e90 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8004020:	2300      	movs	r3, #0
}
 8004022:	4618      	mov	r0, r3
 8004024:	bd80      	pop	{r7, pc}
 8004026:	bf00      	nop
 8004028:	40022000 	.word	0x40022000

0800402c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800402c:	b580      	push	{r7, lr}
 800402e:	b082      	sub	sp, #8
 8004030:	af00      	add	r7, sp, #0
 8004032:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8004034:	4b12      	ldr	r3, [pc, #72]	; (8004080 <HAL_InitTick+0x54>)
 8004036:	681a      	ldr	r2, [r3, #0]
 8004038:	4b12      	ldr	r3, [pc, #72]	; (8004084 <HAL_InitTick+0x58>)
 800403a:	781b      	ldrb	r3, [r3, #0]
 800403c:	4619      	mov	r1, r3
 800403e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8004042:	fbb3 f3f1 	udiv	r3, r3, r1
 8004046:	fbb2 f3f3 	udiv	r3, r2, r3
 800404a:	4618      	mov	r0, r3
 800404c:	f000 f933 	bl	80042b6 <HAL_SYSTICK_Config>
 8004050:	4603      	mov	r3, r0
 8004052:	2b00      	cmp	r3, #0
 8004054:	d001      	beq.n	800405a <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8004056:	2301      	movs	r3, #1
 8004058:	e00e      	b.n	8004078 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800405a:	687b      	ldr	r3, [r7, #4]
 800405c:	2b0f      	cmp	r3, #15
 800405e:	d80a      	bhi.n	8004076 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8004060:	2200      	movs	r2, #0
 8004062:	6879      	ldr	r1, [r7, #4]
 8004064:	f04f 30ff 	mov.w	r0, #4294967295
 8004068:	f000 f909 	bl	800427e <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 800406c:	4a06      	ldr	r2, [pc, #24]	; (8004088 <HAL_InitTick+0x5c>)
 800406e:	687b      	ldr	r3, [r7, #4]
 8004070:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8004072:	2300      	movs	r3, #0
 8004074:	e000      	b.n	8004078 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8004076:	2301      	movs	r3, #1
}
 8004078:	4618      	mov	r0, r3
 800407a:	3708      	adds	r7, #8
 800407c:	46bd      	mov	sp, r7
 800407e:	bd80      	pop	{r7, pc}
 8004080:	20000000 	.word	0x20000000
 8004084:	20000008 	.word	0x20000008
 8004088:	20000004 	.word	0x20000004

0800408c <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800408c:	b480      	push	{r7}
 800408e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8004090:	4b05      	ldr	r3, [pc, #20]	; (80040a8 <HAL_IncTick+0x1c>)
 8004092:	781b      	ldrb	r3, [r3, #0]
 8004094:	461a      	mov	r2, r3
 8004096:	4b05      	ldr	r3, [pc, #20]	; (80040ac <HAL_IncTick+0x20>)
 8004098:	681b      	ldr	r3, [r3, #0]
 800409a:	4413      	add	r3, r2
 800409c:	4a03      	ldr	r2, [pc, #12]	; (80040ac <HAL_IncTick+0x20>)
 800409e:	6013      	str	r3, [r2, #0]
}
 80040a0:	bf00      	nop
 80040a2:	46bd      	mov	sp, r7
 80040a4:	bc80      	pop	{r7}
 80040a6:	4770      	bx	lr
 80040a8:	20000008 	.word	0x20000008
 80040ac:	20000028 	.word	0x20000028

080040b0 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80040b0:	b480      	push	{r7}
 80040b2:	af00      	add	r7, sp, #0
  return uwTick;
 80040b4:	4b02      	ldr	r3, [pc, #8]	; (80040c0 <HAL_GetTick+0x10>)
 80040b6:	681b      	ldr	r3, [r3, #0]
}
 80040b8:	4618      	mov	r0, r3
 80040ba:	46bd      	mov	sp, r7
 80040bc:	bc80      	pop	{r7}
 80040be:	4770      	bx	lr
 80040c0:	20000028 	.word	0x20000028

080040c4 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80040c4:	b580      	push	{r7, lr}
 80040c6:	b084      	sub	sp, #16
 80040c8:	af00      	add	r7, sp, #0
 80040ca:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80040cc:	f7ff fff0 	bl	80040b0 <HAL_GetTick>
 80040d0:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80040d2:	687b      	ldr	r3, [r7, #4]
 80040d4:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80040d6:	68fb      	ldr	r3, [r7, #12]
 80040d8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80040dc:	d005      	beq.n	80040ea <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80040de:	4b09      	ldr	r3, [pc, #36]	; (8004104 <HAL_Delay+0x40>)
 80040e0:	781b      	ldrb	r3, [r3, #0]
 80040e2:	461a      	mov	r2, r3
 80040e4:	68fb      	ldr	r3, [r7, #12]
 80040e6:	4413      	add	r3, r2
 80040e8:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80040ea:	bf00      	nop
 80040ec:	f7ff ffe0 	bl	80040b0 <HAL_GetTick>
 80040f0:	4602      	mov	r2, r0
 80040f2:	68bb      	ldr	r3, [r7, #8]
 80040f4:	1ad3      	subs	r3, r2, r3
 80040f6:	68fa      	ldr	r2, [r7, #12]
 80040f8:	429a      	cmp	r2, r3
 80040fa:	d8f7      	bhi.n	80040ec <HAL_Delay+0x28>
  {
  }
}
 80040fc:	bf00      	nop
 80040fe:	3710      	adds	r7, #16
 8004100:	46bd      	mov	sp, r7
 8004102:	bd80      	pop	{r7, pc}
 8004104:	20000008 	.word	0x20000008

08004108 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8004108:	b480      	push	{r7}
 800410a:	b085      	sub	sp, #20
 800410c:	af00      	add	r7, sp, #0
 800410e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8004110:	687b      	ldr	r3, [r7, #4]
 8004112:	f003 0307 	and.w	r3, r3, #7
 8004116:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8004118:	4b0c      	ldr	r3, [pc, #48]	; (800414c <__NVIC_SetPriorityGrouping+0x44>)
 800411a:	68db      	ldr	r3, [r3, #12]
 800411c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800411e:	68ba      	ldr	r2, [r7, #8]
 8004120:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8004124:	4013      	ands	r3, r2
 8004126:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8004128:	68fb      	ldr	r3, [r7, #12]
 800412a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800412c:	68bb      	ldr	r3, [r7, #8]
 800412e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8004130:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8004134:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8004138:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800413a:	4a04      	ldr	r2, [pc, #16]	; (800414c <__NVIC_SetPriorityGrouping+0x44>)
 800413c:	68bb      	ldr	r3, [r7, #8]
 800413e:	60d3      	str	r3, [r2, #12]
}
 8004140:	bf00      	nop
 8004142:	3714      	adds	r7, #20
 8004144:	46bd      	mov	sp, r7
 8004146:	bc80      	pop	{r7}
 8004148:	4770      	bx	lr
 800414a:	bf00      	nop
 800414c:	e000ed00 	.word	0xe000ed00

08004150 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8004150:	b480      	push	{r7}
 8004152:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8004154:	4b04      	ldr	r3, [pc, #16]	; (8004168 <__NVIC_GetPriorityGrouping+0x18>)
 8004156:	68db      	ldr	r3, [r3, #12]
 8004158:	0a1b      	lsrs	r3, r3, #8
 800415a:	f003 0307 	and.w	r3, r3, #7
}
 800415e:	4618      	mov	r0, r3
 8004160:	46bd      	mov	sp, r7
 8004162:	bc80      	pop	{r7}
 8004164:	4770      	bx	lr
 8004166:	bf00      	nop
 8004168:	e000ed00 	.word	0xe000ed00

0800416c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800416c:	b480      	push	{r7}
 800416e:	b083      	sub	sp, #12
 8004170:	af00      	add	r7, sp, #0
 8004172:	4603      	mov	r3, r0
 8004174:	6039      	str	r1, [r7, #0]
 8004176:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8004178:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800417c:	2b00      	cmp	r3, #0
 800417e:	db0a      	blt.n	8004196 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004180:	683b      	ldr	r3, [r7, #0]
 8004182:	b2da      	uxtb	r2, r3
 8004184:	490c      	ldr	r1, [pc, #48]	; (80041b8 <__NVIC_SetPriority+0x4c>)
 8004186:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800418a:	0112      	lsls	r2, r2, #4
 800418c:	b2d2      	uxtb	r2, r2
 800418e:	440b      	add	r3, r1
 8004190:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8004194:	e00a      	b.n	80041ac <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004196:	683b      	ldr	r3, [r7, #0]
 8004198:	b2da      	uxtb	r2, r3
 800419a:	4908      	ldr	r1, [pc, #32]	; (80041bc <__NVIC_SetPriority+0x50>)
 800419c:	79fb      	ldrb	r3, [r7, #7]
 800419e:	f003 030f 	and.w	r3, r3, #15
 80041a2:	3b04      	subs	r3, #4
 80041a4:	0112      	lsls	r2, r2, #4
 80041a6:	b2d2      	uxtb	r2, r2
 80041a8:	440b      	add	r3, r1
 80041aa:	761a      	strb	r2, [r3, #24]
}
 80041ac:	bf00      	nop
 80041ae:	370c      	adds	r7, #12
 80041b0:	46bd      	mov	sp, r7
 80041b2:	bc80      	pop	{r7}
 80041b4:	4770      	bx	lr
 80041b6:	bf00      	nop
 80041b8:	e000e100 	.word	0xe000e100
 80041bc:	e000ed00 	.word	0xe000ed00

080041c0 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80041c0:	b480      	push	{r7}
 80041c2:	b089      	sub	sp, #36	; 0x24
 80041c4:	af00      	add	r7, sp, #0
 80041c6:	60f8      	str	r0, [r7, #12]
 80041c8:	60b9      	str	r1, [r7, #8]
 80041ca:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80041cc:	68fb      	ldr	r3, [r7, #12]
 80041ce:	f003 0307 	and.w	r3, r3, #7
 80041d2:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80041d4:	69fb      	ldr	r3, [r7, #28]
 80041d6:	f1c3 0307 	rsb	r3, r3, #7
 80041da:	2b04      	cmp	r3, #4
 80041dc:	bf28      	it	cs
 80041de:	2304      	movcs	r3, #4
 80041e0:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80041e2:	69fb      	ldr	r3, [r7, #28]
 80041e4:	3304      	adds	r3, #4
 80041e6:	2b06      	cmp	r3, #6
 80041e8:	d902      	bls.n	80041f0 <NVIC_EncodePriority+0x30>
 80041ea:	69fb      	ldr	r3, [r7, #28]
 80041ec:	3b03      	subs	r3, #3
 80041ee:	e000      	b.n	80041f2 <NVIC_EncodePriority+0x32>
 80041f0:	2300      	movs	r3, #0
 80041f2:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80041f4:	f04f 32ff 	mov.w	r2, #4294967295
 80041f8:	69bb      	ldr	r3, [r7, #24]
 80041fa:	fa02 f303 	lsl.w	r3, r2, r3
 80041fe:	43da      	mvns	r2, r3
 8004200:	68bb      	ldr	r3, [r7, #8]
 8004202:	401a      	ands	r2, r3
 8004204:	697b      	ldr	r3, [r7, #20]
 8004206:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8004208:	f04f 31ff 	mov.w	r1, #4294967295
 800420c:	697b      	ldr	r3, [r7, #20]
 800420e:	fa01 f303 	lsl.w	r3, r1, r3
 8004212:	43d9      	mvns	r1, r3
 8004214:	687b      	ldr	r3, [r7, #4]
 8004216:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8004218:	4313      	orrs	r3, r2
         );
}
 800421a:	4618      	mov	r0, r3
 800421c:	3724      	adds	r7, #36	; 0x24
 800421e:	46bd      	mov	sp, r7
 8004220:	bc80      	pop	{r7}
 8004222:	4770      	bx	lr

08004224 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8004224:	b580      	push	{r7, lr}
 8004226:	b082      	sub	sp, #8
 8004228:	af00      	add	r7, sp, #0
 800422a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800422c:	687b      	ldr	r3, [r7, #4]
 800422e:	3b01      	subs	r3, #1
 8004230:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8004234:	d301      	bcc.n	800423a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8004236:	2301      	movs	r3, #1
 8004238:	e00f      	b.n	800425a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800423a:	4a0a      	ldr	r2, [pc, #40]	; (8004264 <SysTick_Config+0x40>)
 800423c:	687b      	ldr	r3, [r7, #4]
 800423e:	3b01      	subs	r3, #1
 8004240:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8004242:	210f      	movs	r1, #15
 8004244:	f04f 30ff 	mov.w	r0, #4294967295
 8004248:	f7ff ff90 	bl	800416c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800424c:	4b05      	ldr	r3, [pc, #20]	; (8004264 <SysTick_Config+0x40>)
 800424e:	2200      	movs	r2, #0
 8004250:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8004252:	4b04      	ldr	r3, [pc, #16]	; (8004264 <SysTick_Config+0x40>)
 8004254:	2207      	movs	r2, #7
 8004256:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8004258:	2300      	movs	r3, #0
}
 800425a:	4618      	mov	r0, r3
 800425c:	3708      	adds	r7, #8
 800425e:	46bd      	mov	sp, r7
 8004260:	bd80      	pop	{r7, pc}
 8004262:	bf00      	nop
 8004264:	e000e010 	.word	0xe000e010

08004268 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8004268:	b580      	push	{r7, lr}
 800426a:	b082      	sub	sp, #8
 800426c:	af00      	add	r7, sp, #0
 800426e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8004270:	6878      	ldr	r0, [r7, #4]
 8004272:	f7ff ff49 	bl	8004108 <__NVIC_SetPriorityGrouping>
}
 8004276:	bf00      	nop
 8004278:	3708      	adds	r7, #8
 800427a:	46bd      	mov	sp, r7
 800427c:	bd80      	pop	{r7, pc}

0800427e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800427e:	b580      	push	{r7, lr}
 8004280:	b086      	sub	sp, #24
 8004282:	af00      	add	r7, sp, #0
 8004284:	4603      	mov	r3, r0
 8004286:	60b9      	str	r1, [r7, #8]
 8004288:	607a      	str	r2, [r7, #4]
 800428a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 800428c:	2300      	movs	r3, #0
 800428e:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8004290:	f7ff ff5e 	bl	8004150 <__NVIC_GetPriorityGrouping>
 8004294:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8004296:	687a      	ldr	r2, [r7, #4]
 8004298:	68b9      	ldr	r1, [r7, #8]
 800429a:	6978      	ldr	r0, [r7, #20]
 800429c:	f7ff ff90 	bl	80041c0 <NVIC_EncodePriority>
 80042a0:	4602      	mov	r2, r0
 80042a2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80042a6:	4611      	mov	r1, r2
 80042a8:	4618      	mov	r0, r3
 80042aa:	f7ff ff5f 	bl	800416c <__NVIC_SetPriority>
}
 80042ae:	bf00      	nop
 80042b0:	3718      	adds	r7, #24
 80042b2:	46bd      	mov	sp, r7
 80042b4:	bd80      	pop	{r7, pc}

080042b6 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80042b6:	b580      	push	{r7, lr}
 80042b8:	b082      	sub	sp, #8
 80042ba:	af00      	add	r7, sp, #0
 80042bc:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80042be:	6878      	ldr	r0, [r7, #4]
 80042c0:	f7ff ffb0 	bl	8004224 <SysTick_Config>
 80042c4:	4603      	mov	r3, r0
}
 80042c6:	4618      	mov	r0, r3
 80042c8:	3708      	adds	r7, #8
 80042ca:	46bd      	mov	sp, r7
 80042cc:	bd80      	pop	{r7, pc}
	...

080042d0 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80042d0:	b480      	push	{r7}
 80042d2:	b08b      	sub	sp, #44	; 0x2c
 80042d4:	af00      	add	r7, sp, #0
 80042d6:	6078      	str	r0, [r7, #4]
 80042d8:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80042da:	2300      	movs	r3, #0
 80042dc:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 80042de:	2300      	movs	r3, #0
 80042e0:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80042e2:	e127      	b.n	8004534 <HAL_GPIO_Init+0x264>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 80042e4:	2201      	movs	r2, #1
 80042e6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80042e8:	fa02 f303 	lsl.w	r3, r2, r3
 80042ec:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80042ee:	683b      	ldr	r3, [r7, #0]
 80042f0:	681b      	ldr	r3, [r3, #0]
 80042f2:	69fa      	ldr	r2, [r7, #28]
 80042f4:	4013      	ands	r3, r2
 80042f6:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 80042f8:	69ba      	ldr	r2, [r7, #24]
 80042fa:	69fb      	ldr	r3, [r7, #28]
 80042fc:	429a      	cmp	r2, r3
 80042fe:	f040 8116 	bne.w	800452e <HAL_GPIO_Init+0x25e>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8004302:	683b      	ldr	r3, [r7, #0]
 8004304:	685b      	ldr	r3, [r3, #4]
 8004306:	2b12      	cmp	r3, #18
 8004308:	d034      	beq.n	8004374 <HAL_GPIO_Init+0xa4>
 800430a:	2b12      	cmp	r3, #18
 800430c:	d80d      	bhi.n	800432a <HAL_GPIO_Init+0x5a>
 800430e:	2b02      	cmp	r3, #2
 8004310:	d02b      	beq.n	800436a <HAL_GPIO_Init+0x9a>
 8004312:	2b02      	cmp	r3, #2
 8004314:	d804      	bhi.n	8004320 <HAL_GPIO_Init+0x50>
 8004316:	2b00      	cmp	r3, #0
 8004318:	d031      	beq.n	800437e <HAL_GPIO_Init+0xae>
 800431a:	2b01      	cmp	r3, #1
 800431c:	d01c      	beq.n	8004358 <HAL_GPIO_Init+0x88>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 800431e:	e048      	b.n	80043b2 <HAL_GPIO_Init+0xe2>
      switch (GPIO_Init->Mode)
 8004320:	2b03      	cmp	r3, #3
 8004322:	d043      	beq.n	80043ac <HAL_GPIO_Init+0xdc>
 8004324:	2b11      	cmp	r3, #17
 8004326:	d01b      	beq.n	8004360 <HAL_GPIO_Init+0x90>
          break;
 8004328:	e043      	b.n	80043b2 <HAL_GPIO_Init+0xe2>
      switch (GPIO_Init->Mode)
 800432a:	4a89      	ldr	r2, [pc, #548]	; (8004550 <HAL_GPIO_Init+0x280>)
 800432c:	4293      	cmp	r3, r2
 800432e:	d026      	beq.n	800437e <HAL_GPIO_Init+0xae>
 8004330:	4a87      	ldr	r2, [pc, #540]	; (8004550 <HAL_GPIO_Init+0x280>)
 8004332:	4293      	cmp	r3, r2
 8004334:	d806      	bhi.n	8004344 <HAL_GPIO_Init+0x74>
 8004336:	4a87      	ldr	r2, [pc, #540]	; (8004554 <HAL_GPIO_Init+0x284>)
 8004338:	4293      	cmp	r3, r2
 800433a:	d020      	beq.n	800437e <HAL_GPIO_Init+0xae>
 800433c:	4a86      	ldr	r2, [pc, #536]	; (8004558 <HAL_GPIO_Init+0x288>)
 800433e:	4293      	cmp	r3, r2
 8004340:	d01d      	beq.n	800437e <HAL_GPIO_Init+0xae>
          break;
 8004342:	e036      	b.n	80043b2 <HAL_GPIO_Init+0xe2>
      switch (GPIO_Init->Mode)
 8004344:	4a85      	ldr	r2, [pc, #532]	; (800455c <HAL_GPIO_Init+0x28c>)
 8004346:	4293      	cmp	r3, r2
 8004348:	d019      	beq.n	800437e <HAL_GPIO_Init+0xae>
 800434a:	4a85      	ldr	r2, [pc, #532]	; (8004560 <HAL_GPIO_Init+0x290>)
 800434c:	4293      	cmp	r3, r2
 800434e:	d016      	beq.n	800437e <HAL_GPIO_Init+0xae>
 8004350:	4a84      	ldr	r2, [pc, #528]	; (8004564 <HAL_GPIO_Init+0x294>)
 8004352:	4293      	cmp	r3, r2
 8004354:	d013      	beq.n	800437e <HAL_GPIO_Init+0xae>
          break;
 8004356:	e02c      	b.n	80043b2 <HAL_GPIO_Init+0xe2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8004358:	683b      	ldr	r3, [r7, #0]
 800435a:	68db      	ldr	r3, [r3, #12]
 800435c:	623b      	str	r3, [r7, #32]
          break;
 800435e:	e028      	b.n	80043b2 <HAL_GPIO_Init+0xe2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8004360:	683b      	ldr	r3, [r7, #0]
 8004362:	68db      	ldr	r3, [r3, #12]
 8004364:	3304      	adds	r3, #4
 8004366:	623b      	str	r3, [r7, #32]
          break;
 8004368:	e023      	b.n	80043b2 <HAL_GPIO_Init+0xe2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 800436a:	683b      	ldr	r3, [r7, #0]
 800436c:	68db      	ldr	r3, [r3, #12]
 800436e:	3308      	adds	r3, #8
 8004370:	623b      	str	r3, [r7, #32]
          break;
 8004372:	e01e      	b.n	80043b2 <HAL_GPIO_Init+0xe2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8004374:	683b      	ldr	r3, [r7, #0]
 8004376:	68db      	ldr	r3, [r3, #12]
 8004378:	330c      	adds	r3, #12
 800437a:	623b      	str	r3, [r7, #32]
          break;
 800437c:	e019      	b.n	80043b2 <HAL_GPIO_Init+0xe2>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 800437e:	683b      	ldr	r3, [r7, #0]
 8004380:	689b      	ldr	r3, [r3, #8]
 8004382:	2b00      	cmp	r3, #0
 8004384:	d102      	bne.n	800438c <HAL_GPIO_Init+0xbc>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8004386:	2304      	movs	r3, #4
 8004388:	623b      	str	r3, [r7, #32]
          break;
 800438a:	e012      	b.n	80043b2 <HAL_GPIO_Init+0xe2>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 800438c:	683b      	ldr	r3, [r7, #0]
 800438e:	689b      	ldr	r3, [r3, #8]
 8004390:	2b01      	cmp	r3, #1
 8004392:	d105      	bne.n	80043a0 <HAL_GPIO_Init+0xd0>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8004394:	2308      	movs	r3, #8
 8004396:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8004398:	687b      	ldr	r3, [r7, #4]
 800439a:	69fa      	ldr	r2, [r7, #28]
 800439c:	611a      	str	r2, [r3, #16]
          break;
 800439e:	e008      	b.n	80043b2 <HAL_GPIO_Init+0xe2>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 80043a0:	2308      	movs	r3, #8
 80043a2:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 80043a4:	687b      	ldr	r3, [r7, #4]
 80043a6:	69fa      	ldr	r2, [r7, #28]
 80043a8:	615a      	str	r2, [r3, #20]
          break;
 80043aa:	e002      	b.n	80043b2 <HAL_GPIO_Init+0xe2>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 80043ac:	2300      	movs	r3, #0
 80043ae:	623b      	str	r3, [r7, #32]
          break;
 80043b0:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 80043b2:	69bb      	ldr	r3, [r7, #24]
 80043b4:	2bff      	cmp	r3, #255	; 0xff
 80043b6:	d801      	bhi.n	80043bc <HAL_GPIO_Init+0xec>
 80043b8:	687b      	ldr	r3, [r7, #4]
 80043ba:	e001      	b.n	80043c0 <HAL_GPIO_Init+0xf0>
 80043bc:	687b      	ldr	r3, [r7, #4]
 80043be:	3304      	adds	r3, #4
 80043c0:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 80043c2:	69bb      	ldr	r3, [r7, #24]
 80043c4:	2bff      	cmp	r3, #255	; 0xff
 80043c6:	d802      	bhi.n	80043ce <HAL_GPIO_Init+0xfe>
 80043c8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80043ca:	009b      	lsls	r3, r3, #2
 80043cc:	e002      	b.n	80043d4 <HAL_GPIO_Init+0x104>
 80043ce:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80043d0:	3b08      	subs	r3, #8
 80043d2:	009b      	lsls	r3, r3, #2
 80043d4:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 80043d6:	697b      	ldr	r3, [r7, #20]
 80043d8:	681a      	ldr	r2, [r3, #0]
 80043da:	210f      	movs	r1, #15
 80043dc:	693b      	ldr	r3, [r7, #16]
 80043de:	fa01 f303 	lsl.w	r3, r1, r3
 80043e2:	43db      	mvns	r3, r3
 80043e4:	401a      	ands	r2, r3
 80043e6:	6a39      	ldr	r1, [r7, #32]
 80043e8:	693b      	ldr	r3, [r7, #16]
 80043ea:	fa01 f303 	lsl.w	r3, r1, r3
 80043ee:	431a      	orrs	r2, r3
 80043f0:	697b      	ldr	r3, [r7, #20]
 80043f2:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 80043f4:	683b      	ldr	r3, [r7, #0]
 80043f6:	685b      	ldr	r3, [r3, #4]
 80043f8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80043fc:	2b00      	cmp	r3, #0
 80043fe:	f000 8096 	beq.w	800452e <HAL_GPIO_Init+0x25e>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8004402:	4b59      	ldr	r3, [pc, #356]	; (8004568 <HAL_GPIO_Init+0x298>)
 8004404:	699b      	ldr	r3, [r3, #24]
 8004406:	4a58      	ldr	r2, [pc, #352]	; (8004568 <HAL_GPIO_Init+0x298>)
 8004408:	f043 0301 	orr.w	r3, r3, #1
 800440c:	6193      	str	r3, [r2, #24]
 800440e:	4b56      	ldr	r3, [pc, #344]	; (8004568 <HAL_GPIO_Init+0x298>)
 8004410:	699b      	ldr	r3, [r3, #24]
 8004412:	f003 0301 	and.w	r3, r3, #1
 8004416:	60bb      	str	r3, [r7, #8]
 8004418:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 800441a:	4a54      	ldr	r2, [pc, #336]	; (800456c <HAL_GPIO_Init+0x29c>)
 800441c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800441e:	089b      	lsrs	r3, r3, #2
 8004420:	3302      	adds	r3, #2
 8004422:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004426:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8004428:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800442a:	f003 0303 	and.w	r3, r3, #3
 800442e:	009b      	lsls	r3, r3, #2
 8004430:	220f      	movs	r2, #15
 8004432:	fa02 f303 	lsl.w	r3, r2, r3
 8004436:	43db      	mvns	r3, r3
 8004438:	68fa      	ldr	r2, [r7, #12]
 800443a:	4013      	ands	r3, r2
 800443c:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 800443e:	687b      	ldr	r3, [r7, #4]
 8004440:	4a4b      	ldr	r2, [pc, #300]	; (8004570 <HAL_GPIO_Init+0x2a0>)
 8004442:	4293      	cmp	r3, r2
 8004444:	d013      	beq.n	800446e <HAL_GPIO_Init+0x19e>
 8004446:	687b      	ldr	r3, [r7, #4]
 8004448:	4a4a      	ldr	r2, [pc, #296]	; (8004574 <HAL_GPIO_Init+0x2a4>)
 800444a:	4293      	cmp	r3, r2
 800444c:	d00d      	beq.n	800446a <HAL_GPIO_Init+0x19a>
 800444e:	687b      	ldr	r3, [r7, #4]
 8004450:	4a49      	ldr	r2, [pc, #292]	; (8004578 <HAL_GPIO_Init+0x2a8>)
 8004452:	4293      	cmp	r3, r2
 8004454:	d007      	beq.n	8004466 <HAL_GPIO_Init+0x196>
 8004456:	687b      	ldr	r3, [r7, #4]
 8004458:	4a48      	ldr	r2, [pc, #288]	; (800457c <HAL_GPIO_Init+0x2ac>)
 800445a:	4293      	cmp	r3, r2
 800445c:	d101      	bne.n	8004462 <HAL_GPIO_Init+0x192>
 800445e:	2303      	movs	r3, #3
 8004460:	e006      	b.n	8004470 <HAL_GPIO_Init+0x1a0>
 8004462:	2304      	movs	r3, #4
 8004464:	e004      	b.n	8004470 <HAL_GPIO_Init+0x1a0>
 8004466:	2302      	movs	r3, #2
 8004468:	e002      	b.n	8004470 <HAL_GPIO_Init+0x1a0>
 800446a:	2301      	movs	r3, #1
 800446c:	e000      	b.n	8004470 <HAL_GPIO_Init+0x1a0>
 800446e:	2300      	movs	r3, #0
 8004470:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004472:	f002 0203 	and.w	r2, r2, #3
 8004476:	0092      	lsls	r2, r2, #2
 8004478:	4093      	lsls	r3, r2
 800447a:	68fa      	ldr	r2, [r7, #12]
 800447c:	4313      	orrs	r3, r2
 800447e:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8004480:	493a      	ldr	r1, [pc, #232]	; (800456c <HAL_GPIO_Init+0x29c>)
 8004482:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004484:	089b      	lsrs	r3, r3, #2
 8004486:	3302      	adds	r3, #2
 8004488:	68fa      	ldr	r2, [r7, #12]
 800448a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 800448e:	683b      	ldr	r3, [r7, #0]
 8004490:	685b      	ldr	r3, [r3, #4]
 8004492:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004496:	2b00      	cmp	r3, #0
 8004498:	d006      	beq.n	80044a8 <HAL_GPIO_Init+0x1d8>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 800449a:	4b39      	ldr	r3, [pc, #228]	; (8004580 <HAL_GPIO_Init+0x2b0>)
 800449c:	681a      	ldr	r2, [r3, #0]
 800449e:	4938      	ldr	r1, [pc, #224]	; (8004580 <HAL_GPIO_Init+0x2b0>)
 80044a0:	69bb      	ldr	r3, [r7, #24]
 80044a2:	4313      	orrs	r3, r2
 80044a4:	600b      	str	r3, [r1, #0]
 80044a6:	e006      	b.n	80044b6 <HAL_GPIO_Init+0x1e6>
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 80044a8:	4b35      	ldr	r3, [pc, #212]	; (8004580 <HAL_GPIO_Init+0x2b0>)
 80044aa:	681a      	ldr	r2, [r3, #0]
 80044ac:	69bb      	ldr	r3, [r7, #24]
 80044ae:	43db      	mvns	r3, r3
 80044b0:	4933      	ldr	r1, [pc, #204]	; (8004580 <HAL_GPIO_Init+0x2b0>)
 80044b2:	4013      	ands	r3, r2
 80044b4:	600b      	str	r3, [r1, #0]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 80044b6:	683b      	ldr	r3, [r7, #0]
 80044b8:	685b      	ldr	r3, [r3, #4]
 80044ba:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80044be:	2b00      	cmp	r3, #0
 80044c0:	d006      	beq.n	80044d0 <HAL_GPIO_Init+0x200>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 80044c2:	4b2f      	ldr	r3, [pc, #188]	; (8004580 <HAL_GPIO_Init+0x2b0>)
 80044c4:	685a      	ldr	r2, [r3, #4]
 80044c6:	492e      	ldr	r1, [pc, #184]	; (8004580 <HAL_GPIO_Init+0x2b0>)
 80044c8:	69bb      	ldr	r3, [r7, #24]
 80044ca:	4313      	orrs	r3, r2
 80044cc:	604b      	str	r3, [r1, #4]
 80044ce:	e006      	b.n	80044de <HAL_GPIO_Init+0x20e>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 80044d0:	4b2b      	ldr	r3, [pc, #172]	; (8004580 <HAL_GPIO_Init+0x2b0>)
 80044d2:	685a      	ldr	r2, [r3, #4]
 80044d4:	69bb      	ldr	r3, [r7, #24]
 80044d6:	43db      	mvns	r3, r3
 80044d8:	4929      	ldr	r1, [pc, #164]	; (8004580 <HAL_GPIO_Init+0x2b0>)
 80044da:	4013      	ands	r3, r2
 80044dc:	604b      	str	r3, [r1, #4]
        }

        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 80044de:	683b      	ldr	r3, [r7, #0]
 80044e0:	685b      	ldr	r3, [r3, #4]
 80044e2:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80044e6:	2b00      	cmp	r3, #0
 80044e8:	d006      	beq.n	80044f8 <HAL_GPIO_Init+0x228>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 80044ea:	4b25      	ldr	r3, [pc, #148]	; (8004580 <HAL_GPIO_Init+0x2b0>)
 80044ec:	689a      	ldr	r2, [r3, #8]
 80044ee:	4924      	ldr	r1, [pc, #144]	; (8004580 <HAL_GPIO_Init+0x2b0>)
 80044f0:	69bb      	ldr	r3, [r7, #24]
 80044f2:	4313      	orrs	r3, r2
 80044f4:	608b      	str	r3, [r1, #8]
 80044f6:	e006      	b.n	8004506 <HAL_GPIO_Init+0x236>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 80044f8:	4b21      	ldr	r3, [pc, #132]	; (8004580 <HAL_GPIO_Init+0x2b0>)
 80044fa:	689a      	ldr	r2, [r3, #8]
 80044fc:	69bb      	ldr	r3, [r7, #24]
 80044fe:	43db      	mvns	r3, r3
 8004500:	491f      	ldr	r1, [pc, #124]	; (8004580 <HAL_GPIO_Init+0x2b0>)
 8004502:	4013      	ands	r3, r2
 8004504:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8004506:	683b      	ldr	r3, [r7, #0]
 8004508:	685b      	ldr	r3, [r3, #4]
 800450a:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800450e:	2b00      	cmp	r3, #0
 8004510:	d006      	beq.n	8004520 <HAL_GPIO_Init+0x250>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8004512:	4b1b      	ldr	r3, [pc, #108]	; (8004580 <HAL_GPIO_Init+0x2b0>)
 8004514:	68da      	ldr	r2, [r3, #12]
 8004516:	491a      	ldr	r1, [pc, #104]	; (8004580 <HAL_GPIO_Init+0x2b0>)
 8004518:	69bb      	ldr	r3, [r7, #24]
 800451a:	4313      	orrs	r3, r2
 800451c:	60cb      	str	r3, [r1, #12]
 800451e:	e006      	b.n	800452e <HAL_GPIO_Init+0x25e>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8004520:	4b17      	ldr	r3, [pc, #92]	; (8004580 <HAL_GPIO_Init+0x2b0>)
 8004522:	68da      	ldr	r2, [r3, #12]
 8004524:	69bb      	ldr	r3, [r7, #24]
 8004526:	43db      	mvns	r3, r3
 8004528:	4915      	ldr	r1, [pc, #84]	; (8004580 <HAL_GPIO_Init+0x2b0>)
 800452a:	4013      	ands	r3, r2
 800452c:	60cb      	str	r3, [r1, #12]
        }
      }
    }

	position++;
 800452e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004530:	3301      	adds	r3, #1
 8004532:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8004534:	683b      	ldr	r3, [r7, #0]
 8004536:	681a      	ldr	r2, [r3, #0]
 8004538:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800453a:	fa22 f303 	lsr.w	r3, r2, r3
 800453e:	2b00      	cmp	r3, #0
 8004540:	f47f aed0 	bne.w	80042e4 <HAL_GPIO_Init+0x14>
  }
}
 8004544:	bf00      	nop
 8004546:	372c      	adds	r7, #44	; 0x2c
 8004548:	46bd      	mov	sp, r7
 800454a:	bc80      	pop	{r7}
 800454c:	4770      	bx	lr
 800454e:	bf00      	nop
 8004550:	10210000 	.word	0x10210000
 8004554:	10110000 	.word	0x10110000
 8004558:	10120000 	.word	0x10120000
 800455c:	10310000 	.word	0x10310000
 8004560:	10320000 	.word	0x10320000
 8004564:	10220000 	.word	0x10220000
 8004568:	40021000 	.word	0x40021000
 800456c:	40010000 	.word	0x40010000
 8004570:	40010800 	.word	0x40010800
 8004574:	40010c00 	.word	0x40010c00
 8004578:	40011000 	.word	0x40011000
 800457c:	40011400 	.word	0x40011400
 8004580:	40010400 	.word	0x40010400

08004584 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8004584:	b480      	push	{r7}
 8004586:	b083      	sub	sp, #12
 8004588:	af00      	add	r7, sp, #0
 800458a:	6078      	str	r0, [r7, #4]
 800458c:	460b      	mov	r3, r1
 800458e:	807b      	strh	r3, [r7, #2]
 8004590:	4613      	mov	r3, r2
 8004592:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8004594:	787b      	ldrb	r3, [r7, #1]
 8004596:	2b00      	cmp	r3, #0
 8004598:	d003      	beq.n	80045a2 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800459a:	887a      	ldrh	r2, [r7, #2]
 800459c:	687b      	ldr	r3, [r7, #4]
 800459e:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 80045a0:	e003      	b.n	80045aa <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 80045a2:	887b      	ldrh	r3, [r7, #2]
 80045a4:	041a      	lsls	r2, r3, #16
 80045a6:	687b      	ldr	r3, [r7, #4]
 80045a8:	611a      	str	r2, [r3, #16]
}
 80045aa:	bf00      	nop
 80045ac:	370c      	adds	r7, #12
 80045ae:	46bd      	mov	sp, r7
 80045b0:	bc80      	pop	{r7}
 80045b2:	4770      	bx	lr

080045b4 <HAL_GPIO_TogglePin>:
  * @param  GPIOx: where x can be (A..G depending on device used) to select the GPIO peripheral
  * @param  GPIO_Pin: Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 80045b4:	b480      	push	{r7}
 80045b6:	b083      	sub	sp, #12
 80045b8:	af00      	add	r7, sp, #0
 80045ba:	6078      	str	r0, [r7, #4]
 80045bc:	460b      	mov	r3, r1
 80045be:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->ODR & GPIO_Pin) != 0x00u)
 80045c0:	687b      	ldr	r3, [r7, #4]
 80045c2:	68da      	ldr	r2, [r3, #12]
 80045c4:	887b      	ldrh	r3, [r7, #2]
 80045c6:	4013      	ands	r3, r2
 80045c8:	2b00      	cmp	r3, #0
 80045ca:	d003      	beq.n	80045d4 <HAL_GPIO_TogglePin+0x20>
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 80045cc:	887a      	ldrh	r2, [r7, #2]
 80045ce:	687b      	ldr	r3, [r7, #4]
 80045d0:	615a      	str	r2, [r3, #20]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
  }
}
 80045d2:	e002      	b.n	80045da <HAL_GPIO_TogglePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 80045d4:	887a      	ldrh	r2, [r7, #2]
 80045d6:	687b      	ldr	r3, [r7, #4]
 80045d8:	611a      	str	r2, [r3, #16]
}
 80045da:	bf00      	nop
 80045dc:	370c      	adds	r7, #12
 80045de:	46bd      	mov	sp, r7
 80045e0:	bc80      	pop	{r7}
 80045e2:	4770      	bx	lr

080045e4 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80045e4:	b580      	push	{r7, lr}
 80045e6:	b086      	sub	sp, #24
 80045e8:	af00      	add	r7, sp, #0
 80045ea:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80045ec:	687b      	ldr	r3, [r7, #4]
 80045ee:	2b00      	cmp	r3, #0
 80045f0:	d101      	bne.n	80045f6 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80045f2:	2301      	movs	r3, #1
 80045f4:	e26c      	b.n	8004ad0 <HAL_RCC_OscConfig+0x4ec>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80045f6:	687b      	ldr	r3, [r7, #4]
 80045f8:	681b      	ldr	r3, [r3, #0]
 80045fa:	f003 0301 	and.w	r3, r3, #1
 80045fe:	2b00      	cmp	r3, #0
 8004600:	f000 8087 	beq.w	8004712 <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8004604:	4b92      	ldr	r3, [pc, #584]	; (8004850 <HAL_RCC_OscConfig+0x26c>)
 8004606:	685b      	ldr	r3, [r3, #4]
 8004608:	f003 030c 	and.w	r3, r3, #12
 800460c:	2b04      	cmp	r3, #4
 800460e:	d00c      	beq.n	800462a <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8004610:	4b8f      	ldr	r3, [pc, #572]	; (8004850 <HAL_RCC_OscConfig+0x26c>)
 8004612:	685b      	ldr	r3, [r3, #4]
 8004614:	f003 030c 	and.w	r3, r3, #12
 8004618:	2b08      	cmp	r3, #8
 800461a:	d112      	bne.n	8004642 <HAL_RCC_OscConfig+0x5e>
 800461c:	4b8c      	ldr	r3, [pc, #560]	; (8004850 <HAL_RCC_OscConfig+0x26c>)
 800461e:	685b      	ldr	r3, [r3, #4]
 8004620:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004624:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004628:	d10b      	bne.n	8004642 <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800462a:	4b89      	ldr	r3, [pc, #548]	; (8004850 <HAL_RCC_OscConfig+0x26c>)
 800462c:	681b      	ldr	r3, [r3, #0]
 800462e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004632:	2b00      	cmp	r3, #0
 8004634:	d06c      	beq.n	8004710 <HAL_RCC_OscConfig+0x12c>
 8004636:	687b      	ldr	r3, [r7, #4]
 8004638:	685b      	ldr	r3, [r3, #4]
 800463a:	2b00      	cmp	r3, #0
 800463c:	d168      	bne.n	8004710 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 800463e:	2301      	movs	r3, #1
 8004640:	e246      	b.n	8004ad0 <HAL_RCC_OscConfig+0x4ec>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8004642:	687b      	ldr	r3, [r7, #4]
 8004644:	685b      	ldr	r3, [r3, #4]
 8004646:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800464a:	d106      	bne.n	800465a <HAL_RCC_OscConfig+0x76>
 800464c:	4b80      	ldr	r3, [pc, #512]	; (8004850 <HAL_RCC_OscConfig+0x26c>)
 800464e:	681b      	ldr	r3, [r3, #0]
 8004650:	4a7f      	ldr	r2, [pc, #508]	; (8004850 <HAL_RCC_OscConfig+0x26c>)
 8004652:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004656:	6013      	str	r3, [r2, #0]
 8004658:	e02e      	b.n	80046b8 <HAL_RCC_OscConfig+0xd4>
 800465a:	687b      	ldr	r3, [r7, #4]
 800465c:	685b      	ldr	r3, [r3, #4]
 800465e:	2b00      	cmp	r3, #0
 8004660:	d10c      	bne.n	800467c <HAL_RCC_OscConfig+0x98>
 8004662:	4b7b      	ldr	r3, [pc, #492]	; (8004850 <HAL_RCC_OscConfig+0x26c>)
 8004664:	681b      	ldr	r3, [r3, #0]
 8004666:	4a7a      	ldr	r2, [pc, #488]	; (8004850 <HAL_RCC_OscConfig+0x26c>)
 8004668:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800466c:	6013      	str	r3, [r2, #0]
 800466e:	4b78      	ldr	r3, [pc, #480]	; (8004850 <HAL_RCC_OscConfig+0x26c>)
 8004670:	681b      	ldr	r3, [r3, #0]
 8004672:	4a77      	ldr	r2, [pc, #476]	; (8004850 <HAL_RCC_OscConfig+0x26c>)
 8004674:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8004678:	6013      	str	r3, [r2, #0]
 800467a:	e01d      	b.n	80046b8 <HAL_RCC_OscConfig+0xd4>
 800467c:	687b      	ldr	r3, [r7, #4]
 800467e:	685b      	ldr	r3, [r3, #4]
 8004680:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8004684:	d10c      	bne.n	80046a0 <HAL_RCC_OscConfig+0xbc>
 8004686:	4b72      	ldr	r3, [pc, #456]	; (8004850 <HAL_RCC_OscConfig+0x26c>)
 8004688:	681b      	ldr	r3, [r3, #0]
 800468a:	4a71      	ldr	r2, [pc, #452]	; (8004850 <HAL_RCC_OscConfig+0x26c>)
 800468c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8004690:	6013      	str	r3, [r2, #0]
 8004692:	4b6f      	ldr	r3, [pc, #444]	; (8004850 <HAL_RCC_OscConfig+0x26c>)
 8004694:	681b      	ldr	r3, [r3, #0]
 8004696:	4a6e      	ldr	r2, [pc, #440]	; (8004850 <HAL_RCC_OscConfig+0x26c>)
 8004698:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800469c:	6013      	str	r3, [r2, #0]
 800469e:	e00b      	b.n	80046b8 <HAL_RCC_OscConfig+0xd4>
 80046a0:	4b6b      	ldr	r3, [pc, #428]	; (8004850 <HAL_RCC_OscConfig+0x26c>)
 80046a2:	681b      	ldr	r3, [r3, #0]
 80046a4:	4a6a      	ldr	r2, [pc, #424]	; (8004850 <HAL_RCC_OscConfig+0x26c>)
 80046a6:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80046aa:	6013      	str	r3, [r2, #0]
 80046ac:	4b68      	ldr	r3, [pc, #416]	; (8004850 <HAL_RCC_OscConfig+0x26c>)
 80046ae:	681b      	ldr	r3, [r3, #0]
 80046b0:	4a67      	ldr	r2, [pc, #412]	; (8004850 <HAL_RCC_OscConfig+0x26c>)
 80046b2:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80046b6:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80046b8:	687b      	ldr	r3, [r7, #4]
 80046ba:	685b      	ldr	r3, [r3, #4]
 80046bc:	2b00      	cmp	r3, #0
 80046be:	d013      	beq.n	80046e8 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80046c0:	f7ff fcf6 	bl	80040b0 <HAL_GetTick>
 80046c4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80046c6:	e008      	b.n	80046da <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80046c8:	f7ff fcf2 	bl	80040b0 <HAL_GetTick>
 80046cc:	4602      	mov	r2, r0
 80046ce:	693b      	ldr	r3, [r7, #16]
 80046d0:	1ad3      	subs	r3, r2, r3
 80046d2:	2b64      	cmp	r3, #100	; 0x64
 80046d4:	d901      	bls.n	80046da <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 80046d6:	2303      	movs	r3, #3
 80046d8:	e1fa      	b.n	8004ad0 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80046da:	4b5d      	ldr	r3, [pc, #372]	; (8004850 <HAL_RCC_OscConfig+0x26c>)
 80046dc:	681b      	ldr	r3, [r3, #0]
 80046de:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80046e2:	2b00      	cmp	r3, #0
 80046e4:	d0f0      	beq.n	80046c8 <HAL_RCC_OscConfig+0xe4>
 80046e6:	e014      	b.n	8004712 <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80046e8:	f7ff fce2 	bl	80040b0 <HAL_GetTick>
 80046ec:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80046ee:	e008      	b.n	8004702 <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80046f0:	f7ff fcde 	bl	80040b0 <HAL_GetTick>
 80046f4:	4602      	mov	r2, r0
 80046f6:	693b      	ldr	r3, [r7, #16]
 80046f8:	1ad3      	subs	r3, r2, r3
 80046fa:	2b64      	cmp	r3, #100	; 0x64
 80046fc:	d901      	bls.n	8004702 <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 80046fe:	2303      	movs	r3, #3
 8004700:	e1e6      	b.n	8004ad0 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004702:	4b53      	ldr	r3, [pc, #332]	; (8004850 <HAL_RCC_OscConfig+0x26c>)
 8004704:	681b      	ldr	r3, [r3, #0]
 8004706:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800470a:	2b00      	cmp	r3, #0
 800470c:	d1f0      	bne.n	80046f0 <HAL_RCC_OscConfig+0x10c>
 800470e:	e000      	b.n	8004712 <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004710:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8004712:	687b      	ldr	r3, [r7, #4]
 8004714:	681b      	ldr	r3, [r3, #0]
 8004716:	f003 0302 	and.w	r3, r3, #2
 800471a:	2b00      	cmp	r3, #0
 800471c:	d063      	beq.n	80047e6 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 800471e:	4b4c      	ldr	r3, [pc, #304]	; (8004850 <HAL_RCC_OscConfig+0x26c>)
 8004720:	685b      	ldr	r3, [r3, #4]
 8004722:	f003 030c 	and.w	r3, r3, #12
 8004726:	2b00      	cmp	r3, #0
 8004728:	d00b      	beq.n	8004742 <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 800472a:	4b49      	ldr	r3, [pc, #292]	; (8004850 <HAL_RCC_OscConfig+0x26c>)
 800472c:	685b      	ldr	r3, [r3, #4]
 800472e:	f003 030c 	and.w	r3, r3, #12
 8004732:	2b08      	cmp	r3, #8
 8004734:	d11c      	bne.n	8004770 <HAL_RCC_OscConfig+0x18c>
 8004736:	4b46      	ldr	r3, [pc, #280]	; (8004850 <HAL_RCC_OscConfig+0x26c>)
 8004738:	685b      	ldr	r3, [r3, #4]
 800473a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800473e:	2b00      	cmp	r3, #0
 8004740:	d116      	bne.n	8004770 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004742:	4b43      	ldr	r3, [pc, #268]	; (8004850 <HAL_RCC_OscConfig+0x26c>)
 8004744:	681b      	ldr	r3, [r3, #0]
 8004746:	f003 0302 	and.w	r3, r3, #2
 800474a:	2b00      	cmp	r3, #0
 800474c:	d005      	beq.n	800475a <HAL_RCC_OscConfig+0x176>
 800474e:	687b      	ldr	r3, [r7, #4]
 8004750:	691b      	ldr	r3, [r3, #16]
 8004752:	2b01      	cmp	r3, #1
 8004754:	d001      	beq.n	800475a <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8004756:	2301      	movs	r3, #1
 8004758:	e1ba      	b.n	8004ad0 <HAL_RCC_OscConfig+0x4ec>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800475a:	4b3d      	ldr	r3, [pc, #244]	; (8004850 <HAL_RCC_OscConfig+0x26c>)
 800475c:	681b      	ldr	r3, [r3, #0]
 800475e:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8004762:	687b      	ldr	r3, [r7, #4]
 8004764:	695b      	ldr	r3, [r3, #20]
 8004766:	00db      	lsls	r3, r3, #3
 8004768:	4939      	ldr	r1, [pc, #228]	; (8004850 <HAL_RCC_OscConfig+0x26c>)
 800476a:	4313      	orrs	r3, r2
 800476c:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800476e:	e03a      	b.n	80047e6 <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8004770:	687b      	ldr	r3, [r7, #4]
 8004772:	691b      	ldr	r3, [r3, #16]
 8004774:	2b00      	cmp	r3, #0
 8004776:	d020      	beq.n	80047ba <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8004778:	4b36      	ldr	r3, [pc, #216]	; (8004854 <HAL_RCC_OscConfig+0x270>)
 800477a:	2201      	movs	r2, #1
 800477c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800477e:	f7ff fc97 	bl	80040b0 <HAL_GetTick>
 8004782:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004784:	e008      	b.n	8004798 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004786:	f7ff fc93 	bl	80040b0 <HAL_GetTick>
 800478a:	4602      	mov	r2, r0
 800478c:	693b      	ldr	r3, [r7, #16]
 800478e:	1ad3      	subs	r3, r2, r3
 8004790:	2b02      	cmp	r3, #2
 8004792:	d901      	bls.n	8004798 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8004794:	2303      	movs	r3, #3
 8004796:	e19b      	b.n	8004ad0 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004798:	4b2d      	ldr	r3, [pc, #180]	; (8004850 <HAL_RCC_OscConfig+0x26c>)
 800479a:	681b      	ldr	r3, [r3, #0]
 800479c:	f003 0302 	and.w	r3, r3, #2
 80047a0:	2b00      	cmp	r3, #0
 80047a2:	d0f0      	beq.n	8004786 <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80047a4:	4b2a      	ldr	r3, [pc, #168]	; (8004850 <HAL_RCC_OscConfig+0x26c>)
 80047a6:	681b      	ldr	r3, [r3, #0]
 80047a8:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80047ac:	687b      	ldr	r3, [r7, #4]
 80047ae:	695b      	ldr	r3, [r3, #20]
 80047b0:	00db      	lsls	r3, r3, #3
 80047b2:	4927      	ldr	r1, [pc, #156]	; (8004850 <HAL_RCC_OscConfig+0x26c>)
 80047b4:	4313      	orrs	r3, r2
 80047b6:	600b      	str	r3, [r1, #0]
 80047b8:	e015      	b.n	80047e6 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80047ba:	4b26      	ldr	r3, [pc, #152]	; (8004854 <HAL_RCC_OscConfig+0x270>)
 80047bc:	2200      	movs	r2, #0
 80047be:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80047c0:	f7ff fc76 	bl	80040b0 <HAL_GetTick>
 80047c4:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80047c6:	e008      	b.n	80047da <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80047c8:	f7ff fc72 	bl	80040b0 <HAL_GetTick>
 80047cc:	4602      	mov	r2, r0
 80047ce:	693b      	ldr	r3, [r7, #16]
 80047d0:	1ad3      	subs	r3, r2, r3
 80047d2:	2b02      	cmp	r3, #2
 80047d4:	d901      	bls.n	80047da <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 80047d6:	2303      	movs	r3, #3
 80047d8:	e17a      	b.n	8004ad0 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80047da:	4b1d      	ldr	r3, [pc, #116]	; (8004850 <HAL_RCC_OscConfig+0x26c>)
 80047dc:	681b      	ldr	r3, [r3, #0]
 80047de:	f003 0302 	and.w	r3, r3, #2
 80047e2:	2b00      	cmp	r3, #0
 80047e4:	d1f0      	bne.n	80047c8 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80047e6:	687b      	ldr	r3, [r7, #4]
 80047e8:	681b      	ldr	r3, [r3, #0]
 80047ea:	f003 0308 	and.w	r3, r3, #8
 80047ee:	2b00      	cmp	r3, #0
 80047f0:	d03a      	beq.n	8004868 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80047f2:	687b      	ldr	r3, [r7, #4]
 80047f4:	699b      	ldr	r3, [r3, #24]
 80047f6:	2b00      	cmp	r3, #0
 80047f8:	d019      	beq.n	800482e <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80047fa:	4b17      	ldr	r3, [pc, #92]	; (8004858 <HAL_RCC_OscConfig+0x274>)
 80047fc:	2201      	movs	r2, #1
 80047fe:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004800:	f7ff fc56 	bl	80040b0 <HAL_GetTick>
 8004804:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004806:	e008      	b.n	800481a <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004808:	f7ff fc52 	bl	80040b0 <HAL_GetTick>
 800480c:	4602      	mov	r2, r0
 800480e:	693b      	ldr	r3, [r7, #16]
 8004810:	1ad3      	subs	r3, r2, r3
 8004812:	2b02      	cmp	r3, #2
 8004814:	d901      	bls.n	800481a <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8004816:	2303      	movs	r3, #3
 8004818:	e15a      	b.n	8004ad0 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800481a:	4b0d      	ldr	r3, [pc, #52]	; (8004850 <HAL_RCC_OscConfig+0x26c>)
 800481c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800481e:	f003 0302 	and.w	r3, r3, #2
 8004822:	2b00      	cmp	r3, #0
 8004824:	d0f0      	beq.n	8004808 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8004826:	2001      	movs	r0, #1
 8004828:	f000 faa8 	bl	8004d7c <RCC_Delay>
 800482c:	e01c      	b.n	8004868 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800482e:	4b0a      	ldr	r3, [pc, #40]	; (8004858 <HAL_RCC_OscConfig+0x274>)
 8004830:	2200      	movs	r2, #0
 8004832:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004834:	f7ff fc3c 	bl	80040b0 <HAL_GetTick>
 8004838:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800483a:	e00f      	b.n	800485c <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800483c:	f7ff fc38 	bl	80040b0 <HAL_GetTick>
 8004840:	4602      	mov	r2, r0
 8004842:	693b      	ldr	r3, [r7, #16]
 8004844:	1ad3      	subs	r3, r2, r3
 8004846:	2b02      	cmp	r3, #2
 8004848:	d908      	bls.n	800485c <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 800484a:	2303      	movs	r3, #3
 800484c:	e140      	b.n	8004ad0 <HAL_RCC_OscConfig+0x4ec>
 800484e:	bf00      	nop
 8004850:	40021000 	.word	0x40021000
 8004854:	42420000 	.word	0x42420000
 8004858:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800485c:	4b9e      	ldr	r3, [pc, #632]	; (8004ad8 <HAL_RCC_OscConfig+0x4f4>)
 800485e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004860:	f003 0302 	and.w	r3, r3, #2
 8004864:	2b00      	cmp	r3, #0
 8004866:	d1e9      	bne.n	800483c <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8004868:	687b      	ldr	r3, [r7, #4]
 800486a:	681b      	ldr	r3, [r3, #0]
 800486c:	f003 0304 	and.w	r3, r3, #4
 8004870:	2b00      	cmp	r3, #0
 8004872:	f000 80a6 	beq.w	80049c2 <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8004876:	2300      	movs	r3, #0
 8004878:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800487a:	4b97      	ldr	r3, [pc, #604]	; (8004ad8 <HAL_RCC_OscConfig+0x4f4>)
 800487c:	69db      	ldr	r3, [r3, #28]
 800487e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004882:	2b00      	cmp	r3, #0
 8004884:	d10d      	bne.n	80048a2 <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004886:	4b94      	ldr	r3, [pc, #592]	; (8004ad8 <HAL_RCC_OscConfig+0x4f4>)
 8004888:	69db      	ldr	r3, [r3, #28]
 800488a:	4a93      	ldr	r2, [pc, #588]	; (8004ad8 <HAL_RCC_OscConfig+0x4f4>)
 800488c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004890:	61d3      	str	r3, [r2, #28]
 8004892:	4b91      	ldr	r3, [pc, #580]	; (8004ad8 <HAL_RCC_OscConfig+0x4f4>)
 8004894:	69db      	ldr	r3, [r3, #28]
 8004896:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800489a:	60bb      	str	r3, [r7, #8]
 800489c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800489e:	2301      	movs	r3, #1
 80048a0:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80048a2:	4b8e      	ldr	r3, [pc, #568]	; (8004adc <HAL_RCC_OscConfig+0x4f8>)
 80048a4:	681b      	ldr	r3, [r3, #0]
 80048a6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80048aa:	2b00      	cmp	r3, #0
 80048ac:	d118      	bne.n	80048e0 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80048ae:	4b8b      	ldr	r3, [pc, #556]	; (8004adc <HAL_RCC_OscConfig+0x4f8>)
 80048b0:	681b      	ldr	r3, [r3, #0]
 80048b2:	4a8a      	ldr	r2, [pc, #552]	; (8004adc <HAL_RCC_OscConfig+0x4f8>)
 80048b4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80048b8:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80048ba:	f7ff fbf9 	bl	80040b0 <HAL_GetTick>
 80048be:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80048c0:	e008      	b.n	80048d4 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80048c2:	f7ff fbf5 	bl	80040b0 <HAL_GetTick>
 80048c6:	4602      	mov	r2, r0
 80048c8:	693b      	ldr	r3, [r7, #16]
 80048ca:	1ad3      	subs	r3, r2, r3
 80048cc:	2b64      	cmp	r3, #100	; 0x64
 80048ce:	d901      	bls.n	80048d4 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 80048d0:	2303      	movs	r3, #3
 80048d2:	e0fd      	b.n	8004ad0 <HAL_RCC_OscConfig+0x4ec>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80048d4:	4b81      	ldr	r3, [pc, #516]	; (8004adc <HAL_RCC_OscConfig+0x4f8>)
 80048d6:	681b      	ldr	r3, [r3, #0]
 80048d8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80048dc:	2b00      	cmp	r3, #0
 80048de:	d0f0      	beq.n	80048c2 <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80048e0:	687b      	ldr	r3, [r7, #4]
 80048e2:	68db      	ldr	r3, [r3, #12]
 80048e4:	2b01      	cmp	r3, #1
 80048e6:	d106      	bne.n	80048f6 <HAL_RCC_OscConfig+0x312>
 80048e8:	4b7b      	ldr	r3, [pc, #492]	; (8004ad8 <HAL_RCC_OscConfig+0x4f4>)
 80048ea:	6a1b      	ldr	r3, [r3, #32]
 80048ec:	4a7a      	ldr	r2, [pc, #488]	; (8004ad8 <HAL_RCC_OscConfig+0x4f4>)
 80048ee:	f043 0301 	orr.w	r3, r3, #1
 80048f2:	6213      	str	r3, [r2, #32]
 80048f4:	e02d      	b.n	8004952 <HAL_RCC_OscConfig+0x36e>
 80048f6:	687b      	ldr	r3, [r7, #4]
 80048f8:	68db      	ldr	r3, [r3, #12]
 80048fa:	2b00      	cmp	r3, #0
 80048fc:	d10c      	bne.n	8004918 <HAL_RCC_OscConfig+0x334>
 80048fe:	4b76      	ldr	r3, [pc, #472]	; (8004ad8 <HAL_RCC_OscConfig+0x4f4>)
 8004900:	6a1b      	ldr	r3, [r3, #32]
 8004902:	4a75      	ldr	r2, [pc, #468]	; (8004ad8 <HAL_RCC_OscConfig+0x4f4>)
 8004904:	f023 0301 	bic.w	r3, r3, #1
 8004908:	6213      	str	r3, [r2, #32]
 800490a:	4b73      	ldr	r3, [pc, #460]	; (8004ad8 <HAL_RCC_OscConfig+0x4f4>)
 800490c:	6a1b      	ldr	r3, [r3, #32]
 800490e:	4a72      	ldr	r2, [pc, #456]	; (8004ad8 <HAL_RCC_OscConfig+0x4f4>)
 8004910:	f023 0304 	bic.w	r3, r3, #4
 8004914:	6213      	str	r3, [r2, #32]
 8004916:	e01c      	b.n	8004952 <HAL_RCC_OscConfig+0x36e>
 8004918:	687b      	ldr	r3, [r7, #4]
 800491a:	68db      	ldr	r3, [r3, #12]
 800491c:	2b05      	cmp	r3, #5
 800491e:	d10c      	bne.n	800493a <HAL_RCC_OscConfig+0x356>
 8004920:	4b6d      	ldr	r3, [pc, #436]	; (8004ad8 <HAL_RCC_OscConfig+0x4f4>)
 8004922:	6a1b      	ldr	r3, [r3, #32]
 8004924:	4a6c      	ldr	r2, [pc, #432]	; (8004ad8 <HAL_RCC_OscConfig+0x4f4>)
 8004926:	f043 0304 	orr.w	r3, r3, #4
 800492a:	6213      	str	r3, [r2, #32]
 800492c:	4b6a      	ldr	r3, [pc, #424]	; (8004ad8 <HAL_RCC_OscConfig+0x4f4>)
 800492e:	6a1b      	ldr	r3, [r3, #32]
 8004930:	4a69      	ldr	r2, [pc, #420]	; (8004ad8 <HAL_RCC_OscConfig+0x4f4>)
 8004932:	f043 0301 	orr.w	r3, r3, #1
 8004936:	6213      	str	r3, [r2, #32]
 8004938:	e00b      	b.n	8004952 <HAL_RCC_OscConfig+0x36e>
 800493a:	4b67      	ldr	r3, [pc, #412]	; (8004ad8 <HAL_RCC_OscConfig+0x4f4>)
 800493c:	6a1b      	ldr	r3, [r3, #32]
 800493e:	4a66      	ldr	r2, [pc, #408]	; (8004ad8 <HAL_RCC_OscConfig+0x4f4>)
 8004940:	f023 0301 	bic.w	r3, r3, #1
 8004944:	6213      	str	r3, [r2, #32]
 8004946:	4b64      	ldr	r3, [pc, #400]	; (8004ad8 <HAL_RCC_OscConfig+0x4f4>)
 8004948:	6a1b      	ldr	r3, [r3, #32]
 800494a:	4a63      	ldr	r2, [pc, #396]	; (8004ad8 <HAL_RCC_OscConfig+0x4f4>)
 800494c:	f023 0304 	bic.w	r3, r3, #4
 8004950:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8004952:	687b      	ldr	r3, [r7, #4]
 8004954:	68db      	ldr	r3, [r3, #12]
 8004956:	2b00      	cmp	r3, #0
 8004958:	d015      	beq.n	8004986 <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800495a:	f7ff fba9 	bl	80040b0 <HAL_GetTick>
 800495e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004960:	e00a      	b.n	8004978 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004962:	f7ff fba5 	bl	80040b0 <HAL_GetTick>
 8004966:	4602      	mov	r2, r0
 8004968:	693b      	ldr	r3, [r7, #16]
 800496a:	1ad3      	subs	r3, r2, r3
 800496c:	f241 3288 	movw	r2, #5000	; 0x1388
 8004970:	4293      	cmp	r3, r2
 8004972:	d901      	bls.n	8004978 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8004974:	2303      	movs	r3, #3
 8004976:	e0ab      	b.n	8004ad0 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004978:	4b57      	ldr	r3, [pc, #348]	; (8004ad8 <HAL_RCC_OscConfig+0x4f4>)
 800497a:	6a1b      	ldr	r3, [r3, #32]
 800497c:	f003 0302 	and.w	r3, r3, #2
 8004980:	2b00      	cmp	r3, #0
 8004982:	d0ee      	beq.n	8004962 <HAL_RCC_OscConfig+0x37e>
 8004984:	e014      	b.n	80049b0 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004986:	f7ff fb93 	bl	80040b0 <HAL_GetTick>
 800498a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800498c:	e00a      	b.n	80049a4 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800498e:	f7ff fb8f 	bl	80040b0 <HAL_GetTick>
 8004992:	4602      	mov	r2, r0
 8004994:	693b      	ldr	r3, [r7, #16]
 8004996:	1ad3      	subs	r3, r2, r3
 8004998:	f241 3288 	movw	r2, #5000	; 0x1388
 800499c:	4293      	cmp	r3, r2
 800499e:	d901      	bls.n	80049a4 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 80049a0:	2303      	movs	r3, #3
 80049a2:	e095      	b.n	8004ad0 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80049a4:	4b4c      	ldr	r3, [pc, #304]	; (8004ad8 <HAL_RCC_OscConfig+0x4f4>)
 80049a6:	6a1b      	ldr	r3, [r3, #32]
 80049a8:	f003 0302 	and.w	r3, r3, #2
 80049ac:	2b00      	cmp	r3, #0
 80049ae:	d1ee      	bne.n	800498e <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 80049b0:	7dfb      	ldrb	r3, [r7, #23]
 80049b2:	2b01      	cmp	r3, #1
 80049b4:	d105      	bne.n	80049c2 <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80049b6:	4b48      	ldr	r3, [pc, #288]	; (8004ad8 <HAL_RCC_OscConfig+0x4f4>)
 80049b8:	69db      	ldr	r3, [r3, #28]
 80049ba:	4a47      	ldr	r2, [pc, #284]	; (8004ad8 <HAL_RCC_OscConfig+0x4f4>)
 80049bc:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80049c0:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80049c2:	687b      	ldr	r3, [r7, #4]
 80049c4:	69db      	ldr	r3, [r3, #28]
 80049c6:	2b00      	cmp	r3, #0
 80049c8:	f000 8081 	beq.w	8004ace <HAL_RCC_OscConfig+0x4ea>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80049cc:	4b42      	ldr	r3, [pc, #264]	; (8004ad8 <HAL_RCC_OscConfig+0x4f4>)
 80049ce:	685b      	ldr	r3, [r3, #4]
 80049d0:	f003 030c 	and.w	r3, r3, #12
 80049d4:	2b08      	cmp	r3, #8
 80049d6:	d061      	beq.n	8004a9c <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80049d8:	687b      	ldr	r3, [r7, #4]
 80049da:	69db      	ldr	r3, [r3, #28]
 80049dc:	2b02      	cmp	r3, #2
 80049de:	d146      	bne.n	8004a6e <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80049e0:	4b3f      	ldr	r3, [pc, #252]	; (8004ae0 <HAL_RCC_OscConfig+0x4fc>)
 80049e2:	2200      	movs	r2, #0
 80049e4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80049e6:	f7ff fb63 	bl	80040b0 <HAL_GetTick>
 80049ea:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80049ec:	e008      	b.n	8004a00 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80049ee:	f7ff fb5f 	bl	80040b0 <HAL_GetTick>
 80049f2:	4602      	mov	r2, r0
 80049f4:	693b      	ldr	r3, [r7, #16]
 80049f6:	1ad3      	subs	r3, r2, r3
 80049f8:	2b02      	cmp	r3, #2
 80049fa:	d901      	bls.n	8004a00 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 80049fc:	2303      	movs	r3, #3
 80049fe:	e067      	b.n	8004ad0 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8004a00:	4b35      	ldr	r3, [pc, #212]	; (8004ad8 <HAL_RCC_OscConfig+0x4f4>)
 8004a02:	681b      	ldr	r3, [r3, #0]
 8004a04:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004a08:	2b00      	cmp	r3, #0
 8004a0a:	d1f0      	bne.n	80049ee <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8004a0c:	687b      	ldr	r3, [r7, #4]
 8004a0e:	6a1b      	ldr	r3, [r3, #32]
 8004a10:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004a14:	d108      	bne.n	8004a28 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8004a16:	4b30      	ldr	r3, [pc, #192]	; (8004ad8 <HAL_RCC_OscConfig+0x4f4>)
 8004a18:	685b      	ldr	r3, [r3, #4]
 8004a1a:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 8004a1e:	687b      	ldr	r3, [r7, #4]
 8004a20:	689b      	ldr	r3, [r3, #8]
 8004a22:	492d      	ldr	r1, [pc, #180]	; (8004ad8 <HAL_RCC_OscConfig+0x4f4>)
 8004a24:	4313      	orrs	r3, r2
 8004a26:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8004a28:	4b2b      	ldr	r3, [pc, #172]	; (8004ad8 <HAL_RCC_OscConfig+0x4f4>)
 8004a2a:	685b      	ldr	r3, [r3, #4]
 8004a2c:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 8004a30:	687b      	ldr	r3, [r7, #4]
 8004a32:	6a19      	ldr	r1, [r3, #32]
 8004a34:	687b      	ldr	r3, [r7, #4]
 8004a36:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004a38:	430b      	orrs	r3, r1
 8004a3a:	4927      	ldr	r1, [pc, #156]	; (8004ad8 <HAL_RCC_OscConfig+0x4f4>)
 8004a3c:	4313      	orrs	r3, r2
 8004a3e:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8004a40:	4b27      	ldr	r3, [pc, #156]	; (8004ae0 <HAL_RCC_OscConfig+0x4fc>)
 8004a42:	2201      	movs	r2, #1
 8004a44:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004a46:	f7ff fb33 	bl	80040b0 <HAL_GetTick>
 8004a4a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8004a4c:	e008      	b.n	8004a60 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004a4e:	f7ff fb2f 	bl	80040b0 <HAL_GetTick>
 8004a52:	4602      	mov	r2, r0
 8004a54:	693b      	ldr	r3, [r7, #16]
 8004a56:	1ad3      	subs	r3, r2, r3
 8004a58:	2b02      	cmp	r3, #2
 8004a5a:	d901      	bls.n	8004a60 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8004a5c:	2303      	movs	r3, #3
 8004a5e:	e037      	b.n	8004ad0 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8004a60:	4b1d      	ldr	r3, [pc, #116]	; (8004ad8 <HAL_RCC_OscConfig+0x4f4>)
 8004a62:	681b      	ldr	r3, [r3, #0]
 8004a64:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004a68:	2b00      	cmp	r3, #0
 8004a6a:	d0f0      	beq.n	8004a4e <HAL_RCC_OscConfig+0x46a>
 8004a6c:	e02f      	b.n	8004ace <HAL_RCC_OscConfig+0x4ea>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004a6e:	4b1c      	ldr	r3, [pc, #112]	; (8004ae0 <HAL_RCC_OscConfig+0x4fc>)
 8004a70:	2200      	movs	r2, #0
 8004a72:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004a74:	f7ff fb1c 	bl	80040b0 <HAL_GetTick>
 8004a78:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8004a7a:	e008      	b.n	8004a8e <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004a7c:	f7ff fb18 	bl	80040b0 <HAL_GetTick>
 8004a80:	4602      	mov	r2, r0
 8004a82:	693b      	ldr	r3, [r7, #16]
 8004a84:	1ad3      	subs	r3, r2, r3
 8004a86:	2b02      	cmp	r3, #2
 8004a88:	d901      	bls.n	8004a8e <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8004a8a:	2303      	movs	r3, #3
 8004a8c:	e020      	b.n	8004ad0 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8004a8e:	4b12      	ldr	r3, [pc, #72]	; (8004ad8 <HAL_RCC_OscConfig+0x4f4>)
 8004a90:	681b      	ldr	r3, [r3, #0]
 8004a92:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004a96:	2b00      	cmp	r3, #0
 8004a98:	d1f0      	bne.n	8004a7c <HAL_RCC_OscConfig+0x498>
 8004a9a:	e018      	b.n	8004ace <HAL_RCC_OscConfig+0x4ea>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8004a9c:	687b      	ldr	r3, [r7, #4]
 8004a9e:	69db      	ldr	r3, [r3, #28]
 8004aa0:	2b01      	cmp	r3, #1
 8004aa2:	d101      	bne.n	8004aa8 <HAL_RCC_OscConfig+0x4c4>
      {
        return HAL_ERROR;
 8004aa4:	2301      	movs	r3, #1
 8004aa6:	e013      	b.n	8004ad0 <HAL_RCC_OscConfig+0x4ec>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8004aa8:	4b0b      	ldr	r3, [pc, #44]	; (8004ad8 <HAL_RCC_OscConfig+0x4f4>)
 8004aaa:	685b      	ldr	r3, [r3, #4]
 8004aac:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004aae:	68fb      	ldr	r3, [r7, #12]
 8004ab0:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8004ab4:	687b      	ldr	r3, [r7, #4]
 8004ab6:	6a1b      	ldr	r3, [r3, #32]
 8004ab8:	429a      	cmp	r2, r3
 8004aba:	d106      	bne.n	8004aca <HAL_RCC_OscConfig+0x4e6>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8004abc:	68fb      	ldr	r3, [r7, #12]
 8004abe:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 8004ac2:	687b      	ldr	r3, [r7, #4]
 8004ac4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004ac6:	429a      	cmp	r2, r3
 8004ac8:	d001      	beq.n	8004ace <HAL_RCC_OscConfig+0x4ea>
        {
          return HAL_ERROR;
 8004aca:	2301      	movs	r3, #1
 8004acc:	e000      	b.n	8004ad0 <HAL_RCC_OscConfig+0x4ec>
        }
      }
    }
  }

  return HAL_OK;
 8004ace:	2300      	movs	r3, #0
}
 8004ad0:	4618      	mov	r0, r3
 8004ad2:	3718      	adds	r7, #24
 8004ad4:	46bd      	mov	sp, r7
 8004ad6:	bd80      	pop	{r7, pc}
 8004ad8:	40021000 	.word	0x40021000
 8004adc:	40007000 	.word	0x40007000
 8004ae0:	42420060 	.word	0x42420060

08004ae4 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8004ae4:	b580      	push	{r7, lr}
 8004ae6:	b084      	sub	sp, #16
 8004ae8:	af00      	add	r7, sp, #0
 8004aea:	6078      	str	r0, [r7, #4]
 8004aec:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8004aee:	687b      	ldr	r3, [r7, #4]
 8004af0:	2b00      	cmp	r3, #0
 8004af2:	d101      	bne.n	8004af8 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8004af4:	2301      	movs	r3, #1
 8004af6:	e0d0      	b.n	8004c9a <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8004af8:	4b6a      	ldr	r3, [pc, #424]	; (8004ca4 <HAL_RCC_ClockConfig+0x1c0>)
 8004afa:	681b      	ldr	r3, [r3, #0]
 8004afc:	f003 0307 	and.w	r3, r3, #7
 8004b00:	683a      	ldr	r2, [r7, #0]
 8004b02:	429a      	cmp	r2, r3
 8004b04:	d910      	bls.n	8004b28 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004b06:	4b67      	ldr	r3, [pc, #412]	; (8004ca4 <HAL_RCC_ClockConfig+0x1c0>)
 8004b08:	681b      	ldr	r3, [r3, #0]
 8004b0a:	f023 0207 	bic.w	r2, r3, #7
 8004b0e:	4965      	ldr	r1, [pc, #404]	; (8004ca4 <HAL_RCC_ClockConfig+0x1c0>)
 8004b10:	683b      	ldr	r3, [r7, #0]
 8004b12:	4313      	orrs	r3, r2
 8004b14:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004b16:	4b63      	ldr	r3, [pc, #396]	; (8004ca4 <HAL_RCC_ClockConfig+0x1c0>)
 8004b18:	681b      	ldr	r3, [r3, #0]
 8004b1a:	f003 0307 	and.w	r3, r3, #7
 8004b1e:	683a      	ldr	r2, [r7, #0]
 8004b20:	429a      	cmp	r2, r3
 8004b22:	d001      	beq.n	8004b28 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8004b24:	2301      	movs	r3, #1
 8004b26:	e0b8      	b.n	8004c9a <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004b28:	687b      	ldr	r3, [r7, #4]
 8004b2a:	681b      	ldr	r3, [r3, #0]
 8004b2c:	f003 0302 	and.w	r3, r3, #2
 8004b30:	2b00      	cmp	r3, #0
 8004b32:	d020      	beq.n	8004b76 <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004b34:	687b      	ldr	r3, [r7, #4]
 8004b36:	681b      	ldr	r3, [r3, #0]
 8004b38:	f003 0304 	and.w	r3, r3, #4
 8004b3c:	2b00      	cmp	r3, #0
 8004b3e:	d005      	beq.n	8004b4c <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8004b40:	4b59      	ldr	r3, [pc, #356]	; (8004ca8 <HAL_RCC_ClockConfig+0x1c4>)
 8004b42:	685b      	ldr	r3, [r3, #4]
 8004b44:	4a58      	ldr	r2, [pc, #352]	; (8004ca8 <HAL_RCC_ClockConfig+0x1c4>)
 8004b46:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8004b4a:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004b4c:	687b      	ldr	r3, [r7, #4]
 8004b4e:	681b      	ldr	r3, [r3, #0]
 8004b50:	f003 0308 	and.w	r3, r3, #8
 8004b54:	2b00      	cmp	r3, #0
 8004b56:	d005      	beq.n	8004b64 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8004b58:	4b53      	ldr	r3, [pc, #332]	; (8004ca8 <HAL_RCC_ClockConfig+0x1c4>)
 8004b5a:	685b      	ldr	r3, [r3, #4]
 8004b5c:	4a52      	ldr	r2, [pc, #328]	; (8004ca8 <HAL_RCC_ClockConfig+0x1c4>)
 8004b5e:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 8004b62:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004b64:	4b50      	ldr	r3, [pc, #320]	; (8004ca8 <HAL_RCC_ClockConfig+0x1c4>)
 8004b66:	685b      	ldr	r3, [r3, #4]
 8004b68:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8004b6c:	687b      	ldr	r3, [r7, #4]
 8004b6e:	689b      	ldr	r3, [r3, #8]
 8004b70:	494d      	ldr	r1, [pc, #308]	; (8004ca8 <HAL_RCC_ClockConfig+0x1c4>)
 8004b72:	4313      	orrs	r3, r2
 8004b74:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8004b76:	687b      	ldr	r3, [r7, #4]
 8004b78:	681b      	ldr	r3, [r3, #0]
 8004b7a:	f003 0301 	and.w	r3, r3, #1
 8004b7e:	2b00      	cmp	r3, #0
 8004b80:	d040      	beq.n	8004c04 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8004b82:	687b      	ldr	r3, [r7, #4]
 8004b84:	685b      	ldr	r3, [r3, #4]
 8004b86:	2b01      	cmp	r3, #1
 8004b88:	d107      	bne.n	8004b9a <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004b8a:	4b47      	ldr	r3, [pc, #284]	; (8004ca8 <HAL_RCC_ClockConfig+0x1c4>)
 8004b8c:	681b      	ldr	r3, [r3, #0]
 8004b8e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004b92:	2b00      	cmp	r3, #0
 8004b94:	d115      	bne.n	8004bc2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004b96:	2301      	movs	r3, #1
 8004b98:	e07f      	b.n	8004c9a <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8004b9a:	687b      	ldr	r3, [r7, #4]
 8004b9c:	685b      	ldr	r3, [r3, #4]
 8004b9e:	2b02      	cmp	r3, #2
 8004ba0:	d107      	bne.n	8004bb2 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004ba2:	4b41      	ldr	r3, [pc, #260]	; (8004ca8 <HAL_RCC_ClockConfig+0x1c4>)
 8004ba4:	681b      	ldr	r3, [r3, #0]
 8004ba6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004baa:	2b00      	cmp	r3, #0
 8004bac:	d109      	bne.n	8004bc2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004bae:	2301      	movs	r3, #1
 8004bb0:	e073      	b.n	8004c9a <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004bb2:	4b3d      	ldr	r3, [pc, #244]	; (8004ca8 <HAL_RCC_ClockConfig+0x1c4>)
 8004bb4:	681b      	ldr	r3, [r3, #0]
 8004bb6:	f003 0302 	and.w	r3, r3, #2
 8004bba:	2b00      	cmp	r3, #0
 8004bbc:	d101      	bne.n	8004bc2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004bbe:	2301      	movs	r3, #1
 8004bc0:	e06b      	b.n	8004c9a <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8004bc2:	4b39      	ldr	r3, [pc, #228]	; (8004ca8 <HAL_RCC_ClockConfig+0x1c4>)
 8004bc4:	685b      	ldr	r3, [r3, #4]
 8004bc6:	f023 0203 	bic.w	r2, r3, #3
 8004bca:	687b      	ldr	r3, [r7, #4]
 8004bcc:	685b      	ldr	r3, [r3, #4]
 8004bce:	4936      	ldr	r1, [pc, #216]	; (8004ca8 <HAL_RCC_ClockConfig+0x1c4>)
 8004bd0:	4313      	orrs	r3, r2
 8004bd2:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8004bd4:	f7ff fa6c 	bl	80040b0 <HAL_GetTick>
 8004bd8:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004bda:	e00a      	b.n	8004bf2 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004bdc:	f7ff fa68 	bl	80040b0 <HAL_GetTick>
 8004be0:	4602      	mov	r2, r0
 8004be2:	68fb      	ldr	r3, [r7, #12]
 8004be4:	1ad3      	subs	r3, r2, r3
 8004be6:	f241 3288 	movw	r2, #5000	; 0x1388
 8004bea:	4293      	cmp	r3, r2
 8004bec:	d901      	bls.n	8004bf2 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8004bee:	2303      	movs	r3, #3
 8004bf0:	e053      	b.n	8004c9a <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004bf2:	4b2d      	ldr	r3, [pc, #180]	; (8004ca8 <HAL_RCC_ClockConfig+0x1c4>)
 8004bf4:	685b      	ldr	r3, [r3, #4]
 8004bf6:	f003 020c 	and.w	r2, r3, #12
 8004bfa:	687b      	ldr	r3, [r7, #4]
 8004bfc:	685b      	ldr	r3, [r3, #4]
 8004bfe:	009b      	lsls	r3, r3, #2
 8004c00:	429a      	cmp	r2, r3
 8004c02:	d1eb      	bne.n	8004bdc <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8004c04:	4b27      	ldr	r3, [pc, #156]	; (8004ca4 <HAL_RCC_ClockConfig+0x1c0>)
 8004c06:	681b      	ldr	r3, [r3, #0]
 8004c08:	f003 0307 	and.w	r3, r3, #7
 8004c0c:	683a      	ldr	r2, [r7, #0]
 8004c0e:	429a      	cmp	r2, r3
 8004c10:	d210      	bcs.n	8004c34 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004c12:	4b24      	ldr	r3, [pc, #144]	; (8004ca4 <HAL_RCC_ClockConfig+0x1c0>)
 8004c14:	681b      	ldr	r3, [r3, #0]
 8004c16:	f023 0207 	bic.w	r2, r3, #7
 8004c1a:	4922      	ldr	r1, [pc, #136]	; (8004ca4 <HAL_RCC_ClockConfig+0x1c0>)
 8004c1c:	683b      	ldr	r3, [r7, #0]
 8004c1e:	4313      	orrs	r3, r2
 8004c20:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004c22:	4b20      	ldr	r3, [pc, #128]	; (8004ca4 <HAL_RCC_ClockConfig+0x1c0>)
 8004c24:	681b      	ldr	r3, [r3, #0]
 8004c26:	f003 0307 	and.w	r3, r3, #7
 8004c2a:	683a      	ldr	r2, [r7, #0]
 8004c2c:	429a      	cmp	r2, r3
 8004c2e:	d001      	beq.n	8004c34 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8004c30:	2301      	movs	r3, #1
 8004c32:	e032      	b.n	8004c9a <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004c34:	687b      	ldr	r3, [r7, #4]
 8004c36:	681b      	ldr	r3, [r3, #0]
 8004c38:	f003 0304 	and.w	r3, r3, #4
 8004c3c:	2b00      	cmp	r3, #0
 8004c3e:	d008      	beq.n	8004c52 <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8004c40:	4b19      	ldr	r3, [pc, #100]	; (8004ca8 <HAL_RCC_ClockConfig+0x1c4>)
 8004c42:	685b      	ldr	r3, [r3, #4]
 8004c44:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8004c48:	687b      	ldr	r3, [r7, #4]
 8004c4a:	68db      	ldr	r3, [r3, #12]
 8004c4c:	4916      	ldr	r1, [pc, #88]	; (8004ca8 <HAL_RCC_ClockConfig+0x1c4>)
 8004c4e:	4313      	orrs	r3, r2
 8004c50:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004c52:	687b      	ldr	r3, [r7, #4]
 8004c54:	681b      	ldr	r3, [r3, #0]
 8004c56:	f003 0308 	and.w	r3, r3, #8
 8004c5a:	2b00      	cmp	r3, #0
 8004c5c:	d009      	beq.n	8004c72 <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8004c5e:	4b12      	ldr	r3, [pc, #72]	; (8004ca8 <HAL_RCC_ClockConfig+0x1c4>)
 8004c60:	685b      	ldr	r3, [r3, #4]
 8004c62:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8004c66:	687b      	ldr	r3, [r7, #4]
 8004c68:	691b      	ldr	r3, [r3, #16]
 8004c6a:	00db      	lsls	r3, r3, #3
 8004c6c:	490e      	ldr	r1, [pc, #56]	; (8004ca8 <HAL_RCC_ClockConfig+0x1c4>)
 8004c6e:	4313      	orrs	r3, r2
 8004c70:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8004c72:	f000 f821 	bl	8004cb8 <HAL_RCC_GetSysClockFreq>
 8004c76:	4601      	mov	r1, r0
 8004c78:	4b0b      	ldr	r3, [pc, #44]	; (8004ca8 <HAL_RCC_ClockConfig+0x1c4>)
 8004c7a:	685b      	ldr	r3, [r3, #4]
 8004c7c:	091b      	lsrs	r3, r3, #4
 8004c7e:	f003 030f 	and.w	r3, r3, #15
 8004c82:	4a0a      	ldr	r2, [pc, #40]	; (8004cac <HAL_RCC_ClockConfig+0x1c8>)
 8004c84:	5cd3      	ldrb	r3, [r2, r3]
 8004c86:	fa21 f303 	lsr.w	r3, r1, r3
 8004c8a:	4a09      	ldr	r2, [pc, #36]	; (8004cb0 <HAL_RCC_ClockConfig+0x1cc>)
 8004c8c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8004c8e:	4b09      	ldr	r3, [pc, #36]	; (8004cb4 <HAL_RCC_ClockConfig+0x1d0>)
 8004c90:	681b      	ldr	r3, [r3, #0]
 8004c92:	4618      	mov	r0, r3
 8004c94:	f7ff f9ca 	bl	800402c <HAL_InitTick>

  return HAL_OK;
 8004c98:	2300      	movs	r3, #0
}
 8004c9a:	4618      	mov	r0, r3
 8004c9c:	3710      	adds	r7, #16
 8004c9e:	46bd      	mov	sp, r7
 8004ca0:	bd80      	pop	{r7, pc}
 8004ca2:	bf00      	nop
 8004ca4:	40022000 	.word	0x40022000
 8004ca8:	40021000 	.word	0x40021000
 8004cac:	08004e3c 	.word	0x08004e3c
 8004cb0:	20000000 	.word	0x20000000
 8004cb4:	20000004 	.word	0x20000004

08004cb8 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004cb8:	b490      	push	{r4, r7}
 8004cba:	b08a      	sub	sp, #40	; 0x28
 8004cbc:	af00      	add	r7, sp, #0
#if defined(RCC_CFGR2_PREDIV1SRC)
  const uint8_t aPLLMULFactorTable[14] = {0, 0, 4, 5, 6, 7, 8, 9, 0, 0, 0, 0, 0, 13};
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 8004cbe:	4b2a      	ldr	r3, [pc, #168]	; (8004d68 <HAL_RCC_GetSysClockFreq+0xb0>)
 8004cc0:	1d3c      	adds	r4, r7, #4
 8004cc2:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8004cc4:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
#if defined(RCC_CFGR2_PREDIV1)
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPredivFactorTable[2] = {1, 2};
 8004cc8:	4b28      	ldr	r3, [pc, #160]	; (8004d6c <HAL_RCC_GetSysClockFreq+0xb4>)
 8004cca:	881b      	ldrh	r3, [r3, #0]
 8004ccc:	803b      	strh	r3, [r7, #0]
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8004cce:	2300      	movs	r3, #0
 8004cd0:	61fb      	str	r3, [r7, #28]
 8004cd2:	2300      	movs	r3, #0
 8004cd4:	61bb      	str	r3, [r7, #24]
 8004cd6:	2300      	movs	r3, #0
 8004cd8:	627b      	str	r3, [r7, #36]	; 0x24
 8004cda:	2300      	movs	r3, #0
 8004cdc:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 8004cde:	2300      	movs	r3, #0
 8004ce0:	623b      	str	r3, [r7, #32]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8004ce2:	4b23      	ldr	r3, [pc, #140]	; (8004d70 <HAL_RCC_GetSysClockFreq+0xb8>)
 8004ce4:	685b      	ldr	r3, [r3, #4]
 8004ce6:	61fb      	str	r3, [r7, #28]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8004ce8:	69fb      	ldr	r3, [r7, #28]
 8004cea:	f003 030c 	and.w	r3, r3, #12
 8004cee:	2b04      	cmp	r3, #4
 8004cf0:	d002      	beq.n	8004cf8 <HAL_RCC_GetSysClockFreq+0x40>
 8004cf2:	2b08      	cmp	r3, #8
 8004cf4:	d003      	beq.n	8004cfe <HAL_RCC_GetSysClockFreq+0x46>
 8004cf6:	e02d      	b.n	8004d54 <HAL_RCC_GetSysClockFreq+0x9c>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8004cf8:	4b1e      	ldr	r3, [pc, #120]	; (8004d74 <HAL_RCC_GetSysClockFreq+0xbc>)
 8004cfa:	623b      	str	r3, [r7, #32]
      break;
 8004cfc:	e02d      	b.n	8004d5a <HAL_RCC_GetSysClockFreq+0xa2>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8004cfe:	69fb      	ldr	r3, [r7, #28]
 8004d00:	0c9b      	lsrs	r3, r3, #18
 8004d02:	f003 030f 	and.w	r3, r3, #15
 8004d06:	f107 0228 	add.w	r2, r7, #40	; 0x28
 8004d0a:	4413      	add	r3, r2
 8004d0c:	f813 3c24 	ldrb.w	r3, [r3, #-36]
 8004d10:	617b      	str	r3, [r7, #20]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8004d12:	69fb      	ldr	r3, [r7, #28]
 8004d14:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004d18:	2b00      	cmp	r3, #0
 8004d1a:	d013      	beq.n	8004d44 <HAL_RCC_GetSysClockFreq+0x8c>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8004d1c:	4b14      	ldr	r3, [pc, #80]	; (8004d70 <HAL_RCC_GetSysClockFreq+0xb8>)
 8004d1e:	685b      	ldr	r3, [r3, #4]
 8004d20:	0c5b      	lsrs	r3, r3, #17
 8004d22:	f003 0301 	and.w	r3, r3, #1
 8004d26:	f107 0228 	add.w	r2, r7, #40	; 0x28
 8004d2a:	4413      	add	r3, r2
 8004d2c:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 8004d30:	61bb      	str	r3, [r7, #24]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8004d32:	697b      	ldr	r3, [r7, #20]
 8004d34:	4a0f      	ldr	r2, [pc, #60]	; (8004d74 <HAL_RCC_GetSysClockFreq+0xbc>)
 8004d36:	fb02 f203 	mul.w	r2, r2, r3
 8004d3a:	69bb      	ldr	r3, [r7, #24]
 8004d3c:	fbb2 f3f3 	udiv	r3, r2, r3
 8004d40:	627b      	str	r3, [r7, #36]	; 0x24
 8004d42:	e004      	b.n	8004d4e <HAL_RCC_GetSysClockFreq+0x96>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8004d44:	697b      	ldr	r3, [r7, #20]
 8004d46:	4a0c      	ldr	r2, [pc, #48]	; (8004d78 <HAL_RCC_GetSysClockFreq+0xc0>)
 8004d48:	fb02 f303 	mul.w	r3, r2, r3
 8004d4c:	627b      	str	r3, [r7, #36]	; 0x24
      }
      sysclockfreq = pllclk;
 8004d4e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004d50:	623b      	str	r3, [r7, #32]
      break;
 8004d52:	e002      	b.n	8004d5a <HAL_RCC_GetSysClockFreq+0xa2>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8004d54:	4b07      	ldr	r3, [pc, #28]	; (8004d74 <HAL_RCC_GetSysClockFreq+0xbc>)
 8004d56:	623b      	str	r3, [r7, #32]
      break;
 8004d58:	bf00      	nop
    }
  }
  return sysclockfreq;
 8004d5a:	6a3b      	ldr	r3, [r7, #32]
}
 8004d5c:	4618      	mov	r0, r3
 8004d5e:	3728      	adds	r7, #40	; 0x28
 8004d60:	46bd      	mov	sp, r7
 8004d62:	bc90      	pop	{r4, r7}
 8004d64:	4770      	bx	lr
 8004d66:	bf00      	nop
 8004d68:	08004e28 	.word	0x08004e28
 8004d6c:	08004e38 	.word	0x08004e38
 8004d70:	40021000 	.word	0x40021000
 8004d74:	007a1200 	.word	0x007a1200
 8004d78:	003d0900 	.word	0x003d0900

08004d7c <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8004d7c:	b480      	push	{r7}
 8004d7e:	b085      	sub	sp, #20
 8004d80:	af00      	add	r7, sp, #0
 8004d82:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8004d84:	4b0a      	ldr	r3, [pc, #40]	; (8004db0 <RCC_Delay+0x34>)
 8004d86:	681b      	ldr	r3, [r3, #0]
 8004d88:	4a0a      	ldr	r2, [pc, #40]	; (8004db4 <RCC_Delay+0x38>)
 8004d8a:	fba2 2303 	umull	r2, r3, r2, r3
 8004d8e:	0a5b      	lsrs	r3, r3, #9
 8004d90:	687a      	ldr	r2, [r7, #4]
 8004d92:	fb02 f303 	mul.w	r3, r2, r3
 8004d96:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8004d98:	bf00      	nop
  }
  while (Delay --);
 8004d9a:	68fb      	ldr	r3, [r7, #12]
 8004d9c:	1e5a      	subs	r2, r3, #1
 8004d9e:	60fa      	str	r2, [r7, #12]
 8004da0:	2b00      	cmp	r3, #0
 8004da2:	d1f9      	bne.n	8004d98 <RCC_Delay+0x1c>
}
 8004da4:	bf00      	nop
 8004da6:	3714      	adds	r7, #20
 8004da8:	46bd      	mov	sp, r7
 8004daa:	bc80      	pop	{r7}
 8004dac:	4770      	bx	lr
 8004dae:	bf00      	nop
 8004db0:	20000000 	.word	0x20000000
 8004db4:	10624dd3 	.word	0x10624dd3

08004db8 <__libc_init_array>:
 8004db8:	b570      	push	{r4, r5, r6, lr}
 8004dba:	2500      	movs	r5, #0
 8004dbc:	4e0c      	ldr	r6, [pc, #48]	; (8004df0 <__libc_init_array+0x38>)
 8004dbe:	4c0d      	ldr	r4, [pc, #52]	; (8004df4 <__libc_init_array+0x3c>)
 8004dc0:	1ba4      	subs	r4, r4, r6
 8004dc2:	10a4      	asrs	r4, r4, #2
 8004dc4:	42a5      	cmp	r5, r4
 8004dc6:	d109      	bne.n	8004ddc <__libc_init_array+0x24>
 8004dc8:	f000 f822 	bl	8004e10 <_init>
 8004dcc:	2500      	movs	r5, #0
 8004dce:	4e0a      	ldr	r6, [pc, #40]	; (8004df8 <__libc_init_array+0x40>)
 8004dd0:	4c0a      	ldr	r4, [pc, #40]	; (8004dfc <__libc_init_array+0x44>)
 8004dd2:	1ba4      	subs	r4, r4, r6
 8004dd4:	10a4      	asrs	r4, r4, #2
 8004dd6:	42a5      	cmp	r5, r4
 8004dd8:	d105      	bne.n	8004de6 <__libc_init_array+0x2e>
 8004dda:	bd70      	pop	{r4, r5, r6, pc}
 8004ddc:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8004de0:	4798      	blx	r3
 8004de2:	3501      	adds	r5, #1
 8004de4:	e7ee      	b.n	8004dc4 <__libc_init_array+0xc>
 8004de6:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8004dea:	4798      	blx	r3
 8004dec:	3501      	adds	r5, #1
 8004dee:	e7f2      	b.n	8004dd6 <__libc_init_array+0x1e>
 8004df0:	08004e4c 	.word	0x08004e4c
 8004df4:	08004e4c 	.word	0x08004e4c
 8004df8:	08004e4c 	.word	0x08004e4c
 8004dfc:	08004e50 	.word	0x08004e50

08004e00 <memset>:
 8004e00:	4603      	mov	r3, r0
 8004e02:	4402      	add	r2, r0
 8004e04:	4293      	cmp	r3, r2
 8004e06:	d100      	bne.n	8004e0a <memset+0xa>
 8004e08:	4770      	bx	lr
 8004e0a:	f803 1b01 	strb.w	r1, [r3], #1
 8004e0e:	e7f9      	b.n	8004e04 <memset+0x4>

08004e10 <_init>:
 8004e10:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004e12:	bf00      	nop
 8004e14:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004e16:	bc08      	pop	{r3}
 8004e18:	469e      	mov	lr, r3
 8004e1a:	4770      	bx	lr

08004e1c <_fini>:
 8004e1c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004e1e:	bf00      	nop
 8004e20:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004e22:	bc08      	pop	{r3}
 8004e24:	469e      	mov	lr, r3
 8004e26:	4770      	bx	lr
