--------------------------------------------------------------------------------
Release 14.5 Trace  (nt)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.5\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -intstyle ise -v 3 -s 4 -n
3 -fastpaths -xml percobaan.twx percobaan.ncd -o percobaan.twr percobaan.pcf

Design file:              percobaan.ncd
Physical constraint file: percobaan.pcf
Device,package,speed:     xc3s200,ft256,-4 (PRODUCTION 1.39 2013-03-26)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clk
------------+------------+------------+------------------+--------+
            |Max Setup to|Max Hold to |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
button<0>   |    3.508(R)|    0.953(R)|clk_BUFGP         |   0.000|
button<1>   |    2.636(R)|    0.968(R)|clk_BUFGP         |   0.000|
clr         |    3.577(R)|    0.214(R)|clk_BUFGP         |   0.000|
start       |    0.736(R)|    1.099(R)|clk_BUFGP         |   0.000|
------------+------------+------------+------------------+--------+

Clock clk to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
digit<0>    |    9.116(R)|clk_BUFGP         |   0.000|
digit<1>    |    9.462(R)|clk_BUFGP         |   0.000|
digit<2>    |    8.378(R)|clk_BUFGP         |   0.000|
digit<3>    |    8.384(R)|clk_BUFGP         |   0.000|
digit<4>    |    8.716(R)|clk_BUFGP         |   0.000|
digit<5>    |    9.027(R)|clk_BUFGP         |   0.000|
digit<6>    |    9.065(R)|clk_BUFGP         |   0.000|
digit<7>    |    8.725(R)|clk_BUFGP         |   0.000|
------------+------------+------------------+--------+

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    5.980|         |         |         |
---------------+---------+---------+---------+---------+


Analysis completed Mon Jun 19 22:25:07 2017 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 101 MB



