#ifndef __CHIP_REGS_H__
#define __CHIP_REGS_H__

#define REG_BASE_DDRC   0x10100000
#define REG_BASE_VIU    0x10110000
#define REG_BASE_VOU    0x10120000
#define REG_BASE_TDE    0x10130000
#define REG_BASE_DMAC   0x10140000
#define REG_BASE_ETH    0x10150000
#define REG_BASE_TSIDMX 0x10160000
#define REG_BASE_TSIDAV 0x10170000
#define REG_BASE_JPEG   0x10180000
#define REG_BASE_INTC   0x10190000
#define REG_BASE_SC 	0x101E0000
#define REG_BASE_WDT    	0x101E1000
#define REG_BASE_TIMER_01   0x101E2000
#define REG_BASE_TIMER_23   0x101E3000
#define REG_BASE_GPIO0  0x101E4000
#define REG_BASE_GPIO1  0x101E5000
#define REG_BASE_GPIO2  0x101E6000
#define REG_BASE_GPIO3  0x101E7000
#define REG_BASE_IR 0x101E8000
#define REG_BASE_LED    0x101E9000
#define REG_BASE_UART0  0x101EA000
#define REG_BASE_UART1  0x101EB000
#define REG_BASE_TIMER_45   0x101EC000
#define REG_BASE_SCI    0x101F0000
#define REG_BASE_FOD    0x101F1000
#define REG_BASE_I2C0   0x101F2000
#define REG_BASE_I2C1   0x101F3000
#define REG_BASE_GPIO4  0x101F4000
#define REG_BASE_GPIO5  0x101F5000
#define REG_BASE_SPDIF  0x101F6000
#define REG_BASE_GPIO6  0x101F7000
#define REG_BASE_GPIO7  0x101F8000
#define REG_BASE_GPIO8  0x101F9000
#define REG_BASE_SIO0   0x80080000
#define REG_BASE_SIO1   0x80090000
#define REG_BASE_SMI    0x90000000
#define REG_BASE_NANDC  0x90010000
#define REG_BASE_CIPHER 0x90020000
#define REG_BASE_VDM    0x90030000
#define REG_BASE_SCD    0x90040000
#define REG_BASE_OHCI   0x90050000
#define REG_BASE_EHCI   0x90060000


#define REG_SIZE_DDRC   0x1000
#define REG_SIZE_VIU    0x10000
#define REG_SIZE_VOU    0x10000
#define REG_SIZE_TDE    0x10000
#define REG_SIZE_DMAC   0x1000
#define REG_SIZE_ETH    0x10000
#define REG_SIZE_TSIDMX 0x10000
#define REG_SIZE_TSIDAV 0x10000
#define REG_SIZE_JPEG   0x10000
#define REG_SIZE_INTC   0x1000
#define REG_SIZE_SC 0x1000
#define REG_SIZE_WDT    0x1000
#define REG_SIZE_TIMER_01   0x1000
#define REG_SIZE_TIMER_23   0x1000
#define REG_SIZE_GPIO0  0x1000
#define REG_SIZE_GPIO1  0x1000
#define REG_SIZE_GPIO2  0x1000
#define REG_SIZE_GPIO3  0x1000
#define REG_SIZE_IR 0x1000
#define REG_SIZE_LED    0x1000
#define REG_SIZE_UART0  0x1000
#define REG_SIZE_UART1  0x1000
#define REG_SIZE_TIMER_45   0x1000
#define REG_SIZE_SCI    0x1000
#define REG_SIZE_FOD    0x1000
#define REG_SIZE_I2C0   0x1000
#define REG_SIZE_I2C1   0x1000
#define REG_SIZE_GPIO4  0x1000
#define REG_SIZE_GPIO5  0x1000
#define REG_SIZE_SPDIF  0x1000
#define REG_SIZE_GPIO6  0x1000
#define REG_SIZE_GPIO7  0x1000
#define REG_SIZE_GPIO8  0x1000
#define REG_SIZE_SIO0   0x10000
#define REG_SIZE_SIO1   0x10000
#define REG_SIZE_SMI    0x1000
#define REG_SIZE_NANDC  0x10000
#define REG_SIZE_CIPHER 0x10000
#define REG_SIZE_VDM    0x10000
#define REG_SIZE_SCD    0x10000
#define REG_SIZE_OHCI   0x10000
#define REG_SIZE_EHCI   0x10000

#define REG_SC_CTRL  		0x000
#define REG_SC_SYSRES		0x004
#define REG_SC_IMCTRL		0x008
#define REG_SC_IMSTAT		0x00C
#define REG_SC_XTALCTRL		0x010
#define REG_SC_APLLCTRL		0x014
#define REG_SC_APLLCFGSTAT1	0x018
#define REG_SC_APLLCFGSTAT0	0x01C
#define REG_SC_BPLLCFGSTAT1	0x020
#define REG_SC_BPLLCFGSTAT0	0x024
#define REG_SC_EPLLCFGSTAT1	0x028
#define REG_SC_EPLLCFGSTAT0	0x02C
#define REG_SC_VPLLCFGSTAT1	0x030
#define REG_SC_VPLLCFGSTAT0	0x034
#define REG_SC_PEREN		0x038
#define REG_SC_PERDIS		0x03C
#define REG_SC_PERCLKEN		0x040
#define REG_SC_PERSTAT		0x044
#define REG_SC_PERIRSTREQN	0x048
#define REG_SC_SIO0CKCTRL	0x04C
#define REG_SC_SIOI1CKCTRL	0x050
#define REG_SC_PERICLKCTRL	0x054
#define REG_SC_PINCTRL0 	0x058 
#define REG_SC_PINCTRL1 	0x05C 
#define REG_SC_LOCKEN		0x084
#define REG_SC_STARTMODE 	0x088
#define REG_SC_SYSID		0xEE0

#define REG_MASK_PERCLK_M_SIO1	(1<<31)
#define REG_MASK_PERCLK_VDMDATE	(1<<30)
#define REG_MASK_PERCLK_TDE	(1<<29)
#define REG_MASK_PERCLK_H_SIO1	(1<<28)
#define REG_MASK_PERCLK_SMI	(1<<27)
#define REG_MASK_PERCLK_IR	(1<<26)
#define REG_MASK_PERCLK_OTG	(1<<25)
#define REG_MASK_PERCLK_NANDC	(1<<24)
#define REG_MASK_PERCLK_TSI13_5	(1<<23)
#define REG_MASK_PERCLK_TSI27	(1<<22)
#define REG_MASK_PERCLK_TSI	(1<<21)
#define REG_MASK_PERCLK_SCI	(1<<20)
#define REG_MASK_PERCLK_VDM	(1<<19)
#define REG_MASK_PERCLK_DDRC	(1<<18)
#define REG_MASK_PERCLK_SPDIF	(1<<17)
#define REG_MASK_PERCLK_CIPHER	(1<<16)
#define REG_MASK_PERCLK_VIU	(1<<15)
#define REG_MASK_PERCLK_VOU	(1<<14)
#define REG_MASK_PERCLK_M_SIO0	(1<<13)
#define REG_MASK_PERCLK_P_SCI	(1<<11)
#define REG_MASK_PERCLK_I2C	(1<<9)
#define REG_MASK_PERCLK_H_SIO0	(1<<8)
#define REG_MASK_PERCLK_ETH	(1<<7)
#define REG_MASK_PERCLK_UART1	(1<<6)
#define REG_MASK_PERCLK_UART0	(1<<5)
#define REG_MASK_PERCLK_SSP	(1<<4)
#define REG_MASK_PERCLK_ATAH	(1<<3)
#define REG_MASK_PERCLK_H_DDRC	(1<<2)
#define REG_MASK_PERCLK_MMC	(1<<1)
#define REG_MASK_PERCLK_DMAC	(1<<0)

#define REG_MASK_PERCTRL5_GPIO_UART0	(1<<15)
#define REG_MASK_PERCTRL5_MMC_ETH	(1<<27)
#define REG_MASK_PERCTRL5_CLKEARLY_USIMRESET 	(1<<29)

#define REG_CONF_SC_UNLOCK 		0x4F50454E
#define REG_VALUE_SC_NOLOCK 	0x756E4C4F
#define REG_VALUE_SC_LOCKED 	0x4C4F434B
#define REG_VALUE_DDRC_TAREF    0x33F3F000

#define REG_INTC_IRQSTATUS	0x000
#define REG_INTC_FIQSTATUS	0x004
#define REG_INTC_RAWSTATUS	0x008
#define REG_INTC_INTSELECT	0x00C
#define REG_INTC_INTENABLE	0x010
#define REG_INTC_INTENCLEAR	0x014
#define REG_INTC_SOFTINT	0x018
#define REG_INTC_SOFTINTCLEAR	0x01C
#define REG_INTC_SUPERPRIV_PROT	0x020

#define INTNR_IRQ_START 0
#define INTNR_IRQ_END   31

#define INTNR_WATCHDOG	0
#define INTNR_TIMER_0	2
#define INTNR_TIMER_1	3
#define INTNR_TIMER_2	4
#define INTNR_GPIO_0	5
#define INTNR_GPIO_1	6
#define INTNR_GPIO_2_6	7
#define INTNR_SCI	8
#define INTNR_LEDCTRL   9
#define INTNR_UART0	10
#define INTNR_UART1	11
#define INTNR_SIO0	12
#define INTNR_SIO1	13
#define INTNR_VOU	14
#define INTNR_VIU	15
#define INTNR_TDE	16
#define INTNR_I2C0	17
#define INTNR_I2C1	18
#define INTNR_NANDC	19
#define INTNR_SSP	20
#define INTNR_USB	21
#define INTNR_JPEG	22
#define INTNR_VDM	23
#define INTNR_FOD	24
#define INTNR_SCD	25
#define INTNR_ETH	26
#define INTNR_TSI	27
#define INTNR_SPDIF	28
#define INTNR_IR	29
#define INTNR_DMAC	30
#define INTNR_CIPHER	31


#define REG_DDRC_STATUS     0x00
#define REG_DDRC_CTRL       0x04
#define REG_DDRC_EMRS01     0x08
#define REG_DDRC_EMRS23     0x0C
#define REG_DDRC_CONFIG     0x10
#define REG_DDRC_TIMING0    0x20
#define REG_DDRC_TIMING1    0x24
#define REG_DDRC_TIMING2    0x28
#define REG_DDRC_TIMING3    0x2C
#define REG_DDRC_ODT_CONFIG 0x40
#define REG_DDRC_PHY_CONFIG 0x60
#define REG_DDRC_DLL_STATUS 0x78
#define REG_DDRC_DLL_CONFIG 0x7C
#define REG_DDRC_AHB_STATUS 0x90
#define REG_DDRC_QOS0       0x98
#define REG_DDRC_QOS1       0x9C
#define REG_DDRC_QOS2   0xA0
#define REG_DDRC_QOS3   0xA4
#define REG_DDRC_QOS4   0xA8
#define REG_DDRC_QOS5   0xAC
#define REG_DDRC_QOS6   0xB0
#define REG_DDRC_QOS7   0xB4

//the offset for timer(0/2/4)
#define REG_TIMER_RELOAD	0x000
#define REG_TIMER_VALUE		0x004
#define REG_TIMER_CONTROL	0x008
#define REG_TIMER_INTCLR	0x00C
#define REG_TIMER_RIS		0x000
#define REG_TIMER_MIS		0x004
#define REG_TIMER_BGLOAD	0x008
//the offset address of  timer(1/3/5) is upper add to REG_TIMER_135_OFFSET
#define REG_TIMER_135_OFFSET	0x020


#define MEM_BASE_ITCM	0x00000000
#define MEM_SIZE_ITCM	0x00000800
#define MEM_CONF_ITCM_SIZE	3

#define MEM_BASE_DDR	0xC0000000
#define MEM_BASE_FLASH	0x34000000
#define DEFAULT_UART_CLK 54000000

#define REG_SMI_BIDCYR0		0x000
#define REG_SMI_BWSTRDR0	0x004
#define REG_SMI_BWSTWRR0	0x008
#define REG_SMI_BWSTOENR0	0x00C
#define REG_SMI_BWSTWENR0	0x010
#define REG_SMI_BCR0		0x014
#define REG_SMI_BSR0		0x018
#define REG_SMI_BWSTBRDR0	0x01C

#define REG_SMI_BIDCYR1		0x0E0
#define REG_SMI_BWSTRDR1	0x0E4
#define REG_SMI_BWSTWRR1	0x0E8
#define REG_SMI_BWSTOENR1	0x0EC
#define REG_SMI_BWSTWENR1	0x0F0
#define REG_SMI_BCR1		0x0F4
#define REG_SMI_BSR1		0x0F8
#define REG_SMI_BWSTBRDR1	0x0FC

#define REG_SMI_SR		0x200
#define REG_SMI_CR		0x204



#define REG_DMAC_INT_STAT		0x000
#define REG_DMAC_INT_TC_STAT		0x004
#define REG_DMAC_INT_TC_CLR		0x008
#define REG_DMAC_INT_ERR_STAT		0x00C
#define REG_DMAC_INT_ERR_CLR		0x010
#define REG_DMAC_RAW_INT_TC_STAT	0x014
#define REG_DMAC_RAW_INT_ERR_STAT	0x018
#define REG_DMAC_ENBLD_CHNS		0x01C
#define REG_DMAC_SOFT_BREQ		0x020
#define REG_DMAC_SOFT_SREQ		0x024
#define REG_DMAC_SOFT_LBREQ		0x028
#define REG_DMAC_SOFT_LSREQ		0x02C
#define REG_DMAC_CONFIG			0x030
#define REG_DMAC_SYNC			0x034
#define REG_DMAC_C0_SRC_ADDR		0x100
#define REG_DMAC_C0_DEST_ADDR		0x104
#define REG_DMAC_C0_LLI			0x108
#define REG_DMAC_C0_CONTROL		0x10C
#define REG_DMAC_C0_CONFIG		0x110
#define REG_DMAC_C1_SRC_ADDR		0x120
#define REG_DMAC_C1_DEST_ADDR		0x124
#define REG_DMAC_C1_LLI			0x128
#define REG_DMAC_C1_CONTROL		0x12C
#define REG_DMAC_C1_CONFIG		0x130
#define REG_DMAC_C2_SRC_ADDR		0x140
#define REG_DMAC_C2_DEST_ADDR		0x144
#define REG_DMAC_C2_LLI			0x148
#define REG_DMAC_C2_CONTROL		0x14C
#define REG_DMAC_C2_CONFIG		0x150
#define REG_DMAC_C3_SRC_ADDR		0x160
#define REG_DMAC_C3_DEST_ADDR		0x164
#define REG_DMAC_C3_LLI			0x168
#define REG_DMAC_C3_CONTROL		0x16C
#define REG_DMAC_C3_CONFIG		0x170
#define REG_DMAC_C4_SRC_ADDR		0x180
#define REG_DMAC_C4_DEST_ADDR		0x184
#define REG_DMAC_C4_LLI			0x188
#define REG_DMAC_C4_CONTROL		0x18C
#define REG_DMAC_C4_CONFIG		0x190
#define REG_DMAC_C5_SRC_ADDR		0x1A0
#define REG_DMAC_C5_DEST_ADDR		0x1A4
#define REG_DMAC_C5_LLI			0x1A8
#define REG_DMAC_C5_CONTROL		0x1AC
#define REG_DMAC_C5_CONFIG		0x1B0
#define REG_DMAC_C6_SRC_ADDR		0x1C0
#define REG_DMAC_C6_DEST_ADDR		0x1C4
#define REG_DMAC_C6_LLI			0x1C8
#define REG_DMAC_C6_CONTROL		0x1CC
#define REG_DMAC_C6_CONFIG		0x1D0
#define REG_DMAC_C7_SRC_ADDR		0x1E0
#define REG_DMAC_C7_DEST_ADDR		0x1E4
#define REG_DMAC_C7_LLI			0x1E8
#define REG_DMAC_C7_CONTROL		0x1EC
#define REG_DMAC_C7_CONFIG		0x1F0

#define BOOT_FROM_FLASH1 0
#define BOOT_FROM_FLASH2 3
#define BOOT_FROM_NAND  1
#define BOOT_FROM_SPI   2

#define PLLC_TO_REFDIV_FBDIV(REFDIV,FBDIV,pllc)  do{ \
REFDIV= (pllc>>12)&0x3F; \
FBDIV = (pllc)&0xFFF;}while(0)
#define REFDIV_FBDIV_TO_BUSCLK(REFDIV,FBDIV,fxin)  (fxin/REFDIV*FBDIV/12)

#endif /*End of __CHIP_REGS_H__ */
