Fitter report for CAMstreamVGA
Tue Jun 11 09:38:18 2024
Quartus II 64-Bit Version 13.1.0 Build 162 10/23/2013 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Fitter Summary
  3. Fitter Settings
  4. Parallel Compilation
  5. I/O Assignment Warnings
  6. Ignored Assignments
  7. Incremental Compilation Preservation Summary
  8. Incremental Compilation Partition Settings
  9. Incremental Compilation Placement Preservation
 10. Pin-Out File
 11. Fitter Resource Usage Summary
 12. Fitter Partition Statistics
 13. Input Pins
 14. Output Pins
 15. Dual Purpose and Dedicated Pins
 16. I/O Bank Usage
 17. All Package Pins
 18. PLL Summary
 19. PLL Usage
 20. Fitter Resource Utilization by Entity
 21. Delay Chain Summary
 22. Pad To Core Delay Chain Fanout
 23. Control Signals
 24. Global & Other Fast Signals
 25. Non-Global High Fan-Out Signals
 26. Fitter RAM Summary
 27. Routing Usage Summary
 28. LAB Logic Elements
 29. LAB-wide Signals
 30. LAB Signals Sourced
 31. LAB Signals Sourced Out
 32. LAB Distinct Inputs
 33. I/O Rules Summary
 34. I/O Rules Details
 35. I/O Rules Matrix
 36. Fitter Device Options
 37. Operating Settings and Conditions
 38. Estimated Delay Added for Hold Timing Summary
 39. Estimated Delay Added for Hold Timing Details
 40. Fitter Messages
 41. Fitter Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+---------------------------------------------------------------------------------+
; Fitter Summary                                                                  ;
+------------------------------------+--------------------------------------------+
; Fitter Status                      ; Successful - Tue Jun 11 09:38:18 2024      ;
; Quartus II 64-Bit Version          ; 13.1.0 Build 162 10/23/2013 SJ Web Edition ;
; Revision Name                      ; CAMstreamVGA                               ;
; Top-level Entity Name              ; CAMstreamVGA                               ;
; Family                             ; Cyclone III                                ;
; Device                             ; EP3C16F484C6                               ;
; Timing Models                      ; Final                                      ;
; Total logic elements               ; 2,065 / 15,408 ( 13 % )                    ;
;     Total combinational functions  ; 2,035 / 15,408 ( 13 % )                    ;
;     Dedicated logic registers      ; 179 / 15,408 ( 1 % )                       ;
; Total registers                    ; 179                                        ;
; Total pins                         ; 44 / 347 ( 13 % )                          ;
; Total virtual pins                 ; 0                                          ;
; Total memory bits                  ; 458,752 / 516,096 ( 89 % )                 ;
; Embedded Multiplier 9-bit elements ; 0 / 112 ( 0 % )                            ;
; Total PLLs                         ; 2 / 4 ( 50 % )                             ;
+------------------------------------+--------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Settings                                                                                                                                            ;
+----------------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Option                                                                     ; Setting                               ; Default Value                         ;
+----------------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Device                                                                     ; EP3C16F484C6                          ;                                       ;
; Minimum Core Junction Temperature                                          ; 0                                     ;                                       ;
; Maximum Core Junction Temperature                                          ; 85                                    ;                                       ;
; Fit Attempts to Skip                                                       ; 0                                     ; 0.0                                   ;
; Use smart compilation                                                      ; Off                                   ; Off                                   ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                                    ; On                                    ;
; Enable compact report table                                                ; Off                                   ; Off                                   ;
; Auto Merge PLLs                                                            ; On                                    ; On                                    ;
; Router Timing Optimization Level                                           ; Normal                                ; Normal                                ;
; Perform Clocking Topology Analysis During Routing                          ; Off                                   ; Off                                   ;
; Placement Effort Multiplier                                                ; 1.0                                   ; 1.0                                   ;
; Router Effort Multiplier                                                   ; 1.0                                   ; 1.0                                   ;
; Optimize Hold Timing                                                       ; All Paths                             ; All Paths                             ;
; Optimize Multi-Corner Timing                                               ; On                                    ; On                                    ;
; PowerPlay Power Optimization                                               ; Normal compilation                    ; Normal compilation                    ;
; SSN Optimization                                                           ; Off                                   ; Off                                   ;
; Optimize Timing                                                            ; Normal compilation                    ; Normal compilation                    ;
; Optimize Timing for ECOs                                                   ; Off                                   ; Off                                   ;
; Regenerate full fit report during ECO compiles                             ; Off                                   ; Off                                   ;
; Optimize IOC Register Placement for Timing                                 ; Normal                                ; Normal                                ;
; Limit to One Fitting Attempt                                               ; Off                                   ; Off                                   ;
; Final Placement Optimizations                                              ; Automatically                         ; Automatically                         ;
; Fitter Aggressive Routability Optimizations                                ; Automatically                         ; Automatically                         ;
; Fitter Initial Placement Seed                                              ; 1                                     ; 1                                     ;
; PCI I/O                                                                    ; Off                                   ; Off                                   ;
; Weak Pull-Up Resistor                                                      ; Off                                   ; Off                                   ;
; Enable Bus-Hold Circuitry                                                  ; Off                                   ; Off                                   ;
; Auto Packed Registers                                                      ; Auto                                  ; Auto                                  ;
; Auto Delay Chains                                                          ; On                                    ; On                                    ;
; Auto Delay Chains for High Fanout Input Pins                               ; Off                                   ; Off                                   ;
; Allow Single-ended Buffer for Differential-XSTL Input                      ; Off                                   ; Off                                   ;
; Treat Bidirectional Pin as Output Pin                                      ; Off                                   ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Fitting             ; Off                                   ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Performance         ; Off                                   ; Off                                   ;
; Perform Register Duplication for Performance                               ; Off                                   ; Off                                   ;
; Perform Logic to Memory Mapping for Fitting                                ; Off                                   ; Off                                   ;
; Perform Register Retiming for Performance                                  ; Off                                   ; Off                                   ;
; Perform Asynchronous Signal Pipelining                                     ; Off                                   ; Off                                   ;
; Fitter Effort                                                              ; Auto Fit                              ; Auto Fit                              ;
; Physical Synthesis Effort Level                                            ; Normal                                ; Normal                                ;
; Logic Cell Insertion - Logic Duplication                                   ; Auto                                  ; Auto                                  ;
; Auto Register Duplication                                                  ; Auto                                  ; Auto                                  ;
; Auto Global Clock                                                          ; On                                    ; On                                    ;
; Auto Global Register Control Signals                                       ; On                                    ; On                                    ;
; Reserve all unused pins                                                    ; As input tri-stated with weak pull-up ; As input tri-stated with weak pull-up ;
; Synchronizer Identification                                                ; Off                                   ; Off                                   ;
; Enable Beneficial Skew Optimization                                        ; On                                    ; On                                    ;
; Optimize Design for Metastability                                          ; On                                    ; On                                    ;
; Force Fitter to Avoid Periphery Placement Warnings                         ; Off                                   ; Off                                   ;
; RAM Bit Reservation (Cyclone III)                                          ; Off                                   ; Off                                   ;
; Enable input tri-state on active configuration pins in user mode           ; Off                                   ; Off                                   ;
+----------------------------------------------------------------------------+---------------------------------------+---------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 3.16        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-4         ;  72.0%      ;
;     Processors 5-8         ;   0.0%      ;
+----------------------------+-------------+


+---------------------------------------------+
; I/O Assignment Warnings                     ;
+-------------+-------------------------------+
; Pin Name    ; Reason                        ;
+-------------+-------------------------------+
; SW[10]      ; Incomplete set of assignments ;
; LEDG[0]     ; Incomplete set of assignments ;
; LEDG[1]     ; Incomplete set of assignments ;
; LEDG[2]     ; Incomplete set of assignments ;
; GPIO0_D[0]  ; Incomplete set of assignments ;
; GPIO0_D[1]  ; Incomplete set of assignments ;
; GPIO0_D[2]  ; Incomplete set of assignments ;
; GPIO0_D[3]  ; Incomplete set of assignments ;
; GPIO1_D[0]  ; Incomplete set of assignments ;
; GPIO1_D[1]  ; Incomplete set of assignments ;
; GPIO1_D[2]  ; Incomplete set of assignments ;
; GPIO1_D[3]  ; Incomplete set of assignments ;
; GPIO1_D[4]  ; Incomplete set of assignments ;
; GPIO1_D[5]  ; Incomplete set of assignments ;
; GPIO1_D[6]  ; Incomplete set of assignments ;
; GPIO1_D[7]  ; Incomplete set of assignments ;
; VGA_R[0]    ; Incomplete set of assignments ;
; VGA_R[1]    ; Incomplete set of assignments ;
; VGA_R[2]    ; Incomplete set of assignments ;
; VGA_R[3]    ; Incomplete set of assignments ;
; VGA_G[0]    ; Incomplete set of assignments ;
; VGA_G[1]    ; Incomplete set of assignments ;
; VGA_G[2]    ; Incomplete set of assignments ;
; VGA_G[3]    ; Incomplete set of assignments ;
; VGA_B[0]    ; Incomplete set of assignments ;
; VGA_B[1]    ; Incomplete set of assignments ;
; VGA_B[2]    ; Incomplete set of assignments ;
; VGA_B[3]    ; Incomplete set of assignments ;
; VGA_HS      ; Incomplete set of assignments ;
; VGA_VS      ; Incomplete set of assignments ;
; GPIO1_D[9]  ; Incomplete set of assignments ;
; GPIO1_D[10] ; Incomplete set of assignments ;
; SW[1]       ; Incomplete set of assignments ;
; SW[0]       ; Incomplete set of assignments ;
; CLOCK_50    ; Incomplete set of assignments ;
; GPIO1_D[8]  ; Incomplete set of assignments ;
; SW[2]       ; Incomplete set of assignments ;
; SW[5]       ; Incomplete set of assignments ;
; SW[9]       ; Incomplete set of assignments ;
; SW[4]       ; Incomplete set of assignments ;
; SW[8]       ; Incomplete set of assignments ;
; SW[3]       ; Incomplete set of assignments ;
; SW[7]       ; Incomplete set of assignments ;
; SW[6]       ; Incomplete set of assignments ;
+-------------+-------------------------------+


+---------------------------------------------------------------------------------------------+
; Ignored Assignments                                                                         ;
+----------+----------------+--------------+-----------------+---------------+----------------+
; Name     ; Ignored Entity ; Ignored From ; Ignored To      ; Ignored Value ; Ignored Source ;
+----------+----------------+--------------+-----------------+---------------+----------------+
; Location ;                ;              ; BUTTON[0]       ; PIN_H2        ; QSF Assignment ;
; Location ;                ;              ; BUTTON[1]       ; PIN_G3        ; QSF Assignment ;
; Location ;                ;              ; BUTTON[2]       ; PIN_F1        ; QSF Assignment ;
; Location ;                ;              ; CLOCK_50_2      ; PIN_B12       ; QSF Assignment ;
; Location ;                ;              ; DRAM_ADDR[0]    ; PIN_C4        ; QSF Assignment ;
; Location ;                ;              ; DRAM_ADDR[10]   ; PIN_B4        ; QSF Assignment ;
; Location ;                ;              ; DRAM_ADDR[11]   ; PIN_A7        ; QSF Assignment ;
; Location ;                ;              ; DRAM_ADDR[12]   ; PIN_C8        ; QSF Assignment ;
; Location ;                ;              ; DRAM_ADDR[1]    ; PIN_A3        ; QSF Assignment ;
; Location ;                ;              ; DRAM_ADDR[2]    ; PIN_B3        ; QSF Assignment ;
; Location ;                ;              ; DRAM_ADDR[3]    ; PIN_C3        ; QSF Assignment ;
; Location ;                ;              ; DRAM_ADDR[4]    ; PIN_A5        ; QSF Assignment ;
; Location ;                ;              ; DRAM_ADDR[5]    ; PIN_C6        ; QSF Assignment ;
; Location ;                ;              ; DRAM_ADDR[6]    ; PIN_B6        ; QSF Assignment ;
; Location ;                ;              ; DRAM_ADDR[7]    ; PIN_A6        ; QSF Assignment ;
; Location ;                ;              ; DRAM_ADDR[8]    ; PIN_C7        ; QSF Assignment ;
; Location ;                ;              ; DRAM_ADDR[9]    ; PIN_B7        ; QSF Assignment ;
; Location ;                ;              ; DRAM_BA_0       ; PIN_B5        ; QSF Assignment ;
; Location ;                ;              ; DRAM_BA_1       ; PIN_A4        ; QSF Assignment ;
; Location ;                ;              ; DRAM_CAS_N      ; PIN_G8        ; QSF Assignment ;
; Location ;                ;              ; DRAM_CKE        ; PIN_E6        ; QSF Assignment ;
; Location ;                ;              ; DRAM_CLK        ; PIN_E5        ; QSF Assignment ;
; Location ;                ;              ; DRAM_CS_N       ; PIN_G7        ; QSF Assignment ;
; Location ;                ;              ; DRAM_DQ[0]      ; PIN_D10       ; QSF Assignment ;
; Location ;                ;              ; DRAM_DQ[10]     ; PIN_A9        ; QSF Assignment ;
; Location ;                ;              ; DRAM_DQ[11]     ; PIN_C10       ; QSF Assignment ;
; Location ;                ;              ; DRAM_DQ[12]     ; PIN_B10       ; QSF Assignment ;
; Location ;                ;              ; DRAM_DQ[13]     ; PIN_A10       ; QSF Assignment ;
; Location ;                ;              ; DRAM_DQ[14]     ; PIN_E10       ; QSF Assignment ;
; Location ;                ;              ; DRAM_DQ[15]     ; PIN_F10       ; QSF Assignment ;
; Location ;                ;              ; DRAM_DQ[1]      ; PIN_G10       ; QSF Assignment ;
; Location ;                ;              ; DRAM_DQ[2]      ; PIN_H10       ; QSF Assignment ;
; Location ;                ;              ; DRAM_DQ[3]      ; PIN_E9        ; QSF Assignment ;
; Location ;                ;              ; DRAM_DQ[4]      ; PIN_F9        ; QSF Assignment ;
; Location ;                ;              ; DRAM_DQ[5]      ; PIN_G9        ; QSF Assignment ;
; Location ;                ;              ; DRAM_DQ[6]      ; PIN_H9        ; QSF Assignment ;
; Location ;                ;              ; DRAM_DQ[7]      ; PIN_F8        ; QSF Assignment ;
; Location ;                ;              ; DRAM_DQ[8]      ; PIN_A8        ; QSF Assignment ;
; Location ;                ;              ; DRAM_DQ[9]      ; PIN_B9        ; QSF Assignment ;
; Location ;                ;              ; DRAM_LDQM       ; PIN_E7        ; QSF Assignment ;
; Location ;                ;              ; DRAM_RAS_N      ; PIN_F7        ; QSF Assignment ;
; Location ;                ;              ; DRAM_UDQM       ; PIN_B8        ; QSF Assignment ;
; Location ;                ;              ; DRAM_WE_N       ; PIN_D6        ; QSF Assignment ;
; Location ;                ;              ; FL_ADDR[0]      ; PIN_P7        ; QSF Assignment ;
; Location ;                ;              ; FL_ADDR[10]     ; PIN_N1        ; QSF Assignment ;
; Location ;                ;              ; FL_ADDR[11]     ; PIN_M3        ; QSF Assignment ;
; Location ;                ;              ; FL_ADDR[12]     ; PIN_M2        ; QSF Assignment ;
; Location ;                ;              ; FL_ADDR[13]     ; PIN_M1        ; QSF Assignment ;
; Location ;                ;              ; FL_ADDR[14]     ; PIN_L7        ; QSF Assignment ;
; Location ;                ;              ; FL_ADDR[15]     ; PIN_L6        ; QSF Assignment ;
; Location ;                ;              ; FL_ADDR[16]     ; PIN_AA2       ; QSF Assignment ;
; Location ;                ;              ; FL_ADDR[17]     ; PIN_M5        ; QSF Assignment ;
; Location ;                ;              ; FL_ADDR[18]     ; PIN_M6        ; QSF Assignment ;
; Location ;                ;              ; FL_ADDR[19]     ; PIN_P1        ; QSF Assignment ;
; Location ;                ;              ; FL_ADDR[1]      ; PIN_P5        ; QSF Assignment ;
; Location ;                ;              ; FL_ADDR[20]     ; PIN_P3        ; QSF Assignment ;
; Location ;                ;              ; FL_ADDR[21]     ; PIN_R2        ; QSF Assignment ;
; Location ;                ;              ; FL_ADDR[2]      ; PIN_P6        ; QSF Assignment ;
; Location ;                ;              ; FL_ADDR[3]      ; PIN_N7        ; QSF Assignment ;
; Location ;                ;              ; FL_ADDR[4]      ; PIN_N5        ; QSF Assignment ;
; Location ;                ;              ; FL_ADDR[5]      ; PIN_N6        ; QSF Assignment ;
; Location ;                ;              ; FL_ADDR[6]      ; PIN_M8        ; QSF Assignment ;
; Location ;                ;              ; FL_ADDR[7]      ; PIN_M4        ; QSF Assignment ;
; Location ;                ;              ; FL_ADDR[8]      ; PIN_P2        ; QSF Assignment ;
; Location ;                ;              ; FL_ADDR[9]      ; PIN_N2        ; QSF Assignment ;
; Location ;                ;              ; FL_BYTE_N       ; PIN_AA1       ; QSF Assignment ;
; Location ;                ;              ; FL_CE_N         ; PIN_N8        ; QSF Assignment ;
; Location ;                ;              ; FL_DQ15_AM1     ; PIN_Y2        ; QSF Assignment ;
; Location ;                ;              ; FL_DQ[0]        ; PIN_R7        ; QSF Assignment ;
; Location ;                ;              ; FL_DQ[10]       ; PIN_T4        ; QSF Assignment ;
; Location ;                ;              ; FL_DQ[11]       ; PIN_U2        ; QSF Assignment ;
; Location ;                ;              ; FL_DQ[12]       ; PIN_V1        ; QSF Assignment ;
; Location ;                ;              ; FL_DQ[13]       ; PIN_V4        ; QSF Assignment ;
; Location ;                ;              ; FL_DQ[14]       ; PIN_W2        ; QSF Assignment ;
; Location ;                ;              ; FL_DQ[1]        ; PIN_P8        ; QSF Assignment ;
; Location ;                ;              ; FL_DQ[2]        ; PIN_R8        ; QSF Assignment ;
; Location ;                ;              ; FL_DQ[3]        ; PIN_U1        ; QSF Assignment ;
; Location ;                ;              ; FL_DQ[4]        ; PIN_V2        ; QSF Assignment ;
; Location ;                ;              ; FL_DQ[5]        ; PIN_V3        ; QSF Assignment ;
; Location ;                ;              ; FL_DQ[6]        ; PIN_W1        ; QSF Assignment ;
; Location ;                ;              ; FL_DQ[7]        ; PIN_Y1        ; QSF Assignment ;
; Location ;                ;              ; FL_DQ[8]        ; PIN_T5        ; QSF Assignment ;
; Location ;                ;              ; FL_DQ[9]        ; PIN_T7        ; QSF Assignment ;
; Location ;                ;              ; FL_OE_N         ; PIN_R6        ; QSF Assignment ;
; Location ;                ;              ; FL_RST_N        ; PIN_R1        ; QSF Assignment ;
; Location ;                ;              ; FL_RY           ; PIN_M7        ; QSF Assignment ;
; Location ;                ;              ; FL_WE_N         ; PIN_P4        ; QSF Assignment ;
; Location ;                ;              ; FL_WP_N         ; PIN_T3        ; QSF Assignment ;
; Location ;                ;              ; GPIO0_CLKIN[0]  ; PIN_AB12      ; QSF Assignment ;
; Location ;                ;              ; GPIO0_CLKIN[1]  ; PIN_AA12      ; QSF Assignment ;
; Location ;                ;              ; GPIO0_CLKOUT[0] ; PIN_AB3       ; QSF Assignment ;
; Location ;                ;              ; GPIO0_CLKOUT[1] ; PIN_AA3       ; QSF Assignment ;
; Location ;                ;              ; GPIO0_D[10]     ; PIN_AB8       ; QSF Assignment ;
; Location ;                ;              ; GPIO0_D[11]     ; PIN_AA8       ; QSF Assignment ;
; Location ;                ;              ; GPIO0_D[12]     ; PIN_AB5       ; QSF Assignment ;
; Location ;                ;              ; GPIO0_D[13]     ; PIN_AA5       ; QSF Assignment ;
; Location ;                ;              ; GPIO0_D[14]     ; PIN_AB4       ; QSF Assignment ;
; Location ;                ;              ; GPIO0_D[15]     ; PIN_AA4       ; QSF Assignment ;
; Location ;                ;              ; GPIO0_D[16]     ; PIN_V14       ; QSF Assignment ;
; Location ;                ;              ; GPIO0_D[17]     ; PIN_U14       ; QSF Assignment ;
; Location ;                ;              ; GPIO0_D[18]     ; PIN_Y13       ; QSF Assignment ;
; Location ;                ;              ; GPIO0_D[19]     ; PIN_W13       ; QSF Assignment ;
; Location ;                ;              ; GPIO0_D[20]     ; PIN_U13       ; QSF Assignment ;
; Location ;                ;              ; GPIO0_D[21]     ; PIN_V12       ; QSF Assignment ;
; Location ;                ;              ; GPIO0_D[22]     ; PIN_R10       ; QSF Assignment ;
; Location ;                ;              ; GPIO0_D[23]     ; PIN_V11       ; QSF Assignment ;
; Location ;                ;              ; GPIO0_D[24]     ; PIN_Y10       ; QSF Assignment ;
; Location ;                ;              ; GPIO0_D[25]     ; PIN_W10       ; QSF Assignment ;
; Location ;                ;              ; GPIO0_D[26]     ; PIN_T8        ; QSF Assignment ;
; Location ;                ;              ; GPIO0_D[27]     ; PIN_V8        ; QSF Assignment ;
; Location ;                ;              ; GPIO0_D[28]     ; PIN_W7        ; QSF Assignment ;
; Location ;                ;              ; GPIO0_D[29]     ; PIN_W6        ; QSF Assignment ;
; Location ;                ;              ; GPIO0_D[30]     ; PIN_V5        ; QSF Assignment ;
; Location ;                ;              ; GPIO0_D[31]     ; PIN_U7        ; QSF Assignment ;
; Location ;                ;              ; GPIO0_D[4]      ; PIN_AA14      ; QSF Assignment ;
; Location ;                ;              ; GPIO0_D[5]      ; PIN_AB14      ; QSF Assignment ;
; Location ;                ;              ; GPIO0_D[6]      ; PIN_AB13      ; QSF Assignment ;
; Location ;                ;              ; GPIO0_D[7]      ; PIN_AA13      ; QSF Assignment ;
; Location ;                ;              ; GPIO0_D[8]      ; PIN_AB10      ; QSF Assignment ;
; Location ;                ;              ; GPIO0_D[9]      ; PIN_AA10      ; QSF Assignment ;
; Location ;                ;              ; GPIO1_CLKIN[0]  ; PIN_AB11      ; QSF Assignment ;
; Location ;                ;              ; GPIO1_CLKIN[1]  ; PIN_AA11      ; QSF Assignment ;
; Location ;                ;              ; GPIO1_CLKOUT[0] ; PIN_R16       ; QSF Assignment ;
; Location ;                ;              ; GPIO1_CLKOUT[1] ; PIN_T16       ; QSF Assignment ;
; Location ;                ;              ; GPIO1_D[11]     ; PIN_T15       ; QSF Assignment ;
; Location ;                ;              ; GPIO1_D[12]     ; PIN_W15       ; QSF Assignment ;
; Location ;                ;              ; GPIO1_D[13]     ; PIN_V15       ; QSF Assignment ;
; Location ;                ;              ; GPIO1_D[14]     ; PIN_AB9       ; QSF Assignment ;
; Location ;                ;              ; GPIO1_D[15]     ; PIN_AA9       ; QSF Assignment ;
; Location ;                ;              ; GPIO1_D[16]     ; PIN_AA7       ; QSF Assignment ;
; Location ;                ;              ; GPIO1_D[17]     ; PIN_AB7       ; QSF Assignment ;
; Location ;                ;              ; GPIO1_D[18]     ; PIN_T14       ; QSF Assignment ;
; Location ;                ;              ; GPIO1_D[19]     ; PIN_R14       ; QSF Assignment ;
; Location ;                ;              ; GPIO1_D[20]     ; PIN_U12       ; QSF Assignment ;
; Location ;                ;              ; GPIO1_D[21]     ; PIN_T12       ; QSF Assignment ;
; Location ;                ;              ; GPIO1_D[22]     ; PIN_R11       ; QSF Assignment ;
; Location ;                ;              ; GPIO1_D[23]     ; PIN_R12       ; QSF Assignment ;
; Location ;                ;              ; GPIO1_D[24]     ; PIN_U10       ; QSF Assignment ;
; Location ;                ;              ; GPIO1_D[25]     ; PIN_T10       ; QSF Assignment ;
; Location ;                ;              ; GPIO1_D[26]     ; PIN_U9        ; QSF Assignment ;
; Location ;                ;              ; GPIO1_D[27]     ; PIN_T9        ; QSF Assignment ;
; Location ;                ;              ; GPIO1_D[28]     ; PIN_Y7        ; QSF Assignment ;
; Location ;                ;              ; GPIO1_D[29]     ; PIN_U8        ; QSF Assignment ;
; Location ;                ;              ; GPIO1_D[30]     ; PIN_V6        ; QSF Assignment ;
; Location ;                ;              ; GPIO1_D[31]     ; PIN_V7        ; QSF Assignment ;
; Location ;                ;              ; HEX0_DP         ; PIN_D13       ; QSF Assignment ;
; Location ;                ;              ; HEX0_D[0]       ; PIN_E11       ; QSF Assignment ;
; Location ;                ;              ; HEX0_D[1]       ; PIN_F11       ; QSF Assignment ;
; Location ;                ;              ; HEX0_D[2]       ; PIN_H12       ; QSF Assignment ;
; Location ;                ;              ; HEX0_D[3]       ; PIN_H13       ; QSF Assignment ;
; Location ;                ;              ; HEX0_D[4]       ; PIN_G12       ; QSF Assignment ;
; Location ;                ;              ; HEX0_D[5]       ; PIN_F12       ; QSF Assignment ;
; Location ;                ;              ; HEX0_D[6]       ; PIN_F13       ; QSF Assignment ;
; Location ;                ;              ; HEX1_DP         ; PIN_B15       ; QSF Assignment ;
; Location ;                ;              ; HEX1_D[0]       ; PIN_A13       ; QSF Assignment ;
; Location ;                ;              ; HEX1_D[1]       ; PIN_B13       ; QSF Assignment ;
; Location ;                ;              ; HEX1_D[2]       ; PIN_C13       ; QSF Assignment ;
; Location ;                ;              ; HEX1_D[3]       ; PIN_A14       ; QSF Assignment ;
; Location ;                ;              ; HEX1_D[4]       ; PIN_B14       ; QSF Assignment ;
; Location ;                ;              ; HEX1_D[5]       ; PIN_E14       ; QSF Assignment ;
; Location ;                ;              ; HEX1_D[6]       ; PIN_A15       ; QSF Assignment ;
; Location ;                ;              ; HEX2_DP         ; PIN_A18       ; QSF Assignment ;
; Location ;                ;              ; HEX2_D[0]       ; PIN_D15       ; QSF Assignment ;
; Location ;                ;              ; HEX2_D[1]       ; PIN_A16       ; QSF Assignment ;
; Location ;                ;              ; HEX2_D[2]       ; PIN_B16       ; QSF Assignment ;
; Location ;                ;              ; HEX2_D[3]       ; PIN_E15       ; QSF Assignment ;
; Location ;                ;              ; HEX2_D[4]       ; PIN_A17       ; QSF Assignment ;
; Location ;                ;              ; HEX2_D[5]       ; PIN_B17       ; QSF Assignment ;
; Location ;                ;              ; HEX2_D[6]       ; PIN_F14       ; QSF Assignment ;
; Location ;                ;              ; HEX3_DP         ; PIN_G16       ; QSF Assignment ;
; Location ;                ;              ; HEX3_D[0]       ; PIN_B18       ; QSF Assignment ;
; Location ;                ;              ; HEX3_D[1]       ; PIN_F15       ; QSF Assignment ;
; Location ;                ;              ; HEX3_D[2]       ; PIN_A19       ; QSF Assignment ;
; Location ;                ;              ; HEX3_D[3]       ; PIN_B19       ; QSF Assignment ;
; Location ;                ;              ; HEX3_D[4]       ; PIN_C19       ; QSF Assignment ;
; Location ;                ;              ; HEX3_D[5]       ; PIN_D19       ; QSF Assignment ;
; Location ;                ;              ; HEX3_D[6]       ; PIN_G15       ; QSF Assignment ;
; Location ;                ;              ; KEY[0]          ; PIN_J15       ; QSF Assignment ;
; Location ;                ;              ; KEY[1]          ; PIN_E1        ; QSF Assignment ;
; Location ;                ;              ; LCD_BLON        ; PIN_F21       ; QSF Assignment ;
; Location ;                ;              ; LCD_DATA[0]     ; PIN_D22       ; QSF Assignment ;
; Location ;                ;              ; LCD_DATA[1]     ; PIN_D21       ; QSF Assignment ;
; Location ;                ;              ; LCD_DATA[2]     ; PIN_C22       ; QSF Assignment ;
; Location ;                ;              ; LCD_DATA[3]     ; PIN_C21       ; QSF Assignment ;
; Location ;                ;              ; LCD_DATA[4]     ; PIN_B22       ; QSF Assignment ;
; Location ;                ;              ; LCD_DATA[5]     ; PIN_B21       ; QSF Assignment ;
; Location ;                ;              ; LCD_DATA[6]     ; PIN_D20       ; QSF Assignment ;
; Location ;                ;              ; LCD_DATA[7]     ; PIN_C20       ; QSF Assignment ;
; Location ;                ;              ; LCD_EN          ; PIN_E21       ; QSF Assignment ;
; Location ;                ;              ; LCD_RS          ; PIN_F22       ; QSF Assignment ;
; Location ;                ;              ; LCD_RW          ; PIN_E22       ; QSF Assignment ;
; Location ;                ;              ; LEDG[3]         ; PIN_H1        ; QSF Assignment ;
; Location ;                ;              ; LEDG[4]         ; PIN_F2        ; QSF Assignment ;
; Location ;                ;              ; LEDG[5]         ; PIN_E1        ; QSF Assignment ;
; Location ;                ;              ; LEDG[6]         ; PIN_C1        ; QSF Assignment ;
; Location ;                ;              ; LEDG[7]         ; PIN_C2        ; QSF Assignment ;
; Location ;                ;              ; LEDG[8]         ; PIN_B2        ; QSF Assignment ;
; Location ;                ;              ; LEDG[9]         ; PIN_B1        ; QSF Assignment ;
; Location ;                ;              ; PS2_KBCLK       ; PIN_P22       ; QSF Assignment ;
; Location ;                ;              ; PS2_KBDAT       ; PIN_P21       ; QSF Assignment ;
; Location ;                ;              ; PS2_MSCLK       ; PIN_R21       ; QSF Assignment ;
; Location ;                ;              ; PS2_MSDAT       ; PIN_R22       ; QSF Assignment ;
; Location ;                ;              ; SD_CLK          ; PIN_Y21       ; QSF Assignment ;
; Location ;                ;              ; SD_CMD          ; PIN_Y22       ; QSF Assignment ;
; Location ;                ;              ; SD_DAT0         ; PIN_AA22      ; QSF Assignment ;
; Location ;                ;              ; SD_DAT3         ; PIN_W21       ; QSF Assignment ;
; Location ;                ;              ; SD_WP_N         ; PIN_W20       ; QSF Assignment ;
; Location ;                ;              ; UART_CTS        ; PIN_V21       ; QSF Assignment ;
; Location ;                ;              ; UART_RTS        ; PIN_V22       ; QSF Assignment ;
; Location ;                ;              ; UART_RXD        ; PIN_U22       ; QSF Assignment ;
; Location ;                ;              ; UART_TXD        ; PIN_U21       ; QSF Assignment ;
+----------+----------------+--------------+-----------------+---------------+----------------+


+---------------------------------------------------------------------------------------------------+
; Incremental Compilation Preservation Summary                                                      ;
+---------------------+---------------------+----------------------------+--------------------------+
; Type                ; Total [A + B]       ; From Design Partitions [A] ; From Rapid Recompile [B] ;
+---------------------+---------------------+----------------------------+--------------------------+
; Placement (by node) ;                     ;                            ;                          ;
;     -- Requested    ; 0.00 % ( 0 / 2382 ) ; 0.00 % ( 0 / 2382 )        ; 0.00 % ( 0 / 2382 )      ;
;     -- Achieved     ; 0.00 % ( 0 / 2382 ) ; 0.00 % ( 0 / 2382 )        ; 0.00 % ( 0 / 2382 )      ;
;                     ;                     ;                            ;                          ;
; Routing (by net)    ;                     ;                            ;                          ;
;     -- Requested    ; 0.00 % ( 0 / 0 )    ; 0.00 % ( 0 / 0 )           ; 0.00 % ( 0 / 0 )         ;
;     -- Achieved     ; 0.00 % ( 0 / 0 )    ; 0.00 % ( 0 / 0 )           ; 0.00 % ( 0 / 0 )         ;
+---------------------+---------------------+----------------------------+--------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Partition Settings                                                                                                                                             ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Partition Name                 ; Partition Type ; Netlist Type Used ; Preservation Level Used ; Netlist Type Requested ; Preservation Level Requested ; Contents                       ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Top                            ; User-created   ; Source File       ; N/A                     ; Source File            ; N/A                          ;                                ;
; hard_block:auto_generated_inst ; Auto-generated ; Source File       ; N/A                     ; Source File            ; N/A                          ; hard_block:auto_generated_inst ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Placement Preservation                                                                                     ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+
; Partition Name                 ; Preservation Achieved ; Preservation Level Used ; Netlist Type Used ; Preservation Method ; Notes ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+
; Top                            ; 0.00 % ( 0 / 2370 )   ; N/A                     ; Source File       ; N/A                 ;       ;
; hard_block:auto_generated_inst ; 0.00 % ( 0 / 12 )     ; N/A                     ; Source File       ; N/A                 ;       ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+


+--------------+
; Pin-Out File ;
+--------------+
The pin-out file can be found in C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/output_files/CAMstreamVGA.pin.


+---------------------------------------------------------------------------+
; Fitter Resource Usage Summary                                             ;
+---------------------------------------------+-----------------------------+
; Resource                                    ; Usage                       ;
+---------------------------------------------+-----------------------------+
; Total logic elements                        ; 2,065 / 15,408 ( 13 % )     ;
;     -- Combinational with no register       ; 1886                        ;
;     -- Register only                        ; 30                          ;
;     -- Combinational with a register        ; 149                         ;
;                                             ;                             ;
; Logic element usage by number of LUT inputs ;                             ;
;     -- 4 input functions                    ; 952                         ;
;     -- 3 input functions                    ; 665                         ;
;     -- <=2 input functions                  ; 418                         ;
;     -- Register only                        ; 30                          ;
;                                             ;                             ;
; Logic elements by mode                      ;                             ;
;     -- normal mode                          ; 1684                        ;
;     -- arithmetic mode                      ; 351                         ;
;                                             ;                             ;
; Total registers*                            ; 179 / 17,068 ( 1 % )        ;
;     -- Dedicated logic registers            ; 179 / 15,408 ( 1 % )        ;
;     -- I/O registers                        ; 0 / 1,660 ( 0 % )           ;
;                                             ;                             ;
; Total LABs:  partially or completely used   ; 149 / 963 ( 15 % )          ;
; Virtual pins                                ; 0                           ;
; I/O pins                                    ; 44 / 347 ( 13 % )           ;
;     -- Clock pins                           ; 1 / 8 ( 13 % )              ;
;     -- Dedicated input pins                 ; 0 / 9 ( 0 % )               ;
;                                             ;                             ;
; Global signals                              ; 15                          ;
; M9Ks                                        ; 56 / 56 ( 100 % )           ;
; Total block memory bits                     ; 458,752 / 516,096 ( 89 % )  ;
; Total block memory implementation bits      ; 516,096 / 516,096 ( 100 % ) ;
; Embedded Multiplier 9-bit elements          ; 0 / 112 ( 0 % )             ;
; PLLs                                        ; 2 / 4 ( 50 % )              ;
; Global clocks                               ; 15 / 20 ( 75 % )            ;
; JTAGs                                       ; 0 / 1 ( 0 % )               ;
; CRC blocks                                  ; 0 / 1 ( 0 % )               ;
; ASMI blocks                                 ; 0 / 1 ( 0 % )               ;
; Impedance control blocks                    ; 0 / 4 ( 0 % )               ;
; Average interconnect usage (total/H/V)      ; 12% / 12% / 13%             ;
; Peak interconnect usage (total/H/V)         ; 36% / 34% / 41%             ;
; Maximum fan-out                             ; 418                         ;
; Highest non-global fan-out                  ; 418                         ;
; Total fan-out                               ; 9129                        ;
; Average fan-out                             ; 3.80                        ;
+---------------------------------------------+-----------------------------+
*  Register count does not include registers inside RAM blocks or DSP blocks.



+------------------------------------------------------------------------------------------------------+
; Fitter Partition Statistics                                                                          ;
+---------------------------------------------+-----------------------+--------------------------------+
; Statistic                                   ; Top                   ; hard_block:auto_generated_inst ;
+---------------------------------------------+-----------------------+--------------------------------+
; Difficulty Clustering Region                ; Low                   ; Low                            ;
;                                             ;                       ;                                ;
; Total logic elements                        ; 2065 / 15408 ( 13 % ) ; 0 / 15408 ( 0 % )              ;
;     -- Combinational with no register       ; 1886                  ; 0                              ;
;     -- Register only                        ; 30                    ; 0                              ;
;     -- Combinational with a register        ; 149                   ; 0                              ;
;                                             ;                       ;                                ;
; Logic element usage by number of LUT inputs ;                       ;                                ;
;     -- 4 input functions                    ; 952                   ; 0                              ;
;     -- 3 input functions                    ; 665                   ; 0                              ;
;     -- <=2 input functions                  ; 418                   ; 0                              ;
;     -- Register only                        ; 30                    ; 0                              ;
;                                             ;                       ;                                ;
; Logic elements by mode                      ;                       ;                                ;
;     -- normal mode                          ; 1684                  ; 0                              ;
;     -- arithmetic mode                      ; 351                   ; 0                              ;
;                                             ;                       ;                                ;
; Total registers                             ; 179                   ; 0                              ;
;     -- Dedicated logic registers            ; 179 / 15408 ( 1 % )   ; 0 / 15408 ( 0 % )              ;
;     -- I/O registers                        ; 0                     ; 0                              ;
;                                             ;                       ;                                ;
; Total LABs:  partially or completely used   ; 149 / 963 ( 15 % )    ; 0 / 963 ( 0 % )                ;
;                                             ;                       ;                                ;
; Virtual pins                                ; 0                     ; 0                              ;
; I/O pins                                    ; 44                    ; 0                              ;
; Embedded Multiplier 9-bit elements          ; 0 / 112 ( 0 % )       ; 0 / 112 ( 0 % )                ;
; Total memory bits                           ; 458752                ; 0                              ;
; Total RAM block bits                        ; 516096                ; 0                              ;
; PLL                                         ; 0 / 4 ( 0 % )         ; 2 / 4 ( 50 % )                 ;
; M9K                                         ; 56 / 56 ( 100 % )     ; 0 / 56 ( 0 % )                 ;
; Clock control block                         ; 13 / 24 ( 54 % )      ; 2 / 24 ( 8 % )                 ;
;                                             ;                       ;                                ;
; Connections                                 ;                       ;                                ;
;     -- Input Connections                    ; 61                    ; 4                              ;
;     -- Registered Input Connections         ; 59                    ; 0                              ;
;     -- Output Connections                   ; 4                     ; 61                             ;
;     -- Registered Output Connections        ; 0                     ; 0                              ;
;                                             ;                       ;                                ;
; Internal Connections                        ;                       ;                                ;
;     -- Total Connections                    ; 9177                  ; 73                             ;
;     -- Registered Connections               ; 1409                  ; 0                              ;
;                                             ;                       ;                                ;
; External Connections                        ;                       ;                                ;
;     -- Top                                  ; 0                     ; 65                             ;
;     -- hard_block:auto_generated_inst       ; 65                    ; 0                              ;
;                                             ;                       ;                                ;
; Partition Interface                         ;                       ;                                ;
;     -- Input Ports                          ; 23                    ; 4                              ;
;     -- Output Ports                         ; 21                    ; 2                              ;
;     -- Bidir Ports                          ; 0                     ; 0                              ;
;                                             ;                       ;                                ;
; Registered Ports                            ;                       ;                                ;
;     -- Registered Input Ports               ; 0                     ; 0                              ;
;     -- Registered Output Ports              ; 0                     ; 0                              ;
;                                             ;                       ;                                ;
; Port Connectivity                           ;                       ;                                ;
;     -- Input Ports driven by GND            ; 0                     ; 0                              ;
;     -- Output Ports driven by GND           ; 0                     ; 0                              ;
;     -- Input Ports driven by VCC            ; 0                     ; 0                              ;
;     -- Output Ports driven by VCC           ; 0                     ; 0                              ;
;     -- Input Ports with no Source           ; 0                     ; 0                              ;
;     -- Output Ports with no Source          ; 0                     ; 0                              ;
;     -- Input Ports with no Fanout           ; 0                     ; 2                              ;
;     -- Output Ports with no Fanout          ; 0                     ; 0                              ;
+---------------------------------------------+-----------------------+--------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Input Pins                                                                                                                                                                                                                                                                       ;
+-------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+
; Name        ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; Power Up High ; PCI I/O Enabled ; Bus Hold ; Weak Pull Up ; I/O Standard ; Termination Control Block ; Location assigned by ;
+-------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+
; CLOCK_50    ; G21   ; 6        ; 41           ; 15           ; 0            ; 3                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ;
; GPIO1_D[0]  ; AA20  ; 4        ; 37           ; 0            ; 21           ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ;
; GPIO1_D[10] ; U15   ; 4        ; 39           ; 0            ; 28           ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ;
; GPIO1_D[1]  ; AB20  ; 4        ; 37           ; 0            ; 14           ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ;
; GPIO1_D[2]  ; AA19  ; 4        ; 35           ; 0            ; 21           ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ;
; GPIO1_D[3]  ; AB19  ; 4        ; 35           ; 0            ; 14           ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ;
; GPIO1_D[4]  ; AB18  ; 4        ; 32           ; 0            ; 0            ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ;
; GPIO1_D[5]  ; AA18  ; 4        ; 35           ; 0            ; 28           ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ;
; GPIO1_D[6]  ; AA17  ; 4        ; 28           ; 0            ; 7            ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ;
; GPIO1_D[7]  ; AB17  ; 4        ; 28           ; 0            ; 0            ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ;
; GPIO1_D[8]  ; Y17   ; 4        ; 35           ; 0            ; 0            ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ;
; GPIO1_D[9]  ; W17   ; 4        ; 35           ; 0            ; 7            ; 21                    ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ;
; SW[0]       ; J6    ; 1        ; 0            ; 24           ; 0            ; 77                    ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ;
; SW[10]      ; B10   ; 8        ; 16           ; 29           ; 21           ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ;
; SW[1]       ; H5    ; 1        ; 0            ; 27           ; 0            ; 137                   ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ;
; SW[2]       ; H6    ; 1        ; 0            ; 25           ; 21           ; 42                    ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ;
; SW[3]       ; G4    ; 1        ; 0            ; 23           ; 7            ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ;
; SW[4]       ; G5    ; 1        ; 0            ; 27           ; 21           ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ;
; SW[5]       ; J7    ; 1        ; 0            ; 22           ; 14           ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ;
; SW[6]       ; H7    ; 1        ; 0            ; 25           ; 14           ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ;
; SW[7]       ; E3    ; 1        ; 0            ; 26           ; 7            ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ;
; SW[8]       ; E4    ; 1        ; 0            ; 26           ; 0            ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ;
; SW[9]       ; D2    ; 1        ; 0            ; 25           ; 0            ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ;
+-------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Output Pins                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+
; Name       ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Output Register ; Output Enable Register ; Power Up High ; Slew Rate ; PCI I/O Enabled ; Open Drain ; TRI Primitive ; Bus Hold ; Weak Pull Up ; I/O Standard ; Current Strength ; Termination                       ; Termination Control Block ; Output Buffer Pre-emphasis ; Voltage Output Differential ; Location assigned by ; Output Enable Source ; Output Enable Group ;
+------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+
; GPIO0_D[0] ; AB16  ; 4        ; 28           ; 0            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; GPIO0_D[1] ; AA16  ; 4        ; 28           ; 0            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; GPIO0_D[2] ; AA15  ; 4        ; 26           ; 0            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; GPIO0_D[3] ; AB15  ; 4        ; 26           ; 0            ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; LEDG[0]    ; J1    ; 1        ; 0            ; 20           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; LEDG[1]    ; J2    ; 1        ; 0            ; 20           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; LEDG[2]    ; J3    ; 1        ; 0            ; 21           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; VGA_B[0]   ; K22   ; 6        ; 41           ; 19           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; VGA_B[1]   ; K21   ; 6        ; 41           ; 19           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; VGA_B[2]   ; J22   ; 6        ; 41           ; 19           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; VGA_B[3]   ; K18   ; 6        ; 41           ; 21           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; VGA_G[0]   ; H22   ; 6        ; 41           ; 20           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; VGA_G[1]   ; J17   ; 6        ; 41           ; 24           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; VGA_G[2]   ; K17   ; 6        ; 41           ; 21           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; VGA_G[3]   ; J21   ; 6        ; 41           ; 20           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; VGA_HS     ; L21   ; 6        ; 41           ; 18           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; VGA_R[0]   ; H19   ; 6        ; 41           ; 23           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; VGA_R[1]   ; H17   ; 6        ; 41           ; 25           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; VGA_R[2]   ; H20   ; 6        ; 41           ; 22           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; VGA_R[3]   ; H21   ; 6        ; 41           ; 21           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; VGA_VS     ; L22   ; 6        ; 41           ; 18           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
+------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Dual Purpose and Dedicated Pins                                                                                         ;
+----------+-----------------------------+--------------------------+-------------------------+---------------------------+
; Location ; Pin Name                    ; Reserved As              ; User Signal Name        ; Pin Type                  ;
+----------+-----------------------------+--------------------------+-------------------------+---------------------------+
; E4       ; DIFFIO_L2p, nRESET          ; Use as regular IO        ; SW[8]                   ; Dual Purpose Pin          ;
; D1       ; DIFFIO_L4n, DATA1, ASDO     ; As input tri-stated      ; ~ALTERA_ASDO_DATA1~     ; Dual Purpose Pin          ;
; E2       ; DIFFIO_L6p, FLASH_nCE, nCSO ; As input tri-stated      ; ~ALTERA_FLASH_nCE_nCSO~ ; Dual Purpose Pin          ;
; K6       ; nSTATUS                     ; -                        ; -                       ; Dedicated Programming Pin ;
; K2       ; DCLK                        ; As output driving ground ; ~ALTERA_DCLK~           ; Dual Purpose Pin          ;
; K1       ; DATA0                       ; As input tri-stated      ; ~ALTERA_DATA0~          ; Dual Purpose Pin          ;
; K5       ; nCONFIG                     ; -                        ; -                       ; Dedicated Programming Pin ;
; L3       ; nCE                         ; -                        ; -                       ; Dedicated Programming Pin ;
; M18      ; CONF_DONE                   ; -                        ; -                       ; Dedicated Programming Pin ;
; M17      ; MSEL0                       ; -                        ; -                       ; Dedicated Programming Pin ;
; L18      ; MSEL1                       ; -                        ; -                       ; Dedicated Programming Pin ;
; L17      ; MSEL2                       ; -                        ; -                       ; Dedicated Programming Pin ;
; K20      ; MSEL3                       ; -                        ; -                       ; Dedicated Programming Pin ;
; L22      ; DIFFIO_R17n, INIT_DONE      ; Use as regular IO        ; VGA_VS                  ; Dual Purpose Pin          ;
; L21      ; DIFFIO_R17p, CRC_ERROR      ; Use as regular IO        ; VGA_HS                  ; Dual Purpose Pin          ;
; K22      ; DIFFIO_R16n, nCEO           ; Use as programming pin   ; VGA_B[0]                ; Dual Purpose Pin          ;
; K21      ; DIFFIO_R16p, CLKUSR         ; Use as regular IO        ; VGA_B[1]                ; Dual Purpose Pin          ;
; B10      ; DIFFIO_T14p, PADD15         ; Use as regular IO        ; SW[10]                  ; Dual Purpose Pin          ;
+----------+-----------------------------+--------------------------+-------------------------+---------------------------+


+------------------------------------------------------------+
; I/O Bank Usage                                             ;
+----------+------------------+---------------+--------------+
; I/O Bank ; Usage            ; VCCIO Voltage ; VREF Voltage ;
+----------+------------------+---------------+--------------+
; 1        ; 17 / 33 ( 52 % ) ; 2.5V          ; --           ;
; 2        ; 0 / 48 ( 0 % )   ; 2.5V          ; --           ;
; 3        ; 0 / 46 ( 0 % )   ; 2.5V          ; --           ;
; 4        ; 15 / 41 ( 37 % ) ; 2.5V          ; --           ;
; 5        ; 0 / 46 ( 0 % )   ; 2.5V          ; --           ;
; 6        ; 15 / 43 ( 35 % ) ; 2.5V          ; --           ;
; 7        ; 0 / 47 ( 0 % )   ; 2.5V          ; --           ;
; 8        ; 1 / 43 ( 2 % )   ; 2.5V          ; --           ;
+----------+------------------+---------------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; All Package Pins                                                                                                                                                                        ;
+----------+------------+----------+-----------------------------------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
; Location ; Pad Number ; I/O Bank ; Pin Name/Usage                                            ; Dir.   ; I/O Standard ; Voltage ; I/O Type   ; User Assignment ; Bus Hold ; Weak Pull Up ;
+----------+------------+----------+-----------------------------------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
; A1       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; A2       ;            ; 8        ; VCCIO8                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; A3       ; 354        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A4       ; 350        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A5       ; 345        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A6       ; 336        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A7       ; 334        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A8       ; 332        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A9       ; 328        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A10      ; 326        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A11      ; 321        ; 8        ; GND+                                                      ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; A12      ; 319        ; 7        ; GND+                                                      ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; A13      ; 314        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A14      ; 312        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A15      ; 307        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A16      ; 298        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A17      ; 296        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A18      ; 291        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A19      ; 290        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A20      ; 284        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A21      ;            ; 7        ; VCCIO7                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; A22      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AA1      ; 76         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; AA2      ; 75         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; AA3      ; 102        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AA4      ; 106        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AA5      ; 108        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AA6      ;            ; 3        ; VCCIO3                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; AA7      ; 115        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AA8      ; 123        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AA9      ; 126        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AA10     ; 132        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AA11     ; 134        ; 3        ; GND+                                                      ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; AA12     ; 136        ; 4        ; GND+                                                      ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; AA13     ; 138        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AA14     ; 140        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AA15     ; 145        ; 4        ; GPIO0_D[2]                                                ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; AA16     ; 149        ; 4        ; GPIO0_D[1]                                                ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; AA17     ; 151        ; 4        ; GPIO1_D[6]                                                ; input  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; AA18     ; 163        ; 4        ; GPIO1_D[5]                                                ; input  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; AA19     ; 164        ; 4        ; GPIO1_D[2]                                                ; input  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; AA20     ; 169        ; 4        ; GPIO1_D[0]                                                ; input  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; AA21     ; 179        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; AA22     ; 178        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; AB1      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AB2      ;            ; 3        ; VCCIO3                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; AB3      ; 103        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AB4      ; 107        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AB5      ; 109        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AB6      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AB7      ; 116        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AB8      ; 124        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AB9      ; 127        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AB10     ; 133        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AB11     ; 135        ; 3        ; GND+                                                      ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; AB12     ; 137        ; 4        ; GND+                                                      ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; AB13     ; 139        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AB14     ; 141        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AB15     ; 146        ; 4        ; GPIO0_D[3]                                                ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; AB16     ; 150        ; 4        ; GPIO0_D[0]                                                ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; AB17     ; 152        ; 4        ; GPIO1_D[7]                                                ; input  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; AB18     ; 162        ; 4        ; GPIO1_D[4]                                                ; input  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; AB19     ; 165        ; 4        ; GPIO1_D[3]                                                ; input  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; AB20     ; 170        ; 4        ; GPIO1_D[1]                                                ; input  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; AB21     ;            ; 4        ; VCCIO4                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; AB22     ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; B1       ; 2          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; B2       ; 1          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; B3       ; 355        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B4       ; 351        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B5       ; 346        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B6       ; 337        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B7       ; 335        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B8       ; 333        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B9       ; 329        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B10      ; 327        ; 8        ; SW[10]                                                    ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; B11      ; 322        ; 8        ; GND+                                                      ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; B12      ; 320        ; 7        ; GND+                                                      ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; B13      ; 315        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B14      ; 313        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B15      ; 308        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B16      ; 299        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B17      ; 297        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B18      ; 292        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B19      ; 289        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B20      ; 285        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B21      ; 269        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; B22      ; 268        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; C1       ; 7          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; C2       ; 6          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; C3       ; 358        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C4       ; 359        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C5       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; C6       ; 349        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C7       ; 340        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C8       ; 339        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C9       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; C10      ; 330        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C11      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; C12      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; C13      ; 309        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C14      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; C15      ; 300        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; C16      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; C17      ; 286        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C18      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; C19      ; 282        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C20      ; 270        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; C21      ; 267        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; C22      ; 266        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; D1       ; 9          ; 1        ; ~ALTERA_ASDO_DATA1~ / RESERVED_INPUT_WITH_WEAK_PULLUP     ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; On           ;
; D2       ; 8          ; 1        ; SW[9]                                                     ; input  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; D3       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; D4       ;            ; 1        ; VCCIO1                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; D5       ;            ; 8        ; VCCIO8                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; D6       ; 356        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; D7       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; D8       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; D9       ;            ; 8        ; VCCIO8                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; D10      ; 324        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D11      ;            ; 8        ; VCCIO8                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; D12      ;            ; 7        ; VCCIO7                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; D13      ; 310        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D14      ;            ; 7        ; VCCIO7                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; D15      ; 293        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D16      ;            ; 7        ; VCCIO7                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; D17      ; 281        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; D18      ;            ; 7        ; VCCIO7                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; D19      ; 283        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D20      ; 271        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; D21      ; 261        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; D22      ; 260        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; E1       ; 14         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; E2       ; 13         ; 1        ; ~ALTERA_FLASH_nCE_nCSO~ / RESERVED_INPUT_WITH_WEAK_PULLUP ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; On           ;
; E3       ; 5          ; 1        ; SW[7]                                                     ; input  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; E4       ; 4          ; 1        ; SW[8]                                                     ; input  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; E5       ; 363        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E6       ; 362        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E7       ; 357        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E8       ;            ; 8        ; VCCIO8                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; E9       ; 338        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; E10      ; 325        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E11      ; 317        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E12      ; 316        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E13      ; 311        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E14      ; 301        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E15      ; 294        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E16      ; 275        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E17      ;            ;          ; VCCD_PLL2                                                 ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; E18      ;            ;          ; GNDA2                                                     ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; E19      ;            ; 6        ; VCCIO6                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; E20      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; E21      ; 256        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; E22      ; 255        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; F1       ; 16         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; F2       ; 15         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; F3       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; F4       ;            ; 1        ; VCCIO1                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; F5       ;            ;          ; GNDA3                                                     ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; F6       ;            ;          ; VCCD_PLL3                                                 ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; F7       ; 360        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; F8       ; 352        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; F9       ; 347        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; F10      ; 348        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; F11      ; 318        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; F12      ; 302        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; F13      ; 306        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; F14      ; 279        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; F15      ; 276        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; F16      ; 274        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; F17      ; 272        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; F18      ;            ; --       ; VCCA2                                                     ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; F19      ; 263        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; F20      ; 262        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; F21      ; 251        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; F22      ; 250        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; G1       ; 39         ; 1        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; G2       ; 38         ; 1        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; G3       ; 18         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; G4       ; 17         ; 1        ; SW[3]                                                     ; input  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; G5       ; 3          ; 1        ; SW[4]                                                     ; input  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; G6       ;            ; --       ; VCCA3                                                     ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; G7       ; 361        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; G8       ; 353        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; G9       ; 342        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; G10      ; 341        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; G11      ; 331        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; G12      ; 305        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; G13      ; 295        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; G14      ; 280        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; G15      ; 278        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; G16      ; 277        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; G17      ; 273        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; G18      ; 264        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; G19      ;            ; 6        ; VCCIO6                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; G20      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; G21      ; 226        ; 6        ; CLOCK_50                                                  ; input  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; G22      ; 225        ; 6        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; H1       ; 26         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; H2       ; 25         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; H3       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H4       ;            ; 1        ; VCCIO1                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; H5       ; 0          ; 1        ; SW[1]                                                     ; input  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; H6       ; 11         ; 1        ; SW[2]                                                     ; input  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; H7       ; 10         ; 1        ; SW[6]                                                     ; input  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; H8       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H9       ; 344        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; H10      ; 343        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; H11      ; 323        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; H12      ; 304        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; H13      ; 303        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; H14      ; 288        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; H15      ; 287        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; H16      ; 259        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; H17      ; 265        ; 6        ; VGA_R[1]                                                  ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; H18      ; 257        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; H19      ; 254        ; 6        ; VGA_R[0]                                                  ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; H20      ; 253        ; 6        ; VGA_R[2]                                                  ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; H21      ; 246        ; 6        ; VGA_R[3]                                                  ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; H22      ; 245        ; 6        ; VGA_G[0]                                                  ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; J1       ; 29         ; 1        ; LEDG[0]                                                   ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; J2       ; 28         ; 1        ; LEDG[1]                                                   ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; J3       ; 27         ; 1        ; LEDG[2]                                                   ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; J4       ; 24         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; J5       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J6       ; 12         ; 1        ; SW[0]                                                     ; input  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; J7       ; 22         ; 1        ; SW[5]                                                     ; input  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; J8       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; J9       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J10      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; J11      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; J12      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; J13      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; J14      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; J15      ; 238        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; J16      ; 243        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; J17      ; 258        ; 6        ; VGA_G[1]                                                  ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; J18      ; 249        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; J19      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J20      ;            ; 6        ; VCCIO6                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; J21      ; 242        ; 6        ; VGA_G[3]                                                  ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; J22      ; 241        ; 6        ; VGA_B[2]                                                  ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; K1       ; 31         ; 1        ; ~ALTERA_DATA0~ / RESERVED_INPUT_WITH_WEAK_PULLUP          ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; On           ;
; K2       ; 30         ; 1        ; ~ALTERA_DCLK~                                             ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; On           ;
; K3       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K4       ;            ; 1        ; VCCIO1                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; K5       ; 32         ; 1        ; ^nCONFIG                                                  ;        ;              ;         ; --         ;                 ; --       ; --           ;
; K6       ; 19         ; 1        ; ^nSTATUS                                                  ;        ;              ;         ; --         ;                 ; --       ; --           ;
; K7       ; 23         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K8       ; 21         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K9       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; K10      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K11      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K12      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K13      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K14      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; K15      ; 236        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K16      ; 244        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K17      ; 247        ; 6        ; VGA_G[2]                                                  ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; K18      ; 248        ; 6        ; VGA_B[3]                                                  ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; K19      ; 237        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; K20      ; 231        ; 6        ; ^MSEL3                                                    ;        ;              ;         ; --         ;                 ; --       ; --           ;
; K21      ; 240        ; 6        ; VGA_B[1]                                                  ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; K22      ; 239        ; 6        ; VGA_B[0]                                                  ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; L1       ; 35         ; 1        ; #TMS                                                      ; input  ;              ;         ; --         ;                 ; --       ; --           ;
; L2       ; 34         ; 1        ; #TCK                                                      ; input  ;              ;         ; --         ;                 ; --       ; --           ;
; L3       ; 37         ; 1        ; ^nCE                                                      ;        ;              ;         ; --         ;                 ; --       ; --           ;
; L4       ; 36         ; 1        ; #TDO                                                      ; output ;              ;         ; --         ;                 ; --       ; --           ;
; L5       ; 33         ; 1        ; #TDI                                                      ; input  ;              ;         ; --         ;                 ; --       ; --           ;
; L6       ; 42         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L7       ; 50         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L8       ; 20         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L9       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; L10      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; L11      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; L12      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; L13      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; L14      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; L15      ; 233        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L16      ; 232        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L17      ; 230        ; 6        ; ^MSEL2                                                    ;        ;              ;         ; --         ;                 ; --       ; --           ;
; L18      ; 229        ; 6        ; ^MSEL1                                                    ;        ;              ;         ; --         ;                 ; --       ; --           ;
; L19      ;            ; 6        ; VCCIO6                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; L20      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; L21      ; 235        ; 6        ; VGA_HS                                                    ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; L22      ; 234        ; 6        ; VGA_VS                                                    ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; M1       ; 45         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; M2       ; 44         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; M3       ; 47         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; M4       ; 46         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; M5       ; 51         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; M6       ; 43         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; M7       ; 65         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; M8       ; 66         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; M9       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; M10      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M11      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M12      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M13      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M14      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; M15      ; 195        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; M16      ; 222        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; M17      ; 228        ; 6        ; ^MSEL0                                                    ;        ;              ;         ; --         ;                 ; --       ; --           ;
; M18      ; 227        ; 6        ; ^CONF_DONE                                                ;        ;              ;         ; --         ;                 ; --       ; --           ;
; M19      ; 221        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; M20      ; 220        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; M21      ; 219        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; M22      ; 218        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; N1       ; 49         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; N2       ; 48         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; N3       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N4       ;            ; 2        ; VCCIO2                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; N5       ; 56         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; N6       ; 64         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; N7       ; 73         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; N8       ; 67         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; N9       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; N10      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N11      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N12      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N13      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N14      ; 189        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; N15      ; 196        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; N16      ; 205        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; N17      ; 214        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; N18      ; 215        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; N19      ; 213        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; N20      ; 212        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; N21      ; 217        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; N22      ; 216        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; P1       ; 53         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; P2       ; 52         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; P3       ; 58         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; P4       ; 57         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; P5       ; 63         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; P6       ; 79         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; P7       ; 74         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; P8       ; 86         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; P9       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; P10      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; P11      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; P12      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; P13      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; P14      ; 180        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; P15      ; 192        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; P16      ; 193        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; P17      ; 197        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; P18      ;            ; 5        ; VCCIO5                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; P19      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; P20      ; 208        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; P21      ; 211        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; P22      ; 210        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; R1       ; 55         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; R2       ; 54         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; R3       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; R4       ;            ; 2        ; VCCIO2                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; R5       ; 80         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; R6       ; 83         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; R7       ; 84         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; R8       ; 87         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; R9       ; 88         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R10      ; 90         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R11      ; 97         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R12      ; 98         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R13      ; 153        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R14      ; 175        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R15      ; 176        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R16      ; 172        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R17      ; 194        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; R18      ; 203        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; R19      ; 204        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; R20      ; 200        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; R21      ; 207        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; R22      ; 206        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; T1       ; 41         ; 2        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; T2       ; 40         ; 2        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; T3       ; 72         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; T4       ; 81         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; T5       ; 82         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; T6       ;            ; --       ; VCCA1                                                     ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; T7       ; 85         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; T8       ; 89         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T9       ; 91         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T10      ; 121        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T11      ; 125        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T12      ; 148        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T13      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; T14      ; 160        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T15      ; 161        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T16      ; 171        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T17      ; 181        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; T18      ; 182        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; T19      ;            ; 5        ; VCCIO5                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; T20      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; T21      ; 224        ; 5        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; T22      ; 223        ; 5        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; U1       ; 60         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; U2       ; 59         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; U3       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; U4       ;            ; 2        ; VCCIO2                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; U5       ;            ;          ; GNDA1                                                     ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; U6       ;            ;          ; VCCD_PLL1                                                 ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; U7       ; 94         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; U8       ; 95         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; U9       ; 112        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; U10      ; 122        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; U11      ; 128        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; U12      ; 147        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; U13      ; 156        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; U14      ; 174        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; U15      ; 173        ; 4        ; GPIO1_D[10]                                               ; input  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; U16      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; U17      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; U18      ;            ; --       ; VCCA4                                                     ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; U19      ; 188        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; U20      ; 187        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; U21      ; 202        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; U22      ; 201        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; V1       ; 62         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; V2       ; 61         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; V3       ; 78         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; V4       ; 77         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; V5       ; 93         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; V6       ; 92         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; V7       ; 105        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; V8       ; 113        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; V9       ; 119        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; V10      ; 120        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; V11      ; 129        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; V12      ; 142        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; V13      ; 154        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; V14      ; 157        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; V15      ; 158        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; V16      ; 168        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; V17      ;            ;          ; VCCD_PLL4                                                 ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; V18      ;            ;          ; GNDA4                                                     ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; V19      ;            ; 5        ; VCCIO5                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; V20      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; V21      ; 199        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; V22      ; 198        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; W1       ; 69         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; W2       ; 68         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; W3       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; W4       ;            ; 2        ; VCCIO2                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; W5       ;            ; 3        ; VCCIO3                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; W6       ; 104        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; W7       ; 110        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; W8       ; 114        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; W9       ;            ; 3        ; VCCIO3                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; W10      ; 130        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; W11      ;            ; 3        ; VCCIO3                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; W12      ;            ; 4        ; VCCIO4                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; W13      ; 143        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; W14      ; 155        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; W15      ; 159        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; W16      ;            ; 4        ; VCCIO4                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; W17      ; 166        ; 4        ; GPIO1_D[9]                                                ; input  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; W18      ;            ; 4        ; VCCIO4                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; W19      ; 184        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; W20      ; 183        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; W21      ; 191        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; W22      ; 190        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; Y1       ; 71         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; Y2       ; 70         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; Y3       ; 99         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; Y4       ; 96         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; Y5       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; Y6       ; 101        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; Y7       ; 111        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; Y8       ; 117        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; Y9       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; Y10      ; 131        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; Y11      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; Y12      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; Y13      ; 144        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; Y14      ;            ; 4        ; VCCIO4                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; Y15      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; Y16      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; Y17      ; 167        ; 4        ; GPIO1_D[8]                                                ; input  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; Y18      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; Y19      ;            ; 5        ; VCCIO5                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; Y20      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; Y21      ; 186        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; Y22      ; 185        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
+----------+------------+----------+-----------------------------------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
Note: Pin directions (input, output or bidir) are based on device operating in user mode.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PLL Summary                                                                                                                                                               ;
+-------------------------------+----------------------------------------------------------------------+--------------------------------------------------------------------+
; Name                          ; pll1:CLK_24M|altpll:altpll_component|pll1_altpll:auto_generated|pll1 ; pll2:CLK25|altpll:altpll_component|pll2_altpll:auto_generated|pll1 ;
+-------------------------------+----------------------------------------------------------------------+--------------------------------------------------------------------+
; SDC pin name                  ; CLK_24M|altpll_component|auto_generated|pll1                         ; CLK25|altpll_component|auto_generated|pll1                         ;
; PLL mode                      ; Normal                                                               ; Normal                                                             ;
; Compensate clock              ; clock0                                                               ; clock0                                                             ;
; Compensated input/output pins ; --                                                                   ; --                                                                 ;
; Switchover type               ; --                                                                   ; --                                                                 ;
; Input frequency 0             ; 100.0 MHz                                                            ; 50.0 MHz                                                           ;
; Input frequency 1             ; --                                                                   ; --                                                                 ;
; Nominal PFD frequency         ; 20.0 MHz                                                             ; 7.1 MHz                                                            ;
; Nominal VCO frequency         ; 480.0 MHz                                                            ; 528.6 MHz                                                          ;
; VCO post scale K counter      ; 2                                                                    ; 2                                                                  ;
; VCO frequency control         ; Auto                                                                 ; Auto                                                               ;
; VCO phase shift step          ; 260 ps                                                               ; 236 ps                                                             ;
; VCO multiply                  ; --                                                                   ; --                                                                 ;
; VCO divide                    ; --                                                                   ; --                                                                 ;
; Freq min lock                 ; 62.51 MHz                                                            ; 37.8 MHz                                                           ;
; Freq max lock                 ; 135.46 MHz                                                           ; 61.51 MHz                                                          ;
; M VCO Tap                     ; 0                                                                    ; 0                                                                  ;
; M Initial                     ; 1                                                                    ; 1                                                                  ;
; M value                       ; 24                                                                   ; 74                                                                 ;
; N value                       ; 5                                                                    ; 7                                                                  ;
; Charge pump current           ; setting 1                                                            ; setting 1                                                          ;
; Loop filter resistance        ; setting 24                                                           ; setting 16                                                         ;
; Loop filter capacitance       ; setting 0                                                            ; setting 0                                                          ;
; Bandwidth                     ; 450 kHz to 980 kHz                                                   ; 340 kHz to 540 kHz                                                 ;
; Bandwidth type                ; Medium                                                               ; Medium                                                             ;
; Real time reconfigurable      ; Off                                                                  ; Off                                                                ;
; Scan chain MIF file           ; --                                                                   ; --                                                                 ;
; Preserve PLL counter order    ; Off                                                                  ; Off                                                                ;
; PLL location                  ; PLL_2                                                                ; PLL_4                                                              ;
; Inclk0 signal                 ; CLOCK_50                                                             ; CLOCK_50                                                           ;
; Inclk1 signal                 ; --                                                                   ; --                                                                 ;
; Inclk0 signal type            ; Dedicated Pin                                                        ; Dedicated Pin                                                      ;
; Inclk1 signal type            ; --                                                                   ; --                                                                 ;
+-------------------------------+----------------------------------------------------------------------+--------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PLL Usage                                                                                                                                                                                                                                                                                                      ;
+----------------------------------------------------------------------------------+--------------+------+-----+------------------+-------------+------------------+------------+---------+---------------+------------+---------------+---------+---------+-----------------------------------------------------+
; Name                                                                             ; Output Clock ; Mult ; Div ; Output Frequency ; Phase Shift ; Phase Shift Step ; Duty Cycle ; Counter ; Counter Value ; High / Low ; Cascade Input ; Initial ; VCO Tap ; SDC Pin Name                                        ;
+----------------------------------------------------------------------------------+--------------+------+-----+------------------+-------------+------------------+------------+---------+---------------+------------+---------------+---------+---------+-----------------------------------------------------+
; pll1:CLK_24M|altpll:altpll_component|pll1_altpll:auto_generated|wire_pll1_clk[0] ; clock0       ; 12   ; 25  ; 48.0 MHz         ; 0 (0 ps)    ; 4.50 (260 ps)    ; 50/50      ; C0      ; 10            ; 5/5 Even   ; --            ; 1       ; 0       ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ;
; pll2:CLK25|altpll:altpll_component|pll2_altpll:auto_generated|wire_pll1_clk[0]   ; clock0       ; 74   ; 147 ; 25.17 MHz        ; 0 (0 ps)    ; 2.14 (236 ps)    ; 50/50      ; C0      ; 21            ; 11/10 Odd  ; --            ; 1       ; 0       ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ;
+----------------------------------------------------------------------------------+--------------+------+-----+------------------+-------------+------------------+------------+---------+---------------+------------+---------------+---------+---------+-----------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                ;
+----------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                   ; Logic Cells ; Dedicated Logic Registers ; I/O Registers ; Memory Bits ; M9Ks ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; LUT-Only LCs ; Register-Only LCs ; LUT/Register LCs ; Full Hierarchy Name                                                                                                                                    ; Library Name ;
+----------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |CAMstreamVGA                                ; 2065 (1)    ; 179 (0)                   ; 0 (0)         ; 458752      ; 56   ; 0            ; 0       ; 0         ; 44   ; 0            ; 1886 (1)     ; 30 (0)            ; 149 (0)          ; |CAMstreamVGA                                                                                                                                          ; work         ;
;    |CAPdrive:CAPdriver|                      ; 23 (20)     ; 21 (18)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 5 (4)             ; 16 (14)          ; |CAMstreamVGA|CAPdrive:CAPdriver                                                                                                                       ; work         ;
;       |Z_1:DEPHASE|                          ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |CAMstreamVGA|CAPdrive:CAPdriver|Z_1:DEPHASE                                                                                                           ; work         ;
;    |RAMs_drive:RAM_controller|               ; 1850 (1789) ; 29 (20)                   ; 0 (0)         ; 458752      ; 56   ; 0            ; 0       ; 0         ; 0    ; 0            ; 1809 (1756)  ; 4 (2)             ; 37 (32)          ; |CAMstreamVGA|RAMs_drive:RAM_controller                                                                                                                ; work         ;
;       |RAMdevice_16:RAMdev_16|               ; 19 (0)      ; 3 (0)                     ; 0 (0)         ; 131072      ; 16   ; 0            ; 0       ; 0         ; 0    ; 0            ; 16 (0)       ; 2 (0)             ; 1 (0)            ; |CAMstreamVGA|RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16                                                                                         ; work         ;
;          |altsyncram:altsyncram_component|   ; 19 (0)      ; 3 (0)                     ; 0 (0)         ; 131072      ; 16   ; 0            ; 0       ; 0         ; 0    ; 0            ; 16 (0)       ; 2 (0)             ; 1 (0)            ; |CAMstreamVGA|RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component                                                         ; work         ;
;             |altsyncram_hlq3:auto_generated| ; 19 (5)      ; 3 (3)                     ; 0 (0)         ; 131072      ; 16   ; 0            ; 0       ; 0         ; 0    ; 0            ; 16 (2)       ; 2 (2)             ; 1 (1)            ; |CAMstreamVGA|RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated                          ; work         ;
;                |decode_dra:decode2|          ; 4 (4)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 4 (4)        ; 0 (0)             ; 0 (0)            ; |CAMstreamVGA|RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|decode_dra:decode2       ; work         ;
;                |decode_dra:rden_decode_b|    ; 4 (4)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 4 (4)        ; 0 (0)             ; 0 (0)            ; |CAMstreamVGA|RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|decode_dra:rden_decode_b ; work         ;
;                |mux_plb:mux3|                ; 6 (6)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 6 (6)        ; 0 (0)             ; 0 (0)            ; |CAMstreamVGA|RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|mux_plb:mux3             ; work         ;
;       |RAMdevice_32:RAMdev_32|               ; 38 (0)      ; 4 (0)                     ; 0 (0)         ; 262144      ; 32   ; 0            ; 0       ; 0         ; 0    ; 0            ; 34 (0)       ; 0 (0)             ; 4 (0)            ; |CAMstreamVGA|RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32                                                                                         ; work         ;
;          |altsyncram:altsyncram_component|   ; 38 (0)      ; 4 (0)                     ; 0 (0)         ; 262144      ; 32   ; 0            ; 0       ; 0         ; 0    ; 0            ; 34 (0)       ; 0 (0)             ; 4 (0)            ; |CAMstreamVGA|RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component                                                         ; work         ;
;             |altsyncram_glq3:auto_generated| ; 38 (5)      ; 4 (4)                     ; 0 (0)         ; 262144      ; 32   ; 0            ; 0       ; 0         ; 0    ; 0            ; 34 (1)       ; 0 (0)             ; 4 (4)            ; |CAMstreamVGA|RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated                          ; work         ;
;                |decode_ira:decode2|          ; 10 (10)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 10 (10)      ; 0 (0)             ; 0 (0)            ; |CAMstreamVGA|RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|decode_ira:decode2       ; work         ;
;                |decode_ira:rden_decode_b|    ; 8 (8)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 8 (8)        ; 0 (0)             ; 0 (0)            ; |CAMstreamVGA|RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|decode_ira:rden_decode_b ; work         ;
;                |mux_ulb:mux3|                ; 15 (15)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 15 (15)      ; 0 (0)             ; 0 (0)            ; |CAMstreamVGA|RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|mux_ulb:mux3             ; work         ;
;       |RAMdevice_8:RAMdev_8|                 ; 5 (0)       ; 2 (0)                     ; 0 (0)         ; 65536       ; 8    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (0)        ; 0 (0)             ; 2 (0)            ; |CAMstreamVGA|RAMs_drive:RAM_controller|RAMdevice_8:RAMdev_8                                                                                           ; work         ;
;          |altsyncram:altsyncram_component|   ; 5 (0)       ; 2 (0)                     ; 0 (0)         ; 65536       ; 8    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (0)        ; 0 (0)             ; 2 (0)            ; |CAMstreamVGA|RAMs_drive:RAM_controller|RAMdevice_8:RAMdev_8|altsyncram:altsyncram_component                                                           ; work         ;
;             |altsyncram_6lq3:auto_generated| ; 5 (2)       ; 2 (2)                     ; 0 (0)         ; 65536       ; 8    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (0)        ; 0 (0)             ; 2 (1)            ; |CAMstreamVGA|RAMs_drive:RAM_controller|RAMdevice_8:RAMdev_8|altsyncram:altsyncram_component|altsyncram_6lq3:auto_generated                            ; work         ;
;                |decode_ara:decode2|          ; 2 (2)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 0 (0)            ; |CAMstreamVGA|RAMs_drive:RAM_controller|RAMdevice_8:RAMdev_8|altsyncram:altsyncram_component|altsyncram_6lq3:auto_generated|decode_ara:decode2         ; work         ;
;                |decode_ara:rden_decode_b|    ; 2 (2)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 1 (1)            ; |CAMstreamVGA|RAMs_drive:RAM_controller|RAMdevice_8:RAMdev_8|altsyncram:altsyncram_component|altsyncram_6lq3:auto_generated|decode_ara:rden_decode_b   ; work         ;
;    |SCCBdrive:SCCBdriver|                    ; 70 (16)     ; 64 (10)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 6 (6)        ; 3 (2)             ; 61 (8)           ; |CAMstreamVGA|SCCBdrive:SCCBdriver                                                                                                                     ; work         ;
;       |P2Sreg:REGS|                          ; 54 (54)     ; 54 (54)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 53 (53)          ; |CAMstreamVGA|SCCBdrive:SCCBdriver|P2Sreg:REGS                                                                                                         ; work         ;
;    |VGA_generator:VGA_controller|            ; 121 (121)   ; 59 (59)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 62 (62)      ; 12 (12)           ; 47 (47)          ; |CAMstreamVGA|VGA_generator:VGA_controller                                                                                                             ; work         ;
;    |div800k:DIV800|                          ; 12 (12)     ; 6 (6)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 6 (6)        ; 6 (6)             ; 0 (0)            ; |CAMstreamVGA|div800k:DIV800                                                                                                                           ; work         ;
;    |pll1:CLK_24M|                            ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |CAMstreamVGA|pll1:CLK_24M                                                                                                                             ; work         ;
;       |altpll:altpll_component|              ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |CAMstreamVGA|pll1:CLK_24M|altpll:altpll_component                                                                                                     ; work         ;
;          |pll1_altpll:auto_generated|        ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |CAMstreamVGA|pll1:CLK_24M|altpll:altpll_component|pll1_altpll:auto_generated                                                                          ; work         ;
;    |pll2:CLK25|                              ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |CAMstreamVGA|pll2:CLK25                                                                                                                               ; work         ;
;       |altpll:altpll_component|              ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |CAMstreamVGA|pll2:CLK25|altpll:altpll_component                                                                                                       ; work         ;
;          |pll2_altpll:auto_generated|        ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |CAMstreamVGA|pll2:CLK25|altpll:altpll_component|pll2_altpll:auto_generated                                                                            ; work         ;
+----------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+---------------------------------------------------------------------------------------------+
; Delay Chain Summary                                                                         ;
+-------------+----------+---------------+---------------+-----------------------+-----+------+
; Name        ; Pin Type ; Pad to Core 0 ; Pad to Core 1 ; Pad to Input Register ; TCO ; TCOE ;
+-------------+----------+---------------+---------------+-----------------------+-----+------+
; SW[10]      ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; LEDG[0]     ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; LEDG[1]     ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; LEDG[2]     ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; GPIO0_D[0]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; GPIO0_D[1]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; GPIO0_D[2]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; GPIO0_D[3]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; GPIO1_D[0]  ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; GPIO1_D[1]  ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; GPIO1_D[2]  ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; GPIO1_D[3]  ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; GPIO1_D[4]  ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; GPIO1_D[5]  ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; GPIO1_D[6]  ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; GPIO1_D[7]  ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; VGA_R[0]    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; VGA_R[1]    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; VGA_R[2]    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; VGA_R[3]    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; VGA_G[0]    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; VGA_G[1]    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; VGA_G[2]    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; VGA_G[3]    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; VGA_B[0]    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; VGA_B[1]    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; VGA_B[2]    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; VGA_B[3]    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; VGA_HS      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; VGA_VS      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; GPIO1_D[9]  ; Input    ; (4) 935 ps    ; (0) 0 ps      ; --                    ; --  ; --   ;
; GPIO1_D[10] ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; SW[1]       ; Input    ; (3) 742 ps    ; (6) 1314 ps   ; --                    ; --  ; --   ;
; SW[0]       ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; CLOCK_50    ; Input    ; (0) 0 ps      ; --            ; --                    ; --  ; --   ;
; GPIO1_D[8]  ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; SW[2]       ; Input    ; --            ; (6) 1314 ps   ; --                    ; --  ; --   ;
; SW[5]       ; Input    ; --            ; (6) 1314 ps   ; --                    ; --  ; --   ;
; SW[9]       ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; SW[4]       ; Input    ; --            ; (6) 1314 ps   ; --                    ; --  ; --   ;
; SW[8]       ; Input    ; --            ; (6) 1314 ps   ; --                    ; --  ; --   ;
; SW[3]       ; Input    ; --            ; (6) 1314 ps   ; --                    ; --  ; --   ;
; SW[7]       ; Input    ; --            ; (6) 1314 ps   ; --                    ; --  ; --   ;
; SW[6]       ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
+-------------+----------+---------------+---------------+-----------------------+-----+------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Pad To Core Delay Chain Fanout                                                                                                                                                           ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+---------+
; Source Pin / Fanout                                                                                                                                        ; Pad To Core Index ; Setting ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+---------+
; SW[10]                                                                                                                                                     ;                   ;         ;
; GPIO1_D[0]                                                                                                                                                 ;                   ;         ;
; GPIO1_D[1]                                                                                                                                                 ;                   ;         ;
; GPIO1_D[2]                                                                                                                                                 ;                   ;         ;
; GPIO1_D[3]                                                                                                                                                 ;                   ;         ;
; GPIO1_D[4]                                                                                                                                                 ;                   ;         ;
; GPIO1_D[5]                                                                                                                                                 ;                   ;         ;
; GPIO1_D[6]                                                                                                                                                 ;                   ;         ;
; GPIO1_D[7]                                                                                                                                                 ;                   ;         ;
; GPIO1_D[9]                                                                                                                                                 ;                   ;         ;
;      - RAMs_drive:RAM_controller|h_count_write[4]                                                                                                          ; 1                 ; 0       ;
;      - RAMs_drive:RAM_controller|h_count_write[5]                                                                                                          ; 1                 ; 0       ;
;      - RAMs_drive:RAM_controller|h_count_write[6]                                                                                                          ; 1                 ; 0       ;
;      - RAMs_drive:RAM_controller|h_count_write[7]                                                                                                          ; 1                 ; 0       ;
;      - RAMs_drive:RAM_controller|h_count_write[8]                                                                                                          ; 1                 ; 0       ;
;      - RAMs_drive:RAM_controller|h_count_write[9]                                                                                                          ; 1                 ; 0       ;
;      - RAMs_drive:RAM_controller|h_count_write[3]                                                                                                          ; 1                 ; 0       ;
;      - RAMs_drive:RAM_controller|h_count_write[0]                                                                                                          ; 1                 ; 0       ;
;      - RAMs_drive:RAM_controller|h_count_write[1]                                                                                                          ; 1                 ; 0       ;
;      - RAMs_drive:RAM_controller|h_count_write[2]                                                                                                          ; 1                 ; 0       ;
;      - CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]                                                                                                                ; 0                 ; 4       ;
;      - CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[0]                                                                                                                ; 0                 ; 4       ;
;      - RAMs_drive:RAM_controller|ReadEna~0                                                                                                                 ; 1                 ; 0       ;
;      - CAPdrive:CAPdriver|Z_1:DEPHASE|Qt                                                                                                                   ; 0                 ; 4       ;
;      - CAPdrive:CAPdriver|PCLK_aux                                                                                                                         ; 1                 ; 0       ;
;      - RAMs_drive:RAM_controller|writeEna~0                                                                                                                ; 1                 ; 0       ;
;      - RAMs_drive:RAM_controller|v_count_write[0]~30                                                                                                       ; 1                 ; 0       ;
;      - CAPdrive:CAPdriver|takeTurn                                                                                                                         ; 0                 ; 4       ;
;      - CAPdrive:CAPdriver|QaddReg~12                                                                                                                       ; 0                 ; 4       ;
;      - CAPdrive:CAPdriver|dPCLK                                                                                                                            ; 1                 ; 0       ;
;      - LEDG[1]~output                                                                                                                                      ; 0                 ; 4       ;
; GPIO1_D[10]                                                                                                                                                ;                   ;         ;
;      - LEDG[2]~output                                                                                                                                      ; 0                 ; 6       ;
; SW[1]                                                                                                                                                      ;                   ;         ;
;      - RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a0                        ; 0                 ; 3       ;
;      - RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a1                        ; 0                 ; 3       ;
;      - RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a2                        ; 0                 ; 3       ;
;      - RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a3                        ; 0                 ; 3       ;
;      - RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a4                        ; 0                 ; 3       ;
;      - RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a5                        ; 0                 ; 3       ;
;      - RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a6                        ; 0                 ; 3       ;
;      - RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a7                        ; 0                 ; 3       ;
;      - RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a8                        ; 0                 ; 3       ;
;      - RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a9                        ; 0                 ; 3       ;
;      - RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a10                       ; 0                 ; 3       ;
;      - RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a11                       ; 0                 ; 3       ;
;      - RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a12                       ; 0                 ; 3       ;
;      - RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a13                       ; 0                 ; 3       ;
;      - RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a14                       ; 0                 ; 3       ;
;      - RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a15                       ; 0                 ; 3       ;
;      - RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a16                       ; 0                 ; 3       ;
;      - RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a17                       ; 0                 ; 3       ;
;      - RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a18                       ; 0                 ; 3       ;
;      - RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a19                       ; 0                 ; 3       ;
;      - RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a20                       ; 0                 ; 3       ;
;      - RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a21                       ; 0                 ; 3       ;
;      - RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a22                       ; 0                 ; 3       ;
;      - RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a23                       ; 0                 ; 3       ;
;      - RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a24                       ; 0                 ; 3       ;
;      - RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a25                       ; 0                 ; 3       ;
;      - RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a26                       ; 0                 ; 3       ;
;      - RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a27                       ; 0                 ; 3       ;
;      - RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a28                       ; 0                 ; 3       ;
;      - RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a29                       ; 0                 ; 3       ;
;      - RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a30                       ; 0                 ; 3       ;
;      - RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a31                       ; 0                 ; 3       ;
;      - RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a0                        ; 0                 ; 3       ;
;      - RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a1                        ; 0                 ; 3       ;
;      - RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a2                        ; 0                 ; 3       ;
;      - RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a3                        ; 0                 ; 3       ;
;      - RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a4                        ; 0                 ; 3       ;
;      - RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a5                        ; 0                 ; 3       ;
;      - RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a6                        ; 0                 ; 3       ;
;      - RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a7                        ; 0                 ; 3       ;
;      - RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a8                        ; 0                 ; 3       ;
;      - RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a9                        ; 0                 ; 3       ;
;      - RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a10                       ; 0                 ; 3       ;
;      - RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a11                       ; 0                 ; 3       ;
;      - RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a12                       ; 0                 ; 3       ;
;      - RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a13                       ; 0                 ; 3       ;
;      - RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a14                       ; 0                 ; 3       ;
;      - RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a15                       ; 0                 ; 3       ;
;      - RAMs_drive:RAM_controller|RAMdevice_8:RAMdev_8|altsyncram:altsyncram_component|altsyncram_6lq3:auto_generated|ram_block1a0                          ; 0                 ; 3       ;
;      - RAMs_drive:RAM_controller|RAMdevice_8:RAMdev_8|altsyncram:altsyncram_component|altsyncram_6lq3:auto_generated|ram_block1a1                          ; 0                 ; 3       ;
;      - RAMs_drive:RAM_controller|RAMdevice_8:RAMdev_8|altsyncram:altsyncram_component|altsyncram_6lq3:auto_generated|ram_block1a2                          ; 0                 ; 3       ;
;      - RAMs_drive:RAM_controller|RAMdevice_8:RAMdev_8|altsyncram:altsyncram_component|altsyncram_6lq3:auto_generated|ram_block1a3                          ; 0                 ; 3       ;
;      - RAMs_drive:RAM_controller|RAMdevice_8:RAMdev_8|altsyncram:altsyncram_component|altsyncram_6lq3:auto_generated|ram_block1a4                          ; 0                 ; 3       ;
;      - RAMs_drive:RAM_controller|RAMdevice_8:RAMdev_8|altsyncram:altsyncram_component|altsyncram_6lq3:auto_generated|ram_block1a5                          ; 0                 ; 3       ;
;      - RAMs_drive:RAM_controller|RAMdevice_8:RAMdev_8|altsyncram:altsyncram_component|altsyncram_6lq3:auto_generated|ram_block1a6                          ; 0                 ; 3       ;
;      - RAMs_drive:RAM_controller|RAMdevice_8:RAMdev_8|altsyncram:altsyncram_component|altsyncram_6lq3:auto_generated|ram_block1a7                          ; 0                 ; 3       ;
;      - GPIO0_D~0                                                                                                                                           ; 1                 ; 6       ;
;      - RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|_~1                                 ; 0                 ; 3       ;
;      - RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|_~2                                 ; 0                 ; 3       ;
;      - CAPdrive:CAPdriver|Chewed[0]                                                                                                                        ; 0                 ; 3       ;
;      - RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|_~3                                 ; 0                 ; 3       ;
;      - RAMs_drive:RAM_controller|Parity_register[196]~40                                                                                                   ; 0                 ; 3       ;
;      - RAMs_drive:RAM_controller|Parity_register[199]~50                                                                                                   ; 0                 ; 3       ;
;      - RAMs_drive:RAM_controller|Parity_register[198]~52                                                                                                   ; 0                 ; 3       ;
;      - RAMs_drive:RAM_controller|Parity_register[219]~58                                                                                                   ; 0                 ; 3       ;
;      - RAMs_drive:RAM_controller|Parity_register[217]~62                                                                                                   ; 0                 ; 3       ;
;      - RAMs_drive:RAM_controller|Parity_register[222]~68                                                                                                   ; 0                 ; 3       ;
;      - RAMs_drive:RAM_controller|Parity_register[210]~76                                                                                                   ; 0                 ; 3       ;
;      - RAMs_drive:RAM_controller|Parity_register[209]~78                                                                                                   ; 0                 ; 3       ;
;      - RAMs_drive:RAM_controller|Parity_register[202]~92                                                                                                   ; 0                 ; 3       ;
;      - RAMs_drive:RAM_controller|Parity_register[200]~96                                                                                                   ; 0                 ; 3       ;
;      - RAMs_drive:RAM_controller|Parity_register[169]~102                                                                                                  ; 0                 ; 3       ;
;      - RAMs_drive:RAM_controller|Parity_register[160]~112                                                                                                  ; 0                 ; 3       ;
;      - RAMs_drive:RAM_controller|Parity_register[180]~128                                                                                                  ; 0                 ; 3       ;
;      - RAMs_drive:RAM_controller|Parity_register[190]~132                                                                                                  ; 0                 ; 3       ;
;      - RAMs_drive:RAM_controller|Parity_register[184]~136                                                                                                  ; 0                 ; 3       ;
;      - RAMs_drive:RAM_controller|Parity_register[178]~148                                                                                                  ; 0                 ; 3       ;
;      - RAMs_drive:RAM_controller|Parity_register[165]~158                                                                                                  ; 0                 ; 3       ;
;      - RAMs_drive:RAM_controller|Parity_register[134]~180                                                                                                  ; 0                 ; 3       ;
;      - RAMs_drive:RAM_controller|Parity_register[155]~182                                                                                                  ; 0                 ; 3       ;
;      - RAMs_drive:RAM_controller|Parity_register[154]~184                                                                                                  ; 0                 ; 3       ;
;      - RAMs_drive:RAM_controller|Parity_register[152]~192                                                                                                  ; 0                 ; 3       ;
;      - RAMs_drive:RAM_controller|Parity_register[151]~210                                                                                                  ; 0                 ; 3       ;
;      - RAMs_drive:RAM_controller|Parity_register[140]~220                                                                                                  ; 0                 ; 3       ;
;      - RAMs_drive:RAM_controller|Parity_register[237]~230                                                                                                  ; 0                 ; 3       ;
;      - RAMs_drive:RAM_controller|Parity_register[236]~232                                                                                                  ; 0                 ; 3       ;
;      - RAMs_drive:RAM_controller|Parity_register[227]~242                                                                                                  ; 0                 ; 3       ;
;      - RAMs_drive:RAM_controller|Parity_register[229]~246                                                                                                  ; 0                 ; 3       ;
;      - RAMs_drive:RAM_controller|Parity_register[225]~250                                                                                                  ; 0                 ; 3       ;
;      - RAMs_drive:RAM_controller|Parity_register[224]~252                                                                                                  ; 0                 ; 3       ;
;      - RAMs_drive:RAM_controller|Parity_register[72]~260                                                                                                   ; 0                 ; 3       ;
;      - RAMs_drive:RAM_controller|Parity_register[40]~264                                                                                                   ; 0                 ; 3       ;
;      - RAMs_drive:RAM_controller|Parity_register[105]~270                                                                                                  ; 0                 ; 3       ;
;      - RAMs_drive:RAM_controller|Parity_register[37]~274                                                                                                   ; 0                 ; 3       ;
;      - RAMs_drive:RAM_controller|Parity_register[36]~276                                                                                                   ; 0                 ; 3       ;
;      - RAMs_drive:RAM_controller|Parity_register[33]~290                                                                                                   ; 0                 ; 3       ;
;      - RAMs_drive:RAM_controller|Parity_register[32]~292                                                                                                   ; 0                 ; 3       ;
;      - RAMs_drive:RAM_controller|Parity_register[65]~294                                                                                                   ; 0                 ; 3       ;
;      - RAMs_drive:RAM_controller|Parity_register[1]~298                                                                                                    ; 0                 ; 3       ;
;      - RAMs_drive:RAM_controller|Parity_register[97]~302                                                                                                   ; 0                 ; 3       ;
;      - RAMs_drive:RAM_controller|Parity_register[12]~316                                                                                                   ; 0                 ; 3       ;
;      - RAMs_drive:RAM_controller|Parity_register[91]~322                                                                                                   ; 0                 ; 3       ;
;      - RAMs_drive:RAM_controller|Parity_register[27]~330                                                                                                   ; 0                 ; 3       ;
;      - RAMs_drive:RAM_controller|Parity_register[123]~334                                                                                                  ; 0                 ; 3       ;
;      - RAMs_drive:RAM_controller|Parity_register[55]~338                                                                                                   ; 0                 ; 3       ;
;      - RAMs_drive:RAM_controller|Parity_register[118]~352                                                                                                  ; 0                 ; 3       ;
;      - RAMs_drive:RAM_controller|Parity_register[51]~354                                                                                                   ; 0                 ; 3       ;
;      - RAMs_drive:RAM_controller|Parity_register[50]~356                                                                                                   ; 0                 ; 3       ;
;      - RAMs_drive:RAM_controller|Parity_register[95]~370                                                                                                   ; 0                 ; 3       ;
;      - RAMs_drive:RAM_controller|Parity_register[116]~416                                                                                                  ; 0                 ; 3       ;
;      - RAMs_drive:RAM_controller|Parity_register[113]~430                                                                                                  ; 0                 ; 3       ;
;      - RAMs_drive:RAM_controller|Parity_register[60]~440                                                                                                   ; 0                 ; 3       ;
;      - RAMs_drive:RAM_controller|Parity_register[75]~450                                                                                                   ; 0                 ; 3       ;
;      - RAMs_drive:RAM_controller|Parity_register[11]~458                                                                                                   ; 0                 ; 3       ;
;      - RAMs_drive:RAM_controller|Parity_register[106]~464                                                                                                  ; 0                 ; 3       ;
;      - RAMs_drive:RAM_controller|Parity_register[102]~480                                                                                                  ; 0                 ; 3       ;
;      - RAMs_drive:RAM_controller|Parity_register[99]~494                                                                                                   ; 0                 ; 3       ;
;      - RAMs_drive:RAM_controller|Parity_register[78]~500                                                                                                   ; 0                 ; 3       ;
;      - RAMs_drive:RAM_controller|Parity_register[15]~506                                                                                                   ; 0                 ; 3       ;
;      - RAMs_drive:RAM_controller|Parity_register[110]~512                                                                                                  ; 0                 ; 3       ;
;      - RAMs_drive:RAM_controller|RAMdevice_8:RAMdev_8|altsyncram:altsyncram_component|altsyncram_6lq3:auto_generated|_~0                                   ; 1                 ; 6       ;
;      - RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|_~0                                 ; 0                 ; 3       ;
;      - RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|_~1                                 ; 0                 ; 3       ;
;      - CAPdrive:CAPdriver|Chewed[1]                                                                                                                        ; 0                 ; 3       ;
;      - CAPdrive:CAPdriver|Chewed[2]                                                                                                                        ; 0                 ; 3       ;
;      - CAPdrive:CAPdriver|Chewed[3]                                                                                                                        ; 0                 ; 3       ;
;      - CAPdrive:CAPdriver|QinReg[2]                                                                                                                        ; 1                 ; 6       ;
;      - CAPdrive:CAPdriver|QinReg[6]                                                                                                                        ; 1                 ; 6       ;
;      - CAPdrive:CAPdriver|QinReg[1]                                                                                                                        ; 1                 ; 6       ;
;      - CAPdrive:CAPdriver|QinReg[5]                                                                                                                        ; 1                 ; 6       ;
;      - CAPdrive:CAPdriver|QinReg[0]                                                                                                                        ; 1                 ; 6       ;
;      - CAPdrive:CAPdriver|QinReg[4]                                                                                                                        ; 1                 ; 6       ;
;      - CAPdrive:CAPdriver|QaddReg~12                                                                                                                       ; 0                 ; 3       ;
;      - CAPdrive:CAPdriver|QinReg[3]                                                                                                                        ; 1                 ; 6       ;
;      - RAMs_drive:RAM_controller|Parity_register[72]~514                                                                                                   ; 0                 ; 3       ;
;      - RAMs_drive:RAM_controller|RAMdevice_8:RAMdev_8|altsyncram:altsyncram_component|altsyncram_6lq3:auto_generated|decode_ara:rden_decode_b|eq_node[0]~4 ; 0                 ; 3       ;
;      - RAMs_drive:RAM_controller|RAMdevice_8:RAMdev_8|altsyncram:altsyncram_component|altsyncram_6lq3:auto_generated|decode_ara:rden_decode_b|eq_node[1]~5 ; 0                 ; 3       ;
; SW[0]                                                                                                                                                      ;                   ;         ;
;      - div800k:DIV800|Qaux[5]                                                                                                                              ; 0                 ; 6       ;
;      - SCCBdrive:SCCBdriver|LIVE                                                                                                                           ; 0                 ; 6       ;
;      - SCCBdrive:SCCBdriver|Q0                                                                                                                             ; 0                 ; 6       ;
;      - SCCBdrive:SCCBdriver|Q1                                                                                                                             ; 0                 ; 6       ;
;      - SCCBdrive:SCCBdriver|eInd                                                                                                                           ; 0                 ; 6       ;
;      - SCCBdrive:SCCBdriver|clk400                                                                                                                         ; 0                 ; 6       ;
;      - SCCBdrive:SCCBdriver|C_E                                                                                                                            ; 0                 ; 6       ;
;      - SCCBdrive:SCCBdriver|mssgGO                                                                                                                         ; 0                 ; 6       ;
;      - VGA_generator:VGA_controller|blue[0]                                                                                                                ; 0                 ; 6       ;
;      - VGA_generator:VGA_controller|blue[1]                                                                                                                ; 0                 ; 6       ;
;      - VGA_generator:VGA_controller|blue[2]                                                                                                                ; 0                 ; 6       ;
;      - VGA_generator:VGA_controller|blue[3]                                                                                                                ; 0                 ; 6       ;
;      - VGA_generator:VGA_controller|green[0]                                                                                                               ; 0                 ; 6       ;
;      - VGA_generator:VGA_controller|green[1]                                                                                                               ; 0                 ; 6       ;
;      - VGA_generator:VGA_controller|green[2]                                                                                                               ; 0                 ; 6       ;
;      - VGA_generator:VGA_controller|green[3]                                                                                                               ; 0                 ; 6       ;
;      - VGA_generator:VGA_controller|red[0]                                                                                                                 ; 0                 ; 6       ;
;      - VGA_generator:VGA_controller|red[1]                                                                                                                 ; 0                 ; 6       ;
;      - VGA_generator:VGA_controller|red[2]                                                                                                                 ; 0                 ; 6       ;
;      - VGA_generator:VGA_controller|red[3]                                                                                                                 ; 0                 ; 6       ;
;      - VGA_generator:VGA_controller|Vsync                                                                                                                  ; 0                 ; 6       ;
;      - VGA_generator:VGA_controller|Hsync                                                                                                                  ; 0                 ; 6       ;
;      - SCCBdrive:SCCBdriver|clk400data                                                                                                                     ; 0                 ; 6       ;
;      - VGA_generator:VGA_controller|video_on_h                                                                                                             ; 0                 ; 6       ;
;      - VGA_generator:VGA_controller|video_on_v                                                                                                             ; 0                 ; 6       ;
;      - VGA_generator:VGA_controller|set_color                                                                                                              ; 0                 ; 6       ;
;      - VGA_generator:VGA_controller|Vcount[1]                                                                                                              ; 0                 ; 6       ;
;      - VGA_generator:VGA_controller|Vcount[2]                                                                                                              ; 0                 ; 6       ;
;      - VGA_generator:VGA_controller|Vcount[3]                                                                                                              ; 0                 ; 6       ;
;      - VGA_generator:VGA_controller|Vcount[6]                                                                                                              ; 0                 ; 6       ;
;      - VGA_generator:VGA_controller|Vcount[4]                                                                                                              ; 0                 ; 6       ;
;      - VGA_generator:VGA_controller|Vcount[5]                                                                                                              ; 0                 ; 6       ;
;      - VGA_generator:VGA_controller|Vcount[7]                                                                                                              ; 0                 ; 6       ;
;      - VGA_generator:VGA_controller|Vcount[8]                                                                                                              ; 0                 ; 6       ;
;      - VGA_generator:VGA_controller|Vcount[0]                                                                                                              ; 0                 ; 6       ;
;      - VGA_generator:VGA_controller|Vcount[9]                                                                                                              ; 0                 ; 6       ;
;      - VGA_generator:VGA_controller|Hcount[6]                                                                                                              ; 0                 ; 6       ;
;      - VGA_generator:VGA_controller|Hcount[7]                                                                                                              ; 0                 ; 6       ;
;      - VGA_generator:VGA_controller|Hcount[8]                                                                                                              ; 0                 ; 6       ;
;      - VGA_generator:VGA_controller|Hcount[4]                                                                                                              ; 0                 ; 6       ;
;      - VGA_generator:VGA_controller|Hcount[5]                                                                                                              ; 0                 ; 6       ;
;      - VGA_generator:VGA_controller|Hcount[9]                                                                                                              ; 0                 ; 6       ;
;      - VGA_generator:VGA_controller|Hsync_aux                                                                                                              ; 0                 ; 6       ;
;      - VGA_generator:VGA_controller|Vsync_aux                                                                                                              ; 0                 ; 6       ;
;      - SCCBdrive:SCCBdriver|EE                                                                                                                             ; 0                 ; 6       ;
;      - SCCBdrive:SCCBdriver|C_Esync                                                                                                                        ; 0                 ; 6       ;
;      - div800k:DIV800|Qaux[4]                                                                                                                              ; 0                 ; 6       ;
;      - VGA_generator:VGA_controller|h_count[9]                                                                                                             ; 0                 ; 6       ;
;      - VGA_generator:VGA_controller|h_count[7]                                                                                                             ; 0                 ; 6       ;
;      - VGA_generator:VGA_controller|h_count[8]                                                                                                             ; 0                 ; 6       ;
;      - VGA_generator:VGA_controller|v_count[9]                                                                                                             ; 0                 ; 6       ;
;      - VGA_generator:VGA_controller|v_count[5]                                                                                                             ; 0                 ; 6       ;
;      - VGA_generator:VGA_controller|v_count[7]                                                                                                             ; 0                 ; 6       ;
;      - VGA_generator:VGA_controller|v_count[6]                                                                                                             ; 0                 ; 6       ;
;      - VGA_generator:VGA_controller|v_count[8]                                                                                                             ; 0                 ; 6       ;
;      - VGA_generator:VGA_controller|h_count[4]                                                                                                             ; 0                 ; 6       ;
;      - VGA_generator:VGA_controller|h_count[5]                                                                                                             ; 0                 ; 6       ;
;      - VGA_generator:VGA_controller|h_count[6]                                                                                                             ; 0                 ; 6       ;
;      - VGA_generator:VGA_controller|h_count[0]                                                                                                             ; 0                 ; 6       ;
;      - VGA_generator:VGA_controller|v_count[0]                                                                                                             ; 0                 ; 6       ;
;      - VGA_generator:VGA_controller|h_count[1]                                                                                                             ; 0                 ; 6       ;
;      - VGA_generator:VGA_controller|v_count[1]                                                                                                             ; 0                 ; 6       ;
;      - VGA_generator:VGA_controller|h_count[2]                                                                                                             ; 0                 ; 6       ;
;      - VGA_generator:VGA_controller|v_count[2]                                                                                                             ; 0                 ; 6       ;
;      - VGA_generator:VGA_controller|h_count[3]                                                                                                             ; 0                 ; 6       ;
;      - VGA_generator:VGA_controller|v_count[3]                                                                                                             ; 0                 ; 6       ;
;      - VGA_generator:VGA_controller|v_count[4]                                                                                                             ; 0                 ; 6       ;
;      - div800k:DIV800|Qaux[3]                                                                                                                              ; 0                 ; 6       ;
;      - VGA_generator:VGA_controller|Hcount[0]                                                                                                              ; 0                 ; 6       ;
;      - VGA_generator:VGA_controller|Hcount[1]                                                                                                              ; 0                 ; 6       ;
;      - VGA_generator:VGA_controller|Hcount[2]                                                                                                              ; 0                 ; 6       ;
;      - VGA_generator:VGA_controller|Hcount[3]                                                                                                              ; 0                 ; 6       ;
;      - div800k:DIV800|Qaux[2]                                                                                                                              ; 0                 ; 6       ;
;      - div800k:DIV800|Qaux[1]                                                                                                                              ; 0                 ; 6       ;
;      - div800k:DIV800|Qaux[0]                                                                                                                              ; 0                 ; 6       ;
;      - pll2:CLK25|altpll:altpll_component|pll2_altpll:auto_generated|pll1                                                                                  ; 0                 ; 6       ;
;      - pll1:CLK_24M|altpll:altpll_component|pll1_altpll:auto_generated|pll1                                                                                ; 0                 ; 6       ;
; CLOCK_50                                                                                                                                                   ;                   ;         ;
; GPIO1_D[8]                                                                                                                                                 ;                   ;         ;
;      - CAPdrive:CAPdriver|PCLK_aux                                                                                                                         ; 0                 ; 6       ;
;      - CAPdrive:CAPdriver|dPCLK                                                                                                                            ; 0                 ; 6       ;
; SW[2]                                                                                                                                                      ;                   ;         ;
;      - RAMs_drive:RAM_controller|v_count_write[0]                                                                                                          ; 1                 ; 6       ;
;      - RAMs_drive:RAM_controller|v_count_write[1]                                                                                                          ; 1                 ; 6       ;
;      - RAMs_drive:RAM_controller|v_count_write[2]                                                                                                          ; 1                 ; 6       ;
;      - RAMs_drive:RAM_controller|v_count_write[3]                                                                                                          ; 1                 ; 6       ;
;      - RAMs_drive:RAM_controller|v_count_write[4]                                                                                                          ; 1                 ; 6       ;
;      - RAMs_drive:RAM_controller|v_count_write[5]                                                                                                          ; 1                 ; 6       ;
;      - RAMs_drive:RAM_controller|v_count_write[6]                                                                                                          ; 1                 ; 6       ;
;      - RAMs_drive:RAM_controller|v_count_write[7]                                                                                                          ; 1                 ; 6       ;
;      - RAMs_drive:RAM_controller|v_count_write[8]                                                                                                          ; 1                 ; 6       ;
;      - RAMs_drive:RAM_controller|v_count_write[9]                                                                                                          ; 1                 ; 6       ;
;      - RAMs_drive:RAM_controller|h_count_write[4]                                                                                                          ; 1                 ; 6       ;
;      - RAMs_drive:RAM_controller|h_count_write[5]                                                                                                          ; 1                 ; 6       ;
;      - RAMs_drive:RAM_controller|h_count_write[6]                                                                                                          ; 1                 ; 6       ;
;      - RAMs_drive:RAM_controller|h_count_write[7]                                                                                                          ; 1                 ; 6       ;
;      - RAMs_drive:RAM_controller|h_count_write[8]                                                                                                          ; 1                 ; 6       ;
;      - RAMs_drive:RAM_controller|h_count_write[9]                                                                                                          ; 1                 ; 6       ;
;      - RAMs_drive:RAM_controller|h_count_write[3]                                                                                                          ; 1                 ; 6       ;
;      - RAMs_drive:RAM_controller|h_count_write[0]                                                                                                          ; 1                 ; 6       ;
;      - RAMs_drive:RAM_controller|h_count_write[1]                                                                                                          ; 1                 ; 6       ;
;      - RAMs_drive:RAM_controller|h_count_write[2]                                                                                                          ; 1                 ; 6       ;
;      - RAMs_drive:RAM_controller|writeEna~0                                                                                                                ; 1                 ; 6       ;
;      - RAMs_drive:RAM_controller|Par_Reg~2                                                                                                                 ; 1                 ; 6       ;
;      - RAMs_drive:RAM_controller|Parity_register[0]~37                                                                                                     ; 1                 ; 6       ;
;      - RAMs_drive:RAM_controller|Par_Reg~9                                                                                                                 ; 1                 ; 6       ;
;      - RAMs_drive:RAM_controller|Parity_register[72]~514                                                                                                   ; 1                 ; 6       ;
;      - RAMs_drive:RAM_controller|Parity_register[197]~515                                                                                                  ; 1                 ; 6       ;
;      - RAMs_drive:RAM_controller|Parity_register[221]~516                                                                                                  ; 1                 ; 6       ;
;      - RAMs_drive:RAM_controller|Parity_register[223]~517                                                                                                  ; 1                 ; 6       ;
;      - RAMs_drive:RAM_controller|Parity_register[208]~518                                                                                                  ; 1                 ; 6       ;
;      - RAMs_drive:RAM_controller|Parity_register[169]~519                                                                                                  ; 1                 ; 6       ;
;      - RAMs_drive:RAM_controller|Parity_register[209]~520                                                                                                  ; 1                 ; 6       ;
;      - RAMs_drive:RAM_controller|Parity_register[189]~521                                                                                                  ; 1                 ; 6       ;
;      - RAMs_drive:RAM_controller|Parity_register[131]~522                                                                                                  ; 1                 ; 6       ;
;      - RAMs_drive:RAM_controller|Parity_register[155]~523                                                                                                  ; 1                 ; 6       ;
;      - RAMs_drive:RAM_controller|Parity_register[73]~524                                                                                                   ; 1                 ; 6       ;
;      - RAMs_drive:RAM_controller|Parity_register[41]~525                                                                                                   ; 1                 ; 6       ;
;      - RAMs_drive:RAM_controller|Parity_register[9]~526                                                                                                    ; 1                 ; 6       ;
;      - RAMs_drive:RAM_controller|Parity_register[105]~527                                                                                                  ; 1                 ; 6       ;
;      - RAMs_drive:RAM_controller|Parity_register[91]~528                                                                                                   ; 1                 ; 6       ;
;      - RAMs_drive:RAM_controller|Parity_register[59]~529                                                                                                   ; 1                 ; 6       ;
;      - RAMs_drive:RAM_controller|Parity_register[27]~530                                                                                                   ; 1                 ; 6       ;
;      - RAMs_drive:RAM_controller|Parity_register[123]~531                                                                                                  ; 1                 ; 6       ;
; SW[5]                                                                                                                                                      ;                   ;         ;
;      - CAPdrive:CAPdriver|QinReg[2]                                                                                                                        ; 1                 ; 6       ;
; SW[9]                                                                                                                                                      ;                   ;         ;
;      - CAPdrive:CAPdriver|QinReg[6]                                                                                                                        ; 0                 ; 6       ;
; SW[4]                                                                                                                                                      ;                   ;         ;
;      - CAPdrive:CAPdriver|QinReg[1]                                                                                                                        ; 1                 ; 6       ;
; SW[8]                                                                                                                                                      ;                   ;         ;
;      - CAPdrive:CAPdriver|QinReg[5]~feeder                                                                                                                 ; 1                 ; 6       ;
; SW[3]                                                                                                                                                      ;                   ;         ;
;      - CAPdrive:CAPdriver|QinReg[0]                                                                                                                        ; 1                 ; 6       ;
; SW[7]                                                                                                                                                      ;                   ;         ;
;      - CAPdrive:CAPdriver|QinReg[4]~feeder                                                                                                                 ; 1                 ; 6       ;
; SW[6]                                                                                                                                                      ;                   ;         ;
;      - CAPdrive:CAPdriver|QinReg[3]                                                                                                                        ; 0                 ; 6       ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+---------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Control Signals                                                                                                                                                                                                                                                                                      ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+---------+----------------------------+--------+----------------------+------------------+---------------------------+
; Name                                                                                                                                                      ; Location           ; Fan-Out ; Usage                      ; Global ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+---------+----------------------------+--------+----------------------+------------------+---------------------------+
; CAPdrive:CAPdriver|PCLK_aux                                                                                                                               ; LCCOMB_X40_Y15_N6  ; 3       ; Clock                      ; yes    ; Global Clock         ; GCLK6            ; --                        ;
; CAPdrive:CAPdriver|QaddReg~12                                                                                                                             ; LCCOMB_X15_Y17_N4  ; 6       ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]                                                                                                                      ; FF_X24_Y14_N29     ; 19      ; Clock                      ; no     ; --                   ; --               ; --                        ;
; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]                                                                                                                      ; FF_X24_Y14_N29     ; 8       ; Clock                      ; yes    ; Global Clock         ; GCLK15           ; --                        ;
; CAPdrive:CAPdriver|dPCLK                                                                                                                                  ; LCCOMB_X33_Y14_N16 ; 14      ; Clock                      ; yes    ; Global Clock         ; GCLK5            ; --                        ;
; CLOCK_50                                                                                                                                                  ; PIN_G21            ; 3       ; Clock                      ; no     ; --                   ; --               ; --                        ;
; GPIO1_D[9]                                                                                                                                                ; PIN_W17            ; 21      ; Async. clear, Clock enable ; no     ; --                   ; --               ; --                        ;
; RAMs_drive:RAM_controller|LessThan0~0                                                                                                                     ; LCCOMB_X24_Y12_N26 ; 10      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; RAMs_drive:RAM_controller|LessThan1~0                                                                                                                     ; LCCOMB_X19_Y15_N20 ; 10      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; RAMs_drive:RAM_controller|Parity_register[0]~301                                                                                                          ; LCCOMB_X24_Y16_N16 ; 1       ; Latch enable               ; no     ; --                   ; --               ; --                        ;
; RAMs_drive:RAM_controller|Parity_register[100]~289                                                                                                        ; LCCOMB_X26_Y19_N6  ; 1       ; Latch enable               ; no     ; --                   ; --               ; --                        ;
; RAMs_drive:RAM_controller|Parity_register[101]~287                                                                                                        ; LCCOMB_X26_Y19_N28 ; 1       ; Latch enable               ; no     ; --                   ; --               ; --                        ;
; RAMs_drive:RAM_controller|Parity_register[102]~481                                                                                                        ; LCCOMB_X21_Y19_N20 ; 1       ; Latch enable               ; no     ; --                   ; --               ; --                        ;
; RAMs_drive:RAM_controller|Parity_register[103]~479                                                                                                        ; LCCOMB_X26_Y19_N22 ; 1       ; Latch enable               ; no     ; --                   ; --               ; --                        ;
; RAMs_drive:RAM_controller|Parity_register[104]~273                                                                                                        ; LCCOMB_X19_Y18_N28 ; 1       ; Latch enable               ; no     ; --                   ; --               ; --                        ;
; RAMs_drive:RAM_controller|Parity_register[105]~271                                                                                                        ; LCCOMB_X19_Y18_N8  ; 1       ; Latch enable               ; no     ; --                   ; --               ; --                        ;
; RAMs_drive:RAM_controller|Parity_register[106]~465                                                                                                        ; LCCOMB_X19_Y19_N26 ; 1       ; Latch enable               ; no     ; --                   ; --               ; --                        ;
; RAMs_drive:RAM_controller|Parity_register[107]~463                                                                                                        ; LCCOMB_X19_Y19_N24 ; 1       ; Latch enable               ; no     ; --                   ; --               ; --                        ;
; RAMs_drive:RAM_controller|Parity_register[108]~321                                                                                                        ; LCCOMB_X19_Y19_N2  ; 1       ; Latch enable               ; no     ; --                   ; --               ; --                        ;
; RAMs_drive:RAM_controller|Parity_register[109]~319                                                                                                        ; LCCOMB_X19_Y19_N18 ; 1       ; Latch enable               ; no     ; --                   ; --               ; --                        ;
; RAMs_drive:RAM_controller|Parity_register[10]~461                                                                                                         ; LCCOMB_X22_Y17_N6  ; 1       ; Latch enable               ; no     ; --                   ; --               ; --                        ;
; RAMs_drive:RAM_controller|Parity_register[110]~513                                                                                                        ; LCCOMB_X21_Y17_N22 ; 1       ; Latch enable               ; no     ; --                   ; --               ; --                        ;
; RAMs_drive:RAM_controller|Parity_register[111]~511                                                                                                        ; LCCOMB_X23_Y21_N28 ; 1       ; Latch enable               ; no     ; --                   ; --               ; --                        ;
; RAMs_drive:RAM_controller|Parity_register[112]~433                                                                                                        ; LCCOMB_X27_Y16_N2  ; 1       ; Latch enable               ; no     ; --                   ; --               ; --                        ;
; RAMs_drive:RAM_controller|Parity_register[113]~431                                                                                                        ; LCCOMB_X27_Y16_N22 ; 1       ; Latch enable               ; no     ; --                   ; --               ; --                        ;
; RAMs_drive:RAM_controller|Parity_register[114]~369                                                                                                        ; LCCOMB_X27_Y16_N12 ; 1       ; Latch enable               ; no     ; --                   ; --               ; --                        ;
; RAMs_drive:RAM_controller|Parity_register[115]~367                                                                                                        ; LCCOMB_X28_Y18_N0  ; 1       ; Latch enable               ; no     ; --                   ; --               ; --                        ;
; RAMs_drive:RAM_controller|Parity_register[116]~417                                                                                                        ; LCCOMB_X21_Y19_N2  ; 1       ; Latch enable               ; no     ; --                   ; --               ; --                        ;
; RAMs_drive:RAM_controller|Parity_register[117]~415                                                                                                        ; LCCOMB_X28_Y18_N2  ; 1       ; Latch enable               ; no     ; --                   ; --               ; --                        ;
; RAMs_drive:RAM_controller|Parity_register[118]~353                                                                                                        ; LCCOMB_X21_Y19_N12 ; 1       ; Latch enable               ; no     ; --                   ; --               ; --                        ;
; RAMs_drive:RAM_controller|Parity_register[119]~351                                                                                                        ; LCCOMB_X28_Y18_N10 ; 1       ; Latch enable               ; no     ; --                   ; --               ; --                        ;
; RAMs_drive:RAM_controller|Parity_register[11]~459                                                                                                         ; LCCOMB_X22_Y17_N28 ; 1       ; Latch enable               ; no     ; --                   ; --               ; --                        ;
; RAMs_drive:RAM_controller|Parity_register[120]~401                                                                                                        ; LCCOMB_X28_Y18_N18 ; 1       ; Latch enable               ; no     ; --                   ; --               ; --                        ;
; RAMs_drive:RAM_controller|Parity_register[121]~399                                                                                                        ; LCCOMB_X28_Y18_N20 ; 1       ; Latch enable               ; no     ; --                   ; --               ; --                        ;
; RAMs_drive:RAM_controller|Parity_register[122]~337                                                                                                        ; LCCOMB_X26_Y15_N18 ; 1       ; Latch enable               ; no     ; --                   ; --               ; --                        ;
; RAMs_drive:RAM_controller|Parity_register[123]~335                                                                                                        ; LCCOMB_X26_Y15_N0  ; 1       ; Latch enable               ; no     ; --                   ; --               ; --                        ;
; RAMs_drive:RAM_controller|Parity_register[124]~449                                                                                                        ; LCCOMB_X26_Y15_N24 ; 1       ; Latch enable               ; no     ; --                   ; --               ; --                        ;
; RAMs_drive:RAM_controller|Parity_register[125]~447                                                                                                        ; LCCOMB_X26_Y15_N6  ; 1       ; Latch enable               ; no     ; --                   ; --               ; --                        ;
; RAMs_drive:RAM_controller|Parity_register[126]~385                                                                                                        ; LCCOMB_X21_Y19_N14 ; 1       ; Latch enable               ; no     ; --                   ; --               ; --                        ;
; RAMs_drive:RAM_controller|Parity_register[127]~383                                                                                                        ; LCCOMB_X24_Y20_N0  ; 1       ; Latch enable               ; no     ; --                   ; --               ; --                        ;
; RAMs_drive:RAM_controller|Parity_register[128]~177                                                                                                        ; LCCOMB_X27_Y16_N6  ; 1       ; Latch enable               ; no     ; --                   ; --               ; --                        ;
; RAMs_drive:RAM_controller|Parity_register[129]~175                                                                                                        ; LCCOMB_X27_Y16_N26 ; 1       ; Latch enable               ; no     ; --                   ; --               ; --                        ;
; RAMs_drive:RAM_controller|Parity_register[12]~317                                                                                                         ; LCCOMB_X24_Y21_N16 ; 1       ; Latch enable               ; no     ; --                   ; --               ; --                        ;
; RAMs_drive:RAM_controller|Parity_register[130]~169                                                                                                        ; LCCOMB_X27_Y16_N0  ; 1       ; Latch enable               ; no     ; --                   ; --               ; --                        ;
; RAMs_drive:RAM_controller|Parity_register[131]~167                                                                                                        ; LCCOMB_X21_Y17_N2  ; 1       ; Latch enable               ; no     ; --                   ; --               ; --                        ;
; RAMs_drive:RAM_controller|Parity_register[132]~173                                                                                                        ; LCCOMB_X26_Y20_N16 ; 1       ; Latch enable               ; no     ; --                   ; --               ; --                        ;
; RAMs_drive:RAM_controller|Parity_register[133]~171                                                                                                        ; LCCOMB_X26_Y20_N2  ; 1       ; Latch enable               ; no     ; --                   ; --               ; --                        ;
; RAMs_drive:RAM_controller|Parity_register[134]~181                                                                                                        ; LCCOMB_X24_Y20_N18 ; 1       ; Latch enable               ; no     ; --                   ; --               ; --                        ;
; RAMs_drive:RAM_controller|Parity_register[135]~179                                                                                                        ; LCCOMB_X26_Y20_N6  ; 1       ; Latch enable               ; no     ; --                   ; --               ; --                        ;
; RAMs_drive:RAM_controller|Parity_register[136]~225                                                                                                        ; LCCOMB_X24_Y20_N24 ; 1       ; Latch enable               ; no     ; --                   ; --               ; --                        ;
; RAMs_drive:RAM_controller|Parity_register[137]~223                                                                                                        ; LCCOMB_X26_Y20_N28 ; 1       ; Latch enable               ; no     ; --                   ; --               ; --                        ;
; RAMs_drive:RAM_controller|Parity_register[138]~217                                                                                                        ; LCCOMB_X24_Y20_N16 ; 1       ; Latch enable               ; no     ; --                   ; --               ; --                        ;
; RAMs_drive:RAM_controller|Parity_register[139]~215                                                                                                        ; LCCOMB_X26_Y20_N20 ; 1       ; Latch enable               ; no     ; --                   ; --               ; --                        ;
; RAMs_drive:RAM_controller|Parity_register[13]~315                                                                                                         ; LCCOMB_X24_Y21_N24 ; 1       ; Latch enable               ; no     ; --                   ; --               ; --                        ;
; RAMs_drive:RAM_controller|Parity_register[140]~221                                                                                                        ; LCCOMB_X22_Y16_N4  ; 1       ; Latch enable               ; no     ; --                   ; --               ; --                        ;
; RAMs_drive:RAM_controller|Parity_register[141]~219                                                                                                        ; LCCOMB_X24_Y20_N8  ; 1       ; Latch enable               ; no     ; --                   ; --               ; --                        ;
; RAMs_drive:RAM_controller|Parity_register[142]~229                                                                                                        ; LCCOMB_X27_Y18_N20 ; 1       ; Latch enable               ; no     ; --                   ; --               ; --                        ;
; RAMs_drive:RAM_controller|Parity_register[143]~227                                                                                                        ; LCCOMB_X26_Y17_N28 ; 1       ; Latch enable               ; no     ; --                   ; --               ; --                        ;
; RAMs_drive:RAM_controller|Parity_register[144]~209                                                                                                        ; LCCOMB_X28_Y16_N18 ; 1       ; Latch enable               ; no     ; --                   ; --               ; --                        ;
; RAMs_drive:RAM_controller|Parity_register[145]~207                                                                                                        ; LCCOMB_X28_Y16_N12 ; 1       ; Latch enable               ; no     ; --                   ; --               ; --                        ;
; RAMs_drive:RAM_controller|Parity_register[146]~201                                                                                                        ; LCCOMB_X28_Y19_N18 ; 1       ; Latch enable               ; no     ; --                   ; --               ; --                        ;
; RAMs_drive:RAM_controller|Parity_register[147]~199                                                                                                        ; LCCOMB_X28_Y19_N0  ; 1       ; Latch enable               ; no     ; --                   ; --               ; --                        ;
; RAMs_drive:RAM_controller|Parity_register[148]~205                                                                                                        ; LCCOMB_X28_Y19_N28 ; 1       ; Latch enable               ; no     ; --                   ; --               ; --                        ;
; RAMs_drive:RAM_controller|Parity_register[149]~203                                                                                                        ; LCCOMB_X28_Y19_N10 ; 1       ; Latch enable               ; no     ; --                   ; --               ; --                        ;
; RAMs_drive:RAM_controller|Parity_register[14]~509                                                                                                         ; LCCOMB_X20_Y19_N2  ; 1       ; Latch enable               ; no     ; --                   ; --               ; --                        ;
; RAMs_drive:RAM_controller|Parity_register[150]~213                                                                                                        ; LCCOMB_X28_Y19_N24 ; 1       ; Latch enable               ; no     ; --                   ; --               ; --                        ;
; RAMs_drive:RAM_controller|Parity_register[151]~211                                                                                                        ; LCCOMB_X21_Y17_N18 ; 1       ; Latch enable               ; no     ; --                   ; --               ; --                        ;
; RAMs_drive:RAM_controller|Parity_register[152]~193                                                                                                        ; LCCOMB_X24_Y15_N10 ; 1       ; Latch enable               ; no     ; --                   ; --               ; --                        ;
; RAMs_drive:RAM_controller|Parity_register[153]~191                                                                                                        ; LCCOMB_X24_Y15_N18 ; 1       ; Latch enable               ; no     ; --                   ; --               ; --                        ;
; RAMs_drive:RAM_controller|Parity_register[154]~185                                                                                                        ; LCCOMB_X23_Y16_N4  ; 1       ; Latch enable               ; no     ; --                   ; --               ; --                        ;
; RAMs_drive:RAM_controller|Parity_register[155]~183                                                                                                        ; LCCOMB_X22_Y16_N14 ; 1       ; Latch enable               ; no     ; --                   ; --               ; --                        ;
; RAMs_drive:RAM_controller|Parity_register[156]~189                                                                                                        ; LCCOMB_X24_Y14_N0  ; 1       ; Latch enable               ; no     ; --                   ; --               ; --                        ;
; RAMs_drive:RAM_controller|Parity_register[157]~187                                                                                                        ; LCCOMB_X24_Y15_N30 ; 1       ; Latch enable               ; no     ; --                   ; --               ; --                        ;
; RAMs_drive:RAM_controller|Parity_register[158]~197                                                                                                        ; LCCOMB_X27_Y18_N24 ; 1       ; Latch enable               ; no     ; --                   ; --               ; --                        ;
; RAMs_drive:RAM_controller|Parity_register[159]~195                                                                                                        ; LCCOMB_X19_Y17_N0  ; 1       ; Latch enable               ; no     ; --                   ; --               ; --                        ;
; RAMs_drive:RAM_controller|Parity_register[15]~507                                                                                                         ; LCCOMB_X23_Y17_N4  ; 1       ; Latch enable               ; no     ; --                   ; --               ; --                        ;
; RAMs_drive:RAM_controller|Parity_register[160]~113                                                                                                        ; LCCOMB_X24_Y16_N28 ; 1       ; Latch enable               ; no     ; --                   ; --               ; --                        ;
; RAMs_drive:RAM_controller|Parity_register[161]~111                                                                                                        ; LCCOMB_X24_Y16_N20 ; 1       ; Latch enable               ; no     ; --                   ; --               ; --                        ;
; RAMs_drive:RAM_controller|Parity_register[162]~109                                                                                                        ; LCCOMB_X26_Y16_N18 ; 1       ; Latch enable               ; no     ; --                   ; --               ; --                        ;
; RAMs_drive:RAM_controller|Parity_register[163]~107                                                                                                        ; LCCOMB_X26_Y16_N10 ; 1       ; Latch enable               ; no     ; --                   ; --               ; --                        ;
; RAMs_drive:RAM_controller|Parity_register[164]~161                                                                                                        ; LCCOMB_X23_Y16_N2  ; 1       ; Latch enable               ; no     ; --                   ; --               ; --                        ;
; RAMs_drive:RAM_controller|Parity_register[165]~159                                                                                                        ; LCCOMB_X21_Y16_N16 ; 1       ; Latch enable               ; no     ; --                   ; --               ; --                        ;
; RAMs_drive:RAM_controller|Parity_register[166]~157                                                                                                        ; LCCOMB_X21_Y16_N20 ; 1       ; Latch enable               ; no     ; --                   ; --               ; --                        ;
; RAMs_drive:RAM_controller|Parity_register[167]~155                                                                                                        ; LCCOMB_X21_Y16_N18 ; 1       ; Latch enable               ; no     ; --                   ; --               ; --                        ;
; RAMs_drive:RAM_controller|Parity_register[168]~105                                                                                                        ; LCCOMB_X24_Y20_N10 ; 1       ; Latch enable               ; no     ; --                   ; --               ; --                        ;
; RAMs_drive:RAM_controller|Parity_register[169]~103                                                                                                        ; LCCOMB_X20_Y16_N2  ; 1       ; Latch enable               ; no     ; --                   ; --               ; --                        ;
; RAMs_drive:RAM_controller|Parity_register[16]~429                                                                                                         ; LCCOMB_X27_Y19_N12 ; 1       ; Latch enable               ; no     ; --                   ; --               ; --                        ;
; RAMs_drive:RAM_controller|Parity_register[170]~117                                                                                                        ; LCCOMB_X19_Y17_N28 ; 1       ; Latch enable               ; no     ; --                   ; --               ; --                        ;
; RAMs_drive:RAM_controller|Parity_register[171]~115                                                                                                        ; LCCOMB_X19_Y17_N2  ; 1       ; Latch enable               ; no     ; --                   ; --               ; --                        ;
; RAMs_drive:RAM_controller|Parity_register[172]~153                                                                                                        ; LCCOMB_X19_Y17_N18 ; 1       ; Latch enable               ; no     ; --                   ; --               ; --                        ;
; RAMs_drive:RAM_controller|Parity_register[173]~151                                                                                                        ; LCCOMB_X19_Y17_N6  ; 1       ; Latch enable               ; no     ; --                   ; --               ; --                        ;
; RAMs_drive:RAM_controller|Parity_register[174]~165                                                                                                        ; LCCOMB_X19_Y17_N30 ; 1       ; Latch enable               ; no     ; --                   ; --               ; --                        ;
; RAMs_drive:RAM_controller|Parity_register[175]~163                                                                                                        ; LCCOMB_X21_Y20_N8  ; 1       ; Latch enable               ; no     ; --                   ; --               ; --                        ;
; RAMs_drive:RAM_controller|Parity_register[176]~141                                                                                                        ; LCCOMB_X24_Y16_N12 ; 1       ; Latch enable               ; no     ; --                   ; --               ; --                        ;
; RAMs_drive:RAM_controller|Parity_register[177]~139                                                                                                        ; LCCOMB_X20_Y16_N24 ; 1       ; Latch enable               ; no     ; --                   ; --               ; --                        ;
; RAMs_drive:RAM_controller|Parity_register[178]~149                                                                                                        ; LCCOMB_X24_Y16_N6  ; 1       ; Latch enable               ; no     ; --                   ; --               ; --                        ;
; RAMs_drive:RAM_controller|Parity_register[179]~147                                                                                                        ; LCCOMB_X24_Y17_N6  ; 1       ; Latch enable               ; no     ; --                   ; --               ; --                        ;
; RAMs_drive:RAM_controller|Parity_register[17]~427                                                                                                         ; LCCOMB_X27_Y19_N2  ; 1       ; Latch enable               ; no     ; --                   ; --               ; --                        ;
; RAMs_drive:RAM_controller|Parity_register[180]~129                                                                                                        ; LCCOMB_X20_Y15_N16 ; 1       ; Latch enable               ; no     ; --                   ; --               ; --                        ;
; RAMs_drive:RAM_controller|Parity_register[181]~127                                                                                                        ; LCCOMB_X20_Y15_N0  ; 1       ; Latch enable               ; no     ; --                   ; --               ; --                        ;
; RAMs_drive:RAM_controller|Parity_register[182]~125                                                                                                        ; LCCOMB_X20_Y15_N20 ; 1       ; Latch enable               ; no     ; --                   ; --               ; --                        ;
; RAMs_drive:RAM_controller|Parity_register[183]~123                                                                                                        ; LCCOMB_X20_Y15_N6  ; 1       ; Latch enable               ; no     ; --                   ; --               ; --                        ;
; RAMs_drive:RAM_controller|Parity_register[184]~137                                                                                                        ; LCCOMB_X24_Y20_N12 ; 1       ; Latch enable               ; no     ; --                   ; --               ; --                        ;
; RAMs_drive:RAM_controller|Parity_register[185]~135                                                                                                        ; LCCOMB_X20_Y14_N2  ; 1       ; Latch enable               ; no     ; --                   ; --               ; --                        ;
; RAMs_drive:RAM_controller|Parity_register[186]~145                                                                                                        ; LCCOMB_X22_Y19_N28 ; 1       ; Latch enable               ; no     ; --                   ; --               ; --                        ;
; RAMs_drive:RAM_controller|Parity_register[187]~143                                                                                                        ; LCCOMB_X26_Y17_N30 ; 1       ; Latch enable               ; no     ; --                   ; --               ; --                        ;
; RAMs_drive:RAM_controller|Parity_register[188]~121                                                                                                        ; LCCOMB_X19_Y15_N2  ; 1       ; Latch enable               ; no     ; --                   ; --               ; --                        ;
; RAMs_drive:RAM_controller|Parity_register[189]~119                                                                                                        ; LCCOMB_X26_Y17_N16 ; 1       ; Latch enable               ; no     ; --                   ; --               ; --                        ;
; RAMs_drive:RAM_controller|Parity_register[18]~365                                                                                                         ; LCCOMB_X26_Y16_N24 ; 1       ; Latch enable               ; no     ; --                   ; --               ; --                        ;
; RAMs_drive:RAM_controller|Parity_register[190]~133                                                                                                        ; LCCOMB_X20_Y14_N10 ; 1       ; Latch enable               ; no     ; --                   ; --               ; --                        ;
; RAMs_drive:RAM_controller|Parity_register[191]~131                                                                                                        ; LCCOMB_X20_Y14_N6  ; 1       ; Latch enable               ; no     ; --                   ; --               ; --                        ;
; RAMs_drive:RAM_controller|Parity_register[192]~49                                                                                                         ; LCCOMB_X28_Y17_N16 ; 1       ; Latch enable               ; no     ; --                   ; --               ; --                        ;
; RAMs_drive:RAM_controller|Parity_register[193]~47                                                                                                         ; LCCOMB_X28_Y17_N24 ; 1       ; Latch enable               ; no     ; --                   ; --               ; --                        ;
; RAMs_drive:RAM_controller|Parity_register[194]~45                                                                                                         ; LCCOMB_X28_Y17_N2  ; 1       ; Latch enable               ; no     ; --                   ; --               ; --                        ;
; RAMs_drive:RAM_controller|Parity_register[195]~43                                                                                                         ; LCCOMB_X28_Y17_N10 ; 1       ; Latch enable               ; no     ; --                   ; --               ; --                        ;
; RAMs_drive:RAM_controller|Parity_register[196]~41                                                                                                         ; LCCOMB_X24_Y17_N0  ; 1       ; Latch enable               ; no     ; --                   ; --               ; --                        ;
; RAMs_drive:RAM_controller|Parity_register[197]~39                                                                                                         ; LCCOMB_X24_Y17_N18 ; 1       ; Latch enable               ; no     ; --                   ; --               ; --                        ;
; RAMs_drive:RAM_controller|Parity_register[198]~53                                                                                                         ; LCCOMB_X24_Y17_N8  ; 1       ; Latch enable               ; no     ; --                   ; --               ; --                        ;
; RAMs_drive:RAM_controller|Parity_register[199]~51                                                                                                         ; LCCOMB_X24_Y17_N12 ; 1       ; Latch enable               ; no     ; --                   ; --               ; --                        ;
; RAMs_drive:RAM_controller|Parity_register[19]~363                                                                                                         ; LCCOMB_X26_Y16_N12 ; 1       ; Latch enable               ; no     ; --                   ; --               ; --                        ;
; RAMs_drive:RAM_controller|Parity_register[1]~299                                                                                                          ; LCCOMB_X23_Y17_N18 ; 1       ; Latch enable               ; no     ; --                   ; --               ; --                        ;
; RAMs_drive:RAM_controller|Parity_register[200]~97                                                                                                         ; LCCOMB_X21_Y18_N14 ; 1       ; Latch enable               ; no     ; --                   ; --               ; --                        ;
; RAMs_drive:RAM_controller|Parity_register[201]~95                                                                                                         ; LCCOMB_X21_Y18_N20 ; 1       ; Latch enable               ; no     ; --                   ; --               ; --                        ;
; RAMs_drive:RAM_controller|Parity_register[202]~93                                                                                                         ; LCCOMB_X21_Y18_N24 ; 1       ; Latch enable               ; no     ; --                   ; --               ; --                        ;
; RAMs_drive:RAM_controller|Parity_register[203]~91                                                                                                         ; LCCOMB_X21_Y18_N16 ; 1       ; Latch enable               ; no     ; --                   ; --               ; --                        ;
; RAMs_drive:RAM_controller|Parity_register[204]~89                                                                                                         ; LCCOMB_X19_Y15_N24 ; 1       ; Latch enable               ; no     ; --                   ; --               ; --                        ;
; RAMs_drive:RAM_controller|Parity_register[205]~87                                                                                                         ; LCCOMB_X19_Y15_N16 ; 1       ; Latch enable               ; no     ; --                   ; --               ; --                        ;
; RAMs_drive:RAM_controller|Parity_register[206]~101                                                                                                        ; LCCOMB_X19_Y15_N0  ; 1       ; Latch enable               ; no     ; --                   ; --               ; --                        ;
; RAMs_drive:RAM_controller|Parity_register[207]~99                                                                                                         ; LCCOMB_X21_Y20_N30 ; 1       ; Latch enable               ; no     ; --                   ; --               ; --                        ;
; RAMs_drive:RAM_controller|Parity_register[208]~81                                                                                                         ; LCCOMB_X24_Y16_N2  ; 1       ; Latch enable               ; no     ; --                   ; --               ; --                        ;
; RAMs_drive:RAM_controller|Parity_register[209]~79                                                                                                         ; LCCOMB_X23_Y17_N6  ; 1       ; Latch enable               ; no     ; --                   ; --               ; --                        ;
; RAMs_drive:RAM_controller|Parity_register[20]~413                                                                                                         ; LCCOMB_X28_Y15_N0  ; 1       ; Latch enable               ; no     ; --                   ; --               ; --                        ;
; RAMs_drive:RAM_controller|Parity_register[210]~77                                                                                                         ; LCCOMB_X24_Y18_N10 ; 1       ; Latch enable               ; no     ; --                   ; --               ; --                        ;
; RAMs_drive:RAM_controller|Parity_register[211]~75                                                                                                         ; LCCOMB_X24_Y20_N22 ; 1       ; Latch enable               ; no     ; --                   ; --               ; --                        ;
; RAMs_drive:RAM_controller|Parity_register[212]~73                                                                                                         ; LCCOMB_X24_Y19_N10 ; 1       ; Latch enable               ; no     ; --                   ; --               ; --                        ;
; RAMs_drive:RAM_controller|Parity_register[213]~71                                                                                                         ; LCCOMB_X23_Y19_N12 ; 1       ; Latch enable               ; no     ; --                   ; --               ; --                        ;
; RAMs_drive:RAM_controller|Parity_register[214]~85                                                                                                         ; LCCOMB_X24_Y19_N12 ; 1       ; Latch enable               ; no     ; --                   ; --               ; --                        ;
; RAMs_drive:RAM_controller|Parity_register[215]~83                                                                                                         ; LCCOMB_X21_Y20_N10 ; 1       ; Latch enable               ; no     ; --                   ; --               ; --                        ;
; RAMs_drive:RAM_controller|Parity_register[216]~65                                                                                                         ; LCCOMB_X22_Y20_N24 ; 1       ; Latch enable               ; no     ; --                   ; --               ; --                        ;
; RAMs_drive:RAM_controller|Parity_register[217]~63                                                                                                         ; LCCOMB_X23_Y18_N10 ; 1       ; Latch enable               ; no     ; --                   ; --               ; --                        ;
; RAMs_drive:RAM_controller|Parity_register[218]~61                                                                                                         ; LCCOMB_X23_Y19_N2  ; 1       ; Latch enable               ; no     ; --                   ; --               ; --                        ;
; RAMs_drive:RAM_controller|Parity_register[219]~59                                                                                                         ; LCCOMB_X22_Y20_N22 ; 1       ; Latch enable               ; no     ; --                   ; --               ; --                        ;
; RAMs_drive:RAM_controller|Parity_register[21]~411                                                                                                         ; LCCOMB_X27_Y15_N16 ; 1       ; Latch enable               ; no     ; --                   ; --               ; --                        ;
; RAMs_drive:RAM_controller|Parity_register[220]~57                                                                                                         ; LCCOMB_X23_Y19_N10 ; 1       ; Latch enable               ; no     ; --                   ; --               ; --                        ;
; RAMs_drive:RAM_controller|Parity_register[221]~55                                                                                                         ; LCCOMB_X23_Y19_N18 ; 1       ; Latch enable               ; no     ; --                   ; --               ; --                        ;
; RAMs_drive:RAM_controller|Parity_register[222]~69                                                                                                         ; LCCOMB_X26_Y15_N16 ; 1       ; Latch enable               ; no     ; --                   ; --               ; --                        ;
; RAMs_drive:RAM_controller|Parity_register[223]~67                                                                                                         ; LCCOMB_X21_Y20_N6  ; 1       ; Latch enable               ; no     ; --                   ; --               ; --                        ;
; RAMs_drive:RAM_controller|Parity_register[224]~253                                                                                                        ; LCCOMB_X20_Y17_N12 ; 1       ; Latch enable               ; no     ; --                   ; --               ; --                        ;
; RAMs_drive:RAM_controller|Parity_register[225]~251                                                                                                        ; LCCOMB_X21_Y17_N28 ; 1       ; Latch enable               ; no     ; --                   ; --               ; --                        ;
; RAMs_drive:RAM_controller|Parity_register[226]~245                                                                                                        ; LCCOMB_X24_Y19_N18 ; 1       ; Latch enable               ; no     ; --                   ; --               ; --                        ;
; RAMs_drive:RAM_controller|Parity_register[227]~243                                                                                                        ; LCCOMB_X21_Y17_N16 ; 1       ; Latch enable               ; no     ; --                   ; --               ; --                        ;
; RAMs_drive:RAM_controller|Parity_register[228]~249                                                                                                        ; LCCOMB_X24_Y19_N20 ; 1       ; Latch enable               ; no     ; --                   ; --               ; --                        ;
; RAMs_drive:RAM_controller|Parity_register[229]~247                                                                                                        ; LCCOMB_X21_Y17_N4  ; 1       ; Latch enable               ; no     ; --                   ; --               ; --                        ;
; RAMs_drive:RAM_controller|Parity_register[22]~349                                                                                                         ; LCCOMB_X24_Y22_N28 ; 1       ; Latch enable               ; no     ; --                   ; --               ; --                        ;
; RAMs_drive:RAM_controller|Parity_register[230]~257                                                                                                        ; LCCOMB_X24_Y19_N6  ; 1       ; Latch enable               ; no     ; --                   ; --               ; --                        ;
; RAMs_drive:RAM_controller|Parity_register[231]~255                                                                                                        ; LCCOMB_X21_Y20_N28 ; 1       ; Latch enable               ; no     ; --                   ; --               ; --                        ;
; RAMs_drive:RAM_controller|Parity_register[232]~237                                                                                                        ; LCCOMB_X26_Y22_N20 ; 1       ; Latch enable               ; no     ; --                   ; --               ; --                        ;
; RAMs_drive:RAM_controller|Parity_register[233]~235                                                                                                        ; LCCOMB_X26_Y22_N16 ; 1       ; Latch enable               ; no     ; --                   ; --               ; --                        ;
; RAMs_drive:RAM_controller|Parity_register[234]~241                                                                                                        ; LCCOMB_X26_Y22_N18 ; 1       ; Latch enable               ; no     ; --                   ; --               ; --                        ;
; RAMs_drive:RAM_controller|Parity_register[235]~239                                                                                                        ; LCCOMB_X26_Y22_N10 ; 1       ; Latch enable               ; no     ; --                   ; --               ; --                        ;
; RAMs_drive:RAM_controller|Parity_register[236]~233                                                                                                        ; LCCOMB_X22_Y16_N8  ; 1       ; Latch enable               ; no     ; --                   ; --               ; --                        ;
; RAMs_drive:RAM_controller|Parity_register[237]~231                                                                                                        ; LCCOMB_X22_Y16_N30 ; 1       ; Latch enable               ; no     ; --                   ; --               ; --                        ;
; RAMs_drive:RAM_controller|Parity_register[23]~347                                                                                                         ; LCCOMB_X24_Y22_N6  ; 1       ; Latch enable               ; no     ; --                   ; --               ; --                        ;
; RAMs_drive:RAM_controller|Parity_register[24]~397                                                                                                         ; LCCOMB_X24_Y22_N12 ; 1       ; Latch enable               ; no     ; --                   ; --               ; --                        ;
; RAMs_drive:RAM_controller|Parity_register[25]~395                                                                                                         ; LCCOMB_X24_Y22_N18 ; 1       ; Latch enable               ; no     ; --                   ; --               ; --                        ;
; RAMs_drive:RAM_controller|Parity_register[26]~333                                                                                                         ; LCCOMB_X24_Y22_N30 ; 1       ; Latch enable               ; no     ; --                   ; --               ; --                        ;
; RAMs_drive:RAM_controller|Parity_register[27]~331                                                                                                         ; LCCOMB_X22_Y17_N10 ; 1       ; Latch enable               ; no     ; --                   ; --               ; --                        ;
; RAMs_drive:RAM_controller|Parity_register[28]~445                                                                                                         ; LCCOMB_X23_Y18_N28 ; 1       ; Latch enable               ; no     ; --                   ; --               ; --                        ;
; RAMs_drive:RAM_controller|Parity_register[29]~443                                                                                                         ; LCCOMB_X26_Y18_N20 ; 1       ; Latch enable               ; no     ; --                   ; --               ; --                        ;
; RAMs_drive:RAM_controller|Parity_register[2]~493                                                                                                          ; LCCOMB_X23_Y19_N22 ; 1       ; Latch enable               ; no     ; --                   ; --               ; --                        ;
; RAMs_drive:RAM_controller|Parity_register[30]~381                                                                                                         ; LCCOMB_X28_Y15_N18 ; 1       ; Latch enable               ; no     ; --                   ; --               ; --                        ;
; RAMs_drive:RAM_controller|Parity_register[31]~379                                                                                                         ; LCCOMB_X21_Y20_N14 ; 1       ; Latch enable               ; no     ; --                   ; --               ; --                        ;
; RAMs_drive:RAM_controller|Parity_register[32]~293                                                                                                         ; LCCOMB_X21_Y19_N0  ; 1       ; Latch enable               ; no     ; --                   ; --               ; --                        ;
; RAMs_drive:RAM_controller|Parity_register[33]~291                                                                                                         ; LCCOMB_X22_Y17_N30 ; 1       ; Latch enable               ; no     ; --                   ; --               ; --                        ;
; RAMs_drive:RAM_controller|Parity_register[34]~485                                                                                                         ; LCCOMB_X21_Y19_N6  ; 1       ; Latch enable               ; no     ; --                   ; --               ; --                        ;
; RAMs_drive:RAM_controller|Parity_register[35]~483                                                                                                         ; LCCOMB_X21_Y19_N22 ; 1       ; Latch enable               ; no     ; --                   ; --               ; --                        ;
; RAMs_drive:RAM_controller|Parity_register[36]~277                                                                                                         ; LCCOMB_X27_Y15_N10 ; 1       ; Latch enable               ; no     ; --                   ; --               ; --                        ;
; RAMs_drive:RAM_controller|Parity_register[37]~275                                                                                                         ; LCCOMB_X27_Y15_N12 ; 1       ; Latch enable               ; no     ; --                   ; --               ; --                        ;
; RAMs_drive:RAM_controller|Parity_register[38]~469                                                                                                         ; LCCOMB_X23_Y17_N8  ; 1       ; Latch enable               ; no     ; --                   ; --               ; --                        ;
; RAMs_drive:RAM_controller|Parity_register[39]~467                                                                                                         ; LCCOMB_X21_Y20_N26 ; 1       ; Latch enable               ; no     ; --                   ; --               ; --                        ;
; RAMs_drive:RAM_controller|Parity_register[3]~491                                                                                                          ; LCCOMB_X23_Y19_N16 ; 1       ; Latch enable               ; no     ; --                   ; --               ; --                        ;
; RAMs_drive:RAM_controller|Parity_register[40]~265                                                                                                         ; LCCOMB_X24_Y18_N18 ; 1       ; Latch enable               ; no     ; --                   ; --               ; --                        ;
; RAMs_drive:RAM_controller|Parity_register[41]~263                                                                                                         ; LCCOMB_X24_Y18_N22 ; 1       ; Latch enable               ; no     ; --                   ; --               ; --                        ;
; RAMs_drive:RAM_controller|Parity_register[42]~457                                                                                                         ; LCCOMB_X24_Y18_N2  ; 1       ; Latch enable               ; no     ; --                   ; --               ; --                        ;
; RAMs_drive:RAM_controller|Parity_register[43]~455                                                                                                         ; LCCOMB_X24_Y18_N12 ; 1       ; Latch enable               ; no     ; --                   ; --               ; --                        ;
; RAMs_drive:RAM_controller|Parity_register[44]~313                                                                                                         ; LCCOMB_X24_Y21_N2  ; 1       ; Latch enable               ; no     ; --                   ; --               ; --                        ;
; RAMs_drive:RAM_controller|Parity_register[45]~311                                                                                                         ; LCCOMB_X24_Y21_N28 ; 1       ; Latch enable               ; no     ; --                   ; --               ; --                        ;
; RAMs_drive:RAM_controller|Parity_register[46]~505                                                                                                         ; LCCOMB_X21_Y19_N26 ; 1       ; Latch enable               ; no     ; --                   ; --               ; --                        ;
; RAMs_drive:RAM_controller|Parity_register[47]~503                                                                                                         ; LCCOMB_X26_Y17_N10 ; 1       ; Latch enable               ; no     ; --                   ; --               ; --                        ;
; RAMs_drive:RAM_controller|Parity_register[48]~421                                                                                                         ; LCCOMB_X28_Y16_N6  ; 1       ; Latch enable               ; no     ; --                   ; --               ; --                        ;
; RAMs_drive:RAM_controller|Parity_register[49]~419                                                                                                         ; LCCOMB_X28_Y16_N28 ; 1       ; Latch enable               ; no     ; --                   ; --               ; --                        ;
; RAMs_drive:RAM_controller|Parity_register[4]~285                                                                                                          ; LCCOMB_X22_Y18_N18 ; 1       ; Latch enable               ; no     ; --                   ; --               ; --                        ;
; RAMs_drive:RAM_controller|Parity_register[50]~357                                                                                                         ; LCCOMB_X21_Y15_N20 ; 1       ; Latch enable               ; no     ; --                   ; --               ; --                        ;
; RAMs_drive:RAM_controller|Parity_register[51]~355                                                                                                         ; LCCOMB_X21_Y15_N0  ; 1       ; Latch enable               ; no     ; --                   ; --               ; --                        ;
; RAMs_drive:RAM_controller|Parity_register[52]~405                                                                                                         ; LCCOMB_X27_Y17_N0  ; 1       ; Latch enable               ; no     ; --                   ; --               ; --                        ;
; RAMs_drive:RAM_controller|Parity_register[53]~403                                                                                                         ; LCCOMB_X27_Y17_N16 ; 1       ; Latch enable               ; no     ; --                   ; --               ; --                        ;
; RAMs_drive:RAM_controller|Parity_register[54]~341                                                                                                         ; LCCOMB_X27_Y17_N20 ; 1       ; Latch enable               ; no     ; --                   ; --               ; --                        ;
; RAMs_drive:RAM_controller|Parity_register[55]~339                                                                                                         ; LCCOMB_X28_Y15_N16 ; 1       ; Latch enable               ; no     ; --                   ; --               ; --                        ;
; RAMs_drive:RAM_controller|Parity_register[56]~393                                                                                                         ; LCCOMB_X27_Y17_N24 ; 1       ; Latch enable               ; no     ; --                   ; --               ; --                        ;
; RAMs_drive:RAM_controller|Parity_register[57]~391                                                                                                         ; LCCOMB_X26_Y17_N18 ; 1       ; Latch enable               ; no     ; --                   ; --               ; --                        ;
; RAMs_drive:RAM_controller|Parity_register[58]~329                                                                                                         ; LCCOMB_X27_Y17_N12 ; 1       ; Latch enable               ; no     ; --                   ; --               ; --                        ;
; RAMs_drive:RAM_controller|Parity_register[59]~327                                                                                                         ; LCCOMB_X26_Y17_N2  ; 1       ; Latch enable               ; no     ; --                   ; --               ; --                        ;
; RAMs_drive:RAM_controller|Parity_register[5]~283                                                                                                          ; LCCOMB_X22_Y18_N12 ; 1       ; Latch enable               ; no     ; --                   ; --               ; --                        ;
; RAMs_drive:RAM_controller|Parity_register[60]~441                                                                                                         ; LCCOMB_X24_Y21_N18 ; 1       ; Latch enable               ; no     ; --                   ; --               ; --                        ;
; RAMs_drive:RAM_controller|Parity_register[61]~439                                                                                                         ; LCCOMB_X26_Y18_N16 ; 1       ; Latch enable               ; no     ; --                   ; --               ; --                        ;
; RAMs_drive:RAM_controller|Parity_register[62]~377                                                                                                         ; LCCOMB_X26_Y17_N26 ; 1       ; Latch enable               ; no     ; --                   ; --               ; --                        ;
; RAMs_drive:RAM_controller|Parity_register[63]~375                                                                                                         ; LCCOMB_X23_Y21_N18 ; 1       ; Latch enable               ; no     ; --                   ; --               ; --                        ;
; RAMs_drive:RAM_controller|Parity_register[64]~297                                                                                                         ; LCCOMB_X28_Y16_N0  ; 1       ; Latch enable               ; no     ; --                   ; --               ; --                        ;
; RAMs_drive:RAM_controller|Parity_register[65]~295                                                                                                         ; LCCOMB_X21_Y15_N2  ; 1       ; Latch enable               ; no     ; --                   ; --               ; --                        ;
; RAMs_drive:RAM_controller|Parity_register[66]~489                                                                                                         ; LCCOMB_X23_Y22_N8  ; 1       ; Latch enable               ; no     ; --                   ; --               ; --                        ;
; RAMs_drive:RAM_controller|Parity_register[67]~487                                                                                                         ; LCCOMB_X23_Y22_N16 ; 1       ; Latch enable               ; no     ; --                   ; --               ; --                        ;
; RAMs_drive:RAM_controller|Parity_register[68]~281                                                                                                         ; LCCOMB_X23_Y22_N20 ; 1       ; Latch enable               ; no     ; --                   ; --               ; --                        ;
; RAMs_drive:RAM_controller|Parity_register[69]~279                                                                                                         ; LCCOMB_X23_Y22_N30 ; 1       ; Latch enable               ; no     ; --                   ; --               ; --                        ;
; RAMs_drive:RAM_controller|Parity_register[6]~477                                                                                                          ; LCCOMB_X22_Y18_N8  ; 1       ; Latch enable               ; no     ; --                   ; --               ; --                        ;
; RAMs_drive:RAM_controller|Parity_register[70]~473                                                                                                         ; LCCOMB_X23_Y22_N4  ; 1       ; Latch enable               ; no     ; --                   ; --               ; --                        ;
; RAMs_drive:RAM_controller|Parity_register[71]~471                                                                                                         ; LCCOMB_X23_Y22_N6  ; 1       ; Latch enable               ; no     ; --                   ; --               ; --                        ;
; RAMs_drive:RAM_controller|Parity_register[72]~261                                                                                                         ; LCCOMB_X23_Y18_N22 ; 1       ; Latch enable               ; no     ; --                   ; --               ; --                        ;
; RAMs_drive:RAM_controller|Parity_register[73]~259                                                                                                         ; LCCOMB_X23_Y22_N2  ; 1       ; Latch enable               ; no     ; --                   ; --               ; --                        ;
; RAMs_drive:RAM_controller|Parity_register[74]~453                                                                                                         ; LCCOMB_X23_Y21_N8  ; 1       ; Latch enable               ; no     ; --                   ; --               ; --                        ;
; RAMs_drive:RAM_controller|Parity_register[75]~451                                                                                                         ; LCCOMB_X23_Y21_N20 ; 1       ; Latch enable               ; no     ; --                   ; --               ; --                        ;
; RAMs_drive:RAM_controller|Parity_register[76]~309                                                                                                         ; LCCOMB_X24_Y21_N6  ; 1       ; Latch enable               ; no     ; --                   ; --               ; --                        ;
; RAMs_drive:RAM_controller|Parity_register[77]~307                                                                                                         ; LCCOMB_X23_Y21_N2  ; 1       ; Latch enable               ; no     ; --                   ; --               ; --                        ;
; RAMs_drive:RAM_controller|Parity_register[78]~501                                                                                                         ; LCCOMB_X20_Y19_N28 ; 1       ; Latch enable               ; no     ; --                   ; --               ; --                        ;
; RAMs_drive:RAM_controller|Parity_register[79]~499                                                                                                         ; LCCOMB_X20_Y19_N0  ; 1       ; Latch enable               ; no     ; --                   ; --               ; --                        ;
; RAMs_drive:RAM_controller|Parity_register[7]~475                                                                                                          ; LCCOMB_X22_Y18_N4  ; 1       ; Latch enable               ; no     ; --                   ; --               ; --                        ;
; RAMs_drive:RAM_controller|Parity_register[80]~425                                                                                                         ; LCCOMB_X27_Y19_N18 ; 1       ; Latch enable               ; no     ; --                   ; --               ; --                        ;
; RAMs_drive:RAM_controller|Parity_register[81]~423                                                                                                         ; LCCOMB_X27_Y19_N6  ; 1       ; Latch enable               ; no     ; --                   ; --               ; --                        ;
; RAMs_drive:RAM_controller|Parity_register[82]~361                                                                                                         ; LCCOMB_X22_Y19_N12 ; 1       ; Latch enable               ; no     ; --                   ; --               ; --                        ;
; RAMs_drive:RAM_controller|Parity_register[83]~359                                                                                                         ; LCCOMB_X22_Y19_N14 ; 1       ; Latch enable               ; no     ; --                   ; --               ; --                        ;
; RAMs_drive:RAM_controller|Parity_register[84]~409                                                                                                         ; LCCOMB_X22_Y19_N4  ; 1       ; Latch enable               ; no     ; --                   ; --               ; --                        ;
; RAMs_drive:RAM_controller|Parity_register[85]~407                                                                                                         ; LCCOMB_X23_Y20_N0  ; 1       ; Latch enable               ; no     ; --                   ; --               ; --                        ;
; RAMs_drive:RAM_controller|Parity_register[86]~345                                                                                                         ; LCCOMB_X23_Y20_N10 ; 1       ; Latch enable               ; no     ; --                   ; --               ; --                        ;
; RAMs_drive:RAM_controller|Parity_register[87]~343                                                                                                         ; LCCOMB_X23_Y20_N12 ; 1       ; Latch enable               ; no     ; --                   ; --               ; --                        ;
; RAMs_drive:RAM_controller|Parity_register[88]~389                                                                                                         ; LCCOMB_X22_Y19_N8  ; 1       ; Latch enable               ; no     ; --                   ; --               ; --                        ;
; RAMs_drive:RAM_controller|Parity_register[89]~387                                                                                                         ; LCCOMB_X23_Y20_N16 ; 1       ; Latch enable               ; no     ; --                   ; --               ; --                        ;
; RAMs_drive:RAM_controller|Parity_register[8]~269                                                                                                          ; LCCOMB_X22_Y18_N16 ; 1       ; Latch enable               ; no     ; --                   ; --               ; --                        ;
; RAMs_drive:RAM_controller|Parity_register[90]~325                                                                                                         ; LCCOMB_X22_Y19_N16 ; 1       ; Latch enable               ; no     ; --                   ; --               ; --                        ;
; RAMs_drive:RAM_controller|Parity_register[91]~323                                                                                                         ; LCCOMB_X21_Y15_N28 ; 1       ; Latch enable               ; no     ; --                   ; --               ; --                        ;
; RAMs_drive:RAM_controller|Parity_register[92]~437                                                                                                         ; LCCOMB_X19_Y18_N24 ; 1       ; Latch enable               ; no     ; --                   ; --               ; --                        ;
; RAMs_drive:RAM_controller|Parity_register[93]~435                                                                                                         ; LCCOMB_X19_Y15_N22 ; 1       ; Latch enable               ; no     ; --                   ; --               ; --                        ;
; RAMs_drive:RAM_controller|Parity_register[94]~373                                                                                                         ; LCCOMB_X22_Y21_N28 ; 1       ; Latch enable               ; no     ; --                   ; --               ; --                        ;
; RAMs_drive:RAM_controller|Parity_register[95]~371                                                                                                         ; LCCOMB_X23_Y17_N16 ; 1       ; Latch enable               ; no     ; --                   ; --               ; --                        ;
; RAMs_drive:RAM_controller|Parity_register[96]~305                                                                                                         ; LCCOMB_X26_Y19_N16 ; 1       ; Latch enable               ; no     ; --                   ; --               ; --                        ;
; RAMs_drive:RAM_controller|Parity_register[97]~303                                                                                                         ; LCCOMB_X23_Y17_N12 ; 1       ; Latch enable               ; no     ; --                   ; --               ; --                        ;
; RAMs_drive:RAM_controller|Parity_register[98]~497                                                                                                         ; LCCOMB_X26_Y19_N0  ; 1       ; Latch enable               ; no     ; --                   ; --               ; --                        ;
; RAMs_drive:RAM_controller|Parity_register[99]~495                                                                                                         ; LCCOMB_X22_Y17_N18 ; 1       ; Latch enable               ; no     ; --                   ; --               ; --                        ;
; RAMs_drive:RAM_controller|Parity_register[9]~267                                                                                                          ; LCCOMB_X22_Y18_N28 ; 1       ; Latch enable               ; no     ; --                   ; --               ; --                        ;
; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|decode_dra:decode2|w_anode170w[2]         ; LCCOMB_X22_Y11_N4  ; 4       ; Clock enable, Write enable ; no     ; --                   ; --               ; --                        ;
; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|decode_dra:decode2|w_anode183w[2]         ; LCCOMB_X22_Y11_N20 ; 4       ; Clock enable, Write enable ; no     ; --                   ; --               ; --                        ;
; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|decode_dra:decode2|w_anode191w[2]         ; LCCOMB_X22_Y11_N6  ; 4       ; Clock enable, Write enable ; no     ; --                   ; --               ; --                        ;
; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|decode_dra:decode2|w_anode199w[2]         ; LCCOMB_X22_Y11_N30 ; 4       ; Clock enable, Write enable ; no     ; --                   ; --               ; --                        ;
; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|decode_dra:rden_decode_b|w_anode170w[2]   ; LCCOMB_X17_Y17_N6  ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|decode_dra:rden_decode_b|w_anode183w[2]   ; LCCOMB_X17_Y17_N16 ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|decode_dra:rden_decode_b|w_anode191w[2]   ; LCCOMB_X17_Y17_N2  ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|decode_dra:rden_decode_b|w_anode199w[2]~0 ; LCCOMB_X17_Y17_N0  ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|decode_ira:decode2|w_anode322w[3]         ; LCCOMB_X22_Y13_N16 ; 4       ; Clock enable, Write enable ; no     ; --                   ; --               ; --                        ;
; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|decode_ira:decode2|w_anode339w[3]         ; LCCOMB_X22_Y13_N24 ; 4       ; Clock enable, Write enable ; no     ; --                   ; --               ; --                        ;
; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|decode_ira:decode2|w_anode349w[3]         ; LCCOMB_X22_Y13_N26 ; 4       ; Clock enable, Write enable ; no     ; --                   ; --               ; --                        ;
; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|decode_ira:decode2|w_anode359w[3]         ; LCCOMB_X22_Y13_N2  ; 4       ; Clock enable, Write enable ; no     ; --                   ; --               ; --                        ;
; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|decode_ira:decode2|w_anode369w[3]         ; LCCOMB_X22_Y13_N20 ; 4       ; Clock enable, Write enable ; no     ; --                   ; --               ; --                        ;
; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|decode_ira:decode2|w_anode379w[3]         ; LCCOMB_X22_Y13_N10 ; 4       ; Clock enable, Write enable ; no     ; --                   ; --               ; --                        ;
; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|decode_ira:decode2|w_anode389w[3]         ; LCCOMB_X22_Y13_N18 ; 4       ; Clock enable, Write enable ; no     ; --                   ; --               ; --                        ;
; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|decode_ira:decode2|w_anode399w[3]         ; LCCOMB_X22_Y13_N22 ; 4       ; Clock enable, Write enable ; no     ; --                   ; --               ; --                        ;
; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|decode_ira:rden_decode_b|w_anode322w[3]   ; LCCOMB_X17_Y21_N14 ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|decode_ira:rden_decode_b|w_anode339w[3]   ; LCCOMB_X17_Y21_N30 ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|decode_ira:rden_decode_b|w_anode349w[3]   ; LCCOMB_X17_Y21_N16 ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|decode_ira:rden_decode_b|w_anode359w[3]~0 ; LCCOMB_X17_Y21_N28 ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|decode_ira:rden_decode_b|w_anode369w[3]   ; LCCOMB_X17_Y21_N18 ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|decode_ira:rden_decode_b|w_anode379w[3]~0 ; LCCOMB_X17_Y21_N8  ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|decode_ira:rden_decode_b|w_anode389w[3]~0 ; LCCOMB_X17_Y21_N22 ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|decode_ira:rden_decode_b|w_anode399w[3]~0 ; LCCOMB_X17_Y21_N24 ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; RAMs_drive:RAM_controller|RAMdevice_8:RAMdev_8|altsyncram:altsyncram_component|altsyncram_6lq3:auto_generated|decode_ara:decode2|eq_node[0]               ; LCCOMB_X21_Y14_N24 ; 4       ; Clock enable, Write enable ; no     ; --                   ; --               ; --                        ;
; RAMs_drive:RAM_controller|RAMdevice_8:RAMdev_8|altsyncram:altsyncram_component|altsyncram_6lq3:auto_generated|decode_ara:decode2|eq_node[1]               ; LCCOMB_X21_Y14_N26 ; 4       ; Clock enable, Write enable ; no     ; --                   ; --               ; --                        ;
; RAMs_drive:RAM_controller|RAMdevice_8:RAMdev_8|altsyncram:altsyncram_component|altsyncram_6lq3:auto_generated|decode_ara:rden_decode_b|eq_node[0]~4       ; LCCOMB_X16_Y20_N26 ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; RAMs_drive:RAM_controller|RAMdevice_8:RAMdev_8|altsyncram:altsyncram_component|altsyncram_6lq3:auto_generated|decode_ara:rden_decode_b|eq_node[1]~5       ; LCCOMB_X16_Y20_N2  ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; RAMs_drive:RAM_controller|Rclk                                                                                                                            ; LCCOMB_X15_Y17_N14 ; 65      ; Clock                      ; yes    ; Global Clock         ; GCLK2            ; --                        ;
; RAMs_drive:RAM_controller|Wclk                                                                                                                            ; LCCOMB_X24_Y14_N26 ; 56      ; Clock                      ; yes    ; Global Clock         ; GCLK16           ; --                        ;
; RAMs_drive:RAM_controller|readDir_16[4]~3                                                                                                                 ; LCCOMB_X17_Y19_N2  ; 15      ; Latch enable               ; yes    ; Global Clock         ; GCLK10           ; --                        ;
; RAMs_drive:RAM_controller|readDir_32[0]~0                                                                                                                 ; LCCOMB_X17_Y17_N24 ; 16      ; Latch enable               ; yes    ; Global Clock         ; GCLK14           ; --                        ;
; RAMs_drive:RAM_controller|readDir_8[0]~0                                                                                                                  ; LCCOMB_X17_Y19_N26 ; 14      ; Latch enable               ; yes    ; Global Clock         ; GCLK12           ; --                        ;
; RAMs_drive:RAM_controller|readEna_16~1                                                                                                                    ; LCCOMB_X17_Y17_N8  ; 23      ; Clock enable, Read enable  ; no     ; --                   ; --               ; --                        ;
; RAMs_drive:RAM_controller|readEna_32~2                                                                                                                    ; LCCOMB_X17_Y21_N2  ; 36      ; Clock enable, Read enable  ; no     ; --                   ; --               ; --                        ;
; RAMs_drive:RAM_controller|readEna_8~1                                                                                                                     ; LCCOMB_X16_Y20_N24 ; 12      ; Clock enable, Read enable  ; no     ; --                   ; --               ; --                        ;
; RAMs_drive:RAM_controller|v_count_write[0]~30                                                                                                             ; LCCOMB_X24_Y12_N30 ; 10      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; RAMs_drive:RAM_controller|writeDir_16[0]~2                                                                                                                ; LCCOMB_X24_Y13_N26 ; 15      ; Latch enable               ; yes    ; Global Clock         ; GCLK17           ; --                        ;
; RAMs_drive:RAM_controller|writeDir_32[0]~1                                                                                                                ; LCCOMB_X24_Y13_N14 ; 16      ; Latch enable               ; yes    ; Global Clock         ; GCLK19           ; --                        ;
; RAMs_drive:RAM_controller|writeDir_8[0]~9                                                                                                                 ; LCCOMB_X22_Y15_N8  ; 14      ; Latch enable               ; yes    ; Global Clock         ; GCLK9            ; --                        ;
; SCCBdrive:SCCBdriver|C_Eedge                                                                                                                              ; LCCOMB_X24_Y24_N24 ; 1       ; Clock                      ; no     ; --                   ; --               ; --                        ;
; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync                                                                                                                    ; FF_X24_Y23_N1      ; 53      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; SCCBdrive:SCCBdriver|clk400data                                                                                                                           ; FF_X23_Y23_N11     ; 4       ; Clock                      ; no     ; --                   ; --               ; --                        ;
; SCCBdrive:SCCBdriver|clk400data                                                                                                                           ; FF_X23_Y23_N11     ; 53      ; Clock                      ; yes    ; Global Clock         ; GCLK13           ; --                        ;
; SCCBdrive:SCCBdriver|dataEedge                                                                                                                            ; LCCOMB_X23_Y23_N30 ; 1       ; Clock                      ; no     ; --                   ; --               ; --                        ;
; SCCBdrive:SCCBdriver|mssgGO                                                                                                                               ; FF_X23_Y23_N7      ; 58      ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; SW[0]                                                                                                                                                     ; PIN_J6             ; 77      ; Async. clear, Clock enable ; no     ; --                   ; --               ; --                        ;
; SW[1]                                                                                                                                                     ; PIN_H5             ; 137     ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; SW[2]                                                                                                                                                     ; PIN_H6             ; 42      ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; VGA_generator:VGA_controller|Equal0~3                                                                                                                     ; LCCOMB_X14_Y17_N26 ; 14      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; div800k:DIV800|Qaux[0]                                                                                                                                    ; FF_X40_Y15_N1      ; 2       ; Clock                      ; no     ; --                   ; --               ; --                        ;
; div800k:DIV800|Qaux[1]                                                                                                                                    ; FF_X31_Y15_N9      ; 2       ; Clock                      ; no     ; --                   ; --               ; --                        ;
; div800k:DIV800|Qaux[2]                                                                                                                                    ; FF_X31_Y15_N25     ; 2       ; Clock                      ; no     ; --                   ; --               ; --                        ;
; div800k:DIV800|Qaux[3]                                                                                                                                    ; FF_X22_Y23_N17     ; 2       ; Clock                      ; no     ; --                   ; --               ; --                        ;
; div800k:DIV800|Qaux[4]                                                                                                                                    ; FF_X22_Y23_N1      ; 2       ; Clock                      ; no     ; --                   ; --               ; --                        ;
; div800k:DIV800|Qaux[5]                                                                                                                                    ; FF_X23_Y24_N1      ; 4       ; Clock                      ; no     ; --                   ; --               ; --                        ;
; div800k:DIV800|Qaux[5]                                                                                                                                    ; FF_X23_Y24_N1      ; 6       ; Clock                      ; yes    ; Global Clock         ; GCLK11           ; --                        ;
; pll2:CLK25|altpll:altpll_component|pll2_altpll:auto_generated|wire_pll1_clk[0]                                                                            ; PLL_4              ; 60      ; Clock                      ; yes    ; Global Clock         ; GCLK18           ; --                        ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+---------+----------------------------+--------+----------------------+------------------+---------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Global & Other Fast Signals                                                                                                                                                                                                  ;
+----------------------------------------------------------------------------------+--------------------+---------+--------------------------------------+----------------------+------------------+---------------------------+
; Name                                                                             ; Location           ; Fan-Out ; Fan-Out Using Intentional Clock Skew ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+----------------------------------------------------------------------------------+--------------------+---------+--------------------------------------+----------------------+------------------+---------------------------+
; CAPdrive:CAPdriver|PCLK_aux                                                      ; LCCOMB_X40_Y15_N6  ; 3       ; 0                                    ; Global Clock         ; GCLK6            ; --                        ;
; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]                                             ; FF_X24_Y14_N29     ; 8       ; 0                                    ; Global Clock         ; GCLK15           ; --                        ;
; CAPdrive:CAPdriver|dPCLK                                                         ; LCCOMB_X33_Y14_N16 ; 14      ; 0                                    ; Global Clock         ; GCLK5            ; --                        ;
; RAMs_drive:RAM_controller|Rclk                                                   ; LCCOMB_X15_Y17_N14 ; 65      ; 0                                    ; Global Clock         ; GCLK2            ; --                        ;
; RAMs_drive:RAM_controller|Wclk                                                   ; LCCOMB_X24_Y14_N26 ; 56      ; 0                                    ; Global Clock         ; GCLK16           ; --                        ;
; RAMs_drive:RAM_controller|readDir_16[4]~3                                        ; LCCOMB_X17_Y19_N2  ; 15      ; 0                                    ; Global Clock         ; GCLK10           ; --                        ;
; RAMs_drive:RAM_controller|readDir_32[0]~0                                        ; LCCOMB_X17_Y17_N24 ; 16      ; 0                                    ; Global Clock         ; GCLK14           ; --                        ;
; RAMs_drive:RAM_controller|readDir_8[0]~0                                         ; LCCOMB_X17_Y19_N26 ; 14      ; 0                                    ; Global Clock         ; GCLK12           ; --                        ;
; RAMs_drive:RAM_controller|writeDir_16[0]~2                                       ; LCCOMB_X24_Y13_N26 ; 15      ; 0                                    ; Global Clock         ; GCLK17           ; --                        ;
; RAMs_drive:RAM_controller|writeDir_32[0]~1                                       ; LCCOMB_X24_Y13_N14 ; 16      ; 0                                    ; Global Clock         ; GCLK19           ; --                        ;
; RAMs_drive:RAM_controller|writeDir_8[0]~9                                        ; LCCOMB_X22_Y15_N8  ; 14      ; 0                                    ; Global Clock         ; GCLK9            ; --                        ;
; SCCBdrive:SCCBdriver|clk400data                                                  ; FF_X23_Y23_N11     ; 53      ; 0                                    ; Global Clock         ; GCLK13           ; --                        ;
; div800k:DIV800|Qaux[5]                                                           ; FF_X23_Y24_N1      ; 6       ; 0                                    ; Global Clock         ; GCLK11           ; --                        ;
; pll1:CLK_24M|altpll:altpll_component|pll1_altpll:auto_generated|wire_pll1_clk[0] ; PLL_2              ; 1       ; 0                                    ; Global Clock         ; GCLK8            ; --                        ;
; pll2:CLK25|altpll:altpll_component|pll2_altpll:auto_generated|wire_pll1_clk[0]   ; PLL_4              ; 60      ; 13                                   ; Global Clock         ; GCLK18           ; --                        ;
+----------------------------------------------------------------------------------+--------------------+---------+--------------------------------------+----------------------+------------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Non-Global High Fan-Out Signals                                                                                                                                     ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Name                                                                                                                                                      ; Fan-Out ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; RAMs_drive:RAM_controller|Par_Reg~5                                                                                                                       ; 418     ;
; RAMs_drive:RAM_controller|Parity_register[0]~37                                                                                                           ; 238     ;
; RAMs_drive:RAM_controller|Parity_register[72]~514                                                                                                         ; 179     ;
; SW[1]~input                                                                                                                                               ; 137     ;
; VGA_generator:VGA_controller|Vcount[0]                                                                                                                    ; 134     ;
; SW[0]~input                                                                                                                                               ; 77      ;
; RAMs_drive:RAM_controller|Par_Reg~9                                                                                                                       ; 59      ;
; SCCBdrive:SCCBdriver|mssgGO                                                                                                                               ; 58      ;
; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync                                                                                                                    ; 53      ;
; SW[2]~input                                                                                                                                               ; 42      ;
; RAMs_drive:RAM_controller|v_count_write[5]                                                                                                                ; 38      ;
; RAMs_drive:RAM_controller|readEna_32~2                                                                                                                    ; 36      ;
; RAMs_drive:RAM_controller|v_count_write[0]                                                                                                                ; 36      ;
; RAMs_drive:RAM_controller|v_count_write[4]                                                                                                                ; 36      ;
; VGA_generator:VGA_controller|Vcount[1]                                                                                                                    ; 35      ;
; RAMs_drive:RAM_controller|v_count_write[7]                                                                                                                ; 35      ;
; RAMs_drive:RAM_controller|v_count_write[9]                                                                                                                ; 34      ;
; RAMs_drive:RAM_controller|readDir_32[12]                                                                                                                  ; 33      ;
; RAMs_drive:RAM_controller|readDir_32[11]                                                                                                                  ; 33      ;
; RAMs_drive:RAM_controller|readDir_32[10]                                                                                                                  ; 33      ;
; RAMs_drive:RAM_controller|readDir_32[9]                                                                                                                   ; 33      ;
; RAMs_drive:RAM_controller|readDir_32[8]                                                                                                                   ; 33      ;
; RAMs_drive:RAM_controller|readDir_32[7]                                                                                                                   ; 33      ;
; RAMs_drive:RAM_controller|readDir_32[6]                                                                                                                   ; 33      ;
; RAMs_drive:RAM_controller|readDir_32[5]                                                                                                                   ; 33      ;
; RAMs_drive:RAM_controller|readDir_32[4]                                                                                                                   ; 33      ;
; RAMs_drive:RAM_controller|readDir_32[3]                                                                                                                   ; 33      ;
; RAMs_drive:RAM_controller|readDir_32[2]                                                                                                                   ; 33      ;
; RAMs_drive:RAM_controller|readDir_32[1]                                                                                                                   ; 33      ;
; RAMs_drive:RAM_controller|readDir_32[0]                                                                                                                   ; 33      ;
; RAMs_drive:RAM_controller|writeDir_32[12]                                                                                                                 ; 33      ;
; RAMs_drive:RAM_controller|writeDir_32[11]                                                                                                                 ; 33      ;
; RAMs_drive:RAM_controller|writeDir_32[10]                                                                                                                 ; 33      ;
; RAMs_drive:RAM_controller|writeDir_32[9]                                                                                                                  ; 33      ;
; RAMs_drive:RAM_controller|writeDir_32[8]                                                                                                                  ; 33      ;
; RAMs_drive:RAM_controller|writeDir_32[7]                                                                                                                  ; 33      ;
; RAMs_drive:RAM_controller|writeDir_32[6]                                                                                                                  ; 33      ;
; RAMs_drive:RAM_controller|writeDir_32[5]                                                                                                                  ; 33      ;
; RAMs_drive:RAM_controller|writeDir_32[4]                                                                                                                  ; 33      ;
; RAMs_drive:RAM_controller|writeDir_32[3]                                                                                                                  ; 33      ;
; RAMs_drive:RAM_controller|writeDir_32[2]                                                                                                                  ; 33      ;
; RAMs_drive:RAM_controller|writeDir_32[1]                                                                                                                  ; 33      ;
; RAMs_drive:RAM_controller|writeDir_32[0]                                                                                                                  ; 33      ;
; VGA_generator:VGA_controller|Vcount[2]                                                                                                                    ; 33      ;
; RAMs_drive:RAM_controller|v_count_write[6]                                                                                                                ; 33      ;
; RAMs_drive:RAM_controller|v_count_write[3]                                                                                                                ; 33      ;
; VGA_generator:VGA_controller|Vcount[3]                                                                                                                    ; 32      ;
; RAMs_drive:RAM_controller|v_count_write[1]                                                                                                                ; 32      ;
; RAMs_drive:RAM_controller|v_count_write[2]                                                                                                                ; 32      ;
; RAMs_drive:RAM_controller|Decoder1~19                                                                                                                     ; 30      ;
; RAMs_drive:RAM_controller|Decoder1~18                                                                                                                     ; 30      ;
; RAMs_drive:RAM_controller|Decoder1~15                                                                                                                     ; 30      ;
; RAMs_drive:RAM_controller|Decoder1~12                                                                                                                     ; 30      ;
; RAMs_drive:RAM_controller|Decoder1~11                                                                                                                     ; 30      ;
; RAMs_drive:RAM_controller|Decoder1~10                                                                                                                     ; 30      ;
; RAMs_drive:RAM_controller|Decoder1~7                                                                                                                      ; 30      ;
; RAMs_drive:RAM_controller|Decoder1~6                                                                                                                      ; 30      ;
; RAMs_drive:RAM_controller|Decoder1~5                                                                                                                      ; 30      ;
; RAMs_drive:RAM_controller|Decoder1~4                                                                                                                      ; 30      ;
; RAMs_drive:RAM_controller|Decoder1~3                                                                                                                      ; 30      ;
; RAMs_drive:RAM_controller|Decoder1~1                                                                                                                      ; 30      ;
; RAMs_drive:RAM_controller|Decoder1~17                                                                                                                     ; 29      ;
; RAMs_drive:RAM_controller|Decoder1~13                                                                                                                     ; 29      ;
; RAMs_drive:RAM_controller|Write_addressing~3                                                                                                              ; 29      ;
; RAMs_drive:RAM_controller|Add52~10                                                                                                                        ; 29      ;
; RAMs_drive:RAM_controller|Add53~1                                                                                                                         ; 27      ;
; RAMs_drive:RAM_controller|Add53~2                                                                                                                         ; 26      ;
; VGA_generator:VGA_controller|Vcount[4]                                                                                                                    ; 26      ;
; RAMs_drive:RAM_controller|Add52~8                                                                                                                         ; 26      ;
; RAMs_drive:RAM_controller|Decoder1~31                                                                                                                     ; 25      ;
; RAMs_drive:RAM_controller|LessThan8~1                                                                                                                     ; 25      ;
; RAMs_drive:RAM_controller|read_addressing~3                                                                                                               ; 24      ;
; RAMs_drive:RAM_controller|Decoder1~8                                                                                                                      ; 24      ;
; VGA_generator:VGA_controller|Vcount[7]                                                                                                                    ; 24      ;
; RAMs_drive:RAM_controller|readEna_16~1                                                                                                                    ; 23      ;
; RAMs_drive:RAM_controller|Decoder1~28                                                                                                                     ; 23      ;
; RAMs_drive:RAM_controller|Decoder1~23                                                                                                                     ; 23      ;
; RAMs_drive:RAM_controller|Decoder1~20                                                                                                                     ; 23      ;
; RAMs_drive:RAM_controller|Decoder1~16                                                                                                                     ; 23      ;
; RAMs_drive:RAM_controller|Decoder1~2                                                                                                                      ; 23      ;
; RAMs_drive:RAM_controller|LessThan25~1                                                                                                                    ; 23      ;
; RAMs_drive:RAM_controller|Decoder1~30                                                                                                                     ; 22      ;
; RAMs_drive:RAM_controller|Decoder1~27                                                                                                                     ; 22      ;
; RAMs_drive:RAM_controller|Decoder1~25                                                                                                                     ; 22      ;
; RAMs_drive:RAM_controller|Decoder1~0                                                                                                                      ; 22      ;
; RAMs_drive:RAM_controller|writeEna~4                                                                                                                      ; 22      ;
; VGA_generator:VGA_controller|Vcount[8]                                                                                                                    ; 22      ;
; GPIO1_D[9]~input                                                                                                                                          ; 21      ;
; RAMs_drive:RAM_controller|Decoder1~22                                                                                                                     ; 21      ;
; RAMs_drive:RAM_controller|Decoder1~21                                                                                                                     ; 21      ;
; RAMs_drive:RAM_controller|Decoder1~26                                                                                                                     ; 20      ;
; RAMs_drive:RAM_controller|Decoder1~9                                                                                                                      ; 20      ;
; RAMs_drive:RAM_controller|LessThan24~0                                                                                                                    ; 20      ;
; RAMs_drive:RAM_controller|LessThan26~2                                                                                                                    ; 20      ;
; RAMs_drive:RAM_controller|v_count_write[8]                                                                                                                ; 20      ;
; RAMs_drive:RAM_controller|Add52~2                                                                                                                         ; 20      ;
; RAMs_drive:RAM_controller|Add52~0                                                                                                                         ; 20      ;
; RAMs_drive:RAM_controller|Par_Reg~8                                                                                                                       ; 19      ;
; RAMs_drive:RAM_controller|ReadEna~3                                                                                                                       ; 18      ;
; VGA_generator:VGA_controller|Vcount[9]                                                                                                                    ; 18      ;
; SCCBdrive:SCCBdriver|Q0                                                                                                                                   ; 18      ;
; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]                                                                                                                      ; 18      ;
; RAMs_drive:RAM_controller|Add52~6                                                                                                                         ; 18      ;
; RAMs_drive:RAM_controller|Add52~4                                                                                                                         ; 18      ;
; RAMs_drive:RAM_controller|readDir_16[12]                                                                                                                  ; 17      ;
; RAMs_drive:RAM_controller|readDir_16[11]                                                                                                                  ; 17      ;
; RAMs_drive:RAM_controller|readDir_16[10]                                                                                                                  ; 17      ;
; RAMs_drive:RAM_controller|readDir_16[9]                                                                                                                   ; 17      ;
; RAMs_drive:RAM_controller|readDir_16[8]                                                                                                                   ; 17      ;
; RAMs_drive:RAM_controller|readDir_16[7]                                                                                                                   ; 17      ;
; RAMs_drive:RAM_controller|readDir_16[6]                                                                                                                   ; 17      ;
; RAMs_drive:RAM_controller|readDir_16[5]                                                                                                                   ; 17      ;
; RAMs_drive:RAM_controller|readDir_16[4]                                                                                                                   ; 17      ;
; RAMs_drive:RAM_controller|readDir_16[3]                                                                                                                   ; 17      ;
; RAMs_drive:RAM_controller|readDir_16[2]                                                                                                                   ; 17      ;
; RAMs_drive:RAM_controller|readDir_16[1]                                                                                                                   ; 17      ;
; RAMs_drive:RAM_controller|readDir_16[0]                                                                                                                   ; 17      ;
; RAMs_drive:RAM_controller|writeDir_16[12]                                                                                                                 ; 17      ;
; RAMs_drive:RAM_controller|writeDir_16[11]                                                                                                                 ; 17      ;
; RAMs_drive:RAM_controller|writeDir_16[10]                                                                                                                 ; 17      ;
; RAMs_drive:RAM_controller|writeDir_16[9]                                                                                                                  ; 17      ;
; RAMs_drive:RAM_controller|writeDir_16[8]                                                                                                                  ; 17      ;
; RAMs_drive:RAM_controller|writeDir_16[7]                                                                                                                  ; 17      ;
; RAMs_drive:RAM_controller|writeDir_16[6]                                                                                                                  ; 17      ;
; RAMs_drive:RAM_controller|writeDir_16[5]                                                                                                                  ; 17      ;
; RAMs_drive:RAM_controller|writeDir_16[4]                                                                                                                  ; 17      ;
; RAMs_drive:RAM_controller|writeDir_16[3]                                                                                                                  ; 17      ;
; RAMs_drive:RAM_controller|writeDir_16[2]                                                                                                                  ; 17      ;
; RAMs_drive:RAM_controller|writeDir_16[1]                                                                                                                  ; 17      ;
; RAMs_drive:RAM_controller|writeDir_16[0]                                                                                                                  ; 17      ;
; SCCBdrive:SCCBdriver|Q1                                                                                                                                   ; 17      ;
; RAMs_drive:RAM_controller|writeDir_32[13]~0                                                                                                               ; 16      ;
; RAMs_drive:RAM_controller|Decoder1~29                                                                                                                     ; 16      ;
; RAMs_drive:RAM_controller|Decoder1~14                                                                                                                     ; 16      ;
; RAMs_drive:RAM_controller|LessThan7~1                                                                                                                     ; 16      ;
; VGA_generator:VGA_controller|Vcount[5]                                                                                                                    ; 15      ;
; RAMs_drive:RAM_controller|Parity_register[27]~530                                                                                                         ; 14      ;
; VGA_generator:VGA_controller|Equal0~3                                                                                                                     ; 14      ;
; CAPdrive:CAPdriver|Chewed[3]                                                                                                                              ; 14      ;
; CAPdrive:CAPdriver|Chewed[2]                                                                                                                              ; 14      ;
; CAPdrive:CAPdriver|Chewed[1]                                                                                                                              ; 14      ;
; RAMs_drive:RAM_controller|writeEna_8~0                                                                                                                    ; 14      ;
; CAPdrive:CAPdriver|Chewed[0]                                                                                                                              ; 14      ;
; RAMs_drive:RAM_controller|LessThan9~1                                                                                                                     ; 14      ;
; RAMs_drive:RAM_controller|readEna_32~0                                                                                                                    ; 14      ;
; VGA_generator:VGA_controller|Vcount[6]                                                                                                                    ; 14      ;
; RAMs_drive:RAM_controller|Parity_register[91]~528                                                                                                         ; 13      ;
; RAMs_drive:RAM_controller|read_addressing~0                                                                                                               ; 13      ;
; RAMs_drive:RAM_controller|Parity_register[131]~522                                                                                                        ; 12      ;
; RAMs_drive:RAM_controller|Parity_register[169]~519                                                                                                        ; 12      ;
; RAMs_drive:RAM_controller|readEna_8~1                                                                                                                     ; 12      ;
; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|address_reg_b[0]                          ; 12      ;
; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|address_reg_b[1]                          ; 12      ;
; RAMs_drive:RAM_controller|Parity_register[123]~531                                                                                                        ; 11      ;
; RAMs_drive:RAM_controller|Parity_register[9]~526                                                                                                          ; 11      ;
; RAMs_drive:RAM_controller|Parity_register[41]~525                                                                                                         ; 11      ;
; RAMs_drive:RAM_controller|Parity_register[73]~524                                                                                                         ; 11      ;
; RAMs_drive:RAM_controller|Parity_register[197]~515                                                                                                        ; 11      ;
; RAMs_drive:RAM_controller|Parity_register[59]~529                                                                                                         ; 10      ;
; RAMs_drive:RAM_controller|Parity_register[155]~523                                                                                                        ; 10      ;
; RAMs_drive:RAM_controller|Parity_register[189]~521                                                                                                        ; 10      ;
; RAMs_drive:RAM_controller|Parity_register[208]~518                                                                                                        ; 10      ;
; RAMs_drive:RAM_controller|Parity_register[221]~516                                                                                                        ; 10      ;
; RAMs_drive:RAM_controller|read_addressing~5                                                                                                               ; 10      ;
; RAMs_drive:RAM_controller|readDir_16[14]~0                                                                                                                ; 10      ;
; RAMs_drive:RAM_controller|Write_addressing~4                                                                                                              ; 10      ;
; RAMs_drive:RAM_controller|LessThan0~0                                                                                                                     ; 10      ;
; RAMs_drive:RAM_controller|v_count_write[0]~30                                                                                                             ; 10      ;
; RAMs_drive:RAM_controller|LessThan1~0                                                                                                                     ; 10      ;
; VGA_generator:VGA_controller|process_0~8                                                                                                                  ; 10      ;
; VGA_generator:VGA_controller|h_count[9]                                                                                                                   ; 10      ;
; RAMs_drive:RAM_controller|readDir_8[12]                                                                                                                   ; 9       ;
; RAMs_drive:RAM_controller|readDir_8[11]                                                                                                                   ; 9       ;
; RAMs_drive:RAM_controller|readDir_8[10]                                                                                                                   ; 9       ;
; RAMs_drive:RAM_controller|readDir_8[9]                                                                                                                    ; 9       ;
; RAMs_drive:RAM_controller|readDir_8[8]                                                                                                                    ; 9       ;
; RAMs_drive:RAM_controller|readDir_8[7]                                                                                                                    ; 9       ;
; RAMs_drive:RAM_controller|readDir_8[6]                                                                                                                    ; 9       ;
; RAMs_drive:RAM_controller|readDir_8[5]                                                                                                                    ; 9       ;
; RAMs_drive:RAM_controller|readDir_8[4]                                                                                                                    ; 9       ;
; RAMs_drive:RAM_controller|readDir_8[3]                                                                                                                    ; 9       ;
; RAMs_drive:RAM_controller|readDir_8[2]                                                                                                                    ; 9       ;
; RAMs_drive:RAM_controller|readDir_8[1]                                                                                                                    ; 9       ;
; RAMs_drive:RAM_controller|readDir_8[0]                                                                                                                    ; 9       ;
; RAMs_drive:RAM_controller|writeDir_8[12]                                                                                                                  ; 9       ;
; RAMs_drive:RAM_controller|writeDir_8[11]                                                                                                                  ; 9       ;
; RAMs_drive:RAM_controller|writeDir_8[10]                                                                                                                  ; 9       ;
; RAMs_drive:RAM_controller|writeDir_8[9]                                                                                                                   ; 9       ;
; RAMs_drive:RAM_controller|writeDir_8[8]                                                                                                                   ; 9       ;
; RAMs_drive:RAM_controller|writeDir_8[7]                                                                                                                   ; 9       ;
; RAMs_drive:RAM_controller|writeDir_8[6]                                                                                                                   ; 9       ;
; RAMs_drive:RAM_controller|writeDir_8[5]                                                                                                                   ; 9       ;
; RAMs_drive:RAM_controller|writeDir_8[4]                                                                                                                   ; 9       ;
; RAMs_drive:RAM_controller|writeDir_8[3]                                                                                                                   ; 9       ;
; RAMs_drive:RAM_controller|writeDir_8[2]                                                                                                                   ; 9       ;
; RAMs_drive:RAM_controller|writeDir_8[1]                                                                                                                   ; 9       ;
; RAMs_drive:RAM_controller|writeDir_8[0]                                                                                                                   ; 9       ;
; RAMs_drive:RAM_controller|writeDir_32[15]                                                                                                                 ; 9       ;
; RAMs_drive:RAM_controller|writeDir_32[14]                                                                                                                 ; 9       ;
; RAMs_drive:RAM_controller|Parity_register[223]~517                                                                                                        ; 9       ;
; RAMs_drive:RAM_controller|Write_addressing~5                                                                                                              ; 9       ;
; RAMs_drive:RAM_controller|read_addressing~4                                                                                                               ; 9       ;
; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|_~1                                       ; 9       ;
; VGA_generator:VGA_controller|h_count[5]                                                                                                                   ; 9       ;
; VGA_generator:VGA_controller|v_count[9]                                                                                                                   ; 9       ;
; VGA_generator:VGA_controller|h_count[8]                                                                                                                   ; 9       ;
; VGA_generator:VGA_controller|h_count[7]                                                                                                                   ; 9       ;
; RAMs_drive:RAM_controller|h_count_write[4]                                                                                                                ; 9       ;
; RAMs_drive:RAM_controller|Parity_register[105]~527                                                                                                        ; 8       ;
; RAMs_drive:RAM_controller|LessThan18~1                                                                                                                    ; 8       ;
; RAMs_drive:RAM_controller|RAMdevice_8:RAMdev_8|altsyncram:altsyncram_component|altsyncram_6lq3:auto_generated|decode_ara:decode2|eq_node[1]               ; 8       ;
; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|decode_dra:decode2|w_anode199w[2]         ; 8       ;
; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|decode_dra:decode2|w_anode170w[2]         ; 8       ;
; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|decode_dra:decode2|w_anode191w[2]         ; 8       ;
; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|decode_dra:decode2|w_anode183w[2]         ; 8       ;
; RAMs_drive:RAM_controller|RAMdevice_8:RAMdev_8|altsyncram:altsyncram_component|altsyncram_6lq3:auto_generated|decode_ara:decode2|eq_node[0]               ; 8       ;
; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|decode_ira:decode2|w_anode359w[3]         ; 8       ;
; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|decode_ira:decode2|w_anode322w[3]         ; 8       ;
; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|decode_ira:decode2|w_anode349w[3]         ; 8       ;
; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|decode_ira:decode2|w_anode339w[3]         ; 8       ;
; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|decode_ira:decode2|w_anode399w[3]         ; 8       ;
; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|decode_ira:decode2|w_anode369w[3]         ; 8       ;
; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|decode_ira:decode2|w_anode379w[3]         ; 8       ;
; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|_~0                                       ; 8       ;
; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|decode_ira:decode2|w_anode389w[3]         ; 8       ;
; VGA_generator:VGA_controller|h_count[6]                                                                                                                   ; 8       ;
; VGA_generator:VGA_controller|h_count[4]                                                                                                                   ; 8       ;
; VGA_generator:VGA_controller|v_count[5]                                                                                                                   ; 8       ;
; RAMs_drive:RAM_controller|D_out[3]~19                                                                                                                     ; 8       ;
; VGA_generator:VGA_controller|Hcount[4]                                                                                                                    ; 8       ;
; RAMs_drive:RAM_controller|Add53~0                                                                                                                         ; 8       ;
; RAMs_drive:RAM_controller|h_count_write[7]                                                                                                                ; 8       ;
; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|_~3                                       ; 7       ;
; VGA_generator:VGA_controller|v_count[4]                                                                                                                   ; 7       ;
; VGA_generator:VGA_controller|v_count[3]                                                                                                                   ; 7       ;
; VGA_generator:VGA_controller|h_count[3]                                                                                                                   ; 7       ;
; VGA_generator:VGA_controller|v_count[2]                                                                                                                   ; 7       ;
; VGA_generator:VGA_controller|h_count[2]                                                                                                                   ; 7       ;
; VGA_generator:VGA_controller|h_count[1]                                                                                                                   ; 7       ;
; VGA_generator:VGA_controller|v_count[0]                                                                                                                   ; 7       ;
; VGA_generator:VGA_controller|h_count[0]                                                                                                                   ; 7       ;
; VGA_generator:VGA_controller|v_count[8]                                                                                                                   ; 7       ;
; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|address_reg_b[0]                          ; 7       ;
; RAMs_drive:RAM_controller|D_out[1]~12                                                                                                                     ; 7       ;
; RAMs_drive:RAM_controller|D_out~2                                                                                                                         ; 7       ;
; RAMs_drive:RAM_controller|ReadEna~2                                                                                                                       ; 7       ;
; RAMs_drive:RAM_controller|h_count_write[9]                                                                                                                ; 7       ;
; RAMs_drive:RAM_controller|h_count_write[8]                                                                                                                ; 7       ;
; RAMs_drive:RAM_controller|Parity_register[209]~520                                                                                                        ; 6       ;
; CAPdrive:CAPdriver|QaddReg~12                                                                                                                             ; 6       ;
; CAPdrive:CAPdriver|takeTurn                                                                                                                               ; 6       ;
; RAMs_drive:RAM_controller|Decoder1~24                                                                                                                     ; 6       ;
; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|_~2                                       ; 6       ;
; RAMs_drive:RAM_controller|LessThan5~1                                                                                                                     ; 6       ;
; VGA_generator:VGA_controller|v_count[1]                                                                                                                   ; 6       ;
; VGA_generator:VGA_controller|v_count[6]                                                                                                                   ; 6       ;
; VGA_generator:VGA_controller|v_count[7]                                                                                                                   ; 6       ;
; RAMs_drive:RAM_controller|D_out[1]~14                                                                                                                     ; 6       ;
; SCCBdrive:SCCBdriver|eInd                                                                                                                                 ; 6       ;
; RAMs_drive:RAM_controller|h_count_write[5]                                                                                                                ; 6       ;
; RAMs_drive:RAM_controller|h_count_write[6]                                                                                                                ; 6       ;
; RAMs_drive:RAM_controller|writeDir_16[14]                                                                                                                 ; 5       ;
; RAMs_drive:RAM_controller|writeDir_16[13]                                                                                                                 ; 5       ;
; RAMs_drive:RAM_controller|readDir_32[13]                                                                                                                  ; 5       ;
; RAMs_drive:RAM_controller|readDir_16[2]~5                                                                                                                 ; 5       ;
; RAMs_drive:RAM_controller|writeDir_16[2]~3                                                                                                                ; 5       ;
; RAMs_drive:RAM_controller|writeDir_8[10]~3                                                                                                                ; 5       ;
; RAMs_drive:RAM_controller|readDir_32[12]~1                                                                                                                ; 5       ;
; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|_~1                                       ; 5       ;
; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|address_reg_b[1]                          ; 5       ;
; RAMs_drive:RAM_controller|D_out[1]~6                                                                                                                      ; 5       ;
; RAMs_drive:RAM_controller|LessThan17~1                                                                                                                    ; 5       ;
; RAMs_drive:RAM_controller|D_out~3                                                                                                                         ; 5       ;
; VGA_generator:VGA_controller|Hcount[5]                                                                                                                    ; 5       ;
; VGA_generator:VGA_controller|Hcount[7]                                                                                                                    ; 5       ;
; RAMs_drive:RAM_controller|LessThan21~1                                                                                                                    ; 5       ;
; RAMs_drive:RAM_controller|LessThan17~0                                                                                                                    ; 5       ;
; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|address_reg_b[2]                          ; 5       ;
; VGA_generator:VGA_controller|set_color                                                                                                                    ; 5       ;
; VGA_generator:VGA_controller|video_on_v                                                                                                                   ; 5       ;
; VGA_generator:VGA_controller|video_on_h                                                                                                                   ; 5       ;
; RAMs_drive:RAM_controller|readDir_8[13]                                                                                                                   ; 4       ;
; RAMs_drive:RAM_controller|readDir_32[14]                                                                                                                  ; 4       ;
; RAMs_drive:RAM_controller|RAMdevice_8:RAMdev_8|altsyncram:altsyncram_component|altsyncram_6lq3:auto_generated|decode_ara:rden_decode_b|eq_node[1]~5       ; 4       ;
; RAMs_drive:RAM_controller|RAMdevice_8:RAMdev_8|altsyncram:altsyncram_component|altsyncram_6lq3:auto_generated|decode_ara:rden_decode_b|eq_node[0]~4       ; 4       ;
; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|decode_dra:rden_decode_b|w_anode199w[2]~0 ; 4       ;
; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|decode_dra:rden_decode_b|w_anode170w[2]   ; 4       ;
; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|decode_dra:rden_decode_b|w_anode191w[2]   ; 4       ;
; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|decode_dra:rden_decode_b|w_anode183w[2]   ; 4       ;
; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|rden_b_store                              ; 4       ;
; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|_~0                                       ; 4       ;
; RAMs_drive:RAM_controller|writeEna_16~1                                                                                                                   ; 4       ;
; RAMs_drive:RAM_controller|LessThan18~0                                                                                                                    ; 4       ;
; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|decode_ira:rden_decode_b|w_anode359w[3]~0 ; 4       ;
; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|decode_ira:rden_decode_b|w_anode322w[3]   ; 4       ;
; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|decode_ira:rden_decode_b|w_anode349w[3]   ; 4       ;
; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|decode_ira:rden_decode_b|w_anode339w[3]   ; 4       ;
; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|decode_ira:rden_decode_b|w_anode399w[3]~0 ; 4       ;
; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|decode_ira:rden_decode_b|w_anode369w[3]   ; 4       ;
; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|decode_ira:rden_decode_b|w_anode379w[3]~0 ; 4       ;
; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|decode_ira:decode2|w_anode399w[3]~0       ; 4       ;
; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|decode_ira:rden_decode_b|w_anode389w[3]~0 ; 4       ;
; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|decode_ira:decode2|w_anode389w[3]~0       ; 4       ;
; RAMs_drive:RAM_controller|writeEna_32~1                                                                                                                   ; 4       ;
; RAMs_drive:RAM_controller|LessThan5~0                                                                                                                     ; 4       ;
; RAMs_drive:RAM_controller|LessThan23~1                                                                                                                    ; 4       ;
; VGA_generator:VGA_controller|Hcount[8]                                                                                                                    ; 4       ;
; VGA_generator:VGA_controller|Hcount[6]                                                                                                                    ; 4       ;
; VGA_generator:VGA_controller|red~0                                                                                                                        ; 4       ;
; SCCBdrive:SCCBdriver|C_E                                                                                                                                  ; 4       ;
; RAMs_drive:RAM_controller|h_count_write[0]                                                                                                                ; 4       ;
; RAMs_drive:RAM_controller|h_count_write[1]                                                                                                                ; 4       ;
; RAMs_drive:RAM_controller|h_count_write[2]                                                                                                                ; 4       ;
; RAMs_drive:RAM_controller|h_count_write[3]                                                                                                                ; 4       ;
; CLOCK_50~input                                                                                                                                            ; 3       ;
; RAMs_drive:RAM_controller|readDir_16[13]                                                                                                                  ; 3       ;
; RAMs_drive:RAM_controller|writeDir_8[13]                                                                                                                  ; 3       ;
; RAMs_drive:RAM_controller|writeDir_32[13]                                                                                                                 ; 3       ;
; RAMs_drive:RAM_controller|Par_Reg~10                                                                                                                      ; 3       ;
; VGA_generator:VGA_controller|Hcount[3]                                                                                                                    ; 3       ;
; VGA_generator:VGA_controller|Hcount[2]                                                                                                                    ; 3       ;
; VGA_generator:VGA_controller|Hcount[1]                                                                                                                    ; 3       ;
; VGA_generator:VGA_controller|Hcount[0]                                                                                                                    ; 3       ;
; RAMs_drive:RAM_controller|Add43~4                                                                                                                         ; 3       ;
; RAMs_drive:RAM_controller|Add43~3                                                                                                                         ; 3       ;
; RAMs_drive:RAM_controller|Add43~2                                                                                                                         ; 3       ;
; RAMs_drive:RAM_controller|Add43~1                                                                                                                         ; 3       ;
; RAMs_drive:RAM_controller|Add43~0                                                                                                                         ; 3       ;
; RAMs_drive:RAM_controller|Add18~4                                                                                                                         ; 3       ;
; RAMs_drive:RAM_controller|Add18~3                                                                                                                         ; 3       ;
; RAMs_drive:RAM_controller|Add18~2                                                                                                                         ; 3       ;
; RAMs_drive:RAM_controller|Add18~1                                                                                                                         ; 3       ;
; RAMs_drive:RAM_controller|Add18~0                                                                                                                         ; 3       ;
; RAMs_drive:RAM_controller|LessThan9~0                                                                                                                     ; 3       ;
; RAMs_drive:RAM_controller|LessThan2~1                                                                                                                     ; 3       ;
; RAMs_drive:RAM_controller|LessThan2~0                                                                                                                     ; 3       ;
; RAMs_drive:RAM_controller|LessThan4~1                                                                                                                     ; 3       ;
; VGA_generator:VGA_controller|LessThan6~0                                                                                                                  ; 3       ;
; SCCBdrive:SCCBdriver|EE                                                                                                                                   ; 3       ;
; RAMs_drive:RAM_controller|D_out[1]~13                                                                                                                     ; 3       ;
; RAMs_drive:RAM_controller|LessThan23~0                                                                                                                    ; 3       ;
; RAMs_drive:RAM_controller|D_out~8                                                                                                                         ; 3       ;
; RAMs_drive:RAM_controller|LessThan15~0                                                                                                                    ; 3       ;
; VGA_generator:VGA_controller|Hcount[9]                                                                                                                    ; 3       ;
; RAMs_drive:RAM_controller|parity_check~9                                                                                                                  ; 3       ;
; RAMs_drive:RAM_controller|parity_check~7                                                                                                                  ; 3       ;
; RAMs_drive:RAM_controller|parity_check~6                                                                                                                  ; 3       ;
; RAMs_drive:RAM_controller|parity_check~5                                                                                                                  ; 3       ;
; SCCBdrive:SCCBdriver|clk400data                                                                                                                           ; 3       ;
; div800k:DIV800|Qaux[5]                                                                                                                                    ; 3       ;
; SCCBdrive:SCCBdriver|clk400                                                                                                                               ; 3       ;
; RAMs_drive:RAM_controller|Add52~12                                                                                                                        ; 3       ;
; GPIO1_D[8]~input                                                                                                                                          ; 2       ;
; RAMs_drive:RAM_controller|readDir_16[14]                                                                                                                  ; 2       ;
; RAMs_drive:RAM_controller|readDir_32[15]                                                                                                                  ; 2       ;
; RAMs_drive:RAM_controller|Parity_register[110]                                                                                                            ; 2       ;
; RAMs_drive:RAM_controller|Parity_register[111]                                                                                                            ; 2       ;
; RAMs_drive:RAM_controller|Parity_register[14]                                                                                                             ; 2       ;
; RAMs_drive:RAM_controller|Parity_register[15]                                                                                                             ; 2       ;
; RAMs_drive:RAM_controller|Parity_register[46]                                                                                                             ; 2       ;
; RAMs_drive:RAM_controller|Parity_register[47]                                                                                                             ; 2       ;
; RAMs_drive:RAM_controller|Parity_register[78]                                                                                                             ; 2       ;
; RAMs_drive:RAM_controller|Parity_register[79]                                                                                                             ; 2       ;
; RAMs_drive:RAM_controller|Parity_register[98]                                                                                                             ; 2       ;
; RAMs_drive:RAM_controller|Parity_register[99]                                                                                                             ; 2       ;
; RAMs_drive:RAM_controller|Parity_register[2]                                                                                                              ; 2       ;
; RAMs_drive:RAM_controller|Parity_register[3]                                                                                                              ; 2       ;
; RAMs_drive:RAM_controller|Parity_register[66]                                                                                                             ; 2       ;
; RAMs_drive:RAM_controller|Parity_register[67]                                                                                                             ; 2       ;
; RAMs_drive:RAM_controller|Parity_register[34]                                                                                                             ; 2       ;
; RAMs_drive:RAM_controller|Parity_register[35]                                                                                                             ; 2       ;
; RAMs_drive:RAM_controller|Parity_register[102]                                                                                                            ; 2       ;
; RAMs_drive:RAM_controller|Parity_register[103]                                                                                                            ; 2       ;
; RAMs_drive:RAM_controller|Parity_register[6]                                                                                                              ; 2       ;
; RAMs_drive:RAM_controller|Parity_register[7]                                                                                                              ; 2       ;
; RAMs_drive:RAM_controller|Parity_register[70]                                                                                                             ; 2       ;
; RAMs_drive:RAM_controller|Parity_register[71]                                                                                                             ; 2       ;
; RAMs_drive:RAM_controller|Parity_register[38]                                                                                                             ; 2       ;
; RAMs_drive:RAM_controller|Parity_register[39]                                                                                                             ; 2       ;
; RAMs_drive:RAM_controller|Parity_register[106]                                                                                                            ; 2       ;
; RAMs_drive:RAM_controller|Parity_register[107]                                                                                                            ; 2       ;
; RAMs_drive:RAM_controller|Parity_register[10]                                                                                                             ; 2       ;
; RAMs_drive:RAM_controller|Parity_register[11]                                                                                                             ; 2       ;
; RAMs_drive:RAM_controller|Parity_register[42]                                                                                                             ; 2       ;
; RAMs_drive:RAM_controller|Parity_register[43]                                                                                                             ; 2       ;
; RAMs_drive:RAM_controller|Parity_register[74]                                                                                                             ; 2       ;
; RAMs_drive:RAM_controller|Parity_register[75]                                                                                                             ; 2       ;
; RAMs_drive:RAM_controller|Parity_register[124]                                                                                                            ; 2       ;
; RAMs_drive:RAM_controller|Parity_register[125]                                                                                                            ; 2       ;
; RAMs_drive:RAM_controller|Parity_register[28]                                                                                                             ; 2       ;
; RAMs_drive:RAM_controller|Parity_register[29]                                                                                                             ; 2       ;
; RAMs_drive:RAM_controller|Parity_register[60]                                                                                                             ; 2       ;
; RAMs_drive:RAM_controller|Parity_register[61]                                                                                                             ; 2       ;
; RAMs_drive:RAM_controller|Parity_register[92]                                                                                                             ; 2       ;
; RAMs_drive:RAM_controller|Parity_register[93]                                                                                                             ; 2       ;
; RAMs_drive:RAM_controller|Parity_register[112]                                                                                                            ; 2       ;
; RAMs_drive:RAM_controller|Parity_register[113]                                                                                                            ; 2       ;
; RAMs_drive:RAM_controller|Parity_register[16]                                                                                                             ; 2       ;
; RAMs_drive:RAM_controller|Parity_register[17]                                                                                                             ; 2       ;
; RAMs_drive:RAM_controller|Parity_register[80]                                                                                                             ; 2       ;
; RAMs_drive:RAM_controller|Parity_register[81]                                                                                                             ; 2       ;
; RAMs_drive:RAM_controller|Parity_register[48]                                                                                                             ; 2       ;
; RAMs_drive:RAM_controller|Parity_register[49]                                                                                                             ; 2       ;
; RAMs_drive:RAM_controller|Parity_register[116]                                                                                                            ; 2       ;
; RAMs_drive:RAM_controller|Parity_register[117]                                                                                                            ; 2       ;
; RAMs_drive:RAM_controller|Parity_register[20]                                                                                                             ; 2       ;
; RAMs_drive:RAM_controller|Parity_register[21]                                                                                                             ; 2       ;
; RAMs_drive:RAM_controller|Parity_register[84]                                                                                                             ; 2       ;
; RAMs_drive:RAM_controller|Parity_register[85]                                                                                                             ; 2       ;
; RAMs_drive:RAM_controller|Parity_register[52]                                                                                                             ; 2       ;
; RAMs_drive:RAM_controller|Parity_register[53]                                                                                                             ; 2       ;
; RAMs_drive:RAM_controller|Parity_register[120]                                                                                                            ; 2       ;
; RAMs_drive:RAM_controller|Parity_register[121]                                                                                                            ; 2       ;
; RAMs_drive:RAM_controller|Parity_register[24]                                                                                                             ; 2       ;
; RAMs_drive:RAM_controller|Parity_register[25]                                                                                                             ; 2       ;
; RAMs_drive:RAM_controller|Parity_register[56]                                                                                                             ; 2       ;
; RAMs_drive:RAM_controller|Parity_register[57]                                                                                                             ; 2       ;
; RAMs_drive:RAM_controller|Parity_register[88]                                                                                                             ; 2       ;
; RAMs_drive:RAM_controller|Parity_register[89]                                                                                                             ; 2       ;
; RAMs_drive:RAM_controller|Parity_register[126]                                                                                                            ; 2       ;
; RAMs_drive:RAM_controller|Parity_register[127]                                                                                                            ; 2       ;
; RAMs_drive:RAM_controller|Parity_register[30]                                                                                                             ; 2       ;
; RAMs_drive:RAM_controller|Parity_register[31]                                                                                                             ; 2       ;
; RAMs_drive:RAM_controller|Parity_register[62]                                                                                                             ; 2       ;
; RAMs_drive:RAM_controller|Parity_register[63]                                                                                                             ; 2       ;
; RAMs_drive:RAM_controller|Parity_register[94]                                                                                                             ; 2       ;
; RAMs_drive:RAM_controller|Parity_register[95]                                                                                                             ; 2       ;
; RAMs_drive:RAM_controller|Parity_register[114]                                                                                                            ; 2       ;
; RAMs_drive:RAM_controller|Parity_register[115]                                                                                                            ; 2       ;
; RAMs_drive:RAM_controller|Parity_register[18]                                                                                                             ; 2       ;
; RAMs_drive:RAM_controller|Parity_register[19]                                                                                                             ; 2       ;
; RAMs_drive:RAM_controller|Parity_register[82]                                                                                                             ; 2       ;
; RAMs_drive:RAM_controller|Parity_register[83]                                                                                                             ; 2       ;
; RAMs_drive:RAM_controller|Parity_register[50]                                                                                                             ; 2       ;
; RAMs_drive:RAM_controller|Parity_register[51]                                                                                                             ; 2       ;
; RAMs_drive:RAM_controller|Parity_register[118]                                                                                                            ; 2       ;
; RAMs_drive:RAM_controller|Parity_register[119]                                                                                                            ; 2       ;
; RAMs_drive:RAM_controller|Parity_register[22]                                                                                                             ; 2       ;
; RAMs_drive:RAM_controller|Parity_register[23]                                                                                                             ; 2       ;
; RAMs_drive:RAM_controller|Parity_register[86]                                                                                                             ; 2       ;
; RAMs_drive:RAM_controller|Parity_register[87]                                                                                                             ; 2       ;
; RAMs_drive:RAM_controller|Parity_register[54]                                                                                                             ; 2       ;
; RAMs_drive:RAM_controller|Parity_register[55]                                                                                                             ; 2       ;
; RAMs_drive:RAM_controller|Parity_register[122]                                                                                                            ; 2       ;
; RAMs_drive:RAM_controller|Parity_register[123]                                                                                                            ; 2       ;
; RAMs_drive:RAM_controller|Parity_register[26]                                                                                                             ; 2       ;
; RAMs_drive:RAM_controller|Parity_register[27]                                                                                                             ; 2       ;
; RAMs_drive:RAM_controller|Parity_register[58]                                                                                                             ; 2       ;
; RAMs_drive:RAM_controller|Parity_register[59]                                                                                                             ; 2       ;
; RAMs_drive:RAM_controller|Parity_register[90]                                                                                                             ; 2       ;
; RAMs_drive:RAM_controller|Parity_register[91]                                                                                                             ; 2       ;
; RAMs_drive:RAM_controller|Parity_register[108]                                                                                                            ; 2       ;
; RAMs_drive:RAM_controller|Parity_register[109]                                                                                                            ; 2       ;
; RAMs_drive:RAM_controller|Parity_register[12]                                                                                                             ; 2       ;
; RAMs_drive:RAM_controller|Parity_register[13]                                                                                                             ; 2       ;
; RAMs_drive:RAM_controller|Parity_register[44]                                                                                                             ; 2       ;
; RAMs_drive:RAM_controller|Parity_register[45]                                                                                                             ; 2       ;
; RAMs_drive:RAM_controller|Parity_register[76]                                                                                                             ; 2       ;
; RAMs_drive:RAM_controller|Parity_register[77]                                                                                                             ; 2       ;
; RAMs_drive:RAM_controller|Parity_register[96]                                                                                                             ; 2       ;
; RAMs_drive:RAM_controller|Parity_register[97]                                                                                                             ; 2       ;
; RAMs_drive:RAM_controller|Parity_register[0]                                                                                                              ; 2       ;
; RAMs_drive:RAM_controller|Parity_register[1]                                                                                                              ; 2       ;
; RAMs_drive:RAM_controller|Parity_register[64]                                                                                                             ; 2       ;
; RAMs_drive:RAM_controller|Parity_register[65]                                                                                                             ; 2       ;
; RAMs_drive:RAM_controller|Parity_register[32]                                                                                                             ; 2       ;
; RAMs_drive:RAM_controller|Parity_register[33]                                                                                                             ; 2       ;
; RAMs_drive:RAM_controller|Parity_register[100]                                                                                                            ; 2       ;
; RAMs_drive:RAM_controller|Parity_register[101]                                                                                                            ; 2       ;
; RAMs_drive:RAM_controller|Parity_register[4]                                                                                                              ; 2       ;
; RAMs_drive:RAM_controller|Parity_register[5]                                                                                                              ; 2       ;
; RAMs_drive:RAM_controller|Parity_register[68]                                                                                                             ; 2       ;
; RAMs_drive:RAM_controller|Parity_register[69]                                                                                                             ; 2       ;
; RAMs_drive:RAM_controller|Parity_register[36]                                                                                                             ; 2       ;
; RAMs_drive:RAM_controller|Parity_register[37]                                                                                                             ; 2       ;
; RAMs_drive:RAM_controller|Parity_register[104]                                                                                                            ; 2       ;
; RAMs_drive:RAM_controller|Parity_register[105]                                                                                                            ; 2       ;
; RAMs_drive:RAM_controller|Parity_register[8]                                                                                                              ; 2       ;
; RAMs_drive:RAM_controller|Parity_register[9]                                                                                                              ; 2       ;
; RAMs_drive:RAM_controller|Parity_register[40]                                                                                                             ; 2       ;
; RAMs_drive:RAM_controller|Parity_register[41]                                                                                                             ; 2       ;
; RAMs_drive:RAM_controller|Parity_register[72]                                                                                                             ; 2       ;
; RAMs_drive:RAM_controller|Parity_register[73]                                                                                                             ; 2       ;
; RAMs_drive:RAM_controller|Parity_register[230]                                                                                                            ; 2       ;
; RAMs_drive:RAM_controller|Parity_register[231]                                                                                                            ; 2       ;
; RAMs_drive:RAM_controller|Parity_register[224]                                                                                                            ; 2       ;
; RAMs_drive:RAM_controller|Parity_register[225]                                                                                                            ; 2       ;
; RAMs_drive:RAM_controller|Parity_register[228]                                                                                                            ; 2       ;
; RAMs_drive:RAM_controller|Parity_register[229]                                                                                                            ; 2       ;
; RAMs_drive:RAM_controller|Parity_register[226]                                                                                                            ; 2       ;
; RAMs_drive:RAM_controller|Parity_register[227]                                                                                                            ; 2       ;
; RAMs_drive:RAM_controller|Parity_register[234]                                                                                                            ; 2       ;
; RAMs_drive:RAM_controller|Parity_register[235]                                                                                                            ; 2       ;
; RAMs_drive:RAM_controller|Parity_register[232]                                                                                                            ; 2       ;
; RAMs_drive:RAM_controller|Parity_register[233]                                                                                                            ; 2       ;
; RAMs_drive:RAM_controller|Parity_register[236]                                                                                                            ; 2       ;
; RAMs_drive:RAM_controller|Parity_register[237]                                                                                                            ; 2       ;
; RAMs_drive:RAM_controller|Parity_register[142]                                                                                                            ; 2       ;
; RAMs_drive:RAM_controller|Parity_register[143]                                                                                                            ; 2       ;
; RAMs_drive:RAM_controller|Parity_register[136]                                                                                                            ; 2       ;
; RAMs_drive:RAM_controller|Parity_register[137]                                                                                                            ; 2       ;
; RAMs_drive:RAM_controller|Parity_register[140]                                                                                                            ; 2       ;
; RAMs_drive:RAM_controller|Parity_register[141]                                                                                                            ; 2       ;
; RAMs_drive:RAM_controller|Parity_register[138]                                                                                                            ; 2       ;
; RAMs_drive:RAM_controller|Parity_register[139]                                                                                                            ; 2       ;
; RAMs_drive:RAM_controller|Parity_register[150]                                                                                                            ; 2       ;
; RAMs_drive:RAM_controller|Parity_register[151]                                                                                                            ; 2       ;
; RAMs_drive:RAM_controller|Parity_register[144]                                                                                                            ; 2       ;
; RAMs_drive:RAM_controller|Parity_register[145]                                                                                                            ; 2       ;
; RAMs_drive:RAM_controller|Parity_register[148]                                                                                                            ; 2       ;
; RAMs_drive:RAM_controller|Parity_register[149]                                                                                                            ; 2       ;
; RAMs_drive:RAM_controller|Parity_register[146]                                                                                                            ; 2       ;
; RAMs_drive:RAM_controller|Parity_register[147]                                                                                                            ; 2       ;
; RAMs_drive:RAM_controller|Parity_register[158]                                                                                                            ; 2       ;
; RAMs_drive:RAM_controller|Parity_register[159]                                                                                                            ; 2       ;
; RAMs_drive:RAM_controller|Parity_register[152]                                                                                                            ; 2       ;
; RAMs_drive:RAM_controller|Parity_register[153]                                                                                                            ; 2       ;
; RAMs_drive:RAM_controller|Parity_register[156]                                                                                                            ; 2       ;
; RAMs_drive:RAM_controller|Parity_register[157]                                                                                                            ; 2       ;
; RAMs_drive:RAM_controller|Parity_register[154]                                                                                                            ; 2       ;
; RAMs_drive:RAM_controller|Parity_register[155]                                                                                                            ; 2       ;
; RAMs_drive:RAM_controller|Parity_register[134]                                                                                                            ; 2       ;
; RAMs_drive:RAM_controller|Parity_register[135]                                                                                                            ; 2       ;
; RAMs_drive:RAM_controller|Parity_register[128]                                                                                                            ; 2       ;
; RAMs_drive:RAM_controller|Parity_register[129]                                                                                                            ; 2       ;
; RAMs_drive:RAM_controller|Parity_register[132]                                                                                                            ; 2       ;
; RAMs_drive:RAM_controller|Parity_register[133]                                                                                                            ; 2       ;
; RAMs_drive:RAM_controller|Parity_register[130]                                                                                                            ; 2       ;
; RAMs_drive:RAM_controller|Parity_register[131]                                                                                                            ; 2       ;
; RAMs_drive:RAM_controller|Parity_register[174]                                                                                                            ; 2       ;
; RAMs_drive:RAM_controller|Parity_register[175]                                                                                                            ; 2       ;
; RAMs_drive:RAM_controller|Parity_register[164]                                                                                                            ; 2       ;
; RAMs_drive:RAM_controller|Parity_register[165]                                                                                                            ; 2       ;
; RAMs_drive:RAM_controller|Parity_register[166]                                                                                                            ; 2       ;
; RAMs_drive:RAM_controller|Parity_register[167]                                                                                                            ; 2       ;
; RAMs_drive:RAM_controller|Parity_register[172]                                                                                                            ; 2       ;
; RAMs_drive:RAM_controller|Parity_register[173]                                                                                                            ; 2       ;
; RAMs_drive:RAM_controller|Parity_register[178]                                                                                                            ; 2       ;
; RAMs_drive:RAM_controller|Parity_register[179]                                                                                                            ; 2       ;
; RAMs_drive:RAM_controller|Parity_register[186]                                                                                                            ; 2       ;
; RAMs_drive:RAM_controller|Parity_register[187]                                                                                                            ; 2       ;
; RAMs_drive:RAM_controller|Parity_register[176]                                                                                                            ; 2       ;
; RAMs_drive:RAM_controller|Parity_register[177]                                                                                                            ; 2       ;
; RAMs_drive:RAM_controller|Parity_register[184]                                                                                                            ; 2       ;
; RAMs_drive:RAM_controller|Parity_register[185]                                                                                                            ; 2       ;
; RAMs_drive:RAM_controller|Parity_register[190]                                                                                                            ; 2       ;
; RAMs_drive:RAM_controller|Parity_register[191]                                                                                                            ; 2       ;
; RAMs_drive:RAM_controller|Parity_register[180]                                                                                                            ; 2       ;
; RAMs_drive:RAM_controller|Parity_register[181]                                                                                                            ; 2       ;
; RAMs_drive:RAM_controller|Parity_register[182]                                                                                                            ; 2       ;
; RAMs_drive:RAM_controller|Parity_register[183]                                                                                                            ; 2       ;
; RAMs_drive:RAM_controller|Parity_register[188]                                                                                                            ; 2       ;
; RAMs_drive:RAM_controller|Parity_register[189]                                                                                                            ; 2       ;
; RAMs_drive:RAM_controller|Parity_register[170]                                                                                                            ; 2       ;
; RAMs_drive:RAM_controller|Parity_register[171]                                                                                                            ; 2       ;
; RAMs_drive:RAM_controller|Parity_register[160]                                                                                                            ; 2       ;
; RAMs_drive:RAM_controller|Parity_register[161]                                                                                                            ; 2       ;
; RAMs_drive:RAM_controller|Parity_register[162]                                                                                                            ; 2       ;
; RAMs_drive:RAM_controller|Parity_register[163]                                                                                                            ; 2       ;
; RAMs_drive:RAM_controller|Parity_register[168]                                                                                                            ; 2       ;
; RAMs_drive:RAM_controller|Parity_register[169]                                                                                                            ; 2       ;
; RAMs_drive:RAM_controller|Parity_register[206]                                                                                                            ; 2       ;
; RAMs_drive:RAM_controller|Parity_register[207]                                                                                                            ; 2       ;
; RAMs_drive:RAM_controller|Parity_register[200]                                                                                                            ; 2       ;
; RAMs_drive:RAM_controller|Parity_register[201]                                                                                                            ; 2       ;
; RAMs_drive:RAM_controller|Parity_register[202]                                                                                                            ; 2       ;
; RAMs_drive:RAM_controller|Parity_register[203]                                                                                                            ; 2       ;
; RAMs_drive:RAM_controller|Parity_register[204]                                                                                                            ; 2       ;
; RAMs_drive:RAM_controller|Parity_register[205]                                                                                                            ; 2       ;
; RAMs_drive:RAM_controller|Parity_register[214]                                                                                                            ; 2       ;
; RAMs_drive:RAM_controller|Parity_register[215]                                                                                                            ; 2       ;
; RAMs_drive:RAM_controller|Parity_register[208]                                                                                                            ; 2       ;
; RAMs_drive:RAM_controller|Parity_register[209]                                                                                                            ; 2       ;
; RAMs_drive:RAM_controller|Parity_register[210]                                                                                                            ; 2       ;
; RAMs_drive:RAM_controller|Parity_register[211]                                                                                                            ; 2       ;
; RAMs_drive:RAM_controller|Parity_register[212]                                                                                                            ; 2       ;
; RAMs_drive:RAM_controller|Parity_register[213]                                                                                                            ; 2       ;
; RAMs_drive:RAM_controller|Parity_register[222]                                                                                                            ; 2       ;
; RAMs_drive:RAM_controller|Parity_register[223]                                                                                                            ; 2       ;
; RAMs_drive:RAM_controller|Parity_register[216]                                                                                                            ; 2       ;
; RAMs_drive:RAM_controller|Parity_register[217]                                                                                                            ; 2       ;
; RAMs_drive:RAM_controller|Parity_register[218]                                                                                                            ; 2       ;
; RAMs_drive:RAM_controller|Parity_register[219]                                                                                                            ; 2       ;
; RAMs_drive:RAM_controller|Parity_register[220]                                                                                                            ; 2       ;
; RAMs_drive:RAM_controller|Parity_register[221]                                                                                                            ; 2       ;
; RAMs_drive:RAM_controller|Parity_register[198]                                                                                                            ; 2       ;
; RAMs_drive:RAM_controller|Parity_register[199]                                                                                                            ; 2       ;
; RAMs_drive:RAM_controller|Parity_register[192]                                                                                                            ; 2       ;
; RAMs_drive:RAM_controller|Parity_register[193]                                                                                                            ; 2       ;
; RAMs_drive:RAM_controller|Parity_register[194]                                                                                                            ; 2       ;
; RAMs_drive:RAM_controller|Parity_register[195]                                                                                                            ; 2       ;
; RAMs_drive:RAM_controller|Parity_register[196]                                                                                                            ; 2       ;
; RAMs_drive:RAM_controller|Parity_register[197]                                                                                                            ; 2       ;
; div800k:DIV800|Qaux[0]                                                                                                                                    ; 2       ;
; div800k:DIV800|Qaux[1]                                                                                                                                    ; 2       ;
; div800k:DIV800|Qaux[2]                                                                                                                                    ; 2       ;
; RAMs_drive:RAM_controller|readDir_16[14]~4                                                                                                                ; 2       ;
; RAMs_drive:RAM_controller|D_out~32                                                                                                                        ; 2       ;
; RAMs_drive:RAM_controller|LessThan8~2                                                                                                                     ; 2       ;
; div800k:DIV800|Qaux[3]                                                                                                                                    ; 2       ;
; RAMs_drive:RAM_controller|readEna_16~0                                                                                                                    ; 2       ;
; RAMs_drive:RAM_controller|RAMdevice_8:RAMdev_8|altsyncram:altsyncram_component|altsyncram_6lq3:auto_generated|rden_b_store                                ; 2       ;
; RAMs_drive:RAM_controller|writeEna_8~2                                                                                                                    ; 2       ;
; RAMs_drive:RAM_controller|LessThan10~0                                                                                                                    ; 2       ;
; RAMs_drive:RAM_controller|readEna_32~1                                                                                                                    ; 2       ;
; RAMs_drive:RAM_controller|writeEna_32~0                                                                                                                   ; 2       ;
; RAMs_drive:RAM_controller|LessThan8~0                                                                                                                     ; 2       ;
; RAMs_drive:RAM_controller|Write_addressing~2                                                                                                              ; 2       ;
; RAMs_drive:RAM_controller|Write_addressing~0                                                                                                              ; 2       ;
; RAMs_drive:RAM_controller|writeEna~1                                                                                                                      ; 2       ;
; RAMs_drive:RAM_controller|LessThan3~0                                                                                                                     ; 2       ;
; RAMs_drive:RAM_controller|writeEna~0                                                                                                                      ; 2       ;
; VGA_generator:VGA_controller|Equal0~2                                                                                                                     ; 2       ;
; VGA_generator:VGA_controller|Equal0~0                                                                                                                     ; 2       ;
; VGA_generator:VGA_controller|set_color~7                                                                                                                  ; 2       ;
; VGA_generator:VGA_controller|process_0~0                                                                                                                  ; 2       ;
; CAPdrive:CAPdriver|Z_1:DEPHASE|Qt                                                                                                                         ; 2       ;
; div800k:DIV800|Qaux[4]                                                                                                                                    ; 2       ;
; SCCBdrive:SCCBdriver|C_Esync                                                                                                                              ; 2       ;
; VGA_generator:VGA_controller|red~4                                                                                                                        ; 2       ;
; RAMs_drive:RAM_controller|D_out[3]~31                                                                                                                     ; 2       ;
; RAMs_drive:RAM_controller|D_out[3]~29                                                                                                                     ; 2       ;
; VGA_generator:VGA_controller|red~3                                                                                                                        ; 2       ;
; RAMs_drive:RAM_controller|D_out[2]~28                                                                                                                     ; 2       ;
; RAMs_drive:RAM_controller|D_out[2]~26                                                                                                                     ; 2       ;
; VGA_generator:VGA_controller|red~2                                                                                                                        ; 2       ;
; RAMs_drive:RAM_controller|D_out[1]~25                                                                                                                     ; 2       ;
; RAMs_drive:RAM_controller|D_out[1]~20                                                                                                                     ; 2       ;
; VGA_generator:VGA_controller|red~1                                                                                                                        ; 2       ;
; RAMs_drive:RAM_controller|D_out[0]~16                                                                                                                     ; 2       ;
; RAMs_drive:RAM_controller|D_out~9                                                                                                                         ; 2       ;
; RAMs_drive:RAM_controller|Add53~4                                                                                                                         ; 2       ;
; RAMs_drive:RAM_controller|RAMdevice_8:RAMdev_8|altsyncram:altsyncram_component|altsyncram_6lq3:auto_generated|address_reg_b[0]                            ; 2       ;
; RAMs_drive:RAM_controller|D_out[0]~7                                                                                                                      ; 2       ;
; RAMs_drive:RAM_controller|D_out~4                                                                                                                         ; 2       ;
; RAMs_drive:RAM_controller|parity_check~10                                                                                                                 ; 2       ;
; RAMs_drive:RAM_controller|LessThan15~1                                                                                                                    ; 2       ;
; RAMs_drive:RAM_controller|ReadEna~1                                                                                                                       ; 2       ;
; RAMs_drive:RAM_controller|Mux0~197                                                                                                                        ; 2       ;
; RAMs_drive:RAM_controller|Mux0~160                                                                                                                        ; 2       ;
; RAMs_drive:RAM_controller|Mux0~118                                                                                                                        ; 2       ;
; RAMs_drive:RAM_controller|Mux0~117                                                                                                                        ; 2       ;
; RAMs_drive:RAM_controller|Mux0~116                                                                                                                        ; 2       ;
; RAMs_drive:RAM_controller|Mux0~115                                                                                                                        ; 2       ;
; RAMs_drive:RAM_controller|Mux0~114                                                                                                                        ; 2       ;
; RAMs_drive:RAM_controller|Mux0~113                                                                                                                        ; 2       ;
; RAMs_drive:RAM_controller|Mux0~112                                                                                                                        ; 2       ;
; RAMs_drive:RAM_controller|Mux0~111                                                                                                                        ; 2       ;
; RAMs_drive:RAM_controller|Mux0~110                                                                                                                        ; 2       ;
; RAMs_drive:RAM_controller|Mux0~109                                                                                                                        ; 2       ;
; RAMs_drive:RAM_controller|Mux0~108                                                                                                                        ; 2       ;
; RAMs_drive:RAM_controller|Mux0~107                                                                                                                        ; 2       ;
; RAMs_drive:RAM_controller|Mux0~106                                                                                                                        ; 2       ;
; RAMs_drive:RAM_controller|Mux0~105                                                                                                                        ; 2       ;
; RAMs_drive:RAM_controller|Mux0~104                                                                                                                        ; 2       ;
; RAMs_drive:RAM_controller|Mux0~103                                                                                                                        ; 2       ;
; RAMs_drive:RAM_controller|Mux0~102                                                                                                                        ; 2       ;
; RAMs_drive:RAM_controller|Mux0~101                                                                                                                        ; 2       ;
; RAMs_drive:RAM_controller|Mux0~100                                                                                                                        ; 2       ;
; RAMs_drive:RAM_controller|Mux0~99                                                                                                                         ; 2       ;
; RAMs_drive:RAM_controller|Mux0~98                                                                                                                         ; 2       ;
; RAMs_drive:RAM_controller|Mux0~97                                                                                                                         ; 2       ;
; RAMs_drive:RAM_controller|Mux0~96                                                                                                                         ; 2       ;
; RAMs_drive:RAM_controller|Mux0~95                                                                                                                         ; 2       ;
; RAMs_drive:RAM_controller|Mux0~94                                                                                                                         ; 2       ;
; RAMs_drive:RAM_controller|Mux0~93                                                                                                                         ; 2       ;
; RAMs_drive:RAM_controller|Mux0~92                                                                                                                         ; 2       ;
; RAMs_drive:RAM_controller|Mux0~91                                                                                                                         ; 2       ;
; RAMs_drive:RAM_controller|Mux0~90                                                                                                                         ; 2       ;
; RAMs_drive:RAM_controller|Mux0~89                                                                                                                         ; 2       ;
; RAMs_drive:RAM_controller|Mux0~88                                                                                                                         ; 2       ;
; RAMs_drive:RAM_controller|Mux0~87                                                                                                                         ; 2       ;
; RAMs_drive:RAM_controller|Mux0~86                                                                                                                         ; 2       ;
; RAMs_drive:RAM_controller|Mux0~85                                                                                                                         ; 2       ;
; RAMs_drive:RAM_controller|Mux0~84                                                                                                                         ; 2       ;
; RAMs_drive:RAM_controller|Mux0~83                                                                                                                         ; 2       ;
; RAMs_drive:RAM_controller|Mux0~82                                                                                                                         ; 2       ;
; RAMs_drive:RAM_controller|Mux0~81                                                                                                                         ; 2       ;
; RAMs_drive:RAM_controller|Mux0~80                                                                                                                         ; 2       ;
; RAMs_drive:RAM_controller|Mux0~79                                                                                                                         ; 2       ;
; RAMs_drive:RAM_controller|Mux0~78                                                                                                                         ; 2       ;
; RAMs_drive:RAM_controller|Mux0~77                                                                                                                         ; 2       ;
; RAMs_drive:RAM_controller|Mux0~76                                                                                                                         ; 2       ;
; RAMs_drive:RAM_controller|Mux0~75                                                                                                                         ; 2       ;
; RAMs_drive:RAM_controller|Mux0~74                                                                                                                         ; 2       ;
; RAMs_drive:RAM_controller|Mux0~73                                                                                                                         ; 2       ;
; RAMs_drive:RAM_controller|Mux0~72                                                                                                                         ; 2       ;
; RAMs_drive:RAM_controller|Mux0~71                                                                                                                         ; 2       ;
; RAMs_drive:RAM_controller|Mux0~70                                                                                                                         ; 2       ;
; RAMs_drive:RAM_controller|Mux0~69                                                                                                                         ; 2       ;
; RAMs_drive:RAM_controller|Mux0~68                                                                                                                         ; 2       ;
; RAMs_drive:RAM_controller|Mux0~67                                                                                                                         ; 2       ;
; RAMs_drive:RAM_controller|Mux0~66                                                                                                                         ; 2       ;
; RAMs_drive:RAM_controller|Mux0~65                                                                                                                         ; 2       ;
; RAMs_drive:RAM_controller|Mux0~64                                                                                                                         ; 2       ;
; RAMs_drive:RAM_controller|Mux0~63                                                                                                                         ; 2       ;
; RAMs_drive:RAM_controller|Mux0~62                                                                                                                         ; 2       ;
; RAMs_drive:RAM_controller|Mux0~61                                                                                                                         ; 2       ;
; RAMs_drive:RAM_controller|Mux0~60                                                                                                                         ; 2       ;
; RAMs_drive:RAM_controller|Mux0~59                                                                                                                         ; 2       ;
; RAMs_drive:RAM_controller|Mux0~58                                                                                                                         ; 2       ;
; RAMs_drive:RAM_controller|Mux0~57                                                                                                                         ; 2       ;
; RAMs_drive:RAM_controller|Mux0~56                                                                                                                         ; 2       ;
; RAMs_drive:RAM_controller|Mux0~55                                                                                                                         ; 2       ;
; RAMs_drive:RAM_controller|Mux0~54                                                                                                                         ; 2       ;
; RAMs_drive:RAM_controller|Mux0~53                                                                                                                         ; 2       ;
; RAMs_drive:RAM_controller|Mux0~52                                                                                                                         ; 2       ;
; RAMs_drive:RAM_controller|Mux0~51                                                                                                                         ; 2       ;
; RAMs_drive:RAM_controller|Mux0~50                                                                                                                         ; 2       ;
; RAMs_drive:RAM_controller|Mux0~49                                                                                                                         ; 2       ;
; RAMs_drive:RAM_controller|Mux0~48                                                                                                                         ; 2       ;
; RAMs_drive:RAM_controller|Mux0~47                                                                                                                         ; 2       ;
; RAMs_drive:RAM_controller|Mux0~46                                                                                                                         ; 2       ;
; RAMs_drive:RAM_controller|Mux0~45                                                                                                                         ; 2       ;
; RAMs_drive:RAM_controller|Mux0~44                                                                                                                         ; 2       ;
; RAMs_drive:RAM_controller|Mux0~43                                                                                                                         ; 2       ;
; RAMs_drive:RAM_controller|Mux0~42                                                                                                                         ; 2       ;
; RAMs_drive:RAM_controller|Mux0~41                                                                                                                         ; 2       ;
; RAMs_drive:RAM_controller|Mux0~40                                                                                                                         ; 2       ;
; RAMs_drive:RAM_controller|Mux0~39                                                                                                                         ; 2       ;
; RAMs_drive:RAM_controller|Mux0~38                                                                                                                         ; 2       ;
; RAMs_drive:RAM_controller|Mux0~37                                                                                                                         ; 2       ;
; RAMs_drive:RAM_controller|Mux0~36                                                                                                                         ; 2       ;
; RAMs_drive:RAM_controller|Mux0~35                                                                                                                         ; 2       ;
; RAMs_drive:RAM_controller|Mux0~34                                                                                                                         ; 2       ;
; RAMs_drive:RAM_controller|Mux0~33                                                                                                                         ; 2       ;
; RAMs_drive:RAM_controller|Mux0~32                                                                                                                         ; 2       ;
; RAMs_drive:RAM_controller|Mux0~31                                                                                                                         ; 2       ;
; RAMs_drive:RAM_controller|Mux0~30                                                                                                                         ; 2       ;
; RAMs_drive:RAM_controller|Mux0~29                                                                                                                         ; 2       ;
; RAMs_drive:RAM_controller|Mux0~28                                                                                                                         ; 2       ;
; RAMs_drive:RAM_controller|Mux0~27                                                                                                                         ; 2       ;
; RAMs_drive:RAM_controller|Mux0~26                                                                                                                         ; 2       ;
; RAMs_drive:RAM_controller|Mux0~25                                                                                                                         ; 2       ;
; RAMs_drive:RAM_controller|Mux0~24                                                                                                                         ; 2       ;
; RAMs_drive:RAM_controller|Mux0~23                                                                                                                         ; 2       ;
; RAMs_drive:RAM_controller|Mux0~22                                                                                                                         ; 2       ;
; RAMs_drive:RAM_controller|Mux0~21                                                                                                                         ; 2       ;
; RAMs_drive:RAM_controller|Mux0~20                                                                                                                         ; 2       ;
; RAMs_drive:RAM_controller|Mux0~19                                                                                                                         ; 2       ;
; RAMs_drive:RAM_controller|Mux0~18                                                                                                                         ; 2       ;
; RAMs_drive:RAM_controller|Mux0~17                                                                                                                         ; 2       ;
; RAMs_drive:RAM_controller|Mux0~16                                                                                                                         ; 2       ;
; RAMs_drive:RAM_controller|Mux0~15                                                                                                                         ; 2       ;
; RAMs_drive:RAM_controller|Mux0~14                                                                                                                         ; 2       ;
; RAMs_drive:RAM_controller|Mux0~13                                                                                                                         ; 2       ;
; RAMs_drive:RAM_controller|Mux0~12                                                                                                                         ; 2       ;
; RAMs_drive:RAM_controller|Mux0~11                                                                                                                         ; 2       ;
; RAMs_drive:RAM_controller|Mux0~10                                                                                                                         ; 2       ;
; RAMs_drive:RAM_controller|Mux0~9                                                                                                                          ; 2       ;
; RAMs_drive:RAM_controller|Mux0~8                                                                                                                          ; 2       ;
; RAMs_drive:RAM_controller|Mux0~7                                                                                                                          ; 2       ;
; RAMs_drive:RAM_controller|Mux0~6                                                                                                                          ; 2       ;
; RAMs_drive:RAM_controller|Mux0~5                                                                                                                          ; 2       ;
; RAMs_drive:RAM_controller|Mux0~4                                                                                                                          ; 2       ;
; RAMs_drive:RAM_controller|Mux0~3                                                                                                                          ; 2       ;
; RAMs_drive:RAM_controller|Mux0~2                                                                                                                          ; 2       ;
; RAMs_drive:RAM_controller|Mux0~1                                                                                                                          ; 2       ;
; RAMs_drive:RAM_controller|Mux0~0                                                                                                                          ; 2       ;
; RAMs_drive:RAM_controller|LessThan26~0                                                                                                                    ; 2       ;
; CAPdrive:CAPdriver|QaddReg[4]                                                                                                                             ; 2       ;
; CAPdrive:CAPdriver|QaddReg[3]                                                                                                                             ; 2       ;
; RAMs_drive:RAM_controller|Add44~4                                                                                                                         ; 2       ;
; RAMs_drive:RAM_controller|Add44~2                                                                                                                         ; 2       ;
; RAMs_drive:RAM_controller|Add44~0                                                                                                                         ; 2       ;
; RAMs_drive:RAM_controller|Add32~8                                                                                                                         ; 2       ;
; RAMs_drive:RAM_controller|Add32~6                                                                                                                         ; 2       ;
; RAMs_drive:RAM_controller|Add32~4                                                                                                                         ; 2       ;
; RAMs_drive:RAM_controller|Add32~2                                                                                                                         ; 2       ;
; RAMs_drive:RAM_controller|Add32~0                                                                                                                         ; 2       ;
; RAMs_drive:RAM_controller|Add19~4                                                                                                                         ; 2       ;
; RAMs_drive:RAM_controller|Add19~2                                                                                                                         ; 2       ;
; RAMs_drive:RAM_controller|Add19~0                                                                                                                         ; 2       ;
; RAMs_drive:RAM_controller|Add6~8                                                                                                                          ; 2       ;
; RAMs_drive:RAM_controller|Add6~6                                                                                                                          ; 2       ;
; RAMs_drive:RAM_controller|Add6~4                                                                                                                          ; 2       ;
; RAMs_drive:RAM_controller|Add6~2                                                                                                                          ; 2       ;
; RAMs_drive:RAM_controller|Add6~0                                                                                                                          ; 2       ;
; RAMs_drive:RAM_controller|Add23~4                                                                                                                         ; 2       ;
; RAMs_drive:RAM_controller|Add23~2                                                                                                                         ; 2       ;
; RAMs_drive:RAM_controller|Add23~0                                                                                                                         ; 2       ;
; RAMs_drive:RAM_controller|Add10~6                                                                                                                         ; 2       ;
; RAMs_drive:RAM_controller|Add10~4                                                                                                                         ; 2       ;
; RAMs_drive:RAM_controller|Add10~2                                                                                                                         ; 2       ;
; RAMs_drive:RAM_controller|Add10~0                                                                                                                         ; 2       ;
; RAMs_drive:RAM_controller|Add48~4                                                                                                                         ; 2       ;
; RAMs_drive:RAM_controller|Add48~2                                                                                                                         ; 2       ;
; RAMs_drive:RAM_controller|Add48~0                                                                                                                         ; 2       ;
; RAMs_drive:RAM_controller|Add36~6                                                                                                                         ; 2       ;
; RAMs_drive:RAM_controller|Add36~4                                                                                                                         ; 2       ;
; RAMs_drive:RAM_controller|Add36~2                                                                                                                         ; 2       ;
; RAMs_drive:RAM_controller|Add36~0                                                                                                                         ; 2       ;
; CAPdrive:CAPdriver|QaddReg[2]                                                                                                                             ; 2       ;
; RAMs_drive:RAM_controller|Add2~10                                                                                                                         ; 2       ;
; RAMs_drive:RAM_controller|Add2~8                                                                                                                          ; 2       ;
; RAMs_drive:RAM_controller|Add2~6                                                                                                                          ; 2       ;
; RAMs_drive:RAM_controller|Add2~4                                                                                                                          ; 2       ;
; RAMs_drive:RAM_controller|Add2~2                                                                                                                          ; 2       ;
; RAMs_drive:RAM_controller|Add2~0                                                                                                                          ; 2       ;
; SCCBdrive:SCCBdriver|EE~feeder                                                                                                                            ; 1       ;
; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync~feeder                                                                                                             ; 1       ;
; SW[6]~input                                                                                                                                               ; 1       ;
; SW[7]~input                                                                                                                                               ; 1       ;
; SW[3]~input                                                                                                                                               ; 1       ;
; SW[8]~input                                                                                                                                               ; 1       ;
; SW[4]~input                                                                                                                                               ; 1       ;
; SW[9]~input                                                                                                                                               ; 1       ;
; SW[5]~input                                                                                                                                               ; 1       ;
; GPIO1_D[10]~input                                                                                                                                         ; 1       ;
; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[0]~0                                                                                                                  ; 1       ;
; div800k:DIV800|Qaux[0]~5                                                                                                                                  ; 1       ;
; div800k:DIV800|Qaux[1]~4                                                                                                                                  ; 1       ;
; CAPdrive:CAPdriver|takeTurn~0                                                                                                                             ; 1       ;
; div800k:DIV800|Qaux[2]~3                                                                                                                                  ; 1       ;
; div800k:DIV800|Qaux[3]~2                                                                                                                                  ; 1       ;
; CAPdrive:CAPdriver|Z_1:DEPHASE|Qt~0                                                                                                                       ; 1       ;
; div800k:DIV800|Qaux[4]~1                                                                                                                                  ; 1       ;
; div800k:DIV800|Qaux[5]~0                                                                                                                                  ; 1       ;
; SCCBdrive:SCCBdriver|mssgGO~0                                                                                                                             ; 1       ;
; SCCBdrive:SCCBdriver|C_E~0                                                                                                                                ; 1       ;
; RAMs_drive:RAM_controller|Add9~50                                                                                                                         ; 1       ;
; RAMs_drive:RAM_controller|Add9~49                                                                                                                         ; 1       ;
; RAMs_drive:RAM_controller|Add9~48                                                                                                                         ; 1       ;
; RAMs_drive:RAM_controller|Add9~47                                                                                                                         ; 1       ;
; RAMs_drive:RAM_controller|Add9~46                                                                                                                         ; 1       ;
; RAMs_drive:RAM_controller|Add9~45                                                                                                                         ; 1       ;
; RAMs_drive:RAM_controller|Add9~44                                                                                                                         ; 1       ;
; RAMs_drive:RAM_controller|Add9~43                                                                                                                         ; 1       ;
; RAMs_drive:RAM_controller|Add9~42                                                                                                                         ; 1       ;
; RAMs_drive:RAM_controller|Add13~45                                                                                                                        ; 1       ;
; RAMs_drive:RAM_controller|Add13~44                                                                                                                        ; 1       ;
; RAMs_drive:RAM_controller|Add13~43                                                                                                                        ; 1       ;
; RAMs_drive:RAM_controller|Add13~42                                                                                                                        ; 1       ;
; RAMs_drive:RAM_controller|Add13~41                                                                                                                        ; 1       ;
; RAMs_drive:RAM_controller|Add13~40                                                                                                                        ; 1       ;
; RAMs_drive:RAM_controller|Add13~39                                                                                                                        ; 1       ;
; RAMs_drive:RAM_controller|Add13~38                                                                                                                        ; 1       ;
; RAMs_drive:RAM_controller|Add31~55                                                                                                                        ; 1       ;
; RAMs_drive:RAM_controller|Add31~54                                                                                                                        ; 1       ;
; RAMs_drive:RAM_controller|Add31~53                                                                                                                        ; 1       ;
; RAMs_drive:RAM_controller|Add31~52                                                                                                                        ; 1       ;
; RAMs_drive:RAM_controller|Add31~51                                                                                                                        ; 1       ;
; RAMs_drive:RAM_controller|Add31~50                                                                                                                        ; 1       ;
; RAMs_drive:RAM_controller|Add31~49                                                                                                                        ; 1       ;
; RAMs_drive:RAM_controller|Add31~48                                                                                                                        ; 1       ;
; RAMs_drive:RAM_controller|Add31~47                                                                                                                        ; 1       ;
; RAMs_drive:RAM_controller|Add31~46                                                                                                                        ; 1       ;
; RAMs_drive:RAM_controller|D_out[1]~33                                                                                                                     ; 1       ;
; RAMs_drive:RAM_controller|parity_check~11                                                                                                                 ; 1       ;
; SCCBdrive:SCCBdriver|P2Sreg:REGS|cD[1]~25                                                                                                                 ; 1       ;
; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[0]                                                                                                                    ; 1       ;
; SCCBdrive:SCCBdriver|P2Sreg:REGS|cD[2]~24                                                                                                                 ; 1       ;
; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[1]                                                                                                                    ; 1       ;
; SCCBdrive:SCCBdriver|P2Sreg:REGS|cD[3]~23                                                                                                                 ; 1       ;
; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[2]                                                                                                                    ; 1       ;
; SCCBdrive:SCCBdriver|P2Sreg:REGS|cD[4]~22                                                                                                                 ; 1       ;
; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[3]                                                                                                                    ; 1       ;
; SCCBdrive:SCCBdriver|P2Sreg:REGS|D[2]~24                                                                                                                  ; 1       ;
; SCCBdrive:SCCBdriver|P2Sreg:REGS|cD[5]~21                                                                                                                 ; 1       ;
; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[4]                                                                                                                    ; 1       ;
; SCCBdrive:SCCBdriver|P2Sreg:REGS|D[3]~23                                                                                                                  ; 1       ;
; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[2]                                                                                                                     ; 1       ;
; SCCBdrive:SCCBdriver|P2Sreg:REGS|cD[6]~20                                                                                                                 ; 1       ;
; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[5]                                                                                                                    ; 1       ;
; SCCBdrive:SCCBdriver|P2Sreg:REGS|D[4]~22                                                                                                                  ; 1       ;
; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[3]                                                                                                                     ; 1       ;
; SCCBdrive:SCCBdriver|P2Sreg:REGS|cD[7]~19                                                                                                                 ; 1       ;
; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[6]                                                                                                                    ; 1       ;
; SCCBdrive:SCCBdriver|P2Sreg:REGS|D[5]~21                                                                                                                  ; 1       ;
; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[4]                                                                                                                     ; 1       ;
; SCCBdrive:SCCBdriver|P2Sreg:REGS|cD[8]~18                                                                                                                 ; 1       ;
; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[7]                                                                                                                    ; 1       ;
; SCCBdrive:SCCBdriver|P2Sreg:REGS|D[6]~20                                                                                                                  ; 1       ;
; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[5]                                                                                                                     ; 1       ;
; SCCBdrive:SCCBdriver|P2Sreg:REGS|cD[9]~17                                                                                                                 ; 1       ;
; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[8]                                                                                                                    ; 1       ;
; SCCBdrive:SCCBdriver|P2Sreg:REGS|D[7]~19                                                                                                                  ; 1       ;
; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[6]                                                                                                                     ; 1       ;
; SCCBdrive:SCCBdriver|P2Sreg:REGS|cD[10]~16                                                                                                                ; 1       ;
; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[9]                                                                                                                    ; 1       ;
; SCCBdrive:SCCBdriver|P2Sreg:REGS|D[8]~18                                                                                                                  ; 1       ;
; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[7]                                                                                                                     ; 1       ;
; SCCBdrive:SCCBdriver|P2Sreg:REGS|cD[11]~15                                                                                                                ; 1       ;
; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[10]                                                                                                                   ; 1       ;
; SCCBdrive:SCCBdriver|P2Sreg:REGS|D[9]~17                                                                                                                  ; 1       ;
; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[8]                                                                                                                     ; 1       ;
; SCCBdrive:SCCBdriver|P2Sreg:REGS|cD[12]~14                                                                                                                ; 1       ;
; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[11]                                                                                                                   ; 1       ;
; SCCBdrive:SCCBdriver|P2Sreg:REGS|D[10]~16                                                                                                                 ; 1       ;
; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[9]                                                                                                                     ; 1       ;
; SCCBdrive:SCCBdriver|P2Sreg:REGS|cD[13]~13                                                                                                                ; 1       ;
; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[12]                                                                                                                   ; 1       ;
; SCCBdrive:SCCBdriver|P2Sreg:REGS|D[11]~15                                                                                                                 ; 1       ;
; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[10]                                                                                                                    ; 1       ;
; SCCBdrive:SCCBdriver|P2Sreg:REGS|cD[14]~12                                                                                                                ; 1       ;
; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[13]                                                                                                                   ; 1       ;
; SCCBdrive:SCCBdriver|P2Sreg:REGS|D[12]~14                                                                                                                 ; 1       ;
; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[11]                                                                                                                    ; 1       ;
; SCCBdrive:SCCBdriver|P2Sreg:REGS|cD[15]~11                                                                                                                ; 1       ;
; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[14]                                                                                                                   ; 1       ;
; SCCBdrive:SCCBdriver|P2Sreg:REGS|D[13]~13                                                                                                                 ; 1       ;
; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[12]                                                                                                                    ; 1       ;
; SCCBdrive:SCCBdriver|P2Sreg:REGS|cD[16]~10                                                                                                                ; 1       ;
; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[15]                                                                                                                   ; 1       ;
; SCCBdrive:SCCBdriver|P2Sreg:REGS|D[14]~12                                                                                                                 ; 1       ;
; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[13]                                                                                                                    ; 1       ;
; SCCBdrive:SCCBdriver|P2Sreg:REGS|cD[17]~9                                                                                                                 ; 1       ;
; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[16]                                                                                                                   ; 1       ;
; SCCBdrive:SCCBdriver|P2Sreg:REGS|D[15]~11                                                                                                                 ; 1       ;
; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[14]                                                                                                                    ; 1       ;
; SCCBdrive:SCCBdriver|P2Sreg:REGS|cD[18]~8                                                                                                                 ; 1       ;
; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[17]                                                                                                                   ; 1       ;
; SCCBdrive:SCCBdriver|P2Sreg:REGS|D[16]~10                                                                                                                 ; 1       ;
; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[15]                                                                                                                    ; 1       ;
; SCCBdrive:SCCBdriver|P2Sreg:REGS|cD[19]~7                                                                                                                 ; 1       ;
; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[18]                                                                                                                   ; 1       ;
; SCCBdrive:SCCBdriver|P2Sreg:REGS|D[17]~9                                                                                                                  ; 1       ;
; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[16]                                                                                                                    ; 1       ;
; SCCBdrive:SCCBdriver|P2Sreg:REGS|cD[20]~6                                                                                                                 ; 1       ;
; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[19]                                                                                                                   ; 1       ;
; SCCBdrive:SCCBdriver|P2Sreg:REGS|D[18]~8                                                                                                                  ; 1       ;
; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[17]                                                                                                                    ; 1       ;
; SCCBdrive:SCCBdriver|P2Sreg:REGS|cD[21]~5                                                                                                                 ; 1       ;
; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[20]                                                                                                                   ; 1       ;
; SCCBdrive:SCCBdriver|P2Sreg:REGS|D[19]~7                                                                                                                  ; 1       ;
; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[18]                                                                                                                    ; 1       ;
; SCCBdrive:SCCBdriver|P2Sreg:REGS|cD[22]~4                                                                                                                 ; 1       ;
; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[21]                                                                                                                   ; 1       ;
; SCCBdrive:SCCBdriver|P2Sreg:REGS|D[20]~6                                                                                                                  ; 1       ;
; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[19]                                                                                                                    ; 1       ;
; SCCBdrive:SCCBdriver|P2Sreg:REGS|cD[23]~3                                                                                                                 ; 1       ;
; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[22]                                                                                                                   ; 1       ;
; SCCBdrive:SCCBdriver|P2Sreg:REGS|D[21]~5                                                                                                                  ; 1       ;
; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[20]                                                                                                                    ; 1       ;
; SCCBdrive:SCCBdriver|P2Sreg:REGS|cD[24]~2                                                                                                                 ; 1       ;
; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[23]                                                                                                                   ; 1       ;
; SCCBdrive:SCCBdriver|P2Sreg:REGS|D[22]~4                                                                                                                  ; 1       ;
; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[21]                                                                                                                    ; 1       ;
; CAPdrive:CAPdriver|B[3]~3                                                                                                                                 ; 1       ;
; CAPdrive:CAPdriver|QinReg[3]                                                                                                                              ; 1       ;
; CAPdrive:CAPdriver|QinReg[4]                                                                                                                              ; 1       ;
; CAPdrive:CAPdriver|B[0]~2                                                                                                                                 ; 1       ;
; CAPdrive:CAPdriver|QinReg[0]                                                                                                                              ; 1       ;
; CAPdrive:CAPdriver|QinReg[5]                                                                                                                              ; 1       ;
; CAPdrive:CAPdriver|B[1]~1                                                                                                                                 ; 1       ;
; CAPdrive:CAPdriver|QinReg[1]                                                                                                                              ; 1       ;
; CAPdrive:CAPdriver|QinReg[6]                                                                                                                              ; 1       ;
; CAPdrive:CAPdriver|B[2]~0                                                                                                                                 ; 1       ;
; CAPdrive:CAPdriver|QinReg[2]                                                                                                                              ; 1       ;
; SCCBdrive:SCCBdriver|P2Sreg:REGS|cD[25]~1                                                                                                                 ; 1       ;
; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[24]                                                                                                                   ; 1       ;
; SCCBdrive:SCCBdriver|P2Sreg:REGS|D[23]~3                                                                                                                  ; 1       ;
; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[22]                                                                                                                    ; 1       ;
; RAMs_drive:RAM_controller|Add35~32                                                                                                                        ; 1       ;
; RAMs_drive:RAM_controller|Add35~31                                                                                                                        ; 1       ;
; RAMs_drive:RAM_controller|Add35~30                                                                                                                        ; 1       ;
; RAMs_drive:RAM_controller|Add35~29                                                                                                                        ; 1       ;
; RAMs_drive:RAM_controller|Add35~28                                                                                                                        ; 1       ;
; RAMs_drive:RAM_controller|Add35~27                                                                                                                        ; 1       ;
; RAMs_drive:RAM_controller|Add35~26                                                                                                                        ; 1       ;
; RAMs_drive:RAM_controller|Add35~25                                                                                                                        ; 1       ;
; RAMs_drive:RAM_controller|readDir_16[4]~10                                                                                                                ; 1       ;
; RAMs_drive:RAM_controller|readDir_16[3]~9                                                                                                                 ; 1       ;
; RAMs_drive:RAM_controller|readDir_16[2]~8                                                                                                                 ; 1       ;
; RAMs_drive:RAM_controller|readDir_16[1]~7                                                                                                                 ; 1       ;
; RAMs_drive:RAM_controller|readDir_16[0]~6                                                                                                                 ; 1       ;
; RAMs_drive:RAM_controller|Add9~41                                                                                                                         ; 1       ;
; RAMs_drive:RAM_controller|writeDir_16[4]~8                                                                                                                ; 1       ;
; RAMs_drive:RAM_controller|writeDir_16[3]~7                                                                                                                ; 1       ;
; RAMs_drive:RAM_controller|writeDir_16[2]~6                                                                                                                ; 1       ;
; RAMs_drive:RAM_controller|writeDir_16[1]~5                                                                                                                ; 1       ;
; RAMs_drive:RAM_controller|writeDir_16[0]~4                                                                                                                ; 1       ;
; RAMs_drive:RAM_controller|Add35~24                                                                                                                        ; 1       ;
; RAMs_drive:RAM_controller|Add46~17                                                                                                                        ; 1       ;
; RAMs_drive:RAM_controller|readDir_16[4]~2                                                                                                                 ; 1       ;
; RAMs_drive:RAM_controller|readDir_16[4]~1                                                                                                                 ; 1       ;
; RAMs_drive:RAM_controller|Add35~21                                                                                                                        ; 1       ;
; RAMs_drive:RAM_controller|Add35~2                                                                                                                         ; 1       ;
; RAMs_drive:RAM_controller|Add35~1                                                                                                                         ; 1       ;
; RAMs_drive:RAM_controller|Add35~0                                                                                                                         ; 1       ;
; RAMs_drive:RAM_controller|Add46~14                                                                                                                        ; 1       ;
; RAMs_drive:RAM_controller|Add46~13                                                                                                                        ; 1       ;
; RAMs_drive:RAM_controller|Add46~12                                                                                                                        ; 1       ;
; RAMs_drive:RAM_controller|Add46~11                                                                                                                        ; 1       ;
; RAMs_drive:RAM_controller|Add46~10                                                                                                                        ; 1       ;
; RAMs_drive:RAM_controller|Add21~17                                                                                                                        ; 1       ;
; RAMs_drive:RAM_controller|writeDir_16[0]~1                                                                                                                ; 1       ;
; RAMs_drive:RAM_controller|Add9~20                                                                                                                         ; 1       ;
; RAMs_drive:RAM_controller|Add9~19                                                                                                                         ; 1       ;
; RAMs_drive:RAM_controller|Add9~18                                                                                                                         ; 1       ;
; RAMs_drive:RAM_controller|Add21~14                                                                                                                        ; 1       ;
; RAMs_drive:RAM_controller|Add21~13                                                                                                                        ; 1       ;
; RAMs_drive:RAM_controller|Add21~12                                                                                                                        ; 1       ;
; RAMs_drive:RAM_controller|Add21~11                                                                                                                        ; 1       ;
; RAMs_drive:RAM_controller|Add21~10                                                                                                                        ; 1       ;
; RAMs_drive:RAM_controller|Add39~29                                                                                                                        ; 1       ;
; RAMs_drive:RAM_controller|Add39~28                                                                                                                        ; 1       ;
; RAMs_drive:RAM_controller|Add39~27                                                                                                                        ; 1       ;
; RAMs_drive:RAM_controller|Add39~26                                                                                                                        ; 1       ;
; RAMs_drive:RAM_controller|Add39~25                                                                                                                        ; 1       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter RAM Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+----------------------------------------------------------------------------------------------------------------------------+------+------------------+-------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+--------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+-----------------+-----------------+---------------+
; Name                                                                                                                       ; Type ; Mode             ; Clock Mode  ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Port A Input Registers ; Port A Output Registers ; Port B Input Registers ; Port B Output Registers ; Size   ; Implementation Port A Depth ; Implementation Port A Width ; Implementation Port B Depth ; Implementation Port B Width ; Implementation Bits ; M9Ks ; MIF  ; Location                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; Mixed Width RDW Mode ; Port A RDW Mode ; Port B RDW Mode ; Fits in MLABs ;
+----------------------------------------------------------------------------------------------------------------------------+------+------------------+-------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+--------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+-----------------+-----------------+---------------+
; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ALTSYNCRAM ; M9K  ; Simple Dual Port ; Dual Clocks ; 32768        ; 4            ; 32768        ; 4            ; yes                    ; no                      ; yes                    ; no                      ; 131072 ; 32768                       ; 4                           ; 32768                       ; 4                           ; 131072              ; 16   ; None ; M9K_X13_Y4_N0, M9K_X13_Y5_N0, M9K_X25_Y9_N0, M9K_X13_Y11_N0, M9K_X25_Y11_N0, M9K_X25_Y3_N0, M9K_X25_Y6_N0, M9K_X25_Y10_N0, M9K_X13_Y6_N0, M9K_X13_Y2_N0, M9K_X13_Y3_N0, M9K_X13_Y1_N0, M9K_X25_Y2_N0, M9K_X25_Y1_N0, M9K_X25_Y4_N0, M9K_X25_Y5_N0                                                                                                                                                                                                                                                                         ; Don't care           ; Old data        ; Old data        ; Yes           ;
; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ALTSYNCRAM ; M9K  ; Simple Dual Port ; Dual Clocks ; 65536        ; 4            ; 65536        ; 4            ; yes                    ; no                      ; yes                    ; no                      ; 262144 ; 65536                       ; 4                           ; 65536                       ; 4                           ; 262144              ; 32   ; None ; M9K_X25_Y23_N0, M9K_X13_Y9_N0, M9K_X25_Y26_N0, M9K_X13_Y15_N0, M9K_X25_Y15_N0, M9K_X13_Y28_N0, M9K_X13_Y23_N0, M9K_X13_Y7_N0, M9K_X25_Y7_N0, M9K_X25_Y16_N0, M9K_X13_Y18_N0, M9K_X13_Y21_N0, M9K_X25_Y21_N0, M9K_X13_Y19_N0, M9K_X13_Y13_N0, M9K_X13_Y20_N0, M9K_X13_Y27_N0, M9K_X13_Y26_N0, M9K_X13_Y24_N0, M9K_X25_Y27_N0, M9K_X25_Y28_N0, M9K_X13_Y22_N0, M9K_X13_Y25_N0, M9K_X13_Y8_N0, M9K_X25_Y22_N0, M9K_X25_Y24_N0, M9K_X25_Y17_N0, M9K_X13_Y10_N0, M9K_X25_Y8_N0, M9K_X25_Y19_N0, M9K_X25_Y25_N0, M9K_X25_Y13_N0 ; Don't care           ; Old data        ; Old data        ; Yes           ;
; RAMs_drive:RAM_controller|RAMdevice_8:RAMdev_8|altsyncram:altsyncram_component|altsyncram_6lq3:auto_generated|ALTSYNCRAM   ; M9K  ; Simple Dual Port ; Dual Clocks ; 16384        ; 4            ; 16384        ; 4            ; yes                    ; no                      ; yes                    ; no                      ; 65536  ; 16384                       ; 4                           ; 16384                       ; 4                           ; 65536               ; 8    ; None ; M9K_X25_Y20_N0, M9K_X25_Y12_N0, M9K_X25_Y14_N0, M9K_X13_Y14_N0, M9K_X13_Y17_N0, M9K_X13_Y12_N0, M9K_X13_Y16_N0, M9K_X25_Y18_N0                                                                                                                                                                                                                                                                                                                                                                                            ; Don't care           ; Old data        ; Old data        ; Yes           ;
+----------------------------------------------------------------------------------------------------------------------------+------+------------------+-------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+--------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+-----------------+-----------------+---------------+
Note: Fitter may spread logical memories into multiple blocks to improve timing. The actual required RAM blocks can be found in the Fitter Resource Usage section.


+-------------------------------------------------+
; Routing Usage Summary                           ;
+-----------------------+-------------------------+
; Routing Resource Type ; Usage                   ;
+-----------------------+-------------------------+
; Block interconnects   ; 4,886 / 47,787 ( 10 % ) ;
; C16 interconnects     ; 283 / 1,804 ( 16 % )    ;
; C4 interconnects      ; 3,601 / 31,272 ( 12 % ) ;
; Direct links          ; 331 / 47,787 ( < 1 % )  ;
; Global clocks         ; 15 / 20 ( 75 % )        ;
; Local interconnects   ; 1,178 / 15,408 ( 8 % )  ;
; R24 interconnects     ; 210 / 1,775 ( 12 % )    ;
; R4 interconnects      ; 4,321 / 41,310 ( 10 % ) ;
+-----------------------+-------------------------+


+-----------------------------------------------------------------------------+
; LAB Logic Elements                                                          ;
+---------------------------------------------+-------------------------------+
; Number of Logic Elements  (Average = 13.86) ; Number of LABs  (Total = 149) ;
+---------------------------------------------+-------------------------------+
; 1                                           ; 6                             ;
; 2                                           ; 1                             ;
; 3                                           ; 2                             ;
; 4                                           ; 6                             ;
; 5                                           ; 1                             ;
; 6                                           ; 1                             ;
; 7                                           ; 0                             ;
; 8                                           ; 1                             ;
; 9                                           ; 2                             ;
; 10                                          ; 2                             ;
; 11                                          ; 2                             ;
; 12                                          ; 4                             ;
; 13                                          ; 4                             ;
; 14                                          ; 4                             ;
; 15                                          ; 16                            ;
; 16                                          ; 97                            ;
+---------------------------------------------+-------------------------------+


+--------------------------------------------------------------------+
; LAB-wide Signals                                                   ;
+------------------------------------+-------------------------------+
; LAB-wide Signals  (Average = 0.55) ; Number of LABs  (Total = 149) ;
+------------------------------------+-------------------------------+
; 1 Async. clear                     ; 32                            ;
; 1 Clock                            ; 36                            ;
; 1 Clock enable                     ; 6                             ;
; 1 Sync. clear                      ; 2                             ;
; 2 Async. clears                    ; 2                             ;
; 2 Clocks                           ; 4                             ;
+------------------------------------+-------------------------------+


+------------------------------------------------------------------------------+
; LAB Signals Sourced                                                          ;
+----------------------------------------------+-------------------------------+
; Number of Signals Sourced  (Average = 14.93) ; Number of LABs  (Total = 149) ;
+----------------------------------------------+-------------------------------+
; 0                                            ; 0                             ;
; 1                                            ; 4                             ;
; 2                                            ; 2                             ;
; 3                                            ; 1                             ;
; 4                                            ; 2                             ;
; 5                                            ; 4                             ;
; 6                                            ; 2                             ;
; 7                                            ; 1                             ;
; 8                                            ; 2                             ;
; 9                                            ; 2                             ;
; 10                                           ; 1                             ;
; 11                                           ; 3                             ;
; 12                                           ; 3                             ;
; 13                                           ; 1                             ;
; 14                                           ; 3                             ;
; 15                                           ; 21                            ;
; 16                                           ; 74                            ;
; 17                                           ; 5                             ;
; 18                                           ; 2                             ;
; 19                                           ; 2                             ;
; 20                                           ; 2                             ;
; 21                                           ; 2                             ;
; 22                                           ; 3                             ;
; 23                                           ; 0                             ;
; 24                                           ; 2                             ;
; 25                                           ; 1                             ;
; 26                                           ; 1                             ;
; 27                                           ; 0                             ;
; 28                                           ; 0                             ;
; 29                                           ; 1                             ;
; 30                                           ; 0                             ;
; 31                                           ; 0                             ;
; 32                                           ; 2                             ;
+----------------------------------------------+-------------------------------+


+---------------------------------------------------------------------------------+
; LAB Signals Sourced Out                                                         ;
+-------------------------------------------------+-------------------------------+
; Number of Signals Sourced Out  (Average = 6.81) ; Number of LABs  (Total = 149) ;
+-------------------------------------------------+-------------------------------+
; 0                                               ; 0                             ;
; 1                                               ; 9                             ;
; 2                                               ; 14                            ;
; 3                                               ; 14                            ;
; 4                                               ; 20                            ;
; 5                                               ; 14                            ;
; 6                                               ; 6                             ;
; 7                                               ; 6                             ;
; 8                                               ; 14                            ;
; 9                                               ; 14                            ;
; 10                                              ; 11                            ;
; 11                                              ; 6                             ;
; 12                                              ; 9                             ;
; 13                                              ; 1                             ;
; 14                                              ; 2                             ;
; 15                                              ; 4                             ;
; 16                                              ; 4                             ;
; 17                                              ; 0                             ;
; 18                                              ; 0                             ;
; 19                                              ; 0                             ;
; 20                                              ; 0                             ;
; 21                                              ; 1                             ;
+-------------------------------------------------+-------------------------------+


+------------------------------------------------------------------------------+
; LAB Distinct Inputs                                                          ;
+----------------------------------------------+-------------------------------+
; Number of Distinct Inputs  (Average = 16.01) ; Number of LABs  (Total = 149) ;
+----------------------------------------------+-------------------------------+
; 0                                            ; 0                             ;
; 1                                            ; 0                             ;
; 2                                            ; 4                             ;
; 3                                            ; 6                             ;
; 4                                            ; 4                             ;
; 5                                            ; 3                             ;
; 6                                            ; 2                             ;
; 7                                            ; 2                             ;
; 8                                            ; 4                             ;
; 9                                            ; 3                             ;
; 10                                           ; 6                             ;
; 11                                           ; 0                             ;
; 12                                           ; 9                             ;
; 13                                           ; 6                             ;
; 14                                           ; 8                             ;
; 15                                           ; 7                             ;
; 16                                           ; 10                            ;
; 17                                           ; 9                             ;
; 18                                           ; 7                             ;
; 19                                           ; 11                            ;
; 20                                           ; 12                            ;
; 21                                           ; 6                             ;
; 22                                           ; 7                             ;
; 23                                           ; 6                             ;
; 24                                           ; 1                             ;
; 25                                           ; 4                             ;
; 26                                           ; 2                             ;
; 27                                           ; 1                             ;
; 28                                           ; 1                             ;
; 29                                           ; 1                             ;
; 30                                           ; 4                             ;
; 31                                           ; 2                             ;
; 32                                           ; 1                             ;
+----------------------------------------------+-------------------------------+


+------------------------------------------+
; I/O Rules Summary                        ;
+----------------------------------+-------+
; I/O Rules Statistic              ; Total ;
+----------------------------------+-------+
; Total I/O Rules                  ; 30    ;
; Number of I/O Rules Passed       ; 12    ;
; Number of I/O Rules Failed       ; 0     ;
; Number of I/O Rules Unchecked    ; 0     ;
; Number of I/O Rules Inapplicable ; 18    ;
+----------------------------------+-------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Details                                                                                                                                                                                                                                                                                   ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+---------------------+-------------------+
; Status       ; ID        ; Category                          ; Rule Description                                                                                     ; Severity ; Information                                                              ; Area                ; Extra Information ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+---------------------+-------------------+
; Pass         ; IO_000001 ; Capacity Checks                   ; Number of pins in an I/O bank should not exceed the number of locations available.                   ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000002 ; Capacity Checks                   ; Number of clocks in an I/O bank should not exceed the number of clocks available.                    ; Critical ; No Global Signal assignments found.                                      ; I/O                 ;                   ;
; Pass         ; IO_000003 ; Capacity Checks                   ; Number of pins in a Vrefgroup should not exceed the number of locations available.                   ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000004 ; Voltage Compatibility Checks      ; The I/O bank should support the requested VCCIO.                                                     ; Critical ; No IOBANK_VCCIO assignments found.                                       ; I/O                 ;                   ;
; Inapplicable ; IO_000005 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VREF values.                                                  ; Critical ; No VREF I/O Standard assignments found.                                  ; I/O                 ;                   ;
; Pass         ; IO_000006 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VCCIO values.                                                 ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Pass         ; IO_000007 ; Valid Location Checks             ; Checks for unavailable locations.                                                                    ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000008 ; Valid Location Checks             ; Checks for reserved locations.                                                                       ; Critical ; No reserved LogicLock region found.                                      ; I/O                 ;                   ;
; Pass         ; IO_000009 ; I/O Properties Checks for One I/O ; The location should support the requested I/O standard.                                              ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Pass         ; IO_000010 ; I/O Properties Checks for One I/O ; The location should support the requested I/O direction.                                             ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000011 ; I/O Properties Checks for One I/O ; The location should support the requested Current Strength.                                          ; Critical ; No Current Strength assignments found.                                   ; I/O                 ;                   ;
; Pass         ; IO_000012 ; I/O Properties Checks for One I/O ; The location should support the requested On Chip Termination value.                                 ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000013 ; I/O Properties Checks for One I/O ; The location should support the requested Bus Hold value.                                            ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O                 ;                   ;
; Inapplicable ; IO_000014 ; I/O Properties Checks for One I/O ; The location should support the requested Weak Pull Up value.                                        ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O                 ;                   ;
; Pass         ; IO_000015 ; I/O Properties Checks for One I/O ; The location should support the requested PCI Clamp Diode.                                           ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000018 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Current Strength.                                      ; Critical ; No Current Strength assignments found.                                   ; I/O                 ;                   ;
; Pass         ; IO_000019 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested On Chip Termination value.                             ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Pass         ; IO_000020 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested PCI Clamp Diode.                                       ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000021 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Weak Pull Up value.                                    ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O                 ;                   ;
; Inapplicable ; IO_000022 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Bus Hold value.                                        ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O                 ;                   ;
; Inapplicable ; IO_000023 ; I/O Properties Checks for One I/O ; The I/O standard should support the Open Drain value.                                                ; Critical ; No open drain assignments found.                                         ; I/O                 ;                   ;
; Pass         ; IO_000024 ; I/O Properties Checks for One I/O ; The I/O direction should support the On Chip Termination value.                                      ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000026 ; I/O Properties Checks for One I/O ; On Chip Termination and Current Strength should not be used at the same time.                        ; Critical ; No Current Strength assignments found.                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000027 ; I/O Properties Checks for One I/O ; Weak Pull Up and Bus Hold should not be used at the same time.                                       ; Critical ; No Enable Bus-Hold Circuitry or Weak Pull-Up Resistor assignments found. ; I/O                 ;                   ;
; Inapplicable ; IO_000045 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Slew Rate value.                                       ; Critical ; No Slew Rate assignments found.                                          ; I/O                 ;                   ;
; Inapplicable ; IO_000046 ; I/O Properties Checks for One I/O ; The location should support the requested Slew Rate value.                                           ; Critical ; No Slew Rate assignments found.                                          ; I/O                 ;                   ;
; Inapplicable ; IO_000047 ; I/O Properties Checks for One I/O ; On Chip Termination and Slew Rate should not be used at the same time.                               ; Critical ; No Slew Rate assignments found.                                          ; I/O                 ;                   ;
; Pass         ; IO_000033 ; Electromigration Checks           ; Current density for consecutive I/Os should not exceed 240mA for row I/Os and 240mA for column I/Os. ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000034 ; SI Related Distance Checks        ; Single-ended outputs should be 5 LAB row(s) away from a differential I/O.                            ; High     ; No Differential I/O Standard assignments found.                          ; I/O                 ;                   ;
; Inapplicable ; IO_000042 ; SI Related SSO Limit Checks       ; No more than 20 outputs are allowed in a VREF group when VREF is being read from.                    ; High     ; No VREF I/O Standard assignments found.                                  ; I/O                 ;                   ;
; ----         ; ----      ; Disclaimer                        ; OCT rules are checked but not reported.                                                              ; None     ; ----                                                                     ; On Chip Termination ;                   ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+---------------------+-------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Matrix                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+--------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+
; Pin/Rules          ; IO_000001    ; IO_000002    ; IO_000003    ; IO_000004    ; IO_000005    ; IO_000006 ; IO_000007    ; IO_000008    ; IO_000009 ; IO_000010 ; IO_000011    ; IO_000012    ; IO_000013    ; IO_000014    ; IO_000015    ; IO_000018    ; IO_000019    ; IO_000020    ; IO_000021    ; IO_000022    ; IO_000023    ; IO_000024    ; IO_000026    ; IO_000027    ; IO_000045    ; IO_000046    ; IO_000047    ; IO_000033 ; IO_000034    ; IO_000042    ;
+--------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+
; Total Pass         ; 43           ; 0            ; 43           ; 0            ; 0            ; 44        ; 43           ; 0            ; 44        ; 44        ; 0            ; 21           ; 0            ; 0            ; 23           ; 0            ; 21           ; 23           ; 0            ; 0            ; 0            ; 21           ; 0            ; 0            ; 0            ; 0            ; 0            ; 44        ; 0            ; 0            ;
; Total Unchecked    ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ;
; Total Inapplicable ; 1            ; 44           ; 1            ; 44           ; 44           ; 0         ; 1            ; 44           ; 0         ; 0         ; 44           ; 23           ; 44           ; 44           ; 21           ; 44           ; 23           ; 21           ; 44           ; 44           ; 44           ; 23           ; 44           ; 44           ; 44           ; 44           ; 44           ; 0         ; 44           ; 44           ;
; Total Fail         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ;
; SW[10]             ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; LEDG[0]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; LEDG[1]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; LEDG[2]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; GPIO0_D[0]         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; GPIO0_D[1]         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; GPIO0_D[2]         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; GPIO0_D[3]         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; GPIO1_D[0]         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; GPIO1_D[1]         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; GPIO1_D[2]         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; GPIO1_D[3]         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; GPIO1_D[4]         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; GPIO1_D[5]         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; GPIO1_D[6]         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; GPIO1_D[7]         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; VGA_R[0]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; VGA_R[1]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; VGA_R[2]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; VGA_R[3]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; VGA_G[0]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; VGA_G[1]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; VGA_G[2]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; VGA_G[3]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; VGA_B[0]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; VGA_B[1]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; VGA_B[2]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; VGA_B[3]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; VGA_HS             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; VGA_VS             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; GPIO1_D[9]         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; GPIO1_D[10]        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SW[1]              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SW[0]              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; CLOCK_50           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; GPIO1_D[8]         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SW[2]              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SW[5]              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SW[9]              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SW[4]              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SW[8]              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SW[3]              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SW[7]              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SW[6]              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
+--------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+


+---------------------------------------------------------------------------------------------+
; Fitter Device Options                                                                       ;
+------------------------------------------------------------------+--------------------------+
; Option                                                           ; Setting                  ;
+------------------------------------------------------------------+--------------------------+
; Enable user-supplied start-up clock (CLKUSR)                     ; Off                      ;
; Enable device-wide reset (DEV_CLRn)                              ; Off                      ;
; Enable device-wide output enable (DEV_OE)                        ; Off                      ;
; Enable INIT_DONE output                                          ; Off                      ;
; Configuration scheme                                             ; Active Serial            ;
; Error detection CRC                                              ; Off                      ;
; Enable open drain on CRC_ERROR pin                               ; Off                      ;
; Enable input tri-state on active configuration pins in user mode ; Off                      ;
; Configuration Voltage Level                                      ; Auto                     ;
; Force Configuration Voltage Level                                ; Off                      ;
; nCEO                                                             ; Unreserved               ;
; Data[0]                                                          ; As input tri-stated      ;
; Data[1]/ASDO                                                     ; As input tri-stated      ;
; Data[7..2]                                                       ; Unreserved               ;
; FLASH_nCE/nCSO                                                   ; As input tri-stated      ;
; Other Active Parallel pins                                       ; Unreserved               ;
; DCLK                                                             ; As output driving ground ;
; Base pin-out file on sameframe device                            ; Off                      ;
+------------------------------------------------------------------+--------------------------+


+------------------------------------+
; Operating Settings and Conditions  ;
+---------------------------+--------+
; Setting                   ; Value  ;
+---------------------------+--------+
; Nominal Core Voltage      ; 1.20 V ;
; Low Junction Temperature  ; 0 C   ;
; High Junction Temperature ; 85 C  ;
+---------------------------+--------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Estimated Delay Added for Hold Timing Summary                                                                                            ;
+-------------------------------------------------------+--------------------------------------------------------------+-------------------+
; Source Clock(s)                                       ; Destination Clock(s)                                         ; Delay Added in ns ;
+-------------------------------------------------------+--------------------------------------------------------------+-------------------+
; CLK25|altpll_component|auto_generated|pll1|clk[0]     ; GPIO1_D[9]                                                   ; 529.1             ;
; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]                  ; GPIO1_D[9]                                                   ; 487.7             ;
; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1],I/O              ; SW[1]                                                        ; 146.8             ;
; GPIO1_D[9]                                            ; GPIO1_D[9],CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; 136.2             ;
; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1],I/O              ; GPIO1_D[9]                                                   ; 105.1             ;
; CLK25|altpll_component|auto_generated|pll1|clk[0],I/O ; GPIO1_D[9]                                                   ; 94.2              ;
; GPIO1_D[9],CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1],I/O   ; GPIO1_D[9],CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; 62.5              ;
; CLK25|altpll_component|auto_generated|pll1|clk[0],I/O ; CLK25|altpll_component|auto_generated|pll1|clk[0],GPIO1_D[9] ; 49.6              ;
; CLK25|altpll_component|auto_generated|pll1|clk[0]     ; CLK25|altpll_component|auto_generated|pll1|clk[0],GPIO1_D[9] ; 46.8              ;
; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]                  ; GPIO1_D[9],CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; 36.2              ;
+-------------------------------------------------------+--------------------------------------------------------------+-------------------+
Note: For more information on problematic transfers, consider running the Fitter again with the Optimize hold timing option (Settings Menu) turned off.
This will disable optimization of problematic paths and expose them for further analysis using the TimeQuest Timing Analyzer.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Estimated Delay Added for Hold Timing Details                                                                                                                                                                                                                                                       ;
+------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
; Source Register                                                                                                              ; Destination Register                                                                                                                             ; Delay Added in ns ;
+------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
; VGA_generator:VGA_controller|Hcount[1]                                                                                       ; RAMs_drive:RAM_controller|readDir_16[1]                                                                                                          ; 6.316             ;
; VGA_generator:VGA_controller|Hcount[2]                                                                                       ; RAMs_drive:RAM_controller|readDir_16[2]                                                                                                          ; 6.316             ;
; VGA_generator:VGA_controller|Hcount[3]                                                                                       ; RAMs_drive:RAM_controller|readDir_16[3]                                                                                                          ; 6.316             ;
; VGA_generator:VGA_controller|Vcount[8]                                                                                       ; RAMs_drive:RAM_controller|readDir_16[5]                                                                                                          ; 6.286             ;
; VGA_generator:VGA_controller|Hcount[4]                                                                                       ; RAMs_drive:RAM_controller|readDir_16[4]                                                                                                          ; 6.146             ;
; VGA_generator:VGA_controller|Hcount[0]                                                                                       ; RAMs_drive:RAM_controller|readDir_32[0]                                                                                                          ; 6.029             ;
; VGA_generator:VGA_controller|Vcount[7]                                                                                       ; RAMs_drive:RAM_controller|readDir_16[5]                                                                                                          ; 5.964             ;
; VGA_generator:VGA_controller|Vcount[9]                                                                                       ; RAMs_drive:RAM_controller|readDir_16[4]                                                                                                          ; 5.831             ;
; RAMs_drive:RAM_controller|h_count_write[4]                                                                                   ; RAMs_drive:RAM_controller|writeDir_8[4]                                                                                                          ; 5.539             ;
; VGA_generator:VGA_controller|Vcount[6]                                                                                       ; RAMs_drive:RAM_controller|readDir_16[5]                                                                                                          ; 5.530             ;
; VGA_generator:VGA_controller|Vcount[4]                                                                                       ; RAMs_drive:RAM_controller|readDir_16[5]                                                                                                          ; 5.530             ;
; VGA_generator:VGA_controller|Vcount[5]                                                                                       ; RAMs_drive:RAM_controller|readDir_16[5]                                                                                                          ; 5.530             ;
; VGA_generator:VGA_controller|Vcount[0]                                                                                       ; RAMs_drive:RAM_controller|readDir_16[5]                                                                                                          ; 5.247             ;
; VGA_generator:VGA_controller|Vcount[1]                                                                                       ; RAMs_drive:RAM_controller|readDir_16[5]                                                                                                          ; 5.246             ;
; VGA_generator:VGA_controller|Vcount[2]                                                                                       ; RAMs_drive:RAM_controller|readDir_16[5]                                                                                                          ; 5.246             ;
; VGA_generator:VGA_controller|Vcount[3]                                                                                       ; RAMs_drive:RAM_controller|readDir_16[5]                                                                                                          ; 5.246             ;
; RAMs_drive:RAM_controller|v_count_write[8]                                                                                   ; RAMs_drive:RAM_controller|writeDir_8[5]                                                                                                          ; 5.206             ;
; RAMs_drive:RAM_controller|v_count_write[7]                                                                                   ; RAMs_drive:RAM_controller|writeDir_8[5]                                                                                                          ; 5.206             ;
; RAMs_drive:RAM_controller|v_count_write[6]                                                                                   ; RAMs_drive:RAM_controller|writeDir_8[5]                                                                                                          ; 5.206             ;
; RAMs_drive:RAM_controller|v_count_write[4]                                                                                   ; RAMs_drive:RAM_controller|writeDir_8[5]                                                                                                          ; 5.206             ;
; RAMs_drive:RAM_controller|v_count_write[3]                                                                                   ; RAMs_drive:RAM_controller|writeDir_8[5]                                                                                                          ; 5.206             ;
; RAMs_drive:RAM_controller|v_count_write[5]                                                                                   ; RAMs_drive:RAM_controller|writeDir_8[5]                                                                                                          ; 5.206             ;
; RAMs_drive:RAM_controller|v_count_write[2]                                                                                   ; RAMs_drive:RAM_controller|writeDir_16[14]                                                                                                        ; 5.099             ;
; RAMs_drive:RAM_controller|v_count_write[1]                                                                                   ; RAMs_drive:RAM_controller|writeDir_16[13]                                                                                                        ; 5.047             ;
; RAMs_drive:RAM_controller|v_count_write[9]                                                                                   ; RAMs_drive:RAM_controller|writeDir_8[0]                                                                                                          ; 5.026             ;
; VGA_generator:VGA_controller|Hcount[6]                                                                                       ; RAMs_drive:RAM_controller|readDir_16[6]                                                                                                          ; 4.960             ;
; VGA_generator:VGA_controller|Hcount[5]                                                                                       ; RAMs_drive:RAM_controller|readDir_16[6]                                                                                                          ; 4.944             ;
; RAMs_drive:RAM_controller|v_count_write[0]                                                                                   ; RAMs_drive:RAM_controller|writeDir_8[5]                                                                                                          ; 4.928             ;
; VGA_generator:VGA_controller|Hcount[8]                                                                                       ; RAMs_drive:RAM_controller|readDir_16[8]                                                                                                          ; 4.797             ;
; VGA_generator:VGA_controller|Hcount[7]                                                                                       ; RAMs_drive:RAM_controller|readDir_16[8]                                                                                                          ; 4.783             ;
; VGA_generator:VGA_controller|Hcount[9]                                                                                       ; RAMs_drive:RAM_controller|readDir_16[10]                                                                                                         ; 4.502             ;
; RAMs_drive:RAM_controller|h_count_write[6]                                                                                   ; RAMs_drive:RAM_controller|writeDir_8[6]                                                                                                          ; 4.190             ;
; RAMs_drive:RAM_controller|h_count_write[5]                                                                                   ; RAMs_drive:RAM_controller|writeDir_8[6]                                                                                                          ; 4.176             ;
; RAMs_drive:RAM_controller|h_count_write[1]                                                                                   ; RAMs_drive:RAM_controller|writeDir_32[1]                                                                                                         ; 4.021             ;
; RAMs_drive:RAM_controller|h_count_write[0]                                                                                   ; RAMs_drive:RAM_controller|writeDir_32[0]                                                                                                         ; 4.021             ;
; RAMs_drive:RAM_controller|h_count_write[8]                                                                                   ; RAMs_drive:RAM_controller|writeDir_8[8]                                                                                                          ; 3.928             ;
; RAMs_drive:RAM_controller|h_count_write[7]                                                                                   ; RAMs_drive:RAM_controller|writeDir_8[8]                                                                                                          ; 3.907             ;
; RAMs_drive:RAM_controller|h_count_write[3]                                                                                   ; RAMs_drive:RAM_controller|writeDir_16[3]                                                                                                         ; 3.888             ;
; RAMs_drive:RAM_controller|h_count_write[2]                                                                                   ; RAMs_drive:RAM_controller|writeDir_16[2]                                                                                                         ; 3.888             ;
; RAMs_drive:RAM_controller|h_count_write[9]                                                                                   ; RAMs_drive:RAM_controller|writeDir_8[10]                                                                                                         ; 3.650             ;
; SW[2]                                                                                                                        ; RAMs_drive:RAM_controller|writeDir_8[13]                                                                                                         ; 3.052             ;
; GPIO1_D[9]                                                                                                                   ; RAMs_drive:RAM_controller|writeDir_8[13]                                                                                                         ; 3.052             ;
; SW[1]                                                                                                                        ; RAMs_drive:RAM_controller|RAMdevice_8:RAMdev_8|altsyncram:altsyncram_component|altsyncram_6lq3:auto_generated|address_reg_b[0]                   ; 2.129             ;
; SCCBdrive:SCCBdriver|clk400data                                                                                              ; SCCBdrive:SCCBdriver|clk400data                                                                                                                  ; 2.004             ;
; SCCBdrive:SCCBdriver|C_E                                                                                                     ; SCCBdrive:SCCBdriver|clk400data                                                                                                                  ; 1.815             ;
; RAMs_drive:RAM_controller|readDir_16[13]                                                                                     ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|address_reg_b[0]                 ; 1.731             ;
; RAMs_drive:RAM_controller|readDir_16[14]                                                                                     ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|address_reg_b[1]                 ; 1.731             ;
; div800k:DIV800|Qaux[5]                                                                                                       ; SCCBdrive:SCCBdriver|clk400                                                                                                                      ; 1.673             ;
; RAMs_drive:RAM_controller|writeDir_32[13]                                                                                    ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a15~porta_we_reg       ; 1.602             ;
; RAMs_drive:RAM_controller|writeDir_32[14]                                                                                    ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a15~porta_we_reg       ; 1.589             ;
; RAMs_drive:RAM_controller|writeDir_32[15]                                                                                    ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a15~porta_we_reg       ; 1.589             ;
; RAMs_drive:RAM_controller|writeDir_16[13]                                                                                    ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a13~porta_we_reg       ; 1.542             ;
; RAMs_drive:RAM_controller|writeDir_16[14]                                                                                    ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a13~porta_we_reg       ; 1.542             ;
; div800k:DIV800|Qaux[3]                                                                                                       ; div800k:DIV800|Qaux[3]                                                                                                                           ; 1.457             ;
; div800k:DIV800|Qaux[0]                                                                                                       ; div800k:DIV800|Qaux[0]                                                                                                                           ; 1.226             ;
; RAMs_drive:RAM_controller|writeDir_8[13]                                                                                     ; RAMs_drive:RAM_controller|RAMdevice_8:RAMdev_8|altsyncram:altsyncram_component|altsyncram_6lq3:auto_generated|ram_block1a1~porta_we_reg          ; 1.152             ;
; CAPdrive:CAPdriver|Chewed[3]                                                                                                 ; RAMs_drive:RAM_controller|RAMdevice_8:RAMdev_8|altsyncram:altsyncram_component|altsyncram_6lq3:auto_generated|ram_block1a3~porta_datain_reg0     ; 1.150             ;
; CAPdrive:CAPdriver|Chewed[2]                                                                                                 ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a10~porta_datain_reg0  ; 1.039             ;
; RAMs_drive:RAM_controller|writeDir_8[6]                                                                                      ; RAMs_drive:RAM_controller|RAMdevice_8:RAMdev_8|altsyncram:altsyncram_component|altsyncram_6lq3:auto_generated|ram_block1a1~porta_address_reg0    ; 0.985             ;
; RAMs_drive:RAM_controller|writeDir_8[8]                                                                                      ; RAMs_drive:RAM_controller|RAMdevice_8:RAMdev_8|altsyncram:altsyncram_component|altsyncram_6lq3:auto_generated|ram_block1a1~porta_address_reg0    ; 0.985             ;
; RAMs_drive:RAM_controller|writeDir_8[10]                                                                                     ; RAMs_drive:RAM_controller|RAMdevice_8:RAMdev_8|altsyncram:altsyncram_component|altsyncram_6lq3:auto_generated|ram_block1a1~porta_address_reg0    ; 0.985             ;
; RAMs_drive:RAM_controller|writeDir_8[4]                                                                                      ; RAMs_drive:RAM_controller|RAMdevice_8:RAMdev_8|altsyncram:altsyncram_component|altsyncram_6lq3:auto_generated|ram_block1a1~porta_address_reg0    ; 0.976             ;
; RAMs_drive:RAM_controller|writeDir_8[5]                                                                                      ; RAMs_drive:RAM_controller|RAMdevice_8:RAMdev_8|altsyncram:altsyncram_component|altsyncram_6lq3:auto_generated|ram_block1a1~porta_address_reg0    ; 0.968             ;
; RAMs_drive:RAM_controller|writeDir_8[7]                                                                                      ; RAMs_drive:RAM_controller|RAMdevice_8:RAMdev_8|altsyncram:altsyncram_component|altsyncram_6lq3:auto_generated|ram_block1a1~porta_address_reg0    ; 0.968             ;
; RAMs_drive:RAM_controller|writeDir_8[9]                                                                                      ; RAMs_drive:RAM_controller|RAMdevice_8:RAMdev_8|altsyncram:altsyncram_component|altsyncram_6lq3:auto_generated|ram_block1a1~porta_address_reg0    ; 0.968             ;
; RAMs_drive:RAM_controller|writeDir_8[11]                                                                                     ; RAMs_drive:RAM_controller|RAMdevice_8:RAMdev_8|altsyncram:altsyncram_component|altsyncram_6lq3:auto_generated|ram_block1a1~porta_address_reg0    ; 0.968             ;
; RAMs_drive:RAM_controller|writeDir_8[0]                                                                                      ; RAMs_drive:RAM_controller|RAMdevice_8:RAMdev_8|altsyncram:altsyncram_component|altsyncram_6lq3:auto_generated|ram_block1a1~porta_address_reg0    ; 0.964             ;
; RAMs_drive:RAM_controller|writeDir_8[1]                                                                                      ; RAMs_drive:RAM_controller|RAMdevice_8:RAMdev_8|altsyncram:altsyncram_component|altsyncram_6lq3:auto_generated|ram_block1a1~porta_address_reg0    ; 0.964             ;
; RAMs_drive:RAM_controller|writeDir_8[2]                                                                                      ; RAMs_drive:RAM_controller|RAMdevice_8:RAMdev_8|altsyncram:altsyncram_component|altsyncram_6lq3:auto_generated|ram_block1a1~porta_address_reg0    ; 0.964             ;
; RAMs_drive:RAM_controller|writeDir_8[3]                                                                                      ; RAMs_drive:RAM_controller|RAMdevice_8:RAMdev_8|altsyncram:altsyncram_component|altsyncram_6lq3:auto_generated|ram_block1a1~porta_address_reg0    ; 0.964             ;
; RAMs_drive:RAM_controller|writeDir_8[12]                                                                                     ; RAMs_drive:RAM_controller|RAMdevice_8:RAMdev_8|altsyncram:altsyncram_component|altsyncram_6lq3:auto_generated|ram_block1a1~porta_address_reg0    ; 0.964             ;
; RAMs_drive:RAM_controller|writeDir_16[4]                                                                                     ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a1~porta_address_reg0  ; 0.919             ;
; RAMs_drive:RAM_controller|writeDir_16[5]                                                                                     ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a13~porta_address_reg0 ; 0.918             ;
; RAMs_drive:RAM_controller|writeDir_16[6]                                                                                     ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a13~porta_address_reg0 ; 0.914             ;
; RAMs_drive:RAM_controller|writeDir_16[7]                                                                                     ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a13~porta_address_reg0 ; 0.914             ;
; RAMs_drive:RAM_controller|writeDir_16[8]                                                                                     ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a13~porta_address_reg0 ; 0.914             ;
; RAMs_drive:RAM_controller|writeDir_16[9]                                                                                     ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a13~porta_address_reg0 ; 0.914             ;
; RAMs_drive:RAM_controller|writeDir_16[10]                                                                                    ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a13~porta_address_reg0 ; 0.914             ;
; RAMs_drive:RAM_controller|writeDir_16[11]                                                                                    ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a13~porta_address_reg0 ; 0.914             ;
; RAMs_drive:RAM_controller|writeDir_16[12]                                                                                    ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a13~porta_address_reg0 ; 0.914             ;
; RAMs_drive:RAM_controller|writeDir_16[1]                                                                                     ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a13~porta_address_reg0 ; 0.890             ;
; RAMs_drive:RAM_controller|writeDir_16[3]                                                                                     ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a13~porta_address_reg0 ; 0.890             ;
; SCCBdrive:SCCBdriver|C_Esync                                                                                                 ; SCCBdrive:SCCBdriver|clk400data                                                                                                                  ; 0.822             ;
; RAMs_drive:RAM_controller|readDir_32[15]                                                                                     ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a29~portb_address_reg0 ; 0.776             ;
; div800k:DIV800|Qaux[1]                                                                                                       ; div800k:DIV800|Qaux[1]                                                                                                                           ; 0.776             ;
; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|rden_b_store ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a29~portb_address_reg0 ; 0.755             ;
; RAMs_drive:RAM_controller|readDir_32[14]                                                                                     ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a29~portb_address_reg0 ; 0.755             ;
; RAMs_drive:RAM_controller|readDir_32[13]                                                                                     ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a29~portb_address_reg0 ; 0.755             ;
; CAPdrive:CAPdriver|Chewed[0]                                                                                                 ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a0~porta_datain_reg0   ; 0.747             ;
; CAPdrive:CAPdriver|Chewed[1]                                                                                                 ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a29~porta_datain_reg0  ; 0.744             ;
; RAMs_drive:RAM_controller|writeDir_16[0]                                                                                     ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a1~porta_address_reg0  ; 0.614             ;
; RAMs_drive:RAM_controller|writeDir_16[2]                                                                                     ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a1~porta_address_reg0  ; 0.614             ;
; RAMs_drive:RAM_controller|RAMdevice_8:RAMdev_8|altsyncram:altsyncram_component|altsyncram_6lq3:auto_generated|rden_b_store   ; RAMs_drive:RAM_controller|RAMdevice_8:RAMdev_8|altsyncram:altsyncram_component|altsyncram_6lq3:auto_generated|ram_block1a0~portb_address_reg0    ; 0.609             ;
; RAMs_drive:RAM_controller|readDir_8[13]                                                                                      ; RAMs_drive:RAM_controller|RAMdevice_8:RAMdev_8|altsyncram:altsyncram_component|altsyncram_6lq3:auto_generated|ram_block1a0~portb_address_reg0    ; 0.609             ;
; RAMs_drive:RAM_controller|writeDir_32[5]                                                                                     ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a15~porta_address_reg0 ; 0.595             ;
; RAMs_drive:RAM_controller|writeDir_32[6]                                                                                     ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a15~porta_address_reg0 ; 0.595             ;
; RAMs_drive:RAM_controller|writeDir_32[7]                                                                                     ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a15~porta_address_reg0 ; 0.595             ;
; RAMs_drive:RAM_controller|writeDir_32[8]                                                                                     ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a15~porta_address_reg0 ; 0.595             ;
; RAMs_drive:RAM_controller|writeDir_32[9]                                                                                     ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a15~porta_address_reg0 ; 0.595             ;
; RAMs_drive:RAM_controller|writeDir_32[10]                                                                                    ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a15~porta_address_reg0 ; 0.595             ;
+------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
Note: This table only shows the top 100 path(s) that have the largest delay added for hold.


+-----------------+
; Fitter Messages ;
+-----------------+
Info (11104): Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead.
Info (119006): Selected device EP3C16F484C6 for design "CAMstreamVGA"
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (15535): Implemented PLL "pll1:CLK_24M|altpll:altpll_component|pll1_altpll:auto_generated|pll1" as Cyclone III PLL type
    Info (15099): Implementing clock multiplication of 12, clock division of 25, and phase shift of 0 degrees (0 ps) for pll1:CLK_24M|altpll:altpll_component|pll1_altpll:auto_generated|wire_pll1_clk[0] port
Info (15535): Implemented PLL "pll2:CLK25|altpll:altpll_component|pll2_altpll:auto_generated|pll1" as Cyclone III PLL type
    Info (15099): Implementing clock multiplication of 74, clock division of 147, and phase shift of 0 degrees (0 ps) for pll2:CLK25|altpll:altpll_component|pll2_altpll:auto_generated|wire_pll1_clk[0] port
Info (171003): Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time
Warning (292013): Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature.
Info (176444): Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices
    Info (176445): Device EP3C40F484C6 is compatible
    Info (176445): Device EP3C55F484C6 is compatible
    Info (176445): Device EP3C80F484C6 is compatible
Info (169124): Fitter converted 4 user pins into dedicated programming pins
    Info (169125): Pin ~ALTERA_ASDO_DATA1~ is reserved at location D1
    Info (169125): Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2
    Info (169125): Pin ~ALTERA_DCLK~ is reserved at location K2
    Info (169125): Pin ~ALTERA_DATA0~ is reserved at location K1
Warning (15714): Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details
Info (176045): Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements.
Critical Warning (169085): No exact pin location assignment(s) for 1 pins of 44 total pins
    Info (169086): Pin SW[10] not assigned to an exact location on the device
Warning (176125): The input ports of the PLL pll2:CLK25|altpll:altpll_component|pll2_altpll:auto_generated|pll1 and the PLL pll1:CLK_24M|altpll:altpll_component|pll1_altpll:auto_generated|pll1 are mismatched, preventing the PLLs to be merged
    Warning (176122): Input clock frequency of PLL pll2:CLK25|altpll:altpll_component|pll2_altpll:auto_generated|pll1 differs from input clock frequency of PLL pll1:CLK_24M|altpll:altpll_component|pll1_altpll:auto_generated|pll1
Critical Warning (176598): PLL "pll2:CLK25|altpll:altpll_component|pll2_altpll:auto_generated|pll1" input clock inclk[0] is not fully compensated because it is fed by a remote clock pin "Pin_G21"
Warning (335093): TimeQuest Timing Analyzer is analyzing 328 combinational loops as latches.
Critical Warning (332012): Synopsys Design Constraints File file not found: 'CAMstreamVGA.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332144): No user constrained generated clocks found in the design
Info (332144): No user constrained base clocks found in the design
Warning (332191): Clock target SCCBdrive:SCCBdriver|C_E of clock SCCBdrive:SCCBdriver|C_E is fed by another target of the same clock.
Info (332097): The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network.
    Info (332098): Cell: SCCBdriver|C_Eedge  from: datac  to: combout
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Warning (332056): PLL cross checking found inconsistent PLL clock settings:
    Warning (332056): Clock: CLK25|altpll_component|auto_generated|pll1|clk[0] with master clock period: 10.000 found on PLL node: CLK25|altpll_component|auto_generated|pll1|clk[0] does not match the master clock period requirement: 20.000
Info (332130): Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time.
Info (176353): Automatically promoted node pll1:CLK_24M|altpll:altpll_component|pll1_altpll:auto_generated|wire_pll1_clk[0] (placed in counter C0 of PLL_2)
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G8
Info (176353): Automatically promoted node pll2:CLK25|altpll:altpll_component|pll2_altpll:auto_generated|wire_pll1_clk[0] (placed in counter C0 of PLL_4)
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G18
Info (176353): Automatically promoted node RAMs_drive:RAM_controller|Rclk 
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
Info (176353): Automatically promoted node RAMs_drive:RAM_controller|Wclk 
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
Info (176353): Automatically promoted node SCCBdrive:SCCBdriver|clk400data 
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
    Info (176356): Following destination nodes may be non-global or may not use global or regional clocks
        Info (176357): Destination node SCCBdrive:SCCBdriver|clk400D
        Info (176357): Destination node SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[26]
        Info (176357): Destination node SCCBdrive:SCCBdriver|dataEedge
Info (176353): Automatically promoted node RAMs_drive:RAM_controller|readDir_32[0]~0 
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
Info (176353): Automatically promoted node RAMs_drive:RAM_controller|writeDir_32[0]~1 
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
Info (176353): Automatically promoted node RAMs_drive:RAM_controller|readDir_16[4]~3 
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
Info (176353): Automatically promoted node RAMs_drive:RAM_controller|writeDir_16[0]~2 
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
Info (176353): Automatically promoted node CAPdrive:CAPdriver|dPCLK 
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
Info (176353): Automatically promoted node RAMs_drive:RAM_controller|readDir_8[0]~0 
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
Info (176353): Automatically promoted node RAMs_drive:RAM_controller|writeDir_8[0]~9 
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
Info (176353): Automatically promoted node CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] 
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
    Info (176356): Following destination nodes may be non-global or may not use global or regional clocks
        Info (176357): Destination node RAMs_drive:RAM_controller|v_count_write[0]
        Info (176357): Destination node RAMs_drive:RAM_controller|v_count_write[1]
        Info (176357): Destination node RAMs_drive:RAM_controller|v_count_write[2]
        Info (176357): Destination node RAMs_drive:RAM_controller|v_count_write[3]
        Info (176357): Destination node RAMs_drive:RAM_controller|v_count_write[4]
        Info (176357): Destination node RAMs_drive:RAM_controller|v_count_write[5]
        Info (176357): Destination node RAMs_drive:RAM_controller|v_count_write[6]
        Info (176357): Destination node RAMs_drive:RAM_controller|v_count_write[7]
        Info (176357): Destination node RAMs_drive:RAM_controller|v_count_write[8]
        Info (176357): Destination node RAMs_drive:RAM_controller|v_count_write[9]
        Info (176358): Non-global destination nodes limited to 10 nodes
Info (176353): Automatically promoted node div800k:DIV800|Qaux[5] 
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
    Info (176356): Following destination nodes may be non-global or may not use global or regional clocks
        Info (176357): Destination node SCCBdrive:SCCBdriver|clk400
        Info (176357): Destination node SCCBdrive:SCCBdriver|eInd
        Info (176357): Destination node div800k:DIV800|Qaux[5]~0
Info (176353): Automatically promoted node CAPdrive:CAPdriver|PCLK_aux 
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
Info (176233): Starting register packing
Info (176235): Finished register packing
    Extra Info (176219): No registers were packed into other blocks
Info (176214): Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement
    Info (176211): Number of I/O pins in group: 1 (unused VREF, 2.5V VCCIO, 1 input, 0 output, 0 bidirectional)
        Info (176212): I/O standards used: 2.5 V.
Info (176215): I/O bank details before I/O pin placement
    Info (176214): Statistics of I/O banks
        Info (176213): I/O bank number 1 does not use VREF pins and has 2.5V VCCIO pins. 17 total pin(s) used --  16 pins available
        Info (176213): I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  48 pins available
        Info (176213): I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  46 pins available
        Info (176213): I/O bank number 4 does not use VREF pins and has 2.5V VCCIO pins. 15 total pin(s) used --  26 pins available
        Info (176213): I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  46 pins available
        Info (176213): I/O bank number 6 does not use VREF pins and has 2.5V VCCIO pins. 15 total pin(s) used --  28 pins available
        Info (176213): I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  47 pins available
        Info (176213): I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  43 pins available
Warning (15705): Ignored locations or region assignments to the following nodes
    Warning (15706): Node "BUTTON[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "BUTTON[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "BUTTON[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "CLOCK_50_2" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_ADDR[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_ADDR[10]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_ADDR[11]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_ADDR[12]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_ADDR[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_ADDR[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_ADDR[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_ADDR[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_ADDR[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_ADDR[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_ADDR[7]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_ADDR[8]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_ADDR[9]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_BA_0" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_BA_1" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_CAS_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_CKE" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_CLK" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_CS_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ[10]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ[11]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ[12]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ[13]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ[14]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ[15]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ[7]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ[8]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ[9]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_LDQM" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_RAS_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_UDQM" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_WE_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_ADDR[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_ADDR[10]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_ADDR[11]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_ADDR[12]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_ADDR[13]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_ADDR[14]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_ADDR[15]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_ADDR[16]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_ADDR[17]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_ADDR[18]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_ADDR[19]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_ADDR[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_ADDR[20]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_ADDR[21]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_ADDR[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_ADDR[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_ADDR[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_ADDR[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_ADDR[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_ADDR[7]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_ADDR[8]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_ADDR[9]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_BYTE_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_CE_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_DQ15_AM1" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_DQ[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_DQ[10]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_DQ[11]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_DQ[12]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_DQ[13]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_DQ[14]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_DQ[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_DQ[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_DQ[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_DQ[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_DQ[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_DQ[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_DQ[7]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_DQ[8]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_DQ[9]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_OE_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_RST_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_RY" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_WE_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_WP_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO0_CLKIN[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO0_CLKIN[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO0_CLKOUT[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO0_CLKOUT[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO0_D[10]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO0_D[11]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO0_D[12]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO0_D[13]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO0_D[14]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO0_D[15]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO0_D[16]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO0_D[17]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO0_D[18]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO0_D[19]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO0_D[20]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO0_D[21]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO0_D[22]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO0_D[23]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO0_D[24]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO0_D[25]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO0_D[26]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO0_D[27]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO0_D[28]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO0_D[29]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO0_D[30]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO0_D[31]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO0_D[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO0_D[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO0_D[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO0_D[7]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO0_D[8]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO0_D[9]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO1_CLKIN[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO1_CLKIN[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO1_CLKOUT[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO1_CLKOUT[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO1_D[11]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO1_D[12]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO1_D[13]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO1_D[14]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO1_D[15]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO1_D[16]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO1_D[17]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO1_D[18]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO1_D[19]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO1_D[20]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO1_D[21]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO1_D[22]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO1_D[23]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO1_D[24]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO1_D[25]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO1_D[26]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO1_D[27]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO1_D[28]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO1_D[29]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO1_D[30]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO1_D[31]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX0_DP" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX0_D[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX0_D[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX0_D[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX0_D[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX0_D[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX0_D[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX0_D[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX1_DP" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX1_D[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX1_D[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX1_D[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX1_D[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX1_D[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX1_D[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX1_D[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX2_DP" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX2_D[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX2_D[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX2_D[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX2_D[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX2_D[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX2_D[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX2_D[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX3_DP" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX3_D[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX3_D[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX3_D[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX3_D[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX3_D[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX3_D[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX3_D[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "KEY[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "KEY[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LCD_BLON" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LCD_DATA[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LCD_DATA[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LCD_DATA[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LCD_DATA[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LCD_DATA[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LCD_DATA[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LCD_DATA[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LCD_DATA[7]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LCD_EN" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LCD_RS" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LCD_RW" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LEDG[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LEDG[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LEDG[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LEDG[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LEDG[7]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LEDG[8]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LEDG[9]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "PS2_KBCLK" is assigned to location or region, but does not exist in design
    Warning (15706): Node "PS2_KBDAT" is assigned to location or region, but does not exist in design
    Warning (15706): Node "PS2_MSCLK" is assigned to location or region, but does not exist in design
    Warning (15706): Node "PS2_MSDAT" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SD_CLK" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SD_CMD" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SD_DAT0" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SD_DAT3" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SD_WP_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "UART_CTS" is assigned to location or region, but does not exist in design
    Warning (15706): Node "UART_RTS" is assigned to location or region, but does not exist in design
    Warning (15706): Node "UART_RXD" is assigned to location or region, but does not exist in design
    Warning (15706): Node "UART_TXD" is assigned to location or region, but does not exist in design
Info (171121): Fitter preparation operations ending: elapsed time is 00:00:02
Info (170189): Fitter placement preparation operations beginning
Info (170190): Fitter placement preparation operations ending: elapsed time is 00:00:00
Info (170191): Fitter placement operations beginning
Info (170137): Fitter placement was successful
Info (170192): Fitter placement operations ending: elapsed time is 00:00:03
Info (170193): Fitter routing operations beginning
Info (170089): 2e+03 ns of routing delay (approximately 5.8% of available device routing delay) has been added to meet hold timing. For more information, refer to the Estimated Delay Added for Hold Timing section in the Fitter report.
Info (170195): Router estimated average interconnect usage is 11% of the available device resources
    Info (170196): Router estimated peak interconnect usage is 33% of the available device resources in the region that extends from location X21_Y10 to location X30_Y19
Info (170194): Fitter routing operations ending: elapsed time is 00:00:17
Info (170199): The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time.
    Info (170201): Optimizations that may affect the design's routability were skipped
Info (11888): Total time spent on timing analysis during the Fitter is 0.89 seconds.
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (11218): Fitter post-fit operations ending: elapsed time is 00:00:02
Warning (171167): Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information.
Info (144001): Generated suppressed messages file C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/output_files/CAMstreamVGA.fit.smsg
Info: Quartus II 64-Bit Fitter was successful. 0 errors, 224 warnings
    Info: Peak virtual memory: 5415 megabytes
    Info: Processing ended: Tue Jun 11 09:38:18 2024
    Info: Elapsed time: 00:00:26
    Info: Total CPU time (on all processors): 00:00:12


+----------------------------+
; Fitter Suppressed Messages ;
+----------------------------+
The suppressed messages can be found in C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/CAMstreamVGA/output_files/CAMstreamVGA.fit.smsg.


