;redcode
;assert 1
	SPL 0, <-3
	CMP -206, <-124
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	SPL 0, <-2
	SUB 12, @10
	SPL 240, 60
	SUB 121, 106
	SPL 12, #10
	ADD @0, 20
	ADD 240, 60
	SPL 0, <-2
	ADD 130, 9
	SPL -127, 100
	ADD <13, 0
	ADD 240, 60
	ADD 130, 9
	SUB 63, 8
	SUB 63, 8
	SUB @0, @2
	SUB @0, @2
	SPL 0, <-2
	JMN 133, 0
	SLT 0, @17
	MOV -1, <-0
	JMN 133, 0
	CMP #12, @0
	SUB @121, 106
	SUB 2, @0
	SUB @127, 106
	SUB @121, 106
	SUB #0, -0
	SUB -0, 200
	SLT 0, @17
	SUB 2, @0
	SUB 3, -8
	SUB 300, 90
	DAT <270, #1
	SUB 30, 502
	DAT <270, #1
	SPL 0, <-3
	SUB 300, 90
	SPL 0, <-3
	SUB 30, 502
	CMP -206, <-124
	SUB @0, @2
	MOV -1, <-20
	JMP 42, 200
	MOV -7, <-20
	SPL 0, <-3
	MOV -7, <-20
