--------------------------------------------------------------------------------
Release 14.7 Trace  (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

E:\Xilinx\14.7\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -intstyle ise -v 3 -s 3 -n
3 -fastpaths -xml PWM.twx PWM.ncd -o PWM.twr PWM.pcf -ucf UCF.ucf

Design file:              PWM.ncd
Physical constraint file: PWM.pcf
Device,package,speed:     xc6slx9,csg324,C,-3 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: NET "CLK_BUFGP/IBUFG" PERIOD = 10 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 10 paths analyzed, 10 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   1.730ns.
--------------------------------------------------------------------------------

Paths for end point pwm_counter/Cntr_3 (SLICE_X23Y43.D2), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     8.634ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pwm_counter/Cntr_0 (FF)
  Destination:          pwm_counter/Cntr_3 (FF)
  Requirement:          10.000ns
  Data Path Delay:      1.331ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: pwm_counter/Cntr_0 to pwm_counter/Cntr_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y43.AQ      Tcko                  0.391   pwm_counter/Cntr<3>
                                                       pwm_counter/Cntr_0
    SLICE_X23Y43.D2      net (fanout=5)        0.618   pwm_counter/Cntr<0>
    SLICE_X23Y43.CLK     Tas                   0.322   pwm_counter/Cntr<3>
                                                       Result<3>1
                                                       pwm_counter/Cntr_3
    -------------------------------------------------  ---------------------------
    Total                                      1.331ns (0.713ns logic, 0.618ns route)
                                                       (53.6% logic, 46.4% route)

--------------------------------------------------------------------------------

Paths for end point pwm_counter/Cntr_2 (SLICE_X23Y43.C1), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     8.654ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pwm_counter/Cntr_1 (FF)
  Destination:          pwm_counter/Cntr_2 (FF)
  Requirement:          10.000ns
  Data Path Delay:      1.311ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: pwm_counter/Cntr_1 to pwm_counter/Cntr_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y43.BQ      Tcko                  0.391   pwm_counter/Cntr<3>
                                                       pwm_counter/Cntr_1
    SLICE_X23Y43.C1      net (fanout=4)        0.598   pwm_counter/Cntr<1>
    SLICE_X23Y43.CLK     Tas                   0.322   pwm_counter/Cntr<3>
                                                       Result<2>1
                                                       pwm_counter/Cntr_2
    -------------------------------------------------  ---------------------------
    Total                                      1.311ns (0.713ns logic, 0.598ns route)
                                                       (54.4% logic, 45.6% route)

--------------------------------------------------------------------------------

Paths for end point pwm_counter/Cntr_3 (SLICE_X23Y43.D1), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     8.778ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pwm_counter/Cntr_2 (FF)
  Destination:          pwm_counter/Cntr_3 (FF)
  Requirement:          10.000ns
  Data Path Delay:      1.187ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: pwm_counter/Cntr_2 to pwm_counter/Cntr_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y43.CQ      Tcko                  0.391   pwm_counter/Cntr<3>
                                                       pwm_counter/Cntr_2
    SLICE_X23Y43.D1      net (fanout=3)        0.474   pwm_counter/Cntr<2>
    SLICE_X23Y43.CLK     Tas                   0.322   pwm_counter/Cntr<3>
                                                       Result<3>1
                                                       pwm_counter/Cntr_3
    -------------------------------------------------  ---------------------------
    Total                                      1.187ns (0.713ns logic, 0.474ns route)
                                                       (60.1% logic, 39.9% route)

--------------------------------------------------------------------------------

Hold Paths: NET "CLK_BUFGP/IBUFG" PERIOD = 10 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point pwm_counter/Cntr_3 (SLICE_X23Y43.D6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.436ns (requirement - (clock path skew + uncertainty - data path))
  Source:               pwm_counter/Cntr_3 (FF)
  Destination:          pwm_counter/Cntr_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.436ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CLK_BUFGP rising at 10.000ns
  Destination Clock:    CLK_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: pwm_counter/Cntr_3 to pwm_counter/Cntr_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y43.DQ      Tcko                  0.198   pwm_counter/Cntr<3>
                                                       pwm_counter/Cntr_3
    SLICE_X23Y43.D6      net (fanout=2)        0.023   pwm_counter/Cntr<3>
    SLICE_X23Y43.CLK     Tah         (-Th)    -0.215   pwm_counter/Cntr<3>
                                                       Result<3>1
                                                       pwm_counter/Cntr_3
    -------------------------------------------------  ---------------------------
    Total                                      0.436ns (0.413ns logic, 0.023ns route)
                                                       (94.7% logic, 5.3% route)

--------------------------------------------------------------------------------

Paths for end point pwm_counter/Cntr_0 (SLICE_X23Y43.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.454ns (requirement - (clock path skew + uncertainty - data path))
  Source:               pwm_counter/Cntr_0 (FF)
  Destination:          pwm_counter/Cntr_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.454ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CLK_BUFGP rising at 10.000ns
  Destination Clock:    CLK_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: pwm_counter/Cntr_0 to pwm_counter/Cntr_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y43.AQ      Tcko                  0.198   pwm_counter/Cntr<3>
                                                       pwm_counter/Cntr_0
    SLICE_X23Y43.A6      net (fanout=5)        0.041   pwm_counter/Cntr<0>
    SLICE_X23Y43.CLK     Tah         (-Th)    -0.215   pwm_counter/Cntr<3>
                                                       pwm_counter/Mcount_Cntr_xor<0>11_INV_0
                                                       pwm_counter/Cntr_0
    -------------------------------------------------  ---------------------------
    Total                                      0.454ns (0.413ns logic, 0.041ns route)
                                                       (91.0% logic, 9.0% route)

--------------------------------------------------------------------------------

Paths for end point pwm_counter/Cntr_2 (SLICE_X23Y43.C5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.475ns (requirement - (clock path skew + uncertainty - data path))
  Source:               pwm_counter/Cntr_2 (FF)
  Destination:          pwm_counter/Cntr_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.475ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CLK_BUFGP rising at 10.000ns
  Destination Clock:    CLK_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: pwm_counter/Cntr_2 to pwm_counter/Cntr_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y43.CQ      Tcko                  0.198   pwm_counter/Cntr<3>
                                                       pwm_counter/Cntr_2
    SLICE_X23Y43.C5      net (fanout=3)        0.062   pwm_counter/Cntr<2>
    SLICE_X23Y43.CLK     Tah         (-Th)    -0.215   pwm_counter/Cntr<3>
                                                       Result<2>1
                                                       pwm_counter/Cntr_2
    -------------------------------------------------  ---------------------------
    Total                                      0.475ns (0.413ns logic, 0.062ns route)
                                                       (86.9% logic, 13.1% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: NET "CLK_BUFGP/IBUFG" PERIOD = 10 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 8.270ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: CLK_BUFGP/BUFG/I0
  Logical resource: CLK_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X3Y13.I0
  Clock network: CLK_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 9.606ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 0.394ns (2538.071MHz) (Tcp)
  Physical resource: pwm_counter/Cntr<3>/CLK
  Logical resource: pwm_counter/Cntr_0/CK
  Location pin: SLICE_X23Y43.CLK
  Clock network: CLK_BUFGP
--------------------------------------------------------------------------------
Slack: 9.606ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 0.394ns (2538.071MHz) (Tcp)
  Physical resource: pwm_counter/Cntr<3>/CLK
  Logical resource: pwm_counter/Cntr_1/CK
  Location pin: SLICE_X23Y43.CLK
  Clock network: CLK_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock CLK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK            |    1.366|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 10 paths, 0 nets, and 12 connections

Design statistics:
   Minimum period:   1.730ns{1}   (Maximum frequency: 578.035MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Sun May 13 15:36:42 2018 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 202 MB



