<?xml version="1.0" encoding="UTF-8"?>
<vivadoHLSLog:LogRoot xmlns:vivadoHLSLog="www.xilinx.com/vivadoHLSLog">
  <errorLogs>
    <logs>
      <synLog/>
      <simLog/>
      <mgLog/>
      <packageLog/>
      <csimLog/>
    </logs>
  </errorLogs>
  <warningLogs>
    <logs>
      <synLog>
        <logs message="WARNING: [XFORM 203-104] Completely partitioning array 'northwest' (../../Users/lin/Desktop/swater/swater_4/swater.cpp:119) accessed through non-constant indices on dimension 1 (../../Users/lin/Desktop/swater/swater_4/swater.cpp:135:3), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead." projectName="swater_4" solutionName="solution1" date="2021-05-11T02:32:37.279+0800" type="Warning"/>
        <logs message="WARNING: [XFORM 203-104] Completely partitioning array 'west' (../../Users/lin/Desktop/swater/swater_4/swater.cpp:117) accessed through non-constant indices on dimension 1 (../../Users/lin/Desktop/swater/swater_4/swater.cpp:134:3), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead." projectName="swater_4" solutionName="solution1" date="2021-05-11T02:32:37.256+0800" type="Warning"/>
        <logs message="WARNING: [XFORM 203-104] Completely partitioning array 'north' (../../Users/lin/Desktop/swater/swater_4/swater.cpp:115) accessed through non-constant indices on dimension 1 (../../Users/lin/Desktop/swater/swater_4/swater.cpp:133:2), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead." projectName="swater_4" solutionName="solution1" date="2021-05-11T02:32:37.243+0800" type="Warning"/>
        <logs message="WARNING: [XFORM 203-505] Ignore pipeline pragma in Loop whose tripcount is only 1 (../../Users/lin/Desktop/swater/swater_4/swater.cpp:84) in function 'compute_matrices'." projectName="swater_4" solutionName="solution1" date="2021-05-11T02:32:36.788+0800" type="Warning"/>
        <logs message="WARNING: [SYNCHK 200-23] ../../Users/lin/Desktop/swater/swater_4/swater.cpp:39: variable-indexed range selection may cause suboptimal QoR." projectName="swater_4" solutionName="solution1" date="2021-05-11T02:32:36.683+0800" type="Warning"/>
      </synLog>
      <simLog>
        <logs message="WARNING: [Simtcl 6-197] One or more HDL objects could not be logged because of object type or size limitations.  To see details please rerun the command with -verbose (-v).&#xD;&#xA;## set designtopgroup [add_wave_group &quot;Design Top Signals&quot;]&#xD;&#xA;## set cinoutgroup [add_wave_group &quot;C InOuts&quot; -into $designtopgroup]&#xD;&#xA;## set string1_g_V__string2_g_V__direction_matrix_g_V__return_group [add_wave_group string1_g_V__string2_g_V__direction_matrix_g_V__return(axi_slave) -into $cinoutgroup]&#xD;&#xA;## add_wave /apatb_compute_matrices_top/AESL_inst_compute_matrices/interrupt -into $string1_g_V__string2_g_V__direction_matrix_g_V__return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_compute_matrices_top/AESL_inst_compute_matrices/s_axi_control_BRESP -into $string1_g_V__string2_g_V__direction_matrix_g_V__return_group -radix hex&#xD;&#xA;## add_wave /apatb_compute_matrices_top/AESL_inst_compute_matrices/s_axi_control_BREADY -into $string1_g_V__string2_g_V__direction_matrix_g_V__return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_compute_matrices_top/AESL_inst_compute_matrices/s_axi_control_BVALID -into $string1_g_V__string2_g_V__direction_matrix_g_V__return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_compute_matrices_top/AESL_inst_compute_matrices/s_axi_control_RRESP -into $string1_g_V__string2_g_V__direction_matrix_g_V__return_group -radix hex&#xD;&#xA;## add_wave /apatb_compute_matrices_top/AESL_inst_compute_matrices/s_axi_control_RDATA -into $string1_g_V__string2_g_V__direction_matrix_g_V__return_group -radix hex&#xD;&#xA;## add_wave /apatb_compute_matrices_top/AESL_inst_compute_matrices/s_axi_control_RREADY -into $string1_g_V__string2_g_V__direction_matrix_g_V__return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_compute_matrices_top/AESL_inst_compute_matrices/s_axi_control_RVALID -into $string1_g_V__string2_g_V__direction_matrix_g_V__return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_compute_matrices_top/AESL_inst_compute_matrices/s_axi_control_ARREADY -into $string1_g_V__string2_g_V__direction_matrix_g_V__return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_compute_matrices_top/AESL_inst_compute_matrices/s_axi_control_ARVALID -into $string1_g_V__string2_g_V__direction_matrix_g_V__return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_compute_matrices_top/AESL_inst_compute_matrices/s_axi_control_ARADDR -into $string1_g_V__string2_g_V__direction_matrix_g_V__return_group -radix hex&#xD;&#xA;## add_wave /apatb_compute_matrices_top/AESL_inst_compute_matrices/s_axi_control_WSTRB -into $string1_g_V__string2_g_V__direction_matrix_g_V__return_group -radix hex&#xD;&#xA;## add_wave /apatb_compute_matrices_top/AESL_inst_compute_matrices/s_axi_control_WDATA -into $string1_g_V__string2_g_V__direction_matrix_g_V__return_group -radix hex&#xD;&#xA;## add_wave /apatb_compute_matrices_top/AESL_inst_compute_matrices/s_axi_control_WREADY -into $string1_g_V__string2_g_V__direction_matrix_g_V__return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_compute_matrices_top/AESL_inst_compute_matrices/s_axi_control_WVALID -into $string1_g_V__string2_g_V__direction_matrix_g_V__return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_compute_matrices_top/AESL_inst_compute_matrices/s_axi_control_AWREADY -into $string1_g_V__string2_g_V__direction_matrix_g_V__return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_compute_matrices_top/AESL_inst_compute_matrices/s_axi_control_AWVALID -into $string1_g_V__string2_g_V__direction_matrix_g_V__return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_compute_matrices_top/AESL_inst_compute_matrices/s_axi_control_AWADDR -into $string1_g_V__string2_g_V__direction_matrix_g_V__return_group -radix hex&#xD;&#xA;## set coutputgroup [add_wave_group &quot;C Outputs&quot; -into $designtopgroup]&#xD;&#xA;## set direction_matrix_g_group [add_wave_group direction_matrix_g(axi_master) -into $coutputgroup]&#xD;&#xA;## set rdata_group [add_wave_group &quot;Read Channel&quot; -into $direction_matrix_g_group]&#xD;&#xA;## set wdata_group [add_wave_group &quot;Write Channel&quot; -into $direction_matrix_g_group]&#xD;&#xA;## set ctrl_group [add_wave_group &quot;Handshakes&quot; -into $direction_matrix_g_group]&#xD;&#xA;## add_wave /apatb_compute_matrices_top/AESL_inst_compute_matrices/m_axi_gmem1_BUSER -into $wdata_group -radix hex&#xD;&#xA;## add_wave /apatb_compute_matrices_top/AESL_inst_compute_matrices/m_axi_gmem1_BID -into $wdata_group -radix hex&#xD;&#xA;## add_wave /apatb_compute_matrices_top/AESL_inst_compute_matrices/m_axi_gmem1_BRESP -into $wdata_group -radix hex&#xD;&#xA;## add_wave /apatb_compute_matrices_top/AESL_inst_compute_matrices/m_axi_gmem1_BREADY -into $ctrl_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_compute_matrices_top/AESL_inst_compute_matrices/m_axi_gmem1_BVALID -into $ctrl_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_compute_matrices_top/AESL_inst_compute_matrices/m_axi_gmem1_RRESP -into $rdata_group -radix hex&#xD;&#xA;## add_wave /apatb_compute_matrices_top/AESL_inst_compute_matrices/m_axi_gmem1_RUSER -into $rdata_group -radix hex&#xD;&#xA;## add_wave /apatb_compute_matrices_top/AESL_inst_compute_matrices/m_axi_gmem1_RID -into $rdata_group -radix hex&#xD;&#xA;## add_wave /apatb_compute_matrices_top/AESL_inst_compute_matrices/m_axi_gmem1_RLAST -into $ctrl_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_compute_matrices_top/AESL_inst_compute_matrices/m_axi_gmem1_RDATA -into $rdata_group -radix hex&#xD;&#xA;## add_wave /apatb_compute_matrices_top/AESL_inst_compute_matrices/m_axi_gmem1_RREADY -into $ctrl_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_compute_matrices_top/AESL_inst_compute_matrices/m_axi_gmem1_RVALID -into $ctrl_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_compute_matrices_top/AESL_inst_compute_matrices/m_axi_gmem1_ARUSER -into $rdata_group -radix hex&#xD;&#xA;## add_wave /apatb_compute_matrices_top/AESL_inst_compute_matrices/m_axi_gmem1_ARREGION -into $rdata_group -radix hex&#xD;&#xA;## add_wave /apatb_compute_matrices_top/AESL_inst_compute_matrices/m_axi_gmem1_ARQOS -into $rdata_group -radix hex&#xD;&#xA;## add_wave /apatb_compute_matrices_top/AESL_inst_compute_matrices/m_axi_gmem1_ARPROT -into $rdata_group -radix hex&#xD;&#xA;## add_wave /apatb_compute_matrices_top/AESL_inst_compute_matrices/m_axi_gmem1_ARCACHE -into $rdata_group -radix hex&#xD;&#xA;## add_wave /apatb_compute_matrices_top/AESL_inst_compute_matrices/m_axi_gmem1_ARLOCK -into $rdata_group -radix hex&#xD;&#xA;## add_wave /apatb_compute_matrices_top/AESL_inst_compute_matrices/m_axi_gmem1_ARBURST -into $rdata_group -radix hex&#xD;&#xA;## add_wave /apatb_compute_matrices_top/AESL_inst_compute_matrices/m_axi_gmem1_ARSIZE -into $rdata_group -radix hex&#xD;&#xA;## add_wave /apatb_compute_matrices_top/AESL_inst_compute_matrices/m_axi_gmem1_ARLEN -into $rdata_group -radix hex&#xD;&#xA;## add_wave /apatb_compute_matrices_top/AESL_inst_compute_matrices/m_axi_gmem1_ARID -into $rdata_group -radix hex&#xD;&#xA;## add_wave /apatb_compute_matrices_top/AESL_inst_compute_matrices/m_axi_gmem1_ARADDR -into $rdata_group -radix hex&#xD;&#xA;## add_wave /apatb_compute_matrices_top/AESL_inst_compute_matrices/m_axi_gmem1_ARREADY -into $ctrl_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_compute_matrices_top/AESL_inst_compute_matrices/m_axi_gmem1_ARVALID -into $ctrl_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_compute_matrices_top/AESL_inst_compute_matrices/m_axi_gmem1_WUSER -into $wdata_group -radix hex&#xD;&#xA;## add_wave /apatb_compute_matrices_top/AESL_inst_compute_matrices/m_axi_gmem1_WID -into $wdata_group -radix hex&#xD;&#xA;## add_wave /apatb_compute_matrices_top/AESL_inst_compute_matrices/m_axi_gmem1_WLAST -into $ctrl_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_compute_matrices_top/AESL_inst_compute_matrices/m_axi_gmem1_WSTRB -into $wdata_group -radix hex&#xD;&#xA;## add_wave /apatb_compute_matrices_top/AESL_inst_compute_matrices/m_axi_gmem1_WDATA -into $wdata_group -radix hex&#xD;&#xA;## add_wave /apatb_compute_matrices_top/AESL_inst_compute_matrices/m_axi_gmem1_WREADY -into $ctrl_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_compute_matrices_top/AESL_inst_compute_matrices/m_axi_gmem1_WVALID -into $ctrl_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_compute_matrices_top/AESL_inst_compute_matrices/m_axi_gmem1_AWUSER -into $wdata_group -radix hex&#xD;&#xA;## add_wave /apatb_compute_matrices_top/AESL_inst_compute_matrices/m_axi_gmem1_AWREGION -into $wdata_group -radix hex&#xD;&#xA;## add_wave /apatb_compute_matrices_top/AESL_inst_compute_matrices/m_axi_gmem1_AWQOS -into $wdata_group -radix hex&#xD;&#xA;## add_wave /apatb_compute_matrices_top/AESL_inst_compute_matrices/m_axi_gmem1_AWPROT -into $wdata_group -radix hex&#xD;&#xA;## add_wave /apatb_compute_matrices_top/AESL_inst_compute_matrices/m_axi_gmem1_AWCACHE -into $wdata_group -radix hex&#xD;&#xA;## add_wave /apatb_compute_matrices_top/AESL_inst_compute_matrices/m_axi_gmem1_AWLOCK -into $wdata_group -radix hex&#xD;&#xA;## add_wave /apatb_compute_matrices_top/AESL_inst_compute_matrices/m_axi_gmem1_AWBURST -into $wdata_group -radix hex&#xD;&#xA;## add_wave /apatb_compute_matrices_top/AESL_inst_compute_matrices/m_axi_gmem1_AWSIZE -into $wdata_group -radix hex&#xD;&#xA;## add_wave /apatb_compute_matrices_top/AESL_inst_compute_matrices/m_axi_gmem1_AWLEN -into $wdata_group -radix hex&#xD;&#xA;## add_wave /apatb_compute_matrices_top/AESL_inst_compute_matrices/m_axi_gmem1_AWID -into $wdata_group -radix hex&#xD;&#xA;## add_wave /apatb_compute_matrices_top/AESL_inst_compute_matrices/m_axi_gmem1_AWADDR -into $wdata_group -radix hex&#xD;&#xA;## add_wave /apatb_compute_matrices_top/AESL_inst_compute_matrices/m_axi_gmem1_AWREADY -into $ctrl_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_compute_matrices_top/AESL_inst_compute_matrices/m_axi_gmem1_AWVALID -into $ctrl_group -color #ffff00 -radix hex&#xD;&#xA;## set cinputgroup [add_wave_group &quot;C Inputs&quot; -into $designtopgroup]&#xD;&#xA;## set string1_g__string2_g_group [add_wave_group string1_g__string2_g(axi_master) -into $cinputgroup]&#xD;&#xA;## set rdata_group [add_wave_group &quot;Read Channel&quot; -into $string1_g__string2_g_group]&#xD;&#xA;## set wdata_group [add_wave_group &quot;Write Channel&quot; -into $string1_g__string2_g_group]&#xD;&#xA;## set ctrl_group [add_wave_group &quot;Handshakes&quot; -into $string1_g__string2_g_group]&#xD;&#xA;## add_wave /apatb_compute_matrices_top/AESL_inst_compute_matrices/m_axi_gmem0_BUSER -into $wdata_group -radix hex&#xD;&#xA;## add_wave /apatb_compute_matrices_top/AESL_inst_compute_matrices/m_axi_gmem0_BID -into $wdata_group -radix hex&#xD;&#xA;## add_wave /apatb_compute_matrices_top/AESL_inst_compute_matrices/m_axi_gmem0_BRESP -into $wdata_group -radix hex&#xD;&#xA;## add_wave /apatb_compute_matrices_top/AESL_inst_compute_matrices/m_axi_gmem0_BREADY -into $ctrl_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_compute_matrices_top/AESL_inst_compute_matrices/m_axi_gmem0_BVALID -into $ctrl_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_compute_matrices_top/AESL_inst_compute_matrices/m_axi_gmem0_RRESP -into $rdata_group -radix hex&#xD;&#xA;## add_wave /apatb_compute_matrices_top/AESL_inst_compute_matrices/m_axi_gmem0_RUSER -into $rdata_group -radix hex&#xD;&#xA;## add_wave /apatb_compute_matrices_top/AESL_inst_compute_matrices/m_axi_gmem0_RID -into $rdata_group -radix hex&#xD;&#xA;## add_wave /apatb_compute_matrices_top/AESL_inst_compute_matrices/m_axi_gmem0_RLAST -into $ctrl_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_compute_matrices_top/AESL_inst_compute_matrices/m_axi_gmem0_RDATA -into $rdata_group -radix hex&#xD;&#xA;## add_wave /apatb_compute_matrices_top/AESL_inst_compute_matrices/m_axi_gmem0_RREADY -into $ctrl_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_compute_matrices_top/AESL_inst_compute_matrices/m_axi_gmem0_RVALID -into $ctrl_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_compute_matrices_top/AESL_inst_compute_matrices/m_axi_gmem0_ARUSER -into $rdata_group -radix hex&#xD;&#xA;## add_wave /apatb_compute_matrices_top/AESL_inst_compute_matrices/m_axi_gmem0_ARREGION -into $rdata_group -radix hex&#xD;&#xA;## add_wave /apatb_compute_matrices_top/AESL_inst_compute_matrices/m_axi_gmem0_ARQOS -into $rdata_group -radix hex&#xD;&#xA;## add_wave /apatb_compute_matrices_top/AESL_inst_compute_matrices/m_axi_gmem0_ARPROT -into $rdata_group -radix hex&#xD;&#xA;## add_wave /apatb_compute_matrices_top/AESL_inst_compute_matrices/m_axi_gmem0_ARCACHE -into $rdata_group -radix hex&#xD;&#xA;## add_wave /apatb_compute_matrices_top/AESL_inst_compute_matrices/m_axi_gmem0_ARLOCK -into $rdata_group -radix hex&#xD;&#xA;## add_wave /apatb_compute_matrices_top/AESL_inst_compute_matrices/m_axi_gmem0_ARBURST -into $rdata_group -radix hex&#xD;&#xA;## add_wave /apatb_compute_matrices_top/AESL_inst_compute_matrices/m_axi_gmem0_ARSIZE -into $rdata_group -radix hex&#xD;&#xA;## add_wave /apatb_compute_matrices_top/AESL_inst_compute_matrices/m_axi_gmem0_ARLEN -into $rdata_group -radix hex&#xD;&#xA;## add_wave /apatb_compute_matrices_top/AESL_inst_compute_matrices/m_axi_gmem0_ARID -into $rdata_group -radix hex&#xD;&#xA;## add_wave /apatb_compute_matrices_top/AESL_inst_compute_matrices/m_axi_gmem0_ARADDR -into $rdata_group -radix hex&#xD;&#xA;## add_wave /apatb_compute_matrices_top/AESL_inst_compute_matrices/m_axi_gmem0_ARREADY -into $ctrl_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_compute_matrices_top/AESL_inst_compute_matrices/m_axi_gmem0_ARVALID -into $ctrl_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_compute_matrices_top/AESL_inst_compute_matrices/m_axi_gmem0_WUSER -into $wdata_group -radix hex&#xD;&#xA;## add_wave /apatb_compute_matrices_top/AESL_inst_compute_matrices/m_axi_gmem0_WID -into $wdata_group -radix hex&#xD;&#xA;## add_wave /apatb_compute_matrices_top/AESL_inst_compute_matrices/m_axi_gmem0_WLAST -into $ctrl_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_compute_matrices_top/AESL_inst_compute_matrices/m_axi_gmem0_WSTRB -into $wdata_group -radix hex&#xD;&#xA;## add_wave /apatb_compute_matrices_top/AESL_inst_compute_matrices/m_axi_gmem0_WDATA -into $wdata_group -radix hex&#xD;&#xA;## add_wave /apatb_compute_matrices_top/AESL_inst_compute_matrices/m_axi_gmem0_WREADY -into $ctrl_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_compute_matrices_top/AESL_inst_compute_matrices/m_axi_gmem0_WVALID -into $ctrl_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_compute_matrices_top/AESL_inst_compute_matrices/m_axi_gmem0_AWUSER -into $wdata_group -radix hex&#xD;&#xA;## add_wave /apatb_compute_matrices_top/AESL_inst_compute_matrices/m_axi_gmem0_AWREGION -into $wdata_group -radix hex&#xD;&#xA;## add_wave /apatb_compute_matrices_top/AESL_inst_compute_matrices/m_axi_gmem0_AWQOS -into $wdata_group -radix hex&#xD;&#xA;## add_wave /apatb_compute_matrices_top/AESL_inst_compute_matrices/m_axi_gmem0_AWPROT -into $wdata_group -radix hex&#xD;&#xA;## add_wave /apatb_compute_matrices_top/AESL_inst_compute_matrices/m_axi_gmem0_AWCACHE -into $wdata_group -radix hex&#xD;&#xA;## add_wave /apatb_compute_matrices_top/AESL_inst_compute_matrices/m_axi_gmem0_AWLOCK -into $wdata_group -radix hex&#xD;&#xA;## add_wave /apatb_compute_matrices_top/AESL_inst_compute_matrices/m_axi_gmem0_AWBURST -into $wdata_group -radix hex&#xD;&#xA;## add_wave /apatb_compute_matrices_top/AESL_inst_compute_matrices/m_axi_gmem0_AWSIZE -into $wdata_group -radix hex&#xD;&#xA;## add_wave /apatb_compute_matrices_top/AESL_inst_compute_matrices/m_axi_gmem0_AWLEN -into $wdata_group -radix hex&#xD;&#xA;## add_wave /apatb_compute_matrices_top/AESL_inst_compute_matrices/m_axi_gmem0_AWID -into $wdata_group -radix hex&#xD;&#xA;## add_wave /apatb_compute_matrices_top/AESL_inst_compute_matrices/m_axi_gmem0_AWADDR -into $wdata_group -radix hex&#xD;&#xA;## add_wave /apatb_compute_matrices_top/AESL_inst_compute_matrices/m_axi_gmem0_AWREADY -into $ctrl_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_compute_matrices_top/AESL_inst_compute_matrices/m_axi_gmem0_AWVALID -into $ctrl_group -color #ffff00 -radix hex&#xD;&#xA;## set blocksiggroup [add_wave_group &quot;Block-level IO Handshake(internal)&quot; -into $designtopgroup]&#xD;&#xA;## add_wave /apatb_compute_matrices_top/AESL_inst_compute_matrices/ap_done -into $blocksiggroup&#xD;&#xA;## add_wave /apatb_compute_matrices_top/AESL_inst_compute_matrices/ap_idle -into $blocksiggroup&#xD;&#xA;## add_wave /apatb_compute_matrices_top/AESL_inst_compute_matrices/ap_ready -into $blocksiggroup&#xD;&#xA;## add_wave /apatb_compute_matrices_top/AESL_inst_compute_matrices/ap_start -into $blocksiggroup&#xD;&#xA;## set resetgroup [add_wave_group &quot;Reset&quot; -into $designtopgroup]&#xD;&#xA;## add_wave /apatb_compute_matrices_top/AESL_inst_compute_matrices/ap_rst_n -into $resetgroup&#xD;&#xA;## set clockgroup [add_wave_group &quot;Clock&quot; -into $designtopgroup]&#xD;&#xA;## add_wave /apatb_compute_matrices_top/AESL_inst_compute_matrices/ap_clk -into $clockgroup&#xD;&#xA;## set testbenchgroup [add_wave_group &quot;Test Bench Signals&quot;]&#xD;&#xA;## set tbinternalsiggroup [add_wave_group &quot;Internal Signals&quot; -into $testbenchgroup]&#xD;&#xA;## set tb_simstatus_group [add_wave_group &quot;Simulation Status&quot; -into $tbinternalsiggroup]&#xD;&#xA;## set tb_portdepth_group [add_wave_group &quot;Port Depth&quot; -into $tbinternalsiggroup]&#xD;&#xA;## add_wave /apatb_compute_matrices_top/AUTOTB_TRANSACTION_NUM -into $tb_simstatus_group -radix hex&#xD;&#xA;## add_wave /apatb_compute_matrices_top/ready_cnt -into $tb_simstatus_group -radix hex&#xD;&#xA;## add_wave /apatb_compute_matrices_top/done_cnt -into $tb_simstatus_group -radix hex&#xD;&#xA;## add_wave /apatb_compute_matrices_top/LENGTH_gmem0 -into $tb_portdepth_group -radix hex&#xD;&#xA;## add_wave /apatb_compute_matrices_top/LENGTH_gmem1 -into $tb_portdepth_group -radix hex&#xD;&#xA;## add_wave /apatb_compute_matrices_top/LENGTH_string1_g_V -into $tb_portdepth_group -radix hex&#xD;&#xA;## add_wave /apatb_compute_matrices_top/LENGTH_string2_g_V -into $tb_portdepth_group -radix hex&#xD;&#xA;## add_wave /apatb_compute_matrices_top/LENGTH_direction_matrix_g_V -into $tb_portdepth_group -radix hex&#xD;&#xA;## set tbcinoutgroup [add_wave_group &quot;C InOuts&quot; -into $testbenchgroup]&#xD;&#xA;## set tb_string1_g_V__string2_g_V__direction_matrix_g_V__return_group [add_wave_group string1_g_V__string2_g_V__direction_matrix_g_V__return(axi_slave) -into $tbcinoutgroup]&#xD;&#xA;## add_wave /apatb_compute_matrices_top/control_INTERRUPT -into $tb_string1_g_V__string2_g_V__direction_matrix_g_V__return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_compute_matrices_top/control_BRESP -into $tb_string1_g_V__string2_g_V__direction_matrix_g_V__return_group -radix hex&#xD;&#xA;## add_wave /apatb_compute_matrices_top/control_BREADY -into $tb_string1_g_V__string2_g_V__direction_matrix_g_V__return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_compute_matrices_top/control_BVALID -into $tb_string1_g_V__string2_g_V__direction_matrix_g_V__return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_compute_matrices_top/control_RRESP -into $tb_string1_g_V__string2_g_V__direction_matrix_g_V__return_group -radix hex&#xD;&#xA;## add_wave /apatb_compute_matrices_top/control_RDATA -into $tb_string1_g_V__string2_g_V__direction_matrix_g_V__return_group -radix hex&#xD;&#xA;## add_wave /apatb_compute_matrices_top/control_RREADY -into $tb_string1_g_V__string2_g_V__direction_matrix_g_V__return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_compute_matrices_top/control_RVALID -into $tb_string1_g_V__string2_g_V__direction_matrix_g_V__return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_compute_matrices_top/control_ARREADY -into $tb_string1_g_V__string2_g_V__direction_matrix_g_V__return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_compute_matrices_top/control_ARVALID -into $tb_string1_g_V__string2_g_V__direction_matrix_g_V__return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_compute_matrices_top/control_ARADDR -into $tb_string1_g_V__string2_g_V__direction_matrix_g_V__return_group -radix hex&#xD;&#xA;## add_wave /apatb_compute_matrices_top/control_WSTRB -into $tb_string1_g_V__string2_g_V__direction_matrix_g_V__return_group -radix hex&#xD;&#xA;## add_wave /apatb_compute_matrices_top/control_WDATA -into $tb_string1_g_V__string2_g_V__direction_matrix_g_V__return_group -radix hex&#xD;&#xA;## add_wave /apatb_compute_matrices_top/control_WREADY -into $tb_string1_g_V__string2_g_V__direction_matrix_g_V__return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_compute_matrices_top/control_WVALID -into $tb_string1_g_V__string2_g_V__direction_matrix_g_V__return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_compute_matrices_top/control_AWREADY -into $tb_string1_g_V__string2_g_V__direction_matrix_g_V__return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_compute_matrices_top/control_AWVALID -into $tb_string1_g_V__string2_g_V__direction_matrix_g_V__return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_compute_matrices_top/control_AWADDR -into $tb_string1_g_V__string2_g_V__direction_matrix_g_V__return_group -radix hex&#xD;&#xA;## set tbcoutputgroup [add_wave_group &quot;C Outputs&quot; -into $testbenchgroup]&#xD;&#xA;## set tb_direction_matrix_g_group [add_wave_group direction_matrix_g(axi_master) -into $tbcoutputgroup]&#xD;&#xA;## set rdata_group [add_wave_group &quot;Read Channel&quot; -into $tb_direction_matrix_g_group]&#xD;&#xA;## set wdata_group [add_wave_group &quot;Write Channel&quot; -into $tb_direction_matrix_g_group]&#xD;&#xA;## set ctrl_group [add_wave_group &quot;Handshakes&quot; -into $tb_direction_matrix_g_group]&#xD;&#xA;## add_wave /apatb_compute_matrices_top/gmem1_BUSER -into $wdata_group -radix hex&#xD;&#xA;## add_wave /apatb_compute_matrices_top/gmem1_BID -into $wdata_group -radix hex&#xD;&#xA;## add_wave /apatb_compute_matrices_top/gmem1_BRESP -into $wdata_group -radix hex&#xD;&#xA;## add_wave /apatb_compute_matrices_top/gmem1_BREADY -into $ctrl_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_compute_matrices_top/gmem1_BVALID -into $ctrl_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_compute_matrices_top/gmem1_RRESP -into $rdata_group -radix hex&#xD;&#xA;## add_wave /apatb_compute_matrices_top/gmem1_RUSER -into $rdata_group -radix hex&#xD;&#xA;## add_wave /apatb_compute_matrices_top/gmem1_RID -into $rdata_group -radix hex&#xD;&#xA;## add_wave /apatb_compute_matrices_top/gmem1_RLAST -into $ctrl_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_compute_matrices_top/gmem1_RDATA -into $rdata_group -radix hex&#xD;&#xA;## add_wave /apatb_compute_matrices_top/gmem1_RREADY -into $ctrl_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_compute_matrices_top/gmem1_RVALID -into $ctrl_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_compute_matrices_top/gmem1_ARUSER -into $rdata_group -radix hex&#xD;&#xA;## add_wave /apatb_compute_matrices_top/gmem1_ARREGION -into $rdata_group -radix hex&#xD;&#xA;## add_wave /apatb_compute_matrices_top/gmem1_ARQOS -into $rdata_group -radix hex&#xD;&#xA;## add_wave /apatb_compute_matrices_top/gmem1_ARPROT -into $rdata_group -radix hex&#xD;&#xA;## add_wave /apatb_compute_matrices_top/gmem1_ARCACHE -into $rdata_group -radix hex&#xD;&#xA;## add_wave /apatb_compute_matrices_top/gmem1_ARLOCK -into $rdata_group -radix hex&#xD;&#xA;## add_wave /apatb_compute_matrices_top/gmem1_ARBURST -into $rdata_group -radix hex&#xD;&#xA;## add_wave /apatb_compute_matrices_top/gmem1_ARSIZE -into $rdata_group -radix hex&#xD;&#xA;## add_wave /apatb_compute_matrices_top/gmem1_ARLEN -into $rdata_group -radix hex&#xD;&#xA;## add_wave /apatb_compute_matrices_top/gmem1_ARID -into $rdata_group -radix hex&#xD;&#xA;## add_wave /apatb_compute_matrices_top/gmem1_ARADDR -into $rdata_group -radix hex&#xD;&#xA;## add_wave /apatb_compute_matrices_top/gmem1_ARREADY -into $ctrl_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_compute_matrices_top/gmem1_ARVALID -into $ctrl_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_compute_matrices_top/gmem1_WUSER -into $wdata_group -radix hex&#xD;&#xA;## add_wave /apatb_compute_matrices_top/gmem1_WID -into $wdata_group -radix hex&#xD;&#xA;## add_wave /apatb_compute_matrices_top/gmem1_WLAST -into $ctrl_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_compute_matrices_top/gmem1_WSTRB -into $wdata_group -radix hex&#xD;&#xA;## add_wave /apatb_compute_matrices_top/gmem1_WDATA -into $wdata_group -radix hex&#xD;&#xA;## add_wave /apatb_compute_matrices_top/gmem1_WREADY -into $ctrl_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_compute_matrices_top/gmem1_WVALID -into $ctrl_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_compute_matrices_top/gmem1_AWUSER -into $wdata_group -radix hex&#xD;&#xA;## add_wave /apatb_compute_matrices_top/gmem1_AWREGION -into $wdata_group -radix hex&#xD;&#xA;## add_wave /apatb_compute_matrices_top/gmem1_AWQOS -into $wdata_group -radix hex&#xD;&#xA;## add_wave /apatb_compute_matrices_top/gmem1_AWPROT -into $wdata_group -radix hex&#xD;&#xA;## add_wave /apatb_compute_matrices_top/gmem1_AWCACHE -into $wdata_group -radix hex&#xD;&#xA;## add_wave /apatb_compute_matrices_top/gmem1_AWLOCK -into $wdata_group -radix hex&#xD;&#xA;## add_wave /apatb_compute_matrices_top/gmem1_AWBURST -into $wdata_group -radix hex&#xD;&#xA;## add_wave /apatb_compute_matrices_top/gmem1_AWSIZE -into $wdata_group -radix hex&#xD;&#xA;## add_wave /apatb_compute_matrices_top/gmem1_AWLEN -into $wdata_group -radix hex&#xD;&#xA;## add_wave /apatb_compute_matrices_top/gmem1_AWID -into $wdata_group -radix hex&#xD;&#xA;## add_wave /apatb_compute_matrices_top/gmem1_AWADDR -into $wdata_group -radix hex&#xD;&#xA;## add_wave /apatb_compute_matrices_top/gmem1_AWREADY -into $ctrl_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_compute_matrices_top/gmem1_AWVALID -into $ctrl_group -color #ffff00 -radix hex&#xD;&#xA;## set tbcinputgroup [add_wave_group &quot;C Inputs&quot; -into $testbenchgroup]&#xD;&#xA;## set tb_string1_g__string2_g_group [add_wave_group string1_g__string2_g(axi_master) -into $tbcinputgroup]&#xD;&#xA;## set rdata_group [add_wave_group &quot;Read Channel&quot; -into $tb_string1_g__string2_g_group]&#xD;&#xA;## set wdata_group [add_wave_group &quot;Write Channel&quot; -into $tb_string1_g__string2_g_group]&#xD;&#xA;## set ctrl_group [add_wave_group &quot;Handshakes&quot; -into $tb_string1_g__string2_g_group]&#xD;&#xA;## add_wave /apatb_compute_matrices_top/gmem0_BUSER -into $wdata_group -radix hex&#xD;&#xA;## add_wave /apatb_compute_matrices_top/gmem0_BID -into $wdata_group -radix hex&#xD;&#xA;## add_wave /apatb_compute_matrices_top/gmem0_BRESP -into $wdata_group -radix hex&#xD;&#xA;## add_wave /apatb_compute_matrices_top/gmem0_BREADY -into $ctrl_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_compute_matrices_top/gmem0_BVALID -into $ctrl_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_compute_matrices_top/gmem0_RRESP -into $rdata_group -radix hex&#xD;&#xA;## add_wave /apatb_compute_matrices_top/gmem0_RUSER -into $rdata_group -radix hex&#xD;&#xA;## add_wave /apatb_compute_matrices_top/gmem0_RID -into $rdata_group -radix hex&#xD;&#xA;## add_wave /apatb_compute_matrices_top/gmem0_RLAST -into $ctrl_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_compute_matrices_top/gmem0_RDATA -into $rdata_group -radix hex&#xD;&#xA;## add_wave /apatb_compute_matrices_top/gmem0_RREADY -into $ctrl_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_compute_matrices_top/gmem0_RVALID -into $ctrl_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_compute_matrices_top/gmem0_ARUSER -into $rdata_group -radix hex&#xD;&#xA;## add_wave /apatb_compute_matrices_top/gmem0_ARREGION -into $rdata_group -radix hex&#xD;&#xA;## add_wave /apatb_compute_matrices_top/gmem0_ARQOS -into $rdata_group -radix hex&#xD;&#xA;## add_wave /apatb_compute_matrices_top/gmem0_ARPROT -into $rdata_group -radix hex&#xD;&#xA;## add_wave /apatb_compute_matrices_top/gmem0_ARCACHE -into $rdata_group -radix hex&#xD;&#xA;## add_wave /apatb_compute_matrices_top/gmem0_ARLOCK -into $rdata_group -radix hex&#xD;&#xA;## add_wave /apatb_compute_matrices_top/gmem0_ARBURST -into $rdata_group -radix hex&#xD;&#xA;## add_wave /apatb_compute_matrices_top/gmem0_ARSIZE -into $rdata_group -radix hex&#xD;&#xA;## add_wave /apatb_compute_matrices_top/gmem0_ARLEN -into $rdata_group -radix hex&#xD;&#xA;## add_wave /apatb_compute_matrices_top/gmem0_ARID -into $rdata_group -radix hex&#xD;&#xA;## add_wave /apatb_compute_matrices_top/gmem0_ARADDR -into $rdata_group -radix hex&#xD;&#xA;## add_wave /apatb_compute_matrices_top/gmem0_ARREADY -into $ctrl_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_compute_matrices_top/gmem0_ARVALID -into $ctrl_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_compute_matrices_top/gmem0_WUSER -into $wdata_group -radix hex&#xD;&#xA;## add_wave /apatb_compute_matrices_top/gmem0_WID -into $wdata_group -radix hex&#xD;&#xA;## add_wave /apatb_compute_matrices_top/gmem0_WLAST -into $ctrl_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_compute_matrices_top/gmem0_WSTRB -into $wdata_group -radix hex&#xD;&#xA;## add_wave /apatb_compute_matrices_top/gmem0_WDATA -into $wdata_group -radix hex&#xD;&#xA;## add_wave /apatb_compute_matrices_top/gmem0_WREADY -into $ctrl_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_compute_matrices_top/gmem0_WVALID -into $ctrl_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_compute_matrices_top/gmem0_AWUSER -into $wdata_group -radix hex&#xD;&#xA;## add_wave /apatb_compute_matrices_top/gmem0_AWREGION -into $wdata_group -radix hex&#xD;&#xA;## add_wave /apatb_compute_matrices_top/gmem0_AWQOS -into $wdata_group -radix hex&#xD;&#xA;## add_wave /apatb_compute_matrices_top/gmem0_AWPROT -into $wdata_group -radix hex&#xD;&#xA;## add_wave /apatb_compute_matrices_top/gmem0_AWCACHE -into $wdata_group -radix hex&#xD;&#xA;## add_wave /apatb_compute_matrices_top/gmem0_AWLOCK -into $wdata_group -radix hex&#xD;&#xA;## add_wave /apatb_compute_matrices_top/gmem0_AWBURST -into $wdata_group -radix hex&#xD;&#xA;## add_wave /apatb_compute_matrices_top/gmem0_AWSIZE -into $wdata_group -radix hex&#xD;&#xA;## add_wave /apatb_compute_matrices_top/gmem0_AWLEN -into $wdata_group -radix hex&#xD;&#xA;## add_wave /apatb_compute_matrices_top/gmem0_AWID -into $wdata_group -radix hex&#xD;&#xA;## add_wave /apatb_compute_matrices_top/gmem0_AWADDR -into $wdata_group -radix hex&#xD;&#xA;## add_wave /apatb_compute_matrices_top/gmem0_AWREADY -into $ctrl_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_compute_matrices_top/gmem0_AWVALID -into $ctrl_group -color #ffff00 -radix hex&#xD;&#xA;## save_wave_config compute_matrices.wcfg&#xD;&#xA;## run all&#xD;&#xA;////////////////////////////////////////////////////////////////////////////////////&#xD;&#xA;// Inter-Transaction Progress: Completed Transaction / Total Transaction&#xD;&#xA;// Intra-Transaction Progress: Measured Latency / Latency Estimation * 100%&#xD;&#xA;//&#xD;&#xA;// RTL Simulation : &quot;Inter-Transaction Progress&quot; [&quot;Intra-Transaction Progress&quot;] @ &quot;Simulation Time&quot;&#xD;&#xA;////////////////////////////////////////////////////////////////////////////////////&#xD;&#xA;// RTL Simulation : 0 / 10 [0.00%] @ &quot;125000&quot;&#xD;&#xA;// RTL Simulation : 1 / 10 [0.00%] @ &quot;3005000&quot;&#xD;&#xA;// RTL Simulation : 2 / 10 [0.00%] @ &quot;5905000&quot;&#xD;&#xA;// RTL Simulation : 3 / 10 [0.00%] @ &quot;8805000&quot;&#xD;&#xA;// RTL Simulation : 4 / 10 [0.00%] @ &quot;11705000&quot;&#xD;&#xA;// RTL Simulation : 5 / 10 [0.00%] @ &quot;14605000&quot;&#xD;&#xA;// RTL Simulation : 6 / 10 [0.00%] @ &quot;17505000&quot;&#xD;&#xA;// RTL Simulation : 7 / 10 [0.00%] @ &quot;20405000&quot;&#xD;&#xA;// RTL Simulation : 8 / 10 [0.00%] @ &quot;23305000&quot;&#xD;&#xA;// RTL Simulation : 9 / 10 [0.00%] @ &quot;26205000&quot;&#xD;&#xA;// RTL Simulation : 10 / 10 [100.00%] @ &quot;29105000&quot;&#xD;&#xA;////////////////////////////////////////////////////////////////////////////////////&#xD;&#xA;$finish called at time : 29145 ns : File &quot;C:/WorkZone/ZedBoard/swater_4/solution1/sim/verilog/compute_matrices.autotb.v&quot; Line 590&#xD;&#xA;## quit" projectName="swater_4" solutionName="solution1" date="2021-05-11T02:34:00.249+0800" type="Warning"/>
        <logs message="WARNING: [COSIM 212-369] AXI_master port 'gmem1' has a depth of '160'. Insufficient depth may result in simulation mismatch or freeze.&#xD;&#xA;   Build using &quot;C:/Xilinx/Vivado/2020.1/tps/win64/msys64/mingw64/bin/g++&quot;&#xD;&#xA;   Compiling apatb_compute_matrices.cpp&#xD;&#xA;   Compiling testbench.cpp_pre.cpp.tb.cpp&#xD;&#xA;   Compiling swater.cpp_pre.cpp.tb.cpp&#xD;&#xA;   Generating cosim.tv.exe" projectName="swater_4" solutionName="solution1" date="2021-05-11T02:33:30.051+0800" type="Warning"/>
        <logs message="WARNING: [COSIM 212-369] AXI_master port 'string2_g.V' has a depth of '32'. Insufficient depth may result in simulation mismatch or freeze." projectName="swater_4" solutionName="solution1" date="2021-05-11T02:33:22.619+0800" type="Warning"/>
        <logs message="WARNING: [COSIM 212-369] AXI_master port 'string1_g.V' has a depth of '32'. Insufficient depth may result in simulation mismatch or freeze." projectName="swater_4" solutionName="solution1" date="2021-05-11T02:33:22.604+0800" type="Warning"/>
      </simLog>
      <mgLog/>
      <packageLog/>
      <csimLog/>
    </logs>
  </warningLogs>
</vivadoHLSLog:LogRoot>
