// Seed: 861798245
module module_0 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  inout wire id_2;
  output wire id_1;
  assign id_1 = 1 ? 1 : 1;
  parameter id_4#(.id_5(1)) = id_5 || id_5;
  assign id_1 = id_5;
endmodule
module module_1 ();
  parameter id_1 = -1'b0;
  assign id_1 = -1;
  module_0 modCall_1 (
      id_1,
      id_1,
      id_1
  );
  wire id_3 = id_3;
  initial $display;
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  inout wire id_6;
  input wire id_5;
  output wire id_4;
  inout wire id_3;
  inout wire id_2;
  inout wire id_1;
  wire id_7 = 1;
  module_0 modCall_1 (
      id_4,
      id_6,
      id_7
  );
  assign id_3 = 1 ? id_7 : 1;
  id_8(
      -1
  );
  assign id_3 = id_6;
endmodule
