$date
	Sat Jan 31 19:30:25 2026
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module testbench $end
$var wire 4 ! s [3:0] $end
$var wire 1 " cout $end
$var reg 4 # a [3:0] $end
$var reg 4 $ b [3:0] $end
$var reg 1 % cin $end
$scope module uut $end
$var wire 4 & a [3:0] $end
$var wire 4 ' b [3:0] $end
$var wire 1 % cin $end
$var wire 4 ( s [3:0] $end
$var wire 1 " cout $end
$var wire 3 ) c [2:0] $end
$scope module bit0 $end
$var wire 1 * P $end
$var wire 1 + a $end
$var wire 1 , b $end
$var wire 1 % cin $end
$var wire 1 - cout $end
$var wire 1 . s $end
$upscope $end
$scope module bit1 $end
$var wire 1 / P $end
$var wire 1 0 a $end
$var wire 1 1 b $end
$var wire 1 2 cin $end
$var wire 1 3 cout $end
$var wire 1 4 s $end
$upscope $end
$scope module bit2 $end
$var wire 1 5 P $end
$var wire 1 6 a $end
$var wire 1 7 b $end
$var wire 1 8 cin $end
$var wire 1 9 cout $end
$var wire 1 : s $end
$upscope $end
$scope module bit3 $end
$var wire 1 ; P $end
$var wire 1 < a $end
$var wire 1 = b $end
$var wire 1 > cin $end
$var wire 1 " cout $end
$var wire 1 ? s $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
0?
0>
0=
0<
0;
0:
09
08
07
06
05
14
03
12
01
00
0/
0.
1-
1,
1+
0*
b1 )
b10 (
b1 '
b1 &
0%
b1 $
b1 #
0"
b10 !
$end
#10000000000
1:
18
12
13
b11 )
1-
04
1*
1/
0+
10
b100 !
b100 (
0.
b10 #
b10 &
1%
#20000000000
14
1?
1>
19
1"
12
0/
0*
b111 )
1-
11
17
1=
1+
16
1<
b1110 !
b1110 (
0.
b1111 $
b1111 '
b1111 #
b1111 &
0%
#30000000000
b1111 !
b1111 (
1.
1%
#40000000000
