-- VHDL for IBM SMS ALD page 14.15.04.1
-- Title: AR BUS TENS POS 0 AND 1 BITS
-- IBM Machine Name 1411
-- Generated by GenerateHDL at 5/24/2022 10:46:18 AM

-- Included from HDLTemplate.vhdl

library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use IEEE.NUMERIC_STD.ALL;  -- For use in test benches only
use WORK.ALL;

-- End of include from HDLTemplate.vhdl

entity ALD_14_15_04_1_AR_BUS_TENS_POS_0_AND_1_BITS is
	    Port (
		FPGA_CLK:		 in STD_LOGIC;
		MS_A_AR_GT_OUT_TP0B:	 in STD_LOGIC;
		MS_C_AR_GT_OUT_TP0B:	 in STD_LOGIC;
		MS_I_AR_GT_OUT_TP0B:	 in STD_LOGIC;
		MS_B_AR_GT_OUT_TP0B:	 in STD_LOGIC;
		MS_ADDR_GEN_T_POS_2_DIGIT:	 in STD_LOGIC;
		MS_E_AR_GT_OUT_TP0B:	 in STD_LOGIC;
		MS_D_AR_GT_OUT_TP0B:	 in STD_LOGIC;
		MS_ADDR_GEN_TP_08_BIT:	 in STD_LOGIC;
		MS_ADDR_GEN_T_POS_4_DIGIT:	 in STD_LOGIC;
		MS_F_AR_GT_OUT_TP0B:	 in STD_LOGIC;
		MS_A_AR_GT_OUT_TP1B:	 in STD_LOGIC;
		MS_C_AR_GT_OUT_TP1B:	 in STD_LOGIC;
		MS_I_AR_GT_OUT_TP1B:	 in STD_LOGIC;
		MS_B_AR_GT_OUT_TP1B:	 in STD_LOGIC;
		MS_ADDR_GEN_T_POS_3_DIGIT:	 in STD_LOGIC;
		MS_E_AR_GT_OUT_TP1B:	 in STD_LOGIC;
		MS_D_AR_GT_OUT_TP1B:	 in STD_LOGIC;
		MS_ADDR_GEN_TP_18_BIT:	 in STD_LOGIC;
		MS_ADDR_GEN_T_POS_5_DIGIT:	 in STD_LOGIC;
		MS_F_AR_GT_OUT_TP1B:	 in STD_LOGIC;
		PS_AR_BUS_TP0B:	 out STD_LOGIC;
		PS_AR_BUS_TP1B:	 out STD_LOGIC);
end ALD_14_15_04_1_AR_BUS_TENS_POS_0_AND_1_BITS;

architecture behavioral of ALD_14_15_04_1_AR_BUS_TENS_POS_0_AND_1_BITS is 

	signal OUT_3A_A: STD_LOGIC;
	signal OUT_3B_A: STD_LOGIC;
	signal OUT_3C_A: STD_LOGIC;
	signal OUT_3D_D: STD_LOGIC;
	signal OUT_3F_D: STD_LOGIC;
	signal OUT_3F_D_Latch: STD_LOGIC;
	signal OUT_3G_D: STD_LOGIC;
	signal OUT_3G_D_Latch: STD_LOGIC;
	signal OUT_3H_D: STD_LOGIC;
	signal OUT_3H_D_Latch: STD_LOGIC;
	signal OUT_3I_A: STD_LOGIC;
	signal OUT_3I_A_Latch: STD_LOGIC;
	signal OUT_DOT_1A: STD_LOGIC;
	signal OUT_DOT_1F: STD_LOGIC;

begin

	OUT_3A_A <= NOT(MS_A_AR_GT_OUT_TP0B AND MS_C_AR_GT_OUT_TP0B AND MS_I_AR_GT_OUT_TP0B );
	OUT_3B_A <= NOT(MS_B_AR_GT_OUT_TP0B AND MS_ADDR_GEN_T_POS_2_DIGIT AND MS_E_AR_GT_OUT_TP0B );
	OUT_3C_A <= NOT(MS_D_AR_GT_OUT_TP0B AND MS_ADDR_GEN_TP_08_BIT AND MS_ADDR_GEN_T_POS_4_DIGIT );
	OUT_3D_D <= NOT(MS_F_AR_GT_OUT_TP0B );
	OUT_3F_D_Latch <= NOT(MS_A_AR_GT_OUT_TP1B AND MS_C_AR_GT_OUT_TP1B AND MS_I_AR_GT_OUT_TP1B );
	OUT_3G_D_Latch <= NOT(MS_B_AR_GT_OUT_TP1B AND MS_ADDR_GEN_T_POS_3_DIGIT AND MS_E_AR_GT_OUT_TP1B );
	OUT_3H_D_Latch <= NOT(MS_D_AR_GT_OUT_TP1B AND MS_ADDR_GEN_TP_18_BIT AND MS_ADDR_GEN_T_POS_5_DIGIT );
	OUT_3I_A_Latch <= NOT(MS_F_AR_GT_OUT_TP1B );
	OUT_DOT_1A <= OUT_3A_A OR OUT_3B_A OR OUT_3C_A OR OUT_3D_D;
	OUT_DOT_1F <= OUT_3F_D OR OUT_3G_D OR OUT_3H_D OR OUT_3I_A;

	PS_AR_BUS_TP0B <= OUT_DOT_1A;
	PS_AR_BUS_TP1B <= OUT_DOT_1F;

	Latch_3F: entity DFlipFlop port map (
		C => FPGA_CLK,
		D => OUT_3F_D_Latch,
		Q => OUT_3F_D,
		QBar => OPEN );

	Latch_3G: entity DFlipFlop port map (
		C => FPGA_CLK,
		D => OUT_3G_D_Latch,
		Q => OUT_3G_D,
		QBar => OPEN );

	Latch_3H: entity DFlipFlop port map (
		C => FPGA_CLK,
		D => OUT_3H_D_Latch,
		Q => OUT_3H_D,
		QBar => OPEN );

	Latch_3I: entity DFlipFlop port map (
		C => FPGA_CLK,
		D => OUT_3I_A_Latch,
		Q => OUT_3I_A,
		QBar => OPEN );


end;
