# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 1130 0.000512 512 1.2 620 43776 1.49872 1.11795 26.3192 32.8437 61.8932 61.9991
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 1130 0.000512 512 1.2 620 43776 1.50106 1.1223 31.8651 32.8685 67.468 67.5776
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 1130 0.000512 512 1.2 620 43520 1.49258 1.1223 33.2492 32.855 68.8309 68.9401
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 1130 0.000512 512 1.2 620 43392 1.48378 1.11171 30.5665 32.6988 65.9715 66.0792
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 1130 0.000512 512 1.2 620 43200 1.50829 1.11616 30.9353 32.6802 66.3553 66.4637
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 1130 0.000512 512 1.2 620 43456 1.48611 1.11363 31.7755 32.7091 67.1961 67.3055
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 1130 0.000512 512 1.2 620 43200 1.50323 1.11651 32.0751 32.7496 67.5571 67.662
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 1130 0.000512 512 1.2 620 43520 1.50256 1.11997 31.5175 32.8556 67.1069 67.2128
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 1130 0.000512 512 1.2 620 43008 1.49757 1.116 30.9555 32.7618 66.4412 66.5497
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 1130 0.000512 512 1.2 620 42400 1.49811 1.10797 33.1936 32.5077 68.4187 68.5198
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 1130 0.000512 512 1.2 620 43008 1.48918 1.11322 38.0474 32.6252 73.3863 73.4925
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 1130 0.000512 512 1.2 630 43776 1.49302 1.11814 26.7282 32.8714 62.325 62.4279
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 1130 0.000512 512 1.2 630 43680 1.50035 1.11821 27.0262 32.8048 62.5642 62.6721
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 1130 0.000512 512 1.2 630 43776 1.49155 1.12026 27.237 32.9161 62.8784 62.9824
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 1130 0.000512 512 1.2 630 43680 1.49853 1.11821 27.4008 32.7948 62.9221 63.0278
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 1130 0.000512 512 1.2 630 43520 1.496 1.11894 28.1196 32.842 63.6907 63.797
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 1130 0.000512 512 1.2 630 43776 1.49821 1.11965 32.4804 32.8388 68.052 68.1602
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 1130 0.000512 512 1.2 630 43520 1.49203 1.11821 31.8098 32.8523 67.3836 67.4905
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 1130 0.000512 512 1.2 630 43392 1.48349 1.11008 33.5788 32.6689 68.9572 69.0607
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 1130 0.000512 512 1.2 630 43200 1.50387 1.11619 34.0989 32.6809 69.5135 69.6177
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 1130 0.000512 512 1.2 630 43456 1.48237 1.11232 33.7563 32.7102 69.179 69.2838
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 1130 0.000512 512 1.2 630 43200 1.5025 1.11642 33.4556 32.773 68.9582 69.0643
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 1130 0.000512 512 1.2 630 43520 1.49914 1.12134 32.0476 32.8881 67.6679 67.7683
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 1130 0.000512 512 1.2 630 43008 1.49914 1.11347 34.9941 32.7365 70.4595 70.5679
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 1130 0.000512 512 1.2 630 42400 1.5 1.10797 36.6967 32.4776 71.8937 71.9992
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 1130 0.000512 512 1.2 630 43008 1.49235 1.11133 34.238 32.6093 69.5661 69.6744
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 1130 0.000512 512 1.2 620 43904 1.49178 1.11821 25.3258 32.8795 60.9254 61.0353
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 1130 0.000512 512 1.2 620 43680 1.5032 1.1223 28.4284 32.8051 63.9741 64.0819
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 1130 0.000512 512 1.2 620 43776 1.49597 1.12026 26.9399 32.8914 62.56 62.6647
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 1130 0.000512 512 1.2 620 43680 1.50483 1.1167 27.3375 32.7937 62.8649 62.9716
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 1130 0.000512 512 1.2 620 43776 1.49427 1.12099 26.8451 32.8151 62.388 62.4967
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 1130 0.000512 512 1.2 620 43776 1.50134 1.12269 34.4364 32.8493 70.0232 70.1296
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 1130 0.000512 512 1.2 620 43200 1.48682 1.11565 24.2705 32.7296 59.7151 59.8218
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 1130 0.000512 512 1.2 620 43520 1.49267 1.12022 33.9724 32.8516 69.5483 69.6566
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 1130 0.000512 512 1.2 620 43520 1.4952 1.11802 23.7253 32.8764 59.3301 59.4371
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 1130 0.000512 512 1.2 620 43392 1.48432 1.11206 31.148 32.6665 66.5275 66.638
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 1130 0.000512 512 1.2 620 43008 1.49891 1.11546 22.0596 32.7644 57.5534 57.6573
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 1130 0.000512 512 1.2 620 43200 1.50416 1.11786 31.8857 32.7032 67.3225 67.4263
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 1130 0.000512 512 1.2 620 42400 1.49619 1.11331 22.487 32.4833 57.6935 57.8021
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 1130 0.000512 512 1.2 620 43456 1.48483 1.11206 40.3233 32.7038 75.7356 75.8412
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 1130 0.000512 512 1.2 620 43008 1.4944 1.11443 25.8626 32.7535 61.3407 61.4473
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 1130 0.000512 512 1.2 620 43200 1.5031 1.11475 38.9881 32.7468 74.4704 74.5759
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 1130 0.000512 512 1.2 620 42240 1.48874 1.11002 26.0383 32.5036 61.2529 61.3607
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 1130 0.000512 512 1.2 620 43520 1.49926 1.11997 38.2656 32.8554 73.8568 73.9625
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 1130 0.000512 512 1.2 620 43008 1.48973 1.11098 25.6836 32.5967 60.9954 61.1044
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 1130 0.000512 512 1.2 620 43008 1.49504 1.11616 33.5484 32.7643 69.0399 69.1467
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 1130 0.000512 512 1.2 620 41472 1.49405 1.10269 22.6614 32.3697 57.7428 57.8498
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 1130 0.000512 512 1.2 620 42400 1.49914 1.11002 34.5516 32.4817 69.7553 69.8642
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 1130 0.000512 512 1.2 620 41600 1.50054 1.11382 25.0518 32.6419 60.4215 60.529
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 1130 0.000512 512 1.2 624 43904 1.49216 1.12013 25.3964 32.9056 61.0273 61.1346
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 1130 0.000512 512 1.2 624 43680 1.49907 1.11843 26.7247 32.8273 62.2825 62.3974
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 1130 0.000512 512 1.2 624 43776 1.49446 1.12013 26.5041 32.8955 62.1283 62.2346
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 1130 0.000512 512 1.2 624 43392 1.48365 1.11315 17.6287 32.6993 53.0357 53.1392
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 1130 0.000512 512 1.2 624 43680 1.50048 1.11757 30.3019 32.8262 65.8598 65.9674
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 1130 0.000512 512 1.2 624 43456 1.48854 1.11229 19.9373 32.7082 55.3583 55.4652
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 1130 0.000512 512 1.2 624 43776 1.52995 1.11594 28.9892 32.8472 64.602 64.7086
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 1130 0.000512 512 1.2 624 43520 1.49805 1.11827 19.1644 32.8846 54.7816 54.8844
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 1130 0.000512 512 1.2 624 43776 1.50067 1.12122 32.8358 32.8426 68.4142 68.5193
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 1130 0.000512 512 1.2 624 43200 1.4889 1.11549 23.3956 32.7322 58.8452 58.9515
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 1130 0.000512 512 1.2 624 43520 1.49424 1.11821 31.4181 32.8619 67.0015 67.1112
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 1130 0.000512 512 1.2 624 43520 1.49232 1.11821 22.522 32.883 58.1308 58.2348
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 1130 0.000512 512 1.2 624 43392 1.48061 1.11206 38.6432 32.6741 74.0233 74.126
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 1130 0.000512 512 1.2 624 43008 1.50122 1.11395 24.972 32.7578 60.4615 60.5671
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 1130 0.000512 512 1.2 624 43200 1.50256 1.11498 38.7099 32.6766 74.1173 74.2216
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 1130 0.000512 512 1.2 624 42400 1.50099 1.11002 25.9514 32.4724 61.152 61.2592
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 1130 0.000512 512 1.2 624 43456 1.4841 1.11334 37.1087 32.6831 72.5011 72.6065
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 1130 0.000512 512 1.2 624 43008 1.49331 1.11485 24.8057 32.7504 60.2765 60.3812
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 1130 0.000512 512 1.2 624 43200 1.50304 1.1161 34.7232 32.7497 70.2052 70.3148
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 1130 0.000512 512 1.2 624 42240 1.48701 1.11002 24.0234 32.5375 59.2699 59.3788
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 1130 0.000512 512 1.2 624 43520 1.4976 1.11914 34.4308 32.8639 70.0264 70.1317
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 1130 0.000512 512 1.2 624 43008 1.4905 1.1113 23.8957 32.6358 59.249 59.3586
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 1130 0.000512 512 1.2 625 43776 1.49254 1.11987 28.4269 32.9124 64.067 64.1743
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 1130 0.000512 512 1.2 625 43680 1.50003 1.12032 25.8309 32.8015 61.3675 61.4803
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 1130 0.000512 512 1.2 625 43520 1.49427 1.11674 16.972 32.8492 52.548 52.6493
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 1130 0.000512 512 1.2 625 43776 1.49264 1.12026 27.6782 32.9219 63.3252 63.4299
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 1130 0.000512 512 1.2 625 43392 1.48314 1.11405 18.3352 32.6988 53.7436 53.8489
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 1130 0.000512 512 1.2 625 43680 1.4975 1.11651 29.2467 32.818 64.7936 64.9033
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 1130 0.000512 512 1.2 625 43456 1.48854 1.11002 19.248 32.7018 54.6613 54.7669
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 1130 0.000512 512 1.2 625 43520 1.49699 1.11821 29.479 32.8145 65.0208 65.1247
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 1130 0.000512 512 1.2 625 43520 1.50112 1.12026 19.9595 32.8841 55.5748 55.679
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 1130 0.000512 512 1.2 625 43776 1.50144 1.12029 33.6843 32.8747 69.2929 69.4025
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 1130 0.000512 512 1.2 625 43200 1.48576 1.11472 23.6073 32.7031 59.0252 59.1278
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 1130 0.000512 512 1.2 625 43520 1.4943 1.11901 31.8295 32.8305 67.3859 67.4897
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 1130 0.000512 512 1.2 625 43520 1.49558 1.11965 22.7121 32.8796 58.3205 58.4253
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 1130 0.000512 512 1.2 625 43392 1.48282 1.11354 38.3508 32.6972 73.7556 73.8611
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 1130 0.000512 512 1.2 625 43008 1.49968 1.11933 25.3671 32.731 60.831 60.9391
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 1130 0.000512 512 1.2 625 43200 1.50083 1.11616 38.5068 32.6858 73.9203 74.0248
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 1130 0.000512 512 1.2 625 42400 1.49574 1.10835 26.048 32.4811 61.2471 61.3548
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 1130 0.000512 512 1.2 625 43456 1.48298 1.11002 35.9049 32.6826 71.2922 71.3997
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 1130 0.000512 512 1.2 625 43008 1.49651 1.11443 24.3325 32.7837 59.8459 59.9499
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 1130 0.000512 512 1.2 625 43200 1.50323 1.11699 34.8043 32.7469 70.286 70.3939
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 1130 0.000512 512 1.2 625 42240 1.48925 1.10797 23.7915 32.5362 59.0362 59.1401
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 1130 0.000512 512 1.2 625 43520 1.50118 1.1201 35.4591 32.857 71.0524 71.1578
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 1130 0.000512 512 1.2 625 43008 1.4935 1.11226 24.2067 32.6323 59.563 59.6698
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 1130 0.000512 512 1.2 640 43776 1.492 1.12006 25.8276 32.9018 61.4562 61.5611
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 1130 0.000512 512 1.2 640 43520 1.49699 1.11786 16.9232 32.8224 52.4727 52.5826
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 1130 0.000512 512 1.2 640 43520 1.49904 1.11971 26.4443 32.8294 62.0087 62.1138
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 1130 0.000512 512 1.2 640 43520 1.4936 1.11738 17.7154 32.8392 53.2801 53.3832
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 1130 0.000512 512 1.2 640 43776 1.49171 1.12128 29.4728 32.9124 65.113 65.2201
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 1130 0.000512 512 1.2 640 43392 1.48253 1.11411 18.5691 32.6903 53.9639 54.0663
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 1130 0.000512 512 1.2 640 43456 1.50224 1.11821 27.749 32.8118 63.2926 63.3999
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 1130 0.000512 512 1.2 640 43008 1.48563 1.11616 18.0501 32.679 53.4406 53.5469
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 1130 0.000512 512 1.2 640 43008 1.50067 1.11411 15.321 32.7196 50.7655 50.8698
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 1130 0.000512 512 1.2 640 43520 1.49354 1.11898 28.1444 32.8476 63.7136 63.8204
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 1130 0.000512 512 1.2 640 43520 1.49946 1.12355 18.8875 32.8859 54.5115 54.6174
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 1130 0.000512 512 1.2 640 43008 1.50032 1.11453 15.7087 32.7615 51.1942 51.2969
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 1130 0.000512 512 1.2 640 43488 1.49741 1.11933 39.934 32.8508 75.5154 75.6167
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 1130 0.000512 512 1.2 640 43200 1.48883 1.11366 25.7765 32.6987 61.1922 61.2989
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 1130 0.000512 512 1.2 640 43200 1.50403 1.11962 21.9926 32.7718 57.5028 57.6072
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 1130 0.000512 512 1.2 640 43520 1.49264 1.1168 38.0117 32.8183 73.5548 73.6584
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 1130 0.000512 512 1.2 640 43520 1.4959 1.1192 26.4635 32.9118 62.1038 62.208
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 1130 0.000512 512 1.2 640 42240 1.49296 1.1072 20.8243 32.5318 56.0694 56.174
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 1130 0.000512 512 1.2 640 43392 1.48157 1.11299 34.3921 32.6756 69.7734 69.8798
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 1130 0.000512 512 1.2 640 43008 1.50064 1.11587 23.9292 32.7603 59.4225 59.5248
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 1130 0.000512 512 1.2 640 42624 1.50253 1.1177 21.3308 32.8193 56.8825 56.9893
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 1130 0.000512 512 1.2 640 43200 1.50659 1.11632 35.9684 32.6838 71.3926 71.5039
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 1130 0.000512 512 1.2 640 42400 1.50019 1.10982 24.3421 32.4883 59.5523 59.6582
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 1130 0.000512 512 1.2 640 42000 1.51149 1.11488 21.0993 32.5732 56.413 56.5188
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 1130 0.000512 512 1.2 640 43008 1.48912 1.11472 33.7835 32.6771 69.1783 69.289
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 1130 0.000512 512 1.2 640 43008 1.49418 1.11411 23.9616 32.7545 59.4331 59.538
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 1130 0.000512 512 1.2 640 43008 1.49962 1.11802 20.7012 32.8587 56.2893 56.3942
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 1130 0.000512 512 1.2 640 43200 1.50502 1.11411 34.8367 32.7697 70.3376 70.4418
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 1130 0.000512 512 1.2 640 42240 1.48934 1.11149 24.1116 32.5132 59.3392 59.4543
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 1130 0.000512 512 1.2 640 41760 1.49462 1.10538 20.2856 32.2873 55.2857 55.3907
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 1130 0.000512 512 1.2 640 43520 1.56262 1.12026 33.6913 32.8963 69.4017 69.5583
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 1130 0.000512 512 1.2 640 43008 1.49101 1.11206 24.7799 32.6242 60.1208 60.2235
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 1130 0.000512 512 1.2 640 41472 1.49958 1.1071 20.0841 32.344 55.1479 55.251
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 1130 0.000512 512 1.2 640 43648 1.49309 1.11939 26.6117 32.8723 62.2135 62.3177
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 1130 0.000512 512 1.2 640 43520 1.49946 1.11766 17.7769 32.8483 53.3572 53.4606
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 1130 0.000512 512 1.2 640 43520 1.50029 1.11792 29.4772 32.8303 65.0348 65.1407
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 1130 0.000512 512 1.2 640 43520 1.49264 1.12026 19.7162 32.8343 55.2757 55.3822
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 1130 0.000512 512 1.2 640 43200 1.50445 1.11539 16.4892 32.7471 51.9703 52.0707
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 1130 0.000512 512 1.2 640 43584 1.4976 1.12218 28.0325 32.9208 63.6851 63.7932
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 1130 0.000512 512 1.2 640 43008 1.48848 1.11056 18.1927 32.6985 53.6046 53.713
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 1130 0.000512 512 1.2 640 43200 1.49098 1.11725 15.3649 32.7327 50.82 50.9227
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 1130 0.000512 512 1.2 640 43456 1.50438 1.11693 37.4343 32.7891 72.958 73.0665
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 1130 0.000512 512 1.2 640 43008 1.49299 1.11258 24.1199 32.6775 59.5188 59.6255
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 1130 0.000512 512 1.2 640 43008 1.50432 1.11357 20.49 32.7447 55.9682 56.0742
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 1130 0.000512 512 1.2 640 43520 1.4967 1.11795 35.5872 32.8356 71.1499 71.254
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 1130 0.000512 512 1.2 640 43520 1.49907 1.12067 23.3567 32.8857 58.9745 59.0878
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 1130 0.000512 512 1.2 640 43008 1.50141 1.11603 18.6738 32.7622 54.1682 54.2689
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 1130 0.000512 512 1.2 640 43488 1.5097 1.12294 36.2645 32.8673 71.8798 71.9893
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 1130 0.000512 512 1.2 640 43200 1.48861 1.11606 25.2103 32.7271 60.6514 60.7588
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 1130 0.000512 512 1.2 640 43200 1.50714 1.11712 22.5422 32.7419 58.0197 58.1261
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 1130 0.000512 512 1.2 640 42624 1.50467 1.11821 19.9648 32.7969 55.4988 55.6073
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 1130 0.000512 512 1.2 640 43520 1.49546 1.1223 35.8546 32.8259 71.4089 71.5179
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 1130 0.000512 512 1.2 640 43520 1.50112 1.12006 24.8524 32.8852 60.4691 60.575
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 1130 0.000512 512 1.2 640 42240 1.49034 1.10608 21.1716 32.5369 56.4182 56.5248
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 1130 0.000512 512 1.2 640 42240 1.47619 1.09933 19.2901 32.1577 54.1344 54.2392
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 1130 0.000512 512 1.2 640 43008 1.48765 1.11235 34.0232 32.6963 69.4332 69.5423
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 1130 0.000512 512 1.2 640 43008 1.49942 1.11414 23.8099 32.7298 59.2657 59.3732
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 1130 0.000512 512 1.2 640 42624 1.50611 1.11728 20.4308 32.8201 55.9843 56.0853
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 1130 0.000512 512 1.2 640 41472 1.49709 1.10387 18.4548 32.3729 53.5397 53.6453
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 1130 0.000512 512 1.2 640 43200 1.50595 1.1144 34.58 32.795 70.1112 70.2126
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 1130 0.000512 512 1.2 640 42400 1.50016 1.11002 25.0634 32.472 60.2583 60.3648
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 1130 0.000512 512 1.2 640 42000 1.50998 1.11411 21.1901 32.5778 56.504 56.6092
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 1130 0.000512 512 1.2 640 41600 1.50192 1.11082 19.5356 32.6487 54.9103 55.0173
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 1130 0.000512 512 1.2 624 43648 1.49302 1.12371 28.8133 32.9069 64.4508 64.5585
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 1130 0.000512 512 1.2 624 43520 1.49885 1.11616 18.2987 32.8185 53.8478 53.9505
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 1130 0.000512 512 1.2 624 43008 1.48912 1.11254 15.1331 32.6685 50.5199 50.6255
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 1130 0.000512 512 1.2 624 43520 1.49955 1.12051 27.3861 32.7913 62.9128 63.0185
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 1130 0.000512 512 1.2 624 43520 1.49094 1.1183 18.0679 32.8591 53.648 53.7503
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 1130 0.000512 512 1.2 624 43200 1.50688 1.1152 15.1374 32.737 50.609 50.7126
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 1130 0.000512 512 1.2 624 43584 1.49574 1.12038 35.658 32.9191 71.3063 71.4108
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 1130 0.000512 512 1.2 624 43008 1.49126 1.1113 23.0029 32.6935 58.411 58.5155
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 1130 0.000512 512 1.2 624 43200 1.49261 1.11648 19.6129 32.6944 55.0278 55.1363
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 1130 0.000512 512 1.2 624 43008 1.50342 1.11574 16.8959 32.7672 52.3957 52.5101
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 1130 0.000512 512 1.2 624 43456 1.49747 1.11994 34.1368 32.7943 69.6636 69.7695
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 1130 0.000512 512 1.2 624 43008 1.49283 1.11178 22.4331 32.7044 57.8597 57.968
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 1130 0.000512 512 1.2 624 43008 1.50118 1.1137 18.7449 32.7436 54.2174 54.3211
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 1130 0.000512 512 1.2 624 43008 1.50118 1.11379 16.5454 32.7828 52.0603 52.1668
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 1130 0.000512 512 1.2 624 43520 1.49766 1.11805 32.8214 32.8465 68.3935 68.5036
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 1130 0.000512 512 1.2 624 43520 1.5009 1.12211 21.967 32.8895 57.5904 57.7264
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 1130 0.000512 512 1.2 624 43008 1.5041 1.11539 18.3713 32.7301 53.8349 53.9369
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 1130 0.000512 512 1.2 624 43008 1.49062 1.11206 16.7155 32.6247 52.0568 52.1679
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 1130 0.000512 512 1.2 624 43488 1.50381 1.12083 33.9373 32.8412 69.5196 69.6313
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 1130 0.000512 512 1.2 624 43200 1.48685 1.11354 23.9956 32.7213 59.4342 59.5395
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 1130 0.000512 512 1.2 624 43200 1.50563 1.11533 20.5923 32.7478 56.0707 56.1813
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 1130 0.000512 512 1.2 624 42624 1.50262 1.11795 19.4506 32.8281 55.0096 55.1137
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 1130 0.000512 512 1.2 624 43520 1.49322 1.1183 34.0198 32.8312 69.5767 69.6826
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 1130 0.000512 512 1.2 624 43520 1.49456 1.12102 24.0097 32.8748 59.6165 59.7238
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 1130 0.000512 512 1.2 624 42240 1.492 1.11002 20.2052 32.5066 55.4273 55.531
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 1130 0.000512 512 1.2 624 42240 1.47926 1.09718 18.76 32.1614 53.6111 53.7131
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 1130 0.000512 512 1.2 650 43648 1.49536 1.12858 29.3452 32.9109 64.9955 65.1008
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 1130 0.000512 512 1.2 650 43520 1.49853 1.11786 19.6259 32.8485 55.202 55.3063
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 1130 0.000512 512 1.2 650 43008 1.49206 1.11347 16.2674 32.6691 51.656 51.7613
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 1130 0.000512 512 1.2 650 43520 1.50253 1.12266 27.6978 32.7998 63.2357 63.3426
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 1130 0.000512 512 1.2 650 43520 1.49354 1.12026 18.3845 33.1497 54.2614 54.368
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 1130 0.000512 512 1.2 650 43200 1.5015 1.11616 15.3032 32.768 50.8015 50.9051
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 1130 0.000512 512 1.2 650 43520 1.49914 1.12112 13.738 32.8839 49.3529 49.4594
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 1130 0.000512 512 1.2 650 43584 1.49485 1.12022 35.7785 32.9225 71.4276 71.5346
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 1130 0.000512 512 1.2 650 43008 1.48717 1.11206 22.9964 32.68 58.3878 58.4937
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 1130 0.000512 512 1.2 650 43200 1.48941 1.11411 19.3296 32.6956 54.7429 54.8475
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 1130 0.000512 512 1.2 650 43008 1.5009 1.11526 16.9523 32.7593 52.4424 52.5494
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 1130 0.000512 512 1.2 650 43456 1.50176 1.11821 33.9721 32.7975 69.5022 69.6115
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 1130 0.000512 512 1.2 650 43008 1.49046 1.11149 22.4774 32.7068 57.9005 58.0057
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 1130 0.000512 512 1.2 650 43008 1.5016 1.11597 18.601 32.7454 54.08 54.1854
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 1130 0.000512 512 1.2 650 43008 1.49667 1.11213 16.5785 32.7617 52.06 52.1634
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 1130 0.000512 512 1.2 650 43520 1.49747 1.11616 33.0445 32.8151 68.5845 68.6932
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 1130 0.000512 512 1.2 650 43520 1.50163 1.12026 22.5347 32.8636 58.132 58.2375
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 1130 0.000512 512 1.2 650 43008 1.49638 1.1151 19.1049 32.761 54.5908 54.6948
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 1130 0.000512 512 1.2 650 43008 1.49437 1.1087 17.2793 32.6293 52.6244 52.727
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 1130 0.000512 512 1.2 650 43488 1.50509 1.12026 35.9422 32.8494 71.5286 71.6332
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 1130 0.000512 512 1.2 650 43200 1.48698 1.11475 25.12 32.7052 60.5402 60.6497
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 1130 0.000512 512 1.2 650 43200 1.50486 1.1176 21.7686 32.7488 57.251 57.3583
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 1130 0.000512 512 1.2 650 42624 1.50336 1.11411 19.8973 32.797 55.4213 55.5258
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 1130 0.000512 512 1.2 650 41760 1.49738 1.10394 19.2174 32.2556 54.1887 54.2925
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 1130 0.000512 512 1.2 650 43520 1.49254 1.11616 34.5085 32.8505 70.0809 70.1859
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 1130 0.000512 512 1.2 650 43520 1.49632 1.12192 25.158 32.9018 60.7901 60.8933
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 1130 0.000512 512 1.2 650 42240 1.48947 1.10739 20.5847 32.5068 55.8031 55.9084
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 1130 0.000512 512 1.2 650 42240 1.48122 1.0993 19.3588 32.1313 54.1824 54.2904
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 1130 0.000512 512 1.2 650 41600 1.50294 1.11002 19.0273 32.6356 54.3895 54.4933
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 1130 0.000512 512 1.2 660 43648 1.48986 1.12019 28.0739 32.9028 63.7008 63.8095
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 1130 0.000512 512 1.2 660 43520 1.4977 1.1167 18.4932 32.8154 54.0372 54.1388
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 1130 0.000512 512 1.2 660 43008 1.49024 1.11382 15.3451 32.6689 50.7265 50.8324
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 1130 0.000512 512 1.2 660 43520 1.50432 1.11978 13.6364 32.8527 49.2259 49.3322
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 1130 0.000512 512 1.2 660 43520 1.50278 1.1201 35.9012 32.8244 71.4622 71.5675
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 1130 0.000512 512 1.2 660 43520 1.49491 1.11616 23.505 32.8311 59.0611 59.1667
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 1130 0.000512 512 1.2 660 43200 1.50608 1.11616 19.7178 32.7411 55.1943 55.3001
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 1130 0.000512 512 1.2 660 43520 1.49741 1.1168 17.2124 32.9173 52.8543 52.9633
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 1130 0.000512 512 1.2 660 43584 1.49344 1.12262 34.4751 32.896 70.1007 70.2077
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 1130 0.000512 512 1.2 660 43008 1.48925 1.1135 22.5313 32.6932 57.9392 58.0464
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 1130 0.000512 512 1.2 660 43200 1.48963 1.11322 18.9145 32.7239 54.3531 54.4592
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 1130 0.000512 512 1.2 660 43008 1.50266 1.11206 16.9083 32.7272 52.3657 52.4694
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 1130 0.000512 512 1.2 660 42240 1.48973 1.11002 14.6707 32.5061 49.8901 49.9997
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 1130 0.000512 512 1.2 660 43456 1.50317 1.11821 32.5809 32.7975 68.1158 68.2264
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 1130 0.000512 512 1.2 660 43008 1.48995 1.11386 21.8591 32.6729 57.2539 57.3606
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 1130 0.000512 512 1.2 660 43008 1.50282 1.11462 18.3134 32.7126 53.7561 53.8609
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 1130 0.000512 512 1.2 660 43008 1.49869 1.11411 16.2586 32.7855 51.771 51.8807
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 1130 0.000512 512 1.2 660 42560 1.50442 1.11411 14.6967 32.6759 50.1052 50.2095
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 1130 0.000512 512 1.2 660 43520 1.49747 1.11821 31.5874 32.8497 67.1665 67.2747
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 1130 0.000512 512 1.2 660 43520 1.49814 1.12026 21.8583 32.8554 57.4466 57.5508
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 1130 0.000512 512 1.2 660 43008 1.50141 1.11664 18.6318 32.7381 54.0998 54.2065
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 1130 0.000512 512 1.2 660 43008 1.49059 1.11206 16.6291 32.6294 51.9735 52.0765
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 1130 0.000512 512 1.2 660 42240 1.47882 1.09568 14.8456 32.1613 49.6895 49.7941
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 1130 0.000512 512 1.2 640 43520 1.49597 1.11862 27.4825 32.912 63.1231 63.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 1130 0.000512 512 1.2 640 43264 1.50054 1.11779 18.0165 32.8451 53.5907 53.6965
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 1130 0.000512 512 1.2 640 43008 1.48992 1.11318 15.1075 32.6765 50.5017 50.6044
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 1130 0.000512 512 1.2 640 43008 1.5089 1.11891 13.3348 32.8592 48.9328 49.0435
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 1130 0.000512 512 1.2 640 43360 1.50374 1.11827 34.979 32.831 70.5428 70.6458
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 1130 0.000512 512 1.2 640 43200 1.49642 1.11821 22.7388 32.8292 58.2947 58.4011
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 1130 0.000512 512 1.2 640 43200 1.50317 1.11616 18.8277 32.7761 54.3375 54.4419
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 1130 0.000512 512 1.2 640 42880 1.50682 1.12035 16.4457 32.8795 52.0645 52.1653
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 1130 0.000512 512 1.2 640 42400 1.50029 1.10982 14.9902 32.51 50.2228 50.3276
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 1130 0.000512 512 1.2 640 43392 1.49885 1.11984 33.4607 32.882 69.0732 69.1814
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 1130 0.000512 512 1.2 640 43008 1.48957 1.1161 22.0183 32.6919 57.4292 57.5357
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 1130 0.000512 512 1.2 640 42624 1.49469 1.11574 17.9346 32.7007 53.3617 53.4719
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 1130 0.000512 512 1.2 640 43008 1.50362 1.11552 16.5815 32.7332 52.0467 52.1571
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 1130 0.000512 512 1.2 640 42240 1.48992 1.10797 13.9883 32.5412 49.2395 49.3467
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 1130 0.000512 512 1.2 640 43232 1.50611 1.11814 31.3227 32.8149 66.8757 66.9831
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 1130 0.000512 512 1.2 640 43008 1.48752 1.11408 21.0086 32.706 56.4276 56.534
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 1130 0.000512 512 1.2 640 43008 1.50426 1.11536 17.6132 32.7106 53.0581 53.1595
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 1130 0.000512 512 1.2 640 43008 1.49709 1.11309 15.7061 32.7843 51.2163 51.3212
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 1130 0.000512 512 1.2 640 42560 1.50362 1.11411 14.2691 32.6723 49.6717 49.7779
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 1130 0.000512 512 1.2 640 43264 1.50419 1.11821 31.1137 32.8183 66.6703 66.7787
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 1130 0.000512 512 1.2 640 43008 1.50624 1.1225 21.1604 32.8582 56.7604 56.8682
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 1130 0.000512 512 1.2 640 43008 1.50192 1.11626 18.0235 32.7229 53.479 53.5839
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 1130 0.000512 512 1.2 640 41984 1.50144 1.11658 16.0586 32.6301 51.4211 51.5256
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 1130 0.000512 512 1.2 640 40960 1.49507 1.09798 14.1803 32.1613 49.0528 49.1628
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 1130 0.000512 512 1.2 640 41472 1.5033 1.1023 13.7272 32.3405 48.7868 48.894
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 4 128 1130 0.000512 512 1.2 640 43328 1.49872 1.12054 27.9042 32.8957 63.5318 63.6404
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 1130 0.000512 512 1.2 640 43264 1.49853 1.1223 30.6594 32.8847 66.2769 66.3839
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 1130 0.000512 512 1.2 640 43008 1.50838 1.11821 20.9815 32.8226 56.5431 56.6518
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 1130 0.000512 512 1.2 640 42624 1.49581 1.11427 17.5381 32.664 52.9242 53.0293
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 1130 0.000512 512 1.2 640 43008 1.51168 1.12026 15.5893 32.889 51.2227 51.3286
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 1130 0.000512 512 1.2 640 42880 1.50685 1.12029 14.0085 32.8806 49.6284 49.7318
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 1130 0.000512 512 1.2 640 42240 1.51091 1.11261 13.4932 32.7341 48.9682 49.0714
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 128 1130 0.000512 512 1.2 640 42112 1.50618 1.11472 12.6674 32.7513 48.1547 48.2601
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 16 8 128 1130 0.000512 512 1.2 640 41984 1.50787 1.11008 12.6214 32.631 47.9808 48.0835
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 60 1130 0.000512 512 1.2 660 43008 1.49965 1.11379 11.4799 32.7876 46.9952 47.0992
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 64 1130 0.000512 512 1.2 640 43008 1.49686 1.11206 11.3661 32.7548 46.8409 46.945
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 50 1130 0.000512 512 1.2 650 42560 1.50483 1.11206 11.3939 32.6346 46.7602 46.8629
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 48 1130 0.000512 512 1.2 624 42560 1.50387 1.11197 11.0793 32.6425 46.449 46.5556
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 32 1130 0.000512 512 1.2 640 43520 1.4985 1.1201 12.6709 32.8606 48.2646 48.3697
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 20 32 1130 0.000512 512 1.2 640 42240 1.49853 1.11206 17.9278 32.6912 53.3385 53.444
