INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/alexivensky/ADDLabs/Lab-1/lab1/lab1.srcs/sources_1/new/adder_subtractor_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'adder_subtractor_tb'
