============================================================
   Tang Dynasty, V6.0.117864
   Copyright (c) 2012-2024 Anlogic Inc.
   Executable = C:/D/software/TD6.2/bin/td.exe
   Built at =   09:21:25 Jun  5 2024
   Run by =     24540
   Run Date =   Wed Dec 25 16:46:11 2024

   Run on =     LZL
============================================================
RUN-1002 : start command "import_device ph1_90.db -package PH1A90SBG484 -speed 2"
ARC-1001 : Device Initialization.
ARC-1001 : -----------------------------------------------------------
ARC-1001 :           OPTION          |        IO        |   SETTING   
ARC-1001 : -----------------------------------------------------------
ARC-1001 :   non_jtag_persist(none)  |      36 IOs      |    gpio    
ARC-1001 :            jtag           |  M7/K7/L6/K6/J6  |  dedicate  
ARC-1001 : -----------------------------------------------------------
RUN-1003 : finish command "import_device ph1_90.db -package PH1A90SBG484 -speed 2" in  7.618719s wall, 4.859375s user + 0.265625s system = 5.125000s CPU (67.3%)

RUN-1004 : used memory is 1327 MB, reserved memory is 1364 MB, peak memory is 1359 MB
RUN-1002 : start command "open_project fpga_prj.prj -noanalyze"
RUN-1002 : start command "import_db ../syn_1/fpga_prj_gate.db"
RUN-1001 : Importing database generated by Tang Dynasty, V6.0.117864.
RUN-1001 : Database version number 46203.
RUN-1001 : Import flow parameters
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import ChipWatcher
RUN-1001 : Import design success TD_VERSION=6.0.117864 , DB_VERSION=46203
RUN-1003 : finish command "import_db ../syn_1/fpga_prj_gate.db" in  2.600217s wall, 1.437500s user + 0.062500s system = 1.500000s CPU (57.7%)

RUN-1004 : used memory is 1756 MB, reserved memory is 1807 MB, peak memory is 1807 MB
RUN-1002 : start command "commit_param -step place"
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------------
RUN-1001 :     Parameters    |   Settings   |  Default Values  |  Note  
RUN-1001 : -------------------------------------------------------------
RUN-1001 :    enable_seed    |     off      |       off        |        
RUN-1001 :    hfn_to_clock   |  1000000000  |    1000000000    |        
RUN-1001 :      message      |   standard   |     standard     |        
RUN-1001 :    qor_monitor    |      on      |        on        |        
RUN-1001 :   speedup_effort  |      0       |        0         |        
RUN-1001 :    syn_ip_flow    |     off      |       off        |        
RUN-1001 :       thread      |      32      |       auto       |   *    
RUN-1001 : -------------------------------------------------------------
RUN-1001 : Print Place Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :      Parameters      |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        effort        |   medium   |      medium      |        
RUN-1001 :    hfn_opt_effort    |   medium   |      medium      |        
RUN-1001 :    logic_level_opt   |    off     |       off        |        
RUN-1001 :   macro_performance  |    auto    |       auto       |        
RUN-1001 :      max_fanout      |   999999   |      999999      |        
RUN-1001 :      opt_timing      |   medium   |      medium      |        
RUN-1001 :    post_place_opt    |    auto    |       auto       |        
RUN-1001 :      pr_strategy     |     1      |        1         |        
RUN-1001 : --------------------------------------------------------------
RUN-1002 : start command "read_sdc ../../../user_source/constraints_source/timing.sdc"
RUN-1002 : start command "get_ports I_sys_clk"
RUN-1002 : start command "create_clock -name sys_clk_25m -period 40.000 -waveform 0.000 20.000 "
RUN-1102 : create_clock: clock name: sys_clk_25m, type: 0, period: 40000, rise: 0, fall: 20000.
RUN-1002 : start command "derive_pll_clocks"
USR-1002 : Gen clock cmd:  create_generated_clock -name {u_pll/pll_inst.clkc[0]} -source [get_ports {I_sys_clk}] -master_clock {sys_clk_25m} -multiply_by 3.0000 -duty_cycle 50.0000 [get_pins {u_pll/pll_inst.clkc[0]}]
RUN-1002 : start command "get_ports I_sys_clk"
RUN-1002 : start command "get_pins u_pll/pll_inst.clkc[0]"
RUN-1002 : start command "create_generated_clock -name u_pll/pll_inst.clkc[0] -source  -master_clock sys_clk_25m -multiply_by 3.0000 -duty_cycle 50.0000 "
USR-1002 : Gen clock cmd:  create_generated_clock -name {u_pll/pll_inst.clkc[1]} -source [get_ports {I_sys_clk}] -master_clock {sys_clk_25m} -multiply_by 15.0000 -duty_cycle 50.0000 [get_pins {u_pll/pll_inst.clkc[1]}]
RUN-1002 : start command "get_ports I_sys_clk"
RUN-1002 : start command "get_pins u_pll/pll_inst.clkc[1]"
RUN-1002 : start command "create_generated_clock -name u_pll/pll_inst.clkc[1] -source  -master_clock sys_clk_25m -multiply_by 15.0000 -duty_cycle 50.0000 "
USR-1002 : Gen clock cmd:  create_generated_clock -name {u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_pll0/pll_inst.clkc[0]} -source [get_ports {I_sys_clk}] -master_clock {sys_clk_25m} -multiply_by 5.3333 -phase 19 -duty_cycle 50.0000 [get_pins {u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_pll0/pll_inst.clkc[0]}]
RUN-1002 : start command "get_ports I_sys_clk"
RUN-1002 : start command "get_pins u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_pll0/pll_inst.clkc[0]"
RUN-1002 : start command "create_generated_clock -name u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_pll0/pll_inst.clkc[0] -source  -master_clock sys_clk_25m -multiply_by 5.3333 -phase 19 -duty_cycle 50.0000 "
USR-1002 : Gen clock cmd:  create_generated_clock -name {u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_pll0/pll_inst.clkc[1]} -source [get_ports {I_sys_clk}] -master_clock {sys_clk_25m} -multiply_by 5.3333 -duty_cycle 50.0000 [get_pins {u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_pll0/pll_inst.clkc[1]}]
RUN-1002 : start command "get_ports I_sys_clk"
RUN-1002 : start command "get_pins u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_pll0/pll_inst.clkc[1]"
RUN-1002 : start command "create_generated_clock -name u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_pll0/pll_inst.clkc[1] -source  -master_clock sys_clk_25m -multiply_by 5.3333 -duty_cycle 50.0000 "
USR-1002 : Gen clock cmd:  create_generated_clock -name {u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_pll0/pll_inst.clkc[2]} -source [get_ports {I_sys_clk}] -master_clock {sys_clk_25m} -multiply_by 21.3333 -duty_cycle 50.0000 [get_pins {u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_pll0/pll_inst.clkc[2]}]
RUN-1002 : start command "get_ports I_sys_clk"
RUN-1002 : start command "get_pins u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_pll0/pll_inst.clkc[2]"
RUN-1002 : start command "create_generated_clock -name u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_pll0/pll_inst.clkc[2] -source  -master_clock sys_clk_25m -multiply_by 21.3333 -duty_cycle 50.0000 "
USR-1002 : Gen clock cmd:  create_generated_clock -name {u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_pll0/pll_inst.clkc[3]} -source [get_ports {I_sys_clk}] -master_clock {sys_clk_25m} -multiply_by 2.0000 -duty_cycle 50.0000 [get_pins {u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_pll0/pll_inst.clkc[3]}]
RUN-1002 : start command "get_ports I_sys_clk"
RUN-1002 : start command "get_pins u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_pll0/pll_inst.clkc[3]"
RUN-1002 : start command "create_generated_clock -name u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_pll0/pll_inst.clkc[3] -source  -master_clock sys_clk_25m -multiply_by 2.0000 -duty_cycle 50.0000 "
USR-1002 : Gen clock cmd:  create_generated_clock -name {u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_pll1/pll_inst.clkc[0]} -source [get_pins {u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_pll0/pll_inst.clkc[0]}] -master_clock {u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_pll0/pll_inst.clkc[0]} -multiply_by 1.0000 -duty_cycle 50.0000 [get_pins {u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_pll1/pll_inst.clkc[0]}]
RUN-1002 : start command "get_pins u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_pll0/pll_inst.clkc[0]"
RUN-1002 : start command "get_pins u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_pll1/pll_inst.clkc[0]"
RUN-1002 : start command "create_generated_clock -name u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_pll1/pll_inst.clkc[0] -source  -master_clock u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_pll0/pll_inst.clkc[0] -multiply_by 1.0000 -duty_cycle 50.0000 "
RUN-1002 : start command "get_clocks sys_clk_25m"
RUN-1002 : start command "get_clocks u_pll/pll_inst.clkc[0]"
RUN-1002 : start command "get_clocks u_pll/pll_inst.clkc[1]"
RUN-1002 : start command "set_clock_groups -asynchronous -group  -group  -group "
RUN-1002 : start command "get_clocks sys_clk_25m"
RUN-1002 : start command "get_clocks u_uifdma_axi_ddr/u_ddr_phy/dfi_clk"
RUN-1002 : start command "read_sdc -ip ddr_ip ../../al_ip/ddr_ip.sdc"
RUN-1002 : start command "derive_pll_clocks"
RUN-1002 : start command "get_pins u_ph1_logic_standard_phy/u_clk/u_pll0/pll_inst.refclk"
RUN-1002 : start command "get_pins u_ph1_logic_standard_phy/u_clk/u_pll0/pll_inst.clkc[0]"
RUN-1002 : start command "rename_clock -name ref_clk -source  -master_clock u_ph1_logic_standard_phy/u_clk/u_pll0/pll_inst.refclk "
RUN-1002 : start command "get_pins u_ph1_logic_standard_phy/u_clk/u_pll0/pll_inst.refclk"
RUN-1002 : start command "get_pins u_ph1_logic_standard_phy/u_clk/u_pll0/pll_inst.clkc[1]"
RUN-1002 : start command "rename_clock -name ctl_clk -source  -master_clock u_ph1_logic_standard_phy/u_clk/u_pll0/pll_inst.refclk "
RUN-1002 : start command "get_pins u_ph1_logic_standard_phy/u_clk/u_pll0/pll_inst.refclk"
RUN-1002 : start command "get_pins u_ph1_logic_standard_phy/u_clk/u_pll0/pll_inst.clkc[2]"
RUN-1002 : start command "rename_clock -name ddr_clk -source  -master_clock u_ph1_logic_standard_phy/u_clk/u_pll0/pll_inst.refclk "
RUN-1002 : start command "get_pins u_ph1_logic_standard_phy/u_clk/u_pll0/pll_inst.refclk"
RUN-1002 : start command "get_pins u_ph1_logic_standard_phy/u_clk/u_pll0/pll_inst.clkc[3]"
RUN-1002 : start command "rename_clock -name mcu_clk -source  -master_clock u_ph1_logic_standard_phy/u_clk/u_pll0/pll_inst.refclk "
RUN-1002 : start command "get_pins u_ph1_logic_standard_phy/u_clk/u_pll0/pll_inst.clkc[0]"
RUN-1002 : start command "get_clocks ref_clk"
RUN-1002 : start command "get_pins u_ph1_logic_standard_phy/u_clk/u_pll1/pll_inst.clkc[0]"
RUN-1002 : start command "rename_clock -name usr_clk -source  -master_clock  "
RUN-1002 : start command "get_pins u_ph1_logic_standard_phy/u_clk/u_pll1/pll_inst.clkc[0]"
RUN-1002 : start command "get_clocks usr_clk"
RUN-1002 : start command "get_nets u_ph1_logic_standard_phy/u_clk/hctrl_clk_int"
RUN-1002 : start command "create_generated_clock -name fbk_clk -source  -master_clock  -divide_by 1 "
RUN-1002 : start command "get_nets u_ph1_logic_standard_phy/u_clk/hctrl_clk_int"
RUN-1002 : start command "get_clocks fbk_clk"
RUN-1002 : start command "get_nets u_ph1_logic_standard_phy/u_clk/hctrl_clk_bufg"
RUN-1002 : start command "create_generated_clock -name dfi_clk -source  -master_clock  -divide_by 1 "
RUN-1002 : start command "get_clocks mcu_clk"
RUN-1002 : start command "set_clock_groups -asynchronous -group "
RUN-1002 : start command "get_pins u_ph1_logic_standard_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_*$ph1_ddr_4lanes.*_phy_loopback_en[*]"
RUN-1002 : start command "set_false_path -to "
RUN-1002 : start command "get_pins u_ph1_logic_standard_phy/u_ddrphy_standard/u_hard_controller_*.delay_osc_chain_en"
RUN-1002 : start command "get_pins u_ph1_logic_standard_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_*$ph1_ddr_4lanes.*_delay_osc_en"
RUN-1002 : start command "set_multicycle_path -setup -end -from  -to  2"
RUN-1002 : start command "get_pins u_ph1_logic_standard_phy/u_ddrphy_standard/u_hard_controller_*.delay_osc_div[*]"
RUN-1002 : start command "get_pins u_ph1_logic_standard_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_*$ph1_ddr_4lanes.*_delay_osc_div[*]"
RUN-1002 : start command "set_multicycle_path -setup -end -from  -to  2"
RUN-1002 : start command "get_pins u_ph1_logic_standard_phy/u_ddrphy_standard/u_hard_controller_*.delay_osc_wrlvl_sel[*]"
RUN-1002 : start command "get_pins u_ph1_logic_standard_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_*$ph1_ddr_4lanes.*_delay_osc_wrlvl_sel[*]"
RUN-1002 : start command "set_multicycle_path -setup -end -from  -to  2"
RUN-1002 : start command "get_pins u_ph1_logic_standard_phy/u_ddrphy_standard/u_hard_controller_*.delay_osc_wdata_sel[*]"
RUN-1002 : start command "get_pins u_ph1_logic_standard_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_*$ph1_ddr_4lanes.*_delay_osc_wdq_sel[*]"
RUN-1002 : start command "set_multicycle_path -setup -end -from  -to  2"
RUN-1002 : start command "get_pins u_ph1_logic_standard_phy/u_ddrphy_standard/u_hard_controller_*.delay_testmode_en"
RUN-1002 : start command "get_pins u_ph1_logic_standard_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_*$ph1_ddr_4lanes.*_delay_testmode_en"
RUN-1002 : start command "set_multicycle_path -setup -end -from  -to  2"
RUN-1002 : start command "get_pins u_ph1_logic_standard_phy/u_ddrphy_standard/u_hard_controller_*.loopback_clk_sel[*]"
RUN-1002 : start command "get_pins u_ph1_logic_standard_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_*$ph1_ddr_4lanes.*_loopback_clk_sel[*]"
RUN-1002 : start command "set_multicycle_path -setup -end -from  -to  2"
RUN-1002 : start command "get_pins u_ph1_logic_standard_phy/u_ddrphy_standard/u_hard_controller_*.loopback_clknum_sel[*]"
RUN-1002 : start command "get_pins u_ph1_logic_standard_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_*$ph1_ddr_4lanes.*_loopback_clknum_sel[*]"
RUN-1002 : start command "set_multicycle_path -setup -end -from  -to  2"
RUN-1002 : start command "get_pins u_ph1_logic_standard_phy/u_ddrphy_standard/u_hard_controller_*.loopback_mode"
RUN-1002 : start command "get_pins u_ph1_logic_standard_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_*$ph1_ddr_4lanes.*_loopback_mode"
RUN-1002 : start command "set_multicycle_path -setup -end -from  -to  2"
RUN-1002 : start command "get_pins u_ph1_logic_standard_phy/u_ddrphy_standard/u_hard_controller_*.dqs_pupd_en"
RUN-1002 : start command "get_pins u_ph1_logic_standard_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_*$ph1_ddr_4lanes.*_dqs_pupd_en"
RUN-1002 : start command "set_multicycle_path -setup -end -from  -to  2"
RUN-1002 : start command "get_pins u_ph1_logic_standard_phy/u_ddrphy_standard/u_hard_controller_*.delay_osc_chain_en"
RUN-1002 : start command "get_pins u_ph1_logic_standard_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_*$ph1_ddr_4lanes.*_delay_osc_en"
RUN-1002 : start command "set_multicycle_path -hold -end -from  -to  1"
RUN-1002 : start command "get_pins u_ph1_logic_standard_phy/u_ddrphy_standard/u_hard_controller_*.delay_osc_div[*]"
RUN-1002 : start command "get_pins u_ph1_logic_standard_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_*$ph1_ddr_4lanes.*_delay_osc_div[*]"
RUN-1002 : start command "set_multicycle_path -hold -end -from  -to  1"
RUN-1002 : start command "get_pins u_ph1_logic_standard_phy/u_ddrphy_standard/u_hard_controller_*.delay_osc_wrlvl_sel[*]"
RUN-1002 : start command "get_pins u_ph1_logic_standard_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_*$ph1_ddr_4lanes.*_delay_osc_wrlvl_sel[*]"
RUN-1002 : start command "set_multicycle_path -hold -end -from  -to  1"
RUN-1002 : start command "get_pins u_ph1_logic_standard_phy/u_ddrphy_standard/u_hard_controller_*.delay_osc_wdata_sel[*]"
RUN-1002 : start command "get_pins u_ph1_logic_standard_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_*$ph1_ddr_4lanes.*_delay_osc_wdq_sel[*]"
RUN-1002 : start command "set_multicycle_path -hold -end -from  -to  1"
RUN-1002 : start command "get_pins u_ph1_logic_standard_phy/u_ddrphy_standard/u_hard_controller_*.delay_testmode_en"
RUN-1002 : start command "get_pins u_ph1_logic_standard_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_*$ph1_ddr_4lanes.*_delay_testmode_en"
RUN-1002 : start command "set_multicycle_path -hold -end -from  -to  1"
RUN-1002 : start command "get_pins u_ph1_logic_standard_phy/u_ddrphy_standard/u_hard_controller_*.loopback_clk_sel[*]"
RUN-1002 : start command "get_pins u_ph1_logic_standard_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_*$ph1_ddr_4lanes.*_loopback_clk_sel[*]"
RUN-1002 : start command "set_multicycle_path -hold -end -from  -to  1"
RUN-1002 : start command "get_pins u_ph1_logic_standard_phy/u_ddrphy_standard/u_hard_controller_*.loopback_clknum_sel[*]"
RUN-1002 : start command "get_pins u_ph1_logic_standard_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_*$ph1_ddr_4lanes.*_loopback_clknum_sel[*]"
RUN-1002 : start command "set_multicycle_path -hold -end -from  -to  1"
RUN-1002 : start command "get_pins u_ph1_logic_standard_phy/u_ddrphy_standard/u_hard_controller_*.loopback_mode"
RUN-1002 : start command "get_pins u_ph1_logic_standard_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_*$ph1_ddr_4lanes.*_loopback_mode"
RUN-1002 : start command "set_multicycle_path -hold -end -from  -to  1"
RUN-1002 : start command "get_pins u_ph1_logic_standard_phy/u_ddrphy_standard/u_hard_controller_*.dqs_pupd_en"
RUN-1002 : start command "get_pins u_ph1_logic_standard_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_*$ph1_ddr_4lanes.*_dqs_pupd_en"
RUN-1002 : start command "set_multicycle_path -hold -end -from  -to  1"
RUN-1002 : start command "get_nets u_ph1_logic_standard_phy/u_clk/hctrl_clk_bufg"
RUN-1002 : start command "get_clocks dfi_clk"
RUN-1002 : start command "get_pins u_ph1_logic_standard_phy/u_clk/gen_bank31_hctrl_clk$u_bank31_hctrl_clk.clkout"
RUN-1002 : start command "create_generated_clock -name sclk0 -source  -master_clock  -divide_by 1 "
RUN-1002 : start command "get_nets u_ph1_logic_standard_phy/u_clk/hctrl_clk_bufg"
RUN-1002 : start command "get_clocks dfi_clk"
RUN-1002 : start command "get_pins u_ph1_logic_standard_phy/u_clk/gen_bank32_hctrl_clk$u_bank32_hctrl_clk.clkout"
RUN-1002 : start command "create_generated_clock -name sclk1 -source  -master_clock  -divide_by 1 "
RUN-1002 : start command "insert_debugger"
RUN-1002 : start command "place"
RUN-1001 : Open license file C:/D/software/TD6.2/license/Anlogic.lic
PHY-3001 : Placer runs in 32 thread(s).
RUN-1001 : Place is running with logic level mode: 2
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model design_top_wrapper
SYN-1001 : ADC: Instance "u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_pll0/pll_inst" LOCATION="X81Y39Z0"
SYN-1001 : ADC: Instance "u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_pll1/pll_inst" LOCATION="X81Y0Z0"
SYN-1001 : ADC: Instance "u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes" LOCATION="X81Y40Z0"
SYN-1001 : ADC: Instance "u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes" LOCATION="X81Y0Z0"
SYN-1001 : ADC: Instance "u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_ddrphy_standard/u_hard_controller_0" LOCATION="X65Y40Z0"
SYN-5055 WARNING: The kept net u_hdmi_tx/u_hdmi_tx_controller_wrapper/u_hdmi_island_data_gen/U_audio_sample_packet_2_channel/O_BCH_block_4[30] will be merged to another kept net u_hdmi_tx/u_hdmi_tx_controller_wrapper/u_hdmi_island_data_gen/U_audio_sample_packet_2_channel/O_BCH_block_4[29]
SYN-5055 WARNING: The kept net u_hdmi_tx/u_hdmi_tx_controller_wrapper/u_hdmi_island_data_gen/U_audio_sample_packet_2_channel/O_BCH_block_4[31] will be merged to another kept net u_hdmi_tx/u_hdmi_tx_controller_wrapper/u_hdmi_island_data_gen/U_audio_sample_packet_2_channel/O_BCH_block_4[28]
SYN-5055 WARNING: The kept net u_hdmi_tx/u_hdmi_tx_controller_wrapper/u_hdmi_island_data_gen/U_audio_sample_packet_2_channel/O_BCH_block_4[28] will be merged to another kept net u_hdmi_tx/u_hdmi_tx_controller_wrapper/u_hdmi_island_data_gen/U_audio_sample_packet_2_channel/O_BCH_block_4[27]
SYN-5055 WARNING: The kept net u_hdmi_tx/u_hdmi_tx_controller_wrapper/u_hdmi_island_data_gen/U_audio_sample_packet_2_channel/O_BCH_block_4[29] will be merged to another kept net u_hdmi_tx/u_hdmi_tx_controller_wrapper/u_hdmi_island_data_gen/U_audio_sample_packet_2_channel/O_BCH_block_4[26]
SYN-5055 WARNING: The kept net u_hdmi_tx/u_hdmi_tx_controller_wrapper/u_hdmi_island_data_gen/U_audio_sample_packet_2_channel/O_BCH_block_4[27] will be merged to another kept net u_hdmi_tx/u_hdmi_tx_controller_wrapper/u_hdmi_island_data_gen/U_audio_sample_packet_2_channel/O_BCH_block_4[25]
SYN-5055 WARNING: The kept net u_hdmi_tx/u_hdmi_tx_controller_wrapper/u_hdmi_island_data_gen/U_audio_sample_packet_2_channel/O_BCH_block_4[26] will be merged to another kept net u_hdmi_tx/u_hdmi_tx_controller_wrapper/u_hdmi_island_data_gen/U_audio_sample_packet_2_channel/O_BCH_block_4[24]
SYN-5055 WARNING: The kept net u_hdmi_tx/u_hdmi_tx_controller_wrapper/u_hdmi_island_data_gen/U_audio_sample_packet_2_channel/O_BCH_block_4[25] will be merged to another kept net u_hdmi_tx/u_hdmi_tx_controller_wrapper/u_hdmi_island_data_gen/U_audio_sample_packet_2_channel/O_BCH_block_4[23]
SYN-5055 WARNING: The kept net u_hdmi_tx/u_hdmi_tx_controller_wrapper/u_hdmi_island_data_gen/U_audio_sample_packet_2_channel/O_BCH_block_4[23] will be merged to another kept net u_hdmi_tx/u_hdmi_tx_controller_wrapper/u_hdmi_island_data_gen/U_audio_sample_packet_2_channel/O_BCH_block_4[22]
SYN-5055 WARNING: The kept net u_hdmi_tx/u_hdmi_tx_controller_wrapper/u_hdmi_island_data_gen/U_audio_sample_packet_2_channel/O_BCH_block_4[22] will be merged to another kept net u_hdmi_tx/u_hdmi_tx_controller_wrapper/u_hdmi_island_data_gen/U_audio_sample_packet_2_channel/O_BCH_block_4[21]
SYN-5055 WARNING: The kept net u_hdmi_tx/u_hdmi_tx_controller_wrapper/u_hdmi_island_data_gen/U_audio_sample_packet_2_channel/O_BCH_block_4[21] will be merged to another kept net u_hdmi_tx/u_hdmi_tx_controller_wrapper/u_hdmi_island_data_gen/U_audio_sample_packet_2_channel/O_BCH_block_4[20]
SYN-5055 Similar messages will be suppressed.
SYN-1032 : 33663/17 useful/useless nets, 26390/0 useful/useless insts
OPT-1001 : Start remap optimization ...
RUN-1001 :   Added 0 lut1 for undup drivers
OPT-1001 : skip lut merge since lut number 8344 is similar to or less than reg number 14729
OPT-1001 : Start high-fanout net optimization ...
RUN-1001 : HFN opt statistic
RUN-1001 : ------------------------------------------------------
RUN-1001 :   DriverCell type  |  HFN count  |  Duplicated count  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       LSLICE       |      0      |         0          
RUN-1001 :       MSLICE       |      0      |         0          
RUN-1001 :        TOTAL       |      0      |         0          
RUN-1001 : ------------------------------------------------------
OPT-1001 : End high-fanout net optimization;  0.000086s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

OPT-1001 : Current memory(MB): used = 1757, reserved = 1808, peak = 1807.
OPT-1001 : End physical optimization;  0.198369s wall, 0.187500s user + 0.000000s system = 0.187500s CPU (94.5%)

PHY-1001 : Start to synthesize physical clock networks.
RUN-1002 : start command "start_timer"
USR-1006 : Autogen constraints ...
TMR-2505 : Start building timing graph for model design_top_wrapper.
TMR-2506 : Timing graph: tpin num: 144897, tnet num: 39425, tinst num: 32552, tnode num: 189899, tedge num: 210612.
TMR-2508 : Levelizing timing graph completed, there are 75 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer" in  12.898773s wall, 10.937500s user + 0.296875s system = 11.234375s CPU (87.1%)

RUN-1004 : used memory is 1974 MB, reserved memory is 2052 MB, peak memory is 2937 MB
TMR-2504 : Update delay of 39425 nets completely.
TMR-2502 : Annotated delay with mode Synthesized.
TMR-3001 : Initiate 12 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 3067 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1004 : User specified global clock net u_pll/clk0_buf, connecting to GCLK u_pll/bufg_feedback
PHY-1004 : User specified global clock net u_full_screen_switch/clk_75m, connecting to GCLK u_pll/bufg_feedback
PHY-1004 : User specified global clock net u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/hctrl_clk_int, connecting to GCLK u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/bufg_hctrlclk
PHY-1004 : User specified global clock net u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/hctrl_clk_bufg, connecting to GCLK u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/bufg_hctrlclk
PHY-1019 : User specified sector clock net u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/hctrl_clk_bufg, connecting to PH1_PHY_SCLK_V2 u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/gen_bank31_hctrl_clk$u_bank31_hctrl_clk
PHY-1019 : User specified sector clock net u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_ddrphy_standard/u_ddrphy/pzq_user_clk[2], connecting to PH1_PHY_SCLK_V2 u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/gen_bank31_hctrl_clk$u_bank31_hctrl_clk
PHY-1019 : User specified sector clock net u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/hctrl_clk_bufg, connecting to PH1_PHY_SCLK_V2 u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/gen_bank32_hctrl_clk$u_bank32_hctrl_clk
PHY-1019 : User specified sector clock net u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_ddrphy_standard/u_ddrphy/pzq_user_clk[1], connecting to PH1_PHY_SCLK_V2 u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/gen_bank32_hctrl_clk$u_bank32_hctrl_clk
PHY-1014 : User specified io-clock net u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/pll0_phy_clk, connecting to PH1_PHY_HP_IOCLK u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_ioclk2
PHY-1014 : User specified io-clock net u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_ddrphy_standard/u_ddrphy/D_ioclk_1[0], connecting to PH1_PHY_HP_IOCLK u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_ioclk2
PHY-1014 : User specified io-clock net u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/pll0_ddr_clk, connecting to PH1_PHY_HP_IOCLK u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_ioclk3
PHY-1014 : User specified io-clock net u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_ddrphy_standard/u_ddrphy/D_ioclk_1[1], connecting to PH1_PHY_HP_IOCLK u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_ioclk3
PHY-1014 : User specified io-clock net u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/pll0_phy_clk, connecting to PH1_PHY_HP_IOCLK u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_ioclk4
PHY-1014 : User specified io-clock net u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_ddrphy_standard/u_ddrphy/D_ioclk_2[0], connecting to PH1_PHY_HP_IOCLK u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_ioclk4
PHY-1014 : User specified io-clock net u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/pll0_ddr_clk, connecting to PH1_PHY_HP_IOCLK u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_ioclk5
PHY-1014 : User specified io-clock net u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_ddrphy_standard/u_ddrphy/D_ioclk_2[1], connecting to PH1_PHY_HP_IOCLK u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_ioclk5
PHY-1013 : User specified regional clock net u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/clkc1, connecting to PH1_PHY_HP_MLCLK u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_mlclk0
PHY-1013 : User specified regional clock net u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/pll0_phy_clk, connecting to PH1_PHY_HP_MLCLK u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_mlclk0
PHY-1013 : User specified regional clock net u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/clkc2, connecting to PH1_PHY_HP_MLCLK u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_mlclk1
PHY-1013 : User specified regional clock net u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/pll0_ddr_clk, connecting to PH1_PHY_HP_MLCLK u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_mlclk1
PHY-1004 : User specified global clock net u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_pll1/clk0_buf, connecting to GCLK u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_pll1/bufg_feedback
PHY-1004 : User specified global clock net u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/hctrl_clk_int, connecting to GCLK u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_pll1/bufg_feedback
PHY-1016 : User specified PLL reference clock net I_sys_clk_dup_1
PHY-1011 : Create GCLK instance on global clock net I_sys_clk_dup_1
PHY-1016 : User specified PLL reference clock net u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_pll1/refclk
PHY-1007 : Generated global clock net u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/apb_clk_o with 1006 clock fanouts
PHY-1007 : Generated global clock net u_hdmi_tx/u_hdmi2phy_wrapper/u0_lane_lvds_10_1/I_serial_clk with 54 clock fanouts
PHY-1011 : Create GCLK instance on global clock net u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/apb_clk_o
PHY-1011 : Create GCLK instance on global clock net u_hdmi_tx/u_hdmi2phy_wrapper/u0_lane_lvds_10_1/I_serial_clk
PHY-1009 : Tag global clock net u_pll/clk0_buf
PHY-1009 : Tag global clock net u_full_screen_switch/clk_75m
PHY-1009 : Tag global clock net u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/hctrl_clk_int
PHY-1009 : Tag global clock net u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/hctrl_clk_bufg
PHY-1009 : Tag global clock net u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_pll1/clk0_buf
PHY-1009 : Tag global clock net I_sys_clk_syn_3
PHY-1009 : Tag global clock net u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/apb_clk_o
PHY-1009 : Tag global clock net u_hdmi_tx/u_hdmi2phy_wrapper/u0_lane_lvds_10_1/I_serial_clk
PHY-1009 : Tag global clock net u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/apb_clk_o_syn_12
PHY-1009 : Tag global clock net u_hdmi_tx/u_hdmi2phy_wrapper/u0_lane_lvds_10_1/I_serial_clk_syn_1
PHY-1020 : Tag sector clock net u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_ddrphy_standard/u_ddrphy/pzq_user_clk[2]
PHY-1020 : Tag sector clock net u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_ddrphy_standard/u_ddrphy/pzq_user_clk[1]
PHY-1010 : Tag regional clock net u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/clkc1
PHY-1010 : Tag regional clock net u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/pll0_phy_clk
PHY-1010 : Tag regional clock net u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/clkc2
PHY-1010 : Tag regional clock net u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/pll0_ddr_clk
PHY-1015 : Tag io-clock net u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_ddrphy_standard/u_ddrphy/D_ioclk_1[0]
PHY-1015 : Tag io-clock net u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_ddrphy_standard/u_ddrphy/D_ioclk_1[1]
PHY-1015 : Tag io-clock net u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_ddrphy_standard/u_ddrphy/D_ioclk_2[0]
PHY-1015 : Tag io-clock net u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_ddrphy_standard/u_ddrphy/D_ioclk_2[1]
PHY-1017 : Tag PLL clock net I_sys_clk_dup_1
PHY-1017 : Tag PLL clock net u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_pll1/refclk
PHY-1001 : Populate physical database on model design_top_wrapper.
RUN-1001 : There are total 32559 instances
RUN-0007 : 8344 luts, 14729 seqs, 336 mslices, 2513 lslices, 60 pads(hr:11 hp:49), 64 brams, 0 dsps
RUN-1001 : There are total 39832 nets
RUN-6004 WARNING: There are 42 nets with only 1 pin.
RUN-1001 : 28380 nets have 2 pins
RUN-1001 : 8863 nets have [3 - 5] pins
RUN-1001 : 1766 nets have [6 - 10] pins
RUN-1001 : 471 nets have [11 - 20] pins
RUN-1001 : 258 nets have [21 - 99] pins
RUN-1001 : 52 nets have 100+ pins
PHY-1001 : Start to check user instance location assignments; please refer to ADC constraint.
RUN-1001 : Report Control nets information:
RUN-1001 : DFF Distribution
RUN-1001 : -------------------------------------
RUN-1001 :   CE   |  SSR  |  ASR  |  DFF Count  
RUN-1001 : -------------------------------------
RUN-1001 :   No   |  No   |  No   |    2754     
RUN-1001 :   No   |  No   |  Yes  |    3529     
RUN-1001 :   No   |  Yes  |  No   |    1126     
RUN-1001 :   Yes  |  No   |  No   |    5366     
RUN-1001 :   Yes  |  No   |  Yes  |    1305     
RUN-1001 :   Yes  |  Yes  |  No   |     681     
RUN-1001 : -------------------------------------
RUN-0007 : Control Group Statistic
RUN-0007 : -----------------------------
RUN-0007 :   #CLK  |  #CE  |  #SSR/ASR  
RUN-0007 : -----------------------------
RUN-0007 :    8    |  156  |     95     
RUN-0007 : -----------------------------
RUN-0007 : Control Set = 252
PHY-3001 : Initial placement ...
PHY-1001 : Processing 8 clock pins of DDR instance u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes, location = x81y40z0.
PHY-1001 :   Placement of ioclk instance u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_ioclk3; location = x81y59z1.
PHY-1001 :   Placement of ioclk instance u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_ioclk2; location = x81y59z0.
PHY-1001 :   Placed ioclk instance u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_ioclk3, location = x81y59z1.
PHY-1001 :   Placed ioclk instance u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_ioclk2, location = x81y59z0.
PHY-1001 :   Placed ioclk instance u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_ioclk3, location = x81y59z1.
PHY-1001 :   Placed ioclk instance u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_ioclk2, location = x81y59z0.
PHY-1001 :   Placed ioclk instance u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_ioclk3, location = x81y59z1.
PHY-1001 :   Placed ioclk instance u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_ioclk2, location = x81y59z0.
PHY-1001 : Processing 8 clock pins of DDR instance u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes, location = x81y0z0.
PHY-1001 :   Placement of ioclk instance u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_ioclk5; location = x81y19z1.
PHY-1001 :   Placement of ioclk instance u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_ioclk4; location = x81y19z0.
PHY-1001 :   Placed ioclk instance u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_ioclk5, location = x81y19z1.
PHY-1001 :   Placed ioclk instance u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_ioclk4, location = x81y19z0.
PHY-1001 :   Placed ioclk instance u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_ioclk5, location = x81y19z1.
PHY-1001 :   Placed ioclk instance u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_ioclk4, location = x81y19z0.
PHY-1001 :   Placed ioclk instance u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_ioclk5, location = x81y19z1.
PHY-1001 :   Placed ioclk instance u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_ioclk4, location = x81y19z0.
PHY-1001 : DDR MLCLK topology u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_mlclk0.
PHY-1001 :   Driver: PH1_PHY_PLL u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_pll0/pll_inst.clkc[1], user location :X81Y39Z0.
PHY-1001 :   Sink: PH1_PHY_HP_IOCLK u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_ioclk2, location = x81y59z0, sectorID = 1.
PHY-1001 :   Sink: PH1_PHY_HP_IOCLK u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_ioclk4, location = x81y19z0, sectorID = 0.
PHY-1001 : Placement of MLCLK instance u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_mlclk0; location = x81y19z0,  sectorID = 0.
PHY-1001 : DDR MLCLK topology u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_mlclk1.
PHY-1001 :   Driver: PH1_PHY_PLL u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_pll0/pll_inst.clkc[2], user location :X81Y39Z0.
PHY-1001 :   Sink: PH1_PHY_HP_IOCLK u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_ioclk3, location = x81y59z1, sectorID = 1.
PHY-1001 :   Sink: PH1_PHY_HP_IOCLK u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_ioclk5, location = x81y19z1, sectorID = 0.
PHY-1001 : Placement of MLCLK instance u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_mlclk1; location = x81y19z1,  sectorID = 0.
PHY-1001 : Internal bound Intnl_39_0_43_40 is being created.
PHY-1001 : Internal bound Intnl_39_40_43_40 is being created.
PHY-1001 : Clock GCLK Statistics:
RUN-1001 : GCLK Index: 
RUN-1001 : ---------------------------------------------------------------------------------------------------------
RUN-1001 :   Index  |                                    Clock GCLK                                    |  Location  
RUN-1001 : ---------------------------------------------------------------------------------------------------------
RUN-1001 :     1    |     u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/bufg_hctrlclk      |  x37y99z1  
RUN-1001 :     2    |                               u_pll/bufg_feedback                                |  x37y99z2  
RUN-1001 :     3    |  u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/apb_clk_o_created_gclkinst  |  x37y99z3  
RUN-1001 :     4    |                         I_sys_clk_dup_1_created_gclkinst                         |  x37y99z5  
RUN-1001 :     5    |   u_hdmi_tx/u_hdmi2phy_wrapper/u0_lane_lvds_10_1/I_serial_clk_created_gclkinst   |  x37y99z4  
RUN-1001 :     6    |  u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_pll1/bufg_feedback  |  x37y99z0  
RUN-1001 : ---------------------------------------------------------------------------------------------------------
RUN-1001 : Clock Nets Connect To GCLK Statistics: 
RUN-1001 : -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
RUN-1001 :   Index  |                        Leading Net                        |  CLK/DATA/IO/PLL Sink(s)  |                       Following Net                       |  CLK/DATA/IO/PLL Sink(s)  
RUN-1001 : -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
RUN-1001 :     1    | u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u...  |          2/0/0/0          | u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u...  |        10638/0/0/0        
RUN-1001 :     2    |                      u_pll/clk0_buf                       |          1/0/0/0          |               u_full_screen_switch/clk_75m                |        1985/0/0/0         
RUN-1001 :     3    | u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/a...  |          1/0/0/0          | u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/a...  |        1006/11/0/0        
RUN-1001 :     4    |                      I_sys_clk_dup_1                      |          3/0/0/0          |                      I_sys_clk_syn_3                      |         112/0/0/0         
RUN-1001 :     5    | u_hdmi_tx/u_hdmi2phy_wrapper/u0_lane_lvds_10_1/I_seri...  |          1/0/0/0          | u_hdmi_tx/u_hdmi2phy_wrapper/u0_lane_lvds_10_1/I_seri...  |         50/0/0/0          
RUN-1001 :     6    | u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u...  |          1/0/0/0          | u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u...  |          2/0/0/0          
RUN-1001 : -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
PHY-3001 : design contains 32555 instances, 8344 luts, 14729 seqs, 2849 slices, 419 macros(3171 instances: 336 mslices 2513 lslices)
PHY-3001 : Huge net u_uifdma_axi_ddr/u_ddr_phy/pll_locked with 1084 pins
PHY-3001 : Huge net u_uifdma_axi_ddr/u_ddr_phy/u_alc_mc_top/bgr[0]$u_page_ctrl/rst with 1838 pins
PHY-3001 : Huge net u_uifdma_axi_ddr/u_ddr_phy/u_axi_bridge/axi_r_channel/rd_data_fifo/cnt_read[1] with 1031 pins
PHY-3001 : Huge net u_uifdma_axi_ddr/u_ddr_phy/u_axi_bridge/axi_r_channel/rd_data_fifo/cnt_read[0] with 1031 pins
PHY-3001 : Huge net u_uifdma_axi_ddr/u_ddr_phy/u_axi_bridge/axi_r_channel/rd_data_fifo/wr_en with 4103 pins
PHY-3001 : dsp, ram design utilization: [0.000000, 0.235294]
PHY-3001 : Target density is 60%
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
USR-1006 : Autogen constraints ...
TMR-2505 : Start building timing graph for model design_top_wrapper.
TMR-2506 : Timing graph: tpin num: 144903, tnet num: 39428, tinst num: 32555, tnode num: 189905, tedge num: 210618.
TMR-2508 : Levelizing timing graph completed, there are 75 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer" in  13.975716s wall, 11.234375s user + 0.546875s system = 11.781250s CPU (84.3%)

RUN-1004 : used memory is 2145 MB, reserved memory is 2226 MB, peak memory is 3055 MB
TMR-2504 : Update delay of 39428 nets completely.
TMR-2502 : Annotated delay with mode Synthesized.
TMR-3001 : Initiate 12 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 3067 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : tot_pins 350523 tot_hfn_pins 86976 perc. 24 tot_hhfn_pins 51409 perc. 14
PHY-3001 : End timing update;  17.266144s wall, 13.906250s user + 0.546875s system = 14.453125s CPU (83.7%)

PHY-3001 : Found 1121 cells with 2 region constraints.
PHY-0007 : Cell area utilization is 15%
PHY-3001 : placement step: 1.
PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 4.18846e+07
PHY-3001 : Clustering ...
PHY-3001 : Level 0 #clusters 32555.
PHY-3001 : Level 1 #clusters 11379.
PHY-3001 : Level 2 #clusters 8260.
PHY-3001 : End clustering;  0.155220s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (50.3%)

PHY-3001 : Run with size of 8
PHY-3001 : Target density is 60%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1): len = 5.11725e+06, overlap = 662.562
PHY-3002 : Step(2): len = 4.10959e+06, overlap = 854.594
PHY-3002 : Step(3): len = 3.44684e+06, overlap = 902.594
PHY-3002 : Step(4): len = 2.98255e+06, overlap = 990.906
PHY-3002 : Step(5): len = 2.69188e+06, overlap = 1021.62
PHY-3002 : Step(6): len = 2.45141e+06, overlap = 1045.06
PHY-3002 : Step(7): len = 2.30977e+06, overlap = 1056.53
PHY-3002 : Step(8): len = 2.18619e+06, overlap = 1016.28
PHY-3002 : Step(9): len = 2.09462e+06, overlap = 1040.44
PHY-3002 : Step(10): len = 2.02235e+06, overlap = 1057.28
PHY-3002 : Step(11): len = 1.94781e+06, overlap = 1027.38
PHY-3002 : Step(12): len = 1.88797e+06, overlap = 1029.22
PHY-3002 : Step(13): len = 1.81991e+06, overlap = 1074.72
PHY-3002 : Step(14): len = 1.76574e+06, overlap = 1113.09
PHY-3002 : Step(15): len = 1.71971e+06, overlap = 1127.22
PHY-3002 : Step(16): len = 1.67945e+06, overlap = 1187.5
PHY-3002 : Step(17): len = 1.63208e+06, overlap = 1196.66
PHY-3002 : Step(18): len = 1.59329e+06, overlap = 1167.25
PHY-3002 : Step(19): len = 1.5578e+06, overlap = 1188.72
PHY-3002 : Step(20): len = 1.52191e+06, overlap = 1203.38
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 3.08301e-07
PHY-3002 : Step(21): len = 1.53544e+06, overlap = 1175.62
PHY-3002 : Step(22): len = 1.67261e+06, overlap = 943.219
PHY-3002 : Step(23): len = 1.63723e+06, overlap = 902.344
PHY-3002 : Step(24): len = 1.54371e+06, overlap = 848.875
PHY-3002 : Step(25): len = 1.48584e+06, overlap = 835.562
PHY-3002 : Step(26): len = 1.42985e+06, overlap = 867.125
PHY-3002 : Step(27): len = 1.38895e+06, overlap = 892.406
PHY-3002 : Step(28): len = 1.35534e+06, overlap = 905.219
PHY-3002 : Step(29): len = 1.32537e+06, overlap = 923.344
PHY-3002 : Step(30): len = 1.28857e+06, overlap = 944.562
PHY-3002 : Step(31): len = 1.26564e+06, overlap = 985.531
PHY-3002 : Step(32): len = 1.24707e+06, overlap = 997
PHY-3002 : Step(33): len = 1.23286e+06, overlap = 1002.97
PHY-3002 : Step(34): len = 1.22249e+06, overlap = 1007.31
PHY-3002 : Step(35): len = 1.21784e+06, overlap = 1006.09
PHY-3002 : Step(36): len = 1.21121e+06, overlap = 997.531
PHY-3002 : Step(37): len = 1.19914e+06, overlap = 1016.88
PHY-3002 : Step(38): len = 1.18471e+06, overlap = 1039.38
PHY-3002 : Step(39): len = 1.17234e+06, overlap = 1011.88
PHY-3002 : Step(40): len = 1.16478e+06, overlap = 963
PHY-3002 : Step(41): len = 1.1591e+06, overlap = 910.5
PHY-3002 : Step(42): len = 1.15364e+06, overlap = 894.688
PHY-3002 : Step(43): len = 1.1515e+06, overlap = 872.594
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 6.16602e-07
PHY-3002 : Step(44): len = 1.16792e+06, overlap = 847.75
PHY-3002 : Step(45): len = 1.21346e+06, overlap = 810.125
PHY-3002 : Step(46): len = 1.23834e+06, overlap = 811.719
PHY-3002 : Step(47): len = 1.24094e+06, overlap = 775.188
PHY-3002 : Step(48): len = 1.23758e+06, overlap = 766.875
PHY-3002 : Step(49): len = 1.23091e+06, overlap = 783.688
PHY-3002 : Step(50): len = 1.22555e+06, overlap = 791.562
PHY-3002 : Step(51): len = 1.22495e+06, overlap = 789.875
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 1.2332e-06
PHY-3002 : Step(52): len = 1.24902e+06, overlap = 776
PHY-3002 : Step(53): len = 1.29122e+06, overlap = 792.688
PHY-3002 : Step(54): len = 1.3064e+06, overlap = 795.156
PHY-3002 : Step(55): len = 1.31023e+06, overlap = 780.312
PHY-3002 : Step(56): len = 1.30914e+06, overlap = 759.656
PHY-3002 : Step(57): len = 1.30488e+06, overlap = 742.406
PHY-3002 : Step(58): len = 1.30379e+06, overlap = 726.219
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 2.46641e-06
PHY-3002 : Step(59): len = 1.3377e+06, overlap = 679.312
PHY-3002 : Step(60): len = 1.41244e+06, overlap = 608.969
PHY-3002 : Step(61): len = 1.45638e+06, overlap = 487.969
PHY-3002 : Step(62): len = 1.46767e+06, overlap = 485.688
PHY-3002 : Step(63): len = 1.47555e+06, overlap = 472.812
PHY-3002 : Step(64): len = 1.48162e+06, overlap = 494
PHY-3002 : Step(65): len = 1.47945e+06, overlap = 499.406
PHY-3002 : Step(66): len = 1.472e+06, overlap = 527.688
PHY-3002 : Step(67): len = 1.47199e+06, overlap = 516.156
PHY-3002 : Step(68): len = 1.46748e+06, overlap = 524.406
PHY-3002 : Step(69): len = 1.46275e+06, overlap = 525.938
PHY-3002 : Step(70): len = 1.45849e+06, overlap = 522.875
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 4.93281e-06
PHY-3002 : Step(71): len = 1.49635e+06, overlap = 523.406
PHY-3002 : Step(72): len = 1.52319e+06, overlap = 525.469
PHY-3002 : Step(73): len = 1.53945e+06, overlap = 494.812
PHY-3002 : Step(74): len = 1.5336e+06, overlap = 466.031
PHY-3002 : Step(75): len = 1.53292e+06, overlap = 468.062
PHY-3002 : Step(76): len = 1.533e+06, overlap = 473.938
PHY-3002 : Step(77): len = 1.53157e+06, overlap = 498.906
PHY-3002 : Step(78): len = 1.53093e+06, overlap = 496.25
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 9.86563e-06
PHY-3002 : Step(79): len = 1.59791e+06, overlap = 391.281
PHY-3002 : Step(80): len = 1.64898e+06, overlap = 383.781
PHY-3002 : Step(81): len = 1.69132e+06, overlap = 365.281
PHY-3002 : Step(82): len = 1.67562e+06, overlap = 387.031
PHY-3002 : Step(83): len = 1.66052e+06, overlap = 356.25
PHY-3002 : Step(84): len = 1.65694e+06, overlap = 340.469
PHY-3002 : Step(85): len = 1.661e+06, overlap = 332.062
PHY-3002 : Step(86): len = 1.65205e+06, overlap = 333.906
PHY-3002 : Step(87): len = 1.65096e+06, overlap = 340.562
PHY-3002 : Step(88): len = 1.64571e+06, overlap = 356.344
PHY-3002 : Step(89): len = 1.64886e+06, overlap = 369.719
PHY-3002 : Step(90): len = 1.65037e+06, overlap = 381.25
PHY-3002 : Step(91): len = 1.6556e+06, overlap = 379.375
PHY-3002 : Step(92): len = 1.65415e+06, overlap = 371.656
PHY-3002 : Step(93): len = 1.65684e+06, overlap = 345.75
PHY-3002 : Step(94): len = 1.65754e+06, overlap = 320.25
PHY-3002 : Step(95): len = 1.65744e+06, overlap = 344.75
PHY-3002 : Step(96): len = 1.66245e+06, overlap = 371.219
PHY-3002 : Step(97): len = 1.66363e+06, overlap = 379.562
PHY-3002 : Step(98): len = 1.67032e+06, overlap = 382.438
PHY-3002 : Step(99): len = 1.65974e+06, overlap = 389.688
PHY-3002 : Step(100): len = 1.64861e+06, overlap = 415.781
PHY-3002 : Step(101): len = 1.64107e+06, overlap = 415.656
PHY-3002 : Step(102): len = 1.64118e+06, overlap = 418.188
PHY-3002 : Step(103): len = 1.63675e+06, overlap = 392.469
PHY-3002 : Step(104): len = 1.63046e+06, overlap = 392.312
PHY-3002 : Step(105): len = 1.62787e+06, overlap = 390.938
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 1.97313e-05
PHY-3002 : Step(106): len = 1.65241e+06, overlap = 366
PHY-3002 : Step(107): len = 1.66545e+06, overlap = 373.25
PHY-3002 : Step(108): len = 1.6683e+06, overlap = 378.5
PHY-3002 : Step(109): len = 1.6679e+06, overlap = 387.156
PHY-3002 : Step(110): len = 1.66297e+06, overlap = 395.094
PHY-3002 : Step(111): len = 1.66239e+06, overlap = 395.312
PHY-3002 : Step(112): len = 1.66278e+06, overlap = 377.5
PHY-3001 : :::8::: Try harder cell spreading with beta_ = 3.94625e-05
PHY-3002 : Step(113): len = 1.68031e+06, overlap = 387.312
PHY-3002 : Step(114): len = 1.69238e+06, overlap = 404.094
PHY-3002 : Step(115): len = 1.69527e+06, overlap = 393.438
PHY-3002 : Step(116): len = 1.69504e+06, overlap = 391.469
PHY-3002 : Step(117): len = 1.69195e+06, overlap = 396.344
PHY-3002 : Step(118): len = 1.6919e+06, overlap = 407.75
PHY-3002 : Step(119): len = 1.69237e+06, overlap = 400.375
PHY-3002 : Step(120): len = 1.6955e+06, overlap = 408.25
PHY-3002 : Step(121): len = 1.69647e+06, overlap = 410.188
PHY-3002 : Step(122): len = 1.69771e+06, overlap = 414.344
PHY-3001 : :::9::: Try harder cell spreading with beta_ = 7.83107e-05
PHY-3002 : Step(123): len = 1.71185e+06, overlap = 401.906
PHY-3002 : Step(124): len = 1.72739e+06, overlap = 392.156
PHY-3002 : Step(125): len = 1.73395e+06, overlap = 387.594
PHY-3002 : Step(126): len = 1.73239e+06, overlap = 389.656
PHY-3002 : Step(127): len = 1.73231e+06, overlap = 386.219
PHY-3002 : Step(128): len = 1.74351e+06, overlap = 378.188
PHY-3002 : Step(129): len = 1.75244e+06, overlap = 377.312
PHY-3002 : Step(130): len = 1.74998e+06, overlap = 351.344
PHY-3002 : Step(131): len = 1.75024e+06, overlap = 351.5
PHY-3002 : Step(132): len = 1.75185e+06, overlap = 352.906
PHY-3002 : Step(133): len = 1.75244e+06, overlap = 368.625
PHY-3001 : :::10::: Try harder cell spreading with beta_ = 0.000153294
PHY-3002 : Step(134): len = 1.76244e+06, overlap = 379.344
PHY-3002 : Step(135): len = 1.76816e+06, overlap = 368.781
PHY-3002 : Step(136): len = 1.76622e+06, overlap = 369.281
PHY-3002 : Step(137): len = 1.76506e+06, overlap = 357.594
PHY-3002 : Step(138): len = 1.76518e+06, overlap = 362.031
PHY-3001 : :::11::: Try harder cell spreading with beta_ = 0.000291154
PHY-3002 : Step(139): len = 1.76949e+06, overlap = 369.562
PHY-3002 : Step(140): len = 1.77296e+06, overlap = 358.531
PHY-3002 : Step(141): len = 1.7749e+06, overlap = 338.75
PHY-3002 : Step(142): len = 1.7761e+06, overlap = 341.156
PHY-3001 : :::12::: Try harder cell spreading with beta_ = 0.000482989
PHY-3002 : Step(143): len = 1.77914e+06, overlap = 350.375
PHY-3002 : Step(144): len = 1.7801e+06, overlap = 352.281
PHY-3001 : Run with size of 4
PHY-3001 : Target density is 60%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 4.97719e-06
PHY-3002 : Step(145): len = 1.89767e+06, overlap = 623.531
PHY-3002 : Step(146): len = 1.91913e+06, overlap = 499.156
PHY-3002 : Step(147): len = 1.87673e+06, overlap = 416.188
PHY-3002 : Step(148): len = 1.81415e+06, overlap = 472
PHY-3002 : Step(149): len = 1.76857e+06, overlap = 445.062
PHY-3002 : Step(150): len = 1.73977e+06, overlap = 442.438
PHY-3002 : Step(151): len = 1.7147e+06, overlap = 437.062
PHY-3002 : Step(152): len = 1.70208e+06, overlap = 413.438
PHY-3002 : Step(153): len = 1.68887e+06, overlap = 426.312
PHY-3002 : Step(154): len = 1.67373e+06, overlap = 412.969
PHY-3002 : Step(155): len = 1.66469e+06, overlap = 407.719
PHY-3002 : Step(156): len = 1.65132e+06, overlap = 414.594
PHY-3002 : Step(157): len = 1.64715e+06, overlap = 395.094
PHY-3002 : Step(158): len = 1.63117e+06, overlap = 403.438
PHY-3002 : Step(159): len = 1.62975e+06, overlap = 425.625
PHY-3002 : Step(160): len = 1.62189e+06, overlap = 424.438
PHY-3002 : Step(161): len = 1.6191e+06, overlap = 455.719
PHY-3002 : Step(162): len = 1.61349e+06, overlap = 458.344
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 9.95438e-06
PHY-3002 : Step(163): len = 1.63397e+06, overlap = 424.281
PHY-3002 : Step(164): len = 1.65814e+06, overlap = 408.5
PHY-3002 : Step(165): len = 1.67669e+06, overlap = 374.125
PHY-3002 : Step(166): len = 1.67832e+06, overlap = 372.406
PHY-3002 : Step(167): len = 1.6717e+06, overlap = 371.062
PHY-3002 : Step(168): len = 1.66364e+06, overlap = 382.094
PHY-3002 : Step(169): len = 1.65449e+06, overlap = 398.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.92661e-05
PHY-3002 : Step(170): len = 1.68662e+06, overlap = 378.562
PHY-3002 : Step(171): len = 1.71064e+06, overlap = 364.531
PHY-3002 : Step(172): len = 1.72401e+06, overlap = 335.312
PHY-3002 : Step(173): len = 1.72561e+06, overlap = 321.562
PHY-3002 : Step(174): len = 1.71786e+06, overlap = 317.188
PHY-3002 : Step(175): len = 1.71456e+06, overlap = 315.781
PHY-3002 : Step(176): len = 1.71321e+06, overlap = 310.812
PHY-3002 : Step(177): len = 1.71658e+06, overlap = 304.156
PHY-3002 : Step(178): len = 1.71565e+06, overlap = 308.25
PHY-3002 : Step(179): len = 1.71735e+06, overlap = 309.094
PHY-3002 : Step(180): len = 1.71948e+06, overlap = 316.281
PHY-3002 : Step(181): len = 1.72267e+06, overlap = 321.688
PHY-3002 : Step(182): len = 1.72113e+06, overlap = 316.281
PHY-3002 : Step(183): len = 1.71761e+06, overlap = 319.062
PHY-3002 : Step(184): len = 1.71638e+06, overlap = 314.094
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 3.85322e-05
PHY-3002 : Step(185): len = 1.74684e+06, overlap = 302.469
PHY-3002 : Step(186): len = 1.76772e+06, overlap = 295.5
PHY-3002 : Step(187): len = 1.76488e+06, overlap = 283.094
PHY-3002 : Step(188): len = 1.76321e+06, overlap = 281.594
PHY-3002 : Step(189): len = 1.75907e+06, overlap = 271.531
PHY-3002 : Step(190): len = 1.75999e+06, overlap = 266.625
PHY-3002 : Step(191): len = 1.75912e+06, overlap = 254.156
PHY-3002 : Step(192): len = 1.7614e+06, overlap = 258.406
PHY-3002 : Step(193): len = 1.76069e+06, overlap = 253.688
PHY-3002 : Step(194): len = 1.75957e+06, overlap = 247
PHY-3002 : Step(195): len = 1.75934e+06, overlap = 255.25
PHY-3002 : Step(196): len = 1.75753e+06, overlap = 259.188
PHY-3002 : Step(197): len = 1.75763e+06, overlap = 261.938
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 7.2153e-05
PHY-3002 : Step(198): len = 1.76725e+06, overlap = 258.812
PHY-3002 : Step(199): len = 1.78066e+06, overlap = 258.344
PHY-3002 : Step(200): len = 1.78631e+06, overlap = 263.656
PHY-3002 : Step(201): len = 1.78221e+06, overlap = 258.625
PHY-3002 : Step(202): len = 1.78007e+06, overlap = 260.719
PHY-3002 : Step(203): len = 1.77843e+06, overlap = 266.25
PHY-3002 : Step(204): len = 1.78074e+06, overlap = 266.5
PHY-3002 : Step(205): len = 1.78218e+06, overlap = 265
PHY-3002 : Step(206): len = 1.78124e+06, overlap = 258.625
PHY-3002 : Step(207): len = 1.78163e+06, overlap = 261.906
PHY-3002 : Step(208): len = 1.78141e+06, overlap = 269.344
PHY-3002 : Step(209): len = 1.77966e+06, overlap = 271.688
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.000133841
PHY-3002 : Step(210): len = 1.78707e+06, overlap = 269.156
PHY-3002 : Step(211): len = 1.7934e+06, overlap = 271.969
PHY-3002 : Step(212): len = 1.79831e+06, overlap = 268.719
PHY-3002 : Step(213): len = 1.80026e+06, overlap = 268.875
PHY-3002 : Step(214): len = 1.80125e+06, overlap = 271.188
PHY-3002 : Step(215): len = 1.80142e+06, overlap = 270.688
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.000235442
PHY-3002 : Step(216): len = 1.80427e+06, overlap = 270.844
PHY-3002 : Step(217): len = 1.80884e+06, overlap = 270.375
PHY-3002 : Step(218): len = 1.81468e+06, overlap = 263
PHY-3002 : Step(219): len = 1.81786e+06, overlap = 257.812
PHY-3002 : Step(220): len = 1.82033e+06, overlap = 258.594
PHY-3002 : Step(221): len = 1.8216e+06, overlap = 252.719
PHY-3002 : Step(222): len = 1.82273e+06, overlap = 248.75
PHY-3002 : Step(223): len = 1.82282e+06, overlap = 247.25
PHY-3001 : End global placement;  6.470789s wall, 7.578125s user + 0.125000s system = 7.703125s CPU (119.0%)

PHY-3001 : Before Legalized: Len = 1.83919e+06
PHY-3001 : Legalization ...
RUN-1001 : The dsp, ram overlap_ratio is 0.000000, 0.437500
PHY-3001 : The tot_disp. : 241.19, max_disp. : 22.99 for 64 insts including 64 unbounded insts and 0 hard bounded insts in this model.
PHY-3001 : End legalization;  0.015656s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : After Legalized: Len = 1.89868e+06, Over = 127.781
PHY-3001 : placement step: 2.
PHY-3001 : Found 1121 cells with 2 region constraints.
PHY-3001 : Run with size of 3
PHY-3001 : Target density is 60%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
RUN-1001 : Building simple global routing graph ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 0/12603.
PHY-1001 : Global iterations in 32 thread ...
PHY-1002 : len = 2.03494e+06, over cnt = 2414(1%), over = 14809, worst = 136
PHY-1001 : End global iterations;  0.685512s wall, 0.546875s user + 0.000000s system = 0.546875s CPU (79.8%)

PHY-1001 : Congestion index: top1 = 120.31, top5 = 63.55, top10 = 43.91, top15 = 33.07.
PHY-3001 : End congestion estimation;  2.021790s wall, 1.609375s user + 0.031250s system = 1.640625s CPU (81.1%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in Manhattan mode ...
TMR-2504 : Update delay of 39428 nets completely.
TMR-2502 : Annotated delay with mode Placed.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  3.049420s wall, 2.703125s user + 0.000000s system = 2.703125s CPU (88.6%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 8.07689e-06
PHY-3002 : Step(224): len = 1.97808e+06, overlap = 336.062
PHY-3002 : Step(225): len = 2.02573e+06, overlap = 325.375
PHY-3002 : Step(226): len = 1.90127e+06, overlap = 315.344
PHY-3002 : Step(227): len = 1.88823e+06, overlap = 311.844
PHY-3002 : Step(228): len = 1.85689e+06, overlap = 307.344
PHY-3002 : Step(229): len = 1.85494e+06, overlap = 310.188
PHY-3002 : Step(230): len = 1.85391e+06, overlap = 306.812
PHY-3002 : Step(231): len = 1.84943e+06, overlap = 299.531
PHY-3002 : Step(232): len = 1.84928e+06, overlap = 301.125
PHY-3002 : Step(233): len = 1.84906e+06, overlap = 294.469
PHY-3002 : Step(234): len = 1.84131e+06, overlap = 289.469
PHY-3002 : Step(235): len = 1.8396e+06, overlap = 287.688
PHY-3002 : Step(236): len = 1.83745e+06, overlap = 283.906
PHY-3002 : Step(237): len = 1.82753e+06, overlap = 278.594
PHY-3002 : Step(238): len = 1.82678e+06, overlap = 275.375
PHY-3002 : Step(239): len = 1.82308e+06, overlap = 271.594
PHY-3002 : Step(240): len = 1.82455e+06, overlap = 266.906
PHY-3002 : Step(241): len = 1.81901e+06, overlap = 261.406
PHY-3002 : Step(242): len = 1.81824e+06, overlap = 261.344
PHY-3002 : Step(243): len = 1.81481e+06, overlap = 260.625
PHY-3002 : Step(244): len = 1.81163e+06, overlap = 250.781
PHY-3002 : Step(245): len = 1.8141e+06, overlap = 250.375
PHY-3002 : Step(246): len = 1.81436e+06, overlap = 252.625
PHY-3002 : Step(247): len = 1.81243e+06, overlap = 249.438
PHY-3002 : Step(248): len = 1.81104e+06, overlap = 248.406
PHY-3002 : Step(249): len = 1.80806e+06, overlap = 241.188
PHY-3002 : Step(250): len = 1.80648e+06, overlap = 234.031
PHY-3002 : Step(251): len = 1.80735e+06, overlap = 231.781
PHY-3002 : Step(252): len = 1.80798e+06, overlap = 227.5
PHY-3002 : Step(253): len = 1.80757e+06, overlap = 220.062
PHY-3002 : Step(254): len = 1.8087e+06, overlap = 218.625
PHY-3002 : Step(255): len = 1.80865e+06, overlap = 211.094
PHY-3002 : Step(256): len = 1.81022e+06, overlap = 208.156
PHY-3002 : Step(257): len = 1.80919e+06, overlap = 204.594
PHY-3002 : Step(258): len = 1.80895e+06, overlap = 203.031
PHY-3002 : Step(259): len = 1.80598e+06, overlap = 205.312
PHY-3002 : Step(260): len = 1.80585e+06, overlap = 206.906
PHY-3002 : Step(261): len = 1.80107e+06, overlap = 210.719
PHY-3002 : Step(262): len = 1.80092e+06, overlap = 210.656
PHY-3002 : Step(263): len = 1.79975e+06, overlap = 215.375
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.61538e-05
PHY-3002 : Step(264): len = 1.80465e+06, overlap = 214.156
PHY-3002 : Step(265): len = 1.80465e+06, overlap = 214.156
PHY-3002 : Step(266): len = 1.81011e+06, overlap = 211.219
PHY-3002 : Step(267): len = 1.81011e+06, overlap = 211.219
PHY-3002 : Step(268): len = 1.81134e+06, overlap = 211.938
PHY-3002 : Step(269): len = 1.81134e+06, overlap = 211.938
PHY-3002 : Step(270): len = 1.8149e+06, overlap = 209.562
PHY-3002 : Step(271): len = 1.8149e+06, overlap = 209.562
PHY-3002 : Step(272): len = 1.8144e+06, overlap = 211
PHY-3002 : Step(273): len = 1.8144e+06, overlap = 211
PHY-3002 : Step(274): len = 1.81564e+06, overlap = 210.438
PHY-3002 : Step(275): len = 1.81564e+06, overlap = 210.438
PHY-3002 : Step(276): len = 1.81564e+06, overlap = 210.094
PHY-3002 : Step(277): len = 1.81564e+06, overlap = 210.094
PHY-3002 : Step(278): len = 1.81563e+06, overlap = 208.938
PHY-3002 : Step(279): len = 1.81563e+06, overlap = 208.938
PHY-3002 : Step(280): len = 1.81588e+06, overlap = 207.031
PHY-3002 : Step(281): len = 1.81588e+06, overlap = 207.031
PHY-3002 : Step(282): len = 1.81598e+06, overlap = 206.906
PHY-3002 : Step(283): len = 1.81598e+06, overlap = 206.906
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 2.95868e-05
PHY-3002 : Step(284): len = 1.84741e+06, overlap = 203.219
PHY-3002 : Step(285): len = 1.8548e+06, overlap = 201.656
PHY-3002 : Step(286): len = 1.89544e+06, overlap = 187.469
PHY-3002 : Step(287): len = 1.91007e+06, overlap = 178.688
PHY-3002 : Step(288): len = 1.92317e+06, overlap = 171.406
PHY-3002 : Step(289): len = 1.93135e+06, overlap = 165.094
PHY-3002 : Step(290): len = 1.90064e+06, overlap = 165.656
PHY-3002 : Step(291): len = 1.89637e+06, overlap = 165.594
PHY-3002 : Step(292): len = 1.87723e+06, overlap = 168.938
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 5.91736e-05
PHY-3002 : Step(293): len = 1.88279e+06, overlap = 163.469
PHY-3002 : Step(294): len = 1.88546e+06, overlap = 160.438
PHY-3002 : Step(295): len = 1.91463e+06, overlap = 157.625
PHY-3002 : Step(296): len = 1.93868e+06, overlap = 153.062
PHY-3002 : Step(297): len = 1.96052e+06, overlap = 153.906
PHY-3002 : Step(298): len = 1.96714e+06, overlap = 151.375
PHY-3002 : Step(299): len = 1.93935e+06, overlap = 156.219
PHY-3002 : Step(300): len = 1.93521e+06, overlap = 154.562
PHY-3002 : Step(301): len = 1.91169e+06, overlap = 147.406
PHY-3002 : Step(302): len = 1.91126e+06, overlap = 143.375
PHY-3002 : Step(303): len = 1.91335e+06, overlap = 141.031
PHY-3002 : Step(304): len = 1.90967e+06, overlap = 142.219
PHY-3002 : Step(305): len = 1.91105e+06, overlap = 141.969
PHY-3002 : Step(306): len = 1.91148e+06, overlap = 142.281
PHY-3001 : End global placement;  8.087989s wall, 27.453125s user + 0.171875s system = 27.625000s CPU (341.6%)

OPT-1001 : Total overflow 579.69 peak overflow 6.41
PHY-3001 : Spreading for sector grids.
PHY-3001 : Iter: 1, total overflow: 0
PHY-3001 : tot_capacity: 24, usage_cnt: 5, movable_cnt: 22
PHY-3001 : End spreading;  0.246862s wall, 0.359375s user + 0.000000s system = 0.359375s CPU (145.6%)

OPT-1001 : Start physical optimization ...
RUN-1002 : start command "start_timer"
USR-1006 : Autogen constraints ...
TMR-2505 : Start building timing graph for model design_top_wrapper.
TMR-2506 : Timing graph: tpin num: 144903, tnet num: 39428, tinst num: 32555, tnode num: 189905, tedge num: 210618.
TMR-2508 : Levelizing timing graph completed, there are 75 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer" in  14.481547s wall, 12.031250s user + 0.421875s system = 12.453125s CPU (86.0%)

RUN-1004 : used memory is 2286 MB, reserved memory is 2379 MB, peak memory is 3208 MB
OPT-1001 : Total overflow 579.69 peak overflow 6.41
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in Manhattan mode
TMR-2504 : Update delay of 39428 nets completely.
TMR-2502 : Annotated delay with mode Placed.
TMR-3001 : Initiate 12 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 3067 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  3.043582s wall, 2.812500s user + 0.000000s system = 2.812500s CPU (92.4%)

OPT-1001 : Start: WNS -756 TNS -26908 NUM_FEPS 287
OPT-1001 : Total overflow 579.69 peak overflow 6.41
OPT-1001 : 43 high-fanout net processed.
PHY-3001 : Start incremental placement ...
PHY-1001 : Populate physical database on model design_top_wrapper.
PHY-3001 : Initial placement ...
PHY-3001 : eco pad cells: 11 has valid locations, 0 needs to be replaced
PHY-1001 : Processing 8 clock pins of DDR instance u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes, location = x81y40z0.
PHY-1001 :   Placed ioclk instance u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_ioclk3, location = x81y59z1.
PHY-1001 :   Placed ioclk instance u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_ioclk2, location = x81y59z0.
PHY-1001 :   Placed ioclk instance u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_ioclk3, location = x81y59z1.
PHY-1001 :   Placed ioclk instance u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_ioclk2, location = x81y59z0.
PHY-1001 :   Placed ioclk instance u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_ioclk3, location = x81y59z1.
PHY-1001 :   Placed ioclk instance u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_ioclk2, location = x81y59z0.
PHY-1001 :   Placed ioclk instance u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_ioclk3, location = x81y59z1.
PHY-1001 :   Placed ioclk instance u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_ioclk2, location = x81y59z0.
PHY-1001 : Processing 8 clock pins of DDR instance u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes, location = x81y0z0.
PHY-1001 :   Placed ioclk instance u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_ioclk5, location = x81y19z1.
PHY-1001 :   Placed ioclk instance u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_ioclk4, location = x81y19z0.
PHY-1001 :   Placed ioclk instance u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_ioclk5, location = x81y19z1.
PHY-1001 :   Placed ioclk instance u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_ioclk4, location = x81y19z0.
PHY-1001 :   Placed ioclk instance u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_ioclk5, location = x81y19z1.
PHY-1001 :   Placed ioclk instance u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_ioclk4, location = x81y19z0.
PHY-1001 :   Placed ioclk instance u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_ioclk5, location = x81y19z1.
PHY-1001 :   Placed ioclk instance u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_ioclk4, location = x81y19z0.
PHY-1001 : eco gclk cells: 6 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 26265 has valid locations, 395 needs to be replaced
PHY-3001 : design contains 32907 instances, 8406 luts, 15019 seqs, 2849 slices, 419 macros(3171 instances: 336 mslices 2513 lslices)
PHY-3001 : Huge net u_uifdma_axi_ddr/u_ddr_phy/pll_locked with 1139 pins
PHY-3001 : Huge net u_uifdma_axi_ddr/u_ddr_phy/u_alc_mc_top/bgr[0]$u_page_ctrl/rst with 1863 pins
PHY-3001 : Huge net u_uifdma_axi_ddr/u_ddr_phy/u_axi_bridge/axi_r_channel/rd_data_fifo/wr_en with 4103 pins
PHY-3001 : dsp, ram design utilization: [0.000000, 0.235294]
PHY-3001 : Target density is 60%
PHY-3001 : Found 1121 cells with 2 region constraints.
PHY-3001 : Set Occupied for Eco: 0 slots, total 0
PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 1.94904e+06
PHY-3001 : Found 1121 cells with 2 region constraints.
PHY-3001 : Run with size of 3
PHY-3001 : Target density is 60%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 425/20360.
PHY-1001 : Global iterations in 32 thread ...
PHY-1002 : len = 2.14323e+06, over cnt = 2919(1%), over = 12978, worst = 59
PHY-1001 : End global iterations;  1.055684s wall, 1.046875s user + 0.000000s system = 1.046875s CPU (99.2%)

PHY-1001 : Congestion index: top1 = 83.28, top5 = 55.81, top10 = 43.43, top15 = 36.03.
PHY-3001 : End congestion estimation;  1.955390s wall, 1.828125s user + 0.000000s system = 1.828125s CPU (93.5%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in Manhattan mode ...
RUN-1002 : start command "start_timer"
USR-1006 : Autogen constraints ...
TMR-2505 : Start building timing graph for model design_top_wrapper.
TMR-2506 : Timing graph: tpin num: 146277, tnet num: 39780, tinst num: 32907, tnode num: 192122, tedge num: 212662.
TMR-2508 : Levelizing timing graph completed, there are 75 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer" in  15.298626s wall, 12.656250s user + 0.406250s system = 13.062500s CPU (85.4%)

RUN-1004 : used memory is 2787 MB, reserved memory is 2970 MB, peak memory is 3301 MB
TMR-2504 : Update delay of 39780 nets completely.
TMR-2502 : Annotated delay with mode Placed.
TMR-3001 : Initiate 12 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 3067 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  18.353112s wall, 15.562500s user + 0.437500s system = 16.000000s CPU (87.2%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 5.50947e-06
PHY-3002 : Step(307): len = 1.91153e+06, overlap = 153.938
PHY-3002 : Step(308): len = 1.90887e+06, overlap = 154.469
PHY-3002 : Step(309): len = 1.89891e+06, overlap = 162.938
PHY-3002 : Step(310): len = 1.89983e+06, overlap = 165.031
PHY-3002 : Step(311): len = 1.88349e+06, overlap = 172.219
PHY-3002 : Step(312): len = 1.87914e+06, overlap = 175.656
PHY-3002 : Step(313): len = 1.85789e+06, overlap = 183.562
PHY-3002 : Step(314): len = 1.85405e+06, overlap = 187.969
PHY-3002 : Step(315): len = 1.84949e+06, overlap = 195.219
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.10189e-05
PHY-3002 : Step(316): len = 1.84472e+06, overlap = 192.562
PHY-3002 : Step(317): len = 1.84472e+06, overlap = 192.562
PHY-3002 : Step(318): len = 1.84295e+06, overlap = 192.469
PHY-3002 : Step(319): len = 1.84295e+06, overlap = 192.469
PHY-3002 : Step(320): len = 1.84299e+06, overlap = 189.219
PHY-3002 : Step(321): len = 1.84299e+06, overlap = 189.219
PHY-3002 : Step(322): len = 1.84269e+06, overlap = 188.969
PHY-3002 : Step(323): len = 1.84269e+06, overlap = 188.969
PHY-3002 : Step(324): len = 1.84263e+06, overlap = 189.344
PHY-3002 : Step(325): len = 1.84263e+06, overlap = 189.344
PHY-3002 : Step(326): len = 1.84242e+06, overlap = 189.562
PHY-3002 : Step(327): len = 1.8425e+06, overlap = 189.375
PHY-3002 : Step(328): len = 1.8425e+06, overlap = 189.375
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 2.20379e-05
PHY-3002 : Step(329): len = 1.85993e+06, overlap = 185.531
PHY-3002 : Step(330): len = 1.85993e+06, overlap = 185.531
PHY-3002 : Step(331): len = 1.85998e+06, overlap = 183.156
PHY-3002 : Step(332): len = 1.86012e+06, overlap = 182.469
PHY-3002 : Step(333): len = 1.86012e+06, overlap = 182.469
PHY-3001 : End global placement;  2.864967s wall, 9.046875s user + 0.078125s system = 9.125000s CPU (318.5%)

OPT-1001 : Total overflow 626.88 peak overflow 8.88
PHY-3001 : Spreading for sector grids.
PHY-3001 : Iter: 1, total overflow: 0
PHY-3001 : tot_capacity: 24, usage_cnt: 5, movable_cnt: 22
PHY-3001 : End spreading;  0.233671s wall, 0.359375s user + 0.015625s system = 0.375000s CPU (160.5%)

PHY-3001 : Final: Len = 1.86012e+06, Over = 182.469
PHY-3001 : End incremental placement;  24.238425s wall, 27.468750s user + 0.593750s system = 28.062500s CPU (115.8%)

OPT-1001 : Total overflow 626.88 peak overflow 8.88
RUN-1001 : HFN opt statistic
RUN-1001 : ------------------------------------------------------
RUN-1001 :   DriverCell type  |  HFN count  |  Duplicated count  
RUN-1001 : ------------------------------------------------------
RUN-1001 :         REG        |     28      |        290         
RUN-1001 :        LUT6        |      1      |         3          
RUN-1001 :        LUT5        |      0      |         0          
RUN-1001 :        LUT4        |      1      |         5          
RUN-1001 :        LUT3        |      6      |         33         
RUN-1001 :        LUT2        |      7      |         21         
RUN-1001 :        TOTAL       |     43      |        352         
RUN-1001 : ------------------------------------------------------
OPT-1001 : End high-fanout net optimization;  27.973063s wall, 30.984375s user + 0.593750s system = 31.578125s CPU (112.9%)

OPT-1001 : Update timing in Manhattan mode
TMR-2504 : Update delay of 39780 nets completely.
TMR-2502 : Annotated delay with mode Placed.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  3.011647s wall, 2.875000s user + 0.000000s system = 2.875000s CPU (95.5%)

OPT-1001 : Current memory(MB): used = 2828, reserved = 3016, peak = 3301.
OPT-1001 : Start global optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 3270/19893.
PHY-1001 : Global iterations in 32 thread ...
PHY-1002 : len = 2.12275e+06, over cnt = 2525(1%), over = 6927, worst = 32
PHY-1002 : len = 2.18755e+06, over cnt = 2082(0%), over = 4380, worst = 32
PHY-1002 : len = 2.25531e+06, over cnt = 871(0%), over = 1671, worst = 13
PHY-1002 : len = 2.28667e+06, over cnt = 268(0%), over = 554, worst = 13
PHY-1002 : len = 2.29312e+06, over cnt = 184(0%), over = 375, worst = 13
PHY-1001 : End global iterations;  3.026020s wall, 3.171875s user + 0.015625s system = 3.187500s CPU (105.3%)

PHY-1001 : Congestion index: top1 = 79.41, top5 = 54.91, top10 = 43.69, top15 = 36.61.
OPT-1001 : End congestion update;  4.004184s wall, 4.046875s user + 0.015625s system = 4.062500s CPU (101.5%)

OPT-0007 : Start: WNS -663 TNS -23248 NUM_FEPS 287
OPT-0007 : Iter 1: improved WNS -571 TNS -22739 NUM_FEPS 287 with 19 cells processed and 1539 slack improved
OPT-0007 : Iter 2: improved WNS -571 TNS -22739 NUM_FEPS 287 with 7 cells processed and 288 slack improved
OPT-0007 : Iter 3: improved WNS -571 TNS -22739 NUM_FEPS 287 with 2 cells processed and 114 slack improved
OPT-1001 : Overall commit ratio 0.29
OPT-1001 : End global optimization;  4.171629s wall, 4.156250s user + 0.015625s system = 4.171875s CPU (100.0%)

OPT-1001 : Current memory(MB): used = 2828, reserved = 3017, peak = 3301.
OPT-1001 : Start remap optimization ...
OPT-0007 : Start: WNS -571 TNS -22739 NUM_FEPS 287
OPT-1001 : RemapOpt: identify 0 lut pair candidates and remap 0 pairs successfully
OPT-1001 : End remap optimization;  0.142420s wall, 0.125000s user + 0.000000s system = 0.125000s CPU (87.8%)

OPT-0007 : End flow prepack: WNS -571 TNS -22739 NUM_FEPS 287
OPT-1001 : End physical optimization;  51.253642s wall, 51.515625s user + 1.062500s system = 52.578125s CPU (102.6%)

PHY-3001 : Start packing ...
TMR-2504 : Update delay of 39780 nets completely.
TMR-2502 : Annotated delay with mode Placed.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
SYN-4011 : Packing model "design_top_wrapper" (AL_USER_NORMAL) with 22709/34869 primitive instances ...
SYN-1032 : 38458/4400 useful/useless nets, 21519/0 useful/useless insts
PHY-3001 : End packing;  5.797372s wall, 5.203125s user + 0.000000s system = 5.203125s CPU (89.7%)

PHY-1001 : Populate physical database on model design_top_wrapper.
RUN-1001 : There are total 18845 instances
RUN-1001 : 336 mslices, 11872 lslices, 60 pads(hr:11 hp:49), 64 brams, 0 dsps
RUN-1001 : There are total 35824 nets
RUN-6004 WARNING: There are 42 nets with only 1 pin.
RUN-1001 : 24746 nets have 2 pins
RUN-1001 : 8397 nets have [3 - 5] pins
RUN-1001 : 1643 nets have [6 - 10] pins
RUN-1001 : 516 nets have [11 - 20] pins
RUN-1001 : 469 nets have [21 - 99] pins
RUN-1001 : 11 nets have 100+ pins
RUN-1002 : start command "start_timer"
USR-1006 : Autogen constraints ...
TMR-2505 : Start building timing graph for model design_top_wrapper.
TMR-2506 : Timing graph: tpin num: 124335, tnet num: 35420, tinst num: 18841, tnode num: 161213, tedge num: 190069.
TMR-2508 : Levelizing timing graph completed, there are 73 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer" in  18.174491s wall, 16.187500s user + 0.171875s system = 16.359375s CPU (90.0%)

RUN-1004 : used memory is 3011 MB, reserved memory is 3160 MB, peak memory is 3304 MB
TMR-3001 : Initiate 12 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 3067 constraints in total.
TMR-3003 : Constraints initiated successfully.
PHY-3001 : design contains 18841 instances, 12208 slices, 419 macros(3171 instances: 336 mslices 2513 lslices)
PHY-3001 : Huge net u_uifdma_axi_ddr/u_ddr_phy/u_alc_mc_top/bgr[0]$u_page_ctrl/rst with 1136 pins
PHY-3001 : Huge net u_uifdma_axi_ddr/u_ddr_phy/u_axi_bridge/axi_r_channel/rd_data_fifo/wr_en with 2092 pins
PHY-3001 : dsp, ram design utilization: [0.000000, 0.000000]
PHY-3001 : Target density is 60%
PHY-3001 : Found 571 cells with 2 region constraints.
PHY-3001 : Target density is 60%
PHY-3001 : Cell area utilization is 23%
PHY-3001 : After packing: Len = 1.96297e+06, Over = 286
PHY-3001 : Found 571 cells with 2 region constraints.
PHY-3001 : Run with size of 3
PHY-3001 : Target density is 60%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 11033/17917.
PHY-1001 : Global iterations in 32 thread ...
PHY-1002 : len = 2.32923e+06, over cnt = 1417(0%), over = 2658, worst = 13
PHY-1002 : len = 2.34949e+06, over cnt = 987(0%), over = 1451, worst = 9
PHY-1002 : len = 2.36707e+06, over cnt = 471(0%), over = 652, worst = 9
PHY-1002 : len = 2.37746e+06, over cnt = 187(0%), over = 249, worst = 5
PHY-1002 : len = 2.38157e+06, over cnt = 75(0%), over = 100, worst = 3
PHY-1001 : End global iterations;  2.083085s wall, 1.890625s user + 0.031250s system = 1.921875s CPU (92.3%)

PHY-1001 : Congestion index: top1 = 79.29, top5 = 54.64, top10 = 43.50, top15 = 36.51.
PHY-3001 : End congestion estimation;  3.028735s wall, 2.781250s user + 0.031250s system = 2.812500s CPU (92.9%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in Manhattan mode ...
RUN-1002 : start command "start_timer"
USR-1006 : Autogen constraints ...
TMR-2505 : Start building timing graph for model design_top_wrapper.
TMR-2506 : Timing graph: tpin num: 124335, tnet num: 35420, tinst num: 18841, tnode num: 161213, tedge num: 190069.
TMR-2508 : Levelizing timing graph completed, there are 73 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer" in  17.724928s wall, 15.921875s user + 0.078125s system = 16.000000s CPU (90.3%)

RUN-1004 : used memory is 3119 MB, reserved memory is 3263 MB, peak memory is 3370 MB
TMR-2504 : Update delay of 35420 nets completely.
TMR-2502 : Annotated delay with mode Placed.
TMR-3001 : Initiate 12 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 3067 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  20.614980s wall, 18.484375s user + 0.078125s system = 18.562500s CPU (90.0%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 3.08148e-06
PHY-3002 : Step(334): len = 1.91276e+06, overlap = 280.75
PHY-3002 : Step(335): len = 1.90531e+06, overlap = 279.5
PHY-3002 : Step(336): len = 1.8889e+06, overlap = 281.625
PHY-3002 : Step(337): len = 1.88384e+06, overlap = 281.25
PHY-3002 : Step(338): len = 1.87736e+06, overlap = 283.125
PHY-3002 : Step(339): len = 1.86979e+06, overlap = 288.125
PHY-3002 : Step(340): len = 1.86814e+06, overlap = 284.875
PHY-3002 : Step(341): len = 1.86476e+06, overlap = 284.5
PHY-3002 : Step(342): len = 1.86243e+06, overlap = 286.25
PHY-3002 : Step(343): len = 1.85993e+06, overlap = 287.75
PHY-3002 : Step(344): len = 1.85749e+06, overlap = 287.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 6.16297e-06
PHY-3002 : Step(345): len = 1.85939e+06, overlap = 283.875
PHY-3002 : Step(346): len = 1.85939e+06, overlap = 283.875
PHY-3002 : Step(347): len = 1.86037e+06, overlap = 280.125
PHY-3002 : Step(348): len = 1.86244e+06, overlap = 280.125
PHY-3002 : Step(349): len = 1.86244e+06, overlap = 280.125
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.01975e-05
PHY-3002 : Step(350): len = 1.87267e+06, overlap = 274.375
PHY-3002 : Step(351): len = 1.87267e+06, overlap = 274.375
PHY-3002 : Step(352): len = 1.87337e+06, overlap = 273.75
PHY-3002 : Step(353): len = 1.87474e+06, overlap = 271.5
PHY-3002 : Step(354): len = 1.87977e+06, overlap = 266.875
PHY-3002 : Step(355): len = 1.89717e+06, overlap = 260.25
PHY-3002 : Step(356): len = 1.90565e+06, overlap = 257.25
PHY-3002 : Step(357): len = 1.90606e+06, overlap = 259.125
PHY-3002 : Step(358): len = 1.90673e+06, overlap = 262.25
PHY-3002 : Step(359): len = 1.90617e+06, overlap = 258.5
PHY-3002 : Step(360): len = 1.90432e+06, overlap = 260
PHY-3002 : Step(361): len = 1.90422e+06, overlap = 258.875
PHY-3002 : Step(362): len = 1.90464e+06, overlap = 257.125
PHY-3002 : Step(363): len = 1.90507e+06, overlap = 259.75
PHY-3002 : Step(364): len = 1.90418e+06, overlap = 260.625
PHY-3002 : Step(365): len = 1.90163e+06, overlap = 260.25
PHY-3002 : Step(366): len = 1.90163e+06, overlap = 260.25
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 2.0395e-05
PHY-3002 : Step(367): len = 1.91271e+06, overlap = 257.25
PHY-3002 : Step(368): len = 1.91437e+06, overlap = 256.625
PHY-3002 : Step(369): len = 1.92366e+06, overlap = 247.75
PHY-3002 : Step(370): len = 1.92366e+06, overlap = 247.75
PHY-3002 : Step(371): len = 1.92042e+06, overlap = 248.25
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 3.42279e-05
PHY-3002 : Step(372): len = 1.93828e+06, overlap = 233.625
PHY-3002 : Step(373): len = 1.94546e+06, overlap = 226.75
PHY-3002 : Step(374): len = 1.94495e+06, overlap = 222.125
PHY-3002 : Step(375): len = 1.94815e+06, overlap = 222.125
PHY-3002 : Step(376): len = 1.95508e+06, overlap = 209.625
PHY-3002 : Step(377): len = 1.95982e+06, overlap = 205.75
PHY-3002 : Step(378): len = 1.96357e+06, overlap = 203.5
PHY-3002 : Step(379): len = 1.96507e+06, overlap = 203.125
PHY-3002 : Step(380): len = 1.96408e+06, overlap = 200.75
PHY-3002 : Step(381): len = 1.96403e+06, overlap = 201.625
PHY-3002 : Step(382): len = 1.96098e+06, overlap = 203.5
PHY-3002 : Step(383): len = 1.96035e+06, overlap = 203.375
PHY-3002 : Step(384): len = 1.9604e+06, overlap = 202.75
PHY-3002 : Step(385): len = 1.96128e+06, overlap = 206.75
PHY-3002 : Step(386): len = 1.96188e+06, overlap = 206.375
PHY-3002 : Step(387): len = 1.96096e+06, overlap = 209.375
PHY-3002 : Step(388): len = 1.961e+06, overlap = 209.75
PHY-3002 : Step(389): len = 1.961e+06, overlap = 209.75
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 6.66746e-05
PHY-3002 : Step(390): len = 1.96724e+06, overlap = 205.75
PHY-3002 : Step(391): len = 1.96894e+06, overlap = 204.875
PHY-3002 : Step(392): len = 1.97388e+06, overlap = 200.625
PHY-3002 : Step(393): len = 1.97721e+06, overlap = 195.375
PHY-3002 : Step(394): len = 1.97891e+06, overlap = 191.375
PHY-3002 : Step(395): len = 1.97941e+06, overlap = 191.75
PHY-3002 : Step(396): len = 1.97946e+06, overlap = 192
PHY-3002 : Step(397): len = 1.97956e+06, overlap = 192.75
PHY-3002 : Step(398): len = 1.9799e+06, overlap = 193.625
PHY-3002 : Step(399): len = 1.98093e+06, overlap = 192
PHY-3002 : Step(400): len = 1.98209e+06, overlap = 191.5
PHY-3002 : Step(401): len = 1.98403e+06, overlap = 190.875
PHY-3002 : Step(402): len = 1.98484e+06, overlap = 188.875
PHY-3002 : Step(403): len = 1.98495e+06, overlap = 183.875
PHY-3002 : Step(404): len = 1.98408e+06, overlap = 186
PHY-3002 : Step(405): len = 1.98362e+06, overlap = 186.625
PHY-3001 : End global placement;  4.296338s wall, 5.937500s user + 0.109375s system = 6.046875s CPU (140.7%)

PHY-3001 : Before Legalized: Len = 1.98362e+06
PHY-3001 : Legalization ...
PHY-3001 : Preprocessing: overflow: 37536, tot_disp.: 28628, max_disp.: 50
PHY-3001 : solverIter: 19, overflow: 0, tot_disp.: 69317, max_disp.: 50
PHY-3001 : solverIter: 13, overflow: 0, tot_disp.: 72151, max_disp.: 50
PHY-3001 : shifting: tot_disp.: 68592, max_disp.: 50
PHY-3001 : swapping: tot_disp.: 68252, max_disp.: 50
PHY-3001 : shifting: tot_disp.: 68226, max_disp.: 50
RUN-1001 : Legalization top10 inst displacement:
RUN-1001 : -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
RUN-1001 :   Index  |  Bounded  |  Height  |        Location        |  Disp. (slots)  |  Disp. (grids)  |                                                  Name                                                   
RUN-1001 : -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
RUN-1001 :     1    |     N     |    8     |  x13y17z6 to x19y18z0  |       50        |        7        |     u_hdmi_tx/u_hdmi_tx_controller_wrapper/u_hdmi_video_data_assemble/S_island_guard_band_1d_syn_10     
RUN-1001 :     2    |     N     |    1     |    x9y4z6 to x4y3z7    |       47        |        6        |      u_hdmi_tx/u_hdmi_tx_controller_wrapper/u_hdmi_data_distribution/O_ch2_island_data_reg_syn_11       
RUN-1001 :     3    |     N     |    8     |  x15y14z3 to x20y14z0  |       43        |        5        |     u_hdmi_tx/u_hdmi_tx_controller_wrapper/u_hdmi_video_data_assemble/S_island_guard_band_1d_syn_36     
RUN-1001 :     4    |     Y     |    1     |  x69y72z3 to x74y72z3  |       40        |        5        |          u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/dfi_address_temp_reg_syn_82_syn_2          
RUN-1001 :     5    |     N     |    1     |   x9y15z5 to x4y15z5   |       40        |        5        |       u_hdmi_tx/u_hdmi_tx_controller_wrapper/u_hdmi_data_distribution/O_ch1_video_data_reg_syn_36       
RUN-1001 :     6    |     N     |    1     |  x70y44z4 to x74y45z0  |       36        |        5        |         u_uifdma_axi_ddr/u_ddr_phy/u_axi_bridge/axi_r_channel/rd_data_fifo/memory_reg_syn_18361         
RUN-1001 :     7    |     Y     |    1     |  x70y72z7 to x74y72z6  |       33        |        4        |          u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/dfi_address_temp_reg_syn_92_syn_2          
RUN-1001 :     8    |     N     |    1     |   x8y18z0 to x4y17z7   |       33        |        5        |       u_hdmi_tx/u_hdmi_tx_controller_wrapper/u_hdmi_data_distribution/O_ch0_video_data_reg_syn_27       
RUN-1001 :     9    |     Y     |    1     |  x70y57z2 to x74y57z2  |       32        |        4        |            u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/dfi_cs_n_temp_reg_syn_8_syn_2            
RUN-1001 :    10    |     N     |    1     |    x8y6z1 to x4y6z1    |       32        |        4        |  u_hdmi_tx/u_hdmi_tx_controller_wrapper/u0_hdmi_tmds_encode/S_video_data_guard_band_code_3d_reg_syn_14  
RUN-1001 : -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
PHY-3001 : End legalization;  0.930944s wall, 1.421875s user + 0.031250s system = 1.453125s CPU (156.1%)

PHY-3001 : After Legalized: Len = 2.21862e+06, Over = 0
PHY-3001 : Trial Legalized: Len = 2.21862e+06
PHY-3001 : placement step: 3.
PHY-3001 : Found 571 cells with 2 region constraints.
PHY-3001 : Run with size of 3
PHY-3001 : Target density is 60%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 429/21995.
PHY-1001 : Global iterations in 32 thread ...
PHY-1002 : len = 2.47603e+06, over cnt = 2313(1%), over = 4384, worst = 8
PHY-1002 : len = 2.51094e+06, over cnt = 1481(0%), over = 2432, worst = 8
PHY-1002 : len = 2.5424e+06, over cnt = 604(0%), over = 1013, worst = 7
PHY-1002 : len = 2.55218e+06, over cnt = 219(0%), over = 395, worst = 7
PHY-1002 : len = 2.55858e+06, over cnt = 86(0%), over = 149, worst = 7
PHY-1001 : End global iterations;  2.775725s wall, 3.343750s user + 0.062500s system = 3.406250s CPU (122.7%)

PHY-1001 : Congestion index: top1 = 60.91, top5 = 48.83, top10 = 41.96, top15 = 37.22.
PHY-3001 : End congestion estimation;  3.847834s wall, 4.343750s user + 0.062500s system = 4.406250s CPU (114.5%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in Manhattan mode ...
TMR-2504 : Update delay of 35420 nets completely.
TMR-2502 : Annotated delay with mode Placed.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  2.837686s wall, 2.562500s user + 0.000000s system = 2.562500s CPU (90.3%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 7.83877e-05
PHY-3002 : Step(406): len = 2.14504e+06, overlap = 12.5
PHY-3002 : Step(407): len = 2.06624e+06, overlap = 62.625
PHY-3002 : Step(408): len = 2.03708e+06, overlap = 83.625
PHY-3002 : Step(409): len = 2.02085e+06, overlap = 100.25
PHY-3002 : Step(410): len = 2.00969e+06, overlap = 112.5
PHY-3002 : Step(411): len = 1.9944e+06, overlap = 120
PHY-3002 : Step(412): len = 1.98922e+06, overlap = 125.125
PHY-3002 : Step(413): len = 1.97873e+06, overlap = 130.625
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000149323
PHY-3002 : Step(414): len = 1.97884e+06, overlap = 129.625
PHY-3002 : Step(415): len = 1.97856e+06, overlap = 129.375
PHY-3002 : Step(416): len = 1.97854e+06, overlap = 126.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000298646
PHY-3002 : Step(417): len = 1.97802e+06, overlap = 125.125
PHY-3002 : Step(418): len = 1.97775e+06, overlap = 124.75
PHY-3002 : Step(419): len = 1.97738e+06, overlap = 124.75
PHY-3002 : Step(420): len = 1.97716e+06, overlap = 124.375
PHY-3002 : Step(421): len = 1.97686e+06, overlap = 125.375
PHY-3002 : Step(422): len = 1.97622e+06, overlap = 123.375
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000509812
PHY-3002 : Step(423): len = 1.97612e+06, overlap = 124
PHY-3002 : Step(424): len = 1.97585e+06, overlap = 124.875
PHY-3002 : Step(425): len = 1.97585e+06, overlap = 124.875
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000834281
PHY-3002 : Step(426): len = 1.97601e+06, overlap = 125.25
PHY-3002 : Step(427): len = 1.97609e+06, overlap = 125.375
PHY-3002 : Step(428): len = 1.97609e+06, overlap = 125.375
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.00134987
PHY-3002 : Step(429): len = 1.97616e+06, overlap = 125.25
PHY-3002 : Step(430): len = 1.97616e+06, overlap = 125.25
PHY-3001 : End global placement;  1.629740s wall, 1.875000s user + 0.046875s system = 1.921875s CPU (117.9%)

PHY-3001 : Before Legalized: Len = 1.97616e+06
PHY-3001 : Legalization ...
PHY-3001 : Preprocessing: overflow: 25341, tot_disp.: 23346, max_disp.: 44
PHY-3001 : solverIter: 37, overflow: 0, tot_disp.: 57875, max_disp.: 44
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 6932/21835.
PHY-1001 : Global iterations in 32 thread ...
PHY-1002 : len = 2.48083e+06, over cnt = 2084(0%), over = 3758, worst = 9
PHY-1002 : len = 2.51038e+06, over cnt = 1358(0%), over = 2140, worst = 9
PHY-1002 : len = 2.5391e+06, over cnt = 583(0%), over = 906, worst = 7
PHY-1002 : len = 2.55454e+06, over cnt = 210(0%), over = 298, worst = 5
PHY-1002 : len = 2.55805e+06, over cnt = 96(0%), over = 126, worst = 4
PHY-1001 : End global iterations;  2.058134s wall, 2.296875s user + 0.000000s system = 2.296875s CPU (111.6%)

PHY-1001 : Congestion index: top1 = 59.59, top5 = 48.32, top10 = 41.83, top15 = 37.27.
PHY-3001 : End congestion estimation;  3.174765s wall, 3.312500s user + 0.000000s system = 3.312500s CPU (104.3%)

PHY-3001 : solverIter: 58, overflow: 0, tot_disp.: 55940, max_disp.: 44
PHY-3001 : shifting: tot_disp.: 55720, max_disp.: 44
PHY-3001 : shifting: tot_disp.: 55720, max_disp.: 44
RUN-1001 : Legalization top10 inst displacement:
RUN-1001 : -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
RUN-1001 :   Index  |  Bounded  |  Height  |        Location        |  Disp. (slots)  |  Disp. (grids)  |                                               Name                                                
RUN-1001 : -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
RUN-1001 :     1    |     Y     |    1     |  x69y69z4 to x74y70z0  |       44        |        6        |       u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/dfi_address_temp_reg_syn_78_syn_2       
RUN-1001 :     2    |     N     |    8     |  x14y17z4 to x19y18z0  |       44        |        6        |  u_hdmi_tx/u_hdmi_tx_controller_wrapper/u_hdmi_video_data_assemble/S_island_guard_band_1d_syn_10  
RUN-1001 :     3    |     Y     |    1     |  x69y72z4 to x74y72z4  |       40        |        5        |       u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/dfi_address_temp_reg_syn_92_syn_2       
RUN-1001 :     4    |     Y     |    1     |  x69y59z7 to x74y59z7  |       40        |        5        |         u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/dfi_we_n_temp_reg_syn_8_syn_2         
RUN-1001 :     5    |     Y     |    1     |  x68y63z5 to x63y63z5  |       40        |        5        |        u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/dfi_bank_temp_reg_syn_22_syn_2         
RUN-1001 :     6    |     Y     |    1     |  x69y62z5 to x74y62z5  |       40        |        5        |        u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/dfi_bank_temp_reg_syn_30_syn_2         
RUN-1001 :     7    |     Y     |    1     |  x69y59z1 to x74y59z1  |       40        |        5        |       u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/dfi_address_temp_reg_syn_72_syn_2       
RUN-1001 :     8    |     N     |    1     |   x9y64z2 to x4y64z2   |       40        |        5        |                          u_uart_trans/uiuart_rx_u/I_uart_rx_r_reg_syn_21                          
RUN-1001 :     9    |     Y     |    1     |  x69y71z7 to x74y71z7  |       40        |        5        |       u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/dfi_address_temp_reg_syn_82_syn_2       
RUN-1001 :    10    |     N     |    1     |  x70y44z2 to x74y44z0  |       34        |        4        |      u_uifdma_axi_ddr/u_ddr_phy/u_axi_bridge/axi_r_channel/rd_data_fifo/memory_reg_syn_18361      
RUN-1001 : -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
PHY-3001 : End legalization;  4.804402s wall, 5.187500s user + 0.000000s system = 5.187500s CPU (108.0%)

PHY-3001 : After Legalized: Len = 2.17621e+06, Over = 0
PHY-3001 : Legalized: Len = 2.17621e+06, Over = 0
PHY-3001 : Design contains 188 ce signals.
PHY-3001 : Spreading for sector grids.
PHY-3001 : Iter: 1, total overflow: 0
PHY-3001 : tot_capacity: 12, usage_cnt: 2, movable_cnt: 11
PHY-3001 : Spreading for clock grids.
PHY-3001 : clock grid count for 41 x 8 grids
PHY-3001 : Spreading for plb grids.
PHY-3001 : Iter 1: 1914 overflows spread with total dist 20668 and max dist 58.
PHY-3001 : Iter 2: 2 overflows spread with total dist 10 and max dist 10.
PHY-3001 : total displace: 201054, max displace: 55.
PHY-3001 : End spreading;  1.116727s wall, 1.031250s user + 0.000000s system = 1.031250s CPU (92.3%)

PHY-3001 : Final: Len = 2.21114e+06, Over = 0
OPT-1001 : Start physical optimization ...
OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : Start high-fanout net optimization ...
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 11777/22037.
PHY-1001 : Global iterations in 32 thread ...
PHY-1002 : len = 2.54042e+06, over cnt = 1655(0%), over = 2715, worst = 9
PHY-1002 : len = 2.56469e+06, over cnt = 901(0%), over = 1262, worst = 9
PHY-1002 : len = 2.5796e+06, over cnt = 405(0%), over = 582, worst = 9
PHY-1002 : len = 2.59106e+06, over cnt = 81(0%), over = 109, worst = 4
PHY-1002 : len = 2.59192e+06, over cnt = 55(0%), over = 69, worst = 4
PHY-1001 : End global iterations;  1.881792s wall, 2.093750s user + 0.000000s system = 2.093750s CPU (111.3%)

PHY-1001 : Congestion index: top1 = 60.26, top5 = 48.32, top10 = 41.85, top15 = 37.47.
PHY-1001 : End incremental global routing;  2.967303s wall, 3.046875s user + 0.000000s system = 3.046875s CPU (102.7%)

OPT-1001 : Update timing in global mode
TMR-2504 : Update delay of 35420 nets completely.
TMR-2502 : Annotated delay with mode Global Routing.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  3.341069s wall, 2.968750s user + 0.015625s system = 2.984375s CPU (89.3%)

OPT-1001 : Start: WNS -426 TNS -24008 NUM_FEPS 232
OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : 5 high-fanout net processed.
PHY-3001 : Start incremental placement ...
PHY-1001 : Populate physical database on model design_top_wrapper.
PHY-3001 : Initial placement ...
PHY-3001 : eco pad cells: 11 has valid locations, 0 needs to be replaced
PHY-1001 : Processing 8 clock pins of DDR instance u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes, location = x81y40z0.
PHY-1001 :   Placed ioclk instance u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_ioclk3, location = x81y59z1.
PHY-1001 :   Placed ioclk instance u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_ioclk2, location = x81y59z0.
PHY-1001 :   Placed ioclk instance u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_ioclk3, location = x81y59z1.
PHY-1001 :   Placed ioclk instance u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_ioclk2, location = x81y59z0.
PHY-1001 :   Placed ioclk instance u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_ioclk3, location = x81y59z1.
PHY-1001 :   Placed ioclk instance u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_ioclk2, location = x81y59z0.
PHY-1001 :   Placed ioclk instance u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_ioclk3, location = x81y59z1.
PHY-1001 :   Placed ioclk instance u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_ioclk2, location = x81y59z0.
PHY-1001 : Processing 8 clock pins of DDR instance u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes, location = x81y0z0.
PHY-1001 :   Placed ioclk instance u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_ioclk5, location = x81y19z1.
PHY-1001 :   Placed ioclk instance u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_ioclk4, location = x81y19z0.
PHY-1001 :   Placed ioclk instance u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_ioclk5, location = x81y19z1.
PHY-1001 :   Placed ioclk instance u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_ioclk4, location = x81y19z0.
PHY-1001 :   Placed ioclk instance u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_ioclk5, location = x81y19z1.
PHY-1001 :   Placed ioclk instance u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_ioclk4, location = x81y19z0.
PHY-1001 :   Placed ioclk instance u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_ioclk5, location = x81y19z1.
PHY-1001 :   Placed ioclk instance u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_ioclk4, location = x81y19z0.
PHY-1001 : eco gclk cells: 6 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 12589 has valid locations, 30 needs to be replaced
PHY-3001 : design contains 18866 instances, 12233 slices, 419 macros(3171 instances: 336 mslices 2513 lslices)
PHY-3001 : dsp, ram design utilization: [0.000000, 0.000000]
PHY-3001 : Target density is 60%
PHY-3001 : Found 571 cells with 2 region constraints.
PHY-3001 : Set Occupied for Eco: 0 slots, total 0
PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 2.22452e+06
PHY-3001 : Found 571 cells with 2 region constraints.
PHY-3001 : Run with size of 3
PHY-3001 : Target density is 60%
PHY-3001 : Analyzing congestion ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Incremental mode ON
PHY-1001 : Reuse net number 22030/22057.
PHY-1001 : Global iterations in 32 thread ...
PHY-1002 : len = 2.60235e+06, over cnt = 261(0%), over = 276, worst = 4
PHY-1002 : len = 2.60235e+06, over cnt = 261(0%), over = 276, worst = 4
PHY-1002 : len = 2.60235e+06, over cnt = 261(0%), over = 276, worst = 4
PHY-1002 : len = 2.60235e+06, over cnt = 261(0%), over = 276, worst = 4
PHY-1001 : End global iterations;  0.920324s wall, 0.796875s user + 0.000000s system = 0.796875s CPU (86.6%)

PHY-1001 : Congestion index: top1 = 60.27, top5 = 48.34, top10 = 41.92, top15 = 37.52.
PHY-3001 : End congestion estimation;  1.798757s wall, 1.562500s user + 0.000000s system = 1.562500s CPU (86.9%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in Manhattan mode ...
RUN-1002 : start command "start_timer"
USR-1006 : Autogen constraints ...
TMR-2505 : Start building timing graph for model design_top_wrapper.
TMR-2506 : Timing graph: tpin num: 124533, tnet num: 35464, tinst num: 18866, tnode num: 161490, tedge num: 190410.
TMR-2508 : Levelizing timing graph completed, there are 73 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer" in  16.739624s wall, 15.828125s user + 0.156250s system = 15.984375s CPU (95.5%)

RUN-1004 : used memory is 3164 MB, reserved memory is 3307 MB, peak memory is 3419 MB
TMR-2504 : Update delay of 35464 nets completely.
TMR-2502 : Annotated delay with mode Placed.
TMR-3001 : Initiate 12 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 3067 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  19.573107s wall, 18.546875s user + 0.156250s system = 18.703125s CPU (95.6%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 4.0493e-05
PHY-3002 : Step(431): len = 2.22301e+06, overlap = 0
PHY-3002 : Step(432): len = 2.22301e+06, overlap = 0
PHY-3002 : Step(433): len = 2.22301e+06, overlap = 0
PHY-3001 : End global placement;  0.111536s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (70.0%)

PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.033075s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (94.5%)

PHY-3001 : Legalized: Len = 2.22305e+06, Over = 0
PHY-3001 : Design contains 192 ce signals.
PHY-3001 : Spreading for sector grids.
PHY-3001 : Iter: 1, total overflow: 0
PHY-3001 : tot_capacity: 12, usage_cnt: 2, movable_cnt: 11
PHY-3001 : Spreading for clock grids.
PHY-3001 : clock grid count for 41 x 8 grids
PHY-3001 : Spreading for plb grids.
PHY-3001 : Iter 1: 25 overflows spread with total dist 178 and max dist 18.
PHY-3001 : total displace: 197585, max displace: 33.
PHY-3001 : End spreading;  0.601004s wall, 0.593750s user + 0.000000s system = 0.593750s CPU (98.8%)

PHY-3001 : Final: Len = 2.223e+06, Over = 0
PHY-3001 : End incremental placement;  22.826663s wall, 21.390625s user + 0.156250s system = 21.546875s CPU (94.4%)

OPT-1001 : Total overflow 0.00 peak overflow 0.00
RUN-1001 : HFN opt statistic
RUN-1001 : ------------------------------------------------------
RUN-1001 :   DriverCell type  |  HFN count  |  Duplicated count  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       LSLICE       |      5      |         25         
RUN-1001 :       MSLICE       |      0      |         0          
RUN-1001 :        TOTAL       |      5      |         25         
RUN-1001 : ------------------------------------------------------
OPT-1001 : Update timing in Manhattan mode
TMR-2504 : Update delay of 35464 nets completely.
TMR-2502 : Annotated delay with mode Placed.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  2.797725s wall, 2.640625s user + 0.000000s system = 2.640625s CPU (94.4%)

OPT-1001 : Start merging over-dups
OPT-1001 : Start: WNS -422 TNS -54577 NUM_FEPS 274
PHY-3001 : Start incremental placement ...
PHY-1001 : Populate physical database on model design_top_wrapper.
PHY-3001 : Initial placement ...
PHY-3001 : eco pad cells: 11 has valid locations, 0 needs to be replaced
PHY-1001 : Processing 8 clock pins of DDR instance u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes, location = x81y40z0.
PHY-1001 :   Placed ioclk instance u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_ioclk3, location = x81y59z1.
PHY-1001 :   Placed ioclk instance u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_ioclk2, location = x81y59z0.
PHY-1001 :   Placed ioclk instance u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_ioclk3, location = x81y59z1.
PHY-1001 :   Placed ioclk instance u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_ioclk2, location = x81y59z0.
PHY-1001 :   Placed ioclk instance u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_ioclk3, location = x81y59z1.
PHY-1001 :   Placed ioclk instance u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_ioclk2, location = x81y59z0.
PHY-1001 :   Placed ioclk instance u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_ioclk3, location = x81y59z1.
PHY-1001 :   Placed ioclk instance u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_ioclk2, location = x81y59z0.
PHY-1001 : Processing 8 clock pins of DDR instance u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes, location = x81y0z0.
PHY-1001 :   Placed ioclk instance u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_ioclk5, location = x81y19z1.
PHY-1001 :   Placed ioclk instance u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_ioclk4, location = x81y19z0.
PHY-1001 :   Placed ioclk instance u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_ioclk5, location = x81y19z1.
PHY-1001 :   Placed ioclk instance u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_ioclk4, location = x81y19z0.
PHY-1001 :   Placed ioclk instance u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_ioclk5, location = x81y19z1.
PHY-1001 :   Placed ioclk instance u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_ioclk4, location = x81y19z0.
PHY-1001 :   Placed ioclk instance u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_ioclk5, location = x81y19z1.
PHY-1001 :   Placed ioclk instance u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_ioclk4, location = x81y19z0.
PHY-1001 : eco gclk cells: 6 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 12619 has valid locations, 0 needs to be replaced
PHY-3001 : design contains 18866 instances, 12233 slices, 419 macros(3171 instances: 336 mslices 2513 lslices)
PHY-3001 : dsp, ram design utilization: [0.000000, 0.000000]
PHY-3001 : Target density is 60%
PHY-3001 : Found 571 cells with 2 region constraints.
PHY-3001 : End incremental placement; No cells to be placed.
PHY-3001 : Start incremental legalization ...
PHY-1001 : Populate physical database on model design_top_wrapper.
PHY-3001 : Initial placement ...
PHY-3001 : eco pad cells: 11 has valid locations, 0 needs to be replaced
PHY-1001 : Processing 8 clock pins of DDR instance u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes, location = x81y40z0.
PHY-1001 :   Placed ioclk instance u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_ioclk3, location = x81y59z1.
PHY-1001 :   Placed ioclk instance u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_ioclk2, location = x81y59z0.
PHY-1001 :   Placed ioclk instance u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_ioclk3, location = x81y59z1.
PHY-1001 :   Placed ioclk instance u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_ioclk2, location = x81y59z0.
PHY-1001 :   Placed ioclk instance u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_ioclk3, location = x81y59z1.
PHY-1001 :   Placed ioclk instance u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_ioclk2, location = x81y59z0.
PHY-1001 :   Placed ioclk instance u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_ioclk3, location = x81y59z1.
PHY-1001 :   Placed ioclk instance u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_ioclk2, location = x81y59z0.
PHY-1001 : Processing 8 clock pins of DDR instance u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes, location = x81y0z0.
PHY-1001 :   Placed ioclk instance u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_ioclk5, location = x81y19z1.
PHY-1001 :   Placed ioclk instance u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_ioclk4, location = x81y19z0.
PHY-1001 :   Placed ioclk instance u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_ioclk5, location = x81y19z1.
PHY-1001 :   Placed ioclk instance u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_ioclk4, location = x81y19z0.
PHY-1001 :   Placed ioclk instance u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_ioclk5, location = x81y19z1.
PHY-1001 :   Placed ioclk instance u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_ioclk4, location = x81y19z0.
PHY-1001 :   Placed ioclk instance u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_ioclk5, location = x81y19z1.
PHY-1001 :   Placed ioclk instance u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_ioclk4, location = x81y19z0.
PHY-1001 : eco gclk cells: 6 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 12619 has valid locations, 0 needs to be replaced
PHY-3001 : design contains 18866 instances, 12233 slices, 419 macros(3171 instances: 336 mslices 2513 lslices)
PHY-3001 : dsp, ram design utilization: [0.000000, 0.000000]
PHY-3001 : Target density is 60%
PHY-3001 : Found 571 cells with 2 region constraints.
PHY-3001 : Set Occupied for Eco: 0 slots, total 0
PHY-3001 : Target density is 60%
PHY-3001 : Initial: Len = 2.22217e+06, Over = 0
PHY-3001 : Design contains 192 ce signals.
PHY-3001 : Spreading for sector grids.
PHY-3001 : Iter: 1, total overflow: 0
PHY-3001 : tot_capacity: 12, usage_cnt: 2, movable_cnt: 11
PHY-3001 : Spreading for clock grids.
PHY-3001 : clock grid count for 41 x 8 grids
PHY-3001 : Spreading for plb grids.
PHY-3001 : total displace: 197507, max displace: 23.
PHY-3001 : End spreading;  0.587065s wall, 0.578125s user + 0.000000s system = 0.578125s CPU (98.5%)

PHY-3001 : Final: Len = 2.22217e+06, Over = 0
PHY-3001 : End incremental legalization;  1.263453s wall, 1.281250s user + 0.000000s system = 1.281250s CPU (101.4%)

PHY-1001 : Populate physical database on model design_top_wrapper.
OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : End merging over-dups. Total 5 instances are merged,  6.385033s wall, 6.125000s user + 0.000000s system = 6.125000s CPU (95.9%)

OPT-1001 : End high-fanout net optimization;  36.402301s wall, 34.265625s user + 0.171875s system = 34.437500s CPU (94.6%)

OPT-1001 : Update timing in Manhattan mode
RUN-1002 : start command "start_timer"
USR-1006 : Autogen constraints ...
TMR-2505 : Start building timing graph for model design_top_wrapper.
TMR-2506 : Timing graph: tpin num: 124386, tnet num: 35452, tinst num: 18842, tnode num: 161263, tedge num: 190175.
TMR-2508 : Levelizing timing graph completed, there are 73 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer" in  16.985473s wall, 15.375000s user + 0.093750s system = 15.468750s CPU (91.1%)

RUN-1004 : used memory is 3178 MB, reserved memory is 3319 MB, peak memory is 3425 MB
TMR-2504 : Update delay of 35452 nets completely.
TMR-2502 : Annotated delay with mode Placed.
TMR-3001 : Initiate 12 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 3067 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  19.796551s wall, 17.875000s user + 0.093750s system = 17.968750s CPU (90.8%)

OPT-1001 : Current memory(MB): used = 3179, reserved = 3319, peak = 3425.
OPT-1001 : Start path based optimization ...
OPT-1001 : Start congestion update ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Incremental mode ON
PHY-1001 : Reuse net number 21999/22037.
PHY-1001 : Global iterations in 32 thread ...
PHY-1002 : len = 2.59541e+06, over cnt = 238(0%), over = 252, worst = 4
PHY-1002 : len = 2.59541e+06, over cnt = 238(0%), over = 252, worst = 4
PHY-1002 : len = 2.59541e+06, over cnt = 238(0%), over = 252, worst = 4
PHY-1002 : len = 2.59541e+06, over cnt = 238(0%), over = 252, worst = 4
PHY-1001 : End global iterations;  0.862024s wall, 0.671875s user + 0.000000s system = 0.671875s CPU (77.9%)

PHY-1001 : Congestion index: top1 = 60.21, top5 = 48.28, top10 = 41.84, top15 = 37.47.
OPT-1001 : End congestion update;  1.859676s wall, 1.609375s user + 0.000000s system = 1.609375s CPU (86.5%)

OPT-0007 : Start: WNS -422 TNS -51015 NUM_FEPS 255
OPT-0007 : Iter 1: improved WNS -303 TNS -42249 NUM_FEPS 255 with 141 cells processed and 10391 slack improved
OPT-0007 : Iter 2: improved WNS -303 TNS -41382 NUM_FEPS 255 with 19 cells processed and 1117 slack improved
OPT-0007 : Iter 3: improved WNS -303 TNS -41382 NUM_FEPS 255 with 8 cells processed and 692 slack improved
OPT-1001 : Overall commit ratio 0.93
OPT-1001 : End path based optimization;  3.906589s wall, 3.578125s user + 0.000000s system = 3.578125s CPU (91.6%)

OPT-1001 : Current memory(MB): used = 3179, reserved = 3319, peak = 3425.
OPT-1001 : Start pin optimization...
OPT-1001 : Start: WNS -303 TNS -41382 NUM_FEPS 255
OPT-1001 : Successfully optimized 1280 instances
OPT-1001 : Update timing in Manhattan mode
OPT-1001 : End timing update;  2.847096s wall, 2.640625s user + 0.000000s system = 2.640625s CPU (92.7%)

OPT-1001 : Successfully optimized 353 instances
OPT-1001 : Update timing in Manhattan mode
OPT-1001 : End timing update;  2.839891s wall, 2.640625s user + 0.000000s system = 2.640625s CPU (93.0%)

OPT-1001 : End pin optimization;  7.848625s wall, 7.359375s user + 0.000000s system = 7.359375s CPU (93.8%)

OPT-1001 : Current memory(MB): used = 3179, reserved = 3319, peak = 3425.
OPT-1001 : Start beeline optimization...
OPT-1001 : Start: WNS -303 TNS -41283 NUM_FEPS 255
PHY-1001 : Beeline DP, 1149 out of 3962 (29.00)%; hop = 1701.
PHY-1001 : Beeline DP, 352 out of 2709 (12.99)%; hop = 500.
PHY-1001 : Beeline DP, 214 out of 2568 (8.33)%; hop = 312.
PHY-1001 : Beeline DP, 154 out of 2520 (6.11)%; hop = 219.
PHY-1001 : Beeline DP, 160 out of 2507 (6.38)%; hop = 239.
PHY-1001 : Beeline optimization intraPLB, 1475 1-hop(40.02%), 1301 2-hop(35.30%), 281 3-hop( 7.62%), 629 others (17.06%)
PHY-1001 :  4.713605s wall, 4.343750s user + 0.000000s system = 4.343750s CPU (92.2%)

RUN-1001 : Beeline optimization outerPLB: 1-hop 1690, 2-hop 3303, 3-hop 1907, 4-hop 709, other 1682 
OPT-1001 : End beeline optimization;  5.795844s wall, 5.250000s user + 0.000000s system = 5.250000s CPU (90.6%)

OPT-1001 : Update timing in Manhattan mode
TMR-2504 : Update delay of 35452 nets completely.
TMR-2502 : Annotated delay with mode Placed.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  2.883647s wall, 2.500000s user + 0.000000s system = 2.500000s CPU (86.7%)

OPT-0007 : End flow postpack: WNS -372 TNS -44664 NUM_FEPS 255
PHY-1001 : Generate routing nets ...
PHY-1001 : Incremental mode ON
PHY-1001 : Reuse net number 17295/20678.
PHY-1001 : Global iterations in 32 thread ...
PHY-1002 : len = 2.5828e+06, over cnt = 768(0%), over = 1058, worst = 6
PHY-1002 : len = 2.5828e+06, over cnt = 768(0%), over = 1058, worst = 6
PHY-1002 : len = 2.5828e+06, over cnt = 768(0%), over = 1058, worst = 6
PHY-1002 : len = 2.5828e+06, over cnt = 768(0%), over = 1058, worst = 6
PHY-1001 : End global iterations;  1.050481s wall, 0.906250s user + 0.015625s system = 0.921875s CPU (87.8%)

PHY-1001 : Congestion index: top1 = 60.04, top5 = 47.89, top10 = 41.38, top15 = 36.94.
RUN-1001 : QoR Analysis:
OPT-0007 :   WNS -372 TNS -44664 NUM_FEPS 255
RUN-1001 :   No local congestion issue, and most congested 1% tile average routing util is 59.564885
RUN-1001 :   Top critical paths
RUN-1001 :       #1 path slack -372ps with logic level 1 
RUN-1001 :       #2 path slack -327ps with logic level 1 
RUN-1001 :       #3 path slack -327ps with logic level 1 
RUN-1001 :       #4 path slack -321ps with logic level 1 
RUN-1001 :       #5 path slack -308ps with logic level 1 
RUN-1001 :       #6 path slack -307ps with logic level 1 
RUN-1001 :       #7 path slack -307ps with logic level 2 
RUN-1001 :       #8 path slack -306ps with logic level 1 
RUN-1001 :       #9 path slack -305ps with logic level 1 
RUN-1001 :       #10 path slack -303ps with logic level 1 
RUN-1001 :   extra opt step will be enabled to improve QoR
RUN-1001 :   0 HFN exist on timing critical paths out of 35856 nets
RUN-1001 :   0 long nets exist on timing critical paths out of 35856 nets
PHY-3001 : Start incremental legalization ...
PHY-1001 : Populate physical database on model design_top_wrapper.
PHY-3001 : Initial placement ...
PHY-3001 : eco pad cells: 11 has valid locations, 0 needs to be replaced
PHY-1001 : Processing 8 clock pins of DDR instance u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes, location = x81y40z0.
PHY-1001 :   Placed ioclk instance u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_ioclk3, location = x81y59z1.
PHY-1001 :   Placed ioclk instance u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_ioclk2, location = x81y59z0.
PHY-1001 :   Placed ioclk instance u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_ioclk3, location = x81y59z1.
PHY-1001 :   Placed ioclk instance u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_ioclk2, location = x81y59z0.
PHY-1001 :   Placed ioclk instance u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_ioclk3, location = x81y59z1.
PHY-1001 :   Placed ioclk instance u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_ioclk2, location = x81y59z0.
PHY-1001 :   Placed ioclk instance u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_ioclk3, location = x81y59z1.
PHY-1001 :   Placed ioclk instance u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_ioclk2, location = x81y59z0.
PHY-1001 : Processing 8 clock pins of DDR instance u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes, location = x81y0z0.
PHY-1001 :   Placed ioclk instance u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_ioclk5, location = x81y19z1.
PHY-1001 :   Placed ioclk instance u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_ioclk4, location = x81y19z0.
PHY-1001 :   Placed ioclk instance u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_ioclk5, location = x81y19z1.
PHY-1001 :   Placed ioclk instance u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_ioclk4, location = x81y19z0.
PHY-1001 :   Placed ioclk instance u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_ioclk5, location = x81y19z1.
PHY-1001 :   Placed ioclk instance u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_ioclk4, location = x81y19z0.
PHY-1001 :   Placed ioclk instance u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_ioclk5, location = x81y19z1.
PHY-1001 :   Placed ioclk instance u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_ioclk4, location = x81y19z0.
PHY-1001 : eco gclk cells: 6 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 12595 has valid locations, 0 needs to be replaced
PHY-3001 : design contains 18842 instances, 12209 slices, 419 macros(3171 instances: 336 mslices 2513 lslices)
PHY-3001 : dsp, ram design utilization: [0.000000, 0.000000]
PHY-3001 : Target density is 60%
PHY-3001 : Found 571 cells with 2 region constraints.
PHY-3001 : Set Occupied for Eco: 0 slots, total 0
PHY-3001 : Target density is 60%
PHY-3001 : Initial: Len = 2.2402e+06, Over = 0
PHY-3001 : Design contains 192 ce signals.
PHY-3001 : Spreading for sector grids.
PHY-3001 : Iter: 1, total overflow: 0
PHY-3001 : tot_capacity: 12, usage_cnt: 2, movable_cnt: 11
PHY-3001 : Spreading for clock grids.
PHY-3001 : clock grid count for 41 x 8 grids
PHY-3001 : Spreading for plb grids.
PHY-3001 : total displace: 195347, max displace: 23.
PHY-3001 : End spreading;  0.585962s wall, 0.546875s user + 0.000000s system = 0.546875s CPU (93.3%)

PHY-3001 : Final: Len = 2.2402e+06, Over = 0
PHY-3001 : End incremental legalization;  1.297535s wall, 1.171875s user + 0.000000s system = 1.171875s CPU (90.3%)

OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : Update timing in Manhattan mode
TMR-2504 : Update delay of 35452 nets completely.
TMR-2502 : Annotated delay with mode Placed.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  2.798011s wall, 2.640625s user + 0.000000s system = 2.640625s CPU (94.4%)

OPT-1001 : Current memory(MB): used = 3181, reserved = 3319, peak = 3425.
OPT-1001 : Start path based optimization ...
OPT-1001 : Start congestion update ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Incremental mode ON
PHY-1001 : Reuse net number 20678/20678.
PHY-1001 : Global iterations in 32 thread ...
PHY-1002 : len = 2.5828e+06, over cnt = 768(0%), over = 1058, worst = 6
PHY-1002 : len = 2.5828e+06, over cnt = 768(0%), over = 1058, worst = 6
PHY-1002 : len = 2.5828e+06, over cnt = 768(0%), over = 1058, worst = 6
PHY-1002 : len = 2.5828e+06, over cnt = 768(0%), over = 1058, worst = 6
PHY-1001 : End global iterations;  0.730492s wall, 0.625000s user + 0.000000s system = 0.625000s CPU (85.6%)

PHY-1001 : Congestion index: top1 = 60.04, top5 = 47.89, top10 = 41.38, top15 = 36.94.
OPT-1001 : End congestion update;  1.716239s wall, 1.531250s user + 0.000000s system = 1.531250s CPU (89.2%)

OPT-0007 : Start: WNS -372 TNS -44664 NUM_FEPS 255
OPT-0007 : Iter 1: improved WNS -308 TNS -39729 NUM_FEPS 255 with 61 cells processed and 3834 slack improved
OPT-0007 : Iter 2: improved WNS -308 TNS -39480 NUM_FEPS 255 with 6 cells processed and 261 slack improved
OPT-1001 : Overall commit ratio 0.96
OPT-1001 : End path based optimization;  3.174765s wall, 2.859375s user + 0.000000s system = 2.859375s CPU (90.1%)

OPT-1001 : Current memory(MB): used = 3181, reserved = 3319, peak = 3425.
OPT-1001 : Start bottleneck based optimization ...
OPT-1001 : Start congestion update ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Incremental mode ON
PHY-1001 : Reuse net number 20516/20705.
PHY-1001 : Global iterations in 32 thread ...
PHY-1002 : len = 2.58312e+06, over cnt = 772(0%), over = 1069, worst = 6
PHY-1002 : len = 2.58312e+06, over cnt = 772(0%), over = 1069, worst = 6
PHY-1002 : len = 2.58312e+06, over cnt = 772(0%), over = 1069, worst = 6
PHY-1002 : len = 2.58312e+06, over cnt = 772(0%), over = 1069, worst = 6
PHY-1001 : End global iterations;  0.793430s wall, 0.593750s user + 0.000000s system = 0.593750s CPU (74.8%)

PHY-1001 : Congestion index: top1 = 60.05, top5 = 47.90, top10 = 41.39, top15 = 36.98.
OPT-1001 : End congestion update;  2.160725s wall, 1.859375s user + 0.000000s system = 1.859375s CPU (86.1%)

OPT-0007 : Start: WNS -308 TNS -39480 NUM_FEPS 255
OPT-0007 : Iter 1: improved WNS -308 TNS -39480 NUM_FEPS 255 with 0 cells processed and 0 slack improved
OPT-0007 : Iter 2: improved WNS -308 TNS -39480 NUM_FEPS 255 with 0 cells processed and 0 slack improved
OPT-1001 : Overall commit ratio -1.00
OPT-1001 : End bottleneck based optimization;  2.959842s wall, 2.562500s user + 0.000000s system = 2.562500s CPU (86.6%)

OPT-1001 : Current memory(MB): used = 3181, reserved = 3319, peak = 3425.
OPT-1001 : Start pin optimization...
OPT-1001 : Start: WNS -308 TNS -39480 NUM_FEPS 255
OPT-1001 : Successfully optimized 1 instances
OPT-1001 : Update timing in Manhattan mode
OPT-1001 : End timing update;  2.856982s wall, 2.656250s user + 0.000000s system = 2.656250s CPU (93.0%)

OPT-1001 : Successfully optimized 0 instances
OPT-1001 : End pin optimization;  3.799107s wall, 3.515625s user + 0.000000s system = 3.515625s CPU (92.5%)

OPT-1001 : Current memory(MB): used = 3181, reserved = 3319, peak = 3425.
OPT-1001 : Start congestion recovery ...
RUN-1001 : Start congestion update ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Incremental mode ON
PHY-1001 : Reuse net number 20705/20705.
PHY-1001 : Global iterations in 32 thread ...
PHY-1002 : len = 2.58312e+06, over cnt = 772(0%), over = 1069, worst = 6
PHY-1002 : len = 2.58312e+06, over cnt = 772(0%), over = 1069, worst = 6
PHY-1002 : len = 2.58312e+06, over cnt = 772(0%), over = 1069, worst = 6
PHY-1002 : len = 2.58312e+06, over cnt = 772(0%), over = 1069, worst = 6
PHY-1001 : End global iterations;  0.749567s wall, 0.609375s user + 0.000000s system = 0.609375s CPU (81.3%)

PHY-1001 : Congestion index: top1 = 60.05, top5 = 47.90, top10 = 41.39, top15 = 36.98.
RUN-1001 : End congestion update;  1.786747s wall, 1.453125s user + 0.000000s system = 1.453125s CPU (81.3%)
 
RUN-1001 : design has 82 columns and 160 rows with 0 high-util (over 100 percentage) tiles versus total tile num 13120
OPT-1001 : End congestion recovery;  1.816841s wall, 1.484375s user + 0.000000s system = 1.484375s CPU (81.7%)

OPT-1001 : Current memory(MB): used = 3181, reserved = 3319, peak = 3425.
OPT-1001 : Start pin optimization...
OPT-1001 : Start: WNS -308 TNS -39474 NUM_FEPS 255
OPT-1001 : Successfully optimized 0 instances
OPT-1001 : End pin optimization;  0.505689s wall, 0.468750s user + 0.000000s system = 0.468750s CPU (92.7%)

OPT-1001 : Current memory(MB): used = 3181, reserved = 3319, peak = 3425.
OPT-0007 : End flow postplace: WNS -308 TNS -39474 NUM_FEPS 255
OPT-1001 : End physical optimization;  97.929336s wall, 89.968750s user + 0.281250s system = 90.250000s CPU (92.2%)

RUN-1001 : Report Control nets information:
RUN-1001 : DFF Distribution
RUN-1001 : -------------------------------------
RUN-1001 :   CE   |  SSR  |  ASR  |  DFF Count  
RUN-1001 : -------------------------------------
RUN-1001 :   No   |  No   |  No   |     32      
RUN-1001 :   No   |  No   |  Yes  |      0      
RUN-1001 :   No   |  Yes  |  No   |      0      
RUN-1001 :   Yes  |  No   |  No   |    8147     
RUN-1001 :   Yes  |  No   |  Yes  |    4931     
RUN-1001 :   Yes  |  Yes  |  No   |    1952     
RUN-1001 : -------------------------------------
RUN-0007 : Control Group Statistic
RUN-0007 : -----------------------------
RUN-0007 :   #CLK  |  #CE  |  #SSR/ASR  
RUN-0007 : -----------------------------
RUN-0007 :    8    |  375  |    154     
RUN-0007 : -----------------------------
RUN-0007 : Control Set = 631
PHY-3001 : Total gp iteration time:   23.463828s wall, 51.968750s user + 0.531250s system = 52.500000s CPU (223.7%)

PHY-1001 : Populate physical database on model design_top_wrapper.
RUN-1002 : start command "report_qor -step place -file place.qor"
RUN-1002 : start command "start_timer"
USR-1006 : Autogen constraints ...
TMR-2505 : Start building timing graph for model design_top_wrapper.
TMR-2506 : Timing graph: tpin num: 112054, tnet num: 29286, tinst num: 12680, tnode num: 148931, tedge num: 180587.
TMR-2508 : Levelizing timing graph completed, there are 73 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer" in  17.321372s wall, 15.390625s user + 0.187500s system = 15.578125s CPU (89.9%)

RUN-1004 : used memory is 3004 MB, reserved memory is 3165 MB, peak memory is 3425 MB
RUN-1001 : Generating global routing grids ...
-----------------------------------------------------------
| QoR metrics               |         value               |
-----------------------------------------------------------
| Timing                    |                             |
|     Setup WNS             |         -308                |
|     Setup TNS             |       -39474                |
|     Num of violated S-EP  |          255                |
|     FMAX                  |    73.308MHz                |
|     WNS path clock period |      13333ps                |
|     Hold WNS              |         -242                |
|     Hold TNS              |        -5137                |
|     Num of violated H-EP  |           80                |
-----------------------------------------------------------
| Wire length               |      2846701                |
-----------------------------------------------------------
| Utilization               |                             |
|     #slices               |        12209                |
|     slices percentage     |       18.98%                |
|     #RAMs                 |           64                |
|     #DSPs                 |            0                |
|     #DRAMHARDCON          |           40                |
-----------------------------------------------------------
| Congestion                |                             |
|     Top 1% tile util      |           52                |
|     Top 1% tile avg util  |       59.47%                |
|     Over 100% util #tile  |            0                |
-----------------------------------------------------------
Report place stage QoR done.

RUN-1003 : finish command "report_qor -step place -file place.qor" in  23.197135s wall, 20.546875s user + 0.187500s system = 20.734375s CPU (89.4%)

RUN-1004 : used memory is 3022 MB, reserved memory is 3172 MB, peak memory is 3425 MB
RUN-1002 : start command "report_analysis manhattan -timing -slack_threshold 2000 -max_path_num 3 -extend_path"
RUN-1002 : start command "start_timer"
USR-1006 : Autogen constraints ...
TMR-2505 : Start building timing graph for model design_top_wrapper.
TMR-2506 : Timing graph: tpin num: 112054, tnet num: 29286, tinst num: 12680, tnode num: 148931, tedge num: 180587.
TMR-2508 : Levelizing timing graph completed, there are 73 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer" in  17.003359s wall, 15.359375s user + 0.109375s system = 15.468750s CPU (91.0%)

RUN-1004 : used memory is 3073 MB, reserved memory is 3228 MB, peak memory is 3425 MB
TMR-2504 : Update delay of 29286 nets completely.
TMR-2502 : Annotated delay with mode Placed.
TMR-3001 : Initiate 12 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 3067 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
RUN-1001 :  WNS -308 TNS -39474 NUM_FEPS 255
RUN-1001 : Critial Path Info
RUN-1001 : -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
RUN-1001 :   Path  |  Slack  |  ClockSkew  |  ClockPeriod  |  LogicLevel(AvgPerLevelDelay)  |  PathDelay  |  Logic_Delay Percent%  |  Largest CellDelay  |  Largest NetDelay  |    Startcell    |     Endcell     |  Key_Net Num  
RUN-1001 : -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
RUN-1001 :    1    |  -308   |      0      |     7500      |            1 (7192)            |     325     |           0            |          0          |        325         |  SLICE [23,74]  |  SLICE [20,73]  |       1       
RUN-1001 :    2    |  -303   |      0      |     7500      |            1 (7197)            |     320     |           0            |          0          |        320         |  SLICE [28,71]  |  SLICE [31,71]  |       1       
RUN-1001 :    3    |  -285   |      0      |     13333     |           1 (13048)            |     317     |           0            |          0          |        317         |  SLICE [31,39]  |  SLICE [28,39]  |       1       
RUN-1001 : -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
TMR-2504 : Update delay of 29286 nets completely.
TMR-2502 : Annotated delay with mode Placed.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
RUN-1001 : Chip size (1312, 2560) with 160 row and 82 column
RUN-1001 : Key Net Info
RUN-1001 : ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
RUN-1001 :   #Fanout  |  Slack  |  Delay  |  DRLen(#global_seg/#local_seg)  |  ManhattanLen  |       Bbox        |  DriverMovable  |  LoadMovable  |                                                Net                                                 
RUN-1001 : ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
RUN-1001 :      1     |  -308   |   325   |             0 (0/0)             |       4        |  [20,73] [23,74]  |       yes       |      yes      |        u_full_screen_switch/uidbuf_u3/u_wfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[3]         
RUN-1001 :      1     |  -303   |   320   |             0 (0/0)             |       3        |  [28,71] [31,71]  |       yes       |      yes      |  u_four_channel_video_splicer_move/uidbuf_u0/u_wfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[3]  
RUN-1001 :      1     |  -285   |   317   |             0 (0/0)             |       3        |  [28,39] [31,39]  |       yes       |      yes      |  u_four_channel_video_splicer_move/uidbuf_u2/u_rfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[4]  
RUN-1001 : ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
RUN-0008 : Extended Paths Information
RUN-0008 : -----------------------------------------------------------------------------------------------------------------------------
RUN-0008 :   Characteristics   |  WorstPath to SP         |  Current Path                        |  WorstPath from EP
RUN-0008 : -----------------------------------------------------------------------------------------------------------------------------
RUN-0008 :   REQUIREMENT       |  13.333                  |  0.395                               |  7.500
RUN-0008 :   PATH_DELAY        |  1.138                   |  0.635                               |  0.452
RUN-0008 :   LOGIC_DELAY       |  0.181(15%)              |  0.310(48%)                          |  0.316(69%)
RUN-0008 :   NET_DELAY         |  0.957(85%)              |  0.325(52%)                          |  0.136(31%)
RUN-0008 :   CLOCK_SKEW        |  0.000                   |  0.000                               |  0.000
RUN-0008 :   SLACK             |  12.259                  |  -0.308                              |  6.980
RUN-0008 :   MAX_FANOUT        |  33                      |  1                                   |  1
RUN-0008 :   LOGIC_LEVEL       |  0                       |  0                                   |  0
RUN-0008 :   LOGIC_PATH        |                          |                                      |  
RUN-0008 :   STARTPOINT_CLOCK  |  u_pll/pll_inst.clkc[0]  |  u_pll/pll_inst.clkc[0]              |  u_uifdma_axi_ddr/u_ddr_phy/dfi_clk
RUN-0008 :   ENDPOINT_CLOCK    |  u_pll/pll_inst.clkc[0]  |  u_uifdma_axi_ddr/u_ddr_phy/dfi_clk  |  u_uifdma_axi_ddr/u_ddr_phy/dfi_clk
RUN-0008 :   STARTPOINT_PIN    |  .oqb                    |  .oqa                                |  .oqb
RUN-0008 :   ENDPOINT_PIN      |  .asr                    |  .imb                                |  .imb
RUN-0008 : -----------------------------------------------------------------------------------------------------------------------------
RUN-1003 : finish command "report_analysis manhattan -timing -slack_threshold 2000 -max_path_num 3 -extend_path" in  22.239201s wall, 20.078125s user + 0.109375s system = 20.187500s CPU (90.8%)

RUN-1004 : used memory is 3074 MB, reserved memory is 3229 MB, peak memory is 3425 MB
RUN-1001 : Restore to logic level mode: 1
OPT-1001 : QoR tracer report on placement steps:
     WNS [   incr ]     TNS [   incr ]    FEPS [   incr ]      CELL [     incr ]        WL [     incr ]    CONG [   incr ]    PDES [   incr ]   RT(s) [   incr ]   MEM(mb) [     incr ]
       0 [      0 ]       0 [      0 ]       0 [      0 ]     26390 [        0 ]         0 [        0 ]    0.00 [   0.00 ]       0 [      0 ]       0 [      0 ]      1807 [        0 ] : preplace:simplify_lut
       0 [      0 ]       0 [      0 ]       0 [      0 ]     26390 [        0 ]         0 [        0 ]    0.00 [   0.00 ]       0 [      0 ]       0 [      0 ]      1807 [        0 ] : preplace:sweep
       0 [      0 ]       0 [      0 ]       0 [      0 ]     26390 [        0 ]         0 [        0 ]    0.00 [   0.00 ]       0 [      0 ]       0 [      0 ]      1807 [        0 ] : preplace:lut_merge
       0 [      0 ]       0 [      0 ]       0 [      0 ]     26390 [        0 ]         0 [        0 ]    0.00 [   0.00 ]       0 [      0 ]       0 [      0 ]      1807 [        0 ] : preplace:hfn_opt
    -606 [   -606 ]  -18865 [ -18865 ]     287 [    287 ]     32559 [     6169 ]   1906079 [  1906079 ]  119.82 [ 119.82 ]       0 [      0 ]      55 [     55 ]      3055 [     1248 ] : init_place
    -663 [    -57 ]  -23248 [  -4383 ]     287 [      0 ]     32911 [      352 ]   1854420 [   -51659 ]   82.82 [ -37.00 ]       0 [      0 ]     101 [     46 ]      3301 [      246 ] : prepack:hfn_opt
    -571 [     92 ]  -22739 [    509 ]     287 [      0 ]     32911 [        0 ]   1855332 [      912 ]   78.95 [  -3.87 ]       0 [      0 ]     106 [      5 ]      3301 [        0 ] : prepack:global_opt
    -571 [      0 ]  -22739 [      0 ]     287 [      0 ]     32911 [        0 ]   1855332 [        0 ]   78.95 [   0.00 ]       0 [      0 ]     106 [      0 ]      3301 [        0 ] : prepack:remap_opt
    -420 [    151 ]  -39480 [ -16741 ]     274 [    -13 ]     18845 [   -14066 ]   1958224 [   102892 ]   78.95 [   0.00 ]       0 [      0 ]     133 [     27 ]      3304 [        3 ] : pack
    -424 [     -4 ]  -48616 [  -9136 ]     274 [      0 ]     18845 [        0 ]   2171468 [   213244 ]   59.05 [ -19.89 ]       0 [      0 ]     176 [     43 ]      3370 [       66 ] : post_pack_place
    -422 [      2 ]  -54577 [  -5961 ]     274 [      0 ]     18845 [        0 ]   2206393 [    34925 ]   59.05 [   0.00 ]       0 [      0 ]     180 [      4 ]      3370 [        0 ] : post_pack_spreading
    -422 [      0 ]  -51015 [   3562 ]     255 [    -19 ]     18846 [        1 ]   2216735 [    10342 ]   59.77 [   0.72 ]       0 [      0 ]     237 [     57 ]      3425 [       55 ] : postpack:hfn_opt
    -303 [    119 ]  -41382 [   9633 ]     255 [      0 ]     18846 [        0 ]   2221056 [     4321 ]   59.69 [  -0.08 ]       0 [      0 ]     241 [      4 ]      3425 [        0 ] : postpack:path_opt
    -303 [      0 ]  -41283 [     99 ]     255 [      0 ]     18846 [        0 ]   2221056 [        0 ]   59.69 [   0.00 ]       0 [      0 ]     249 [      8 ]      3425 [        0 ] : postpack:pin_opt
    -372 [    -69 ]  -44664 [  -3381 ]     255 [      0 ]     18846 [        0 ]   2235457 [    14401 ]   59.69 [   0.00 ]       0 [      0 ]     257 [      8 ]      3425 [        0 ] : postpack:beeline_opt
    -372 [      0 ]  -44664 [      0 ]     255 [      0 ]     18846 [        0 ]   2235457 [        0 ]   59.56 [  -0.13 ]       0 [      0 ]     264 [      7 ]      3425 [        0 ] : postplace:crit_hfn_opt
    -308 [     64 ]  -39480 [   5184 ]     255 [      0 ]     18846 [        0 ]   2235303 [     -154 ]   59.56 [   0.00 ]       0 [      0 ]     268 [      4 ]      3425 [        0 ] : postplace:path_opt
    -308 [      0 ]  -39480 [      0 ]     255 [      0 ]     18846 [        0 ]   2235303 [        0 ]   59.56 [   0.00 ]       0 [      0 ]     268 [      0 ]      3425 [        0 ] : postplace:aggressive_opt
    -308 [      0 ]  -39480 [      0 ]     255 [      0 ]     18846 [        0 ]   2235303 [        0 ]   59.57 [   0.01 ]       0 [      0 ]     271 [      3 ]      3425 [        0 ] : postplace:bn_opt
    -308 [      0 ]  -39474 [      6 ]     255 [      0 ]     18846 [        0 ]   2235303 [        0 ]   59.57 [   0.00 ]       0 [      0 ]     275 [      4 ]      3425 [        0 ] : postplace:pin_opt
    -308 [      0 ]  -39474 [      0 ]     255 [      0 ]     18846 [        0 ]   2235303 [        0 ]   59.57 [   0.00 ]       0 [      0 ]     277 [      2 ]      3425 [        0 ] : postplace:cr_opt
    -308 [      0 ]  -39474 [      0 ]     255 [      0 ]     18846 [        0 ]   2235303 [        0 ]   59.57 [   0.00 ]       0 [      0 ]     278 [      1 ]      3425 [        0 ] : postplace:post_cr_pin_opt

RUN-1003 : finish command "place" in  324.354183s wall, 322.968750s user + 3.437500s system = 326.406250s CPU (100.6%)

RUN-1004 : used memory is 3074 MB, reserved memory is 3229 MB, peak memory is 3425 MB
RUN-1002 : start command "update_timing -mode manhattan"
RUN-1002 : start command "start_timer"
USR-1006 : Autogen constraints ...
TMR-2505 : Start building timing graph for model design_top_wrapper.
TMR-2506 : Timing graph: tpin num: 112054, tnet num: 29286, tinst num: 12680, tnode num: 148931, tedge num: 180587.
TMR-2508 : Levelizing timing graph completed, there are 73 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer" in  17.144299s wall, 15.187500s user + 0.203125s system = 15.390625s CPU (89.8%)

RUN-1004 : used memory is 3035 MB, reserved memory is 3203 MB, peak memory is 3425 MB
TMR-2504 : Update delay of 29286 nets completely.
TMR-2502 : Annotated delay with mode Placed.
TMR-3001 : Initiate 12 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 3067 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
RUN-1003 : finish command "update_timing -mode manhattan" in  19.730800s wall, 17.625000s user + 0.218750s system = 17.843750s CPU (90.4%)

RUN-1004 : used memory is 3038 MB, reserved memory is 3206 MB, peak memory is 3425 MB
RUN-1002 : start command "report_timing_summary -file fpga_prj_place.timing"
RUN-1002 : start command "report_area -io_info -file fpga_prj_phy.area"
SYN-4034 : The count of slices with lut is 7045.
SYN-4035 : The count of slices with lut+ripple is 1042.
RUN-1001 : standard
***Report Model: design_top_wrapper Device: PH1A90SBG484***

Design Statistics
#IO                        56
  #input                    3
  #output                  31
  #inout                   22
#lut6                    8423   out of  64320   13.10%
#reg                    15030
  #slice reg            15026   out of 128640   11.68%
  #pad reg                  4

Utilization Statistics
#slice                  12209   out of  64320   18.98%
  #used ram               336
    #dram lut             320
    #shifter lut           16
  #used logic           11873
    #with luts           7045
    #with adder          1042
    #reg only            3786
#f7mux                    560   out of  32160    1.74%
#f8mux                    280   out of  16080    1.74%
#shifter                    2
#dsp                        0   out of    240    0.00%
#eram                      64   out of    272   23.53%
  #eram20k                 64
  #fifo20k                  0
#pad                       60   out of    260   23.08%
#pll                        3   out of     12   25.00%
#pcie                       0   out of      1    0.00%
#serdes dual                0   out of      2    0.00%
#ddr_cal                    1   out of      1  100.00%
#ddr_bank                   2   out of      2  100.00%


Detailed IO Report

        Name           Direction    Location    IOStandard     IOType    DriveStrength    PullType    PackReg  
       I_rst_n           INPUT         K4        LVCMOS15       HPIO          N/A          PULLUP      NONE    
      I_sys_clk          INPUT        N18        LVCMOS33       HRIO          N/A          PULLUP      NONE    
     I_uart_rxd          INPUT        M16        LVCMOS33       HRIO          N/A          PULLUP      NONE    
    O_hdmi_clk_p        OUTPUT        V17         LVDS25        HRIO          N/A           NONE       DDRX1   
   O_hdmi_clk_p(n)      OUTPUT        W17         LVDS25        HRIO          N/A           NONE       NONE    
   O_hdmi_tx_p[2]       OUTPUT        T13         LVDS25        HRIO          N/A           NONE       DDRX1   
  O_hdmi_tx_p[2](n)     OUTPUT        U13         LVDS25        HRIO          N/A           NONE       NONE    
   O_hdmi_tx_p[1]       OUTPUT        Y12         LVDS25        HRIO          N/A           NONE       DDRX1   
  O_hdmi_tx_p[1](n)     OUTPUT        W13         LVDS25        HRIO          N/A           NONE       NONE    
   O_hdmi_tx_p[0]       OUTPUT        V13         LVDS25        HRIO          N/A           NONE       DDRX1   
  O_hdmi_tx_p[0](n)     OUTPUT        V14         LVDS25        HRIO          N/A           NONE       NONE    
     O_uart_txd         OUTPUT        R22        LVCMOS33       HRIO           8            NONE       NONE    
    ddr_addr[13]        OUTPUT        U10         SSTL15        DDR           N/A           NONE       NONE    
    ddr_addr[12]        OUTPUT        V10         SSTL15        DDR           N/A           NONE       NONE    
    ddr_addr[11]        OUTPUT        AA10        SSTL15        DDR           N/A           NONE       NONE    
    ddr_addr[10]        OUTPUT        AB10        SSTL15        DDR           N/A           NONE       NONE    
     ddr_addr[9]        OUTPUT        AB8         SSTL15        DDR           N/A           NONE       NONE    
     ddr_addr[8]        OUTPUT        U12         SSTL15        DDR           N/A           NONE       NONE    
     ddr_addr[7]        OUTPUT        AA8         SSTL15        DDR           N/A           NONE       NONE    
     ddr_addr[6]        OUTPUT        Y11         SSTL15        DDR           N/A           NONE       NONE    
     ddr_addr[5]        OUTPUT         U7         SSTL15        DDR           N/A           NONE       NONE    
     ddr_addr[4]        OUTPUT        AA11        SSTL15        DDR           N/A           NONE       NONE    
     ddr_addr[3]        OUTPUT         W6         SSTL15        DDR           N/A           NONE       NONE    
     ddr_addr[2]        OUTPUT         V8         SSTL15        DDR           N/A           NONE       NONE    
     ddr_addr[1]        OUTPUT         V9         SSTL15        DDR           N/A           NONE       NONE    
     ddr_addr[0]        OUTPUT        AB7         SSTL15        DDR           N/A           NONE       NONE    
      ddr_ba[2]         OUTPUT         T8         SSTL15        DDR           N/A           NONE       NONE    
      ddr_ba[1]         OUTPUT        AB11        SSTL15        DDR           N/A           NONE       NONE    
      ddr_ba[0]         OUTPUT         Y6         SSTL15        DDR           N/A           NONE       NONE    
      ddr_cas_n         OUTPUT        AB6         SSTL15        DDR           N/A           NONE       NONE    
     ddr_ck_n[0]        OUTPUT         Y9       DIFF_SSTL15     DDR           N/A           NONE       NONE    
     ddr_ck_p[0]        OUTPUT         W9       DIFF_SSTL15     DDR           N/A           NONE       NONE    
     ddr_cke[0]         OUTPUT        W11         SSTL15        DDR           N/A           NONE       NONE    
     ddr_cs_n[0]        OUTPUT        AA5         SSTL15        DDR           N/A           NONE       NONE    
     ddr_odt[0]         OUTPUT        AA6         SSTL15        DDR           N/A           NONE       NONE    
      ddr_ras_n         OUTPUT         R7         SSTL15        DDR           N/A           NONE       NONE    
     ddr_reset_n        OUTPUT         U6         SSTL15        DDR           N/A           NONE       NONE    
      ddr_we_n          OUTPUT         U8         SSTL15        DDR           N/A           NONE       NONE    
      ddr_dm[1]          INOUT         P4         SSTL15        DDR           N/A           NONE       NONE    
      ddr_dm[0]          INOUT         L5         SSTL15        DDR           N/A           NONE       NONE    
     ddr_dq[15]          INOUT         R1         SSTL15        DDR           N/A           NONE       NONE    
     ddr_dq[14]          INOUT         R4         SSTL15        DDR           N/A           NONE       NONE    
     ddr_dq[13]          INOUT         P2         SSTL15        DDR           N/A           NONE       NONE    
     ddr_dq[12]          INOUT         T1         SSTL15        DDR           N/A           NONE       NONE    
     ddr_dq[11]          INOUT         R3         SSTL15        DDR           N/A           NONE       NONE    
     ddr_dq[10]          INOUT         U1         SSTL15        DDR           N/A           NONE       NONE    
      ddr_dq[9]          INOUT         P1         SSTL15        DDR           N/A           NONE       NONE    
      ddr_dq[8]          INOUT         R2         SSTL15        DDR           N/A           NONE       NONE    
      ddr_dq[7]          INOUT         L3         SSTL15        DDR           N/A           NONE       NONE    
      ddr_dq[6]          INOUT         K3         SSTL15        DDR           N/A           NONE       NONE    
      ddr_dq[5]          INOUT         N3         SSTL15        DDR           N/A           NONE       NONE    
      ddr_dq[4]          INOUT         K2         SSTL15        DDR           N/A           NONE       NONE    
      ddr_dq[3]          INOUT         N2         SSTL15        DDR           N/A           NONE       NONE    
      ddr_dq[2]          INOUT         K1         SSTL15        DDR           N/A           NONE       NONE    
      ddr_dq[1]          INOUT         M3         SSTL15        DDR           N/A           NONE       NONE    
      ddr_dq[0]          INOUT         L1         SSTL15        DDR           N/A           NONE       NONE    
    ddr_dqs_n[1]         INOUT         N4       DIFF_SSTL15     DDR           N/A           NONE       NONE    
    ddr_dqs_n[0]         INOUT         M1       DIFF_SSTL15     DDR           N/A           NONE       NONE    
    ddr_dqs_p[1]         INOUT         M5       DIFF_SSTL15     DDR           N/A           NONE       NONE    
    ddr_dqs_p[0]         INOUT         M2       DIFF_SSTL15     DDR           N/A           NONE       NONE    

Report Hierarchy Area:
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|Instance                                           |Module                                  |logic lut |ripple  |seq     |eram    |dsp     |dram lut |shifter lut |f7mux   |f8mux   |pll     |serdes   |pcie    |ddr     |
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|top                                                |design_top_wrapper                      |7045      |1042    |15030   |64      |0       |320      |16          |560     |280     |3       |0        |0       |1       |
|  u_four_channel_video_splicer_move                |four_channel_video_splicer_move         |934       |384     |2067    |32      |0       |0        |0           |0       |0       |0       |0        |0       |0       |
|    u0_down_samping_2x2                            |down_samping_2x2                        |18        |12      |31      |0       |0       |0        |0           |0       |0       |0       |0        |0       |0       |
|    u1_down_samping_2x2                            |down_samping_2x2                        |5         |0       |16      |0       |0       |0        |0           |0       |0       |0       |0        |0       |0       |
|    u2_down_samping_2x2                            |down_samping_2x2                        |3         |0       |15      |0       |0       |0        |0           |0       |0       |0       |0        |0       |0       |
|    u3_down_samping_2x2                            |down_samping_2x2                        |9         |0       |17      |0       |0       |0        |0           |0       |0       |0       |0        |0       |0       |
|    u_uidbufr_interconnect                         |uidbufr_interconnect                    |61        |0       |545     |0       |0       |0        |0           |0       |0       |0       |0        |0       |0       |
|    u_uidbufw_interconnect                         |uidbufw_interconnect                    |62        |0       |71      |0       |0       |0        |0           |0       |0       |0       |0        |0       |0       |
|    u_uivtc_video_move                             |uivtc_video_move                        |120       |108     |97      |0       |0       |0        |0           |0       |0       |0       |0        |0       |0       |
|    uidbuf_u0                                      |uidbuf                                  |147       |66      |298     |8       |0       |0        |0           |0       |0       |0       |0        |0       |0       |
|      fs_cap_R0                                    |fs_cap                                  |2         |0       |3       |0       |0       |0        |0           |0       |0       |0       |0        |0       |0       |
|      fs_cap_W0                                    |fs_cap                                  |2         |0       |6       |0       |0       |0        |0           |0       |0       |0       |0        |0       |0       |
|      u_rfifo                                      |rfifo                                   |44        |0       |90      |4       |0       |0        |0           |0       |0       |0       |0        |0       |0       |
|        ram_inst                                   |ram_infer_rfifo                         |0         |0       |0       |4       |0       |0        |0           |0       |0       |0       |0        |0       |0       |
|        rd_to_wr_cross_inst                        |fifo_cross_domain_addr_process_al_rfifo |12        |0       |34      |0       |0       |0        |0           |0       |0       |0       |0        |0       |0       |
|        wr_to_rd_cross_inst                        |fifo_cross_domain_addr_process_al_rfifo |11        |0       |32      |0       |0       |0        |0           |0       |0       |0       |0        |0       |0       |
|      u_wfifo                                      |wfifo                                   |53        |0       |92      |4       |0       |0        |0           |0       |0       |0       |0        |0       |0       |
|        ram_inst                                   |ram_infer_wfifo                         |0         |0       |0       |4       |0       |0        |0           |0       |0       |0       |0        |0       |0       |
|        rd_to_wr_cross_inst                        |fifo_cross_domain_addr_process_al_wfifo |8         |0       |30      |0       |0       |0        |0           |0       |0       |0       |0        |0       |0       |
|        wr_to_rd_cross_inst                        |fifo_cross_domain_addr_process_al_wfifo |17        |0       |39      |0       |0       |0        |0           |0       |0       |0       |0        |0       |0       |
|    uidbuf_u1                                      |uidbuf                                  |153       |66      |293     |8       |0       |0        |0           |0       |0       |0       |0        |0       |0       |
|      u_rfifo                                      |rfifo                                   |46        |0       |92      |4       |0       |0        |0           |0       |0       |0       |0        |0       |0       |
|        ram_inst                                   |ram_infer_rfifo                         |0         |0       |0       |4       |0       |0        |0           |0       |0       |0       |0        |0       |0       |
|        rd_to_wr_cross_inst                        |fifo_cross_domain_addr_process_al_rfifo |9         |0       |31      |0       |0       |0        |0           |0       |0       |0       |0        |0       |0       |
|        wr_to_rd_cross_inst                        |fifo_cross_domain_addr_process_al_rfifo |15        |0       |37      |0       |0       |0        |0           |0       |0       |0       |0        |0       |0       |
|      u_wfifo                                      |wfifo                                   |58        |0       |94      |4       |0       |0        |0           |0       |0       |0       |0        |0       |0       |
|        ram_inst                                   |ram_infer_wfifo                         |0         |0       |0       |4       |0       |0        |0           |0       |0       |0       |0        |0       |0       |
|        rd_to_wr_cross_inst                        |fifo_cross_domain_addr_process_al_wfifo |9         |0       |30      |0       |0       |0        |0           |0       |0       |0       |0        |0       |0       |
|        wr_to_rd_cross_inst                        |fifo_cross_domain_addr_process_al_wfifo |14        |0       |41      |0       |0       |0        |0           |0       |0       |0       |0        |0       |0       |
|    uidbuf_u2                                      |uidbuf                                  |159       |66      |297     |8       |0       |0        |0           |0       |0       |0       |0        |0       |0       |
|      u_rfifo                                      |rfifo                                   |52        |0       |92      |4       |0       |0        |0           |0       |0       |0       |0        |0       |0       |
|        ram_inst                                   |ram_infer_rfifo                         |0         |0       |0       |4       |0       |0        |0           |0       |0       |0       |0        |0       |0       |
|        rd_to_wr_cross_inst                        |fifo_cross_domain_addr_process_al_rfifo |7         |0       |28      |0       |0       |0        |0           |0       |0       |0       |0        |0       |0       |
|        wr_to_rd_cross_inst                        |fifo_cross_domain_addr_process_al_rfifo |18        |0       |40      |0       |0       |0        |0           |0       |0       |0       |0        |0       |0       |
|      u_wfifo                                      |wfifo                                   |55        |0       |93      |4       |0       |0        |0           |0       |0       |0       |0        |0       |0       |
|        ram_inst                                   |ram_infer_wfifo                         |0         |0       |0       |4       |0       |0        |0           |0       |0       |0       |0        |0       |0       |
|        rd_to_wr_cross_inst                        |fifo_cross_domain_addr_process_al_wfifo |11        |0       |32      |0       |0       |0        |0           |0       |0       |0       |0        |0       |0       |
|        wr_to_rd_cross_inst                        |fifo_cross_domain_addr_process_al_wfifo |13        |0       |38      |0       |0       |0        |0           |0       |0       |0       |0        |0       |0       |
|    uidbuf_u3                                      |uidbuf                                  |164       |66      |302     |8       |0       |0        |0           |0       |0       |0       |0        |0       |0       |
|      u_rfifo                                      |rfifo                                   |54        |0       |94      |4       |0       |0        |0           |0       |0       |0       |0        |0       |0       |
|        ram_inst                                   |ram_infer_rfifo                         |0         |0       |0       |4       |0       |0        |0           |0       |0       |0       |0        |0       |0       |
|        rd_to_wr_cross_inst                        |fifo_cross_domain_addr_process_al_rfifo |12        |0       |36      |0       |0       |0        |0           |0       |0       |0       |0        |0       |0       |
|        wr_to_rd_cross_inst                        |fifo_cross_domain_addr_process_al_rfifo |13        |0       |34      |0       |0       |0        |0           |0       |0       |0       |0        |0       |0       |
|      u_wfifo                                      |wfifo                                   |53        |0       |91      |4       |0       |0        |0           |0       |0       |0       |0        |0       |0       |
|        ram_inst                                   |ram_infer_wfifo                         |0         |0       |0       |4       |0       |0        |0           |0       |0       |0       |0        |0       |0       |
|        rd_to_wr_cross_inst                        |fifo_cross_domain_addr_process_al_wfifo |8         |0       |32      |0       |0       |0        |0           |0       |0       |0       |0        |0       |0       |
|        wr_to_rd_cross_inst                        |fifo_cross_domain_addr_process_al_wfifo |13        |0       |36      |0       |0       |0        |0           |0       |0       |0       |0        |0       |0       |
|  u_full_screen_switch                             |full_screen_switch                      |570       |76      |838     |20      |0       |0        |0           |0       |0       |0       |0        |0       |0       |
|    u_uidbufw_interconnect                         |uidbufw_interconnect                    |54        |0       |67      |0       |0       |0        |0           |0       |0       |0       |0        |0       |0       |
|    u_uivtc                                        |uivtc                                   |2         |0       |3       |0       |0       |0        |0           |0       |0       |0       |0        |0       |0       |
|    uidbuf_u0                                      |uidbuf_only_w                           |88        |12      |141     |4       |0       |0        |0           |0       |0       |0       |0        |0       |0       |
|      fs_cap_W0                                    |fs_cap                                  |2         |0       |8       |0       |0       |0        |0           |0       |0       |0       |0        |0       |0       |
|      u_wfifo                                      |wfifo                                   |60        |12      |104     |4       |0       |0        |0           |0       |0       |0       |0        |0       |0       |
|        ram_inst                                   |ram_infer_wfifo                         |0         |0       |0       |4       |0       |0        |0           |0       |0       |0       |0        |0       |0       |
|        rd_to_wr_cross_inst                        |fifo_cross_domain_addr_process_al_wfifo |12        |0       |36      |0       |0       |0        |0           |0       |0       |0       |0        |0       |0       |
|        wr_to_rd_cross_inst                        |fifo_cross_domain_addr_process_al_wfifo |21        |0       |43      |0       |0       |0        |0           |0       |0       |0       |0        |0       |0       |
|    uidbuf_u1                                      |uidbuf_only_w                           |79        |12      |133     |4       |0       |0        |0           |0       |0       |0       |0        |0       |0       |
|      fs_cap_W0                                    |fs_cap                                  |1         |0       |2       |0       |0       |0        |0           |0       |0       |0       |0        |0       |0       |
|      u_wfifo                                      |wfifo                                   |54        |12      |103     |4       |0       |0        |0           |0       |0       |0       |0        |0       |0       |
|        ram_inst                                   |ram_infer_wfifo                         |0         |0       |0       |4       |0       |0        |0           |0       |0       |0       |0        |0       |0       |
|        rd_to_wr_cross_inst                        |fifo_cross_domain_addr_process_al_wfifo |10        |0       |34      |0       |0       |0        |0           |0       |0       |0       |0        |0       |0       |
|        wr_to_rd_cross_inst                        |fifo_cross_domain_addr_process_al_wfifo |14        |0       |43      |0       |0       |0        |0           |0       |0       |0       |0        |0       |0       |
|    uidbuf_u2                                      |uidbuf_only_w                           |83        |12      |131     |4       |0       |0        |0           |0       |0       |0       |0        |0       |0       |
|      fs_cap_W0                                    |fs_cap                                  |1         |0       |2       |0       |0       |0        |0           |0       |0       |0       |0        |0       |0       |
|      u_wfifo                                      |wfifo                                   |59        |12      |101     |4       |0       |0        |0           |0       |0       |0       |0        |0       |0       |
|        ram_inst                                   |ram_infer_wfifo                         |0         |0       |0       |4       |0       |0        |0           |0       |0       |0       |0        |0       |0       |
|        rd_to_wr_cross_inst                        |fifo_cross_domain_addr_process_al_wfifo |11        |0       |32      |0       |0       |0        |0           |0       |0       |0       |0        |0       |0       |
|        wr_to_rd_cross_inst                        |fifo_cross_domain_addr_process_al_wfifo |15        |0       |43      |0       |0       |0        |0           |0       |0       |0       |0        |0       |0       |
|    uidbuf_u3                                      |uidbuf_only_w                           |85        |12      |133     |4       |0       |0        |0           |0       |0       |0       |0        |0       |0       |
|      fs_cap_W0                                    |fs_cap                                  |1         |0       |2       |0       |0       |0        |0           |0       |0       |0       |0        |0       |0       |
|      u_wfifo                                      |wfifo                                   |57        |12      |102     |4       |0       |0        |0           |0       |0       |0       |0        |0       |0       |
|        ram_inst                                   |ram_infer_wfifo                         |0         |0       |0       |4       |0       |0        |0           |0       |0       |0       |0        |0       |0       |
|        rd_to_wr_cross_inst                        |fifo_cross_domain_addr_process_al_wfifo |12        |0       |32      |0       |0       |0        |0           |0       |0       |0       |0        |0       |0       |
|        wr_to_rd_cross_inst                        |fifo_cross_domain_addr_process_al_wfifo |15        |0       |44      |0       |0       |0        |0           |0       |0       |0       |0        |0       |0       |
|    uidbuf_u4                                      |uidbuf_r_baseaddr_switch                |77        |28      |147     |4       |0       |0        |0           |0       |0       |0       |0        |0       |0       |
|      fs_cap_R0                                    |fs_cap                                  |2         |0       |7       |0       |0       |0        |0           |0       |0       |0       |0        |0       |0       |
|      u_rfifo                                      |rfifo                                   |45        |12      |102     |4       |0       |0        |0           |0       |0       |0       |0        |0       |0       |
|        ram_inst                                   |ram_infer_rfifo                         |0         |0       |0       |4       |0       |0        |0           |0       |0       |0       |0        |0       |0       |
|        rd_to_wr_cross_inst                        |fifo_cross_domain_addr_process_al_rfifo |11        |0       |38      |0       |0       |0        |0           |0       |0       |0       |0        |0       |0       |
|        wr_to_rd_cross_inst                        |fifo_cross_domain_addr_process_al_rfifo |14        |0       |39      |0       |0       |0        |0           |0       |0       |0       |0        |0       |0       |
|  u_hdmi_tx                                        |hdmi_tx                                 |395       |28      |872     |4       |0       |0        |16          |0       |0       |0       |0        |0       |0       |
|    u_hdmi2phy_wrapper                             |hdmi_phy_wrapper                        |23        |0       |48      |0       |0       |0        |0           |0       |0       |0       |0        |0       |0       |
|      u0_lane_lvds_10_1                            |lane_lvds_10_1                          |10        |0       |19      |0       |0       |0        |0           |0       |0       |0       |0        |0       |0       |
|      u1_lane_lvds_10_1                            |lane_lvds_10_1                          |3         |0       |8       |0       |0       |0        |0           |0       |0       |0       |0        |0       |0       |
|      u2_lane_lvds_10_1                            |lane_lvds_10_1                          |7         |0       |16      |0       |0       |0        |0           |0       |0       |0       |0        |0       |0       |
|      u3_lane_lvds_10_1                            |lane_lvds_10_1                          |3         |0       |5       |0       |0       |0        |0           |0       |0       |0       |0        |0       |0       |
|    u_hdmi_tx_controller_wrapper                   |hdmi_tx_controller_wrapper              |369       |28      |787     |4       |0       |0        |16          |0       |0       |0       |0        |0       |0       |
|      u0_hdmi_tmds_encode                          |hdmi_tmds_encode                        |67        |0       |155     |0       |0       |0        |0           |0       |0       |0       |0        |0       |0       |
|      u1_hdmi_tmds_encode                          |hdmi_tmds_encode                        |53        |0       |90      |0       |0       |0        |0           |0       |0       |0       |0        |0       |0       |
|      u2_hdmi_tmds_encode                          |hdmi_tmds_encode                        |51        |0       |92      |0       |0       |0        |0           |0       |0       |0       |0        |0       |0       |
|      u_hdmi_data_distribution                     |hdmi_data_distribution                  |4         |0       |38      |0       |0       |0        |0           |0       |0       |0       |0        |0       |0       |
|      u_hdmi_island_data_assemble                  |hdmi_island_data_assemble               |85        |0       |184     |0       |0       |0        |0           |0       |0       |0       |0        |0       |0       |
|      u_hdmi_island_data_gen                       |hdmi_island_data_gen                    |50        |0       |102     |2       |0       |0        |0           |0       |0       |0       |0        |0       |0       |
|        U_audio_sample_packet_2_channel            |audio_sample_packet_2_channel           |6         |0       |12      |2       |0       |0        |0           |0       |0       |0       |0        |0       |0       |
|          u_w64_d1024_fifo                         |w64_d1024_fifo                          |6         |0       |12      |2       |0       |0        |0           |0       |0       |0       |0        |0       |0       |
|        u_audio_clock_regeneration_packet          |audio_clock_regeneration_packet         |2         |0       |4       |0       |0       |0        |0           |0       |0       |0       |0        |0       |0       |
|      u_hdmi_video_data_assemble                   |hdmi_video_data_assemble                |4         |0       |34      |0       |0       |0        |16          |0       |0       |0       |0        |0       |0       |
|      u_hdmi_video_source                          |hdmi_video_source                       |29        |28      |38      |0       |0       |0        |0           |0       |0       |0       |0        |0       |0       |
|      u_video_axi_stream_receiver                  |video_axi_stream_receiver               |26        |0       |54      |2       |0       |0        |0           |0       |0       |0       |0        |0       |0       |
|        u_w24_d1024_fifo                           |w24_d1024_fifo                          |24        |0       |52      |2       |0       |0        |0           |0       |0       |0       |0        |0       |0       |
|  u_pll                                            |pll                                     |2         |0       |0       |0       |0       |0        |0           |0       |0       |1       |0        |0       |0       |
|......                                             |......                                  |-         |-       |-       |-       |-       |-        |-           |-       |-       |-       |-        |-       |-       |
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

RUN-1002 : start command "export_db fpga_prj_place.db"
RUN-1001 : Exported flow parameters
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported packer
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported ChipWatcher
RUN-1003 : finish command "export_db fpga_prj_place.db" in  1.365093s wall, 1.359375s user + 0.000000s system = 1.359375s CPU (99.6%)

RUN-1004 : used memory is 3039 MB, reserved memory is 3208 MB, peak memory is 3425 MB
RUN-1002 : start command "commit_param -step route"
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------------
RUN-1001 :     Parameters    |   Settings   |  Default Values  |  Note  
RUN-1001 : -------------------------------------------------------------
RUN-1001 :    enable_seed    |     off      |       off        |        
RUN-1001 :    hfn_to_clock   |  1000000000  |    1000000000    |        
RUN-1001 :      message      |   standard   |     standard     |        
RUN-1001 :    qor_monitor    |      on      |        on        |        
RUN-1001 :   speedup_effort  |      0       |        0         |        
RUN-1001 :    syn_ip_flow    |     off      |       off        |        
RUN-1001 :       thread      |      32      |       auto       |   *    
RUN-1001 : -------------------------------------------------------------
RUN-1001 : Print Route Property
RUN-1001 : -----------------------------------------------------------
RUN-1001 :     Parameters    |  Settings  |  Default Values  |  Note  
RUN-1001 : -----------------------------------------------------------
RUN-1001 :       effort      |   normal   |      normal      |        
RUN-1001 :      fix_hold     |    off     |       off        |        
RUN-1001 :   post_route_opt  |    auto    |       auto       |        
RUN-1001 :       timing      |   normal   |      normal      |        
RUN-1001 : -----------------------------------------------------------
RUN-1002 : start command "route"
RUN-1001 : Open license file C:/D/software/TD6.2/license/Anlogic.lic
PHY-1001 : Reconnected 53 VDD pins with routing demanding
PHY-1001 : Populate physical database on model design_top_wrapper.
RUN-1001 : Dedicate pll clock connection statistics:
RUN-1001 : Clock Region s_0_r [39,0][81,39]; Utilization: 1 out of 12
RUN-1001 : -------------------------------------------------------------------------------------------------------------------------------------------------------------------------
RUN-1001 :   Index  |                               Leading Clock                               |                                   Special Sink                                    
RUN-1001 : -------------------------------------------------------------------------------------------------------------------------------------------------------------------------
RUN-1001 :     1    |  u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/hctrl_clk_int  |  u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_pll1/pll_inst.fbclk  
RUN-1001 : -------------------------------------------------------------------------------------------------------------------------------------------------------------------------
RUN-1001 : Clock Region s_1_l [0,40][38,79]; Utilization: 1 out of 12
RUN-1001 : -------------------------------------------------------------------
RUN-1001 :   Index  |         Leading Clock          |      Special Sink      
RUN-1001 : -------------------------------------------------------------------
RUN-1001 :     1    |  u_full_screen_switch/clk_75m  |  u_pll/pll_inst.fbclk  
RUN-1001 : -------------------------------------------------------------------
PHY-1001 : Working orders of clock nets being processed in bank assignment:
PHY-1001 : u_full_screen_switch/clk_75m;
PHY-1001 : u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/hctrl_clk_int;
PHY-1001 : u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/hctrl_clk_bufg;
PHY-1001 : u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/apb_clk_o_syn_12;
PHY-1001 : I_sys_clk_syn_3;
PHY-1001 : u_hdmi_tx/u_hdmi2phy_wrapper/u0_lane_lvds_10_1/I_serial_clk_syn_1;
PHY-1001 : Internal bound Intnl_0_0_39_40 is being created.
PHY-1001 : Internal bound Intnl_0_40_39_40 is being created.
PHY-1001 : Internal bound Intnl_0_80_39_40 is being created.
PHY-1001 : Internal bound Intnl_39_80_33_40 is being created.
RUN-1001 : Clock region assignment statistics:
RUN-1001 : Clock Region s_0_l [0,0][38,39]; Utilization: 3 out of 12
RUN-1001 : -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
RUN-1001 :   Bank  |                               Leading Clock                                |       Type        |                                                   Buffer                                                   |  Regional Clock Fanouts  
RUN-1001 : -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
RUN-1001 :    1    |                        u_full_screen_switch/clk_75m                        |  (infered sclk)   |                              u_pll/bufg_feedback_auto_created_sclk_s_0_l_bk1                               |           513            
RUN-1001 :    2    |  u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/hctrl_clk_bufg  |  (infered sclk)   |    u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/bufg_hctrlclk_auto_created_sclk_s_0_l_bk2     |           134            
RUN-1001 :    3    |     u_hdmi_tx/u_hdmi2phy_wrapper/u0_lane_lvds_10_1/I_serial_clk_syn_1      |  (infered sclk)   |  u_hdmi_tx/u_hdmi2phy_wrapper/u0_lane_lvds_10_1/I_serial_clk_created_gclkinst_auto_created_sclk_s_0_l_bk3  |            29            
RUN-1001 : -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
RUN-1001 : Clock Region s_0_r [39,0][81,39]; Utilization: 5 out of 12
RUN-1001 : ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
RUN-1001 :   Bank  |                               Leading Clock                                |       Type        |                                                    Buffer                                                    |  Regional Clock Fanouts  
RUN-1001 : ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
RUN-1001 :    1    |  u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/hctrl_clk_int   |  (infered sclk)   |  u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_pll1/bufg_feedback_auto_created_sclk_s_0_r_bk1  |            1             
RUN-1001 :    2    |  u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/hctrl_clk_bufg  |  (infered sclk)   |     u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/bufg_hctrlclk_auto_created_sclk_s_0_r_bk2      |           1073           
RUN-1001 :    3    |    u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/apb_clk_o_syn_12    |  (infered sclk)   |  u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/apb_clk_o_created_gclkinst_auto_created_sclk_s_0_r_bk3  |           624            
RUN-1001 :    4    |                        u_full_screen_switch/clk_75m                        |  (infered sclk)   |                               u_pll/bufg_feedback_auto_created_sclk_s_0_r_bk4                                |            24            
RUN-1001 :    12   |  u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/hctrl_clk_bufg  |   (user sclk)     |      u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/gen_bank31_hctrl_clk$u_bank31_hctrl_clk       |           1073           
RUN-1001 : ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
RUN-1001 : Clock Region s_1_l [0,40][38,79]; Utilization: 3 out of 12
RUN-1001 : --------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
RUN-1001 :   Bank  |                               Leading Clock                                |       Type        |                                                Buffer                                                 |  Regional Clock Fanouts  
RUN-1001 : --------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
RUN-1001 :    1    |                        u_full_screen_switch/clk_75m                        |  (infered sclk)   |                            u_pll/bufg_feedback_auto_created_sclk_s_1_l_bk1                            |           370            
RUN-1001 :    2    |  u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/hctrl_clk_bufg  |  (infered sclk)   |  u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/bufg_hctrlclk_auto_created_sclk_s_1_l_bk2  |           747            
RUN-1001 :    3    |                              I_sys_clk_syn_3                               |  (infered sclk)   |                     I_sys_clk_dup_1_created_gclkinst_auto_created_sclk_s_1_l_bk3                      |            65            
RUN-1001 : --------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
RUN-1001 : Clock Region s_1_r [39,40][81,79]; Utilization: 4 out of 12
RUN-1001 : ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
RUN-1001 :   Bank  |                               Leading Clock                                |       Type        |                                                    Buffer                                                    |  Regional Clock Fanouts  
RUN-1001 : ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
RUN-1001 :    1    |  u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/hctrl_clk_bufg  |  (infered sclk)   |     u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/bufg_hctrlclk_auto_created_sclk_s_1_r_bk1      |           2636           
RUN-1001 :    2    |                        u_full_screen_switch/clk_75m                        |  (infered sclk)   |                               u_pll/bufg_feedback_auto_created_sclk_s_1_r_bk2                                |           188            
RUN-1001 :    3    |    u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/apb_clk_o_syn_12    |  (infered sclk)   |  u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/apb_clk_o_created_gclkinst_auto_created_sclk_s_1_r_bk3  |            23            
RUN-1001 :    12   |  u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/hctrl_clk_bufg  |   (user sclk)     |      u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/gen_bank32_hctrl_clk$u_bank32_hctrl_clk       |           2636           
RUN-1001 : ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
RUN-1001 : Clock Region s_2_l [0,80][38,119]; Utilization: 3 out of 12
RUN-1001 : --------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
RUN-1001 :   Bank  |                               Leading Clock                                |       Type        |                                                Buffer                                                 |  Regional Clock Fanouts  
RUN-1001 : --------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
RUN-1001 :    1    |  u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/hctrl_clk_bufg  |  (infered sclk)   |  u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/bufg_hctrlclk_auto_created_sclk_s_2_l_bk1  |           1088           
RUN-1001 :    2    |                        u_full_screen_switch/clk_75m                        |  (infered sclk)   |                            u_pll/bufg_feedback_auto_created_sclk_s_2_l_bk2                            |            21            
RUN-1001 :    3    |                              I_sys_clk_syn_3                               |  (infered sclk)   |                     I_sys_clk_dup_1_created_gclkinst_auto_created_sclk_s_2_l_bk3                      |            17            
RUN-1001 : --------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
RUN-1001 : Clock Region s_2_r [39,80][71,119]; Utilization: 2 out of 12
RUN-1001 : --------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
RUN-1001 :   Bank  |                               Leading Clock                                |       Type        |                                                Buffer                                                 |  Regional Clock Fanouts  
RUN-1001 : --------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
RUN-1001 :    1    |  u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/hctrl_clk_bufg  |  (infered sclk)   |  u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/bufg_hctrlclk_auto_created_sclk_s_2_r_bk1  |           1093           
RUN-1001 :    2    |                        u_full_screen_switch/clk_75m                        |  (infered sclk)   |                            u_pll/bufg_feedback_auto_created_sclk_s_2_r_bk2                            |            68            
RUN-1001 : --------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
PHY-1001 : Populate physical database on model design_top_wrapper.
PHY-1001 : Route runs in 32 thread(s)
RUN-1001 : There are total 13224 instances
RUN-1001 : 336 mslices, 11873 lslices, 60 pads(hr:11 hp:49), 64 brams, 0 dsps
RUN-1001 : There are total 30266 nets
RUN-6002 WARNING: There are 25 undriven nets.
RUN-6003 WARNING: There are 25 nets without any pin.
RUN-6004 WARNING: There are 37 nets with only 1 pin.
RUN-1001 : 18731 nets have 2 pins
RUN-1001 : 8540 nets have [3 - 5] pins
RUN-1001 : 1773 nets have [6 - 10] pins
RUN-1001 : 655 nets have [11 - 20] pins
RUN-1001 : 484 nets have [21 - 99] pins
RUN-1001 : 21 nets have 100+ pins
RUN-1002 : start command "start_timer"
USR-1006 : Autogen constraints ...
TMR-2505 : Start building timing graph for model design_top_wrapper.
TMR-2506 : Timing graph: tpin num: 112090, tnet num: 29304, tinst num: 13220, tnode num: 148967, tedge num: 180623.
TMR-2508 : Levelizing timing graph completed, there are 73 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer" in  17.060320s wall, 15.125000s user + 0.078125s system = 15.203125s CPU (89.1%)

RUN-1004 : used memory is 3135 MB, reserved memory is 3291 MB, peak memory is 3425 MB
PHY-1001 : 336 mslices, 11873 lslices, 60 pads(hr:11 hp:49), 64 brams, 0 dsps
TMR-2504 : Update delay of 29304 nets completely.
TMR-2502 : Annotated delay with mode Placed.
TMR-3001 : Initiate 12 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 3067 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Start global routing, caller is route ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 32 thread ...
PHY-1002 : len = 2.47373e+06, over cnt = 2101(0%), over = 4111, worst = 9
PHY-1002 : len = 2.50269e+06, over cnt = 1411(0%), over = 2401, worst = 9
PHY-1002 : len = 2.53427e+06, over cnt = 622(0%), over = 1014, worst = 9
PHY-1002 : len = 2.54893e+06, over cnt = 181(0%), over = 281, worst = 9
PHY-1002 : len = 2.5525e+06, over cnt = 41(0%), over = 73, worst = 7
PHY-1002 : len = 2.55344e+06, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  2.698337s wall, 2.953125s user + 0.031250s system = 2.984375s CPU (110.6%)

PHY-1001 : Congestion index: top1 = 58.69, top5 = 46.83, top10 = 40.57, top15 = 36.25.
PHY-1001 : End global routing;  3.707801s wall, 3.843750s user + 0.031250s system = 3.875000s CPU (104.5%)

PHY-1001 : Start detail routing ...
PHY-1001 : Current memory(MB): used = 3143, reserved = 3298, peak = 3425.
PHY-1001 : Detailed router is running in normal mode.
PHY-1001 : Generate detailed routing grids ...
RUN-1001 : Constructing routing connections.
PHY-1001 : End build routing graph; 8.564732s wall, 66.890625s user + 0.093750s system = 66.984375s CPU (782.1%)

PHY-1001 : Generate nets ...
PHY-1032 : Net u_four_channel_video_splicer_move/uidbuf_u0/u_rfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[2] with 0 non-virtual pins; routing is skipped.
PHY-1032 : Net u_four_channel_video_splicer_move/uidbuf_u0/u_rfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[1] with 1 non-virtual pins; routing is skipped.
PHY-1032 : Net u_four_channel_video_splicer_move/uidbuf_u0/u_rfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[0] with 1 non-virtual pins; routing is skipped.
PHY-1032 : Net u_four_channel_video_splicer_move/uidbuf_u0/u_rfifo/rd_to_wr_cross_inst/sync_r1[2] with 0 non-virtual pins; routing is skipped.
PHY-1032 : Net u_four_channel_video_splicer_move/uidbuf_u0/u_rfifo/rd_to_wr_cross_inst/sync_r1[1] with 0 non-virtual pins; routing is skipped.
PHY-1032 : Net u_four_channel_video_splicer_move/uidbuf_u0/u_rfifo/rd_to_wr_cross_inst/sync_r1[0] with 0 non-virtual pins; routing is skipped.
PHY-1032 : Net u_four_channel_video_splicer_move/uidbuf_u0/u_wfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[2] with 1 non-virtual pins; routing is skipped.
PHY-1032 : Net u_four_channel_video_splicer_move/uidbuf_u0/u_wfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[1] with 1 non-virtual pins; routing is skipped.
PHY-1032 : Net u_four_channel_video_splicer_move/uidbuf_u0/u_wfifo/wr_to_rd_cross_inst/sync_r1[2] with 0 non-virtual pins; routing is skipped.
PHY-1032 : Net u_four_channel_video_splicer_move/uidbuf_u0/u_wfifo/wr_to_rd_cross_inst/sync_r1[1] with 0 non-virtual pins; routing is skipped.
PHY-1032 : Net u_four_channel_video_splicer_move/uidbuf_u0/u_wfifo/wr_to_rd_cross_inst/sync_r1[0] with 1 non-virtual pins; routing is skipped.
PHY-1032 : Net u_four_channel_video_splicer_move/uidbuf_u1/u_rfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[1] with 0 non-virtual pins; routing is skipped.
PHY-1032 : Net u_four_channel_video_splicer_move/uidbuf_u1/u_rfifo/rd_to_wr_cross_inst/sync_r1[2] with 1 non-virtual pins; routing is skipped.
PHY-1032 : Net u_four_channel_video_splicer_move/uidbuf_u1/u_rfifo/rd_to_wr_cross_inst/sync_r1[1] with 0 non-virtual pins; routing is skipped.
PHY-1032 : Net u_four_channel_video_splicer_move/uidbuf_u1/u_rfifo/rd_to_wr_cross_inst/sync_r1[0] with 1 non-virtual pins; routing is skipped.
PHY-1032 : Net u_four_channel_video_splicer_move/uidbuf_u1/u_wfifo/wr_to_rd_cross_inst/sync_r1[2] with 1 non-virtual pins; routing is skipped.
PHY-1032 : Net u_four_channel_video_splicer_move/uidbuf_u1/u_wfifo/wr_to_rd_cross_inst/sync_r1[1] with 1 non-virtual pins; routing is skipped.
PHY-1032 : Net u_four_channel_video_splicer_move/uidbuf_u1/u_wfifo/wr_to_rd_cross_inst/sync_r1[0] with 1 non-virtual pins; routing is skipped.
PHY-1032 : Net u_four_channel_video_splicer_move/uidbuf_u2/u_rfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[1] with 0 non-virtual pins; routing is skipped.
PHY-1032 : Net u_four_channel_video_splicer_move/uidbuf_u2/u_rfifo/rd_to_wr_cross_inst/sync_r1[2] with 1 non-virtual pins; routing is skipped.
PHY-1032 Similar messages will be suppressed.
RUN-1001 : Generate nets statistics:
RUN-1001 : ------------------------------
RUN-1001 :         Type        |  Nets   
RUN-1001 : ------------------------------
RUN-1001 :        Route        |  24289  
RUN-1001 :      DontRoute      |  5977   
RUN-1001 :      RouteSinks     |  79214  
RUN-1001 :   RouteEntitySinks  |    0    
RUN-1001 :       Lut2Dff       |    0    
RUN-1001 :       Ram2Dff       |    0    
RUN-1001 :      Carry2Dff      |    0    
RUN-1001 : ------------------------------
RUN-1001 : DR clock net summary:
RUN-1001 : --------------------------------------------------------------------------------------------------------------------------
RUN-1001 :   Net Idx  |                                           Net Name                                            |  Clock Type  
RUN-1001 : --------------------------------------------------------------------------------------------------------------------------
RUN-1001 :      1     |                                        I_sys_clk_dup_1                                        |    Normal    
RUN-1001 :      2     |                                        I_sys_clk_syn_3                                        |    Normal    
RUN-1001 :      3     |                                 u_full_screen_switch/clk_75m                                  |    Normal    
RUN-1001 :      4     |                  u_hdmi_tx/u_hdmi2phy_wrapper/u0_lane_lvds_10_1/I_serial_clk                  |    Normal    
RUN-1001 :      5     |               u_hdmi_tx/u_hdmi2phy_wrapper/u0_lane_lvds_10_1/I_serial_clk_syn_1               |    Normal    
RUN-1001 :      6     |                                        u_pll/clk0_buf                                         |    Normal    
RUN-1001 :      7     |                 u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/apb_clk_o                 |    Normal    
RUN-1001 :      8     |             u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/apb_clk_o_syn_12              |    Normal    
RUN-1001 :      9     |                u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/clkc1                |    Normal    
RUN-1001 :     10     |                u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/clkc2                |    Normal    
RUN-1001 :     11     |           u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/hctrl_clk_bufg            |    Normal    
RUN-1001 :     12     |            u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/hctrl_clk_int            |    Normal    
RUN-1001 :     13     |            u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/pll0_ddr_clk             |    Normal    
RUN-1001 :     14     |            u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/pll0_phy_clk             |    Normal    
RUN-1001 :     15     |           u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_pll1/clk0_buf           |    Normal    
RUN-1001 :     16     |            u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_pll1/refclk            |    Normal    
RUN-1001 :     17     |  u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_ddrphy_standard/u_ddrphy/D_ioclk_1[0]  |    Normal    
RUN-1001 :     18     |  u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_ddrphy_standard/u_ddrphy/D_ioclk_1[1]  |    Normal    
RUN-1001 :     19     |  u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_ddrphy_standard/u_ddrphy/D_ioclk_2[0]  |    Normal    
RUN-1001 :     20     |  u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_ddrphy_standard/u_ddrphy/D_ioclk_2[1]  |    Normal    
RUN-1001 : --------------------------------------------------------------------------------------------------------------------------
RUN-1001 : DR clock buffer summary:
RUN-1001 : ----------------------------------------------------------------------------------------------------------------------
RUN-1001 :   Idx  |                                                     Name                                                     
RUN-1001 : ----------------------------------------------------------------------------------------------------------------------
RUN-1001 :    1   |      u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/gen_bank31_hctrl_clk$u_bank31_hctrl_clk       
RUN-1001 :    2   |      u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/gen_bank32_hctrl_clk$u_bank32_hctrl_clk       
RUN-1001 :    3   |                               u_pll/bufg_feedback_auto_created_sclk_s_0_l_bk1                                
RUN-1001 :    4   |     u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/bufg_hctrlclk_auto_created_sclk_s_0_l_bk2      
RUN-1001 :    5   |   u_hdmi_tx/u_hdmi2phy_wrapper/u0_lane_lvds_10_1/I_serial_clk_created_gclkinst_auto_created_sclk_s_0_l_bk3   
RUN-1001 :    6   |  u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_pll1/bufg_feedback_auto_created_sclk_s_0_r_bk1  
RUN-1001 :    7   |     u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/bufg_hctrlclk_auto_created_sclk_s_0_r_bk2      
RUN-1001 :    8   |  u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/apb_clk_o_created_gclkinst_auto_created_sclk_s_0_r_bk3  
RUN-1001 :    9   |                               u_pll/bufg_feedback_auto_created_sclk_s_0_r_bk4                                
RUN-1001 :   10   |                               u_pll/bufg_feedback_auto_created_sclk_s_1_l_bk1                                
RUN-1001 :   11   |     u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/bufg_hctrlclk_auto_created_sclk_s_1_l_bk2      
RUN-1001 :   12   |                         I_sys_clk_dup_1_created_gclkinst_auto_created_sclk_s_1_l_bk3                         
RUN-1001 :   13   |     u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/bufg_hctrlclk_auto_created_sclk_s_1_r_bk1      
RUN-1001 :   14   |                               u_pll/bufg_feedback_auto_created_sclk_s_1_r_bk2                                
RUN-1001 :   15   |  u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/apb_clk_o_created_gclkinst_auto_created_sclk_s_1_r_bk3  
RUN-1001 :   16   |     u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/bufg_hctrlclk_auto_created_sclk_s_2_l_bk1      
RUN-1001 :   17   |                               u_pll/bufg_feedback_auto_created_sclk_s_2_l_bk2                                
RUN-1001 :   18   |                         I_sys_clk_dup_1_created_gclkinst_auto_created_sclk_s_2_l_bk3                         
RUN-1001 :   19   |     u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/bufg_hctrlclk_auto_created_sclk_s_2_r_bk1      
RUN-1001 :   20   |                               u_pll/bufg_feedback_auto_created_sclk_s_2_r_bk2                                
RUN-1001 : ----------------------------------------------------------------------------------------------------------------------
PHY-1001 : Current memory(MB): used = 3501, reserved = 3629, peak = 3501.
PHY-1001 : End build detailed router design. 9.374918s wall, 67.593750s user + 0.093750s system = 67.687500s CPU (722.0%)

PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Tile base routing.....
PHY-1001 : 352 nets need to preroute.
PHY-1001 : Current memory(MB): used = 3510, reserved = 3638, peak = 3510.
PHY-1022 : len = 0, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End phase 1; 0.507122s wall, 5.625000s user + 0.000000s system = 5.625000s CPU (1109.2%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Clock net routing.....
PHY-1001 : Routed 0% nets.
PHY-1022 : len = 573440, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End initial clock net routed; 3.291696s wall, 3.171875s user + 0.000000s system = 3.171875s CPU (96.4%)

PHY-1001 : Current memory(MB): used = 3606, reserved = 3740, peak = 3606.
PHY-1001 : End phase 2; 3.426685s wall, 3.296875s user + 0.000000s system = 3.296875s CPU (96.2%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Initial routing .....
PHY-1001 : Routed 38% nets.
PHY-1001 : Routed 60% nets.
PHY-1001 : Routed 71% nets.
PHY-1001 : Routed 80% nets.
PHY-1022 : len = 3.8713e+06, over cnt = 11177(0%), over = 11770, worst = 5, crit = 0
PHY-1001 : Current memory(MB): used = 3641, reserved = 3776, peak = 3641.
PHY-1001 : End initial routed; 20.271672s wall, 36.984375s user + 0.109375s system = 37.093750s CPU (183.0%)

PHY-1001 : Update timing.....
PHY-1001 : 152/23728(0%) critical/total net(s).
RUN-1001 : ------------------------------------------
RUN-1001 :   Type   |  WNS(ns)  |  TNS(ns)   |  FEP  
RUN-1001 : ------------------------------------------
RUN-1001 :   Setup  |  -4.833   |  -510.412  |  127  
RUN-1001 :   Hold   |  -3.271   |  -392.918  |  234  
RUN-1001 : ------------------------------------------
PHY-1001 : End update timing; 23.208012s wall, 20.718750s user + 0.296875s system = 21.015625s CPU (90.6%)

PHY-1001 : Current memory(MB): used = 4432, reserved = 4587, peak = 4598.
PHY-1001 : End phase 3; 43.480899s wall, 57.703125s user + 0.406250s system = 58.109375s CPU (133.6%)

PHY-1001 : Build lut bridge;  0.697836s wall, 0.656250s user + 0.000000s system = 0.656250s CPU (94.0%)

PHY-1001 : ===== Detail Route Phase 4 =====
PHY-1001 : Update congestion.....
PHY-1001 : top1  = 52.05(S67.39, N58.84, E57.33, W52.31, I79.17, O57.30)
PHY-1001 : top5  = 41.36(S51.74, N45.59, E42.28, W39.14, I56.71, O41.95)
PHY-1001 : top10 = 36.03(S43.87, N38.35, E34.41, W31.81, I44.70, O34.33)
PHY-1001 : top15 = 32.42(S38.37, N33.37, E29.16, W27.10, I36.01, O29.28)
RUN-1001 : Congestion Table Of Detail Routing:
RUN-1001 : -------------------------------------------------------------------------------------------------------------------
RUN-1001 :   Direction  |  Avg Congestion  |  Congestion Level  |  Avg LUT Input  |   Congestion Box    |  Critical Ratio(%)  
RUN-1001 : -------------------------------------------------------------------------------------------------------------------
RUN-1001 :     East     |      87.88%      |         0          |     60.94%      |  [73 24] - [73 24]  |        0.00%        
RUN-1001 :     South    |      86.00%      |         1          |     59.77%      |  [71 29] - [72 30]  |        0.00%        
RUN-1001 :     East     |      81.82%      |         0          |     70.31%      |  [72 21] - [72 21]  |        0.00%        
RUN-1001 :     North    |      81.08%      |         0          |      0.00%      |  [81 65] - [81 65]  |        2.70%        
RUN-1001 :     North    |      81.08%      |         0          |      0.00%      |  [81 63] - [81 63]  |        2.70%        
RUN-1001 : -------------------------------------------------------------------------------------------------------------------
PHY-1001 : End update congestion; 1.303794s wall, 1.109375s user + 0.000000s system = 1.109375s CPU (85.1%)

PHY-1001 : Start to hold timing optimize.
PHY-1001 : Processed 98 pins with HWNS -3.271ns HTNS -390.655ns FEP 189 took 0.355192 seconds.
PHY-1001 : End hold timing optimize; 0.355192s wall, 0.328125s user + 0.000000s system = 0.328125s CPU (92.4%)

PHY-1001 : Start to setup timing optimize.
PHY-1001 : Start to optimize timing with net base.....
PHY-1001 : Iter 1; Processed 20 pins with SWNS -4.451ns STNS -504.708ns FEP 122 took 1.00042 seconds.
PHY-1001 : End setup timing optimize; 1.356509s wall, 1.234375s user + 0.000000s system = 1.234375s CPU (91.0%)

PHY-0007 : Phase: 4; Congestion: {52.05, 41.36, 36.03, 32.42}; Timing: {-4.451ns, -504.708ns, 122}
PHY-1022 : len = 3.87731e+06, over cnt = 11171(0%), over = 11765, worst = 5, crit = 0
PHY-1001 : Ripup-reroute.....
PHY-1001 : ===== DR Iter 1 =====
PHY-1022 : len = 3.93147e+06, over cnt = 4420(0%), over = 4551, worst = 3, crit = 0
PHY-1001 : End DR Iter 1; 7.021201s wall, 14.359375s user + 0.031250s system = 14.390625s CPU (205.0%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1022 : len = 3.94891e+06, over cnt = 2190(0%), over = 2202, worst = 2, crit = 0
PHY-1001 : End DR Iter 2; 3.836467s wall, 7.281250s user + 0.031250s system = 7.312500s CPU (190.6%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1022 : len = 3.95107e+06, over cnt = 1533(0%), over = 1537, worst = 2, crit = 0
PHY-1001 : End DR Iter 3; 1.521561s wall, 3.187500s user + 0.000000s system = 3.187500s CPU (209.5%)

PHY-1001 : ===== DR Iter 4 =====
PHY-1022 : len = 3.97272e+06, over cnt = 628(0%), over = 631, worst = 2, crit = 0
PHY-1001 : End DR Iter 4; 1.482226s wall, 2.328125s user + 0.000000s system = 2.328125s CPU (157.1%)

PHY-1001 : ===== DR Iter 5 =====
PHY-1022 : len = 3.97766e+06, over cnt = 361(0%), over = 364, worst = 2, crit = 0
PHY-1001 : End DR Iter 5; 1.260880s wall, 1.734375s user + 0.000000s system = 1.734375s CPU (137.6%)

PHY-1001 : ===== DR Iter 6 =====
PHY-1022 : len = 3.97846e+06, over cnt = 327(0%), over = 329, worst = 2, crit = 0
PHY-1001 : End DR Iter 6; 0.847853s wall, 0.921875s user + 0.000000s system = 0.921875s CPU (108.7%)

PHY-1001 : ===== DR Iter 7 =====
PHY-1022 : len = 3.97878e+06, over cnt = 318(0%), over = 320, worst = 2, crit = 0
PHY-1001 : End DR Iter 7; 0.670256s wall, 0.687500s user + 0.000000s system = 0.687500s CPU (102.6%)

PHY-1001 : Update congestion.....
PHY-1001 : top1  = 47.29(S59.57, N52.56, E53.32, W47.63, I79.17, O57.30)
PHY-1001 : top5  = 38.87(S47.88, N41.69, E41.44, W37.74, I56.71, O41.95)
PHY-1001 : top10 = 34.30(S41.28, N35.39, E34.48, W31.58, I44.70, O34.33)
PHY-1001 : top15 = 31.12(S36.44, N31.19, E29.75, W27.57, I36.01, O29.28)
RUN-1001 : Congestion Table Of Detail Routing:
RUN-1001 : -------------------------------------------------------------------------------------------------------------------
RUN-1001 :   Direction  |  Avg Congestion  |  Congestion Level  |  Avg LUT Input  |   Congestion Box    |  Critical Ratio(%)  
RUN-1001 : -------------------------------------------------------------------------------------------------------------------
RUN-1001 :     South    |      83.78%      |         0          |     46.88%      |  [75 51] - [75 51]  |        0.00%        
RUN-1001 : -------------------------------------------------------------------------------------------------------------------
PHY-1001 : End update congestion; 0.047464s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (98.8%)

PHY-1001 : ===== DR Iter 8 =====
PHY-1022 : len = 3.99146e+06, over cnt = 50(0%), over = 52, worst = 2, crit = 0
PHY-1001 : End DR Iter 8; 0.738583s wall, 0.562500s user + 0.000000s system = 0.562500s CPU (76.2%)

PHY-1001 : ==== DR Iter 9 ====
PHY-1022 : len = 3.99227e+06, over cnt = 31(0%), over = 33, worst = 2, crit = 0
PHY-1001 : End DR Iter 9; 0.676601s wall, 0.640625s user + 0.000000s system = 0.640625s CPU (94.7%)

PHY-1001 : ==== DR Iter 10 ====
PHY-1022 : len = 3.99278e+06, over cnt = 25(0%), over = 27, worst = 2, crit = 0
PHY-1001 : End DR Iter 10; 0.441361s wall, 0.390625s user + 0.000000s system = 0.390625s CPU (88.5%)

PHY-1001 : ==== DR Iter 11 ====
PHY-1022 : len = 3.99291e+06, over cnt = 24(0%), over = 26, worst = 2, crit = 0
PHY-1001 : End DR Iter 11; 0.438360s wall, 0.406250s user + 0.000000s system = 0.406250s CPU (92.7%)

PHY-1001 : ==== DR Iter 12 ====
PHY-1022 : len = 3.99291e+06, over cnt = 24(0%), over = 26, worst = 2, crit = 0
PHY-1001 : End DR Iter 12; 0.432502s wall, 0.421875s user + 0.000000s system = 0.421875s CPU (97.5%)

PHY-1001 : Update congestion.....
PHY-1001 : top1  = 47.48(S59.30, N52.50, E53.18, W47.76, I79.17, O57.30)
PHY-1001 : top5  = 39.03(S47.87, N41.81, E41.51, W37.85, I56.71, O41.95)
PHY-1001 : top10 = 34.44(S41.37, N35.53, E34.60, W31.72, I44.70, O34.33)
PHY-1001 : top15 = 31.26(S36.55, N31.32, E29.88, W27.70, I36.01, O29.28)
RUN-1001 : Congestion Table Of Detail Routing:
RUN-1001 : -------------------------------------------------------------------------------------------------------------------
RUN-1001 :   Direction  |  Avg Congestion  |  Congestion Level  |  Avg LUT Input  |   Congestion Box    |  Critical Ratio(%)  
RUN-1001 : -------------------------------------------------------------------------------------------------------------------
RUN-1001 :     South    |      83.78%      |         0          |     46.88%      |  [75 51] - [75 51]  |        0.00%        
RUN-1001 : -------------------------------------------------------------------------------------------------------------------
PHY-1001 : End update congestion; 0.043105s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (145.0%)

PHY-1001 : ===== DR Iter 13 =====
PHY-1022 : len = 3.99291e+06, over cnt = 24(0%), over = 26, worst = 2, crit = 0
PHY-1001 : End DR Iter 13; 0.339038s wall, 0.296875s user + 0.000000s system = 0.296875s CPU (87.6%)

PHY-1001 : ==== DR Iter 14 ====
PHY-1022 : len = 3.99291e+06, over cnt = 24(0%), over = 26, worst = 2, crit = 0
PHY-1001 : End DR Iter 14; 0.436208s wall, 0.390625s user + 0.000000s system = 0.390625s CPU (89.6%)

PHY-1001 : ==== DR Iter 15 ====
PHY-1022 : len = 3.99291e+06, over cnt = 24(0%), over = 26, worst = 2, crit = 0
PHY-1001 : End DR Iter 15; 0.435284s wall, 0.406250s user + 0.000000s system = 0.406250s CPU (93.3%)

PHY-1001 : ==== DR Iter 16 ====
PHY-1022 : len = 3.9928e+06, over cnt = 16(0%), over = 16, worst = 1, crit = 0
PHY-1001 : End DR Iter 16; 0.688091s wall, 0.703125s user + 0.015625s system = 0.718750s CPU (104.5%)

PHY-1001 : ==== DR Iter 17 ====
PHY-1022 : len = 3.99278e+06, over cnt = 4(0%), over = 4, worst = 1, crit = 0
PHY-1001 : End DR Iter 17; 1.071627s wall, 1.031250s user + 0.000000s system = 1.031250s CPU (96.2%)

PHY-1001 : ==== DR Iter 18 ====
PHY-1022 : len = 3.99285e+06, over cnt = 2(0%), over = 2, worst = 1, crit = 0
PHY-1001 : End DR Iter 18; 0.699667s wall, 0.593750s user + 0.000000s system = 0.593750s CPU (84.9%)

PHY-1001 : Update congestion.....
PHY-1001 : top1  = 47.45(S59.28, N52.46, E53.20, W47.76, I79.17, O57.30)
PHY-1001 : top5  = 39.03(S47.91, N41.82, E41.50, W37.87, I56.71, O41.95)
PHY-1001 : top10 = 34.45(S41.40, N35.54, E34.60, W31.74, I44.70, O34.33)
PHY-1001 : top15 = 31.27(S36.59, N31.33, E29.88, W27.72, I36.01, O29.28)
RUN-1001 : Congestion Table Of Detail Routing:
RUN-1001 : -------------------------------------------------------------------------------------------------------------------
RUN-1001 :   Direction  |  Avg Congestion  |  Congestion Level  |  Avg LUT Input  |   Congestion Box    |  Critical Ratio(%)  
RUN-1001 : -------------------------------------------------------------------------------------------------------------------
RUN-1001 :     South    |      83.78%      |         0          |     46.88%      |  [75 51] - [75 51]  |        0.00%        
RUN-1001 : -------------------------------------------------------------------------------------------------------------------
PHY-1001 : End update congestion; 0.044158s wall, 0.093750s user + 0.000000s system = 0.093750s CPU (212.3%)

PHY-1001 : ===== DR Iter 19 =====
PHY-1022 : len = 3.99285e+06, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End DR Iter 19; 0.396103s wall, 0.375000s user + 0.000000s system = 0.375000s CPU (94.7%)

PHY-1001 : Update congestion.....
PHY-1001 : top1  = 47.45(S59.28, N52.46, E53.20, W47.76, I79.17, O57.30)
PHY-1001 : top5  = 39.03(S47.92, N41.82, E41.49, W37.87, I56.71, O41.95)
PHY-1001 : top10 = 34.45(S41.41, N35.54, E34.60, W31.74, I44.70, O34.33)
PHY-1001 : top15 = 31.27(S36.60, N31.33, E29.88, W27.72, I36.01, O29.28)
RUN-1001 : Congestion Table Of Detail Routing:
RUN-1001 : -------------------------------------------------------------------------------------------------------------------
RUN-1001 :   Direction  |  Avg Congestion  |  Congestion Level  |  Avg LUT Input  |   Congestion Box    |  Critical Ratio(%)  
RUN-1001 : -------------------------------------------------------------------------------------------------------------------
RUN-1001 :     South    |      83.78%      |         0          |     46.88%      |  [75 51] - [75 51]  |        0.00%        
RUN-1001 : -------------------------------------------------------------------------------------------------------------------
PHY-1001 : End update congestion; 0.042476s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (73.6%)

PHY-1001 : Update timing.....
PHY-1001 : 180/23728(0%) critical/total net(s).
RUN-1001 : ------------------------------------------
RUN-1001 :   Type   |  WNS(ns)  |  TNS(ns)   |  FEP  
RUN-1001 : ------------------------------------------
RUN-1001 :   Setup  |  -4.493   |  -507.788  |  127  
RUN-1001 :   Hold   |  -3.271   |  -387.453  |  187  
RUN-1001 : ------------------------------------------
PHY-1001 : End update timing; 3.523595s wall, 3.328125s user + 0.000000s system = 3.328125s CPU (94.5%)

PHY-1001 : Commit to database.....
PHY-1001 : End commit to database; 0.252248s wall, 0.218750s user + 0.000000s system = 0.218750s CPU (86.7%)

PHY-1001 : Current memory(MB): used = 4448, reserved = 4609, peak = 4598.
PHY-1001 : End phase 4; 32.015060s wall, 44.671875s user + 0.093750s system = 44.765625s CPU (139.8%)

PHY-1001 : ===== Detail Route Phase 5 =====
PHY-1001 : Update congestion.....
PHY-1001 : top1  = 47.45(S59.28, N52.46, E53.20, W47.76, I79.17, O57.30)
PHY-1001 : top5  = 39.03(S47.92, N41.82, E41.49, W37.87, I56.71, O41.95)
PHY-1001 : top10 = 34.45(S41.41, N35.54, E34.60, W31.74, I44.70, O34.33)
PHY-1001 : top15 = 31.27(S36.60, N31.33, E29.88, W27.72, I36.01, O29.28)
PHY-1001 : End update congestion; 0.045858s wall, 0.203125s user + 0.000000s system = 0.203125s CPU (442.9%)

PHY-1001 : Start to hold timing optimize.
PHY-1001 : Processed 51 pins with HWNS -3.271ns HTNS -387.399ns FEP 185 took 0.326875 seconds.
PHY-1001 : End hold timing optimize; 0.326875s wall, 0.296875s user + 0.000000s system = 0.296875s CPU (90.8%)

PHY-1001 : Start to setup timing optimize.
PHY-1001 : Start to optimize timing with net base.....
PHY-1001 : Iter 1; Processed 11 pins with SWNS -4.468ns STNS -506.661ns FEP 122 took 1.04975 seconds.
PHY-1001 : End setup timing optimize; 1.370569s wall, 1.281250s user + 0.000000s system = 1.281250s CPU (93.5%)

PHY-1022 : len = 3.99483e+06, over cnt = 11(0%), over = 11, worst = 1, crit = 0
PHY-1001 : Ripup-reroute.....
PHY-1001 : ===== DR Iter 1 =====
PHY-1022 : len = 3.99506e+06, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End DR Iter 1; 0.350270s wall, 0.265625s user + 0.000000s system = 0.265625s CPU (75.8%)

PHY-1001 : Update timing.....
PHY-1001 : 143/23728(0%) critical/total net(s).
RUN-1001 : ------------------------------------------
RUN-1001 :   Type   |  WNS(ns)  |  TNS(ns)   |  FEP  
RUN-1001 : ------------------------------------------
RUN-1001 :   Setup  |  -4.468   |  -506.661  |  122  
RUN-1001 :   Hold   |  -3.271   |  -387.399  |  185  
RUN-1001 : ------------------------------------------
PHY-1001 : End update timing; 0.454166s wall, 0.421875s user + 0.000000s system = 0.421875s CPU (92.9%)

PHY-1001 : Commit to database.....
PHY-1001 : End commit to database; 0.007784s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : Current memory(MB): used = 4448, reserved = 4609, peak = 4598.
PHY-1001 : End phase 5; 3.183380s wall, 3.203125s user + 0.015625s system = 3.218750s CPU (101.1%)

PHY-1001 : ===== Detail Route Phase 6 =====
PHY-1001 : Update congestion.....
PHY-1001 : top1  = 47.45(S59.30, N52.46, E53.20, W47.76, I79.17, O57.30)
PHY-1001 : top5  = 39.03(S47.93, N41.82, E41.48, W37.87, I56.71, O41.95)
PHY-1001 : top10 = 34.46(S41.42, N35.54, E34.59, W31.75, I44.70, O34.33)
PHY-1001 : top15 = 31.28(S36.61, N31.33, E29.88, W27.72, I36.01, O29.28)
PHY-1001 : End update congestion; 0.044892s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (69.6%)

PHY-1001 : Start to hold timing optimize.
PHY-1001 : Processed 49 pins with HWNS -3.271ns HTNS -387.399ns FEP 185 took 0.313811 seconds.
PHY-1001 : End hold timing optimize; 0.313811s wall, 0.265625s user + 0.000000s system = 0.265625s CPU (84.6%)

PHY-1001 : Start to setup timing optimize.
PHY-1001 : Start to optimize timing with net base.....
PHY-1001 : Iter 1; Processed 2 pins with SWNS -4.468ns STNS -506.661ns FEP 122 took 0.310428 seconds.
PHY-1001 : End setup timing optimize; 0.639207s wall, 0.578125s user + 0.000000s system = 0.578125s CPU (90.4%)

PHY-1022 : len = 3.99506e+06, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : Update timing.....
PHY-1001 : 143/23728(0%) critical/total net(s).
RUN-1001 : ------------------------------------------
RUN-1001 :   Type   |  WNS(ns)  |  TNS(ns)   |  FEP  
RUN-1001 : ------------------------------------------
RUN-1001 :   Setup  |  -4.468   |  -506.661  |  122  
RUN-1001 :   Hold   |  -3.271   |  -387.399  |  185  
RUN-1001 : ------------------------------------------
PHY-1001 : End update timing; 0.333419s wall, 0.312500s user + 0.000000s system = 0.312500s CPU (93.7%)

PHY-1001 : Commit to database.....
PHY-1001 : End commit to database; 0.006065s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : Current memory(MB): used = 4448, reserved = 4609, peak = 4598.
PHY-1001 : End phase 6; 1.674036s wall, 1.625000s user + 0.000000s system = 1.625000s CPU (97.1%)

PHY-1003 : Routed, final wirelength = 3.99506e+06
RUN-1001 : Clock region assignment statistics:
RUN-1001 : Clock Region s_0_l [0,0][38,39]; Utilization: 3 out of 12
RUN-1001 : ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
RUN-1001 :   Bank  |                               Assigned Clock                               |                                Route Clock                                 |  Marking  |                                                   Buffer                                                   |  Regional Clock Fanouts  
RUN-1001 : ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
RUN-1001 :    1    |                        u_full_screen_switch/clk_75m                        |                        u_full_screen_switch/clk_75m                        |           |                              u_pll/bufg_feedback_auto_created_sclk_s_0_l_bk1                               |           513            
RUN-1001 :    2    |  u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/hctrl_clk_bufg  |  u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/hctrl_clk_bufg  |           |    u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/bufg_hctrlclk_auto_created_sclk_s_0_l_bk2     |           134            
RUN-1001 :    3    |     u_hdmi_tx/u_hdmi2phy_wrapper/u0_lane_lvds_10_1/I_serial_clk_syn_1      |     u_hdmi_tx/u_hdmi2phy_wrapper/u0_lane_lvds_10_1/I_serial_clk_syn_1      |           |  u_hdmi_tx/u_hdmi2phy_wrapper/u0_lane_lvds_10_1/I_serial_clk_created_gclkinst_auto_created_sclk_s_0_l_bk3  |            29            
RUN-1001 : ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
RUN-1001 : Clock Region s_0_r [39,0][81,39]; Utilization: 5 out of 12
RUN-1001 : ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
RUN-1001 :   Bank  |                               Assigned Clock                               |                                Route Clock                                 |  Marking  |                                                    Buffer                                                    |  Regional Clock Fanouts  
RUN-1001 : ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
RUN-1001 :    1    |  u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/hctrl_clk_int   |  u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/hctrl_clk_int   |           |  u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_pll1/bufg_feedback_auto_created_sclk_s_0_r_bk1  |            1             
RUN-1001 :    2    |  u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/hctrl_clk_bufg  |  u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/hctrl_clk_bufg  |           |     u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/bufg_hctrlclk_auto_created_sclk_s_0_r_bk2      |           1073           
RUN-1001 :    3    |    u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/apb_clk_o_syn_12    |    u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/apb_clk_o_syn_12    |           |  u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/apb_clk_o_created_gclkinst_auto_created_sclk_s_0_r_bk3  |           624            
RUN-1001 :    4    |                        u_full_screen_switch/clk_75m                        |                        u_full_screen_switch/clk_75m                        |           |                               u_pll/bufg_feedback_auto_created_sclk_s_0_r_bk4                                |            24            
RUN-1001 :    12   |  u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/hctrl_clk_bufg  |  u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/hctrl_clk_bufg  |           |      u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/gen_bank31_hctrl_clk$u_bank31_hctrl_clk       |           1073           
RUN-1001 : ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
RUN-1001 : Clock Region s_1_l [0,40][38,79]; Utilization: 3 out of 12
RUN-1001 : -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
RUN-1001 :   Bank  |                               Assigned Clock                               |                                Route Clock                                 |  Marking  |                                                Buffer                                                 |  Regional Clock Fanouts  
RUN-1001 : -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
RUN-1001 :    1    |                        u_full_screen_switch/clk_75m                        |                        u_full_screen_switch/clk_75m                        |           |                            u_pll/bufg_feedback_auto_created_sclk_s_1_l_bk1                            |           370            
RUN-1001 :    2    |  u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/hctrl_clk_bufg  |  u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/hctrl_clk_bufg  |           |  u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/bufg_hctrlclk_auto_created_sclk_s_1_l_bk2  |           747            
RUN-1001 :    3    |                              I_sys_clk_syn_3                               |                              I_sys_clk_syn_3                               |           |                     I_sys_clk_dup_1_created_gclkinst_auto_created_sclk_s_1_l_bk3                      |            65            
RUN-1001 : -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
RUN-1001 : Clock Region s_1_r [39,40][81,79]; Utilization: 5 out of 12
RUN-1001 : ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
RUN-1001 :   Bank  |                               Assigned Clock                               |                                Route Clock                                 |  Marking  |                                                    Buffer                                                    |  Regional Clock Fanouts  
RUN-1001 : ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
RUN-1001 :    1    |  u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/hctrl_clk_bufg  |  u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/hctrl_clk_bufg  |           |     u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/bufg_hctrlclk_auto_created_sclk_s_1_r_bk1      |           2636           
RUN-1001 :    2    |                        u_full_screen_switch/clk_75m                        |                        u_full_screen_switch/clk_75m                        |           |                               u_pll/bufg_feedback_auto_created_sclk_s_1_r_bk2                                |           188            
RUN-1001 :    3    |    u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/apb_clk_o_syn_12    |    u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/apb_clk_o_syn_12    |           |  u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/apb_clk_o_created_gclkinst_auto_created_sclk_s_1_r_bk3  |            23            
RUN-1001 :    11   |                                     -                                      |                              I_sys_clk_dup_1                               |     +     |                                                      -                                                       |            0             
RUN-1001 :    12   |  u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/hctrl_clk_bufg  |  u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/hctrl_clk_bufg  |           |      u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/gen_bank32_hctrl_clk$u_bank32_hctrl_clk       |           2636           
RUN-1001 : ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
RUN-1001 : Clock Region s_2_l [0,80][38,119]; Utilization: 3 out of 12
RUN-1001 : -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
RUN-1001 :   Bank  |                               Assigned Clock                               |                                Route Clock                                 |  Marking  |                                                Buffer                                                 |  Regional Clock Fanouts  
RUN-1001 : -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
RUN-1001 :    1    |  u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/hctrl_clk_bufg  |  u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/hctrl_clk_bufg  |           |  u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/bufg_hctrlclk_auto_created_sclk_s_2_l_bk1  |           1088           
RUN-1001 :    2    |                        u_full_screen_switch/clk_75m                        |                        u_full_screen_switch/clk_75m                        |           |                            u_pll/bufg_feedback_auto_created_sclk_s_2_l_bk2                            |            21            
RUN-1001 :    3    |                              I_sys_clk_syn_3                               |                              I_sys_clk_syn_3                               |           |                     I_sys_clk_dup_1_created_gclkinst_auto_created_sclk_s_2_l_bk3                      |            17            
RUN-1001 : -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
RUN-1001 : Clock Region s_2_r [39,80][71,119]; Utilization: 2 out of 12
RUN-1001 : -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
RUN-1001 :   Bank  |                               Assigned Clock                               |                                Route Clock                                 |  Marking  |                                                Buffer                                                 |  Regional Clock Fanouts  
RUN-1001 : -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
RUN-1001 :    1    |  u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/hctrl_clk_bufg  |  u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/hctrl_clk_bufg  |           |  u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/bufg_hctrlclk_auto_created_sclk_s_2_r_bk1  |           1093           
RUN-1001 :    2    |                        u_full_screen_switch/clk_75m                        |                        u_full_screen_switch/clk_75m                        |           |                            u_pll/bufg_feedback_auto_created_sclk_s_2_r_bk2                            |            68            
RUN-1001 : -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
PHY-1001 : Current memory(MB): used = 4448, reserved = 4609, peak = 4598.
PHY-1001 : End export database. 0.156888s wall, 0.125000s user + 0.000000s system = 0.125000s CPU (79.7%)

PHY-1001 : End detail routing;  95.932808s wall, 185.843750s user + 0.609375s system = 186.453125s CPU (194.4%)

RUN-1002 : start command "phys_opt -post_route -effort low"
RUN-1002 : start command "start_timer -keep_rs"
USR-1006 : Autogen constraints ...
TMR-2505 : Start building timing graph for model design_top_wrapper.
TMR-2506 : Timing graph: tpin num: 112090, tnet num: 29304, tinst num: 13220, tnode num: 148967, tedge num: 180623.
TMR-2508 : Levelizing timing graph completed, there are 73 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -keep_rs" in  16.905797s wall, 14.984375s user + 0.031250s system = 15.015625s CPU (88.8%)

RUN-1004 : used memory is 4493 MB, reserved memory is 4656 MB, peak memory is 4598 MB
OPT-1001 : Total overflow 0.00 peak overflow 0.00
PHY-1001 : Refresh detailed routing grids ...
PHY-1001 : Loading existing routes ...
PHY-1032 : Net u_four_channel_video_splicer_move/uidbuf_u0/u_rfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[2] with 0 non-virtual pins; routing is skipped.
PHY-1032 : Net u_four_channel_video_splicer_move/uidbuf_u0/u_rfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[1] with 1 non-virtual pins; routing is skipped.
PHY-1032 : Net u_four_channel_video_splicer_move/uidbuf_u0/u_rfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[0] with 1 non-virtual pins; routing is skipped.
PHY-1032 : Net u_four_channel_video_splicer_move/uidbuf_u0/u_rfifo/rd_to_wr_cross_inst/sync_r1[2] with 0 non-virtual pins; routing is skipped.
PHY-1032 : Net u_four_channel_video_splicer_move/uidbuf_u0/u_rfifo/rd_to_wr_cross_inst/sync_r1[1] with 0 non-virtual pins; routing is skipped.
PHY-1032 : Net u_four_channel_video_splicer_move/uidbuf_u0/u_rfifo/rd_to_wr_cross_inst/sync_r1[0] with 0 non-virtual pins; routing is skipped.
PHY-1032 : Net u_four_channel_video_splicer_move/uidbuf_u0/u_wfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[2] with 1 non-virtual pins; routing is skipped.
PHY-1032 : Net u_four_channel_video_splicer_move/uidbuf_u0/u_wfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[1] with 1 non-virtual pins; routing is skipped.
PHY-1032 : Net u_four_channel_video_splicer_move/uidbuf_u0/u_wfifo/wr_to_rd_cross_inst/sync_r1[2] with 0 non-virtual pins; routing is skipped.
PHY-1032 : Net u_four_channel_video_splicer_move/uidbuf_u0/u_wfifo/wr_to_rd_cross_inst/sync_r1[1] with 0 non-virtual pins; routing is skipped.
PHY-1032 : Net u_four_channel_video_splicer_move/uidbuf_u0/u_wfifo/wr_to_rd_cross_inst/sync_r1[0] with 1 non-virtual pins; routing is skipped.
PHY-1032 : Net u_four_channel_video_splicer_move/uidbuf_u1/u_rfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[1] with 0 non-virtual pins; routing is skipped.
PHY-1032 : Net u_four_channel_video_splicer_move/uidbuf_u1/u_rfifo/rd_to_wr_cross_inst/sync_r1[2] with 1 non-virtual pins; routing is skipped.
PHY-1032 : Net u_four_channel_video_splicer_move/uidbuf_u1/u_rfifo/rd_to_wr_cross_inst/sync_r1[1] with 0 non-virtual pins; routing is skipped.
PHY-1032 : Net u_four_channel_video_splicer_move/uidbuf_u1/u_rfifo/rd_to_wr_cross_inst/sync_r1[0] with 1 non-virtual pins; routing is skipped.
PHY-1032 : Net u_four_channel_video_splicer_move/uidbuf_u1/u_wfifo/wr_to_rd_cross_inst/sync_r1[2] with 1 non-virtual pins; routing is skipped.
PHY-1032 : Net u_four_channel_video_splicer_move/uidbuf_u1/u_wfifo/wr_to_rd_cross_inst/sync_r1[1] with 1 non-virtual pins; routing is skipped.
PHY-1032 : Net u_four_channel_video_splicer_move/uidbuf_u1/u_wfifo/wr_to_rd_cross_inst/sync_r1[0] with 1 non-virtual pins; routing is skipped.
PHY-1032 : Net u_four_channel_video_splicer_move/uidbuf_u2/u_rfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[1] with 0 non-virtual pins; routing is skipped.
PHY-1032 : Net u_four_channel_video_splicer_move/uidbuf_u2/u_rfifo/rd_to_wr_cross_inst/sync_r1[2] with 1 non-virtual pins; routing is skipped.
PHY-1032 Similar messages will be suppressed.
RUN-1001 : Clock Statistics :
RUN-1001 : ---------------------------------------------------------------------------------------------------------------
RUN-1001 :   Index  |                                  Clock Net                                  |         Type          
RUN-1001 : ---------------------------------------------------------------------------------------------------------------
RUN-1001 :     1    |                               u_pll/clk0_buf                                |       User GCLK       
RUN-1001 :     2    |   u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/hctrl_clk_int   |       User GCLK       
RUN-1001 :     3    |  u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_pll1/clk0_buf  |       User GCLK       
RUN-1001 :     4    |                               I_sys_clk_dup_1                               |     Inferred GCLK     
RUN-1001 :     5    |        u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/apb_clk_o        |     Inferred GCLK     
RUN-1001 :     6    |         u_hdmi_tx/u_hdmi2phy_wrapper/u0_lane_lvds_10_1/I_serial_clk         |     Inferred GCLK     
RUN-1001 :     7    |  u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/hctrl_clk_bufg   |      User Sector      
RUN-1001 :     8    |  u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/hctrl_clk_bufg   |      User Sector      
RUN-1001 :     9    |       u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/clkc1       |  User Multi-Regional  
RUN-1001 :    10    |       u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/clkc2       |  User Multi-Regional  
RUN-1001 :    11    |   u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/pll0_ddr_clk    |     User Regional     
RUN-1001 :    12    |   u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/pll0_phy_clk    |     User Regional     
RUN-1001 :    13    |   u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/pll0_ddr_clk    |     User Regional     
RUN-1001 :    14    |   u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/pll0_phy_clk    |     User Regional     
RUN-1001 : ---------------------------------------------------------------------------------------------------------------
PHY-1001 : eco open net = 0
TMR-2504 : Update delay of 29304 nets completely.
TMR-1033 : GPLL u_pll/pll_inst feeds back externally.
TMR-1033 : GPLL u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_pll0/pll_inst feeds back internally.
TMR-1033 : GPLL u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_pll1/pll_inst feeds back externally.
TMR-2502 : Annotated delay with mode Routed.
TMR-3001 : Initiate 12 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 3067 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : Start post-route optimization ...
OPT-1001 : WNS -4468 TNS -506661 NUM_FEPS 122
OPT-1001 : Bail out post-route opt flow because bad initial timing.
OPT-1001 : End physical optimization;  23.902759s wall, 21.765625s user + 0.062500s system = 21.828125s CPU (91.3%)

RUN-1001 : Post-route optimization summary
RUN-1001 : --------------------------------------------
RUN-1001 :   Metrics  |  Before   |   After   |  impr  
RUN-1001 : --------------------------------------------
RUN-1001 :     WNS    |   -4468   |   -4468   |   0    
RUN-1001 :     TNS    |  -506661  |  -506661  |   0    
RUN-1001 :    FEPS    |    122    |    122    |   0    
RUN-1001 : --------------------------------------------
RUN-1001 : Attempt Statistics
RUN-1001 : -----------------------------------------------------
RUN-1001 :          Item         |  Total  |  Succ  |  Percent  
RUN-1001 : -----------------------------------------------------
RUN-1001 :   Attempt relocation  |    0    |   0    |    NA     
RUN-1001 :    Attempt reroute    |    0    |   0    |    NA     
RUN-1001 :       Attempt DR      |    0    |   0    |    NA     
RUN-1001 : -----------------------------------------------------
OPT-1001 : Total DR runtime: 0.000000
OPT-1001 : Total UT runtime: 0.040159
RUN-1001 : Start lut-bridge routing data checking ...
RUN-1001 : End check lut-bridge routing data:  0.146995s wall, 0.140625s user + 0.000000s system = 0.140625s CPU (95.7%)

RUN-1001 : Start design rule checking ...
PHY-1001 : Check lut bridge validity.
RUN-1001 : End routing design rule check:  0.160609s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (48.6%)

RUN-1003 : finish command "phys_opt -post_route -effort low" in  24.440079s wall, 22.218750s user + 0.062500s system = 22.281250s CPU (91.2%)

RUN-1004 : used memory is 4442 MB, reserved memory is 4602 MB, peak memory is 4598 MB
RUN-1002 : start command "report_qor -step route -file route.qor"
RUN-1002 : start command "start_timer"
USR-1006 : Autogen constraints ...
TMR-2505 : Start building timing graph for model design_top_wrapper.
TMR-2506 : Timing graph: tpin num: 112090, tnet num: 29304, tinst num: 13220, tnode num: 148967, tedge num: 180623.
TMR-2508 : Levelizing timing graph completed, there are 73 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer" in  16.923908s wall, 15.953125s user + 0.031250s system = 15.984375s CPU (94.4%)

RUN-1004 : used memory is 4426 MB, reserved memory is 4589 MB, peak memory is 4598 MB
TMR-1033 : GPLL u_pll/pll_inst feeds back externally.
TMR-1033 : GPLL u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_pll0/pll_inst feeds back internally.
TMR-1033 : GPLL u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_pll1/pll_inst feeds back externally.
-----------------------------------------------------------
| QoR metrics               |         value               |
-----------------------------------------------------------
| Timing                    |                             |
|     Setup WNS             |        -4468                |
|     Setup TNS             |      -506661                |
|     Num of violated S-EP  |          122                |
|     Hold WNS              |        -3271                |
|     Hold TNS              |      -387399                |
|     Num of violated H-EP  |          185                |
-----------------------------------------------------------
| Wire length               |      3995056                |
-----------------------------------------------------------
| Utilization               |                             |
|     #slices               |        12209                |
|     slices percentage     |       18.98%                |
|     #RAMs                 |           64                |
|     #DSPs                 |            0                |
|     #DRAMHARDCON          |           40                |
-----------------------------------------------------------
Report route stage QoR done.

RUN-1003 : finish command "report_qor -step route -file route.qor" in  22.727314s wall, 21.203125s user + 0.031250s system = 21.234375s CPU (93.4%)

RUN-1004 : used memory is 4427 MB, reserved memory is 4589 MB, peak memory is 4598 MB
RUN-1002 : start command "report_analysis final -timing -max_path_num 3 -full"
RUN-1002 : start command "start_timer"
USR-1006 : Autogen constraints ...
TMR-2505 : Start building timing graph for model design_top_wrapper.
TMR-2506 : Timing graph: tpin num: 112090, tnet num: 29304, tinst num: 13220, tnode num: 148967, tedge num: 180623.
TMR-2508 : Levelizing timing graph completed, there are 73 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer" in  16.918302s wall, 15.453125s user + 0.031250s system = 15.484375s CPU (91.5%)

RUN-1004 : used memory is 4439 MB, reserved memory is 4602 MB, peak memory is 4598 MB
TMR-2504 : Update delay of 29304 nets completely.
TMR-1033 : GPLL u_pll/pll_inst feeds back externally.
TMR-1033 : GPLL u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_pll0/pll_inst feeds back internally.
TMR-1033 : GPLL u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_pll1/pll_inst feeds back externally.
TMR-2502 : Annotated delay with mode Routed.
TMR-3001 : Initiate 12 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 3067 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
RUN-1001 :  WNS -4468 TNS -506661 NUM_FEPS 122
RUN-1001 : Critial Path Info
RUN-1001 : -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
RUN-1001 :   Path  |  Slack  |  ClockSkew  |  ClockPeriod  |  LogicLevel(AvgPerLevelDelay)  |  PathDelay  |  Logic_Delay Percent%  |  Largest CellDelay  |  Largest NetDelay  |    Startcell    |     Endcell     |  Key_Net Num  
RUN-1001 : -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
RUN-1001 :    1    |  -4468  |    3692     |     13333     |            2 (4432)            |     935     |           57           |         390         |        395         |  SLICE [36,97]  |  SLICE [36,98]  |       1       
RUN-1001 :    2    |  -4415  |    3690     |     13333     |            2 (4459)            |     890     |           62           |         407         |        333         |  SLICE [49,89]  |  SLICE [50,89]  |       1       
RUN-1001 :    3    |  -4407  |    3693     |     13333     |            2 (4463)            |     879     |           53           |         319         |        410         |  SLICE [54,91]  |  SLICE [54,91]  |       1       
RUN-1001 : -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
TMR-2504 : Update delay of 29304 nets completely.
TMR-2502 : Annotated delay with mode Placed.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
RUN-1001 : Chip size (1312, 2560) with 160 row and 82 column
RUN-1001 : Key Net Info
RUN-1001 : ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
RUN-1001 :   #Fanout  |  Slack  |  Delay  |  DRLen(#global_seg/#local_seg)  |  ManhattanSlack  |  ManhattanDelay  |  ManhattanLen  |       Bbox        |  DriverMovable  |  LoadMovable  |                          Net                           
RUN-1001 : ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
RUN-1001 :     15     |  -4468  |   395   |             5 (3/1)             |      -3895       |       212        |       1        |  [35,97] [36,99]  |       yes       |      yes      |        u_full_screen_switch/uidbuf_u0/I_ui_rstn        
RUN-1001 :     10     |  -4415  |   333   |             1 (1/2)             |      -3893       |       218        |       1        |  [48,87] [50,92]  |       yes       |      yes      |  u_four_channel_video_splicer_move/split_rstn_dup_470  
RUN-1001 :     23     |  -4407  |   410   |             2 (2/2)             |      -3814       |       136        |       0        |  [54,86] [57,91]  |       yes       |      yes      |  u_four_channel_video_splicer_move/split_rstn_dup_469  
RUN-1001 : ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
RUN-1003 : finish command "report_analysis final -timing -max_path_num 3 -full" in  26.149964s wall, 23.843750s user + 0.046875s system = 23.890625s CPU (91.4%)

RUN-1004 : used memory is 4440 MB, reserved memory is 4603 MB, peak memory is 4598 MB
RUN-1002 : start command "update_timing -mode final"
RUN-1002 : start command "start_timer"
USR-1006 : Autogen constraints ...
TMR-2505 : Start building timing graph for model design_top_wrapper.
TMR-2506 : Timing graph: tpin num: 112090, tnet num: 29304, tinst num: 13220, tnode num: 148967, tedge num: 180623.
TMR-2508 : Levelizing timing graph completed, there are 73 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer" in  16.636568s wall, 15.453125s user + 0.093750s system = 15.546875s CPU (93.5%)

RUN-1004 : used memory is 4447 MB, reserved memory is 4611 MB, peak memory is 4598 MB
TMR-2504 : Update delay of 29304 nets completely.
TMR-1033 : GPLL u_pll/pll_inst feeds back externally.
TMR-1033 : GPLL u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_pll0/pll_inst feeds back internally.
TMR-1033 : GPLL u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_pll1/pll_inst feeds back externally.
TMR-2502 : Annotated delay with mode Routed.
TMR-3001 : Initiate 12 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 3067 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
RUN-1003 : finish command "update_timing -mode final" in  22.281911s wall, 20.640625s user + 0.093750s system = 20.734375s CPU (93.1%)

RUN-1004 : used memory is 4447 MB, reserved memory is 4611 MB, peak memory is 4598 MB
RUN-1002 : start command "report_timing_summary -file final_timing.rpt"
RUN-1001 : Start lut-bridge routing data checking ...
RUN-1001 : End check lut-bridge routing data:  0.143422s wall, 0.156250s user + 0.000000s system = 0.156250s CPU (108.9%)

RUN-1001 : Start design rule checking ...
PHY-1001 : Check lut bridge validity.
RUN-1001 : End routing design rule check:  0.143484s wall, 0.140625s user + 0.000000s system = 0.140625s CPU (98.0%)

RUN-1003 : finish command "route" in  216.071536s wall, 296.109375s user + 0.968750s system = 297.078125s CPU (137.5%)

RUN-1004 : used memory is 4447 MB, reserved memory is 4611 MB, peak memory is 4598 MB
RUN-1002 : start command "report_area -io_info -file fpga_prj_phy.area"
SYN-4034 : The count of slices with lut is 7045.
SYN-4035 : The count of slices with lut+ripple is 1042.
RUN-1001 : standard
***Report Model: design_top_wrapper Device: PH1A90SBG484***

Design Statistics
#IO                        56
  #input                    3
  #output                  31
  #inout                   22
#lut6                    8423   out of  64320   13.10%
#reg                    15030
  #slice reg            15026   out of 128640   11.68%
  #pad reg                  4

Utilization Statistics
#slice                  12209   out of  64320   18.98%
  #used ram               336
    #dram lut             320
    #shifter lut           16
  #used logic           11873
    #with luts           7045
    #with adder          1042
    #reg only            3786
#feedthrough             3050
#f7mux                    560   out of  32160    1.74%
#f8mux                    280   out of  16080    1.74%
#shifter                    2
#dsp                        0   out of    240    0.00%
#eram                      64   out of    272   23.53%
  #eram20k                 64
  #fifo20k                  0
#pad                       60   out of    260   23.08%
#pll                        3   out of     12   25.00%
#pcie                       0   out of      1    0.00%
#serdes dual                0   out of      2    0.00%
#ddr_cal                    1   out of      1  100.00%
#ddr_bank                   2   out of      2  100.00%
#gclk                       6   out of     32   18.75%
#lclk                       0   out of     32    0.00%
#mlclk                      2   out of     16   12.50%
#ioclk                      4   out of     16   25.00%

Clock Resource Statistics
Index     ClockNet                                                                     Type                  DriverType         Driver                                                                                   ClockFanout
#1        u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/hctrl_clk_bufg     UserSector            gclk               u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/bufg_hctrlclk.clkout           6771
#2        u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/hctrl_clk_int      UserGclk              gclk               u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_pll1/bufg_feedback.clkout    9
#3        u_pll/clk0_buf                                                               UserGclk              pll                u_pll/pll_inst.clkc0                                                                     6
#4        I_sys_clk_dup_1                                                              InferredGclk          io                 I_sys_clk_syn_2.di                                                                       4
#5        u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/apb_clk_o                InferredGclk          pll                u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_pll0/pll_inst.clkc3          2
#6        u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/clkc1              UserMulti-Regional    pll                u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_pll0/pll_inst.clkc1          2
#7        u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/clkc2              UserMulti-Regional    pll                u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_pll0/pll_inst.clkc2          2
#8        u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_pll1/clk0_buf    UserGclk              pll                u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_pll1/pll_inst.clkc0          2
#9        u_hdmi_tx/u_hdmi2phy_wrapper/u0_lane_lvds_10_1/I_serial_clk                  InferredGclk          pll                u_pll/pll_inst.clkc1                                                                     1
#10       u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/pll0_ddr_clk       UserRegional          mlclk              u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_mlclk1.clkout                0
#11       u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/pll0_phy_clk       UserRegional          mlclk              u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_mlclk0.clkout                0


Detailed IO Report

        Name           Direction    Location    IOStandard     IOType    DriveStrength    PullType    PackReg  
       I_rst_n           INPUT         K4        LVCMOS15       HPIO          N/A          PULLUP      NONE    
      I_sys_clk          INPUT        N18        LVCMOS33       HRIO          N/A          PULLUP      NONE    
     I_uart_rxd          INPUT        M16        LVCMOS33       HRIO          N/A          PULLUP      NONE    
    O_hdmi_clk_p        OUTPUT        V17         LVDS25        HRIO          N/A           NONE       DDRX1   
   O_hdmi_clk_p(n)      OUTPUT        W17         LVDS25        HRIO          N/A           NONE       NONE    
   O_hdmi_tx_p[2]       OUTPUT        T13         LVDS25        HRIO          N/A           NONE       DDRX1   
  O_hdmi_tx_p[2](n)     OUTPUT        U13         LVDS25        HRIO          N/A           NONE       NONE    
   O_hdmi_tx_p[1]       OUTPUT        Y12         LVDS25        HRIO          N/A           NONE       DDRX1   
  O_hdmi_tx_p[1](n)     OUTPUT        W13         LVDS25        HRIO          N/A           NONE       NONE    
   O_hdmi_tx_p[0]       OUTPUT        V13         LVDS25        HRIO          N/A           NONE       DDRX1   
  O_hdmi_tx_p[0](n)     OUTPUT        V14         LVDS25        HRIO          N/A           NONE       NONE    
     O_uart_txd         OUTPUT        R22        LVCMOS33       HRIO           8            NONE       NONE    
    ddr_addr[13]        OUTPUT        U10         SSTL15        DDR           N/A           NONE       NONE    
    ddr_addr[12]        OUTPUT        V10         SSTL15        DDR           N/A           NONE       NONE    
    ddr_addr[11]        OUTPUT        AA10        SSTL15        DDR           N/A           NONE       NONE    
    ddr_addr[10]        OUTPUT        AB10        SSTL15        DDR           N/A           NONE       NONE    
     ddr_addr[9]        OUTPUT        AB8         SSTL15        DDR           N/A           NONE       NONE    
     ddr_addr[8]        OUTPUT        U12         SSTL15        DDR           N/A           NONE       NONE    
     ddr_addr[7]        OUTPUT        AA8         SSTL15        DDR           N/A           NONE       NONE    
     ddr_addr[6]        OUTPUT        Y11         SSTL15        DDR           N/A           NONE       NONE    
     ddr_addr[5]        OUTPUT         U7         SSTL15        DDR           N/A           NONE       NONE    
     ddr_addr[4]        OUTPUT        AA11        SSTL15        DDR           N/A           NONE       NONE    
     ddr_addr[3]        OUTPUT         W6         SSTL15        DDR           N/A           NONE       NONE    
     ddr_addr[2]        OUTPUT         V8         SSTL15        DDR           N/A           NONE       NONE    
     ddr_addr[1]        OUTPUT         V9         SSTL15        DDR           N/A           NONE       NONE    
     ddr_addr[0]        OUTPUT        AB7         SSTL15        DDR           N/A           NONE       NONE    
      ddr_ba[2]         OUTPUT         T8         SSTL15        DDR           N/A           NONE       NONE    
      ddr_ba[1]         OUTPUT        AB11        SSTL15        DDR           N/A           NONE       NONE    
      ddr_ba[0]         OUTPUT         Y6         SSTL15        DDR           N/A           NONE       NONE    
      ddr_cas_n         OUTPUT        AB6         SSTL15        DDR           N/A           NONE       NONE    
     ddr_ck_n[0]        OUTPUT         Y9       DIFF_SSTL15     DDR           N/A           NONE       NONE    
     ddr_ck_p[0]        OUTPUT         W9       DIFF_SSTL15     DDR           N/A           NONE       NONE    
     ddr_cke[0]         OUTPUT        W11         SSTL15        DDR           N/A           NONE       NONE    
     ddr_cs_n[0]        OUTPUT        AA5         SSTL15        DDR           N/A           NONE       NONE    
     ddr_odt[0]         OUTPUT        AA6         SSTL15        DDR           N/A           NONE       NONE    
      ddr_ras_n         OUTPUT         R7         SSTL15        DDR           N/A           NONE       NONE    
     ddr_reset_n        OUTPUT         U6         SSTL15        DDR           N/A           NONE       NONE    
      ddr_we_n          OUTPUT         U8         SSTL15        DDR           N/A           NONE       NONE    
      ddr_dm[1]          INOUT         P4         SSTL15        DDR           N/A           NONE       NONE    
      ddr_dm[0]          INOUT         L5         SSTL15        DDR           N/A           NONE       NONE    
     ddr_dq[15]          INOUT         R1         SSTL15        DDR           N/A           NONE       NONE    
     ddr_dq[14]          INOUT         R4         SSTL15        DDR           N/A           NONE       NONE    
     ddr_dq[13]          INOUT         P2         SSTL15        DDR           N/A           NONE       NONE    
     ddr_dq[12]          INOUT         T1         SSTL15        DDR           N/A           NONE       NONE    
     ddr_dq[11]          INOUT         R3         SSTL15        DDR           N/A           NONE       NONE    
     ddr_dq[10]          INOUT         U1         SSTL15        DDR           N/A           NONE       NONE    
      ddr_dq[9]          INOUT         P1         SSTL15        DDR           N/A           NONE       NONE    
      ddr_dq[8]          INOUT         R2         SSTL15        DDR           N/A           NONE       NONE    
      ddr_dq[7]          INOUT         L3         SSTL15        DDR           N/A           NONE       NONE    
      ddr_dq[6]          INOUT         K3         SSTL15        DDR           N/A           NONE       NONE    
      ddr_dq[5]          INOUT         N3         SSTL15        DDR           N/A           NONE       NONE    
      ddr_dq[4]          INOUT         K2         SSTL15        DDR           N/A           NONE       NONE    
      ddr_dq[3]          INOUT         N2         SSTL15        DDR           N/A           NONE       NONE    
      ddr_dq[2]          INOUT         K1         SSTL15        DDR           N/A           NONE       NONE    
      ddr_dq[1]          INOUT         M3         SSTL15        DDR           N/A           NONE       NONE    
      ddr_dq[0]          INOUT         L1         SSTL15        DDR           N/A           NONE       NONE    
    ddr_dqs_n[1]         INOUT         N4       DIFF_SSTL15     DDR           N/A           NONE       NONE    
    ddr_dqs_n[0]         INOUT         M1       DIFF_SSTL15     DDR           N/A           NONE       NONE    
    ddr_dqs_p[1]         INOUT         M5       DIFF_SSTL15     DDR           N/A           NONE       NONE    
    ddr_dqs_p[0]         INOUT         M2       DIFF_SSTL15     DDR           N/A           NONE       NONE    

Report Hierarchy Area:
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|Instance                                           |Module                                  |logic lut |ripple  |seq     |eram    |dsp     |dram lut |shifter lut |f7mux   |f8mux   |pll     |serdes   |pcie    |ddr     |
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|top                                                |design_top_wrapper                      |7045      |1042    |15030   |64      |0       |320      |16          |560     |280     |3       |0        |0       |1       |
|  u_four_channel_video_splicer_move                |four_channel_video_splicer_move         |934       |384     |2067    |32      |0       |0        |0           |0       |0       |0       |0        |0       |0       |
|    u0_down_samping_2x2                            |down_samping_2x2                        |18        |12      |31      |0       |0       |0        |0           |0       |0       |0       |0        |0       |0       |
|    u1_down_samping_2x2                            |down_samping_2x2                        |5         |0       |16      |0       |0       |0        |0           |0       |0       |0       |0        |0       |0       |
|    u2_down_samping_2x2                            |down_samping_2x2                        |3         |0       |15      |0       |0       |0        |0           |0       |0       |0       |0        |0       |0       |
|    u3_down_samping_2x2                            |down_samping_2x2                        |9         |0       |17      |0       |0       |0        |0           |0       |0       |0       |0        |0       |0       |
|    u_uidbufr_interconnect                         |uidbufr_interconnect                    |61        |0       |545     |0       |0       |0        |0           |0       |0       |0       |0        |0       |0       |
|    u_uidbufw_interconnect                         |uidbufw_interconnect                    |62        |0       |71      |0       |0       |0        |0           |0       |0       |0       |0        |0       |0       |
|    u_uivtc_video_move                             |uivtc_video_move                        |120       |108     |97      |0       |0       |0        |0           |0       |0       |0       |0        |0       |0       |
|    uidbuf_u0                                      |uidbuf                                  |147       |66      |298     |8       |0       |0        |0           |0       |0       |0       |0        |0       |0       |
|      fs_cap_R0                                    |fs_cap                                  |2         |0       |3       |0       |0       |0        |0           |0       |0       |0       |0        |0       |0       |
|      fs_cap_W0                                    |fs_cap                                  |2         |0       |6       |0       |0       |0        |0           |0       |0       |0       |0        |0       |0       |
|      u_rfifo                                      |rfifo                                   |44        |0       |90      |4       |0       |0        |0           |0       |0       |0       |0        |0       |0       |
|        ram_inst                                   |ram_infer_rfifo                         |0         |0       |0       |4       |0       |0        |0           |0       |0       |0       |0        |0       |0       |
|        rd_to_wr_cross_inst                        |fifo_cross_domain_addr_process_al_rfifo |12        |0       |34      |0       |0       |0        |0           |0       |0       |0       |0        |0       |0       |
|        wr_to_rd_cross_inst                        |fifo_cross_domain_addr_process_al_rfifo |11        |0       |32      |0       |0       |0        |0           |0       |0       |0       |0        |0       |0       |
|      u_wfifo                                      |wfifo                                   |53        |0       |92      |4       |0       |0        |0           |0       |0       |0       |0        |0       |0       |
|        ram_inst                                   |ram_infer_wfifo                         |0         |0       |0       |4       |0       |0        |0           |0       |0       |0       |0        |0       |0       |
|        rd_to_wr_cross_inst                        |fifo_cross_domain_addr_process_al_wfifo |8         |0       |30      |0       |0       |0        |0           |0       |0       |0       |0        |0       |0       |
|        wr_to_rd_cross_inst                        |fifo_cross_domain_addr_process_al_wfifo |17        |0       |39      |0       |0       |0        |0           |0       |0       |0       |0        |0       |0       |
|    uidbuf_u1                                      |uidbuf                                  |153       |66      |293     |8       |0       |0        |0           |0       |0       |0       |0        |0       |0       |
|      u_rfifo                                      |rfifo                                   |46        |0       |92      |4       |0       |0        |0           |0       |0       |0       |0        |0       |0       |
|        ram_inst                                   |ram_infer_rfifo                         |0         |0       |0       |4       |0       |0        |0           |0       |0       |0       |0        |0       |0       |
|        rd_to_wr_cross_inst                        |fifo_cross_domain_addr_process_al_rfifo |9         |0       |31      |0       |0       |0        |0           |0       |0       |0       |0        |0       |0       |
|        wr_to_rd_cross_inst                        |fifo_cross_domain_addr_process_al_rfifo |15        |0       |37      |0       |0       |0        |0           |0       |0       |0       |0        |0       |0       |
|      u_wfifo                                      |wfifo                                   |58        |0       |94      |4       |0       |0        |0           |0       |0       |0       |0        |0       |0       |
|        ram_inst                                   |ram_infer_wfifo                         |0         |0       |0       |4       |0       |0        |0           |0       |0       |0       |0        |0       |0       |
|        rd_to_wr_cross_inst                        |fifo_cross_domain_addr_process_al_wfifo |9         |0       |30      |0       |0       |0        |0           |0       |0       |0       |0        |0       |0       |
|        wr_to_rd_cross_inst                        |fifo_cross_domain_addr_process_al_wfifo |14        |0       |41      |0       |0       |0        |0           |0       |0       |0       |0        |0       |0       |
|    uidbuf_u2                                      |uidbuf                                  |159       |66      |297     |8       |0       |0        |0           |0       |0       |0       |0        |0       |0       |
|      u_rfifo                                      |rfifo                                   |52        |0       |92      |4       |0       |0        |0           |0       |0       |0       |0        |0       |0       |
|        ram_inst                                   |ram_infer_rfifo                         |0         |0       |0       |4       |0       |0        |0           |0       |0       |0       |0        |0       |0       |
|        rd_to_wr_cross_inst                        |fifo_cross_domain_addr_process_al_rfifo |7         |0       |28      |0       |0       |0        |0           |0       |0       |0       |0        |0       |0       |
|        wr_to_rd_cross_inst                        |fifo_cross_domain_addr_process_al_rfifo |18        |0       |40      |0       |0       |0        |0           |0       |0       |0       |0        |0       |0       |
|      u_wfifo                                      |wfifo                                   |55        |0       |93      |4       |0       |0        |0           |0       |0       |0       |0        |0       |0       |
|        ram_inst                                   |ram_infer_wfifo                         |0         |0       |0       |4       |0       |0        |0           |0       |0       |0       |0        |0       |0       |
|        rd_to_wr_cross_inst                        |fifo_cross_domain_addr_process_al_wfifo |11        |0       |32      |0       |0       |0        |0           |0       |0       |0       |0        |0       |0       |
|        wr_to_rd_cross_inst                        |fifo_cross_domain_addr_process_al_wfifo |13        |0       |38      |0       |0       |0        |0           |0       |0       |0       |0        |0       |0       |
|    uidbuf_u3                                      |uidbuf                                  |164       |66      |302     |8       |0       |0        |0           |0       |0       |0       |0        |0       |0       |
|      u_rfifo                                      |rfifo                                   |54        |0       |94      |4       |0       |0        |0           |0       |0       |0       |0        |0       |0       |
|        ram_inst                                   |ram_infer_rfifo                         |0         |0       |0       |4       |0       |0        |0           |0       |0       |0       |0        |0       |0       |
|        rd_to_wr_cross_inst                        |fifo_cross_domain_addr_process_al_rfifo |12        |0       |36      |0       |0       |0        |0           |0       |0       |0       |0        |0       |0       |
|        wr_to_rd_cross_inst                        |fifo_cross_domain_addr_process_al_rfifo |13        |0       |34      |0       |0       |0        |0           |0       |0       |0       |0        |0       |0       |
|      u_wfifo                                      |wfifo                                   |53        |0       |91      |4       |0       |0        |0           |0       |0       |0       |0        |0       |0       |
|        ram_inst                                   |ram_infer_wfifo                         |0         |0       |0       |4       |0       |0        |0           |0       |0       |0       |0        |0       |0       |
|        rd_to_wr_cross_inst                        |fifo_cross_domain_addr_process_al_wfifo |8         |0       |32      |0       |0       |0        |0           |0       |0       |0       |0        |0       |0       |
|        wr_to_rd_cross_inst                        |fifo_cross_domain_addr_process_al_wfifo |13        |0       |36      |0       |0       |0        |0           |0       |0       |0       |0        |0       |0       |
|  u_full_screen_switch                             |full_screen_switch                      |570       |76      |838     |20      |0       |0        |0           |0       |0       |0       |0        |0       |0       |
|    u_uidbufw_interconnect                         |uidbufw_interconnect                    |54        |0       |67      |0       |0       |0        |0           |0       |0       |0       |0        |0       |0       |
|    u_uivtc                                        |uivtc                                   |2         |0       |3       |0       |0       |0        |0           |0       |0       |0       |0        |0       |0       |
|    uidbuf_u0                                      |uidbuf_only_w                           |88        |12      |141     |4       |0       |0        |0           |0       |0       |0       |0        |0       |0       |
|      fs_cap_W0                                    |fs_cap                                  |2         |0       |8       |0       |0       |0        |0           |0       |0       |0       |0        |0       |0       |
|      u_wfifo                                      |wfifo                                   |60        |12      |104     |4       |0       |0        |0           |0       |0       |0       |0        |0       |0       |
|        ram_inst                                   |ram_infer_wfifo                         |0         |0       |0       |4       |0       |0        |0           |0       |0       |0       |0        |0       |0       |
|        rd_to_wr_cross_inst                        |fifo_cross_domain_addr_process_al_wfifo |12        |0       |36      |0       |0       |0        |0           |0       |0       |0       |0        |0       |0       |
|        wr_to_rd_cross_inst                        |fifo_cross_domain_addr_process_al_wfifo |21        |0       |43      |0       |0       |0        |0           |0       |0       |0       |0        |0       |0       |
|    uidbuf_u1                                      |uidbuf_only_w                           |79        |12      |133     |4       |0       |0        |0           |0       |0       |0       |0        |0       |0       |
|      fs_cap_W0                                    |fs_cap                                  |1         |0       |2       |0       |0       |0        |0           |0       |0       |0       |0        |0       |0       |
|      u_wfifo                                      |wfifo                                   |54        |12      |103     |4       |0       |0        |0           |0       |0       |0       |0        |0       |0       |
|        ram_inst                                   |ram_infer_wfifo                         |0         |0       |0       |4       |0       |0        |0           |0       |0       |0       |0        |0       |0       |
|        rd_to_wr_cross_inst                        |fifo_cross_domain_addr_process_al_wfifo |10        |0       |34      |0       |0       |0        |0           |0       |0       |0       |0        |0       |0       |
|        wr_to_rd_cross_inst                        |fifo_cross_domain_addr_process_al_wfifo |14        |0       |43      |0       |0       |0        |0           |0       |0       |0       |0        |0       |0       |
|    uidbuf_u2                                      |uidbuf_only_w                           |83        |12      |131     |4       |0       |0        |0           |0       |0       |0       |0        |0       |0       |
|      fs_cap_W0                                    |fs_cap                                  |1         |0       |2       |0       |0       |0        |0           |0       |0       |0       |0        |0       |0       |
|      u_wfifo                                      |wfifo                                   |59        |12      |101     |4       |0       |0        |0           |0       |0       |0       |0        |0       |0       |
|        ram_inst                                   |ram_infer_wfifo                         |0         |0       |0       |4       |0       |0        |0           |0       |0       |0       |0        |0       |0       |
|        rd_to_wr_cross_inst                        |fifo_cross_domain_addr_process_al_wfifo |11        |0       |32      |0       |0       |0        |0           |0       |0       |0       |0        |0       |0       |
|        wr_to_rd_cross_inst                        |fifo_cross_domain_addr_process_al_wfifo |15        |0       |43      |0       |0       |0        |0           |0       |0       |0       |0        |0       |0       |
|    uidbuf_u3                                      |uidbuf_only_w                           |85        |12      |133     |4       |0       |0        |0           |0       |0       |0       |0        |0       |0       |
|      fs_cap_W0                                    |fs_cap                                  |1         |0       |2       |0       |0       |0        |0           |0       |0       |0       |0        |0       |0       |
|      u_wfifo                                      |wfifo                                   |57        |12      |102     |4       |0       |0        |0           |0       |0       |0       |0        |0       |0       |
|        ram_inst                                   |ram_infer_wfifo                         |0         |0       |0       |4       |0       |0        |0           |0       |0       |0       |0        |0       |0       |
|        rd_to_wr_cross_inst                        |fifo_cross_domain_addr_process_al_wfifo |12        |0       |32      |0       |0       |0        |0           |0       |0       |0       |0        |0       |0       |
|        wr_to_rd_cross_inst                        |fifo_cross_domain_addr_process_al_wfifo |15        |0       |44      |0       |0       |0        |0           |0       |0       |0       |0        |0       |0       |
|    uidbuf_u4                                      |uidbuf_r_baseaddr_switch                |77        |28      |147     |4       |0       |0        |0           |0       |0       |0       |0        |0       |0       |
|      fs_cap_R0                                    |fs_cap                                  |2         |0       |7       |0       |0       |0        |0           |0       |0       |0       |0        |0       |0       |
|      u_rfifo                                      |rfifo                                   |45        |12      |102     |4       |0       |0        |0           |0       |0       |0       |0        |0       |0       |
|        ram_inst                                   |ram_infer_rfifo                         |0         |0       |0       |4       |0       |0        |0           |0       |0       |0       |0        |0       |0       |
|        rd_to_wr_cross_inst                        |fifo_cross_domain_addr_process_al_rfifo |11        |0       |38      |0       |0       |0        |0           |0       |0       |0       |0        |0       |0       |
|        wr_to_rd_cross_inst                        |fifo_cross_domain_addr_process_al_rfifo |14        |0       |39      |0       |0       |0        |0           |0       |0       |0       |0        |0       |0       |
|  u_hdmi_tx                                        |hdmi_tx                                 |395       |28      |872     |4       |0       |0        |16          |0       |0       |0       |0        |0       |0       |
|    u_hdmi2phy_wrapper                             |hdmi_phy_wrapper                        |23        |0       |48      |0       |0       |0        |0           |0       |0       |0       |0        |0       |0       |
|      u0_lane_lvds_10_1                            |lane_lvds_10_1                          |10        |0       |19      |0       |0       |0        |0           |0       |0       |0       |0        |0       |0       |
|      u1_lane_lvds_10_1                            |lane_lvds_10_1                          |3         |0       |8       |0       |0       |0        |0           |0       |0       |0       |0        |0       |0       |
|      u2_lane_lvds_10_1                            |lane_lvds_10_1                          |7         |0       |16      |0       |0       |0        |0           |0       |0       |0       |0        |0       |0       |
|      u3_lane_lvds_10_1                            |lane_lvds_10_1                          |3         |0       |5       |0       |0       |0        |0           |0       |0       |0       |0        |0       |0       |
|    u_hdmi_tx_controller_wrapper                   |hdmi_tx_controller_wrapper              |369       |28      |787     |4       |0       |0        |16          |0       |0       |0       |0        |0       |0       |
|      u0_hdmi_tmds_encode                          |hdmi_tmds_encode                        |67        |0       |155     |0       |0       |0        |0           |0       |0       |0       |0        |0       |0       |
|      u1_hdmi_tmds_encode                          |hdmi_tmds_encode                        |53        |0       |90      |0       |0       |0        |0           |0       |0       |0       |0        |0       |0       |
|      u2_hdmi_tmds_encode                          |hdmi_tmds_encode                        |51        |0       |92      |0       |0       |0        |0           |0       |0       |0       |0        |0       |0       |
|      u_hdmi_data_distribution                     |hdmi_data_distribution                  |4         |0       |38      |0       |0       |0        |0           |0       |0       |0       |0        |0       |0       |
|      u_hdmi_island_data_assemble                  |hdmi_island_data_assemble               |85        |0       |184     |0       |0       |0        |0           |0       |0       |0       |0        |0       |0       |
|      u_hdmi_island_data_gen                       |hdmi_island_data_gen                    |50        |0       |102     |2       |0       |0        |0           |0       |0       |0       |0        |0       |0       |
|        U_audio_sample_packet_2_channel            |audio_sample_packet_2_channel           |6         |0       |12      |2       |0       |0        |0           |0       |0       |0       |0        |0       |0       |
|          u_w64_d1024_fifo                         |w64_d1024_fifo                          |6         |0       |12      |2       |0       |0        |0           |0       |0       |0       |0        |0       |0       |
|        u_audio_clock_regeneration_packet          |audio_clock_regeneration_packet         |2         |0       |4       |0       |0       |0        |0           |0       |0       |0       |0        |0       |0       |
|      u_hdmi_video_data_assemble                   |hdmi_video_data_assemble                |4         |0       |34      |0       |0       |0        |16          |0       |0       |0       |0        |0       |0       |
|      u_hdmi_video_source                          |hdmi_video_source                       |29        |28      |38      |0       |0       |0        |0           |0       |0       |0       |0        |0       |0       |
|      u_video_axi_stream_receiver                  |video_axi_stream_receiver               |26        |0       |54      |2       |0       |0        |0           |0       |0       |0       |0        |0       |0       |
|        u_w24_d1024_fifo                           |w24_d1024_fifo                          |24        |0       |52      |2       |0       |0        |0           |0       |0       |0       |0        |0       |0       |
|  u_pll                                            |pll                                     |2         |0       |0       |0       |0       |0        |0           |0       |0       |1       |0        |0       |0       |
|......                                             |......                                  |-         |-       |-       |-       |-       |-        |-           |-       |-       |-       |-        |-       |-       |
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


DataNet Average Fanout:

   Index     Fanout    Nets   
    #1         1       18512  
    #2         2       6662   
    #3         3        847   
    #4         4        858   
    #5        5-10     1705   
    #6       11-50      627   
    #7       51-100     15    
  Average     2.19            

RUN-1002 : start command "update_timing -mode final"
RUN-1002 : start command "start_timer"
USR-1006 : Autogen constraints ...
TMR-2505 : Start building timing graph for model design_top_wrapper.
TMR-2506 : Timing graph: tpin num: 112090, tnet num: 29304, tinst num: 13220, tnode num: 148967, tedge num: 180623.
TMR-2508 : Levelizing timing graph completed, there are 73 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer" in  17.042395s wall, 15.656250s user + 0.062500s system = 15.718750s CPU (92.2%)

RUN-1004 : used memory is 4437 MB, reserved memory is 4601 MB, peak memory is 4598 MB
TMR-2504 : Update delay of 29304 nets completely.
TMR-1033 : GPLL u_pll/pll_inst feeds back externally.
TMR-1033 : GPLL u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_pll0/pll_inst feeds back internally.
TMR-1033 : GPLL u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_pll1/pll_inst feeds back externally.
TMR-2502 : Annotated delay with mode Routed.
TMR-3001 : Initiate 12 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 3067 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
RUN-1003 : finish command "update_timing -mode final" in  22.788368s wall, 21.000000s user + 0.062500s system = 21.062500s CPU (92.4%)

RUN-1004 : used memory is 4437 MB, reserved memory is 4601 MB, peak memory is 4598 MB
RUN-1002 : start command "report_timing_status -file fpga_prj_phy.ts"
RUN-1002 : start command "report_timing_summary -file fpga_prj_pr.timing"
RUN-1002 : start command "report_timing_exception -file fpga_prj_exception.timing"
RUN-1002 : start command "export_db fpga_prj_pr.db"
RUN-1001 : Exported flow parameters
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported packer
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported ChipWatcher
RUN-1003 : finish command "export_db fpga_prj_pr.db" in  1.671141s wall, 1.656250s user + 0.031250s system = 1.687500s CPU (101.0%)

RUN-1004 : used memory is 4438 MB, reserved memory is 4601 MB, peak memory is 4598 MB
RUN-1002 : start command "commit_param -step bitgen"
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------------
RUN-1001 :     Parameters    |   Settings   |  Default Values  |  Note  
RUN-1001 : -------------------------------------------------------------
RUN-1001 :    enable_seed    |     off      |       off        |        
RUN-1001 :    hfn_to_clock   |  1000000000  |    1000000000    |        
RUN-1001 :      message      |   standard   |     standard     |        
RUN-1001 :    qor_monitor    |      on      |        on        |        
RUN-1001 :   speedup_effort  |      0       |        0         |        
RUN-1001 :    syn_ip_flow    |     off      |       off        |        
RUN-1001 :       thread      |      32      |       auto       |   *    
RUN-1001 : -------------------------------------------------------------
RUN-1001 : Print Bitgen Property
RUN-1001 : -------------------------------------------------------------
RUN-1001 :      Parameters     |  Settings  |  Default Values  |  Note  
RUN-1001 : -------------------------------------------------------------
RUN-1001 :         bin         |    off     |       off        |        
RUN-1001 :     bin_compress    |    off     |       off        |        
RUN-1001 :       compress      |    off     |       off        |        
RUN-1001 :       gen_mask      |    off     |       off        |        
RUN-1001 :        header       |            |                  |        
RUN-1001 :          id         |            |                  |        
RUN-1001 :      time_info      |     on     |        on        |        
RUN-1001 :   unused_io_status  |   pullup   |      pullup      |        
RUN-1001 :       version       |    0x00    |       0x00       |        
RUN-1001 : -------------------------------------------------------------
RUN-1002 : start command "bitgen -bit fpga_prj.bit"
RUN-1002 : start command "export_bid fpga_prj_inst.bid"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Bitgen processed 9 pll_pd instances.
BIT-1002 : Init instances with 32 threads.
BIT-1002 : Init instances completely, inst num: 13229
BIT-1002 : Init pips with 32 threads.
BIT-1002 : Init pips completely, net num: 30266, pip num: 259709
BIT-1002 : Init feedthrough with 32 threads.
BIT-1002 : Init feedthrough completely, num: 3050
BIT-1003 : Multithreading accelaration with 32 threads.
BIT-1003 : Generate bitstream completely, there are 0 valid insts, and 752195 bits set as '1'.
BIT-1004 : the usercode0 register value: 00000000010001110000000000000000
PRG-1000 : Enter change ECC bit
BIT-1004 : Generate file fpga_prj.bit.
RUN-1003 : finish command "bitgen -bit fpga_prj.bit" in  22.826026s wall, 201.718750s user + 3.375000s system = 205.093750s CPU (898.5%)

RUN-1004 : used memory is 4441 MB, reserved memory is 4601 MB, peak memory is 4764 MB
RUN-1002 : start command "setup_debugger"
RUN-1002 : start command "export_bitgen_param -file .bitgen_param.f"
RUN-1002 : start command "export_flow_status -s opt_place -e bitgen"
RUN-1002 : start command "flow_status -file flow.status -append_files gate.qor place.qor route.qor"
Location         : C:\HIT\personal_learn\open_source\03_split_screen_full_screen_switch\td_project\fpga_prj_Runs\phy_1
Running with     : Tang Dynasty v6.0.117864
                   Copyright (c) 2012-2024 Anlogic Inc.
Top Model        : design_top_wrapper
Device           : PH1A90SBG484
Speed            : 2

Timing Mode      : final
Setup            : WNS -4468ps  TNS  -506661ps  NUM_FEPS   122
Hold             : WNS -3271ps  TNS  -387399ps  NUM_FEPS   185

Flow Statistics  :
RUN-1001 : Flow Statistics:
RUN-1001 : -----------------------------------------------------------------------------------------------------
RUN-1001 :      command     |  #calls  |  wall time(s)  |  cpu time(s)  |  used memory(mb)  |  peak memory(mb)  
RUN-1001 : -----------------------------------------------------------------------------------------------------
RUN-1001 :       place      |    1     |    324(56%)    |   325(39%)    |       3074        |       3425        
RUN-1001 :       route      |    1     |    192(33%)    |   274(33%)    |       4447        |       4598        
RUN-1001 :     phys_opt     |    1     |     24(4%)     |    22(2%)     |       4442        |       4598        
RUN-1001 :      bitgen      |    1     |     22(3%)     |   204(24%)    |       4441        |       4764        
RUN-1001 :   import_device  |    1     |     7(1%)      |     4(0%)     |       1327        |       1359        
RUN-1001 :     import_db    |    1     |     2(0%)      |     1(0%)     |       1756        |       1807        
RUN-1001 :     read_sdc     |    2     |     0(0%)      |     0(0%)     |       1756        |       1807        
RUN-1001 : -----------------------------------------------------------------------------------------------------
RUN-1001 :       total      |    8     |      571       |      830      |       4447        |       4764        
RUN-1001 : -----------------------------------------------------------------------------------------------------
