ARM GAS  C:\Users\Dawn\AppData\Local\Temp\ccpi25Lb.s 			page 1


   1              		.cpu cortex-m4
   2              		.arch armv7e-m
   3              		.fpu softvfp
   4              		.eabi_attribute 23, 1
   5              		.eabi_attribute 24, 1
   6              		.eabi_attribute 25, 1
   7              		.eabi_attribute 26, 1
   8              		.eabi_attribute 30, 1
   9              		.eabi_attribute 34, 1
  10              		.eabi_attribute 18, 4
  11              		.file	"system_n32g430.c"
  12              		.text
  13              	.Ltext0:
  14              		.cfi_sections	.debug_frame
  15              		.file 1 "CMSIS/device/system_n32g430.c"
  16              		.section	.text.Get_NVR_Value,"ax",%progbits
  17              		.align	1
  18              		.global	Get_NVR_Value
  19              		.syntax unified
  20              		.thumb
  21              		.thumb_func
  23              	Get_NVR_Value:
  24              	.LVL0:
  25              	.LFB123:
   1:CMSIS/device/system_n32g430.c **** /**
   2:CMSIS/device/system_n32g430.c **** *     Copyright (c) 2022, Nations Technologies Inc.
   3:CMSIS/device/system_n32g430.c **** *
   4:CMSIS/device/system_n32g430.c **** *     All rights reserved.
   5:CMSIS/device/system_n32g430.c **** *
   6:CMSIS/device/system_n32g430.c **** *     This software is the exclusive property of Nations Technologies Inc. (Hereinafter
   7:CMSIS/device/system_n32g430.c **** * referred to as NATIONS). This software, and the product of NATIONS described herein
   8:CMSIS/device/system_n32g430.c **** * (Hereinafter referred to as the Product) are owned by NATIONS under the laws and treaties
   9:CMSIS/device/system_n32g430.c **** * of the People's Republic of China and other applicable jurisdictions worldwide.
  10:CMSIS/device/system_n32g430.c **** *
  11:CMSIS/device/system_n32g430.c **** *     NATIONS does not grant any license under its patents, copyrights, trademarks, or other
  12:CMSIS/device/system_n32g430.c **** * intellectual property rights. Names and brands of third party may be mentioned or referred
  13:CMSIS/device/system_n32g430.c **** * thereto (if any) for identification purposes only.
  14:CMSIS/device/system_n32g430.c **** *
  15:CMSIS/device/system_n32g430.c **** *     NATIONS reserves the right to make changes, corrections, enhancements, modifications, and
  16:CMSIS/device/system_n32g430.c **** * improvements to this software at any time without notice. Please contact NATIONS and obtain
  17:CMSIS/device/system_n32g430.c **** * the latest version of this software before placing orders.
  18:CMSIS/device/system_n32g430.c **** 
  19:CMSIS/device/system_n32g430.c **** *     Although NATIONS has attempted to provide accurate and reliable information, NATIONS assumes
  20:CMSIS/device/system_n32g430.c **** * no responsibility for the accuracy and reliability of this software.
  21:CMSIS/device/system_n32g430.c **** *
  22:CMSIS/device/system_n32g430.c **** *     It is the responsibility of the user of this software to properly design, program, and test
  23:CMSIS/device/system_n32g430.c **** * the functionality and safety of any application made of this information and any resulting produc
  24:CMSIS/device/system_n32g430.c **** * In no event shall NATIONS be liable for any direct, indirect, incidental, special,exemplary, or
  25:CMSIS/device/system_n32g430.c **** * consequential damages arising in any way out of the use of this software or the Product.
  26:CMSIS/device/system_n32g430.c **** *
  27:CMSIS/device/system_n32g430.c **** *     NATIONS Products are neither intended nor warranted for usage in systems or equipment, any
  28:CMSIS/device/system_n32g430.c **** * malfunction or failure of which may cause loss of human life, bodily injury or severe property
  29:CMSIS/device/system_n32g430.c **** * damage. Such applications are deemed, "Insecure Usage".
  30:CMSIS/device/system_n32g430.c **** *
  31:CMSIS/device/system_n32g430.c **** *     All Insecure Usage shall be made at user's risk. User shall indemnify NATIONS and hold NATION
  32:CMSIS/device/system_n32g430.c **** * harmless from and against all claims, costs, damages, and other liabilities, arising from or rela
  33:CMSIS/device/system_n32g430.c **** * to any customer's Insecure Usage.
ARM GAS  C:\Users\Dawn\AppData\Local\Temp\ccpi25Lb.s 			page 2


  34:CMSIS/device/system_n32g430.c **** 
  35:CMSIS/device/system_n32g430.c **** *     Any express or implied warranty with regard to this software or the Product, including,but no
  36:CMSIS/device/system_n32g430.c **** * limited to, the warranties of merchantability, fitness for a particular purpose and non-infringem
  37:CMSIS/device/system_n32g430.c **** * are disclaimed to the fullest extent permitted by law.
  38:CMSIS/device/system_n32g430.c **** 
  39:CMSIS/device/system_n32g430.c **** *     Unless otherwise explicitly permitted by NATIONS, anyone may not duplicate, modify, transcrib
  40:CMSIS/device/system_n32g430.c **** * or otherwise distribute this software for any purposes, in whole or in part.
  41:CMSIS/device/system_n32g430.c **** *
  42:CMSIS/device/system_n32g430.c **** *     NATIONS products and technologies shall not be used for or incorporated into any products or 
  43:CMSIS/device/system_n32g430.c **** * whose manufacture, use, or sale is prohibited under any applicable domestic or foreign laws or re
  44:CMSIS/device/system_n32g430.c **** * User shall comply with any applicable export control laws and regulations promulgated and adminis
  45:CMSIS/device/system_n32g430.c **** * the governments of any countries asserting jurisdiction over the parties or transactions.
  46:CMSIS/device/system_n32g430.c **** **/
  47:CMSIS/device/system_n32g430.c **** 
  48:CMSIS/device/system_n32g430.c **** /**
  49:CMSIS/device/system_n32g430.c **** *\*\file system_n32g430.c
  50:CMSIS/device/system_n32g430.c **** *\*\author Nations
  51:CMSIS/device/system_n32g430.c **** *\*\version v1.1.0
  52:CMSIS/device/system_n32g430.c **** *\*\copyright Copyright (c) 2022, Nations Technologies Inc. All rights reserved.
  53:CMSIS/device/system_n32g430.c ****  */
  54:CMSIS/device/system_n32g430.c **** #include "n32g430.h"
  55:CMSIS/device/system_n32g430.c **** 
  56:CMSIS/device/system_n32g430.c **** /* Uncomment the line corresponding to the desired System clock (SYSCLK)
  57:CMSIS/device/system_n32g430.c ****    frequency (after reset the HSI is used as SYSCLK source)
  58:CMSIS/device/system_n32g430.c **** 
  59:CMSIS/device/system_n32g430.c ****    IMPORTANT NOTE:
  60:CMSIS/device/system_n32g430.c ****    ==============
  61:CMSIS/device/system_n32g430.c ****    1. After each device reset the HSI is used as System clock source.
  62:CMSIS/device/system_n32g430.c **** 
  63:CMSIS/device/system_n32g430.c ****    2. Please make sure that the selected System clock doesn't exceed your
  64:CMSIS/device/system_n32g430.c ****    device's maximum frequency.
  65:CMSIS/device/system_n32g430.c **** 
  66:CMSIS/device/system_n32g430.c ****    3. If none of the define below is enabled, the HSI is used as System clock
  67:CMSIS/device/system_n32g430.c ****     source.
  68:CMSIS/device/system_n32g430.c **** 
  69:CMSIS/device/system_n32g430.c ****    4. The System clock configuration functions provided within this file assume
  70:CMSIS/device/system_n32g430.c ****    that:
  71:CMSIS/device/system_n32g430.c ****         - For Low, Medium and High density Value line devices an external 8MHz
  72:CMSIS/device/system_n32g430.c ****           crystal is used to drive the System clock.
  73:CMSIS/device/system_n32g430.c ****         - For Low, Medium and High density devices an external 8MHz crystal is
  74:CMSIS/device/system_n32g430.c ****           used to drive the System clock.
  75:CMSIS/device/system_n32g430.c ****         - For Connectivity line devices an external 25MHz crystal is used to
  76:CMSIS/device/system_n32g430.c ****    drive the System clock. If you are using different crystal you have to adapt
  77:CMSIS/device/system_n32g430.c ****    those functions accordingly.
  78:CMSIS/device/system_n32g430.c ****     */
  79:CMSIS/device/system_n32g430.c **** 
  80:CMSIS/device/system_n32g430.c **** #define SYSCLK_USE_HSI     0
  81:CMSIS/device/system_n32g430.c **** #define SYSCLK_USE_HSE     1
  82:CMSIS/device/system_n32g430.c **** #define SYSCLK_USE_HSI_PLL 2
  83:CMSIS/device/system_n32g430.c **** #define SYSCLK_USE_HSE_PLL 3
  84:CMSIS/device/system_n32g430.c **** 
  85:CMSIS/device/system_n32g430.c **** #ifndef SYSCLK_FREQ
  86:CMSIS/device/system_n32g430.c **** #define SYSCLK_FREQ 128000000
  87:CMSIS/device/system_n32g430.c **** #endif
  88:CMSIS/device/system_n32g430.c **** 
  89:CMSIS/device/system_n32g430.c **** #ifndef SYSCLK_SRC
  90:CMSIS/device/system_n32g430.c **** #define SYSCLK_SRC SYSCLK_USE_HSE_PLL
ARM GAS  C:\Users\Dawn\AppData\Local\Temp\ccpi25Lb.s 			page 3


  91:CMSIS/device/system_n32g430.c **** #endif
  92:CMSIS/device/system_n32g430.c **** 
  93:CMSIS/device/system_n32g430.c **** #if SYSCLK_SRC == SYSCLK_USE_HSI
  94:CMSIS/device/system_n32g430.c **** 
  95:CMSIS/device/system_n32g430.c ****     #if SYSCLK_FREQ != HSI_VALUE
  96:CMSIS/device/system_n32g430.c ****     #error SYSCL_FREQ must be set to HSI_VALUE
  97:CMSIS/device/system_n32g430.c ****     #endif
  98:CMSIS/device/system_n32g430.c **** 
  99:CMSIS/device/system_n32g430.c **** #elif SYSCLK_SRC == SYSCLK_USE_HSE
 100:CMSIS/device/system_n32g430.c **** 
 101:CMSIS/device/system_n32g430.c ****     #ifndef HSE_VALUE
 102:CMSIS/device/system_n32g430.c ****     #error HSE_VALUE must be defined!
 103:CMSIS/device/system_n32g430.c ****     #endif
 104:CMSIS/device/system_n32g430.c **** 
 105:CMSIS/device/system_n32g430.c ****     #if SYSCLK_FREQ != HSE_VALUE
 106:CMSIS/device/system_n32g430.c ****     #error SYSCL_FREQ must be set to HSE_VALUE
 107:CMSIS/device/system_n32g430.c ****     #endif
 108:CMSIS/device/system_n32g430.c **** 
 109:CMSIS/device/system_n32g430.c **** #elif SYSCLK_SRC == SYSCLK_USE_HSI_PLL
 110:CMSIS/device/system_n32g430.c **** 
 111:CMSIS/device/system_n32g430.c ****     #if SYSCLK_FREQ < 32000000
 112:CMSIS/device/system_n32g430.c ****     #error When SYSCLK_SRC is PLL, SYSCLK_FREQ must be greater than or equal to 32MHz
 113:CMSIS/device/system_n32g430.c ****     #endif
 114:CMSIS/device/system_n32g430.c **** 
 115:CMSIS/device/system_n32g430.c ****     #if (SYSCLK_FREQ % (HSI_VALUE / 2) == 0) && (SYSCLK_FREQ / (HSI_VALUE / 2) >= 2)               
 116:CMSIS/device/system_n32g430.c ****         && (SYSCLK_FREQ / (HSI_VALUE / 2) <= 32)
 117:CMSIS/device/system_n32g430.c **** 
 118:CMSIS/device/system_n32g430.c ****         #define PLLSRC_DIV 2
 119:CMSIS/device/system_n32g430.c ****         #define PLL_MUL    (SYSCLK_FREQ / (HSI_VALUE / 2))
 120:CMSIS/device/system_n32g430.c **** 
 121:CMSIS/device/system_n32g430.c ****     #elif (SYSCLK_FREQ % HSI_VALUE == 0) && (SYSCLK_FREQ / HSI_VALUE >= 2)
 122:CMSIS/device/system_n32g430.c ****         && (SYSCLK_FREQ / HSI_VALUE <= 32)
 123:CMSIS/device/system_n32g430.c **** 
 124:CMSIS/device/system_n32g430.c ****         #define PLLSRC_DIV 1
 125:CMSIS/device/system_n32g430.c ****         #define PLL_MUL    (SYSCLK_FREQ / HSI_VALUE)
 126:CMSIS/device/system_n32g430.c **** 
 127:CMSIS/device/system_n32g430.c ****     #else
 128:CMSIS/device/system_n32g430.c ****         #error Cannot make a PLL multiply factor to SYSCLK_FREQ.
 129:CMSIS/device/system_n32g430.c ****     #endif
 130:CMSIS/device/system_n32g430.c **** 
 131:CMSIS/device/system_n32g430.c **** #elif SYSCLK_SRC == SYSCLK_USE_HSE_PLL
 132:CMSIS/device/system_n32g430.c **** 
 133:CMSIS/device/system_n32g430.c ****     #if SYSCLK_FREQ < 32000000
 134:CMSIS/device/system_n32g430.c ****     #error When SYSCLK_SRC is PLL, SYSCLK_FREQ must be greater than or equal to 32MHz
 135:CMSIS/device/system_n32g430.c ****     #endif
 136:CMSIS/device/system_n32g430.c **** 
 137:CMSIS/device/system_n32g430.c ****     #ifndef HSE_VALUE
 138:CMSIS/device/system_n32g430.c ****     #error HSE_VALUE must be defined!
 139:CMSIS/device/system_n32g430.c ****     #endif
 140:CMSIS/device/system_n32g430.c **** 
 141:CMSIS/device/system_n32g430.c ****     #if ((SYSCLK_FREQ % (HSE_VALUE / 2)) == 0) && (SYSCLK_FREQ / (HSE_VALUE / 2) >= 2)             
 142:CMSIS/device/system_n32g430.c ****         && (SYSCLK_FREQ / (HSE_VALUE / 2) <= 32)
 143:CMSIS/device/system_n32g430.c **** 
 144:CMSIS/device/system_n32g430.c ****         #define PLLSRC_DIV 2
 145:CMSIS/device/system_n32g430.c ****         #define PLL_MUL    (SYSCLK_FREQ / (HSE_VALUE / 2))
 146:CMSIS/device/system_n32g430.c **** 
 147:CMSIS/device/system_n32g430.c ****     #elif (SYSCLK_FREQ % HSE_VALUE == 0) && (SYSCLK_FREQ / HSE_VALUE >= 2)
ARM GAS  C:\Users\Dawn\AppData\Local\Temp\ccpi25Lb.s 			page 4


 148:CMSIS/device/system_n32g430.c ****         && (SYSCLK_FREQ / HSE_VALUE <= 32)
 149:CMSIS/device/system_n32g430.c **** 
 150:CMSIS/device/system_n32g430.c ****         #define PLLSRC_DIV 1
 151:CMSIS/device/system_n32g430.c ****         #define PLL_MUL    (SYSCLK_FREQ / HSE_VALUE)
 152:CMSIS/device/system_n32g430.c **** 
 153:CMSIS/device/system_n32g430.c ****     #else
 154:CMSIS/device/system_n32g430.c ****         #error Cannot make a PLL multiply factor to SYSCLK_FREQ.
 155:CMSIS/device/system_n32g430.c ****     #endif
 156:CMSIS/device/system_n32g430.c **** 
 157:CMSIS/device/system_n32g430.c **** #else
 158:CMSIS/device/system_n32g430.c **** #error wrong value for SYSCLK_SRC
 159:CMSIS/device/system_n32g430.c **** #endif
 160:CMSIS/device/system_n32g430.c **** 
 161:CMSIS/device/system_n32g430.c **** /* If you want to use VECT_TAB_SRAM, release the comment*/
 162:CMSIS/device/system_n32g430.c **** /* #define VECT_TAB_SRAM  */
 163:CMSIS/device/system_n32g430.c **** 
 164:CMSIS/device/system_n32g430.c **** /* Vector Table base offset field. This value must be a multiple of 0x200. */
 165:CMSIS/device/system_n32g430.c **** #define VECT_TAB_OFFSET 0x0
 166:CMSIS/device/system_n32g430.c **** 
 167:CMSIS/device/system_n32g430.c **** /** Clock Definitions **/
 168:CMSIS/device/system_n32g430.c **** 
 169:CMSIS/device/system_n32g430.c **** /* System Clock Frequency (Core Clock) */
 170:CMSIS/device/system_n32g430.c **** uint32_t SystemClockFrequency = SYSCLK_FREQ;
 171:CMSIS/device/system_n32g430.c **** 
 172:CMSIS/device/system_n32g430.c **** const uint8_t AHBPrescTable[16] = {0, 0, 0, 0, 0, 0, 0, 0, 1, 2, 3, 4, 6, 7, 8, 9};
 173:CMSIS/device/system_n32g430.c **** 
 174:CMSIS/device/system_n32g430.c **** static void System_Clock_Set(void);
 175:CMSIS/device/system_n32g430.c **** 
 176:CMSIS/device/system_n32g430.c **** #ifdef DATA_IN_ExtSRAM
 177:CMSIS/device/system_n32g430.c **** static void SystemInit_ExtMemCtl(void);
 178:CMSIS/device/system_n32g430.c **** #endif /* DATA_IN_ExtSRAM */
 179:CMSIS/device/system_n32g430.c **** 
 180:CMSIS/device/system_n32g430.c **** typedef void (*pFunction)(uint32_t, uint32_t*);
 181:CMSIS/device/system_n32g430.c **** #if defined ( __CC_ARM )
 182:CMSIS/device/system_n32g430.c **** const uint32_t const_data1[2] __attribute__((at(0x08002118))) = {0, 0};
 183:CMSIS/device/system_n32g430.c **** const uint32_t const_data2[2] __attribute__((at(0x08002918))) = {0, 0};
 184:CMSIS/device/system_n32g430.c **** #elif defined(__ARMCC_VERSION) && (__ARMCC_VERSION >= 6000000)
 185:CMSIS/device/system_n32g430.c **** const uint32_t const_data1[2] __attribute__((section(".ARM.__at_0x08002118"))) = {0, 0};
 186:CMSIS/device/system_n32g430.c **** const uint32_t const_data2[2] __attribute__((section(".ARM.__at_0x08002918"))) = {0, 0};
 187:CMSIS/device/system_n32g430.c **** #elif defined ( __ICCARM__ )
 188:CMSIS/device/system_n32g430.c **** const uint32_t const_data1[2] @ (0x08002118) = {0, 0};
 189:CMSIS/device/system_n32g430.c **** const uint32_t const_data2[2] @ (0x08002918) = {0, 0};
 190:CMSIS/device/system_n32g430.c **** #endif
 191:CMSIS/device/system_n32g430.c **** 
 192:CMSIS/device/system_n32g430.c **** void Get_NVR_Value(uint32_t addr, uint32_t* value)
 193:CMSIS/device/system_n32g430.c **** {
  26              		.loc 1 193 1 view -0
  27              		.cfi_startproc
  28              		@ args = 0, pretend = 0, frame = 0
  29              		@ frame_needed = 0, uses_anonymous_args = 0
  30              		.loc 1 193 1 is_stmt 0 view .LVU1
  31 0000 08B5     		push	{r3, lr}
  32              	.LCFI0:
  33              		.cfi_def_cfa_offset 8
  34              		.cfi_offset 3, -8
  35              		.cfi_offset 14, -4
 194:CMSIS/device/system_n32g430.c ****     pFunction get_nvr = (pFunction)(0x1FFF02A5);
ARM GAS  C:\Users\Dawn\AppData\Local\Temp\ccpi25Lb.s 			page 5


  36              		.loc 1 194 5 is_stmt 1 view .LVU2
  37              	.LVL1:
 195:CMSIS/device/system_n32g430.c ****     uint32_t data = 0; /* Initialize data variable */
  38              		.loc 1 195 5 view .LVU3
 196:CMSIS/device/system_n32g430.c **** 
 197:CMSIS/device/system_n32g430.c ****     get_nvr(addr, value);
  39              		.loc 1 197 5 view .LVU4
  40 0002 014B     		ldr	r3, .L3
  41 0004 9847     		blx	r3
  42              	.LVL2:
 198:CMSIS/device/system_n32g430.c ****     /* Remove problematic const_data1 and const_data2 access */
 199:CMSIS/device/system_n32g430.c ****     /* data = const_data1[0]; */
 200:CMSIS/device/system_n32g430.c ****     /* data = const_data2[0]; */
 201:CMSIS/device/system_n32g430.c ****     if(data)
  43              		.loc 1 201 5 view .LVU5
 202:CMSIS/device/system_n32g430.c ****     {/* avoid warning*/
 203:CMSIS/device/system_n32g430.c ****     }
  44              		.loc 1 203 5 view .LVU6
 204:CMSIS/device/system_n32g430.c **** }
  45              		.loc 1 204 1 is_stmt 0 view .LVU7
  46 0006 08BD     		pop	{r3, pc}
  47              	.L4:
  48              		.align	2
  49              	.L3:
  50 0008 A502FF1F 		.word	536806053
  51              		.cfi_endproc
  52              	.LFE123:
  54              		.section	.text.PLL_TrimValueLoad,"ax",%progbits
  55              		.align	1
  56              		.global	PLL_TrimValueLoad
  57              		.syntax unified
  58              		.thumb
  59              		.thumb_func
  61              	PLL_TrimValueLoad:
  62              	.LFB124:
 205:CMSIS/device/system_n32g430.c **** /**
 206:CMSIS/device/system_n32g430.c **** *\*\name    PLL_TrimValueLoad.
 207:CMSIS/device/system_n32g430.c **** *\*\fun     Load PLL trim value.
 208:CMSIS/device/system_n32g430.c **** *\*\param   none
 209:CMSIS/device/system_n32g430.c **** *\*\return  none
 210:CMSIS/device/system_n32g430.c **** **/
 211:CMSIS/device/system_n32g430.c **** void PLL_TrimValueLoad(void)
 212:CMSIS/device/system_n32g430.c **** {
  63              		.loc 1 212 1 is_stmt 1 view -0
  64              		.cfi_startproc
  65              		@ args = 0, pretend = 0, frame = 8
  66              		@ frame_needed = 0, uses_anonymous_args = 0
  67 0000 00B5     		push	{lr}
  68              	.LCFI1:
  69              		.cfi_def_cfa_offset 4
  70              		.cfi_offset 14, -4
  71 0002 83B0     		sub	sp, sp, #12
  72              	.LCFI2:
  73              		.cfi_def_cfa_offset 16
 213:CMSIS/device/system_n32g430.c ****     uint32_t value = 0, value1,value3,value4;
  74              		.loc 1 213 5 view .LVU9
  75              		.loc 1 213 14 is_stmt 0 view .LVU10
ARM GAS  C:\Users\Dawn\AppData\Local\Temp\ccpi25Lb.s 			page 6


  76 0004 0023     		movs	r3, #0
  77 0006 0193     		str	r3, [sp, #4]
 214:CMSIS/device/system_n32g430.c ****     uint32_t temp = 0;
  78              		.loc 1 214 5 is_stmt 1 view .LVU11
  79              	.LVL3:
 215:CMSIS/device/system_n32g430.c **** 
 216:CMSIS/device/system_n32g430.c ****     /* Disable the iCache */
 217:CMSIS/device/system_n32g430.c ****     FLASH->AC &= FLASH_ICACHE_DIS;
  80              		.loc 1 217 5 view .LVU12
  81              		.loc 1 217 10 is_stmt 0 view .LVU13
  82 0008 174B     		ldr	r3, .L9
  83 000a 1A68     		ldr	r2, [r3]
  84              		.loc 1 217 15 view .LVU14
  85 000c 22F08002 		bic	r2, r2, #128
  86 0010 1A60     		str	r2, [r3]
 218:CMSIS/device/system_n32g430.c ****     /* ICache Reset */
 219:CMSIS/device/system_n32g430.c ****     FLASH->AC |= FLASH_ICAHRST_MSK;
  87              		.loc 1 219 5 is_stmt 1 view .LVU15
  88              		.loc 1 219 10 is_stmt 0 view .LVU16
  89 0012 1A68     		ldr	r2, [r3]
  90              		.loc 1 219 15 view .LVU17
  91 0014 42F04002 		orr	r2, r2, #64
  92 0018 1A60     		str	r2, [r3]
 220:CMSIS/device/system_n32g430.c **** 
 221:CMSIS/device/system_n32g430.c ****     Get_NVR_Value(0x1FFFF020, &value);
  93              		.loc 1 221 5 is_stmt 1 view .LVU18
  94 001a 01A9     		add	r1, sp, #4
  95 001c 1348     		ldr	r0, .L9+4
  96 001e FFF7FEFF 		bl	Get_NVR_Value
  97              	.LVL4:
 222:CMSIS/device/system_n32g430.c ****     if((value & 0xFF) <= 5)
  98              		.loc 1 222 5 view .LVU19
  99              		.loc 1 222 15 is_stmt 0 view .LVU20
 100 0022 9DF80430 		ldrb	r3, [sp, #4]	@ zero_extendqisi2
 101              		.loc 1 222 7 view .LVU21
 102 0026 052B     		cmp	r3, #5
 103 0028 07D9     		bls	.L8
 104              	.LVL5:
 105              	.L6:
 223:CMSIS/device/system_n32g430.c ****     {
 224:CMSIS/device/system_n32g430.c ****         Get_NVR_Value(0x1FFFF230,&value);
 225:CMSIS/device/system_n32g430.c ****         /* Big-endian little-endian exchange */
 226:CMSIS/device/system_n32g430.c ****         value1 = value >>24;
 227:CMSIS/device/system_n32g430.c ****         value3 = (value & 0xFF0000)>>8;
 228:CMSIS/device/system_n32g430.c ****         value4 = (value & 0xFF00)<<8;
 229:CMSIS/device/system_n32g430.c ****         value = value1 | value3  | value4;
 230:CMSIS/device/system_n32g430.c **** 
 231:CMSIS/device/system_n32g430.c ****         temp = AFEC->TRIMR1 &0xFF000000;
 232:CMSIS/device/system_n32g430.c ****         temp |= value;
 233:CMSIS/device/system_n32g430.c **** 
 234:CMSIS/device/system_n32g430.c ****         AFEC->TRIMR1 = temp;
 235:CMSIS/device/system_n32g430.c ****     }
 236:CMSIS/device/system_n32g430.c ****     else
 237:CMSIS/device/system_n32g430.c ****     {
 238:CMSIS/device/system_n32g430.c **** 
 239:CMSIS/device/system_n32g430.c ****     }
 106              		.loc 1 239 5 is_stmt 1 view .LVU22
ARM GAS  C:\Users\Dawn\AppData\Local\Temp\ccpi25Lb.s 			page 7


 240:CMSIS/device/system_n32g430.c ****     /* Enable the iCache */
 241:CMSIS/device/system_n32g430.c ****     FLASH->AC |= FLASH_ICACHE_EN;
 107              		.loc 1 241 5 view .LVU23
 108              		.loc 1 241 10 is_stmt 0 view .LVU24
 109 002a 0F4A     		ldr	r2, .L9
 110 002c 1368     		ldr	r3, [r2]
 111              		.loc 1 241 15 view .LVU25
 112 002e 43F08003 		orr	r3, r3, #128
 113 0032 1360     		str	r3, [r2]
 242:CMSIS/device/system_n32g430.c **** }
 114              		.loc 1 242 1 view .LVU26
 115 0034 03B0     		add	sp, sp, #12
 116              	.LCFI3:
 117              		.cfi_remember_state
 118              		.cfi_def_cfa_offset 4
 119              		@ sp needed
 120 0036 5DF804FB 		ldr	pc, [sp], #4
 121              	.LVL6:
 122              	.L8:
 123              	.LCFI4:
 124              		.cfi_restore_state
 224:CMSIS/device/system_n32g430.c ****         /* Big-endian little-endian exchange */
 125              		.loc 1 224 9 is_stmt 1 view .LVU27
 126 003a 01A9     		add	r1, sp, #4
 127 003c 0C48     		ldr	r0, .L9+8
 128 003e FFF7FEFF 		bl	Get_NVR_Value
 129              	.LVL7:
 226:CMSIS/device/system_n32g430.c ****         value3 = (value & 0xFF0000)>>8;
 130              		.loc 1 226 9 view .LVU28
 226:CMSIS/device/system_n32g430.c ****         value3 = (value & 0xFF0000)>>8;
 131              		.loc 1 226 24 is_stmt 0 view .LVU29
 132 0042 0199     		ldr	r1, [sp, #4]
 133              	.LVL8:
 227:CMSIS/device/system_n32g430.c ****         value4 = (value & 0xFF00)<<8;
 134              		.loc 1 227 9 is_stmt 1 view .LVU30
 227:CMSIS/device/system_n32g430.c ****         value4 = (value & 0xFF00)<<8;
 135              		.loc 1 227 36 is_stmt 0 view .LVU31
 136 0044 0B0A     		lsrs	r3, r1, #8
 227:CMSIS/device/system_n32g430.c ****         value4 = (value & 0xFF00)<<8;
 137              		.loc 1 227 16 view .LVU32
 138 0046 03F47F43 		and	r3, r3, #65280
 139              	.LVL9:
 228:CMSIS/device/system_n32g430.c ****         value = value1 | value3  | value4;
 140              		.loc 1 228 9 is_stmt 1 view .LVU33
 228:CMSIS/device/system_n32g430.c ****         value = value1 | value3  | value4;
 141              		.loc 1 228 34 is_stmt 0 view .LVU34
 142 004a 0A02     		lsls	r2, r1, #8
 228:CMSIS/device/system_n32g430.c ****         value = value1 | value3  | value4;
 143              		.loc 1 228 16 view .LVU35
 144 004c 02F47F02 		and	r2, r2, #16711680
 145              	.LVL10:
 229:CMSIS/device/system_n32g430.c **** 
 146              		.loc 1 229 9 is_stmt 1 view .LVU36
 229:CMSIS/device/system_n32g430.c **** 
 147              		.loc 1 229 24 is_stmt 0 view .LVU37
 148 0050 43EA1163 		orr	r3, r3, r1, lsr #24
 149              	.LVL11:
ARM GAS  C:\Users\Dawn\AppData\Local\Temp\ccpi25Lb.s 			page 8


 229:CMSIS/device/system_n32g430.c **** 
 150              		.loc 1 229 34 view .LVU38
 151 0054 1343     		orrs	r3, r3, r2
 229:CMSIS/device/system_n32g430.c **** 
 152              		.loc 1 229 15 view .LVU39
 153 0056 0193     		str	r3, [sp, #4]
 231:CMSIS/device/system_n32g430.c ****         temp |= value;
 154              		.loc 1 231 9 is_stmt 1 view .LVU40
 231:CMSIS/device/system_n32g430.c ****         temp |= value;
 155              		.loc 1 231 20 is_stmt 0 view .LVU41
 156 0058 0649     		ldr	r1, .L9+12
 157              	.LVL12:
 231:CMSIS/device/system_n32g430.c ****         temp |= value;
 158              		.loc 1 231 20 view .LVU42
 159 005a 4A68     		ldr	r2, [r1, #4]
 160              	.LVL13:
 231:CMSIS/device/system_n32g430.c ****         temp |= value;
 161              		.loc 1 231 14 view .LVU43
 162 005c 02F07F42 		and	r2, r2, #-16777216
 163              	.LVL14:
 232:CMSIS/device/system_n32g430.c **** 
 164              		.loc 1 232 9 is_stmt 1 view .LVU44
 232:CMSIS/device/system_n32g430.c **** 
 165              		.loc 1 232 14 is_stmt 0 view .LVU45
 166 0060 1343     		orrs	r3, r3, r2
 167              	.LVL15:
 234:CMSIS/device/system_n32g430.c ****     }
 168              		.loc 1 234 9 is_stmt 1 view .LVU46
 234:CMSIS/device/system_n32g430.c ****     }
 169              		.loc 1 234 22 is_stmt 0 view .LVU47
 170 0062 4B60     		str	r3, [r1, #4]
 171 0064 E1E7     		b	.L6
 172              	.L10:
 173 0066 00BF     		.align	2
 174              	.L9:
 175 0068 00200240 		.word	1073881088
 176 006c 20F0FF1F 		.word	536866848
 177 0070 30F2FF1F 		.word	536867376
 178 0074 00180040 		.word	1073747968
 179              		.cfi_endproc
 180              	.LFE124:
 182              		.section	.text.System_Clock_Set,"ax",%progbits
 183              		.align	1
 184              		.syntax unified
 185              		.thumb
 186              		.thumb_func
 188              	System_Clock_Set:
 189              	.LFB127:
 243:CMSIS/device/system_n32g430.c **** 
 244:CMSIS/device/system_n32g430.c **** /**
 245:CMSIS/device/system_n32g430.c **** *\*\name    System_Initializes.
 246:CMSIS/device/system_n32g430.c **** *\*\fun     Setup the microcontroller system
 247:CMSIS/device/system_n32g430.c **** *\*\        Initialize the Embedded Flash Interface, the PLL and update the
 248:CMSIS/device/system_n32g430.c **** *\*\        SystemClockFrequency variable.
 249:CMSIS/device/system_n32g430.c **** *\*\param   none.
 250:CMSIS/device/system_n32g430.c **** *\*\return  none
 251:CMSIS/device/system_n32g430.c **** *\*\note    This function should be used only after reset.
ARM GAS  C:\Users\Dawn\AppData\Local\Temp\ccpi25Lb.s 			page 9


 252:CMSIS/device/system_n32g430.c **** **/
 253:CMSIS/device/system_n32g430.c **** void System_Initializes(void)
 254:CMSIS/device/system_n32g430.c **** {
 255:CMSIS/device/system_n32g430.c ****     /* FPU settings */
 256:CMSIS/device/system_n32g430.c **** #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
 257:CMSIS/device/system_n32g430.c ****     /* set CP10 and CP11 Full Access */
 258:CMSIS/device/system_n32g430.c ****     SCB->CPACR |= ((3UL << 10 * 2) | (3UL << 11 * 2));
 259:CMSIS/device/system_n32g430.c **** #endif
 260:CMSIS/device/system_n32g430.c **** 
 261:CMSIS/device/system_n32g430.c ****     /* Reset the RCC clock configuration to the default reset state(for debug purpose) */
 262:CMSIS/device/system_n32g430.c ****    /* Set HSIEN bit */
 263:CMSIS/device/system_n32g430.c ****     RCC->CTRL |= RCC_CTRL_HSIEN;
 264:CMSIS/device/system_n32g430.c **** 
 265:CMSIS/device/system_n32g430.c ****     /* Reset SCLKSW, AHBPRES, APB1PRES, APB2PRES and MCO bits */
 266:CMSIS/device/system_n32g430.c ****     RCC->CFG &= ~(RCC_CFG_SCLKSW|RCC_CFG_AHBPRES|RCC_CFG_APB1PRES|RCC_CFG_APB2PRES|RCC_CFG_MCO);
 267:CMSIS/device/system_n32g430.c **** 
 268:CMSIS/device/system_n32g430.c ****     /* Reset HSEEN, CLKSSEN and PLLEN bits */
 269:CMSIS/device/system_n32g430.c ****     RCC->CTRL &= ~(RCC_CTRL_HSEEN|RCC_CTRL_CLKSSEN|RCC_CTRL_PLLEN);
 270:CMSIS/device/system_n32g430.c **** 
 271:CMSIS/device/system_n32g430.c ****     /* Reset HSEBP bit */
 272:CMSIS/device/system_n32g430.c ****     RCC->CTRL &= ~RCC_CTRL_HSEBP;
 273:CMSIS/device/system_n32g430.c **** 
 274:CMSIS/device/system_n32g430.c ****     /* Reset PLLSRC, PLLHSEPRES, PLLMULFCT bits */
 275:CMSIS/device/system_n32g430.c ****     RCC->CFG &= ~(RCC_CFG_PLLSRC|RCC_CFG_PLLHSEPRES|RCC_CFG_PLLMULFCT);
 276:CMSIS/device/system_n32g430.c **** 
 277:CMSIS/device/system_n32g430.c ****     /* Reset CFG2 register */
 278:CMSIS/device/system_n32g430.c ****     RCC->CFG2 = RCC_CFG2_ADC1MPRES_DIV8;
 279:CMSIS/device/system_n32g430.c **** 
 280:CMSIS/device/system_n32g430.c ****     /* Reset PLLHSIPRE register */
 281:CMSIS/device/system_n32g430.c ****     RCC->PLLHSIPRE |= RCC_PLLHSIPRE_PLLHSIPRE;
 282:CMSIS/device/system_n32g430.c **** 
 283:CMSIS/device/system_n32g430.c ****     /* Disable all interrupts and clear pending bits  */
 284:CMSIS/device/system_n32g430.c ****     RCC->CLKINT = (RCC_CLKINT_LSIRDICLR|RCC_CLKINT_LSERDICLR|RCC_CLKINT_HSIRDICLR
 285:CMSIS/device/system_n32g430.c ****                   |RCC_CLKINT_HSERDICLR|RCC_CLKINT_PLLRDICLR
 286:CMSIS/device/system_n32g430.c ****                   |RCC_CLKINT_CLKSSICLR|RCC_CLKINT_LSESSICLR);
 287:CMSIS/device/system_n32g430.c **** 
 288:CMSIS/device/system_n32g430.c ****     RCC->APB1PCLKEN |= RCC_APB1PCLKEN_PWREN;
 289:CMSIS/device/system_n32g430.c ****     RCC->APB1PCLKEN &= (uint32_t)(~RCC_APB1PCLKEN_PWREN);
 290:CMSIS/device/system_n32g430.c **** 
 291:CMSIS/device/system_n32g430.c ****     /* Enable ICACHE and Disable Prefetch Buffer */
 292:CMSIS/device/system_n32g430.c ****      FLASH->AC |= (uint32_t)(FLASH_AC_ICAHEN);
 293:CMSIS/device/system_n32g430.c ****      FLASH->AC &= (~((uint32_t)FLASH_AC_PRFTBFEN));
 294:CMSIS/device/system_n32g430.c **** 
 295:CMSIS/device/system_n32g430.c **** #ifdef DATA_IN_ExtSRAM
 296:CMSIS/device/system_n32g430.c ****     SystemInit_ExtMemCtl();
 297:CMSIS/device/system_n32g430.c **** #endif /* DATA_IN_ExtSRAM */
 298:CMSIS/device/system_n32g430.c **** 
 299:CMSIS/device/system_n32g430.c ****     /* Configure the System clock frequency, HCLK, PCLK2 and PCLK1 prescalers */
 300:CMSIS/device/system_n32g430.c ****     /* Configure the Flash Latency cycles and enable prefetch buffer */
 301:CMSIS/device/system_n32g430.c ****     System_Clock_Set();
 302:CMSIS/device/system_n32g430.c **** 
 303:CMSIS/device/system_n32g430.c **** #ifdef VECT_TAB_SRAM
 304:CMSIS/device/system_n32g430.c ****     SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
 305:CMSIS/device/system_n32g430.c **** #else
 306:CMSIS/device/system_n32g430.c ****     SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH. */
 307:CMSIS/device/system_n32g430.c **** #endif
 308:CMSIS/device/system_n32g430.c **** }
ARM GAS  C:\Users\Dawn\AppData\Local\Temp\ccpi25Lb.s 			page 10


 309:CMSIS/device/system_n32g430.c **** 
 310:CMSIS/device/system_n32g430.c **** /**
 311:CMSIS/device/system_n32g430.c **** *\*\name    System_Clock_Frequency_Update.
 312:CMSIS/device/system_n32g430.c **** *\*\fun     Update SystemClockFrequency variable according to Clock Register Values.
 313:CMSIS/device/system_n32g430.c **** *\*\         The SystemClockFrequency variable contains the core clock (HCLK), it can
 314:CMSIS/device/system_n32g430.c **** *\*\         be used by the user application to setup the SysTick timer or
 315:CMSIS/device/system_n32g430.c **** *\*\         configure other parameters.
 316:CMSIS/device/system_n32g430.c **** *\*\param   none.
 317:CMSIS/device/system_n32g430.c **** *\*\return  none
 318:CMSIS/device/system_n32g430.c **** *\*\note    Each time the core clock (HCLK) changes, this function must be called
 319:CMSIS/device/system_n32g430.c **** *\*\         to update SystemClockFrequency variable value. Otherwise, any
 320:CMSIS/device/system_n32g430.c **** *\*\         configuration based on this variable will be incorrect.
 321:CMSIS/device/system_n32g430.c **** *\*\
 322:CMSIS/device/system_n32g430.c **** *\*\note    The system frequency computed by this function is not the real
 323:CMSIS/device/system_n32g430.c **** *\*\         frequency in the chip. It is calculated based on the predefined
 324:CMSIS/device/system_n32g430.c **** *\*\         constant and the selected clock source:
 325:CMSIS/device/system_n32g430.c **** *\*\
 326:CMSIS/device/system_n32g430.c **** *\*\           - If SYSCLK source is HSI, SystemClockFrequency will contain the HSI_VALUE
 327:CMSIS/device/system_n32g430.c **** *\*\
 328:CMSIS/device/system_n32g430.c **** *\*\           - If SYSCLK source is HSE, SystemClockFrequency will contain the HSE_VALUE
 329:CMSIS/device/system_n32g430.c **** *\*\
 330:CMSIS/device/system_n32g430.c **** *\*\           - If SYSCLK source is PLL, SystemClockFrequency will contain the
 331:CMSIS/device/system_n32g430.c **** *\*\             HSE_VALUE or HSI_VALUE multiplied by the PLL factors.
 332:CMSIS/device/system_n32g430.c **** *\*\
 333:CMSIS/device/system_n32g430.c **** *\*\          HSI_VALUE is a constant defined in n32g430.h file (default value
 334:CMSIS/device/system_n32g430.c **** *\*\             8 MHz) but the real value may vary depending on the variations
 335:CMSIS/device/system_n32g430.c **** *\*\             in voltage and temperature.
 336:CMSIS/device/system_n32g430.c **** *\*\
 337:CMSIS/device/system_n32g430.c **** *\*\          HSE_VALUE is a constant defined in N32G430.h file (default value
 338:CMSIS/device/system_n32g430.c **** *\*\              8 MHz, depedning on the product used), user has to ensure
 339:CMSIS/device/system_n32g430.c **** *\*\              that HSE_VALUE is same as the real frequency of the crystal used.
 340:CMSIS/device/system_n32g430.c **** *\*\              Otherwise, this function may have wrong result.
 341:CMSIS/device/system_n32g430.c **** *\*\
 342:CMSIS/device/system_n32g430.c **** *\*\         - The result of this function could be not correct when using
 343:CMSIS/device/system_n32g430.c **** *\*\ fractional value for HSE crystal.
 344:CMSIS/device/system_n32g430.c **** **/
 345:CMSIS/device/system_n32g430.c **** void System_Clock_Frequency_Update(void)
 346:CMSIS/device/system_n32g430.c **** {
 347:CMSIS/device/system_n32g430.c ****     uint32_t temp_value = SYSCLOCK_SRC_HSI;
 348:CMSIS/device/system_n32g430.c ****     uint32_t pllmull_value = 0, pllsource_value = 0;
 349:CMSIS/device/system_n32g430.c **** 
 350:CMSIS/device/system_n32g430.c ****     /* Get SYSCLK source
 351:CMSIS/device/system_n32g430.c ****      * -------------------------------------------------------*/
 352:CMSIS/device/system_n32g430.c ****     temp_value = RCC->CFG & RCC_CFG_SCLKSTS;
 353:CMSIS/device/system_n32g430.c **** 
 354:CMSIS/device/system_n32g430.c ****     switch (temp_value)
 355:CMSIS/device/system_n32g430.c ****     {
 356:CMSIS/device/system_n32g430.c ****         case SYSCLOCK_SRC_HSI: /* HSI used as system clock */
 357:CMSIS/device/system_n32g430.c ****             SystemClockFrequency = HSI_VALUE;
 358:CMSIS/device/system_n32g430.c ****             break;
 359:CMSIS/device/system_n32g430.c ****         case SYSCLOCK_SRC_HSE: /* HSE used as system clock */
 360:CMSIS/device/system_n32g430.c ****             SystemClockFrequency = HSE_VALUE;
 361:CMSIS/device/system_n32g430.c ****             break;
 362:CMSIS/device/system_n32g430.c ****         case SYSCLOCK_SRC_PLL: /* PLL used as system clock */
 363:CMSIS/device/system_n32g430.c **** 
 364:CMSIS/device/system_n32g430.c ****             /* Get PLL clock source and multiplication factor
 365:CMSIS/device/system_n32g430.c ****              * ----------------------*/
ARM GAS  C:\Users\Dawn\AppData\Local\Temp\ccpi25Lb.s 			page 11


 366:CMSIS/device/system_n32g430.c ****             pllmull_value   = RCC->CFG & RCC_CFG_PLLMULFCT;
 367:CMSIS/device/system_n32g430.c ****             pllsource_value = RCC->CFG & RCC_CFG_PLLSRC;
 368:CMSIS/device/system_n32g430.c **** 
 369:CMSIS/device/system_n32g430.c ****             if ((pllmull_value & RCC_CFG_PLLMULFCT_4) == 0)
 370:CMSIS/device/system_n32g430.c ****             {
 371:CMSIS/device/system_n32g430.c ****                 // PLLMULFCT[4] = 0
 372:CMSIS/device/system_n32g430.c ****                 pllmull_value = (pllmull_value >> 18) + 2;
 373:CMSIS/device/system_n32g430.c ****             }
 374:CMSIS/device/system_n32g430.c ****             else
 375:CMSIS/device/system_n32g430.c ****             {
 376:CMSIS/device/system_n32g430.c ****                 // PLLMULFCT[4] = 1
 377:CMSIS/device/system_n32g430.c ****                 pllmull_value = ((pllmull_value >> 18) - 496) + 1;
 378:CMSIS/device/system_n32g430.c ****             }
 379:CMSIS/device/system_n32g430.c **** 
 380:CMSIS/device/system_n32g430.c ****             if (pllsource_value == 0x00)
 381:CMSIS/device/system_n32g430.c ****             {
 382:CMSIS/device/system_n32g430.c ****                  /* HSI selected as PLL clock entry */
 383:CMSIS/device/system_n32g430.c ****                 if ((RCC->PLLHSIPRE & RCC_PLLHSIPRE_PLLHSIPRE) != (uint32_t)RESET)
 384:CMSIS/device/system_n32g430.c ****                 { /* HSI oscillator clock divided by 2 */
 385:CMSIS/device/system_n32g430.c ****                     SystemClockFrequency = (HSI_VALUE >> 1) * pllmull_value;
 386:CMSIS/device/system_n32g430.c ****                 }
 387:CMSIS/device/system_n32g430.c ****                 else
 388:CMSIS/device/system_n32g430.c ****                 {
 389:CMSIS/device/system_n32g430.c ****                     SystemClockFrequency = HSI_VALUE * pllmull_value;
 390:CMSIS/device/system_n32g430.c ****                 }
 391:CMSIS/device/system_n32g430.c ****             }
 392:CMSIS/device/system_n32g430.c ****             else
 393:CMSIS/device/system_n32g430.c ****             {
 394:CMSIS/device/system_n32g430.c ****                 /* HSE selected as PLL clock entry */
 395:CMSIS/device/system_n32g430.c ****                 if ((RCC->CFG & RCC_CFG_PLLHSEPRES) != (uint32_t)RESET)
 396:CMSIS/device/system_n32g430.c ****                 { /* HSE oscillator clock divided by 2 */
 397:CMSIS/device/system_n32g430.c ****                     SystemClockFrequency = (HSE_VALUE >> 1) * pllmull_value;
 398:CMSIS/device/system_n32g430.c ****                 }
 399:CMSIS/device/system_n32g430.c ****                 else
 400:CMSIS/device/system_n32g430.c ****                 {
 401:CMSIS/device/system_n32g430.c ****                     SystemClockFrequency = HSE_VALUE * pllmull_value;
 402:CMSIS/device/system_n32g430.c ****                 }
 403:CMSIS/device/system_n32g430.c ****             }
 404:CMSIS/device/system_n32g430.c **** 
 405:CMSIS/device/system_n32g430.c ****             break;
 406:CMSIS/device/system_n32g430.c **** 
 407:CMSIS/device/system_n32g430.c ****         default:
 408:CMSIS/device/system_n32g430.c ****             SystemClockFrequency = HSI_VALUE;
 409:CMSIS/device/system_n32g430.c ****         break;
 410:CMSIS/device/system_n32g430.c ****     }
 411:CMSIS/device/system_n32g430.c **** 
 412:CMSIS/device/system_n32g430.c ****     /* Compute HCLK clock frequency ----------------*/
 413:CMSIS/device/system_n32g430.c ****     /* Get HCLK prescaler */
 414:CMSIS/device/system_n32g430.c ****     temp_value = AHBPrescTable[((RCC->CFG & RCC_CFG_AHBPRES) >> 4)];
 415:CMSIS/device/system_n32g430.c ****     /* HCLK clock frequency */
 416:CMSIS/device/system_n32g430.c ****     SystemClockFrequency >>= temp_value;
 417:CMSIS/device/system_n32g430.c **** }
 418:CMSIS/device/system_n32g430.c **** 
 419:CMSIS/device/system_n32g430.c **** /**
 420:CMSIS/device/system_n32g430.c **** *\*\name    System_Clock_Set.
 421:CMSIS/device/system_n32g430.c **** *\*\fun     Configures the System clock frequency, HCLK, PCLK2 and PCLK1 prescalers.
 422:CMSIS/device/system_n32g430.c **** *\*\param   none.
ARM GAS  C:\Users\Dawn\AppData\Local\Temp\ccpi25Lb.s 			page 12


 423:CMSIS/device/system_n32g430.c **** *\*\return  none
 424:CMSIS/device/system_n32g430.c **** **/
 425:CMSIS/device/system_n32g430.c **** static void System_Clock_Set(void)
 426:CMSIS/device/system_n32g430.c **** {
 190              		.loc 1 426 1 is_stmt 1 view -0
 191              		.cfi_startproc
 192              		@ args = 0, pretend = 0, frame = 16
 193              		@ frame_needed = 0, uses_anonymous_args = 0
 194 0000 10B5     		push	{r4, lr}
 195              	.LCFI5:
 196              		.cfi_def_cfa_offset 8
 197              		.cfi_offset 4, -8
 198              		.cfi_offset 14, -4
 199 0002 84B0     		sub	sp, sp, #16
 200              	.LCFI6:
 201              		.cfi_def_cfa_offset 24
 427:CMSIS/device/system_n32g430.c ****     volatile uint32_t temp_value,temp_value1 = 0;
 202              		.loc 1 427 5 view .LVU49
 203              		.loc 1 427 34 is_stmt 0 view .LVU50
 204 0004 0023     		movs	r3, #0
 205 0006 0293     		str	r3, [sp, #8]
 428:CMSIS/device/system_n32g430.c ****     volatile bool status_value      = 0;
 206              		.loc 1 428 5 is_stmt 1 view .LVU51
 207              		.loc 1 428 19 is_stmt 0 view .LVU52
 208 0008 8DF80730 		strb	r3, [sp, #7]
 429:CMSIS/device/system_n32g430.c ****     volatile uint32_t counter_value = 0;
 209              		.loc 1 429 5 is_stmt 1 view .LVU53
 210              		.loc 1 429 23 is_stmt 0 view .LVU54
 211 000c 0093     		str	r3, [sp]
 430:CMSIS/device/system_n32g430.c ****     uint8_t id_version = 0;
 212              		.loc 1 430 5 is_stmt 1 view .LVU55
 213              	.LVL16:
 431:CMSIS/device/system_n32g430.c **** 
 432:CMSIS/device/system_n32g430.c **** #if ((SYSCLK_SRC == SYSCLK_USE_HSI) || (SYSCLK_SRC == SYSCLK_USE_HSI_PLL))
 433:CMSIS/device/system_n32g430.c **** 
 434:CMSIS/device/system_n32g430.c ****     /* Enable HSI */
 435:CMSIS/device/system_n32g430.c ****     RCC->CTRL |= ((uint32_t)RCC_CTRL_HSIEN);
 436:CMSIS/device/system_n32g430.c **** 
 437:CMSIS/device/system_n32g430.c ****     /* Wait till HSI is ready and if Time out is reached exit */
 438:CMSIS/device/system_n32g430.c ****     do
 439:CMSIS/device/system_n32g430.c ****     {
 440:CMSIS/device/system_n32g430.c ****         status_value = RCC->CTRL & RCC_CTRL_HSIRDF;
 441:CMSIS/device/system_n32g430.c ****         counter_value++;
 442:CMSIS/device/system_n32g430.c ****     } while ((status_value == 0) && (counter_value != HSI_STARTUP_TIMEOUT));
 443:CMSIS/device/system_n32g430.c **** 
 444:CMSIS/device/system_n32g430.c ****     status_value = ((RCC->CTRL & RCC_CTRL_HSIRDF) != RESET);
 445:CMSIS/device/system_n32g430.c ****     if (!status_value)
 446:CMSIS/device/system_n32g430.c ****     {
 447:CMSIS/device/system_n32g430.c ****         /* If HSI fails to start-up, the application will have wrong clock
 448:CMSIS/device/system_n32g430.c ****          * configuration. User can add here some code to deal with this error */
 449:CMSIS/device/system_n32g430.c ****         SystemClockFrequency = HSI_VALUE;
 450:CMSIS/device/system_n32g430.c ****         return;
 451:CMSIS/device/system_n32g430.c ****     }
 452:CMSIS/device/system_n32g430.c **** 
 453:CMSIS/device/system_n32g430.c **** #elif SYSCLK_SRC == SYSCLK_USE_HSE || SYSCLK_SRC == SYSCLK_USE_HSE_PLL
 454:CMSIS/device/system_n32g430.c **** 
 455:CMSIS/device/system_n32g430.c ****     /* Enable HSE */
ARM GAS  C:\Users\Dawn\AppData\Local\Temp\ccpi25Lb.s 			page 13


 456:CMSIS/device/system_n32g430.c ****     RCC->CTRL |= ((uint32_t)RCC_CTRL_HSEEN);
 214              		.loc 1 456 5 view .LVU56
 215              		.loc 1 456 8 is_stmt 0 view .LVU57
 216 000e 414A     		ldr	r2, .L22
 217 0010 1368     		ldr	r3, [r2]
 218              		.loc 1 456 15 view .LVU58
 219 0012 43F48033 		orr	r3, r3, #65536
 220 0016 1360     		str	r3, [r2]
 221              	.L13:
 457:CMSIS/device/system_n32g430.c **** 
 458:CMSIS/device/system_n32g430.c ****     /* Wait till HSE is ready and if Time out is reached exit */
 459:CMSIS/device/system_n32g430.c ****     do
 222              		.loc 1 459 5 is_stmt 1 view .LVU59
 460:CMSIS/device/system_n32g430.c ****     {
 461:CMSIS/device/system_n32g430.c ****         status_value = RCC->CTRL & RCC_CTRL_HSERDF;
 223              		.loc 1 461 9 view .LVU60
 224              		.loc 1 461 27 is_stmt 0 view .LVU61
 225 0018 3E4B     		ldr	r3, .L22
 226 001a 1B68     		ldr	r3, [r3]
 227              		.loc 1 461 34 view .LVU62
 228 001c 03F40033 		and	r3, r3, #131072
 229              		.loc 1 461 9 view .LVU63
 230 0020 003B     		subs	r3, r3, #0
 231 0022 18BF     		it	ne
 232 0024 0123     		movne	r3, #1
 233              		.loc 1 461 22 view .LVU64
 234 0026 8DF80730 		strb	r3, [sp, #7]
 462:CMSIS/device/system_n32g430.c ****         counter_value++;
 235              		.loc 1 462 9 is_stmt 1 view .LVU65
 236              		.loc 1 462 22 is_stmt 0 view .LVU66
 237 002a 009B     		ldr	r3, [sp]
 238 002c 0133     		adds	r3, r3, #1
 239 002e 0093     		str	r3, [sp]
 463:CMSIS/device/system_n32g430.c ****     } while ((status_value == 0) && (counter_value != HSE_STARTUP_TIMEOUT));
 240              		.loc 1 463 34 is_stmt 1 discriminator 2 view .LVU67
 241              		.loc 1 463 28 is_stmt 0 discriminator 2 view .LVU68
 242 0030 9DF80730 		ldrb	r3, [sp, #7]	@ zero_extendqisi2
 243              		.loc 1 463 34 discriminator 2 view .LVU69
 244 0034 1BB9     		cbnz	r3, .L12
 245              		.loc 1 463 52 discriminator 1 view .LVU70
 246 0036 009B     		ldr	r3, [sp]
 247              		.loc 1 463 34 discriminator 1 view .LVU71
 248 0038 B3F5005F 		cmp	r3, #8192
 249 003c ECD1     		bne	.L13
 250              	.L12:
 464:CMSIS/device/system_n32g430.c **** 
 465:CMSIS/device/system_n32g430.c ****     status_value = ((RCC->CTRL & RCC_CTRL_HSERDF) != RESET);
 251              		.loc 1 465 5 is_stmt 1 view .LVU72
 252              		.loc 1 465 25 is_stmt 0 view .LVU73
 253 003e 354B     		ldr	r3, .L22
 254 0040 1B68     		ldr	r3, [r3]
 255              		.loc 1 465 32 view .LVU74
 256 0042 03F40033 		and	r3, r3, #131072
 257              		.loc 1 465 5 view .LVU75
 258 0046 003B     		subs	r3, r3, #0
 259 0048 18BF     		it	ne
 260 004a 0123     		movne	r3, #1
ARM GAS  C:\Users\Dawn\AppData\Local\Temp\ccpi25Lb.s 			page 14


 261              		.loc 1 465 18 view .LVU76
 262 004c 8DF80730 		strb	r3, [sp, #7]
 466:CMSIS/device/system_n32g430.c ****     if (!status_value)
 263              		.loc 1 466 5 is_stmt 1 view .LVU77
 264              		.loc 1 466 9 is_stmt 0 view .LVU78
 265 0050 9DF80730 		ldrb	r3, [sp, #7]	@ zero_extendqisi2
 266              		.loc 1 466 8 view .LVU79
 267 0054 002B     		cmp	r3, #0
 268 0056 52D0     		beq	.L21
 467:CMSIS/device/system_n32g430.c ****     {
 468:CMSIS/device/system_n32g430.c ****         /* If HSE fails to start-up, the application will have wrong clock
 469:CMSIS/device/system_n32g430.c ****          * configuration. User can add here some code to deal with this error */
 470:CMSIS/device/system_n32g430.c ****         SystemClockFrequency = HSI_VALUE;
 471:CMSIS/device/system_n32g430.c ****         return;
 472:CMSIS/device/system_n32g430.c ****     }
 473:CMSIS/device/system_n32g430.c **** #endif
 474:CMSIS/device/system_n32g430.c **** 
 475:CMSIS/device/system_n32g430.c ****     /* Flash wait state
 476:CMSIS/device/system_n32g430.c ****         C version              D version
 477:CMSIS/device/system_n32g430.c ****         0: HCLK <= 32M         0: HCLK <= 39M
 478:CMSIS/device/system_n32g430.c ****         1: HCLK <= 64M         1: HCLK <= 78M
 479:CMSIS/device/system_n32g430.c ****         2: HCLK <= 96M         2: HCLK <= 117M
 480:CMSIS/device/system_n32g430.c ****         3: HCLK <= 128M        3: HCLK <= 128M
 481:CMSIS/device/system_n32g430.c ****      */
 482:CMSIS/device/system_n32g430.c ****     FLASH->AC &= (uint32_t)((uint32_t)~FLASH_AC_LATENCY);
 269              		.loc 1 482 5 is_stmt 1 view .LVU80
 270              		.loc 1 482 10 is_stmt 0 view .LVU81
 271 0058 2F4A     		ldr	r2, .L22+4
 272 005a 1368     		ldr	r3, [r2]
 273              		.loc 1 482 15 view .LVU82
 274 005c 23F00703 		bic	r3, r3, #7
 275 0060 1360     		str	r3, [r2]
 483:CMSIS/device/system_n32g430.c **** 
 484:CMSIS/device/system_n32g430.c ****     id_version = (uint8_t)(DBG->ID & 0x00FF);
 276              		.loc 1 484 5 is_stmt 1 view .LVU83
 277              		.loc 1 484 31 is_stmt 0 view .LVU84
 278 0062 2E4B     		ldr	r3, .L22+8
 279 0064 1B68     		ldr	r3, [r3]
 280              		.loc 1 484 16 view .LVU85
 281 0066 DBB2     		uxtb	r3, r3
 282              	.LVL17:
 485:CMSIS/device/system_n32g430.c ****     if(id_version <= 0x12)
 283              		.loc 1 485 5 is_stmt 1 view .LVU86
 284              		.loc 1 485 7 is_stmt 0 view .LVU87
 285 0068 122B     		cmp	r3, #18
 286 006a 4CD8     		bhi	.L16
 486:CMSIS/device/system_n32g430.c ****     {
 487:CMSIS/device/system_n32g430.c ****         FLASH->AC |= (uint32_t)((SYSCLK_FREQ - 1) / SYSCLK_FREQ_32M);
 287              		.loc 1 487 9 is_stmt 1 view .LVU88
 288              		.loc 1 487 14 is_stmt 0 view .LVU89
 289 006c 1368     		ldr	r3, [r2]
 290              	.LVL18:
 291              		.loc 1 487 19 view .LVU90
 292 006e 43F00303 		orr	r3, r3, #3
 293 0072 1360     		str	r3, [r2]
 294              	.L17:
 488:CMSIS/device/system_n32g430.c ****     }
ARM GAS  C:\Users\Dawn\AppData\Local\Temp\ccpi25Lb.s 			page 15


 489:CMSIS/device/system_n32g430.c ****     else
 490:CMSIS/device/system_n32g430.c ****     {
 491:CMSIS/device/system_n32g430.c ****         FLASH->AC |= (uint32_t)((SYSCLK_FREQ - 1) / SYSCLK_FREQ_39M);
 492:CMSIS/device/system_n32g430.c ****     }
 493:CMSIS/device/system_n32g430.c **** 
 494:CMSIS/device/system_n32g430.c **** 
 495:CMSIS/device/system_n32g430.c ****     /* HCLK = SYSCLK */
 496:CMSIS/device/system_n32g430.c ****     RCC->CFG |= (uint32_t)RCC_CFG_AHBPRES_DIV1;
 295              		.loc 1 496 5 is_stmt 1 view .LVU91
 296              		.loc 1 496 8 is_stmt 0 view .LVU92
 297 0074 274C     		ldr	r4, .L22
 298 0076 6368     		ldr	r3, [r4, #4]
 299              		.loc 1 496 14 view .LVU93
 300 0078 6360     		str	r3, [r4, #4]
 497:CMSIS/device/system_n32g430.c **** 
 498:CMSIS/device/system_n32g430.c ****     /* PCLK2 max 64M */
 499:CMSIS/device/system_n32g430.c ****     if (SYSCLK_FREQ > SYSCLK_FREQ_64M)
 301              		.loc 1 499 5 is_stmt 1 view .LVU94
 500:CMSIS/device/system_n32g430.c ****     {
 501:CMSIS/device/system_n32g430.c ****         RCC->CFG |= (uint32_t)RCC_CFG_APB2PRES_DIV2;
 302              		.loc 1 501 9 view .LVU95
 303              		.loc 1 501 12 is_stmt 0 view .LVU96
 304 007a 6368     		ldr	r3, [r4, #4]
 305              		.loc 1 501 18 view .LVU97
 306 007c 43F40053 		orr	r3, r3, #8192
 307 0080 6360     		str	r3, [r4, #4]
 502:CMSIS/device/system_n32g430.c ****     }
 503:CMSIS/device/system_n32g430.c ****     else
 504:CMSIS/device/system_n32g430.c ****     {
 505:CMSIS/device/system_n32g430.c ****         RCC->CFG |= (uint32_t)RCC_CFG_APB2PRES_DIV1;
 506:CMSIS/device/system_n32g430.c ****     }
 507:CMSIS/device/system_n32g430.c **** 
 508:CMSIS/device/system_n32g430.c ****     /* PCLK1 max 32M */
 509:CMSIS/device/system_n32g430.c ****     if (SYSCLK_FREQ > SYSCLK_FREQ_64M)
 308              		.loc 1 509 5 is_stmt 1 view .LVU98
 510:CMSIS/device/system_n32g430.c ****     {
 511:CMSIS/device/system_n32g430.c ****         RCC->CFG |= (uint32_t)RCC_CFG_APB1PRES_DIV4;
 309              		.loc 1 511 9 view .LVU99
 310              		.loc 1 511 12 is_stmt 0 view .LVU100
 311 0082 6368     		ldr	r3, [r4, #4]
 312              		.loc 1 511 18 view .LVU101
 313 0084 43F4A063 		orr	r3, r3, #1280
 314 0088 6360     		str	r3, [r4, #4]
 512:CMSIS/device/system_n32g430.c ****     }
 513:CMSIS/device/system_n32g430.c ****     else if (SYSCLK_FREQ > SYSCLK_FREQ_32M)
 514:CMSIS/device/system_n32g430.c ****     {
 515:CMSIS/device/system_n32g430.c ****         RCC->CFG |= (uint32_t)RCC_CFG_APB1PRES_DIV2;
 516:CMSIS/device/system_n32g430.c ****     }
 517:CMSIS/device/system_n32g430.c ****     else
 518:CMSIS/device/system_n32g430.c ****     {
 519:CMSIS/device/system_n32g430.c ****         RCC->CFG |= (uint32_t)RCC_CFG_APB1PRES_DIV1;
 520:CMSIS/device/system_n32g430.c ****     }
 521:CMSIS/device/system_n32g430.c **** 
 522:CMSIS/device/system_n32g430.c **** #if SYSCLK_SRC == SYSCLK_USE_HSI
 523:CMSIS/device/system_n32g430.c ****     /* Select HSI as system clock source */
 524:CMSIS/device/system_n32g430.c ****     RCC->CFG &= (uint32_t)((uint32_t) ~(RCC_CFG_SCLKSW));
 525:CMSIS/device/system_n32g430.c ****     RCC->CFG |= (uint32_t)RCC_CFG_SCLKSW_HSI;
ARM GAS  C:\Users\Dawn\AppData\Local\Temp\ccpi25Lb.s 			page 16


 526:CMSIS/device/system_n32g430.c **** 
 527:CMSIS/device/system_n32g430.c ****     /* Wait till HSI is used as system clock source */
 528:CMSIS/device/system_n32g430.c ****     /* if system clock switch fail, User can add here some code to deal with this error */
 529:CMSIS/device/system_n32g430.c ****     while ((RCC->CFG & (uint32_t)RCC_CFG_SCLKSTS) != (uint32_t)SYSCLOCK_SRC_HSI)
 530:CMSIS/device/system_n32g430.c ****     {
 531:CMSIS/device/system_n32g430.c ****     }
 532:CMSIS/device/system_n32g430.c **** #elif SYSCLK_SRC == SYSCLK_USE_HSE
 533:CMSIS/device/system_n32g430.c ****     /* Select HSE as system clock source */
 534:CMSIS/device/system_n32g430.c ****     RCC->CFG &= (uint32_t)((uint32_t) ~(RCC_CFG_SCLKSW));
 535:CMSIS/device/system_n32g430.c ****     RCC->CFG |= (uint32_t)RCC_CFG_SCLKSW_HSE;
 536:CMSIS/device/system_n32g430.c **** 
 537:CMSIS/device/system_n32g430.c ****     /* Wait till HSE is used as system clock source */
 538:CMSIS/device/system_n32g430.c ****     /* if system clock switch fail, User can add here some code to deal with this error */
 539:CMSIS/device/system_n32g430.c ****     while ((RCC->CFG & (uint32_t)RCC_CFG_SCLKSTS) != (uint32_t)SYSCLOCK_SRC_HSE)
 540:CMSIS/device/system_n32g430.c ****     {
 541:CMSIS/device/system_n32g430.c ****     }
 542:CMSIS/device/system_n32g430.c ****     /* if Wait till HSE is used as system clock source */
 543:CMSIS/device/system_n32g430.c **** #elif SYSCLK_SRC == SYSCLK_USE_HSI_PLL || SYSCLK_SRC == SYSCLK_USE_HSE_PLL
 544:CMSIS/device/system_n32g430.c ****     PLL_TrimValueLoad();
 315              		.loc 1 544 5 is_stmt 1 view .LVU102
 316 008a FFF7FEFF 		bl	PLL_TrimValueLoad
 317              	.LVL19:
 545:CMSIS/device/system_n32g430.c ****     /* clear bits */
 546:CMSIS/device/system_n32g430.c ****     RCC->CFG &= (uint32_t)((uint32_t) ~(RCC_CFG_PLLSRC | RCC_CFG_PLLHSEPRES | RCC_CFG_PLLMULFCT));
 318              		.loc 1 546 5 view .LVU103
 319              		.loc 1 546 8 is_stmt 0 view .LVU104
 320 008e 6368     		ldr	r3, [r4, #4]
 321              		.loc 1 546 14 view .LVU105
 322 0090 23F00363 		bic	r3, r3, #137363456
 323 0094 23F47023 		bic	r3, r3, #983040
 324 0098 6360     		str	r3, [r4, #4]
 547:CMSIS/device/system_n32g430.c ****     RCC->PLLHSIPRE &= (uint32_t)((uint32_t) ~(RCC_PLLHSIPRE_PLLHSIPRE));
 325              		.loc 1 547 5 is_stmt 1 view .LVU106
 326              		.loc 1 547 8 is_stmt 0 view .LVU107
 327 009a 236C     		ldr	r3, [r4, #64]
 328              		.loc 1 547 20 view .LVU108
 329 009c 23F00103 		bic	r3, r3, #1
 330 00a0 2364     		str	r3, [r4, #64]
 548:CMSIS/device/system_n32g430.c **** 
 549:CMSIS/device/system_n32g430.c ****     /* set PLL source */
 550:CMSIS/device/system_n32g430.c ****     temp_value = RCC->CFG;
 331              		.loc 1 550 5 is_stmt 1 view .LVU109
 332              		.loc 1 550 21 is_stmt 0 view .LVU110
 333 00a2 6368     		ldr	r3, [r4, #4]
 334              		.loc 1 550 16 view .LVU111
 335 00a4 0393     		str	r3, [sp, #12]
 551:CMSIS/device/system_n32g430.c ****     temp_value |= (SYSCLK_SRC == SYSCLK_USE_HSI_PLL ? RCC_CFG_PLLSRC_HSI : RCC_CFG_PLLSRC_HSE);
 336              		.loc 1 551 5 is_stmt 1 view .LVU112
 337              		.loc 1 551 16 is_stmt 0 view .LVU113
 338 00a6 039B     		ldr	r3, [sp, #12]
 339 00a8 43F48033 		orr	r3, r3, #65536
 340 00ac 0393     		str	r3, [sp, #12]
 552:CMSIS/device/system_n32g430.c **** 
 553:CMSIS/device/system_n32g430.c ****     #if SYSCLK_SRC == SYSCLK_USE_HSI_PLL
 554:CMSIS/device/system_n32g430.c ****         /* set PLLHSIPRES */
 555:CMSIS/device/system_n32g430.c ****         temp_value1 |= (PLLSRC_DIV == 1 ? RCC_PLLHSIPRE_PLLHSIPRE_HSI : RCC_PLLHSIPRE_PLLHSIPRE_HSI
 556:CMSIS/device/system_n32g430.c ****     #elif SYSCLK_SRC == SYSCLK_USE_HSE_PLL
ARM GAS  C:\Users\Dawn\AppData\Local\Temp\ccpi25Lb.s 			page 17


 557:CMSIS/device/system_n32g430.c ****         /* set PLLHSEPRES */
 558:CMSIS/device/system_n32g430.c ****         temp_value |= (PLLSRC_DIV == 1 ? RCC_CFG_PLLHSEPRES_HSE : RCC_CFG_PLLHSEPRES_HSE_DIV2);
 341              		.loc 1 558 9 is_stmt 1 view .LVU114
 342              		.loc 1 558 20 is_stmt 0 view .LVU115
 343 00ae 039B     		ldr	r3, [sp, #12]
 344 00b0 43F40033 		orr	r3, r3, #131072
 345 00b4 0393     		str	r3, [sp, #12]
 559:CMSIS/device/system_n32g430.c ****     #endif
 560:CMSIS/device/system_n32g430.c **** 
 561:CMSIS/device/system_n32g430.c ****     /* set PLL multiply factor */
 562:CMSIS/device/system_n32g430.c **** #if PLL_MUL <= PLL_MUL_FACTOR_16
 563:CMSIS/device/system_n32g430.c ****     temp_value |= (PLL_MUL - 2) << RCC_PLLMULFCT_OFFSET;
 564:CMSIS/device/system_n32g430.c **** #else
 565:CMSIS/device/system_n32g430.c ****     temp_value |= ((PLL_MUL - 17) << RCC_PLLMULFCT_OFFSET) | (1 << 27);
 346              		.loc 1 565 5 is_stmt 1 view .LVU116
 347              		.loc 1 565 16 is_stmt 0 view .LVU117
 348 00b6 039B     		ldr	r3, [sp, #12]
 349 00b8 43F00363 		orr	r3, r3, #137363456
 350 00bc 43F44023 		orr	r3, r3, #786432
 351 00c0 0393     		str	r3, [sp, #12]
 566:CMSIS/device/system_n32g430.c **** #endif
 567:CMSIS/device/system_n32g430.c **** 
 568:CMSIS/device/system_n32g430.c ****     RCC->CFG = temp_value;
 352              		.loc 1 568 5 is_stmt 1 view .LVU118
 353              		.loc 1 568 14 is_stmt 0 view .LVU119
 354 00c2 039B     		ldr	r3, [sp, #12]
 355 00c4 6360     		str	r3, [r4, #4]
 569:CMSIS/device/system_n32g430.c ****     RCC->PLLHSIPRE = temp_value1;
 356              		.loc 1 569 5 is_stmt 1 view .LVU120
 357              		.loc 1 569 20 is_stmt 0 view .LVU121
 358 00c6 029B     		ldr	r3, [sp, #8]
 359 00c8 2364     		str	r3, [r4, #64]
 570:CMSIS/device/system_n32g430.c **** 
 571:CMSIS/device/system_n32g430.c ****     /* Enable PLL */
 572:CMSIS/device/system_n32g430.c ****     RCC->CTRL |= RCC_CTRL_PLLEN;
 360              		.loc 1 572 5 is_stmt 1 view .LVU122
 361              		.loc 1 572 8 is_stmt 0 view .LVU123
 362 00ca 2368     		ldr	r3, [r4]
 363              		.loc 1 572 15 view .LVU124
 364 00cc 43F08073 		orr	r3, r3, #16777216
 365 00d0 2360     		str	r3, [r4]
 573:CMSIS/device/system_n32g430.c **** 
 574:CMSIS/device/system_n32g430.c ****     /* Wait till PLL is ready */
 575:CMSIS/device/system_n32g430.c ****     /* if PLL fails to start-up,, User can add here some code to deal with this error */
 576:CMSIS/device/system_n32g430.c ****     while ((RCC->CTRL & RCC_CTRL_PLLRDF) == RESET)
 366              		.loc 1 576 5 is_stmt 1 view .LVU125
 367              	.L18:
 577:CMSIS/device/system_n32g430.c ****     {
 578:CMSIS/device/system_n32g430.c ****     }
 368              		.loc 1 578 5 view .LVU126
 576:CMSIS/device/system_n32g430.c ****     {
 369              		.loc 1 576 42 discriminator 1 view .LVU127
 576:CMSIS/device/system_n32g430.c ****     {
 370              		.loc 1 576 16 is_stmt 0 discriminator 1 view .LVU128
 371 00d2 104B     		ldr	r3, .L22
 372 00d4 1B68     		ldr	r3, [r3]
 576:CMSIS/device/system_n32g430.c ****     {
ARM GAS  C:\Users\Dawn\AppData\Local\Temp\ccpi25Lb.s 			page 18


 373              		.loc 1 576 42 discriminator 1 view .LVU129
 374 00d6 13F0007F 		tst	r3, #33554432
 375 00da FAD0     		beq	.L18
 579:CMSIS/device/system_n32g430.c **** 
 580:CMSIS/device/system_n32g430.c ****     /* Select PLL as system clock source */
 581:CMSIS/device/system_n32g430.c ****     RCC->CFG &= (uint32_t)((uint32_t) ~(RCC_CFG_SCLKSW));
 376              		.loc 1 581 5 is_stmt 1 view .LVU130
 377              		.loc 1 581 8 is_stmt 0 view .LVU131
 378 00dc 0D4B     		ldr	r3, .L22
 379 00de 5A68     		ldr	r2, [r3, #4]
 380              		.loc 1 581 14 view .LVU132
 381 00e0 22F00302 		bic	r2, r2, #3
 382 00e4 5A60     		str	r2, [r3, #4]
 582:CMSIS/device/system_n32g430.c ****     RCC->CFG |= (uint32_t)RCC_CFG_SCLKSW_PLL;
 383              		.loc 1 582 5 is_stmt 1 view .LVU133
 384              		.loc 1 582 8 is_stmt 0 view .LVU134
 385 00e6 5A68     		ldr	r2, [r3, #4]
 386              		.loc 1 582 14 view .LVU135
 387 00e8 42F00202 		orr	r2, r2, #2
 388 00ec 5A60     		str	r2, [r3, #4]
 583:CMSIS/device/system_n32g430.c **** 
 584:CMSIS/device/system_n32g430.c ****     /* Wait till PLL is used as system clock source */
 585:CMSIS/device/system_n32g430.c ****     /* if system clock switch fail, User can add here some code to deal with this error */
 586:CMSIS/device/system_n32g430.c ****     while ((RCC->CFG & (uint32_t)RCC_CFG_SCLKSTS) != (uint32_t)SYSCLOCK_SRC_PLL)
 389              		.loc 1 586 5 is_stmt 1 view .LVU136
 390              	.L19:
 587:CMSIS/device/system_n32g430.c ****     {
 588:CMSIS/device/system_n32g430.c ****     }
 391              		.loc 1 588 5 view .LVU137
 586:CMSIS/device/system_n32g430.c ****     {
 392              		.loc 1 586 51 discriminator 1 view .LVU138
 586:CMSIS/device/system_n32g430.c ****     {
 393              		.loc 1 586 16 is_stmt 0 discriminator 1 view .LVU139
 394 00ee 094B     		ldr	r3, .L22
 395 00f0 5B68     		ldr	r3, [r3, #4]
 586:CMSIS/device/system_n32g430.c ****     {
 396              		.loc 1 586 22 discriminator 1 view .LVU140
 397 00f2 03F00C03 		and	r3, r3, #12
 586:CMSIS/device/system_n32g430.c ****     {
 398              		.loc 1 586 51 discriminator 1 view .LVU141
 399 00f6 082B     		cmp	r3, #8
 400 00f8 F9D1     		bne	.L19
 401              	.LVL20:
 402              	.L11:
 589:CMSIS/device/system_n32g430.c **** #endif
 590:CMSIS/device/system_n32g430.c **** }
 403              		.loc 1 590 1 view .LVU142
 404 00fa 04B0     		add	sp, sp, #16
 405              	.LCFI7:
 406              		.cfi_remember_state
 407              		.cfi_def_cfa_offset 8
 408              		@ sp needed
 409 00fc 10BD     		pop	{r4, pc}
 410              	.LVL21:
 411              	.L21:
 412              	.LCFI8:
 413              		.cfi_restore_state
ARM GAS  C:\Users\Dawn\AppData\Local\Temp\ccpi25Lb.s 			page 19


 470:CMSIS/device/system_n32g430.c ****         return;
 414              		.loc 1 470 9 is_stmt 1 view .LVU143
 470:CMSIS/device/system_n32g430.c ****         return;
 415              		.loc 1 470 30 is_stmt 0 view .LVU144
 416 00fe 084B     		ldr	r3, .L22+12
 417 0100 084A     		ldr	r2, .L22+16
 418 0102 1A60     		str	r2, [r3]
 471:CMSIS/device/system_n32g430.c ****     }
 419              		.loc 1 471 9 is_stmt 1 view .LVU145
 420 0104 F9E7     		b	.L11
 421              	.LVL22:
 422              	.L16:
 491:CMSIS/device/system_n32g430.c ****     }
 423              		.loc 1 491 9 view .LVU146
 491:CMSIS/device/system_n32g430.c ****     }
 424              		.loc 1 491 14 is_stmt 0 view .LVU147
 425 0106 044A     		ldr	r2, .L22+4
 426 0108 1368     		ldr	r3, [r2]
 427              	.LVL23:
 491:CMSIS/device/system_n32g430.c ****     }
 428              		.loc 1 491 19 view .LVU148
 429 010a 43F00303 		orr	r3, r3, #3
 430 010e 1360     		str	r3, [r2]
 431 0110 B0E7     		b	.L17
 432              	.L23:
 433 0112 00BF     		.align	2
 434              	.L22:
 435 0114 00100240 		.word	1073876992
 436 0118 00200240 		.word	1073881088
 437 011c 002004E0 		.word	-536600576
 438 0120 00000000 		.word	SystemClockFrequency
 439 0124 00127A00 		.word	8000000
 440              		.cfi_endproc
 441              	.LFE127:
 443              		.section	.text.System_Initializes,"ax",%progbits
 444              		.align	1
 445              		.global	System_Initializes
 446              		.syntax unified
 447              		.thumb
 448              		.thumb_func
 450              	System_Initializes:
 451              	.LFB125:
 254:CMSIS/device/system_n32g430.c ****     /* FPU settings */
 452              		.loc 1 254 1 is_stmt 1 view -0
 453              		.cfi_startproc
 454              		@ args = 0, pretend = 0, frame = 0
 455              		@ frame_needed = 0, uses_anonymous_args = 0
 456 0000 08B5     		push	{r3, lr}
 457              	.LCFI9:
 458              		.cfi_def_cfa_offset 8
 459              		.cfi_offset 3, -8
 460              		.cfi_offset 14, -4
 263:CMSIS/device/system_n32g430.c **** 
 461              		.loc 1 263 5 view .LVU150
 263:CMSIS/device/system_n32g430.c **** 
 462              		.loc 1 263 8 is_stmt 0 view .LVU151
 463 0002 1D4B     		ldr	r3, .L26
ARM GAS  C:\Users\Dawn\AppData\Local\Temp\ccpi25Lb.s 			page 20


 464 0004 1A68     		ldr	r2, [r3]
 263:CMSIS/device/system_n32g430.c **** 
 465              		.loc 1 263 15 view .LVU152
 466 0006 42F00102 		orr	r2, r2, #1
 467 000a 1A60     		str	r2, [r3]
 266:CMSIS/device/system_n32g430.c **** 
 468              		.loc 1 266 5 is_stmt 1 view .LVU153
 266:CMSIS/device/system_n32g430.c **** 
 469              		.loc 1 266 8 is_stmt 0 view .LVU154
 470 000c 5968     		ldr	r1, [r3, #4]
 266:CMSIS/device/system_n32g430.c **** 
 471              		.loc 1 266 14 view .LVU155
 472 000e 1B4A     		ldr	r2, .L26+4
 473 0010 0A40     		ands	r2, r2, r1
 474 0012 5A60     		str	r2, [r3, #4]
 269:CMSIS/device/system_n32g430.c **** 
 475              		.loc 1 269 5 is_stmt 1 view .LVU156
 269:CMSIS/device/system_n32g430.c **** 
 476              		.loc 1 269 8 is_stmt 0 view .LVU157
 477 0014 1A68     		ldr	r2, [r3]
 269:CMSIS/device/system_n32g430.c **** 
 478              		.loc 1 269 15 view .LVU158
 479 0016 22F08472 		bic	r2, r2, #17301504
 480 001a 22F48032 		bic	r2, r2, #65536
 481 001e 1A60     		str	r2, [r3]
 272:CMSIS/device/system_n32g430.c **** 
 482              		.loc 1 272 5 is_stmt 1 view .LVU159
 272:CMSIS/device/system_n32g430.c **** 
 483              		.loc 1 272 8 is_stmt 0 view .LVU160
 484 0020 1A68     		ldr	r2, [r3]
 272:CMSIS/device/system_n32g430.c **** 
 485              		.loc 1 272 15 view .LVU161
 486 0022 22F48022 		bic	r2, r2, #262144
 487 0026 1A60     		str	r2, [r3]
 275:CMSIS/device/system_n32g430.c **** 
 488              		.loc 1 275 5 is_stmt 1 view .LVU162
 275:CMSIS/device/system_n32g430.c **** 
 489              		.loc 1 275 8 is_stmt 0 view .LVU163
 490 0028 5A68     		ldr	r2, [r3, #4]
 275:CMSIS/device/system_n32g430.c **** 
 491              		.loc 1 275 14 view .LVU164
 492 002a 22F00362 		bic	r2, r2, #137363456
 493 002e 22F47022 		bic	r2, r2, #983040
 494 0032 5A60     		str	r2, [r3, #4]
 278:CMSIS/device/system_n32g430.c **** 
 495              		.loc 1 278 5 is_stmt 1 view .LVU165
 278:CMSIS/device/system_n32g430.c **** 
 496              		.loc 1 278 15 is_stmt 0 view .LVU166
 497 0034 4FF46052 		mov	r2, #14336
 498 0038 DA62     		str	r2, [r3, #44]
 281:CMSIS/device/system_n32g430.c **** 
 499              		.loc 1 281 5 is_stmt 1 view .LVU167
 281:CMSIS/device/system_n32g430.c **** 
 500              		.loc 1 281 8 is_stmt 0 view .LVU168
 501 003a 1A6C     		ldr	r2, [r3, #64]
 281:CMSIS/device/system_n32g430.c **** 
 502              		.loc 1 281 20 view .LVU169
ARM GAS  C:\Users\Dawn\AppData\Local\Temp\ccpi25Lb.s 			page 21


 503 003c 42F00102 		orr	r2, r2, #1
 504 0040 1A64     		str	r2, [r3, #64]
 284:CMSIS/device/system_n32g430.c ****                   |RCC_CLKINT_HSERDICLR|RCC_CLKINT_PLLRDICLR
 505              		.loc 1 284 5 is_stmt 1 view .LVU170
 284:CMSIS/device/system_n32g430.c ****                   |RCC_CLKINT_HSERDICLR|RCC_CLKINT_PLLRDICLR
 506              		.loc 1 284 17 is_stmt 0 view .LVU171
 507 0042 0F4A     		ldr	r2, .L26+8
 508 0044 9A60     		str	r2, [r3, #8]
 288:CMSIS/device/system_n32g430.c ****     RCC->APB1PCLKEN &= (uint32_t)(~RCC_APB1PCLKEN_PWREN);
 509              		.loc 1 288 5 is_stmt 1 view .LVU172
 288:CMSIS/device/system_n32g430.c ****     RCC->APB1PCLKEN &= (uint32_t)(~RCC_APB1PCLKEN_PWREN);
 510              		.loc 1 288 8 is_stmt 0 view .LVU173
 511 0046 DA69     		ldr	r2, [r3, #28]
 288:CMSIS/device/system_n32g430.c ****     RCC->APB1PCLKEN &= (uint32_t)(~RCC_APB1PCLKEN_PWREN);
 512              		.loc 1 288 21 view .LVU174
 513 0048 42F08052 		orr	r2, r2, #268435456
 514 004c DA61     		str	r2, [r3, #28]
 289:CMSIS/device/system_n32g430.c **** 
 515              		.loc 1 289 5 is_stmt 1 view .LVU175
 289:CMSIS/device/system_n32g430.c **** 
 516              		.loc 1 289 8 is_stmt 0 view .LVU176
 517 004e DA69     		ldr	r2, [r3, #28]
 289:CMSIS/device/system_n32g430.c **** 
 518              		.loc 1 289 21 view .LVU177
 519 0050 22F08052 		bic	r2, r2, #268435456
 520 0054 DA61     		str	r2, [r3, #28]
 292:CMSIS/device/system_n32g430.c ****      FLASH->AC &= (~((uint32_t)FLASH_AC_PRFTBFEN));
 521              		.loc 1 292 6 is_stmt 1 view .LVU178
 292:CMSIS/device/system_n32g430.c ****      FLASH->AC &= (~((uint32_t)FLASH_AC_PRFTBFEN));
 522              		.loc 1 292 11 is_stmt 0 view .LVU179
 523 0056 03F58053 		add	r3, r3, #4096
 524 005a 1A68     		ldr	r2, [r3]
 292:CMSIS/device/system_n32g430.c ****      FLASH->AC &= (~((uint32_t)FLASH_AC_PRFTBFEN));
 525              		.loc 1 292 16 view .LVU180
 526 005c 42F08002 		orr	r2, r2, #128
 527 0060 1A60     		str	r2, [r3]
 293:CMSIS/device/system_n32g430.c **** 
 528              		.loc 1 293 6 is_stmt 1 view .LVU181
 293:CMSIS/device/system_n32g430.c **** 
 529              		.loc 1 293 11 is_stmt 0 view .LVU182
 530 0062 1A68     		ldr	r2, [r3]
 293:CMSIS/device/system_n32g430.c **** 
 531              		.loc 1 293 16 view .LVU183
 532 0064 22F01002 		bic	r2, r2, #16
 533 0068 1A60     		str	r2, [r3]
 301:CMSIS/device/system_n32g430.c **** 
 534              		.loc 1 301 5 is_stmt 1 view .LVU184
 535 006a FFF7FEFF 		bl	System_Clock_Set
 536              	.LVL24:
 306:CMSIS/device/system_n32g430.c **** #endif
 537              		.loc 1 306 5 view .LVU185
 306:CMSIS/device/system_n32g430.c **** #endif
 538              		.loc 1 306 15 is_stmt 0 view .LVU186
 539 006e 054B     		ldr	r3, .L26+12
 540 0070 4FF00062 		mov	r2, #134217728
 541 0074 9A60     		str	r2, [r3, #8]
 308:CMSIS/device/system_n32g430.c **** 
ARM GAS  C:\Users\Dawn\AppData\Local\Temp\ccpi25Lb.s 			page 22


 542              		.loc 1 308 1 view .LVU187
 543 0076 08BD     		pop	{r3, pc}
 544              	.L27:
 545              		.align	2
 546              	.L26:
 547 0078 00100240 		.word	1073876992
 548 007c 0CC07FF8 		.word	-125845492
 549 0080 00009F04 		.word	77529088
 550 0084 00ED00E0 		.word	-536810240
 551              		.cfi_endproc
 552              	.LFE125:
 554              		.section	.text.System_Clock_Frequency_Update,"ax",%progbits
 555              		.align	1
 556              		.global	System_Clock_Frequency_Update
 557              		.syntax unified
 558              		.thumb
 559              		.thumb_func
 561              	System_Clock_Frequency_Update:
 562              	.LFB126:
 346:CMSIS/device/system_n32g430.c ****     uint32_t temp_value = SYSCLOCK_SRC_HSI;
 563              		.loc 1 346 1 is_stmt 1 view -0
 564              		.cfi_startproc
 565              		@ args = 0, pretend = 0, frame = 0
 566              		@ frame_needed = 0, uses_anonymous_args = 0
 567              		@ link register save eliminated.
 347:CMSIS/device/system_n32g430.c ****     uint32_t pllmull_value = 0, pllsource_value = 0;
 568              		.loc 1 347 5 view .LVU189
 569              	.LVL25:
 348:CMSIS/device/system_n32g430.c **** 
 570              		.loc 1 348 5 view .LVU190
 352:CMSIS/device/system_n32g430.c **** 
 571              		.loc 1 352 5 view .LVU191
 352:CMSIS/device/system_n32g430.c **** 
 572              		.loc 1 352 21 is_stmt 0 view .LVU192
 573 0000 2A4B     		ldr	r3, .L38
 574 0002 5B68     		ldr	r3, [r3, #4]
 352:CMSIS/device/system_n32g430.c **** 
 575              		.loc 1 352 16 view .LVU193
 576 0004 03F00C03 		and	r3, r3, #12
 577              	.LVL26:
 354:CMSIS/device/system_n32g430.c ****     {
 578              		.loc 1 354 5 is_stmt 1 view .LVU194
 579 0008 042B     		cmp	r3, #4
 580 000a 11D0     		beq	.L29
 581 000c 082B     		cmp	r3, #8
 582 000e 13D0     		beq	.L30
 583 0010 002B     		cmp	r3, #0
 584 0012 47D1     		bne	.L31
 357:CMSIS/device/system_n32g430.c ****             break;
 585              		.loc 1 357 13 view .LVU195
 357:CMSIS/device/system_n32g430.c ****             break;
 586              		.loc 1 357 34 is_stmt 0 view .LVU196
 587 0014 264B     		ldr	r3, .L38+4
 588              	.LVL27:
 357:CMSIS/device/system_n32g430.c ****             break;
 589              		.loc 1 357 34 view .LVU197
 590 0016 274A     		ldr	r2, .L38+8
ARM GAS  C:\Users\Dawn\AppData\Local\Temp\ccpi25Lb.s 			page 23


 591 0018 1A60     		str	r2, [r3]
 358:CMSIS/device/system_n32g430.c ****         case SYSCLOCK_SRC_HSE: /* HSE used as system clock */
 592              		.loc 1 358 13 is_stmt 1 view .LVU198
 593              	.LVL28:
 594              	.L32:
 414:CMSIS/device/system_n32g430.c ****     /* HCLK clock frequency */
 595              		.loc 1 414 5 view .LVU199
 414:CMSIS/device/system_n32g430.c ****     /* HCLK clock frequency */
 596              		.loc 1 414 37 is_stmt 0 view .LVU200
 597 001a 244B     		ldr	r3, .L38
 598 001c 5B68     		ldr	r3, [r3, #4]
 414:CMSIS/device/system_n32g430.c ****     /* HCLK clock frequency */
 599              		.loc 1 414 62 view .LVU201
 600 001e C3F30313 		ubfx	r3, r3, #4, #4
 414:CMSIS/device/system_n32g430.c ****     /* HCLK clock frequency */
 601              		.loc 1 414 31 view .LVU202
 602 0022 254A     		ldr	r2, .L38+12
 603 0024 D15C     		ldrb	r1, [r2, r3]	@ zero_extendqisi2
 604              	.LVL29:
 416:CMSIS/device/system_n32g430.c **** }
 605              		.loc 1 416 5 is_stmt 1 view .LVU203
 416:CMSIS/device/system_n32g430.c **** }
 606              		.loc 1 416 26 is_stmt 0 view .LVU204
 607 0026 224A     		ldr	r2, .L38+4
 608 0028 1368     		ldr	r3, [r2]
 609 002a CB40     		lsrs	r3, r3, r1
 610 002c 1360     		str	r3, [r2]
 417:CMSIS/device/system_n32g430.c **** 
 611              		.loc 1 417 1 view .LVU205
 612 002e 7047     		bx	lr
 613              	.LVL30:
 614              	.L29:
 360:CMSIS/device/system_n32g430.c ****             break;
 615              		.loc 1 360 13 is_stmt 1 view .LVU206
 360:CMSIS/device/system_n32g430.c ****             break;
 616              		.loc 1 360 34 is_stmt 0 view .LVU207
 617 0030 1F4B     		ldr	r3, .L38+4
 618              	.LVL31:
 360:CMSIS/device/system_n32g430.c ****             break;
 619              		.loc 1 360 34 view .LVU208
 620 0032 204A     		ldr	r2, .L38+8
 621 0034 1A60     		str	r2, [r3]
 361:CMSIS/device/system_n32g430.c ****         case SYSCLOCK_SRC_PLL: /* PLL used as system clock */
 622              		.loc 1 361 13 is_stmt 1 view .LVU209
 623 0036 F0E7     		b	.L32
 624              	.LVL32:
 625              	.L30:
 366:CMSIS/device/system_n32g430.c ****             pllsource_value = RCC->CFG & RCC_CFG_PLLSRC;
 626              		.loc 1 366 13 view .LVU210
 366:CMSIS/device/system_n32g430.c ****             pllsource_value = RCC->CFG & RCC_CFG_PLLSRC;
 627              		.loc 1 366 34 is_stmt 0 view .LVU211
 628 0038 1C4A     		ldr	r2, .L38
 629 003a 5168     		ldr	r1, [r2, #4]
 366:CMSIS/device/system_n32g430.c ****             pllsource_value = RCC->CFG & RCC_CFG_PLLSRC;
 630              		.loc 1 366 29 view .LVU212
 631 003c 1F4B     		ldr	r3, .L38+16
 632              	.LVL33:
ARM GAS  C:\Users\Dawn\AppData\Local\Temp\ccpi25Lb.s 			page 24


 366:CMSIS/device/system_n32g430.c ****             pllsource_value = RCC->CFG & RCC_CFG_PLLSRC;
 633              		.loc 1 366 29 view .LVU213
 634 003e 0B40     		ands	r3, r3, r1
 635              	.LVL34:
 367:CMSIS/device/system_n32g430.c **** 
 636              		.loc 1 367 13 is_stmt 1 view .LVU214
 367:CMSIS/device/system_n32g430.c **** 
 637              		.loc 1 367 34 is_stmt 0 view .LVU215
 638 0040 5268     		ldr	r2, [r2, #4]
 367:CMSIS/device/system_n32g430.c **** 
 639              		.loc 1 367 29 view .LVU216
 640 0042 02F48032 		and	r2, r2, #65536
 641              	.LVL35:
 369:CMSIS/device/system_n32g430.c ****             {
 642              		.loc 1 369 13 is_stmt 1 view .LVU217
 369:CMSIS/device/system_n32g430.c ****             {
 643              		.loc 1 369 16 is_stmt 0 view .LVU218
 644 0046 11F0006F 		tst	r1, #134217728
 645 004a 10D1     		bne	.L33
 372:CMSIS/device/system_n32g430.c ****             }
 646              		.loc 1 372 17 is_stmt 1 view .LVU219
 372:CMSIS/device/system_n32g430.c ****             }
 647              		.loc 1 372 48 is_stmt 0 view .LVU220
 648 004c 9B0C     		lsrs	r3, r3, #18
 649              	.LVL36:
 372:CMSIS/device/system_n32g430.c ****             }
 650              		.loc 1 372 31 view .LVU221
 651 004e 0233     		adds	r3, r3, #2
 652              	.LVL37:
 653              	.L34:
 380:CMSIS/device/system_n32g430.c ****             {
 654              		.loc 1 380 13 is_stmt 1 view .LVU222
 380:CMSIS/device/system_n32g430.c ****             {
 655              		.loc 1 380 16 is_stmt 0 view .LVU223
 656 0050 BAB9     		cbnz	r2, .L35
 383:CMSIS/device/system_n32g430.c ****                 { /* HSI oscillator clock divided by 2 */
 657              		.loc 1 383 17 is_stmt 1 view .LVU224
 383:CMSIS/device/system_n32g430.c ****                 { /* HSI oscillator clock divided by 2 */
 658              		.loc 1 383 25 is_stmt 0 view .LVU225
 659 0052 02F18042 		add	r2, r2, #1073741824
 660              	.LVL38:
 383:CMSIS/device/system_n32g430.c ****                 { /* HSI oscillator clock divided by 2 */
 661              		.loc 1 383 25 view .LVU226
 662 0056 02F50432 		add	r2, r2, #135168
 663              	.LVL39:
 383:CMSIS/device/system_n32g430.c ****                 { /* HSI oscillator clock divided by 2 */
 664              		.loc 1 383 25 view .LVU227
 665 005a 126C     		ldr	r2, [r2, #64]
 666              	.LVL40:
 383:CMSIS/device/system_n32g430.c ****                 { /* HSI oscillator clock divided by 2 */
 667              		.loc 1 383 20 view .LVU228
 668 005c 12F0010F 		tst	r2, #1
 669 0060 09D0     		beq	.L36
 385:CMSIS/device/system_n32g430.c ****                 }
 670              		.loc 1 385 21 is_stmt 1 view .LVU229
 385:CMSIS/device/system_n32g430.c ****                 }
 671              		.loc 1 385 61 is_stmt 0 view .LVU230
ARM GAS  C:\Users\Dawn\AppData\Local\Temp\ccpi25Lb.s 			page 25


 672 0062 174A     		ldr	r2, .L38+20
 673 0064 02FB03F3 		mul	r3, r2, r3
 674              	.LVL41:
 385:CMSIS/device/system_n32g430.c ****                 }
 675              		.loc 1 385 42 view .LVU231
 676 0068 114A     		ldr	r2, .L38+4
 677 006a 1360     		str	r3, [r2]
 678 006c D5E7     		b	.L32
 679              	.LVL42:
 680              	.L33:
 377:CMSIS/device/system_n32g430.c ****             }
 681              		.loc 1 377 17 is_stmt 1 view .LVU232
 377:CMSIS/device/system_n32g430.c ****             }
 682              		.loc 1 377 49 is_stmt 0 view .LVU233
 683 006e 9B0C     		lsrs	r3, r3, #18
 684              	.LVL43:
 377:CMSIS/device/system_n32g430.c ****             }
 685              		.loc 1 377 31 view .LVU234
 686 0070 A3F2EF13 		subw	r3, r3, #495
 687 0074 ECE7     		b	.L34
 688              	.LVL44:
 689              	.L36:
 389:CMSIS/device/system_n32g430.c ****                 }
 690              		.loc 1 389 21 is_stmt 1 view .LVU235
 389:CMSIS/device/system_n32g430.c ****                 }
 691              		.loc 1 389 54 is_stmt 0 view .LVU236
 692 0076 0F4A     		ldr	r2, .L38+8
 693 0078 02FB03F3 		mul	r3, r2, r3
 694              	.LVL45:
 389:CMSIS/device/system_n32g430.c ****                 }
 695              		.loc 1 389 42 view .LVU237
 696 007c 0C4A     		ldr	r2, .L38+4
 697 007e 1360     		str	r3, [r2]
 698 0080 CBE7     		b	.L32
 699              	.LVL46:
 700              	.L35:
 395:CMSIS/device/system_n32g430.c ****                 { /* HSE oscillator clock divided by 2 */
 701              		.loc 1 395 17 is_stmt 1 view .LVU238
 395:CMSIS/device/system_n32g430.c ****                 { /* HSE oscillator clock divided by 2 */
 702              		.loc 1 395 25 is_stmt 0 view .LVU239
 703 0082 0A4A     		ldr	r2, .L38
 704              	.LVL47:
 395:CMSIS/device/system_n32g430.c ****                 { /* HSE oscillator clock divided by 2 */
 705              		.loc 1 395 25 view .LVU240
 706 0084 5268     		ldr	r2, [r2, #4]
 395:CMSIS/device/system_n32g430.c ****                 { /* HSE oscillator clock divided by 2 */
 707              		.loc 1 395 20 view .LVU241
 708 0086 12F4003F 		tst	r2, #131072
 709 008a 05D0     		beq	.L37
 397:CMSIS/device/system_n32g430.c ****                 }
 710              		.loc 1 397 21 is_stmt 1 view .LVU242
 397:CMSIS/device/system_n32g430.c ****                 }
 711              		.loc 1 397 61 is_stmt 0 view .LVU243
 712 008c 0C4A     		ldr	r2, .L38+20
 713 008e 02FB03F3 		mul	r3, r2, r3
 714              	.LVL48:
 397:CMSIS/device/system_n32g430.c ****                 }
ARM GAS  C:\Users\Dawn\AppData\Local\Temp\ccpi25Lb.s 			page 26


 715              		.loc 1 397 42 view .LVU244
 716 0092 074A     		ldr	r2, .L38+4
 717 0094 1360     		str	r3, [r2]
 718 0096 C0E7     		b	.L32
 719              	.LVL49:
 720              	.L37:
 401:CMSIS/device/system_n32g430.c ****                 }
 721              		.loc 1 401 21 is_stmt 1 view .LVU245
 401:CMSIS/device/system_n32g430.c ****                 }
 722              		.loc 1 401 54 is_stmt 0 view .LVU246
 723 0098 064A     		ldr	r2, .L38+8
 724 009a 02FB03F3 		mul	r3, r2, r3
 725              	.LVL50:
 401:CMSIS/device/system_n32g430.c ****                 }
 726              		.loc 1 401 42 view .LVU247
 727 009e 044A     		ldr	r2, .L38+4
 728 00a0 1360     		str	r3, [r2]
 729 00a2 BAE7     		b	.L32
 730              	.LVL51:
 731              	.L31:
 408:CMSIS/device/system_n32g430.c ****         break;
 732              		.loc 1 408 13 is_stmt 1 view .LVU248
 408:CMSIS/device/system_n32g430.c ****         break;
 733              		.loc 1 408 34 is_stmt 0 view .LVU249
 734 00a4 024B     		ldr	r3, .L38+4
 735              	.LVL52:
 408:CMSIS/device/system_n32g430.c ****         break;
 736              		.loc 1 408 34 view .LVU250
 737 00a6 034A     		ldr	r2, .L38+8
 738 00a8 1A60     		str	r2, [r3]
 409:CMSIS/device/system_n32g430.c ****     }
 739              		.loc 1 409 9 is_stmt 1 view .LVU251
 740 00aa B6E7     		b	.L32
 741              	.L39:
 742              		.align	2
 743              	.L38:
 744 00ac 00100240 		.word	1073876992
 745 00b0 00000000 		.word	SystemClockFrequency
 746 00b4 00127A00 		.word	8000000
 747 00b8 00000000 		.word	AHBPrescTable
 748 00bc 00003C08 		.word	138149888
 749 00c0 00093D00 		.word	4000000
 750              		.cfi_endproc
 751              	.LFE126:
 753              		.global	AHBPrescTable
 754              		.section	.rodata.AHBPrescTable,"a"
 755              		.align	2
 758              	AHBPrescTable:
 759 0000 00000000 		.ascii	"\000\000\000\000\000\000\000\000\001\002\003\004\006"
 759      00000000 
 759      01020304 
 759      06
 760 000d 070809   		.ascii	"\007\010\011"
 761              		.global	SystemClockFrequency
 762              		.section	.data.SystemClockFrequency,"aw"
 763              		.align	2
 766              	SystemClockFrequency:
ARM GAS  C:\Users\Dawn\AppData\Local\Temp\ccpi25Lb.s 			page 27


 767 0000 0020A107 		.word	128000000
 768              		.text
 769              	.Letext0:
 770              		.file 2 "D:/Tools/arm-gnu-toolchain/arm-none-eabi/include/machine/_default_types.h"
 771              		.file 3 "D:/Tools/arm-gnu-toolchain/arm-none-eabi/include/sys/_stdint.h"
 772              		.file 4 "CMSIS/core/core_cm4.h"
 773              		.file 5 "CMSIS/device/system_n32g430.h"
 774              		.file 6 "CMSIS/device/n32g430.h"
ARM GAS  C:\Users\Dawn\AppData\Local\Temp\ccpi25Lb.s 			page 28


DEFINED SYMBOLS
                            *ABS*:00000000 system_n32g430.c
C:\Users\Dawn\AppData\Local\Temp\ccpi25Lb.s:17     .text.Get_NVR_Value:00000000 $t
C:\Users\Dawn\AppData\Local\Temp\ccpi25Lb.s:23     .text.Get_NVR_Value:00000000 Get_NVR_Value
C:\Users\Dawn\AppData\Local\Temp\ccpi25Lb.s:50     .text.Get_NVR_Value:00000008 $d
C:\Users\Dawn\AppData\Local\Temp\ccpi25Lb.s:55     .text.PLL_TrimValueLoad:00000000 $t
C:\Users\Dawn\AppData\Local\Temp\ccpi25Lb.s:61     .text.PLL_TrimValueLoad:00000000 PLL_TrimValueLoad
C:\Users\Dawn\AppData\Local\Temp\ccpi25Lb.s:175    .text.PLL_TrimValueLoad:00000068 $d
C:\Users\Dawn\AppData\Local\Temp\ccpi25Lb.s:183    .text.System_Clock_Set:00000000 $t
C:\Users\Dawn\AppData\Local\Temp\ccpi25Lb.s:188    .text.System_Clock_Set:00000000 System_Clock_Set
C:\Users\Dawn\AppData\Local\Temp\ccpi25Lb.s:435    .text.System_Clock_Set:00000114 $d
C:\Users\Dawn\AppData\Local\Temp\ccpi25Lb.s:766    .data.SystemClockFrequency:00000000 SystemClockFrequency
C:\Users\Dawn\AppData\Local\Temp\ccpi25Lb.s:444    .text.System_Initializes:00000000 $t
C:\Users\Dawn\AppData\Local\Temp\ccpi25Lb.s:450    .text.System_Initializes:00000000 System_Initializes
C:\Users\Dawn\AppData\Local\Temp\ccpi25Lb.s:547    .text.System_Initializes:00000078 $d
C:\Users\Dawn\AppData\Local\Temp\ccpi25Lb.s:555    .text.System_Clock_Frequency_Update:00000000 $t
C:\Users\Dawn\AppData\Local\Temp\ccpi25Lb.s:561    .text.System_Clock_Frequency_Update:00000000 System_Clock_Frequency_Update
C:\Users\Dawn\AppData\Local\Temp\ccpi25Lb.s:744    .text.System_Clock_Frequency_Update:000000ac $d
C:\Users\Dawn\AppData\Local\Temp\ccpi25Lb.s:758    .rodata.AHBPrescTable:00000000 AHBPrescTable
C:\Users\Dawn\AppData\Local\Temp\ccpi25Lb.s:755    .rodata.AHBPrescTable:00000000 $d
C:\Users\Dawn\AppData\Local\Temp\ccpi25Lb.s:763    .data.SystemClockFrequency:00000000 $d

NO UNDEFINED SYMBOLS
