{"Source Block": ["oh/src/spi/hdl/spi_master.v@48:58@HdlIdDef", "   wire\t\t\tfifo_wait;\t\t// From spi_master_fifo of spi_master_fifo.v\n   wire\t\t\tlsbfirst;\t\t// From spi_master_regs of spi_master_regs.v\n   wire\t\t\trx_access;\t\t// From spi_master_io of spi_master_io.v\n   wire [63:0]\t\trx_data;\t\t// From spi_master_io of spi_master_io.v\n   wire\t\t\tspi_en;\t\t\t// From spi_master_regs of spi_master_regs.v\n   wire [1:0]\t\tspi_state;\t\t// From spi_master_io of spi_master_io.v\n   // End of automatics\n\n   //#####################################################\n   //# Master control registers\n   //#####################################################\n"], "Clone Blocks": [["oh/src/spi/hdl/spi_master.v@47:57", "   wire\t\t\tfifo_read;\t\t// From spi_master_io of spi_master_io.v\n   wire\t\t\tfifo_wait;\t\t// From spi_master_fifo of spi_master_fifo.v\n   wire\t\t\tlsbfirst;\t\t// From spi_master_regs of spi_master_regs.v\n   wire\t\t\trx_access;\t\t// From spi_master_io of spi_master_io.v\n   wire [63:0]\t\trx_data;\t\t// From spi_master_io of spi_master_io.v\n   wire\t\t\tspi_en;\t\t\t// From spi_master_regs of spi_master_regs.v\n   wire [1:0]\t\tspi_state;\t\t// From spi_master_io of spi_master_io.v\n   // End of automatics\n\n   //#####################################################\n   //# Master control registers\n"], ["oh/src/spi/hdl/spi_master.v@46:56", "   wire\t\t\tfifo_prog_full;\t\t// From spi_master_fifo of spi_master_fifo.v\n   wire\t\t\tfifo_read;\t\t// From spi_master_io of spi_master_io.v\n   wire\t\t\tfifo_wait;\t\t// From spi_master_fifo of spi_master_fifo.v\n   wire\t\t\tlsbfirst;\t\t// From spi_master_regs of spi_master_regs.v\n   wire\t\t\trx_access;\t\t// From spi_master_io of spi_master_io.v\n   wire [63:0]\t\trx_data;\t\t// From spi_master_io of spi_master_io.v\n   wire\t\t\tspi_en;\t\t\t// From spi_master_regs of spi_master_regs.v\n   wire [1:0]\t\tspi_state;\t\t// From spi_master_io of spi_master_io.v\n   // End of automatics\n\n   //#####################################################\n"]], "Diff Content": {"Delete": [[53, "   wire [1:0]\t\tspi_state;\t\t// From spi_master_io of spi_master_io.v\n"]], "Add": [[53, "   wire [2:0]\t\tspi_state;\t\t// From spi_master_io of spi_master_io.v\n"]]}}