<!doctype html>
<html>
<head>
<meta name="viewport" content="width=device-width, initial-scale=1.0"><title>HexagonBitTracker.cpp source code [llvm/llvm/lib/Target/Hexagon/HexagonBitTracker.cpp] - Woboq Code Browser</title>
<link rel="stylesheet" href="../../../../.././data/qtcreator.css" title="QtCreator"/>
<link rel="alternate stylesheet" href="../../../../.././data/kdevelop.css" title="KDevelop"/>
<script type="text/javascript" src="../../../../.././data/jquery/jquery.min.js"></script>
<script type="text/javascript" src="../../../../.././data/jquery/jquery-ui.min.js"></script>
<script>var file = 'llvm/llvm/lib/Target/Hexagon/HexagonBitTracker.cpp'; var root_path = '../../../../..'; var data_path = '../../../../.././data'; var ecma_script_api_version = 2;</script>
<script src='../../../../.././data/codebrowser.js'></script>
</head>
<body><div id='header'><h1 id='breadcrumb'><span>Browse the source code of </span><a href='../../../..'>llvm</a>/<a href='../../..'>llvm</a>/<a href='../..'>lib</a>/<a href='..'>Target</a>/<a href='./'>Hexagon</a>/<a href='HexagonBitTracker.cpp.html'>HexagonBitTracker.cpp</a></h1></div>
<hr/><div id='content'><table class="code">
<tr><th id="1">1</th><td><i>//===- HexagonBitTracker.cpp ----------------------------------------------===//</i></td></tr>
<tr><th id="2">2</th><td><i>//</i></td></tr>
<tr><th id="3">3</th><td><i>// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.</i></td></tr>
<tr><th id="4">4</th><td><i>// See <a href="https://llvm.org/LICENSE.txt">https://llvm.org/LICENSE.txt</a> for license information.</i></td></tr>
<tr><th id="5">5</th><td><i>// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception</i></td></tr>
<tr><th id="6">6</th><td><i>//</i></td></tr>
<tr><th id="7">7</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="8">8</th><td></td></tr>
<tr><th id="9">9</th><td><u>#include <a href="HexagonBitTracker.h.html">"HexagonBitTracker.h"</a></u></td></tr>
<tr><th id="10">10</th><td><u>#include <a href="Hexagon.h.html">"Hexagon.h"</a></u></td></tr>
<tr><th id="11">11</th><td><u>#include <a href="HexagonInstrInfo.h.html">"HexagonInstrInfo.h"</a></u></td></tr>
<tr><th id="12">12</th><td><u>#include <a href="HexagonRegisterInfo.h.html">"HexagonRegisterInfo.h"</a></u></td></tr>
<tr><th id="13">13</th><td><u>#include <a href="HexagonSubtarget.h.html">"HexagonSubtarget.h"</a></u></td></tr>
<tr><th id="14">14</th><td><u>#include <a href="../../../include/llvm/CodeGen/MachineFrameInfo.h.html">"llvm/CodeGen/MachineFrameInfo.h"</a></u></td></tr>
<tr><th id="15">15</th><td><u>#include <a href="../../../include/llvm/CodeGen/MachineFunction.h.html">"llvm/CodeGen/MachineFunction.h"</a></u></td></tr>
<tr><th id="16">16</th><td><u>#include <a href="../../../include/llvm/CodeGen/MachineInstr.h.html">"llvm/CodeGen/MachineInstr.h"</a></u></td></tr>
<tr><th id="17">17</th><td><u>#include <a href="../../../include/llvm/CodeGen/MachineOperand.h.html">"llvm/CodeGen/MachineOperand.h"</a></u></td></tr>
<tr><th id="18">18</th><td><u>#include <a href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html">"llvm/CodeGen/MachineRegisterInfo.h"</a></u></td></tr>
<tr><th id="19">19</th><td><u>#include <a href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html">"llvm/CodeGen/TargetRegisterInfo.h"</a></u></td></tr>
<tr><th id="20">20</th><td><u>#include <a href="../../../include/llvm/IR/Argument.h.html">"llvm/IR/Argument.h"</a></u></td></tr>
<tr><th id="21">21</th><td><u>#include <a href="../../../include/llvm/IR/Attributes.h.html">"llvm/IR/Attributes.h"</a></u></td></tr>
<tr><th id="22">22</th><td><u>#include <a href="../../../include/llvm/IR/Function.h.html">"llvm/IR/Function.h"</a></u></td></tr>
<tr><th id="23">23</th><td><u>#include <a href="../../../include/llvm/IR/Type.h.html">"llvm/IR/Type.h"</a></u></td></tr>
<tr><th id="24">24</th><td><u>#include <a href="../../../include/llvm/Support/Compiler.h.html">"llvm/Support/Compiler.h"</a></u></td></tr>
<tr><th id="25">25</th><td><u>#include <a href="../../../include/llvm/Support/Debug.h.html">"llvm/Support/Debug.h"</a></u></td></tr>
<tr><th id="26">26</th><td><u>#include <a href="../../../include/llvm/Support/ErrorHandling.h.html">"llvm/Support/ErrorHandling.h"</a></u></td></tr>
<tr><th id="27">27</th><td><u>#include <a href="../../../include/llvm/Support/MathExtras.h.html">"llvm/Support/MathExtras.h"</a></u></td></tr>
<tr><th id="28">28</th><td><u>#include <a href="../../../include/llvm/Support/raw_ostream.h.html">"llvm/Support/raw_ostream.h"</a></u></td></tr>
<tr><th id="29">29</th><td><u>#include &lt;cassert&gt;</u></td></tr>
<tr><th id="30">30</th><td><u>#include &lt;cstddef&gt;</u></td></tr>
<tr><th id="31">31</th><td><u>#include &lt;cstdint&gt;</u></td></tr>
<tr><th id="32">32</th><td><u>#include &lt;cstdlib&gt;</u></td></tr>
<tr><th id="33">33</th><td><u>#include &lt;utility&gt;</u></td></tr>
<tr><th id="34">34</th><td><u>#include &lt;vector&gt;</u></td></tr>
<tr><th id="35">35</th><td></td></tr>
<tr><th id="36">36</th><td><b>using</b> <b>namespace</b> <span class="namespace">llvm</span>;</td></tr>
<tr><th id="37">37</th><td></td></tr>
<tr><th id="38">38</th><td><b>using</b> <dfn class="typedef" id="BT" title='BT' data-type='llvm::BitTracker' data-ref="BT" data-ref-filename="BT">BT</dfn> = <a class="type" href="BitTracker.h.html#llvm::BitTracker" title='llvm::BitTracker' data-ref="llvm::BitTracker" data-ref-filename="llvm..BitTracker">BitTracker</a>;</td></tr>
<tr><th id="39">39</th><td></td></tr>
<tr><th id="40">40</th><td><a class="type" href="HexagonBitTracker.h.html#llvm::HexagonEvaluator" title='llvm::HexagonEvaluator' data-ref="llvm::HexagonEvaluator" data-ref-filename="llvm..HexagonEvaluator">HexagonEvaluator</a>::<dfn class="decl def fn" id="_ZN4llvm16HexagonEvaluatorC1ERKNS_19HexagonRegisterInfoERNS_19MachineRegisterInfoERKNS_16HexagonInstrInfoERNS_15MachineFunctionE" title='llvm::HexagonEvaluator::HexagonEvaluator' data-ref="_ZN4llvm16HexagonEvaluatorC1ERKNS_19HexagonRegisterInfoERNS_19MachineRegisterInfoERKNS_16HexagonInstrInfoERNS_15MachineFunctionE" data-ref-filename="_ZN4llvm16HexagonEvaluatorC1ERKNS_19HexagonRegisterInfoERNS_19MachineRegisterInfoERKNS_16HexagonInstrInfoERNS_15MachineFunctionE">HexagonEvaluator</dfn>(<em>const</em> <a class="type" href="HexagonRegisterInfo.h.html#llvm::HexagonRegisterInfo" title='llvm::HexagonRegisterInfo' data-ref="llvm::HexagonRegisterInfo" data-ref-filename="llvm..HexagonRegisterInfo">HexagonRegisterInfo</a> &amp;<dfn class="local col1 decl" id="1tri" title='tri' data-type='const llvm::HexagonRegisterInfo &amp;' data-ref="1tri" data-ref-filename="1tri">tri</dfn>,</td></tr>
<tr><th id="41">41</th><td>                                   <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo" data-ref-filename="llvm..MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col2 decl" id="2mri" title='mri' data-type='llvm::MachineRegisterInfo &amp;' data-ref="2mri" data-ref-filename="2mri">mri</dfn>,</td></tr>
<tr><th id="42">42</th><td>                                   <em>const</em> <a class="type" href="HexagonInstrInfo.h.html#llvm::HexagonInstrInfo" title='llvm::HexagonInstrInfo' data-ref="llvm::HexagonInstrInfo" data-ref-filename="llvm..HexagonInstrInfo">HexagonInstrInfo</a> &amp;<dfn class="local col3 decl" id="3tii" title='tii' data-type='const llvm::HexagonInstrInfo &amp;' data-ref="3tii" data-ref-filename="3tii">tii</dfn>,</td></tr>
<tr><th id="43">43</th><td>                                   <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction" data-ref-filename="llvm..MachineFunction">MachineFunction</a> &amp;<dfn class="local col4 decl" id="4mf" title='mf' data-type='llvm::MachineFunction &amp;' data-ref="4mf" data-ref-filename="4mf">mf</dfn>)</td></tr>
<tr><th id="44">44</th><td>    : <a class="type" href="BitTracker.h.html#llvm::BitTracker::MachineEvaluator" title='llvm::BitTracker::MachineEvaluator' data-ref="llvm::BitTracker::MachineEvaluator" data-ref-filename="llvm..BitTracker..MachineEvaluator">MachineEvaluator</a><a class="ref fn" href="BitTracker.h.html#_ZN4llvm10BitTracker16MachineEvaluatorC1ERKNS_18TargetRegisterInfoERNS_19MachineRegisterInfoE" title='llvm::BitTracker::MachineEvaluator::MachineEvaluator' data-ref="_ZN4llvm10BitTracker16MachineEvaluatorC1ERKNS_18TargetRegisterInfoERNS_19MachineRegisterInfoE" data-ref-filename="_ZN4llvm10BitTracker16MachineEvaluatorC1ERKNS_18TargetRegisterInfoERNS_19MachineRegisterInfoE">(</a><a class="local col1 ref" href="#1tri" title='tri' data-ref="1tri" data-ref-filename="1tri">tri</a>, <a class="local col2 ref" href="#2mri" title='mri' data-ref="2mri" data-ref-filename="2mri">mri</a>), <a class="member field" href="HexagonBitTracker.h.html#llvm::HexagonEvaluator::MF" title='llvm::HexagonEvaluator::MF' data-ref="llvm::HexagonEvaluator::MF" data-ref-filename="llvm..HexagonEvaluator..MF">MF</a>(<a class="local col4 ref" href="#4mf" title='mf' data-ref="4mf" data-ref-filename="4mf">mf</a>), <a class="member field" href="HexagonBitTracker.h.html#llvm::HexagonEvaluator::MFI" title='llvm::HexagonEvaluator::MFI' data-ref="llvm::HexagonEvaluator::MFI" data-ref-filename="llvm..HexagonEvaluator..MFI">MFI</a>(<a class="local col4 ref" href="#4mf" title='mf' data-ref="4mf" data-ref-filename="4mf">mf</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction12getFrameInfoEv" title='llvm::MachineFunction::getFrameInfo' data-ref="_ZN4llvm15MachineFunction12getFrameInfoEv" data-ref-filename="_ZN4llvm15MachineFunction12getFrameInfoEv">getFrameInfo</a>()), <a class="member field" href="HexagonBitTracker.h.html#llvm::HexagonEvaluator::TII" title='llvm::HexagonEvaluator::TII' data-ref="llvm::HexagonEvaluator::TII" data-ref-filename="llvm..HexagonEvaluator..TII">TII</a>(<a class="local col3 ref" href="#3tii" title='tii' data-ref="3tii" data-ref-filename="3tii">tii</a>) {</td></tr>
<tr><th id="45">45</th><td>  <i>// Populate the VRX map (VR to extension-type).</i></td></tr>
<tr><th id="46">46</th><td><i>  // Go over all the formal parameters of the function. If a given parameter</i></td></tr>
<tr><th id="47">47</th><td><i>  // P is sign- or zero-extended, locate the virtual register holding that</i></td></tr>
<tr><th id="48">48</th><td><i>  // parameter and create an entry in the VRX map indicating the type of ex-</i></td></tr>
<tr><th id="49">49</th><td><i>  // tension (and the source type).</i></td></tr>
<tr><th id="50">50</th><td><i>  // This is a bit complicated to do accurately, since the memory layout in-</i></td></tr>
<tr><th id="51">51</th><td><i>  // formation is necessary to precisely determine whether an aggregate para-</i></td></tr>
<tr><th id="52">52</th><td><i>  // meter will be passed in a register or in memory. What is given in MRI</i></td></tr>
<tr><th id="53">53</th><td><i>  // is the association between the physical register that is live-in (i.e.</i></td></tr>
<tr><th id="54">54</th><td><i>  // holds an argument), and the virtual register that this value will be</i></td></tr>
<tr><th id="55">55</th><td><i>  // copied into. This, by itself, is not sufficient to map back the virtual</i></td></tr>
<tr><th id="56">56</th><td><i>  // register to a formal parameter from Function (since consecutive live-ins</i></td></tr>
<tr><th id="57">57</th><td><i>  // from MRI may not correspond to consecutive formal parameters from Func-</i></td></tr>
<tr><th id="58">58</th><td><i>  // tion). To avoid the complications with in-memory arguments, only consi-</i></td></tr>
<tr><th id="59">59</th><td><i>  // der the initial sequence of formal parameters that are known to be</i></td></tr>
<tr><th id="60">60</th><td><i>  // passed via registers.</i></td></tr>
<tr><th id="61">61</th><td>  <em>unsigned</em> <dfn class="local col5 decl" id="5InVirtReg" title='InVirtReg' data-type='unsigned int' data-ref="5InVirtReg" data-ref-filename="5InVirtReg">InVirtReg</dfn>, <dfn class="local col6 decl" id="6InPhysReg" title='InPhysReg' data-type='unsigned int' data-ref="6InPhysReg" data-ref-filename="6InPhysReg">InPhysReg</dfn> = <var>0</var>;</td></tr>
<tr><th id="62">62</th><td></td></tr>
<tr><th id="63">63</th><td>  <b>for</b> (<em>const</em> <a class="type" href="../../../include/llvm/IR/Argument.h.html#llvm::Argument" title='llvm::Argument' data-ref="llvm::Argument" data-ref-filename="llvm..Argument">Argument</a> &amp;<dfn class="local col7 decl" id="7Arg" title='Arg' data-type='const llvm::Argument &amp;' data-ref="7Arg" data-ref-filename="7Arg">Arg</dfn> : <a class="member field" href="HexagonBitTracker.h.html#llvm::HexagonEvaluator::MF" title='llvm::HexagonEvaluator::MF' data-ref="llvm::HexagonEvaluator::MF" data-ref-filename="llvm..HexagonEvaluator..MF">MF</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction11getFunctionEv" title='llvm::MachineFunction::getFunction' data-ref="_ZN4llvm15MachineFunction11getFunctionEv" data-ref-filename="_ZN4llvm15MachineFunction11getFunctionEv">getFunction</a>().<a class="ref fn" href="../../../include/llvm/IR/Function.h.html#_ZN4llvm8Function4argsEv" title='llvm::Function::args' data-ref="_ZN4llvm8Function4argsEv" data-ref-filename="_ZN4llvm8Function4argsEv">args</a>()) {</td></tr>
<tr><th id="64">64</th><td>    <a class="type" href="../../../include/llvm/IR/Type.h.html#llvm::Type" title='llvm::Type' data-ref="llvm::Type" data-ref-filename="llvm..Type">Type</a> *<dfn class="local col8 decl" id="8ATy" title='ATy' data-type='llvm::Type *' data-ref="8ATy" data-ref-filename="8ATy">ATy</dfn> = <a class="local col7 ref" href="#7Arg" title='Arg' data-ref="7Arg" data-ref-filename="7Arg">Arg</a>.<a class="ref fn" href="../../../include/llvm/IR/Value.h.html#_ZNK4llvm5Value7getTypeEv" title='llvm::Value::getType' data-ref="_ZNK4llvm5Value7getTypeEv" data-ref-filename="_ZNK4llvm5Value7getTypeEv">getType</a>();</td></tr>
<tr><th id="65">65</th><td>    <em>unsigned</em> <dfn class="local col9 decl" id="9Width" title='Width' data-type='unsigned int' data-ref="9Width" data-ref-filename="9Width">Width</dfn> = <var>0</var>;</td></tr>
<tr><th id="66">66</th><td>    <b>if</b> (<a class="local col8 ref" href="#8ATy" title='ATy' data-ref="8ATy" data-ref-filename="8ATy">ATy</a>-&gt;<a class="ref fn" href="../../../include/llvm/IR/Type.h.html#_ZNK4llvm4Type11isIntegerTyEv" title='llvm::Type::isIntegerTy' data-ref="_ZNK4llvm4Type11isIntegerTyEv" data-ref-filename="_ZNK4llvm4Type11isIntegerTyEv">isIntegerTy</a>())</td></tr>
<tr><th id="67">67</th><td>      <a class="local col9 ref" href="#9Width" title='Width' data-ref="9Width" data-ref-filename="9Width">Width</a> = <a class="local col8 ref" href="#8ATy" title='ATy' data-ref="8ATy" data-ref-filename="8ATy">ATy</a>-&gt;<a class="ref fn" href="../../../include/llvm/IR/Type.h.html#_ZNK4llvm4Type18getIntegerBitWidthEv" title='llvm::Type::getIntegerBitWidth' data-ref="_ZNK4llvm4Type18getIntegerBitWidthEv" data-ref-filename="_ZNK4llvm4Type18getIntegerBitWidthEv">getIntegerBitWidth</a>();</td></tr>
<tr><th id="68">68</th><td>    <b>else</b> <b>if</b> (<a class="local col8 ref" href="#8ATy" title='ATy' data-ref="8ATy" data-ref-filename="8ATy">ATy</a>-&gt;<a class="ref fn" href="../../../include/llvm/IR/Type.h.html#_ZNK4llvm4Type11isPointerTyEv" title='llvm::Type::isPointerTy' data-ref="_ZNK4llvm4Type11isPointerTyEv" data-ref-filename="_ZNK4llvm4Type11isPointerTyEv">isPointerTy</a>())</td></tr>
<tr><th id="69">69</th><td>      <a class="local col9 ref" href="#9Width" title='Width' data-ref="9Width" data-ref-filename="9Width">Width</a> = <var>32</var>;</td></tr>
<tr><th id="70">70</th><td>    <i>// If pointer size is not set through target data, it will default to</i></td></tr>
<tr><th id="71">71</th><td><i>    // Module::AnyPointerSize.</i></td></tr>
<tr><th id="72">72</th><td>    <b>if</b> (<a class="local col9 ref" href="#9Width" title='Width' data-ref="9Width" data-ref-filename="9Width">Width</a> == <var>0</var> || <a class="local col9 ref" href="#9Width" title='Width' data-ref="9Width" data-ref-filename="9Width">Width</a> &gt; <var>64</var>)</td></tr>
<tr><th id="73">73</th><td>      <b>break</b>;</td></tr>
<tr><th id="74">74</th><td>    <b>if</b> (<a class="local col7 ref" href="#7Arg" title='Arg' data-ref="7Arg" data-ref-filename="7Arg">Arg</a>.<a class="ref fn" href="../../../include/llvm/IR/Argument.h.html#_ZNK4llvm8Argument12hasAttributeENS_9Attribute8AttrKindE" title='llvm::Argument::hasAttribute' data-ref="_ZNK4llvm8Argument12hasAttributeENS_9Attribute8AttrKindE" data-ref-filename="_ZNK4llvm8Argument12hasAttributeENS_9Attribute8AttrKindE">hasAttribute</a>(<a class="type" href="../../../include/llvm/IR/Attributes.h.html#llvm::Attribute" title='llvm::Attribute' data-ref="llvm::Attribute" data-ref-filename="llvm..Attribute">Attribute</a>::<a class="enum" href="../../../../build/include/llvm/IR/Attributes.inc.html#75" title='llvm::Attribute::ByVal' data-ref="llvm::Attribute::ByVal" data-ref-filename="llvm..Attribute..ByVal">ByVal</a>))</td></tr>
<tr><th id="75">75</th><td>      <b>continue</b>;</td></tr>
<tr><th id="76">76</th><td>    <a class="local col6 ref" href="#6InPhysReg" title='InPhysReg' data-ref="6InPhysReg" data-ref-filename="6InPhysReg">InPhysReg</a> = <a class="member fn" href="#_ZNK4llvm16HexagonEvaluator14getNextPhysRegEjj" title='llvm::HexagonEvaluator::getNextPhysReg' data-ref="_ZNK4llvm16HexagonEvaluator14getNextPhysRegEjj" data-ref-filename="_ZNK4llvm16HexagonEvaluator14getNextPhysRegEjj">getNextPhysReg</a>(<a class="local col6 ref" href="#6InPhysReg" title='InPhysReg' data-ref="6InPhysReg" data-ref-filename="6InPhysReg">InPhysReg</a>, <a class="local col9 ref" href="#9Width" title='Width' data-ref="9Width" data-ref-filename="9Width">Width</a>);</td></tr>
<tr><th id="77">77</th><td>    <b>if</b> (!<a class="local col6 ref" href="#6InPhysReg" title='InPhysReg' data-ref="6InPhysReg" data-ref-filename="6InPhysReg">InPhysReg</a>)</td></tr>
<tr><th id="78">78</th><td>      <b>break</b>;</td></tr>
<tr><th id="79">79</th><td>    <a class="local col5 ref" href="#5InVirtReg" title='InVirtReg' data-ref="5InVirtReg" data-ref-filename="5InVirtReg">InVirtReg</a> = <a class="member fn" href="#_ZNK4llvm16HexagonEvaluator13getVirtRegForEj" title='llvm::HexagonEvaluator::getVirtRegFor' data-ref="_ZNK4llvm16HexagonEvaluator13getVirtRegForEj" data-ref-filename="_ZNK4llvm16HexagonEvaluator13getVirtRegForEj">getVirtRegFor</a>(<a class="local col6 ref" href="#6InPhysReg" title='InPhysReg' data-ref="6InPhysReg" data-ref-filename="6InPhysReg">InPhysReg</a>);</td></tr>
<tr><th id="80">80</th><td>    <b>if</b> (!<a class="local col5 ref" href="#5InVirtReg" title='InVirtReg' data-ref="5InVirtReg" data-ref-filename="5InVirtReg">InVirtReg</a>)</td></tr>
<tr><th id="81">81</th><td>      <b>continue</b>;</td></tr>
<tr><th id="82">82</th><td>    <b>if</b> (<a class="local col7 ref" href="#7Arg" title='Arg' data-ref="7Arg" data-ref-filename="7Arg">Arg</a>.<a class="ref fn" href="../../../include/llvm/IR/Argument.h.html#_ZNK4llvm8Argument12hasAttributeENS_9Attribute8AttrKindE" title='llvm::Argument::hasAttribute' data-ref="_ZNK4llvm8Argument12hasAttributeENS_9Attribute8AttrKindE" data-ref-filename="_ZNK4llvm8Argument12hasAttributeENS_9Attribute8AttrKindE">hasAttribute</a>(<a class="type" href="../../../include/llvm/IR/Attributes.h.html#llvm::Attribute" title='llvm::Attribute' data-ref="llvm::Attribute" data-ref-filename="llvm..Attribute">Attribute</a>::<a class="enum" href="../../../../build/include/llvm/IR/Attributes.inc.html#54" title='llvm::Attribute::SExt' data-ref="llvm::Attribute::SExt" data-ref-filename="llvm..Attribute..SExt">SExt</a>))</td></tr>
<tr><th id="83">83</th><td>      <a class="member field" href="HexagonBitTracker.h.html#llvm::HexagonEvaluator::VRX" title='llvm::HexagonEvaluator::VRX' data-ref="llvm::HexagonEvaluator::VRX" data-ref-filename="llvm..HexagonEvaluator..VRX">VRX</a>.<a class="ref fn" href="../../../include/llvm/ADT/DenseMap.h.html#_ZN4llvm12DenseMapBase6insertEOSt4pairIT0_T1_E" title='llvm::DenseMapBase::insert' data-ref="_ZN4llvm12DenseMapBase6insertEOSt4pairIT0_T1_E" data-ref-filename="_ZN4llvm12DenseMapBase6insertEOSt4pairIT0_T1_E">insert</a>(<span class="namespace">std::</span><span class='ref fn' title='std::make_pair' data-ref="_ZSt9make_pairOT_OT0_" data-ref-filename="_ZSt9make_pairOT_OT0_">make_pair</span>(<span class='refarg'><a class="local col5 ref" href="#5InVirtReg" title='InVirtReg' data-ref="5InVirtReg" data-ref-filename="5InVirtReg">InVirtReg</a></span>, <a class="type" href="HexagonBitTracker.h.html#llvm::HexagonEvaluator::ExtType" title='llvm::HexagonEvaluator::ExtType' data-ref="llvm::HexagonEvaluator::ExtType" data-ref-filename="llvm..HexagonEvaluator..ExtType">ExtType</a><a class="ref fn" href="HexagonBitTracker.h.html#_ZN4llvm16HexagonEvaluator7ExtTypeC1Ect" title='llvm::HexagonEvaluator::ExtType::ExtType' data-ref="_ZN4llvm16HexagonEvaluator7ExtTypeC1Ect" data-ref-filename="_ZN4llvm16HexagonEvaluator7ExtTypeC1Ect">(</a><a class="type" href="HexagonBitTracker.h.html#llvm::HexagonEvaluator::ExtType" title='llvm::HexagonEvaluator::ExtType' data-ref="llvm::HexagonEvaluator::ExtType" data-ref-filename="llvm..HexagonEvaluator..ExtType">ExtType</a>::<a class="enum" href="HexagonBitTracker.h.html#llvm::HexagonEvaluator::ExtType::SExt" title='llvm::HexagonEvaluator::ExtType::SExt' data-ref="llvm::HexagonEvaluator::ExtType::SExt" data-ref-filename="llvm..HexagonEvaluator..ExtType..SExt">SExt</a>, <a class="local col9 ref" href="#9Width" title='Width' data-ref="9Width" data-ref-filename="9Width">Width</a>)));</td></tr>
<tr><th id="84">84</th><td>    <b>else</b> <b>if</b> (<a class="local col7 ref" href="#7Arg" title='Arg' data-ref="7Arg" data-ref-filename="7Arg">Arg</a>.<a class="ref fn" href="../../../include/llvm/IR/Argument.h.html#_ZNK4llvm8Argument12hasAttributeENS_9Attribute8AttrKindE" title='llvm::Argument::hasAttribute' data-ref="_ZNK4llvm8Argument12hasAttributeENS_9Attribute8AttrKindE" data-ref-filename="_ZNK4llvm8Argument12hasAttributeENS_9Attribute8AttrKindE">hasAttribute</a>(<a class="type" href="../../../include/llvm/IR/Attributes.h.html#llvm::Attribute" title='llvm::Attribute' data-ref="llvm::Attribute" data-ref-filename="llvm..Attribute">Attribute</a>::<a class="enum" href="../../../../build/include/llvm/IR/Attributes.inc.html#73" title='llvm::Attribute::ZExt' data-ref="llvm::Attribute::ZExt" data-ref-filename="llvm..Attribute..ZExt">ZExt</a>))</td></tr>
<tr><th id="85">85</th><td>      <a class="member field" href="HexagonBitTracker.h.html#llvm::HexagonEvaluator::VRX" title='llvm::HexagonEvaluator::VRX' data-ref="llvm::HexagonEvaluator::VRX" data-ref-filename="llvm..HexagonEvaluator..VRX">VRX</a>.<a class="ref fn" href="../../../include/llvm/ADT/DenseMap.h.html#_ZN4llvm12DenseMapBase6insertEOSt4pairIT0_T1_E" title='llvm::DenseMapBase::insert' data-ref="_ZN4llvm12DenseMapBase6insertEOSt4pairIT0_T1_E" data-ref-filename="_ZN4llvm12DenseMapBase6insertEOSt4pairIT0_T1_E">insert</a>(<span class="namespace">std::</span><span class='ref fn' title='std::make_pair' data-ref="_ZSt9make_pairOT_OT0_" data-ref-filename="_ZSt9make_pairOT_OT0_">make_pair</span>(<span class='refarg'><a class="local col5 ref" href="#5InVirtReg" title='InVirtReg' data-ref="5InVirtReg" data-ref-filename="5InVirtReg">InVirtReg</a></span>, <a class="type" href="HexagonBitTracker.h.html#llvm::HexagonEvaluator::ExtType" title='llvm::HexagonEvaluator::ExtType' data-ref="llvm::HexagonEvaluator::ExtType" data-ref-filename="llvm..HexagonEvaluator..ExtType">ExtType</a><a class="ref fn" href="HexagonBitTracker.h.html#_ZN4llvm16HexagonEvaluator7ExtTypeC1Ect" title='llvm::HexagonEvaluator::ExtType::ExtType' data-ref="_ZN4llvm16HexagonEvaluator7ExtTypeC1Ect" data-ref-filename="_ZN4llvm16HexagonEvaluator7ExtTypeC1Ect">(</a><a class="type" href="HexagonBitTracker.h.html#llvm::HexagonEvaluator::ExtType" title='llvm::HexagonEvaluator::ExtType' data-ref="llvm::HexagonEvaluator::ExtType" data-ref-filename="llvm..HexagonEvaluator..ExtType">ExtType</a>::<a class="enum" href="HexagonBitTracker.h.html#llvm::HexagonEvaluator::ExtType::ZExt" title='llvm::HexagonEvaluator::ExtType::ZExt' data-ref="llvm::HexagonEvaluator::ExtType::ZExt" data-ref-filename="llvm..HexagonEvaluator..ExtType..ZExt">ZExt</a>, <a class="local col9 ref" href="#9Width" title='Width' data-ref="9Width" data-ref-filename="9Width">Width</a>)));</td></tr>
<tr><th id="86">86</th><td>  }</td></tr>
<tr><th id="87">87</th><td>}</td></tr>
<tr><th id="88">88</th><td></td></tr>
<tr><th id="89">89</th><td><a class="typedef" href="#BT" title='BT' data-type='llvm::BitTracker' data-ref="BT" data-ref-filename="BT">BT</a>::<a class="type" href="BitTracker.h.html#llvm::BitTracker::BitMask" title='llvm::BitTracker::BitMask' data-ref="llvm::BitTracker::BitMask" data-ref-filename="llvm..BitTracker..BitMask">BitMask</a> <a class="type" href="HexagonBitTracker.h.html#llvm::HexagonEvaluator" title='llvm::HexagonEvaluator' data-ref="llvm::HexagonEvaluator" data-ref-filename="llvm..HexagonEvaluator">HexagonEvaluator</a>::<dfn class="virtual decl def fn" id="_ZNK4llvm16HexagonEvaluator4maskENS_8RegisterEj" title='llvm::HexagonEvaluator::mask' data-ref="_ZNK4llvm16HexagonEvaluator4maskENS_8RegisterEj" data-ref-filename="_ZNK4llvm16HexagonEvaluator4maskENS_8RegisterEj">mask</dfn>(<a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col0 decl" id="10Reg" title='Reg' data-type='llvm::Register' data-ref="10Reg" data-ref-filename="10Reg">Reg</dfn>, <em>unsigned</em> <dfn class="local col1 decl" id="11Sub" title='Sub' data-type='unsigned int' data-ref="11Sub" data-ref-filename="11Sub">Sub</dfn>) <em>const</em> {</td></tr>
<tr><th id="90">90</th><td>  <b>if</b> (<a class="local col1 ref" href="#11Sub" title='Sub' data-ref="11Sub" data-ref-filename="11Sub">Sub</a> == <var>0</var>)</td></tr>
<tr><th id="91">91</th><td>    <b>return</b> <a class="type" href="BitTracker.h.html#llvm::BitTracker::MachineEvaluator" title='llvm::BitTracker::MachineEvaluator' data-ref="llvm::BitTracker::MachineEvaluator" data-ref-filename="llvm..BitTracker..MachineEvaluator">MachineEvaluator</a>::<a class="virtual member fn" href="BitTracker.h.html#_ZNK4llvm10BitTracker16MachineEvaluator4maskENS_8RegisterEj" title='llvm::BitTracker::MachineEvaluator::mask' data-ref="_ZNK4llvm10BitTracker16MachineEvaluator4maskENS_8RegisterEj" data-ref-filename="_ZNK4llvm10BitTracker16MachineEvaluator4maskENS_8RegisterEj">mask</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col0 ref" href="#10Reg" title='Reg' data-ref="10Reg" data-ref-filename="10Reg">Reg</a>, <var>0</var>);</td></tr>
<tr><th id="92">92</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass" data-ref-filename="llvm..TargetRegisterClass">TargetRegisterClass</a> &amp;<dfn class="local col2 decl" id="12RC" title='RC' data-type='const llvm::TargetRegisterClass &amp;' data-ref="12RC" data-ref-filename="12RC">RC</dfn> = *<a class="member field" href="BitTracker.h.html#llvm::BitTracker::MachineEvaluator::MRI" title='llvm::BitTracker::MachineEvaluator::MRI' data-ref="llvm::BitTracker::MachineEvaluator::MRI" data-ref-filename="llvm..BitTracker..MachineEvaluator..MRI">MRI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo11getRegClassENS_8RegisterE" title='llvm::MachineRegisterInfo::getRegClass' data-ref="_ZNK4llvm19MachineRegisterInfo11getRegClassENS_8RegisterE" data-ref-filename="_ZNK4llvm19MachineRegisterInfo11getRegClassENS_8RegisterE">getRegClass</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col0 ref" href="#10Reg" title='Reg' data-ref="10Reg" data-ref-filename="10Reg">Reg</a>);</td></tr>
<tr><th id="93">93</th><td>  <em>unsigned</em> <dfn class="local col3 decl" id="13ID" title='ID' data-type='unsigned int' data-ref="13ID" data-ref-filename="13ID">ID</dfn> = <a class="local col2 ref" href="#12RC" title='RC' data-ref="12RC" data-ref-filename="12RC">RC</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm19TargetRegisterClass5getIDEv" title='llvm::TargetRegisterClass::getID' data-ref="_ZNK4llvm19TargetRegisterClass5getIDEv" data-ref-filename="_ZNK4llvm19TargetRegisterClass5getIDEv">getID</a>();</td></tr>
<tr><th id="94">94</th><td>  <a class="typedef" href="../../../../../include/bits/stdint-uintn.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t" data-ref-filename="uint16_t">uint16_t</a> <dfn class="local col4 decl" id="14RW" title='RW' data-type='uint16_t' data-ref="14RW" data-ref-filename="14RW">RW</dfn> = <a class="member fn" href="BitTracker.h.html#_ZNK4llvm10BitTracker16MachineEvaluator14getRegBitWidthERKNS0_11RegisterRefE" title='llvm::BitTracker::MachineEvaluator::getRegBitWidth' data-ref="_ZNK4llvm10BitTracker16MachineEvaluator14getRegBitWidthERKNS0_11RegisterRefE" data-ref-filename="_ZNK4llvm10BitTracker16MachineEvaluator14getRegBitWidthERKNS0_11RegisterRefE">getRegBitWidth</a>(<a class="typedef" href="HexagonBitTracker.h.html#llvm::HexagonEvaluator::RegisterRef" title='llvm::HexagonEvaluator::RegisterRef' data-type='BitTracker::RegisterRef' data-ref="llvm::HexagonEvaluator::RegisterRef" data-ref-filename="llvm..HexagonEvaluator..RegisterRef">RegisterRef</a><a class="ref fn" href="BitTracker.h.html#_ZN4llvm10BitTracker11RegisterRefC1ENS_8RegisterEj" title='llvm::BitTracker::RegisterRef::RegisterRef' data-ref="_ZN4llvm10BitTracker11RegisterRefC1ENS_8RegisterEj" data-ref-filename="_ZN4llvm10BitTracker11RegisterRefC1ENS_8RegisterEj">(</a><a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col0 ref" href="#10Reg" title='Reg' data-ref="10Reg" data-ref-filename="10Reg">Reg</a>, <a class="local col1 ref" href="#11Sub" title='Sub' data-ref="11Sub" data-ref-filename="11Sub">Sub</a>));</td></tr>
<tr><th id="95">95</th><td>  <em>const</em> <em>auto</em> &amp;<dfn class="local col5 decl" id="15HRI" title='HRI' data-type='const llvm::HexagonRegisterInfo &amp;' data-ref="15HRI" data-ref-filename="15HRI">HRI</dfn> = <b>static_cast</b>&lt;<em>const</em> <a class="type" href="HexagonRegisterInfo.h.html#llvm::HexagonRegisterInfo" title='llvm::HexagonRegisterInfo' data-ref="llvm::HexagonRegisterInfo" data-ref-filename="llvm..HexagonRegisterInfo">HexagonRegisterInfo</a>&amp;&gt;(<a class="member field" href="BitTracker.h.html#llvm::BitTracker::MachineEvaluator::TRI" title='llvm::BitTracker::MachineEvaluator::TRI' data-ref="llvm::BitTracker::MachineEvaluator::TRI" data-ref-filename="llvm..BitTracker..MachineEvaluator..TRI">TRI</a>);</td></tr>
<tr><th id="96">96</th><td>  <em>bool</em> <dfn class="local col6 decl" id="16IsSubLo" title='IsSubLo' data-type='bool' data-ref="16IsSubLo" data-ref-filename="16IsSubLo">IsSubLo</dfn> = (<a class="local col1 ref" href="#11Sub" title='Sub' data-ref="11Sub" data-ref-filename="11Sub">Sub</a> == <a class="local col5 ref" href="#15HRI" title='HRI' data-ref="15HRI" data-ref-filename="15HRI">HRI</a>.<a class="ref fn" href="HexagonRegisterInfo.h.html#_ZNK4llvm19HexagonRegisterInfo21getHexagonSubRegIndexERKNS_19TargetRegisterClassEj" title='llvm::HexagonRegisterInfo::getHexagonSubRegIndex' data-ref="_ZNK4llvm19HexagonRegisterInfo21getHexagonSubRegIndexERKNS_19TargetRegisterClassEj" data-ref-filename="_ZNK4llvm19HexagonRegisterInfo21getHexagonSubRegIndexERKNS_19TargetRegisterClassEj">getHexagonSubRegIndex</a>(<a class="local col2 ref" href="#12RC" title='RC' data-ref="12RC" data-ref-filename="12RC">RC</a>, <span class="namespace">Hexagon::</span><a class="enum" href="HexagonRegisterInfo.h.html#llvm::Hexagon::ps_sub_lo" title='llvm::Hexagon::ps_sub_lo' data-ref="llvm::Hexagon::ps_sub_lo" data-ref-filename="llvm..Hexagon..ps_sub_lo">ps_sub_lo</a>));</td></tr>
<tr><th id="97">97</th><td>  <b>switch</b> (<a class="local col3 ref" href="#13ID" title='ID' data-ref="13ID" data-ref-filename="13ID">ID</a>) {</td></tr>
<tr><th id="98">98</th><td>    <b>case</b> <span class="namespace">Hexagon::</span><a class="enum" href="../../../../build/lib/Target/Hexagon/HexagonGenRegisterInfo.inc.html#llvm::Hexagon::DoubleRegsRegClassID" title='llvm::Hexagon::DoubleRegsRegClassID' data-ref="llvm::Hexagon::DoubleRegsRegClassID" data-ref-filename="llvm..Hexagon..DoubleRegsRegClassID">DoubleRegsRegClassID</a>:</td></tr>
<tr><th id="99">99</th><td>    <b>case</b> <span class="namespace">Hexagon::</span><a class="enum" href="../../../../build/lib/Target/Hexagon/HexagonGenRegisterInfo.inc.html#llvm::Hexagon::HvxWRRegClassID" title='llvm::Hexagon::HvxWRRegClassID' data-ref="llvm::Hexagon::HvxWRRegClassID" data-ref-filename="llvm..Hexagon..HvxWRRegClassID">HvxWRRegClassID</a>:</td></tr>
<tr><th id="100">100</th><td>    <b>case</b> <span class="namespace">Hexagon::</span><a class="enum" href="../../../../build/lib/Target/Hexagon/HexagonGenRegisterInfo.inc.html#llvm::Hexagon::HvxVQRRegClassID" title='llvm::Hexagon::HvxVQRRegClassID' data-ref="llvm::Hexagon::HvxVQRRegClassID" data-ref-filename="llvm..Hexagon..HvxVQRRegClassID">HvxVQRRegClassID</a>:</td></tr>
<tr><th id="101">101</th><td>      <b>return</b> <a class="local col6 ref" href="#16IsSubLo" title='IsSubLo' data-ref="16IsSubLo" data-ref-filename="16IsSubLo">IsSubLo</a> ? <a class="typedef" href="#BT" title='BT' data-type='llvm::BitTracker' data-ref="BT" data-ref-filename="BT">BT</a>::<a class="type" href="BitTracker.h.html#llvm::BitTracker::BitMask" title='llvm::BitTracker::BitMask' data-ref="llvm::BitTracker::BitMask" data-ref-filename="llvm..BitTracker..BitMask">BitMask</a><a class="ref fn" href="BitTracker.h.html#_ZN4llvm10BitTracker7BitMaskC1Ett" title='llvm::BitTracker::BitMask::BitMask' data-ref="_ZN4llvm10BitTracker7BitMaskC1Ett" data-ref-filename="_ZN4llvm10BitTracker7BitMaskC1Ett">(</a><var>0</var>, <a class="local col4 ref" href="#14RW" title='RW' data-ref="14RW" data-ref-filename="14RW">RW</a>-<var>1</var>)</td></tr>
<tr><th id="102">102</th><td>                     : <a class="typedef" href="#BT" title='BT' data-type='llvm::BitTracker' data-ref="BT" data-ref-filename="BT">BT</a>::<a class="type" href="BitTracker.h.html#llvm::BitTracker::BitMask" title='llvm::BitTracker::BitMask' data-ref="llvm::BitTracker::BitMask" data-ref-filename="llvm..BitTracker..BitMask">BitMask</a><a class="ref fn" href="BitTracker.h.html#_ZN4llvm10BitTracker7BitMaskC1Ett" title='llvm::BitTracker::BitMask::BitMask' data-ref="_ZN4llvm10BitTracker7BitMaskC1Ett" data-ref-filename="_ZN4llvm10BitTracker7BitMaskC1Ett">(</a><a class="local col4 ref" href="#14RW" title='RW' data-ref="14RW" data-ref-filename="14RW">RW</a>, <var>2</var>*<a class="local col4 ref" href="#14RW" title='RW' data-ref="14RW" data-ref-filename="14RW">RW</a>-<var>1</var>);</td></tr>
<tr><th id="103">103</th><td>    <b>default</b>:</td></tr>
<tr><th id="104">104</th><td>      <b>break</b>;</td></tr>
<tr><th id="105">105</th><td>  }</td></tr>
<tr><th id="106">106</th><td><u>#<span data-ppcond="106">ifndef</span> <span class="macro" data-ref="_M/NDEBUG">NDEBUG</span></u></td></tr>
<tr><th id="107">107</th><td>  dbgs() &lt;&lt; printReg(Reg, &amp;TRI, Sub) &lt;&lt; <q>" in reg class "</q></td></tr>
<tr><th id="108">108</th><td>         &lt;&lt; TRI.getRegClassName(&amp;RC) &lt;&lt; <kbd>'\n'</kbd>;</td></tr>
<tr><th id="109">109</th><td><u>#<span data-ppcond="106">endif</span></u></td></tr>
<tr><th id="110">110</th><td>  <a class="macro" href="../../../include/llvm/Support/ErrorHandling.h.html#139" title="__builtin_unreachable()" data-ref="_M/llvm_unreachable">llvm_unreachable</a>(<q>"Unexpected register/subregister"</q>);</td></tr>
<tr><th id="111">111</th><td>}</td></tr>
<tr><th id="112">112</th><td></td></tr>
<tr><th id="113">113</th><td><a class="typedef" href="../../../../../include/bits/stdint-uintn.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t" data-ref-filename="uint16_t">uint16_t</a> <a class="type" href="HexagonBitTracker.h.html#llvm::HexagonEvaluator" title='llvm::HexagonEvaluator' data-ref="llvm::HexagonEvaluator" data-ref-filename="llvm..HexagonEvaluator">HexagonEvaluator</a>::<dfn class="virtual decl def fn" id="_ZNK4llvm16HexagonEvaluator18getPhysRegBitWidthENS_10MCRegisterE" title='llvm::HexagonEvaluator::getPhysRegBitWidth' data-ref="_ZNK4llvm16HexagonEvaluator18getPhysRegBitWidthENS_10MCRegisterE" data-ref-filename="_ZNK4llvm16HexagonEvaluator18getPhysRegBitWidthENS_10MCRegisterE">getPhysRegBitWidth</dfn>(<a class="type" href="../../../include/llvm/MC/MCRegister.h.html#llvm::MCRegister" title='llvm::MCRegister' data-ref="llvm::MCRegister" data-ref-filename="llvm..MCRegister">MCRegister</a> <dfn class="local col7 decl" id="17Reg" title='Reg' data-type='llvm::MCRegister' data-ref="17Reg" data-ref-filename="17Reg">Reg</dfn>) <em>const</em> {</td></tr>
<tr><th id="114">114</th><td>  <b>using</b> <b>namespace</b> <span class="namespace">Hexagon</span>;</td></tr>
<tr><th id="115">115</th><td>  <em>const</em> <em>auto</em> &amp;<dfn class="local col8 decl" id="18HST" title='HST' data-type='const llvm::HexagonSubtarget &amp;' data-ref="18HST" data-ref-filename="18HST">HST</dfn> = <a class="member field" href="HexagonBitTracker.h.html#llvm::HexagonEvaluator::MF" title='llvm::HexagonEvaluator::MF' data-ref="llvm::HexagonEvaluator::MF" data-ref-filename="llvm..HexagonEvaluator..MF">MF</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction12getSubtargetEv" title='llvm::MachineFunction::getSubtarget' data-ref="_ZNK4llvm15MachineFunction12getSubtargetEv" data-ref-filename="_ZNK4llvm15MachineFunction12getSubtargetEv">getSubtarget</a>&lt;<a class="type" href="HexagonSubtarget.h.html#llvm::HexagonSubtarget" title='llvm::HexagonSubtarget' data-ref="llvm::HexagonSubtarget" data-ref-filename="llvm..HexagonSubtarget">HexagonSubtarget</a>&gt;();</td></tr>
<tr><th id="116">116</th><td>  <b>if</b> (<a class="local col8 ref" href="#18HST" title='HST' data-ref="18HST" data-ref-filename="18HST">HST</a>.<a class="ref fn" href="HexagonSubtarget.h.html#_ZNK4llvm16HexagonSubtarget9useHVXOpsEv" title='llvm::HexagonSubtarget::useHVXOps' data-ref="_ZNK4llvm16HexagonSubtarget9useHVXOpsEv" data-ref-filename="_ZNK4llvm16HexagonSubtarget9useHVXOpsEv">useHVXOps</a>()) {</td></tr>
<tr><th id="117">117</th><td>    <b>for</b> (<em>auto</em> &amp;<dfn class="local col9 decl" id="19RC" title='RC' data-type='const llvm::TargetRegisterClass &amp;' data-ref="19RC" data-ref-filename="19RC">RC</dfn> : {<a class="ref" href="../../../../build/lib/Target/Hexagon/HexagonGenRegisterInfo.inc.html#llvm::Hexagon::HvxVRRegClass" title='llvm::Hexagon::HvxVRRegClass' data-ref="llvm::Hexagon::HvxVRRegClass" data-ref-filename="llvm..Hexagon..HvxVRRegClass">HvxVRRegClass</a>, <a class="ref" href="../../../../build/lib/Target/Hexagon/HexagonGenRegisterInfo.inc.html#llvm::Hexagon::HvxWRRegClass" title='llvm::Hexagon::HvxWRRegClass' data-ref="llvm::Hexagon::HvxWRRegClass" data-ref-filename="llvm..Hexagon..HvxWRRegClass">HvxWRRegClass</a>, <a class="ref" href="../../../../build/lib/Target/Hexagon/HexagonGenRegisterInfo.inc.html#llvm::Hexagon::HvxQRRegClass" title='llvm::Hexagon::HvxQRRegClass' data-ref="llvm::Hexagon::HvxQRRegClass" data-ref-filename="llvm..Hexagon..HvxQRRegClass">HvxQRRegClass</a>,</td></tr>
<tr><th id="118">118</th><td>                     <a class="ref" href="../../../../build/lib/Target/Hexagon/HexagonGenRegisterInfo.inc.html#llvm::Hexagon::HvxVQRRegClass" title='llvm::Hexagon::HvxVQRRegClass' data-ref="llvm::Hexagon::HvxVQRRegClass" data-ref-filename="llvm..Hexagon..HvxVQRRegClass">HvxVQRRegClass</a>})</td></tr>
<tr><th id="119">119</th><td>      <b>if</b> (<a class="local col9 ref" href="#19RC" title='RC' data-ref="19RC" data-ref-filename="19RC">RC</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm19TargetRegisterClass8containsENS_8RegisterE" title='llvm::TargetRegisterClass::contains' data-ref="_ZNK4llvm19TargetRegisterClass8containsENS_8RegisterE" data-ref-filename="_ZNK4llvm19TargetRegisterClass8containsENS_8RegisterE">contains</a>(<a class="ref fn fake" href="../../../include/llvm/MC/MCRegister.h.html#22" title='llvm::MCRegister::MCRegister' data-ref="_ZN4llvm10MCRegisterC1ERKS0_" data-ref-filename="_ZN4llvm10MCRegisterC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1ENS_10MCRegisterE" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ENS_10MCRegisterE" data-ref-filename="_ZN4llvm8RegisterC1ENS_10MCRegisterE"></a><a class="local col7 ref" href="#17Reg" title='Reg' data-ref="17Reg" data-ref-filename="17Reg">Reg</a>))</td></tr>
<tr><th id="120">120</th><td>        <b>return</b> <a class="member field" href="BitTracker.h.html#llvm::BitTracker::MachineEvaluator::TRI" title='llvm::BitTracker::MachineEvaluator::TRI' data-ref="llvm::BitTracker::MachineEvaluator::TRI" data-ref-filename="llvm..BitTracker..MachineEvaluator..TRI">TRI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm18TargetRegisterInfo16getRegSizeInBitsERKNS_19TargetRegisterClassE" title='llvm::TargetRegisterInfo::getRegSizeInBits' data-ref="_ZNK4llvm18TargetRegisterInfo16getRegSizeInBitsERKNS_19TargetRegisterClassE" data-ref-filename="_ZNK4llvm18TargetRegisterInfo16getRegSizeInBitsERKNS_19TargetRegisterClassE">getRegSizeInBits</a>(<a class="local col9 ref" href="#19RC" title='RC' data-ref="19RC" data-ref-filename="19RC">RC</a>);</td></tr>
<tr><th id="121">121</th><td>  }</td></tr>
<tr><th id="122">122</th><td>  <i>// Default treatment for other physical registers.</i></td></tr>
<tr><th id="123">123</th><td>  <b>if</b> (<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass" data-ref-filename="llvm..TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col0 decl" id="20RC" title='RC' data-type='const llvm::TargetRegisterClass *' data-ref="20RC" data-ref-filename="20RC"><a class="local col0 ref" href="#20RC" title='RC' data-ref="20RC" data-ref-filename="20RC">RC</a></dfn> = <a class="member field" href="BitTracker.h.html#llvm::BitTracker::MachineEvaluator::TRI" title='llvm::BitTracker::MachineEvaluator::TRI' data-ref="llvm::BitTracker::MachineEvaluator::TRI" data-ref-filename="llvm..BitTracker..MachineEvaluator..TRI">TRI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm18TargetRegisterInfo22getMinimalPhysRegClassENS_10MCRegisterENS_3MVTE" title='llvm::TargetRegisterInfo::getMinimalPhysRegClass' data-ref="_ZNK4llvm18TargetRegisterInfo22getMinimalPhysRegClassENS_10MCRegisterENS_3MVTE" data-ref-filename="_ZNK4llvm18TargetRegisterInfo22getMinimalPhysRegClassENS_10MCRegisterENS_3MVTE">getMinimalPhysRegClass</a>(<a class="ref fn fake" href="../../../include/llvm/MC/MCRegister.h.html#22" title='llvm::MCRegister::MCRegister' data-ref="_ZN4llvm10MCRegisterC1ERKS0_" data-ref-filename="_ZN4llvm10MCRegisterC1ERKS0_"></a><a class="local col7 ref" href="#17Reg" title='Reg' data-ref="17Reg" data-ref-filename="17Reg">Reg</a>))</td></tr>
<tr><th id="124">124</th><td>    <b>return</b> <a class="member field" href="BitTracker.h.html#llvm::BitTracker::MachineEvaluator::TRI" title='llvm::BitTracker::MachineEvaluator::TRI' data-ref="llvm::BitTracker::MachineEvaluator::TRI" data-ref-filename="llvm..BitTracker..MachineEvaluator..TRI">TRI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm18TargetRegisterInfo16getRegSizeInBitsERKNS_19TargetRegisterClassE" title='llvm::TargetRegisterInfo::getRegSizeInBits' data-ref="_ZNK4llvm18TargetRegisterInfo16getRegSizeInBitsERKNS_19TargetRegisterClassE" data-ref-filename="_ZNK4llvm18TargetRegisterInfo16getRegSizeInBitsERKNS_19TargetRegisterClassE">getRegSizeInBits</a>(*<a class="local col0 ref" href="#20RC" title='RC' data-ref="20RC" data-ref-filename="20RC">RC</a>);</td></tr>
<tr><th id="125">125</th><td></td></tr>
<tr><th id="126">126</th><td>  <a class="macro" href="../../../include/llvm/Support/ErrorHandling.h.html#139" title="__builtin_unreachable()" data-ref="_M/llvm_unreachable">llvm_unreachable</a>(</td></tr>
<tr><th id="127">127</th><td>      (Twine(<q>"Unhandled physical register"</q>) + TRI.getName(Reg)).str().c_str());</td></tr>
<tr><th id="128">128</th><td>}</td></tr>
<tr><th id="129">129</th><td></td></tr>
<tr><th id="130">130</th><td><em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass" data-ref-filename="llvm..TargetRegisterClass">TargetRegisterClass</a> &amp;<a class="type" href="HexagonBitTracker.h.html#llvm::HexagonEvaluator" title='llvm::HexagonEvaluator' data-ref="llvm::HexagonEvaluator" data-ref-filename="llvm..HexagonEvaluator">HexagonEvaluator</a>::<dfn class="virtual decl def fn" id="_ZNK4llvm16HexagonEvaluator22composeWithSubRegIndexERKNS_19TargetRegisterClassEj" title='llvm::HexagonEvaluator::composeWithSubRegIndex' data-ref="_ZNK4llvm16HexagonEvaluator22composeWithSubRegIndexERKNS_19TargetRegisterClassEj" data-ref-filename="_ZNK4llvm16HexagonEvaluator22composeWithSubRegIndexERKNS_19TargetRegisterClassEj">composeWithSubRegIndex</dfn>(</td></tr>
<tr><th id="131">131</th><td>      <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass" data-ref-filename="llvm..TargetRegisterClass">TargetRegisterClass</a> &amp;<dfn class="local col1 decl" id="21RC" title='RC' data-type='const llvm::TargetRegisterClass &amp;' data-ref="21RC" data-ref-filename="21RC">RC</dfn>, <em>unsigned</em> <dfn class="local col2 decl" id="22Idx" title='Idx' data-type='unsigned int' data-ref="22Idx" data-ref-filename="22Idx">Idx</dfn>) <em>const</em> {</td></tr>
<tr><th id="132">132</th><td>  <b>if</b> (<a class="local col2 ref" href="#22Idx" title='Idx' data-ref="22Idx" data-ref-filename="22Idx">Idx</a> == <var>0</var>)</td></tr>
<tr><th id="133">133</th><td>    <b>return</b> <a class="local col1 ref" href="#21RC" title='RC' data-ref="21RC" data-ref-filename="21RC">RC</a>;</td></tr>
<tr><th id="134">134</th><td></td></tr>
<tr><th id="135">135</th><td><u>#<span data-ppcond="135">ifndef</span> <span class="macro" data-ref="_M/NDEBUG">NDEBUG</span></u></td></tr>
<tr><th id="136">136</th><td>  <em>const</em> <em>auto</em> &amp;HRI = <b>static_cast</b>&lt;<em>const</em> HexagonRegisterInfo&amp;&gt;(TRI);</td></tr>
<tr><th id="137">137</th><td>  <em>bool</em> IsSubLo = (Idx == HRI.getHexagonSubRegIndex(RC, Hexagon::ps_sub_lo));</td></tr>
<tr><th id="138">138</th><td>  <em>bool</em> IsSubHi = (Idx == HRI.getHexagonSubRegIndex(RC, Hexagon::ps_sub_hi));</td></tr>
<tr><th id="139">139</th><td>  assert(IsSubLo != IsSubHi &amp;&amp; <q>"Must refer to either low or high subreg"</q>);</td></tr>
<tr><th id="140">140</th><td><u>#<span data-ppcond="135">endif</span></u></td></tr>
<tr><th id="141">141</th><td></td></tr>
<tr><th id="142">142</th><td>  <b>switch</b> (<a class="local col1 ref" href="#21RC" title='RC' data-ref="21RC" data-ref-filename="21RC">RC</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm19TargetRegisterClass5getIDEv" title='llvm::TargetRegisterClass::getID' data-ref="_ZNK4llvm19TargetRegisterClass5getIDEv" data-ref-filename="_ZNK4llvm19TargetRegisterClass5getIDEv">getID</a>()) {</td></tr>
<tr><th id="143">143</th><td>    <b>case</b> <span class="namespace">Hexagon::</span><a class="enum" href="../../../../build/lib/Target/Hexagon/HexagonGenRegisterInfo.inc.html#llvm::Hexagon::DoubleRegsRegClassID" title='llvm::Hexagon::DoubleRegsRegClassID' data-ref="llvm::Hexagon::DoubleRegsRegClassID" data-ref-filename="llvm..Hexagon..DoubleRegsRegClassID">DoubleRegsRegClassID</a>:</td></tr>
<tr><th id="144">144</th><td>      <b>return</b> <span class="namespace">Hexagon::</span><a class="ref" href="../../../../build/lib/Target/Hexagon/HexagonGenRegisterInfo.inc.html#llvm::Hexagon::IntRegsRegClass" title='llvm::Hexagon::IntRegsRegClass' data-ref="llvm::Hexagon::IntRegsRegClass" data-ref-filename="llvm..Hexagon..IntRegsRegClass">IntRegsRegClass</a>;</td></tr>
<tr><th id="145">145</th><td>    <b>case</b> <span class="namespace">Hexagon::</span><a class="enum" href="../../../../build/lib/Target/Hexagon/HexagonGenRegisterInfo.inc.html#llvm::Hexagon::HvxWRRegClassID" title='llvm::Hexagon::HvxWRRegClassID' data-ref="llvm::Hexagon::HvxWRRegClassID" data-ref-filename="llvm..Hexagon..HvxWRRegClassID">HvxWRRegClassID</a>:</td></tr>
<tr><th id="146">146</th><td>      <b>return</b> <span class="namespace">Hexagon::</span><a class="ref" href="../../../../build/lib/Target/Hexagon/HexagonGenRegisterInfo.inc.html#llvm::Hexagon::HvxVRRegClass" title='llvm::Hexagon::HvxVRRegClass' data-ref="llvm::Hexagon::HvxVRRegClass" data-ref-filename="llvm..Hexagon..HvxVRRegClass">HvxVRRegClass</a>;</td></tr>
<tr><th id="147">147</th><td>    <b>case</b> <span class="namespace">Hexagon::</span><a class="enum" href="../../../../build/lib/Target/Hexagon/HexagonGenRegisterInfo.inc.html#llvm::Hexagon::HvxVQRRegClassID" title='llvm::Hexagon::HvxVQRRegClassID' data-ref="llvm::Hexagon::HvxVQRRegClassID" data-ref-filename="llvm..Hexagon..HvxVQRRegClassID">HvxVQRRegClassID</a>:</td></tr>
<tr><th id="148">148</th><td>      <b>return</b> <span class="namespace">Hexagon::</span><a class="ref" href="../../../../build/lib/Target/Hexagon/HexagonGenRegisterInfo.inc.html#llvm::Hexagon::HvxWRRegClass" title='llvm::Hexagon::HvxWRRegClass' data-ref="llvm::Hexagon::HvxWRRegClass" data-ref-filename="llvm..Hexagon..HvxWRRegClass">HvxWRRegClass</a>;</td></tr>
<tr><th id="149">149</th><td>    <b>default</b>:</td></tr>
<tr><th id="150">150</th><td>      <b>break</b>;</td></tr>
<tr><th id="151">151</th><td>  }</td></tr>
<tr><th id="152">152</th><td><u>#<span data-ppcond="152">ifndef</span> <span class="macro" data-ref="_M/NDEBUG">NDEBUG</span></u></td></tr>
<tr><th id="153">153</th><td>  dbgs() &lt;&lt; <q>"Reg class id: "</q> &lt;&lt; RC.getID() &lt;&lt; <q>" idx: "</q> &lt;&lt; Idx &lt;&lt; <kbd>'\n'</kbd>;</td></tr>
<tr><th id="154">154</th><td><u>#<span data-ppcond="152">endif</span></u></td></tr>
<tr><th id="155">155</th><td>  <a class="macro" href="../../../include/llvm/Support/ErrorHandling.h.html#139" title="__builtin_unreachable()" data-ref="_M/llvm_unreachable">llvm_unreachable</a>(<q>"Unimplemented combination of reg class/subreg idx"</q>);</td></tr>
<tr><th id="156">156</th><td>}</td></tr>
<tr><th id="157">157</th><td></td></tr>
<tr><th id="158">158</th><td><b>namespace</b> {</td></tr>
<tr><th id="159">159</th><td></td></tr>
<tr><th id="160">160</th><td><b>class</b> <dfn class="tu type def" id="(anonymousnamespace)::RegisterRefs" title='(anonymous namespace)::RegisterRefs' data-ref="(anonymousnamespace)::RegisterRefs" data-ref-filename="(anonymousnamespace)..RegisterRefs">RegisterRefs</dfn> {</td></tr>
<tr><th id="161">161</th><td>  <span class="namespace">std::</span><span class='type' title='std::vector' data-ref="std::vector" data-ref-filename="std..vector">vector</span>&lt;<a class="typedef" href="#BT" title='BT' data-type='llvm::BitTracker' data-ref="BT" data-ref-filename="BT">BT</a>::<a class="type" href="BitTracker.h.html#llvm::BitTracker::RegisterRef" title='llvm::BitTracker::RegisterRef' data-ref="llvm::BitTracker::RegisterRef" data-ref-filename="llvm..BitTracker..RegisterRef">RegisterRef</a>&gt; <dfn class="tu decl field" id="(anonymousnamespace)::RegisterRefs::Vector" title='(anonymous namespace)::RegisterRefs::Vector' data-type='std::vector&lt;BT::RegisterRef&gt;' data-ref="(anonymousnamespace)::RegisterRefs::Vector" data-ref-filename="(anonymousnamespace)..RegisterRefs..Vector">Vector</dfn>;</td></tr>
<tr><th id="162">162</th><td></td></tr>
<tr><th id="163">163</th><td><b>public</b>:</td></tr>
<tr><th id="164">164</th><td>  <dfn class="tu decl def fn" id="_ZN12_GLOBAL__N_112RegisterRefsC1ERKN4llvm12MachineInstrE" title='(anonymous namespace)::RegisterRefs::RegisterRefs' data-type='void (anonymous namespace)::RegisterRefs::RegisterRefs(const llvm::MachineInstr &amp; MI)' data-ref="_ZN12_GLOBAL__N_112RegisterRefsC1ERKN4llvm12MachineInstrE" data-ref-filename="_ZN12_GLOBAL__N_112RegisterRefsC1ERKN4llvm12MachineInstrE">RegisterRefs</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col3 decl" id="23MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="23MI" data-ref-filename="23MI">MI</dfn>) : <a class="tu member field" href="#(anonymousnamespace)::RegisterRefs::Vector" title='(anonymous namespace)::RegisterRefs::Vector' data-use='w' data-ref="(anonymousnamespace)::RegisterRefs::Vector" data-ref-filename="(anonymousnamespace)..RegisterRefs..Vector">Vector</a><span class='ref fn' title='std::vector::vector&lt;_Tp, _Alloc&gt;' data-ref="_ZNSt6vectorC1EmRKT0_" data-ref-filename="_ZNSt6vectorC1EmRKT0_">(</span><a class="local col3 ref" href="#23MI" title='MI' data-ref="23MI" data-ref-filename="23MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr14getNumOperandsEv" title='llvm::MachineInstr::getNumOperands' data-ref="_ZNK4llvm12MachineInstr14getNumOperandsEv" data-ref-filename="_ZNK4llvm12MachineInstr14getNumOperandsEv">getNumOperands</a>()) {</td></tr>
<tr><th id="165">165</th><td>    <b>for</b> (<em>unsigned</em> <dfn class="local col4 decl" id="24i" title='i' data-type='unsigned int' data-ref="24i" data-ref-filename="24i">i</dfn> = <var>0</var>, <dfn class="local col5 decl" id="25n" title='n' data-type='unsigned int' data-ref="25n" data-ref-filename="25n">n</dfn> = <a class="tu member field" href="#(anonymousnamespace)::RegisterRefs::Vector" title='(anonymous namespace)::RegisterRefs::Vector' data-use='m' data-ref="(anonymousnamespace)::RegisterRefs::Vector" data-ref-filename="(anonymousnamespace)..RegisterRefs..Vector">Vector</a>.<span class='ref fn' title='std::vector::size' data-ref="_ZNKSt6vector4sizeEv" data-ref-filename="_ZNKSt6vector4sizeEv">size</span>(); <a class="local col4 ref" href="#24i" title='i' data-ref="24i" data-ref-filename="24i">i</a> &lt; <a class="local col5 ref" href="#25n" title='n' data-ref="25n" data-ref-filename="25n">n</a>; ++<a class="local col4 ref" href="#24i" title='i' data-ref="24i" data-ref-filename="24i">i</a>) {</td></tr>
<tr><th id="166">166</th><td>      <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a> &amp;<dfn class="local col6 decl" id="26MO" title='MO' data-type='const llvm::MachineOperand &amp;' data-ref="26MO" data-ref-filename="26MO">MO</dfn> = <a class="local col3 ref" href="#23MI" title='MI' data-ref="23MI" data-ref-filename="23MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col4 ref" href="#24i" title='i' data-ref="24i" data-ref-filename="24i">i</a>);</td></tr>
<tr><th id="167">167</th><td>      <b>if</b> (<a class="local col6 ref" href="#26MO" title='MO' data-ref="26MO" data-ref-filename="26MO">MO</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv" data-ref-filename="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>())</td></tr>
<tr><th id="168">168</th><td>        <a class="tu member field" href="#(anonymousnamespace)::RegisterRefs::Vector" title='(anonymous namespace)::RegisterRefs::Vector' data-use='m' data-ref="(anonymousnamespace)::RegisterRefs::Vector" data-ref-filename="(anonymousnamespace)..RegisterRefs..Vector">Vector</a><span class='ref fn' title='std::vector::operator[]' data-ref="_ZNSt6vectorixEm" data-ref-filename="_ZNSt6vectorixEm">[<a class="local col4 ref" href="#24i" title='i' data-ref="24i" data-ref-filename="24i">i</a>]</span> <a class="ref fn" href="BitTracker.h.html#141" title='llvm::BitTracker::RegisterRef::operator=' data-ref="_ZN4llvm10BitTracker11RegisterRefaSEOS1_" data-ref-filename="_ZN4llvm10BitTracker11RegisterRefaSEOS1_">=</a> <a class="typedef" href="#BT" title='BT' data-type='llvm::BitTracker' data-ref="BT" data-ref-filename="BT">BT</a>::<a class="type" href="BitTracker.h.html#llvm::BitTracker::RegisterRef" title='llvm::BitTracker::RegisterRef' data-ref="llvm::BitTracker::RegisterRef" data-ref-filename="llvm..BitTracker..RegisterRef">RegisterRef</a><a class="ref fn" href="BitTracker.h.html#_ZN4llvm10BitTracker11RegisterRefC1ERKNS_14MachineOperandE" title='llvm::BitTracker::RegisterRef::RegisterRef' data-ref="_ZN4llvm10BitTracker11RegisterRefC1ERKNS_14MachineOperandE" data-ref-filename="_ZN4llvm10BitTracker11RegisterRefC1ERKNS_14MachineOperandE">(</a><a class="local col6 ref" href="#26MO" title='MO' data-ref="26MO" data-ref-filename="26MO">MO</a>);</td></tr>
<tr><th id="169">169</th><td>      <i>// For indices that don't correspond to registers, the entry will</i></td></tr>
<tr><th id="170">170</th><td><i>      // remain constructed via the default constructor.</i></td></tr>
<tr><th id="171">171</th><td>    }</td></tr>
<tr><th id="172">172</th><td>  }</td></tr>
<tr><th id="173">173</th><td></td></tr>
<tr><th id="174">174</th><td>  <span class='typedef' title='size_t' data-type='unsigned long' data-ref="size_t" data-ref-filename="size_t">size_t</span> <dfn class="tu decl def fn" id="_ZNK12_GLOBAL__N_112RegisterRefs4sizeEv" title='(anonymous namespace)::RegisterRefs::size' data-type='size_t (anonymous namespace)::RegisterRefs::size() const' data-ref="_ZNK12_GLOBAL__N_112RegisterRefs4sizeEv" data-ref-filename="_ZNK12_GLOBAL__N_112RegisterRefs4sizeEv">size</dfn>() <em>const</em> { <b>return</b> <a class="tu member field" href="#(anonymousnamespace)::RegisterRefs::Vector" title='(anonymous namespace)::RegisterRefs::Vector' data-use='m' data-ref="(anonymousnamespace)::RegisterRefs::Vector" data-ref-filename="(anonymousnamespace)..RegisterRefs..Vector">Vector</a>.<span class='ref fn' title='std::vector::size' data-ref="_ZNKSt6vector4sizeEv" data-ref-filename="_ZNKSt6vector4sizeEv">size</span>(); }</td></tr>
<tr><th id="175">175</th><td></td></tr>
<tr><th id="176">176</th><td>  <em>const</em> <a class="typedef" href="#BT" title='BT' data-type='llvm::BitTracker' data-ref="BT" data-ref-filename="BT">BT</a>::<a class="type" href="BitTracker.h.html#llvm::BitTracker::RegisterRef" title='llvm::BitTracker::RegisterRef' data-ref="llvm::BitTracker::RegisterRef" data-ref-filename="llvm..BitTracker..RegisterRef">RegisterRef</a> &amp;<dfn class="tu decl def fn" id="_ZNK12_GLOBAL__N_112RegisterRefsixEj" title='(anonymous namespace)::RegisterRefs::operator[]' data-type='const BT::RegisterRef &amp; (anonymous namespace)::RegisterRefs::operator[](unsigned int n) const' data-ref="_ZNK12_GLOBAL__N_112RegisterRefsixEj" data-ref-filename="_ZNK12_GLOBAL__N_112RegisterRefsixEj"><b>operator</b>[]</dfn>(<em>unsigned</em> <dfn class="local col7 decl" id="27n" title='n' data-type='unsigned int' data-ref="27n" data-ref-filename="27n">n</dfn>) <em>const</em> {</td></tr>
<tr><th id="177">177</th><td>    <i>// The main purpose of this operator is to assert with bad argument.</i></td></tr>
<tr><th id="178">178</th><td>    <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(n &lt; Vector.size());</td></tr>
<tr><th id="179">179</th><td>    <b>return</b> <a class="tu member field" href="#(anonymousnamespace)::RegisterRefs::Vector" title='(anonymous namespace)::RegisterRefs::Vector' data-use='m' data-ref="(anonymousnamespace)::RegisterRefs::Vector" data-ref-filename="(anonymousnamespace)..RegisterRefs..Vector">Vector</a><span class='ref fn' title='std::vector::operator[]' data-ref="_ZNKSt6vectorixEm" data-ref-filename="_ZNKSt6vectorixEm">[<a class="local col7 ref" href="#27n" title='n' data-ref="27n" data-ref-filename="27n">n</a>]</span>;</td></tr>
<tr><th id="180">180</th><td>  }</td></tr>
<tr><th id="181">181</th><td>};</td></tr>
<tr><th id="182">182</th><td></td></tr>
<tr><th id="183">183</th><td>} <i>// end anonymous namespace</i></td></tr>
<tr><th id="184">184</th><td></td></tr>
<tr><th id="185">185</th><td><em>bool</em> <a class="type" href="HexagonBitTracker.h.html#llvm::HexagonEvaluator" title='llvm::HexagonEvaluator' data-ref="llvm::HexagonEvaluator" data-ref-filename="llvm..HexagonEvaluator">HexagonEvaluator</a>::<dfn class="virtual decl def fn" id="_ZNK4llvm16HexagonEvaluator8evaluateERKNS_12MachineInstrERKSt3mapIjNS_10BitTracker12RegisterCellESt4lessIjESaISt4pairIKjS6_EEERSD_" title='llvm::HexagonEvaluator::evaluate' data-ref="_ZNK4llvm16HexagonEvaluator8evaluateERKNS_12MachineInstrERKSt3mapIjNS_10BitTracker12RegisterCellESt4lessIjESaISt4pairIKjS6_EEERSD_" data-ref-filename="_ZNK4llvm16HexagonEvaluator8evaluateERKNS_12MachineInstrERKSt3mapIjNS_10BitTracker12RegisterCellESt4lessIjESaISt4pairIKjS6_EEERSD_">evaluate</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col8 decl" id="28MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="28MI" data-ref-filename="28MI">MI</dfn>,</td></tr>
<tr><th id="186">186</th><td>                                <em>const</em> <a class="typedef" href="HexagonBitTracker.h.html#llvm::HexagonEvaluator::CellMapType" title='llvm::HexagonEvaluator::CellMapType' data-type='BitTracker::CellMapType' data-ref="llvm::HexagonEvaluator::CellMapType" data-ref-filename="llvm..HexagonEvaluator..CellMapType">CellMapType</a> &amp;<dfn class="local col9 decl" id="29Inputs" title='Inputs' data-type='const llvm::HexagonEvaluator::CellMapType &amp;' data-ref="29Inputs" data-ref-filename="29Inputs">Inputs</dfn>,</td></tr>
<tr><th id="187">187</th><td>                                <a class="typedef" href="HexagonBitTracker.h.html#llvm::HexagonEvaluator::CellMapType" title='llvm::HexagonEvaluator::CellMapType' data-type='BitTracker::CellMapType' data-ref="llvm::HexagonEvaluator::CellMapType" data-ref-filename="llvm..HexagonEvaluator..CellMapType">CellMapType</a> &amp;<dfn class="local col0 decl" id="30Outputs" title='Outputs' data-type='llvm::HexagonEvaluator::CellMapType &amp;' data-ref="30Outputs" data-ref-filename="30Outputs">Outputs</dfn>) <em>const</em> {</td></tr>
<tr><th id="188">188</th><td>  <b>using</b> <b>namespace</b> <span class="namespace">Hexagon</span>;</td></tr>
<tr><th id="189">189</th><td></td></tr>
<tr><th id="190">190</th><td>  <em>unsigned</em> <dfn class="local col1 decl" id="31NumDefs" title='NumDefs' data-type='unsigned int' data-ref="31NumDefs" data-ref-filename="31NumDefs">NumDefs</dfn> = <var>0</var>;</td></tr>
<tr><th id="191">191</th><td></td></tr>
<tr><th id="192">192</th><td>  <i>// Sanity verification: there should not be any defs with subregisters.</i></td></tr>
<tr><th id="193">193</th><td>  <b>for</b> (<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a> &amp;<dfn class="local col2 decl" id="32MO" title='MO' data-type='const llvm::MachineOperand &amp;' data-ref="32MO" data-ref-filename="32MO">MO</dfn> : <a class="local col8 ref" href="#28MI" title='MI' data-ref="28MI" data-ref-filename="28MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr8operandsEv" title='llvm::MachineInstr::operands' data-ref="_ZNK4llvm12MachineInstr8operandsEv" data-ref-filename="_ZNK4llvm12MachineInstr8operandsEv">operands</a>()) {</td></tr>
<tr><th id="194">194</th><td>    <b>if</b> (!<a class="local col2 ref" href="#32MO" title='MO' data-ref="32MO" data-ref-filename="32MO">MO</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv" data-ref-filename="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>() || !<a class="local col2 ref" href="#32MO" title='MO' data-ref="32MO" data-ref-filename="32MO">MO</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isDefEv" title='llvm::MachineOperand::isDef' data-ref="_ZNK4llvm14MachineOperand5isDefEv" data-ref-filename="_ZNK4llvm14MachineOperand5isDefEv">isDef</a>())</td></tr>
<tr><th id="195">195</th><td>      <b>continue</b>;</td></tr>
<tr><th id="196">196</th><td>    <a class="local col1 ref" href="#31NumDefs" title='NumDefs' data-ref="31NumDefs" data-ref-filename="31NumDefs">NumDefs</a>++;</td></tr>
<tr><th id="197">197</th><td>    <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(MO.getSubReg() == <var>0</var>);</td></tr>
<tr><th id="198">198</th><td>  }</td></tr>
<tr><th id="199">199</th><td></td></tr>
<tr><th id="200">200</th><td>  <b>if</b> (<a class="local col1 ref" href="#31NumDefs" title='NumDefs' data-ref="31NumDefs" data-ref-filename="31NumDefs">NumDefs</a> == <var>0</var>)</td></tr>
<tr><th id="201">201</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="202">202</th><td></td></tr>
<tr><th id="203">203</th><td>  <em>unsigned</em> <dfn class="local col3 decl" id="33Opc" title='Opc' data-type='unsigned int' data-ref="33Opc" data-ref-filename="33Opc">Opc</dfn> = <a class="local col8 ref" href="#28MI" title='MI' data-ref="28MI" data-ref-filename="28MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>();</td></tr>
<tr><th id="204">204</th><td></td></tr>
<tr><th id="205">205</th><td>  <b>if</b> (<a class="local col8 ref" href="#28MI" title='MI' data-ref="28MI" data-ref-filename="28MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr7mayLoadENS0_9QueryTypeE" title='llvm::MachineInstr::mayLoad' data-ref="_ZNK4llvm12MachineInstr7mayLoadENS0_9QueryTypeE" data-ref-filename="_ZNK4llvm12MachineInstr7mayLoadENS0_9QueryTypeE">mayLoad</a>()) {</td></tr>
<tr><th id="206">206</th><td>    <b>switch</b> (<a class="local col3 ref" href="#33Opc" title='Opc' data-ref="33Opc" data-ref-filename="33Opc">Opc</a>) {</td></tr>
<tr><th id="207">207</th><td>      <i>// These instructions may be marked as mayLoad, but they are generating</i></td></tr>
<tr><th id="208">208</th><td><i>      // immediate values, so skip them.</i></td></tr>
<tr><th id="209">209</th><td>      <b>case</b> <a class="enum" href="../../../../build/lib/Target/Hexagon/HexagonGenInstrInfo.inc.html#llvm::Hexagon::CONST32" title='llvm::Hexagon::CONST32' data-ref="llvm::Hexagon::CONST32" data-ref-filename="llvm..Hexagon..CONST32">CONST32</a>:</td></tr>
<tr><th id="210">210</th><td>      <b>case</b> <a class="enum" href="../../../../build/lib/Target/Hexagon/HexagonGenInstrInfo.inc.html#llvm::Hexagon::CONST64" title='llvm::Hexagon::CONST64' data-ref="llvm::Hexagon::CONST64" data-ref-filename="llvm..Hexagon..CONST64">CONST64</a>:</td></tr>
<tr><th id="211">211</th><td>        <b>break</b>;</td></tr>
<tr><th id="212">212</th><td>      <b>default</b>:</td></tr>
<tr><th id="213">213</th><td>        <b>return</b> <a class="member fn" href="#_ZNK4llvm16HexagonEvaluator12evaluateLoadERKNS_12MachineInstrERKSt3mapIjNS_10BitTracker12RegisterCellESt4lessIjESaISt4pairIKjS6_EEERSD_" title='llvm::HexagonEvaluator::evaluateLoad' data-ref="_ZNK4llvm16HexagonEvaluator12evaluateLoadERKNS_12MachineInstrERKSt3mapIjNS_10BitTracker12RegisterCellESt4lessIjESaISt4pairIKjS6_EEERSD_" data-ref-filename="_ZNK4llvm16HexagonEvaluator12evaluateLoadERKNS_12MachineInstrERKSt3mapIjNS_10BitTracker12RegisterCellESt4lessIjESaISt4pairIKjS6_EEERSD_">evaluateLoad</a>(<a class="local col8 ref" href="#28MI" title='MI' data-ref="28MI" data-ref-filename="28MI">MI</a>, <a class="local col9 ref" href="#29Inputs" title='Inputs' data-ref="29Inputs" data-ref-filename="29Inputs">Inputs</a>, <span class='refarg'><a class="local col0 ref" href="#30Outputs" title='Outputs' data-ref="30Outputs" data-ref-filename="30Outputs">Outputs</a></span>);</td></tr>
<tr><th id="214">214</th><td>    }</td></tr>
<tr><th id="215">215</th><td>  }</td></tr>
<tr><th id="216">216</th><td></td></tr>
<tr><th id="217">217</th><td>  <i>// Check COPY instructions that copy formal parameters into virtual</i></td></tr>
<tr><th id="218">218</th><td><i>  // registers. Such parameters can be sign- or zero-extended at the</i></td></tr>
<tr><th id="219">219</th><td><i>  // call site, and we should take advantage of this knowledge. The MRI</i></td></tr>
<tr><th id="220">220</th><td><i>  // keeps a list of pairs of live-in physical and virtual registers,</i></td></tr>
<tr><th id="221">221</th><td><i>  // which provides information about which virtual registers will hold</i></td></tr>
<tr><th id="222">222</th><td><i>  // the argument values. The function will still contain instructions</i></td></tr>
<tr><th id="223">223</th><td><i>  // defining those virtual registers, and in practice those are COPY</i></td></tr>
<tr><th id="224">224</th><td><i>  // instructions from a physical to a virtual register. In such cases,</i></td></tr>
<tr><th id="225">225</th><td><i>  // applying the argument extension to the virtual register can be seen</i></td></tr>
<tr><th id="226">226</th><td><i>  // as simply mirroring the extension that had already been applied to</i></td></tr>
<tr><th id="227">227</th><td><i>  // the physical register at the call site. If the defining instruction</i></td></tr>
<tr><th id="228">228</th><td><i>  // was not a COPY, it would not be clear how to mirror that extension</i></td></tr>
<tr><th id="229">229</th><td><i>  // on the callee's side. For that reason, only check COPY instructions</i></td></tr>
<tr><th id="230">230</th><td><i>  // for potential extensions.</i></td></tr>
<tr><th id="231">231</th><td>  <b>if</b> (<a class="local col8 ref" href="#28MI" title='MI' data-ref="28MI" data-ref-filename="28MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr6isCopyEv" title='llvm::MachineInstr::isCopy' data-ref="_ZNK4llvm12MachineInstr6isCopyEv" data-ref-filename="_ZNK4llvm12MachineInstr6isCopyEv">isCopy</a>()) {</td></tr>
<tr><th id="232">232</th><td>    <b>if</b> (<a class="member fn" href="#_ZNK4llvm16HexagonEvaluator18evaluateFormalCopyERKNS_12MachineInstrERKSt3mapIjNS_10BitTracker12RegisterCellESt4lessIjESaISt4pairIKjS6_EEERSD_" title='llvm::HexagonEvaluator::evaluateFormalCopy' data-ref="_ZNK4llvm16HexagonEvaluator18evaluateFormalCopyERKNS_12MachineInstrERKSt3mapIjNS_10BitTracker12RegisterCellESt4lessIjESaISt4pairIKjS6_EEERSD_" data-ref-filename="_ZNK4llvm16HexagonEvaluator18evaluateFormalCopyERKNS_12MachineInstrERKSt3mapIjNS_10BitTracker12RegisterCellESt4lessIjESaISt4pairIKjS6_EEERSD_">evaluateFormalCopy</a>(<a class="local col8 ref" href="#28MI" title='MI' data-ref="28MI" data-ref-filename="28MI">MI</a>, <a class="local col9 ref" href="#29Inputs" title='Inputs' data-ref="29Inputs" data-ref-filename="29Inputs">Inputs</a>, <span class='refarg'><a class="local col0 ref" href="#30Outputs" title='Outputs' data-ref="30Outputs" data-ref-filename="30Outputs">Outputs</a></span>))</td></tr>
<tr><th id="233">233</th><td>      <b>return</b> <b>true</b>;</td></tr>
<tr><th id="234">234</th><td>  }</td></tr>
<tr><th id="235">235</th><td></td></tr>
<tr><th id="236">236</th><td>  <i>// Beyond this point, if any operand is a global, skip that instruction.</i></td></tr>
<tr><th id="237">237</th><td><i>  // The reason is that certain instructions that can take an immediate</i></td></tr>
<tr><th id="238">238</th><td><i>  // operand can also have a global symbol in that operand. To avoid</i></td></tr>
<tr><th id="239">239</th><td><i>  // checking what kind of operand a given instruction has individually</i></td></tr>
<tr><th id="240">240</th><td><i>  // for each instruction, do it here. Global symbols as operands gene-</i></td></tr>
<tr><th id="241">241</th><td><i>  // rally do not provide any useful information.</i></td></tr>
<tr><th id="242">242</th><td>  <b>for</b> (<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a> &amp;<dfn class="local col4 decl" id="34MO" title='MO' data-type='const llvm::MachineOperand &amp;' data-ref="34MO" data-ref-filename="34MO">MO</dfn> : <a class="local col8 ref" href="#28MI" title='MI' data-ref="28MI" data-ref-filename="28MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr8operandsEv" title='llvm::MachineInstr::operands' data-ref="_ZNK4llvm12MachineInstr8operandsEv" data-ref-filename="_ZNK4llvm12MachineInstr8operandsEv">operands</a>()) {</td></tr>
<tr><th id="243">243</th><td>    <b>if</b> (<a class="local col4 ref" href="#34MO" title='MO' data-ref="34MO" data-ref-filename="34MO">MO</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand8isGlobalEv" title='llvm::MachineOperand::isGlobal' data-ref="_ZNK4llvm14MachineOperand8isGlobalEv" data-ref-filename="_ZNK4llvm14MachineOperand8isGlobalEv">isGlobal</a>() || <a class="local col4 ref" href="#34MO" title='MO' data-ref="34MO" data-ref-filename="34MO">MO</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand14isBlockAddressEv" title='llvm::MachineOperand::isBlockAddress' data-ref="_ZNK4llvm14MachineOperand14isBlockAddressEv" data-ref-filename="_ZNK4llvm14MachineOperand14isBlockAddressEv">isBlockAddress</a>() || <a class="local col4 ref" href="#34MO" title='MO' data-ref="34MO" data-ref-filename="34MO">MO</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand8isSymbolEv" title='llvm::MachineOperand::isSymbol' data-ref="_ZNK4llvm14MachineOperand8isSymbolEv" data-ref-filename="_ZNK4llvm14MachineOperand8isSymbolEv">isSymbol</a>() || <a class="local col4 ref" href="#34MO" title='MO' data-ref="34MO" data-ref-filename="34MO">MO</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isJTIEv" title='llvm::MachineOperand::isJTI' data-ref="_ZNK4llvm14MachineOperand5isJTIEv" data-ref-filename="_ZNK4llvm14MachineOperand5isJTIEv">isJTI</a>() ||</td></tr>
<tr><th id="244">244</th><td>        <a class="local col4 ref" href="#34MO" title='MO' data-ref="34MO" data-ref-filename="34MO">MO</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isCPIEv" title='llvm::MachineOperand::isCPI' data-ref="_ZNK4llvm14MachineOperand5isCPIEv" data-ref-filename="_ZNK4llvm14MachineOperand5isCPIEv">isCPI</a>())</td></tr>
<tr><th id="245">245</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="246">246</th><td>  }</td></tr>
<tr><th id="247">247</th><td></td></tr>
<tr><th id="248">248</th><td>  <a class="tu type" href="#(anonymousnamespace)::RegisterRefs" title='(anonymous namespace)::RegisterRefs' data-ref="(anonymousnamespace)::RegisterRefs" data-ref-filename="(anonymousnamespace)..RegisterRefs">RegisterRefs</a> <dfn class="local col5 decl" id="35Reg" title='Reg' data-type='(anonymous namespace)::RegisterRefs' data-ref="35Reg" data-ref-filename="35Reg">Reg</dfn><a class="tu ref fn" href="#_ZN12_GLOBAL__N_112RegisterRefsC1ERKN4llvm12MachineInstrE" title='(anonymous namespace)::RegisterRefs::RegisterRefs' data-use='c' data-ref="_ZN12_GLOBAL__N_112RegisterRefsC1ERKN4llvm12MachineInstrE" data-ref-filename="_ZN12_GLOBAL__N_112RegisterRefsC1ERKN4llvm12MachineInstrE">(</a><a class="local col8 ref" href="#28MI" title='MI' data-ref="28MI" data-ref-filename="28MI">MI</a>);</td></tr>
<tr><th id="249">249</th><td><u>#define <dfn class="macro" id="_M/op" data-ref="_M/op">op</dfn>(i) <a class="local col8 ref" href="#28MI" title='MI' data-ref="28MI" data-ref-filename="28MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(i)</u></td></tr>
<tr><th id="250">250</th><td><u>#define <dfn class="macro" id="_M/rc" data-ref="_M/rc">rc</dfn>(i) <a class="ref fn fake" href="BitTracker.h.html#155" title='llvm::BitTracker::BitValue::BitValue' data-ref="_ZN4llvm10BitTracker8BitValueC1ERKS1_" data-ref-filename="_ZN4llvm10BitTracker8BitValueC1ERKS1_"></a><a class="ref fn fake" href="BitTracker.h.html#155" title='llvm::BitTracker::BitValue::BitValue' data-ref="_ZN4llvm10BitTracker8BitValueC1ERKS1_" data-ref-filename="_ZN4llvm10BitTracker8BitValueC1ERKS1_"></a><a class="ref fn fake" href="BitTracker.h.html#300" title='llvm::BitTracker::RegisterCell::RegisterCell' data-ref="_ZN4llvm10BitTracker12RegisterCellC1ERKS1_" data-ref-filename="_ZN4llvm10BitTracker12RegisterCellC1ERKS1_"></a><a class="typedef" href="HexagonBitTracker.h.html#llvm::HexagonEvaluator::RegisterCell" title='llvm::HexagonEvaluator::RegisterCell' data-type='BitTracker::RegisterCell' data-ref="llvm::HexagonEvaluator::RegisterCell" data-ref-filename="llvm..HexagonEvaluator..RegisterCell">RegisterCell</a>::<a class="ref fn" href="BitTracker.h.html#_ZN4llvm10BitTracker12RegisterCell3refERKS1_" title='llvm::BitTracker::RegisterCell::ref' data-ref="_ZN4llvm10BitTracker12RegisterCell3refERKS1_" data-ref-filename="_ZN4llvm10BitTracker12RegisterCell3refERKS1_">ref</a>(<a class="member fn" href="BitTracker.h.html#_ZNK4llvm10BitTracker16MachineEvaluator7getCellERKNS0_11RegisterRefERKSt3mapIjNS0_12RegisterCellESt4lessIjESaISt4pairIKjS6_EEE" title='llvm::BitTracker::MachineEvaluator::getCell' data-ref="_ZNK4llvm10BitTracker16MachineEvaluator7getCellERKNS0_11RegisterRefERKSt3mapIjNS0_12RegisterCellESt4lessIjESaISt4pairIKjS6_EEE" data-ref-filename="_ZNK4llvm10BitTracker16MachineEvaluator7getCellERKNS0_11RegisterRefERKSt3mapIjNS0_12RegisterCellESt4lessIjESaISt4pairIKjS6_EEE">getCell</a>(<a class="local col5 ref" href="#35Reg" title='Reg' data-ref="35Reg" data-ref-filename="35Reg">Reg</a>[i], <a class="local col9 ref" href="#29Inputs" title='Inputs' data-ref="29Inputs" data-ref-filename="29Inputs">Inputs</a>))</u></td></tr>
<tr><th id="251">251</th><td><u>#define <dfn class="macro" id="_M/im" data-ref="_M/im">im</dfn>(i) <a class="local col8 ref" href="#28MI" title='MI' data-ref="28MI" data-ref-filename="28MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(i).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv" data-ref-filename="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>()</u></td></tr>
<tr><th id="252">252</th><td></td></tr>
<tr><th id="253">253</th><td>  <i>// If the instruction has no register operands, skip it.</i></td></tr>
<tr><th id="254">254</th><td>  <b>if</b> (<a class="local col5 ref" href="#35Reg" title='Reg' data-ref="35Reg" data-ref-filename="35Reg">Reg</a>.<a class="tu ref fn" href="#_ZNK12_GLOBAL__N_112RegisterRefs4sizeEv" title='(anonymous namespace)::RegisterRefs::size' data-use='c' data-ref="_ZNK12_GLOBAL__N_112RegisterRefs4sizeEv" data-ref-filename="_ZNK12_GLOBAL__N_112RegisterRefs4sizeEv">size</a>() == <var>0</var>)</td></tr>
<tr><th id="255">255</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="256">256</th><td></td></tr>
<tr><th id="257">257</th><td>  <i>// Record result for register in operand 0.</i></td></tr>
<tr><th id="258">258</th><td>  <em>auto</em> <dfn class="local col6 decl" id="36rr0" title='rr0' data-type='(lambda at /fast/tmp/llvm-proj-12/llvm/lib/Target/Hexagon/HexagonBitTracker.cpp:258:14)' data-ref="36rr0" data-ref-filename="36rr0">rr0</dfn> = [<b>this</b>,<a class="tu ref fn" href="#160" title='(anonymous namespace)::RegisterRefs::RegisterRefs' data-use='c' data-ref="_ZN12_GLOBAL__N_112RegisterRefsC1ERKS0_" data-ref-filename="_ZN12_GLOBAL__N_112RegisterRefsC1ERKS0_"><a class="local col5 ref" href="#35Reg" title='Reg' data-ref="35Reg" data-ref-filename="35Reg">Reg</a></a>] (<em>const</em> <a class="typedef" href="#BT" title='BT' data-type='llvm::BitTracker' data-ref="BT" data-ref-filename="BT">BT</a>::<a class="type" href="BitTracker.h.html#llvm::BitTracker::RegisterCell" title='llvm::BitTracker::RegisterCell' data-ref="llvm::BitTracker::RegisterCell" data-ref-filename="llvm..BitTracker..RegisterCell">RegisterCell</a> &amp;<dfn class="local col7 decl" id="37Val" title='Val' data-type='const BT::RegisterCell &amp;' data-ref="37Val" data-ref-filename="37Val">Val</dfn>, <a class="typedef" href="HexagonBitTracker.h.html#llvm::HexagonEvaluator::CellMapType" title='llvm::HexagonEvaluator::CellMapType' data-type='BitTracker::CellMapType' data-ref="llvm::HexagonEvaluator::CellMapType" data-ref-filename="llvm..HexagonEvaluator..CellMapType">CellMapType</a> &amp;<dfn class="local col8 decl" id="38Outputs" title='Outputs' data-type='llvm::HexagonEvaluator::CellMapType &amp;' data-ref="38Outputs" data-ref-filename="38Outputs">Outputs</dfn>)</td></tr>
<tr><th id="259">259</th><td>        -&gt; <em>bool</em> {</td></tr>
<tr><th id="260">260</th><td>    <a class="member fn" href="BitTracker.h.html#_ZNK4llvm10BitTracker16MachineEvaluator7putCellERKNS0_11RegisterRefENS0_12RegisterCellERSt3mapIjS5_St4lessIjESaISt4pairIKjS5_EEE" title='llvm::BitTracker::MachineEvaluator::putCell' data-ref="_ZNK4llvm10BitTracker16MachineEvaluator7putCellERKNS0_11RegisterRefENS0_12RegisterCellERSt3mapIjS5_St4lessIjESaISt4pairIKjS5_EEE" data-ref-filename="_ZNK4llvm10BitTracker16MachineEvaluator7putCellERKNS0_11RegisterRefENS0_12RegisterCellERSt3mapIjS5_St4lessIjESaISt4pairIKjS5_EEE">putCell</a>(<a class="local col5 ref" href="#35Reg" title='Reg' data-ref="35Reg" data-ref-filename="35Reg">Reg</a><a class="tu ref fn" href="#_ZNK12_GLOBAL__N_112RegisterRefsixEj" title='(anonymous namespace)::RegisterRefs::operator[]' data-use='c' data-ref="_ZNK12_GLOBAL__N_112RegisterRefsixEj" data-ref-filename="_ZNK12_GLOBAL__N_112RegisterRefsixEj">[<var>0</var>]</a>, <a class="ref fn fake" href="BitTracker.h.html#300" title='llvm::BitTracker::RegisterCell::RegisterCell' data-ref="_ZN4llvm10BitTracker12RegisterCellC1ERKS1_" data-ref-filename="_ZN4llvm10BitTracker12RegisterCellC1ERKS1_"></a><a class="local col7 ref" href="#37Val" title='Val' data-ref="37Val" data-ref-filename="37Val">Val</a>, <span class='refarg'><a class="local col8 ref" href="#38Outputs" title='Outputs' data-ref="38Outputs" data-ref-filename="38Outputs">Outputs</a></span>);</td></tr>
<tr><th id="261">261</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="262">262</th><td>  };</td></tr>
<tr><th id="263">263</th><td>  <i>// Get the cell corresponding to the N-th operand.</i></td></tr>
<tr><th id="264">264</th><td>  <em>auto</em> <dfn class="local col9 decl" id="39cop" title='cop' data-type='(lambda at /fast/tmp/llvm-proj-12/llvm/lib/Target/Hexagon/HexagonBitTracker.cpp:264:14)' data-ref="39cop" data-ref-filename="39cop">cop</dfn> = [<b>this</b>, &amp;<a class="local col5 ref" href="#35Reg" title='Reg' data-ref="35Reg" data-ref-filename="35Reg">Reg</a>, &amp;<a class="local col8 ref" href="#28MI" title='MI' data-ref="28MI" data-ref-filename="28MI">MI</a>, &amp;<a class="local col9 ref" href="#29Inputs" title='Inputs' data-ref="29Inputs" data-ref-filename="29Inputs">Inputs</a>](<em>unsigned</em> <dfn class="local col0 decl" id="40N" title='N' data-type='unsigned int' data-ref="40N" data-ref-filename="40N">N</dfn>,</td></tr>
<tr><th id="265">265</th><td>                                        <a class="typedef" href="../../../../../include/bits/stdint-uintn.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t" data-ref-filename="uint16_t">uint16_t</a> <dfn class="local col1 decl" id="41W" title='W' data-type='uint16_t' data-ref="41W" data-ref-filename="41W">W</dfn>) -&gt; <a class="typedef" href="#BT" title='BT' data-type='llvm::BitTracker' data-ref="BT" data-ref-filename="BT">BT</a>::<a class="type" href="BitTracker.h.html#llvm::BitTracker::RegisterCell" title='llvm::BitTracker::RegisterCell' data-ref="llvm::BitTracker::RegisterCell" data-ref-filename="llvm..BitTracker..RegisterCell">RegisterCell</a> {</td></tr>
<tr><th id="266">266</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a> &amp;<dfn class="local col2 decl" id="42Op" title='Op' data-type='const llvm::MachineOperand &amp;' data-ref="42Op" data-ref-filename="42Op">Op</dfn> = <a class="local col8 ref" href="#28MI" title='MI' data-ref="28MI" data-ref-filename="28MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col0 ref" href="#40N" title='N' data-ref="40N" data-ref-filename="40N">N</a>);</td></tr>
<tr><th id="267">267</th><td>    <b>if</b> (<a class="local col2 ref" href="#42Op" title='Op' data-ref="42Op" data-ref-filename="42Op">Op</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isImmEv" title='llvm::MachineOperand::isImm' data-ref="_ZNK4llvm14MachineOperand5isImmEv" data-ref-filename="_ZNK4llvm14MachineOperand5isImmEv">isImm</a>())</td></tr>
<tr><th id="268">268</th><td>      <b>return</b> <a class="member fn" href="BitTracker.h.html#_ZNK4llvm10BitTracker16MachineEvaluator4eIMMElt" title='llvm::BitTracker::MachineEvaluator::eIMM' data-ref="_ZNK4llvm10BitTracker16MachineEvaluator4eIMMElt" data-ref-filename="_ZNK4llvm10BitTracker16MachineEvaluator4eIMMElt">eIMM</a>(<a class="local col2 ref" href="#42Op" title='Op' data-ref="42Op" data-ref-filename="42Op">Op</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv" data-ref-filename="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>(), <a class="local col1 ref" href="#41W" title='W' data-ref="41W" data-ref-filename="41W">W</a>);</td></tr>
<tr><th id="269">269</th><td>    <b>if</b> (!<a class="local col2 ref" href="#42Op" title='Op' data-ref="42Op" data-ref-filename="42Op">Op</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv" data-ref-filename="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>())</td></tr>
<tr><th id="270">270</th><td>      <b>return</b> <a class="typedef" href="HexagonBitTracker.h.html#llvm::HexagonEvaluator::RegisterCell" title='llvm::HexagonEvaluator::RegisterCell' data-type='BitTracker::RegisterCell' data-ref="llvm::HexagonEvaluator::RegisterCell" data-ref-filename="llvm..HexagonEvaluator..RegisterCell">RegisterCell</a>::<a class="ref fn" href="BitTracker.h.html#_ZN4llvm10BitTracker12RegisterCell4selfEjt" title='llvm::BitTracker::RegisterCell::self' data-ref="_ZN4llvm10BitTracker12RegisterCell4selfEjt" data-ref-filename="_ZN4llvm10BitTracker12RegisterCell4selfEjt">self</a>(<var>0</var>, <a class="local col1 ref" href="#41W" title='W' data-ref="41W" data-ref-filename="41W">W</a>);</td></tr>
<tr><th id="271">271</th><td>    <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(getRegBitWidth(Reg[N]) == W &amp;&amp; <q>"Register width mismatch"</q>);</td></tr>
<tr><th id="272">272</th><td>    <b>return</b> <a class="macro" href="#250" title="RegisterCell::ref(getCell(Reg[N], Inputs))" data-ref="_M/rc">rc</a>(<a class="local col0 ref" href="#40N" title='N' data-ref="40N" data-ref-filename="40N">N</a>);</td></tr>
<tr><th id="273">273</th><td>  };</td></tr>
<tr><th id="274">274</th><td>  <i>// Extract RW low bits of the cell.</i></td></tr>
<tr><th id="275">275</th><td>  <em>auto</em> <dfn class="local col3 decl" id="43lo" title='lo' data-type='(lambda at /fast/tmp/llvm-proj-12/llvm/lib/Target/Hexagon/HexagonBitTracker.cpp:275:13)' data-ref="43lo" data-ref-filename="43lo">lo</dfn> = [<b>this</b>] (<em>const</em> <a class="typedef" href="#BT" title='BT' data-type='llvm::BitTracker' data-ref="BT" data-ref-filename="BT">BT</a>::<a class="type" href="BitTracker.h.html#llvm::BitTracker::RegisterCell" title='llvm::BitTracker::RegisterCell' data-ref="llvm::BitTracker::RegisterCell" data-ref-filename="llvm..BitTracker..RegisterCell">RegisterCell</a> &amp;<dfn class="local col4 decl" id="44RC" title='RC' data-type='const BT::RegisterCell &amp;' data-ref="44RC" data-ref-filename="44RC">RC</dfn>, <a class="typedef" href="../../../../../include/bits/stdint-uintn.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t" data-ref-filename="uint16_t">uint16_t</a> <dfn class="local col5 decl" id="45RW" title='RW' data-type='uint16_t' data-ref="45RW" data-ref-filename="45RW">RW</dfn>)</td></tr>
<tr><th id="276">276</th><td>        -&gt; <a class="typedef" href="#BT" title='BT' data-type='llvm::BitTracker' data-ref="BT" data-ref-filename="BT">BT</a>::<a class="type" href="BitTracker.h.html#llvm::BitTracker::RegisterCell" title='llvm::BitTracker::RegisterCell' data-ref="llvm::BitTracker::RegisterCell" data-ref-filename="llvm..BitTracker..RegisterCell">RegisterCell</a> {</td></tr>
<tr><th id="277">277</th><td>    <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(RW &lt;= RC.width());</td></tr>
<tr><th id="278">278</th><td>    <b>return</b> <a class="member fn" href="BitTracker.h.html#_ZNK4llvm10BitTracker16MachineEvaluator4eXTRERKNS0_12RegisterCellEtt" title='llvm::BitTracker::MachineEvaluator::eXTR' data-ref="_ZNK4llvm10BitTracker16MachineEvaluator4eXTRERKNS0_12RegisterCellEtt" data-ref-filename="_ZNK4llvm10BitTracker16MachineEvaluator4eXTRERKNS0_12RegisterCellEtt">eXTR</a>(<a class="local col4 ref" href="#44RC" title='RC' data-ref="44RC" data-ref-filename="44RC">RC</a>, <var>0</var>, <a class="local col5 ref" href="#45RW" title='RW' data-ref="45RW" data-ref-filename="45RW">RW</a>);</td></tr>
<tr><th id="279">279</th><td>  };</td></tr>
<tr><th id="280">280</th><td>  <i>// Extract RW high bits of the cell.</i></td></tr>
<tr><th id="281">281</th><td>  <em>auto</em> <dfn class="local col6 decl" id="46hi" title='hi' data-type='(lambda at /fast/tmp/llvm-proj-12/llvm/lib/Target/Hexagon/HexagonBitTracker.cpp:281:13)' data-ref="46hi" data-ref-filename="46hi">hi</dfn> = [<b>this</b>] (<em>const</em> <a class="typedef" href="#BT" title='BT' data-type='llvm::BitTracker' data-ref="BT" data-ref-filename="BT">BT</a>::<a class="type" href="BitTracker.h.html#llvm::BitTracker::RegisterCell" title='llvm::BitTracker::RegisterCell' data-ref="llvm::BitTracker::RegisterCell" data-ref-filename="llvm..BitTracker..RegisterCell">RegisterCell</a> &amp;<dfn class="local col7 decl" id="47RC" title='RC' data-type='const BT::RegisterCell &amp;' data-ref="47RC" data-ref-filename="47RC">RC</dfn>, <a class="typedef" href="../../../../../include/bits/stdint-uintn.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t" data-ref-filename="uint16_t">uint16_t</a> <dfn class="local col8 decl" id="48RW" title='RW' data-type='uint16_t' data-ref="48RW" data-ref-filename="48RW">RW</dfn>)</td></tr>
<tr><th id="282">282</th><td>        -&gt; <a class="typedef" href="#BT" title='BT' data-type='llvm::BitTracker' data-ref="BT" data-ref-filename="BT">BT</a>::<a class="type" href="BitTracker.h.html#llvm::BitTracker::RegisterCell" title='llvm::BitTracker::RegisterCell' data-ref="llvm::BitTracker::RegisterCell" data-ref-filename="llvm..BitTracker..RegisterCell">RegisterCell</a> {</td></tr>
<tr><th id="283">283</th><td>    <a class="typedef" href="../../../../../include/bits/stdint-uintn.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t" data-ref-filename="uint16_t">uint16_t</a> <dfn class="local col9 decl" id="49W" title='W' data-type='uint16_t' data-ref="49W" data-ref-filename="49W">W</dfn> = <a class="local col7 ref" href="#47RC" title='RC' data-ref="47RC" data-ref-filename="47RC">RC</a>.<a class="ref fn" href="BitTracker.h.html#_ZNK4llvm10BitTracker12RegisterCell5widthEv" title='llvm::BitTracker::RegisterCell::width' data-ref="_ZNK4llvm10BitTracker12RegisterCell5widthEv" data-ref-filename="_ZNK4llvm10BitTracker12RegisterCell5widthEv">width</a>();</td></tr>
<tr><th id="284">284</th><td>    <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(RW &lt;= W);</td></tr>
<tr><th id="285">285</th><td>    <b>return</b> <a class="member fn" href="BitTracker.h.html#_ZNK4llvm10BitTracker16MachineEvaluator4eXTRERKNS0_12RegisterCellEtt" title='llvm::BitTracker::MachineEvaluator::eXTR' data-ref="_ZNK4llvm10BitTracker16MachineEvaluator4eXTRERKNS0_12RegisterCellEtt" data-ref-filename="_ZNK4llvm10BitTracker16MachineEvaluator4eXTRERKNS0_12RegisterCellEtt">eXTR</a>(<a class="local col7 ref" href="#47RC" title='RC' data-ref="47RC" data-ref-filename="47RC">RC</a>, <a class="local col9 ref" href="#49W" title='W' data-ref="49W" data-ref-filename="49W">W</a>-<a class="local col8 ref" href="#48RW" title='RW' data-ref="48RW" data-ref-filename="48RW">RW</a>, <a class="local col9 ref" href="#49W" title='W' data-ref="49W" data-ref-filename="49W">W</a>);</td></tr>
<tr><th id="286">286</th><td>  };</td></tr>
<tr><th id="287">287</th><td>  <i>// Extract N-th halfword (counting from the least significant position).</i></td></tr>
<tr><th id="288">288</th><td>  <em>auto</em> <dfn class="local col0 decl" id="50half" title='half' data-type='(lambda at /fast/tmp/llvm-proj-12/llvm/lib/Target/Hexagon/HexagonBitTracker.cpp:288:15)' data-ref="50half" data-ref-filename="50half">half</dfn> = [<b>this</b>] (<em>const</em> <a class="typedef" href="#BT" title='BT' data-type='llvm::BitTracker' data-ref="BT" data-ref-filename="BT">BT</a>::<a class="type" href="BitTracker.h.html#llvm::BitTracker::RegisterCell" title='llvm::BitTracker::RegisterCell' data-ref="llvm::BitTracker::RegisterCell" data-ref-filename="llvm..BitTracker..RegisterCell">RegisterCell</a> &amp;<dfn class="local col1 decl" id="51RC" title='RC' data-type='const BT::RegisterCell &amp;' data-ref="51RC" data-ref-filename="51RC">RC</dfn>, <em>unsigned</em> <dfn class="local col2 decl" id="52N" title='N' data-type='unsigned int' data-ref="52N" data-ref-filename="52N">N</dfn>)</td></tr>
<tr><th id="289">289</th><td>        -&gt; <a class="typedef" href="#BT" title='BT' data-type='llvm::BitTracker' data-ref="BT" data-ref-filename="BT">BT</a>::<a class="type" href="BitTracker.h.html#llvm::BitTracker::RegisterCell" title='llvm::BitTracker::RegisterCell' data-ref="llvm::BitTracker::RegisterCell" data-ref-filename="llvm..BitTracker..RegisterCell">RegisterCell</a> {</td></tr>
<tr><th id="290">290</th><td>    <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(N*<var>16</var>+<var>16</var> &lt;= RC.width());</td></tr>
<tr><th id="291">291</th><td>    <b>return</b> <a class="member fn" href="BitTracker.h.html#_ZNK4llvm10BitTracker16MachineEvaluator4eXTRERKNS0_12RegisterCellEtt" title='llvm::BitTracker::MachineEvaluator::eXTR' data-ref="_ZNK4llvm10BitTracker16MachineEvaluator4eXTRERKNS0_12RegisterCellEtt" data-ref-filename="_ZNK4llvm10BitTracker16MachineEvaluator4eXTRERKNS0_12RegisterCellEtt">eXTR</a>(<a class="local col1 ref" href="#51RC" title='RC' data-ref="51RC" data-ref-filename="51RC">RC</a>, <a class="local col2 ref" href="#52N" title='N' data-ref="52N" data-ref-filename="52N">N</a>*<var>16</var>, <a class="local col2 ref" href="#52N" title='N' data-ref="52N" data-ref-filename="52N">N</a>*<var>16</var>+<var>16</var>);</td></tr>
<tr><th id="292">292</th><td>  };</td></tr>
<tr><th id="293">293</th><td>  <i>// Shuffle bits (pick even/odd from cells and merge into result).</i></td></tr>
<tr><th id="294">294</th><td>  <em>auto</em> <dfn class="local col3 decl" id="53shuffle" title='shuffle' data-type='(lambda at /fast/tmp/llvm-proj-12/llvm/lib/Target/Hexagon/HexagonBitTracker.cpp:294:18)' data-ref="53shuffle" data-ref-filename="53shuffle">shuffle</dfn> = [<b>this</b>] (<em>const</em> <a class="typedef" href="#BT" title='BT' data-type='llvm::BitTracker' data-ref="BT" data-ref-filename="BT">BT</a>::<a class="type" href="BitTracker.h.html#llvm::BitTracker::RegisterCell" title='llvm::BitTracker::RegisterCell' data-ref="llvm::BitTracker::RegisterCell" data-ref-filename="llvm..BitTracker..RegisterCell">RegisterCell</a> &amp;<dfn class="local col4 decl" id="54Rs" title='Rs' data-type='const BT::RegisterCell &amp;' data-ref="54Rs" data-ref-filename="54Rs">Rs</dfn>, <em>const</em> <a class="typedef" href="#BT" title='BT' data-type='llvm::BitTracker' data-ref="BT" data-ref-filename="BT">BT</a>::<a class="type" href="BitTracker.h.html#llvm::BitTracker::RegisterCell" title='llvm::BitTracker::RegisterCell' data-ref="llvm::BitTracker::RegisterCell" data-ref-filename="llvm..BitTracker..RegisterCell">RegisterCell</a> &amp;<dfn class="local col5 decl" id="55Rt" title='Rt' data-type='const BT::RegisterCell &amp;' data-ref="55Rt" data-ref-filename="55Rt">Rt</dfn>,</td></tr>
<tr><th id="295">295</th><td>                         <a class="typedef" href="../../../../../include/bits/stdint-uintn.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t" data-ref-filename="uint16_t">uint16_t</a> <dfn class="local col6 decl" id="56BW" title='BW' data-type='uint16_t' data-ref="56BW" data-ref-filename="56BW">BW</dfn>, <em>bool</em> <dfn class="local col7 decl" id="57Odd" title='Odd' data-type='bool' data-ref="57Odd" data-ref-filename="57Odd">Odd</dfn>) -&gt; <a class="typedef" href="#BT" title='BT' data-type='llvm::BitTracker' data-ref="BT" data-ref-filename="BT">BT</a>::<a class="type" href="BitTracker.h.html#llvm::BitTracker::RegisterCell" title='llvm::BitTracker::RegisterCell' data-ref="llvm::BitTracker::RegisterCell" data-ref-filename="llvm..BitTracker..RegisterCell">RegisterCell</a> {</td></tr>
<tr><th id="296">296</th><td>    <a class="typedef" href="../../../../../include/bits/stdint-uintn.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t" data-ref-filename="uint16_t">uint16_t</a> <dfn class="local col8 decl" id="58I" title='I' data-type='uint16_t' data-ref="58I" data-ref-filename="58I">I</dfn> = <a class="local col7 ref" href="#57Odd" title='Odd' data-ref="57Odd" data-ref-filename="57Odd">Odd</a>, <dfn class="local col9 decl" id="59Ws" title='Ws' data-type='uint16_t' data-ref="59Ws" data-ref-filename="59Ws">Ws</dfn> = <a class="local col4 ref" href="#54Rs" title='Rs' data-ref="54Rs" data-ref-filename="54Rs">Rs</a>.<a class="ref fn" href="BitTracker.h.html#_ZNK4llvm10BitTracker12RegisterCell5widthEv" title='llvm::BitTracker::RegisterCell::width' data-ref="_ZNK4llvm10BitTracker12RegisterCell5widthEv" data-ref-filename="_ZNK4llvm10BitTracker12RegisterCell5widthEv">width</a>();</td></tr>
<tr><th id="297">297</th><td>    <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(Ws == Rt.width());</td></tr>
<tr><th id="298">298</th><td>    <a class="typedef" href="HexagonBitTracker.h.html#llvm::HexagonEvaluator::RegisterCell" title='llvm::HexagonEvaluator::RegisterCell' data-type='BitTracker::RegisterCell' data-ref="llvm::HexagonEvaluator::RegisterCell" data-ref-filename="llvm..HexagonEvaluator..RegisterCell">RegisterCell</a> <dfn class="local col0 decl" id="60RC" title='RC' data-type='llvm::HexagonEvaluator::RegisterCell' data-ref="60RC" data-ref-filename="60RC">RC</dfn> = <a class="ref fn fake" href="BitTracker.h.html#300" title='llvm::BitTracker::RegisterCell::RegisterCell' data-ref="_ZN4llvm10BitTracker12RegisterCellC1ERKS1_" data-ref-filename="_ZN4llvm10BitTracker12RegisterCellC1ERKS1_"></a><a class="member fn" href="BitTracker.h.html#_ZNK4llvm10BitTracker16MachineEvaluator4eXTRERKNS0_12RegisterCellEtt" title='llvm::BitTracker::MachineEvaluator::eXTR' data-ref="_ZNK4llvm10BitTracker16MachineEvaluator4eXTRERKNS0_12RegisterCellEtt" data-ref-filename="_ZNK4llvm10BitTracker16MachineEvaluator4eXTRERKNS0_12RegisterCellEtt">eXTR</a>(<a class="local col5 ref" href="#55Rt" title='Rt' data-ref="55Rt" data-ref-filename="55Rt">Rt</a>, <a class="local col8 ref" href="#58I" title='I' data-ref="58I" data-ref-filename="58I">I</a>*<a class="local col6 ref" href="#56BW" title='BW' data-ref="56BW" data-ref-filename="56BW">BW</a>, <a class="local col8 ref" href="#58I" title='I' data-ref="58I" data-ref-filename="58I">I</a>*<a class="local col6 ref" href="#56BW" title='BW' data-ref="56BW" data-ref-filename="56BW">BW</a>+<a class="local col6 ref" href="#56BW" title='BW' data-ref="56BW" data-ref-filename="56BW">BW</a>).<a class="ref fn" href="BitTracker.h.html#_ZN4llvm10BitTracker12RegisterCell3catERKS1_" title='llvm::BitTracker::RegisterCell::cat' data-ref="_ZN4llvm10BitTracker12RegisterCell3catERKS1_" data-ref-filename="_ZN4llvm10BitTracker12RegisterCell3catERKS1_">cat</a>(<a class="member fn" href="BitTracker.h.html#_ZNK4llvm10BitTracker16MachineEvaluator4eXTRERKNS0_12RegisterCellEtt" title='llvm::BitTracker::MachineEvaluator::eXTR' data-ref="_ZNK4llvm10BitTracker16MachineEvaluator4eXTRERKNS0_12RegisterCellEtt" data-ref-filename="_ZNK4llvm10BitTracker16MachineEvaluator4eXTRERKNS0_12RegisterCellEtt">eXTR</a>(<a class="local col4 ref" href="#54Rs" title='Rs' data-ref="54Rs" data-ref-filename="54Rs">Rs</a>, <a class="local col8 ref" href="#58I" title='I' data-ref="58I" data-ref-filename="58I">I</a>*<a class="local col6 ref" href="#56BW" title='BW' data-ref="56BW" data-ref-filename="56BW">BW</a>, <a class="local col8 ref" href="#58I" title='I' data-ref="58I" data-ref-filename="58I">I</a>*<a class="local col6 ref" href="#56BW" title='BW' data-ref="56BW" data-ref-filename="56BW">BW</a>+<a class="local col6 ref" href="#56BW" title='BW' data-ref="56BW" data-ref-filename="56BW">BW</a>));</td></tr>
<tr><th id="299">299</th><td>    <a class="local col8 ref" href="#58I" title='I' data-ref="58I" data-ref-filename="58I">I</a> += <var>2</var>;</td></tr>
<tr><th id="300">300</th><td>    <b>while</b> (<a class="local col8 ref" href="#58I" title='I' data-ref="58I" data-ref-filename="58I">I</a>*<a class="local col6 ref" href="#56BW" title='BW' data-ref="56BW" data-ref-filename="56BW">BW</a> &lt; <a class="local col9 ref" href="#59Ws" title='Ws' data-ref="59Ws" data-ref-filename="59Ws">Ws</a>) {</td></tr>
<tr><th id="301">301</th><td>      <a class="local col0 ref" href="#60RC" title='RC' data-ref="60RC" data-ref-filename="60RC">RC</a>.<a class="ref fn" href="BitTracker.h.html#_ZN4llvm10BitTracker12RegisterCell3catERKS1_" title='llvm::BitTracker::RegisterCell::cat' data-ref="_ZN4llvm10BitTracker12RegisterCell3catERKS1_" data-ref-filename="_ZN4llvm10BitTracker12RegisterCell3catERKS1_">cat</a>(<a class="member fn" href="BitTracker.h.html#_ZNK4llvm10BitTracker16MachineEvaluator4eXTRERKNS0_12RegisterCellEtt" title='llvm::BitTracker::MachineEvaluator::eXTR' data-ref="_ZNK4llvm10BitTracker16MachineEvaluator4eXTRERKNS0_12RegisterCellEtt" data-ref-filename="_ZNK4llvm10BitTracker16MachineEvaluator4eXTRERKNS0_12RegisterCellEtt">eXTR</a>(<a class="local col5 ref" href="#55Rt" title='Rt' data-ref="55Rt" data-ref-filename="55Rt">Rt</a>, <a class="local col8 ref" href="#58I" title='I' data-ref="58I" data-ref-filename="58I">I</a>*<a class="local col6 ref" href="#56BW" title='BW' data-ref="56BW" data-ref-filename="56BW">BW</a>, <a class="local col8 ref" href="#58I" title='I' data-ref="58I" data-ref-filename="58I">I</a>*<a class="local col6 ref" href="#56BW" title='BW' data-ref="56BW" data-ref-filename="56BW">BW</a>+<a class="local col6 ref" href="#56BW" title='BW' data-ref="56BW" data-ref-filename="56BW">BW</a>)).<a class="ref fn" href="BitTracker.h.html#_ZN4llvm10BitTracker12RegisterCell3catERKS1_" title='llvm::BitTracker::RegisterCell::cat' data-ref="_ZN4llvm10BitTracker12RegisterCell3catERKS1_" data-ref-filename="_ZN4llvm10BitTracker12RegisterCell3catERKS1_">cat</a>(<a class="member fn" href="BitTracker.h.html#_ZNK4llvm10BitTracker16MachineEvaluator4eXTRERKNS0_12RegisterCellEtt" title='llvm::BitTracker::MachineEvaluator::eXTR' data-ref="_ZNK4llvm10BitTracker16MachineEvaluator4eXTRERKNS0_12RegisterCellEtt" data-ref-filename="_ZNK4llvm10BitTracker16MachineEvaluator4eXTRERKNS0_12RegisterCellEtt">eXTR</a>(<a class="local col4 ref" href="#54Rs" title='Rs' data-ref="54Rs" data-ref-filename="54Rs">Rs</a>, <a class="local col8 ref" href="#58I" title='I' data-ref="58I" data-ref-filename="58I">I</a>*<a class="local col6 ref" href="#56BW" title='BW' data-ref="56BW" data-ref-filename="56BW">BW</a>, <a class="local col8 ref" href="#58I" title='I' data-ref="58I" data-ref-filename="58I">I</a>*<a class="local col6 ref" href="#56BW" title='BW' data-ref="56BW" data-ref-filename="56BW">BW</a>+<a class="local col6 ref" href="#56BW" title='BW' data-ref="56BW" data-ref-filename="56BW">BW</a>));</td></tr>
<tr><th id="302">302</th><td>      <a class="local col8 ref" href="#58I" title='I' data-ref="58I" data-ref-filename="58I">I</a> += <var>2</var>;</td></tr>
<tr><th id="303">303</th><td>    }</td></tr>
<tr><th id="304">304</th><td>    <b>return</b> <a class="local col0 ref" href="#60RC" title='RC' data-ref="60RC" data-ref-filename="60RC">RC</a>;</td></tr>
<tr><th id="305">305</th><td>  };</td></tr>
<tr><th id="306">306</th><td></td></tr>
<tr><th id="307">307</th><td>  <i>// The bitwidth of the 0th operand. In most (if not all) of the</i></td></tr>
<tr><th id="308">308</th><td><i>  // instructions below, the 0th operand is the defined register.</i></td></tr>
<tr><th id="309">309</th><td><i>  // Pre-compute the bitwidth here, because it is needed in many cases</i></td></tr>
<tr><th id="310">310</th><td><i>  // cases below.</i></td></tr>
<tr><th id="311">311</th><td>  <a class="typedef" href="../../../../../include/bits/stdint-uintn.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t" data-ref-filename="uint16_t">uint16_t</a> <dfn class="local col1 decl" id="61W0" title='W0' data-type='uint16_t' data-ref="61W0" data-ref-filename="61W0">W0</dfn> = (<a class="local col5 ref" href="#35Reg" title='Reg' data-ref="35Reg" data-ref-filename="35Reg">Reg</a><a class="tu ref fn" href="#_ZNK12_GLOBAL__N_112RegisterRefsixEj" title='(anonymous namespace)::RegisterRefs::operator[]' data-use='c' data-ref="_ZNK12_GLOBAL__N_112RegisterRefsixEj" data-ref-filename="_ZNK12_GLOBAL__N_112RegisterRefsixEj">[<var>0</var>]</a>.<a class="ref field" href="BitTracker.h.html#llvm::BitTracker::RegisterRef::Reg" title='llvm::BitTracker::RegisterRef::Reg' data-ref="llvm::BitTracker::RegisterRef::Reg" data-ref-filename="llvm..BitTracker..RegisterRef..Reg">Reg</a> <a class="ref fn" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegisterneEi" title='llvm::Register::operator!=' data-ref="_ZNK4llvm8RegisterneEi" data-ref-filename="_ZNK4llvm8RegisterneEi">!=</a> <var>0</var>) ? <a class="member fn" href="BitTracker.h.html#_ZNK4llvm10BitTracker16MachineEvaluator14getRegBitWidthERKNS0_11RegisterRefE" title='llvm::BitTracker::MachineEvaluator::getRegBitWidth' data-ref="_ZNK4llvm10BitTracker16MachineEvaluator14getRegBitWidthERKNS0_11RegisterRefE" data-ref-filename="_ZNK4llvm10BitTracker16MachineEvaluator14getRegBitWidthERKNS0_11RegisterRefE">getRegBitWidth</a>(<a class="local col5 ref" href="#35Reg" title='Reg' data-ref="35Reg" data-ref-filename="35Reg">Reg</a><a class="tu ref fn" href="#_ZNK12_GLOBAL__N_112RegisterRefsixEj" title='(anonymous namespace)::RegisterRefs::operator[]' data-use='c' data-ref="_ZNK12_GLOBAL__N_112RegisterRefsixEj" data-ref-filename="_ZNK12_GLOBAL__N_112RegisterRefsixEj">[<var>0</var>]</a>) : <var>0</var>;</td></tr>
<tr><th id="312">312</th><td></td></tr>
<tr><th id="313">313</th><td>  <i>// Register id of the 0th operand. It can be 0.</i></td></tr>
<tr><th id="314">314</th><td>  <em>unsigned</em> <dfn class="local col2 decl" id="62Reg0" title='Reg0' data-type='unsigned int' data-ref="62Reg0" data-ref-filename="62Reg0">Reg0</dfn> = <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvjEv" title='llvm::Register::operator unsigned int' data-ref="_ZNK4llvm8RegistercvjEv" data-ref-filename="_ZNK4llvm8RegistercvjEv"></a><a class="local col5 ref" href="#35Reg" title='Reg' data-ref="35Reg" data-ref-filename="35Reg">Reg</a><a class="tu ref fn" href="#_ZNK12_GLOBAL__N_112RegisterRefsixEj" title='(anonymous namespace)::RegisterRefs::operator[]' data-use='c' data-ref="_ZNK12_GLOBAL__N_112RegisterRefsixEj" data-ref-filename="_ZNK12_GLOBAL__N_112RegisterRefsixEj">[<var>0</var>]</a>.<a class="ref field" href="BitTracker.h.html#llvm::BitTracker::RegisterRef::Reg" title='llvm::BitTracker::RegisterRef::Reg' data-ref="llvm::BitTracker::RegisterRef::Reg" data-ref-filename="llvm..BitTracker..RegisterRef..Reg">Reg</a>;</td></tr>
<tr><th id="315">315</th><td></td></tr>
<tr><th id="316">316</th><td>  <b>switch</b> (<a class="local col3 ref" href="#33Opc" title='Opc' data-ref="33Opc" data-ref-filename="33Opc">Opc</a>) {</td></tr>
<tr><th id="317">317</th><td>    <i>// Transfer immediate:</i></td></tr>
<tr><th id="318">318</th><td></td></tr>
<tr><th id="319">319</th><td>    <b>case</b> <a class="enum" href="../../../../build/lib/Target/Hexagon/HexagonGenInstrInfo.inc.html#llvm::Hexagon::A2_tfrsi" title='llvm::Hexagon::A2_tfrsi' data-ref="llvm::Hexagon::A2_tfrsi" data-ref-filename="llvm..Hexagon..A2_tfrsi">A2_tfrsi</a>:</td></tr>
<tr><th id="320">320</th><td>    <b>case</b> <a class="enum" href="../../../../build/lib/Target/Hexagon/HexagonGenInstrInfo.inc.html#llvm::Hexagon::A2_tfrpi" title='llvm::Hexagon::A2_tfrpi' data-ref="llvm::Hexagon::A2_tfrpi" data-ref-filename="llvm..Hexagon..A2_tfrpi">A2_tfrpi</a>:</td></tr>
<tr><th id="321">321</th><td>    <b>case</b> <a class="enum" href="../../../../build/lib/Target/Hexagon/HexagonGenInstrInfo.inc.html#llvm::Hexagon::CONST32" title='llvm::Hexagon::CONST32' data-ref="llvm::Hexagon::CONST32" data-ref-filename="llvm..Hexagon..CONST32">CONST32</a>:</td></tr>
<tr><th id="322">322</th><td>    <b>case</b> <a class="enum" href="../../../../build/lib/Target/Hexagon/HexagonGenInstrInfo.inc.html#llvm::Hexagon::CONST64" title='llvm::Hexagon::CONST64' data-ref="llvm::Hexagon::CONST64" data-ref-filename="llvm..Hexagon..CONST64">CONST64</a>:</td></tr>
<tr><th id="323">323</th><td>      <b>return</b> <a class="local col6 ref" href="#36rr0" title='rr0' data-ref="36rr0" data-ref-filename="36rr0">rr0</a><a class="tu ref fn" href="#_ZZNK4llvm16HexagonEvaluator8evaluateERKNS_12MachineInstrERKSt3mapIjNS_10BitTracker12RegisterCellESt4lessIjESaISt4pairIKjS6_EEERSD_ENK3$_0clERKS6_SG_" title='llvm::HexagonEvaluator::evaluate(const llvm::MachineInstr &amp;, const llvm::HexagonEvaluator::CellMapType &amp;, llvm::HexagonEvaluator::CellMapType &amp;)::(anonymous class)::operator()' data-use='c' data-ref="_ZZNK4llvm16HexagonEvaluator8evaluateERKNS_12MachineInstrERKSt3mapIjNS_10BitTracker12RegisterCellESt4lessIjESaISt4pairIKjS6_EEERSD_ENK3$_0clERKS6_SG_" data-ref-filename="_ZZNK4llvm16HexagonEvaluator8evaluateERKNS_12MachineInstrERKSt3mapIjNS_10BitTracker12RegisterCellESt4lessIjESaISt4pairIKjS6_EEERSD_ENK3$_0clERKS6_SG_">(<a class="member fn" href="BitTracker.h.html#_ZNK4llvm10BitTracker16MachineEvaluator4eIMMElt" title='llvm::BitTracker::MachineEvaluator::eIMM' data-ref="_ZNK4llvm10BitTracker16MachineEvaluator4eIMMElt" data-ref-filename="_ZNK4llvm10BitTracker16MachineEvaluator4eIMMElt">eIMM</a>(<a class="macro" href="#251" title="MI.getOperand(1).getImm()" data-ref="_M/im">im</a>(<var>1</var>), <a class="local col1 ref" href="#61W0" title='W0' data-ref="61W0" data-ref-filename="61W0">W0</a>), <a class="local col0 ref" href="#30Outputs" title='Outputs' data-ref="30Outputs" data-ref-filename="30Outputs">Outputs</a>)</a>;</td></tr>
<tr><th id="324">324</th><td>    <b>case</b> <a class="enum" href="../../../../build/lib/Target/Hexagon/HexagonGenInstrInfo.inc.html#llvm::Hexagon::PS_false" title='llvm::Hexagon::PS_false' data-ref="llvm::Hexagon::PS_false" data-ref-filename="llvm..Hexagon..PS_false">PS_false</a>:</td></tr>
<tr><th id="325">325</th><td>      <b>return</b> <a class="local col6 ref" href="#36rr0" title='rr0' data-ref="36rr0" data-ref-filename="36rr0">rr0</a><a class="tu ref fn" href="#_ZZNK4llvm16HexagonEvaluator8evaluateERKNS_12MachineInstrERKSt3mapIjNS_10BitTracker12RegisterCellESt4lessIjESaISt4pairIKjS6_EEERSD_ENK3$_0clERKS6_SG_" title='llvm::HexagonEvaluator::evaluate(const llvm::MachineInstr &amp;, const llvm::HexagonEvaluator::CellMapType &amp;, llvm::HexagonEvaluator::CellMapType &amp;)::(anonymous class)::operator()' data-use='c' data-ref="_ZZNK4llvm16HexagonEvaluator8evaluateERKNS_12MachineInstrERKSt3mapIjNS_10BitTracker12RegisterCellESt4lessIjESaISt4pairIKjS6_EEERSD_ENK3$_0clERKS6_SG_" data-ref-filename="_ZZNK4llvm16HexagonEvaluator8evaluateERKNS_12MachineInstrERKSt3mapIjNS_10BitTracker12RegisterCellESt4lessIjESaISt4pairIKjS6_EEERSD_ENK3$_0clERKS6_SG_">(<a class="typedef" href="HexagonBitTracker.h.html#llvm::HexagonEvaluator::RegisterCell" title='llvm::HexagonEvaluator::RegisterCell' data-type='BitTracker::RegisterCell' data-ref="llvm::HexagonEvaluator::RegisterCell" data-ref-filename="llvm..HexagonEvaluator..RegisterCell">RegisterCell</a><a class="ref fn" href="BitTracker.h.html#_ZN4llvm10BitTracker12RegisterCellC1Et" title='llvm::BitTracker::RegisterCell::RegisterCell' data-ref="_ZN4llvm10BitTracker12RegisterCellC1Et" data-ref-filename="_ZN4llvm10BitTracker12RegisterCellC1Et">(</a><a class="local col1 ref" href="#61W0" title='W0' data-ref="61W0" data-ref-filename="61W0">W0</a>).<a class="ref fn" href="BitTracker.h.html#_ZN4llvm10BitTracker12RegisterCell4fillEttRKNS0_8BitValueE" title='llvm::BitTracker::RegisterCell::fill' data-ref="_ZN4llvm10BitTracker12RegisterCell4fillEttRKNS0_8BitValueE" data-ref-filename="_ZN4llvm10BitTracker12RegisterCell4fillEttRKNS0_8BitValueE">fill</a>(<var>0</var>, <a class="local col1 ref" href="#61W0" title='W0' data-ref="61W0" data-ref-filename="61W0">W0</a>, <a class="ref fn fake" href="BitTracker.h.html#_ZN4llvm10BitTracker8BitValueC1ENS1_9ValueTypeE" title='llvm::BitTracker::BitValue::BitValue' data-ref="_ZN4llvm10BitTracker8BitValueC1ENS1_9ValueTypeE" data-ref-filename="_ZN4llvm10BitTracker8BitValueC1ENS1_9ValueTypeE"></a><a class="typedef" href="#BT" title='BT' data-type='llvm::BitTracker' data-ref="BT" data-ref-filename="BT">BT</a>::<a class="type" href="BitTracker.h.html#llvm::BitTracker::BitValue" title='llvm::BitTracker::BitValue' data-ref="llvm::BitTracker::BitValue" data-ref-filename="llvm..BitTracker..BitValue">BitValue</a>::<a class="enum" href="BitTracker.h.html#llvm::BitTracker::BitValue::Zero" title='llvm::BitTracker::BitValue::Zero' data-ref="llvm::BitTracker::BitValue::Zero" data-ref-filename="llvm..BitTracker..BitValue..Zero">Zero</a>), <a class="local col0 ref" href="#30Outputs" title='Outputs' data-ref="30Outputs" data-ref-filename="30Outputs">Outputs</a>)</a>;</td></tr>
<tr><th id="326">326</th><td>    <b>case</b> <a class="enum" href="../../../../build/lib/Target/Hexagon/HexagonGenInstrInfo.inc.html#llvm::Hexagon::PS_true" title='llvm::Hexagon::PS_true' data-ref="llvm::Hexagon::PS_true" data-ref-filename="llvm..Hexagon..PS_true">PS_true</a>:</td></tr>
<tr><th id="327">327</th><td>      <b>return</b> <a class="local col6 ref" href="#36rr0" title='rr0' data-ref="36rr0" data-ref-filename="36rr0">rr0</a><a class="tu ref fn" href="#_ZZNK4llvm16HexagonEvaluator8evaluateERKNS_12MachineInstrERKSt3mapIjNS_10BitTracker12RegisterCellESt4lessIjESaISt4pairIKjS6_EEERSD_ENK3$_0clERKS6_SG_" title='llvm::HexagonEvaluator::evaluate(const llvm::MachineInstr &amp;, const llvm::HexagonEvaluator::CellMapType &amp;, llvm::HexagonEvaluator::CellMapType &amp;)::(anonymous class)::operator()' data-use='c' data-ref="_ZZNK4llvm16HexagonEvaluator8evaluateERKNS_12MachineInstrERKSt3mapIjNS_10BitTracker12RegisterCellESt4lessIjESaISt4pairIKjS6_EEERSD_ENK3$_0clERKS6_SG_" data-ref-filename="_ZZNK4llvm16HexagonEvaluator8evaluateERKNS_12MachineInstrERKSt3mapIjNS_10BitTracker12RegisterCellESt4lessIjESaISt4pairIKjS6_EEERSD_ENK3$_0clERKS6_SG_">(<a class="typedef" href="HexagonBitTracker.h.html#llvm::HexagonEvaluator::RegisterCell" title='llvm::HexagonEvaluator::RegisterCell' data-type='BitTracker::RegisterCell' data-ref="llvm::HexagonEvaluator::RegisterCell" data-ref-filename="llvm..HexagonEvaluator..RegisterCell">RegisterCell</a><a class="ref fn" href="BitTracker.h.html#_ZN4llvm10BitTracker12RegisterCellC1Et" title='llvm::BitTracker::RegisterCell::RegisterCell' data-ref="_ZN4llvm10BitTracker12RegisterCellC1Et" data-ref-filename="_ZN4llvm10BitTracker12RegisterCellC1Et">(</a><a class="local col1 ref" href="#61W0" title='W0' data-ref="61W0" data-ref-filename="61W0">W0</a>).<a class="ref fn" href="BitTracker.h.html#_ZN4llvm10BitTracker12RegisterCell4fillEttRKNS0_8BitValueE" title='llvm::BitTracker::RegisterCell::fill' data-ref="_ZN4llvm10BitTracker12RegisterCell4fillEttRKNS0_8BitValueE" data-ref-filename="_ZN4llvm10BitTracker12RegisterCell4fillEttRKNS0_8BitValueE">fill</a>(<var>0</var>, <a class="local col1 ref" href="#61W0" title='W0' data-ref="61W0" data-ref-filename="61W0">W0</a>, <a class="ref fn fake" href="BitTracker.h.html#_ZN4llvm10BitTracker8BitValueC1ENS1_9ValueTypeE" title='llvm::BitTracker::BitValue::BitValue' data-ref="_ZN4llvm10BitTracker8BitValueC1ENS1_9ValueTypeE" data-ref-filename="_ZN4llvm10BitTracker8BitValueC1ENS1_9ValueTypeE"></a><a class="typedef" href="#BT" title='BT' data-type='llvm::BitTracker' data-ref="BT" data-ref-filename="BT">BT</a>::<a class="type" href="BitTracker.h.html#llvm::BitTracker::BitValue" title='llvm::BitTracker::BitValue' data-ref="llvm::BitTracker::BitValue" data-ref-filename="llvm..BitTracker..BitValue">BitValue</a>::<a class="enum" href="BitTracker.h.html#llvm::BitTracker::BitValue::One" title='llvm::BitTracker::BitValue::One' data-ref="llvm::BitTracker::BitValue::One" data-ref-filename="llvm..BitTracker..BitValue..One">One</a>), <a class="local col0 ref" href="#30Outputs" title='Outputs' data-ref="30Outputs" data-ref-filename="30Outputs">Outputs</a>)</a>;</td></tr>
<tr><th id="328">328</th><td>    <b>case</b> <a class="enum" href="../../../../build/lib/Target/Hexagon/HexagonGenInstrInfo.inc.html#llvm::Hexagon::PS_fi" title='llvm::Hexagon::PS_fi' data-ref="llvm::Hexagon::PS_fi" data-ref-filename="llvm..Hexagon..PS_fi">PS_fi</a>: {</td></tr>
<tr><th id="329">329</th><td>      <em>int</em> <dfn class="local col3 decl" id="63FI" title='FI' data-type='int' data-ref="63FI" data-ref-filename="63FI">FI</dfn> = <a class="macro" href="#249" title="MI.getOperand(1)" data-ref="_M/op">op</a>(<var>1</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand8getIndexEv" title='llvm::MachineOperand::getIndex' data-ref="_ZNK4llvm14MachineOperand8getIndexEv" data-ref-filename="_ZNK4llvm14MachineOperand8getIndexEv">getIndex</a>();</td></tr>
<tr><th id="330">330</th><td>      <em>int</em> <dfn class="local col4 decl" id="64Off" title='Off' data-type='int' data-ref="64Off" data-ref-filename="64Off">Off</dfn> = <a class="macro" href="#249" title="MI.getOperand(2)" data-ref="_M/op">op</a>(<var>2</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv" data-ref-filename="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>();</td></tr>
<tr><th id="331">331</th><td>      <em>unsigned</em> <dfn class="local col5 decl" id="65A" title='A' data-type='unsigned int' data-ref="65A" data-ref-filename="65A">A</dfn> = <a class="member field" href="HexagonBitTracker.h.html#llvm::HexagonEvaluator::MFI" title='llvm::HexagonEvaluator::MFI' data-ref="llvm::HexagonEvaluator::MFI" data-ref-filename="llvm..HexagonEvaluator..MFI">MFI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFrameInfo.h.html#_ZNK4llvm16MachineFrameInfo14getObjectAlignEi" title='llvm::MachineFrameInfo::getObjectAlign' data-ref="_ZNK4llvm16MachineFrameInfo14getObjectAlignEi" data-ref-filename="_ZNK4llvm16MachineFrameInfo14getObjectAlignEi">getObjectAlign</a>(<a class="local col3 ref" href="#63FI" title='FI' data-ref="63FI" data-ref-filename="63FI">FI</a>).<a class="ref fn" href="../../../include/llvm/Support/Alignment.h.html#_ZNK4llvm5Align5valueEv" title='llvm::Align::value' data-ref="_ZNK4llvm5Align5valueEv" data-ref-filename="_ZNK4llvm5Align5valueEv">value</a>() + <span class="namespace">std::</span><a class="ref fn" href="../../../../../include/stdlib.h.html#abs" title='abs' data-ref="abs" data-ref-filename="abs">abs</a>(<a class="local col4 ref" href="#64Off" title='Off' data-ref="64Off" data-ref-filename="64Off">Off</a>);</td></tr>
<tr><th id="332">332</th><td>      <em>unsigned</em> <dfn class="local col6 decl" id="66L" title='L' data-type='unsigned int' data-ref="66L" data-ref-filename="66L">L</dfn> = <a class="ref fn" href="../../../include/llvm/Support/MathExtras.h.html#_ZN4llvm18countTrailingZerosET_NS_12ZeroBehaviorE" title='llvm::countTrailingZeros' data-ref="_ZN4llvm18countTrailingZerosET_NS_12ZeroBehaviorE" data-ref-filename="_ZN4llvm18countTrailingZerosET_NS_12ZeroBehaviorE">countTrailingZeros</a>(<a class="local col5 ref" href="#65A" title='A' data-ref="65A" data-ref-filename="65A">A</a>);</td></tr>
<tr><th id="333">333</th><td>      <a class="typedef" href="HexagonBitTracker.h.html#llvm::HexagonEvaluator::RegisterCell" title='llvm::HexagonEvaluator::RegisterCell' data-type='BitTracker::RegisterCell' data-ref="llvm::HexagonEvaluator::RegisterCell" data-ref-filename="llvm..HexagonEvaluator..RegisterCell">RegisterCell</a> <dfn class="local col7 decl" id="67RC" title='RC' data-type='llvm::HexagonEvaluator::RegisterCell' data-ref="67RC" data-ref-filename="67RC">RC</dfn> = <a class="typedef" href="HexagonBitTracker.h.html#llvm::HexagonEvaluator::RegisterCell" title='llvm::HexagonEvaluator::RegisterCell' data-type='BitTracker::RegisterCell' data-ref="llvm::HexagonEvaluator::RegisterCell" data-ref-filename="llvm..HexagonEvaluator..RegisterCell">RegisterCell</a>::<a class="ref fn" href="BitTracker.h.html#_ZN4llvm10BitTracker12RegisterCell4selfEjt" title='llvm::BitTracker::RegisterCell::self' data-ref="_ZN4llvm10BitTracker12RegisterCell4selfEjt" data-ref-filename="_ZN4llvm10BitTracker12RegisterCell4selfEjt">self</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvjEv" title='llvm::Register::operator unsigned int' data-ref="_ZNK4llvm8RegistercvjEv" data-ref-filename="_ZNK4llvm8RegistercvjEv"></a><a class="local col5 ref" href="#35Reg" title='Reg' data-ref="35Reg" data-ref-filename="35Reg">Reg</a><a class="tu ref fn" href="#_ZNK12_GLOBAL__N_112RegisterRefsixEj" title='(anonymous namespace)::RegisterRefs::operator[]' data-use='c' data-ref="_ZNK12_GLOBAL__N_112RegisterRefsixEj" data-ref-filename="_ZNK12_GLOBAL__N_112RegisterRefsixEj">[<var>0</var>]</a>.<a class="ref field" href="BitTracker.h.html#llvm::BitTracker::RegisterRef::Reg" title='llvm::BitTracker::RegisterRef::Reg' data-ref="llvm::BitTracker::RegisterRef::Reg" data-ref-filename="llvm..BitTracker..RegisterRef..Reg">Reg</a>, <a class="local col1 ref" href="#61W0" title='W0' data-ref="61W0" data-ref-filename="61W0">W0</a>);</td></tr>
<tr><th id="334">334</th><td>      <a class="local col7 ref" href="#67RC" title='RC' data-ref="67RC" data-ref-filename="67RC">RC</a>.<a class="ref fn" href="BitTracker.h.html#_ZN4llvm10BitTracker12RegisterCell4fillEttRKNS0_8BitValueE" title='llvm::BitTracker::RegisterCell::fill' data-ref="_ZN4llvm10BitTracker12RegisterCell4fillEttRKNS0_8BitValueE" data-ref-filename="_ZN4llvm10BitTracker12RegisterCell4fillEttRKNS0_8BitValueE">fill</a>(<var>0</var>, <a class="local col6 ref" href="#66L" title='L' data-ref="66L" data-ref-filename="66L">L</a>, <a class="ref fn fake" href="BitTracker.h.html#_ZN4llvm10BitTracker8BitValueC1ENS1_9ValueTypeE" title='llvm::BitTracker::BitValue::BitValue' data-ref="_ZN4llvm10BitTracker8BitValueC1ENS1_9ValueTypeE" data-ref-filename="_ZN4llvm10BitTracker8BitValueC1ENS1_9ValueTypeE"></a><a class="typedef" href="#BT" title='BT' data-type='llvm::BitTracker' data-ref="BT" data-ref-filename="BT">BT</a>::<a class="type" href="BitTracker.h.html#llvm::BitTracker::BitValue" title='llvm::BitTracker::BitValue' data-ref="llvm::BitTracker::BitValue" data-ref-filename="llvm..BitTracker..BitValue">BitValue</a>::<a class="enum" href="BitTracker.h.html#llvm::BitTracker::BitValue::Zero" title='llvm::BitTracker::BitValue::Zero' data-ref="llvm::BitTracker::BitValue::Zero" data-ref-filename="llvm..BitTracker..BitValue..Zero">Zero</a>);</td></tr>
<tr><th id="335">335</th><td>      <b>return</b> <a class="local col6 ref" href="#36rr0" title='rr0' data-ref="36rr0" data-ref-filename="36rr0">rr0</a><a class="tu ref fn" href="#_ZZNK4llvm16HexagonEvaluator8evaluateERKNS_12MachineInstrERKSt3mapIjNS_10BitTracker12RegisterCellESt4lessIjESaISt4pairIKjS6_EEERSD_ENK3$_0clERKS6_SG_" title='llvm::HexagonEvaluator::evaluate(const llvm::MachineInstr &amp;, const llvm::HexagonEvaluator::CellMapType &amp;, llvm::HexagonEvaluator::CellMapType &amp;)::(anonymous class)::operator()' data-use='c' data-ref="_ZZNK4llvm16HexagonEvaluator8evaluateERKNS_12MachineInstrERKSt3mapIjNS_10BitTracker12RegisterCellESt4lessIjESaISt4pairIKjS6_EEERSD_ENK3$_0clERKS6_SG_" data-ref-filename="_ZZNK4llvm16HexagonEvaluator8evaluateERKNS_12MachineInstrERKSt3mapIjNS_10BitTracker12RegisterCellESt4lessIjESaISt4pairIKjS6_EEERSD_ENK3$_0clERKS6_SG_">(<a class="local col7 ref" href="#67RC" title='RC' data-ref="67RC" data-ref-filename="67RC">RC</a>, <a class="local col0 ref" href="#30Outputs" title='Outputs' data-ref="30Outputs" data-ref-filename="30Outputs">Outputs</a>)</a>;</td></tr>
<tr><th id="336">336</th><td>    }</td></tr>
<tr><th id="337">337</th><td></td></tr>
<tr><th id="338">338</th><td>    <i>// Transfer register:</i></td></tr>
<tr><th id="339">339</th><td></td></tr>
<tr><th id="340">340</th><td>    <b>case</b> <a class="enum" href="../../../../build/lib/Target/Hexagon/HexagonGenInstrInfo.inc.html#llvm::Hexagon::A2_tfr" title='llvm::Hexagon::A2_tfr' data-ref="llvm::Hexagon::A2_tfr" data-ref-filename="llvm..Hexagon..A2_tfr">A2_tfr</a>:</td></tr>
<tr><th id="341">341</th><td>    <b>case</b> <a class="enum" href="../../../../build/lib/Target/Hexagon/HexagonGenInstrInfo.inc.html#llvm::Hexagon::A2_tfrp" title='llvm::Hexagon::A2_tfrp' data-ref="llvm::Hexagon::A2_tfrp" data-ref-filename="llvm..Hexagon..A2_tfrp">A2_tfrp</a>:</td></tr>
<tr><th id="342">342</th><td>    <b>case</b> <a class="enum" href="../../../../build/lib/Target/Hexagon/HexagonGenInstrInfo.inc.html#llvm::Hexagon::C2_pxfer_map" title='llvm::Hexagon::C2_pxfer_map' data-ref="llvm::Hexagon::C2_pxfer_map" data-ref-filename="llvm..Hexagon..C2_pxfer_map">C2_pxfer_map</a>:</td></tr>
<tr><th id="343">343</th><td>      <b>return</b> <a class="local col6 ref" href="#36rr0" title='rr0' data-ref="36rr0" data-ref-filename="36rr0">rr0</a><a class="tu ref fn" href="#_ZZNK4llvm16HexagonEvaluator8evaluateERKNS_12MachineInstrERKSt3mapIjNS_10BitTracker12RegisterCellESt4lessIjESaISt4pairIKjS6_EEERSD_ENK3$_0clERKS6_SG_" title='llvm::HexagonEvaluator::evaluate(const llvm::MachineInstr &amp;, const llvm::HexagonEvaluator::CellMapType &amp;, llvm::HexagonEvaluator::CellMapType &amp;)::(anonymous class)::operator()' data-use='c' data-ref="_ZZNK4llvm16HexagonEvaluator8evaluateERKNS_12MachineInstrERKSt3mapIjNS_10BitTracker12RegisterCellESt4lessIjESaISt4pairIKjS6_EEERSD_ENK3$_0clERKS6_SG_" data-ref-filename="_ZZNK4llvm16HexagonEvaluator8evaluateERKNS_12MachineInstrERKSt3mapIjNS_10BitTracker12RegisterCellESt4lessIjESaISt4pairIKjS6_EEERSD_ENK3$_0clERKS6_SG_">(<a class="macro" href="#250" title="RegisterCell::ref(getCell(Reg[1], Inputs))" data-ref="_M/rc">rc</a>(<var>1</var>), <a class="local col0 ref" href="#30Outputs" title='Outputs' data-ref="30Outputs" data-ref-filename="30Outputs">Outputs</a>)</a>;</td></tr>
<tr><th id="344">344</th><td>    <b>case</b> <a class="enum" href="../../../../build/lib/Target/Hexagon/HexagonGenInstrInfo.inc.html#llvm::Hexagon::C2_tfrpr" title='llvm::Hexagon::C2_tfrpr' data-ref="llvm::Hexagon::C2_tfrpr" data-ref-filename="llvm..Hexagon..C2_tfrpr">C2_tfrpr</a>: {</td></tr>
<tr><th id="345">345</th><td>      <a class="typedef" href="../../../../../include/bits/stdint-uintn.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t" data-ref-filename="uint16_t">uint16_t</a> <dfn class="local col8 decl" id="68RW" title='RW' data-type='uint16_t' data-ref="68RW" data-ref-filename="68RW">RW</dfn> = <a class="local col1 ref" href="#61W0" title='W0' data-ref="61W0" data-ref-filename="61W0">W0</a>;</td></tr>
<tr><th id="346">346</th><td>      <a class="typedef" href="../../../../../include/bits/stdint-uintn.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t" data-ref-filename="uint16_t">uint16_t</a> <dfn class="local col9 decl" id="69PW" title='PW' data-type='uint16_t' data-ref="69PW" data-ref-filename="69PW">PW</dfn> = <var>8</var>; <i>// XXX Pred size: getRegBitWidth(Reg[1]);</i></td></tr>
<tr><th id="347">347</th><td>      <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(PW &lt;= RW);</td></tr>
<tr><th id="348">348</th><td>      <a class="typedef" href="HexagonBitTracker.h.html#llvm::HexagonEvaluator::RegisterCell" title='llvm::HexagonEvaluator::RegisterCell' data-type='BitTracker::RegisterCell' data-ref="llvm::HexagonEvaluator::RegisterCell" data-ref-filename="llvm..HexagonEvaluator..RegisterCell">RegisterCell</a> <dfn class="local col0 decl" id="70PC" title='PC' data-type='llvm::HexagonEvaluator::RegisterCell' data-ref="70PC" data-ref-filename="70PC">PC</dfn> = <a class="member fn" href="BitTracker.h.html#_ZNK4llvm10BitTracker16MachineEvaluator4eXTRERKNS0_12RegisterCellEtt" title='llvm::BitTracker::MachineEvaluator::eXTR' data-ref="_ZNK4llvm10BitTracker16MachineEvaluator4eXTRERKNS0_12RegisterCellEtt" data-ref-filename="_ZNK4llvm10BitTracker16MachineEvaluator4eXTRERKNS0_12RegisterCellEtt">eXTR</a>(<a class="macro" href="#250" title="RegisterCell::ref(getCell(Reg[1], Inputs))" data-ref="_M/rc">rc</a>(<var>1</var>), <var>0</var>, <a class="local col9 ref" href="#69PW" title='PW' data-ref="69PW" data-ref-filename="69PW">PW</a>);</td></tr>
<tr><th id="349">349</th><td>      <a class="typedef" href="HexagonBitTracker.h.html#llvm::HexagonEvaluator::RegisterCell" title='llvm::HexagonEvaluator::RegisterCell' data-type='BitTracker::RegisterCell' data-ref="llvm::HexagonEvaluator::RegisterCell" data-ref-filename="llvm..HexagonEvaluator..RegisterCell">RegisterCell</a> <dfn class="local col1 decl" id="71RC" title='RC' data-type='llvm::HexagonEvaluator::RegisterCell' data-ref="71RC" data-ref-filename="71RC">RC</dfn> = <a class="ref fn fake" href="BitTracker.h.html#300" title='llvm::BitTracker::RegisterCell::RegisterCell' data-ref="_ZN4llvm10BitTracker12RegisterCellC1ERKS1_" data-ref-filename="_ZN4llvm10BitTracker12RegisterCellC1ERKS1_"></a><a class="typedef" href="HexagonBitTracker.h.html#llvm::HexagonEvaluator::RegisterCell" title='llvm::HexagonEvaluator::RegisterCell' data-type='BitTracker::RegisterCell' data-ref="llvm::HexagonEvaluator::RegisterCell" data-ref-filename="llvm..HexagonEvaluator..RegisterCell">RegisterCell</a><a class="ref fn" href="BitTracker.h.html#_ZN4llvm10BitTracker12RegisterCellC1Et" title='llvm::BitTracker::RegisterCell::RegisterCell' data-ref="_ZN4llvm10BitTracker12RegisterCellC1Et" data-ref-filename="_ZN4llvm10BitTracker12RegisterCellC1Et">(</a><a class="local col8 ref" href="#68RW" title='RW' data-ref="68RW" data-ref-filename="68RW">RW</a>).<a class="ref fn" href="BitTracker.h.html#_ZN4llvm10BitTracker12RegisterCell6insertERKS1_RKNS0_7BitMaskE" title='llvm::BitTracker::RegisterCell::insert' data-ref="_ZN4llvm10BitTracker12RegisterCell6insertERKS1_RKNS0_7BitMaskE" data-ref-filename="_ZN4llvm10BitTracker12RegisterCell6insertERKS1_RKNS0_7BitMaskE">insert</a>(<a class="local col0 ref" href="#70PC" title='PC' data-ref="70PC" data-ref-filename="70PC">PC</a>, <a class="typedef" href="#BT" title='BT' data-type='llvm::BitTracker' data-ref="BT" data-ref-filename="BT">BT</a>::<a class="type" href="BitTracker.h.html#llvm::BitTracker::BitMask" title='llvm::BitTracker::BitMask' data-ref="llvm::BitTracker::BitMask" data-ref-filename="llvm..BitTracker..BitMask">BitMask</a><a class="ref fn" href="BitTracker.h.html#_ZN4llvm10BitTracker7BitMaskC1Ett" title='llvm::BitTracker::BitMask::BitMask' data-ref="_ZN4llvm10BitTracker7BitMaskC1Ett" data-ref-filename="_ZN4llvm10BitTracker7BitMaskC1Ett">(</a><var>0</var>, <a class="local col9 ref" href="#69PW" title='PW' data-ref="69PW" data-ref-filename="69PW">PW</a>-<var>1</var>));</td></tr>
<tr><th id="350">350</th><td>      <a class="local col1 ref" href="#71RC" title='RC' data-ref="71RC" data-ref-filename="71RC">RC</a>.<a class="ref fn" href="BitTracker.h.html#_ZN4llvm10BitTracker12RegisterCell4fillEttRKNS0_8BitValueE" title='llvm::BitTracker::RegisterCell::fill' data-ref="_ZN4llvm10BitTracker12RegisterCell4fillEttRKNS0_8BitValueE" data-ref-filename="_ZN4llvm10BitTracker12RegisterCell4fillEttRKNS0_8BitValueE">fill</a>(<a class="local col9 ref" href="#69PW" title='PW' data-ref="69PW" data-ref-filename="69PW">PW</a>, <a class="local col8 ref" href="#68RW" title='RW' data-ref="68RW" data-ref-filename="68RW">RW</a>, <a class="ref fn fake" href="BitTracker.h.html#_ZN4llvm10BitTracker8BitValueC1ENS1_9ValueTypeE" title='llvm::BitTracker::BitValue::BitValue' data-ref="_ZN4llvm10BitTracker8BitValueC1ENS1_9ValueTypeE" data-ref-filename="_ZN4llvm10BitTracker8BitValueC1ENS1_9ValueTypeE"></a><a class="typedef" href="#BT" title='BT' data-type='llvm::BitTracker' data-ref="BT" data-ref-filename="BT">BT</a>::<a class="type" href="BitTracker.h.html#llvm::BitTracker::BitValue" title='llvm::BitTracker::BitValue' data-ref="llvm::BitTracker::BitValue" data-ref-filename="llvm..BitTracker..BitValue">BitValue</a>::<a class="enum" href="BitTracker.h.html#llvm::BitTracker::BitValue::Zero" title='llvm::BitTracker::BitValue::Zero' data-ref="llvm::BitTracker::BitValue::Zero" data-ref-filename="llvm..BitTracker..BitValue..Zero">Zero</a>);</td></tr>
<tr><th id="351">351</th><td>      <b>return</b> <a class="local col6 ref" href="#36rr0" title='rr0' data-ref="36rr0" data-ref-filename="36rr0">rr0</a><a class="tu ref fn" href="#_ZZNK4llvm16HexagonEvaluator8evaluateERKNS_12MachineInstrERKSt3mapIjNS_10BitTracker12RegisterCellESt4lessIjESaISt4pairIKjS6_EEERSD_ENK3$_0clERKS6_SG_" title='llvm::HexagonEvaluator::evaluate(const llvm::MachineInstr &amp;, const llvm::HexagonEvaluator::CellMapType &amp;, llvm::HexagonEvaluator::CellMapType &amp;)::(anonymous class)::operator()' data-use='c' data-ref="_ZZNK4llvm16HexagonEvaluator8evaluateERKNS_12MachineInstrERKSt3mapIjNS_10BitTracker12RegisterCellESt4lessIjESaISt4pairIKjS6_EEERSD_ENK3$_0clERKS6_SG_" data-ref-filename="_ZZNK4llvm16HexagonEvaluator8evaluateERKNS_12MachineInstrERKSt3mapIjNS_10BitTracker12RegisterCellESt4lessIjESaISt4pairIKjS6_EEERSD_ENK3$_0clERKS6_SG_">(<a class="local col1 ref" href="#71RC" title='RC' data-ref="71RC" data-ref-filename="71RC">RC</a>, <a class="local col0 ref" href="#30Outputs" title='Outputs' data-ref="30Outputs" data-ref-filename="30Outputs">Outputs</a>)</a>;</td></tr>
<tr><th id="352">352</th><td>    }</td></tr>
<tr><th id="353">353</th><td>    <b>case</b> <a class="enum" href="../../../../build/lib/Target/Hexagon/HexagonGenInstrInfo.inc.html#llvm::Hexagon::C2_tfrrp" title='llvm::Hexagon::C2_tfrrp' data-ref="llvm::Hexagon::C2_tfrrp" data-ref-filename="llvm..Hexagon..C2_tfrrp">C2_tfrrp</a>: {</td></tr>
<tr><th id="354">354</th><td>      <a class="typedef" href="../../../../../include/bits/stdint-uintn.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t" data-ref-filename="uint16_t">uint16_t</a> <dfn class="local col2 decl" id="72RW" title='RW' data-type='uint16_t' data-ref="72RW" data-ref-filename="72RW">RW</dfn> = <a class="local col1 ref" href="#61W0" title='W0' data-ref="61W0" data-ref-filename="61W0">W0</a>;</td></tr>
<tr><th id="355">355</th><td>      <a class="typedef" href="../../../../../include/bits/stdint-uintn.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t" data-ref-filename="uint16_t">uint16_t</a> <dfn class="local col3 decl" id="73PW" title='PW' data-type='uint16_t' data-ref="73PW" data-ref-filename="73PW">PW</dfn> = <var>8</var>; <i>// XXX Pred size: getRegBitWidth(Reg[1]);</i></td></tr>
<tr><th id="356">356</th><td>      <a class="typedef" href="HexagonBitTracker.h.html#llvm::HexagonEvaluator::RegisterCell" title='llvm::HexagonEvaluator::RegisterCell' data-type='BitTracker::RegisterCell' data-ref="llvm::HexagonEvaluator::RegisterCell" data-ref-filename="llvm..HexagonEvaluator..RegisterCell">RegisterCell</a> <dfn class="local col4 decl" id="74RC" title='RC' data-type='llvm::HexagonEvaluator::RegisterCell' data-ref="74RC" data-ref-filename="74RC">RC</dfn> = <a class="typedef" href="HexagonBitTracker.h.html#llvm::HexagonEvaluator::RegisterCell" title='llvm::HexagonEvaluator::RegisterCell' data-type='BitTracker::RegisterCell' data-ref="llvm::HexagonEvaluator::RegisterCell" data-ref-filename="llvm..HexagonEvaluator..RegisterCell">RegisterCell</a>::<a class="ref fn" href="BitTracker.h.html#_ZN4llvm10BitTracker12RegisterCell4selfEjt" title='llvm::BitTracker::RegisterCell::self' data-ref="_ZN4llvm10BitTracker12RegisterCell4selfEjt" data-ref-filename="_ZN4llvm10BitTracker12RegisterCell4selfEjt">self</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvjEv" title='llvm::Register::operator unsigned int' data-ref="_ZNK4llvm8RegistercvjEv" data-ref-filename="_ZNK4llvm8RegistercvjEv"></a><a class="local col5 ref" href="#35Reg" title='Reg' data-ref="35Reg" data-ref-filename="35Reg">Reg</a><a class="tu ref fn" href="#_ZNK12_GLOBAL__N_112RegisterRefsixEj" title='(anonymous namespace)::RegisterRefs::operator[]' data-use='c' data-ref="_ZNK12_GLOBAL__N_112RegisterRefsixEj" data-ref-filename="_ZNK12_GLOBAL__N_112RegisterRefsixEj">[<var>0</var>]</a>.<a class="ref field" href="BitTracker.h.html#llvm::BitTracker::RegisterRef::Reg" title='llvm::BitTracker::RegisterRef::Reg' data-ref="llvm::BitTracker::RegisterRef::Reg" data-ref-filename="llvm..BitTracker..RegisterRef..Reg">Reg</a>, <a class="local col2 ref" href="#72RW" title='RW' data-ref="72RW" data-ref-filename="72RW">RW</a>);</td></tr>
<tr><th id="357">357</th><td>      <a class="local col4 ref" href="#74RC" title='RC' data-ref="74RC" data-ref-filename="74RC">RC</a>.<a class="ref fn" href="BitTracker.h.html#_ZN4llvm10BitTracker12RegisterCell4fillEttRKNS0_8BitValueE" title='llvm::BitTracker::RegisterCell::fill' data-ref="_ZN4llvm10BitTracker12RegisterCell4fillEttRKNS0_8BitValueE" data-ref-filename="_ZN4llvm10BitTracker12RegisterCell4fillEttRKNS0_8BitValueE">fill</a>(<a class="local col3 ref" href="#73PW" title='PW' data-ref="73PW" data-ref-filename="73PW">PW</a>, <a class="local col2 ref" href="#72RW" title='RW' data-ref="72RW" data-ref-filename="72RW">RW</a>, <a class="ref fn fake" href="BitTracker.h.html#_ZN4llvm10BitTracker8BitValueC1ENS1_9ValueTypeE" title='llvm::BitTracker::BitValue::BitValue' data-ref="_ZN4llvm10BitTracker8BitValueC1ENS1_9ValueTypeE" data-ref-filename="_ZN4llvm10BitTracker8BitValueC1ENS1_9ValueTypeE"></a><a class="typedef" href="#BT" title='BT' data-type='llvm::BitTracker' data-ref="BT" data-ref-filename="BT">BT</a>::<a class="type" href="BitTracker.h.html#llvm::BitTracker::BitValue" title='llvm::BitTracker::BitValue' data-ref="llvm::BitTracker::BitValue" data-ref-filename="llvm..BitTracker..BitValue">BitValue</a>::<a class="enum" href="BitTracker.h.html#llvm::BitTracker::BitValue::Zero" title='llvm::BitTracker::BitValue::Zero' data-ref="llvm::BitTracker::BitValue::Zero" data-ref-filename="llvm..BitTracker..BitValue..Zero">Zero</a>);</td></tr>
<tr><th id="358">358</th><td>      <b>return</b> <a class="local col6 ref" href="#36rr0" title='rr0' data-ref="36rr0" data-ref-filename="36rr0">rr0</a><a class="tu ref fn" href="#_ZZNK4llvm16HexagonEvaluator8evaluateERKNS_12MachineInstrERKSt3mapIjNS_10BitTracker12RegisterCellESt4lessIjESaISt4pairIKjS6_EEERSD_ENK3$_0clERKS6_SG_" title='llvm::HexagonEvaluator::evaluate(const llvm::MachineInstr &amp;, const llvm::HexagonEvaluator::CellMapType &amp;, llvm::HexagonEvaluator::CellMapType &amp;)::(anonymous class)::operator()' data-use='c' data-ref="_ZZNK4llvm16HexagonEvaluator8evaluateERKNS_12MachineInstrERKSt3mapIjNS_10BitTracker12RegisterCellESt4lessIjESaISt4pairIKjS6_EEERSD_ENK3$_0clERKS6_SG_" data-ref-filename="_ZZNK4llvm16HexagonEvaluator8evaluateERKNS_12MachineInstrERKSt3mapIjNS_10BitTracker12RegisterCellESt4lessIjESaISt4pairIKjS6_EEERSD_ENK3$_0clERKS6_SG_">(<a class="member fn" href="BitTracker.h.html#_ZNK4llvm10BitTracker16MachineEvaluator4eINSERKNS0_12RegisterCellES4_t" title='llvm::BitTracker::MachineEvaluator::eINS' data-ref="_ZNK4llvm10BitTracker16MachineEvaluator4eINSERKNS0_12RegisterCellES4_t" data-ref-filename="_ZNK4llvm10BitTracker16MachineEvaluator4eINSERKNS0_12RegisterCellES4_t">eINS</a>(<a class="local col4 ref" href="#74RC" title='RC' data-ref="74RC" data-ref-filename="74RC">RC</a>, <a class="member fn" href="BitTracker.h.html#_ZNK4llvm10BitTracker16MachineEvaluator4eXTRERKNS0_12RegisterCellEtt" title='llvm::BitTracker::MachineEvaluator::eXTR' data-ref="_ZNK4llvm10BitTracker16MachineEvaluator4eXTRERKNS0_12RegisterCellEtt" data-ref-filename="_ZNK4llvm10BitTracker16MachineEvaluator4eXTRERKNS0_12RegisterCellEtt">eXTR</a>(<a class="macro" href="#250" title="RegisterCell::ref(getCell(Reg[1], Inputs))" data-ref="_M/rc">rc</a>(<var>1</var>), <var>0</var>, <a class="local col3 ref" href="#73PW" title='PW' data-ref="73PW" data-ref-filename="73PW">PW</a>), <var>0</var>), <a class="local col0 ref" href="#30Outputs" title='Outputs' data-ref="30Outputs" data-ref-filename="30Outputs">Outputs</a>)</a>;</td></tr>
<tr><th id="359">359</th><td>    }</td></tr>
<tr><th id="360">360</th><td></td></tr>
<tr><th id="361">361</th><td>    <i>// Arithmetic:</i></td></tr>
<tr><th id="362">362</th><td></td></tr>
<tr><th id="363">363</th><td>    <b>case</b> <a class="enum" href="../../../../build/lib/Target/Hexagon/HexagonGenInstrInfo.inc.html#llvm::Hexagon::A2_abs" title='llvm::Hexagon::A2_abs' data-ref="llvm::Hexagon::A2_abs" data-ref-filename="llvm..Hexagon..A2_abs">A2_abs</a>:</td></tr>
<tr><th id="364">364</th><td>    <b>case</b> <a class="enum" href="../../../../build/lib/Target/Hexagon/HexagonGenInstrInfo.inc.html#llvm::Hexagon::A2_absp" title='llvm::Hexagon::A2_absp' data-ref="llvm::Hexagon::A2_absp" data-ref-filename="llvm..Hexagon..A2_absp">A2_absp</a>:</td></tr>
<tr><th id="365">365</th><td>      <i>// TODO</i></td></tr>
<tr><th id="366">366</th><td>      <b>break</b>;</td></tr>
<tr><th id="367">367</th><td></td></tr>
<tr><th id="368">368</th><td>    <b>case</b> <a class="enum" href="../../../../build/lib/Target/Hexagon/HexagonGenInstrInfo.inc.html#llvm::Hexagon::A2_addsp" title='llvm::Hexagon::A2_addsp' data-ref="llvm::Hexagon::A2_addsp" data-ref-filename="llvm..Hexagon..A2_addsp">A2_addsp</a>: {</td></tr>
<tr><th id="369">369</th><td>      <a class="typedef" href="../../../../../include/bits/stdint-uintn.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t" data-ref-filename="uint16_t">uint16_t</a> <dfn class="local col5 decl" id="75W1" title='W1' data-type='uint16_t' data-ref="75W1" data-ref-filename="75W1">W1</dfn> = <a class="member fn" href="BitTracker.h.html#_ZNK4llvm10BitTracker16MachineEvaluator14getRegBitWidthERKNS0_11RegisterRefE" title='llvm::BitTracker::MachineEvaluator::getRegBitWidth' data-ref="_ZNK4llvm10BitTracker16MachineEvaluator14getRegBitWidthERKNS0_11RegisterRefE" data-ref-filename="_ZNK4llvm10BitTracker16MachineEvaluator14getRegBitWidthERKNS0_11RegisterRefE">getRegBitWidth</a>(<a class="local col5 ref" href="#35Reg" title='Reg' data-ref="35Reg" data-ref-filename="35Reg">Reg</a><a class="tu ref fn" href="#_ZNK12_GLOBAL__N_112RegisterRefsixEj" title='(anonymous namespace)::RegisterRefs::operator[]' data-use='c' data-ref="_ZNK12_GLOBAL__N_112RegisterRefsixEj" data-ref-filename="_ZNK12_GLOBAL__N_112RegisterRefsixEj">[<var>1</var>]</a>);</td></tr>
<tr><th id="370">370</th><td>      <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(W0 == <var>64</var> &amp;&amp; W1 == <var>32</var>);</td></tr>
<tr><th id="371">371</th><td>      <a class="typedef" href="HexagonBitTracker.h.html#llvm::HexagonEvaluator::RegisterCell" title='llvm::HexagonEvaluator::RegisterCell' data-type='BitTracker::RegisterCell' data-ref="llvm::HexagonEvaluator::RegisterCell" data-ref-filename="llvm..HexagonEvaluator..RegisterCell">RegisterCell</a> <dfn class="local col6 decl" id="76CW" title='CW' data-type='llvm::HexagonEvaluator::RegisterCell' data-ref="76CW" data-ref-filename="76CW">CW</dfn> = <a class="ref fn fake" href="BitTracker.h.html#300" title='llvm::BitTracker::RegisterCell::RegisterCell' data-ref="_ZN4llvm10BitTracker12RegisterCellC1ERKS1_" data-ref-filename="_ZN4llvm10BitTracker12RegisterCellC1ERKS1_"></a><a class="typedef" href="HexagonBitTracker.h.html#llvm::HexagonEvaluator::RegisterCell" title='llvm::HexagonEvaluator::RegisterCell' data-type='BitTracker::RegisterCell' data-ref="llvm::HexagonEvaluator::RegisterCell" data-ref-filename="llvm..HexagonEvaluator..RegisterCell">RegisterCell</a><a class="ref fn" href="BitTracker.h.html#_ZN4llvm10BitTracker12RegisterCellC1Et" title='llvm::BitTracker::RegisterCell::RegisterCell' data-ref="_ZN4llvm10BitTracker12RegisterCellC1Et" data-ref-filename="_ZN4llvm10BitTracker12RegisterCellC1Et">(</a><a class="local col1 ref" href="#61W0" title='W0' data-ref="61W0" data-ref-filename="61W0">W0</a>).<a class="ref fn" href="BitTracker.h.html#_ZN4llvm10BitTracker12RegisterCell6insertERKS1_RKNS0_7BitMaskE" title='llvm::BitTracker::RegisterCell::insert' data-ref="_ZN4llvm10BitTracker12RegisterCell6insertERKS1_RKNS0_7BitMaskE" data-ref-filename="_ZN4llvm10BitTracker12RegisterCell6insertERKS1_RKNS0_7BitMaskE">insert</a>(<a class="macro" href="#250" title="RegisterCell::ref(getCell(Reg[1], Inputs))" data-ref="_M/rc">rc</a>(<var>1</var>), <a class="typedef" href="#BT" title='BT' data-type='llvm::BitTracker' data-ref="BT" data-ref-filename="BT">BT</a>::<a class="type" href="BitTracker.h.html#llvm::BitTracker::BitMask" title='llvm::BitTracker::BitMask' data-ref="llvm::BitTracker::BitMask" data-ref-filename="llvm..BitTracker..BitMask">BitMask</a><a class="ref fn" href="BitTracker.h.html#_ZN4llvm10BitTracker7BitMaskC1Ett" title='llvm::BitTracker::BitMask::BitMask' data-ref="_ZN4llvm10BitTracker7BitMaskC1Ett" data-ref-filename="_ZN4llvm10BitTracker7BitMaskC1Ett">(</a><var>0</var>, <a class="local col5 ref" href="#75W1" title='W1' data-ref="75W1" data-ref-filename="75W1">W1</a>-<var>1</var>));</td></tr>
<tr><th id="372">372</th><td>      <a class="typedef" href="HexagonBitTracker.h.html#llvm::HexagonEvaluator::RegisterCell" title='llvm::HexagonEvaluator::RegisterCell' data-type='BitTracker::RegisterCell' data-ref="llvm::HexagonEvaluator::RegisterCell" data-ref-filename="llvm..HexagonEvaluator..RegisterCell">RegisterCell</a> <dfn class="local col7 decl" id="77RC" title='RC' data-type='llvm::HexagonEvaluator::RegisterCell' data-ref="77RC" data-ref-filename="77RC">RC</dfn> = <a class="member fn" href="BitTracker.h.html#_ZNK4llvm10BitTracker16MachineEvaluator4eADDERKNS0_12RegisterCellES4_" title='llvm::BitTracker::MachineEvaluator::eADD' data-ref="_ZNK4llvm10BitTracker16MachineEvaluator4eADDERKNS0_12RegisterCellES4_" data-ref-filename="_ZNK4llvm10BitTracker16MachineEvaluator4eADDERKNS0_12RegisterCellES4_">eADD</a>(<a class="member fn" href="BitTracker.h.html#_ZNK4llvm10BitTracker16MachineEvaluator4eSXTERKNS0_12RegisterCellEt" title='llvm::BitTracker::MachineEvaluator::eSXT' data-ref="_ZNK4llvm10BitTracker16MachineEvaluator4eSXTERKNS0_12RegisterCellEt" data-ref-filename="_ZNK4llvm10BitTracker16MachineEvaluator4eSXTERKNS0_12RegisterCellEt">eSXT</a>(<a class="local col6 ref" href="#76CW" title='CW' data-ref="76CW" data-ref-filename="76CW">CW</a>, <a class="local col5 ref" href="#75W1" title='W1' data-ref="75W1" data-ref-filename="75W1">W1</a>), <a class="macro" href="#250" title="RegisterCell::ref(getCell(Reg[2], Inputs))" data-ref="_M/rc">rc</a>(<var>2</var>));</td></tr>
<tr><th id="373">373</th><td>      <b>return</b> <a class="local col6 ref" href="#36rr0" title='rr0' data-ref="36rr0" data-ref-filename="36rr0">rr0</a><a class="tu ref fn" href="#_ZZNK4llvm16HexagonEvaluator8evaluateERKNS_12MachineInstrERKSt3mapIjNS_10BitTracker12RegisterCellESt4lessIjESaISt4pairIKjS6_EEERSD_ENK3$_0clERKS6_SG_" title='llvm::HexagonEvaluator::evaluate(const llvm::MachineInstr &amp;, const llvm::HexagonEvaluator::CellMapType &amp;, llvm::HexagonEvaluator::CellMapType &amp;)::(anonymous class)::operator()' data-use='c' data-ref="_ZZNK4llvm16HexagonEvaluator8evaluateERKNS_12MachineInstrERKSt3mapIjNS_10BitTracker12RegisterCellESt4lessIjESaISt4pairIKjS6_EEERSD_ENK3$_0clERKS6_SG_" data-ref-filename="_ZZNK4llvm16HexagonEvaluator8evaluateERKNS_12MachineInstrERKSt3mapIjNS_10BitTracker12RegisterCellESt4lessIjESaISt4pairIKjS6_EEERSD_ENK3$_0clERKS6_SG_">(<a class="local col7 ref" href="#77RC" title='RC' data-ref="77RC" data-ref-filename="77RC">RC</a>, <a class="local col0 ref" href="#30Outputs" title='Outputs' data-ref="30Outputs" data-ref-filename="30Outputs">Outputs</a>)</a>;</td></tr>
<tr><th id="374">374</th><td>    }</td></tr>
<tr><th id="375">375</th><td>    <b>case</b> <a class="enum" href="../../../../build/lib/Target/Hexagon/HexagonGenInstrInfo.inc.html#llvm::Hexagon::A2_add" title='llvm::Hexagon::A2_add' data-ref="llvm::Hexagon::A2_add" data-ref-filename="llvm..Hexagon..A2_add">A2_add</a>:</td></tr>
<tr><th id="376">376</th><td>    <b>case</b> <a class="enum" href="../../../../build/lib/Target/Hexagon/HexagonGenInstrInfo.inc.html#llvm::Hexagon::A2_addp" title='llvm::Hexagon::A2_addp' data-ref="llvm::Hexagon::A2_addp" data-ref-filename="llvm..Hexagon..A2_addp">A2_addp</a>:</td></tr>
<tr><th id="377">377</th><td>      <b>return</b> <a class="local col6 ref" href="#36rr0" title='rr0' data-ref="36rr0" data-ref-filename="36rr0">rr0</a><a class="tu ref fn" href="#_ZZNK4llvm16HexagonEvaluator8evaluateERKNS_12MachineInstrERKSt3mapIjNS_10BitTracker12RegisterCellESt4lessIjESaISt4pairIKjS6_EEERSD_ENK3$_0clERKS6_SG_" title='llvm::HexagonEvaluator::evaluate(const llvm::MachineInstr &amp;, const llvm::HexagonEvaluator::CellMapType &amp;, llvm::HexagonEvaluator::CellMapType &amp;)::(anonymous class)::operator()' data-use='c' data-ref="_ZZNK4llvm16HexagonEvaluator8evaluateERKNS_12MachineInstrERKSt3mapIjNS_10BitTracker12RegisterCellESt4lessIjESaISt4pairIKjS6_EEERSD_ENK3$_0clERKS6_SG_" data-ref-filename="_ZZNK4llvm16HexagonEvaluator8evaluateERKNS_12MachineInstrERKSt3mapIjNS_10BitTracker12RegisterCellESt4lessIjESaISt4pairIKjS6_EEERSD_ENK3$_0clERKS6_SG_">(<a class="member fn" href="BitTracker.h.html#_ZNK4llvm10BitTracker16MachineEvaluator4eADDERKNS0_12RegisterCellES4_" title='llvm::BitTracker::MachineEvaluator::eADD' data-ref="_ZNK4llvm10BitTracker16MachineEvaluator4eADDERKNS0_12RegisterCellES4_" data-ref-filename="_ZNK4llvm10BitTracker16MachineEvaluator4eADDERKNS0_12RegisterCellES4_">eADD</a>(<a class="macro" href="#250" title="RegisterCell::ref(getCell(Reg[1], Inputs))" data-ref="_M/rc">rc</a>(<var>1</var>), <a class="macro" href="#250" title="RegisterCell::ref(getCell(Reg[2], Inputs))" data-ref="_M/rc">rc</a>(<var>2</var>)), <a class="local col0 ref" href="#30Outputs" title='Outputs' data-ref="30Outputs" data-ref-filename="30Outputs">Outputs</a>)</a>;</td></tr>
<tr><th id="378">378</th><td>    <b>case</b> <a class="enum" href="../../../../build/lib/Target/Hexagon/HexagonGenInstrInfo.inc.html#llvm::Hexagon::A2_addi" title='llvm::Hexagon::A2_addi' data-ref="llvm::Hexagon::A2_addi" data-ref-filename="llvm..Hexagon..A2_addi">A2_addi</a>:</td></tr>
<tr><th id="379">379</th><td>      <b>return</b> <a class="local col6 ref" href="#36rr0" title='rr0' data-ref="36rr0" data-ref-filename="36rr0">rr0</a><a class="tu ref fn" href="#_ZZNK4llvm16HexagonEvaluator8evaluateERKNS_12MachineInstrERKSt3mapIjNS_10BitTracker12RegisterCellESt4lessIjESaISt4pairIKjS6_EEERSD_ENK3$_0clERKS6_SG_" title='llvm::HexagonEvaluator::evaluate(const llvm::MachineInstr &amp;, const llvm::HexagonEvaluator::CellMapType &amp;, llvm::HexagonEvaluator::CellMapType &amp;)::(anonymous class)::operator()' data-use='c' data-ref="_ZZNK4llvm16HexagonEvaluator8evaluateERKNS_12MachineInstrERKSt3mapIjNS_10BitTracker12RegisterCellESt4lessIjESaISt4pairIKjS6_EEERSD_ENK3$_0clERKS6_SG_" data-ref-filename="_ZZNK4llvm16HexagonEvaluator8evaluateERKNS_12MachineInstrERKSt3mapIjNS_10BitTracker12RegisterCellESt4lessIjESaISt4pairIKjS6_EEERSD_ENK3$_0clERKS6_SG_">(<a class="member fn" href="BitTracker.h.html#_ZNK4llvm10BitTracker16MachineEvaluator4eADDERKNS0_12RegisterCellES4_" title='llvm::BitTracker::MachineEvaluator::eADD' data-ref="_ZNK4llvm10BitTracker16MachineEvaluator4eADDERKNS0_12RegisterCellES4_" data-ref-filename="_ZNK4llvm10BitTracker16MachineEvaluator4eADDERKNS0_12RegisterCellES4_">eADD</a>(<a class="macro" href="#250" title="RegisterCell::ref(getCell(Reg[1], Inputs))" data-ref="_M/rc">rc</a>(<var>1</var>), <a class="member fn" href="BitTracker.h.html#_ZNK4llvm10BitTracker16MachineEvaluator4eIMMElt" title='llvm::BitTracker::MachineEvaluator::eIMM' data-ref="_ZNK4llvm10BitTracker16MachineEvaluator4eIMMElt" data-ref-filename="_ZNK4llvm10BitTracker16MachineEvaluator4eIMMElt">eIMM</a>(<a class="macro" href="#251" title="MI.getOperand(2).getImm()" data-ref="_M/im">im</a>(<var>2</var>), <a class="local col1 ref" href="#61W0" title='W0' data-ref="61W0" data-ref-filename="61W0">W0</a>)), <a class="local col0 ref" href="#30Outputs" title='Outputs' data-ref="30Outputs" data-ref-filename="30Outputs">Outputs</a>)</a>;</td></tr>
<tr><th id="380">380</th><td>    <b>case</b> <a class="enum" href="../../../../build/lib/Target/Hexagon/HexagonGenInstrInfo.inc.html#llvm::Hexagon::S4_addi_asl_ri" title='llvm::Hexagon::S4_addi_asl_ri' data-ref="llvm::Hexagon::S4_addi_asl_ri" data-ref-filename="llvm..Hexagon..S4_addi_asl_ri">S4_addi_asl_ri</a>: {</td></tr>
<tr><th id="381">381</th><td>      <a class="typedef" href="HexagonBitTracker.h.html#llvm::HexagonEvaluator::RegisterCell" title='llvm::HexagonEvaluator::RegisterCell' data-type='BitTracker::RegisterCell' data-ref="llvm::HexagonEvaluator::RegisterCell" data-ref-filename="llvm..HexagonEvaluator..RegisterCell">RegisterCell</a> <dfn class="local col8 decl" id="78RC" title='RC' data-type='llvm::HexagonEvaluator::RegisterCell' data-ref="78RC" data-ref-filename="78RC">RC</dfn> = <a class="member fn" href="BitTracker.h.html#_ZNK4llvm10BitTracker16MachineEvaluator4eADDERKNS0_12RegisterCellES4_" title='llvm::BitTracker::MachineEvaluator::eADD' data-ref="_ZNK4llvm10BitTracker16MachineEvaluator4eADDERKNS0_12RegisterCellES4_" data-ref-filename="_ZNK4llvm10BitTracker16MachineEvaluator4eADDERKNS0_12RegisterCellES4_">eADD</a>(<a class="member fn" href="BitTracker.h.html#_ZNK4llvm10BitTracker16MachineEvaluator4eIMMElt" title='llvm::BitTracker::MachineEvaluator::eIMM' data-ref="_ZNK4llvm10BitTracker16MachineEvaluator4eIMMElt" data-ref-filename="_ZNK4llvm10BitTracker16MachineEvaluator4eIMMElt">eIMM</a>(<a class="macro" href="#251" title="MI.getOperand(1).getImm()" data-ref="_M/im">im</a>(<var>1</var>), <a class="local col1 ref" href="#61W0" title='W0' data-ref="61W0" data-ref-filename="61W0">W0</a>), <a class="member fn" href="BitTracker.h.html#_ZNK4llvm10BitTracker16MachineEvaluator4eASLERKNS0_12RegisterCellEt" title='llvm::BitTracker::MachineEvaluator::eASL' data-ref="_ZNK4llvm10BitTracker16MachineEvaluator4eASLERKNS0_12RegisterCellEt" data-ref-filename="_ZNK4llvm10BitTracker16MachineEvaluator4eASLERKNS0_12RegisterCellEt">eASL</a>(<a class="macro" href="#250" title="RegisterCell::ref(getCell(Reg[2], Inputs))" data-ref="_M/rc">rc</a>(<var>2</var>), <a class="macro" href="#251" title="MI.getOperand(3).getImm()" data-ref="_M/im">im</a>(<var>3</var>)));</td></tr>
<tr><th id="382">382</th><td>      <b>return</b> <a class="local col6 ref" href="#36rr0" title='rr0' data-ref="36rr0" data-ref-filename="36rr0">rr0</a><a class="tu ref fn" href="#_ZZNK4llvm16HexagonEvaluator8evaluateERKNS_12MachineInstrERKSt3mapIjNS_10BitTracker12RegisterCellESt4lessIjESaISt4pairIKjS6_EEERSD_ENK3$_0clERKS6_SG_" title='llvm::HexagonEvaluator::evaluate(const llvm::MachineInstr &amp;, const llvm::HexagonEvaluator::CellMapType &amp;, llvm::HexagonEvaluator::CellMapType &amp;)::(anonymous class)::operator()' data-use='c' data-ref="_ZZNK4llvm16HexagonEvaluator8evaluateERKNS_12MachineInstrERKSt3mapIjNS_10BitTracker12RegisterCellESt4lessIjESaISt4pairIKjS6_EEERSD_ENK3$_0clERKS6_SG_" data-ref-filename="_ZZNK4llvm16HexagonEvaluator8evaluateERKNS_12MachineInstrERKSt3mapIjNS_10BitTracker12RegisterCellESt4lessIjESaISt4pairIKjS6_EEERSD_ENK3$_0clERKS6_SG_">(<a class="local col8 ref" href="#78RC" title='RC' data-ref="78RC" data-ref-filename="78RC">RC</a>, <a class="local col0 ref" href="#30Outputs" title='Outputs' data-ref="30Outputs" data-ref-filename="30Outputs">Outputs</a>)</a>;</td></tr>
<tr><th id="383">383</th><td>    }</td></tr>
<tr><th id="384">384</th><td>    <b>case</b> <a class="enum" href="../../../../build/lib/Target/Hexagon/HexagonGenInstrInfo.inc.html#llvm::Hexagon::S4_addi_lsr_ri" title='llvm::Hexagon::S4_addi_lsr_ri' data-ref="llvm::Hexagon::S4_addi_lsr_ri" data-ref-filename="llvm..Hexagon..S4_addi_lsr_ri">S4_addi_lsr_ri</a>: {</td></tr>
<tr><th id="385">385</th><td>      <a class="typedef" href="HexagonBitTracker.h.html#llvm::HexagonEvaluator::RegisterCell" title='llvm::HexagonEvaluator::RegisterCell' data-type='BitTracker::RegisterCell' data-ref="llvm::HexagonEvaluator::RegisterCell" data-ref-filename="llvm..HexagonEvaluator..RegisterCell">RegisterCell</a> <dfn class="local col9 decl" id="79RC" title='RC' data-type='llvm::HexagonEvaluator::RegisterCell' data-ref="79RC" data-ref-filename="79RC">RC</dfn> = <a class="member fn" href="BitTracker.h.html#_ZNK4llvm10BitTracker16MachineEvaluator4eADDERKNS0_12RegisterCellES4_" title='llvm::BitTracker::MachineEvaluator::eADD' data-ref="_ZNK4llvm10BitTracker16MachineEvaluator4eADDERKNS0_12RegisterCellES4_" data-ref-filename="_ZNK4llvm10BitTracker16MachineEvaluator4eADDERKNS0_12RegisterCellES4_">eADD</a>(<a class="member fn" href="BitTracker.h.html#_ZNK4llvm10BitTracker16MachineEvaluator4eIMMElt" title='llvm::BitTracker::MachineEvaluator::eIMM' data-ref="_ZNK4llvm10BitTracker16MachineEvaluator4eIMMElt" data-ref-filename="_ZNK4llvm10BitTracker16MachineEvaluator4eIMMElt">eIMM</a>(<a class="macro" href="#251" title="MI.getOperand(1).getImm()" data-ref="_M/im">im</a>(<var>1</var>), <a class="local col1 ref" href="#61W0" title='W0' data-ref="61W0" data-ref-filename="61W0">W0</a>), <a class="member fn" href="BitTracker.h.html#_ZNK4llvm10BitTracker16MachineEvaluator4eLSRERKNS0_12RegisterCellEt" title='llvm::BitTracker::MachineEvaluator::eLSR' data-ref="_ZNK4llvm10BitTracker16MachineEvaluator4eLSRERKNS0_12RegisterCellEt" data-ref-filename="_ZNK4llvm10BitTracker16MachineEvaluator4eLSRERKNS0_12RegisterCellEt">eLSR</a>(<a class="macro" href="#250" title="RegisterCell::ref(getCell(Reg[2], Inputs))" data-ref="_M/rc">rc</a>(<var>2</var>), <a class="macro" href="#251" title="MI.getOperand(3).getImm()" data-ref="_M/im">im</a>(<var>3</var>)));</td></tr>
<tr><th id="386">386</th><td>      <b>return</b> <a class="local col6 ref" href="#36rr0" title='rr0' data-ref="36rr0" data-ref-filename="36rr0">rr0</a><a class="tu ref fn" href="#_ZZNK4llvm16HexagonEvaluator8evaluateERKNS_12MachineInstrERKSt3mapIjNS_10BitTracker12RegisterCellESt4lessIjESaISt4pairIKjS6_EEERSD_ENK3$_0clERKS6_SG_" title='llvm::HexagonEvaluator::evaluate(const llvm::MachineInstr &amp;, const llvm::HexagonEvaluator::CellMapType &amp;, llvm::HexagonEvaluator::CellMapType &amp;)::(anonymous class)::operator()' data-use='c' data-ref="_ZZNK4llvm16HexagonEvaluator8evaluateERKNS_12MachineInstrERKSt3mapIjNS_10BitTracker12RegisterCellESt4lessIjESaISt4pairIKjS6_EEERSD_ENK3$_0clERKS6_SG_" data-ref-filename="_ZZNK4llvm16HexagonEvaluator8evaluateERKNS_12MachineInstrERKSt3mapIjNS_10BitTracker12RegisterCellESt4lessIjESaISt4pairIKjS6_EEERSD_ENK3$_0clERKS6_SG_">(<a class="local col9 ref" href="#79RC" title='RC' data-ref="79RC" data-ref-filename="79RC">RC</a>, <a class="local col0 ref" href="#30Outputs" title='Outputs' data-ref="30Outputs" data-ref-filename="30Outputs">Outputs</a>)</a>;</td></tr>
<tr><th id="387">387</th><td>    }</td></tr>
<tr><th id="388">388</th><td>    <b>case</b> <a class="enum" href="../../../../build/lib/Target/Hexagon/HexagonGenInstrInfo.inc.html#llvm::Hexagon::S4_addaddi" title='llvm::Hexagon::S4_addaddi' data-ref="llvm::Hexagon::S4_addaddi" data-ref-filename="llvm..Hexagon..S4_addaddi">S4_addaddi</a>: {</td></tr>
<tr><th id="389">389</th><td>      <a class="typedef" href="HexagonBitTracker.h.html#llvm::HexagonEvaluator::RegisterCell" title='llvm::HexagonEvaluator::RegisterCell' data-type='BitTracker::RegisterCell' data-ref="llvm::HexagonEvaluator::RegisterCell" data-ref-filename="llvm..HexagonEvaluator..RegisterCell">RegisterCell</a> <dfn class="local col0 decl" id="80RC" title='RC' data-type='llvm::HexagonEvaluator::RegisterCell' data-ref="80RC" data-ref-filename="80RC">RC</dfn> = <a class="member fn" href="BitTracker.h.html#_ZNK4llvm10BitTracker16MachineEvaluator4eADDERKNS0_12RegisterCellES4_" title='llvm::BitTracker::MachineEvaluator::eADD' data-ref="_ZNK4llvm10BitTracker16MachineEvaluator4eADDERKNS0_12RegisterCellES4_" data-ref-filename="_ZNK4llvm10BitTracker16MachineEvaluator4eADDERKNS0_12RegisterCellES4_">eADD</a>(<a class="macro" href="#250" title="RegisterCell::ref(getCell(Reg[1], Inputs))" data-ref="_M/rc">rc</a>(<var>1</var>), <a class="member fn" href="BitTracker.h.html#_ZNK4llvm10BitTracker16MachineEvaluator4eADDERKNS0_12RegisterCellES4_" title='llvm::BitTracker::MachineEvaluator::eADD' data-ref="_ZNK4llvm10BitTracker16MachineEvaluator4eADDERKNS0_12RegisterCellES4_" data-ref-filename="_ZNK4llvm10BitTracker16MachineEvaluator4eADDERKNS0_12RegisterCellES4_">eADD</a>(<a class="macro" href="#250" title="RegisterCell::ref(getCell(Reg[2], Inputs))" data-ref="_M/rc">rc</a>(<var>2</var>), <a class="member fn" href="BitTracker.h.html#_ZNK4llvm10BitTracker16MachineEvaluator4eIMMElt" title='llvm::BitTracker::MachineEvaluator::eIMM' data-ref="_ZNK4llvm10BitTracker16MachineEvaluator4eIMMElt" data-ref-filename="_ZNK4llvm10BitTracker16MachineEvaluator4eIMMElt">eIMM</a>(<a class="macro" href="#251" title="MI.getOperand(3).getImm()" data-ref="_M/im">im</a>(<var>3</var>), <a class="local col1 ref" href="#61W0" title='W0' data-ref="61W0" data-ref-filename="61W0">W0</a>)));</td></tr>
<tr><th id="390">390</th><td>      <b>return</b> <a class="local col6 ref" href="#36rr0" title='rr0' data-ref="36rr0" data-ref-filename="36rr0">rr0</a><a class="tu ref fn" href="#_ZZNK4llvm16HexagonEvaluator8evaluateERKNS_12MachineInstrERKSt3mapIjNS_10BitTracker12RegisterCellESt4lessIjESaISt4pairIKjS6_EEERSD_ENK3$_0clERKS6_SG_" title='llvm::HexagonEvaluator::evaluate(const llvm::MachineInstr &amp;, const llvm::HexagonEvaluator::CellMapType &amp;, llvm::HexagonEvaluator::CellMapType &amp;)::(anonymous class)::operator()' data-use='c' data-ref="_ZZNK4llvm16HexagonEvaluator8evaluateERKNS_12MachineInstrERKSt3mapIjNS_10BitTracker12RegisterCellESt4lessIjESaISt4pairIKjS6_EEERSD_ENK3$_0clERKS6_SG_" data-ref-filename="_ZZNK4llvm16HexagonEvaluator8evaluateERKNS_12MachineInstrERKSt3mapIjNS_10BitTracker12RegisterCellESt4lessIjESaISt4pairIKjS6_EEERSD_ENK3$_0clERKS6_SG_">(<a class="local col0 ref" href="#80RC" title='RC' data-ref="80RC" data-ref-filename="80RC">RC</a>, <a class="local col0 ref" href="#30Outputs" title='Outputs' data-ref="30Outputs" data-ref-filename="30Outputs">Outputs</a>)</a>;</td></tr>
<tr><th id="391">391</th><td>    }</td></tr>
<tr><th id="392">392</th><td>    <b>case</b> <a class="enum" href="../../../../build/lib/Target/Hexagon/HexagonGenInstrInfo.inc.html#llvm::Hexagon::M4_mpyri_addi" title='llvm::Hexagon::M4_mpyri_addi' data-ref="llvm::Hexagon::M4_mpyri_addi" data-ref-filename="llvm..Hexagon..M4_mpyri_addi">M4_mpyri_addi</a>: {</td></tr>
<tr><th id="393">393</th><td>      <a class="typedef" href="HexagonBitTracker.h.html#llvm::HexagonEvaluator::RegisterCell" title='llvm::HexagonEvaluator::RegisterCell' data-type='BitTracker::RegisterCell' data-ref="llvm::HexagonEvaluator::RegisterCell" data-ref-filename="llvm..HexagonEvaluator..RegisterCell">RegisterCell</a> <dfn class="local col1 decl" id="81M" title='M' data-type='llvm::HexagonEvaluator::RegisterCell' data-ref="81M" data-ref-filename="81M">M</dfn> = <a class="member fn" href="BitTracker.h.html#_ZNK4llvm10BitTracker16MachineEvaluator4eMLSERKNS0_12RegisterCellES4_" title='llvm::BitTracker::MachineEvaluator::eMLS' data-ref="_ZNK4llvm10BitTracker16MachineEvaluator4eMLSERKNS0_12RegisterCellES4_" data-ref-filename="_ZNK4llvm10BitTracker16MachineEvaluator4eMLSERKNS0_12RegisterCellES4_">eMLS</a>(<a class="macro" href="#250" title="RegisterCell::ref(getCell(Reg[2], Inputs))" data-ref="_M/rc">rc</a>(<var>2</var>), <a class="member fn" href="BitTracker.h.html#_ZNK4llvm10BitTracker16MachineEvaluator4eIMMElt" title='llvm::BitTracker::MachineEvaluator::eIMM' data-ref="_ZNK4llvm10BitTracker16MachineEvaluator4eIMMElt" data-ref-filename="_ZNK4llvm10BitTracker16MachineEvaluator4eIMMElt">eIMM</a>(<a class="macro" href="#251" title="MI.getOperand(3).getImm()" data-ref="_M/im">im</a>(<var>3</var>), <a class="local col1 ref" href="#61W0" title='W0' data-ref="61W0" data-ref-filename="61W0">W0</a>));</td></tr>
<tr><th id="394">394</th><td>      <a class="typedef" href="HexagonBitTracker.h.html#llvm::HexagonEvaluator::RegisterCell" title='llvm::HexagonEvaluator::RegisterCell' data-type='BitTracker::RegisterCell' data-ref="llvm::HexagonEvaluator::RegisterCell" data-ref-filename="llvm..HexagonEvaluator..RegisterCell">RegisterCell</a> <dfn class="local col2 decl" id="82RC" title='RC' data-type='llvm::HexagonEvaluator::RegisterCell' data-ref="82RC" data-ref-filename="82RC">RC</dfn> = <a class="member fn" href="BitTracker.h.html#_ZNK4llvm10BitTracker16MachineEvaluator4eADDERKNS0_12RegisterCellES4_" title='llvm::BitTracker::MachineEvaluator::eADD' data-ref="_ZNK4llvm10BitTracker16MachineEvaluator4eADDERKNS0_12RegisterCellES4_" data-ref-filename="_ZNK4llvm10BitTracker16MachineEvaluator4eADDERKNS0_12RegisterCellES4_">eADD</a>(<a class="member fn" href="BitTracker.h.html#_ZNK4llvm10BitTracker16MachineEvaluator4eIMMElt" title='llvm::BitTracker::MachineEvaluator::eIMM' data-ref="_ZNK4llvm10BitTracker16MachineEvaluator4eIMMElt" data-ref-filename="_ZNK4llvm10BitTracker16MachineEvaluator4eIMMElt">eIMM</a>(<a class="macro" href="#251" title="MI.getOperand(1).getImm()" data-ref="_M/im">im</a>(<var>1</var>), <a class="local col1 ref" href="#61W0" title='W0' data-ref="61W0" data-ref-filename="61W0">W0</a>), <a class="local col3 ref" href="#43lo" title='lo' data-ref="43lo" data-ref-filename="43lo">lo</a><a class="tu ref fn" href="#_ZZNK4llvm16HexagonEvaluator8evaluateERKNS_12MachineInstrERKSt3mapIjNS_10BitTracker12RegisterCellESt4lessIjESaISt4pairIKjS6_EEERSD_ENK3$_1clERKS6_t" title='llvm::HexagonEvaluator::evaluate(const llvm::MachineInstr &amp;, const llvm::HexagonEvaluator::CellMapType &amp;, llvm::HexagonEvaluator::CellMapType &amp;)::(anonymous class)::operator()' data-use='c' data-ref="_ZZNK4llvm16HexagonEvaluator8evaluateERKNS_12MachineInstrERKSt3mapIjNS_10BitTracker12RegisterCellESt4lessIjESaISt4pairIKjS6_EEERSD_ENK3$_1clERKS6_t" data-ref-filename="_ZZNK4llvm16HexagonEvaluator8evaluateERKNS_12MachineInstrERKSt3mapIjNS_10BitTracker12RegisterCellESt4lessIjESaISt4pairIKjS6_EEERSD_ENK3$_1clERKS6_t">(<a class="local col1 ref" href="#81M" title='M' data-ref="81M" data-ref-filename="81M">M</a>, <a class="local col1 ref" href="#61W0" title='W0' data-ref="61W0" data-ref-filename="61W0">W0</a>)</a>);</td></tr>
<tr><th id="395">395</th><td>      <b>return</b> <a class="local col6 ref" href="#36rr0" title='rr0' data-ref="36rr0" data-ref-filename="36rr0">rr0</a><a class="tu ref fn" href="#_ZZNK4llvm16HexagonEvaluator8evaluateERKNS_12MachineInstrERKSt3mapIjNS_10BitTracker12RegisterCellESt4lessIjESaISt4pairIKjS6_EEERSD_ENK3$_0clERKS6_SG_" title='llvm::HexagonEvaluator::evaluate(const llvm::MachineInstr &amp;, const llvm::HexagonEvaluator::CellMapType &amp;, llvm::HexagonEvaluator::CellMapType &amp;)::(anonymous class)::operator()' data-use='c' data-ref="_ZZNK4llvm16HexagonEvaluator8evaluateERKNS_12MachineInstrERKSt3mapIjNS_10BitTracker12RegisterCellESt4lessIjESaISt4pairIKjS6_EEERSD_ENK3$_0clERKS6_SG_" data-ref-filename="_ZZNK4llvm16HexagonEvaluator8evaluateERKNS_12MachineInstrERKSt3mapIjNS_10BitTracker12RegisterCellESt4lessIjESaISt4pairIKjS6_EEERSD_ENK3$_0clERKS6_SG_">(<a class="local col2 ref" href="#82RC" title='RC' data-ref="82RC" data-ref-filename="82RC">RC</a>, <a class="local col0 ref" href="#30Outputs" title='Outputs' data-ref="30Outputs" data-ref-filename="30Outputs">Outputs</a>)</a>;</td></tr>
<tr><th id="396">396</th><td>    }</td></tr>
<tr><th id="397">397</th><td>    <b>case</b> <a class="enum" href="../../../../build/lib/Target/Hexagon/HexagonGenInstrInfo.inc.html#llvm::Hexagon::M4_mpyrr_addi" title='llvm::Hexagon::M4_mpyrr_addi' data-ref="llvm::Hexagon::M4_mpyrr_addi" data-ref-filename="llvm..Hexagon..M4_mpyrr_addi">M4_mpyrr_addi</a>: {</td></tr>
<tr><th id="398">398</th><td>      <a class="typedef" href="HexagonBitTracker.h.html#llvm::HexagonEvaluator::RegisterCell" title='llvm::HexagonEvaluator::RegisterCell' data-type='BitTracker::RegisterCell' data-ref="llvm::HexagonEvaluator::RegisterCell" data-ref-filename="llvm..HexagonEvaluator..RegisterCell">RegisterCell</a> <dfn class="local col3 decl" id="83M" title='M' data-type='llvm::HexagonEvaluator::RegisterCell' data-ref="83M" data-ref-filename="83M">M</dfn> = <a class="member fn" href="BitTracker.h.html#_ZNK4llvm10BitTracker16MachineEvaluator4eMLSERKNS0_12RegisterCellES4_" title='llvm::BitTracker::MachineEvaluator::eMLS' data-ref="_ZNK4llvm10BitTracker16MachineEvaluator4eMLSERKNS0_12RegisterCellES4_" data-ref-filename="_ZNK4llvm10BitTracker16MachineEvaluator4eMLSERKNS0_12RegisterCellES4_">eMLS</a>(<a class="macro" href="#250" title="RegisterCell::ref(getCell(Reg[2], Inputs))" data-ref="_M/rc">rc</a>(<var>2</var>), <a class="macro" href="#250" title="RegisterCell::ref(getCell(Reg[3], Inputs))" data-ref="_M/rc">rc</a>(<var>3</var>));</td></tr>
<tr><th id="399">399</th><td>      <a class="typedef" href="HexagonBitTracker.h.html#llvm::HexagonEvaluator::RegisterCell" title='llvm::HexagonEvaluator::RegisterCell' data-type='BitTracker::RegisterCell' data-ref="llvm::HexagonEvaluator::RegisterCell" data-ref-filename="llvm..HexagonEvaluator..RegisterCell">RegisterCell</a> <dfn class="local col4 decl" id="84RC" title='RC' data-type='llvm::HexagonEvaluator::RegisterCell' data-ref="84RC" data-ref-filename="84RC">RC</dfn> = <a class="member fn" href="BitTracker.h.html#_ZNK4llvm10BitTracker16MachineEvaluator4eADDERKNS0_12RegisterCellES4_" title='llvm::BitTracker::MachineEvaluator::eADD' data-ref="_ZNK4llvm10BitTracker16MachineEvaluator4eADDERKNS0_12RegisterCellES4_" data-ref-filename="_ZNK4llvm10BitTracker16MachineEvaluator4eADDERKNS0_12RegisterCellES4_">eADD</a>(<a class="member fn" href="BitTracker.h.html#_ZNK4llvm10BitTracker16MachineEvaluator4eIMMElt" title='llvm::BitTracker::MachineEvaluator::eIMM' data-ref="_ZNK4llvm10BitTracker16MachineEvaluator4eIMMElt" data-ref-filename="_ZNK4llvm10BitTracker16MachineEvaluator4eIMMElt">eIMM</a>(<a class="macro" href="#251" title="MI.getOperand(1).getImm()" data-ref="_M/im">im</a>(<var>1</var>), <a class="local col1 ref" href="#61W0" title='W0' data-ref="61W0" data-ref-filename="61W0">W0</a>), <a class="local col3 ref" href="#43lo" title='lo' data-ref="43lo" data-ref-filename="43lo">lo</a><a class="tu ref fn" href="#_ZZNK4llvm16HexagonEvaluator8evaluateERKNS_12MachineInstrERKSt3mapIjNS_10BitTracker12RegisterCellESt4lessIjESaISt4pairIKjS6_EEERSD_ENK3$_1clERKS6_t" title='llvm::HexagonEvaluator::evaluate(const llvm::MachineInstr &amp;, const llvm::HexagonEvaluator::CellMapType &amp;, llvm::HexagonEvaluator::CellMapType &amp;)::(anonymous class)::operator()' data-use='c' data-ref="_ZZNK4llvm16HexagonEvaluator8evaluateERKNS_12MachineInstrERKSt3mapIjNS_10BitTracker12RegisterCellESt4lessIjESaISt4pairIKjS6_EEERSD_ENK3$_1clERKS6_t" data-ref-filename="_ZZNK4llvm16HexagonEvaluator8evaluateERKNS_12MachineInstrERKSt3mapIjNS_10BitTracker12RegisterCellESt4lessIjESaISt4pairIKjS6_EEERSD_ENK3$_1clERKS6_t">(<a class="local col3 ref" href="#83M" title='M' data-ref="83M" data-ref-filename="83M">M</a>, <a class="local col1 ref" href="#61W0" title='W0' data-ref="61W0" data-ref-filename="61W0">W0</a>)</a>);</td></tr>
<tr><th id="400">400</th><td>      <b>return</b> <a class="local col6 ref" href="#36rr0" title='rr0' data-ref="36rr0" data-ref-filename="36rr0">rr0</a><a class="tu ref fn" href="#_ZZNK4llvm16HexagonEvaluator8evaluateERKNS_12MachineInstrERKSt3mapIjNS_10BitTracker12RegisterCellESt4lessIjESaISt4pairIKjS6_EEERSD_ENK3$_0clERKS6_SG_" title='llvm::HexagonEvaluator::evaluate(const llvm::MachineInstr &amp;, const llvm::HexagonEvaluator::CellMapType &amp;, llvm::HexagonEvaluator::CellMapType &amp;)::(anonymous class)::operator()' data-use='c' data-ref="_ZZNK4llvm16HexagonEvaluator8evaluateERKNS_12MachineInstrERKSt3mapIjNS_10BitTracker12RegisterCellESt4lessIjESaISt4pairIKjS6_EEERSD_ENK3$_0clERKS6_SG_" data-ref-filename="_ZZNK4llvm16HexagonEvaluator8evaluateERKNS_12MachineInstrERKSt3mapIjNS_10BitTracker12RegisterCellESt4lessIjESaISt4pairIKjS6_EEERSD_ENK3$_0clERKS6_SG_">(<a class="local col4 ref" href="#84RC" title='RC' data-ref="84RC" data-ref-filename="84RC">RC</a>, <a class="local col0 ref" href="#30Outputs" title='Outputs' data-ref="30Outputs" data-ref-filename="30Outputs">Outputs</a>)</a>;</td></tr>
<tr><th id="401">401</th><td>    }</td></tr>
<tr><th id="402">402</th><td>    <b>case</b> <a class="enum" href="../../../../build/lib/Target/Hexagon/HexagonGenInstrInfo.inc.html#llvm::Hexagon::M4_mpyri_addr_u2" title='llvm::Hexagon::M4_mpyri_addr_u2' data-ref="llvm::Hexagon::M4_mpyri_addr_u2" data-ref-filename="llvm..Hexagon..M4_mpyri_addr_u2">M4_mpyri_addr_u2</a>: {</td></tr>
<tr><th id="403">403</th><td>      <a class="typedef" href="HexagonBitTracker.h.html#llvm::HexagonEvaluator::RegisterCell" title='llvm::HexagonEvaluator::RegisterCell' data-type='BitTracker::RegisterCell' data-ref="llvm::HexagonEvaluator::RegisterCell" data-ref-filename="llvm..HexagonEvaluator..RegisterCell">RegisterCell</a> <dfn class="local col5 decl" id="85M" title='M' data-type='llvm::HexagonEvaluator::RegisterCell' data-ref="85M" data-ref-filename="85M">M</dfn> = <a class="member fn" href="BitTracker.h.html#_ZNK4llvm10BitTracker16MachineEvaluator4eMLSERKNS0_12RegisterCellES4_" title='llvm::BitTracker::MachineEvaluator::eMLS' data-ref="_ZNK4llvm10BitTracker16MachineEvaluator4eMLSERKNS0_12RegisterCellES4_" data-ref-filename="_ZNK4llvm10BitTracker16MachineEvaluator4eMLSERKNS0_12RegisterCellES4_">eMLS</a>(<a class="member fn" href="BitTracker.h.html#_ZNK4llvm10BitTracker16MachineEvaluator4eIMMElt" title='llvm::BitTracker::MachineEvaluator::eIMM' data-ref="_ZNK4llvm10BitTracker16MachineEvaluator4eIMMElt" data-ref-filename="_ZNK4llvm10BitTracker16MachineEvaluator4eIMMElt">eIMM</a>(<a class="macro" href="#251" title="MI.getOperand(2).getImm()" data-ref="_M/im">im</a>(<var>2</var>), <a class="local col1 ref" href="#61W0" title='W0' data-ref="61W0" data-ref-filename="61W0">W0</a>), <a class="macro" href="#250" title="RegisterCell::ref(getCell(Reg[3], Inputs))" data-ref="_M/rc">rc</a>(<var>3</var>));</td></tr>
<tr><th id="404">404</th><td>      <a class="typedef" href="HexagonBitTracker.h.html#llvm::HexagonEvaluator::RegisterCell" title='llvm::HexagonEvaluator::RegisterCell' data-type='BitTracker::RegisterCell' data-ref="llvm::HexagonEvaluator::RegisterCell" data-ref-filename="llvm..HexagonEvaluator..RegisterCell">RegisterCell</a> <dfn class="local col6 decl" id="86RC" title='RC' data-type='llvm::HexagonEvaluator::RegisterCell' data-ref="86RC" data-ref-filename="86RC">RC</dfn> = <a class="member fn" href="BitTracker.h.html#_ZNK4llvm10BitTracker16MachineEvaluator4eADDERKNS0_12RegisterCellES4_" title='llvm::BitTracker::MachineEvaluator::eADD' data-ref="_ZNK4llvm10BitTracker16MachineEvaluator4eADDERKNS0_12RegisterCellES4_" data-ref-filename="_ZNK4llvm10BitTracker16MachineEvaluator4eADDERKNS0_12RegisterCellES4_">eADD</a>(<a class="macro" href="#250" title="RegisterCell::ref(getCell(Reg[1], Inputs))" data-ref="_M/rc">rc</a>(<var>1</var>), <a class="local col3 ref" href="#43lo" title='lo' data-ref="43lo" data-ref-filename="43lo">lo</a><a class="tu ref fn" href="#_ZZNK4llvm16HexagonEvaluator8evaluateERKNS_12MachineInstrERKSt3mapIjNS_10BitTracker12RegisterCellESt4lessIjESaISt4pairIKjS6_EEERSD_ENK3$_1clERKS6_t" title='llvm::HexagonEvaluator::evaluate(const llvm::MachineInstr &amp;, const llvm::HexagonEvaluator::CellMapType &amp;, llvm::HexagonEvaluator::CellMapType &amp;)::(anonymous class)::operator()' data-use='c' data-ref="_ZZNK4llvm16HexagonEvaluator8evaluateERKNS_12MachineInstrERKSt3mapIjNS_10BitTracker12RegisterCellESt4lessIjESaISt4pairIKjS6_EEERSD_ENK3$_1clERKS6_t" data-ref-filename="_ZZNK4llvm16HexagonEvaluator8evaluateERKNS_12MachineInstrERKSt3mapIjNS_10BitTracker12RegisterCellESt4lessIjESaISt4pairIKjS6_EEERSD_ENK3$_1clERKS6_t">(<a class="local col5 ref" href="#85M" title='M' data-ref="85M" data-ref-filename="85M">M</a>, <a class="local col1 ref" href="#61W0" title='W0' data-ref="61W0" data-ref-filename="61W0">W0</a>)</a>);</td></tr>
<tr><th id="405">405</th><td>      <b>return</b> <a class="local col6 ref" href="#36rr0" title='rr0' data-ref="36rr0" data-ref-filename="36rr0">rr0</a><a class="tu ref fn" href="#_ZZNK4llvm16HexagonEvaluator8evaluateERKNS_12MachineInstrERKSt3mapIjNS_10BitTracker12RegisterCellESt4lessIjESaISt4pairIKjS6_EEERSD_ENK3$_0clERKS6_SG_" title='llvm::HexagonEvaluator::evaluate(const llvm::MachineInstr &amp;, const llvm::HexagonEvaluator::CellMapType &amp;, llvm::HexagonEvaluator::CellMapType &amp;)::(anonymous class)::operator()' data-use='c' data-ref="_ZZNK4llvm16HexagonEvaluator8evaluateERKNS_12MachineInstrERKSt3mapIjNS_10BitTracker12RegisterCellESt4lessIjESaISt4pairIKjS6_EEERSD_ENK3$_0clERKS6_SG_" data-ref-filename="_ZZNK4llvm16HexagonEvaluator8evaluateERKNS_12MachineInstrERKSt3mapIjNS_10BitTracker12RegisterCellESt4lessIjESaISt4pairIKjS6_EEERSD_ENK3$_0clERKS6_SG_">(<a class="local col6 ref" href="#86RC" title='RC' data-ref="86RC" data-ref-filename="86RC">RC</a>, <a class="local col0 ref" href="#30Outputs" title='Outputs' data-ref="30Outputs" data-ref-filename="30Outputs">Outputs</a>)</a>;</td></tr>
<tr><th id="406">406</th><td>    }</td></tr>
<tr><th id="407">407</th><td>    <b>case</b> <a class="enum" href="../../../../build/lib/Target/Hexagon/HexagonGenInstrInfo.inc.html#llvm::Hexagon::M4_mpyri_addr" title='llvm::Hexagon::M4_mpyri_addr' data-ref="llvm::Hexagon::M4_mpyri_addr" data-ref-filename="llvm..Hexagon..M4_mpyri_addr">M4_mpyri_addr</a>: {</td></tr>
<tr><th id="408">408</th><td>      <a class="typedef" href="HexagonBitTracker.h.html#llvm::HexagonEvaluator::RegisterCell" title='llvm::HexagonEvaluator::RegisterCell' data-type='BitTracker::RegisterCell' data-ref="llvm::HexagonEvaluator::RegisterCell" data-ref-filename="llvm..HexagonEvaluator..RegisterCell">RegisterCell</a> <dfn class="local col7 decl" id="87M" title='M' data-type='llvm::HexagonEvaluator::RegisterCell' data-ref="87M" data-ref-filename="87M">M</dfn> = <a class="member fn" href="BitTracker.h.html#_ZNK4llvm10BitTracker16MachineEvaluator4eMLSERKNS0_12RegisterCellES4_" title='llvm::BitTracker::MachineEvaluator::eMLS' data-ref="_ZNK4llvm10BitTracker16MachineEvaluator4eMLSERKNS0_12RegisterCellES4_" data-ref-filename="_ZNK4llvm10BitTracker16MachineEvaluator4eMLSERKNS0_12RegisterCellES4_">eMLS</a>(<a class="macro" href="#250" title="RegisterCell::ref(getCell(Reg[2], Inputs))" data-ref="_M/rc">rc</a>(<var>2</var>), <a class="member fn" href="BitTracker.h.html#_ZNK4llvm10BitTracker16MachineEvaluator4eIMMElt" title='llvm::BitTracker::MachineEvaluator::eIMM' data-ref="_ZNK4llvm10BitTracker16MachineEvaluator4eIMMElt" data-ref-filename="_ZNK4llvm10BitTracker16MachineEvaluator4eIMMElt">eIMM</a>(<a class="macro" href="#251" title="MI.getOperand(3).getImm()" data-ref="_M/im">im</a>(<var>3</var>), <a class="local col1 ref" href="#61W0" title='W0' data-ref="61W0" data-ref-filename="61W0">W0</a>));</td></tr>
<tr><th id="409">409</th><td>      <a class="typedef" href="HexagonBitTracker.h.html#llvm::HexagonEvaluator::RegisterCell" title='llvm::HexagonEvaluator::RegisterCell' data-type='BitTracker::RegisterCell' data-ref="llvm::HexagonEvaluator::RegisterCell" data-ref-filename="llvm..HexagonEvaluator..RegisterCell">RegisterCell</a> <dfn class="local col8 decl" id="88RC" title='RC' data-type='llvm::HexagonEvaluator::RegisterCell' data-ref="88RC" data-ref-filename="88RC">RC</dfn> = <a class="member fn" href="BitTracker.h.html#_ZNK4llvm10BitTracker16MachineEvaluator4eADDERKNS0_12RegisterCellES4_" title='llvm::BitTracker::MachineEvaluator::eADD' data-ref="_ZNK4llvm10BitTracker16MachineEvaluator4eADDERKNS0_12RegisterCellES4_" data-ref-filename="_ZNK4llvm10BitTracker16MachineEvaluator4eADDERKNS0_12RegisterCellES4_">eADD</a>(<a class="macro" href="#250" title="RegisterCell::ref(getCell(Reg[1], Inputs))" data-ref="_M/rc">rc</a>(<var>1</var>), <a class="local col3 ref" href="#43lo" title='lo' data-ref="43lo" data-ref-filename="43lo">lo</a><a class="tu ref fn" href="#_ZZNK4llvm16HexagonEvaluator8evaluateERKNS_12MachineInstrERKSt3mapIjNS_10BitTracker12RegisterCellESt4lessIjESaISt4pairIKjS6_EEERSD_ENK3$_1clERKS6_t" title='llvm::HexagonEvaluator::evaluate(const llvm::MachineInstr &amp;, const llvm::HexagonEvaluator::CellMapType &amp;, llvm::HexagonEvaluator::CellMapType &amp;)::(anonymous class)::operator()' data-use='c' data-ref="_ZZNK4llvm16HexagonEvaluator8evaluateERKNS_12MachineInstrERKSt3mapIjNS_10BitTracker12RegisterCellESt4lessIjESaISt4pairIKjS6_EEERSD_ENK3$_1clERKS6_t" data-ref-filename="_ZZNK4llvm16HexagonEvaluator8evaluateERKNS_12MachineInstrERKSt3mapIjNS_10BitTracker12RegisterCellESt4lessIjESaISt4pairIKjS6_EEERSD_ENK3$_1clERKS6_t">(<a class="local col7 ref" href="#87M" title='M' data-ref="87M" data-ref-filename="87M">M</a>, <a class="local col1 ref" href="#61W0" title='W0' data-ref="61W0" data-ref-filename="61W0">W0</a>)</a>);</td></tr>
<tr><th id="410">410</th><td>      <b>return</b> <a class="local col6 ref" href="#36rr0" title='rr0' data-ref="36rr0" data-ref-filename="36rr0">rr0</a><a class="tu ref fn" href="#_ZZNK4llvm16HexagonEvaluator8evaluateERKNS_12MachineInstrERKSt3mapIjNS_10BitTracker12RegisterCellESt4lessIjESaISt4pairIKjS6_EEERSD_ENK3$_0clERKS6_SG_" title='llvm::HexagonEvaluator::evaluate(const llvm::MachineInstr &amp;, const llvm::HexagonEvaluator::CellMapType &amp;, llvm::HexagonEvaluator::CellMapType &amp;)::(anonymous class)::operator()' data-use='c' data-ref="_ZZNK4llvm16HexagonEvaluator8evaluateERKNS_12MachineInstrERKSt3mapIjNS_10BitTracker12RegisterCellESt4lessIjESaISt4pairIKjS6_EEERSD_ENK3$_0clERKS6_SG_" data-ref-filename="_ZZNK4llvm16HexagonEvaluator8evaluateERKNS_12MachineInstrERKSt3mapIjNS_10BitTracker12RegisterCellESt4lessIjESaISt4pairIKjS6_EEERSD_ENK3$_0clERKS6_SG_">(<a class="local col8 ref" href="#88RC" title='RC' data-ref="88RC" data-ref-filename="88RC">RC</a>, <a class="local col0 ref" href="#30Outputs" title='Outputs' data-ref="30Outputs" data-ref-filename="30Outputs">Outputs</a>)</a>;</td></tr>
<tr><th id="411">411</th><td>    }</td></tr>
<tr><th id="412">412</th><td>    <b>case</b> <a class="enum" href="../../../../build/lib/Target/Hexagon/HexagonGenInstrInfo.inc.html#llvm::Hexagon::M4_mpyrr_addr" title='llvm::Hexagon::M4_mpyrr_addr' data-ref="llvm::Hexagon::M4_mpyrr_addr" data-ref-filename="llvm..Hexagon..M4_mpyrr_addr">M4_mpyrr_addr</a>: {</td></tr>
<tr><th id="413">413</th><td>      <a class="typedef" href="HexagonBitTracker.h.html#llvm::HexagonEvaluator::RegisterCell" title='llvm::HexagonEvaluator::RegisterCell' data-type='BitTracker::RegisterCell' data-ref="llvm::HexagonEvaluator::RegisterCell" data-ref-filename="llvm..HexagonEvaluator..RegisterCell">RegisterCell</a> <dfn class="local col9 decl" id="89M" title='M' data-type='llvm::HexagonEvaluator::RegisterCell' data-ref="89M" data-ref-filename="89M">M</dfn> = <a class="member fn" href="BitTracker.h.html#_ZNK4llvm10BitTracker16MachineEvaluator4eMLSERKNS0_12RegisterCellES4_" title='llvm::BitTracker::MachineEvaluator::eMLS' data-ref="_ZNK4llvm10BitTracker16MachineEvaluator4eMLSERKNS0_12RegisterCellES4_" data-ref-filename="_ZNK4llvm10BitTracker16MachineEvaluator4eMLSERKNS0_12RegisterCellES4_">eMLS</a>(<a class="macro" href="#250" title="RegisterCell::ref(getCell(Reg[2], Inputs))" data-ref="_M/rc">rc</a>(<var>2</var>), <a class="macro" href="#250" title="RegisterCell::ref(getCell(Reg[3], Inputs))" data-ref="_M/rc">rc</a>(<var>3</var>));</td></tr>
<tr><th id="414">414</th><td>      <a class="typedef" href="HexagonBitTracker.h.html#llvm::HexagonEvaluator::RegisterCell" title='llvm::HexagonEvaluator::RegisterCell' data-type='BitTracker::RegisterCell' data-ref="llvm::HexagonEvaluator::RegisterCell" data-ref-filename="llvm..HexagonEvaluator..RegisterCell">RegisterCell</a> <dfn class="local col0 decl" id="90RC" title='RC' data-type='llvm::HexagonEvaluator::RegisterCell' data-ref="90RC" data-ref-filename="90RC">RC</dfn> = <a class="member fn" href="BitTracker.h.html#_ZNK4llvm10BitTracker16MachineEvaluator4eADDERKNS0_12RegisterCellES4_" title='llvm::BitTracker::MachineEvaluator::eADD' data-ref="_ZNK4llvm10BitTracker16MachineEvaluator4eADDERKNS0_12RegisterCellES4_" data-ref-filename="_ZNK4llvm10BitTracker16MachineEvaluator4eADDERKNS0_12RegisterCellES4_">eADD</a>(<a class="macro" href="#250" title="RegisterCell::ref(getCell(Reg[1], Inputs))" data-ref="_M/rc">rc</a>(<var>1</var>), <a class="local col3 ref" href="#43lo" title='lo' data-ref="43lo" data-ref-filename="43lo">lo</a><a class="tu ref fn" href="#_ZZNK4llvm16HexagonEvaluator8evaluateERKNS_12MachineInstrERKSt3mapIjNS_10BitTracker12RegisterCellESt4lessIjESaISt4pairIKjS6_EEERSD_ENK3$_1clERKS6_t" title='llvm::HexagonEvaluator::evaluate(const llvm::MachineInstr &amp;, const llvm::HexagonEvaluator::CellMapType &amp;, llvm::HexagonEvaluator::CellMapType &amp;)::(anonymous class)::operator()' data-use='c' data-ref="_ZZNK4llvm16HexagonEvaluator8evaluateERKNS_12MachineInstrERKSt3mapIjNS_10BitTracker12RegisterCellESt4lessIjESaISt4pairIKjS6_EEERSD_ENK3$_1clERKS6_t" data-ref-filename="_ZZNK4llvm16HexagonEvaluator8evaluateERKNS_12MachineInstrERKSt3mapIjNS_10BitTracker12RegisterCellESt4lessIjESaISt4pairIKjS6_EEERSD_ENK3$_1clERKS6_t">(<a class="local col9 ref" href="#89M" title='M' data-ref="89M" data-ref-filename="89M">M</a>, <a class="local col1 ref" href="#61W0" title='W0' data-ref="61W0" data-ref-filename="61W0">W0</a>)</a>);</td></tr>
<tr><th id="415">415</th><td>      <b>return</b> <a class="local col6 ref" href="#36rr0" title='rr0' data-ref="36rr0" data-ref-filename="36rr0">rr0</a><a class="tu ref fn" href="#_ZZNK4llvm16HexagonEvaluator8evaluateERKNS_12MachineInstrERKSt3mapIjNS_10BitTracker12RegisterCellESt4lessIjESaISt4pairIKjS6_EEERSD_ENK3$_0clERKS6_SG_" title='llvm::HexagonEvaluator::evaluate(const llvm::MachineInstr &amp;, const llvm::HexagonEvaluator::CellMapType &amp;, llvm::HexagonEvaluator::CellMapType &amp;)::(anonymous class)::operator()' data-use='c' data-ref="_ZZNK4llvm16HexagonEvaluator8evaluateERKNS_12MachineInstrERKSt3mapIjNS_10BitTracker12RegisterCellESt4lessIjESaISt4pairIKjS6_EEERSD_ENK3$_0clERKS6_SG_" data-ref-filename="_ZZNK4llvm16HexagonEvaluator8evaluateERKNS_12MachineInstrERKSt3mapIjNS_10BitTracker12RegisterCellESt4lessIjESaISt4pairIKjS6_EEERSD_ENK3$_0clERKS6_SG_">(<a class="local col0 ref" href="#90RC" title='RC' data-ref="90RC" data-ref-filename="90RC">RC</a>, <a class="local col0 ref" href="#30Outputs" title='Outputs' data-ref="30Outputs" data-ref-filename="30Outputs">Outputs</a>)</a>;</td></tr>
<tr><th id="416">416</th><td>    }</td></tr>
<tr><th id="417">417</th><td>    <b>case</b> <a class="enum" href="../../../../build/lib/Target/Hexagon/HexagonGenInstrInfo.inc.html#llvm::Hexagon::S4_subaddi" title='llvm::Hexagon::S4_subaddi' data-ref="llvm::Hexagon::S4_subaddi" data-ref-filename="llvm..Hexagon..S4_subaddi">S4_subaddi</a>: {</td></tr>
<tr><th id="418">418</th><td>      <a class="typedef" href="HexagonBitTracker.h.html#llvm::HexagonEvaluator::RegisterCell" title='llvm::HexagonEvaluator::RegisterCell' data-type='BitTracker::RegisterCell' data-ref="llvm::HexagonEvaluator::RegisterCell" data-ref-filename="llvm..HexagonEvaluator..RegisterCell">RegisterCell</a> <dfn class="local col1 decl" id="91RC" title='RC' data-type='llvm::HexagonEvaluator::RegisterCell' data-ref="91RC" data-ref-filename="91RC">RC</dfn> = <a class="member fn" href="BitTracker.h.html#_ZNK4llvm10BitTracker16MachineEvaluator4eADDERKNS0_12RegisterCellES4_" title='llvm::BitTracker::MachineEvaluator::eADD' data-ref="_ZNK4llvm10BitTracker16MachineEvaluator4eADDERKNS0_12RegisterCellES4_" data-ref-filename="_ZNK4llvm10BitTracker16MachineEvaluator4eADDERKNS0_12RegisterCellES4_">eADD</a>(<a class="macro" href="#250" title="RegisterCell::ref(getCell(Reg[1], Inputs))" data-ref="_M/rc">rc</a>(<var>1</var>), <a class="member fn" href="BitTracker.h.html#_ZNK4llvm10BitTracker16MachineEvaluator4eSUBERKNS0_12RegisterCellES4_" title='llvm::BitTracker::MachineEvaluator::eSUB' data-ref="_ZNK4llvm10BitTracker16MachineEvaluator4eSUBERKNS0_12RegisterCellES4_" data-ref-filename="_ZNK4llvm10BitTracker16MachineEvaluator4eSUBERKNS0_12RegisterCellES4_">eSUB</a>(<a class="member fn" href="BitTracker.h.html#_ZNK4llvm10BitTracker16MachineEvaluator4eIMMElt" title='llvm::BitTracker::MachineEvaluator::eIMM' data-ref="_ZNK4llvm10BitTracker16MachineEvaluator4eIMMElt" data-ref-filename="_ZNK4llvm10BitTracker16MachineEvaluator4eIMMElt">eIMM</a>(<a class="macro" href="#251" title="MI.getOperand(2).getImm()" data-ref="_M/im">im</a>(<var>2</var>), <a class="local col1 ref" href="#61W0" title='W0' data-ref="61W0" data-ref-filename="61W0">W0</a>), <a class="macro" href="#250" title="RegisterCell::ref(getCell(Reg[3], Inputs))" data-ref="_M/rc">rc</a>(<var>3</var>)));</td></tr>
<tr><th id="419">419</th><td>      <b>return</b> <a class="local col6 ref" href="#36rr0" title='rr0' data-ref="36rr0" data-ref-filename="36rr0">rr0</a><a class="tu ref fn" href="#_ZZNK4llvm16HexagonEvaluator8evaluateERKNS_12MachineInstrERKSt3mapIjNS_10BitTracker12RegisterCellESt4lessIjESaISt4pairIKjS6_EEERSD_ENK3$_0clERKS6_SG_" title='llvm::HexagonEvaluator::evaluate(const llvm::MachineInstr &amp;, const llvm::HexagonEvaluator::CellMapType &amp;, llvm::HexagonEvaluator::CellMapType &amp;)::(anonymous class)::operator()' data-use='c' data-ref="_ZZNK4llvm16HexagonEvaluator8evaluateERKNS_12MachineInstrERKSt3mapIjNS_10BitTracker12RegisterCellESt4lessIjESaISt4pairIKjS6_EEERSD_ENK3$_0clERKS6_SG_" data-ref-filename="_ZZNK4llvm16HexagonEvaluator8evaluateERKNS_12MachineInstrERKSt3mapIjNS_10BitTracker12RegisterCellESt4lessIjESaISt4pairIKjS6_EEERSD_ENK3$_0clERKS6_SG_">(<a class="local col1 ref" href="#91RC" title='RC' data-ref="91RC" data-ref-filename="91RC">RC</a>, <a class="local col0 ref" href="#30Outputs" title='Outputs' data-ref="30Outputs" data-ref-filename="30Outputs">Outputs</a>)</a>;</td></tr>
<tr><th id="420">420</th><td>    }</td></tr>
<tr><th id="421">421</th><td>    <b>case</b> <a class="enum" href="../../../../build/lib/Target/Hexagon/HexagonGenInstrInfo.inc.html#llvm::Hexagon::M2_accii" title='llvm::Hexagon::M2_accii' data-ref="llvm::Hexagon::M2_accii" data-ref-filename="llvm..Hexagon..M2_accii">M2_accii</a>: {</td></tr>
<tr><th id="422">422</th><td>      <a class="typedef" href="HexagonBitTracker.h.html#llvm::HexagonEvaluator::RegisterCell" title='llvm::HexagonEvaluator::RegisterCell' data-type='BitTracker::RegisterCell' data-ref="llvm::HexagonEvaluator::RegisterCell" data-ref-filename="llvm..HexagonEvaluator..RegisterCell">RegisterCell</a> <dfn class="local col2 decl" id="92RC" title='RC' data-type='llvm::HexagonEvaluator::RegisterCell' data-ref="92RC" data-ref-filename="92RC">RC</dfn> = <a class="member fn" href="BitTracker.h.html#_ZNK4llvm10BitTracker16MachineEvaluator4eADDERKNS0_12RegisterCellES4_" title='llvm::BitTracker::MachineEvaluator::eADD' data-ref="_ZNK4llvm10BitTracker16MachineEvaluator4eADDERKNS0_12RegisterCellES4_" data-ref-filename="_ZNK4llvm10BitTracker16MachineEvaluator4eADDERKNS0_12RegisterCellES4_">eADD</a>(<a class="macro" href="#250" title="RegisterCell::ref(getCell(Reg[1], Inputs))" data-ref="_M/rc">rc</a>(<var>1</var>), <a class="member fn" href="BitTracker.h.html#_ZNK4llvm10BitTracker16MachineEvaluator4eADDERKNS0_12RegisterCellES4_" title='llvm::BitTracker::MachineEvaluator::eADD' data-ref="_ZNK4llvm10BitTracker16MachineEvaluator4eADDERKNS0_12RegisterCellES4_" data-ref-filename="_ZNK4llvm10BitTracker16MachineEvaluator4eADDERKNS0_12RegisterCellES4_">eADD</a>(<a class="macro" href="#250" title="RegisterCell::ref(getCell(Reg[2], Inputs))" data-ref="_M/rc">rc</a>(<var>2</var>), <a class="member fn" href="BitTracker.h.html#_ZNK4llvm10BitTracker16MachineEvaluator4eIMMElt" title='llvm::BitTracker::MachineEvaluator::eIMM' data-ref="_ZNK4llvm10BitTracker16MachineEvaluator4eIMMElt" data-ref-filename="_ZNK4llvm10BitTracker16MachineEvaluator4eIMMElt">eIMM</a>(<a class="macro" href="#251" title="MI.getOperand(3).getImm()" data-ref="_M/im">im</a>(<var>3</var>), <a class="local col1 ref" href="#61W0" title='W0' data-ref="61W0" data-ref-filename="61W0">W0</a>)));</td></tr>
<tr><th id="423">423</th><td>      <b>return</b> <a class="local col6 ref" href="#36rr0" title='rr0' data-ref="36rr0" data-ref-filename="36rr0">rr0</a><a class="tu ref fn" href="#_ZZNK4llvm16HexagonEvaluator8evaluateERKNS_12MachineInstrERKSt3mapIjNS_10BitTracker12RegisterCellESt4lessIjESaISt4pairIKjS6_EEERSD_ENK3$_0clERKS6_SG_" title='llvm::HexagonEvaluator::evaluate(const llvm::MachineInstr &amp;, const llvm::HexagonEvaluator::CellMapType &amp;, llvm::HexagonEvaluator::CellMapType &amp;)::(anonymous class)::operator()' data-use='c' data-ref="_ZZNK4llvm16HexagonEvaluator8evaluateERKNS_12MachineInstrERKSt3mapIjNS_10BitTracker12RegisterCellESt4lessIjESaISt4pairIKjS6_EEERSD_ENK3$_0clERKS6_SG_" data-ref-filename="_ZZNK4llvm16HexagonEvaluator8evaluateERKNS_12MachineInstrERKSt3mapIjNS_10BitTracker12RegisterCellESt4lessIjESaISt4pairIKjS6_EEERSD_ENK3$_0clERKS6_SG_">(<a class="local col2 ref" href="#92RC" title='RC' data-ref="92RC" data-ref-filename="92RC">RC</a>, <a class="local col0 ref" href="#30Outputs" title='Outputs' data-ref="30Outputs" data-ref-filename="30Outputs">Outputs</a>)</a>;</td></tr>
<tr><th id="424">424</th><td>    }</td></tr>
<tr><th id="425">425</th><td>    <b>case</b> <a class="enum" href="../../../../build/lib/Target/Hexagon/HexagonGenInstrInfo.inc.html#llvm::Hexagon::M2_acci" title='llvm::Hexagon::M2_acci' data-ref="llvm::Hexagon::M2_acci" data-ref-filename="llvm..Hexagon..M2_acci">M2_acci</a>: {</td></tr>
<tr><th id="426">426</th><td>      <a class="typedef" href="HexagonBitTracker.h.html#llvm::HexagonEvaluator::RegisterCell" title='llvm::HexagonEvaluator::RegisterCell' data-type='BitTracker::RegisterCell' data-ref="llvm::HexagonEvaluator::RegisterCell" data-ref-filename="llvm..HexagonEvaluator..RegisterCell">RegisterCell</a> <dfn class="local col3 decl" id="93RC" title='RC' data-type='llvm::HexagonEvaluator::RegisterCell' data-ref="93RC" data-ref-filename="93RC">RC</dfn> = <a class="member fn" href="BitTracker.h.html#_ZNK4llvm10BitTracker16MachineEvaluator4eADDERKNS0_12RegisterCellES4_" title='llvm::BitTracker::MachineEvaluator::eADD' data-ref="_ZNK4llvm10BitTracker16MachineEvaluator4eADDERKNS0_12RegisterCellES4_" data-ref-filename="_ZNK4llvm10BitTracker16MachineEvaluator4eADDERKNS0_12RegisterCellES4_">eADD</a>(<a class="macro" href="#250" title="RegisterCell::ref(getCell(Reg[1], Inputs))" data-ref="_M/rc">rc</a>(<var>1</var>), <a class="member fn" href="BitTracker.h.html#_ZNK4llvm10BitTracker16MachineEvaluator4eADDERKNS0_12RegisterCellES4_" title='llvm::BitTracker::MachineEvaluator::eADD' data-ref="_ZNK4llvm10BitTracker16MachineEvaluator4eADDERKNS0_12RegisterCellES4_" data-ref-filename="_ZNK4llvm10BitTracker16MachineEvaluator4eADDERKNS0_12RegisterCellES4_">eADD</a>(<a class="macro" href="#250" title="RegisterCell::ref(getCell(Reg[2], Inputs))" data-ref="_M/rc">rc</a>(<var>2</var>), <a class="macro" href="#250" title="RegisterCell::ref(getCell(Reg[3], Inputs))" data-ref="_M/rc">rc</a>(<var>3</var>)));</td></tr>
<tr><th id="427">427</th><td>      <b>return</b> <a class="local col6 ref" href="#36rr0" title='rr0' data-ref="36rr0" data-ref-filename="36rr0">rr0</a><a class="tu ref fn" href="#_ZZNK4llvm16HexagonEvaluator8evaluateERKNS_12MachineInstrERKSt3mapIjNS_10BitTracker12RegisterCellESt4lessIjESaISt4pairIKjS6_EEERSD_ENK3$_0clERKS6_SG_" title='llvm::HexagonEvaluator::evaluate(const llvm::MachineInstr &amp;, const llvm::HexagonEvaluator::CellMapType &amp;, llvm::HexagonEvaluator::CellMapType &amp;)::(anonymous class)::operator()' data-use='c' data-ref="_ZZNK4llvm16HexagonEvaluator8evaluateERKNS_12MachineInstrERKSt3mapIjNS_10BitTracker12RegisterCellESt4lessIjESaISt4pairIKjS6_EEERSD_ENK3$_0clERKS6_SG_" data-ref-filename="_ZZNK4llvm16HexagonEvaluator8evaluateERKNS_12MachineInstrERKSt3mapIjNS_10BitTracker12RegisterCellESt4lessIjESaISt4pairIKjS6_EEERSD_ENK3$_0clERKS6_SG_">(<a class="local col3 ref" href="#93RC" title='RC' data-ref="93RC" data-ref-filename="93RC">RC</a>, <a class="local col0 ref" href="#30Outputs" title='Outputs' data-ref="30Outputs" data-ref-filename="30Outputs">Outputs</a>)</a>;</td></tr>
<tr><th id="428">428</th><td>    }</td></tr>
<tr><th id="429">429</th><td>    <b>case</b> <a class="enum" href="../../../../build/lib/Target/Hexagon/HexagonGenInstrInfo.inc.html#llvm::Hexagon::M2_subacc" title='llvm::Hexagon::M2_subacc' data-ref="llvm::Hexagon::M2_subacc" data-ref-filename="llvm..Hexagon..M2_subacc">M2_subacc</a>: {</td></tr>
<tr><th id="430">430</th><td>      <a class="typedef" href="HexagonBitTracker.h.html#llvm::HexagonEvaluator::RegisterCell" title='llvm::HexagonEvaluator::RegisterCell' data-type='BitTracker::RegisterCell' data-ref="llvm::HexagonEvaluator::RegisterCell" data-ref-filename="llvm..HexagonEvaluator..RegisterCell">RegisterCell</a> <dfn class="local col4 decl" id="94RC" title='RC' data-type='llvm::HexagonEvaluator::RegisterCell' data-ref="94RC" data-ref-filename="94RC">RC</dfn> = <a class="member fn" href="BitTracker.h.html#_ZNK4llvm10BitTracker16MachineEvaluator4eADDERKNS0_12RegisterCellES4_" title='llvm::BitTracker::MachineEvaluator::eADD' data-ref="_ZNK4llvm10BitTracker16MachineEvaluator4eADDERKNS0_12RegisterCellES4_" data-ref-filename="_ZNK4llvm10BitTracker16MachineEvaluator4eADDERKNS0_12RegisterCellES4_">eADD</a>(<a class="macro" href="#250" title="RegisterCell::ref(getCell(Reg[1], Inputs))" data-ref="_M/rc">rc</a>(<var>1</var>), <a class="member fn" href="BitTracker.h.html#_ZNK4llvm10BitTracker16MachineEvaluator4eSUBERKNS0_12RegisterCellES4_" title='llvm::BitTracker::MachineEvaluator::eSUB' data-ref="_ZNK4llvm10BitTracker16MachineEvaluator4eSUBERKNS0_12RegisterCellES4_" data-ref-filename="_ZNK4llvm10BitTracker16MachineEvaluator4eSUBERKNS0_12RegisterCellES4_">eSUB</a>(<a class="macro" href="#250" title="RegisterCell::ref(getCell(Reg[2], Inputs))" data-ref="_M/rc">rc</a>(<var>2</var>), <a class="macro" href="#250" title="RegisterCell::ref(getCell(Reg[3], Inputs))" data-ref="_M/rc">rc</a>(<var>3</var>)));</td></tr>
<tr><th id="431">431</th><td>      <b>return</b> <a class="local col6 ref" href="#36rr0" title='rr0' data-ref="36rr0" data-ref-filename="36rr0">rr0</a><a class="tu ref fn" href="#_ZZNK4llvm16HexagonEvaluator8evaluateERKNS_12MachineInstrERKSt3mapIjNS_10BitTracker12RegisterCellESt4lessIjESaISt4pairIKjS6_EEERSD_ENK3$_0clERKS6_SG_" title='llvm::HexagonEvaluator::evaluate(const llvm::MachineInstr &amp;, const llvm::HexagonEvaluator::CellMapType &amp;, llvm::HexagonEvaluator::CellMapType &amp;)::(anonymous class)::operator()' data-use='c' data-ref="_ZZNK4llvm16HexagonEvaluator8evaluateERKNS_12MachineInstrERKSt3mapIjNS_10BitTracker12RegisterCellESt4lessIjESaISt4pairIKjS6_EEERSD_ENK3$_0clERKS6_SG_" data-ref-filename="_ZZNK4llvm16HexagonEvaluator8evaluateERKNS_12MachineInstrERKSt3mapIjNS_10BitTracker12RegisterCellESt4lessIjESaISt4pairIKjS6_EEERSD_ENK3$_0clERKS6_SG_">(<a class="local col4 ref" href="#94RC" title='RC' data-ref="94RC" data-ref-filename="94RC">RC</a>, <a class="local col0 ref" href="#30Outputs" title='Outputs' data-ref="30Outputs" data-ref-filename="30Outputs">Outputs</a>)</a>;</td></tr>
<tr><th id="432">432</th><td>    }</td></tr>
<tr><th id="433">433</th><td>    <b>case</b> <a class="enum" href="../../../../build/lib/Target/Hexagon/HexagonGenInstrInfo.inc.html#llvm::Hexagon::S2_addasl_rrri" title='llvm::Hexagon::S2_addasl_rrri' data-ref="llvm::Hexagon::S2_addasl_rrri" data-ref-filename="llvm..Hexagon..S2_addasl_rrri">S2_addasl_rrri</a>: {</td></tr>
<tr><th id="434">434</th><td>      <a class="typedef" href="HexagonBitTracker.h.html#llvm::HexagonEvaluator::RegisterCell" title='llvm::HexagonEvaluator::RegisterCell' data-type='BitTracker::RegisterCell' data-ref="llvm::HexagonEvaluator::RegisterCell" data-ref-filename="llvm..HexagonEvaluator..RegisterCell">RegisterCell</a> <dfn class="local col5 decl" id="95RC" title='RC' data-type='llvm::HexagonEvaluator::RegisterCell' data-ref="95RC" data-ref-filename="95RC">RC</dfn> = <a class="member fn" href="BitTracker.h.html#_ZNK4llvm10BitTracker16MachineEvaluator4eADDERKNS0_12RegisterCellES4_" title='llvm::BitTracker::MachineEvaluator::eADD' data-ref="_ZNK4llvm10BitTracker16MachineEvaluator4eADDERKNS0_12RegisterCellES4_" data-ref-filename="_ZNK4llvm10BitTracker16MachineEvaluator4eADDERKNS0_12RegisterCellES4_">eADD</a>(<a class="macro" href="#250" title="RegisterCell::ref(getCell(Reg[1], Inputs))" data-ref="_M/rc">rc</a>(<var>1</var>), <a class="member fn" href="BitTracker.h.html#_ZNK4llvm10BitTracker16MachineEvaluator4eASLERKNS0_12RegisterCellEt" title='llvm::BitTracker::MachineEvaluator::eASL' data-ref="_ZNK4llvm10BitTracker16MachineEvaluator4eASLERKNS0_12RegisterCellEt" data-ref-filename="_ZNK4llvm10BitTracker16MachineEvaluator4eASLERKNS0_12RegisterCellEt">eASL</a>(<a class="macro" href="#250" title="RegisterCell::ref(getCell(Reg[2], Inputs))" data-ref="_M/rc">rc</a>(<var>2</var>), <a class="macro" href="#251" title="MI.getOperand(3).getImm()" data-ref="_M/im">im</a>(<var>3</var>)));</td></tr>
<tr><th id="435">435</th><td>      <b>return</b> <a class="local col6 ref" href="#36rr0" title='rr0' data-ref="36rr0" data-ref-filename="36rr0">rr0</a><a class="tu ref fn" href="#_ZZNK4llvm16HexagonEvaluator8evaluateERKNS_12MachineInstrERKSt3mapIjNS_10BitTracker12RegisterCellESt4lessIjESaISt4pairIKjS6_EEERSD_ENK3$_0clERKS6_SG_" title='llvm::HexagonEvaluator::evaluate(const llvm::MachineInstr &amp;, const llvm::HexagonEvaluator::CellMapType &amp;, llvm::HexagonEvaluator::CellMapType &amp;)::(anonymous class)::operator()' data-use='c' data-ref="_ZZNK4llvm16HexagonEvaluator8evaluateERKNS_12MachineInstrERKSt3mapIjNS_10BitTracker12RegisterCellESt4lessIjESaISt4pairIKjS6_EEERSD_ENK3$_0clERKS6_SG_" data-ref-filename="_ZZNK4llvm16HexagonEvaluator8evaluateERKNS_12MachineInstrERKSt3mapIjNS_10BitTracker12RegisterCellESt4lessIjESaISt4pairIKjS6_EEERSD_ENK3$_0clERKS6_SG_">(<a class="local col5 ref" href="#95RC" title='RC' data-ref="95RC" data-ref-filename="95RC">RC</a>, <a class="local col0 ref" href="#30Outputs" title='Outputs' data-ref="30Outputs" data-ref-filename="30Outputs">Outputs</a>)</a>;</td></tr>
<tr><th id="436">436</th><td>    }</td></tr>
<tr><th id="437">437</th><td>    <b>case</b> <a class="enum" href="../../../../build/lib/Target/Hexagon/HexagonGenInstrInfo.inc.html#llvm::Hexagon::C4_addipc" title='llvm::Hexagon::C4_addipc' data-ref="llvm::Hexagon::C4_addipc" data-ref-filename="llvm..Hexagon..C4_addipc">C4_addipc</a>: {</td></tr>
<tr><th id="438">438</th><td>      <a class="typedef" href="HexagonBitTracker.h.html#llvm::HexagonEvaluator::RegisterCell" title='llvm::HexagonEvaluator::RegisterCell' data-type='BitTracker::RegisterCell' data-ref="llvm::HexagonEvaluator::RegisterCell" data-ref-filename="llvm..HexagonEvaluator..RegisterCell">RegisterCell</a> <dfn class="local col6 decl" id="96RPC" title='RPC' data-type='llvm::HexagonEvaluator::RegisterCell' data-ref="96RPC" data-ref-filename="96RPC">RPC</dfn> = <a class="typedef" href="HexagonBitTracker.h.html#llvm::HexagonEvaluator::RegisterCell" title='llvm::HexagonEvaluator::RegisterCell' data-type='BitTracker::RegisterCell' data-ref="llvm::HexagonEvaluator::RegisterCell" data-ref-filename="llvm..HexagonEvaluator..RegisterCell">RegisterCell</a>::<a class="ref fn" href="BitTracker.h.html#_ZN4llvm10BitTracker12RegisterCell4selfEjt" title='llvm::BitTracker::RegisterCell::self' data-ref="_ZN4llvm10BitTracker12RegisterCell4selfEjt" data-ref-filename="_ZN4llvm10BitTracker12RegisterCell4selfEjt">self</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvjEv" title='llvm::Register::operator unsigned int' data-ref="_ZNK4llvm8RegistercvjEv" data-ref-filename="_ZNK4llvm8RegistercvjEv"></a><a class="local col5 ref" href="#35Reg" title='Reg' data-ref="35Reg" data-ref-filename="35Reg">Reg</a><a class="tu ref fn" href="#_ZNK12_GLOBAL__N_112RegisterRefsixEj" title='(anonymous namespace)::RegisterRefs::operator[]' data-use='c' data-ref="_ZNK12_GLOBAL__N_112RegisterRefsixEj" data-ref-filename="_ZNK12_GLOBAL__N_112RegisterRefsixEj">[<var>0</var>]</a>.<a class="ref field" href="BitTracker.h.html#llvm::BitTracker::RegisterRef::Reg" title='llvm::BitTracker::RegisterRef::Reg' data-ref="llvm::BitTracker::RegisterRef::Reg" data-ref-filename="llvm..BitTracker..RegisterRef..Reg">Reg</a>, <a class="local col1 ref" href="#61W0" title='W0' data-ref="61W0" data-ref-filename="61W0">W0</a>);</td></tr>
<tr><th id="439">439</th><td>      <a class="local col6 ref" href="#96RPC" title='RPC' data-ref="96RPC" data-ref-filename="96RPC">RPC</a>.<a class="ref fn" href="BitTracker.h.html#_ZN4llvm10BitTracker12RegisterCell4fillEttRKNS0_8BitValueE" title='llvm::BitTracker::RegisterCell::fill' data-ref="_ZN4llvm10BitTracker12RegisterCell4fillEttRKNS0_8BitValueE" data-ref-filename="_ZN4llvm10BitTracker12RegisterCell4fillEttRKNS0_8BitValueE">fill</a>(<var>0</var>, <var>2</var>, <a class="ref fn fake" href="BitTracker.h.html#_ZN4llvm10BitTracker8BitValueC1ENS1_9ValueTypeE" title='llvm::BitTracker::BitValue::BitValue' data-ref="_ZN4llvm10BitTracker8BitValueC1ENS1_9ValueTypeE" data-ref-filename="_ZN4llvm10BitTracker8BitValueC1ENS1_9ValueTypeE"></a><a class="typedef" href="#BT" title='BT' data-type='llvm::BitTracker' data-ref="BT" data-ref-filename="BT">BT</a>::<a class="type" href="BitTracker.h.html#llvm::BitTracker::BitValue" title='llvm::BitTracker::BitValue' data-ref="llvm::BitTracker::BitValue" data-ref-filename="llvm..BitTracker..BitValue">BitValue</a>::<a class="enum" href="BitTracker.h.html#llvm::BitTracker::BitValue::Zero" title='llvm::BitTracker::BitValue::Zero' data-ref="llvm::BitTracker::BitValue::Zero" data-ref-filename="llvm..BitTracker..BitValue..Zero">Zero</a>);</td></tr>
<tr><th id="440">440</th><td>      <b>return</b> <a class="local col6 ref" href="#36rr0" title='rr0' data-ref="36rr0" data-ref-filename="36rr0">rr0</a><a class="tu ref fn" href="#_ZZNK4llvm16HexagonEvaluator8evaluateERKNS_12MachineInstrERKSt3mapIjNS_10BitTracker12RegisterCellESt4lessIjESaISt4pairIKjS6_EEERSD_ENK3$_0clERKS6_SG_" title='llvm::HexagonEvaluator::evaluate(const llvm::MachineInstr &amp;, const llvm::HexagonEvaluator::CellMapType &amp;, llvm::HexagonEvaluator::CellMapType &amp;)::(anonymous class)::operator()' data-use='c' data-ref="_ZZNK4llvm16HexagonEvaluator8evaluateERKNS_12MachineInstrERKSt3mapIjNS_10BitTracker12RegisterCellESt4lessIjESaISt4pairIKjS6_EEERSD_ENK3$_0clERKS6_SG_" data-ref-filename="_ZZNK4llvm16HexagonEvaluator8evaluateERKNS_12MachineInstrERKSt3mapIjNS_10BitTracker12RegisterCellESt4lessIjESaISt4pairIKjS6_EEERSD_ENK3$_0clERKS6_SG_">(<a class="member fn" href="BitTracker.h.html#_ZNK4llvm10BitTracker16MachineEvaluator4eADDERKNS0_12RegisterCellES4_" title='llvm::BitTracker::MachineEvaluator::eADD' data-ref="_ZNK4llvm10BitTracker16MachineEvaluator4eADDERKNS0_12RegisterCellES4_" data-ref-filename="_ZNK4llvm10BitTracker16MachineEvaluator4eADDERKNS0_12RegisterCellES4_">eADD</a>(<a class="local col6 ref" href="#96RPC" title='RPC' data-ref="96RPC" data-ref-filename="96RPC">RPC</a>, <a class="member fn" href="BitTracker.h.html#_ZNK4llvm10BitTracker16MachineEvaluator4eIMMElt" title='llvm::BitTracker::MachineEvaluator::eIMM' data-ref="_ZNK4llvm10BitTracker16MachineEvaluator4eIMMElt" data-ref-filename="_ZNK4llvm10BitTracker16MachineEvaluator4eIMMElt">eIMM</a>(<a class="macro" href="#251" title="MI.getOperand(2).getImm()" data-ref="_M/im">im</a>(<var>2</var>), <a class="local col1 ref" href="#61W0" title='W0' data-ref="61W0" data-ref-filename="61W0">W0</a>)), <a class="local col0 ref" href="#30Outputs" title='Outputs' data-ref="30Outputs" data-ref-filename="30Outputs">Outputs</a>)</a>;</td></tr>
<tr><th id="441">441</th><td>    }</td></tr>
<tr><th id="442">442</th><td>    <b>case</b> <a class="enum" href="../../../../build/lib/Target/Hexagon/HexagonGenInstrInfo.inc.html#llvm::Hexagon::A2_sub" title='llvm::Hexagon::A2_sub' data-ref="llvm::Hexagon::A2_sub" data-ref-filename="llvm..Hexagon..A2_sub">A2_sub</a>:</td></tr>
<tr><th id="443">443</th><td>    <b>case</b> <a class="enum" href="../../../../build/lib/Target/Hexagon/HexagonGenInstrInfo.inc.html#llvm::Hexagon::A2_subp" title='llvm::Hexagon::A2_subp' data-ref="llvm::Hexagon::A2_subp" data-ref-filename="llvm..Hexagon..A2_subp">A2_subp</a>:</td></tr>
<tr><th id="444">444</th><td>      <b>return</b> <a class="local col6 ref" href="#36rr0" title='rr0' data-ref="36rr0" data-ref-filename="36rr0">rr0</a><a class="tu ref fn" href="#_ZZNK4llvm16HexagonEvaluator8evaluateERKNS_12MachineInstrERKSt3mapIjNS_10BitTracker12RegisterCellESt4lessIjESaISt4pairIKjS6_EEERSD_ENK3$_0clERKS6_SG_" title='llvm::HexagonEvaluator::evaluate(const llvm::MachineInstr &amp;, const llvm::HexagonEvaluator::CellMapType &amp;, llvm::HexagonEvaluator::CellMapType &amp;)::(anonymous class)::operator()' data-use='c' data-ref="_ZZNK4llvm16HexagonEvaluator8evaluateERKNS_12MachineInstrERKSt3mapIjNS_10BitTracker12RegisterCellESt4lessIjESaISt4pairIKjS6_EEERSD_ENK3$_0clERKS6_SG_" data-ref-filename="_ZZNK4llvm16HexagonEvaluator8evaluateERKNS_12MachineInstrERKSt3mapIjNS_10BitTracker12RegisterCellESt4lessIjESaISt4pairIKjS6_EEERSD_ENK3$_0clERKS6_SG_">(<a class="member fn" href="BitTracker.h.html#_ZNK4llvm10BitTracker16MachineEvaluator4eSUBERKNS0_12RegisterCellES4_" title='llvm::BitTracker::MachineEvaluator::eSUB' data-ref="_ZNK4llvm10BitTracker16MachineEvaluator4eSUBERKNS0_12RegisterCellES4_" data-ref-filename="_ZNK4llvm10BitTracker16MachineEvaluator4eSUBERKNS0_12RegisterCellES4_">eSUB</a>(<a class="macro" href="#250" title="RegisterCell::ref(getCell(Reg[1], Inputs))" data-ref="_M/rc">rc</a>(<var>1</var>), <a class="macro" href="#250" title="RegisterCell::ref(getCell(Reg[2], Inputs))" data-ref="_M/rc">rc</a>(<var>2</var>)), <a class="local col0 ref" href="#30Outputs" title='Outputs' data-ref="30Outputs" data-ref-filename="30Outputs">Outputs</a>)</a>;</td></tr>
<tr><th id="445">445</th><td>    <b>case</b> <a class="enum" href="../../../../build/lib/Target/Hexagon/HexagonGenInstrInfo.inc.html#llvm::Hexagon::A2_subri" title='llvm::Hexagon::A2_subri' data-ref="llvm::Hexagon::A2_subri" data-ref-filename="llvm..Hexagon..A2_subri">A2_subri</a>:</td></tr>
<tr><th id="446">446</th><td>      <b>return</b> <a class="local col6 ref" href="#36rr0" title='rr0' data-ref="36rr0" data-ref-filename="36rr0">rr0</a><a class="tu ref fn" href="#_ZZNK4llvm16HexagonEvaluator8evaluateERKNS_12MachineInstrERKSt3mapIjNS_10BitTracker12RegisterCellESt4lessIjESaISt4pairIKjS6_EEERSD_ENK3$_0clERKS6_SG_" title='llvm::HexagonEvaluator::evaluate(const llvm::MachineInstr &amp;, const llvm::HexagonEvaluator::CellMapType &amp;, llvm::HexagonEvaluator::CellMapType &amp;)::(anonymous class)::operator()' data-use='c' data-ref="_ZZNK4llvm16HexagonEvaluator8evaluateERKNS_12MachineInstrERKSt3mapIjNS_10BitTracker12RegisterCellESt4lessIjESaISt4pairIKjS6_EEERSD_ENK3$_0clERKS6_SG_" data-ref-filename="_ZZNK4llvm16HexagonEvaluator8evaluateERKNS_12MachineInstrERKSt3mapIjNS_10BitTracker12RegisterCellESt4lessIjESaISt4pairIKjS6_EEERSD_ENK3$_0clERKS6_SG_">(<a class="member fn" href="BitTracker.h.html#_ZNK4llvm10BitTracker16MachineEvaluator4eSUBERKNS0_12RegisterCellES4_" title='llvm::BitTracker::MachineEvaluator::eSUB' data-ref="_ZNK4llvm10BitTracker16MachineEvaluator4eSUBERKNS0_12RegisterCellES4_" data-ref-filename="_ZNK4llvm10BitTracker16MachineEvaluator4eSUBERKNS0_12RegisterCellES4_">eSUB</a>(<a class="member fn" href="BitTracker.h.html#_ZNK4llvm10BitTracker16MachineEvaluator4eIMMElt" title='llvm::BitTracker::MachineEvaluator::eIMM' data-ref="_ZNK4llvm10BitTracker16MachineEvaluator4eIMMElt" data-ref-filename="_ZNK4llvm10BitTracker16MachineEvaluator4eIMMElt">eIMM</a>(<a class="macro" href="#251" title="MI.getOperand(1).getImm()" data-ref="_M/im">im</a>(<var>1</var>), <a class="local col1 ref" href="#61W0" title='W0' data-ref="61W0" data-ref-filename="61W0">W0</a>), <a class="macro" href="#250" title="RegisterCell::ref(getCell(Reg[2], Inputs))" data-ref="_M/rc">rc</a>(<var>2</var>)), <a class="local col0 ref" href="#30Outputs" title='Outputs' data-ref="30Outputs" data-ref-filename="30Outputs">Outputs</a>)</a>;</td></tr>
<tr><th id="447">447</th><td>    <b>case</b> <a class="enum" href="../../../../build/lib/Target/Hexagon/HexagonGenInstrInfo.inc.html#llvm::Hexagon::S4_subi_asl_ri" title='llvm::Hexagon::S4_subi_asl_ri' data-ref="llvm::Hexagon::S4_subi_asl_ri" data-ref-filename="llvm..Hexagon..S4_subi_asl_ri">S4_subi_asl_ri</a>: {</td></tr>
<tr><th id="448">448</th><td>      <a class="typedef" href="HexagonBitTracker.h.html#llvm::HexagonEvaluator::RegisterCell" title='llvm::HexagonEvaluator::RegisterCell' data-type='BitTracker::RegisterCell' data-ref="llvm::HexagonEvaluator::RegisterCell" data-ref-filename="llvm..HexagonEvaluator..RegisterCell">RegisterCell</a> <dfn class="local col7 decl" id="97RC" title='RC' data-type='llvm::HexagonEvaluator::RegisterCell' data-ref="97RC" data-ref-filename="97RC">RC</dfn> = <a class="member fn" href="BitTracker.h.html#_ZNK4llvm10BitTracker16MachineEvaluator4eSUBERKNS0_12RegisterCellES4_" title='llvm::BitTracker::MachineEvaluator::eSUB' data-ref="_ZNK4llvm10BitTracker16MachineEvaluator4eSUBERKNS0_12RegisterCellES4_" data-ref-filename="_ZNK4llvm10BitTracker16MachineEvaluator4eSUBERKNS0_12RegisterCellES4_">eSUB</a>(<a class="member fn" href="BitTracker.h.html#_ZNK4llvm10BitTracker16MachineEvaluator4eIMMElt" title='llvm::BitTracker::MachineEvaluator::eIMM' data-ref="_ZNK4llvm10BitTracker16MachineEvaluator4eIMMElt" data-ref-filename="_ZNK4llvm10BitTracker16MachineEvaluator4eIMMElt">eIMM</a>(<a class="macro" href="#251" title="MI.getOperand(1).getImm()" data-ref="_M/im">im</a>(<var>1</var>), <a class="local col1 ref" href="#61W0" title='W0' data-ref="61W0" data-ref-filename="61W0">W0</a>), <a class="member fn" href="BitTracker.h.html#_ZNK4llvm10BitTracker16MachineEvaluator4eASLERKNS0_12RegisterCellEt" title='llvm::BitTracker::MachineEvaluator::eASL' data-ref="_ZNK4llvm10BitTracker16MachineEvaluator4eASLERKNS0_12RegisterCellEt" data-ref-filename="_ZNK4llvm10BitTracker16MachineEvaluator4eASLERKNS0_12RegisterCellEt">eASL</a>(<a class="macro" href="#250" title="RegisterCell::ref(getCell(Reg[2], Inputs))" data-ref="_M/rc">rc</a>(<var>2</var>), <a class="macro" href="#251" title="MI.getOperand(3).getImm()" data-ref="_M/im">im</a>(<var>3</var>)));</td></tr>
<tr><th id="449">449</th><td>      <b>return</b> <a class="local col6 ref" href="#36rr0" title='rr0' data-ref="36rr0" data-ref-filename="36rr0">rr0</a><a class="tu ref fn" href="#_ZZNK4llvm16HexagonEvaluator8evaluateERKNS_12MachineInstrERKSt3mapIjNS_10BitTracker12RegisterCellESt4lessIjESaISt4pairIKjS6_EEERSD_ENK3$_0clERKS6_SG_" title='llvm::HexagonEvaluator::evaluate(const llvm::MachineInstr &amp;, const llvm::HexagonEvaluator::CellMapType &amp;, llvm::HexagonEvaluator::CellMapType &amp;)::(anonymous class)::operator()' data-use='c' data-ref="_ZZNK4llvm16HexagonEvaluator8evaluateERKNS_12MachineInstrERKSt3mapIjNS_10BitTracker12RegisterCellESt4lessIjESaISt4pairIKjS6_EEERSD_ENK3$_0clERKS6_SG_" data-ref-filename="_ZZNK4llvm16HexagonEvaluator8evaluateERKNS_12MachineInstrERKSt3mapIjNS_10BitTracker12RegisterCellESt4lessIjESaISt4pairIKjS6_EEERSD_ENK3$_0clERKS6_SG_">(<a class="local col7 ref" href="#97RC" title='RC' data-ref="97RC" data-ref-filename="97RC">RC</a>, <a class="local col0 ref" href="#30Outputs" title='Outputs' data-ref="30Outputs" data-ref-filename="30Outputs">Outputs</a>)</a>;</td></tr>
<tr><th id="450">450</th><td>    }</td></tr>
<tr><th id="451">451</th><td>    <b>case</b> <a class="enum" href="../../../../build/lib/Target/Hexagon/HexagonGenInstrInfo.inc.html#llvm::Hexagon::S4_subi_lsr_ri" title='llvm::Hexagon::S4_subi_lsr_ri' data-ref="llvm::Hexagon::S4_subi_lsr_ri" data-ref-filename="llvm..Hexagon..S4_subi_lsr_ri">S4_subi_lsr_ri</a>: {</td></tr>
<tr><th id="452">452</th><td>      <a class="typedef" href="HexagonBitTracker.h.html#llvm::HexagonEvaluator::RegisterCell" title='llvm::HexagonEvaluator::RegisterCell' data-type='BitTracker::RegisterCell' data-ref="llvm::HexagonEvaluator::RegisterCell" data-ref-filename="llvm..HexagonEvaluator..RegisterCell">RegisterCell</a> <dfn class="local col8 decl" id="98RC" title='RC' data-type='llvm::HexagonEvaluator::RegisterCell' data-ref="98RC" data-ref-filename="98RC">RC</dfn> = <a class="member fn" href="BitTracker.h.html#_ZNK4llvm10BitTracker16MachineEvaluator4eSUBERKNS0_12RegisterCellES4_" title='llvm::BitTracker::MachineEvaluator::eSUB' data-ref="_ZNK4llvm10BitTracker16MachineEvaluator4eSUBERKNS0_12RegisterCellES4_" data-ref-filename="_ZNK4llvm10BitTracker16MachineEvaluator4eSUBERKNS0_12RegisterCellES4_">eSUB</a>(<a class="member fn" href="BitTracker.h.html#_ZNK4llvm10BitTracker16MachineEvaluator4eIMMElt" title='llvm::BitTracker::MachineEvaluator::eIMM' data-ref="_ZNK4llvm10BitTracker16MachineEvaluator4eIMMElt" data-ref-filename="_ZNK4llvm10BitTracker16MachineEvaluator4eIMMElt">eIMM</a>(<a class="macro" href="#251" title="MI.getOperand(1).getImm()" data-ref="_M/im">im</a>(<var>1</var>), <a class="local col1 ref" href="#61W0" title='W0' data-ref="61W0" data-ref-filename="61W0">W0</a>), <a class="member fn" href="BitTracker.h.html#_ZNK4llvm10BitTracker16MachineEvaluator4eLSRERKNS0_12RegisterCellEt" title='llvm::BitTracker::MachineEvaluator::eLSR' data-ref="_ZNK4llvm10BitTracker16MachineEvaluator4eLSRERKNS0_12RegisterCellEt" data-ref-filename="_ZNK4llvm10BitTracker16MachineEvaluator4eLSRERKNS0_12RegisterCellEt">eLSR</a>(<a class="macro" href="#250" title="RegisterCell::ref(getCell(Reg[2], Inputs))" data-ref="_M/rc">rc</a>(<var>2</var>), <a class="macro" href="#251" title="MI.getOperand(3).getImm()" data-ref="_M/im">im</a>(<var>3</var>)));</td></tr>
<tr><th id="453">453</th><td>      <b>return</b> <a class="local col6 ref" href="#36rr0" title='rr0' data-ref="36rr0" data-ref-filename="36rr0">rr0</a><a class="tu ref fn" href="#_ZZNK4llvm16HexagonEvaluator8evaluateERKNS_12MachineInstrERKSt3mapIjNS_10BitTracker12RegisterCellESt4lessIjESaISt4pairIKjS6_EEERSD_ENK3$_0clERKS6_SG_" title='llvm::HexagonEvaluator::evaluate(const llvm::MachineInstr &amp;, const llvm::HexagonEvaluator::CellMapType &amp;, llvm::HexagonEvaluator::CellMapType &amp;)::(anonymous class)::operator()' data-use='c' data-ref="_ZZNK4llvm16HexagonEvaluator8evaluateERKNS_12MachineInstrERKSt3mapIjNS_10BitTracker12RegisterCellESt4lessIjESaISt4pairIKjS6_EEERSD_ENK3$_0clERKS6_SG_" data-ref-filename="_ZZNK4llvm16HexagonEvaluator8evaluateERKNS_12MachineInstrERKSt3mapIjNS_10BitTracker12RegisterCellESt4lessIjESaISt4pairIKjS6_EEERSD_ENK3$_0clERKS6_SG_">(<a class="local col8 ref" href="#98RC" title='RC' data-ref="98RC" data-ref-filename="98RC">RC</a>, <a class="local col0 ref" href="#30Outputs" title='Outputs' data-ref="30Outputs" data-ref-filename="30Outputs">Outputs</a>)</a>;</td></tr>
<tr><th id="454">454</th><td>    }</td></tr>
<tr><th id="455">455</th><td>    <b>case</b> <a class="enum" href="../../../../build/lib/Target/Hexagon/HexagonGenInstrInfo.inc.html#llvm::Hexagon::M2_naccii" title='llvm::Hexagon::M2_naccii' data-ref="llvm::Hexagon::M2_naccii" data-ref-filename="llvm..Hexagon..M2_naccii">M2_naccii</a>: {</td></tr>
<tr><th id="456">456</th><td>      <a class="typedef" href="HexagonBitTracker.h.html#llvm::HexagonEvaluator::RegisterCell" title='llvm::HexagonEvaluator::RegisterCell' data-type='BitTracker::RegisterCell' data-ref="llvm::HexagonEvaluator::RegisterCell" data-ref-filename="llvm..HexagonEvaluator..RegisterCell">RegisterCell</a> <dfn class="local col9 decl" id="99RC" title='RC' data-type='llvm::HexagonEvaluator::RegisterCell' data-ref="99RC" data-ref-filename="99RC">RC</dfn> = <a class="member fn" href="BitTracker.h.html#_ZNK4llvm10BitTracker16MachineEvaluator4eSUBERKNS0_12RegisterCellES4_" title='llvm::BitTracker::MachineEvaluator::eSUB' data-ref="_ZNK4llvm10BitTracker16MachineEvaluator4eSUBERKNS0_12RegisterCellES4_" data-ref-filename="_ZNK4llvm10BitTracker16MachineEvaluator4eSUBERKNS0_12RegisterCellES4_">eSUB</a>(<a class="macro" href="#250" title="RegisterCell::ref(getCell(Reg[1], Inputs))" data-ref="_M/rc">rc</a>(<var>1</var>), <a class="member fn" href="BitTracker.h.html#_ZNK4llvm10BitTracker16MachineEvaluator4eADDERKNS0_12RegisterCellES4_" title='llvm::BitTracker::MachineEvaluator::eADD' data-ref="_ZNK4llvm10BitTracker16MachineEvaluator4eADDERKNS0_12RegisterCellES4_" data-ref-filename="_ZNK4llvm10BitTracker16MachineEvaluator4eADDERKNS0_12RegisterCellES4_">eADD</a>(<a class="macro" href="#250" title="RegisterCell::ref(getCell(Reg[2], Inputs))" data-ref="_M/rc">rc</a>(<var>2</var>), <a class="member fn" href="BitTracker.h.html#_ZNK4llvm10BitTracker16MachineEvaluator4eIMMElt" title='llvm::BitTracker::MachineEvaluator::eIMM' data-ref="_ZNK4llvm10BitTracker16MachineEvaluator4eIMMElt" data-ref-filename="_ZNK4llvm10BitTracker16MachineEvaluator4eIMMElt">eIMM</a>(<a class="macro" href="#251" title="MI.getOperand(3).getImm()" data-ref="_M/im">im</a>(<var>3</var>), <a class="local col1 ref" href="#61W0" title='W0' data-ref="61W0" data-ref-filename="61W0">W0</a>)));</td></tr>
<tr><th id="457">457</th><td>      <b>return</b> <a class="local col6 ref" href="#36rr0" title='rr0' data-ref="36rr0" data-ref-filename="36rr0">rr0</a><a class="tu ref fn" href="#_ZZNK4llvm16HexagonEvaluator8evaluateERKNS_12MachineInstrERKSt3mapIjNS_10BitTracker12RegisterCellESt4lessIjESaISt4pairIKjS6_EEERSD_ENK3$_0clERKS6_SG_" title='llvm::HexagonEvaluator::evaluate(const llvm::MachineInstr &amp;, const llvm::HexagonEvaluator::CellMapType &amp;, llvm::HexagonEvaluator::CellMapType &amp;)::(anonymous class)::operator()' data-use='c' data-ref="_ZZNK4llvm16HexagonEvaluator8evaluateERKNS_12MachineInstrERKSt3mapIjNS_10BitTracker12RegisterCellESt4lessIjESaISt4pairIKjS6_EEERSD_ENK3$_0clERKS6_SG_" data-ref-filename="_ZZNK4llvm16HexagonEvaluator8evaluateERKNS_12MachineInstrERKSt3mapIjNS_10BitTracker12RegisterCellESt4lessIjESaISt4pairIKjS6_EEERSD_ENK3$_0clERKS6_SG_">(<a class="local col9 ref" href="#99RC" title='RC' data-ref="99RC" data-ref-filename="99RC">RC</a>, <a class="local col0 ref" href="#30Outputs" title='Outputs' data-ref="30Outputs" data-ref-filename="30Outputs">Outputs</a>)</a>;</td></tr>
<tr><th id="458">458</th><td>    }</td></tr>
<tr><th id="459">459</th><td>    <b>case</b> <a class="enum" href="../../../../build/lib/Target/Hexagon/HexagonGenInstrInfo.inc.html#llvm::Hexagon::M2_nacci" title='llvm::Hexagon::M2_nacci' data-ref="llvm::Hexagon::M2_nacci" data-ref-filename="llvm..Hexagon..M2_nacci">M2_nacci</a>: {</td></tr>
<tr><th id="460">460</th><td>      <a class="typedef" href="HexagonBitTracker.h.html#llvm::HexagonEvaluator::RegisterCell" title='llvm::HexagonEvaluator::RegisterCell' data-type='BitTracker::RegisterCell' data-ref="llvm::HexagonEvaluator::RegisterCell" data-ref-filename="llvm..HexagonEvaluator..RegisterCell">RegisterCell</a> <dfn class="local col0 decl" id="100RC" title='RC' data-type='llvm::HexagonEvaluator::RegisterCell' data-ref="100RC" data-ref-filename="100RC">RC</dfn> = <a class="member fn" href="BitTracker.h.html#_ZNK4llvm10BitTracker16MachineEvaluator4eSUBERKNS0_12RegisterCellES4_" title='llvm::BitTracker::MachineEvaluator::eSUB' data-ref="_ZNK4llvm10BitTracker16MachineEvaluator4eSUBERKNS0_12RegisterCellES4_" data-ref-filename="_ZNK4llvm10BitTracker16MachineEvaluator4eSUBERKNS0_12RegisterCellES4_">eSUB</a>(<a class="macro" href="#250" title="RegisterCell::ref(getCell(Reg[1], Inputs))" data-ref="_M/rc">rc</a>(<var>1</var>), <a class="member fn" href="BitTracker.h.html#_ZNK4llvm10BitTracker16MachineEvaluator4eADDERKNS0_12RegisterCellES4_" title='llvm::BitTracker::MachineEvaluator::eADD' data-ref="_ZNK4llvm10BitTracker16MachineEvaluator4eADDERKNS0_12RegisterCellES4_" data-ref-filename="_ZNK4llvm10BitTracker16MachineEvaluator4eADDERKNS0_12RegisterCellES4_">eADD</a>(<a class="macro" href="#250" title="RegisterCell::ref(getCell(Reg[2], Inputs))" data-ref="_M/rc">rc</a>(<var>2</var>), <a class="macro" href="#250" title="RegisterCell::ref(getCell(Reg[3], Inputs))" data-ref="_M/rc">rc</a>(<var>3</var>)));</td></tr>
<tr><th id="461">461</th><td>      <b>return</b> <a class="local col6 ref" href="#36rr0" title='rr0' data-ref="36rr0" data-ref-filename="36rr0">rr0</a><a class="tu ref fn" href="#_ZZNK4llvm16HexagonEvaluator8evaluateERKNS_12MachineInstrERKSt3mapIjNS_10BitTracker12RegisterCellESt4lessIjESaISt4pairIKjS6_EEERSD_ENK3$_0clERKS6_SG_" title='llvm::HexagonEvaluator::evaluate(const llvm::MachineInstr &amp;, const llvm::HexagonEvaluator::CellMapType &amp;, llvm::HexagonEvaluator::CellMapType &amp;)::(anonymous class)::operator()' data-use='c' data-ref="_ZZNK4llvm16HexagonEvaluator8evaluateERKNS_12MachineInstrERKSt3mapIjNS_10BitTracker12RegisterCellESt4lessIjESaISt4pairIKjS6_EEERSD_ENK3$_0clERKS6_SG_" data-ref-filename="_ZZNK4llvm16HexagonEvaluator8evaluateERKNS_12MachineInstrERKSt3mapIjNS_10BitTracker12RegisterCellESt4lessIjESaISt4pairIKjS6_EEERSD_ENK3$_0clERKS6_SG_">(<a class="local col0 ref" href="#100RC" title='RC' data-ref="100RC" data-ref-filename="100RC">RC</a>, <a class="local col0 ref" href="#30Outputs" title='Outputs' data-ref="30Outputs" data-ref-filename="30Outputs">Outputs</a>)</a>;</td></tr>
<tr><th id="462">462</th><td>    }</td></tr>
<tr><th id="463">463</th><td>    <i>// 32-bit negation is done by "Rd = A2_subri 0, Rs"</i></td></tr>
<tr><th id="464">464</th><td>    <b>case</b> <a class="enum" href="../../../../build/lib/Target/Hexagon/HexagonGenInstrInfo.inc.html#llvm::Hexagon::A2_negp" title='llvm::Hexagon::A2_negp' data-ref="llvm::Hexagon::A2_negp" data-ref-filename="llvm..Hexagon..A2_negp">A2_negp</a>:</td></tr>
<tr><th id="465">465</th><td>      <b>return</b> <a class="local col6 ref" href="#36rr0" title='rr0' data-ref="36rr0" data-ref-filename="36rr0">rr0</a><a class="tu ref fn" href="#_ZZNK4llvm16HexagonEvaluator8evaluateERKNS_12MachineInstrERKSt3mapIjNS_10BitTracker12RegisterCellESt4lessIjESaISt4pairIKjS6_EEERSD_ENK3$_0clERKS6_SG_" title='llvm::HexagonEvaluator::evaluate(const llvm::MachineInstr &amp;, const llvm::HexagonEvaluator::CellMapType &amp;, llvm::HexagonEvaluator::CellMapType &amp;)::(anonymous class)::operator()' data-use='c' data-ref="_ZZNK4llvm16HexagonEvaluator8evaluateERKNS_12MachineInstrERKSt3mapIjNS_10BitTracker12RegisterCellESt4lessIjESaISt4pairIKjS6_EEERSD_ENK3$_0clERKS6_SG_" data-ref-filename="_ZZNK4llvm16HexagonEvaluator8evaluateERKNS_12MachineInstrERKSt3mapIjNS_10BitTracker12RegisterCellESt4lessIjESaISt4pairIKjS6_EEERSD_ENK3$_0clERKS6_SG_">(<a class="member fn" href="BitTracker.h.html#_ZNK4llvm10BitTracker16MachineEvaluator4eSUBERKNS0_12RegisterCellES4_" title='llvm::BitTracker::MachineEvaluator::eSUB' data-ref="_ZNK4llvm10BitTracker16MachineEvaluator4eSUBERKNS0_12RegisterCellES4_" data-ref-filename="_ZNK4llvm10BitTracker16MachineEvaluator4eSUBERKNS0_12RegisterCellES4_">eSUB</a>(<a class="member fn" href="BitTracker.h.html#_ZNK4llvm10BitTracker16MachineEvaluator4eIMMElt" title='llvm::BitTracker::MachineEvaluator::eIMM' data-ref="_ZNK4llvm10BitTracker16MachineEvaluator4eIMMElt" data-ref-filename="_ZNK4llvm10BitTracker16MachineEvaluator4eIMMElt">eIMM</a>(<var>0</var>, <a class="local col1 ref" href="#61W0" title='W0' data-ref="61W0" data-ref-filename="61W0">W0</a>), <a class="macro" href="#250" title="RegisterCell::ref(getCell(Reg[1], Inputs))" data-ref="_M/rc">rc</a>(<var>1</var>)), <a class="local col0 ref" href="#30Outputs" title='Outputs' data-ref="30Outputs" data-ref-filename="30Outputs">Outputs</a>)</a>;</td></tr>
<tr><th id="466">466</th><td></td></tr>
<tr><th id="467">467</th><td>    <b>case</b> <a class="enum" href="../../../../build/lib/Target/Hexagon/HexagonGenInstrInfo.inc.html#llvm::Hexagon::M2_mpy_up" title='llvm::Hexagon::M2_mpy_up' data-ref="llvm::Hexagon::M2_mpy_up" data-ref-filename="llvm..Hexagon..M2_mpy_up">M2_mpy_up</a>: {</td></tr>
<tr><th id="468">468</th><td>      <a class="typedef" href="HexagonBitTracker.h.html#llvm::HexagonEvaluator::RegisterCell" title='llvm::HexagonEvaluator::RegisterCell' data-type='BitTracker::RegisterCell' data-ref="llvm::HexagonEvaluator::RegisterCell" data-ref-filename="llvm..HexagonEvaluator..RegisterCell">RegisterCell</a> <dfn class="local col1 decl" id="101M" title='M' data-type='llvm::HexagonEvaluator::RegisterCell' data-ref="101M" data-ref-filename="101M">M</dfn> = <a class="member fn" href="BitTracker.h.html#_ZNK4llvm10BitTracker16MachineEvaluator4eMLSERKNS0_12RegisterCellES4_" title='llvm::BitTracker::MachineEvaluator::eMLS' data-ref="_ZNK4llvm10BitTracker16MachineEvaluator4eMLSERKNS0_12RegisterCellES4_" data-ref-filename="_ZNK4llvm10BitTracker16MachineEvaluator4eMLSERKNS0_12RegisterCellES4_">eMLS</a>(<a class="macro" href="#250" title="RegisterCell::ref(getCell(Reg[1], Inputs))" data-ref="_M/rc">rc</a>(<var>1</var>), <a class="macro" href="#250" title="RegisterCell::ref(getCell(Reg[2], Inputs))" data-ref="_M/rc">rc</a>(<var>2</var>));</td></tr>
<tr><th id="469">469</th><td>      <b>return</b> <a class="local col6 ref" href="#36rr0" title='rr0' data-ref="36rr0" data-ref-filename="36rr0">rr0</a><a class="tu ref fn" href="#_ZZNK4llvm16HexagonEvaluator8evaluateERKNS_12MachineInstrERKSt3mapIjNS_10BitTracker12RegisterCellESt4lessIjESaISt4pairIKjS6_EEERSD_ENK3$_0clERKS6_SG_" title='llvm::HexagonEvaluator::evaluate(const llvm::MachineInstr &amp;, const llvm::HexagonEvaluator::CellMapType &amp;, llvm::HexagonEvaluator::CellMapType &amp;)::(anonymous class)::operator()' data-use='c' data-ref="_ZZNK4llvm16HexagonEvaluator8evaluateERKNS_12MachineInstrERKSt3mapIjNS_10BitTracker12RegisterCellESt4lessIjESaISt4pairIKjS6_EEERSD_ENK3$_0clERKS6_SG_" data-ref-filename="_ZZNK4llvm16HexagonEvaluator8evaluateERKNS_12MachineInstrERKSt3mapIjNS_10BitTracker12RegisterCellESt4lessIjESaISt4pairIKjS6_EEERSD_ENK3$_0clERKS6_SG_">(<a class="local col6 ref" href="#46hi" title='hi' data-ref="46hi" data-ref-filename="46hi">hi</a><a class="tu ref fn" href="#_ZZNK4llvm16HexagonEvaluator8evaluateERKNS_12MachineInstrERKSt3mapIjNS_10BitTracker12RegisterCellESt4lessIjESaISt4pairIKjS6_EEERSD_ENK3$_2clERKS6_t" title='llvm::HexagonEvaluator::evaluate(const llvm::MachineInstr &amp;, const llvm::HexagonEvaluator::CellMapType &amp;, llvm::HexagonEvaluator::CellMapType &amp;)::(anonymous class)::operator()' data-use='c' data-ref="_ZZNK4llvm16HexagonEvaluator8evaluateERKNS_12MachineInstrERKSt3mapIjNS_10BitTracker12RegisterCellESt4lessIjESaISt4pairIKjS6_EEERSD_ENK3$_2clERKS6_t" data-ref-filename="_ZZNK4llvm16HexagonEvaluator8evaluateERKNS_12MachineInstrERKSt3mapIjNS_10BitTracker12RegisterCellESt4lessIjESaISt4pairIKjS6_EEERSD_ENK3$_2clERKS6_t">(<a class="local col1 ref" href="#101M" title='M' data-ref="101M" data-ref-filename="101M">M</a>, <a class="local col1 ref" href="#61W0" title='W0' data-ref="61W0" data-ref-filename="61W0">W0</a>)</a>, <a class="local col0 ref" href="#30Outputs" title='Outputs' data-ref="30Outputs" data-ref-filename="30Outputs">Outputs</a>)</a>;</td></tr>
<tr><th id="470">470</th><td>    }</td></tr>
<tr><th id="471">471</th><td>    <b>case</b> <a class="enum" href="../../../../build/lib/Target/Hexagon/HexagonGenInstrInfo.inc.html#llvm::Hexagon::M2_dpmpyss_s0" title='llvm::Hexagon::M2_dpmpyss_s0' data-ref="llvm::Hexagon::M2_dpmpyss_s0" data-ref-filename="llvm..Hexagon..M2_dpmpyss_s0">M2_dpmpyss_s0</a>:</td></tr>
<tr><th id="472">472</th><td>      <b>return</b> <a class="local col6 ref" href="#36rr0" title='rr0' data-ref="36rr0" data-ref-filename="36rr0">rr0</a><a class="tu ref fn" href="#_ZZNK4llvm16HexagonEvaluator8evaluateERKNS_12MachineInstrERKSt3mapIjNS_10BitTracker12RegisterCellESt4lessIjESaISt4pairIKjS6_EEERSD_ENK3$_0clERKS6_SG_" title='llvm::HexagonEvaluator::evaluate(const llvm::MachineInstr &amp;, const llvm::HexagonEvaluator::CellMapType &amp;, llvm::HexagonEvaluator::CellMapType &amp;)::(anonymous class)::operator()' data-use='c' data-ref="_ZZNK4llvm16HexagonEvaluator8evaluateERKNS_12MachineInstrERKSt3mapIjNS_10BitTracker12RegisterCellESt4lessIjESaISt4pairIKjS6_EEERSD_ENK3$_0clERKS6_SG_" data-ref-filename="_ZZNK4llvm16HexagonEvaluator8evaluateERKNS_12MachineInstrERKSt3mapIjNS_10BitTracker12RegisterCellESt4lessIjESaISt4pairIKjS6_EEERSD_ENK3$_0clERKS6_SG_">(<a class="member fn" href="BitTracker.h.html#_ZNK4llvm10BitTracker16MachineEvaluator4eMLSERKNS0_12RegisterCellES4_" title='llvm::BitTracker::MachineEvaluator::eMLS' data-ref="_ZNK4llvm10BitTracker16MachineEvaluator4eMLSERKNS0_12RegisterCellES4_" data-ref-filename="_ZNK4llvm10BitTracker16MachineEvaluator4eMLSERKNS0_12RegisterCellES4_">eMLS</a>(<a class="macro" href="#250" title="RegisterCell::ref(getCell(Reg[1], Inputs))" data-ref="_M/rc">rc</a>(<var>1</var>), <a class="macro" href="#250" title="RegisterCell::ref(getCell(Reg[2], Inputs))" data-ref="_M/rc">rc</a>(<var>2</var>)), <a class="local col0 ref" href="#30Outputs" title='Outputs' data-ref="30Outputs" data-ref-filename="30Outputs">Outputs</a>)</a>;</td></tr>
<tr><th id="473">473</th><td>    <b>case</b> <a class="enum" href="../../../../build/lib/Target/Hexagon/HexagonGenInstrInfo.inc.html#llvm::Hexagon::M2_dpmpyss_acc_s0" title='llvm::Hexagon::M2_dpmpyss_acc_s0' data-ref="llvm::Hexagon::M2_dpmpyss_acc_s0" data-ref-filename="llvm..Hexagon..M2_dpmpyss_acc_s0">M2_dpmpyss_acc_s0</a>:</td></tr>
<tr><th id="474">474</th><td>      <b>return</b> <a class="local col6 ref" href="#36rr0" title='rr0' data-ref="36rr0" data-ref-filename="36rr0">rr0</a><a class="tu ref fn" href="#_ZZNK4llvm16HexagonEvaluator8evaluateERKNS_12MachineInstrERKSt3mapIjNS_10BitTracker12RegisterCellESt4lessIjESaISt4pairIKjS6_EEERSD_ENK3$_0clERKS6_SG_" title='llvm::HexagonEvaluator::evaluate(const llvm::MachineInstr &amp;, const llvm::HexagonEvaluator::CellMapType &amp;, llvm::HexagonEvaluator::CellMapType &amp;)::(anonymous class)::operator()' data-use='c' data-ref="_ZZNK4llvm16HexagonEvaluator8evaluateERKNS_12MachineInstrERKSt3mapIjNS_10BitTracker12RegisterCellESt4lessIjESaISt4pairIKjS6_EEERSD_ENK3$_0clERKS6_SG_" data-ref-filename="_ZZNK4llvm16HexagonEvaluator8evaluateERKNS_12MachineInstrERKSt3mapIjNS_10BitTracker12RegisterCellESt4lessIjESaISt4pairIKjS6_EEERSD_ENK3$_0clERKS6_SG_">(<a class="member fn" href="BitTracker.h.html#_ZNK4llvm10BitTracker16MachineEvaluator4eADDERKNS0_12RegisterCellES4_" title='llvm::BitTracker::MachineEvaluator::eADD' data-ref="_ZNK4llvm10BitTracker16MachineEvaluator4eADDERKNS0_12RegisterCellES4_" data-ref-filename="_ZNK4llvm10BitTracker16MachineEvaluator4eADDERKNS0_12RegisterCellES4_">eADD</a>(<a class="macro" href="#250" title="RegisterCell::ref(getCell(Reg[1], Inputs))" data-ref="_M/rc">rc</a>(<var>1</var>), <a class="member fn" href="BitTracker.h.html#_ZNK4llvm10BitTracker16MachineEvaluator4eMLSERKNS0_12RegisterCellES4_" title='llvm::BitTracker::MachineEvaluator::eMLS' data-ref="_ZNK4llvm10BitTracker16MachineEvaluator4eMLSERKNS0_12RegisterCellES4_" data-ref-filename="_ZNK4llvm10BitTracker16MachineEvaluator4eMLSERKNS0_12RegisterCellES4_">eMLS</a>(<a class="macro" href="#250" title="RegisterCell::ref(getCell(Reg[2], Inputs))" data-ref="_M/rc">rc</a>(<var>2</var>), <a class="macro" href="#250" title="RegisterCell::ref(getCell(Reg[3], Inputs))" data-ref="_M/rc">rc</a>(<var>3</var>))), <a class="local col0 ref" href="#30Outputs" title='Outputs' data-ref="30Outputs" data-ref-filename="30Outputs">Outputs</a>)</a>;</td></tr>
<tr><th id="475">475</th><td>    <b>case</b> <a class="enum" href="../../../../build/lib/Target/Hexagon/HexagonGenInstrInfo.inc.html#llvm::Hexagon::M2_dpmpyss_nac_s0" title='llvm::Hexagon::M2_dpmpyss_nac_s0' data-ref="llvm::Hexagon::M2_dpmpyss_nac_s0" data-ref-filename="llvm..Hexagon..M2_dpmpyss_nac_s0">M2_dpmpyss_nac_s0</a>:</td></tr>
<tr><th id="476">476</th><td>      <b>return</b> <a class="local col6 ref" href="#36rr0" title='rr0' data-ref="36rr0" data-ref-filename="36rr0">rr0</a><a class="tu ref fn" href="#_ZZNK4llvm16HexagonEvaluator8evaluateERKNS_12MachineInstrERKSt3mapIjNS_10BitTracker12RegisterCellESt4lessIjESaISt4pairIKjS6_EEERSD_ENK3$_0clERKS6_SG_" title='llvm::HexagonEvaluator::evaluate(const llvm::MachineInstr &amp;, const llvm::HexagonEvaluator::CellMapType &amp;, llvm::HexagonEvaluator::CellMapType &amp;)::(anonymous class)::operator()' data-use='c' data-ref="_ZZNK4llvm16HexagonEvaluator8evaluateERKNS_12MachineInstrERKSt3mapIjNS_10BitTracker12RegisterCellESt4lessIjESaISt4pairIKjS6_EEERSD_ENK3$_0clERKS6_SG_" data-ref-filename="_ZZNK4llvm16HexagonEvaluator8evaluateERKNS_12MachineInstrERKSt3mapIjNS_10BitTracker12RegisterCellESt4lessIjESaISt4pairIKjS6_EEERSD_ENK3$_0clERKS6_SG_">(<a class="member fn" href="BitTracker.h.html#_ZNK4llvm10BitTracker16MachineEvaluator4eSUBERKNS0_12RegisterCellES4_" title='llvm::BitTracker::MachineEvaluator::eSUB' data-ref="_ZNK4llvm10BitTracker16MachineEvaluator4eSUBERKNS0_12RegisterCellES4_" data-ref-filename="_ZNK4llvm10BitTracker16MachineEvaluator4eSUBERKNS0_12RegisterCellES4_">eSUB</a>(<a class="macro" href="#250" title="RegisterCell::ref(getCell(Reg[1], Inputs))" data-ref="_M/rc">rc</a>(<var>1</var>), <a class="member fn" href="BitTracker.h.html#_ZNK4llvm10BitTracker16MachineEvaluator4eMLSERKNS0_12RegisterCellES4_" title='llvm::BitTracker::MachineEvaluator::eMLS' data-ref="_ZNK4llvm10BitTracker16MachineEvaluator4eMLSERKNS0_12RegisterCellES4_" data-ref-filename="_ZNK4llvm10BitTracker16MachineEvaluator4eMLSERKNS0_12RegisterCellES4_">eMLS</a>(<a class="macro" href="#250" title="RegisterCell::ref(getCell(Reg[2], Inputs))" data-ref="_M/rc">rc</a>(<var>2</var>), <a class="macro" href="#250" title="RegisterCell::ref(getCell(Reg[3], Inputs))" data-ref="_M/rc">rc</a>(<var>3</var>))), <a class="local col0 ref" href="#30Outputs" title='Outputs' data-ref="30Outputs" data-ref-filename="30Outputs">Outputs</a>)</a>;</td></tr>
<tr><th id="477">477</th><td>    <b>case</b> <a class="enum" href="../../../../build/lib/Target/Hexagon/HexagonGenInstrInfo.inc.html#llvm::Hexagon::M2_mpyi" title='llvm::Hexagon::M2_mpyi' data-ref="llvm::Hexagon::M2_mpyi" data-ref-filename="llvm..Hexagon..M2_mpyi">M2_mpyi</a>: {</td></tr>
<tr><th id="478">478</th><td>      <a class="typedef" href="HexagonBitTracker.h.html#llvm::HexagonEvaluator::RegisterCell" title='llvm::HexagonEvaluator::RegisterCell' data-type='BitTracker::RegisterCell' data-ref="llvm::HexagonEvaluator::RegisterCell" data-ref-filename="llvm..HexagonEvaluator..RegisterCell">RegisterCell</a> <dfn class="local col2 decl" id="102M" title='M' data-type='llvm::HexagonEvaluator::RegisterCell' data-ref="102M" data-ref-filename="102M">M</dfn> = <a class="member fn" href="BitTracker.h.html#_ZNK4llvm10BitTracker16MachineEvaluator4eMLSERKNS0_12RegisterCellES4_" title='llvm::BitTracker::MachineEvaluator::eMLS' data-ref="_ZNK4llvm10BitTracker16MachineEvaluator4eMLSERKNS0_12RegisterCellES4_" data-ref-filename="_ZNK4llvm10BitTracker16MachineEvaluator4eMLSERKNS0_12RegisterCellES4_">eMLS</a>(<a class="macro" href="#250" title="RegisterCell::ref(getCell(Reg[1], Inputs))" data-ref="_M/rc">rc</a>(<var>1</var>), <a class="macro" href="#250" title="RegisterCell::ref(getCell(Reg[2], Inputs))" data-ref="_M/rc">rc</a>(<var>2</var>));</td></tr>
<tr><th id="479">479</th><td>      <b>return</b> <a class="local col6 ref" href="#36rr0" title='rr0' data-ref="36rr0" data-ref-filename="36rr0">rr0</a><a class="tu ref fn" href="#_ZZNK4llvm16HexagonEvaluator8evaluateERKNS_12MachineInstrERKSt3mapIjNS_10BitTracker12RegisterCellESt4lessIjESaISt4pairIKjS6_EEERSD_ENK3$_0clERKS6_SG_" title='llvm::HexagonEvaluator::evaluate(const llvm::MachineInstr &amp;, const llvm::HexagonEvaluator::CellMapType &amp;, llvm::HexagonEvaluator::CellMapType &amp;)::(anonymous class)::operator()' data-use='c' data-ref="_ZZNK4llvm16HexagonEvaluator8evaluateERKNS_12MachineInstrERKSt3mapIjNS_10BitTracker12RegisterCellESt4lessIjESaISt4pairIKjS6_EEERSD_ENK3$_0clERKS6_SG_" data-ref-filename="_ZZNK4llvm16HexagonEvaluator8evaluateERKNS_12MachineInstrERKSt3mapIjNS_10BitTracker12RegisterCellESt4lessIjESaISt4pairIKjS6_EEERSD_ENK3$_0clERKS6_SG_">(<a class="local col3 ref" href="#43lo" title='lo' data-ref="43lo" data-ref-filename="43lo">lo</a><a class="tu ref fn" href="#_ZZNK4llvm16HexagonEvaluator8evaluateERKNS_12MachineInstrERKSt3mapIjNS_10BitTracker12RegisterCellESt4lessIjESaISt4pairIKjS6_EEERSD_ENK3$_1clERKS6_t" title='llvm::HexagonEvaluator::evaluate(const llvm::MachineInstr &amp;, const llvm::HexagonEvaluator::CellMapType &amp;, llvm::HexagonEvaluator::CellMapType &amp;)::(anonymous class)::operator()' data-use='c' data-ref="_ZZNK4llvm16HexagonEvaluator8evaluateERKNS_12MachineInstrERKSt3mapIjNS_10BitTracker12RegisterCellESt4lessIjESaISt4pairIKjS6_EEERSD_ENK3$_1clERKS6_t" data-ref-filename="_ZZNK4llvm16HexagonEvaluator8evaluateERKNS_12MachineInstrERKSt3mapIjNS_10BitTracker12RegisterCellESt4lessIjESaISt4pairIKjS6_EEERSD_ENK3$_1clERKS6_t">(<a class="local col2 ref" href="#102M" title='M' data-ref="102M" data-ref-filename="102M">M</a>, <a class="local col1 ref" href="#61W0" title='W0' data-ref="61W0" data-ref-filename="61W0">W0</a>)</a>, <a class="local col0 ref" href="#30Outputs" title='Outputs' data-ref="30Outputs" data-ref-filename="30Outputs">Outputs</a>)</a>;</td></tr>
<tr><th id="480">480</th><td>    }</td></tr>
<tr><th id="481">481</th><td>    <b>case</b> <a class="enum" href="../../../../build/lib/Target/Hexagon/HexagonGenInstrInfo.inc.html#llvm::Hexagon::M2_macsip" title='llvm::Hexagon::M2_macsip' data-ref="llvm::Hexagon::M2_macsip" data-ref-filename="llvm..Hexagon..M2_macsip">M2_macsip</a>: {</td></tr>
<tr><th id="482">482</th><td>      <a class="typedef" href="HexagonBitTracker.h.html#llvm::HexagonEvaluator::RegisterCell" title='llvm::HexagonEvaluator::RegisterCell' data-type='BitTracker::RegisterCell' data-ref="llvm::HexagonEvaluator::RegisterCell" data-ref-filename="llvm..HexagonEvaluator..RegisterCell">RegisterCell</a> <dfn class="local col3 decl" id="103M" title='M' data-type='llvm::HexagonEvaluator::RegisterCell' data-ref="103M" data-ref-filename="103M">M</dfn> = <a class="member fn" href="BitTracker.h.html#_ZNK4llvm10BitTracker16MachineEvaluator4eMLSERKNS0_12RegisterCellES4_" title='llvm::BitTracker::MachineEvaluator::eMLS' data-ref="_ZNK4llvm10BitTracker16MachineEvaluator4eMLSERKNS0_12RegisterCellES4_" data-ref-filename="_ZNK4llvm10BitTracker16MachineEvaluator4eMLSERKNS0_12RegisterCellES4_">eMLS</a>(<a class="macro" href="#250" title="RegisterCell::ref(getCell(Reg[2], Inputs))" data-ref="_M/rc">rc</a>(<var>2</var>), <a class="member fn" href="BitTracker.h.html#_ZNK4llvm10BitTracker16MachineEvaluator4eIMMElt" title='llvm::BitTracker::MachineEvaluator::eIMM' data-ref="_ZNK4llvm10BitTracker16MachineEvaluator4eIMMElt" data-ref-filename="_ZNK4llvm10BitTracker16MachineEvaluator4eIMMElt">eIMM</a>(<a class="macro" href="#251" title="MI.getOperand(3).getImm()" data-ref="_M/im">im</a>(<var>3</var>), <a class="local col1 ref" href="#61W0" title='W0' data-ref="61W0" data-ref-filename="61W0">W0</a>));</td></tr>
<tr><th id="483">483</th><td>      <a class="typedef" href="HexagonBitTracker.h.html#llvm::HexagonEvaluator::RegisterCell" title='llvm::HexagonEvaluator::RegisterCell' data-type='BitTracker::RegisterCell' data-ref="llvm::HexagonEvaluator::RegisterCell" data-ref-filename="llvm..HexagonEvaluator..RegisterCell">RegisterCell</a> <dfn class="local col4 decl" id="104RC" title='RC' data-type='llvm::HexagonEvaluator::RegisterCell' data-ref="104RC" data-ref-filename="104RC">RC</dfn> = <a class="member fn" href="BitTracker.h.html#_ZNK4llvm10BitTracker16MachineEvaluator4eADDERKNS0_12RegisterCellES4_" title='llvm::BitTracker::MachineEvaluator::eADD' data-ref="_ZNK4llvm10BitTracker16MachineEvaluator4eADDERKNS0_12RegisterCellES4_" data-ref-filename="_ZNK4llvm10BitTracker16MachineEvaluator4eADDERKNS0_12RegisterCellES4_">eADD</a>(<a class="macro" href="#250" title="RegisterCell::ref(getCell(Reg[1], Inputs))" data-ref="_M/rc">rc</a>(<var>1</var>), <a class="local col3 ref" href="#43lo" title='lo' data-ref="43lo" data-ref-filename="43lo">lo</a><a class="tu ref fn" href="#_ZZNK4llvm16HexagonEvaluator8evaluateERKNS_12MachineInstrERKSt3mapIjNS_10BitTracker12RegisterCellESt4lessIjESaISt4pairIKjS6_EEERSD_ENK3$_1clERKS6_t" title='llvm::HexagonEvaluator::evaluate(const llvm::MachineInstr &amp;, const llvm::HexagonEvaluator::CellMapType &amp;, llvm::HexagonEvaluator::CellMapType &amp;)::(anonymous class)::operator()' data-use='c' data-ref="_ZZNK4llvm16HexagonEvaluator8evaluateERKNS_12MachineInstrERKSt3mapIjNS_10BitTracker12RegisterCellESt4lessIjESaISt4pairIKjS6_EEERSD_ENK3$_1clERKS6_t" data-ref-filename="_ZZNK4llvm16HexagonEvaluator8evaluateERKNS_12MachineInstrERKSt3mapIjNS_10BitTracker12RegisterCellESt4lessIjESaISt4pairIKjS6_EEERSD_ENK3$_1clERKS6_t">(<a class="local col3 ref" href="#103M" title='M' data-ref="103M" data-ref-filename="103M">M</a>, <a class="local col1 ref" href="#61W0" title='W0' data-ref="61W0" data-ref-filename="61W0">W0</a>)</a>);</td></tr>
<tr><th id="484">484</th><td>      <b>return</b> <a class="local col6 ref" href="#36rr0" title='rr0' data-ref="36rr0" data-ref-filename="36rr0">rr0</a><a class="tu ref fn" href="#_ZZNK4llvm16HexagonEvaluator8evaluateERKNS_12MachineInstrERKSt3mapIjNS_10BitTracker12RegisterCellESt4lessIjESaISt4pairIKjS6_EEERSD_ENK3$_0clERKS6_SG_" title='llvm::HexagonEvaluator::evaluate(const llvm::MachineInstr &amp;, const llvm::HexagonEvaluator::CellMapType &amp;, llvm::HexagonEvaluator::CellMapType &amp;)::(anonymous class)::operator()' data-use='c' data-ref="_ZZNK4llvm16HexagonEvaluator8evaluateERKNS_12MachineInstrERKSt3mapIjNS_10BitTracker12RegisterCellESt4lessIjESaISt4pairIKjS6_EEERSD_ENK3$_0clERKS6_SG_" data-ref-filename="_ZZNK4llvm16HexagonEvaluator8evaluateERKNS_12MachineInstrERKSt3mapIjNS_10BitTracker12RegisterCellESt4lessIjESaISt4pairIKjS6_EEERSD_ENK3$_0clERKS6_SG_">(<a class="local col4 ref" href="#104RC" title='RC' data-ref="104RC" data-ref-filename="104RC">RC</a>, <a class="local col0 ref" href="#30Outputs" title='Outputs' data-ref="30Outputs" data-ref-filename="30Outputs">Outputs</a>)</a>;</td></tr>
<tr><th id="485">485</th><td>    }</td></tr>
<tr><th id="486">486</th><td>    <b>case</b> <a class="enum" href="../../../../build/lib/Target/Hexagon/HexagonGenInstrInfo.inc.html#llvm::Hexagon::M2_macsin" title='llvm::Hexagon::M2_macsin' data-ref="llvm::Hexagon::M2_macsin" data-ref-filename="llvm..Hexagon..M2_macsin">M2_macsin</a>: {</td></tr>
<tr><th id="487">487</th><td>      <a class="typedef" href="HexagonBitTracker.h.html#llvm::HexagonEvaluator::RegisterCell" title='llvm::HexagonEvaluator::RegisterCell' data-type='BitTracker::RegisterCell' data-ref="llvm::HexagonEvaluator::RegisterCell" data-ref-filename="llvm..HexagonEvaluator..RegisterCell">RegisterCell</a> <dfn class="local col5 decl" id="105M" title='M' data-type='llvm::HexagonEvaluator::RegisterCell' data-ref="105M" data-ref-filename="105M">M</dfn> = <a class="member fn" href="BitTracker.h.html#_ZNK4llvm10BitTracker16MachineEvaluator4eMLSERKNS0_12RegisterCellES4_" title='llvm::BitTracker::MachineEvaluator::eMLS' data-ref="_ZNK4llvm10BitTracker16MachineEvaluator4eMLSERKNS0_12RegisterCellES4_" data-ref-filename="_ZNK4llvm10BitTracker16MachineEvaluator4eMLSERKNS0_12RegisterCellES4_">eMLS</a>(<a class="macro" href="#250" title="RegisterCell::ref(getCell(Reg[2], Inputs))" data-ref="_M/rc">rc</a>(<var>2</var>), <a class="member fn" href="BitTracker.h.html#_ZNK4llvm10BitTracker16MachineEvaluator4eIMMElt" title='llvm::BitTracker::MachineEvaluator::eIMM' data-ref="_ZNK4llvm10BitTracker16MachineEvaluator4eIMMElt" data-ref-filename="_ZNK4llvm10BitTracker16MachineEvaluator4eIMMElt">eIMM</a>(<a class="macro" href="#251" title="MI.getOperand(3).getImm()" data-ref="_M/im">im</a>(<var>3</var>), <a class="local col1 ref" href="#61W0" title='W0' data-ref="61W0" data-ref-filename="61W0">W0</a>));</td></tr>
<tr><th id="488">488</th><td>      <a class="typedef" href="HexagonBitTracker.h.html#llvm::HexagonEvaluator::RegisterCell" title='llvm::HexagonEvaluator::RegisterCell' data-type='BitTracker::RegisterCell' data-ref="llvm::HexagonEvaluator::RegisterCell" data-ref-filename="llvm..HexagonEvaluator..RegisterCell">RegisterCell</a> <dfn class="local col6 decl" id="106RC" title='RC' data-type='llvm::HexagonEvaluator::RegisterCell' data-ref="106RC" data-ref-filename="106RC">RC</dfn> = <a class="member fn" href="BitTracker.h.html#_ZNK4llvm10BitTracker16MachineEvaluator4eSUBERKNS0_12RegisterCellES4_" title='llvm::BitTracker::MachineEvaluator::eSUB' data-ref="_ZNK4llvm10BitTracker16MachineEvaluator4eSUBERKNS0_12RegisterCellES4_" data-ref-filename="_ZNK4llvm10BitTracker16MachineEvaluator4eSUBERKNS0_12RegisterCellES4_">eSUB</a>(<a class="macro" href="#250" title="RegisterCell::ref(getCell(Reg[1], Inputs))" data-ref="_M/rc">rc</a>(<var>1</var>), <a class="local col3 ref" href="#43lo" title='lo' data-ref="43lo" data-ref-filename="43lo">lo</a><a class="tu ref fn" href="#_ZZNK4llvm16HexagonEvaluator8evaluateERKNS_12MachineInstrERKSt3mapIjNS_10BitTracker12RegisterCellESt4lessIjESaISt4pairIKjS6_EEERSD_ENK3$_1clERKS6_t" title='llvm::HexagonEvaluator::evaluate(const llvm::MachineInstr &amp;, const llvm::HexagonEvaluator::CellMapType &amp;, llvm::HexagonEvaluator::CellMapType &amp;)::(anonymous class)::operator()' data-use='c' data-ref="_ZZNK4llvm16HexagonEvaluator8evaluateERKNS_12MachineInstrERKSt3mapIjNS_10BitTracker12RegisterCellESt4lessIjESaISt4pairIKjS6_EEERSD_ENK3$_1clERKS6_t" data-ref-filename="_ZZNK4llvm16HexagonEvaluator8evaluateERKNS_12MachineInstrERKSt3mapIjNS_10BitTracker12RegisterCellESt4lessIjESaISt4pairIKjS6_EEERSD_ENK3$_1clERKS6_t">(<a class="local col5 ref" href="#105M" title='M' data-ref="105M" data-ref-filename="105M">M</a>, <a class="local col1 ref" href="#61W0" title='W0' data-ref="61W0" data-ref-filename="61W0">W0</a>)</a>);</td></tr>
<tr><th id="489">489</th><td>      <b>return</b> <a class="local col6 ref" href="#36rr0" title='rr0' data-ref="36rr0" data-ref-filename="36rr0">rr0</a><a class="tu ref fn" href="#_ZZNK4llvm16HexagonEvaluator8evaluateERKNS_12MachineInstrERKSt3mapIjNS_10BitTracker12RegisterCellESt4lessIjESaISt4pairIKjS6_EEERSD_ENK3$_0clERKS6_SG_" title='llvm::HexagonEvaluator::evaluate(const llvm::MachineInstr &amp;, const llvm::HexagonEvaluator::CellMapType &amp;, llvm::HexagonEvaluator::CellMapType &amp;)::(anonymous class)::operator()' data-use='c' data-ref="_ZZNK4llvm16HexagonEvaluator8evaluateERKNS_12MachineInstrERKSt3mapIjNS_10BitTracker12RegisterCellESt4lessIjESaISt4pairIKjS6_EEERSD_ENK3$_0clERKS6_SG_" data-ref-filename="_ZZNK4llvm16HexagonEvaluator8evaluateERKNS_12MachineInstrERKSt3mapIjNS_10BitTracker12RegisterCellESt4lessIjESaISt4pairIKjS6_EEERSD_ENK3$_0clERKS6_SG_">(<a class="local col6 ref" href="#106RC" title='RC' data-ref="106RC" data-ref-filename="106RC">RC</a>, <a class="local col0 ref" href="#30Outputs" title='Outputs' data-ref="30Outputs" data-ref-filename="30Outputs">Outputs</a>)</a>;</td></tr>
<tr><th id="490">490</th><td>    }</td></tr>
<tr><th id="491">491</th><td>    <b>case</b> <a class="enum" href="../../../../build/lib/Target/Hexagon/HexagonGenInstrInfo.inc.html#llvm::Hexagon::M2_maci" title='llvm::Hexagon::M2_maci' data-ref="llvm::Hexagon::M2_maci" data-ref-filename="llvm..Hexagon..M2_maci">M2_maci</a>: {</td></tr>
<tr><th id="492">492</th><td>      <a class="typedef" href="HexagonBitTracker.h.html#llvm::HexagonEvaluator::RegisterCell" title='llvm::HexagonEvaluator::RegisterCell' data-type='BitTracker::RegisterCell' data-ref="llvm::HexagonEvaluator::RegisterCell" data-ref-filename="llvm..HexagonEvaluator..RegisterCell">RegisterCell</a> <dfn class="local col7 decl" id="107M" title='M' data-type='llvm::HexagonEvaluator::RegisterCell' data-ref="107M" data-ref-filename="107M">M</dfn> = <a class="member fn" href="BitTracker.h.html#_ZNK4llvm10BitTracker16MachineEvaluator4eMLSERKNS0_12RegisterCellES4_" title='llvm::BitTracker::MachineEvaluator::eMLS' data-ref="_ZNK4llvm10BitTracker16MachineEvaluator4eMLSERKNS0_12RegisterCellES4_" data-ref-filename="_ZNK4llvm10BitTracker16MachineEvaluator4eMLSERKNS0_12RegisterCellES4_">eMLS</a>(<a class="macro" href="#250" title="RegisterCell::ref(getCell(Reg[2], Inputs))" data-ref="_M/rc">rc</a>(<var>2</var>), <a class="macro" href="#250" title="RegisterCell::ref(getCell(Reg[3], Inputs))" data-ref="_M/rc">rc</a>(<var>3</var>));</td></tr>
<tr><th id="493">493</th><td>      <a class="typedef" href="HexagonBitTracker.h.html#llvm::HexagonEvaluator::RegisterCell" title='llvm::HexagonEvaluator::RegisterCell' data-type='BitTracker::RegisterCell' data-ref="llvm::HexagonEvaluator::RegisterCell" data-ref-filename="llvm..HexagonEvaluator..RegisterCell">RegisterCell</a> <dfn class="local col8 decl" id="108RC" title='RC' data-type='llvm::HexagonEvaluator::RegisterCell' data-ref="108RC" data-ref-filename="108RC">RC</dfn> = <a class="member fn" href="BitTracker.h.html#_ZNK4llvm10BitTracker16MachineEvaluator4eADDERKNS0_12RegisterCellES4_" title='llvm::BitTracker::MachineEvaluator::eADD' data-ref="_ZNK4llvm10BitTracker16MachineEvaluator4eADDERKNS0_12RegisterCellES4_" data-ref-filename="_ZNK4llvm10BitTracker16MachineEvaluator4eADDERKNS0_12RegisterCellES4_">eADD</a>(<a class="macro" href="#250" title="RegisterCell::ref(getCell(Reg[1], Inputs))" data-ref="_M/rc">rc</a>(<var>1</var>), <a class="local col3 ref" href="#43lo" title='lo' data-ref="43lo" data-ref-filename="43lo">lo</a><a class="tu ref fn" href="#_ZZNK4llvm16HexagonEvaluator8evaluateERKNS_12MachineInstrERKSt3mapIjNS_10BitTracker12RegisterCellESt4lessIjESaISt4pairIKjS6_EEERSD_ENK3$_1clERKS6_t" title='llvm::HexagonEvaluator::evaluate(const llvm::MachineInstr &amp;, const llvm::HexagonEvaluator::CellMapType &amp;, llvm::HexagonEvaluator::CellMapType &amp;)::(anonymous class)::operator()' data-use='c' data-ref="_ZZNK4llvm16HexagonEvaluator8evaluateERKNS_12MachineInstrERKSt3mapIjNS_10BitTracker12RegisterCellESt4lessIjESaISt4pairIKjS6_EEERSD_ENK3$_1clERKS6_t" data-ref-filename="_ZZNK4llvm16HexagonEvaluator8evaluateERKNS_12MachineInstrERKSt3mapIjNS_10BitTracker12RegisterCellESt4lessIjESaISt4pairIKjS6_EEERSD_ENK3$_1clERKS6_t">(<a class="local col7 ref" href="#107M" title='M' data-ref="107M" data-ref-filename="107M">M</a>, <a class="local col1 ref" href="#61W0" title='W0' data-ref="61W0" data-ref-filename="61W0">W0</a>)</a>);</td></tr>
<tr><th id="494">494</th><td>      <b>return</b> <a class="local col6 ref" href="#36rr0" title='rr0' data-ref="36rr0" data-ref-filename="36rr0">rr0</a><a class="tu ref fn" href="#_ZZNK4llvm16HexagonEvaluator8evaluateERKNS_12MachineInstrERKSt3mapIjNS_10BitTracker12RegisterCellESt4lessIjESaISt4pairIKjS6_EEERSD_ENK3$_0clERKS6_SG_" title='llvm::HexagonEvaluator::evaluate(const llvm::MachineInstr &amp;, const llvm::HexagonEvaluator::CellMapType &amp;, llvm::HexagonEvaluator::CellMapType &amp;)::(anonymous class)::operator()' data-use='c' data-ref="_ZZNK4llvm16HexagonEvaluator8evaluateERKNS_12MachineInstrERKSt3mapIjNS_10BitTracker12RegisterCellESt4lessIjESaISt4pairIKjS6_EEERSD_ENK3$_0clERKS6_SG_" data-ref-filename="_ZZNK4llvm16HexagonEvaluator8evaluateERKNS_12MachineInstrERKSt3mapIjNS_10BitTracker12RegisterCellESt4lessIjESaISt4pairIKjS6_EEERSD_ENK3$_0clERKS6_SG_">(<a class="local col8 ref" href="#108RC" title='RC' data-ref="108RC" data-ref-filename="108RC">RC</a>, <a class="local col0 ref" href="#30Outputs" title='Outputs' data-ref="30Outputs" data-ref-filename="30Outputs">Outputs</a>)</a>;</td></tr>
<tr><th id="495">495</th><td>    }</td></tr>
<tr><th id="496">496</th><td>    <b>case</b> <a class="enum" href="../../../../build/lib/Target/Hexagon/HexagonGenInstrInfo.inc.html#llvm::Hexagon::M2_mpysmi" title='llvm::Hexagon::M2_mpysmi' data-ref="llvm::Hexagon::M2_mpysmi" data-ref-filename="llvm..Hexagon..M2_mpysmi">M2_mpysmi</a>: {</td></tr>
<tr><th id="497">497</th><td>      <a class="typedef" href="HexagonBitTracker.h.html#llvm::HexagonEvaluator::RegisterCell" title='llvm::HexagonEvaluator::RegisterCell' data-type='BitTracker::RegisterCell' data-ref="llvm::HexagonEvaluator::RegisterCell" data-ref-filename="llvm..HexagonEvaluator..RegisterCell">RegisterCell</a> <dfn class="local col9 decl" id="109M" title='M' data-type='llvm::HexagonEvaluator::RegisterCell' data-ref="109M" data-ref-filename="109M">M</dfn> = <a class="member fn" href="BitTracker.h.html#_ZNK4llvm10BitTracker16MachineEvaluator4eMLSERKNS0_12RegisterCellES4_" title='llvm::BitTracker::MachineEvaluator::eMLS' data-ref="_ZNK4llvm10BitTracker16MachineEvaluator4eMLSERKNS0_12RegisterCellES4_" data-ref-filename="_ZNK4llvm10BitTracker16MachineEvaluator4eMLSERKNS0_12RegisterCellES4_">eMLS</a>(<a class="macro" href="#250" title="RegisterCell::ref(getCell(Reg[1], Inputs))" data-ref="_M/rc">rc</a>(<var>1</var>), <a class="member fn" href="BitTracker.h.html#_ZNK4llvm10BitTracker16MachineEvaluator4eIMMElt" title='llvm::BitTracker::MachineEvaluator::eIMM' data-ref="_ZNK4llvm10BitTracker16MachineEvaluator4eIMMElt" data-ref-filename="_ZNK4llvm10BitTracker16MachineEvaluator4eIMMElt">eIMM</a>(<a class="macro" href="#251" title="MI.getOperand(2).getImm()" data-ref="_M/im">im</a>(<var>2</var>), <a class="local col1 ref" href="#61W0" title='W0' data-ref="61W0" data-ref-filename="61W0">W0</a>));</td></tr>
<tr><th id="498">498</th><td>      <b>return</b> <a class="local col6 ref" href="#36rr0" title='rr0' data-ref="36rr0" data-ref-filename="36rr0">rr0</a><a class="tu ref fn" href="#_ZZNK4llvm16HexagonEvaluator8evaluateERKNS_12MachineInstrERKSt3mapIjNS_10BitTracker12RegisterCellESt4lessIjESaISt4pairIKjS6_EEERSD_ENK3$_0clERKS6_SG_" title='llvm::HexagonEvaluator::evaluate(const llvm::MachineInstr &amp;, const llvm::HexagonEvaluator::CellMapType &amp;, llvm::HexagonEvaluator::CellMapType &amp;)::(anonymous class)::operator()' data-use='c' data-ref="_ZZNK4llvm16HexagonEvaluator8evaluateERKNS_12MachineInstrERKSt3mapIjNS_10BitTracker12RegisterCellESt4lessIjESaISt4pairIKjS6_EEERSD_ENK3$_0clERKS6_SG_" data-ref-filename="_ZZNK4llvm16HexagonEvaluator8evaluateERKNS_12MachineInstrERKSt3mapIjNS_10BitTracker12RegisterCellESt4lessIjESaISt4pairIKjS6_EEERSD_ENK3$_0clERKS6_SG_">(<a class="local col3 ref" href="#43lo" title='lo' data-ref="43lo" data-ref-filename="43lo">lo</a><a class="tu ref fn" href="#_ZZNK4llvm16HexagonEvaluator8evaluateERKNS_12MachineInstrERKSt3mapIjNS_10BitTracker12RegisterCellESt4lessIjESaISt4pairIKjS6_EEERSD_ENK3$_1clERKS6_t" title='llvm::HexagonEvaluator::evaluate(const llvm::MachineInstr &amp;, const llvm::HexagonEvaluator::CellMapType &amp;, llvm::HexagonEvaluator::CellMapType &amp;)::(anonymous class)::operator()' data-use='c' data-ref="_ZZNK4llvm16HexagonEvaluator8evaluateERKNS_12MachineInstrERKSt3mapIjNS_10BitTracker12RegisterCellESt4lessIjESaISt4pairIKjS6_EEERSD_ENK3$_1clERKS6_t" data-ref-filename="_ZZNK4llvm16HexagonEvaluator8evaluateERKNS_12MachineInstrERKSt3mapIjNS_10BitTracker12RegisterCellESt4lessIjESaISt4pairIKjS6_EEERSD_ENK3$_1clERKS6_t">(<a class="local col9 ref" href="#109M" title='M' data-ref="109M" data-ref-filename="109M">M</a>, <var>32</var>)</a>, <a class="local col0 ref" href="#30Outputs" title='Outputs' data-ref="30Outputs" data-ref-filename="30Outputs">Outputs</a>)</a>;</td></tr>
<tr><th id="499">499</th><td>    }</td></tr>
<tr><th id="500">500</th><td>    <b>case</b> <a class="enum" href="../../../../build/lib/Target/Hexagon/HexagonGenInstrInfo.inc.html#llvm::Hexagon::M2_mpysin" title='llvm::Hexagon::M2_mpysin' data-ref="llvm::Hexagon::M2_mpysin" data-ref-filename="llvm..Hexagon..M2_mpysin">M2_mpysin</a>: {</td></tr>
<tr><th id="501">501</th><td>      <a class="typedef" href="HexagonBitTracker.h.html#llvm::HexagonEvaluator::RegisterCell" title='llvm::HexagonEvaluator::RegisterCell' data-type='BitTracker::RegisterCell' data-ref="llvm::HexagonEvaluator::RegisterCell" data-ref-filename="llvm..HexagonEvaluator..RegisterCell">RegisterCell</a> <dfn class="local col0 decl" id="110M" title='M' data-type='llvm::HexagonEvaluator::RegisterCell' data-ref="110M" data-ref-filename="110M">M</dfn> = <a class="member fn" href="BitTracker.h.html#_ZNK4llvm10BitTracker16MachineEvaluator4eMLSERKNS0_12RegisterCellES4_" title='llvm::BitTracker::MachineEvaluator::eMLS' data-ref="_ZNK4llvm10BitTracker16MachineEvaluator4eMLSERKNS0_12RegisterCellES4_" data-ref-filename="_ZNK4llvm10BitTracker16MachineEvaluator4eMLSERKNS0_12RegisterCellES4_">eMLS</a>(<a class="macro" href="#250" title="RegisterCell::ref(getCell(Reg[1], Inputs))" data-ref="_M/rc">rc</a>(<var>1</var>), <a class="member fn" href="BitTracker.h.html#_ZNK4llvm10BitTracker16MachineEvaluator4eIMMElt" title='llvm::BitTracker::MachineEvaluator::eIMM' data-ref="_ZNK4llvm10BitTracker16MachineEvaluator4eIMMElt" data-ref-filename="_ZNK4llvm10BitTracker16MachineEvaluator4eIMMElt">eIMM</a>(-<a class="macro" href="#251" title="MI.getOperand(2).getImm()" data-ref="_M/im">im</a>(<var>2</var>), <a class="local col1 ref" href="#61W0" title='W0' data-ref="61W0" data-ref-filename="61W0">W0</a>));</td></tr>
<tr><th id="502">502</th><td>      <b>return</b> <a class="local col6 ref" href="#36rr0" title='rr0' data-ref="36rr0" data-ref-filename="36rr0">rr0</a><a class="tu ref fn" href="#_ZZNK4llvm16HexagonEvaluator8evaluateERKNS_12MachineInstrERKSt3mapIjNS_10BitTracker12RegisterCellESt4lessIjESaISt4pairIKjS6_EEERSD_ENK3$_0clERKS6_SG_" title='llvm::HexagonEvaluator::evaluate(const llvm::MachineInstr &amp;, const llvm::HexagonEvaluator::CellMapType &amp;, llvm::HexagonEvaluator::CellMapType &amp;)::(anonymous class)::operator()' data-use='c' data-ref="_ZZNK4llvm16HexagonEvaluator8evaluateERKNS_12MachineInstrERKSt3mapIjNS_10BitTracker12RegisterCellESt4lessIjESaISt4pairIKjS6_EEERSD_ENK3$_0clERKS6_SG_" data-ref-filename="_ZZNK4llvm16HexagonEvaluator8evaluateERKNS_12MachineInstrERKSt3mapIjNS_10BitTracker12RegisterCellESt4lessIjESaISt4pairIKjS6_EEERSD_ENK3$_0clERKS6_SG_">(<a class="local col3 ref" href="#43lo" title='lo' data-ref="43lo" data-ref-filename="43lo">lo</a><a class="tu ref fn" href="#_ZZNK4llvm16HexagonEvaluator8evaluateERKNS_12MachineInstrERKSt3mapIjNS_10BitTracker12RegisterCellESt4lessIjESaISt4pairIKjS6_EEERSD_ENK3$_1clERKS6_t" title='llvm::HexagonEvaluator::evaluate(const llvm::MachineInstr &amp;, const llvm::HexagonEvaluator::CellMapType &amp;, llvm::HexagonEvaluator::CellMapType &amp;)::(anonymous class)::operator()' data-use='c' data-ref="_ZZNK4llvm16HexagonEvaluator8evaluateERKNS_12MachineInstrERKSt3mapIjNS_10BitTracker12RegisterCellESt4lessIjESaISt4pairIKjS6_EEERSD_ENK3$_1clERKS6_t" data-ref-filename="_ZZNK4llvm16HexagonEvaluator8evaluateERKNS_12MachineInstrERKSt3mapIjNS_10BitTracker12RegisterCellESt4lessIjESaISt4pairIKjS6_EEERSD_ENK3$_1clERKS6_t">(<a class="local col0 ref" href="#110M" title='M' data-ref="110M" data-ref-filename="110M">M</a>, <var>32</var>)</a>, <a class="local col0 ref" href="#30Outputs" title='Outputs' data-ref="30Outputs" data-ref-filename="30Outputs">Outputs</a>)</a>;</td></tr>
<tr><th id="503">503</th><td>    }</td></tr>
<tr><th id="504">504</th><td>    <b>case</b> <a class="enum" href="../../../../build/lib/Target/Hexagon/HexagonGenInstrInfo.inc.html#llvm::Hexagon::M2_mpysip" title='llvm::Hexagon::M2_mpysip' data-ref="llvm::Hexagon::M2_mpysip" data-ref-filename="llvm..Hexagon..M2_mpysip">M2_mpysip</a>: {</td></tr>
<tr><th id="505">505</th><td>      <a class="typedef" href="HexagonBitTracker.h.html#llvm::HexagonEvaluator::RegisterCell" title='llvm::HexagonEvaluator::RegisterCell' data-type='BitTracker::RegisterCell' data-ref="llvm::HexagonEvaluator::RegisterCell" data-ref-filename="llvm..HexagonEvaluator..RegisterCell">RegisterCell</a> <dfn class="local col1 decl" id="111M" title='M' data-type='llvm::HexagonEvaluator::RegisterCell' data-ref="111M" data-ref-filename="111M">M</dfn> = <a class="member fn" href="BitTracker.h.html#_ZNK4llvm10BitTracker16MachineEvaluator4eMLSERKNS0_12RegisterCellES4_" title='llvm::BitTracker::MachineEvaluator::eMLS' data-ref="_ZNK4llvm10BitTracker16MachineEvaluator4eMLSERKNS0_12RegisterCellES4_" data-ref-filename="_ZNK4llvm10BitTracker16MachineEvaluator4eMLSERKNS0_12RegisterCellES4_">eMLS</a>(<a class="macro" href="#250" title="RegisterCell::ref(getCell(Reg[1], Inputs))" data-ref="_M/rc">rc</a>(<var>1</var>), <a class="member fn" href="BitTracker.h.html#_ZNK4llvm10BitTracker16MachineEvaluator4eIMMElt" title='llvm::BitTracker::MachineEvaluator::eIMM' data-ref="_ZNK4llvm10BitTracker16MachineEvaluator4eIMMElt" data-ref-filename="_ZNK4llvm10BitTracker16MachineEvaluator4eIMMElt">eIMM</a>(<a class="macro" href="#251" title="MI.getOperand(2).getImm()" data-ref="_M/im">im</a>(<var>2</var>), <a class="local col1 ref" href="#61W0" title='W0' data-ref="61W0" data-ref-filename="61W0">W0</a>));</td></tr>
<tr><th id="506">506</th><td>      <b>return</b> <a class="local col6 ref" href="#36rr0" title='rr0' data-ref="36rr0" data-ref-filename="36rr0">rr0</a><a class="tu ref fn" href="#_ZZNK4llvm16HexagonEvaluator8evaluateERKNS_12MachineInstrERKSt3mapIjNS_10BitTracker12RegisterCellESt4lessIjESaISt4pairIKjS6_EEERSD_ENK3$_0clERKS6_SG_" title='llvm::HexagonEvaluator::evaluate(const llvm::MachineInstr &amp;, const llvm::HexagonEvaluator::CellMapType &amp;, llvm::HexagonEvaluator::CellMapType &amp;)::(anonymous class)::operator()' data-use='c' data-ref="_ZZNK4llvm16HexagonEvaluator8evaluateERKNS_12MachineInstrERKSt3mapIjNS_10BitTracker12RegisterCellESt4lessIjESaISt4pairIKjS6_EEERSD_ENK3$_0clERKS6_SG_" data-ref-filename="_ZZNK4llvm16HexagonEvaluator8evaluateERKNS_12MachineInstrERKSt3mapIjNS_10BitTracker12RegisterCellESt4lessIjESaISt4pairIKjS6_EEERSD_ENK3$_0clERKS6_SG_">(<a class="local col3 ref" href="#43lo" title='lo' data-ref="43lo" data-ref-filename="43lo">lo</a><a class="tu ref fn" href="#_ZZNK4llvm16HexagonEvaluator8evaluateERKNS_12MachineInstrERKSt3mapIjNS_10BitTracker12RegisterCellESt4lessIjESaISt4pairIKjS6_EEERSD_ENK3$_1clERKS6_t" title='llvm::HexagonEvaluator::evaluate(const llvm::MachineInstr &amp;, const llvm::HexagonEvaluator::CellMapType &amp;, llvm::HexagonEvaluator::CellMapType &amp;)::(anonymous class)::operator()' data-use='c' data-ref="_ZZNK4llvm16HexagonEvaluator8evaluateERKNS_12MachineInstrERKSt3mapIjNS_10BitTracker12RegisterCellESt4lessIjESaISt4pairIKjS6_EEERSD_ENK3$_1clERKS6_t" data-ref-filename="_ZZNK4llvm16HexagonEvaluator8evaluateERKNS_12MachineInstrERKSt3mapIjNS_10BitTracker12RegisterCellESt4lessIjESaISt4pairIKjS6_EEERSD_ENK3$_1clERKS6_t">(<a class="local col1 ref" href="#111M" title='M' data-ref="111M" data-ref-filename="111M">M</a>, <var>32</var>)</a>, <a class="local col0 ref" href="#30Outputs" title='Outputs' data-ref="30Outputs" data-ref-filename="30Outputs">Outputs</a>)</a>;</td></tr>
<tr><th id="507">507</th><td>    }</td></tr>
<tr><th id="508">508</th><td>    <b>case</b> <a class="enum" href="../../../../build/lib/Target/Hexagon/HexagonGenInstrInfo.inc.html#llvm::Hexagon::M2_mpyu_up" title='llvm::Hexagon::M2_mpyu_up' data-ref="llvm::Hexagon::M2_mpyu_up" data-ref-filename="llvm..Hexagon..M2_mpyu_up">M2_mpyu_up</a>: {</td></tr>
<tr><th id="509">509</th><td>      <a class="typedef" href="HexagonBitTracker.h.html#llvm::HexagonEvaluator::RegisterCell" title='llvm::HexagonEvaluator::RegisterCell' data-type='BitTracker::RegisterCell' data-ref="llvm::HexagonEvaluator::RegisterCell" data-ref-filename="llvm..HexagonEvaluator..RegisterCell">RegisterCell</a> <dfn class="local col2 decl" id="112M" title='M' data-type='llvm::HexagonEvaluator::RegisterCell' data-ref="112M" data-ref-filename="112M">M</dfn> = <a class="member fn" href="BitTracker.h.html#_ZNK4llvm10BitTracker16MachineEvaluator4eMLUERKNS0_12RegisterCellES4_" title='llvm::BitTracker::MachineEvaluator::eMLU' data-ref="_ZNK4llvm10BitTracker16MachineEvaluator4eMLUERKNS0_12RegisterCellES4_" data-ref-filename="_ZNK4llvm10BitTracker16MachineEvaluator4eMLUERKNS0_12RegisterCellES4_">eMLU</a>(<a class="macro" href="#250" title="RegisterCell::ref(getCell(Reg[1], Inputs))" data-ref="_M/rc">rc</a>(<var>1</var>), <a class="macro" href="#250" title="RegisterCell::ref(getCell(Reg[2], Inputs))" data-ref="_M/rc">rc</a>(<var>2</var>));</td></tr>
<tr><th id="510">510</th><td>      <b>return</b> <a class="local col6 ref" href="#36rr0" title='rr0' data-ref="36rr0" data-ref-filename="36rr0">rr0</a><a class="tu ref fn" href="#_ZZNK4llvm16HexagonEvaluator8evaluateERKNS_12MachineInstrERKSt3mapIjNS_10BitTracker12RegisterCellESt4lessIjESaISt4pairIKjS6_EEERSD_ENK3$_0clERKS6_SG_" title='llvm::HexagonEvaluator::evaluate(const llvm::MachineInstr &amp;, const llvm::HexagonEvaluator::CellMapType &amp;, llvm::HexagonEvaluator::CellMapType &amp;)::(anonymous class)::operator()' data-use='c' data-ref="_ZZNK4llvm16HexagonEvaluator8evaluateERKNS_12MachineInstrERKSt3mapIjNS_10BitTracker12RegisterCellESt4lessIjESaISt4pairIKjS6_EEERSD_ENK3$_0clERKS6_SG_" data-ref-filename="_ZZNK4llvm16HexagonEvaluator8evaluateERKNS_12MachineInstrERKSt3mapIjNS_10BitTracker12RegisterCellESt4lessIjESaISt4pairIKjS6_EEERSD_ENK3$_0clERKS6_SG_">(<a class="local col6 ref" href="#46hi" title='hi' data-ref="46hi" data-ref-filename="46hi">hi</a><a class="tu ref fn" href="#_ZZNK4llvm16HexagonEvaluator8evaluateERKNS_12MachineInstrERKSt3mapIjNS_10BitTracker12RegisterCellESt4lessIjESaISt4pairIKjS6_EEERSD_ENK3$_2clERKS6_t" title='llvm::HexagonEvaluator::evaluate(const llvm::MachineInstr &amp;, const llvm::HexagonEvaluator::CellMapType &amp;, llvm::HexagonEvaluator::CellMapType &amp;)::(anonymous class)::operator()' data-use='c' data-ref="_ZZNK4llvm16HexagonEvaluator8evaluateERKNS_12MachineInstrERKSt3mapIjNS_10BitTracker12RegisterCellESt4lessIjESaISt4pairIKjS6_EEERSD_ENK3$_2clERKS6_t" data-ref-filename="_ZZNK4llvm16HexagonEvaluator8evaluateERKNS_12MachineInstrERKSt3mapIjNS_10BitTracker12RegisterCellESt4lessIjESaISt4pairIKjS6_EEERSD_ENK3$_2clERKS6_t">(<a class="local col2 ref" href="#112M" title='M' data-ref="112M" data-ref-filename="112M">M</a>, <a class="local col1 ref" href="#61W0" title='W0' data-ref="61W0" data-ref-filename="61W0">W0</a>)</a>, <a class="local col0 ref" href="#30Outputs" title='Outputs' data-ref="30Outputs" data-ref-filename="30Outputs">Outputs</a>)</a>;</td></tr>
<tr><th id="511">511</th><td>    }</td></tr>
<tr><th id="512">512</th><td>    <b>case</b> <a class="enum" href="../../../../build/lib/Target/Hexagon/HexagonGenInstrInfo.inc.html#llvm::Hexagon::M2_dpmpyuu_s0" title='llvm::Hexagon::M2_dpmpyuu_s0' data-ref="llvm::Hexagon::M2_dpmpyuu_s0" data-ref-filename="llvm..Hexagon..M2_dpmpyuu_s0">M2_dpmpyuu_s0</a>:</td></tr>
<tr><th id="513">513</th><td>      <b>return</b> <a class="local col6 ref" href="#36rr0" title='rr0' data-ref="36rr0" data-ref-filename="36rr0">rr0</a><a class="tu ref fn" href="#_ZZNK4llvm16HexagonEvaluator8evaluateERKNS_12MachineInstrERKSt3mapIjNS_10BitTracker12RegisterCellESt4lessIjESaISt4pairIKjS6_EEERSD_ENK3$_0clERKS6_SG_" title='llvm::HexagonEvaluator::evaluate(const llvm::MachineInstr &amp;, const llvm::HexagonEvaluator::CellMapType &amp;, llvm::HexagonEvaluator::CellMapType &amp;)::(anonymous class)::operator()' data-use='c' data-ref="_ZZNK4llvm16HexagonEvaluator8evaluateERKNS_12MachineInstrERKSt3mapIjNS_10BitTracker12RegisterCellESt4lessIjESaISt4pairIKjS6_EEERSD_ENK3$_0clERKS6_SG_" data-ref-filename="_ZZNK4llvm16HexagonEvaluator8evaluateERKNS_12MachineInstrERKSt3mapIjNS_10BitTracker12RegisterCellESt4lessIjESaISt4pairIKjS6_EEERSD_ENK3$_0clERKS6_SG_">(<a class="member fn" href="BitTracker.h.html#_ZNK4llvm10BitTracker16MachineEvaluator4eMLUERKNS0_12RegisterCellES4_" title='llvm::BitTracker::MachineEvaluator::eMLU' data-ref="_ZNK4llvm10BitTracker16MachineEvaluator4eMLUERKNS0_12RegisterCellES4_" data-ref-filename="_ZNK4llvm10BitTracker16MachineEvaluator4eMLUERKNS0_12RegisterCellES4_">eMLU</a>(<a class="macro" href="#250" title="RegisterCell::ref(getCell(Reg[1], Inputs))" data-ref="_M/rc">rc</a>(<var>1</var>), <a class="macro" href="#250" title="RegisterCell::ref(getCell(Reg[2], Inputs))" data-ref="_M/rc">rc</a>(<var>2</var>)), <a class="local col0 ref" href="#30Outputs" title='Outputs' data-ref="30Outputs" data-ref-filename="30Outputs">Outputs</a>)</a>;</td></tr>
<tr><th id="514">514</th><td>    <b>case</b> <a class="enum" href="../../../../build/lib/Target/Hexagon/HexagonGenInstrInfo.inc.html#llvm::Hexagon::M2_dpmpyuu_acc_s0" title='llvm::Hexagon::M2_dpmpyuu_acc_s0' data-ref="llvm::Hexagon::M2_dpmpyuu_acc_s0" data-ref-filename="llvm..Hexagon..M2_dpmpyuu_acc_s0">M2_dpmpyuu_acc_s0</a>:</td></tr>
<tr><th id="515">515</th><td>      <b>return</b> <a class="local col6 ref" href="#36rr0" title='rr0' data-ref="36rr0" data-ref-filename="36rr0">rr0</a><a class="tu ref fn" href="#_ZZNK4llvm16HexagonEvaluator8evaluateERKNS_12MachineInstrERKSt3mapIjNS_10BitTracker12RegisterCellESt4lessIjESaISt4pairIKjS6_EEERSD_ENK3$_0clERKS6_SG_" title='llvm::HexagonEvaluator::evaluate(const llvm::MachineInstr &amp;, const llvm::HexagonEvaluator::CellMapType &amp;, llvm::HexagonEvaluator::CellMapType &amp;)::(anonymous class)::operator()' data-use='c' data-ref="_ZZNK4llvm16HexagonEvaluator8evaluateERKNS_12MachineInstrERKSt3mapIjNS_10BitTracker12RegisterCellESt4lessIjESaISt4pairIKjS6_EEERSD_ENK3$_0clERKS6_SG_" data-ref-filename="_ZZNK4llvm16HexagonEvaluator8evaluateERKNS_12MachineInstrERKSt3mapIjNS_10BitTracker12RegisterCellESt4lessIjESaISt4pairIKjS6_EEERSD_ENK3$_0clERKS6_SG_">(<a class="member fn" href="BitTracker.h.html#_ZNK4llvm10BitTracker16MachineEvaluator4eADDERKNS0_12RegisterCellES4_" title='llvm::BitTracker::MachineEvaluator::eADD' data-ref="_ZNK4llvm10BitTracker16MachineEvaluator4eADDERKNS0_12RegisterCellES4_" data-ref-filename="_ZNK4llvm10BitTracker16MachineEvaluator4eADDERKNS0_12RegisterCellES4_">eADD</a>(<a class="macro" href="#250" title="RegisterCell::ref(getCell(Reg[1], Inputs))" data-ref="_M/rc">rc</a>(<var>1</var>), <a class="member fn" href="BitTracker.h.html#_ZNK4llvm10BitTracker16MachineEvaluator4eMLUERKNS0_12RegisterCellES4_" title='llvm::BitTracker::MachineEvaluator::eMLU' data-ref="_ZNK4llvm10BitTracker16MachineEvaluator4eMLUERKNS0_12RegisterCellES4_" data-ref-filename="_ZNK4llvm10BitTracker16MachineEvaluator4eMLUERKNS0_12RegisterCellES4_">eMLU</a>(<a class="macro" href="#250" title="RegisterCell::ref(getCell(Reg[2], Inputs))" data-ref="_M/rc">rc</a>(<var>2</var>), <a class="macro" href="#250" title="RegisterCell::ref(getCell(Reg[3], Inputs))" data-ref="_M/rc">rc</a>(<var>3</var>))), <a class="local col0 ref" href="#30Outputs" title='Outputs' data-ref="30Outputs" data-ref-filename="30Outputs">Outputs</a>)</a>;</td></tr>
<tr><th id="516">516</th><td>    <b>case</b> <a class="enum" href="../../../../build/lib/Target/Hexagon/HexagonGenInstrInfo.inc.html#llvm::Hexagon::M2_dpmpyuu_nac_s0" title='llvm::Hexagon::M2_dpmpyuu_nac_s0' data-ref="llvm::Hexagon::M2_dpmpyuu_nac_s0" data-ref-filename="llvm..Hexagon..M2_dpmpyuu_nac_s0">M2_dpmpyuu_nac_s0</a>:</td></tr>
<tr><th id="517">517</th><td>      <b>return</b> <a class="local col6 ref" href="#36rr0" title='rr0' data-ref="36rr0" data-ref-filename="36rr0">rr0</a><a class="tu ref fn" href="#_ZZNK4llvm16HexagonEvaluator8evaluateERKNS_12MachineInstrERKSt3mapIjNS_10BitTracker12RegisterCellESt4lessIjESaISt4pairIKjS6_EEERSD_ENK3$_0clERKS6_SG_" title='llvm::HexagonEvaluator::evaluate(const llvm::MachineInstr &amp;, const llvm::HexagonEvaluator::CellMapType &amp;, llvm::HexagonEvaluator::CellMapType &amp;)::(anonymous class)::operator()' data-use='c' data-ref="_ZZNK4llvm16HexagonEvaluator8evaluateERKNS_12MachineInstrERKSt3mapIjNS_10BitTracker12RegisterCellESt4lessIjESaISt4pairIKjS6_EEERSD_ENK3$_0clERKS6_SG_" data-ref-filename="_ZZNK4llvm16HexagonEvaluator8evaluateERKNS_12MachineInstrERKSt3mapIjNS_10BitTracker12RegisterCellESt4lessIjESaISt4pairIKjS6_EEERSD_ENK3$_0clERKS6_SG_">(<a class="member fn" href="BitTracker.h.html#_ZNK4llvm10BitTracker16MachineEvaluator4eSUBERKNS0_12RegisterCellES4_" title='llvm::BitTracker::MachineEvaluator::eSUB' data-ref="_ZNK4llvm10BitTracker16MachineEvaluator4eSUBERKNS0_12RegisterCellES4_" data-ref-filename="_ZNK4llvm10BitTracker16MachineEvaluator4eSUBERKNS0_12RegisterCellES4_">eSUB</a>(<a class="macro" href="#250" title="RegisterCell::ref(getCell(Reg[1], Inputs))" data-ref="_M/rc">rc</a>(<var>1</var>), <a class="member fn" href="BitTracker.h.html#_ZNK4llvm10BitTracker16MachineEvaluator4eMLUERKNS0_12RegisterCellES4_" title='llvm::BitTracker::MachineEvaluator::eMLU' data-ref="_ZNK4llvm10BitTracker16MachineEvaluator4eMLUERKNS0_12RegisterCellES4_" data-ref-filename="_ZNK4llvm10BitTracker16MachineEvaluator4eMLUERKNS0_12RegisterCellES4_">eMLU</a>(<a class="macro" href="#250" title="RegisterCell::ref(getCell(Reg[2], Inputs))" data-ref="_M/rc">rc</a>(<var>2</var>), <a class="macro" href="#250" title="RegisterCell::ref(getCell(Reg[3], Inputs))" data-ref="_M/rc">rc</a>(<var>3</var>))), <a class="local col0 ref" href="#30Outputs" title='Outputs' data-ref="30Outputs" data-ref-filename="30Outputs">Outputs</a>)</a>;</td></tr>
<tr><th id="518">518</th><td>    <i>//case M2_mpysu_up:</i></td></tr>
<tr><th id="519">519</th><td><i></i></td></tr>
<tr><th id="520">520</th><td><i>    // Logical/bitwise:</i></td></tr>
<tr><th id="521">521</th><td></td></tr>
<tr><th id="522">522</th><td>    <b>case</b> <a class="enum" href="../../../../build/lib/Target/Hexagon/HexagonGenInstrInfo.inc.html#llvm::Hexagon::A2_andir" title='llvm::Hexagon::A2_andir' data-ref="llvm::Hexagon::A2_andir" data-ref-filename="llvm..Hexagon..A2_andir">A2_andir</a>:</td></tr>
<tr><th id="523">523</th><td>      <b>return</b> <a class="local col6 ref" href="#36rr0" title='rr0' data-ref="36rr0" data-ref-filename="36rr0">rr0</a><a class="tu ref fn" href="#_ZZNK4llvm16HexagonEvaluator8evaluateERKNS_12MachineInstrERKSt3mapIjNS_10BitTracker12RegisterCellESt4lessIjESaISt4pairIKjS6_EEERSD_ENK3$_0clERKS6_SG_" title='llvm::HexagonEvaluator::evaluate(const llvm::MachineInstr &amp;, const llvm::HexagonEvaluator::CellMapType &amp;, llvm::HexagonEvaluator::CellMapType &amp;)::(anonymous class)::operator()' data-use='c' data-ref="_ZZNK4llvm16HexagonEvaluator8evaluateERKNS_12MachineInstrERKSt3mapIjNS_10BitTracker12RegisterCellESt4lessIjESaISt4pairIKjS6_EEERSD_ENK3$_0clERKS6_SG_" data-ref-filename="_ZZNK4llvm16HexagonEvaluator8evaluateERKNS_12MachineInstrERKSt3mapIjNS_10BitTracker12RegisterCellESt4lessIjESaISt4pairIKjS6_EEERSD_ENK3$_0clERKS6_SG_">(<a class="member fn" href="BitTracker.h.html#_ZNK4llvm10BitTracker16MachineEvaluator4eANDERKNS0_12RegisterCellES4_" title='llvm::BitTracker::MachineEvaluator::eAND' data-ref="_ZNK4llvm10BitTracker16MachineEvaluator4eANDERKNS0_12RegisterCellES4_" data-ref-filename="_ZNK4llvm10BitTracker16MachineEvaluator4eANDERKNS0_12RegisterCellES4_">eAND</a>(<a class="macro" href="#250" title="RegisterCell::ref(getCell(Reg[1], Inputs))" data-ref="_M/rc">rc</a>(<var>1</var>), <a class="member fn" href="BitTracker.h.html#_ZNK4llvm10BitTracker16MachineEvaluator4eIMMElt" title='llvm::BitTracker::MachineEvaluator::eIMM' data-ref="_ZNK4llvm10BitTracker16MachineEvaluator4eIMMElt" data-ref-filename="_ZNK4llvm10BitTracker16MachineEvaluator4eIMMElt">eIMM</a>(<a class="macro" href="#251" title="MI.getOperand(2).getImm()" data-ref="_M/im">im</a>(<var>2</var>), <a class="local col1 ref" href="#61W0" title='W0' data-ref="61W0" data-ref-filename="61W0">W0</a>)), <a class="local col0 ref" href="#30Outputs" title='Outputs' data-ref="30Outputs" data-ref-filename="30Outputs">Outputs</a>)</a>;</td></tr>
<tr><th id="524">524</th><td>    <b>case</b> <a class="enum" href="../../../../build/lib/Target/Hexagon/HexagonGenInstrInfo.inc.html#llvm::Hexagon::A2_and" title='llvm::Hexagon::A2_and' data-ref="llvm::Hexagon::A2_and" data-ref-filename="llvm..Hexagon..A2_and">A2_and</a>:</td></tr>
<tr><th id="525">525</th><td>    <b>case</b> <a class="enum" href="../../../../build/lib/Target/Hexagon/HexagonGenInstrInfo.inc.html#llvm::Hexagon::A2_andp" title='llvm::Hexagon::A2_andp' data-ref="llvm::Hexagon::A2_andp" data-ref-filename="llvm..Hexagon..A2_andp">A2_andp</a>:</td></tr>
<tr><th id="526">526</th><td>      <b>return</b> <a class="local col6 ref" href="#36rr0" title='rr0' data-ref="36rr0" data-ref-filename="36rr0">rr0</a><a class="tu ref fn" href="#_ZZNK4llvm16HexagonEvaluator8evaluateERKNS_12MachineInstrERKSt3mapIjNS_10BitTracker12RegisterCellESt4lessIjESaISt4pairIKjS6_EEERSD_ENK3$_0clERKS6_SG_" title='llvm::HexagonEvaluator::evaluate(const llvm::MachineInstr &amp;, const llvm::HexagonEvaluator::CellMapType &amp;, llvm::HexagonEvaluator::CellMapType &amp;)::(anonymous class)::operator()' data-use='c' data-ref="_ZZNK4llvm16HexagonEvaluator8evaluateERKNS_12MachineInstrERKSt3mapIjNS_10BitTracker12RegisterCellESt4lessIjESaISt4pairIKjS6_EEERSD_ENK3$_0clERKS6_SG_" data-ref-filename="_ZZNK4llvm16HexagonEvaluator8evaluateERKNS_12MachineInstrERKSt3mapIjNS_10BitTracker12RegisterCellESt4lessIjESaISt4pairIKjS6_EEERSD_ENK3$_0clERKS6_SG_">(<a class="member fn" href="BitTracker.h.html#_ZNK4llvm10BitTracker16MachineEvaluator4eANDERKNS0_12RegisterCellES4_" title='llvm::BitTracker::MachineEvaluator::eAND' data-ref="_ZNK4llvm10BitTracker16MachineEvaluator4eANDERKNS0_12RegisterCellES4_" data-ref-filename="_ZNK4llvm10BitTracker16MachineEvaluator4eANDERKNS0_12RegisterCellES4_">eAND</a>(<a class="macro" href="#250" title="RegisterCell::ref(getCell(Reg[1], Inputs))" data-ref="_M/rc">rc</a>(<var>1</var>), <a class="macro" href="#250" title="RegisterCell::ref(getCell(Reg[2], Inputs))" data-ref="_M/rc">rc</a>(<var>2</var>)), <a class="local col0 ref" href="#30Outputs" title='Outputs' data-ref="30Outputs" data-ref-filename="30Outputs">Outputs</a>)</a>;</td></tr>
<tr><th id="527">527</th><td>    <b>case</b> <a class="enum" href="../../../../build/lib/Target/Hexagon/HexagonGenInstrInfo.inc.html#llvm::Hexagon::A4_andn" title='llvm::Hexagon::A4_andn' data-ref="llvm::Hexagon::A4_andn" data-ref-filename="llvm..Hexagon..A4_andn">A4_andn</a>:</td></tr>
<tr><th id="528">528</th><td>    <b>case</b> <a class="enum" href="../../../../build/lib/Target/Hexagon/HexagonGenInstrInfo.inc.html#llvm::Hexagon::A4_andnp" title='llvm::Hexagon::A4_andnp' data-ref="llvm::Hexagon::A4_andnp" data-ref-filename="llvm..Hexagon..A4_andnp">A4_andnp</a>:</td></tr>
<tr><th id="529">529</th><td>      <b>return</b> <a class="local col6 ref" href="#36rr0" title='rr0' data-ref="36rr0" data-ref-filename="36rr0">rr0</a><a class="tu ref fn" href="#_ZZNK4llvm16HexagonEvaluator8evaluateERKNS_12MachineInstrERKSt3mapIjNS_10BitTracker12RegisterCellESt4lessIjESaISt4pairIKjS6_EEERSD_ENK3$_0clERKS6_SG_" title='llvm::HexagonEvaluator::evaluate(const llvm::MachineInstr &amp;, const llvm::HexagonEvaluator::CellMapType &amp;, llvm::HexagonEvaluator::CellMapType &amp;)::(anonymous class)::operator()' data-use='c' data-ref="_ZZNK4llvm16HexagonEvaluator8evaluateERKNS_12MachineInstrERKSt3mapIjNS_10BitTracker12RegisterCellESt4lessIjESaISt4pairIKjS6_EEERSD_ENK3$_0clERKS6_SG_" data-ref-filename="_ZZNK4llvm16HexagonEvaluator8evaluateERKNS_12MachineInstrERKSt3mapIjNS_10BitTracker12RegisterCellESt4lessIjESaISt4pairIKjS6_EEERSD_ENK3$_0clERKS6_SG_">(<a class="member fn" href="BitTracker.h.html#_ZNK4llvm10BitTracker16MachineEvaluator4eANDERKNS0_12RegisterCellES4_" title='llvm::BitTracker::MachineEvaluator::eAND' data-ref="_ZNK4llvm10BitTracker16MachineEvaluator4eANDERKNS0_12RegisterCellES4_" data-ref-filename="_ZNK4llvm10BitTracker16MachineEvaluator4eANDERKNS0_12RegisterCellES4_">eAND</a>(<a class="macro" href="#250" title="RegisterCell::ref(getCell(Reg[1], Inputs))" data-ref="_M/rc">rc</a>(<var>1</var>), <a class="member fn" href="BitTracker.h.html#_ZNK4llvm10BitTracker16MachineEvaluator4eNOTERKNS0_12RegisterCellE" title='llvm::BitTracker::MachineEvaluator::eNOT' data-ref="_ZNK4llvm10BitTracker16MachineEvaluator4eNOTERKNS0_12RegisterCellE" data-ref-filename="_ZNK4llvm10BitTracker16MachineEvaluator4eNOTERKNS0_12RegisterCellE">eNOT</a>(<a class="macro" href="#250" title="RegisterCell::ref(getCell(Reg[2], Inputs))" data-ref="_M/rc">rc</a>(<var>2</var>))), <a class="local col0 ref" href="#30Outputs" title='Outputs' data-ref="30Outputs" data-ref-filename="30Outputs">Outputs</a>)</a>;</td></tr>
<tr><th id="530">530</th><td>    <b>case</b> <a class="enum" href="../../../../build/lib/Target/Hexagon/HexagonGenInstrInfo.inc.html#llvm::Hexagon::S4_andi_asl_ri" title='llvm::Hexagon::S4_andi_asl_ri' data-ref="llvm::Hexagon::S4_andi_asl_ri" data-ref-filename="llvm..Hexagon..S4_andi_asl_ri">S4_andi_asl_ri</a>: {</td></tr>
<tr><th id="531">531</th><td>      <a class="typedef" href="HexagonBitTracker.h.html#llvm::HexagonEvaluator::RegisterCell" title='llvm::HexagonEvaluator::RegisterCell' data-type='BitTracker::RegisterCell' data-ref="llvm::HexagonEvaluator::RegisterCell" data-ref-filename="llvm..HexagonEvaluator..RegisterCell">RegisterCell</a> <dfn class="local col3 decl" id="113RC" title='RC' data-type='llvm::HexagonEvaluator::RegisterCell' data-ref="113RC" data-ref-filename="113RC">RC</dfn> = <a class="member fn" href="BitTracker.h.html#_ZNK4llvm10BitTracker16MachineEvaluator4eANDERKNS0_12RegisterCellES4_" title='llvm::BitTracker::MachineEvaluator::eAND' data-ref="_ZNK4llvm10BitTracker16MachineEvaluator4eANDERKNS0_12RegisterCellES4_" data-ref-filename="_ZNK4llvm10BitTracker16MachineEvaluator4eANDERKNS0_12RegisterCellES4_">eAND</a>(<a class="member fn" href="BitTracker.h.html#_ZNK4llvm10BitTracker16MachineEvaluator4eIMMElt" title='llvm::BitTracker::MachineEvaluator::eIMM' data-ref="_ZNK4llvm10BitTracker16MachineEvaluator4eIMMElt" data-ref-filename="_ZNK4llvm10BitTracker16MachineEvaluator4eIMMElt">eIMM</a>(<a class="macro" href="#251" title="MI.getOperand(1).getImm()" data-ref="_M/im">im</a>(<var>1</var>), <a class="local col1 ref" href="#61W0" title='W0' data-ref="61W0" data-ref-filename="61W0">W0</a>), <a class="member fn" href="BitTracker.h.html#_ZNK4llvm10BitTracker16MachineEvaluator4eASLERKNS0_12RegisterCellEt" title='llvm::BitTracker::MachineEvaluator::eASL' data-ref="_ZNK4llvm10BitTracker16MachineEvaluator4eASLERKNS0_12RegisterCellEt" data-ref-filename="_ZNK4llvm10BitTracker16MachineEvaluator4eASLERKNS0_12RegisterCellEt">eASL</a>(<a class="macro" href="#250" title="RegisterCell::ref(getCell(Reg[2], Inputs))" data-ref="_M/rc">rc</a>(<var>2</var>), <a class="macro" href="#251" title="MI.getOperand(3).getImm()" data-ref="_M/im">im</a>(<var>3</var>)));</td></tr>
<tr><th id="532">532</th><td>      <b>return</b> <a class="local col6 ref" href="#36rr0" title='rr0' data-ref="36rr0" data-ref-filename="36rr0">rr0</a><a class="tu ref fn" href="#_ZZNK4llvm16HexagonEvaluator8evaluateERKNS_12MachineInstrERKSt3mapIjNS_10BitTracker12RegisterCellESt4lessIjESaISt4pairIKjS6_EEERSD_ENK3$_0clERKS6_SG_" title='llvm::HexagonEvaluator::evaluate(const llvm::MachineInstr &amp;, const llvm::HexagonEvaluator::CellMapType &amp;, llvm::HexagonEvaluator::CellMapType &amp;)::(anonymous class)::operator()' data-use='c' data-ref="_ZZNK4llvm16HexagonEvaluator8evaluateERKNS_12MachineInstrERKSt3mapIjNS_10BitTracker12RegisterCellESt4lessIjESaISt4pairIKjS6_EEERSD_ENK3$_0clERKS6_SG_" data-ref-filename="_ZZNK4llvm16HexagonEvaluator8evaluateERKNS_12MachineInstrERKSt3mapIjNS_10BitTracker12RegisterCellESt4lessIjESaISt4pairIKjS6_EEERSD_ENK3$_0clERKS6_SG_">(<a class="local col3 ref" href="#113RC" title='RC' data-ref="113RC" data-ref-filename="113RC">RC</a>, <a class="local col0 ref" href="#30Outputs" title='Outputs' data-ref="30Outputs" data-ref-filename="30Outputs">Outputs</a>)</a>;</td></tr>
<tr><th id="533">533</th><td>    }</td></tr>
<tr><th id="534">534</th><td>    <b>case</b> <a class="enum" href="../../../../build/lib/Target/Hexagon/HexagonGenInstrInfo.inc.html#llvm::Hexagon::S4_andi_lsr_ri" title='llvm::Hexagon::S4_andi_lsr_ri' data-ref="llvm::Hexagon::S4_andi_lsr_ri" data-ref-filename="llvm..Hexagon..S4_andi_lsr_ri">S4_andi_lsr_ri</a>: {</td></tr>
<tr><th id="535">535</th><td>      <a class="typedef" href="HexagonBitTracker.h.html#llvm::HexagonEvaluator::RegisterCell" title='llvm::HexagonEvaluator::RegisterCell' data-type='BitTracker::RegisterCell' data-ref="llvm::HexagonEvaluator::RegisterCell" data-ref-filename="llvm..HexagonEvaluator..RegisterCell">RegisterCell</a> <dfn class="local col4 decl" id="114RC" title='RC' data-type='llvm::HexagonEvaluator::RegisterCell' data-ref="114RC" data-ref-filename="114RC">RC</dfn> = <a class="member fn" href="BitTracker.h.html#_ZNK4llvm10BitTracker16MachineEvaluator4eANDERKNS0_12RegisterCellES4_" title='llvm::BitTracker::MachineEvaluator::eAND' data-ref="_ZNK4llvm10BitTracker16MachineEvaluator4eANDERKNS0_12RegisterCellES4_" data-ref-filename="_ZNK4llvm10BitTracker16MachineEvaluator4eANDERKNS0_12RegisterCellES4_">eAND</a>(<a class="member fn" href="BitTracker.h.html#_ZNK4llvm10BitTracker16MachineEvaluator4eIMMElt" title='llvm::BitTracker::MachineEvaluator::eIMM' data-ref="_ZNK4llvm10BitTracker16MachineEvaluator4eIMMElt" data-ref-filename="_ZNK4llvm10BitTracker16MachineEvaluator4eIMMElt">eIMM</a>(<a class="macro" href="#251" title="MI.getOperand(1).getImm()" data-ref="_M/im">im</a>(<var>1</var>), <a class="local col1 ref" href="#61W0" title='W0' data-ref="61W0" data-ref-filename="61W0">W0</a>), <a class="member fn" href="BitTracker.h.html#_ZNK4llvm10BitTracker16MachineEvaluator4eLSRERKNS0_12RegisterCellEt" title='llvm::BitTracker::MachineEvaluator::eLSR' data-ref="_ZNK4llvm10BitTracker16MachineEvaluator4eLSRERKNS0_12RegisterCellEt" data-ref-filename="_ZNK4llvm10BitTracker16MachineEvaluator4eLSRERKNS0_12RegisterCellEt">eLSR</a>(<a class="macro" href="#250" title="RegisterCell::ref(getCell(Reg[2], Inputs))" data-ref="_M/rc">rc</a>(<var>2</var>), <a class="macro" href="#251" title="MI.getOperand(3).getImm()" data-ref="_M/im">im</a>(<var>3</var>)));</td></tr>
<tr><th id="536">536</th><td>      <b>return</b> <a class="local col6 ref" href="#36rr0" title='rr0' data-ref="36rr0" data-ref-filename="36rr0">rr0</a><a class="tu ref fn" href="#_ZZNK4llvm16HexagonEvaluator8evaluateERKNS_12MachineInstrERKSt3mapIjNS_10BitTracker12RegisterCellESt4lessIjESaISt4pairIKjS6_EEERSD_ENK3$_0clERKS6_SG_" title='llvm::HexagonEvaluator::evaluate(const llvm::MachineInstr &amp;, const llvm::HexagonEvaluator::CellMapType &amp;, llvm::HexagonEvaluator::CellMapType &amp;)::(anonymous class)::operator()' data-use='c' data-ref="_ZZNK4llvm16HexagonEvaluator8evaluateERKNS_12MachineInstrERKSt3mapIjNS_10BitTracker12RegisterCellESt4lessIjESaISt4pairIKjS6_EEERSD_ENK3$_0clERKS6_SG_" data-ref-filename="_ZZNK4llvm16HexagonEvaluator8evaluateERKNS_12MachineInstrERKSt3mapIjNS_10BitTracker12RegisterCellESt4lessIjESaISt4pairIKjS6_EEERSD_ENK3$_0clERKS6_SG_">(<a class="local col4 ref" href="#114RC" title='RC' data-ref="114RC" data-ref-filename="114RC">RC</a>, <a class="local col0 ref" href="#30Outputs" title='Outputs' data-ref="30Outputs" data-ref-filename="30Outputs">Outputs</a>)</a>;</td></tr>
<tr><th id="537">537</th><td>    }</td></tr>
<tr><th id="538">538</th><td>    <b>case</b> <a class="enum" href="../../../../build/lib/Target/Hexagon/HexagonGenInstrInfo.inc.html#llvm::Hexagon::M4_and_and" title='llvm::Hexagon::M4_and_and' data-ref="llvm::Hexagon::M4_and_and" data-ref-filename="llvm..Hexagon..M4_and_and">M4_and_and</a>:</td></tr>
<tr><th id="539">539</th><td>      <b>return</b> <a class="local col6 ref" href="#36rr0" title='rr0' data-ref="36rr0" data-ref-filename="36rr0">rr0</a><a class="tu ref fn" href="#_ZZNK4llvm16HexagonEvaluator8evaluateERKNS_12MachineInstrERKSt3mapIjNS_10BitTracker12RegisterCellESt4lessIjESaISt4pairIKjS6_EEERSD_ENK3$_0clERKS6_SG_" title='llvm::HexagonEvaluator::evaluate(const llvm::MachineInstr &amp;, const llvm::HexagonEvaluator::CellMapType &amp;, llvm::HexagonEvaluator::CellMapType &amp;)::(anonymous class)::operator()' data-use='c' data-ref="_ZZNK4llvm16HexagonEvaluator8evaluateERKNS_12MachineInstrERKSt3mapIjNS_10BitTracker12RegisterCellESt4lessIjESaISt4pairIKjS6_EEERSD_ENK3$_0clERKS6_SG_" data-ref-filename="_ZZNK4llvm16HexagonEvaluator8evaluateERKNS_12MachineInstrERKSt3mapIjNS_10BitTracker12RegisterCellESt4lessIjESaISt4pairIKjS6_EEERSD_ENK3$_0clERKS6_SG_">(<a class="member fn" href="BitTracker.h.html#_ZNK4llvm10BitTracker16MachineEvaluator4eANDERKNS0_12RegisterCellES4_" title='llvm::BitTracker::MachineEvaluator::eAND' data-ref="_ZNK4llvm10BitTracker16MachineEvaluator4eANDERKNS0_12RegisterCellES4_" data-ref-filename="_ZNK4llvm10BitTracker16MachineEvaluator4eANDERKNS0_12RegisterCellES4_">eAND</a>(<a class="macro" href="#250" title="RegisterCell::ref(getCell(Reg[1], Inputs))" data-ref="_M/rc">rc</a>(<var>1</var>), <a class="member fn" href="BitTracker.h.html#_ZNK4llvm10BitTracker16MachineEvaluator4eANDERKNS0_12RegisterCellES4_" title='llvm::BitTracker::MachineEvaluator::eAND' data-ref="_ZNK4llvm10BitTracker16MachineEvaluator4eANDERKNS0_12RegisterCellES4_" data-ref-filename="_ZNK4llvm10BitTracker16MachineEvaluator4eANDERKNS0_12RegisterCellES4_">eAND</a>(<a class="macro" href="#250" title="RegisterCell::ref(getCell(Reg[2], Inputs))" data-ref="_M/rc">rc</a>(<var>2</var>), <a class="macro" href="#250" title="RegisterCell::ref(getCell(Reg[3], Inputs))" data-ref="_M/rc">rc</a>(<var>3</var>))), <a class="local col0 ref" href="#30Outputs" title='Outputs' data-ref="30Outputs" data-ref-filename="30Outputs">Outputs</a>)</a>;</td></tr>
<tr><th id="540">540</th><td>    <b>case</b> <a class="enum" href="../../../../build/lib/Target/Hexagon/HexagonGenInstrInfo.inc.html#llvm::Hexagon::M4_and_andn" title='llvm::Hexagon::M4_and_andn' data-ref="llvm::Hexagon::M4_and_andn" data-ref-filename="llvm..Hexagon..M4_and_andn">M4_and_andn</a>:</td></tr>
<tr><th id="541">541</th><td>      <b>return</b> <a class="local col6 ref" href="#36rr0" title='rr0' data-ref="36rr0" data-ref-filename="36rr0">rr0</a><a class="tu ref fn" href="#_ZZNK4llvm16HexagonEvaluator8evaluateERKNS_12MachineInstrERKSt3mapIjNS_10BitTracker12RegisterCellESt4lessIjESaISt4pairIKjS6_EEERSD_ENK3$_0clERKS6_SG_" title='llvm::HexagonEvaluator::evaluate(const llvm::MachineInstr &amp;, const llvm::HexagonEvaluator::CellMapType &amp;, llvm::HexagonEvaluator::CellMapType &amp;)::(anonymous class)::operator()' data-use='c' data-ref="_ZZNK4llvm16HexagonEvaluator8evaluateERKNS_12MachineInstrERKSt3mapIjNS_10BitTracker12RegisterCellESt4lessIjESaISt4pairIKjS6_EEERSD_ENK3$_0clERKS6_SG_" data-ref-filename="_ZZNK4llvm16HexagonEvaluator8evaluateERKNS_12MachineInstrERKSt3mapIjNS_10BitTracker12RegisterCellESt4lessIjESaISt4pairIKjS6_EEERSD_ENK3$_0clERKS6_SG_">(<a class="member fn" href="BitTracker.h.html#_ZNK4llvm10BitTracker16MachineEvaluator4eANDERKNS0_12RegisterCellES4_" title='llvm::BitTracker::MachineEvaluator::eAND' data-ref="_ZNK4llvm10BitTracker16MachineEvaluator4eANDERKNS0_12RegisterCellES4_" data-ref-filename="_ZNK4llvm10BitTracker16MachineEvaluator4eANDERKNS0_12RegisterCellES4_">eAND</a>(<a class="macro" href="#250" title="RegisterCell::ref(getCell(Reg[1], Inputs))" data-ref="_M/rc">rc</a>(<var>1</var>), <a class="member fn" href="BitTracker.h.html#_ZNK4llvm10BitTracker16MachineEvaluator4eANDERKNS0_12RegisterCellES4_" title='llvm::BitTracker::MachineEvaluator::eAND' data-ref="_ZNK4llvm10BitTracker16MachineEvaluator4eANDERKNS0_12RegisterCellES4_" data-ref-filename="_ZNK4llvm10BitTracker16MachineEvaluator4eANDERKNS0_12RegisterCellES4_">eAND</a>(<a class="macro" href="#250" title="RegisterCell::ref(getCell(Reg[2], Inputs))" data-ref="_M/rc">rc</a>(<var>2</var>), <a class="member fn" href="BitTracker.h.html#_ZNK4llvm10BitTracker16MachineEvaluator4eNOTERKNS0_12RegisterCellE" title='llvm::BitTracker::MachineEvaluator::eNOT' data-ref="_ZNK4llvm10BitTracker16MachineEvaluator4eNOTERKNS0_12RegisterCellE" data-ref-filename="_ZNK4llvm10BitTracker16MachineEvaluator4eNOTERKNS0_12RegisterCellE">eNOT</a>(<a class="macro" href="#250" title="RegisterCell::ref(getCell(Reg[3], Inputs))" data-ref="_M/rc">rc</a>(<var>3</var>)))), <a class="local col0 ref" href="#30Outputs" title='Outputs' data-ref="30Outputs" data-ref-filename="30Outputs">Outputs</a>)</a>;</td></tr>
<tr><th id="542">542</th><td>    <b>case</b> <a class="enum" href="../../../../build/lib/Target/Hexagon/HexagonGenInstrInfo.inc.html#llvm::Hexagon::M4_and_or" title='llvm::Hexagon::M4_and_or' data-ref="llvm::Hexagon::M4_and_or" data-ref-filename="llvm..Hexagon..M4_and_or">M4_and_or</a>:</td></tr>
<tr><th id="543">543</th><td>      <b>return</b> <a class="local col6 ref" href="#36rr0" title='rr0' data-ref="36rr0" data-ref-filename="36rr0">rr0</a><a class="tu ref fn" href="#_ZZNK4llvm16HexagonEvaluator8evaluateERKNS_12MachineInstrERKSt3mapIjNS_10BitTracker12RegisterCellESt4lessIjESaISt4pairIKjS6_EEERSD_ENK3$_0clERKS6_SG_" title='llvm::HexagonEvaluator::evaluate(const llvm::MachineInstr &amp;, const llvm::HexagonEvaluator::CellMapType &amp;, llvm::HexagonEvaluator::CellMapType &amp;)::(anonymous class)::operator()' data-use='c' data-ref="_ZZNK4llvm16HexagonEvaluator8evaluateERKNS_12MachineInstrERKSt3mapIjNS_10BitTracker12RegisterCellESt4lessIjESaISt4pairIKjS6_EEERSD_ENK3$_0clERKS6_SG_" data-ref-filename="_ZZNK4llvm16HexagonEvaluator8evaluateERKNS_12MachineInstrERKSt3mapIjNS_10BitTracker12RegisterCellESt4lessIjESaISt4pairIKjS6_EEERSD_ENK3$_0clERKS6_SG_">(<a class="member fn" href="BitTracker.h.html#_ZNK4llvm10BitTracker16MachineEvaluator4eANDERKNS0_12RegisterCellES4_" title='llvm::BitTracker::MachineEvaluator::eAND' data-ref="_ZNK4llvm10BitTracker16MachineEvaluator4eANDERKNS0_12RegisterCellES4_" data-ref-filename="_ZNK4llvm10BitTracker16MachineEvaluator4eANDERKNS0_12RegisterCellES4_">eAND</a>(<a class="macro" href="#250" title="RegisterCell::ref(getCell(Reg[1], Inputs))" data-ref="_M/rc">rc</a>(<var>1</var>), <a class="member fn" href="BitTracker.h.html#_ZNK4llvm10BitTracker16MachineEvaluator4eORLERKNS0_12RegisterCellES4_" title='llvm::BitTracker::MachineEvaluator::eORL' data-ref="_ZNK4llvm10BitTracker16MachineEvaluator4eORLERKNS0_12RegisterCellES4_" data-ref-filename="_ZNK4llvm10BitTracker16MachineEvaluator4eORLERKNS0_12RegisterCellES4_">eORL</a>(<a class="macro" href="#250" title="RegisterCell::ref(getCell(Reg[2], Inputs))" data-ref="_M/rc">rc</a>(<var>2</var>), <a class="macro" href="#250" title="RegisterCell::ref(getCell(Reg[3], Inputs))" data-ref="_M/rc">rc</a>(<var>3</var>))), <a class="local col0 ref" href="#30Outputs" title='Outputs' data-ref="30Outputs" data-ref-filename="30Outputs">Outputs</a>)</a>;</td></tr>
<tr><th id="544">544</th><td>    <b>case</b> <a class="enum" href="../../../../build/lib/Target/Hexagon/HexagonGenInstrInfo.inc.html#llvm::Hexagon::M4_and_xor" title='llvm::Hexagon::M4_and_xor' data-ref="llvm::Hexagon::M4_and_xor" data-ref-filename="llvm..Hexagon..M4_and_xor">M4_and_xor</a>:</td></tr>
<tr><th id="545">545</th><td>      <b>return</b> <a class="local col6 ref" href="#36rr0" title='rr0' data-ref="36rr0" data-ref-filename="36rr0">rr0</a><a class="tu ref fn" href="#_ZZNK4llvm16HexagonEvaluator8evaluateERKNS_12MachineInstrERKSt3mapIjNS_10BitTracker12RegisterCellESt4lessIjESaISt4pairIKjS6_EEERSD_ENK3$_0clERKS6_SG_" title='llvm::HexagonEvaluator::evaluate(const llvm::MachineInstr &amp;, const llvm::HexagonEvaluator::CellMapType &amp;, llvm::HexagonEvaluator::CellMapType &amp;)::(anonymous class)::operator()' data-use='c' data-ref="_ZZNK4llvm16HexagonEvaluator8evaluateERKNS_12MachineInstrERKSt3mapIjNS_10BitTracker12RegisterCellESt4lessIjESaISt4pairIKjS6_EEERSD_ENK3$_0clERKS6_SG_" data-ref-filename="_ZZNK4llvm16HexagonEvaluator8evaluateERKNS_12MachineInstrERKSt3mapIjNS_10BitTracker12RegisterCellESt4lessIjESaISt4pairIKjS6_EEERSD_ENK3$_0clERKS6_SG_">(<a class="member fn" href="BitTracker.h.html#_ZNK4llvm10BitTracker16MachineEvaluator4eANDERKNS0_12RegisterCellES4_" title='llvm::BitTracker::MachineEvaluator::eAND' data-ref="_ZNK4llvm10BitTracker16MachineEvaluator4eANDERKNS0_12RegisterCellES4_" data-ref-filename="_ZNK4llvm10BitTracker16MachineEvaluator4eANDERKNS0_12RegisterCellES4_">eAND</a>(<a class="macro" href="#250" title="RegisterCell::ref(getCell(Reg[1], Inputs))" data-ref="_M/rc">rc</a>(<var>1</var>), <a class="member fn" href="BitTracker.h.html#_ZNK4llvm10BitTracker16MachineEvaluator4eXORERKNS0_12RegisterCellES4_" title='llvm::BitTracker::MachineEvaluator::eXOR' data-ref="_ZNK4llvm10BitTracker16MachineEvaluator4eXORERKNS0_12RegisterCellES4_" data-ref-filename="_ZNK4llvm10BitTracker16MachineEvaluator4eXORERKNS0_12RegisterCellES4_">eXOR</a>(<a class="macro" href="#250" title="RegisterCell::ref(getCell(Reg[2], Inputs))" data-ref="_M/rc">rc</a>(<var>2</var>), <a class="macro" href="#250" title="RegisterCell::ref(getCell(Reg[3], Inputs))" data-ref="_M/rc">rc</a>(<var>3</var>))), <a class="local col0 ref" href="#30Outputs" title='Outputs' data-ref="30Outputs" data-ref-filename="30Outputs">Outputs</a>)</a>;</td></tr>
<tr><th id="546">546</th><td>    <b>case</b> <a class="enum" href="../../../../build/lib/Target/Hexagon/HexagonGenInstrInfo.inc.html#llvm::Hexagon::A2_orir" title='llvm::Hexagon::A2_orir' data-ref="llvm::Hexagon::A2_orir" data-ref-filename="llvm..Hexagon..A2_orir">A2_orir</a>:</td></tr>
<tr><th id="547">547</th><td>      <b>return</b> <a class="local col6 ref" href="#36rr0" title='rr0' data-ref="36rr0" data-ref-filename="36rr0">rr0</a><a class="tu ref fn" href="#_ZZNK4llvm16HexagonEvaluator8evaluateERKNS_12MachineInstrERKSt3mapIjNS_10BitTracker12RegisterCellESt4lessIjESaISt4pairIKjS6_EEERSD_ENK3$_0clERKS6_SG_" title='llvm::HexagonEvaluator::evaluate(const llvm::MachineInstr &amp;, const llvm::HexagonEvaluator::CellMapType &amp;, llvm::HexagonEvaluator::CellMapType &amp;)::(anonymous class)::operator()' data-use='c' data-ref="_ZZNK4llvm16HexagonEvaluator8evaluateERKNS_12MachineInstrERKSt3mapIjNS_10BitTracker12RegisterCellESt4lessIjESaISt4pairIKjS6_EEERSD_ENK3$_0clERKS6_SG_" data-ref-filename="_ZZNK4llvm16HexagonEvaluator8evaluateERKNS_12MachineInstrERKSt3mapIjNS_10BitTracker12RegisterCellESt4lessIjESaISt4pairIKjS6_EEERSD_ENK3$_0clERKS6_SG_">(<a class="member fn" href="BitTracker.h.html#_ZNK4llvm10BitTracker16MachineEvaluator4eORLERKNS0_12RegisterCellES4_" title='llvm::BitTracker::MachineEvaluator::eORL' data-ref="_ZNK4llvm10BitTracker16MachineEvaluator4eORLERKNS0_12RegisterCellES4_" data-ref-filename="_ZNK4llvm10BitTracker16MachineEvaluator4eORLERKNS0_12RegisterCellES4_">eORL</a>(<a class="macro" href="#250" title="RegisterCell::ref(getCell(Reg[1], Inputs))" data-ref="_M/rc">rc</a>(<var>1</var>), <a class="member fn" href="BitTracker.h.html#_ZNK4llvm10BitTracker16MachineEvaluator4eIMMElt" title='llvm::BitTracker::MachineEvaluator::eIMM' data-ref="_ZNK4llvm10BitTracker16MachineEvaluator4eIMMElt" data-ref-filename="_ZNK4llvm10BitTracker16MachineEvaluator4eIMMElt">eIMM</a>(<a class="macro" href="#251" title="MI.getOperand(2).getImm()" data-ref="_M/im">im</a>(<var>2</var>), <a class="local col1 ref" href="#61W0" title='W0' data-ref="61W0" data-ref-filename="61W0">W0</a>)), <a class="local col0 ref" href="#30Outputs" title='Outputs' data-ref="30Outputs" data-ref-filename="30Outputs">Outputs</a>)</a>;</td></tr>
<tr><th id="548">548</th><td>    <b>case</b> <a class="enum" href="../../../../build/lib/Target/Hexagon/HexagonGenInstrInfo.inc.html#llvm::Hexagon::A2_or" title='llvm::Hexagon::A2_or' data-ref="llvm::Hexagon::A2_or" data-ref-filename="llvm..Hexagon..A2_or">A2_or</a>:</td></tr>
<tr><th id="549">549</th><td>    <b>case</b> <a class="enum" href="../../../../build/lib/Target/Hexagon/HexagonGenInstrInfo.inc.html#llvm::Hexagon::A2_orp" title='llvm::Hexagon::A2_orp' data-ref="llvm::Hexagon::A2_orp" data-ref-filename="llvm..Hexagon..A2_orp">A2_orp</a>:</td></tr>
<tr><th id="550">550</th><td>      <b>return</b> <a class="local col6 ref" href="#36rr0" title='rr0' data-ref="36rr0" data-ref-filename="36rr0">rr0</a><a class="tu ref fn" href="#_ZZNK4llvm16HexagonEvaluator8evaluateERKNS_12MachineInstrERKSt3mapIjNS_10BitTracker12RegisterCellESt4lessIjESaISt4pairIKjS6_EEERSD_ENK3$_0clERKS6_SG_" title='llvm::HexagonEvaluator::evaluate(const llvm::MachineInstr &amp;, const llvm::HexagonEvaluator::CellMapType &amp;, llvm::HexagonEvaluator::CellMapType &amp;)::(anonymous class)::operator()' data-use='c' data-ref="_ZZNK4llvm16HexagonEvaluator8evaluateERKNS_12MachineInstrERKSt3mapIjNS_10BitTracker12RegisterCellESt4lessIjESaISt4pairIKjS6_EEERSD_ENK3$_0clERKS6_SG_" data-ref-filename="_ZZNK4llvm16HexagonEvaluator8evaluateERKNS_12MachineInstrERKSt3mapIjNS_10BitTracker12RegisterCellESt4lessIjESaISt4pairIKjS6_EEERSD_ENK3$_0clERKS6_SG_">(<a class="member fn" href="BitTracker.h.html#_ZNK4llvm10BitTracker16MachineEvaluator4eORLERKNS0_12RegisterCellES4_" title='llvm::BitTracker::MachineEvaluator::eORL' data-ref="_ZNK4llvm10BitTracker16MachineEvaluator4eORLERKNS0_12RegisterCellES4_" data-ref-filename="_ZNK4llvm10BitTracker16MachineEvaluator4eORLERKNS0_12RegisterCellES4_">eORL</a>(<a class="macro" href="#250" title="RegisterCell::ref(getCell(Reg[1], Inputs))" data-ref="_M/rc">rc</a>(<var>1</var>), <a class="macro" href="#250" title="RegisterCell::ref(getCell(Reg[2], Inputs))" data-ref="_M/rc">rc</a>(<var>2</var>)), <a class="local col0 ref" href="#30Outputs" title='Outputs' data-ref="30Outputs" data-ref-filename="30Outputs">Outputs</a>)</a>;</td></tr>
<tr><th id="551">551</th><td>    <b>case</b> <a class="enum" href="../../../../build/lib/Target/Hexagon/HexagonGenInstrInfo.inc.html#llvm::Hexagon::A4_orn" title='llvm::Hexagon::A4_orn' data-ref="llvm::Hexagon::A4_orn" data-ref-filename="llvm..Hexagon..A4_orn">A4_orn</a>:</td></tr>
<tr><th id="552">552</th><td>    <b>case</b> <a class="enum" href="../../../../build/lib/Target/Hexagon/HexagonGenInstrInfo.inc.html#llvm::Hexagon::A4_ornp" title='llvm::Hexagon::A4_ornp' data-ref="llvm::Hexagon::A4_ornp" data-ref-filename="llvm..Hexagon..A4_ornp">A4_ornp</a>:</td></tr>
<tr><th id="553">553</th><td>      <b>return</b> <a class="local col6 ref" href="#36rr0" title='rr0' data-ref="36rr0" data-ref-filename="36rr0">rr0</a><a class="tu ref fn" href="#_ZZNK4llvm16HexagonEvaluator8evaluateERKNS_12MachineInstrERKSt3mapIjNS_10BitTracker12RegisterCellESt4lessIjESaISt4pairIKjS6_EEERSD_ENK3$_0clERKS6_SG_" title='llvm::HexagonEvaluator::evaluate(const llvm::MachineInstr &amp;, const llvm::HexagonEvaluator::CellMapType &amp;, llvm::HexagonEvaluator::CellMapType &amp;)::(anonymous class)::operator()' data-use='c' data-ref="_ZZNK4llvm16HexagonEvaluator8evaluateERKNS_12MachineInstrERKSt3mapIjNS_10BitTracker12RegisterCellESt4lessIjESaISt4pairIKjS6_EEERSD_ENK3$_0clERKS6_SG_" data-ref-filename="_ZZNK4llvm16HexagonEvaluator8evaluateERKNS_12MachineInstrERKSt3mapIjNS_10BitTracker12RegisterCellESt4lessIjESaISt4pairIKjS6_EEERSD_ENK3$_0clERKS6_SG_">(<a class="member fn" href="BitTracker.h.html#_ZNK4llvm10BitTracker16MachineEvaluator4eORLERKNS0_12RegisterCellES4_" title='llvm::BitTracker::MachineEvaluator::eORL' data-ref="_ZNK4llvm10BitTracker16MachineEvaluator4eORLERKNS0_12RegisterCellES4_" data-ref-filename="_ZNK4llvm10BitTracker16MachineEvaluator4eORLERKNS0_12RegisterCellES4_">eORL</a>(<a class="macro" href="#250" title="RegisterCell::ref(getCell(Reg[1], Inputs))" data-ref="_M/rc">rc</a>(<var>1</var>), <a class="member fn" href="BitTracker.h.html#_ZNK4llvm10BitTracker16MachineEvaluator4eNOTERKNS0_12RegisterCellE" title='llvm::BitTracker::MachineEvaluator::eNOT' data-ref="_ZNK4llvm10BitTracker16MachineEvaluator4eNOTERKNS0_12RegisterCellE" data-ref-filename="_ZNK4llvm10BitTracker16MachineEvaluator4eNOTERKNS0_12RegisterCellE">eNOT</a>(<a class="macro" href="#250" title="RegisterCell::ref(getCell(Reg[2], Inputs))" data-ref="_M/rc">rc</a>(<var>2</var>))), <a class="local col0 ref" href="#30Outputs" title='Outputs' data-ref="30Outputs" data-ref-filename="30Outputs">Outputs</a>)</a>;</td></tr>
<tr><th id="554">554</th><td>    <b>case</b> <a class="enum" href="../../../../build/lib/Target/Hexagon/HexagonGenInstrInfo.inc.html#llvm::Hexagon::S4_ori_asl_ri" title='llvm::Hexagon::S4_ori_asl_ri' data-ref="llvm::Hexagon::S4_ori_asl_ri" data-ref-filename="llvm..Hexagon..S4_ori_asl_ri">S4_ori_asl_ri</a>: {</td></tr>
<tr><th id="555">555</th><td>      <a class="typedef" href="HexagonBitTracker.h.html#llvm::HexagonEvaluator::RegisterCell" title='llvm::HexagonEvaluator::RegisterCell' data-type='BitTracker::RegisterCell' data-ref="llvm::HexagonEvaluator::RegisterCell" data-ref-filename="llvm..HexagonEvaluator..RegisterCell">RegisterCell</a> <dfn class="local col5 decl" id="115RC" title='RC' data-type='llvm::HexagonEvaluator::RegisterCell' data-ref="115RC" data-ref-filename="115RC">RC</dfn> = <a class="member fn" href="BitTracker.h.html#_ZNK4llvm10BitTracker16MachineEvaluator4eORLERKNS0_12RegisterCellES4_" title='llvm::BitTracker::MachineEvaluator::eORL' data-ref="_ZNK4llvm10BitTracker16MachineEvaluator4eORLERKNS0_12RegisterCellES4_" data-ref-filename="_ZNK4llvm10BitTracker16MachineEvaluator4eORLERKNS0_12RegisterCellES4_">eORL</a>(<a class="member fn" href="BitTracker.h.html#_ZNK4llvm10BitTracker16MachineEvaluator4eIMMElt" title='llvm::BitTracker::MachineEvaluator::eIMM' data-ref="_ZNK4llvm10BitTracker16MachineEvaluator4eIMMElt" data-ref-filename="_ZNK4llvm10BitTracker16MachineEvaluator4eIMMElt">eIMM</a>(<a class="macro" href="#251" title="MI.getOperand(1).getImm()" data-ref="_M/im">im</a>(<var>1</var>), <a class="local col1 ref" href="#61W0" title='W0' data-ref="61W0" data-ref-filename="61W0">W0</a>), <a class="member fn" href="BitTracker.h.html#_ZNK4llvm10BitTracker16MachineEvaluator4eASLERKNS0_12RegisterCellEt" title='llvm::BitTracker::MachineEvaluator::eASL' data-ref="_ZNK4llvm10BitTracker16MachineEvaluator4eASLERKNS0_12RegisterCellEt" data-ref-filename="_ZNK4llvm10BitTracker16MachineEvaluator4eASLERKNS0_12RegisterCellEt">eASL</a>(<a class="macro" href="#250" title="RegisterCell::ref(getCell(Reg[2], Inputs))" data-ref="_M/rc">rc</a>(<var>2</var>), <a class="macro" href="#251" title="MI.getOperand(3).getImm()" data-ref="_M/im">im</a>(<var>3</var>)));</td></tr>
<tr><th id="556">556</th><td>      <b>return</b> <a class="local col6 ref" href="#36rr0" title='rr0' data-ref="36rr0" data-ref-filename="36rr0">rr0</a><a class="tu ref fn" href="#_ZZNK4llvm16HexagonEvaluator8evaluateERKNS_12MachineInstrERKSt3mapIjNS_10BitTracker12RegisterCellESt4lessIjESaISt4pairIKjS6_EEERSD_ENK3$_0clERKS6_SG_" title='llvm::HexagonEvaluator::evaluate(const llvm::MachineInstr &amp;, const llvm::HexagonEvaluator::CellMapType &amp;, llvm::HexagonEvaluator::CellMapType &amp;)::(anonymous class)::operator()' data-use='c' data-ref="_ZZNK4llvm16HexagonEvaluator8evaluateERKNS_12MachineInstrERKSt3mapIjNS_10BitTracker12RegisterCellESt4lessIjESaISt4pairIKjS6_EEERSD_ENK3$_0clERKS6_SG_" data-ref-filename="_ZZNK4llvm16HexagonEvaluator8evaluateERKNS_12MachineInstrERKSt3mapIjNS_10BitTracker12RegisterCellESt4lessIjESaISt4pairIKjS6_EEERSD_ENK3$_0clERKS6_SG_">(<a class="local col5 ref" href="#115RC" title='RC' data-ref="115RC" data-ref-filename="115RC">RC</a>, <a class="local col0 ref" href="#30Outputs" title='Outputs' data-ref="30Outputs" data-ref-filename="30Outputs">Outputs</a>)</a>;</td></tr>
<tr><th id="557">557</th><td>    }</td></tr>
<tr><th id="558">558</th><td>    <b>case</b> <a class="enum" href="../../../../build/lib/Target/Hexagon/HexagonGenInstrInfo.inc.html#llvm::Hexagon::S4_ori_lsr_ri" title='llvm::Hexagon::S4_ori_lsr_ri' data-ref="llvm::Hexagon::S4_ori_lsr_ri" data-ref-filename="llvm..Hexagon..S4_ori_lsr_ri">S4_ori_lsr_ri</a>: {</td></tr>
<tr><th id="559">559</th><td>      <a class="typedef" href="HexagonBitTracker.h.html#llvm::HexagonEvaluator::RegisterCell" title='llvm::HexagonEvaluator::RegisterCell' data-type='BitTracker::RegisterCell' data-ref="llvm::HexagonEvaluator::RegisterCell" data-ref-filename="llvm..HexagonEvaluator..RegisterCell">RegisterCell</a> <dfn class="local col6 decl" id="116RC" title='RC' data-type='llvm::HexagonEvaluator::RegisterCell' data-ref="116RC" data-ref-filename="116RC">RC</dfn> = <a class="member fn" href="BitTracker.h.html#_ZNK4llvm10BitTracker16MachineEvaluator4eORLERKNS0_12RegisterCellES4_" title='llvm::BitTracker::MachineEvaluator::eORL' data-ref="_ZNK4llvm10BitTracker16MachineEvaluator4eORLERKNS0_12RegisterCellES4_" data-ref-filename="_ZNK4llvm10BitTracker16MachineEvaluator4eORLERKNS0_12RegisterCellES4_">eORL</a>(<a class="member fn" href="BitTracker.h.html#_ZNK4llvm10BitTracker16MachineEvaluator4eIMMElt" title='llvm::BitTracker::MachineEvaluator::eIMM' data-ref="_ZNK4llvm10BitTracker16MachineEvaluator4eIMMElt" data-ref-filename="_ZNK4llvm10BitTracker16MachineEvaluator4eIMMElt">eIMM</a>(<a class="macro" href="#251" title="MI.getOperand(1).getImm()" data-ref="_M/im">im</a>(<var>1</var>), <a class="local col1 ref" href="#61W0" title='W0' data-ref="61W0" data-ref-filename="61W0">W0</a>), <a class="member fn" href="BitTracker.h.html#_ZNK4llvm10BitTracker16MachineEvaluator4eLSRERKNS0_12RegisterCellEt" title='llvm::BitTracker::MachineEvaluator::eLSR' data-ref="_ZNK4llvm10BitTracker16MachineEvaluator4eLSRERKNS0_12RegisterCellEt" data-ref-filename="_ZNK4llvm10BitTracker16MachineEvaluator4eLSRERKNS0_12RegisterCellEt">eLSR</a>(<a class="macro" href="#250" title="RegisterCell::ref(getCell(Reg[2], Inputs))" data-ref="_M/rc">rc</a>(<var>2</var>), <a class="macro" href="#251" title="MI.getOperand(3).getImm()" data-ref="_M/im">im</a>(<var>3</var>)));</td></tr>
<tr><th id="560">560</th><td>      <b>return</b> <a class="local col6 ref" href="#36rr0" title='rr0' data-ref="36rr0" data-ref-filename="36rr0">rr0</a><a class="tu ref fn" href="#_ZZNK4llvm16HexagonEvaluator8evaluateERKNS_12MachineInstrERKSt3mapIjNS_10BitTracker12RegisterCellESt4lessIjESaISt4pairIKjS6_EEERSD_ENK3$_0clERKS6_SG_" title='llvm::HexagonEvaluator::evaluate(const llvm::MachineInstr &amp;, const llvm::HexagonEvaluator::CellMapType &amp;, llvm::HexagonEvaluator::CellMapType &amp;)::(anonymous class)::operator()' data-use='c' data-ref="_ZZNK4llvm16HexagonEvaluator8evaluateERKNS_12MachineInstrERKSt3mapIjNS_10BitTracker12RegisterCellESt4lessIjESaISt4pairIKjS6_EEERSD_ENK3$_0clERKS6_SG_" data-ref-filename="_ZZNK4llvm16HexagonEvaluator8evaluateERKNS_12MachineInstrERKSt3mapIjNS_10BitTracker12RegisterCellESt4lessIjESaISt4pairIKjS6_EEERSD_ENK3$_0clERKS6_SG_">(<a class="local col6 ref" href="#116RC" title='RC' data-ref="116RC" data-ref-filename="116RC">RC</a>, <a class="local col0 ref" href="#30Outputs" title='Outputs' data-ref="30Outputs" data-ref-filename="30Outputs">Outputs</a>)</a>;</td></tr>
<tr><th id="561">561</th><td>    }</td></tr>
<tr><th id="562">562</th><td>    <b>case</b> <a class="enum" href="../../../../build/lib/Target/Hexagon/HexagonGenInstrInfo.inc.html#llvm::Hexagon::M4_or_and" title='llvm::Hexagon::M4_or_and' data-ref="llvm::Hexagon::M4_or_and" data-ref-filename="llvm..Hexagon..M4_or_and">M4_or_and</a>:</td></tr>
<tr><th id="563">563</th><td>      <b>return</b> <a class="local col6 ref" href="#36rr0" title='rr0' data-ref="36rr0" data-ref-filename="36rr0">rr0</a><a class="tu ref fn" href="#_ZZNK4llvm16HexagonEvaluator8evaluateERKNS_12MachineInstrERKSt3mapIjNS_10BitTracker12RegisterCellESt4lessIjESaISt4pairIKjS6_EEERSD_ENK3$_0clERKS6_SG_" title='llvm::HexagonEvaluator::evaluate(const llvm::MachineInstr &amp;, const llvm::HexagonEvaluator::CellMapType &amp;, llvm::HexagonEvaluator::CellMapType &amp;)::(anonymous class)::operator()' data-use='c' data-ref="_ZZNK4llvm16HexagonEvaluator8evaluateERKNS_12MachineInstrERKSt3mapIjNS_10BitTracker12RegisterCellESt4lessIjESaISt4pairIKjS6_EEERSD_ENK3$_0clERKS6_SG_" data-ref-filename="_ZZNK4llvm16HexagonEvaluator8evaluateERKNS_12MachineInstrERKSt3mapIjNS_10BitTracker12RegisterCellESt4lessIjESaISt4pairIKjS6_EEERSD_ENK3$_0clERKS6_SG_">(<a class="member fn" href="BitTracker.h.html#_ZNK4llvm10BitTracker16MachineEvaluator4eORLERKNS0_12RegisterCellES4_" title='llvm::BitTracker::MachineEvaluator::eORL' data-ref="_ZNK4llvm10BitTracker16MachineEvaluator4eORLERKNS0_12RegisterCellES4_" data-ref-filename="_ZNK4llvm10BitTracker16MachineEvaluator4eORLERKNS0_12RegisterCellES4_">eORL</a>(<a class="macro" href="#250" title="RegisterCell::ref(getCell(Reg[1], Inputs))" data-ref="_M/rc">rc</a>(<var>1</var>), <a class="member fn" href="BitTracker.h.html#_ZNK4llvm10BitTracker16MachineEvaluator4eANDERKNS0_12RegisterCellES4_" title='llvm::BitTracker::MachineEvaluator::eAND' data-ref="_ZNK4llvm10BitTracker16MachineEvaluator4eANDERKNS0_12RegisterCellES4_" data-ref-filename="_ZNK4llvm10BitTracker16MachineEvaluator4eANDERKNS0_12RegisterCellES4_">eAND</a>(<a class="macro" href="#250" title="RegisterCell::ref(getCell(Reg[2], Inputs))" data-ref="_M/rc">rc</a>(<var>2</var>), <a class="macro" href="#250" title="RegisterCell::ref(getCell(Reg[3], Inputs))" data-ref="_M/rc">rc</a>(<var>3</var>))), <a class="local col0 ref" href="#30Outputs" title='Outputs' data-ref="30Outputs" data-ref-filename="30Outputs">Outputs</a>)</a>;</td></tr>
<tr><th id="564">564</th><td>    <b>case</b> <a class="enum" href="../../../../build/lib/Target/Hexagon/HexagonGenInstrInfo.inc.html#llvm::Hexagon::M4_or_andn" title='llvm::Hexagon::M4_or_andn' data-ref="llvm::Hexagon::M4_or_andn" data-ref-filename="llvm..Hexagon..M4_or_andn">M4_or_andn</a>:</td></tr>
<tr><th id="565">565</th><td>      <b>return</b> <a class="local col6 ref" href="#36rr0" title='rr0' data-ref="36rr0" data-ref-filename="36rr0">rr0</a><a class="tu ref fn" href="#_ZZNK4llvm16HexagonEvaluator8evaluateERKNS_12MachineInstrERKSt3mapIjNS_10BitTracker12RegisterCellESt4lessIjESaISt4pairIKjS6_EEERSD_ENK3$_0clERKS6_SG_" title='llvm::HexagonEvaluator::evaluate(const llvm::MachineInstr &amp;, const llvm::HexagonEvaluator::CellMapType &amp;, llvm::HexagonEvaluator::CellMapType &amp;)::(anonymous class)::operator()' data-use='c' data-ref="_ZZNK4llvm16HexagonEvaluator8evaluateERKNS_12MachineInstrERKSt3mapIjNS_10BitTracker12RegisterCellESt4lessIjESaISt4pairIKjS6_EEERSD_ENK3$_0clERKS6_SG_" data-ref-filename="_ZZNK4llvm16HexagonEvaluator8evaluateERKNS_12MachineInstrERKSt3mapIjNS_10BitTracker12RegisterCellESt4lessIjESaISt4pairIKjS6_EEERSD_ENK3$_0clERKS6_SG_">(<a class="member fn" href="BitTracker.h.html#_ZNK4llvm10BitTracker16MachineEvaluator4eORLERKNS0_12RegisterCellES4_" title='llvm::BitTracker::MachineEvaluator::eORL' data-ref="_ZNK4llvm10BitTracker16MachineEvaluator4eORLERKNS0_12RegisterCellES4_" data-ref-filename="_ZNK4llvm10BitTracker16MachineEvaluator4eORLERKNS0_12RegisterCellES4_">eORL</a>(<a class="macro" href="#250" title="RegisterCell::ref(getCell(Reg[1], Inputs))" data-ref="_M/rc">rc</a>(<var>1</var>), <a class="member fn" href="BitTracker.h.html#_ZNK4llvm10BitTracker16MachineEvaluator4eANDERKNS0_12RegisterCellES4_" title='llvm::BitTracker::MachineEvaluator::eAND' data-ref="_ZNK4llvm10BitTracker16MachineEvaluator4eANDERKNS0_12RegisterCellES4_" data-ref-filename="_ZNK4llvm10BitTracker16MachineEvaluator4eANDERKNS0_12RegisterCellES4_">eAND</a>(<a class="macro" href="#250" title="RegisterCell::ref(getCell(Reg[2], Inputs))" data-ref="_M/rc">rc</a>(<var>2</var>), <a class="member fn" href="BitTracker.h.html#_ZNK4llvm10BitTracker16MachineEvaluator4eNOTERKNS0_12RegisterCellE" title='llvm::BitTracker::MachineEvaluator::eNOT' data-ref="_ZNK4llvm10BitTracker16MachineEvaluator4eNOTERKNS0_12RegisterCellE" data-ref-filename="_ZNK4llvm10BitTracker16MachineEvaluator4eNOTERKNS0_12RegisterCellE">eNOT</a>(<a class="macro" href="#250" title="RegisterCell::ref(getCell(Reg[3], Inputs))" data-ref="_M/rc">rc</a>(<var>3</var>)))), <a class="local col0 ref" href="#30Outputs" title='Outputs' data-ref="30Outputs" data-ref-filename="30Outputs">Outputs</a>)</a>;</td></tr>
<tr><th id="566">566</th><td>    <b>case</b> <a class="enum" href="../../../../build/lib/Target/Hexagon/HexagonGenInstrInfo.inc.html#llvm::Hexagon::S4_or_andi" title='llvm::Hexagon::S4_or_andi' data-ref="llvm::Hexagon::S4_or_andi" data-ref-filename="llvm..Hexagon..S4_or_andi">S4_or_andi</a>:</td></tr>
<tr><th id="567">567</th><td>    <b>case</b> <a class="enum" href="../../../../build/lib/Target/Hexagon/HexagonGenInstrInfo.inc.html#llvm::Hexagon::S4_or_andix" title='llvm::Hexagon::S4_or_andix' data-ref="llvm::Hexagon::S4_or_andix" data-ref-filename="llvm..Hexagon..S4_or_andix">S4_or_andix</a>: {</td></tr>
<tr><th id="568">568</th><td>      <a class="typedef" href="HexagonBitTracker.h.html#llvm::HexagonEvaluator::RegisterCell" title='llvm::HexagonEvaluator::RegisterCell' data-type='BitTracker::RegisterCell' data-ref="llvm::HexagonEvaluator::RegisterCell" data-ref-filename="llvm..HexagonEvaluator..RegisterCell">RegisterCell</a> <dfn class="local col7 decl" id="117RC" title='RC' data-type='llvm::HexagonEvaluator::RegisterCell' data-ref="117RC" data-ref-filename="117RC">RC</dfn> = <a class="member fn" href="BitTracker.h.html#_ZNK4llvm10BitTracker16MachineEvaluator4eORLERKNS0_12RegisterCellES4_" title='llvm::BitTracker::MachineEvaluator::eORL' data-ref="_ZNK4llvm10BitTracker16MachineEvaluator4eORLERKNS0_12RegisterCellES4_" data-ref-filename="_ZNK4llvm10BitTracker16MachineEvaluator4eORLERKNS0_12RegisterCellES4_">eORL</a>(<a class="macro" href="#250" title="RegisterCell::ref(getCell(Reg[1], Inputs))" data-ref="_M/rc">rc</a>(<var>1</var>), <a class="member fn" href="BitTracker.h.html#_ZNK4llvm10BitTracker16MachineEvaluator4eANDERKNS0_12RegisterCellES4_" title='llvm::BitTracker::MachineEvaluator::eAND' data-ref="_ZNK4llvm10BitTracker16MachineEvaluator4eANDERKNS0_12RegisterCellES4_" data-ref-filename="_ZNK4llvm10BitTracker16MachineEvaluator4eANDERKNS0_12RegisterCellES4_">eAND</a>(<a class="macro" href="#250" title="RegisterCell::ref(getCell(Reg[2], Inputs))" data-ref="_M/rc">rc</a>(<var>2</var>), <a class="member fn" href="BitTracker.h.html#_ZNK4llvm10BitTracker16MachineEvaluator4eIMMElt" title='llvm::BitTracker::MachineEvaluator::eIMM' data-ref="_ZNK4llvm10BitTracker16MachineEvaluator4eIMMElt" data-ref-filename="_ZNK4llvm10BitTracker16MachineEvaluator4eIMMElt">eIMM</a>(<a class="macro" href="#251" title="MI.getOperand(3).getImm()" data-ref="_M/im">im</a>(<var>3</var>), <a class="local col1 ref" href="#61W0" title='W0' data-ref="61W0" data-ref-filename="61W0">W0</a>)));</td></tr>
<tr><th id="569">569</th><td>      <b>return</b> <a class="local col6 ref" href="#36rr0" title='rr0' data-ref="36rr0" data-ref-filename="36rr0">rr0</a><a class="tu ref fn" href="#_ZZNK4llvm16HexagonEvaluator8evaluateERKNS_12MachineInstrERKSt3mapIjNS_10BitTracker12RegisterCellESt4lessIjESaISt4pairIKjS6_EEERSD_ENK3$_0clERKS6_SG_" title='llvm::HexagonEvaluator::evaluate(const llvm::MachineInstr &amp;, const llvm::HexagonEvaluator::CellMapType &amp;, llvm::HexagonEvaluator::CellMapType &amp;)::(anonymous class)::operator()' data-use='c' data-ref="_ZZNK4llvm16HexagonEvaluator8evaluateERKNS_12MachineInstrERKSt3mapIjNS_10BitTracker12RegisterCellESt4lessIjESaISt4pairIKjS6_EEERSD_ENK3$_0clERKS6_SG_" data-ref-filename="_ZZNK4llvm16HexagonEvaluator8evaluateERKNS_12MachineInstrERKSt3mapIjNS_10BitTracker12RegisterCellESt4lessIjESaISt4pairIKjS6_EEERSD_ENK3$_0clERKS6_SG_">(<a class="local col7 ref" href="#117RC" title='RC' data-ref="117RC" data-ref-filename="117RC">RC</a>, <a class="local col0 ref" href="#30Outputs" title='Outputs' data-ref="30Outputs" data-ref-filename="30Outputs">Outputs</a>)</a>;</td></tr>
<tr><th id="570">570</th><td>    }</td></tr>
<tr><th id="571">571</th><td>    <b>case</b> <a class="enum" href="../../../../build/lib/Target/Hexagon/HexagonGenInstrInfo.inc.html#llvm::Hexagon::S4_or_ori" title='llvm::Hexagon::S4_or_ori' data-ref="llvm::Hexagon::S4_or_ori" data-ref-filename="llvm..Hexagon..S4_or_ori">S4_or_ori</a>: {</td></tr>
<tr><th id="572">572</th><td>      <a class="typedef" href="HexagonBitTracker.h.html#llvm::HexagonEvaluator::RegisterCell" title='llvm::HexagonEvaluator::RegisterCell' data-type='BitTracker::RegisterCell' data-ref="llvm::HexagonEvaluator::RegisterCell" data-ref-filename="llvm..HexagonEvaluator..RegisterCell">RegisterCell</a> <dfn class="local col8 decl" id="118RC" title='RC' data-type='llvm::HexagonEvaluator::RegisterCell' data-ref="118RC" data-ref-filename="118RC">RC</dfn> = <a class="member fn" href="BitTracker.h.html#_ZNK4llvm10BitTracker16MachineEvaluator4eORLERKNS0_12RegisterCellES4_" title='llvm::BitTracker::MachineEvaluator::eORL' data-ref="_ZNK4llvm10BitTracker16MachineEvaluator4eORLERKNS0_12RegisterCellES4_" data-ref-filename="_ZNK4llvm10BitTracker16MachineEvaluator4eORLERKNS0_12RegisterCellES4_">eORL</a>(<a class="macro" href="#250" title="RegisterCell::ref(getCell(Reg[1], Inputs))" data-ref="_M/rc">rc</a>(<var>1</var>), <a class="member fn" href="BitTracker.h.html#_ZNK4llvm10BitTracker16MachineEvaluator4eORLERKNS0_12RegisterCellES4_" title='llvm::BitTracker::MachineEvaluator::eORL' data-ref="_ZNK4llvm10BitTracker16MachineEvaluator4eORLERKNS0_12RegisterCellES4_" data-ref-filename="_ZNK4llvm10BitTracker16MachineEvaluator4eORLERKNS0_12RegisterCellES4_">eORL</a>(<a class="macro" href="#250" title="RegisterCell::ref(getCell(Reg[2], Inputs))" data-ref="_M/rc">rc</a>(<var>2</var>), <a class="member fn" href="BitTracker.h.html#_ZNK4llvm10BitTracker16MachineEvaluator4eIMMElt" title='llvm::BitTracker::MachineEvaluator::eIMM' data-ref="_ZNK4llvm10BitTracker16MachineEvaluator4eIMMElt" data-ref-filename="_ZNK4llvm10BitTracker16MachineEvaluator4eIMMElt">eIMM</a>(<a class="macro" href="#251" title="MI.getOperand(3).getImm()" data-ref="_M/im">im</a>(<var>3</var>), <a class="local col1 ref" href="#61W0" title='W0' data-ref="61W0" data-ref-filename="61W0">W0</a>)));</td></tr>
<tr><th id="573">573</th><td>      <b>return</b> <a class="local col6 ref" href="#36rr0" title='rr0' data-ref="36rr0" data-ref-filename="36rr0">rr0</a><a class="tu ref fn" href="#_ZZNK4llvm16HexagonEvaluator8evaluateERKNS_12MachineInstrERKSt3mapIjNS_10BitTracker12RegisterCellESt4lessIjESaISt4pairIKjS6_EEERSD_ENK3$_0clERKS6_SG_" title='llvm::HexagonEvaluator::evaluate(const llvm::MachineInstr &amp;, const llvm::HexagonEvaluator::CellMapType &amp;, llvm::HexagonEvaluator::CellMapType &amp;)::(anonymous class)::operator()' data-use='c' data-ref="_ZZNK4llvm16HexagonEvaluator8evaluateERKNS_12MachineInstrERKSt3mapIjNS_10BitTracker12RegisterCellESt4lessIjESaISt4pairIKjS6_EEERSD_ENK3$_0clERKS6_SG_" data-ref-filename="_ZZNK4llvm16HexagonEvaluator8evaluateERKNS_12MachineInstrERKSt3mapIjNS_10BitTracker12RegisterCellESt4lessIjESaISt4pairIKjS6_EEERSD_ENK3$_0clERKS6_SG_">(<a class="local col8 ref" href="#118RC" title='RC' data-ref="118RC" data-ref-filename="118RC">RC</a>, <a class="local col0 ref" href="#30Outputs" title='Outputs' data-ref="30Outputs" data-ref-filename="30Outputs">Outputs</a>)</a>;</td></tr>
<tr><th id="574">574</th><td>    }</td></tr>
<tr><th id="575">575</th><td>    <b>case</b> <a class="enum" href="../../../../build/lib/Target/Hexagon/HexagonGenInstrInfo.inc.html#llvm::Hexagon::M4_or_or" title='llvm::Hexagon::M4_or_or' data-ref="llvm::Hexagon::M4_or_or" data-ref-filename="llvm..Hexagon..M4_or_or">M4_or_or</a>:</td></tr>
<tr><th id="576">576</th><td>      <b>return</b> <a class="local col6 ref" href="#36rr0" title='rr0' data-ref="36rr0" data-ref-filename="36rr0">rr0</a><a class="tu ref fn" href="#_ZZNK4llvm16HexagonEvaluator8evaluateERKNS_12MachineInstrERKSt3mapIjNS_10BitTracker12RegisterCellESt4lessIjESaISt4pairIKjS6_EEERSD_ENK3$_0clERKS6_SG_" title='llvm::HexagonEvaluator::evaluate(const llvm::MachineInstr &amp;, const llvm::HexagonEvaluator::CellMapType &amp;, llvm::HexagonEvaluator::CellMapType &amp;)::(anonymous class)::operator()' data-use='c' data-ref="_ZZNK4llvm16HexagonEvaluator8evaluateERKNS_12MachineInstrERKSt3mapIjNS_10BitTracker12RegisterCellESt4lessIjESaISt4pairIKjS6_EEERSD_ENK3$_0clERKS6_SG_" data-ref-filename="_ZZNK4llvm16HexagonEvaluator8evaluateERKNS_12MachineInstrERKSt3mapIjNS_10BitTracker12RegisterCellESt4lessIjESaISt4pairIKjS6_EEERSD_ENK3$_0clERKS6_SG_">(<a class="member fn" href="BitTracker.h.html#_ZNK4llvm10BitTracker16MachineEvaluator4eORLERKNS0_12RegisterCellES4_" title='llvm::BitTracker::MachineEvaluator::eORL' data-ref="_ZNK4llvm10BitTracker16MachineEvaluator4eORLERKNS0_12RegisterCellES4_" data-ref-filename="_ZNK4llvm10BitTracker16MachineEvaluator4eORLERKNS0_12RegisterCellES4_">eORL</a>(<a class="macro" href="#250" title="RegisterCell::ref(getCell(Reg[1], Inputs))" data-ref="_M/rc">rc</a>(<var>1</var>), <a class="member fn" href="BitTracker.h.html#_ZNK4llvm10BitTracker16MachineEvaluator4eORLERKNS0_12RegisterCellES4_" title='llvm::BitTracker::MachineEvaluator::eORL' data-ref="_ZNK4llvm10BitTracker16MachineEvaluator4eORLERKNS0_12RegisterCellES4_" data-ref-filename="_ZNK4llvm10BitTracker16MachineEvaluator4eORLERKNS0_12RegisterCellES4_">eORL</a>(<a class="macro" href="#250" title="RegisterCell::ref(getCell(Reg[2], Inputs))" data-ref="_M/rc">rc</a>(<var>2</var>), <a class="macro" href="#250" title="RegisterCell::ref(getCell(Reg[3], Inputs))" data-ref="_M/rc">rc</a>(<var>3</var>))), <a class="local col0 ref" href="#30Outputs" title='Outputs' data-ref="30Outputs" data-ref-filename="30Outputs">Outputs</a>)</a>;</td></tr>
<tr><th id="577">577</th><td>    <b>case</b> <a class="enum" href="../../../../build/lib/Target/Hexagon/HexagonGenInstrInfo.inc.html#llvm::Hexagon::M4_or_xor" title='llvm::Hexagon::M4_or_xor' data-ref="llvm::Hexagon::M4_or_xor" data-ref-filename="llvm..Hexagon..M4_or_xor">M4_or_xor</a>:</td></tr>
<tr><th id="578">578</th><td>      <b>return</b> <a class="local col6 ref" href="#36rr0" title='rr0' data-ref="36rr0" data-ref-filename="36rr0">rr0</a><a class="tu ref fn" href="#_ZZNK4llvm16HexagonEvaluator8evaluateERKNS_12MachineInstrERKSt3mapIjNS_10BitTracker12RegisterCellESt4lessIjESaISt4pairIKjS6_EEERSD_ENK3$_0clERKS6_SG_" title='llvm::HexagonEvaluator::evaluate(const llvm::MachineInstr &amp;, const llvm::HexagonEvaluator::CellMapType &amp;, llvm::HexagonEvaluator::CellMapType &amp;)::(anonymous class)::operator()' data-use='c' data-ref="_ZZNK4llvm16HexagonEvaluator8evaluateERKNS_12MachineInstrERKSt3mapIjNS_10BitTracker12RegisterCellESt4lessIjESaISt4pairIKjS6_EEERSD_ENK3$_0clERKS6_SG_" data-ref-filename="_ZZNK4llvm16HexagonEvaluator8evaluateERKNS_12MachineInstrERKSt3mapIjNS_10BitTracker12RegisterCellESt4lessIjESaISt4pairIKjS6_EEERSD_ENK3$_0clERKS6_SG_">(<a class="member fn" href="BitTracker.h.html#_ZNK4llvm10BitTracker16MachineEvaluator4eORLERKNS0_12RegisterCellES4_" title='llvm::BitTracker::MachineEvaluator::eORL' data-ref="_ZNK4llvm10BitTracker16MachineEvaluator4eORLERKNS0_12RegisterCellES4_" data-ref-filename="_ZNK4llvm10BitTracker16MachineEvaluator4eORLERKNS0_12RegisterCellES4_">eORL</a>(<a class="macro" href="#250" title="RegisterCell::ref(getCell(Reg[1], Inputs))" data-ref="_M/rc">rc</a>(<var>1</var>), <a class="member fn" href="BitTracker.h.html#_ZNK4llvm10BitTracker16MachineEvaluator4eXORERKNS0_12RegisterCellES4_" title='llvm::BitTracker::MachineEvaluator::eXOR' data-ref="_ZNK4llvm10BitTracker16MachineEvaluator4eXORERKNS0_12RegisterCellES4_" data-ref-filename="_ZNK4llvm10BitTracker16MachineEvaluator4eXORERKNS0_12RegisterCellES4_">eXOR</a>(<a class="macro" href="#250" title="RegisterCell::ref(getCell(Reg[2], Inputs))" data-ref="_M/rc">rc</a>(<var>2</var>), <a class="macro" href="#250" title="RegisterCell::ref(getCell(Reg[3], Inputs))" data-ref="_M/rc">rc</a>(<var>3</var>))), <a class="local col0 ref" href="#30Outputs" title='Outputs' data-ref="30Outputs" data-ref-filename="30Outputs">Outputs</a>)</a>;</td></tr>
<tr><th id="579">579</th><td>    <b>case</b> <a class="enum" href="../../../../build/lib/Target/Hexagon/HexagonGenInstrInfo.inc.html#llvm::Hexagon::A2_xor" title='llvm::Hexagon::A2_xor' data-ref="llvm::Hexagon::A2_xor" data-ref-filename="llvm..Hexagon..A2_xor">A2_xor</a>:</td></tr>
<tr><th id="580">580</th><td>    <b>case</b> <a class="enum" href="../../../../build/lib/Target/Hexagon/HexagonGenInstrInfo.inc.html#llvm::Hexagon::A2_xorp" title='llvm::Hexagon::A2_xorp' data-ref="llvm::Hexagon::A2_xorp" data-ref-filename="llvm..Hexagon..A2_xorp">A2_xorp</a>:</td></tr>
<tr><th id="581">581</th><td>      <b>return</b> <a class="local col6 ref" href="#36rr0" title='rr0' data-ref="36rr0" data-ref-filename="36rr0">rr0</a><a class="tu ref fn" href="#_ZZNK4llvm16HexagonEvaluator8evaluateERKNS_12MachineInstrERKSt3mapIjNS_10BitTracker12RegisterCellESt4lessIjESaISt4pairIKjS6_EEERSD_ENK3$_0clERKS6_SG_" title='llvm::HexagonEvaluator::evaluate(const llvm::MachineInstr &amp;, const llvm::HexagonEvaluator::CellMapType &amp;, llvm::HexagonEvaluator::CellMapType &amp;)::(anonymous class)::operator()' data-use='c' data-ref="_ZZNK4llvm16HexagonEvaluator8evaluateERKNS_12MachineInstrERKSt3mapIjNS_10BitTracker12RegisterCellESt4lessIjESaISt4pairIKjS6_EEERSD_ENK3$_0clERKS6_SG_" data-ref-filename="_ZZNK4llvm16HexagonEvaluator8evaluateERKNS_12MachineInstrERKSt3mapIjNS_10BitTracker12RegisterCellESt4lessIjESaISt4pairIKjS6_EEERSD_ENK3$_0clERKS6_SG_">(<a class="member fn" href="BitTracker.h.html#_ZNK4llvm10BitTracker16MachineEvaluator4eXORERKNS0_12RegisterCellES4_" title='llvm::BitTracker::MachineEvaluator::eXOR' data-ref="_ZNK4llvm10BitTracker16MachineEvaluator4eXORERKNS0_12RegisterCellES4_" data-ref-filename="_ZNK4llvm10BitTracker16MachineEvaluator4eXORERKNS0_12RegisterCellES4_">eXOR</a>(<a class="macro" href="#250" title="RegisterCell::ref(getCell(Reg[1], Inputs))" data-ref="_M/rc">rc</a>(<var>1</var>), <a class="macro" href="#250" title="RegisterCell::ref(getCell(Reg[2], Inputs))" data-ref="_M/rc">rc</a>(<var>2</var>)), <a class="local col0 ref" href="#30Outputs" title='Outputs' data-ref="30Outputs" data-ref-filename="30Outputs">Outputs</a>)</a>;</td></tr>
<tr><th id="582">582</th><td>    <b>case</b> <a class="enum" href="../../../../build/lib/Target/Hexagon/HexagonGenInstrInfo.inc.html#llvm::Hexagon::M4_xor_and" title='llvm::Hexagon::M4_xor_and' data-ref="llvm::Hexagon::M4_xor_and" data-ref-filename="llvm..Hexagon..M4_xor_and">M4_xor_and</a>:</td></tr>
<tr><th id="583">583</th><td>      <b>return</b> <a class="local col6 ref" href="#36rr0" title='rr0' data-ref="36rr0" data-ref-filename="36rr0">rr0</a><a class="tu ref fn" href="#_ZZNK4llvm16HexagonEvaluator8evaluateERKNS_12MachineInstrERKSt3mapIjNS_10BitTracker12RegisterCellESt4lessIjESaISt4pairIKjS6_EEERSD_ENK3$_0clERKS6_SG_" title='llvm::HexagonEvaluator::evaluate(const llvm::MachineInstr &amp;, const llvm::HexagonEvaluator::CellMapType &amp;, llvm::HexagonEvaluator::CellMapType &amp;)::(anonymous class)::operator()' data-use='c' data-ref="_ZZNK4llvm16HexagonEvaluator8evaluateERKNS_12MachineInstrERKSt3mapIjNS_10BitTracker12RegisterCellESt4lessIjESaISt4pairIKjS6_EEERSD_ENK3$_0clERKS6_SG_" data-ref-filename="_ZZNK4llvm16HexagonEvaluator8evaluateERKNS_12MachineInstrERKSt3mapIjNS_10BitTracker12RegisterCellESt4lessIjESaISt4pairIKjS6_EEERSD_ENK3$_0clERKS6_SG_">(<a class="member fn" href="BitTracker.h.html#_ZNK4llvm10BitTracker16MachineEvaluator4eXORERKNS0_12RegisterCellES4_" title='llvm::BitTracker::MachineEvaluator::eXOR' data-ref="_ZNK4llvm10BitTracker16MachineEvaluator4eXORERKNS0_12RegisterCellES4_" data-ref-filename="_ZNK4llvm10BitTracker16MachineEvaluator4eXORERKNS0_12RegisterCellES4_">eXOR</a>(<a class="macro" href="#250" title="RegisterCell::ref(getCell(Reg[1], Inputs))" data-ref="_M/rc">rc</a>(<var>1</var>), <a class="member fn" href="BitTracker.h.html#_ZNK4llvm10BitTracker16MachineEvaluator4eANDERKNS0_12RegisterCellES4_" title='llvm::BitTracker::MachineEvaluator::eAND' data-ref="_ZNK4llvm10BitTracker16MachineEvaluator4eANDERKNS0_12RegisterCellES4_" data-ref-filename="_ZNK4llvm10BitTracker16MachineEvaluator4eANDERKNS0_12RegisterCellES4_">eAND</a>(<a class="macro" href="#250" title="RegisterCell::ref(getCell(Reg[2], Inputs))" data-ref="_M/rc">rc</a>(<var>2</var>), <a class="macro" href="#250" title="RegisterCell::ref(getCell(Reg[3], Inputs))" data-ref="_M/rc">rc</a>(<var>3</var>))), <a class="local col0 ref" href="#30Outputs" title='Outputs' data-ref="30Outputs" data-ref-filename="30Outputs">Outputs</a>)</a>;</td></tr>
<tr><th id="584">584</th><td>    <b>case</b> <a class="enum" href="../../../../build/lib/Target/Hexagon/HexagonGenInstrInfo.inc.html#llvm::Hexagon::M4_xor_andn" title='llvm::Hexagon::M4_xor_andn' data-ref="llvm::Hexagon::M4_xor_andn" data-ref-filename="llvm..Hexagon..M4_xor_andn">M4_xor_andn</a>:</td></tr>
<tr><th id="585">585</th><td>      <b>return</b> <a class="local col6 ref" href="#36rr0" title='rr0' data-ref="36rr0" data-ref-filename="36rr0">rr0</a><a class="tu ref fn" href="#_ZZNK4llvm16HexagonEvaluator8evaluateERKNS_12MachineInstrERKSt3mapIjNS_10BitTracker12RegisterCellESt4lessIjESaISt4pairIKjS6_EEERSD_ENK3$_0clERKS6_SG_" title='llvm::HexagonEvaluator::evaluate(const llvm::MachineInstr &amp;, const llvm::HexagonEvaluator::CellMapType &amp;, llvm::HexagonEvaluator::CellMapType &amp;)::(anonymous class)::operator()' data-use='c' data-ref="_ZZNK4llvm16HexagonEvaluator8evaluateERKNS_12MachineInstrERKSt3mapIjNS_10BitTracker12RegisterCellESt4lessIjESaISt4pairIKjS6_EEERSD_ENK3$_0clERKS6_SG_" data-ref-filename="_ZZNK4llvm16HexagonEvaluator8evaluateERKNS_12MachineInstrERKSt3mapIjNS_10BitTracker12RegisterCellESt4lessIjESaISt4pairIKjS6_EEERSD_ENK3$_0clERKS6_SG_">(<a class="member fn" href="BitTracker.h.html#_ZNK4llvm10BitTracker16MachineEvaluator4eXORERKNS0_12RegisterCellES4_" title='llvm::BitTracker::MachineEvaluator::eXOR' data-ref="_ZNK4llvm10BitTracker16MachineEvaluator4eXORERKNS0_12RegisterCellES4_" data-ref-filename="_ZNK4llvm10BitTracker16MachineEvaluator4eXORERKNS0_12RegisterCellES4_">eXOR</a>(<a class="macro" href="#250" title="RegisterCell::ref(getCell(Reg[1], Inputs))" data-ref="_M/rc">rc</a>(<var>1</var>), <a class="member fn" href="BitTracker.h.html#_ZNK4llvm10BitTracker16MachineEvaluator4eANDERKNS0_12RegisterCellES4_" title='llvm::BitTracker::MachineEvaluator::eAND' data-ref="_ZNK4llvm10BitTracker16MachineEvaluator4eANDERKNS0_12RegisterCellES4_" data-ref-filename="_ZNK4llvm10BitTracker16MachineEvaluator4eANDERKNS0_12RegisterCellES4_">eAND</a>(<a class="macro" href="#250" title="RegisterCell::ref(getCell(Reg[2], Inputs))" data-ref="_M/rc">rc</a>(<var>2</var>), <a class="member fn" href="BitTracker.h.html#_ZNK4llvm10BitTracker16MachineEvaluator4eNOTERKNS0_12RegisterCellE" title='llvm::BitTracker::MachineEvaluator::eNOT' data-ref="_ZNK4llvm10BitTracker16MachineEvaluator4eNOTERKNS0_12RegisterCellE" data-ref-filename="_ZNK4llvm10BitTracker16MachineEvaluator4eNOTERKNS0_12RegisterCellE">eNOT</a>(<a class="macro" href="#250" title="RegisterCell::ref(getCell(Reg[3], Inputs))" data-ref="_M/rc">rc</a>(<var>3</var>)))), <a class="local col0 ref" href="#30Outputs" title='Outputs' data-ref="30Outputs" data-ref-filename="30Outputs">Outputs</a>)</a>;</td></tr>
<tr><th id="586">586</th><td>    <b>case</b> <a class="enum" href="../../../../build/lib/Target/Hexagon/HexagonGenInstrInfo.inc.html#llvm::Hexagon::M4_xor_or" title='llvm::Hexagon::M4_xor_or' data-ref="llvm::Hexagon::M4_xor_or" data-ref-filename="llvm..Hexagon..M4_xor_or">M4_xor_or</a>:</td></tr>
<tr><th id="587">587</th><td>      <b>return</b> <a class="local col6 ref" href="#36rr0" title='rr0' data-ref="36rr0" data-ref-filename="36rr0">rr0</a><a class="tu ref fn" href="#_ZZNK4llvm16HexagonEvaluator8evaluateERKNS_12MachineInstrERKSt3mapIjNS_10BitTracker12RegisterCellESt4lessIjESaISt4pairIKjS6_EEERSD_ENK3$_0clERKS6_SG_" title='llvm::HexagonEvaluator::evaluate(const llvm::MachineInstr &amp;, const llvm::HexagonEvaluator::CellMapType &amp;, llvm::HexagonEvaluator::CellMapType &amp;)::(anonymous class)::operator()' data-use='c' data-ref="_ZZNK4llvm16HexagonEvaluator8evaluateERKNS_12MachineInstrERKSt3mapIjNS_10BitTracker12RegisterCellESt4lessIjESaISt4pairIKjS6_EEERSD_ENK3$_0clERKS6_SG_" data-ref-filename="_ZZNK4llvm16HexagonEvaluator8evaluateERKNS_12MachineInstrERKSt3mapIjNS_10BitTracker12RegisterCellESt4lessIjESaISt4pairIKjS6_EEERSD_ENK3$_0clERKS6_SG_">(<a class="member fn" href="BitTracker.h.html#_ZNK4llvm10BitTracker16MachineEvaluator4eXORERKNS0_12RegisterCellES4_" title='llvm::BitTracker::MachineEvaluator::eXOR' data-ref="_ZNK4llvm10BitTracker16MachineEvaluator4eXORERKNS0_12RegisterCellES4_" data-ref-filename="_ZNK4llvm10BitTracker16MachineEvaluator4eXORERKNS0_12RegisterCellES4_">eXOR</a>(<a class="macro" href="#250" title="RegisterCell::ref(getCell(Reg[1], Inputs))" data-ref="_M/rc">rc</a>(<var>1</var>), <a class="member fn" href="BitTracker.h.html#_ZNK4llvm10BitTracker16MachineEvaluator4eORLERKNS0_12RegisterCellES4_" title='llvm::BitTracker::MachineEvaluator::eORL' data-ref="_ZNK4llvm10BitTracker16MachineEvaluator4eORLERKNS0_12RegisterCellES4_" data-ref-filename="_ZNK4llvm10BitTracker16MachineEvaluator4eORLERKNS0_12RegisterCellES4_">eORL</a>(<a class="macro" href="#250" title="RegisterCell::ref(getCell(Reg[2], Inputs))" data-ref="_M/rc">rc</a>(<var>2</var>), <a class="macro" href="#250" title="RegisterCell::ref(getCell(Reg[3], Inputs))" data-ref="_M/rc">rc</a>(<var>3</var>))), <a class="local col0 ref" href="#30Outputs" title='Outputs' data-ref="30Outputs" data-ref-filename="30Outputs">Outputs</a>)</a>;</td></tr>
<tr><th id="588">588</th><td>    <b>case</b> <a class="enum" href="../../../../build/lib/Target/Hexagon/HexagonGenInstrInfo.inc.html#llvm::Hexagon::M4_xor_xacc" title='llvm::Hexagon::M4_xor_xacc' data-ref="llvm::Hexagon::M4_xor_xacc" data-ref-filename="llvm..Hexagon..M4_xor_xacc">M4_xor_xacc</a>:</td></tr>
<tr><th id="589">589</th><td>      <b>return</b> <a class="local col6 ref" href="#36rr0" title='rr0' data-ref="36rr0" data-ref-filename="36rr0">rr0</a><a class="tu ref fn" href="#_ZZNK4llvm16HexagonEvaluator8evaluateERKNS_12MachineInstrERKSt3mapIjNS_10BitTracker12RegisterCellESt4lessIjESaISt4pairIKjS6_EEERSD_ENK3$_0clERKS6_SG_" title='llvm::HexagonEvaluator::evaluate(const llvm::MachineInstr &amp;, const llvm::HexagonEvaluator::CellMapType &amp;, llvm::HexagonEvaluator::CellMapType &amp;)::(anonymous class)::operator()' data-use='c' data-ref="_ZZNK4llvm16HexagonEvaluator8evaluateERKNS_12MachineInstrERKSt3mapIjNS_10BitTracker12RegisterCellESt4lessIjESaISt4pairIKjS6_EEERSD_ENK3$_0clERKS6_SG_" data-ref-filename="_ZZNK4llvm16HexagonEvaluator8evaluateERKNS_12MachineInstrERKSt3mapIjNS_10BitTracker12RegisterCellESt4lessIjESaISt4pairIKjS6_EEERSD_ENK3$_0clERKS6_SG_">(<a class="member fn" href="BitTracker.h.html#_ZNK4llvm10BitTracker16MachineEvaluator4eXORERKNS0_12RegisterCellES4_" title='llvm::BitTracker::MachineEvaluator::eXOR' data-ref="_ZNK4llvm10BitTracker16MachineEvaluator4eXORERKNS0_12RegisterCellES4_" data-ref-filename="_ZNK4llvm10BitTracker16MachineEvaluator4eXORERKNS0_12RegisterCellES4_">eXOR</a>(<a class="macro" href="#250" title="RegisterCell::ref(getCell(Reg[1], Inputs))" data-ref="_M/rc">rc</a>(<var>1</var>), <a class="member fn" href="BitTracker.h.html#_ZNK4llvm10BitTracker16MachineEvaluator4eXORERKNS0_12RegisterCellES4_" title='llvm::BitTracker::MachineEvaluator::eXOR' data-ref="_ZNK4llvm10BitTracker16MachineEvaluator4eXORERKNS0_12RegisterCellES4_" data-ref-filename="_ZNK4llvm10BitTracker16MachineEvaluator4eXORERKNS0_12RegisterCellES4_">eXOR</a>(<a class="macro" href="#250" title="RegisterCell::ref(getCell(Reg[2], Inputs))" data-ref="_M/rc">rc</a>(<var>2</var>), <a class="macro" href="#250" title="RegisterCell::ref(getCell(Reg[3], Inputs))" data-ref="_M/rc">rc</a>(<var>3</var>))), <a class="local col0 ref" href="#30Outputs" title='Outputs' data-ref="30Outputs" data-ref-filename="30Outputs">Outputs</a>)</a>;</td></tr>
<tr><th id="590">590</th><td>    <b>case</b> <a class="enum" href="../../../../build/lib/Target/Hexagon/HexagonGenInstrInfo.inc.html#llvm::Hexagon::A2_not" title='llvm::Hexagon::A2_not' data-ref="llvm::Hexagon::A2_not" data-ref-filename="llvm..Hexagon..A2_not">A2_not</a>:</td></tr>
<tr><th id="591">591</th><td>    <b>case</b> <a class="enum" href="../../../../build/lib/Target/Hexagon/HexagonGenInstrInfo.inc.html#llvm::Hexagon::A2_notp" title='llvm::Hexagon::A2_notp' data-ref="llvm::Hexagon::A2_notp" data-ref-filename="llvm..Hexagon..A2_notp">A2_notp</a>:</td></tr>
<tr><th id="592">592</th><td>      <b>return</b> <a class="local col6 ref" href="#36rr0" title='rr0' data-ref="36rr0" data-ref-filename="36rr0">rr0</a><a class="tu ref fn" href="#_ZZNK4llvm16HexagonEvaluator8evaluateERKNS_12MachineInstrERKSt3mapIjNS_10BitTracker12RegisterCellESt4lessIjESaISt4pairIKjS6_EEERSD_ENK3$_0clERKS6_SG_" title='llvm::HexagonEvaluator::evaluate(const llvm::MachineInstr &amp;, const llvm::HexagonEvaluator::CellMapType &amp;, llvm::HexagonEvaluator::CellMapType &amp;)::(anonymous class)::operator()' data-use='c' data-ref="_ZZNK4llvm16HexagonEvaluator8evaluateERKNS_12MachineInstrERKSt3mapIjNS_10BitTracker12RegisterCellESt4lessIjESaISt4pairIKjS6_EEERSD_ENK3$_0clERKS6_SG_" data-ref-filename="_ZZNK4llvm16HexagonEvaluator8evaluateERKNS_12MachineInstrERKSt3mapIjNS_10BitTracker12RegisterCellESt4lessIjESaISt4pairIKjS6_EEERSD_ENK3$_0clERKS6_SG_">(<a class="member fn" href="BitTracker.h.html#_ZNK4llvm10BitTracker16MachineEvaluator4eNOTERKNS0_12RegisterCellE" title='llvm::BitTracker::MachineEvaluator::eNOT' data-ref="_ZNK4llvm10BitTracker16MachineEvaluator4eNOTERKNS0_12RegisterCellE" data-ref-filename="_ZNK4llvm10BitTracker16MachineEvaluator4eNOTERKNS0_12RegisterCellE">eNOT</a>(<a class="macro" href="#250" title="RegisterCell::ref(getCell(Reg[1], Inputs))" data-ref="_M/rc">rc</a>(<var>1</var>)), <a class="local col0 ref" href="#30Outputs" title='Outputs' data-ref="30Outputs" data-ref-filename="30Outputs">Outputs</a>)</a>;</td></tr>
<tr><th id="593">593</th><td></td></tr>
<tr><th id="594">594</th><td>    <b>case</b> <a class="enum" href="../../../../build/lib/Target/Hexagon/HexagonGenInstrInfo.inc.html#llvm::Hexagon::S2_asl_i_r" title='llvm::Hexagon::S2_asl_i_r' data-ref="llvm::Hexagon::S2_asl_i_r" data-ref-filename="llvm..Hexagon..S2_asl_i_r">S2_asl_i_r</a>:</td></tr>
<tr><th id="595">595</th><td>    <b>case</b> <a class="enum" href="../../../../build/lib/Target/Hexagon/HexagonGenInstrInfo.inc.html#llvm::Hexagon::S2_asl_i_p" title='llvm::Hexagon::S2_asl_i_p' data-ref="llvm::Hexagon::S2_asl_i_p" data-ref-filename="llvm..Hexagon..S2_asl_i_p">S2_asl_i_p</a>:</td></tr>
<tr><th id="596">596</th><td>      <b>return</b> <a class="local col6 ref" href="#36rr0" title='rr0' data-ref="36rr0" data-ref-filename="36rr0">rr0</a><a class="tu ref fn" href="#_ZZNK4llvm16HexagonEvaluator8evaluateERKNS_12MachineInstrERKSt3mapIjNS_10BitTracker12RegisterCellESt4lessIjESaISt4pairIKjS6_EEERSD_ENK3$_0clERKS6_SG_" title='llvm::HexagonEvaluator::evaluate(const llvm::MachineInstr &amp;, const llvm::HexagonEvaluator::CellMapType &amp;, llvm::HexagonEvaluator::CellMapType &amp;)::(anonymous class)::operator()' data-use='c' data-ref="_ZZNK4llvm16HexagonEvaluator8evaluateERKNS_12MachineInstrERKSt3mapIjNS_10BitTracker12RegisterCellESt4lessIjESaISt4pairIKjS6_EEERSD_ENK3$_0clERKS6_SG_" data-ref-filename="_ZZNK4llvm16HexagonEvaluator8evaluateERKNS_12MachineInstrERKSt3mapIjNS_10BitTracker12RegisterCellESt4lessIjESaISt4pairIKjS6_EEERSD_ENK3$_0clERKS6_SG_">(<a class="member fn" href="BitTracker.h.html#_ZNK4llvm10BitTracker16MachineEvaluator4eASLERKNS0_12RegisterCellEt" title='llvm::BitTracker::MachineEvaluator::eASL' data-ref="_ZNK4llvm10BitTracker16MachineEvaluator4eASLERKNS0_12RegisterCellEt" data-ref-filename="_ZNK4llvm10BitTracker16MachineEvaluator4eASLERKNS0_12RegisterCellEt">eASL</a>(<a class="macro" href="#250" title="RegisterCell::ref(getCell(Reg[1], Inputs))" data-ref="_M/rc">rc</a>(<var>1</var>), <a class="macro" href="#251" title="MI.getOperand(2).getImm()" data-ref="_M/im">im</a>(<var>2</var>)), <a class="local col0 ref" href="#30Outputs" title='Outputs' data-ref="30Outputs" data-ref-filename="30Outputs">Outputs</a>)</a>;</td></tr>
<tr><th id="597">597</th><td>    <b>case</b> <a class="enum" href="../../../../build/lib/Target/Hexagon/HexagonGenInstrInfo.inc.html#llvm::Hexagon::A2_aslh" title='llvm::Hexagon::A2_aslh' data-ref="llvm::Hexagon::A2_aslh" data-ref-filename="llvm..Hexagon..A2_aslh">A2_aslh</a>:</td></tr>
<tr><th id="598">598</th><td>      <b>return</b> <a class="local col6 ref" href="#36rr0" title='rr0' data-ref="36rr0" data-ref-filename="36rr0">rr0</a><a class="tu ref fn" href="#_ZZNK4llvm16HexagonEvaluator8evaluateERKNS_12MachineInstrERKSt3mapIjNS_10BitTracker12RegisterCellESt4lessIjESaISt4pairIKjS6_EEERSD_ENK3$_0clERKS6_SG_" title='llvm::HexagonEvaluator::evaluate(const llvm::MachineInstr &amp;, const llvm::HexagonEvaluator::CellMapType &amp;, llvm::HexagonEvaluator::CellMapType &amp;)::(anonymous class)::operator()' data-use='c' data-ref="_ZZNK4llvm16HexagonEvaluator8evaluateERKNS_12MachineInstrERKSt3mapIjNS_10BitTracker12RegisterCellESt4lessIjESaISt4pairIKjS6_EEERSD_ENK3$_0clERKS6_SG_" data-ref-filename="_ZZNK4llvm16HexagonEvaluator8evaluateERKNS_12MachineInstrERKSt3mapIjNS_10BitTracker12RegisterCellESt4lessIjESaISt4pairIKjS6_EEERSD_ENK3$_0clERKS6_SG_">(<a class="member fn" href="BitTracker.h.html#_ZNK4llvm10BitTracker16MachineEvaluator4eASLERKNS0_12RegisterCellEt" title='llvm::BitTracker::MachineEvaluator::eASL' data-ref="_ZNK4llvm10BitTracker16MachineEvaluator4eASLERKNS0_12RegisterCellEt" data-ref-filename="_ZNK4llvm10BitTracker16MachineEvaluator4eASLERKNS0_12RegisterCellEt">eASL</a>(<a class="macro" href="#250" title="RegisterCell::ref(getCell(Reg[1], Inputs))" data-ref="_M/rc">rc</a>(<var>1</var>), <var>16</var>), <a class="local col0 ref" href="#30Outputs" title='Outputs' data-ref="30Outputs" data-ref-filename="30Outputs">Outputs</a>)</a>;</td></tr>
<tr><th id="599">599</th><td>    <b>case</b> <a class="enum" href="../../../../build/lib/Target/Hexagon/HexagonGenInstrInfo.inc.html#llvm::Hexagon::S2_asl_i_r_acc" title='llvm::Hexagon::S2_asl_i_r_acc' data-ref="llvm::Hexagon::S2_asl_i_r_acc" data-ref-filename="llvm..Hexagon..S2_asl_i_r_acc">S2_asl_i_r_acc</a>:</td></tr>
<tr><th id="600">600</th><td>    <b>case</b> <a class="enum" href="../../../../build/lib/Target/Hexagon/HexagonGenInstrInfo.inc.html#llvm::Hexagon::S2_asl_i_p_acc" title='llvm::Hexagon::S2_asl_i_p_acc' data-ref="llvm::Hexagon::S2_asl_i_p_acc" data-ref-filename="llvm..Hexagon..S2_asl_i_p_acc">S2_asl_i_p_acc</a>:</td></tr>
<tr><th id="601">601</th><td>      <b>return</b> <a class="local col6 ref" href="#36rr0" title='rr0' data-ref="36rr0" data-ref-filename="36rr0">rr0</a><a class="tu ref fn" href="#_ZZNK4llvm16HexagonEvaluator8evaluateERKNS_12MachineInstrERKSt3mapIjNS_10BitTracker12RegisterCellESt4lessIjESaISt4pairIKjS6_EEERSD_ENK3$_0clERKS6_SG_" title='llvm::HexagonEvaluator::evaluate(const llvm::MachineInstr &amp;, const llvm::HexagonEvaluator::CellMapType &amp;, llvm::HexagonEvaluator::CellMapType &amp;)::(anonymous class)::operator()' data-use='c' data-ref="_ZZNK4llvm16HexagonEvaluator8evaluateERKNS_12MachineInstrERKSt3mapIjNS_10BitTracker12RegisterCellESt4lessIjESaISt4pairIKjS6_EEERSD_ENK3$_0clERKS6_SG_" data-ref-filename="_ZZNK4llvm16HexagonEvaluator8evaluateERKNS_12MachineInstrERKSt3mapIjNS_10BitTracker12RegisterCellESt4lessIjESaISt4pairIKjS6_EEERSD_ENK3$_0clERKS6_SG_">(<a class="member fn" href="BitTracker.h.html#_ZNK4llvm10BitTracker16MachineEvaluator4eADDERKNS0_12RegisterCellES4_" title='llvm::BitTracker::MachineEvaluator::eADD' data-ref="_ZNK4llvm10BitTracker16MachineEvaluator4eADDERKNS0_12RegisterCellES4_" data-ref-filename="_ZNK4llvm10BitTracker16MachineEvaluator4eADDERKNS0_12RegisterCellES4_">eADD</a>(<a class="macro" href="#250" title="RegisterCell::ref(getCell(Reg[1], Inputs))" data-ref="_M/rc">rc</a>(<var>1</var>), <a class="member fn" href="BitTracker.h.html#_ZNK4llvm10BitTracker16MachineEvaluator4eASLERKNS0_12RegisterCellEt" title='llvm::BitTracker::MachineEvaluator::eASL' data-ref="_ZNK4llvm10BitTracker16MachineEvaluator4eASLERKNS0_12RegisterCellEt" data-ref-filename="_ZNK4llvm10BitTracker16MachineEvaluator4eASLERKNS0_12RegisterCellEt">eASL</a>(<a class="macro" href="#250" title="RegisterCell::ref(getCell(Reg[2], Inputs))" data-ref="_M/rc">rc</a>(<var>2</var>), <a class="macro" href="#251" title="MI.getOperand(3).getImm()" data-ref="_M/im">im</a>(<var>3</var>))), <a class="local col0 ref" href="#30Outputs" title='Outputs' data-ref="30Outputs" data-ref-filename="30Outputs">Outputs</a>)</a>;</td></tr>
<tr><th id="602">602</th><td>    <b>case</b> <a class="enum" href="../../../../build/lib/Target/Hexagon/HexagonGenInstrInfo.inc.html#llvm::Hexagon::S2_asl_i_r_nac" title='llvm::Hexagon::S2_asl_i_r_nac' data-ref="llvm::Hexagon::S2_asl_i_r_nac" data-ref-filename="llvm..Hexagon..S2_asl_i_r_nac">S2_asl_i_r_nac</a>:</td></tr>
<tr><th id="603">603</th><td>    <b>case</b> <a class="enum" href="../../../../build/lib/Target/Hexagon/HexagonGenInstrInfo.inc.html#llvm::Hexagon::S2_asl_i_p_nac" title='llvm::Hexagon::S2_asl_i_p_nac' data-ref="llvm::Hexagon::S2_asl_i_p_nac" data-ref-filename="llvm..Hexagon..S2_asl_i_p_nac">S2_asl_i_p_nac</a>:</td></tr>
<tr><th id="604">604</th><td>      <b>return</b> <a class="local col6 ref" href="#36rr0" title='rr0' data-ref="36rr0" data-ref-filename="36rr0">rr0</a><a class="tu ref fn" href="#_ZZNK4llvm16HexagonEvaluator8evaluateERKNS_12MachineInstrERKSt3mapIjNS_10BitTracker12RegisterCellESt4lessIjESaISt4pairIKjS6_EEERSD_ENK3$_0clERKS6_SG_" title='llvm::HexagonEvaluator::evaluate(const llvm::MachineInstr &amp;, const llvm::HexagonEvaluator::CellMapType &amp;, llvm::HexagonEvaluator::CellMapType &amp;)::(anonymous class)::operator()' data-use='c' data-ref="_ZZNK4llvm16HexagonEvaluator8evaluateERKNS_12MachineInstrERKSt3mapIjNS_10BitTracker12RegisterCellESt4lessIjESaISt4pairIKjS6_EEERSD_ENK3$_0clERKS6_SG_" data-ref-filename="_ZZNK4llvm16HexagonEvaluator8evaluateERKNS_12MachineInstrERKSt3mapIjNS_10BitTracker12RegisterCellESt4lessIjESaISt4pairIKjS6_EEERSD_ENK3$_0clERKS6_SG_">(<a class="member fn" href="BitTracker.h.html#_ZNK4llvm10BitTracker16MachineEvaluator4eSUBERKNS0_12RegisterCellES4_" title='llvm::BitTracker::MachineEvaluator::eSUB' data-ref="_ZNK4llvm10BitTracker16MachineEvaluator4eSUBERKNS0_12RegisterCellES4_" data-ref-filename="_ZNK4llvm10BitTracker16MachineEvaluator4eSUBERKNS0_12RegisterCellES4_">eSUB</a>(<a class="macro" href="#250" title="RegisterCell::ref(getCell(Reg[1], Inputs))" data-ref="_M/rc">rc</a>(<var>1</var>), <a class="member fn" href="BitTracker.h.html#_ZNK4llvm10BitTracker16MachineEvaluator4eASLERKNS0_12RegisterCellEt" title='llvm::BitTracker::MachineEvaluator::eASL' data-ref="_ZNK4llvm10BitTracker16MachineEvaluator4eASLERKNS0_12RegisterCellEt" data-ref-filename="_ZNK4llvm10BitTracker16MachineEvaluator4eASLERKNS0_12RegisterCellEt">eASL</a>(<a class="macro" href="#250" title="RegisterCell::ref(getCell(Reg[2], Inputs))" data-ref="_M/rc">rc</a>(<var>2</var>), <a class="macro" href="#251" title="MI.getOperand(3).getImm()" data-ref="_M/im">im</a>(<var>3</var>))), <a class="local col0 ref" href="#30Outputs" title='Outputs' data-ref="30Outputs" data-ref-filename="30Outputs">Outputs</a>)</a>;</td></tr>
<tr><th id="605">605</th><td>    <b>case</b> <a class="enum" href="../../../../build/lib/Target/Hexagon/HexagonGenInstrInfo.inc.html#llvm::Hexagon::S2_asl_i_r_and" title='llvm::Hexagon::S2_asl_i_r_and' data-ref="llvm::Hexagon::S2_asl_i_r_and" data-ref-filename="llvm..Hexagon..S2_asl_i_r_and">S2_asl_i_r_and</a>:</td></tr>
<tr><th id="606">606</th><td>    <b>case</b> <a class="enum" href="../../../../build/lib/Target/Hexagon/HexagonGenInstrInfo.inc.html#llvm::Hexagon::S2_asl_i_p_and" title='llvm::Hexagon::S2_asl_i_p_and' data-ref="llvm::Hexagon::S2_asl_i_p_and" data-ref-filename="llvm..Hexagon..S2_asl_i_p_and">S2_asl_i_p_and</a>:</td></tr>
<tr><th id="607">607</th><td>      <b>return</b> <a class="local col6 ref" href="#36rr0" title='rr0' data-ref="36rr0" data-ref-filename="36rr0">rr0</a><a class="tu ref fn" href="#_ZZNK4llvm16HexagonEvaluator8evaluateERKNS_12MachineInstrERKSt3mapIjNS_10BitTracker12RegisterCellESt4lessIjESaISt4pairIKjS6_EEERSD_ENK3$_0clERKS6_SG_" title='llvm::HexagonEvaluator::evaluate(const llvm::MachineInstr &amp;, const llvm::HexagonEvaluator::CellMapType &amp;, llvm::HexagonEvaluator::CellMapType &amp;)::(anonymous class)::operator()' data-use='c' data-ref="_ZZNK4llvm16HexagonEvaluator8evaluateERKNS_12MachineInstrERKSt3mapIjNS_10BitTracker12RegisterCellESt4lessIjESaISt4pairIKjS6_EEERSD_ENK3$_0clERKS6_SG_" data-ref-filename="_ZZNK4llvm16HexagonEvaluator8evaluateERKNS_12MachineInstrERKSt3mapIjNS_10BitTracker12RegisterCellESt4lessIjESaISt4pairIKjS6_EEERSD_ENK3$_0clERKS6_SG_">(<a class="member fn" href="BitTracker.h.html#_ZNK4llvm10BitTracker16MachineEvaluator4eANDERKNS0_12RegisterCellES4_" title='llvm::BitTracker::MachineEvaluator::eAND' data-ref="_ZNK4llvm10BitTracker16MachineEvaluator4eANDERKNS0_12RegisterCellES4_" data-ref-filename="_ZNK4llvm10BitTracker16MachineEvaluator4eANDERKNS0_12RegisterCellES4_">eAND</a>(<a class="macro" href="#250" title="RegisterCell::ref(getCell(Reg[1], Inputs))" data-ref="_M/rc">rc</a>(<var>1</var>), <a class="member fn" href="BitTracker.h.html#_ZNK4llvm10BitTracker16MachineEvaluator4eASLERKNS0_12RegisterCellEt" title='llvm::BitTracker::MachineEvaluator::eASL' data-ref="_ZNK4llvm10BitTracker16MachineEvaluator4eASLERKNS0_12RegisterCellEt" data-ref-filename="_ZNK4llvm10BitTracker16MachineEvaluator4eASLERKNS0_12RegisterCellEt">eASL</a>(<a class="macro" href="#250" title="RegisterCell::ref(getCell(Reg[2], Inputs))" data-ref="_M/rc">rc</a>(<var>2</var>), <a class="macro" href="#251" title="MI.getOperand(3).getImm()" data-ref="_M/im">im</a>(<var>3</var>))), <a class="local col0 ref" href="#30Outputs" title='Outputs' data-ref="30Outputs" data-ref-filename="30Outputs">Outputs</a>)</a>;</td></tr>
<tr><th id="608">608</th><td>    <b>case</b> <a class="enum" href="../../../../build/lib/Target/Hexagon/HexagonGenInstrInfo.inc.html#llvm::Hexagon::S2_asl_i_r_or" title='llvm::Hexagon::S2_asl_i_r_or' data-ref="llvm::Hexagon::S2_asl_i_r_or" data-ref-filename="llvm..Hexagon..S2_asl_i_r_or">S2_asl_i_r_or</a>:</td></tr>
<tr><th id="609">609</th><td>    <b>case</b> <a class="enum" href="../../../../build/lib/Target/Hexagon/HexagonGenInstrInfo.inc.html#llvm::Hexagon::S2_asl_i_p_or" title='llvm::Hexagon::S2_asl_i_p_or' data-ref="llvm::Hexagon::S2_asl_i_p_or" data-ref-filename="llvm..Hexagon..S2_asl_i_p_or">S2_asl_i_p_or</a>:</td></tr>
<tr><th id="610">610</th><td>      <b>return</b> <a class="local col6 ref" href="#36rr0" title='rr0' data-ref="36rr0" data-ref-filename="36rr0">rr0</a><a class="tu ref fn" href="#_ZZNK4llvm16HexagonEvaluator8evaluateERKNS_12MachineInstrERKSt3mapIjNS_10BitTracker12RegisterCellESt4lessIjESaISt4pairIKjS6_EEERSD_ENK3$_0clERKS6_SG_" title='llvm::HexagonEvaluator::evaluate(const llvm::MachineInstr &amp;, const llvm::HexagonEvaluator::CellMapType &amp;, llvm::HexagonEvaluator::CellMapType &amp;)::(anonymous class)::operator()' data-use='c' data-ref="_ZZNK4llvm16HexagonEvaluator8evaluateERKNS_12MachineInstrERKSt3mapIjNS_10BitTracker12RegisterCellESt4lessIjESaISt4pairIKjS6_EEERSD_ENK3$_0clERKS6_SG_" data-ref-filename="_ZZNK4llvm16HexagonEvaluator8evaluateERKNS_12MachineInstrERKSt3mapIjNS_10BitTracker12RegisterCellESt4lessIjESaISt4pairIKjS6_EEERSD_ENK3$_0clERKS6_SG_">(<a class="member fn" href="BitTracker.h.html#_ZNK4llvm10BitTracker16MachineEvaluator4eORLERKNS0_12RegisterCellES4_" title='llvm::BitTracker::MachineEvaluator::eORL' data-ref="_ZNK4llvm10BitTracker16MachineEvaluator4eORLERKNS0_12RegisterCellES4_" data-ref-filename="_ZNK4llvm10BitTracker16MachineEvaluator4eORLERKNS0_12RegisterCellES4_">eORL</a>(<a class="macro" href="#250" title="RegisterCell::ref(getCell(Reg[1], Inputs))" data-ref="_M/rc">rc</a>(<var>1</var>), <a class="member fn" href="BitTracker.h.html#_ZNK4llvm10BitTracker16MachineEvaluator4eASLERKNS0_12RegisterCellEt" title='llvm::BitTracker::MachineEvaluator::eASL' data-ref="_ZNK4llvm10BitTracker16MachineEvaluator4eASLERKNS0_12RegisterCellEt" data-ref-filename="_ZNK4llvm10BitTracker16MachineEvaluator4eASLERKNS0_12RegisterCellEt">eASL</a>(<a class="macro" href="#250" title="RegisterCell::ref(getCell(Reg[2], Inputs))" data-ref="_M/rc">rc</a>(<var>2</var>), <a class="macro" href="#251" title="MI.getOperand(3).getImm()" data-ref="_M/im">im</a>(<var>3</var>))), <a class="local col0 ref" href="#30Outputs" title='Outputs' data-ref="30Outputs" data-ref-filename="30Outputs">Outputs</a>)</a>;</td></tr>
<tr><th id="611">611</th><td>    <b>case</b> <a class="enum" href="../../../../build/lib/Target/Hexagon/HexagonGenInstrInfo.inc.html#llvm::Hexagon::S2_asl_i_r_xacc" title='llvm::Hexagon::S2_asl_i_r_xacc' data-ref="llvm::Hexagon::S2_asl_i_r_xacc" data-ref-filename="llvm..Hexagon..S2_asl_i_r_xacc">S2_asl_i_r_xacc</a>:</td></tr>
<tr><th id="612">612</th><td>    <b>case</b> <a class="enum" href="../../../../build/lib/Target/Hexagon/HexagonGenInstrInfo.inc.html#llvm::Hexagon::S2_asl_i_p_xacc" title='llvm::Hexagon::S2_asl_i_p_xacc' data-ref="llvm::Hexagon::S2_asl_i_p_xacc" data-ref-filename="llvm..Hexagon..S2_asl_i_p_xacc">S2_asl_i_p_xacc</a>:</td></tr>
<tr><th id="613">613</th><td>      <b>return</b> <a class="local col6 ref" href="#36rr0" title='rr0' data-ref="36rr0" data-ref-filename="36rr0">rr0</a><a class="tu ref fn" href="#_ZZNK4llvm16HexagonEvaluator8evaluateERKNS_12MachineInstrERKSt3mapIjNS_10BitTracker12RegisterCellESt4lessIjESaISt4pairIKjS6_EEERSD_ENK3$_0clERKS6_SG_" title='llvm::HexagonEvaluator::evaluate(const llvm::MachineInstr &amp;, const llvm::HexagonEvaluator::CellMapType &amp;, llvm::HexagonEvaluator::CellMapType &amp;)::(anonymous class)::operator()' data-use='c' data-ref="_ZZNK4llvm16HexagonEvaluator8evaluateERKNS_12MachineInstrERKSt3mapIjNS_10BitTracker12RegisterCellESt4lessIjESaISt4pairIKjS6_EEERSD_ENK3$_0clERKS6_SG_" data-ref-filename="_ZZNK4llvm16HexagonEvaluator8evaluateERKNS_12MachineInstrERKSt3mapIjNS_10BitTracker12RegisterCellESt4lessIjESaISt4pairIKjS6_EEERSD_ENK3$_0clERKS6_SG_">(<a class="member fn" href="BitTracker.h.html#_ZNK4llvm10BitTracker16MachineEvaluator4eXORERKNS0_12RegisterCellES4_" title='llvm::BitTracker::MachineEvaluator::eXOR' data-ref="_ZNK4llvm10BitTracker16MachineEvaluator4eXORERKNS0_12RegisterCellES4_" data-ref-filename="_ZNK4llvm10BitTracker16MachineEvaluator4eXORERKNS0_12RegisterCellES4_">eXOR</a>(<a class="macro" href="#250" title="RegisterCell::ref(getCell(Reg[1], Inputs))" data-ref="_M/rc">rc</a>(<var>1</var>), <a class="member fn" href="BitTracker.h.html#_ZNK4llvm10BitTracker16MachineEvaluator4eASLERKNS0_12RegisterCellEt" title='llvm::BitTracker::MachineEvaluator::eASL' data-ref="_ZNK4llvm10BitTracker16MachineEvaluator4eASLERKNS0_12RegisterCellEt" data-ref-filename="_ZNK4llvm10BitTracker16MachineEvaluator4eASLERKNS0_12RegisterCellEt">eASL</a>(<a class="macro" href="#250" title="RegisterCell::ref(getCell(Reg[2], Inputs))" data-ref="_M/rc">rc</a>(<var>2</var>), <a class="macro" href="#251" title="MI.getOperand(3).getImm()" data-ref="_M/im">im</a>(<var>3</var>))), <a class="local col0 ref" href="#30Outputs" title='Outputs' data-ref="30Outputs" data-ref-filename="30Outputs">Outputs</a>)</a>;</td></tr>
<tr><th id="614">614</th><td>    <b>case</b> <a class="enum" href="../../../../build/lib/Target/Hexagon/HexagonGenInstrInfo.inc.html#llvm::Hexagon::S2_asl_i_vh" title='llvm::Hexagon::S2_asl_i_vh' data-ref="llvm::Hexagon::S2_asl_i_vh" data-ref-filename="llvm..Hexagon..S2_asl_i_vh">S2_asl_i_vh</a>:</td></tr>
<tr><th id="615">615</th><td>    <b>case</b> <a class="enum" href="../../../../build/lib/Target/Hexagon/HexagonGenInstrInfo.inc.html#llvm::Hexagon::S2_asl_i_vw" title='llvm::Hexagon::S2_asl_i_vw' data-ref="llvm::Hexagon::S2_asl_i_vw" data-ref-filename="llvm..Hexagon..S2_asl_i_vw">S2_asl_i_vw</a>:</td></tr>
<tr><th id="616">616</th><td>      <i>// TODO</i></td></tr>
<tr><th id="617">617</th><td>      <b>break</b>;</td></tr>
<tr><th id="618">618</th><td></td></tr>
<tr><th id="619">619</th><td>    <b>case</b> <a class="enum" href="../../../../build/lib/Target/Hexagon/HexagonGenInstrInfo.inc.html#llvm::Hexagon::S2_asr_i_r" title='llvm::Hexagon::S2_asr_i_r' data-ref="llvm::Hexagon::S2_asr_i_r" data-ref-filename="llvm..Hexagon..S2_asr_i_r">S2_asr_i_r</a>:</td></tr>
<tr><th id="620">620</th><td>    <b>case</b> <a class="enum" href="../../../../build/lib/Target/Hexagon/HexagonGenInstrInfo.inc.html#llvm::Hexagon::S2_asr_i_p" title='llvm::Hexagon::S2_asr_i_p' data-ref="llvm::Hexagon::S2_asr_i_p" data-ref-filename="llvm..Hexagon..S2_asr_i_p">S2_asr_i_p</a>:</td></tr>
<tr><th id="621">621</th><td>      <b>return</b> <a class="local col6 ref" href="#36rr0" title='rr0' data-ref="36rr0" data-ref-filename="36rr0">rr0</a><a class="tu ref fn" href="#_ZZNK4llvm16HexagonEvaluator8evaluateERKNS_12MachineInstrERKSt3mapIjNS_10BitTracker12RegisterCellESt4lessIjESaISt4pairIKjS6_EEERSD_ENK3$_0clERKS6_SG_" title='llvm::HexagonEvaluator::evaluate(const llvm::MachineInstr &amp;, const llvm::HexagonEvaluator::CellMapType &amp;, llvm::HexagonEvaluator::CellMapType &amp;)::(anonymous class)::operator()' data-use='c' data-ref="_ZZNK4llvm16HexagonEvaluator8evaluateERKNS_12MachineInstrERKSt3mapIjNS_10BitTracker12RegisterCellESt4lessIjESaISt4pairIKjS6_EEERSD_ENK3$_0clERKS6_SG_" data-ref-filename="_ZZNK4llvm16HexagonEvaluator8evaluateERKNS_12MachineInstrERKSt3mapIjNS_10BitTracker12RegisterCellESt4lessIjESaISt4pairIKjS6_EEERSD_ENK3$_0clERKS6_SG_">(<a class="member fn" href="BitTracker.h.html#_ZNK4llvm10BitTracker16MachineEvaluator4eASRERKNS0_12RegisterCellEt" title='llvm::BitTracker::MachineEvaluator::eASR' data-ref="_ZNK4llvm10BitTracker16MachineEvaluator4eASRERKNS0_12RegisterCellEt" data-ref-filename="_ZNK4llvm10BitTracker16MachineEvaluator4eASRERKNS0_12RegisterCellEt">eASR</a>(<a class="macro" href="#250" title="RegisterCell::ref(getCell(Reg[1], Inputs))" data-ref="_M/rc">rc</a>(<var>1</var>), <a class="macro" href="#251" title="MI.getOperand(2).getImm()" data-ref="_M/im">im</a>(<var>2</var>)), <a class="local col0 ref" href="#30Outputs" title='Outputs' data-ref="30Outputs" data-ref-filename="30Outputs">Outputs</a>)</a>;</td></tr>
<tr><th id="622">622</th><td>    <b>case</b> <a class="enum" href="../../../../build/lib/Target/Hexagon/HexagonGenInstrInfo.inc.html#llvm::Hexagon::A2_asrh" title='llvm::Hexagon::A2_asrh' data-ref="llvm::Hexagon::A2_asrh" data-ref-filename="llvm..Hexagon..A2_asrh">A2_asrh</a>:</td></tr>
<tr><th id="623">623</th><td>      <b>return</b> <a class="local col6 ref" href="#36rr0" title='rr0' data-ref="36rr0" data-ref-filename="36rr0">rr0</a><a class="tu ref fn" href="#_ZZNK4llvm16HexagonEvaluator8evaluateERKNS_12MachineInstrERKSt3mapIjNS_10BitTracker12RegisterCellESt4lessIjESaISt4pairIKjS6_EEERSD_ENK3$_0clERKS6_SG_" title='llvm::HexagonEvaluator::evaluate(const llvm::MachineInstr &amp;, const llvm::HexagonEvaluator::CellMapType &amp;, llvm::HexagonEvaluator::CellMapType &amp;)::(anonymous class)::operator()' data-use='c' data-ref="_ZZNK4llvm16HexagonEvaluator8evaluateERKNS_12MachineInstrERKSt3mapIjNS_10BitTracker12RegisterCellESt4lessIjESaISt4pairIKjS6_EEERSD_ENK3$_0clERKS6_SG_" data-ref-filename="_ZZNK4llvm16HexagonEvaluator8evaluateERKNS_12MachineInstrERKSt3mapIjNS_10BitTracker12RegisterCellESt4lessIjESaISt4pairIKjS6_EEERSD_ENK3$_0clERKS6_SG_">(<a class="member fn" href="BitTracker.h.html#_ZNK4llvm10BitTracker16MachineEvaluator4eASRERKNS0_12RegisterCellEt" title='llvm::BitTracker::MachineEvaluator::eASR' data-ref="_ZNK4llvm10BitTracker16MachineEvaluator4eASRERKNS0_12RegisterCellEt" data-ref-filename="_ZNK4llvm10BitTracker16MachineEvaluator4eASRERKNS0_12RegisterCellEt">eASR</a>(<a class="macro" href="#250" title="RegisterCell::ref(getCell(Reg[1], Inputs))" data-ref="_M/rc">rc</a>(<var>1</var>), <var>16</var>), <a class="local col0 ref" href="#30Outputs" title='Outputs' data-ref="30Outputs" data-ref-filename="30Outputs">Outputs</a>)</a>;</td></tr>
<tr><th id="624">624</th><td>    <b>case</b> <a class="enum" href="../../../../build/lib/Target/Hexagon/HexagonGenInstrInfo.inc.html#llvm::Hexagon::S2_asr_i_r_acc" title='llvm::Hexagon::S2_asr_i_r_acc' data-ref="llvm::Hexagon::S2_asr_i_r_acc" data-ref-filename="llvm..Hexagon..S2_asr_i_r_acc">S2_asr_i_r_acc</a>:</td></tr>
<tr><th id="625">625</th><td>    <b>case</b> <a class="enum" href="../../../../build/lib/Target/Hexagon/HexagonGenInstrInfo.inc.html#llvm::Hexagon::S2_asr_i_p_acc" title='llvm::Hexagon::S2_asr_i_p_acc' data-ref="llvm::Hexagon::S2_asr_i_p_acc" data-ref-filename="llvm..Hexagon..S2_asr_i_p_acc">S2_asr_i_p_acc</a>:</td></tr>
<tr><th id="626">626</th><td>      <b>return</b> <a class="local col6 ref" href="#36rr0" title='rr0' data-ref="36rr0" data-ref-filename="36rr0">rr0</a><a class="tu ref fn" href="#_ZZNK4llvm16HexagonEvaluator8evaluateERKNS_12MachineInstrERKSt3mapIjNS_10BitTracker12RegisterCellESt4lessIjESaISt4pairIKjS6_EEERSD_ENK3$_0clERKS6_SG_" title='llvm::HexagonEvaluator::evaluate(const llvm::MachineInstr &amp;, const llvm::HexagonEvaluator::CellMapType &amp;, llvm::HexagonEvaluator::CellMapType &amp;)::(anonymous class)::operator()' data-use='c' data-ref="_ZZNK4llvm16HexagonEvaluator8evaluateERKNS_12MachineInstrERKSt3mapIjNS_10BitTracker12RegisterCellESt4lessIjESaISt4pairIKjS6_EEERSD_ENK3$_0clERKS6_SG_" data-ref-filename="_ZZNK4llvm16HexagonEvaluator8evaluateERKNS_12MachineInstrERKSt3mapIjNS_10BitTracker12RegisterCellESt4lessIjESaISt4pairIKjS6_EEERSD_ENK3$_0clERKS6_SG_">(<a class="member fn" href="BitTracker.h.html#_ZNK4llvm10BitTracker16MachineEvaluator4eADDERKNS0_12RegisterCellES4_" title='llvm::BitTracker::MachineEvaluator::eADD' data-ref="_ZNK4llvm10BitTracker16MachineEvaluator4eADDERKNS0_12RegisterCellES4_" data-ref-filename="_ZNK4llvm10BitTracker16MachineEvaluator4eADDERKNS0_12RegisterCellES4_">eADD</a>(<a class="macro" href="#250" title="RegisterCell::ref(getCell(Reg[1], Inputs))" data-ref="_M/rc">rc</a>(<var>1</var>), <a class="member fn" href="BitTracker.h.html#_ZNK4llvm10BitTracker16MachineEvaluator4eASRERKNS0_12RegisterCellEt" title='llvm::BitTracker::MachineEvaluator::eASR' data-ref="_ZNK4llvm10BitTracker16MachineEvaluator4eASRERKNS0_12RegisterCellEt" data-ref-filename="_ZNK4llvm10BitTracker16MachineEvaluator4eASRERKNS0_12RegisterCellEt">eASR</a>(<a class="macro" href="#250" title="RegisterCell::ref(getCell(Reg[2], Inputs))" data-ref="_M/rc">rc</a>(<var>2</var>), <a class="macro" href="#251" title="MI.getOperand(3).getImm()" data-ref="_M/im">im</a>(<var>3</var>))), <a class="local col0 ref" href="#30Outputs" title='Outputs' data-ref="30Outputs" data-ref-filename="30Outputs">Outputs</a>)</a>;</td></tr>
<tr><th id="627">627</th><td>    <b>case</b> <a class="enum" href="../../../../build/lib/Target/Hexagon/HexagonGenInstrInfo.inc.html#llvm::Hexagon::S2_asr_i_r_nac" title='llvm::Hexagon::S2_asr_i_r_nac' data-ref="llvm::Hexagon::S2_asr_i_r_nac" data-ref-filename="llvm..Hexagon..S2_asr_i_r_nac">S2_asr_i_r_nac</a>:</td></tr>
<tr><th id="628">628</th><td>    <b>case</b> <a class="enum" href="../../../../build/lib/Target/Hexagon/HexagonGenInstrInfo.inc.html#llvm::Hexagon::S2_asr_i_p_nac" title='llvm::Hexagon::S2_asr_i_p_nac' data-ref="llvm::Hexagon::S2_asr_i_p_nac" data-ref-filename="llvm..Hexagon..S2_asr_i_p_nac">S2_asr_i_p_nac</a>:</td></tr>
<tr><th id="629">629</th><td>      <b>return</b> <a class="local col6 ref" href="#36rr0" title='rr0' data-ref="36rr0" data-ref-filename="36rr0">rr0</a><a class="tu ref fn" href="#_ZZNK4llvm16HexagonEvaluator8evaluateERKNS_12MachineInstrERKSt3mapIjNS_10BitTracker12RegisterCellESt4lessIjESaISt4pairIKjS6_EEERSD_ENK3$_0clERKS6_SG_" title='llvm::HexagonEvaluator::evaluate(const llvm::MachineInstr &amp;, const llvm::HexagonEvaluator::CellMapType &amp;, llvm::HexagonEvaluator::CellMapType &amp;)::(anonymous class)::operator()' data-use='c' data-ref="_ZZNK4llvm16HexagonEvaluator8evaluateERKNS_12MachineInstrERKSt3mapIjNS_10BitTracker12RegisterCellESt4lessIjESaISt4pairIKjS6_EEERSD_ENK3$_0clERKS6_SG_" data-ref-filename="_ZZNK4llvm16HexagonEvaluator8evaluateERKNS_12MachineInstrERKSt3mapIjNS_10BitTracker12RegisterCellESt4lessIjESaISt4pairIKjS6_EEERSD_ENK3$_0clERKS6_SG_">(<a class="member fn" href="BitTracker.h.html#_ZNK4llvm10BitTracker16MachineEvaluator4eSUBERKNS0_12RegisterCellES4_" title='llvm::BitTracker::MachineEvaluator::eSUB' data-ref="_ZNK4llvm10BitTracker16MachineEvaluator4eSUBERKNS0_12RegisterCellES4_" data-ref-filename="_ZNK4llvm10BitTracker16MachineEvaluator4eSUBERKNS0_12RegisterCellES4_">eSUB</a>(<a class="macro" href="#250" title="RegisterCell::ref(getCell(Reg[1], Inputs))" data-ref="_M/rc">rc</a>(<var>1</var>), <a class="member fn" href="BitTracker.h.html#_ZNK4llvm10BitTracker16MachineEvaluator4eASRERKNS0_12RegisterCellEt" title='llvm::BitTracker::MachineEvaluator::eASR' data-ref="_ZNK4llvm10BitTracker16MachineEvaluator4eASRERKNS0_12RegisterCellEt" data-ref-filename="_ZNK4llvm10BitTracker16MachineEvaluator4eASRERKNS0_12RegisterCellEt">eASR</a>(<a class="macro" href="#250" title="RegisterCell::ref(getCell(Reg[2], Inputs))" data-ref="_M/rc">rc</a>(<var>2</var>), <a class="macro" href="#251" title="MI.getOperand(3).getImm()" data-ref="_M/im">im</a>(<var>3</var>))), <a class="local col0 ref" href="#30Outputs" title='Outputs' data-ref="30Outputs" data-ref-filename="30Outputs">Outputs</a>)</a>;</td></tr>
<tr><th id="630">630</th><td>    <b>case</b> <a class="enum" href="../../../../build/lib/Target/Hexagon/HexagonGenInstrInfo.inc.html#llvm::Hexagon::S2_asr_i_r_and" title='llvm::Hexagon::S2_asr_i_r_and' data-ref="llvm::Hexagon::S2_asr_i_r_and" data-ref-filename="llvm..Hexagon..S2_asr_i_r_and">S2_asr_i_r_and</a>:</td></tr>
<tr><th id="631">631</th><td>    <b>case</b> <a class="enum" href="../../../../build/lib/Target/Hexagon/HexagonGenInstrInfo.inc.html#llvm::Hexagon::S2_asr_i_p_and" title='llvm::Hexagon::S2_asr_i_p_and' data-ref="llvm::Hexagon::S2_asr_i_p_and" data-ref-filename="llvm..Hexagon..S2_asr_i_p_and">S2_asr_i_p_and</a>:</td></tr>
<tr><th id="632">632</th><td>      <b>return</b> <a class="local col6 ref" href="#36rr0" title='rr0' data-ref="36rr0" data-ref-filename="36rr0">rr0</a><a class="tu ref fn" href="#_ZZNK4llvm16HexagonEvaluator8evaluateERKNS_12MachineInstrERKSt3mapIjNS_10BitTracker12RegisterCellESt4lessIjESaISt4pairIKjS6_EEERSD_ENK3$_0clERKS6_SG_" title='llvm::HexagonEvaluator::evaluate(const llvm::MachineInstr &amp;, const llvm::HexagonEvaluator::CellMapType &amp;, llvm::HexagonEvaluator::CellMapType &amp;)::(anonymous class)::operator()' data-use='c' data-ref="_ZZNK4llvm16HexagonEvaluator8evaluateERKNS_12MachineInstrERKSt3mapIjNS_10BitTracker12RegisterCellESt4lessIjESaISt4pairIKjS6_EEERSD_ENK3$_0clERKS6_SG_" data-ref-filename="_ZZNK4llvm16HexagonEvaluator8evaluateERKNS_12MachineInstrERKSt3mapIjNS_10BitTracker12RegisterCellESt4lessIjESaISt4pairIKjS6_EEERSD_ENK3$_0clERKS6_SG_">(<a class="member fn" href="BitTracker.h.html#_ZNK4llvm10BitTracker16MachineEvaluator4eANDERKNS0_12RegisterCellES4_" title='llvm::BitTracker::MachineEvaluator::eAND' data-ref="_ZNK4llvm10BitTracker16MachineEvaluator4eANDERKNS0_12RegisterCellES4_" data-ref-filename="_ZNK4llvm10BitTracker16MachineEvaluator4eANDERKNS0_12RegisterCellES4_">eAND</a>(<a class="macro" href="#250" title="RegisterCell::ref(getCell(Reg[1], Inputs))" data-ref="_M/rc">rc</a>(<var>1</var>), <a class="member fn" href="BitTracker.h.html#_ZNK4llvm10BitTracker16MachineEvaluator4eASRERKNS0_12RegisterCellEt" title='llvm::BitTracker::MachineEvaluator::eASR' data-ref="_ZNK4llvm10BitTracker16MachineEvaluator4eASRERKNS0_12RegisterCellEt" data-ref-filename="_ZNK4llvm10BitTracker16MachineEvaluator4eASRERKNS0_12RegisterCellEt">eASR</a>(<a class="macro" href="#250" title="RegisterCell::ref(getCell(Reg[2], Inputs))" data-ref="_M/rc">rc</a>(<var>2</var>), <a class="macro" href="#251" title="MI.getOperand(3).getImm()" data-ref="_M/im">im</a>(<var>3</var>))), <a class="local col0 ref" href="#30Outputs" title='Outputs' data-ref="30Outputs" data-ref-filename="30Outputs">Outputs</a>)</a>;</td></tr>
<tr><th id="633">633</th><td>    <b>case</b> <a class="enum" href="../../../../build/lib/Target/Hexagon/HexagonGenInstrInfo.inc.html#llvm::Hexagon::S2_asr_i_r_or" title='llvm::Hexagon::S2_asr_i_r_or' data-ref="llvm::Hexagon::S2_asr_i_r_or" data-ref-filename="llvm..Hexagon..S2_asr_i_r_or">S2_asr_i_r_or</a>:</td></tr>
<tr><th id="634">634</th><td>    <b>case</b> <a class="enum" href="../../../../build/lib/Target/Hexagon/HexagonGenInstrInfo.inc.html#llvm::Hexagon::S2_asr_i_p_or" title='llvm::Hexagon::S2_asr_i_p_or' data-ref="llvm::Hexagon::S2_asr_i_p_or" data-ref-filename="llvm..Hexagon..S2_asr_i_p_or">S2_asr_i_p_or</a>:</td></tr>
<tr><th id="635">635</th><td>      <b>return</b> <a class="local col6 ref" href="#36rr0" title='rr0' data-ref="36rr0" data-ref-filename="36rr0">rr0</a><a class="tu ref fn" href="#_ZZNK4llvm16HexagonEvaluator8evaluateERKNS_12MachineInstrERKSt3mapIjNS_10BitTracker12RegisterCellESt4lessIjESaISt4pairIKjS6_EEERSD_ENK3$_0clERKS6_SG_" title='llvm::HexagonEvaluator::evaluate(const llvm::MachineInstr &amp;, const llvm::HexagonEvaluator::CellMapType &amp;, llvm::HexagonEvaluator::CellMapType &amp;)::(anonymous class)::operator()' data-use='c' data-ref="_ZZNK4llvm16HexagonEvaluator8evaluateERKNS_12MachineInstrERKSt3mapIjNS_10BitTracker12RegisterCellESt4lessIjESaISt4pairIKjS6_EEERSD_ENK3$_0clERKS6_SG_" data-ref-filename="_ZZNK4llvm16HexagonEvaluator8evaluateERKNS_12MachineInstrERKSt3mapIjNS_10BitTracker12RegisterCellESt4lessIjESaISt4pairIKjS6_EEERSD_ENK3$_0clERKS6_SG_">(<a class="member fn" href="BitTracker.h.html#_ZNK4llvm10BitTracker16MachineEvaluator4eORLERKNS0_12RegisterCellES4_" title='llvm::BitTracker::MachineEvaluator::eORL' data-ref="_ZNK4llvm10BitTracker16MachineEvaluator4eORLERKNS0_12RegisterCellES4_" data-ref-filename="_ZNK4llvm10BitTracker16MachineEvaluator4eORLERKNS0_12RegisterCellES4_">eORL</a>(<a class="macro" href="#250" title="RegisterCell::ref(getCell(Reg[1], Inputs))" data-ref="_M/rc">rc</a>(<var>1</var>), <a class="member fn" href="BitTracker.h.html#_ZNK4llvm10BitTracker16MachineEvaluator4eASRERKNS0_12RegisterCellEt" title='llvm::BitTracker::MachineEvaluator::eASR' data-ref="_ZNK4llvm10BitTracker16MachineEvaluator4eASRERKNS0_12RegisterCellEt" data-ref-filename="_ZNK4llvm10BitTracker16MachineEvaluator4eASRERKNS0_12RegisterCellEt">eASR</a>(<a class="macro" href="#250" title="RegisterCell::ref(getCell(Reg[2], Inputs))" data-ref="_M/rc">rc</a>(<var>2</var>), <a class="macro" href="#251" title="MI.getOperand(3).getImm()" data-ref="_M/im">im</a>(<var>3</var>))), <a class="local col0 ref" href="#30Outputs" title='Outputs' data-ref="30Outputs" data-ref-filename="30Outputs">Outputs</a>)</a>;</td></tr>
<tr><th id="636">636</th><td>    <b>case</b> <a class="enum" href="../../../../build/lib/Target/Hexagon/HexagonGenInstrInfo.inc.html#llvm::Hexagon::S2_asr_i_r_rnd" title='llvm::Hexagon::S2_asr_i_r_rnd' data-ref="llvm::Hexagon::S2_asr_i_r_rnd" data-ref-filename="llvm..Hexagon..S2_asr_i_r_rnd">S2_asr_i_r_rnd</a>: {</td></tr>
<tr><th id="637">637</th><td>      <i>// The input is first sign-extended to 64 bits, then the output</i></td></tr>
<tr><th id="638">638</th><td><i>      // is truncated back to 32 bits.</i></td></tr>
<tr><th id="639">639</th><td>      <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(W0 == <var>32</var>);</td></tr>
<tr><th id="640">640</th><td>      <a class="typedef" href="HexagonBitTracker.h.html#llvm::HexagonEvaluator::RegisterCell" title='llvm::HexagonEvaluator::RegisterCell' data-type='BitTracker::RegisterCell' data-ref="llvm::HexagonEvaluator::RegisterCell" data-ref-filename="llvm..HexagonEvaluator..RegisterCell">RegisterCell</a> <dfn class="local col9 decl" id="119XC" title='XC' data-type='llvm::HexagonEvaluator::RegisterCell' data-ref="119XC" data-ref-filename="119XC">XC</dfn> = <a class="member fn" href="BitTracker.h.html#_ZNK4llvm10BitTracker16MachineEvaluator4eSXTERKNS0_12RegisterCellEt" title='llvm::BitTracker::MachineEvaluator::eSXT' data-ref="_ZNK4llvm10BitTracker16MachineEvaluator4eSXTERKNS0_12RegisterCellEt" data-ref-filename="_ZNK4llvm10BitTracker16MachineEvaluator4eSXTERKNS0_12RegisterCellEt">eSXT</a>(<a class="macro" href="#250" title="RegisterCell::ref(getCell(Reg[1], Inputs))" data-ref="_M/rc">rc</a>(<var>1</var>).<a class="ref fn" href="BitTracker.h.html#_ZN4llvm10BitTracker12RegisterCell3catERKS1_" title='llvm::BitTracker::RegisterCell::cat' data-ref="_ZN4llvm10BitTracker12RegisterCell3catERKS1_" data-ref-filename="_ZN4llvm10BitTracker12RegisterCell3catERKS1_">cat</a>(<a class="member fn" href="BitTracker.h.html#_ZNK4llvm10BitTracker16MachineEvaluator4eIMMElt" title='llvm::BitTracker::MachineEvaluator::eIMM' data-ref="_ZNK4llvm10BitTracker16MachineEvaluator4eIMMElt" data-ref-filename="_ZNK4llvm10BitTracker16MachineEvaluator4eIMMElt">eIMM</a>(<var>0</var>, <a class="local col1 ref" href="#61W0" title='W0' data-ref="61W0" data-ref-filename="61W0">W0</a>)), <a class="local col1 ref" href="#61W0" title='W0' data-ref="61W0" data-ref-filename="61W0">W0</a>);</td></tr>
<tr><th id="641">641</th><td>      <a class="typedef" href="HexagonBitTracker.h.html#llvm::HexagonEvaluator::RegisterCell" title='llvm::HexagonEvaluator::RegisterCell' data-type='BitTracker::RegisterCell' data-ref="llvm::HexagonEvaluator::RegisterCell" data-ref-filename="llvm..HexagonEvaluator..RegisterCell">RegisterCell</a> <dfn class="local col0 decl" id="120RC" title='RC' data-type='llvm::HexagonEvaluator::RegisterCell' data-ref="120RC" data-ref-filename="120RC">RC</dfn> = <a class="member fn" href="BitTracker.h.html#_ZNK4llvm10BitTracker16MachineEvaluator4eASRERKNS0_12RegisterCellEt" title='llvm::BitTracker::MachineEvaluator::eASR' data-ref="_ZNK4llvm10BitTracker16MachineEvaluator4eASRERKNS0_12RegisterCellEt" data-ref-filename="_ZNK4llvm10BitTracker16MachineEvaluator4eASRERKNS0_12RegisterCellEt">eASR</a>(<a class="member fn" href="BitTracker.h.html#_ZNK4llvm10BitTracker16MachineEvaluator4eADDERKNS0_12RegisterCellES4_" title='llvm::BitTracker::MachineEvaluator::eADD' data-ref="_ZNK4llvm10BitTracker16MachineEvaluator4eADDERKNS0_12RegisterCellES4_" data-ref-filename="_ZNK4llvm10BitTracker16MachineEvaluator4eADDERKNS0_12RegisterCellES4_">eADD</a>(<a class="member fn" href="BitTracker.h.html#_ZNK4llvm10BitTracker16MachineEvaluator4eASRERKNS0_12RegisterCellEt" title='llvm::BitTracker::MachineEvaluator::eASR' data-ref="_ZNK4llvm10BitTracker16MachineEvaluator4eASRERKNS0_12RegisterCellEt" data-ref-filename="_ZNK4llvm10BitTracker16MachineEvaluator4eASRERKNS0_12RegisterCellEt">eASR</a>(<a class="local col9 ref" href="#119XC" title='XC' data-ref="119XC" data-ref-filename="119XC">XC</a>, <a class="macro" href="#251" title="MI.getOperand(2).getImm()" data-ref="_M/im">im</a>(<var>2</var>)), <a class="member fn" href="BitTracker.h.html#_ZNK4llvm10BitTracker16MachineEvaluator4eIMMElt" title='llvm::BitTracker::MachineEvaluator::eIMM' data-ref="_ZNK4llvm10BitTracker16MachineEvaluator4eIMMElt" data-ref-filename="_ZNK4llvm10BitTracker16MachineEvaluator4eIMMElt">eIMM</a>(<var>1</var>, <var>2</var>*<a class="local col1 ref" href="#61W0" title='W0' data-ref="61W0" data-ref-filename="61W0">W0</a>)), <var>1</var>);</td></tr>
<tr><th id="642">642</th><td>      <b>return</b> <a class="local col6 ref" href="#36rr0" title='rr0' data-ref="36rr0" data-ref-filename="36rr0">rr0</a><a class="tu ref fn" href="#_ZZNK4llvm16HexagonEvaluator8evaluateERKNS_12MachineInstrERKSt3mapIjNS_10BitTracker12RegisterCellESt4lessIjESaISt4pairIKjS6_EEERSD_ENK3$_0clERKS6_SG_" title='llvm::HexagonEvaluator::evaluate(const llvm::MachineInstr &amp;, const llvm::HexagonEvaluator::CellMapType &amp;, llvm::HexagonEvaluator::CellMapType &amp;)::(anonymous class)::operator()' data-use='c' data-ref="_ZZNK4llvm16HexagonEvaluator8evaluateERKNS_12MachineInstrERKSt3mapIjNS_10BitTracker12RegisterCellESt4lessIjESaISt4pairIKjS6_EEERSD_ENK3$_0clERKS6_SG_" data-ref-filename="_ZZNK4llvm16HexagonEvaluator8evaluateERKNS_12MachineInstrERKSt3mapIjNS_10BitTracker12RegisterCellESt4lessIjESaISt4pairIKjS6_EEERSD_ENK3$_0clERKS6_SG_">(<a class="member fn" href="BitTracker.h.html#_ZNK4llvm10BitTracker16MachineEvaluator4eXTRERKNS0_12RegisterCellEtt" title='llvm::BitTracker::MachineEvaluator::eXTR' data-ref="_ZNK4llvm10BitTracker16MachineEvaluator4eXTRERKNS0_12RegisterCellEtt" data-ref-filename="_ZNK4llvm10BitTracker16MachineEvaluator4eXTRERKNS0_12RegisterCellEtt">eXTR</a>(<a class="local col0 ref" href="#120RC" title='RC' data-ref="120RC" data-ref-filename="120RC">RC</a>, <var>0</var>, <a class="local col1 ref" href="#61W0" title='W0' data-ref="61W0" data-ref-filename="61W0">W0</a>), <a class="local col0 ref" href="#30Outputs" title='Outputs' data-ref="30Outputs" data-ref-filename="30Outputs">Outputs</a>)</a>;</td></tr>
<tr><th id="643">643</th><td>    }</td></tr>
<tr><th id="644">644</th><td>    <b>case</b> <a class="enum" href="../../../../build/lib/Target/Hexagon/HexagonGenInstrInfo.inc.html#llvm::Hexagon::S2_asr_i_r_rnd_goodsyntax" title='llvm::Hexagon::S2_asr_i_r_rnd_goodsyntax' data-ref="llvm::Hexagon::S2_asr_i_r_rnd_goodsyntax" data-ref-filename="llvm..Hexagon..S2_asr_i_r_rnd_goodsyntax">S2_asr_i_r_rnd_goodsyntax</a>: {</td></tr>
<tr><th id="645">645</th><td>      <a class="typedef" href="../../../../../include/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t" data-ref-filename="int64_t">int64_t</a> <dfn class="local col1 decl" id="121S" title='S' data-type='int64_t' data-ref="121S" data-ref-filename="121S">S</dfn> = <a class="macro" href="#251" title="MI.getOperand(2).getImm()" data-ref="_M/im">im</a>(<var>2</var>);</td></tr>
<tr><th id="646">646</th><td>      <b>if</b> (<a class="local col1 ref" href="#121S" title='S' data-ref="121S" data-ref-filename="121S">S</a> == <var>0</var>)</td></tr>
<tr><th id="647">647</th><td>        <b>return</b> <a class="local col6 ref" href="#36rr0" title='rr0' data-ref="36rr0" data-ref-filename="36rr0">rr0</a><a class="tu ref fn" href="#_ZZNK4llvm16HexagonEvaluator8evaluateERKNS_12MachineInstrERKSt3mapIjNS_10BitTracker12RegisterCellESt4lessIjESaISt4pairIKjS6_EEERSD_ENK3$_0clERKS6_SG_" title='llvm::HexagonEvaluator::evaluate(const llvm::MachineInstr &amp;, const llvm::HexagonEvaluator::CellMapType &amp;, llvm::HexagonEvaluator::CellMapType &amp;)::(anonymous class)::operator()' data-use='c' data-ref="_ZZNK4llvm16HexagonEvaluator8evaluateERKNS_12MachineInstrERKSt3mapIjNS_10BitTracker12RegisterCellESt4lessIjESaISt4pairIKjS6_EEERSD_ENK3$_0clERKS6_SG_" data-ref-filename="_ZZNK4llvm16HexagonEvaluator8evaluateERKNS_12MachineInstrERKSt3mapIjNS_10BitTracker12RegisterCellESt4lessIjESaISt4pairIKjS6_EEERSD_ENK3$_0clERKS6_SG_">(<a class="macro" href="#250" title="RegisterCell::ref(getCell(Reg[1], Inputs))" data-ref="_M/rc">rc</a>(<var>1</var>), <a class="local col0 ref" href="#30Outputs" title='Outputs' data-ref="30Outputs" data-ref-filename="30Outputs">Outputs</a>)</a>;</td></tr>
<tr><th id="648">648</th><td>      <i>// Result: S2_asr_i_r_rnd Rs, u5-1</i></td></tr>
<tr><th id="649">649</th><td>      <a class="typedef" href="HexagonBitTracker.h.html#llvm::HexagonEvaluator::RegisterCell" title='llvm::HexagonEvaluator::RegisterCell' data-type='BitTracker::RegisterCell' data-ref="llvm::HexagonEvaluator::RegisterCell" data-ref-filename="llvm..HexagonEvaluator..RegisterCell">RegisterCell</a> <dfn class="local col2 decl" id="122XC" title='XC' data-type='llvm::HexagonEvaluator::RegisterCell' data-ref="122XC" data-ref-filename="122XC">XC</dfn> = <a class="member fn" href="BitTracker.h.html#_ZNK4llvm10BitTracker16MachineEvaluator4eSXTERKNS0_12RegisterCellEt" title='llvm::BitTracker::MachineEvaluator::eSXT' data-ref="_ZNK4llvm10BitTracker16MachineEvaluator4eSXTERKNS0_12RegisterCellEt" data-ref-filename="_ZNK4llvm10BitTracker16MachineEvaluator4eSXTERKNS0_12RegisterCellEt">eSXT</a>(<a class="macro" href="#250" title="RegisterCell::ref(getCell(Reg[1], Inputs))" data-ref="_M/rc">rc</a>(<var>1</var>).<a class="ref fn" href="BitTracker.h.html#_ZN4llvm10BitTracker12RegisterCell3catERKS1_" title='llvm::BitTracker::RegisterCell::cat' data-ref="_ZN4llvm10BitTracker12RegisterCell3catERKS1_" data-ref-filename="_ZN4llvm10BitTracker12RegisterCell3catERKS1_">cat</a>(<a class="member fn" href="BitTracker.h.html#_ZNK4llvm10BitTracker16MachineEvaluator4eIMMElt" title='llvm::BitTracker::MachineEvaluator::eIMM' data-ref="_ZNK4llvm10BitTracker16MachineEvaluator4eIMMElt" data-ref-filename="_ZNK4llvm10BitTracker16MachineEvaluator4eIMMElt">eIMM</a>(<var>0</var>, <a class="local col1 ref" href="#61W0" title='W0' data-ref="61W0" data-ref-filename="61W0">W0</a>)), <a class="local col1 ref" href="#61W0" title='W0' data-ref="61W0" data-ref-filename="61W0">W0</a>);</td></tr>
<tr><th id="650">650</th><td>      <a class="typedef" href="HexagonBitTracker.h.html#llvm::HexagonEvaluator::RegisterCell" title='llvm::HexagonEvaluator::RegisterCell' data-type='BitTracker::RegisterCell' data-ref="llvm::HexagonEvaluator::RegisterCell" data-ref-filename="llvm..HexagonEvaluator..RegisterCell">RegisterCell</a> <dfn class="local col3 decl" id="123RC" title='RC' data-type='llvm::HexagonEvaluator::RegisterCell' data-ref="123RC" data-ref-filename="123RC">RC</dfn> = <a class="member fn" href="BitTracker.h.html#_ZNK4llvm10BitTracker16MachineEvaluator4eLSRERKNS0_12RegisterCellEt" title='llvm::BitTracker::MachineEvaluator::eLSR' data-ref="_ZNK4llvm10BitTracker16MachineEvaluator4eLSRERKNS0_12RegisterCellEt" data-ref-filename="_ZNK4llvm10BitTracker16MachineEvaluator4eLSRERKNS0_12RegisterCellEt">eLSR</a>(<a class="member fn" href="BitTracker.h.html#_ZNK4llvm10BitTracker16MachineEvaluator4eADDERKNS0_12RegisterCellES4_" title='llvm::BitTracker::MachineEvaluator::eADD' data-ref="_ZNK4llvm10BitTracker16MachineEvaluator4eADDERKNS0_12RegisterCellES4_" data-ref-filename="_ZNK4llvm10BitTracker16MachineEvaluator4eADDERKNS0_12RegisterCellES4_">eADD</a>(<a class="member fn" href="BitTracker.h.html#_ZNK4llvm10BitTracker16MachineEvaluator4eASRERKNS0_12RegisterCellEt" title='llvm::BitTracker::MachineEvaluator::eASR' data-ref="_ZNK4llvm10BitTracker16MachineEvaluator4eASRERKNS0_12RegisterCellEt" data-ref-filename="_ZNK4llvm10BitTracker16MachineEvaluator4eASRERKNS0_12RegisterCellEt">eASR</a>(<a class="local col2 ref" href="#122XC" title='XC' data-ref="122XC" data-ref-filename="122XC">XC</a>, <a class="local col1 ref" href="#121S" title='S' data-ref="121S" data-ref-filename="121S">S</a>-<var>1</var>), <a class="member fn" href="BitTracker.h.html#_ZNK4llvm10BitTracker16MachineEvaluator4eIMMElt" title='llvm::BitTracker::MachineEvaluator::eIMM' data-ref="_ZNK4llvm10BitTracker16MachineEvaluator4eIMMElt" data-ref-filename="_ZNK4llvm10BitTracker16MachineEvaluator4eIMMElt">eIMM</a>(<var>1</var>, <var>2</var>*<a class="local col1 ref" href="#61W0" title='W0' data-ref="61W0" data-ref-filename="61W0">W0</a>)), <var>1</var>);</td></tr>
<tr><th id="651">651</th><td>      <b>return</b> <a class="local col6 ref" href="#36rr0" title='rr0' data-ref="36rr0" data-ref-filename="36rr0">rr0</a><a class="tu ref fn" href="#_ZZNK4llvm16HexagonEvaluator8evaluateERKNS_12MachineInstrERKSt3mapIjNS_10BitTracker12RegisterCellESt4lessIjESaISt4pairIKjS6_EEERSD_ENK3$_0clERKS6_SG_" title='llvm::HexagonEvaluator::evaluate(const llvm::MachineInstr &amp;, const llvm::HexagonEvaluator::CellMapType &amp;, llvm::HexagonEvaluator::CellMapType &amp;)::(anonymous class)::operator()' data-use='c' data-ref="_ZZNK4llvm16HexagonEvaluator8evaluateERKNS_12MachineInstrERKSt3mapIjNS_10BitTracker12RegisterCellESt4lessIjESaISt4pairIKjS6_EEERSD_ENK3$_0clERKS6_SG_" data-ref-filename="_ZZNK4llvm16HexagonEvaluator8evaluateERKNS_12MachineInstrERKSt3mapIjNS_10BitTracker12RegisterCellESt4lessIjESaISt4pairIKjS6_EEERSD_ENK3$_0clERKS6_SG_">(<a class="member fn" href="BitTracker.h.html#_ZNK4llvm10BitTracker16MachineEvaluator4eXTRERKNS0_12RegisterCellEtt" title='llvm::BitTracker::MachineEvaluator::eXTR' data-ref="_ZNK4llvm10BitTracker16MachineEvaluator4eXTRERKNS0_12RegisterCellEtt" data-ref-filename="_ZNK4llvm10BitTracker16MachineEvaluator4eXTRERKNS0_12RegisterCellEtt">eXTR</a>(<a class="local col3 ref" href="#123RC" title='RC' data-ref="123RC" data-ref-filename="123RC">RC</a>, <var>0</var>, <a class="local col1 ref" href="#61W0" title='W0' data-ref="61W0" data-ref-filename="61W0">W0</a>), <a class="local col0 ref" href="#30Outputs" title='Outputs' data-ref="30Outputs" data-ref-filename="30Outputs">Outputs</a>)</a>;</td></tr>
<tr><th id="652">652</th><td>    }</td></tr>
<tr><th id="653">653</th><td>    <b>case</b> <a class="enum" href="../../../../build/lib/Target/Hexagon/HexagonGenInstrInfo.inc.html#llvm::Hexagon::S2_asr_r_vh" title='llvm::Hexagon::S2_asr_r_vh' data-ref="llvm::Hexagon::S2_asr_r_vh" data-ref-filename="llvm..Hexagon..S2_asr_r_vh">S2_asr_r_vh</a>:</td></tr>
<tr><th id="654">654</th><td>    <b>case</b> <a class="enum" href="../../../../build/lib/Target/Hexagon/HexagonGenInstrInfo.inc.html#llvm::Hexagon::S2_asr_i_vw" title='llvm::Hexagon::S2_asr_i_vw' data-ref="llvm::Hexagon::S2_asr_i_vw" data-ref-filename="llvm..Hexagon..S2_asr_i_vw">S2_asr_i_vw</a>:</td></tr>
<tr><th id="655">655</th><td>    <b>case</b> <a class="enum" href="../../../../build/lib/Target/Hexagon/HexagonGenInstrInfo.inc.html#llvm::Hexagon::S2_asr_i_svw_trun" title='llvm::Hexagon::S2_asr_i_svw_trun' data-ref="llvm::Hexagon::S2_asr_i_svw_trun" data-ref-filename="llvm..Hexagon..S2_asr_i_svw_trun">S2_asr_i_svw_trun</a>:</td></tr>
<tr><th id="656">656</th><td>      <i>// TODO</i></td></tr>
<tr><th id="657">657</th><td>      <b>break</b>;</td></tr>
<tr><th id="658">658</th><td></td></tr>
<tr><th id="659">659</th><td>    <b>case</b> <a class="enum" href="../../../../build/lib/Target/Hexagon/HexagonGenInstrInfo.inc.html#llvm::Hexagon::S2_lsr_i_r" title='llvm::Hexagon::S2_lsr_i_r' data-ref="llvm::Hexagon::S2_lsr_i_r" data-ref-filename="llvm..Hexagon..S2_lsr_i_r">S2_lsr_i_r</a>:</td></tr>
<tr><th id="660">660</th><td>    <b>case</b> <a class="enum" href="../../../../build/lib/Target/Hexagon/HexagonGenInstrInfo.inc.html#llvm::Hexagon::S2_lsr_i_p" title='llvm::Hexagon::S2_lsr_i_p' data-ref="llvm::Hexagon::S2_lsr_i_p" data-ref-filename="llvm..Hexagon..S2_lsr_i_p">S2_lsr_i_p</a>:</td></tr>
<tr><th id="661">661</th><td>      <b>return</b> <a class="local col6 ref" href="#36rr0" title='rr0' data-ref="36rr0" data-ref-filename="36rr0">rr0</a><a class="tu ref fn" href="#_ZZNK4llvm16HexagonEvaluator8evaluateERKNS_12MachineInstrERKSt3mapIjNS_10BitTracker12RegisterCellESt4lessIjESaISt4pairIKjS6_EEERSD_ENK3$_0clERKS6_SG_" title='llvm::HexagonEvaluator::evaluate(const llvm::MachineInstr &amp;, const llvm::HexagonEvaluator::CellMapType &amp;, llvm::HexagonEvaluator::CellMapType &amp;)::(anonymous class)::operator()' data-use='c' data-ref="_ZZNK4llvm16HexagonEvaluator8evaluateERKNS_12MachineInstrERKSt3mapIjNS_10BitTracker12RegisterCellESt4lessIjESaISt4pairIKjS6_EEERSD_ENK3$_0clERKS6_SG_" data-ref-filename="_ZZNK4llvm16HexagonEvaluator8evaluateERKNS_12MachineInstrERKSt3mapIjNS_10BitTracker12RegisterCellESt4lessIjESaISt4pairIKjS6_EEERSD_ENK3$_0clERKS6_SG_">(<a class="member fn" href="BitTracker.h.html#_ZNK4llvm10BitTracker16MachineEvaluator4eLSRERKNS0_12RegisterCellEt" title='llvm::BitTracker::MachineEvaluator::eLSR' data-ref="_ZNK4llvm10BitTracker16MachineEvaluator4eLSRERKNS0_12RegisterCellEt" data-ref-filename="_ZNK4llvm10BitTracker16MachineEvaluator4eLSRERKNS0_12RegisterCellEt">eLSR</a>(<a class="macro" href="#250" title="RegisterCell::ref(getCell(Reg[1], Inputs))" data-ref="_M/rc">rc</a>(<var>1</var>), <a class="macro" href="#251" title="MI.getOperand(2).getImm()" data-ref="_M/im">im</a>(<var>2</var>)), <a class="local col0 ref" href="#30Outputs" title='Outputs' data-ref="30Outputs" data-ref-filename="30Outputs">Outputs</a>)</a>;</td></tr>
<tr><th id="662">662</th><td>    <b>case</b> <a class="enum" href="../../../../build/lib/Target/Hexagon/HexagonGenInstrInfo.inc.html#llvm::Hexagon::S2_lsr_i_r_acc" title='llvm::Hexagon::S2_lsr_i_r_acc' data-ref="llvm::Hexagon::S2_lsr_i_r_acc" data-ref-filename="llvm..Hexagon..S2_lsr_i_r_acc">S2_lsr_i_r_acc</a>:</td></tr>
<tr><th id="663">663</th><td>    <b>case</b> <a class="enum" href="../../../../build/lib/Target/Hexagon/HexagonGenInstrInfo.inc.html#llvm::Hexagon::S2_lsr_i_p_acc" title='llvm::Hexagon::S2_lsr_i_p_acc' data-ref="llvm::Hexagon::S2_lsr_i_p_acc" data-ref-filename="llvm..Hexagon..S2_lsr_i_p_acc">S2_lsr_i_p_acc</a>:</td></tr>
<tr><th id="664">664</th><td>      <b>return</b> <a class="local col6 ref" href="#36rr0" title='rr0' data-ref="36rr0" data-ref-filename="36rr0">rr0</a><a class="tu ref fn" href="#_ZZNK4llvm16HexagonEvaluator8evaluateERKNS_12MachineInstrERKSt3mapIjNS_10BitTracker12RegisterCellESt4lessIjESaISt4pairIKjS6_EEERSD_ENK3$_0clERKS6_SG_" title='llvm::HexagonEvaluator::evaluate(const llvm::MachineInstr &amp;, const llvm::HexagonEvaluator::CellMapType &amp;, llvm::HexagonEvaluator::CellMapType &amp;)::(anonymous class)::operator()' data-use='c' data-ref="_ZZNK4llvm16HexagonEvaluator8evaluateERKNS_12MachineInstrERKSt3mapIjNS_10BitTracker12RegisterCellESt4lessIjESaISt4pairIKjS6_EEERSD_ENK3$_0clERKS6_SG_" data-ref-filename="_ZZNK4llvm16HexagonEvaluator8evaluateERKNS_12MachineInstrERKSt3mapIjNS_10BitTracker12RegisterCellESt4lessIjESaISt4pairIKjS6_EEERSD_ENK3$_0clERKS6_SG_">(<a class="member fn" href="BitTracker.h.html#_ZNK4llvm10BitTracker16MachineEvaluator4eADDERKNS0_12RegisterCellES4_" title='llvm::BitTracker::MachineEvaluator::eADD' data-ref="_ZNK4llvm10BitTracker16MachineEvaluator4eADDERKNS0_12RegisterCellES4_" data-ref-filename="_ZNK4llvm10BitTracker16MachineEvaluator4eADDERKNS0_12RegisterCellES4_">eADD</a>(<a class="macro" href="#250" title="RegisterCell::ref(getCell(Reg[1], Inputs))" data-ref="_M/rc">rc</a>(<var>1</var>), <a class="member fn" href="BitTracker.h.html#_ZNK4llvm10BitTracker16MachineEvaluator4eLSRERKNS0_12RegisterCellEt" title='llvm::BitTracker::MachineEvaluator::eLSR' data-ref="_ZNK4llvm10BitTracker16MachineEvaluator4eLSRERKNS0_12RegisterCellEt" data-ref-filename="_ZNK4llvm10BitTracker16MachineEvaluator4eLSRERKNS0_12RegisterCellEt">eLSR</a>(<a class="macro" href="#250" title="RegisterCell::ref(getCell(Reg[2], Inputs))" data-ref="_M/rc">rc</a>(<var>2</var>), <a class="macro" href="#251" title="MI.getOperand(3).getImm()" data-ref="_M/im">im</a>(<var>3</var>))), <a class="local col0 ref" href="#30Outputs" title='Outputs' data-ref="30Outputs" data-ref-filename="30Outputs">Outputs</a>)</a>;</td></tr>
<tr><th id="665">665</th><td>    <b>case</b> <a class="enum" href="../../../../build/lib/Target/Hexagon/HexagonGenInstrInfo.inc.html#llvm::Hexagon::S2_lsr_i_r_nac" title='llvm::Hexagon::S2_lsr_i_r_nac' data-ref="llvm::Hexagon::S2_lsr_i_r_nac" data-ref-filename="llvm..Hexagon..S2_lsr_i_r_nac">S2_lsr_i_r_nac</a>:</td></tr>
<tr><th id="666">666</th><td>    <b>case</b> <a class="enum" href="../../../../build/lib/Target/Hexagon/HexagonGenInstrInfo.inc.html#llvm::Hexagon::S2_lsr_i_p_nac" title='llvm::Hexagon::S2_lsr_i_p_nac' data-ref="llvm::Hexagon::S2_lsr_i_p_nac" data-ref-filename="llvm..Hexagon..S2_lsr_i_p_nac">S2_lsr_i_p_nac</a>:</td></tr>
<tr><th id="667">667</th><td>      <b>return</b> <a class="local col6 ref" href="#36rr0" title='rr0' data-ref="36rr0" data-ref-filename="36rr0">rr0</a><a class="tu ref fn" href="#_ZZNK4llvm16HexagonEvaluator8evaluateERKNS_12MachineInstrERKSt3mapIjNS_10BitTracker12RegisterCellESt4lessIjESaISt4pairIKjS6_EEERSD_ENK3$_0clERKS6_SG_" title='llvm::HexagonEvaluator::evaluate(const llvm::MachineInstr &amp;, const llvm::HexagonEvaluator::CellMapType &amp;, llvm::HexagonEvaluator::CellMapType &amp;)::(anonymous class)::operator()' data-use='c' data-ref="_ZZNK4llvm16HexagonEvaluator8evaluateERKNS_12MachineInstrERKSt3mapIjNS_10BitTracker12RegisterCellESt4lessIjESaISt4pairIKjS6_EEERSD_ENK3$_0clERKS6_SG_" data-ref-filename="_ZZNK4llvm16HexagonEvaluator8evaluateERKNS_12MachineInstrERKSt3mapIjNS_10BitTracker12RegisterCellESt4lessIjESaISt4pairIKjS6_EEERSD_ENK3$_0clERKS6_SG_">(<a class="member fn" href="BitTracker.h.html#_ZNK4llvm10BitTracker16MachineEvaluator4eSUBERKNS0_12RegisterCellES4_" title='llvm::BitTracker::MachineEvaluator::eSUB' data-ref="_ZNK4llvm10BitTracker16MachineEvaluator4eSUBERKNS0_12RegisterCellES4_" data-ref-filename="_ZNK4llvm10BitTracker16MachineEvaluator4eSUBERKNS0_12RegisterCellES4_">eSUB</a>(<a class="macro" href="#250" title="RegisterCell::ref(getCell(Reg[1], Inputs))" data-ref="_M/rc">rc</a>(<var>1</var>), <a class="member fn" href="BitTracker.h.html#_ZNK4llvm10BitTracker16MachineEvaluator4eLSRERKNS0_12RegisterCellEt" title='llvm::BitTracker::MachineEvaluator::eLSR' data-ref="_ZNK4llvm10BitTracker16MachineEvaluator4eLSRERKNS0_12RegisterCellEt" data-ref-filename="_ZNK4llvm10BitTracker16MachineEvaluator4eLSRERKNS0_12RegisterCellEt">eLSR</a>(<a class="macro" href="#250" title="RegisterCell::ref(getCell(Reg[2], Inputs))" data-ref="_M/rc">rc</a>(<var>2</var>), <a class="macro" href="#251" title="MI.getOperand(3).getImm()" data-ref="_M/im">im</a>(<var>3</var>))), <a class="local col0 ref" href="#30Outputs" title='Outputs' data-ref="30Outputs" data-ref-filename="30Outputs">Outputs</a>)</a>;</td></tr>
<tr><th id="668">668</th><td>    <b>case</b> <a class="enum" href="../../../../build/lib/Target/Hexagon/HexagonGenInstrInfo.inc.html#llvm::Hexagon::S2_lsr_i_r_and" title='llvm::Hexagon::S2_lsr_i_r_and' data-ref="llvm::Hexagon::S2_lsr_i_r_and" data-ref-filename="llvm..Hexagon..S2_lsr_i_r_and">S2_lsr_i_r_and</a>:</td></tr>
<tr><th id="669">669</th><td>    <b>case</b> <a class="enum" href="../../../../build/lib/Target/Hexagon/HexagonGenInstrInfo.inc.html#llvm::Hexagon::S2_lsr_i_p_and" title='llvm::Hexagon::S2_lsr_i_p_and' data-ref="llvm::Hexagon::S2_lsr_i_p_and" data-ref-filename="llvm..Hexagon..S2_lsr_i_p_and">S2_lsr_i_p_and</a>:</td></tr>
<tr><th id="670">670</th><td>      <b>return</b> <a class="local col6 ref" href="#36rr0" title='rr0' data-ref="36rr0" data-ref-filename="36rr0">rr0</a><a class="tu ref fn" href="#_ZZNK4llvm16HexagonEvaluator8evaluateERKNS_12MachineInstrERKSt3mapIjNS_10BitTracker12RegisterCellESt4lessIjESaISt4pairIKjS6_EEERSD_ENK3$_0clERKS6_SG_" title='llvm::HexagonEvaluator::evaluate(const llvm::MachineInstr &amp;, const llvm::HexagonEvaluator::CellMapType &amp;, llvm::HexagonEvaluator::CellMapType &amp;)::(anonymous class)::operator()' data-use='c' data-ref="_ZZNK4llvm16HexagonEvaluator8evaluateERKNS_12MachineInstrERKSt3mapIjNS_10BitTracker12RegisterCellESt4lessIjESaISt4pairIKjS6_EEERSD_ENK3$_0clERKS6_SG_" data-ref-filename="_ZZNK4llvm16HexagonEvaluator8evaluateERKNS_12MachineInstrERKSt3mapIjNS_10BitTracker12RegisterCellESt4lessIjESaISt4pairIKjS6_EEERSD_ENK3$_0clERKS6_SG_">(<a class="member fn" href="BitTracker.h.html#_ZNK4llvm10BitTracker16MachineEvaluator4eANDERKNS0_12RegisterCellES4_" title='llvm::BitTracker::MachineEvaluator::eAND' data-ref="_ZNK4llvm10BitTracker16MachineEvaluator4eANDERKNS0_12RegisterCellES4_" data-ref-filename="_ZNK4llvm10BitTracker16MachineEvaluator4eANDERKNS0_12RegisterCellES4_">eAND</a>(<a class="macro" href="#250" title="RegisterCell::ref(getCell(Reg[1], Inputs))" data-ref="_M/rc">rc</a>(<var>1</var>), <a class="member fn" href="BitTracker.h.html#_ZNK4llvm10BitTracker16MachineEvaluator4eLSRERKNS0_12RegisterCellEt" title='llvm::BitTracker::MachineEvaluator::eLSR' data-ref="_ZNK4llvm10BitTracker16MachineEvaluator4eLSRERKNS0_12RegisterCellEt" data-ref-filename="_ZNK4llvm10BitTracker16MachineEvaluator4eLSRERKNS0_12RegisterCellEt">eLSR</a>(<a class="macro" href="#250" title="RegisterCell::ref(getCell(Reg[2], Inputs))" data-ref="_M/rc">rc</a>(<var>2</var>), <a class="macro" href="#251" title="MI.getOperand(3).getImm()" data-ref="_M/im">im</a>(<var>3</var>))), <a class="local col0 ref" href="#30Outputs" title='Outputs' data-ref="30Outputs" data-ref-filename="30Outputs">Outputs</a>)</a>;</td></tr>
<tr><th id="671">671</th><td>    <b>case</b> <a class="enum" href="../../../../build/lib/Target/Hexagon/HexagonGenInstrInfo.inc.html#llvm::Hexagon::S2_lsr_i_r_or" title='llvm::Hexagon::S2_lsr_i_r_or' data-ref="llvm::Hexagon::S2_lsr_i_r_or" data-ref-filename="llvm..Hexagon..S2_lsr_i_r_or">S2_lsr_i_r_or</a>:</td></tr>
<tr><th id="672">672</th><td>    <b>case</b> <a class="enum" href="../../../../build/lib/Target/Hexagon/HexagonGenInstrInfo.inc.html#llvm::Hexagon::S2_lsr_i_p_or" title='llvm::Hexagon::S2_lsr_i_p_or' data-ref="llvm::Hexagon::S2_lsr_i_p_or" data-ref-filename="llvm..Hexagon..S2_lsr_i_p_or">S2_lsr_i_p_or</a>:</td></tr>
<tr><th id="673">673</th><td>      <b>return</b> <a class="local col6 ref" href="#36rr0" title='rr0' data-ref="36rr0" data-ref-filename="36rr0">rr0</a><a class="tu ref fn" href="#_ZZNK4llvm16HexagonEvaluator8evaluateERKNS_12MachineInstrERKSt3mapIjNS_10BitTracker12RegisterCellESt4lessIjESaISt4pairIKjS6_EEERSD_ENK3$_0clERKS6_SG_" title='llvm::HexagonEvaluator::evaluate(const llvm::MachineInstr &amp;, const llvm::HexagonEvaluator::CellMapType &amp;, llvm::HexagonEvaluator::CellMapType &amp;)::(anonymous class)::operator()' data-use='c' data-ref="_ZZNK4llvm16HexagonEvaluator8evaluateERKNS_12MachineInstrERKSt3mapIjNS_10BitTracker12RegisterCellESt4lessIjESaISt4pairIKjS6_EEERSD_ENK3$_0clERKS6_SG_" data-ref-filename="_ZZNK4llvm16HexagonEvaluator8evaluateERKNS_12MachineInstrERKSt3mapIjNS_10BitTracker12RegisterCellESt4lessIjESaISt4pairIKjS6_EEERSD_ENK3$_0clERKS6_SG_">(<a class="member fn" href="BitTracker.h.html#_ZNK4llvm10BitTracker16MachineEvaluator4eORLERKNS0_12RegisterCellES4_" title='llvm::BitTracker::MachineEvaluator::eORL' data-ref="_ZNK4llvm10BitTracker16MachineEvaluator4eORLERKNS0_12RegisterCellES4_" data-ref-filename="_ZNK4llvm10BitTracker16MachineEvaluator4eORLERKNS0_12RegisterCellES4_">eORL</a>(<a class="macro" href="#250" title="RegisterCell::ref(getCell(Reg[1], Inputs))" data-ref="_M/rc">rc</a>(<var>1</var>), <a class="member fn" href="BitTracker.h.html#_ZNK4llvm10BitTracker16MachineEvaluator4eLSRERKNS0_12RegisterCellEt" title='llvm::BitTracker::MachineEvaluator::eLSR' data-ref="_ZNK4llvm10BitTracker16MachineEvaluator4eLSRERKNS0_12RegisterCellEt" data-ref-filename="_ZNK4llvm10BitTracker16MachineEvaluator4eLSRERKNS0_12RegisterCellEt">eLSR</a>(<a class="macro" href="#250" title="RegisterCell::ref(getCell(Reg[2], Inputs))" data-ref="_M/rc">rc</a>(<var>2</var>), <a class="macro" href="#251" title="MI.getOperand(3).getImm()" data-ref="_M/im">im</a>(<var>3</var>))), <a class="local col0 ref" href="#30Outputs" title='Outputs' data-ref="30Outputs" data-ref-filename="30Outputs">Outputs</a>)</a>;</td></tr>
<tr><th id="674">674</th><td>    <b>case</b> <a class="enum" href="../../../../build/lib/Target/Hexagon/HexagonGenInstrInfo.inc.html#llvm::Hexagon::S2_lsr_i_r_xacc" title='llvm::Hexagon::S2_lsr_i_r_xacc' data-ref="llvm::Hexagon::S2_lsr_i_r_xacc" data-ref-filename="llvm..Hexagon..S2_lsr_i_r_xacc">S2_lsr_i_r_xacc</a>:</td></tr>
<tr><th id="675">675</th><td>    <b>case</b> <a class="enum" href="../../../../build/lib/Target/Hexagon/HexagonGenInstrInfo.inc.html#llvm::Hexagon::S2_lsr_i_p_xacc" title='llvm::Hexagon::S2_lsr_i_p_xacc' data-ref="llvm::Hexagon::S2_lsr_i_p_xacc" data-ref-filename="llvm..Hexagon..S2_lsr_i_p_xacc">S2_lsr_i_p_xacc</a>:</td></tr>
<tr><th id="676">676</th><td>      <b>return</b> <a class="local col6 ref" href="#36rr0" title='rr0' data-ref="36rr0" data-ref-filename="36rr0">rr0</a><a class="tu ref fn" href="#_ZZNK4llvm16HexagonEvaluator8evaluateERKNS_12MachineInstrERKSt3mapIjNS_10BitTracker12RegisterCellESt4lessIjESaISt4pairIKjS6_EEERSD_ENK3$_0clERKS6_SG_" title='llvm::HexagonEvaluator::evaluate(const llvm::MachineInstr &amp;, const llvm::HexagonEvaluator::CellMapType &amp;, llvm::HexagonEvaluator::CellMapType &amp;)::(anonymous class)::operator()' data-use='c' data-ref="_ZZNK4llvm16HexagonEvaluator8evaluateERKNS_12MachineInstrERKSt3mapIjNS_10BitTracker12RegisterCellESt4lessIjESaISt4pairIKjS6_EEERSD_ENK3$_0clERKS6_SG_" data-ref-filename="_ZZNK4llvm16HexagonEvaluator8evaluateERKNS_12MachineInstrERKSt3mapIjNS_10BitTracker12RegisterCellESt4lessIjESaISt4pairIKjS6_EEERSD_ENK3$_0clERKS6_SG_">(<a class="member fn" href="BitTracker.h.html#_ZNK4llvm10BitTracker16MachineEvaluator4eXORERKNS0_12RegisterCellES4_" title='llvm::BitTracker::MachineEvaluator::eXOR' data-ref="_ZNK4llvm10BitTracker16MachineEvaluator4eXORERKNS0_12RegisterCellES4_" data-ref-filename="_ZNK4llvm10BitTracker16MachineEvaluator4eXORERKNS0_12RegisterCellES4_">eXOR</a>(<a class="macro" href="#250" title="RegisterCell::ref(getCell(Reg[1], Inputs))" data-ref="_M/rc">rc</a>(<var>1</var>), <a class="member fn" href="BitTracker.h.html#_ZNK4llvm10BitTracker16MachineEvaluator4eLSRERKNS0_12RegisterCellEt" title='llvm::BitTracker::MachineEvaluator::eLSR' data-ref="_ZNK4llvm10BitTracker16MachineEvaluator4eLSRERKNS0_12RegisterCellEt" data-ref-filename="_ZNK4llvm10BitTracker16MachineEvaluator4eLSRERKNS0_12RegisterCellEt">eLSR</a>(<a class="macro" href="#250" title="RegisterCell::ref(getCell(Reg[2], Inputs))" data-ref="_M/rc">rc</a>(<var>2</var>), <a class="macro" href="#251" title="MI.getOperand(3).getImm()" data-ref="_M/im">im</a>(<var>3</var>))), <a class="local col0 ref" href="#30Outputs" title='Outputs' data-ref="30Outputs" data-ref-filename="30Outputs">Outputs</a>)</a>;</td></tr>
<tr><th id="677">677</th><td></td></tr>
<tr><th id="678">678</th><td>    <b>case</b> <a class="enum" href="../../../../build/lib/Target/Hexagon/HexagonGenInstrInfo.inc.html#llvm::Hexagon::S2_clrbit_i" title='llvm::Hexagon::S2_clrbit_i' data-ref="llvm::Hexagon::S2_clrbit_i" data-ref-filename="llvm..Hexagon..S2_clrbit_i">S2_clrbit_i</a>: {</td></tr>
<tr><th id="679">679</th><td>      <a class="typedef" href="HexagonBitTracker.h.html#llvm::HexagonEvaluator::RegisterCell" title='llvm::HexagonEvaluator::RegisterCell' data-type='BitTracker::RegisterCell' data-ref="llvm::HexagonEvaluator::RegisterCell" data-ref-filename="llvm..HexagonEvaluator..RegisterCell">RegisterCell</a> <dfn class="local col4 decl" id="124RC" title='RC' data-type='llvm::HexagonEvaluator::RegisterCell' data-ref="124RC" data-ref-filename="124RC">RC</dfn> = <a class="macro" href="#250" title="RegisterCell::ref(getCell(Reg[1], Inputs))" data-ref="_M/rc">rc</a>(<var>1</var>);</td></tr>
<tr><th id="680">680</th><td>      <a class="local col4 ref" href="#124RC" title='RC' data-ref="124RC" data-ref-filename="124RC">RC</a><a class="ref fn" href="BitTracker.h.html#_ZN4llvm10BitTracker12RegisterCellixEt" title='llvm::BitTracker::RegisterCell::operator[]' data-ref="_ZN4llvm10BitTracker12RegisterCellixEt" data-ref-filename="_ZN4llvm10BitTracker12RegisterCellixEt">[<a class="macro" href="#251" title="MI.getOperand(2).getImm()" data-ref="_M/im">im</a>(<var>2</var>)]</a> <a class="ref fn" href="BitTracker.h.html#155" title='llvm::BitTracker::BitValue::operator=' data-ref="_ZN4llvm10BitTracker8BitValueaSEOS1_" data-ref-filename="_ZN4llvm10BitTracker8BitValueaSEOS1_">=</a> <a class="ref fn fake" href="BitTracker.h.html#_ZN4llvm10BitTracker8BitValueC1ENS1_9ValueTypeE" title='llvm::BitTracker::BitValue::BitValue' data-ref="_ZN4llvm10BitTracker8BitValueC1ENS1_9ValueTypeE" data-ref-filename="_ZN4llvm10BitTracker8BitValueC1ENS1_9ValueTypeE"></a><a class="typedef" href="#BT" title='BT' data-type='llvm::BitTracker' data-ref="BT" data-ref-filename="BT">BT</a>::<a class="type" href="BitTracker.h.html#llvm::BitTracker::BitValue" title='llvm::BitTracker::BitValue' data-ref="llvm::BitTracker::BitValue" data-ref-filename="llvm..BitTracker..BitValue">BitValue</a>::<a class="enum" href="BitTracker.h.html#llvm::BitTracker::BitValue::Zero" title='llvm::BitTracker::BitValue::Zero' data-ref="llvm::BitTracker::BitValue::Zero" data-ref-filename="llvm..BitTracker..BitValue..Zero">Zero</a>;</td></tr>
<tr><th id="681">681</th><td>      <b>return</b> <a class="local col6 ref" href="#36rr0" title='rr0' data-ref="36rr0" data-ref-filename="36rr0">rr0</a><a class="tu ref fn" href="#_ZZNK4llvm16HexagonEvaluator8evaluateERKNS_12MachineInstrERKSt3mapIjNS_10BitTracker12RegisterCellESt4lessIjESaISt4pairIKjS6_EEERSD_ENK3$_0clERKS6_SG_" title='llvm::HexagonEvaluator::evaluate(const llvm::MachineInstr &amp;, const llvm::HexagonEvaluator::CellMapType &amp;, llvm::HexagonEvaluator::CellMapType &amp;)::(anonymous class)::operator()' data-use='c' data-ref="_ZZNK4llvm16HexagonEvaluator8evaluateERKNS_12MachineInstrERKSt3mapIjNS_10BitTracker12RegisterCellESt4lessIjESaISt4pairIKjS6_EEERSD_ENK3$_0clERKS6_SG_" data-ref-filename="_ZZNK4llvm16HexagonEvaluator8evaluateERKNS_12MachineInstrERKSt3mapIjNS_10BitTracker12RegisterCellESt4lessIjESaISt4pairIKjS6_EEERSD_ENK3$_0clERKS6_SG_">(<a class="local col4 ref" href="#124RC" title='RC' data-ref="124RC" data-ref-filename="124RC">RC</a>, <a class="local col0 ref" href="#30Outputs" title='Outputs' data-ref="30Outputs" data-ref-filename="30Outputs">Outputs</a>)</a>;</td></tr>
<tr><th id="682">682</th><td>    }</td></tr>
<tr><th id="683">683</th><td>    <b>case</b> <a class="enum" href="../../../../build/lib/Target/Hexagon/HexagonGenInstrInfo.inc.html#llvm::Hexagon::S2_setbit_i" title='llvm::Hexagon::S2_setbit_i' data-ref="llvm::Hexagon::S2_setbit_i" data-ref-filename="llvm..Hexagon..S2_setbit_i">S2_setbit_i</a>: {</td></tr>
<tr><th id="684">684</th><td>      <a class="typedef" href="HexagonBitTracker.h.html#llvm::HexagonEvaluator::RegisterCell" title='llvm::HexagonEvaluator::RegisterCell' data-type='BitTracker::RegisterCell' data-ref="llvm::HexagonEvaluator::RegisterCell" data-ref-filename="llvm..HexagonEvaluator..RegisterCell">RegisterCell</a> <dfn class="local col5 decl" id="125RC" title='RC' data-type='llvm::HexagonEvaluator::RegisterCell' data-ref="125RC" data-ref-filename="125RC">RC</dfn> = <a class="macro" href="#250" title="RegisterCell::ref(getCell(Reg[1], Inputs))" data-ref="_M/rc">rc</a>(<var>1</var>);</td></tr>
<tr><th id="685">685</th><td>      <a class="local col5 ref" href="#125RC" title='RC' data-ref="125RC" data-ref-filename="125RC">RC</a><a class="ref fn" href="BitTracker.h.html#_ZN4llvm10BitTracker12RegisterCellixEt" title='llvm::BitTracker::RegisterCell::operator[]' data-ref="_ZN4llvm10BitTracker12RegisterCellixEt" data-ref-filename="_ZN4llvm10BitTracker12RegisterCellixEt">[<a class="macro" href="#251" title="MI.getOperand(2).getImm()" data-ref="_M/im">im</a>(<var>2</var>)]</a> <a class="ref fn" href="BitTracker.h.html#155" title='llvm::BitTracker::BitValue::operator=' data-ref="_ZN4llvm10BitTracker8BitValueaSEOS1_" data-ref-filename="_ZN4llvm10BitTracker8BitValueaSEOS1_">=</a> <a class="ref fn fake" href="BitTracker.h.html#_ZN4llvm10BitTracker8BitValueC1ENS1_9ValueTypeE" title='llvm::BitTracker::BitValue::BitValue' data-ref="_ZN4llvm10BitTracker8BitValueC1ENS1_9ValueTypeE" data-ref-filename="_ZN4llvm10BitTracker8BitValueC1ENS1_9ValueTypeE"></a><a class="typedef" href="#BT" title='BT' data-type='llvm::BitTracker' data-ref="BT" data-ref-filename="BT">BT</a>::<a class="type" href="BitTracker.h.html#llvm::BitTracker::BitValue" title='llvm::BitTracker::BitValue' data-ref="llvm::BitTracker::BitValue" data-ref-filename="llvm..BitTracker..BitValue">BitValue</a>::<a class="enum" href="BitTracker.h.html#llvm::BitTracker::BitValue::One" title='llvm::BitTracker::BitValue::One' data-ref="llvm::BitTracker::BitValue::One" data-ref-filename="llvm..BitTracker..BitValue..One">One</a>;</td></tr>
<tr><th id="686">686</th><td>      <b>return</b> <a class="local col6 ref" href="#36rr0" title='rr0' data-ref="36rr0" data-ref-filename="36rr0">rr0</a><a class="tu ref fn" href="#_ZZNK4llvm16HexagonEvaluator8evaluateERKNS_12MachineInstrERKSt3mapIjNS_10BitTracker12RegisterCellESt4lessIjESaISt4pairIKjS6_EEERSD_ENK3$_0clERKS6_SG_" title='llvm::HexagonEvaluator::evaluate(const llvm::MachineInstr &amp;, const llvm::HexagonEvaluator::CellMapType &amp;, llvm::HexagonEvaluator::CellMapType &amp;)::(anonymous class)::operator()' data-use='c' data-ref="_ZZNK4llvm16HexagonEvaluator8evaluateERKNS_12MachineInstrERKSt3mapIjNS_10BitTracker12RegisterCellESt4lessIjESaISt4pairIKjS6_EEERSD_ENK3$_0clERKS6_SG_" data-ref-filename="_ZZNK4llvm16HexagonEvaluator8evaluateERKNS_12MachineInstrERKSt3mapIjNS_10BitTracker12RegisterCellESt4lessIjESaISt4pairIKjS6_EEERSD_ENK3$_0clERKS6_SG_">(<a class="local col5 ref" href="#125RC" title='RC' data-ref="125RC" data-ref-filename="125RC">RC</a>, <a class="local col0 ref" href="#30Outputs" title='Outputs' data-ref="30Outputs" data-ref-filename="30Outputs">Outputs</a>)</a>;</td></tr>
<tr><th id="687">687</th><td>    }</td></tr>
<tr><th id="688">688</th><td>    <b>case</b> <a class="enum" href="../../../../build/lib/Target/Hexagon/HexagonGenInstrInfo.inc.html#llvm::Hexagon::S2_togglebit_i" title='llvm::Hexagon::S2_togglebit_i' data-ref="llvm::Hexagon::S2_togglebit_i" data-ref-filename="llvm..Hexagon..S2_togglebit_i">S2_togglebit_i</a>: {</td></tr>
<tr><th id="689">689</th><td>      <a class="typedef" href="HexagonBitTracker.h.html#llvm::HexagonEvaluator::RegisterCell" title='llvm::HexagonEvaluator::RegisterCell' data-type='BitTracker::RegisterCell' data-ref="llvm::HexagonEvaluator::RegisterCell" data-ref-filename="llvm..HexagonEvaluator..RegisterCell">RegisterCell</a> <dfn class="local col6 decl" id="126RC" title='RC' data-type='llvm::HexagonEvaluator::RegisterCell' data-ref="126RC" data-ref-filename="126RC">RC</dfn> = <a class="macro" href="#250" title="RegisterCell::ref(getCell(Reg[1], Inputs))" data-ref="_M/rc">rc</a>(<var>1</var>);</td></tr>
<tr><th id="690">690</th><td>      <a class="typedef" href="../../../../../include/bits/stdint-uintn.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t" data-ref-filename="uint16_t">uint16_t</a> <dfn class="local col7 decl" id="127BX" title='BX' data-type='uint16_t' data-ref="127BX" data-ref-filename="127BX">BX</dfn> = <a class="macro" href="#251" title="MI.getOperand(2).getImm()" data-ref="_M/im">im</a>(<var>2</var>);</td></tr>
<tr><th id="691">691</th><td>      <a class="local col6 ref" href="#126RC" title='RC' data-ref="126RC" data-ref-filename="126RC">RC</a><a class="ref fn" href="BitTracker.h.html#_ZN4llvm10BitTracker12RegisterCellixEt" title='llvm::BitTracker::RegisterCell::operator[]' data-ref="_ZN4llvm10BitTracker12RegisterCellixEt" data-ref-filename="_ZN4llvm10BitTracker12RegisterCellixEt">[<a class="local col7 ref" href="#127BX" title='BX' data-ref="127BX" data-ref-filename="127BX">BX</a>]</a> <a class="ref fn" href="BitTracker.h.html#155" title='llvm::BitTracker::BitValue::operator=' data-ref="_ZN4llvm10BitTracker8BitValueaSEOS1_" data-ref-filename="_ZN4llvm10BitTracker8BitValueaSEOS1_">=</a> <a class="local col6 ref" href="#126RC" title='RC' data-ref="126RC" data-ref-filename="126RC">RC</a><a class="ref fn" href="BitTracker.h.html#_ZN4llvm10BitTracker12RegisterCellixEt" title='llvm::BitTracker::RegisterCell::operator[]' data-ref="_ZN4llvm10BitTracker12RegisterCellixEt" data-ref-filename="_ZN4llvm10BitTracker12RegisterCellixEt">[<a class="local col7 ref" href="#127BX" title='BX' data-ref="127BX" data-ref-filename="127BX">BX</a>]</a>.<a class="ref fn" href="BitTracker.h.html#_ZNK4llvm10BitTracker8BitValue2isEj" title='llvm::BitTracker::BitValue::is' data-ref="_ZNK4llvm10BitTracker8BitValue2isEj" data-ref-filename="_ZNK4llvm10BitTracker8BitValue2isEj">is</a>(<var>0</var>) ? <a class="ref fn fake" href="BitTracker.h.html#_ZN4llvm10BitTracker8BitValueC1ENS1_9ValueTypeE" title='llvm::BitTracker::BitValue::BitValue' data-ref="_ZN4llvm10BitTracker8BitValueC1ENS1_9ValueTypeE" data-ref-filename="_ZN4llvm10BitTracker8BitValueC1ENS1_9ValueTypeE"></a><a class="typedef" href="#BT" title='BT' data-type='llvm::BitTracker' data-ref="BT" data-ref-filename="BT">BT</a>::<a class="type" href="BitTracker.h.html#llvm::BitTracker::BitValue" title='llvm::BitTracker::BitValue' data-ref="llvm::BitTracker::BitValue" data-ref-filename="llvm..BitTracker..BitValue">BitValue</a>::<a class="enum" href="BitTracker.h.html#llvm::BitTracker::BitValue::One" title='llvm::BitTracker::BitValue::One' data-ref="llvm::BitTracker::BitValue::One" data-ref-filename="llvm..BitTracker..BitValue..One">One</a></td></tr>
<tr><th id="692">692</th><td>                            : <a class="local col6 ref" href="#126RC" title='RC' data-ref="126RC" data-ref-filename="126RC">RC</a><a class="ref fn" href="BitTracker.h.html#_ZN4llvm10BitTracker12RegisterCellixEt" title='llvm::BitTracker::RegisterCell::operator[]' data-ref="_ZN4llvm10BitTracker12RegisterCellixEt" data-ref-filename="_ZN4llvm10BitTracker12RegisterCellixEt">[<a class="local col7 ref" href="#127BX" title='BX' data-ref="127BX" data-ref-filename="127BX">BX</a>]</a>.<a class="ref fn" href="BitTracker.h.html#_ZNK4llvm10BitTracker8BitValue2isEj" title='llvm::BitTracker::BitValue::is' data-ref="_ZNK4llvm10BitTracker8BitValue2isEj" data-ref-filename="_ZNK4llvm10BitTracker8BitValue2isEj">is</a>(<var>1</var>) ? <a class="ref fn fake" href="BitTracker.h.html#_ZN4llvm10BitTracker8BitValueC1ENS1_9ValueTypeE" title='llvm::BitTracker::BitValue::BitValue' data-ref="_ZN4llvm10BitTracker8BitValueC1ENS1_9ValueTypeE" data-ref-filename="_ZN4llvm10BitTracker8BitValueC1ENS1_9ValueTypeE"></a><a class="typedef" href="#BT" title='BT' data-type='llvm::BitTracker' data-ref="BT" data-ref-filename="BT">BT</a>::<a class="type" href="BitTracker.h.html#llvm::BitTracker::BitValue" title='llvm::BitTracker::BitValue' data-ref="llvm::BitTracker::BitValue" data-ref-filename="llvm..BitTracker..BitValue">BitValue</a>::<a class="enum" href="BitTracker.h.html#llvm::BitTracker::BitValue::Zero" title='llvm::BitTracker::BitValue::Zero' data-ref="llvm::BitTracker::BitValue::Zero" data-ref-filename="llvm..BitTracker..BitValue..Zero">Zero</a></td></tr>
<tr><th id="693">693</th><td>                                           : <a class="typedef" href="#BT" title='BT' data-type='llvm::BitTracker' data-ref="BT" data-ref-filename="BT">BT</a>::<a class="type" href="BitTracker.h.html#llvm::BitTracker::BitValue" title='llvm::BitTracker::BitValue' data-ref="llvm::BitTracker::BitValue" data-ref-filename="llvm..BitTracker..BitValue">BitValue</a>::<a class="ref fn" href="BitTracker.h.html#_ZN4llvm10BitTracker8BitValue4selfERKNS0_6BitRefE" title='llvm::BitTracker::BitValue::self' data-ref="_ZN4llvm10BitTracker8BitValue4selfERKNS0_6BitRefE" data-ref-filename="_ZN4llvm10BitTracker8BitValue4selfERKNS0_6BitRefE">self</a>();</td></tr>
<tr><th id="694">694</th><td>      <b>return</b> <a class="local col6 ref" href="#36rr0" title='rr0' data-ref="36rr0" data-ref-filename="36rr0">rr0</a><a class="tu ref fn" href="#_ZZNK4llvm16HexagonEvaluator8evaluateERKNS_12MachineInstrERKSt3mapIjNS_10BitTracker12RegisterCellESt4lessIjESaISt4pairIKjS6_EEERSD_ENK3$_0clERKS6_SG_" title='llvm::HexagonEvaluator::evaluate(const llvm::MachineInstr &amp;, const llvm::HexagonEvaluator::CellMapType &amp;, llvm::HexagonEvaluator::CellMapType &amp;)::(anonymous class)::operator()' data-use='c' data-ref="_ZZNK4llvm16HexagonEvaluator8evaluateERKNS_12MachineInstrERKSt3mapIjNS_10BitTracker12RegisterCellESt4lessIjESaISt4pairIKjS6_EEERSD_ENK3$_0clERKS6_SG_" data-ref-filename="_ZZNK4llvm16HexagonEvaluator8evaluateERKNS_12MachineInstrERKSt3mapIjNS_10BitTracker12RegisterCellESt4lessIjESaISt4pairIKjS6_EEERSD_ENK3$_0clERKS6_SG_">(<a class="local col6 ref" href="#126RC" title='RC' data-ref="126RC" data-ref-filename="126RC">RC</a>, <a class="local col0 ref" href="#30Outputs" title='Outputs' data-ref="30Outputs" data-ref-filename="30Outputs">Outputs</a>)</a>;</td></tr>
<tr><th id="695">695</th><td>    }</td></tr>
<tr><th id="696">696</th><td></td></tr>
<tr><th id="697">697</th><td>    <b>case</b> <a class="enum" href="../../../../build/lib/Target/Hexagon/HexagonGenInstrInfo.inc.html#llvm::Hexagon::A4_bitspliti" title='llvm::Hexagon::A4_bitspliti' data-ref="llvm::Hexagon::A4_bitspliti" data-ref-filename="llvm..Hexagon..A4_bitspliti">A4_bitspliti</a>: {</td></tr>
<tr><th id="698">698</th><td>      <a class="typedef" href="../../../../../include/bits/stdint-uintn.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t" data-ref-filename="uint16_t">uint16_t</a> <dfn class="local col8 decl" id="128W1" title='W1' data-type='uint16_t' data-ref="128W1" data-ref-filename="128W1">W1</dfn> = <a class="member fn" href="BitTracker.h.html#_ZNK4llvm10BitTracker16MachineEvaluator14getRegBitWidthERKNS0_11RegisterRefE" title='llvm::BitTracker::MachineEvaluator::getRegBitWidth' data-ref="_ZNK4llvm10BitTracker16MachineEvaluator14getRegBitWidthERKNS0_11RegisterRefE" data-ref-filename="_ZNK4llvm10BitTracker16MachineEvaluator14getRegBitWidthERKNS0_11RegisterRefE">getRegBitWidth</a>(<a class="local col5 ref" href="#35Reg" title='Reg' data-ref="35Reg" data-ref-filename="35Reg">Reg</a><a class="tu ref fn" href="#_ZNK12_GLOBAL__N_112RegisterRefsixEj" title='(anonymous namespace)::RegisterRefs::operator[]' data-use='c' data-ref="_ZNK12_GLOBAL__N_112RegisterRefsixEj" data-ref-filename="_ZNK12_GLOBAL__N_112RegisterRefsixEj">[<var>1</var>]</a>);</td></tr>
<tr><th id="699">699</th><td>      <a class="typedef" href="../../../../../include/bits/stdint-uintn.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t" data-ref-filename="uint16_t">uint16_t</a> <dfn class="local col9 decl" id="129BX" title='BX' data-type='uint16_t' data-ref="129BX" data-ref-filename="129BX">BX</dfn> = <a class="macro" href="#251" title="MI.getOperand(2).getImm()" data-ref="_M/im">im</a>(<var>2</var>);</td></tr>
<tr><th id="700">700</th><td>      <i>// Res.uw[1] = Rs[bx+1:], Res.uw[0] = Rs[0:bx]</i></td></tr>
<tr><th id="701">701</th><td>      <em>const</em> <a class="typedef" href="#BT" title='BT' data-type='llvm::BitTracker' data-ref="BT" data-ref-filename="BT">BT</a>::<a class="type" href="BitTracker.h.html#llvm::BitTracker::BitValue" title='llvm::BitTracker::BitValue' data-ref="llvm::BitTracker::BitValue" data-ref-filename="llvm..BitTracker..BitValue">BitValue</a> <dfn class="local col0 decl" id="130Zero" title='Zero' data-type='const BT::BitValue' data-ref="130Zero" data-ref-filename="130Zero">Zero</dfn> = <a class="ref fn fake" href="BitTracker.h.html#_ZN4llvm10BitTracker8BitValueC1ENS1_9ValueTypeE" title='llvm::BitTracker::BitValue::BitValue' data-ref="_ZN4llvm10BitTracker8BitValueC1ENS1_9ValueTypeE" data-ref-filename="_ZN4llvm10BitTracker8BitValueC1ENS1_9ValueTypeE"></a><a class="typedef" href="#BT" title='BT' data-type='llvm::BitTracker' data-ref="BT" data-ref-filename="BT">BT</a>::<a class="type" href="BitTracker.h.html#llvm::BitTracker::BitValue" title='llvm::BitTracker::BitValue' data-ref="llvm::BitTracker::BitValue" data-ref-filename="llvm..BitTracker..BitValue">BitValue</a>::<a class="enum" href="BitTracker.h.html#llvm::BitTracker::BitValue::Zero" title='llvm::BitTracker::BitValue::Zero' data-ref="llvm::BitTracker::BitValue::Zero" data-ref-filename="llvm..BitTracker..BitValue..Zero">Zero</a>;</td></tr>
<tr><th id="702">702</th><td>      <a class="typedef" href="HexagonBitTracker.h.html#llvm::HexagonEvaluator::RegisterCell" title='llvm::HexagonEvaluator::RegisterCell' data-type='BitTracker::RegisterCell' data-ref="llvm::HexagonEvaluator::RegisterCell" data-ref-filename="llvm..HexagonEvaluator..RegisterCell">RegisterCell</a> <dfn class="local col1 decl" id="131RZ" title='RZ' data-type='llvm::HexagonEvaluator::RegisterCell' data-ref="131RZ" data-ref-filename="131RZ">RZ</dfn> = <a class="ref fn fake" href="BitTracker.h.html#300" title='llvm::BitTracker::RegisterCell::RegisterCell' data-ref="_ZN4llvm10BitTracker12RegisterCellC1ERKS1_" data-ref-filename="_ZN4llvm10BitTracker12RegisterCellC1ERKS1_"></a><a class="typedef" href="HexagonBitTracker.h.html#llvm::HexagonEvaluator::RegisterCell" title='llvm::HexagonEvaluator::RegisterCell' data-type='BitTracker::RegisterCell' data-ref="llvm::HexagonEvaluator::RegisterCell" data-ref-filename="llvm..HexagonEvaluator..RegisterCell">RegisterCell</a><a class="ref fn" href="BitTracker.h.html#_ZN4llvm10BitTracker12RegisterCellC1Et" title='llvm::BitTracker::RegisterCell::RegisterCell' data-ref="_ZN4llvm10BitTracker12RegisterCellC1Et" data-ref-filename="_ZN4llvm10BitTracker12RegisterCellC1Et">(</a><a class="local col1 ref" href="#61W0" title='W0' data-ref="61W0" data-ref-filename="61W0">W0</a>).<a class="ref fn" href="BitTracker.h.html#_ZN4llvm10BitTracker12RegisterCell4fillEttRKNS0_8BitValueE" title='llvm::BitTracker::RegisterCell::fill' data-ref="_ZN4llvm10BitTracker12RegisterCell4fillEttRKNS0_8BitValueE" data-ref-filename="_ZN4llvm10BitTracker12RegisterCell4fillEttRKNS0_8BitValueE">fill</a>(<a class="local col9 ref" href="#129BX" title='BX' data-ref="129BX" data-ref-filename="129BX">BX</a>, <a class="local col8 ref" href="#128W1" title='W1' data-ref="128W1" data-ref-filename="128W1">W1</a>, <a class="local col0 ref" href="#130Zero" title='Zero' data-ref="130Zero" data-ref-filename="130Zero">Zero</a>)</td></tr>
<tr><th id="703">703</th><td>                                        .<a class="ref fn" href="BitTracker.h.html#_ZN4llvm10BitTracker12RegisterCell4fillEttRKNS0_8BitValueE" title='llvm::BitTracker::RegisterCell::fill' data-ref="_ZN4llvm10BitTracker12RegisterCell4fillEttRKNS0_8BitValueE" data-ref-filename="_ZN4llvm10BitTracker12RegisterCell4fillEttRKNS0_8BitValueE">fill</a>(<a class="local col8 ref" href="#128W1" title='W1' data-ref="128W1" data-ref-filename="128W1">W1</a>+(<a class="local col8 ref" href="#128W1" title='W1' data-ref="128W1" data-ref-filename="128W1">W1</a>-<a class="local col9 ref" href="#129BX" title='BX' data-ref="129BX" data-ref-filename="129BX">BX</a>), <a class="local col1 ref" href="#61W0" title='W0' data-ref="61W0" data-ref-filename="61W0">W0</a>, <a class="local col0 ref" href="#130Zero" title='Zero' data-ref="130Zero" data-ref-filename="130Zero">Zero</a>);</td></tr>
<tr><th id="704">704</th><td>      <a class="typedef" href="HexagonBitTracker.h.html#llvm::HexagonEvaluator::RegisterCell" title='llvm::HexagonEvaluator::RegisterCell' data-type='BitTracker::RegisterCell' data-ref="llvm::HexagonEvaluator::RegisterCell" data-ref-filename="llvm..HexagonEvaluator..RegisterCell">RegisterCell</a> <dfn class="local col2 decl" id="132BF1" title='BF1' data-type='llvm::HexagonEvaluator::RegisterCell' data-ref="132BF1" data-ref-filename="132BF1">BF1</dfn> = <a class="member fn" href="BitTracker.h.html#_ZNK4llvm10BitTracker16MachineEvaluator4eXTRERKNS0_12RegisterCellEtt" title='llvm::BitTracker::MachineEvaluator::eXTR' data-ref="_ZNK4llvm10BitTracker16MachineEvaluator4eXTRERKNS0_12RegisterCellEtt" data-ref-filename="_ZNK4llvm10BitTracker16MachineEvaluator4eXTRERKNS0_12RegisterCellEtt">eXTR</a>(<a class="macro" href="#250" title="RegisterCell::ref(getCell(Reg[1], Inputs))" data-ref="_M/rc">rc</a>(<var>1</var>), <var>0</var>, <a class="local col9 ref" href="#129BX" title='BX' data-ref="129BX" data-ref-filename="129BX">BX</a>), <dfn class="local col3 decl" id="133BF2" title='BF2' data-type='llvm::HexagonEvaluator::RegisterCell' data-ref="133BF2" data-ref-filename="133BF2">BF2</dfn> = <a class="member fn" href="BitTracker.h.html#_ZNK4llvm10BitTracker16MachineEvaluator4eXTRERKNS0_12RegisterCellEtt" title='llvm::BitTracker::MachineEvaluator::eXTR' data-ref="_ZNK4llvm10BitTracker16MachineEvaluator4eXTRERKNS0_12RegisterCellEtt" data-ref-filename="_ZNK4llvm10BitTracker16MachineEvaluator4eXTRERKNS0_12RegisterCellEtt">eXTR</a>(<a class="macro" href="#250" title="RegisterCell::ref(getCell(Reg[1], Inputs))" data-ref="_M/rc">rc</a>(<var>1</var>), <a class="local col9 ref" href="#129BX" title='BX' data-ref="129BX" data-ref-filename="129BX">BX</a>, <a class="local col8 ref" href="#128W1" title='W1' data-ref="128W1" data-ref-filename="128W1">W1</a>);</td></tr>
<tr><th id="705">705</th><td>      <a class="typedef" href="HexagonBitTracker.h.html#llvm::HexagonEvaluator::RegisterCell" title='llvm::HexagonEvaluator::RegisterCell' data-type='BitTracker::RegisterCell' data-ref="llvm::HexagonEvaluator::RegisterCell" data-ref-filename="llvm..HexagonEvaluator..RegisterCell">RegisterCell</a> <dfn class="local col4 decl" id="134RC" title='RC' data-type='llvm::HexagonEvaluator::RegisterCell' data-ref="134RC" data-ref-filename="134RC">RC</dfn> = <a class="member fn" href="BitTracker.h.html#_ZNK4llvm10BitTracker16MachineEvaluator4eINSERKNS0_12RegisterCellES4_t" title='llvm::BitTracker::MachineEvaluator::eINS' data-ref="_ZNK4llvm10BitTracker16MachineEvaluator4eINSERKNS0_12RegisterCellES4_t" data-ref-filename="_ZNK4llvm10BitTracker16MachineEvaluator4eINSERKNS0_12RegisterCellES4_t">eINS</a>(<a class="member fn" href="BitTracker.h.html#_ZNK4llvm10BitTracker16MachineEvaluator4eINSERKNS0_12RegisterCellES4_t" title='llvm::BitTracker::MachineEvaluator::eINS' data-ref="_ZNK4llvm10BitTracker16MachineEvaluator4eINSERKNS0_12RegisterCellES4_t" data-ref-filename="_ZNK4llvm10BitTracker16MachineEvaluator4eINSERKNS0_12RegisterCellES4_t">eINS</a>(<a class="local col1 ref" href="#131RZ" title='RZ' data-ref="131RZ" data-ref-filename="131RZ">RZ</a>, <a class="local col2 ref" href="#132BF1" title='BF1' data-ref="132BF1" data-ref-filename="132BF1">BF1</a>, <var>0</var>), <a class="local col3 ref" href="#133BF2" title='BF2' data-ref="133BF2" data-ref-filename="133BF2">BF2</a>, <a class="local col8 ref" href="#128W1" title='W1' data-ref="128W1" data-ref-filename="128W1">W1</a>);</td></tr>
<tr><th id="706">706</th><td>      <b>return</b> <a class="local col6 ref" href="#36rr0" title='rr0' data-ref="36rr0" data-ref-filename="36rr0">rr0</a><a class="tu ref fn" href="#_ZZNK4llvm16HexagonEvaluator8evaluateERKNS_12MachineInstrERKSt3mapIjNS_10BitTracker12RegisterCellESt4lessIjESaISt4pairIKjS6_EEERSD_ENK3$_0clERKS6_SG_" title='llvm::HexagonEvaluator::evaluate(const llvm::MachineInstr &amp;, const llvm::HexagonEvaluator::CellMapType &amp;, llvm::HexagonEvaluator::CellMapType &amp;)::(anonymous class)::operator()' data-use='c' data-ref="_ZZNK4llvm16HexagonEvaluator8evaluateERKNS_12MachineInstrERKSt3mapIjNS_10BitTracker12RegisterCellESt4lessIjESaISt4pairIKjS6_EEERSD_ENK3$_0clERKS6_SG_" data-ref-filename="_ZZNK4llvm16HexagonEvaluator8evaluateERKNS_12MachineInstrERKSt3mapIjNS_10BitTracker12RegisterCellESt4lessIjESaISt4pairIKjS6_EEERSD_ENK3$_0clERKS6_SG_">(<a class="local col4 ref" href="#134RC" title='RC' data-ref="134RC" data-ref-filename="134RC">RC</a>, <a class="local col0 ref" href="#30Outputs" title='Outputs' data-ref="30Outputs" data-ref-filename="30Outputs">Outputs</a>)</a>;</td></tr>
<tr><th id="707">707</th><td>    }</td></tr>
<tr><th id="708">708</th><td>    <b>case</b> <a class="enum" href="../../../../build/lib/Target/Hexagon/HexagonGenInstrInfo.inc.html#llvm::Hexagon::S4_extract" title='llvm::Hexagon::S4_extract' data-ref="llvm::Hexagon::S4_extract" data-ref-filename="llvm..Hexagon..S4_extract">S4_extract</a>:</td></tr>
<tr><th id="709">709</th><td>    <b>case</b> <a class="enum" href="../../../../build/lib/Target/Hexagon/HexagonGenInstrInfo.inc.html#llvm::Hexagon::S4_extractp" title='llvm::Hexagon::S4_extractp' data-ref="llvm::Hexagon::S4_extractp" data-ref-filename="llvm..Hexagon..S4_extractp">S4_extractp</a>:</td></tr>
<tr><th id="710">710</th><td>    <b>case</b> <a class="enum" href="../../../../build/lib/Target/Hexagon/HexagonGenInstrInfo.inc.html#llvm::Hexagon::S2_extractu" title='llvm::Hexagon::S2_extractu' data-ref="llvm::Hexagon::S2_extractu" data-ref-filename="llvm..Hexagon..S2_extractu">S2_extractu</a>:</td></tr>
<tr><th id="711">711</th><td>    <b>case</b> <a class="enum" href="../../../../build/lib/Target/Hexagon/HexagonGenInstrInfo.inc.html#llvm::Hexagon::S2_extractup" title='llvm::Hexagon::S2_extractup' data-ref="llvm::Hexagon::S2_extractup" data-ref-filename="llvm..Hexagon..S2_extractup">S2_extractup</a>: {</td></tr>
<tr><th id="712">712</th><td>      <a class="typedef" href="../../../../../include/bits/stdint-uintn.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t" data-ref-filename="uint16_t">uint16_t</a> <dfn class="local col5 decl" id="135Wd" title='Wd' data-type='uint16_t' data-ref="135Wd" data-ref-filename="135Wd">Wd</dfn> = <a class="macro" href="#251" title="MI.getOperand(2).getImm()" data-ref="_M/im">im</a>(<var>2</var>), <dfn class="local col6 decl" id="136Of" title='Of' data-type='uint16_t' data-ref="136Of" data-ref-filename="136Of">Of</dfn> = <a class="macro" href="#251" title="MI.getOperand(3).getImm()" data-ref="_M/im">im</a>(<var>3</var>);</td></tr>
<tr><th id="713">713</th><td>      <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(Wd &lt;= W0);</td></tr>
<tr><th id="714">714</th><td>      <b>if</b> (<a class="local col5 ref" href="#135Wd" title='Wd' data-ref="135Wd" data-ref-filename="135Wd">Wd</a> == <var>0</var>)</td></tr>
<tr><th id="715">715</th><td>        <b>return</b> <a class="local col6 ref" href="#36rr0" title='rr0' data-ref="36rr0" data-ref-filename="36rr0">rr0</a><a class="tu ref fn" href="#_ZZNK4llvm16HexagonEvaluator8evaluateERKNS_12MachineInstrERKSt3mapIjNS_10BitTracker12RegisterCellESt4lessIjESaISt4pairIKjS6_EEERSD_ENK3$_0clERKS6_SG_" title='llvm::HexagonEvaluator::evaluate(const llvm::MachineInstr &amp;, const llvm::HexagonEvaluator::CellMapType &amp;, llvm::HexagonEvaluator::CellMapType &amp;)::(anonymous class)::operator()' data-use='c' data-ref="_ZZNK4llvm16HexagonEvaluator8evaluateERKNS_12MachineInstrERKSt3mapIjNS_10BitTracker12RegisterCellESt4lessIjESaISt4pairIKjS6_EEERSD_ENK3$_0clERKS6_SG_" data-ref-filename="_ZZNK4llvm16HexagonEvaluator8evaluateERKNS_12MachineInstrERKSt3mapIjNS_10BitTracker12RegisterCellESt4lessIjESaISt4pairIKjS6_EEERSD_ENK3$_0clERKS6_SG_">(<a class="member fn" href="BitTracker.h.html#_ZNK4llvm10BitTracker16MachineEvaluator4eIMMElt" title='llvm::BitTracker::MachineEvaluator::eIMM' data-ref="_ZNK4llvm10BitTracker16MachineEvaluator4eIMMElt" data-ref-filename="_ZNK4llvm10BitTracker16MachineEvaluator4eIMMElt">eIMM</a>(<var>0</var>, <a class="local col1 ref" href="#61W0" title='W0' data-ref="61W0" data-ref-filename="61W0">W0</a>), <a class="local col0 ref" href="#30Outputs" title='Outputs' data-ref="30Outputs" data-ref-filename="30Outputs">Outputs</a>)</a>;</td></tr>
<tr><th id="716">716</th><td>      <i>// If the width extends beyond the register size, pad the register</i></td></tr>
<tr><th id="717">717</th><td><i>      // with 0 bits.</i></td></tr>
<tr><th id="718">718</th><td>      <a class="typedef" href="HexagonBitTracker.h.html#llvm::HexagonEvaluator::RegisterCell" title='llvm::HexagonEvaluator::RegisterCell' data-type='BitTracker::RegisterCell' data-ref="llvm::HexagonEvaluator::RegisterCell" data-ref-filename="llvm..HexagonEvaluator..RegisterCell">RegisterCell</a> <dfn class="local col7 decl" id="137Pad" title='Pad' data-type='llvm::HexagonEvaluator::RegisterCell' data-ref="137Pad" data-ref-filename="137Pad">Pad</dfn> = (<a class="local col5 ref" href="#135Wd" title='Wd' data-ref="135Wd" data-ref-filename="135Wd">Wd</a>+<a class="local col6 ref" href="#136Of" title='Of' data-ref="136Of" data-ref-filename="136Of">Of</a> &gt; <a class="local col1 ref" href="#61W0" title='W0' data-ref="61W0" data-ref-filename="61W0">W0</a>) ? <a class="macro" href="#250" title="RegisterCell::ref(getCell(Reg[1], Inputs))" data-ref="_M/rc">rc</a>(<var>1</var>).<a class="ref fn" href="BitTracker.h.html#_ZN4llvm10BitTracker12RegisterCell3catERKS1_" title='llvm::BitTracker::RegisterCell::cat' data-ref="_ZN4llvm10BitTracker12RegisterCell3catERKS1_" data-ref-filename="_ZN4llvm10BitTracker12RegisterCell3catERKS1_">cat</a>(<a class="member fn" href="BitTracker.h.html#_ZNK4llvm10BitTracker16MachineEvaluator4eIMMElt" title='llvm::BitTracker::MachineEvaluator::eIMM' data-ref="_ZNK4llvm10BitTracker16MachineEvaluator4eIMMElt" data-ref-filename="_ZNK4llvm10BitTracker16MachineEvaluator4eIMMElt">eIMM</a>(<var>0</var>, <a class="local col5 ref" href="#135Wd" title='Wd' data-ref="135Wd" data-ref-filename="135Wd">Wd</a>+<a class="local col6 ref" href="#136Of" title='Of' data-ref="136Of" data-ref-filename="136Of">Of</a>-<a class="local col1 ref" href="#61W0" title='W0' data-ref="61W0" data-ref-filename="61W0">W0</a>)) : <a class="macro" href="#250" title="RegisterCell::ref(getCell(Reg[1], Inputs))" data-ref="_M/rc">rc</a>(<var>1</var>);</td></tr>
<tr><th id="719">719</th><td>      <a class="typedef" href="HexagonBitTracker.h.html#llvm::HexagonEvaluator::RegisterCell" title='llvm::HexagonEvaluator::RegisterCell' data-type='BitTracker::RegisterCell' data-ref="llvm::HexagonEvaluator::RegisterCell" data-ref-filename="llvm..HexagonEvaluator..RegisterCell">RegisterCell</a> <dfn class="local col8 decl" id="138Ext" title='Ext' data-type='llvm::HexagonEvaluator::RegisterCell' data-ref="138Ext" data-ref-filename="138Ext">Ext</dfn> = <a class="member fn" href="BitTracker.h.html#_ZNK4llvm10BitTracker16MachineEvaluator4eXTRERKNS0_12RegisterCellEtt" title='llvm::BitTracker::MachineEvaluator::eXTR' data-ref="_ZNK4llvm10BitTracker16MachineEvaluator4eXTRERKNS0_12RegisterCellEtt" data-ref-filename="_ZNK4llvm10BitTracker16MachineEvaluator4eXTRERKNS0_12RegisterCellEtt">eXTR</a>(<a class="local col7 ref" href="#137Pad" title='Pad' data-ref="137Pad" data-ref-filename="137Pad">Pad</a>, <a class="local col6 ref" href="#136Of" title='Of' data-ref="136Of" data-ref-filename="136Of">Of</a>, <a class="local col5 ref" href="#135Wd" title='Wd' data-ref="135Wd" data-ref-filename="135Wd">Wd</a>+<a class="local col6 ref" href="#136Of" title='Of' data-ref="136Of" data-ref-filename="136Of">Of</a>);</td></tr>
<tr><th id="720">720</th><td>      <i>// Ext is short, need to extend it with 0s or sign bit.</i></td></tr>
<tr><th id="721">721</th><td>      <a class="typedef" href="HexagonBitTracker.h.html#llvm::HexagonEvaluator::RegisterCell" title='llvm::HexagonEvaluator::RegisterCell' data-type='BitTracker::RegisterCell' data-ref="llvm::HexagonEvaluator::RegisterCell" data-ref-filename="llvm..HexagonEvaluator..RegisterCell">RegisterCell</a> <dfn class="local col9 decl" id="139RC" title='RC' data-type='llvm::HexagonEvaluator::RegisterCell' data-ref="139RC" data-ref-filename="139RC">RC</dfn> = <a class="ref fn fake" href="BitTracker.h.html#300" title='llvm::BitTracker::RegisterCell::RegisterCell' data-ref="_ZN4llvm10BitTracker12RegisterCellC1ERKS1_" data-ref-filename="_ZN4llvm10BitTracker12RegisterCellC1ERKS1_"></a><a class="typedef" href="HexagonBitTracker.h.html#llvm::HexagonEvaluator::RegisterCell" title='llvm::HexagonEvaluator::RegisterCell' data-type='BitTracker::RegisterCell' data-ref="llvm::HexagonEvaluator::RegisterCell" data-ref-filename="llvm..HexagonEvaluator..RegisterCell">RegisterCell</a><a class="ref fn" href="BitTracker.h.html#_ZN4llvm10BitTracker12RegisterCellC1Et" title='llvm::BitTracker::RegisterCell::RegisterCell' data-ref="_ZN4llvm10BitTracker12RegisterCellC1Et" data-ref-filename="_ZN4llvm10BitTracker12RegisterCellC1Et">(</a><a class="local col1 ref" href="#61W0" title='W0' data-ref="61W0" data-ref-filename="61W0">W0</a>).<a class="ref fn" href="BitTracker.h.html#_ZN4llvm10BitTracker12RegisterCell6insertERKS1_RKNS0_7BitMaskE" title='llvm::BitTracker::RegisterCell::insert' data-ref="_ZN4llvm10BitTracker12RegisterCell6insertERKS1_RKNS0_7BitMaskE" data-ref-filename="_ZN4llvm10BitTracker12RegisterCell6insertERKS1_RKNS0_7BitMaskE">insert</a>(<a class="local col8 ref" href="#138Ext" title='Ext' data-ref="138Ext" data-ref-filename="138Ext">Ext</a>, <a class="typedef" href="#BT" title='BT' data-type='llvm::BitTracker' data-ref="BT" data-ref-filename="BT">BT</a>::<a class="type" href="BitTracker.h.html#llvm::BitTracker::BitMask" title='llvm::BitTracker::BitMask' data-ref="llvm::BitTracker::BitMask" data-ref-filename="llvm..BitTracker..BitMask">BitMask</a><a class="ref fn" href="BitTracker.h.html#_ZN4llvm10BitTracker7BitMaskC1Ett" title='llvm::BitTracker::BitMask::BitMask' data-ref="_ZN4llvm10BitTracker7BitMaskC1Ett" data-ref-filename="_ZN4llvm10BitTracker7BitMaskC1Ett">(</a><var>0</var>, <a class="local col5 ref" href="#135Wd" title='Wd' data-ref="135Wd" data-ref-filename="135Wd">Wd</a>-<var>1</var>));</td></tr>
<tr><th id="722">722</th><td>      <b>if</b> (<a class="local col3 ref" href="#33Opc" title='Opc' data-ref="33Opc" data-ref-filename="33Opc">Opc</a> == <a class="enum" href="../../../../build/lib/Target/Hexagon/HexagonGenInstrInfo.inc.html#llvm::Hexagon::S2_extractu" title='llvm::Hexagon::S2_extractu' data-ref="llvm::Hexagon::S2_extractu" data-ref-filename="llvm..Hexagon..S2_extractu">S2_extractu</a> || <a class="local col3 ref" href="#33Opc" title='Opc' data-ref="33Opc" data-ref-filename="33Opc">Opc</a> == <a class="enum" href="../../../../build/lib/Target/Hexagon/HexagonGenInstrInfo.inc.html#llvm::Hexagon::S2_extractup" title='llvm::Hexagon::S2_extractup' data-ref="llvm::Hexagon::S2_extractup" data-ref-filename="llvm..Hexagon..S2_extractup">S2_extractup</a>)</td></tr>
<tr><th id="723">723</th><td>        <b>return</b> <a class="local col6 ref" href="#36rr0" title='rr0' data-ref="36rr0" data-ref-filename="36rr0">rr0</a><a class="tu ref fn" href="#_ZZNK4llvm16HexagonEvaluator8evaluateERKNS_12MachineInstrERKSt3mapIjNS_10BitTracker12RegisterCellESt4lessIjESaISt4pairIKjS6_EEERSD_ENK3$_0clERKS6_SG_" title='llvm::HexagonEvaluator::evaluate(const llvm::MachineInstr &amp;, const llvm::HexagonEvaluator::CellMapType &amp;, llvm::HexagonEvaluator::CellMapType &amp;)::(anonymous class)::operator()' data-use='c' data-ref="_ZZNK4llvm16HexagonEvaluator8evaluateERKNS_12MachineInstrERKSt3mapIjNS_10BitTracker12RegisterCellESt4lessIjESaISt4pairIKjS6_EEERSD_ENK3$_0clERKS6_SG_" data-ref-filename="_ZZNK4llvm16HexagonEvaluator8evaluateERKNS_12MachineInstrERKSt3mapIjNS_10BitTracker12RegisterCellESt4lessIjESaISt4pairIKjS6_EEERSD_ENK3$_0clERKS6_SG_">(<a class="member fn" href="BitTracker.h.html#_ZNK4llvm10BitTracker16MachineEvaluator4eZXTERKNS0_12RegisterCellEt" title='llvm::BitTracker::MachineEvaluator::eZXT' data-ref="_ZNK4llvm10BitTracker16MachineEvaluator4eZXTERKNS0_12RegisterCellEt" data-ref-filename="_ZNK4llvm10BitTracker16MachineEvaluator4eZXTERKNS0_12RegisterCellEt">eZXT</a>(<a class="local col9 ref" href="#139RC" title='RC' data-ref="139RC" data-ref-filename="139RC">RC</a>, <a class="local col5 ref" href="#135Wd" title='Wd' data-ref="135Wd" data-ref-filename="135Wd">Wd</a>), <a class="local col0 ref" href="#30Outputs" title='Outputs' data-ref="30Outputs" data-ref-filename="30Outputs">Outputs</a>)</a>;</td></tr>
<tr><th id="724">724</th><td>      <b>return</b> <a class="local col6 ref" href="#36rr0" title='rr0' data-ref="36rr0" data-ref-filename="36rr0">rr0</a><a class="tu ref fn" href="#_ZZNK4llvm16HexagonEvaluator8evaluateERKNS_12MachineInstrERKSt3mapIjNS_10BitTracker12RegisterCellESt4lessIjESaISt4pairIKjS6_EEERSD_ENK3$_0clERKS6_SG_" title='llvm::HexagonEvaluator::evaluate(const llvm::MachineInstr &amp;, const llvm::HexagonEvaluator::CellMapType &amp;, llvm::HexagonEvaluator::CellMapType &amp;)::(anonymous class)::operator()' data-use='c' data-ref="_ZZNK4llvm16HexagonEvaluator8evaluateERKNS_12MachineInstrERKSt3mapIjNS_10BitTracker12RegisterCellESt4lessIjESaISt4pairIKjS6_EEERSD_ENK3$_0clERKS6_SG_" data-ref-filename="_ZZNK4llvm16HexagonEvaluator8evaluateERKNS_12MachineInstrERKSt3mapIjNS_10BitTracker12RegisterCellESt4lessIjESaISt4pairIKjS6_EEERSD_ENK3$_0clERKS6_SG_">(<a class="member fn" href="BitTracker.h.html#_ZNK4llvm10BitTracker16MachineEvaluator4eSXTERKNS0_12RegisterCellEt" title='llvm::BitTracker::MachineEvaluator::eSXT' data-ref="_ZNK4llvm10BitTracker16MachineEvaluator4eSXTERKNS0_12RegisterCellEt" data-ref-filename="_ZNK4llvm10BitTracker16MachineEvaluator4eSXTERKNS0_12RegisterCellEt">eSXT</a>(<a class="local col9 ref" href="#139RC" title='RC' data-ref="139RC" data-ref-filename="139RC">RC</a>, <a class="local col5 ref" href="#135Wd" title='Wd' data-ref="135Wd" data-ref-filename="135Wd">Wd</a>), <a class="local col0 ref" href="#30Outputs" title='Outputs' data-ref="30Outputs" data-ref-filename="30Outputs">Outputs</a>)</a>;</td></tr>
<tr><th id="725">725</th><td>    }</td></tr>
<tr><th id="726">726</th><td>    <b>case</b> <a class="enum" href="../../../../build/lib/Target/Hexagon/HexagonGenInstrInfo.inc.html#llvm::Hexagon::S2_insert" title='llvm::Hexagon::S2_insert' data-ref="llvm::Hexagon::S2_insert" data-ref-filename="llvm..Hexagon..S2_insert">S2_insert</a>:</td></tr>
<tr><th id="727">727</th><td>    <b>case</b> <a class="enum" href="../../../../build/lib/Target/Hexagon/HexagonGenInstrInfo.inc.html#llvm::Hexagon::S2_insertp" title='llvm::Hexagon::S2_insertp' data-ref="llvm::Hexagon::S2_insertp" data-ref-filename="llvm..Hexagon..S2_insertp">S2_insertp</a>: {</td></tr>
<tr><th id="728">728</th><td>      <a class="typedef" href="../../../../../include/bits/stdint-uintn.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t" data-ref-filename="uint16_t">uint16_t</a> <dfn class="local col0 decl" id="140Wd" title='Wd' data-type='uint16_t' data-ref="140Wd" data-ref-filename="140Wd">Wd</dfn> = <a class="macro" href="#251" title="MI.getOperand(3).getImm()" data-ref="_M/im">im</a>(<var>3</var>), <dfn class="local col1 decl" id="141Of" title='Of' data-type='uint16_t' data-ref="141Of" data-ref-filename="141Of">Of</dfn> = <a class="macro" href="#251" title="MI.getOperand(4).getImm()" data-ref="_M/im">im</a>(<var>4</var>);</td></tr>
<tr><th id="729">729</th><td>      <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(Wd &lt; W0 &amp;&amp; Of &lt; W0);</td></tr>
<tr><th id="730">730</th><td>      <i>// If Wd+Of exceeds W0, the inserted bits are truncated.</i></td></tr>
<tr><th id="731">731</th><td>      <b>if</b> (<a class="local col0 ref" href="#140Wd" title='Wd' data-ref="140Wd" data-ref-filename="140Wd">Wd</a>+<a class="local col1 ref" href="#141Of" title='Of' data-ref="141Of" data-ref-filename="141Of">Of</a> &gt; <a class="local col1 ref" href="#61W0" title='W0' data-ref="61W0" data-ref-filename="61W0">W0</a>)</td></tr>
<tr><th id="732">732</th><td>        <a class="local col0 ref" href="#140Wd" title='Wd' data-ref="140Wd" data-ref-filename="140Wd">Wd</a> = <a class="local col1 ref" href="#61W0" title='W0' data-ref="61W0" data-ref-filename="61W0">W0</a>-<a class="local col1 ref" href="#141Of" title='Of' data-ref="141Of" data-ref-filename="141Of">Of</a>;</td></tr>
<tr><th id="733">733</th><td>      <b>if</b> (<a class="local col0 ref" href="#140Wd" title='Wd' data-ref="140Wd" data-ref-filename="140Wd">Wd</a> == <var>0</var>)</td></tr>
<tr><th id="734">734</th><td>        <b>return</b> <a class="local col6 ref" href="#36rr0" title='rr0' data-ref="36rr0" data-ref-filename="36rr0">rr0</a><a class="tu ref fn" href="#_ZZNK4llvm16HexagonEvaluator8evaluateERKNS_12MachineInstrERKSt3mapIjNS_10BitTracker12RegisterCellESt4lessIjESaISt4pairIKjS6_EEERSD_ENK3$_0clERKS6_SG_" title='llvm::HexagonEvaluator::evaluate(const llvm::MachineInstr &amp;, const llvm::HexagonEvaluator::CellMapType &amp;, llvm::HexagonEvaluator::CellMapType &amp;)::(anonymous class)::operator()' data-use='c' data-ref="_ZZNK4llvm16HexagonEvaluator8evaluateERKNS_12MachineInstrERKSt3mapIjNS_10BitTracker12RegisterCellESt4lessIjESaISt4pairIKjS6_EEERSD_ENK3$_0clERKS6_SG_" data-ref-filename="_ZZNK4llvm16HexagonEvaluator8evaluateERKNS_12MachineInstrERKSt3mapIjNS_10BitTracker12RegisterCellESt4lessIjESaISt4pairIKjS6_EEERSD_ENK3$_0clERKS6_SG_">(<a class="macro" href="#250" title="RegisterCell::ref(getCell(Reg[1], Inputs))" data-ref="_M/rc">rc</a>(<var>1</var>), <a class="local col0 ref" href="#30Outputs" title='Outputs' data-ref="30Outputs" data-ref-filename="30Outputs">Outputs</a>)</a>;</td></tr>
<tr><th id="735">735</th><td>      <b>return</b> <a class="local col6 ref" href="#36rr0" title='rr0' data-ref="36rr0" data-ref-filename="36rr0">rr0</a><a class="tu ref fn" href="#_ZZNK4llvm16HexagonEvaluator8evaluateERKNS_12MachineInstrERKSt3mapIjNS_10BitTracker12RegisterCellESt4lessIjESaISt4pairIKjS6_EEERSD_ENK3$_0clERKS6_SG_" title='llvm::HexagonEvaluator::evaluate(const llvm::MachineInstr &amp;, const llvm::HexagonEvaluator::CellMapType &amp;, llvm::HexagonEvaluator::CellMapType &amp;)::(anonymous class)::operator()' data-use='c' data-ref="_ZZNK4llvm16HexagonEvaluator8evaluateERKNS_12MachineInstrERKSt3mapIjNS_10BitTracker12RegisterCellESt4lessIjESaISt4pairIKjS6_EEERSD_ENK3$_0clERKS6_SG_" data-ref-filename="_ZZNK4llvm16HexagonEvaluator8evaluateERKNS_12MachineInstrERKSt3mapIjNS_10BitTracker12RegisterCellESt4lessIjESaISt4pairIKjS6_EEERSD_ENK3$_0clERKS6_SG_">(<a class="member fn" href="BitTracker.h.html#_ZNK4llvm10BitTracker16MachineEvaluator4eINSERKNS0_12RegisterCellES4_t" title='llvm::BitTracker::MachineEvaluator::eINS' data-ref="_ZNK4llvm10BitTracker16MachineEvaluator4eINSERKNS0_12RegisterCellES4_t" data-ref-filename="_ZNK4llvm10BitTracker16MachineEvaluator4eINSERKNS0_12RegisterCellES4_t">eINS</a>(<a class="macro" href="#250" title="RegisterCell::ref(getCell(Reg[1], Inputs))" data-ref="_M/rc">rc</a>(<var>1</var>), <a class="member fn" href="BitTracker.h.html#_ZNK4llvm10BitTracker16MachineEvaluator4eXTRERKNS0_12RegisterCellEtt" title='llvm::BitTracker::MachineEvaluator::eXTR' data-ref="_ZNK4llvm10BitTracker16MachineEvaluator4eXTRERKNS0_12RegisterCellEtt" data-ref-filename="_ZNK4llvm10BitTracker16MachineEvaluator4eXTRERKNS0_12RegisterCellEtt">eXTR</a>(<a class="macro" href="#250" title="RegisterCell::ref(getCell(Reg[2], Inputs))" data-ref="_M/rc">rc</a>(<var>2</var>), <var>0</var>, <a class="local col0 ref" href="#140Wd" title='Wd' data-ref="140Wd" data-ref-filename="140Wd">Wd</a>), <a class="local col1 ref" href="#141Of" title='Of' data-ref="141Of" data-ref-filename="141Of">Of</a>), <a class="local col0 ref" href="#30Outputs" title='Outputs' data-ref="30Outputs" data-ref-filename="30Outputs">Outputs</a>)</a>;</td></tr>
<tr><th id="736">736</th><td>    }</td></tr>
<tr><th id="737">737</th><td></td></tr>
<tr><th id="738">738</th><td>    <i>// Bit permutations:</i></td></tr>
<tr><th id="739">739</th><td></td></tr>
<tr><th id="740">740</th><td>    <b>case</b> <a class="enum" href="../../../../build/lib/Target/Hexagon/HexagonGenInstrInfo.inc.html#llvm::Hexagon::A2_combineii" title='llvm::Hexagon::A2_combineii' data-ref="llvm::Hexagon::A2_combineii" data-ref-filename="llvm..Hexagon..A2_combineii">A2_combineii</a>:</td></tr>
<tr><th id="741">741</th><td>    <b>case</b> <a class="enum" href="../../../../build/lib/Target/Hexagon/HexagonGenInstrInfo.inc.html#llvm::Hexagon::A4_combineii" title='llvm::Hexagon::A4_combineii' data-ref="llvm::Hexagon::A4_combineii" data-ref-filename="llvm..Hexagon..A4_combineii">A4_combineii</a>:</td></tr>
<tr><th id="742">742</th><td>    <b>case</b> <a class="enum" href="../../../../build/lib/Target/Hexagon/HexagonGenInstrInfo.inc.html#llvm::Hexagon::A4_combineir" title='llvm::Hexagon::A4_combineir' data-ref="llvm::Hexagon::A4_combineir" data-ref-filename="llvm..Hexagon..A4_combineir">A4_combineir</a>:</td></tr>
<tr><th id="743">743</th><td>    <b>case</b> <a class="enum" href="../../../../build/lib/Target/Hexagon/HexagonGenInstrInfo.inc.html#llvm::Hexagon::A4_combineri" title='llvm::Hexagon::A4_combineri' data-ref="llvm::Hexagon::A4_combineri" data-ref-filename="llvm..Hexagon..A4_combineri">A4_combineri</a>:</td></tr>
<tr><th id="744">744</th><td>    <b>case</b> <a class="enum" href="../../../../build/lib/Target/Hexagon/HexagonGenInstrInfo.inc.html#llvm::Hexagon::A2_combinew" title='llvm::Hexagon::A2_combinew' data-ref="llvm::Hexagon::A2_combinew" data-ref-filename="llvm..Hexagon..A2_combinew">A2_combinew</a>:</td></tr>
<tr><th id="745">745</th><td>    <b>case</b> <a class="enum" href="../../../../build/lib/Target/Hexagon/HexagonGenInstrInfo.inc.html#llvm::Hexagon::V6_vcombine" title='llvm::Hexagon::V6_vcombine' data-ref="llvm::Hexagon::V6_vcombine" data-ref-filename="llvm..Hexagon..V6_vcombine">V6_vcombine</a>:</td></tr>
<tr><th id="746">746</th><td>      <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(W0 % <var>2</var> == <var>0</var>);</td></tr>
<tr><th id="747">747</th><td>      <b>return</b> <a class="local col6 ref" href="#36rr0" title='rr0' data-ref="36rr0" data-ref-filename="36rr0">rr0</a><a class="tu ref fn" href="#_ZZNK4llvm16HexagonEvaluator8evaluateERKNS_12MachineInstrERKSt3mapIjNS_10BitTracker12RegisterCellESt4lessIjESaISt4pairIKjS6_EEERSD_ENK3$_0clERKS6_SG_" title='llvm::HexagonEvaluator::evaluate(const llvm::MachineInstr &amp;, const llvm::HexagonEvaluator::CellMapType &amp;, llvm::HexagonEvaluator::CellMapType &amp;)::(anonymous class)::operator()' data-use='c' data-ref="_ZZNK4llvm16HexagonEvaluator8evaluateERKNS_12MachineInstrERKSt3mapIjNS_10BitTracker12RegisterCellESt4lessIjESaISt4pairIKjS6_EEERSD_ENK3$_0clERKS6_SG_" data-ref-filename="_ZZNK4llvm16HexagonEvaluator8evaluateERKNS_12MachineInstrERKSt3mapIjNS_10BitTracker12RegisterCellESt4lessIjESaISt4pairIKjS6_EEERSD_ENK3$_0clERKS6_SG_">(<a class="local col9 ref" href="#39cop" title='cop' data-ref="39cop" data-ref-filename="39cop">cop</a><a class="tu ref fn" href="#_ZZNK4llvm16HexagonEvaluator8evaluateERKNS_12MachineInstrERKSt3mapIjNS_10BitTracker12RegisterCellESt4lessIjESaISt4pairIKjS6_EEERSD_ENK3$_3clEjt" title='llvm::HexagonEvaluator::evaluate(const llvm::MachineInstr &amp;, const llvm::HexagonEvaluator::CellMapType &amp;, llvm::HexagonEvaluator::CellMapType &amp;)::(anonymous class)::operator()' data-use='c' data-ref="_ZZNK4llvm16HexagonEvaluator8evaluateERKNS_12MachineInstrERKSt3mapIjNS_10BitTracker12RegisterCellESt4lessIjESaISt4pairIKjS6_EEERSD_ENK3$_3clEjt" data-ref-filename="_ZZNK4llvm16HexagonEvaluator8evaluateERKNS_12MachineInstrERKSt3mapIjNS_10BitTracker12RegisterCellESt4lessIjESaISt4pairIKjS6_EEERSD_ENK3$_3clEjt">(<var>2</var>, <a class="local col1 ref" href="#61W0" title='W0' data-ref="61W0" data-ref-filename="61W0">W0</a>/<var>2</var>)</a>.<a class="ref fn" href="BitTracker.h.html#_ZN4llvm10BitTracker12RegisterCell3catERKS1_" title='llvm::BitTracker::RegisterCell::cat' data-ref="_ZN4llvm10BitTracker12RegisterCell3catERKS1_" data-ref-filename="_ZN4llvm10BitTracker12RegisterCell3catERKS1_">cat</a>(<a class="local col9 ref" href="#39cop" title='cop' data-ref="39cop" data-ref-filename="39cop">cop</a><a class="tu ref fn" href="#_ZZNK4llvm16HexagonEvaluator8evaluateERKNS_12MachineInstrERKSt3mapIjNS_10BitTracker12RegisterCellESt4lessIjESaISt4pairIKjS6_EEERSD_ENK3$_3clEjt" title='llvm::HexagonEvaluator::evaluate(const llvm::MachineInstr &amp;, const llvm::HexagonEvaluator::CellMapType &amp;, llvm::HexagonEvaluator::CellMapType &amp;)::(anonymous class)::operator()' data-use='c' data-ref="_ZZNK4llvm16HexagonEvaluator8evaluateERKNS_12MachineInstrERKSt3mapIjNS_10BitTracker12RegisterCellESt4lessIjESaISt4pairIKjS6_EEERSD_ENK3$_3clEjt" data-ref-filename="_ZZNK4llvm16HexagonEvaluator8evaluateERKNS_12MachineInstrERKSt3mapIjNS_10BitTracker12RegisterCellESt4lessIjESaISt4pairIKjS6_EEERSD_ENK3$_3clEjt">(<var>1</var>, <a class="local col1 ref" href="#61W0" title='W0' data-ref="61W0" data-ref-filename="61W0">W0</a>/<var>2</var>)</a>), <a class="local col0 ref" href="#30Outputs" title='Outputs' data-ref="30Outputs" data-ref-filename="30Outputs">Outputs</a>)</a>;</td></tr>
<tr><th id="748">748</th><td>    <b>case</b> <a class="enum" href="../../../../build/lib/Target/Hexagon/HexagonGenInstrInfo.inc.html#llvm::Hexagon::A2_combine_ll" title='llvm::Hexagon::A2_combine_ll' data-ref="llvm::Hexagon::A2_combine_ll" data-ref-filename="llvm..Hexagon..A2_combine_ll">A2_combine_ll</a>:</td></tr>
<tr><th id="749">749</th><td>    <b>case</b> <a class="enum" href="../../../../build/lib/Target/Hexagon/HexagonGenInstrInfo.inc.html#llvm::Hexagon::A2_combine_lh" title='llvm::Hexagon::A2_combine_lh' data-ref="llvm::Hexagon::A2_combine_lh" data-ref-filename="llvm..Hexagon..A2_combine_lh">A2_combine_lh</a>:</td></tr>
<tr><th id="750">750</th><td>    <b>case</b> <a class="enum" href="../../../../build/lib/Target/Hexagon/HexagonGenInstrInfo.inc.html#llvm::Hexagon::A2_combine_hl" title='llvm::Hexagon::A2_combine_hl' data-ref="llvm::Hexagon::A2_combine_hl" data-ref-filename="llvm..Hexagon..A2_combine_hl">A2_combine_hl</a>:</td></tr>
<tr><th id="751">751</th><td>    <b>case</b> <a class="enum" href="../../../../build/lib/Target/Hexagon/HexagonGenInstrInfo.inc.html#llvm::Hexagon::A2_combine_hh" title='llvm::Hexagon::A2_combine_hh' data-ref="llvm::Hexagon::A2_combine_hh" data-ref-filename="llvm..Hexagon..A2_combine_hh">A2_combine_hh</a>: {</td></tr>
<tr><th id="752">752</th><td>      <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(W0 == <var>32</var>);</td></tr>
<tr><th id="753">753</th><td>      <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(getRegBitWidth(Reg[<var>1</var>]) == <var>32</var> &amp;&amp; getRegBitWidth(Reg[<var>2</var>]) == <var>32</var>);</td></tr>
<tr><th id="754">754</th><td>      <i>// Low half in the output is 0 for _ll and _hl, 1 otherwise:</i></td></tr>
<tr><th id="755">755</th><td>      <em>unsigned</em> <dfn class="local col2 decl" id="142LoH" title='LoH' data-type='unsigned int' data-ref="142LoH" data-ref-filename="142LoH">LoH</dfn> = !(<a class="local col3 ref" href="#33Opc" title='Opc' data-ref="33Opc" data-ref-filename="33Opc">Opc</a> == <a class="enum" href="../../../../build/lib/Target/Hexagon/HexagonGenInstrInfo.inc.html#llvm::Hexagon::A2_combine_ll" title='llvm::Hexagon::A2_combine_ll' data-ref="llvm::Hexagon::A2_combine_ll" data-ref-filename="llvm..Hexagon..A2_combine_ll">A2_combine_ll</a> || <a class="local col3 ref" href="#33Opc" title='Opc' data-ref="33Opc" data-ref-filename="33Opc">Opc</a> == <a class="enum" href="../../../../build/lib/Target/Hexagon/HexagonGenInstrInfo.inc.html#llvm::Hexagon::A2_combine_hl" title='llvm::Hexagon::A2_combine_hl' data-ref="llvm::Hexagon::A2_combine_hl" data-ref-filename="llvm..Hexagon..A2_combine_hl">A2_combine_hl</a>);</td></tr>
<tr><th id="756">756</th><td>      <i>// High half in the output is 0 for _ll and _lh, 1 otherwise:</i></td></tr>
<tr><th id="757">757</th><td>      <em>unsigned</em> <dfn class="local col3 decl" id="143HiH" title='HiH' data-type='unsigned int' data-ref="143HiH" data-ref-filename="143HiH">HiH</dfn> = !(<a class="local col3 ref" href="#33Opc" title='Opc' data-ref="33Opc" data-ref-filename="33Opc">Opc</a> == <a class="enum" href="../../../../build/lib/Target/Hexagon/HexagonGenInstrInfo.inc.html#llvm::Hexagon::A2_combine_ll" title='llvm::Hexagon::A2_combine_ll' data-ref="llvm::Hexagon::A2_combine_ll" data-ref-filename="llvm..Hexagon..A2_combine_ll">A2_combine_ll</a> || <a class="local col3 ref" href="#33Opc" title='Opc' data-ref="33Opc" data-ref-filename="33Opc">Opc</a> == <a class="enum" href="../../../../build/lib/Target/Hexagon/HexagonGenInstrInfo.inc.html#llvm::Hexagon::A2_combine_lh" title='llvm::Hexagon::A2_combine_lh' data-ref="llvm::Hexagon::A2_combine_lh" data-ref-filename="llvm..Hexagon..A2_combine_lh">A2_combine_lh</a>);</td></tr>
<tr><th id="758">758</th><td>      <a class="typedef" href="HexagonBitTracker.h.html#llvm::HexagonEvaluator::RegisterCell" title='llvm::HexagonEvaluator::RegisterCell' data-type='BitTracker::RegisterCell' data-ref="llvm::HexagonEvaluator::RegisterCell" data-ref-filename="llvm..HexagonEvaluator..RegisterCell">RegisterCell</a> <dfn class="local col4 decl" id="144R1" title='R1' data-type='llvm::HexagonEvaluator::RegisterCell' data-ref="144R1" data-ref-filename="144R1">R1</dfn> = <a class="macro" href="#250" title="RegisterCell::ref(getCell(Reg[1], Inputs))" data-ref="_M/rc">rc</a>(<var>1</var>);</td></tr>
<tr><th id="759">759</th><td>      <a class="typedef" href="HexagonBitTracker.h.html#llvm::HexagonEvaluator::RegisterCell" title='llvm::HexagonEvaluator::RegisterCell' data-type='BitTracker::RegisterCell' data-ref="llvm::HexagonEvaluator::RegisterCell" data-ref-filename="llvm..HexagonEvaluator..RegisterCell">RegisterCell</a> <dfn class="local col5 decl" id="145R2" title='R2' data-type='llvm::HexagonEvaluator::RegisterCell' data-ref="145R2" data-ref-filename="145R2">R2</dfn> = <a class="macro" href="#250" title="RegisterCell::ref(getCell(Reg[2], Inputs))" data-ref="_M/rc">rc</a>(<var>2</var>);</td></tr>
<tr><th id="760">760</th><td>      <a class="typedef" href="HexagonBitTracker.h.html#llvm::HexagonEvaluator::RegisterCell" title='llvm::HexagonEvaluator::RegisterCell' data-type='BitTracker::RegisterCell' data-ref="llvm::HexagonEvaluator::RegisterCell" data-ref-filename="llvm..HexagonEvaluator..RegisterCell">RegisterCell</a> <dfn class="local col6 decl" id="146RC" title='RC' data-type='llvm::HexagonEvaluator::RegisterCell' data-ref="146RC" data-ref-filename="146RC">RC</dfn> = <a class="ref fn fake" href="BitTracker.h.html#300" title='llvm::BitTracker::RegisterCell::RegisterCell' data-ref="_ZN4llvm10BitTracker12RegisterCellC1ERKS1_" data-ref-filename="_ZN4llvm10BitTracker12RegisterCellC1ERKS1_"></a><a class="local col0 ref" href="#50half" title='half' data-ref="50half" data-ref-filename="50half">half</a><a class="tu ref fn" href="#_ZZNK4llvm16HexagonEvaluator8evaluateERKNS_12MachineInstrERKSt3mapIjNS_10BitTracker12RegisterCellESt4lessIjESaISt4pairIKjS6_EEERSD_ENK3$_4clERKS6_j" title='llvm::HexagonEvaluator::evaluate(const llvm::MachineInstr &amp;, const llvm::HexagonEvaluator::CellMapType &amp;, llvm::HexagonEvaluator::CellMapType &amp;)::(anonymous class)::operator()' data-use='c' data-ref="_ZZNK4llvm16HexagonEvaluator8evaluateERKNS_12MachineInstrERKSt3mapIjNS_10BitTracker12RegisterCellESt4lessIjESaISt4pairIKjS6_EEERSD_ENK3$_4clERKS6_j" data-ref-filename="_ZZNK4llvm16HexagonEvaluator8evaluateERKNS_12MachineInstrERKSt3mapIjNS_10BitTracker12RegisterCellESt4lessIjESaISt4pairIKjS6_EEERSD_ENK3$_4clERKS6_j">(<a class="local col5 ref" href="#145R2" title='R2' data-ref="145R2" data-ref-filename="145R2">R2</a>, <a class="local col2 ref" href="#142LoH" title='LoH' data-ref="142LoH" data-ref-filename="142LoH">LoH</a>)</a>.<a class="ref fn" href="BitTracker.h.html#_ZN4llvm10BitTracker12RegisterCell3catERKS1_" title='llvm::BitTracker::RegisterCell::cat' data-ref="_ZN4llvm10BitTracker12RegisterCell3catERKS1_" data-ref-filename="_ZN4llvm10BitTracker12RegisterCell3catERKS1_">cat</a>(<a class="local col0 ref" href="#50half" title='half' data-ref="50half" data-ref-filename="50half">half</a><a class="tu ref fn" href="#_ZZNK4llvm16HexagonEvaluator8evaluateERKNS_12MachineInstrERKSt3mapIjNS_10BitTracker12RegisterCellESt4lessIjESaISt4pairIKjS6_EEERSD_ENK3$_4clERKS6_j" title='llvm::HexagonEvaluator::evaluate(const llvm::MachineInstr &amp;, const llvm::HexagonEvaluator::CellMapType &amp;, llvm::HexagonEvaluator::CellMapType &amp;)::(anonymous class)::operator()' data-use='c' data-ref="_ZZNK4llvm16HexagonEvaluator8evaluateERKNS_12MachineInstrERKSt3mapIjNS_10BitTracker12RegisterCellESt4lessIjESaISt4pairIKjS6_EEERSD_ENK3$_4clERKS6_j" data-ref-filename="_ZZNK4llvm16HexagonEvaluator8evaluateERKNS_12MachineInstrERKSt3mapIjNS_10BitTracker12RegisterCellESt4lessIjESaISt4pairIKjS6_EEERSD_ENK3$_4clERKS6_j">(<a class="local col4 ref" href="#144R1" title='R1' data-ref="144R1" data-ref-filename="144R1">R1</a>, <a class="local col3 ref" href="#143HiH" title='HiH' data-ref="143HiH" data-ref-filename="143HiH">HiH</a>)</a>);</td></tr>
<tr><th id="761">761</th><td>      <b>return</b> <a class="local col6 ref" href="#36rr0" title='rr0' data-ref="36rr0" data-ref-filename="36rr0">rr0</a><a class="tu ref fn" href="#_ZZNK4llvm16HexagonEvaluator8evaluateERKNS_12MachineInstrERKSt3mapIjNS_10BitTracker12RegisterCellESt4lessIjESaISt4pairIKjS6_EEERSD_ENK3$_0clERKS6_SG_" title='llvm::HexagonEvaluator::evaluate(const llvm::MachineInstr &amp;, const llvm::HexagonEvaluator::CellMapType &amp;, llvm::HexagonEvaluator::CellMapType &amp;)::(anonymous class)::operator()' data-use='c' data-ref="_ZZNK4llvm16HexagonEvaluator8evaluateERKNS_12MachineInstrERKSt3mapIjNS_10BitTracker12RegisterCellESt4lessIjESaISt4pairIKjS6_EEERSD_ENK3$_0clERKS6_SG_" data-ref-filename="_ZZNK4llvm16HexagonEvaluator8evaluateERKNS_12MachineInstrERKSt3mapIjNS_10BitTracker12RegisterCellESt4lessIjESaISt4pairIKjS6_EEERSD_ENK3$_0clERKS6_SG_">(<a class="local col6 ref" href="#146RC" title='RC' data-ref="146RC" data-ref-filename="146RC">RC</a>, <a class="local col0 ref" href="#30Outputs" title='Outputs' data-ref="30Outputs" data-ref-filename="30Outputs">Outputs</a>)</a>;</td></tr>
<tr><th id="762">762</th><td>    }</td></tr>
<tr><th id="763">763</th><td>    <b>case</b> <a class="enum" href="../../../../build/lib/Target/Hexagon/HexagonGenInstrInfo.inc.html#llvm::Hexagon::S2_packhl" title='llvm::Hexagon::S2_packhl' data-ref="llvm::Hexagon::S2_packhl" data-ref-filename="llvm..Hexagon..S2_packhl">S2_packhl</a>: {</td></tr>
<tr><th id="764">764</th><td>      <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(W0 == <var>64</var>);</td></tr>
<tr><th id="765">765</th><td>      <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(getRegBitWidth(Reg[<var>1</var>]) == <var>32</var> &amp;&amp; getRegBitWidth(Reg[<var>2</var>]) == <var>32</var>);</td></tr>
<tr><th id="766">766</th><td>      <a class="typedef" href="HexagonBitTracker.h.html#llvm::HexagonEvaluator::RegisterCell" title='llvm::HexagonEvaluator::RegisterCell' data-type='BitTracker::RegisterCell' data-ref="llvm::HexagonEvaluator::RegisterCell" data-ref-filename="llvm..HexagonEvaluator..RegisterCell">RegisterCell</a> <dfn class="local col7 decl" id="147R1" title='R1' data-type='llvm::HexagonEvaluator::RegisterCell' data-ref="147R1" data-ref-filename="147R1">R1</dfn> = <a class="macro" href="#250" title="RegisterCell::ref(getCell(Reg[1], Inputs))" data-ref="_M/rc">rc</a>(<var>1</var>);</td></tr>
<tr><th id="767">767</th><td>      <a class="typedef" href="HexagonBitTracker.h.html#llvm::HexagonEvaluator::RegisterCell" title='llvm::HexagonEvaluator::RegisterCell' data-type='BitTracker::RegisterCell' data-ref="llvm::HexagonEvaluator::RegisterCell" data-ref-filename="llvm..HexagonEvaluator..RegisterCell">RegisterCell</a> <dfn class="local col8 decl" id="148R2" title='R2' data-type='llvm::HexagonEvaluator::RegisterCell' data-ref="148R2" data-ref-filename="148R2">R2</dfn> = <a class="macro" href="#250" title="RegisterCell::ref(getCell(Reg[2], Inputs))" data-ref="_M/rc">rc</a>(<var>2</var>);</td></tr>
<tr><th id="768">768</th><td>      <a class="typedef" href="HexagonBitTracker.h.html#llvm::HexagonEvaluator::RegisterCell" title='llvm::HexagonEvaluator::RegisterCell' data-type='BitTracker::RegisterCell' data-ref="llvm::HexagonEvaluator::RegisterCell" data-ref-filename="llvm..HexagonEvaluator..RegisterCell">RegisterCell</a> <dfn class="local col9 decl" id="149RC" title='RC' data-type='llvm::HexagonEvaluator::RegisterCell' data-ref="149RC" data-ref-filename="149RC">RC</dfn> = <a class="ref fn fake" href="BitTracker.h.html#300" title='llvm::BitTracker::RegisterCell::RegisterCell' data-ref="_ZN4llvm10BitTracker12RegisterCellC1ERKS1_" data-ref-filename="_ZN4llvm10BitTracker12RegisterCellC1ERKS1_"></a><a class="local col0 ref" href="#50half" title='half' data-ref="50half" data-ref-filename="50half">half</a><a class="tu ref fn" href="#_ZZNK4llvm16HexagonEvaluator8evaluateERKNS_12MachineInstrERKSt3mapIjNS_10BitTracker12RegisterCellESt4lessIjESaISt4pairIKjS6_EEERSD_ENK3$_4clERKS6_j" title='llvm::HexagonEvaluator::evaluate(const llvm::MachineInstr &amp;, const llvm::HexagonEvaluator::CellMapType &amp;, llvm::HexagonEvaluator::CellMapType &amp;)::(anonymous class)::operator()' data-use='c' data-ref="_ZZNK4llvm16HexagonEvaluator8evaluateERKNS_12MachineInstrERKSt3mapIjNS_10BitTracker12RegisterCellESt4lessIjESaISt4pairIKjS6_EEERSD_ENK3$_4clERKS6_j" data-ref-filename="_ZZNK4llvm16HexagonEvaluator8evaluateERKNS_12MachineInstrERKSt3mapIjNS_10BitTracker12RegisterCellESt4lessIjESaISt4pairIKjS6_EEERSD_ENK3$_4clERKS6_j">(<a class="local col8 ref" href="#148R2" title='R2' data-ref="148R2" data-ref-filename="148R2">R2</a>, <var>0</var>)</a>.<a class="ref fn" href="BitTracker.h.html#_ZN4llvm10BitTracker12RegisterCell3catERKS1_" title='llvm::BitTracker::RegisterCell::cat' data-ref="_ZN4llvm10BitTracker12RegisterCell3catERKS1_" data-ref-filename="_ZN4llvm10BitTracker12RegisterCell3catERKS1_">cat</a>(<a class="local col0 ref" href="#50half" title='half' data-ref="50half" data-ref-filename="50half">half</a><a class="tu ref fn" href="#_ZZNK4llvm16HexagonEvaluator8evaluateERKNS_12MachineInstrERKSt3mapIjNS_10BitTracker12RegisterCellESt4lessIjESaISt4pairIKjS6_EEERSD_ENK3$_4clERKS6_j" title='llvm::HexagonEvaluator::evaluate(const llvm::MachineInstr &amp;, const llvm::HexagonEvaluator::CellMapType &amp;, llvm::HexagonEvaluator::CellMapType &amp;)::(anonymous class)::operator()' data-use='c' data-ref="_ZZNK4llvm16HexagonEvaluator8evaluateERKNS_12MachineInstrERKSt3mapIjNS_10BitTracker12RegisterCellESt4lessIjESaISt4pairIKjS6_EEERSD_ENK3$_4clERKS6_j" data-ref-filename="_ZZNK4llvm16HexagonEvaluator8evaluateERKNS_12MachineInstrERKSt3mapIjNS_10BitTracker12RegisterCellESt4lessIjESaISt4pairIKjS6_EEERSD_ENK3$_4clERKS6_j">(<a class="local col7 ref" href="#147R1" title='R1' data-ref="147R1" data-ref-filename="147R1">R1</a>, <var>0</var>)</a>).<a class="ref fn" href="BitTracker.h.html#_ZN4llvm10BitTracker12RegisterCell3catERKS1_" title='llvm::BitTracker::RegisterCell::cat' data-ref="_ZN4llvm10BitTracker12RegisterCell3catERKS1_" data-ref-filename="_ZN4llvm10BitTracker12RegisterCell3catERKS1_">cat</a>(<a class="local col0 ref" href="#50half" title='half' data-ref="50half" data-ref-filename="50half">half</a><a class="tu ref fn" href="#_ZZNK4llvm16HexagonEvaluator8evaluateERKNS_12MachineInstrERKSt3mapIjNS_10BitTracker12RegisterCellESt4lessIjESaISt4pairIKjS6_EEERSD_ENK3$_4clERKS6_j" title='llvm::HexagonEvaluator::evaluate(const llvm::MachineInstr &amp;, const llvm::HexagonEvaluator::CellMapType &amp;, llvm::HexagonEvaluator::CellMapType &amp;)::(anonymous class)::operator()' data-use='c' data-ref="_ZZNK4llvm16HexagonEvaluator8evaluateERKNS_12MachineInstrERKSt3mapIjNS_10BitTracker12RegisterCellESt4lessIjESaISt4pairIKjS6_EEERSD_ENK3$_4clERKS6_j" data-ref-filename="_ZZNK4llvm16HexagonEvaluator8evaluateERKNS_12MachineInstrERKSt3mapIjNS_10BitTracker12RegisterCellESt4lessIjESaISt4pairIKjS6_EEERSD_ENK3$_4clERKS6_j">(<a class="local col8 ref" href="#148R2" title='R2' data-ref="148R2" data-ref-filename="148R2">R2</a>, <var>1</var>)</a>)</td></tr>
<tr><th id="769">769</th><td>                                   .<a class="ref fn" href="BitTracker.h.html#_ZN4llvm10BitTracker12RegisterCell3catERKS1_" title='llvm::BitTracker::RegisterCell::cat' data-ref="_ZN4llvm10BitTracker12RegisterCell3catERKS1_" data-ref-filename="_ZN4llvm10BitTracker12RegisterCell3catERKS1_">cat</a>(<a class="local col0 ref" href="#50half" title='half' data-ref="50half" data-ref-filename="50half">half</a><a class="tu ref fn" href="#_ZZNK4llvm16HexagonEvaluator8evaluateERKNS_12MachineInstrERKSt3mapIjNS_10BitTracker12RegisterCellESt4lessIjESaISt4pairIKjS6_EEERSD_ENK3$_4clERKS6_j" title='llvm::HexagonEvaluator::evaluate(const llvm::MachineInstr &amp;, const llvm::HexagonEvaluator::CellMapType &amp;, llvm::HexagonEvaluator::CellMapType &amp;)::(anonymous class)::operator()' data-use='c' data-ref="_ZZNK4llvm16HexagonEvaluator8evaluateERKNS_12MachineInstrERKSt3mapIjNS_10BitTracker12RegisterCellESt4lessIjESaISt4pairIKjS6_EEERSD_ENK3$_4clERKS6_j" data-ref-filename="_ZZNK4llvm16HexagonEvaluator8evaluateERKNS_12MachineInstrERKSt3mapIjNS_10BitTracker12RegisterCellESt4lessIjESaISt4pairIKjS6_EEERSD_ENK3$_4clERKS6_j">(<a class="local col7 ref" href="#147R1" title='R1' data-ref="147R1" data-ref-filename="147R1">R1</a>, <var>1</var>)</a>);</td></tr>
<tr><th id="770">770</th><td>      <b>return</b> <a class="local col6 ref" href="#36rr0" title='rr0' data-ref="36rr0" data-ref-filename="36rr0">rr0</a><a class="tu ref fn" href="#_ZZNK4llvm16HexagonEvaluator8evaluateERKNS_12MachineInstrERKSt3mapIjNS_10BitTracker12RegisterCellESt4lessIjESaISt4pairIKjS6_EEERSD_ENK3$_0clERKS6_SG_" title='llvm::HexagonEvaluator::evaluate(const llvm::MachineInstr &amp;, const llvm::HexagonEvaluator::CellMapType &amp;, llvm::HexagonEvaluator::CellMapType &amp;)::(anonymous class)::operator()' data-use='c' data-ref="_ZZNK4llvm16HexagonEvaluator8evaluateERKNS_12MachineInstrERKSt3mapIjNS_10BitTracker12RegisterCellESt4lessIjESaISt4pairIKjS6_EEERSD_ENK3$_0clERKS6_SG_" data-ref-filename="_ZZNK4llvm16HexagonEvaluator8evaluateERKNS_12MachineInstrERKSt3mapIjNS_10BitTracker12RegisterCellESt4lessIjESaISt4pairIKjS6_EEERSD_ENK3$_0clERKS6_SG_">(<a class="local col9 ref" href="#149RC" title='RC' data-ref="149RC" data-ref-filename="149RC">RC</a>, <a class="local col0 ref" href="#30Outputs" title='Outputs' data-ref="30Outputs" data-ref-filename="30Outputs">Outputs</a>)</a>;</td></tr>
<tr><th id="771">771</th><td>    }</td></tr>
<tr><th id="772">772</th><td>    <b>case</b> <a class="enum" href="../../../../build/lib/Target/Hexagon/HexagonGenInstrInfo.inc.html#llvm::Hexagon::S2_shuffeb" title='llvm::Hexagon::S2_shuffeb' data-ref="llvm::Hexagon::S2_shuffeb" data-ref-filename="llvm..Hexagon..S2_shuffeb">S2_shuffeb</a>: {</td></tr>
<tr><th id="773">773</th><td>      <a class="typedef" href="HexagonBitTracker.h.html#llvm::HexagonEvaluator::RegisterCell" title='llvm::HexagonEvaluator::RegisterCell' data-type='BitTracker::RegisterCell' data-ref="llvm::HexagonEvaluator::RegisterCell" data-ref-filename="llvm..HexagonEvaluator..RegisterCell">RegisterCell</a> <dfn class="local col0 decl" id="150RC" title='RC' data-type='llvm::HexagonEvaluator::RegisterCell' data-ref="150RC" data-ref-filename="150RC">RC</dfn> = <a class="local col3 ref" href="#53shuffle" title='shuffle' data-ref="53shuffle" data-ref-filename="53shuffle">shuffle</a><a class="tu ref fn" href="#_ZZNK4llvm16HexagonEvaluator8evaluateERKNS_12MachineInstrERKSt3mapIjNS_10BitTracker12RegisterCellESt4lessIjESaISt4pairIKjS6_EEERSD_ENK3$_5clERKS6_SJ_tb" title='llvm::HexagonEvaluator::evaluate(const llvm::MachineInstr &amp;, const llvm::HexagonEvaluator::CellMapType &amp;, llvm::HexagonEvaluator::CellMapType &amp;)::(anonymous class)::operator()' data-use='c' data-ref="_ZZNK4llvm16HexagonEvaluator8evaluateERKNS_12MachineInstrERKSt3mapIjNS_10BitTracker12RegisterCellESt4lessIjESaISt4pairIKjS6_EEERSD_ENK3$_5clERKS6_SJ_tb" data-ref-filename="_ZZNK4llvm16HexagonEvaluator8evaluateERKNS_12MachineInstrERKSt3mapIjNS_10BitTracker12RegisterCellESt4lessIjESaISt4pairIKjS6_EEERSD_ENK3$_5clERKS6_SJ_tb">(<a class="macro" href="#250" title="RegisterCell::ref(getCell(Reg[1], Inputs))" data-ref="_M/rc">rc</a>(<var>1</var>), <a class="macro" href="#250" title="RegisterCell::ref(getCell(Reg[2], Inputs))" data-ref="_M/rc">rc</a>(<var>2</var>), <var>8</var>, <b>false</b>)</a>;</td></tr>
<tr><th id="774">774</th><td>      <b>return</b> <a class="local col6 ref" href="#36rr0" title='rr0' data-ref="36rr0" data-ref-filename="36rr0">rr0</a><a class="tu ref fn" href="#_ZZNK4llvm16HexagonEvaluator8evaluateERKNS_12MachineInstrERKSt3mapIjNS_10BitTracker12RegisterCellESt4lessIjESaISt4pairIKjS6_EEERSD_ENK3$_0clERKS6_SG_" title='llvm::HexagonEvaluator::evaluate(const llvm::MachineInstr &amp;, const llvm::HexagonEvaluator::CellMapType &amp;, llvm::HexagonEvaluator::CellMapType &amp;)::(anonymous class)::operator()' data-use='c' data-ref="_ZZNK4llvm16HexagonEvaluator8evaluateERKNS_12MachineInstrERKSt3mapIjNS_10BitTracker12RegisterCellESt4lessIjESaISt4pairIKjS6_EEERSD_ENK3$_0clERKS6_SG_" data-ref-filename="_ZZNK4llvm16HexagonEvaluator8evaluateERKNS_12MachineInstrERKSt3mapIjNS_10BitTracker12RegisterCellESt4lessIjESaISt4pairIKjS6_EEERSD_ENK3$_0clERKS6_SG_">(<a class="local col0 ref" href="#150RC" title='RC' data-ref="150RC" data-ref-filename="150RC">RC</a>, <a class="local col0 ref" href="#30Outputs" title='Outputs' data-ref="30Outputs" data-ref-filename="30Outputs">Outputs</a>)</a>;</td></tr>
<tr><th id="775">775</th><td>    }</td></tr>
<tr><th id="776">776</th><td>    <b>case</b> <a class="enum" href="../../../../build/lib/Target/Hexagon/HexagonGenInstrInfo.inc.html#llvm::Hexagon::S2_shuffeh" title='llvm::Hexagon::S2_shuffeh' data-ref="llvm::Hexagon::S2_shuffeh" data-ref-filename="llvm..Hexagon..S2_shuffeh">S2_shuffeh</a>: {</td></tr>
<tr><th id="777">777</th><td>      <a class="typedef" href="HexagonBitTracker.h.html#llvm::HexagonEvaluator::RegisterCell" title='llvm::HexagonEvaluator::RegisterCell' data-type='BitTracker::RegisterCell' data-ref="llvm::HexagonEvaluator::RegisterCell" data-ref-filename="llvm..HexagonEvaluator..RegisterCell">RegisterCell</a> <dfn class="local col1 decl" id="151RC" title='RC' data-type='llvm::HexagonEvaluator::RegisterCell' data-ref="151RC" data-ref-filename="151RC">RC</dfn> = <a class="local col3 ref" href="#53shuffle" title='shuffle' data-ref="53shuffle" data-ref-filename="53shuffle">shuffle</a><a class="tu ref fn" href="#_ZZNK4llvm16HexagonEvaluator8evaluateERKNS_12MachineInstrERKSt3mapIjNS_10BitTracker12RegisterCellESt4lessIjESaISt4pairIKjS6_EEERSD_ENK3$_5clERKS6_SJ_tb" title='llvm::HexagonEvaluator::evaluate(const llvm::MachineInstr &amp;, const llvm::HexagonEvaluator::CellMapType &amp;, llvm::HexagonEvaluator::CellMapType &amp;)::(anonymous class)::operator()' data-use='c' data-ref="_ZZNK4llvm16HexagonEvaluator8evaluateERKNS_12MachineInstrERKSt3mapIjNS_10BitTracker12RegisterCellESt4lessIjESaISt4pairIKjS6_EEERSD_ENK3$_5clERKS6_SJ_tb" data-ref-filename="_ZZNK4llvm16HexagonEvaluator8evaluateERKNS_12MachineInstrERKSt3mapIjNS_10BitTracker12RegisterCellESt4lessIjESaISt4pairIKjS6_EEERSD_ENK3$_5clERKS6_SJ_tb">(<a class="macro" href="#250" title="RegisterCell::ref(getCell(Reg[1], Inputs))" data-ref="_M/rc">rc</a>(<var>1</var>), <a class="macro" href="#250" title="RegisterCell::ref(getCell(Reg[2], Inputs))" data-ref="_M/rc">rc</a>(<var>2</var>), <var>16</var>, <b>false</b>)</a>;</td></tr>
<tr><th id="778">778</th><td>      <b>return</b> <a class="local col6 ref" href="#36rr0" title='rr0' data-ref="36rr0" data-ref-filename="36rr0">rr0</a><a class="tu ref fn" href="#_ZZNK4llvm16HexagonEvaluator8evaluateERKNS_12MachineInstrERKSt3mapIjNS_10BitTracker12RegisterCellESt4lessIjESaISt4pairIKjS6_EEERSD_ENK3$_0clERKS6_SG_" title='llvm::HexagonEvaluator::evaluate(const llvm::MachineInstr &amp;, const llvm::HexagonEvaluator::CellMapType &amp;, llvm::HexagonEvaluator::CellMapType &amp;)::(anonymous class)::operator()' data-use='c' data-ref="_ZZNK4llvm16HexagonEvaluator8evaluateERKNS_12MachineInstrERKSt3mapIjNS_10BitTracker12RegisterCellESt4lessIjESaISt4pairIKjS6_EEERSD_ENK3$_0clERKS6_SG_" data-ref-filename="_ZZNK4llvm16HexagonEvaluator8evaluateERKNS_12MachineInstrERKSt3mapIjNS_10BitTracker12RegisterCellESt4lessIjESaISt4pairIKjS6_EEERSD_ENK3$_0clERKS6_SG_">(<a class="local col1 ref" href="#151RC" title='RC' data-ref="151RC" data-ref-filename="151RC">RC</a>, <a class="local col0 ref" href="#30Outputs" title='Outputs' data-ref="30Outputs" data-ref-filename="30Outputs">Outputs</a>)</a>;</td></tr>
<tr><th id="779">779</th><td>    }</td></tr>
<tr><th id="780">780</th><td>    <b>case</b> <a class="enum" href="../../../../build/lib/Target/Hexagon/HexagonGenInstrInfo.inc.html#llvm::Hexagon::S2_shuffob" title='llvm::Hexagon::S2_shuffob' data-ref="llvm::Hexagon::S2_shuffob" data-ref-filename="llvm..Hexagon..S2_shuffob">S2_shuffob</a>: {</td></tr>
<tr><th id="781">781</th><td>      <a class="typedef" href="HexagonBitTracker.h.html#llvm::HexagonEvaluator::RegisterCell" title='llvm::HexagonEvaluator::RegisterCell' data-type='BitTracker::RegisterCell' data-ref="llvm::HexagonEvaluator::RegisterCell" data-ref-filename="llvm..HexagonEvaluator..RegisterCell">RegisterCell</a> <dfn class="local col2 decl" id="152RC" title='RC' data-type='llvm::HexagonEvaluator::RegisterCell' data-ref="152RC" data-ref-filename="152RC">RC</dfn> = <a class="local col3 ref" href="#53shuffle" title='shuffle' data-ref="53shuffle" data-ref-filename="53shuffle">shuffle</a><a class="tu ref fn" href="#_ZZNK4llvm16HexagonEvaluator8evaluateERKNS_12MachineInstrERKSt3mapIjNS_10BitTracker12RegisterCellESt4lessIjESaISt4pairIKjS6_EEERSD_ENK3$_5clERKS6_SJ_tb" title='llvm::HexagonEvaluator::evaluate(const llvm::MachineInstr &amp;, const llvm::HexagonEvaluator::CellMapType &amp;, llvm::HexagonEvaluator::CellMapType &amp;)::(anonymous class)::operator()' data-use='c' data-ref="_ZZNK4llvm16HexagonEvaluator8evaluateERKNS_12MachineInstrERKSt3mapIjNS_10BitTracker12RegisterCellESt4lessIjESaISt4pairIKjS6_EEERSD_ENK3$_5clERKS6_SJ_tb" data-ref-filename="_ZZNK4llvm16HexagonEvaluator8evaluateERKNS_12MachineInstrERKSt3mapIjNS_10BitTracker12RegisterCellESt4lessIjESaISt4pairIKjS6_EEERSD_ENK3$_5clERKS6_SJ_tb">(<a class="macro" href="#250" title="RegisterCell::ref(getCell(Reg[1], Inputs))" data-ref="_M/rc">rc</a>(<var>1</var>), <a class="macro" href="#250" title="RegisterCell::ref(getCell(Reg[2], Inputs))" data-ref="_M/rc">rc</a>(<var>2</var>), <var>8</var>, <b>true</b>)</a>;</td></tr>
<tr><th id="782">782</th><td>      <b>return</b> <a class="local col6 ref" href="#36rr0" title='rr0' data-ref="36rr0" data-ref-filename="36rr0">rr0</a><a class="tu ref fn" href="#_ZZNK4llvm16HexagonEvaluator8evaluateERKNS_12MachineInstrERKSt3mapIjNS_10BitTracker12RegisterCellESt4lessIjESaISt4pairIKjS6_EEERSD_ENK3$_0clERKS6_SG_" title='llvm::HexagonEvaluator::evaluate(const llvm::MachineInstr &amp;, const llvm::HexagonEvaluator::CellMapType &amp;, llvm::HexagonEvaluator::CellMapType &amp;)::(anonymous class)::operator()' data-use='c' data-ref="_ZZNK4llvm16HexagonEvaluator8evaluateERKNS_12MachineInstrERKSt3mapIjNS_10BitTracker12RegisterCellESt4lessIjESaISt4pairIKjS6_EEERSD_ENK3$_0clERKS6_SG_" data-ref-filename="_ZZNK4llvm16HexagonEvaluator8evaluateERKNS_12MachineInstrERKSt3mapIjNS_10BitTracker12RegisterCellESt4lessIjESaISt4pairIKjS6_EEERSD_ENK3$_0clERKS6_SG_">(<a class="local col2 ref" href="#152RC" title='RC' data-ref="152RC" data-ref-filename="152RC">RC</a>, <a class="local col0 ref" href="#30Outputs" title='Outputs' data-ref="30Outputs" data-ref-filename="30Outputs">Outputs</a>)</a>;</td></tr>
<tr><th id="783">783</th><td>    }</td></tr>
<tr><th id="784">784</th><td>    <b>case</b> <a class="enum" href="../../../../build/lib/Target/Hexagon/HexagonGenInstrInfo.inc.html#llvm::Hexagon::S2_shuffoh" title='llvm::Hexagon::S2_shuffoh' data-ref="llvm::Hexagon::S2_shuffoh" data-ref-filename="llvm..Hexagon..S2_shuffoh">S2_shuffoh</a>: {</td></tr>
<tr><th id="785">785</th><td>      <a class="typedef" href="HexagonBitTracker.h.html#llvm::HexagonEvaluator::RegisterCell" title='llvm::HexagonEvaluator::RegisterCell' data-type='BitTracker::RegisterCell' data-ref="llvm::HexagonEvaluator::RegisterCell" data-ref-filename="llvm..HexagonEvaluator..RegisterCell">RegisterCell</a> <dfn class="local col3 decl" id="153RC" title='RC' data-type='llvm::HexagonEvaluator::RegisterCell' data-ref="153RC" data-ref-filename="153RC">RC</dfn> = <a class="local col3 ref" href="#53shuffle" title='shuffle' data-ref="53shuffle" data-ref-filename="53shuffle">shuffle</a><a class="tu ref fn" href="#_ZZNK4llvm16HexagonEvaluator8evaluateERKNS_12MachineInstrERKSt3mapIjNS_10BitTracker12RegisterCellESt4lessIjESaISt4pairIKjS6_EEERSD_ENK3$_5clERKS6_SJ_tb" title='llvm::HexagonEvaluator::evaluate(const llvm::MachineInstr &amp;, const llvm::HexagonEvaluator::CellMapType &amp;, llvm::HexagonEvaluator::CellMapType &amp;)::(anonymous class)::operator()' data-use='c' data-ref="_ZZNK4llvm16HexagonEvaluator8evaluateERKNS_12MachineInstrERKSt3mapIjNS_10BitTracker12RegisterCellESt4lessIjESaISt4pairIKjS6_EEERSD_ENK3$_5clERKS6_SJ_tb" data-ref-filename="_ZZNK4llvm16HexagonEvaluator8evaluateERKNS_12MachineInstrERKSt3mapIjNS_10BitTracker12RegisterCellESt4lessIjESaISt4pairIKjS6_EEERSD_ENK3$_5clERKS6_SJ_tb">(<a class="macro" href="#250" title="RegisterCell::ref(getCell(Reg[1], Inputs))" data-ref="_M/rc">rc</a>(<var>1</var>), <a class="macro" href="#250" title="RegisterCell::ref(getCell(Reg[2], Inputs))" data-ref="_M/rc">rc</a>(<var>2</var>), <var>16</var>, <b>true</b>)</a>;</td></tr>
<tr><th id="786">786</th><td>      <b>return</b> <a class="local col6 ref" href="#36rr0" title='rr0' data-ref="36rr0" data-ref-filename="36rr0">rr0</a><a class="tu ref fn" href="#_ZZNK4llvm16HexagonEvaluator8evaluateERKNS_12MachineInstrERKSt3mapIjNS_10BitTracker12RegisterCellESt4lessIjESaISt4pairIKjS6_EEERSD_ENK3$_0clERKS6_SG_" title='llvm::HexagonEvaluator::evaluate(const llvm::MachineInstr &amp;, const llvm::HexagonEvaluator::CellMapType &amp;, llvm::HexagonEvaluator::CellMapType &amp;)::(anonymous class)::operator()' data-use='c' data-ref="_ZZNK4llvm16HexagonEvaluator8evaluateERKNS_12MachineInstrERKSt3mapIjNS_10BitTracker12RegisterCellESt4lessIjESaISt4pairIKjS6_EEERSD_ENK3$_0clERKS6_SG_" data-ref-filename="_ZZNK4llvm16HexagonEvaluator8evaluateERKNS_12MachineInstrERKSt3mapIjNS_10BitTracker12RegisterCellESt4lessIjESaISt4pairIKjS6_EEERSD_ENK3$_0clERKS6_SG_">(<a class="local col3 ref" href="#153RC" title='RC' data-ref="153RC" data-ref-filename="153RC">RC</a>, <a class="local col0 ref" href="#30Outputs" title='Outputs' data-ref="30Outputs" data-ref-filename="30Outputs">Outputs</a>)</a>;</td></tr>
<tr><th id="787">787</th><td>    }</td></tr>
<tr><th id="788">788</th><td>    <b>case</b> <a class="enum" href="../../../../build/lib/Target/Hexagon/HexagonGenInstrInfo.inc.html#llvm::Hexagon::C2_mask" title='llvm::Hexagon::C2_mask' data-ref="llvm::Hexagon::C2_mask" data-ref-filename="llvm..Hexagon..C2_mask">C2_mask</a>: {</td></tr>
<tr><th id="789">789</th><td>      <a class="typedef" href="../../../../../include/bits/stdint-uintn.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t" data-ref-filename="uint16_t">uint16_t</a> <dfn class="local col4 decl" id="154WR" title='WR' data-type='uint16_t' data-ref="154WR" data-ref-filename="154WR">WR</dfn> = <a class="local col1 ref" href="#61W0" title='W0' data-ref="61W0" data-ref-filename="61W0">W0</a>;</td></tr>
<tr><th id="790">790</th><td>      <a class="typedef" href="../../../../../include/bits/stdint-uintn.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t" data-ref-filename="uint16_t">uint16_t</a> <dfn class="local col5 decl" id="155WP" title='WP' data-type='uint16_t' data-ref="155WP" data-ref-filename="155WP">WP</dfn> = <var>8</var>; <i>// XXX Pred size: getRegBitWidth(Reg[1]);</i></td></tr>
<tr><th id="791">791</th><td>      <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(WR == <var>64</var> &amp;&amp; WP == <var>8</var>);</td></tr>
<tr><th id="792">792</th><td>      <a class="typedef" href="HexagonBitTracker.h.html#llvm::HexagonEvaluator::RegisterCell" title='llvm::HexagonEvaluator::RegisterCell' data-type='BitTracker::RegisterCell' data-ref="llvm::HexagonEvaluator::RegisterCell" data-ref-filename="llvm..HexagonEvaluator..RegisterCell">RegisterCell</a> <dfn class="local col6 decl" id="156R1" title='R1' data-type='llvm::HexagonEvaluator::RegisterCell' data-ref="156R1" data-ref-filename="156R1">R1</dfn> = <a class="macro" href="#250" title="RegisterCell::ref(getCell(Reg[1], Inputs))" data-ref="_M/rc">rc</a>(<var>1</var>);</td></tr>
<tr><th id="793">793</th><td>      <a class="typedef" href="HexagonBitTracker.h.html#llvm::HexagonEvaluator::RegisterCell" title='llvm::HexagonEvaluator::RegisterCell' data-type='BitTracker::RegisterCell' data-ref="llvm::HexagonEvaluator::RegisterCell" data-ref-filename="llvm..HexagonEvaluator..RegisterCell">RegisterCell</a> <dfn class="local col7 decl" id="157RC" title='RC' data-type='llvm::HexagonEvaluator::RegisterCell' data-ref="157RC" data-ref-filename="157RC">RC</dfn><a class="ref fn" href="BitTracker.h.html#_ZN4llvm10BitTracker12RegisterCellC1Et" title='llvm::BitTracker::RegisterCell::RegisterCell' data-ref="_ZN4llvm10BitTracker12RegisterCellC1Et" data-ref-filename="_ZN4llvm10BitTracker12RegisterCellC1Et">(</a><a class="local col4 ref" href="#154WR" title='WR' data-ref="154WR" data-ref-filename="154WR">WR</a>);</td></tr>
<tr><th id="794">794</th><td>      <b>for</b> (<a class="typedef" href="../../../../../include/bits/stdint-uintn.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t" data-ref-filename="uint16_t">uint16_t</a> <dfn class="local col8 decl" id="158i" title='i' data-type='uint16_t' data-ref="158i" data-ref-filename="158i">i</dfn> = <var>0</var>; <a class="local col8 ref" href="#158i" title='i' data-ref="158i" data-ref-filename="158i">i</a> &lt; <a class="local col5 ref" href="#155WP" title='WP' data-ref="155WP" data-ref-filename="155WP">WP</a>; ++<a class="local col8 ref" href="#158i" title='i' data-ref="158i" data-ref-filename="158i">i</a>) {</td></tr>
<tr><th id="795">795</th><td>        <em>const</em> <a class="typedef" href="#BT" title='BT' data-type='llvm::BitTracker' data-ref="BT" data-ref-filename="BT">BT</a>::<a class="type" href="BitTracker.h.html#llvm::BitTracker::BitValue" title='llvm::BitTracker::BitValue' data-ref="llvm::BitTracker::BitValue" data-ref-filename="llvm..BitTracker..BitValue">BitValue</a> &amp;<dfn class="local col9 decl" id="159V" title='V' data-type='const BT::BitValue &amp;' data-ref="159V" data-ref-filename="159V">V</dfn> = <a class="local col6 ref" href="#156R1" title='R1' data-ref="156R1" data-ref-filename="156R1">R1</a><a class="ref fn" href="BitTracker.h.html#_ZN4llvm10BitTracker12RegisterCellixEt" title='llvm::BitTracker::RegisterCell::operator[]' data-ref="_ZN4llvm10BitTracker12RegisterCellixEt" data-ref-filename="_ZN4llvm10BitTracker12RegisterCellixEt">[<a class="local col8 ref" href="#158i" title='i' data-ref="158i" data-ref-filename="158i">i</a>]</a>;</td></tr>
<tr><th id="796">796</th><td>        <a class="typedef" href="#BT" title='BT' data-type='llvm::BitTracker' data-ref="BT" data-ref-filename="BT">BT</a>::<a class="type" href="BitTracker.h.html#llvm::BitTracker::BitValue" title='llvm::BitTracker::BitValue' data-ref="llvm::BitTracker::BitValue" data-ref-filename="llvm..BitTracker..BitValue">BitValue</a> <dfn class="local col0 decl" id="160F" title='F' data-type='BT::BitValue' data-ref="160F" data-ref-filename="160F">F</dfn> = (<a class="local col9 ref" href="#159V" title='V' data-ref="159V" data-ref-filename="159V">V</a>.<a class="ref fn" href="BitTracker.h.html#_ZNK4llvm10BitTracker8BitValue2isEj" title='llvm::BitTracker::BitValue::is' data-ref="_ZNK4llvm10BitTracker8BitValue2isEj" data-ref-filename="_ZNK4llvm10BitTracker8BitValue2isEj">is</a>(<var>0</var>) || <a class="local col9 ref" href="#159V" title='V' data-ref="159V" data-ref-filename="159V">V</a>.<a class="ref fn" href="BitTracker.h.html#_ZNK4llvm10BitTracker8BitValue2isEj" title='llvm::BitTracker::BitValue::is' data-ref="_ZNK4llvm10BitTracker8BitValue2isEj" data-ref-filename="_ZNK4llvm10BitTracker8BitValue2isEj">is</a>(<var>1</var>)) ? <a class="ref fn fake" href="BitTracker.h.html#155" title='llvm::BitTracker::BitValue::BitValue' data-ref="_ZN4llvm10BitTracker8BitValueC1ERKS1_" data-ref-filename="_ZN4llvm10BitTracker8BitValueC1ERKS1_"></a><a class="local col9 ref" href="#159V" title='V' data-ref="159V" data-ref-filename="159V">V</a> : <a class="typedef" href="#BT" title='BT' data-type='llvm::BitTracker' data-ref="BT" data-ref-filename="BT">BT</a>::<a class="type" href="BitTracker.h.html#llvm::BitTracker::BitValue" title='llvm::BitTracker::BitValue' data-ref="llvm::BitTracker::BitValue" data-ref-filename="llvm..BitTracker..BitValue">BitValue</a>::<a class="ref fn" href="BitTracker.h.html#_ZN4llvm10BitTracker8BitValue4selfERKNS0_6BitRefE" title='llvm::BitTracker::BitValue::self' data-ref="_ZN4llvm10BitTracker8BitValue4selfERKNS0_6BitRefE" data-ref-filename="_ZN4llvm10BitTracker8BitValue4selfERKNS0_6BitRefE">self</a>();</td></tr>
<tr><th id="797">797</th><td>        <a class="local col7 ref" href="#157RC" title='RC' data-ref="157RC" data-ref-filename="157RC">RC</a>.<a class="ref fn" href="BitTracker.h.html#_ZN4llvm10BitTracker12RegisterCell4fillEttRKNS0_8BitValueE" title='llvm::BitTracker::RegisterCell::fill' data-ref="_ZN4llvm10BitTracker12RegisterCell4fillEttRKNS0_8BitValueE" data-ref-filename="_ZN4llvm10BitTracker12RegisterCell4fillEttRKNS0_8BitValueE">fill</a>(<a class="local col8 ref" href="#158i" title='i' data-ref="158i" data-ref-filename="158i">i</a>*<var>8</var>, <a class="local col8 ref" href="#158i" title='i' data-ref="158i" data-ref-filename="158i">i</a>*<var>8</var>+<var>8</var>, <a class="local col0 ref" href="#160F" title='F' data-ref="160F" data-ref-filename="160F">F</a>);</td></tr>
<tr><th id="798">798</th><td>      }</td></tr>
<tr><th id="799">799</th><td>      <b>return</b> <a class="local col6 ref" href="#36rr0" title='rr0' data-ref="36rr0" data-ref-filename="36rr0">rr0</a><a class="tu ref fn" href="#_ZZNK4llvm16HexagonEvaluator8evaluateERKNS_12MachineInstrERKSt3mapIjNS_10BitTracker12RegisterCellESt4lessIjESaISt4pairIKjS6_EEERSD_ENK3$_0clERKS6_SG_" title='llvm::HexagonEvaluator::evaluate(const llvm::MachineInstr &amp;, const llvm::HexagonEvaluator::CellMapType &amp;, llvm::HexagonEvaluator::CellMapType &amp;)::(anonymous class)::operator()' data-use='c' data-ref="_ZZNK4llvm16HexagonEvaluator8evaluateERKNS_12MachineInstrERKSt3mapIjNS_10BitTracker12RegisterCellESt4lessIjESaISt4pairIKjS6_EEERSD_ENK3$_0clERKS6_SG_" data-ref-filename="_ZZNK4llvm16HexagonEvaluator8evaluateERKNS_12MachineInstrERKSt3mapIjNS_10BitTracker12RegisterCellESt4lessIjESaISt4pairIKjS6_EEERSD_ENK3$_0clERKS6_SG_">(<a class="local col7 ref" href="#157RC" title='RC' data-ref="157RC" data-ref-filename="157RC">RC</a>, <a class="local col0 ref" href="#30Outputs" title='Outputs' data-ref="30Outputs" data-ref-filename="30Outputs">Outputs</a>)</a>;</td></tr>
<tr><th id="800">800</th><td>    }</td></tr>
<tr><th id="801">801</th><td></td></tr>
<tr><th id="802">802</th><td>    <i>// Mux:</i></td></tr>
<tr><th id="803">803</th><td></td></tr>
<tr><th id="804">804</th><td>    <b>case</b> <a class="enum" href="../../../../build/lib/Target/Hexagon/HexagonGenInstrInfo.inc.html#llvm::Hexagon::C2_muxii" title='llvm::Hexagon::C2_muxii' data-ref="llvm::Hexagon::C2_muxii" data-ref-filename="llvm..Hexagon..C2_muxii">C2_muxii</a>:</td></tr>
<tr><th id="805">805</th><td>    <b>case</b> <a class="enum" href="../../../../build/lib/Target/Hexagon/HexagonGenInstrInfo.inc.html#llvm::Hexagon::C2_muxir" title='llvm::Hexagon::C2_muxir' data-ref="llvm::Hexagon::C2_muxir" data-ref-filename="llvm..Hexagon..C2_muxir">C2_muxir</a>:</td></tr>
<tr><th id="806">806</th><td>    <b>case</b> <a class="enum" href="../../../../build/lib/Target/Hexagon/HexagonGenInstrInfo.inc.html#llvm::Hexagon::C2_muxri" title='llvm::Hexagon::C2_muxri' data-ref="llvm::Hexagon::C2_muxri" data-ref-filename="llvm..Hexagon..C2_muxri">C2_muxri</a>:</td></tr>
<tr><th id="807">807</th><td>    <b>case</b> <a class="enum" href="../../../../build/lib/Target/Hexagon/HexagonGenInstrInfo.inc.html#llvm::Hexagon::C2_mux" title='llvm::Hexagon::C2_mux' data-ref="llvm::Hexagon::C2_mux" data-ref-filename="llvm..Hexagon..C2_mux">C2_mux</a>: {</td></tr>
<tr><th id="808">808</th><td>      <a class="typedef" href="#BT" title='BT' data-type='llvm::BitTracker' data-ref="BT" data-ref-filename="BT">BT</a>::<a class="type" href="BitTracker.h.html#llvm::BitTracker::BitValue" title='llvm::BitTracker::BitValue' data-ref="llvm::BitTracker::BitValue" data-ref-filename="llvm..BitTracker..BitValue">BitValue</a> <dfn class="local col1 decl" id="161PC0" title='PC0' data-type='BT::BitValue' data-ref="161PC0" data-ref-filename="161PC0">PC0</dfn> = <a class="macro" href="#250" title="RegisterCell::ref(getCell(Reg[1], Inputs))" data-ref="_M/rc">rc</a>(<var>1</var>)<a class="ref fn" href="BitTracker.h.html#_ZN4llvm10BitTracker12RegisterCellixEt" title='llvm::BitTracker::RegisterCell::operator[]' data-ref="_ZN4llvm10BitTracker12RegisterCellixEt" data-ref-filename="_ZN4llvm10BitTracker12RegisterCellixEt">[<var>0</var>]</a>;</td></tr>
<tr><th id="809">809</th><td>      <a class="typedef" href="HexagonBitTracker.h.html#llvm::HexagonEvaluator::RegisterCell" title='llvm::HexagonEvaluator::RegisterCell' data-type='BitTracker::RegisterCell' data-ref="llvm::HexagonEvaluator::RegisterCell" data-ref-filename="llvm..HexagonEvaluator..RegisterCell">RegisterCell</a> <dfn class="local col2 decl" id="162R2" title='R2' data-type='llvm::HexagonEvaluator::RegisterCell' data-ref="162R2" data-ref-filename="162R2">R2</dfn> = <a class="local col9 ref" href="#39cop" title='cop' data-ref="39cop" data-ref-filename="39cop">cop</a><a class="tu ref fn" href="#_ZZNK4llvm16HexagonEvaluator8evaluateERKNS_12MachineInstrERKSt3mapIjNS_10BitTracker12RegisterCellESt4lessIjESaISt4pairIKjS6_EEERSD_ENK3$_3clEjt" title='llvm::HexagonEvaluator::evaluate(const llvm::MachineInstr &amp;, const llvm::HexagonEvaluator::CellMapType &amp;, llvm::HexagonEvaluator::CellMapType &amp;)::(anonymous class)::operator()' data-use='c' data-ref="_ZZNK4llvm16HexagonEvaluator8evaluateERKNS_12MachineInstrERKSt3mapIjNS_10BitTracker12RegisterCellESt4lessIjESaISt4pairIKjS6_EEERSD_ENK3$_3clEjt" data-ref-filename="_ZZNK4llvm16HexagonEvaluator8evaluateERKNS_12MachineInstrERKSt3mapIjNS_10BitTracker12RegisterCellESt4lessIjESaISt4pairIKjS6_EEERSD_ENK3$_3clEjt">(<var>2</var>, <a class="local col1 ref" href="#61W0" title='W0' data-ref="61W0" data-ref-filename="61W0">W0</a>)</a>;</td></tr>
<tr><th id="810">810</th><td>      <a class="typedef" href="HexagonBitTracker.h.html#llvm::HexagonEvaluator::RegisterCell" title='llvm::HexagonEvaluator::RegisterCell' data-type='BitTracker::RegisterCell' data-ref="llvm::HexagonEvaluator::RegisterCell" data-ref-filename="llvm..HexagonEvaluator..RegisterCell">RegisterCell</a> <dfn class="local col3 decl" id="163R3" title='R3' data-type='llvm::HexagonEvaluator::RegisterCell' data-ref="163R3" data-ref-filename="163R3">R3</dfn> = <a class="local col9 ref" href="#39cop" title='cop' data-ref="39cop" data-ref-filename="39cop">cop</a><a class="tu ref fn" href="#_ZZNK4llvm16HexagonEvaluator8evaluateERKNS_12MachineInstrERKSt3mapIjNS_10BitTracker12RegisterCellESt4lessIjESaISt4pairIKjS6_EEERSD_ENK3$_3clEjt" title='llvm::HexagonEvaluator::evaluate(const llvm::MachineInstr &amp;, const llvm::HexagonEvaluator::CellMapType &amp;, llvm::HexagonEvaluator::CellMapType &amp;)::(anonymous class)::operator()' data-use='c' data-ref="_ZZNK4llvm16HexagonEvaluator8evaluateERKNS_12MachineInstrERKSt3mapIjNS_10BitTracker12RegisterCellESt4lessIjESaISt4pairIKjS6_EEERSD_ENK3$_3clEjt" data-ref-filename="_ZZNK4llvm16HexagonEvaluator8evaluateERKNS_12MachineInstrERKSt3mapIjNS_10BitTracker12RegisterCellESt4lessIjESaISt4pairIKjS6_EEERSD_ENK3$_3clEjt">(<var>3</var>, <a class="local col1 ref" href="#61W0" title='W0' data-ref="61W0" data-ref-filename="61W0">W0</a>)</a>;</td></tr>
<tr><th id="811">811</th><td>      <b>if</b> (<a class="local col1 ref" href="#161PC0" title='PC0' data-ref="161PC0" data-ref-filename="161PC0">PC0</a>.<a class="ref fn" href="BitTracker.h.html#_ZNK4llvm10BitTracker8BitValue2isEj" title='llvm::BitTracker::BitValue::is' data-ref="_ZNK4llvm10BitTracker8BitValue2isEj" data-ref-filename="_ZNK4llvm10BitTracker8BitValue2isEj">is</a>(<var>0</var>) || <a class="local col1 ref" href="#161PC0" title='PC0' data-ref="161PC0" data-ref-filename="161PC0">PC0</a>.<a class="ref fn" href="BitTracker.h.html#_ZNK4llvm10BitTracker8BitValue2isEj" title='llvm::BitTracker::BitValue::is' data-ref="_ZNK4llvm10BitTracker8BitValue2isEj" data-ref-filename="_ZNK4llvm10BitTracker8BitValue2isEj">is</a>(<var>1</var>))</td></tr>
<tr><th id="812">812</th><td>        <b>return</b> <a class="local col6 ref" href="#36rr0" title='rr0' data-ref="36rr0" data-ref-filename="36rr0">rr0</a><a class="tu ref fn" href="#_ZZNK4llvm16HexagonEvaluator8evaluateERKNS_12MachineInstrERKSt3mapIjNS_10BitTracker12RegisterCellESt4lessIjESaISt4pairIKjS6_EEERSD_ENK3$_0clERKS6_SG_" title='llvm::HexagonEvaluator::evaluate(const llvm::MachineInstr &amp;, const llvm::HexagonEvaluator::CellMapType &amp;, llvm::HexagonEvaluator::CellMapType &amp;)::(anonymous class)::operator()' data-use='c' data-ref="_ZZNK4llvm16HexagonEvaluator8evaluateERKNS_12MachineInstrERKSt3mapIjNS_10BitTracker12RegisterCellESt4lessIjESaISt4pairIKjS6_EEERSD_ENK3$_0clERKS6_SG_" data-ref-filename="_ZZNK4llvm16HexagonEvaluator8evaluateERKNS_12MachineInstrERKSt3mapIjNS_10BitTracker12RegisterCellESt4lessIjESaISt4pairIKjS6_EEERSD_ENK3$_0clERKS6_SG_">(<a class="typedef" href="HexagonBitTracker.h.html#llvm::HexagonEvaluator::RegisterCell" title='llvm::HexagonEvaluator::RegisterCell' data-type='BitTracker::RegisterCell' data-ref="llvm::HexagonEvaluator::RegisterCell" data-ref-filename="llvm..HexagonEvaluator..RegisterCell">RegisterCell</a>::<a class="ref fn" href="BitTracker.h.html#_ZN4llvm10BitTracker12RegisterCell3refERKS1_" title='llvm::BitTracker::RegisterCell::ref' data-ref="_ZN4llvm10BitTracker12RegisterCell3refERKS1_" data-ref-filename="_ZN4llvm10BitTracker12RegisterCell3refERKS1_">ref</a>(<a class="ref fn fake" href="BitTracker.h.html#_ZNK4llvm10BitTracker8BitValuecvbEv" title='llvm::BitTracker::BitValue::operator bool' data-ref="_ZNK4llvm10BitTracker8BitValuecvbEv" data-ref-filename="_ZNK4llvm10BitTracker8BitValuecvbEv"></a><a class="local col1 ref" href="#161PC0" title='PC0' data-ref="161PC0" data-ref-filename="161PC0">PC0</a> ? <a class="local col2 ref" href="#162R2" title='R2' data-ref="162R2" data-ref-filename="162R2">R2</a> : <a class="local col3 ref" href="#163R3" title='R3' data-ref="163R3" data-ref-filename="163R3">R3</a>), <a class="local col0 ref" href="#30Outputs" title='Outputs' data-ref="30Outputs" data-ref-filename="30Outputs">Outputs</a>)</a>;</td></tr>
<tr><th id="813">813</th><td>      <a class="local col2 ref" href="#162R2" title='R2' data-ref="162R2" data-ref-filename="162R2">R2</a>.<a class="ref fn" href="BitTracker.h.html#_ZN4llvm10BitTracker12RegisterCell4meetERKS1_NS_8RegisterE" title='llvm::BitTracker::RegisterCell::meet' data-ref="_ZN4llvm10BitTracker12RegisterCell4meetERKS1_NS_8RegisterE" data-ref-filename="_ZN4llvm10BitTracker12RegisterCell4meetERKS1_NS_8RegisterE">meet</a>(<a class="local col3 ref" href="#163R3" title='R3' data-ref="163R3" data-ref-filename="163R3">R3</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col5 ref" href="#35Reg" title='Reg' data-ref="35Reg" data-ref-filename="35Reg">Reg</a><a class="tu ref fn" href="#_ZNK12_GLOBAL__N_112RegisterRefsixEj" title='(anonymous namespace)::RegisterRefs::operator[]' data-use='c' data-ref="_ZNK12_GLOBAL__N_112RegisterRefsixEj" data-ref-filename="_ZNK12_GLOBAL__N_112RegisterRefsixEj">[<var>0</var>]</a>.<a class="ref field" href="BitTracker.h.html#llvm::BitTracker::RegisterRef::Reg" title='llvm::BitTracker::RegisterRef::Reg' data-ref="llvm::BitTracker::RegisterRef::Reg" data-ref-filename="llvm..BitTracker..RegisterRef..Reg">Reg</a>);</td></tr>
<tr><th id="814">814</th><td>      <b>return</b> <a class="local col6 ref" href="#36rr0" title='rr0' data-ref="36rr0" data-ref-filename="36rr0">rr0</a><a class="tu ref fn" href="#_ZZNK4llvm16HexagonEvaluator8evaluateERKNS_12MachineInstrERKSt3mapIjNS_10BitTracker12RegisterCellESt4lessIjESaISt4pairIKjS6_EEERSD_ENK3$_0clERKS6_SG_" title='llvm::HexagonEvaluator::evaluate(const llvm::MachineInstr &amp;, const llvm::HexagonEvaluator::CellMapType &amp;, llvm::HexagonEvaluator::CellMapType &amp;)::(anonymous class)::operator()' data-use='c' data-ref="_ZZNK4llvm16HexagonEvaluator8evaluateERKNS_12MachineInstrERKSt3mapIjNS_10BitTracker12RegisterCellESt4lessIjESaISt4pairIKjS6_EEERSD_ENK3$_0clERKS6_SG_" data-ref-filename="_ZZNK4llvm16HexagonEvaluator8evaluateERKNS_12MachineInstrERKSt3mapIjNS_10BitTracker12RegisterCellESt4lessIjESaISt4pairIKjS6_EEERSD_ENK3$_0clERKS6_SG_">(<a class="local col2 ref" href="#162R2" title='R2' data-ref="162R2" data-ref-filename="162R2">R2</a>, <a class="local col0 ref" href="#30Outputs" title='Outputs' data-ref="30Outputs" data-ref-filename="30Outputs">Outputs</a>)</a>;</td></tr>
<tr><th id="815">815</th><td>    }</td></tr>
<tr><th id="816">816</th><td>    <b>case</b> <a class="enum" href="../../../../build/lib/Target/Hexagon/HexagonGenInstrInfo.inc.html#llvm::Hexagon::C2_vmux" title='llvm::Hexagon::C2_vmux' data-ref="llvm::Hexagon::C2_vmux" data-ref-filename="llvm..Hexagon..C2_vmux">C2_vmux</a>:</td></tr>
<tr><th id="817">817</th><td>      <i>// TODO</i></td></tr>
<tr><th id="818">818</th><td>      <b>break</b>;</td></tr>
<tr><th id="819">819</th><td></td></tr>
<tr><th id="820">820</th><td>    <i>// Sign- and zero-extension:</i></td></tr>
<tr><th id="821">821</th><td></td></tr>
<tr><th id="822">822</th><td>    <b>case</b> <a class="enum" href="../../../../build/lib/Target/Hexagon/HexagonGenInstrInfo.inc.html#llvm::Hexagon::A2_sxtb" title='llvm::Hexagon::A2_sxtb' data-ref="llvm::Hexagon::A2_sxtb" data-ref-filename="llvm..Hexagon..A2_sxtb">A2_sxtb</a>:</td></tr>
<tr><th id="823">823</th><td>      <b>return</b> <a class="local col6 ref" href="#36rr0" title='rr0' data-ref="36rr0" data-ref-filename="36rr0">rr0</a><a class="tu ref fn" href="#_ZZNK4llvm16HexagonEvaluator8evaluateERKNS_12MachineInstrERKSt3mapIjNS_10BitTracker12RegisterCellESt4lessIjESaISt4pairIKjS6_EEERSD_ENK3$_0clERKS6_SG_" title='llvm::HexagonEvaluator::evaluate(const llvm::MachineInstr &amp;, const llvm::HexagonEvaluator::CellMapType &amp;, llvm::HexagonEvaluator::CellMapType &amp;)::(anonymous class)::operator()' data-use='c' data-ref="_ZZNK4llvm16HexagonEvaluator8evaluateERKNS_12MachineInstrERKSt3mapIjNS_10BitTracker12RegisterCellESt4lessIjESaISt4pairIKjS6_EEERSD_ENK3$_0clERKS6_SG_" data-ref-filename="_ZZNK4llvm16HexagonEvaluator8evaluateERKNS_12MachineInstrERKSt3mapIjNS_10BitTracker12RegisterCellESt4lessIjESaISt4pairIKjS6_EEERSD_ENK3$_0clERKS6_SG_">(<a class="member fn" href="BitTracker.h.html#_ZNK4llvm10BitTracker16MachineEvaluator4eSXTERKNS0_12RegisterCellEt" title='llvm::BitTracker::MachineEvaluator::eSXT' data-ref="_ZNK4llvm10BitTracker16MachineEvaluator4eSXTERKNS0_12RegisterCellEt" data-ref-filename="_ZNK4llvm10BitTracker16MachineEvaluator4eSXTERKNS0_12RegisterCellEt">eSXT</a>(<a class="macro" href="#250" title="RegisterCell::ref(getCell(Reg[1], Inputs))" data-ref="_M/rc">rc</a>(<var>1</var>), <var>8</var>), <a class="local col0 ref" href="#30Outputs" title='Outputs' data-ref="30Outputs" data-ref-filename="30Outputs">Outputs</a>)</a>;</td></tr>
<tr><th id="824">824</th><td>    <b>case</b> <a class="enum" href="../../../../build/lib/Target/Hexagon/HexagonGenInstrInfo.inc.html#llvm::Hexagon::A2_sxth" title='llvm::Hexagon::A2_sxth' data-ref="llvm::Hexagon::A2_sxth" data-ref-filename="llvm..Hexagon..A2_sxth">A2_sxth</a>:</td></tr>
<tr><th id="825">825</th><td>      <b>return</b> <a class="local col6 ref" href="#36rr0" title='rr0' data-ref="36rr0" data-ref-filename="36rr0">rr0</a><a class="tu ref fn" href="#_ZZNK4llvm16HexagonEvaluator8evaluateERKNS_12MachineInstrERKSt3mapIjNS_10BitTracker12RegisterCellESt4lessIjESaISt4pairIKjS6_EEERSD_ENK3$_0clERKS6_SG_" title='llvm::HexagonEvaluator::evaluate(const llvm::MachineInstr &amp;, const llvm::HexagonEvaluator::CellMapType &amp;, llvm::HexagonEvaluator::CellMapType &amp;)::(anonymous class)::operator()' data-use='c' data-ref="_ZZNK4llvm16HexagonEvaluator8evaluateERKNS_12MachineInstrERKSt3mapIjNS_10BitTracker12RegisterCellESt4lessIjESaISt4pairIKjS6_EEERSD_ENK3$_0clERKS6_SG_" data-ref-filename="_ZZNK4llvm16HexagonEvaluator8evaluateERKNS_12MachineInstrERKSt3mapIjNS_10BitTracker12RegisterCellESt4lessIjESaISt4pairIKjS6_EEERSD_ENK3$_0clERKS6_SG_">(<a class="member fn" href="BitTracker.h.html#_ZNK4llvm10BitTracker16MachineEvaluator4eSXTERKNS0_12RegisterCellEt" title='llvm::BitTracker::MachineEvaluator::eSXT' data-ref="_ZNK4llvm10BitTracker16MachineEvaluator4eSXTERKNS0_12RegisterCellEt" data-ref-filename="_ZNK4llvm10BitTracker16MachineEvaluator4eSXTERKNS0_12RegisterCellEt">eSXT</a>(<a class="macro" href="#250" title="RegisterCell::ref(getCell(Reg[1], Inputs))" data-ref="_M/rc">rc</a>(<var>1</var>), <var>16</var>), <a class="local col0 ref" href="#30Outputs" title='Outputs' data-ref="30Outputs" data-ref-filename="30Outputs">Outputs</a>)</a>;</td></tr>
<tr><th id="826">826</th><td>    <b>case</b> <a class="enum" href="../../../../build/lib/Target/Hexagon/HexagonGenInstrInfo.inc.html#llvm::Hexagon::A2_sxtw" title='llvm::Hexagon::A2_sxtw' data-ref="llvm::Hexagon::A2_sxtw" data-ref-filename="llvm..Hexagon..A2_sxtw">A2_sxtw</a>: {</td></tr>
<tr><th id="827">827</th><td>      <a class="typedef" href="../../../../../include/bits/stdint-uintn.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t" data-ref-filename="uint16_t">uint16_t</a> <dfn class="local col4 decl" id="164W1" title='W1' data-type='uint16_t' data-ref="164W1" data-ref-filename="164W1">W1</dfn> = <a class="member fn" href="BitTracker.h.html#_ZNK4llvm10BitTracker16MachineEvaluator14getRegBitWidthERKNS0_11RegisterRefE" title='llvm::BitTracker::MachineEvaluator::getRegBitWidth' data-ref="_ZNK4llvm10BitTracker16MachineEvaluator14getRegBitWidthERKNS0_11RegisterRefE" data-ref-filename="_ZNK4llvm10BitTracker16MachineEvaluator14getRegBitWidthERKNS0_11RegisterRefE">getRegBitWidth</a>(<a class="local col5 ref" href="#35Reg" title='Reg' data-ref="35Reg" data-ref-filename="35Reg">Reg</a><a class="tu ref fn" href="#_ZNK12_GLOBAL__N_112RegisterRefsixEj" title='(anonymous namespace)::RegisterRefs::operator[]' data-use='c' data-ref="_ZNK12_GLOBAL__N_112RegisterRefsixEj" data-ref-filename="_ZNK12_GLOBAL__N_112RegisterRefsixEj">[<var>1</var>]</a>);</td></tr>
<tr><th id="828">828</th><td>      <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(W0 == <var>64</var> &amp;&amp; W1 == <var>32</var>);</td></tr>
<tr><th id="829">829</th><td>      <a class="typedef" href="HexagonBitTracker.h.html#llvm::HexagonEvaluator::RegisterCell" title='llvm::HexagonEvaluator::RegisterCell' data-type='BitTracker::RegisterCell' data-ref="llvm::HexagonEvaluator::RegisterCell" data-ref-filename="llvm..HexagonEvaluator..RegisterCell">RegisterCell</a> <dfn class="local col5 decl" id="165RC" title='RC' data-type='llvm::HexagonEvaluator::RegisterCell' data-ref="165RC" data-ref-filename="165RC">RC</dfn> = <a class="member fn" href="BitTracker.h.html#_ZNK4llvm10BitTracker16MachineEvaluator4eSXTERKNS0_12RegisterCellEt" title='llvm::BitTracker::MachineEvaluator::eSXT' data-ref="_ZNK4llvm10BitTracker16MachineEvaluator4eSXTERKNS0_12RegisterCellEt" data-ref-filename="_ZNK4llvm10BitTracker16MachineEvaluator4eSXTERKNS0_12RegisterCellEt">eSXT</a>(<a class="macro" href="#250" title="RegisterCell::ref(getCell(Reg[1], Inputs))" data-ref="_M/rc">rc</a>(<var>1</var>).<a class="ref fn" href="BitTracker.h.html#_ZN4llvm10BitTracker12RegisterCell3catERKS1_" title='llvm::BitTracker::RegisterCell::cat' data-ref="_ZN4llvm10BitTracker12RegisterCell3catERKS1_" data-ref-filename="_ZN4llvm10BitTracker12RegisterCell3catERKS1_">cat</a>(<a class="member fn" href="BitTracker.h.html#_ZNK4llvm10BitTracker16MachineEvaluator4eIMMElt" title='llvm::BitTracker::MachineEvaluator::eIMM' data-ref="_ZNK4llvm10BitTracker16MachineEvaluator4eIMMElt" data-ref-filename="_ZNK4llvm10BitTracker16MachineEvaluator4eIMMElt">eIMM</a>(<var>0</var>, <a class="local col4 ref" href="#164W1" title='W1' data-ref="164W1" data-ref-filename="164W1">W1</a>)), <a class="local col4 ref" href="#164W1" title='W1' data-ref="164W1" data-ref-filename="164W1">W1</a>);</td></tr>
<tr><th id="830">830</th><td>      <b>return</b> <a class="local col6 ref" href="#36rr0" title='rr0' data-ref="36rr0" data-ref-filename="36rr0">rr0</a><a class="tu ref fn" href="#_ZZNK4llvm16HexagonEvaluator8evaluateERKNS_12MachineInstrERKSt3mapIjNS_10BitTracker12RegisterCellESt4lessIjESaISt4pairIKjS6_EEERSD_ENK3$_0clERKS6_SG_" title='llvm::HexagonEvaluator::evaluate(const llvm::MachineInstr &amp;, const llvm::HexagonEvaluator::CellMapType &amp;, llvm::HexagonEvaluator::CellMapType &amp;)::(anonymous class)::operator()' data-use='c' data-ref="_ZZNK4llvm16HexagonEvaluator8evaluateERKNS_12MachineInstrERKSt3mapIjNS_10BitTracker12RegisterCellESt4lessIjESaISt4pairIKjS6_EEERSD_ENK3$_0clERKS6_SG_" data-ref-filename="_ZZNK4llvm16HexagonEvaluator8evaluateERKNS_12MachineInstrERKSt3mapIjNS_10BitTracker12RegisterCellESt4lessIjESaISt4pairIKjS6_EEERSD_ENK3$_0clERKS6_SG_">(<a class="local col5 ref" href="#165RC" title='RC' data-ref="165RC" data-ref-filename="165RC">RC</a>, <a class="local col0 ref" href="#30Outputs" title='Outputs' data-ref="30Outputs" data-ref-filename="30Outputs">Outputs</a>)</a>;</td></tr>
<tr><th id="831">831</th><td>    }</td></tr>
<tr><th id="832">832</th><td>    <b>case</b> <a class="enum" href="../../../../build/lib/Target/Hexagon/HexagonGenInstrInfo.inc.html#llvm::Hexagon::A2_zxtb" title='llvm::Hexagon::A2_zxtb' data-ref="llvm::Hexagon::A2_zxtb" data-ref-filename="llvm..Hexagon..A2_zxtb">A2_zxtb</a>:</td></tr>
<tr><th id="833">833</th><td>      <b>return</b> <a class="local col6 ref" href="#36rr0" title='rr0' data-ref="36rr0" data-ref-filename="36rr0">rr0</a><a class="tu ref fn" href="#_ZZNK4llvm16HexagonEvaluator8evaluateERKNS_12MachineInstrERKSt3mapIjNS_10BitTracker12RegisterCellESt4lessIjESaISt4pairIKjS6_EEERSD_ENK3$_0clERKS6_SG_" title='llvm::HexagonEvaluator::evaluate(const llvm::MachineInstr &amp;, const llvm::HexagonEvaluator::CellMapType &amp;, llvm::HexagonEvaluator::CellMapType &amp;)::(anonymous class)::operator()' data-use='c' data-ref="_ZZNK4llvm16HexagonEvaluator8evaluateERKNS_12MachineInstrERKSt3mapIjNS_10BitTracker12RegisterCellESt4lessIjESaISt4pairIKjS6_EEERSD_ENK3$_0clERKS6_SG_" data-ref-filename="_ZZNK4llvm16HexagonEvaluator8evaluateERKNS_12MachineInstrERKSt3mapIjNS_10BitTracker12RegisterCellESt4lessIjESaISt4pairIKjS6_EEERSD_ENK3$_0clERKS6_SG_">(<a class="member fn" href="BitTracker.h.html#_ZNK4llvm10BitTracker16MachineEvaluator4eZXTERKNS0_12RegisterCellEt" title='llvm::BitTracker::MachineEvaluator::eZXT' data-ref="_ZNK4llvm10BitTracker16MachineEvaluator4eZXTERKNS0_12RegisterCellEt" data-ref-filename="_ZNK4llvm10BitTracker16MachineEvaluator4eZXTERKNS0_12RegisterCellEt">eZXT</a>(<a class="macro" href="#250" title="RegisterCell::ref(getCell(Reg[1], Inputs))" data-ref="_M/rc">rc</a>(<var>1</var>), <var>8</var>), <a class="local col0 ref" href="#30Outputs" title='Outputs' data-ref="30Outputs" data-ref-filename="30Outputs">Outputs</a>)</a>;</td></tr>
<tr><th id="834">834</th><td>    <b>case</b> <a class="enum" href="../../../../build/lib/Target/Hexagon/HexagonGenInstrInfo.inc.html#llvm::Hexagon::A2_zxth" title='llvm::Hexagon::A2_zxth' data-ref="llvm::Hexagon::A2_zxth" data-ref-filename="llvm..Hexagon..A2_zxth">A2_zxth</a>:</td></tr>
<tr><th id="835">835</th><td>      <b>return</b> <a class="local col6 ref" href="#36rr0" title='rr0' data-ref="36rr0" data-ref-filename="36rr0">rr0</a><a class="tu ref fn" href="#_ZZNK4llvm16HexagonEvaluator8evaluateERKNS_12MachineInstrERKSt3mapIjNS_10BitTracker12RegisterCellESt4lessIjESaISt4pairIKjS6_EEERSD_ENK3$_0clERKS6_SG_" title='llvm::HexagonEvaluator::evaluate(const llvm::MachineInstr &amp;, const llvm::HexagonEvaluator::CellMapType &amp;, llvm::HexagonEvaluator::CellMapType &amp;)::(anonymous class)::operator()' data-use='c' data-ref="_ZZNK4llvm16HexagonEvaluator8evaluateERKNS_12MachineInstrERKSt3mapIjNS_10BitTracker12RegisterCellESt4lessIjESaISt4pairIKjS6_EEERSD_ENK3$_0clERKS6_SG_" data-ref-filename="_ZZNK4llvm16HexagonEvaluator8evaluateERKNS_12MachineInstrERKSt3mapIjNS_10BitTracker12RegisterCellESt4lessIjESaISt4pairIKjS6_EEERSD_ENK3$_0clERKS6_SG_">(<a class="member fn" href="BitTracker.h.html#_ZNK4llvm10BitTracker16MachineEvaluator4eZXTERKNS0_12RegisterCellEt" title='llvm::BitTracker::MachineEvaluator::eZXT' data-ref="_ZNK4llvm10BitTracker16MachineEvaluator4eZXTERKNS0_12RegisterCellEt" data-ref-filename="_ZNK4llvm10BitTracker16MachineEvaluator4eZXTERKNS0_12RegisterCellEt">eZXT</a>(<a class="macro" href="#250" title="RegisterCell::ref(getCell(Reg[1], Inputs))" data-ref="_M/rc">rc</a>(<var>1</var>), <var>16</var>), <a class="local col0 ref" href="#30Outputs" title='Outputs' data-ref="30Outputs" data-ref-filename="30Outputs">Outputs</a>)</a>;</td></tr>
<tr><th id="836">836</th><td></td></tr>
<tr><th id="837">837</th><td>    <i>// Saturations</i></td></tr>
<tr><th id="838">838</th><td></td></tr>
<tr><th id="839">839</th><td>    <b>case</b> <a class="enum" href="../../../../build/lib/Target/Hexagon/HexagonGenInstrInfo.inc.html#llvm::Hexagon::A2_satb" title='llvm::Hexagon::A2_satb' data-ref="llvm::Hexagon::A2_satb" data-ref-filename="llvm..Hexagon..A2_satb">A2_satb</a>:</td></tr>
<tr><th id="840">840</th><td>      <b>return</b> <a class="local col6 ref" href="#36rr0" title='rr0' data-ref="36rr0" data-ref-filename="36rr0">rr0</a><a class="tu ref fn" href="#_ZZNK4llvm16HexagonEvaluator8evaluateERKNS_12MachineInstrERKSt3mapIjNS_10BitTracker12RegisterCellESt4lessIjESaISt4pairIKjS6_EEERSD_ENK3$_0clERKS6_SG_" title='llvm::HexagonEvaluator::evaluate(const llvm::MachineInstr &amp;, const llvm::HexagonEvaluator::CellMapType &amp;, llvm::HexagonEvaluator::CellMapType &amp;)::(anonymous class)::operator()' data-use='c' data-ref="_ZZNK4llvm16HexagonEvaluator8evaluateERKNS_12MachineInstrERKSt3mapIjNS_10BitTracker12RegisterCellESt4lessIjESaISt4pairIKjS6_EEERSD_ENK3$_0clERKS6_SG_" data-ref-filename="_ZZNK4llvm16HexagonEvaluator8evaluateERKNS_12MachineInstrERKSt3mapIjNS_10BitTracker12RegisterCellESt4lessIjESaISt4pairIKjS6_EEERSD_ENK3$_0clERKS6_SG_">(<a class="member fn" href="BitTracker.h.html#_ZNK4llvm10BitTracker16MachineEvaluator4eSXTERKNS0_12RegisterCellEt" title='llvm::BitTracker::MachineEvaluator::eSXT' data-ref="_ZNK4llvm10BitTracker16MachineEvaluator4eSXTERKNS0_12RegisterCellEt" data-ref-filename="_ZNK4llvm10BitTracker16MachineEvaluator4eSXTERKNS0_12RegisterCellEt">eSXT</a>(<a class="typedef" href="HexagonBitTracker.h.html#llvm::HexagonEvaluator::RegisterCell" title='llvm::HexagonEvaluator::RegisterCell' data-type='BitTracker::RegisterCell' data-ref="llvm::HexagonEvaluator::RegisterCell" data-ref-filename="llvm..HexagonEvaluator..RegisterCell">RegisterCell</a>::<a class="ref fn" href="BitTracker.h.html#_ZN4llvm10BitTracker12RegisterCell4selfEjt" title='llvm::BitTracker::RegisterCell::self' data-ref="_ZN4llvm10BitTracker12RegisterCell4selfEjt" data-ref-filename="_ZN4llvm10BitTracker12RegisterCell4selfEjt">self</a>(<var>0</var>, <a class="local col1 ref" href="#61W0" title='W0' data-ref="61W0" data-ref-filename="61W0">W0</a>).<a class="ref fn" href="BitTracker.h.html#_ZN4llvm10BitTracker12RegisterCell6regifyEj" title='llvm::BitTracker::RegisterCell::regify' data-ref="_ZN4llvm10BitTracker12RegisterCell6regifyEj" data-ref-filename="_ZN4llvm10BitTracker12RegisterCell6regifyEj">regify</a>(<a class="local col2 ref" href="#62Reg0" title='Reg0' data-ref="62Reg0" data-ref-filename="62Reg0">Reg0</a>), <var>8</var>), <a class="local col0 ref" href="#30Outputs" title='Outputs' data-ref="30Outputs" data-ref-filename="30Outputs">Outputs</a>)</a>;</td></tr>
<tr><th id="841">841</th><td>    <b>case</b> <a class="enum" href="../../../../build/lib/Target/Hexagon/HexagonGenInstrInfo.inc.html#llvm::Hexagon::A2_sath" title='llvm::Hexagon::A2_sath' data-ref="llvm::Hexagon::A2_sath" data-ref-filename="llvm..Hexagon..A2_sath">A2_sath</a>:</td></tr>
<tr><th id="842">842</th><td>      <b>return</b> <a class="local col6 ref" href="#36rr0" title='rr0' data-ref="36rr0" data-ref-filename="36rr0">rr0</a><a class="tu ref fn" href="#_ZZNK4llvm16HexagonEvaluator8evaluateERKNS_12MachineInstrERKSt3mapIjNS_10BitTracker12RegisterCellESt4lessIjESaISt4pairIKjS6_EEERSD_ENK3$_0clERKS6_SG_" title='llvm::HexagonEvaluator::evaluate(const llvm::MachineInstr &amp;, const llvm::HexagonEvaluator::CellMapType &amp;, llvm::HexagonEvaluator::CellMapType &amp;)::(anonymous class)::operator()' data-use='c' data-ref="_ZZNK4llvm16HexagonEvaluator8evaluateERKNS_12MachineInstrERKSt3mapIjNS_10BitTracker12RegisterCellESt4lessIjESaISt4pairIKjS6_EEERSD_ENK3$_0clERKS6_SG_" data-ref-filename="_ZZNK4llvm16HexagonEvaluator8evaluateERKNS_12MachineInstrERKSt3mapIjNS_10BitTracker12RegisterCellESt4lessIjESaISt4pairIKjS6_EEERSD_ENK3$_0clERKS6_SG_">(<a class="member fn" href="BitTracker.h.html#_ZNK4llvm10BitTracker16MachineEvaluator4eSXTERKNS0_12RegisterCellEt" title='llvm::BitTracker::MachineEvaluator::eSXT' data-ref="_ZNK4llvm10BitTracker16MachineEvaluator4eSXTERKNS0_12RegisterCellEt" data-ref-filename="_ZNK4llvm10BitTracker16MachineEvaluator4eSXTERKNS0_12RegisterCellEt">eSXT</a>(<a class="typedef" href="HexagonBitTracker.h.html#llvm::HexagonEvaluator::RegisterCell" title='llvm::HexagonEvaluator::RegisterCell' data-type='BitTracker::RegisterCell' data-ref="llvm::HexagonEvaluator::RegisterCell" data-ref-filename="llvm..HexagonEvaluator..RegisterCell">RegisterCell</a>::<a class="ref fn" href="BitTracker.h.html#_ZN4llvm10BitTracker12RegisterCell4selfEjt" title='llvm::BitTracker::RegisterCell::self' data-ref="_ZN4llvm10BitTracker12RegisterCell4selfEjt" data-ref-filename="_ZN4llvm10BitTracker12RegisterCell4selfEjt">self</a>(<var>0</var>, <a class="local col1 ref" href="#61W0" title='W0' data-ref="61W0" data-ref-filename="61W0">W0</a>).<a class="ref fn" href="BitTracker.h.html#_ZN4llvm10BitTracker12RegisterCell6regifyEj" title='llvm::BitTracker::RegisterCell::regify' data-ref="_ZN4llvm10BitTracker12RegisterCell6regifyEj" data-ref-filename="_ZN4llvm10BitTracker12RegisterCell6regifyEj">regify</a>(<a class="local col2 ref" href="#62Reg0" title='Reg0' data-ref="62Reg0" data-ref-filename="62Reg0">Reg0</a>), <var>16</var>), <a class="local col0 ref" href="#30Outputs" title='Outputs' data-ref="30Outputs" data-ref-filename="30Outputs">Outputs</a>)</a>;</td></tr>
<tr><th id="843">843</th><td>    <b>case</b> <a class="enum" href="../../../../build/lib/Target/Hexagon/HexagonGenInstrInfo.inc.html#llvm::Hexagon::A2_satub" title='llvm::Hexagon::A2_satub' data-ref="llvm::Hexagon::A2_satub" data-ref-filename="llvm..Hexagon..A2_satub">A2_satub</a>:</td></tr>
<tr><th id="844">844</th><td>      <b>return</b> <a class="local col6 ref" href="#36rr0" title='rr0' data-ref="36rr0" data-ref-filename="36rr0">rr0</a><a class="tu ref fn" href="#_ZZNK4llvm16HexagonEvaluator8evaluateERKNS_12MachineInstrERKSt3mapIjNS_10BitTracker12RegisterCellESt4lessIjESaISt4pairIKjS6_EEERSD_ENK3$_0clERKS6_SG_" title='llvm::HexagonEvaluator::evaluate(const llvm::MachineInstr &amp;, const llvm::HexagonEvaluator::CellMapType &amp;, llvm::HexagonEvaluator::CellMapType &amp;)::(anonymous class)::operator()' data-use='c' data-ref="_ZZNK4llvm16HexagonEvaluator8evaluateERKNS_12MachineInstrERKSt3mapIjNS_10BitTracker12RegisterCellESt4lessIjESaISt4pairIKjS6_EEERSD_ENK3$_0clERKS6_SG_" data-ref-filename="_ZZNK4llvm16HexagonEvaluator8evaluateERKNS_12MachineInstrERKSt3mapIjNS_10BitTracker12RegisterCellESt4lessIjESaISt4pairIKjS6_EEERSD_ENK3$_0clERKS6_SG_">(<a class="member fn" href="BitTracker.h.html#_ZNK4llvm10BitTracker16MachineEvaluator4eZXTERKNS0_12RegisterCellEt" title='llvm::BitTracker::MachineEvaluator::eZXT' data-ref="_ZNK4llvm10BitTracker16MachineEvaluator4eZXTERKNS0_12RegisterCellEt" data-ref-filename="_ZNK4llvm10BitTracker16MachineEvaluator4eZXTERKNS0_12RegisterCellEt">eZXT</a>(<a class="typedef" href="HexagonBitTracker.h.html#llvm::HexagonEvaluator::RegisterCell" title='llvm::HexagonEvaluator::RegisterCell' data-type='BitTracker::RegisterCell' data-ref="llvm::HexagonEvaluator::RegisterCell" data-ref-filename="llvm..HexagonEvaluator..RegisterCell">RegisterCell</a>::<a class="ref fn" href="BitTracker.h.html#_ZN4llvm10BitTracker12RegisterCell4selfEjt" title='llvm::BitTracker::RegisterCell::self' data-ref="_ZN4llvm10BitTracker12RegisterCell4selfEjt" data-ref-filename="_ZN4llvm10BitTracker12RegisterCell4selfEjt">self</a>(<var>0</var>, <a class="local col1 ref" href="#61W0" title='W0' data-ref="61W0" data-ref-filename="61W0">W0</a>).<a class="ref fn" href="BitTracker.h.html#_ZN4llvm10BitTracker12RegisterCell6regifyEj" title='llvm::BitTracker::RegisterCell::regify' data-ref="_ZN4llvm10BitTracker12RegisterCell6regifyEj" data-ref-filename="_ZN4llvm10BitTracker12RegisterCell6regifyEj">regify</a>(<a class="local col2 ref" href="#62Reg0" title='Reg0' data-ref="62Reg0" data-ref-filename="62Reg0">Reg0</a>), <var>8</var>), <a class="local col0 ref" href="#30Outputs" title='Outputs' data-ref="30Outputs" data-ref-filename="30Outputs">Outputs</a>)</a>;</td></tr>
<tr><th id="845">845</th><td>    <b>case</b> <a class="enum" href="../../../../build/lib/Target/Hexagon/HexagonGenInstrInfo.inc.html#llvm::Hexagon::A2_satuh" title='llvm::Hexagon::A2_satuh' data-ref="llvm::Hexagon::A2_satuh" data-ref-filename="llvm..Hexagon..A2_satuh">A2_satuh</a>:</td></tr>
<tr><th id="846">846</th><td>      <b>return</b> <a class="local col6 ref" href="#36rr0" title='rr0' data-ref="36rr0" data-ref-filename="36rr0">rr0</a><a class="tu ref fn" href="#_ZZNK4llvm16HexagonEvaluator8evaluateERKNS_12MachineInstrERKSt3mapIjNS_10BitTracker12RegisterCellESt4lessIjESaISt4pairIKjS6_EEERSD_ENK3$_0clERKS6_SG_" title='llvm::HexagonEvaluator::evaluate(const llvm::MachineInstr &amp;, const llvm::HexagonEvaluator::CellMapType &amp;, llvm::HexagonEvaluator::CellMapType &amp;)::(anonymous class)::operator()' data-use='c' data-ref="_ZZNK4llvm16HexagonEvaluator8evaluateERKNS_12MachineInstrERKSt3mapIjNS_10BitTracker12RegisterCellESt4lessIjESaISt4pairIKjS6_EEERSD_ENK3$_0clERKS6_SG_" data-ref-filename="_ZZNK4llvm16HexagonEvaluator8evaluateERKNS_12MachineInstrERKSt3mapIjNS_10BitTracker12RegisterCellESt4lessIjESaISt4pairIKjS6_EEERSD_ENK3$_0clERKS6_SG_">(<a class="member fn" href="BitTracker.h.html#_ZNK4llvm10BitTracker16MachineEvaluator4eZXTERKNS0_12RegisterCellEt" title='llvm::BitTracker::MachineEvaluator::eZXT' data-ref="_ZNK4llvm10BitTracker16MachineEvaluator4eZXTERKNS0_12RegisterCellEt" data-ref-filename="_ZNK4llvm10BitTracker16MachineEvaluator4eZXTERKNS0_12RegisterCellEt">eZXT</a>(<a class="typedef" href="HexagonBitTracker.h.html#llvm::HexagonEvaluator::RegisterCell" title='llvm::HexagonEvaluator::RegisterCell' data-type='BitTracker::RegisterCell' data-ref="llvm::HexagonEvaluator::RegisterCell" data-ref-filename="llvm..HexagonEvaluator..RegisterCell">RegisterCell</a>::<a class="ref fn" href="BitTracker.h.html#_ZN4llvm10BitTracker12RegisterCell4selfEjt" title='llvm::BitTracker::RegisterCell::self' data-ref="_ZN4llvm10BitTracker12RegisterCell4selfEjt" data-ref-filename="_ZN4llvm10BitTracker12RegisterCell4selfEjt">self</a>(<var>0</var>, <a class="local col1 ref" href="#61W0" title='W0' data-ref="61W0" data-ref-filename="61W0">W0</a>).<a class="ref fn" href="BitTracker.h.html#_ZN4llvm10BitTracker12RegisterCell6regifyEj" title='llvm::BitTracker::RegisterCell::regify' data-ref="_ZN4llvm10BitTracker12RegisterCell6regifyEj" data-ref-filename="_ZN4llvm10BitTracker12RegisterCell6regifyEj">regify</a>(<a class="local col2 ref" href="#62Reg0" title='Reg0' data-ref="62Reg0" data-ref-filename="62Reg0">Reg0</a>), <var>16</var>), <a class="local col0 ref" href="#30Outputs" title='Outputs' data-ref="30Outputs" data-ref-filename="30Outputs">Outputs</a>)</a>;</td></tr>
<tr><th id="847">847</th><td></td></tr>
<tr><th id="848">848</th><td>    <i>// Bit count:</i></td></tr>
<tr><th id="849">849</th><td></td></tr>
<tr><th id="850">850</th><td>    <b>case</b> <a class="enum" href="../../../../build/lib/Target/Hexagon/HexagonGenInstrInfo.inc.html#llvm::Hexagon::S2_cl0" title='llvm::Hexagon::S2_cl0' data-ref="llvm::Hexagon::S2_cl0" data-ref-filename="llvm..Hexagon..S2_cl0">S2_cl0</a>:</td></tr>
<tr><th id="851">851</th><td>    <b>case</b> <a class="enum" href="../../../../build/lib/Target/Hexagon/HexagonGenInstrInfo.inc.html#llvm::Hexagon::S2_cl0p" title='llvm::Hexagon::S2_cl0p' data-ref="llvm::Hexagon::S2_cl0p" data-ref-filename="llvm..Hexagon..S2_cl0p">S2_cl0p</a>:</td></tr>
<tr><th id="852">852</th><td>      <i>// Always produce a 32-bit result.</i></td></tr>
<tr><th id="853">853</th><td>      <b>return</b> <a class="local col6 ref" href="#36rr0" title='rr0' data-ref="36rr0" data-ref-filename="36rr0">rr0</a><a class="tu ref fn" href="#_ZZNK4llvm16HexagonEvaluator8evaluateERKNS_12MachineInstrERKSt3mapIjNS_10BitTracker12RegisterCellESt4lessIjESaISt4pairIKjS6_EEERSD_ENK3$_0clERKS6_SG_" title='llvm::HexagonEvaluator::evaluate(const llvm::MachineInstr &amp;, const llvm::HexagonEvaluator::CellMapType &amp;, llvm::HexagonEvaluator::CellMapType &amp;)::(anonymous class)::operator()' data-use='c' data-ref="_ZZNK4llvm16HexagonEvaluator8evaluateERKNS_12MachineInstrERKSt3mapIjNS_10BitTracker12RegisterCellESt4lessIjESaISt4pairIKjS6_EEERSD_ENK3$_0clERKS6_SG_" data-ref-filename="_ZZNK4llvm16HexagonEvaluator8evaluateERKNS_12MachineInstrERKSt3mapIjNS_10BitTracker12RegisterCellESt4lessIjESaISt4pairIKjS6_EEERSD_ENK3$_0clERKS6_SG_">(<a class="member fn" href="BitTracker.h.html#_ZNK4llvm10BitTracker16MachineEvaluator4eCLBERKNS0_12RegisterCellEbt" title='llvm::BitTracker::MachineEvaluator::eCLB' data-ref="_ZNK4llvm10BitTracker16MachineEvaluator4eCLBERKNS0_12RegisterCellEbt" data-ref-filename="_ZNK4llvm10BitTracker16MachineEvaluator4eCLBERKNS0_12RegisterCellEbt">eCLB</a>(<a class="macro" href="#250" title="RegisterCell::ref(getCell(Reg[1], Inputs))" data-ref="_M/rc">rc</a>(<var>1</var>), <b>false</b><i>/*bit*/</i>, <var>32</var>), <a class="local col0 ref" href="#30Outputs" title='Outputs' data-ref="30Outputs" data-ref-filename="30Outputs">Outputs</a>)</a>;</td></tr>
<tr><th id="854">854</th><td>    <b>case</b> <a class="enum" href="../../../../build/lib/Target/Hexagon/HexagonGenInstrInfo.inc.html#llvm::Hexagon::S2_cl1" title='llvm::Hexagon::S2_cl1' data-ref="llvm::Hexagon::S2_cl1" data-ref-filename="llvm..Hexagon..S2_cl1">S2_cl1</a>:</td></tr>
<tr><th id="855">855</th><td>    <b>case</b> <a class="enum" href="../../../../build/lib/Target/Hexagon/HexagonGenInstrInfo.inc.html#llvm::Hexagon::S2_cl1p" title='llvm::Hexagon::S2_cl1p' data-ref="llvm::Hexagon::S2_cl1p" data-ref-filename="llvm..Hexagon..S2_cl1p">S2_cl1p</a>:</td></tr>
<tr><th id="856">856</th><td>      <b>return</b> <a class="local col6 ref" href="#36rr0" title='rr0' data-ref="36rr0" data-ref-filename="36rr0">rr0</a><a class="tu ref fn" href="#_ZZNK4llvm16HexagonEvaluator8evaluateERKNS_12MachineInstrERKSt3mapIjNS_10BitTracker12RegisterCellESt4lessIjESaISt4pairIKjS6_EEERSD_ENK3$_0clERKS6_SG_" title='llvm::HexagonEvaluator::evaluate(const llvm::MachineInstr &amp;, const llvm::HexagonEvaluator::CellMapType &amp;, llvm::HexagonEvaluator::CellMapType &amp;)::(anonymous class)::operator()' data-use='c' data-ref="_ZZNK4llvm16HexagonEvaluator8evaluateERKNS_12MachineInstrERKSt3mapIjNS_10BitTracker12RegisterCellESt4lessIjESaISt4pairIKjS6_EEERSD_ENK3$_0clERKS6_SG_" data-ref-filename="_ZZNK4llvm16HexagonEvaluator8evaluateERKNS_12MachineInstrERKSt3mapIjNS_10BitTracker12RegisterCellESt4lessIjESaISt4pairIKjS6_EEERSD_ENK3$_0clERKS6_SG_">(<a class="member fn" href="BitTracker.h.html#_ZNK4llvm10BitTracker16MachineEvaluator4eCLBERKNS0_12RegisterCellEbt" title='llvm::BitTracker::MachineEvaluator::eCLB' data-ref="_ZNK4llvm10BitTracker16MachineEvaluator4eCLBERKNS0_12RegisterCellEbt" data-ref-filename="_ZNK4llvm10BitTracker16MachineEvaluator4eCLBERKNS0_12RegisterCellEbt">eCLB</a>(<a class="macro" href="#250" title="RegisterCell::ref(getCell(Reg[1], Inputs))" data-ref="_M/rc">rc</a>(<var>1</var>), <b>true</b><i>/*bit*/</i>, <var>32</var>), <a class="local col0 ref" href="#30Outputs" title='Outputs' data-ref="30Outputs" data-ref-filename="30Outputs">Outputs</a>)</a>;</td></tr>
<tr><th id="857">857</th><td>    <b>case</b> <a class="enum" href="../../../../build/lib/Target/Hexagon/HexagonGenInstrInfo.inc.html#llvm::Hexagon::S2_clb" title='llvm::Hexagon::S2_clb' data-ref="llvm::Hexagon::S2_clb" data-ref-filename="llvm..Hexagon..S2_clb">S2_clb</a>:</td></tr>
<tr><th id="858">858</th><td>    <b>case</b> <a class="enum" href="../../../../build/lib/Target/Hexagon/HexagonGenInstrInfo.inc.html#llvm::Hexagon::S2_clbp" title='llvm::Hexagon::S2_clbp' data-ref="llvm::Hexagon::S2_clbp" data-ref-filename="llvm..Hexagon..S2_clbp">S2_clbp</a>: {</td></tr>
<tr><th id="859">859</th><td>      <a class="typedef" href="../../../../../include/bits/stdint-uintn.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t" data-ref-filename="uint16_t">uint16_t</a> <dfn class="local col6 decl" id="166W1" title='W1' data-type='uint16_t' data-ref="166W1" data-ref-filename="166W1">W1</dfn> = <a class="member fn" href="BitTracker.h.html#_ZNK4llvm10BitTracker16MachineEvaluator14getRegBitWidthERKNS0_11RegisterRefE" title='llvm::BitTracker::MachineEvaluator::getRegBitWidth' data-ref="_ZNK4llvm10BitTracker16MachineEvaluator14getRegBitWidthERKNS0_11RegisterRefE" data-ref-filename="_ZNK4llvm10BitTracker16MachineEvaluator14getRegBitWidthERKNS0_11RegisterRefE">getRegBitWidth</a>(<a class="local col5 ref" href="#35Reg" title='Reg' data-ref="35Reg" data-ref-filename="35Reg">Reg</a><a class="tu ref fn" href="#_ZNK12_GLOBAL__N_112RegisterRefsixEj" title='(anonymous namespace)::RegisterRefs::operator[]' data-use='c' data-ref="_ZNK12_GLOBAL__N_112RegisterRefsixEj" data-ref-filename="_ZNK12_GLOBAL__N_112RegisterRefsixEj">[<var>1</var>]</a>);</td></tr>
<tr><th id="860">860</th><td>      <a class="typedef" href="HexagonBitTracker.h.html#llvm::HexagonEvaluator::RegisterCell" title='llvm::HexagonEvaluator::RegisterCell' data-type='BitTracker::RegisterCell' data-ref="llvm::HexagonEvaluator::RegisterCell" data-ref-filename="llvm..HexagonEvaluator..RegisterCell">RegisterCell</a> <dfn class="local col7 decl" id="167R1" title='R1' data-type='llvm::HexagonEvaluator::RegisterCell' data-ref="167R1" data-ref-filename="167R1">R1</dfn> = <a class="macro" href="#250" title="RegisterCell::ref(getCell(Reg[1], Inputs))" data-ref="_M/rc">rc</a>(<var>1</var>);</td></tr>
<tr><th id="861">861</th><td>      <a class="typedef" href="#BT" title='BT' data-type='llvm::BitTracker' data-ref="BT" data-ref-filename="BT">BT</a>::<a class="type" href="BitTracker.h.html#llvm::BitTracker::BitValue" title='llvm::BitTracker::BitValue' data-ref="llvm::BitTracker::BitValue" data-ref-filename="llvm..BitTracker..BitValue">BitValue</a> <dfn class="local col8 decl" id="168TV" title='TV' data-type='BT::BitValue' data-ref="168TV" data-ref-filename="168TV">TV</dfn> = <a class="ref fn fake" href="BitTracker.h.html#155" title='llvm::BitTracker::BitValue::BitValue' data-ref="_ZN4llvm10BitTracker8BitValueC1ERKS1_" data-ref-filename="_ZN4llvm10BitTracker8BitValueC1ERKS1_"></a><a class="local col7 ref" href="#167R1" title='R1' data-ref="167R1" data-ref-filename="167R1">R1</a><a class="ref fn" href="BitTracker.h.html#_ZN4llvm10BitTracker12RegisterCellixEt" title='llvm::BitTracker::RegisterCell::operator[]' data-ref="_ZN4llvm10BitTracker12RegisterCellixEt" data-ref-filename="_ZN4llvm10BitTracker12RegisterCellixEt">[<a class="local col6 ref" href="#166W1" title='W1' data-ref="166W1" data-ref-filename="166W1">W1</a>-<var>1</var>]</a>;</td></tr>
<tr><th id="862">862</th><td>      <b>if</b> (<a class="local col8 ref" href="#168TV" title='TV' data-ref="168TV" data-ref-filename="168TV">TV</a>.<a class="ref fn" href="BitTracker.h.html#_ZNK4llvm10BitTracker8BitValue2isEj" title='llvm::BitTracker::BitValue::is' data-ref="_ZNK4llvm10BitTracker8BitValue2isEj" data-ref-filename="_ZNK4llvm10BitTracker8BitValue2isEj">is</a>(<var>0</var>) || <a class="local col8 ref" href="#168TV" title='TV' data-ref="168TV" data-ref-filename="168TV">TV</a>.<a class="ref fn" href="BitTracker.h.html#_ZNK4llvm10BitTracker8BitValue2isEj" title='llvm::BitTracker::BitValue::is' data-ref="_ZNK4llvm10BitTracker8BitValue2isEj" data-ref-filename="_ZNK4llvm10BitTracker8BitValue2isEj">is</a>(<var>1</var>))</td></tr>
<tr><th id="863">863</th><td>        <b>return</b> <a class="local col6 ref" href="#36rr0" title='rr0' data-ref="36rr0" data-ref-filename="36rr0">rr0</a><a class="tu ref fn" href="#_ZZNK4llvm16HexagonEvaluator8evaluateERKNS_12MachineInstrERKSt3mapIjNS_10BitTracker12RegisterCellESt4lessIjESaISt4pairIKjS6_EEERSD_ENK3$_0clERKS6_SG_" title='llvm::HexagonEvaluator::evaluate(const llvm::MachineInstr &amp;, const llvm::HexagonEvaluator::CellMapType &amp;, llvm::HexagonEvaluator::CellMapType &amp;)::(anonymous class)::operator()' data-use='c' data-ref="_ZZNK4llvm16HexagonEvaluator8evaluateERKNS_12MachineInstrERKSt3mapIjNS_10BitTracker12RegisterCellESt4lessIjESaISt4pairIKjS6_EEERSD_ENK3$_0clERKS6_SG_" data-ref-filename="_ZZNK4llvm16HexagonEvaluator8evaluateERKNS_12MachineInstrERKSt3mapIjNS_10BitTracker12RegisterCellESt4lessIjESaISt4pairIKjS6_EEERSD_ENK3$_0clERKS6_SG_">(<a class="member fn" href="BitTracker.h.html#_ZNK4llvm10BitTracker16MachineEvaluator4eCLBERKNS0_12RegisterCellEbt" title='llvm::BitTracker::MachineEvaluator::eCLB' data-ref="_ZNK4llvm10BitTracker16MachineEvaluator4eCLBERKNS0_12RegisterCellEbt" data-ref-filename="_ZNK4llvm10BitTracker16MachineEvaluator4eCLBERKNS0_12RegisterCellEbt">eCLB</a>(<a class="local col7 ref" href="#167R1" title='R1' data-ref="167R1" data-ref-filename="167R1">R1</a>, <a class="ref fn fake" href="BitTracker.h.html#_ZNK4llvm10BitTracker8BitValuecvbEv" title='llvm::BitTracker::BitValue::operator bool' data-ref="_ZNK4llvm10BitTracker8BitValuecvbEv" data-ref-filename="_ZNK4llvm10BitTracker8BitValuecvbEv"></a><a class="local col8 ref" href="#168TV" title='TV' data-ref="168TV" data-ref-filename="168TV">TV</a>, <var>32</var>), <a class="local col0 ref" href="#30Outputs" title='Outputs' data-ref="30Outputs" data-ref-filename="30Outputs">Outputs</a>)</a>;</td></tr>
<tr><th id="864">864</th><td>      <b>break</b>;</td></tr>
<tr><th id="865">865</th><td>    }</td></tr>
<tr><th id="866">866</th><td>    <b>case</b> <a class="enum" href="../../../../build/lib/Target/Hexagon/HexagonGenInstrInfo.inc.html#llvm::Hexagon::S2_ct0" title='llvm::Hexagon::S2_ct0' data-ref="llvm::Hexagon::S2_ct0" data-ref-filename="llvm..Hexagon..S2_ct0">S2_ct0</a>:</td></tr>
<tr><th id="867">867</th><td>    <b>case</b> <a class="enum" href="../../../../build/lib/Target/Hexagon/HexagonGenInstrInfo.inc.html#llvm::Hexagon::S2_ct0p" title='llvm::Hexagon::S2_ct0p' data-ref="llvm::Hexagon::S2_ct0p" data-ref-filename="llvm..Hexagon..S2_ct0p">S2_ct0p</a>:</td></tr>
<tr><th id="868">868</th><td>      <b>return</b> <a class="local col6 ref" href="#36rr0" title='rr0' data-ref="36rr0" data-ref-filename="36rr0">rr0</a><a class="tu ref fn" href="#_ZZNK4llvm16HexagonEvaluator8evaluateERKNS_12MachineInstrERKSt3mapIjNS_10BitTracker12RegisterCellESt4lessIjESaISt4pairIKjS6_EEERSD_ENK3$_0clERKS6_SG_" title='llvm::HexagonEvaluator::evaluate(const llvm::MachineInstr &amp;, const llvm::HexagonEvaluator::CellMapType &amp;, llvm::HexagonEvaluator::CellMapType &amp;)::(anonymous class)::operator()' data-use='c' data-ref="_ZZNK4llvm16HexagonEvaluator8evaluateERKNS_12MachineInstrERKSt3mapIjNS_10BitTracker12RegisterCellESt4lessIjESaISt4pairIKjS6_EEERSD_ENK3$_0clERKS6_SG_" data-ref-filename="_ZZNK4llvm16HexagonEvaluator8evaluateERKNS_12MachineInstrERKSt3mapIjNS_10BitTracker12RegisterCellESt4lessIjESaISt4pairIKjS6_EEERSD_ENK3$_0clERKS6_SG_">(<a class="member fn" href="BitTracker.h.html#_ZNK4llvm10BitTracker16MachineEvaluator4eCTBERKNS0_12RegisterCellEbt" title='llvm::BitTracker::MachineEvaluator::eCTB' data-ref="_ZNK4llvm10BitTracker16MachineEvaluator4eCTBERKNS0_12RegisterCellEbt" data-ref-filename="_ZNK4llvm10BitTracker16MachineEvaluator4eCTBERKNS0_12RegisterCellEbt">eCTB</a>(<a class="macro" href="#250" title="RegisterCell::ref(getCell(Reg[1], Inputs))" data-ref="_M/rc">rc</a>(<var>1</var>), <b>false</b><i>/*bit*/</i>, <var>32</var>), <a class="local col0 ref" href="#30Outputs" title='Outputs' data-ref="30Outputs" data-ref-filename="30Outputs">Outputs</a>)</a>;</td></tr>
<tr><th id="869">869</th><td>    <b>case</b> <a class="enum" href="../../../../build/lib/Target/Hexagon/HexagonGenInstrInfo.inc.html#llvm::Hexagon::S2_ct1" title='llvm::Hexagon::S2_ct1' data-ref="llvm::Hexagon::S2_ct1" data-ref-filename="llvm..Hexagon..S2_ct1">S2_ct1</a>:</td></tr>
<tr><th id="870">870</th><td>    <b>case</b> <a class="enum" href="../../../../build/lib/Target/Hexagon/HexagonGenInstrInfo.inc.html#llvm::Hexagon::S2_ct1p" title='llvm::Hexagon::S2_ct1p' data-ref="llvm::Hexagon::S2_ct1p" data-ref-filename="llvm..Hexagon..S2_ct1p">S2_ct1p</a>:</td></tr>
<tr><th id="871">871</th><td>      <b>return</b> <a class="local col6 ref" href="#36rr0" title='rr0' data-ref="36rr0" data-ref-filename="36rr0">rr0</a><a class="tu ref fn" href="#_ZZNK4llvm16HexagonEvaluator8evaluateERKNS_12MachineInstrERKSt3mapIjNS_10BitTracker12RegisterCellESt4lessIjESaISt4pairIKjS6_EEERSD_ENK3$_0clERKS6_SG_" title='llvm::HexagonEvaluator::evaluate(const llvm::MachineInstr &amp;, const llvm::HexagonEvaluator::CellMapType &amp;, llvm::HexagonEvaluator::CellMapType &amp;)::(anonymous class)::operator()' data-use='c' data-ref="_ZZNK4llvm16HexagonEvaluator8evaluateERKNS_12MachineInstrERKSt3mapIjNS_10BitTracker12RegisterCellESt4lessIjESaISt4pairIKjS6_EEERSD_ENK3$_0clERKS6_SG_" data-ref-filename="_ZZNK4llvm16HexagonEvaluator8evaluateERKNS_12MachineInstrERKSt3mapIjNS_10BitTracker12RegisterCellESt4lessIjESaISt4pairIKjS6_EEERSD_ENK3$_0clERKS6_SG_">(<a class="member fn" href="BitTracker.h.html#_ZNK4llvm10BitTracker16MachineEvaluator4eCTBERKNS0_12RegisterCellEbt" title='llvm::BitTracker::MachineEvaluator::eCTB' data-ref="_ZNK4llvm10BitTracker16MachineEvaluator4eCTBERKNS0_12RegisterCellEbt" data-ref-filename="_ZNK4llvm10BitTracker16MachineEvaluator4eCTBERKNS0_12RegisterCellEbt">eCTB</a>(<a class="macro" href="#250" title="RegisterCell::ref(getCell(Reg[1], Inputs))" data-ref="_M/rc">rc</a>(<var>1</var>), <b>true</b><i>/*bit*/</i>, <var>32</var>), <a class="local col0 ref" href="#30Outputs" title='Outputs' data-ref="30Outputs" data-ref-filename="30Outputs">Outputs</a>)</a>;</td></tr>
<tr><th id="872">872</th><td>    <b>case</b> <a class="enum" href="../../../../build/lib/Target/Hexagon/HexagonGenInstrInfo.inc.html#llvm::Hexagon::S5_popcountp" title='llvm::Hexagon::S5_popcountp' data-ref="llvm::Hexagon::S5_popcountp" data-ref-filename="llvm..Hexagon..S5_popcountp">S5_popcountp</a>:</td></tr>
<tr><th id="873">873</th><td>      <i>// TODO</i></td></tr>
<tr><th id="874">874</th><td>      <b>break</b>;</td></tr>
<tr><th id="875">875</th><td></td></tr>
<tr><th id="876">876</th><td>    <b>case</b> <a class="enum" href="../../../../build/lib/Target/Hexagon/HexagonGenInstrInfo.inc.html#llvm::Hexagon::C2_all8" title='llvm::Hexagon::C2_all8' data-ref="llvm::Hexagon::C2_all8" data-ref-filename="llvm..Hexagon..C2_all8">C2_all8</a>: {</td></tr>
<tr><th id="877">877</th><td>      <a class="typedef" href="HexagonBitTracker.h.html#llvm::HexagonEvaluator::RegisterCell" title='llvm::HexagonEvaluator::RegisterCell' data-type='BitTracker::RegisterCell' data-ref="llvm::HexagonEvaluator::RegisterCell" data-ref-filename="llvm..HexagonEvaluator..RegisterCell">RegisterCell</a> <dfn class="local col9 decl" id="169P1" title='P1' data-type='llvm::HexagonEvaluator::RegisterCell' data-ref="169P1" data-ref-filename="169P1">P1</dfn> = <a class="macro" href="#250" title="RegisterCell::ref(getCell(Reg[1], Inputs))" data-ref="_M/rc">rc</a>(<var>1</var>);</td></tr>
<tr><th id="878">878</th><td>      <em>bool</em> <dfn class="local col0 decl" id="170Has0" title='Has0' data-type='bool' data-ref="170Has0" data-ref-filename="170Has0">Has0</dfn> = <b>false</b>, <dfn class="local col1 decl" id="171All1" title='All1' data-type='bool' data-ref="171All1" data-ref-filename="171All1">All1</dfn> = <b>true</b>;</td></tr>
<tr><th id="879">879</th><td>      <b>for</b> (<a class="typedef" href="../../../../../include/bits/stdint-uintn.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t" data-ref-filename="uint16_t">uint16_t</a> <dfn class="local col2 decl" id="172i" title='i' data-type='uint16_t' data-ref="172i" data-ref-filename="172i">i</dfn> = <var>0</var>; <a class="local col2 ref" href="#172i" title='i' data-ref="172i" data-ref-filename="172i">i</a> &lt; <var>8</var><i>/*XXX*/</i>; ++<a class="local col2 ref" href="#172i" title='i' data-ref="172i" data-ref-filename="172i">i</a>) {</td></tr>
<tr><th id="880">880</th><td>        <b>if</b> (!<a class="local col9 ref" href="#169P1" title='P1' data-ref="169P1" data-ref-filename="169P1">P1</a><a class="ref fn" href="BitTracker.h.html#_ZN4llvm10BitTracker12RegisterCellixEt" title='llvm::BitTracker::RegisterCell::operator[]' data-ref="_ZN4llvm10BitTracker12RegisterCellixEt" data-ref-filename="_ZN4llvm10BitTracker12RegisterCellixEt">[<a class="local col2 ref" href="#172i" title='i' data-ref="172i" data-ref-filename="172i">i</a>]</a>.<a class="ref fn" href="BitTracker.h.html#_ZNK4llvm10BitTracker8BitValue2isEj" title='llvm::BitTracker::BitValue::is' data-ref="_ZNK4llvm10BitTracker8BitValue2isEj" data-ref-filename="_ZNK4llvm10BitTracker8BitValue2isEj">is</a>(<var>1</var>))</td></tr>
<tr><th id="881">881</th><td>          <a class="local col1 ref" href="#171All1" title='All1' data-ref="171All1" data-ref-filename="171All1">All1</a> = <b>false</b>;</td></tr>
<tr><th id="882">882</th><td>        <b>if</b> (!<a class="local col9 ref" href="#169P1" title='P1' data-ref="169P1" data-ref-filename="169P1">P1</a><a class="ref fn" href="BitTracker.h.html#_ZN4llvm10BitTracker12RegisterCellixEt" title='llvm::BitTracker::RegisterCell::operator[]' data-ref="_ZN4llvm10BitTracker12RegisterCellixEt" data-ref-filename="_ZN4llvm10BitTracker12RegisterCellixEt">[<a class="local col2 ref" href="#172i" title='i' data-ref="172i" data-ref-filename="172i">i</a>]</a>.<a class="ref fn" href="BitTracker.h.html#_ZNK4llvm10BitTracker8BitValue2isEj" title='llvm::BitTracker::BitValue::is' data-ref="_ZNK4llvm10BitTracker8BitValue2isEj" data-ref-filename="_ZNK4llvm10BitTracker8BitValue2isEj">is</a>(<var>0</var>))</td></tr>
<tr><th id="883">883</th><td>          <b>continue</b>;</td></tr>
<tr><th id="884">884</th><td>        <a class="local col0 ref" href="#170Has0" title='Has0' data-ref="170Has0" data-ref-filename="170Has0">Has0</a> = <b>true</b>;</td></tr>
<tr><th id="885">885</th><td>        <b>break</b>;</td></tr>
<tr><th id="886">886</th><td>      }</td></tr>
<tr><th id="887">887</th><td>      <b>if</b> (!<a class="local col0 ref" href="#170Has0" title='Has0' data-ref="170Has0" data-ref-filename="170Has0">Has0</a> &amp;&amp; !<a class="local col1 ref" href="#171All1" title='All1' data-ref="171All1" data-ref-filename="171All1">All1</a>)</td></tr>
<tr><th id="888">888</th><td>        <b>break</b>;</td></tr>
<tr><th id="889">889</th><td>      <a class="typedef" href="HexagonBitTracker.h.html#llvm::HexagonEvaluator::RegisterCell" title='llvm::HexagonEvaluator::RegisterCell' data-type='BitTracker::RegisterCell' data-ref="llvm::HexagonEvaluator::RegisterCell" data-ref-filename="llvm..HexagonEvaluator..RegisterCell">RegisterCell</a> <dfn class="local col3 decl" id="173RC" title='RC' data-type='llvm::HexagonEvaluator::RegisterCell' data-ref="173RC" data-ref-filename="173RC">RC</dfn><a class="ref fn" href="BitTracker.h.html#_ZN4llvm10BitTracker12RegisterCellC1Et" title='llvm::BitTracker::RegisterCell::RegisterCell' data-ref="_ZN4llvm10BitTracker12RegisterCellC1Et" data-ref-filename="_ZN4llvm10BitTracker12RegisterCellC1Et">(</a><a class="local col1 ref" href="#61W0" title='W0' data-ref="61W0" data-ref-filename="61W0">W0</a>);</td></tr>
<tr><th id="890">890</th><td>      <a class="local col3 ref" href="#173RC" title='RC' data-ref="173RC" data-ref-filename="173RC">RC</a>.<a class="ref fn" href="BitTracker.h.html#_ZN4llvm10BitTracker12RegisterCell4fillEttRKNS0_8BitValueE" title='llvm::BitTracker::RegisterCell::fill' data-ref="_ZN4llvm10BitTracker12RegisterCell4fillEttRKNS0_8BitValueE" data-ref-filename="_ZN4llvm10BitTracker12RegisterCell4fillEttRKNS0_8BitValueE">fill</a>(<var>0</var>, <a class="local col1 ref" href="#61W0" title='W0' data-ref="61W0" data-ref-filename="61W0">W0</a>, <a class="ref fn fake" href="BitTracker.h.html#_ZN4llvm10BitTracker8BitValueC1ENS1_9ValueTypeE" title='llvm::BitTracker::BitValue::BitValue' data-ref="_ZN4llvm10BitTracker8BitValueC1ENS1_9ValueTypeE" data-ref-filename="_ZN4llvm10BitTracker8BitValueC1ENS1_9ValueTypeE"></a>(<a class="local col1 ref" href="#171All1" title='All1' data-ref="171All1" data-ref-filename="171All1">All1</a> ? <a class="typedef" href="#BT" title='BT' data-type='llvm::BitTracker' data-ref="BT" data-ref-filename="BT">BT</a>::<a class="type" href="BitTracker.h.html#llvm::BitTracker::BitValue" title='llvm::BitTracker::BitValue' data-ref="llvm::BitTracker::BitValue" data-ref-filename="llvm..BitTracker..BitValue">BitValue</a>::<a class="enum" href="BitTracker.h.html#llvm::BitTracker::BitValue::One" title='llvm::BitTracker::BitValue::One' data-ref="llvm::BitTracker::BitValue::One" data-ref-filename="llvm..BitTracker..BitValue..One">One</a> : <a class="typedef" href="#BT" title='BT' data-type='llvm::BitTracker' data-ref="BT" data-ref-filename="BT">BT</a>::<a class="type" href="BitTracker.h.html#llvm::BitTracker::BitValue" title='llvm::BitTracker::BitValue' data-ref="llvm::BitTracker::BitValue" data-ref-filename="llvm..BitTracker..BitValue">BitValue</a>::<a class="enum" href="BitTracker.h.html#llvm::BitTracker::BitValue::Zero" title='llvm::BitTracker::BitValue::Zero' data-ref="llvm::BitTracker::BitValue::Zero" data-ref-filename="llvm..BitTracker..BitValue..Zero">Zero</a>));</td></tr>
<tr><th id="891">891</th><td>      <b>return</b> <a class="local col6 ref" href="#36rr0" title='rr0' data-ref="36rr0" data-ref-filename="36rr0">rr0</a><a class="tu ref fn" href="#_ZZNK4llvm16HexagonEvaluator8evaluateERKNS_12MachineInstrERKSt3mapIjNS_10BitTracker12RegisterCellESt4lessIjESaISt4pairIKjS6_EEERSD_ENK3$_0clERKS6_SG_" title='llvm::HexagonEvaluator::evaluate(const llvm::MachineInstr &amp;, const llvm::HexagonEvaluator::CellMapType &amp;, llvm::HexagonEvaluator::CellMapType &amp;)::(anonymous class)::operator()' data-use='c' data-ref="_ZZNK4llvm16HexagonEvaluator8evaluateERKNS_12MachineInstrERKSt3mapIjNS_10BitTracker12RegisterCellESt4lessIjESaISt4pairIKjS6_EEERSD_ENK3$_0clERKS6_SG_" data-ref-filename="_ZZNK4llvm16HexagonEvaluator8evaluateERKNS_12MachineInstrERKSt3mapIjNS_10BitTracker12RegisterCellESt4lessIjESaISt4pairIKjS6_EEERSD_ENK3$_0clERKS6_SG_">(<a class="local col3 ref" href="#173RC" title='RC' data-ref="173RC" data-ref-filename="173RC">RC</a>, <a class="local col0 ref" href="#30Outputs" title='Outputs' data-ref="30Outputs" data-ref-filename="30Outputs">Outputs</a>)</a>;</td></tr>
<tr><th id="892">892</th><td>    }</td></tr>
<tr><th id="893">893</th><td>    <b>case</b> <a class="enum" href="../../../../build/lib/Target/Hexagon/HexagonGenInstrInfo.inc.html#llvm::Hexagon::C2_any8" title='llvm::Hexagon::C2_any8' data-ref="llvm::Hexagon::C2_any8" data-ref-filename="llvm..Hexagon..C2_any8">C2_any8</a>: {</td></tr>
<tr><th id="894">894</th><td>      <a class="typedef" href="HexagonBitTracker.h.html#llvm::HexagonEvaluator::RegisterCell" title='llvm::HexagonEvaluator::RegisterCell' data-type='BitTracker::RegisterCell' data-ref="llvm::HexagonEvaluator::RegisterCell" data-ref-filename="llvm..HexagonEvaluator..RegisterCell">RegisterCell</a> <dfn class="local col4 decl" id="174P1" title='P1' data-type='llvm::HexagonEvaluator::RegisterCell' data-ref="174P1" data-ref-filename="174P1">P1</dfn> = <a class="macro" href="#250" title="RegisterCell::ref(getCell(Reg[1], Inputs))" data-ref="_M/rc">rc</a>(<var>1</var>);</td></tr>
<tr><th id="895">895</th><td>      <em>bool</em> <dfn class="local col5 decl" id="175Has1" title='Has1' data-type='bool' data-ref="175Has1" data-ref-filename="175Has1">Has1</dfn> = <b>false</b>, <dfn class="local col6 decl" id="176All0" title='All0' data-type='bool' data-ref="176All0" data-ref-filename="176All0">All0</dfn> = <b>true</b>;</td></tr>
<tr><th id="896">896</th><td>      <b>for</b> (<a class="typedef" href="../../../../../include/bits/stdint-uintn.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t" data-ref-filename="uint16_t">uint16_t</a> <dfn class="local col7 decl" id="177i" title='i' data-type='uint16_t' data-ref="177i" data-ref-filename="177i">i</dfn> = <var>0</var>; <a class="local col7 ref" href="#177i" title='i' data-ref="177i" data-ref-filename="177i">i</a> &lt; <var>8</var><i>/*XXX*/</i>; ++<a class="local col7 ref" href="#177i" title='i' data-ref="177i" data-ref-filename="177i">i</a>) {</td></tr>
<tr><th id="897">897</th><td>        <b>if</b> (!<a class="local col4 ref" href="#174P1" title='P1' data-ref="174P1" data-ref-filename="174P1">P1</a><a class="ref fn" href="BitTracker.h.html#_ZN4llvm10BitTracker12RegisterCellixEt" title='llvm::BitTracker::RegisterCell::operator[]' data-ref="_ZN4llvm10BitTracker12RegisterCellixEt" data-ref-filename="_ZN4llvm10BitTracker12RegisterCellixEt">[<a class="local col7 ref" href="#177i" title='i' data-ref="177i" data-ref-filename="177i">i</a>]</a>.<a class="ref fn" href="BitTracker.h.html#_ZNK4llvm10BitTracker8BitValue2isEj" title='llvm::BitTracker::BitValue::is' data-ref="_ZNK4llvm10BitTracker8BitValue2isEj" data-ref-filename="_ZNK4llvm10BitTracker8BitValue2isEj">is</a>(<var>0</var>))</td></tr>
<tr><th id="898">898</th><td>          <a class="local col6 ref" href="#176All0" title='All0' data-ref="176All0" data-ref-filename="176All0">All0</a> = <b>false</b>;</td></tr>
<tr><th id="899">899</th><td>        <b>if</b> (!<a class="local col4 ref" href="#174P1" title='P1' data-ref="174P1" data-ref-filename="174P1">P1</a><a class="ref fn" href="BitTracker.h.html#_ZN4llvm10BitTracker12RegisterCellixEt" title='llvm::BitTracker::RegisterCell::operator[]' data-ref="_ZN4llvm10BitTracker12RegisterCellixEt" data-ref-filename="_ZN4llvm10BitTracker12RegisterCellixEt">[<a class="local col7 ref" href="#177i" title='i' data-ref="177i" data-ref-filename="177i">i</a>]</a>.<a class="ref fn" href="BitTracker.h.html#_ZNK4llvm10BitTracker8BitValue2isEj" title='llvm::BitTracker::BitValue::is' data-ref="_ZNK4llvm10BitTracker8BitValue2isEj" data-ref-filename="_ZNK4llvm10BitTracker8BitValue2isEj">is</a>(<var>1</var>))</td></tr>
<tr><th id="900">900</th><td>          <b>continue</b>;</td></tr>
<tr><th id="901">901</th><td>        <a class="local col5 ref" href="#175Has1" title='Has1' data-ref="175Has1" data-ref-filename="175Has1">Has1</a> = <b>true</b>;</td></tr>
<tr><th id="902">902</th><td>        <b>break</b>;</td></tr>
<tr><th id="903">903</th><td>      }</td></tr>
<tr><th id="904">904</th><td>      <b>if</b> (!<a class="local col5 ref" href="#175Has1" title='Has1' data-ref="175Has1" data-ref-filename="175Has1">Has1</a> &amp;&amp; !<a class="local col6 ref" href="#176All0" title='All0' data-ref="176All0" data-ref-filename="176All0">All0</a>)</td></tr>
<tr><th id="905">905</th><td>        <b>break</b>;</td></tr>
<tr><th id="906">906</th><td>      <a class="typedef" href="HexagonBitTracker.h.html#llvm::HexagonEvaluator::RegisterCell" title='llvm::HexagonEvaluator::RegisterCell' data-type='BitTracker::RegisterCell' data-ref="llvm::HexagonEvaluator::RegisterCell" data-ref-filename="llvm..HexagonEvaluator..RegisterCell">RegisterCell</a> <dfn class="local col8 decl" id="178RC" title='RC' data-type='llvm::HexagonEvaluator::RegisterCell' data-ref="178RC" data-ref-filename="178RC">RC</dfn><a class="ref fn" href="BitTracker.h.html#_ZN4llvm10BitTracker12RegisterCellC1Et" title='llvm::BitTracker::RegisterCell::RegisterCell' data-ref="_ZN4llvm10BitTracker12RegisterCellC1Et" data-ref-filename="_ZN4llvm10BitTracker12RegisterCellC1Et">(</a><a class="local col1 ref" href="#61W0" title='W0' data-ref="61W0" data-ref-filename="61W0">W0</a>);</td></tr>
<tr><th id="907">907</th><td>      <a class="local col8 ref" href="#178RC" title='RC' data-ref="178RC" data-ref-filename="178RC">RC</a>.<a class="ref fn" href="BitTracker.h.html#_ZN4llvm10BitTracker12RegisterCell4fillEttRKNS0_8BitValueE" title='llvm::BitTracker::RegisterCell::fill' data-ref="_ZN4llvm10BitTracker12RegisterCell4fillEttRKNS0_8BitValueE" data-ref-filename="_ZN4llvm10BitTracker12RegisterCell4fillEttRKNS0_8BitValueE">fill</a>(<var>0</var>, <a class="local col1 ref" href="#61W0" title='W0' data-ref="61W0" data-ref-filename="61W0">W0</a>, <a class="ref fn fake" href="BitTracker.h.html#_ZN4llvm10BitTracker8BitValueC1ENS1_9ValueTypeE" title='llvm::BitTracker::BitValue::BitValue' data-ref="_ZN4llvm10BitTracker8BitValueC1ENS1_9ValueTypeE" data-ref-filename="_ZN4llvm10BitTracker8BitValueC1ENS1_9ValueTypeE"></a>(<a class="local col5 ref" href="#175Has1" title='Has1' data-ref="175Has1" data-ref-filename="175Has1">Has1</a> ? <a class="typedef" href="#BT" title='BT' data-type='llvm::BitTracker' data-ref="BT" data-ref-filename="BT">BT</a>::<a class="type" href="BitTracker.h.html#llvm::BitTracker::BitValue" title='llvm::BitTracker::BitValue' data-ref="llvm::BitTracker::BitValue" data-ref-filename="llvm..BitTracker..BitValue">BitValue</a>::<a class="enum" href="BitTracker.h.html#llvm::BitTracker::BitValue::One" title='llvm::BitTracker::BitValue::One' data-ref="llvm::BitTracker::BitValue::One" data-ref-filename="llvm..BitTracker..BitValue..One">One</a> : <a class="typedef" href="#BT" title='BT' data-type='llvm::BitTracker' data-ref="BT" data-ref-filename="BT">BT</a>::<a class="type" href="BitTracker.h.html#llvm::BitTracker::BitValue" title='llvm::BitTracker::BitValue' data-ref="llvm::BitTracker::BitValue" data-ref-filename="llvm..BitTracker..BitValue">BitValue</a>::<a class="enum" href="BitTracker.h.html#llvm::BitTracker::BitValue::Zero" title='llvm::BitTracker::BitValue::Zero' data-ref="llvm::BitTracker::BitValue::Zero" data-ref-filename="llvm..BitTracker..BitValue..Zero">Zero</a>));</td></tr>
<tr><th id="908">908</th><td>      <b>return</b> <a class="local col6 ref" href="#36rr0" title='rr0' data-ref="36rr0" data-ref-filename="36rr0">rr0</a><a class="tu ref fn" href="#_ZZNK4llvm16HexagonEvaluator8evaluateERKNS_12MachineInstrERKSt3mapIjNS_10BitTracker12RegisterCellESt4lessIjESaISt4pairIKjS6_EEERSD_ENK3$_0clERKS6_SG_" title='llvm::HexagonEvaluator::evaluate(const llvm::MachineInstr &amp;, const llvm::HexagonEvaluator::CellMapType &amp;, llvm::HexagonEvaluator::CellMapType &amp;)::(anonymous class)::operator()' data-use='c' data-ref="_ZZNK4llvm16HexagonEvaluator8evaluateERKNS_12MachineInstrERKSt3mapIjNS_10BitTracker12RegisterCellESt4lessIjESaISt4pairIKjS6_EEERSD_ENK3$_0clERKS6_SG_" data-ref-filename="_ZZNK4llvm16HexagonEvaluator8evaluateERKNS_12MachineInstrERKSt3mapIjNS_10BitTracker12RegisterCellESt4lessIjESaISt4pairIKjS6_EEERSD_ENK3$_0clERKS6_SG_">(<a class="local col8 ref" href="#178RC" title='RC' data-ref="178RC" data-ref-filename="178RC">RC</a>, <a class="local col0 ref" href="#30Outputs" title='Outputs' data-ref="30Outputs" data-ref-filename="30Outputs">Outputs</a>)</a>;</td></tr>
<tr><th id="909">909</th><td>    }</td></tr>
<tr><th id="910">910</th><td>    <b>case</b> <a class="enum" href="../../../../build/lib/Target/Hexagon/HexagonGenInstrInfo.inc.html#llvm::Hexagon::C2_and" title='llvm::Hexagon::C2_and' data-ref="llvm::Hexagon::C2_and" data-ref-filename="llvm..Hexagon..C2_and">C2_and</a>:</td></tr>
<tr><th id="911">911</th><td>      <b>return</b> <a class="local col6 ref" href="#36rr0" title='rr0' data-ref="36rr0" data-ref-filename="36rr0">rr0</a><a class="tu ref fn" href="#_ZZNK4llvm16HexagonEvaluator8evaluateERKNS_12MachineInstrERKSt3mapIjNS_10BitTracker12RegisterCellESt4lessIjESaISt4pairIKjS6_EEERSD_ENK3$_0clERKS6_SG_" title='llvm::HexagonEvaluator::evaluate(const llvm::MachineInstr &amp;, const llvm::HexagonEvaluator::CellMapType &amp;, llvm::HexagonEvaluator::CellMapType &amp;)::(anonymous class)::operator()' data-use='c' data-ref="_ZZNK4llvm16HexagonEvaluator8evaluateERKNS_12MachineInstrERKSt3mapIjNS_10BitTracker12RegisterCellESt4lessIjESaISt4pairIKjS6_EEERSD_ENK3$_0clERKS6_SG_" data-ref-filename="_ZZNK4llvm16HexagonEvaluator8evaluateERKNS_12MachineInstrERKSt3mapIjNS_10BitTracker12RegisterCellESt4lessIjESaISt4pairIKjS6_EEERSD_ENK3$_0clERKS6_SG_">(<a class="member fn" href="BitTracker.h.html#_ZNK4llvm10BitTracker16MachineEvaluator4eANDERKNS0_12RegisterCellES4_" title='llvm::BitTracker::MachineEvaluator::eAND' data-ref="_ZNK4llvm10BitTracker16MachineEvaluator4eANDERKNS0_12RegisterCellES4_" data-ref-filename="_ZNK4llvm10BitTracker16MachineEvaluator4eANDERKNS0_12RegisterCellES4_">eAND</a>(<a class="macro" href="#250" title="RegisterCell::ref(getCell(Reg[1], Inputs))" data-ref="_M/rc">rc</a>(<var>1</var>), <a class="macro" href="#250" title="RegisterCell::ref(getCell(Reg[2], Inputs))" data-ref="_M/rc">rc</a>(<var>2</var>)), <a class="local col0 ref" href="#30Outputs" title='Outputs' data-ref="30Outputs" data-ref-filename="30Outputs">Outputs</a>)</a>;</td></tr>
<tr><th id="912">912</th><td>    <b>case</b> <a class="enum" href="../../../../build/lib/Target/Hexagon/HexagonGenInstrInfo.inc.html#llvm::Hexagon::C2_andn" title='llvm::Hexagon::C2_andn' data-ref="llvm::Hexagon::C2_andn" data-ref-filename="llvm..Hexagon..C2_andn">C2_andn</a>:</td></tr>
<tr><th id="913">913</th><td>      <b>return</b> <a class="local col6 ref" href="#36rr0" title='rr0' data-ref="36rr0" data-ref-filename="36rr0">rr0</a><a class="tu ref fn" href="#_ZZNK4llvm16HexagonEvaluator8evaluateERKNS_12MachineInstrERKSt3mapIjNS_10BitTracker12RegisterCellESt4lessIjESaISt4pairIKjS6_EEERSD_ENK3$_0clERKS6_SG_" title='llvm::HexagonEvaluator::evaluate(const llvm::MachineInstr &amp;, const llvm::HexagonEvaluator::CellMapType &amp;, llvm::HexagonEvaluator::CellMapType &amp;)::(anonymous class)::operator()' data-use='c' data-ref="_ZZNK4llvm16HexagonEvaluator8evaluateERKNS_12MachineInstrERKSt3mapIjNS_10BitTracker12RegisterCellESt4lessIjESaISt4pairIKjS6_EEERSD_ENK3$_0clERKS6_SG_" data-ref-filename="_ZZNK4llvm16HexagonEvaluator8evaluateERKNS_12MachineInstrERKSt3mapIjNS_10BitTracker12RegisterCellESt4lessIjESaISt4pairIKjS6_EEERSD_ENK3$_0clERKS6_SG_">(<a class="member fn" href="BitTracker.h.html#_ZNK4llvm10BitTracker16MachineEvaluator4eANDERKNS0_12RegisterCellES4_" title='llvm::BitTracker::MachineEvaluator::eAND' data-ref="_ZNK4llvm10BitTracker16MachineEvaluator4eANDERKNS0_12RegisterCellES4_" data-ref-filename="_ZNK4llvm10BitTracker16MachineEvaluator4eANDERKNS0_12RegisterCellES4_">eAND</a>(<a class="macro" href="#250" title="RegisterCell::ref(getCell(Reg[1], Inputs))" data-ref="_M/rc">rc</a>(<var>1</var>), <a class="member fn" href="BitTracker.h.html#_ZNK4llvm10BitTracker16MachineEvaluator4eNOTERKNS0_12RegisterCellE" title='llvm::BitTracker::MachineEvaluator::eNOT' data-ref="_ZNK4llvm10BitTracker16MachineEvaluator4eNOTERKNS0_12RegisterCellE" data-ref-filename="_ZNK4llvm10BitTracker16MachineEvaluator4eNOTERKNS0_12RegisterCellE">eNOT</a>(<a class="macro" href="#250" title="RegisterCell::ref(getCell(Reg[2], Inputs))" data-ref="_M/rc">rc</a>(<var>2</var>))), <a class="local col0 ref" href="#30Outputs" title='Outputs' data-ref="30Outputs" data-ref-filename="30Outputs">Outputs</a>)</a>;</td></tr>
<tr><th id="914">914</th><td>    <b>case</b> <a class="enum" href="../../../../build/lib/Target/Hexagon/HexagonGenInstrInfo.inc.html#llvm::Hexagon::C2_not" title='llvm::Hexagon::C2_not' data-ref="llvm::Hexagon::C2_not" data-ref-filename="llvm..Hexagon..C2_not">C2_not</a>:</td></tr>
<tr><th id="915">915</th><td>      <b>return</b> <a class="local col6 ref" href="#36rr0" title='rr0' data-ref="36rr0" data-ref-filename="36rr0">rr0</a><a class="tu ref fn" href="#_ZZNK4llvm16HexagonEvaluator8evaluateERKNS_12MachineInstrERKSt3mapIjNS_10BitTracker12RegisterCellESt4lessIjESaISt4pairIKjS6_EEERSD_ENK3$_0clERKS6_SG_" title='llvm::HexagonEvaluator::evaluate(const llvm::MachineInstr &amp;, const llvm::HexagonEvaluator::CellMapType &amp;, llvm::HexagonEvaluator::CellMapType &amp;)::(anonymous class)::operator()' data-use='c' data-ref="_ZZNK4llvm16HexagonEvaluator8evaluateERKNS_12MachineInstrERKSt3mapIjNS_10BitTracker12RegisterCellESt4lessIjESaISt4pairIKjS6_EEERSD_ENK3$_0clERKS6_SG_" data-ref-filename="_ZZNK4llvm16HexagonEvaluator8evaluateERKNS_12MachineInstrERKSt3mapIjNS_10BitTracker12RegisterCellESt4lessIjESaISt4pairIKjS6_EEERSD_ENK3$_0clERKS6_SG_">(<a class="member fn" href="BitTracker.h.html#_ZNK4llvm10BitTracker16MachineEvaluator4eNOTERKNS0_12RegisterCellE" title='llvm::BitTracker::MachineEvaluator::eNOT' data-ref="_ZNK4llvm10BitTracker16MachineEvaluator4eNOTERKNS0_12RegisterCellE" data-ref-filename="_ZNK4llvm10BitTracker16MachineEvaluator4eNOTERKNS0_12RegisterCellE">eNOT</a>(<a class="macro" href="#250" title="RegisterCell::ref(getCell(Reg[1], Inputs))" data-ref="_M/rc">rc</a>(<var>1</var>)), <a class="local col0 ref" href="#30Outputs" title='Outputs' data-ref="30Outputs" data-ref-filename="30Outputs">Outputs</a>)</a>;</td></tr>
<tr><th id="916">916</th><td>    <b>case</b> <a class="enum" href="../../../../build/lib/Target/Hexagon/HexagonGenInstrInfo.inc.html#llvm::Hexagon::C2_or" title='llvm::Hexagon::C2_or' data-ref="llvm::Hexagon::C2_or" data-ref-filename="llvm..Hexagon..C2_or">C2_or</a>:</td></tr>
<tr><th id="917">917</th><td>      <b>return</b> <a class="local col6 ref" href="#36rr0" title='rr0' data-ref="36rr0" data-ref-filename="36rr0">rr0</a><a class="tu ref fn" href="#_ZZNK4llvm16HexagonEvaluator8evaluateERKNS_12MachineInstrERKSt3mapIjNS_10BitTracker12RegisterCellESt4lessIjESaISt4pairIKjS6_EEERSD_ENK3$_0clERKS6_SG_" title='llvm::HexagonEvaluator::evaluate(const llvm::MachineInstr &amp;, const llvm::HexagonEvaluator::CellMapType &amp;, llvm::HexagonEvaluator::CellMapType &amp;)::(anonymous class)::operator()' data-use='c' data-ref="_ZZNK4llvm16HexagonEvaluator8evaluateERKNS_12MachineInstrERKSt3mapIjNS_10BitTracker12RegisterCellESt4lessIjESaISt4pairIKjS6_EEERSD_ENK3$_0clERKS6_SG_" data-ref-filename="_ZZNK4llvm16HexagonEvaluator8evaluateERKNS_12MachineInstrERKSt3mapIjNS_10BitTracker12RegisterCellESt4lessIjESaISt4pairIKjS6_EEERSD_ENK3$_0clERKS6_SG_">(<a class="member fn" href="BitTracker.h.html#_ZNK4llvm10BitTracker16MachineEvaluator4eORLERKNS0_12RegisterCellES4_" title='llvm::BitTracker::MachineEvaluator::eORL' data-ref="_ZNK4llvm10BitTracker16MachineEvaluator4eORLERKNS0_12RegisterCellES4_" data-ref-filename="_ZNK4llvm10BitTracker16MachineEvaluator4eORLERKNS0_12RegisterCellES4_">eORL</a>(<a class="macro" href="#250" title="RegisterCell::ref(getCell(Reg[1], Inputs))" data-ref="_M/rc">rc</a>(<var>1</var>), <a class="macro" href="#250" title="RegisterCell::ref(getCell(Reg[2], Inputs))" data-ref="_M/rc">rc</a>(<var>2</var>)), <a class="local col0 ref" href="#30Outputs" title='Outputs' data-ref="30Outputs" data-ref-filename="30Outputs">Outputs</a>)</a>;</td></tr>
<tr><th id="918">918</th><td>    <b>case</b> <a class="enum" href="../../../../build/lib/Target/Hexagon/HexagonGenInstrInfo.inc.html#llvm::Hexagon::C2_orn" title='llvm::Hexagon::C2_orn' data-ref="llvm::Hexagon::C2_orn" data-ref-filename="llvm..Hexagon..C2_orn">C2_orn</a>:</td></tr>
<tr><th id="919">919</th><td>      <b>return</b> <a class="local col6 ref" href="#36rr0" title='rr0' data-ref="36rr0" data-ref-filename="36rr0">rr0</a><a class="tu ref fn" href="#_ZZNK4llvm16HexagonEvaluator8evaluateERKNS_12MachineInstrERKSt3mapIjNS_10BitTracker12RegisterCellESt4lessIjESaISt4pairIKjS6_EEERSD_ENK3$_0clERKS6_SG_" title='llvm::HexagonEvaluator::evaluate(const llvm::MachineInstr &amp;, const llvm::HexagonEvaluator::CellMapType &amp;, llvm::HexagonEvaluator::CellMapType &amp;)::(anonymous class)::operator()' data-use='c' data-ref="_ZZNK4llvm16HexagonEvaluator8evaluateERKNS_12MachineInstrERKSt3mapIjNS_10BitTracker12RegisterCellESt4lessIjESaISt4pairIKjS6_EEERSD_ENK3$_0clERKS6_SG_" data-ref-filename="_ZZNK4llvm16HexagonEvaluator8evaluateERKNS_12MachineInstrERKSt3mapIjNS_10BitTracker12RegisterCellESt4lessIjESaISt4pairIKjS6_EEERSD_ENK3$_0clERKS6_SG_">(<a class="member fn" href="BitTracker.h.html#_ZNK4llvm10BitTracker16MachineEvaluator4eORLERKNS0_12RegisterCellES4_" title='llvm::BitTracker::MachineEvaluator::eORL' data-ref="_ZNK4llvm10BitTracker16MachineEvaluator4eORLERKNS0_12RegisterCellES4_" data-ref-filename="_ZNK4llvm10BitTracker16MachineEvaluator4eORLERKNS0_12RegisterCellES4_">eORL</a>(<a class="macro" href="#250" title="RegisterCell::ref(getCell(Reg[1], Inputs))" data-ref="_M/rc">rc</a>(<var>1</var>), <a class="member fn" href="BitTracker.h.html#_ZNK4llvm10BitTracker16MachineEvaluator4eNOTERKNS0_12RegisterCellE" title='llvm::BitTracker::MachineEvaluator::eNOT' data-ref="_ZNK4llvm10BitTracker16MachineEvaluator4eNOTERKNS0_12RegisterCellE" data-ref-filename="_ZNK4llvm10BitTracker16MachineEvaluator4eNOTERKNS0_12RegisterCellE">eNOT</a>(<a class="macro" href="#250" title="RegisterCell::ref(getCell(Reg[2], Inputs))" data-ref="_M/rc">rc</a>(<var>2</var>))), <a class="local col0 ref" href="#30Outputs" title='Outputs' data-ref="30Outputs" data-ref-filename="30Outputs">Outputs</a>)</a>;</td></tr>
<tr><th id="920">920</th><td>    <b>case</b> <a class="enum" href="../../../../build/lib/Target/Hexagon/HexagonGenInstrInfo.inc.html#llvm::Hexagon::C2_xor" title='llvm::Hexagon::C2_xor' data-ref="llvm::Hexagon::C2_xor" data-ref-filename="llvm..Hexagon..C2_xor">C2_xor</a>:</td></tr>
<tr><th id="921">921</th><td>      <b>return</b> <a class="local col6 ref" href="#36rr0" title='rr0' data-ref="36rr0" data-ref-filename="36rr0">rr0</a><a class="tu ref fn" href="#_ZZNK4llvm16HexagonEvaluator8evaluateERKNS_12MachineInstrERKSt3mapIjNS_10BitTracker12RegisterCellESt4lessIjESaISt4pairIKjS6_EEERSD_ENK3$_0clERKS6_SG_" title='llvm::HexagonEvaluator::evaluate(const llvm::MachineInstr &amp;, const llvm::HexagonEvaluator::CellMapType &amp;, llvm::HexagonEvaluator::CellMapType &amp;)::(anonymous class)::operator()' data-use='c' data-ref="_ZZNK4llvm16HexagonEvaluator8evaluateERKNS_12MachineInstrERKSt3mapIjNS_10BitTracker12RegisterCellESt4lessIjESaISt4pairIKjS6_EEERSD_ENK3$_0clERKS6_SG_" data-ref-filename="_ZZNK4llvm16HexagonEvaluator8evaluateERKNS_12MachineInstrERKSt3mapIjNS_10BitTracker12RegisterCellESt4lessIjESaISt4pairIKjS6_EEERSD_ENK3$_0clERKS6_SG_">(<a class="member fn" href="BitTracker.h.html#_ZNK4llvm10BitTracker16MachineEvaluator4eXORERKNS0_12RegisterCellES4_" title='llvm::BitTracker::MachineEvaluator::eXOR' data-ref="_ZNK4llvm10BitTracker16MachineEvaluator4eXORERKNS0_12RegisterCellES4_" data-ref-filename="_ZNK4llvm10BitTracker16MachineEvaluator4eXORERKNS0_12RegisterCellES4_">eXOR</a>(<a class="macro" href="#250" title="RegisterCell::ref(getCell(Reg[1], Inputs))" data-ref="_M/rc">rc</a>(<var>1</var>), <a class="macro" href="#250" title="RegisterCell::ref(getCell(Reg[2], Inputs))" data-ref="_M/rc">rc</a>(<var>2</var>)), <a class="local col0 ref" href="#30Outputs" title='Outputs' data-ref="30Outputs" data-ref-filename="30Outputs">Outputs</a>)</a>;</td></tr>
<tr><th id="922">922</th><td>    <b>case</b> <a class="enum" href="../../../../build/lib/Target/Hexagon/HexagonGenInstrInfo.inc.html#llvm::Hexagon::C4_and_and" title='llvm::Hexagon::C4_and_and' data-ref="llvm::Hexagon::C4_and_and" data-ref-filename="llvm..Hexagon..C4_and_and">C4_and_and</a>:</td></tr>
<tr><th id="923">923</th><td>      <b>return</b> <a class="local col6 ref" href="#36rr0" title='rr0' data-ref="36rr0" data-ref-filename="36rr0">rr0</a><a class="tu ref fn" href="#_ZZNK4llvm16HexagonEvaluator8evaluateERKNS_12MachineInstrERKSt3mapIjNS_10BitTracker12RegisterCellESt4lessIjESaISt4pairIKjS6_EEERSD_ENK3$_0clERKS6_SG_" title='llvm::HexagonEvaluator::evaluate(const llvm::MachineInstr &amp;, const llvm::HexagonEvaluator::CellMapType &amp;, llvm::HexagonEvaluator::CellMapType &amp;)::(anonymous class)::operator()' data-use='c' data-ref="_ZZNK4llvm16HexagonEvaluator8evaluateERKNS_12MachineInstrERKSt3mapIjNS_10BitTracker12RegisterCellESt4lessIjESaISt4pairIKjS6_EEERSD_ENK3$_0clERKS6_SG_" data-ref-filename="_ZZNK4llvm16HexagonEvaluator8evaluateERKNS_12MachineInstrERKSt3mapIjNS_10BitTracker12RegisterCellESt4lessIjESaISt4pairIKjS6_EEERSD_ENK3$_0clERKS6_SG_">(<a class="member fn" href="BitTracker.h.html#_ZNK4llvm10BitTracker16MachineEvaluator4eANDERKNS0_12RegisterCellES4_" title='llvm::BitTracker::MachineEvaluator::eAND' data-ref="_ZNK4llvm10BitTracker16MachineEvaluator4eANDERKNS0_12RegisterCellES4_" data-ref-filename="_ZNK4llvm10BitTracker16MachineEvaluator4eANDERKNS0_12RegisterCellES4_">eAND</a>(<a class="macro" href="#250" title="RegisterCell::ref(getCell(Reg[1], Inputs))" data-ref="_M/rc">rc</a>(<var>1</var>), <a class="member fn" href="BitTracker.h.html#_ZNK4llvm10BitTracker16MachineEvaluator4eANDERKNS0_12RegisterCellES4_" title='llvm::BitTracker::MachineEvaluator::eAND' data-ref="_ZNK4llvm10BitTracker16MachineEvaluator4eANDERKNS0_12RegisterCellES4_" data-ref-filename="_ZNK4llvm10BitTracker16MachineEvaluator4eANDERKNS0_12RegisterCellES4_">eAND</a>(<a class="macro" href="#250" title="RegisterCell::ref(getCell(Reg[2], Inputs))" data-ref="_M/rc">rc</a>(<var>2</var>), <a class="macro" href="#250" title="RegisterCell::ref(getCell(Reg[3], Inputs))" data-ref="_M/rc">rc</a>(<var>3</var>))), <a class="local col0 ref" href="#30Outputs" title='Outputs' data-ref="30Outputs" data-ref-filename="30Outputs">Outputs</a>)</a>;</td></tr>
<tr><th id="924">924</th><td>    <b>case</b> <a class="enum" href="../../../../build/lib/Target/Hexagon/HexagonGenInstrInfo.inc.html#llvm::Hexagon::C4_and_andn" title='llvm::Hexagon::C4_and_andn' data-ref="llvm::Hexagon::C4_and_andn" data-ref-filename="llvm..Hexagon..C4_and_andn">C4_and_andn</a>:</td></tr>
<tr><th id="925">925</th><td>      <b>return</b> <a class="local col6 ref" href="#36rr0" title='rr0' data-ref="36rr0" data-ref-filename="36rr0">rr0</a><a class="tu ref fn" href="#_ZZNK4llvm16HexagonEvaluator8evaluateERKNS_12MachineInstrERKSt3mapIjNS_10BitTracker12RegisterCellESt4lessIjESaISt4pairIKjS6_EEERSD_ENK3$_0clERKS6_SG_" title='llvm::HexagonEvaluator::evaluate(const llvm::MachineInstr &amp;, const llvm::HexagonEvaluator::CellMapType &amp;, llvm::HexagonEvaluator::CellMapType &amp;)::(anonymous class)::operator()' data-use='c' data-ref="_ZZNK4llvm16HexagonEvaluator8evaluateERKNS_12MachineInstrERKSt3mapIjNS_10BitTracker12RegisterCellESt4lessIjESaISt4pairIKjS6_EEERSD_ENK3$_0clERKS6_SG_" data-ref-filename="_ZZNK4llvm16HexagonEvaluator8evaluateERKNS_12MachineInstrERKSt3mapIjNS_10BitTracker12RegisterCellESt4lessIjESaISt4pairIKjS6_EEERSD_ENK3$_0clERKS6_SG_">(<a class="member fn" href="BitTracker.h.html#_ZNK4llvm10BitTracker16MachineEvaluator4eANDERKNS0_12RegisterCellES4_" title='llvm::BitTracker::MachineEvaluator::eAND' data-ref="_ZNK4llvm10BitTracker16MachineEvaluator4eANDERKNS0_12RegisterCellES4_" data-ref-filename="_ZNK4llvm10BitTracker16MachineEvaluator4eANDERKNS0_12RegisterCellES4_">eAND</a>(<a class="macro" href="#250" title="RegisterCell::ref(getCell(Reg[1], Inputs))" data-ref="_M/rc">rc</a>(<var>1</var>), <a class="member fn" href="BitTracker.h.html#_ZNK4llvm10BitTracker16MachineEvaluator4eANDERKNS0_12RegisterCellES4_" title='llvm::BitTracker::MachineEvaluator::eAND' data-ref="_ZNK4llvm10BitTracker16MachineEvaluator4eANDERKNS0_12RegisterCellES4_" data-ref-filename="_ZNK4llvm10BitTracker16MachineEvaluator4eANDERKNS0_12RegisterCellES4_">eAND</a>(<a class="macro" href="#250" title="RegisterCell::ref(getCell(Reg[2], Inputs))" data-ref="_M/rc">rc</a>(<var>2</var>), <a class="member fn" href="BitTracker.h.html#_ZNK4llvm10BitTracker16MachineEvaluator4eNOTERKNS0_12RegisterCellE" title='llvm::BitTracker::MachineEvaluator::eNOT' data-ref="_ZNK4llvm10BitTracker16MachineEvaluator4eNOTERKNS0_12RegisterCellE" data-ref-filename="_ZNK4llvm10BitTracker16MachineEvaluator4eNOTERKNS0_12RegisterCellE">eNOT</a>(<a class="macro" href="#250" title="RegisterCell::ref(getCell(Reg[3], Inputs))" data-ref="_M/rc">rc</a>(<var>3</var>)))), <a class="local col0 ref" href="#30Outputs" title='Outputs' data-ref="30Outputs" data-ref-filename="30Outputs">Outputs</a>)</a>;</td></tr>
<tr><th id="926">926</th><td>    <b>case</b> <a class="enum" href="../../../../build/lib/Target/Hexagon/HexagonGenInstrInfo.inc.html#llvm::Hexagon::C4_and_or" title='llvm::Hexagon::C4_and_or' data-ref="llvm::Hexagon::C4_and_or" data-ref-filename="llvm..Hexagon..C4_and_or">C4_and_or</a>:</td></tr>
<tr><th id="927">927</th><td>      <b>return</b> <a class="local col6 ref" href="#36rr0" title='rr0' data-ref="36rr0" data-ref-filename="36rr0">rr0</a><a class="tu ref fn" href="#_ZZNK4llvm16HexagonEvaluator8evaluateERKNS_12MachineInstrERKSt3mapIjNS_10BitTracker12RegisterCellESt4lessIjESaISt4pairIKjS6_EEERSD_ENK3$_0clERKS6_SG_" title='llvm::HexagonEvaluator::evaluate(const llvm::MachineInstr &amp;, const llvm::HexagonEvaluator::CellMapType &amp;, llvm::HexagonEvaluator::CellMapType &amp;)::(anonymous class)::operator()' data-use='c' data-ref="_ZZNK4llvm16HexagonEvaluator8evaluateERKNS_12MachineInstrERKSt3mapIjNS_10BitTracker12RegisterCellESt4lessIjESaISt4pairIKjS6_EEERSD_ENK3$_0clERKS6_SG_" data-ref-filename="_ZZNK4llvm16HexagonEvaluator8evaluateERKNS_12MachineInstrERKSt3mapIjNS_10BitTracker12RegisterCellESt4lessIjESaISt4pairIKjS6_EEERSD_ENK3$_0clERKS6_SG_">(<a class="member fn" href="BitTracker.h.html#_ZNK4llvm10BitTracker16MachineEvaluator4eANDERKNS0_12RegisterCellES4_" title='llvm::BitTracker::MachineEvaluator::eAND' data-ref="_ZNK4llvm10BitTracker16MachineEvaluator4eANDERKNS0_12RegisterCellES4_" data-ref-filename="_ZNK4llvm10BitTracker16MachineEvaluator4eANDERKNS0_12RegisterCellES4_">eAND</a>(<a class="macro" href="#250" title="RegisterCell::ref(getCell(Reg[1], Inputs))" data-ref="_M/rc">rc</a>(<var>1</var>), <a class="member fn" href="BitTracker.h.html#_ZNK4llvm10BitTracker16MachineEvaluator4eORLERKNS0_12RegisterCellES4_" title='llvm::BitTracker::MachineEvaluator::eORL' data-ref="_ZNK4llvm10BitTracker16MachineEvaluator4eORLERKNS0_12RegisterCellES4_" data-ref-filename="_ZNK4llvm10BitTracker16MachineEvaluator4eORLERKNS0_12RegisterCellES4_">eORL</a>(<a class="macro" href="#250" title="RegisterCell::ref(getCell(Reg[2], Inputs))" data-ref="_M/rc">rc</a>(<var>2</var>), <a class="macro" href="#250" title="RegisterCell::ref(getCell(Reg[3], Inputs))" data-ref="_M/rc">rc</a>(<var>3</var>))), <a class="local col0 ref" href="#30Outputs" title='Outputs' data-ref="30Outputs" data-ref-filename="30Outputs">Outputs</a>)</a>;</td></tr>
<tr><th id="928">928</th><td>    <b>case</b> <a class="enum" href="../../../../build/lib/Target/Hexagon/HexagonGenInstrInfo.inc.html#llvm::Hexagon::C4_and_orn" title='llvm::Hexagon::C4_and_orn' data-ref="llvm::Hexagon::C4_and_orn" data-ref-filename="llvm..Hexagon..C4_and_orn">C4_and_orn</a>:</td></tr>
<tr><th id="929">929</th><td>      <b>return</b> <a class="local col6 ref" href="#36rr0" title='rr0' data-ref="36rr0" data-ref-filename="36rr0">rr0</a><a class="tu ref fn" href="#_ZZNK4llvm16HexagonEvaluator8evaluateERKNS_12MachineInstrERKSt3mapIjNS_10BitTracker12RegisterCellESt4lessIjESaISt4pairIKjS6_EEERSD_ENK3$_0clERKS6_SG_" title='llvm::HexagonEvaluator::evaluate(const llvm::MachineInstr &amp;, const llvm::HexagonEvaluator::CellMapType &amp;, llvm::HexagonEvaluator::CellMapType &amp;)::(anonymous class)::operator()' data-use='c' data-ref="_ZZNK4llvm16HexagonEvaluator8evaluateERKNS_12MachineInstrERKSt3mapIjNS_10BitTracker12RegisterCellESt4lessIjESaISt4pairIKjS6_EEERSD_ENK3$_0clERKS6_SG_" data-ref-filename="_ZZNK4llvm16HexagonEvaluator8evaluateERKNS_12MachineInstrERKSt3mapIjNS_10BitTracker12RegisterCellESt4lessIjESaISt4pairIKjS6_EEERSD_ENK3$_0clERKS6_SG_">(<a class="member fn" href="BitTracker.h.html#_ZNK4llvm10BitTracker16MachineEvaluator4eANDERKNS0_12RegisterCellES4_" title='llvm::BitTracker::MachineEvaluator::eAND' data-ref="_ZNK4llvm10BitTracker16MachineEvaluator4eANDERKNS0_12RegisterCellES4_" data-ref-filename="_ZNK4llvm10BitTracker16MachineEvaluator4eANDERKNS0_12RegisterCellES4_">eAND</a>(<a class="macro" href="#250" title="RegisterCell::ref(getCell(Reg[1], Inputs))" data-ref="_M/rc">rc</a>(<var>1</var>), <a class="member fn" href="BitTracker.h.html#_ZNK4llvm10BitTracker16MachineEvaluator4eORLERKNS0_12RegisterCellES4_" title='llvm::BitTracker::MachineEvaluator::eORL' data-ref="_ZNK4llvm10BitTracker16MachineEvaluator4eORLERKNS0_12RegisterCellES4_" data-ref-filename="_ZNK4llvm10BitTracker16MachineEvaluator4eORLERKNS0_12RegisterCellES4_">eORL</a>(<a class="macro" href="#250" title="RegisterCell::ref(getCell(Reg[2], Inputs))" data-ref="_M/rc">rc</a>(<var>2</var>), <a class="member fn" href="BitTracker.h.html#_ZNK4llvm10BitTracker16MachineEvaluator4eNOTERKNS0_12RegisterCellE" title='llvm::BitTracker::MachineEvaluator::eNOT' data-ref="_ZNK4llvm10BitTracker16MachineEvaluator4eNOTERKNS0_12RegisterCellE" data-ref-filename="_ZNK4llvm10BitTracker16MachineEvaluator4eNOTERKNS0_12RegisterCellE">eNOT</a>(<a class="macro" href="#250" title="RegisterCell::ref(getCell(Reg[3], Inputs))" data-ref="_M/rc">rc</a>(<var>3</var>)))), <a class="local col0 ref" href="#30Outputs" title='Outputs' data-ref="30Outputs" data-ref-filename="30Outputs">Outputs</a>)</a>;</td></tr>
<tr><th id="930">930</th><td>    <b>case</b> <a class="enum" href="../../../../build/lib/Target/Hexagon/HexagonGenInstrInfo.inc.html#llvm::Hexagon::C4_or_and" title='llvm::Hexagon::C4_or_and' data-ref="llvm::Hexagon::C4_or_and" data-ref-filename="llvm..Hexagon..C4_or_and">C4_or_and</a>:</td></tr>
<tr><th id="931">931</th><td>      <b>return</b> <a class="local col6 ref" href="#36rr0" title='rr0' data-ref="36rr0" data-ref-filename="36rr0">rr0</a><a class="tu ref fn" href="#_ZZNK4llvm16HexagonEvaluator8evaluateERKNS_12MachineInstrERKSt3mapIjNS_10BitTracker12RegisterCellESt4lessIjESaISt4pairIKjS6_EEERSD_ENK3$_0clERKS6_SG_" title='llvm::HexagonEvaluator::evaluate(const llvm::MachineInstr &amp;, const llvm::HexagonEvaluator::CellMapType &amp;, llvm::HexagonEvaluator::CellMapType &amp;)::(anonymous class)::operator()' data-use='c' data-ref="_ZZNK4llvm16HexagonEvaluator8evaluateERKNS_12MachineInstrERKSt3mapIjNS_10BitTracker12RegisterCellESt4lessIjESaISt4pairIKjS6_EEERSD_ENK3$_0clERKS6_SG_" data-ref-filename="_ZZNK4llvm16HexagonEvaluator8evaluateERKNS_12MachineInstrERKSt3mapIjNS_10BitTracker12RegisterCellESt4lessIjESaISt4pairIKjS6_EEERSD_ENK3$_0clERKS6_SG_">(<a class="member fn" href="BitTracker.h.html#_ZNK4llvm10BitTracker16MachineEvaluator4eORLERKNS0_12RegisterCellES4_" title='llvm::BitTracker::MachineEvaluator::eORL' data-ref="_ZNK4llvm10BitTracker16MachineEvaluator4eORLERKNS0_12RegisterCellES4_" data-ref-filename="_ZNK4llvm10BitTracker16MachineEvaluator4eORLERKNS0_12RegisterCellES4_">eORL</a>(<a class="macro" href="#250" title="RegisterCell::ref(getCell(Reg[1], Inputs))" data-ref="_M/rc">rc</a>(<var>1</var>), <a class="member fn" href="BitTracker.h.html#_ZNK4llvm10BitTracker16MachineEvaluator4eANDERKNS0_12RegisterCellES4_" title='llvm::BitTracker::MachineEvaluator::eAND' data-ref="_ZNK4llvm10BitTracker16MachineEvaluator4eANDERKNS0_12RegisterCellES4_" data-ref-filename="_ZNK4llvm10BitTracker16MachineEvaluator4eANDERKNS0_12RegisterCellES4_">eAND</a>(<a class="macro" href="#250" title="RegisterCell::ref(getCell(Reg[2], Inputs))" data-ref="_M/rc">rc</a>(<var>2</var>), <a class="macro" href="#250" title="RegisterCell::ref(getCell(Reg[3], Inputs))" data-ref="_M/rc">rc</a>(<var>3</var>))), <a class="local col0 ref" href="#30Outputs" title='Outputs' data-ref="30Outputs" data-ref-filename="30Outputs">Outputs</a>)</a>;</td></tr>
<tr><th id="932">932</th><td>    <b>case</b> <a class="enum" href="../../../../build/lib/Target/Hexagon/HexagonGenInstrInfo.inc.html#llvm::Hexagon::C4_or_andn" title='llvm::Hexagon::C4_or_andn' data-ref="llvm::Hexagon::C4_or_andn" data-ref-filename="llvm..Hexagon..C4_or_andn">C4_or_andn</a>:</td></tr>
<tr><th id="933">933</th><td>      <b>return</b> <a class="local col6 ref" href="#36rr0" title='rr0' data-ref="36rr0" data-ref-filename="36rr0">rr0</a><a class="tu ref fn" href="#_ZZNK4llvm16HexagonEvaluator8evaluateERKNS_12MachineInstrERKSt3mapIjNS_10BitTracker12RegisterCellESt4lessIjESaISt4pairIKjS6_EEERSD_ENK3$_0clERKS6_SG_" title='llvm::HexagonEvaluator::evaluate(const llvm::MachineInstr &amp;, const llvm::HexagonEvaluator::CellMapType &amp;, llvm::HexagonEvaluator::CellMapType &amp;)::(anonymous class)::operator()' data-use='c' data-ref="_ZZNK4llvm16HexagonEvaluator8evaluateERKNS_12MachineInstrERKSt3mapIjNS_10BitTracker12RegisterCellESt4lessIjESaISt4pairIKjS6_EEERSD_ENK3$_0clERKS6_SG_" data-ref-filename="_ZZNK4llvm16HexagonEvaluator8evaluateERKNS_12MachineInstrERKSt3mapIjNS_10BitTracker12RegisterCellESt4lessIjESaISt4pairIKjS6_EEERSD_ENK3$_0clERKS6_SG_">(<a class="member fn" href="BitTracker.h.html#_ZNK4llvm10BitTracker16MachineEvaluator4eORLERKNS0_12RegisterCellES4_" title='llvm::BitTracker::MachineEvaluator::eORL' data-ref="_ZNK4llvm10BitTracker16MachineEvaluator4eORLERKNS0_12RegisterCellES4_" data-ref-filename="_ZNK4llvm10BitTracker16MachineEvaluator4eORLERKNS0_12RegisterCellES4_">eORL</a>(<a class="macro" href="#250" title="RegisterCell::ref(getCell(Reg[1], Inputs))" data-ref="_M/rc">rc</a>(<var>1</var>), <a class="member fn" href="BitTracker.h.html#_ZNK4llvm10BitTracker16MachineEvaluator4eANDERKNS0_12RegisterCellES4_" title='llvm::BitTracker::MachineEvaluator::eAND' data-ref="_ZNK4llvm10BitTracker16MachineEvaluator4eANDERKNS0_12RegisterCellES4_" data-ref-filename="_ZNK4llvm10BitTracker16MachineEvaluator4eANDERKNS0_12RegisterCellES4_">eAND</a>(<a class="macro" href="#250" title="RegisterCell::ref(getCell(Reg[2], Inputs))" data-ref="_M/rc">rc</a>(<var>2</var>), <a class="member fn" href="BitTracker.h.html#_ZNK4llvm10BitTracker16MachineEvaluator4eNOTERKNS0_12RegisterCellE" title='llvm::BitTracker::MachineEvaluator::eNOT' data-ref="_ZNK4llvm10BitTracker16MachineEvaluator4eNOTERKNS0_12RegisterCellE" data-ref-filename="_ZNK4llvm10BitTracker16MachineEvaluator4eNOTERKNS0_12RegisterCellE">eNOT</a>(<a class="macro" href="#250" title="RegisterCell::ref(getCell(Reg[3], Inputs))" data-ref="_M/rc">rc</a>(<var>3</var>)))), <a class="local col0 ref" href="#30Outputs" title='Outputs' data-ref="30Outputs" data-ref-filename="30Outputs">Outputs</a>)</a>;</td></tr>
<tr><th id="934">934</th><td>    <b>case</b> <a class="enum" href="../../../../build/lib/Target/Hexagon/HexagonGenInstrInfo.inc.html#llvm::Hexagon::C4_or_or" title='llvm::Hexagon::C4_or_or' data-ref="llvm::Hexagon::C4_or_or" data-ref-filename="llvm..Hexagon..C4_or_or">C4_or_or</a>:</td></tr>
<tr><th id="935">935</th><td>      <b>return</b> <a class="local col6 ref" href="#36rr0" title='rr0' data-ref="36rr0" data-ref-filename="36rr0">rr0</a><a class="tu ref fn" href="#_ZZNK4llvm16HexagonEvaluator8evaluateERKNS_12MachineInstrERKSt3mapIjNS_10BitTracker12RegisterCellESt4lessIjESaISt4pairIKjS6_EEERSD_ENK3$_0clERKS6_SG_" title='llvm::HexagonEvaluator::evaluate(const llvm::MachineInstr &amp;, const llvm::HexagonEvaluator::CellMapType &amp;, llvm::HexagonEvaluator::CellMapType &amp;)::(anonymous class)::operator()' data-use='c' data-ref="_ZZNK4llvm16HexagonEvaluator8evaluateERKNS_12MachineInstrERKSt3mapIjNS_10BitTracker12RegisterCellESt4lessIjESaISt4pairIKjS6_EEERSD_ENK3$_0clERKS6_SG_" data-ref-filename="_ZZNK4llvm16HexagonEvaluator8evaluateERKNS_12MachineInstrERKSt3mapIjNS_10BitTracker12RegisterCellESt4lessIjESaISt4pairIKjS6_EEERSD_ENK3$_0clERKS6_SG_">(<a class="member fn" href="BitTracker.h.html#_ZNK4llvm10BitTracker16MachineEvaluator4eORLERKNS0_12RegisterCellES4_" title='llvm::BitTracker::MachineEvaluator::eORL' data-ref="_ZNK4llvm10BitTracker16MachineEvaluator4eORLERKNS0_12RegisterCellES4_" data-ref-filename="_ZNK4llvm10BitTracker16MachineEvaluator4eORLERKNS0_12RegisterCellES4_">eORL</a>(<a class="macro" href="#250" title="RegisterCell::ref(getCell(Reg[1], Inputs))" data-ref="_M/rc">rc</a>(<var>1</var>), <a class="member fn" href="BitTracker.h.html#_ZNK4llvm10BitTracker16MachineEvaluator4eORLERKNS0_12RegisterCellES4_" title='llvm::BitTracker::MachineEvaluator::eORL' data-ref="_ZNK4llvm10BitTracker16MachineEvaluator4eORLERKNS0_12RegisterCellES4_" data-ref-filename="_ZNK4llvm10BitTracker16MachineEvaluator4eORLERKNS0_12RegisterCellES4_">eORL</a>(<a class="macro" href="#250" title="RegisterCell::ref(getCell(Reg[2], Inputs))" data-ref="_M/rc">rc</a>(<var>2</var>), <a class="macro" href="#250" title="RegisterCell::ref(getCell(Reg[3], Inputs))" data-ref="_M/rc">rc</a>(<var>3</var>))), <a class="local col0 ref" href="#30Outputs" title='Outputs' data-ref="30Outputs" data-ref-filename="30Outputs">Outputs</a>)</a>;</td></tr>
<tr><th id="936">936</th><td>    <b>case</b> <a class="enum" href="../../../../build/lib/Target/Hexagon/HexagonGenInstrInfo.inc.html#llvm::Hexagon::C4_or_orn" title='llvm::Hexagon::C4_or_orn' data-ref="llvm::Hexagon::C4_or_orn" data-ref-filename="llvm..Hexagon..C4_or_orn">C4_or_orn</a>:</td></tr>
<tr><th id="937">937</th><td>      <b>return</b> <a class="local col6 ref" href="#36rr0" title='rr0' data-ref="36rr0" data-ref-filename="36rr0">rr0</a><a class="tu ref fn" href="#_ZZNK4llvm16HexagonEvaluator8evaluateERKNS_12MachineInstrERKSt3mapIjNS_10BitTracker12RegisterCellESt4lessIjESaISt4pairIKjS6_EEERSD_ENK3$_0clERKS6_SG_" title='llvm::HexagonEvaluator::evaluate(const llvm::MachineInstr &amp;, const llvm::HexagonEvaluator::CellMapType &amp;, llvm::HexagonEvaluator::CellMapType &amp;)::(anonymous class)::operator()' data-use='c' data-ref="_ZZNK4llvm16HexagonEvaluator8evaluateERKNS_12MachineInstrERKSt3mapIjNS_10BitTracker12RegisterCellESt4lessIjESaISt4pairIKjS6_EEERSD_ENK3$_0clERKS6_SG_" data-ref-filename="_ZZNK4llvm16HexagonEvaluator8evaluateERKNS_12MachineInstrERKSt3mapIjNS_10BitTracker12RegisterCellESt4lessIjESaISt4pairIKjS6_EEERSD_ENK3$_0clERKS6_SG_">(<a class="member fn" href="BitTracker.h.html#_ZNK4llvm10BitTracker16MachineEvaluator4eORLERKNS0_12RegisterCellES4_" title='llvm::BitTracker::MachineEvaluator::eORL' data-ref="_ZNK4llvm10BitTracker16MachineEvaluator4eORLERKNS0_12RegisterCellES4_" data-ref-filename="_ZNK4llvm10BitTracker16MachineEvaluator4eORLERKNS0_12RegisterCellES4_">eORL</a>(<a class="macro" href="#250" title="RegisterCell::ref(getCell(Reg[1], Inputs))" data-ref="_M/rc">rc</a>(<var>1</var>), <a class="member fn" href="BitTracker.h.html#_ZNK4llvm10BitTracker16MachineEvaluator4eORLERKNS0_12RegisterCellES4_" title='llvm::BitTracker::MachineEvaluator::eORL' data-ref="_ZNK4llvm10BitTracker16MachineEvaluator4eORLERKNS0_12RegisterCellES4_" data-ref-filename="_ZNK4llvm10BitTracker16MachineEvaluator4eORLERKNS0_12RegisterCellES4_">eORL</a>(<a class="macro" href="#250" title="RegisterCell::ref(getCell(Reg[2], Inputs))" data-ref="_M/rc">rc</a>(<var>2</var>), <a class="member fn" href="BitTracker.h.html#_ZNK4llvm10BitTracker16MachineEvaluator4eNOTERKNS0_12RegisterCellE" title='llvm::BitTracker::MachineEvaluator::eNOT' data-ref="_ZNK4llvm10BitTracker16MachineEvaluator4eNOTERKNS0_12RegisterCellE" data-ref-filename="_ZNK4llvm10BitTracker16MachineEvaluator4eNOTERKNS0_12RegisterCellE">eNOT</a>(<a class="macro" href="#250" title="RegisterCell::ref(getCell(Reg[3], Inputs))" data-ref="_M/rc">rc</a>(<var>3</var>)))), <a class="local col0 ref" href="#30Outputs" title='Outputs' data-ref="30Outputs" data-ref-filename="30Outputs">Outputs</a>)</a>;</td></tr>
<tr><th id="938">938</th><td>    <b>case</b> <a class="enum" href="../../../../build/lib/Target/Hexagon/HexagonGenInstrInfo.inc.html#llvm::Hexagon::C2_bitsclr" title='llvm::Hexagon::C2_bitsclr' data-ref="llvm::Hexagon::C2_bitsclr" data-ref-filename="llvm..Hexagon..C2_bitsclr">C2_bitsclr</a>:</td></tr>
<tr><th id="939">939</th><td>    <b>case</b> <a class="enum" href="../../../../build/lib/Target/Hexagon/HexagonGenInstrInfo.inc.html#llvm::Hexagon::C2_bitsclri" title='llvm::Hexagon::C2_bitsclri' data-ref="llvm::Hexagon::C2_bitsclri" data-ref-filename="llvm..Hexagon..C2_bitsclri">C2_bitsclri</a>:</td></tr>
<tr><th id="940">940</th><td>    <b>case</b> <a class="enum" href="../../../../build/lib/Target/Hexagon/HexagonGenInstrInfo.inc.html#llvm::Hexagon::C2_bitsset" title='llvm::Hexagon::C2_bitsset' data-ref="llvm::Hexagon::C2_bitsset" data-ref-filename="llvm..Hexagon..C2_bitsset">C2_bitsset</a>:</td></tr>
<tr><th id="941">941</th><td>    <b>case</b> <a class="enum" href="../../../../build/lib/Target/Hexagon/HexagonGenInstrInfo.inc.html#llvm::Hexagon::C4_nbitsclr" title='llvm::Hexagon::C4_nbitsclr' data-ref="llvm::Hexagon::C4_nbitsclr" data-ref-filename="llvm..Hexagon..C4_nbitsclr">C4_nbitsclr</a>:</td></tr>
<tr><th id="942">942</th><td>    <b>case</b> <a class="enum" href="../../../../build/lib/Target/Hexagon/HexagonGenInstrInfo.inc.html#llvm::Hexagon::C4_nbitsclri" title='llvm::Hexagon::C4_nbitsclri' data-ref="llvm::Hexagon::C4_nbitsclri" data-ref-filename="llvm..Hexagon..C4_nbitsclri">C4_nbitsclri</a>:</td></tr>
<tr><th id="943">943</th><td>    <b>case</b> <a class="enum" href="../../../../build/lib/Target/Hexagon/HexagonGenInstrInfo.inc.html#llvm::Hexagon::C4_nbitsset" title='llvm::Hexagon::C4_nbitsset' data-ref="llvm::Hexagon::C4_nbitsset" data-ref-filename="llvm..Hexagon..C4_nbitsset">C4_nbitsset</a>:</td></tr>
<tr><th id="944">944</th><td>      <i>// TODO</i></td></tr>
<tr><th id="945">945</th><td>      <b>break</b>;</td></tr>
<tr><th id="946">946</th><td>    <b>case</b> <a class="enum" href="../../../../build/lib/Target/Hexagon/HexagonGenInstrInfo.inc.html#llvm::Hexagon::S2_tstbit_i" title='llvm::Hexagon::S2_tstbit_i' data-ref="llvm::Hexagon::S2_tstbit_i" data-ref-filename="llvm..Hexagon..S2_tstbit_i">S2_tstbit_i</a>:</td></tr>
<tr><th id="947">947</th><td>    <b>case</b> <a class="enum" href="../../../../build/lib/Target/Hexagon/HexagonGenInstrInfo.inc.html#llvm::Hexagon::S4_ntstbit_i" title='llvm::Hexagon::S4_ntstbit_i' data-ref="llvm::Hexagon::S4_ntstbit_i" data-ref-filename="llvm..Hexagon..S4_ntstbit_i">S4_ntstbit_i</a>: {</td></tr>
<tr><th id="948">948</th><td>      <a class="typedef" href="#BT" title='BT' data-type='llvm::BitTracker' data-ref="BT" data-ref-filename="BT">BT</a>::<a class="type" href="BitTracker.h.html#llvm::BitTracker::BitValue" title='llvm::BitTracker::BitValue' data-ref="llvm::BitTracker::BitValue" data-ref-filename="llvm..BitTracker..BitValue">BitValue</a> <dfn class="local col9 decl" id="179V" title='V' data-type='BT::BitValue' data-ref="179V" data-ref-filename="179V">V</dfn> = <a class="macro" href="#250" title="RegisterCell::ref(getCell(Reg[1], Inputs))" data-ref="_M/rc">rc</a>(<var>1</var>)<a class="ref fn" href="BitTracker.h.html#_ZN4llvm10BitTracker12RegisterCellixEt" title='llvm::BitTracker::RegisterCell::operator[]' data-ref="_ZN4llvm10BitTracker12RegisterCellixEt" data-ref-filename="_ZN4llvm10BitTracker12RegisterCellixEt">[<a class="macro" href="#251" title="MI.getOperand(2).getImm()" data-ref="_M/im">im</a>(<var>2</var>)]</a>;</td></tr>
<tr><th id="949">949</th><td>      <b>if</b> (<a class="local col9 ref" href="#179V" title='V' data-ref="179V" data-ref-filename="179V">V</a>.<a class="ref fn" href="BitTracker.h.html#_ZNK4llvm10BitTracker8BitValue2isEj" title='llvm::BitTracker::BitValue::is' data-ref="_ZNK4llvm10BitTracker8BitValue2isEj" data-ref-filename="_ZNK4llvm10BitTracker8BitValue2isEj">is</a>(<var>0</var>) || <a class="local col9 ref" href="#179V" title='V' data-ref="179V" data-ref-filename="179V">V</a>.<a class="ref fn" href="BitTracker.h.html#_ZNK4llvm10BitTracker8BitValue2isEj" title='llvm::BitTracker::BitValue::is' data-ref="_ZNK4llvm10BitTracker8BitValue2isEj" data-ref-filename="_ZNK4llvm10BitTracker8BitValue2isEj">is</a>(<var>1</var>)) {</td></tr>
<tr><th id="950">950</th><td>        <i>// If instruction is S2_tstbit_i, test for 1, otherwise test for 0.</i></td></tr>
<tr><th id="951">951</th><td>        <em>bool</em> <dfn class="local col0 decl" id="180TV" title='TV' data-type='bool' data-ref="180TV" data-ref-filename="180TV">TV</dfn> = (<a class="local col3 ref" href="#33Opc" title='Opc' data-ref="33Opc" data-ref-filename="33Opc">Opc</a> == <a class="enum" href="../../../../build/lib/Target/Hexagon/HexagonGenInstrInfo.inc.html#llvm::Hexagon::S2_tstbit_i" title='llvm::Hexagon::S2_tstbit_i' data-ref="llvm::Hexagon::S2_tstbit_i" data-ref-filename="llvm..Hexagon..S2_tstbit_i">S2_tstbit_i</a>);</td></tr>
<tr><th id="952">952</th><td>        <a class="typedef" href="#BT" title='BT' data-type='llvm::BitTracker' data-ref="BT" data-ref-filename="BT">BT</a>::<a class="type" href="BitTracker.h.html#llvm::BitTracker::BitValue" title='llvm::BitTracker::BitValue' data-ref="llvm::BitTracker::BitValue" data-ref-filename="llvm..BitTracker..BitValue">BitValue</a> <dfn class="local col1 decl" id="181F" title='F' data-type='BT::BitValue' data-ref="181F" data-ref-filename="181F">F</dfn> = <a class="ref fn fake" href="BitTracker.h.html#_ZN4llvm10BitTracker8BitValueC1ENS1_9ValueTypeE" title='llvm::BitTracker::BitValue::BitValue' data-ref="_ZN4llvm10BitTracker8BitValueC1ENS1_9ValueTypeE" data-ref-filename="_ZN4llvm10BitTracker8BitValueC1ENS1_9ValueTypeE"></a><a class="local col9 ref" href="#179V" title='V' data-ref="179V" data-ref-filename="179V">V</a>.<a class="ref fn" href="BitTracker.h.html#_ZNK4llvm10BitTracker8BitValue2isEj" title='llvm::BitTracker::BitValue::is' data-ref="_ZNK4llvm10BitTracker8BitValue2isEj" data-ref-filename="_ZNK4llvm10BitTracker8BitValue2isEj">is</a>(<a class="local col0 ref" href="#180TV" title='TV' data-ref="180TV" data-ref-filename="180TV">TV</a>) ? <a class="typedef" href="#BT" title='BT' data-type='llvm::BitTracker' data-ref="BT" data-ref-filename="BT">BT</a>::<a class="type" href="BitTracker.h.html#llvm::BitTracker::BitValue" title='llvm::BitTracker::BitValue' data-ref="llvm::BitTracker::BitValue" data-ref-filename="llvm..BitTracker..BitValue">BitValue</a>::<a class="enum" href="BitTracker.h.html#llvm::BitTracker::BitValue::One" title='llvm::BitTracker::BitValue::One' data-ref="llvm::BitTracker::BitValue::One" data-ref-filename="llvm..BitTracker..BitValue..One">One</a> : <a class="typedef" href="#BT" title='BT' data-type='llvm::BitTracker' data-ref="BT" data-ref-filename="BT">BT</a>::<a class="type" href="BitTracker.h.html#llvm::BitTracker::BitValue" title='llvm::BitTracker::BitValue' data-ref="llvm::BitTracker::BitValue" data-ref-filename="llvm..BitTracker..BitValue">BitValue</a>::<a class="enum" href="BitTracker.h.html#llvm::BitTracker::BitValue::Zero" title='llvm::BitTracker::BitValue::Zero' data-ref="llvm::BitTracker::BitValue::Zero" data-ref-filename="llvm..BitTracker..BitValue..Zero">Zero</a>;</td></tr>
<tr><th id="953">953</th><td>        <b>return</b> <a class="local col6 ref" href="#36rr0" title='rr0' data-ref="36rr0" data-ref-filename="36rr0">rr0</a><a class="tu ref fn" href="#_ZZNK4llvm16HexagonEvaluator8evaluateERKNS_12MachineInstrERKSt3mapIjNS_10BitTracker12RegisterCellESt4lessIjESaISt4pairIKjS6_EEERSD_ENK3$_0clERKS6_SG_" title='llvm::HexagonEvaluator::evaluate(const llvm::MachineInstr &amp;, const llvm::HexagonEvaluator::CellMapType &amp;, llvm::HexagonEvaluator::CellMapType &amp;)::(anonymous class)::operator()' data-use='c' data-ref="_ZZNK4llvm16HexagonEvaluator8evaluateERKNS_12MachineInstrERKSt3mapIjNS_10BitTracker12RegisterCellESt4lessIjESaISt4pairIKjS6_EEERSD_ENK3$_0clERKS6_SG_" data-ref-filename="_ZZNK4llvm16HexagonEvaluator8evaluateERKNS_12MachineInstrERKSt3mapIjNS_10BitTracker12RegisterCellESt4lessIjESaISt4pairIKjS6_EEERSD_ENK3$_0clERKS6_SG_">(<a class="typedef" href="HexagonBitTracker.h.html#llvm::HexagonEvaluator::RegisterCell" title='llvm::HexagonEvaluator::RegisterCell' data-type='BitTracker::RegisterCell' data-ref="llvm::HexagonEvaluator::RegisterCell" data-ref-filename="llvm..HexagonEvaluator..RegisterCell">RegisterCell</a><a class="ref fn" href="BitTracker.h.html#_ZN4llvm10BitTracker12RegisterCellC1Et" title='llvm::BitTracker::RegisterCell::RegisterCell' data-ref="_ZN4llvm10BitTracker12RegisterCellC1Et" data-ref-filename="_ZN4llvm10BitTracker12RegisterCellC1Et">(</a><a class="local col1 ref" href="#61W0" title='W0' data-ref="61W0" data-ref-filename="61W0">W0</a>).<a class="ref fn" href="BitTracker.h.html#_ZN4llvm10BitTracker12RegisterCell4fillEttRKNS0_8BitValueE" title='llvm::BitTracker::RegisterCell::fill' data-ref="_ZN4llvm10BitTracker12RegisterCell4fillEttRKNS0_8BitValueE" data-ref-filename="_ZN4llvm10BitTracker12RegisterCell4fillEttRKNS0_8BitValueE">fill</a>(<var>0</var>, <a class="local col1 ref" href="#61W0" title='W0' data-ref="61W0" data-ref-filename="61W0">W0</a>, <a class="local col1 ref" href="#181F" title='F' data-ref="181F" data-ref-filename="181F">F</a>), <a class="local col0 ref" href="#30Outputs" title='Outputs' data-ref="30Outputs" data-ref-filename="30Outputs">Outputs</a>)</a>;</td></tr>
<tr><th id="954">954</th><td>      }</td></tr>
<tr><th id="955">955</th><td>      <b>break</b>;</td></tr>
<tr><th id="956">956</th><td>    }</td></tr>
<tr><th id="957">957</th><td></td></tr>
<tr><th id="958">958</th><td>    <b>default</b>:</td></tr>
<tr><th id="959">959</th><td>      <i>// For instructions that define a single predicate registers, store</i></td></tr>
<tr><th id="960">960</th><td><i>      // the low 8 bits of the register only.</i></td></tr>
<tr><th id="961">961</th><td>      <b>if</b> (<em>unsigned</em> <dfn class="local col2 decl" id="182DefR" title='DefR' data-type='unsigned int' data-ref="182DefR" data-ref-filename="182DefR"><a class="local col2 ref" href="#182DefR" title='DefR' data-ref="182DefR" data-ref-filename="182DefR">DefR</a></dfn> = <a class="member fn" href="#_ZNK4llvm16HexagonEvaluator16getUniqueDefVRegERKNS_12MachineInstrE" title='llvm::HexagonEvaluator::getUniqueDefVReg' data-ref="_ZNK4llvm16HexagonEvaluator16getUniqueDefVRegERKNS_12MachineInstrE" data-ref-filename="_ZNK4llvm16HexagonEvaluator16getUniqueDefVRegERKNS_12MachineInstrE">getUniqueDefVReg</a>(<a class="local col8 ref" href="#28MI" title='MI' data-ref="28MI" data-ref-filename="28MI">MI</a>)) {</td></tr>
<tr><th id="962">962</th><td>        <b>if</b> (<a class="member field" href="BitTracker.h.html#llvm::BitTracker::MachineEvaluator::MRI" title='llvm::BitTracker::MachineEvaluator::MRI' data-ref="llvm::BitTracker::MachineEvaluator::MRI" data-ref-filename="llvm..BitTracker..MachineEvaluator..MRI">MRI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo11getRegClassENS_8RegisterE" title='llvm::MachineRegisterInfo::getRegClass' data-ref="_ZNK4llvm19MachineRegisterInfo11getRegClassENS_8RegisterE" data-ref-filename="_ZNK4llvm19MachineRegisterInfo11getRegClassENS_8RegisterE">getRegClass</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><a class="local col2 ref" href="#182DefR" title='DefR' data-ref="182DefR" data-ref-filename="182DefR">DefR</a>) == &amp;<span class="namespace">Hexagon::</span><a class="ref" href="../../../../build/lib/Target/Hexagon/HexagonGenRegisterInfo.inc.html#llvm::Hexagon::PredRegsRegClass" title='llvm::Hexagon::PredRegsRegClass' data-ref="llvm::Hexagon::PredRegsRegClass" data-ref-filename="llvm..Hexagon..PredRegsRegClass">PredRegsRegClass</a>) {</td></tr>
<tr><th id="963">963</th><td>          <a class="typedef" href="#BT" title='BT' data-type='llvm::BitTracker' data-ref="BT" data-ref-filename="BT">BT</a>::<a class="type" href="BitTracker.h.html#llvm::BitTracker::RegisterRef" title='llvm::BitTracker::RegisterRef' data-ref="llvm::BitTracker::RegisterRef" data-ref-filename="llvm..BitTracker..RegisterRef">RegisterRef</a> <dfn class="local col3 decl" id="183PD" title='PD' data-type='BT::RegisterRef' data-ref="183PD" data-ref-filename="183PD">PD</dfn><a class="ref fn" href="BitTracker.h.html#_ZN4llvm10BitTracker11RegisterRefC1ENS_8RegisterEj" title='llvm::BitTracker::RegisterRef::RegisterRef' data-ref="_ZN4llvm10BitTracker11RegisterRefC1ENS_8RegisterEj" data-ref-filename="_ZN4llvm10BitTracker11RegisterRefC1ENS_8RegisterEj">(</a><a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><a class="local col2 ref" href="#182DefR" title='DefR' data-ref="182DefR" data-ref-filename="182DefR">DefR</a>, <var>0</var>);</td></tr>
<tr><th id="964">964</th><td>          <a class="typedef" href="../../../../../include/bits/stdint-uintn.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t" data-ref-filename="uint16_t">uint16_t</a> <dfn class="local col4 decl" id="184RW" title='RW' data-type='uint16_t' data-ref="184RW" data-ref-filename="184RW">RW</dfn> = <a class="member fn" href="BitTracker.h.html#_ZNK4llvm10BitTracker16MachineEvaluator14getRegBitWidthERKNS0_11RegisterRefE" title='llvm::BitTracker::MachineEvaluator::getRegBitWidth' data-ref="_ZNK4llvm10BitTracker16MachineEvaluator14getRegBitWidthERKNS0_11RegisterRefE" data-ref-filename="_ZNK4llvm10BitTracker16MachineEvaluator14getRegBitWidthERKNS0_11RegisterRefE">getRegBitWidth</a>(<a class="local col3 ref" href="#183PD" title='PD' data-ref="183PD" data-ref-filename="183PD">PD</a>);</td></tr>
<tr><th id="965">965</th><td>          <a class="typedef" href="../../../../../include/bits/stdint-uintn.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t" data-ref-filename="uint16_t">uint16_t</a> <dfn class="local col5 decl" id="185PW" title='PW' data-type='uint16_t' data-ref="185PW" data-ref-filename="185PW">PW</dfn> = <var>8</var>; <i>// XXX Pred size: getRegBitWidth(Reg[1]);</i></td></tr>
<tr><th id="966">966</th><td>          <a class="typedef" href="HexagonBitTracker.h.html#llvm::HexagonEvaluator::RegisterCell" title='llvm::HexagonEvaluator::RegisterCell' data-type='BitTracker::RegisterCell' data-ref="llvm::HexagonEvaluator::RegisterCell" data-ref-filename="llvm..HexagonEvaluator..RegisterCell">RegisterCell</a> <dfn class="local col6 decl" id="186RC" title='RC' data-type='llvm::HexagonEvaluator::RegisterCell' data-ref="186RC" data-ref-filename="186RC">RC</dfn> = <a class="typedef" href="HexagonBitTracker.h.html#llvm::HexagonEvaluator::RegisterCell" title='llvm::HexagonEvaluator::RegisterCell' data-type='BitTracker::RegisterCell' data-ref="llvm::HexagonEvaluator::RegisterCell" data-ref-filename="llvm..HexagonEvaluator..RegisterCell">RegisterCell</a>::<a class="ref fn" href="BitTracker.h.html#_ZN4llvm10BitTracker12RegisterCell4selfEjt" title='llvm::BitTracker::RegisterCell::self' data-ref="_ZN4llvm10BitTracker12RegisterCell4selfEjt" data-ref-filename="_ZN4llvm10BitTracker12RegisterCell4selfEjt">self</a>(<a class="local col2 ref" href="#182DefR" title='DefR' data-ref="182DefR" data-ref-filename="182DefR">DefR</a>, <a class="local col4 ref" href="#184RW" title='RW' data-ref="184RW" data-ref-filename="184RW">RW</a>);</td></tr>
<tr><th id="967">967</th><td>          <a class="local col6 ref" href="#186RC" title='RC' data-ref="186RC" data-ref-filename="186RC">RC</a>.<a class="ref fn" href="BitTracker.h.html#_ZN4llvm10BitTracker12RegisterCell4fillEttRKNS0_8BitValueE" title='llvm::BitTracker::RegisterCell::fill' data-ref="_ZN4llvm10BitTracker12RegisterCell4fillEttRKNS0_8BitValueE" data-ref-filename="_ZN4llvm10BitTracker12RegisterCell4fillEttRKNS0_8BitValueE">fill</a>(<a class="local col5 ref" href="#185PW" title='PW' data-ref="185PW" data-ref-filename="185PW">PW</a>, <a class="local col4 ref" href="#184RW" title='RW' data-ref="184RW" data-ref-filename="184RW">RW</a>, <a class="ref fn fake" href="BitTracker.h.html#_ZN4llvm10BitTracker8BitValueC1ENS1_9ValueTypeE" title='llvm::BitTracker::BitValue::BitValue' data-ref="_ZN4llvm10BitTracker8BitValueC1ENS1_9ValueTypeE" data-ref-filename="_ZN4llvm10BitTracker8BitValueC1ENS1_9ValueTypeE"></a><a class="typedef" href="#BT" title='BT' data-type='llvm::BitTracker' data-ref="BT" data-ref-filename="BT">BT</a>::<a class="type" href="BitTracker.h.html#llvm::BitTracker::BitValue" title='llvm::BitTracker::BitValue' data-ref="llvm::BitTracker::BitValue" data-ref-filename="llvm..BitTracker..BitValue">BitValue</a>::<a class="enum" href="BitTracker.h.html#llvm::BitTracker::BitValue::Zero" title='llvm::BitTracker::BitValue::Zero' data-ref="llvm::BitTracker::BitValue::Zero" data-ref-filename="llvm..BitTracker..BitValue..Zero">Zero</a>);</td></tr>
<tr><th id="968">968</th><td>          <a class="member fn" href="BitTracker.h.html#_ZNK4llvm10BitTracker16MachineEvaluator7putCellERKNS0_11RegisterRefENS0_12RegisterCellERSt3mapIjS5_St4lessIjESaISt4pairIKjS5_EEE" title='llvm::BitTracker::MachineEvaluator::putCell' data-ref="_ZNK4llvm10BitTracker16MachineEvaluator7putCellERKNS0_11RegisterRefENS0_12RegisterCellERSt3mapIjS5_St4lessIjESaISt4pairIKjS5_EEE" data-ref-filename="_ZNK4llvm10BitTracker16MachineEvaluator7putCellERKNS0_11RegisterRefENS0_12RegisterCellERSt3mapIjS5_St4lessIjESaISt4pairIKjS5_EEE">putCell</a>(<a class="local col3 ref" href="#183PD" title='PD' data-ref="183PD" data-ref-filename="183PD">PD</a>, <a class="ref fn fake" href="BitTracker.h.html#300" title='llvm::BitTracker::RegisterCell::RegisterCell' data-ref="_ZN4llvm10BitTracker12RegisterCellC1ERKS1_" data-ref-filename="_ZN4llvm10BitTracker12RegisterCellC1ERKS1_"></a><a class="local col6 ref" href="#186RC" title='RC' data-ref="186RC" data-ref-filename="186RC">RC</a>, <span class='refarg'><a class="local col0 ref" href="#30Outputs" title='Outputs' data-ref="30Outputs" data-ref-filename="30Outputs">Outputs</a></span>);</td></tr>
<tr><th id="969">969</th><td>          <b>return</b> <b>true</b>;</td></tr>
<tr><th id="970">970</th><td>        }</td></tr>
<tr><th id="971">971</th><td>      }</td></tr>
<tr><th id="972">972</th><td>      <b>return</b> <a class="type" href="BitTracker.h.html#llvm::BitTracker::MachineEvaluator" title='llvm::BitTracker::MachineEvaluator' data-ref="llvm::BitTracker::MachineEvaluator" data-ref-filename="llvm..BitTracker..MachineEvaluator">MachineEvaluator</a>::<a class="virtual member fn" href="BitTracker.h.html#_ZNK4llvm10BitTracker16MachineEvaluator8evaluateERKNS_12MachineInstrERKSt3mapIjNS0_12RegisterCellESt4lessIjESaISt4pairIKjS6_EEERSD_" title='llvm::BitTracker::MachineEvaluator::evaluate' data-ref="_ZNK4llvm10BitTracker16MachineEvaluator8evaluateERKNS_12MachineInstrERKSt3mapIjNS0_12RegisterCellESt4lessIjESaISt4pairIKjS6_EEERSD_" data-ref-filename="_ZNK4llvm10BitTracker16MachineEvaluator8evaluateERKNS_12MachineInstrERKSt3mapIjNS0_12RegisterCellESt4lessIjESaISt4pairIKjS6_EEERSD_">evaluate</a>(<a class="local col8 ref" href="#28MI" title='MI' data-ref="28MI" data-ref-filename="28MI">MI</a>, <a class="local col9 ref" href="#29Inputs" title='Inputs' data-ref="29Inputs" data-ref-filename="29Inputs">Inputs</a>, <span class='refarg'><a class="local col0 ref" href="#30Outputs" title='Outputs' data-ref="30Outputs" data-ref-filename="30Outputs">Outputs</a></span>);</td></tr>
<tr><th id="973">973</th><td>  }</td></tr>
<tr><th id="974">974</th><td>  <u>#undef <a class="macro" href="#251" data-ref="_M/im">im</a></u></td></tr>
<tr><th id="975">975</th><td>  <u>#undef <a class="macro" href="#250" data-ref="_M/rc">rc</a></u></td></tr>
<tr><th id="976">976</th><td>  <u>#undef <a class="macro" href="#249" data-ref="_M/op">op</a></u></td></tr>
<tr><th id="977">977</th><td>  <b>return</b> <b>false</b>;</td></tr>
<tr><th id="978">978</th><td>}</td></tr>
<tr><th id="979">979</th><td></td></tr>
<tr><th id="980">980</th><td><em>bool</em> <a class="type" href="HexagonBitTracker.h.html#llvm::HexagonEvaluator" title='llvm::HexagonEvaluator' data-ref="llvm::HexagonEvaluator" data-ref-filename="llvm..HexagonEvaluator">HexagonEvaluator</a>::<dfn class="virtual decl def fn" id="_ZNK4llvm16HexagonEvaluator8evaluateERKNS_12MachineInstrERKSt3mapIjNS_10BitTracker12RegisterCellESt4lessIjESaISt4pairIKjS6_EEERNS_9SetVectorIPKNS_17Ma13480709" title='llvm::HexagonEvaluator::evaluate' data-ref="_ZNK4llvm16HexagonEvaluator8evaluateERKNS_12MachineInstrERKSt3mapIjNS_10BitTracker12RegisterCellESt4lessIjESaISt4pairIKjS6_EEERNS_9SetVectorIPKNS_17Ma13480709" data-ref-filename="_ZNK4llvm16HexagonEvaluator8evaluateERKNS_12MachineInstrERKSt3mapIjNS_10BitTracker12RegisterCellESt4lessIjESaISt4pairIKjS6_EEERNS_9SetVectorIPKNS_17Ma13480709">evaluate</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col7 decl" id="187BI" title='BI' data-type='const llvm::MachineInstr &amp;' data-ref="187BI" data-ref-filename="187BI">BI</dfn>,</td></tr>
<tr><th id="981">981</th><td>                                <em>const</em> <a class="typedef" href="HexagonBitTracker.h.html#llvm::HexagonEvaluator::CellMapType" title='llvm::HexagonEvaluator::CellMapType' data-type='BitTracker::CellMapType' data-ref="llvm::HexagonEvaluator::CellMapType" data-ref-filename="llvm..HexagonEvaluator..CellMapType">CellMapType</a> &amp;<dfn class="local col8 decl" id="188Inputs" title='Inputs' data-type='const llvm::HexagonEvaluator::CellMapType &amp;' data-ref="188Inputs" data-ref-filename="188Inputs">Inputs</dfn>,</td></tr>
<tr><th id="982">982</th><td>                                <a class="typedef" href="HexagonBitTracker.h.html#llvm::HexagonEvaluator::BranchTargetList" title='llvm::HexagonEvaluator::BranchTargetList' data-type='BitTracker::BranchTargetList' data-ref="llvm::HexagonEvaluator::BranchTargetList" data-ref-filename="llvm..HexagonEvaluator..BranchTargetList">BranchTargetList</a> &amp;<dfn class="local col9 decl" id="189Targets" title='Targets' data-type='llvm::HexagonEvaluator::BranchTargetList &amp;' data-ref="189Targets" data-ref-filename="189Targets">Targets</dfn>,</td></tr>
<tr><th id="983">983</th><td>                                <em>bool</em> &amp;<dfn class="local col0 decl" id="190FallsThru" title='FallsThru' data-type='bool &amp;' data-ref="190FallsThru" data-ref-filename="190FallsThru">FallsThru</dfn>) <em>const</em> {</td></tr>
<tr><th id="984">984</th><td>  <i>// We need to evaluate one branch at a time. TII::analyzeBranch checks</i></td></tr>
<tr><th id="985">985</th><td><i>  // all the branches in a basic block at once, so we cannot use it.</i></td></tr>
<tr><th id="986">986</th><td>  <em>unsigned</em> <dfn class="local col1 decl" id="191Opc" title='Opc' data-type='unsigned int' data-ref="191Opc" data-ref-filename="191Opc">Opc</dfn> = <a class="local col7 ref" href="#187BI" title='BI' data-ref="187BI" data-ref-filename="187BI">BI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>();</td></tr>
<tr><th id="987">987</th><td>  <em>bool</em> <dfn class="local col2 decl" id="192SimpleBranch" title='SimpleBranch' data-type='bool' data-ref="192SimpleBranch" data-ref-filename="192SimpleBranch">SimpleBranch</dfn> = <b>false</b>;</td></tr>
<tr><th id="988">988</th><td>  <em>bool</em> <dfn class="local col3 decl" id="193Negated" title='Negated' data-type='bool' data-ref="193Negated" data-ref-filename="193Negated">Negated</dfn> = <b>false</b>;</td></tr>
<tr><th id="989">989</th><td>  <b>switch</b> (<a class="local col1 ref" href="#191Opc" title='Opc' data-ref="191Opc" data-ref-filename="191Opc">Opc</a>) {</td></tr>
<tr><th id="990">990</th><td>    <b>case</b> <span class="namespace">Hexagon::</span><a class="enum" href="../../../../build/lib/Target/Hexagon/HexagonGenInstrInfo.inc.html#llvm::Hexagon::J2_jumpf" title='llvm::Hexagon::J2_jumpf' data-ref="llvm::Hexagon::J2_jumpf" data-ref-filename="llvm..Hexagon..J2_jumpf">J2_jumpf</a>:</td></tr>
<tr><th id="991">991</th><td>    <b>case</b> <span class="namespace">Hexagon::</span><a class="enum" href="../../../../build/lib/Target/Hexagon/HexagonGenInstrInfo.inc.html#llvm::Hexagon::J2_jumpfpt" title='llvm::Hexagon::J2_jumpfpt' data-ref="llvm::Hexagon::J2_jumpfpt" data-ref-filename="llvm..Hexagon..J2_jumpfpt">J2_jumpfpt</a>:</td></tr>
<tr><th id="992">992</th><td>    <b>case</b> <span class="namespace">Hexagon::</span><a class="enum" href="../../../../build/lib/Target/Hexagon/HexagonGenInstrInfo.inc.html#llvm::Hexagon::J2_jumpfnew" title='llvm::Hexagon::J2_jumpfnew' data-ref="llvm::Hexagon::J2_jumpfnew" data-ref-filename="llvm..Hexagon..J2_jumpfnew">J2_jumpfnew</a>:</td></tr>
<tr><th id="993">993</th><td>    <b>case</b> <span class="namespace">Hexagon::</span><a class="enum" href="../../../../build/lib/Target/Hexagon/HexagonGenInstrInfo.inc.html#llvm::Hexagon::J2_jumpfnewpt" title='llvm::Hexagon::J2_jumpfnewpt' data-ref="llvm::Hexagon::J2_jumpfnewpt" data-ref-filename="llvm..Hexagon..J2_jumpfnewpt">J2_jumpfnewpt</a>:</td></tr>
<tr><th id="994">994</th><td>      <a class="local col3 ref" href="#193Negated" title='Negated' data-ref="193Negated" data-ref-filename="193Negated">Negated</a> = <b>true</b>;</td></tr>
<tr><th id="995">995</th><td>      <a class="macro" href="../../../include/llvm/Support/Compiler.h.html#274" title="[[gnu::fallthrough]]" data-ref="_M/LLVM_FALLTHROUGH">LLVM_FALLTHROUGH</a>;</td></tr>
<tr><th id="996">996</th><td>    <b>case</b> <span class="namespace">Hexagon::</span><a class="enum" href="../../../../build/lib/Target/Hexagon/HexagonGenInstrInfo.inc.html#llvm::Hexagon::J2_jumpt" title='llvm::Hexagon::J2_jumpt' data-ref="llvm::Hexagon::J2_jumpt" data-ref-filename="llvm..Hexagon..J2_jumpt">J2_jumpt</a>:</td></tr>
<tr><th id="997">997</th><td>    <b>case</b> <span class="namespace">Hexagon::</span><a class="enum" href="../../../../build/lib/Target/Hexagon/HexagonGenInstrInfo.inc.html#llvm::Hexagon::J2_jumptpt" title='llvm::Hexagon::J2_jumptpt' data-ref="llvm::Hexagon::J2_jumptpt" data-ref-filename="llvm..Hexagon..J2_jumptpt">J2_jumptpt</a>:</td></tr>
<tr><th id="998">998</th><td>    <b>case</b> <span class="namespace">Hexagon::</span><a class="enum" href="../../../../build/lib/Target/Hexagon/HexagonGenInstrInfo.inc.html#llvm::Hexagon::J2_jumptnew" title='llvm::Hexagon::J2_jumptnew' data-ref="llvm::Hexagon::J2_jumptnew" data-ref-filename="llvm..Hexagon..J2_jumptnew">J2_jumptnew</a>:</td></tr>
<tr><th id="999">999</th><td>    <b>case</b> <span class="namespace">Hexagon::</span><a class="enum" href="../../../../build/lib/Target/Hexagon/HexagonGenInstrInfo.inc.html#llvm::Hexagon::J2_jumptnewpt" title='llvm::Hexagon::J2_jumptnewpt' data-ref="llvm::Hexagon::J2_jumptnewpt" data-ref-filename="llvm..Hexagon..J2_jumptnewpt">J2_jumptnewpt</a>:</td></tr>
<tr><th id="1000">1000</th><td>      <i>// Simple branch:  if([!]Pn) jump ...</i></td></tr>
<tr><th id="1001">1001</th><td><i>      // i.e. Op0 = predicate, Op1 = branch target.</i></td></tr>
<tr><th id="1002">1002</th><td>      <a class="local col2 ref" href="#192SimpleBranch" title='SimpleBranch' data-ref="192SimpleBranch" data-ref-filename="192SimpleBranch">SimpleBranch</a> = <b>true</b>;</td></tr>
<tr><th id="1003">1003</th><td>      <b>break</b>;</td></tr>
<tr><th id="1004">1004</th><td>    <b>case</b> <span class="namespace">Hexagon::</span><a class="enum" href="../../../../build/lib/Target/Hexagon/HexagonGenInstrInfo.inc.html#llvm::Hexagon::J2_jump" title='llvm::Hexagon::J2_jump' data-ref="llvm::Hexagon::J2_jump" data-ref-filename="llvm..Hexagon..J2_jump">J2_jump</a>:</td></tr>
<tr><th id="1005">1005</th><td>      <a class="local col9 ref" href="#189Targets" title='Targets' data-ref="189Targets" data-ref-filename="189Targets">Targets</a>.<a class="ref fn" href="../../../include/llvm/ADT/SetVector.h.html#_ZN4llvm9SetVector6insertERKT_" title='llvm::SetVector::insert' data-ref="_ZN4llvm9SetVector6insertERKT_" data-ref-filename="_ZN4llvm9SetVector6insertERKT_">insert</a>(<a class="local col7 ref" href="#187BI" title='BI' data-ref="187BI" data-ref-filename="187BI">BI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getMBBEv" title='llvm::MachineOperand::getMBB' data-ref="_ZNK4llvm14MachineOperand6getMBBEv" data-ref-filename="_ZNK4llvm14MachineOperand6getMBBEv">getMBB</a>());</td></tr>
<tr><th id="1006">1006</th><td>      <a class="local col0 ref" href="#190FallsThru" title='FallsThru' data-ref="190FallsThru" data-ref-filename="190FallsThru">FallsThru</a> = <b>false</b>;</td></tr>
<tr><th id="1007">1007</th><td>      <b>return</b> <b>true</b>;</td></tr>
<tr><th id="1008">1008</th><td>    <b>default</b>:</td></tr>
<tr><th id="1009">1009</th><td>      <i>// If the branch is of unknown type, assume that all successors are</i></td></tr>
<tr><th id="1010">1010</th><td><i>      // executable.</i></td></tr>
<tr><th id="1011">1011</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1012">1012</th><td>  }</td></tr>
<tr><th id="1013">1013</th><td></td></tr>
<tr><th id="1014">1014</th><td>  <b>if</b> (!<a class="local col2 ref" href="#192SimpleBranch" title='SimpleBranch' data-ref="192SimpleBranch" data-ref-filename="192SimpleBranch">SimpleBranch</a>)</td></tr>
<tr><th id="1015">1015</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1016">1016</th><td></td></tr>
<tr><th id="1017">1017</th><td>  <i>// BI is a conditional branch if we got here.</i></td></tr>
<tr><th id="1018">1018</th><td>  <a class="typedef" href="HexagonBitTracker.h.html#llvm::HexagonEvaluator::RegisterRef" title='llvm::HexagonEvaluator::RegisterRef' data-type='BitTracker::RegisterRef' data-ref="llvm::HexagonEvaluator::RegisterRef" data-ref-filename="llvm..HexagonEvaluator..RegisterRef">RegisterRef</a> <dfn class="local col4 decl" id="194PR" title='PR' data-type='llvm::HexagonEvaluator::RegisterRef' data-ref="194PR" data-ref-filename="194PR">PR</dfn> = <a class="ref fn fake" href="BitTracker.h.html#_ZN4llvm10BitTracker11RegisterRefC1ERKNS_14MachineOperandE" title='llvm::BitTracker::RegisterRef::RegisterRef' data-ref="_ZN4llvm10BitTracker11RegisterRefC1ERKNS_14MachineOperandE" data-ref-filename="_ZN4llvm10BitTracker11RegisterRefC1ERKNS_14MachineOperandE"></a><a class="local col7 ref" href="#187BI" title='BI' data-ref="187BI" data-ref-filename="187BI">BI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>);</td></tr>
<tr><th id="1019">1019</th><td>  <a class="typedef" href="HexagonBitTracker.h.html#llvm::HexagonEvaluator::RegisterCell" title='llvm::HexagonEvaluator::RegisterCell' data-type='BitTracker::RegisterCell' data-ref="llvm::HexagonEvaluator::RegisterCell" data-ref-filename="llvm..HexagonEvaluator..RegisterCell">RegisterCell</a> <dfn class="local col5 decl" id="195PC" title='PC' data-type='llvm::HexagonEvaluator::RegisterCell' data-ref="195PC" data-ref-filename="195PC">PC</dfn> = <a class="member fn" href="BitTracker.h.html#_ZNK4llvm10BitTracker16MachineEvaluator7getCellERKNS0_11RegisterRefERKSt3mapIjNS0_12RegisterCellESt4lessIjESaISt4pairIKjS6_EEE" title='llvm::BitTracker::MachineEvaluator::getCell' data-ref="_ZNK4llvm10BitTracker16MachineEvaluator7getCellERKNS0_11RegisterRefERKSt3mapIjNS0_12RegisterCellESt4lessIjESaISt4pairIKjS6_EEE" data-ref-filename="_ZNK4llvm10BitTracker16MachineEvaluator7getCellERKNS0_11RegisterRefERKSt3mapIjNS0_12RegisterCellESt4lessIjESaISt4pairIKjS6_EEE">getCell</a>(<a class="local col4 ref" href="#194PR" title='PR' data-ref="194PR" data-ref-filename="194PR">PR</a>, <a class="local col8 ref" href="#188Inputs" title='Inputs' data-ref="188Inputs" data-ref-filename="188Inputs">Inputs</a>);</td></tr>
<tr><th id="1020">1020</th><td>  <em>const</em> <a class="typedef" href="#BT" title='BT' data-type='llvm::BitTracker' data-ref="BT" data-ref-filename="BT">BT</a>::<a class="type" href="BitTracker.h.html#llvm::BitTracker::BitValue" title='llvm::BitTracker::BitValue' data-ref="llvm::BitTracker::BitValue" data-ref-filename="llvm..BitTracker..BitValue">BitValue</a> &amp;<dfn class="local col6 decl" id="196Test" title='Test' data-type='const BT::BitValue &amp;' data-ref="196Test" data-ref-filename="196Test">Test</dfn> = <a class="local col5 ref" href="#195PC" title='PC' data-ref="195PC" data-ref-filename="195PC">PC</a><a class="ref fn" href="BitTracker.h.html#_ZN4llvm10BitTracker12RegisterCellixEt" title='llvm::BitTracker::RegisterCell::operator[]' data-ref="_ZN4llvm10BitTracker12RegisterCellixEt" data-ref-filename="_ZN4llvm10BitTracker12RegisterCellixEt">[<var>0</var>]</a>;</td></tr>
<tr><th id="1021">1021</th><td></td></tr>
<tr><th id="1022">1022</th><td>  <i>// If the condition is neither true nor false, then it's unknown.</i></td></tr>
<tr><th id="1023">1023</th><td>  <b>if</b> (!<a class="local col6 ref" href="#196Test" title='Test' data-ref="196Test" data-ref-filename="196Test">Test</a>.<a class="ref fn" href="BitTracker.h.html#_ZNK4llvm10BitTracker8BitValue2isEj" title='llvm::BitTracker::BitValue::is' data-ref="_ZNK4llvm10BitTracker8BitValue2isEj" data-ref-filename="_ZNK4llvm10BitTracker8BitValue2isEj">is</a>(<var>0</var>) &amp;&amp; !<a class="local col6 ref" href="#196Test" title='Test' data-ref="196Test" data-ref-filename="196Test">Test</a>.<a class="ref fn" href="BitTracker.h.html#_ZNK4llvm10BitTracker8BitValue2isEj" title='llvm::BitTracker::BitValue::is' data-ref="_ZNK4llvm10BitTracker8BitValue2isEj" data-ref-filename="_ZNK4llvm10BitTracker8BitValue2isEj">is</a>(<var>1</var>))</td></tr>
<tr><th id="1024">1024</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1025">1025</th><td></td></tr>
<tr><th id="1026">1026</th><td>  <i>// "Test.is(!Negated)" means "branch condition is true".</i></td></tr>
<tr><th id="1027">1027</th><td>  <b>if</b> (!<a class="local col6 ref" href="#196Test" title='Test' data-ref="196Test" data-ref-filename="196Test">Test</a>.<a class="ref fn" href="BitTracker.h.html#_ZNK4llvm10BitTracker8BitValue2isEj" title='llvm::BitTracker::BitValue::is' data-ref="_ZNK4llvm10BitTracker8BitValue2isEj" data-ref-filename="_ZNK4llvm10BitTracker8BitValue2isEj">is</a>(!<a class="local col3 ref" href="#193Negated" title='Negated' data-ref="193Negated" data-ref-filename="193Negated">Negated</a>)) {</td></tr>
<tr><th id="1028">1028</th><td>    <i>// Condition known to be false.</i></td></tr>
<tr><th id="1029">1029</th><td>    <a class="local col0 ref" href="#190FallsThru" title='FallsThru' data-ref="190FallsThru" data-ref-filename="190FallsThru">FallsThru</a> = <b>true</b>;</td></tr>
<tr><th id="1030">1030</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="1031">1031</th><td>  }</td></tr>
<tr><th id="1032">1032</th><td></td></tr>
<tr><th id="1033">1033</th><td>  <a class="local col9 ref" href="#189Targets" title='Targets' data-ref="189Targets" data-ref-filename="189Targets">Targets</a>.<a class="ref fn" href="../../../include/llvm/ADT/SetVector.h.html#_ZN4llvm9SetVector6insertERKT_" title='llvm::SetVector::insert' data-ref="_ZN4llvm9SetVector6insertERKT_" data-ref-filename="_ZN4llvm9SetVector6insertERKT_">insert</a>(<a class="local col7 ref" href="#187BI" title='BI' data-ref="187BI" data-ref-filename="187BI">BI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getMBBEv" title='llvm::MachineOperand::getMBB' data-ref="_ZNK4llvm14MachineOperand6getMBBEv" data-ref-filename="_ZNK4llvm14MachineOperand6getMBBEv">getMBB</a>());</td></tr>
<tr><th id="1034">1034</th><td>  <a class="local col0 ref" href="#190FallsThru" title='FallsThru' data-ref="190FallsThru" data-ref-filename="190FallsThru">FallsThru</a> = <b>false</b>;</td></tr>
<tr><th id="1035">1035</th><td>  <b>return</b> <b>true</b>;</td></tr>
<tr><th id="1036">1036</th><td>}</td></tr>
<tr><th id="1037">1037</th><td></td></tr>
<tr><th id="1038">1038</th><td><em>unsigned</em> <a class="type" href="HexagonBitTracker.h.html#llvm::HexagonEvaluator" title='llvm::HexagonEvaluator' data-ref="llvm::HexagonEvaluator" data-ref-filename="llvm..HexagonEvaluator">HexagonEvaluator</a>::<dfn class="decl def fn" id="_ZNK4llvm16HexagonEvaluator16getUniqueDefVRegERKNS_12MachineInstrE" title='llvm::HexagonEvaluator::getUniqueDefVReg' data-ref="_ZNK4llvm16HexagonEvaluator16getUniqueDefVRegERKNS_12MachineInstrE" data-ref-filename="_ZNK4llvm16HexagonEvaluator16getUniqueDefVRegERKNS_12MachineInstrE">getUniqueDefVReg</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col7 decl" id="197MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="197MI" data-ref-filename="197MI">MI</dfn>) <em>const</em> {</td></tr>
<tr><th id="1039">1039</th><td>  <em>unsigned</em> <dfn class="local col8 decl" id="198DefReg" title='DefReg' data-type='unsigned int' data-ref="198DefReg" data-ref-filename="198DefReg">DefReg</dfn> = <var>0</var>;</td></tr>
<tr><th id="1040">1040</th><td>  <b>for</b> (<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a> &amp;<dfn class="local col9 decl" id="199Op" title='Op' data-type='const llvm::MachineOperand &amp;' data-ref="199Op" data-ref-filename="199Op">Op</dfn> : <a class="local col7 ref" href="#197MI" title='MI' data-ref="197MI" data-ref-filename="197MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr8operandsEv" title='llvm::MachineInstr::operands' data-ref="_ZNK4llvm12MachineInstr8operandsEv" data-ref-filename="_ZNK4llvm12MachineInstr8operandsEv">operands</a>()) {</td></tr>
<tr><th id="1041">1041</th><td>    <b>if</b> (!<a class="local col9 ref" href="#199Op" title='Op' data-ref="199Op" data-ref-filename="199Op">Op</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv" data-ref-filename="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>() || !<a class="local col9 ref" href="#199Op" title='Op' data-ref="199Op" data-ref-filename="199Op">Op</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isDefEv" title='llvm::MachineOperand::isDef' data-ref="_ZNK4llvm14MachineOperand5isDefEv" data-ref-filename="_ZNK4llvm14MachineOperand5isDefEv">isDef</a>())</td></tr>
<tr><th id="1042">1042</th><td>      <b>continue</b>;</td></tr>
<tr><th id="1043">1043</th><td>    <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col0 decl" id="200R" title='R' data-type='llvm::Register' data-ref="200R" data-ref-filename="200R">R</dfn> = <a class="local col9 ref" href="#199Op" title='Op' data-ref="199Op" data-ref-filename="199Op">Op</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="1044">1044</th><td>    <b>if</b> (!<a class="local col0 ref" href="#200R" title='R' data-ref="200R" data-ref-filename="200R">R</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8Register9isVirtualEv" title='llvm::Register::isVirtual' data-ref="_ZNK4llvm8Register9isVirtualEv" data-ref-filename="_ZNK4llvm8Register9isVirtualEv">isVirtual</a>())</td></tr>
<tr><th id="1045">1045</th><td>      <b>continue</b>;</td></tr>
<tr><th id="1046">1046</th><td>    <b>if</b> (<a class="local col8 ref" href="#198DefReg" title='DefReg' data-ref="198DefReg" data-ref-filename="198DefReg">DefReg</a> != <var>0</var>)</td></tr>
<tr><th id="1047">1047</th><td>      <b>return</b> <var>0</var>;</td></tr>
<tr><th id="1048">1048</th><td>    <a class="local col8 ref" href="#198DefReg" title='DefReg' data-ref="198DefReg" data-ref-filename="198DefReg">DefReg</a> = <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvjEv" title='llvm::Register::operator unsigned int' data-ref="_ZNK4llvm8RegistercvjEv" data-ref-filename="_ZNK4llvm8RegistercvjEv"></a><a class="local col0 ref" href="#200R" title='R' data-ref="200R" data-ref-filename="200R">R</a>;</td></tr>
<tr><th id="1049">1049</th><td>  }</td></tr>
<tr><th id="1050">1050</th><td>  <b>return</b> <a class="local col8 ref" href="#198DefReg" title='DefReg' data-ref="198DefReg" data-ref-filename="198DefReg">DefReg</a>;</td></tr>
<tr><th id="1051">1051</th><td>}</td></tr>
<tr><th id="1052">1052</th><td></td></tr>
<tr><th id="1053">1053</th><td><em>bool</em> <a class="type" href="HexagonBitTracker.h.html#llvm::HexagonEvaluator" title='llvm::HexagonEvaluator' data-ref="llvm::HexagonEvaluator" data-ref-filename="llvm..HexagonEvaluator">HexagonEvaluator</a>::<dfn class="decl def fn" id="_ZNK4llvm16HexagonEvaluator12evaluateLoadERKNS_12MachineInstrERKSt3mapIjNS_10BitTracker12RegisterCellESt4lessIjESaISt4pairIKjS6_EEERSD_" title='llvm::HexagonEvaluator::evaluateLoad' data-ref="_ZNK4llvm16HexagonEvaluator12evaluateLoadERKNS_12MachineInstrERKSt3mapIjNS_10BitTracker12RegisterCellESt4lessIjESaISt4pairIKjS6_EEERSD_" data-ref-filename="_ZNK4llvm16HexagonEvaluator12evaluateLoadERKNS_12MachineInstrERKSt3mapIjNS_10BitTracker12RegisterCellESt4lessIjESaISt4pairIKjS6_EEERSD_">evaluateLoad</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col1 decl" id="201MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="201MI" data-ref-filename="201MI">MI</dfn>,</td></tr>
<tr><th id="1054">1054</th><td>                                    <em>const</em> <a class="typedef" href="HexagonBitTracker.h.html#llvm::HexagonEvaluator::CellMapType" title='llvm::HexagonEvaluator::CellMapType' data-type='BitTracker::CellMapType' data-ref="llvm::HexagonEvaluator::CellMapType" data-ref-filename="llvm..HexagonEvaluator..CellMapType">CellMapType</a> &amp;<dfn class="local col2 decl" id="202Inputs" title='Inputs' data-type='const llvm::HexagonEvaluator::CellMapType &amp;' data-ref="202Inputs" data-ref-filename="202Inputs">Inputs</dfn>,</td></tr>
<tr><th id="1055">1055</th><td>                                    <a class="typedef" href="HexagonBitTracker.h.html#llvm::HexagonEvaluator::CellMapType" title='llvm::HexagonEvaluator::CellMapType' data-type='BitTracker::CellMapType' data-ref="llvm::HexagonEvaluator::CellMapType" data-ref-filename="llvm..HexagonEvaluator..CellMapType">CellMapType</a> &amp;<dfn class="local col3 decl" id="203Outputs" title='Outputs' data-type='llvm::HexagonEvaluator::CellMapType &amp;' data-ref="203Outputs" data-ref-filename="203Outputs">Outputs</dfn>) <em>const</em> {</td></tr>
<tr><th id="1056">1056</th><td>  <b>using</b> <b>namespace</b> <span class="namespace">Hexagon</span>;</td></tr>
<tr><th id="1057">1057</th><td></td></tr>
<tr><th id="1058">1058</th><td>  <b>if</b> (<a class="member field" href="HexagonBitTracker.h.html#llvm::HexagonEvaluator::TII" title='llvm::HexagonEvaluator::TII' data-ref="llvm::HexagonEvaluator::TII" data-ref-filename="llvm..HexagonEvaluator..TII">TII</a>.<a class="virtual ref fn" href="HexagonInstrInfo.h.html#_ZNK4llvm16HexagonInstrInfo12isPredicatedERKNS_12MachineInstrE" title='llvm::HexagonInstrInfo::isPredicated' data-ref="_ZNK4llvm16HexagonInstrInfo12isPredicatedERKNS_12MachineInstrE" data-ref-filename="_ZNK4llvm16HexagonInstrInfo12isPredicatedERKNS_12MachineInstrE">isPredicated</a>(<a class="local col1 ref" href="#201MI" title='MI' data-ref="201MI" data-ref-filename="201MI">MI</a>))</td></tr>
<tr><th id="1059">1059</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1060">1060</th><td>  <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(MI.mayLoad() &amp;&amp; <q>"A load that mayn't?"</q>);</td></tr>
<tr><th id="1061">1061</th><td>  <em>unsigned</em> <dfn class="local col4 decl" id="204Opc" title='Opc' data-type='unsigned int' data-ref="204Opc" data-ref-filename="204Opc">Opc</dfn> = <a class="local col1 ref" href="#201MI" title='MI' data-ref="201MI" data-ref-filename="201MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>();</td></tr>
<tr><th id="1062">1062</th><td></td></tr>
<tr><th id="1063">1063</th><td>  <a class="typedef" href="../../../../../include/bits/stdint-uintn.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t" data-ref-filename="uint16_t">uint16_t</a> <dfn class="local col5 decl" id="205BitNum" title='BitNum' data-type='uint16_t' data-ref="205BitNum" data-ref-filename="205BitNum">BitNum</dfn>;</td></tr>
<tr><th id="1064">1064</th><td>  <em>bool</em> <dfn class="local col6 decl" id="206SignEx" title='SignEx' data-type='bool' data-ref="206SignEx" data-ref-filename="206SignEx">SignEx</dfn>;</td></tr>
<tr><th id="1065">1065</th><td></td></tr>
<tr><th id="1066">1066</th><td>  <b>switch</b> (<a class="local col4 ref" href="#204Opc" title='Opc' data-ref="204Opc" data-ref-filename="204Opc">Opc</a>) {</td></tr>
<tr><th id="1067">1067</th><td>    <b>default</b>:</td></tr>
<tr><th id="1068">1068</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1069">1069</th><td></td></tr>
<tr><th id="1070">1070</th><td><u>#<span data-ppcond="1070">if</span> 0</u></td></tr>
<tr><th id="1071">1071</th><td>    <i>// memb_fifo</i></td></tr>
<tr><th id="1072">1072</th><td>    <b>case</b> L2_loadalignb_pbr:</td></tr>
<tr><th id="1073">1073</th><td>    <b>case</b> L2_loadalignb_pcr:</td></tr>
<tr><th id="1074">1074</th><td>    <b>case</b> L2_loadalignb_pi:</td></tr>
<tr><th id="1075">1075</th><td>    <i>// memh_fifo</i></td></tr>
<tr><th id="1076">1076</th><td>    <b>case</b> L2_loadalignh_pbr:</td></tr>
<tr><th id="1077">1077</th><td>    <b>case</b> L2_loadalignh_pcr:</td></tr>
<tr><th id="1078">1078</th><td>    <b>case</b> L2_loadalignh_pi:</td></tr>
<tr><th id="1079">1079</th><td>    <i>// membh</i></td></tr>
<tr><th id="1080">1080</th><td>    <b>case</b> L2_loadbsw2_pbr:</td></tr>
<tr><th id="1081">1081</th><td>    <b>case</b> L2_loadbsw2_pci:</td></tr>
<tr><th id="1082">1082</th><td>    <b>case</b> L2_loadbsw2_pcr:</td></tr>
<tr><th id="1083">1083</th><td>    <b>case</b> L2_loadbsw2_pi:</td></tr>
<tr><th id="1084">1084</th><td>    <b>case</b> L2_loadbsw4_pbr:</td></tr>
<tr><th id="1085">1085</th><td>    <b>case</b> L2_loadbsw4_pci:</td></tr>
<tr><th id="1086">1086</th><td>    <b>case</b> L2_loadbsw4_pcr:</td></tr>
<tr><th id="1087">1087</th><td>    <b>case</b> L2_loadbsw4_pi:</td></tr>
<tr><th id="1088">1088</th><td>    <i>// memubh</i></td></tr>
<tr><th id="1089">1089</th><td>    <b>case</b> L2_loadbzw2_pbr:</td></tr>
<tr><th id="1090">1090</th><td>    <b>case</b> L2_loadbzw2_pci:</td></tr>
<tr><th id="1091">1091</th><td>    <b>case</b> L2_loadbzw2_pcr:</td></tr>
<tr><th id="1092">1092</th><td>    <b>case</b> L2_loadbzw2_pi:</td></tr>
<tr><th id="1093">1093</th><td>    <b>case</b> L2_loadbzw4_pbr:</td></tr>
<tr><th id="1094">1094</th><td>    <b>case</b> L2_loadbzw4_pci:</td></tr>
<tr><th id="1095">1095</th><td>    <b>case</b> L2_loadbzw4_pcr:</td></tr>
<tr><th id="1096">1096</th><td>    <b>case</b> L2_loadbzw4_pi:</td></tr>
<tr><th id="1097">1097</th><td><u>#<span data-ppcond="1070">endif</span></u></td></tr>
<tr><th id="1098">1098</th><td></td></tr>
<tr><th id="1099">1099</th><td>    <b>case</b> <a class="enum" href="../../../../build/lib/Target/Hexagon/HexagonGenInstrInfo.inc.html#llvm::Hexagon::L2_loadrbgp" title='llvm::Hexagon::L2_loadrbgp' data-ref="llvm::Hexagon::L2_loadrbgp" data-ref-filename="llvm..Hexagon..L2_loadrbgp">L2_loadrbgp</a>:</td></tr>
<tr><th id="1100">1100</th><td>    <b>case</b> <a class="enum" href="../../../../build/lib/Target/Hexagon/HexagonGenInstrInfo.inc.html#llvm::Hexagon::L2_loadrb_io" title='llvm::Hexagon::L2_loadrb_io' data-ref="llvm::Hexagon::L2_loadrb_io" data-ref-filename="llvm..Hexagon..L2_loadrb_io">L2_loadrb_io</a>:</td></tr>
<tr><th id="1101">1101</th><td>    <b>case</b> <a class="enum" href="../../../../build/lib/Target/Hexagon/HexagonGenInstrInfo.inc.html#llvm::Hexagon::L2_loadrb_pbr" title='llvm::Hexagon::L2_loadrb_pbr' data-ref="llvm::Hexagon::L2_loadrb_pbr" data-ref-filename="llvm..Hexagon..L2_loadrb_pbr">L2_loadrb_pbr</a>:</td></tr>
<tr><th id="1102">1102</th><td>    <b>case</b> <a class="enum" href="../../../../build/lib/Target/Hexagon/HexagonGenInstrInfo.inc.html#llvm::Hexagon::L2_loadrb_pci" title='llvm::Hexagon::L2_loadrb_pci' data-ref="llvm::Hexagon::L2_loadrb_pci" data-ref-filename="llvm..Hexagon..L2_loadrb_pci">L2_loadrb_pci</a>:</td></tr>
<tr><th id="1103">1103</th><td>    <b>case</b> <a class="enum" href="../../../../build/lib/Target/Hexagon/HexagonGenInstrInfo.inc.html#llvm::Hexagon::L2_loadrb_pcr" title='llvm::Hexagon::L2_loadrb_pcr' data-ref="llvm::Hexagon::L2_loadrb_pcr" data-ref-filename="llvm..Hexagon..L2_loadrb_pcr">L2_loadrb_pcr</a>:</td></tr>
<tr><th id="1104">1104</th><td>    <b>case</b> <a class="enum" href="../../../../build/lib/Target/Hexagon/HexagonGenInstrInfo.inc.html#llvm::Hexagon::L2_loadrb_pi" title='llvm::Hexagon::L2_loadrb_pi' data-ref="llvm::Hexagon::L2_loadrb_pi" data-ref-filename="llvm..Hexagon..L2_loadrb_pi">L2_loadrb_pi</a>:</td></tr>
<tr><th id="1105">1105</th><td>    <b>case</b> <a class="enum" href="../../../../build/lib/Target/Hexagon/HexagonGenInstrInfo.inc.html#llvm::Hexagon::PS_loadrbabs" title='llvm::Hexagon::PS_loadrbabs' data-ref="llvm::Hexagon::PS_loadrbabs" data-ref-filename="llvm..Hexagon..PS_loadrbabs">PS_loadrbabs</a>:</td></tr>
<tr><th id="1106">1106</th><td>    <b>case</b> <a class="enum" href="../../../../build/lib/Target/Hexagon/HexagonGenInstrInfo.inc.html#llvm::Hexagon::L4_loadrb_ap" title='llvm::Hexagon::L4_loadrb_ap' data-ref="llvm::Hexagon::L4_loadrb_ap" data-ref-filename="llvm..Hexagon..L4_loadrb_ap">L4_loadrb_ap</a>:</td></tr>
<tr><th id="1107">1107</th><td>    <b>case</b> <a class="enum" href="../../../../build/lib/Target/Hexagon/HexagonGenInstrInfo.inc.html#llvm::Hexagon::L4_loadrb_rr" title='llvm::Hexagon::L4_loadrb_rr' data-ref="llvm::Hexagon::L4_loadrb_rr" data-ref-filename="llvm..Hexagon..L4_loadrb_rr">L4_loadrb_rr</a>:</td></tr>
<tr><th id="1108">1108</th><td>    <b>case</b> <a class="enum" href="../../../../build/lib/Target/Hexagon/HexagonGenInstrInfo.inc.html#llvm::Hexagon::L4_loadrb_ur" title='llvm::Hexagon::L4_loadrb_ur' data-ref="llvm::Hexagon::L4_loadrb_ur" data-ref-filename="llvm..Hexagon..L4_loadrb_ur">L4_loadrb_ur</a>:</td></tr>
<tr><th id="1109">1109</th><td>      <a class="local col5 ref" href="#205BitNum" title='BitNum' data-ref="205BitNum" data-ref-filename="205BitNum">BitNum</a> = <var>8</var>;</td></tr>
<tr><th id="1110">1110</th><td>      <a class="local col6 ref" href="#206SignEx" title='SignEx' data-ref="206SignEx" data-ref-filename="206SignEx">SignEx</a> = <b>true</b>;</td></tr>
<tr><th id="1111">1111</th><td>      <b>break</b>;</td></tr>
<tr><th id="1112">1112</th><td></td></tr>
<tr><th id="1113">1113</th><td>    <b>case</b> <a class="enum" href="../../../../build/lib/Target/Hexagon/HexagonGenInstrInfo.inc.html#llvm::Hexagon::L2_loadrubgp" title='llvm::Hexagon::L2_loadrubgp' data-ref="llvm::Hexagon::L2_loadrubgp" data-ref-filename="llvm..Hexagon..L2_loadrubgp">L2_loadrubgp</a>:</td></tr>
<tr><th id="1114">1114</th><td>    <b>case</b> <a class="enum" href="../../../../build/lib/Target/Hexagon/HexagonGenInstrInfo.inc.html#llvm::Hexagon::L2_loadrub_io" title='llvm::Hexagon::L2_loadrub_io' data-ref="llvm::Hexagon::L2_loadrub_io" data-ref-filename="llvm..Hexagon..L2_loadrub_io">L2_loadrub_io</a>:</td></tr>
<tr><th id="1115">1115</th><td>    <b>case</b> <a class="enum" href="../../../../build/lib/Target/Hexagon/HexagonGenInstrInfo.inc.html#llvm::Hexagon::L2_loadrub_pbr" title='llvm::Hexagon::L2_loadrub_pbr' data-ref="llvm::Hexagon::L2_loadrub_pbr" data-ref-filename="llvm..Hexagon..L2_loadrub_pbr">L2_loadrub_pbr</a>:</td></tr>
<tr><th id="1116">1116</th><td>    <b>case</b> <a class="enum" href="../../../../build/lib/Target/Hexagon/HexagonGenInstrInfo.inc.html#llvm::Hexagon::L2_loadrub_pci" title='llvm::Hexagon::L2_loadrub_pci' data-ref="llvm::Hexagon::L2_loadrub_pci" data-ref-filename="llvm..Hexagon..L2_loadrub_pci">L2_loadrub_pci</a>:</td></tr>
<tr><th id="1117">1117</th><td>    <b>case</b> <a class="enum" href="../../../../build/lib/Target/Hexagon/HexagonGenInstrInfo.inc.html#llvm::Hexagon::L2_loadrub_pcr" title='llvm::Hexagon::L2_loadrub_pcr' data-ref="llvm::Hexagon::L2_loadrub_pcr" data-ref-filename="llvm..Hexagon..L2_loadrub_pcr">L2_loadrub_pcr</a>:</td></tr>
<tr><th id="1118">1118</th><td>    <b>case</b> <a class="enum" href="../../../../build/lib/Target/Hexagon/HexagonGenInstrInfo.inc.html#llvm::Hexagon::L2_loadrub_pi" title='llvm::Hexagon::L2_loadrub_pi' data-ref="llvm::Hexagon::L2_loadrub_pi" data-ref-filename="llvm..Hexagon..L2_loadrub_pi">L2_loadrub_pi</a>:</td></tr>
<tr><th id="1119">1119</th><td>    <b>case</b> <a class="enum" href="../../../../build/lib/Target/Hexagon/HexagonGenInstrInfo.inc.html#llvm::Hexagon::PS_loadrubabs" title='llvm::Hexagon::PS_loadrubabs' data-ref="llvm::Hexagon::PS_loadrubabs" data-ref-filename="llvm..Hexagon..PS_loadrubabs">PS_loadrubabs</a>:</td></tr>
<tr><th id="1120">1120</th><td>    <b>case</b> <a class="enum" href="../../../../build/lib/Target/Hexagon/HexagonGenInstrInfo.inc.html#llvm::Hexagon::L4_loadrub_ap" title='llvm::Hexagon::L4_loadrub_ap' data-ref="llvm::Hexagon::L4_loadrub_ap" data-ref-filename="llvm..Hexagon..L4_loadrub_ap">L4_loadrub_ap</a>:</td></tr>
<tr><th id="1121">1121</th><td>    <b>case</b> <a class="enum" href="../../../../build/lib/Target/Hexagon/HexagonGenInstrInfo.inc.html#llvm::Hexagon::L4_loadrub_rr" title='llvm::Hexagon::L4_loadrub_rr' data-ref="llvm::Hexagon::L4_loadrub_rr" data-ref-filename="llvm..Hexagon..L4_loadrub_rr">L4_loadrub_rr</a>:</td></tr>
<tr><th id="1122">1122</th><td>    <b>case</b> <a class="enum" href="../../../../build/lib/Target/Hexagon/HexagonGenInstrInfo.inc.html#llvm::Hexagon::L4_loadrub_ur" title='llvm::Hexagon::L4_loadrub_ur' data-ref="llvm::Hexagon::L4_loadrub_ur" data-ref-filename="llvm..Hexagon..L4_loadrub_ur">L4_loadrub_ur</a>:</td></tr>
<tr><th id="1123">1123</th><td>      <a class="local col5 ref" href="#205BitNum" title='BitNum' data-ref="205BitNum" data-ref-filename="205BitNum">BitNum</a> = <var>8</var>;</td></tr>
<tr><th id="1124">1124</th><td>      <a class="local col6 ref" href="#206SignEx" title='SignEx' data-ref="206SignEx" data-ref-filename="206SignEx">SignEx</a> = <b>false</b>;</td></tr>
<tr><th id="1125">1125</th><td>      <b>break</b>;</td></tr>
<tr><th id="1126">1126</th><td></td></tr>
<tr><th id="1127">1127</th><td>    <b>case</b> <a class="enum" href="../../../../build/lib/Target/Hexagon/HexagonGenInstrInfo.inc.html#llvm::Hexagon::L2_loadrhgp" title='llvm::Hexagon::L2_loadrhgp' data-ref="llvm::Hexagon::L2_loadrhgp" data-ref-filename="llvm..Hexagon..L2_loadrhgp">L2_loadrhgp</a>:</td></tr>
<tr><th id="1128">1128</th><td>    <b>case</b> <a class="enum" href="../../../../build/lib/Target/Hexagon/HexagonGenInstrInfo.inc.html#llvm::Hexagon::L2_loadrh_io" title='llvm::Hexagon::L2_loadrh_io' data-ref="llvm::Hexagon::L2_loadrh_io" data-ref-filename="llvm..Hexagon..L2_loadrh_io">L2_loadrh_io</a>:</td></tr>
<tr><th id="1129">1129</th><td>    <b>case</b> <a class="enum" href="../../../../build/lib/Target/Hexagon/HexagonGenInstrInfo.inc.html#llvm::Hexagon::L2_loadrh_pbr" title='llvm::Hexagon::L2_loadrh_pbr' data-ref="llvm::Hexagon::L2_loadrh_pbr" data-ref-filename="llvm..Hexagon..L2_loadrh_pbr">L2_loadrh_pbr</a>:</td></tr>
<tr><th id="1130">1130</th><td>    <b>case</b> <a class="enum" href="../../../../build/lib/Target/Hexagon/HexagonGenInstrInfo.inc.html#llvm::Hexagon::L2_loadrh_pci" title='llvm::Hexagon::L2_loadrh_pci' data-ref="llvm::Hexagon::L2_loadrh_pci" data-ref-filename="llvm..Hexagon..L2_loadrh_pci">L2_loadrh_pci</a>:</td></tr>
<tr><th id="1131">1131</th><td>    <b>case</b> <a class="enum" href="../../../../build/lib/Target/Hexagon/HexagonGenInstrInfo.inc.html#llvm::Hexagon::L2_loadrh_pcr" title='llvm::Hexagon::L2_loadrh_pcr' data-ref="llvm::Hexagon::L2_loadrh_pcr" data-ref-filename="llvm..Hexagon..L2_loadrh_pcr">L2_loadrh_pcr</a>:</td></tr>
<tr><th id="1132">1132</th><td>    <b>case</b> <a class="enum" href="../../../../build/lib/Target/Hexagon/HexagonGenInstrInfo.inc.html#llvm::Hexagon::L2_loadrh_pi" title='llvm::Hexagon::L2_loadrh_pi' data-ref="llvm::Hexagon::L2_loadrh_pi" data-ref-filename="llvm..Hexagon..L2_loadrh_pi">L2_loadrh_pi</a>:</td></tr>
<tr><th id="1133">1133</th><td>    <b>case</b> <a class="enum" href="../../../../build/lib/Target/Hexagon/HexagonGenInstrInfo.inc.html#llvm::Hexagon::PS_loadrhabs" title='llvm::Hexagon::PS_loadrhabs' data-ref="llvm::Hexagon::PS_loadrhabs" data-ref-filename="llvm..Hexagon..PS_loadrhabs">PS_loadrhabs</a>:</td></tr>
<tr><th id="1134">1134</th><td>    <b>case</b> <a class="enum" href="../../../../build/lib/Target/Hexagon/HexagonGenInstrInfo.inc.html#llvm::Hexagon::L4_loadrh_ap" title='llvm::Hexagon::L4_loadrh_ap' data-ref="llvm::Hexagon::L4_loadrh_ap" data-ref-filename="llvm..Hexagon..L4_loadrh_ap">L4_loadrh_ap</a>:</td></tr>
<tr><th id="1135">1135</th><td>    <b>case</b> <a class="enum" href="../../../../build/lib/Target/Hexagon/HexagonGenInstrInfo.inc.html#llvm::Hexagon::L4_loadrh_rr" title='llvm::Hexagon::L4_loadrh_rr' data-ref="llvm::Hexagon::L4_loadrh_rr" data-ref-filename="llvm..Hexagon..L4_loadrh_rr">L4_loadrh_rr</a>:</td></tr>
<tr><th id="1136">1136</th><td>    <b>case</b> <a class="enum" href="../../../../build/lib/Target/Hexagon/HexagonGenInstrInfo.inc.html#llvm::Hexagon::L4_loadrh_ur" title='llvm::Hexagon::L4_loadrh_ur' data-ref="llvm::Hexagon::L4_loadrh_ur" data-ref-filename="llvm..Hexagon..L4_loadrh_ur">L4_loadrh_ur</a>:</td></tr>
<tr><th id="1137">1137</th><td>      <a class="local col5 ref" href="#205BitNum" title='BitNum' data-ref="205BitNum" data-ref-filename="205BitNum">BitNum</a> = <var>16</var>;</td></tr>
<tr><th id="1138">1138</th><td>      <a class="local col6 ref" href="#206SignEx" title='SignEx' data-ref="206SignEx" data-ref-filename="206SignEx">SignEx</a> = <b>true</b>;</td></tr>
<tr><th id="1139">1139</th><td>      <b>break</b>;</td></tr>
<tr><th id="1140">1140</th><td></td></tr>
<tr><th id="1141">1141</th><td>    <b>case</b> <a class="enum" href="../../../../build/lib/Target/Hexagon/HexagonGenInstrInfo.inc.html#llvm::Hexagon::L2_loadruhgp" title='llvm::Hexagon::L2_loadruhgp' data-ref="llvm::Hexagon::L2_loadruhgp" data-ref-filename="llvm..Hexagon..L2_loadruhgp">L2_loadruhgp</a>:</td></tr>
<tr><th id="1142">1142</th><td>    <b>case</b> <a class="enum" href="../../../../build/lib/Target/Hexagon/HexagonGenInstrInfo.inc.html#llvm::Hexagon::L2_loadruh_io" title='llvm::Hexagon::L2_loadruh_io' data-ref="llvm::Hexagon::L2_loadruh_io" data-ref-filename="llvm..Hexagon..L2_loadruh_io">L2_loadruh_io</a>:</td></tr>
<tr><th id="1143">1143</th><td>    <b>case</b> <a class="enum" href="../../../../build/lib/Target/Hexagon/HexagonGenInstrInfo.inc.html#llvm::Hexagon::L2_loadruh_pbr" title='llvm::Hexagon::L2_loadruh_pbr' data-ref="llvm::Hexagon::L2_loadruh_pbr" data-ref-filename="llvm..Hexagon..L2_loadruh_pbr">L2_loadruh_pbr</a>:</td></tr>
<tr><th id="1144">1144</th><td>    <b>case</b> <a class="enum" href="../../../../build/lib/Target/Hexagon/HexagonGenInstrInfo.inc.html#llvm::Hexagon::L2_loadruh_pci" title='llvm::Hexagon::L2_loadruh_pci' data-ref="llvm::Hexagon::L2_loadruh_pci" data-ref-filename="llvm..Hexagon..L2_loadruh_pci">L2_loadruh_pci</a>:</td></tr>
<tr><th id="1145">1145</th><td>    <b>case</b> <a class="enum" href="../../../../build/lib/Target/Hexagon/HexagonGenInstrInfo.inc.html#llvm::Hexagon::L2_loadruh_pcr" title='llvm::Hexagon::L2_loadruh_pcr' data-ref="llvm::Hexagon::L2_loadruh_pcr" data-ref-filename="llvm..Hexagon..L2_loadruh_pcr">L2_loadruh_pcr</a>:</td></tr>
<tr><th id="1146">1146</th><td>    <b>case</b> <a class="enum" href="../../../../build/lib/Target/Hexagon/HexagonGenInstrInfo.inc.html#llvm::Hexagon::L2_loadruh_pi" title='llvm::Hexagon::L2_loadruh_pi' data-ref="llvm::Hexagon::L2_loadruh_pi" data-ref-filename="llvm..Hexagon..L2_loadruh_pi">L2_loadruh_pi</a>:</td></tr>
<tr><th id="1147">1147</th><td>    <b>case</b> <a class="enum" href="../../../../build/lib/Target/Hexagon/HexagonGenInstrInfo.inc.html#llvm::Hexagon::L4_loadruh_rr" title='llvm::Hexagon::L4_loadruh_rr' data-ref="llvm::Hexagon::L4_loadruh_rr" data-ref-filename="llvm..Hexagon..L4_loadruh_rr">L4_loadruh_rr</a>:</td></tr>
<tr><th id="1148">1148</th><td>    <b>case</b> <a class="enum" href="../../../../build/lib/Target/Hexagon/HexagonGenInstrInfo.inc.html#llvm::Hexagon::PS_loadruhabs" title='llvm::Hexagon::PS_loadruhabs' data-ref="llvm::Hexagon::PS_loadruhabs" data-ref-filename="llvm..Hexagon..PS_loadruhabs">PS_loadruhabs</a>:</td></tr>
<tr><th id="1149">1149</th><td>    <b>case</b> <a class="enum" href="../../../../build/lib/Target/Hexagon/HexagonGenInstrInfo.inc.html#llvm::Hexagon::L4_loadruh_ap" title='llvm::Hexagon::L4_loadruh_ap' data-ref="llvm::Hexagon::L4_loadruh_ap" data-ref-filename="llvm..Hexagon..L4_loadruh_ap">L4_loadruh_ap</a>:</td></tr>
<tr><th id="1150">1150</th><td>    <b>case</b> <a class="enum" href="../../../../build/lib/Target/Hexagon/HexagonGenInstrInfo.inc.html#llvm::Hexagon::L4_loadruh_ur" title='llvm::Hexagon::L4_loadruh_ur' data-ref="llvm::Hexagon::L4_loadruh_ur" data-ref-filename="llvm..Hexagon..L4_loadruh_ur">L4_loadruh_ur</a>:</td></tr>
<tr><th id="1151">1151</th><td>      <a class="local col5 ref" href="#205BitNum" title='BitNum' data-ref="205BitNum" data-ref-filename="205BitNum">BitNum</a> = <var>16</var>;</td></tr>
<tr><th id="1152">1152</th><td>      <a class="local col6 ref" href="#206SignEx" title='SignEx' data-ref="206SignEx" data-ref-filename="206SignEx">SignEx</a> = <b>false</b>;</td></tr>
<tr><th id="1153">1153</th><td>      <b>break</b>;</td></tr>
<tr><th id="1154">1154</th><td></td></tr>
<tr><th id="1155">1155</th><td>    <b>case</b> <a class="enum" href="../../../../build/lib/Target/Hexagon/HexagonGenInstrInfo.inc.html#llvm::Hexagon::L2_loadrigp" title='llvm::Hexagon::L2_loadrigp' data-ref="llvm::Hexagon::L2_loadrigp" data-ref-filename="llvm..Hexagon..L2_loadrigp">L2_loadrigp</a>:</td></tr>
<tr><th id="1156">1156</th><td>    <b>case</b> <a class="enum" href="../../../../build/lib/Target/Hexagon/HexagonGenInstrInfo.inc.html#llvm::Hexagon::L2_loadri_io" title='llvm::Hexagon::L2_loadri_io' data-ref="llvm::Hexagon::L2_loadri_io" data-ref-filename="llvm..Hexagon..L2_loadri_io">L2_loadri_io</a>:</td></tr>
<tr><th id="1157">1157</th><td>    <b>case</b> <a class="enum" href="../../../../build/lib/Target/Hexagon/HexagonGenInstrInfo.inc.html#llvm::Hexagon::L2_loadri_pbr" title='llvm::Hexagon::L2_loadri_pbr' data-ref="llvm::Hexagon::L2_loadri_pbr" data-ref-filename="llvm..Hexagon..L2_loadri_pbr">L2_loadri_pbr</a>:</td></tr>
<tr><th id="1158">1158</th><td>    <b>case</b> <a class="enum" href="../../../../build/lib/Target/Hexagon/HexagonGenInstrInfo.inc.html#llvm::Hexagon::L2_loadri_pci" title='llvm::Hexagon::L2_loadri_pci' data-ref="llvm::Hexagon::L2_loadri_pci" data-ref-filename="llvm..Hexagon..L2_loadri_pci">L2_loadri_pci</a>:</td></tr>
<tr><th id="1159">1159</th><td>    <b>case</b> <a class="enum" href="../../../../build/lib/Target/Hexagon/HexagonGenInstrInfo.inc.html#llvm::Hexagon::L2_loadri_pcr" title='llvm::Hexagon::L2_loadri_pcr' data-ref="llvm::Hexagon::L2_loadri_pcr" data-ref-filename="llvm..Hexagon..L2_loadri_pcr">L2_loadri_pcr</a>:</td></tr>
<tr><th id="1160">1160</th><td>    <b>case</b> <a class="enum" href="../../../../build/lib/Target/Hexagon/HexagonGenInstrInfo.inc.html#llvm::Hexagon::L2_loadri_pi" title='llvm::Hexagon::L2_loadri_pi' data-ref="llvm::Hexagon::L2_loadri_pi" data-ref-filename="llvm..Hexagon..L2_loadri_pi">L2_loadri_pi</a>:</td></tr>
<tr><th id="1161">1161</th><td>    <b>case</b> <a class="enum" href="../../../../build/lib/Target/Hexagon/HexagonGenInstrInfo.inc.html#llvm::Hexagon::L2_loadw_locked" title='llvm::Hexagon::L2_loadw_locked' data-ref="llvm::Hexagon::L2_loadw_locked" data-ref-filename="llvm..Hexagon..L2_loadw_locked">L2_loadw_locked</a>:</td></tr>
<tr><th id="1162">1162</th><td>    <b>case</b> <a class="enum" href="../../../../build/lib/Target/Hexagon/HexagonGenInstrInfo.inc.html#llvm::Hexagon::PS_loadriabs" title='llvm::Hexagon::PS_loadriabs' data-ref="llvm::Hexagon::PS_loadriabs" data-ref-filename="llvm..Hexagon..PS_loadriabs">PS_loadriabs</a>:</td></tr>
<tr><th id="1163">1163</th><td>    <b>case</b> <a class="enum" href="../../../../build/lib/Target/Hexagon/HexagonGenInstrInfo.inc.html#llvm::Hexagon::L4_loadri_ap" title='llvm::Hexagon::L4_loadri_ap' data-ref="llvm::Hexagon::L4_loadri_ap" data-ref-filename="llvm..Hexagon..L4_loadri_ap">L4_loadri_ap</a>:</td></tr>
<tr><th id="1164">1164</th><td>    <b>case</b> <a class="enum" href="../../../../build/lib/Target/Hexagon/HexagonGenInstrInfo.inc.html#llvm::Hexagon::L4_loadri_rr" title='llvm::Hexagon::L4_loadri_rr' data-ref="llvm::Hexagon::L4_loadri_rr" data-ref-filename="llvm..Hexagon..L4_loadri_rr">L4_loadri_rr</a>:</td></tr>
<tr><th id="1165">1165</th><td>    <b>case</b> <a class="enum" href="../../../../build/lib/Target/Hexagon/HexagonGenInstrInfo.inc.html#llvm::Hexagon::L4_loadri_ur" title='llvm::Hexagon::L4_loadri_ur' data-ref="llvm::Hexagon::L4_loadri_ur" data-ref-filename="llvm..Hexagon..L4_loadri_ur">L4_loadri_ur</a>:</td></tr>
<tr><th id="1166">1166</th><td>    <b>case</b> <a class="enum" href="../../../../build/lib/Target/Hexagon/HexagonGenInstrInfo.inc.html#llvm::Hexagon::LDriw_pred" title='llvm::Hexagon::LDriw_pred' data-ref="llvm::Hexagon::LDriw_pred" data-ref-filename="llvm..Hexagon..LDriw_pred">LDriw_pred</a>:</td></tr>
<tr><th id="1167">1167</th><td>      <a class="local col5 ref" href="#205BitNum" title='BitNum' data-ref="205BitNum" data-ref-filename="205BitNum">BitNum</a> = <var>32</var>;</td></tr>
<tr><th id="1168">1168</th><td>      <a class="local col6 ref" href="#206SignEx" title='SignEx' data-ref="206SignEx" data-ref-filename="206SignEx">SignEx</a> = <b>true</b>;</td></tr>
<tr><th id="1169">1169</th><td>      <b>break</b>;</td></tr>
<tr><th id="1170">1170</th><td></td></tr>
<tr><th id="1171">1171</th><td>    <b>case</b> <a class="enum" href="../../../../build/lib/Target/Hexagon/HexagonGenInstrInfo.inc.html#llvm::Hexagon::L2_loadrdgp" title='llvm::Hexagon::L2_loadrdgp' data-ref="llvm::Hexagon::L2_loadrdgp" data-ref-filename="llvm..Hexagon..L2_loadrdgp">L2_loadrdgp</a>:</td></tr>
<tr><th id="1172">1172</th><td>    <b>case</b> <a class="enum" href="../../../../build/lib/Target/Hexagon/HexagonGenInstrInfo.inc.html#llvm::Hexagon::L2_loadrd_io" title='llvm::Hexagon::L2_loadrd_io' data-ref="llvm::Hexagon::L2_loadrd_io" data-ref-filename="llvm..Hexagon..L2_loadrd_io">L2_loadrd_io</a>:</td></tr>
<tr><th id="1173">1173</th><td>    <b>case</b> <a class="enum" href="../../../../build/lib/Target/Hexagon/HexagonGenInstrInfo.inc.html#llvm::Hexagon::L2_loadrd_pbr" title='llvm::Hexagon::L2_loadrd_pbr' data-ref="llvm::Hexagon::L2_loadrd_pbr" data-ref-filename="llvm..Hexagon..L2_loadrd_pbr">L2_loadrd_pbr</a>:</td></tr>
<tr><th id="1174">1174</th><td>    <b>case</b> <a class="enum" href="../../../../build/lib/Target/Hexagon/HexagonGenInstrInfo.inc.html#llvm::Hexagon::L2_loadrd_pci" title='llvm::Hexagon::L2_loadrd_pci' data-ref="llvm::Hexagon::L2_loadrd_pci" data-ref-filename="llvm..Hexagon..L2_loadrd_pci">L2_loadrd_pci</a>:</td></tr>
<tr><th id="1175">1175</th><td>    <b>case</b> <a class="enum" href="../../../../build/lib/Target/Hexagon/HexagonGenInstrInfo.inc.html#llvm::Hexagon::L2_loadrd_pcr" title='llvm::Hexagon::L2_loadrd_pcr' data-ref="llvm::Hexagon::L2_loadrd_pcr" data-ref-filename="llvm..Hexagon..L2_loadrd_pcr">L2_loadrd_pcr</a>:</td></tr>
<tr><th id="1176">1176</th><td>    <b>case</b> <a class="enum" href="../../../../build/lib/Target/Hexagon/HexagonGenInstrInfo.inc.html#llvm::Hexagon::L2_loadrd_pi" title='llvm::Hexagon::L2_loadrd_pi' data-ref="llvm::Hexagon::L2_loadrd_pi" data-ref-filename="llvm..Hexagon..L2_loadrd_pi">L2_loadrd_pi</a>:</td></tr>
<tr><th id="1177">1177</th><td>    <b>case</b> <a class="enum" href="../../../../build/lib/Target/Hexagon/HexagonGenInstrInfo.inc.html#llvm::Hexagon::L4_loadd_locked" title='llvm::Hexagon::L4_loadd_locked' data-ref="llvm::Hexagon::L4_loadd_locked" data-ref-filename="llvm..Hexagon..L4_loadd_locked">L4_loadd_locked</a>:</td></tr>
<tr><th id="1178">1178</th><td>    <b>case</b> <a class="enum" href="../../../../build/lib/Target/Hexagon/HexagonGenInstrInfo.inc.html#llvm::Hexagon::PS_loadrdabs" title='llvm::Hexagon::PS_loadrdabs' data-ref="llvm::Hexagon::PS_loadrdabs" data-ref-filename="llvm..Hexagon..PS_loadrdabs">PS_loadrdabs</a>:</td></tr>
<tr><th id="1179">1179</th><td>    <b>case</b> <a class="enum" href="../../../../build/lib/Target/Hexagon/HexagonGenInstrInfo.inc.html#llvm::Hexagon::L4_loadrd_ap" title='llvm::Hexagon::L4_loadrd_ap' data-ref="llvm::Hexagon::L4_loadrd_ap" data-ref-filename="llvm..Hexagon..L4_loadrd_ap">L4_loadrd_ap</a>:</td></tr>
<tr><th id="1180">1180</th><td>    <b>case</b> <a class="enum" href="../../../../build/lib/Target/Hexagon/HexagonGenInstrInfo.inc.html#llvm::Hexagon::L4_loadrd_rr" title='llvm::Hexagon::L4_loadrd_rr' data-ref="llvm::Hexagon::L4_loadrd_rr" data-ref-filename="llvm..Hexagon..L4_loadrd_rr">L4_loadrd_rr</a>:</td></tr>
<tr><th id="1181">1181</th><td>    <b>case</b> <a class="enum" href="../../../../build/lib/Target/Hexagon/HexagonGenInstrInfo.inc.html#llvm::Hexagon::L4_loadrd_ur" title='llvm::Hexagon::L4_loadrd_ur' data-ref="llvm::Hexagon::L4_loadrd_ur" data-ref-filename="llvm..Hexagon..L4_loadrd_ur">L4_loadrd_ur</a>:</td></tr>
<tr><th id="1182">1182</th><td>      <a class="local col5 ref" href="#205BitNum" title='BitNum' data-ref="205BitNum" data-ref-filename="205BitNum">BitNum</a> = <var>64</var>;</td></tr>
<tr><th id="1183">1183</th><td>      <a class="local col6 ref" href="#206SignEx" title='SignEx' data-ref="206SignEx" data-ref-filename="206SignEx">SignEx</a> = <b>true</b>;</td></tr>
<tr><th id="1184">1184</th><td>      <b>break</b>;</td></tr>
<tr><th id="1185">1185</th><td>  }</td></tr>
<tr><th id="1186">1186</th><td></td></tr>
<tr><th id="1187">1187</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a> &amp;<dfn class="local col7 decl" id="207MD" title='MD' data-type='const llvm::MachineOperand &amp;' data-ref="207MD" data-ref-filename="207MD">MD</dfn> = <a class="local col1 ref" href="#201MI" title='MI' data-ref="201MI" data-ref-filename="201MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>);</td></tr>
<tr><th id="1188">1188</th><td>  <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(MD.isReg() &amp;&amp; MD.isDef());</td></tr>
<tr><th id="1189">1189</th><td>  <a class="typedef" href="HexagonBitTracker.h.html#llvm::HexagonEvaluator::RegisterRef" title='llvm::HexagonEvaluator::RegisterRef' data-type='BitTracker::RegisterRef' data-ref="llvm::HexagonEvaluator::RegisterRef" data-ref-filename="llvm..HexagonEvaluator..RegisterRef">RegisterRef</a> <dfn class="local col8 decl" id="208RD" title='RD' data-type='llvm::HexagonEvaluator::RegisterRef' data-ref="208RD" data-ref-filename="208RD">RD</dfn> = <a class="ref fn fake" href="BitTracker.h.html#_ZN4llvm10BitTracker11RegisterRefC1ERKNS_14MachineOperandE" title='llvm::BitTracker::RegisterRef::RegisterRef' data-ref="_ZN4llvm10BitTracker11RegisterRefC1ERKNS_14MachineOperandE" data-ref-filename="_ZN4llvm10BitTracker11RegisterRefC1ERKNS_14MachineOperandE"></a><a class="local col7 ref" href="#207MD" title='MD' data-ref="207MD" data-ref-filename="207MD">MD</a>;</td></tr>
<tr><th id="1190">1190</th><td></td></tr>
<tr><th id="1191">1191</th><td>  <a class="typedef" href="../../../../../include/bits/stdint-uintn.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t" data-ref-filename="uint16_t">uint16_t</a> <dfn class="local col9 decl" id="209W" title='W' data-type='uint16_t' data-ref="209W" data-ref-filename="209W">W</dfn> = <a class="member fn" href="BitTracker.h.html#_ZNK4llvm10BitTracker16MachineEvaluator14getRegBitWidthERKNS0_11RegisterRefE" title='llvm::BitTracker::MachineEvaluator::getRegBitWidth' data-ref="_ZNK4llvm10BitTracker16MachineEvaluator14getRegBitWidthERKNS0_11RegisterRefE" data-ref-filename="_ZNK4llvm10BitTracker16MachineEvaluator14getRegBitWidthERKNS0_11RegisterRefE">getRegBitWidth</a>(<a class="local col8 ref" href="#208RD" title='RD' data-ref="208RD" data-ref-filename="208RD">RD</a>);</td></tr>
<tr><th id="1192">1192</th><td>  <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(W &gt;= BitNum &amp;&amp; BitNum &gt; <var>0</var>);</td></tr>
<tr><th id="1193">1193</th><td>  <a class="typedef" href="HexagonBitTracker.h.html#llvm::HexagonEvaluator::RegisterCell" title='llvm::HexagonEvaluator::RegisterCell' data-type='BitTracker::RegisterCell' data-ref="llvm::HexagonEvaluator::RegisterCell" data-ref-filename="llvm..HexagonEvaluator..RegisterCell">RegisterCell</a> <dfn class="local col0 decl" id="210Res" title='Res' data-type='llvm::HexagonEvaluator::RegisterCell' data-ref="210Res" data-ref-filename="210Res">Res</dfn><a class="ref fn" href="BitTracker.h.html#_ZN4llvm10BitTracker12RegisterCellC1Et" title='llvm::BitTracker::RegisterCell::RegisterCell' data-ref="_ZN4llvm10BitTracker12RegisterCellC1Et" data-ref-filename="_ZN4llvm10BitTracker12RegisterCellC1Et">(</a><a class="local col9 ref" href="#209W" title='W' data-ref="209W" data-ref-filename="209W">W</a>);</td></tr>
<tr><th id="1194">1194</th><td></td></tr>
<tr><th id="1195">1195</th><td>  <b>for</b> (<a class="typedef" href="../../../../../include/bits/stdint-uintn.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t" data-ref-filename="uint16_t">uint16_t</a> <dfn class="local col1 decl" id="211i" title='i' data-type='uint16_t' data-ref="211i" data-ref-filename="211i">i</dfn> = <var>0</var>; <a class="local col1 ref" href="#211i" title='i' data-ref="211i" data-ref-filename="211i">i</a> &lt; <a class="local col5 ref" href="#205BitNum" title='BitNum' data-ref="205BitNum" data-ref-filename="205BitNum">BitNum</a>; ++<a class="local col1 ref" href="#211i" title='i' data-ref="211i" data-ref-filename="211i">i</a>)</td></tr>
<tr><th id="1196">1196</th><td>    <a class="local col0 ref" href="#210Res" title='Res' data-ref="210Res" data-ref-filename="210Res">Res</a><a class="ref fn" href="BitTracker.h.html#_ZN4llvm10BitTracker12RegisterCellixEt" title='llvm::BitTracker::RegisterCell::operator[]' data-ref="_ZN4llvm10BitTracker12RegisterCellixEt" data-ref-filename="_ZN4llvm10BitTracker12RegisterCellixEt">[<a class="local col1 ref" href="#211i" title='i' data-ref="211i" data-ref-filename="211i">i</a>]</a> <a class="ref fn" href="BitTracker.h.html#155" title='llvm::BitTracker::BitValue::operator=' data-ref="_ZN4llvm10BitTracker8BitValueaSEOS1_" data-ref-filename="_ZN4llvm10BitTracker8BitValueaSEOS1_">=</a> <a class="typedef" href="#BT" title='BT' data-type='llvm::BitTracker' data-ref="BT" data-ref-filename="BT">BT</a>::<a class="type" href="BitTracker.h.html#llvm::BitTracker::BitValue" title='llvm::BitTracker::BitValue' data-ref="llvm::BitTracker::BitValue" data-ref-filename="llvm..BitTracker..BitValue">BitValue</a>::<a class="ref fn" href="BitTracker.h.html#_ZN4llvm10BitTracker8BitValue4selfERKNS0_6BitRefE" title='llvm::BitTracker::BitValue::self' data-ref="_ZN4llvm10BitTracker8BitValue4selfERKNS0_6BitRefE" data-ref-filename="_ZN4llvm10BitTracker8BitValue4selfERKNS0_6BitRefE">self</a>(<a class="typedef" href="#BT" title='BT' data-type='llvm::BitTracker' data-ref="BT" data-ref-filename="BT">BT</a>::<a class="type" href="BitTracker.h.html#llvm::BitTracker::BitRef" title='llvm::BitTracker::BitRef' data-ref="llvm::BitTracker::BitRef" data-ref-filename="llvm..BitTracker..BitRef">BitRef</a><a class="ref fn" href="BitTracker.h.html#_ZN4llvm10BitTracker6BitRefC1Ejt" title='llvm::BitTracker::BitRef::BitRef' data-ref="_ZN4llvm10BitTracker6BitRefC1Ejt" data-ref-filename="_ZN4llvm10BitTracker6BitRefC1Ejt">(</a><a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvjEv" title='llvm::Register::operator unsigned int' data-ref="_ZNK4llvm8RegistercvjEv" data-ref-filename="_ZNK4llvm8RegistercvjEv"></a><a class="local col8 ref" href="#208RD" title='RD' data-ref="208RD" data-ref-filename="208RD">RD</a>.<a class="ref field" href="BitTracker.h.html#llvm::BitTracker::RegisterRef::Reg" title='llvm::BitTracker::RegisterRef::Reg' data-ref="llvm::BitTracker::RegisterRef::Reg" data-ref-filename="llvm..BitTracker..RegisterRef..Reg">Reg</a>, <a class="local col1 ref" href="#211i" title='i' data-ref="211i" data-ref-filename="211i">i</a>));</td></tr>
<tr><th id="1197">1197</th><td></td></tr>
<tr><th id="1198">1198</th><td>  <b>if</b> (<a class="local col6 ref" href="#206SignEx" title='SignEx' data-ref="206SignEx" data-ref-filename="206SignEx">SignEx</a>) {</td></tr>
<tr><th id="1199">1199</th><td>    <em>const</em> <a class="typedef" href="#BT" title='BT' data-type='llvm::BitTracker' data-ref="BT" data-ref-filename="BT">BT</a>::<a class="type" href="BitTracker.h.html#llvm::BitTracker::BitValue" title='llvm::BitTracker::BitValue' data-ref="llvm::BitTracker::BitValue" data-ref-filename="llvm..BitTracker..BitValue">BitValue</a> &amp;<dfn class="local col2 decl" id="212Sign" title='Sign' data-type='const BT::BitValue &amp;' data-ref="212Sign" data-ref-filename="212Sign">Sign</dfn> = <a class="local col0 ref" href="#210Res" title='Res' data-ref="210Res" data-ref-filename="210Res">Res</a><a class="ref fn" href="BitTracker.h.html#_ZN4llvm10BitTracker12RegisterCellixEt" title='llvm::BitTracker::RegisterCell::operator[]' data-ref="_ZN4llvm10BitTracker12RegisterCellixEt" data-ref-filename="_ZN4llvm10BitTracker12RegisterCellixEt">[<a class="local col5 ref" href="#205BitNum" title='BitNum' data-ref="205BitNum" data-ref-filename="205BitNum">BitNum</a>-<var>1</var>]</a>;</td></tr>
<tr><th id="1200">1200</th><td>    <b>for</b> (<a class="typedef" href="../../../../../include/bits/stdint-uintn.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t" data-ref-filename="uint16_t">uint16_t</a> <dfn class="local col3 decl" id="213i" title='i' data-type='uint16_t' data-ref="213i" data-ref-filename="213i">i</dfn> = <a class="local col5 ref" href="#205BitNum" title='BitNum' data-ref="205BitNum" data-ref-filename="205BitNum">BitNum</a>; <a class="local col3 ref" href="#213i" title='i' data-ref="213i" data-ref-filename="213i">i</a> &lt; <a class="local col9 ref" href="#209W" title='W' data-ref="209W" data-ref-filename="209W">W</a>; ++<a class="local col3 ref" href="#213i" title='i' data-ref="213i" data-ref-filename="213i">i</a>)</td></tr>
<tr><th id="1201">1201</th><td>      <a class="local col0 ref" href="#210Res" title='Res' data-ref="210Res" data-ref-filename="210Res">Res</a><a class="ref fn" href="BitTracker.h.html#_ZN4llvm10BitTracker12RegisterCellixEt" title='llvm::BitTracker::RegisterCell::operator[]' data-ref="_ZN4llvm10BitTracker12RegisterCellixEt" data-ref-filename="_ZN4llvm10BitTracker12RegisterCellixEt">[<a class="local col3 ref" href="#213i" title='i' data-ref="213i" data-ref-filename="213i">i</a>]</a> <a class="ref fn" href="BitTracker.h.html#155" title='llvm::BitTracker::BitValue::operator=' data-ref="_ZN4llvm10BitTracker8BitValueaSEOS1_" data-ref-filename="_ZN4llvm10BitTracker8BitValueaSEOS1_">=</a> <a class="typedef" href="#BT" title='BT' data-type='llvm::BitTracker' data-ref="BT" data-ref-filename="BT">BT</a>::<a class="type" href="BitTracker.h.html#llvm::BitTracker::BitValue" title='llvm::BitTracker::BitValue' data-ref="llvm::BitTracker::BitValue" data-ref-filename="llvm..BitTracker..BitValue">BitValue</a>::<a class="ref fn" href="BitTracker.h.html#_ZN4llvm10BitTracker8BitValue3refERKS1_" title='llvm::BitTracker::BitValue::ref' data-ref="_ZN4llvm10BitTracker8BitValue3refERKS1_" data-ref-filename="_ZN4llvm10BitTracker8BitValue3refERKS1_">ref</a>(<a class="local col2 ref" href="#212Sign" title='Sign' data-ref="212Sign" data-ref-filename="212Sign">Sign</a>);</td></tr>
<tr><th id="1202">1202</th><td>  } <b>else</b> {</td></tr>
<tr><th id="1203">1203</th><td>    <b>for</b> (<a class="typedef" href="../../../../../include/bits/stdint-uintn.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t" data-ref-filename="uint16_t">uint16_t</a> <dfn class="local col4 decl" id="214i" title='i' data-type='uint16_t' data-ref="214i" data-ref-filename="214i">i</dfn> = <a class="local col5 ref" href="#205BitNum" title='BitNum' data-ref="205BitNum" data-ref-filename="205BitNum">BitNum</a>; <a class="local col4 ref" href="#214i" title='i' data-ref="214i" data-ref-filename="214i">i</a> &lt; <a class="local col9 ref" href="#209W" title='W' data-ref="209W" data-ref-filename="209W">W</a>; ++<a class="local col4 ref" href="#214i" title='i' data-ref="214i" data-ref-filename="214i">i</a>)</td></tr>
<tr><th id="1204">1204</th><td>      <a class="local col0 ref" href="#210Res" title='Res' data-ref="210Res" data-ref-filename="210Res">Res</a><a class="ref fn" href="BitTracker.h.html#_ZN4llvm10BitTracker12RegisterCellixEt" title='llvm::BitTracker::RegisterCell::operator[]' data-ref="_ZN4llvm10BitTracker12RegisterCellixEt" data-ref-filename="_ZN4llvm10BitTracker12RegisterCellixEt">[<a class="local col4 ref" href="#214i" title='i' data-ref="214i" data-ref-filename="214i">i</a>]</a> <a class="ref fn" href="BitTracker.h.html#155" title='llvm::BitTracker::BitValue::operator=' data-ref="_ZN4llvm10BitTracker8BitValueaSEOS1_" data-ref-filename="_ZN4llvm10BitTracker8BitValueaSEOS1_">=</a> <a class="ref fn fake" href="BitTracker.h.html#_ZN4llvm10BitTracker8BitValueC1ENS1_9ValueTypeE" title='llvm::BitTracker::BitValue::BitValue' data-ref="_ZN4llvm10BitTracker8BitValueC1ENS1_9ValueTypeE" data-ref-filename="_ZN4llvm10BitTracker8BitValueC1ENS1_9ValueTypeE"></a><a class="typedef" href="#BT" title='BT' data-type='llvm::BitTracker' data-ref="BT" data-ref-filename="BT">BT</a>::<a class="type" href="BitTracker.h.html#llvm::BitTracker::BitValue" title='llvm::BitTracker::BitValue' data-ref="llvm::BitTracker::BitValue" data-ref-filename="llvm..BitTracker..BitValue">BitValue</a>::<a class="enum" href="BitTracker.h.html#llvm::BitTracker::BitValue::Zero" title='llvm::BitTracker::BitValue::Zero' data-ref="llvm::BitTracker::BitValue::Zero" data-ref-filename="llvm..BitTracker..BitValue..Zero">Zero</a>;</td></tr>
<tr><th id="1205">1205</th><td>  }</td></tr>
<tr><th id="1206">1206</th><td></td></tr>
<tr><th id="1207">1207</th><td>  <a class="member fn" href="BitTracker.h.html#_ZNK4llvm10BitTracker16MachineEvaluator7putCellERKNS0_11RegisterRefENS0_12RegisterCellERSt3mapIjS5_St4lessIjESaISt4pairIKjS5_EEE" title='llvm::BitTracker::MachineEvaluator::putCell' data-ref="_ZNK4llvm10BitTracker16MachineEvaluator7putCellERKNS0_11RegisterRefENS0_12RegisterCellERSt3mapIjS5_St4lessIjESaISt4pairIKjS5_EEE" data-ref-filename="_ZNK4llvm10BitTracker16MachineEvaluator7putCellERKNS0_11RegisterRefENS0_12RegisterCellERSt3mapIjS5_St4lessIjESaISt4pairIKjS5_EEE">putCell</a>(<a class="local col8 ref" href="#208RD" title='RD' data-ref="208RD" data-ref-filename="208RD">RD</a>, <a class="ref fn fake" href="BitTracker.h.html#300" title='llvm::BitTracker::RegisterCell::RegisterCell' data-ref="_ZN4llvm10BitTracker12RegisterCellC1ERKS1_" data-ref-filename="_ZN4llvm10BitTracker12RegisterCellC1ERKS1_"></a><a class="local col0 ref" href="#210Res" title='Res' data-ref="210Res" data-ref-filename="210Res">Res</a>, <span class='refarg'><a class="local col3 ref" href="#203Outputs" title='Outputs' data-ref="203Outputs" data-ref-filename="203Outputs">Outputs</a></span>);</td></tr>
<tr><th id="1208">1208</th><td>  <b>return</b> <b>true</b>;</td></tr>
<tr><th id="1209">1209</th><td>}</td></tr>
<tr><th id="1210">1210</th><td></td></tr>
<tr><th id="1211">1211</th><td><em>bool</em> <a class="type" href="HexagonBitTracker.h.html#llvm::HexagonEvaluator" title='llvm::HexagonEvaluator' data-ref="llvm::HexagonEvaluator" data-ref-filename="llvm..HexagonEvaluator">HexagonEvaluator</a>::<dfn class="decl def fn" id="_ZNK4llvm16HexagonEvaluator18evaluateFormalCopyERKNS_12MachineInstrERKSt3mapIjNS_10BitTracker12RegisterCellESt4lessIjESaISt4pairIKjS6_EEERSD_" title='llvm::HexagonEvaluator::evaluateFormalCopy' data-ref="_ZNK4llvm16HexagonEvaluator18evaluateFormalCopyERKNS_12MachineInstrERKSt3mapIjNS_10BitTracker12RegisterCellESt4lessIjESaISt4pairIKjS6_EEERSD_" data-ref-filename="_ZNK4llvm16HexagonEvaluator18evaluateFormalCopyERKNS_12MachineInstrERKSt3mapIjNS_10BitTracker12RegisterCellESt4lessIjESaISt4pairIKjS6_EEERSD_">evaluateFormalCopy</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col5 decl" id="215MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="215MI" data-ref-filename="215MI">MI</dfn>,</td></tr>
<tr><th id="1212">1212</th><td>                                          <em>const</em> <a class="typedef" href="HexagonBitTracker.h.html#llvm::HexagonEvaluator::CellMapType" title='llvm::HexagonEvaluator::CellMapType' data-type='BitTracker::CellMapType' data-ref="llvm::HexagonEvaluator::CellMapType" data-ref-filename="llvm..HexagonEvaluator..CellMapType">CellMapType</a> &amp;<dfn class="local col6 decl" id="216Inputs" title='Inputs' data-type='const llvm::HexagonEvaluator::CellMapType &amp;' data-ref="216Inputs" data-ref-filename="216Inputs">Inputs</dfn>,</td></tr>
<tr><th id="1213">1213</th><td>                                          <a class="typedef" href="HexagonBitTracker.h.html#llvm::HexagonEvaluator::CellMapType" title='llvm::HexagonEvaluator::CellMapType' data-type='BitTracker::CellMapType' data-ref="llvm::HexagonEvaluator::CellMapType" data-ref-filename="llvm..HexagonEvaluator..CellMapType">CellMapType</a> &amp;<dfn class="local col7 decl" id="217Outputs" title='Outputs' data-type='llvm::HexagonEvaluator::CellMapType &amp;' data-ref="217Outputs" data-ref-filename="217Outputs">Outputs</dfn>) <em>const</em> {</td></tr>
<tr><th id="1214">1214</th><td>  <i>// If MI defines a formal parameter, but is not a copy (loads are handled</i></td></tr>
<tr><th id="1215">1215</th><td><i>  // in evaluateLoad), then it's not clear what to do.</i></td></tr>
<tr><th id="1216">1216</th><td>  <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(MI.isCopy());</td></tr>
<tr><th id="1217">1217</th><td></td></tr>
<tr><th id="1218">1218</th><td>  <a class="typedef" href="HexagonBitTracker.h.html#llvm::HexagonEvaluator::RegisterRef" title='llvm::HexagonEvaluator::RegisterRef' data-type='BitTracker::RegisterRef' data-ref="llvm::HexagonEvaluator::RegisterRef" data-ref-filename="llvm..HexagonEvaluator..RegisterRef">RegisterRef</a> <dfn class="local col8 decl" id="218RD" title='RD' data-type='llvm::HexagonEvaluator::RegisterRef' data-ref="218RD" data-ref-filename="218RD">RD</dfn> = <a class="ref fn fake" href="BitTracker.h.html#_ZN4llvm10BitTracker11RegisterRefC1ERKNS_14MachineOperandE" title='llvm::BitTracker::RegisterRef::RegisterRef' data-ref="_ZN4llvm10BitTracker11RegisterRefC1ERKNS_14MachineOperandE" data-ref-filename="_ZN4llvm10BitTracker11RegisterRefC1ERKNS_14MachineOperandE"></a><a class="local col5 ref" href="#215MI" title='MI' data-ref="215MI" data-ref-filename="215MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>);</td></tr>
<tr><th id="1219">1219</th><td>  <a class="typedef" href="HexagonBitTracker.h.html#llvm::HexagonEvaluator::RegisterRef" title='llvm::HexagonEvaluator::RegisterRef' data-type='BitTracker::RegisterRef' data-ref="llvm::HexagonEvaluator::RegisterRef" data-ref-filename="llvm..HexagonEvaluator..RegisterRef">RegisterRef</a> <dfn class="local col9 decl" id="219RS" title='RS' data-type='llvm::HexagonEvaluator::RegisterRef' data-ref="219RS" data-ref-filename="219RS">RS</dfn> = <a class="ref fn fake" href="BitTracker.h.html#_ZN4llvm10BitTracker11RegisterRefC1ERKNS_14MachineOperandE" title='llvm::BitTracker::RegisterRef::RegisterRef' data-ref="_ZN4llvm10BitTracker11RegisterRefC1ERKNS_14MachineOperandE" data-ref-filename="_ZN4llvm10BitTracker11RegisterRefC1ERKNS_14MachineOperandE"></a><a class="local col5 ref" href="#215MI" title='MI' data-ref="215MI" data-ref-filename="215MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>);</td></tr>
<tr><th id="1220">1220</th><td>  <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(RD.Sub == <var>0</var>);</td></tr>
<tr><th id="1221">1221</th><td>  <b>if</b> (!<a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a>::<a class="ref fn" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8Register18isPhysicalRegisterEj" title='llvm::Register::isPhysicalRegister' data-ref="_ZN4llvm8Register18isPhysicalRegisterEj" data-ref-filename="_ZN4llvm8Register18isPhysicalRegisterEj">isPhysicalRegister</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvjEv" title='llvm::Register::operator unsigned int' data-ref="_ZNK4llvm8RegistercvjEv" data-ref-filename="_ZNK4llvm8RegistercvjEv"></a><a class="local col9 ref" href="#219RS" title='RS' data-ref="219RS" data-ref-filename="219RS">RS</a>.<a class="ref field" href="BitTracker.h.html#llvm::BitTracker::RegisterRef::Reg" title='llvm::BitTracker::RegisterRef::Reg' data-ref="llvm::BitTracker::RegisterRef::Reg" data-ref-filename="llvm..BitTracker..RegisterRef..Reg">Reg</a>))</td></tr>
<tr><th id="1222">1222</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1223">1223</th><td>  <a class="typedef" href="HexagonBitTracker.h.html#llvm::HexagonEvaluator::RegExtMap" title='llvm::HexagonEvaluator::RegExtMap' data-type='DenseMap&lt;unsigned int, llvm::HexagonEvaluator::ExtType&gt;' data-ref="llvm::HexagonEvaluator::RegExtMap" data-ref-filename="llvm..HexagonEvaluator..RegExtMap">RegExtMap</a>::<a class="typedef" href="../../../include/llvm/ADT/DenseMap.h.html#llvm::DenseMapBase{llvm::DenseMap{unsignedint,llvm::HexagonEvaluator::ExtType,llvm::DenseMapInfo{unsignedint},llvm::detail::DenseMapPair{unsignedint,l10540149" title='llvm::DenseMapBase&lt;llvm::DenseMap&lt;unsigned int, llvm::HexagonEvaluator::ExtType, llvm::DenseMapInfo&lt;unsigned int&gt;, llvm::detail::DenseMapPair&lt;unsigned int, llvm::HexagonEvaluator::ExtType&gt; &gt;, unsigned int, llvm::HexagonEvaluator::ExtType, llvm::DenseMapInfo&lt;unsigned int&gt;, llvm::detail::DenseMapPair&lt;unsigned int, llvm::HexagonEvaluator::ExtType&gt; &gt;::const_iterator' data-type='DenseMapIterator&lt;unsigned int, llvm::HexagonEvaluator::ExtType, llvm::DenseMapInfo&lt;unsigned int&gt;, llvm::detail::DenseMapPair&lt;unsigned int, llvm::HexagonEvaluator::ExtType&gt;, true&gt;' data-ref="llvm::DenseMapBase{llvm::DenseMap{unsignedint,llvm::HexagonEvaluator::ExtType,llvm::DenseMapInfo{unsignedint},llvm::detail::DenseMapPair{unsignedint,l10540149" data-ref-filename="llvm..DenseMapBase{llvm..DenseMap{unsignedint,llvm..HexagonEvaluator..ExtType,llvm..DenseMapInfo{unsignedint},llvm..detail..DenseMapPair{unsignedint,l10540149">const_iterator</a> <dfn class="local col0 decl" id="220F" title='F' data-type='RegExtMap::const_iterator' data-ref="220F" data-ref-filename="220F">F</dfn> = <a class="member field" href="HexagonBitTracker.h.html#llvm::HexagonEvaluator::VRX" title='llvm::HexagonEvaluator::VRX' data-ref="llvm::HexagonEvaluator::VRX" data-ref-filename="llvm..HexagonEvaluator..VRX">VRX</a>.<a class="ref fn" href="../../../include/llvm/ADT/DenseMap.h.html#_ZNK4llvm12DenseMapBase4findENS_26const_pointer_or_const_refIT0_vE4typeE" title='llvm::DenseMapBase::find' data-ref="_ZNK4llvm12DenseMapBase4findENS_26const_pointer_or_const_refIT0_vE4typeE" data-ref-filename="_ZNK4llvm12DenseMapBase4findENS_26const_pointer_or_const_refIT0_vE4typeE">find</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvjEv" title='llvm::Register::operator unsigned int' data-ref="_ZNK4llvm8RegistercvjEv" data-ref-filename="_ZNK4llvm8RegistercvjEv"></a><a class="local col8 ref" href="#218RD" title='RD' data-ref="218RD" data-ref-filename="218RD">RD</a>.<a class="ref field" href="BitTracker.h.html#llvm::BitTracker::RegisterRef::Reg" title='llvm::BitTracker::RegisterRef::Reg' data-ref="llvm::BitTracker::RegisterRef::Reg" data-ref-filename="llvm..BitTracker..RegisterRef..Reg">Reg</a>);</td></tr>
<tr><th id="1224">1224</th><td>  <b>if</b> (<a class="local col0 ref" href="#220F" title='F' data-ref="220F" data-ref-filename="220F">F</a> <a class="ref fn" href="../../../include/llvm/ADT/DenseMap.h.html#_ZN4llvmeqERKNS_16DenseMapIteratorIT_T0_T1_T2_XT3_EEES8_" title='llvm::operator==' data-ref="_ZN4llvmeqERKNS_16DenseMapIteratorIT_T0_T1_T2_XT3_EEES8_" data-ref-filename="_ZN4llvmeqERKNS_16DenseMapIteratorIT_T0_T1_T2_XT3_EEES8_">==</a> <a class="member field" href="HexagonBitTracker.h.html#llvm::HexagonEvaluator::VRX" title='llvm::HexagonEvaluator::VRX' data-ref="llvm::HexagonEvaluator::VRX" data-ref-filename="llvm..HexagonEvaluator..VRX">VRX</a>.<a class="ref fn" href="../../../include/llvm/ADT/DenseMap.h.html#_ZNK4llvm12DenseMapBase3endEv" title='llvm::DenseMapBase::end' data-ref="_ZNK4llvm12DenseMapBase3endEv" data-ref-filename="_ZNK4llvm12DenseMapBase3endEv">end</a>())</td></tr>
<tr><th id="1225">1225</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1226">1226</th><td></td></tr>
<tr><th id="1227">1227</th><td>  <a class="typedef" href="../../../../../include/bits/stdint-uintn.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t" data-ref-filename="uint16_t">uint16_t</a> <dfn class="local col1 decl" id="221EW" title='EW' data-type='uint16_t' data-ref="221EW" data-ref-filename="221EW">EW</dfn> = <a class="local col0 ref" href="#220F" title='F' data-ref="220F" data-ref-filename="220F">F</a><a class="ref fn" href="../../../include/llvm/ADT/DenseMap.h.html#_ZNK4llvm16DenseMapIteratorptEv" title='llvm::DenseMapIterator::operator-&gt;' data-ref="_ZNK4llvm16DenseMapIteratorptEv" data-ref-filename="_ZNK4llvm16DenseMapIteratorptEv">-&gt;</a><span class='ref field' title='std::pair&lt;unsigned int, llvm::HexagonEvaluator::ExtType&gt;::second' data-ref="std::pair::second" data-ref-filename="std..pair..second">second</span>.<a class="ref field" href="HexagonBitTracker.h.html#llvm::HexagonEvaluator::ExtType::Width" title='llvm::HexagonEvaluator::ExtType::Width' data-ref="llvm::HexagonEvaluator::ExtType::Width" data-ref-filename="llvm..HexagonEvaluator..ExtType..Width">Width</a>;</td></tr>
<tr><th id="1228">1228</th><td>  <i>// Store RD's cell into the map. This will associate the cell with a virtual</i></td></tr>
<tr><th id="1229">1229</th><td><i>  // register, and make zero-/sign-extends possible (otherwise we would be ex-</i></td></tr>
<tr><th id="1230">1230</th><td><i>  // tending "self" bit values, which will have no effect, since "self" values</i></td></tr>
<tr><th id="1231">1231</th><td><i>  // cannot be references to anything).</i></td></tr>
<tr><th id="1232">1232</th><td>  <a class="member fn" href="BitTracker.h.html#_ZNK4llvm10BitTracker16MachineEvaluator7putCellERKNS0_11RegisterRefENS0_12RegisterCellERSt3mapIjS5_St4lessIjESaISt4pairIKjS5_EEE" title='llvm::BitTracker::MachineEvaluator::putCell' data-ref="_ZNK4llvm10BitTracker16MachineEvaluator7putCellERKNS0_11RegisterRefENS0_12RegisterCellERSt3mapIjS5_St4lessIjESaISt4pairIKjS5_EEE" data-ref-filename="_ZNK4llvm10BitTracker16MachineEvaluator7putCellERKNS0_11RegisterRefENS0_12RegisterCellERSt3mapIjS5_St4lessIjESaISt4pairIKjS5_EEE">putCell</a>(<a class="local col8 ref" href="#218RD" title='RD' data-ref="218RD" data-ref-filename="218RD">RD</a>, <a class="member fn" href="BitTracker.h.html#_ZNK4llvm10BitTracker16MachineEvaluator7getCellERKNS0_11RegisterRefERKSt3mapIjNS0_12RegisterCellESt4lessIjESaISt4pairIKjS6_EEE" title='llvm::BitTracker::MachineEvaluator::getCell' data-ref="_ZNK4llvm10BitTracker16MachineEvaluator7getCellERKNS0_11RegisterRefERKSt3mapIjNS0_12RegisterCellESt4lessIjESaISt4pairIKjS6_EEE" data-ref-filename="_ZNK4llvm10BitTracker16MachineEvaluator7getCellERKNS0_11RegisterRefERKSt3mapIjNS0_12RegisterCellESt4lessIjESaISt4pairIKjS6_EEE">getCell</a>(<a class="local col9 ref" href="#219RS" title='RS' data-ref="219RS" data-ref-filename="219RS">RS</a>, <a class="local col6 ref" href="#216Inputs" title='Inputs' data-ref="216Inputs" data-ref-filename="216Inputs">Inputs</a>), <span class='refarg'><a class="local col7 ref" href="#217Outputs" title='Outputs' data-ref="217Outputs" data-ref-filename="217Outputs">Outputs</a></span>);</td></tr>
<tr><th id="1233">1233</th><td></td></tr>
<tr><th id="1234">1234</th><td>  <a class="typedef" href="HexagonBitTracker.h.html#llvm::HexagonEvaluator::RegisterCell" title='llvm::HexagonEvaluator::RegisterCell' data-type='BitTracker::RegisterCell' data-ref="llvm::HexagonEvaluator::RegisterCell" data-ref-filename="llvm..HexagonEvaluator..RegisterCell">RegisterCell</a> <a class="ref fn fake" href="BitTracker.h.html#_ZN4llvm10BitTracker12RegisterCellC1Et" title='llvm::BitTracker::RegisterCell::RegisterCell' data-ref="_ZN4llvm10BitTracker12RegisterCellC1Et" data-ref-filename="_ZN4llvm10BitTracker12RegisterCellC1Et"></a><dfn class="local col2 decl" id="222Res" title='Res' data-type='llvm::HexagonEvaluator::RegisterCell' data-ref="222Res" data-ref-filename="222Res">Res</dfn>;</td></tr>
<tr><th id="1235">1235</th><td>  <i>// Read RD's cell from the outputs instead of RS's cell from the inputs:</i></td></tr>
<tr><th id="1236">1236</th><td>  <b>if</b> (<a class="local col0 ref" href="#220F" title='F' data-ref="220F" data-ref-filename="220F">F</a><a class="ref fn" href="../../../include/llvm/ADT/DenseMap.h.html#_ZNK4llvm16DenseMapIteratorptEv" title='llvm::DenseMapIterator::operator-&gt;' data-ref="_ZNK4llvm16DenseMapIteratorptEv" data-ref-filename="_ZNK4llvm16DenseMapIteratorptEv">-&gt;</a><span class='ref field' title='std::pair&lt;unsigned int, llvm::HexagonEvaluator::ExtType&gt;::second' data-ref="std::pair::second" data-ref-filename="std..pair..second">second</span>.<a class="ref field" href="HexagonBitTracker.h.html#llvm::HexagonEvaluator::ExtType::Type" title='llvm::HexagonEvaluator::ExtType::Type' data-ref="llvm::HexagonEvaluator::ExtType::Type" data-ref-filename="llvm..HexagonEvaluator..ExtType..Type">Type</a> == <a class="type" href="HexagonBitTracker.h.html#llvm::HexagonEvaluator::ExtType" title='llvm::HexagonEvaluator::ExtType' data-ref="llvm::HexagonEvaluator::ExtType" data-ref-filename="llvm..HexagonEvaluator..ExtType">ExtType</a>::<a class="enum" href="HexagonBitTracker.h.html#llvm::HexagonEvaluator::ExtType::SExt" title='llvm::HexagonEvaluator::ExtType::SExt' data-ref="llvm::HexagonEvaluator::ExtType::SExt" data-ref-filename="llvm..HexagonEvaluator..ExtType..SExt">SExt</a>)</td></tr>
<tr><th id="1237">1237</th><td>    <a class="local col2 ref" href="#222Res" title='Res' data-ref="222Res" data-ref-filename="222Res">Res</a> <a class="ref fn" href="BitTracker.h.html#300" title='llvm::BitTracker::RegisterCell::operator=' data-ref="_ZN4llvm10BitTracker12RegisterCellaSEOS1_" data-ref-filename="_ZN4llvm10BitTracker12RegisterCellaSEOS1_">=</a> <a class="member fn" href="BitTracker.h.html#_ZNK4llvm10BitTracker16MachineEvaluator4eSXTERKNS0_12RegisterCellEt" title='llvm::BitTracker::MachineEvaluator::eSXT' data-ref="_ZNK4llvm10BitTracker16MachineEvaluator4eSXTERKNS0_12RegisterCellEt" data-ref-filename="_ZNK4llvm10BitTracker16MachineEvaluator4eSXTERKNS0_12RegisterCellEt">eSXT</a>(<a class="member fn" href="BitTracker.h.html#_ZNK4llvm10BitTracker16MachineEvaluator7getCellERKNS0_11RegisterRefERKSt3mapIjNS0_12RegisterCellESt4lessIjESaISt4pairIKjS6_EEE" title='llvm::BitTracker::MachineEvaluator::getCell' data-ref="_ZNK4llvm10BitTracker16MachineEvaluator7getCellERKNS0_11RegisterRefERKSt3mapIjNS0_12RegisterCellESt4lessIjESaISt4pairIKjS6_EEE" data-ref-filename="_ZNK4llvm10BitTracker16MachineEvaluator7getCellERKNS0_11RegisterRefERKSt3mapIjNS0_12RegisterCellESt4lessIjESaISt4pairIKjS6_EEE">getCell</a>(<a class="local col8 ref" href="#218RD" title='RD' data-ref="218RD" data-ref-filename="218RD">RD</a>, <a class="local col7 ref" href="#217Outputs" title='Outputs' data-ref="217Outputs" data-ref-filename="217Outputs">Outputs</a>), <a class="local col1 ref" href="#221EW" title='EW' data-ref="221EW" data-ref-filename="221EW">EW</a>);</td></tr>
<tr><th id="1238">1238</th><td>  <b>else</b> <b>if</b> (<a class="local col0 ref" href="#220F" title='F' data-ref="220F" data-ref-filename="220F">F</a><a class="ref fn" href="../../../include/llvm/ADT/DenseMap.h.html#_ZNK4llvm16DenseMapIteratorptEv" title='llvm::DenseMapIterator::operator-&gt;' data-ref="_ZNK4llvm16DenseMapIteratorptEv" data-ref-filename="_ZNK4llvm16DenseMapIteratorptEv">-&gt;</a><span class='ref field' title='std::pair&lt;unsigned int, llvm::HexagonEvaluator::ExtType&gt;::second' data-ref="std::pair::second" data-ref-filename="std..pair..second">second</span>.<a class="ref field" href="HexagonBitTracker.h.html#llvm::HexagonEvaluator::ExtType::Type" title='llvm::HexagonEvaluator::ExtType::Type' data-ref="llvm::HexagonEvaluator::ExtType::Type" data-ref-filename="llvm..HexagonEvaluator..ExtType..Type">Type</a> == <a class="type" href="HexagonBitTracker.h.html#llvm::HexagonEvaluator::ExtType" title='llvm::HexagonEvaluator::ExtType' data-ref="llvm::HexagonEvaluator::ExtType" data-ref-filename="llvm..HexagonEvaluator..ExtType">ExtType</a>::<a class="enum" href="HexagonBitTracker.h.html#llvm::HexagonEvaluator::ExtType::ZExt" title='llvm::HexagonEvaluator::ExtType::ZExt' data-ref="llvm::HexagonEvaluator::ExtType::ZExt" data-ref-filename="llvm..HexagonEvaluator..ExtType..ZExt">ZExt</a>)</td></tr>
<tr><th id="1239">1239</th><td>    <a class="local col2 ref" href="#222Res" title='Res' data-ref="222Res" data-ref-filename="222Res">Res</a> <a class="ref fn" href="BitTracker.h.html#300" title='llvm::BitTracker::RegisterCell::operator=' data-ref="_ZN4llvm10BitTracker12RegisterCellaSEOS1_" data-ref-filename="_ZN4llvm10BitTracker12RegisterCellaSEOS1_">=</a> <a class="member fn" href="BitTracker.h.html#_ZNK4llvm10BitTracker16MachineEvaluator4eZXTERKNS0_12RegisterCellEt" title='llvm::BitTracker::MachineEvaluator::eZXT' data-ref="_ZNK4llvm10BitTracker16MachineEvaluator4eZXTERKNS0_12RegisterCellEt" data-ref-filename="_ZNK4llvm10BitTracker16MachineEvaluator4eZXTERKNS0_12RegisterCellEt">eZXT</a>(<a class="member fn" href="BitTracker.h.html#_ZNK4llvm10BitTracker16MachineEvaluator7getCellERKNS0_11RegisterRefERKSt3mapIjNS0_12RegisterCellESt4lessIjESaISt4pairIKjS6_EEE" title='llvm::BitTracker::MachineEvaluator::getCell' data-ref="_ZNK4llvm10BitTracker16MachineEvaluator7getCellERKNS0_11RegisterRefERKSt3mapIjNS0_12RegisterCellESt4lessIjESaISt4pairIKjS6_EEE" data-ref-filename="_ZNK4llvm10BitTracker16MachineEvaluator7getCellERKNS0_11RegisterRefERKSt3mapIjNS0_12RegisterCellESt4lessIjESaISt4pairIKjS6_EEE">getCell</a>(<a class="local col8 ref" href="#218RD" title='RD' data-ref="218RD" data-ref-filename="218RD">RD</a>, <a class="local col7 ref" href="#217Outputs" title='Outputs' data-ref="217Outputs" data-ref-filename="217Outputs">Outputs</a>), <a class="local col1 ref" href="#221EW" title='EW' data-ref="221EW" data-ref-filename="221EW">EW</a>);</td></tr>
<tr><th id="1240">1240</th><td></td></tr>
<tr><th id="1241">1241</th><td>  <a class="member fn" href="BitTracker.h.html#_ZNK4llvm10BitTracker16MachineEvaluator7putCellERKNS0_11RegisterRefENS0_12RegisterCellERSt3mapIjS5_St4lessIjESaISt4pairIKjS5_EEE" title='llvm::BitTracker::MachineEvaluator::putCell' data-ref="_ZNK4llvm10BitTracker16MachineEvaluator7putCellERKNS0_11RegisterRefENS0_12RegisterCellERSt3mapIjS5_St4lessIjESaISt4pairIKjS5_EEE" data-ref-filename="_ZNK4llvm10BitTracker16MachineEvaluator7putCellERKNS0_11RegisterRefENS0_12RegisterCellERSt3mapIjS5_St4lessIjESaISt4pairIKjS5_EEE">putCell</a>(<a class="local col8 ref" href="#218RD" title='RD' data-ref="218RD" data-ref-filename="218RD">RD</a>, <a class="ref fn fake" href="BitTracker.h.html#300" title='llvm::BitTracker::RegisterCell::RegisterCell' data-ref="_ZN4llvm10BitTracker12RegisterCellC1ERKS1_" data-ref-filename="_ZN4llvm10BitTracker12RegisterCellC1ERKS1_"></a><a class="local col2 ref" href="#222Res" title='Res' data-ref="222Res" data-ref-filename="222Res">Res</a>, <span class='refarg'><a class="local col7 ref" href="#217Outputs" title='Outputs' data-ref="217Outputs" data-ref-filename="217Outputs">Outputs</a></span>);</td></tr>
<tr><th id="1242">1242</th><td>  <b>return</b> <b>true</b>;</td></tr>
<tr><th id="1243">1243</th><td>}</td></tr>
<tr><th id="1244">1244</th><td></td></tr>
<tr><th id="1245">1245</th><td><em>unsigned</em> <a class="type" href="HexagonBitTracker.h.html#llvm::HexagonEvaluator" title='llvm::HexagonEvaluator' data-ref="llvm::HexagonEvaluator" data-ref-filename="llvm..HexagonEvaluator">HexagonEvaluator</a>::<dfn class="decl def fn" id="_ZNK4llvm16HexagonEvaluator14getNextPhysRegEjj" title='llvm::HexagonEvaluator::getNextPhysReg' data-ref="_ZNK4llvm16HexagonEvaluator14getNextPhysRegEjj" data-ref-filename="_ZNK4llvm16HexagonEvaluator14getNextPhysRegEjj">getNextPhysReg</dfn>(<em>unsigned</em> <dfn class="local col3 decl" id="223PReg" title='PReg' data-type='unsigned int' data-ref="223PReg" data-ref-filename="223PReg">PReg</dfn>, <em>unsigned</em> <dfn class="local col4 decl" id="224Width" title='Width' data-type='unsigned int' data-ref="224Width" data-ref-filename="224Width">Width</dfn>) <em>const</em> {</td></tr>
<tr><th id="1246">1246</th><td>  <b>using</b> <b>namespace</b> <span class="namespace">Hexagon</span>;</td></tr>
<tr><th id="1247">1247</th><td></td></tr>
<tr><th id="1248">1248</th><td>  <em>bool</em> <dfn class="local col5 decl" id="225Is64" title='Is64' data-type='bool' data-ref="225Is64" data-ref-filename="225Is64">Is64</dfn> = <a class="ref" href="../../../../build/lib/Target/Hexagon/HexagonGenRegisterInfo.inc.html#llvm::Hexagon::DoubleRegsRegClass" title='llvm::Hexagon::DoubleRegsRegClass' data-ref="llvm::Hexagon::DoubleRegsRegClass" data-ref-filename="llvm..Hexagon..DoubleRegsRegClass">DoubleRegsRegClass</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm19TargetRegisterClass8containsENS_8RegisterE" title='llvm::TargetRegisterClass::contains' data-ref="_ZNK4llvm19TargetRegisterClass8containsENS_8RegisterE" data-ref-filename="_ZNK4llvm19TargetRegisterClass8containsENS_8RegisterE">contains</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><a class="local col3 ref" href="#223PReg" title='PReg' data-ref="223PReg" data-ref-filename="223PReg">PReg</a>);</td></tr>
<tr><th id="1249">1249</th><td>  <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(PReg == <var>0</var> || Is64 || IntRegsRegClass.contains(PReg));</td></tr>
<tr><th id="1250">1250</th><td></td></tr>
<tr><th id="1251">1251</th><td>  <em>static</em> <em>const</em> <em>unsigned</em> <dfn class="local col6 decl" id="226Phys32" title='Phys32' data-type='const unsigned int [6]' data-ref="226Phys32" data-ref-filename="226Phys32">Phys32</dfn>[] = { <a class="enum" href="../../../../build/lib/Target/Hexagon/HexagonGenRegisterInfo.inc.html#llvm::Hexagon::R0" title='llvm::Hexagon::R0' data-ref="llvm::Hexagon::R0" data-ref-filename="llvm..Hexagon..R0">R0</a>, <a class="enum" href="../../../../build/lib/Target/Hexagon/HexagonGenRegisterInfo.inc.html#llvm::Hexagon::R1" title='llvm::Hexagon::R1' data-ref="llvm::Hexagon::R1" data-ref-filename="llvm..Hexagon..R1">R1</a>, <a class="enum" href="../../../../build/lib/Target/Hexagon/HexagonGenRegisterInfo.inc.html#llvm::Hexagon::R2" title='llvm::Hexagon::R2' data-ref="llvm::Hexagon::R2" data-ref-filename="llvm..Hexagon..R2">R2</a>, <a class="enum" href="../../../../build/lib/Target/Hexagon/HexagonGenRegisterInfo.inc.html#llvm::Hexagon::R3" title='llvm::Hexagon::R3' data-ref="llvm::Hexagon::R3" data-ref-filename="llvm..Hexagon..R3">R3</a>, <a class="enum" href="../../../../build/lib/Target/Hexagon/HexagonGenRegisterInfo.inc.html#llvm::Hexagon::R4" title='llvm::Hexagon::R4' data-ref="llvm::Hexagon::R4" data-ref-filename="llvm..Hexagon..R4">R4</a>, <a class="enum" href="../../../../build/lib/Target/Hexagon/HexagonGenRegisterInfo.inc.html#llvm::Hexagon::R5" title='llvm::Hexagon::R5' data-ref="llvm::Hexagon::R5" data-ref-filename="llvm..Hexagon..R5">R5</a> };</td></tr>
<tr><th id="1252">1252</th><td>  <em>static</em> <em>const</em> <em>unsigned</em> <dfn class="local col7 decl" id="227Phys64" title='Phys64' data-type='const unsigned int [3]' data-ref="227Phys64" data-ref-filename="227Phys64">Phys64</dfn>[] = { <a class="enum" href="../../../../build/lib/Target/Hexagon/HexagonGenRegisterInfo.inc.html#llvm::Hexagon::D0" title='llvm::Hexagon::D0' data-ref="llvm::Hexagon::D0" data-ref-filename="llvm..Hexagon..D0">D0</a>, <a class="enum" href="../../../../build/lib/Target/Hexagon/HexagonGenRegisterInfo.inc.html#llvm::Hexagon::D1" title='llvm::Hexagon::D1' data-ref="llvm::Hexagon::D1" data-ref-filename="llvm..Hexagon..D1">D1</a>, <a class="enum" href="../../../../build/lib/Target/Hexagon/HexagonGenRegisterInfo.inc.html#llvm::Hexagon::D2" title='llvm::Hexagon::D2' data-ref="llvm::Hexagon::D2" data-ref-filename="llvm..Hexagon..D2">D2</a> };</td></tr>
<tr><th id="1253">1253</th><td>  <em>const</em> <em>unsigned</em> <dfn class="local col8 decl" id="228Num32" title='Num32' data-type='const unsigned int' data-ref="228Num32" data-ref-filename="228Num32">Num32</dfn> = <b>sizeof</b>(<a class="local col6 ref" href="#226Phys32" title='Phys32' data-ref="226Phys32" data-ref-filename="226Phys32">Phys32</a>)/<b>sizeof</b>(<em>unsigned</em>);</td></tr>
<tr><th id="1254">1254</th><td>  <em>const</em> <em>unsigned</em> <dfn class="local col9 decl" id="229Num64" title='Num64' data-type='const unsigned int' data-ref="229Num64" data-ref-filename="229Num64">Num64</dfn> = <b>sizeof</b>(<a class="local col7 ref" href="#227Phys64" title='Phys64' data-ref="227Phys64" data-ref-filename="227Phys64">Phys64</a>)/<b>sizeof</b>(<em>unsigned</em>);</td></tr>
<tr><th id="1255">1255</th><td></td></tr>
<tr><th id="1256">1256</th><td>  <i>// Return the first parameter register of the required width.</i></td></tr>
<tr><th id="1257">1257</th><td>  <b>if</b> (<a class="local col3 ref" href="#223PReg" title='PReg' data-ref="223PReg" data-ref-filename="223PReg">PReg</a> == <var>0</var>)</td></tr>
<tr><th id="1258">1258</th><td>    <b>return</b> (<a class="local col4 ref" href="#224Width" title='Width' data-ref="224Width" data-ref-filename="224Width">Width</a> &lt;= <var>32</var>) ? <a class="local col6 ref" href="#226Phys32" title='Phys32' data-ref="226Phys32" data-ref-filename="226Phys32">Phys32</a>[<var>0</var>] : <a class="local col7 ref" href="#227Phys64" title='Phys64' data-ref="227Phys64" data-ref-filename="227Phys64">Phys64</a>[<var>0</var>];</td></tr>
<tr><th id="1259">1259</th><td></td></tr>
<tr><th id="1260">1260</th><td>  <i>// Set Idx32, Idx64 in such a way that Idx+1 would give the index of the</i></td></tr>
<tr><th id="1261">1261</th><td><i>  // next register.</i></td></tr>
<tr><th id="1262">1262</th><td>  <em>unsigned</em> <dfn class="local col0 decl" id="230Idx32" title='Idx32' data-type='unsigned int' data-ref="230Idx32" data-ref-filename="230Idx32">Idx32</dfn> = <var>0</var>, <dfn class="local col1 decl" id="231Idx64" title='Idx64' data-type='unsigned int' data-ref="231Idx64" data-ref-filename="231Idx64">Idx64</dfn> = <var>0</var>;</td></tr>
<tr><th id="1263">1263</th><td>  <b>if</b> (!<a class="local col5 ref" href="#225Is64" title='Is64' data-ref="225Is64" data-ref-filename="225Is64">Is64</a>) {</td></tr>
<tr><th id="1264">1264</th><td>    <b>while</b> (<a class="local col0 ref" href="#230Idx32" title='Idx32' data-ref="230Idx32" data-ref-filename="230Idx32">Idx32</a> &lt; <a class="local col8 ref" href="#228Num32" title='Num32' data-ref="228Num32" data-ref-filename="228Num32">Num32</a>) {</td></tr>
<tr><th id="1265">1265</th><td>      <b>if</b> (<a class="local col6 ref" href="#226Phys32" title='Phys32' data-ref="226Phys32" data-ref-filename="226Phys32">Phys32</a>[<a class="local col0 ref" href="#230Idx32" title='Idx32' data-ref="230Idx32" data-ref-filename="230Idx32">Idx32</a>] == <a class="local col3 ref" href="#223PReg" title='PReg' data-ref="223PReg" data-ref-filename="223PReg">PReg</a>)</td></tr>
<tr><th id="1266">1266</th><td>        <b>break</b>;</td></tr>
<tr><th id="1267">1267</th><td>      <a class="local col0 ref" href="#230Idx32" title='Idx32' data-ref="230Idx32" data-ref-filename="230Idx32">Idx32</a>++;</td></tr>
<tr><th id="1268">1268</th><td>    }</td></tr>
<tr><th id="1269">1269</th><td>    <a class="local col1 ref" href="#231Idx64" title='Idx64' data-ref="231Idx64" data-ref-filename="231Idx64">Idx64</a> = <a class="local col0 ref" href="#230Idx32" title='Idx32' data-ref="230Idx32" data-ref-filename="230Idx32">Idx32</a>/<var>2</var>;</td></tr>
<tr><th id="1270">1270</th><td>  } <b>else</b> {</td></tr>
<tr><th id="1271">1271</th><td>    <b>while</b> (<a class="local col1 ref" href="#231Idx64" title='Idx64' data-ref="231Idx64" data-ref-filename="231Idx64">Idx64</a> &lt; <a class="local col9 ref" href="#229Num64" title='Num64' data-ref="229Num64" data-ref-filename="229Num64">Num64</a>) {</td></tr>
<tr><th id="1272">1272</th><td>      <b>if</b> (<a class="local col7 ref" href="#227Phys64" title='Phys64' data-ref="227Phys64" data-ref-filename="227Phys64">Phys64</a>[<a class="local col1 ref" href="#231Idx64" title='Idx64' data-ref="231Idx64" data-ref-filename="231Idx64">Idx64</a>] == <a class="local col3 ref" href="#223PReg" title='PReg' data-ref="223PReg" data-ref-filename="223PReg">PReg</a>)</td></tr>
<tr><th id="1273">1273</th><td>        <b>break</b>;</td></tr>
<tr><th id="1274">1274</th><td>      <a class="local col1 ref" href="#231Idx64" title='Idx64' data-ref="231Idx64" data-ref-filename="231Idx64">Idx64</a>++;</td></tr>
<tr><th id="1275">1275</th><td>    }</td></tr>
<tr><th id="1276">1276</th><td>    <a class="local col0 ref" href="#230Idx32" title='Idx32' data-ref="230Idx32" data-ref-filename="230Idx32">Idx32</a> = <a class="local col1 ref" href="#231Idx64" title='Idx64' data-ref="231Idx64" data-ref-filename="231Idx64">Idx64</a>*<var>2</var>+<var>1</var>;</td></tr>
<tr><th id="1277">1277</th><td>  }</td></tr>
<tr><th id="1278">1278</th><td></td></tr>
<tr><th id="1279">1279</th><td>  <b>if</b> (<a class="local col4 ref" href="#224Width" title='Width' data-ref="224Width" data-ref-filename="224Width">Width</a> &lt;= <var>32</var>)</td></tr>
<tr><th id="1280">1280</th><td>    <b>return</b> (<a class="local col0 ref" href="#230Idx32" title='Idx32' data-ref="230Idx32" data-ref-filename="230Idx32">Idx32</a>+<var>1</var> &lt; <a class="local col8 ref" href="#228Num32" title='Num32' data-ref="228Num32" data-ref-filename="228Num32">Num32</a>) ? <a class="local col6 ref" href="#226Phys32" title='Phys32' data-ref="226Phys32" data-ref-filename="226Phys32">Phys32</a>[<a class="local col0 ref" href="#230Idx32" title='Idx32' data-ref="230Idx32" data-ref-filename="230Idx32">Idx32</a>+<var>1</var>] : <var>0</var>;</td></tr>
<tr><th id="1281">1281</th><td>  <b>return</b> (<a class="local col1 ref" href="#231Idx64" title='Idx64' data-ref="231Idx64" data-ref-filename="231Idx64">Idx64</a>+<var>1</var> &lt; <a class="local col9 ref" href="#229Num64" title='Num64' data-ref="229Num64" data-ref-filename="229Num64">Num64</a>) ? <a class="local col7 ref" href="#227Phys64" title='Phys64' data-ref="227Phys64" data-ref-filename="227Phys64">Phys64</a>[<a class="local col1 ref" href="#231Idx64" title='Idx64' data-ref="231Idx64" data-ref-filename="231Idx64">Idx64</a>+<var>1</var>] : <var>0</var>;</td></tr>
<tr><th id="1282">1282</th><td>}</td></tr>
<tr><th id="1283">1283</th><td></td></tr>
<tr><th id="1284">1284</th><td><em>unsigned</em> <a class="type" href="HexagonBitTracker.h.html#llvm::HexagonEvaluator" title='llvm::HexagonEvaluator' data-ref="llvm::HexagonEvaluator" data-ref-filename="llvm..HexagonEvaluator">HexagonEvaluator</a>::<dfn class="decl def fn" id="_ZNK4llvm16HexagonEvaluator13getVirtRegForEj" title='llvm::HexagonEvaluator::getVirtRegFor' data-ref="_ZNK4llvm16HexagonEvaluator13getVirtRegForEj" data-ref-filename="_ZNK4llvm16HexagonEvaluator13getVirtRegForEj">getVirtRegFor</dfn>(<em>unsigned</em> <dfn class="local col2 decl" id="232PReg" title='PReg' data-type='unsigned int' data-ref="232PReg" data-ref-filename="232PReg">PReg</dfn>) <em>const</em> {</td></tr>
<tr><th id="1285">1285</th><td>  <b>for</b> (<span class="namespace">std::</span><span class='type' title='std::pair' data-ref="std::pair" data-ref-filename="std..pair">pair</span>&lt;<em>unsigned</em>,<em>unsigned</em>&gt; <dfn class="local col3 decl" id="233P" title='P' data-type='std::pair&lt;unsigned int, unsigned int&gt;' data-ref="233P" data-ref-filename="233P">P</dfn> : <a class="member field" href="BitTracker.h.html#llvm::BitTracker::MachineEvaluator::MRI" title='llvm::BitTracker::MachineEvaluator::MRI' data-ref="llvm::BitTracker::MachineEvaluator::MRI" data-ref-filename="llvm..BitTracker..MachineEvaluator..MRI">MRI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo7liveinsEv" title='llvm::MachineRegisterInfo::liveins' data-ref="_ZNK4llvm19MachineRegisterInfo7liveinsEv" data-ref-filename="_ZNK4llvm19MachineRegisterInfo7liveinsEv">liveins</a>())</td></tr>
<tr><th id="1286">1286</th><td>    <b>if</b> (<a class="local col3 ref" href="#233P" title='P' data-ref="233P" data-ref-filename="233P">P</a>.<span class='ref field' title='std::pair&lt;unsigned int, unsigned int&gt;::first' data-ref="std::pair::first" data-ref-filename="std..pair..first">first</span> == <a class="local col2 ref" href="#232PReg" title='PReg' data-ref="232PReg" data-ref-filename="232PReg">PReg</a>)</td></tr>
<tr><th id="1287">1287</th><td>      <b>return</b> <a class="local col3 ref" href="#233P" title='P' data-ref="233P" data-ref-filename="233P">P</a>.<span class='ref field' title='std::pair&lt;unsigned int, unsigned int&gt;::second' data-ref="std::pair::second" data-ref-filename="std..pair..second">second</span>;</td></tr>
<tr><th id="1288">1288</th><td>  <b>return</b> <var>0</var>;</td></tr>
<tr><th id="1289">1289</th><td>}</td></tr>
<tr><th id="1290">1290</th><td></td></tr>
</table><hr/><p id='footer'>
Generated on <em>2021-Jul-01</em> from project llvm revision <em>12</em>