

================================================================
== Vitis HLS Report for 'coreConv'
================================================================
* Date:           Sun Dec 12 20:56:31 2021

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        coreConv
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcvu9p-flgb2104-2-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  2.291 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|     none|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_101_1  |        ?|        ?|         8|          1|          1|     ?|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 8


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 12
* Pipeline : 1
  Pipeline-0 : II = 1, D = 8, States = { 4 5 6 7 8 9 10 11 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 12 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 4 
12 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%conv_inner_cnt = alloca i32 1"   --->   Operation 13 'alloca' 'conv_inner_cnt' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%bias = alloca i32 1"   --->   Operation 14 'alloca' 'bias' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%bias_1 = alloca i32 1"   --->   Operation 15 'alloca' 'bias_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (1.00ns)   --->   "%conv_loop_cnt_read = read i32 @_ssdm_op_Read.ap_none.i32, i32 %conv_loop_cnt"   --->   Operation 16 'read' 'conv_loop_cnt_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 17 [1/1] (1.00ns)   --->   "%output_num_read = read i32 @_ssdm_op_Read.ap_none.i32, i32 %output_num"   --->   Operation 17 'read' 'output_num_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 18 [1/1] (0.38ns)   --->   "%store_ln101 = store i32 0, i32 %conv_inner_cnt" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/coreConv.cpp:101]   --->   Operation 18 'store' 'store_ln101' <Predicate = true> <Delay = 0.38>

State 2 <SV = 1> <Delay = 2.29>
ST_2 : Operation 19 [1/1] (1.00ns)   --->   "%frac_dout_read = read i8 @_ssdm_op_Read.ap_none.i8, i8 %frac_dout"   --->   Operation 19 'read' 'frac_dout_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_2 : Operation 20 [1/1] (1.00ns)   --->   "%frac_din_read = read i8 @_ssdm_op_Read.ap_none.i8, i8 %frac_din"   --->   Operation 20 'read' 'frac_din_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_2 : Operation 21 [1/1] (1.00ns)   --->   "%frac_w_read = read i8 @_ssdm_op_Read.ap_none.i8, i8 %frac_w"   --->   Operation 21 'read' 'frac_w_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_2 : Operation 22 [2/2] (2.29ns)   --->   "%mul = mul i32 %conv_loop_cnt_read, i32 %output_num_read"   --->   Operation 22 'mul' 'mul' <Predicate = true> <Delay = 2.29> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.29> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 2.29>
ST_3 : Operation 23 [1/1] (1.00ns)   --->   "%contol_read = read i32 @_ssdm_op_Read.ap_none.i32, i32 %contol"   --->   Operation 23 'read' 'contol_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_3 : Operation 24 [1/1] (0.00ns)   --->   "%empty = trunc i32 %contol_read"   --->   Operation 24 'trunc' 'empty' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 25 [1/1] (0.00ns)   --->   "%spectopmodule_ln0 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_5"   --->   Operation 25 'spectopmodule' 'spectopmodule_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 26 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_6, i32 0, i32 0, void @empty_8, i32 0, i32 0, void @empty_8, void @empty_8, void @empty_8, i32 0, i32 0, i32 0, i32 0, void @empty_8, void @empty_8"   --->   Operation 26 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 27 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %output_num"   --->   Operation 27 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 28 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %output_num, void @empty_10, i32 0, i32 0, void @empty_8, i32 0, i32 0, void @empty_12, void @empty, void @empty_8, i32 0, i32 0, i32 0, i32 0, void @empty_8, void @empty_8"   --->   Operation 28 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 29 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %output_num, void @empty_0, i32 0, i32 0, void @empty_8, i32 0, i32 0, void @empty_8, void @empty_8, void @empty_8, i32 0, i32 0, i32 0, i32 0, void @empty_8, void @empty_8"   --->   Operation 29 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 30 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %conv_loop_cnt"   --->   Operation 30 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 31 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %conv_loop_cnt, void @empty_10, i32 0, i32 0, void @empty_8, i32 0, i32 0, void @empty_12, void @empty_1, void @empty_8, i32 0, i32 0, i32 0, i32 0, void @empty_8, void @empty_8"   --->   Operation 31 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %conv_loop_cnt, void @empty_0, i32 0, i32 0, void @empty_8, i32 0, i32 0, void @empty_8, void @empty_8, void @empty_8, i32 0, i32 0, i32 0, i32 0, void @empty_8, void @empty_8"   --->   Operation 32 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %contol"   --->   Operation 33 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %contol, void @empty_10, i32 0, i32 0, void @empty_8, i32 0, i32 0, void @empty_12, void @empty_9, void @empty_8, i32 0, i32 0, i32 0, i32 0, void @empty_8, void @empty_8"   --->   Operation 34 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %contol, void @empty_0, i32 0, i32 0, void @empty_8, i32 0, i32 0, void @empty_8, void @empty_8, void @empty_8, i32 0, i32 0, i32 0, i32 0, void @empty_8, void @empty_8"   --->   Operation 35 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %frac_w"   --->   Operation 36 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %frac_w, void @empty_10, i32 0, i32 0, void @empty_8, i32 0, i32 0, void @empty_12, void @empty_2, void @empty_8, i32 0, i32 0, i32 0, i32 0, void @empty_8, void @empty_8"   --->   Operation 37 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %frac_w, void @empty_0, i32 0, i32 0, void @empty_8, i32 0, i32 0, void @empty_8, void @empty_8, void @empty_8, i32 0, i32 0, i32 0, i32 0, void @empty_8, void @empty_8"   --->   Operation 38 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %frac_din"   --->   Operation 39 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %frac_din, void @empty_10, i32 0, i32 0, void @empty_8, i32 0, i32 0, void @empty_12, void @empty_3, void @empty_8, i32 0, i32 0, i32 0, i32 0, void @empty_8, void @empty_8"   --->   Operation 40 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 41 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %frac_din, void @empty_0, i32 0, i32 0, void @empty_8, i32 0, i32 0, void @empty_8, void @empty_8, void @empty_8, i32 0, i32 0, i32 0, i32 0, void @empty_8, void @empty_8"   --->   Operation 41 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 42 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %frac_dout"   --->   Operation 42 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 43 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %frac_dout, void @empty_10, i32 0, i32 0, void @empty_8, i32 0, i32 0, void @empty_12, void @empty_11, void @empty_8, i32 0, i32 0, i32 0, i32 0, void @empty_8, void @empty_8"   --->   Operation 43 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 44 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %frac_dout, void @empty_0, i32 0, i32 0, void @empty_8, i32 0, i32 0, void @empty_8, void @empty_8, void @empty_8, i32 0, i32 0, i32 0, i32 0, void @empty_8, void @empty_8"   --->   Operation 44 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 45 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %bias_in_V_data_V, i2 %bias_in_V_keep_V, i2 %bias_in_V_strb_V, i1 %bias_in_V_last_V, void @empty_13, i32 1, i32 1, void @empty_4, i32 0, i32 0, void @empty_8, void @empty_8, void @empty_8, i32 0, i32 0, i32 0, i32 0, void @empty_8, void @empty_8"   --->   Operation 45 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 46 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %bias_in_V_data_V"   --->   Operation 46 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 47 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i2 %bias_in_V_keep_V"   --->   Operation 47 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 48 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i2 %bias_in_V_strb_V"   --->   Operation 48 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 49 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %bias_in_V_last_V"   --->   Operation 49 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 50 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %weight_in_V_data_V, i8 %weight_in_V_keep_V, i8 %weight_in_V_strb_V, i1 %weight_in_V_last_V, void @empty_13, i32 1, i32 1, void @empty_4, i32 0, i32 0, void @empty_8, void @empty_8, void @empty_8, i32 0, i32 0, i32 0, i32 0, void @empty_8, void @empty_8"   --->   Operation 50 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 51 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %weight_in_V_data_V"   --->   Operation 51 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 52 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %weight_in_V_keep_V"   --->   Operation 52 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 53 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %weight_in_V_strb_V"   --->   Operation 53 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 54 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %weight_in_V_last_V"   --->   Operation 54 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 55 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %data_in_V_data_V, i8 %data_in_V_keep_V, i8 %data_in_V_strb_V, i1 %data_in_V_last_V, void @empty_13, i32 1, i32 1, void @empty_4, i32 0, i32 0, void @empty_8, void @empty_8, void @empty_8, i32 0, i32 0, i32 0, i32 0, void @empty_8, void @empty_8"   --->   Operation 55 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 56 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %data_in_V_data_V"   --->   Operation 56 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 57 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %data_in_V_keep_V"   --->   Operation 57 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 58 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %data_in_V_strb_V"   --->   Operation 58 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 59 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %data_in_V_last_V"   --->   Operation 59 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 60 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %conv_out_V_data_V, i2 %conv_out_V_keep_V, i2 %conv_out_V_strb_V, i1 %conv_out_V_last_V, void @empty_13, i32 1, i32 1, void @empty_4, i32 0, i32 0, void @empty_8, void @empty_8, void @empty_8, i32 0, i32 0, i32 0, i32 0, void @empty_8, void @empty_8"   --->   Operation 60 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 61 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %conv_out_V_data_V"   --->   Operation 61 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 62 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i2 %conv_out_V_keep_V"   --->   Operation 62 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 63 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i2 %conv_out_V_strb_V"   --->   Operation 63 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 64 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %conv_out_V_last_V"   --->   Operation 64 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 65 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_10, i32 0, i32 0, void @empty_8, i32 0, i32 0, void @empty_12, void @empty_8, void @empty_8, i32 0, i32 0, i32 0, i32 0, void @empty_8, void @empty_8"   --->   Operation 65 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 66 [1/2] (2.29ns)   --->   "%mul = mul i32 %conv_loop_cnt_read, i32 %output_num_read"   --->   Operation 66 'mul' 'mul' <Predicate = true> <Delay = 2.29> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.29> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 67 [1/1] (0.88ns)   --->   "%sub113 = add i32 %conv_loop_cnt_read, i32 4294967295"   --->   Operation 67 'add' 'sub113' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 68 [1/1] (0.00ns)   --->   "%frac_w_cast38 = sext i8 %frac_w_read"   --->   Operation 68 'sext' 'frac_w_cast38' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 69 [1/1] (0.00ns)   --->   "%frac_w_cast = sext i8 %frac_w_read"   --->   Operation 69 'sext' 'frac_w_cast' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 70 [1/1] (0.00ns)   --->   "%frac_din_cast = sext i8 %frac_din_read"   --->   Operation 70 'sext' 'frac_din_cast' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 71 [1/1] (0.00ns)   --->   "%frac_dout_cast39 = sext i8 %frac_dout_read"   --->   Operation 71 'sext' 'frac_dout_cast39' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 72 [1/1] (0.00ns)   --->   "%frac_dout_cast = sext i8 %frac_dout_read"   --->   Operation 72 'sext' 'frac_dout_cast' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 73 [1/1] (0.70ns)   --->   "%tmp = add i9 %frac_din_cast, i9 511"   --->   Operation 73 'add' 'tmp' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 74 [1/1] (0.00ns)   --->   "%tmp_cast = sext i9 %tmp"   --->   Operation 74 'sext' 'tmp_cast' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 75 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub150 = add i10 %tmp_cast, i10 %frac_w_cast"   --->   Operation 75 'add' 'sub150' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.40> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_3 : Operation 76 [1/1] (0.79ns) (root node of TernaryAdder)   --->   "%sub151 = sub i10 %sub150, i10 %frac_dout_cast"   --->   Operation 76 'sub' 'sub151' <Predicate = true> <Delay = 0.79> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.40> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_3 : Operation 77 [1/1] (0.00ns)   --->   "%sub151_cast = sext i10 %sub151"   --->   Operation 77 'sext' 'sub151_cast' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 78 [1/1] (0.00ns) (grouped into LUT with out node neg)   --->   "%shr = lshr i32 4294967295, i32 %sub151_cast"   --->   Operation 78 'lshr' 'shr' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 79 [1/1] (0.74ns) (out node of the LUT)   --->   "%neg = xor i32 %shr, i32 4294967295"   --->   Operation 79 'xor' 'neg' <Predicate = true> <Delay = 0.74> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 80 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub174 = sub i9 %frac_w_cast38, i9 %frac_dout_cast39"   --->   Operation 80 'sub' 'sub174' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.40> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_3 : Operation 81 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%sub175 = add i9 %sub174, i9 511"   --->   Operation 81 'add' 'sub175' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.40> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_3 : Operation 82 [1/1] (0.00ns)   --->   "%sext_ln101 = sext i9 %sub175" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/coreConv.cpp:101]   --->   Operation 82 'sext' 'sext_ln101' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 83 [1/1] (0.38ns)   --->   "%br_ln101 = br void" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/coreConv.cpp:101]   --->   Operation 83 'br' 'br_ln101' <Predicate = true> <Delay = 0.38>

State 4 <SV = 3> <Delay = 1.45>
ST_4 : Operation 84 [1/1] (0.00ns)   --->   "%k = phi i32 0, void %.lr.ph, i32 %k_1, void"   --->   Operation 84 'phi' 'k' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 85 [1/1] (0.88ns)   --->   "%k_1 = add i32 %k, i32 1" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/coreConv.cpp:101]   --->   Operation 85 'add' 'k_1' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 86 [1/1] (0.85ns)   --->   "%icmp_ln101 = icmp_eq  i32 %k, i32 %mul" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/coreConv.cpp:101]   --->   Operation 86 'icmp' 'icmp_ln101' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 87 [1/1] (0.00ns)   --->   "%br_ln101 = br i1 %icmp_ln101, void %.split, void %._crit_edge.loopexit" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/coreConv.cpp:101]   --->   Operation 87 'br' 'br_ln101' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 88 [1/1] (0.00ns)   --->   "%conv_inner_cnt_load = load i32 %conv_inner_cnt" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/coreConv.cpp:104]   --->   Operation 88 'load' 'conv_inner_cnt_load' <Predicate = (!icmp_ln101)> <Delay = 0.00>
ST_4 : Operation 89 [1/1] (0.85ns)   --->   "%icmp_ln104 = icmp_eq  i32 %conv_inner_cnt_load, i32 0" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/coreConv.cpp:104]   --->   Operation 89 'icmp' 'icmp_ln104' <Predicate = (!icmp_ln101)> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 90 [1/1] (0.00ns)   --->   "%empty_37 = read i21 @_ssdm_op_Read.axis.volatile.i16P0A.i2P0A.i2P0A.i1P0A, i16 %bias_in_V_data_V, i2 %bias_in_V_keep_V, i2 %bias_in_V_strb_V, i1 %bias_in_V_last_V"   --->   Operation 90 'read' 'empty_37' <Predicate = (!icmp_ln101 & icmp_ln104)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_4 : Operation 91 [1/1] (0.00ns)   --->   "%bias_in_tmp_data_V = extractvalue i21 %empty_37"   --->   Operation 91 'extractvalue' 'bias_in_tmp_data_V' <Predicate = (!icmp_ln101 & icmp_ln104)> <Delay = 0.00>
ST_4 : Operation 92 [1/1] (0.00ns)   --->   "%bias_ch_out_lane = trunc i16 %bias_in_tmp_data_V"   --->   Operation 92 'trunc' 'bias_ch_out_lane' <Predicate = (!icmp_ln101 & icmp_ln104)> <Delay = 0.00>
ST_4 : Operation 93 [1/1] (0.00ns)   --->   "%bias_ch_out_lane_2 = partselect i8 @_ssdm_op_PartSelect.i8.i16.i32.i32, i16 %bias_in_tmp_data_V, i32 8, i32 15"   --->   Operation 93 'partselect' 'bias_ch_out_lane_2' <Predicate = (!icmp_ln101 & icmp_ln104)> <Delay = 0.00>
ST_4 : Operation 94 [1/1] (0.00ns)   --->   "%store_ln122 = store i8 %bias_ch_out_lane_2, i8 %bias_1" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/coreConv.cpp:122]   --->   Operation 94 'store' 'store_ln122' <Predicate = (!icmp_ln101 & icmp_ln104)> <Delay = 0.00>
ST_4 : Operation 95 [1/1] (0.00ns)   --->   "%store_ln122 = store i8 %bias_ch_out_lane, i8 %bias" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/coreConv.cpp:122]   --->   Operation 95 'store' 'store_ln122' <Predicate = (!icmp_ln101 & icmp_ln104)> <Delay = 0.00>
ST_4 : Operation 96 [1/1] (0.38ns)   --->   "%br_ln122 = br void %.split._crit_edge" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/coreConv.cpp:122]   --->   Operation 96 'br' 'br_ln122' <Predicate = (!icmp_ln101 & icmp_ln104)> <Delay = 0.38>
ST_4 : Operation 97 [1/1] (0.00ns)   --->   "%conv_inner_cnt_load_1 = load i32 %conv_inner_cnt" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/coreConv.cpp:163]   --->   Operation 97 'load' 'conv_inner_cnt_load_1' <Predicate = (!icmp_ln101)> <Delay = 0.00>
ST_4 : Operation 98 [1/1] (0.00ns)   --->   "%empty_50 = read i81 @_ssdm_op_Read.axis.volatile.i64P0A.i8P0A.i8P0A.i1P0A, i64 %data_in_V_data_V, i8 %data_in_V_keep_V, i8 %data_in_V_strb_V, i1 %data_in_V_last_V"   --->   Operation 98 'read' 'empty_50' <Predicate = (!icmp_ln101)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_4 : Operation 99 [1/1] (0.00ns)   --->   "%data_in_tmp_data_V = extractvalue i81 %empty_50"   --->   Operation 99 'extractvalue' 'data_in_tmp_data_V' <Predicate = (!icmp_ln101)> <Delay = 0.00>
ST_4 : Operation 100 [1/1] (0.00ns)   --->   "%empty_51 = read i81 @_ssdm_op_Read.axis.volatile.i64P0A.i8P0A.i8P0A.i1P0A, i64 %weight_in_V_data_V, i8 %weight_in_V_keep_V, i8 %weight_in_V_strb_V, i1 %weight_in_V_last_V"   --->   Operation 100 'read' 'empty_51' <Predicate = (!icmp_ln101)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_4 : Operation 101 [1/1] (0.00ns)   --->   "%weight_in_tmp_data_V = extractvalue i81 %empty_51"   --->   Operation 101 'extractvalue' 'weight_in_tmp_data_V' <Predicate = (!icmp_ln101)> <Delay = 0.00>
ST_4 : Operation 102 [1/1] (0.00ns)   --->   "%mac_data_lane = trunc i64 %data_in_tmp_data_V"   --->   Operation 102 'trunc' 'mac_data_lane' <Predicate = (!icmp_ln101)> <Delay = 0.00>
ST_4 : Operation 103 [1/1] (0.00ns)   --->   "%mac_weight_lane = trunc i64 %weight_in_tmp_data_V"   --->   Operation 103 'trunc' 'mac_weight_lane' <Predicate = (!icmp_ln101)> <Delay = 0.00>
ST_4 : Operation 104 [1/1] (0.00ns)   --->   "%mac_data_lane_1 = partselect i8 @_ssdm_op_PartSelect.i8.i64.i32.i32, i64 %data_in_tmp_data_V, i32 8, i32 15"   --->   Operation 104 'partselect' 'mac_data_lane_1' <Predicate = (!icmp_ln101)> <Delay = 0.00>
ST_4 : Operation 105 [1/1] (0.00ns)   --->   "%mac_weight_lane_1 = partselect i8 @_ssdm_op_PartSelect.i8.i64.i32.i32, i64 %weight_in_tmp_data_V, i32 8, i32 15"   --->   Operation 105 'partselect' 'mac_weight_lane_1' <Predicate = (!icmp_ln101)> <Delay = 0.00>
ST_4 : Operation 106 [1/1] (0.00ns)   --->   "%mac_data_lane_2 = partselect i8 @_ssdm_op_PartSelect.i8.i64.i32.i32, i64 %data_in_tmp_data_V, i32 16, i32 23"   --->   Operation 106 'partselect' 'mac_data_lane_2' <Predicate = (!icmp_ln101)> <Delay = 0.00>
ST_4 : Operation 107 [1/1] (0.00ns)   --->   "%mac_weight_lane_2 = partselect i8 @_ssdm_op_PartSelect.i8.i64.i32.i32, i64 %weight_in_tmp_data_V, i32 16, i32 23"   --->   Operation 107 'partselect' 'mac_weight_lane_2' <Predicate = (!icmp_ln101)> <Delay = 0.00>
ST_4 : Operation 108 [1/1] (0.00ns)   --->   "%mac_data_lane_3 = partselect i8 @_ssdm_op_PartSelect.i8.i64.i32.i32, i64 %data_in_tmp_data_V, i32 24, i32 31"   --->   Operation 108 'partselect' 'mac_data_lane_3' <Predicate = (!icmp_ln101)> <Delay = 0.00>
ST_4 : Operation 109 [1/1] (0.00ns)   --->   "%mac_weight_lane_3 = partselect i8 @_ssdm_op_PartSelect.i8.i64.i32.i32, i64 %weight_in_tmp_data_V, i32 24, i32 31"   --->   Operation 109 'partselect' 'mac_weight_lane_3' <Predicate = (!icmp_ln101)> <Delay = 0.00>
ST_4 : Operation 110 [1/1] (0.00ns)   --->   "%mac_data_lane_4 = partselect i8 @_ssdm_op_PartSelect.i8.i64.i32.i32, i64 %data_in_tmp_data_V, i32 32, i32 39"   --->   Operation 110 'partselect' 'mac_data_lane_4' <Predicate = (!icmp_ln101)> <Delay = 0.00>
ST_4 : Operation 111 [1/1] (0.00ns)   --->   "%mac_weight_lane_4 = partselect i8 @_ssdm_op_PartSelect.i8.i64.i32.i32, i64 %weight_in_tmp_data_V, i32 32, i32 39"   --->   Operation 111 'partselect' 'mac_weight_lane_4' <Predicate = (!icmp_ln101)> <Delay = 0.00>
ST_4 : Operation 112 [1/1] (0.00ns)   --->   "%mac_data_lane_5 = partselect i8 @_ssdm_op_PartSelect.i8.i64.i32.i32, i64 %data_in_tmp_data_V, i32 40, i32 47"   --->   Operation 112 'partselect' 'mac_data_lane_5' <Predicate = (!icmp_ln101)> <Delay = 0.00>
ST_4 : Operation 113 [1/1] (0.00ns)   --->   "%mac_weight_lane_5 = partselect i8 @_ssdm_op_PartSelect.i8.i64.i32.i32, i64 %weight_in_tmp_data_V, i32 40, i32 47"   --->   Operation 113 'partselect' 'mac_weight_lane_5' <Predicate = (!icmp_ln101)> <Delay = 0.00>
ST_4 : Operation 114 [1/1] (0.00ns)   --->   "%mac_data_lane_6 = partselect i8 @_ssdm_op_PartSelect.i8.i64.i32.i32, i64 %data_in_tmp_data_V, i32 48, i32 55"   --->   Operation 114 'partselect' 'mac_data_lane_6' <Predicate = (!icmp_ln101)> <Delay = 0.00>
ST_4 : Operation 115 [1/1] (0.00ns)   --->   "%mac_weight_lane_6 = partselect i8 @_ssdm_op_PartSelect.i8.i64.i32.i32, i64 %weight_in_tmp_data_V, i32 48, i32 55"   --->   Operation 115 'partselect' 'mac_weight_lane_6' <Predicate = (!icmp_ln101)> <Delay = 0.00>
ST_4 : Operation 116 [1/1] (0.00ns)   --->   "%mac_data_lane_7 = partselect i8 @_ssdm_op_PartSelect.i8.i64.i32.i32, i64 %data_in_tmp_data_V, i32 56, i32 63"   --->   Operation 116 'partselect' 'mac_data_lane_7' <Predicate = (!icmp_ln101)> <Delay = 0.00>
ST_4 : Operation 117 [1/1] (0.00ns)   --->   "%mac_weight_lane_7 = partselect i8 @_ssdm_op_PartSelect.i8.i64.i32.i32, i64 %weight_in_tmp_data_V, i32 56, i32 63"   --->   Operation 117 'partselect' 'mac_weight_lane_7' <Predicate = (!icmp_ln101)> <Delay = 0.00>
ST_4 : Operation 118 [1/1] (0.00ns)   --->   "%sext_ln55_5 = sext i8 %mac_data_lane_2" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/coreConv.cpp:55]   --->   Operation 118 'sext' 'sext_ln55_5' <Predicate = (!icmp_ln101)> <Delay = 0.00>
ST_4 : Operation 119 [1/1] (0.00ns)   --->   "%sext_ln55_6 = sext i8 %mac_weight_lane_2" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/coreConv.cpp:55]   --->   Operation 119 'sext' 'sext_ln55_6' <Predicate = (!icmp_ln101)> <Delay = 0.00>
ST_4 : Operation 120 [3/3] (0.99ns) (grouped into DSP with root node add_ln144)   --->   "%mul_ln55_1 = mul i16 %sext_ln55_6, i16 %sext_ln55_5" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/coreConv.cpp:55]   --->   Operation 120 'mul' 'mul_ln55_1' <Predicate = (!icmp_ln101)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 121 [1/1] (0.00ns)   --->   "%sext_ln55_8 = sext i8 %mac_data_lane_3" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/coreConv.cpp:55]   --->   Operation 121 'sext' 'sext_ln55_8' <Predicate = (!icmp_ln101)> <Delay = 0.00>
ST_4 : Operation 122 [1/1] (0.00ns)   --->   "%sext_ln55_9 = sext i8 %mac_weight_lane_3" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/coreConv.cpp:55]   --->   Operation 122 'sext' 'sext_ln55_9' <Predicate = (!icmp_ln101)> <Delay = 0.00>
ST_4 : Operation 123 [3/3] (0.99ns) (grouped into DSP with root node add_ln144_1)   --->   "%mul_ln55_2 = mul i16 %sext_ln55_9, i16 %sext_ln55_8" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/coreConv.cpp:55]   --->   Operation 123 'mul' 'mul_ln55_2' <Predicate = (!icmp_ln101)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 124 [1/1] (0.00ns)   --->   "%sext_ln55_15 = sext i8 %mac_data_lane_6" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/coreConv.cpp:55]   --->   Operation 124 'sext' 'sext_ln55_15' <Predicate = (!icmp_ln101)> <Delay = 0.00>
ST_4 : Operation 125 [1/1] (0.00ns)   --->   "%sext_ln55_16 = sext i8 %mac_weight_lane_6" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/coreConv.cpp:55]   --->   Operation 125 'sext' 'sext_ln55_16' <Predicate = (!icmp_ln101)> <Delay = 0.00>
ST_4 : Operation 126 [3/3] (0.99ns) (grouped into DSP with root node add_ln144_4)   --->   "%mul_ln55_5 = mul i16 %sext_ln55_16, i16 %sext_ln55_15" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/coreConv.cpp:55]   --->   Operation 126 'mul' 'mul_ln55_5' <Predicate = (!icmp_ln101)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 127 [1/1] (0.00ns)   --->   "%sext_ln55_18 = sext i8 %mac_data_lane_7" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/coreConv.cpp:55]   --->   Operation 127 'sext' 'sext_ln55_18' <Predicate = (!icmp_ln101)> <Delay = 0.00>
ST_4 : Operation 128 [1/1] (0.00ns)   --->   "%sext_ln55_19 = sext i8 %mac_weight_lane_7" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/coreConv.cpp:55]   --->   Operation 128 'sext' 'sext_ln55_19' <Predicate = (!icmp_ln101)> <Delay = 0.00>
ST_4 : Operation 129 [3/3] (0.99ns) (grouped into DSP with root node add_ln144_5)   --->   "%mul_ln55_6 = mul i16 %sext_ln55_19, i16 %sext_ln55_18" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/coreConv.cpp:55]   --->   Operation 129 'mul' 'mul_ln55_6' <Predicate = (!icmp_ln101)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 130 [1/1] (0.85ns)   --->   "%icmp_ln163 = icmp_eq  i32 %conv_inner_cnt_load_1, i32 %sub113" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/coreConv.cpp:163]   --->   Operation 130 'icmp' 'icmp_ln163' <Predicate = (!icmp_ln101)> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 131 [1/1] (0.00ns)   --->   "%br_ln163 = br i1 %icmp_ln163, void, void %_ifconv" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/coreConv.cpp:163]   --->   Operation 131 'br' 'br_ln163' <Predicate = (!icmp_ln101)> <Delay = 0.00>
ST_4 : Operation 132 [1/1] (0.88ns)   --->   "%conv_inner_cnt_1 = add i32 %conv_inner_cnt_load_1, i32 1" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/coreConv.cpp:246]   --->   Operation 132 'add' 'conv_inner_cnt_1' <Predicate = (!icmp_ln101 & !icmp_ln163)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 133 [1/1] (0.38ns)   --->   "%store_ln246 = store i32 %conv_inner_cnt_1, i32 %conv_inner_cnt" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/coreConv.cpp:246]   --->   Operation 133 'store' 'store_ln246' <Predicate = (!icmp_ln101 & !icmp_ln163)> <Delay = 0.38>
ST_4 : Operation 134 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 134 'br' 'br_ln0' <Predicate = (!icmp_ln101 & !icmp_ln163)> <Delay = 0.00>
ST_4 : Operation 135 [1/1] (0.38ns)   --->   "%store_ln244 = store i32 0, i32 %conv_inner_cnt" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/coreConv.cpp:244]   --->   Operation 135 'store' 'store_ln244' <Predicate = (!icmp_ln101 & icmp_ln163)> <Delay = 0.38>
ST_4 : Operation 136 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 136 'br' 'br_ln0' <Predicate = (!icmp_ln101)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 0.99>
ST_5 : Operation 137 [2/3] (0.99ns) (grouped into DSP with root node add_ln144)   --->   "%mul_ln55_1 = mul i16 %sext_ln55_6, i16 %sext_ln55_5" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/coreConv.cpp:55]   --->   Operation 137 'mul' 'mul_ln55_1' <Predicate = (!icmp_ln101)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 138 [2/3] (0.99ns) (grouped into DSP with root node add_ln144_1)   --->   "%mul_ln55_2 = mul i16 %sext_ln55_9, i16 %sext_ln55_8" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/coreConv.cpp:55]   --->   Operation 138 'mul' 'mul_ln55_2' <Predicate = (!icmp_ln101)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 139 [2/3] (0.99ns) (grouped into DSP with root node add_ln144_4)   --->   "%mul_ln55_5 = mul i16 %sext_ln55_16, i16 %sext_ln55_15" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/coreConv.cpp:55]   --->   Operation 139 'mul' 'mul_ln55_5' <Predicate = (!icmp_ln101)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 140 [2/3] (0.99ns) (grouped into DSP with root node add_ln144_5)   --->   "%mul_ln55_6 = mul i16 %sext_ln55_19, i16 %sext_ln55_18" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/coreConv.cpp:55]   --->   Operation 140 'mul' 'mul_ln55_6' <Predicate = (!icmp_ln101)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 141 [1/1] (0.00ns)   --->   "%bias_load = load i8 %bias" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/coreConv.cpp:192]   --->   Operation 141 'load' 'bias_load' <Predicate = (!icmp_ln101 & icmp_ln163)> <Delay = 0.00>
ST_5 : Operation 142 [1/1] (0.00ns)   --->   "%bias_1_load = load i8 %bias_1" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/coreConv.cpp:192]   --->   Operation 142 'load' 'bias_1_load' <Predicate = (!icmp_ln101 & icmp_ln163)> <Delay = 0.00>

State 6 <SV = 5> <Delay = 2.19>
ST_6 : Operation 143 [1/1] (0.00ns)   --->   "%sext_ln55 = sext i8 %mac_data_lane" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/coreConv.cpp:55]   --->   Operation 143 'sext' 'sext_ln55' <Predicate = (!icmp_ln101)> <Delay = 0.00>
ST_6 : Operation 144 [1/1] (0.00ns)   --->   "%sext_ln55_1 = sext i8 %mac_weight_lane" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/coreConv.cpp:55]   --->   Operation 144 'sext' 'sext_ln55_1' <Predicate = (!icmp_ln101)> <Delay = 0.00>
ST_6 : Operation 145 [1/1] (1.55ns)   --->   "%output = mul i16 %sext_ln55_1, i16 %sext_ln55" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/coreConv.cpp:55]   --->   Operation 145 'mul' 'output' <Predicate = (!icmp_ln101)> <Delay = 1.55> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.29> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 146 [1/1] (0.00ns)   --->   "%sext_ln51 = sext i16 %output" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/coreConv.cpp:51]   --->   Operation 146 'sext' 'sext_ln51' <Predicate = (!icmp_ln101)> <Delay = 0.00>
ST_6 : Operation 147 [1/1] (0.00ns)   --->   "%sext_ln55_2 = sext i8 %mac_data_lane_1" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/coreConv.cpp:55]   --->   Operation 147 'sext' 'sext_ln55_2' <Predicate = (!icmp_ln101)> <Delay = 0.00>
ST_6 : Operation 148 [1/1] (0.00ns)   --->   "%sext_ln55_3 = sext i8 %mac_weight_lane_1" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/coreConv.cpp:55]   --->   Operation 148 'sext' 'sext_ln55_3' <Predicate = (!icmp_ln101)> <Delay = 0.00>
ST_6 : Operation 149 [1/1] (1.55ns)   --->   "%mul_ln55 = mul i16 %sext_ln55_3, i16 %sext_ln55_2" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/coreConv.cpp:55]   --->   Operation 149 'mul' 'mul_ln55' <Predicate = (!icmp_ln101)> <Delay = 1.55> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.29> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 150 [1/1] (0.00ns)   --->   "%sext_ln55_4 = sext i16 %mul_ln55" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/coreConv.cpp:55]   --->   Operation 150 'sext' 'sext_ln55_4' <Predicate = (!icmp_ln101)> <Delay = 0.00>
ST_6 : Operation 151 [1/3] (0.00ns) (grouped into DSP with root node add_ln144)   --->   "%mul_ln55_1 = mul i16 %sext_ln55_6, i16 %sext_ln55_5" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/coreConv.cpp:55]   --->   Operation 151 'mul' 'mul_ln55_1' <Predicate = (!icmp_ln101)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 152 [1/1] (0.00ns) (grouped into DSP with root node add_ln144)   --->   "%sext_ln55_7 = sext i16 %mul_ln55_1" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/coreConv.cpp:55]   --->   Operation 152 'sext' 'sext_ln55_7' <Predicate = (!icmp_ln101)> <Delay = 0.00>
ST_6 : Operation 153 [1/3] (0.00ns) (grouped into DSP with root node add_ln144_1)   --->   "%mul_ln55_2 = mul i16 %sext_ln55_9, i16 %sext_ln55_8" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/coreConv.cpp:55]   --->   Operation 153 'mul' 'mul_ln55_2' <Predicate = (!icmp_ln101)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 154 [1/1] (0.00ns) (grouped into DSP with root node add_ln144_1)   --->   "%sext_ln144 = sext i16 %mul_ln55_2" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/coreConv.cpp:144]   --->   Operation 154 'sext' 'sext_ln144' <Predicate = (!icmp_ln101)> <Delay = 0.00>
ST_6 : Operation 155 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln144 = add i17 %sext_ln55_4, i17 %sext_ln55_7" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/coreConv.cpp:144]   --->   Operation 155 'add' 'add_ln144' <Predicate = (!icmp_ln101)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 156 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln144_1 = add i17 %sext_ln51, i17 %sext_ln144" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/coreConv.cpp:144]   --->   Operation 156 'add' 'add_ln144_1' <Predicate = (!icmp_ln101)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 157 [1/1] (0.00ns)   --->   "%sext_ln55_10 = sext i8 %mac_data_lane_4" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/coreConv.cpp:55]   --->   Operation 157 'sext' 'sext_ln55_10' <Predicate = (!icmp_ln101)> <Delay = 0.00>
ST_6 : Operation 158 [1/1] (0.00ns)   --->   "%sext_ln55_11 = sext i8 %mac_weight_lane_4" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/coreConv.cpp:55]   --->   Operation 158 'sext' 'sext_ln55_11' <Predicate = (!icmp_ln101)> <Delay = 0.00>
ST_6 : Operation 159 [1/1] (1.55ns)   --->   "%output_1 = mul i16 %sext_ln55_11, i16 %sext_ln55_10" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/coreConv.cpp:55]   --->   Operation 159 'mul' 'output_1' <Predicate = (!icmp_ln101)> <Delay = 1.55> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.29> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 160 [1/1] (0.00ns)   --->   "%sext_ln51_1 = sext i16 %output_1" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/coreConv.cpp:51]   --->   Operation 160 'sext' 'sext_ln51_1' <Predicate = (!icmp_ln101)> <Delay = 0.00>
ST_6 : Operation 161 [1/1] (0.00ns)   --->   "%sext_ln55_12 = sext i8 %mac_data_lane_5" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/coreConv.cpp:55]   --->   Operation 161 'sext' 'sext_ln55_12' <Predicate = (!icmp_ln101)> <Delay = 0.00>
ST_6 : Operation 162 [1/1] (0.00ns)   --->   "%sext_ln55_13 = sext i8 %mac_weight_lane_5" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/coreConv.cpp:55]   --->   Operation 162 'sext' 'sext_ln55_13' <Predicate = (!icmp_ln101)> <Delay = 0.00>
ST_6 : Operation 163 [1/1] (1.55ns)   --->   "%mul_ln55_4 = mul i16 %sext_ln55_13, i16 %sext_ln55_12" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/coreConv.cpp:55]   --->   Operation 163 'mul' 'mul_ln55_4' <Predicate = (!icmp_ln101)> <Delay = 1.55> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.29> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 164 [1/1] (0.00ns)   --->   "%sext_ln55_14 = sext i16 %mul_ln55_4" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/coreConv.cpp:55]   --->   Operation 164 'sext' 'sext_ln55_14' <Predicate = (!icmp_ln101)> <Delay = 0.00>
ST_6 : Operation 165 [1/3] (0.00ns) (grouped into DSP with root node add_ln144_4)   --->   "%mul_ln55_5 = mul i16 %sext_ln55_16, i16 %sext_ln55_15" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/coreConv.cpp:55]   --->   Operation 165 'mul' 'mul_ln55_5' <Predicate = (!icmp_ln101)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 166 [1/1] (0.00ns) (grouped into DSP with root node add_ln144_4)   --->   "%sext_ln55_17 = sext i16 %mul_ln55_5" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/coreConv.cpp:55]   --->   Operation 166 'sext' 'sext_ln55_17' <Predicate = (!icmp_ln101)> <Delay = 0.00>
ST_6 : Operation 167 [1/3] (0.00ns) (grouped into DSP with root node add_ln144_5)   --->   "%mul_ln55_6 = mul i16 %sext_ln55_19, i16 %sext_ln55_18" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/coreConv.cpp:55]   --->   Operation 167 'mul' 'mul_ln55_6' <Predicate = (!icmp_ln101)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 168 [1/1] (0.00ns) (grouped into DSP with root node add_ln144_5)   --->   "%sext_ln144_3 = sext i16 %mul_ln55_6" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/coreConv.cpp:144]   --->   Operation 168 'sext' 'sext_ln144_3' <Predicate = (!icmp_ln101)> <Delay = 0.00>
ST_6 : Operation 169 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln144_4 = add i17 %sext_ln55_14, i17 %sext_ln55_17" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/coreConv.cpp:144]   --->   Operation 169 'add' 'add_ln144_4' <Predicate = (!icmp_ln101)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 170 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln144_5 = add i17 %sext_ln51_1, i17 %sext_ln144_3" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/coreConv.cpp:144]   --->   Operation 170 'add' 'add_ln144_5' <Predicate = (!icmp_ln101)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 7 <SV = 6> <Delay = 2.10>
ST_7 : Operation 171 [1/1] (0.00ns)   --->   "%empty_25 = phi i32 0, void %.lr.ph, i32 %empty_39, void" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/coreConv.cpp:144]   --->   Operation 171 'phi' 'empty_25' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 172 [1/1] (0.00ns)   --->   "%empty_26 = phi i32 0, void %.lr.ph, i32 %empty_40, void" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/coreConv.cpp:144]   --->   Operation 172 'phi' 'empty_26' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 173 [1/1] (0.00ns)   --->   "%empty_27 = phi i32 0, void %.lr.ph, i32 %empty_41, void" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/coreConv.cpp:144]   --->   Operation 173 'phi' 'empty_27' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 174 [1/1] (0.00ns)   --->   "%empty_28 = phi i32 0, void %.lr.ph, i32 %empty_42, void" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/coreConv.cpp:144]   --->   Operation 174 'phi' 'empty_28' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 175 [1/1] (0.00ns)   --->   "%empty_29 = phi i32 0, void %.lr.ph, i32 %empty_43, void" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/coreConv.cpp:144]   --->   Operation 175 'phi' 'empty_29' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 176 [1/1] (0.00ns)   --->   "%empty_30 = phi i32 0, void %.lr.ph, i32 %conv_acc_2, void"   --->   Operation 176 'phi' 'empty_30' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 177 [1/1] (0.00ns)   --->   "%empty_31 = phi i32 0, void %.lr.ph, i32 %empty_45, void" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/coreConv.cpp:144]   --->   Operation 177 'phi' 'empty_31' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 178 [1/1] (0.00ns)   --->   "%empty_32 = phi i32 0, void %.lr.ph, i32 %empty_46, void" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/coreConv.cpp:144]   --->   Operation 178 'phi' 'empty_32' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 179 [1/1] (0.00ns)   --->   "%empty_33 = phi i32 0, void %.lr.ph, i32 %empty_47, void" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/coreConv.cpp:144]   --->   Operation 179 'phi' 'empty_33' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 180 [1/1] (0.00ns)   --->   "%empty_34 = phi i32 0, void %.lr.ph, i32 %empty_48, void" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/coreConv.cpp:144]   --->   Operation 180 'phi' 'empty_34' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 181 [1/1] (0.00ns)   --->   "%empty_35 = phi i32 0, void %.lr.ph, i32 %empty_49, void" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/coreConv.cpp:144]   --->   Operation 181 'phi' 'empty_35' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 182 [1/1] (0.00ns)   --->   "%empty_36 = phi i32 0, void %.lr.ph, i32 %conv_acc, void"   --->   Operation 182 'phi' 'empty_36' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 183 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 183 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 184 [1/1] (0.00ns)   --->   "%specloopname_ln88 = specloopname void @_ssdm_op_SpecLoopName, void @empty_7" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/coreConv.cpp:88]   --->   Operation 184 'specloopname' 'specloopname_ln88' <Predicate = (!icmp_ln101)> <Delay = 0.00>
ST_7 : Operation 185 [1/1] (0.38ns)   --->   "%br_ln104 = br i1 %icmp_ln104, void %.split._crit_edge, void" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/coreConv.cpp:104]   --->   Operation 185 'br' 'br_ln104' <Predicate = (!icmp_ln101)> <Delay = 0.38>
ST_7 : Operation 186 [1/1] (0.00ns)   --->   "%empty_38 = phi i32 0, void, i32 %empty_25, void %.split" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/coreConv.cpp:144]   --->   Operation 186 'phi' 'empty_38' <Predicate = (!icmp_ln101)> <Delay = 0.00>
ST_7 : Operation 187 [1/1] (0.00ns)   --->   "%empty_39 = phi i32 0, void, i32 %empty_26, void %.split" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/coreConv.cpp:144]   --->   Operation 187 'phi' 'empty_39' <Predicate = (!icmp_ln101)> <Delay = 0.00>
ST_7 : Operation 188 [1/1] (0.00ns)   --->   "%empty_40 = phi i32 0, void, i32 %empty_27, void %.split" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/coreConv.cpp:144]   --->   Operation 188 'phi' 'empty_40' <Predicate = (!icmp_ln101)> <Delay = 0.00>
ST_7 : Operation 189 [1/1] (0.00ns)   --->   "%empty_41 = phi i32 0, void, i32 %empty_28, void %.split" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/coreConv.cpp:144]   --->   Operation 189 'phi' 'empty_41' <Predicate = (!icmp_ln101)> <Delay = 0.00>
ST_7 : Operation 190 [1/1] (0.00ns)   --->   "%empty_42 = phi i32 0, void, i32 %empty_29, void %.split" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/coreConv.cpp:144]   --->   Operation 190 'phi' 'empty_42' <Predicate = (!icmp_ln101)> <Delay = 0.00>
ST_7 : Operation 191 [1/1] (0.00ns)   --->   "%empty_43 = phi i32 0, void, i32 %empty_30, void %.split" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/coreConv.cpp:144]   --->   Operation 191 'phi' 'empty_43' <Predicate = (!icmp_ln101)> <Delay = 0.00>
ST_7 : Operation 192 [1/1] (0.00ns)   --->   "%empty_44 = phi i32 0, void, i32 %empty_31, void %.split" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/coreConv.cpp:144]   --->   Operation 192 'phi' 'empty_44' <Predicate = (!icmp_ln101)> <Delay = 0.00>
ST_7 : Operation 193 [1/1] (0.00ns)   --->   "%empty_45 = phi i32 0, void, i32 %empty_32, void %.split" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/coreConv.cpp:144]   --->   Operation 193 'phi' 'empty_45' <Predicate = (!icmp_ln101)> <Delay = 0.00>
ST_7 : Operation 194 [1/1] (0.00ns)   --->   "%empty_46 = phi i32 0, void, i32 %empty_33, void %.split" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/coreConv.cpp:144]   --->   Operation 194 'phi' 'empty_46' <Predicate = (!icmp_ln101)> <Delay = 0.00>
ST_7 : Operation 195 [1/1] (0.00ns)   --->   "%empty_47 = phi i32 0, void, i32 %empty_34, void %.split" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/coreConv.cpp:144]   --->   Operation 195 'phi' 'empty_47' <Predicate = (!icmp_ln101)> <Delay = 0.00>
ST_7 : Operation 196 [1/1] (0.00ns)   --->   "%empty_48 = phi i32 0, void, i32 %empty_35, void %.split" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/coreConv.cpp:144]   --->   Operation 196 'phi' 'empty_48' <Predicate = (!icmp_ln101)> <Delay = 0.00>
ST_7 : Operation 197 [1/1] (0.00ns)   --->   "%empty_49 = phi i32 0, void, i32 %empty_36, void %.split" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/coreConv.cpp:144]   --->   Operation 197 'phi' 'empty_49' <Predicate = (!icmp_ln101)> <Delay = 0.00>
ST_7 : Operation 198 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln144 = add i17 %sext_ln55_4, i17 %sext_ln55_7" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/coreConv.cpp:144]   --->   Operation 198 'add' 'add_ln144' <Predicate = (!icmp_ln101)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 199 [1/1] (0.00ns)   --->   "%sext_ln144_1 = sext i17 %add_ln144" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/coreConv.cpp:144]   --->   Operation 199 'sext' 'sext_ln144_1' <Predicate = (!icmp_ln101)> <Delay = 0.00>
ST_7 : Operation 200 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln144_1 = add i17 %sext_ln51, i17 %sext_ln144" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/coreConv.cpp:144]   --->   Operation 200 'add' 'add_ln144_1' <Predicate = (!icmp_ln101)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 201 [1/1] (0.00ns)   --->   "%sext_ln144_2 = sext i17 %add_ln144_1" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/coreConv.cpp:144]   --->   Operation 201 'sext' 'sext_ln144_2' <Predicate = (!icmp_ln101)> <Delay = 0.00>
ST_7 : Operation 202 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln144_2 = add i32 %sext_ln144_2, i32 %empty_44" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/coreConv.cpp:144]   --->   Operation 202 'add' 'add_ln144_2' <Predicate = (!icmp_ln101)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.40> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_7 : Operation 203 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%conv_acc = add i32 %add_ln144_2, i32 %sext_ln144_1" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/coreConv.cpp:144]   --->   Operation 203 'add' 'conv_acc' <Predicate = (!icmp_ln101)> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.40> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_7 : Operation 204 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln144_4 = add i17 %sext_ln55_14, i17 %sext_ln55_17" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/coreConv.cpp:144]   --->   Operation 204 'add' 'add_ln144_4' <Predicate = (!icmp_ln101)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 205 [1/1] (0.00ns)   --->   "%sext_ln144_4 = sext i17 %add_ln144_4" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/coreConv.cpp:144]   --->   Operation 205 'sext' 'sext_ln144_4' <Predicate = (!icmp_ln101)> <Delay = 0.00>
ST_7 : Operation 206 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln144_5 = add i17 %sext_ln51_1, i17 %sext_ln144_3" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/coreConv.cpp:144]   --->   Operation 206 'add' 'add_ln144_5' <Predicate = (!icmp_ln101)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 207 [1/1] (0.00ns)   --->   "%sext_ln144_5 = sext i17 %add_ln144_5" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/coreConv.cpp:144]   --->   Operation 207 'sext' 'sext_ln144_5' <Predicate = (!icmp_ln101)> <Delay = 0.00>
ST_7 : Operation 208 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln144_6 = add i32 %sext_ln144_5, i32 %empty_38" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/coreConv.cpp:144]   --->   Operation 208 'add' 'add_ln144_6' <Predicate = (!icmp_ln101)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.40> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_7 : Operation 209 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%conv_acc_2 = add i32 %add_ln144_6, i32 %sext_ln144_4" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/coreConv.cpp:144]   --->   Operation 209 'add' 'conv_acc_2' <Predicate = (!icmp_ln101)> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.40> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_7 : Operation 210 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln170_2 = add i32 %empty_46, i32 %conv_acc" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/coreConv.cpp:170]   --->   Operation 210 'add' 'add_ln170_2' <Predicate = (!icmp_ln101 & icmp_ln163)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.40> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_7 : Operation 211 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln170_3 = add i32 %add_ln170_2, i32 %empty_45" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/coreConv.cpp:170]   --->   Operation 211 'add' 'add_ln170_3' <Predicate = (!icmp_ln101 & icmp_ln163)> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.40> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_7 : Operation 212 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln170_7 = add i32 %empty_40, i32 %conv_acc_2" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/coreConv.cpp:170]   --->   Operation 212 'add' 'add_ln170_7' <Predicate = (!icmp_ln101 & icmp_ln163)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.40> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_7 : Operation 213 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln170_8 = add i32 %add_ln170_7, i32 %empty_39" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/coreConv.cpp:170]   --->   Operation 213 'add' 'add_ln170_8' <Predicate = (!icmp_ln101 & icmp_ln163)> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.40> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>

State 8 <SV = 7> <Delay = 1.61>
ST_8 : Operation 214 [1/1] (0.88ns)   --->   "%add_ln170 = add i32 %empty_49, i32 %empty_47" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/coreConv.cpp:170]   --->   Operation 214 'add' 'add_ln170' <Predicate = (icmp_ln163)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 215 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln170_1 = add i32 %add_ln170, i32 %empty_48" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/coreConv.cpp:170]   --->   Operation 215 'add' 'add_ln170_1' <Predicate = (icmp_ln163)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.40> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_8 : Operation 216 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%conv_acc_1 = add i32 %add_ln170_3, i32 %add_ln170_1" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/coreConv.cpp:170]   --->   Operation 216 'add' 'conv_acc_1' <Predicate = (icmp_ln163)> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.40> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_8 : Operation 217 [1/1] (0.00ns)   --->   "%tmp_1 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %conv_acc_1, i32 31" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/coreConv.cpp:175]   --->   Operation 217 'bitselect' 'tmp_1' <Predicate = (icmp_ln163)> <Delay = 0.00>
ST_8 : Operation 218 [1/1] (0.88ns)   --->   "%add_ln170_5 = add i32 %empty_43, i32 %empty_41" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/coreConv.cpp:170]   --->   Operation 218 'add' 'add_ln170_5' <Predicate = (icmp_ln163)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 219 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln170_6 = add i32 %add_ln170_5, i32 %empty_42" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/coreConv.cpp:170]   --->   Operation 219 'add' 'add_ln170_6' <Predicate = (icmp_ln163)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.40> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_8 : Operation 220 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%conv_acc_3 = add i32 %add_ln170_8, i32 %add_ln170_6" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/coreConv.cpp:170]   --->   Operation 220 'add' 'conv_acc_3' <Predicate = (icmp_ln163)> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.40> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_8 : Operation 221 [1/1] (0.00ns)   --->   "%tmp_4 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %conv_acc_3, i32 31" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/coreConv.cpp:175]   --->   Operation 221 'bitselect' 'tmp_4' <Predicate = (icmp_ln163)> <Delay = 0.00>

State 9 <SV = 8> <Delay = 1.93>
ST_9 : Operation 222 [1/1] (0.22ns)   --->   "%conv_sign_exten = select i1 %tmp_1, i32 %neg, i32 0" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/coreConv.cpp:176]   --->   Operation 222 'select' 'conv_sign_exten' <Predicate = (icmp_ln163)> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 223 [1/1] (1.05ns)   --->   "%ashr_ln181 = ashr i32 %conv_acc_1, i32 %sub151_cast" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/coreConv.cpp:181]   --->   Operation 223 'ashr' 'ashr_ln181' <Predicate = (icmp_ln163)> <Delay = 1.05> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 224 [1/1] (0.00ns) (grouped into LUT with out node add_ln94)   --->   "%trunc_ln181 = trunc i32 %ashr_ln181" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/coreConv.cpp:181]   --->   Operation 224 'trunc' 'trunc_ln181' <Predicate = (icmp_ln163)> <Delay = 0.00>
ST_9 : Operation 225 [1/1] (0.00ns) (grouped into LUT with out node add_ln94)   --->   "%trunc_ln181_1 = trunc i32 %conv_sign_exten" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/coreConv.cpp:181]   --->   Operation 225 'trunc' 'trunc_ln181_1' <Predicate = (icmp_ln163)> <Delay = 0.00>
ST_9 : Operation 226 [1/1] (0.00ns) (grouped into LUT with out node conv_with_rnd_bit)   --->   "%or_ln181 = or i32 %conv_sign_exten, i32 %ashr_ln181" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/coreConv.cpp:181]   --->   Operation 226 'or' 'or_ln181' <Predicate = (icmp_ln163)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 227 [1/1] (0.00ns) (grouped into LUT with out node add_ln94)   --->   "%or_ln181_2 = or i9 %trunc_ln181_1, i9 %trunc_ln181" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/coreConv.cpp:181]   --->   Operation 227 'or' 'or_ln181_2' <Predicate = (icmp_ln163)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 228 [1/1] (0.88ns) (out node of the LUT)   --->   "%conv_with_rnd_bit = add i32 %or_ln181, i32 1" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/coreConv.cpp:181]   --->   Operation 228 'add' 'conv_with_rnd_bit' <Predicate = (icmp_ln163)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 229 [1/1] (0.71ns) (out node of the LUT)   --->   "%add_ln94 = add i9 %or_ln181_2, i9 1" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/coreConv.cpp:94]   --->   Operation 229 'add' 'add_ln94' <Predicate = (icmp_ln163)> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 230 [1/1] (0.00ns)   --->   "%tmp_2 = partselect i24 @_ssdm_op_PartSelect.i24.i32.i32.i32, i32 %conv_with_rnd_bit, i32 8, i32 31" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/coreConv.cpp:184]   --->   Operation 230 'partselect' 'tmp_2' <Predicate = (icmp_ln163)> <Delay = 0.00>
ST_9 : Operation 231 [1/1] (0.22ns)   --->   "%conv_sign_exten_1 = select i1 %tmp_4, i32 %neg, i32 0" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/coreConv.cpp:176]   --->   Operation 231 'select' 'conv_sign_exten_1' <Predicate = (icmp_ln163)> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 232 [1/1] (1.05ns)   --->   "%ashr_ln181_1 = ashr i32 %conv_acc_3, i32 %sub151_cast" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/coreConv.cpp:181]   --->   Operation 232 'ashr' 'ashr_ln181_1' <Predicate = (icmp_ln163)> <Delay = 1.05> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 233 [1/1] (0.00ns) (grouped into LUT with out node add_ln94_1)   --->   "%trunc_ln181_2 = trunc i32 %ashr_ln181_1" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/coreConv.cpp:181]   --->   Operation 233 'trunc' 'trunc_ln181_2' <Predicate = (icmp_ln163)> <Delay = 0.00>
ST_9 : Operation 234 [1/1] (0.00ns) (grouped into LUT with out node add_ln94_1)   --->   "%trunc_ln181_3 = trunc i32 %conv_sign_exten_1" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/coreConv.cpp:181]   --->   Operation 234 'trunc' 'trunc_ln181_3' <Predicate = (icmp_ln163)> <Delay = 0.00>
ST_9 : Operation 235 [1/1] (0.00ns) (grouped into LUT with out node conv_with_rnd_bit_1)   --->   "%or_ln181_1 = or i32 %conv_sign_exten_1, i32 %ashr_ln181_1" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/coreConv.cpp:181]   --->   Operation 235 'or' 'or_ln181_1' <Predicate = (icmp_ln163)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 236 [1/1] (0.00ns) (grouped into LUT with out node add_ln94_1)   --->   "%or_ln181_3 = or i9 %trunc_ln181_3, i9 %trunc_ln181_2" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/coreConv.cpp:181]   --->   Operation 236 'or' 'or_ln181_3' <Predicate = (icmp_ln163)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 237 [1/1] (0.88ns) (out node of the LUT)   --->   "%conv_with_rnd_bit_1 = add i32 %or_ln181_1, i32 1" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/coreConv.cpp:181]   --->   Operation 237 'add' 'conv_with_rnd_bit_1' <Predicate = (icmp_ln163)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 238 [1/1] (0.71ns) (out node of the LUT)   --->   "%add_ln94_1 = add i9 %or_ln181_3, i9 1" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/coreConv.cpp:94]   --->   Operation 238 'add' 'add_ln94_1' <Predicate = (icmp_ln163)> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 239 [1/1] (0.00ns)   --->   "%tmp_5 = partselect i24 @_ssdm_op_PartSelect.i24.i32.i32.i32, i32 %conv_with_rnd_bit_1, i32 8, i32 31" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/coreConv.cpp:184]   --->   Operation 239 'partselect' 'tmp_5' <Predicate = (icmp_ln163)> <Delay = 0.00>

State 10 <SV = 9> <Delay = 1.59>
ST_10 : Operation 240 [1/1] (0.76ns)   --->   "%icmp_ln184 = icmp_sgt  i24 %tmp_2, i24 0" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/coreConv.cpp:184]   --->   Operation 240 'icmp' 'icmp_ln184' <Predicate = (icmp_ln163)> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 241 [1/1] (0.85ns)   --->   "%icmp_ln186 = icmp_slt  i32 %conv_with_rnd_bit, i32 4294967040" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/coreConv.cpp:186]   --->   Operation 241 'icmp' 'icmp_ln186' <Predicate = (icmp_ln163)> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 242 [1/1] (0.00ns) (grouped into LUT with out node conv_sum_bias)   --->   "%sext_ln101cast = trunc i32 %sext_ln101" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/coreConv.cpp:192]   --->   Operation 242 'trunc' 'sext_ln101cast' <Predicate = (icmp_ln163)> <Delay = 0.00>
ST_10 : Operation 243 [1/1] (0.00ns) (grouped into LUT with out node conv_sum_bias)   --->   "%ashr_ln192 = ashr i8 %bias_load, i8 %sext_ln101cast" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/coreConv.cpp:192]   --->   Operation 243 'ashr' 'ashr_ln192' <Predicate = (icmp_ln163)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 244 [1/1] (0.00ns) (grouped into LUT with out node conv_sum_bias)   --->   "%sext_ln192_2 = sext i8 %ashr_ln192" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/coreConv.cpp:192]   --->   Operation 244 'sext' 'sext_ln192_2' <Predicate = (icmp_ln163)> <Delay = 0.00>
ST_10 : Operation 245 [1/1] (0.00ns) (grouped into LUT with out node conv_sum_bias)   --->   "%or_ln192 = or i9 %add_ln94, i9 1" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/coreConv.cpp:192]   --->   Operation 245 'or' 'or_ln192' <Predicate = (icmp_ln163)> <Delay = 0.00>
ST_10 : Operation 246 [1/1] (0.71ns) (out node of the LUT)   --->   "%conv_sum_bias = add i9 %or_ln192, i9 %sext_ln192_2" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/coreConv.cpp:192]   --->   Operation 246 'add' 'conv_sum_bias' <Predicate = (icmp_ln163)> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 247 [1/1] (0.00ns) (grouped into LUT with out node conv_final)   --->   "%phitmp2 = partselect i8 @_ssdm_op_PartSelect.i8.i9.i32.i32, i9 %conv_sum_bias, i32 1, i32 8" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/coreConv.cpp:192]   --->   Operation 247 'partselect' 'phitmp2' <Predicate = (icmp_ln163)> <Delay = 0.00>
ST_10 : Operation 248 [1/1] (0.00ns) (grouped into LUT with out node and_ln186)   --->   "%xor_ln184 = xor i1 %icmp_ln184, i1 1" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/coreConv.cpp:184]   --->   Operation 248 'xor' 'xor_ln184' <Predicate = (icmp_ln163)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 249 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln186 = and i1 %icmp_ln186, i1 %xor_ln184" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/coreConv.cpp:186]   --->   Operation 249 'and' 'and_ln186' <Predicate = (icmp_ln163)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 250 [1/1] (0.00ns) (grouped into LUT with out node conv_final)   --->   "%select_ln186 = select i1 %and_ln186, i8 128, i8 127" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/coreConv.cpp:186]   --->   Operation 250 'select' 'select_ln186' <Predicate = (icmp_ln163)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 251 [1/1] (0.00ns) (grouped into LUT with out node conv_final)   --->   "%or_ln186 = or i1 %and_ln186, i1 %icmp_ln184" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/coreConv.cpp:186]   --->   Operation 251 'or' 'or_ln186' <Predicate = (icmp_ln163)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 252 [1/1] (0.30ns) (out node of the LUT)   --->   "%conv_final = select i1 %or_ln186, i8 %select_ln186, i8 %phitmp2" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/coreConv.cpp:186]   --->   Operation 252 'select' 'conv_final' <Predicate = (icmp_ln163)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 253 [1/1] (0.00ns) (grouped into LUT with out node conv_ch_in_lane_1)   --->   "%trunc_ln96 = trunc i8 %conv_final" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/coreConv.cpp:96]   --->   Operation 253 'trunc' 'trunc_ln96' <Predicate = (icmp_ln163 & empty)> <Delay = 0.00>
ST_10 : Operation 254 [1/1] (0.00ns) (grouped into LUT with out node conv_ch_in_lane_1)   --->   "%tmp_3 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %conv_final, i32 7" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/coreConv.cpp:221]   --->   Operation 254 'bitselect' 'tmp_3' <Predicate = (icmp_ln163 & empty)> <Delay = 0.00>
ST_10 : Operation 255 [1/1] (0.00ns) (grouped into LUT with out node conv_ch_in_lane_1)   --->   "%conv_ch_in_lane = select i1 %tmp_3, i7 0, i7 %trunc_ln96" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/coreConv.cpp:222]   --->   Operation 255 'select' 'conv_ch_in_lane' <Predicate = (icmp_ln163 & empty)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 256 [1/1] (0.00ns) (grouped into LUT with out node conv_ch_in_lane_1)   --->   "%zext_ln82 = zext i7 %conv_ch_in_lane" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/coreConv.cpp:82]   --->   Operation 256 'zext' 'zext_ln82' <Predicate = (icmp_ln163 & empty)> <Delay = 0.00>
ST_10 : Operation 257 [1/1] (0.30ns) (out node of the LUT)   --->   "%conv_ch_in_lane_1 = select i1 %empty, i8 %zext_ln82, i8 %conv_final" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/coreConv.cpp:82]   --->   Operation 257 'select' 'conv_ch_in_lane_1' <Predicate = (icmp_ln163)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 258 [1/1] (0.76ns)   --->   "%icmp_ln184_1 = icmp_sgt  i24 %tmp_5, i24 0" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/coreConv.cpp:184]   --->   Operation 258 'icmp' 'icmp_ln184_1' <Predicate = (icmp_ln163)> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 259 [1/1] (0.85ns)   --->   "%icmp_ln186_1 = icmp_slt  i32 %conv_with_rnd_bit_1, i32 4294967040" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/coreConv.cpp:186]   --->   Operation 259 'icmp' 'icmp_ln186_1' <Predicate = (icmp_ln163)> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 260 [1/1] (0.00ns) (grouped into LUT with out node conv_sum_bias_1)   --->   "%sext_ln101cast34 = trunc i32 %sext_ln101" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/coreConv.cpp:192]   --->   Operation 260 'trunc' 'sext_ln101cast34' <Predicate = (icmp_ln163)> <Delay = 0.00>
ST_10 : Operation 261 [1/1] (0.00ns) (grouped into LUT with out node conv_sum_bias_1)   --->   "%ashr_ln192_1 = ashr i8 %bias_1_load, i8 %sext_ln101cast34" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/coreConv.cpp:192]   --->   Operation 261 'ashr' 'ashr_ln192_1' <Predicate = (icmp_ln163)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 262 [1/1] (0.00ns) (grouped into LUT with out node conv_sum_bias_1)   --->   "%sext_ln192_3 = sext i8 %ashr_ln192_1" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/coreConv.cpp:192]   --->   Operation 262 'sext' 'sext_ln192_3' <Predicate = (icmp_ln163)> <Delay = 0.00>
ST_10 : Operation 263 [1/1] (0.00ns) (grouped into LUT with out node conv_sum_bias_1)   --->   "%or_ln192_1 = or i9 %add_ln94_1, i9 1" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/coreConv.cpp:192]   --->   Operation 263 'or' 'or_ln192_1' <Predicate = (icmp_ln163)> <Delay = 0.00>
ST_10 : Operation 264 [1/1] (0.71ns) (out node of the LUT)   --->   "%conv_sum_bias_1 = add i9 %or_ln192_1, i9 %sext_ln192_3" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/coreConv.cpp:192]   --->   Operation 264 'add' 'conv_sum_bias_1' <Predicate = (icmp_ln163)> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 265 [1/1] (0.00ns) (grouped into LUT with out node conv_final_1)   --->   "%phitmp3 = partselect i8 @_ssdm_op_PartSelect.i8.i9.i32.i32, i9 %conv_sum_bias_1, i32 1, i32 8" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/coreConv.cpp:192]   --->   Operation 265 'partselect' 'phitmp3' <Predicate = (icmp_ln163)> <Delay = 0.00>
ST_10 : Operation 266 [1/1] (0.00ns) (grouped into LUT with out node and_ln186_1)   --->   "%xor_ln184_1 = xor i1 %icmp_ln184_1, i1 1" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/coreConv.cpp:184]   --->   Operation 266 'xor' 'xor_ln184_1' <Predicate = (icmp_ln163)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 267 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln186_1 = and i1 %icmp_ln186_1, i1 %xor_ln184_1" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/coreConv.cpp:186]   --->   Operation 267 'and' 'and_ln186_1' <Predicate = (icmp_ln163)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 268 [1/1] (0.00ns) (grouped into LUT with out node conv_final_1)   --->   "%select_ln186_2 = select i1 %and_ln186_1, i8 128, i8 127" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/coreConv.cpp:186]   --->   Operation 268 'select' 'select_ln186_2' <Predicate = (icmp_ln163)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 269 [1/1] (0.00ns) (grouped into LUT with out node conv_final_1)   --->   "%or_ln186_1 = or i1 %and_ln186_1, i1 %icmp_ln184_1" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/coreConv.cpp:186]   --->   Operation 269 'or' 'or_ln186_1' <Predicate = (icmp_ln163)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 270 [1/1] (0.30ns) (out node of the LUT)   --->   "%conv_final_1 = select i1 %or_ln186_1, i8 %select_ln186_2, i8 %phitmp3" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/coreConv.cpp:186]   --->   Operation 270 'select' 'conv_final_1' <Predicate = (icmp_ln163)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 271 [1/1] (0.00ns) (grouped into LUT with out node conv_ch_in_lane_3)   --->   "%trunc_ln96_1 = trunc i8 %conv_final_1" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/coreConv.cpp:96]   --->   Operation 271 'trunc' 'trunc_ln96_1' <Predicate = (icmp_ln163 & empty)> <Delay = 0.00>
ST_10 : Operation 272 [1/1] (0.00ns) (grouped into LUT with out node conv_ch_in_lane_3)   --->   "%tmp_6 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %conv_final_1, i32 7" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/coreConv.cpp:221]   --->   Operation 272 'bitselect' 'tmp_6' <Predicate = (icmp_ln163 & empty)> <Delay = 0.00>
ST_10 : Operation 273 [1/1] (0.00ns) (grouped into LUT with out node conv_ch_in_lane_3)   --->   "%conv_ch_in_lane_2 = select i1 %tmp_6, i7 0, i7 %trunc_ln96_1" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/coreConv.cpp:222]   --->   Operation 273 'select' 'conv_ch_in_lane_2' <Predicate = (icmp_ln163 & empty)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 274 [1/1] (0.00ns) (grouped into LUT with out node conv_ch_in_lane_3)   --->   "%zext_ln82_1 = zext i7 %conv_ch_in_lane_2" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/coreConv.cpp:82]   --->   Operation 274 'zext' 'zext_ln82_1' <Predicate = (icmp_ln163 & empty)> <Delay = 0.00>
ST_10 : Operation 275 [1/1] (0.30ns) (out node of the LUT)   --->   "%conv_ch_in_lane_3 = select i1 %empty, i8 %zext_ln82_1, i8 %conv_final_1" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/coreConv.cpp:82]   --->   Operation 275 'select' 'conv_ch_in_lane_3' <Predicate = (icmp_ln163)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 276 [1/1] (0.00ns)   --->   "%p_Result_s = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %conv_ch_in_lane_3, i8 %conv_ch_in_lane_1"   --->   Operation 276 'bitconcatenate' 'p_Result_s' <Predicate = (icmp_ln163)> <Delay = 0.00>
ST_10 : Operation 277 [2/2] (0.00ns)   --->   "%write_ln304 = write void @_ssdm_op_Write.axis.volatile.i16P0A.i2P0A.i2P0A.i1P0A, i16 %conv_out_V_data_V, i2 %conv_out_V_keep_V, i2 %conv_out_V_strb_V, i1 %conv_out_V_last_V, i16 %p_Result_s, i2 0, i2 0, i1 0"   --->   Operation 277 'write' 'write_ln304' <Predicate = (icmp_ln163)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >

State 11 <SV = 10> <Delay = 0.00>
ST_11 : Operation 278 [1/2] (0.00ns)   --->   "%write_ln304 = write void @_ssdm_op_Write.axis.volatile.i16P0A.i2P0A.i2P0A.i1P0A, i16 %conv_out_V_data_V, i2 %conv_out_V_keep_V, i2 %conv_out_V_strb_V, i1 %conv_out_V_last_V, i16 %p_Result_s, i2 0, i2 0, i1 0"   --->   Operation 278 'write' 'write_ln304' <Predicate = (icmp_ln163)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_11 : Operation 279 [1/1] (0.00ns)   --->   "%br_ln244 = br void" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/coreConv.cpp:244]   --->   Operation 279 'br' 'br_ln244' <Predicate = (icmp_ln163)> <Delay = 0.00>

State 12 <SV = 7> <Delay = 0.00>
ST_12 : Operation 280 [1/1] (0.00ns)   --->   "%ret_ln251 = ret" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/coreConv.cpp:251]   --->   Operation 280 'ret' 'ret_ln251' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 3.33ns, clock uncertainty: 0.9ns.

 <State 1>: 1ns
The critical path consists of the following:
	wire read on port 'conv_loop_cnt' [30]  (1 ns)

 <State 2>: 2.29ns
The critical path consists of the following:
	'mul' operation ('mul') [74]  (2.29 ns)

 <State 3>: 2.29ns
The critical path consists of the following:
	'mul' operation ('mul') [74]  (2.29 ns)

 <State 4>: 1.46ns
The critical path consists of the following:
	'load' operation ('conv_inner_cnt_load_1', /home/zhoujw/FPGA/PipeCNN/project_xilinx/device/coreConv.cpp:163) on local variable 'conv_inner_cnt' [137]  (0 ns)
	'add' operation ('conv_inner_cnt', /home/zhoujw/FPGA/PipeCNN/project_xilinx/device/coreConv.cpp:246) [205]  (0.88 ns)
	'store' operation ('store_ln246', /home/zhoujw/FPGA/PipeCNN/project_xilinx/device/coreConv.cpp:246) of variable 'conv_inner_cnt', /home/zhoujw/FPGA/PipeCNN/project_xilinx/device/coreConv.cpp:246 on local variable 'conv_inner_cnt' [206]  (0.387 ns)
	blocking operation 0.189 ns on control path)

 <State 5>: 0.996ns
The critical path consists of the following:
	'mul' operation of DSP[174] ('mul_ln55_1', /home/zhoujw/FPGA/PipeCNN/project_xilinx/device/coreConv.cpp:55) [168]  (0.996 ns)

 <State 6>: 2.2ns
The critical path consists of the following:
	'mul' operation ('mul_ln55', /home/zhoujw/FPGA/PipeCNN/project_xilinx/device/coreConv.cpp:55) [164]  (1.55 ns)
	'add' operation of DSP[174] ('add_ln144', /home/zhoujw/FPGA/PipeCNN/project_xilinx/device/coreConv.cpp:144) [174]  (0.645 ns)

 <State 7>: 2.11ns
The critical path consists of the following:
	'add' operation of DSP[174] ('add_ln144', /home/zhoujw/FPGA/PipeCNN/project_xilinx/device/coreConv.cpp:144) [174]  (0.645 ns)
	'add' operation ('lane_accum', /home/zhoujw/FPGA/PipeCNN/project_xilinx/device/coreConv.cpp:144) [179]  (0.731 ns)
	'add' operation ('add_ln170_2', /home/zhoujw/FPGA/PipeCNN/project_xilinx/device/coreConv.cpp:170) [213]  (0 ns)
	'add' operation ('add_ln170_3', /home/zhoujw/FPGA/PipeCNN/project_xilinx/device/coreConv.cpp:170) [214]  (0.731 ns)

 <State 8>: 1.61ns
The critical path consists of the following:
	'add' operation ('add_ln170', /home/zhoujw/FPGA/PipeCNN/project_xilinx/device/coreConv.cpp:170) [211]  (0.88 ns)
	'add' operation ('add_ln170_1', /home/zhoujw/FPGA/PipeCNN/project_xilinx/device/coreConv.cpp:170) [212]  (0 ns)
	'add' operation ('conv_acc', /home/zhoujw/FPGA/PipeCNN/project_xilinx/device/coreConv.cpp:170) [215]  (0.731 ns)

 <State 9>: 1.93ns
The critical path consists of the following:
	'ashr' operation ('ashr_ln181', /home/zhoujw/FPGA/PipeCNN/project_xilinx/device/coreConv.cpp:181) [218]  (1.05 ns)
	'or' operation ('or_ln181', /home/zhoujw/FPGA/PipeCNN/project_xilinx/device/coreConv.cpp:181) [221]  (0 ns)
	'add' operation ('conv_with_rnd_bit', /home/zhoujw/FPGA/PipeCNN/project_xilinx/device/coreConv.cpp:181) [223]  (0.88 ns)

 <State 10>: 1.59ns
The critical path consists of the following:
	'icmp' operation ('icmp_ln186', /home/zhoujw/FPGA/PipeCNN/project_xilinx/device/coreConv.cpp:186) [227]  (0.859 ns)
	'and' operation ('and_ln186', /home/zhoujw/FPGA/PipeCNN/project_xilinx/device/coreConv.cpp:186) [235]  (0.122 ns)
	'select' operation ('select_ln186', /home/zhoujw/FPGA/PipeCNN/project_xilinx/device/coreConv.cpp:186) [236]  (0 ns)
	'select' operation ('conv_final', /home/zhoujw/FPGA/PipeCNN/project_xilinx/device/coreConv.cpp:186) [238]  (0.303 ns)
	'select' operation ('conv_ch_in.lane', /home/zhoujw/FPGA/PipeCNN/project_xilinx/device/coreConv.cpp:82) [243]  (0.308 ns)

 <State 11>: 0ns
The critical path consists of the following:

 <State 12>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
