;redcode
;assert 1
	SPL 0, <402
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	SUB 0, -3
	JMP -1, @-20
	SPL 0, <118
	JMP 270, 60
	ADD #630, <3
	ADD 0, -3
	SUB 0, -3
	ADD 300, 80
	DAT #270, #60
	CMP @127, 106
	SUB @121, 106
	DAT #30, #9
	SUB 12, @10
	CMP @0, @2
	ADD -1, <-20
	SUB #-30, 69
	ADD #630, <3
	JMN 20, <52
	CMP @121, 106
	SUB 270, 60
	ADD 20, 52
	SLT #630, <3
	SUB @121, 103
	DJN 20, <52
	SLT 270, 60
	DJN 20, <52
	ADD 270, 60
	JMN 203, @520
	DAT <630, #3
	DJN -1, @-20
	JMP @12, #200
	SLT #630, <3
	CMP @0, @2
	JMZ -1, @-20
	DAT #30, #9
	DAT #30, #9
	MOV -1, <-20
	DJN -1, @-20
	SLT #630, <3
	CMP @121, 103
	JMP -1, @-20
	DAT #30, #9
	SUB @0, @2
	ADD #270, <1
	SPL 0, <402
	SUB @3, 0
	DJN 20, <52
