{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Web Edition " "Info: Version 9.0 Build 132 02/25/2009 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Aug 04 21:37:46 2020 " "Info: Processing started: Tue Aug 04 21:37:46 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off sarbazi -c sarbazi --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off sarbazi -c sarbazi --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clock " "Info: Assuming node \"clock\" is an undefined clock" {  } { { "IFID.bdf" "" { Schematic "C:/Users/Asus/Desktop/Semi-Mips/IFID.bdf" { { 368 48 216 384 "clock" "" } } } } { "d:/exe_files/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/exe_files/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "clock" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITAN_NO_REG2REG_EXIST" "clock " "Info: No valid register-to-register data paths exist for clock \"clock\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "reg14:inst3\|lpm_ff:lpm_ff_component\|dffs\[10\] pc_in\[10\] clock 3.568 ns register " "Info: tsu for register \"reg14:inst3\|lpm_ff:lpm_ff_component\|dffs\[10\]\" (data pin = \"pc_in\[10\]\", clock pin = \"clock\") is 3.568 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.959 ns + Longest pin register " "Info: + Longest pin to register delay is 5.959 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.864 ns) 0.864 ns pc_in\[10\] 1 PIN PIN_N21 1 " "Info: 1: + IC(0.000 ns) + CELL(0.864 ns) = 0.864 ns; Loc. = PIN_N21; Fanout = 1; PIN Node = 'pc_in\[10\]'" {  } { { "d:/exe_files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/exe_files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { pc_in[10] } "NODE_NAME" } } { "IFID.bdf" "" { Schematic "C:/Users/Asus/Desktop/Semi-Mips/IFID.bdf" { { 512 104 272 528 "pc_in\[13..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.786 ns) + CELL(0.309 ns) 5.959 ns reg14:inst3\|lpm_ff:lpm_ff_component\|dffs\[10\] 2 REG LCFF_X2_Y24_N17 1 " "Info: 2: + IC(4.786 ns) + CELL(0.309 ns) = 5.959 ns; Loc. = LCFF_X2_Y24_N17; Fanout = 1; REG Node = 'reg14:inst3\|lpm_ff:lpm_ff_component\|dffs\[10\]'" {  } { { "d:/exe_files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/exe_files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "5.095 ns" { pc_in[10] reg14:inst3|lpm_ff:lpm_ff_component|dffs[10] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "d:/exe_files/quartus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.173 ns ( 19.68 % ) " "Info: Total cell delay = 1.173 ns ( 19.68 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.786 ns ( 80.32 % ) " "Info: Total interconnect delay = 4.786 ns ( 80.32 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/exe_files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/exe_files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "5.959 ns" { pc_in[10] reg14:inst3|lpm_ff:lpm_ff_component|dffs[10] } "NODE_NAME" } } { "d:/exe_files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/exe_files/quartus/quartus/bin/Technology_Viewer.qrui" "5.959 ns" { pc_in[10] {} pc_in[10]~combout {} reg14:inst3|lpm_ff:lpm_ff_component|dffs[10] {} } { 0.000ns 0.000ns 4.786ns } { 0.000ns 0.864ns 0.309ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.090 ns + " "Info: + Micro setup delay of destination is 0.090 ns" {  } { { "lpm_ff.tdf" "" { Text "d:/exe_files/quartus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock destination 2.481 ns - Shortest register " "Info: - Shortest clock path from clock \"clock\" to destination register is 2.481 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clock 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clock'" {  } { { "d:/exe_files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/exe_files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "IFID.bdf" "" { Schematic "C:/Users/Asus/Desktop/Semi-Mips/IFID.bdf" { { 368 48 216 384 "clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clock~clkctrl 2 COMB CLKCTRL_G3 78 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 78; COMB Node = 'clock~clkctrl'" {  } { { "d:/exe_files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/exe_files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clock clock~clkctrl } "NODE_NAME" } } { "IFID.bdf" "" { Schematic "C:/Users/Asus/Desktop/Semi-Mips/IFID.bdf" { { 368 48 216 384 "clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.666 ns) + CELL(0.618 ns) 2.481 ns reg14:inst3\|lpm_ff:lpm_ff_component\|dffs\[10\] 3 REG LCFF_X2_Y24_N17 1 " "Info: 3: + IC(0.666 ns) + CELL(0.618 ns) = 2.481 ns; Loc. = LCFF_X2_Y24_N17; Fanout = 1; REG Node = 'reg14:inst3\|lpm_ff:lpm_ff_component\|dffs\[10\]'" {  } { { "d:/exe_files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/exe_files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.284 ns" { clock~clkctrl reg14:inst3|lpm_ff:lpm_ff_component|dffs[10] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "d:/exe_files/quartus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.33 % ) " "Info: Total cell delay = 1.472 ns ( 59.33 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.009 ns ( 40.67 % ) " "Info: Total interconnect delay = 1.009 ns ( 40.67 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/exe_files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/exe_files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.481 ns" { clock clock~clkctrl reg14:inst3|lpm_ff:lpm_ff_component|dffs[10] } "NODE_NAME" } } { "d:/exe_files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/exe_files/quartus/quartus/bin/Technology_Viewer.qrui" "2.481 ns" { clock {} clock~combout {} clock~clkctrl {} reg14:inst3|lpm_ff:lpm_ff_component|dffs[10] {} } { 0.000ns 0.000ns 0.343ns 0.666ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/exe_files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/exe_files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "5.959 ns" { pc_in[10] reg14:inst3|lpm_ff:lpm_ff_component|dffs[10] } "NODE_NAME" } } { "d:/exe_files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/exe_files/quartus/quartus/bin/Technology_Viewer.qrui" "5.959 ns" { pc_in[10] {} pc_in[10]~combout {} reg14:inst3|lpm_ff:lpm_ff_component|dffs[10] {} } { 0.000ns 0.000ns 4.786ns } { 0.000ns 0.864ns 0.309ns } "" } } { "d:/exe_files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/exe_files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.481 ns" { clock clock~clkctrl reg14:inst3|lpm_ff:lpm_ff_component|dffs[10] } "NODE_NAME" } } { "d:/exe_files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/exe_files/quartus/quartus/bin/Technology_Viewer.qrui" "2.481 ns" { clock {} clock~combout {} clock~clkctrl {} reg14:inst3|lpm_ff:lpm_ff_component|dffs[10] {} } { 0.000ns 0.000ns 0.343ns 0.666ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clock ID\[10\] reg:inst1\|lpm_ff:lpm_ff_component\|dffs\[10\] 7.167 ns register " "Info: tco from clock \"clock\" to destination pin \"ID\[10\]\" through register \"reg:inst1\|lpm_ff:lpm_ff_component\|dffs\[10\]\" is 7.167 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock source 2.490 ns + Longest register " "Info: + Longest clock path from clock \"clock\" to source register is 2.490 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clock 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clock'" {  } { { "d:/exe_files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/exe_files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "IFID.bdf" "" { Schematic "C:/Users/Asus/Desktop/Semi-Mips/IFID.bdf" { { 368 48 216 384 "clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clock~clkctrl 2 COMB CLKCTRL_G3 78 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 78; COMB Node = 'clock~clkctrl'" {  } { { "d:/exe_files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/exe_files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clock clock~clkctrl } "NODE_NAME" } } { "IFID.bdf" "" { Schematic "C:/Users/Asus/Desktop/Semi-Mips/IFID.bdf" { { 368 48 216 384 "clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.675 ns) + CELL(0.618 ns) 2.490 ns reg:inst1\|lpm_ff:lpm_ff_component\|dffs\[10\] 3 REG LCFF_X30_Y1_N17 1 " "Info: 3: + IC(0.675 ns) + CELL(0.618 ns) = 2.490 ns; Loc. = LCFF_X30_Y1_N17; Fanout = 1; REG Node = 'reg:inst1\|lpm_ff:lpm_ff_component\|dffs\[10\]'" {  } { { "d:/exe_files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/exe_files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.293 ns" { clock~clkctrl reg:inst1|lpm_ff:lpm_ff_component|dffs[10] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "d:/exe_files/quartus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.12 % ) " "Info: Total cell delay = 1.472 ns ( 59.12 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.018 ns ( 40.88 % ) " "Info: Total interconnect delay = 1.018 ns ( 40.88 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/exe_files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/exe_files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.490 ns" { clock clock~clkctrl reg:inst1|lpm_ff:lpm_ff_component|dffs[10] } "NODE_NAME" } } { "d:/exe_files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/exe_files/quartus/quartus/bin/Technology_Viewer.qrui" "2.490 ns" { clock {} clock~combout {} clock~clkctrl {} reg:inst1|lpm_ff:lpm_ff_component|dffs[10] {} } { 0.000ns 0.000ns 0.343ns 0.675ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns + " "Info: + Micro clock to output delay of source is 0.094 ns" {  } { { "lpm_ff.tdf" "" { Text "d:/exe_files/quartus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.583 ns + Longest register pin " "Info: + Longest register to pin delay is 4.583 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns reg:inst1\|lpm_ff:lpm_ff_component\|dffs\[10\] 1 REG LCFF_X30_Y1_N17 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X30_Y1_N17; Fanout = 1; REG Node = 'reg:inst1\|lpm_ff:lpm_ff_component\|dffs\[10\]'" {  } { { "d:/exe_files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/exe_files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { reg:inst1|lpm_ff:lpm_ff_component|dffs[10] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "d:/exe_files/quartus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.601 ns) + CELL(1.982 ns) 4.583 ns ID\[10\] 2 PIN PIN_B6 0 " "Info: 2: + IC(2.601 ns) + CELL(1.982 ns) = 4.583 ns; Loc. = PIN_B6; Fanout = 0; PIN Node = 'ID\[10\]'" {  } { { "d:/exe_files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/exe_files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "4.583 ns" { reg:inst1|lpm_ff:lpm_ff_component|dffs[10] ID[10] } "NODE_NAME" } } { "IFID.bdf" "" { Schematic "C:/Users/Asus/Desktop/Semi-Mips/IFID.bdf" { { 304 840 1016 320 "ID\[31..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.982 ns ( 43.25 % ) " "Info: Total cell delay = 1.982 ns ( 43.25 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.601 ns ( 56.75 % ) " "Info: Total interconnect delay = 2.601 ns ( 56.75 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/exe_files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/exe_files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "4.583 ns" { reg:inst1|lpm_ff:lpm_ff_component|dffs[10] ID[10] } "NODE_NAME" } } { "d:/exe_files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/exe_files/quartus/quartus/bin/Technology_Viewer.qrui" "4.583 ns" { reg:inst1|lpm_ff:lpm_ff_component|dffs[10] {} ID[10] {} } { 0.000ns 2.601ns } { 0.000ns 1.982ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/exe_files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/exe_files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.490 ns" { clock clock~clkctrl reg:inst1|lpm_ff:lpm_ff_component|dffs[10] } "NODE_NAME" } } { "d:/exe_files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/exe_files/quartus/quartus/bin/Technology_Viewer.qrui" "2.490 ns" { clock {} clock~combout {} clock~clkctrl {} reg:inst1|lpm_ff:lpm_ff_component|dffs[10] {} } { 0.000ns 0.000ns 0.343ns 0.675ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "d:/exe_files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/exe_files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "4.583 ns" { reg:inst1|lpm_ff:lpm_ff_component|dffs[10] ID[10] } "NODE_NAME" } } { "d:/exe_files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/exe_files/quartus/quartus/bin/Technology_Viewer.qrui" "4.583 ns" { reg:inst1|lpm_ff:lpm_ff_component|dffs[10] {} ID[10] {} } { 0.000ns 2.601ns } { 0.000ns 1.982ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "reg:inst1\|lpm_ff:lpm_ff_component\|dffs\[4\] ID_in\[4\] clock 0.332 ns register " "Info: th for register \"reg:inst1\|lpm_ff:lpm_ff_component\|dffs\[4\]\" (data pin = \"ID_in\[4\]\", clock pin = \"clock\") is 0.332 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock destination 2.480 ns + Longest register " "Info: + Longest clock path from clock \"clock\" to destination register is 2.480 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clock 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clock'" {  } { { "d:/exe_files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/exe_files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "IFID.bdf" "" { Schematic "C:/Users/Asus/Desktop/Semi-Mips/IFID.bdf" { { 368 48 216 384 "clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clock~clkctrl 2 COMB CLKCTRL_G3 78 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 78; COMB Node = 'clock~clkctrl'" {  } { { "d:/exe_files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/exe_files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clock clock~clkctrl } "NODE_NAME" } } { "IFID.bdf" "" { Schematic "C:/Users/Asus/Desktop/Semi-Mips/IFID.bdf" { { 368 48 216 384 "clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.665 ns) + CELL(0.618 ns) 2.480 ns reg:inst1\|lpm_ff:lpm_ff_component\|dffs\[4\] 3 REG LCFF_X6_Y15_N1 1 " "Info: 3: + IC(0.665 ns) + CELL(0.618 ns) = 2.480 ns; Loc. = LCFF_X6_Y15_N1; Fanout = 1; REG Node = 'reg:inst1\|lpm_ff:lpm_ff_component\|dffs\[4\]'" {  } { { "d:/exe_files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/exe_files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.283 ns" { clock~clkctrl reg:inst1|lpm_ff:lpm_ff_component|dffs[4] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "d:/exe_files/quartus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.35 % ) " "Info: Total cell delay = 1.472 ns ( 59.35 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.008 ns ( 40.65 % ) " "Info: Total interconnect delay = 1.008 ns ( 40.65 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/exe_files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/exe_files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.480 ns" { clock clock~clkctrl reg:inst1|lpm_ff:lpm_ff_component|dffs[4] } "NODE_NAME" } } { "d:/exe_files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/exe_files/quartus/quartus/bin/Technology_Viewer.qrui" "2.480 ns" { clock {} clock~combout {} clock~clkctrl {} reg:inst1|lpm_ff:lpm_ff_component|dffs[4] {} } { 0.000ns 0.000ns 0.343ns 0.665ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.149 ns + " "Info: + Micro hold delay of destination is 0.149 ns" {  } { { "lpm_ff.tdf" "" { Text "d:/exe_files/quartus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.297 ns - Shortest pin register " "Info: - Shortest pin to register delay is 2.297 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.864 ns) 0.864 ns ID_in\[4\] 1 PIN PIN_M21 1 " "Info: 1: + IC(0.000 ns) + CELL(0.864 ns) = 0.864 ns; Loc. = PIN_M21; Fanout = 1; PIN Node = 'ID_in\[4\]'" {  } { { "d:/exe_files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/exe_files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { ID_in[4] } "NODE_NAME" } } { "IFID.bdf" "" { Schematic "C:/Users/Asus/Desktop/Semi-Mips/IFID.bdf" { { 280 48 216 296 "ID_in\[31..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.124 ns) + CELL(0.309 ns) 2.297 ns reg:inst1\|lpm_ff:lpm_ff_component\|dffs\[4\] 2 REG LCFF_X6_Y15_N1 1 " "Info: 2: + IC(1.124 ns) + CELL(0.309 ns) = 2.297 ns; Loc. = LCFF_X6_Y15_N1; Fanout = 1; REG Node = 'reg:inst1\|lpm_ff:lpm_ff_component\|dffs\[4\]'" {  } { { "d:/exe_files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/exe_files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.433 ns" { ID_in[4] reg:inst1|lpm_ff:lpm_ff_component|dffs[4] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "d:/exe_files/quartus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.173 ns ( 51.07 % ) " "Info: Total cell delay = 1.173 ns ( 51.07 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.124 ns ( 48.93 % ) " "Info: Total interconnect delay = 1.124 ns ( 48.93 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/exe_files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/exe_files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.297 ns" { ID_in[4] reg:inst1|lpm_ff:lpm_ff_component|dffs[4] } "NODE_NAME" } } { "d:/exe_files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/exe_files/quartus/quartus/bin/Technology_Viewer.qrui" "2.297 ns" { ID_in[4] {} ID_in[4]~combout {} reg:inst1|lpm_ff:lpm_ff_component|dffs[4] {} } { 0.000ns 0.000ns 1.124ns } { 0.000ns 0.864ns 0.309ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/exe_files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/exe_files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.480 ns" { clock clock~clkctrl reg:inst1|lpm_ff:lpm_ff_component|dffs[4] } "NODE_NAME" } } { "d:/exe_files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/exe_files/quartus/quartus/bin/Technology_Viewer.qrui" "2.480 ns" { clock {} clock~combout {} clock~clkctrl {} reg:inst1|lpm_ff:lpm_ff_component|dffs[4] {} } { 0.000ns 0.000ns 0.343ns 0.665ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "d:/exe_files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/exe_files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.297 ns" { ID_in[4] reg:inst1|lpm_ff:lpm_ff_component|dffs[4] } "NODE_NAME" } } { "d:/exe_files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/exe_files/quartus/quartus/bin/Technology_Viewer.qrui" "2.297 ns" { ID_in[4] {} ID_in[4]~combout {} reg:inst1|lpm_ff:lpm_ff_component|dffs[4] {} } { 0.000ns 0.000ns 1.124ns } { 0.000ns 0.864ns 0.309ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "247 " "Info: Peak virtual memory: 247 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Aug 04 21:37:49 2020 " "Info: Processing ended: Tue Aug 04 21:37:49 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Info: Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Info: Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
