\t (00:00:00) allegro 16.6 P004 (v16-6-112G) Windows 32
\t (00:00:00)     Journal start - Sun Jan 29 22:06:12 2017
\t (00:00:00)         Host=QUINN-XPS User=dmigh Pid=10136 CPUs=4
\t (00:00:00) 
\t (00:00:02) Opening existing design...
\d (00:00:02) Database opened: C:/Users/dmigh/OneDrive/Documents/GitHub/OnyxPSU/Footprint/SnapEDA/DIGIKEY/R_0603/AllegroV16_6/STA_RNCP0603.dra
\i (00:00:02) trapsize 41
\i (00:00:02) trapsize 40
\i (00:00:02) trapsize 42
\i (00:00:02) trapsize 43
\i (00:00:02) trapsize 43
\i (00:00:03) zoom out 1 
\i (00:00:03) setwindow pcb
\i (00:00:03) zoom out 11.41 0.13
\i (00:00:03) trapsize 85
\i (00:00:03) zoom out 1 
\i (00:00:03) setwindow pcb
\i (00:00:03) zoom out 11.42 -0.04
\i (00:00:03) trapsize 170
\i (00:00:03) zoom out 1 
\i (00:00:03) setwindow pcb
\i (00:00:03) zoom out 11.43 -0.05
\i (00:00:03) trapsize 341
\i (00:00:04) zoom out 1 
\i (00:00:04) setwindow pcb
\i (00:00:04) zoom out -6.29 -18.44
\i (00:00:04) trapsize 681
\i (00:00:04) zoom in 1 
\i (00:00:04) setwindow pcb
\i (00:00:04) zoom in 117.20 -6.18
\i (00:00:04) trapsize 341
\i (00:00:05) exit 
\t (00:00:05)     Journal end - Sun Jan 29 22:06:17 2017
