library verilog;
use verilog.vl_types.all;
entity frcr_timer is
    port(
        iCLOCK          : in     vl_logic;
        inRESET         : in     vl_logic;
        iWR_ENA         : in     vl_logic;
        iRW_COUNTER     : in     vl_logic_vector(63 downto 0);
        oCOUNTER        : out    vl_logic_vector(63 downto 0)
    );
end frcr_timer;
