# Pymtl-v3 working directory

TODO or Problems (Updated May 29):
- [ ] enforce port direction checking
- [?] verilator debug information for combinational changes (hopeless)
- [?] master/slave PortBundle with in/out port?
- [?] connectable Const?
- [?] combinational/sequential variables of verilog import?
- [?] "cs" function variable constraint
