<stg><name>B_IO_L2_in_intra_trans_Pipeline_VITIS_LOOP_422_1_V</name>


<trans_list>

<trans id="126" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="127" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3" bw="4" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %c7_V = alloca i32 1

]]></Node>
<StgValue><ssdm name="c7_V"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="4" op_0_bw="32">
<![CDATA[
newFuncRoot:1 %c6_V = alloca i32 1

]]></Node>
<StgValue><ssdm name="c6_V"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="8" op_0_bw="32">
<![CDATA[
newFuncRoot:2 %indvar_flatten = alloca i32 1

]]></Node>
<StgValue><ssdm name="indvar_flatten"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="4" op_0_bw="32">
<![CDATA[
newFuncRoot:3 %c5_V = alloca i32 1

]]></Node>
<StgValue><ssdm name="c5_V"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="10" op_0_bw="32">
<![CDATA[
newFuncRoot:4 %indvar_flatten34 = alloca i32 1

]]></Node>
<StgValue><ssdm name="indvar_flatten34"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:5 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %fifo_B_PE_0_185, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:6 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i256 %local_B, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
newFuncRoot:7 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %fifo_B_PE_0_185, void @empty_5, i32 0, i32 0, void @empty_10, i32 0, i32 0, void @empty_10, void @empty_10, void @empty_10, i32 0, i32 0, i32 0, i32 0, void @empty_10, void @empty_10

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="0" op_0_bw="10" op_1_bw="10">
<![CDATA[
newFuncRoot:8 %store_ln0 = store i10 0, i10 %indvar_flatten34

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
newFuncRoot:9 %store_ln0 = store i4 0, i4 %c5_V

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
newFuncRoot:10 %store_ln0 = store i8 0, i8 %indvar_flatten

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
newFuncRoot:11 %store_ln0 = store i4 0, i4 %c6_V

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
newFuncRoot:12 %store_ln0 = store i4 0, i4 %c7_V

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:13 %br_ln0 = br void %.preheader.preheader

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="10" op_0_bw="10" op_1_bw="0">
<![CDATA[
.preheader.preheader:2 %indvar_flatten34_load = load i10 %indvar_flatten34

]]></Node>
<StgValue><ssdm name="indvar_flatten34_load"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader.preheader:17 %icmp_ln1069 = icmp_eq  i10 %indvar_flatten34_load, i10 512

]]></Node>
<StgValue><ssdm name="icmp_ln1069"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader.preheader:18 %add_ln1069_6 = add i10 %indvar_flatten34_load, i10 1

]]></Node>
<StgValue><ssdm name="add_ln1069_6"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader.preheader:19 %br_ln1069 = br i1 %icmp_ln1069, void %.preheader, void %.loopexit.loopexit.exitStub

]]></Node>
<StgValue><ssdm name="br_ln1069"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1069" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
.preheader:0 %c7_V_load = load i4 %c7_V

]]></Node>
<StgValue><ssdm name="c7_V_load"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1069" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
.preheader:1 %indvar_flatten_load = load i8 %indvar_flatten

]]></Node>
<StgValue><ssdm name="indvar_flatten_load"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1069" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader:5 %icmp_ln1069_11 = icmp_eq  i8 %indvar_flatten_load, i8 64

]]></Node>
<StgValue><ssdm name="icmp_ln1069_11"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1069" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader:29 %xor_ln422 = xor i1 %icmp_ln1069_11, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln422"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1069" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader:30 %icmp_ln106929 = icmp_eq  i4 %c7_V_load, i4 8

]]></Node>
<StgValue><ssdm name="icmp_ln106929"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1069" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader:31 %and_ln422 = and i1 %icmp_ln106929, i1 %xor_ln422

]]></Node>
<StgValue><ssdm name="and_ln422"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1069" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader:63 %add_ln870_8 = add i4 %c7_V_load, i4 1

]]></Node>
<StgValue><ssdm name="add_ln870_8"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1069" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader:64 %or_ln870 = or i1 %and_ln422, i1 %icmp_ln1069_11

]]></Node>
<StgValue><ssdm name="or_ln870"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1069" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
.preheader:65 %select_ln870 = select i1 %or_ln870, i4 1, i4 %add_ln870_8

]]></Node>
<StgValue><ssdm name="select_ln870"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1069" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader:66 %add_ln1069 = add i8 %indvar_flatten_load, i8 1

]]></Node>
<StgValue><ssdm name="add_ln1069"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1069" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader:67 %select_ln1069_19 = select i1 %icmp_ln1069_11, i8 1, i8 %add_ln1069

]]></Node>
<StgValue><ssdm name="select_ln1069_19"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1069" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="0" op_0_bw="10" op_1_bw="10" op_2_bw="0" op_3_bw="0">
<![CDATA[
.preheader:68 %store_ln1069 = store i10 %add_ln1069_6, i10 %indvar_flatten34

]]></Node>
<StgValue><ssdm name="store_ln1069"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1069" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0" op_3_bw="0">
<![CDATA[
.preheader:70 %store_ln1069 = store i8 %select_ln1069_19, i8 %indvar_flatten

]]></Node>
<StgValue><ssdm name="store_ln1069"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1069" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="0" op_0_bw="4" op_1_bw="4" op_2_bw="0" op_3_bw="0">
<![CDATA[
.preheader:72 %store_ln870 = store i4 %select_ln870, i4 %c7_V

]]></Node>
<StgValue><ssdm name="store_ln870"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="38" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
.preheader.preheader:0 %c6_V_1 = load i4 %c6_V

]]></Node>
<StgValue><ssdm name="c6_V_1"/></StgValue>
</operation>

<operation id="39" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
.preheader.preheader:1 %c5_V_5 = load i4 %c5_V

]]></Node>
<StgValue><ssdm name="c5_V_5"/></StgValue>
</operation>

<operation id="40" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="1" op_0_bw="1" op_1_bw="4" op_2_bw="32">
<![CDATA[
.preheader.preheader:3 %tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i4.i32, i4 %c5_V_5, i32 3

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="41" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="3" op_0_bw="1">
<![CDATA[
.preheader.preheader:4 %zext_ln1069 = zext i1 %tmp

]]></Node>
<StgValue><ssdm name="zext_ln1069"/></StgValue>
</operation>

<operation id="42" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="3" op_0_bw="4">
<![CDATA[
.preheader.preheader:5 %empty = trunc i4 %c6_V_1

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="43" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader.preheader:6 %empty_168 = add i3 %empty, i3 %zext_ln1069

]]></Node>
<StgValue><ssdm name="empty_168"/></StgValue>
</operation>

<operation id="44" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="64" op_0_bw="3">
<![CDATA[
.preheader.preheader:7 %p_cast = zext i3 %empty_168

]]></Node>
<StgValue><ssdm name="p_cast"/></StgValue>
</operation>

<operation id="45" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="3" op_0_bw="256" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:8 %local_B_addr = getelementptr i256 %local_B, i64 0, i64 %p_cast

]]></Node>
<StgValue><ssdm name="local_B_addr"/></StgValue>
</operation>

<operation id="46" st_id="2" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1069_11" val="0"/>
<literal name="icmp_ln106929" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="256" op_0_bw="3">
<![CDATA[
.preheader.preheader:9 %in_data_V = load i3 %local_B_addr

]]></Node>
<StgValue><ssdm name="in_data_V"/></StgValue>
</operation>

<operation id="47" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1069" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader:2 %add_ln870 = add i4 %c5_V_5, i4 1

]]></Node>
<StgValue><ssdm name="add_ln870"/></StgValue>
</operation>

<operation id="48" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1069" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
.preheader:6 %select_ln422 = select i1 %icmp_ln1069_11, i4 0, i4 %c6_V_1

]]></Node>
<StgValue><ssdm name="select_ln422"/></StgValue>
</operation>

<operation id="49" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1069" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="1" op_0_bw="1" op_1_bw="4" op_2_bw="32">
<![CDATA[
.preheader:7 %tmp_2 = bitselect i1 @_ssdm_op_BitSelect.i1.i4.i32, i4 %add_ln870, i32 3

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="50" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1069" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="64" op_0_bw="1">
<![CDATA[
.preheader:8 %conv_i46_mid1 = zext i1 %tmp_2

]]></Node>
<StgValue><ssdm name="conv_i46_mid1"/></StgValue>
</operation>

<operation id="51" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1069" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
.preheader:9 %select_ln422_1 = select i1 %icmp_ln1069_11, i1 %tmp_2, i1 %tmp

]]></Node>
<StgValue><ssdm name="select_ln422_1"/></StgValue>
</operation>

<operation id="52" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1069" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="3" op_0_bw="1">
<![CDATA[
.preheader:10 %zext_ln422 = zext i1 %select_ln422_1

]]></Node>
<StgValue><ssdm name="zext_ln422"/></StgValue>
</operation>

<operation id="53" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1069" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
.preheader:11 %select_ln422_2 = select i1 %icmp_ln1069_11, i4 %add_ln870, i4 %c5_V_5

]]></Node>
<StgValue><ssdm name="select_ln422_2"/></StgValue>
</operation>

<operation id="54" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1069" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="3" op_0_bw="4">
<![CDATA[
.preheader:12 %trunc_ln422 = trunc i4 %select_ln422_2

]]></Node>
<StgValue><ssdm name="trunc_ln422"/></StgValue>
</operation>

<operation id="55" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1069" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="3" op_0_bw="256" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader:13 %local_B_addr_1 = getelementptr i256 %local_B, i64 0, i64 %conv_i46_mid1

]]></Node>
<StgValue><ssdm name="local_B_addr_1"/></StgValue>
</operation>

<operation id="56" st_id="2" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1069" val="0"/>
<literal name="icmp_ln1069_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="256" op_0_bw="3">
<![CDATA[
.preheader:14 %local_B_load_1 = load i3 %local_B_addr_1

]]></Node>
<StgValue><ssdm name="local_B_load_1"/></StgValue>
</operation>

<operation id="57" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1069" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader:32 %add_ln870_7 = add i4 %select_ln422, i4 1

]]></Node>
<StgValue><ssdm name="add_ln870_7"/></StgValue>
</operation>

<operation id="58" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1069" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="3" op_0_bw="4">
<![CDATA[
.preheader:34 %empty_170 = trunc i4 %add_ln870_7

]]></Node>
<StgValue><ssdm name="empty_170"/></StgValue>
</operation>

<operation id="59" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1069" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader:35 %empty_171 = add i3 %empty_170, i3 %zext_ln422

]]></Node>
<StgValue><ssdm name="empty_171"/></StgValue>
</operation>

<operation id="60" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1069" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="64" op_0_bw="3">
<![CDATA[
.preheader:36 %p_cast1 = zext i3 %empty_171

]]></Node>
<StgValue><ssdm name="p_cast1"/></StgValue>
</operation>

<operation id="61" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1069" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="3" op_0_bw="256" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader:37 %local_B_addr_2 = getelementptr i256 %local_B, i64 0, i64 %p_cast1

]]></Node>
<StgValue><ssdm name="local_B_addr_2"/></StgValue>
</operation>

<operation id="62" st_id="2" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1069" val="0"/>
<literal name="icmp_ln1069_11" val="0"/>
<literal name="icmp_ln106929" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="256" op_0_bw="3">
<![CDATA[
.preheader:38 %local_B_load_2 = load i3 %local_B_addr_2

]]></Node>
<StgValue><ssdm name="local_B_load_2"/></StgValue>
</operation>

<operation id="63" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1069" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
.preheader:58 %select_ln1069_18 = select i1 %and_ln422, i4 %add_ln870_7, i4 %select_ln422

]]></Node>
<StgValue><ssdm name="select_ln1069_18"/></StgValue>
</operation>

<operation id="64" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1069" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="0" op_0_bw="4" op_1_bw="4" op_2_bw="0" op_3_bw="0">
<![CDATA[
.preheader:69 %store_ln422 = store i4 %select_ln422_2, i4 %c5_V

]]></Node>
<StgValue><ssdm name="store_ln422"/></StgValue>
</operation>

<operation id="65" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1069" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="0" op_0_bw="4" op_1_bw="4" op_2_bw="0" op_3_bw="0">
<![CDATA[
.preheader:71 %store_ln1069 = store i4 %select_ln1069_18, i4 %c6_V

]]></Node>
<StgValue><ssdm name="store_ln1069"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="66" st_id="3" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1069_11" val="0"/>
<literal name="icmp_ln106929" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="256" op_0_bw="3">
<![CDATA[
.preheader.preheader:9 %in_data_V = load i3 %local_B_addr

]]></Node>
<StgValue><ssdm name="in_data_V"/></StgValue>
</operation>

<operation id="67" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1069_11" val="0"/>
<literal name="and_ln422" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="32" op_0_bw="32" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:10 %data_split_V_1 = partselect i32 @_ssdm_op_PartSelect.i32.i256.i32.i32, i256 %in_data_V, i32 32, i32 63

]]></Node>
<StgValue><ssdm name="data_split_V_1"/></StgValue>
</operation>

<operation id="68" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1069_11" val="0"/>
<literal name="and_ln422" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="32" op_0_bw="32" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:11 %data_split_V_2 = partselect i32 @_ssdm_op_PartSelect.i32.i256.i32.i32, i256 %in_data_V, i32 64, i32 95

]]></Node>
<StgValue><ssdm name="data_split_V_2"/></StgValue>
</operation>

<operation id="69" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1069_11" val="0"/>
<literal name="and_ln422" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="32" op_0_bw="32" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:12 %data_split_V_3 = partselect i32 @_ssdm_op_PartSelect.i32.i256.i32.i32, i256 %in_data_V, i32 96, i32 127

]]></Node>
<StgValue><ssdm name="data_split_V_3"/></StgValue>
</operation>

<operation id="70" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1069_11" val="0"/>
<literal name="and_ln422" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="32" op_0_bw="32" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:13 %data_split_V_4 = partselect i32 @_ssdm_op_PartSelect.i32.i256.i32.i32, i256 %in_data_V, i32 128, i32 159

]]></Node>
<StgValue><ssdm name="data_split_V_4"/></StgValue>
</operation>

<operation id="71" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1069_11" val="0"/>
<literal name="and_ln422" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="32" op_0_bw="32" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:14 %data_split_V_5 = partselect i32 @_ssdm_op_PartSelect.i32.i256.i32.i32, i256 %in_data_V, i32 160, i32 191

]]></Node>
<StgValue><ssdm name="data_split_V_5"/></StgValue>
</operation>

<operation id="72" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1069_11" val="0"/>
<literal name="and_ln422" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="32" op_0_bw="32" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:15 %data_split_V_6 = partselect i32 @_ssdm_op_PartSelect.i32.i256.i32.i32, i256 %in_data_V, i32 192, i32 223

]]></Node>
<StgValue><ssdm name="data_split_V_6"/></StgValue>
</operation>

<operation id="73" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1069_11" val="0"/>
<literal name="and_ln422" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="32" op_0_bw="32" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:16 %data_split_V_7 = partselect i32 @_ssdm_op_PartSelect.i32.i256.i32.i32, i256 %in_data_V, i32 224, i32 255

]]></Node>
<StgValue><ssdm name="data_split_V_7"/></StgValue>
</operation>

<operation id="74" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1069" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.preheader:3 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_422_1_VITIS_LOOP_424_2_VITIS_LOOP_426_3

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="75" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1069" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader:4 %empty_169 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 512, i64 512, i64 512

]]></Node>
<StgValue><ssdm name="empty_169"/></StgValue>
</operation>

<operation id="76" st_id="3" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1069" val="0"/>
<literal name="icmp_ln1069_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="256" op_0_bw="3">
<![CDATA[
.preheader:14 %local_B_load_1 = load i3 %local_B_addr_1

]]></Node>
<StgValue><ssdm name="local_B_load_1"/></StgValue>
</operation>

<operation id="77" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1069" val="0"/>
<literal name="icmp_ln1069_11" val="1"/>
<literal name="and_ln422" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="32" op_0_bw="32" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader:15 %data_split_V_1_mid = partselect i32 @_ssdm_op_PartSelect.i32.i256.i32.i32, i256 %local_B_load_1, i32 32, i32 63

]]></Node>
<StgValue><ssdm name="data_split_V_1_mid"/></StgValue>
</operation>

<operation id="78" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1069" val="0"/>
<literal name="and_ln422" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader:16 %select_ln422_3 = select i1 %icmp_ln1069_11, i32 %data_split_V_1_mid, i32 %data_split_V_1

]]></Node>
<StgValue><ssdm name="select_ln422_3"/></StgValue>
</operation>

<operation id="79" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1069" val="0"/>
<literal name="icmp_ln1069_11" val="1"/>
<literal name="and_ln422" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="32" op_0_bw="32" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader:17 %data_split_V_2_mid = partselect i32 @_ssdm_op_PartSelect.i32.i256.i32.i32, i256 %local_B_load_1, i32 64, i32 95

]]></Node>
<StgValue><ssdm name="data_split_V_2_mid"/></StgValue>
</operation>

<operation id="80" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1069" val="0"/>
<literal name="and_ln422" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader:18 %select_ln422_4 = select i1 %icmp_ln1069_11, i32 %data_split_V_2_mid, i32 %data_split_V_2

]]></Node>
<StgValue><ssdm name="select_ln422_4"/></StgValue>
</operation>

<operation id="81" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1069" val="0"/>
<literal name="icmp_ln1069_11" val="1"/>
<literal name="and_ln422" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="32" op_0_bw="32" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader:19 %data_split_V_3_mid = partselect i32 @_ssdm_op_PartSelect.i32.i256.i32.i32, i256 %local_B_load_1, i32 96, i32 127

]]></Node>
<StgValue><ssdm name="data_split_V_3_mid"/></StgValue>
</operation>

<operation id="82" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1069" val="0"/>
<literal name="and_ln422" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader:20 %select_ln422_5 = select i1 %icmp_ln1069_11, i32 %data_split_V_3_mid, i32 %data_split_V_3

]]></Node>
<StgValue><ssdm name="select_ln422_5"/></StgValue>
</operation>

<operation id="83" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1069" val="0"/>
<literal name="icmp_ln1069_11" val="1"/>
<literal name="and_ln422" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="32" op_0_bw="32" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader:21 %data_split_V_4_mid = partselect i32 @_ssdm_op_PartSelect.i32.i256.i32.i32, i256 %local_B_load_1, i32 128, i32 159

]]></Node>
<StgValue><ssdm name="data_split_V_4_mid"/></StgValue>
</operation>

<operation id="84" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1069" val="0"/>
<literal name="and_ln422" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader:22 %select_ln422_6 = select i1 %icmp_ln1069_11, i32 %data_split_V_4_mid, i32 %data_split_V_4

]]></Node>
<StgValue><ssdm name="select_ln422_6"/></StgValue>
</operation>

<operation id="85" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1069" val="0"/>
<literal name="icmp_ln1069_11" val="1"/>
<literal name="and_ln422" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="32" op_0_bw="32" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader:23 %data_split_V_5_mid = partselect i32 @_ssdm_op_PartSelect.i32.i256.i32.i32, i256 %local_B_load_1, i32 160, i32 191

]]></Node>
<StgValue><ssdm name="data_split_V_5_mid"/></StgValue>
</operation>

<operation id="86" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1069" val="0"/>
<literal name="and_ln422" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader:24 %select_ln422_7 = select i1 %icmp_ln1069_11, i32 %data_split_V_5_mid, i32 %data_split_V_5

]]></Node>
<StgValue><ssdm name="select_ln422_7"/></StgValue>
</operation>

<operation id="87" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1069" val="0"/>
<literal name="icmp_ln1069_11" val="1"/>
<literal name="and_ln422" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="32" op_0_bw="32" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader:25 %data_split_V_6_mid = partselect i32 @_ssdm_op_PartSelect.i32.i256.i32.i32, i256 %local_B_load_1, i32 192, i32 223

]]></Node>
<StgValue><ssdm name="data_split_V_6_mid"/></StgValue>
</operation>

<operation id="88" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1069" val="0"/>
<literal name="and_ln422" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader:26 %select_ln422_8 = select i1 %icmp_ln1069_11, i32 %data_split_V_6_mid, i32 %data_split_V_6

]]></Node>
<StgValue><ssdm name="select_ln422_8"/></StgValue>
</operation>

<operation id="89" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1069" val="0"/>
<literal name="icmp_ln1069_11" val="1"/>
<literal name="and_ln422" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="32" op_0_bw="32" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader:27 %data_split_V_7_mid = partselect i32 @_ssdm_op_PartSelect.i32.i256.i32.i32, i256 %local_B_load_1, i32 224, i32 255

]]></Node>
<StgValue><ssdm name="data_split_V_7_mid"/></StgValue>
</operation>

<operation id="90" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1069" val="0"/>
<literal name="and_ln422" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader:28 %select_ln422_9 = select i1 %icmp_ln1069_11, i32 %data_split_V_7_mid, i32 %data_split_V_7

]]></Node>
<StgValue><ssdm name="select_ln422_9"/></StgValue>
</operation>

<operation id="91" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1069" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.preheader:33 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_424_2_VITIS_LOOP_426_3_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="92" st_id="3" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1069" val="0"/>
<literal name="icmp_ln1069_11" val="0"/>
<literal name="icmp_ln106929" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="256" op_0_bw="3">
<![CDATA[
.preheader:38 %local_B_load_2 = load i3 %local_B_addr_2

]]></Node>
<StgValue><ssdm name="local_B_load_2"/></StgValue>
</operation>

<operation id="93" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1069" val="0"/>
<literal name="and_ln422" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="32" op_0_bw="256">
<![CDATA[
.preheader:39 %trunc_ln1069 = trunc i256 %local_B_load_2

]]></Node>
<StgValue><ssdm name="trunc_ln1069"/></StgValue>
</operation>

<operation id="94" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1069" val="0"/>
<literal name="icmp_ln1069_11" val="1"/>
<literal name="and_ln422" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="32" op_0_bw="256">
<![CDATA[
.preheader:40 %trunc_ln1069_2 = trunc i256 %local_B_load_1

]]></Node>
<StgValue><ssdm name="trunc_ln1069_2"/></StgValue>
</operation>

<operation id="95" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1069" val="0"/>
<literal name="icmp_ln1069_11" val="0"/>
<literal name="and_ln422" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="32" op_0_bw="256">
<![CDATA[
.preheader:41 %trunc_ln1069_3 = trunc i256 %in_data_V

]]></Node>
<StgValue><ssdm name="trunc_ln1069_3"/></StgValue>
</operation>

<operation id="96" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1069" val="0"/>
<literal name="and_ln422" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader:42 %select_ln422_10 = select i1 %icmp_ln1069_11, i32 %trunc_ln1069_2, i32 %trunc_ln1069_3

]]></Node>
<StgValue><ssdm name="select_ln422_10"/></StgValue>
</operation>

<operation id="97" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1069" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader:43 %select_ln1069 = select i1 %and_ln422, i32 %trunc_ln1069, i32 %select_ln422_10

]]></Node>
<StgValue><ssdm name="select_ln1069"/></StgValue>
</operation>

<operation id="98" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1069" val="0"/>
<literal name="and_ln422" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="32" op_0_bw="32" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader:44 %data_split_V_1_mid1 = partselect i32 @_ssdm_op_PartSelect.i32.i256.i32.i32, i256 %local_B_load_2, i32 32, i32 63

]]></Node>
<StgValue><ssdm name="data_split_V_1_mid1"/></StgValue>
</operation>

<operation id="99" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1069" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader:45 %select_ln1069_11 = select i1 %and_ln422, i32 %data_split_V_1_mid1, i32 %select_ln422_3

]]></Node>
<StgValue><ssdm name="select_ln1069_11"/></StgValue>
</operation>

<operation id="100" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1069" val="0"/>
<literal name="and_ln422" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="32" op_0_bw="32" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader:46 %data_split_V_2_mid1 = partselect i32 @_ssdm_op_PartSelect.i32.i256.i32.i32, i256 %local_B_load_2, i32 64, i32 95

]]></Node>
<StgValue><ssdm name="data_split_V_2_mid1"/></StgValue>
</operation>

<operation id="101" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1069" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader:47 %select_ln1069_12 = select i1 %and_ln422, i32 %data_split_V_2_mid1, i32 %select_ln422_4

]]></Node>
<StgValue><ssdm name="select_ln1069_12"/></StgValue>
</operation>

<operation id="102" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1069" val="0"/>
<literal name="and_ln422" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="32" op_0_bw="32" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader:48 %data_split_V_3_mid1 = partselect i32 @_ssdm_op_PartSelect.i32.i256.i32.i32, i256 %local_B_load_2, i32 96, i32 127

]]></Node>
<StgValue><ssdm name="data_split_V_3_mid1"/></StgValue>
</operation>

<operation id="103" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1069" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader:49 %select_ln1069_13 = select i1 %and_ln422, i32 %data_split_V_3_mid1, i32 %select_ln422_5

]]></Node>
<StgValue><ssdm name="select_ln1069_13"/></StgValue>
</operation>

<operation id="104" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1069" val="0"/>
<literal name="and_ln422" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="32" op_0_bw="32" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader:50 %data_split_V_4_mid1 = partselect i32 @_ssdm_op_PartSelect.i32.i256.i32.i32, i256 %local_B_load_2, i32 128, i32 159

]]></Node>
<StgValue><ssdm name="data_split_V_4_mid1"/></StgValue>
</operation>

<operation id="105" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1069" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader:51 %select_ln1069_14 = select i1 %and_ln422, i32 %data_split_V_4_mid1, i32 %select_ln422_6

]]></Node>
<StgValue><ssdm name="select_ln1069_14"/></StgValue>
</operation>

<operation id="106" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1069" val="0"/>
<literal name="and_ln422" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="32" op_0_bw="32" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader:52 %data_split_V_5_mid1 = partselect i32 @_ssdm_op_PartSelect.i32.i256.i32.i32, i256 %local_B_load_2, i32 160, i32 191

]]></Node>
<StgValue><ssdm name="data_split_V_5_mid1"/></StgValue>
</operation>

<operation id="107" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1069" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader:53 %select_ln1069_15 = select i1 %and_ln422, i32 %data_split_V_5_mid1, i32 %select_ln422_7

]]></Node>
<StgValue><ssdm name="select_ln1069_15"/></StgValue>
</operation>

<operation id="108" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1069" val="0"/>
<literal name="and_ln422" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="32" op_0_bw="32" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader:54 %data_split_V_6_mid1 = partselect i32 @_ssdm_op_PartSelect.i32.i256.i32.i32, i256 %local_B_load_2, i32 192, i32 223

]]></Node>
<StgValue><ssdm name="data_split_V_6_mid1"/></StgValue>
</operation>

<operation id="109" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1069" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader:55 %select_ln1069_16 = select i1 %and_ln422, i32 %data_split_V_6_mid1, i32 %select_ln422_8

]]></Node>
<StgValue><ssdm name="select_ln1069_16"/></StgValue>
</operation>

<operation id="110" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1069" val="0"/>
<literal name="and_ln422" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="32" op_0_bw="32" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader:56 %data_split_V_7_mid1 = partselect i32 @_ssdm_op_PartSelect.i32.i256.i32.i32, i256 %local_B_load_2, i32 224, i32 255

]]></Node>
<StgValue><ssdm name="data_split_V_7_mid1"/></StgValue>
</operation>

<operation id="111" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1069" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader:57 %select_ln1069_17 = select i1 %and_ln422, i32 %data_split_V_7_mid1, i32 %select_ln422_9

]]></Node>
<StgValue><ssdm name="select_ln1069_17"/></StgValue>
</operation>

<operation id="112" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1069" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
.preheader:59 %specpipeline_ln426 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_10

]]></Node>
<StgValue><ssdm name="specpipeline_ln426"/></StgValue>
</operation>

<operation id="113" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1069" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.preheader:60 %specloopname_ln426 = specloopname void @_ssdm_op_SpecLoopName, void @empty_46

]]></Node>
<StgValue><ssdm name="specloopname_ln426"/></StgValue>
</operation>

<operation id="114" st_id="3" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1069" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="3">
<![CDATA[
.preheader:61 %p_0 = mux i32 @_ssdm_op_Mux.ap_auto.8i32.i3, i32 %select_ln1069, i32 %select_ln1069_11, i32 %select_ln1069_12, i32 %select_ln1069_13, i32 %select_ln1069_14, i32 %select_ln1069_15, i32 %select_ln1069_16, i32 %select_ln1069_17, i3 %trunc_ln422

]]></Node>
<StgValue><ssdm name="p_0"/></StgValue>
</operation>

<operation id="115" st_id="3" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1069" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader:62 %write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %fifo_B_PE_0_185, i32 %p_0

]]></Node>
<StgValue><ssdm name="write_ln174"/></StgValue>
</operation>

<operation id="116" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1069" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="0" op_0_bw="0">
<![CDATA[
.preheader:73 %br_ln0 = br void %.preheader.preheader

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="117" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1069" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="0">
<![CDATA[
.loopexit.loopexit.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
