<stg><name>compute</name>


<trans_list>

<trans id="41" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="42" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="43" from="3" to="4">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln131" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="45" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="46" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="47" from="6" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="7" op_0_bw="32">
<![CDATA[
entry:0 %i = alloca i32 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="7" op_0_bw="32">
<![CDATA[
entry:1 %indvars_iv3 = alloca i32 1

]]></Node>
<StgValue><ssdm name="indvars_iv3"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:9 %reg_file_0_0_addr = getelementptr i16 %reg_file_0_0, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="reg_file_0_0_addr"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="16" op_0_bw="11">
<![CDATA[
entry:10 %reg_file_0_0_load = load i11 %reg_file_0_0_addr

]]></Node>
<StgValue><ssdm name="reg_file_0_0_load"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="7" op_1_bw="7">
<![CDATA[
entry:11 %store_ln131 = store i7 64, i7 %indvars_iv3

]]></Node>
<StgValue><ssdm name="store_ln131"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="7" op_1_bw="7">
<![CDATA[
entry:12 %store_ln131 = store i7 0, i7 %i

]]></Node>
<StgValue><ssdm name="store_ln131"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="13" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:2 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %reg_file_0_0, i64 666, i64 30, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="14" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:3 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %reg_file_2_0, i64 666, i64 30, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="15" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:4 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %reg_file_2_1, i64 666, i64 30, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="16" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:5 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %reg_file_3_0, i64 666, i64 30, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="17" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:6 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %reg_file_3_1, i64 666, i64 30, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="18" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:7 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %reg_file_4_0, i64 666, i64 30, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="19" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:8 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %reg_file_4_1, i64 666, i64 30, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="20" st_id="2" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="16" op_0_bw="11">
<![CDATA[
entry:10 %reg_file_0_0_load = load i11 %reg_file_0_0_addr

]]></Node>
<StgValue><ssdm name="reg_file_0_0_load"/></StgValue>
</operation>

<operation id="21" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="0">
<![CDATA[
entry:13 %br_ln131 = br void %VITIS_LOOP_132_2

]]></Node>
<StgValue><ssdm name="br_ln131"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="22" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="7" op_0_bw="7" op_1_bw="0">
<![CDATA[
VITIS_LOOP_132_2:0 %k = load i7 %i

]]></Node>
<StgValue><ssdm name="k"/></StgValue>
</operation>

<operation id="23" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
VITIS_LOOP_132_2:1 %icmp_ln131 = icmp_eq  i7 %k, i7 64

]]></Node>
<StgValue><ssdm name="icmp_ln131"/></StgValue>
</operation>

<operation id="24" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
VITIS_LOOP_132_2:2 %empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 64, i64 64, i64 64

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="25" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
VITIS_LOOP_132_2:3 %add_ln131 = add i7 %k, i7 1

]]></Node>
<StgValue><ssdm name="add_ln131"/></StgValue>
</operation>

<operation id="26" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
VITIS_LOOP_132_2:4 %br_ln131 = br i1 %icmp_ln131, void %VITIS_LOOP_132_2.split, void %for.end34

]]></Node>
<StgValue><ssdm name="br_ln131"/></StgValue>
</operation>

<operation id="27" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln131" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="6" op_0_bw="7">
<![CDATA[
VITIS_LOOP_132_2.split:1 %trunc_ln130 = trunc i7 %k

]]></Node>
<StgValue><ssdm name="trunc_ln130"/></StgValue>
</operation>

<operation id="28" st_id="3" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln131" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="6">
<![CDATA[
VITIS_LOOP_132_2.split:4 %call_ln130 = call void @compute_Pipeline_VITIS_LOOP_132_2, i16 %reg_file_4_1, i16 %reg_file_4_0, i6 %trunc_ln130

]]></Node>
<StgValue><ssdm name="call_ln130"/></StgValue>
</operation>

<operation id="29" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln131" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="0" op_0_bw="7" op_1_bw="7" op_2_bw="0" op_3_bw="0">
<![CDATA[
VITIS_LOOP_132_2.split:9 %store_ln131 = store i7 %add_ln131, i7 %i

]]></Node>
<StgValue><ssdm name="store_ln131"/></StgValue>
</operation>

<operation id="30" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln131" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="0">
<![CDATA[
for.end34:0 %ret_ln149 = ret

]]></Node>
<StgValue><ssdm name="ret_ln149"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="31" st_id="4" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="6">
<![CDATA[
VITIS_LOOP_132_2.split:4 %call_ln130 = call void @compute_Pipeline_VITIS_LOOP_132_2, i16 %reg_file_4_1, i16 %reg_file_4_0, i6 %trunc_ln130

]]></Node>
<StgValue><ssdm name="call_ln130"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="32" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="7" op_0_bw="7" op_1_bw="0">
<![CDATA[
VITIS_LOOP_132_2.split:0 %indvars_iv3_load = load i7 %indvars_iv3

]]></Node>
<StgValue><ssdm name="indvars_iv3_load"/></StgValue>
</operation>

<operation id="33" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="11" op_0_bw="11" op_1_bw="6" op_2_bw="5">
<![CDATA[
VITIS_LOOP_132_2.split:3 %shl_ln = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i6.i5, i6 %trunc_ln130, i5 0

]]></Node>
<StgValue><ssdm name="shl_ln"/></StgValue>
</operation>

<operation id="34" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="13" op_0_bw="13" op_1_bw="7" op_2_bw="6">
<![CDATA[
VITIS_LOOP_132_2.split:5 %tmp_s = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i7.i6, i7 %indvars_iv3_load, i6 0

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="35" st_id="5" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="0" op_0_bw="0" op_1_bw="6" op_2_bw="11" op_3_bw="16" op_4_bw="16" op_5_bw="13" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="6" op_12_bw="0" op_13_bw="0">
<![CDATA[
VITIS_LOOP_132_2.split:6 %call_ln130 = call void @compute_Pipeline_VITIS_LOOP_138_3_VITIS_LOOP_141_4, i6 %trunc_ln130, i11 %shl_ln, i16 %reg_file_2_0, i16 %reg_file_2_1, i13 %tmp_s, i16 %reg_file_0_0_load, i16 %reg_file_4_1, i16 %reg_file_4_0, i16 %reg_file_3_1, i16 %reg_file_3_0, i6 %trunc_ln130

]]></Node>
<StgValue><ssdm name="call_ln130"/></StgValue>
</operation>

<operation id="36" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
VITIS_LOOP_132_2.split:7 %add_ln131_1 = add i7 %indvars_iv3_load, i7 127

]]></Node>
<StgValue><ssdm name="add_ln131_1"/></StgValue>
</operation>

<operation id="37" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="0" op_0_bw="7" op_1_bw="7" op_2_bw="0" op_3_bw="0">
<![CDATA[
VITIS_LOOP_132_2.split:8 %store_ln131 = store i7 %add_ln131_1, i7 %indvars_iv3

]]></Node>
<StgValue><ssdm name="store_ln131"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="38" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
VITIS_LOOP_132_2.split:2 %specloopname_ln130 = specloopname void @_ssdm_op_SpecLoopName, void @empty_14

]]></Node>
<StgValue><ssdm name="specloopname_ln130"/></StgValue>
</operation>

<operation id="39" st_id="6" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="0" op_0_bw="0" op_1_bw="6" op_2_bw="11" op_3_bw="16" op_4_bw="16" op_5_bw="13" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="6" op_12_bw="0" op_13_bw="0">
<![CDATA[
VITIS_LOOP_132_2.split:6 %call_ln130 = call void @compute_Pipeline_VITIS_LOOP_138_3_VITIS_LOOP_141_4, i6 %trunc_ln130, i11 %shl_ln, i16 %reg_file_2_0, i16 %reg_file_2_1, i13 %tmp_s, i16 %reg_file_0_0_load, i16 %reg_file_4_1, i16 %reg_file_4_0, i16 %reg_file_3_1, i16 %reg_file_3_0, i6 %trunc_ln130

]]></Node>
<StgValue><ssdm name="call_ln130"/></StgValue>
</operation>

<operation id="40" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="0" op_0_bw="0">
<![CDATA[
VITIS_LOOP_132_2.split:10 %br_ln131 = br void %VITIS_LOOP_132_2

]]></Node>
<StgValue><ssdm name="br_ln131"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="48" name="reg_file_0_0" dir="0" iftype="1">
<core>RAM_T2P_BRAM</core><StgValue><ssdm name="reg_file_0_0"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="49" name="reg_file_2_0" dir="0" iftype="1">
<core>RAM_T2P_BRAM</core><StgValue><ssdm name="reg_file_2_0"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</port>
<port id="50" name="reg_file_2_1" dir="0" iftype="1">
<core>RAM_T2P_BRAM</core><StgValue><ssdm name="reg_file_2_1"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</port>
<port id="51" name="reg_file_3_0" dir="0" iftype="1">
<core>RAM_T2P_BRAM</core><StgValue><ssdm name="reg_file_3_0"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="52" name="reg_file_3_1" dir="0" iftype="1">
<core>RAM_T2P_BRAM</core><StgValue><ssdm name="reg_file_3_1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="53" name="reg_file_4_0" dir="2" iftype="1">
<core>RAM_T2P_BRAM</core><StgValue><ssdm name="reg_file_4_0"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</port>
<port id="54" name="reg_file_4_1" dir="2" iftype="1">
<core>RAM_T2P_BRAM</core><StgValue><ssdm name="reg_file_4_1"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</port>
</ports>


<dataflows>
<dataflow id="56" from="StgValue_55" to="i" fromId="55" toId="7">
</dataflow>
<dataflow id="57" from="StgValue_55" to="indvars_iv3" fromId="55" toId="8">
</dataflow>
<dataflow id="58" from="reg_file_0_0" to="reg_file_0_0_addr" fromId="48" toId="9">
</dataflow>
<dataflow id="60" from="StgValue_59" to="reg_file_0_0_addr" fromId="59" toId="9">
</dataflow>
<dataflow id="61" from="StgValue_59" to="reg_file_0_0_addr" fromId="59" toId="9">
</dataflow>
<dataflow id="62" from="reg_file_0_0_addr" to="reg_file_0_0_load" fromId="9" toId="10">
</dataflow>
<dataflow id="64" from="StgValue_63" to="store_ln131" fromId="63" toId="11">
</dataflow>
<dataflow id="65" from="indvars_iv3" to="store_ln131" fromId="8" toId="11">
</dataflow>
<dataflow id="67" from="StgValue_66" to="store_ln131" fromId="66" toId="12">
</dataflow>
<dataflow id="68" from="i" to="store_ln131" fromId="7" toId="12">
</dataflow>
<dataflow id="70" from="_ssdm_op_SpecMemCore" to="specmemcore_ln0" fromId="69" toId="13">
</dataflow>
<dataflow id="71" from="reg_file_0_0" to="specmemcore_ln0" fromId="48" toId="13">
</dataflow>
<dataflow id="73" from="StgValue_72" to="specmemcore_ln0" fromId="72" toId="13">
</dataflow>
<dataflow id="75" from="StgValue_74" to="specmemcore_ln0" fromId="74" toId="13">
</dataflow>
<dataflow id="77" from="StgValue_76" to="specmemcore_ln0" fromId="76" toId="13">
</dataflow>
<dataflow id="78" from="_ssdm_op_SpecMemCore" to="specmemcore_ln0" fromId="69" toId="14">
</dataflow>
<dataflow id="79" from="reg_file_2_0" to="specmemcore_ln0" fromId="49" toId="14">
</dataflow>
<dataflow id="80" from="StgValue_72" to="specmemcore_ln0" fromId="72" toId="14">
</dataflow>
<dataflow id="81" from="StgValue_74" to="specmemcore_ln0" fromId="74" toId="14">
</dataflow>
<dataflow id="82" from="StgValue_76" to="specmemcore_ln0" fromId="76" toId="14">
</dataflow>
<dataflow id="83" from="_ssdm_op_SpecMemCore" to="specmemcore_ln0" fromId="69" toId="15">
</dataflow>
<dataflow id="84" from="reg_file_2_1" to="specmemcore_ln0" fromId="50" toId="15">
</dataflow>
<dataflow id="85" from="StgValue_72" to="specmemcore_ln0" fromId="72" toId="15">
</dataflow>
<dataflow id="86" from="StgValue_74" to="specmemcore_ln0" fromId="74" toId="15">
</dataflow>
<dataflow id="87" from="StgValue_76" to="specmemcore_ln0" fromId="76" toId="15">
</dataflow>
<dataflow id="88" from="_ssdm_op_SpecMemCore" to="specmemcore_ln0" fromId="69" toId="16">
</dataflow>
<dataflow id="89" from="reg_file_3_0" to="specmemcore_ln0" fromId="51" toId="16">
</dataflow>
<dataflow id="90" from="StgValue_72" to="specmemcore_ln0" fromId="72" toId="16">
</dataflow>
<dataflow id="91" from="StgValue_74" to="specmemcore_ln0" fromId="74" toId="16">
</dataflow>
<dataflow id="92" from="StgValue_76" to="specmemcore_ln0" fromId="76" toId="16">
</dataflow>
<dataflow id="93" from="_ssdm_op_SpecMemCore" to="specmemcore_ln0" fromId="69" toId="17">
</dataflow>
<dataflow id="94" from="reg_file_3_1" to="specmemcore_ln0" fromId="52" toId="17">
</dataflow>
<dataflow id="95" from="StgValue_72" to="specmemcore_ln0" fromId="72" toId="17">
</dataflow>
<dataflow id="96" from="StgValue_74" to="specmemcore_ln0" fromId="74" toId="17">
</dataflow>
<dataflow id="97" from="StgValue_76" to="specmemcore_ln0" fromId="76" toId="17">
</dataflow>
<dataflow id="98" from="_ssdm_op_SpecMemCore" to="specmemcore_ln0" fromId="69" toId="18">
</dataflow>
<dataflow id="99" from="reg_file_4_0" to="specmemcore_ln0" fromId="53" toId="18">
</dataflow>
<dataflow id="100" from="StgValue_72" to="specmemcore_ln0" fromId="72" toId="18">
</dataflow>
<dataflow id="101" from="StgValue_74" to="specmemcore_ln0" fromId="74" toId="18">
</dataflow>
<dataflow id="102" from="StgValue_76" to="specmemcore_ln0" fromId="76" toId="18">
</dataflow>
<dataflow id="103" from="_ssdm_op_SpecMemCore" to="specmemcore_ln0" fromId="69" toId="19">
</dataflow>
<dataflow id="104" from="reg_file_4_1" to="specmemcore_ln0" fromId="54" toId="19">
</dataflow>
<dataflow id="105" from="StgValue_72" to="specmemcore_ln0" fromId="72" toId="19">
</dataflow>
<dataflow id="106" from="StgValue_74" to="specmemcore_ln0" fromId="74" toId="19">
</dataflow>
<dataflow id="107" from="StgValue_76" to="specmemcore_ln0" fromId="76" toId="19">
</dataflow>
<dataflow id="108" from="reg_file_0_0_addr" to="reg_file_0_0_load" fromId="9" toId="20">
</dataflow>
<dataflow id="109" from="i" to="k" fromId="7" toId="22">
</dataflow>
<dataflow id="110" from="k" to="icmp_ln131" fromId="22" toId="23">
</dataflow>
<dataflow id="111" from="StgValue_63" to="icmp_ln131" fromId="63" toId="23">
</dataflow>
<dataflow id="113" from="_ssdm_op_SpecLoopTripCount" to="empty" fromId="112" toId="24">
</dataflow>
<dataflow id="115" from="StgValue_114" to="empty" fromId="114" toId="24">
</dataflow>
<dataflow id="116" from="StgValue_114" to="empty" fromId="114" toId="24">
</dataflow>
<dataflow id="117" from="StgValue_114" to="empty" fromId="114" toId="24">
</dataflow>
<dataflow id="118" from="k" to="add_ln131" fromId="22" toId="25">
</dataflow>
<dataflow id="120" from="StgValue_119" to="add_ln131" fromId="119" toId="25">
</dataflow>
<dataflow id="121" from="icmp_ln131" to="br_ln131" fromId="23" toId="26">
</dataflow>
<dataflow id="122" from="k" to="trunc_ln130" fromId="22" toId="27">
</dataflow>
<dataflow id="124" from="compute_Pipeline_VITIS_LOOP_132_2" to="call_ln130" fromId="123" toId="28">
</dataflow>
<dataflow id="125" from="reg_file_4_1" to="call_ln130" fromId="54" toId="28">
</dataflow>
<dataflow id="126" from="reg_file_4_0" to="call_ln130" fromId="53" toId="28">
</dataflow>
<dataflow id="127" from="trunc_ln130" to="call_ln130" fromId="27" toId="28">
</dataflow>
<dataflow id="128" from="add_ln131" to="store_ln131" fromId="25" toId="29">
</dataflow>
<dataflow id="129" from="i" to="store_ln131" fromId="7" toId="29">
</dataflow>
<dataflow id="130" from="compute_Pipeline_VITIS_LOOP_132_2" to="call_ln130" fromId="123" toId="31">
</dataflow>
<dataflow id="131" from="reg_file_4_1" to="call_ln130" fromId="54" toId="31">
</dataflow>
<dataflow id="132" from="reg_file_4_0" to="call_ln130" fromId="53" toId="31">
</dataflow>
<dataflow id="133" from="trunc_ln130" to="call_ln130" fromId="27" toId="31">
</dataflow>
<dataflow id="134" from="indvars_iv3" to="indvars_iv3_load" fromId="8" toId="32">
</dataflow>
<dataflow id="136" from="_ssdm_op_BitConcatenate.i11.i6.i5" to="shl_ln" fromId="135" toId="33">
</dataflow>
<dataflow id="137" from="trunc_ln130" to="shl_ln" fromId="27" toId="33">
</dataflow>
<dataflow id="139" from="StgValue_138" to="shl_ln" fromId="138" toId="33">
</dataflow>
<dataflow id="141" from="_ssdm_op_BitConcatenate.i13.i7.i6" to="tmp_s" fromId="140" toId="34">
</dataflow>
<dataflow id="142" from="indvars_iv3_load" to="tmp_s" fromId="32" toId="34">
</dataflow>
<dataflow id="144" from="StgValue_143" to="tmp_s" fromId="143" toId="34">
</dataflow>
<dataflow id="146" from="compute_Pipeline_VITIS_LOOP_138_3_VITIS_LOOP_141_4" to="call_ln130" fromId="145" toId="35">
</dataflow>
<dataflow id="147" from="trunc_ln130" to="call_ln130" fromId="27" toId="35">
</dataflow>
<dataflow id="148" from="shl_ln" to="call_ln130" fromId="33" toId="35">
</dataflow>
<dataflow id="149" from="reg_file_2_0" to="call_ln130" fromId="49" toId="35">
</dataflow>
<dataflow id="150" from="reg_file_2_1" to="call_ln130" fromId="50" toId="35">
</dataflow>
<dataflow id="151" from="tmp_s" to="call_ln130" fromId="34" toId="35">
</dataflow>
<dataflow id="152" from="reg_file_0_0_load" to="call_ln130" fromId="20" toId="35">
</dataflow>
<dataflow id="153" from="reg_file_4_1" to="call_ln130" fromId="54" toId="35">
</dataflow>
<dataflow id="154" from="reg_file_4_0" to="call_ln130" fromId="53" toId="35">
</dataflow>
<dataflow id="155" from="reg_file_3_1" to="call_ln130" fromId="52" toId="35">
</dataflow>
<dataflow id="156" from="reg_file_3_0" to="call_ln130" fromId="51" toId="35">
</dataflow>
<dataflow id="157" from="trunc_ln130" to="call_ln130" fromId="27" toId="35">
</dataflow>
<dataflow id="158" from="indvars_iv3_load" to="add_ln131_1" fromId="32" toId="36">
</dataflow>
<dataflow id="160" from="StgValue_159" to="add_ln131_1" fromId="159" toId="36">
</dataflow>
<dataflow id="161" from="add_ln131_1" to="store_ln131" fromId="36" toId="37">
</dataflow>
<dataflow id="162" from="indvars_iv3" to="store_ln131" fromId="8" toId="37">
</dataflow>
<dataflow id="164" from="_ssdm_op_SpecLoopName" to="specloopname_ln130" fromId="163" toId="38">
</dataflow>
<dataflow id="166" from="empty_14" to="specloopname_ln130" fromId="165" toId="38">
</dataflow>
<dataflow id="167" from="compute_Pipeline_VITIS_LOOP_138_3_VITIS_LOOP_141_4" to="call_ln130" fromId="145" toId="39">
</dataflow>
<dataflow id="168" from="trunc_ln130" to="call_ln130" fromId="27" toId="39">
</dataflow>
<dataflow id="169" from="shl_ln" to="call_ln130" fromId="33" toId="39">
</dataflow>
<dataflow id="170" from="reg_file_2_0" to="call_ln130" fromId="49" toId="39">
</dataflow>
<dataflow id="171" from="reg_file_2_1" to="call_ln130" fromId="50" toId="39">
</dataflow>
<dataflow id="172" from="tmp_s" to="call_ln130" fromId="34" toId="39">
</dataflow>
<dataflow id="173" from="reg_file_0_0_load" to="call_ln130" fromId="20" toId="39">
</dataflow>
<dataflow id="174" from="reg_file_4_1" to="call_ln130" fromId="54" toId="39">
</dataflow>
<dataflow id="175" from="reg_file_4_0" to="call_ln130" fromId="53" toId="39">
</dataflow>
<dataflow id="176" from="reg_file_3_1" to="call_ln130" fromId="52" toId="39">
</dataflow>
<dataflow id="177" from="reg_file_3_0" to="call_ln130" fromId="51" toId="39">
</dataflow>
<dataflow id="178" from="trunc_ln130" to="call_ln130" fromId="27" toId="39">
</dataflow>
<dataflow id="179" from="icmp_ln131" to="StgValue_3" fromId="23" toId="3">
</dataflow>
</dataflows>


</stg>
