{
    "LVLData": [
        "SIM"
    ],
    "MlibObjs": {},
    "NameTable": {
        "test": [
            "test",
            "x9Hvb",
            "module"
        ],
        "std": [
            "std",
            "reYIK",
            "module"
        ],
        "yy": [
            "yy",
            "Vtv4E",
            "module"
        ],
        "...MASTER...": [
            "SIM",
            "amcQw",
            "module"
        ]
    },
    "CurCompileModules": [
        "...MASTER...",
        "...MASTER...",
        "std",
        "std",
        "yy",
        "yy",
        "test",
        "test"
    ],
    "CompileStrategy": "fullobj",
    "SIMBData": {
        "out": "amcQwB.o",
        "bytes": 61944
    },
    "CompileStatus": "Successful",
    "PrevCompiledModules": {
        "test": {
            "x9Hvb_d": {
                "bytes": 9959,
                "mod": "test",
                "checksum": 0,
                "out": "x9Hvb_d.o",
                "archive": "archive.1/_16907_archive_1.a",
                "mode": 4
            }
        },
        "std": {
            "reYIK_d": {
                "bytes": 26222,
                "mod": "std",
                "checksum": 0,
                "out": "reYIK_d.o",
                "archive": "archive.1/_16907_archive_1.a",
                "mode": 4
            }
        },
        "...MASTER...": {
            "amcQw_d": {
                "bytes": 4864,
                "mod": "...MASTER...",
                "checksum": 0,
                "out": "objs/amcQw_d.o",
                "mode": 4
            }
        },
        "yy": {
            "Vtv4E_d": {
                "bytes": 13439,
                "mod": "yy",
                "checksum": 0,
                "out": "Vtv4E_d.o",
                "archive": "archive.1/_16907_archive_1.a",
                "mode": 4
            }
        }
    },
    "Misc": {
        "cwd": "/home/yy/Desktop/My_prog/git_repo/exercise5/5_123",
        "archive_dir": "archive.1",
        "csrc": "csrc",
        "daidir_abs": "/home/yy/Desktop/My_prog/git_repo/exercise5/5_123/simv.daidir",
        "csrc_abs": "/home/yy/Desktop/My_prog/git_repo/exercise5/5_123/csrc",
        "daidir": "/home/yy/Desktop/My_prog/git_repo/exercise5/5_123/simv.daidir",
        "default_output_dir": "csrc"
    },
    "stat": {
        "ru_childs_end": {
            "ru_utime_sec": 0.0056480000000000002,
            "ru_nivcsw": 0,
            "ru_nvcsw": 8,
            "ru_majflt": 1,
            "ru_stime_sec": 0.010603,
            "ru_maxrss_kb": 10260,
            "ru_minflt": 2797
        },
        "ru_self_cgstart": {
            "ru_utime_sec": 0.041168000000000003,
            "ru_nivcsw": 3,
            "ru_nvcsw": 39,
            "ru_majflt": 0,
            "ru_stime_sec": 0.034833999999999997,
            "ru_maxrss_kb": 46640,
            "ru_minflt": 12873
        },
        "outputSizePerQuad": 136.0,
        "totalObjSize": 118887,
        "ru_childs_cgstart": {
            "ru_utime_sec": 0.004326,
            "ru_nivcsw": 0,
            "ru_nvcsw": 5,
            "ru_majflt": 0,
            "ru_stime_sec": 0.0079590000000000008,
            "ru_maxrss_kb": 9148,
            "ru_minflt": 2195
        },
        "ru_self_end": {
            "ru_utime_sec": 0.062775999999999998,
            "ru_nivcsw": 5,
            "ru_nvcsw": 45,
            "ru_majflt": 0,
            "ru_stime_sec": 0.047338999999999999,
            "ru_maxrss_kb": 52192,
            "ru_minflt": 15431
        },
        "nMops": 2432,
        "nQuads": 873,
        "mopSpeed": 112550.90707145505,
        "quadSpeed": 40401.703072935961,
        "CodeGen(%)": 34.420797757104616,
        "mop/quad": 2.7857961053837341,
        "Frontend(%)": 65.579202242895377
    },
    "CurCompileUdps": {},
    "CompileProcesses": [
        "cgproc.16907.json"
    ],
    "PEModules": []
}