
Blue Lamp.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c8  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00000b44  080001c8  080001c8  000101c8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0007f800  08000d0c  08000d0c  00010d0c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0808050c  0808050c  00090514  2**0
                  CONTENTS
  4 .ARM          00000000  0808050c  0808050c  00090514  2**0
                  CONTENTS
  5 .preinit_array 00000000  0808050c  08080514  00090514  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0808050c  0808050c  0009050c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08080510  08080510  00090510  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000000  20000000  20000000  00090514  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0003fc1c  20000000  08080514  000a0000  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2003fc1c  08080514  0009fc1c  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00090514  2**0
                  CONTENTS, READONLY
 12 .debug_info   00000999  00000000  00000000  00090544  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000001ac  00000000  00000000  00090edd  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000060  00000000  00000000  00091090  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000048  00000000  00000000  000910f0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001b76d  00000000  00000000  00091138  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   000008a3  00000000  00000000  000ac8a5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0009ab8a  00000000  00000000  000ad148  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  00147cd2  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000000d4  00000000  00000000  00147d28  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001c8 <__do_global_dtors_aux>:
 80001c8:	b510      	push	{r4, lr}
 80001ca:	4c05      	ldr	r4, [pc, #20]	; (80001e0 <__do_global_dtors_aux+0x18>)
 80001cc:	7823      	ldrb	r3, [r4, #0]
 80001ce:	b933      	cbnz	r3, 80001de <__do_global_dtors_aux+0x16>
 80001d0:	4b04      	ldr	r3, [pc, #16]	; (80001e4 <__do_global_dtors_aux+0x1c>)
 80001d2:	b113      	cbz	r3, 80001da <__do_global_dtors_aux+0x12>
 80001d4:	4804      	ldr	r0, [pc, #16]	; (80001e8 <__do_global_dtors_aux+0x20>)
 80001d6:	f3af 8000 	nop.w
 80001da:	2301      	movs	r3, #1
 80001dc:	7023      	strb	r3, [r4, #0]
 80001de:	bd10      	pop	{r4, pc}
 80001e0:	20000000 	.word	0x20000000
 80001e4:	00000000 	.word	0x00000000
 80001e8:	08000cf4 	.word	0x08000cf4

080001ec <frame_dummy>:
 80001ec:	b508      	push	{r3, lr}
 80001ee:	4b03      	ldr	r3, [pc, #12]	; (80001fc <frame_dummy+0x10>)
 80001f0:	b11b      	cbz	r3, 80001fa <frame_dummy+0xe>
 80001f2:	4903      	ldr	r1, [pc, #12]	; (8000200 <frame_dummy+0x14>)
 80001f4:	4803      	ldr	r0, [pc, #12]	; (8000204 <frame_dummy+0x18>)
 80001f6:	f3af 8000 	nop.w
 80001fa:	bd08      	pop	{r3, pc}
 80001fc:	00000000 	.word	0x00000000
 8000200:	20000004 	.word	0x20000004
 8000204:	08000cf4 	.word	0x08000cf4

08000208 <initialization>:

static uint16_t imageLayer1[130560];
static const uint16_t digit3[22400];

void initialization()
{
 8000208:	b480      	push	{r7}
 800020a:	af00      	add	r7, sp, #0
	RCC->APB2ENR |= RCC_APB2ENR_SYSCFGEN;
 800020c:	4b9e      	ldr	r3, [pc, #632]	; (8000488 <initialization+0x280>)
 800020e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000210:	4a9d      	ldr	r2, [pc, #628]	; (8000488 <initialization+0x280>)
 8000212:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000216:	6453      	str	r3, [r2, #68]	; 0x44
	RCC->APB2ENR |= RCC_APB2ENR_LTDCEN;
 8000218:	4b9b      	ldr	r3, [pc, #620]	; (8000488 <initialization+0x280>)
 800021a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800021c:	4a9a      	ldr	r2, [pc, #616]	; (8000488 <initialization+0x280>)
 800021e:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8000222:	6453      	str	r3, [r2, #68]	; 0x44
	RCC->AHB1ENR |= RCC_AHB1ENR_GPIOAEN;
 8000224:	4b98      	ldr	r3, [pc, #608]	; (8000488 <initialization+0x280>)
 8000226:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000228:	4a97      	ldr	r2, [pc, #604]	; (8000488 <initialization+0x280>)
 800022a:	f043 0301 	orr.w	r3, r3, #1
 800022e:	6313      	str	r3, [r2, #48]	; 0x30
	RCC->AHB1ENR |= RCC_AHB1ENR_GPIOBEN;
 8000230:	4b95      	ldr	r3, [pc, #596]	; (8000488 <initialization+0x280>)
 8000232:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000234:	4a94      	ldr	r2, [pc, #592]	; (8000488 <initialization+0x280>)
 8000236:	f043 0302 	orr.w	r3, r3, #2
 800023a:	6313      	str	r3, [r2, #48]	; 0x30
	RCC->AHB1ENR |= RCC_AHB1ENR_GPIOCEN;
 800023c:	4b92      	ldr	r3, [pc, #584]	; (8000488 <initialization+0x280>)
 800023e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000240:	4a91      	ldr	r2, [pc, #580]	; (8000488 <initialization+0x280>)
 8000242:	f043 0304 	orr.w	r3, r3, #4
 8000246:	6313      	str	r3, [r2, #48]	; 0x30
	RCC->AHB1ENR |= RCC_AHB1ENR_GPIODEN;
 8000248:	4b8f      	ldr	r3, [pc, #572]	; (8000488 <initialization+0x280>)
 800024a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800024c:	4a8e      	ldr	r2, [pc, #568]	; (8000488 <initialization+0x280>)
 800024e:	f043 0308 	orr.w	r3, r3, #8
 8000252:	6313      	str	r3, [r2, #48]	; 0x30
	RCC->AHB1ENR |= RCC_AHB1ENR_GPIOEEN;
 8000254:	4b8c      	ldr	r3, [pc, #560]	; (8000488 <initialization+0x280>)
 8000256:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000258:	4a8b      	ldr	r2, [pc, #556]	; (8000488 <initialization+0x280>)
 800025a:	f043 0310 	orr.w	r3, r3, #16
 800025e:	6313      	str	r3, [r2, #48]	; 0x30
	RCC->AHB1ENR |= RCC_AHB1ENR_GPIOFEN;
 8000260:	4b89      	ldr	r3, [pc, #548]	; (8000488 <initialization+0x280>)
 8000262:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000264:	4a88      	ldr	r2, [pc, #544]	; (8000488 <initialization+0x280>)
 8000266:	f043 0320 	orr.w	r3, r3, #32
 800026a:	6313      	str	r3, [r2, #48]	; 0x30
	RCC->AHB1ENR |= RCC_AHB1ENR_GPIOGEN;
 800026c:	4b86      	ldr	r3, [pc, #536]	; (8000488 <initialization+0x280>)
 800026e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000270:	4a85      	ldr	r2, [pc, #532]	; (8000488 <initialization+0x280>)
 8000272:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8000276:	6313      	str	r3, [r2, #48]	; 0x30
	RCC->AHB1ENR |= RCC_AHB1ENR_GPIOHEN;
 8000278:	4b83      	ldr	r3, [pc, #524]	; (8000488 <initialization+0x280>)
 800027a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800027c:	4a82      	ldr	r2, [pc, #520]	; (8000488 <initialization+0x280>)
 800027e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8000282:	6313      	str	r3, [r2, #48]	; 0x30
	RCC->AHB1ENR |= RCC_AHB1ENR_GPIOJEN;
 8000284:	4b80      	ldr	r3, [pc, #512]	; (8000488 <initialization+0x280>)
 8000286:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000288:	4a7f      	ldr	r2, [pc, #508]	; (8000488 <initialization+0x280>)
 800028a:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800028e:	6313      	str	r3, [r2, #48]	; 0x30
	RCC->AHB1ENR |= RCC_AHB1ENR_GPIOKEN;
 8000290:	4b7d      	ldr	r3, [pc, #500]	; (8000488 <initialization+0x280>)
 8000292:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000294:	4a7c      	ldr	r2, [pc, #496]	; (8000488 <initialization+0x280>)
 8000296:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800029a:	6313      	str	r3, [r2, #48]	; 0x30
	RCC->AHB1ENR |= RCC_AHB1ENR_GPIOIEN;
 800029c:	4b7a      	ldr	r3, [pc, #488]	; (8000488 <initialization+0x280>)
 800029e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80002a0:	4a79      	ldr	r2, [pc, #484]	; (8000488 <initialization+0x280>)
 80002a2:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80002a6:	6313      	str	r3, [r2, #48]	; 0x30
	RCC->APB2ENR |= RCC_APB2ENR_USART6EN;
 80002a8:	4b77      	ldr	r3, [pc, #476]	; (8000488 <initialization+0x280>)
 80002aa:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80002ac:	4a76      	ldr	r2, [pc, #472]	; (8000488 <initialization+0x280>)
 80002ae:	f043 0320 	orr.w	r3, r3, #32
 80002b2:	6453      	str	r3, [r2, #68]	; 0x44

	GPIOC->MODER |= GPIO_MODER_MODER6_1 | GPIO_MODER_MODER7_1;
 80002b4:	4b75      	ldr	r3, [pc, #468]	; (800048c <initialization+0x284>)
 80002b6:	681b      	ldr	r3, [r3, #0]
 80002b8:	4a74      	ldr	r2, [pc, #464]	; (800048c <initialization+0x284>)
 80002ba:	f443 4320 	orr.w	r3, r3, #40960	; 0xa000
 80002be:	6013      	str	r3, [r2, #0]
	GPIOC->AFR[0] |= GPIO_AFRL_AFRL6_3 | GPIO_AFRL_AFRL7_3;
 80002c0:	4b72      	ldr	r3, [pc, #456]	; (800048c <initialization+0x284>)
 80002c2:	6a1b      	ldr	r3, [r3, #32]
 80002c4:	4a71      	ldr	r2, [pc, #452]	; (800048c <initialization+0x284>)
 80002c6:	f043 4308 	orr.w	r3, r3, #2281701376	; 0x88000000
 80002ca:	6213      	str	r3, [r2, #32]
	USART6->CR1 |= USART_CR1_OVER8;
 80002cc:	4b70      	ldr	r3, [pc, #448]	; (8000490 <initialization+0x288>)
 80002ce:	681b      	ldr	r3, [r3, #0]
 80002d0:	4a6f      	ldr	r2, [pc, #444]	; (8000490 <initialization+0x288>)
 80002d2:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80002d6:	6013      	str	r3, [r2, #0]
	USART6->BRR = 0x0EA6;
 80002d8:	4b6d      	ldr	r3, [pc, #436]	; (8000490 <initialization+0x288>)
 80002da:	f640 62a6 	movw	r2, #3750	; 0xea6
 80002de:	60da      	str	r2, [r3, #12]
	USART6->CR1 |= USART_CR1_UE | USART_CR1_TE | USART_CR1_RE;
 80002e0:	4b6b      	ldr	r3, [pc, #428]	; (8000490 <initialization+0x288>)
 80002e2:	681b      	ldr	r3, [r3, #0]
 80002e4:	4a6a      	ldr	r2, [pc, #424]	; (8000490 <initialization+0x288>)
 80002e6:	f043 030d 	orr.w	r3, r3, #13
 80002ea:	6013      	str	r3, [r2, #0]

	RCC->CR |= RCC_CR_HSEON;
 80002ec:	4b66      	ldr	r3, [pc, #408]	; (8000488 <initialization+0x280>)
 80002ee:	681b      	ldr	r3, [r3, #0]
 80002f0:	4a65      	ldr	r2, [pc, #404]	; (8000488 <initialization+0x280>)
 80002f2:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80002f6:	6013      	str	r3, [r2, #0]
	while (!(RCC->CR & RCC_CR_HSERDY));
 80002f8:	bf00      	nop
 80002fa:	4b63      	ldr	r3, [pc, #396]	; (8000488 <initialization+0x280>)
 80002fc:	681b      	ldr	r3, [r3, #0]
 80002fe:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000302:	2b00      	cmp	r3, #0
 8000304:	d0f9      	beq.n	80002fa <initialization+0xf2>
	FLASH->ACR |= FLASH_ACR_LATENCY_5WS;
 8000306:	4b63      	ldr	r3, [pc, #396]	; (8000494 <initialization+0x28c>)
 8000308:	681b      	ldr	r3, [r3, #0]
 800030a:	4a62      	ldr	r2, [pc, #392]	; (8000494 <initialization+0x28c>)
 800030c:	f043 0305 	orr.w	r3, r3, #5
 8000310:	6013      	str	r3, [r2, #0]
	RCC->PLLCFGR |= RCC_PLLCFGR_PLLM_0 | RCC_PLLCFGR_PLLM_3 | RCC_PLLCFGR_PLLM_4;
 8000312:	4b5d      	ldr	r3, [pc, #372]	; (8000488 <initialization+0x280>)
 8000314:	685b      	ldr	r3, [r3, #4]
 8000316:	4a5c      	ldr	r2, [pc, #368]	; (8000488 <initialization+0x280>)
 8000318:	f043 0319 	orr.w	r3, r3, #25
 800031c:	6053      	str	r3, [r2, #4]
	RCC->PLLCFGR |= RCC_PLLCFGR_PLLN_4 | RCC_PLLCFGR_PLLN_5 | RCC_PLLCFGR_PLLN_7 |RCC_PLLCFGR_PLLN_6 |RCC_PLLCFGR_PLLN_8;
 800031e:	4b5a      	ldr	r3, [pc, #360]	; (8000488 <initialization+0x280>)
 8000320:	685b      	ldr	r3, [r3, #4]
 8000322:	4a59      	ldr	r2, [pc, #356]	; (8000488 <initialization+0x280>)
 8000324:	f443 43f8 	orr.w	r3, r3, #31744	; 0x7c00
 8000328:	6053      	str	r3, [r2, #4]
	RCC->PLLCFGR &= ~RCC_PLLCFGR_PLLN_6;
 800032a:	4b57      	ldr	r3, [pc, #348]	; (8000488 <initialization+0x280>)
 800032c:	685b      	ldr	r3, [r3, #4]
 800032e:	4a56      	ldr	r2, [pc, #344]	; (8000488 <initialization+0x280>)
 8000330:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8000334:	6053      	str	r3, [r2, #4]
	RCC->PLLCFGR |= RCC_PLLCFGR_PLLSRC;
 8000336:	4b54      	ldr	r3, [pc, #336]	; (8000488 <initialization+0x280>)
 8000338:	685b      	ldr	r3, [r3, #4]
 800033a:	4a53      	ldr	r2, [pc, #332]	; (8000488 <initialization+0x280>)
 800033c:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8000340:	6053      	str	r3, [r2, #4]
	RCC->CR |= RCC_CR_PLLON;
 8000342:	4b51      	ldr	r3, [pc, #324]	; (8000488 <initialization+0x280>)
 8000344:	681b      	ldr	r3, [r3, #0]
 8000346:	4a50      	ldr	r2, [pc, #320]	; (8000488 <initialization+0x280>)
 8000348:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800034c:	6013      	str	r3, [r2, #0]
	while((RCC->CR & RCC_CR_PLLRDY) == 0);
 800034e:	bf00      	nop
 8000350:	4b4d      	ldr	r3, [pc, #308]	; (8000488 <initialization+0x280>)
 8000352:	681b      	ldr	r3, [r3, #0]
 8000354:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8000358:	2b00      	cmp	r3, #0
 800035a:	d0f9      	beq.n	8000350 <initialization+0x148>
	RCC->CFGR |= RCC_CFGR_SW_PLL;
 800035c:	4b4a      	ldr	r3, [pc, #296]	; (8000488 <initialization+0x280>)
 800035e:	689b      	ldr	r3, [r3, #8]
 8000360:	4a49      	ldr	r2, [pc, #292]	; (8000488 <initialization+0x280>)
 8000362:	f043 0302 	orr.w	r3, r3, #2
 8000366:	6093      	str	r3, [r2, #8]
	while((RCC->CFGR & RCC_CFGR_SWS) != RCC_CFGR_SWS_1);
 8000368:	bf00      	nop
 800036a:	4b47      	ldr	r3, [pc, #284]	; (8000488 <initialization+0x280>)
 800036c:	689b      	ldr	r3, [r3, #8]
 800036e:	f003 030c 	and.w	r3, r3, #12
 8000372:	2b08      	cmp	r3, #8
 8000374:	d1f9      	bne.n	800036a <initialization+0x162>
	RCC->PLLSAICFGR |= RCC_PLLSAICFGR_PLLSAIN_6 | RCC_PLLSAICFGR_PLLSAIN_7;
 8000376:	4b44      	ldr	r3, [pc, #272]	; (8000488 <initialization+0x280>)
 8000378:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800037c:	4a42      	ldr	r2, [pc, #264]	; (8000488 <initialization+0x280>)
 800037e:	f443 5340 	orr.w	r3, r3, #12288	; 0x3000
 8000382:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
	RCC->PLLSAICFGR |= RCC_PLLSAICFGR_PLLSAIR_0 | RCC_PLLSAICFGR_PLLSAIR_2;
 8000386:	4b40      	ldr	r3, [pc, #256]	; (8000488 <initialization+0x280>)
 8000388:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800038c:	4a3e      	ldr	r2, [pc, #248]	; (8000488 <initialization+0x280>)
 800038e:	f043 43a0 	orr.w	r3, r3, #1342177280	; 0x50000000
 8000392:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
	RCC->DCKCFGR1 	|= RCC_DCKCFGR1_PLLSAIDIVR_0;
 8000396:	4b3c      	ldr	r3, [pc, #240]	; (8000488 <initialization+0x280>)
 8000398:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800039c:	4a3a      	ldr	r2, [pc, #232]	; (8000488 <initialization+0x280>)
 800039e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80003a2:	f8c2 308c 	str.w	r3, [r2, #140]	; 0x8c
	RCC->DCKCFGR1 	&= ~RCC_DCKCFGR1_PLLSAIDIVR_1;
 80003a6:	4b38      	ldr	r3, [pc, #224]	; (8000488 <initialization+0x280>)
 80003a8:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80003ac:	4a36      	ldr	r2, [pc, #216]	; (8000488 <initialization+0x280>)
 80003ae:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
 80003b2:	f8c2 308c 	str.w	r3, [r2, #140]	; 0x8c
	RCC->CR |= RCC_CR_PLLSAION;
 80003b6:	4b34      	ldr	r3, [pc, #208]	; (8000488 <initialization+0x280>)
 80003b8:	681b      	ldr	r3, [r3, #0]
 80003ba:	4a33      	ldr	r2, [pc, #204]	; (8000488 <initialization+0x280>)
 80003bc:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80003c0:	6013      	str	r3, [r2, #0]
	while ((RCC->CR & RCC_CR_PLLSAIRDY) == 0);
 80003c2:	bf00      	nop
 80003c4:	4b30      	ldr	r3, [pc, #192]	; (8000488 <initialization+0x280>)
 80003c6:	681b      	ldr	r3, [r3, #0]
 80003c8:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 80003cc:	2b00      	cmp	r3, #0
 80003ce:	d0f9      	beq.n	80003c4 <initialization+0x1bc>

	//************************************************************

	//B0 pe4
	GPIOE->MODER   &= ~GPIO_MODER_MODER4;
 80003d0:	4b31      	ldr	r3, [pc, #196]	; (8000498 <initialization+0x290>)
 80003d2:	681b      	ldr	r3, [r3, #0]
 80003d4:	4a30      	ldr	r2, [pc, #192]	; (8000498 <initialization+0x290>)
 80003d6:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80003da:	6013      	str	r3, [r2, #0]
	GPIOE->MODER   |= GPIO_MODER_MODER4_1;
 80003dc:	4b2e      	ldr	r3, [pc, #184]	; (8000498 <initialization+0x290>)
 80003de:	681b      	ldr	r3, [r3, #0]
 80003e0:	4a2d      	ldr	r2, [pc, #180]	; (8000498 <initialization+0x290>)
 80003e2:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80003e6:	6013      	str	r3, [r2, #0]
	GPIOE->OSPEEDR |= GPIO_OSPEEDER_OSPEEDR4_1;
 80003e8:	4b2b      	ldr	r3, [pc, #172]	; (8000498 <initialization+0x290>)
 80003ea:	689b      	ldr	r3, [r3, #8]
 80003ec:	4a2a      	ldr	r2, [pc, #168]	; (8000498 <initialization+0x290>)
 80003ee:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80003f2:	6093      	str	r3, [r2, #8]
	GPIOE->AFR[0] &= ~GPIO_AFRL_AFRL4_0;
 80003f4:	4b28      	ldr	r3, [pc, #160]	; (8000498 <initialization+0x290>)
 80003f6:	6a1b      	ldr	r3, [r3, #32]
 80003f8:	4a27      	ldr	r2, [pc, #156]	; (8000498 <initialization+0x290>)
 80003fa:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80003fe:	6213      	str	r3, [r2, #32]
	GPIOE->AFR[0] |= GPIO_AFRL_AFRL4_1 | GPIO_AFRL_AFRL4_2 | GPIO_AFRL_AFRL4_3;
 8000400:	4b25      	ldr	r3, [pc, #148]	; (8000498 <initialization+0x290>)
 8000402:	6a1b      	ldr	r3, [r3, #32]
 8000404:	4a24      	ldr	r2, [pc, #144]	; (8000498 <initialization+0x290>)
 8000406:	f443 2360 	orr.w	r3, r3, #917504	; 0xe0000
 800040a:	6213      	str	r3, [r2, #32]

	//B1 PG13
	GPIOJ->MODER   &= ~GPIO_MODER_MODER13;
 800040c:	4b23      	ldr	r3, [pc, #140]	; (800049c <initialization+0x294>)
 800040e:	681b      	ldr	r3, [r3, #0]
 8000410:	4a22      	ldr	r2, [pc, #136]	; (800049c <initialization+0x294>)
 8000412:	f023 6340 	bic.w	r3, r3, #201326592	; 0xc000000
 8000416:	6013      	str	r3, [r2, #0]
	GPIOJ->MODER   |= GPIO_MODER_MODER13_1;
 8000418:	4b20      	ldr	r3, [pc, #128]	; (800049c <initialization+0x294>)
 800041a:	681b      	ldr	r3, [r3, #0]
 800041c:	4a1f      	ldr	r2, [pc, #124]	; (800049c <initialization+0x294>)
 800041e:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 8000422:	6013      	str	r3, [r2, #0]
	GPIOJ->OSPEEDR |= GPIO_OSPEEDER_OSPEEDR13_1;
 8000424:	4b1d      	ldr	r3, [pc, #116]	; (800049c <initialization+0x294>)
 8000426:	689b      	ldr	r3, [r3, #8]
 8000428:	4a1c      	ldr	r2, [pc, #112]	; (800049c <initialization+0x294>)
 800042a:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 800042e:	6093      	str	r3, [r2, #8]
	GPIOJ->AFR[1] &= ~GPIO_AFRL_AFRL5_0;
 8000430:	4b1a      	ldr	r3, [pc, #104]	; (800049c <initialization+0x294>)
 8000432:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000434:	4a19      	ldr	r2, [pc, #100]	; (800049c <initialization+0x294>)
 8000436:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 800043a:	6253      	str	r3, [r2, #36]	; 0x24
	GPIOJ->AFR[1] |= GPIO_AFRL_AFRL5_1 | GPIO_AFRL_AFRL5_2 | GPIO_AFRL_AFRL5_3;
 800043c:	4b17      	ldr	r3, [pc, #92]	; (800049c <initialization+0x294>)
 800043e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000440:	4a16      	ldr	r2, [pc, #88]	; (800049c <initialization+0x294>)
 8000442:	f443 0360 	orr.w	r3, r3, #14680064	; 0xe00000
 8000446:	6253      	str	r3, [r2, #36]	; 0x24

	//B2 PJ14
	GPIOJ->MODER   &= ~GPIO_MODER_MODER14;
 8000448:	4b14      	ldr	r3, [pc, #80]	; (800049c <initialization+0x294>)
 800044a:	681b      	ldr	r3, [r3, #0]
 800044c:	4a13      	ldr	r2, [pc, #76]	; (800049c <initialization+0x294>)
 800044e:	f023 5340 	bic.w	r3, r3, #805306368	; 0x30000000
 8000452:	6013      	str	r3, [r2, #0]
	GPIOJ->MODER   |= GPIO_MODER_MODER14_1;
 8000454:	4b11      	ldr	r3, [pc, #68]	; (800049c <initialization+0x294>)
 8000456:	681b      	ldr	r3, [r3, #0]
 8000458:	4a10      	ldr	r2, [pc, #64]	; (800049c <initialization+0x294>)
 800045a:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 800045e:	6013      	str	r3, [r2, #0]
	GPIOJ->OSPEEDR |= GPIO_OSPEEDER_OSPEEDR14_1;
 8000460:	4b0e      	ldr	r3, [pc, #56]	; (800049c <initialization+0x294>)
 8000462:	689b      	ldr	r3, [r3, #8]
 8000464:	4a0d      	ldr	r2, [pc, #52]	; (800049c <initialization+0x294>)
 8000466:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 800046a:	6093      	str	r3, [r2, #8]
	GPIOJ->AFR[1] &= ~GPIO_AFRL_AFRL6_0;
 800046c:	4b0b      	ldr	r3, [pc, #44]	; (800049c <initialization+0x294>)
 800046e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000470:	4a0a      	ldr	r2, [pc, #40]	; (800049c <initialization+0x294>)
 8000472:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8000476:	6253      	str	r3, [r2, #36]	; 0x24
	GPIOJ->AFR[1] |= GPIO_AFRL_AFRL6_1 | GPIO_AFRL_AFRL6_2 | GPIO_AFRL_AFRL6_3;
 8000478:	4b08      	ldr	r3, [pc, #32]	; (800049c <initialization+0x294>)
 800047a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800047c:	4a07      	ldr	r2, [pc, #28]	; (800049c <initialization+0x294>)
 800047e:	f043 6360 	orr.w	r3, r3, #234881024	; 0xe000000
 8000482:	6253      	str	r3, [r2, #36]	; 0x24
 8000484:	e00c      	b.n	80004a0 <initialization+0x298>
 8000486:	bf00      	nop
 8000488:	40023800 	.word	0x40023800
 800048c:	40020800 	.word	0x40020800
 8000490:	40011400 	.word	0x40011400
 8000494:	40023c00 	.word	0x40023c00
 8000498:	40021000 	.word	0x40021000
 800049c:	40022400 	.word	0x40022400

	//B3 PJ15
	GPIOJ->MODER   &= ~GPIO_MODER_MODER15;
 80004a0:	4b98      	ldr	r3, [pc, #608]	; (8000704 <initialization+0x4fc>)
 80004a2:	681b      	ldr	r3, [r3, #0]
 80004a4:	4a97      	ldr	r2, [pc, #604]	; (8000704 <initialization+0x4fc>)
 80004a6:	f023 4340 	bic.w	r3, r3, #3221225472	; 0xc0000000
 80004aa:	6013      	str	r3, [r2, #0]
	GPIOJ->MODER   |= GPIO_MODER_MODER15_1;
 80004ac:	4b95      	ldr	r3, [pc, #596]	; (8000704 <initialization+0x4fc>)
 80004ae:	681b      	ldr	r3, [r3, #0]
 80004b0:	4a94      	ldr	r2, [pc, #592]	; (8000704 <initialization+0x4fc>)
 80004b2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 80004b6:	6013      	str	r3, [r2, #0]
	GPIOJ->OSPEEDR |= GPIO_OSPEEDER_OSPEEDR15_1;
 80004b8:	4b92      	ldr	r3, [pc, #584]	; (8000704 <initialization+0x4fc>)
 80004ba:	689b      	ldr	r3, [r3, #8]
 80004bc:	4a91      	ldr	r2, [pc, #580]	; (8000704 <initialization+0x4fc>)
 80004be:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 80004c2:	6093      	str	r3, [r2, #8]
	GPIOJ->AFR[1] &= ~GPIO_AFRL_AFRL7_0;
 80004c4:	4b8f      	ldr	r3, [pc, #572]	; (8000704 <initialization+0x4fc>)
 80004c6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80004c8:	4a8e      	ldr	r2, [pc, #568]	; (8000704 <initialization+0x4fc>)
 80004ca:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80004ce:	6253      	str	r3, [r2, #36]	; 0x24
	GPIOJ->AFR[1] |= GPIO_AFRL_AFRL7_1 | GPIO_AFRL_AFRL7_2 | GPIO_AFRL_AFRL7_3;
 80004d0:	4b8c      	ldr	r3, [pc, #560]	; (8000704 <initialization+0x4fc>)
 80004d2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80004d4:	4a8b      	ldr	r2, [pc, #556]	; (8000704 <initialization+0x4fc>)
 80004d6:	f043 4360 	orr.w	r3, r3, #3758096384	; 0xe0000000
 80004da:	6253      	str	r3, [r2, #36]	; 0x24

	//B4 PJ12
	GPIOJ->MODER   &= ~GPIO_MODER_MODER12;
 80004dc:	4b89      	ldr	r3, [pc, #548]	; (8000704 <initialization+0x4fc>)
 80004de:	681b      	ldr	r3, [r3, #0]
 80004e0:	4a88      	ldr	r2, [pc, #544]	; (8000704 <initialization+0x4fc>)
 80004e2:	f023 7340 	bic.w	r3, r3, #50331648	; 0x3000000
 80004e6:	6013      	str	r3, [r2, #0]
	GPIOJ->MODER   |= GPIO_MODER_MODER12_1;
 80004e8:	4b86      	ldr	r3, [pc, #536]	; (8000704 <initialization+0x4fc>)
 80004ea:	681b      	ldr	r3, [r3, #0]
 80004ec:	4a85      	ldr	r2, [pc, #532]	; (8000704 <initialization+0x4fc>)
 80004ee:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 80004f2:	6013      	str	r3, [r2, #0]
	GPIOJ->OSPEEDR |= GPIO_OSPEEDER_OSPEEDR12_1;
 80004f4:	4b83      	ldr	r3, [pc, #524]	; (8000704 <initialization+0x4fc>)
 80004f6:	689b      	ldr	r3, [r3, #8]
 80004f8:	4a82      	ldr	r2, [pc, #520]	; (8000704 <initialization+0x4fc>)
 80004fa:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 80004fe:	6093      	str	r3, [r2, #8]
	GPIOJ->AFR[1] &= ~GPIO_AFRL_AFRL4_0;
 8000500:	4b80      	ldr	r3, [pc, #512]	; (8000704 <initialization+0x4fc>)
 8000502:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000504:	4a7f      	ldr	r2, [pc, #508]	; (8000704 <initialization+0x4fc>)
 8000506:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800050a:	6253      	str	r3, [r2, #36]	; 0x24
	GPIOJ->AFR[1] |= GPIO_AFRL_AFRL4_1 | GPIO_AFRL_AFRL4_2 | GPIO_AFRL_AFRL4_3;
 800050c:	4b7d      	ldr	r3, [pc, #500]	; (8000704 <initialization+0x4fc>)
 800050e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000510:	4a7c      	ldr	r2, [pc, #496]	; (8000704 <initialization+0x4fc>)
 8000512:	f443 2360 	orr.w	r3, r3, #917504	; 0xe0000
 8000516:	6253      	str	r3, [r2, #36]	; 0x24

	//B5 PK4
	GPIOK->MODER   &= ~GPIO_MODER_MODER4;
 8000518:	4b7b      	ldr	r3, [pc, #492]	; (8000708 <initialization+0x500>)
 800051a:	681b      	ldr	r3, [r3, #0]
 800051c:	4a7a      	ldr	r2, [pc, #488]	; (8000708 <initialization+0x500>)
 800051e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8000522:	6013      	str	r3, [r2, #0]
	GPIOK->MODER   |= GPIO_MODER_MODER4_1;
 8000524:	4b78      	ldr	r3, [pc, #480]	; (8000708 <initialization+0x500>)
 8000526:	681b      	ldr	r3, [r3, #0]
 8000528:	4a77      	ldr	r2, [pc, #476]	; (8000708 <initialization+0x500>)
 800052a:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800052e:	6013      	str	r3, [r2, #0]
	GPIOK->OSPEEDR |= GPIO_OSPEEDER_OSPEEDR4_1;
 8000530:	4b75      	ldr	r3, [pc, #468]	; (8000708 <initialization+0x500>)
 8000532:	689b      	ldr	r3, [r3, #8]
 8000534:	4a74      	ldr	r2, [pc, #464]	; (8000708 <initialization+0x500>)
 8000536:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800053a:	6093      	str	r3, [r2, #8]
	GPIOK->AFR[0] &= ~GPIO_AFRL_AFRL4_0;
 800053c:	4b72      	ldr	r3, [pc, #456]	; (8000708 <initialization+0x500>)
 800053e:	6a1b      	ldr	r3, [r3, #32]
 8000540:	4a71      	ldr	r2, [pc, #452]	; (8000708 <initialization+0x500>)
 8000542:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8000546:	6213      	str	r3, [r2, #32]
	GPIOK->AFR[0] |= GPIO_AFRL_AFRL4_1 | GPIO_AFRL_AFRL4_2 | GPIO_AFRL_AFRL4_3;
 8000548:	4b6f      	ldr	r3, [pc, #444]	; (8000708 <initialization+0x500>)
 800054a:	6a1b      	ldr	r3, [r3, #32]
 800054c:	4a6e      	ldr	r2, [pc, #440]	; (8000708 <initialization+0x500>)
 800054e:	f443 2360 	orr.w	r3, r3, #917504	; 0xe0000
 8000552:	6213      	str	r3, [r2, #32]

	//B6 PK5
	GPIOK->MODER   &= ~GPIO_MODER_MODER5;
 8000554:	4b6c      	ldr	r3, [pc, #432]	; (8000708 <initialization+0x500>)
 8000556:	681b      	ldr	r3, [r3, #0]
 8000558:	4a6b      	ldr	r2, [pc, #428]	; (8000708 <initialization+0x500>)
 800055a:	f423 6340 	bic.w	r3, r3, #3072	; 0xc00
 800055e:	6013      	str	r3, [r2, #0]
	GPIOK->MODER   |= GPIO_MODER_MODER5_1;
 8000560:	4b69      	ldr	r3, [pc, #420]	; (8000708 <initialization+0x500>)
 8000562:	681b      	ldr	r3, [r3, #0]
 8000564:	4a68      	ldr	r2, [pc, #416]	; (8000708 <initialization+0x500>)
 8000566:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 800056a:	6013      	str	r3, [r2, #0]
	GPIOK->OSPEEDR |= GPIO_OSPEEDER_OSPEEDR5_1;
 800056c:	4b66      	ldr	r3, [pc, #408]	; (8000708 <initialization+0x500>)
 800056e:	689b      	ldr	r3, [r3, #8]
 8000570:	4a65      	ldr	r2, [pc, #404]	; (8000708 <initialization+0x500>)
 8000572:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8000576:	6093      	str	r3, [r2, #8]
	GPIOK->AFR[0] &= ~GPIO_AFRL_AFRL5_0;
 8000578:	4b63      	ldr	r3, [pc, #396]	; (8000708 <initialization+0x500>)
 800057a:	6a1b      	ldr	r3, [r3, #32]
 800057c:	4a62      	ldr	r2, [pc, #392]	; (8000708 <initialization+0x500>)
 800057e:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 8000582:	6213      	str	r3, [r2, #32]
	GPIOK->AFR[0] |= GPIO_AFRL_AFRL5_1 | GPIO_AFRL_AFRL5_2 | GPIO_AFRL_AFRL5_3;
 8000584:	4b60      	ldr	r3, [pc, #384]	; (8000708 <initialization+0x500>)
 8000586:	6a1b      	ldr	r3, [r3, #32]
 8000588:	4a5f      	ldr	r2, [pc, #380]	; (8000708 <initialization+0x500>)
 800058a:	f443 0360 	orr.w	r3, r3, #14680064	; 0xe00000
 800058e:	6213      	str	r3, [r2, #32]

	//B7 PK6
	GPIOK->MODER   &= ~GPIO_MODER_MODER6;
 8000590:	4b5d      	ldr	r3, [pc, #372]	; (8000708 <initialization+0x500>)
 8000592:	681b      	ldr	r3, [r3, #0]
 8000594:	4a5c      	ldr	r2, [pc, #368]	; (8000708 <initialization+0x500>)
 8000596:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 800059a:	6013      	str	r3, [r2, #0]
	GPIOK->MODER   |= GPIO_MODER_MODER6_1;
 800059c:	4b5a      	ldr	r3, [pc, #360]	; (8000708 <initialization+0x500>)
 800059e:	681b      	ldr	r3, [r3, #0]
 80005a0:	4a59      	ldr	r2, [pc, #356]	; (8000708 <initialization+0x500>)
 80005a2:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 80005a6:	6013      	str	r3, [r2, #0]
	GPIOK->OSPEEDR |= GPIO_OSPEEDER_OSPEEDR6_1;
 80005a8:	4b57      	ldr	r3, [pc, #348]	; (8000708 <initialization+0x500>)
 80005aa:	689b      	ldr	r3, [r3, #8]
 80005ac:	4a56      	ldr	r2, [pc, #344]	; (8000708 <initialization+0x500>)
 80005ae:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 80005b2:	6093      	str	r3, [r2, #8]
	GPIOK->AFR[0] &= ~GPIO_AFRL_AFRL6_0;
 80005b4:	4b54      	ldr	r3, [pc, #336]	; (8000708 <initialization+0x500>)
 80005b6:	6a1b      	ldr	r3, [r3, #32]
 80005b8:	4a53      	ldr	r2, [pc, #332]	; (8000708 <initialization+0x500>)
 80005ba:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80005be:	6213      	str	r3, [r2, #32]
	GPIOK->AFR[0] |= GPIO_AFRL_AFRL6_1 | GPIO_AFRL_AFRL6_2 | GPIO_AFRL_AFRL6_3;
 80005c0:	4b51      	ldr	r3, [pc, #324]	; (8000708 <initialization+0x500>)
 80005c2:	6a1b      	ldr	r3, [r3, #32]
 80005c4:	4a50      	ldr	r2, [pc, #320]	; (8000708 <initialization+0x500>)
 80005c6:	f043 6360 	orr.w	r3, r3, #234881024	; 0xe000000
 80005ca:	6213      	str	r3, [r2, #32]

	//R0 PI 15
	GPIOI->MODER   &= ~GPIO_MODER_MODER15;
 80005cc:	4b4f      	ldr	r3, [pc, #316]	; (800070c <initialization+0x504>)
 80005ce:	681b      	ldr	r3, [r3, #0]
 80005d0:	4a4e      	ldr	r2, [pc, #312]	; (800070c <initialization+0x504>)
 80005d2:	f023 4340 	bic.w	r3, r3, #3221225472	; 0xc0000000
 80005d6:	6013      	str	r3, [r2, #0]
	GPIOI->MODER   |= GPIO_MODER_MODER15_1;
 80005d8:	4b4c      	ldr	r3, [pc, #304]	; (800070c <initialization+0x504>)
 80005da:	681b      	ldr	r3, [r3, #0]
 80005dc:	4a4b      	ldr	r2, [pc, #300]	; (800070c <initialization+0x504>)
 80005de:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 80005e2:	6013      	str	r3, [r2, #0]
	GPIOI->OSPEEDR |= GPIO_OSPEEDER_OSPEEDR15_1;
 80005e4:	4b49      	ldr	r3, [pc, #292]	; (800070c <initialization+0x504>)
 80005e6:	689b      	ldr	r3, [r3, #8]
 80005e8:	4a48      	ldr	r2, [pc, #288]	; (800070c <initialization+0x504>)
 80005ea:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 80005ee:	6093      	str	r3, [r2, #8]
	GPIOI->AFR[1] &= ~GPIO_AFRL_AFRL7_0;
 80005f0:	4b46      	ldr	r3, [pc, #280]	; (800070c <initialization+0x504>)
 80005f2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80005f4:	4a45      	ldr	r2, [pc, #276]	; (800070c <initialization+0x504>)
 80005f6:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80005fa:	6253      	str	r3, [r2, #36]	; 0x24
	GPIOI->AFR[1] |= GPIO_AFRL_AFRL7_1 | GPIO_AFRL_AFRL7_2 | GPIO_AFRL_AFRL7_3;
 80005fc:	4b43      	ldr	r3, [pc, #268]	; (800070c <initialization+0x504>)
 80005fe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000600:	4a42      	ldr	r2, [pc, #264]	; (800070c <initialization+0x504>)
 8000602:	f043 4360 	orr.w	r3, r3, #3758096384	; 0xe0000000
 8000606:	6253      	str	r3, [r2, #36]	; 0x24

	//R1 PJ0
	GPIOJ->MODER   &= ~GPIO_MODER_MODER0;
 8000608:	4b3e      	ldr	r3, [pc, #248]	; (8000704 <initialization+0x4fc>)
 800060a:	681b      	ldr	r3, [r3, #0]
 800060c:	4a3d      	ldr	r2, [pc, #244]	; (8000704 <initialization+0x4fc>)
 800060e:	f023 0303 	bic.w	r3, r3, #3
 8000612:	6013      	str	r3, [r2, #0]
	GPIOJ->MODER   |= GPIO_MODER_MODER0_1;
 8000614:	4b3b      	ldr	r3, [pc, #236]	; (8000704 <initialization+0x4fc>)
 8000616:	681b      	ldr	r3, [r3, #0]
 8000618:	4a3a      	ldr	r2, [pc, #232]	; (8000704 <initialization+0x4fc>)
 800061a:	f043 0302 	orr.w	r3, r3, #2
 800061e:	6013      	str	r3, [r2, #0]
	GPIOJ->OSPEEDR |= GPIO_OSPEEDER_OSPEEDR0_1;
 8000620:	4b38      	ldr	r3, [pc, #224]	; (8000704 <initialization+0x4fc>)
 8000622:	689b      	ldr	r3, [r3, #8]
 8000624:	4a37      	ldr	r2, [pc, #220]	; (8000704 <initialization+0x4fc>)
 8000626:	f043 0302 	orr.w	r3, r3, #2
 800062a:	6093      	str	r3, [r2, #8]
	GPIOJ->AFR[0] &= ~GPIO_AFRL_AFRL0_0;
 800062c:	4b35      	ldr	r3, [pc, #212]	; (8000704 <initialization+0x4fc>)
 800062e:	6a1b      	ldr	r3, [r3, #32]
 8000630:	4a34      	ldr	r2, [pc, #208]	; (8000704 <initialization+0x4fc>)
 8000632:	f023 0301 	bic.w	r3, r3, #1
 8000636:	6213      	str	r3, [r2, #32]
	GPIOJ->AFR[0] |= GPIO_AFRL_AFRL0_1 | GPIO_AFRL_AFRL0_2 | GPIO_AFRL_AFRL0_3;
 8000638:	4b32      	ldr	r3, [pc, #200]	; (8000704 <initialization+0x4fc>)
 800063a:	6a1b      	ldr	r3, [r3, #32]
 800063c:	4a31      	ldr	r2, [pc, #196]	; (8000704 <initialization+0x4fc>)
 800063e:	f043 030e 	orr.w	r3, r3, #14
 8000642:	6213      	str	r3, [r2, #32]

	//R2 PJ1
	GPIOJ->MODER   &= ~GPIO_MODER_MODER1;
 8000644:	4b2f      	ldr	r3, [pc, #188]	; (8000704 <initialization+0x4fc>)
 8000646:	681b      	ldr	r3, [r3, #0]
 8000648:	4a2e      	ldr	r2, [pc, #184]	; (8000704 <initialization+0x4fc>)
 800064a:	f023 030c 	bic.w	r3, r3, #12
 800064e:	6013      	str	r3, [r2, #0]
	GPIOJ->MODER   |= GPIO_MODER_MODER1_1;
 8000650:	4b2c      	ldr	r3, [pc, #176]	; (8000704 <initialization+0x4fc>)
 8000652:	681b      	ldr	r3, [r3, #0]
 8000654:	4a2b      	ldr	r2, [pc, #172]	; (8000704 <initialization+0x4fc>)
 8000656:	f043 0308 	orr.w	r3, r3, #8
 800065a:	6013      	str	r3, [r2, #0]
	GPIOJ->OSPEEDR |= GPIO_OSPEEDER_OSPEEDR1_1;
 800065c:	4b29      	ldr	r3, [pc, #164]	; (8000704 <initialization+0x4fc>)
 800065e:	689b      	ldr	r3, [r3, #8]
 8000660:	4a28      	ldr	r2, [pc, #160]	; (8000704 <initialization+0x4fc>)
 8000662:	f043 0308 	orr.w	r3, r3, #8
 8000666:	6093      	str	r3, [r2, #8]
	GPIOJ->AFR[0] &= ~GPIO_AFRL_AFRL1_0;
 8000668:	4b26      	ldr	r3, [pc, #152]	; (8000704 <initialization+0x4fc>)
 800066a:	6a1b      	ldr	r3, [r3, #32]
 800066c:	4a25      	ldr	r2, [pc, #148]	; (8000704 <initialization+0x4fc>)
 800066e:	f023 0310 	bic.w	r3, r3, #16
 8000672:	6213      	str	r3, [r2, #32]
	GPIOJ->AFR[0] |= GPIO_AFRL_AFRL1_1 | GPIO_AFRL_AFRL1_2 | GPIO_AFRL_AFRL1_3;
 8000674:	4b23      	ldr	r3, [pc, #140]	; (8000704 <initialization+0x4fc>)
 8000676:	6a1b      	ldr	r3, [r3, #32]
 8000678:	4a22      	ldr	r2, [pc, #136]	; (8000704 <initialization+0x4fc>)
 800067a:	f043 03e0 	orr.w	r3, r3, #224	; 0xe0
 800067e:	6213      	str	r3, [r2, #32]

	//R3 PJ2
	GPIOJ->MODER   &= ~GPIO_MODER_MODER2;
 8000680:	4b20      	ldr	r3, [pc, #128]	; (8000704 <initialization+0x4fc>)
 8000682:	681b      	ldr	r3, [r3, #0]
 8000684:	4a1f      	ldr	r2, [pc, #124]	; (8000704 <initialization+0x4fc>)
 8000686:	f023 0330 	bic.w	r3, r3, #48	; 0x30
 800068a:	6013      	str	r3, [r2, #0]
	GPIOJ->MODER   |= GPIO_MODER_MODER2_1;
 800068c:	4b1d      	ldr	r3, [pc, #116]	; (8000704 <initialization+0x4fc>)
 800068e:	681b      	ldr	r3, [r3, #0]
 8000690:	4a1c      	ldr	r2, [pc, #112]	; (8000704 <initialization+0x4fc>)
 8000692:	f043 0320 	orr.w	r3, r3, #32
 8000696:	6013      	str	r3, [r2, #0]
	GPIOJ->OSPEEDR |= GPIO_OSPEEDER_OSPEEDR2_1;
 8000698:	4b1a      	ldr	r3, [pc, #104]	; (8000704 <initialization+0x4fc>)
 800069a:	689b      	ldr	r3, [r3, #8]
 800069c:	4a19      	ldr	r2, [pc, #100]	; (8000704 <initialization+0x4fc>)
 800069e:	f043 0320 	orr.w	r3, r3, #32
 80006a2:	6093      	str	r3, [r2, #8]
	GPIOJ->AFR[0] &= ~GPIO_AFRL_AFRL2_0;
 80006a4:	4b17      	ldr	r3, [pc, #92]	; (8000704 <initialization+0x4fc>)
 80006a6:	6a1b      	ldr	r3, [r3, #32]
 80006a8:	4a16      	ldr	r2, [pc, #88]	; (8000704 <initialization+0x4fc>)
 80006aa:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80006ae:	6213      	str	r3, [r2, #32]
	GPIOJ->AFR[0] |= GPIO_AFRL_AFRL2_1 | GPIO_AFRL_AFRL2_2 | GPIO_AFRL_AFRL2_3;
 80006b0:	4b14      	ldr	r3, [pc, #80]	; (8000704 <initialization+0x4fc>)
 80006b2:	6a1b      	ldr	r3, [r3, #32]
 80006b4:	4a13      	ldr	r2, [pc, #76]	; (8000704 <initialization+0x4fc>)
 80006b6:	f443 6360 	orr.w	r3, r3, #3584	; 0xe00
 80006ba:	6213      	str	r3, [r2, #32]

	//R4 PJ3

	GPIOJ->MODER   &= ~GPIO_MODER_MODER3;
 80006bc:	4b11      	ldr	r3, [pc, #68]	; (8000704 <initialization+0x4fc>)
 80006be:	681b      	ldr	r3, [r3, #0]
 80006c0:	4a10      	ldr	r2, [pc, #64]	; (8000704 <initialization+0x4fc>)
 80006c2:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 80006c6:	6013      	str	r3, [r2, #0]
	GPIOJ->MODER   |= GPIO_MODER_MODER3_1;
 80006c8:	4b0e      	ldr	r3, [pc, #56]	; (8000704 <initialization+0x4fc>)
 80006ca:	681b      	ldr	r3, [r3, #0]
 80006cc:	4a0d      	ldr	r2, [pc, #52]	; (8000704 <initialization+0x4fc>)
 80006ce:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80006d2:	6013      	str	r3, [r2, #0]
	GPIOJ->OSPEEDR |= GPIO_OSPEEDER_OSPEEDR3_1;
 80006d4:	4b0b      	ldr	r3, [pc, #44]	; (8000704 <initialization+0x4fc>)
 80006d6:	689b      	ldr	r3, [r3, #8]
 80006d8:	4a0a      	ldr	r2, [pc, #40]	; (8000704 <initialization+0x4fc>)
 80006da:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80006de:	6093      	str	r3, [r2, #8]
	GPIOJ->AFR[0] &= ~GPIO_AFRL_AFRL3_0;
 80006e0:	4b08      	ldr	r3, [pc, #32]	; (8000704 <initialization+0x4fc>)
 80006e2:	6a1b      	ldr	r3, [r3, #32]
 80006e4:	4a07      	ldr	r2, [pc, #28]	; (8000704 <initialization+0x4fc>)
 80006e6:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80006ea:	6213      	str	r3, [r2, #32]
	GPIOJ->AFR[0] |= GPIO_AFRL_AFRL3_1 | GPIO_AFRL_AFRL3_2 | GPIO_AFRL_AFRL3_3;
 80006ec:	4b05      	ldr	r3, [pc, #20]	; (8000704 <initialization+0x4fc>)
 80006ee:	6a1b      	ldr	r3, [r3, #32]
 80006f0:	4a04      	ldr	r2, [pc, #16]	; (8000704 <initialization+0x4fc>)
 80006f2:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 80006f6:	6213      	str	r3, [r2, #32]

	//R5 PJ4
	GPIOJ->MODER   &= ~GPIO_MODER_MODER4;
 80006f8:	4b02      	ldr	r3, [pc, #8]	; (8000704 <initialization+0x4fc>)
 80006fa:	681b      	ldr	r3, [r3, #0]
 80006fc:	4a01      	ldr	r2, [pc, #4]	; (8000704 <initialization+0x4fc>)
 80006fe:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8000702:	e005      	b.n	8000710 <initialization+0x508>
 8000704:	40022400 	.word	0x40022400
 8000708:	40022800 	.word	0x40022800
 800070c:	40022000 	.word	0x40022000
 8000710:	6013      	str	r3, [r2, #0]
	GPIOJ->MODER   |= GPIO_MODER_MODER4_1;
 8000712:	4b99      	ldr	r3, [pc, #612]	; (8000978 <initialization+0x770>)
 8000714:	681b      	ldr	r3, [r3, #0]
 8000716:	4a98      	ldr	r2, [pc, #608]	; (8000978 <initialization+0x770>)
 8000718:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800071c:	6013      	str	r3, [r2, #0]
	GPIOJ->OSPEEDR |= GPIO_OSPEEDER_OSPEEDR4_1;
 800071e:	4b96      	ldr	r3, [pc, #600]	; (8000978 <initialization+0x770>)
 8000720:	689b      	ldr	r3, [r3, #8]
 8000722:	4a95      	ldr	r2, [pc, #596]	; (8000978 <initialization+0x770>)
 8000724:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8000728:	6093      	str	r3, [r2, #8]
	GPIOJ->AFR[0] &= ~GPIO_AFRL_AFRL4_0;
 800072a:	4b93      	ldr	r3, [pc, #588]	; (8000978 <initialization+0x770>)
 800072c:	6a1b      	ldr	r3, [r3, #32]
 800072e:	4a92      	ldr	r2, [pc, #584]	; (8000978 <initialization+0x770>)
 8000730:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8000734:	6213      	str	r3, [r2, #32]
	GPIOJ->AFR[0] |= GPIO_AFRL_AFRL4_1 | GPIO_AFRL_AFRL4_2 | GPIO_AFRL_AFRL4_3;
 8000736:	4b90      	ldr	r3, [pc, #576]	; (8000978 <initialization+0x770>)
 8000738:	6a1b      	ldr	r3, [r3, #32]
 800073a:	4a8f      	ldr	r2, [pc, #572]	; (8000978 <initialization+0x770>)
 800073c:	f443 2360 	orr.w	r3, r3, #917504	; 0xe0000
 8000740:	6213      	str	r3, [r2, #32]

	//R6 PJ5
	GPIOJ->MODER   &= ~GPIO_MODER_MODER5;
 8000742:	4b8d      	ldr	r3, [pc, #564]	; (8000978 <initialization+0x770>)
 8000744:	681b      	ldr	r3, [r3, #0]
 8000746:	4a8c      	ldr	r2, [pc, #560]	; (8000978 <initialization+0x770>)
 8000748:	f423 6340 	bic.w	r3, r3, #3072	; 0xc00
 800074c:	6013      	str	r3, [r2, #0]
	GPIOJ->MODER   |= GPIO_MODER_MODER5_1;
 800074e:	4b8a      	ldr	r3, [pc, #552]	; (8000978 <initialization+0x770>)
 8000750:	681b      	ldr	r3, [r3, #0]
 8000752:	4a89      	ldr	r2, [pc, #548]	; (8000978 <initialization+0x770>)
 8000754:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8000758:	6013      	str	r3, [r2, #0]
	GPIOJ->OSPEEDR |= GPIO_OSPEEDER_OSPEEDR5_1;
 800075a:	4b87      	ldr	r3, [pc, #540]	; (8000978 <initialization+0x770>)
 800075c:	689b      	ldr	r3, [r3, #8]
 800075e:	4a86      	ldr	r2, [pc, #536]	; (8000978 <initialization+0x770>)
 8000760:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8000764:	6093      	str	r3, [r2, #8]
	GPIOJ->AFR[0] &= ~GPIO_AFRL_AFRL5_0;
 8000766:	4b84      	ldr	r3, [pc, #528]	; (8000978 <initialization+0x770>)
 8000768:	6a1b      	ldr	r3, [r3, #32]
 800076a:	4a83      	ldr	r2, [pc, #524]	; (8000978 <initialization+0x770>)
 800076c:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 8000770:	6213      	str	r3, [r2, #32]
	GPIOJ->AFR[0] |= GPIO_AFRL_AFRL5_1 | GPIO_AFRL_AFRL5_2 | GPIO_AFRL_AFRL5_3;
 8000772:	4b81      	ldr	r3, [pc, #516]	; (8000978 <initialization+0x770>)
 8000774:	6a1b      	ldr	r3, [r3, #32]
 8000776:	4a80      	ldr	r2, [pc, #512]	; (8000978 <initialization+0x770>)
 8000778:	f443 0360 	orr.w	r3, r3, #14680064	; 0xe00000
 800077c:	6213      	str	r3, [r2, #32]

	//R7 PJ6
	GPIOJ->MODER   &= ~GPIO_MODER_MODER6;
 800077e:	4b7e      	ldr	r3, [pc, #504]	; (8000978 <initialization+0x770>)
 8000780:	681b      	ldr	r3, [r3, #0]
 8000782:	4a7d      	ldr	r2, [pc, #500]	; (8000978 <initialization+0x770>)
 8000784:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8000788:	6013      	str	r3, [r2, #0]
	GPIOJ->MODER   |= GPIO_MODER_MODER6_1;
 800078a:	4b7b      	ldr	r3, [pc, #492]	; (8000978 <initialization+0x770>)
 800078c:	681b      	ldr	r3, [r3, #0]
 800078e:	4a7a      	ldr	r2, [pc, #488]	; (8000978 <initialization+0x770>)
 8000790:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8000794:	6013      	str	r3, [r2, #0]
	GPIOJ->OSPEEDR |= GPIO_OSPEEDER_OSPEEDR6_1;
 8000796:	4b78      	ldr	r3, [pc, #480]	; (8000978 <initialization+0x770>)
 8000798:	689b      	ldr	r3, [r3, #8]
 800079a:	4a77      	ldr	r2, [pc, #476]	; (8000978 <initialization+0x770>)
 800079c:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 80007a0:	6093      	str	r3, [r2, #8]
	GPIOJ->AFR[0] &= ~GPIO_AFRL_AFRL6_0;
 80007a2:	4b75      	ldr	r3, [pc, #468]	; (8000978 <initialization+0x770>)
 80007a4:	6a1b      	ldr	r3, [r3, #32]
 80007a6:	4a74      	ldr	r2, [pc, #464]	; (8000978 <initialization+0x770>)
 80007a8:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80007ac:	6213      	str	r3, [r2, #32]
	GPIOJ->AFR[0] |= GPIO_AFRL_AFRL6_1 | GPIO_AFRL_AFRL6_2 | GPIO_AFRL_AFRL6_3;
 80007ae:	4b72      	ldr	r3, [pc, #456]	; (8000978 <initialization+0x770>)
 80007b0:	6a1b      	ldr	r3, [r3, #32]
 80007b2:	4a71      	ldr	r2, [pc, #452]	; (8000978 <initialization+0x770>)
 80007b4:	f043 6360 	orr.w	r3, r3, #234881024	; 0xe000000
 80007b8:	6213      	str	r3, [r2, #32]

	//G0 PJ7
	GPIOJ->MODER   &= ~GPIO_MODER_MODER7;
 80007ba:	4b6f      	ldr	r3, [pc, #444]	; (8000978 <initialization+0x770>)
 80007bc:	681b      	ldr	r3, [r3, #0]
 80007be:	4a6e      	ldr	r2, [pc, #440]	; (8000978 <initialization+0x770>)
 80007c0:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 80007c4:	6013      	str	r3, [r2, #0]
	GPIOJ->MODER   |= GPIO_MODER_MODER7_1;
 80007c6:	4b6c      	ldr	r3, [pc, #432]	; (8000978 <initialization+0x770>)
 80007c8:	681b      	ldr	r3, [r3, #0]
 80007ca:	4a6b      	ldr	r2, [pc, #428]	; (8000978 <initialization+0x770>)
 80007cc:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80007d0:	6013      	str	r3, [r2, #0]
	GPIOJ->OSPEEDR |= GPIO_OSPEEDER_OSPEEDR7_1;
 80007d2:	4b69      	ldr	r3, [pc, #420]	; (8000978 <initialization+0x770>)
 80007d4:	689b      	ldr	r3, [r3, #8]
 80007d6:	4a68      	ldr	r2, [pc, #416]	; (8000978 <initialization+0x770>)
 80007d8:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80007dc:	6093      	str	r3, [r2, #8]
	GPIOJ->AFR[0] &= ~GPIO_AFRL_AFRL7_0;
 80007de:	4b66      	ldr	r3, [pc, #408]	; (8000978 <initialization+0x770>)
 80007e0:	6a1b      	ldr	r3, [r3, #32]
 80007e2:	4a65      	ldr	r2, [pc, #404]	; (8000978 <initialization+0x770>)
 80007e4:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80007e8:	6213      	str	r3, [r2, #32]
	GPIOJ->AFR[0] |= GPIO_AFRL_AFRL7_1 | GPIO_AFRL_AFRL7_2 | GPIO_AFRL_AFRL7_3;
 80007ea:	4b63      	ldr	r3, [pc, #396]	; (8000978 <initialization+0x770>)
 80007ec:	6a1b      	ldr	r3, [r3, #32]
 80007ee:	4a62      	ldr	r2, [pc, #392]	; (8000978 <initialization+0x770>)
 80007f0:	f043 4360 	orr.w	r3, r3, #3758096384	; 0xe0000000
 80007f4:	6213      	str	r3, [r2, #32]

	//G1 PJ8
	GPIOJ->MODER   &= ~GPIO_MODER_MODER8;
 80007f6:	4b60      	ldr	r3, [pc, #384]	; (8000978 <initialization+0x770>)
 80007f8:	681b      	ldr	r3, [r3, #0]
 80007fa:	4a5f      	ldr	r2, [pc, #380]	; (8000978 <initialization+0x770>)
 80007fc:	f423 3340 	bic.w	r3, r3, #196608	; 0x30000
 8000800:	6013      	str	r3, [r2, #0]
	GPIOJ->MODER   |= GPIO_MODER_MODER8_1;
 8000802:	4b5d      	ldr	r3, [pc, #372]	; (8000978 <initialization+0x770>)
 8000804:	681b      	ldr	r3, [r3, #0]
 8000806:	4a5c      	ldr	r2, [pc, #368]	; (8000978 <initialization+0x770>)
 8000808:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800080c:	6013      	str	r3, [r2, #0]
	GPIOJ->OSPEEDR |= GPIO_OSPEEDER_OSPEEDR8_1;
 800080e:	4b5a      	ldr	r3, [pc, #360]	; (8000978 <initialization+0x770>)
 8000810:	689b      	ldr	r3, [r3, #8]
 8000812:	4a59      	ldr	r2, [pc, #356]	; (8000978 <initialization+0x770>)
 8000814:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000818:	6093      	str	r3, [r2, #8]
	GPIOJ->AFR[1] &= ~GPIO_AFRL_AFRL0_0;
 800081a:	4b57      	ldr	r3, [pc, #348]	; (8000978 <initialization+0x770>)
 800081c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800081e:	4a56      	ldr	r2, [pc, #344]	; (8000978 <initialization+0x770>)
 8000820:	f023 0301 	bic.w	r3, r3, #1
 8000824:	6253      	str	r3, [r2, #36]	; 0x24
	GPIOJ->AFR[1] |= GPIO_AFRL_AFRL0_1 | GPIO_AFRL_AFRL0_2 | GPIO_AFRL_AFRL0_3;
 8000826:	4b54      	ldr	r3, [pc, #336]	; (8000978 <initialization+0x770>)
 8000828:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800082a:	4a53      	ldr	r2, [pc, #332]	; (8000978 <initialization+0x770>)
 800082c:	f043 030e 	orr.w	r3, r3, #14
 8000830:	6253      	str	r3, [r2, #36]	; 0x24

	//G2 PJ9
	GPIOJ->MODER   &= ~GPIO_MODER_MODER9;
 8000832:	4b51      	ldr	r3, [pc, #324]	; (8000978 <initialization+0x770>)
 8000834:	681b      	ldr	r3, [r3, #0]
 8000836:	4a50      	ldr	r2, [pc, #320]	; (8000978 <initialization+0x770>)
 8000838:	f423 2340 	bic.w	r3, r3, #786432	; 0xc0000
 800083c:	6013      	str	r3, [r2, #0]
	GPIOJ->MODER   |= GPIO_MODER_MODER9_1;
 800083e:	4b4e      	ldr	r3, [pc, #312]	; (8000978 <initialization+0x770>)
 8000840:	681b      	ldr	r3, [r3, #0]
 8000842:	4a4d      	ldr	r2, [pc, #308]	; (8000978 <initialization+0x770>)
 8000844:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8000848:	6013      	str	r3, [r2, #0]
	GPIOJ->OSPEEDR |= GPIO_OSPEEDER_OSPEEDR9_1;
 800084a:	4b4b      	ldr	r3, [pc, #300]	; (8000978 <initialization+0x770>)
 800084c:	689b      	ldr	r3, [r3, #8]
 800084e:	4a4a      	ldr	r2, [pc, #296]	; (8000978 <initialization+0x770>)
 8000850:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8000854:	6093      	str	r3, [r2, #8]
	GPIOJ->AFR[1] &= ~GPIO_AFRL_AFRL1_0;
 8000856:	4b48      	ldr	r3, [pc, #288]	; (8000978 <initialization+0x770>)
 8000858:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800085a:	4a47      	ldr	r2, [pc, #284]	; (8000978 <initialization+0x770>)
 800085c:	f023 0310 	bic.w	r3, r3, #16
 8000860:	6253      	str	r3, [r2, #36]	; 0x24
	GPIOJ->AFR[1] |= GPIO_AFRL_AFRL1_1 | GPIO_AFRL_AFRL1_2 | GPIO_AFRL_AFRL1_3;
 8000862:	4b45      	ldr	r3, [pc, #276]	; (8000978 <initialization+0x770>)
 8000864:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000866:	4a44      	ldr	r2, [pc, #272]	; (8000978 <initialization+0x770>)
 8000868:	f043 03e0 	orr.w	r3, r3, #224	; 0xe0
 800086c:	6253      	str	r3, [r2, #36]	; 0x24

	//G3 PJ10
	GPIOJ->MODER   &= ~GPIO_MODER_MODER10;
 800086e:	4b42      	ldr	r3, [pc, #264]	; (8000978 <initialization+0x770>)
 8000870:	681b      	ldr	r3, [r3, #0]
 8000872:	4a41      	ldr	r2, [pc, #260]	; (8000978 <initialization+0x770>)
 8000874:	f423 1340 	bic.w	r3, r3, #3145728	; 0x300000
 8000878:	6013      	str	r3, [r2, #0]
	GPIOJ->MODER   |= GPIO_MODER_MODER10_1;
 800087a:	4b3f      	ldr	r3, [pc, #252]	; (8000978 <initialization+0x770>)
 800087c:	681b      	ldr	r3, [r3, #0]
 800087e:	4a3e      	ldr	r2, [pc, #248]	; (8000978 <initialization+0x770>)
 8000880:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8000884:	6013      	str	r3, [r2, #0]
	GPIOJ->OSPEEDR |= GPIO_OSPEEDER_OSPEEDR10_1;
 8000886:	4b3c      	ldr	r3, [pc, #240]	; (8000978 <initialization+0x770>)
 8000888:	689b      	ldr	r3, [r3, #8]
 800088a:	4a3b      	ldr	r2, [pc, #236]	; (8000978 <initialization+0x770>)
 800088c:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8000890:	6093      	str	r3, [r2, #8]
	GPIOJ->AFR[1] &= ~GPIO_AFRL_AFRL2_0;
 8000892:	4b39      	ldr	r3, [pc, #228]	; (8000978 <initialization+0x770>)
 8000894:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000896:	4a38      	ldr	r2, [pc, #224]	; (8000978 <initialization+0x770>)
 8000898:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800089c:	6253      	str	r3, [r2, #36]	; 0x24
	GPIOJ->AFR[1] |= GPIO_AFRL_AFRL2_1 | GPIO_AFRL_AFRL2_2 | GPIO_AFRL_AFRL2_3;
 800089e:	4b36      	ldr	r3, [pc, #216]	; (8000978 <initialization+0x770>)
 80008a0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80008a2:	4a35      	ldr	r2, [pc, #212]	; (8000978 <initialization+0x770>)
 80008a4:	f443 6360 	orr.w	r3, r3, #3584	; 0xe00
 80008a8:	6253      	str	r3, [r2, #36]	; 0x24

	//G4 PJ11
	GPIOJ->MODER   &= ~GPIO_MODER_MODER11;
 80008aa:	4b33      	ldr	r3, [pc, #204]	; (8000978 <initialization+0x770>)
 80008ac:	681b      	ldr	r3, [r3, #0]
 80008ae:	4a32      	ldr	r2, [pc, #200]	; (8000978 <initialization+0x770>)
 80008b0:	f423 0340 	bic.w	r3, r3, #12582912	; 0xc00000
 80008b4:	6013      	str	r3, [r2, #0]
	GPIOJ->MODER   |= GPIO_MODER_MODER11_1;
 80008b6:	4b30      	ldr	r3, [pc, #192]	; (8000978 <initialization+0x770>)
 80008b8:	681b      	ldr	r3, [r3, #0]
 80008ba:	4a2f      	ldr	r2, [pc, #188]	; (8000978 <initialization+0x770>)
 80008bc:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 80008c0:	6013      	str	r3, [r2, #0]
	GPIOJ->OSPEEDR |= GPIO_OSPEEDER_OSPEEDR11_1;
 80008c2:	4b2d      	ldr	r3, [pc, #180]	; (8000978 <initialization+0x770>)
 80008c4:	689b      	ldr	r3, [r3, #8]
 80008c6:	4a2c      	ldr	r2, [pc, #176]	; (8000978 <initialization+0x770>)
 80008c8:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 80008cc:	6093      	str	r3, [r2, #8]
	GPIOJ->AFR[1] &= ~GPIO_AFRL_AFRL3_0;
 80008ce:	4b2a      	ldr	r3, [pc, #168]	; (8000978 <initialization+0x770>)
 80008d0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80008d2:	4a29      	ldr	r2, [pc, #164]	; (8000978 <initialization+0x770>)
 80008d4:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80008d8:	6253      	str	r3, [r2, #36]	; 0x24
	GPIOJ->AFR[1] |= GPIO_AFRL_AFRL3_1 | GPIO_AFRL_AFRL3_2 | GPIO_AFRL_AFRL3_3;
 80008da:	4b27      	ldr	r3, [pc, #156]	; (8000978 <initialization+0x770>)
 80008dc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80008de:	4a26      	ldr	r2, [pc, #152]	; (8000978 <initialization+0x770>)
 80008e0:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 80008e4:	6253      	str	r3, [r2, #36]	; 0x24

	//G5 PK0
	GPIOK->MODER   &= ~GPIO_MODER_MODER0;
 80008e6:	4b25      	ldr	r3, [pc, #148]	; (800097c <initialization+0x774>)
 80008e8:	681b      	ldr	r3, [r3, #0]
 80008ea:	4a24      	ldr	r2, [pc, #144]	; (800097c <initialization+0x774>)
 80008ec:	f023 0303 	bic.w	r3, r3, #3
 80008f0:	6013      	str	r3, [r2, #0]
	GPIOK->MODER   |= GPIO_MODER_MODER0_1;
 80008f2:	4b22      	ldr	r3, [pc, #136]	; (800097c <initialization+0x774>)
 80008f4:	681b      	ldr	r3, [r3, #0]
 80008f6:	4a21      	ldr	r2, [pc, #132]	; (800097c <initialization+0x774>)
 80008f8:	f043 0302 	orr.w	r3, r3, #2
 80008fc:	6013      	str	r3, [r2, #0]
	GPIOK->OSPEEDR |= GPIO_OSPEEDER_OSPEEDR0_1;
 80008fe:	4b1f      	ldr	r3, [pc, #124]	; (800097c <initialization+0x774>)
 8000900:	689b      	ldr	r3, [r3, #8]
 8000902:	4a1e      	ldr	r2, [pc, #120]	; (800097c <initialization+0x774>)
 8000904:	f043 0302 	orr.w	r3, r3, #2
 8000908:	6093      	str	r3, [r2, #8]
	GPIOK->AFR[0] &= ~GPIO_AFRL_AFRL0_0;
 800090a:	4b1c      	ldr	r3, [pc, #112]	; (800097c <initialization+0x774>)
 800090c:	6a1b      	ldr	r3, [r3, #32]
 800090e:	4a1b      	ldr	r2, [pc, #108]	; (800097c <initialization+0x774>)
 8000910:	f023 0301 	bic.w	r3, r3, #1
 8000914:	6213      	str	r3, [r2, #32]
	GPIOK->AFR[0] |= GPIO_AFRL_AFRL0_1 | GPIO_AFRL_AFRL0_2 | GPIO_AFRL_AFRL0_3;
 8000916:	4b19      	ldr	r3, [pc, #100]	; (800097c <initialization+0x774>)
 8000918:	6a1b      	ldr	r3, [r3, #32]
 800091a:	4a18      	ldr	r2, [pc, #96]	; (800097c <initialization+0x774>)
 800091c:	f043 030e 	orr.w	r3, r3, #14
 8000920:	6213      	str	r3, [r2, #32]

	//G6 PK1
	GPIOK->MODER   &= ~GPIO_MODER_MODER1;
 8000922:	4b16      	ldr	r3, [pc, #88]	; (800097c <initialization+0x774>)
 8000924:	681b      	ldr	r3, [r3, #0]
 8000926:	4a15      	ldr	r2, [pc, #84]	; (800097c <initialization+0x774>)
 8000928:	f023 030c 	bic.w	r3, r3, #12
 800092c:	6013      	str	r3, [r2, #0]
	GPIOK->MODER   |= GPIO_MODER_MODER1_1;
 800092e:	4b13      	ldr	r3, [pc, #76]	; (800097c <initialization+0x774>)
 8000930:	681b      	ldr	r3, [r3, #0]
 8000932:	4a12      	ldr	r2, [pc, #72]	; (800097c <initialization+0x774>)
 8000934:	f043 0308 	orr.w	r3, r3, #8
 8000938:	6013      	str	r3, [r2, #0]
	GPIOK->OSPEEDR |= GPIO_OSPEEDER_OSPEEDR1_1;
 800093a:	4b10      	ldr	r3, [pc, #64]	; (800097c <initialization+0x774>)
 800093c:	689b      	ldr	r3, [r3, #8]
 800093e:	4a0f      	ldr	r2, [pc, #60]	; (800097c <initialization+0x774>)
 8000940:	f043 0308 	orr.w	r3, r3, #8
 8000944:	6093      	str	r3, [r2, #8]
	GPIOK->AFR[0] &= ~GPIO_AFRL_AFRL1_0;
 8000946:	4b0d      	ldr	r3, [pc, #52]	; (800097c <initialization+0x774>)
 8000948:	6a1b      	ldr	r3, [r3, #32]
 800094a:	4a0c      	ldr	r2, [pc, #48]	; (800097c <initialization+0x774>)
 800094c:	f023 0310 	bic.w	r3, r3, #16
 8000950:	6213      	str	r3, [r2, #32]
	GPIOK->AFR[0] |= GPIO_AFRL_AFRL1_1 | GPIO_AFRL_AFRL1_2 | GPIO_AFRL_AFRL1_3;
 8000952:	4b0a      	ldr	r3, [pc, #40]	; (800097c <initialization+0x774>)
 8000954:	6a1b      	ldr	r3, [r3, #32]
 8000956:	4a09      	ldr	r2, [pc, #36]	; (800097c <initialization+0x774>)
 8000958:	f043 03e0 	orr.w	r3, r3, #224	; 0xe0
 800095c:	6213      	str	r3, [r2, #32]

	//G7 PK2
	GPIOK->MODER   &= ~GPIO_MODER_MODER2;
 800095e:	4b07      	ldr	r3, [pc, #28]	; (800097c <initialization+0x774>)
 8000960:	681b      	ldr	r3, [r3, #0]
 8000962:	4a06      	ldr	r2, [pc, #24]	; (800097c <initialization+0x774>)
 8000964:	f023 0330 	bic.w	r3, r3, #48	; 0x30
 8000968:	6013      	str	r3, [r2, #0]
	GPIOK->MODER   |= GPIO_MODER_MODER2_1;
 800096a:	4b04      	ldr	r3, [pc, #16]	; (800097c <initialization+0x774>)
 800096c:	681b      	ldr	r3, [r3, #0]
 800096e:	4a03      	ldr	r2, [pc, #12]	; (800097c <initialization+0x774>)
 8000970:	f043 0320 	orr.w	r3, r3, #32
 8000974:	e004      	b.n	8000980 <initialization+0x778>
 8000976:	bf00      	nop
 8000978:	40022400 	.word	0x40022400
 800097c:	40022800 	.word	0x40022800
 8000980:	6013      	str	r3, [r2, #0]
	GPIOK->OSPEEDR |= GPIO_OSPEEDER_OSPEEDR2_1;
 8000982:	4b90      	ldr	r3, [pc, #576]	; (8000bc4 <initialization+0x9bc>)
 8000984:	689b      	ldr	r3, [r3, #8]
 8000986:	4a8f      	ldr	r2, [pc, #572]	; (8000bc4 <initialization+0x9bc>)
 8000988:	f043 0320 	orr.w	r3, r3, #32
 800098c:	6093      	str	r3, [r2, #8]
	GPIOK->AFR[0] &= ~GPIO_AFRL_AFRL2_0;
 800098e:	4b8d      	ldr	r3, [pc, #564]	; (8000bc4 <initialization+0x9bc>)
 8000990:	6a1b      	ldr	r3, [r3, #32]
 8000992:	4a8c      	ldr	r2, [pc, #560]	; (8000bc4 <initialization+0x9bc>)
 8000994:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8000998:	6213      	str	r3, [r2, #32]
	GPIOK->AFR[0] |= GPIO_AFRL_AFRL2_1 | GPIO_AFRL_AFRL2_2 | GPIO_AFRL_AFRL2_3;
 800099a:	4b8a      	ldr	r3, [pc, #552]	; (8000bc4 <initialization+0x9bc>)
 800099c:	6a1b      	ldr	r3, [r3, #32]
 800099e:	4a89      	ldr	r2, [pc, #548]	; (8000bc4 <initialization+0x9bc>)
 80009a0:	f443 6360 	orr.w	r3, r3, #3584	; 0xe00
 80009a4:	6213      	str	r3, [r2, #32]

	//VSYNC
	GPIOI->MODER   &= ~GPIO_MODER_MODER9;
 80009a6:	4b88      	ldr	r3, [pc, #544]	; (8000bc8 <initialization+0x9c0>)
 80009a8:	681b      	ldr	r3, [r3, #0]
 80009aa:	4a87      	ldr	r2, [pc, #540]	; (8000bc8 <initialization+0x9c0>)
 80009ac:	f423 2340 	bic.w	r3, r3, #786432	; 0xc0000
 80009b0:	6013      	str	r3, [r2, #0]
	GPIOI->MODER   |= GPIO_MODER_MODER9_1;
 80009b2:	4b85      	ldr	r3, [pc, #532]	; (8000bc8 <initialization+0x9c0>)
 80009b4:	681b      	ldr	r3, [r3, #0]
 80009b6:	4a84      	ldr	r2, [pc, #528]	; (8000bc8 <initialization+0x9c0>)
 80009b8:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 80009bc:	6013      	str	r3, [r2, #0]
	GPIOI->OSPEEDR |= GPIO_OSPEEDER_OSPEEDR9_1;
 80009be:	4b82      	ldr	r3, [pc, #520]	; (8000bc8 <initialization+0x9c0>)
 80009c0:	689b      	ldr	r3, [r3, #8]
 80009c2:	4a81      	ldr	r2, [pc, #516]	; (8000bc8 <initialization+0x9c0>)
 80009c4:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 80009c8:	6093      	str	r3, [r2, #8]
	GPIOI->AFR[1] &= ~GPIO_AFRL_AFRL1_0;
 80009ca:	4b7f      	ldr	r3, [pc, #508]	; (8000bc8 <initialization+0x9c0>)
 80009cc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80009ce:	4a7e      	ldr	r2, [pc, #504]	; (8000bc8 <initialization+0x9c0>)
 80009d0:	f023 0310 	bic.w	r3, r3, #16
 80009d4:	6253      	str	r3, [r2, #36]	; 0x24
	GPIOI->AFR[1] |= GPIO_AFRL_AFRL1_1 | GPIO_AFRL_AFRL1_2 | GPIO_AFRL_AFRL1_3;
 80009d6:	4b7c      	ldr	r3, [pc, #496]	; (8000bc8 <initialization+0x9c0>)
 80009d8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80009da:	4a7b      	ldr	r2, [pc, #492]	; (8000bc8 <initialization+0x9c0>)
 80009dc:	f043 03e0 	orr.w	r3, r3, #224	; 0xe0
 80009e0:	6253      	str	r3, [r2, #36]	; 0x24

	//HSYNC
	GPIOI->MODER   &= ~GPIO_MODER_MODER10;
 80009e2:	4b79      	ldr	r3, [pc, #484]	; (8000bc8 <initialization+0x9c0>)
 80009e4:	681b      	ldr	r3, [r3, #0]
 80009e6:	4a78      	ldr	r2, [pc, #480]	; (8000bc8 <initialization+0x9c0>)
 80009e8:	f423 1340 	bic.w	r3, r3, #3145728	; 0x300000
 80009ec:	6013      	str	r3, [r2, #0]
	GPIOI->MODER   |= GPIO_MODER_MODER10_1;
 80009ee:	4b76      	ldr	r3, [pc, #472]	; (8000bc8 <initialization+0x9c0>)
 80009f0:	681b      	ldr	r3, [r3, #0]
 80009f2:	4a75      	ldr	r2, [pc, #468]	; (8000bc8 <initialization+0x9c0>)
 80009f4:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 80009f8:	6013      	str	r3, [r2, #0]
	GPIOI->OSPEEDR |= GPIO_OSPEEDER_OSPEEDR10_1;
 80009fa:	4b73      	ldr	r3, [pc, #460]	; (8000bc8 <initialization+0x9c0>)
 80009fc:	689b      	ldr	r3, [r3, #8]
 80009fe:	4a72      	ldr	r2, [pc, #456]	; (8000bc8 <initialization+0x9c0>)
 8000a00:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8000a04:	6093      	str	r3, [r2, #8]
	GPIOI->AFR[1] &= ~GPIO_AFRL_AFRL2_0;
 8000a06:	4b70      	ldr	r3, [pc, #448]	; (8000bc8 <initialization+0x9c0>)
 8000a08:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000a0a:	4a6f      	ldr	r2, [pc, #444]	; (8000bc8 <initialization+0x9c0>)
 8000a0c:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8000a10:	6253      	str	r3, [r2, #36]	; 0x24
	GPIOI->AFR[1] |= GPIO_AFRL_AFRL2_1 | GPIO_AFRL_AFRL2_2 | GPIO_AFRL_AFRL2_3;
 8000a12:	4b6d      	ldr	r3, [pc, #436]	; (8000bc8 <initialization+0x9c0>)
 8000a14:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000a16:	4a6c      	ldr	r2, [pc, #432]	; (8000bc8 <initialization+0x9c0>)
 8000a18:	f443 6360 	orr.w	r3, r3, #3584	; 0xe00
 8000a1c:	6253      	str	r3, [r2, #36]	; 0x24

	//CLK
	GPIOI->MODER   &= ~GPIO_MODER_MODER14;
 8000a1e:	4b6a      	ldr	r3, [pc, #424]	; (8000bc8 <initialization+0x9c0>)
 8000a20:	681b      	ldr	r3, [r3, #0]
 8000a22:	4a69      	ldr	r2, [pc, #420]	; (8000bc8 <initialization+0x9c0>)
 8000a24:	f023 5340 	bic.w	r3, r3, #805306368	; 0x30000000
 8000a28:	6013      	str	r3, [r2, #0]
	GPIOI->MODER   |= GPIO_MODER_MODER14_1;
 8000a2a:	4b67      	ldr	r3, [pc, #412]	; (8000bc8 <initialization+0x9c0>)
 8000a2c:	681b      	ldr	r3, [r3, #0]
 8000a2e:	4a66      	ldr	r2, [pc, #408]	; (8000bc8 <initialization+0x9c0>)
 8000a30:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 8000a34:	6013      	str	r3, [r2, #0]
	GPIOI->OSPEEDR |= GPIO_OSPEEDER_OSPEEDR14_1;
 8000a36:	4b64      	ldr	r3, [pc, #400]	; (8000bc8 <initialization+0x9c0>)
 8000a38:	689b      	ldr	r3, [r3, #8]
 8000a3a:	4a63      	ldr	r2, [pc, #396]	; (8000bc8 <initialization+0x9c0>)
 8000a3c:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 8000a40:	6093      	str	r3, [r2, #8]
	GPIOI->AFR[1] &= ~GPIO_AFRL_AFRL6_0;
 8000a42:	4b61      	ldr	r3, [pc, #388]	; (8000bc8 <initialization+0x9c0>)
 8000a44:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000a46:	4a60      	ldr	r2, [pc, #384]	; (8000bc8 <initialization+0x9c0>)
 8000a48:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8000a4c:	6253      	str	r3, [r2, #36]	; 0x24
	GPIOI->AFR[1] |= GPIO_AFRL_AFRL6_1 | GPIO_AFRL_AFRL6_2 | GPIO_AFRL_AFRL6_3;
 8000a4e:	4b5e      	ldr	r3, [pc, #376]	; (8000bc8 <initialization+0x9c0>)
 8000a50:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000a52:	4a5d      	ldr	r2, [pc, #372]	; (8000bc8 <initialization+0x9c0>)
 8000a54:	f043 6360 	orr.w	r3, r3, #234881024	; 0xe000000
 8000a58:	6253      	str	r3, [r2, #36]	; 0x24

	//DE
	GPIOK->MODER   &= ~GPIO_MODER_MODER7;
 8000a5a:	4b5a      	ldr	r3, [pc, #360]	; (8000bc4 <initialization+0x9bc>)
 8000a5c:	681b      	ldr	r3, [r3, #0]
 8000a5e:	4a59      	ldr	r2, [pc, #356]	; (8000bc4 <initialization+0x9bc>)
 8000a60:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 8000a64:	6013      	str	r3, [r2, #0]
	GPIOK->MODER   |= GPIO_MODER_MODER7_1;
 8000a66:	4b57      	ldr	r3, [pc, #348]	; (8000bc4 <initialization+0x9bc>)
 8000a68:	681b      	ldr	r3, [r3, #0]
 8000a6a:	4a56      	ldr	r2, [pc, #344]	; (8000bc4 <initialization+0x9bc>)
 8000a6c:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8000a70:	6013      	str	r3, [r2, #0]
	GPIOK->OSPEEDR |= GPIO_OSPEEDER_OSPEEDR7_1;
 8000a72:	4b54      	ldr	r3, [pc, #336]	; (8000bc4 <initialization+0x9bc>)
 8000a74:	689b      	ldr	r3, [r3, #8]
 8000a76:	4a53      	ldr	r2, [pc, #332]	; (8000bc4 <initialization+0x9bc>)
 8000a78:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8000a7c:	6093      	str	r3, [r2, #8]
	GPIOK->AFR[0] &= ~GPIO_AFRL_AFRL7_0;
 8000a7e:	4b51      	ldr	r3, [pc, #324]	; (8000bc4 <initialization+0x9bc>)
 8000a80:	6a1b      	ldr	r3, [r3, #32]
 8000a82:	4a50      	ldr	r2, [pc, #320]	; (8000bc4 <initialization+0x9bc>)
 8000a84:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8000a88:	6213      	str	r3, [r2, #32]
	GPIOK->AFR[0] |= GPIO_AFRL_AFRL7_1 | GPIO_AFRL_AFRL7_2 | GPIO_AFRL_AFRL7_3;
 8000a8a:	4b4e      	ldr	r3, [pc, #312]	; (8000bc4 <initialization+0x9bc>)
 8000a8c:	6a1b      	ldr	r3, [r3, #32]
 8000a8e:	4a4d      	ldr	r2, [pc, #308]	; (8000bc4 <initialization+0x9bc>)
 8000a90:	f043 4360 	orr.w	r3, r3, #3758096384	; 0xe0000000
 8000a94:	6213      	str	r3, [r2, #32]

	//LED
	GPIOK->MODER &= ~GPIO_MODER_MODER3;
 8000a96:	4b4b      	ldr	r3, [pc, #300]	; (8000bc4 <initialization+0x9bc>)
 8000a98:	681b      	ldr	r3, [r3, #0]
 8000a9a:	4a4a      	ldr	r2, [pc, #296]	; (8000bc4 <initialization+0x9bc>)
 8000a9c:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 8000aa0:	6013      	str	r3, [r2, #0]
	GPIOK->MODER |= GPIO_MODER_MODER3_0;
 8000aa2:	4b48      	ldr	r3, [pc, #288]	; (8000bc4 <initialization+0x9bc>)
 8000aa4:	681b      	ldr	r3, [r3, #0]
 8000aa6:	4a47      	ldr	r2, [pc, #284]	; (8000bc4 <initialization+0x9bc>)
 8000aa8:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8000aac:	6013      	str	r3, [r2, #0]
	GPIOK->BSRR |= GPIO_BSRR_BS_3;
 8000aae:	4b45      	ldr	r3, [pc, #276]	; (8000bc4 <initialization+0x9bc>)
 8000ab0:	699b      	ldr	r3, [r3, #24]
 8000ab2:	4a44      	ldr	r2, [pc, #272]	; (8000bc4 <initialization+0x9bc>)
 8000ab4:	f043 0308 	orr.w	r3, r3, #8
 8000ab8:	6193      	str	r3, [r2, #24]

	//ON
	GPIOI->MODER &= ~GPIO_MODER_MODER12;
 8000aba:	4b43      	ldr	r3, [pc, #268]	; (8000bc8 <initialization+0x9c0>)
 8000abc:	681b      	ldr	r3, [r3, #0]
 8000abe:	4a42      	ldr	r2, [pc, #264]	; (8000bc8 <initialization+0x9c0>)
 8000ac0:	f023 7340 	bic.w	r3, r3, #50331648	; 0x3000000
 8000ac4:	6013      	str	r3, [r2, #0]
	GPIOI->MODER |= GPIO_MODER_MODER12_0;
 8000ac6:	4b40      	ldr	r3, [pc, #256]	; (8000bc8 <initialization+0x9c0>)
 8000ac8:	681b      	ldr	r3, [r3, #0]
 8000aca:	4a3f      	ldr	r2, [pc, #252]	; (8000bc8 <initialization+0x9c0>)
 8000acc:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8000ad0:	6013      	str	r3, [r2, #0]
	GPIOI->BSRR |= GPIO_BSRR_BS_12;
 8000ad2:	4b3d      	ldr	r3, [pc, #244]	; (8000bc8 <initialization+0x9c0>)
 8000ad4:	699b      	ldr	r3, [r3, #24]
 8000ad6:	4a3c      	ldr	r2, [pc, #240]	; (8000bc8 <initialization+0x9c0>)
 8000ad8:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8000adc:	6193      	str	r3, [r2, #24]

	GPIOC->MODER &= ~GPIO_MODER_MODER7;
 8000ade:	4b3b      	ldr	r3, [pc, #236]	; (8000bcc <initialization+0x9c4>)
 8000ae0:	681b      	ldr	r3, [r3, #0]
 8000ae2:	4a3a      	ldr	r2, [pc, #232]	; (8000bcc <initialization+0x9c4>)
 8000ae4:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 8000ae8:	6013      	str	r3, [r2, #0]
	GPIOC->MODER |= GPIO_MODER_MODER7_0;
 8000aea:	4b38      	ldr	r3, [pc, #224]	; (8000bcc <initialization+0x9c4>)
 8000aec:	681b      	ldr	r3, [r3, #0]
 8000aee:	4a37      	ldr	r2, [pc, #220]	; (8000bcc <initialization+0x9c4>)
 8000af0:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000af4:	6013      	str	r3, [r2, #0]
	GPIOC->BSRR |= GPIO_BSRR_BS_7;
 8000af6:	4b35      	ldr	r3, [pc, #212]	; (8000bcc <initialization+0x9c4>)
 8000af8:	699b      	ldr	r3, [r3, #24]
 8000afa:	4a34      	ldr	r2, [pc, #208]	; (8000bcc <initialization+0x9c4>)
 8000afc:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8000b00:	6193      	str	r3, [r2, #24]

    GPIOK->BSRR |= GPIO_BSRR_BS_3;
 8000b02:	4b30      	ldr	r3, [pc, #192]	; (8000bc4 <initialization+0x9bc>)
 8000b04:	699b      	ldr	r3, [r3, #24]
 8000b06:	4a2f      	ldr	r2, [pc, #188]	; (8000bc4 <initialization+0x9bc>)
 8000b08:	f043 0308 	orr.w	r3, r3, #8
 8000b0c:	6193      	str	r3, [r2, #24]

	LTDC->SSCR |= ((DISPLAY_HSYNC - 1) << 16 | (DISPLAY_VSYNC - 1));
 8000b0e:	4b30      	ldr	r3, [pc, #192]	; (8000bd0 <initialization+0x9c8>)
 8000b10:	689a      	ldr	r2, [r3, #8]
 8000b12:	492f      	ldr	r1, [pc, #188]	; (8000bd0 <initialization+0x9c8>)
 8000b14:	4b2f      	ldr	r3, [pc, #188]	; (8000bd4 <initialization+0x9cc>)
 8000b16:	4313      	orrs	r3, r2
 8000b18:	608b      	str	r3, [r1, #8]
	LTDC->BPCR |= ((DISPLAY_HSYNC+DISPLAY_HBP-1) << 16 | (DISPLAY_VSYNC+DISPLAY_VBP-1));
 8000b1a:	4b2d      	ldr	r3, [pc, #180]	; (8000bd0 <initialization+0x9c8>)
 8000b1c:	68da      	ldr	r2, [r3, #12]
 8000b1e:	492c      	ldr	r1, [pc, #176]	; (8000bd0 <initialization+0x9c8>)
 8000b20:	4b2d      	ldr	r3, [pc, #180]	; (8000bd8 <initialization+0x9d0>)
 8000b22:	4313      	orrs	r3, r2
 8000b24:	60cb      	str	r3, [r1, #12]
	LTDC->AWCR |= ((DISPLAY_WIDTH + DISPLAY_HSYNC + DISPLAY_HBP - 1) << 16 |
 8000b26:	4b2a      	ldr	r3, [pc, #168]	; (8000bd0 <initialization+0x9c8>)
 8000b28:	691a      	ldr	r2, [r3, #16]
 8000b2a:	4929      	ldr	r1, [pc, #164]	; (8000bd0 <initialization+0x9c8>)
 8000b2c:	4b2b      	ldr	r3, [pc, #172]	; (8000bdc <initialization+0x9d4>)
 8000b2e:	4313      	orrs	r3, r2
 8000b30:	610b      	str	r3, [r1, #16]
	(DISPLAY_HEIGHT + DISPLAY_VSYNC + DISPLAY_VBP - 1));
	LTDC->TWCR |= ((DISPLAY_WIDTH + DISPLAY_HSYNC + DISPLAY_HBP + DISPLAY_HFP -1)<< 16 |(DISPLAY_HEIGHT + DISPLAY_VSYNC + DISPLAY_VBP + DISPLAY_VFP - 1));
 8000b32:	4b27      	ldr	r3, [pc, #156]	; (8000bd0 <initialization+0x9c8>)
 8000b34:	695a      	ldr	r2, [r3, #20]
 8000b36:	4926      	ldr	r1, [pc, #152]	; (8000bd0 <initialization+0x9c8>)
 8000b38:	4b29      	ldr	r3, [pc, #164]	; (8000be0 <initialization+0x9d8>)
 8000b3a:	4313      	orrs	r3, r2
 8000b3c:	614b      	str	r3, [r1, #20]
	LTDC->BCCR = 0x00ff00ff;
 8000b3e:	4b24      	ldr	r3, [pc, #144]	; (8000bd0 <initialization+0x9c8>)
 8000b40:	f04f 12ff 	mov.w	r2, #16711935	; 0xff00ff
 8000b44:	62da      	str	r2, [r3, #44]	; 0x2c
	LTDC_Layer2->WHPCR |= (((DISPLAY_WIDTH + DISPLAY_HBP + DISPLAY_HSYNC - 1) << 16) | (DISPLAY_HBP + DISPLAY_HSYNC));
 8000b46:	4b27      	ldr	r3, [pc, #156]	; (8000be4 <initialization+0x9dc>)
 8000b48:	685a      	ldr	r2, [r3, #4]
 8000b4a:	4926      	ldr	r1, [pc, #152]	; (8000be4 <initialization+0x9dc>)
 8000b4c:	4b26      	ldr	r3, [pc, #152]	; (8000be8 <initialization+0x9e0>)
 8000b4e:	4313      	orrs	r3, r2
 8000b50:	604b      	str	r3, [r1, #4]
	LTDC_Layer2->WVPCR |= (((DISPLAY_HEIGHT + DISPLAY_VSYNC + DISPLAY_VBP - 1) << 16) |(DISPLAY_VSYNC + DISPLAY_VBP));
 8000b52:	4b24      	ldr	r3, [pc, #144]	; (8000be4 <initialization+0x9dc>)
 8000b54:	689a      	ldr	r2, [r3, #8]
 8000b56:	4923      	ldr	r1, [pc, #140]	; (8000be4 <initialization+0x9dc>)
 8000b58:	4b24      	ldr	r3, [pc, #144]	; (8000bec <initialization+0x9e4>)
 8000b5a:	4313      	orrs	r3, r2
 8000b5c:	608b      	str	r3, [r1, #8]
	LTDC_Layer2->PFCR = 2;
 8000b5e:	4b21      	ldr	r3, [pc, #132]	; (8000be4 <initialization+0x9dc>)
 8000b60:	2202      	movs	r2, #2
 8000b62:	611a      	str	r2, [r3, #16]
	LTDC_Layer2->CFBAR =(uint32_t) imageLayer1;
 8000b64:	4b1f      	ldr	r3, [pc, #124]	; (8000be4 <initialization+0x9dc>)
 8000b66:	4a22      	ldr	r2, [pc, #136]	; (8000bf0 <initialization+0x9e8>)
 8000b68:	629a      	str	r2, [r3, #40]	; 0x28
	LTDC_Layer2->BFCR |= ((4 << 8) | 5);
 8000b6a:	4b1e      	ldr	r3, [pc, #120]	; (8000be4 <initialization+0x9dc>)
 8000b6c:	69da      	ldr	r2, [r3, #28]
 8000b6e:	491d      	ldr	r1, [pc, #116]	; (8000be4 <initialization+0x9dc>)
 8000b70:	f240 4305 	movw	r3, #1029	; 0x405
 8000b74:	4313      	orrs	r3, r2
 8000b76:	61cb      	str	r3, [r1, #28]
	LTDC_Layer2->CACR = 0xff;
 8000b78:	4b1a      	ldr	r3, [pc, #104]	; (8000be4 <initialization+0x9dc>)
 8000b7a:	22ff      	movs	r2, #255	; 0xff
 8000b7c:	615a      	str	r2, [r3, #20]
	LTDC_Layer2->CFBLR |= (((PIXEL_SIZE * DISPLAY_WIDTH) << 16) | (PIXEL_SIZE * DISPLAY_WIDTH + 3));
 8000b7e:	4b19      	ldr	r3, [pc, #100]	; (8000be4 <initialization+0x9dc>)
 8000b80:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8000b82:	4918      	ldr	r1, [pc, #96]	; (8000be4 <initialization+0x9dc>)
 8000b84:	4b1b      	ldr	r3, [pc, #108]	; (8000bf4 <initialization+0x9ec>)
 8000b86:	4313      	orrs	r3, r2
 8000b88:	62cb      	str	r3, [r1, #44]	; 0x2c
	LTDC_Layer2->CFBLNR |= DISPLAY_HEIGHT;
 8000b8a:	4b16      	ldr	r3, [pc, #88]	; (8000be4 <initialization+0x9dc>)
 8000b8c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000b8e:	4a15      	ldr	r2, [pc, #84]	; (8000be4 <initialization+0x9dc>)
 8000b90:	f443 7388 	orr.w	r3, r3, #272	; 0x110
 8000b94:	6313      	str	r3, [r2, #48]	; 0x30
	LTDC_Layer2->CR |= LTDC_LxCR_LEN;
 8000b96:	4b13      	ldr	r3, [pc, #76]	; (8000be4 <initialization+0x9dc>)
 8000b98:	681b      	ldr	r3, [r3, #0]
 8000b9a:	4a12      	ldr	r2, [pc, #72]	; (8000be4 <initialization+0x9dc>)
 8000b9c:	f043 0301 	orr.w	r3, r3, #1
 8000ba0:	6013      	str	r3, [r2, #0]
	LTDC->SRCR |= LTDC_SRCR_VBR;
 8000ba2:	4b0b      	ldr	r3, [pc, #44]	; (8000bd0 <initialization+0x9c8>)
 8000ba4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000ba6:	4a0a      	ldr	r2, [pc, #40]	; (8000bd0 <initialization+0x9c8>)
 8000ba8:	f043 0302 	orr.w	r3, r3, #2
 8000bac:	6253      	str	r3, [r2, #36]	; 0x24
	LTDC->GCR |= LTDC_GCR_LTDCEN;
 8000bae:	4b08      	ldr	r3, [pc, #32]	; (8000bd0 <initialization+0x9c8>)
 8000bb0:	699b      	ldr	r3, [r3, #24]
 8000bb2:	4a07      	ldr	r2, [pc, #28]	; (8000bd0 <initialization+0x9c8>)
 8000bb4:	f043 0301 	orr.w	r3, r3, #1
 8000bb8:	6193      	str	r3, [r2, #24]
}
 8000bba:	bf00      	nop
 8000bbc:	46bd      	mov	sp, r7
 8000bbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bc2:	4770      	bx	lr
 8000bc4:	40022800 	.word	0x40022800
 8000bc8:	40022000 	.word	0x40022000
 8000bcc:	40020800 	.word	0x40020800
 8000bd0:	40016800 	.word	0x40016800
 8000bd4:	001d0009 	.word	0x001d0009
 8000bd8:	002a000b 	.word	0x002a000b
 8000bdc:	020a011b 	.word	0x020a011b
 8000be0:	022a011d 	.word	0x022a011d
 8000be4:	40016904 	.word	0x40016904
 8000be8:	020a002b 	.word	0x020a002b
 8000bec:	011b000c 	.word	0x011b000c
 8000bf0:	2000001c 	.word	0x2000001c
 8000bf4:	07800783 	.word	0x07800783

08000bf8 <main>:
		for(int j = 0; j <= 111; ++j)
			imageLayer1[x+14450+i*480+j]=digit3[k++];
}

int main(void)
{
 8000bf8:	b580      	push	{r7, lr}
 8000bfa:	b082      	sub	sp, #8
 8000bfc:	af00      	add	r7, sp, #0
	initialization();
 8000bfe:	f7ff fb03 	bl	8000208 <initialization>

	// Initialization picture
	LTDC_Layer2->CFBAR = (uint32_t)init_picture;
 8000c02:	4b10      	ldr	r3, [pc, #64]	; (8000c44 <main+0x4c>)
 8000c04:	4a10      	ldr	r2, [pc, #64]	; (8000c48 <main+0x50>)
 8000c06:	629a      	str	r2, [r3, #40]	; 0x28
	LTDC->SRCR |= LTDC_SRCR_VBR;
 8000c08:	4b10      	ldr	r3, [pc, #64]	; (8000c4c <main+0x54>)
 8000c0a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000c0c:	4a0f      	ldr	r2, [pc, #60]	; (8000c4c <main+0x54>)
 8000c0e:	f043 0302 	orr.w	r3, r3, #2
 8000c12:	6253      	str	r3, [r2, #36]	; 0x24
	for(int i = 0; i <= 10000000; ++i);
 8000c14:	2300      	movs	r3, #0
 8000c16:	607b      	str	r3, [r7, #4]
 8000c18:	e002      	b.n	8000c20 <main+0x28>
 8000c1a:	687b      	ldr	r3, [r7, #4]
 8000c1c:	3301      	adds	r3, #1
 8000c1e:	607b      	str	r3, [r7, #4]
 8000c20:	687b      	ldr	r3, [r7, #4]
 8000c22:	4a0b      	ldr	r2, [pc, #44]	; (8000c50 <main+0x58>)
 8000c24:	4293      	cmp	r3, r2
 8000c26:	ddf8      	ble.n	8000c1a <main+0x22>

	// Main picture
	LTDC_Layer2->CFBAR = (uint32_t)main_picture;
 8000c28:	4b06      	ldr	r3, [pc, #24]	; (8000c44 <main+0x4c>)
 8000c2a:	4a0a      	ldr	r2, [pc, #40]	; (8000c54 <main+0x5c>)
 8000c2c:	629a      	str	r2, [r3, #40]	; 0x28
	LTDC->SRCR |= LTDC_SRCR_VBR;
 8000c2e:	4b07      	ldr	r3, [pc, #28]	; (8000c4c <main+0x54>)
 8000c30:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000c32:	4a06      	ldr	r2, [pc, #24]	; (8000c4c <main+0x54>)
 8000c34:	f043 0302 	orr.w	r3, r3, #2
 8000c38:	6253      	str	r3, [r2, #36]	; 0x24
 8000c3a:	2300      	movs	r3, #0
}
 8000c3c:	4618      	mov	r0, r3
 8000c3e:	3708      	adds	r7, #8
 8000c40:	46bd      	mov	sp, r7
 8000c42:	bd80      	pop	{r7, pc}
 8000c44:	40016904 	.word	0x40016904
 8000c48:	08000d0c 	.word	0x08000d0c
 8000c4c:	40016800 	.word	0x40016800
 8000c50:	00989680 	.word	0x00989680
 8000c54:	0804090c 	.word	0x0804090c

08000c58 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8000c58:	480d      	ldr	r0, [pc, #52]	; (8000c90 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8000c5a:	4685      	mov	sp, r0
/* Call the clock system intitialization function.*/
  bl  SystemInit
 8000c5c:	f3af 8000 	nop.w

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000c60:	480c      	ldr	r0, [pc, #48]	; (8000c94 <LoopForever+0x6>)
  ldr r1, =_edata
 8000c62:	490d      	ldr	r1, [pc, #52]	; (8000c98 <LoopForever+0xa>)
  ldr r2, =_sidata
 8000c64:	4a0d      	ldr	r2, [pc, #52]	; (8000c9c <LoopForever+0xe>)
  movs r3, #0
 8000c66:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000c68:	e002      	b.n	8000c70 <LoopCopyDataInit>

08000c6a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000c6a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000c6c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000c6e:	3304      	adds	r3, #4

08000c70 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000c70:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000c72:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000c74:	d3f9      	bcc.n	8000c6a <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000c76:	4a0a      	ldr	r2, [pc, #40]	; (8000ca0 <LoopForever+0x12>)
  ldr r4, =_ebss
 8000c78:	4c0a      	ldr	r4, [pc, #40]	; (8000ca4 <LoopForever+0x16>)
  movs r3, #0
 8000c7a:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000c7c:	e001      	b.n	8000c82 <LoopFillZerobss>

08000c7e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000c7e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000c80:	3204      	adds	r2, #4

08000c82 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000c82:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000c84:	d3fb      	bcc.n	8000c7e <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 8000c86:	f000 f811 	bl	8000cac <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8000c8a:	f7ff ffb5 	bl	8000bf8 <main>

08000c8e <LoopForever>:

LoopForever:
    b LoopForever
 8000c8e:	e7fe      	b.n	8000c8e <LoopForever>
  ldr   r0, =_estack
 8000c90:	20050000 	.word	0x20050000
  ldr r0, =_sdata
 8000c94:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000c98:	20000000 	.word	0x20000000
  ldr r2, =_sidata
 8000c9c:	08080514 	.word	0x08080514
  ldr r2, =_sbss
 8000ca0:	20000000 	.word	0x20000000
  ldr r4, =_ebss
 8000ca4:	2003fc1c 	.word	0x2003fc1c

08000ca8 <ADC_IRQHandler>:
 * @retval : None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8000ca8:	e7fe      	b.n	8000ca8 <ADC_IRQHandler>
	...

08000cac <__libc_init_array>:
 8000cac:	b570      	push	{r4, r5, r6, lr}
 8000cae:	4d0d      	ldr	r5, [pc, #52]	; (8000ce4 <__libc_init_array+0x38>)
 8000cb0:	4c0d      	ldr	r4, [pc, #52]	; (8000ce8 <__libc_init_array+0x3c>)
 8000cb2:	1b64      	subs	r4, r4, r5
 8000cb4:	10a4      	asrs	r4, r4, #2
 8000cb6:	2600      	movs	r6, #0
 8000cb8:	42a6      	cmp	r6, r4
 8000cba:	d109      	bne.n	8000cd0 <__libc_init_array+0x24>
 8000cbc:	4d0b      	ldr	r5, [pc, #44]	; (8000cec <__libc_init_array+0x40>)
 8000cbe:	4c0c      	ldr	r4, [pc, #48]	; (8000cf0 <__libc_init_array+0x44>)
 8000cc0:	f000 f818 	bl	8000cf4 <_init>
 8000cc4:	1b64      	subs	r4, r4, r5
 8000cc6:	10a4      	asrs	r4, r4, #2
 8000cc8:	2600      	movs	r6, #0
 8000cca:	42a6      	cmp	r6, r4
 8000ccc:	d105      	bne.n	8000cda <__libc_init_array+0x2e>
 8000cce:	bd70      	pop	{r4, r5, r6, pc}
 8000cd0:	f855 3b04 	ldr.w	r3, [r5], #4
 8000cd4:	4798      	blx	r3
 8000cd6:	3601      	adds	r6, #1
 8000cd8:	e7ee      	b.n	8000cb8 <__libc_init_array+0xc>
 8000cda:	f855 3b04 	ldr.w	r3, [r5], #4
 8000cde:	4798      	blx	r3
 8000ce0:	3601      	adds	r6, #1
 8000ce2:	e7f2      	b.n	8000cca <__libc_init_array+0x1e>
 8000ce4:	0808050c 	.word	0x0808050c
 8000ce8:	0808050c 	.word	0x0808050c
 8000cec:	0808050c 	.word	0x0808050c
 8000cf0:	08080510 	.word	0x08080510

08000cf4 <_init>:
 8000cf4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8000cf6:	bf00      	nop
 8000cf8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8000cfa:	bc08      	pop	{r3}
 8000cfc:	469e      	mov	lr, r3
 8000cfe:	4770      	bx	lr

08000d00 <_fini>:
 8000d00:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8000d02:	bf00      	nop
 8000d04:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8000d06:	bc08      	pop	{r3}
 8000d08:	469e      	mov	lr, r3
 8000d0a:	4770      	bx	lr
