
*** Running vivado
    with args -log RF_transceiver_3module.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source RF_transceiver_3module.tcl -notrace



****** Vivado v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source RF_transceiver_3module.tcl -notrace
WARNING: [Common 17-1361] You have specified a new message control rule that is equivalent to an existing rule with attributes ' -id {17-179}  -suppress '. The existing rule will be replaced.
Command: link_design -top RF_transceiver_3module -part xc7z020clg400-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7z020clg400-1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.043 . Memory (MB): peak = 1180.938 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 696 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2020.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [L:/Projects/RF_transceiver_2/RF_transceiver_2.srcs/constrs_1/imports/RF_module_3modules/Arty-Z7-20-Master.xdc]
Finished Parsing XDC File [L:/Projects/RF_transceiver_2/RF_transceiver_2.srcs/constrs_1/imports/RF_module_3modules/Arty-Z7-20-Master.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1180.938 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

7 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:05 ; elapsed = 00:00:11 . Memory (MB): peak = 1180.938 ; gain = 0.000
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1696.809 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 13ef27e55

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.051 . Memory (MB): peak = 1696.809 ; gain = 0.000
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1696.809 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 6f6fe54a

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.777 . Memory (MB): peak = 1696.809 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: f617aa8b

Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 1696.809 ; gain = 0.000

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: f617aa8b

Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 1696.809 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: f617aa8b

Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 1696.809 ; gain = 0.000

Phase 2 Global Placement

Phase 2.1 Floorplanning

Phase 2.1.1 Partition Driven Placement

Phase 2.1.1.1 PBP: Partition Driven Placement
Phase 2.1.1.1 PBP: Partition Driven Placement | Checksum: bce9413f

Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1696.809 ; gain = 0.000

Phase 2.1.1.2 PBP: Clock Region Placement
Phase 2.1.1.2 PBP: Clock Region Placement | Checksum: bce9413f

Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1696.809 ; gain = 0.000

Phase 2.1.1.3 PBP: Compute Congestion
Phase 2.1.1.3 PBP: Compute Congestion | Checksum: bce9413f

Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1696.809 ; gain = 0.000

Phase 2.1.1.4 PBP: UpdateTiming
Phase 2.1.1.4 PBP: UpdateTiming | Checksum: 1416e2923

Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1696.809 ; gain = 0.000

Phase 2.1.1.5 PBP: Add part constraints
Phase 2.1.1.5 PBP: Add part constraints | Checksum: 1416e2923

Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1696.809 ; gain = 0.000
Phase 2.1.1 Partition Driven Placement | Checksum: 1416e2923

Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1696.809 ; gain = 0.000
Phase 2.1 Floorplanning | Checksum: 1416e2923

Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1696.809 ; gain = 0.000

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 1416e2923

Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1696.809 ; gain = 0.000

Phase 2.3 Global Placement Core

Phase 2.3.1 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 0 LUTNM shape to break, 366 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-775] End 1 Pass. Optimized 178 nets or cells. Created 0 new cell, deleted 178 existing cells and moved 0 existing cell
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register to Pipeline Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  URAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1696.809 ; gain = 0.000

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |            178  |                   178  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |            178  |                   178  |           0  |           3  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.3.1 Physical Synthesis In Placer | Checksum: 14f7e46d6

Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 1696.809 ; gain = 0.000
Phase 2.3 Global Placement Core | Checksum: 1cae3e00c

Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 1696.809 ; gain = 0.000
Phase 2 Global Placement | Checksum: 1cae3e00c

Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 1696.809 ; gain = 0.000

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1671d308a

Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 1696.809 ; gain = 0.000

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1072d54de

Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 1696.809 ; gain = 0.000

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 11d048356

Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 1696.809 ; gain = 0.000

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 14c621664

Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 1696.809 ; gain = 0.000

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 1cfccbacd

Time (s): cpu = 00:00:05 ; elapsed = 00:00:10 . Memory (MB): peak = 1696.809 ; gain = 0.000

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 20be163ba

Time (s): cpu = 00:00:05 ; elapsed = 00:00:10 . Memory (MB): peak = 1696.809 ; gain = 0.000

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 1db8308d0

Time (s): cpu = 00:00:05 ; elapsed = 00:00:10 . Memory (MB): peak = 1696.809 ; gain = 0.000
Phase 3 Detail Placement | Checksum: 1db8308d0

Time (s): cpu = 00:00:05 ; elapsed = 00:00:10 . Memory (MB): peak = 1696.809 ; gain = 0.000

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 1e44d593e

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=1.195 | TNS=0.000 |
Phase 1 Physical Synthesis Initialization | Checksum: 10b8e2db0

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.239 . Memory (MB): peak = 1705.691 ; gain = 0.000
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Ending Physical Synthesis Task | Checksum: 13a5464c1

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.259 . Memory (MB): peak = 1705.691 ; gain = 0.000
Phase 4.1.1.1 BUFG Insertion | Checksum: 1e44d593e

Time (s): cpu = 00:00:06 ; elapsed = 00:00:11 . Memory (MB): peak = 1705.691 ; gain = 8.883
INFO: [Place 30-746] Post Placement Timing Summary WNS=1.195. For the most accurate timing information please run report_timing.

Time (s): cpu = 00:00:06 ; elapsed = 00:00:11 . Memory (MB): peak = 1705.691 ; gain = 8.883
Phase 4.1 Post Commit Optimization | Checksum: 200da644a

Time (s): cpu = 00:00:06 ; elapsed = 00:00:11 . Memory (MB): peak = 1705.691 ; gain = 8.883

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 200da644a

Time (s): cpu = 00:00:06 ; elapsed = 00:00:12 . Memory (MB): peak = 1705.691 ; gain = 8.883

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                1x1|
|___________|___________________|___________________|
|      South|                1x1|                1x1|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 200da644a

Time (s): cpu = 00:00:06 ; elapsed = 00:00:12 . Memory (MB): peak = 1705.691 ; gain = 8.883
Phase 4.3 Placer Reporting | Checksum: 200da644a

Time (s): cpu = 00:00:06 ; elapsed = 00:00:12 . Memory (MB): peak = 1705.691 ; gain = 8.883

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1705.691 ; gain = 0.000

Time (s): cpu = 00:00:06 ; elapsed = 00:00:12 . Memory (MB): peak = 1705.691 ; gain = 8.883
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 20de10484

Time (s): cpu = 00:00:06 ; elapsed = 00:00:12 . Memory (MB): peak = 1705.691 ; gain = 8.883
Ending Placer Task | Checksum: 1377b3d3b

Time (s): cpu = 00:00:06 ; elapsed = 00:00:12 . Memory (MB): peak = 1705.691 ; gain = 8.883
INFO: [Common 17-83] Releasing license: Implementation
38 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:21 . Memory (MB): peak = 1705.691 ; gain = 524.754
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.531 . Memory (MB): peak = 1705.930 ; gain = 0.238
INFO: [Common 17-1381] The checkpoint 'L:/Projects/RF_transceiver_2/RF_transceiver_2.runs/impl_1/RF_transceiver_3module_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file RF_transceiver_3module_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.038 . Memory (MB): peak = 1705.930 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file RF_transceiver_3module_utilization_placed.rpt -pb RF_transceiver_3module_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file RF_transceiver_3module_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.027 . Memory (MB): peak = 1705.930 ; gain = 0.000
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
47 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.539 . Memory (MB): peak = 1738.246 ; gain = 17.910
INFO: [Common 17-1381] The checkpoint 'L:/Projects/RF_transceiver_2/RF_transceiver_2.runs/impl_1/RF_transceiver_3module_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs
Checksum: PlaceDB: e89ef34e ConstDB: 0 ShapeSum: 4edc49ed RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 132ae2b03

Time (s): cpu = 00:00:11 ; elapsed = 00:00:26 . Memory (MB): peak = 1850.547 ; gain = 101.238
Post Restoration Checksum: NetGraph: 79411bb9 NumContArr: b96d0f4a Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 132ae2b03

Time (s): cpu = 00:00:12 ; elapsed = 00:00:26 . Memory (MB): peak = 1850.547 ; gain = 101.238

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 132ae2b03

Time (s): cpu = 00:00:12 ; elapsed = 00:00:26 . Memory (MB): peak = 1856.848 ; gain = 107.539

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 132ae2b03

Time (s): cpu = 00:00:12 ; elapsed = 00:00:26 . Memory (MB): peak = 1856.848 ; gain = 107.539
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 14a52d371

Time (s): cpu = 00:00:12 ; elapsed = 00:00:28 . Memory (MB): peak = 1876.973 ; gain = 127.664
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.319  | TNS=0.000  | WHS=-0.143 | THS=-26.950|

Phase 2 Router Initialization | Checksum: 1a19ac7c0

Time (s): cpu = 00:00:13 ; elapsed = 00:00:29 . Memory (MB): peak = 1876.973 ; gain = 127.664

Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 6575
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 6575
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0


Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 1a19ac7c0

Time (s): cpu = 00:00:13 ; elapsed = 00:00:29 . Memory (MB): peak = 1881.578 ; gain = 132.270
Phase 3 Initial Routing | Checksum: 161eec959

Time (s): cpu = 00:00:13 ; elapsed = 00:00:30 . Memory (MB): peak = 1882.371 ; gain = 133.062

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 1015
 Number of Nodes with overlaps = 276
 Number of Nodes with overlaps = 117
 Number of Nodes with overlaps = 45
 Number of Nodes with overlaps = 24
 Number of Nodes with overlaps = 12
 Number of Nodes with overlaps = 7
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.296  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 1e142a21a

Time (s): cpu = 00:00:18 ; elapsed = 00:00:40 . Memory (MB): peak = 1882.406 ; gain = 133.098
Phase 4 Rip-up And Reroute | Checksum: 1e142a21a

Time (s): cpu = 00:00:18 ; elapsed = 00:00:40 . Memory (MB): peak = 1882.406 ; gain = 133.098

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 16838ba73

Time (s): cpu = 00:00:18 ; elapsed = 00:00:40 . Memory (MB): peak = 1882.406 ; gain = 133.098
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.411  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.1 Delay CleanUp | Checksum: 16838ba73

Time (s): cpu = 00:00:18 ; elapsed = 00:00:40 . Memory (MB): peak = 1882.406 ; gain = 133.098

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 16838ba73

Time (s): cpu = 00:00:18 ; elapsed = 00:00:40 . Memory (MB): peak = 1882.406 ; gain = 133.098
Phase 5 Delay and Skew Optimization | Checksum: 16838ba73

Time (s): cpu = 00:00:18 ; elapsed = 00:00:40 . Memory (MB): peak = 1882.406 ; gain = 133.098

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 1618cffe5

Time (s): cpu = 00:00:18 ; elapsed = 00:00:41 . Memory (MB): peak = 1882.406 ; gain = 133.098
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.411  | TNS=0.000  | WHS=0.094  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 1ba1beb72

Time (s): cpu = 00:00:18 ; elapsed = 00:00:41 . Memory (MB): peak = 1882.406 ; gain = 133.098
Phase 6 Post Hold Fix | Checksum: 1ba1beb72

Time (s): cpu = 00:00:18 ; elapsed = 00:00:41 . Memory (MB): peak = 1882.406 ; gain = 133.098

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.994253 %
  Global Horizontal Routing Utilization  = 1.30409 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 1435ad0df

Time (s): cpu = 00:00:18 ; elapsed = 00:00:41 . Memory (MB): peak = 1882.406 ; gain = 133.098

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 1435ad0df

Time (s): cpu = 00:00:18 ; elapsed = 00:00:41 . Memory (MB): peak = 1882.406 ; gain = 133.098

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 121be6d7d

Time (s): cpu = 00:00:18 ; elapsed = 00:00:41 . Memory (MB): peak = 1882.406 ; gain = 133.098

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=1.411  | TNS=0.000  | WHS=0.094  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 121be6d7d

Time (s): cpu = 00:00:18 ; elapsed = 00:00:42 . Memory (MB): peak = 1882.406 ; gain = 133.098
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:18 ; elapsed = 00:00:42 . Memory (MB): peak = 1882.406 ; gain = 133.098

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
62 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:20 ; elapsed = 00:00:43 . Memory (MB): peak = 1882.406 ; gain = 144.160
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.708 . Memory (MB): peak = 1891.262 ; gain = 8.855
INFO: [Common 17-1381] The checkpoint 'L:/Projects/RF_transceiver_2/RF_transceiver_2.runs/impl_1/RF_transceiver_3module_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file RF_transceiver_3module_drc_routed.rpt -pb RF_transceiver_3module_drc_routed.pb -rpx RF_transceiver_3module_drc_routed.rpx
Command: report_drc -file RF_transceiver_3module_drc_routed.rpt -pb RF_transceiver_3module_drc_routed.pb -rpx RF_transceiver_3module_drc_routed.rpx
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'L:/Application/Xilinx/Vivado/2020.2/data/ip'.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file L:/Projects/RF_transceiver_2/RF_transceiver_2.runs/impl_1/RF_transceiver_3module_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file RF_transceiver_3module_methodology_drc_routed.rpt -pb RF_transceiver_3module_methodology_drc_routed.pb -rpx RF_transceiver_3module_methodology_drc_routed.rpx
Command: report_methodology -file RF_transceiver_3module_methodology_drc_routed.rpt -pb RF_transceiver_3module_methodology_drc_routed.pb -rpx RF_transceiver_3module_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file L:/Projects/RF_transceiver_2/RF_transceiver_2.runs/impl_1/RF_transceiver_3module_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file RF_transceiver_3module_power_routed.rpt -pb RF_transceiver_3module_power_summary_routed.pb -rpx RF_transceiver_3module_power_routed.rpx
Command: report_power -file RF_transceiver_3module_power_routed.rpt -pb RF_transceiver_3module_power_summary_routed.pb -rpx RF_transceiver_3module_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
76 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file RF_transceiver_3module_route_status.rpt -pb RF_transceiver_3module_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file RF_transceiver_3module_timing_summary_routed.rpt -pb RF_transceiver_3module_timing_summary_routed.pb -rpx RF_transceiver_3module_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file RF_transceiver_3module_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file RF_transceiver_3module_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file RF_transceiver_3module_bus_skew_routed.rpt -pb RF_transceiver_3module_bus_skew_routed.pb -rpx RF_transceiver_3module_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [Common 17-206] Exiting Vivado at Sat Dec 30 17:14:17 2023...

*** Running vivado
    with args -log RF_transceiver_3module.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source RF_transceiver_3module.tcl -notrace



****** Vivado v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source RF_transceiver_3module.tcl -notrace
WARNING: [Common 17-1361] You have specified a new message control rule that is equivalent to an existing rule with attributes ' -id {17-179}  -suppress '. The existing rule will be replaced.
Command: open_checkpoint RF_transceiver_3module_routed.dcp

Starting open_checkpoint Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.044 . Memory (MB): peak = 1162.531 ; gain = 0.000
INFO: [Device 21-403] Loading part xc7z020clg400-1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.049 . Memory (MB): peak = 1162.531 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 696 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2020.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.600 . Memory (MB): peak = 1661.312 ; gain = 8.016
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.600 . Memory (MB): peak = 1661.312 ; gain = 8.016
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1661.312 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Project 1-604] Checkpoint was created with Vivado v2020.2 (64-bit) build 3064766
open_checkpoint: Time (s): cpu = 00:00:10 ; elapsed = 00:00:21 . Memory (MB): peak = 1661.312 ; gain = 498.781
Command: write_bitstream -force RF_transceiver_3module.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'L:/Application/Xilinx/Vivado/2020.2/data/ip'.
INFO: [DRC 23-27] Running DRC with 2 threads
WARNING: [DRC RTSTAT-10] No routable loads: 207 net(s) have no routable loads. The problem bus(es) and/or net(s) are rf_transceiver_2/controller/buffer_mcu/counter_carry__0_n_2, rf_transceiver_3/controller/buffer_mcu/counter_carry__0_n_2, rf_transceiver_1/controller/buffer_mcu/counter_carry__0_n_2, rf_transceiver_3/controller/buffer_mcu/counter_carry__0_n_3, rf_transceiver_2/controller/buffer_mcu/counter_carry__0_n_3, rf_transceiver_1/controller/buffer_mcu/counter_carry__0_n_3, rf_transceiver_1/controller/buffer_mcu/counter_carry_n_1, rf_transceiver_2/controller/buffer_mcu/counter_carry_n_1, rf_transceiver_3/controller/buffer_mcu/counter_carry_n_1, rf_transceiver_1/controller/buffer_mcu/counter_carry_n_2, rf_transceiver_3/controller/buffer_mcu/counter_carry_n_2, rf_transceiver_2/controller/buffer_mcu/counter_carry_n_2, rf_transceiver_2/controller/buffer_mcu/counter_carry_n_3, rf_transceiver_1/controller/buffer_mcu/counter_carry_n_3, rf_transceiver_3/controller/buffer_mcu/counter_carry_n_3... and (the first 15 of 207 listed).
WARNING: [DRC ZPS7-1] PS7 block required: The PS7 cell must be used in this Zynq design in order to enable correct default configuration.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 2 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 2 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./RF_transceiver_3module.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-120] WebTalk data collection is mandatory when using a WebPACK part without a full Vivado license. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-83] Releasing license: Implementation
22 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:11 ; elapsed = 00:00:18 . Memory (MB): peak = 2205.762 ; gain = 544.449
INFO: [Common 17-206] Exiting Vivado at Sat Dec 30 17:15:20 2023...
