Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Sun Apr 27 13:22:50 2025
| Host         : MSI running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file decryption_top_timing_summary_routed.rpt -pb decryption_top_timing_summary_routed.pb -rpx decryption_top_timing_summary_routed.rpx -warn_on_violation
| Design       : decryption_top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  194         

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (65)
6. checking no_output_delay (129)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (65)
-------------------------------
 There are 65 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (129)
---------------------------------
 There are 129 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.190        0.000                      0                 9510        0.028        0.000                      0                 9510        4.500        0.000                       0                  4888  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk    {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 0.190        0.000                      0                 9510        0.028        0.000                      0                 9510        4.500        0.000                       0                  4888  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        clk                         
(none)                      clk           


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        0.190ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.028ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.190ns  (required time - arrival time)
  Source:                 key_exp_inst/count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            key_exp_inst/round_keys_reg[9][30]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        9.624ns  (logic 1.820ns (18.910%)  route 7.804ns (81.090%))
  Logic Levels:           8  (LUT3=1 LUT4=2 LUT6=5)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.345ns = ( 14.345 - 10.000 ) 
    Source Clock Delay      (SCD):    4.713ns
    Clock Pessimism Removal (CPR):    0.322ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E15                  IBUF (Prop_ibuf_I_O)         0.965     0.965 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     2.980    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.076 r  clk_IBUF_BUFG_inst/O
                         net (fo=4887, routed)        1.636     4.713    key_exp_inst/clk_IBUF_BUFG
    SLICE_X41Y61         FDCE                                         r  key_exp_inst/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y61         FDCE (Prop_fdce_C_Q)         0.419     5.132 f  key_exp_inst/count_reg[1]/Q
                         net (fo=50, routed)          0.638     5.770    key_exp_inst/count[1]
    SLICE_X41Y62         LUT3 (Prop_lut3_I1_O)        0.325     6.095 r  key_exp_inst/round_keys[2][119]_bret__0_i_1/O
                         net (fo=145, routed)         1.274     7.369    key_exp_inst/round_keys[2][119]_bret__0_i_1_n_0
    SLICE_X31Y75         LUT4 (Prop_lut4_I0_O)        0.332     7.701 f  key_exp_inst/g0_b0__2_i_13/O
                         net (fo=1, routed)           1.015     8.716    key_exp_inst/g0_b0__2_i_13_n_0
    SLICE_X42Y74         LUT4 (Prop_lut4_I2_O)        0.124     8.840 r  key_exp_inst/g0_b0__2_i_2/O
                         net (fo=33, routed)          1.060     9.899    key_exp_inst/g0_b0__2_i_2_n_0
    SLICE_X51Y72         LUT6 (Prop_lut6_I1_O)        0.124    10.023 r  key_exp_inst/g3_b6__2/O
                         net (fo=2, routed)           0.447    10.471    key_exp_inst/g3_b6__2_n_0
    SLICE_X50Y72         LUT6 (Prop_lut6_I5_O)        0.124    10.595 r  key_exp_inst/sbox_inferred__2/round_keys[10][94]_bret__2_i_8/O
                         net (fo=1, routed)           0.667    11.262    key_exp_inst/sbox_inferred__2/round_keys[10][94]_bret__2_i_8_n_0
    SLICE_X50Y71         LUT6 (Prop_lut6_I5_O)        0.124    11.386 r  key_exp_inst/round_keys[10][94]_bret__2_i_3/O
                         net (fo=2, routed)           0.715    12.101    key_exp_inst/round_keys[10][94]_bret__2_i_3_n_0
    SLICE_X52Y60         LUT6 (Prop_lut6_I2_O)        0.124    12.225 r  key_exp_inst/round_keys[10][62]_bret__2_i_1/O
                         net (fo=2, routed)           0.622    12.847    key_exp_inst/round_keys[10][62]_bret__2_i_1_n_0
    SLICE_X47Y61         LUT6 (Prop_lut6_I5_O)        0.124    12.971 r  key_exp_inst/round_keys[1][30]_i_1/O
                         net (fo=10, routed)          1.366    14.337    key_exp_inst/round_keys_reg[7]_0[30]
    SLICE_X33Y67         FDCE                                         r  key_exp_inst/round_keys_reg[9][30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    E15                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E15                  IBUF (Prop_ibuf_I_O)         0.831    10.831 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    12.742    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.833 r  clk_IBUF_BUFG_inst/O
                         net (fo=4887, routed)        1.512    14.345    key_exp_inst/clk_IBUF_BUFG
    SLICE_X33Y67         FDCE                                         r  key_exp_inst/round_keys_reg[9][30]/C
                         clock pessimism              0.322    14.668    
                         clock uncertainty           -0.035    14.632    
    SLICE_X33Y67         FDCE (Setup_fdce_C_D)       -0.105    14.527    key_exp_inst/round_keys_reg[9][30]
  -------------------------------------------------------------------
                         required time                         14.527    
                         arrival time                         -14.337    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.240ns  (required time - arrival time)
  Source:                 key_exp_inst/count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            key_exp_inst/round_keys_reg[4][25]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        9.626ns  (logic 1.820ns (18.906%)  route 7.806ns (81.094%))
  Logic Levels:           8  (LUT3=1 LUT4=2 LUT6=5)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.339ns = ( 14.339 - 10.000 ) 
    Source Clock Delay      (SCD):    4.713ns
    Clock Pessimism Removal (CPR):    0.322ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E15                  IBUF (Prop_ibuf_I_O)         0.965     0.965 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     2.980    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.076 r  clk_IBUF_BUFG_inst/O
                         net (fo=4887, routed)        1.636     4.713    key_exp_inst/clk_IBUF_BUFG
    SLICE_X41Y61         FDCE                                         r  key_exp_inst/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y61         FDCE (Prop_fdce_C_Q)         0.419     5.132 f  key_exp_inst/count_reg[1]/Q
                         net (fo=50, routed)          0.638     5.770    key_exp_inst/count[1]
    SLICE_X41Y62         LUT3 (Prop_lut3_I1_O)        0.325     6.095 r  key_exp_inst/round_keys[2][119]_bret__0_i_1/O
                         net (fo=145, routed)         1.274     7.369    key_exp_inst/round_keys[2][119]_bret__0_i_1_n_0
    SLICE_X31Y75         LUT4 (Prop_lut4_I0_O)        0.332     7.701 f  key_exp_inst/g0_b0__2_i_13/O
                         net (fo=1, routed)           1.015     8.716    key_exp_inst/g0_b0__2_i_13_n_0
    SLICE_X42Y74         LUT4 (Prop_lut4_I2_O)        0.124     8.840 r  key_exp_inst/g0_b0__2_i_2/O
                         net (fo=33, routed)          1.130     9.970    key_exp_inst/g0_b0__2_i_2_n_0
    SLICE_X48Y70         LUT6 (Prop_lut6_I1_O)        0.124    10.094 r  key_exp_inst/g2_b1__2/O
                         net (fo=2, routed)           0.668    10.761    key_exp_inst/g2_b1__2_n_0
    SLICE_X49Y70         LUT6 (Prop_lut6_I0_O)        0.124    10.885 r  key_exp_inst/sbox_inferred__2/round_keys[10][89]_bret__2_i_8/O
                         net (fo=1, routed)           0.741    11.626    key_exp_inst/sbox_inferred__2/round_keys[10][89]_bret__2_i_8_n_0
    SLICE_X52Y69         LUT6 (Prop_lut6_I5_O)        0.124    11.750 r  key_exp_inst/round_keys[10][89]_bret__2_i_3/O
                         net (fo=2, routed)           0.659    12.409    key_exp_inst/round_keys[10][89]_bret__2_i_3_n_0
    SLICE_X54Y64         LUT6 (Prop_lut6_I2_O)        0.124    12.533 r  key_exp_inst/round_keys[10][57]_bret__2_i_1/O
                         net (fo=2, routed)           0.303    12.836    key_exp_inst/round_keys[10][57]_bret__2_i_1_n_0
    SLICE_X52Y64         LUT6 (Prop_lut6_I5_O)        0.124    12.960 r  key_exp_inst/round_keys[1][25]_i_1/O
                         net (fo=10, routed)          1.379    14.339    key_exp_inst/round_keys_reg[7]_0[25]
    SLICE_X33Y77         FDCE                                         r  key_exp_inst/round_keys_reg[4][25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    E15                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E15                  IBUF (Prop_ibuf_I_O)         0.831    10.831 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    12.742    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.833 r  clk_IBUF_BUFG_inst/O
                         net (fo=4887, routed)        1.506    14.339    key_exp_inst/clk_IBUF_BUFG
    SLICE_X33Y77         FDCE                                         r  key_exp_inst/round_keys_reg[4][25]/C
                         clock pessimism              0.322    14.662    
                         clock uncertainty           -0.035    14.626    
    SLICE_X33Y77         FDCE (Setup_fdce_C_D)       -0.047    14.579    key_exp_inst/round_keys_reg[4][25]
  -------------------------------------------------------------------
                         required time                         14.579    
                         arrival time                         -14.339    
  -------------------------------------------------------------------
                         slack                                  0.240    

Slack (MET) :             0.255ns  (required time - arrival time)
  Source:                 key_exp_inst/count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            key_exp_inst/round_keys_reg[5][3]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        9.639ns  (logic 1.586ns (16.454%)  route 8.053ns (83.546%))
  Logic Levels:           8  (LUT2=1 LUT3=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.335ns = ( 14.335 - 10.000 ) 
    Source Clock Delay      (SCD):    4.713ns
    Clock Pessimism Removal (CPR):    0.322ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E15                  IBUF (Prop_ibuf_I_O)         0.965     0.965 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     2.980    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.076 r  clk_IBUF_BUFG_inst/O
                         net (fo=4887, routed)        1.636     4.713    key_exp_inst/clk_IBUF_BUFG
    SLICE_X41Y61         FDCE                                         r  key_exp_inst/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y61         FDCE (Prop_fdce_C_Q)         0.419     5.132 r  key_exp_inst/count_reg[1]/Q
                         net (fo=50, routed)          0.638     5.770    key_exp_inst/count[1]
    SLICE_X41Y62         LUT2 (Prop_lut2_I0_O)        0.299     6.069 r  key_exp_inst/round_key_1[127]_i_1/O
                         net (fo=267, routed)         1.268     7.336    key_exp_inst/round_key_1[127]_i_1_n_0
    SLICE_X35Y76         LUT6 (Prop_lut6_I3_O)        0.124     7.460 r  key_exp_inst/g0_b0_i_7/O
                         net (fo=1, routed)           0.807     8.268    key_exp_inst/g0_b0_i_7_n_0
    SLICE_X35Y76         LUT3 (Prop_lut3_I0_O)        0.124     8.392 r  key_exp_inst/g0_b0_i_1/O
                         net (fo=33, routed)          1.820    10.212    key_exp_inst/g0_b0_i_1_n_0
    SLICE_X45Y58         LUT6 (Prop_lut6_I0_O)        0.124    10.336 r  key_exp_inst/g2_b3/O
                         net (fo=1, routed)           0.434    10.770    key_exp_inst/g2_b3_n_0
    SLICE_X45Y57         LUT5 (Prop_lut5_I0_O)        0.124    10.894 r  key_exp_inst/round_keys[10][99]_bret__2_i_3/O
                         net (fo=1, routed)           0.547    11.441    key_exp_inst/round_keys[10][99]_bret__2_i_3_n_0
    SLICE_X49Y56         LUT6 (Prop_lut6_I0_O)        0.124    11.565 r  key_exp_inst/round_keys[10][99]_bret__2_i_2/O
                         net (fo=3, routed)           0.622    12.187    key_exp_inst/round_keys[10][99]_bret__2_i_1_n_0
    SLICE_X49Y53         LUT6 (Prop_lut6_I2_O)        0.124    12.311 r  key_exp_inst/round_keys[10][35]_bret__2_i_1/O
                         net (fo=2, routed)           0.690    13.001    key_exp_inst/round_keys[10][35]_bret__2_i_1_n_0
    SLICE_X41Y63         LUT6 (Prop_lut6_I5_O)        0.124    13.125 r  key_exp_inst/round_keys[1][3]_i_1/O
                         net (fo=10, routed)          1.227    14.352    key_exp_inst/round_keys_reg[7]_0[3]
    SLICE_X34Y75         FDCE                                         r  key_exp_inst/round_keys_reg[5][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    E15                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E15                  IBUF (Prop_ibuf_I_O)         0.831    10.831 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    12.742    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.833 r  clk_IBUF_BUFG_inst/O
                         net (fo=4887, routed)        1.502    14.335    key_exp_inst/clk_IBUF_BUFG
    SLICE_X34Y75         FDCE                                         r  key_exp_inst/round_keys_reg[5][3]/C
                         clock pessimism              0.322    14.658    
                         clock uncertainty           -0.035    14.622    
    SLICE_X34Y75         FDCE (Setup_fdce_C_D)       -0.016    14.606    key_exp_inst/round_keys_reg[5][3]
  -------------------------------------------------------------------
                         required time                         14.606    
                         arrival time                         -14.352    
  -------------------------------------------------------------------
                         slack                                  0.255    

Slack (MET) :             0.308ns  (required time - arrival time)
  Source:                 key_exp_inst/count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            key_exp_inst/round_keys_reg[3][7]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        9.563ns  (logic 1.586ns (16.585%)  route 7.977ns (83.415%))
  Logic Levels:           8  (LUT2=1 LUT3=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.339ns = ( 14.339 - 10.000 ) 
    Source Clock Delay      (SCD):    4.713ns
    Clock Pessimism Removal (CPR):    0.322ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E15                  IBUF (Prop_ibuf_I_O)         0.965     0.965 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     2.980    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.076 r  clk_IBUF_BUFG_inst/O
                         net (fo=4887, routed)        1.636     4.713    key_exp_inst/clk_IBUF_BUFG
    SLICE_X41Y61         FDCE                                         r  key_exp_inst/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y61         FDCE (Prop_fdce_C_Q)         0.419     5.132 r  key_exp_inst/count_reg[1]/Q
                         net (fo=50, routed)          0.638     5.770    key_exp_inst/count[1]
    SLICE_X41Y62         LUT2 (Prop_lut2_I0_O)        0.299     6.069 r  key_exp_inst/round_key_1[127]_i_1/O
                         net (fo=267, routed)         1.268     7.336    key_exp_inst/round_key_1[127]_i_1_n_0
    SLICE_X35Y76         LUT6 (Prop_lut6_I3_O)        0.124     7.460 r  key_exp_inst/g0_b0_i_7/O
                         net (fo=1, routed)           0.807     8.268    key_exp_inst/g0_b0_i_7_n_0
    SLICE_X35Y76         LUT3 (Prop_lut3_I0_O)        0.124     8.392 r  key_exp_inst/g0_b0_i_1/O
                         net (fo=33, routed)          1.680    10.071    key_exp_inst/g0_b0_i_1_n_0
    SLICE_X44Y59         LUT6 (Prop_lut6_I0_O)        0.124    10.195 r  key_exp_inst/g2_b7/O
                         net (fo=1, routed)           0.669    10.864    key_exp_inst/g2_b7_n_0
    SLICE_X44Y59         LUT5 (Prop_lut5_I0_O)        0.124    10.988 r  key_exp_inst/round_keys[10][103]_bret__2_i_3/O
                         net (fo=1, routed)           0.586    11.575    key_exp_inst/round_keys[10][103]_bret__2_i_3_n_0
    SLICE_X42Y56         LUT6 (Prop_lut6_I0_O)        0.124    11.699 r  key_exp_inst/round_keys[10][103]_bret__2_i_2/O
                         net (fo=3, routed)           0.655    12.354    key_exp_inst/round_keys[10][103]_bret__2_i_1_n_0
    SLICE_X42Y51         LUT6 (Prop_lut6_I2_O)        0.124    12.478 r  key_exp_inst/round_keys[10][39]_bret__2_i_1/O
                         net (fo=2, routed)           0.526    13.004    key_exp_inst/round_keys[10][39]_bret__2_i_1_n_0
    SLICE_X34Y55         LUT6 (Prop_lut6_I5_O)        0.124    13.128 r  key_exp_inst/round_keys[1][7]_i_1/O
                         net (fo=10, routed)          1.148    14.276    key_exp_inst/round_keys_reg[7]_0[7]
    SLICE_X33Y72         FDCE                                         r  key_exp_inst/round_keys_reg[3][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    E15                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E15                  IBUF (Prop_ibuf_I_O)         0.831    10.831 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    12.742    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.833 r  clk_IBUF_BUFG_inst/O
                         net (fo=4887, routed)        1.506    14.339    key_exp_inst/clk_IBUF_BUFG
    SLICE_X33Y72         FDCE                                         r  key_exp_inst/round_keys_reg[3][7]/C
                         clock pessimism              0.322    14.662    
                         clock uncertainty           -0.035    14.626    
    SLICE_X33Y72         FDCE (Setup_fdce_C_D)       -0.043    14.583    key_exp_inst/round_keys_reg[3][7]
  -------------------------------------------------------------------
                         required time                         14.583    
                         arrival time                         -14.276    
  -------------------------------------------------------------------
                         slack                                  0.308    

Slack (MET) :             0.349ns  (required time - arrival time)
  Source:                 key_exp_inst/count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            key_exp_inst/round_keys_reg[2][7]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        9.525ns  (logic 1.586ns (16.652%)  route 7.939ns (83.348%))
  Logic Levels:           8  (LUT2=1 LUT3=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.342ns = ( 14.342 - 10.000 ) 
    Source Clock Delay      (SCD):    4.713ns
    Clock Pessimism Removal (CPR):    0.322ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E15                  IBUF (Prop_ibuf_I_O)         0.965     0.965 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     2.980    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.076 r  clk_IBUF_BUFG_inst/O
                         net (fo=4887, routed)        1.636     4.713    key_exp_inst/clk_IBUF_BUFG
    SLICE_X41Y61         FDCE                                         r  key_exp_inst/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y61         FDCE (Prop_fdce_C_Q)         0.419     5.132 r  key_exp_inst/count_reg[1]/Q
                         net (fo=50, routed)          0.638     5.770    key_exp_inst/count[1]
    SLICE_X41Y62         LUT2 (Prop_lut2_I0_O)        0.299     6.069 r  key_exp_inst/round_key_1[127]_i_1/O
                         net (fo=267, routed)         1.268     7.336    key_exp_inst/round_key_1[127]_i_1_n_0
    SLICE_X35Y76         LUT6 (Prop_lut6_I3_O)        0.124     7.460 r  key_exp_inst/g0_b0_i_7/O
                         net (fo=1, routed)           0.807     8.268    key_exp_inst/g0_b0_i_7_n_0
    SLICE_X35Y76         LUT3 (Prop_lut3_I0_O)        0.124     8.392 r  key_exp_inst/g0_b0_i_1/O
                         net (fo=33, routed)          1.680    10.071    key_exp_inst/g0_b0_i_1_n_0
    SLICE_X44Y59         LUT6 (Prop_lut6_I0_O)        0.124    10.195 r  key_exp_inst/g2_b7/O
                         net (fo=1, routed)           0.669    10.864    key_exp_inst/g2_b7_n_0
    SLICE_X44Y59         LUT5 (Prop_lut5_I0_O)        0.124    10.988 r  key_exp_inst/round_keys[10][103]_bret__2_i_3/O
                         net (fo=1, routed)           0.586    11.575    key_exp_inst/round_keys[10][103]_bret__2_i_3_n_0
    SLICE_X42Y56         LUT6 (Prop_lut6_I0_O)        0.124    11.699 r  key_exp_inst/round_keys[10][103]_bret__2_i_2/O
                         net (fo=3, routed)           0.655    12.354    key_exp_inst/round_keys[10][103]_bret__2_i_1_n_0
    SLICE_X42Y51         LUT6 (Prop_lut6_I2_O)        0.124    12.478 r  key_exp_inst/round_keys[10][39]_bret__2_i_1/O
                         net (fo=2, routed)           0.526    13.004    key_exp_inst/round_keys[10][39]_bret__2_i_1_n_0
    SLICE_X34Y55         LUT6 (Prop_lut6_I5_O)        0.124    13.128 r  key_exp_inst/round_keys[1][7]_i_1/O
                         net (fo=10, routed)          1.110    14.237    key_exp_inst/round_keys_reg[7]_0[7]
    SLICE_X33Y70         FDCE                                         r  key_exp_inst/round_keys_reg[2][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    E15                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E15                  IBUF (Prop_ibuf_I_O)         0.831    10.831 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    12.742    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.833 r  clk_IBUF_BUFG_inst/O
                         net (fo=4887, routed)        1.509    14.342    key_exp_inst/clk_IBUF_BUFG
    SLICE_X33Y70         FDCE                                         r  key_exp_inst/round_keys_reg[2][7]/C
                         clock pessimism              0.322    14.665    
                         clock uncertainty           -0.035    14.629    
    SLICE_X33Y70         FDCE (Setup_fdce_C_D)       -0.043    14.586    key_exp_inst/round_keys_reg[2][7]
  -------------------------------------------------------------------
                         required time                         14.586    
                         arrival time                         -14.237    
  -------------------------------------------------------------------
                         slack                                  0.349    

Slack (MET) :             0.354ns  (required time - arrival time)
  Source:                 key_exp_inst/count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            key_exp_inst/round_keys_reg[7][7]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        9.521ns  (logic 1.586ns (16.658%)  route 7.935ns (83.342%))
  Logic Levels:           8  (LUT2=1 LUT3=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.341ns = ( 14.341 - 10.000 ) 
    Source Clock Delay      (SCD):    4.713ns
    Clock Pessimism Removal (CPR):    0.322ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E15                  IBUF (Prop_ibuf_I_O)         0.965     0.965 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     2.980    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.076 r  clk_IBUF_BUFG_inst/O
                         net (fo=4887, routed)        1.636     4.713    key_exp_inst/clk_IBUF_BUFG
    SLICE_X41Y61         FDCE                                         r  key_exp_inst/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y61         FDCE (Prop_fdce_C_Q)         0.419     5.132 r  key_exp_inst/count_reg[1]/Q
                         net (fo=50, routed)          0.638     5.770    key_exp_inst/count[1]
    SLICE_X41Y62         LUT2 (Prop_lut2_I0_O)        0.299     6.069 r  key_exp_inst/round_key_1[127]_i_1/O
                         net (fo=267, routed)         1.268     7.336    key_exp_inst/round_key_1[127]_i_1_n_0
    SLICE_X35Y76         LUT6 (Prop_lut6_I3_O)        0.124     7.460 r  key_exp_inst/g0_b0_i_7/O
                         net (fo=1, routed)           0.807     8.268    key_exp_inst/g0_b0_i_7_n_0
    SLICE_X35Y76         LUT3 (Prop_lut3_I0_O)        0.124     8.392 r  key_exp_inst/g0_b0_i_1/O
                         net (fo=33, routed)          1.680    10.071    key_exp_inst/g0_b0_i_1_n_0
    SLICE_X44Y59         LUT6 (Prop_lut6_I0_O)        0.124    10.195 r  key_exp_inst/g2_b7/O
                         net (fo=1, routed)           0.669    10.864    key_exp_inst/g2_b7_n_0
    SLICE_X44Y59         LUT5 (Prop_lut5_I0_O)        0.124    10.988 r  key_exp_inst/round_keys[10][103]_bret__2_i_3/O
                         net (fo=1, routed)           0.586    11.575    key_exp_inst/round_keys[10][103]_bret__2_i_3_n_0
    SLICE_X42Y56         LUT6 (Prop_lut6_I0_O)        0.124    11.699 r  key_exp_inst/round_keys[10][103]_bret__2_i_2/O
                         net (fo=3, routed)           0.655    12.354    key_exp_inst/round_keys[10][103]_bret__2_i_1_n_0
    SLICE_X42Y51         LUT6 (Prop_lut6_I2_O)        0.124    12.478 r  key_exp_inst/round_keys[10][39]_bret__2_i_1/O
                         net (fo=2, routed)           0.526    13.004    key_exp_inst/round_keys[10][39]_bret__2_i_1_n_0
    SLICE_X34Y55         LUT6 (Prop_lut6_I5_O)        0.124    13.128 r  key_exp_inst/round_keys[1][7]_i_1/O
                         net (fo=10, routed)          1.106    14.234    key_exp_inst/round_keys_reg[7]_0[7]
    SLICE_X32Y71         FDCE                                         r  key_exp_inst/round_keys_reg[7][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    E15                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E15                  IBUF (Prop_ibuf_I_O)         0.831    10.831 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    12.742    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.833 r  clk_IBUF_BUFG_inst/O
                         net (fo=4887, routed)        1.508    14.341    key_exp_inst/clk_IBUF_BUFG
    SLICE_X32Y71         FDCE                                         r  key_exp_inst/round_keys_reg[7][7]/C
                         clock pessimism              0.322    14.664    
                         clock uncertainty           -0.035    14.628    
    SLICE_X32Y71         FDCE (Setup_fdce_C_D)       -0.040    14.588    key_exp_inst/round_keys_reg[7][7]
  -------------------------------------------------------------------
                         required time                         14.588    
                         arrival time                         -14.234    
  -------------------------------------------------------------------
                         slack                                  0.354    

Slack (MET) :             0.355ns  (required time - arrival time)
  Source:                 key_exp_inst/count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            key_exp_inst/round_keys_reg[2][3]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        9.512ns  (logic 1.586ns (16.674%)  route 7.926ns (83.326%))
  Logic Levels:           8  (LUT2=1 LUT3=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.339ns = ( 14.339 - 10.000 ) 
    Source Clock Delay      (SCD):    4.713ns
    Clock Pessimism Removal (CPR):    0.322ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E15                  IBUF (Prop_ibuf_I_O)         0.965     0.965 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     2.980    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.076 r  clk_IBUF_BUFG_inst/O
                         net (fo=4887, routed)        1.636     4.713    key_exp_inst/clk_IBUF_BUFG
    SLICE_X41Y61         FDCE                                         r  key_exp_inst/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y61         FDCE (Prop_fdce_C_Q)         0.419     5.132 r  key_exp_inst/count_reg[1]/Q
                         net (fo=50, routed)          0.638     5.770    key_exp_inst/count[1]
    SLICE_X41Y62         LUT2 (Prop_lut2_I0_O)        0.299     6.069 r  key_exp_inst/round_key_1[127]_i_1/O
                         net (fo=267, routed)         1.268     7.336    key_exp_inst/round_key_1[127]_i_1_n_0
    SLICE_X35Y76         LUT6 (Prop_lut6_I3_O)        0.124     7.460 r  key_exp_inst/g0_b0_i_7/O
                         net (fo=1, routed)           0.807     8.268    key_exp_inst/g0_b0_i_7_n_0
    SLICE_X35Y76         LUT3 (Prop_lut3_I0_O)        0.124     8.392 r  key_exp_inst/g0_b0_i_1/O
                         net (fo=33, routed)          1.820    10.212    key_exp_inst/g0_b0_i_1_n_0
    SLICE_X45Y58         LUT6 (Prop_lut6_I0_O)        0.124    10.336 r  key_exp_inst/g2_b3/O
                         net (fo=1, routed)           0.434    10.770    key_exp_inst/g2_b3_n_0
    SLICE_X45Y57         LUT5 (Prop_lut5_I0_O)        0.124    10.894 r  key_exp_inst/round_keys[10][99]_bret__2_i_3/O
                         net (fo=1, routed)           0.547    11.441    key_exp_inst/round_keys[10][99]_bret__2_i_3_n_0
    SLICE_X49Y56         LUT6 (Prop_lut6_I0_O)        0.124    11.565 r  key_exp_inst/round_keys[10][99]_bret__2_i_2/O
                         net (fo=3, routed)           0.622    12.187    key_exp_inst/round_keys[10][99]_bret__2_i_1_n_0
    SLICE_X49Y53         LUT6 (Prop_lut6_I2_O)        0.124    12.311 r  key_exp_inst/round_keys[10][35]_bret__2_i_1/O
                         net (fo=2, routed)           0.690    13.001    key_exp_inst/round_keys[10][35]_bret__2_i_1_n_0
    SLICE_X41Y63         LUT6 (Prop_lut6_I5_O)        0.124    13.125 r  key_exp_inst/round_keys[1][3]_i_1/O
                         net (fo=10, routed)          1.100    14.225    key_exp_inst/round_keys_reg[7]_0[3]
    SLICE_X32Y72         FDCE                                         r  key_exp_inst/round_keys_reg[2][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    E15                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E15                  IBUF (Prop_ibuf_I_O)         0.831    10.831 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    12.742    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.833 r  clk_IBUF_BUFG_inst/O
                         net (fo=4887, routed)        1.506    14.339    key_exp_inst/clk_IBUF_BUFG
    SLICE_X32Y72         FDCE                                         r  key_exp_inst/round_keys_reg[2][3]/C
                         clock pessimism              0.322    14.662    
                         clock uncertainty           -0.035    14.626    
    SLICE_X32Y72         FDCE (Setup_fdce_C_D)       -0.047    14.579    key_exp_inst/round_keys_reg[2][3]
  -------------------------------------------------------------------
                         required time                         14.579    
                         arrival time                         -14.225    
  -------------------------------------------------------------------
                         slack                                  0.355    

Slack (MET) :             0.356ns  (required time - arrival time)
  Source:                 key_exp_inst/count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            key_exp_inst/round_keys_reg[7][25]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        9.527ns  (logic 1.820ns (19.103%)  route 7.707ns (80.897%))
  Logic Levels:           8  (LUT3=1 LUT4=2 LUT6=5)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.338ns = ( 14.338 - 10.000 ) 
    Source Clock Delay      (SCD):    4.713ns
    Clock Pessimism Removal (CPR):    0.322ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E15                  IBUF (Prop_ibuf_I_O)         0.965     0.965 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     2.980    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.076 r  clk_IBUF_BUFG_inst/O
                         net (fo=4887, routed)        1.636     4.713    key_exp_inst/clk_IBUF_BUFG
    SLICE_X41Y61         FDCE                                         r  key_exp_inst/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y61         FDCE (Prop_fdce_C_Q)         0.419     5.132 f  key_exp_inst/count_reg[1]/Q
                         net (fo=50, routed)          0.638     5.770    key_exp_inst/count[1]
    SLICE_X41Y62         LUT3 (Prop_lut3_I1_O)        0.325     6.095 r  key_exp_inst/round_keys[2][119]_bret__0_i_1/O
                         net (fo=145, routed)         1.274     7.369    key_exp_inst/round_keys[2][119]_bret__0_i_1_n_0
    SLICE_X31Y75         LUT4 (Prop_lut4_I0_O)        0.332     7.701 f  key_exp_inst/g0_b0__2_i_13/O
                         net (fo=1, routed)           1.015     8.716    key_exp_inst/g0_b0__2_i_13_n_0
    SLICE_X42Y74         LUT4 (Prop_lut4_I2_O)        0.124     8.840 r  key_exp_inst/g0_b0__2_i_2/O
                         net (fo=33, routed)          1.130     9.970    key_exp_inst/g0_b0__2_i_2_n_0
    SLICE_X48Y70         LUT6 (Prop_lut6_I1_O)        0.124    10.094 r  key_exp_inst/g2_b1__2/O
                         net (fo=2, routed)           0.668    10.761    key_exp_inst/g2_b1__2_n_0
    SLICE_X49Y70         LUT6 (Prop_lut6_I0_O)        0.124    10.885 r  key_exp_inst/sbox_inferred__2/round_keys[10][89]_bret__2_i_8/O
                         net (fo=1, routed)           0.741    11.626    key_exp_inst/sbox_inferred__2/round_keys[10][89]_bret__2_i_8_n_0
    SLICE_X52Y69         LUT6 (Prop_lut6_I5_O)        0.124    11.750 r  key_exp_inst/round_keys[10][89]_bret__2_i_3/O
                         net (fo=2, routed)           0.659    12.409    key_exp_inst/round_keys[10][89]_bret__2_i_3_n_0
    SLICE_X54Y64         LUT6 (Prop_lut6_I2_O)        0.124    12.533 r  key_exp_inst/round_keys[10][57]_bret__2_i_1/O
                         net (fo=2, routed)           0.303    12.836    key_exp_inst/round_keys[10][57]_bret__2_i_1_n_0
    SLICE_X52Y64         LUT6 (Prop_lut6_I5_O)        0.124    12.960 r  key_exp_inst/round_keys[1][25]_i_1/O
                         net (fo=10, routed)          1.279    14.240    key_exp_inst/round_keys_reg[7]_0[25]
    SLICE_X34Y77         FDCE                                         r  key_exp_inst/round_keys_reg[7][25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    E15                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E15                  IBUF (Prop_ibuf_I_O)         0.831    10.831 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    12.742    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.833 r  clk_IBUF_BUFG_inst/O
                         net (fo=4887, routed)        1.505    14.338    key_exp_inst/clk_IBUF_BUFG
    SLICE_X34Y77         FDCE                                         r  key_exp_inst/round_keys_reg[7][25]/C
                         clock pessimism              0.322    14.661    
                         clock uncertainty           -0.035    14.625    
    SLICE_X34Y77         FDCE (Setup_fdce_C_D)       -0.030    14.595    key_exp_inst/round_keys_reg[7][25]
  -------------------------------------------------------------------
                         required time                         14.595    
                         arrival time                         -14.240    
  -------------------------------------------------------------------
                         slack                                  0.356    

Slack (MET) :             0.371ns  (required time - arrival time)
  Source:                 key_exp_inst/count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            key_exp_inst/round_keys_reg[3][25]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        9.485ns  (logic 1.820ns (19.188%)  route 7.665ns (80.812%))
  Logic Levels:           8  (LUT3=1 LUT4=2 LUT6=5)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.339ns = ( 14.339 - 10.000 ) 
    Source Clock Delay      (SCD):    4.713ns
    Clock Pessimism Removal (CPR):    0.322ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E15                  IBUF (Prop_ibuf_I_O)         0.965     0.965 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     2.980    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.076 r  clk_IBUF_BUFG_inst/O
                         net (fo=4887, routed)        1.636     4.713    key_exp_inst/clk_IBUF_BUFG
    SLICE_X41Y61         FDCE                                         r  key_exp_inst/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y61         FDCE (Prop_fdce_C_Q)         0.419     5.132 f  key_exp_inst/count_reg[1]/Q
                         net (fo=50, routed)          0.638     5.770    key_exp_inst/count[1]
    SLICE_X41Y62         LUT3 (Prop_lut3_I1_O)        0.325     6.095 r  key_exp_inst/round_keys[2][119]_bret__0_i_1/O
                         net (fo=145, routed)         1.274     7.369    key_exp_inst/round_keys[2][119]_bret__0_i_1_n_0
    SLICE_X31Y75         LUT4 (Prop_lut4_I0_O)        0.332     7.701 f  key_exp_inst/g0_b0__2_i_13/O
                         net (fo=1, routed)           1.015     8.716    key_exp_inst/g0_b0__2_i_13_n_0
    SLICE_X42Y74         LUT4 (Prop_lut4_I2_O)        0.124     8.840 r  key_exp_inst/g0_b0__2_i_2/O
                         net (fo=33, routed)          1.130     9.970    key_exp_inst/g0_b0__2_i_2_n_0
    SLICE_X48Y70         LUT6 (Prop_lut6_I1_O)        0.124    10.094 r  key_exp_inst/g2_b1__2/O
                         net (fo=2, routed)           0.668    10.761    key_exp_inst/g2_b1__2_n_0
    SLICE_X49Y70         LUT6 (Prop_lut6_I0_O)        0.124    10.885 r  key_exp_inst/sbox_inferred__2/round_keys[10][89]_bret__2_i_8/O
                         net (fo=1, routed)           0.741    11.626    key_exp_inst/sbox_inferred__2/round_keys[10][89]_bret__2_i_8_n_0
    SLICE_X52Y69         LUT6 (Prop_lut6_I5_O)        0.124    11.750 r  key_exp_inst/round_keys[10][89]_bret__2_i_3/O
                         net (fo=2, routed)           0.659    12.409    key_exp_inst/round_keys[10][89]_bret__2_i_3_n_0
    SLICE_X54Y64         LUT6 (Prop_lut6_I2_O)        0.124    12.533 r  key_exp_inst/round_keys[10][57]_bret__2_i_1/O
                         net (fo=2, routed)           0.303    12.836    key_exp_inst/round_keys[10][57]_bret__2_i_1_n_0
    SLICE_X52Y64         LUT6 (Prop_lut6_I5_O)        0.124    12.960 r  key_exp_inst/round_keys[1][25]_i_1/O
                         net (fo=10, routed)          1.237    14.197    key_exp_inst/round_keys_reg[7]_0[25]
    SLICE_X33Y72         FDCE                                         r  key_exp_inst/round_keys_reg[3][25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    E15                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E15                  IBUF (Prop_ibuf_I_O)         0.831    10.831 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    12.742    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.833 r  clk_IBUF_BUFG_inst/O
                         net (fo=4887, routed)        1.506    14.339    key_exp_inst/clk_IBUF_BUFG
    SLICE_X33Y72         FDCE                                         r  key_exp_inst/round_keys_reg[3][25]/C
                         clock pessimism              0.322    14.662    
                         clock uncertainty           -0.035    14.626    
    SLICE_X33Y72         FDCE (Setup_fdce_C_D)       -0.058    14.568    key_exp_inst/round_keys_reg[3][25]
  -------------------------------------------------------------------
                         required time                         14.568    
                         arrival time                         -14.197    
  -------------------------------------------------------------------
                         slack                                  0.371    

Slack (MET) :             0.371ns  (required time - arrival time)
  Source:                 key_exp_inst/count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            key_exp_inst/round_keys_reg[10][7]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        9.533ns  (logic 1.586ns (16.638%)  route 7.947ns (83.362%))
  Logic Levels:           8  (LUT2=1 LUT3=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.342ns = ( 14.342 - 10.000 ) 
    Source Clock Delay      (SCD):    4.713ns
    Clock Pessimism Removal (CPR):    0.322ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E15                  IBUF (Prop_ibuf_I_O)         0.965     0.965 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     2.980    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.076 r  clk_IBUF_BUFG_inst/O
                         net (fo=4887, routed)        1.636     4.713    key_exp_inst/clk_IBUF_BUFG
    SLICE_X41Y61         FDCE                                         r  key_exp_inst/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y61         FDCE (Prop_fdce_C_Q)         0.419     5.132 r  key_exp_inst/count_reg[1]/Q
                         net (fo=50, routed)          0.638     5.770    key_exp_inst/count[1]
    SLICE_X41Y62         LUT2 (Prop_lut2_I0_O)        0.299     6.069 r  key_exp_inst/round_key_1[127]_i_1/O
                         net (fo=267, routed)         1.268     7.336    key_exp_inst/round_key_1[127]_i_1_n_0
    SLICE_X35Y76         LUT6 (Prop_lut6_I3_O)        0.124     7.460 r  key_exp_inst/g0_b0_i_7/O
                         net (fo=1, routed)           0.807     8.268    key_exp_inst/g0_b0_i_7_n_0
    SLICE_X35Y76         LUT3 (Prop_lut3_I0_O)        0.124     8.392 r  key_exp_inst/g0_b0_i_1/O
                         net (fo=33, routed)          1.680    10.071    key_exp_inst/g0_b0_i_1_n_0
    SLICE_X44Y59         LUT6 (Prop_lut6_I0_O)        0.124    10.195 r  key_exp_inst/g2_b7/O
                         net (fo=1, routed)           0.669    10.864    key_exp_inst/g2_b7_n_0
    SLICE_X44Y59         LUT5 (Prop_lut5_I0_O)        0.124    10.988 r  key_exp_inst/round_keys[10][103]_bret__2_i_3/O
                         net (fo=1, routed)           0.586    11.575    key_exp_inst/round_keys[10][103]_bret__2_i_3_n_0
    SLICE_X42Y56         LUT6 (Prop_lut6_I0_O)        0.124    11.699 r  key_exp_inst/round_keys[10][103]_bret__2_i_2/O
                         net (fo=3, routed)           0.655    12.354    key_exp_inst/round_keys[10][103]_bret__2_i_1_n_0
    SLICE_X42Y51         LUT6 (Prop_lut6_I2_O)        0.124    12.478 r  key_exp_inst/round_keys[10][39]_bret__2_i_1/O
                         net (fo=2, routed)           0.526    13.004    key_exp_inst/round_keys[10][39]_bret__2_i_1_n_0
    SLICE_X34Y55         LUT6 (Prop_lut6_I5_O)        0.124    13.128 r  key_exp_inst/round_keys[1][7]_i_1/O
                         net (fo=10, routed)          1.118    14.245    key_exp_inst/round_keys_reg[7]_0[7]
    SLICE_X30Y69         FDCE                                         r  key_exp_inst/round_keys_reg[10][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    E15                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E15                  IBUF (Prop_ibuf_I_O)         0.831    10.831 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    12.742    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.833 r  clk_IBUF_BUFG_inst/O
                         net (fo=4887, routed)        1.509    14.342    key_exp_inst/clk_IBUF_BUFG
    SLICE_X30Y69         FDCE                                         r  key_exp_inst/round_keys_reg[10][7]/C
                         clock pessimism              0.322    14.665    
                         clock uncertainty           -0.035    14.629    
    SLICE_X30Y69         FDCE (Setup_fdce_C_D)       -0.013    14.616    key_exp_inst/round_keys_reg[10][7]
  -------------------------------------------------------------------
                         required time                         14.616    
                         arrival time                         -14.245    
  -------------------------------------------------------------------
                         slack                                  0.371    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.028ns  (arrival time - required time)
  Source:                 full_key_reg[57]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            key_exp_inst/round_keys_reg[0][57]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.215ns (54.456%)  route 0.180ns (45.544%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.931ns
    Source Clock Delay      (SCD):    1.419ns
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E15                  IBUF (Prop_ibuf_I_O)         0.193     0.193 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.834    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.860 r  clk_IBUF_BUFG_inst/O
                         net (fo=4887, routed)        0.560     1.419    clk_IBUF_BUFG
    SLICE_X50Y66         FDCE                                         r  full_key_reg[57]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y66         FDCE (Prop_fdce_C_Q)         0.164     1.583 r  full_key_reg[57]/Q
                         net (fo=1, routed)           0.180     1.763    key_exp_inst/round_keys_reg[0][127]_0[57]
    SLICE_X53Y68         LUT3 (Prop_lut3_I0_O)        0.051     1.814 r  key_exp_inst/round_keys[0][57]_i_1/O
                         net (fo=1, routed)           0.000     1.814    key_exp_inst/round_keys[0][57]_i_1_n_0
    SLICE_X53Y68         FDCE                                         r  key_exp_inst/round_keys_reg[0][57]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E15                  IBUF (Prop_ibuf_I_O)         0.382     0.382 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.077    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.106 r  clk_IBUF_BUFG_inst/O
                         net (fo=4887, routed)        0.825     1.931    key_exp_inst/clk_IBUF_BUFG
    SLICE_X53Y68         FDCE                                         r  key_exp_inst/round_keys_reg[0][57]/C
                         clock pessimism             -0.251     1.679    
    SLICE_X53Y68         FDCE (Hold_fdce_C_D)         0.107     1.786    key_exp_inst/round_keys_reg[0][57]
  -------------------------------------------------------------------
                         required time                         -1.786    
                         arrival time                           1.814    
  -------------------------------------------------------------------
                         slack                                  0.028    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 full_key_reg[98]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            key_exp_inst/round_keys_reg[0][98]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.391ns  (logic 0.186ns (47.603%)  route 0.205ns (52.397%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.940ns
    Source Clock Delay      (SCD):    1.424ns
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E15                  IBUF (Prop_ibuf_I_O)         0.193     0.193 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.834    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.860 r  clk_IBUF_BUFG_inst/O
                         net (fo=4887, routed)        0.565     1.424    clk_IBUF_BUFG
    SLICE_X51Y55         FDCE                                         r  full_key_reg[98]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y55         FDCE (Prop_fdce_C_Q)         0.141     1.565 r  full_key_reg[98]/Q
                         net (fo=1, routed)           0.205     1.770    key_exp_inst/round_keys_reg[0][127]_0[98]
    SLICE_X53Y55         LUT3 (Prop_lut3_I0_O)        0.045     1.815 r  key_exp_inst/round_keys[0][98]_i_1/O
                         net (fo=1, routed)           0.000     1.815    key_exp_inst/round_keys[0][98]_i_1_n_0
    SLICE_X53Y55         FDCE                                         r  key_exp_inst/round_keys_reg[0][98]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E15                  IBUF (Prop_ibuf_I_O)         0.382     0.382 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.077    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.106 r  clk_IBUF_BUFG_inst/O
                         net (fo=4887, routed)        0.834     1.940    key_exp_inst/clk_IBUF_BUFG
    SLICE_X53Y55         FDCE                                         r  key_exp_inst/round_keys_reg[0][98]/C
                         clock pessimism             -0.251     1.688    
    SLICE_X53Y55         FDCE (Hold_fdce_C_D)         0.092     1.780    key_exp_inst/round_keys_reg[0][98]
  -------------------------------------------------------------------
                         required time                         -1.780    
                         arrival time                           1.815    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 key_exp_inst/round_keys_reg[10][126]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            key_exp_inst/round_key_10_reg[126]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.141ns (37.808%)  route 0.232ns (62.192%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.932ns
    Source Clock Delay      (SCD):    1.416ns
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E15                  IBUF (Prop_ibuf_I_O)         0.193     0.193 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.834    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.860 r  clk_IBUF_BUFG_inst/O
                         net (fo=4887, routed)        0.557     1.416    key_exp_inst/clk_IBUF_BUFG
    SLICE_X51Y69         FDCE                                         r  key_exp_inst/round_keys_reg[10][126]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y69         FDCE (Prop_fdce_C_Q)         0.141     1.557 r  key_exp_inst/round_keys_reg[10][126]/Q
                         net (fo=4, routed)           0.232     1.789    key_exp_inst/round_keys_reg[10]__0[126]
    SLICE_X52Y67         FDRE                                         r  key_exp_inst/round_key_10_reg[126]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E15                  IBUF (Prop_ibuf_I_O)         0.382     0.382 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.077    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.106 r  clk_IBUF_BUFG_inst/O
                         net (fo=4887, routed)        0.826     1.932    key_exp_inst/clk_IBUF_BUFG
    SLICE_X52Y67         FDRE                                         r  key_exp_inst/round_key_10_reg[126]/C
                         clock pessimism             -0.251     1.680    
    SLICE_X52Y67         FDRE (Hold_fdre_C_D)         0.047     1.727    key_exp_inst/round_key_10_reg[126]
  -------------------------------------------------------------------
                         required time                         -1.727    
                         arrival time                           1.789    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 full_key_reg[96]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            key_exp_inst/round_keys_reg[0][96]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.444ns  (logic 0.186ns (41.934%)  route 0.258ns (58.066%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.940ns
    Source Clock Delay      (SCD):    1.424ns
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E15                  IBUF (Prop_ibuf_I_O)         0.193     0.193 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.834    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.860 r  clk_IBUF_BUFG_inst/O
                         net (fo=4887, routed)        0.565     1.424    clk_IBUF_BUFG
    SLICE_X51Y55         FDCE                                         r  full_key_reg[96]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y55         FDCE (Prop_fdce_C_Q)         0.141     1.565 r  full_key_reg[96]/Q
                         net (fo=1, routed)           0.258     1.823    key_exp_inst/round_keys_reg[0][127]_0[96]
    SLICE_X53Y55         LUT3 (Prop_lut3_I0_O)        0.045     1.868 r  key_exp_inst/round_keys[0][96]_i_1/O
                         net (fo=1, routed)           0.000     1.868    key_exp_inst/round_keys[0][96]_i_1_n_0
    SLICE_X53Y55         FDCE                                         r  key_exp_inst/round_keys_reg[0][96]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E15                  IBUF (Prop_ibuf_I_O)         0.382     0.382 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.077    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.106 r  clk_IBUF_BUFG_inst/O
                         net (fo=4887, routed)        0.834     1.940    key_exp_inst/clk_IBUF_BUFG
    SLICE_X53Y55         FDCE                                         r  key_exp_inst/round_keys_reg[0][96]/C
                         clock pessimism             -0.251     1.688    
    SLICE_X53Y55         FDCE (Hold_fdce_C_D)         0.092     1.780    key_exp_inst/round_keys_reg[0][96]
  -------------------------------------------------------------------
                         required time                         -1.780    
                         arrival time                           1.868    
  -------------------------------------------------------------------
                         slack                                  0.088    

Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 full_key_reg[56]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            key_exp_inst/round_keys_reg[0][56]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.443ns  (logic 0.209ns (47.198%)  route 0.234ns (52.802%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.931ns
    Source Clock Delay      (SCD):    1.419ns
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E15                  IBUF (Prop_ibuf_I_O)         0.193     0.193 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.834    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.860 r  clk_IBUF_BUFG_inst/O
                         net (fo=4887, routed)        0.560     1.419    clk_IBUF_BUFG
    SLICE_X50Y66         FDCE                                         r  full_key_reg[56]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y66         FDCE (Prop_fdce_C_Q)         0.164     1.583 r  full_key_reg[56]/Q
                         net (fo=1, routed)           0.234     1.817    key_exp_inst/round_keys_reg[0][127]_0[56]
    SLICE_X53Y68         LUT3 (Prop_lut3_I0_O)        0.045     1.862 r  key_exp_inst/round_keys[0][56]_i_1/O
                         net (fo=1, routed)           0.000     1.862    key_exp_inst/round_keys[0][56]_i_1_n_0
    SLICE_X53Y68         FDCE                                         r  key_exp_inst/round_keys_reg[0][56]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E15                  IBUF (Prop_ibuf_I_O)         0.382     0.382 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.077    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.106 r  clk_IBUF_BUFG_inst/O
                         net (fo=4887, routed)        0.825     1.931    key_exp_inst/clk_IBUF_BUFG
    SLICE_X53Y68         FDCE                                         r  key_exp_inst/round_keys_reg[0][56]/C
                         clock pessimism             -0.251     1.679    
    SLICE_X53Y68         FDCE (Hold_fdce_C_D)         0.092     1.771    key_exp_inst/round_keys_reg[0][56]
  -------------------------------------------------------------------
                         required time                         -1.771    
                         arrival time                           1.862    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 key_exp_inst/round_keys_reg[10][69]_bret/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            key_exp_inst/round_key_10_reg[69]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.499ns  (logic 0.186ns (37.308%)  route 0.313ns (62.692%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.336ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.014ns
    Source Clock Delay      (SCD):    1.426ns
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E15                  IBUF (Prop_ibuf_I_O)         0.193     0.193 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.834    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.860 r  clk_IBUF_BUFG_inst/O
                         net (fo=4887, routed)        0.567     1.426    key_exp_inst/clk_IBUF_BUFG
    SLICE_X48Y51         FDCE                                         r  key_exp_inst/round_keys_reg[10][69]_bret/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y51         FDCE (Prop_fdce_C_Q)         0.141     1.567 r  key_exp_inst/round_keys_reg[10][69]_bret/Q
                         net (fo=1, routed)           0.051     1.618    key_exp_inst/round_keys_reg[10][69]_bret_n_0
    SLICE_X49Y51         LUT4 (Prop_lut4_I3_O)        0.045     1.663 r  key_exp_inst/round_key_10[69]_i_1/O
                         net (fo=5, routed)           0.262     1.925    key_exp_inst/round_key_10[69]_i_1_n_0
    SLICE_X49Y49         FDRE                                         r  key_exp_inst/round_key_10_reg[69]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E15                  IBUF (Prop_ibuf_I_O)         0.382     0.382 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.077    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.106 r  clk_IBUF_BUFG_inst/O
                         net (fo=4887, routed)        0.908     2.014    key_exp_inst/clk_IBUF_BUFG
    SLICE_X49Y49         FDRE                                         r  key_exp_inst/round_key_10_reg[69]/C
                         clock pessimism             -0.251     1.762    
    SLICE_X49Y49         FDRE (Hold_fdre_C_D)         0.066     1.828    key_exp_inst/round_key_10_reg[69]
  -------------------------------------------------------------------
                         required time                         -1.828    
                         arrival time                           1.925    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 key_exp_inst/round_keys_reg[0][123]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            key_exp_inst/round_key_0_reg[123]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.379ns  (logic 0.148ns (39.059%)  route 0.231ns (60.941%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.929ns
    Source Clock Delay      (SCD):    1.413ns
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E15                  IBUF (Prop_ibuf_I_O)         0.193     0.193 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.834    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.860 r  clk_IBUF_BUFG_inst/O
                         net (fo=4887, routed)        0.554     1.413    key_exp_inst/clk_IBUF_BUFG
    SLICE_X54Y71         FDCE                                         r  key_exp_inst/round_keys_reg[0][123]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y71         FDCE (Prop_fdce_C_Q)         0.148     1.561 r  key_exp_inst/round_keys_reg[0][123]/Q
                         net (fo=3, routed)           0.231     1.792    key_exp_inst/round_keys_reg_n_0_[0][123]
    SLICE_X51Y71         FDRE                                         r  key_exp_inst/round_key_0_reg[123]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E15                  IBUF (Prop_ibuf_I_O)         0.382     0.382 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.077    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.106 r  clk_IBUF_BUFG_inst/O
                         net (fo=4887, routed)        0.823     1.929    key_exp_inst/clk_IBUF_BUFG
    SLICE_X51Y71         FDRE                                         r  key_exp_inst/round_key_0_reg[123]/C
                         clock pessimism             -0.251     1.677    
    SLICE_X51Y71         FDRE (Hold_fdre_C_D)         0.017     1.694    key_exp_inst/round_key_0_reg[123]
  -------------------------------------------------------------------
                         required time                         -1.694    
                         arrival time                           1.792    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 round_key_mem_reg[10][119]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            round_output_reg_reg[119]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.458ns  (logic 0.186ns (40.595%)  route 0.272ns (59.405%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.938ns
    Source Clock Delay      (SCD):    1.423ns
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E15                  IBUF (Prop_ibuf_I_O)         0.193     0.193 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.834    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.860 r  clk_IBUF_BUFG_inst/O
                         net (fo=4887, routed)        0.564     1.423    clk_IBUF_BUFG
    SLICE_X51Y92         FDCE                                         r  round_key_mem_reg[10][119]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y92         FDCE (Prop_fdce_C_Q)         0.141     1.564 r  round_key_mem_reg[10][119]/Q
                         net (fo=2, routed)           0.272     1.836    u_sub/sub_Bytes[104].s/round_output_reg_reg[127][14]
    SLICE_X53Y89         LUT5 (Prop_lut5_I1_O)        0.045     1.881 r  u_sub/sub_Bytes[104].s/round_output_reg[119]_i_1/O
                         net (fo=1, routed)           0.000     1.881    p_0_in[119]
    SLICE_X53Y89         FDCE                                         r  round_output_reg_reg[119]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E15                  IBUF (Prop_ibuf_I_O)         0.382     0.382 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.077    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.106 r  clk_IBUF_BUFG_inst/O
                         net (fo=4887, routed)        0.832     1.938    clk_IBUF_BUFG
    SLICE_X53Y89         FDCE                                         r  round_output_reg_reg[119]/C
                         clock pessimism             -0.251     1.686    
    SLICE_X53Y89         FDCE (Hold_fdce_C_D)         0.091     1.777    round_output_reg_reg[119]
  -------------------------------------------------------------------
                         required time                         -1.777    
                         arrival time                           1.881    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 round_key_mem_reg[10][113]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            round_output_reg_reg[113]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.457ns  (logic 0.186ns (40.723%)  route 0.271ns (59.277%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.935ns
    Source Clock Delay      (SCD):    1.422ns
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E15                  IBUF (Prop_ibuf_I_O)         0.193     0.193 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.834    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.860 r  clk_IBUF_BUFG_inst/O
                         net (fo=4887, routed)        0.563     1.422    clk_IBUF_BUFG
    SLICE_X49Y87         FDCE                                         r  round_key_mem_reg[10][113]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y87         FDCE (Prop_fdce_C_Q)         0.141     1.563 r  round_key_mem_reg[10][113]/Q
                         net (fo=2, routed)           0.271     1.834    u_sub/sub_Bytes[104].s/round_output_reg_reg[127][9]
    SLICE_X53Y86         LUT5 (Prop_lut5_I1_O)        0.045     1.879 r  u_sub/sub_Bytes[104].s/round_output_reg[113]_i_1/O
                         net (fo=1, routed)           0.000     1.879    p_0_in[113]
    SLICE_X53Y86         FDCE                                         r  round_output_reg_reg[113]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E15                  IBUF (Prop_ibuf_I_O)         0.382     0.382 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.077    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.106 r  clk_IBUF_BUFG_inst/O
                         net (fo=4887, routed)        0.829     1.935    clk_IBUF_BUFG
    SLICE_X53Y86         FDCE                                         r  round_output_reg_reg[113]/C
                         clock pessimism             -0.251     1.683    
    SLICE_X53Y86         FDCE (Hold_fdce_C_D)         0.091     1.774    round_output_reg_reg[113]
  -------------------------------------------------------------------
                         required time                         -1.774    
                         arrival time                           1.879    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 key_exp_inst/round_keys_reg[1][107]_bret/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            key_exp_inst/round_key_1_reg[107]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.522ns  (logic 0.186ns (35.600%)  route 0.336ns (64.400%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.337ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    1.431ns
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E15                  IBUF (Prop_ibuf_I_O)         0.193     0.193 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.834    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.860 r  clk_IBUF_BUFG_inst/O
                         net (fo=4887, routed)        0.572     1.431    key_exp_inst/clk_IBUF_BUFG
    SLICE_X31Y50         FDCE                                         r  key_exp_inst/round_keys_reg[1][107]_bret/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y50         FDCE (Prop_fdce_C_Q)         0.141     1.572 r  key_exp_inst/round_keys_reg[1][107]_bret/Q
                         net (fo=1, routed)           0.136     1.708    key_exp_inst/round_keys_reg[1][107]_bret_n_0
    SLICE_X31Y50         LUT5 (Prop_lut5_I4_O)        0.045     1.753 r  key_exp_inst/round_key_1[107]_i_1/O
                         net (fo=3, routed)           0.200     1.954    key_exp_inst/round_key_1[107]_i_1_n_0
    SLICE_X29Y49         FDRE                                         r  key_exp_inst/round_key_1_reg[107]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E15                  IBUF (Prop_ibuf_I_O)         0.382     0.382 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.077    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.106 r  clk_IBUF_BUFG_inst/O
                         net (fo=4887, routed)        0.914     2.020    key_exp_inst/clk_IBUF_BUFG
    SLICE_X29Y49         FDRE                                         r  key_exp_inst/round_key_1_reg[107]/C
                         clock pessimism             -0.251     1.768    
    SLICE_X29Y49         FDRE (Hold_fdre_C_D)         0.066     1.834    key_exp_inst/round_key_1_reg[107]
  -------------------------------------------------------------------
                         required time                         -1.834    
                         arrival time                           1.954    
  -------------------------------------------------------------------
                         slack                                  0.119    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X56Y92    decrypting_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X35Y94    done_flag_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X41Y81    full_cipher_text_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X51Y83    full_cipher_text_reg[100]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X51Y88    full_cipher_text_reg[101]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X57Y90    full_cipher_text_reg[102]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X51Y88    full_cipher_text_reg[103]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X51Y84    full_cipher_text_reg[104]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X52Y85    full_cipher_text_reg[105]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X56Y92    decrypting_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X56Y92    decrypting_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X35Y94    done_flag_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X35Y94    done_flag_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X41Y81    full_cipher_text_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X41Y81    full_cipher_text_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X51Y83    full_cipher_text_reg[100]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X51Y83    full_cipher_text_reg[100]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X51Y88    full_cipher_text_reg[101]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X51Y88    full_cipher_text_reg[101]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X56Y92    decrypting_reg/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X56Y92    decrypting_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X35Y94    done_flag_reg/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X35Y94    done_flag_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X41Y81    full_cipher_text_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X41Y81    full_cipher_text_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X51Y83    full_cipher_text_reg[100]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X51Y83    full_cipher_text_reg[100]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X51Y88    full_cipher_text_reg[101]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X51Y88    full_cipher_text_reg[101]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk
  To Clock:  

Max Delay           129 Endpoints
Min Delay           129 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 plain_text_reg_reg[28]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            plain_text[28]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.512ns  (logic 3.086ns (41.081%)  route 4.426ns (58.919%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E15                  IBUF (Prop_ibuf_I_O)         0.965     0.965 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     2.980    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.076 r  clk_IBUF_BUFG_inst/O
                         net (fo=4887, routed)        1.634     4.711    clk_IBUF_BUFG
    SLICE_X39Y86         FDCE                                         r  plain_text_reg_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y86         FDCE (Prop_fdce_C_Q)         0.456     5.167 r  plain_text_reg_reg[28]/Q
                         net (fo=1, routed)           4.426     9.592    plain_text_OBUF[28]
    U8                   OBUF (Prop_obuf_I_O)         2.630    12.222 r  plain_text_OBUF[28]_inst/O
                         net (fo=0)                   0.000    12.222    plain_text[28]
    U8                                                                r  plain_text[28] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 plain_text_reg_reg[127]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            plain_text[127]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.512ns  (logic 3.033ns (40.375%)  route 4.479ns (59.625%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E15                  IBUF (Prop_ibuf_I_O)         0.965     0.965 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     2.980    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.076 r  clk_IBUF_BUFG_inst/O
                         net (fo=4887, routed)        1.630     4.707    clk_IBUF_BUFG
    SLICE_X61Y94         FDCE                                         r  plain_text_reg_reg[127]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y94         FDCE (Prop_fdce_C_Q)         0.456     5.163 r  plain_text_reg_reg[127]/Q
                         net (fo=1, routed)           4.479     9.642    plain_text_OBUF[127]
    F5                   OBUF (Prop_obuf_I_O)         2.577    12.219 r  plain_text_OBUF[127]_inst/O
                         net (fo=0)                   0.000    12.219    plain_text[127]
    F5                                                                r  plain_text[127] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 plain_text_reg_reg[126]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            plain_text[126]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.497ns  (logic 3.149ns (42.005%)  route 4.348ns (57.995%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E15                  IBUF (Prop_ibuf_I_O)         0.965     0.965 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     2.980    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.076 r  clk_IBUF_BUFG_inst/O
                         net (fo=4887, routed)        1.630     4.707    clk_IBUF_BUFG
    SLICE_X58Y94         FDCE                                         r  plain_text_reg_reg[126]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y94         FDCE (Prop_fdce_C_Q)         0.518     5.225 r  plain_text_reg_reg[126]/Q
                         net (fo=1, routed)           4.348     9.573    plain_text_OBUF[126]
    C6                   OBUF (Prop_obuf_I_O)         2.631    12.204 r  plain_text_OBUF[126]_inst/O
                         net (fo=0)                   0.000    12.204    plain_text[126]
    C6                                                                r  plain_text[126] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 plain_text_reg_reg[124]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            plain_text[124]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.469ns  (logic 3.096ns (41.452%)  route 4.373ns (58.548%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E15                  IBUF (Prop_ibuf_I_O)         0.965     0.965 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     2.980    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.076 r  clk_IBUF_BUFG_inst/O
                         net (fo=4887, routed)        1.626     4.703    clk_IBUF_BUFG
    SLICE_X57Y94         FDCE                                         r  plain_text_reg_reg[124]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y94         FDCE (Prop_fdce_C_Q)         0.456     5.159 r  plain_text_reg_reg[124]/Q
                         net (fo=1, routed)           4.373     9.531    plain_text_OBUF[124]
    B7                   OBUF (Prop_obuf_I_O)         2.640    12.171 r  plain_text_OBUF[124]_inst/O
                         net (fo=0)                   0.000    12.171    plain_text[124]
    B7                                                                r  plain_text[124] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 plain_text_reg_reg[123]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            plain_text[123]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.440ns  (logic 3.157ns (42.437%)  route 4.283ns (57.563%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E15                  IBUF (Prop_ibuf_I_O)         0.965     0.965 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     2.980    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.076 r  clk_IBUF_BUFG_inst/O
                         net (fo=4887, routed)        1.630     4.707    clk_IBUF_BUFG
    SLICE_X60Y95         FDCE                                         r  plain_text_reg_reg[123]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y95         FDCE (Prop_fdce_C_Q)         0.518     5.225 r  plain_text_reg_reg[123]/Q
                         net (fo=1, routed)           4.283     9.507    plain_text_OBUF[123]
    B6                   OBUF (Prop_obuf_I_O)         2.639    12.147 r  plain_text_OBUF[123]_inst/O
                         net (fo=0)                   0.000    12.147    plain_text[123]
    B6                                                                r  plain_text[123] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 plain_text_reg_reg[119]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            plain_text[119]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.441ns  (logic 3.100ns (41.665%)  route 4.341ns (58.335%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E15                  IBUF (Prop_ibuf_I_O)         0.965     0.965 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     2.980    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.076 r  clk_IBUF_BUFG_inst/O
                         net (fo=4887, routed)        1.625     4.702    clk_IBUF_BUFG
    SLICE_X53Y93         FDCE                                         r  plain_text_reg_reg[119]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y93         FDCE (Prop_fdce_C_Q)         0.456     5.158 r  plain_text_reg_reg[119]/Q
                         net (fo=1, routed)           4.341     9.498    plain_text_OBUF[119]
    C7                   OBUF (Prop_obuf_I_O)         2.644    12.143 r  plain_text_OBUF[119]_inst/O
                         net (fo=0)                   0.000    12.143    plain_text[119]
    C7                                                                r  plain_text[119] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 plain_text_reg_reg[29]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            plain_text[29]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.414ns  (logic 3.101ns (41.823%)  route 4.313ns (58.177%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E15                  IBUF (Prop_ibuf_I_O)         0.965     0.965 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     2.980    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.076 r  clk_IBUF_BUFG_inst/O
                         net (fo=4887, routed)        1.635     4.712    clk_IBUF_BUFG
    SLICE_X36Y85         FDCE                                         r  plain_text_reg_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y85         FDCE (Prop_fdce_C_Q)         0.456     5.168 r  plain_text_reg_reg[29]/Q
                         net (fo=1, routed)           4.313     9.481    plain_text_OBUF[29]
    T8                   OBUF (Prop_obuf_I_O)         2.645    12.126 r  plain_text_OBUF[29]_inst/O
                         net (fo=0)                   0.000    12.126    plain_text[29]
    T8                                                                r  plain_text[29] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 plain_text_reg_reg[116]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            plain_text[116]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.398ns  (logic 3.092ns (41.803%)  route 4.305ns (58.197%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E15                  IBUF (Prop_ibuf_I_O)         0.965     0.965 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     2.980    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.076 r  clk_IBUF_BUFG_inst/O
                         net (fo=4887, routed)        1.625     4.702    clk_IBUF_BUFG
    SLICE_X53Y93         FDCE                                         r  plain_text_reg_reg[116]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y93         FDCE (Prop_fdce_C_Q)         0.456     5.158 r  plain_text_reg_reg[116]/Q
                         net (fo=1, routed)           4.305     9.463    plain_text_OBUF[116]
    E7                   OBUF (Prop_obuf_I_O)         2.636    12.099 r  plain_text_OBUF[116]_inst/O
                         net (fo=0)                   0.000    12.099    plain_text[116]
    E7                                                                r  plain_text[116] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 plain_text_reg_reg[121]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            plain_text[121]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.389ns  (logic 3.094ns (41.870%)  route 4.295ns (58.130%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E15                  IBUF (Prop_ibuf_I_O)         0.965     0.965 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     2.980    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.076 r  clk_IBUF_BUFG_inst/O
                         net (fo=4887, routed)        1.630     4.707    clk_IBUF_BUFG
    SLICE_X59Y94         FDCE                                         r  plain_text_reg_reg[121]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y94         FDCE (Prop_fdce_C_Q)         0.456     5.163 r  plain_text_reg_reg[121]/Q
                         net (fo=1, routed)           4.295     9.458    plain_text_OBUF[121]
    A5                   OBUF (Prop_obuf_I_O)         2.638    12.095 r  plain_text_OBUF[121]_inst/O
                         net (fo=0)                   0.000    12.095    plain_text[121]
    A5                                                                r  plain_text[121] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 plain_text_reg_reg[114]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            plain_text[114]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.392ns  (logic 3.094ns (41.850%)  route 4.298ns (58.150%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E15                  IBUF (Prop_ibuf_I_O)         0.965     0.965 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     2.980    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.076 r  clk_IBUF_BUFG_inst/O
                         net (fo=4887, routed)        1.625     4.702    clk_IBUF_BUFG
    SLICE_X53Y93         FDCE                                         r  plain_text_reg_reg[114]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y93         FDCE (Prop_fdce_C_Q)         0.456     5.158 r  plain_text_reg_reg[114]/Q
                         net (fo=1, routed)           4.298     9.456    plain_text_OBUF[114]
    C4                   OBUF (Prop_obuf_I_O)         2.638    12.093 r  plain_text_OBUF[114]_inst/O
                         net (fo=0)                   0.000    12.093    plain_text[114]
    C4                                                                r  plain_text[114] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 plain_text_reg_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            plain_text[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.024ns  (logic 1.285ns (63.493%)  route 0.739ns (36.507%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E15                  IBUF (Prop_ibuf_I_O)         0.193     0.193 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.834    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.860 r  clk_IBUF_BUFG_inst/O
                         net (fo=4887, routed)        0.569     1.428    clk_IBUF_BUFG
    SLICE_X33Y88         FDCE                                         r  plain_text_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y88         FDCE (Prop_fdce_C_Q)         0.141     1.569 r  plain_text_reg_reg[6]/Q
                         net (fo=1, routed)           0.739     2.308    plain_text_OBUF[6]
    L13                  OBUF (Prop_obuf_I_O)         1.144     3.452 r  plain_text_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.452    plain_text[6]
    L13                                                               r  plain_text[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 plain_text_reg_reg[69]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            plain_text[69]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.068ns  (logic 1.283ns (62.015%)  route 0.786ns (37.985%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E15                  IBUF (Prop_ibuf_I_O)         0.193     0.193 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.834    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.860 r  clk_IBUF_BUFG_inst/O
                         net (fo=4887, routed)        0.562     1.421    clk_IBUF_BUFG
    SLICE_X59Y85         FDCE                                         r  plain_text_reg_reg[69]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y85         FDCE (Prop_fdce_C_Q)         0.141     1.562 r  plain_text_reg_reg[69]/Q
                         net (fo=1, routed)           0.786     2.348    plain_text_OBUF[69]
    M2                   OBUF (Prop_obuf_I_O)         1.142     3.489 r  plain_text_OBUF[69]_inst/O
                         net (fo=0)                   0.000     3.489    plain_text[69]
    M2                                                                r  plain_text[69] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 plain_text_reg_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            plain_text[17]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.091ns  (logic 1.292ns (61.782%)  route 0.799ns (38.218%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E15                  IBUF (Prop_ibuf_I_O)         0.193     0.193 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.834    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.860 r  clk_IBUF_BUFG_inst/O
                         net (fo=4887, routed)        0.571     1.430    clk_IBUF_BUFG
    SLICE_X33Y94         FDCE                                         r  plain_text_reg_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y94         FDCE (Prop_fdce_C_Q)         0.141     1.571 r  plain_text_reg_reg[17]/Q
                         net (fo=1, routed)           0.799     2.370    plain_text_OBUF[17]
    R11                  OBUF (Prop_obuf_I_O)         1.151     3.521 r  plain_text_OBUF[17]_inst/O
                         net (fo=0)                   0.000     3.521    plain_text[17]
    R11                                                               r  plain_text[17] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 plain_text_reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            plain_text[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.097ns  (logic 1.313ns (62.615%)  route 0.784ns (37.385%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E15                  IBUF (Prop_ibuf_I_O)         0.193     0.193 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.834    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.860 r  clk_IBUF_BUFG_inst/O
                         net (fo=4887, routed)        0.569     1.428    clk_IBUF_BUFG
    SLICE_X33Y88         FDCE                                         r  plain_text_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y88         FDCE (Prop_fdce_C_Q)         0.141     1.569 r  plain_text_reg_reg[7]/Q
                         net (fo=1, routed)           0.784     2.353    plain_text_OBUF[7]
    R13                  OBUF (Prop_obuf_I_O)         1.172     3.526 r  plain_text_OBUF[7]_inst/O
                         net (fo=0)                   0.000     3.526    plain_text[7]
    R13                                                               r  plain_text[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 plain_text_reg_reg[82]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            plain_text[82]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.114ns  (logic 1.330ns (62.877%)  route 0.785ns (37.123%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E15                  IBUF (Prop_ibuf_I_O)         0.193     0.193 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.834    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.860 r  clk_IBUF_BUFG_inst/O
                         net (fo=4887, routed)        0.561     1.420    clk_IBUF_BUFG
    SLICE_X62Y81         FDCE                                         r  plain_text_reg_reg[82]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y81         FDCE (Prop_fdce_C_Q)         0.148     1.568 r  plain_text_reg_reg[82]/Q
                         net (fo=1, routed)           0.785     2.353    plain_text_OBUF[82]
    K2                   OBUF (Prop_obuf_I_O)         1.182     3.535 r  plain_text_OBUF[82]_inst/O
                         net (fo=0)                   0.000     3.535    plain_text[82]
    K2                                                                r  plain_text[82] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 plain_text_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            plain_text[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.113ns  (logic 1.305ns (61.773%)  route 0.808ns (38.227%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E15                  IBUF (Prop_ibuf_I_O)         0.193     0.193 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.834    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.860 r  clk_IBUF_BUFG_inst/O
                         net (fo=4887, routed)        0.563     1.422    clk_IBUF_BUFG
    SLICE_X34Y81         FDCE                                         r  plain_text_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y81         FDCE (Prop_fdce_C_Q)         0.164     1.586 r  plain_text_reg_reg[0]/Q
                         net (fo=1, routed)           0.808     2.394    plain_text_OBUF[0]
    N17                  OBUF (Prop_obuf_I_O)         1.141     3.535 r  plain_text_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.535    plain_text[0]
    N17                                                               r  plain_text[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 plain_text_reg_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            plain_text[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.110ns  (logic 1.287ns (61.003%)  route 0.823ns (38.997%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E15                  IBUF (Prop_ibuf_I_O)         0.193     0.193 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.834    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.860 r  clk_IBUF_BUFG_inst/O
                         net (fo=4887, routed)        0.569     1.428    clk_IBUF_BUFG
    SLICE_X33Y88         FDCE                                         r  plain_text_reg_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y88         FDCE (Prop_fdce_C_Q)         0.141     1.569 r  plain_text_reg_reg[12]/Q
                         net (fo=1, routed)           0.823     2.392    plain_text_OBUF[12]
    L15                  OBUF (Prop_obuf_I_O)         1.146     3.538 r  plain_text_OBUF[12]_inst/O
                         net (fo=0)                   0.000     3.538    plain_text[12]
    L15                                                               r  plain_text[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 plain_text_reg_reg[61]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            plain_text[61]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.128ns  (logic 1.344ns (63.161%)  route 0.784ns (36.839%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E15                  IBUF (Prop_ibuf_I_O)         0.193     0.193 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.834    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.860 r  clk_IBUF_BUFG_inst/O
                         net (fo=4887, routed)        0.561     1.420    clk_IBUF_BUFG
    SLICE_X62Y81         FDCE                                         r  plain_text_reg_reg[61]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y81         FDCE (Prop_fdce_C_Q)         0.164     1.584 r  plain_text_reg_reg[61]/Q
                         net (fo=1, routed)           0.784     2.368    plain_text_OBUF[61]
    U3                   OBUF (Prop_obuf_I_O)         1.180     3.549 r  plain_text_OBUF[61]_inst/O
                         net (fo=0)                   0.000     3.549    plain_text[61]
    U3                                                                r  plain_text[61] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 plain_text_reg_reg[67]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            plain_text[67]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.146ns  (logic 1.275ns (59.424%)  route 0.871ns (40.576%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E15                  IBUF (Prop_ibuf_I_O)         0.193     0.193 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.834    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.860 r  clk_IBUF_BUFG_inst/O
                         net (fo=4887, routed)        0.559     1.418    clk_IBUF_BUFG
    SLICE_X69Y79         FDCE                                         r  plain_text_reg_reg[67]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y79         FDCE (Prop_fdce_C_Q)         0.141     1.559 r  plain_text_reg_reg[67]/Q
                         net (fo=1, routed)           0.871     2.430    plain_text_OBUF[67]
    L4                   OBUF (Prop_obuf_I_O)         1.134     3.564 r  plain_text_OBUF[67]_inst/O
                         net (fo=0)                   0.000     3.564    plain_text[67]
    L4                                                                r  plain_text[67] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 plain_text_reg_reg[54]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            plain_text[54]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.160ns  (logic 1.307ns (60.525%)  route 0.852ns (39.475%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E15                  IBUF (Prop_ibuf_I_O)         0.193     0.193 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.834    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.860 r  clk_IBUF_BUFG_inst/O
                         net (fo=4887, routed)        0.552     1.411    clk_IBUF_BUFG
    SLICE_X51Y75         FDCE                                         r  plain_text_reg_reg[54]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y75         FDCE (Prop_fdce_C_Q)         0.141     1.552 r  plain_text_reg_reg[54]/Q
                         net (fo=1, routed)           0.852     2.405    plain_text_OBUF[54]
    T5                   OBUF (Prop_obuf_I_O)         1.166     3.571 r  plain_text_OBUF[54]_inst/O
                         net (fo=0)                   0.000     3.571    plain_text[54]
    T5                                                                r  plain_text[54] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk

Max Delay          5219 Endpoints
Min Delay          5219 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            key_exp_inst/round_keys_reg[1][64]_bret/CE
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        17.265ns  (logic 1.122ns (6.500%)  route 16.143ns (93.500%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        4.341ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.341ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A16                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    A16                  IBUF (Prop_ibuf_I_O)         0.998     0.998 f  rst_IBUF_inst/O
                         net (fo=3491, routed)       13.515    14.513    key_exp_inst/rst_IBUF
    SLICE_X43Y58         LUT3 (Prop_lut3_I1_O)        0.124    14.637 r  key_exp_inst/round_keys[1][127]_i_1/O
                         net (fo=1068, routed)        2.628    17.265    key_exp_inst/round_keys[1][127]_i_1_n_0
    SLICE_X60Y58         FDCE                                         r  key_exp_inst/round_keys_reg[1][64]_bret/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E15                  IBUF (Prop_ibuf_I_O)         0.831     0.831 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     2.742    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     2.833 r  clk_IBUF_BUFG_inst/O
                         net (fo=4887, routed)        1.508     4.341    key_exp_inst/clk_IBUF_BUFG
    SLICE_X60Y58         FDCE                                         r  key_exp_inst/round_keys_reg[1][64]_bret/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            key_exp_inst/round_keys_reg[1][94]_bret/CE
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        17.265ns  (logic 1.122ns (6.500%)  route 16.143ns (93.500%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        4.341ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.341ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A16                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    A16                  IBUF (Prop_ibuf_I_O)         0.998     0.998 f  rst_IBUF_inst/O
                         net (fo=3491, routed)       13.515    14.513    key_exp_inst/rst_IBUF
    SLICE_X43Y58         LUT3 (Prop_lut3_I1_O)        0.124    14.637 r  key_exp_inst/round_keys[1][127]_i_1/O
                         net (fo=1068, routed)        2.628    17.265    key_exp_inst/round_keys[1][127]_i_1_n_0
    SLICE_X60Y58         FDCE                                         r  key_exp_inst/round_keys_reg[1][94]_bret/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E15                  IBUF (Prop_ibuf_I_O)         0.831     0.831 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     2.742    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     2.833 r  clk_IBUF_BUFG_inst/O
                         net (fo=4887, routed)        1.508     4.341    key_exp_inst/clk_IBUF_BUFG
    SLICE_X60Y58         FDCE                                         r  key_exp_inst/round_keys_reg[1][94]_bret/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            key_exp_inst/round_keys_reg[10][121]/CE
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        17.227ns  (logic 1.122ns (6.515%)  route 16.105ns (93.485%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        4.334ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.334ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A16                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    A16                  IBUF (Prop_ibuf_I_O)         0.998     0.998 f  rst_IBUF_inst/O
                         net (fo=3491, routed)       13.515    14.513    key_exp_inst/rst_IBUF
    SLICE_X43Y58         LUT3 (Prop_lut3_I1_O)        0.124    14.637 r  key_exp_inst/round_keys[1][127]_i_1/O
                         net (fo=1068, routed)        2.590    17.227    key_exp_inst/round_keys[1][127]_i_1_n_0
    SLICE_X59Y67         FDCE                                         r  key_exp_inst/round_keys_reg[10][121]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E15                  IBUF (Prop_ibuf_I_O)         0.831     0.831 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     2.742    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     2.833 r  clk_IBUF_BUFG_inst/O
                         net (fo=4887, routed)        1.501     4.334    key_exp_inst/clk_IBUF_BUFG
    SLICE_X59Y67         FDCE                                         r  key_exp_inst/round_keys_reg[10][121]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            key_exp_inst/round_keys_reg[10][125]/CE
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        17.227ns  (logic 1.122ns (6.515%)  route 16.105ns (93.485%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        4.334ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.334ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A16                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    A16                  IBUF (Prop_ibuf_I_O)         0.998     0.998 f  rst_IBUF_inst/O
                         net (fo=3491, routed)       13.515    14.513    key_exp_inst/rst_IBUF
    SLICE_X43Y58         LUT3 (Prop_lut3_I1_O)        0.124    14.637 r  key_exp_inst/round_keys[1][127]_i_1/O
                         net (fo=1068, routed)        2.590    17.227    key_exp_inst/round_keys[1][127]_i_1_n_0
    SLICE_X59Y67         FDCE                                         r  key_exp_inst/round_keys_reg[10][125]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E15                  IBUF (Prop_ibuf_I_O)         0.831     0.831 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     2.742    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     2.833 r  clk_IBUF_BUFG_inst/O
                         net (fo=4887, routed)        1.501     4.334    key_exp_inst/clk_IBUF_BUFG
    SLICE_X59Y67         FDCE                                         r  key_exp_inst/round_keys_reg[10][125]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            key_exp_inst/round_keys_reg[8][121]/CE
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        17.227ns  (logic 1.122ns (6.515%)  route 16.105ns (93.485%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        4.334ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.334ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A16                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    A16                  IBUF (Prop_ibuf_I_O)         0.998     0.998 f  rst_IBUF_inst/O
                         net (fo=3491, routed)       13.515    14.513    key_exp_inst/rst_IBUF
    SLICE_X43Y58         LUT3 (Prop_lut3_I1_O)        0.124    14.637 r  key_exp_inst/round_keys[1][127]_i_1/O
                         net (fo=1068, routed)        2.590    17.227    key_exp_inst/round_keys[1][127]_i_1_n_0
    SLICE_X59Y67         FDCE                                         r  key_exp_inst/round_keys_reg[8][121]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E15                  IBUF (Prop_ibuf_I_O)         0.831     0.831 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     2.742    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     2.833 r  clk_IBUF_BUFG_inst/O
                         net (fo=4887, routed)        1.501     4.334    key_exp_inst/clk_IBUF_BUFG
    SLICE_X59Y67         FDCE                                         r  key_exp_inst/round_keys_reg[8][121]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            key_exp_inst/round_keys_reg[10][64]_bret/CE
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        17.136ns  (logic 1.122ns (6.549%)  route 16.014ns (93.451%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        4.341ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.341ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A16                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    A16                  IBUF (Prop_ibuf_I_O)         0.998     0.998 f  rst_IBUF_inst/O
                         net (fo=3491, routed)       13.515    14.513    key_exp_inst/rst_IBUF
    SLICE_X43Y58         LUT3 (Prop_lut3_I1_O)        0.124    14.637 r  key_exp_inst/round_keys[1][127]_i_1/O
                         net (fo=1068, routed)        2.499    17.136    key_exp_inst/round_keys[1][127]_i_1_n_0
    SLICE_X58Y57         FDCE                                         r  key_exp_inst/round_keys_reg[10][64]_bret/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E15                  IBUF (Prop_ibuf_I_O)         0.831     0.831 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     2.742    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     2.833 r  clk_IBUF_BUFG_inst/O
                         net (fo=4887, routed)        1.508     4.341    key_exp_inst/clk_IBUF_BUFG
    SLICE_X58Y57         FDCE                                         r  key_exp_inst/round_keys_reg[10][64]_bret/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            key_exp_inst/round_keys_reg[4][65]_bret__1/CE
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        17.136ns  (logic 1.122ns (6.549%)  route 16.014ns (93.451%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        4.341ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.341ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A16                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    A16                  IBUF (Prop_ibuf_I_O)         0.998     0.998 f  rst_IBUF_inst/O
                         net (fo=3491, routed)       13.515    14.513    key_exp_inst/rst_IBUF
    SLICE_X43Y58         LUT3 (Prop_lut3_I1_O)        0.124    14.637 r  key_exp_inst/round_keys[1][127]_i_1/O
                         net (fo=1068, routed)        2.499    17.136    key_exp_inst/round_keys[1][127]_i_1_n_0
    SLICE_X58Y57         FDCE                                         r  key_exp_inst/round_keys_reg[4][65]_bret__1/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E15                  IBUF (Prop_ibuf_I_O)         0.831     0.831 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     2.742    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     2.833 r  clk_IBUF_BUFG_inst/O
                         net (fo=4887, routed)        1.508     4.341    key_exp_inst/clk_IBUF_BUFG
    SLICE_X58Y57         FDCE                                         r  key_exp_inst/round_keys_reg[4][65]_bret__1/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            key_exp_inst/round_keys_reg[4][95]_bret__1/CE
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        17.136ns  (logic 1.122ns (6.549%)  route 16.014ns (93.451%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        4.341ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.341ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A16                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    A16                  IBUF (Prop_ibuf_I_O)         0.998     0.998 f  rst_IBUF_inst/O
                         net (fo=3491, routed)       13.515    14.513    key_exp_inst/rst_IBUF
    SLICE_X43Y58         LUT3 (Prop_lut3_I1_O)        0.124    14.637 r  key_exp_inst/round_keys[1][127]_i_1/O
                         net (fo=1068, routed)        2.499    17.136    key_exp_inst/round_keys[1][127]_i_1_n_0
    SLICE_X58Y57         FDCE                                         r  key_exp_inst/round_keys_reg[4][95]_bret__1/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E15                  IBUF (Prop_ibuf_I_O)         0.831     0.831 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     2.742    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     2.833 r  clk_IBUF_BUFG_inst/O
                         net (fo=4887, routed)        1.508     4.341    key_exp_inst/clk_IBUF_BUFG
    SLICE_X58Y57         FDCE                                         r  key_exp_inst/round_keys_reg[4][95]_bret__1/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            key_exp_inst/round_keys_reg[6][64]_bret__1/CE
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        17.136ns  (logic 1.122ns (6.549%)  route 16.014ns (93.451%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        4.341ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.341ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A16                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    A16                  IBUF (Prop_ibuf_I_O)         0.998     0.998 f  rst_IBUF_inst/O
                         net (fo=3491, routed)       13.515    14.513    key_exp_inst/rst_IBUF
    SLICE_X43Y58         LUT3 (Prop_lut3_I1_O)        0.124    14.637 r  key_exp_inst/round_keys[1][127]_i_1/O
                         net (fo=1068, routed)        2.499    17.136    key_exp_inst/round_keys[1][127]_i_1_n_0
    SLICE_X58Y57         FDCE                                         r  key_exp_inst/round_keys_reg[6][64]_bret__1/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E15                  IBUF (Prop_ibuf_I_O)         0.831     0.831 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     2.742    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     2.833 r  clk_IBUF_BUFG_inst/O
                         net (fo=4887, routed)        1.508     4.341    key_exp_inst/clk_IBUF_BUFG
    SLICE_X58Y57         FDCE                                         r  key_exp_inst/round_keys_reg[6][64]_bret__1/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            key_exp_inst/round_keys_reg[6][65]_bret__1/CE
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        17.136ns  (logic 1.122ns (6.549%)  route 16.014ns (93.451%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        4.341ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.341ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A16                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    A16                  IBUF (Prop_ibuf_I_O)         0.998     0.998 f  rst_IBUF_inst/O
                         net (fo=3491, routed)       13.515    14.513    key_exp_inst/rst_IBUF
    SLICE_X43Y58         LUT3 (Prop_lut3_I1_O)        0.124    14.637 r  key_exp_inst/round_keys[1][127]_i_1/O
                         net (fo=1068, routed)        2.499    17.136    key_exp_inst/round_keys[1][127]_i_1_n_0
    SLICE_X58Y57         FDCE                                         r  key_exp_inst/round_keys_reg[6][65]_bret__1/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E15                  IBUF (Prop_ibuf_I_O)         0.831     0.831 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     2.742    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     2.833 r  clk_IBUF_BUFG_inst/O
                         net (fo=4887, routed)        1.508     4.341    key_exp_inst/clk_IBUF_BUFG
    SLICE_X58Y57         FDCE                                         r  key_exp_inst/round_keys_reg[6][65]_bret__1/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 key_in[23]
                            (input port)
  Destination:            full_key_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.031ns  (logic 0.191ns (18.526%)  route 0.840ns (81.474%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.932ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.932ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R15                                               0.000     0.000 r  key_in[23] (IN)
                         net (fo=0)                   0.000     0.000    key_in[23]
    R15                  IBUF (Prop_ibuf_I_O)         0.191     0.191 r  key_in_IBUF[23]_inst/O
                         net (fo=4, routed)           0.840     1.031    key_in_IBUF[23]
    SLICE_X36Y73         FDCE                                         r  full_key_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E15                  IBUF (Prop_ibuf_I_O)         0.382     0.382 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.077    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.106 r  clk_IBUF_BUFG_inst/O
                         net (fo=4887, routed)        0.826     1.932    clk_IBUF_BUFG
    SLICE_X36Y73         FDCE                                         r  full_key_reg[23]/C

Slack:                    inf
  Source:                 key_in[21]
                            (input port)
  Destination:            full_key_reg[117]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.037ns  (logic 0.213ns (20.556%)  route 0.824ns (79.444%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.936ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.936ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T15                                               0.000     0.000 r  key_in[21] (IN)
                         net (fo=0)                   0.000     0.000    key_in[21]
    T15                  IBUF (Prop_ibuf_I_O)         0.213     0.213 r  key_in_IBUF[21]_inst/O
                         net (fo=4, routed)           0.824     1.037    key_in_IBUF[21]
    SLICE_X35Y70         FDCE                                         r  full_key_reg[117]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E15                  IBUF (Prop_ibuf_I_O)         0.382     0.382 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.077    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.106 r  clk_IBUF_BUFG_inst/O
                         net (fo=4887, routed)        0.830     1.936    clk_IBUF_BUFG
    SLICE_X35Y70         FDCE                                         r  full_key_reg[117]/C

Slack:                    inf
  Source:                 key_in[14]
                            (input port)
  Destination:            full_key_reg[110]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.039ns  (logic 0.214ns (20.614%)  route 0.825ns (79.386%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.944ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.944ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U16                                               0.000     0.000 r  key_in[14] (IN)
                         net (fo=0)                   0.000     0.000    key_in[14]
    U16                  IBUF (Prop_ibuf_I_O)         0.214     0.214 r  key_in_IBUF[14]_inst/O
                         net (fo=4, routed)           0.825     1.039    key_in_IBUF[14]
    SLICE_X32Y62         FDCE                                         r  full_key_reg[110]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E15                  IBUF (Prop_ibuf_I_O)         0.382     0.382 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.077    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.106 r  clk_IBUF_BUFG_inst/O
                         net (fo=4887, routed)        0.838     1.944    clk_IBUF_BUFG
    SLICE_X32Y62         FDCE                                         r  full_key_reg[110]/C

Slack:                    inf
  Source:                 key_in[24]
                            (input port)
  Destination:            full_key_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.051ns  (logic 0.193ns (18.318%)  route 0.859ns (81.682%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.932ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.932ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  key_in[24] (IN)
                         net (fo=0)                   0.000     0.000    key_in[24]
    P15                  IBUF (Prop_ibuf_I_O)         0.193     0.193 r  key_in_IBUF[24]_inst/O
                         net (fo=4, routed)           0.859     1.051    key_in_IBUF[24]
    SLICE_X36Y73         FDCE                                         r  full_key_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E15                  IBUF (Prop_ibuf_I_O)         0.382     0.382 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.077    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.106 r  clk_IBUF_BUFG_inst/O
                         net (fo=4887, routed)        0.826     1.932    clk_IBUF_BUFG
    SLICE_X36Y73         FDCE                                         r  full_key_reg[24]/C

Slack:                    inf
  Source:                 key_in[20]
                            (input port)
  Destination:            full_key_reg[116]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.061ns  (logic 0.196ns (18.467%)  route 0.865ns (81.533%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.936ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.936ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R16                                               0.000     0.000 r  key_in[20] (IN)
                         net (fo=0)                   0.000     0.000    key_in[20]
    R16                  IBUF (Prop_ibuf_I_O)         0.196     0.196 r  key_in_IBUF[20]_inst/O
                         net (fo=4, routed)           0.865     1.061    key_in_IBUF[20]
    SLICE_X35Y70         FDCE                                         r  full_key_reg[116]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E15                  IBUF (Prop_ibuf_I_O)         0.382     0.382 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.077    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.106 r  clk_IBUF_BUFG_inst/O
                         net (fo=4887, routed)        0.830     1.936    clk_IBUF_BUFG
    SLICE_X35Y70         FDCE                                         r  full_key_reg[116]/C

Slack:                    inf
  Source:                 key_in[7]
                            (input port)
  Destination:            full_key_reg[103]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.063ns  (logic 0.228ns (21.415%)  route 0.835ns (78.585%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.947ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.947ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V11                                               0.000     0.000 r  key_in[7] (IN)
                         net (fo=0)                   0.000     0.000    key_in[7]
    V11                  IBUF (Prop_ibuf_I_O)         0.228     0.228 r  key_in_IBUF[7]_inst/O
                         net (fo=4, routed)           0.835     1.063    key_in_IBUF[7]
    SLICE_X34Y54         FDCE                                         r  full_key_reg[103]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E15                  IBUF (Prop_ibuf_I_O)         0.382     0.382 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.077    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.106 r  clk_IBUF_BUFG_inst/O
                         net (fo=4887, routed)        0.841     1.947    clk_IBUF_BUFG
    SLICE_X34Y54         FDCE                                         r  full_key_reg[103]/C

Slack:                    inf
  Source:                 key_in[13]
                            (input port)
  Destination:            full_key_reg[45]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.085ns  (logic 0.211ns (19.423%)  route 0.874ns (80.577%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.948ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  key_in[13] (IN)
                         net (fo=0)                   0.000     0.000    key_in[13]
    V17                  IBUF (Prop_ibuf_I_O)         0.211     0.211 r  key_in_IBUF[13]_inst/O
                         net (fo=4, routed)           0.874     1.085    key_in_IBUF[13]
    SLICE_X33Y56         FDCE                                         r  full_key_reg[45]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E15                  IBUF (Prop_ibuf_I_O)         0.382     0.382 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.077    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.106 r  clk_IBUF_BUFG_inst/O
                         net (fo=4887, routed)        0.842     1.948    clk_IBUF_BUFG
    SLICE_X33Y56         FDCE                                         r  full_key_reg[45]/C

Slack:                    inf
  Source:                 key_in[18]
                            (input port)
  Destination:            full_key_reg[114]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.093ns  (logic 0.211ns (19.263%)  route 0.883ns (80.737%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.936ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.936ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V15                                               0.000     0.000 r  key_in[18] (IN)
                         net (fo=0)                   0.000     0.000    key_in[18]
    V15                  IBUF (Prop_ibuf_I_O)         0.211     0.211 r  key_in_IBUF[18]_inst/O
                         net (fo=4, routed)           0.883     1.093    key_in_IBUF[18]
    SLICE_X35Y70         FDCE                                         r  full_key_reg[114]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E15                  IBUF (Prop_ibuf_I_O)         0.382     0.382 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.077    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.106 r  clk_IBUF_BUFG_inst/O
                         net (fo=4887, routed)        0.830     1.936    clk_IBUF_BUFG
    SLICE_X35Y70         FDCE                                         r  full_key_reg[114]/C

Slack:                    inf
  Source:                 key_in[16]
                            (input port)
  Destination:            full_key_reg[48]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.095ns  (logic 0.214ns (19.521%)  route 0.882ns (80.479%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.944ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.944ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U17                                               0.000     0.000 r  key_in[16] (IN)
                         net (fo=0)                   0.000     0.000    key_in[16]
    U17                  IBUF (Prop_ibuf_I_O)         0.214     0.214 r  key_in_IBUF[16]_inst/O
                         net (fo=4, routed)           0.882     1.095    key_in_IBUF[16]
    SLICE_X33Y62         FDCE                                         r  full_key_reg[48]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E15                  IBUF (Prop_ibuf_I_O)         0.382     0.382 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.077    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.106 r  clk_IBUF_BUFG_inst/O
                         net (fo=4887, routed)        0.838     1.944    clk_IBUF_BUFG
    SLICE_X33Y62         FDCE                                         r  full_key_reg[48]/C

Slack:                    inf
  Source:                 key_in[17]
                            (input port)
  Destination:            full_key_reg[81]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.096ns  (logic 0.207ns (18.837%)  route 0.890ns (81.163%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.942ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.942ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  key_in[17] (IN)
                         net (fo=0)                   0.000     0.000    key_in[17]
    V16                  IBUF (Prop_ibuf_I_O)         0.207     0.207 r  key_in_IBUF[17]_inst/O
                         net (fo=4, routed)           0.890     1.096    key_in_IBUF[17]
    SLICE_X38Y62         FDCE                                         r  full_key_reg[81]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E15                  IBUF (Prop_ibuf_I_O)         0.382     0.382 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.077    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.106 r  clk_IBUF_BUFG_inst/O
                         net (fo=4887, routed)        0.836     1.942    clk_IBUF_BUFG
    SLICE_X38Y62         FDCE                                         r  full_key_reg[81]/C





