Assembler report for top_LevinsonDurbinTest
Wed May 27 20:58:26 2015
Quartus II 64-Bit Version 14.1.0 Build 186 12/03/2014 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Assembler Summary
  3. Assembler Settings
  4. Assembler Encrypted IP Cores Summary
  5. Assembler Generated Files
  6. Assembler Device Options: C:/Users/Eric/Documents/Altera/Verilog_stuff/LPC_FPGA/LevinsonDurbinTest/output_files/top_LevinsonDurbinTest.sof
  7. Assembler Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2014 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus II License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+---------------------------------------------------------------+
; Assembler Summary                                             ;
+-----------------------+---------------------------------------+
; Assembler Status      ; Successful - Wed May 27 20:58:26 2015 ;
; Revision Name         ; top_LevinsonDurbinTest                ;
; Top-level Entity Name ; top_LevinsonDurbinTest                ;
; Family                ; Cyclone V                             ;
; Device                ; 5CEFA2F23C8                           ;
+-----------------------+---------------------------------------+


+----------------------------------+
; Assembler Settings               ;
+--------+---------+---------------+
; Option ; Setting ; Default Value ;
+--------+---------+---------------+


+------------------------------------------------+
; Assembler Encrypted IP Cores Summary           ;
+--------+------------------------+--------------+
; Vendor ; IP Core Name           ; License Type ;
+--------+------------------------+--------------+
; Altera ; Signal Tap (6AF7 BCE1) ; Licensed     ;
+--------+------------------------+--------------+


+------------------------------------------------------------------------------------------------------------------+
; Assembler Generated Files                                                                                        ;
+------------------------------------------------------------------------------------------------------------------+
; File Name                                                                                                        ;
+------------------------------------------------------------------------------------------------------------------+
; C:/Users/Eric/Documents/Altera/Verilog_stuff/LPC_FPGA/LevinsonDurbinTest/output_files/top_LevinsonDurbinTest.sof ;
+------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Assembler Device Options: C:/Users/Eric/Documents/Altera/Verilog_stuff/LPC_FPGA/LevinsonDurbinTest/output_files/top_LevinsonDurbinTest.sof ;
+----------------+---------------------------------------------------------------------------------------------------------------------------+
; Option         ; Setting                                                                                                                   ;
+----------------+---------------------------------------------------------------------------------------------------------------------------+
; Device         ; 5CEFA2F23C8                                                                                                               ;
; JTAG usercode  ; 0x0109F1B4                                                                                                                ;
; Checksum       ; 0x0109F1B4                                                                                                                ;
+----------------+---------------------------------------------------------------------------------------------------------------------------+


+--------------------+
; Assembler Messages ;
+--------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Assembler
    Info: Version 14.1.0 Build 186 12/03/2014 SJ Web Edition
    Info: Processing started: Wed May 27 20:58:13 2015
Info: Command: quartus_asm --read_settings_files=off --write_settings_files=off LevinsonDurbinTest -c top_LevinsonDurbinTest
Info (115030): Assembler is generating device programming files
Info: Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings
    Info: Peak virtual memory: 755 megabytes
    Info: Processing ended: Wed May 27 20:58:27 2015
    Info: Elapsed time: 00:00:14
    Info: Total CPU time (on all processors): 00:00:14


