

================================================================
== Vitis HLS Report for 'precompute_conv12_halo'
================================================================
* Date:           Tue Oct 28 14:00:55 2025

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        srcnn_hls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.016 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+------------+-----------+------------+---------+------------+---------+
    |   Latency (cycles)   |   Latency (absolute)   |       Interval       | Pipeline|
    |   min   |     max    |    min    |     max    |   min   |     max    |   Type  |
    +---------+------------+-----------+------------+---------+------------+---------+
    |  1214479|  3258727903|  12.145 ms|  32.587 sec|  1214479|  3258727903|       no|
    +---------+------------+-----------+------------+---------+------------+---------+

    + Detail: 
        * Instance: 
        +----------------------------------------------------------------------------+-----------------------------------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |                                                                            |                                                                 |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |                                  Instance                                  |                              Module                             |   min   |   max   |    min   |    max   | min | max |   Type  |
        +----------------------------------------------------------------------------+-----------------------------------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |grp_precompute_conv12_halo_Pipeline_VITIS_LOOP_75_2_VITIS_LOOP_78_3_fu_242  |precompute_conv12_halo_Pipeline_VITIS_LOOP_75_2_VITIS_LOOP_78_3  |      493|      493|  4.930 us|  4.930 us|  493|  493|       no|
        |grp_conv2_single_from_c1_fu_259                                             |conv2_single_from_c1                                             |      522|      522|  5.220 us|  5.220 us|  522|  522|       no|
        +----------------------------------------------------------------------------+-----------------------------------------------------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        +-------------------------------------+---------+------------+----------+-----------+-----------+------------+----------+
        |                                     |   Latency (cycles)   | Iteration|  Initiation Interval  |    Trip    |          |
        |              Loop Name              |   min   |     max    |  Latency |  achieved |   target  |    Count   | Pipelined|
        +-------------------------------------+---------+------------+----------+-----------+-----------+------------+----------+
        |- VITIS_LOOP_141_1_VITIS_LOOP_143_2  |  1214475|  3258727899|     48579|          -|          -|  25 ~ 67081|        no|
        | + VITIS_LOOP_73_1                   |    31808|       31808|       497|          -|          -|          64|        no|
        | + VITIS_LOOP_151_3                  |    16768|       16768|       524|          -|          -|          32|        no|
        +-------------------------------------+---------+------------+----------+-----------+-----------+------------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     1|       -|       -|    -|
|Expression       |        -|     -|       0|     823|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     1|    2424|    1287|    -|
|Memory           |        1|     -|       0|       0|    0|
|Multiplexer      |        -|     -|       -|     222|    -|
|Register         |        -|     -|     299|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        1|     2|    2723|    2332|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      288|  1248|  234240|  117120|   64|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |       ~0|    ~0|       1|       1|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +----------------------------------------------------------------------------+-----------------------------------------------------------------+---------+----+------+-----+-----+
    |                                  Instance                                  |                              Module                             | BRAM_18K| DSP|  FF  | LUT | URAM|
    +----------------------------------------------------------------------------+-----------------------------------------------------------------+---------+----+------+-----+-----+
    |grp_conv2_single_from_c1_fu_259                                             |conv2_single_from_c1                                             |        0|   0|  2260|  742|    0|
    |grp_precompute_conv12_halo_Pipeline_VITIS_LOOP_75_2_VITIS_LOOP_78_3_fu_242  |precompute_conv12_halo_Pipeline_VITIS_LOOP_75_2_VITIS_LOOP_78_3  |        0|   1|   164|  545|    0|
    +----------------------------------------------------------------------------+-----------------------------------------------------------------+---------+----+------+-----+-----+
    |Total                                                                       |                                                                 |        0|   1|  2424| 1287|    0|
    +----------------------------------------------------------------------------+-----------------------------------------------------------------+---------+----+------+-----+-----+

    * DSP: 
    +-----------------------------------+------------------------------+----------------+
    |              Instance             |            Module            |   Expression   |
    +-----------------------------------+------------------------------+----------------+
    |am_addmul_8ns_3ns_9ns_18_4_1_U177  |am_addmul_8ns_3ns_9ns_18_4_1  |  (i0 + i1) * i2|
    +-----------------------------------+------------------------------+----------------+

    * Memory: 
    +----------+---------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |  Memory  |                    Module                   | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +----------+---------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |c1_vec_U  |precompute_conv12_halo_c1_vec_RAM_AUTO_1R1W  |        1|  0|   0|    0|    64|   32|     1|         2048|
    +----------+---------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total     |                                             |        1|  0|   0|    0|    64|   32|     1|         2048|
    +----------+---------------------------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------+----------+----+---+----+------------+------------+
    |       Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------+----------+----+---+----+------------+------------+
    |add_ln141_1_fu_278_p2     |         +|   0|  0|  16|           9|           3|
    |add_ln141_3_fu_532_p2     |         +|   0|  0|  17|          10|           4|
    |add_ln141_4_fu_420_p2     |         +|   0|  0|  24|          17|           1|
    |add_ln141_fu_429_p2       |         +|   0|  0|  16|           9|           1|
    |add_ln142_1_fu_363_p2     |         +|   0|  0|  18|          11|          11|
    |add_ln142_2_fu_468_p2     |         +|   0|  0|  18|          11|          11|
    |add_ln142_fu_325_p2       |         +|   0|  0|  16|           9|           3|
    |add_ln143_fu_831_p2       |         +|   0|  0|  16|           9|           1|
    |add_ln144_1_fu_546_p2     |         +|   0|  0|  17|          10|          10|
    |add_ln144_fu_335_p2       |         +|   0|  0|  16|           9|           3|
    |add_ln151_fu_820_p2       |         +|   0|  0|  13|           6|           1|
    |add_ln152_1_fu_769_p2     |         +|   0|  0|  17|          13|          13|
    |add_ln152_2_fu_798_p2     |         +|   0|  0|  18|          18|          18|
    |add_ln152_3_fu_804_p2     |         +|   0|  0|  18|          18|          18|
    |add_ln152_fu_763_p2       |         +|   0|  0|  17|          13|          13|
    |add_ln26_1_fu_571_p2      |         +|   0|  0|  18|          10|          10|
    |add_ln26_4_fu_382_p2      |         +|   0|  0|  18|          10|           3|
    |add_ln26_5_fu_565_p2      |         +|   0|  0|  18|          10|           3|
    |add_ln26_6_fu_487_p2      |         +|   0|  0|  18|          10|           3|
    |add_ln26_7_fu_493_p2      |         +|   0|  0|  18|          10|          10|
    |add_ln26_fu_388_p2        |         +|   0|  0|  18|          10|          10|
    |add_ln73_fu_612_p2        |         +|   0|  0|  14|           7|           1|
    |add_ln82_fu_639_p2        |         +|   0|  0|  18|          11|          11|
    |sub_ln77_fu_319_p2        |         -|   0|  0|  14|           3|           7|
    |and_ln18_fu_724_p2        |       and|   0|  0|   2|           1|           1|
    |and_ln25_fu_684_p2        |       and|   0|  0|   2|           1|           1|
    |icmp_ln141_fu_415_p2      |      icmp|   0|  0|  25|          18|          18|
    |icmp_ln143_fu_435_p2      |      icmp|   0|  0|  16|           9|           9|
    |icmp_ln151_fu_814_p2      |      icmp|   0|  0|  14|           6|           7|
    |icmp_ln18_fu_690_p2       |      icmp|   0|  0|  15|           8|           2|
    |icmp_ln25_1_fu_678_p2     |      icmp|   0|  0|  30|          23|           1|
    |icmp_ln25_fu_672_p2       |      icmp|   0|  0|  15|           8|           1|
    |icmp_ln26_1_fu_376_p2     |      icmp|   0|  0|  18|          11|           8|
    |icmp_ln26_3_fu_559_p2     |      icmp|   0|  0|  17|          10|           8|
    |icmp_ln26_fu_481_p2       |      icmp|   0|  0|  18|          11|           8|
    |icmp_ln73_fu_606_p2       |      icmp|   0|  0|  15|           7|           8|
    |ymaggreater_fu_702_p2     |      icmp|   0|  0|  39|          32|           1|
    |or_ln26_1_fu_592_p2       |        or|   0|  0|   2|           1|           1|
    |or_ln26_3_fu_506_p2       |        or|   0|  0|   2|           1|           1|
    |or_ln26_fu_401_p2         |        or|   0|  0|   2|           1|           1|
    |c1_vec_d0                 |    select|   0|  0|  32|           1|           1|
    |gxc_fu_598_p3             |    select|   0|  0|  10|           1|          10|
    |gyc_fu_407_p3             |    select|   0|  0|  10|           1|          10|
    |res_fu_708_p3             |    select|   0|  0|  32|           1|          32|
    |select_ln141_1_fu_448_p3  |    select|   0|  0|   9|           1|           9|
    |select_ln141_2_fu_520_p3  |    select|   0|  0|  10|           1|          10|
    |select_ln141_fu_440_p3    |    select|   0|  0|   9|           1|           1|
    |select_ln25_fu_716_p3     |    select|   0|  0|  32|           1|          32|
    |select_ln26_5_fu_512_p3   |    select|   0|  0|  10|           1|          10|
    |select_ln26_7_fu_498_p3   |    select|   0|  0|   8|           1|           1|
    |select_ln26_8_fu_584_p3   |    select|   0|  0|   8|           1|           1|
    |select_ln26_fu_393_p3     |    select|   0|  0|   8|           1|           1|
    |xor_ln18_fu_696_p2        |       xor|   0|  0|   2|           1|           2|
    +--------------------------+----------+----+---+----+------------+------------+
    |Total                     |          |   0|  0| 823|         414|         365|
    +--------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +------------------------+----+-----------+-----+-----------+
    |          Name          | LUT| Input Size| Bits| Total Bits|
    +------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm               |  65|         12|    1|         12|
    |c1_reg_219              |   9|          2|    7|         14|
    |c1_vec_address0         |  14|          3|    6|         18|
    |c1_vec_ce0              |  14|          3|    1|          3|
    |grp_fu_1021_ce          |  14|          3|    1|          3|
    |grp_fu_1021_p0          |  14|          3|   32|         96|
    |grp_fu_1021_p1          |  14|          3|   32|         96|
    |grp_fu_1025_ce          |  14|          3|    1|          3|
    |grp_fu_1025_p0          |  14|          3|   32|         96|
    |grp_fu_1025_p1          |  14|          3|   32|         96|
    |indvar_flatten6_fu_146  |   9|          2|   17|         34|
    |n2_reg_231              |   9|          2|    6|         12|
    |xi_fu_138               |   9|          2|    9|         18|
    |yi_fu_142               |   9|          2|    9|         18|
    +------------------------+----+-----------+-----+-----------+
    |Total                   | 222|         46|  186|        519|
    +------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------------------------------------------------------------+----+----+-----+-----------+
    |                                           Name                                          | FF | LUT| Bits| Const Bits|
    +-----------------------------------------------------------------------------------------+----+----+-----+-----------+
    |add_ln141_1_reg_884                                                                      |   9|   0|    9|          0|
    |add_ln141_3_reg_959                                                                      |  10|   0|   10|          0|
    |add_ln141_4_reg_934                                                                      |  17|   0|   17|          0|
    |add_ln151_reg_1011                                                                       |   6|   0|    6|          0|
    |add_ln73_reg_978                                                                         |   7|   0|    7|          0|
    |add_ln82_reg_993                                                                         |  11|   0|   11|          0|
    |ap_CS_fsm                                                                                |  11|   0|   11|          0|
    |bound4_reg_926                                                                           |  18|   0|   18|          0|
    |c1_reg_219                                                                               |   7|   0|    7|          0|
    |conv2_buf_addr_reg_1003                                                                  |  18|   0|   18|          0|
    |grp_conv2_single_from_c1_fu_259_ap_start_reg                                             |   1|   0|    1|          0|
    |grp_precompute_conv12_halo_Pipeline_VITIS_LOOP_75_2_VITIS_LOOP_78_3_fu_242_ap_start_reg  |   1|   0|    1|          0|
    |gxc_reg_969                                                                              |  10|   0|   10|          0|
    |h0_cast2_reg_904                                                                         |   9|   0|   10|          1|
    |indvar_flatten6_fu_146                                                                   |  17|   0|   17|          0|
    |n2_reg_231                                                                               |   6|   0|    6|          0|
    |select_ln141_1_reg_944                                                                   |   9|   0|    9|          0|
    |select_ln141_reg_939                                                                     |   9|   0|    9|          0|
    |sext_ln142_reg_915                                                                       |  11|   0|   11|          0|
    |sext_ln144_reg_921                                                                       |  10|   0|   10|          0|
    |sub_ln77_reg_910                                                                         |   7|   0|    7|          0|
    |trunc_ln141_reg_954                                                                      |   7|   0|    7|          0|
    |trunc_ln153_reg_1016                                                                     |   5|   0|    5|          0|
    |v_reg_998                                                                                |  32|   0|   32|          0|
    |w0_cast4_reg_899                                                                         |   8|   0|   10|          2|
    |xi_fu_138                                                                                |   9|   0|    9|          0|
    |yi_fu_142                                                                                |   9|   0|    9|          0|
    |zext_ln141_3_reg_949                                                                     |   9|   0|   13|          4|
    |zext_ln143_reg_964                                                                       |   9|   0|   18|          9|
    |zext_ln73_reg_983                                                                        |   7|   0|   64|         57|
    +-----------------------------------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                                                    | 299|   0|  372|         73|
    +-----------------------------------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------+-----+-----+------------+------------------------+--------------+
|        RTL Ports       | Dir | Bits|  Protocol  |      Source Object     |    C Type    |
+------------------------+-----+-----+------------+------------------------+--------------+
|ap_clk                  |   in|    1|  ap_ctrl_hs|  precompute_conv12_halo|  return value|
|ap_rst                  |   in|    1|  ap_ctrl_hs|  precompute_conv12_halo|  return value|
|ap_start                |   in|    1|  ap_ctrl_hs|  precompute_conv12_halo|  return value|
|ap_done                 |  out|    1|  ap_ctrl_hs|  precompute_conv12_halo|  return value|
|ap_idle                 |  out|    1|  ap_ctrl_hs|  precompute_conv12_halo|  return value|
|ap_ready                |  out|    1|  ap_ctrl_hs|  precompute_conv12_halo|  return value|
|grp_fu_293_p_din0       |  out|   32|  ap_ctrl_hs|  precompute_conv12_halo|  return value|
|grp_fu_293_p_din1       |  out|   32|  ap_ctrl_hs|  precompute_conv12_halo|  return value|
|grp_fu_293_p_opcode     |  out|    2|  ap_ctrl_hs|  precompute_conv12_halo|  return value|
|grp_fu_293_p_dout0      |   in|   32|  ap_ctrl_hs|  precompute_conv12_halo|  return value|
|grp_fu_293_p_ce         |  out|    1|  ap_ctrl_hs|  precompute_conv12_halo|  return value|
|grp_fu_297_p_din0       |  out|   32|  ap_ctrl_hs|  precompute_conv12_halo|  return value|
|grp_fu_297_p_din1       |  out|   32|  ap_ctrl_hs|  precompute_conv12_halo|  return value|
|grp_fu_297_p_dout0      |   in|   32|  ap_ctrl_hs|  precompute_conv12_halo|  return value|
|grp_fu_297_p_ce         |  out|    1|  ap_ctrl_hs|  precompute_conv12_halo|  return value|
|patch_address0          |  out|   13|   ap_memory|                   patch|         array|
|patch_ce0               |  out|    1|   ap_memory|                   patch|         array|
|patch_q0                |   in|   32|   ap_memory|                   patch|         array|
|h0                      |   in|    9|     ap_none|                      h0|        scalar|
|w0                      |   in|    8|     ap_none|                      w0|        scalar|
|th_eff                  |   in|    8|     ap_none|                  th_eff|        scalar|
|tw_eff                  |   in|    8|     ap_none|                  tw_eff|        scalar|
|conv1_weights_address0  |  out|   13|   ap_memory|           conv1_weights|         array|
|conv1_weights_ce0       |  out|    1|   ap_memory|           conv1_weights|         array|
|conv1_weights_q0        |   in|   32|   ap_memory|           conv1_weights|         array|
|conv1_biases_address0   |  out|    6|   ap_memory|            conv1_biases|         array|
|conv1_biases_ce0        |  out|    1|   ap_memory|            conv1_biases|         array|
|conv1_biases_q0         |   in|   32|   ap_memory|            conv1_biases|         array|
|conv2_weights_address0  |  out|   11|   ap_memory|           conv2_weights|         array|
|conv2_weights_ce0       |  out|    1|   ap_memory|           conv2_weights|         array|
|conv2_weights_q0        |   in|   32|   ap_memory|           conv2_weights|         array|
|conv2_biases_address0   |  out|    5|   ap_memory|            conv2_biases|         array|
|conv2_biases_ce0        |  out|    1|   ap_memory|            conv2_biases|         array|
|conv2_biases_q0         |   in|   32|   ap_memory|            conv2_biases|         array|
|conv2_buf_address0      |  out|   18|   ap_memory|               conv2_buf|         array|
|conv2_buf_ce0           |  out|    1|   ap_memory|               conv2_buf|         array|
|conv2_buf_we0           |  out|    1|   ap_memory|               conv2_buf|         array|
|conv2_buf_d0            |  out|   32|   ap_memory|               conv2_buf|         array|
+------------------------+-----+-----+------------+------------------------+--------------+

