{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1761034774802 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1761034774803 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "4bit-Adder 5CEBA4F23C7 " "Selected device 5CEBA4F23C7 for design \"4bit-Adder\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1761034774808 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1761034774838 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1761034774839 ""}
{ "Info" "IFITCC_FITCC_INFO_STANDARD_FIT_COMPILATION_ON" "" "Fitter is performing a Standard Fit compilation using maximum Fitter effort to optimize design performance" {  } {  } 0 171004 "Fitter is performing a Standard Fit compilation using maximum Fitter effort to optimize design performance" 0 0 "Fitter" 0 -1 1761034775056 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1761034775116 ""}
{ "Critical Warning" "WFSAC_FSAC_INITDONE_DISABLE_IN_AS" "" "Active serial configuration mode is selected with the INIT_DONE pin disabled. Depending on the configuration setup and board design, the INIT_DONE pin may need to be enabled in the design. For more information, refer to the Intel FPGA Knowledge Database solution number rd05092012_239" {  } {  } 1 11114 "Active serial configuration mode is selected with the INIT_DONE pin disabled. Depending on the configuration setup and board design, the INIT_DONE pin may need to be enabled in the design. For more information, refer to the Intel FPGA Knowledge Database solution number rd05092012_239" 0 0 "Fitter" 0 -1 1761034775230 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1761034775232 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1761034777682 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:00 " "Fitter periphery placement operations ending: elapsed time is 00:00:00" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1761034777777 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1761034777788 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1761034777788 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1761034777789 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1761034777790 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1761034777790 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1761034777790 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1761034777790 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1761034777790 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1761034777790 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:02 " "Fitter preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1761034777874 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "4bit-Adder.sdc " "Synopsys Design Constraints File file not found: '4bit-Adder.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1761034780142 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1761034780143 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Fitter" 0 -1 1761034780143 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Fitter" 0 -1 1761034780144 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1761034780145 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1761034780145 ""}
{ "Info" "ISTA_DEFAULT_TDC_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" { { "Info" "ISTA_ASSUMED_DEFAULT_TDC_REQUIREMENT" "" "Assuming a default timing requirement" {  } {  } 0 332127 "Assuming a default timing requirement" 0 0 "Design Software" 0 -1 1761034780145 ""}  } {  } 0 332128 "Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" 0 0 "Fitter" 0 -1 1761034780145 ""}
{ "Info" "ISTA_NO_CLOCKS_TO_REPORT" "" "No clocks to report" {  } {  } 0 332159 "No clocks to report" 0 0 "Fitter" 0 -1 1761034780146 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Fitter" 0 -1 1761034780146 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1761034780151 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1761034780285 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:07 " "Fitter placement preparation operations ending: elapsed time is 00:00:07" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1761034786777 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1761034792131 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1761034792234 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1761034792234 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1761034793560 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X0_Y23 X10_Y33 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y23 to location X10_Y33" {  } { { "loc" "" { Generic "E:/Digital Design and Computer Architecture/Digital-Logic-in-SystemVerilog/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y23 to location X10_Y33"} { { 12 { 0 ""} 0 23 11 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1761034794714 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1761034794714 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1761034794800 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.44 " "Total time spent on timing analysis during the Fitter is 0.44 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1761034797834 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1761034797853 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1761034798429 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1761034798429 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1761034798960 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:04 " "Fitter post-fit operations ending: elapsed time is 00:00:04" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1761034801459 ""}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "98 " "Following 98 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "CLOCK4_50 a permanently disabled " "Pin CLOCK4_50 has a permanently disabled output enable" {  } { { "c:/intelfpga_standard/24.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_standard/24.1std/quartus/bin64/pin_planner.ppl" { CLOCK4_50 } } } { "c:/intelfpga_standard/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_standard/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLOCK4_50" } } } } { "DE0_CV_golden_top.v" "" { Text "E:/Digital Design and Computer Architecture/Digital-Logic-in-SystemVerilog/DE0_CV_golden_top.v" 68 0 0 } } { "temporary_test_loc" "" { Generic "E:/Digital Design and Computer Architecture/Digital-Logic-in-SystemVerilog/" { { 0 { 0 ""} 0 208 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1761034801607 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[0\] a permanently disabled " "Pin DRAM_DQ\[0\] has a permanently disabled output enable" {  } { { "c:/intelfpga_standard/24.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_standard/24.1std/quartus/bin64/pin_planner.ppl" { DRAM_DQ[0] } } } { "c:/intelfpga_standard/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_standard/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[0\]" } } } } { "DE0_CV_golden_top.v" "" { Text "E:/Digital Design and Computer Architecture/Digital-Logic-in-SystemVerilog/DE0_CV_golden_top.v" 82 0 0 } } { "temporary_test_loc" "" { Generic "E:/Digital Design and Computer Architecture/Digital-Logic-in-SystemVerilog/" { { 0 { 0 ""} 0 36 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1761034801607 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[1\] a permanently disabled " "Pin DRAM_DQ\[1\] has a permanently disabled output enable" {  } { { "c:/intelfpga_standard/24.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_standard/24.1std/quartus/bin64/pin_planner.ppl" { DRAM_DQ[1] } } } { "c:/intelfpga_standard/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_standard/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[1\]" } } } } { "DE0_CV_golden_top.v" "" { Text "E:/Digital Design and Computer Architecture/Digital-Logic-in-SystemVerilog/DE0_CV_golden_top.v" 82 0 0 } } { "temporary_test_loc" "" { Generic "E:/Digital Design and Computer Architecture/Digital-Logic-in-SystemVerilog/" { { 0 { 0 ""} 0 37 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1761034801607 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[2\] a permanently disabled " "Pin DRAM_DQ\[2\] has a permanently disabled output enable" {  } { { "c:/intelfpga_standard/24.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_standard/24.1std/quartus/bin64/pin_planner.ppl" { DRAM_DQ[2] } } } { "c:/intelfpga_standard/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_standard/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[2\]" } } } } { "DE0_CV_golden_top.v" "" { Text "E:/Digital Design and Computer Architecture/Digital-Logic-in-SystemVerilog/DE0_CV_golden_top.v" 82 0 0 } } { "temporary_test_loc" "" { Generic "E:/Digital Design and Computer Architecture/Digital-Logic-in-SystemVerilog/" { { 0 { 0 ""} 0 38 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1761034801607 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[3\] a permanently disabled " "Pin DRAM_DQ\[3\] has a permanently disabled output enable" {  } { { "c:/intelfpga_standard/24.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_standard/24.1std/quartus/bin64/pin_planner.ppl" { DRAM_DQ[3] } } } { "c:/intelfpga_standard/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_standard/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[3\]" } } } } { "DE0_CV_golden_top.v" "" { Text "E:/Digital Design and Computer Architecture/Digital-Logic-in-SystemVerilog/DE0_CV_golden_top.v" 82 0 0 } } { "temporary_test_loc" "" { Generic "E:/Digital Design and Computer Architecture/Digital-Logic-in-SystemVerilog/" { { 0 { 0 ""} 0 39 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1761034801607 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[4\] a permanently disabled " "Pin DRAM_DQ\[4\] has a permanently disabled output enable" {  } { { "c:/intelfpga_standard/24.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_standard/24.1std/quartus/bin64/pin_planner.ppl" { DRAM_DQ[4] } } } { "c:/intelfpga_standard/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_standard/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[4\]" } } } } { "DE0_CV_golden_top.v" "" { Text "E:/Digital Design and Computer Architecture/Digital-Logic-in-SystemVerilog/DE0_CV_golden_top.v" 82 0 0 } } { "temporary_test_loc" "" { Generic "E:/Digital Design and Computer Architecture/Digital-Logic-in-SystemVerilog/" { { 0 { 0 ""} 0 40 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1761034801607 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[5\] a permanently disabled " "Pin DRAM_DQ\[5\] has a permanently disabled output enable" {  } { { "c:/intelfpga_standard/24.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_standard/24.1std/quartus/bin64/pin_planner.ppl" { DRAM_DQ[5] } } } { "c:/intelfpga_standard/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_standard/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[5\]" } } } } { "DE0_CV_golden_top.v" "" { Text "E:/Digital Design and Computer Architecture/Digital-Logic-in-SystemVerilog/DE0_CV_golden_top.v" 82 0 0 } } { "temporary_test_loc" "" { Generic "E:/Digital Design and Computer Architecture/Digital-Logic-in-SystemVerilog/" { { 0 { 0 ""} 0 41 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1761034801607 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[6\] a permanently disabled " "Pin DRAM_DQ\[6\] has a permanently disabled output enable" {  } { { "c:/intelfpga_standard/24.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_standard/24.1std/quartus/bin64/pin_planner.ppl" { DRAM_DQ[6] } } } { "c:/intelfpga_standard/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_standard/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[6\]" } } } } { "DE0_CV_golden_top.v" "" { Text "E:/Digital Design and Computer Architecture/Digital-Logic-in-SystemVerilog/DE0_CV_golden_top.v" 82 0 0 } } { "temporary_test_loc" "" { Generic "E:/Digital Design and Computer Architecture/Digital-Logic-in-SystemVerilog/" { { 0 { 0 ""} 0 42 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1761034801607 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[7\] a permanently disabled " "Pin DRAM_DQ\[7\] has a permanently disabled output enable" {  } { { "c:/intelfpga_standard/24.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_standard/24.1std/quartus/bin64/pin_planner.ppl" { DRAM_DQ[7] } } } { "c:/intelfpga_standard/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_standard/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[7\]" } } } } { "DE0_CV_golden_top.v" "" { Text "E:/Digital Design and Computer Architecture/Digital-Logic-in-SystemVerilog/DE0_CV_golden_top.v" 82 0 0 } } { "temporary_test_loc" "" { Generic "E:/Digital Design and Computer Architecture/Digital-Logic-in-SystemVerilog/" { { 0 { 0 ""} 0 43 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1761034801607 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[8\] a permanently disabled " "Pin DRAM_DQ\[8\] has a permanently disabled output enable" {  } { { "c:/intelfpga_standard/24.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_standard/24.1std/quartus/bin64/pin_planner.ppl" { DRAM_DQ[8] } } } { "c:/intelfpga_standard/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_standard/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[8\]" } } } } { "DE0_CV_golden_top.v" "" { Text "E:/Digital Design and Computer Architecture/Digital-Logic-in-SystemVerilog/DE0_CV_golden_top.v" 82 0 0 } } { "temporary_test_loc" "" { Generic "E:/Digital Design and Computer Architecture/Digital-Logic-in-SystemVerilog/" { { 0 { 0 ""} 0 44 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1761034801607 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[9\] a permanently disabled " "Pin DRAM_DQ\[9\] has a permanently disabled output enable" {  } { { "c:/intelfpga_standard/24.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_standard/24.1std/quartus/bin64/pin_planner.ppl" { DRAM_DQ[9] } } } { "c:/intelfpga_standard/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_standard/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[9\]" } } } } { "DE0_CV_golden_top.v" "" { Text "E:/Digital Design and Computer Architecture/Digital-Logic-in-SystemVerilog/DE0_CV_golden_top.v" 82 0 0 } } { "temporary_test_loc" "" { Generic "E:/Digital Design and Computer Architecture/Digital-Logic-in-SystemVerilog/" { { 0 { 0 ""} 0 45 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1761034801607 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[10\] a permanently disabled " "Pin DRAM_DQ\[10\] has a permanently disabled output enable" {  } { { "c:/intelfpga_standard/24.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_standard/24.1std/quartus/bin64/pin_planner.ppl" { DRAM_DQ[10] } } } { "c:/intelfpga_standard/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_standard/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[10\]" } } } } { "DE0_CV_golden_top.v" "" { Text "E:/Digital Design and Computer Architecture/Digital-Logic-in-SystemVerilog/DE0_CV_golden_top.v" 82 0 0 } } { "temporary_test_loc" "" { Generic "E:/Digital Design and Computer Architecture/Digital-Logic-in-SystemVerilog/" { { 0 { 0 ""} 0 46 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1761034801607 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[11\] a permanently disabled " "Pin DRAM_DQ\[11\] has a permanently disabled output enable" {  } { { "c:/intelfpga_standard/24.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_standard/24.1std/quartus/bin64/pin_planner.ppl" { DRAM_DQ[11] } } } { "c:/intelfpga_standard/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_standard/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[11\]" } } } } { "DE0_CV_golden_top.v" "" { Text "E:/Digital Design and Computer Architecture/Digital-Logic-in-SystemVerilog/DE0_CV_golden_top.v" 82 0 0 } } { "temporary_test_loc" "" { Generic "E:/Digital Design and Computer Architecture/Digital-Logic-in-SystemVerilog/" { { 0 { 0 ""} 0 47 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1761034801607 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[12\] a permanently disabled " "Pin DRAM_DQ\[12\] has a permanently disabled output enable" {  } { { "c:/intelfpga_standard/24.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_standard/24.1std/quartus/bin64/pin_planner.ppl" { DRAM_DQ[12] } } } { "c:/intelfpga_standard/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_standard/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[12\]" } } } } { "DE0_CV_golden_top.v" "" { Text "E:/Digital Design and Computer Architecture/Digital-Logic-in-SystemVerilog/DE0_CV_golden_top.v" 82 0 0 } } { "temporary_test_loc" "" { Generic "E:/Digital Design and Computer Architecture/Digital-Logic-in-SystemVerilog/" { { 0 { 0 ""} 0 48 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1761034801607 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[13\] a permanently disabled " "Pin DRAM_DQ\[13\] has a permanently disabled output enable" {  } { { "c:/intelfpga_standard/24.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_standard/24.1std/quartus/bin64/pin_planner.ppl" { DRAM_DQ[13] } } } { "c:/intelfpga_standard/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_standard/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[13\]" } } } } { "DE0_CV_golden_top.v" "" { Text "E:/Digital Design and Computer Architecture/Digital-Logic-in-SystemVerilog/DE0_CV_golden_top.v" 82 0 0 } } { "temporary_test_loc" "" { Generic "E:/Digital Design and Computer Architecture/Digital-Logic-in-SystemVerilog/" { { 0 { 0 ""} 0 49 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1761034801607 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[14\] a permanently disabled " "Pin DRAM_DQ\[14\] has a permanently disabled output enable" {  } { { "c:/intelfpga_standard/24.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_standard/24.1std/quartus/bin64/pin_planner.ppl" { DRAM_DQ[14] } } } { "c:/intelfpga_standard/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_standard/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[14\]" } } } } { "DE0_CV_golden_top.v" "" { Text "E:/Digital Design and Computer Architecture/Digital-Logic-in-SystemVerilog/DE0_CV_golden_top.v" 82 0 0 } } { "temporary_test_loc" "" { Generic "E:/Digital Design and Computer Architecture/Digital-Logic-in-SystemVerilog/" { { 0 { 0 ""} 0 50 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1761034801607 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[15\] a permanently disabled " "Pin DRAM_DQ\[15\] has a permanently disabled output enable" {  } { { "c:/intelfpga_standard/24.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_standard/24.1std/quartus/bin64/pin_planner.ppl" { DRAM_DQ[15] } } } { "c:/intelfpga_standard/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_standard/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[15\]" } } } } { "DE0_CV_golden_top.v" "" { Text "E:/Digital Design and Computer Architecture/Digital-Logic-in-SystemVerilog/DE0_CV_golden_top.v" 82 0 0 } } { "temporary_test_loc" "" { Generic "E:/Digital Design and Computer Architecture/Digital-Logic-in-SystemVerilog/" { { 0 { 0 ""} 0 51 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1761034801607 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[0\] a permanently disabled " "Pin GPIO_0\[0\] has a permanently disabled output enable" {  } { { "c:/intelfpga_standard/24.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_standard/24.1std/quartus/bin64/pin_planner.ppl" { GPIO_0[0] } } } { "c:/intelfpga_standard/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_standard/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[0\]" } } } } { "DE0_CV_golden_top.v" "" { Text "E:/Digital Design and Computer Architecture/Digital-Logic-in-SystemVerilog/DE0_CV_golden_top.v" 90 0 0 } } { "temporary_test_loc" "" { Generic "E:/Digital Design and Computer Architecture/Digital-Logic-in-SystemVerilog/" { { 0 { 0 ""} 0 52 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1761034801607 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[1\] a permanently disabled " "Pin GPIO_0\[1\] has a permanently disabled output enable" {  } { { "c:/intelfpga_standard/24.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_standard/24.1std/quartus/bin64/pin_planner.ppl" { GPIO_0[1] } } } { "c:/intelfpga_standard/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_standard/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[1\]" } } } } { "DE0_CV_golden_top.v" "" { Text "E:/Digital Design and Computer Architecture/Digital-Logic-in-SystemVerilog/DE0_CV_golden_top.v" 90 0 0 } } { "temporary_test_loc" "" { Generic "E:/Digital Design and Computer Architecture/Digital-Logic-in-SystemVerilog/" { { 0 { 0 ""} 0 53 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1761034801607 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[2\] a permanently disabled " "Pin GPIO_0\[2\] has a permanently disabled output enable" {  } { { "c:/intelfpga_standard/24.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_standard/24.1std/quartus/bin64/pin_planner.ppl" { GPIO_0[2] } } } { "c:/intelfpga_standard/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_standard/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[2\]" } } } } { "DE0_CV_golden_top.v" "" { Text "E:/Digital Design and Computer Architecture/Digital-Logic-in-SystemVerilog/DE0_CV_golden_top.v" 90 0 0 } } { "temporary_test_loc" "" { Generic "E:/Digital Design and Computer Architecture/Digital-Logic-in-SystemVerilog/" { { 0 { 0 ""} 0 54 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1761034801607 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[3\] a permanently disabled " "Pin GPIO_0\[3\] has a permanently disabled output enable" {  } { { "c:/intelfpga_standard/24.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_standard/24.1std/quartus/bin64/pin_planner.ppl" { GPIO_0[3] } } } { "c:/intelfpga_standard/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_standard/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[3\]" } } } } { "DE0_CV_golden_top.v" "" { Text "E:/Digital Design and Computer Architecture/Digital-Logic-in-SystemVerilog/DE0_CV_golden_top.v" 90 0 0 } } { "temporary_test_loc" "" { Generic "E:/Digital Design and Computer Architecture/Digital-Logic-in-SystemVerilog/" { { 0 { 0 ""} 0 55 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1761034801607 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[4\] a permanently disabled " "Pin GPIO_0\[4\] has a permanently disabled output enable" {  } { { "c:/intelfpga_standard/24.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_standard/24.1std/quartus/bin64/pin_planner.ppl" { GPIO_0[4] } } } { "c:/intelfpga_standard/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_standard/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[4\]" } } } } { "DE0_CV_golden_top.v" "" { Text "E:/Digital Design and Computer Architecture/Digital-Logic-in-SystemVerilog/DE0_CV_golden_top.v" 90 0 0 } } { "temporary_test_loc" "" { Generic "E:/Digital Design and Computer Architecture/Digital-Logic-in-SystemVerilog/" { { 0 { 0 ""} 0 56 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1761034801607 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[5\] a permanently disabled " "Pin GPIO_0\[5\] has a permanently disabled output enable" {  } { { "c:/intelfpga_standard/24.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_standard/24.1std/quartus/bin64/pin_planner.ppl" { GPIO_0[5] } } } { "c:/intelfpga_standard/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_standard/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[5\]" } } } } { "DE0_CV_golden_top.v" "" { Text "E:/Digital Design and Computer Architecture/Digital-Logic-in-SystemVerilog/DE0_CV_golden_top.v" 90 0 0 } } { "temporary_test_loc" "" { Generic "E:/Digital Design and Computer Architecture/Digital-Logic-in-SystemVerilog/" { { 0 { 0 ""} 0 57 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1761034801607 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[6\] a permanently disabled " "Pin GPIO_0\[6\] has a permanently disabled output enable" {  } { { "c:/intelfpga_standard/24.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_standard/24.1std/quartus/bin64/pin_planner.ppl" { GPIO_0[6] } } } { "c:/intelfpga_standard/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_standard/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[6\]" } } } } { "DE0_CV_golden_top.v" "" { Text "E:/Digital Design and Computer Architecture/Digital-Logic-in-SystemVerilog/DE0_CV_golden_top.v" 90 0 0 } } { "temporary_test_loc" "" { Generic "E:/Digital Design and Computer Architecture/Digital-Logic-in-SystemVerilog/" { { 0 { 0 ""} 0 58 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1761034801607 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[7\] a permanently disabled " "Pin GPIO_0\[7\] has a permanently disabled output enable" {  } { { "c:/intelfpga_standard/24.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_standard/24.1std/quartus/bin64/pin_planner.ppl" { GPIO_0[7] } } } { "c:/intelfpga_standard/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_standard/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[7\]" } } } } { "DE0_CV_golden_top.v" "" { Text "E:/Digital Design and Computer Architecture/Digital-Logic-in-SystemVerilog/DE0_CV_golden_top.v" 90 0 0 } } { "temporary_test_loc" "" { Generic "E:/Digital Design and Computer Architecture/Digital-Logic-in-SystemVerilog/" { { 0 { 0 ""} 0 59 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1761034801607 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[8\] a permanently disabled " "Pin GPIO_0\[8\] has a permanently disabled output enable" {  } { { "c:/intelfpga_standard/24.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_standard/24.1std/quartus/bin64/pin_planner.ppl" { GPIO_0[8] } } } { "c:/intelfpga_standard/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_standard/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[8\]" } } } } { "DE0_CV_golden_top.v" "" { Text "E:/Digital Design and Computer Architecture/Digital-Logic-in-SystemVerilog/DE0_CV_golden_top.v" 90 0 0 } } { "temporary_test_loc" "" { Generic "E:/Digital Design and Computer Architecture/Digital-Logic-in-SystemVerilog/" { { 0 { 0 ""} 0 60 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1761034801607 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[9\] a permanently disabled " "Pin GPIO_0\[9\] has a permanently disabled output enable" {  } { { "c:/intelfpga_standard/24.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_standard/24.1std/quartus/bin64/pin_planner.ppl" { GPIO_0[9] } } } { "c:/intelfpga_standard/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_standard/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[9\]" } } } } { "DE0_CV_golden_top.v" "" { Text "E:/Digital Design and Computer Architecture/Digital-Logic-in-SystemVerilog/DE0_CV_golden_top.v" 90 0 0 } } { "temporary_test_loc" "" { Generic "E:/Digital Design and Computer Architecture/Digital-Logic-in-SystemVerilog/" { { 0 { 0 ""} 0 61 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1761034801607 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[10\] a permanently disabled " "Pin GPIO_0\[10\] has a permanently disabled output enable" {  } { { "c:/intelfpga_standard/24.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_standard/24.1std/quartus/bin64/pin_planner.ppl" { GPIO_0[10] } } } { "c:/intelfpga_standard/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_standard/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[10\]" } } } } { "DE0_CV_golden_top.v" "" { Text "E:/Digital Design and Computer Architecture/Digital-Logic-in-SystemVerilog/DE0_CV_golden_top.v" 90 0 0 } } { "temporary_test_loc" "" { Generic "E:/Digital Design and Computer Architecture/Digital-Logic-in-SystemVerilog/" { { 0 { 0 ""} 0 62 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1761034801607 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[11\] a permanently disabled " "Pin GPIO_0\[11\] has a permanently disabled output enable" {  } { { "c:/intelfpga_standard/24.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_standard/24.1std/quartus/bin64/pin_planner.ppl" { GPIO_0[11] } } } { "c:/intelfpga_standard/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_standard/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[11\]" } } } } { "DE0_CV_golden_top.v" "" { Text "E:/Digital Design and Computer Architecture/Digital-Logic-in-SystemVerilog/DE0_CV_golden_top.v" 90 0 0 } } { "temporary_test_loc" "" { Generic "E:/Digital Design and Computer Architecture/Digital-Logic-in-SystemVerilog/" { { 0 { 0 ""} 0 63 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1761034801607 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[12\] a permanently disabled " "Pin GPIO_0\[12\] has a permanently disabled output enable" {  } { { "c:/intelfpga_standard/24.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_standard/24.1std/quartus/bin64/pin_planner.ppl" { GPIO_0[12] } } } { "c:/intelfpga_standard/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_standard/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[12\]" } } } } { "DE0_CV_golden_top.v" "" { Text "E:/Digital Design and Computer Architecture/Digital-Logic-in-SystemVerilog/DE0_CV_golden_top.v" 90 0 0 } } { "temporary_test_loc" "" { Generic "E:/Digital Design and Computer Architecture/Digital-Logic-in-SystemVerilog/" { { 0 { 0 ""} 0 64 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1761034801607 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[13\] a permanently disabled " "Pin GPIO_0\[13\] has a permanently disabled output enable" {  } { { "c:/intelfpga_standard/24.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_standard/24.1std/quartus/bin64/pin_planner.ppl" { GPIO_0[13] } } } { "c:/intelfpga_standard/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_standard/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[13\]" } } } } { "DE0_CV_golden_top.v" "" { Text "E:/Digital Design and Computer Architecture/Digital-Logic-in-SystemVerilog/DE0_CV_golden_top.v" 90 0 0 } } { "temporary_test_loc" "" { Generic "E:/Digital Design and Computer Architecture/Digital-Logic-in-SystemVerilog/" { { 0 { 0 ""} 0 65 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1761034801607 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[14\] a permanently disabled " "Pin GPIO_0\[14\] has a permanently disabled output enable" {  } { { "c:/intelfpga_standard/24.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_standard/24.1std/quartus/bin64/pin_planner.ppl" { GPIO_0[14] } } } { "c:/intelfpga_standard/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_standard/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[14\]" } } } } { "DE0_CV_golden_top.v" "" { Text "E:/Digital Design and Computer Architecture/Digital-Logic-in-SystemVerilog/DE0_CV_golden_top.v" 90 0 0 } } { "temporary_test_loc" "" { Generic "E:/Digital Design and Computer Architecture/Digital-Logic-in-SystemVerilog/" { { 0 { 0 ""} 0 66 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1761034801607 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[15\] a permanently disabled " "Pin GPIO_0\[15\] has a permanently disabled output enable" {  } { { "c:/intelfpga_standard/24.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_standard/24.1std/quartus/bin64/pin_planner.ppl" { GPIO_0[15] } } } { "c:/intelfpga_standard/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_standard/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[15\]" } } } } { "DE0_CV_golden_top.v" "" { Text "E:/Digital Design and Computer Architecture/Digital-Logic-in-SystemVerilog/DE0_CV_golden_top.v" 90 0 0 } } { "temporary_test_loc" "" { Generic "E:/Digital Design and Computer Architecture/Digital-Logic-in-SystemVerilog/" { { 0 { 0 ""} 0 67 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1761034801607 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[16\] a permanently disabled " "Pin GPIO_0\[16\] has a permanently disabled output enable" {  } { { "c:/intelfpga_standard/24.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_standard/24.1std/quartus/bin64/pin_planner.ppl" { GPIO_0[16] } } } { "c:/intelfpga_standard/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_standard/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[16\]" } } } } { "DE0_CV_golden_top.v" "" { Text "E:/Digital Design and Computer Architecture/Digital-Logic-in-SystemVerilog/DE0_CV_golden_top.v" 90 0 0 } } { "temporary_test_loc" "" { Generic "E:/Digital Design and Computer Architecture/Digital-Logic-in-SystemVerilog/" { { 0 { 0 ""} 0 68 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1761034801607 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[17\] a permanently disabled " "Pin GPIO_0\[17\] has a permanently disabled output enable" {  } { { "c:/intelfpga_standard/24.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_standard/24.1std/quartus/bin64/pin_planner.ppl" { GPIO_0[17] } } } { "c:/intelfpga_standard/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_standard/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[17\]" } } } } { "DE0_CV_golden_top.v" "" { Text "E:/Digital Design and Computer Architecture/Digital-Logic-in-SystemVerilog/DE0_CV_golden_top.v" 90 0 0 } } { "temporary_test_loc" "" { Generic "E:/Digital Design and Computer Architecture/Digital-Logic-in-SystemVerilog/" { { 0 { 0 ""} 0 69 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1761034801607 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[18\] a permanently disabled " "Pin GPIO_0\[18\] has a permanently disabled output enable" {  } { { "c:/intelfpga_standard/24.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_standard/24.1std/quartus/bin64/pin_planner.ppl" { GPIO_0[18] } } } { "c:/intelfpga_standard/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_standard/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[18\]" } } } } { "DE0_CV_golden_top.v" "" { Text "E:/Digital Design and Computer Architecture/Digital-Logic-in-SystemVerilog/DE0_CV_golden_top.v" 90 0 0 } } { "temporary_test_loc" "" { Generic "E:/Digital Design and Computer Architecture/Digital-Logic-in-SystemVerilog/" { { 0 { 0 ""} 0 70 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1761034801607 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[19\] a permanently disabled " "Pin GPIO_0\[19\] has a permanently disabled output enable" {  } { { "c:/intelfpga_standard/24.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_standard/24.1std/quartus/bin64/pin_planner.ppl" { GPIO_0[19] } } } { "c:/intelfpga_standard/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_standard/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[19\]" } } } } { "DE0_CV_golden_top.v" "" { Text "E:/Digital Design and Computer Architecture/Digital-Logic-in-SystemVerilog/DE0_CV_golden_top.v" 90 0 0 } } { "temporary_test_loc" "" { Generic "E:/Digital Design and Computer Architecture/Digital-Logic-in-SystemVerilog/" { { 0 { 0 ""} 0 71 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1761034801607 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[20\] a permanently disabled " "Pin GPIO_0\[20\] has a permanently disabled output enable" {  } { { "c:/intelfpga_standard/24.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_standard/24.1std/quartus/bin64/pin_planner.ppl" { GPIO_0[20] } } } { "c:/intelfpga_standard/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_standard/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[20\]" } } } } { "DE0_CV_golden_top.v" "" { Text "E:/Digital Design and Computer Architecture/Digital-Logic-in-SystemVerilog/DE0_CV_golden_top.v" 90 0 0 } } { "temporary_test_loc" "" { Generic "E:/Digital Design and Computer Architecture/Digital-Logic-in-SystemVerilog/" { { 0 { 0 ""} 0 72 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1761034801607 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[21\] a permanently disabled " "Pin GPIO_0\[21\] has a permanently disabled output enable" {  } { { "c:/intelfpga_standard/24.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_standard/24.1std/quartus/bin64/pin_planner.ppl" { GPIO_0[21] } } } { "c:/intelfpga_standard/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_standard/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[21\]" } } } } { "DE0_CV_golden_top.v" "" { Text "E:/Digital Design and Computer Architecture/Digital-Logic-in-SystemVerilog/DE0_CV_golden_top.v" 90 0 0 } } { "temporary_test_loc" "" { Generic "E:/Digital Design and Computer Architecture/Digital-Logic-in-SystemVerilog/" { { 0 { 0 ""} 0 73 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1761034801607 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[22\] a permanently disabled " "Pin GPIO_0\[22\] has a permanently disabled output enable" {  } { { "c:/intelfpga_standard/24.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_standard/24.1std/quartus/bin64/pin_planner.ppl" { GPIO_0[22] } } } { "c:/intelfpga_standard/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_standard/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[22\]" } } } } { "DE0_CV_golden_top.v" "" { Text "E:/Digital Design and Computer Architecture/Digital-Logic-in-SystemVerilog/DE0_CV_golden_top.v" 90 0 0 } } { "temporary_test_loc" "" { Generic "E:/Digital Design and Computer Architecture/Digital-Logic-in-SystemVerilog/" { { 0 { 0 ""} 0 74 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1761034801607 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[23\] a permanently disabled " "Pin GPIO_0\[23\] has a permanently disabled output enable" {  } { { "c:/intelfpga_standard/24.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_standard/24.1std/quartus/bin64/pin_planner.ppl" { GPIO_0[23] } } } { "c:/intelfpga_standard/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_standard/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[23\]" } } } } { "DE0_CV_golden_top.v" "" { Text "E:/Digital Design and Computer Architecture/Digital-Logic-in-SystemVerilog/DE0_CV_golden_top.v" 90 0 0 } } { "temporary_test_loc" "" { Generic "E:/Digital Design and Computer Architecture/Digital-Logic-in-SystemVerilog/" { { 0 { 0 ""} 0 75 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1761034801607 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[24\] a permanently disabled " "Pin GPIO_0\[24\] has a permanently disabled output enable" {  } { { "c:/intelfpga_standard/24.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_standard/24.1std/quartus/bin64/pin_planner.ppl" { GPIO_0[24] } } } { "c:/intelfpga_standard/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_standard/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[24\]" } } } } { "DE0_CV_golden_top.v" "" { Text "E:/Digital Design and Computer Architecture/Digital-Logic-in-SystemVerilog/DE0_CV_golden_top.v" 90 0 0 } } { "temporary_test_loc" "" { Generic "E:/Digital Design and Computer Architecture/Digital-Logic-in-SystemVerilog/" { { 0 { 0 ""} 0 76 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1761034801607 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[25\] a permanently disabled " "Pin GPIO_0\[25\] has a permanently disabled output enable" {  } { { "c:/intelfpga_standard/24.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_standard/24.1std/quartus/bin64/pin_planner.ppl" { GPIO_0[25] } } } { "c:/intelfpga_standard/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_standard/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[25\]" } } } } { "DE0_CV_golden_top.v" "" { Text "E:/Digital Design and Computer Architecture/Digital-Logic-in-SystemVerilog/DE0_CV_golden_top.v" 90 0 0 } } { "temporary_test_loc" "" { Generic "E:/Digital Design and Computer Architecture/Digital-Logic-in-SystemVerilog/" { { 0 { 0 ""} 0 77 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1761034801607 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[26\] a permanently disabled " "Pin GPIO_0\[26\] has a permanently disabled output enable" {  } { { "c:/intelfpga_standard/24.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_standard/24.1std/quartus/bin64/pin_planner.ppl" { GPIO_0[26] } } } { "c:/intelfpga_standard/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_standard/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[26\]" } } } } { "DE0_CV_golden_top.v" "" { Text "E:/Digital Design and Computer Architecture/Digital-Logic-in-SystemVerilog/DE0_CV_golden_top.v" 90 0 0 } } { "temporary_test_loc" "" { Generic "E:/Digital Design and Computer Architecture/Digital-Logic-in-SystemVerilog/" { { 0 { 0 ""} 0 78 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1761034801607 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[27\] a permanently disabled " "Pin GPIO_0\[27\] has a permanently disabled output enable" {  } { { "c:/intelfpga_standard/24.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_standard/24.1std/quartus/bin64/pin_planner.ppl" { GPIO_0[27] } } } { "c:/intelfpga_standard/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_standard/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[27\]" } } } } { "DE0_CV_golden_top.v" "" { Text "E:/Digital Design and Computer Architecture/Digital-Logic-in-SystemVerilog/DE0_CV_golden_top.v" 90 0 0 } } { "temporary_test_loc" "" { Generic "E:/Digital Design and Computer Architecture/Digital-Logic-in-SystemVerilog/" { { 0 { 0 ""} 0 79 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1761034801607 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[28\] a permanently disabled " "Pin GPIO_0\[28\] has a permanently disabled output enable" {  } { { "c:/intelfpga_standard/24.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_standard/24.1std/quartus/bin64/pin_planner.ppl" { GPIO_0[28] } } } { "c:/intelfpga_standard/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_standard/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[28\]" } } } } { "DE0_CV_golden_top.v" "" { Text "E:/Digital Design and Computer Architecture/Digital-Logic-in-SystemVerilog/DE0_CV_golden_top.v" 90 0 0 } } { "temporary_test_loc" "" { Generic "E:/Digital Design and Computer Architecture/Digital-Logic-in-SystemVerilog/" { { 0 { 0 ""} 0 80 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1761034801607 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[29\] a permanently disabled " "Pin GPIO_0\[29\] has a permanently disabled output enable" {  } { { "c:/intelfpga_standard/24.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_standard/24.1std/quartus/bin64/pin_planner.ppl" { GPIO_0[29] } } } { "c:/intelfpga_standard/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_standard/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[29\]" } } } } { "DE0_CV_golden_top.v" "" { Text "E:/Digital Design and Computer Architecture/Digital-Logic-in-SystemVerilog/DE0_CV_golden_top.v" 90 0 0 } } { "temporary_test_loc" "" { Generic "E:/Digital Design and Computer Architecture/Digital-Logic-in-SystemVerilog/" { { 0 { 0 ""} 0 81 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1761034801607 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[30\] a permanently disabled " "Pin GPIO_0\[30\] has a permanently disabled output enable" {  } { { "c:/intelfpga_standard/24.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_standard/24.1std/quartus/bin64/pin_planner.ppl" { GPIO_0[30] } } } { "c:/intelfpga_standard/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_standard/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[30\]" } } } } { "DE0_CV_golden_top.v" "" { Text "E:/Digital Design and Computer Architecture/Digital-Logic-in-SystemVerilog/DE0_CV_golden_top.v" 90 0 0 } } { "temporary_test_loc" "" { Generic "E:/Digital Design and Computer Architecture/Digital-Logic-in-SystemVerilog/" { { 0 { 0 ""} 0 82 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1761034801607 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[31\] a permanently disabled " "Pin GPIO_0\[31\] has a permanently disabled output enable" {  } { { "c:/intelfpga_standard/24.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_standard/24.1std/quartus/bin64/pin_planner.ppl" { GPIO_0[31] } } } { "c:/intelfpga_standard/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_standard/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[31\]" } } } } { "DE0_CV_golden_top.v" "" { Text "E:/Digital Design and Computer Architecture/Digital-Logic-in-SystemVerilog/DE0_CV_golden_top.v" 90 0 0 } } { "temporary_test_loc" "" { Generic "E:/Digital Design and Computer Architecture/Digital-Logic-in-SystemVerilog/" { { 0 { 0 ""} 0 83 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1761034801607 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[32\] a permanently disabled " "Pin GPIO_0\[32\] has a permanently disabled output enable" {  } { { "c:/intelfpga_standard/24.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_standard/24.1std/quartus/bin64/pin_planner.ppl" { GPIO_0[32] } } } { "c:/intelfpga_standard/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_standard/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[32\]" } } } } { "DE0_CV_golden_top.v" "" { Text "E:/Digital Design and Computer Architecture/Digital-Logic-in-SystemVerilog/DE0_CV_golden_top.v" 90 0 0 } } { "temporary_test_loc" "" { Generic "E:/Digital Design and Computer Architecture/Digital-Logic-in-SystemVerilog/" { { 0 { 0 ""} 0 84 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1761034801607 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[33\] a permanently disabled " "Pin GPIO_0\[33\] has a permanently disabled output enable" {  } { { "c:/intelfpga_standard/24.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_standard/24.1std/quartus/bin64/pin_planner.ppl" { GPIO_0[33] } } } { "c:/intelfpga_standard/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_standard/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[33\]" } } } } { "DE0_CV_golden_top.v" "" { Text "E:/Digital Design and Computer Architecture/Digital-Logic-in-SystemVerilog/DE0_CV_golden_top.v" 90 0 0 } } { "temporary_test_loc" "" { Generic "E:/Digital Design and Computer Architecture/Digital-Logic-in-SystemVerilog/" { { 0 { 0 ""} 0 85 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1761034801607 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[34\] a permanently disabled " "Pin GPIO_0\[34\] has a permanently disabled output enable" {  } { { "c:/intelfpga_standard/24.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_standard/24.1std/quartus/bin64/pin_planner.ppl" { GPIO_0[34] } } } { "c:/intelfpga_standard/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_standard/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[34\]" } } } } { "DE0_CV_golden_top.v" "" { Text "E:/Digital Design and Computer Architecture/Digital-Logic-in-SystemVerilog/DE0_CV_golden_top.v" 90 0 0 } } { "temporary_test_loc" "" { Generic "E:/Digital Design and Computer Architecture/Digital-Logic-in-SystemVerilog/" { { 0 { 0 ""} 0 86 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1761034801607 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[35\] a permanently disabled " "Pin GPIO_0\[35\] has a permanently disabled output enable" {  } { { "c:/intelfpga_standard/24.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_standard/24.1std/quartus/bin64/pin_planner.ppl" { GPIO_0[35] } } } { "c:/intelfpga_standard/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_standard/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[35\]" } } } } { "DE0_CV_golden_top.v" "" { Text "E:/Digital Design and Computer Architecture/Digital-Logic-in-SystemVerilog/DE0_CV_golden_top.v" 90 0 0 } } { "temporary_test_loc" "" { Generic "E:/Digital Design and Computer Architecture/Digital-Logic-in-SystemVerilog/" { { 0 { 0 ""} 0 87 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1761034801607 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[0\] a permanently disabled " "Pin GPIO_1\[0\] has a permanently disabled output enable" {  } { { "c:/intelfpga_standard/24.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_standard/24.1std/quartus/bin64/pin_planner.ppl" { GPIO_1[0] } } } { "c:/intelfpga_standard/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_standard/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[0\]" } } } } { "DE0_CV_golden_top.v" "" { Text "E:/Digital Design and Computer Architecture/Digital-Logic-in-SystemVerilog/DE0_CV_golden_top.v" 91 0 0 } } { "temporary_test_loc" "" { Generic "E:/Digital Design and Computer Architecture/Digital-Logic-in-SystemVerilog/" { { 0 { 0 ""} 0 88 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1761034801607 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[1\] a permanently disabled " "Pin GPIO_1\[1\] has a permanently disabled output enable" {  } { { "c:/intelfpga_standard/24.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_standard/24.1std/quartus/bin64/pin_planner.ppl" { GPIO_1[1] } } } { "c:/intelfpga_standard/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_standard/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[1\]" } } } } { "DE0_CV_golden_top.v" "" { Text "E:/Digital Design and Computer Architecture/Digital-Logic-in-SystemVerilog/DE0_CV_golden_top.v" 91 0 0 } } { "temporary_test_loc" "" { Generic "E:/Digital Design and Computer Architecture/Digital-Logic-in-SystemVerilog/" { { 0 { 0 ""} 0 89 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1761034801607 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[2\] a permanently disabled " "Pin GPIO_1\[2\] has a permanently disabled output enable" {  } { { "c:/intelfpga_standard/24.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_standard/24.1std/quartus/bin64/pin_planner.ppl" { GPIO_1[2] } } } { "c:/intelfpga_standard/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_standard/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[2\]" } } } } { "DE0_CV_golden_top.v" "" { Text "E:/Digital Design and Computer Architecture/Digital-Logic-in-SystemVerilog/DE0_CV_golden_top.v" 91 0 0 } } { "temporary_test_loc" "" { Generic "E:/Digital Design and Computer Architecture/Digital-Logic-in-SystemVerilog/" { { 0 { 0 ""} 0 90 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1761034801607 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[3\] a permanently disabled " "Pin GPIO_1\[3\] has a permanently disabled output enable" {  } { { "c:/intelfpga_standard/24.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_standard/24.1std/quartus/bin64/pin_planner.ppl" { GPIO_1[3] } } } { "c:/intelfpga_standard/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_standard/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[3\]" } } } } { "DE0_CV_golden_top.v" "" { Text "E:/Digital Design and Computer Architecture/Digital-Logic-in-SystemVerilog/DE0_CV_golden_top.v" 91 0 0 } } { "temporary_test_loc" "" { Generic "E:/Digital Design and Computer Architecture/Digital-Logic-in-SystemVerilog/" { { 0 { 0 ""} 0 91 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1761034801607 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[4\] a permanently disabled " "Pin GPIO_1\[4\] has a permanently disabled output enable" {  } { { "c:/intelfpga_standard/24.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_standard/24.1std/quartus/bin64/pin_planner.ppl" { GPIO_1[4] } } } { "c:/intelfpga_standard/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_standard/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[4\]" } } } } { "DE0_CV_golden_top.v" "" { Text "E:/Digital Design and Computer Architecture/Digital-Logic-in-SystemVerilog/DE0_CV_golden_top.v" 91 0 0 } } { "temporary_test_loc" "" { Generic "E:/Digital Design and Computer Architecture/Digital-Logic-in-SystemVerilog/" { { 0 { 0 ""} 0 92 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1761034801607 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[5\] a permanently disabled " "Pin GPIO_1\[5\] has a permanently disabled output enable" {  } { { "c:/intelfpga_standard/24.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_standard/24.1std/quartus/bin64/pin_planner.ppl" { GPIO_1[5] } } } { "c:/intelfpga_standard/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_standard/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[5\]" } } } } { "DE0_CV_golden_top.v" "" { Text "E:/Digital Design and Computer Architecture/Digital-Logic-in-SystemVerilog/DE0_CV_golden_top.v" 91 0 0 } } { "temporary_test_loc" "" { Generic "E:/Digital Design and Computer Architecture/Digital-Logic-in-SystemVerilog/" { { 0 { 0 ""} 0 93 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1761034801607 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[6\] a permanently disabled " "Pin GPIO_1\[6\] has a permanently disabled output enable" {  } { { "c:/intelfpga_standard/24.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_standard/24.1std/quartus/bin64/pin_planner.ppl" { GPIO_1[6] } } } { "c:/intelfpga_standard/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_standard/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[6\]" } } } } { "DE0_CV_golden_top.v" "" { Text "E:/Digital Design and Computer Architecture/Digital-Logic-in-SystemVerilog/DE0_CV_golden_top.v" 91 0 0 } } { "temporary_test_loc" "" { Generic "E:/Digital Design and Computer Architecture/Digital-Logic-in-SystemVerilog/" { { 0 { 0 ""} 0 94 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1761034801607 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[7\] a permanently disabled " "Pin GPIO_1\[7\] has a permanently disabled output enable" {  } { { "c:/intelfpga_standard/24.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_standard/24.1std/quartus/bin64/pin_planner.ppl" { GPIO_1[7] } } } { "c:/intelfpga_standard/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_standard/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[7\]" } } } } { "DE0_CV_golden_top.v" "" { Text "E:/Digital Design and Computer Architecture/Digital-Logic-in-SystemVerilog/DE0_CV_golden_top.v" 91 0 0 } } { "temporary_test_loc" "" { Generic "E:/Digital Design and Computer Architecture/Digital-Logic-in-SystemVerilog/" { { 0 { 0 ""} 0 95 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1761034801607 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[8\] a permanently disabled " "Pin GPIO_1\[8\] has a permanently disabled output enable" {  } { { "c:/intelfpga_standard/24.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_standard/24.1std/quartus/bin64/pin_planner.ppl" { GPIO_1[8] } } } { "c:/intelfpga_standard/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_standard/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[8\]" } } } } { "DE0_CV_golden_top.v" "" { Text "E:/Digital Design and Computer Architecture/Digital-Logic-in-SystemVerilog/DE0_CV_golden_top.v" 91 0 0 } } { "temporary_test_loc" "" { Generic "E:/Digital Design and Computer Architecture/Digital-Logic-in-SystemVerilog/" { { 0 { 0 ""} 0 96 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1761034801607 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[9\] a permanently disabled " "Pin GPIO_1\[9\] has a permanently disabled output enable" {  } { { "c:/intelfpga_standard/24.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_standard/24.1std/quartus/bin64/pin_planner.ppl" { GPIO_1[9] } } } { "c:/intelfpga_standard/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_standard/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[9\]" } } } } { "DE0_CV_golden_top.v" "" { Text "E:/Digital Design and Computer Architecture/Digital-Logic-in-SystemVerilog/DE0_CV_golden_top.v" 91 0 0 } } { "temporary_test_loc" "" { Generic "E:/Digital Design and Computer Architecture/Digital-Logic-in-SystemVerilog/" { { 0 { 0 ""} 0 97 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1761034801607 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[10\] a permanently disabled " "Pin GPIO_1\[10\] has a permanently disabled output enable" {  } { { "c:/intelfpga_standard/24.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_standard/24.1std/quartus/bin64/pin_planner.ppl" { GPIO_1[10] } } } { "c:/intelfpga_standard/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_standard/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[10\]" } } } } { "DE0_CV_golden_top.v" "" { Text "E:/Digital Design and Computer Architecture/Digital-Logic-in-SystemVerilog/DE0_CV_golden_top.v" 91 0 0 } } { "temporary_test_loc" "" { Generic "E:/Digital Design and Computer Architecture/Digital-Logic-in-SystemVerilog/" { { 0 { 0 ""} 0 98 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1761034801607 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[11\] a permanently disabled " "Pin GPIO_1\[11\] has a permanently disabled output enable" {  } { { "c:/intelfpga_standard/24.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_standard/24.1std/quartus/bin64/pin_planner.ppl" { GPIO_1[11] } } } { "c:/intelfpga_standard/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_standard/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[11\]" } } } } { "DE0_CV_golden_top.v" "" { Text "E:/Digital Design and Computer Architecture/Digital-Logic-in-SystemVerilog/DE0_CV_golden_top.v" 91 0 0 } } { "temporary_test_loc" "" { Generic "E:/Digital Design and Computer Architecture/Digital-Logic-in-SystemVerilog/" { { 0 { 0 ""} 0 99 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1761034801607 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[12\] a permanently disabled " "Pin GPIO_1\[12\] has a permanently disabled output enable" {  } { { "c:/intelfpga_standard/24.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_standard/24.1std/quartus/bin64/pin_planner.ppl" { GPIO_1[12] } } } { "c:/intelfpga_standard/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_standard/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[12\]" } } } } { "DE0_CV_golden_top.v" "" { Text "E:/Digital Design and Computer Architecture/Digital-Logic-in-SystemVerilog/DE0_CV_golden_top.v" 91 0 0 } } { "temporary_test_loc" "" { Generic "E:/Digital Design and Computer Architecture/Digital-Logic-in-SystemVerilog/" { { 0 { 0 ""} 0 100 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1761034801607 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[13\] a permanently disabled " "Pin GPIO_1\[13\] has a permanently disabled output enable" {  } { { "c:/intelfpga_standard/24.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_standard/24.1std/quartus/bin64/pin_planner.ppl" { GPIO_1[13] } } } { "c:/intelfpga_standard/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_standard/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[13\]" } } } } { "DE0_CV_golden_top.v" "" { Text "E:/Digital Design and Computer Architecture/Digital-Logic-in-SystemVerilog/DE0_CV_golden_top.v" 91 0 0 } } { "temporary_test_loc" "" { Generic "E:/Digital Design and Computer Architecture/Digital-Logic-in-SystemVerilog/" { { 0 { 0 ""} 0 101 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1761034801607 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[14\] a permanently disabled " "Pin GPIO_1\[14\] has a permanently disabled output enable" {  } { { "c:/intelfpga_standard/24.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_standard/24.1std/quartus/bin64/pin_planner.ppl" { GPIO_1[14] } } } { "c:/intelfpga_standard/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_standard/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[14\]" } } } } { "DE0_CV_golden_top.v" "" { Text "E:/Digital Design and Computer Architecture/Digital-Logic-in-SystemVerilog/DE0_CV_golden_top.v" 91 0 0 } } { "temporary_test_loc" "" { Generic "E:/Digital Design and Computer Architecture/Digital-Logic-in-SystemVerilog/" { { 0 { 0 ""} 0 102 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1761034801607 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[15\] a permanently disabled " "Pin GPIO_1\[15\] has a permanently disabled output enable" {  } { { "c:/intelfpga_standard/24.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_standard/24.1std/quartus/bin64/pin_planner.ppl" { GPIO_1[15] } } } { "c:/intelfpga_standard/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_standard/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[15\]" } } } } { "DE0_CV_golden_top.v" "" { Text "E:/Digital Design and Computer Architecture/Digital-Logic-in-SystemVerilog/DE0_CV_golden_top.v" 91 0 0 } } { "temporary_test_loc" "" { Generic "E:/Digital Design and Computer Architecture/Digital-Logic-in-SystemVerilog/" { { 0 { 0 ""} 0 103 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1761034801607 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[16\] a permanently disabled " "Pin GPIO_1\[16\] has a permanently disabled output enable" {  } { { "c:/intelfpga_standard/24.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_standard/24.1std/quartus/bin64/pin_planner.ppl" { GPIO_1[16] } } } { "c:/intelfpga_standard/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_standard/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[16\]" } } } } { "DE0_CV_golden_top.v" "" { Text "E:/Digital Design and Computer Architecture/Digital-Logic-in-SystemVerilog/DE0_CV_golden_top.v" 91 0 0 } } { "temporary_test_loc" "" { Generic "E:/Digital Design and Computer Architecture/Digital-Logic-in-SystemVerilog/" { { 0 { 0 ""} 0 104 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1761034801607 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[17\] a permanently disabled " "Pin GPIO_1\[17\] has a permanently disabled output enable" {  } { { "c:/intelfpga_standard/24.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_standard/24.1std/quartus/bin64/pin_planner.ppl" { GPIO_1[17] } } } { "c:/intelfpga_standard/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_standard/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[17\]" } } } } { "DE0_CV_golden_top.v" "" { Text "E:/Digital Design and Computer Architecture/Digital-Logic-in-SystemVerilog/DE0_CV_golden_top.v" 91 0 0 } } { "temporary_test_loc" "" { Generic "E:/Digital Design and Computer Architecture/Digital-Logic-in-SystemVerilog/" { { 0 { 0 ""} 0 105 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1761034801607 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[18\] a permanently disabled " "Pin GPIO_1\[18\] has a permanently disabled output enable" {  } { { "c:/intelfpga_standard/24.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_standard/24.1std/quartus/bin64/pin_planner.ppl" { GPIO_1[18] } } } { "c:/intelfpga_standard/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_standard/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[18\]" } } } } { "DE0_CV_golden_top.v" "" { Text "E:/Digital Design and Computer Architecture/Digital-Logic-in-SystemVerilog/DE0_CV_golden_top.v" 91 0 0 } } { "temporary_test_loc" "" { Generic "E:/Digital Design and Computer Architecture/Digital-Logic-in-SystemVerilog/" { { 0 { 0 ""} 0 106 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1761034801607 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[19\] a permanently disabled " "Pin GPIO_1\[19\] has a permanently disabled output enable" {  } { { "c:/intelfpga_standard/24.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_standard/24.1std/quartus/bin64/pin_planner.ppl" { GPIO_1[19] } } } { "c:/intelfpga_standard/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_standard/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[19\]" } } } } { "DE0_CV_golden_top.v" "" { Text "E:/Digital Design and Computer Architecture/Digital-Logic-in-SystemVerilog/DE0_CV_golden_top.v" 91 0 0 } } { "temporary_test_loc" "" { Generic "E:/Digital Design and Computer Architecture/Digital-Logic-in-SystemVerilog/" { { 0 { 0 ""} 0 107 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1761034801607 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[20\] a permanently disabled " "Pin GPIO_1\[20\] has a permanently disabled output enable" {  } { { "c:/intelfpga_standard/24.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_standard/24.1std/quartus/bin64/pin_planner.ppl" { GPIO_1[20] } } } { "c:/intelfpga_standard/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_standard/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[20\]" } } } } { "DE0_CV_golden_top.v" "" { Text "E:/Digital Design and Computer Architecture/Digital-Logic-in-SystemVerilog/DE0_CV_golden_top.v" 91 0 0 } } { "temporary_test_loc" "" { Generic "E:/Digital Design and Computer Architecture/Digital-Logic-in-SystemVerilog/" { { 0 { 0 ""} 0 108 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1761034801607 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[21\] a permanently disabled " "Pin GPIO_1\[21\] has a permanently disabled output enable" {  } { { "c:/intelfpga_standard/24.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_standard/24.1std/quartus/bin64/pin_planner.ppl" { GPIO_1[21] } } } { "c:/intelfpga_standard/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_standard/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[21\]" } } } } { "DE0_CV_golden_top.v" "" { Text "E:/Digital Design and Computer Architecture/Digital-Logic-in-SystemVerilog/DE0_CV_golden_top.v" 91 0 0 } } { "temporary_test_loc" "" { Generic "E:/Digital Design and Computer Architecture/Digital-Logic-in-SystemVerilog/" { { 0 { 0 ""} 0 109 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1761034801607 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[22\] a permanently disabled " "Pin GPIO_1\[22\] has a permanently disabled output enable" {  } { { "c:/intelfpga_standard/24.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_standard/24.1std/quartus/bin64/pin_planner.ppl" { GPIO_1[22] } } } { "c:/intelfpga_standard/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_standard/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[22\]" } } } } { "DE0_CV_golden_top.v" "" { Text "E:/Digital Design and Computer Architecture/Digital-Logic-in-SystemVerilog/DE0_CV_golden_top.v" 91 0 0 } } { "temporary_test_loc" "" { Generic "E:/Digital Design and Computer Architecture/Digital-Logic-in-SystemVerilog/" { { 0 { 0 ""} 0 110 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1761034801607 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[23\] a permanently disabled " "Pin GPIO_1\[23\] has a permanently disabled output enable" {  } { { "c:/intelfpga_standard/24.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_standard/24.1std/quartus/bin64/pin_planner.ppl" { GPIO_1[23] } } } { "c:/intelfpga_standard/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_standard/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[23\]" } } } } { "DE0_CV_golden_top.v" "" { Text "E:/Digital Design and Computer Architecture/Digital-Logic-in-SystemVerilog/DE0_CV_golden_top.v" 91 0 0 } } { "temporary_test_loc" "" { Generic "E:/Digital Design and Computer Architecture/Digital-Logic-in-SystemVerilog/" { { 0 { 0 ""} 0 111 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1761034801607 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[24\] a permanently disabled " "Pin GPIO_1\[24\] has a permanently disabled output enable" {  } { { "c:/intelfpga_standard/24.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_standard/24.1std/quartus/bin64/pin_planner.ppl" { GPIO_1[24] } } } { "c:/intelfpga_standard/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_standard/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[24\]" } } } } { "DE0_CV_golden_top.v" "" { Text "E:/Digital Design and Computer Architecture/Digital-Logic-in-SystemVerilog/DE0_CV_golden_top.v" 91 0 0 } } { "temporary_test_loc" "" { Generic "E:/Digital Design and Computer Architecture/Digital-Logic-in-SystemVerilog/" { { 0 { 0 ""} 0 112 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1761034801607 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[25\] a permanently disabled " "Pin GPIO_1\[25\] has a permanently disabled output enable" {  } { { "c:/intelfpga_standard/24.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_standard/24.1std/quartus/bin64/pin_planner.ppl" { GPIO_1[25] } } } { "c:/intelfpga_standard/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_standard/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[25\]" } } } } { "DE0_CV_golden_top.v" "" { Text "E:/Digital Design and Computer Architecture/Digital-Logic-in-SystemVerilog/DE0_CV_golden_top.v" 91 0 0 } } { "temporary_test_loc" "" { Generic "E:/Digital Design and Computer Architecture/Digital-Logic-in-SystemVerilog/" { { 0 { 0 ""} 0 113 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1761034801607 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[26\] a permanently disabled " "Pin GPIO_1\[26\] has a permanently disabled output enable" {  } { { "c:/intelfpga_standard/24.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_standard/24.1std/quartus/bin64/pin_planner.ppl" { GPIO_1[26] } } } { "c:/intelfpga_standard/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_standard/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[26\]" } } } } { "DE0_CV_golden_top.v" "" { Text "E:/Digital Design and Computer Architecture/Digital-Logic-in-SystemVerilog/DE0_CV_golden_top.v" 91 0 0 } } { "temporary_test_loc" "" { Generic "E:/Digital Design and Computer Architecture/Digital-Logic-in-SystemVerilog/" { { 0 { 0 ""} 0 114 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1761034801607 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[27\] a permanently disabled " "Pin GPIO_1\[27\] has a permanently disabled output enable" {  } { { "c:/intelfpga_standard/24.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_standard/24.1std/quartus/bin64/pin_planner.ppl" { GPIO_1[27] } } } { "c:/intelfpga_standard/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_standard/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[27\]" } } } } { "DE0_CV_golden_top.v" "" { Text "E:/Digital Design and Computer Architecture/Digital-Logic-in-SystemVerilog/DE0_CV_golden_top.v" 91 0 0 } } { "temporary_test_loc" "" { Generic "E:/Digital Design and Computer Architecture/Digital-Logic-in-SystemVerilog/" { { 0 { 0 ""} 0 115 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1761034801607 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[28\] a permanently disabled " "Pin GPIO_1\[28\] has a permanently disabled output enable" {  } { { "c:/intelfpga_standard/24.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_standard/24.1std/quartus/bin64/pin_planner.ppl" { GPIO_1[28] } } } { "c:/intelfpga_standard/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_standard/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[28\]" } } } } { "DE0_CV_golden_top.v" "" { Text "E:/Digital Design and Computer Architecture/Digital-Logic-in-SystemVerilog/DE0_CV_golden_top.v" 91 0 0 } } { "temporary_test_loc" "" { Generic "E:/Digital Design and Computer Architecture/Digital-Logic-in-SystemVerilog/" { { 0 { 0 ""} 0 116 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1761034801607 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[29\] a permanently disabled " "Pin GPIO_1\[29\] has a permanently disabled output enable" {  } { { "c:/intelfpga_standard/24.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_standard/24.1std/quartus/bin64/pin_planner.ppl" { GPIO_1[29] } } } { "c:/intelfpga_standard/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_standard/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[29\]" } } } } { "DE0_CV_golden_top.v" "" { Text "E:/Digital Design and Computer Architecture/Digital-Logic-in-SystemVerilog/DE0_CV_golden_top.v" 91 0 0 } } { "temporary_test_loc" "" { Generic "E:/Digital Design and Computer Architecture/Digital-Logic-in-SystemVerilog/" { { 0 { 0 ""} 0 117 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1761034801607 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[30\] a permanently disabled " "Pin GPIO_1\[30\] has a permanently disabled output enable" {  } { { "c:/intelfpga_standard/24.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_standard/24.1std/quartus/bin64/pin_planner.ppl" { GPIO_1[30] } } } { "c:/intelfpga_standard/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_standard/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[30\]" } } } } { "DE0_CV_golden_top.v" "" { Text "E:/Digital Design and Computer Architecture/Digital-Logic-in-SystemVerilog/DE0_CV_golden_top.v" 91 0 0 } } { "temporary_test_loc" "" { Generic "E:/Digital Design and Computer Architecture/Digital-Logic-in-SystemVerilog/" { { 0 { 0 ""} 0 118 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1761034801607 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[31\] a permanently disabled " "Pin GPIO_1\[31\] has a permanently disabled output enable" {  } { { "c:/intelfpga_standard/24.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_standard/24.1std/quartus/bin64/pin_planner.ppl" { GPIO_1[31] } } } { "c:/intelfpga_standard/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_standard/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[31\]" } } } } { "DE0_CV_golden_top.v" "" { Text "E:/Digital Design and Computer Architecture/Digital-Logic-in-SystemVerilog/DE0_CV_golden_top.v" 91 0 0 } } { "temporary_test_loc" "" { Generic "E:/Digital Design and Computer Architecture/Digital-Logic-in-SystemVerilog/" { { 0 { 0 ""} 0 119 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1761034801607 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[32\] a permanently disabled " "Pin GPIO_1\[32\] has a permanently disabled output enable" {  } { { "c:/intelfpga_standard/24.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_standard/24.1std/quartus/bin64/pin_planner.ppl" { GPIO_1[32] } } } { "c:/intelfpga_standard/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_standard/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[32\]" } } } } { "DE0_CV_golden_top.v" "" { Text "E:/Digital Design and Computer Architecture/Digital-Logic-in-SystemVerilog/DE0_CV_golden_top.v" 91 0 0 } } { "temporary_test_loc" "" { Generic "E:/Digital Design and Computer Architecture/Digital-Logic-in-SystemVerilog/" { { 0 { 0 ""} 0 120 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1761034801607 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[33\] a permanently disabled " "Pin GPIO_1\[33\] has a permanently disabled output enable" {  } { { "c:/intelfpga_standard/24.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_standard/24.1std/quartus/bin64/pin_planner.ppl" { GPIO_1[33] } } } { "c:/intelfpga_standard/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_standard/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[33\]" } } } } { "DE0_CV_golden_top.v" "" { Text "E:/Digital Design and Computer Architecture/Digital-Logic-in-SystemVerilog/DE0_CV_golden_top.v" 91 0 0 } } { "temporary_test_loc" "" { Generic "E:/Digital Design and Computer Architecture/Digital-Logic-in-SystemVerilog/" { { 0 { 0 ""} 0 121 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1761034801607 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[34\] a permanently disabled " "Pin GPIO_1\[34\] has a permanently disabled output enable" {  } { { "c:/intelfpga_standard/24.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_standard/24.1std/quartus/bin64/pin_planner.ppl" { GPIO_1[34] } } } { "c:/intelfpga_standard/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_standard/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[34\]" } } } } { "DE0_CV_golden_top.v" "" { Text "E:/Digital Design and Computer Architecture/Digital-Logic-in-SystemVerilog/DE0_CV_golden_top.v" 91 0 0 } } { "temporary_test_loc" "" { Generic "E:/Digital Design and Computer Architecture/Digital-Logic-in-SystemVerilog/" { { 0 { 0 ""} 0 122 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1761034801607 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[35\] a permanently disabled " "Pin GPIO_1\[35\] has a permanently disabled output enable" {  } { { "c:/intelfpga_standard/24.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_standard/24.1std/quartus/bin64/pin_planner.ppl" { GPIO_1[35] } } } { "c:/intelfpga_standard/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_standard/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[35\]" } } } } { "DE0_CV_golden_top.v" "" { Text "E:/Digital Design and Computer Architecture/Digital-Logic-in-SystemVerilog/DE0_CV_golden_top.v" 91 0 0 } } { "temporary_test_loc" "" { Generic "E:/Digital Design and Computer Architecture/Digital-Logic-in-SystemVerilog/" { { 0 { 0 ""} 0 123 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1761034801607 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "PS2_CLK a permanently disabled " "Pin PS2_CLK has a permanently disabled output enable" {  } { { "c:/intelfpga_standard/24.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_standard/24.1std/quartus/bin64/pin_planner.ppl" { PS2_CLK } } } { "c:/intelfpga_standard/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_standard/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_CLK" } } } } { "DE0_CV_golden_top.v" "" { Text "E:/Digital Design and Computer Architecture/Digital-Logic-in-SystemVerilog/DE0_CV_golden_top.v" 127 0 0 } } { "temporary_test_loc" "" { Generic "E:/Digital Design and Computer Architecture/Digital-Logic-in-SystemVerilog/" { { 0 { 0 ""} 0 218 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1761034801607 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "PS2_CLK2 a permanently disabled " "Pin PS2_CLK2 has a permanently disabled output enable" {  } { { "c:/intelfpga_standard/24.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_standard/24.1std/quartus/bin64/pin_planner.ppl" { PS2_CLK2 } } } { "c:/intelfpga_standard/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_standard/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_CLK2" } } } } { "DE0_CV_golden_top.v" "" { Text "E:/Digital Design and Computer Architecture/Digital-Logic-in-SystemVerilog/DE0_CV_golden_top.v" 128 0 0 } } { "temporary_test_loc" "" { Generic "E:/Digital Design and Computer Architecture/Digital-Logic-in-SystemVerilog/" { { 0 { 0 ""} 0 219 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1761034801607 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "PS2_DAT a permanently disabled " "Pin PS2_DAT has a permanently disabled output enable" {  } { { "c:/intelfpga_standard/24.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_standard/24.1std/quartus/bin64/pin_planner.ppl" { PS2_DAT } } } { "c:/intelfpga_standard/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_standard/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_DAT" } } } } { "DE0_CV_golden_top.v" "" { Text "E:/Digital Design and Computer Architecture/Digital-Logic-in-SystemVerilog/DE0_CV_golden_top.v" 129 0 0 } } { "temporary_test_loc" "" { Generic "E:/Digital Design and Computer Architecture/Digital-Logic-in-SystemVerilog/" { { 0 { 0 ""} 0 220 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1761034801607 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "PS2_DAT2 a permanently disabled " "Pin PS2_DAT2 has a permanently disabled output enable" {  } { { "c:/intelfpga_standard/24.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_standard/24.1std/quartus/bin64/pin_planner.ppl" { PS2_DAT2 } } } { "c:/intelfpga_standard/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_standard/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_DAT2" } } } } { "DE0_CV_golden_top.v" "" { Text "E:/Digital Design and Computer Architecture/Digital-Logic-in-SystemVerilog/DE0_CV_golden_top.v" 130 0 0 } } { "temporary_test_loc" "" { Generic "E:/Digital Design and Computer Architecture/Digital-Logic-in-SystemVerilog/" { { 0 { 0 ""} 0 221 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1761034801607 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SD_CMD a permanently disabled " "Pin SD_CMD has a permanently disabled output enable" {  } { { "c:/intelfpga_standard/24.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_standard/24.1std/quartus/bin64/pin_planner.ppl" { SD_CMD } } } { "c:/intelfpga_standard/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_standard/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_CMD" } } } } { "DE0_CV_golden_top.v" "" { Text "E:/Digital Design and Computer Architecture/Digital-Logic-in-SystemVerilog/DE0_CV_golden_top.v" 139 0 0 } } { "temporary_test_loc" "" { Generic "E:/Digital Design and Computer Architecture/Digital-Logic-in-SystemVerilog/" { { 0 { 0 ""} 0 224 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1761034801607 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SD_DATA\[0\] a permanently disabled " "Pin SD_DATA\[0\] has a permanently disabled output enable" {  } { { "c:/intelfpga_standard/24.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_standard/24.1std/quartus/bin64/pin_planner.ppl" { SD_DATA[0] } } } { "c:/intelfpga_standard/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_standard/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_DATA\[0\]" } } } } { "DE0_CV_golden_top.v" "" { Text "E:/Digital Design and Computer Architecture/Digital-Logic-in-SystemVerilog/DE0_CV_golden_top.v" 140 0 0 } } { "temporary_test_loc" "" { Generic "E:/Digital Design and Computer Architecture/Digital-Logic-in-SystemVerilog/" { { 0 { 0 ""} 0 180 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1761034801607 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SD_DATA\[1\] a permanently disabled " "Pin SD_DATA\[1\] has a permanently disabled output enable" {  } { { "c:/intelfpga_standard/24.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_standard/24.1std/quartus/bin64/pin_planner.ppl" { SD_DATA[1] } } } { "c:/intelfpga_standard/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_standard/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_DATA\[1\]" } } } } { "DE0_CV_golden_top.v" "" { Text "E:/Digital Design and Computer Architecture/Digital-Logic-in-SystemVerilog/DE0_CV_golden_top.v" 140 0 0 } } { "temporary_test_loc" "" { Generic "E:/Digital Design and Computer Architecture/Digital-Logic-in-SystemVerilog/" { { 0 { 0 ""} 0 181 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1761034801607 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SD_DATA\[2\] a permanently disabled " "Pin SD_DATA\[2\] has a permanently disabled output enable" {  } { { "c:/intelfpga_standard/24.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_standard/24.1std/quartus/bin64/pin_planner.ppl" { SD_DATA[2] } } } { "c:/intelfpga_standard/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_standard/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_DATA\[2\]" } } } } { "DE0_CV_golden_top.v" "" { Text "E:/Digital Design and Computer Architecture/Digital-Logic-in-SystemVerilog/DE0_CV_golden_top.v" 140 0 0 } } { "temporary_test_loc" "" { Generic "E:/Digital Design and Computer Architecture/Digital-Logic-in-SystemVerilog/" { { 0 { 0 ""} 0 182 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1761034801607 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SD_DATA\[3\] a permanently disabled " "Pin SD_DATA\[3\] has a permanently disabled output enable" {  } { { "c:/intelfpga_standard/24.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_standard/24.1std/quartus/bin64/pin_planner.ppl" { SD_DATA[3] } } } { "c:/intelfpga_standard/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_standard/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_DATA\[3\]" } } } } { "DE0_CV_golden_top.v" "" { Text "E:/Digital Design and Computer Architecture/Digital-Logic-in-SystemVerilog/DE0_CV_golden_top.v" 140 0 0 } } { "temporary_test_loc" "" { Generic "E:/Digital Design and Computer Architecture/Digital-Logic-in-SystemVerilog/" { { 0 { 0 ""} 0 183 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1761034801607 ""}  } {  } 0 169064 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1761034801607 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "E:/Digital Design and Computer Architecture/Digital-Logic-in-SystemVerilog/output_files/4bit-Adder.fit.smsg " "Generated suppressed messages file E:/Digital Design and Computer Architecture/Digital-Logic-in-SystemVerilog/output_files/4bit-Adder.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1761034801674 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 8 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 8 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "7524 " "Peak virtual memory: 7524 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1761034802094 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Oct 21 11:20:02 2025 " "Processing ended: Tue Oct 21 11:20:02 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1761034802094 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:28 " "Elapsed time: 00:00:28" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1761034802094 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:02:27 " "Total CPU time (on all processors): 00:02:27" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1761034802094 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1761034802094 ""}
