// Seed: 2669206882
module module_0 (
    input wor id_0,
    output supply1 id_1,
    input supply0 id_2,
    output uwire id_3,
    input wire id_4,
    input supply0 id_5,
    input wand id_6,
    input supply1 id_7,
    input tri0 id_8,
    input wor id_9,
    output tri1 id_10,
    input wor id_11,
    output supply1 id_12,
    input wand id_13,
    output tri id_14
);
  wire id_16;
  assign module_1.id_3 = 0;
  logic id_17;
  ;
  logic id_18;
  always @(posedge -1 or negedge 1) $clog2(83);
  ;
endmodule
module module_1 (
    input uwire id_0,
    input tri id_1,
    output supply0 id_2,
    output uwire id_3,
    input tri0 id_4,
    output tri0 id_5,
    output wor id_6,
    output tri1 id_7,
    output logic id_8,
    output logic id_9,
    input tri id_10,
    output wand id_11,
    output tri0 id_12,
    input tri id_13,
    input supply0 id_14,
    input tri0 id_15,
    input tri id_16,
    input tri0 id_17,
    input uwire id_18,
    input wand id_19,
    input tri1 id_20,
    output tri0 id_21
);
  wire id_23;
  module_0 modCall_1 (
      id_20,
      id_11,
      id_19,
      id_6,
      id_4,
      id_0,
      id_13,
      id_19,
      id_19,
      id_20,
      id_11,
      id_1,
      id_7,
      id_14,
      id_6
  );
  initial begin : LABEL_0
    id_8 <= -1;
    id_9 <= -1;
  end
endmodule
