v 4
file . "sl2_tb.vhdl" "8deeed6f1fdd215dc7bd79f7f26a4ac4c87a3a00" "20220121143736.205":
  entity sl2_tb at 1( 0) + 0 on 27;
  architecture testbench of sl2_tb at 8( 109) + 0 on 28;
file . "sl2.vhdl" "5ea68d8af8759c981d28ea5c9a00384d3de74a0f" "20220121143734.472":
  entity sl2 at 4( 180) + 0 on 25;
  architecture behavior of sl2 at 14( 349) + 0 on 26;
