INFO: [HLS 200-10] Running 'C:/Xilinx/Vitis/2020.1/bin/unwrapped/win64.o/vitis_hls.exe'
INFO: [HLS 200-10] For user 'valen' on host 'laptop-me665jgb' (Windows NT_amd64 version 6.2) on Fri May 19 07:24:31 +0200 2023
INFO: [HLS 200-10] In directory 'C:/Users/valen/Documents/repos/UZ/ultrazohm_sw/ip_cores'
Sourcing Tcl script 'C:/Users/valen/Documents/repos/UZ/ultrazohm_sw/ip_cores/uz_VSD/solution1/csynth.tcl'
INFO: [HLS 200-10] Opening project 'C:/Users/valen/Documents/repos/UZ/ultrazohm_sw/ip_cores/uz_VSD'.
INFO: [HLS 200-10] Adding design file 'uz_VSD/uz_VSD.cpp' to the project
INFO: [HLS 200-10] Adding test bench file 'uz_VSD/test_uz_VSD.cpp' to the project
INFO: [HLS 200-10] Opening solution 'C:/Users/valen/Documents/repos/UZ/ultrazohm_sw/ip_cores/uz_VSD/solution1'.
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu19eg-ffve1924-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
Resolution: For help on HLS 200-1505 see www.xilinx.com/html_docs/xilinx2020_1/hls-guidance/200-1505.html
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Analyzing design file 'uz_VSD/uz_VSD.cpp' ... 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' target.
INFO: [HLS 214-131] Inlining function 'multiply(float, float, float*)' into 'multiply_line(int, float const*, float*)' (uz_VSD/uz_VSD.cpp:45:2)
INFO: [HLS 214-131] Inlining function 'multiply(float, float, float*)' into 'multiply_line(int, float const*, float*)' (uz_VSD/uz_VSD.cpp:50:2)
INFO: [HLS 214-131] Inlining function 'multiply(float, float, float*)' into 'multiply_line(int, float const*, float*)' (uz_VSD/uz_VSD.cpp:49:2)
INFO: [HLS 214-131] Inlining function 'multiply(float, float, float*)' into 'multiply_line(int, float const*, float*)' (uz_VSD/uz_VSD.cpp:48:2)
INFO: [HLS 214-131] Inlining function 'multiply(float, float, float*)' into 'multiply_line(int, float const*, float*)' (uz_VSD/uz_VSD.cpp:47:2)
INFO: [HLS 214-131] Inlining function 'multiply(float, float, float*)' into 'multiply_line(int, float const*, float*)' (uz_VSD/uz_VSD.cpp:46:2)
INFO: [HLS 214-131] Inlining function 'uz_6ph_arraymul(int, float const*, float*)' into 'uz_VSD_6ph_asym(float*, float*, float*, float*, float*, float*, float*)' (uz_VSD/uz_VSD.cpp:12:2)
INFO: [HLS 214-131] Inlining function 'uz_6ph_arraymul(int, float const*, float*)' into 'uz_VSD_6ph_asym(float*, float*, float*, float*, float*, float*, float*)' (uz_VSD/uz_VSD.cpp:13:2)
INFO: [HLS 214-131] Inlining function 'uz_6ph_arraymul(int, float const*, float*)' into 'uz_VSD_6ph_asym(float*, float*, float*, float*, float*, float*, float*)' (uz_VSD/uz_VSD.cpp:14:2)
INFO: [HLS 214-131] Inlining function 'uz_6ph_arraymul(int, float const*, float*)' into 'uz_VSD_6ph_asym(float*, float*, float*, float*, float*, float*, float*)' (uz_VSD/uz_VSD.cpp:15:2)
INFO: [HLS 214-131] Inlining function 'uz_6ph_arraymul(int, float const*, float*)' into 'uz_VSD_6ph_asym(float*, float*, float*, float*, float*, float*, float*)' (uz_VSD/uz_VSD.cpp:16:2)
INFO: [HLS 214-131] Inlining function 'uz_6ph_arraymul(int, float const*, float*)' into 'uz_VSD_6ph_asym(float*, float*, float*, float*, float*, float*, float*)' (uz_VSD/uz_VSD.cpp:17:2)
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 993.859 ; gain = 896.234
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 993.859 ; gain = 896.234
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:07 ; elapsed = 00:00:11 . Memory (MB): peak = 993.859 ; gain = 896.234
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:07 ; elapsed = 00:00:11 . Memory (MB): peak = 993.859 ; gain = 896.234
INFO: [XFORM 203-102] Partitioning array 'products' (uz_VSD/uz_VSD.cpp:24) automatically.
INFO: [XFORM 203-102] Partitioning array 'cpy_in' (uz_VSD/uz_VSD.cpp:10) automatically.
INFO: [XFORM 203-102] Partitioning array 'vsd_mat' in dimension 2 automatically.
WARNING: [HLS 200-786] Detected dataflow-on-top in function  'uz_VSD_6ph_asym'  with default interface mode 'ap_ctrl_hs'. Overlapped execution of successive kernel calls will not happen unless interface mode 'ap_ctrl_chain' is used (or 'ap_ctrl_none' for a purely data-driven design).
Resolution: For help on HLS 200-786 see www.xilinx.com/html_docs/xilinx2020_1/hls-guidance/200-786.html
INFO: [XFORM 203-712] Applying dataflow to function 'multiply_line11', detected/extracted 8 process function(s): 
	 'multiply_line11.entry145'
	 'multiply_line11_Block_.split1_proc144'
	 '__prop_ret_products_OC_0_dc_proc'
	 '__prop_ret_products_OC_1_dc_proc'
	 '__prop_ret_products_OC_2_dc_proc'
	 '__prop_ret_products_OC_3_dc_proc'
	 '__prop_ret_products_OC_4_dc_proc'
	 '__prop_ret_products_OC_5_dc_proc'.
INFO: [XFORM 203-712] Applying dataflow to function 'multiply_line12', detected/extracted 8 process function(s): 
	 'multiply_line12.entry155'
	 'multiply_line12_Block_.split1_proc154'
	 '__prop_ret_products_OC_0_dc_proc62'
	 '__prop_ret_products_OC_1_dc_proc63'
	 '__prop_ret_products_OC_2_dc_proc64'
	 '__prop_ret_products_OC_3_dc_proc65'
	 '__prop_ret_products_OC_4_dc_proc66'
	 '__prop_ret_products_OC_5_dc_proc67'.
INFO: [XFORM 203-712] Applying dataflow to function 'multiply_line13', detected/extracted 8 process function(s): 
	 'multiply_line13.entry165'
	 'multiply_line13_Block_.split1_proc164'
	 '__prop_ret_products_OC_0_dc_proc81'
	 '__prop_ret_products_OC_1_dc_proc82'
	 '__prop_ret_products_OC_2_dc_proc83'
	 '__prop_ret_products_OC_3_dc_proc84'
	 '__prop_ret_products_OC_4_dc_proc85'
	 '__prop_ret_products_OC_5_dc_proc86'.
INFO: [XFORM 203-712] Applying dataflow to function 'multiply_line14', detected/extracted 8 process function(s): 
	 'multiply_line14.entry175'
	 'multiply_line14_Block_.split1_proc174'
	 '__prop_ret_products_OC_0_dc_proc100'
	 '__prop_ret_products_OC_1_dc_proc101'
	 '__prop_ret_products_OC_2_dc_proc102'
	 '__prop_ret_products_OC_3_dc_proc103'
	 '__prop_ret_products_OC_4_dc_proc104'
	 '__prop_ret_products_OC_5_dc_proc105'.
INFO: [XFORM 203-712] Applying dataflow to function 'multiply_line15', detected/extracted 8 process function(s): 
	 'multiply_line15.entry185'
	 'multiply_line15_Block_.split1_proc184'
	 '__prop_ret_products_OC_0_dc_proc119'
	 '__prop_ret_products_OC_1_dc_proc120'
	 '__prop_ret_products_OC_2_dc_proc121'
	 '__prop_ret_products_OC_3_dc_proc122'
	 '__prop_ret_products_OC_4_dc_proc123'
	 '__prop_ret_products_OC_5_dc_proc124'.
INFO: [XFORM 203-712] Applying dataflow to function 'multiply_line16', detected/extracted 7 process function(s): 
	 'multiply_line16_Block_.split1_proc'
	 '__prop_ret_products_OC_0_dc_proc132'
	 '__prop_ret_products_OC_1_dc_proc133'
	 '__prop_ret_products_OC_2_dc_proc134'
	 '__prop_ret_products_OC_3_dc_proc135'
	 '__prop_ret_products_OC_4_dc_proc136'
	 '__prop_ret_products_OC_5_dc_proc137'.
INFO: [XFORM 203-712] Applying dataflow to function 'uz_VSD_6ph_asym', detected/extracted 43 process function(s): 
	 'Block_.split13_proc'
	 'multiply_line11'
	 'Block_.split1320_proc'
	 'Block_.split1326_proc'
	 'Block_.split1332_proc'
	 'Block_.split1338_proc'
	 'Block_.split1344_proc'
	 'Block_.split1350_proc'
	 'multiply_line12'
	 'Block_.split1358_proc'
	 'Block_.split1364_proc'
	 'Block_.split1370_proc'
	 'Block_.split1376_proc'
	 'Block_.split1382_proc'
	 'Block_.split1388_proc'
	 'multiply_line13'
	 'Block_.split1396_proc'
	 'Block_.split13102_proc'
	 'Block_.split13108_proc'
	 'Block_.split13114_proc'
	 'Block_.split13120_proc'
	 'Block_.split13126_proc'
	 'multiply_line14'
	 'Block_.split13134_proc'
	 'Block_.split13140_proc'
	 'Block_.split13146_proc'
	 'Block_.split13152_proc'
	 'Block_.split13158_proc'
	 'Block_.split13164_proc'
	 'multiply_line15'
	 'Block_.split13172_proc'
	 'Block_.split13178_proc'
	 'Block_.split13184_proc'
	 'Block_.split13190_proc'
	 'Block_.split13196_proc'
	 'Block_.split13202_proc'
	 'multiply_line16'
	 'Block_.split13210_proc'
	 'Block_.split13216_proc'
	 'Block_.split13222_proc'
	 'Block_.split13228_proc'
	 'Block_.split13234_proc'
	 'Block_.split13240_proc'.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:14 ; elapsed = 00:00:18 . Memory (MB): peak = 993.859 ; gain = 896.234
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:21 ; elapsed = 00:00:26 . Memory (MB): peak = 1073.645 ; gain = 976.020
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'uz_VSD_6ph_asym' ...
WARNING: [SYN 201-103] Legalizing function name 'Block_.split13_proc' to 'Block_split13_proc'.
WARNING: [SYN 201-103] Legalizing function name 'multiply_line11.entry145' to 'multiply_line11_entry145'.
WARNING: [SYN 201-103] Legalizing function name 'multiply_line11_Block_.split1_proc144' to 'multiply_line11_Block_split1_proc144'.
WARNING: [SYN 201-103] Legalizing function name '__prop_ret_products_OC_0_dc_proc' to 'p_prop_ret_products_OC_0_dc_proc'.
WARNING: [SYN 201-103] Legalizing function name '__prop_ret_products_OC_1_dc_proc' to 'p_prop_ret_products_OC_1_dc_proc'.
WARNING: [SYN 201-103] Legalizing function name '__prop_ret_products_OC_2_dc_proc' to 'p_prop_ret_products_OC_2_dc_proc'.
WARNING: [SYN 201-103] Legalizing function name '__prop_ret_products_OC_3_dc_proc' to 'p_prop_ret_products_OC_3_dc_proc'.
WARNING: [SYN 201-103] Legalizing function name '__prop_ret_products_OC_4_dc_proc' to 'p_prop_ret_products_OC_4_dc_proc'.
WARNING: [SYN 201-103] Legalizing function name '__prop_ret_products_OC_5_dc_proc' to 'p_prop_ret_products_OC_5_dc_proc'.
WARNING: [SYN 201-103] Legalizing function name 'Block_.split1320_proc' to 'Block_split1320_proc'.
WARNING: [SYN 201-103] Legalizing function name 'Block_.split1326_proc' to 'Block_split1326_proc'.
WARNING: [SYN 201-103] Legalizing function name 'Block_.split1332_proc' to 'Block_split1332_proc'.
WARNING: [SYN 201-103] Legalizing function name 'Block_.split1338_proc' to 'Block_split1338_proc'.
WARNING: [SYN 201-103] Legalizing function name 'Block_.split1344_proc' to 'Block_split1344_proc'.
WARNING: [SYN 201-103] Legalizing function name 'Block_.split1350_proc' to 'Block_split1350_proc'.
WARNING: [SYN 201-103] Legalizing function name 'multiply_line12.entry155' to 'multiply_line12_entry155'.
WARNING: [SYN 201-103] Legalizing function name 'multiply_line12_Block_.split1_proc154' to 'multiply_line12_Block_split1_proc154'.
WARNING: [SYN 201-103] Legalizing function name '__prop_ret_products_OC_0_dc_proc62' to 'p_prop_ret_products_OC_0_dc_proc62'.
WARNING: [SYN 201-103] Legalizing function name '__prop_ret_products_OC_1_dc_proc63' to 'p_prop_ret_products_OC_1_dc_proc63'.
WARNING: [SYN 201-103] Legalizing function name '__prop_ret_products_OC_2_dc_proc64' to 'p_prop_ret_products_OC_2_dc_proc64'.
WARNING: [SYN 201-103] Legalizing function name '__prop_ret_products_OC_3_dc_proc65' to 'p_prop_ret_products_OC_3_dc_proc65'.
WARNING: [SYN 201-103] Legalizing function name '__prop_ret_products_OC_4_dc_proc66' to 'p_prop_ret_products_OC_4_dc_proc66'.
WARNING: [SYN 201-103] Legalizing function name '__prop_ret_products_OC_5_dc_proc67' to 'p_prop_ret_products_OC_5_dc_proc67'.
WARNING: [SYN 201-103] Legalizing function name 'Block_.split1358_proc' to 'Block_split1358_proc'.
WARNING: [SYN 201-103] Legalizing function name 'Block_.split1364_proc' to 'Block_split1364_proc'.
WARNING: [SYN 201-103] Legalizing function name 'Block_.split1370_proc' to 'Block_split1370_proc'.
WARNING: [SYN 201-103] Legalizing function name 'Block_.split1376_proc' to 'Block_split1376_proc'.
WARNING: [SYN 201-103] Legalizing function name 'Block_.split1382_proc' to 'Block_split1382_proc'.
WARNING: [SYN 201-103] Legalizing function name 'Block_.split1388_proc' to 'Block_split1388_proc'.
WARNING: [SYN 201-103] Legalizing function name 'multiply_line13.entry165' to 'multiply_line13_entry165'.
WARNING: [SYN 201-103] Legalizing function name 'multiply_line13_Block_.split1_proc164' to 'multiply_line13_Block_split1_proc164'.
WARNING: [SYN 201-103] Legalizing function name '__prop_ret_products_OC_0_dc_proc81' to 'p_prop_ret_products_OC_0_dc_proc81'.
WARNING: [SYN 201-103] Legalizing function name '__prop_ret_products_OC_1_dc_proc82' to 'p_prop_ret_products_OC_1_dc_proc82'.
WARNING: [SYN 201-103] Legalizing function name '__prop_ret_products_OC_2_dc_proc83' to 'p_prop_ret_products_OC_2_dc_proc83'.
WARNING: [SYN 201-103] Legalizing function name '__prop_ret_products_OC_3_dc_proc84' to 'p_prop_ret_products_OC_3_dc_proc84'.
WARNING: [SYN 201-103] Legalizing function name '__prop_ret_products_OC_4_dc_proc85' to 'p_prop_ret_products_OC_4_dc_proc85'.
WARNING: [SYN 201-103] Legalizing function name '__prop_ret_products_OC_5_dc_proc86' to 'p_prop_ret_products_OC_5_dc_proc86'.
WARNING: [SYN 201-103] Legalizing function name 'Block_.split1396_proc' to 'Block_split1396_proc'.
WARNING: [SYN 201-103] Legalizing function name 'Block_.split13102_proc' to 'Block_split13102_proc'.
WARNING: [SYN 201-103] Legalizing function name 'Block_.split13108_proc' to 'Block_split13108_proc'.
WARNING: [SYN 201-103] Legalizing function name 'Block_.split13114_proc' to 'Block_split13114_proc'.
WARNING: [SYN 201-103] Legalizing function name 'Block_.split13120_proc' to 'Block_split13120_proc'.
WARNING: [SYN 201-103] Legalizing function name 'Block_.split13126_proc' to 'Block_split13126_proc'.
WARNING: [SYN 201-103] Legalizing function name 'multiply_line14.entry175' to 'multiply_line14_entry175'.
WARNING: [SYN 201-103] Legalizing function name 'multiply_line14_Block_.split1_proc174' to 'multiply_line14_Block_split1_proc174'.
WARNING: [SYN 201-103] Legalizing function name '__prop_ret_products_OC_0_dc_proc100' to 'p_prop_ret_products_OC_0_dc_proc100'.
WARNING: [SYN 201-103] Legalizing function name '__prop_ret_products_OC_1_dc_proc101' to 'p_prop_ret_products_OC_1_dc_proc101'.
WARNING: [SYN 201-103] Legalizing function name '__prop_ret_products_OC_2_dc_proc102' to 'p_prop_ret_products_OC_2_dc_proc102'.
WARNING: [SYN 201-103] Legalizing function name '__prop_ret_products_OC_3_dc_proc103' to 'p_prop_ret_products_OC_3_dc_proc103'.
WARNING: [SYN 201-103] Legalizing function name '__prop_ret_products_OC_4_dc_proc104' to 'p_prop_ret_products_OC_4_dc_proc104'.
WARNING: [SYN 201-103] Legalizing function name '__prop_ret_products_OC_5_dc_proc105' to 'p_prop_ret_products_OC_5_dc_proc105'.
WARNING: [SYN 201-103] Legalizing function name 'Block_.split13134_proc' to 'Block_split13134_proc'.
WARNING: [SYN 201-103] Legalizing function name 'Block_.split13140_proc' to 'Block_split13140_proc'.
WARNING: [SYN 201-103] Legalizing function name 'Block_.split13146_proc' to 'Block_split13146_proc'.
WARNING: [SYN 201-103] Legalizing function name 'Block_.split13152_proc' to 'Block_split13152_proc'.
WARNING: [SYN 201-103] Legalizing function name 'Block_.split13158_proc' to 'Block_split13158_proc'.
WARNING: [SYN 201-103] Legalizing function name 'Block_.split13164_proc' to 'Block_split13164_proc'.
WARNING: [SYN 201-103] Legalizing function name 'multiply_line15.entry185' to 'multiply_line15_entry185'.
WARNING: [SYN 201-103] Legalizing function name 'multiply_line15_Block_.split1_proc184' to 'multiply_line15_Block_split1_proc184'.
WARNING: [SYN 201-103] Legalizing function name '__prop_ret_products_OC_0_dc_proc119' to 'p_prop_ret_products_OC_0_dc_proc119'.
WARNING: [SYN 201-103] Legalizing function name '__prop_ret_products_OC_1_dc_proc120' to 'p_prop_ret_products_OC_1_dc_proc120'.
WARNING: [SYN 201-103] Legalizing function name '__prop_ret_products_OC_2_dc_proc121' to 'p_prop_ret_products_OC_2_dc_proc121'.
WARNING: [SYN 201-103] Legalizing function name '__prop_ret_products_OC_3_dc_proc122' to 'p_prop_ret_products_OC_3_dc_proc122'.
WARNING: [SYN 201-103] Legalizing function name '__prop_ret_products_OC_4_dc_proc123' to 'p_prop_ret_products_OC_4_dc_proc123'.
WARNING: [SYN 201-103] Legalizing function name '__prop_ret_products_OC_5_dc_proc124' to 'p_prop_ret_products_OC_5_dc_proc124'.
WARNING: [SYN 201-103] Legalizing function name 'Block_.split13172_proc' to 'Block_split13172_proc'.
WARNING: [SYN 201-103] Legalizing function name 'Block_.split13178_proc' to 'Block_split13178_proc'.
WARNING: [SYN 201-103] Legalizing function name 'Block_.split13184_proc' to 'Block_split13184_proc'.
WARNING: [SYN 201-103] Legalizing function name 'Block_.split13190_proc' to 'Block_split13190_proc'.
WARNING: [SYN 201-103] Legalizing function name 'Block_.split13196_proc' to 'Block_split13196_proc'.
WARNING: [SYN 201-103] Legalizing function name 'Block_.split13202_proc' to 'Block_split13202_proc'.
WARNING: [SYN 201-103] Legalizing function name 'multiply_line16_Block_.split1_proc' to 'multiply_line16_Block_split1_proc'.
WARNING: [SYN 201-103] Legalizing function name '__prop_ret_products_OC_0_dc_proc132' to 'p_prop_ret_products_OC_0_dc_proc132'.
WARNING: [SYN 201-103] Legalizing function name '__prop_ret_products_OC_1_dc_proc133' to 'p_prop_ret_products_OC_1_dc_proc133'.
WARNING: [SYN 201-103] Legalizing function name '__prop_ret_products_OC_2_dc_proc134' to 'p_prop_ret_products_OC_2_dc_proc134'.
WARNING: [SYN 201-103] Legalizing function name '__prop_ret_products_OC_3_dc_proc135' to 'p_prop_ret_products_OC_3_dc_proc135'.
WARNING: [SYN 201-103] Legalizing function name '__prop_ret_products_OC_4_dc_proc136' to 'p_prop_ret_products_OC_4_dc_proc136'.
WARNING: [SYN 201-103] Legalizing function name '__prop_ret_products_OC_5_dc_proc137' to 'p_prop_ret_products_OC_5_dc_proc137'.
WARNING: [SYN 201-103] Legalizing function name 'Block_.split13210_proc' to 'Block_split13210_proc'.
WARNING: [SYN 201-103] Legalizing function name 'Block_.split13216_proc' to 'Block_split13216_proc'.
WARNING: [SYN 201-103] Legalizing function name 'Block_.split13222_proc' to 'Block_split13222_proc'.
WARNING: [SYN 201-103] Legalizing function name 'Block_.split13228_proc' to 'Block_split13228_proc'.
WARNING: [SYN 201-103] Legalizing function name 'Block_.split13234_proc' to 'Block_split13234_proc'.
WARNING: [SYN 201-103] Legalizing function name 'Block_.split13240_proc' to 'Block_split13240_proc'.
WARNING: [SYN 201-107] Renaming port name 'uz_VSD_6ph_asym/in' to 'uz_VSD_6ph_asym/in_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_split13_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 26.982 seconds; current allocated memory: 1009.662 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.122 seconds; current allocated memory: 1009.839 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'multiply_line11_entry145' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.124 seconds; current allocated memory: 1009.914 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.111 seconds; current allocated memory: 1010.083 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'multiply_line11_Block_split1_proc144' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.126 seconds; current allocated memory: 1010.208 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.118 seconds; current allocated memory: 1010.506 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_prop_ret_products_OC_0_dc_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.125 seconds; current allocated memory: 1010.530 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.109 seconds; current allocated memory: 1010.581 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_prop_ret_products_OC_1_dc_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.109 seconds; current allocated memory: 1010.605 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.113 seconds; current allocated memory: 1010.656 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_prop_ret_products_OC_2_dc_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.114 seconds; current allocated memory: 1010.710 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.114 seconds; current allocated memory: 1010.761 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_prop_ret_products_OC_3_dc_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.113 seconds; current allocated memory: 1010.814 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.113 seconds; current allocated memory: 1010.865 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_prop_ret_products_OC_4_dc_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.112 seconds; current allocated memory: 1010.889 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.112 seconds; current allocated memory: 1010.969 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_prop_ret_products_OC_5_dc_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.111 seconds; current allocated memory: 1010.994 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.114 seconds; current allocated memory: 1011.044 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'multiply_line11' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [HLS 200-871] Estimated clock period (8.92375ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).
Resolution: For help on HLS 200-871 see www.xilinx.com/html_docs/xilinx2020_1/hls-guidance/200-871.html
WARNING: [HLS 200-1016] The critical path in module 'multiply_line11' consists of the following:	'call' operation ('call_ret', uz_VSD/uz_VSD.cpp:34) to 'multiply_line11_Block_.split1_proc144' [51]  (7.02 ns)
	'call' operation ('_ln34', uz_VSD/uz_VSD.cpp:34) to '__prop_ret_products_OC_5_dc_proc' [69]  (1.91 ns)

Resolution: For help on HLS 200-1016 see www.xilinx.com/html_docs/xilinx2020_1/hls-guidance/200-1016.html
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.143 seconds; current allocated memory: 1011.154 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.146 seconds; current allocated memory: 1011.447 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_split1320_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.134 seconds; current allocated memory: 1011.527 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.118 seconds; current allocated memory: 1011.568 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_split1326_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 1011.601 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.122 seconds; current allocated memory: 1011.658 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_split1332_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.123 seconds; current allocated memory: 1011.690 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.137 seconds; current allocated memory: 1011.777 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_split1338_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.125 seconds; current allocated memory: 1011.809 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.126 seconds; current allocated memory: 1011.895 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_split1344_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.13 seconds; current allocated memory: 1011.927 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.124 seconds; current allocated memory: 1011.984 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_split1350_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.203 seconds; current allocated memory: 1012.050 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.182 seconds; current allocated memory: 1012.113 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'multiply_line12_entry155' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.126 seconds; current allocated memory: 1012.172 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.125 seconds; current allocated memory: 1012.341 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'multiply_line12_Block_split1_proc154' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.153 seconds; current allocated memory: 1012.446 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.143 seconds; current allocated memory: 1012.782 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_prop_ret_products_OC_0_dc_proc62' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.144 seconds; current allocated memory: 1012.806 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.124 seconds; current allocated memory: 1012.857 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_prop_ret_products_OC_1_dc_proc63' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.123 seconds; current allocated memory: 1012.882 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.124 seconds; current allocated memory: 1012.932 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_prop_ret_products_OC_2_dc_proc64' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.124 seconds; current allocated memory: 1012.986 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.125 seconds; current allocated memory: 1013.037 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_prop_ret_products_OC_3_dc_proc65' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.124 seconds; current allocated memory: 1013.062 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.124 seconds; current allocated memory: 1013.141 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_prop_ret_products_OC_4_dc_proc66' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.123 seconds; current allocated memory: 1013.165 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.125 seconds; current allocated memory: 1013.245 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_prop_ret_products_OC_5_dc_proc67' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.126 seconds; current allocated memory: 1013.270 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.126 seconds; current allocated memory: 1013.321 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'multiply_line12' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [HLS 200-871] Estimated clock period (8.92375ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).
Resolution: For help on HLS 200-871 see www.xilinx.com/html_docs/xilinx2020_1/hls-guidance/200-871.html
WARNING: [HLS 200-1016] The critical path in module 'multiply_line12' consists of the following:	'call' operation ('call_ret', uz_VSD/uz_VSD.cpp:34) to 'multiply_line12_Block_.split1_proc154' [51]  (7.02 ns)
	'call' operation ('_ln34', uz_VSD/uz_VSD.cpp:34) to '__prop_ret_products_OC_5_dc_proc67' [69]  (1.91 ns)

Resolution: For help on HLS 200-1016 see www.xilinx.com/html_docs/xilinx2020_1/hls-guidance/200-1016.html
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.16 seconds; current allocated memory: 1013.431 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.156 seconds; current allocated memory: 1013.723 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_split1358_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.149 seconds; current allocated memory: 1013.774 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.131 seconds; current allocated memory: 1013.844 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_split1364_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.132 seconds; current allocated memory: 1013.877 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.139 seconds; current allocated memory: 1013.934 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_split1370_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.14 seconds; current allocated memory: 1013.966 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.14 seconds; current allocated memory: 1014.053 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_split1376_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.139 seconds; current allocated memory: 1014.085 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.139 seconds; current allocated memory: 1014.142 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_split1382_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.139 seconds; current allocated memory: 1014.203 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.139 seconds; current allocated memory: 1014.260 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_split1388_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.14 seconds; current allocated memory: 1014.326 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.138 seconds; current allocated memory: 1014.389 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'multiply_line13_entry165' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.142 seconds; current allocated memory: 1014.448 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.139 seconds; current allocated memory: 1014.617 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'multiply_line13_Block_split1_proc164' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.16 seconds; current allocated memory: 1014.722 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.148 seconds; current allocated memory: 1015.029 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_prop_ret_products_OC_0_dc_proc81' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.158 seconds; current allocated memory: 1015.083 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.136 seconds; current allocated memory: 1015.133 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_prop_ret_products_OC_1_dc_proc82' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.151 seconds; current allocated memory: 1015.158 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.139 seconds; current allocated memory: 1015.208 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_prop_ret_products_OC_2_dc_proc83' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.27 seconds; current allocated memory: 1015.262 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.14 seconds; current allocated memory: 1015.313 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_prop_ret_products_OC_3_dc_proc84' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.139 seconds; current allocated memory: 1015.338 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.14 seconds; current allocated memory: 1015.388 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_prop_ret_products_OC_4_dc_proc85' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.141 seconds; current allocated memory: 1015.471 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.139 seconds; current allocated memory: 1015.522 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_prop_ret_products_OC_5_dc_proc86' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.141 seconds; current allocated memory: 1015.546 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.146 seconds; current allocated memory: 1015.597 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'multiply_line13' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [HLS 200-871] Estimated clock period (8.92375ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).
Resolution: For help on HLS 200-871 see www.xilinx.com/html_docs/xilinx2020_1/hls-guidance/200-871.html
WARNING: [HLS 200-1016] The critical path in module 'multiply_line13' consists of the following:	'call' operation ('call_ret', uz_VSD/uz_VSD.cpp:34) to 'multiply_line13_Block_.split1_proc164' [51]  (7.02 ns)
	'call' operation ('_ln34', uz_VSD/uz_VSD.cpp:34) to '__prop_ret_products_OC_5_dc_proc86' [69]  (1.91 ns)

Resolution: For help on HLS 200-1016 see www.xilinx.com/html_docs/xilinx2020_1/hls-guidance/200-1016.html
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.179 seconds; current allocated memory: 1015.707 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.171 seconds; current allocated memory: 1016.029 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_split1396_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.165 seconds; current allocated memory: 1016.050 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.144 seconds; current allocated memory: 1016.120 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_split13102_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.146 seconds; current allocated memory: 1016.161 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.152 seconds; current allocated memory: 1016.218 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_split13108_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.152 seconds; current allocated memory: 1016.280 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.148 seconds; current allocated memory: 1016.337 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_split13114_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.151 seconds; current allocated memory: 1016.369 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.152 seconds; current allocated memory: 1016.426 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_split13120_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.157 seconds; current allocated memory: 1016.459 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.148 seconds; current allocated memory: 1016.574 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_split13126_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.155 seconds; current allocated memory: 1016.611 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.153 seconds; current allocated memory: 1016.674 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'multiply_line14_entry175' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.154 seconds; current allocated memory: 1016.732 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.153 seconds; current allocated memory: 1016.901 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'multiply_line14_Block_split1_proc174' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.171 seconds; current allocated memory: 1017.036 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.161 seconds; current allocated memory: 1017.314 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_prop_ret_products_OC_0_dc_proc100' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.173 seconds; current allocated memory: 1017.342 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.15 seconds; current allocated memory: 1017.422 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_prop_ret_products_OC_1_dc_proc101' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.149 seconds; current allocated memory: 1017.446 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.152 seconds; current allocated memory: 1017.526 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_prop_ret_products_OC_2_dc_proc102' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.177 seconds; current allocated memory: 1017.551 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.152 seconds; current allocated memory: 1017.602 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_prop_ret_products_OC_3_dc_proc103' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.153 seconds; current allocated memory: 1017.626 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.152 seconds; current allocated memory: 1017.677 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_prop_ret_products_OC_4_dc_proc104' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.152 seconds; current allocated memory: 1017.759 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.158 seconds; current allocated memory: 1017.810 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_prop_ret_products_OC_5_dc_proc105' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.157 seconds; current allocated memory: 1017.835 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.154 seconds; current allocated memory: 1017.885 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'multiply_line14' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [HLS 200-871] Estimated clock period (8.92375ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).
Resolution: For help on HLS 200-871 see www.xilinx.com/html_docs/xilinx2020_1/hls-guidance/200-871.html
WARNING: [HLS 200-1016] The critical path in module 'multiply_line14' consists of the following:	'call' operation ('call_ret', uz_VSD/uz_VSD.cpp:34) to 'multiply_line14_Block_.split1_proc174' [51]  (7.02 ns)
	'call' operation ('_ln34', uz_VSD/uz_VSD.cpp:34) to '__prop_ret_products_OC_5_dc_proc105' [69]  (1.91 ns)

Resolution: For help on HLS 200-1016 see www.xilinx.com/html_docs/xilinx2020_1/hls-guidance/200-1016.html
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.196 seconds; current allocated memory: 1017.995 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.182 seconds; current allocated memory: 1018.317 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_split13134_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.178 seconds; current allocated memory: 1018.339 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.163 seconds; current allocated memory: 1018.380 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_split13140_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.159 seconds; current allocated memory: 1018.441 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.162 seconds; current allocated memory: 1018.498 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_split13146_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.165 seconds; current allocated memory: 1018.560 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.164 seconds; current allocated memory: 1018.617 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_split13152_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.173 seconds; current allocated memory: 1018.650 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.169 seconds; current allocated memory: 1018.707 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_split13158_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.165 seconds; current allocated memory: 1018.740 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.164 seconds; current allocated memory: 1018.826 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_split13164_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.168 seconds; current allocated memory: 1018.891 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.165 seconds; current allocated memory: 1018.954 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'multiply_line15_entry185' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.166 seconds; current allocated memory: 1019.013 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.164 seconds; current allocated memory: 1019.182 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'multiply_line15_Block_split1_proc184' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.189 seconds; current allocated memory: 1019.316 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.175 seconds; current allocated memory: 1019.593 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_prop_ret_products_OC_0_dc_proc119' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.184 seconds; current allocated memory: 1019.618 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.165 seconds; current allocated memory: 1019.668 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_prop_ret_products_OC_1_dc_proc120' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.196 seconds; current allocated memory: 1019.721 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.168 seconds; current allocated memory: 1019.802 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_prop_ret_products_OC_2_dc_proc121' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.166 seconds; current allocated memory: 1019.826 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.185 seconds; current allocated memory: 1019.877 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_prop_ret_products_OC_3_dc_proc122' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.167 seconds; current allocated memory: 1019.901 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.165 seconds; current allocated memory: 1019.952 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_prop_ret_products_OC_4_dc_proc123' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.167 seconds; current allocated memory: 1020.006 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.168 seconds; current allocated memory: 1020.085 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_prop_ret_products_OC_5_dc_proc124' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.167 seconds; current allocated memory: 1020.110 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.167 seconds; current allocated memory: 1020.160 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'multiply_line15' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [HLS 200-871] Estimated clock period (8.92375ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).
Resolution: For help on HLS 200-871 see www.xilinx.com/html_docs/xilinx2020_1/hls-guidance/200-871.html
WARNING: [HLS 200-1016] The critical path in module 'multiply_line15' consists of the following:	'call' operation ('call_ret', uz_VSD/uz_VSD.cpp:34) to 'multiply_line15_Block_.split1_proc184' [51]  (7.02 ns)
	'call' operation ('_ln34', uz_VSD/uz_VSD.cpp:34) to '__prop_ret_products_OC_5_dc_proc124' [69]  (1.91 ns)

Resolution: For help on HLS 200-1016 see www.xilinx.com/html_docs/xilinx2020_1/hls-guidance/200-1016.html
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.218 seconds; current allocated memory: 1020.270 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.194 seconds; current allocated memory: 1020.592 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_split13172_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.189 seconds; current allocated memory: 1020.614 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.172 seconds; current allocated memory: 1020.655 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_split13178_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.174 seconds; current allocated memory: 1020.688 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.178 seconds; current allocated memory: 1020.774 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_split13184_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.177 seconds; current allocated memory: 1020.836 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.176 seconds; current allocated memory: 1020.893 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_split13190_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 1020.925 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.178 seconds; current allocated memory: 1020.982 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_split13196_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 1021.015 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.183 seconds; current allocated memory: 1021.101 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_split13202_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.182 seconds; current allocated memory: 1021.138 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.185 seconds; current allocated memory: 1021.229 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'multiply_line16_Block_split1_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.187 seconds; current allocated memory: 1021.307 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.183 seconds; current allocated memory: 1021.436 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_prop_ret_products_OC_0_dc_proc132' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.199 seconds; current allocated memory: 1021.489 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.176 seconds; current allocated memory: 1021.540 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_prop_ret_products_OC_1_dc_proc133' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.175 seconds; current allocated memory: 1021.564 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.197 seconds; current allocated memory: 1021.614 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_prop_ret_products_OC_2_dc_proc134' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.178 seconds; current allocated memory: 1021.667 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.177 seconds; current allocated memory: 1021.747 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_prop_ret_products_OC_3_dc_proc135' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.178 seconds; current allocated memory: 1021.771 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.178 seconds; current allocated memory: 1021.822 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_prop_ret_products_OC_4_dc_proc136' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.179 seconds; current allocated memory: 1021.846 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 1021.897 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_prop_ret_products_OC_5_dc_proc137' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.181 seconds; current allocated memory: 1021.950 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 1022.001 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'multiply_line16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [HLS 200-871] Estimated clock period (8.92375ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).
Resolution: For help on HLS 200-871 see www.xilinx.com/html_docs/xilinx2020_1/hls-guidance/200-871.html
WARNING: [HLS 200-1016] The critical path in module 'multiply_line16' consists of the following:	'call' operation ('call_ret') to 'multiply_line16_Block_.split1_proc' [20]  (7.02 ns)
	'call' operation ('_ln0') to '__prop_ret_products_OC_5_dc_proc137' [38]  (1.91 ns)

Resolution: For help on HLS 200-1016 see www.xilinx.com/html_docs/xilinx2020_1/hls-guidance/200-1016.html
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.229 seconds; current allocated memory: 1022.096 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.195 seconds; current allocated memory: 1022.246 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_split13210_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.198 seconds; current allocated memory: 1022.268 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.183 seconds; current allocated memory: 1022.339 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_split13216_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.185 seconds; current allocated memory: 1022.371 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.185 seconds; current allocated memory: 1022.428 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_split13222_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.187 seconds; current allocated memory: 1022.461 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.193 seconds; current allocated memory: 1022.518 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_split13228_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.194 seconds; current allocated memory: 1022.608 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.196 seconds; current allocated memory: 1022.665 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_split13234_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.194 seconds; current allocated memory: 1022.698 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.188 seconds; current allocated memory: 1022.755 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_split13240_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.195 seconds; current allocated memory: 1022.792 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.199 seconds; current allocated memory: 1022.884 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'uz_VSD_6ph_asym' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [HLS 200-893] User specified latency constraint discarded for region uz_VSD_6ph_asym since region contains function calls with variable latency.
Resolution: For help on HLS 200-893 see www.xilinx.com/html_docs/xilinx2020_1/hls-guidance/200-893.html
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.268 seconds; current allocated memory: 1023.346 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.061 seconds; current allocated memory: 1.001 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_split13_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_split13_proc'.
INFO: [HLS 200-111]  Elapsed time: 0.61 seconds; current allocated memory: 1.001 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'multiply_line11_entry145' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'multiply_line11_entry145'.
INFO: [HLS 200-111]  Elapsed time: 0.479 seconds; current allocated memory: 1.002 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'multiply_line11_Block_split1_proc144' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'multiply_line11_Block_split1_proc144'.
INFO: [HLS 200-111]  Elapsed time: 0.365 seconds; current allocated memory: 1.003 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_prop_ret_products_OC_0_dc_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_prop_ret_products_OC_0_dc_proc'.
INFO: [HLS 200-111]  Elapsed time: 0.264 seconds; current allocated memory: 1.003 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_prop_ret_products_OC_1_dc_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_prop_ret_products_OC_1_dc_proc'.
INFO: [HLS 200-111]  Elapsed time: 0.195 seconds; current allocated memory: 1.003 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_prop_ret_products_OC_2_dc_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_prop_ret_products_OC_2_dc_proc'.
INFO: [HLS 200-111]  Elapsed time: 0.198 seconds; current allocated memory: 1.004 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_prop_ret_products_OC_3_dc_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_prop_ret_products_OC_3_dc_proc'.
INFO: [HLS 200-111]  Elapsed time: 0.297 seconds; current allocated memory: 1.004 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_prop_ret_products_OC_4_dc_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_prop_ret_products_OC_4_dc_proc'.
INFO: [HLS 200-111]  Elapsed time: 0.272 seconds; current allocated memory: 1.004 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_prop_ret_products_OC_5_dc_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_prop_ret_products_OC_5_dc_proc'.
INFO: [HLS 200-111]  Elapsed time: 0.273 seconds; current allocated memory: 1.005 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'multiply_line11' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'multiply_line11'.
INFO: [HLS 200-111]  Elapsed time: 0.263 seconds; current allocated memory: 1.006 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_split1320_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_split1320_proc'.
INFO: [HLS 200-111]  Elapsed time: 0.372 seconds; current allocated memory: 1.006 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_split1326_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_split1326_proc'.
INFO: [HLS 200-111]  Elapsed time: 0.509 seconds; current allocated memory: 1.007 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_split1332_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_split1332_proc'.
INFO: [HLS 200-111]  Elapsed time: 0.271 seconds; current allocated memory: 1.007 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_split1338_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_split1338_proc'.
INFO: [HLS 200-111]  Elapsed time: 0.277 seconds; current allocated memory: 1.007 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_split1344_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_split1344_proc'.
INFO: [HLS 200-111]  Elapsed time: 0.297 seconds; current allocated memory: 1.008 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_split1350_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_split1350_proc'.
INFO: [HLS 200-111]  Elapsed time: 0.287 seconds; current allocated memory: 1.008 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'multiply_line12_entry155' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'multiply_line12_entry155'.
INFO: [HLS 200-111]  Elapsed time: 0.229 seconds; current allocated memory: 1.009 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'multiply_line12_Block_split1_proc154' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 5 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'multiply_line12_Block_split1_proc154'.
INFO: [HLS 200-111]  Elapsed time: 0.262 seconds; current allocated memory: 1.009 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_prop_ret_products_OC_0_dc_proc62' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_prop_ret_products_OC_0_dc_proc62'.
INFO: [HLS 200-111]  Elapsed time: 0.321 seconds; current allocated memory: 1.010 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_prop_ret_products_OC_1_dc_proc63' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_prop_ret_products_OC_1_dc_proc63'.
INFO: [HLS 200-111]  Elapsed time: 0.223 seconds; current allocated memory: 1.010 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_prop_ret_products_OC_2_dc_proc64' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_prop_ret_products_OC_2_dc_proc64'.
INFO: [HLS 200-111]  Elapsed time: 0.212 seconds; current allocated memory: 1.011 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_prop_ret_products_OC_3_dc_proc65' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_prop_ret_products_OC_3_dc_proc65'.
INFO: [HLS 200-111]  Elapsed time: 0.211 seconds; current allocated memory: 1.011 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_prop_ret_products_OC_4_dc_proc66' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_prop_ret_products_OC_4_dc_proc66'.
INFO: [HLS 200-111]  Elapsed time: 0.219 seconds; current allocated memory: 1.011 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_prop_ret_products_OC_5_dc_proc67' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_prop_ret_products_OC_5_dc_proc67'.
INFO: [HLS 200-111]  Elapsed time: 0.217 seconds; current allocated memory: 1.011 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'multiply_line12' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] RTL name 'fifo_w32_d2_S' is changed to 'fifo_w32_d2_S_x' due to conflict.
INFO: [RTGEN 206-100] Finished creating RTL model for 'multiply_line12'.
INFO: [HLS 200-111]  Elapsed time: 0.241 seconds; current allocated memory: 1.012 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_split1358_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_split1358_proc'.
INFO: [HLS 200-111]  Elapsed time: 0.333 seconds; current allocated memory: 1.013 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_split1364_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_split1364_proc'.
INFO: [HLS 200-111]  Elapsed time: 0.252 seconds; current allocated memory: 1.014 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_split1370_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_split1370_proc'.
INFO: [HLS 200-111]  Elapsed time: 0.264 seconds; current allocated memory: 1.014 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_split1376_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_split1376_proc'.
INFO: [HLS 200-111]  Elapsed time: 0.26 seconds; current allocated memory: 1.014 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_split1382_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_split1382_proc'.
INFO: [HLS 200-111]  Elapsed time: 0.339 seconds; current allocated memory: 1.015 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_split1388_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_split1388_proc'.
INFO: [HLS 200-111]  Elapsed time: 0.26 seconds; current allocated memory: 1.015 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'multiply_line13_entry165' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'multiply_line13_entry165'.
INFO: [HLS 200-111]  Elapsed time: 0.24 seconds; current allocated memory: 1.016 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'multiply_line13_Block_split1_proc164' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 5 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'multiply_line13_Block_split1_proc164'.
INFO: [HLS 200-111]  Elapsed time: 0.27 seconds; current allocated memory: 1.016 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_prop_ret_products_OC_0_dc_proc81' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_prop_ret_products_OC_0_dc_proc81'.
INFO: [HLS 200-111]  Elapsed time: 0.294 seconds; current allocated memory: 1.017 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_prop_ret_products_OC_1_dc_proc82' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_prop_ret_products_OC_1_dc_proc82'.
INFO: [HLS 200-111]  Elapsed time: 0.221 seconds; current allocated memory: 1.017 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_prop_ret_products_OC_2_dc_proc83' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_prop_ret_products_OC_2_dc_proc83'.
INFO: [HLS 200-111]  Elapsed time: 0.225 seconds; current allocated memory: 1.018 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_prop_ret_products_OC_3_dc_proc84' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_prop_ret_products_OC_3_dc_proc84'.
INFO: [HLS 200-111]  Elapsed time: 0.222 seconds; current allocated memory: 1.018 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_prop_ret_products_OC_4_dc_proc85' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_prop_ret_products_OC_4_dc_proc85'.
INFO: [HLS 200-111]  Elapsed time: 0.226 seconds; current allocated memory: 1.018 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_prop_ret_products_OC_5_dc_proc86' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_prop_ret_products_OC_5_dc_proc86'.
INFO: [HLS 200-111]  Elapsed time: 0.225 seconds; current allocated memory: 1.018 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'multiply_line13' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] RTL name 'fifo_w32_d2_S' is changed to 'fifo_w32_d2_S_x0' due to conflict.
INFO: [RTGEN 206-100] Finished creating RTL model for 'multiply_line13'.
INFO: [HLS 200-111]  Elapsed time: 0.258 seconds; current allocated memory: 1.020 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_split1396_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_split1396_proc'.
INFO: [HLS 200-111]  Elapsed time: 0.336 seconds; current allocated memory: 1.020 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_split13102_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_split13102_proc'.
INFO: [HLS 200-111]  Elapsed time: 0.26 seconds; current allocated memory: 1.021 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_split13108_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_split13108_proc'.
INFO: [HLS 200-111]  Elapsed time: 0.274 seconds; current allocated memory: 1.021 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_split13114_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_split13114_proc'.
INFO: [HLS 200-111]  Elapsed time: 0.286 seconds; current allocated memory: 1.021 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_split13120_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_split13120_proc'.
INFO: [HLS 200-111]  Elapsed time: 0.273 seconds; current allocated memory: 1.022 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_split13126_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_split13126_proc'.
INFO: [HLS 200-111]  Elapsed time: 0.318 seconds; current allocated memory: 1.022 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'multiply_line14_entry175' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'multiply_line14_entry175'.
INFO: [HLS 200-111]  Elapsed time: 0.464 seconds; current allocated memory: 1.023 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'multiply_line14_Block_split1_proc174' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 5 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'multiply_line14_Block_split1_proc174'.
INFO: [HLS 200-111]  Elapsed time: 0.302 seconds; current allocated memory: 1.024 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_prop_ret_products_OC_0_dc_proc100' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_prop_ret_products_OC_0_dc_proc100'.
INFO: [HLS 200-111]  Elapsed time: 0.317 seconds; current allocated memory: 1.024 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_prop_ret_products_OC_1_dc_proc101' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_prop_ret_products_OC_1_dc_proc101'.
INFO: [HLS 200-111]  Elapsed time: 0.233 seconds; current allocated memory: 1.024 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_prop_ret_products_OC_2_dc_proc102' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_prop_ret_products_OC_2_dc_proc102'.
INFO: [HLS 200-111]  Elapsed time: 0.237 seconds; current allocated memory: 1.025 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_prop_ret_products_OC_3_dc_proc103' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_prop_ret_products_OC_3_dc_proc103'.
INFO: [HLS 200-111]  Elapsed time: 0.236 seconds; current allocated memory: 1.025 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_prop_ret_products_OC_4_dc_proc104' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_prop_ret_products_OC_4_dc_proc104'.
INFO: [HLS 200-111]  Elapsed time: 0.237 seconds; current allocated memory: 1.025 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_prop_ret_products_OC_5_dc_proc105' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_prop_ret_products_OC_5_dc_proc105'.
INFO: [HLS 200-111]  Elapsed time: 0.237 seconds; current allocated memory: 1.026 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'multiply_line14' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] RTL name 'fifo_w32_d2_S' is changed to 'fifo_w32_d2_S_x1' due to conflict.
INFO: [RTGEN 206-100] Finished creating RTL model for 'multiply_line14'.
INFO: [HLS 200-111]  Elapsed time: 0.277 seconds; current allocated memory: 1.027 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_split13134_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_split13134_proc'.
INFO: [HLS 200-111]  Elapsed time: 0.35 seconds; current allocated memory: 1.028 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_split13140_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_split13140_proc'.
INFO: [HLS 200-111]  Elapsed time: 0.274 seconds; current allocated memory: 1.028 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_split13146_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_split13146_proc'.
INFO: [HLS 200-111]  Elapsed time: 0.285 seconds; current allocated memory: 1.028 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_split13152_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_split13152_proc'.
INFO: [HLS 200-111]  Elapsed time: 0.287 seconds; current allocated memory: 1.029 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_split13158_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_split13158_proc'.
INFO: [HLS 200-111]  Elapsed time: 0.286 seconds; current allocated memory: 1.029 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_split13164_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_split13164_proc'.
INFO: [HLS 200-111]  Elapsed time: 0.292 seconds; current allocated memory: 1.029 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'multiply_line15_entry185' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'multiply_line15_entry185'.
INFO: [HLS 200-111]  Elapsed time: 0.272 seconds; current allocated memory: 1.030 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'multiply_line15_Block_split1_proc184' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 5 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'multiply_line15_Block_split1_proc184'.
INFO: [HLS 200-111]  Elapsed time: 0.299 seconds; current allocated memory: 1.031 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_prop_ret_products_OC_0_dc_proc119' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_prop_ret_products_OC_0_dc_proc119'.
INFO: [HLS 200-111]  Elapsed time: 0.318 seconds; current allocated memory: 1.031 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_prop_ret_products_OC_1_dc_proc120' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_prop_ret_products_OC_1_dc_proc120'.
INFO: [HLS 200-111]  Elapsed time: 0.284 seconds; current allocated memory: 1.032 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_prop_ret_products_OC_2_dc_proc121' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_prop_ret_products_OC_2_dc_proc121'.
INFO: [HLS 200-111]  Elapsed time: 0.314 seconds; current allocated memory: 1.032 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_prop_ret_products_OC_3_dc_proc122' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_prop_ret_products_OC_3_dc_proc122'.
INFO: [HLS 200-111]  Elapsed time: 0.25 seconds; current allocated memory: 1.032 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_prop_ret_products_OC_4_dc_proc123' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_prop_ret_products_OC_4_dc_proc123'.
INFO: [HLS 200-111]  Elapsed time: 0.26 seconds; current allocated memory: 1.033 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_prop_ret_products_OC_5_dc_proc124' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_prop_ret_products_OC_5_dc_proc124'.
INFO: [HLS 200-111]  Elapsed time: 0.248 seconds; current allocated memory: 1.033 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'multiply_line15' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] RTL name 'fifo_w32_d2_S' is changed to 'fifo_w32_d2_S_x2' due to conflict.
INFO: [RTGEN 206-100] Finished creating RTL model for 'multiply_line15'.
INFO: [HLS 200-111]  Elapsed time: 0.289 seconds; current allocated memory: 1.034 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_split13172_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_split13172_proc'.
INFO: [HLS 200-111]  Elapsed time: 0.366 seconds; current allocated memory: 1.035 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_split13178_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_split13178_proc'.
INFO: [HLS 200-111]  Elapsed time: 0.288 seconds; current allocated memory: 1.035 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_split13184_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_split13184_proc'.
INFO: [HLS 200-111]  Elapsed time: 0.305 seconds; current allocated memory: 1.036 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_split13190_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_split13190_proc'.
INFO: [HLS 200-111]  Elapsed time: 0.301 seconds; current allocated memory: 1.036 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_split13196_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_split13196_proc'.
INFO: [HLS 200-111]  Elapsed time: 0.302 seconds; current allocated memory: 1.036 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_split13202_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_split13202_proc'.
INFO: [HLS 200-111]  Elapsed time: 0.309 seconds; current allocated memory: 1.037 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'multiply_line16_Block_split1_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'multiply_line16_Block_split1_proc'.
INFO: [HLS 200-111]  Elapsed time: 0.31 seconds; current allocated memory: 1.037 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_prop_ret_products_OC_0_dc_proc132' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_prop_ret_products_OC_0_dc_proc132'.
INFO: [HLS 200-111]  Elapsed time: 0.357 seconds; current allocated memory: 1.038 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_prop_ret_products_OC_1_dc_proc133' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_prop_ret_products_OC_1_dc_proc133'.
INFO: [HLS 200-111]  Elapsed time: 0.259 seconds; current allocated memory: 1.038 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_prop_ret_products_OC_2_dc_proc134' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_prop_ret_products_OC_2_dc_proc134'.
INFO: [HLS 200-111]  Elapsed time: 0.264 seconds; current allocated memory: 1.039 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_prop_ret_products_OC_3_dc_proc135' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_prop_ret_products_OC_3_dc_proc135'.
INFO: [HLS 200-111]  Elapsed time: 0.259 seconds; current allocated memory: 1.039 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_prop_ret_products_OC_4_dc_proc136' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_prop_ret_products_OC_4_dc_proc136'.
INFO: [HLS 200-111]  Elapsed time: 0.259 seconds; current allocated memory: 1.039 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_prop_ret_products_OC_5_dc_proc137' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_prop_ret_products_OC_5_dc_proc137'.
INFO: [HLS 200-111]  Elapsed time: 0.312 seconds; current allocated memory: 1.040 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'multiply_line16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] RTL name 'fifo_w32_d2_S' is changed to 'fifo_w32_d2_S_x3' due to conflict.
INFO: [RTGEN 206-100] Finished creating RTL model for 'multiply_line16'.
INFO: [HLS 200-111]  Elapsed time: 0.361 seconds; current allocated memory: 1.040 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_split13210_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_split13210_proc'.
INFO: [HLS 200-111]  Elapsed time: 0.313 seconds; current allocated memory: 1.041 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_split13216_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_split13216_proc'.
INFO: [HLS 200-111]  Elapsed time: 0.298 seconds; current allocated memory: 1.041 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_split13222_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_split13222_proc'.
INFO: [HLS 200-111]  Elapsed time: 0.315 seconds; current allocated memory: 1.042 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_split13228_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_split13228_proc'.
INFO: [HLS 200-111]  Elapsed time: 0.314 seconds; current allocated memory: 1.042 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_split13234_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_split13234_proc'.
INFO: [HLS 200-111]  Elapsed time: 0.317 seconds; current allocated memory: 1.042 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_split13240_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_split13240_proc'.
INFO: [HLS 200-111]  Elapsed time: 0.315 seconds; current allocated memory: 1.043 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'uz_VSD_6ph_asym' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'uz_VSD_6ph_asym/in_r' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'uz_VSD_6ph_asym/out_1' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'uz_VSD_6ph_asym/out_2' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'uz_VSD_6ph_asym/out_3' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'uz_VSD_6ph_asym/out_4' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'uz_VSD_6ph_asym/out_5' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'uz_VSD_6ph_asym/out_6' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'uz_VSD_6ph_asym' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] RTL name 'fifo_w32_d2_S' is changed to 'fifo_w32_d2_S_x4' due to conflict.
INFO: [RTGEN 206-100] Finished creating RTL model for 'uz_VSD_6ph_asym'.
INFO: [HLS 200-111]  Elapsed time: 0.881 seconds; current allocated memory: 1.047 GB.
INFO: [RTMG 210-285] Implementing FIFO 'scalar_val_5_c_U(uz_VSD_6ph_asym_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'scalar_val_4_c_U(uz_VSD_6ph_asym_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'scalar_val_3_c_U(uz_VSD_6ph_asym_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'scalar_val_2_c_U(uz_VSD_6ph_asym_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'scalar_val_1_c_U(uz_VSD_6ph_asym_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'scalar_val_0_c_U(uz_VSD_6ph_asym_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'products_0_dc_channel_U(uz_VSD_6ph_asym_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'products_1_dc_channel_U(uz_VSD_6ph_asym_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'products_2_dc_channel_U(uz_VSD_6ph_asym_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'products_3_dc_channel_U(uz_VSD_6ph_asym_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'products_4_dc_channel_U(uz_VSD_6ph_asym_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'products_5_dc_channel_U(uz_VSD_6ph_asym_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_multiply_line11_Block_split1_proc144_U0_U(uz_VSD_6ph_asym_start_for_multiply_line11_Block_split1_proc144_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'scalar_val_5_c_U(uz_VSD_6ph_asym_fifo_w32_d2_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'scalar_val_4_c_U(uz_VSD_6ph_asym_fifo_w32_d2_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'scalar_val_3_c_U(uz_VSD_6ph_asym_fifo_w32_d2_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'scalar_val_2_c_U(uz_VSD_6ph_asym_fifo_w32_d2_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'scalar_val_1_c_U(uz_VSD_6ph_asym_fifo_w32_d2_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'scalar_val_0_c_U(uz_VSD_6ph_asym_fifo_w32_d2_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'products_0_dc_channel_U(uz_VSD_6ph_asym_fifo_w32_d2_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'products_1_dc_channel_U(uz_VSD_6ph_asym_fifo_w32_d2_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'products_2_dc_channel_U(uz_VSD_6ph_asym_fifo_w32_d2_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'products_3_dc_channel_U(uz_VSD_6ph_asym_fifo_w32_d2_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'products_4_dc_channel_U(uz_VSD_6ph_asym_fifo_w32_d2_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'products_5_dc_channel_U(uz_VSD_6ph_asym_fifo_w32_d2_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_multiply_line12_Block_split1_proc154_U0_U(uz_VSD_6ph_asym_start_for_multiply_line12_Block_split1_proc154_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'scalar_val_5_c_U(uz_VSD_6ph_asym_fifo_w32_d2_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'scalar_val_4_c_U(uz_VSD_6ph_asym_fifo_w32_d2_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'scalar_val_3_c_U(uz_VSD_6ph_asym_fifo_w32_d2_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'scalar_val_2_c_U(uz_VSD_6ph_asym_fifo_w32_d2_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'scalar_val_1_c_U(uz_VSD_6ph_asym_fifo_w32_d2_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'scalar_val_0_c_U(uz_VSD_6ph_asym_fifo_w32_d2_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'products_0_dc_channel_U(uz_VSD_6ph_asym_fifo_w32_d2_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'products_1_dc_channel_U(uz_VSD_6ph_asym_fifo_w32_d2_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'products_2_dc_channel_U(uz_VSD_6ph_asym_fifo_w32_d2_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'products_3_dc_channel_U(uz_VSD_6ph_asym_fifo_w32_d2_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'products_4_dc_channel_U(uz_VSD_6ph_asym_fifo_w32_d2_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'products_5_dc_channel_U(uz_VSD_6ph_asym_fifo_w32_d2_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_multiply_line13_Block_split1_proc164_U0_U(uz_VSD_6ph_asym_start_for_multiply_line13_Block_split1_proc164_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'scalar_val_5_c_U(uz_VSD_6ph_asym_fifo_w32_d2_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'scalar_val_4_c_U(uz_VSD_6ph_asym_fifo_w32_d2_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'scalar_val_3_c_U(uz_VSD_6ph_asym_fifo_w32_d2_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'scalar_val_2_c_U(uz_VSD_6ph_asym_fifo_w32_d2_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'scalar_val_1_c_U(uz_VSD_6ph_asym_fifo_w32_d2_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'scalar_val_0_c_U(uz_VSD_6ph_asym_fifo_w32_d2_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'products_0_dc_channel_U(uz_VSD_6ph_asym_fifo_w32_d2_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'products_1_dc_channel_U(uz_VSD_6ph_asym_fifo_w32_d2_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'products_2_dc_channel_U(uz_VSD_6ph_asym_fifo_w32_d2_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'products_3_dc_channel_U(uz_VSD_6ph_asym_fifo_w32_d2_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'products_4_dc_channel_U(uz_VSD_6ph_asym_fifo_w32_d2_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'products_5_dc_channel_U(uz_VSD_6ph_asym_fifo_w32_d2_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_multiply_line14_Block_split1_proc174_U0_U(uz_VSD_6ph_asym_start_for_multiply_line14_Block_split1_proc174_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'scalar_val_5_c_U(uz_VSD_6ph_asym_fifo_w32_d2_S_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'scalar_val_4_c_U(uz_VSD_6ph_asym_fifo_w32_d2_S_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'scalar_val_3_c_U(uz_VSD_6ph_asym_fifo_w32_d2_S_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'scalar_val_2_c_U(uz_VSD_6ph_asym_fifo_w32_d2_S_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'scalar_val_1_c_U(uz_VSD_6ph_asym_fifo_w32_d2_S_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'scalar_val_0_c_U(uz_VSD_6ph_asym_fifo_w32_d2_S_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'products_0_dc_channel_U(uz_VSD_6ph_asym_fifo_w32_d2_S_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'products_1_dc_channel_U(uz_VSD_6ph_asym_fifo_w32_d2_S_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'products_2_dc_channel_U(uz_VSD_6ph_asym_fifo_w32_d2_S_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'products_3_dc_channel_U(uz_VSD_6ph_asym_fifo_w32_d2_S_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'products_4_dc_channel_U(uz_VSD_6ph_asym_fifo_w32_d2_S_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'products_5_dc_channel_U(uz_VSD_6ph_asym_fifo_w32_d2_S_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_multiply_line15_Block_split1_proc184_U0_U(uz_VSD_6ph_asym_start_for_multiply_line15_Block_split1_proc184_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'products_0_dc_channel_U(uz_VSD_6ph_asym_fifo_w32_d2_S_x3)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'products_1_dc_channel_U(uz_VSD_6ph_asym_fifo_w32_d2_S_x3)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'products_2_dc_channel_U(uz_VSD_6ph_asym_fifo_w32_d2_S_x3)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'products_3_dc_channel_U(uz_VSD_6ph_asym_fifo_w32_d2_S_x3)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'products_4_dc_channel_U(uz_VSD_6ph_asym_fifo_w32_d2_S_x3)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'products_5_dc_channel_U(uz_VSD_6ph_asym_fifo_w32_d2_S_x3)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cpy_in_0_c_U(uz_VSD_6ph_asym_fifo_w32_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cpy_in_1_c_U(uz_VSD_6ph_asym_fifo_w32_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cpy_in_2_c_U(uz_VSD_6ph_asym_fifo_w32_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cpy_in_3_c_U(uz_VSD_6ph_asym_fifo_w32_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cpy_in_4_c_U(uz_VSD_6ph_asym_fifo_w32_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cpy_in_5_c_U(uz_VSD_6ph_asym_fifo_w32_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cpy_in_0_c283_U(uz_VSD_6ph_asym_fifo_w32_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cpy_in_1_c284_U(uz_VSD_6ph_asym_fifo_w32_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cpy_in_2_c285_U(uz_VSD_6ph_asym_fifo_w32_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cpy_in_3_c286_U(uz_VSD_6ph_asym_fifo_w32_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cpy_in_4_c287_U(uz_VSD_6ph_asym_fifo_w32_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cpy_in_5_c288_U(uz_VSD_6ph_asym_fifo_w32_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'products_0_c_U(uz_VSD_6ph_asym_fifo_w32_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'products_1_c_U(uz_VSD_6ph_asym_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'products_2_c_U(uz_VSD_6ph_asym_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'products_3_c_U(uz_VSD_6ph_asym_fifo_w32_d5_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'products_4_c_U(uz_VSD_6ph_asym_fifo_w32_d6_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'products_5_c_U(uz_VSD_6ph_asym_fifo_w32_d7_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'products_0_load_loc_channel_U(uz_VSD_6ph_asym_fifo_w32_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'add_i_loc_channel_U(uz_VSD_6ph_asym_fifo_w32_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'add3_i_loc_channel_U(uz_VSD_6ph_asym_fifo_w32_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'add5_i_loc_channel_U(uz_VSD_6ph_asym_fifo_w32_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'add7_i_loc_channel_U(uz_VSD_6ph_asym_fifo_w32_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cpy_in_0_c289_U(uz_VSD_6ph_asym_fifo_w32_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cpy_in_1_c290_U(uz_VSD_6ph_asym_fifo_w32_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cpy_in_2_c291_U(uz_VSD_6ph_asym_fifo_w32_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cpy_in_3_c292_U(uz_VSD_6ph_asym_fifo_w32_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cpy_in_4_c293_U(uz_VSD_6ph_asym_fifo_w32_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cpy_in_5_c294_U(uz_VSD_6ph_asym_fifo_w32_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'products_0_c295_U(uz_VSD_6ph_asym_fifo_w32_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'products_1_c296_U(uz_VSD_6ph_asym_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'products_2_c297_U(uz_VSD_6ph_asym_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'products_3_c298_U(uz_VSD_6ph_asym_fifo_w32_d5_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'products_4_c299_U(uz_VSD_6ph_asym_fifo_w32_d6_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'products_5_c300_U(uz_VSD_6ph_asym_fifo_w32_d7_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'products_0_load_1_loc_channel_U(uz_VSD_6ph_asym_fifo_w32_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'add_i1_loc_channel_U(uz_VSD_6ph_asym_fifo_w32_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'add3_i1_loc_channel_U(uz_VSD_6ph_asym_fifo_w32_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'add5_i1_loc_channel_U(uz_VSD_6ph_asym_fifo_w32_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'add7_i1_loc_channel_U(uz_VSD_6ph_asym_fifo_w32_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cpy_in_0_c301_U(uz_VSD_6ph_asym_fifo_w32_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cpy_in_1_c302_U(uz_VSD_6ph_asym_fifo_w32_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cpy_in_2_c303_U(uz_VSD_6ph_asym_fifo_w32_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cpy_in_3_c304_U(uz_VSD_6ph_asym_fifo_w32_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cpy_in_4_c305_U(uz_VSD_6ph_asym_fifo_w32_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cpy_in_5_c306_U(uz_VSD_6ph_asym_fifo_w32_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'products_0_c307_U(uz_VSD_6ph_asym_fifo_w32_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'products_1_c308_U(uz_VSD_6ph_asym_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'products_2_c309_U(uz_VSD_6ph_asym_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'products_3_c310_U(uz_VSD_6ph_asym_fifo_w32_d5_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'products_4_c311_U(uz_VSD_6ph_asym_fifo_w32_d6_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'products_5_c312_U(uz_VSD_6ph_asym_fifo_w32_d7_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'products_0_load_2_loc_channel_U(uz_VSD_6ph_asym_fifo_w32_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'add_i2_loc_channel_U(uz_VSD_6ph_asym_fifo_w32_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'add3_i2_loc_channel_U(uz_VSD_6ph_asym_fifo_w32_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'add5_i2_loc_channel_U(uz_VSD_6ph_asym_fifo_w32_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'add7_i2_loc_channel_U(uz_VSD_6ph_asym_fifo_w32_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cpy_in_0_c313_U(uz_VSD_6ph_asym_fifo_w32_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cpy_in_1_c314_U(uz_VSD_6ph_asym_fifo_w32_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cpy_in_2_c315_U(uz_VSD_6ph_asym_fifo_w32_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cpy_in_3_c316_U(uz_VSD_6ph_asym_fifo_w32_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cpy_in_4_c317_U(uz_VSD_6ph_asym_fifo_w32_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cpy_in_5_c318_U(uz_VSD_6ph_asym_fifo_w32_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'products_0_c319_U(uz_VSD_6ph_asym_fifo_w32_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'products_1_c320_U(uz_VSD_6ph_asym_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'products_2_c321_U(uz_VSD_6ph_asym_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'products_3_c322_U(uz_VSD_6ph_asym_fifo_w32_d5_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'products_4_c323_U(uz_VSD_6ph_asym_fifo_w32_d6_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'products_5_c324_U(uz_VSD_6ph_asym_fifo_w32_d7_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'products_0_load_3_loc_channel_U(uz_VSD_6ph_asym_fifo_w32_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'add_i3_loc_channel_U(uz_VSD_6ph_asym_fifo_w32_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'add3_i3_loc_channel_U(uz_VSD_6ph_asym_fifo_w32_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'add5_i3_loc_channel_U(uz_VSD_6ph_asym_fifo_w32_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'add7_i3_loc_channel_U(uz_VSD_6ph_asym_fifo_w32_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cpy_in_0_c325_U(uz_VSD_6ph_asym_fifo_w32_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cpy_in_1_c326_U(uz_VSD_6ph_asym_fifo_w32_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cpy_in_2_c327_U(uz_VSD_6ph_asym_fifo_w32_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cpy_in_3_c328_U(uz_VSD_6ph_asym_fifo_w32_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cpy_in_4_c329_U(uz_VSD_6ph_asym_fifo_w32_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cpy_in_5_c330_U(uz_VSD_6ph_asym_fifo_w32_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'products_0_c331_U(uz_VSD_6ph_asym_fifo_w32_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'products_1_c332_U(uz_VSD_6ph_asym_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'products_2_c333_U(uz_VSD_6ph_asym_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'products_3_c334_U(uz_VSD_6ph_asym_fifo_w32_d5_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'products_4_c335_U(uz_VSD_6ph_asym_fifo_w32_d6_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'products_5_c336_U(uz_VSD_6ph_asym_fifo_w32_d7_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'products_0_load_4_loc_channel_U(uz_VSD_6ph_asym_fifo_w32_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'add_i4_loc_channel_U(uz_VSD_6ph_asym_fifo_w32_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'add3_i4_loc_channel_U(uz_VSD_6ph_asym_fifo_w32_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'add5_i4_loc_channel_U(uz_VSD_6ph_asym_fifo_w32_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'add7_i4_loc_channel_U(uz_VSD_6ph_asym_fifo_w32_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'products_0_c337_U(uz_VSD_6ph_asym_fifo_w32_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'products_1_c338_U(uz_VSD_6ph_asym_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'products_2_c339_U(uz_VSD_6ph_asym_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'products_3_c340_U(uz_VSD_6ph_asym_fifo_w32_d5_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'products_4_c341_U(uz_VSD_6ph_asym_fifo_w32_d6_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'products_5_c342_U(uz_VSD_6ph_asym_fifo_w32_d7_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'products_0_load_5_loc_channel_U(uz_VSD_6ph_asym_fifo_w32_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'add_i5_loc_channel_U(uz_VSD_6ph_asym_fifo_w32_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'add3_i5_loc_channel_U(uz_VSD_6ph_asym_fifo_w32_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'add5_i5_loc_channel_U(uz_VSD_6ph_asym_fifo_w32_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'add7_i5_loc_channel_U(uz_VSD_6ph_asym_fifo_w32_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_multiply_line11_U0_U(uz_VSD_6ph_asym_start_for_multiply_line11_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Block_split1320_proc_U0_U(uz_VSD_6ph_asym_start_for_Block_split1320_proc_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_multiply_line12_U0_U(uz_VSD_6ph_asym_start_for_multiply_line12_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Block_split1358_proc_U0_U(uz_VSD_6ph_asym_start_for_Block_split1358_proc_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_multiply_line13_U0_U(uz_VSD_6ph_asym_start_for_multiply_line13_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Block_split1396_proc_U0_U(uz_VSD_6ph_asym_start_for_Block_split1396_proc_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_multiply_line14_U0_U(uz_VSD_6ph_asym_start_for_multiply_line14_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Block_split13134_proc_U0_U(uz_VSD_6ph_asym_start_for_Block_split13134_proc_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_multiply_line15_U0_U(uz_VSD_6ph_asym_start_for_multiply_line15_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Block_split13172_proc_U0_U(uz_VSD_6ph_asym_start_for_Block_split13172_proc_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_multiply_line16_U0_U(uz_VSD_6ph_asym_start_for_multiply_line16_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Block_split13210_proc_U0_U(uz_VSD_6ph_asym_start_for_Block_split13210_proc_U0)' using Shift Registers.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:01:20 ; elapsed = 00:01:47 . Memory (MB): peak = 1175.504 ; gain = 1077.879
INFO: [VHDL 208-304] Generating VHDL RTL for uz_VSD_6ph_asym.
INFO: [VLOG 209-307] Generating Verilog RTL for uz_VSD_6ph_asym.
INFO: [HLS 200-789] **** Estimated Fmax: 112.06 MHz
INFO: [HLS 200-112] Total elapsed time: 107.62 seconds; peak allocated memory: 1.047 GB.
