







.version 5.0
.target sm_61
.address_size 64


.global .align 8 .b8 _ZTVSt9basic_iosIcSt11char_traitsIcEE[32];
.global .align 8 .b8 _ZTTSo[8];
.global .align 8 .b8 _ZTVSt15basic_streambufIcSt11char_traitsIcEE[128];
.global .align 8 .b8 _ZTVNSt7__cxx1115basic_stringbufIcSt11char_traitsIcESaIcEEE[128];
.global .align 8 .b8 _ZTTNSt7__cxx1119basic_ostringstreamIcSt11char_traitsIcESaIcEEE[8];
.global .align 8 .b8 _ZTVN10__cxxabiv117__class_type_infoE[8];
.global .align 8 .b8 _ZTVN10__cxxabiv120__si_class_type_infoE[8];
.global .align 1 .b8 _ZN73_INTERNAL_51_tmpxft_00003cc6_00000000_7_THCTensorSortInt_cpp1_ii_ae09010e6thrust6system6detail10sequential3seqE[1];
.shared .align 8 .b8 _ZN6thrust6system4cuda6detail5bulk_6detail75_GLOBAL__N__51_tmpxft_00003cc6_00000000_7_THCTensorSortInt_cpp1_ii_ae09010e19s_on_chip_allocatorE[24];
.global .align 1 .b8 _ZN73_INTERNAL_51_tmpxft_00003cc6_00000000_7_THCTensorSortInt_cpp1_ii_ae09010e6thrust6system4cuda6detail5bulk_4rootE[1];
.global .align 1 .b8 _ZN73_INTERNAL_51_tmpxft_00003cc6_00000000_7_THCTensorSortInt_cpp1_ii_ae09010e6thrust6system4cuda3parE[1];
.global .align 1 .b8 _ZN73_INTERNAL_51_tmpxft_00003cc6_00000000_7_THCTensorSortInt_cpp1_ii_ae09010e6thrust12placeholders2_1E[1];
.global .align 1 .b8 _ZN73_INTERNAL_51_tmpxft_00003cc6_00000000_7_THCTensorSortInt_cpp1_ii_ae09010e6thrust12placeholders2_2E[1];
.global .align 1 .b8 _ZN73_INTERNAL_51_tmpxft_00003cc6_00000000_7_THCTensorSortInt_cpp1_ii_ae09010e6thrust12placeholders2_3E[1];
.global .align 1 .b8 _ZN73_INTERNAL_51_tmpxft_00003cc6_00000000_7_THCTensorSortInt_cpp1_ii_ae09010e6thrust12placeholders2_4E[1];
.global .align 1 .b8 _ZN73_INTERNAL_51_tmpxft_00003cc6_00000000_7_THCTensorSortInt_cpp1_ii_ae09010e6thrust12placeholders2_5E[1];
.global .align 1 .b8 _ZN73_INTERNAL_51_tmpxft_00003cc6_00000000_7_THCTensorSortInt_cpp1_ii_ae09010e6thrust12placeholders2_6E[1];
.global .align 1 .b8 _ZN73_INTERNAL_51_tmpxft_00003cc6_00000000_7_THCTensorSortInt_cpp1_ii_ae09010e6thrust12placeholders2_7E[1];
.global .align 1 .b8 _ZN73_INTERNAL_51_tmpxft_00003cc6_00000000_7_THCTensorSortInt_cpp1_ii_ae09010e6thrust12placeholders2_8E[1];
.global .align 1 .b8 _ZN73_INTERNAL_51_tmpxft_00003cc6_00000000_7_THCTensorSortInt_cpp1_ii_ae09010e6thrust12placeholders2_9E[1];
.global .align 1 .b8 _ZN73_INTERNAL_51_tmpxft_00003cc6_00000000_7_THCTensorSortInt_cpp1_ii_ae09010e6thrust12placeholders3_10E[1];
.global .align 1 .b8 _ZN73_INTERNAL_51_tmpxft_00003cc6_00000000_7_THCTensorSortInt_cpp1_ii_ae09010e6thrust3seqE[1];
.global .align 8 .b8 _ZTVN3c105ErrorE[40];
.global .align 1 .b8 __T21[38] = {84, 32, 112, 111, 119, 105, 40, 84, 44, 32, 84, 41, 32, 91, 119, 105, 116, 104, 32, 84, 32, 61, 32, 117, 110, 115, 105, 103, 110, 101, 100, 32, 99, 104, 97, 114, 93, 0};
.global .align 1 .b8 __T22[36] = {84, 32, 112, 111, 119, 105, 40, 84, 44, 32, 84, 41, 32, 91, 119, 105, 116, 104, 32, 84, 32, 61, 32, 115, 105, 103, 110, 101, 100, 32, 99, 104, 97, 114, 93, 0};
.global .align 1 .b8 __T23[30] = {84, 32, 112, 111, 119, 105, 40, 84, 44, 32, 84, 41, 32, 91, 119, 105, 116, 104, 32, 84, 32, 61, 32, 115, 104, 111, 114, 116, 93, 0};
.global .align 1 .b8 __T24[28] = {84, 32, 112, 111, 119, 105, 40, 84, 44, 32, 84, 41, 32, 91, 119, 105, 116, 104, 32, 84, 32, 61, 32, 105, 110, 116, 93, 0};
.global .align 1 .b8 __T25[29] = {84, 32, 112, 111, 119, 105, 40, 84, 44, 32, 84, 41, 32, 91, 119, 105, 116, 104, 32, 84, 32, 61, 32, 108, 111, 110, 103, 93, 0};
































































































.extern .shared .align 8 .b8 _ZN6thrust6system4cuda6detail4smemE[];
.extern .shared .align 4 .b8 _ZN6thrust6system4cuda6detail5bulk_6detail20s_data_segment_beginE[];

.visible .entry _Z20bitonicSortKVInPlaceIilLin2ELin1E6GTCompIiEjLi2048EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3_(
.param .align 8 .b8 _Z20bitonicSortKVInPlaceIilLin2ELin1E6GTCompIiEjLi2048EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_0[216],
.param .u32 _Z20bitonicSortKVInPlaceIilLin2ELin1E6GTCompIiEjLi2048EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_1,
.param .u32 _Z20bitonicSortKVInPlaceIilLin2ELin1E6GTCompIiEjLi2048EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_2,
.param .u32 _Z20bitonicSortKVInPlaceIilLin2ELin1E6GTCompIiEjLi2048EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_3,
.param .align 8 .b8 _Z20bitonicSortKVInPlaceIilLin2ELin1E6GTCompIiEjLi2048EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_4[216],
.param .u32 _Z20bitonicSortKVInPlaceIilLin2ELin1E6GTCompIiEjLi2048EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_5,
.param .align 1 .b8 _Z20bitonicSortKVInPlaceIilLin2ELin1E6GTCompIiEjLi2048EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_6[1]
)
.maxntid 1024, 1, 1
{
.local .align 8 .b8 __local_depot0[216];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<238>;
.reg .b16 %rs<224>;
.reg .b32 %r<1428>;
.reg .b64 %rd<1579>;

	.shared .align 4 .b8 _Z20bitonicSortKVInPlaceIilLin2ELin1E6GTCompIiEjLi2048EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3_$__cuda_local_var_181271_29_non_const_sharedKeys[8192];

	.shared .align 8 .b8 _Z20bitonicSortKVInPlaceIilLin2ELin1E6GTCompIiEjLi2048EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3_$__cuda_local_var_181272_29_non_const_sharedValues[16384];

	.shared .align 1 .b8 _Z20bitonicSortKVInPlaceIilLin2ELin1E6GTCompIiEjLi2048EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3_$__cuda_local_var_181273_32_non_const_sharedValid[2048];

mov.u64 %rd1578, __local_depot0;
cvta.local.u64 %SP, %rd1578;
ld.param.u32 %r254, [_Z20bitonicSortKVInPlaceIilLin2ELin1E6GTCompIiEjLi2048EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_1];
ld.param.u32 %r255, [_Z20bitonicSortKVInPlaceIilLin2ELin1E6GTCompIiEjLi2048EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_2];
ld.param.u32 %r256, [_Z20bitonicSortKVInPlaceIilLin2ELin1E6GTCompIiEjLi2048EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_3];
ld.param.u32 %r257, [_Z20bitonicSortKVInPlaceIilLin2ELin1E6GTCompIiEjLi2048EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_5];
mov.u64 %rd1, _Z20bitonicSortKVInPlaceIilLin2ELin1E6GTCompIiEjLi2048EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_0;
mov.u64 %rd3, _Z20bitonicSortKVInPlaceIilLin2ELin1E6GTCompIiEjLi2048EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_4;
add.u64 %rd40, %SP, 0;
cvta.to.local.u64 %rd2, %rd40;
mov.u32 %r1371, 0;
mov.pred %p4, 0;
@%p4 bra BB0_2;

BB0_1:
mul.wide.s32 %rd41, %r1371, 8;
add.s64 %rd42, %rd3, %rd41;
ld.param.u64 %rd43, [%rd42];
add.s64 %rd44, %rd2, %rd41;
st.local.u64 [%rd44], %rd43;
add.s32 %r1371, %r1371, 1;
setp.lt.u32	%p5, %r1371, 27;
@%p5 bra BB0_1;

BB0_2:
mov.u32 %r259, %nctaid.y;
mov.u32 %r260, %ctaid.z;
mov.u32 %r261, %ctaid.y;
mad.lo.s32 %r262, %r259, %r260, %r261;
mov.u32 %r263, %nctaid.x;
mov.u32 %r264, %ctaid.x;
mad.lo.s32 %r1373, %r262, %r263, %r264;
setp.ge.u32	%p6, %r1373, %r254;
@%p6 bra BB0_299;

ld.param.u32 %r266, [%rd1+108];
mul.lo.s32 %r4, %r1373, %r266;
ld.local.u32 %r5, [%rd2+208];
add.s32 %r1372, %r5, -1;
mov.u32 %r265, 0;
setp.lt.s32	%p7, %r1372, 1;
mov.u32 %r1377, %r265;
@%p7 bra BB0_6;

mul.wide.s32 %rd45, %r5, 4;
add.s64 %rd1575, %rd2, %rd45;
mov.u32 %r1378, 0;

BB0_5:
ld.local.u32 %r268, [%rd1575+4];
rem.u32 %r269, %r1373, %r268;
ld.local.u32 %r270, [%rd1575+104];
mad.lo.s32 %r1378, %r270, %r269, %r1378;
div.u32 %r1373, %r1373, %r268;
add.s64 %rd1575, %rd1575, -4;
add.s32 %r1372, %r1372, -1;
setp.gt.s32	%p8, %r1372, 0;
mov.u32 %r1374, %r1378;
mov.u32 %r1377, %r1374;
@%p8 bra BB0_5;

BB0_6:
mov.u32 %r14, %r1377;
ld.param.u64 %rd8, [%rd1];
ld.local.u32 %r272, [%rd2+108];
mad.lo.s32 %r15, %r272, %r1373, %r14;
mov.u32 %r16, %tid.x;
add.s32 %r17, %r16, 1024;
setp.lt.u32	%p1, %r16, %r255;
setp.ge.u32	%p9, %r16, %r255;
mov.u32 %r1376, %r265;
@%p9 bra BB0_8;

cvta.to.global.u64 %rd46, %rd8;
mad.lo.s32 %r273, %r16, %r256, %r4;
mul.wide.u32 %rd47, %r273, 4;
add.s64 %rd48, %rd46, %rd47;
ld.global.u32 %r1376, [%rd48];

BB0_8:
mov.u64 %rd1576, 0;
@%p9 bra BB0_10;

ld.local.u64 %rd50, [%rd2];
cvta.to.global.u64 %rd51, %rd50;
mad.lo.s32 %r274, %r16, %r257, %r15;
mul.wide.u32 %rd52, %r274, 8;
add.s64 %rd53, %rd51, %rd52;
ld.global.u64 %rd1576, [%rd53];

BB0_10:
selp.u16	%rs12, 1, 0, %p1;
cvt.s64.s32	%rd54, %r16;
mul.wide.s32 %rd55, %r16, 4;
mov.u64 %rd56, _Z20bitonicSortKVInPlaceIilLin2ELin1E6GTCompIiEjLi2048EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3_$__cuda_local_var_181271_29_non_const_sharedKeys;
add.s64 %rd11, %rd56, %rd55;
st.shared.u32 [%rd11], %r1376;
mul.wide.s32 %rd57, %r16, 8;
mov.u64 %rd58, _Z20bitonicSortKVInPlaceIilLin2ELin1E6GTCompIiEjLi2048EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3_$__cuda_local_var_181272_29_non_const_sharedValues;
add.s64 %rd12, %rd58, %rd57;
st.shared.u64 [%rd12], %rd1576;
mov.u64 %rd59, _Z20bitonicSortKVInPlaceIilLin2ELin1E6GTCompIiEjLi2048EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3_$__cuda_local_var_181273_32_non_const_sharedValid;
add.s64 %rd13, %rd59, %rd54;
st.shared.u8 [%rd13], %rs12;
setp.lt.u32	%p2, %r17, %r255;
mov.u32 %r1379, 0;
setp.ge.u32	%p11, %r17, %r255;
@%p11 bra BB0_12;

cvta.to.global.u64 %rd60, %rd8;
mad.lo.s32 %r276, %r17, %r256, %r4;
mul.wide.u32 %rd61, %r276, 4;
add.s64 %rd62, %rd60, %rd61;
ld.global.u32 %r1379, [%rd62];

BB0_12:
mov.u64 %rd1577, 0;
@%p11 bra BB0_14;

ld.local.u64 %rd64, [%rd2];
cvta.to.global.u64 %rd65, %rd64;
mad.lo.s32 %r277, %r17, %r257, %r15;
mul.wide.u32 %rd66, %r277, 8;
add.s64 %rd67, %rd65, %rd66;
ld.global.u64 %rd1577, [%rd67];

BB0_14:
selp.u16	%rs13, 1, 0, %p2;
st.shared.u32 [%rd11+4096], %r1379;
st.shared.u64 [%rd12+8192], %rd1577;
st.shared.u8 [%rd13+1024], %rs13;
bar.sync 0;
shl.b32 %r278, %r16, 1;
mul.wide.u32 %rd68, %r278, 4;
add.s64 %rd70, %rd56, %rd68;
ld.shared.u32 %r22, [%rd70+4];
ld.shared.u32 %r23, [%rd70];
setp.le.s32	%p13, %r23, %r22;
@%p13 bra BB0_16;

cvt.u64.u32	%rd71, %r278;
add.s64 %rd73, %rd59, %rd71;
ld.shared.u8 %rs14, [%rd73];
mov.u32 %r1380, 1;
setp.ne.s16	%p14, %rs14, 0;
@%p14 bra BB0_17;

BB0_16:
cvt.u64.u32	%rd74, %r278;
add.s64 %rd76, %rd59, %rd74;
ld.shared.u8 %rs15, [%rd76+1];
setp.eq.s16	%p15, %rs15, 0;
selp.u32	%r1380, 1, 0, %p15;

BB0_17:
and.b32 %r284, %r16, 1;
setp.ne.s32	%p16, %r1380, %r284;
@%p16 bra BB0_19;

mul.wide.u32 %rd77, %r278, 8;
add.s64 %rd79, %rd58, %rd77;
cvt.u64.u32	%rd80, %r278;
st.shared.u32 [%rd70], %r22;
st.shared.u32 [%rd70+4], %r23;
ld.shared.u64 %rd84, [%rd79];
ld.shared.u64 %rd85, [%rd79+8];
st.shared.u64 [%rd79], %rd85;
st.shared.u64 [%rd79+8], %rd84;
add.s64 %rd87, %rd59, %rd80;
ld.shared.u8 %rs16, [%rd87];
ld.shared.u8 %rs17, [%rd87+1];
st.shared.u8 [%rd87], %rs17;
st.shared.u8 [%rd87+1], %rs16;

BB0_19:
bar.sync 0;
sub.s32 %r30, %r278, %r284;
add.s32 %r290, %r30, 2;
mul.wide.u32 %rd88, %r290, 4;
add.s64 %rd90, %rd56, %rd88;
mul.wide.u32 %rd91, %r30, 4;
add.s64 %rd92, %rd56, %rd91;
ld.shared.u32 %r28, [%rd90];
ld.shared.u32 %r29, [%rd92];
setp.le.s32	%p17, %r29, %r28;
@%p17 bra BB0_21;

cvt.u64.u32	%rd93, %r30;
add.s64 %rd95, %rd59, %rd93;
ld.shared.u8 %rs18, [%rd95];
mov.u32 %r1381, 1;
setp.ne.s16	%p18, %rs18, 0;
@%p18 bra BB0_22;

BB0_21:
cvt.u64.u32	%rd96, %r290;
add.s64 %rd98, %rd59, %rd96;
ld.shared.u8 %rs19, [%rd98];
setp.eq.s16	%p19, %rs19, 0;
selp.u32	%r1381, 1, 0, %p19;

BB0_22:
bfe.u32 %r302, %r16, 1, 1;
setp.ne.s32	%p20, %r1381, %r302;
@%p20 bra BB0_24;

mul.wide.u32 %rd99, %r30, 8;
add.s64 %rd101, %rd58, %rd99;
mul.wide.u32 %rd102, %r290, 8;
add.s64 %rd103, %rd58, %rd102;
cvt.u64.u32	%rd104, %r30;
st.shared.u32 [%rd92], %r28;
cvt.u64.u32	%rd108, %r290;
st.shared.u32 [%rd90], %r29;
ld.shared.u64 %rd111, [%rd101];
ld.shared.u64 %rd112, [%rd103];
st.shared.u64 [%rd101], %rd112;
st.shared.u64 [%rd103], %rd111;
add.s64 %rd114, %rd59, %rd104;
ld.shared.u8 %rs20, [%rd114];
add.s64 %rd115, %rd59, %rd108;
ld.shared.u8 %rs21, [%rd115];
st.shared.u8 [%rd114], %rs21;
st.shared.u8 [%rd115], %rs20;

BB0_24:
bar.sync 0;
ld.shared.u32 %r33, [%rd70+4];
ld.shared.u32 %r34, [%rd70];
setp.le.s32	%p21, %r34, %r33;
@%p21 bra BB0_26;

cvt.u64.u32	%rd119, %r278;
add.s64 %rd121, %rd59, %rd119;
ld.shared.u8 %rs22, [%rd121];
mov.u32 %r1382, 1;
setp.ne.s16	%p22, %rs22, 0;
@%p22 bra BB0_27;

BB0_26:
cvt.u64.u32	%rd122, %r278;
add.s64 %rd124, %rd59, %rd122;
ld.shared.u8 %rs23, [%rd124+1];
setp.eq.s16	%p23, %rs23, 0;
selp.u32	%r1382, 1, 0, %p23;

BB0_27:
bfe.u32 %r317, %r16, 1, 1;
setp.ne.s32	%p24, %r1382, %r317;
@%p24 bra BB0_29;

cvt.u64.u32	%rd125, %r278;
st.shared.u32 [%rd70], %r33;
st.shared.u32 [%rd70+4], %r34;
mul.wide.u32 %rd129, %r278, 8;
add.s64 %rd131, %rd58, %rd129;
ld.shared.u64 %rd132, [%rd131];
ld.shared.u64 %rd133, [%rd131+8];
st.shared.u64 [%rd131], %rd133;
st.shared.u64 [%rd131+8], %rd132;
add.s64 %rd135, %rd59, %rd125;
ld.shared.u8 %rs24, [%rd135];
ld.shared.u8 %rs25, [%rd135+1];
st.shared.u8 [%rd135], %rs25;
st.shared.u8 [%rd135+1], %rs24;

BB0_29:
bar.sync 0;
and.b32 %r320, %r16, 3;
sub.s32 %r40, %r278, %r320;
add.s32 %r322, %r40, 4;
mul.wide.u32 %rd136, %r322, 4;
add.s64 %rd138, %rd56, %rd136;
mul.wide.u32 %rd139, %r40, 4;
add.s64 %rd140, %rd56, %rd139;
ld.shared.u32 %r38, [%rd138];
ld.shared.u32 %r39, [%rd140];
setp.le.s32	%p25, %r39, %r38;
@%p25 bra BB0_31;

cvt.u64.u32	%rd141, %r40;
add.s64 %rd143, %rd59, %rd141;
ld.shared.u8 %rs26, [%rd143];
mov.u32 %r1383, 1;
setp.ne.s16	%p26, %rs26, 0;
@%p26 bra BB0_32;

BB0_31:
cvt.u64.u32	%rd144, %r322;
add.s64 %rd146, %rd59, %rd144;
ld.shared.u8 %rs27, [%rd146];
setp.eq.s16	%p27, %rs27, 0;
selp.u32	%r1383, 1, 0, %p27;

BB0_32:
bfe.u32 %r334, %r16, 2, 1;
setp.ne.s32	%p28, %r1383, %r334;
@%p28 bra BB0_34;

mul.wide.u32 %rd147, %r40, 8;
add.s64 %rd149, %rd58, %rd147;
mul.wide.u32 %rd150, %r322, 8;
add.s64 %rd151, %rd58, %rd150;
cvt.u64.u32	%rd152, %r40;
st.shared.u32 [%rd140], %r38;
cvt.u64.u32	%rd156, %r322;
st.shared.u32 [%rd138], %r39;
ld.shared.u64 %rd159, [%rd149];
ld.shared.u64 %rd160, [%rd151];
st.shared.u64 [%rd149], %rd160;
st.shared.u64 [%rd151], %rd159;
add.s64 %rd162, %rd59, %rd152;
ld.shared.u8 %rs28, [%rd162];
add.s64 %rd163, %rd59, %rd156;
ld.shared.u8 %rs29, [%rd163];
st.shared.u8 [%rd162], %rs29;
st.shared.u8 [%rd163], %rs28;

BB0_34:
bar.sync 0;
ld.shared.u32 %r43, [%rd90];
ld.shared.u32 %r44, [%rd92];
setp.le.s32	%p29, %r44, %r43;
@%p29 bra BB0_36;

cvt.u64.u32	%rd169, %r30;
add.s64 %rd171, %rd59, %rd169;
ld.shared.u8 %rs30, [%rd171];
mov.u32 %r1384, 1;
setp.ne.s16	%p30, %rs30, 0;
@%p30 bra BB0_37;

BB0_36:
cvt.u64.u32	%rd172, %r290;
add.s64 %rd174, %rd59, %rd172;
ld.shared.u8 %rs31, [%rd174];
setp.eq.s16	%p31, %rs31, 0;
selp.u32	%r1384, 1, 0, %p31;

BB0_37:
bfe.u32 %r357, %r16, 2, 1;
setp.ne.s32	%p32, %r1384, %r357;
@%p32 bra BB0_39;

cvt.u64.u32	%rd175, %r30;
st.shared.u32 [%rd92], %r43;
cvt.u64.u32	%rd179, %r290;
st.shared.u32 [%rd90], %r44;
mul.wide.u32 %rd182, %r30, 8;
add.s64 %rd184, %rd58, %rd182;
ld.shared.u64 %rd185, [%rd184];
mul.wide.u32 %rd186, %r290, 8;
add.s64 %rd187, %rd58, %rd186;
ld.shared.u64 %rd188, [%rd187];
st.shared.u64 [%rd184], %rd188;
st.shared.u64 [%rd187], %rd185;
add.s64 %rd190, %rd59, %rd175;
ld.shared.u8 %rs32, [%rd190];
add.s64 %rd191, %rd59, %rd179;
ld.shared.u8 %rs33, [%rd191];
st.shared.u8 [%rd190], %rs33;
st.shared.u8 [%rd191], %rs32;

BB0_39:
bar.sync 0;
ld.shared.u32 %r47, [%rd70+4];
ld.shared.u32 %r48, [%rd70];
setp.le.s32	%p33, %r48, %r47;
@%p33 bra BB0_41;

cvt.u64.u32	%rd195, %r278;
add.s64 %rd197, %rd59, %rd195;
ld.shared.u8 %rs34, [%rd197];
mov.u32 %r1385, 1;
setp.ne.s16	%p34, %rs34, 0;
@%p34 bra BB0_42;

BB0_41:
cvt.u64.u32	%rd198, %r278;
add.s64 %rd200, %rd59, %rd198;
ld.shared.u8 %rs35, [%rd200+1];
setp.eq.s16	%p35, %rs35, 0;
selp.u32	%r1385, 1, 0, %p35;

BB0_42:
bfe.u32 %r371, %r16, 2, 1;
setp.ne.s32	%p36, %r1385, %r371;
@%p36 bra BB0_44;

cvt.u64.u32	%rd201, %r278;
st.shared.u32 [%rd70], %r47;
st.shared.u32 [%rd70+4], %r48;
mul.wide.u32 %rd205, %r278, 8;
add.s64 %rd207, %rd58, %rd205;
ld.shared.u64 %rd208, [%rd207];
ld.shared.u64 %rd209, [%rd207+8];
st.shared.u64 [%rd207], %rd209;
st.shared.u64 [%rd207+8], %rd208;
add.s64 %rd211, %rd59, %rd201;
ld.shared.u8 %rs36, [%rd211];
ld.shared.u8 %rs37, [%rd211+1];
st.shared.u8 [%rd211], %rs37;
st.shared.u8 [%rd211+1], %rs36;

BB0_44:
bar.sync 0;
and.b32 %r374, %r16, 7;
sub.s32 %r54, %r278, %r374;
add.s32 %r376, %r54, 8;
mul.wide.u32 %rd212, %r376, 4;
add.s64 %rd214, %rd56, %rd212;
mul.wide.u32 %rd215, %r54, 4;
add.s64 %rd216, %rd56, %rd215;
ld.shared.u32 %r52, [%rd214];
ld.shared.u32 %r53, [%rd216];
setp.le.s32	%p37, %r53, %r52;
@%p37 bra BB0_46;

cvt.u64.u32	%rd217, %r54;
add.s64 %rd219, %rd59, %rd217;
ld.shared.u8 %rs38, [%rd219];
mov.u32 %r1386, 1;
setp.ne.s16	%p38, %rs38, 0;
@%p38 bra BB0_47;

BB0_46:
cvt.u64.u32	%rd220, %r376;
add.s64 %rd222, %rd59, %rd220;
ld.shared.u8 %rs39, [%rd222];
setp.eq.s16	%p39, %rs39, 0;
selp.u32	%r1386, 1, 0, %p39;

BB0_47:
bfe.u32 %r388, %r16, 3, 1;
setp.ne.s32	%p40, %r1386, %r388;
@%p40 bra BB0_49;

mul.wide.u32 %rd223, %r54, 8;
add.s64 %rd225, %rd58, %rd223;
mul.wide.u32 %rd226, %r376, 8;
add.s64 %rd227, %rd58, %rd226;
cvt.u64.u32	%rd228, %r54;
st.shared.u32 [%rd216], %r52;
cvt.u64.u32	%rd232, %r376;
st.shared.u32 [%rd214], %r53;
ld.shared.u64 %rd235, [%rd225];
ld.shared.u64 %rd236, [%rd227];
st.shared.u64 [%rd225], %rd236;
st.shared.u64 [%rd227], %rd235;
add.s64 %rd238, %rd59, %rd228;
ld.shared.u8 %rs40, [%rd238];
add.s64 %rd239, %rd59, %rd232;
ld.shared.u8 %rs41, [%rd239];
st.shared.u8 [%rd238], %rs41;
st.shared.u8 [%rd239], %rs40;

BB0_49:
bar.sync 0;
ld.shared.u32 %r57, [%rd138];
ld.shared.u32 %r58, [%rd140];
setp.le.s32	%p41, %r58, %r57;
@%p41 bra BB0_51;

cvt.u64.u32	%rd245, %r40;
add.s64 %rd247, %rd59, %rd245;
ld.shared.u8 %rs42, [%rd247];
mov.u32 %r1387, 1;
setp.ne.s16	%p42, %rs42, 0;
@%p42 bra BB0_52;

BB0_51:
cvt.u64.u32	%rd248, %r322;
add.s64 %rd250, %rd59, %rd248;
ld.shared.u8 %rs43, [%rd250];
setp.eq.s16	%p43, %rs43, 0;
selp.u32	%r1387, 1, 0, %p43;

BB0_52:
bfe.u32 %r411, %r16, 3, 1;
setp.ne.s32	%p44, %r1387, %r411;
@%p44 bra BB0_54;

cvt.u64.u32	%rd251, %r40;
st.shared.u32 [%rd140], %r57;
cvt.u64.u32	%rd255, %r322;
st.shared.u32 [%rd138], %r58;
mul.wide.u32 %rd258, %r40, 8;
add.s64 %rd260, %rd58, %rd258;
ld.shared.u64 %rd261, [%rd260];
mul.wide.u32 %rd262, %r322, 8;
add.s64 %rd263, %rd58, %rd262;
ld.shared.u64 %rd264, [%rd263];
st.shared.u64 [%rd260], %rd264;
st.shared.u64 [%rd263], %rd261;
add.s64 %rd266, %rd59, %rd251;
ld.shared.u8 %rs44, [%rd266];
add.s64 %rd267, %rd59, %rd255;
ld.shared.u8 %rs45, [%rd267];
st.shared.u8 [%rd266], %rs45;
st.shared.u8 [%rd267], %rs44;

BB0_54:
bar.sync 0;
ld.shared.u32 %r61, [%rd90];
ld.shared.u32 %r62, [%rd92];
setp.le.s32	%p45, %r62, %r61;
@%p45 bra BB0_56;

cvt.u64.u32	%rd273, %r30;
add.s64 %rd275, %rd59, %rd273;
ld.shared.u8 %rs46, [%rd275];
mov.u32 %r1388, 1;
setp.ne.s16	%p46, %rs46, 0;
@%p46 bra BB0_57;

BB0_56:
cvt.u64.u32	%rd276, %r290;
add.s64 %rd278, %rd59, %rd276;
ld.shared.u8 %rs47, [%rd278];
setp.eq.s16	%p47, %rs47, 0;
selp.u32	%r1388, 1, 0, %p47;

BB0_57:
bfe.u32 %r433, %r16, 3, 1;
setp.ne.s32	%p48, %r1388, %r433;
@%p48 bra BB0_59;

cvt.u64.u32	%rd279, %r30;
st.shared.u32 [%rd92], %r61;
cvt.u64.u32	%rd283, %r290;
st.shared.u32 [%rd90], %r62;
mul.wide.u32 %rd286, %r30, 8;
add.s64 %rd288, %rd58, %rd286;
ld.shared.u64 %rd289, [%rd288];
mul.wide.u32 %rd290, %r290, 8;
add.s64 %rd291, %rd58, %rd290;
ld.shared.u64 %rd292, [%rd291];
st.shared.u64 [%rd288], %rd292;
st.shared.u64 [%rd291], %rd289;
add.s64 %rd294, %rd59, %rd279;
ld.shared.u8 %rs48, [%rd294];
add.s64 %rd295, %rd59, %rd283;
ld.shared.u8 %rs49, [%rd295];
st.shared.u8 [%rd294], %rs49;
st.shared.u8 [%rd295], %rs48;

BB0_59:
bar.sync 0;
ld.shared.u32 %r65, [%rd70+4];
ld.shared.u32 %r66, [%rd70];
setp.le.s32	%p49, %r66, %r65;
@%p49 bra BB0_61;

cvt.u64.u32	%rd299, %r278;
add.s64 %rd301, %rd59, %rd299;
ld.shared.u8 %rs50, [%rd301];
mov.u32 %r1389, 1;
setp.ne.s16	%p50, %rs50, 0;
@%p50 bra BB0_62;

BB0_61:
cvt.u64.u32	%rd302, %r278;
add.s64 %rd304, %rd59, %rd302;
ld.shared.u8 %rs51, [%rd304+1];
setp.eq.s16	%p51, %rs51, 0;
selp.u32	%r1389, 1, 0, %p51;

BB0_62:
bfe.u32 %r447, %r16, 3, 1;
setp.ne.s32	%p52, %r1389, %r447;
@%p52 bra BB0_64;

cvt.u64.u32	%rd305, %r278;
st.shared.u32 [%rd70], %r65;
st.shared.u32 [%rd70+4], %r66;
mul.wide.u32 %rd309, %r278, 8;
add.s64 %rd311, %rd58, %rd309;
ld.shared.u64 %rd312, [%rd311];
ld.shared.u64 %rd313, [%rd311+8];
st.shared.u64 [%rd311], %rd313;
st.shared.u64 [%rd311+8], %rd312;
add.s64 %rd315, %rd59, %rd305;
ld.shared.u8 %rs52, [%rd315];
ld.shared.u8 %rs53, [%rd315+1];
st.shared.u8 [%rd315], %rs53;
st.shared.u8 [%rd315+1], %rs52;

BB0_64:
bar.sync 0;
and.b32 %r450, %r16, 15;
sub.s32 %r72, %r278, %r450;
add.s32 %r452, %r72, 16;
mul.wide.u32 %rd316, %r452, 4;
add.s64 %rd318, %rd56, %rd316;
mul.wide.u32 %rd319, %r72, 4;
add.s64 %rd320, %rd56, %rd319;
ld.shared.u32 %r70, [%rd318];
ld.shared.u32 %r71, [%rd320];
setp.le.s32	%p53, %r71, %r70;
@%p53 bra BB0_66;

cvt.u64.u32	%rd321, %r72;
add.s64 %rd323, %rd59, %rd321;
ld.shared.u8 %rs54, [%rd323];
mov.u32 %r1390, 1;
setp.ne.s16	%p54, %rs54, 0;
@%p54 bra BB0_67;

BB0_66:
cvt.u64.u32	%rd324, %r452;
add.s64 %rd326, %rd59, %rd324;
ld.shared.u8 %rs55, [%rd326];
setp.eq.s16	%p55, %rs55, 0;
selp.u32	%r1390, 1, 0, %p55;

BB0_67:
bfe.u32 %r464, %r16, 4, 1;
setp.ne.s32	%p56, %r1390, %r464;
@%p56 bra BB0_69;

mul.wide.u32 %rd327, %r72, 8;
add.s64 %rd329, %rd58, %rd327;
mul.wide.u32 %rd330, %r452, 8;
add.s64 %rd331, %rd58, %rd330;
cvt.u64.u32	%rd332, %r72;
st.shared.u32 [%rd320], %r70;
cvt.u64.u32	%rd336, %r452;
st.shared.u32 [%rd318], %r71;
ld.shared.u64 %rd339, [%rd329];
ld.shared.u64 %rd340, [%rd331];
st.shared.u64 [%rd329], %rd340;
st.shared.u64 [%rd331], %rd339;
add.s64 %rd342, %rd59, %rd332;
ld.shared.u8 %rs56, [%rd342];
add.s64 %rd343, %rd59, %rd336;
ld.shared.u8 %rs57, [%rd343];
st.shared.u8 [%rd342], %rs57;
st.shared.u8 [%rd343], %rs56;

BB0_69:
bar.sync 0;
ld.shared.u32 %r75, [%rd214];
ld.shared.u32 %r76, [%rd216];
setp.le.s32	%p57, %r76, %r75;
@%p57 bra BB0_71;

cvt.u64.u32	%rd349, %r54;
add.s64 %rd351, %rd59, %rd349;
ld.shared.u8 %rs58, [%rd351];
mov.u32 %r1391, 1;
setp.ne.s16	%p58, %rs58, 0;
@%p58 bra BB0_72;

BB0_71:
cvt.u64.u32	%rd352, %r376;
add.s64 %rd354, %rd59, %rd352;
ld.shared.u8 %rs59, [%rd354];
setp.eq.s16	%p59, %rs59, 0;
selp.u32	%r1391, 1, 0, %p59;

BB0_72:
bfe.u32 %r487, %r16, 4, 1;
setp.ne.s32	%p60, %r1391, %r487;
@%p60 bra BB0_74;

cvt.u64.u32	%rd355, %r54;
st.shared.u32 [%rd216], %r75;
cvt.u64.u32	%rd359, %r376;
st.shared.u32 [%rd214], %r76;
mul.wide.u32 %rd362, %r54, 8;
add.s64 %rd364, %rd58, %rd362;
ld.shared.u64 %rd365, [%rd364];
mul.wide.u32 %rd366, %r376, 8;
add.s64 %rd367, %rd58, %rd366;
ld.shared.u64 %rd368, [%rd367];
st.shared.u64 [%rd364], %rd368;
st.shared.u64 [%rd367], %rd365;
add.s64 %rd370, %rd59, %rd355;
ld.shared.u8 %rs60, [%rd370];
add.s64 %rd371, %rd59, %rd359;
ld.shared.u8 %rs61, [%rd371];
st.shared.u8 [%rd370], %rs61;
st.shared.u8 [%rd371], %rs60;

BB0_74:
bar.sync 0;
ld.shared.u32 %r79, [%rd138];
ld.shared.u32 %r80, [%rd140];
setp.le.s32	%p61, %r80, %r79;
@%p61 bra BB0_76;

cvt.u64.u32	%rd377, %r40;
add.s64 %rd379, %rd59, %rd377;
ld.shared.u8 %rs62, [%rd379];
mov.u32 %r1392, 1;
setp.ne.s16	%p62, %rs62, 0;
@%p62 bra BB0_77;

BB0_76:
cvt.u64.u32	%rd380, %r322;
add.s64 %rd382, %rd59, %rd380;
ld.shared.u8 %rs63, [%rd382];
setp.eq.s16	%p63, %rs63, 0;
selp.u32	%r1392, 1, 0, %p63;

BB0_77:
bfe.u32 %r509, %r16, 4, 1;
setp.ne.s32	%p64, %r1392, %r509;
@%p64 bra BB0_79;

cvt.u64.u32	%rd383, %r40;
st.shared.u32 [%rd140], %r79;
cvt.u64.u32	%rd387, %r322;
st.shared.u32 [%rd138], %r80;
mul.wide.u32 %rd390, %r40, 8;
add.s64 %rd392, %rd58, %rd390;
ld.shared.u64 %rd393, [%rd392];
mul.wide.u32 %rd394, %r322, 8;
add.s64 %rd395, %rd58, %rd394;
ld.shared.u64 %rd396, [%rd395];
st.shared.u64 [%rd392], %rd396;
st.shared.u64 [%rd395], %rd393;
add.s64 %rd398, %rd59, %rd383;
ld.shared.u8 %rs64, [%rd398];
add.s64 %rd399, %rd59, %rd387;
ld.shared.u8 %rs65, [%rd399];
st.shared.u8 [%rd398], %rs65;
st.shared.u8 [%rd399], %rs64;

BB0_79:
bar.sync 0;
ld.shared.u32 %r83, [%rd90];
ld.shared.u32 %r84, [%rd92];
setp.le.s32	%p65, %r84, %r83;
@%p65 bra BB0_81;

cvt.u64.u32	%rd405, %r30;
add.s64 %rd407, %rd59, %rd405;
ld.shared.u8 %rs66, [%rd407];
mov.u32 %r1393, 1;
setp.ne.s16	%p66, %rs66, 0;
@%p66 bra BB0_82;

BB0_81:
cvt.u64.u32	%rd408, %r290;
add.s64 %rd410, %rd59, %rd408;
ld.shared.u8 %rs67, [%rd410];
setp.eq.s16	%p67, %rs67, 0;
selp.u32	%r1393, 1, 0, %p67;

BB0_82:
bfe.u32 %r531, %r16, 4, 1;
setp.ne.s32	%p68, %r1393, %r531;
@%p68 bra BB0_84;

cvt.u64.u32	%rd411, %r30;
st.shared.u32 [%rd92], %r83;
cvt.u64.u32	%rd415, %r290;
st.shared.u32 [%rd90], %r84;
mul.wide.u32 %rd418, %r30, 8;
add.s64 %rd420, %rd58, %rd418;
ld.shared.u64 %rd421, [%rd420];
mul.wide.u32 %rd422, %r290, 8;
add.s64 %rd423, %rd58, %rd422;
ld.shared.u64 %rd424, [%rd423];
st.shared.u64 [%rd420], %rd424;
st.shared.u64 [%rd423], %rd421;
add.s64 %rd426, %rd59, %rd411;
ld.shared.u8 %rs68, [%rd426];
add.s64 %rd427, %rd59, %rd415;
ld.shared.u8 %rs69, [%rd427];
st.shared.u8 [%rd426], %rs69;
st.shared.u8 [%rd427], %rs68;

BB0_84:
bar.sync 0;
ld.shared.u32 %r87, [%rd70+4];
ld.shared.u32 %r88, [%rd70];
setp.le.s32	%p69, %r88, %r87;
@%p69 bra BB0_86;

cvt.u64.u32	%rd431, %r278;
add.s64 %rd433, %rd59, %rd431;
ld.shared.u8 %rs70, [%rd433];
mov.u32 %r1394, 1;
setp.ne.s16	%p70, %rs70, 0;
@%p70 bra BB0_87;

BB0_86:
cvt.u64.u32	%rd434, %r278;
add.s64 %rd436, %rd59, %rd434;
ld.shared.u8 %rs71, [%rd436+1];
setp.eq.s16	%p71, %rs71, 0;
selp.u32	%r1394, 1, 0, %p71;

BB0_87:
bfe.u32 %r545, %r16, 4, 1;
setp.ne.s32	%p72, %r1394, %r545;
@%p72 bra BB0_89;

cvt.u64.u32	%rd437, %r278;
st.shared.u32 [%rd70], %r87;
st.shared.u32 [%rd70+4], %r88;
mul.wide.u32 %rd441, %r278, 8;
add.s64 %rd443, %rd58, %rd441;
ld.shared.u64 %rd444, [%rd443];
ld.shared.u64 %rd445, [%rd443+8];
st.shared.u64 [%rd443], %rd445;
st.shared.u64 [%rd443+8], %rd444;
add.s64 %rd447, %rd59, %rd437;
ld.shared.u8 %rs72, [%rd447];
ld.shared.u8 %rs73, [%rd447+1];
st.shared.u8 [%rd447], %rs73;
st.shared.u8 [%rd447+1], %rs72;

BB0_89:
bar.sync 0;
and.b32 %r548, %r16, 31;
sub.s32 %r94, %r278, %r548;
add.s32 %r550, %r94, 32;
mul.wide.u32 %rd448, %r550, 4;
add.s64 %rd450, %rd56, %rd448;
mul.wide.u32 %rd451, %r94, 4;
add.s64 %rd452, %rd56, %rd451;
ld.shared.u32 %r92, [%rd450];
ld.shared.u32 %r93, [%rd452];
setp.le.s32	%p73, %r93, %r92;
@%p73 bra BB0_91;

cvt.u64.u32	%rd453, %r94;
add.s64 %rd455, %rd59, %rd453;
ld.shared.u8 %rs74, [%rd455];
mov.u32 %r1395, 1;
setp.ne.s16	%p74, %rs74, 0;
@%p74 bra BB0_92;

BB0_91:
cvt.u64.u32	%rd456, %r550;
add.s64 %rd458, %rd59, %rd456;
ld.shared.u8 %rs75, [%rd458];
setp.eq.s16	%p75, %rs75, 0;
selp.u32	%r1395, 1, 0, %p75;

BB0_92:
bfe.u32 %r562, %r16, 5, 1;
setp.ne.s32	%p76, %r1395, %r562;
@%p76 bra BB0_94;

mul.wide.u32 %rd459, %r94, 8;
add.s64 %rd461, %rd58, %rd459;
mul.wide.u32 %rd462, %r550, 8;
add.s64 %rd463, %rd58, %rd462;
cvt.u64.u32	%rd464, %r94;
st.shared.u32 [%rd452], %r92;
cvt.u64.u32	%rd468, %r550;
st.shared.u32 [%rd450], %r93;
ld.shared.u64 %rd471, [%rd461];
ld.shared.u64 %rd472, [%rd463];
st.shared.u64 [%rd461], %rd472;
st.shared.u64 [%rd463], %rd471;
add.s64 %rd474, %rd59, %rd464;
ld.shared.u8 %rs76, [%rd474];
add.s64 %rd475, %rd59, %rd468;
ld.shared.u8 %rs77, [%rd475];
st.shared.u8 [%rd474], %rs77;
st.shared.u8 [%rd475], %rs76;

BB0_94:
bar.sync 0;
ld.shared.u32 %r97, [%rd318];
ld.shared.u32 %r98, [%rd320];
setp.le.s32	%p77, %r98, %r97;
@%p77 bra BB0_96;

cvt.u64.u32	%rd481, %r72;
add.s64 %rd483, %rd59, %rd481;
ld.shared.u8 %rs78, [%rd483];
mov.u32 %r1396, 1;
setp.ne.s16	%p78, %rs78, 0;
@%p78 bra BB0_97;

BB0_96:
cvt.u64.u32	%rd484, %r452;
add.s64 %rd486, %rd59, %rd484;
ld.shared.u8 %rs79, [%rd486];
setp.eq.s16	%p79, %rs79, 0;
selp.u32	%r1396, 1, 0, %p79;

BB0_97:
bfe.u32 %r585, %r16, 5, 1;
setp.ne.s32	%p80, %r1396, %r585;
@%p80 bra BB0_99;

cvt.u64.u32	%rd487, %r72;
st.shared.u32 [%rd320], %r97;
cvt.u64.u32	%rd491, %r452;
st.shared.u32 [%rd318], %r98;
mul.wide.u32 %rd494, %r72, 8;
add.s64 %rd496, %rd58, %rd494;
ld.shared.u64 %rd497, [%rd496];
mul.wide.u32 %rd498, %r452, 8;
add.s64 %rd499, %rd58, %rd498;
ld.shared.u64 %rd500, [%rd499];
st.shared.u64 [%rd496], %rd500;
st.shared.u64 [%rd499], %rd497;
add.s64 %rd502, %rd59, %rd487;
ld.shared.u8 %rs80, [%rd502];
add.s64 %rd503, %rd59, %rd491;
ld.shared.u8 %rs81, [%rd503];
st.shared.u8 [%rd502], %rs81;
st.shared.u8 [%rd503], %rs80;

BB0_99:
bar.sync 0;
ld.shared.u32 %r101, [%rd214];
ld.shared.u32 %r102, [%rd216];
setp.le.s32	%p81, %r102, %r101;
@%p81 bra BB0_101;

cvt.u64.u32	%rd509, %r54;
add.s64 %rd511, %rd59, %rd509;
ld.shared.u8 %rs82, [%rd511];
mov.u32 %r1397, 1;
setp.ne.s16	%p82, %rs82, 0;
@%p82 bra BB0_102;

BB0_101:
cvt.u64.u32	%rd512, %r376;
add.s64 %rd514, %rd59, %rd512;
ld.shared.u8 %rs83, [%rd514];
setp.eq.s16	%p83, %rs83, 0;
selp.u32	%r1397, 1, 0, %p83;

BB0_102:
bfe.u32 %r607, %r16, 5, 1;
setp.ne.s32	%p84, %r1397, %r607;
@%p84 bra BB0_104;

cvt.u64.u32	%rd515, %r54;
st.shared.u32 [%rd216], %r101;
cvt.u64.u32	%rd519, %r376;
st.shared.u32 [%rd214], %r102;
mul.wide.u32 %rd522, %r54, 8;
add.s64 %rd524, %rd58, %rd522;
ld.shared.u64 %rd525, [%rd524];
mul.wide.u32 %rd526, %r376, 8;
add.s64 %rd527, %rd58, %rd526;
ld.shared.u64 %rd528, [%rd527];
st.shared.u64 [%rd524], %rd528;
st.shared.u64 [%rd527], %rd525;
add.s64 %rd530, %rd59, %rd515;
ld.shared.u8 %rs84, [%rd530];
add.s64 %rd531, %rd59, %rd519;
ld.shared.u8 %rs85, [%rd531];
st.shared.u8 [%rd530], %rs85;
st.shared.u8 [%rd531], %rs84;

BB0_104:
bar.sync 0;
ld.shared.u32 %r105, [%rd138];
ld.shared.u32 %r106, [%rd140];
setp.le.s32	%p85, %r106, %r105;
@%p85 bra BB0_106;

cvt.u64.u32	%rd537, %r40;
add.s64 %rd539, %rd59, %rd537;
ld.shared.u8 %rs86, [%rd539];
mov.u32 %r1398, 1;
setp.ne.s16	%p86, %rs86, 0;
@%p86 bra BB0_107;

BB0_106:
cvt.u64.u32	%rd540, %r322;
add.s64 %rd542, %rd59, %rd540;
ld.shared.u8 %rs87, [%rd542];
setp.eq.s16	%p87, %rs87, 0;
selp.u32	%r1398, 1, 0, %p87;

BB0_107:
bfe.u32 %r629, %r16, 5, 1;
setp.ne.s32	%p88, %r1398, %r629;
@%p88 bra BB0_109;

cvt.u64.u32	%rd543, %r40;
st.shared.u32 [%rd140], %r105;
cvt.u64.u32	%rd547, %r322;
st.shared.u32 [%rd138], %r106;
mul.wide.u32 %rd550, %r40, 8;
add.s64 %rd552, %rd58, %rd550;
ld.shared.u64 %rd553, [%rd552];
mul.wide.u32 %rd554, %r322, 8;
add.s64 %rd555, %rd58, %rd554;
ld.shared.u64 %rd556, [%rd555];
st.shared.u64 [%rd552], %rd556;
st.shared.u64 [%rd555], %rd553;
add.s64 %rd558, %rd59, %rd543;
ld.shared.u8 %rs88, [%rd558];
add.s64 %rd559, %rd59, %rd547;
ld.shared.u8 %rs89, [%rd559];
st.shared.u8 [%rd558], %rs89;
st.shared.u8 [%rd559], %rs88;

BB0_109:
bar.sync 0;
ld.shared.u32 %r109, [%rd90];
ld.shared.u32 %r110, [%rd92];
setp.le.s32	%p89, %r110, %r109;
@%p89 bra BB0_111;

cvt.u64.u32	%rd565, %r30;
add.s64 %rd567, %rd59, %rd565;
ld.shared.u8 %rs90, [%rd567];
mov.u32 %r1399, 1;
setp.ne.s16	%p90, %rs90, 0;
@%p90 bra BB0_112;

BB0_111:
cvt.u64.u32	%rd568, %r290;
add.s64 %rd570, %rd59, %rd568;
ld.shared.u8 %rs91, [%rd570];
setp.eq.s16	%p91, %rs91, 0;
selp.u32	%r1399, 1, 0, %p91;

BB0_112:
bfe.u32 %r651, %r16, 5, 1;
setp.ne.s32	%p92, %r1399, %r651;
@%p92 bra BB0_114;

cvt.u64.u32	%rd571, %r30;
st.shared.u32 [%rd92], %r109;
cvt.u64.u32	%rd575, %r290;
st.shared.u32 [%rd90], %r110;
mul.wide.u32 %rd578, %r30, 8;
add.s64 %rd580, %rd58, %rd578;
ld.shared.u64 %rd581, [%rd580];
mul.wide.u32 %rd582, %r290, 8;
add.s64 %rd583, %rd58, %rd582;
ld.shared.u64 %rd584, [%rd583];
st.shared.u64 [%rd580], %rd584;
st.shared.u64 [%rd583], %rd581;
add.s64 %rd586, %rd59, %rd571;
ld.shared.u8 %rs92, [%rd586];
add.s64 %rd587, %rd59, %rd575;
ld.shared.u8 %rs93, [%rd587];
st.shared.u8 [%rd586], %rs93;
st.shared.u8 [%rd587], %rs92;

BB0_114:
bar.sync 0;
ld.shared.u32 %r113, [%rd70+4];
ld.shared.u32 %r114, [%rd70];
setp.le.s32	%p93, %r114, %r113;
@%p93 bra BB0_116;

cvt.u64.u32	%rd591, %r278;
add.s64 %rd593, %rd59, %rd591;
ld.shared.u8 %rs94, [%rd593];
mov.u32 %r1400, 1;
setp.ne.s16	%p94, %rs94, 0;
@%p94 bra BB0_117;

BB0_116:
cvt.u64.u32	%rd594, %r278;
add.s64 %rd596, %rd59, %rd594;
ld.shared.u8 %rs95, [%rd596+1];
setp.eq.s16	%p95, %rs95, 0;
selp.u32	%r1400, 1, 0, %p95;

BB0_117:
bfe.u32 %r665, %r16, 5, 1;
setp.ne.s32	%p96, %r1400, %r665;
@%p96 bra BB0_119;

cvt.u64.u32	%rd597, %r278;
st.shared.u32 [%rd70], %r113;
st.shared.u32 [%rd70+4], %r114;
mul.wide.u32 %rd601, %r278, 8;
add.s64 %rd603, %rd58, %rd601;
ld.shared.u64 %rd604, [%rd603];
ld.shared.u64 %rd605, [%rd603+8];
st.shared.u64 [%rd603], %rd605;
st.shared.u64 [%rd603+8], %rd604;
add.s64 %rd607, %rd59, %rd597;
ld.shared.u8 %rs96, [%rd607];
ld.shared.u8 %rs97, [%rd607+1];
st.shared.u8 [%rd607], %rs97;
st.shared.u8 [%rd607+1], %rs96;

BB0_119:
bar.sync 0;
and.b32 %r668, %r16, 63;
sub.s32 %r120, %r278, %r668;
add.s32 %r670, %r120, 64;
mul.wide.u32 %rd608, %r670, 4;
add.s64 %rd610, %rd56, %rd608;
mul.wide.u32 %rd611, %r120, 4;
add.s64 %rd612, %rd56, %rd611;
ld.shared.u32 %r118, [%rd610];
ld.shared.u32 %r119, [%rd612];
setp.le.s32	%p97, %r119, %r118;
@%p97 bra BB0_121;

cvt.u64.u32	%rd613, %r120;
add.s64 %rd615, %rd59, %rd613;
ld.shared.u8 %rs98, [%rd615];
mov.u32 %r1401, 1;
setp.ne.s16	%p98, %rs98, 0;
@%p98 bra BB0_122;

BB0_121:
cvt.u64.u32	%rd616, %r670;
add.s64 %rd618, %rd59, %rd616;
ld.shared.u8 %rs99, [%rd618];
setp.eq.s16	%p99, %rs99, 0;
selp.u32	%r1401, 1, 0, %p99;

BB0_122:
bfe.u32 %r682, %r16, 6, 1;
setp.ne.s32	%p100, %r1401, %r682;
@%p100 bra BB0_124;

mul.wide.u32 %rd619, %r120, 8;
add.s64 %rd621, %rd58, %rd619;
mul.wide.u32 %rd622, %r670, 8;
add.s64 %rd623, %rd58, %rd622;
cvt.u64.u32	%rd624, %r120;
st.shared.u32 [%rd612], %r118;
cvt.u64.u32	%rd628, %r670;
st.shared.u32 [%rd610], %r119;
ld.shared.u64 %rd631, [%rd621];
ld.shared.u64 %rd632, [%rd623];
st.shared.u64 [%rd621], %rd632;
st.shared.u64 [%rd623], %rd631;
add.s64 %rd634, %rd59, %rd624;
ld.shared.u8 %rs100, [%rd634];
add.s64 %rd635, %rd59, %rd628;
ld.shared.u8 %rs101, [%rd635];
st.shared.u8 [%rd634], %rs101;
st.shared.u8 [%rd635], %rs100;

BB0_124:
bar.sync 0;
ld.shared.u32 %r123, [%rd450];
ld.shared.u32 %r124, [%rd452];
setp.le.s32	%p101, %r124, %r123;
@%p101 bra BB0_126;

cvt.u64.u32	%rd641, %r94;
add.s64 %rd643, %rd59, %rd641;
ld.shared.u8 %rs102, [%rd643];
mov.u32 %r1402, 1;
setp.ne.s16	%p102, %rs102, 0;
@%p102 bra BB0_127;

BB0_126:
cvt.u64.u32	%rd644, %r550;
add.s64 %rd646, %rd59, %rd644;
ld.shared.u8 %rs103, [%rd646];
setp.eq.s16	%p103, %rs103, 0;
selp.u32	%r1402, 1, 0, %p103;

BB0_127:
bfe.u32 %r705, %r16, 6, 1;
setp.ne.s32	%p104, %r1402, %r705;
@%p104 bra BB0_129;

cvt.u64.u32	%rd647, %r94;
st.shared.u32 [%rd452], %r123;
cvt.u64.u32	%rd651, %r550;
st.shared.u32 [%rd450], %r124;
mul.wide.u32 %rd654, %r94, 8;
add.s64 %rd656, %rd58, %rd654;
ld.shared.u64 %rd657, [%rd656];
mul.wide.u32 %rd658, %r550, 8;
add.s64 %rd659, %rd58, %rd658;
ld.shared.u64 %rd660, [%rd659];
st.shared.u64 [%rd656], %rd660;
st.shared.u64 [%rd659], %rd657;
add.s64 %rd662, %rd59, %rd647;
ld.shared.u8 %rs104, [%rd662];
add.s64 %rd663, %rd59, %rd651;
ld.shared.u8 %rs105, [%rd663];
st.shared.u8 [%rd662], %rs105;
st.shared.u8 [%rd663], %rs104;

BB0_129:
bar.sync 0;
ld.shared.u32 %r127, [%rd318];
ld.shared.u32 %r128, [%rd320];
setp.le.s32	%p105, %r128, %r127;
@%p105 bra BB0_131;

cvt.u64.u32	%rd669, %r72;
add.s64 %rd671, %rd59, %rd669;
ld.shared.u8 %rs106, [%rd671];
mov.u32 %r1403, 1;
setp.ne.s16	%p106, %rs106, 0;
@%p106 bra BB0_132;

BB0_131:
cvt.u64.u32	%rd672, %r452;
add.s64 %rd674, %rd59, %rd672;
ld.shared.u8 %rs107, [%rd674];
setp.eq.s16	%p107, %rs107, 0;
selp.u32	%r1403, 1, 0, %p107;

BB0_132:
bfe.u32 %r727, %r16, 6, 1;
setp.ne.s32	%p108, %r1403, %r727;
@%p108 bra BB0_134;

cvt.u64.u32	%rd675, %r72;
st.shared.u32 [%rd320], %r127;
cvt.u64.u32	%rd679, %r452;
st.shared.u32 [%rd318], %r128;
mul.wide.u32 %rd682, %r72, 8;
add.s64 %rd684, %rd58, %rd682;
ld.shared.u64 %rd685, [%rd684];
mul.wide.u32 %rd686, %r452, 8;
add.s64 %rd687, %rd58, %rd686;
ld.shared.u64 %rd688, [%rd687];
st.shared.u64 [%rd684], %rd688;
st.shared.u64 [%rd687], %rd685;
add.s64 %rd690, %rd59, %rd675;
ld.shared.u8 %rs108, [%rd690];
add.s64 %rd691, %rd59, %rd679;
ld.shared.u8 %rs109, [%rd691];
st.shared.u8 [%rd690], %rs109;
st.shared.u8 [%rd691], %rs108;

BB0_134:
bar.sync 0;
ld.shared.u32 %r131, [%rd214];
ld.shared.u32 %r132, [%rd216];
setp.le.s32	%p109, %r132, %r131;
@%p109 bra BB0_136;

cvt.u64.u32	%rd697, %r54;
add.s64 %rd699, %rd59, %rd697;
ld.shared.u8 %rs110, [%rd699];
mov.u32 %r1404, 1;
setp.ne.s16	%p110, %rs110, 0;
@%p110 bra BB0_137;

BB0_136:
cvt.u64.u32	%rd700, %r376;
add.s64 %rd702, %rd59, %rd700;
ld.shared.u8 %rs111, [%rd702];
setp.eq.s16	%p111, %rs111, 0;
selp.u32	%r1404, 1, 0, %p111;

BB0_137:
bfe.u32 %r749, %r16, 6, 1;
setp.ne.s32	%p112, %r1404, %r749;
@%p112 bra BB0_139;

cvt.u64.u32	%rd703, %r54;
st.shared.u32 [%rd216], %r131;
cvt.u64.u32	%rd707, %r376;
st.shared.u32 [%rd214], %r132;
mul.wide.u32 %rd710, %r54, 8;
add.s64 %rd712, %rd58, %rd710;
ld.shared.u64 %rd713, [%rd712];
mul.wide.u32 %rd714, %r376, 8;
add.s64 %rd715, %rd58, %rd714;
ld.shared.u64 %rd716, [%rd715];
st.shared.u64 [%rd712], %rd716;
st.shared.u64 [%rd715], %rd713;
add.s64 %rd718, %rd59, %rd703;
ld.shared.u8 %rs112, [%rd718];
add.s64 %rd719, %rd59, %rd707;
ld.shared.u8 %rs113, [%rd719];
st.shared.u8 [%rd718], %rs113;
st.shared.u8 [%rd719], %rs112;

BB0_139:
bar.sync 0;
ld.shared.u32 %r135, [%rd138];
ld.shared.u32 %r136, [%rd140];
setp.le.s32	%p113, %r136, %r135;
@%p113 bra BB0_141;

cvt.u64.u32	%rd725, %r40;
add.s64 %rd727, %rd59, %rd725;
ld.shared.u8 %rs114, [%rd727];
mov.u32 %r1405, 1;
setp.ne.s16	%p114, %rs114, 0;
@%p114 bra BB0_142;

BB0_141:
cvt.u64.u32	%rd728, %r322;
add.s64 %rd730, %rd59, %rd728;
ld.shared.u8 %rs115, [%rd730];
setp.eq.s16	%p115, %rs115, 0;
selp.u32	%r1405, 1, 0, %p115;

BB0_142:
bfe.u32 %r771, %r16, 6, 1;
setp.ne.s32	%p116, %r1405, %r771;
@%p116 bra BB0_144;

cvt.u64.u32	%rd731, %r40;
st.shared.u32 [%rd140], %r135;
cvt.u64.u32	%rd735, %r322;
st.shared.u32 [%rd138], %r136;
mul.wide.u32 %rd738, %r40, 8;
add.s64 %rd740, %rd58, %rd738;
ld.shared.u64 %rd741, [%rd740];
mul.wide.u32 %rd742, %r322, 8;
add.s64 %rd743, %rd58, %rd742;
ld.shared.u64 %rd744, [%rd743];
st.shared.u64 [%rd740], %rd744;
st.shared.u64 [%rd743], %rd741;
add.s64 %rd746, %rd59, %rd731;
ld.shared.u8 %rs116, [%rd746];
add.s64 %rd747, %rd59, %rd735;
ld.shared.u8 %rs117, [%rd747];
st.shared.u8 [%rd746], %rs117;
st.shared.u8 [%rd747], %rs116;

BB0_144:
bar.sync 0;
ld.shared.u32 %r139, [%rd90];
ld.shared.u32 %r140, [%rd92];
setp.le.s32	%p117, %r140, %r139;
@%p117 bra BB0_146;

cvt.u64.u32	%rd753, %r30;
add.s64 %rd755, %rd59, %rd753;
ld.shared.u8 %rs118, [%rd755];
mov.u32 %r1406, 1;
setp.ne.s16	%p118, %rs118, 0;
@%p118 bra BB0_147;

BB0_146:
cvt.u64.u32	%rd756, %r290;
add.s64 %rd758, %rd59, %rd756;
ld.shared.u8 %rs119, [%rd758];
setp.eq.s16	%p119, %rs119, 0;
selp.u32	%r1406, 1, 0, %p119;

BB0_147:
bfe.u32 %r793, %r16, 6, 1;
setp.ne.s32	%p120, %r1406, %r793;
@%p120 bra BB0_149;

cvt.u64.u32	%rd759, %r30;
st.shared.u32 [%rd92], %r139;
cvt.u64.u32	%rd763, %r290;
st.shared.u32 [%rd90], %r140;
mul.wide.u32 %rd766, %r30, 8;
add.s64 %rd768, %rd58, %rd766;
ld.shared.u64 %rd769, [%rd768];
mul.wide.u32 %rd770, %r290, 8;
add.s64 %rd771, %rd58, %rd770;
ld.shared.u64 %rd772, [%rd771];
st.shared.u64 [%rd768], %rd772;
st.shared.u64 [%rd771], %rd769;
add.s64 %rd774, %rd59, %rd759;
ld.shared.u8 %rs120, [%rd774];
add.s64 %rd775, %rd59, %rd763;
ld.shared.u8 %rs121, [%rd775];
st.shared.u8 [%rd774], %rs121;
st.shared.u8 [%rd775], %rs120;

BB0_149:
bar.sync 0;
ld.shared.u32 %r143, [%rd70+4];
ld.shared.u32 %r144, [%rd70];
setp.le.s32	%p121, %r144, %r143;
@%p121 bra BB0_151;

cvt.u64.u32	%rd779, %r278;
add.s64 %rd781, %rd59, %rd779;
ld.shared.u8 %rs122, [%rd781];
mov.u32 %r1407, 1;
setp.ne.s16	%p122, %rs122, 0;
@%p122 bra BB0_152;

BB0_151:
cvt.u64.u32	%rd782, %r278;
add.s64 %rd784, %rd59, %rd782;
ld.shared.u8 %rs123, [%rd784+1];
setp.eq.s16	%p123, %rs123, 0;
selp.u32	%r1407, 1, 0, %p123;

BB0_152:
bfe.u32 %r807, %r16, 6, 1;
setp.ne.s32	%p124, %r1407, %r807;
@%p124 bra BB0_154;

cvt.u64.u32	%rd785, %r278;
st.shared.u32 [%rd70], %r143;
st.shared.u32 [%rd70+4], %r144;
mul.wide.u32 %rd789, %r278, 8;
add.s64 %rd791, %rd58, %rd789;
ld.shared.u64 %rd792, [%rd791];
ld.shared.u64 %rd793, [%rd791+8];
st.shared.u64 [%rd791], %rd793;
st.shared.u64 [%rd791+8], %rd792;
add.s64 %rd795, %rd59, %rd785;
ld.shared.u8 %rs124, [%rd795];
ld.shared.u8 %rs125, [%rd795+1];
st.shared.u8 [%rd795], %rs125;
st.shared.u8 [%rd795+1], %rs124;

BB0_154:
bar.sync 0;
and.b32 %r810, %r16, 127;
sub.s32 %r150, %r278, %r810;
add.s32 %r812, %r150, 128;
mul.wide.u32 %rd796, %r812, 4;
add.s64 %rd798, %rd56, %rd796;
mul.wide.u32 %rd799, %r150, 4;
add.s64 %rd800, %rd56, %rd799;
ld.shared.u32 %r148, [%rd798];
ld.shared.u32 %r149, [%rd800];
setp.le.s32	%p125, %r149, %r148;
@%p125 bra BB0_156;

cvt.u64.u32	%rd801, %r150;
add.s64 %rd803, %rd59, %rd801;
ld.shared.u8 %rs126, [%rd803];
mov.u32 %r1408, 1;
setp.ne.s16	%p126, %rs126, 0;
@%p126 bra BB0_157;

BB0_156:
cvt.u64.u32	%rd804, %r812;
add.s64 %rd806, %rd59, %rd804;
ld.shared.u8 %rs127, [%rd806];
setp.eq.s16	%p127, %rs127, 0;
selp.u32	%r1408, 1, 0, %p127;

BB0_157:
bfe.u32 %r824, %r16, 7, 1;
setp.ne.s32	%p128, %r1408, %r824;
@%p128 bra BB0_159;

mul.wide.u32 %rd807, %r150, 8;
add.s64 %rd809, %rd58, %rd807;
mul.wide.u32 %rd810, %r812, 8;
add.s64 %rd811, %rd58, %rd810;
cvt.u64.u32	%rd812, %r150;
st.shared.u32 [%rd800], %r148;
cvt.u64.u32	%rd816, %r812;
st.shared.u32 [%rd798], %r149;
ld.shared.u64 %rd819, [%rd809];
ld.shared.u64 %rd820, [%rd811];
st.shared.u64 [%rd809], %rd820;
st.shared.u64 [%rd811], %rd819;
add.s64 %rd822, %rd59, %rd812;
ld.shared.u8 %rs128, [%rd822];
add.s64 %rd823, %rd59, %rd816;
ld.shared.u8 %rs129, [%rd823];
st.shared.u8 [%rd822], %rs129;
st.shared.u8 [%rd823], %rs128;

BB0_159:
bar.sync 0;
ld.shared.u32 %r153, [%rd610];
ld.shared.u32 %r154, [%rd612];
setp.le.s32	%p129, %r154, %r153;
@%p129 bra BB0_161;

cvt.u64.u32	%rd829, %r120;
add.s64 %rd831, %rd59, %rd829;
ld.shared.u8 %rs130, [%rd831];
mov.u32 %r1409, 1;
setp.ne.s16	%p130, %rs130, 0;
@%p130 bra BB0_162;

BB0_161:
cvt.u64.u32	%rd832, %r670;
add.s64 %rd834, %rd59, %rd832;
ld.shared.u8 %rs131, [%rd834];
setp.eq.s16	%p131, %rs131, 0;
selp.u32	%r1409, 1, 0, %p131;

BB0_162:
bfe.u32 %r847, %r16, 7, 1;
setp.ne.s32	%p132, %r1409, %r847;
@%p132 bra BB0_164;

cvt.u64.u32	%rd835, %r120;
st.shared.u32 [%rd612], %r153;
cvt.u64.u32	%rd839, %r670;
st.shared.u32 [%rd610], %r154;
mul.wide.u32 %rd842, %r120, 8;
add.s64 %rd844, %rd58, %rd842;
ld.shared.u64 %rd845, [%rd844];
mul.wide.u32 %rd846, %r670, 8;
add.s64 %rd847, %rd58, %rd846;
ld.shared.u64 %rd848, [%rd847];
st.shared.u64 [%rd844], %rd848;
st.shared.u64 [%rd847], %rd845;
add.s64 %rd850, %rd59, %rd835;
ld.shared.u8 %rs132, [%rd850];
add.s64 %rd851, %rd59, %rd839;
ld.shared.u8 %rs133, [%rd851];
st.shared.u8 [%rd850], %rs133;
st.shared.u8 [%rd851], %rs132;

BB0_164:
bar.sync 0;
ld.shared.u32 %r157, [%rd450];
ld.shared.u32 %r158, [%rd452];
setp.le.s32	%p133, %r158, %r157;
@%p133 bra BB0_166;

cvt.u64.u32	%rd857, %r94;
add.s64 %rd859, %rd59, %rd857;
ld.shared.u8 %rs134, [%rd859];
mov.u32 %r1410, 1;
setp.ne.s16	%p134, %rs134, 0;
@%p134 bra BB0_167;

BB0_166:
cvt.u64.u32	%rd860, %r550;
add.s64 %rd862, %rd59, %rd860;
ld.shared.u8 %rs135, [%rd862];
setp.eq.s16	%p135, %rs135, 0;
selp.u32	%r1410, 1, 0, %p135;

BB0_167:
bfe.u32 %r869, %r16, 7, 1;
setp.ne.s32	%p136, %r1410, %r869;
@%p136 bra BB0_169;

cvt.u64.u32	%rd863, %r94;
st.shared.u32 [%rd452], %r157;
cvt.u64.u32	%rd867, %r550;
st.shared.u32 [%rd450], %r158;
mul.wide.u32 %rd870, %r94, 8;
add.s64 %rd872, %rd58, %rd870;
ld.shared.u64 %rd873, [%rd872];
mul.wide.u32 %rd874, %r550, 8;
add.s64 %rd875, %rd58, %rd874;
ld.shared.u64 %rd876, [%rd875];
st.shared.u64 [%rd872], %rd876;
st.shared.u64 [%rd875], %rd873;
add.s64 %rd878, %rd59, %rd863;
ld.shared.u8 %rs136, [%rd878];
add.s64 %rd879, %rd59, %rd867;
ld.shared.u8 %rs137, [%rd879];
st.shared.u8 [%rd878], %rs137;
st.shared.u8 [%rd879], %rs136;

BB0_169:
bar.sync 0;
ld.shared.u32 %r161, [%rd318];
ld.shared.u32 %r162, [%rd320];
setp.le.s32	%p137, %r162, %r161;
@%p137 bra BB0_171;

cvt.u64.u32	%rd885, %r72;
add.s64 %rd887, %rd59, %rd885;
ld.shared.u8 %rs138, [%rd887];
mov.u32 %r1411, 1;
setp.ne.s16	%p138, %rs138, 0;
@%p138 bra BB0_172;

BB0_171:
cvt.u64.u32	%rd888, %r452;
add.s64 %rd890, %rd59, %rd888;
ld.shared.u8 %rs139, [%rd890];
setp.eq.s16	%p139, %rs139, 0;
selp.u32	%r1411, 1, 0, %p139;

BB0_172:
bfe.u32 %r891, %r16, 7, 1;
setp.ne.s32	%p140, %r1411, %r891;
@%p140 bra BB0_174;

cvt.u64.u32	%rd891, %r72;
st.shared.u32 [%rd320], %r161;
cvt.u64.u32	%rd895, %r452;
st.shared.u32 [%rd318], %r162;
mul.wide.u32 %rd898, %r72, 8;
add.s64 %rd900, %rd58, %rd898;
ld.shared.u64 %rd901, [%rd900];
mul.wide.u32 %rd902, %r452, 8;
add.s64 %rd903, %rd58, %rd902;
ld.shared.u64 %rd904, [%rd903];
st.shared.u64 [%rd900], %rd904;
st.shared.u64 [%rd903], %rd901;
add.s64 %rd906, %rd59, %rd891;
ld.shared.u8 %rs140, [%rd906];
add.s64 %rd907, %rd59, %rd895;
ld.shared.u8 %rs141, [%rd907];
st.shared.u8 [%rd906], %rs141;
st.shared.u8 [%rd907], %rs140;

BB0_174:
bar.sync 0;
ld.shared.u32 %r165, [%rd214];
ld.shared.u32 %r166, [%rd216];
setp.le.s32	%p141, %r166, %r165;
@%p141 bra BB0_176;

cvt.u64.u32	%rd913, %r54;
add.s64 %rd915, %rd59, %rd913;
ld.shared.u8 %rs142, [%rd915];
mov.u32 %r1412, 1;
setp.ne.s16	%p142, %rs142, 0;
@%p142 bra BB0_177;

BB0_176:
cvt.u64.u32	%rd916, %r376;
add.s64 %rd918, %rd59, %rd916;
ld.shared.u8 %rs143, [%rd918];
setp.eq.s16	%p143, %rs143, 0;
selp.u32	%r1412, 1, 0, %p143;

BB0_177:
bfe.u32 %r913, %r16, 7, 1;
setp.ne.s32	%p144, %r1412, %r913;
@%p144 bra BB0_179;

cvt.u64.u32	%rd919, %r54;
st.shared.u32 [%rd216], %r165;
cvt.u64.u32	%rd923, %r376;
st.shared.u32 [%rd214], %r166;
mul.wide.u32 %rd926, %r54, 8;
add.s64 %rd928, %rd58, %rd926;
ld.shared.u64 %rd929, [%rd928];
mul.wide.u32 %rd930, %r376, 8;
add.s64 %rd931, %rd58, %rd930;
ld.shared.u64 %rd932, [%rd931];
st.shared.u64 [%rd928], %rd932;
st.shared.u64 [%rd931], %rd929;
add.s64 %rd934, %rd59, %rd919;
ld.shared.u8 %rs144, [%rd934];
add.s64 %rd935, %rd59, %rd923;
ld.shared.u8 %rs145, [%rd935];
st.shared.u8 [%rd934], %rs145;
st.shared.u8 [%rd935], %rs144;

BB0_179:
bar.sync 0;
ld.shared.u32 %r169, [%rd138];
ld.shared.u32 %r170, [%rd140];
setp.le.s32	%p145, %r170, %r169;
@%p145 bra BB0_181;

cvt.u64.u32	%rd941, %r40;
add.s64 %rd943, %rd59, %rd941;
ld.shared.u8 %rs146, [%rd943];
mov.u32 %r1413, 1;
setp.ne.s16	%p146, %rs146, 0;
@%p146 bra BB0_182;

BB0_181:
cvt.u64.u32	%rd944, %r322;
add.s64 %rd946, %rd59, %rd944;
ld.shared.u8 %rs147, [%rd946];
setp.eq.s16	%p147, %rs147, 0;
selp.u32	%r1413, 1, 0, %p147;

BB0_182:
bfe.u32 %r935, %r16, 7, 1;
setp.ne.s32	%p148, %r1413, %r935;
@%p148 bra BB0_184;

cvt.u64.u32	%rd947, %r40;
st.shared.u32 [%rd140], %r169;
cvt.u64.u32	%rd951, %r322;
st.shared.u32 [%rd138], %r170;
mul.wide.u32 %rd954, %r40, 8;
add.s64 %rd956, %rd58, %rd954;
ld.shared.u64 %rd957, [%rd956];
mul.wide.u32 %rd958, %r322, 8;
add.s64 %rd959, %rd58, %rd958;
ld.shared.u64 %rd960, [%rd959];
st.shared.u64 [%rd956], %rd960;
st.shared.u64 [%rd959], %rd957;
add.s64 %rd962, %rd59, %rd947;
ld.shared.u8 %rs148, [%rd962];
add.s64 %rd963, %rd59, %rd951;
ld.shared.u8 %rs149, [%rd963];
st.shared.u8 [%rd962], %rs149;
st.shared.u8 [%rd963], %rs148;

BB0_184:
bar.sync 0;
ld.shared.u32 %r173, [%rd90];
ld.shared.u32 %r174, [%rd92];
setp.le.s32	%p149, %r174, %r173;
@%p149 bra BB0_186;

cvt.u64.u32	%rd969, %r30;
add.s64 %rd971, %rd59, %rd969;
ld.shared.u8 %rs150, [%rd971];
mov.u32 %r1414, 1;
setp.ne.s16	%p150, %rs150, 0;
@%p150 bra BB0_187;

BB0_186:
cvt.u64.u32	%rd972, %r290;
add.s64 %rd974, %rd59, %rd972;
ld.shared.u8 %rs151, [%rd974];
setp.eq.s16	%p151, %rs151, 0;
selp.u32	%r1414, 1, 0, %p151;

BB0_187:
bfe.u32 %r957, %r16, 7, 1;
setp.ne.s32	%p152, %r1414, %r957;
@%p152 bra BB0_189;

cvt.u64.u32	%rd975, %r30;
st.shared.u32 [%rd92], %r173;
cvt.u64.u32	%rd979, %r290;
st.shared.u32 [%rd90], %r174;
mul.wide.u32 %rd982, %r30, 8;
add.s64 %rd984, %rd58, %rd982;
ld.shared.u64 %rd985, [%rd984];
mul.wide.u32 %rd986, %r290, 8;
add.s64 %rd987, %rd58, %rd986;
ld.shared.u64 %rd988, [%rd987];
st.shared.u64 [%rd984], %rd988;
st.shared.u64 [%rd987], %rd985;
add.s64 %rd990, %rd59, %rd975;
ld.shared.u8 %rs152, [%rd990];
add.s64 %rd991, %rd59, %rd979;
ld.shared.u8 %rs153, [%rd991];
st.shared.u8 [%rd990], %rs153;
st.shared.u8 [%rd991], %rs152;

BB0_189:
bar.sync 0;
ld.shared.u32 %r177, [%rd70+4];
ld.shared.u32 %r178, [%rd70];
setp.le.s32	%p153, %r178, %r177;
@%p153 bra BB0_191;

cvt.u64.u32	%rd995, %r278;
add.s64 %rd997, %rd59, %rd995;
ld.shared.u8 %rs154, [%rd997];
mov.u32 %r1415, 1;
setp.ne.s16	%p154, %rs154, 0;
@%p154 bra BB0_192;

BB0_191:
cvt.u64.u32	%rd998, %r278;
add.s64 %rd1000, %rd59, %rd998;
ld.shared.u8 %rs155, [%rd1000+1];
setp.eq.s16	%p155, %rs155, 0;
selp.u32	%r1415, 1, 0, %p155;

BB0_192:
bfe.u32 %r971, %r16, 7, 1;
setp.ne.s32	%p156, %r1415, %r971;
@%p156 bra BB0_194;

cvt.u64.u32	%rd1001, %r278;
st.shared.u32 [%rd70], %r177;
st.shared.u32 [%rd70+4], %r178;
mul.wide.u32 %rd1005, %r278, 8;
add.s64 %rd1007, %rd58, %rd1005;
ld.shared.u64 %rd1008, [%rd1007];
ld.shared.u64 %rd1009, [%rd1007+8];
st.shared.u64 [%rd1007], %rd1009;
st.shared.u64 [%rd1007+8], %rd1008;
add.s64 %rd1011, %rd59, %rd1001;
ld.shared.u8 %rs156, [%rd1011];
ld.shared.u8 %rs157, [%rd1011+1];
st.shared.u8 [%rd1011], %rs157;
st.shared.u8 [%rd1011+1], %rs156;

BB0_194:
bar.sync 0;
and.b32 %r974, %r16, 255;
sub.s32 %r184, %r278, %r974;
add.s32 %r976, %r184, 256;
mul.wide.u32 %rd1012, %r976, 4;
add.s64 %rd1014, %rd56, %rd1012;
mul.wide.u32 %rd1015, %r184, 4;
add.s64 %rd1016, %rd56, %rd1015;
ld.shared.u32 %r182, [%rd1014];
ld.shared.u32 %r183, [%rd1016];
setp.le.s32	%p157, %r183, %r182;
@%p157 bra BB0_196;

cvt.u64.u32	%rd1017, %r184;
add.s64 %rd1019, %rd59, %rd1017;
ld.shared.u8 %rs158, [%rd1019];
mov.u32 %r1416, 1;
setp.ne.s16	%p158, %rs158, 0;
@%p158 bra BB0_197;

BB0_196:
cvt.u64.u32	%rd1020, %r976;
add.s64 %rd1022, %rd59, %rd1020;
ld.shared.u8 %rs159, [%rd1022];
setp.eq.s16	%p159, %rs159, 0;
selp.u32	%r1416, 1, 0, %p159;

BB0_197:
bfe.u32 %r988, %r16, 8, 1;
setp.ne.s32	%p160, %r1416, %r988;
@%p160 bra BB0_199;

mul.wide.u32 %rd1023, %r184, 8;
add.s64 %rd1025, %rd58, %rd1023;
mul.wide.u32 %rd1026, %r976, 8;
add.s64 %rd1027, %rd58, %rd1026;
cvt.u64.u32	%rd1028, %r184;
st.shared.u32 [%rd1016], %r182;
cvt.u64.u32	%rd1032, %r976;
st.shared.u32 [%rd1014], %r183;
ld.shared.u64 %rd1035, [%rd1025];
ld.shared.u64 %rd1036, [%rd1027];
st.shared.u64 [%rd1025], %rd1036;
st.shared.u64 [%rd1027], %rd1035;
add.s64 %rd1038, %rd59, %rd1028;
ld.shared.u8 %rs160, [%rd1038];
add.s64 %rd1039, %rd59, %rd1032;
ld.shared.u8 %rs161, [%rd1039];
st.shared.u8 [%rd1038], %rs161;
st.shared.u8 [%rd1039], %rs160;

BB0_199:
bar.sync 0;
ld.shared.u32 %r187, [%rd798];
ld.shared.u32 %r188, [%rd800];
setp.le.s32	%p161, %r188, %r187;
@%p161 bra BB0_201;

cvt.u64.u32	%rd1045, %r150;
add.s64 %rd1047, %rd59, %rd1045;
ld.shared.u8 %rs162, [%rd1047];
mov.u32 %r1417, 1;
setp.ne.s16	%p162, %rs162, 0;
@%p162 bra BB0_202;

BB0_201:
cvt.u64.u32	%rd1048, %r812;
add.s64 %rd1050, %rd59, %rd1048;
ld.shared.u8 %rs163, [%rd1050];
setp.eq.s16	%p163, %rs163, 0;
selp.u32	%r1417, 1, 0, %p163;

BB0_202:
bfe.u32 %r1011, %r16, 8, 1;
setp.ne.s32	%p164, %r1417, %r1011;
@%p164 bra BB0_204;

cvt.u64.u32	%rd1051, %r150;
st.shared.u32 [%rd800], %r187;
cvt.u64.u32	%rd1055, %r812;
st.shared.u32 [%rd798], %r188;
mul.wide.u32 %rd1058, %r150, 8;
add.s64 %rd1060, %rd58, %rd1058;
ld.shared.u64 %rd1061, [%rd1060];
mul.wide.u32 %rd1062, %r812, 8;
add.s64 %rd1063, %rd58, %rd1062;
ld.shared.u64 %rd1064, [%rd1063];
st.shared.u64 [%rd1060], %rd1064;
st.shared.u64 [%rd1063], %rd1061;
add.s64 %rd1066, %rd59, %rd1051;
ld.shared.u8 %rs164, [%rd1066];
add.s64 %rd1067, %rd59, %rd1055;
ld.shared.u8 %rs165, [%rd1067];
st.shared.u8 [%rd1066], %rs165;
st.shared.u8 [%rd1067], %rs164;

BB0_204:
bar.sync 0;
ld.shared.u32 %r191, [%rd610];
ld.shared.u32 %r192, [%rd612];
setp.le.s32	%p165, %r192, %r191;
@%p165 bra BB0_206;

cvt.u64.u32	%rd1073, %r120;
add.s64 %rd1075, %rd59, %rd1073;
ld.shared.u8 %rs166, [%rd1075];
mov.u32 %r1418, 1;
setp.ne.s16	%p166, %rs166, 0;
@%p166 bra BB0_207;

BB0_206:
cvt.u64.u32	%rd1076, %r670;
add.s64 %rd1078, %rd59, %rd1076;
ld.shared.u8 %rs167, [%rd1078];
setp.eq.s16	%p167, %rs167, 0;
selp.u32	%r1418, 1, 0, %p167;

BB0_207:
bfe.u32 %r1033, %r16, 8, 1;
setp.ne.s32	%p168, %r1418, %r1033;
@%p168 bra BB0_209;

cvt.u64.u32	%rd1079, %r120;
st.shared.u32 [%rd612], %r191;
cvt.u64.u32	%rd1083, %r670;
st.shared.u32 [%rd610], %r192;
mul.wide.u32 %rd1086, %r120, 8;
add.s64 %rd1088, %rd58, %rd1086;
ld.shared.u64 %rd1089, [%rd1088];
mul.wide.u32 %rd1090, %r670, 8;
add.s64 %rd1091, %rd58, %rd1090;
ld.shared.u64 %rd1092, [%rd1091];
st.shared.u64 [%rd1088], %rd1092;
st.shared.u64 [%rd1091], %rd1089;
add.s64 %rd1094, %rd59, %rd1079;
ld.shared.u8 %rs168, [%rd1094];
add.s64 %rd1095, %rd59, %rd1083;
ld.shared.u8 %rs169, [%rd1095];
st.shared.u8 [%rd1094], %rs169;
st.shared.u8 [%rd1095], %rs168;

BB0_209:
bar.sync 0;
ld.shared.u32 %r195, [%rd450];
ld.shared.u32 %r196, [%rd452];
setp.le.s32	%p169, %r196, %r195;
@%p169 bra BB0_211;

cvt.u64.u32	%rd1101, %r94;
add.s64 %rd1103, %rd59, %rd1101;
ld.shared.u8 %rs170, [%rd1103];
mov.u32 %r1419, 1;
setp.ne.s16	%p170, %rs170, 0;
@%p170 bra BB0_212;

BB0_211:
cvt.u64.u32	%rd1104, %r550;
add.s64 %rd1106, %rd59, %rd1104;
ld.shared.u8 %rs171, [%rd1106];
setp.eq.s16	%p171, %rs171, 0;
selp.u32	%r1419, 1, 0, %p171;

BB0_212:
bfe.u32 %r1055, %r16, 8, 1;
setp.ne.s32	%p172, %r1419, %r1055;
@%p172 bra BB0_214;

cvt.u64.u32	%rd1107, %r94;
st.shared.u32 [%rd452], %r195;
cvt.u64.u32	%rd1111, %r550;
st.shared.u32 [%rd450], %r196;
mul.wide.u32 %rd1114, %r94, 8;
add.s64 %rd1116, %rd58, %rd1114;
ld.shared.u64 %rd1117, [%rd1116];
mul.wide.u32 %rd1118, %r550, 8;
add.s64 %rd1119, %rd58, %rd1118;
ld.shared.u64 %rd1120, [%rd1119];
st.shared.u64 [%rd1116], %rd1120;
st.shared.u64 [%rd1119], %rd1117;
add.s64 %rd1122, %rd59, %rd1107;
ld.shared.u8 %rs172, [%rd1122];
add.s64 %rd1123, %rd59, %rd1111;
ld.shared.u8 %rs173, [%rd1123];
st.shared.u8 [%rd1122], %rs173;
st.shared.u8 [%rd1123], %rs172;

BB0_214:
bar.sync 0;
ld.shared.u32 %r199, [%rd318];
ld.shared.u32 %r200, [%rd320];
setp.le.s32	%p173, %r200, %r199;
@%p173 bra BB0_216;

cvt.u64.u32	%rd1129, %r72;
add.s64 %rd1131, %rd59, %rd1129;
ld.shared.u8 %rs174, [%rd1131];
mov.u32 %r1420, 1;
setp.ne.s16	%p174, %rs174, 0;
@%p174 bra BB0_217;

BB0_216:
cvt.u64.u32	%rd1132, %r452;
add.s64 %rd1134, %rd59, %rd1132;
ld.shared.u8 %rs175, [%rd1134];
setp.eq.s16	%p175, %rs175, 0;
selp.u32	%r1420, 1, 0, %p175;

BB0_217:
bfe.u32 %r1077, %r16, 8, 1;
setp.ne.s32	%p176, %r1420, %r1077;
@%p176 bra BB0_219;

cvt.u64.u32	%rd1135, %r72;
st.shared.u32 [%rd320], %r199;
cvt.u64.u32	%rd1139, %r452;
st.shared.u32 [%rd318], %r200;
mul.wide.u32 %rd1142, %r72, 8;
add.s64 %rd1144, %rd58, %rd1142;
ld.shared.u64 %rd1145, [%rd1144];
mul.wide.u32 %rd1146, %r452, 8;
add.s64 %rd1147, %rd58, %rd1146;
ld.shared.u64 %rd1148, [%rd1147];
st.shared.u64 [%rd1144], %rd1148;
st.shared.u64 [%rd1147], %rd1145;
add.s64 %rd1150, %rd59, %rd1135;
ld.shared.u8 %rs176, [%rd1150];
add.s64 %rd1151, %rd59, %rd1139;
ld.shared.u8 %rs177, [%rd1151];
st.shared.u8 [%rd1150], %rs177;
st.shared.u8 [%rd1151], %rs176;

BB0_219:
bar.sync 0;
ld.shared.u32 %r203, [%rd214];
ld.shared.u32 %r204, [%rd216];
setp.le.s32	%p177, %r204, %r203;
@%p177 bra BB0_221;

cvt.u64.u32	%rd1157, %r54;
add.s64 %rd1159, %rd59, %rd1157;
ld.shared.u8 %rs178, [%rd1159];
mov.u32 %r1421, 1;
setp.ne.s16	%p178, %rs178, 0;
@%p178 bra BB0_222;

BB0_221:
cvt.u64.u32	%rd1160, %r376;
add.s64 %rd1162, %rd59, %rd1160;
ld.shared.u8 %rs179, [%rd1162];
setp.eq.s16	%p179, %rs179, 0;
selp.u32	%r1421, 1, 0, %p179;

BB0_222:
bfe.u32 %r1099, %r16, 8, 1;
setp.ne.s32	%p180, %r1421, %r1099;
@%p180 bra BB0_224;

cvt.u64.u32	%rd1163, %r54;
st.shared.u32 [%rd216], %r203;
cvt.u64.u32	%rd1167, %r376;
st.shared.u32 [%rd214], %r204;
mul.wide.u32 %rd1170, %r54, 8;
add.s64 %rd1172, %rd58, %rd1170;
ld.shared.u64 %rd1173, [%rd1172];
mul.wide.u32 %rd1174, %r376, 8;
add.s64 %rd1175, %rd58, %rd1174;
ld.shared.u64 %rd1176, [%rd1175];
st.shared.u64 [%rd1172], %rd1176;
st.shared.u64 [%rd1175], %rd1173;
add.s64 %rd1178, %rd59, %rd1163;
ld.shared.u8 %rs180, [%rd1178];
add.s64 %rd1179, %rd59, %rd1167;
ld.shared.u8 %rs181, [%rd1179];
st.shared.u8 [%rd1178], %rs181;
st.shared.u8 [%rd1179], %rs180;

BB0_224:
bar.sync 0;
ld.shared.u32 %r207, [%rd138];
ld.shared.u32 %r208, [%rd140];
setp.le.s32	%p181, %r208, %r207;
@%p181 bra BB0_226;

cvt.u64.u32	%rd1185, %r40;
add.s64 %rd1187, %rd59, %rd1185;
ld.shared.u8 %rs182, [%rd1187];
mov.u32 %r1422, 1;
setp.ne.s16	%p182, %rs182, 0;
@%p182 bra BB0_227;

BB0_226:
cvt.u64.u32	%rd1188, %r322;
add.s64 %rd1190, %rd59, %rd1188;
ld.shared.u8 %rs183, [%rd1190];
setp.eq.s16	%p183, %rs183, 0;
selp.u32	%r1422, 1, 0, %p183;

BB0_227:
bfe.u32 %r1121, %r16, 8, 1;
setp.ne.s32	%p184, %r1422, %r1121;
@%p184 bra BB0_229;

cvt.u64.u32	%rd1191, %r40;
st.shared.u32 [%rd140], %r207;
cvt.u64.u32	%rd1195, %r322;
st.shared.u32 [%rd138], %r208;
mul.wide.u32 %rd1198, %r40, 8;
add.s64 %rd1200, %rd58, %rd1198;
ld.shared.u64 %rd1201, [%rd1200];
mul.wide.u32 %rd1202, %r322, 8;
add.s64 %rd1203, %rd58, %rd1202;
ld.shared.u64 %rd1204, [%rd1203];
st.shared.u64 [%rd1200], %rd1204;
st.shared.u64 [%rd1203], %rd1201;
add.s64 %rd1206, %rd59, %rd1191;
ld.shared.u8 %rs184, [%rd1206];
add.s64 %rd1207, %rd59, %rd1195;
ld.shared.u8 %rs185, [%rd1207];
st.shared.u8 [%rd1206], %rs185;
st.shared.u8 [%rd1207], %rs184;

BB0_229:
bar.sync 0;
ld.shared.u32 %r211, [%rd90];
ld.shared.u32 %r212, [%rd92];
setp.le.s32	%p185, %r212, %r211;
@%p185 bra BB0_231;

cvt.u64.u32	%rd1213, %r30;
add.s64 %rd1215, %rd59, %rd1213;
ld.shared.u8 %rs186, [%rd1215];
mov.u32 %r1423, 1;
setp.ne.s16	%p186, %rs186, 0;
@%p186 bra BB0_232;

BB0_231:
cvt.u64.u32	%rd1216, %r290;
add.s64 %rd1218, %rd59, %rd1216;
ld.shared.u8 %rs187, [%rd1218];
setp.eq.s16	%p187, %rs187, 0;
selp.u32	%r1423, 1, 0, %p187;

BB0_232:
bfe.u32 %r1143, %r16, 8, 1;
setp.ne.s32	%p188, %r1423, %r1143;
@%p188 bra BB0_234;

cvt.u64.u32	%rd1219, %r30;
st.shared.u32 [%rd92], %r211;
cvt.u64.u32	%rd1223, %r290;
st.shared.u32 [%rd90], %r212;
mul.wide.u32 %rd1226, %r30, 8;
add.s64 %rd1228, %rd58, %rd1226;
ld.shared.u64 %rd1229, [%rd1228];
mul.wide.u32 %rd1230, %r290, 8;
add.s64 %rd1231, %rd58, %rd1230;
ld.shared.u64 %rd1232, [%rd1231];
st.shared.u64 [%rd1228], %rd1232;
st.shared.u64 [%rd1231], %rd1229;
add.s64 %rd1234, %rd59, %rd1219;
ld.shared.u8 %rs188, [%rd1234];
add.s64 %rd1235, %rd59, %rd1223;
ld.shared.u8 %rs189, [%rd1235];
st.shared.u8 [%rd1234], %rs189;
st.shared.u8 [%rd1235], %rs188;

BB0_234:
bar.sync 0;
ld.shared.u32 %r215, [%rd70+4];
ld.shared.u32 %r216, [%rd70];
setp.le.s32	%p189, %r216, %r215;
@%p189 bra BB0_236;

cvt.u64.u32	%rd1239, %r278;
add.s64 %rd1241, %rd59, %rd1239;
ld.shared.u8 %rs190, [%rd1241];
mov.u32 %r1424, 1;
setp.ne.s16	%p190, %rs190, 0;
@%p190 bra BB0_237;

BB0_236:
cvt.u64.u32	%rd1242, %r278;
add.s64 %rd1244, %rd59, %rd1242;
ld.shared.u8 %rs191, [%rd1244+1];
setp.eq.s16	%p191, %rs191, 0;
selp.u32	%r1424, 1, 0, %p191;

BB0_237:
bfe.u32 %r1157, %r16, 8, 1;
setp.ne.s32	%p192, %r1424, %r1157;
@%p192 bra BB0_239;

cvt.u64.u32	%rd1245, %r278;
st.shared.u32 [%rd70], %r215;
st.shared.u32 [%rd70+4], %r216;
mul.wide.u32 %rd1249, %r278, 8;
add.s64 %rd1251, %rd58, %rd1249;
ld.shared.u64 %rd1252, [%rd1251];
ld.shared.u64 %rd1253, [%rd1251+8];
st.shared.u64 [%rd1251], %rd1253;
st.shared.u64 [%rd1251+8], %rd1252;
add.s64 %rd1255, %rd59, %rd1245;
ld.shared.u8 %rs192, [%rd1255];
ld.shared.u8 %rs193, [%rd1255+1];
st.shared.u8 [%rd1255], %rs193;
st.shared.u8 [%rd1255+1], %rs192;

BB0_239:
mov.u32 %r1425, 512;

BB0_240:
bar.sync 0;
add.s32 %r1162, %r1425, -1;
and.b32 %r1163, %r1162, %r16;
sub.s32 %r1165, %r278, %r1163;
add.s32 %r1166, %r1165, %r1425;
cvt.u64.u32	%rd16, %r1166;
mul.wide.u32 %rd1256, %r1166, 4;
add.s64 %rd17, %rd56, %rd1256;
add.s64 %rd18, %rd59, %rd16;
cvt.u64.u32	%rd19, %r1165;
mul.wide.u32 %rd1259, %r1165, 4;
add.s64 %rd20, %rd56, %rd1259;
ld.shared.u32 %r220, [%rd17];
ld.shared.u32 %r221, [%rd20];
add.s64 %rd21, %rd59, %rd19;
setp.le.s32	%p193, %r221, %r220;
@%p193 bra BB0_242;

ld.shared.u8 %rs194, [%rd21];
mov.u32 %r1426, 1;
setp.ne.s16	%p194, %rs194, 0;
@%p194 bra BB0_243;

BB0_242:
ld.shared.u8 %rs195, [%rd18];
setp.eq.s16	%p195, %rs195, 0;
selp.u32	%r1426, 1, 0, %p195;

BB0_243:
bfe.u32 %r1169, %r16, 9, 1;
setp.ne.s32	%p196, %r1426, %r1169;
@%p196 bra BB0_245;

shl.b64 %rd1260, %rd16, 3;
add.s64 %rd1262, %rd58, %rd1260;
st.shared.u32 [%rd20], %r220;
st.shared.u32 [%rd17], %r221;
shl.b64 %rd1263, %rd19, 3;
add.s64 %rd1264, %rd58, %rd1263;
ld.shared.u64 %rd1265, [%rd1264];
ld.shared.u64 %rd1266, [%rd1262];
st.shared.u64 [%rd1264], %rd1266;
st.shared.u64 [%rd1262], %rd1265;
ld.shared.u8 %rs196, [%rd21];
ld.shared.u8 %rs197, [%rd18];
st.shared.u8 [%rd21], %rs197;
st.shared.u8 [%rd18], %rs196;

BB0_245:
shr.u32 %r224, %r1425, 1;
bar.sync 0;
add.s32 %r1170, %r224, -1;
and.b32 %r1172, %r1170, %r16;
sub.s32 %r1174, %r278, %r1172;
add.s32 %r1175, %r1174, %r224;
cvt.u64.u32	%rd22, %r1175;
mul.wide.u32 %rd1267, %r1175, 4;
add.s64 %rd23, %rd56, %rd1267;
add.s64 %rd24, %rd59, %rd22;
cvt.u64.u32	%rd25, %r1174;
mul.wide.u32 %rd1270, %r1174, 4;
add.s64 %rd26, %rd56, %rd1270;
ld.shared.u32 %r225, [%rd23];
ld.shared.u32 %r226, [%rd26];
add.s64 %rd27, %rd59, %rd25;
setp.le.s32	%p197, %r226, %r225;
@%p197 bra BB0_247;

ld.shared.u8 %rs198, [%rd27];
mov.u32 %r1427, 1;
setp.ne.s16	%p198, %rs198, 0;
@%p198 bra BB0_248;

BB0_247:
ld.shared.u8 %rs199, [%rd24];
setp.eq.s16	%p199, %rs199, 0;
selp.u32	%r1427, 1, 0, %p199;

BB0_248:
bfe.u32 %r1178, %r16, 9, 1;
setp.ne.s32	%p200, %r1427, %r1178;
@%p200 bra BB0_250;

shl.b64 %rd1271, %rd22, 3;
add.s64 %rd1273, %rd58, %rd1271;
st.shared.u32 [%rd26], %r225;
st.shared.u32 [%rd23], %r226;
shl.b64 %rd1274, %rd25, 3;
add.s64 %rd1275, %rd58, %rd1274;
ld.shared.u64 %rd1276, [%rd1275];
ld.shared.u64 %rd1277, [%rd1273];
st.shared.u64 [%rd1275], %rd1277;
st.shared.u64 [%rd1273], %rd1276;
ld.shared.u8 %rs200, [%rd27];
ld.shared.u8 %rs201, [%rd24];
st.shared.u8 [%rd27], %rs201;
st.shared.u8 [%rd24], %rs200;

BB0_250:
shr.u32 %r1425, %r1425, 2;
setp.ne.s32	%p201, %r1425, 0;
@%p201 bra BB0_240;

bar.sync 0;
and.b32 %r1179, %r16, 1023;
sub.s32 %r1180, %r278, %r1179;
add.s32 %r1181, %r1180, 1024;
cvt.u64.u32	%rd28, %r1181;
mul.wide.u32 %rd1278, %r1181, 4;
add.s64 %rd29, %rd56, %rd1278;
cvt.u64.u32	%rd30, %r1180;
mul.wide.u32 %rd1280, %r1180, 4;
add.s64 %rd31, %rd56, %rd1280;
ld.shared.u32 %r232, [%rd29];
ld.shared.u32 %r233, [%rd31];
add.s64 %rd32, %rd59, %rd30;
setp.le.s32	%p202, %r233, %r232;
@%p202 bra BB0_253;

ld.shared.u8 %rs202, [%rd32];
setp.ne.s16	%p203, %rs202, 0;
@%p203 bra BB0_255;

BB0_253:
add.s64 %rd33, %rd59, %rd28;
ld.shared.u8 %rs1, [%rd33];
setp.eq.s16	%p204, %rs1, 0;
@%p204 bra BB0_255;

shl.b64 %rd1283, %rd28, 3;
add.s64 %rd1285, %rd58, %rd1283;
st.shared.u32 [%rd31], %r232;
st.shared.u32 [%rd29], %r233;
shl.b64 %rd1286, %rd30, 3;
add.s64 %rd1287, %rd58, %rd1286;
ld.shared.u64 %rd1288, [%rd1287];
ld.shared.u64 %rd1289, [%rd1285];
st.shared.u64 [%rd1287], %rd1289;
st.shared.u64 [%rd1285], %rd1288;
ld.shared.u8 %rs203, [%rd32];
st.shared.u8 [%rd32], %rs1;
st.shared.u8 [%rd33], %rs203;

BB0_255:
bar.sync 0;
shl.b32 %r1370, %r16, 1;
mov.u64 %rd1574, _Z20bitonicSortKVInPlaceIilLin2ELin1E6GTCompIiEjLi2048EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3_$__cuda_local_var_181271_29_non_const_sharedKeys;
and.b32 %r1183, %r16, 511;
sub.s32 %r1185, %r1370, %r1183;
add.s32 %r1186, %r1185, 512;
cvt.u64.u32	%rd34, %r1186;
mul.wide.u32 %rd1290, %r1186, 4;
add.s64 %rd35, %rd1574, %rd1290;
cvt.u64.u32	%rd36, %r1185;
mul.wide.u32 %rd1292, %r1185, 4;
add.s64 %rd37, %rd1574, %rd1292;
ld.shared.u32 %r234, [%rd35];
ld.shared.u32 %r235, [%rd37];
add.s64 %rd38, %rd59, %rd36;
setp.le.s32	%p205, %r235, %r234;
@%p205 bra BB0_257;

ld.shared.u8 %rs204, [%rd38];
setp.ne.s16	%p206, %rs204, 0;
@%p206 bra BB0_259;

BB0_257:
add.s64 %rd39, %rd59, %rd34;
ld.shared.u8 %rs2, [%rd39];
setp.eq.s16	%p207, %rs2, 0;
@%p207 bra BB0_259;

shl.b64 %rd1295, %rd34, 3;
add.s64 %rd1297, %rd58, %rd1295;
st.shared.u32 [%rd37], %r234;
st.shared.u32 [%rd35], %r235;
shl.b64 %rd1298, %rd36, 3;
add.s64 %rd1299, %rd58, %rd1298;
ld.shared.u64 %rd1300, [%rd1299];
ld.shared.u64 %rd1301, [%rd1297];
st.shared.u64 [%rd1299], %rd1301;
st.shared.u64 [%rd1297], %rd1300;
ld.shared.u8 %rs205, [%rd38];
st.shared.u8 [%rd38], %rs2;
st.shared.u8 [%rd39], %rs205;

BB0_259:
bar.sync 0;
ld.shared.u32 %r236, [%rd1014];
ld.shared.u32 %r237, [%rd1016];
setp.le.s32	%p208, %r237, %r236;
@%p208 bra BB0_261;

cvt.u64.u32	%rd1307, %r184;
add.s64 %rd1309, %rd59, %rd1307;
ld.shared.u8 %rs206, [%rd1309];
setp.ne.s16	%p209, %rs206, 0;
@%p209 bra BB0_263;

BB0_261:
cvt.u64.u32	%rd1310, %r976;
add.s64 %rd1312, %rd59, %rd1310;
ld.shared.u8 %rs3, [%rd1312];
setp.eq.s16	%p210, %rs3, 0;
@%p210 bra BB0_263;

cvt.u64.u32	%rd1313, %r184;
st.shared.u32 [%rd1016], %r236;
st.shared.u32 [%rd1014], %r237;
mul.wide.u32 %rd1320, %r184, 8;
add.s64 %rd1322, %rd58, %rd1320;
ld.shared.u64 %rd1323, [%rd1322];
mul.wide.u32 %rd1324, %r976, 8;
add.s64 %rd1325, %rd58, %rd1324;
ld.shared.u64 %rd1326, [%rd1325];
st.shared.u64 [%rd1322], %rd1326;
st.shared.u64 [%rd1325], %rd1323;
add.s64 %rd1328, %rd59, %rd1313;
ld.shared.u8 %rs207, [%rd1328];
st.shared.u8 [%rd1328], %rs3;
st.shared.u8 [%rd1312], %rs207;

BB0_263:
bar.sync 0;
ld.shared.u32 %r238, [%rd798];
ld.shared.u32 %r239, [%rd800];
setp.le.s32	%p211, %r239, %r238;
@%p211 bra BB0_265;

cvt.u64.u32	%rd1335, %r150;
add.s64 %rd1337, %rd59, %rd1335;
ld.shared.u8 %rs208, [%rd1337];
setp.ne.s16	%p212, %rs208, 0;
@%p212 bra BB0_267;

BB0_265:
cvt.u64.u32	%rd1338, %r812;
add.s64 %rd1340, %rd59, %rd1338;
ld.shared.u8 %rs4, [%rd1340];
setp.eq.s16	%p213, %rs4, 0;
@%p213 bra BB0_267;

cvt.u64.u32	%rd1341, %r150;
st.shared.u32 [%rd800], %r238;
st.shared.u32 [%rd798], %r239;
mul.wide.u32 %rd1348, %r150, 8;
add.s64 %rd1350, %rd58, %rd1348;
ld.shared.u64 %rd1351, [%rd1350];
mul.wide.u32 %rd1352, %r812, 8;
add.s64 %rd1353, %rd58, %rd1352;
ld.shared.u64 %rd1354, [%rd1353];
st.shared.u64 [%rd1350], %rd1354;
st.shared.u64 [%rd1353], %rd1351;
add.s64 %rd1356, %rd59, %rd1341;
ld.shared.u8 %rs209, [%rd1356];
st.shared.u8 [%rd1356], %rs4;
st.shared.u8 [%rd1340], %rs209;

BB0_267:
bar.sync 0;
ld.shared.u32 %r240, [%rd610];
ld.shared.u32 %r241, [%rd612];
setp.le.s32	%p214, %r241, %r240;
@%p214 bra BB0_269;

cvt.u64.u32	%rd1363, %r120;
add.s64 %rd1365, %rd59, %rd1363;
ld.shared.u8 %rs210, [%rd1365];
setp.ne.s16	%p215, %rs210, 0;
@%p215 bra BB0_271;

BB0_269:
cvt.u64.u32	%rd1366, %r670;
add.s64 %rd1368, %rd59, %rd1366;
ld.shared.u8 %rs5, [%rd1368];
setp.eq.s16	%p216, %rs5, 0;
@%p216 bra BB0_271;

cvt.u64.u32	%rd1369, %r120;
st.shared.u32 [%rd612], %r240;
st.shared.u32 [%rd610], %r241;
mul.wide.u32 %rd1376, %r120, 8;
add.s64 %rd1378, %rd58, %rd1376;
ld.shared.u64 %rd1379, [%rd1378];
mul.wide.u32 %rd1380, %r670, 8;
add.s64 %rd1381, %rd58, %rd1380;
ld.shared.u64 %rd1382, [%rd1381];
st.shared.u64 [%rd1378], %rd1382;
st.shared.u64 [%rd1381], %rd1379;
add.s64 %rd1384, %rd59, %rd1369;
ld.shared.u8 %rs211, [%rd1384];
st.shared.u8 [%rd1384], %rs5;
st.shared.u8 [%rd1368], %rs211;

BB0_271:
bar.sync 0;
ld.shared.u32 %r242, [%rd450];
ld.shared.u32 %r243, [%rd452];
setp.le.s32	%p217, %r243, %r242;
@%p217 bra BB0_273;

cvt.u64.u32	%rd1391, %r94;
add.s64 %rd1393, %rd59, %rd1391;
ld.shared.u8 %rs212, [%rd1393];
setp.ne.s16	%p218, %rs212, 0;
@%p218 bra BB0_275;

BB0_273:
cvt.u64.u32	%rd1394, %r550;
add.s64 %rd1396, %rd59, %rd1394;
ld.shared.u8 %rs6, [%rd1396];
setp.eq.s16	%p219, %rs6, 0;
@%p219 bra BB0_275;

cvt.u64.u32	%rd1397, %r94;
st.shared.u32 [%rd452], %r242;
st.shared.u32 [%rd450], %r243;
mul.wide.u32 %rd1404, %r94, 8;
add.s64 %rd1406, %rd58, %rd1404;
ld.shared.u64 %rd1407, [%rd1406];
mul.wide.u32 %rd1408, %r550, 8;
add.s64 %rd1409, %rd58, %rd1408;
ld.shared.u64 %rd1410, [%rd1409];
st.shared.u64 [%rd1406], %rd1410;
st.shared.u64 [%rd1409], %rd1407;
add.s64 %rd1412, %rd59, %rd1397;
ld.shared.u8 %rs213, [%rd1412];
st.shared.u8 [%rd1412], %rs6;
st.shared.u8 [%rd1396], %rs213;

BB0_275:
bar.sync 0;
ld.shared.u32 %r244, [%rd318];
ld.shared.u32 %r245, [%rd320];
setp.le.s32	%p220, %r245, %r244;
@%p220 bra BB0_277;

cvt.u64.u32	%rd1419, %r72;
add.s64 %rd1421, %rd59, %rd1419;
ld.shared.u8 %rs214, [%rd1421];
setp.ne.s16	%p221, %rs214, 0;
@%p221 bra BB0_279;

BB0_277:
cvt.u64.u32	%rd1422, %r452;
add.s64 %rd1424, %rd59, %rd1422;
ld.shared.u8 %rs7, [%rd1424];
setp.eq.s16	%p222, %rs7, 0;
@%p222 bra BB0_279;

cvt.u64.u32	%rd1425, %r72;
st.shared.u32 [%rd320], %r244;
st.shared.u32 [%rd318], %r245;
mul.wide.u32 %rd1432, %r72, 8;
add.s64 %rd1434, %rd58, %rd1432;
ld.shared.u64 %rd1435, [%rd1434];
mul.wide.u32 %rd1436, %r452, 8;
add.s64 %rd1437, %rd58, %rd1436;
ld.shared.u64 %rd1438, [%rd1437];
st.shared.u64 [%rd1434], %rd1438;
st.shared.u64 [%rd1437], %rd1435;
add.s64 %rd1440, %rd59, %rd1425;
ld.shared.u8 %rs215, [%rd1440];
st.shared.u8 [%rd1440], %rs7;
st.shared.u8 [%rd1424], %rs215;

BB0_279:
bar.sync 0;
ld.shared.u32 %r246, [%rd214];
ld.shared.u32 %r247, [%rd216];
setp.le.s32	%p223, %r247, %r246;
@%p223 bra BB0_281;

cvt.u64.u32	%rd1447, %r54;
add.s64 %rd1449, %rd59, %rd1447;
ld.shared.u8 %rs216, [%rd1449];
setp.ne.s16	%p224, %rs216, 0;
@%p224 bra BB0_283;

BB0_281:
cvt.u64.u32	%rd1450, %r376;
add.s64 %rd1452, %rd59, %rd1450;
ld.shared.u8 %rs8, [%rd1452];
setp.eq.s16	%p225, %rs8, 0;
@%p225 bra BB0_283;

cvt.u64.u32	%rd1453, %r54;
st.shared.u32 [%rd216], %r246;
st.shared.u32 [%rd214], %r247;
mul.wide.u32 %rd1460, %r54, 8;
add.s64 %rd1462, %rd58, %rd1460;
ld.shared.u64 %rd1463, [%rd1462];
mul.wide.u32 %rd1464, %r376, 8;
add.s64 %rd1465, %rd58, %rd1464;
ld.shared.u64 %rd1466, [%rd1465];
st.shared.u64 [%rd1462], %rd1466;
st.shared.u64 [%rd1465], %rd1463;
add.s64 %rd1468, %rd59, %rd1453;
ld.shared.u8 %rs217, [%rd1468];
st.shared.u8 [%rd1468], %rs8;
st.shared.u8 [%rd1452], %rs217;

BB0_283:
bar.sync 0;
ld.shared.u32 %r248, [%rd138];
ld.shared.u32 %r249, [%rd140];
setp.le.s32	%p226, %r249, %r248;
@%p226 bra BB0_285;

cvt.u64.u32	%rd1475, %r40;
add.s64 %rd1477, %rd59, %rd1475;
ld.shared.u8 %rs218, [%rd1477];
setp.ne.s16	%p227, %rs218, 0;
@%p227 bra BB0_287;

BB0_285:
cvt.u64.u32	%rd1478, %r322;
add.s64 %rd1480, %rd59, %rd1478;
ld.shared.u8 %rs9, [%rd1480];
setp.eq.s16	%p228, %rs9, 0;
@%p228 bra BB0_287;

cvt.u64.u32	%rd1481, %r40;
st.shared.u32 [%rd140], %r248;
st.shared.u32 [%rd138], %r249;
mul.wide.u32 %rd1488, %r40, 8;
add.s64 %rd1490, %rd58, %rd1488;
ld.shared.u64 %rd1491, [%rd1490];
mul.wide.u32 %rd1492, %r322, 8;
add.s64 %rd1493, %rd58, %rd1492;
ld.shared.u64 %rd1494, [%rd1493];
st.shared.u64 [%rd1490], %rd1494;
st.shared.u64 [%rd1493], %rd1491;
add.s64 %rd1496, %rd59, %rd1481;
ld.shared.u8 %rs219, [%rd1496];
st.shared.u8 [%rd1496], %rs9;
st.shared.u8 [%rd1480], %rs219;

BB0_287:
bar.sync 0;
ld.shared.u32 %r250, [%rd90];
ld.shared.u32 %r251, [%rd92];
setp.le.s32	%p229, %r251, %r250;
@%p229 bra BB0_289;

cvt.u64.u32	%rd1503, %r30;
add.s64 %rd1505, %rd59, %rd1503;
ld.shared.u8 %rs220, [%rd1505];
setp.ne.s16	%p230, %rs220, 0;
@%p230 bra BB0_291;

BB0_289:
cvt.u64.u32	%rd1506, %r290;
add.s64 %rd1508, %rd59, %rd1506;
ld.shared.u8 %rs10, [%rd1508];
setp.eq.s16	%p231, %rs10, 0;
@%p231 bra BB0_291;

cvt.u64.u32	%rd1509, %r30;
st.shared.u32 [%rd92], %r250;
st.shared.u32 [%rd90], %r251;
mul.wide.u32 %rd1516, %r30, 8;
add.s64 %rd1518, %rd58, %rd1516;
ld.shared.u64 %rd1519, [%rd1518];
mul.wide.u32 %rd1520, %r290, 8;
add.s64 %rd1521, %rd58, %rd1520;
ld.shared.u64 %rd1522, [%rd1521];
st.shared.u64 [%rd1518], %rd1522;
st.shared.u64 [%rd1521], %rd1519;
add.s64 %rd1524, %rd59, %rd1509;
ld.shared.u8 %rs221, [%rd1524];
st.shared.u8 [%rd1524], %rs10;
st.shared.u8 [%rd1508], %rs221;

BB0_291:
bar.sync 0;
ld.shared.u32 %r252, [%rd70+4];
ld.shared.u32 %r253, [%rd70];
setp.le.s32	%p232, %r253, %r252;
@%p232 bra BB0_293;

shl.b32 %r1369, %r16, 1;
cvt.u64.u32	%rd1529, %r1369;
add.s64 %rd1531, %rd59, %rd1529;
ld.shared.u8 %rs222, [%rd1531];
setp.ne.s16	%p233, %rs222, 0;
@%p233 bra BB0_295;

BB0_293:
shl.b32 %r1367, %r16, 1;
cvt.u64.u32	%rd1532, %r1367;
add.s64 %rd1534, %rd59, %rd1532;
ld.shared.u8 %rs11, [%rd1534+1];
setp.eq.s16	%p234, %rs11, 0;
@%p234 bra BB0_295;

shl.b32 %r1368, %r16, 1;
st.shared.u32 [%rd70], %r252;
st.shared.u32 [%rd70+4], %r253;
mul.wide.u32 %rd1539, %r1368, 8;
add.s64 %rd1541, %rd58, %rd1539;
ld.shared.u64 %rd1542, [%rd1541];
ld.shared.u64 %rd1543, [%rd1541+8];
st.shared.u64 [%rd1541], %rd1543;
st.shared.u64 [%rd1541+8], %rd1542;
ld.shared.u8 %rs223, [%rd1534];
st.shared.u8 [%rd1534], %rs11;
st.shared.u8 [%rd1534+1], %rs223;

BB0_295:
ld.param.u32 %r1359, [_Z20bitonicSortKVInPlaceIilLin2ELin1E6GTCompIiEjLi2048EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_2];
setp.lt.u32	%p236, %r16, %r1359;
bar.sync 0;
@!%p236 bra BB0_297;
bra.uni BB0_296;

BB0_296:
ld.param.u32 %r1366, [_Z20bitonicSortKVInPlaceIilLin2ELin1E6GTCompIiEjLi2048EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_5];
ld.param.u32 %r1365, [_Z20bitonicSortKVInPlaceIilLin2ELin1E6GTCompIiEjLi2048EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_3];
ld.shared.u32 %r1349, [%rd11];
mad.lo.s32 %r1350, %r16, %r1365, %r4;
cvta.to.global.u64 %rd1549, %rd8;
mul.wide.u32 %rd1550, %r1350, 4;
add.s64 %rd1551, %rd1549, %rd1550;
st.global.u32 [%rd1551], %r1349;
ld.shared.u64 %rd1555, [%rd12];
ld.local.u64 %rd1556, [%rd2];
cvta.to.global.u64 %rd1557, %rd1556;
mad.lo.s32 %r1351, %r16, %r1366, %r15;
mul.wide.u32 %rd1558, %r1351, 8;
add.s64 %rd1559, %rd1557, %rd1558;
st.global.u64 [%rd1559], %rd1555;

BB0_297:
ld.param.u32 %r1361, [_Z20bitonicSortKVInPlaceIilLin2ELin1E6GTCompIiEjLi2048EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_2];
add.s32 %r1360, %r16, 1024;
setp.ge.u32	%p237, %r1360, %r1361;
@%p237 bra BB0_299;

add.s32 %r1364, %r16, 1024;
ld.param.u32 %r1363, [_Z20bitonicSortKVInPlaceIilLin2ELin1E6GTCompIiEjLi2048EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_5];
ld.param.u32 %r1362, [_Z20bitonicSortKVInPlaceIilLin2ELin1E6GTCompIiEjLi2048EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_3];
ld.shared.u32 %r1355, [%rd11+4096];
mad.lo.s32 %r1357, %r1364, %r1362, %r4;
cvta.to.global.u64 %rd1563, %rd8;
mul.wide.u32 %rd1564, %r1357, 4;
add.s64 %rd1565, %rd1563, %rd1564;
st.global.u32 [%rd1565], %r1355;
ld.shared.u64 %rd1569, [%rd12+8192];
ld.local.u64 %rd1570, [%rd2];
cvta.to.global.u64 %rd1571, %rd1570;
mad.lo.s32 %r1358, %r1364, %r1363, %r15;
mul.wide.u32 %rd1572, %r1358, 8;
add.s64 %rd1573, %rd1571, %rd1572;
st.global.u64 [%rd1573], %rd1569;

BB0_299:
ret;
}


.visible .entry _Z20bitonicSortKVInPlaceIilLin2ELin1E6LTCompIiEjLi2048EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3_(
.param .align 8 .b8 _Z20bitonicSortKVInPlaceIilLin2ELin1E6LTCompIiEjLi2048EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_0[216],
.param .u32 _Z20bitonicSortKVInPlaceIilLin2ELin1E6LTCompIiEjLi2048EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_1,
.param .u32 _Z20bitonicSortKVInPlaceIilLin2ELin1E6LTCompIiEjLi2048EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_2,
.param .u32 _Z20bitonicSortKVInPlaceIilLin2ELin1E6LTCompIiEjLi2048EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_3,
.param .align 8 .b8 _Z20bitonicSortKVInPlaceIilLin2ELin1E6LTCompIiEjLi2048EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_4[216],
.param .u32 _Z20bitonicSortKVInPlaceIilLin2ELin1E6LTCompIiEjLi2048EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_5,
.param .align 1 .b8 _Z20bitonicSortKVInPlaceIilLin2ELin1E6LTCompIiEjLi2048EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_6[1]
)
.maxntid 1024, 1, 1
{
.local .align 8 .b8 __local_depot1[216];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<238>;
.reg .b16 %rs<224>;
.reg .b32 %r<1428>;
.reg .b64 %rd<1579>;

	.shared .align 4 .b8 _Z20bitonicSortKVInPlaceIilLin2ELin1E6LTCompIiEjLi2048EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3_$__cuda_local_var_181271_29_non_const_sharedKeys[8192];

	.shared .align 8 .b8 _Z20bitonicSortKVInPlaceIilLin2ELin1E6LTCompIiEjLi2048EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3_$__cuda_local_var_181272_29_non_const_sharedValues[16384];

	.shared .align 1 .b8 _Z20bitonicSortKVInPlaceIilLin2ELin1E6LTCompIiEjLi2048EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3_$__cuda_local_var_181273_32_non_const_sharedValid[2048];

mov.u64 %rd1578, __local_depot1;
cvta.local.u64 %SP, %rd1578;
ld.param.u32 %r254, [_Z20bitonicSortKVInPlaceIilLin2ELin1E6LTCompIiEjLi2048EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_1];
ld.param.u32 %r255, [_Z20bitonicSortKVInPlaceIilLin2ELin1E6LTCompIiEjLi2048EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_2];
ld.param.u32 %r256, [_Z20bitonicSortKVInPlaceIilLin2ELin1E6LTCompIiEjLi2048EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_3];
ld.param.u32 %r257, [_Z20bitonicSortKVInPlaceIilLin2ELin1E6LTCompIiEjLi2048EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_5];
mov.u64 %rd1, _Z20bitonicSortKVInPlaceIilLin2ELin1E6LTCompIiEjLi2048EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_0;
mov.u64 %rd3, _Z20bitonicSortKVInPlaceIilLin2ELin1E6LTCompIiEjLi2048EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_4;
add.u64 %rd40, %SP, 0;
cvta.to.local.u64 %rd2, %rd40;
mov.u32 %r1371, 0;
mov.pred %p4, 0;
@%p4 bra BB1_2;

BB1_1:
mul.wide.s32 %rd41, %r1371, 8;
add.s64 %rd42, %rd3, %rd41;
ld.param.u64 %rd43, [%rd42];
add.s64 %rd44, %rd2, %rd41;
st.local.u64 [%rd44], %rd43;
add.s32 %r1371, %r1371, 1;
setp.lt.u32	%p5, %r1371, 27;
@%p5 bra BB1_1;

BB1_2:
mov.u32 %r259, %nctaid.y;
mov.u32 %r260, %ctaid.z;
mov.u32 %r261, %ctaid.y;
mad.lo.s32 %r262, %r259, %r260, %r261;
mov.u32 %r263, %nctaid.x;
mov.u32 %r264, %ctaid.x;
mad.lo.s32 %r1373, %r262, %r263, %r264;
setp.ge.u32	%p6, %r1373, %r254;
@%p6 bra BB1_299;

ld.param.u32 %r266, [%rd1+108];
mul.lo.s32 %r4, %r1373, %r266;
ld.local.u32 %r5, [%rd2+208];
add.s32 %r1372, %r5, -1;
mov.u32 %r265, 0;
setp.lt.s32	%p7, %r1372, 1;
mov.u32 %r1377, %r265;
@%p7 bra BB1_6;

mul.wide.s32 %rd45, %r5, 4;
add.s64 %rd1575, %rd2, %rd45;
mov.u32 %r1378, 0;

BB1_5:
ld.local.u32 %r268, [%rd1575+4];
rem.u32 %r269, %r1373, %r268;
ld.local.u32 %r270, [%rd1575+104];
mad.lo.s32 %r1378, %r270, %r269, %r1378;
div.u32 %r1373, %r1373, %r268;
add.s64 %rd1575, %rd1575, -4;
add.s32 %r1372, %r1372, -1;
setp.gt.s32	%p8, %r1372, 0;
mov.u32 %r1374, %r1378;
mov.u32 %r1377, %r1374;
@%p8 bra BB1_5;

BB1_6:
mov.u32 %r14, %r1377;
ld.param.u64 %rd8, [%rd1];
ld.local.u32 %r272, [%rd2+108];
mad.lo.s32 %r15, %r272, %r1373, %r14;
mov.u32 %r16, %tid.x;
add.s32 %r17, %r16, 1024;
setp.lt.u32	%p1, %r16, %r255;
setp.ge.u32	%p9, %r16, %r255;
mov.u32 %r1376, %r265;
@%p9 bra BB1_8;

cvta.to.global.u64 %rd46, %rd8;
mad.lo.s32 %r273, %r16, %r256, %r4;
mul.wide.u32 %rd47, %r273, 4;
add.s64 %rd48, %rd46, %rd47;
ld.global.u32 %r1376, [%rd48];

BB1_8:
mov.u64 %rd1576, 0;
@%p9 bra BB1_10;

ld.local.u64 %rd50, [%rd2];
cvta.to.global.u64 %rd51, %rd50;
mad.lo.s32 %r274, %r16, %r257, %r15;
mul.wide.u32 %rd52, %r274, 8;
add.s64 %rd53, %rd51, %rd52;
ld.global.u64 %rd1576, [%rd53];

BB1_10:
selp.u16	%rs12, 1, 0, %p1;
cvt.s64.s32	%rd54, %r16;
mul.wide.s32 %rd55, %r16, 4;
mov.u64 %rd56, _Z20bitonicSortKVInPlaceIilLin2ELin1E6LTCompIiEjLi2048EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3_$__cuda_local_var_181271_29_non_const_sharedKeys;
add.s64 %rd11, %rd56, %rd55;
st.shared.u32 [%rd11], %r1376;
mul.wide.s32 %rd57, %r16, 8;
mov.u64 %rd58, _Z20bitonicSortKVInPlaceIilLin2ELin1E6LTCompIiEjLi2048EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3_$__cuda_local_var_181272_29_non_const_sharedValues;
add.s64 %rd12, %rd58, %rd57;
st.shared.u64 [%rd12], %rd1576;
mov.u64 %rd59, _Z20bitonicSortKVInPlaceIilLin2ELin1E6LTCompIiEjLi2048EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3_$__cuda_local_var_181273_32_non_const_sharedValid;
add.s64 %rd13, %rd59, %rd54;
st.shared.u8 [%rd13], %rs12;
setp.lt.u32	%p2, %r17, %r255;
mov.u32 %r1379, 0;
setp.ge.u32	%p11, %r17, %r255;
@%p11 bra BB1_12;

cvta.to.global.u64 %rd60, %rd8;
mad.lo.s32 %r276, %r17, %r256, %r4;
mul.wide.u32 %rd61, %r276, 4;
add.s64 %rd62, %rd60, %rd61;
ld.global.u32 %r1379, [%rd62];

BB1_12:
mov.u64 %rd1577, 0;
@%p11 bra BB1_14;

ld.local.u64 %rd64, [%rd2];
cvta.to.global.u64 %rd65, %rd64;
mad.lo.s32 %r277, %r17, %r257, %r15;
mul.wide.u32 %rd66, %r277, 8;
add.s64 %rd67, %rd65, %rd66;
ld.global.u64 %rd1577, [%rd67];

BB1_14:
selp.u16	%rs13, 1, 0, %p2;
st.shared.u32 [%rd11+4096], %r1379;
st.shared.u64 [%rd12+8192], %rd1577;
st.shared.u8 [%rd13+1024], %rs13;
bar.sync 0;
shl.b32 %r278, %r16, 1;
mul.wide.u32 %rd68, %r278, 4;
add.s64 %rd70, %rd56, %rd68;
ld.shared.u32 %r22, [%rd70+4];
ld.shared.u32 %r23, [%rd70];
setp.ge.s32	%p13, %r23, %r22;
@%p13 bra BB1_16;

cvt.u64.u32	%rd71, %r278;
add.s64 %rd73, %rd59, %rd71;
ld.shared.u8 %rs14, [%rd73];
mov.u32 %r1380, 1;
setp.ne.s16	%p14, %rs14, 0;
@%p14 bra BB1_17;

BB1_16:
cvt.u64.u32	%rd74, %r278;
add.s64 %rd76, %rd59, %rd74;
ld.shared.u8 %rs15, [%rd76+1];
setp.eq.s16	%p15, %rs15, 0;
selp.u32	%r1380, 1, 0, %p15;

BB1_17:
and.b32 %r284, %r16, 1;
setp.ne.s32	%p16, %r1380, %r284;
@%p16 bra BB1_19;

mul.wide.u32 %rd77, %r278, 8;
add.s64 %rd79, %rd58, %rd77;
cvt.u64.u32	%rd80, %r278;
st.shared.u32 [%rd70], %r22;
st.shared.u32 [%rd70+4], %r23;
ld.shared.u64 %rd84, [%rd79];
ld.shared.u64 %rd85, [%rd79+8];
st.shared.u64 [%rd79], %rd85;
st.shared.u64 [%rd79+8], %rd84;
add.s64 %rd87, %rd59, %rd80;
ld.shared.u8 %rs16, [%rd87];
ld.shared.u8 %rs17, [%rd87+1];
st.shared.u8 [%rd87], %rs17;
st.shared.u8 [%rd87+1], %rs16;

BB1_19:
bar.sync 0;
sub.s32 %r30, %r278, %r284;
add.s32 %r290, %r30, 2;
mul.wide.u32 %rd88, %r290, 4;
add.s64 %rd90, %rd56, %rd88;
mul.wide.u32 %rd91, %r30, 4;
add.s64 %rd92, %rd56, %rd91;
ld.shared.u32 %r28, [%rd90];
ld.shared.u32 %r29, [%rd92];
setp.ge.s32	%p17, %r29, %r28;
@%p17 bra BB1_21;

cvt.u64.u32	%rd93, %r30;
add.s64 %rd95, %rd59, %rd93;
ld.shared.u8 %rs18, [%rd95];
mov.u32 %r1381, 1;
setp.ne.s16	%p18, %rs18, 0;
@%p18 bra BB1_22;

BB1_21:
cvt.u64.u32	%rd96, %r290;
add.s64 %rd98, %rd59, %rd96;
ld.shared.u8 %rs19, [%rd98];
setp.eq.s16	%p19, %rs19, 0;
selp.u32	%r1381, 1, 0, %p19;

BB1_22:
bfe.u32 %r302, %r16, 1, 1;
setp.ne.s32	%p20, %r1381, %r302;
@%p20 bra BB1_24;

mul.wide.u32 %rd99, %r30, 8;
add.s64 %rd101, %rd58, %rd99;
mul.wide.u32 %rd102, %r290, 8;
add.s64 %rd103, %rd58, %rd102;
cvt.u64.u32	%rd104, %r30;
st.shared.u32 [%rd92], %r28;
cvt.u64.u32	%rd108, %r290;
st.shared.u32 [%rd90], %r29;
ld.shared.u64 %rd111, [%rd101];
ld.shared.u64 %rd112, [%rd103];
st.shared.u64 [%rd101], %rd112;
st.shared.u64 [%rd103], %rd111;
add.s64 %rd114, %rd59, %rd104;
ld.shared.u8 %rs20, [%rd114];
add.s64 %rd115, %rd59, %rd108;
ld.shared.u8 %rs21, [%rd115];
st.shared.u8 [%rd114], %rs21;
st.shared.u8 [%rd115], %rs20;

BB1_24:
bar.sync 0;
ld.shared.u32 %r33, [%rd70+4];
ld.shared.u32 %r34, [%rd70];
setp.ge.s32	%p21, %r34, %r33;
@%p21 bra BB1_26;

cvt.u64.u32	%rd119, %r278;
add.s64 %rd121, %rd59, %rd119;
ld.shared.u8 %rs22, [%rd121];
mov.u32 %r1382, 1;
setp.ne.s16	%p22, %rs22, 0;
@%p22 bra BB1_27;

BB1_26:
cvt.u64.u32	%rd122, %r278;
add.s64 %rd124, %rd59, %rd122;
ld.shared.u8 %rs23, [%rd124+1];
setp.eq.s16	%p23, %rs23, 0;
selp.u32	%r1382, 1, 0, %p23;

BB1_27:
bfe.u32 %r317, %r16, 1, 1;
setp.ne.s32	%p24, %r1382, %r317;
@%p24 bra BB1_29;

cvt.u64.u32	%rd125, %r278;
st.shared.u32 [%rd70], %r33;
st.shared.u32 [%rd70+4], %r34;
mul.wide.u32 %rd129, %r278, 8;
add.s64 %rd131, %rd58, %rd129;
ld.shared.u64 %rd132, [%rd131];
ld.shared.u64 %rd133, [%rd131+8];
st.shared.u64 [%rd131], %rd133;
st.shared.u64 [%rd131+8], %rd132;
add.s64 %rd135, %rd59, %rd125;
ld.shared.u8 %rs24, [%rd135];
ld.shared.u8 %rs25, [%rd135+1];
st.shared.u8 [%rd135], %rs25;
st.shared.u8 [%rd135+1], %rs24;

BB1_29:
bar.sync 0;
and.b32 %r320, %r16, 3;
sub.s32 %r40, %r278, %r320;
add.s32 %r322, %r40, 4;
mul.wide.u32 %rd136, %r322, 4;
add.s64 %rd138, %rd56, %rd136;
mul.wide.u32 %rd139, %r40, 4;
add.s64 %rd140, %rd56, %rd139;
ld.shared.u32 %r38, [%rd138];
ld.shared.u32 %r39, [%rd140];
setp.ge.s32	%p25, %r39, %r38;
@%p25 bra BB1_31;

cvt.u64.u32	%rd141, %r40;
add.s64 %rd143, %rd59, %rd141;
ld.shared.u8 %rs26, [%rd143];
mov.u32 %r1383, 1;
setp.ne.s16	%p26, %rs26, 0;
@%p26 bra BB1_32;

BB1_31:
cvt.u64.u32	%rd144, %r322;
add.s64 %rd146, %rd59, %rd144;
ld.shared.u8 %rs27, [%rd146];
setp.eq.s16	%p27, %rs27, 0;
selp.u32	%r1383, 1, 0, %p27;

BB1_32:
bfe.u32 %r334, %r16, 2, 1;
setp.ne.s32	%p28, %r1383, %r334;
@%p28 bra BB1_34;

mul.wide.u32 %rd147, %r40, 8;
add.s64 %rd149, %rd58, %rd147;
mul.wide.u32 %rd150, %r322, 8;
add.s64 %rd151, %rd58, %rd150;
cvt.u64.u32	%rd152, %r40;
st.shared.u32 [%rd140], %r38;
cvt.u64.u32	%rd156, %r322;
st.shared.u32 [%rd138], %r39;
ld.shared.u64 %rd159, [%rd149];
ld.shared.u64 %rd160, [%rd151];
st.shared.u64 [%rd149], %rd160;
st.shared.u64 [%rd151], %rd159;
add.s64 %rd162, %rd59, %rd152;
ld.shared.u8 %rs28, [%rd162];
add.s64 %rd163, %rd59, %rd156;
ld.shared.u8 %rs29, [%rd163];
st.shared.u8 [%rd162], %rs29;
st.shared.u8 [%rd163], %rs28;

BB1_34:
bar.sync 0;
ld.shared.u32 %r43, [%rd90];
ld.shared.u32 %r44, [%rd92];
setp.ge.s32	%p29, %r44, %r43;
@%p29 bra BB1_36;

cvt.u64.u32	%rd169, %r30;
add.s64 %rd171, %rd59, %rd169;
ld.shared.u8 %rs30, [%rd171];
mov.u32 %r1384, 1;
setp.ne.s16	%p30, %rs30, 0;
@%p30 bra BB1_37;

BB1_36:
cvt.u64.u32	%rd172, %r290;
add.s64 %rd174, %rd59, %rd172;
ld.shared.u8 %rs31, [%rd174];
setp.eq.s16	%p31, %rs31, 0;
selp.u32	%r1384, 1, 0, %p31;

BB1_37:
bfe.u32 %r357, %r16, 2, 1;
setp.ne.s32	%p32, %r1384, %r357;
@%p32 bra BB1_39;

cvt.u64.u32	%rd175, %r30;
st.shared.u32 [%rd92], %r43;
cvt.u64.u32	%rd179, %r290;
st.shared.u32 [%rd90], %r44;
mul.wide.u32 %rd182, %r30, 8;
add.s64 %rd184, %rd58, %rd182;
ld.shared.u64 %rd185, [%rd184];
mul.wide.u32 %rd186, %r290, 8;
add.s64 %rd187, %rd58, %rd186;
ld.shared.u64 %rd188, [%rd187];
st.shared.u64 [%rd184], %rd188;
st.shared.u64 [%rd187], %rd185;
add.s64 %rd190, %rd59, %rd175;
ld.shared.u8 %rs32, [%rd190];
add.s64 %rd191, %rd59, %rd179;
ld.shared.u8 %rs33, [%rd191];
st.shared.u8 [%rd190], %rs33;
st.shared.u8 [%rd191], %rs32;

BB1_39:
bar.sync 0;
ld.shared.u32 %r47, [%rd70+4];
ld.shared.u32 %r48, [%rd70];
setp.ge.s32	%p33, %r48, %r47;
@%p33 bra BB1_41;

cvt.u64.u32	%rd195, %r278;
add.s64 %rd197, %rd59, %rd195;
ld.shared.u8 %rs34, [%rd197];
mov.u32 %r1385, 1;
setp.ne.s16	%p34, %rs34, 0;
@%p34 bra BB1_42;

BB1_41:
cvt.u64.u32	%rd198, %r278;
add.s64 %rd200, %rd59, %rd198;
ld.shared.u8 %rs35, [%rd200+1];
setp.eq.s16	%p35, %rs35, 0;
selp.u32	%r1385, 1, 0, %p35;

BB1_42:
bfe.u32 %r371, %r16, 2, 1;
setp.ne.s32	%p36, %r1385, %r371;
@%p36 bra BB1_44;

cvt.u64.u32	%rd201, %r278;
st.shared.u32 [%rd70], %r47;
st.shared.u32 [%rd70+4], %r48;
mul.wide.u32 %rd205, %r278, 8;
add.s64 %rd207, %rd58, %rd205;
ld.shared.u64 %rd208, [%rd207];
ld.shared.u64 %rd209, [%rd207+8];
st.shared.u64 [%rd207], %rd209;
st.shared.u64 [%rd207+8], %rd208;
add.s64 %rd211, %rd59, %rd201;
ld.shared.u8 %rs36, [%rd211];
ld.shared.u8 %rs37, [%rd211+1];
st.shared.u8 [%rd211], %rs37;
st.shared.u8 [%rd211+1], %rs36;

BB1_44:
bar.sync 0;
and.b32 %r374, %r16, 7;
sub.s32 %r54, %r278, %r374;
add.s32 %r376, %r54, 8;
mul.wide.u32 %rd212, %r376, 4;
add.s64 %rd214, %rd56, %rd212;
mul.wide.u32 %rd215, %r54, 4;
add.s64 %rd216, %rd56, %rd215;
ld.shared.u32 %r52, [%rd214];
ld.shared.u32 %r53, [%rd216];
setp.ge.s32	%p37, %r53, %r52;
@%p37 bra BB1_46;

cvt.u64.u32	%rd217, %r54;
add.s64 %rd219, %rd59, %rd217;
ld.shared.u8 %rs38, [%rd219];
mov.u32 %r1386, 1;
setp.ne.s16	%p38, %rs38, 0;
@%p38 bra BB1_47;

BB1_46:
cvt.u64.u32	%rd220, %r376;
add.s64 %rd222, %rd59, %rd220;
ld.shared.u8 %rs39, [%rd222];
setp.eq.s16	%p39, %rs39, 0;
selp.u32	%r1386, 1, 0, %p39;

BB1_47:
bfe.u32 %r388, %r16, 3, 1;
setp.ne.s32	%p40, %r1386, %r388;
@%p40 bra BB1_49;

mul.wide.u32 %rd223, %r54, 8;
add.s64 %rd225, %rd58, %rd223;
mul.wide.u32 %rd226, %r376, 8;
add.s64 %rd227, %rd58, %rd226;
cvt.u64.u32	%rd228, %r54;
st.shared.u32 [%rd216], %r52;
cvt.u64.u32	%rd232, %r376;
st.shared.u32 [%rd214], %r53;
ld.shared.u64 %rd235, [%rd225];
ld.shared.u64 %rd236, [%rd227];
st.shared.u64 [%rd225], %rd236;
st.shared.u64 [%rd227], %rd235;
add.s64 %rd238, %rd59, %rd228;
ld.shared.u8 %rs40, [%rd238];
add.s64 %rd239, %rd59, %rd232;
ld.shared.u8 %rs41, [%rd239];
st.shared.u8 [%rd238], %rs41;
st.shared.u8 [%rd239], %rs40;

BB1_49:
bar.sync 0;
ld.shared.u32 %r57, [%rd138];
ld.shared.u32 %r58, [%rd140];
setp.ge.s32	%p41, %r58, %r57;
@%p41 bra BB1_51;

cvt.u64.u32	%rd245, %r40;
add.s64 %rd247, %rd59, %rd245;
ld.shared.u8 %rs42, [%rd247];
mov.u32 %r1387, 1;
setp.ne.s16	%p42, %rs42, 0;
@%p42 bra BB1_52;

BB1_51:
cvt.u64.u32	%rd248, %r322;
add.s64 %rd250, %rd59, %rd248;
ld.shared.u8 %rs43, [%rd250];
setp.eq.s16	%p43, %rs43, 0;
selp.u32	%r1387, 1, 0, %p43;

BB1_52:
bfe.u32 %r411, %r16, 3, 1;
setp.ne.s32	%p44, %r1387, %r411;
@%p44 bra BB1_54;

cvt.u64.u32	%rd251, %r40;
st.shared.u32 [%rd140], %r57;
cvt.u64.u32	%rd255, %r322;
st.shared.u32 [%rd138], %r58;
mul.wide.u32 %rd258, %r40, 8;
add.s64 %rd260, %rd58, %rd258;
ld.shared.u64 %rd261, [%rd260];
mul.wide.u32 %rd262, %r322, 8;
add.s64 %rd263, %rd58, %rd262;
ld.shared.u64 %rd264, [%rd263];
st.shared.u64 [%rd260], %rd264;
st.shared.u64 [%rd263], %rd261;
add.s64 %rd266, %rd59, %rd251;
ld.shared.u8 %rs44, [%rd266];
add.s64 %rd267, %rd59, %rd255;
ld.shared.u8 %rs45, [%rd267];
st.shared.u8 [%rd266], %rs45;
st.shared.u8 [%rd267], %rs44;

BB1_54:
bar.sync 0;
ld.shared.u32 %r61, [%rd90];
ld.shared.u32 %r62, [%rd92];
setp.ge.s32	%p45, %r62, %r61;
@%p45 bra BB1_56;

cvt.u64.u32	%rd273, %r30;
add.s64 %rd275, %rd59, %rd273;
ld.shared.u8 %rs46, [%rd275];
mov.u32 %r1388, 1;
setp.ne.s16	%p46, %rs46, 0;
@%p46 bra BB1_57;

BB1_56:
cvt.u64.u32	%rd276, %r290;
add.s64 %rd278, %rd59, %rd276;
ld.shared.u8 %rs47, [%rd278];
setp.eq.s16	%p47, %rs47, 0;
selp.u32	%r1388, 1, 0, %p47;

BB1_57:
bfe.u32 %r433, %r16, 3, 1;
setp.ne.s32	%p48, %r1388, %r433;
@%p48 bra BB1_59;

cvt.u64.u32	%rd279, %r30;
st.shared.u32 [%rd92], %r61;
cvt.u64.u32	%rd283, %r290;
st.shared.u32 [%rd90], %r62;
mul.wide.u32 %rd286, %r30, 8;
add.s64 %rd288, %rd58, %rd286;
ld.shared.u64 %rd289, [%rd288];
mul.wide.u32 %rd290, %r290, 8;
add.s64 %rd291, %rd58, %rd290;
ld.shared.u64 %rd292, [%rd291];
st.shared.u64 [%rd288], %rd292;
st.shared.u64 [%rd291], %rd289;
add.s64 %rd294, %rd59, %rd279;
ld.shared.u8 %rs48, [%rd294];
add.s64 %rd295, %rd59, %rd283;
ld.shared.u8 %rs49, [%rd295];
st.shared.u8 [%rd294], %rs49;
st.shared.u8 [%rd295], %rs48;

BB1_59:
bar.sync 0;
ld.shared.u32 %r65, [%rd70+4];
ld.shared.u32 %r66, [%rd70];
setp.ge.s32	%p49, %r66, %r65;
@%p49 bra BB1_61;

cvt.u64.u32	%rd299, %r278;
add.s64 %rd301, %rd59, %rd299;
ld.shared.u8 %rs50, [%rd301];
mov.u32 %r1389, 1;
setp.ne.s16	%p50, %rs50, 0;
@%p50 bra BB1_62;

BB1_61:
cvt.u64.u32	%rd302, %r278;
add.s64 %rd304, %rd59, %rd302;
ld.shared.u8 %rs51, [%rd304+1];
setp.eq.s16	%p51, %rs51, 0;
selp.u32	%r1389, 1, 0, %p51;

BB1_62:
bfe.u32 %r447, %r16, 3, 1;
setp.ne.s32	%p52, %r1389, %r447;
@%p52 bra BB1_64;

cvt.u64.u32	%rd305, %r278;
st.shared.u32 [%rd70], %r65;
st.shared.u32 [%rd70+4], %r66;
mul.wide.u32 %rd309, %r278, 8;
add.s64 %rd311, %rd58, %rd309;
ld.shared.u64 %rd312, [%rd311];
ld.shared.u64 %rd313, [%rd311+8];
st.shared.u64 [%rd311], %rd313;
st.shared.u64 [%rd311+8], %rd312;
add.s64 %rd315, %rd59, %rd305;
ld.shared.u8 %rs52, [%rd315];
ld.shared.u8 %rs53, [%rd315+1];
st.shared.u8 [%rd315], %rs53;
st.shared.u8 [%rd315+1], %rs52;

BB1_64:
bar.sync 0;
and.b32 %r450, %r16, 15;
sub.s32 %r72, %r278, %r450;
add.s32 %r452, %r72, 16;
mul.wide.u32 %rd316, %r452, 4;
add.s64 %rd318, %rd56, %rd316;
mul.wide.u32 %rd319, %r72, 4;
add.s64 %rd320, %rd56, %rd319;
ld.shared.u32 %r70, [%rd318];
ld.shared.u32 %r71, [%rd320];
setp.ge.s32	%p53, %r71, %r70;
@%p53 bra BB1_66;

cvt.u64.u32	%rd321, %r72;
add.s64 %rd323, %rd59, %rd321;
ld.shared.u8 %rs54, [%rd323];
mov.u32 %r1390, 1;
setp.ne.s16	%p54, %rs54, 0;
@%p54 bra BB1_67;

BB1_66:
cvt.u64.u32	%rd324, %r452;
add.s64 %rd326, %rd59, %rd324;
ld.shared.u8 %rs55, [%rd326];
setp.eq.s16	%p55, %rs55, 0;
selp.u32	%r1390, 1, 0, %p55;

BB1_67:
bfe.u32 %r464, %r16, 4, 1;
setp.ne.s32	%p56, %r1390, %r464;
@%p56 bra BB1_69;

mul.wide.u32 %rd327, %r72, 8;
add.s64 %rd329, %rd58, %rd327;
mul.wide.u32 %rd330, %r452, 8;
add.s64 %rd331, %rd58, %rd330;
cvt.u64.u32	%rd332, %r72;
st.shared.u32 [%rd320], %r70;
cvt.u64.u32	%rd336, %r452;
st.shared.u32 [%rd318], %r71;
ld.shared.u64 %rd339, [%rd329];
ld.shared.u64 %rd340, [%rd331];
st.shared.u64 [%rd329], %rd340;
st.shared.u64 [%rd331], %rd339;
add.s64 %rd342, %rd59, %rd332;
ld.shared.u8 %rs56, [%rd342];
add.s64 %rd343, %rd59, %rd336;
ld.shared.u8 %rs57, [%rd343];
st.shared.u8 [%rd342], %rs57;
st.shared.u8 [%rd343], %rs56;

BB1_69:
bar.sync 0;
ld.shared.u32 %r75, [%rd214];
ld.shared.u32 %r76, [%rd216];
setp.ge.s32	%p57, %r76, %r75;
@%p57 bra BB1_71;

cvt.u64.u32	%rd349, %r54;
add.s64 %rd351, %rd59, %rd349;
ld.shared.u8 %rs58, [%rd351];
mov.u32 %r1391, 1;
setp.ne.s16	%p58, %rs58, 0;
@%p58 bra BB1_72;

BB1_71:
cvt.u64.u32	%rd352, %r376;
add.s64 %rd354, %rd59, %rd352;
ld.shared.u8 %rs59, [%rd354];
setp.eq.s16	%p59, %rs59, 0;
selp.u32	%r1391, 1, 0, %p59;

BB1_72:
bfe.u32 %r487, %r16, 4, 1;
setp.ne.s32	%p60, %r1391, %r487;
@%p60 bra BB1_74;

cvt.u64.u32	%rd355, %r54;
st.shared.u32 [%rd216], %r75;
cvt.u64.u32	%rd359, %r376;
st.shared.u32 [%rd214], %r76;
mul.wide.u32 %rd362, %r54, 8;
add.s64 %rd364, %rd58, %rd362;
ld.shared.u64 %rd365, [%rd364];
mul.wide.u32 %rd366, %r376, 8;
add.s64 %rd367, %rd58, %rd366;
ld.shared.u64 %rd368, [%rd367];
st.shared.u64 [%rd364], %rd368;
st.shared.u64 [%rd367], %rd365;
add.s64 %rd370, %rd59, %rd355;
ld.shared.u8 %rs60, [%rd370];
add.s64 %rd371, %rd59, %rd359;
ld.shared.u8 %rs61, [%rd371];
st.shared.u8 [%rd370], %rs61;
st.shared.u8 [%rd371], %rs60;

BB1_74:
bar.sync 0;
ld.shared.u32 %r79, [%rd138];
ld.shared.u32 %r80, [%rd140];
setp.ge.s32	%p61, %r80, %r79;
@%p61 bra BB1_76;

cvt.u64.u32	%rd377, %r40;
add.s64 %rd379, %rd59, %rd377;
ld.shared.u8 %rs62, [%rd379];
mov.u32 %r1392, 1;
setp.ne.s16	%p62, %rs62, 0;
@%p62 bra BB1_77;

BB1_76:
cvt.u64.u32	%rd380, %r322;
add.s64 %rd382, %rd59, %rd380;
ld.shared.u8 %rs63, [%rd382];
setp.eq.s16	%p63, %rs63, 0;
selp.u32	%r1392, 1, 0, %p63;

BB1_77:
bfe.u32 %r509, %r16, 4, 1;
setp.ne.s32	%p64, %r1392, %r509;
@%p64 bra BB1_79;

cvt.u64.u32	%rd383, %r40;
st.shared.u32 [%rd140], %r79;
cvt.u64.u32	%rd387, %r322;
st.shared.u32 [%rd138], %r80;
mul.wide.u32 %rd390, %r40, 8;
add.s64 %rd392, %rd58, %rd390;
ld.shared.u64 %rd393, [%rd392];
mul.wide.u32 %rd394, %r322, 8;
add.s64 %rd395, %rd58, %rd394;
ld.shared.u64 %rd396, [%rd395];
st.shared.u64 [%rd392], %rd396;
st.shared.u64 [%rd395], %rd393;
add.s64 %rd398, %rd59, %rd383;
ld.shared.u8 %rs64, [%rd398];
add.s64 %rd399, %rd59, %rd387;
ld.shared.u8 %rs65, [%rd399];
st.shared.u8 [%rd398], %rs65;
st.shared.u8 [%rd399], %rs64;

BB1_79:
bar.sync 0;
ld.shared.u32 %r83, [%rd90];
ld.shared.u32 %r84, [%rd92];
setp.ge.s32	%p65, %r84, %r83;
@%p65 bra BB1_81;

cvt.u64.u32	%rd405, %r30;
add.s64 %rd407, %rd59, %rd405;
ld.shared.u8 %rs66, [%rd407];
mov.u32 %r1393, 1;
setp.ne.s16	%p66, %rs66, 0;
@%p66 bra BB1_82;

BB1_81:
cvt.u64.u32	%rd408, %r290;
add.s64 %rd410, %rd59, %rd408;
ld.shared.u8 %rs67, [%rd410];
setp.eq.s16	%p67, %rs67, 0;
selp.u32	%r1393, 1, 0, %p67;

BB1_82:
bfe.u32 %r531, %r16, 4, 1;
setp.ne.s32	%p68, %r1393, %r531;
@%p68 bra BB1_84;

cvt.u64.u32	%rd411, %r30;
st.shared.u32 [%rd92], %r83;
cvt.u64.u32	%rd415, %r290;
st.shared.u32 [%rd90], %r84;
mul.wide.u32 %rd418, %r30, 8;
add.s64 %rd420, %rd58, %rd418;
ld.shared.u64 %rd421, [%rd420];
mul.wide.u32 %rd422, %r290, 8;
add.s64 %rd423, %rd58, %rd422;
ld.shared.u64 %rd424, [%rd423];
st.shared.u64 [%rd420], %rd424;
st.shared.u64 [%rd423], %rd421;
add.s64 %rd426, %rd59, %rd411;
ld.shared.u8 %rs68, [%rd426];
add.s64 %rd427, %rd59, %rd415;
ld.shared.u8 %rs69, [%rd427];
st.shared.u8 [%rd426], %rs69;
st.shared.u8 [%rd427], %rs68;

BB1_84:
bar.sync 0;
ld.shared.u32 %r87, [%rd70+4];
ld.shared.u32 %r88, [%rd70];
setp.ge.s32	%p69, %r88, %r87;
@%p69 bra BB1_86;

cvt.u64.u32	%rd431, %r278;
add.s64 %rd433, %rd59, %rd431;
ld.shared.u8 %rs70, [%rd433];
mov.u32 %r1394, 1;
setp.ne.s16	%p70, %rs70, 0;
@%p70 bra BB1_87;

BB1_86:
cvt.u64.u32	%rd434, %r278;
add.s64 %rd436, %rd59, %rd434;
ld.shared.u8 %rs71, [%rd436+1];
setp.eq.s16	%p71, %rs71, 0;
selp.u32	%r1394, 1, 0, %p71;

BB1_87:
bfe.u32 %r545, %r16, 4, 1;
setp.ne.s32	%p72, %r1394, %r545;
@%p72 bra BB1_89;

cvt.u64.u32	%rd437, %r278;
st.shared.u32 [%rd70], %r87;
st.shared.u32 [%rd70+4], %r88;
mul.wide.u32 %rd441, %r278, 8;
add.s64 %rd443, %rd58, %rd441;
ld.shared.u64 %rd444, [%rd443];
ld.shared.u64 %rd445, [%rd443+8];
st.shared.u64 [%rd443], %rd445;
st.shared.u64 [%rd443+8], %rd444;
add.s64 %rd447, %rd59, %rd437;
ld.shared.u8 %rs72, [%rd447];
ld.shared.u8 %rs73, [%rd447+1];
st.shared.u8 [%rd447], %rs73;
st.shared.u8 [%rd447+1], %rs72;

BB1_89:
bar.sync 0;
and.b32 %r548, %r16, 31;
sub.s32 %r94, %r278, %r548;
add.s32 %r550, %r94, 32;
mul.wide.u32 %rd448, %r550, 4;
add.s64 %rd450, %rd56, %rd448;
mul.wide.u32 %rd451, %r94, 4;
add.s64 %rd452, %rd56, %rd451;
ld.shared.u32 %r92, [%rd450];
ld.shared.u32 %r93, [%rd452];
setp.ge.s32	%p73, %r93, %r92;
@%p73 bra BB1_91;

cvt.u64.u32	%rd453, %r94;
add.s64 %rd455, %rd59, %rd453;
ld.shared.u8 %rs74, [%rd455];
mov.u32 %r1395, 1;
setp.ne.s16	%p74, %rs74, 0;
@%p74 bra BB1_92;

BB1_91:
cvt.u64.u32	%rd456, %r550;
add.s64 %rd458, %rd59, %rd456;
ld.shared.u8 %rs75, [%rd458];
setp.eq.s16	%p75, %rs75, 0;
selp.u32	%r1395, 1, 0, %p75;

BB1_92:
bfe.u32 %r562, %r16, 5, 1;
setp.ne.s32	%p76, %r1395, %r562;
@%p76 bra BB1_94;

mul.wide.u32 %rd459, %r94, 8;
add.s64 %rd461, %rd58, %rd459;
mul.wide.u32 %rd462, %r550, 8;
add.s64 %rd463, %rd58, %rd462;
cvt.u64.u32	%rd464, %r94;
st.shared.u32 [%rd452], %r92;
cvt.u64.u32	%rd468, %r550;
st.shared.u32 [%rd450], %r93;
ld.shared.u64 %rd471, [%rd461];
ld.shared.u64 %rd472, [%rd463];
st.shared.u64 [%rd461], %rd472;
st.shared.u64 [%rd463], %rd471;
add.s64 %rd474, %rd59, %rd464;
ld.shared.u8 %rs76, [%rd474];
add.s64 %rd475, %rd59, %rd468;
ld.shared.u8 %rs77, [%rd475];
st.shared.u8 [%rd474], %rs77;
st.shared.u8 [%rd475], %rs76;

BB1_94:
bar.sync 0;
ld.shared.u32 %r97, [%rd318];
ld.shared.u32 %r98, [%rd320];
setp.ge.s32	%p77, %r98, %r97;
@%p77 bra BB1_96;

cvt.u64.u32	%rd481, %r72;
add.s64 %rd483, %rd59, %rd481;
ld.shared.u8 %rs78, [%rd483];
mov.u32 %r1396, 1;
setp.ne.s16	%p78, %rs78, 0;
@%p78 bra BB1_97;

BB1_96:
cvt.u64.u32	%rd484, %r452;
add.s64 %rd486, %rd59, %rd484;
ld.shared.u8 %rs79, [%rd486];
setp.eq.s16	%p79, %rs79, 0;
selp.u32	%r1396, 1, 0, %p79;

BB1_97:
bfe.u32 %r585, %r16, 5, 1;
setp.ne.s32	%p80, %r1396, %r585;
@%p80 bra BB1_99;

cvt.u64.u32	%rd487, %r72;
st.shared.u32 [%rd320], %r97;
cvt.u64.u32	%rd491, %r452;
st.shared.u32 [%rd318], %r98;
mul.wide.u32 %rd494, %r72, 8;
add.s64 %rd496, %rd58, %rd494;
ld.shared.u64 %rd497, [%rd496];
mul.wide.u32 %rd498, %r452, 8;
add.s64 %rd499, %rd58, %rd498;
ld.shared.u64 %rd500, [%rd499];
st.shared.u64 [%rd496], %rd500;
st.shared.u64 [%rd499], %rd497;
add.s64 %rd502, %rd59, %rd487;
ld.shared.u8 %rs80, [%rd502];
add.s64 %rd503, %rd59, %rd491;
ld.shared.u8 %rs81, [%rd503];
st.shared.u8 [%rd502], %rs81;
st.shared.u8 [%rd503], %rs80;

BB1_99:
bar.sync 0;
ld.shared.u32 %r101, [%rd214];
ld.shared.u32 %r102, [%rd216];
setp.ge.s32	%p81, %r102, %r101;
@%p81 bra BB1_101;

cvt.u64.u32	%rd509, %r54;
add.s64 %rd511, %rd59, %rd509;
ld.shared.u8 %rs82, [%rd511];
mov.u32 %r1397, 1;
setp.ne.s16	%p82, %rs82, 0;
@%p82 bra BB1_102;

BB1_101:
cvt.u64.u32	%rd512, %r376;
add.s64 %rd514, %rd59, %rd512;
ld.shared.u8 %rs83, [%rd514];
setp.eq.s16	%p83, %rs83, 0;
selp.u32	%r1397, 1, 0, %p83;

BB1_102:
bfe.u32 %r607, %r16, 5, 1;
setp.ne.s32	%p84, %r1397, %r607;
@%p84 bra BB1_104;

cvt.u64.u32	%rd515, %r54;
st.shared.u32 [%rd216], %r101;
cvt.u64.u32	%rd519, %r376;
st.shared.u32 [%rd214], %r102;
mul.wide.u32 %rd522, %r54, 8;
add.s64 %rd524, %rd58, %rd522;
ld.shared.u64 %rd525, [%rd524];
mul.wide.u32 %rd526, %r376, 8;
add.s64 %rd527, %rd58, %rd526;
ld.shared.u64 %rd528, [%rd527];
st.shared.u64 [%rd524], %rd528;
st.shared.u64 [%rd527], %rd525;
add.s64 %rd530, %rd59, %rd515;
ld.shared.u8 %rs84, [%rd530];
add.s64 %rd531, %rd59, %rd519;
ld.shared.u8 %rs85, [%rd531];
st.shared.u8 [%rd530], %rs85;
st.shared.u8 [%rd531], %rs84;

BB1_104:
bar.sync 0;
ld.shared.u32 %r105, [%rd138];
ld.shared.u32 %r106, [%rd140];
setp.ge.s32	%p85, %r106, %r105;
@%p85 bra BB1_106;

cvt.u64.u32	%rd537, %r40;
add.s64 %rd539, %rd59, %rd537;
ld.shared.u8 %rs86, [%rd539];
mov.u32 %r1398, 1;
setp.ne.s16	%p86, %rs86, 0;
@%p86 bra BB1_107;

BB1_106:
cvt.u64.u32	%rd540, %r322;
add.s64 %rd542, %rd59, %rd540;
ld.shared.u8 %rs87, [%rd542];
setp.eq.s16	%p87, %rs87, 0;
selp.u32	%r1398, 1, 0, %p87;

BB1_107:
bfe.u32 %r629, %r16, 5, 1;
setp.ne.s32	%p88, %r1398, %r629;
@%p88 bra BB1_109;

cvt.u64.u32	%rd543, %r40;
st.shared.u32 [%rd140], %r105;
cvt.u64.u32	%rd547, %r322;
st.shared.u32 [%rd138], %r106;
mul.wide.u32 %rd550, %r40, 8;
add.s64 %rd552, %rd58, %rd550;
ld.shared.u64 %rd553, [%rd552];
mul.wide.u32 %rd554, %r322, 8;
add.s64 %rd555, %rd58, %rd554;
ld.shared.u64 %rd556, [%rd555];
st.shared.u64 [%rd552], %rd556;
st.shared.u64 [%rd555], %rd553;
add.s64 %rd558, %rd59, %rd543;
ld.shared.u8 %rs88, [%rd558];
add.s64 %rd559, %rd59, %rd547;
ld.shared.u8 %rs89, [%rd559];
st.shared.u8 [%rd558], %rs89;
st.shared.u8 [%rd559], %rs88;

BB1_109:
bar.sync 0;
ld.shared.u32 %r109, [%rd90];
ld.shared.u32 %r110, [%rd92];
setp.ge.s32	%p89, %r110, %r109;
@%p89 bra BB1_111;

cvt.u64.u32	%rd565, %r30;
add.s64 %rd567, %rd59, %rd565;
ld.shared.u8 %rs90, [%rd567];
mov.u32 %r1399, 1;
setp.ne.s16	%p90, %rs90, 0;
@%p90 bra BB1_112;

BB1_111:
cvt.u64.u32	%rd568, %r290;
add.s64 %rd570, %rd59, %rd568;
ld.shared.u8 %rs91, [%rd570];
setp.eq.s16	%p91, %rs91, 0;
selp.u32	%r1399, 1, 0, %p91;

BB1_112:
bfe.u32 %r651, %r16, 5, 1;
setp.ne.s32	%p92, %r1399, %r651;
@%p92 bra BB1_114;

cvt.u64.u32	%rd571, %r30;
st.shared.u32 [%rd92], %r109;
cvt.u64.u32	%rd575, %r290;
st.shared.u32 [%rd90], %r110;
mul.wide.u32 %rd578, %r30, 8;
add.s64 %rd580, %rd58, %rd578;
ld.shared.u64 %rd581, [%rd580];
mul.wide.u32 %rd582, %r290, 8;
add.s64 %rd583, %rd58, %rd582;
ld.shared.u64 %rd584, [%rd583];
st.shared.u64 [%rd580], %rd584;
st.shared.u64 [%rd583], %rd581;
add.s64 %rd586, %rd59, %rd571;
ld.shared.u8 %rs92, [%rd586];
add.s64 %rd587, %rd59, %rd575;
ld.shared.u8 %rs93, [%rd587];
st.shared.u8 [%rd586], %rs93;
st.shared.u8 [%rd587], %rs92;

BB1_114:
bar.sync 0;
ld.shared.u32 %r113, [%rd70+4];
ld.shared.u32 %r114, [%rd70];
setp.ge.s32	%p93, %r114, %r113;
@%p93 bra BB1_116;

cvt.u64.u32	%rd591, %r278;
add.s64 %rd593, %rd59, %rd591;
ld.shared.u8 %rs94, [%rd593];
mov.u32 %r1400, 1;
setp.ne.s16	%p94, %rs94, 0;
@%p94 bra BB1_117;

BB1_116:
cvt.u64.u32	%rd594, %r278;
add.s64 %rd596, %rd59, %rd594;
ld.shared.u8 %rs95, [%rd596+1];
setp.eq.s16	%p95, %rs95, 0;
selp.u32	%r1400, 1, 0, %p95;

BB1_117:
bfe.u32 %r665, %r16, 5, 1;
setp.ne.s32	%p96, %r1400, %r665;
@%p96 bra BB1_119;

cvt.u64.u32	%rd597, %r278;
st.shared.u32 [%rd70], %r113;
st.shared.u32 [%rd70+4], %r114;
mul.wide.u32 %rd601, %r278, 8;
add.s64 %rd603, %rd58, %rd601;
ld.shared.u64 %rd604, [%rd603];
ld.shared.u64 %rd605, [%rd603+8];
st.shared.u64 [%rd603], %rd605;
st.shared.u64 [%rd603+8], %rd604;
add.s64 %rd607, %rd59, %rd597;
ld.shared.u8 %rs96, [%rd607];
ld.shared.u8 %rs97, [%rd607+1];
st.shared.u8 [%rd607], %rs97;
st.shared.u8 [%rd607+1], %rs96;

BB1_119:
bar.sync 0;
and.b32 %r668, %r16, 63;
sub.s32 %r120, %r278, %r668;
add.s32 %r670, %r120, 64;
mul.wide.u32 %rd608, %r670, 4;
add.s64 %rd610, %rd56, %rd608;
mul.wide.u32 %rd611, %r120, 4;
add.s64 %rd612, %rd56, %rd611;
ld.shared.u32 %r118, [%rd610];
ld.shared.u32 %r119, [%rd612];
setp.ge.s32	%p97, %r119, %r118;
@%p97 bra BB1_121;

cvt.u64.u32	%rd613, %r120;
add.s64 %rd615, %rd59, %rd613;
ld.shared.u8 %rs98, [%rd615];
mov.u32 %r1401, 1;
setp.ne.s16	%p98, %rs98, 0;
@%p98 bra BB1_122;

BB1_121:
cvt.u64.u32	%rd616, %r670;
add.s64 %rd618, %rd59, %rd616;
ld.shared.u8 %rs99, [%rd618];
setp.eq.s16	%p99, %rs99, 0;
selp.u32	%r1401, 1, 0, %p99;

BB1_122:
bfe.u32 %r682, %r16, 6, 1;
setp.ne.s32	%p100, %r1401, %r682;
@%p100 bra BB1_124;

mul.wide.u32 %rd619, %r120, 8;
add.s64 %rd621, %rd58, %rd619;
mul.wide.u32 %rd622, %r670, 8;
add.s64 %rd623, %rd58, %rd622;
cvt.u64.u32	%rd624, %r120;
st.shared.u32 [%rd612], %r118;
cvt.u64.u32	%rd628, %r670;
st.shared.u32 [%rd610], %r119;
ld.shared.u64 %rd631, [%rd621];
ld.shared.u64 %rd632, [%rd623];
st.shared.u64 [%rd621], %rd632;
st.shared.u64 [%rd623], %rd631;
add.s64 %rd634, %rd59, %rd624;
ld.shared.u8 %rs100, [%rd634];
add.s64 %rd635, %rd59, %rd628;
ld.shared.u8 %rs101, [%rd635];
st.shared.u8 [%rd634], %rs101;
st.shared.u8 [%rd635], %rs100;

BB1_124:
bar.sync 0;
ld.shared.u32 %r123, [%rd450];
ld.shared.u32 %r124, [%rd452];
setp.ge.s32	%p101, %r124, %r123;
@%p101 bra BB1_126;

cvt.u64.u32	%rd641, %r94;
add.s64 %rd643, %rd59, %rd641;
ld.shared.u8 %rs102, [%rd643];
mov.u32 %r1402, 1;
setp.ne.s16	%p102, %rs102, 0;
@%p102 bra BB1_127;

BB1_126:
cvt.u64.u32	%rd644, %r550;
add.s64 %rd646, %rd59, %rd644;
ld.shared.u8 %rs103, [%rd646];
setp.eq.s16	%p103, %rs103, 0;
selp.u32	%r1402, 1, 0, %p103;

BB1_127:
bfe.u32 %r705, %r16, 6, 1;
setp.ne.s32	%p104, %r1402, %r705;
@%p104 bra BB1_129;

cvt.u64.u32	%rd647, %r94;
st.shared.u32 [%rd452], %r123;
cvt.u64.u32	%rd651, %r550;
st.shared.u32 [%rd450], %r124;
mul.wide.u32 %rd654, %r94, 8;
add.s64 %rd656, %rd58, %rd654;
ld.shared.u64 %rd657, [%rd656];
mul.wide.u32 %rd658, %r550, 8;
add.s64 %rd659, %rd58, %rd658;
ld.shared.u64 %rd660, [%rd659];
st.shared.u64 [%rd656], %rd660;
st.shared.u64 [%rd659], %rd657;
add.s64 %rd662, %rd59, %rd647;
ld.shared.u8 %rs104, [%rd662];
add.s64 %rd663, %rd59, %rd651;
ld.shared.u8 %rs105, [%rd663];
st.shared.u8 [%rd662], %rs105;
st.shared.u8 [%rd663], %rs104;

BB1_129:
bar.sync 0;
ld.shared.u32 %r127, [%rd318];
ld.shared.u32 %r128, [%rd320];
setp.ge.s32	%p105, %r128, %r127;
@%p105 bra BB1_131;

cvt.u64.u32	%rd669, %r72;
add.s64 %rd671, %rd59, %rd669;
ld.shared.u8 %rs106, [%rd671];
mov.u32 %r1403, 1;
setp.ne.s16	%p106, %rs106, 0;
@%p106 bra BB1_132;

BB1_131:
cvt.u64.u32	%rd672, %r452;
add.s64 %rd674, %rd59, %rd672;
ld.shared.u8 %rs107, [%rd674];
setp.eq.s16	%p107, %rs107, 0;
selp.u32	%r1403, 1, 0, %p107;

BB1_132:
bfe.u32 %r727, %r16, 6, 1;
setp.ne.s32	%p108, %r1403, %r727;
@%p108 bra BB1_134;

cvt.u64.u32	%rd675, %r72;
st.shared.u32 [%rd320], %r127;
cvt.u64.u32	%rd679, %r452;
st.shared.u32 [%rd318], %r128;
mul.wide.u32 %rd682, %r72, 8;
add.s64 %rd684, %rd58, %rd682;
ld.shared.u64 %rd685, [%rd684];
mul.wide.u32 %rd686, %r452, 8;
add.s64 %rd687, %rd58, %rd686;
ld.shared.u64 %rd688, [%rd687];
st.shared.u64 [%rd684], %rd688;
st.shared.u64 [%rd687], %rd685;
add.s64 %rd690, %rd59, %rd675;
ld.shared.u8 %rs108, [%rd690];
add.s64 %rd691, %rd59, %rd679;
ld.shared.u8 %rs109, [%rd691];
st.shared.u8 [%rd690], %rs109;
st.shared.u8 [%rd691], %rs108;

BB1_134:
bar.sync 0;
ld.shared.u32 %r131, [%rd214];
ld.shared.u32 %r132, [%rd216];
setp.ge.s32	%p109, %r132, %r131;
@%p109 bra BB1_136;

cvt.u64.u32	%rd697, %r54;
add.s64 %rd699, %rd59, %rd697;
ld.shared.u8 %rs110, [%rd699];
mov.u32 %r1404, 1;
setp.ne.s16	%p110, %rs110, 0;
@%p110 bra BB1_137;

BB1_136:
cvt.u64.u32	%rd700, %r376;
add.s64 %rd702, %rd59, %rd700;
ld.shared.u8 %rs111, [%rd702];
setp.eq.s16	%p111, %rs111, 0;
selp.u32	%r1404, 1, 0, %p111;

BB1_137:
bfe.u32 %r749, %r16, 6, 1;
setp.ne.s32	%p112, %r1404, %r749;
@%p112 bra BB1_139;

cvt.u64.u32	%rd703, %r54;
st.shared.u32 [%rd216], %r131;
cvt.u64.u32	%rd707, %r376;
st.shared.u32 [%rd214], %r132;
mul.wide.u32 %rd710, %r54, 8;
add.s64 %rd712, %rd58, %rd710;
ld.shared.u64 %rd713, [%rd712];
mul.wide.u32 %rd714, %r376, 8;
add.s64 %rd715, %rd58, %rd714;
ld.shared.u64 %rd716, [%rd715];
st.shared.u64 [%rd712], %rd716;
st.shared.u64 [%rd715], %rd713;
add.s64 %rd718, %rd59, %rd703;
ld.shared.u8 %rs112, [%rd718];
add.s64 %rd719, %rd59, %rd707;
ld.shared.u8 %rs113, [%rd719];
st.shared.u8 [%rd718], %rs113;
st.shared.u8 [%rd719], %rs112;

BB1_139:
bar.sync 0;
ld.shared.u32 %r135, [%rd138];
ld.shared.u32 %r136, [%rd140];
setp.ge.s32	%p113, %r136, %r135;
@%p113 bra BB1_141;

cvt.u64.u32	%rd725, %r40;
add.s64 %rd727, %rd59, %rd725;
ld.shared.u8 %rs114, [%rd727];
mov.u32 %r1405, 1;
setp.ne.s16	%p114, %rs114, 0;
@%p114 bra BB1_142;

BB1_141:
cvt.u64.u32	%rd728, %r322;
add.s64 %rd730, %rd59, %rd728;
ld.shared.u8 %rs115, [%rd730];
setp.eq.s16	%p115, %rs115, 0;
selp.u32	%r1405, 1, 0, %p115;

BB1_142:
bfe.u32 %r771, %r16, 6, 1;
setp.ne.s32	%p116, %r1405, %r771;
@%p116 bra BB1_144;

cvt.u64.u32	%rd731, %r40;
st.shared.u32 [%rd140], %r135;
cvt.u64.u32	%rd735, %r322;
st.shared.u32 [%rd138], %r136;
mul.wide.u32 %rd738, %r40, 8;
add.s64 %rd740, %rd58, %rd738;
ld.shared.u64 %rd741, [%rd740];
mul.wide.u32 %rd742, %r322, 8;
add.s64 %rd743, %rd58, %rd742;
ld.shared.u64 %rd744, [%rd743];
st.shared.u64 [%rd740], %rd744;
st.shared.u64 [%rd743], %rd741;
add.s64 %rd746, %rd59, %rd731;
ld.shared.u8 %rs116, [%rd746];
add.s64 %rd747, %rd59, %rd735;
ld.shared.u8 %rs117, [%rd747];
st.shared.u8 [%rd746], %rs117;
st.shared.u8 [%rd747], %rs116;

BB1_144:
bar.sync 0;
ld.shared.u32 %r139, [%rd90];
ld.shared.u32 %r140, [%rd92];
setp.ge.s32	%p117, %r140, %r139;
@%p117 bra BB1_146;

cvt.u64.u32	%rd753, %r30;
add.s64 %rd755, %rd59, %rd753;
ld.shared.u8 %rs118, [%rd755];
mov.u32 %r1406, 1;
setp.ne.s16	%p118, %rs118, 0;
@%p118 bra BB1_147;

BB1_146:
cvt.u64.u32	%rd756, %r290;
add.s64 %rd758, %rd59, %rd756;
ld.shared.u8 %rs119, [%rd758];
setp.eq.s16	%p119, %rs119, 0;
selp.u32	%r1406, 1, 0, %p119;

BB1_147:
bfe.u32 %r793, %r16, 6, 1;
setp.ne.s32	%p120, %r1406, %r793;
@%p120 bra BB1_149;

cvt.u64.u32	%rd759, %r30;
st.shared.u32 [%rd92], %r139;
cvt.u64.u32	%rd763, %r290;
st.shared.u32 [%rd90], %r140;
mul.wide.u32 %rd766, %r30, 8;
add.s64 %rd768, %rd58, %rd766;
ld.shared.u64 %rd769, [%rd768];
mul.wide.u32 %rd770, %r290, 8;
add.s64 %rd771, %rd58, %rd770;
ld.shared.u64 %rd772, [%rd771];
st.shared.u64 [%rd768], %rd772;
st.shared.u64 [%rd771], %rd769;
add.s64 %rd774, %rd59, %rd759;
ld.shared.u8 %rs120, [%rd774];
add.s64 %rd775, %rd59, %rd763;
ld.shared.u8 %rs121, [%rd775];
st.shared.u8 [%rd774], %rs121;
st.shared.u8 [%rd775], %rs120;

BB1_149:
bar.sync 0;
ld.shared.u32 %r143, [%rd70+4];
ld.shared.u32 %r144, [%rd70];
setp.ge.s32	%p121, %r144, %r143;
@%p121 bra BB1_151;

cvt.u64.u32	%rd779, %r278;
add.s64 %rd781, %rd59, %rd779;
ld.shared.u8 %rs122, [%rd781];
mov.u32 %r1407, 1;
setp.ne.s16	%p122, %rs122, 0;
@%p122 bra BB1_152;

BB1_151:
cvt.u64.u32	%rd782, %r278;
add.s64 %rd784, %rd59, %rd782;
ld.shared.u8 %rs123, [%rd784+1];
setp.eq.s16	%p123, %rs123, 0;
selp.u32	%r1407, 1, 0, %p123;

BB1_152:
bfe.u32 %r807, %r16, 6, 1;
setp.ne.s32	%p124, %r1407, %r807;
@%p124 bra BB1_154;

cvt.u64.u32	%rd785, %r278;
st.shared.u32 [%rd70], %r143;
st.shared.u32 [%rd70+4], %r144;
mul.wide.u32 %rd789, %r278, 8;
add.s64 %rd791, %rd58, %rd789;
ld.shared.u64 %rd792, [%rd791];
ld.shared.u64 %rd793, [%rd791+8];
st.shared.u64 [%rd791], %rd793;
st.shared.u64 [%rd791+8], %rd792;
add.s64 %rd795, %rd59, %rd785;
ld.shared.u8 %rs124, [%rd795];
ld.shared.u8 %rs125, [%rd795+1];
st.shared.u8 [%rd795], %rs125;
st.shared.u8 [%rd795+1], %rs124;

BB1_154:
bar.sync 0;
and.b32 %r810, %r16, 127;
sub.s32 %r150, %r278, %r810;
add.s32 %r812, %r150, 128;
mul.wide.u32 %rd796, %r812, 4;
add.s64 %rd798, %rd56, %rd796;
mul.wide.u32 %rd799, %r150, 4;
add.s64 %rd800, %rd56, %rd799;
ld.shared.u32 %r148, [%rd798];
ld.shared.u32 %r149, [%rd800];
setp.ge.s32	%p125, %r149, %r148;
@%p125 bra BB1_156;

cvt.u64.u32	%rd801, %r150;
add.s64 %rd803, %rd59, %rd801;
ld.shared.u8 %rs126, [%rd803];
mov.u32 %r1408, 1;
setp.ne.s16	%p126, %rs126, 0;
@%p126 bra BB1_157;

BB1_156:
cvt.u64.u32	%rd804, %r812;
add.s64 %rd806, %rd59, %rd804;
ld.shared.u8 %rs127, [%rd806];
setp.eq.s16	%p127, %rs127, 0;
selp.u32	%r1408, 1, 0, %p127;

BB1_157:
bfe.u32 %r824, %r16, 7, 1;
setp.ne.s32	%p128, %r1408, %r824;
@%p128 bra BB1_159;

mul.wide.u32 %rd807, %r150, 8;
add.s64 %rd809, %rd58, %rd807;
mul.wide.u32 %rd810, %r812, 8;
add.s64 %rd811, %rd58, %rd810;
cvt.u64.u32	%rd812, %r150;
st.shared.u32 [%rd800], %r148;
cvt.u64.u32	%rd816, %r812;
st.shared.u32 [%rd798], %r149;
ld.shared.u64 %rd819, [%rd809];
ld.shared.u64 %rd820, [%rd811];
st.shared.u64 [%rd809], %rd820;
st.shared.u64 [%rd811], %rd819;
add.s64 %rd822, %rd59, %rd812;
ld.shared.u8 %rs128, [%rd822];
add.s64 %rd823, %rd59, %rd816;
ld.shared.u8 %rs129, [%rd823];
st.shared.u8 [%rd822], %rs129;
st.shared.u8 [%rd823], %rs128;

BB1_159:
bar.sync 0;
ld.shared.u32 %r153, [%rd610];
ld.shared.u32 %r154, [%rd612];
setp.ge.s32	%p129, %r154, %r153;
@%p129 bra BB1_161;

cvt.u64.u32	%rd829, %r120;
add.s64 %rd831, %rd59, %rd829;
ld.shared.u8 %rs130, [%rd831];
mov.u32 %r1409, 1;
setp.ne.s16	%p130, %rs130, 0;
@%p130 bra BB1_162;

BB1_161:
cvt.u64.u32	%rd832, %r670;
add.s64 %rd834, %rd59, %rd832;
ld.shared.u8 %rs131, [%rd834];
setp.eq.s16	%p131, %rs131, 0;
selp.u32	%r1409, 1, 0, %p131;

BB1_162:
bfe.u32 %r847, %r16, 7, 1;
setp.ne.s32	%p132, %r1409, %r847;
@%p132 bra BB1_164;

cvt.u64.u32	%rd835, %r120;
st.shared.u32 [%rd612], %r153;
cvt.u64.u32	%rd839, %r670;
st.shared.u32 [%rd610], %r154;
mul.wide.u32 %rd842, %r120, 8;
add.s64 %rd844, %rd58, %rd842;
ld.shared.u64 %rd845, [%rd844];
mul.wide.u32 %rd846, %r670, 8;
add.s64 %rd847, %rd58, %rd846;
ld.shared.u64 %rd848, [%rd847];
st.shared.u64 [%rd844], %rd848;
st.shared.u64 [%rd847], %rd845;
add.s64 %rd850, %rd59, %rd835;
ld.shared.u8 %rs132, [%rd850];
add.s64 %rd851, %rd59, %rd839;
ld.shared.u8 %rs133, [%rd851];
st.shared.u8 [%rd850], %rs133;
st.shared.u8 [%rd851], %rs132;

BB1_164:
bar.sync 0;
ld.shared.u32 %r157, [%rd450];
ld.shared.u32 %r158, [%rd452];
setp.ge.s32	%p133, %r158, %r157;
@%p133 bra BB1_166;

cvt.u64.u32	%rd857, %r94;
add.s64 %rd859, %rd59, %rd857;
ld.shared.u8 %rs134, [%rd859];
mov.u32 %r1410, 1;
setp.ne.s16	%p134, %rs134, 0;
@%p134 bra BB1_167;

BB1_166:
cvt.u64.u32	%rd860, %r550;
add.s64 %rd862, %rd59, %rd860;
ld.shared.u8 %rs135, [%rd862];
setp.eq.s16	%p135, %rs135, 0;
selp.u32	%r1410, 1, 0, %p135;

BB1_167:
bfe.u32 %r869, %r16, 7, 1;
setp.ne.s32	%p136, %r1410, %r869;
@%p136 bra BB1_169;

cvt.u64.u32	%rd863, %r94;
st.shared.u32 [%rd452], %r157;
cvt.u64.u32	%rd867, %r550;
st.shared.u32 [%rd450], %r158;
mul.wide.u32 %rd870, %r94, 8;
add.s64 %rd872, %rd58, %rd870;
ld.shared.u64 %rd873, [%rd872];
mul.wide.u32 %rd874, %r550, 8;
add.s64 %rd875, %rd58, %rd874;
ld.shared.u64 %rd876, [%rd875];
st.shared.u64 [%rd872], %rd876;
st.shared.u64 [%rd875], %rd873;
add.s64 %rd878, %rd59, %rd863;
ld.shared.u8 %rs136, [%rd878];
add.s64 %rd879, %rd59, %rd867;
ld.shared.u8 %rs137, [%rd879];
st.shared.u8 [%rd878], %rs137;
st.shared.u8 [%rd879], %rs136;

BB1_169:
bar.sync 0;
ld.shared.u32 %r161, [%rd318];
ld.shared.u32 %r162, [%rd320];
setp.ge.s32	%p137, %r162, %r161;
@%p137 bra BB1_171;

cvt.u64.u32	%rd885, %r72;
add.s64 %rd887, %rd59, %rd885;
ld.shared.u8 %rs138, [%rd887];
mov.u32 %r1411, 1;
setp.ne.s16	%p138, %rs138, 0;
@%p138 bra BB1_172;

BB1_171:
cvt.u64.u32	%rd888, %r452;
add.s64 %rd890, %rd59, %rd888;
ld.shared.u8 %rs139, [%rd890];
setp.eq.s16	%p139, %rs139, 0;
selp.u32	%r1411, 1, 0, %p139;

BB1_172:
bfe.u32 %r891, %r16, 7, 1;
setp.ne.s32	%p140, %r1411, %r891;
@%p140 bra BB1_174;

cvt.u64.u32	%rd891, %r72;
st.shared.u32 [%rd320], %r161;
cvt.u64.u32	%rd895, %r452;
st.shared.u32 [%rd318], %r162;
mul.wide.u32 %rd898, %r72, 8;
add.s64 %rd900, %rd58, %rd898;
ld.shared.u64 %rd901, [%rd900];
mul.wide.u32 %rd902, %r452, 8;
add.s64 %rd903, %rd58, %rd902;
ld.shared.u64 %rd904, [%rd903];
st.shared.u64 [%rd900], %rd904;
st.shared.u64 [%rd903], %rd901;
add.s64 %rd906, %rd59, %rd891;
ld.shared.u8 %rs140, [%rd906];
add.s64 %rd907, %rd59, %rd895;
ld.shared.u8 %rs141, [%rd907];
st.shared.u8 [%rd906], %rs141;
st.shared.u8 [%rd907], %rs140;

BB1_174:
bar.sync 0;
ld.shared.u32 %r165, [%rd214];
ld.shared.u32 %r166, [%rd216];
setp.ge.s32	%p141, %r166, %r165;
@%p141 bra BB1_176;

cvt.u64.u32	%rd913, %r54;
add.s64 %rd915, %rd59, %rd913;
ld.shared.u8 %rs142, [%rd915];
mov.u32 %r1412, 1;
setp.ne.s16	%p142, %rs142, 0;
@%p142 bra BB1_177;

BB1_176:
cvt.u64.u32	%rd916, %r376;
add.s64 %rd918, %rd59, %rd916;
ld.shared.u8 %rs143, [%rd918];
setp.eq.s16	%p143, %rs143, 0;
selp.u32	%r1412, 1, 0, %p143;

BB1_177:
bfe.u32 %r913, %r16, 7, 1;
setp.ne.s32	%p144, %r1412, %r913;
@%p144 bra BB1_179;

cvt.u64.u32	%rd919, %r54;
st.shared.u32 [%rd216], %r165;
cvt.u64.u32	%rd923, %r376;
st.shared.u32 [%rd214], %r166;
mul.wide.u32 %rd926, %r54, 8;
add.s64 %rd928, %rd58, %rd926;
ld.shared.u64 %rd929, [%rd928];
mul.wide.u32 %rd930, %r376, 8;
add.s64 %rd931, %rd58, %rd930;
ld.shared.u64 %rd932, [%rd931];
st.shared.u64 [%rd928], %rd932;
st.shared.u64 [%rd931], %rd929;
add.s64 %rd934, %rd59, %rd919;
ld.shared.u8 %rs144, [%rd934];
add.s64 %rd935, %rd59, %rd923;
ld.shared.u8 %rs145, [%rd935];
st.shared.u8 [%rd934], %rs145;
st.shared.u8 [%rd935], %rs144;

BB1_179:
bar.sync 0;
ld.shared.u32 %r169, [%rd138];
ld.shared.u32 %r170, [%rd140];
setp.ge.s32	%p145, %r170, %r169;
@%p145 bra BB1_181;

cvt.u64.u32	%rd941, %r40;
add.s64 %rd943, %rd59, %rd941;
ld.shared.u8 %rs146, [%rd943];
mov.u32 %r1413, 1;
setp.ne.s16	%p146, %rs146, 0;
@%p146 bra BB1_182;

BB1_181:
cvt.u64.u32	%rd944, %r322;
add.s64 %rd946, %rd59, %rd944;
ld.shared.u8 %rs147, [%rd946];
setp.eq.s16	%p147, %rs147, 0;
selp.u32	%r1413, 1, 0, %p147;

BB1_182:
bfe.u32 %r935, %r16, 7, 1;
setp.ne.s32	%p148, %r1413, %r935;
@%p148 bra BB1_184;

cvt.u64.u32	%rd947, %r40;
st.shared.u32 [%rd140], %r169;
cvt.u64.u32	%rd951, %r322;
st.shared.u32 [%rd138], %r170;
mul.wide.u32 %rd954, %r40, 8;
add.s64 %rd956, %rd58, %rd954;
ld.shared.u64 %rd957, [%rd956];
mul.wide.u32 %rd958, %r322, 8;
add.s64 %rd959, %rd58, %rd958;
ld.shared.u64 %rd960, [%rd959];
st.shared.u64 [%rd956], %rd960;
st.shared.u64 [%rd959], %rd957;
add.s64 %rd962, %rd59, %rd947;
ld.shared.u8 %rs148, [%rd962];
add.s64 %rd963, %rd59, %rd951;
ld.shared.u8 %rs149, [%rd963];
st.shared.u8 [%rd962], %rs149;
st.shared.u8 [%rd963], %rs148;

BB1_184:
bar.sync 0;
ld.shared.u32 %r173, [%rd90];
ld.shared.u32 %r174, [%rd92];
setp.ge.s32	%p149, %r174, %r173;
@%p149 bra BB1_186;

cvt.u64.u32	%rd969, %r30;
add.s64 %rd971, %rd59, %rd969;
ld.shared.u8 %rs150, [%rd971];
mov.u32 %r1414, 1;
setp.ne.s16	%p150, %rs150, 0;
@%p150 bra BB1_187;

BB1_186:
cvt.u64.u32	%rd972, %r290;
add.s64 %rd974, %rd59, %rd972;
ld.shared.u8 %rs151, [%rd974];
setp.eq.s16	%p151, %rs151, 0;
selp.u32	%r1414, 1, 0, %p151;

BB1_187:
bfe.u32 %r957, %r16, 7, 1;
setp.ne.s32	%p152, %r1414, %r957;
@%p152 bra BB1_189;

cvt.u64.u32	%rd975, %r30;
st.shared.u32 [%rd92], %r173;
cvt.u64.u32	%rd979, %r290;
st.shared.u32 [%rd90], %r174;
mul.wide.u32 %rd982, %r30, 8;
add.s64 %rd984, %rd58, %rd982;
ld.shared.u64 %rd985, [%rd984];
mul.wide.u32 %rd986, %r290, 8;
add.s64 %rd987, %rd58, %rd986;
ld.shared.u64 %rd988, [%rd987];
st.shared.u64 [%rd984], %rd988;
st.shared.u64 [%rd987], %rd985;
add.s64 %rd990, %rd59, %rd975;
ld.shared.u8 %rs152, [%rd990];
add.s64 %rd991, %rd59, %rd979;
ld.shared.u8 %rs153, [%rd991];
st.shared.u8 [%rd990], %rs153;
st.shared.u8 [%rd991], %rs152;

BB1_189:
bar.sync 0;
ld.shared.u32 %r177, [%rd70+4];
ld.shared.u32 %r178, [%rd70];
setp.ge.s32	%p153, %r178, %r177;
@%p153 bra BB1_191;

cvt.u64.u32	%rd995, %r278;
add.s64 %rd997, %rd59, %rd995;
ld.shared.u8 %rs154, [%rd997];
mov.u32 %r1415, 1;
setp.ne.s16	%p154, %rs154, 0;
@%p154 bra BB1_192;

BB1_191:
cvt.u64.u32	%rd998, %r278;
add.s64 %rd1000, %rd59, %rd998;
ld.shared.u8 %rs155, [%rd1000+1];
setp.eq.s16	%p155, %rs155, 0;
selp.u32	%r1415, 1, 0, %p155;

BB1_192:
bfe.u32 %r971, %r16, 7, 1;
setp.ne.s32	%p156, %r1415, %r971;
@%p156 bra BB1_194;

cvt.u64.u32	%rd1001, %r278;
st.shared.u32 [%rd70], %r177;
st.shared.u32 [%rd70+4], %r178;
mul.wide.u32 %rd1005, %r278, 8;
add.s64 %rd1007, %rd58, %rd1005;
ld.shared.u64 %rd1008, [%rd1007];
ld.shared.u64 %rd1009, [%rd1007+8];
st.shared.u64 [%rd1007], %rd1009;
st.shared.u64 [%rd1007+8], %rd1008;
add.s64 %rd1011, %rd59, %rd1001;
ld.shared.u8 %rs156, [%rd1011];
ld.shared.u8 %rs157, [%rd1011+1];
st.shared.u8 [%rd1011], %rs157;
st.shared.u8 [%rd1011+1], %rs156;

BB1_194:
bar.sync 0;
and.b32 %r974, %r16, 255;
sub.s32 %r184, %r278, %r974;
add.s32 %r976, %r184, 256;
mul.wide.u32 %rd1012, %r976, 4;
add.s64 %rd1014, %rd56, %rd1012;
mul.wide.u32 %rd1015, %r184, 4;
add.s64 %rd1016, %rd56, %rd1015;
ld.shared.u32 %r182, [%rd1014];
ld.shared.u32 %r183, [%rd1016];
setp.ge.s32	%p157, %r183, %r182;
@%p157 bra BB1_196;

cvt.u64.u32	%rd1017, %r184;
add.s64 %rd1019, %rd59, %rd1017;
ld.shared.u8 %rs158, [%rd1019];
mov.u32 %r1416, 1;
setp.ne.s16	%p158, %rs158, 0;
@%p158 bra BB1_197;

BB1_196:
cvt.u64.u32	%rd1020, %r976;
add.s64 %rd1022, %rd59, %rd1020;
ld.shared.u8 %rs159, [%rd1022];
setp.eq.s16	%p159, %rs159, 0;
selp.u32	%r1416, 1, 0, %p159;

BB1_197:
bfe.u32 %r988, %r16, 8, 1;
setp.ne.s32	%p160, %r1416, %r988;
@%p160 bra BB1_199;

mul.wide.u32 %rd1023, %r184, 8;
add.s64 %rd1025, %rd58, %rd1023;
mul.wide.u32 %rd1026, %r976, 8;
add.s64 %rd1027, %rd58, %rd1026;
cvt.u64.u32	%rd1028, %r184;
st.shared.u32 [%rd1016], %r182;
cvt.u64.u32	%rd1032, %r976;
st.shared.u32 [%rd1014], %r183;
ld.shared.u64 %rd1035, [%rd1025];
ld.shared.u64 %rd1036, [%rd1027];
st.shared.u64 [%rd1025], %rd1036;
st.shared.u64 [%rd1027], %rd1035;
add.s64 %rd1038, %rd59, %rd1028;
ld.shared.u8 %rs160, [%rd1038];
add.s64 %rd1039, %rd59, %rd1032;
ld.shared.u8 %rs161, [%rd1039];
st.shared.u8 [%rd1038], %rs161;
st.shared.u8 [%rd1039], %rs160;

BB1_199:
bar.sync 0;
ld.shared.u32 %r187, [%rd798];
ld.shared.u32 %r188, [%rd800];
setp.ge.s32	%p161, %r188, %r187;
@%p161 bra BB1_201;

cvt.u64.u32	%rd1045, %r150;
add.s64 %rd1047, %rd59, %rd1045;
ld.shared.u8 %rs162, [%rd1047];
mov.u32 %r1417, 1;
setp.ne.s16	%p162, %rs162, 0;
@%p162 bra BB1_202;

BB1_201:
cvt.u64.u32	%rd1048, %r812;
add.s64 %rd1050, %rd59, %rd1048;
ld.shared.u8 %rs163, [%rd1050];
setp.eq.s16	%p163, %rs163, 0;
selp.u32	%r1417, 1, 0, %p163;

BB1_202:
bfe.u32 %r1011, %r16, 8, 1;
setp.ne.s32	%p164, %r1417, %r1011;
@%p164 bra BB1_204;

cvt.u64.u32	%rd1051, %r150;
st.shared.u32 [%rd800], %r187;
cvt.u64.u32	%rd1055, %r812;
st.shared.u32 [%rd798], %r188;
mul.wide.u32 %rd1058, %r150, 8;
add.s64 %rd1060, %rd58, %rd1058;
ld.shared.u64 %rd1061, [%rd1060];
mul.wide.u32 %rd1062, %r812, 8;
add.s64 %rd1063, %rd58, %rd1062;
ld.shared.u64 %rd1064, [%rd1063];
st.shared.u64 [%rd1060], %rd1064;
st.shared.u64 [%rd1063], %rd1061;
add.s64 %rd1066, %rd59, %rd1051;
ld.shared.u8 %rs164, [%rd1066];
add.s64 %rd1067, %rd59, %rd1055;
ld.shared.u8 %rs165, [%rd1067];
st.shared.u8 [%rd1066], %rs165;
st.shared.u8 [%rd1067], %rs164;

BB1_204:
bar.sync 0;
ld.shared.u32 %r191, [%rd610];
ld.shared.u32 %r192, [%rd612];
setp.ge.s32	%p165, %r192, %r191;
@%p165 bra BB1_206;

cvt.u64.u32	%rd1073, %r120;
add.s64 %rd1075, %rd59, %rd1073;
ld.shared.u8 %rs166, [%rd1075];
mov.u32 %r1418, 1;
setp.ne.s16	%p166, %rs166, 0;
@%p166 bra BB1_207;

BB1_206:
cvt.u64.u32	%rd1076, %r670;
add.s64 %rd1078, %rd59, %rd1076;
ld.shared.u8 %rs167, [%rd1078];
setp.eq.s16	%p167, %rs167, 0;
selp.u32	%r1418, 1, 0, %p167;

BB1_207:
bfe.u32 %r1033, %r16, 8, 1;
setp.ne.s32	%p168, %r1418, %r1033;
@%p168 bra BB1_209;

cvt.u64.u32	%rd1079, %r120;
st.shared.u32 [%rd612], %r191;
cvt.u64.u32	%rd1083, %r670;
st.shared.u32 [%rd610], %r192;
mul.wide.u32 %rd1086, %r120, 8;
add.s64 %rd1088, %rd58, %rd1086;
ld.shared.u64 %rd1089, [%rd1088];
mul.wide.u32 %rd1090, %r670, 8;
add.s64 %rd1091, %rd58, %rd1090;
ld.shared.u64 %rd1092, [%rd1091];
st.shared.u64 [%rd1088], %rd1092;
st.shared.u64 [%rd1091], %rd1089;
add.s64 %rd1094, %rd59, %rd1079;
ld.shared.u8 %rs168, [%rd1094];
add.s64 %rd1095, %rd59, %rd1083;
ld.shared.u8 %rs169, [%rd1095];
st.shared.u8 [%rd1094], %rs169;
st.shared.u8 [%rd1095], %rs168;

BB1_209:
bar.sync 0;
ld.shared.u32 %r195, [%rd450];
ld.shared.u32 %r196, [%rd452];
setp.ge.s32	%p169, %r196, %r195;
@%p169 bra BB1_211;

cvt.u64.u32	%rd1101, %r94;
add.s64 %rd1103, %rd59, %rd1101;
ld.shared.u8 %rs170, [%rd1103];
mov.u32 %r1419, 1;
setp.ne.s16	%p170, %rs170, 0;
@%p170 bra BB1_212;

BB1_211:
cvt.u64.u32	%rd1104, %r550;
add.s64 %rd1106, %rd59, %rd1104;
ld.shared.u8 %rs171, [%rd1106];
setp.eq.s16	%p171, %rs171, 0;
selp.u32	%r1419, 1, 0, %p171;

BB1_212:
bfe.u32 %r1055, %r16, 8, 1;
setp.ne.s32	%p172, %r1419, %r1055;
@%p172 bra BB1_214;

cvt.u64.u32	%rd1107, %r94;
st.shared.u32 [%rd452], %r195;
cvt.u64.u32	%rd1111, %r550;
st.shared.u32 [%rd450], %r196;
mul.wide.u32 %rd1114, %r94, 8;
add.s64 %rd1116, %rd58, %rd1114;
ld.shared.u64 %rd1117, [%rd1116];
mul.wide.u32 %rd1118, %r550, 8;
add.s64 %rd1119, %rd58, %rd1118;
ld.shared.u64 %rd1120, [%rd1119];
st.shared.u64 [%rd1116], %rd1120;
st.shared.u64 [%rd1119], %rd1117;
add.s64 %rd1122, %rd59, %rd1107;
ld.shared.u8 %rs172, [%rd1122];
add.s64 %rd1123, %rd59, %rd1111;
ld.shared.u8 %rs173, [%rd1123];
st.shared.u8 [%rd1122], %rs173;
st.shared.u8 [%rd1123], %rs172;

BB1_214:
bar.sync 0;
ld.shared.u32 %r199, [%rd318];
ld.shared.u32 %r200, [%rd320];
setp.ge.s32	%p173, %r200, %r199;
@%p173 bra BB1_216;

cvt.u64.u32	%rd1129, %r72;
add.s64 %rd1131, %rd59, %rd1129;
ld.shared.u8 %rs174, [%rd1131];
mov.u32 %r1420, 1;
setp.ne.s16	%p174, %rs174, 0;
@%p174 bra BB1_217;

BB1_216:
cvt.u64.u32	%rd1132, %r452;
add.s64 %rd1134, %rd59, %rd1132;
ld.shared.u8 %rs175, [%rd1134];
setp.eq.s16	%p175, %rs175, 0;
selp.u32	%r1420, 1, 0, %p175;

BB1_217:
bfe.u32 %r1077, %r16, 8, 1;
setp.ne.s32	%p176, %r1420, %r1077;
@%p176 bra BB1_219;

cvt.u64.u32	%rd1135, %r72;
st.shared.u32 [%rd320], %r199;
cvt.u64.u32	%rd1139, %r452;
st.shared.u32 [%rd318], %r200;
mul.wide.u32 %rd1142, %r72, 8;
add.s64 %rd1144, %rd58, %rd1142;
ld.shared.u64 %rd1145, [%rd1144];
mul.wide.u32 %rd1146, %r452, 8;
add.s64 %rd1147, %rd58, %rd1146;
ld.shared.u64 %rd1148, [%rd1147];
st.shared.u64 [%rd1144], %rd1148;
st.shared.u64 [%rd1147], %rd1145;
add.s64 %rd1150, %rd59, %rd1135;
ld.shared.u8 %rs176, [%rd1150];
add.s64 %rd1151, %rd59, %rd1139;
ld.shared.u8 %rs177, [%rd1151];
st.shared.u8 [%rd1150], %rs177;
st.shared.u8 [%rd1151], %rs176;

BB1_219:
bar.sync 0;
ld.shared.u32 %r203, [%rd214];
ld.shared.u32 %r204, [%rd216];
setp.ge.s32	%p177, %r204, %r203;
@%p177 bra BB1_221;

cvt.u64.u32	%rd1157, %r54;
add.s64 %rd1159, %rd59, %rd1157;
ld.shared.u8 %rs178, [%rd1159];
mov.u32 %r1421, 1;
setp.ne.s16	%p178, %rs178, 0;
@%p178 bra BB1_222;

BB1_221:
cvt.u64.u32	%rd1160, %r376;
add.s64 %rd1162, %rd59, %rd1160;
ld.shared.u8 %rs179, [%rd1162];
setp.eq.s16	%p179, %rs179, 0;
selp.u32	%r1421, 1, 0, %p179;

BB1_222:
bfe.u32 %r1099, %r16, 8, 1;
setp.ne.s32	%p180, %r1421, %r1099;
@%p180 bra BB1_224;

cvt.u64.u32	%rd1163, %r54;
st.shared.u32 [%rd216], %r203;
cvt.u64.u32	%rd1167, %r376;
st.shared.u32 [%rd214], %r204;
mul.wide.u32 %rd1170, %r54, 8;
add.s64 %rd1172, %rd58, %rd1170;
ld.shared.u64 %rd1173, [%rd1172];
mul.wide.u32 %rd1174, %r376, 8;
add.s64 %rd1175, %rd58, %rd1174;
ld.shared.u64 %rd1176, [%rd1175];
st.shared.u64 [%rd1172], %rd1176;
st.shared.u64 [%rd1175], %rd1173;
add.s64 %rd1178, %rd59, %rd1163;
ld.shared.u8 %rs180, [%rd1178];
add.s64 %rd1179, %rd59, %rd1167;
ld.shared.u8 %rs181, [%rd1179];
st.shared.u8 [%rd1178], %rs181;
st.shared.u8 [%rd1179], %rs180;

BB1_224:
bar.sync 0;
ld.shared.u32 %r207, [%rd138];
ld.shared.u32 %r208, [%rd140];
setp.ge.s32	%p181, %r208, %r207;
@%p181 bra BB1_226;

cvt.u64.u32	%rd1185, %r40;
add.s64 %rd1187, %rd59, %rd1185;
ld.shared.u8 %rs182, [%rd1187];
mov.u32 %r1422, 1;
setp.ne.s16	%p182, %rs182, 0;
@%p182 bra BB1_227;

BB1_226:
cvt.u64.u32	%rd1188, %r322;
add.s64 %rd1190, %rd59, %rd1188;
ld.shared.u8 %rs183, [%rd1190];
setp.eq.s16	%p183, %rs183, 0;
selp.u32	%r1422, 1, 0, %p183;

BB1_227:
bfe.u32 %r1121, %r16, 8, 1;
setp.ne.s32	%p184, %r1422, %r1121;
@%p184 bra BB1_229;

cvt.u64.u32	%rd1191, %r40;
st.shared.u32 [%rd140], %r207;
cvt.u64.u32	%rd1195, %r322;
st.shared.u32 [%rd138], %r208;
mul.wide.u32 %rd1198, %r40, 8;
add.s64 %rd1200, %rd58, %rd1198;
ld.shared.u64 %rd1201, [%rd1200];
mul.wide.u32 %rd1202, %r322, 8;
add.s64 %rd1203, %rd58, %rd1202;
ld.shared.u64 %rd1204, [%rd1203];
st.shared.u64 [%rd1200], %rd1204;
st.shared.u64 [%rd1203], %rd1201;
add.s64 %rd1206, %rd59, %rd1191;
ld.shared.u8 %rs184, [%rd1206];
add.s64 %rd1207, %rd59, %rd1195;
ld.shared.u8 %rs185, [%rd1207];
st.shared.u8 [%rd1206], %rs185;
st.shared.u8 [%rd1207], %rs184;

BB1_229:
bar.sync 0;
ld.shared.u32 %r211, [%rd90];
ld.shared.u32 %r212, [%rd92];
setp.ge.s32	%p185, %r212, %r211;
@%p185 bra BB1_231;

cvt.u64.u32	%rd1213, %r30;
add.s64 %rd1215, %rd59, %rd1213;
ld.shared.u8 %rs186, [%rd1215];
mov.u32 %r1423, 1;
setp.ne.s16	%p186, %rs186, 0;
@%p186 bra BB1_232;

BB1_231:
cvt.u64.u32	%rd1216, %r290;
add.s64 %rd1218, %rd59, %rd1216;
ld.shared.u8 %rs187, [%rd1218];
setp.eq.s16	%p187, %rs187, 0;
selp.u32	%r1423, 1, 0, %p187;

BB1_232:
bfe.u32 %r1143, %r16, 8, 1;
setp.ne.s32	%p188, %r1423, %r1143;
@%p188 bra BB1_234;

cvt.u64.u32	%rd1219, %r30;
st.shared.u32 [%rd92], %r211;
cvt.u64.u32	%rd1223, %r290;
st.shared.u32 [%rd90], %r212;
mul.wide.u32 %rd1226, %r30, 8;
add.s64 %rd1228, %rd58, %rd1226;
ld.shared.u64 %rd1229, [%rd1228];
mul.wide.u32 %rd1230, %r290, 8;
add.s64 %rd1231, %rd58, %rd1230;
ld.shared.u64 %rd1232, [%rd1231];
st.shared.u64 [%rd1228], %rd1232;
st.shared.u64 [%rd1231], %rd1229;
add.s64 %rd1234, %rd59, %rd1219;
ld.shared.u8 %rs188, [%rd1234];
add.s64 %rd1235, %rd59, %rd1223;
ld.shared.u8 %rs189, [%rd1235];
st.shared.u8 [%rd1234], %rs189;
st.shared.u8 [%rd1235], %rs188;

BB1_234:
bar.sync 0;
ld.shared.u32 %r215, [%rd70+4];
ld.shared.u32 %r216, [%rd70];
setp.ge.s32	%p189, %r216, %r215;
@%p189 bra BB1_236;

cvt.u64.u32	%rd1239, %r278;
add.s64 %rd1241, %rd59, %rd1239;
ld.shared.u8 %rs190, [%rd1241];
mov.u32 %r1424, 1;
setp.ne.s16	%p190, %rs190, 0;
@%p190 bra BB1_237;

BB1_236:
cvt.u64.u32	%rd1242, %r278;
add.s64 %rd1244, %rd59, %rd1242;
ld.shared.u8 %rs191, [%rd1244+1];
setp.eq.s16	%p191, %rs191, 0;
selp.u32	%r1424, 1, 0, %p191;

BB1_237:
bfe.u32 %r1157, %r16, 8, 1;
setp.ne.s32	%p192, %r1424, %r1157;
@%p192 bra BB1_239;

cvt.u64.u32	%rd1245, %r278;
st.shared.u32 [%rd70], %r215;
st.shared.u32 [%rd70+4], %r216;
mul.wide.u32 %rd1249, %r278, 8;
add.s64 %rd1251, %rd58, %rd1249;
ld.shared.u64 %rd1252, [%rd1251];
ld.shared.u64 %rd1253, [%rd1251+8];
st.shared.u64 [%rd1251], %rd1253;
st.shared.u64 [%rd1251+8], %rd1252;
add.s64 %rd1255, %rd59, %rd1245;
ld.shared.u8 %rs192, [%rd1255];
ld.shared.u8 %rs193, [%rd1255+1];
st.shared.u8 [%rd1255], %rs193;
st.shared.u8 [%rd1255+1], %rs192;

BB1_239:
mov.u32 %r1425, 512;

BB1_240:
bar.sync 0;
add.s32 %r1162, %r1425, -1;
and.b32 %r1163, %r1162, %r16;
sub.s32 %r1165, %r278, %r1163;
add.s32 %r1166, %r1165, %r1425;
cvt.u64.u32	%rd16, %r1166;
mul.wide.u32 %rd1256, %r1166, 4;
add.s64 %rd17, %rd56, %rd1256;
add.s64 %rd18, %rd59, %rd16;
cvt.u64.u32	%rd19, %r1165;
mul.wide.u32 %rd1259, %r1165, 4;
add.s64 %rd20, %rd56, %rd1259;
ld.shared.u32 %r220, [%rd17];
ld.shared.u32 %r221, [%rd20];
add.s64 %rd21, %rd59, %rd19;
setp.ge.s32	%p193, %r221, %r220;
@%p193 bra BB1_242;

ld.shared.u8 %rs194, [%rd21];
mov.u32 %r1426, 1;
setp.ne.s16	%p194, %rs194, 0;
@%p194 bra BB1_243;

BB1_242:
ld.shared.u8 %rs195, [%rd18];
setp.eq.s16	%p195, %rs195, 0;
selp.u32	%r1426, 1, 0, %p195;

BB1_243:
bfe.u32 %r1169, %r16, 9, 1;
setp.ne.s32	%p196, %r1426, %r1169;
@%p196 bra BB1_245;

shl.b64 %rd1260, %rd16, 3;
add.s64 %rd1262, %rd58, %rd1260;
st.shared.u32 [%rd20], %r220;
st.shared.u32 [%rd17], %r221;
shl.b64 %rd1263, %rd19, 3;
add.s64 %rd1264, %rd58, %rd1263;
ld.shared.u64 %rd1265, [%rd1264];
ld.shared.u64 %rd1266, [%rd1262];
st.shared.u64 [%rd1264], %rd1266;
st.shared.u64 [%rd1262], %rd1265;
ld.shared.u8 %rs196, [%rd21];
ld.shared.u8 %rs197, [%rd18];
st.shared.u8 [%rd21], %rs197;
st.shared.u8 [%rd18], %rs196;

BB1_245:
shr.u32 %r224, %r1425, 1;
bar.sync 0;
add.s32 %r1170, %r224, -1;
and.b32 %r1172, %r1170, %r16;
sub.s32 %r1174, %r278, %r1172;
add.s32 %r1175, %r1174, %r224;
cvt.u64.u32	%rd22, %r1175;
mul.wide.u32 %rd1267, %r1175, 4;
add.s64 %rd23, %rd56, %rd1267;
add.s64 %rd24, %rd59, %rd22;
cvt.u64.u32	%rd25, %r1174;
mul.wide.u32 %rd1270, %r1174, 4;
add.s64 %rd26, %rd56, %rd1270;
ld.shared.u32 %r225, [%rd23];
ld.shared.u32 %r226, [%rd26];
add.s64 %rd27, %rd59, %rd25;
setp.ge.s32	%p197, %r226, %r225;
@%p197 bra BB1_247;

ld.shared.u8 %rs198, [%rd27];
mov.u32 %r1427, 1;
setp.ne.s16	%p198, %rs198, 0;
@%p198 bra BB1_248;

BB1_247:
ld.shared.u8 %rs199, [%rd24];
setp.eq.s16	%p199, %rs199, 0;
selp.u32	%r1427, 1, 0, %p199;

BB1_248:
bfe.u32 %r1178, %r16, 9, 1;
setp.ne.s32	%p200, %r1427, %r1178;
@%p200 bra BB1_250;

shl.b64 %rd1271, %rd22, 3;
add.s64 %rd1273, %rd58, %rd1271;
st.shared.u32 [%rd26], %r225;
st.shared.u32 [%rd23], %r226;
shl.b64 %rd1274, %rd25, 3;
add.s64 %rd1275, %rd58, %rd1274;
ld.shared.u64 %rd1276, [%rd1275];
ld.shared.u64 %rd1277, [%rd1273];
st.shared.u64 [%rd1275], %rd1277;
st.shared.u64 [%rd1273], %rd1276;
ld.shared.u8 %rs200, [%rd27];
ld.shared.u8 %rs201, [%rd24];
st.shared.u8 [%rd27], %rs201;
st.shared.u8 [%rd24], %rs200;

BB1_250:
shr.u32 %r1425, %r1425, 2;
setp.ne.s32	%p201, %r1425, 0;
@%p201 bra BB1_240;

bar.sync 0;
and.b32 %r1179, %r16, 1023;
sub.s32 %r1180, %r278, %r1179;
add.s32 %r1181, %r1180, 1024;
cvt.u64.u32	%rd28, %r1181;
mul.wide.u32 %rd1278, %r1181, 4;
add.s64 %rd29, %rd56, %rd1278;
cvt.u64.u32	%rd30, %r1180;
mul.wide.u32 %rd1280, %r1180, 4;
add.s64 %rd31, %rd56, %rd1280;
ld.shared.u32 %r232, [%rd29];
ld.shared.u32 %r233, [%rd31];
add.s64 %rd32, %rd59, %rd30;
setp.ge.s32	%p202, %r233, %r232;
@%p202 bra BB1_253;

ld.shared.u8 %rs202, [%rd32];
setp.ne.s16	%p203, %rs202, 0;
@%p203 bra BB1_255;

BB1_253:
add.s64 %rd33, %rd59, %rd28;
ld.shared.u8 %rs1, [%rd33];
setp.eq.s16	%p204, %rs1, 0;
@%p204 bra BB1_255;

shl.b64 %rd1283, %rd28, 3;
add.s64 %rd1285, %rd58, %rd1283;
st.shared.u32 [%rd31], %r232;
st.shared.u32 [%rd29], %r233;
shl.b64 %rd1286, %rd30, 3;
add.s64 %rd1287, %rd58, %rd1286;
ld.shared.u64 %rd1288, [%rd1287];
ld.shared.u64 %rd1289, [%rd1285];
st.shared.u64 [%rd1287], %rd1289;
st.shared.u64 [%rd1285], %rd1288;
ld.shared.u8 %rs203, [%rd32];
st.shared.u8 [%rd32], %rs1;
st.shared.u8 [%rd33], %rs203;

BB1_255:
bar.sync 0;
shl.b32 %r1370, %r16, 1;
mov.u64 %rd1574, _Z20bitonicSortKVInPlaceIilLin2ELin1E6LTCompIiEjLi2048EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3_$__cuda_local_var_181271_29_non_const_sharedKeys;
and.b32 %r1183, %r16, 511;
sub.s32 %r1185, %r1370, %r1183;
add.s32 %r1186, %r1185, 512;
cvt.u64.u32	%rd34, %r1186;
mul.wide.u32 %rd1290, %r1186, 4;
add.s64 %rd35, %rd1574, %rd1290;
cvt.u64.u32	%rd36, %r1185;
mul.wide.u32 %rd1292, %r1185, 4;
add.s64 %rd37, %rd1574, %rd1292;
ld.shared.u32 %r234, [%rd35];
ld.shared.u32 %r235, [%rd37];
add.s64 %rd38, %rd59, %rd36;
setp.ge.s32	%p205, %r235, %r234;
@%p205 bra BB1_257;

ld.shared.u8 %rs204, [%rd38];
setp.ne.s16	%p206, %rs204, 0;
@%p206 bra BB1_259;

BB1_257:
add.s64 %rd39, %rd59, %rd34;
ld.shared.u8 %rs2, [%rd39];
setp.eq.s16	%p207, %rs2, 0;
@%p207 bra BB1_259;

shl.b64 %rd1295, %rd34, 3;
add.s64 %rd1297, %rd58, %rd1295;
st.shared.u32 [%rd37], %r234;
st.shared.u32 [%rd35], %r235;
shl.b64 %rd1298, %rd36, 3;
add.s64 %rd1299, %rd58, %rd1298;
ld.shared.u64 %rd1300, [%rd1299];
ld.shared.u64 %rd1301, [%rd1297];
st.shared.u64 [%rd1299], %rd1301;
st.shared.u64 [%rd1297], %rd1300;
ld.shared.u8 %rs205, [%rd38];
st.shared.u8 [%rd38], %rs2;
st.shared.u8 [%rd39], %rs205;

BB1_259:
bar.sync 0;
ld.shared.u32 %r236, [%rd1014];
ld.shared.u32 %r237, [%rd1016];
setp.ge.s32	%p208, %r237, %r236;
@%p208 bra BB1_261;

cvt.u64.u32	%rd1307, %r184;
add.s64 %rd1309, %rd59, %rd1307;
ld.shared.u8 %rs206, [%rd1309];
setp.ne.s16	%p209, %rs206, 0;
@%p209 bra BB1_263;

BB1_261:
cvt.u64.u32	%rd1310, %r976;
add.s64 %rd1312, %rd59, %rd1310;
ld.shared.u8 %rs3, [%rd1312];
setp.eq.s16	%p210, %rs3, 0;
@%p210 bra BB1_263;

cvt.u64.u32	%rd1313, %r184;
st.shared.u32 [%rd1016], %r236;
st.shared.u32 [%rd1014], %r237;
mul.wide.u32 %rd1320, %r184, 8;
add.s64 %rd1322, %rd58, %rd1320;
ld.shared.u64 %rd1323, [%rd1322];
mul.wide.u32 %rd1324, %r976, 8;
add.s64 %rd1325, %rd58, %rd1324;
ld.shared.u64 %rd1326, [%rd1325];
st.shared.u64 [%rd1322], %rd1326;
st.shared.u64 [%rd1325], %rd1323;
add.s64 %rd1328, %rd59, %rd1313;
ld.shared.u8 %rs207, [%rd1328];
st.shared.u8 [%rd1328], %rs3;
st.shared.u8 [%rd1312], %rs207;

BB1_263:
bar.sync 0;
ld.shared.u32 %r238, [%rd798];
ld.shared.u32 %r239, [%rd800];
setp.ge.s32	%p211, %r239, %r238;
@%p211 bra BB1_265;

cvt.u64.u32	%rd1335, %r150;
add.s64 %rd1337, %rd59, %rd1335;
ld.shared.u8 %rs208, [%rd1337];
setp.ne.s16	%p212, %rs208, 0;
@%p212 bra BB1_267;

BB1_265:
cvt.u64.u32	%rd1338, %r812;
add.s64 %rd1340, %rd59, %rd1338;
ld.shared.u8 %rs4, [%rd1340];
setp.eq.s16	%p213, %rs4, 0;
@%p213 bra BB1_267;

cvt.u64.u32	%rd1341, %r150;
st.shared.u32 [%rd800], %r238;
st.shared.u32 [%rd798], %r239;
mul.wide.u32 %rd1348, %r150, 8;
add.s64 %rd1350, %rd58, %rd1348;
ld.shared.u64 %rd1351, [%rd1350];
mul.wide.u32 %rd1352, %r812, 8;
add.s64 %rd1353, %rd58, %rd1352;
ld.shared.u64 %rd1354, [%rd1353];
st.shared.u64 [%rd1350], %rd1354;
st.shared.u64 [%rd1353], %rd1351;
add.s64 %rd1356, %rd59, %rd1341;
ld.shared.u8 %rs209, [%rd1356];
st.shared.u8 [%rd1356], %rs4;
st.shared.u8 [%rd1340], %rs209;

BB1_267:
bar.sync 0;
ld.shared.u32 %r240, [%rd610];
ld.shared.u32 %r241, [%rd612];
setp.ge.s32	%p214, %r241, %r240;
@%p214 bra BB1_269;

cvt.u64.u32	%rd1363, %r120;
add.s64 %rd1365, %rd59, %rd1363;
ld.shared.u8 %rs210, [%rd1365];
setp.ne.s16	%p215, %rs210, 0;
@%p215 bra BB1_271;

BB1_269:
cvt.u64.u32	%rd1366, %r670;
add.s64 %rd1368, %rd59, %rd1366;
ld.shared.u8 %rs5, [%rd1368];
setp.eq.s16	%p216, %rs5, 0;
@%p216 bra BB1_271;

cvt.u64.u32	%rd1369, %r120;
st.shared.u32 [%rd612], %r240;
st.shared.u32 [%rd610], %r241;
mul.wide.u32 %rd1376, %r120, 8;
add.s64 %rd1378, %rd58, %rd1376;
ld.shared.u64 %rd1379, [%rd1378];
mul.wide.u32 %rd1380, %r670, 8;
add.s64 %rd1381, %rd58, %rd1380;
ld.shared.u64 %rd1382, [%rd1381];
st.shared.u64 [%rd1378], %rd1382;
st.shared.u64 [%rd1381], %rd1379;
add.s64 %rd1384, %rd59, %rd1369;
ld.shared.u8 %rs211, [%rd1384];
st.shared.u8 [%rd1384], %rs5;
st.shared.u8 [%rd1368], %rs211;

BB1_271:
bar.sync 0;
ld.shared.u32 %r242, [%rd450];
ld.shared.u32 %r243, [%rd452];
setp.ge.s32	%p217, %r243, %r242;
@%p217 bra BB1_273;

cvt.u64.u32	%rd1391, %r94;
add.s64 %rd1393, %rd59, %rd1391;
ld.shared.u8 %rs212, [%rd1393];
setp.ne.s16	%p218, %rs212, 0;
@%p218 bra BB1_275;

BB1_273:
cvt.u64.u32	%rd1394, %r550;
add.s64 %rd1396, %rd59, %rd1394;
ld.shared.u8 %rs6, [%rd1396];
setp.eq.s16	%p219, %rs6, 0;
@%p219 bra BB1_275;

cvt.u64.u32	%rd1397, %r94;
st.shared.u32 [%rd452], %r242;
st.shared.u32 [%rd450], %r243;
mul.wide.u32 %rd1404, %r94, 8;
add.s64 %rd1406, %rd58, %rd1404;
ld.shared.u64 %rd1407, [%rd1406];
mul.wide.u32 %rd1408, %r550, 8;
add.s64 %rd1409, %rd58, %rd1408;
ld.shared.u64 %rd1410, [%rd1409];
st.shared.u64 [%rd1406], %rd1410;
st.shared.u64 [%rd1409], %rd1407;
add.s64 %rd1412, %rd59, %rd1397;
ld.shared.u8 %rs213, [%rd1412];
st.shared.u8 [%rd1412], %rs6;
st.shared.u8 [%rd1396], %rs213;

BB1_275:
bar.sync 0;
ld.shared.u32 %r244, [%rd318];
ld.shared.u32 %r245, [%rd320];
setp.ge.s32	%p220, %r245, %r244;
@%p220 bra BB1_277;

cvt.u64.u32	%rd1419, %r72;
add.s64 %rd1421, %rd59, %rd1419;
ld.shared.u8 %rs214, [%rd1421];
setp.ne.s16	%p221, %rs214, 0;
@%p221 bra BB1_279;

BB1_277:
cvt.u64.u32	%rd1422, %r452;
add.s64 %rd1424, %rd59, %rd1422;
ld.shared.u8 %rs7, [%rd1424];
setp.eq.s16	%p222, %rs7, 0;
@%p222 bra BB1_279;

cvt.u64.u32	%rd1425, %r72;
st.shared.u32 [%rd320], %r244;
st.shared.u32 [%rd318], %r245;
mul.wide.u32 %rd1432, %r72, 8;
add.s64 %rd1434, %rd58, %rd1432;
ld.shared.u64 %rd1435, [%rd1434];
mul.wide.u32 %rd1436, %r452, 8;
add.s64 %rd1437, %rd58, %rd1436;
ld.shared.u64 %rd1438, [%rd1437];
st.shared.u64 [%rd1434], %rd1438;
st.shared.u64 [%rd1437], %rd1435;
add.s64 %rd1440, %rd59, %rd1425;
ld.shared.u8 %rs215, [%rd1440];
st.shared.u8 [%rd1440], %rs7;
st.shared.u8 [%rd1424], %rs215;

BB1_279:
bar.sync 0;
ld.shared.u32 %r246, [%rd214];
ld.shared.u32 %r247, [%rd216];
setp.ge.s32	%p223, %r247, %r246;
@%p223 bra BB1_281;

cvt.u64.u32	%rd1447, %r54;
add.s64 %rd1449, %rd59, %rd1447;
ld.shared.u8 %rs216, [%rd1449];
setp.ne.s16	%p224, %rs216, 0;
@%p224 bra BB1_283;

BB1_281:
cvt.u64.u32	%rd1450, %r376;
add.s64 %rd1452, %rd59, %rd1450;
ld.shared.u8 %rs8, [%rd1452];
setp.eq.s16	%p225, %rs8, 0;
@%p225 bra BB1_283;

cvt.u64.u32	%rd1453, %r54;
st.shared.u32 [%rd216], %r246;
st.shared.u32 [%rd214], %r247;
mul.wide.u32 %rd1460, %r54, 8;
add.s64 %rd1462, %rd58, %rd1460;
ld.shared.u64 %rd1463, [%rd1462];
mul.wide.u32 %rd1464, %r376, 8;
add.s64 %rd1465, %rd58, %rd1464;
ld.shared.u64 %rd1466, [%rd1465];
st.shared.u64 [%rd1462], %rd1466;
st.shared.u64 [%rd1465], %rd1463;
add.s64 %rd1468, %rd59, %rd1453;
ld.shared.u8 %rs217, [%rd1468];
st.shared.u8 [%rd1468], %rs8;
st.shared.u8 [%rd1452], %rs217;

BB1_283:
bar.sync 0;
ld.shared.u32 %r248, [%rd138];
ld.shared.u32 %r249, [%rd140];
setp.ge.s32	%p226, %r249, %r248;
@%p226 bra BB1_285;

cvt.u64.u32	%rd1475, %r40;
add.s64 %rd1477, %rd59, %rd1475;
ld.shared.u8 %rs218, [%rd1477];
setp.ne.s16	%p227, %rs218, 0;
@%p227 bra BB1_287;

BB1_285:
cvt.u64.u32	%rd1478, %r322;
add.s64 %rd1480, %rd59, %rd1478;
ld.shared.u8 %rs9, [%rd1480];
setp.eq.s16	%p228, %rs9, 0;
@%p228 bra BB1_287;

cvt.u64.u32	%rd1481, %r40;
st.shared.u32 [%rd140], %r248;
st.shared.u32 [%rd138], %r249;
mul.wide.u32 %rd1488, %r40, 8;
add.s64 %rd1490, %rd58, %rd1488;
ld.shared.u64 %rd1491, [%rd1490];
mul.wide.u32 %rd1492, %r322, 8;
add.s64 %rd1493, %rd58, %rd1492;
ld.shared.u64 %rd1494, [%rd1493];
st.shared.u64 [%rd1490], %rd1494;
st.shared.u64 [%rd1493], %rd1491;
add.s64 %rd1496, %rd59, %rd1481;
ld.shared.u8 %rs219, [%rd1496];
st.shared.u8 [%rd1496], %rs9;
st.shared.u8 [%rd1480], %rs219;

BB1_287:
bar.sync 0;
ld.shared.u32 %r250, [%rd90];
ld.shared.u32 %r251, [%rd92];
setp.ge.s32	%p229, %r251, %r250;
@%p229 bra BB1_289;

cvt.u64.u32	%rd1503, %r30;
add.s64 %rd1505, %rd59, %rd1503;
ld.shared.u8 %rs220, [%rd1505];
setp.ne.s16	%p230, %rs220, 0;
@%p230 bra BB1_291;

BB1_289:
cvt.u64.u32	%rd1506, %r290;
add.s64 %rd1508, %rd59, %rd1506;
ld.shared.u8 %rs10, [%rd1508];
setp.eq.s16	%p231, %rs10, 0;
@%p231 bra BB1_291;

cvt.u64.u32	%rd1509, %r30;
st.shared.u32 [%rd92], %r250;
st.shared.u32 [%rd90], %r251;
mul.wide.u32 %rd1516, %r30, 8;
add.s64 %rd1518, %rd58, %rd1516;
ld.shared.u64 %rd1519, [%rd1518];
mul.wide.u32 %rd1520, %r290, 8;
add.s64 %rd1521, %rd58, %rd1520;
ld.shared.u64 %rd1522, [%rd1521];
st.shared.u64 [%rd1518], %rd1522;
st.shared.u64 [%rd1521], %rd1519;
add.s64 %rd1524, %rd59, %rd1509;
ld.shared.u8 %rs221, [%rd1524];
st.shared.u8 [%rd1524], %rs10;
st.shared.u8 [%rd1508], %rs221;

BB1_291:
bar.sync 0;
ld.shared.u32 %r252, [%rd70+4];
ld.shared.u32 %r253, [%rd70];
setp.ge.s32	%p232, %r253, %r252;
@%p232 bra BB1_293;

shl.b32 %r1369, %r16, 1;
cvt.u64.u32	%rd1529, %r1369;
add.s64 %rd1531, %rd59, %rd1529;
ld.shared.u8 %rs222, [%rd1531];
setp.ne.s16	%p233, %rs222, 0;
@%p233 bra BB1_295;

BB1_293:
shl.b32 %r1367, %r16, 1;
cvt.u64.u32	%rd1532, %r1367;
add.s64 %rd1534, %rd59, %rd1532;
ld.shared.u8 %rs11, [%rd1534+1];
setp.eq.s16	%p234, %rs11, 0;
@%p234 bra BB1_295;

shl.b32 %r1368, %r16, 1;
st.shared.u32 [%rd70], %r252;
st.shared.u32 [%rd70+4], %r253;
mul.wide.u32 %rd1539, %r1368, 8;
add.s64 %rd1541, %rd58, %rd1539;
ld.shared.u64 %rd1542, [%rd1541];
ld.shared.u64 %rd1543, [%rd1541+8];
st.shared.u64 [%rd1541], %rd1543;
st.shared.u64 [%rd1541+8], %rd1542;
ld.shared.u8 %rs223, [%rd1534];
st.shared.u8 [%rd1534], %rs11;
st.shared.u8 [%rd1534+1], %rs223;

BB1_295:
ld.param.u32 %r1359, [_Z20bitonicSortKVInPlaceIilLin2ELin1E6LTCompIiEjLi2048EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_2];
setp.lt.u32	%p236, %r16, %r1359;
bar.sync 0;
@!%p236 bra BB1_297;
bra.uni BB1_296;

BB1_296:
ld.param.u32 %r1366, [_Z20bitonicSortKVInPlaceIilLin2ELin1E6LTCompIiEjLi2048EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_5];
ld.param.u32 %r1365, [_Z20bitonicSortKVInPlaceIilLin2ELin1E6LTCompIiEjLi2048EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_3];
ld.shared.u32 %r1349, [%rd11];
mad.lo.s32 %r1350, %r16, %r1365, %r4;
cvta.to.global.u64 %rd1549, %rd8;
mul.wide.u32 %rd1550, %r1350, 4;
add.s64 %rd1551, %rd1549, %rd1550;
st.global.u32 [%rd1551], %r1349;
ld.shared.u64 %rd1555, [%rd12];
ld.local.u64 %rd1556, [%rd2];
cvta.to.global.u64 %rd1557, %rd1556;
mad.lo.s32 %r1351, %r16, %r1366, %r15;
mul.wide.u32 %rd1558, %r1351, 8;
add.s64 %rd1559, %rd1557, %rd1558;
st.global.u64 [%rd1559], %rd1555;

BB1_297:
ld.param.u32 %r1361, [_Z20bitonicSortKVInPlaceIilLin2ELin1E6LTCompIiEjLi2048EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_2];
add.s32 %r1360, %r16, 1024;
setp.ge.u32	%p237, %r1360, %r1361;
@%p237 bra BB1_299;

add.s32 %r1364, %r16, 1024;
ld.param.u32 %r1363, [_Z20bitonicSortKVInPlaceIilLin2ELin1E6LTCompIiEjLi2048EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_5];
ld.param.u32 %r1362, [_Z20bitonicSortKVInPlaceIilLin2ELin1E6LTCompIiEjLi2048EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_3];
ld.shared.u32 %r1355, [%rd11+4096];
mad.lo.s32 %r1357, %r1364, %r1362, %r4;
cvta.to.global.u64 %rd1563, %rd8;
mul.wide.u32 %rd1564, %r1357, 4;
add.s64 %rd1565, %rd1563, %rd1564;
st.global.u32 [%rd1565], %r1355;
ld.shared.u64 %rd1569, [%rd12+8192];
ld.local.u64 %rd1570, [%rd2];
cvta.to.global.u64 %rd1571, %rd1570;
mad.lo.s32 %r1358, %r1364, %r1363, %r15;
mul.wide.u32 %rd1572, %r1358, 8;
add.s64 %rd1573, %rd1571, %rd1572;
st.global.u64 [%rd1573], %rd1569;

BB1_299:
ret;
}


.visible .entry _Z20bitonicSortKVInPlaceIilLin2ELin1E6GTCompIiEjLi1024EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3_(
.param .align 8 .b8 _Z20bitonicSortKVInPlaceIilLin2ELin1E6GTCompIiEjLi1024EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_0[216],
.param .u32 _Z20bitonicSortKVInPlaceIilLin2ELin1E6GTCompIiEjLi1024EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_1,
.param .u32 _Z20bitonicSortKVInPlaceIilLin2ELin1E6GTCompIiEjLi1024EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_2,
.param .u32 _Z20bitonicSortKVInPlaceIilLin2ELin1E6GTCompIiEjLi1024EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_3,
.param .align 8 .b8 _Z20bitonicSortKVInPlaceIilLin2ELin1E6GTCompIiEjLi1024EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_4[216],
.param .u32 _Z20bitonicSortKVInPlaceIilLin2ELin1E6GTCompIiEjLi1024EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_5,
.param .align 1 .b8 _Z20bitonicSortKVInPlaceIilLin2ELin1E6GTCompIiEjLi1024EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_6[1]
)
.maxntid 1024, 1, 1
{
.local .align 8 .b8 __local_depot2[216];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<226>;
.reg .b16 %rs<213>;
.reg .b32 %r<1450>;
.reg .b64 %rd<1554>;

	.shared .align 4 .b8 _Z20bitonicSortKVInPlaceIilLin2ELin1E6GTCompIiEjLi1024EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3_$__cuda_local_var_181271_29_non_const_sharedKeys[4096];

	.shared .align 8 .b8 _Z20bitonicSortKVInPlaceIilLin2ELin1E6GTCompIiEjLi1024EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3_$__cuda_local_var_181272_29_non_const_sharedValues[8192];

	.shared .align 1 .b8 _Z20bitonicSortKVInPlaceIilLin2ELin1E6GTCompIiEjLi1024EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3_$__cuda_local_var_181273_32_non_const_sharedValid[1024];

mov.u64 %rd1553, __local_depot2;
cvta.local.u64 %SP, %rd1553;
ld.param.u32 %r242, [_Z20bitonicSortKVInPlaceIilLin2ELin1E6GTCompIiEjLi1024EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_1];
ld.param.u32 %r243, [_Z20bitonicSortKVInPlaceIilLin2ELin1E6GTCompIiEjLi1024EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_2];
ld.param.u32 %r244, [_Z20bitonicSortKVInPlaceIilLin2ELin1E6GTCompIiEjLi1024EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_3];
ld.param.u32 %r245, [_Z20bitonicSortKVInPlaceIilLin2ELin1E6GTCompIiEjLi1024EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_5];
mov.u64 %rd1, _Z20bitonicSortKVInPlaceIilLin2ELin1E6GTCompIiEjLi1024EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_0;
mov.u64 %rd3, _Z20bitonicSortKVInPlaceIilLin2ELin1E6GTCompIiEjLi1024EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_4;
add.u64 %rd16, %SP, 0;
cvta.to.local.u64 %rd2, %rd16;
mov.u32 %r1396, 0;
mov.pred %p4, 0;
@%p4 bra BB2_2;

BB2_1:
mul.wide.s32 %rd17, %r1396, 8;
add.s64 %rd18, %rd3, %rd17;
ld.param.u64 %rd19, [%rd18];
add.s64 %rd20, %rd2, %rd17;
st.local.u64 [%rd20], %rd19;
add.s32 %r1396, %r1396, 1;
setp.lt.u32	%p5, %r1396, 27;
@%p5 bra BB2_1;

BB2_2:
mov.u32 %r247, %nctaid.y;
mov.u32 %r248, %ctaid.z;
mov.u32 %r249, %ctaid.y;
mad.lo.s32 %r250, %r247, %r248, %r249;
mov.u32 %r251, %nctaid.x;
mov.u32 %r252, %ctaid.x;
mad.lo.s32 %r1398, %r250, %r251, %r252;
setp.ge.u32	%p6, %r1398, %r242;
@%p6 bra BB2_283;

ld.param.u32 %r254, [%rd1+108];
mul.lo.s32 %r4, %r1398, %r254;
ld.local.u32 %r5, [%rd2+208];
add.s32 %r1397, %r5, -1;
mov.u32 %r253, 0;
setp.lt.s32	%p7, %r1397, 1;
mov.u32 %r1402, %r253;
@%p7 bra BB2_6;

mul.wide.s32 %rd21, %r5, 4;
add.s64 %rd1550, %rd2, %rd21;
mov.u32 %r1403, 0;

BB2_5:
ld.local.u32 %r256, [%rd1550+4];
rem.u32 %r257, %r1398, %r256;
ld.local.u32 %r258, [%rd1550+104];
mad.lo.s32 %r1403, %r258, %r257, %r1403;
div.u32 %r1398, %r1398, %r256;
add.s64 %rd1550, %rd1550, -4;
add.s32 %r1397, %r1397, -1;
setp.gt.s32	%p8, %r1397, 0;
mov.u32 %r1399, %r1403;
mov.u32 %r1402, %r1399;
@%p8 bra BB2_5;

BB2_6:
mov.u32 %r14, %r1402;
ld.param.u64 %rd8, [%rd1];
ld.local.u32 %r260, [%rd2+108];
mad.lo.s32 %r15, %r260, %r1398, %r14;
mov.u32 %r16, %tid.x;
add.s32 %r17, %r16, 512;
setp.lt.u32	%p1, %r16, %r243;
setp.ge.u32	%p9, %r16, %r243;
mov.u32 %r1401, %r253;
@%p9 bra BB2_8;

cvta.to.global.u64 %rd22, %rd8;
mad.lo.s32 %r261, %r16, %r244, %r4;
mul.wide.u32 %rd23, %r261, 4;
add.s64 %rd24, %rd22, %rd23;
ld.global.u32 %r1401, [%rd24];

BB2_8:
mov.u64 %rd1551, 0;
@%p9 bra BB2_10;

ld.local.u64 %rd26, [%rd2];
cvta.to.global.u64 %rd27, %rd26;
mad.lo.s32 %r262, %r16, %r245, %r15;
mul.wide.u32 %rd28, %r262, 8;
add.s64 %rd29, %rd27, %rd28;
ld.global.u64 %rd1551, [%rd29];

BB2_10:
selp.u16	%rs11, 1, 0, %p1;
cvt.s64.s32	%rd30, %r16;
mul.wide.s32 %rd31, %r16, 4;
mov.u64 %rd32, _Z20bitonicSortKVInPlaceIilLin2ELin1E6GTCompIiEjLi1024EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3_$__cuda_local_var_181271_29_non_const_sharedKeys;
add.s64 %rd11, %rd32, %rd31;
st.shared.u32 [%rd11], %r1401;
mul.wide.s32 %rd33, %r16, 8;
mov.u64 %rd34, _Z20bitonicSortKVInPlaceIilLin2ELin1E6GTCompIiEjLi1024EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3_$__cuda_local_var_181272_29_non_const_sharedValues;
add.s64 %rd12, %rd34, %rd33;
st.shared.u64 [%rd12], %rd1551;
mov.u64 %rd35, _Z20bitonicSortKVInPlaceIilLin2ELin1E6GTCompIiEjLi1024EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3_$__cuda_local_var_181273_32_non_const_sharedValid;
add.s64 %rd13, %rd35, %rd30;
st.shared.u8 [%rd13], %rs11;
setp.lt.u32	%p2, %r17, %r243;
mov.u32 %r1404, 0;
setp.ge.u32	%p11, %r17, %r243;
@%p11 bra BB2_12;

cvta.to.global.u64 %rd36, %rd8;
mad.lo.s32 %r264, %r17, %r244, %r4;
mul.wide.u32 %rd37, %r264, 4;
add.s64 %rd38, %rd36, %rd37;
ld.global.u32 %r1404, [%rd38];

BB2_12:
mov.u64 %rd1552, 0;
@%p11 bra BB2_14;

ld.local.u64 %rd40, [%rd2];
cvta.to.global.u64 %rd41, %rd40;
mad.lo.s32 %r265, %r17, %r245, %r15;
mul.wide.u32 %rd42, %r265, 8;
add.s64 %rd43, %rd41, %rd42;
ld.global.u64 %rd1552, [%rd43];

BB2_14:
selp.u16	%rs12, 1, 0, %p2;
st.shared.u32 [%rd11+2048], %r1404;
st.shared.u64 [%rd12+4096], %rd1552;
st.shared.u8 [%rd13+512], %rs12;
shl.b32 %r22, %r16, 1;
bar.sync 0;
mul.wide.u32 %rd44, %r22, 4;
add.s64 %rd46, %rd32, %rd44;
ld.shared.u32 %r23, [%rd46+4];
ld.shared.u32 %r24, [%rd46];
setp.le.s32	%p13, %r24, %r23;
@%p13 bra BB2_16;

cvt.u64.u32	%rd47, %r22;
add.s64 %rd49, %rd35, %rd47;
ld.shared.u8 %rs13, [%rd49];
mov.u32 %r1405, 1;
setp.ne.s16	%p14, %rs13, 0;
@%p14 bra BB2_17;

BB2_16:
cvt.u64.u32	%rd50, %r22;
add.s64 %rd52, %rd35, %rd50;
ld.shared.u8 %rs14, [%rd52+1];
setp.eq.s16	%p15, %rs14, 0;
selp.u32	%r1405, 1, 0, %p15;

BB2_17:
and.b32 %r272, %r16, 1;
setp.ne.s32	%p16, %r1405, %r272;
@%p16 bra BB2_19;

mul.wide.u32 %rd53, %r22, 8;
add.s64 %rd55, %rd34, %rd53;
cvt.u64.u32	%rd56, %r22;
st.shared.u32 [%rd46], %r23;
st.shared.u32 [%rd46+4], %r24;
ld.shared.u64 %rd60, [%rd55];
ld.shared.u64 %rd61, [%rd55+8];
st.shared.u64 [%rd55], %rd61;
st.shared.u64 [%rd55+8], %rd60;
add.s64 %rd63, %rd35, %rd56;
ld.shared.u8 %rs15, [%rd63];
ld.shared.u8 %rs16, [%rd63+1];
st.shared.u8 [%rd63], %rs16;
st.shared.u8 [%rd63+1], %rs15;

BB2_19:
bar.sync 0;
sub.s32 %r31, %r22, %r272;
add.s32 %r278, %r31, 2;
mul.wide.u32 %rd64, %r278, 4;
add.s64 %rd66, %rd32, %rd64;
mul.wide.u32 %rd67, %r31, 4;
add.s64 %rd68, %rd32, %rd67;
ld.shared.u32 %r29, [%rd66];
ld.shared.u32 %r30, [%rd68];
setp.le.s32	%p17, %r30, %r29;
@%p17 bra BB2_21;

cvt.u64.u32	%rd69, %r31;
add.s64 %rd71, %rd35, %rd69;
ld.shared.u8 %rs17, [%rd71];
mov.u32 %r1406, 1;
setp.ne.s16	%p18, %rs17, 0;
@%p18 bra BB2_22;

BB2_21:
cvt.u64.u32	%rd72, %r278;
add.s64 %rd74, %rd35, %rd72;
ld.shared.u8 %rs18, [%rd74];
setp.eq.s16	%p19, %rs18, 0;
selp.u32	%r1406, 1, 0, %p19;

BB2_22:
bfe.u32 %r290, %r16, 1, 1;
setp.ne.s32	%p20, %r1406, %r290;
@%p20 bra BB2_24;

mul.wide.u32 %rd75, %r31, 8;
add.s64 %rd77, %rd34, %rd75;
mul.wide.u32 %rd78, %r278, 8;
add.s64 %rd79, %rd34, %rd78;
cvt.u64.u32	%rd80, %r31;
st.shared.u32 [%rd68], %r29;
cvt.u64.u32	%rd84, %r278;
st.shared.u32 [%rd66], %r30;
ld.shared.u64 %rd87, [%rd77];
ld.shared.u64 %rd88, [%rd79];
st.shared.u64 [%rd77], %rd88;
st.shared.u64 [%rd79], %rd87;
add.s64 %rd90, %rd35, %rd80;
ld.shared.u8 %rs19, [%rd90];
add.s64 %rd91, %rd35, %rd84;
ld.shared.u8 %rs20, [%rd91];
st.shared.u8 [%rd90], %rs20;
st.shared.u8 [%rd91], %rs19;

BB2_24:
bar.sync 0;
ld.shared.u32 %r34, [%rd46+4];
ld.shared.u32 %r35, [%rd46];
setp.le.s32	%p21, %r35, %r34;
@%p21 bra BB2_26;

cvt.u64.u32	%rd95, %r22;
add.s64 %rd97, %rd35, %rd95;
ld.shared.u8 %rs21, [%rd97];
mov.u32 %r1407, 1;
setp.ne.s16	%p22, %rs21, 0;
@%p22 bra BB2_27;

BB2_26:
cvt.u64.u32	%rd98, %r22;
add.s64 %rd100, %rd35, %rd98;
ld.shared.u8 %rs22, [%rd100+1];
setp.eq.s16	%p23, %rs22, 0;
selp.u32	%r1407, 1, 0, %p23;

BB2_27:
bfe.u32 %r305, %r16, 1, 1;
setp.ne.s32	%p24, %r1407, %r305;
@%p24 bra BB2_29;

cvt.u64.u32	%rd101, %r22;
st.shared.u32 [%rd46], %r34;
st.shared.u32 [%rd46+4], %r35;
mul.wide.u32 %rd105, %r22, 8;
add.s64 %rd107, %rd34, %rd105;
ld.shared.u64 %rd108, [%rd107];
ld.shared.u64 %rd109, [%rd107+8];
st.shared.u64 [%rd107], %rd109;
st.shared.u64 [%rd107+8], %rd108;
add.s64 %rd111, %rd35, %rd101;
ld.shared.u8 %rs23, [%rd111];
ld.shared.u8 %rs24, [%rd111+1];
st.shared.u8 [%rd111], %rs24;
st.shared.u8 [%rd111+1], %rs23;

BB2_29:
bar.sync 0;
and.b32 %r308, %r16, 3;
sub.s32 %r41, %r22, %r308;
add.s32 %r310, %r41, 4;
mul.wide.u32 %rd112, %r310, 4;
add.s64 %rd114, %rd32, %rd112;
mul.wide.u32 %rd115, %r41, 4;
add.s64 %rd116, %rd32, %rd115;
ld.shared.u32 %r39, [%rd114];
ld.shared.u32 %r40, [%rd116];
setp.le.s32	%p25, %r40, %r39;
@%p25 bra BB2_31;

cvt.u64.u32	%rd117, %r41;
add.s64 %rd119, %rd35, %rd117;
ld.shared.u8 %rs25, [%rd119];
mov.u32 %r1408, 1;
setp.ne.s16	%p26, %rs25, 0;
@%p26 bra BB2_32;

BB2_31:
cvt.u64.u32	%rd120, %r310;
add.s64 %rd122, %rd35, %rd120;
ld.shared.u8 %rs26, [%rd122];
setp.eq.s16	%p27, %rs26, 0;
selp.u32	%r1408, 1, 0, %p27;

BB2_32:
bfe.u32 %r322, %r16, 2, 1;
setp.ne.s32	%p28, %r1408, %r322;
@%p28 bra BB2_34;

mul.wide.u32 %rd123, %r41, 8;
add.s64 %rd125, %rd34, %rd123;
mul.wide.u32 %rd126, %r310, 8;
add.s64 %rd127, %rd34, %rd126;
cvt.u64.u32	%rd128, %r41;
st.shared.u32 [%rd116], %r39;
cvt.u64.u32	%rd132, %r310;
st.shared.u32 [%rd114], %r40;
ld.shared.u64 %rd135, [%rd125];
ld.shared.u64 %rd136, [%rd127];
st.shared.u64 [%rd125], %rd136;
st.shared.u64 [%rd127], %rd135;
add.s64 %rd138, %rd35, %rd128;
ld.shared.u8 %rs27, [%rd138];
add.s64 %rd139, %rd35, %rd132;
ld.shared.u8 %rs28, [%rd139];
st.shared.u8 [%rd138], %rs28;
st.shared.u8 [%rd139], %rs27;

BB2_34:
bar.sync 0;
ld.shared.u32 %r44, [%rd66];
ld.shared.u32 %r45, [%rd68];
setp.le.s32	%p29, %r45, %r44;
@%p29 bra BB2_36;

cvt.u64.u32	%rd145, %r31;
add.s64 %rd147, %rd35, %rd145;
ld.shared.u8 %rs29, [%rd147];
mov.u32 %r1409, 1;
setp.ne.s16	%p30, %rs29, 0;
@%p30 bra BB2_37;

BB2_36:
cvt.u64.u32	%rd148, %r278;
add.s64 %rd150, %rd35, %rd148;
ld.shared.u8 %rs30, [%rd150];
setp.eq.s16	%p31, %rs30, 0;
selp.u32	%r1409, 1, 0, %p31;

BB2_37:
bfe.u32 %r345, %r16, 2, 1;
setp.ne.s32	%p32, %r1409, %r345;
@%p32 bra BB2_39;

cvt.u64.u32	%rd151, %r31;
st.shared.u32 [%rd68], %r44;
cvt.u64.u32	%rd155, %r278;
st.shared.u32 [%rd66], %r45;
mul.wide.u32 %rd158, %r31, 8;
add.s64 %rd160, %rd34, %rd158;
ld.shared.u64 %rd161, [%rd160];
mul.wide.u32 %rd162, %r278, 8;
add.s64 %rd163, %rd34, %rd162;
ld.shared.u64 %rd164, [%rd163];
st.shared.u64 [%rd160], %rd164;
st.shared.u64 [%rd163], %rd161;
add.s64 %rd166, %rd35, %rd151;
ld.shared.u8 %rs31, [%rd166];
add.s64 %rd167, %rd35, %rd155;
ld.shared.u8 %rs32, [%rd167];
st.shared.u8 [%rd166], %rs32;
st.shared.u8 [%rd167], %rs31;

BB2_39:
bar.sync 0;
ld.shared.u32 %r48, [%rd46+4];
ld.shared.u32 %r49, [%rd46];
setp.le.s32	%p33, %r49, %r48;
@%p33 bra BB2_41;

cvt.u64.u32	%rd171, %r22;
add.s64 %rd173, %rd35, %rd171;
ld.shared.u8 %rs33, [%rd173];
mov.u32 %r1410, 1;
setp.ne.s16	%p34, %rs33, 0;
@%p34 bra BB2_42;

BB2_41:
cvt.u64.u32	%rd174, %r22;
add.s64 %rd176, %rd35, %rd174;
ld.shared.u8 %rs34, [%rd176+1];
setp.eq.s16	%p35, %rs34, 0;
selp.u32	%r1410, 1, 0, %p35;

BB2_42:
bfe.u32 %r359, %r16, 2, 1;
setp.ne.s32	%p36, %r1410, %r359;
@%p36 bra BB2_44;

cvt.u64.u32	%rd177, %r22;
st.shared.u32 [%rd46], %r48;
st.shared.u32 [%rd46+4], %r49;
mul.wide.u32 %rd181, %r22, 8;
add.s64 %rd183, %rd34, %rd181;
ld.shared.u64 %rd184, [%rd183];
ld.shared.u64 %rd185, [%rd183+8];
st.shared.u64 [%rd183], %rd185;
st.shared.u64 [%rd183+8], %rd184;
add.s64 %rd187, %rd35, %rd177;
ld.shared.u8 %rs35, [%rd187];
ld.shared.u8 %rs36, [%rd187+1];
st.shared.u8 [%rd187], %rs36;
st.shared.u8 [%rd187+1], %rs35;

BB2_44:
bar.sync 0;
and.b32 %r362, %r16, 7;
sub.s32 %r55, %r22, %r362;
add.s32 %r364, %r55, 8;
mul.wide.u32 %rd188, %r364, 4;
add.s64 %rd190, %rd32, %rd188;
mul.wide.u32 %rd191, %r55, 4;
add.s64 %rd192, %rd32, %rd191;
ld.shared.u32 %r53, [%rd190];
ld.shared.u32 %r54, [%rd192];
setp.le.s32	%p37, %r54, %r53;
@%p37 bra BB2_46;

cvt.u64.u32	%rd193, %r55;
add.s64 %rd195, %rd35, %rd193;
ld.shared.u8 %rs37, [%rd195];
mov.u32 %r1411, 1;
setp.ne.s16	%p38, %rs37, 0;
@%p38 bra BB2_47;

BB2_46:
cvt.u64.u32	%rd196, %r364;
add.s64 %rd198, %rd35, %rd196;
ld.shared.u8 %rs38, [%rd198];
setp.eq.s16	%p39, %rs38, 0;
selp.u32	%r1411, 1, 0, %p39;

BB2_47:
bfe.u32 %r376, %r16, 3, 1;
setp.ne.s32	%p40, %r1411, %r376;
@%p40 bra BB2_49;

mul.wide.u32 %rd199, %r55, 8;
add.s64 %rd201, %rd34, %rd199;
mul.wide.u32 %rd202, %r364, 8;
add.s64 %rd203, %rd34, %rd202;
cvt.u64.u32	%rd204, %r55;
st.shared.u32 [%rd192], %r53;
cvt.u64.u32	%rd208, %r364;
st.shared.u32 [%rd190], %r54;
ld.shared.u64 %rd211, [%rd201];
ld.shared.u64 %rd212, [%rd203];
st.shared.u64 [%rd201], %rd212;
st.shared.u64 [%rd203], %rd211;
add.s64 %rd214, %rd35, %rd204;
ld.shared.u8 %rs39, [%rd214];
add.s64 %rd215, %rd35, %rd208;
ld.shared.u8 %rs40, [%rd215];
st.shared.u8 [%rd214], %rs40;
st.shared.u8 [%rd215], %rs39;

BB2_49:
bar.sync 0;
ld.shared.u32 %r58, [%rd114];
ld.shared.u32 %r59, [%rd116];
setp.le.s32	%p41, %r59, %r58;
@%p41 bra BB2_51;

cvt.u64.u32	%rd221, %r41;
add.s64 %rd223, %rd35, %rd221;
ld.shared.u8 %rs41, [%rd223];
mov.u32 %r1412, 1;
setp.ne.s16	%p42, %rs41, 0;
@%p42 bra BB2_52;

BB2_51:
cvt.u64.u32	%rd224, %r310;
add.s64 %rd226, %rd35, %rd224;
ld.shared.u8 %rs42, [%rd226];
setp.eq.s16	%p43, %rs42, 0;
selp.u32	%r1412, 1, 0, %p43;

BB2_52:
bfe.u32 %r399, %r16, 3, 1;
setp.ne.s32	%p44, %r1412, %r399;
@%p44 bra BB2_54;

cvt.u64.u32	%rd227, %r41;
st.shared.u32 [%rd116], %r58;
cvt.u64.u32	%rd231, %r310;
st.shared.u32 [%rd114], %r59;
mul.wide.u32 %rd234, %r41, 8;
add.s64 %rd236, %rd34, %rd234;
ld.shared.u64 %rd237, [%rd236];
mul.wide.u32 %rd238, %r310, 8;
add.s64 %rd239, %rd34, %rd238;
ld.shared.u64 %rd240, [%rd239];
st.shared.u64 [%rd236], %rd240;
st.shared.u64 [%rd239], %rd237;
add.s64 %rd242, %rd35, %rd227;
ld.shared.u8 %rs43, [%rd242];
add.s64 %rd243, %rd35, %rd231;
ld.shared.u8 %rs44, [%rd243];
st.shared.u8 [%rd242], %rs44;
st.shared.u8 [%rd243], %rs43;

BB2_54:
bar.sync 0;
ld.shared.u32 %r62, [%rd66];
ld.shared.u32 %r63, [%rd68];
setp.le.s32	%p45, %r63, %r62;
@%p45 bra BB2_56;

cvt.u64.u32	%rd249, %r31;
add.s64 %rd251, %rd35, %rd249;
ld.shared.u8 %rs45, [%rd251];
mov.u32 %r1413, 1;
setp.ne.s16	%p46, %rs45, 0;
@%p46 bra BB2_57;

BB2_56:
cvt.u64.u32	%rd252, %r278;
add.s64 %rd254, %rd35, %rd252;
ld.shared.u8 %rs46, [%rd254];
setp.eq.s16	%p47, %rs46, 0;
selp.u32	%r1413, 1, 0, %p47;

BB2_57:
bfe.u32 %r421, %r16, 3, 1;
setp.ne.s32	%p48, %r1413, %r421;
@%p48 bra BB2_59;

cvt.u64.u32	%rd255, %r31;
st.shared.u32 [%rd68], %r62;
cvt.u64.u32	%rd259, %r278;
st.shared.u32 [%rd66], %r63;
mul.wide.u32 %rd262, %r31, 8;
add.s64 %rd264, %rd34, %rd262;
ld.shared.u64 %rd265, [%rd264];
mul.wide.u32 %rd266, %r278, 8;
add.s64 %rd267, %rd34, %rd266;
ld.shared.u64 %rd268, [%rd267];
st.shared.u64 [%rd264], %rd268;
st.shared.u64 [%rd267], %rd265;
add.s64 %rd270, %rd35, %rd255;
ld.shared.u8 %rs47, [%rd270];
add.s64 %rd271, %rd35, %rd259;
ld.shared.u8 %rs48, [%rd271];
st.shared.u8 [%rd270], %rs48;
st.shared.u8 [%rd271], %rs47;

BB2_59:
bar.sync 0;
ld.shared.u32 %r66, [%rd46+4];
ld.shared.u32 %r67, [%rd46];
setp.le.s32	%p49, %r67, %r66;
@%p49 bra BB2_61;

cvt.u64.u32	%rd275, %r22;
add.s64 %rd277, %rd35, %rd275;
ld.shared.u8 %rs49, [%rd277];
mov.u32 %r1414, 1;
setp.ne.s16	%p50, %rs49, 0;
@%p50 bra BB2_62;

BB2_61:
cvt.u64.u32	%rd278, %r22;
add.s64 %rd280, %rd35, %rd278;
ld.shared.u8 %rs50, [%rd280+1];
setp.eq.s16	%p51, %rs50, 0;
selp.u32	%r1414, 1, 0, %p51;

BB2_62:
bfe.u32 %r435, %r16, 3, 1;
setp.ne.s32	%p52, %r1414, %r435;
@%p52 bra BB2_64;

cvt.u64.u32	%rd281, %r22;
st.shared.u32 [%rd46], %r66;
st.shared.u32 [%rd46+4], %r67;
mul.wide.u32 %rd285, %r22, 8;
add.s64 %rd287, %rd34, %rd285;
ld.shared.u64 %rd288, [%rd287];
ld.shared.u64 %rd289, [%rd287+8];
st.shared.u64 [%rd287], %rd289;
st.shared.u64 [%rd287+8], %rd288;
add.s64 %rd291, %rd35, %rd281;
ld.shared.u8 %rs51, [%rd291];
ld.shared.u8 %rs52, [%rd291+1];
st.shared.u8 [%rd291], %rs52;
st.shared.u8 [%rd291+1], %rs51;

BB2_64:
bar.sync 0;
and.b32 %r438, %r16, 15;
sub.s32 %r73, %r22, %r438;
add.s32 %r440, %r73, 16;
mul.wide.u32 %rd292, %r440, 4;
add.s64 %rd294, %rd32, %rd292;
mul.wide.u32 %rd295, %r73, 4;
add.s64 %rd296, %rd32, %rd295;
ld.shared.u32 %r71, [%rd294];
ld.shared.u32 %r72, [%rd296];
setp.le.s32	%p53, %r72, %r71;
@%p53 bra BB2_66;

cvt.u64.u32	%rd297, %r73;
add.s64 %rd299, %rd35, %rd297;
ld.shared.u8 %rs53, [%rd299];
mov.u32 %r1415, 1;
setp.ne.s16	%p54, %rs53, 0;
@%p54 bra BB2_67;

BB2_66:
cvt.u64.u32	%rd300, %r440;
add.s64 %rd302, %rd35, %rd300;
ld.shared.u8 %rs54, [%rd302];
setp.eq.s16	%p55, %rs54, 0;
selp.u32	%r1415, 1, 0, %p55;

BB2_67:
bfe.u32 %r452, %r16, 4, 1;
setp.ne.s32	%p56, %r1415, %r452;
@%p56 bra BB2_69;

mul.wide.u32 %rd303, %r73, 8;
add.s64 %rd305, %rd34, %rd303;
mul.wide.u32 %rd306, %r440, 8;
add.s64 %rd307, %rd34, %rd306;
cvt.u64.u32	%rd308, %r73;
st.shared.u32 [%rd296], %r71;
cvt.u64.u32	%rd312, %r440;
st.shared.u32 [%rd294], %r72;
ld.shared.u64 %rd315, [%rd305];
ld.shared.u64 %rd316, [%rd307];
st.shared.u64 [%rd305], %rd316;
st.shared.u64 [%rd307], %rd315;
add.s64 %rd318, %rd35, %rd308;
ld.shared.u8 %rs55, [%rd318];
add.s64 %rd319, %rd35, %rd312;
ld.shared.u8 %rs56, [%rd319];
st.shared.u8 [%rd318], %rs56;
st.shared.u8 [%rd319], %rs55;

BB2_69:
bar.sync 0;
ld.shared.u32 %r76, [%rd190];
ld.shared.u32 %r77, [%rd192];
setp.le.s32	%p57, %r77, %r76;
@%p57 bra BB2_71;

cvt.u64.u32	%rd325, %r55;
add.s64 %rd327, %rd35, %rd325;
ld.shared.u8 %rs57, [%rd327];
mov.u32 %r1416, 1;
setp.ne.s16	%p58, %rs57, 0;
@%p58 bra BB2_72;

BB2_71:
cvt.u64.u32	%rd328, %r364;
add.s64 %rd330, %rd35, %rd328;
ld.shared.u8 %rs58, [%rd330];
setp.eq.s16	%p59, %rs58, 0;
selp.u32	%r1416, 1, 0, %p59;

BB2_72:
bfe.u32 %r475, %r16, 4, 1;
setp.ne.s32	%p60, %r1416, %r475;
@%p60 bra BB2_74;

cvt.u64.u32	%rd331, %r55;
st.shared.u32 [%rd192], %r76;
cvt.u64.u32	%rd335, %r364;
st.shared.u32 [%rd190], %r77;
mul.wide.u32 %rd338, %r55, 8;
add.s64 %rd340, %rd34, %rd338;
ld.shared.u64 %rd341, [%rd340];
mul.wide.u32 %rd342, %r364, 8;
add.s64 %rd343, %rd34, %rd342;
ld.shared.u64 %rd344, [%rd343];
st.shared.u64 [%rd340], %rd344;
st.shared.u64 [%rd343], %rd341;
add.s64 %rd346, %rd35, %rd331;
ld.shared.u8 %rs59, [%rd346];
add.s64 %rd347, %rd35, %rd335;
ld.shared.u8 %rs60, [%rd347];
st.shared.u8 [%rd346], %rs60;
st.shared.u8 [%rd347], %rs59;

BB2_74:
bar.sync 0;
ld.shared.u32 %r80, [%rd114];
ld.shared.u32 %r81, [%rd116];
setp.le.s32	%p61, %r81, %r80;
@%p61 bra BB2_76;

cvt.u64.u32	%rd353, %r41;
add.s64 %rd355, %rd35, %rd353;
ld.shared.u8 %rs61, [%rd355];
mov.u32 %r1417, 1;
setp.ne.s16	%p62, %rs61, 0;
@%p62 bra BB2_77;

BB2_76:
cvt.u64.u32	%rd356, %r310;
add.s64 %rd358, %rd35, %rd356;
ld.shared.u8 %rs62, [%rd358];
setp.eq.s16	%p63, %rs62, 0;
selp.u32	%r1417, 1, 0, %p63;

BB2_77:
bfe.u32 %r497, %r16, 4, 1;
setp.ne.s32	%p64, %r1417, %r497;
@%p64 bra BB2_79;

cvt.u64.u32	%rd359, %r41;
st.shared.u32 [%rd116], %r80;
cvt.u64.u32	%rd363, %r310;
st.shared.u32 [%rd114], %r81;
mul.wide.u32 %rd366, %r41, 8;
add.s64 %rd368, %rd34, %rd366;
ld.shared.u64 %rd369, [%rd368];
mul.wide.u32 %rd370, %r310, 8;
add.s64 %rd371, %rd34, %rd370;
ld.shared.u64 %rd372, [%rd371];
st.shared.u64 [%rd368], %rd372;
st.shared.u64 [%rd371], %rd369;
add.s64 %rd374, %rd35, %rd359;
ld.shared.u8 %rs63, [%rd374];
add.s64 %rd375, %rd35, %rd363;
ld.shared.u8 %rs64, [%rd375];
st.shared.u8 [%rd374], %rs64;
st.shared.u8 [%rd375], %rs63;

BB2_79:
bar.sync 0;
ld.shared.u32 %r84, [%rd66];
ld.shared.u32 %r85, [%rd68];
setp.le.s32	%p65, %r85, %r84;
@%p65 bra BB2_81;

cvt.u64.u32	%rd381, %r31;
add.s64 %rd383, %rd35, %rd381;
ld.shared.u8 %rs65, [%rd383];
mov.u32 %r1418, 1;
setp.ne.s16	%p66, %rs65, 0;
@%p66 bra BB2_82;

BB2_81:
cvt.u64.u32	%rd384, %r278;
add.s64 %rd386, %rd35, %rd384;
ld.shared.u8 %rs66, [%rd386];
setp.eq.s16	%p67, %rs66, 0;
selp.u32	%r1418, 1, 0, %p67;

BB2_82:
bfe.u32 %r519, %r16, 4, 1;
setp.ne.s32	%p68, %r1418, %r519;
@%p68 bra BB2_84;

cvt.u64.u32	%rd387, %r31;
st.shared.u32 [%rd68], %r84;
cvt.u64.u32	%rd391, %r278;
st.shared.u32 [%rd66], %r85;
mul.wide.u32 %rd394, %r31, 8;
add.s64 %rd396, %rd34, %rd394;
ld.shared.u64 %rd397, [%rd396];
mul.wide.u32 %rd398, %r278, 8;
add.s64 %rd399, %rd34, %rd398;
ld.shared.u64 %rd400, [%rd399];
st.shared.u64 [%rd396], %rd400;
st.shared.u64 [%rd399], %rd397;
add.s64 %rd402, %rd35, %rd387;
ld.shared.u8 %rs67, [%rd402];
add.s64 %rd403, %rd35, %rd391;
ld.shared.u8 %rs68, [%rd403];
st.shared.u8 [%rd402], %rs68;
st.shared.u8 [%rd403], %rs67;

BB2_84:
bar.sync 0;
ld.shared.u32 %r88, [%rd46+4];
ld.shared.u32 %r89, [%rd46];
setp.le.s32	%p69, %r89, %r88;
@%p69 bra BB2_86;

cvt.u64.u32	%rd407, %r22;
add.s64 %rd409, %rd35, %rd407;
ld.shared.u8 %rs69, [%rd409];
mov.u32 %r1419, 1;
setp.ne.s16	%p70, %rs69, 0;
@%p70 bra BB2_87;

BB2_86:
cvt.u64.u32	%rd410, %r22;
add.s64 %rd412, %rd35, %rd410;
ld.shared.u8 %rs70, [%rd412+1];
setp.eq.s16	%p71, %rs70, 0;
selp.u32	%r1419, 1, 0, %p71;

BB2_87:
bfe.u32 %r533, %r16, 4, 1;
setp.ne.s32	%p72, %r1419, %r533;
@%p72 bra BB2_89;

cvt.u64.u32	%rd413, %r22;
st.shared.u32 [%rd46], %r88;
st.shared.u32 [%rd46+4], %r89;
mul.wide.u32 %rd417, %r22, 8;
add.s64 %rd419, %rd34, %rd417;
ld.shared.u64 %rd420, [%rd419];
ld.shared.u64 %rd421, [%rd419+8];
st.shared.u64 [%rd419], %rd421;
st.shared.u64 [%rd419+8], %rd420;
add.s64 %rd423, %rd35, %rd413;
ld.shared.u8 %rs71, [%rd423];
ld.shared.u8 %rs72, [%rd423+1];
st.shared.u8 [%rd423], %rs72;
st.shared.u8 [%rd423+1], %rs71;

BB2_89:
bar.sync 0;
and.b32 %r536, %r16, 31;
sub.s32 %r95, %r22, %r536;
add.s32 %r538, %r95, 32;
mul.wide.u32 %rd424, %r538, 4;
add.s64 %rd426, %rd32, %rd424;
mul.wide.u32 %rd427, %r95, 4;
add.s64 %rd428, %rd32, %rd427;
ld.shared.u32 %r93, [%rd426];
ld.shared.u32 %r94, [%rd428];
setp.le.s32	%p73, %r94, %r93;
@%p73 bra BB2_91;

cvt.u64.u32	%rd429, %r95;
add.s64 %rd431, %rd35, %rd429;
ld.shared.u8 %rs73, [%rd431];
mov.u32 %r1420, 1;
setp.ne.s16	%p74, %rs73, 0;
@%p74 bra BB2_92;

BB2_91:
cvt.u64.u32	%rd432, %r538;
add.s64 %rd434, %rd35, %rd432;
ld.shared.u8 %rs74, [%rd434];
setp.eq.s16	%p75, %rs74, 0;
selp.u32	%r1420, 1, 0, %p75;

BB2_92:
bfe.u32 %r550, %r16, 5, 1;
setp.ne.s32	%p76, %r1420, %r550;
@%p76 bra BB2_94;

mul.wide.u32 %rd435, %r95, 8;
add.s64 %rd437, %rd34, %rd435;
mul.wide.u32 %rd438, %r538, 8;
add.s64 %rd439, %rd34, %rd438;
cvt.u64.u32	%rd440, %r95;
st.shared.u32 [%rd428], %r93;
cvt.u64.u32	%rd444, %r538;
st.shared.u32 [%rd426], %r94;
ld.shared.u64 %rd447, [%rd437];
ld.shared.u64 %rd448, [%rd439];
st.shared.u64 [%rd437], %rd448;
st.shared.u64 [%rd439], %rd447;
add.s64 %rd450, %rd35, %rd440;
ld.shared.u8 %rs75, [%rd450];
add.s64 %rd451, %rd35, %rd444;
ld.shared.u8 %rs76, [%rd451];
st.shared.u8 [%rd450], %rs76;
st.shared.u8 [%rd451], %rs75;

BB2_94:
bar.sync 0;
ld.shared.u32 %r98, [%rd294];
ld.shared.u32 %r99, [%rd296];
setp.le.s32	%p77, %r99, %r98;
@%p77 bra BB2_96;

cvt.u64.u32	%rd457, %r73;
add.s64 %rd459, %rd35, %rd457;
ld.shared.u8 %rs77, [%rd459];
mov.u32 %r1421, 1;
setp.ne.s16	%p78, %rs77, 0;
@%p78 bra BB2_97;

BB2_96:
cvt.u64.u32	%rd460, %r440;
add.s64 %rd462, %rd35, %rd460;
ld.shared.u8 %rs78, [%rd462];
setp.eq.s16	%p79, %rs78, 0;
selp.u32	%r1421, 1, 0, %p79;

BB2_97:
bfe.u32 %r573, %r16, 5, 1;
setp.ne.s32	%p80, %r1421, %r573;
@%p80 bra BB2_99;

cvt.u64.u32	%rd463, %r73;
st.shared.u32 [%rd296], %r98;
cvt.u64.u32	%rd467, %r440;
st.shared.u32 [%rd294], %r99;
mul.wide.u32 %rd470, %r73, 8;
add.s64 %rd472, %rd34, %rd470;
ld.shared.u64 %rd473, [%rd472];
mul.wide.u32 %rd474, %r440, 8;
add.s64 %rd475, %rd34, %rd474;
ld.shared.u64 %rd476, [%rd475];
st.shared.u64 [%rd472], %rd476;
st.shared.u64 [%rd475], %rd473;
add.s64 %rd478, %rd35, %rd463;
ld.shared.u8 %rs79, [%rd478];
add.s64 %rd479, %rd35, %rd467;
ld.shared.u8 %rs80, [%rd479];
st.shared.u8 [%rd478], %rs80;
st.shared.u8 [%rd479], %rs79;

BB2_99:
bar.sync 0;
ld.shared.u32 %r102, [%rd190];
ld.shared.u32 %r103, [%rd192];
setp.le.s32	%p81, %r103, %r102;
@%p81 bra BB2_101;

cvt.u64.u32	%rd485, %r55;
add.s64 %rd487, %rd35, %rd485;
ld.shared.u8 %rs81, [%rd487];
mov.u32 %r1422, 1;
setp.ne.s16	%p82, %rs81, 0;
@%p82 bra BB2_102;

BB2_101:
cvt.u64.u32	%rd488, %r364;
add.s64 %rd490, %rd35, %rd488;
ld.shared.u8 %rs82, [%rd490];
setp.eq.s16	%p83, %rs82, 0;
selp.u32	%r1422, 1, 0, %p83;

BB2_102:
bfe.u32 %r595, %r16, 5, 1;
setp.ne.s32	%p84, %r1422, %r595;
@%p84 bra BB2_104;

cvt.u64.u32	%rd491, %r55;
st.shared.u32 [%rd192], %r102;
cvt.u64.u32	%rd495, %r364;
st.shared.u32 [%rd190], %r103;
mul.wide.u32 %rd498, %r55, 8;
add.s64 %rd500, %rd34, %rd498;
ld.shared.u64 %rd501, [%rd500];
mul.wide.u32 %rd502, %r364, 8;
add.s64 %rd503, %rd34, %rd502;
ld.shared.u64 %rd504, [%rd503];
st.shared.u64 [%rd500], %rd504;
st.shared.u64 [%rd503], %rd501;
add.s64 %rd506, %rd35, %rd491;
ld.shared.u8 %rs83, [%rd506];
add.s64 %rd507, %rd35, %rd495;
ld.shared.u8 %rs84, [%rd507];
st.shared.u8 [%rd506], %rs84;
st.shared.u8 [%rd507], %rs83;

BB2_104:
bar.sync 0;
ld.shared.u32 %r106, [%rd114];
ld.shared.u32 %r107, [%rd116];
setp.le.s32	%p85, %r107, %r106;
@%p85 bra BB2_106;

cvt.u64.u32	%rd513, %r41;
add.s64 %rd515, %rd35, %rd513;
ld.shared.u8 %rs85, [%rd515];
mov.u32 %r1423, 1;
setp.ne.s16	%p86, %rs85, 0;
@%p86 bra BB2_107;

BB2_106:
cvt.u64.u32	%rd516, %r310;
add.s64 %rd518, %rd35, %rd516;
ld.shared.u8 %rs86, [%rd518];
setp.eq.s16	%p87, %rs86, 0;
selp.u32	%r1423, 1, 0, %p87;

BB2_107:
bfe.u32 %r617, %r16, 5, 1;
setp.ne.s32	%p88, %r1423, %r617;
@%p88 bra BB2_109;

cvt.u64.u32	%rd519, %r41;
st.shared.u32 [%rd116], %r106;
cvt.u64.u32	%rd523, %r310;
st.shared.u32 [%rd114], %r107;
mul.wide.u32 %rd526, %r41, 8;
add.s64 %rd528, %rd34, %rd526;
ld.shared.u64 %rd529, [%rd528];
mul.wide.u32 %rd530, %r310, 8;
add.s64 %rd531, %rd34, %rd530;
ld.shared.u64 %rd532, [%rd531];
st.shared.u64 [%rd528], %rd532;
st.shared.u64 [%rd531], %rd529;
add.s64 %rd534, %rd35, %rd519;
ld.shared.u8 %rs87, [%rd534];
add.s64 %rd535, %rd35, %rd523;
ld.shared.u8 %rs88, [%rd535];
st.shared.u8 [%rd534], %rs88;
st.shared.u8 [%rd535], %rs87;

BB2_109:
bar.sync 0;
ld.shared.u32 %r110, [%rd66];
ld.shared.u32 %r111, [%rd68];
setp.le.s32	%p89, %r111, %r110;
@%p89 bra BB2_111;

cvt.u64.u32	%rd541, %r31;
add.s64 %rd543, %rd35, %rd541;
ld.shared.u8 %rs89, [%rd543];
mov.u32 %r1424, 1;
setp.ne.s16	%p90, %rs89, 0;
@%p90 bra BB2_112;

BB2_111:
cvt.u64.u32	%rd544, %r278;
add.s64 %rd546, %rd35, %rd544;
ld.shared.u8 %rs90, [%rd546];
setp.eq.s16	%p91, %rs90, 0;
selp.u32	%r1424, 1, 0, %p91;

BB2_112:
bfe.u32 %r639, %r16, 5, 1;
setp.ne.s32	%p92, %r1424, %r639;
@%p92 bra BB2_114;

cvt.u64.u32	%rd547, %r31;
st.shared.u32 [%rd68], %r110;
cvt.u64.u32	%rd551, %r278;
st.shared.u32 [%rd66], %r111;
mul.wide.u32 %rd554, %r31, 8;
add.s64 %rd556, %rd34, %rd554;
ld.shared.u64 %rd557, [%rd556];
mul.wide.u32 %rd558, %r278, 8;
add.s64 %rd559, %rd34, %rd558;
ld.shared.u64 %rd560, [%rd559];
st.shared.u64 [%rd556], %rd560;
st.shared.u64 [%rd559], %rd557;
add.s64 %rd562, %rd35, %rd547;
ld.shared.u8 %rs91, [%rd562];
add.s64 %rd563, %rd35, %rd551;
ld.shared.u8 %rs92, [%rd563];
st.shared.u8 [%rd562], %rs92;
st.shared.u8 [%rd563], %rs91;

BB2_114:
bar.sync 0;
ld.shared.u32 %r114, [%rd46+4];
ld.shared.u32 %r115, [%rd46];
setp.le.s32	%p93, %r115, %r114;
@%p93 bra BB2_116;

cvt.u64.u32	%rd567, %r22;
add.s64 %rd569, %rd35, %rd567;
ld.shared.u8 %rs93, [%rd569];
mov.u32 %r1425, 1;
setp.ne.s16	%p94, %rs93, 0;
@%p94 bra BB2_117;

BB2_116:
cvt.u64.u32	%rd570, %r22;
add.s64 %rd572, %rd35, %rd570;
ld.shared.u8 %rs94, [%rd572+1];
setp.eq.s16	%p95, %rs94, 0;
selp.u32	%r1425, 1, 0, %p95;

BB2_117:
bfe.u32 %r653, %r16, 5, 1;
setp.ne.s32	%p96, %r1425, %r653;
@%p96 bra BB2_119;

cvt.u64.u32	%rd573, %r22;
st.shared.u32 [%rd46], %r114;
st.shared.u32 [%rd46+4], %r115;
mul.wide.u32 %rd577, %r22, 8;
add.s64 %rd579, %rd34, %rd577;
ld.shared.u64 %rd580, [%rd579];
ld.shared.u64 %rd581, [%rd579+8];
st.shared.u64 [%rd579], %rd581;
st.shared.u64 [%rd579+8], %rd580;
add.s64 %rd583, %rd35, %rd573;
ld.shared.u8 %rs95, [%rd583];
ld.shared.u8 %rs96, [%rd583+1];
st.shared.u8 [%rd583], %rs96;
st.shared.u8 [%rd583+1], %rs95;

BB2_119:
bar.sync 0;
and.b32 %r656, %r16, 63;
sub.s32 %r121, %r22, %r656;
add.s32 %r658, %r121, 64;
mul.wide.u32 %rd584, %r658, 4;
add.s64 %rd586, %rd32, %rd584;
mul.wide.u32 %rd587, %r121, 4;
add.s64 %rd588, %rd32, %rd587;
ld.shared.u32 %r119, [%rd586];
ld.shared.u32 %r120, [%rd588];
setp.le.s32	%p97, %r120, %r119;
@%p97 bra BB2_121;

cvt.u64.u32	%rd589, %r121;
add.s64 %rd591, %rd35, %rd589;
ld.shared.u8 %rs97, [%rd591];
mov.u32 %r1426, 1;
setp.ne.s16	%p98, %rs97, 0;
@%p98 bra BB2_122;

BB2_121:
cvt.u64.u32	%rd592, %r658;
add.s64 %rd594, %rd35, %rd592;
ld.shared.u8 %rs98, [%rd594];
setp.eq.s16	%p99, %rs98, 0;
selp.u32	%r1426, 1, 0, %p99;

BB2_122:
bfe.u32 %r670, %r16, 6, 1;
setp.ne.s32	%p100, %r1426, %r670;
@%p100 bra BB2_124;

mul.wide.u32 %rd595, %r121, 8;
add.s64 %rd597, %rd34, %rd595;
mul.wide.u32 %rd598, %r658, 8;
add.s64 %rd599, %rd34, %rd598;
cvt.u64.u32	%rd600, %r121;
st.shared.u32 [%rd588], %r119;
cvt.u64.u32	%rd604, %r658;
st.shared.u32 [%rd586], %r120;
ld.shared.u64 %rd607, [%rd597];
ld.shared.u64 %rd608, [%rd599];
st.shared.u64 [%rd597], %rd608;
st.shared.u64 [%rd599], %rd607;
add.s64 %rd610, %rd35, %rd600;
ld.shared.u8 %rs99, [%rd610];
add.s64 %rd611, %rd35, %rd604;
ld.shared.u8 %rs100, [%rd611];
st.shared.u8 [%rd610], %rs100;
st.shared.u8 [%rd611], %rs99;

BB2_124:
bar.sync 0;
ld.shared.u32 %r124, [%rd426];
ld.shared.u32 %r125, [%rd428];
setp.le.s32	%p101, %r125, %r124;
@%p101 bra BB2_126;

cvt.u64.u32	%rd617, %r95;
add.s64 %rd619, %rd35, %rd617;
ld.shared.u8 %rs101, [%rd619];
mov.u32 %r1427, 1;
setp.ne.s16	%p102, %rs101, 0;
@%p102 bra BB2_127;

BB2_126:
cvt.u64.u32	%rd620, %r538;
add.s64 %rd622, %rd35, %rd620;
ld.shared.u8 %rs102, [%rd622];
setp.eq.s16	%p103, %rs102, 0;
selp.u32	%r1427, 1, 0, %p103;

BB2_127:
bfe.u32 %r693, %r16, 6, 1;
setp.ne.s32	%p104, %r1427, %r693;
@%p104 bra BB2_129;

cvt.u64.u32	%rd623, %r95;
st.shared.u32 [%rd428], %r124;
cvt.u64.u32	%rd627, %r538;
st.shared.u32 [%rd426], %r125;
mul.wide.u32 %rd630, %r95, 8;
add.s64 %rd632, %rd34, %rd630;
ld.shared.u64 %rd633, [%rd632];
mul.wide.u32 %rd634, %r538, 8;
add.s64 %rd635, %rd34, %rd634;
ld.shared.u64 %rd636, [%rd635];
st.shared.u64 [%rd632], %rd636;
st.shared.u64 [%rd635], %rd633;
add.s64 %rd638, %rd35, %rd623;
ld.shared.u8 %rs103, [%rd638];
add.s64 %rd639, %rd35, %rd627;
ld.shared.u8 %rs104, [%rd639];
st.shared.u8 [%rd638], %rs104;
st.shared.u8 [%rd639], %rs103;

BB2_129:
bar.sync 0;
ld.shared.u32 %r128, [%rd294];
ld.shared.u32 %r129, [%rd296];
setp.le.s32	%p105, %r129, %r128;
@%p105 bra BB2_131;

cvt.u64.u32	%rd645, %r73;
add.s64 %rd647, %rd35, %rd645;
ld.shared.u8 %rs105, [%rd647];
mov.u32 %r1428, 1;
setp.ne.s16	%p106, %rs105, 0;
@%p106 bra BB2_132;

BB2_131:
cvt.u64.u32	%rd648, %r440;
add.s64 %rd650, %rd35, %rd648;
ld.shared.u8 %rs106, [%rd650];
setp.eq.s16	%p107, %rs106, 0;
selp.u32	%r1428, 1, 0, %p107;

BB2_132:
bfe.u32 %r715, %r16, 6, 1;
setp.ne.s32	%p108, %r1428, %r715;
@%p108 bra BB2_134;

cvt.u64.u32	%rd651, %r73;
st.shared.u32 [%rd296], %r128;
cvt.u64.u32	%rd655, %r440;
st.shared.u32 [%rd294], %r129;
mul.wide.u32 %rd658, %r73, 8;
add.s64 %rd660, %rd34, %rd658;
ld.shared.u64 %rd661, [%rd660];
mul.wide.u32 %rd662, %r440, 8;
add.s64 %rd663, %rd34, %rd662;
ld.shared.u64 %rd664, [%rd663];
st.shared.u64 [%rd660], %rd664;
st.shared.u64 [%rd663], %rd661;
add.s64 %rd666, %rd35, %rd651;
ld.shared.u8 %rs107, [%rd666];
add.s64 %rd667, %rd35, %rd655;
ld.shared.u8 %rs108, [%rd667];
st.shared.u8 [%rd666], %rs108;
st.shared.u8 [%rd667], %rs107;

BB2_134:
bar.sync 0;
ld.shared.u32 %r132, [%rd190];
ld.shared.u32 %r133, [%rd192];
setp.le.s32	%p109, %r133, %r132;
@%p109 bra BB2_136;

cvt.u64.u32	%rd673, %r55;
add.s64 %rd675, %rd35, %rd673;
ld.shared.u8 %rs109, [%rd675];
mov.u32 %r1429, 1;
setp.ne.s16	%p110, %rs109, 0;
@%p110 bra BB2_137;

BB2_136:
cvt.u64.u32	%rd676, %r364;
add.s64 %rd678, %rd35, %rd676;
ld.shared.u8 %rs110, [%rd678];
setp.eq.s16	%p111, %rs110, 0;
selp.u32	%r1429, 1, 0, %p111;

BB2_137:
bfe.u32 %r737, %r16, 6, 1;
setp.ne.s32	%p112, %r1429, %r737;
@%p112 bra BB2_139;

cvt.u64.u32	%rd679, %r55;
st.shared.u32 [%rd192], %r132;
cvt.u64.u32	%rd683, %r364;
st.shared.u32 [%rd190], %r133;
mul.wide.u32 %rd686, %r55, 8;
add.s64 %rd688, %rd34, %rd686;
ld.shared.u64 %rd689, [%rd688];
mul.wide.u32 %rd690, %r364, 8;
add.s64 %rd691, %rd34, %rd690;
ld.shared.u64 %rd692, [%rd691];
st.shared.u64 [%rd688], %rd692;
st.shared.u64 [%rd691], %rd689;
add.s64 %rd694, %rd35, %rd679;
ld.shared.u8 %rs111, [%rd694];
add.s64 %rd695, %rd35, %rd683;
ld.shared.u8 %rs112, [%rd695];
st.shared.u8 [%rd694], %rs112;
st.shared.u8 [%rd695], %rs111;

BB2_139:
bar.sync 0;
ld.shared.u32 %r136, [%rd114];
ld.shared.u32 %r137, [%rd116];
setp.le.s32	%p113, %r137, %r136;
@%p113 bra BB2_141;

cvt.u64.u32	%rd701, %r41;
add.s64 %rd703, %rd35, %rd701;
ld.shared.u8 %rs113, [%rd703];
mov.u32 %r1430, 1;
setp.ne.s16	%p114, %rs113, 0;
@%p114 bra BB2_142;

BB2_141:
cvt.u64.u32	%rd704, %r310;
add.s64 %rd706, %rd35, %rd704;
ld.shared.u8 %rs114, [%rd706];
setp.eq.s16	%p115, %rs114, 0;
selp.u32	%r1430, 1, 0, %p115;

BB2_142:
bfe.u32 %r759, %r16, 6, 1;
setp.ne.s32	%p116, %r1430, %r759;
@%p116 bra BB2_144;

cvt.u64.u32	%rd707, %r41;
st.shared.u32 [%rd116], %r136;
cvt.u64.u32	%rd711, %r310;
st.shared.u32 [%rd114], %r137;
mul.wide.u32 %rd714, %r41, 8;
add.s64 %rd716, %rd34, %rd714;
ld.shared.u64 %rd717, [%rd716];
mul.wide.u32 %rd718, %r310, 8;
add.s64 %rd719, %rd34, %rd718;
ld.shared.u64 %rd720, [%rd719];
st.shared.u64 [%rd716], %rd720;
st.shared.u64 [%rd719], %rd717;
add.s64 %rd722, %rd35, %rd707;
ld.shared.u8 %rs115, [%rd722];
add.s64 %rd723, %rd35, %rd711;
ld.shared.u8 %rs116, [%rd723];
st.shared.u8 [%rd722], %rs116;
st.shared.u8 [%rd723], %rs115;

BB2_144:
bar.sync 0;
ld.shared.u32 %r140, [%rd66];
ld.shared.u32 %r141, [%rd68];
setp.le.s32	%p117, %r141, %r140;
@%p117 bra BB2_146;

cvt.u64.u32	%rd729, %r31;
add.s64 %rd731, %rd35, %rd729;
ld.shared.u8 %rs117, [%rd731];
mov.u32 %r1431, 1;
setp.ne.s16	%p118, %rs117, 0;
@%p118 bra BB2_147;

BB2_146:
cvt.u64.u32	%rd732, %r278;
add.s64 %rd734, %rd35, %rd732;
ld.shared.u8 %rs118, [%rd734];
setp.eq.s16	%p119, %rs118, 0;
selp.u32	%r1431, 1, 0, %p119;

BB2_147:
bfe.u32 %r781, %r16, 6, 1;
setp.ne.s32	%p120, %r1431, %r781;
@%p120 bra BB2_149;

cvt.u64.u32	%rd735, %r31;
st.shared.u32 [%rd68], %r140;
cvt.u64.u32	%rd739, %r278;
st.shared.u32 [%rd66], %r141;
mul.wide.u32 %rd742, %r31, 8;
add.s64 %rd744, %rd34, %rd742;
ld.shared.u64 %rd745, [%rd744];
mul.wide.u32 %rd746, %r278, 8;
add.s64 %rd747, %rd34, %rd746;
ld.shared.u64 %rd748, [%rd747];
st.shared.u64 [%rd744], %rd748;
st.shared.u64 [%rd747], %rd745;
add.s64 %rd750, %rd35, %rd735;
ld.shared.u8 %rs119, [%rd750];
add.s64 %rd751, %rd35, %rd739;
ld.shared.u8 %rs120, [%rd751];
st.shared.u8 [%rd750], %rs120;
st.shared.u8 [%rd751], %rs119;

BB2_149:
bar.sync 0;
ld.shared.u32 %r144, [%rd46+4];
ld.shared.u32 %r145, [%rd46];
setp.le.s32	%p121, %r145, %r144;
@%p121 bra BB2_151;

cvt.u64.u32	%rd755, %r22;
add.s64 %rd757, %rd35, %rd755;
ld.shared.u8 %rs121, [%rd757];
mov.u32 %r1432, 1;
setp.ne.s16	%p122, %rs121, 0;
@%p122 bra BB2_152;

BB2_151:
cvt.u64.u32	%rd758, %r22;
add.s64 %rd760, %rd35, %rd758;
ld.shared.u8 %rs122, [%rd760+1];
setp.eq.s16	%p123, %rs122, 0;
selp.u32	%r1432, 1, 0, %p123;

BB2_152:
bfe.u32 %r795, %r16, 6, 1;
setp.ne.s32	%p124, %r1432, %r795;
@%p124 bra BB2_154;

cvt.u64.u32	%rd761, %r22;
st.shared.u32 [%rd46], %r144;
st.shared.u32 [%rd46+4], %r145;
mul.wide.u32 %rd765, %r22, 8;
add.s64 %rd767, %rd34, %rd765;
ld.shared.u64 %rd768, [%rd767];
ld.shared.u64 %rd769, [%rd767+8];
st.shared.u64 [%rd767], %rd769;
st.shared.u64 [%rd767+8], %rd768;
add.s64 %rd771, %rd35, %rd761;
ld.shared.u8 %rs123, [%rd771];
ld.shared.u8 %rs124, [%rd771+1];
st.shared.u8 [%rd771], %rs124;
st.shared.u8 [%rd771+1], %rs123;

BB2_154:
bar.sync 0;
mov.u64 %rd1543, _Z20bitonicSortKVInPlaceIilLin2ELin1E6GTCompIiEjLi1024EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3_$__cuda_local_var_181271_29_non_const_sharedKeys;
and.b32 %r798, %r16, 127;
sub.s32 %r151, %r22, %r798;
add.s32 %r800, %r151, 128;
mul.wide.u32 %rd772, %r800, 4;
add.s64 %rd774, %rd1543, %rd772;
mul.wide.u32 %rd775, %r151, 4;
add.s64 %rd776, %rd1543, %rd775;
ld.shared.u32 %r149, [%rd774];
ld.shared.u32 %r150, [%rd776];
setp.le.s32	%p125, %r150, %r149;
@%p125 bra BB2_156;

cvt.u64.u32	%rd777, %r151;
add.s64 %rd779, %rd35, %rd777;
ld.shared.u8 %rs125, [%rd779];
mov.u32 %r1433, 1;
setp.ne.s16	%p126, %rs125, 0;
@%p126 bra BB2_157;

BB2_156:
cvt.u64.u32	%rd780, %r800;
add.s64 %rd782, %rd35, %rd780;
ld.shared.u8 %rs126, [%rd782];
setp.eq.s16	%p127, %rs126, 0;
selp.u32	%r1433, 1, 0, %p127;

BB2_157:
bfe.u32 %r812, %r16, 7, 1;
setp.ne.s32	%p128, %r1433, %r812;
@%p128 bra BB2_159;

mul.wide.u32 %rd783, %r151, 8;
add.s64 %rd785, %rd34, %rd783;
mul.wide.u32 %rd786, %r800, 8;
add.s64 %rd787, %rd34, %rd786;
cvt.u64.u32	%rd788, %r151;
st.shared.u32 [%rd776], %r149;
cvt.u64.u32	%rd792, %r800;
st.shared.u32 [%rd774], %r150;
ld.shared.u64 %rd795, [%rd785];
ld.shared.u64 %rd796, [%rd787];
st.shared.u64 [%rd785], %rd796;
st.shared.u64 [%rd787], %rd795;
add.s64 %rd798, %rd35, %rd788;
ld.shared.u8 %rs127, [%rd798];
add.s64 %rd799, %rd35, %rd792;
ld.shared.u8 %rs128, [%rd799];
st.shared.u8 [%rd798], %rs128;
st.shared.u8 [%rd799], %rs127;

BB2_159:
bar.sync 0;
ld.shared.u32 %r154, [%rd586];
ld.shared.u32 %r155, [%rd588];
setp.le.s32	%p129, %r155, %r154;
@%p129 bra BB2_161;

cvt.u64.u32	%rd805, %r121;
add.s64 %rd807, %rd35, %rd805;
ld.shared.u8 %rs129, [%rd807];
mov.u32 %r1434, 1;
setp.ne.s16	%p130, %rs129, 0;
@%p130 bra BB2_162;

BB2_161:
cvt.u64.u32	%rd808, %r658;
add.s64 %rd810, %rd35, %rd808;
ld.shared.u8 %rs130, [%rd810];
setp.eq.s16	%p131, %rs130, 0;
selp.u32	%r1434, 1, 0, %p131;

BB2_162:
bfe.u32 %r835, %r16, 7, 1;
setp.ne.s32	%p132, %r1434, %r835;
@%p132 bra BB2_164;

cvt.u64.u32	%rd811, %r121;
st.shared.u32 [%rd588], %r154;
cvt.u64.u32	%rd815, %r658;
st.shared.u32 [%rd586], %r155;
mul.wide.u32 %rd818, %r121, 8;
add.s64 %rd820, %rd34, %rd818;
ld.shared.u64 %rd821, [%rd820];
mul.wide.u32 %rd822, %r658, 8;
add.s64 %rd823, %rd34, %rd822;
ld.shared.u64 %rd824, [%rd823];
st.shared.u64 [%rd820], %rd824;
st.shared.u64 [%rd823], %rd821;
add.s64 %rd826, %rd35, %rd811;
ld.shared.u8 %rs131, [%rd826];
add.s64 %rd827, %rd35, %rd815;
ld.shared.u8 %rs132, [%rd827];
st.shared.u8 [%rd826], %rs132;
st.shared.u8 [%rd827], %rs131;

BB2_164:
bar.sync 0;
ld.shared.u32 %r158, [%rd426];
ld.shared.u32 %r159, [%rd428];
setp.le.s32	%p133, %r159, %r158;
@%p133 bra BB2_166;

cvt.u64.u32	%rd833, %r95;
add.s64 %rd835, %rd35, %rd833;
ld.shared.u8 %rs133, [%rd835];
mov.u32 %r1435, 1;
setp.ne.s16	%p134, %rs133, 0;
@%p134 bra BB2_167;

BB2_166:
add.s32 %r1386, %r95, 32;
cvt.u64.u32	%rd836, %r1386;
add.s64 %rd838, %rd35, %rd836;
ld.shared.u8 %rs134, [%rd838];
setp.eq.s16	%p135, %rs134, 0;
selp.u32	%r1435, 1, 0, %p135;

BB2_167:
bfe.u32 %r857, %r16, 7, 1;
setp.ne.s32	%p136, %r1435, %r857;
@%p136 bra BB2_169;

add.s32 %r1395, %r95, 32;
cvt.u64.u32	%rd839, %r95;
st.shared.u32 [%rd428], %r158;
cvt.u64.u32	%rd843, %r1395;
st.shared.u32 [%rd426], %r159;
mul.wide.u32 %rd846, %r95, 8;
add.s64 %rd848, %rd34, %rd846;
ld.shared.u64 %rd849, [%rd848];
mul.wide.u32 %rd850, %r1395, 8;
add.s64 %rd851, %rd34, %rd850;
ld.shared.u64 %rd852, [%rd851];
st.shared.u64 [%rd848], %rd852;
st.shared.u64 [%rd851], %rd849;
add.s64 %rd854, %rd35, %rd839;
ld.shared.u8 %rs135, [%rd854];
add.s64 %rd855, %rd35, %rd843;
ld.shared.u8 %rs136, [%rd855];
st.shared.u8 [%rd854], %rs136;
st.shared.u8 [%rd855], %rs135;

BB2_169:
bar.sync 0;
ld.shared.u32 %r162, [%rd294];
ld.shared.u32 %r163, [%rd296];
setp.le.s32	%p137, %r163, %r162;
@%p137 bra BB2_171;

cvt.u64.u32	%rd861, %r73;
add.s64 %rd863, %rd35, %rd861;
ld.shared.u8 %rs137, [%rd863];
mov.u32 %r1436, 1;
setp.ne.s16	%p138, %rs137, 0;
@%p138 bra BB2_172;

BB2_171:
add.s32 %r1387, %r73, 16;
cvt.u64.u32	%rd864, %r1387;
add.s64 %rd866, %rd35, %rd864;
ld.shared.u8 %rs138, [%rd866];
setp.eq.s16	%p139, %rs138, 0;
selp.u32	%r1436, 1, 0, %p139;

BB2_172:
bfe.u32 %r879, %r16, 7, 1;
setp.ne.s32	%p140, %r1436, %r879;
@%p140 bra BB2_174;

add.s32 %r1394, %r73, 16;
cvt.u64.u32	%rd867, %r73;
st.shared.u32 [%rd296], %r162;
cvt.u64.u32	%rd871, %r1394;
st.shared.u32 [%rd294], %r163;
mul.wide.u32 %rd874, %r73, 8;
add.s64 %rd876, %rd34, %rd874;
ld.shared.u64 %rd877, [%rd876];
mul.wide.u32 %rd878, %r1394, 8;
add.s64 %rd879, %rd34, %rd878;
ld.shared.u64 %rd880, [%rd879];
st.shared.u64 [%rd876], %rd880;
st.shared.u64 [%rd879], %rd877;
add.s64 %rd882, %rd35, %rd867;
ld.shared.u8 %rs139, [%rd882];
add.s64 %rd883, %rd35, %rd871;
ld.shared.u8 %rs140, [%rd883];
st.shared.u8 [%rd882], %rs140;
st.shared.u8 [%rd883], %rs139;

BB2_174:
bar.sync 0;
ld.shared.u32 %r166, [%rd190];
ld.shared.u32 %r167, [%rd192];
setp.le.s32	%p141, %r167, %r166;
@%p141 bra BB2_176;

cvt.u64.u32	%rd889, %r55;
add.s64 %rd891, %rd35, %rd889;
ld.shared.u8 %rs141, [%rd891];
mov.u32 %r1437, 1;
setp.ne.s16	%p142, %rs141, 0;
@%p142 bra BB2_177;

BB2_176:
add.s32 %r1388, %r55, 8;
cvt.u64.u32	%rd892, %r1388;
add.s64 %rd894, %rd35, %rd892;
ld.shared.u8 %rs142, [%rd894];
setp.eq.s16	%p143, %rs142, 0;
selp.u32	%r1437, 1, 0, %p143;

BB2_177:
bfe.u32 %r901, %r16, 7, 1;
setp.ne.s32	%p144, %r1437, %r901;
@%p144 bra BB2_179;

add.s32 %r1393, %r55, 8;
cvt.u64.u32	%rd895, %r55;
st.shared.u32 [%rd192], %r166;
cvt.u64.u32	%rd899, %r1393;
st.shared.u32 [%rd190], %r167;
mul.wide.u32 %rd902, %r55, 8;
add.s64 %rd904, %rd34, %rd902;
ld.shared.u64 %rd905, [%rd904];
mul.wide.u32 %rd906, %r1393, 8;
add.s64 %rd907, %rd34, %rd906;
ld.shared.u64 %rd908, [%rd907];
st.shared.u64 [%rd904], %rd908;
st.shared.u64 [%rd907], %rd905;
add.s64 %rd910, %rd35, %rd895;
ld.shared.u8 %rs143, [%rd910];
add.s64 %rd911, %rd35, %rd899;
ld.shared.u8 %rs144, [%rd911];
st.shared.u8 [%rd910], %rs144;
st.shared.u8 [%rd911], %rs143;

BB2_179:
bar.sync 0;
ld.shared.u32 %r170, [%rd114];
ld.shared.u32 %r171, [%rd116];
setp.le.s32	%p145, %r171, %r170;
@%p145 bra BB2_181;

cvt.u64.u32	%rd917, %r41;
add.s64 %rd919, %rd35, %rd917;
ld.shared.u8 %rs145, [%rd919];
mov.u32 %r1438, 1;
setp.ne.s16	%p146, %rs145, 0;
@%p146 bra BB2_182;

BB2_181:
add.s32 %r1389, %r41, 4;
cvt.u64.u32	%rd920, %r1389;
add.s64 %rd922, %rd35, %rd920;
ld.shared.u8 %rs146, [%rd922];
setp.eq.s16	%p147, %rs146, 0;
selp.u32	%r1438, 1, 0, %p147;

BB2_182:
bfe.u32 %r923, %r16, 7, 1;
setp.ne.s32	%p148, %r1438, %r923;
@%p148 bra BB2_184;

add.s32 %r1392, %r41, 4;
cvt.u64.u32	%rd923, %r41;
st.shared.u32 [%rd116], %r170;
cvt.u64.u32	%rd927, %r1392;
st.shared.u32 [%rd114], %r171;
mul.wide.u32 %rd930, %r41, 8;
add.s64 %rd932, %rd34, %rd930;
ld.shared.u64 %rd933, [%rd932];
mul.wide.u32 %rd934, %r1392, 8;
add.s64 %rd935, %rd34, %rd934;
ld.shared.u64 %rd936, [%rd935];
st.shared.u64 [%rd932], %rd936;
st.shared.u64 [%rd935], %rd933;
add.s64 %rd938, %rd35, %rd923;
ld.shared.u8 %rs147, [%rd938];
add.s64 %rd939, %rd35, %rd927;
ld.shared.u8 %rs148, [%rd939];
st.shared.u8 [%rd938], %rs148;
st.shared.u8 [%rd939], %rs147;

BB2_184:
bar.sync 0;
ld.shared.u32 %r174, [%rd66];
ld.shared.u32 %r175, [%rd68];
setp.le.s32	%p149, %r175, %r174;
@%p149 bra BB2_186;

cvt.u64.u32	%rd945, %r31;
add.s64 %rd947, %rd35, %rd945;
ld.shared.u8 %rs149, [%rd947];
mov.u32 %r1439, 1;
setp.ne.s16	%p150, %rs149, 0;
@%p150 bra BB2_187;

BB2_186:
add.s32 %r1390, %r31, 2;
cvt.u64.u32	%rd948, %r1390;
add.s64 %rd950, %rd35, %rd948;
ld.shared.u8 %rs150, [%rd950];
setp.eq.s16	%p151, %rs150, 0;
selp.u32	%r1439, 1, 0, %p151;

BB2_187:
bfe.u32 %r945, %r16, 7, 1;
setp.ne.s32	%p152, %r1439, %r945;
@%p152 bra BB2_189;

add.s32 %r1391, %r31, 2;
cvt.u64.u32	%rd951, %r31;
st.shared.u32 [%rd68], %r174;
cvt.u64.u32	%rd955, %r1391;
st.shared.u32 [%rd66], %r175;
mul.wide.u32 %rd958, %r31, 8;
add.s64 %rd960, %rd34, %rd958;
ld.shared.u64 %rd961, [%rd960];
mul.wide.u32 %rd962, %r1391, 8;
add.s64 %rd963, %rd34, %rd962;
ld.shared.u64 %rd964, [%rd963];
st.shared.u64 [%rd960], %rd964;
st.shared.u64 [%rd963], %rd961;
add.s64 %rd966, %rd35, %rd951;
ld.shared.u8 %rs151, [%rd966];
add.s64 %rd967, %rd35, %rd955;
ld.shared.u8 %rs152, [%rd967];
st.shared.u8 [%rd966], %rs152;
st.shared.u8 [%rd967], %rs151;

BB2_189:
bar.sync 0;
ld.shared.u32 %r178, [%rd46+4];
ld.shared.u32 %r179, [%rd46];
setp.le.s32	%p153, %r179, %r178;
@%p153 bra BB2_191;

cvt.u64.u32	%rd971, %r22;
add.s64 %rd973, %rd35, %rd971;
ld.shared.u8 %rs153, [%rd973];
mov.u32 %r1440, 1;
setp.ne.s16	%p154, %rs153, 0;
@%p154 bra BB2_192;

BB2_191:
cvt.u64.u32	%rd974, %r22;
add.s64 %rd976, %rd35, %rd974;
ld.shared.u8 %rs154, [%rd976+1];
setp.eq.s16	%p155, %rs154, 0;
selp.u32	%r1440, 1, 0, %p155;

BB2_192:
bfe.u32 %r959, %r16, 7, 1;
setp.ne.s32	%p156, %r1440, %r959;
@%p156 bra BB2_194;

cvt.u64.u32	%rd977, %r22;
st.shared.u32 [%rd46], %r178;
st.shared.u32 [%rd46+4], %r179;
mul.wide.u32 %rd981, %r22, 8;
add.s64 %rd983, %rd34, %rd981;
ld.shared.u64 %rd984, [%rd983];
ld.shared.u64 %rd985, [%rd983+8];
st.shared.u64 [%rd983], %rd985;
st.shared.u64 [%rd983+8], %rd984;
add.s64 %rd987, %rd35, %rd977;
ld.shared.u8 %rs155, [%rd987];
ld.shared.u8 %rs156, [%rd987+1];
st.shared.u8 [%rd987], %rs156;
st.shared.u8 [%rd987+1], %rs155;

BB2_194:
bar.sync 0;
mov.u64 %rd1535, _Z20bitonicSortKVInPlaceIilLin2ELin1E6GTCompIiEjLi1024EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3_$__cuda_local_var_181271_29_non_const_sharedKeys;
and.b32 %r962, %r16, 255;
sub.s32 %r185, %r22, %r962;
add.s32 %r964, %r185, 256;
mul.wide.u32 %rd988, %r964, 4;
add.s64 %rd990, %rd1535, %rd988;
mul.wide.u32 %rd991, %r185, 4;
add.s64 %rd992, %rd1535, %rd991;
ld.shared.u32 %r183, [%rd990];
ld.shared.u32 %r184, [%rd992];
setp.le.s32	%p157, %r184, %r183;
@%p157 bra BB2_196;

cvt.u64.u32	%rd993, %r185;
add.s64 %rd995, %rd35, %rd993;
ld.shared.u8 %rs157, [%rd995];
mov.u32 %r1441, 1;
setp.ne.s16	%p158, %rs157, 0;
@%p158 bra BB2_197;

BB2_196:
add.s32 %r1372, %r185, 256;
cvt.u64.u32	%rd996, %r1372;
add.s64 %rd998, %rd35, %rd996;
ld.shared.u8 %rs158, [%rd998];
setp.eq.s16	%p159, %rs158, 0;
selp.u32	%r1441, 1, 0, %p159;

BB2_197:
bfe.u32 %r976, %r16, 8, 1;
setp.ne.s32	%p160, %r1441, %r976;
@%p160 bra BB2_199;

mul.wide.u32 %rd1549, %r185, 4;
mov.u64 %rd1548, _Z20bitonicSortKVInPlaceIilLin2ELin1E6GTCompIiEjLi1024EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3_$__cuda_local_var_181271_29_non_const_sharedKeys;
add.s64 %rd1547, %rd1548, %rd1549;
add.s32 %r1381, %r185, 256;
mul.wide.u32 %rd999, %r185, 8;
add.s64 %rd1001, %rd34, %rd999;
mul.wide.u32 %rd1002, %r1381, 8;
add.s64 %rd1003, %rd34, %rd1002;
cvt.u64.u32	%rd1004, %r185;
st.shared.u32 [%rd1547], %r183;
cvt.u64.u32	%rd1008, %r1381;
st.shared.u32 [%rd990], %r184;
ld.shared.u64 %rd1011, [%rd1001];
ld.shared.u64 %rd1012, [%rd1003];
st.shared.u64 [%rd1001], %rd1012;
st.shared.u64 [%rd1003], %rd1011;
add.s64 %rd1014, %rd35, %rd1004;
ld.shared.u8 %rs159, [%rd1014];
add.s64 %rd1015, %rd35, %rd1008;
ld.shared.u8 %rs160, [%rd1015];
st.shared.u8 [%rd1014], %rs160;
st.shared.u8 [%rd1015], %rs159;

BB2_199:
bar.sync 0;
ld.shared.u32 %r188, [%rd774];
ld.shared.u32 %r189, [%rd776];
setp.le.s32	%p161, %r189, %r188;
@%p161 bra BB2_201;

cvt.u64.u32	%rd1021, %r151;
add.s64 %rd1023, %rd35, %rd1021;
ld.shared.u8 %rs161, [%rd1023];
mov.u32 %r1442, 1;
setp.ne.s16	%p162, %rs161, 0;
@%p162 bra BB2_202;

BB2_201:
add.s32 %r1366, %r151, 128;
cvt.u64.u32	%rd1024, %r1366;
add.s64 %rd1026, %rd35, %rd1024;
ld.shared.u8 %rs162, [%rd1026];
setp.eq.s16	%p163, %rs162, 0;
selp.u32	%r1442, 1, 0, %p163;

BB2_202:
bfe.u32 %r999, %r16, 8, 1;
setp.ne.s32	%p164, %r1442, %r999;
@%p164 bra BB2_204;

add.s32 %r1367, %r151, 128;
cvt.u64.u32	%rd1027, %r151;
st.shared.u32 [%rd776], %r188;
cvt.u64.u32	%rd1031, %r1367;
st.shared.u32 [%rd774], %r189;
mul.wide.u32 %rd1034, %r151, 8;
add.s64 %rd1036, %rd34, %rd1034;
ld.shared.u64 %rd1037, [%rd1036];
mul.wide.u32 %rd1038, %r1367, 8;
add.s64 %rd1039, %rd34, %rd1038;
ld.shared.u64 %rd1040, [%rd1039];
st.shared.u64 [%rd1036], %rd1040;
st.shared.u64 [%rd1039], %rd1037;
add.s64 %rd1042, %rd35, %rd1027;
ld.shared.u8 %rs163, [%rd1042];
add.s64 %rd1043, %rd35, %rd1031;
ld.shared.u8 %rs164, [%rd1043];
st.shared.u8 [%rd1042], %rs164;
st.shared.u8 [%rd1043], %rs163;

BB2_204:
bar.sync 0;
ld.shared.u32 %r192, [%rd586];
ld.shared.u32 %r193, [%rd588];
setp.le.s32	%p165, %r193, %r192;
@%p165 bra BB2_206;

cvt.u64.u32	%rd1049, %r121;
add.s64 %rd1051, %rd35, %rd1049;
ld.shared.u8 %rs165, [%rd1051];
mov.u32 %r1443, 1;
setp.ne.s16	%p166, %rs165, 0;
@%p166 bra BB2_207;

BB2_206:
add.s32 %r1368, %r121, 64;
cvt.u64.u32	%rd1052, %r1368;
add.s64 %rd1054, %rd35, %rd1052;
ld.shared.u8 %rs166, [%rd1054];
setp.eq.s16	%p167, %rs166, 0;
selp.u32	%r1443, 1, 0, %p167;

BB2_207:
bfe.u32 %r1021, %r16, 8, 1;
setp.ne.s32	%p168, %r1443, %r1021;
@%p168 bra BB2_209;

add.s32 %r1369, %r121, 64;
cvt.u64.u32	%rd1055, %r121;
st.shared.u32 [%rd588], %r192;
cvt.u64.u32	%rd1059, %r1369;
st.shared.u32 [%rd586], %r193;
mul.wide.u32 %rd1062, %r121, 8;
add.s64 %rd1064, %rd34, %rd1062;
ld.shared.u64 %rd1065, [%rd1064];
mul.wide.u32 %rd1066, %r1369, 8;
add.s64 %rd1067, %rd34, %rd1066;
ld.shared.u64 %rd1068, [%rd1067];
st.shared.u64 [%rd1064], %rd1068;
st.shared.u64 [%rd1067], %rd1065;
add.s64 %rd1070, %rd35, %rd1055;
ld.shared.u8 %rs167, [%rd1070];
add.s64 %rd1071, %rd35, %rd1059;
ld.shared.u8 %rs168, [%rd1071];
st.shared.u8 [%rd1070], %rs168;
st.shared.u8 [%rd1071], %rs167;

BB2_209:
bar.sync 0;
ld.shared.u32 %r196, [%rd426];
ld.shared.u32 %r197, [%rd428];
setp.le.s32	%p169, %r197, %r196;
@%p169 bra BB2_211;

cvt.u64.u32	%rd1077, %r95;
add.s64 %rd1079, %rd35, %rd1077;
ld.shared.u8 %rs169, [%rd1079];
mov.u32 %r1444, 1;
setp.ne.s16	%p170, %rs169, 0;
@%p170 bra BB2_212;

BB2_211:
add.s32 %r1370, %r95, 32;
cvt.u64.u32	%rd1080, %r1370;
add.s64 %rd1082, %rd35, %rd1080;
ld.shared.u8 %rs170, [%rd1082];
setp.eq.s16	%p171, %rs170, 0;
selp.u32	%r1444, 1, 0, %p171;

BB2_212:
bfe.u32 %r1043, %r16, 8, 1;
setp.ne.s32	%p172, %r1444, %r1043;
@%p172 bra BB2_214;

add.s32 %r1371, %r95, 32;
cvt.u64.u32	%rd1083, %r95;
st.shared.u32 [%rd428], %r196;
cvt.u64.u32	%rd1087, %r1371;
st.shared.u32 [%rd426], %r197;
mul.wide.u32 %rd1090, %r95, 8;
add.s64 %rd1092, %rd34, %rd1090;
ld.shared.u64 %rd1093, [%rd1092];
mul.wide.u32 %rd1094, %r1371, 8;
add.s64 %rd1095, %rd34, %rd1094;
ld.shared.u64 %rd1096, [%rd1095];
st.shared.u64 [%rd1092], %rd1096;
st.shared.u64 [%rd1095], %rd1093;
add.s64 %rd1098, %rd35, %rd1083;
ld.shared.u8 %rs171, [%rd1098];
add.s64 %rd1099, %rd35, %rd1087;
ld.shared.u8 %rs172, [%rd1099];
st.shared.u8 [%rd1098], %rs172;
st.shared.u8 [%rd1099], %rs171;

BB2_214:
bar.sync 0;
ld.shared.u32 %r200, [%rd294];
ld.shared.u32 %r201, [%rd296];
setp.le.s32	%p173, %r201, %r200;
@%p173 bra BB2_216;

cvt.u64.u32	%rd1105, %r73;
add.s64 %rd1107, %rd35, %rd1105;
ld.shared.u8 %rs173, [%rd1107];
mov.u32 %r1445, 1;
setp.ne.s16	%p174, %rs173, 0;
@%p174 bra BB2_217;

BB2_216:
add.s32 %r1373, %r73, 16;
cvt.u64.u32	%rd1108, %r1373;
add.s64 %rd1110, %rd35, %rd1108;
ld.shared.u8 %rs174, [%rd1110];
setp.eq.s16	%p175, %rs174, 0;
selp.u32	%r1445, 1, 0, %p175;

BB2_217:
bfe.u32 %r1065, %r16, 8, 1;
setp.ne.s32	%p176, %r1445, %r1065;
@%p176 bra BB2_219;

add.s32 %r1380, %r73, 16;
cvt.u64.u32	%rd1111, %r73;
st.shared.u32 [%rd296], %r200;
cvt.u64.u32	%rd1115, %r1380;
st.shared.u32 [%rd294], %r201;
mul.wide.u32 %rd1118, %r73, 8;
add.s64 %rd1120, %rd34, %rd1118;
ld.shared.u64 %rd1121, [%rd1120];
mul.wide.u32 %rd1122, %r1380, 8;
add.s64 %rd1123, %rd34, %rd1122;
ld.shared.u64 %rd1124, [%rd1123];
st.shared.u64 [%rd1120], %rd1124;
st.shared.u64 [%rd1123], %rd1121;
add.s64 %rd1126, %rd35, %rd1111;
ld.shared.u8 %rs175, [%rd1126];
add.s64 %rd1127, %rd35, %rd1115;
ld.shared.u8 %rs176, [%rd1127];
st.shared.u8 [%rd1126], %rs176;
st.shared.u8 [%rd1127], %rs175;

BB2_219:
bar.sync 0;
ld.shared.u32 %r204, [%rd190];
ld.shared.u32 %r205, [%rd192];
setp.le.s32	%p177, %r205, %r204;
@%p177 bra BB2_221;

cvt.u64.u32	%rd1133, %r55;
add.s64 %rd1135, %rd35, %rd1133;
ld.shared.u8 %rs177, [%rd1135];
mov.u32 %r1446, 1;
setp.ne.s16	%p178, %rs177, 0;
@%p178 bra BB2_222;

BB2_221:
add.s32 %r1374, %r55, 8;
cvt.u64.u32	%rd1136, %r1374;
add.s64 %rd1138, %rd35, %rd1136;
ld.shared.u8 %rs178, [%rd1138];
setp.eq.s16	%p179, %rs178, 0;
selp.u32	%r1446, 1, 0, %p179;

BB2_222:
bfe.u32 %r1087, %r16, 8, 1;
setp.ne.s32	%p180, %r1446, %r1087;
@%p180 bra BB2_224;

add.s32 %r1379, %r55, 8;
cvt.u64.u32	%rd1139, %r55;
st.shared.u32 [%rd192], %r204;
cvt.u64.u32	%rd1143, %r1379;
st.shared.u32 [%rd190], %r205;
mul.wide.u32 %rd1146, %r55, 8;
add.s64 %rd1148, %rd34, %rd1146;
ld.shared.u64 %rd1149, [%rd1148];
mul.wide.u32 %rd1150, %r1379, 8;
add.s64 %rd1151, %rd34, %rd1150;
ld.shared.u64 %rd1152, [%rd1151];
st.shared.u64 [%rd1148], %rd1152;
st.shared.u64 [%rd1151], %rd1149;
add.s64 %rd1154, %rd35, %rd1139;
ld.shared.u8 %rs179, [%rd1154];
add.s64 %rd1155, %rd35, %rd1143;
ld.shared.u8 %rs180, [%rd1155];
st.shared.u8 [%rd1154], %rs180;
st.shared.u8 [%rd1155], %rs179;

BB2_224:
bar.sync 0;
ld.shared.u32 %r208, [%rd114];
ld.shared.u32 %r209, [%rd116];
setp.le.s32	%p181, %r209, %r208;
@%p181 bra BB2_226;

cvt.u64.u32	%rd1161, %r41;
add.s64 %rd1163, %rd35, %rd1161;
ld.shared.u8 %rs181, [%rd1163];
mov.u32 %r1447, 1;
setp.ne.s16	%p182, %rs181, 0;
@%p182 bra BB2_227;

BB2_226:
add.s32 %r1375, %r41, 4;
cvt.u64.u32	%rd1164, %r1375;
add.s64 %rd1166, %rd35, %rd1164;
ld.shared.u8 %rs182, [%rd1166];
setp.eq.s16	%p183, %rs182, 0;
selp.u32	%r1447, 1, 0, %p183;

BB2_227:
bfe.u32 %r1109, %r16, 8, 1;
setp.ne.s32	%p184, %r1447, %r1109;
@%p184 bra BB2_229;

add.s32 %r1378, %r41, 4;
cvt.u64.u32	%rd1167, %r41;
st.shared.u32 [%rd116], %r208;
cvt.u64.u32	%rd1171, %r1378;
st.shared.u32 [%rd114], %r209;
mul.wide.u32 %rd1174, %r41, 8;
add.s64 %rd1176, %rd34, %rd1174;
ld.shared.u64 %rd1177, [%rd1176];
mul.wide.u32 %rd1178, %r1378, 8;
add.s64 %rd1179, %rd34, %rd1178;
ld.shared.u64 %rd1180, [%rd1179];
st.shared.u64 [%rd1176], %rd1180;
st.shared.u64 [%rd1179], %rd1177;
add.s64 %rd1182, %rd35, %rd1167;
ld.shared.u8 %rs183, [%rd1182];
add.s64 %rd1183, %rd35, %rd1171;
ld.shared.u8 %rs184, [%rd1183];
st.shared.u8 [%rd1182], %rs184;
st.shared.u8 [%rd1183], %rs183;

BB2_229:
bar.sync 0;
ld.shared.u32 %r212, [%rd66];
ld.shared.u32 %r213, [%rd68];
setp.le.s32	%p185, %r213, %r212;
@%p185 bra BB2_231;

cvt.u64.u32	%rd1189, %r31;
add.s64 %rd1191, %rd35, %rd1189;
ld.shared.u8 %rs185, [%rd1191];
mov.u32 %r1448, 1;
setp.ne.s16	%p186, %rs185, 0;
@%p186 bra BB2_232;

BB2_231:
add.s32 %r1376, %r31, 2;
cvt.u64.u32	%rd1192, %r1376;
add.s64 %rd1194, %rd35, %rd1192;
ld.shared.u8 %rs186, [%rd1194];
setp.eq.s16	%p187, %rs186, 0;
selp.u32	%r1448, 1, 0, %p187;

BB2_232:
mov.u32 %r1382, %tid.x;
bfe.u32 %r1131, %r1382, 8, 1;
setp.ne.s32	%p188, %r1448, %r1131;
@%p188 bra BB2_234;

add.s32 %r1377, %r31, 2;
cvt.u64.u32	%rd1195, %r31;
st.shared.u32 [%rd68], %r212;
cvt.u64.u32	%rd1199, %r1377;
st.shared.u32 [%rd66], %r213;
mul.wide.u32 %rd1202, %r31, 8;
add.s64 %rd1204, %rd34, %rd1202;
ld.shared.u64 %rd1205, [%rd1204];
mul.wide.u32 %rd1206, %r1377, 8;
add.s64 %rd1207, %rd34, %rd1206;
ld.shared.u64 %rd1208, [%rd1207];
st.shared.u64 [%rd1204], %rd1208;
st.shared.u64 [%rd1207], %rd1205;
add.s64 %rd1210, %rd35, %rd1195;
ld.shared.u8 %rs187, [%rd1210];
add.s64 %rd1211, %rd35, %rd1199;
ld.shared.u8 %rs188, [%rd1211];
st.shared.u8 [%rd1210], %rs188;
st.shared.u8 [%rd1211], %rs187;

BB2_234:
bar.sync 0;
ld.shared.u32 %r216, [%rd46+4];
ld.shared.u32 %r217, [%rd46];
setp.le.s32	%p189, %r217, %r216;
@%p189 bra BB2_236;

cvt.u64.u32	%rd1215, %r22;
add.s64 %rd1217, %rd35, %rd1215;
ld.shared.u8 %rs189, [%rd1217];
mov.u32 %r1449, 1;
setp.ne.s16	%p190, %rs189, 0;
@%p190 bra BB2_237;

BB2_236:
cvt.u64.u32	%rd1218, %r22;
add.s64 %rd1220, %rd35, %rd1218;
ld.shared.u8 %rs190, [%rd1220+1];
setp.eq.s16	%p191, %rs190, 0;
selp.u32	%r1449, 1, 0, %p191;

BB2_237:
mov.u32 %r1383, %tid.x;
bfe.u32 %r1145, %r1383, 8, 1;
setp.ne.s32	%p192, %r1449, %r1145;
@%p192 bra BB2_239;

cvt.u64.u32	%rd1221, %r22;
st.shared.u32 [%rd46], %r216;
st.shared.u32 [%rd46+4], %r217;
mul.wide.u32 %rd1225, %r22, 8;
add.s64 %rd1227, %rd34, %rd1225;
ld.shared.u64 %rd1228, [%rd1227];
ld.shared.u64 %rd1229, [%rd1227+8];
st.shared.u64 [%rd1227], %rd1229;
st.shared.u64 [%rd1227+8], %rd1228;
add.s64 %rd1231, %rd35, %rd1221;
ld.shared.u8 %rs191, [%rd1231];
ld.shared.u8 %rs192, [%rd1231+1];
st.shared.u8 [%rd1231], %rs192;
st.shared.u8 [%rd1231+1], %rs191;

BB2_239:
bar.sync 0;
mov.u32 %r1384, %tid.x;
mov.u64 %rd1536, _Z20bitonicSortKVInPlaceIilLin2ELin1E6GTCompIiEjLi1024EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3_$__cuda_local_var_181271_29_non_const_sharedKeys;
and.b32 %r1148, %r1384, 511;
sub.s32 %r1149, %r22, %r1148;
add.s32 %r1150, %r1149, 512;
mul.wide.u32 %rd1232, %r1150, 4;
add.s64 %rd1234, %rd1536, %rd1232;
mul.wide.u32 %rd1235, %r1149, 4;
add.s64 %rd1236, %rd1536, %rd1235;
ld.shared.u32 %r222, [%rd1234];
ld.shared.u32 %r223, [%rd1236];
setp.le.s32	%p193, %r223, %r222;
@%p193 bra BB2_241;

cvt.u64.u32	%rd1237, %r1149;
add.s64 %rd1239, %rd35, %rd1237;
ld.shared.u8 %rs193, [%rd1239];
setp.ne.s16	%p194, %rs193, 0;
@%p194 bra BB2_243;

BB2_241:
add.s32 %r1385, %r1149, 512;
cvt.u64.u32	%rd1240, %r1385;
add.s64 %rd1242, %rd35, %rd1240;
ld.shared.u8 %rs1, [%rd1242];
setp.eq.s16	%p195, %rs1, 0;
@%p195 bra BB2_243;

mul.wide.u32 %rd1539, %r1150, 4;
mov.u64 %rd1538, _Z20bitonicSortKVInPlaceIilLin2ELin1E6GTCompIiEjLi1024EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3_$__cuda_local_var_181271_29_non_const_sharedKeys;
add.s64 %rd1537, %rd1538, %rd1539;
mul.wide.u32 %rd1534, %r1149, 4;
mov.u64 %rd1533, _Z20bitonicSortKVInPlaceIilLin2ELin1E6GTCompIiEjLi1024EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3_$__cuda_local_var_181271_29_non_const_sharedKeys;
add.s64 %rd1532, %rd1533, %rd1534;
add.s32 %r1337, %r1149, 512;
cvt.u64.u32	%rd1243, %r1149;
st.shared.u32 [%rd1532], %r222;
st.shared.u32 [%rd1537], %r223;
mul.wide.u32 %rd1250, %r1149, 8;
add.s64 %rd1252, %rd34, %rd1250;
ld.shared.u64 %rd1253, [%rd1252];
mul.wide.u32 %rd1254, %r1337, 8;
add.s64 %rd1255, %rd34, %rd1254;
ld.shared.u64 %rd1256, [%rd1255];
st.shared.u64 [%rd1252], %rd1256;
st.shared.u64 [%rd1255], %rd1253;
add.s64 %rd1258, %rd35, %rd1243;
ld.shared.u8 %rs194, [%rd1258];
st.shared.u8 [%rd1258], %rs1;
st.shared.u8 [%rd1242], %rs194;

BB2_243:
bar.sync 0;
mul.wide.u32 %rd1546, %r185, 4;
mov.u64 %rd1545, _Z20bitonicSortKVInPlaceIilLin2ELin1E6GTCompIiEjLi1024EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3_$__cuda_local_var_181271_29_non_const_sharedKeys;
add.s64 %rd1544, %rd1545, %rd1546;
ld.shared.u32 %r224, [%rd990];
ld.shared.u32 %r225, [%rd1544];
setp.le.s32	%p196, %r225, %r224;
@%p196 bra BB2_245;

cvt.u64.u32	%rd1265, %r185;
add.s64 %rd1267, %rd35, %rd1265;
ld.shared.u8 %rs195, [%rd1267];
setp.ne.s16	%p197, %rs195, 0;
@%p197 bra BB2_247;

BB2_245:
add.s32 %r1338, %r185, 256;
cvt.u64.u32	%rd1268, %r1338;
add.s64 %rd1270, %rd35, %rd1268;
ld.shared.u8 %rs2, [%rd1270];
setp.eq.s16	%p198, %rs2, 0;
@%p198 bra BB2_247;

mul.wide.u32 %rd1542, %r185, 4;
mov.u64 %rd1541, _Z20bitonicSortKVInPlaceIilLin2ELin1E6GTCompIiEjLi1024EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3_$__cuda_local_var_181271_29_non_const_sharedKeys;
add.s64 %rd1540, %rd1541, %rd1542;
add.s32 %r1339, %r185, 256;
cvt.u64.u32	%rd1271, %r185;
st.shared.u32 [%rd1540], %r224;
st.shared.u32 [%rd990], %r225;
mul.wide.u32 %rd1278, %r185, 8;
add.s64 %rd1280, %rd34, %rd1278;
ld.shared.u64 %rd1281, [%rd1280];
mul.wide.u32 %rd1282, %r1339, 8;
add.s64 %rd1283, %rd34, %rd1282;
ld.shared.u64 %rd1284, [%rd1283];
st.shared.u64 [%rd1280], %rd1284;
st.shared.u64 [%rd1283], %rd1281;
add.s64 %rd1286, %rd35, %rd1271;
ld.shared.u8 %rs196, [%rd1286];
st.shared.u8 [%rd1286], %rs2;
st.shared.u8 [%rd1270], %rs196;

BB2_247:
bar.sync 0;
ld.shared.u32 %r226, [%rd774];
ld.shared.u32 %r227, [%rd776];
setp.le.s32	%p199, %r227, %r226;
@%p199 bra BB2_249;

cvt.u64.u32	%rd1293, %r151;
add.s64 %rd1295, %rd35, %rd1293;
ld.shared.u8 %rs197, [%rd1295];
setp.ne.s16	%p200, %rs197, 0;
@%p200 bra BB2_251;

BB2_249:
add.s32 %r1340, %r151, 128;
cvt.u64.u32	%rd1296, %r1340;
add.s64 %rd1298, %rd35, %rd1296;
ld.shared.u8 %rs3, [%rd1298];
setp.eq.s16	%p201, %rs3, 0;
@%p201 bra BB2_251;

add.s32 %r1341, %r151, 128;
cvt.u64.u32	%rd1299, %r151;
st.shared.u32 [%rd776], %r226;
st.shared.u32 [%rd774], %r227;
mul.wide.u32 %rd1306, %r151, 8;
add.s64 %rd1308, %rd34, %rd1306;
ld.shared.u64 %rd1309, [%rd1308];
mul.wide.u32 %rd1310, %r1341, 8;
add.s64 %rd1311, %rd34, %rd1310;
ld.shared.u64 %rd1312, [%rd1311];
st.shared.u64 [%rd1308], %rd1312;
st.shared.u64 [%rd1311], %rd1309;
add.s64 %rd1314, %rd35, %rd1299;
ld.shared.u8 %rs198, [%rd1314];
st.shared.u8 [%rd1314], %rs3;
st.shared.u8 [%rd1298], %rs198;

BB2_251:
bar.sync 0;
ld.shared.u32 %r228, [%rd586];
ld.shared.u32 %r229, [%rd588];
setp.le.s32	%p202, %r229, %r228;
@%p202 bra BB2_253;

cvt.u64.u32	%rd1321, %r121;
add.s64 %rd1323, %rd35, %rd1321;
ld.shared.u8 %rs199, [%rd1323];
setp.ne.s16	%p203, %rs199, 0;
@%p203 bra BB2_255;

BB2_253:
add.s32 %r1342, %r121, 64;
cvt.u64.u32	%rd1324, %r1342;
add.s64 %rd1326, %rd35, %rd1324;
ld.shared.u8 %rs4, [%rd1326];
setp.eq.s16	%p204, %rs4, 0;
@%p204 bra BB2_255;

add.s32 %r1343, %r121, 64;
cvt.u64.u32	%rd1327, %r121;
st.shared.u32 [%rd588], %r228;
st.shared.u32 [%rd586], %r229;
mul.wide.u32 %rd1334, %r121, 8;
add.s64 %rd1336, %rd34, %rd1334;
ld.shared.u64 %rd1337, [%rd1336];
mul.wide.u32 %rd1338, %r1343, 8;
add.s64 %rd1339, %rd34, %rd1338;
ld.shared.u64 %rd1340, [%rd1339];
st.shared.u64 [%rd1336], %rd1340;
st.shared.u64 [%rd1339], %rd1337;
add.s64 %rd1342, %rd35, %rd1327;
ld.shared.u8 %rs200, [%rd1342];
st.shared.u8 [%rd1342], %rs4;
st.shared.u8 [%rd1326], %rs200;

BB2_255:
bar.sync 0;
ld.shared.u32 %r230, [%rd426];
ld.shared.u32 %r231, [%rd428];
setp.le.s32	%p205, %r231, %r230;
@%p205 bra BB2_257;

cvt.u64.u32	%rd1349, %r95;
add.s64 %rd1351, %rd35, %rd1349;
ld.shared.u8 %rs201, [%rd1351];
setp.ne.s16	%p206, %rs201, 0;
@%p206 bra BB2_259;

BB2_257:
add.s32 %r1344, %r95, 32;
cvt.u64.u32	%rd1352, %r1344;
add.s64 %rd1354, %rd35, %rd1352;
ld.shared.u8 %rs5, [%rd1354];
setp.eq.s16	%p207, %rs5, 0;
@%p207 bra BB2_259;

add.s32 %r1345, %r95, 32;
cvt.u64.u32	%rd1355, %r95;
st.shared.u32 [%rd428], %r230;
st.shared.u32 [%rd426], %r231;
mul.wide.u32 %rd1362, %r95, 8;
add.s64 %rd1364, %rd34, %rd1362;
ld.shared.u64 %rd1365, [%rd1364];
mul.wide.u32 %rd1366, %r1345, 8;
add.s64 %rd1367, %rd34, %rd1366;
ld.shared.u64 %rd1368, [%rd1367];
st.shared.u64 [%rd1364], %rd1368;
st.shared.u64 [%rd1367], %rd1365;
add.s64 %rd1370, %rd35, %rd1355;
ld.shared.u8 %rs202, [%rd1370];
st.shared.u8 [%rd1370], %rs5;
st.shared.u8 [%rd1354], %rs202;

BB2_259:
bar.sync 0;
ld.shared.u32 %r232, [%rd294];
ld.shared.u32 %r233, [%rd296];
setp.le.s32	%p208, %r233, %r232;
@%p208 bra BB2_261;

cvt.u64.u32	%rd1377, %r73;
add.s64 %rd1379, %rd35, %rd1377;
ld.shared.u8 %rs203, [%rd1379];
setp.ne.s16	%p209, %rs203, 0;
@%p209 bra BB2_263;

BB2_261:
add.s32 %r1346, %r73, 16;
cvt.u64.u32	%rd1380, %r1346;
add.s64 %rd1382, %rd35, %rd1380;
ld.shared.u8 %rs6, [%rd1382];
setp.eq.s16	%p210, %rs6, 0;
@%p210 bra BB2_263;

add.s32 %r1347, %r73, 16;
cvt.u64.u32	%rd1383, %r73;
st.shared.u32 [%rd296], %r232;
st.shared.u32 [%rd294], %r233;
mul.wide.u32 %rd1390, %r73, 8;
add.s64 %rd1392, %rd34, %rd1390;
ld.shared.u64 %rd1393, [%rd1392];
mul.wide.u32 %rd1394, %r1347, 8;
add.s64 %rd1395, %rd34, %rd1394;
ld.shared.u64 %rd1396, [%rd1395];
st.shared.u64 [%rd1392], %rd1396;
st.shared.u64 [%rd1395], %rd1393;
add.s64 %rd1398, %rd35, %rd1383;
ld.shared.u8 %rs204, [%rd1398];
st.shared.u8 [%rd1398], %rs6;
st.shared.u8 [%rd1382], %rs204;

BB2_263:
bar.sync 0;
ld.shared.u32 %r234, [%rd190];
ld.shared.u32 %r235, [%rd192];
setp.le.s32	%p211, %r235, %r234;
@%p211 bra BB2_265;

cvt.u64.u32	%rd1405, %r55;
add.s64 %rd1407, %rd35, %rd1405;
ld.shared.u8 %rs205, [%rd1407];
setp.ne.s16	%p212, %rs205, 0;
@%p212 bra BB2_267;

BB2_265:
add.s32 %r1348, %r55, 8;
cvt.u64.u32	%rd1408, %r1348;
add.s64 %rd1410, %rd35, %rd1408;
ld.shared.u8 %rs7, [%rd1410];
setp.eq.s16	%p213, %rs7, 0;
@%p213 bra BB2_267;

add.s32 %r1349, %r55, 8;
cvt.u64.u32	%rd1411, %r55;
st.shared.u32 [%rd192], %r234;
st.shared.u32 [%rd190], %r235;
mul.wide.u32 %rd1418, %r55, 8;
add.s64 %rd1420, %rd34, %rd1418;
ld.shared.u64 %rd1421, [%rd1420];
mul.wide.u32 %rd1422, %r1349, 8;
add.s64 %rd1423, %rd34, %rd1422;
ld.shared.u64 %rd1424, [%rd1423];
st.shared.u64 [%rd1420], %rd1424;
st.shared.u64 [%rd1423], %rd1421;
add.s64 %rd1426, %rd35, %rd1411;
ld.shared.u8 %rs206, [%rd1426];
st.shared.u8 [%rd1426], %rs7;
st.shared.u8 [%rd1410], %rs206;

BB2_267:
bar.sync 0;
ld.shared.u32 %r236, [%rd114];
ld.shared.u32 %r237, [%rd116];
setp.le.s32	%p214, %r237, %r236;
@%p214 bra BB2_269;

cvt.u64.u32	%rd1433, %r41;
add.s64 %rd1435, %rd35, %rd1433;
ld.shared.u8 %rs207, [%rd1435];
setp.ne.s16	%p215, %rs207, 0;
@%p215 bra BB2_271;

BB2_269:
add.s32 %r1350, %r41, 4;
cvt.u64.u32	%rd1436, %r1350;
add.s64 %rd1438, %rd35, %rd1436;
ld.shared.u8 %rs8, [%rd1438];
setp.eq.s16	%p216, %rs8, 0;
@%p216 bra BB2_271;

add.s32 %r1351, %r41, 4;
cvt.u64.u32	%rd1439, %r41;
st.shared.u32 [%rd116], %r236;
st.shared.u32 [%rd114], %r237;
mul.wide.u32 %rd1446, %r41, 8;
add.s64 %rd1448, %rd34, %rd1446;
ld.shared.u64 %rd1449, [%rd1448];
mul.wide.u32 %rd1450, %r1351, 8;
add.s64 %rd1451, %rd34, %rd1450;
ld.shared.u64 %rd1452, [%rd1451];
st.shared.u64 [%rd1448], %rd1452;
st.shared.u64 [%rd1451], %rd1449;
add.s64 %rd1454, %rd35, %rd1439;
ld.shared.u8 %rs208, [%rd1454];
st.shared.u8 [%rd1454], %rs8;
st.shared.u8 [%rd1438], %rs208;

BB2_271:
bar.sync 0;
ld.shared.u32 %r238, [%rd66];
ld.shared.u32 %r239, [%rd68];
setp.le.s32	%p217, %r239, %r238;
@%p217 bra BB2_273;

cvt.u64.u32	%rd1461, %r31;
add.s64 %rd1463, %rd35, %rd1461;
ld.shared.u8 %rs209, [%rd1463];
setp.ne.s16	%p218, %rs209, 0;
@%p218 bra BB2_275;

BB2_273:
add.s32 %r1352, %r31, 2;
cvt.u64.u32	%rd1464, %r1352;
add.s64 %rd1466, %rd35, %rd1464;
ld.shared.u8 %rs9, [%rd1466];
setp.eq.s16	%p219, %rs9, 0;
@%p219 bra BB2_275;

add.s32 %r1353, %r31, 2;
cvt.u64.u32	%rd1467, %r31;
st.shared.u32 [%rd68], %r238;
st.shared.u32 [%rd66], %r239;
mul.wide.u32 %rd1474, %r31, 8;
add.s64 %rd1476, %rd34, %rd1474;
ld.shared.u64 %rd1477, [%rd1476];
mul.wide.u32 %rd1478, %r1353, 8;
add.s64 %rd1479, %rd34, %rd1478;
ld.shared.u64 %rd1480, [%rd1479];
st.shared.u64 [%rd1476], %rd1480;
st.shared.u64 [%rd1479], %rd1477;
add.s64 %rd1482, %rd35, %rd1467;
ld.shared.u8 %rs210, [%rd1482];
st.shared.u8 [%rd1482], %rs9;
st.shared.u8 [%rd1466], %rs210;

BB2_275:
bar.sync 0;
ld.shared.u32 %r240, [%rd46+4];
ld.shared.u32 %r241, [%rd46];
setp.le.s32	%p220, %r241, %r240;
@%p220 bra BB2_277;

cvt.u64.u32	%rd1487, %r22;
add.s64 %rd1489, %rd35, %rd1487;
ld.shared.u8 %rs211, [%rd1489];
setp.ne.s16	%p221, %rs211, 0;
@%p221 bra BB2_279;

BB2_277:
cvt.u64.u32	%rd1490, %r22;
add.s64 %rd1492, %rd35, %rd1490;
ld.shared.u8 %rs10, [%rd1492+1];
setp.eq.s16	%p222, %rs10, 0;
@%p222 bra BB2_279;

st.shared.u32 [%rd46], %r240;
st.shared.u32 [%rd46+4], %r241;
mul.wide.u32 %rd1497, %r22, 8;
add.s64 %rd1499, %rd34, %rd1497;
ld.shared.u64 %rd1500, [%rd1499];
ld.shared.u64 %rd1501, [%rd1499+8];
st.shared.u64 [%rd1499], %rd1501;
st.shared.u64 [%rd1499+8], %rd1500;
ld.shared.u8 %rs212, [%rd1492];
st.shared.u8 [%rd1492], %rs10;
st.shared.u8 [%rd1492+1], %rs212;

BB2_279:
ld.param.u32 %r1355, [_Z20bitonicSortKVInPlaceIilLin2ELin1E6GTCompIiEjLi1024EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_2];
mov.u32 %r1354, %tid.x;
setp.lt.u32	%p224, %r1354, %r1355;
bar.sync 0;
@!%p224 bra BB2_281;
bra.uni BB2_280;

BB2_280:
ld.param.u32 %r1365, [_Z20bitonicSortKVInPlaceIilLin2ELin1E6GTCompIiEjLi1024EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_5];
ld.param.u32 %r1364, [_Z20bitonicSortKVInPlaceIilLin2ELin1E6GTCompIiEjLi1024EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_3];
mov.u32 %r1363, %tid.x;
ld.shared.u32 %r1327, [%rd11];
mad.lo.s32 %r1328, %r1363, %r1364, %r4;
cvta.to.global.u64 %rd1507, %rd8;
mul.wide.u32 %rd1508, %r1328, 4;
add.s64 %rd1509, %rd1507, %rd1508;
st.global.u32 [%rd1509], %r1327;
ld.shared.u64 %rd1513, [%rd12];
ld.local.u64 %rd1514, [%rd2];
cvta.to.global.u64 %rd1515, %rd1514;
mad.lo.s32 %r1329, %r1363, %r1365, %r15;
mul.wide.u32 %rd1516, %r1329, 8;
add.s64 %rd1517, %rd1515, %rd1516;
st.global.u64 [%rd1517], %rd1513;

BB2_281:
mov.u32 %r1358, %tid.x;
ld.param.u32 %r1357, [_Z20bitonicSortKVInPlaceIilLin2ELin1E6GTCompIiEjLi1024EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_2];
add.s32 %r1356, %r1358, 512;
setp.ge.u32	%p225, %r1356, %r1357;
@%p225 bra BB2_283;

mov.u32 %r1362, %tid.x;
add.s32 %r1361, %r1362, 512;
ld.param.u32 %r1360, [_Z20bitonicSortKVInPlaceIilLin2ELin1E6GTCompIiEjLi1024EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_5];
ld.param.u32 %r1359, [_Z20bitonicSortKVInPlaceIilLin2ELin1E6GTCompIiEjLi1024EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_3];
ld.shared.u32 %r1333, [%rd11+2048];
mad.lo.s32 %r1335, %r1361, %r1359, %r4;
cvta.to.global.u64 %rd1521, %rd8;
mul.wide.u32 %rd1522, %r1335, 4;
add.s64 %rd1523, %rd1521, %rd1522;
st.global.u32 [%rd1523], %r1333;
ld.shared.u64 %rd1527, [%rd12+4096];
ld.local.u64 %rd1528, [%rd2];
cvta.to.global.u64 %rd1529, %rd1528;
mad.lo.s32 %r1336, %r1361, %r1360, %r15;
mul.wide.u32 %rd1530, %r1336, 8;
add.s64 %rd1531, %rd1529, %rd1530;
st.global.u64 [%rd1531], %rd1527;

BB2_283:
ret;
}


.visible .entry _Z20bitonicSortKVInPlaceIilLin2ELin1E6LTCompIiEjLi1024EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3_(
.param .align 8 .b8 _Z20bitonicSortKVInPlaceIilLin2ELin1E6LTCompIiEjLi1024EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_0[216],
.param .u32 _Z20bitonicSortKVInPlaceIilLin2ELin1E6LTCompIiEjLi1024EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_1,
.param .u32 _Z20bitonicSortKVInPlaceIilLin2ELin1E6LTCompIiEjLi1024EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_2,
.param .u32 _Z20bitonicSortKVInPlaceIilLin2ELin1E6LTCompIiEjLi1024EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_3,
.param .align 8 .b8 _Z20bitonicSortKVInPlaceIilLin2ELin1E6LTCompIiEjLi1024EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_4[216],
.param .u32 _Z20bitonicSortKVInPlaceIilLin2ELin1E6LTCompIiEjLi1024EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_5,
.param .align 1 .b8 _Z20bitonicSortKVInPlaceIilLin2ELin1E6LTCompIiEjLi1024EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_6[1]
)
.maxntid 1024, 1, 1
{
.local .align 8 .b8 __local_depot3[216];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<226>;
.reg .b16 %rs<213>;
.reg .b32 %r<1450>;
.reg .b64 %rd<1554>;

	.shared .align 4 .b8 _Z20bitonicSortKVInPlaceIilLin2ELin1E6LTCompIiEjLi1024EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3_$__cuda_local_var_181271_29_non_const_sharedKeys[4096];

	.shared .align 8 .b8 _Z20bitonicSortKVInPlaceIilLin2ELin1E6LTCompIiEjLi1024EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3_$__cuda_local_var_181272_29_non_const_sharedValues[8192];

	.shared .align 1 .b8 _Z20bitonicSortKVInPlaceIilLin2ELin1E6LTCompIiEjLi1024EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3_$__cuda_local_var_181273_32_non_const_sharedValid[1024];

mov.u64 %rd1553, __local_depot3;
cvta.local.u64 %SP, %rd1553;
ld.param.u32 %r242, [_Z20bitonicSortKVInPlaceIilLin2ELin1E6LTCompIiEjLi1024EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_1];
ld.param.u32 %r243, [_Z20bitonicSortKVInPlaceIilLin2ELin1E6LTCompIiEjLi1024EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_2];
ld.param.u32 %r244, [_Z20bitonicSortKVInPlaceIilLin2ELin1E6LTCompIiEjLi1024EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_3];
ld.param.u32 %r245, [_Z20bitonicSortKVInPlaceIilLin2ELin1E6LTCompIiEjLi1024EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_5];
mov.u64 %rd1, _Z20bitonicSortKVInPlaceIilLin2ELin1E6LTCompIiEjLi1024EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_0;
mov.u64 %rd3, _Z20bitonicSortKVInPlaceIilLin2ELin1E6LTCompIiEjLi1024EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_4;
add.u64 %rd16, %SP, 0;
cvta.to.local.u64 %rd2, %rd16;
mov.u32 %r1396, 0;
mov.pred %p4, 0;
@%p4 bra BB3_2;

BB3_1:
mul.wide.s32 %rd17, %r1396, 8;
add.s64 %rd18, %rd3, %rd17;
ld.param.u64 %rd19, [%rd18];
add.s64 %rd20, %rd2, %rd17;
st.local.u64 [%rd20], %rd19;
add.s32 %r1396, %r1396, 1;
setp.lt.u32	%p5, %r1396, 27;
@%p5 bra BB3_1;

BB3_2:
mov.u32 %r247, %nctaid.y;
mov.u32 %r248, %ctaid.z;
mov.u32 %r249, %ctaid.y;
mad.lo.s32 %r250, %r247, %r248, %r249;
mov.u32 %r251, %nctaid.x;
mov.u32 %r252, %ctaid.x;
mad.lo.s32 %r1398, %r250, %r251, %r252;
setp.ge.u32	%p6, %r1398, %r242;
@%p6 bra BB3_283;

ld.param.u32 %r254, [%rd1+108];
mul.lo.s32 %r4, %r1398, %r254;
ld.local.u32 %r5, [%rd2+208];
add.s32 %r1397, %r5, -1;
mov.u32 %r253, 0;
setp.lt.s32	%p7, %r1397, 1;
mov.u32 %r1402, %r253;
@%p7 bra BB3_6;

mul.wide.s32 %rd21, %r5, 4;
add.s64 %rd1550, %rd2, %rd21;
mov.u32 %r1403, 0;

BB3_5:
ld.local.u32 %r256, [%rd1550+4];
rem.u32 %r257, %r1398, %r256;
ld.local.u32 %r258, [%rd1550+104];
mad.lo.s32 %r1403, %r258, %r257, %r1403;
div.u32 %r1398, %r1398, %r256;
add.s64 %rd1550, %rd1550, -4;
add.s32 %r1397, %r1397, -1;
setp.gt.s32	%p8, %r1397, 0;
mov.u32 %r1399, %r1403;
mov.u32 %r1402, %r1399;
@%p8 bra BB3_5;

BB3_6:
mov.u32 %r14, %r1402;
ld.param.u64 %rd8, [%rd1];
ld.local.u32 %r260, [%rd2+108];
mad.lo.s32 %r15, %r260, %r1398, %r14;
mov.u32 %r16, %tid.x;
add.s32 %r17, %r16, 512;
setp.lt.u32	%p1, %r16, %r243;
setp.ge.u32	%p9, %r16, %r243;
mov.u32 %r1401, %r253;
@%p9 bra BB3_8;

cvta.to.global.u64 %rd22, %rd8;
mad.lo.s32 %r261, %r16, %r244, %r4;
mul.wide.u32 %rd23, %r261, 4;
add.s64 %rd24, %rd22, %rd23;
ld.global.u32 %r1401, [%rd24];

BB3_8:
mov.u64 %rd1551, 0;
@%p9 bra BB3_10;

ld.local.u64 %rd26, [%rd2];
cvta.to.global.u64 %rd27, %rd26;
mad.lo.s32 %r262, %r16, %r245, %r15;
mul.wide.u32 %rd28, %r262, 8;
add.s64 %rd29, %rd27, %rd28;
ld.global.u64 %rd1551, [%rd29];

BB3_10:
selp.u16	%rs11, 1, 0, %p1;
cvt.s64.s32	%rd30, %r16;
mul.wide.s32 %rd31, %r16, 4;
mov.u64 %rd32, _Z20bitonicSortKVInPlaceIilLin2ELin1E6LTCompIiEjLi1024EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3_$__cuda_local_var_181271_29_non_const_sharedKeys;
add.s64 %rd11, %rd32, %rd31;
st.shared.u32 [%rd11], %r1401;
mul.wide.s32 %rd33, %r16, 8;
mov.u64 %rd34, _Z20bitonicSortKVInPlaceIilLin2ELin1E6LTCompIiEjLi1024EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3_$__cuda_local_var_181272_29_non_const_sharedValues;
add.s64 %rd12, %rd34, %rd33;
st.shared.u64 [%rd12], %rd1551;
mov.u64 %rd35, _Z20bitonicSortKVInPlaceIilLin2ELin1E6LTCompIiEjLi1024EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3_$__cuda_local_var_181273_32_non_const_sharedValid;
add.s64 %rd13, %rd35, %rd30;
st.shared.u8 [%rd13], %rs11;
setp.lt.u32	%p2, %r17, %r243;
mov.u32 %r1404, 0;
setp.ge.u32	%p11, %r17, %r243;
@%p11 bra BB3_12;

cvta.to.global.u64 %rd36, %rd8;
mad.lo.s32 %r264, %r17, %r244, %r4;
mul.wide.u32 %rd37, %r264, 4;
add.s64 %rd38, %rd36, %rd37;
ld.global.u32 %r1404, [%rd38];

BB3_12:
mov.u64 %rd1552, 0;
@%p11 bra BB3_14;

ld.local.u64 %rd40, [%rd2];
cvta.to.global.u64 %rd41, %rd40;
mad.lo.s32 %r265, %r17, %r245, %r15;
mul.wide.u32 %rd42, %r265, 8;
add.s64 %rd43, %rd41, %rd42;
ld.global.u64 %rd1552, [%rd43];

BB3_14:
selp.u16	%rs12, 1, 0, %p2;
st.shared.u32 [%rd11+2048], %r1404;
st.shared.u64 [%rd12+4096], %rd1552;
st.shared.u8 [%rd13+512], %rs12;
shl.b32 %r22, %r16, 1;
bar.sync 0;
mul.wide.u32 %rd44, %r22, 4;
add.s64 %rd46, %rd32, %rd44;
ld.shared.u32 %r23, [%rd46+4];
ld.shared.u32 %r24, [%rd46];
setp.ge.s32	%p13, %r24, %r23;
@%p13 bra BB3_16;

cvt.u64.u32	%rd47, %r22;
add.s64 %rd49, %rd35, %rd47;
ld.shared.u8 %rs13, [%rd49];
mov.u32 %r1405, 1;
setp.ne.s16	%p14, %rs13, 0;
@%p14 bra BB3_17;

BB3_16:
cvt.u64.u32	%rd50, %r22;
add.s64 %rd52, %rd35, %rd50;
ld.shared.u8 %rs14, [%rd52+1];
setp.eq.s16	%p15, %rs14, 0;
selp.u32	%r1405, 1, 0, %p15;

BB3_17:
and.b32 %r272, %r16, 1;
setp.ne.s32	%p16, %r1405, %r272;
@%p16 bra BB3_19;

mul.wide.u32 %rd53, %r22, 8;
add.s64 %rd55, %rd34, %rd53;
cvt.u64.u32	%rd56, %r22;
st.shared.u32 [%rd46], %r23;
st.shared.u32 [%rd46+4], %r24;
ld.shared.u64 %rd60, [%rd55];
ld.shared.u64 %rd61, [%rd55+8];
st.shared.u64 [%rd55], %rd61;
st.shared.u64 [%rd55+8], %rd60;
add.s64 %rd63, %rd35, %rd56;
ld.shared.u8 %rs15, [%rd63];
ld.shared.u8 %rs16, [%rd63+1];
st.shared.u8 [%rd63], %rs16;
st.shared.u8 [%rd63+1], %rs15;

BB3_19:
bar.sync 0;
sub.s32 %r31, %r22, %r272;
add.s32 %r278, %r31, 2;
mul.wide.u32 %rd64, %r278, 4;
add.s64 %rd66, %rd32, %rd64;
mul.wide.u32 %rd67, %r31, 4;
add.s64 %rd68, %rd32, %rd67;
ld.shared.u32 %r29, [%rd66];
ld.shared.u32 %r30, [%rd68];
setp.ge.s32	%p17, %r30, %r29;
@%p17 bra BB3_21;

cvt.u64.u32	%rd69, %r31;
add.s64 %rd71, %rd35, %rd69;
ld.shared.u8 %rs17, [%rd71];
mov.u32 %r1406, 1;
setp.ne.s16	%p18, %rs17, 0;
@%p18 bra BB3_22;

BB3_21:
cvt.u64.u32	%rd72, %r278;
add.s64 %rd74, %rd35, %rd72;
ld.shared.u8 %rs18, [%rd74];
setp.eq.s16	%p19, %rs18, 0;
selp.u32	%r1406, 1, 0, %p19;

BB3_22:
bfe.u32 %r290, %r16, 1, 1;
setp.ne.s32	%p20, %r1406, %r290;
@%p20 bra BB3_24;

mul.wide.u32 %rd75, %r31, 8;
add.s64 %rd77, %rd34, %rd75;
mul.wide.u32 %rd78, %r278, 8;
add.s64 %rd79, %rd34, %rd78;
cvt.u64.u32	%rd80, %r31;
st.shared.u32 [%rd68], %r29;
cvt.u64.u32	%rd84, %r278;
st.shared.u32 [%rd66], %r30;
ld.shared.u64 %rd87, [%rd77];
ld.shared.u64 %rd88, [%rd79];
st.shared.u64 [%rd77], %rd88;
st.shared.u64 [%rd79], %rd87;
add.s64 %rd90, %rd35, %rd80;
ld.shared.u8 %rs19, [%rd90];
add.s64 %rd91, %rd35, %rd84;
ld.shared.u8 %rs20, [%rd91];
st.shared.u8 [%rd90], %rs20;
st.shared.u8 [%rd91], %rs19;

BB3_24:
bar.sync 0;
ld.shared.u32 %r34, [%rd46+4];
ld.shared.u32 %r35, [%rd46];
setp.ge.s32	%p21, %r35, %r34;
@%p21 bra BB3_26;

cvt.u64.u32	%rd95, %r22;
add.s64 %rd97, %rd35, %rd95;
ld.shared.u8 %rs21, [%rd97];
mov.u32 %r1407, 1;
setp.ne.s16	%p22, %rs21, 0;
@%p22 bra BB3_27;

BB3_26:
cvt.u64.u32	%rd98, %r22;
add.s64 %rd100, %rd35, %rd98;
ld.shared.u8 %rs22, [%rd100+1];
setp.eq.s16	%p23, %rs22, 0;
selp.u32	%r1407, 1, 0, %p23;

BB3_27:
bfe.u32 %r305, %r16, 1, 1;
setp.ne.s32	%p24, %r1407, %r305;
@%p24 bra BB3_29;

cvt.u64.u32	%rd101, %r22;
st.shared.u32 [%rd46], %r34;
st.shared.u32 [%rd46+4], %r35;
mul.wide.u32 %rd105, %r22, 8;
add.s64 %rd107, %rd34, %rd105;
ld.shared.u64 %rd108, [%rd107];
ld.shared.u64 %rd109, [%rd107+8];
st.shared.u64 [%rd107], %rd109;
st.shared.u64 [%rd107+8], %rd108;
add.s64 %rd111, %rd35, %rd101;
ld.shared.u8 %rs23, [%rd111];
ld.shared.u8 %rs24, [%rd111+1];
st.shared.u8 [%rd111], %rs24;
st.shared.u8 [%rd111+1], %rs23;

BB3_29:
bar.sync 0;
and.b32 %r308, %r16, 3;
sub.s32 %r41, %r22, %r308;
add.s32 %r310, %r41, 4;
mul.wide.u32 %rd112, %r310, 4;
add.s64 %rd114, %rd32, %rd112;
mul.wide.u32 %rd115, %r41, 4;
add.s64 %rd116, %rd32, %rd115;
ld.shared.u32 %r39, [%rd114];
ld.shared.u32 %r40, [%rd116];
setp.ge.s32	%p25, %r40, %r39;
@%p25 bra BB3_31;

cvt.u64.u32	%rd117, %r41;
add.s64 %rd119, %rd35, %rd117;
ld.shared.u8 %rs25, [%rd119];
mov.u32 %r1408, 1;
setp.ne.s16	%p26, %rs25, 0;
@%p26 bra BB3_32;

BB3_31:
cvt.u64.u32	%rd120, %r310;
add.s64 %rd122, %rd35, %rd120;
ld.shared.u8 %rs26, [%rd122];
setp.eq.s16	%p27, %rs26, 0;
selp.u32	%r1408, 1, 0, %p27;

BB3_32:
bfe.u32 %r322, %r16, 2, 1;
setp.ne.s32	%p28, %r1408, %r322;
@%p28 bra BB3_34;

mul.wide.u32 %rd123, %r41, 8;
add.s64 %rd125, %rd34, %rd123;
mul.wide.u32 %rd126, %r310, 8;
add.s64 %rd127, %rd34, %rd126;
cvt.u64.u32	%rd128, %r41;
st.shared.u32 [%rd116], %r39;
cvt.u64.u32	%rd132, %r310;
st.shared.u32 [%rd114], %r40;
ld.shared.u64 %rd135, [%rd125];
ld.shared.u64 %rd136, [%rd127];
st.shared.u64 [%rd125], %rd136;
st.shared.u64 [%rd127], %rd135;
add.s64 %rd138, %rd35, %rd128;
ld.shared.u8 %rs27, [%rd138];
add.s64 %rd139, %rd35, %rd132;
ld.shared.u8 %rs28, [%rd139];
st.shared.u8 [%rd138], %rs28;
st.shared.u8 [%rd139], %rs27;

BB3_34:
bar.sync 0;
ld.shared.u32 %r44, [%rd66];
ld.shared.u32 %r45, [%rd68];
setp.ge.s32	%p29, %r45, %r44;
@%p29 bra BB3_36;

cvt.u64.u32	%rd145, %r31;
add.s64 %rd147, %rd35, %rd145;
ld.shared.u8 %rs29, [%rd147];
mov.u32 %r1409, 1;
setp.ne.s16	%p30, %rs29, 0;
@%p30 bra BB3_37;

BB3_36:
cvt.u64.u32	%rd148, %r278;
add.s64 %rd150, %rd35, %rd148;
ld.shared.u8 %rs30, [%rd150];
setp.eq.s16	%p31, %rs30, 0;
selp.u32	%r1409, 1, 0, %p31;

BB3_37:
bfe.u32 %r345, %r16, 2, 1;
setp.ne.s32	%p32, %r1409, %r345;
@%p32 bra BB3_39;

cvt.u64.u32	%rd151, %r31;
st.shared.u32 [%rd68], %r44;
cvt.u64.u32	%rd155, %r278;
st.shared.u32 [%rd66], %r45;
mul.wide.u32 %rd158, %r31, 8;
add.s64 %rd160, %rd34, %rd158;
ld.shared.u64 %rd161, [%rd160];
mul.wide.u32 %rd162, %r278, 8;
add.s64 %rd163, %rd34, %rd162;
ld.shared.u64 %rd164, [%rd163];
st.shared.u64 [%rd160], %rd164;
st.shared.u64 [%rd163], %rd161;
add.s64 %rd166, %rd35, %rd151;
ld.shared.u8 %rs31, [%rd166];
add.s64 %rd167, %rd35, %rd155;
ld.shared.u8 %rs32, [%rd167];
st.shared.u8 [%rd166], %rs32;
st.shared.u8 [%rd167], %rs31;

BB3_39:
bar.sync 0;
ld.shared.u32 %r48, [%rd46+4];
ld.shared.u32 %r49, [%rd46];
setp.ge.s32	%p33, %r49, %r48;
@%p33 bra BB3_41;

cvt.u64.u32	%rd171, %r22;
add.s64 %rd173, %rd35, %rd171;
ld.shared.u8 %rs33, [%rd173];
mov.u32 %r1410, 1;
setp.ne.s16	%p34, %rs33, 0;
@%p34 bra BB3_42;

BB3_41:
cvt.u64.u32	%rd174, %r22;
add.s64 %rd176, %rd35, %rd174;
ld.shared.u8 %rs34, [%rd176+1];
setp.eq.s16	%p35, %rs34, 0;
selp.u32	%r1410, 1, 0, %p35;

BB3_42:
bfe.u32 %r359, %r16, 2, 1;
setp.ne.s32	%p36, %r1410, %r359;
@%p36 bra BB3_44;

cvt.u64.u32	%rd177, %r22;
st.shared.u32 [%rd46], %r48;
st.shared.u32 [%rd46+4], %r49;
mul.wide.u32 %rd181, %r22, 8;
add.s64 %rd183, %rd34, %rd181;
ld.shared.u64 %rd184, [%rd183];
ld.shared.u64 %rd185, [%rd183+8];
st.shared.u64 [%rd183], %rd185;
st.shared.u64 [%rd183+8], %rd184;
add.s64 %rd187, %rd35, %rd177;
ld.shared.u8 %rs35, [%rd187];
ld.shared.u8 %rs36, [%rd187+1];
st.shared.u8 [%rd187], %rs36;
st.shared.u8 [%rd187+1], %rs35;

BB3_44:
bar.sync 0;
and.b32 %r362, %r16, 7;
sub.s32 %r55, %r22, %r362;
add.s32 %r364, %r55, 8;
mul.wide.u32 %rd188, %r364, 4;
add.s64 %rd190, %rd32, %rd188;
mul.wide.u32 %rd191, %r55, 4;
add.s64 %rd192, %rd32, %rd191;
ld.shared.u32 %r53, [%rd190];
ld.shared.u32 %r54, [%rd192];
setp.ge.s32	%p37, %r54, %r53;
@%p37 bra BB3_46;

cvt.u64.u32	%rd193, %r55;
add.s64 %rd195, %rd35, %rd193;
ld.shared.u8 %rs37, [%rd195];
mov.u32 %r1411, 1;
setp.ne.s16	%p38, %rs37, 0;
@%p38 bra BB3_47;

BB3_46:
cvt.u64.u32	%rd196, %r364;
add.s64 %rd198, %rd35, %rd196;
ld.shared.u8 %rs38, [%rd198];
setp.eq.s16	%p39, %rs38, 0;
selp.u32	%r1411, 1, 0, %p39;

BB3_47:
bfe.u32 %r376, %r16, 3, 1;
setp.ne.s32	%p40, %r1411, %r376;
@%p40 bra BB3_49;

mul.wide.u32 %rd199, %r55, 8;
add.s64 %rd201, %rd34, %rd199;
mul.wide.u32 %rd202, %r364, 8;
add.s64 %rd203, %rd34, %rd202;
cvt.u64.u32	%rd204, %r55;
st.shared.u32 [%rd192], %r53;
cvt.u64.u32	%rd208, %r364;
st.shared.u32 [%rd190], %r54;
ld.shared.u64 %rd211, [%rd201];
ld.shared.u64 %rd212, [%rd203];
st.shared.u64 [%rd201], %rd212;
st.shared.u64 [%rd203], %rd211;
add.s64 %rd214, %rd35, %rd204;
ld.shared.u8 %rs39, [%rd214];
add.s64 %rd215, %rd35, %rd208;
ld.shared.u8 %rs40, [%rd215];
st.shared.u8 [%rd214], %rs40;
st.shared.u8 [%rd215], %rs39;

BB3_49:
bar.sync 0;
ld.shared.u32 %r58, [%rd114];
ld.shared.u32 %r59, [%rd116];
setp.ge.s32	%p41, %r59, %r58;
@%p41 bra BB3_51;

cvt.u64.u32	%rd221, %r41;
add.s64 %rd223, %rd35, %rd221;
ld.shared.u8 %rs41, [%rd223];
mov.u32 %r1412, 1;
setp.ne.s16	%p42, %rs41, 0;
@%p42 bra BB3_52;

BB3_51:
cvt.u64.u32	%rd224, %r310;
add.s64 %rd226, %rd35, %rd224;
ld.shared.u8 %rs42, [%rd226];
setp.eq.s16	%p43, %rs42, 0;
selp.u32	%r1412, 1, 0, %p43;

BB3_52:
bfe.u32 %r399, %r16, 3, 1;
setp.ne.s32	%p44, %r1412, %r399;
@%p44 bra BB3_54;

cvt.u64.u32	%rd227, %r41;
st.shared.u32 [%rd116], %r58;
cvt.u64.u32	%rd231, %r310;
st.shared.u32 [%rd114], %r59;
mul.wide.u32 %rd234, %r41, 8;
add.s64 %rd236, %rd34, %rd234;
ld.shared.u64 %rd237, [%rd236];
mul.wide.u32 %rd238, %r310, 8;
add.s64 %rd239, %rd34, %rd238;
ld.shared.u64 %rd240, [%rd239];
st.shared.u64 [%rd236], %rd240;
st.shared.u64 [%rd239], %rd237;
add.s64 %rd242, %rd35, %rd227;
ld.shared.u8 %rs43, [%rd242];
add.s64 %rd243, %rd35, %rd231;
ld.shared.u8 %rs44, [%rd243];
st.shared.u8 [%rd242], %rs44;
st.shared.u8 [%rd243], %rs43;

BB3_54:
bar.sync 0;
ld.shared.u32 %r62, [%rd66];
ld.shared.u32 %r63, [%rd68];
setp.ge.s32	%p45, %r63, %r62;
@%p45 bra BB3_56;

cvt.u64.u32	%rd249, %r31;
add.s64 %rd251, %rd35, %rd249;
ld.shared.u8 %rs45, [%rd251];
mov.u32 %r1413, 1;
setp.ne.s16	%p46, %rs45, 0;
@%p46 bra BB3_57;

BB3_56:
cvt.u64.u32	%rd252, %r278;
add.s64 %rd254, %rd35, %rd252;
ld.shared.u8 %rs46, [%rd254];
setp.eq.s16	%p47, %rs46, 0;
selp.u32	%r1413, 1, 0, %p47;

BB3_57:
bfe.u32 %r421, %r16, 3, 1;
setp.ne.s32	%p48, %r1413, %r421;
@%p48 bra BB3_59;

cvt.u64.u32	%rd255, %r31;
st.shared.u32 [%rd68], %r62;
cvt.u64.u32	%rd259, %r278;
st.shared.u32 [%rd66], %r63;
mul.wide.u32 %rd262, %r31, 8;
add.s64 %rd264, %rd34, %rd262;
ld.shared.u64 %rd265, [%rd264];
mul.wide.u32 %rd266, %r278, 8;
add.s64 %rd267, %rd34, %rd266;
ld.shared.u64 %rd268, [%rd267];
st.shared.u64 [%rd264], %rd268;
st.shared.u64 [%rd267], %rd265;
add.s64 %rd270, %rd35, %rd255;
ld.shared.u8 %rs47, [%rd270];
add.s64 %rd271, %rd35, %rd259;
ld.shared.u8 %rs48, [%rd271];
st.shared.u8 [%rd270], %rs48;
st.shared.u8 [%rd271], %rs47;

BB3_59:
bar.sync 0;
ld.shared.u32 %r66, [%rd46+4];
ld.shared.u32 %r67, [%rd46];
setp.ge.s32	%p49, %r67, %r66;
@%p49 bra BB3_61;

cvt.u64.u32	%rd275, %r22;
add.s64 %rd277, %rd35, %rd275;
ld.shared.u8 %rs49, [%rd277];
mov.u32 %r1414, 1;
setp.ne.s16	%p50, %rs49, 0;
@%p50 bra BB3_62;

BB3_61:
cvt.u64.u32	%rd278, %r22;
add.s64 %rd280, %rd35, %rd278;
ld.shared.u8 %rs50, [%rd280+1];
setp.eq.s16	%p51, %rs50, 0;
selp.u32	%r1414, 1, 0, %p51;

BB3_62:
bfe.u32 %r435, %r16, 3, 1;
setp.ne.s32	%p52, %r1414, %r435;
@%p52 bra BB3_64;

cvt.u64.u32	%rd281, %r22;
st.shared.u32 [%rd46], %r66;
st.shared.u32 [%rd46+4], %r67;
mul.wide.u32 %rd285, %r22, 8;
add.s64 %rd287, %rd34, %rd285;
ld.shared.u64 %rd288, [%rd287];
ld.shared.u64 %rd289, [%rd287+8];
st.shared.u64 [%rd287], %rd289;
st.shared.u64 [%rd287+8], %rd288;
add.s64 %rd291, %rd35, %rd281;
ld.shared.u8 %rs51, [%rd291];
ld.shared.u8 %rs52, [%rd291+1];
st.shared.u8 [%rd291], %rs52;
st.shared.u8 [%rd291+1], %rs51;

BB3_64:
bar.sync 0;
and.b32 %r438, %r16, 15;
sub.s32 %r73, %r22, %r438;
add.s32 %r440, %r73, 16;
mul.wide.u32 %rd292, %r440, 4;
add.s64 %rd294, %rd32, %rd292;
mul.wide.u32 %rd295, %r73, 4;
add.s64 %rd296, %rd32, %rd295;
ld.shared.u32 %r71, [%rd294];
ld.shared.u32 %r72, [%rd296];
setp.ge.s32	%p53, %r72, %r71;
@%p53 bra BB3_66;

cvt.u64.u32	%rd297, %r73;
add.s64 %rd299, %rd35, %rd297;
ld.shared.u8 %rs53, [%rd299];
mov.u32 %r1415, 1;
setp.ne.s16	%p54, %rs53, 0;
@%p54 bra BB3_67;

BB3_66:
cvt.u64.u32	%rd300, %r440;
add.s64 %rd302, %rd35, %rd300;
ld.shared.u8 %rs54, [%rd302];
setp.eq.s16	%p55, %rs54, 0;
selp.u32	%r1415, 1, 0, %p55;

BB3_67:
bfe.u32 %r452, %r16, 4, 1;
setp.ne.s32	%p56, %r1415, %r452;
@%p56 bra BB3_69;

mul.wide.u32 %rd303, %r73, 8;
add.s64 %rd305, %rd34, %rd303;
mul.wide.u32 %rd306, %r440, 8;
add.s64 %rd307, %rd34, %rd306;
cvt.u64.u32	%rd308, %r73;
st.shared.u32 [%rd296], %r71;
cvt.u64.u32	%rd312, %r440;
st.shared.u32 [%rd294], %r72;
ld.shared.u64 %rd315, [%rd305];
ld.shared.u64 %rd316, [%rd307];
st.shared.u64 [%rd305], %rd316;
st.shared.u64 [%rd307], %rd315;
add.s64 %rd318, %rd35, %rd308;
ld.shared.u8 %rs55, [%rd318];
add.s64 %rd319, %rd35, %rd312;
ld.shared.u8 %rs56, [%rd319];
st.shared.u8 [%rd318], %rs56;
st.shared.u8 [%rd319], %rs55;

BB3_69:
bar.sync 0;
ld.shared.u32 %r76, [%rd190];
ld.shared.u32 %r77, [%rd192];
setp.ge.s32	%p57, %r77, %r76;
@%p57 bra BB3_71;

cvt.u64.u32	%rd325, %r55;
add.s64 %rd327, %rd35, %rd325;
ld.shared.u8 %rs57, [%rd327];
mov.u32 %r1416, 1;
setp.ne.s16	%p58, %rs57, 0;
@%p58 bra BB3_72;

BB3_71:
cvt.u64.u32	%rd328, %r364;
add.s64 %rd330, %rd35, %rd328;
ld.shared.u8 %rs58, [%rd330];
setp.eq.s16	%p59, %rs58, 0;
selp.u32	%r1416, 1, 0, %p59;

BB3_72:
bfe.u32 %r475, %r16, 4, 1;
setp.ne.s32	%p60, %r1416, %r475;
@%p60 bra BB3_74;

cvt.u64.u32	%rd331, %r55;
st.shared.u32 [%rd192], %r76;
cvt.u64.u32	%rd335, %r364;
st.shared.u32 [%rd190], %r77;
mul.wide.u32 %rd338, %r55, 8;
add.s64 %rd340, %rd34, %rd338;
ld.shared.u64 %rd341, [%rd340];
mul.wide.u32 %rd342, %r364, 8;
add.s64 %rd343, %rd34, %rd342;
ld.shared.u64 %rd344, [%rd343];
st.shared.u64 [%rd340], %rd344;
st.shared.u64 [%rd343], %rd341;
add.s64 %rd346, %rd35, %rd331;
ld.shared.u8 %rs59, [%rd346];
add.s64 %rd347, %rd35, %rd335;
ld.shared.u8 %rs60, [%rd347];
st.shared.u8 [%rd346], %rs60;
st.shared.u8 [%rd347], %rs59;

BB3_74:
bar.sync 0;
ld.shared.u32 %r80, [%rd114];
ld.shared.u32 %r81, [%rd116];
setp.ge.s32	%p61, %r81, %r80;
@%p61 bra BB3_76;

cvt.u64.u32	%rd353, %r41;
add.s64 %rd355, %rd35, %rd353;
ld.shared.u8 %rs61, [%rd355];
mov.u32 %r1417, 1;
setp.ne.s16	%p62, %rs61, 0;
@%p62 bra BB3_77;

BB3_76:
cvt.u64.u32	%rd356, %r310;
add.s64 %rd358, %rd35, %rd356;
ld.shared.u8 %rs62, [%rd358];
setp.eq.s16	%p63, %rs62, 0;
selp.u32	%r1417, 1, 0, %p63;

BB3_77:
bfe.u32 %r497, %r16, 4, 1;
setp.ne.s32	%p64, %r1417, %r497;
@%p64 bra BB3_79;

cvt.u64.u32	%rd359, %r41;
st.shared.u32 [%rd116], %r80;
cvt.u64.u32	%rd363, %r310;
st.shared.u32 [%rd114], %r81;
mul.wide.u32 %rd366, %r41, 8;
add.s64 %rd368, %rd34, %rd366;
ld.shared.u64 %rd369, [%rd368];
mul.wide.u32 %rd370, %r310, 8;
add.s64 %rd371, %rd34, %rd370;
ld.shared.u64 %rd372, [%rd371];
st.shared.u64 [%rd368], %rd372;
st.shared.u64 [%rd371], %rd369;
add.s64 %rd374, %rd35, %rd359;
ld.shared.u8 %rs63, [%rd374];
add.s64 %rd375, %rd35, %rd363;
ld.shared.u8 %rs64, [%rd375];
st.shared.u8 [%rd374], %rs64;
st.shared.u8 [%rd375], %rs63;

BB3_79:
bar.sync 0;
ld.shared.u32 %r84, [%rd66];
ld.shared.u32 %r85, [%rd68];
setp.ge.s32	%p65, %r85, %r84;
@%p65 bra BB3_81;

cvt.u64.u32	%rd381, %r31;
add.s64 %rd383, %rd35, %rd381;
ld.shared.u8 %rs65, [%rd383];
mov.u32 %r1418, 1;
setp.ne.s16	%p66, %rs65, 0;
@%p66 bra BB3_82;

BB3_81:
cvt.u64.u32	%rd384, %r278;
add.s64 %rd386, %rd35, %rd384;
ld.shared.u8 %rs66, [%rd386];
setp.eq.s16	%p67, %rs66, 0;
selp.u32	%r1418, 1, 0, %p67;

BB3_82:
bfe.u32 %r519, %r16, 4, 1;
setp.ne.s32	%p68, %r1418, %r519;
@%p68 bra BB3_84;

cvt.u64.u32	%rd387, %r31;
st.shared.u32 [%rd68], %r84;
cvt.u64.u32	%rd391, %r278;
st.shared.u32 [%rd66], %r85;
mul.wide.u32 %rd394, %r31, 8;
add.s64 %rd396, %rd34, %rd394;
ld.shared.u64 %rd397, [%rd396];
mul.wide.u32 %rd398, %r278, 8;
add.s64 %rd399, %rd34, %rd398;
ld.shared.u64 %rd400, [%rd399];
st.shared.u64 [%rd396], %rd400;
st.shared.u64 [%rd399], %rd397;
add.s64 %rd402, %rd35, %rd387;
ld.shared.u8 %rs67, [%rd402];
add.s64 %rd403, %rd35, %rd391;
ld.shared.u8 %rs68, [%rd403];
st.shared.u8 [%rd402], %rs68;
st.shared.u8 [%rd403], %rs67;

BB3_84:
bar.sync 0;
ld.shared.u32 %r88, [%rd46+4];
ld.shared.u32 %r89, [%rd46];
setp.ge.s32	%p69, %r89, %r88;
@%p69 bra BB3_86;

cvt.u64.u32	%rd407, %r22;
add.s64 %rd409, %rd35, %rd407;
ld.shared.u8 %rs69, [%rd409];
mov.u32 %r1419, 1;
setp.ne.s16	%p70, %rs69, 0;
@%p70 bra BB3_87;

BB3_86:
cvt.u64.u32	%rd410, %r22;
add.s64 %rd412, %rd35, %rd410;
ld.shared.u8 %rs70, [%rd412+1];
setp.eq.s16	%p71, %rs70, 0;
selp.u32	%r1419, 1, 0, %p71;

BB3_87:
bfe.u32 %r533, %r16, 4, 1;
setp.ne.s32	%p72, %r1419, %r533;
@%p72 bra BB3_89;

cvt.u64.u32	%rd413, %r22;
st.shared.u32 [%rd46], %r88;
st.shared.u32 [%rd46+4], %r89;
mul.wide.u32 %rd417, %r22, 8;
add.s64 %rd419, %rd34, %rd417;
ld.shared.u64 %rd420, [%rd419];
ld.shared.u64 %rd421, [%rd419+8];
st.shared.u64 [%rd419], %rd421;
st.shared.u64 [%rd419+8], %rd420;
add.s64 %rd423, %rd35, %rd413;
ld.shared.u8 %rs71, [%rd423];
ld.shared.u8 %rs72, [%rd423+1];
st.shared.u8 [%rd423], %rs72;
st.shared.u8 [%rd423+1], %rs71;

BB3_89:
bar.sync 0;
and.b32 %r536, %r16, 31;
sub.s32 %r95, %r22, %r536;
add.s32 %r538, %r95, 32;
mul.wide.u32 %rd424, %r538, 4;
add.s64 %rd426, %rd32, %rd424;
mul.wide.u32 %rd427, %r95, 4;
add.s64 %rd428, %rd32, %rd427;
ld.shared.u32 %r93, [%rd426];
ld.shared.u32 %r94, [%rd428];
setp.ge.s32	%p73, %r94, %r93;
@%p73 bra BB3_91;

cvt.u64.u32	%rd429, %r95;
add.s64 %rd431, %rd35, %rd429;
ld.shared.u8 %rs73, [%rd431];
mov.u32 %r1420, 1;
setp.ne.s16	%p74, %rs73, 0;
@%p74 bra BB3_92;

BB3_91:
cvt.u64.u32	%rd432, %r538;
add.s64 %rd434, %rd35, %rd432;
ld.shared.u8 %rs74, [%rd434];
setp.eq.s16	%p75, %rs74, 0;
selp.u32	%r1420, 1, 0, %p75;

BB3_92:
bfe.u32 %r550, %r16, 5, 1;
setp.ne.s32	%p76, %r1420, %r550;
@%p76 bra BB3_94;

mul.wide.u32 %rd435, %r95, 8;
add.s64 %rd437, %rd34, %rd435;
mul.wide.u32 %rd438, %r538, 8;
add.s64 %rd439, %rd34, %rd438;
cvt.u64.u32	%rd440, %r95;
st.shared.u32 [%rd428], %r93;
cvt.u64.u32	%rd444, %r538;
st.shared.u32 [%rd426], %r94;
ld.shared.u64 %rd447, [%rd437];
ld.shared.u64 %rd448, [%rd439];
st.shared.u64 [%rd437], %rd448;
st.shared.u64 [%rd439], %rd447;
add.s64 %rd450, %rd35, %rd440;
ld.shared.u8 %rs75, [%rd450];
add.s64 %rd451, %rd35, %rd444;
ld.shared.u8 %rs76, [%rd451];
st.shared.u8 [%rd450], %rs76;
st.shared.u8 [%rd451], %rs75;

BB3_94:
bar.sync 0;
ld.shared.u32 %r98, [%rd294];
ld.shared.u32 %r99, [%rd296];
setp.ge.s32	%p77, %r99, %r98;
@%p77 bra BB3_96;

cvt.u64.u32	%rd457, %r73;
add.s64 %rd459, %rd35, %rd457;
ld.shared.u8 %rs77, [%rd459];
mov.u32 %r1421, 1;
setp.ne.s16	%p78, %rs77, 0;
@%p78 bra BB3_97;

BB3_96:
cvt.u64.u32	%rd460, %r440;
add.s64 %rd462, %rd35, %rd460;
ld.shared.u8 %rs78, [%rd462];
setp.eq.s16	%p79, %rs78, 0;
selp.u32	%r1421, 1, 0, %p79;

BB3_97:
bfe.u32 %r573, %r16, 5, 1;
setp.ne.s32	%p80, %r1421, %r573;
@%p80 bra BB3_99;

cvt.u64.u32	%rd463, %r73;
st.shared.u32 [%rd296], %r98;
cvt.u64.u32	%rd467, %r440;
st.shared.u32 [%rd294], %r99;
mul.wide.u32 %rd470, %r73, 8;
add.s64 %rd472, %rd34, %rd470;
ld.shared.u64 %rd473, [%rd472];
mul.wide.u32 %rd474, %r440, 8;
add.s64 %rd475, %rd34, %rd474;
ld.shared.u64 %rd476, [%rd475];
st.shared.u64 [%rd472], %rd476;
st.shared.u64 [%rd475], %rd473;
add.s64 %rd478, %rd35, %rd463;
ld.shared.u8 %rs79, [%rd478];
add.s64 %rd479, %rd35, %rd467;
ld.shared.u8 %rs80, [%rd479];
st.shared.u8 [%rd478], %rs80;
st.shared.u8 [%rd479], %rs79;

BB3_99:
bar.sync 0;
ld.shared.u32 %r102, [%rd190];
ld.shared.u32 %r103, [%rd192];
setp.ge.s32	%p81, %r103, %r102;
@%p81 bra BB3_101;

cvt.u64.u32	%rd485, %r55;
add.s64 %rd487, %rd35, %rd485;
ld.shared.u8 %rs81, [%rd487];
mov.u32 %r1422, 1;
setp.ne.s16	%p82, %rs81, 0;
@%p82 bra BB3_102;

BB3_101:
cvt.u64.u32	%rd488, %r364;
add.s64 %rd490, %rd35, %rd488;
ld.shared.u8 %rs82, [%rd490];
setp.eq.s16	%p83, %rs82, 0;
selp.u32	%r1422, 1, 0, %p83;

BB3_102:
bfe.u32 %r595, %r16, 5, 1;
setp.ne.s32	%p84, %r1422, %r595;
@%p84 bra BB3_104;

cvt.u64.u32	%rd491, %r55;
st.shared.u32 [%rd192], %r102;
cvt.u64.u32	%rd495, %r364;
st.shared.u32 [%rd190], %r103;
mul.wide.u32 %rd498, %r55, 8;
add.s64 %rd500, %rd34, %rd498;
ld.shared.u64 %rd501, [%rd500];
mul.wide.u32 %rd502, %r364, 8;
add.s64 %rd503, %rd34, %rd502;
ld.shared.u64 %rd504, [%rd503];
st.shared.u64 [%rd500], %rd504;
st.shared.u64 [%rd503], %rd501;
add.s64 %rd506, %rd35, %rd491;
ld.shared.u8 %rs83, [%rd506];
add.s64 %rd507, %rd35, %rd495;
ld.shared.u8 %rs84, [%rd507];
st.shared.u8 [%rd506], %rs84;
st.shared.u8 [%rd507], %rs83;

BB3_104:
bar.sync 0;
ld.shared.u32 %r106, [%rd114];
ld.shared.u32 %r107, [%rd116];
setp.ge.s32	%p85, %r107, %r106;
@%p85 bra BB3_106;

cvt.u64.u32	%rd513, %r41;
add.s64 %rd515, %rd35, %rd513;
ld.shared.u8 %rs85, [%rd515];
mov.u32 %r1423, 1;
setp.ne.s16	%p86, %rs85, 0;
@%p86 bra BB3_107;

BB3_106:
cvt.u64.u32	%rd516, %r310;
add.s64 %rd518, %rd35, %rd516;
ld.shared.u8 %rs86, [%rd518];
setp.eq.s16	%p87, %rs86, 0;
selp.u32	%r1423, 1, 0, %p87;

BB3_107:
bfe.u32 %r617, %r16, 5, 1;
setp.ne.s32	%p88, %r1423, %r617;
@%p88 bra BB3_109;

cvt.u64.u32	%rd519, %r41;
st.shared.u32 [%rd116], %r106;
cvt.u64.u32	%rd523, %r310;
st.shared.u32 [%rd114], %r107;
mul.wide.u32 %rd526, %r41, 8;
add.s64 %rd528, %rd34, %rd526;
ld.shared.u64 %rd529, [%rd528];
mul.wide.u32 %rd530, %r310, 8;
add.s64 %rd531, %rd34, %rd530;
ld.shared.u64 %rd532, [%rd531];
st.shared.u64 [%rd528], %rd532;
st.shared.u64 [%rd531], %rd529;
add.s64 %rd534, %rd35, %rd519;
ld.shared.u8 %rs87, [%rd534];
add.s64 %rd535, %rd35, %rd523;
ld.shared.u8 %rs88, [%rd535];
st.shared.u8 [%rd534], %rs88;
st.shared.u8 [%rd535], %rs87;

BB3_109:
bar.sync 0;
ld.shared.u32 %r110, [%rd66];
ld.shared.u32 %r111, [%rd68];
setp.ge.s32	%p89, %r111, %r110;
@%p89 bra BB3_111;

cvt.u64.u32	%rd541, %r31;
add.s64 %rd543, %rd35, %rd541;
ld.shared.u8 %rs89, [%rd543];
mov.u32 %r1424, 1;
setp.ne.s16	%p90, %rs89, 0;
@%p90 bra BB3_112;

BB3_111:
cvt.u64.u32	%rd544, %r278;
add.s64 %rd546, %rd35, %rd544;
ld.shared.u8 %rs90, [%rd546];
setp.eq.s16	%p91, %rs90, 0;
selp.u32	%r1424, 1, 0, %p91;

BB3_112:
bfe.u32 %r639, %r16, 5, 1;
setp.ne.s32	%p92, %r1424, %r639;
@%p92 bra BB3_114;

cvt.u64.u32	%rd547, %r31;
st.shared.u32 [%rd68], %r110;
cvt.u64.u32	%rd551, %r278;
st.shared.u32 [%rd66], %r111;
mul.wide.u32 %rd554, %r31, 8;
add.s64 %rd556, %rd34, %rd554;
ld.shared.u64 %rd557, [%rd556];
mul.wide.u32 %rd558, %r278, 8;
add.s64 %rd559, %rd34, %rd558;
ld.shared.u64 %rd560, [%rd559];
st.shared.u64 [%rd556], %rd560;
st.shared.u64 [%rd559], %rd557;
add.s64 %rd562, %rd35, %rd547;
ld.shared.u8 %rs91, [%rd562];
add.s64 %rd563, %rd35, %rd551;
ld.shared.u8 %rs92, [%rd563];
st.shared.u8 [%rd562], %rs92;
st.shared.u8 [%rd563], %rs91;

BB3_114:
bar.sync 0;
ld.shared.u32 %r114, [%rd46+4];
ld.shared.u32 %r115, [%rd46];
setp.ge.s32	%p93, %r115, %r114;
@%p93 bra BB3_116;

cvt.u64.u32	%rd567, %r22;
add.s64 %rd569, %rd35, %rd567;
ld.shared.u8 %rs93, [%rd569];
mov.u32 %r1425, 1;
setp.ne.s16	%p94, %rs93, 0;
@%p94 bra BB3_117;

BB3_116:
cvt.u64.u32	%rd570, %r22;
add.s64 %rd572, %rd35, %rd570;
ld.shared.u8 %rs94, [%rd572+1];
setp.eq.s16	%p95, %rs94, 0;
selp.u32	%r1425, 1, 0, %p95;

BB3_117:
bfe.u32 %r653, %r16, 5, 1;
setp.ne.s32	%p96, %r1425, %r653;
@%p96 bra BB3_119;

cvt.u64.u32	%rd573, %r22;
st.shared.u32 [%rd46], %r114;
st.shared.u32 [%rd46+4], %r115;
mul.wide.u32 %rd577, %r22, 8;
add.s64 %rd579, %rd34, %rd577;
ld.shared.u64 %rd580, [%rd579];
ld.shared.u64 %rd581, [%rd579+8];
st.shared.u64 [%rd579], %rd581;
st.shared.u64 [%rd579+8], %rd580;
add.s64 %rd583, %rd35, %rd573;
ld.shared.u8 %rs95, [%rd583];
ld.shared.u8 %rs96, [%rd583+1];
st.shared.u8 [%rd583], %rs96;
st.shared.u8 [%rd583+1], %rs95;

BB3_119:
bar.sync 0;
and.b32 %r656, %r16, 63;
sub.s32 %r121, %r22, %r656;
add.s32 %r658, %r121, 64;
mul.wide.u32 %rd584, %r658, 4;
add.s64 %rd586, %rd32, %rd584;
mul.wide.u32 %rd587, %r121, 4;
add.s64 %rd588, %rd32, %rd587;
ld.shared.u32 %r119, [%rd586];
ld.shared.u32 %r120, [%rd588];
setp.ge.s32	%p97, %r120, %r119;
@%p97 bra BB3_121;

cvt.u64.u32	%rd589, %r121;
add.s64 %rd591, %rd35, %rd589;
ld.shared.u8 %rs97, [%rd591];
mov.u32 %r1426, 1;
setp.ne.s16	%p98, %rs97, 0;
@%p98 bra BB3_122;

BB3_121:
cvt.u64.u32	%rd592, %r658;
add.s64 %rd594, %rd35, %rd592;
ld.shared.u8 %rs98, [%rd594];
setp.eq.s16	%p99, %rs98, 0;
selp.u32	%r1426, 1, 0, %p99;

BB3_122:
bfe.u32 %r670, %r16, 6, 1;
setp.ne.s32	%p100, %r1426, %r670;
@%p100 bra BB3_124;

mul.wide.u32 %rd595, %r121, 8;
add.s64 %rd597, %rd34, %rd595;
mul.wide.u32 %rd598, %r658, 8;
add.s64 %rd599, %rd34, %rd598;
cvt.u64.u32	%rd600, %r121;
st.shared.u32 [%rd588], %r119;
cvt.u64.u32	%rd604, %r658;
st.shared.u32 [%rd586], %r120;
ld.shared.u64 %rd607, [%rd597];
ld.shared.u64 %rd608, [%rd599];
st.shared.u64 [%rd597], %rd608;
st.shared.u64 [%rd599], %rd607;
add.s64 %rd610, %rd35, %rd600;
ld.shared.u8 %rs99, [%rd610];
add.s64 %rd611, %rd35, %rd604;
ld.shared.u8 %rs100, [%rd611];
st.shared.u8 [%rd610], %rs100;
st.shared.u8 [%rd611], %rs99;

BB3_124:
bar.sync 0;
ld.shared.u32 %r124, [%rd426];
ld.shared.u32 %r125, [%rd428];
setp.ge.s32	%p101, %r125, %r124;
@%p101 bra BB3_126;

cvt.u64.u32	%rd617, %r95;
add.s64 %rd619, %rd35, %rd617;
ld.shared.u8 %rs101, [%rd619];
mov.u32 %r1427, 1;
setp.ne.s16	%p102, %rs101, 0;
@%p102 bra BB3_127;

BB3_126:
cvt.u64.u32	%rd620, %r538;
add.s64 %rd622, %rd35, %rd620;
ld.shared.u8 %rs102, [%rd622];
setp.eq.s16	%p103, %rs102, 0;
selp.u32	%r1427, 1, 0, %p103;

BB3_127:
bfe.u32 %r693, %r16, 6, 1;
setp.ne.s32	%p104, %r1427, %r693;
@%p104 bra BB3_129;

cvt.u64.u32	%rd623, %r95;
st.shared.u32 [%rd428], %r124;
cvt.u64.u32	%rd627, %r538;
st.shared.u32 [%rd426], %r125;
mul.wide.u32 %rd630, %r95, 8;
add.s64 %rd632, %rd34, %rd630;
ld.shared.u64 %rd633, [%rd632];
mul.wide.u32 %rd634, %r538, 8;
add.s64 %rd635, %rd34, %rd634;
ld.shared.u64 %rd636, [%rd635];
st.shared.u64 [%rd632], %rd636;
st.shared.u64 [%rd635], %rd633;
add.s64 %rd638, %rd35, %rd623;
ld.shared.u8 %rs103, [%rd638];
add.s64 %rd639, %rd35, %rd627;
ld.shared.u8 %rs104, [%rd639];
st.shared.u8 [%rd638], %rs104;
st.shared.u8 [%rd639], %rs103;

BB3_129:
bar.sync 0;
ld.shared.u32 %r128, [%rd294];
ld.shared.u32 %r129, [%rd296];
setp.ge.s32	%p105, %r129, %r128;
@%p105 bra BB3_131;

cvt.u64.u32	%rd645, %r73;
add.s64 %rd647, %rd35, %rd645;
ld.shared.u8 %rs105, [%rd647];
mov.u32 %r1428, 1;
setp.ne.s16	%p106, %rs105, 0;
@%p106 bra BB3_132;

BB3_131:
cvt.u64.u32	%rd648, %r440;
add.s64 %rd650, %rd35, %rd648;
ld.shared.u8 %rs106, [%rd650];
setp.eq.s16	%p107, %rs106, 0;
selp.u32	%r1428, 1, 0, %p107;

BB3_132:
bfe.u32 %r715, %r16, 6, 1;
setp.ne.s32	%p108, %r1428, %r715;
@%p108 bra BB3_134;

cvt.u64.u32	%rd651, %r73;
st.shared.u32 [%rd296], %r128;
cvt.u64.u32	%rd655, %r440;
st.shared.u32 [%rd294], %r129;
mul.wide.u32 %rd658, %r73, 8;
add.s64 %rd660, %rd34, %rd658;
ld.shared.u64 %rd661, [%rd660];
mul.wide.u32 %rd662, %r440, 8;
add.s64 %rd663, %rd34, %rd662;
ld.shared.u64 %rd664, [%rd663];
st.shared.u64 [%rd660], %rd664;
st.shared.u64 [%rd663], %rd661;
add.s64 %rd666, %rd35, %rd651;
ld.shared.u8 %rs107, [%rd666];
add.s64 %rd667, %rd35, %rd655;
ld.shared.u8 %rs108, [%rd667];
st.shared.u8 [%rd666], %rs108;
st.shared.u8 [%rd667], %rs107;

BB3_134:
bar.sync 0;
ld.shared.u32 %r132, [%rd190];
ld.shared.u32 %r133, [%rd192];
setp.ge.s32	%p109, %r133, %r132;
@%p109 bra BB3_136;

cvt.u64.u32	%rd673, %r55;
add.s64 %rd675, %rd35, %rd673;
ld.shared.u8 %rs109, [%rd675];
mov.u32 %r1429, 1;
setp.ne.s16	%p110, %rs109, 0;
@%p110 bra BB3_137;

BB3_136:
cvt.u64.u32	%rd676, %r364;
add.s64 %rd678, %rd35, %rd676;
ld.shared.u8 %rs110, [%rd678];
setp.eq.s16	%p111, %rs110, 0;
selp.u32	%r1429, 1, 0, %p111;

BB3_137:
bfe.u32 %r737, %r16, 6, 1;
setp.ne.s32	%p112, %r1429, %r737;
@%p112 bra BB3_139;

cvt.u64.u32	%rd679, %r55;
st.shared.u32 [%rd192], %r132;
cvt.u64.u32	%rd683, %r364;
st.shared.u32 [%rd190], %r133;
mul.wide.u32 %rd686, %r55, 8;
add.s64 %rd688, %rd34, %rd686;
ld.shared.u64 %rd689, [%rd688];
mul.wide.u32 %rd690, %r364, 8;
add.s64 %rd691, %rd34, %rd690;
ld.shared.u64 %rd692, [%rd691];
st.shared.u64 [%rd688], %rd692;
st.shared.u64 [%rd691], %rd689;
add.s64 %rd694, %rd35, %rd679;
ld.shared.u8 %rs111, [%rd694];
add.s64 %rd695, %rd35, %rd683;
ld.shared.u8 %rs112, [%rd695];
st.shared.u8 [%rd694], %rs112;
st.shared.u8 [%rd695], %rs111;

BB3_139:
bar.sync 0;
ld.shared.u32 %r136, [%rd114];
ld.shared.u32 %r137, [%rd116];
setp.ge.s32	%p113, %r137, %r136;
@%p113 bra BB3_141;

cvt.u64.u32	%rd701, %r41;
add.s64 %rd703, %rd35, %rd701;
ld.shared.u8 %rs113, [%rd703];
mov.u32 %r1430, 1;
setp.ne.s16	%p114, %rs113, 0;
@%p114 bra BB3_142;

BB3_141:
cvt.u64.u32	%rd704, %r310;
add.s64 %rd706, %rd35, %rd704;
ld.shared.u8 %rs114, [%rd706];
setp.eq.s16	%p115, %rs114, 0;
selp.u32	%r1430, 1, 0, %p115;

BB3_142:
bfe.u32 %r759, %r16, 6, 1;
setp.ne.s32	%p116, %r1430, %r759;
@%p116 bra BB3_144;

cvt.u64.u32	%rd707, %r41;
st.shared.u32 [%rd116], %r136;
cvt.u64.u32	%rd711, %r310;
st.shared.u32 [%rd114], %r137;
mul.wide.u32 %rd714, %r41, 8;
add.s64 %rd716, %rd34, %rd714;
ld.shared.u64 %rd717, [%rd716];
mul.wide.u32 %rd718, %r310, 8;
add.s64 %rd719, %rd34, %rd718;
ld.shared.u64 %rd720, [%rd719];
st.shared.u64 [%rd716], %rd720;
st.shared.u64 [%rd719], %rd717;
add.s64 %rd722, %rd35, %rd707;
ld.shared.u8 %rs115, [%rd722];
add.s64 %rd723, %rd35, %rd711;
ld.shared.u8 %rs116, [%rd723];
st.shared.u8 [%rd722], %rs116;
st.shared.u8 [%rd723], %rs115;

BB3_144:
bar.sync 0;
ld.shared.u32 %r140, [%rd66];
ld.shared.u32 %r141, [%rd68];
setp.ge.s32	%p117, %r141, %r140;
@%p117 bra BB3_146;

cvt.u64.u32	%rd729, %r31;
add.s64 %rd731, %rd35, %rd729;
ld.shared.u8 %rs117, [%rd731];
mov.u32 %r1431, 1;
setp.ne.s16	%p118, %rs117, 0;
@%p118 bra BB3_147;

BB3_146:
cvt.u64.u32	%rd732, %r278;
add.s64 %rd734, %rd35, %rd732;
ld.shared.u8 %rs118, [%rd734];
setp.eq.s16	%p119, %rs118, 0;
selp.u32	%r1431, 1, 0, %p119;

BB3_147:
bfe.u32 %r781, %r16, 6, 1;
setp.ne.s32	%p120, %r1431, %r781;
@%p120 bra BB3_149;

cvt.u64.u32	%rd735, %r31;
st.shared.u32 [%rd68], %r140;
cvt.u64.u32	%rd739, %r278;
st.shared.u32 [%rd66], %r141;
mul.wide.u32 %rd742, %r31, 8;
add.s64 %rd744, %rd34, %rd742;
ld.shared.u64 %rd745, [%rd744];
mul.wide.u32 %rd746, %r278, 8;
add.s64 %rd747, %rd34, %rd746;
ld.shared.u64 %rd748, [%rd747];
st.shared.u64 [%rd744], %rd748;
st.shared.u64 [%rd747], %rd745;
add.s64 %rd750, %rd35, %rd735;
ld.shared.u8 %rs119, [%rd750];
add.s64 %rd751, %rd35, %rd739;
ld.shared.u8 %rs120, [%rd751];
st.shared.u8 [%rd750], %rs120;
st.shared.u8 [%rd751], %rs119;

BB3_149:
bar.sync 0;
ld.shared.u32 %r144, [%rd46+4];
ld.shared.u32 %r145, [%rd46];
setp.ge.s32	%p121, %r145, %r144;
@%p121 bra BB3_151;

cvt.u64.u32	%rd755, %r22;
add.s64 %rd757, %rd35, %rd755;
ld.shared.u8 %rs121, [%rd757];
mov.u32 %r1432, 1;
setp.ne.s16	%p122, %rs121, 0;
@%p122 bra BB3_152;

BB3_151:
cvt.u64.u32	%rd758, %r22;
add.s64 %rd760, %rd35, %rd758;
ld.shared.u8 %rs122, [%rd760+1];
setp.eq.s16	%p123, %rs122, 0;
selp.u32	%r1432, 1, 0, %p123;

BB3_152:
bfe.u32 %r795, %r16, 6, 1;
setp.ne.s32	%p124, %r1432, %r795;
@%p124 bra BB3_154;

cvt.u64.u32	%rd761, %r22;
st.shared.u32 [%rd46], %r144;
st.shared.u32 [%rd46+4], %r145;
mul.wide.u32 %rd765, %r22, 8;
add.s64 %rd767, %rd34, %rd765;
ld.shared.u64 %rd768, [%rd767];
ld.shared.u64 %rd769, [%rd767+8];
st.shared.u64 [%rd767], %rd769;
st.shared.u64 [%rd767+8], %rd768;
add.s64 %rd771, %rd35, %rd761;
ld.shared.u8 %rs123, [%rd771];
ld.shared.u8 %rs124, [%rd771+1];
st.shared.u8 [%rd771], %rs124;
st.shared.u8 [%rd771+1], %rs123;

BB3_154:
bar.sync 0;
mov.u64 %rd1543, _Z20bitonicSortKVInPlaceIilLin2ELin1E6LTCompIiEjLi1024EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3_$__cuda_local_var_181271_29_non_const_sharedKeys;
and.b32 %r798, %r16, 127;
sub.s32 %r151, %r22, %r798;
add.s32 %r800, %r151, 128;
mul.wide.u32 %rd772, %r800, 4;
add.s64 %rd774, %rd1543, %rd772;
mul.wide.u32 %rd775, %r151, 4;
add.s64 %rd776, %rd1543, %rd775;
ld.shared.u32 %r149, [%rd774];
ld.shared.u32 %r150, [%rd776];
setp.ge.s32	%p125, %r150, %r149;
@%p125 bra BB3_156;

cvt.u64.u32	%rd777, %r151;
add.s64 %rd779, %rd35, %rd777;
ld.shared.u8 %rs125, [%rd779];
mov.u32 %r1433, 1;
setp.ne.s16	%p126, %rs125, 0;
@%p126 bra BB3_157;

BB3_156:
cvt.u64.u32	%rd780, %r800;
add.s64 %rd782, %rd35, %rd780;
ld.shared.u8 %rs126, [%rd782];
setp.eq.s16	%p127, %rs126, 0;
selp.u32	%r1433, 1, 0, %p127;

BB3_157:
bfe.u32 %r812, %r16, 7, 1;
setp.ne.s32	%p128, %r1433, %r812;
@%p128 bra BB3_159;

mul.wide.u32 %rd783, %r151, 8;
add.s64 %rd785, %rd34, %rd783;
mul.wide.u32 %rd786, %r800, 8;
add.s64 %rd787, %rd34, %rd786;
cvt.u64.u32	%rd788, %r151;
st.shared.u32 [%rd776], %r149;
cvt.u64.u32	%rd792, %r800;
st.shared.u32 [%rd774], %r150;
ld.shared.u64 %rd795, [%rd785];
ld.shared.u64 %rd796, [%rd787];
st.shared.u64 [%rd785], %rd796;
st.shared.u64 [%rd787], %rd795;
add.s64 %rd798, %rd35, %rd788;
ld.shared.u8 %rs127, [%rd798];
add.s64 %rd799, %rd35, %rd792;
ld.shared.u8 %rs128, [%rd799];
st.shared.u8 [%rd798], %rs128;
st.shared.u8 [%rd799], %rs127;

BB3_159:
bar.sync 0;
ld.shared.u32 %r154, [%rd586];
ld.shared.u32 %r155, [%rd588];
setp.ge.s32	%p129, %r155, %r154;
@%p129 bra BB3_161;

cvt.u64.u32	%rd805, %r121;
add.s64 %rd807, %rd35, %rd805;
ld.shared.u8 %rs129, [%rd807];
mov.u32 %r1434, 1;
setp.ne.s16	%p130, %rs129, 0;
@%p130 bra BB3_162;

BB3_161:
cvt.u64.u32	%rd808, %r658;
add.s64 %rd810, %rd35, %rd808;
ld.shared.u8 %rs130, [%rd810];
setp.eq.s16	%p131, %rs130, 0;
selp.u32	%r1434, 1, 0, %p131;

BB3_162:
bfe.u32 %r835, %r16, 7, 1;
setp.ne.s32	%p132, %r1434, %r835;
@%p132 bra BB3_164;

cvt.u64.u32	%rd811, %r121;
st.shared.u32 [%rd588], %r154;
cvt.u64.u32	%rd815, %r658;
st.shared.u32 [%rd586], %r155;
mul.wide.u32 %rd818, %r121, 8;
add.s64 %rd820, %rd34, %rd818;
ld.shared.u64 %rd821, [%rd820];
mul.wide.u32 %rd822, %r658, 8;
add.s64 %rd823, %rd34, %rd822;
ld.shared.u64 %rd824, [%rd823];
st.shared.u64 [%rd820], %rd824;
st.shared.u64 [%rd823], %rd821;
add.s64 %rd826, %rd35, %rd811;
ld.shared.u8 %rs131, [%rd826];
add.s64 %rd827, %rd35, %rd815;
ld.shared.u8 %rs132, [%rd827];
st.shared.u8 [%rd826], %rs132;
st.shared.u8 [%rd827], %rs131;

BB3_164:
bar.sync 0;
ld.shared.u32 %r158, [%rd426];
ld.shared.u32 %r159, [%rd428];
setp.ge.s32	%p133, %r159, %r158;
@%p133 bra BB3_166;

cvt.u64.u32	%rd833, %r95;
add.s64 %rd835, %rd35, %rd833;
ld.shared.u8 %rs133, [%rd835];
mov.u32 %r1435, 1;
setp.ne.s16	%p134, %rs133, 0;
@%p134 bra BB3_167;

BB3_166:
add.s32 %r1386, %r95, 32;
cvt.u64.u32	%rd836, %r1386;
add.s64 %rd838, %rd35, %rd836;
ld.shared.u8 %rs134, [%rd838];
setp.eq.s16	%p135, %rs134, 0;
selp.u32	%r1435, 1, 0, %p135;

BB3_167:
bfe.u32 %r857, %r16, 7, 1;
setp.ne.s32	%p136, %r1435, %r857;
@%p136 bra BB3_169;

add.s32 %r1395, %r95, 32;
cvt.u64.u32	%rd839, %r95;
st.shared.u32 [%rd428], %r158;
cvt.u64.u32	%rd843, %r1395;
st.shared.u32 [%rd426], %r159;
mul.wide.u32 %rd846, %r95, 8;
add.s64 %rd848, %rd34, %rd846;
ld.shared.u64 %rd849, [%rd848];
mul.wide.u32 %rd850, %r1395, 8;
add.s64 %rd851, %rd34, %rd850;
ld.shared.u64 %rd852, [%rd851];
st.shared.u64 [%rd848], %rd852;
st.shared.u64 [%rd851], %rd849;
add.s64 %rd854, %rd35, %rd839;
ld.shared.u8 %rs135, [%rd854];
add.s64 %rd855, %rd35, %rd843;
ld.shared.u8 %rs136, [%rd855];
st.shared.u8 [%rd854], %rs136;
st.shared.u8 [%rd855], %rs135;

BB3_169:
bar.sync 0;
ld.shared.u32 %r162, [%rd294];
ld.shared.u32 %r163, [%rd296];
setp.ge.s32	%p137, %r163, %r162;
@%p137 bra BB3_171;

cvt.u64.u32	%rd861, %r73;
add.s64 %rd863, %rd35, %rd861;
ld.shared.u8 %rs137, [%rd863];
mov.u32 %r1436, 1;
setp.ne.s16	%p138, %rs137, 0;
@%p138 bra BB3_172;

BB3_171:
add.s32 %r1387, %r73, 16;
cvt.u64.u32	%rd864, %r1387;
add.s64 %rd866, %rd35, %rd864;
ld.shared.u8 %rs138, [%rd866];
setp.eq.s16	%p139, %rs138, 0;
selp.u32	%r1436, 1, 0, %p139;

BB3_172:
bfe.u32 %r879, %r16, 7, 1;
setp.ne.s32	%p140, %r1436, %r879;
@%p140 bra BB3_174;

add.s32 %r1394, %r73, 16;
cvt.u64.u32	%rd867, %r73;
st.shared.u32 [%rd296], %r162;
cvt.u64.u32	%rd871, %r1394;
st.shared.u32 [%rd294], %r163;
mul.wide.u32 %rd874, %r73, 8;
add.s64 %rd876, %rd34, %rd874;
ld.shared.u64 %rd877, [%rd876];
mul.wide.u32 %rd878, %r1394, 8;
add.s64 %rd879, %rd34, %rd878;
ld.shared.u64 %rd880, [%rd879];
st.shared.u64 [%rd876], %rd880;
st.shared.u64 [%rd879], %rd877;
add.s64 %rd882, %rd35, %rd867;
ld.shared.u8 %rs139, [%rd882];
add.s64 %rd883, %rd35, %rd871;
ld.shared.u8 %rs140, [%rd883];
st.shared.u8 [%rd882], %rs140;
st.shared.u8 [%rd883], %rs139;

BB3_174:
bar.sync 0;
ld.shared.u32 %r166, [%rd190];
ld.shared.u32 %r167, [%rd192];
setp.ge.s32	%p141, %r167, %r166;
@%p141 bra BB3_176;

cvt.u64.u32	%rd889, %r55;
add.s64 %rd891, %rd35, %rd889;
ld.shared.u8 %rs141, [%rd891];
mov.u32 %r1437, 1;
setp.ne.s16	%p142, %rs141, 0;
@%p142 bra BB3_177;

BB3_176:
add.s32 %r1388, %r55, 8;
cvt.u64.u32	%rd892, %r1388;
add.s64 %rd894, %rd35, %rd892;
ld.shared.u8 %rs142, [%rd894];
setp.eq.s16	%p143, %rs142, 0;
selp.u32	%r1437, 1, 0, %p143;

BB3_177:
bfe.u32 %r901, %r16, 7, 1;
setp.ne.s32	%p144, %r1437, %r901;
@%p144 bra BB3_179;

add.s32 %r1393, %r55, 8;
cvt.u64.u32	%rd895, %r55;
st.shared.u32 [%rd192], %r166;
cvt.u64.u32	%rd899, %r1393;
st.shared.u32 [%rd190], %r167;
mul.wide.u32 %rd902, %r55, 8;
add.s64 %rd904, %rd34, %rd902;
ld.shared.u64 %rd905, [%rd904];
mul.wide.u32 %rd906, %r1393, 8;
add.s64 %rd907, %rd34, %rd906;
ld.shared.u64 %rd908, [%rd907];
st.shared.u64 [%rd904], %rd908;
st.shared.u64 [%rd907], %rd905;
add.s64 %rd910, %rd35, %rd895;
ld.shared.u8 %rs143, [%rd910];
add.s64 %rd911, %rd35, %rd899;
ld.shared.u8 %rs144, [%rd911];
st.shared.u8 [%rd910], %rs144;
st.shared.u8 [%rd911], %rs143;

BB3_179:
bar.sync 0;
ld.shared.u32 %r170, [%rd114];
ld.shared.u32 %r171, [%rd116];
setp.ge.s32	%p145, %r171, %r170;
@%p145 bra BB3_181;

cvt.u64.u32	%rd917, %r41;
add.s64 %rd919, %rd35, %rd917;
ld.shared.u8 %rs145, [%rd919];
mov.u32 %r1438, 1;
setp.ne.s16	%p146, %rs145, 0;
@%p146 bra BB3_182;

BB3_181:
add.s32 %r1389, %r41, 4;
cvt.u64.u32	%rd920, %r1389;
add.s64 %rd922, %rd35, %rd920;
ld.shared.u8 %rs146, [%rd922];
setp.eq.s16	%p147, %rs146, 0;
selp.u32	%r1438, 1, 0, %p147;

BB3_182:
bfe.u32 %r923, %r16, 7, 1;
setp.ne.s32	%p148, %r1438, %r923;
@%p148 bra BB3_184;

add.s32 %r1392, %r41, 4;
cvt.u64.u32	%rd923, %r41;
st.shared.u32 [%rd116], %r170;
cvt.u64.u32	%rd927, %r1392;
st.shared.u32 [%rd114], %r171;
mul.wide.u32 %rd930, %r41, 8;
add.s64 %rd932, %rd34, %rd930;
ld.shared.u64 %rd933, [%rd932];
mul.wide.u32 %rd934, %r1392, 8;
add.s64 %rd935, %rd34, %rd934;
ld.shared.u64 %rd936, [%rd935];
st.shared.u64 [%rd932], %rd936;
st.shared.u64 [%rd935], %rd933;
add.s64 %rd938, %rd35, %rd923;
ld.shared.u8 %rs147, [%rd938];
add.s64 %rd939, %rd35, %rd927;
ld.shared.u8 %rs148, [%rd939];
st.shared.u8 [%rd938], %rs148;
st.shared.u8 [%rd939], %rs147;

BB3_184:
bar.sync 0;
ld.shared.u32 %r174, [%rd66];
ld.shared.u32 %r175, [%rd68];
setp.ge.s32	%p149, %r175, %r174;
@%p149 bra BB3_186;

cvt.u64.u32	%rd945, %r31;
add.s64 %rd947, %rd35, %rd945;
ld.shared.u8 %rs149, [%rd947];
mov.u32 %r1439, 1;
setp.ne.s16	%p150, %rs149, 0;
@%p150 bra BB3_187;

BB3_186:
add.s32 %r1390, %r31, 2;
cvt.u64.u32	%rd948, %r1390;
add.s64 %rd950, %rd35, %rd948;
ld.shared.u8 %rs150, [%rd950];
setp.eq.s16	%p151, %rs150, 0;
selp.u32	%r1439, 1, 0, %p151;

BB3_187:
bfe.u32 %r945, %r16, 7, 1;
setp.ne.s32	%p152, %r1439, %r945;
@%p152 bra BB3_189;

add.s32 %r1391, %r31, 2;
cvt.u64.u32	%rd951, %r31;
st.shared.u32 [%rd68], %r174;
cvt.u64.u32	%rd955, %r1391;
st.shared.u32 [%rd66], %r175;
mul.wide.u32 %rd958, %r31, 8;
add.s64 %rd960, %rd34, %rd958;
ld.shared.u64 %rd961, [%rd960];
mul.wide.u32 %rd962, %r1391, 8;
add.s64 %rd963, %rd34, %rd962;
ld.shared.u64 %rd964, [%rd963];
st.shared.u64 [%rd960], %rd964;
st.shared.u64 [%rd963], %rd961;
add.s64 %rd966, %rd35, %rd951;
ld.shared.u8 %rs151, [%rd966];
add.s64 %rd967, %rd35, %rd955;
ld.shared.u8 %rs152, [%rd967];
st.shared.u8 [%rd966], %rs152;
st.shared.u8 [%rd967], %rs151;

BB3_189:
bar.sync 0;
ld.shared.u32 %r178, [%rd46+4];
ld.shared.u32 %r179, [%rd46];
setp.ge.s32	%p153, %r179, %r178;
@%p153 bra BB3_191;

cvt.u64.u32	%rd971, %r22;
add.s64 %rd973, %rd35, %rd971;
ld.shared.u8 %rs153, [%rd973];
mov.u32 %r1440, 1;
setp.ne.s16	%p154, %rs153, 0;
@%p154 bra BB3_192;

BB3_191:
cvt.u64.u32	%rd974, %r22;
add.s64 %rd976, %rd35, %rd974;
ld.shared.u8 %rs154, [%rd976+1];
setp.eq.s16	%p155, %rs154, 0;
selp.u32	%r1440, 1, 0, %p155;

BB3_192:
bfe.u32 %r959, %r16, 7, 1;
setp.ne.s32	%p156, %r1440, %r959;
@%p156 bra BB3_194;

cvt.u64.u32	%rd977, %r22;
st.shared.u32 [%rd46], %r178;
st.shared.u32 [%rd46+4], %r179;
mul.wide.u32 %rd981, %r22, 8;
add.s64 %rd983, %rd34, %rd981;
ld.shared.u64 %rd984, [%rd983];
ld.shared.u64 %rd985, [%rd983+8];
st.shared.u64 [%rd983], %rd985;
st.shared.u64 [%rd983+8], %rd984;
add.s64 %rd987, %rd35, %rd977;
ld.shared.u8 %rs155, [%rd987];
ld.shared.u8 %rs156, [%rd987+1];
st.shared.u8 [%rd987], %rs156;
st.shared.u8 [%rd987+1], %rs155;

BB3_194:
bar.sync 0;
mov.u64 %rd1535, _Z20bitonicSortKVInPlaceIilLin2ELin1E6LTCompIiEjLi1024EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3_$__cuda_local_var_181271_29_non_const_sharedKeys;
and.b32 %r962, %r16, 255;
sub.s32 %r185, %r22, %r962;
add.s32 %r964, %r185, 256;
mul.wide.u32 %rd988, %r964, 4;
add.s64 %rd990, %rd1535, %rd988;
mul.wide.u32 %rd991, %r185, 4;
add.s64 %rd992, %rd1535, %rd991;
ld.shared.u32 %r183, [%rd990];
ld.shared.u32 %r184, [%rd992];
setp.ge.s32	%p157, %r184, %r183;
@%p157 bra BB3_196;

cvt.u64.u32	%rd993, %r185;
add.s64 %rd995, %rd35, %rd993;
ld.shared.u8 %rs157, [%rd995];
mov.u32 %r1441, 1;
setp.ne.s16	%p158, %rs157, 0;
@%p158 bra BB3_197;

BB3_196:
add.s32 %r1372, %r185, 256;
cvt.u64.u32	%rd996, %r1372;
add.s64 %rd998, %rd35, %rd996;
ld.shared.u8 %rs158, [%rd998];
setp.eq.s16	%p159, %rs158, 0;
selp.u32	%r1441, 1, 0, %p159;

BB3_197:
bfe.u32 %r976, %r16, 8, 1;
setp.ne.s32	%p160, %r1441, %r976;
@%p160 bra BB3_199;

mul.wide.u32 %rd1549, %r185, 4;
mov.u64 %rd1548, _Z20bitonicSortKVInPlaceIilLin2ELin1E6LTCompIiEjLi1024EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3_$__cuda_local_var_181271_29_non_const_sharedKeys;
add.s64 %rd1547, %rd1548, %rd1549;
add.s32 %r1381, %r185, 256;
mul.wide.u32 %rd999, %r185, 8;
add.s64 %rd1001, %rd34, %rd999;
mul.wide.u32 %rd1002, %r1381, 8;
add.s64 %rd1003, %rd34, %rd1002;
cvt.u64.u32	%rd1004, %r185;
st.shared.u32 [%rd1547], %r183;
cvt.u64.u32	%rd1008, %r1381;
st.shared.u32 [%rd990], %r184;
ld.shared.u64 %rd1011, [%rd1001];
ld.shared.u64 %rd1012, [%rd1003];
st.shared.u64 [%rd1001], %rd1012;
st.shared.u64 [%rd1003], %rd1011;
add.s64 %rd1014, %rd35, %rd1004;
ld.shared.u8 %rs159, [%rd1014];
add.s64 %rd1015, %rd35, %rd1008;
ld.shared.u8 %rs160, [%rd1015];
st.shared.u8 [%rd1014], %rs160;
st.shared.u8 [%rd1015], %rs159;

BB3_199:
bar.sync 0;
ld.shared.u32 %r188, [%rd774];
ld.shared.u32 %r189, [%rd776];
setp.ge.s32	%p161, %r189, %r188;
@%p161 bra BB3_201;

cvt.u64.u32	%rd1021, %r151;
add.s64 %rd1023, %rd35, %rd1021;
ld.shared.u8 %rs161, [%rd1023];
mov.u32 %r1442, 1;
setp.ne.s16	%p162, %rs161, 0;
@%p162 bra BB3_202;

BB3_201:
add.s32 %r1366, %r151, 128;
cvt.u64.u32	%rd1024, %r1366;
add.s64 %rd1026, %rd35, %rd1024;
ld.shared.u8 %rs162, [%rd1026];
setp.eq.s16	%p163, %rs162, 0;
selp.u32	%r1442, 1, 0, %p163;

BB3_202:
bfe.u32 %r999, %r16, 8, 1;
setp.ne.s32	%p164, %r1442, %r999;
@%p164 bra BB3_204;

add.s32 %r1367, %r151, 128;
cvt.u64.u32	%rd1027, %r151;
st.shared.u32 [%rd776], %r188;
cvt.u64.u32	%rd1031, %r1367;
st.shared.u32 [%rd774], %r189;
mul.wide.u32 %rd1034, %r151, 8;
add.s64 %rd1036, %rd34, %rd1034;
ld.shared.u64 %rd1037, [%rd1036];
mul.wide.u32 %rd1038, %r1367, 8;
add.s64 %rd1039, %rd34, %rd1038;
ld.shared.u64 %rd1040, [%rd1039];
st.shared.u64 [%rd1036], %rd1040;
st.shared.u64 [%rd1039], %rd1037;
add.s64 %rd1042, %rd35, %rd1027;
ld.shared.u8 %rs163, [%rd1042];
add.s64 %rd1043, %rd35, %rd1031;
ld.shared.u8 %rs164, [%rd1043];
st.shared.u8 [%rd1042], %rs164;
st.shared.u8 [%rd1043], %rs163;

BB3_204:
bar.sync 0;
ld.shared.u32 %r192, [%rd586];
ld.shared.u32 %r193, [%rd588];
setp.ge.s32	%p165, %r193, %r192;
@%p165 bra BB3_206;

cvt.u64.u32	%rd1049, %r121;
add.s64 %rd1051, %rd35, %rd1049;
ld.shared.u8 %rs165, [%rd1051];
mov.u32 %r1443, 1;
setp.ne.s16	%p166, %rs165, 0;
@%p166 bra BB3_207;

BB3_206:
add.s32 %r1368, %r121, 64;
cvt.u64.u32	%rd1052, %r1368;
add.s64 %rd1054, %rd35, %rd1052;
ld.shared.u8 %rs166, [%rd1054];
setp.eq.s16	%p167, %rs166, 0;
selp.u32	%r1443, 1, 0, %p167;

BB3_207:
bfe.u32 %r1021, %r16, 8, 1;
setp.ne.s32	%p168, %r1443, %r1021;
@%p168 bra BB3_209;

add.s32 %r1369, %r121, 64;
cvt.u64.u32	%rd1055, %r121;
st.shared.u32 [%rd588], %r192;
cvt.u64.u32	%rd1059, %r1369;
st.shared.u32 [%rd586], %r193;
mul.wide.u32 %rd1062, %r121, 8;
add.s64 %rd1064, %rd34, %rd1062;
ld.shared.u64 %rd1065, [%rd1064];
mul.wide.u32 %rd1066, %r1369, 8;
add.s64 %rd1067, %rd34, %rd1066;
ld.shared.u64 %rd1068, [%rd1067];
st.shared.u64 [%rd1064], %rd1068;
st.shared.u64 [%rd1067], %rd1065;
add.s64 %rd1070, %rd35, %rd1055;
ld.shared.u8 %rs167, [%rd1070];
add.s64 %rd1071, %rd35, %rd1059;
ld.shared.u8 %rs168, [%rd1071];
st.shared.u8 [%rd1070], %rs168;
st.shared.u8 [%rd1071], %rs167;

BB3_209:
bar.sync 0;
ld.shared.u32 %r196, [%rd426];
ld.shared.u32 %r197, [%rd428];
setp.ge.s32	%p169, %r197, %r196;
@%p169 bra BB3_211;

cvt.u64.u32	%rd1077, %r95;
add.s64 %rd1079, %rd35, %rd1077;
ld.shared.u8 %rs169, [%rd1079];
mov.u32 %r1444, 1;
setp.ne.s16	%p170, %rs169, 0;
@%p170 bra BB3_212;

BB3_211:
add.s32 %r1370, %r95, 32;
cvt.u64.u32	%rd1080, %r1370;
add.s64 %rd1082, %rd35, %rd1080;
ld.shared.u8 %rs170, [%rd1082];
setp.eq.s16	%p171, %rs170, 0;
selp.u32	%r1444, 1, 0, %p171;

BB3_212:
bfe.u32 %r1043, %r16, 8, 1;
setp.ne.s32	%p172, %r1444, %r1043;
@%p172 bra BB3_214;

add.s32 %r1371, %r95, 32;
cvt.u64.u32	%rd1083, %r95;
st.shared.u32 [%rd428], %r196;
cvt.u64.u32	%rd1087, %r1371;
st.shared.u32 [%rd426], %r197;
mul.wide.u32 %rd1090, %r95, 8;
add.s64 %rd1092, %rd34, %rd1090;
ld.shared.u64 %rd1093, [%rd1092];
mul.wide.u32 %rd1094, %r1371, 8;
add.s64 %rd1095, %rd34, %rd1094;
ld.shared.u64 %rd1096, [%rd1095];
st.shared.u64 [%rd1092], %rd1096;
st.shared.u64 [%rd1095], %rd1093;
add.s64 %rd1098, %rd35, %rd1083;
ld.shared.u8 %rs171, [%rd1098];
add.s64 %rd1099, %rd35, %rd1087;
ld.shared.u8 %rs172, [%rd1099];
st.shared.u8 [%rd1098], %rs172;
st.shared.u8 [%rd1099], %rs171;

BB3_214:
bar.sync 0;
ld.shared.u32 %r200, [%rd294];
ld.shared.u32 %r201, [%rd296];
setp.ge.s32	%p173, %r201, %r200;
@%p173 bra BB3_216;

cvt.u64.u32	%rd1105, %r73;
add.s64 %rd1107, %rd35, %rd1105;
ld.shared.u8 %rs173, [%rd1107];
mov.u32 %r1445, 1;
setp.ne.s16	%p174, %rs173, 0;
@%p174 bra BB3_217;

BB3_216:
add.s32 %r1373, %r73, 16;
cvt.u64.u32	%rd1108, %r1373;
add.s64 %rd1110, %rd35, %rd1108;
ld.shared.u8 %rs174, [%rd1110];
setp.eq.s16	%p175, %rs174, 0;
selp.u32	%r1445, 1, 0, %p175;

BB3_217:
bfe.u32 %r1065, %r16, 8, 1;
setp.ne.s32	%p176, %r1445, %r1065;
@%p176 bra BB3_219;

add.s32 %r1380, %r73, 16;
cvt.u64.u32	%rd1111, %r73;
st.shared.u32 [%rd296], %r200;
cvt.u64.u32	%rd1115, %r1380;
st.shared.u32 [%rd294], %r201;
mul.wide.u32 %rd1118, %r73, 8;
add.s64 %rd1120, %rd34, %rd1118;
ld.shared.u64 %rd1121, [%rd1120];
mul.wide.u32 %rd1122, %r1380, 8;
add.s64 %rd1123, %rd34, %rd1122;
ld.shared.u64 %rd1124, [%rd1123];
st.shared.u64 [%rd1120], %rd1124;
st.shared.u64 [%rd1123], %rd1121;
add.s64 %rd1126, %rd35, %rd1111;
ld.shared.u8 %rs175, [%rd1126];
add.s64 %rd1127, %rd35, %rd1115;
ld.shared.u8 %rs176, [%rd1127];
st.shared.u8 [%rd1126], %rs176;
st.shared.u8 [%rd1127], %rs175;

BB3_219:
bar.sync 0;
ld.shared.u32 %r204, [%rd190];
ld.shared.u32 %r205, [%rd192];
setp.ge.s32	%p177, %r205, %r204;
@%p177 bra BB3_221;

cvt.u64.u32	%rd1133, %r55;
add.s64 %rd1135, %rd35, %rd1133;
ld.shared.u8 %rs177, [%rd1135];
mov.u32 %r1446, 1;
setp.ne.s16	%p178, %rs177, 0;
@%p178 bra BB3_222;

BB3_221:
add.s32 %r1374, %r55, 8;
cvt.u64.u32	%rd1136, %r1374;
add.s64 %rd1138, %rd35, %rd1136;
ld.shared.u8 %rs178, [%rd1138];
setp.eq.s16	%p179, %rs178, 0;
selp.u32	%r1446, 1, 0, %p179;

BB3_222:
bfe.u32 %r1087, %r16, 8, 1;
setp.ne.s32	%p180, %r1446, %r1087;
@%p180 bra BB3_224;

add.s32 %r1379, %r55, 8;
cvt.u64.u32	%rd1139, %r55;
st.shared.u32 [%rd192], %r204;
cvt.u64.u32	%rd1143, %r1379;
st.shared.u32 [%rd190], %r205;
mul.wide.u32 %rd1146, %r55, 8;
add.s64 %rd1148, %rd34, %rd1146;
ld.shared.u64 %rd1149, [%rd1148];
mul.wide.u32 %rd1150, %r1379, 8;
add.s64 %rd1151, %rd34, %rd1150;
ld.shared.u64 %rd1152, [%rd1151];
st.shared.u64 [%rd1148], %rd1152;
st.shared.u64 [%rd1151], %rd1149;
add.s64 %rd1154, %rd35, %rd1139;
ld.shared.u8 %rs179, [%rd1154];
add.s64 %rd1155, %rd35, %rd1143;
ld.shared.u8 %rs180, [%rd1155];
st.shared.u8 [%rd1154], %rs180;
st.shared.u8 [%rd1155], %rs179;

BB3_224:
bar.sync 0;
ld.shared.u32 %r208, [%rd114];
ld.shared.u32 %r209, [%rd116];
setp.ge.s32	%p181, %r209, %r208;
@%p181 bra BB3_226;

cvt.u64.u32	%rd1161, %r41;
add.s64 %rd1163, %rd35, %rd1161;
ld.shared.u8 %rs181, [%rd1163];
mov.u32 %r1447, 1;
setp.ne.s16	%p182, %rs181, 0;
@%p182 bra BB3_227;

BB3_226:
add.s32 %r1375, %r41, 4;
cvt.u64.u32	%rd1164, %r1375;
add.s64 %rd1166, %rd35, %rd1164;
ld.shared.u8 %rs182, [%rd1166];
setp.eq.s16	%p183, %rs182, 0;
selp.u32	%r1447, 1, 0, %p183;

BB3_227:
bfe.u32 %r1109, %r16, 8, 1;
setp.ne.s32	%p184, %r1447, %r1109;
@%p184 bra BB3_229;

add.s32 %r1378, %r41, 4;
cvt.u64.u32	%rd1167, %r41;
st.shared.u32 [%rd116], %r208;
cvt.u64.u32	%rd1171, %r1378;
st.shared.u32 [%rd114], %r209;
mul.wide.u32 %rd1174, %r41, 8;
add.s64 %rd1176, %rd34, %rd1174;
ld.shared.u64 %rd1177, [%rd1176];
mul.wide.u32 %rd1178, %r1378, 8;
add.s64 %rd1179, %rd34, %rd1178;
ld.shared.u64 %rd1180, [%rd1179];
st.shared.u64 [%rd1176], %rd1180;
st.shared.u64 [%rd1179], %rd1177;
add.s64 %rd1182, %rd35, %rd1167;
ld.shared.u8 %rs183, [%rd1182];
add.s64 %rd1183, %rd35, %rd1171;
ld.shared.u8 %rs184, [%rd1183];
st.shared.u8 [%rd1182], %rs184;
st.shared.u8 [%rd1183], %rs183;

BB3_229:
bar.sync 0;
ld.shared.u32 %r212, [%rd66];
ld.shared.u32 %r213, [%rd68];
setp.ge.s32	%p185, %r213, %r212;
@%p185 bra BB3_231;

cvt.u64.u32	%rd1189, %r31;
add.s64 %rd1191, %rd35, %rd1189;
ld.shared.u8 %rs185, [%rd1191];
mov.u32 %r1448, 1;
setp.ne.s16	%p186, %rs185, 0;
@%p186 bra BB3_232;

BB3_231:
add.s32 %r1376, %r31, 2;
cvt.u64.u32	%rd1192, %r1376;
add.s64 %rd1194, %rd35, %rd1192;
ld.shared.u8 %rs186, [%rd1194];
setp.eq.s16	%p187, %rs186, 0;
selp.u32	%r1448, 1, 0, %p187;

BB3_232:
mov.u32 %r1382, %tid.x;
bfe.u32 %r1131, %r1382, 8, 1;
setp.ne.s32	%p188, %r1448, %r1131;
@%p188 bra BB3_234;

add.s32 %r1377, %r31, 2;
cvt.u64.u32	%rd1195, %r31;
st.shared.u32 [%rd68], %r212;
cvt.u64.u32	%rd1199, %r1377;
st.shared.u32 [%rd66], %r213;
mul.wide.u32 %rd1202, %r31, 8;
add.s64 %rd1204, %rd34, %rd1202;
ld.shared.u64 %rd1205, [%rd1204];
mul.wide.u32 %rd1206, %r1377, 8;
add.s64 %rd1207, %rd34, %rd1206;
ld.shared.u64 %rd1208, [%rd1207];
st.shared.u64 [%rd1204], %rd1208;
st.shared.u64 [%rd1207], %rd1205;
add.s64 %rd1210, %rd35, %rd1195;
ld.shared.u8 %rs187, [%rd1210];
add.s64 %rd1211, %rd35, %rd1199;
ld.shared.u8 %rs188, [%rd1211];
st.shared.u8 [%rd1210], %rs188;
st.shared.u8 [%rd1211], %rs187;

BB3_234:
bar.sync 0;
ld.shared.u32 %r216, [%rd46+4];
ld.shared.u32 %r217, [%rd46];
setp.ge.s32	%p189, %r217, %r216;
@%p189 bra BB3_236;

cvt.u64.u32	%rd1215, %r22;
add.s64 %rd1217, %rd35, %rd1215;
ld.shared.u8 %rs189, [%rd1217];
mov.u32 %r1449, 1;
setp.ne.s16	%p190, %rs189, 0;
@%p190 bra BB3_237;

BB3_236:
cvt.u64.u32	%rd1218, %r22;
add.s64 %rd1220, %rd35, %rd1218;
ld.shared.u8 %rs190, [%rd1220+1];
setp.eq.s16	%p191, %rs190, 0;
selp.u32	%r1449, 1, 0, %p191;

BB3_237:
mov.u32 %r1383, %tid.x;
bfe.u32 %r1145, %r1383, 8, 1;
setp.ne.s32	%p192, %r1449, %r1145;
@%p192 bra BB3_239;

cvt.u64.u32	%rd1221, %r22;
st.shared.u32 [%rd46], %r216;
st.shared.u32 [%rd46+4], %r217;
mul.wide.u32 %rd1225, %r22, 8;
add.s64 %rd1227, %rd34, %rd1225;
ld.shared.u64 %rd1228, [%rd1227];
ld.shared.u64 %rd1229, [%rd1227+8];
st.shared.u64 [%rd1227], %rd1229;
st.shared.u64 [%rd1227+8], %rd1228;
add.s64 %rd1231, %rd35, %rd1221;
ld.shared.u8 %rs191, [%rd1231];
ld.shared.u8 %rs192, [%rd1231+1];
st.shared.u8 [%rd1231], %rs192;
st.shared.u8 [%rd1231+1], %rs191;

BB3_239:
bar.sync 0;
mov.u32 %r1384, %tid.x;
mov.u64 %rd1536, _Z20bitonicSortKVInPlaceIilLin2ELin1E6LTCompIiEjLi1024EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3_$__cuda_local_var_181271_29_non_const_sharedKeys;
and.b32 %r1148, %r1384, 511;
sub.s32 %r1149, %r22, %r1148;
add.s32 %r1150, %r1149, 512;
mul.wide.u32 %rd1232, %r1150, 4;
add.s64 %rd1234, %rd1536, %rd1232;
mul.wide.u32 %rd1235, %r1149, 4;
add.s64 %rd1236, %rd1536, %rd1235;
ld.shared.u32 %r222, [%rd1234];
ld.shared.u32 %r223, [%rd1236];
setp.ge.s32	%p193, %r223, %r222;
@%p193 bra BB3_241;

cvt.u64.u32	%rd1237, %r1149;
add.s64 %rd1239, %rd35, %rd1237;
ld.shared.u8 %rs193, [%rd1239];
setp.ne.s16	%p194, %rs193, 0;
@%p194 bra BB3_243;

BB3_241:
add.s32 %r1385, %r1149, 512;
cvt.u64.u32	%rd1240, %r1385;
add.s64 %rd1242, %rd35, %rd1240;
ld.shared.u8 %rs1, [%rd1242];
setp.eq.s16	%p195, %rs1, 0;
@%p195 bra BB3_243;

mul.wide.u32 %rd1539, %r1150, 4;
mov.u64 %rd1538, _Z20bitonicSortKVInPlaceIilLin2ELin1E6LTCompIiEjLi1024EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3_$__cuda_local_var_181271_29_non_const_sharedKeys;
add.s64 %rd1537, %rd1538, %rd1539;
mul.wide.u32 %rd1534, %r1149, 4;
mov.u64 %rd1533, _Z20bitonicSortKVInPlaceIilLin2ELin1E6LTCompIiEjLi1024EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3_$__cuda_local_var_181271_29_non_const_sharedKeys;
add.s64 %rd1532, %rd1533, %rd1534;
add.s32 %r1337, %r1149, 512;
cvt.u64.u32	%rd1243, %r1149;
st.shared.u32 [%rd1532], %r222;
st.shared.u32 [%rd1537], %r223;
mul.wide.u32 %rd1250, %r1149, 8;
add.s64 %rd1252, %rd34, %rd1250;
ld.shared.u64 %rd1253, [%rd1252];
mul.wide.u32 %rd1254, %r1337, 8;
add.s64 %rd1255, %rd34, %rd1254;
ld.shared.u64 %rd1256, [%rd1255];
st.shared.u64 [%rd1252], %rd1256;
st.shared.u64 [%rd1255], %rd1253;
add.s64 %rd1258, %rd35, %rd1243;
ld.shared.u8 %rs194, [%rd1258];
st.shared.u8 [%rd1258], %rs1;
st.shared.u8 [%rd1242], %rs194;

BB3_243:
bar.sync 0;
mul.wide.u32 %rd1546, %r185, 4;
mov.u64 %rd1545, _Z20bitonicSortKVInPlaceIilLin2ELin1E6LTCompIiEjLi1024EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3_$__cuda_local_var_181271_29_non_const_sharedKeys;
add.s64 %rd1544, %rd1545, %rd1546;
ld.shared.u32 %r224, [%rd990];
ld.shared.u32 %r225, [%rd1544];
setp.ge.s32	%p196, %r225, %r224;
@%p196 bra BB3_245;

cvt.u64.u32	%rd1265, %r185;
add.s64 %rd1267, %rd35, %rd1265;
ld.shared.u8 %rs195, [%rd1267];
setp.ne.s16	%p197, %rs195, 0;
@%p197 bra BB3_247;

BB3_245:
add.s32 %r1338, %r185, 256;
cvt.u64.u32	%rd1268, %r1338;
add.s64 %rd1270, %rd35, %rd1268;
ld.shared.u8 %rs2, [%rd1270];
setp.eq.s16	%p198, %rs2, 0;
@%p198 bra BB3_247;

mul.wide.u32 %rd1542, %r185, 4;
mov.u64 %rd1541, _Z20bitonicSortKVInPlaceIilLin2ELin1E6LTCompIiEjLi1024EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3_$__cuda_local_var_181271_29_non_const_sharedKeys;
add.s64 %rd1540, %rd1541, %rd1542;
add.s32 %r1339, %r185, 256;
cvt.u64.u32	%rd1271, %r185;
st.shared.u32 [%rd1540], %r224;
st.shared.u32 [%rd990], %r225;
mul.wide.u32 %rd1278, %r185, 8;
add.s64 %rd1280, %rd34, %rd1278;
ld.shared.u64 %rd1281, [%rd1280];
mul.wide.u32 %rd1282, %r1339, 8;
add.s64 %rd1283, %rd34, %rd1282;
ld.shared.u64 %rd1284, [%rd1283];
st.shared.u64 [%rd1280], %rd1284;
st.shared.u64 [%rd1283], %rd1281;
add.s64 %rd1286, %rd35, %rd1271;
ld.shared.u8 %rs196, [%rd1286];
st.shared.u8 [%rd1286], %rs2;
st.shared.u8 [%rd1270], %rs196;

BB3_247:
bar.sync 0;
ld.shared.u32 %r226, [%rd774];
ld.shared.u32 %r227, [%rd776];
setp.ge.s32	%p199, %r227, %r226;
@%p199 bra BB3_249;

cvt.u64.u32	%rd1293, %r151;
add.s64 %rd1295, %rd35, %rd1293;
ld.shared.u8 %rs197, [%rd1295];
setp.ne.s16	%p200, %rs197, 0;
@%p200 bra BB3_251;

BB3_249:
add.s32 %r1340, %r151, 128;
cvt.u64.u32	%rd1296, %r1340;
add.s64 %rd1298, %rd35, %rd1296;
ld.shared.u8 %rs3, [%rd1298];
setp.eq.s16	%p201, %rs3, 0;
@%p201 bra BB3_251;

add.s32 %r1341, %r151, 128;
cvt.u64.u32	%rd1299, %r151;
st.shared.u32 [%rd776], %r226;
st.shared.u32 [%rd774], %r227;
mul.wide.u32 %rd1306, %r151, 8;
add.s64 %rd1308, %rd34, %rd1306;
ld.shared.u64 %rd1309, [%rd1308];
mul.wide.u32 %rd1310, %r1341, 8;
add.s64 %rd1311, %rd34, %rd1310;
ld.shared.u64 %rd1312, [%rd1311];
st.shared.u64 [%rd1308], %rd1312;
st.shared.u64 [%rd1311], %rd1309;
add.s64 %rd1314, %rd35, %rd1299;
ld.shared.u8 %rs198, [%rd1314];
st.shared.u8 [%rd1314], %rs3;
st.shared.u8 [%rd1298], %rs198;

BB3_251:
bar.sync 0;
ld.shared.u32 %r228, [%rd586];
ld.shared.u32 %r229, [%rd588];
setp.ge.s32	%p202, %r229, %r228;
@%p202 bra BB3_253;

cvt.u64.u32	%rd1321, %r121;
add.s64 %rd1323, %rd35, %rd1321;
ld.shared.u8 %rs199, [%rd1323];
setp.ne.s16	%p203, %rs199, 0;
@%p203 bra BB3_255;

BB3_253:
add.s32 %r1342, %r121, 64;
cvt.u64.u32	%rd1324, %r1342;
add.s64 %rd1326, %rd35, %rd1324;
ld.shared.u8 %rs4, [%rd1326];
setp.eq.s16	%p204, %rs4, 0;
@%p204 bra BB3_255;

add.s32 %r1343, %r121, 64;
cvt.u64.u32	%rd1327, %r121;
st.shared.u32 [%rd588], %r228;
st.shared.u32 [%rd586], %r229;
mul.wide.u32 %rd1334, %r121, 8;
add.s64 %rd1336, %rd34, %rd1334;
ld.shared.u64 %rd1337, [%rd1336];
mul.wide.u32 %rd1338, %r1343, 8;
add.s64 %rd1339, %rd34, %rd1338;
ld.shared.u64 %rd1340, [%rd1339];
st.shared.u64 [%rd1336], %rd1340;
st.shared.u64 [%rd1339], %rd1337;
add.s64 %rd1342, %rd35, %rd1327;
ld.shared.u8 %rs200, [%rd1342];
st.shared.u8 [%rd1342], %rs4;
st.shared.u8 [%rd1326], %rs200;

BB3_255:
bar.sync 0;
ld.shared.u32 %r230, [%rd426];
ld.shared.u32 %r231, [%rd428];
setp.ge.s32	%p205, %r231, %r230;
@%p205 bra BB3_257;

cvt.u64.u32	%rd1349, %r95;
add.s64 %rd1351, %rd35, %rd1349;
ld.shared.u8 %rs201, [%rd1351];
setp.ne.s16	%p206, %rs201, 0;
@%p206 bra BB3_259;

BB3_257:
add.s32 %r1344, %r95, 32;
cvt.u64.u32	%rd1352, %r1344;
add.s64 %rd1354, %rd35, %rd1352;
ld.shared.u8 %rs5, [%rd1354];
setp.eq.s16	%p207, %rs5, 0;
@%p207 bra BB3_259;

add.s32 %r1345, %r95, 32;
cvt.u64.u32	%rd1355, %r95;
st.shared.u32 [%rd428], %r230;
st.shared.u32 [%rd426], %r231;
mul.wide.u32 %rd1362, %r95, 8;
add.s64 %rd1364, %rd34, %rd1362;
ld.shared.u64 %rd1365, [%rd1364];
mul.wide.u32 %rd1366, %r1345, 8;
add.s64 %rd1367, %rd34, %rd1366;
ld.shared.u64 %rd1368, [%rd1367];
st.shared.u64 [%rd1364], %rd1368;
st.shared.u64 [%rd1367], %rd1365;
add.s64 %rd1370, %rd35, %rd1355;
ld.shared.u8 %rs202, [%rd1370];
st.shared.u8 [%rd1370], %rs5;
st.shared.u8 [%rd1354], %rs202;

BB3_259:
bar.sync 0;
ld.shared.u32 %r232, [%rd294];
ld.shared.u32 %r233, [%rd296];
setp.ge.s32	%p208, %r233, %r232;
@%p208 bra BB3_261;

cvt.u64.u32	%rd1377, %r73;
add.s64 %rd1379, %rd35, %rd1377;
ld.shared.u8 %rs203, [%rd1379];
setp.ne.s16	%p209, %rs203, 0;
@%p209 bra BB3_263;

BB3_261:
add.s32 %r1346, %r73, 16;
cvt.u64.u32	%rd1380, %r1346;
add.s64 %rd1382, %rd35, %rd1380;
ld.shared.u8 %rs6, [%rd1382];
setp.eq.s16	%p210, %rs6, 0;
@%p210 bra BB3_263;

add.s32 %r1347, %r73, 16;
cvt.u64.u32	%rd1383, %r73;
st.shared.u32 [%rd296], %r232;
st.shared.u32 [%rd294], %r233;
mul.wide.u32 %rd1390, %r73, 8;
add.s64 %rd1392, %rd34, %rd1390;
ld.shared.u64 %rd1393, [%rd1392];
mul.wide.u32 %rd1394, %r1347, 8;
add.s64 %rd1395, %rd34, %rd1394;
ld.shared.u64 %rd1396, [%rd1395];
st.shared.u64 [%rd1392], %rd1396;
st.shared.u64 [%rd1395], %rd1393;
add.s64 %rd1398, %rd35, %rd1383;
ld.shared.u8 %rs204, [%rd1398];
st.shared.u8 [%rd1398], %rs6;
st.shared.u8 [%rd1382], %rs204;

BB3_263:
bar.sync 0;
ld.shared.u32 %r234, [%rd190];
ld.shared.u32 %r235, [%rd192];
setp.ge.s32	%p211, %r235, %r234;
@%p211 bra BB3_265;

cvt.u64.u32	%rd1405, %r55;
add.s64 %rd1407, %rd35, %rd1405;
ld.shared.u8 %rs205, [%rd1407];
setp.ne.s16	%p212, %rs205, 0;
@%p212 bra BB3_267;

BB3_265:
add.s32 %r1348, %r55, 8;
cvt.u64.u32	%rd1408, %r1348;
add.s64 %rd1410, %rd35, %rd1408;
ld.shared.u8 %rs7, [%rd1410];
setp.eq.s16	%p213, %rs7, 0;
@%p213 bra BB3_267;

add.s32 %r1349, %r55, 8;
cvt.u64.u32	%rd1411, %r55;
st.shared.u32 [%rd192], %r234;
st.shared.u32 [%rd190], %r235;
mul.wide.u32 %rd1418, %r55, 8;
add.s64 %rd1420, %rd34, %rd1418;
ld.shared.u64 %rd1421, [%rd1420];
mul.wide.u32 %rd1422, %r1349, 8;
add.s64 %rd1423, %rd34, %rd1422;
ld.shared.u64 %rd1424, [%rd1423];
st.shared.u64 [%rd1420], %rd1424;
st.shared.u64 [%rd1423], %rd1421;
add.s64 %rd1426, %rd35, %rd1411;
ld.shared.u8 %rs206, [%rd1426];
st.shared.u8 [%rd1426], %rs7;
st.shared.u8 [%rd1410], %rs206;

BB3_267:
bar.sync 0;
ld.shared.u32 %r236, [%rd114];
ld.shared.u32 %r237, [%rd116];
setp.ge.s32	%p214, %r237, %r236;
@%p214 bra BB3_269;

cvt.u64.u32	%rd1433, %r41;
add.s64 %rd1435, %rd35, %rd1433;
ld.shared.u8 %rs207, [%rd1435];
setp.ne.s16	%p215, %rs207, 0;
@%p215 bra BB3_271;

BB3_269:
add.s32 %r1350, %r41, 4;
cvt.u64.u32	%rd1436, %r1350;
add.s64 %rd1438, %rd35, %rd1436;
ld.shared.u8 %rs8, [%rd1438];
setp.eq.s16	%p216, %rs8, 0;
@%p216 bra BB3_271;

add.s32 %r1351, %r41, 4;
cvt.u64.u32	%rd1439, %r41;
st.shared.u32 [%rd116], %r236;
st.shared.u32 [%rd114], %r237;
mul.wide.u32 %rd1446, %r41, 8;
add.s64 %rd1448, %rd34, %rd1446;
ld.shared.u64 %rd1449, [%rd1448];
mul.wide.u32 %rd1450, %r1351, 8;
add.s64 %rd1451, %rd34, %rd1450;
ld.shared.u64 %rd1452, [%rd1451];
st.shared.u64 [%rd1448], %rd1452;
st.shared.u64 [%rd1451], %rd1449;
add.s64 %rd1454, %rd35, %rd1439;
ld.shared.u8 %rs208, [%rd1454];
st.shared.u8 [%rd1454], %rs8;
st.shared.u8 [%rd1438], %rs208;

BB3_271:
bar.sync 0;
ld.shared.u32 %r238, [%rd66];
ld.shared.u32 %r239, [%rd68];
setp.ge.s32	%p217, %r239, %r238;
@%p217 bra BB3_273;

cvt.u64.u32	%rd1461, %r31;
add.s64 %rd1463, %rd35, %rd1461;
ld.shared.u8 %rs209, [%rd1463];
setp.ne.s16	%p218, %rs209, 0;
@%p218 bra BB3_275;

BB3_273:
add.s32 %r1352, %r31, 2;
cvt.u64.u32	%rd1464, %r1352;
add.s64 %rd1466, %rd35, %rd1464;
ld.shared.u8 %rs9, [%rd1466];
setp.eq.s16	%p219, %rs9, 0;
@%p219 bra BB3_275;

add.s32 %r1353, %r31, 2;
cvt.u64.u32	%rd1467, %r31;
st.shared.u32 [%rd68], %r238;
st.shared.u32 [%rd66], %r239;
mul.wide.u32 %rd1474, %r31, 8;
add.s64 %rd1476, %rd34, %rd1474;
ld.shared.u64 %rd1477, [%rd1476];
mul.wide.u32 %rd1478, %r1353, 8;
add.s64 %rd1479, %rd34, %rd1478;
ld.shared.u64 %rd1480, [%rd1479];
st.shared.u64 [%rd1476], %rd1480;
st.shared.u64 [%rd1479], %rd1477;
add.s64 %rd1482, %rd35, %rd1467;
ld.shared.u8 %rs210, [%rd1482];
st.shared.u8 [%rd1482], %rs9;
st.shared.u8 [%rd1466], %rs210;

BB3_275:
bar.sync 0;
ld.shared.u32 %r240, [%rd46+4];
ld.shared.u32 %r241, [%rd46];
setp.ge.s32	%p220, %r241, %r240;
@%p220 bra BB3_277;

cvt.u64.u32	%rd1487, %r22;
add.s64 %rd1489, %rd35, %rd1487;
ld.shared.u8 %rs211, [%rd1489];
setp.ne.s16	%p221, %rs211, 0;
@%p221 bra BB3_279;

BB3_277:
cvt.u64.u32	%rd1490, %r22;
add.s64 %rd1492, %rd35, %rd1490;
ld.shared.u8 %rs10, [%rd1492+1];
setp.eq.s16	%p222, %rs10, 0;
@%p222 bra BB3_279;

st.shared.u32 [%rd46], %r240;
st.shared.u32 [%rd46+4], %r241;
mul.wide.u32 %rd1497, %r22, 8;
add.s64 %rd1499, %rd34, %rd1497;
ld.shared.u64 %rd1500, [%rd1499];
ld.shared.u64 %rd1501, [%rd1499+8];
st.shared.u64 [%rd1499], %rd1501;
st.shared.u64 [%rd1499+8], %rd1500;
ld.shared.u8 %rs212, [%rd1492];
st.shared.u8 [%rd1492], %rs10;
st.shared.u8 [%rd1492+1], %rs212;

BB3_279:
ld.param.u32 %r1355, [_Z20bitonicSortKVInPlaceIilLin2ELin1E6LTCompIiEjLi1024EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_2];
mov.u32 %r1354, %tid.x;
setp.lt.u32	%p224, %r1354, %r1355;
bar.sync 0;
@!%p224 bra BB3_281;
bra.uni BB3_280;

BB3_280:
ld.param.u32 %r1365, [_Z20bitonicSortKVInPlaceIilLin2ELin1E6LTCompIiEjLi1024EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_5];
ld.param.u32 %r1364, [_Z20bitonicSortKVInPlaceIilLin2ELin1E6LTCompIiEjLi1024EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_3];
mov.u32 %r1363, %tid.x;
ld.shared.u32 %r1327, [%rd11];
mad.lo.s32 %r1328, %r1363, %r1364, %r4;
cvta.to.global.u64 %rd1507, %rd8;
mul.wide.u32 %rd1508, %r1328, 4;
add.s64 %rd1509, %rd1507, %rd1508;
st.global.u32 [%rd1509], %r1327;
ld.shared.u64 %rd1513, [%rd12];
ld.local.u64 %rd1514, [%rd2];
cvta.to.global.u64 %rd1515, %rd1514;
mad.lo.s32 %r1329, %r1363, %r1365, %r15;
mul.wide.u32 %rd1516, %r1329, 8;
add.s64 %rd1517, %rd1515, %rd1516;
st.global.u64 [%rd1517], %rd1513;

BB3_281:
mov.u32 %r1358, %tid.x;
ld.param.u32 %r1357, [_Z20bitonicSortKVInPlaceIilLin2ELin1E6LTCompIiEjLi1024EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_2];
add.s32 %r1356, %r1358, 512;
setp.ge.u32	%p225, %r1356, %r1357;
@%p225 bra BB3_283;

mov.u32 %r1362, %tid.x;
add.s32 %r1361, %r1362, 512;
ld.param.u32 %r1360, [_Z20bitonicSortKVInPlaceIilLin2ELin1E6LTCompIiEjLi1024EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_5];
ld.param.u32 %r1359, [_Z20bitonicSortKVInPlaceIilLin2ELin1E6LTCompIiEjLi1024EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_3];
ld.shared.u32 %r1333, [%rd11+2048];
mad.lo.s32 %r1335, %r1361, %r1359, %r4;
cvta.to.global.u64 %rd1521, %rd8;
mul.wide.u32 %rd1522, %r1335, 4;
add.s64 %rd1523, %rd1521, %rd1522;
st.global.u32 [%rd1523], %r1333;
ld.shared.u64 %rd1527, [%rd12+4096];
ld.local.u64 %rd1528, [%rd2];
cvta.to.global.u64 %rd1529, %rd1528;
mad.lo.s32 %r1336, %r1361, %r1360, %r15;
mul.wide.u32 %rd1530, %r1336, 8;
add.s64 %rd1531, %rd1529, %rd1530;
st.global.u64 [%rd1531], %rd1527;

BB3_283:
ret;
}


.visible .entry _Z20bitonicSortKVInPlaceIilLin2ELin1E6GTCompIiEjLi128EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3_(
.param .align 8 .b8 _Z20bitonicSortKVInPlaceIilLin2ELin1E6GTCompIiEjLi128EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_0[216],
.param .u32 _Z20bitonicSortKVInPlaceIilLin2ELin1E6GTCompIiEjLi128EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_1,
.param .u32 _Z20bitonicSortKVInPlaceIilLin2ELin1E6GTCompIiEjLi128EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_2,
.param .u32 _Z20bitonicSortKVInPlaceIilLin2ELin1E6GTCompIiEjLi128EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_3,
.param .align 8 .b8 _Z20bitonicSortKVInPlaceIilLin2ELin1E6GTCompIiEjLi128EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_4[216],
.param .u32 _Z20bitonicSortKVInPlaceIilLin2ELin1E6GTCompIiEjLi128EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_5,
.param .align 1 .b8 _Z20bitonicSortKVInPlaceIilLin2ELin1E6GTCompIiEjLi128EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_6[1]
)
.maxntid 1024, 1, 1
{
.local .align 8 .b8 __local_depot4[216];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<119>;
.reg .b16 %rs<108>;
.reg .b32 %r<715>;
.reg .b64 %rd<804>;

	.shared .align 4 .b8 _Z20bitonicSortKVInPlaceIilLin2ELin1E6GTCompIiEjLi128EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3_$__cuda_local_var_181271_29_non_const_sharedKeys[512];

	.shared .align 8 .b8 _Z20bitonicSortKVInPlaceIilLin2ELin1E6GTCompIiEjLi128EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3_$__cuda_local_var_181272_29_non_const_sharedValues[1024];

	.shared .align 1 .b8 _Z20bitonicSortKVInPlaceIilLin2ELin1E6GTCompIiEjLi128EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3_$__cuda_local_var_181273_32_non_const_sharedValid[128];

mov.u64 %rd803, __local_depot4;
cvta.local.u64 %SP, %rd803;
ld.param.u32 %r134, [_Z20bitonicSortKVInPlaceIilLin2ELin1E6GTCompIiEjLi128EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_1];
ld.param.u32 %r135, [_Z20bitonicSortKVInPlaceIilLin2ELin1E6GTCompIiEjLi128EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_2];
ld.param.u32 %r136, [_Z20bitonicSortKVInPlaceIilLin2ELin1E6GTCompIiEjLi128EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_3];
ld.param.u32 %r137, [_Z20bitonicSortKVInPlaceIilLin2ELin1E6GTCompIiEjLi128EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_5];
mov.u64 %rd1, _Z20bitonicSortKVInPlaceIilLin2ELin1E6GTCompIiEjLi128EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_0;
mov.u64 %rd3, _Z20bitonicSortKVInPlaceIilLin2ELin1E6GTCompIiEjLi128EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_4;
add.u64 %rd16, %SP, 0;
cvta.to.local.u64 %rd2, %rd16;
mov.u32 %r685, 0;
mov.pred %p4, 0;
@%p4 bra BB4_2;

BB4_1:
mul.wide.s32 %rd17, %r685, 8;
add.s64 %rd18, %rd3, %rd17;
ld.param.u64 %rd19, [%rd18];
add.s64 %rd20, %rd2, %rd17;
st.local.u64 [%rd20], %rd19;
add.s32 %r685, %r685, 1;
setp.lt.u32	%p5, %r685, 27;
@%p5 bra BB4_1;

BB4_2:
mov.u32 %r139, %nctaid.y;
mov.u32 %r140, %ctaid.z;
mov.u32 %r141, %ctaid.y;
mad.lo.s32 %r142, %r139, %r140, %r141;
mov.u32 %r143, %nctaid.x;
mov.u32 %r144, %ctaid.x;
mad.lo.s32 %r687, %r142, %r143, %r144;
setp.ge.u32	%p6, %r687, %r134;
@%p6 bra BB4_151;

ld.param.u32 %r146, [%rd1+108];
mul.lo.s32 %r4, %r687, %r146;
ld.local.u32 %r5, [%rd2+208];
add.s32 %r686, %r5, -1;
mov.u32 %r145, 0;
setp.lt.s32	%p7, %r686, 1;
mov.u32 %r691, %r145;
@%p7 bra BB4_6;

mul.wide.s32 %rd21, %r5, 4;
add.s64 %rd800, %rd2, %rd21;
mov.u32 %r692, 0;

BB4_5:
ld.local.u32 %r148, [%rd800+4];
rem.u32 %r149, %r687, %r148;
ld.local.u32 %r150, [%rd800+104];
mad.lo.s32 %r692, %r150, %r149, %r692;
div.u32 %r687, %r687, %r148;
add.s64 %rd800, %rd800, -4;
add.s32 %r686, %r686, -1;
setp.gt.s32	%p8, %r686, 0;
mov.u32 %r688, %r692;
mov.u32 %r691, %r688;
@%p8 bra BB4_5;

BB4_6:
mov.u32 %r14, %r691;
ld.param.u64 %rd8, [%rd1];
ld.local.u32 %r152, [%rd2+108];
mad.lo.s32 %r15, %r152, %r687, %r14;
mov.u32 %r16, %tid.x;
add.s32 %r17, %r16, 64;
setp.lt.u32	%p1, %r16, %r135;
setp.ge.u32	%p9, %r16, %r135;
mov.u32 %r690, %r145;
@%p9 bra BB4_8;

cvta.to.global.u64 %rd22, %rd8;
mad.lo.s32 %r153, %r16, %r136, %r4;
mul.wide.u32 %rd23, %r153, 4;
add.s64 %rd24, %rd22, %rd23;
ld.global.u32 %r690, [%rd24];

BB4_8:
mov.u64 %rd801, 0;
@%p9 bra BB4_10;

ld.local.u64 %rd26, [%rd2];
cvta.to.global.u64 %rd27, %rd26;
mad.lo.s32 %r154, %r16, %r137, %r15;
mul.wide.u32 %rd28, %r154, 8;
add.s64 %rd29, %rd27, %rd28;
ld.global.u64 %rd801, [%rd29];

BB4_10:
selp.u16	%rs8, 1, 0, %p1;
cvt.s64.s32	%rd30, %r16;
mul.wide.s32 %rd31, %r16, 4;
mov.u64 %rd32, _Z20bitonicSortKVInPlaceIilLin2ELin1E6GTCompIiEjLi128EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3_$__cuda_local_var_181271_29_non_const_sharedKeys;
add.s64 %rd11, %rd32, %rd31;
st.shared.u32 [%rd11], %r690;
mul.wide.s32 %rd33, %r16, 8;
mov.u64 %rd34, _Z20bitonicSortKVInPlaceIilLin2ELin1E6GTCompIiEjLi128EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3_$__cuda_local_var_181272_29_non_const_sharedValues;
add.s64 %rd12, %rd34, %rd33;
st.shared.u64 [%rd12], %rd801;
mov.u64 %rd35, _Z20bitonicSortKVInPlaceIilLin2ELin1E6GTCompIiEjLi128EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3_$__cuda_local_var_181273_32_non_const_sharedValid;
add.s64 %rd13, %rd35, %rd30;
st.shared.u8 [%rd13], %rs8;
setp.lt.u32	%p2, %r17, %r135;
mov.u32 %r693, 0;
setp.ge.u32	%p11, %r17, %r135;
@%p11 bra BB4_12;

cvta.to.global.u64 %rd36, %rd8;
mad.lo.s32 %r156, %r17, %r136, %r4;
mul.wide.u32 %rd37, %r156, 4;
add.s64 %rd38, %rd36, %rd37;
ld.global.u32 %r693, [%rd38];

BB4_12:
mov.u64 %rd802, 0;
@%p11 bra BB4_14;

ld.local.u64 %rd40, [%rd2];
cvta.to.global.u64 %rd41, %rd40;
mad.lo.s32 %r157, %r17, %r137, %r15;
mul.wide.u32 %rd42, %r157, 8;
add.s64 %rd43, %rd41, %rd42;
ld.global.u64 %rd802, [%rd43];

BB4_14:
selp.u16	%rs9, 1, 0, %p2;
st.shared.u32 [%rd11+256], %r693;
st.shared.u64 [%rd12+512], %rd802;
st.shared.u8 [%rd13+64], %rs9;
shl.b32 %r22, %r16, 1;
bar.sync 0;
mul.wide.u32 %rd44, %r22, 4;
add.s64 %rd46, %rd32, %rd44;
ld.shared.u32 %r23, [%rd46+4];
ld.shared.u32 %r24, [%rd46];
setp.le.s32	%p13, %r24, %r23;
@%p13 bra BB4_16;

cvt.u64.u32	%rd47, %r22;
add.s64 %rd49, %rd35, %rd47;
ld.shared.u8 %rs10, [%rd49];
mov.u32 %r694, 1;
setp.ne.s16	%p14, %rs10, 0;
@%p14 bra BB4_17;

BB4_16:
cvt.u64.u32	%rd50, %r22;
add.s64 %rd52, %rd35, %rd50;
ld.shared.u8 %rs11, [%rd52+1];
setp.eq.s16	%p15, %rs11, 0;
selp.u32	%r694, 1, 0, %p15;

BB4_17:
and.b32 %r164, %r16, 1;
setp.ne.s32	%p16, %r694, %r164;
@%p16 bra BB4_19;

mul.wide.u32 %rd53, %r22, 8;
add.s64 %rd55, %rd34, %rd53;
cvt.u64.u32	%rd56, %r22;
st.shared.u32 [%rd46], %r23;
st.shared.u32 [%rd46+4], %r24;
ld.shared.u64 %rd60, [%rd55];
ld.shared.u64 %rd61, [%rd55+8];
st.shared.u64 [%rd55], %rd61;
st.shared.u64 [%rd55+8], %rd60;
add.s64 %rd63, %rd35, %rd56;
ld.shared.u8 %rs12, [%rd63];
ld.shared.u8 %rs13, [%rd63+1];
st.shared.u8 [%rd63], %rs13;
st.shared.u8 [%rd63+1], %rs12;

BB4_19:
bar.sync 0;
sub.s32 %r31, %r22, %r164;
add.s32 %r170, %r31, 2;
mul.wide.u32 %rd64, %r170, 4;
add.s64 %rd66, %rd32, %rd64;
mul.wide.u32 %rd67, %r31, 4;
add.s64 %rd68, %rd32, %rd67;
ld.shared.u32 %r29, [%rd66];
ld.shared.u32 %r30, [%rd68];
setp.le.s32	%p17, %r30, %r29;
@%p17 bra BB4_21;

cvt.u64.u32	%rd69, %r31;
add.s64 %rd71, %rd35, %rd69;
ld.shared.u8 %rs14, [%rd71];
mov.u32 %r695, 1;
setp.ne.s16	%p18, %rs14, 0;
@%p18 bra BB4_22;

BB4_21:
cvt.u64.u32	%rd72, %r170;
add.s64 %rd74, %rd35, %rd72;
ld.shared.u8 %rs15, [%rd74];
setp.eq.s16	%p19, %rs15, 0;
selp.u32	%r695, 1, 0, %p19;

BB4_22:
bfe.u32 %r182, %r16, 1, 1;
setp.ne.s32	%p20, %r695, %r182;
@%p20 bra BB4_24;

mul.wide.u32 %rd75, %r31, 8;
add.s64 %rd77, %rd34, %rd75;
mul.wide.u32 %rd78, %r170, 8;
add.s64 %rd79, %rd34, %rd78;
cvt.u64.u32	%rd80, %r31;
st.shared.u32 [%rd68], %r29;
cvt.u64.u32	%rd84, %r170;
st.shared.u32 [%rd66], %r30;
ld.shared.u64 %rd87, [%rd77];
ld.shared.u64 %rd88, [%rd79];
st.shared.u64 [%rd77], %rd88;
st.shared.u64 [%rd79], %rd87;
add.s64 %rd90, %rd35, %rd80;
ld.shared.u8 %rs16, [%rd90];
add.s64 %rd91, %rd35, %rd84;
ld.shared.u8 %rs17, [%rd91];
st.shared.u8 [%rd90], %rs17;
st.shared.u8 [%rd91], %rs16;

BB4_24:
bar.sync 0;
ld.shared.u32 %r34, [%rd46+4];
ld.shared.u32 %r35, [%rd46];
setp.le.s32	%p21, %r35, %r34;
@%p21 bra BB4_26;

cvt.u64.u32	%rd95, %r22;
add.s64 %rd97, %rd35, %rd95;
ld.shared.u8 %rs18, [%rd97];
mov.u32 %r696, 1;
setp.ne.s16	%p22, %rs18, 0;
@%p22 bra BB4_27;

BB4_26:
cvt.u64.u32	%rd98, %r22;
add.s64 %rd100, %rd35, %rd98;
ld.shared.u8 %rs19, [%rd100+1];
setp.eq.s16	%p23, %rs19, 0;
selp.u32	%r696, 1, 0, %p23;

BB4_27:
bfe.u32 %r197, %r16, 1, 1;
setp.ne.s32	%p24, %r696, %r197;
@%p24 bra BB4_29;

cvt.u64.u32	%rd101, %r22;
st.shared.u32 [%rd46], %r34;
st.shared.u32 [%rd46+4], %r35;
mul.wide.u32 %rd105, %r22, 8;
add.s64 %rd107, %rd34, %rd105;
ld.shared.u64 %rd108, [%rd107];
ld.shared.u64 %rd109, [%rd107+8];
st.shared.u64 [%rd107], %rd109;
st.shared.u64 [%rd107+8], %rd108;
add.s64 %rd111, %rd35, %rd101;
ld.shared.u8 %rs20, [%rd111];
ld.shared.u8 %rs21, [%rd111+1];
st.shared.u8 [%rd111], %rs21;
st.shared.u8 [%rd111+1], %rs20;

BB4_29:
bar.sync 0;
and.b32 %r200, %r16, 3;
sub.s32 %r41, %r22, %r200;
add.s32 %r202, %r41, 4;
mul.wide.u32 %rd112, %r202, 4;
add.s64 %rd114, %rd32, %rd112;
mul.wide.u32 %rd115, %r41, 4;
add.s64 %rd116, %rd32, %rd115;
ld.shared.u32 %r39, [%rd114];
ld.shared.u32 %r40, [%rd116];
setp.le.s32	%p25, %r40, %r39;
@%p25 bra BB4_31;

cvt.u64.u32	%rd117, %r41;
add.s64 %rd119, %rd35, %rd117;
ld.shared.u8 %rs22, [%rd119];
mov.u32 %r697, 1;
setp.ne.s16	%p26, %rs22, 0;
@%p26 bra BB4_32;

BB4_31:
cvt.u64.u32	%rd120, %r202;
add.s64 %rd122, %rd35, %rd120;
ld.shared.u8 %rs23, [%rd122];
setp.eq.s16	%p27, %rs23, 0;
selp.u32	%r697, 1, 0, %p27;

BB4_32:
bfe.u32 %r214, %r16, 2, 1;
setp.ne.s32	%p28, %r697, %r214;
@%p28 bra BB4_34;

mul.wide.u32 %rd123, %r41, 8;
add.s64 %rd125, %rd34, %rd123;
mul.wide.u32 %rd126, %r202, 8;
add.s64 %rd127, %rd34, %rd126;
cvt.u64.u32	%rd128, %r41;
st.shared.u32 [%rd116], %r39;
cvt.u64.u32	%rd132, %r202;
st.shared.u32 [%rd114], %r40;
ld.shared.u64 %rd135, [%rd125];
ld.shared.u64 %rd136, [%rd127];
st.shared.u64 [%rd125], %rd136;
st.shared.u64 [%rd127], %rd135;
add.s64 %rd138, %rd35, %rd128;
ld.shared.u8 %rs24, [%rd138];
add.s64 %rd139, %rd35, %rd132;
ld.shared.u8 %rs25, [%rd139];
st.shared.u8 [%rd138], %rs25;
st.shared.u8 [%rd139], %rs24;

BB4_34:
bar.sync 0;
ld.shared.u32 %r44, [%rd66];
ld.shared.u32 %r45, [%rd68];
setp.le.s32	%p29, %r45, %r44;
@%p29 bra BB4_36;

cvt.u64.u32	%rd145, %r31;
add.s64 %rd147, %rd35, %rd145;
ld.shared.u8 %rs26, [%rd147];
mov.u32 %r698, 1;
setp.ne.s16	%p30, %rs26, 0;
@%p30 bra BB4_37;

BB4_36:
cvt.u64.u32	%rd148, %r170;
add.s64 %rd150, %rd35, %rd148;
ld.shared.u8 %rs27, [%rd150];
setp.eq.s16	%p31, %rs27, 0;
selp.u32	%r698, 1, 0, %p31;

BB4_37:
bfe.u32 %r237, %r16, 2, 1;
setp.ne.s32	%p32, %r698, %r237;
@%p32 bra BB4_39;

cvt.u64.u32	%rd151, %r31;
st.shared.u32 [%rd68], %r44;
cvt.u64.u32	%rd155, %r170;
st.shared.u32 [%rd66], %r45;
mul.wide.u32 %rd158, %r31, 8;
add.s64 %rd160, %rd34, %rd158;
ld.shared.u64 %rd161, [%rd160];
mul.wide.u32 %rd162, %r170, 8;
add.s64 %rd163, %rd34, %rd162;
ld.shared.u64 %rd164, [%rd163];
st.shared.u64 [%rd160], %rd164;
st.shared.u64 [%rd163], %rd161;
add.s64 %rd166, %rd35, %rd151;
ld.shared.u8 %rs28, [%rd166];
add.s64 %rd167, %rd35, %rd155;
ld.shared.u8 %rs29, [%rd167];
st.shared.u8 [%rd166], %rs29;
st.shared.u8 [%rd167], %rs28;

BB4_39:
bar.sync 0;
ld.shared.u32 %r48, [%rd46+4];
ld.shared.u32 %r49, [%rd46];
setp.le.s32	%p33, %r49, %r48;
@%p33 bra BB4_41;

cvt.u64.u32	%rd171, %r22;
add.s64 %rd173, %rd35, %rd171;
ld.shared.u8 %rs30, [%rd173];
mov.u32 %r699, 1;
setp.ne.s16	%p34, %rs30, 0;
@%p34 bra BB4_42;

BB4_41:
cvt.u64.u32	%rd174, %r22;
add.s64 %rd176, %rd35, %rd174;
ld.shared.u8 %rs31, [%rd176+1];
setp.eq.s16	%p35, %rs31, 0;
selp.u32	%r699, 1, 0, %p35;

BB4_42:
bfe.u32 %r251, %r16, 2, 1;
setp.ne.s32	%p36, %r699, %r251;
@%p36 bra BB4_44;

cvt.u64.u32	%rd177, %r22;
st.shared.u32 [%rd46], %r48;
st.shared.u32 [%rd46+4], %r49;
mul.wide.u32 %rd181, %r22, 8;
add.s64 %rd183, %rd34, %rd181;
ld.shared.u64 %rd184, [%rd183];
ld.shared.u64 %rd185, [%rd183+8];
st.shared.u64 [%rd183], %rd185;
st.shared.u64 [%rd183+8], %rd184;
add.s64 %rd187, %rd35, %rd177;
ld.shared.u8 %rs32, [%rd187];
ld.shared.u8 %rs33, [%rd187+1];
st.shared.u8 [%rd187], %rs33;
st.shared.u8 [%rd187+1], %rs32;

BB4_44:
bar.sync 0;
and.b32 %r254, %r16, 7;
sub.s32 %r55, %r22, %r254;
add.s32 %r256, %r55, 8;
mul.wide.u32 %rd188, %r256, 4;
add.s64 %rd190, %rd32, %rd188;
mul.wide.u32 %rd191, %r55, 4;
add.s64 %rd192, %rd32, %rd191;
ld.shared.u32 %r53, [%rd190];
ld.shared.u32 %r54, [%rd192];
setp.le.s32	%p37, %r54, %r53;
@%p37 bra BB4_46;

cvt.u64.u32	%rd193, %r55;
add.s64 %rd195, %rd35, %rd193;
ld.shared.u8 %rs34, [%rd195];
mov.u32 %r700, 1;
setp.ne.s16	%p38, %rs34, 0;
@%p38 bra BB4_47;

BB4_46:
cvt.u64.u32	%rd196, %r256;
add.s64 %rd198, %rd35, %rd196;
ld.shared.u8 %rs35, [%rd198];
setp.eq.s16	%p39, %rs35, 0;
selp.u32	%r700, 1, 0, %p39;

BB4_47:
bfe.u32 %r268, %r16, 3, 1;
setp.ne.s32	%p40, %r700, %r268;
@%p40 bra BB4_49;

mul.wide.u32 %rd199, %r55, 8;
add.s64 %rd201, %rd34, %rd199;
mul.wide.u32 %rd202, %r256, 8;
add.s64 %rd203, %rd34, %rd202;
cvt.u64.u32	%rd204, %r55;
st.shared.u32 [%rd192], %r53;
cvt.u64.u32	%rd208, %r256;
st.shared.u32 [%rd190], %r54;
ld.shared.u64 %rd211, [%rd201];
ld.shared.u64 %rd212, [%rd203];
st.shared.u64 [%rd201], %rd212;
st.shared.u64 [%rd203], %rd211;
add.s64 %rd214, %rd35, %rd204;
ld.shared.u8 %rs36, [%rd214];
add.s64 %rd215, %rd35, %rd208;
ld.shared.u8 %rs37, [%rd215];
st.shared.u8 [%rd214], %rs37;
st.shared.u8 [%rd215], %rs36;

BB4_49:
bar.sync 0;
ld.shared.u32 %r58, [%rd114];
ld.shared.u32 %r59, [%rd116];
setp.le.s32	%p41, %r59, %r58;
@%p41 bra BB4_51;

cvt.u64.u32	%rd221, %r41;
add.s64 %rd223, %rd35, %rd221;
ld.shared.u8 %rs38, [%rd223];
mov.u32 %r701, 1;
setp.ne.s16	%p42, %rs38, 0;
@%p42 bra BB4_52;

BB4_51:
cvt.u64.u32	%rd224, %r202;
add.s64 %rd226, %rd35, %rd224;
ld.shared.u8 %rs39, [%rd226];
setp.eq.s16	%p43, %rs39, 0;
selp.u32	%r701, 1, 0, %p43;

BB4_52:
bfe.u32 %r291, %r16, 3, 1;
setp.ne.s32	%p44, %r701, %r291;
@%p44 bra BB4_54;

cvt.u64.u32	%rd227, %r41;
st.shared.u32 [%rd116], %r58;
cvt.u64.u32	%rd231, %r202;
st.shared.u32 [%rd114], %r59;
mul.wide.u32 %rd234, %r41, 8;
add.s64 %rd236, %rd34, %rd234;
ld.shared.u64 %rd237, [%rd236];
mul.wide.u32 %rd238, %r202, 8;
add.s64 %rd239, %rd34, %rd238;
ld.shared.u64 %rd240, [%rd239];
st.shared.u64 [%rd236], %rd240;
st.shared.u64 [%rd239], %rd237;
add.s64 %rd242, %rd35, %rd227;
ld.shared.u8 %rs40, [%rd242];
add.s64 %rd243, %rd35, %rd231;
ld.shared.u8 %rs41, [%rd243];
st.shared.u8 [%rd242], %rs41;
st.shared.u8 [%rd243], %rs40;

BB4_54:
bar.sync 0;
ld.shared.u32 %r62, [%rd66];
ld.shared.u32 %r63, [%rd68];
setp.le.s32	%p45, %r63, %r62;
@%p45 bra BB4_56;

cvt.u64.u32	%rd249, %r31;
add.s64 %rd251, %rd35, %rd249;
ld.shared.u8 %rs42, [%rd251];
mov.u32 %r702, 1;
setp.ne.s16	%p46, %rs42, 0;
@%p46 bra BB4_57;

BB4_56:
cvt.u64.u32	%rd252, %r170;
add.s64 %rd254, %rd35, %rd252;
ld.shared.u8 %rs43, [%rd254];
setp.eq.s16	%p47, %rs43, 0;
selp.u32	%r702, 1, 0, %p47;

BB4_57:
bfe.u32 %r313, %r16, 3, 1;
setp.ne.s32	%p48, %r702, %r313;
@%p48 bra BB4_59;

cvt.u64.u32	%rd255, %r31;
st.shared.u32 [%rd68], %r62;
cvt.u64.u32	%rd259, %r170;
st.shared.u32 [%rd66], %r63;
mul.wide.u32 %rd262, %r31, 8;
add.s64 %rd264, %rd34, %rd262;
ld.shared.u64 %rd265, [%rd264];
mul.wide.u32 %rd266, %r170, 8;
add.s64 %rd267, %rd34, %rd266;
ld.shared.u64 %rd268, [%rd267];
st.shared.u64 [%rd264], %rd268;
st.shared.u64 [%rd267], %rd265;
add.s64 %rd270, %rd35, %rd255;
ld.shared.u8 %rs44, [%rd270];
add.s64 %rd271, %rd35, %rd259;
ld.shared.u8 %rs45, [%rd271];
st.shared.u8 [%rd270], %rs45;
st.shared.u8 [%rd271], %rs44;

BB4_59:
bar.sync 0;
ld.shared.u32 %r66, [%rd46+4];
ld.shared.u32 %r67, [%rd46];
setp.le.s32	%p49, %r67, %r66;
@%p49 bra BB4_61;

cvt.u64.u32	%rd275, %r22;
add.s64 %rd277, %rd35, %rd275;
ld.shared.u8 %rs46, [%rd277];
mov.u32 %r703, 1;
setp.ne.s16	%p50, %rs46, 0;
@%p50 bra BB4_62;

BB4_61:
cvt.u64.u32	%rd278, %r22;
add.s64 %rd280, %rd35, %rd278;
ld.shared.u8 %rs47, [%rd280+1];
setp.eq.s16	%p51, %rs47, 0;
selp.u32	%r703, 1, 0, %p51;

BB4_62:
bfe.u32 %r327, %r16, 3, 1;
setp.ne.s32	%p52, %r703, %r327;
@%p52 bra BB4_64;

cvt.u64.u32	%rd281, %r22;
st.shared.u32 [%rd46], %r66;
st.shared.u32 [%rd46+4], %r67;
mul.wide.u32 %rd285, %r22, 8;
add.s64 %rd287, %rd34, %rd285;
ld.shared.u64 %rd288, [%rd287];
ld.shared.u64 %rd289, [%rd287+8];
st.shared.u64 [%rd287], %rd289;
st.shared.u64 [%rd287+8], %rd288;
add.s64 %rd291, %rd35, %rd281;
ld.shared.u8 %rs48, [%rd291];
ld.shared.u8 %rs49, [%rd291+1];
st.shared.u8 [%rd291], %rs49;
st.shared.u8 [%rd291+1], %rs48;

BB4_64:
bar.sync 0;
and.b32 %r330, %r16, 15;
sub.s32 %r73, %r22, %r330;
add.s32 %r332, %r73, 16;
mul.wide.u32 %rd292, %r332, 4;
add.s64 %rd294, %rd32, %rd292;
mul.wide.u32 %rd295, %r73, 4;
add.s64 %rd296, %rd32, %rd295;
ld.shared.u32 %r71, [%rd294];
ld.shared.u32 %r72, [%rd296];
setp.le.s32	%p53, %r72, %r71;
@%p53 bra BB4_66;

cvt.u64.u32	%rd297, %r73;
add.s64 %rd299, %rd35, %rd297;
ld.shared.u8 %rs50, [%rd299];
mov.u32 %r704, 1;
setp.ne.s16	%p54, %rs50, 0;
@%p54 bra BB4_67;

BB4_66:
cvt.u64.u32	%rd300, %r332;
add.s64 %rd302, %rd35, %rd300;
ld.shared.u8 %rs51, [%rd302];
setp.eq.s16	%p55, %rs51, 0;
selp.u32	%r704, 1, 0, %p55;

BB4_67:
bfe.u32 %r344, %r16, 4, 1;
setp.ne.s32	%p56, %r704, %r344;
@%p56 bra BB4_69;

mul.wide.u32 %rd303, %r73, 8;
add.s64 %rd305, %rd34, %rd303;
mul.wide.u32 %rd306, %r332, 8;
add.s64 %rd307, %rd34, %rd306;
cvt.u64.u32	%rd308, %r73;
st.shared.u32 [%rd296], %r71;
cvt.u64.u32	%rd312, %r332;
st.shared.u32 [%rd294], %r72;
ld.shared.u64 %rd315, [%rd305];
ld.shared.u64 %rd316, [%rd307];
st.shared.u64 [%rd305], %rd316;
st.shared.u64 [%rd307], %rd315;
add.s64 %rd318, %rd35, %rd308;
ld.shared.u8 %rs52, [%rd318];
add.s64 %rd319, %rd35, %rd312;
ld.shared.u8 %rs53, [%rd319];
st.shared.u8 [%rd318], %rs53;
st.shared.u8 [%rd319], %rs52;

BB4_69:
bar.sync 0;
ld.shared.u32 %r76, [%rd190];
ld.shared.u32 %r77, [%rd192];
setp.le.s32	%p57, %r77, %r76;
@%p57 bra BB4_71;

cvt.u64.u32	%rd325, %r55;
add.s64 %rd327, %rd35, %rd325;
ld.shared.u8 %rs54, [%rd327];
mov.u32 %r705, 1;
setp.ne.s16	%p58, %rs54, 0;
@%p58 bra BB4_72;

BB4_71:
cvt.u64.u32	%rd328, %r256;
add.s64 %rd330, %rd35, %rd328;
ld.shared.u8 %rs55, [%rd330];
setp.eq.s16	%p59, %rs55, 0;
selp.u32	%r705, 1, 0, %p59;

BB4_72:
bfe.u32 %r367, %r16, 4, 1;
setp.ne.s32	%p60, %r705, %r367;
@%p60 bra BB4_74;

cvt.u64.u32	%rd331, %r55;
st.shared.u32 [%rd192], %r76;
cvt.u64.u32	%rd335, %r256;
st.shared.u32 [%rd190], %r77;
mul.wide.u32 %rd338, %r55, 8;
add.s64 %rd340, %rd34, %rd338;
ld.shared.u64 %rd341, [%rd340];
mul.wide.u32 %rd342, %r256, 8;
add.s64 %rd343, %rd34, %rd342;
ld.shared.u64 %rd344, [%rd343];
st.shared.u64 [%rd340], %rd344;
st.shared.u64 [%rd343], %rd341;
add.s64 %rd346, %rd35, %rd331;
ld.shared.u8 %rs56, [%rd346];
add.s64 %rd347, %rd35, %rd335;
ld.shared.u8 %rs57, [%rd347];
st.shared.u8 [%rd346], %rs57;
st.shared.u8 [%rd347], %rs56;

BB4_74:
bar.sync 0;
ld.shared.u32 %r80, [%rd114];
ld.shared.u32 %r81, [%rd116];
setp.le.s32	%p61, %r81, %r80;
@%p61 bra BB4_76;

cvt.u64.u32	%rd353, %r41;
add.s64 %rd355, %rd35, %rd353;
ld.shared.u8 %rs58, [%rd355];
mov.u32 %r706, 1;
setp.ne.s16	%p62, %rs58, 0;
@%p62 bra BB4_77;

BB4_76:
cvt.u64.u32	%rd356, %r202;
add.s64 %rd358, %rd35, %rd356;
ld.shared.u8 %rs59, [%rd358];
setp.eq.s16	%p63, %rs59, 0;
selp.u32	%r706, 1, 0, %p63;

BB4_77:
bfe.u32 %r389, %r16, 4, 1;
setp.ne.s32	%p64, %r706, %r389;
@%p64 bra BB4_79;

cvt.u64.u32	%rd359, %r41;
st.shared.u32 [%rd116], %r80;
cvt.u64.u32	%rd363, %r202;
st.shared.u32 [%rd114], %r81;
mul.wide.u32 %rd366, %r41, 8;
add.s64 %rd368, %rd34, %rd366;
ld.shared.u64 %rd369, [%rd368];
mul.wide.u32 %rd370, %r202, 8;
add.s64 %rd371, %rd34, %rd370;
ld.shared.u64 %rd372, [%rd371];
st.shared.u64 [%rd368], %rd372;
st.shared.u64 [%rd371], %rd369;
add.s64 %rd374, %rd35, %rd359;
ld.shared.u8 %rs60, [%rd374];
add.s64 %rd375, %rd35, %rd363;
ld.shared.u8 %rs61, [%rd375];
st.shared.u8 [%rd374], %rs61;
st.shared.u8 [%rd375], %rs60;

BB4_79:
bar.sync 0;
ld.shared.u32 %r84, [%rd66];
ld.shared.u32 %r85, [%rd68];
setp.le.s32	%p65, %r85, %r84;
@%p65 bra BB4_81;

cvt.u64.u32	%rd381, %r31;
add.s64 %rd383, %rd35, %rd381;
ld.shared.u8 %rs62, [%rd383];
mov.u32 %r707, 1;
setp.ne.s16	%p66, %rs62, 0;
@%p66 bra BB4_82;

BB4_81:
cvt.u64.u32	%rd384, %r170;
add.s64 %rd386, %rd35, %rd384;
ld.shared.u8 %rs63, [%rd386];
setp.eq.s16	%p67, %rs63, 0;
selp.u32	%r707, 1, 0, %p67;

BB4_82:
bfe.u32 %r411, %r16, 4, 1;
setp.ne.s32	%p68, %r707, %r411;
@%p68 bra BB4_84;

cvt.u64.u32	%rd387, %r31;
st.shared.u32 [%rd68], %r84;
cvt.u64.u32	%rd391, %r170;
st.shared.u32 [%rd66], %r85;
mul.wide.u32 %rd394, %r31, 8;
add.s64 %rd396, %rd34, %rd394;
ld.shared.u64 %rd397, [%rd396];
mul.wide.u32 %rd398, %r170, 8;
add.s64 %rd399, %rd34, %rd398;
ld.shared.u64 %rd400, [%rd399];
st.shared.u64 [%rd396], %rd400;
st.shared.u64 [%rd399], %rd397;
add.s64 %rd402, %rd35, %rd387;
ld.shared.u8 %rs64, [%rd402];
add.s64 %rd403, %rd35, %rd391;
ld.shared.u8 %rs65, [%rd403];
st.shared.u8 [%rd402], %rs65;
st.shared.u8 [%rd403], %rs64;

BB4_84:
bar.sync 0;
ld.shared.u32 %r88, [%rd46+4];
ld.shared.u32 %r89, [%rd46];
setp.le.s32	%p69, %r89, %r88;
@%p69 bra BB4_86;

cvt.u64.u32	%rd407, %r22;
add.s64 %rd409, %rd35, %rd407;
ld.shared.u8 %rs66, [%rd409];
mov.u32 %r708, 1;
setp.ne.s16	%p70, %rs66, 0;
@%p70 bra BB4_87;

BB4_86:
cvt.u64.u32	%rd410, %r22;
add.s64 %rd412, %rd35, %rd410;
ld.shared.u8 %rs67, [%rd412+1];
setp.eq.s16	%p71, %rs67, 0;
selp.u32	%r708, 1, 0, %p71;

BB4_87:
bfe.u32 %r425, %r16, 4, 1;
setp.ne.s32	%p72, %r708, %r425;
@%p72 bra BB4_89;

cvt.u64.u32	%rd413, %r22;
st.shared.u32 [%rd46], %r88;
st.shared.u32 [%rd46+4], %r89;
mul.wide.u32 %rd417, %r22, 8;
add.s64 %rd419, %rd34, %rd417;
ld.shared.u64 %rd420, [%rd419];
ld.shared.u64 %rd421, [%rd419+8];
st.shared.u64 [%rd419], %rd421;
st.shared.u64 [%rd419+8], %rd420;
add.s64 %rd423, %rd35, %rd413;
ld.shared.u8 %rs68, [%rd423];
ld.shared.u8 %rs69, [%rd423+1];
st.shared.u8 [%rd423], %rs69;
st.shared.u8 [%rd423+1], %rs68;

BB4_89:
bar.sync 0;
and.b32 %r428, %r16, 31;
sub.s32 %r95, %r22, %r428;
add.s32 %r430, %r95, 32;
mul.wide.u32 %rd424, %r430, 4;
add.s64 %rd426, %rd32, %rd424;
mul.wide.u32 %rd427, %r95, 4;
add.s64 %rd428, %rd32, %rd427;
ld.shared.u32 %r93, [%rd426];
ld.shared.u32 %r94, [%rd428];
setp.le.s32	%p73, %r94, %r93;
@%p73 bra BB4_91;

cvt.u64.u32	%rd429, %r95;
add.s64 %rd431, %rd35, %rd429;
ld.shared.u8 %rs70, [%rd431];
mov.u32 %r709, 1;
setp.ne.s16	%p74, %rs70, 0;
@%p74 bra BB4_92;

BB4_91:
cvt.u64.u32	%rd432, %r430;
add.s64 %rd434, %rd35, %rd432;
ld.shared.u8 %rs71, [%rd434];
setp.eq.s16	%p75, %rs71, 0;
selp.u32	%r709, 1, 0, %p75;

BB4_92:
bfe.u32 %r442, %r16, 5, 1;
setp.ne.s32	%p76, %r709, %r442;
@%p76 bra BB4_94;

mul.wide.u32 %rd435, %r95, 8;
add.s64 %rd437, %rd34, %rd435;
mul.wide.u32 %rd438, %r430, 8;
add.s64 %rd439, %rd34, %rd438;
cvt.u64.u32	%rd440, %r95;
st.shared.u32 [%rd428], %r93;
cvt.u64.u32	%rd444, %r430;
st.shared.u32 [%rd426], %r94;
ld.shared.u64 %rd447, [%rd437];
ld.shared.u64 %rd448, [%rd439];
st.shared.u64 [%rd437], %rd448;
st.shared.u64 [%rd439], %rd447;
add.s64 %rd450, %rd35, %rd440;
ld.shared.u8 %rs72, [%rd450];
add.s64 %rd451, %rd35, %rd444;
ld.shared.u8 %rs73, [%rd451];
st.shared.u8 [%rd450], %rs73;
st.shared.u8 [%rd451], %rs72;

BB4_94:
bar.sync 0;
ld.shared.u32 %r98, [%rd294];
ld.shared.u32 %r99, [%rd296];
setp.le.s32	%p77, %r99, %r98;
@%p77 bra BB4_96;

cvt.u64.u32	%rd457, %r73;
add.s64 %rd459, %rd35, %rd457;
ld.shared.u8 %rs74, [%rd459];
mov.u32 %r710, 1;
setp.ne.s16	%p78, %rs74, 0;
@%p78 bra BB4_97;

BB4_96:
cvt.u64.u32	%rd460, %r332;
add.s64 %rd462, %rd35, %rd460;
ld.shared.u8 %rs75, [%rd462];
setp.eq.s16	%p79, %rs75, 0;
selp.u32	%r710, 1, 0, %p79;

BB4_97:
bfe.u32 %r465, %r16, 5, 1;
setp.ne.s32	%p80, %r710, %r465;
@%p80 bra BB4_99;

cvt.u64.u32	%rd463, %r73;
st.shared.u32 [%rd296], %r98;
cvt.u64.u32	%rd467, %r332;
st.shared.u32 [%rd294], %r99;
mul.wide.u32 %rd470, %r73, 8;
add.s64 %rd472, %rd34, %rd470;
ld.shared.u64 %rd473, [%rd472];
mul.wide.u32 %rd474, %r332, 8;
add.s64 %rd475, %rd34, %rd474;
ld.shared.u64 %rd476, [%rd475];
st.shared.u64 [%rd472], %rd476;
st.shared.u64 [%rd475], %rd473;
add.s64 %rd478, %rd35, %rd463;
ld.shared.u8 %rs76, [%rd478];
add.s64 %rd479, %rd35, %rd467;
ld.shared.u8 %rs77, [%rd479];
st.shared.u8 [%rd478], %rs77;
st.shared.u8 [%rd479], %rs76;

BB4_99:
bar.sync 0;
ld.shared.u32 %r102, [%rd190];
ld.shared.u32 %r103, [%rd192];
setp.le.s32	%p81, %r103, %r102;
@%p81 bra BB4_101;

cvt.u64.u32	%rd485, %r55;
add.s64 %rd487, %rd35, %rd485;
ld.shared.u8 %rs78, [%rd487];
mov.u32 %r711, 1;
setp.ne.s16	%p82, %rs78, 0;
@%p82 bra BB4_102;

BB4_101:
cvt.u64.u32	%rd488, %r256;
add.s64 %rd490, %rd35, %rd488;
ld.shared.u8 %rs79, [%rd490];
setp.eq.s16	%p83, %rs79, 0;
selp.u32	%r711, 1, 0, %p83;

BB4_102:
bfe.u32 %r487, %r16, 5, 1;
setp.ne.s32	%p84, %r711, %r487;
@%p84 bra BB4_104;

cvt.u64.u32	%rd491, %r55;
st.shared.u32 [%rd192], %r102;
cvt.u64.u32	%rd495, %r256;
st.shared.u32 [%rd190], %r103;
mul.wide.u32 %rd498, %r55, 8;
add.s64 %rd500, %rd34, %rd498;
ld.shared.u64 %rd501, [%rd500];
mul.wide.u32 %rd502, %r256, 8;
add.s64 %rd503, %rd34, %rd502;
ld.shared.u64 %rd504, [%rd503];
st.shared.u64 [%rd500], %rd504;
st.shared.u64 [%rd503], %rd501;
add.s64 %rd506, %rd35, %rd491;
ld.shared.u8 %rs80, [%rd506];
add.s64 %rd507, %rd35, %rd495;
ld.shared.u8 %rs81, [%rd507];
st.shared.u8 [%rd506], %rs81;
st.shared.u8 [%rd507], %rs80;

BB4_104:
bar.sync 0;
ld.shared.u32 %r106, [%rd114];
ld.shared.u32 %r107, [%rd116];
setp.le.s32	%p85, %r107, %r106;
@%p85 bra BB4_106;

cvt.u64.u32	%rd513, %r41;
add.s64 %rd515, %rd35, %rd513;
ld.shared.u8 %rs82, [%rd515];
mov.u32 %r712, 1;
setp.ne.s16	%p86, %rs82, 0;
@%p86 bra BB4_107;

BB4_106:
cvt.u64.u32	%rd516, %r202;
add.s64 %rd518, %rd35, %rd516;
ld.shared.u8 %rs83, [%rd518];
setp.eq.s16	%p87, %rs83, 0;
selp.u32	%r712, 1, 0, %p87;

BB4_107:
bfe.u32 %r509, %r16, 5, 1;
setp.ne.s32	%p88, %r712, %r509;
@%p88 bra BB4_109;

cvt.u64.u32	%rd519, %r41;
st.shared.u32 [%rd116], %r106;
cvt.u64.u32	%rd523, %r202;
st.shared.u32 [%rd114], %r107;
mul.wide.u32 %rd526, %r41, 8;
add.s64 %rd528, %rd34, %rd526;
ld.shared.u64 %rd529, [%rd528];
mul.wide.u32 %rd530, %r202, 8;
add.s64 %rd531, %rd34, %rd530;
ld.shared.u64 %rd532, [%rd531];
st.shared.u64 [%rd528], %rd532;
st.shared.u64 [%rd531], %rd529;
add.s64 %rd534, %rd35, %rd519;
ld.shared.u8 %rs84, [%rd534];
add.s64 %rd535, %rd35, %rd523;
ld.shared.u8 %rs85, [%rd535];
st.shared.u8 [%rd534], %rs85;
st.shared.u8 [%rd535], %rs84;

BB4_109:
bar.sync 0;
ld.shared.u32 %r110, [%rd66];
ld.shared.u32 %r111, [%rd68];
setp.le.s32	%p89, %r111, %r110;
@%p89 bra BB4_111;

cvt.u64.u32	%rd541, %r31;
add.s64 %rd543, %rd35, %rd541;
ld.shared.u8 %rs86, [%rd543];
mov.u32 %r713, 1;
setp.ne.s16	%p90, %rs86, 0;
@%p90 bra BB4_112;

BB4_111:
cvt.u64.u32	%rd544, %r170;
add.s64 %rd546, %rd35, %rd544;
ld.shared.u8 %rs87, [%rd546];
setp.eq.s16	%p91, %rs87, 0;
selp.u32	%r713, 1, 0, %p91;

BB4_112:
bfe.u32 %r531, %r16, 5, 1;
setp.ne.s32	%p92, %r713, %r531;
@%p92 bra BB4_114;

cvt.u64.u32	%rd547, %r31;
st.shared.u32 [%rd68], %r110;
cvt.u64.u32	%rd551, %r170;
st.shared.u32 [%rd66], %r111;
mul.wide.u32 %rd554, %r31, 8;
add.s64 %rd556, %rd34, %rd554;
ld.shared.u64 %rd557, [%rd556];
mul.wide.u32 %rd558, %r170, 8;
add.s64 %rd559, %rd34, %rd558;
ld.shared.u64 %rd560, [%rd559];
st.shared.u64 [%rd556], %rd560;
st.shared.u64 [%rd559], %rd557;
add.s64 %rd562, %rd35, %rd547;
ld.shared.u8 %rs88, [%rd562];
add.s64 %rd563, %rd35, %rd551;
ld.shared.u8 %rs89, [%rd563];
st.shared.u8 [%rd562], %rs89;
st.shared.u8 [%rd563], %rs88;

BB4_114:
bar.sync 0;
ld.shared.u32 %r114, [%rd46+4];
ld.shared.u32 %r115, [%rd46];
setp.le.s32	%p93, %r115, %r114;
@%p93 bra BB4_116;

cvt.u64.u32	%rd567, %r22;
add.s64 %rd569, %rd35, %rd567;
ld.shared.u8 %rs90, [%rd569];
mov.u32 %r714, 1;
setp.ne.s16	%p94, %rs90, 0;
@%p94 bra BB4_117;

BB4_116:
cvt.u64.u32	%rd570, %r22;
add.s64 %rd572, %rd35, %rd570;
ld.shared.u8 %rs91, [%rd572+1];
setp.eq.s16	%p95, %rs91, 0;
selp.u32	%r714, 1, 0, %p95;

BB4_117:
bfe.u32 %r545, %r16, 5, 1;
setp.ne.s32	%p96, %r714, %r545;
@%p96 bra BB4_119;

cvt.u64.u32	%rd573, %r22;
st.shared.u32 [%rd46], %r114;
st.shared.u32 [%rd46+4], %r115;
mul.wide.u32 %rd577, %r22, 8;
add.s64 %rd579, %rd34, %rd577;
ld.shared.u64 %rd580, [%rd579];
ld.shared.u64 %rd581, [%rd579+8];
st.shared.u64 [%rd579], %rd581;
st.shared.u64 [%rd579+8], %rd580;
add.s64 %rd583, %rd35, %rd573;
ld.shared.u8 %rs92, [%rd583];
ld.shared.u8 %rs93, [%rd583+1];
st.shared.u8 [%rd583], %rs93;
st.shared.u8 [%rd583+1], %rs92;

BB4_119:
bar.sync 0;
and.b32 %r548, %r16, 63;
sub.s32 %r549, %r22, %r548;
add.s32 %r550, %r549, 64;
mul.wide.u32 %rd584, %r550, 4;
add.s64 %rd586, %rd32, %rd584;
mul.wide.u32 %rd587, %r549, 4;
add.s64 %rd588, %rd32, %rd587;
ld.shared.u32 %r120, [%rd586];
ld.shared.u32 %r121, [%rd588];
setp.le.s32	%p97, %r121, %r120;
@%p97 bra BB4_121;

cvt.u64.u32	%rd589, %r549;
add.s64 %rd591, %rd35, %rd589;
ld.shared.u8 %rs94, [%rd591];
setp.ne.s16	%p98, %rs94, 0;
@%p98 bra BB4_123;

BB4_121:
cvt.u64.u32	%rd592, %r550;
add.s64 %rd594, %rd35, %rd592;
ld.shared.u8 %rs1, [%rd594];
setp.eq.s16	%p99, %rs1, 0;
@%p99 bra BB4_123;

cvt.u64.u32	%rd595, %r549;
st.shared.u32 [%rd588], %r120;
st.shared.u32 [%rd586], %r121;
mul.wide.u32 %rd602, %r549, 8;
add.s64 %rd604, %rd34, %rd602;
ld.shared.u64 %rd605, [%rd604];
mul.wide.u32 %rd606, %r550, 8;
add.s64 %rd607, %rd34, %rd606;
ld.shared.u64 %rd608, [%rd607];
st.shared.u64 [%rd604], %rd608;
st.shared.u64 [%rd607], %rd605;
add.s64 %rd610, %rd35, %rd595;
ld.shared.u8 %rs95, [%rd610];
st.shared.u8 [%rd610], %rs1;
st.shared.u8 [%rd594], %rs95;

BB4_123:
bar.sync 0;
ld.shared.u32 %r122, [%rd426];
ld.shared.u32 %r123, [%rd428];
setp.le.s32	%p100, %r123, %r122;
@%p100 bra BB4_125;

cvt.u64.u32	%rd617, %r95;
add.s64 %rd619, %rd35, %rd617;
ld.shared.u8 %rs96, [%rd619];
setp.ne.s16	%p101, %rs96, 0;
@%p101 bra BB4_127;

BB4_125:
cvt.u64.u32	%rd620, %r430;
add.s64 %rd622, %rd35, %rd620;
ld.shared.u8 %rs2, [%rd622];
setp.eq.s16	%p102, %rs2, 0;
@%p102 bra BB4_127;

cvt.u64.u32	%rd623, %r95;
st.shared.u32 [%rd428], %r122;
st.shared.u32 [%rd426], %r123;
mul.wide.u32 %rd630, %r95, 8;
add.s64 %rd632, %rd34, %rd630;
ld.shared.u64 %rd633, [%rd632];
mul.wide.u32 %rd634, %r430, 8;
add.s64 %rd635, %rd34, %rd634;
ld.shared.u64 %rd636, [%rd635];
st.shared.u64 [%rd632], %rd636;
st.shared.u64 [%rd635], %rd633;
add.s64 %rd638, %rd35, %rd623;
ld.shared.u8 %rs97, [%rd638];
st.shared.u8 [%rd638], %rs2;
st.shared.u8 [%rd622], %rs97;

BB4_127:
bar.sync 0;
ld.shared.u32 %r124, [%rd294];
ld.shared.u32 %r125, [%rd296];
setp.le.s32	%p103, %r125, %r124;
@%p103 bra BB4_129;

cvt.u64.u32	%rd645, %r73;
add.s64 %rd647, %rd35, %rd645;
ld.shared.u8 %rs98, [%rd647];
setp.ne.s16	%p104, %rs98, 0;
@%p104 bra BB4_131;

BB4_129:
cvt.u64.u32	%rd648, %r332;
add.s64 %rd650, %rd35, %rd648;
ld.shared.u8 %rs3, [%rd650];
setp.eq.s16	%p105, %rs3, 0;
@%p105 bra BB4_131;

cvt.u64.u32	%rd651, %r73;
st.shared.u32 [%rd296], %r124;
st.shared.u32 [%rd294], %r125;
mul.wide.u32 %rd658, %r73, 8;
add.s64 %rd660, %rd34, %rd658;
ld.shared.u64 %rd661, [%rd660];
mul.wide.u32 %rd662, %r332, 8;
add.s64 %rd663, %rd34, %rd662;
ld.shared.u64 %rd664, [%rd663];
st.shared.u64 [%rd660], %rd664;
st.shared.u64 [%rd663], %rd661;
add.s64 %rd666, %rd35, %rd651;
ld.shared.u8 %rs99, [%rd666];
st.shared.u8 [%rd666], %rs3;
st.shared.u8 [%rd650], %rs99;

BB4_131:
bar.sync 0;
ld.shared.u32 %r126, [%rd190];
ld.shared.u32 %r127, [%rd192];
setp.le.s32	%p106, %r127, %r126;
@%p106 bra BB4_133;

cvt.u64.u32	%rd673, %r55;
add.s64 %rd675, %rd35, %rd673;
ld.shared.u8 %rs100, [%rd675];
setp.ne.s16	%p107, %rs100, 0;
@%p107 bra BB4_135;

BB4_133:
cvt.u64.u32	%rd676, %r256;
add.s64 %rd678, %rd35, %rd676;
ld.shared.u8 %rs4, [%rd678];
setp.eq.s16	%p108, %rs4, 0;
@%p108 bra BB4_135;

cvt.u64.u32	%rd679, %r55;
st.shared.u32 [%rd192], %r126;
st.shared.u32 [%rd190], %r127;
mul.wide.u32 %rd686, %r55, 8;
add.s64 %rd688, %rd34, %rd686;
ld.shared.u64 %rd689, [%rd688];
mul.wide.u32 %rd690, %r256, 8;
add.s64 %rd691, %rd34, %rd690;
ld.shared.u64 %rd692, [%rd691];
st.shared.u64 [%rd688], %rd692;
st.shared.u64 [%rd691], %rd689;
add.s64 %rd694, %rd35, %rd679;
ld.shared.u8 %rs101, [%rd694];
st.shared.u8 [%rd694], %rs4;
st.shared.u8 [%rd678], %rs101;

BB4_135:
bar.sync 0;
ld.shared.u32 %r128, [%rd114];
ld.shared.u32 %r129, [%rd116];
setp.le.s32	%p109, %r129, %r128;
@%p109 bra BB4_137;

cvt.u64.u32	%rd701, %r41;
add.s64 %rd703, %rd35, %rd701;
ld.shared.u8 %rs102, [%rd703];
setp.ne.s16	%p110, %rs102, 0;
@%p110 bra BB4_139;

BB4_137:
cvt.u64.u32	%rd704, %r202;
add.s64 %rd706, %rd35, %rd704;
ld.shared.u8 %rs5, [%rd706];
setp.eq.s16	%p111, %rs5, 0;
@%p111 bra BB4_139;

cvt.u64.u32	%rd707, %r41;
st.shared.u32 [%rd116], %r128;
st.shared.u32 [%rd114], %r129;
mul.wide.u32 %rd714, %r41, 8;
add.s64 %rd716, %rd34, %rd714;
ld.shared.u64 %rd717, [%rd716];
mul.wide.u32 %rd718, %r202, 8;
add.s64 %rd719, %rd34, %rd718;
ld.shared.u64 %rd720, [%rd719];
st.shared.u64 [%rd716], %rd720;
st.shared.u64 [%rd719], %rd717;
add.s64 %rd722, %rd35, %rd707;
ld.shared.u8 %rs103, [%rd722];
st.shared.u8 [%rd722], %rs5;
st.shared.u8 [%rd706], %rs103;

BB4_139:
bar.sync 0;
ld.shared.u32 %r130, [%rd66];
ld.shared.u32 %r131, [%rd68];
setp.le.s32	%p112, %r131, %r130;
@%p112 bra BB4_141;

cvt.u64.u32	%rd729, %r31;
add.s64 %rd731, %rd35, %rd729;
ld.shared.u8 %rs104, [%rd731];
setp.ne.s16	%p113, %rs104, 0;
@%p113 bra BB4_143;

BB4_141:
cvt.u64.u32	%rd732, %r170;
add.s64 %rd734, %rd35, %rd732;
ld.shared.u8 %rs6, [%rd734];
setp.eq.s16	%p114, %rs6, 0;
@%p114 bra BB4_143;

cvt.u64.u32	%rd735, %r31;
st.shared.u32 [%rd68], %r130;
st.shared.u32 [%rd66], %r131;
mul.wide.u32 %rd742, %r31, 8;
add.s64 %rd744, %rd34, %rd742;
ld.shared.u64 %rd745, [%rd744];
mul.wide.u32 %rd746, %r170, 8;
add.s64 %rd747, %rd34, %rd746;
ld.shared.u64 %rd748, [%rd747];
st.shared.u64 [%rd744], %rd748;
st.shared.u64 [%rd747], %rd745;
add.s64 %rd750, %rd35, %rd735;
ld.shared.u8 %rs105, [%rd750];
st.shared.u8 [%rd750], %rs6;
st.shared.u8 [%rd734], %rs105;

BB4_143:
bar.sync 0;
ld.shared.u32 %r132, [%rd46+4];
ld.shared.u32 %r133, [%rd46];
setp.le.s32	%p115, %r133, %r132;
@%p115 bra BB4_145;

cvt.u64.u32	%rd755, %r22;
add.s64 %rd757, %rd35, %rd755;
ld.shared.u8 %rs106, [%rd757];
setp.ne.s16	%p116, %rs106, 0;
@%p116 bra BB4_147;

BB4_145:
cvt.u64.u32	%rd758, %r22;
add.s64 %rd760, %rd35, %rd758;
ld.shared.u8 %rs7, [%rd760+1];
setp.eq.s16	%p117, %rs7, 0;
@%p117 bra BB4_147;

st.shared.u32 [%rd46], %r132;
st.shared.u32 [%rd46+4], %r133;
mul.wide.u32 %rd765, %r22, 8;
add.s64 %rd767, %rd34, %rd765;
ld.shared.u64 %rd768, [%rd767];
ld.shared.u64 %rd769, [%rd767+8];
st.shared.u64 [%rd767], %rd769;
st.shared.u64 [%rd767+8], %rd768;
ld.shared.u8 %rs107, [%rd760];
st.shared.u8 [%rd760], %rs7;
st.shared.u8 [%rd760+1], %rs107;

BB4_147:
bar.sync 0;
@!%p1 bra BB4_149;
bra.uni BB4_148;

BB4_148:
ld.param.u32 %r684, [_Z20bitonicSortKVInPlaceIilLin2ELin1E6GTCompIiEjLi128EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_5];
ld.param.u32 %r683, [_Z20bitonicSortKVInPlaceIilLin2ELin1E6GTCompIiEjLi128EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_3];
mov.u32 %r682, %tid.x;
ld.shared.u32 %r670, [%rd11];
mad.lo.s32 %r671, %r682, %r683, %r4;
cvta.to.global.u64 %rd775, %rd8;
mul.wide.u32 %rd776, %r671, 4;
add.s64 %rd777, %rd775, %rd776;
st.global.u32 [%rd777], %r670;
ld.shared.u64 %rd781, [%rd12];
ld.local.u64 %rd782, [%rd2];
cvta.to.global.u64 %rd783, %rd782;
mad.lo.s32 %r672, %r682, %r684, %r15;
mul.wide.u32 %rd784, %r672, 8;
add.s64 %rd785, %rd783, %rd784;
st.global.u64 [%rd785], %rd781;

BB4_149:
@%p11 bra BB4_151;

ld.param.u32 %r681, [_Z20bitonicSortKVInPlaceIilLin2ELin1E6GTCompIiEjLi128EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_5];
ld.param.u32 %r680, [_Z20bitonicSortKVInPlaceIilLin2ELin1E6GTCompIiEjLi128EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_3];
ld.shared.u32 %r676, [%rd11+256];
mad.lo.s32 %r678, %r17, %r680, %r4;
cvta.to.global.u64 %rd789, %rd8;
mul.wide.u32 %rd790, %r678, 4;
add.s64 %rd791, %rd789, %rd790;
st.global.u32 [%rd791], %r676;
ld.shared.u64 %rd795, [%rd12+512];
ld.local.u64 %rd796, [%rd2];
cvta.to.global.u64 %rd797, %rd796;
mad.lo.s32 %r679, %r17, %r681, %r15;
mul.wide.u32 %rd798, %r679, 8;
add.s64 %rd799, %rd797, %rd798;
st.global.u64 [%rd799], %rd795;

BB4_151:
ret;
}


.visible .entry _Z20bitonicSortKVInPlaceIilLin2ELin1E6LTCompIiEjLi128EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3_(
.param .align 8 .b8 _Z20bitonicSortKVInPlaceIilLin2ELin1E6LTCompIiEjLi128EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_0[216],
.param .u32 _Z20bitonicSortKVInPlaceIilLin2ELin1E6LTCompIiEjLi128EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_1,
.param .u32 _Z20bitonicSortKVInPlaceIilLin2ELin1E6LTCompIiEjLi128EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_2,
.param .u32 _Z20bitonicSortKVInPlaceIilLin2ELin1E6LTCompIiEjLi128EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_3,
.param .align 8 .b8 _Z20bitonicSortKVInPlaceIilLin2ELin1E6LTCompIiEjLi128EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_4[216],
.param .u32 _Z20bitonicSortKVInPlaceIilLin2ELin1E6LTCompIiEjLi128EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_5,
.param .align 1 .b8 _Z20bitonicSortKVInPlaceIilLin2ELin1E6LTCompIiEjLi128EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_6[1]
)
.maxntid 1024, 1, 1
{
.local .align 8 .b8 __local_depot5[216];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<119>;
.reg .b16 %rs<108>;
.reg .b32 %r<715>;
.reg .b64 %rd<804>;

	.shared .align 4 .b8 _Z20bitonicSortKVInPlaceIilLin2ELin1E6LTCompIiEjLi128EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3_$__cuda_local_var_181271_29_non_const_sharedKeys[512];

	.shared .align 8 .b8 _Z20bitonicSortKVInPlaceIilLin2ELin1E6LTCompIiEjLi128EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3_$__cuda_local_var_181272_29_non_const_sharedValues[1024];

	.shared .align 1 .b8 _Z20bitonicSortKVInPlaceIilLin2ELin1E6LTCompIiEjLi128EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3_$__cuda_local_var_181273_32_non_const_sharedValid[128];

mov.u64 %rd803, __local_depot5;
cvta.local.u64 %SP, %rd803;
ld.param.u32 %r134, [_Z20bitonicSortKVInPlaceIilLin2ELin1E6LTCompIiEjLi128EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_1];
ld.param.u32 %r135, [_Z20bitonicSortKVInPlaceIilLin2ELin1E6LTCompIiEjLi128EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_2];
ld.param.u32 %r136, [_Z20bitonicSortKVInPlaceIilLin2ELin1E6LTCompIiEjLi128EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_3];
ld.param.u32 %r137, [_Z20bitonicSortKVInPlaceIilLin2ELin1E6LTCompIiEjLi128EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_5];
mov.u64 %rd1, _Z20bitonicSortKVInPlaceIilLin2ELin1E6LTCompIiEjLi128EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_0;
mov.u64 %rd3, _Z20bitonicSortKVInPlaceIilLin2ELin1E6LTCompIiEjLi128EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_4;
add.u64 %rd16, %SP, 0;
cvta.to.local.u64 %rd2, %rd16;
mov.u32 %r685, 0;
mov.pred %p4, 0;
@%p4 bra BB5_2;

BB5_1:
mul.wide.s32 %rd17, %r685, 8;
add.s64 %rd18, %rd3, %rd17;
ld.param.u64 %rd19, [%rd18];
add.s64 %rd20, %rd2, %rd17;
st.local.u64 [%rd20], %rd19;
add.s32 %r685, %r685, 1;
setp.lt.u32	%p5, %r685, 27;
@%p5 bra BB5_1;

BB5_2:
mov.u32 %r139, %nctaid.y;
mov.u32 %r140, %ctaid.z;
mov.u32 %r141, %ctaid.y;
mad.lo.s32 %r142, %r139, %r140, %r141;
mov.u32 %r143, %nctaid.x;
mov.u32 %r144, %ctaid.x;
mad.lo.s32 %r687, %r142, %r143, %r144;
setp.ge.u32	%p6, %r687, %r134;
@%p6 bra BB5_151;

ld.param.u32 %r146, [%rd1+108];
mul.lo.s32 %r4, %r687, %r146;
ld.local.u32 %r5, [%rd2+208];
add.s32 %r686, %r5, -1;
mov.u32 %r145, 0;
setp.lt.s32	%p7, %r686, 1;
mov.u32 %r691, %r145;
@%p7 bra BB5_6;

mul.wide.s32 %rd21, %r5, 4;
add.s64 %rd800, %rd2, %rd21;
mov.u32 %r692, 0;

BB5_5:
ld.local.u32 %r148, [%rd800+4];
rem.u32 %r149, %r687, %r148;
ld.local.u32 %r150, [%rd800+104];
mad.lo.s32 %r692, %r150, %r149, %r692;
div.u32 %r687, %r687, %r148;
add.s64 %rd800, %rd800, -4;
add.s32 %r686, %r686, -1;
setp.gt.s32	%p8, %r686, 0;
mov.u32 %r688, %r692;
mov.u32 %r691, %r688;
@%p8 bra BB5_5;

BB5_6:
mov.u32 %r14, %r691;
ld.param.u64 %rd8, [%rd1];
ld.local.u32 %r152, [%rd2+108];
mad.lo.s32 %r15, %r152, %r687, %r14;
mov.u32 %r16, %tid.x;
add.s32 %r17, %r16, 64;
setp.lt.u32	%p1, %r16, %r135;
setp.ge.u32	%p9, %r16, %r135;
mov.u32 %r690, %r145;
@%p9 bra BB5_8;

cvta.to.global.u64 %rd22, %rd8;
mad.lo.s32 %r153, %r16, %r136, %r4;
mul.wide.u32 %rd23, %r153, 4;
add.s64 %rd24, %rd22, %rd23;
ld.global.u32 %r690, [%rd24];

BB5_8:
mov.u64 %rd801, 0;
@%p9 bra BB5_10;

ld.local.u64 %rd26, [%rd2];
cvta.to.global.u64 %rd27, %rd26;
mad.lo.s32 %r154, %r16, %r137, %r15;
mul.wide.u32 %rd28, %r154, 8;
add.s64 %rd29, %rd27, %rd28;
ld.global.u64 %rd801, [%rd29];

BB5_10:
selp.u16	%rs8, 1, 0, %p1;
cvt.s64.s32	%rd30, %r16;
mul.wide.s32 %rd31, %r16, 4;
mov.u64 %rd32, _Z20bitonicSortKVInPlaceIilLin2ELin1E6LTCompIiEjLi128EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3_$__cuda_local_var_181271_29_non_const_sharedKeys;
add.s64 %rd11, %rd32, %rd31;
st.shared.u32 [%rd11], %r690;
mul.wide.s32 %rd33, %r16, 8;
mov.u64 %rd34, _Z20bitonicSortKVInPlaceIilLin2ELin1E6LTCompIiEjLi128EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3_$__cuda_local_var_181272_29_non_const_sharedValues;
add.s64 %rd12, %rd34, %rd33;
st.shared.u64 [%rd12], %rd801;
mov.u64 %rd35, _Z20bitonicSortKVInPlaceIilLin2ELin1E6LTCompIiEjLi128EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3_$__cuda_local_var_181273_32_non_const_sharedValid;
add.s64 %rd13, %rd35, %rd30;
st.shared.u8 [%rd13], %rs8;
setp.lt.u32	%p2, %r17, %r135;
mov.u32 %r693, 0;
setp.ge.u32	%p11, %r17, %r135;
@%p11 bra BB5_12;

cvta.to.global.u64 %rd36, %rd8;
mad.lo.s32 %r156, %r17, %r136, %r4;
mul.wide.u32 %rd37, %r156, 4;
add.s64 %rd38, %rd36, %rd37;
ld.global.u32 %r693, [%rd38];

BB5_12:
mov.u64 %rd802, 0;
@%p11 bra BB5_14;

ld.local.u64 %rd40, [%rd2];
cvta.to.global.u64 %rd41, %rd40;
mad.lo.s32 %r157, %r17, %r137, %r15;
mul.wide.u32 %rd42, %r157, 8;
add.s64 %rd43, %rd41, %rd42;
ld.global.u64 %rd802, [%rd43];

BB5_14:
selp.u16	%rs9, 1, 0, %p2;
st.shared.u32 [%rd11+256], %r693;
st.shared.u64 [%rd12+512], %rd802;
st.shared.u8 [%rd13+64], %rs9;
shl.b32 %r22, %r16, 1;
bar.sync 0;
mul.wide.u32 %rd44, %r22, 4;
add.s64 %rd46, %rd32, %rd44;
ld.shared.u32 %r23, [%rd46+4];
ld.shared.u32 %r24, [%rd46];
setp.ge.s32	%p13, %r24, %r23;
@%p13 bra BB5_16;

cvt.u64.u32	%rd47, %r22;
add.s64 %rd49, %rd35, %rd47;
ld.shared.u8 %rs10, [%rd49];
mov.u32 %r694, 1;
setp.ne.s16	%p14, %rs10, 0;
@%p14 bra BB5_17;

BB5_16:
cvt.u64.u32	%rd50, %r22;
add.s64 %rd52, %rd35, %rd50;
ld.shared.u8 %rs11, [%rd52+1];
setp.eq.s16	%p15, %rs11, 0;
selp.u32	%r694, 1, 0, %p15;

BB5_17:
and.b32 %r164, %r16, 1;
setp.ne.s32	%p16, %r694, %r164;
@%p16 bra BB5_19;

mul.wide.u32 %rd53, %r22, 8;
add.s64 %rd55, %rd34, %rd53;
cvt.u64.u32	%rd56, %r22;
st.shared.u32 [%rd46], %r23;
st.shared.u32 [%rd46+4], %r24;
ld.shared.u64 %rd60, [%rd55];
ld.shared.u64 %rd61, [%rd55+8];
st.shared.u64 [%rd55], %rd61;
st.shared.u64 [%rd55+8], %rd60;
add.s64 %rd63, %rd35, %rd56;
ld.shared.u8 %rs12, [%rd63];
ld.shared.u8 %rs13, [%rd63+1];
st.shared.u8 [%rd63], %rs13;
st.shared.u8 [%rd63+1], %rs12;

BB5_19:
bar.sync 0;
sub.s32 %r31, %r22, %r164;
add.s32 %r170, %r31, 2;
mul.wide.u32 %rd64, %r170, 4;
add.s64 %rd66, %rd32, %rd64;
mul.wide.u32 %rd67, %r31, 4;
add.s64 %rd68, %rd32, %rd67;
ld.shared.u32 %r29, [%rd66];
ld.shared.u32 %r30, [%rd68];
setp.ge.s32	%p17, %r30, %r29;
@%p17 bra BB5_21;

cvt.u64.u32	%rd69, %r31;
add.s64 %rd71, %rd35, %rd69;
ld.shared.u8 %rs14, [%rd71];
mov.u32 %r695, 1;
setp.ne.s16	%p18, %rs14, 0;
@%p18 bra BB5_22;

BB5_21:
cvt.u64.u32	%rd72, %r170;
add.s64 %rd74, %rd35, %rd72;
ld.shared.u8 %rs15, [%rd74];
setp.eq.s16	%p19, %rs15, 0;
selp.u32	%r695, 1, 0, %p19;

BB5_22:
bfe.u32 %r182, %r16, 1, 1;
setp.ne.s32	%p20, %r695, %r182;
@%p20 bra BB5_24;

mul.wide.u32 %rd75, %r31, 8;
add.s64 %rd77, %rd34, %rd75;
mul.wide.u32 %rd78, %r170, 8;
add.s64 %rd79, %rd34, %rd78;
cvt.u64.u32	%rd80, %r31;
st.shared.u32 [%rd68], %r29;
cvt.u64.u32	%rd84, %r170;
st.shared.u32 [%rd66], %r30;
ld.shared.u64 %rd87, [%rd77];
ld.shared.u64 %rd88, [%rd79];
st.shared.u64 [%rd77], %rd88;
st.shared.u64 [%rd79], %rd87;
add.s64 %rd90, %rd35, %rd80;
ld.shared.u8 %rs16, [%rd90];
add.s64 %rd91, %rd35, %rd84;
ld.shared.u8 %rs17, [%rd91];
st.shared.u8 [%rd90], %rs17;
st.shared.u8 [%rd91], %rs16;

BB5_24:
bar.sync 0;
ld.shared.u32 %r34, [%rd46+4];
ld.shared.u32 %r35, [%rd46];
setp.ge.s32	%p21, %r35, %r34;
@%p21 bra BB5_26;

cvt.u64.u32	%rd95, %r22;
add.s64 %rd97, %rd35, %rd95;
ld.shared.u8 %rs18, [%rd97];
mov.u32 %r696, 1;
setp.ne.s16	%p22, %rs18, 0;
@%p22 bra BB5_27;

BB5_26:
cvt.u64.u32	%rd98, %r22;
add.s64 %rd100, %rd35, %rd98;
ld.shared.u8 %rs19, [%rd100+1];
setp.eq.s16	%p23, %rs19, 0;
selp.u32	%r696, 1, 0, %p23;

BB5_27:
bfe.u32 %r197, %r16, 1, 1;
setp.ne.s32	%p24, %r696, %r197;
@%p24 bra BB5_29;

cvt.u64.u32	%rd101, %r22;
st.shared.u32 [%rd46], %r34;
st.shared.u32 [%rd46+4], %r35;
mul.wide.u32 %rd105, %r22, 8;
add.s64 %rd107, %rd34, %rd105;
ld.shared.u64 %rd108, [%rd107];
ld.shared.u64 %rd109, [%rd107+8];
st.shared.u64 [%rd107], %rd109;
st.shared.u64 [%rd107+8], %rd108;
add.s64 %rd111, %rd35, %rd101;
ld.shared.u8 %rs20, [%rd111];
ld.shared.u8 %rs21, [%rd111+1];
st.shared.u8 [%rd111], %rs21;
st.shared.u8 [%rd111+1], %rs20;

BB5_29:
bar.sync 0;
and.b32 %r200, %r16, 3;
sub.s32 %r41, %r22, %r200;
add.s32 %r202, %r41, 4;
mul.wide.u32 %rd112, %r202, 4;
add.s64 %rd114, %rd32, %rd112;
mul.wide.u32 %rd115, %r41, 4;
add.s64 %rd116, %rd32, %rd115;
ld.shared.u32 %r39, [%rd114];
ld.shared.u32 %r40, [%rd116];
setp.ge.s32	%p25, %r40, %r39;
@%p25 bra BB5_31;

cvt.u64.u32	%rd117, %r41;
add.s64 %rd119, %rd35, %rd117;
ld.shared.u8 %rs22, [%rd119];
mov.u32 %r697, 1;
setp.ne.s16	%p26, %rs22, 0;
@%p26 bra BB5_32;

BB5_31:
cvt.u64.u32	%rd120, %r202;
add.s64 %rd122, %rd35, %rd120;
ld.shared.u8 %rs23, [%rd122];
setp.eq.s16	%p27, %rs23, 0;
selp.u32	%r697, 1, 0, %p27;

BB5_32:
bfe.u32 %r214, %r16, 2, 1;
setp.ne.s32	%p28, %r697, %r214;
@%p28 bra BB5_34;

mul.wide.u32 %rd123, %r41, 8;
add.s64 %rd125, %rd34, %rd123;
mul.wide.u32 %rd126, %r202, 8;
add.s64 %rd127, %rd34, %rd126;
cvt.u64.u32	%rd128, %r41;
st.shared.u32 [%rd116], %r39;
cvt.u64.u32	%rd132, %r202;
st.shared.u32 [%rd114], %r40;
ld.shared.u64 %rd135, [%rd125];
ld.shared.u64 %rd136, [%rd127];
st.shared.u64 [%rd125], %rd136;
st.shared.u64 [%rd127], %rd135;
add.s64 %rd138, %rd35, %rd128;
ld.shared.u8 %rs24, [%rd138];
add.s64 %rd139, %rd35, %rd132;
ld.shared.u8 %rs25, [%rd139];
st.shared.u8 [%rd138], %rs25;
st.shared.u8 [%rd139], %rs24;

BB5_34:
bar.sync 0;
ld.shared.u32 %r44, [%rd66];
ld.shared.u32 %r45, [%rd68];
setp.ge.s32	%p29, %r45, %r44;
@%p29 bra BB5_36;

cvt.u64.u32	%rd145, %r31;
add.s64 %rd147, %rd35, %rd145;
ld.shared.u8 %rs26, [%rd147];
mov.u32 %r698, 1;
setp.ne.s16	%p30, %rs26, 0;
@%p30 bra BB5_37;

BB5_36:
cvt.u64.u32	%rd148, %r170;
add.s64 %rd150, %rd35, %rd148;
ld.shared.u8 %rs27, [%rd150];
setp.eq.s16	%p31, %rs27, 0;
selp.u32	%r698, 1, 0, %p31;

BB5_37:
bfe.u32 %r237, %r16, 2, 1;
setp.ne.s32	%p32, %r698, %r237;
@%p32 bra BB5_39;

cvt.u64.u32	%rd151, %r31;
st.shared.u32 [%rd68], %r44;
cvt.u64.u32	%rd155, %r170;
st.shared.u32 [%rd66], %r45;
mul.wide.u32 %rd158, %r31, 8;
add.s64 %rd160, %rd34, %rd158;
ld.shared.u64 %rd161, [%rd160];
mul.wide.u32 %rd162, %r170, 8;
add.s64 %rd163, %rd34, %rd162;
ld.shared.u64 %rd164, [%rd163];
st.shared.u64 [%rd160], %rd164;
st.shared.u64 [%rd163], %rd161;
add.s64 %rd166, %rd35, %rd151;
ld.shared.u8 %rs28, [%rd166];
add.s64 %rd167, %rd35, %rd155;
ld.shared.u8 %rs29, [%rd167];
st.shared.u8 [%rd166], %rs29;
st.shared.u8 [%rd167], %rs28;

BB5_39:
bar.sync 0;
ld.shared.u32 %r48, [%rd46+4];
ld.shared.u32 %r49, [%rd46];
setp.ge.s32	%p33, %r49, %r48;
@%p33 bra BB5_41;

cvt.u64.u32	%rd171, %r22;
add.s64 %rd173, %rd35, %rd171;
ld.shared.u8 %rs30, [%rd173];
mov.u32 %r699, 1;
setp.ne.s16	%p34, %rs30, 0;
@%p34 bra BB5_42;

BB5_41:
cvt.u64.u32	%rd174, %r22;
add.s64 %rd176, %rd35, %rd174;
ld.shared.u8 %rs31, [%rd176+1];
setp.eq.s16	%p35, %rs31, 0;
selp.u32	%r699, 1, 0, %p35;

BB5_42:
bfe.u32 %r251, %r16, 2, 1;
setp.ne.s32	%p36, %r699, %r251;
@%p36 bra BB5_44;

cvt.u64.u32	%rd177, %r22;
st.shared.u32 [%rd46], %r48;
st.shared.u32 [%rd46+4], %r49;
mul.wide.u32 %rd181, %r22, 8;
add.s64 %rd183, %rd34, %rd181;
ld.shared.u64 %rd184, [%rd183];
ld.shared.u64 %rd185, [%rd183+8];
st.shared.u64 [%rd183], %rd185;
st.shared.u64 [%rd183+8], %rd184;
add.s64 %rd187, %rd35, %rd177;
ld.shared.u8 %rs32, [%rd187];
ld.shared.u8 %rs33, [%rd187+1];
st.shared.u8 [%rd187], %rs33;
st.shared.u8 [%rd187+1], %rs32;

BB5_44:
bar.sync 0;
and.b32 %r254, %r16, 7;
sub.s32 %r55, %r22, %r254;
add.s32 %r256, %r55, 8;
mul.wide.u32 %rd188, %r256, 4;
add.s64 %rd190, %rd32, %rd188;
mul.wide.u32 %rd191, %r55, 4;
add.s64 %rd192, %rd32, %rd191;
ld.shared.u32 %r53, [%rd190];
ld.shared.u32 %r54, [%rd192];
setp.ge.s32	%p37, %r54, %r53;
@%p37 bra BB5_46;

cvt.u64.u32	%rd193, %r55;
add.s64 %rd195, %rd35, %rd193;
ld.shared.u8 %rs34, [%rd195];
mov.u32 %r700, 1;
setp.ne.s16	%p38, %rs34, 0;
@%p38 bra BB5_47;

BB5_46:
cvt.u64.u32	%rd196, %r256;
add.s64 %rd198, %rd35, %rd196;
ld.shared.u8 %rs35, [%rd198];
setp.eq.s16	%p39, %rs35, 0;
selp.u32	%r700, 1, 0, %p39;

BB5_47:
bfe.u32 %r268, %r16, 3, 1;
setp.ne.s32	%p40, %r700, %r268;
@%p40 bra BB5_49;

mul.wide.u32 %rd199, %r55, 8;
add.s64 %rd201, %rd34, %rd199;
mul.wide.u32 %rd202, %r256, 8;
add.s64 %rd203, %rd34, %rd202;
cvt.u64.u32	%rd204, %r55;
st.shared.u32 [%rd192], %r53;
cvt.u64.u32	%rd208, %r256;
st.shared.u32 [%rd190], %r54;
ld.shared.u64 %rd211, [%rd201];
ld.shared.u64 %rd212, [%rd203];
st.shared.u64 [%rd201], %rd212;
st.shared.u64 [%rd203], %rd211;
add.s64 %rd214, %rd35, %rd204;
ld.shared.u8 %rs36, [%rd214];
add.s64 %rd215, %rd35, %rd208;
ld.shared.u8 %rs37, [%rd215];
st.shared.u8 [%rd214], %rs37;
st.shared.u8 [%rd215], %rs36;

BB5_49:
bar.sync 0;
ld.shared.u32 %r58, [%rd114];
ld.shared.u32 %r59, [%rd116];
setp.ge.s32	%p41, %r59, %r58;
@%p41 bra BB5_51;

cvt.u64.u32	%rd221, %r41;
add.s64 %rd223, %rd35, %rd221;
ld.shared.u8 %rs38, [%rd223];
mov.u32 %r701, 1;
setp.ne.s16	%p42, %rs38, 0;
@%p42 bra BB5_52;

BB5_51:
cvt.u64.u32	%rd224, %r202;
add.s64 %rd226, %rd35, %rd224;
ld.shared.u8 %rs39, [%rd226];
setp.eq.s16	%p43, %rs39, 0;
selp.u32	%r701, 1, 0, %p43;

BB5_52:
bfe.u32 %r291, %r16, 3, 1;
setp.ne.s32	%p44, %r701, %r291;
@%p44 bra BB5_54;

cvt.u64.u32	%rd227, %r41;
st.shared.u32 [%rd116], %r58;
cvt.u64.u32	%rd231, %r202;
st.shared.u32 [%rd114], %r59;
mul.wide.u32 %rd234, %r41, 8;
add.s64 %rd236, %rd34, %rd234;
ld.shared.u64 %rd237, [%rd236];
mul.wide.u32 %rd238, %r202, 8;
add.s64 %rd239, %rd34, %rd238;
ld.shared.u64 %rd240, [%rd239];
st.shared.u64 [%rd236], %rd240;
st.shared.u64 [%rd239], %rd237;
add.s64 %rd242, %rd35, %rd227;
ld.shared.u8 %rs40, [%rd242];
add.s64 %rd243, %rd35, %rd231;
ld.shared.u8 %rs41, [%rd243];
st.shared.u8 [%rd242], %rs41;
st.shared.u8 [%rd243], %rs40;

BB5_54:
bar.sync 0;
ld.shared.u32 %r62, [%rd66];
ld.shared.u32 %r63, [%rd68];
setp.ge.s32	%p45, %r63, %r62;
@%p45 bra BB5_56;

cvt.u64.u32	%rd249, %r31;
add.s64 %rd251, %rd35, %rd249;
ld.shared.u8 %rs42, [%rd251];
mov.u32 %r702, 1;
setp.ne.s16	%p46, %rs42, 0;
@%p46 bra BB5_57;

BB5_56:
cvt.u64.u32	%rd252, %r170;
add.s64 %rd254, %rd35, %rd252;
ld.shared.u8 %rs43, [%rd254];
setp.eq.s16	%p47, %rs43, 0;
selp.u32	%r702, 1, 0, %p47;

BB5_57:
bfe.u32 %r313, %r16, 3, 1;
setp.ne.s32	%p48, %r702, %r313;
@%p48 bra BB5_59;

cvt.u64.u32	%rd255, %r31;
st.shared.u32 [%rd68], %r62;
cvt.u64.u32	%rd259, %r170;
st.shared.u32 [%rd66], %r63;
mul.wide.u32 %rd262, %r31, 8;
add.s64 %rd264, %rd34, %rd262;
ld.shared.u64 %rd265, [%rd264];
mul.wide.u32 %rd266, %r170, 8;
add.s64 %rd267, %rd34, %rd266;
ld.shared.u64 %rd268, [%rd267];
st.shared.u64 [%rd264], %rd268;
st.shared.u64 [%rd267], %rd265;
add.s64 %rd270, %rd35, %rd255;
ld.shared.u8 %rs44, [%rd270];
add.s64 %rd271, %rd35, %rd259;
ld.shared.u8 %rs45, [%rd271];
st.shared.u8 [%rd270], %rs45;
st.shared.u8 [%rd271], %rs44;

BB5_59:
bar.sync 0;
ld.shared.u32 %r66, [%rd46+4];
ld.shared.u32 %r67, [%rd46];
setp.ge.s32	%p49, %r67, %r66;
@%p49 bra BB5_61;

cvt.u64.u32	%rd275, %r22;
add.s64 %rd277, %rd35, %rd275;
ld.shared.u8 %rs46, [%rd277];
mov.u32 %r703, 1;
setp.ne.s16	%p50, %rs46, 0;
@%p50 bra BB5_62;

BB5_61:
cvt.u64.u32	%rd278, %r22;
add.s64 %rd280, %rd35, %rd278;
ld.shared.u8 %rs47, [%rd280+1];
setp.eq.s16	%p51, %rs47, 0;
selp.u32	%r703, 1, 0, %p51;

BB5_62:
bfe.u32 %r327, %r16, 3, 1;
setp.ne.s32	%p52, %r703, %r327;
@%p52 bra BB5_64;

cvt.u64.u32	%rd281, %r22;
st.shared.u32 [%rd46], %r66;
st.shared.u32 [%rd46+4], %r67;
mul.wide.u32 %rd285, %r22, 8;
add.s64 %rd287, %rd34, %rd285;
ld.shared.u64 %rd288, [%rd287];
ld.shared.u64 %rd289, [%rd287+8];
st.shared.u64 [%rd287], %rd289;
st.shared.u64 [%rd287+8], %rd288;
add.s64 %rd291, %rd35, %rd281;
ld.shared.u8 %rs48, [%rd291];
ld.shared.u8 %rs49, [%rd291+1];
st.shared.u8 [%rd291], %rs49;
st.shared.u8 [%rd291+1], %rs48;

BB5_64:
bar.sync 0;
and.b32 %r330, %r16, 15;
sub.s32 %r73, %r22, %r330;
add.s32 %r332, %r73, 16;
mul.wide.u32 %rd292, %r332, 4;
add.s64 %rd294, %rd32, %rd292;
mul.wide.u32 %rd295, %r73, 4;
add.s64 %rd296, %rd32, %rd295;
ld.shared.u32 %r71, [%rd294];
ld.shared.u32 %r72, [%rd296];
setp.ge.s32	%p53, %r72, %r71;
@%p53 bra BB5_66;

cvt.u64.u32	%rd297, %r73;
add.s64 %rd299, %rd35, %rd297;
ld.shared.u8 %rs50, [%rd299];
mov.u32 %r704, 1;
setp.ne.s16	%p54, %rs50, 0;
@%p54 bra BB5_67;

BB5_66:
cvt.u64.u32	%rd300, %r332;
add.s64 %rd302, %rd35, %rd300;
ld.shared.u8 %rs51, [%rd302];
setp.eq.s16	%p55, %rs51, 0;
selp.u32	%r704, 1, 0, %p55;

BB5_67:
bfe.u32 %r344, %r16, 4, 1;
setp.ne.s32	%p56, %r704, %r344;
@%p56 bra BB5_69;

mul.wide.u32 %rd303, %r73, 8;
add.s64 %rd305, %rd34, %rd303;
mul.wide.u32 %rd306, %r332, 8;
add.s64 %rd307, %rd34, %rd306;
cvt.u64.u32	%rd308, %r73;
st.shared.u32 [%rd296], %r71;
cvt.u64.u32	%rd312, %r332;
st.shared.u32 [%rd294], %r72;
ld.shared.u64 %rd315, [%rd305];
ld.shared.u64 %rd316, [%rd307];
st.shared.u64 [%rd305], %rd316;
st.shared.u64 [%rd307], %rd315;
add.s64 %rd318, %rd35, %rd308;
ld.shared.u8 %rs52, [%rd318];
add.s64 %rd319, %rd35, %rd312;
ld.shared.u8 %rs53, [%rd319];
st.shared.u8 [%rd318], %rs53;
st.shared.u8 [%rd319], %rs52;

BB5_69:
bar.sync 0;
ld.shared.u32 %r76, [%rd190];
ld.shared.u32 %r77, [%rd192];
setp.ge.s32	%p57, %r77, %r76;
@%p57 bra BB5_71;

cvt.u64.u32	%rd325, %r55;
add.s64 %rd327, %rd35, %rd325;
ld.shared.u8 %rs54, [%rd327];
mov.u32 %r705, 1;
setp.ne.s16	%p58, %rs54, 0;
@%p58 bra BB5_72;

BB5_71:
cvt.u64.u32	%rd328, %r256;
add.s64 %rd330, %rd35, %rd328;
ld.shared.u8 %rs55, [%rd330];
setp.eq.s16	%p59, %rs55, 0;
selp.u32	%r705, 1, 0, %p59;

BB5_72:
bfe.u32 %r367, %r16, 4, 1;
setp.ne.s32	%p60, %r705, %r367;
@%p60 bra BB5_74;

cvt.u64.u32	%rd331, %r55;
st.shared.u32 [%rd192], %r76;
cvt.u64.u32	%rd335, %r256;
st.shared.u32 [%rd190], %r77;
mul.wide.u32 %rd338, %r55, 8;
add.s64 %rd340, %rd34, %rd338;
ld.shared.u64 %rd341, [%rd340];
mul.wide.u32 %rd342, %r256, 8;
add.s64 %rd343, %rd34, %rd342;
ld.shared.u64 %rd344, [%rd343];
st.shared.u64 [%rd340], %rd344;
st.shared.u64 [%rd343], %rd341;
add.s64 %rd346, %rd35, %rd331;
ld.shared.u8 %rs56, [%rd346];
add.s64 %rd347, %rd35, %rd335;
ld.shared.u8 %rs57, [%rd347];
st.shared.u8 [%rd346], %rs57;
st.shared.u8 [%rd347], %rs56;

BB5_74:
bar.sync 0;
ld.shared.u32 %r80, [%rd114];
ld.shared.u32 %r81, [%rd116];
setp.ge.s32	%p61, %r81, %r80;
@%p61 bra BB5_76;

cvt.u64.u32	%rd353, %r41;
add.s64 %rd355, %rd35, %rd353;
ld.shared.u8 %rs58, [%rd355];
mov.u32 %r706, 1;
setp.ne.s16	%p62, %rs58, 0;
@%p62 bra BB5_77;

BB5_76:
cvt.u64.u32	%rd356, %r202;
add.s64 %rd358, %rd35, %rd356;
ld.shared.u8 %rs59, [%rd358];
setp.eq.s16	%p63, %rs59, 0;
selp.u32	%r706, 1, 0, %p63;

BB5_77:
bfe.u32 %r389, %r16, 4, 1;
setp.ne.s32	%p64, %r706, %r389;
@%p64 bra BB5_79;

cvt.u64.u32	%rd359, %r41;
st.shared.u32 [%rd116], %r80;
cvt.u64.u32	%rd363, %r202;
st.shared.u32 [%rd114], %r81;
mul.wide.u32 %rd366, %r41, 8;
add.s64 %rd368, %rd34, %rd366;
ld.shared.u64 %rd369, [%rd368];
mul.wide.u32 %rd370, %r202, 8;
add.s64 %rd371, %rd34, %rd370;
ld.shared.u64 %rd372, [%rd371];
st.shared.u64 [%rd368], %rd372;
st.shared.u64 [%rd371], %rd369;
add.s64 %rd374, %rd35, %rd359;
ld.shared.u8 %rs60, [%rd374];
add.s64 %rd375, %rd35, %rd363;
ld.shared.u8 %rs61, [%rd375];
st.shared.u8 [%rd374], %rs61;
st.shared.u8 [%rd375], %rs60;

BB5_79:
bar.sync 0;
ld.shared.u32 %r84, [%rd66];
ld.shared.u32 %r85, [%rd68];
setp.ge.s32	%p65, %r85, %r84;
@%p65 bra BB5_81;

cvt.u64.u32	%rd381, %r31;
add.s64 %rd383, %rd35, %rd381;
ld.shared.u8 %rs62, [%rd383];
mov.u32 %r707, 1;
setp.ne.s16	%p66, %rs62, 0;
@%p66 bra BB5_82;

BB5_81:
cvt.u64.u32	%rd384, %r170;
add.s64 %rd386, %rd35, %rd384;
ld.shared.u8 %rs63, [%rd386];
setp.eq.s16	%p67, %rs63, 0;
selp.u32	%r707, 1, 0, %p67;

BB5_82:
bfe.u32 %r411, %r16, 4, 1;
setp.ne.s32	%p68, %r707, %r411;
@%p68 bra BB5_84;

cvt.u64.u32	%rd387, %r31;
st.shared.u32 [%rd68], %r84;
cvt.u64.u32	%rd391, %r170;
st.shared.u32 [%rd66], %r85;
mul.wide.u32 %rd394, %r31, 8;
add.s64 %rd396, %rd34, %rd394;
ld.shared.u64 %rd397, [%rd396];
mul.wide.u32 %rd398, %r170, 8;
add.s64 %rd399, %rd34, %rd398;
ld.shared.u64 %rd400, [%rd399];
st.shared.u64 [%rd396], %rd400;
st.shared.u64 [%rd399], %rd397;
add.s64 %rd402, %rd35, %rd387;
ld.shared.u8 %rs64, [%rd402];
add.s64 %rd403, %rd35, %rd391;
ld.shared.u8 %rs65, [%rd403];
st.shared.u8 [%rd402], %rs65;
st.shared.u8 [%rd403], %rs64;

BB5_84:
bar.sync 0;
ld.shared.u32 %r88, [%rd46+4];
ld.shared.u32 %r89, [%rd46];
setp.ge.s32	%p69, %r89, %r88;
@%p69 bra BB5_86;

cvt.u64.u32	%rd407, %r22;
add.s64 %rd409, %rd35, %rd407;
ld.shared.u8 %rs66, [%rd409];
mov.u32 %r708, 1;
setp.ne.s16	%p70, %rs66, 0;
@%p70 bra BB5_87;

BB5_86:
cvt.u64.u32	%rd410, %r22;
add.s64 %rd412, %rd35, %rd410;
ld.shared.u8 %rs67, [%rd412+1];
setp.eq.s16	%p71, %rs67, 0;
selp.u32	%r708, 1, 0, %p71;

BB5_87:
bfe.u32 %r425, %r16, 4, 1;
setp.ne.s32	%p72, %r708, %r425;
@%p72 bra BB5_89;

cvt.u64.u32	%rd413, %r22;
st.shared.u32 [%rd46], %r88;
st.shared.u32 [%rd46+4], %r89;
mul.wide.u32 %rd417, %r22, 8;
add.s64 %rd419, %rd34, %rd417;
ld.shared.u64 %rd420, [%rd419];
ld.shared.u64 %rd421, [%rd419+8];
st.shared.u64 [%rd419], %rd421;
st.shared.u64 [%rd419+8], %rd420;
add.s64 %rd423, %rd35, %rd413;
ld.shared.u8 %rs68, [%rd423];
ld.shared.u8 %rs69, [%rd423+1];
st.shared.u8 [%rd423], %rs69;
st.shared.u8 [%rd423+1], %rs68;

BB5_89:
bar.sync 0;
and.b32 %r428, %r16, 31;
sub.s32 %r95, %r22, %r428;
add.s32 %r430, %r95, 32;
mul.wide.u32 %rd424, %r430, 4;
add.s64 %rd426, %rd32, %rd424;
mul.wide.u32 %rd427, %r95, 4;
add.s64 %rd428, %rd32, %rd427;
ld.shared.u32 %r93, [%rd426];
ld.shared.u32 %r94, [%rd428];
setp.ge.s32	%p73, %r94, %r93;
@%p73 bra BB5_91;

cvt.u64.u32	%rd429, %r95;
add.s64 %rd431, %rd35, %rd429;
ld.shared.u8 %rs70, [%rd431];
mov.u32 %r709, 1;
setp.ne.s16	%p74, %rs70, 0;
@%p74 bra BB5_92;

BB5_91:
cvt.u64.u32	%rd432, %r430;
add.s64 %rd434, %rd35, %rd432;
ld.shared.u8 %rs71, [%rd434];
setp.eq.s16	%p75, %rs71, 0;
selp.u32	%r709, 1, 0, %p75;

BB5_92:
bfe.u32 %r442, %r16, 5, 1;
setp.ne.s32	%p76, %r709, %r442;
@%p76 bra BB5_94;

mul.wide.u32 %rd435, %r95, 8;
add.s64 %rd437, %rd34, %rd435;
mul.wide.u32 %rd438, %r430, 8;
add.s64 %rd439, %rd34, %rd438;
cvt.u64.u32	%rd440, %r95;
st.shared.u32 [%rd428], %r93;
cvt.u64.u32	%rd444, %r430;
st.shared.u32 [%rd426], %r94;
ld.shared.u64 %rd447, [%rd437];
ld.shared.u64 %rd448, [%rd439];
st.shared.u64 [%rd437], %rd448;
st.shared.u64 [%rd439], %rd447;
add.s64 %rd450, %rd35, %rd440;
ld.shared.u8 %rs72, [%rd450];
add.s64 %rd451, %rd35, %rd444;
ld.shared.u8 %rs73, [%rd451];
st.shared.u8 [%rd450], %rs73;
st.shared.u8 [%rd451], %rs72;

BB5_94:
bar.sync 0;
ld.shared.u32 %r98, [%rd294];
ld.shared.u32 %r99, [%rd296];
setp.ge.s32	%p77, %r99, %r98;
@%p77 bra BB5_96;

cvt.u64.u32	%rd457, %r73;
add.s64 %rd459, %rd35, %rd457;
ld.shared.u8 %rs74, [%rd459];
mov.u32 %r710, 1;
setp.ne.s16	%p78, %rs74, 0;
@%p78 bra BB5_97;

BB5_96:
cvt.u64.u32	%rd460, %r332;
add.s64 %rd462, %rd35, %rd460;
ld.shared.u8 %rs75, [%rd462];
setp.eq.s16	%p79, %rs75, 0;
selp.u32	%r710, 1, 0, %p79;

BB5_97:
bfe.u32 %r465, %r16, 5, 1;
setp.ne.s32	%p80, %r710, %r465;
@%p80 bra BB5_99;

cvt.u64.u32	%rd463, %r73;
st.shared.u32 [%rd296], %r98;
cvt.u64.u32	%rd467, %r332;
st.shared.u32 [%rd294], %r99;
mul.wide.u32 %rd470, %r73, 8;
add.s64 %rd472, %rd34, %rd470;
ld.shared.u64 %rd473, [%rd472];
mul.wide.u32 %rd474, %r332, 8;
add.s64 %rd475, %rd34, %rd474;
ld.shared.u64 %rd476, [%rd475];
st.shared.u64 [%rd472], %rd476;
st.shared.u64 [%rd475], %rd473;
add.s64 %rd478, %rd35, %rd463;
ld.shared.u8 %rs76, [%rd478];
add.s64 %rd479, %rd35, %rd467;
ld.shared.u8 %rs77, [%rd479];
st.shared.u8 [%rd478], %rs77;
st.shared.u8 [%rd479], %rs76;

BB5_99:
bar.sync 0;
ld.shared.u32 %r102, [%rd190];
ld.shared.u32 %r103, [%rd192];
setp.ge.s32	%p81, %r103, %r102;
@%p81 bra BB5_101;

cvt.u64.u32	%rd485, %r55;
add.s64 %rd487, %rd35, %rd485;
ld.shared.u8 %rs78, [%rd487];
mov.u32 %r711, 1;
setp.ne.s16	%p82, %rs78, 0;
@%p82 bra BB5_102;

BB5_101:
cvt.u64.u32	%rd488, %r256;
add.s64 %rd490, %rd35, %rd488;
ld.shared.u8 %rs79, [%rd490];
setp.eq.s16	%p83, %rs79, 0;
selp.u32	%r711, 1, 0, %p83;

BB5_102:
bfe.u32 %r487, %r16, 5, 1;
setp.ne.s32	%p84, %r711, %r487;
@%p84 bra BB5_104;

cvt.u64.u32	%rd491, %r55;
st.shared.u32 [%rd192], %r102;
cvt.u64.u32	%rd495, %r256;
st.shared.u32 [%rd190], %r103;
mul.wide.u32 %rd498, %r55, 8;
add.s64 %rd500, %rd34, %rd498;
ld.shared.u64 %rd501, [%rd500];
mul.wide.u32 %rd502, %r256, 8;
add.s64 %rd503, %rd34, %rd502;
ld.shared.u64 %rd504, [%rd503];
st.shared.u64 [%rd500], %rd504;
st.shared.u64 [%rd503], %rd501;
add.s64 %rd506, %rd35, %rd491;
ld.shared.u8 %rs80, [%rd506];
add.s64 %rd507, %rd35, %rd495;
ld.shared.u8 %rs81, [%rd507];
st.shared.u8 [%rd506], %rs81;
st.shared.u8 [%rd507], %rs80;

BB5_104:
bar.sync 0;
ld.shared.u32 %r106, [%rd114];
ld.shared.u32 %r107, [%rd116];
setp.ge.s32	%p85, %r107, %r106;
@%p85 bra BB5_106;

cvt.u64.u32	%rd513, %r41;
add.s64 %rd515, %rd35, %rd513;
ld.shared.u8 %rs82, [%rd515];
mov.u32 %r712, 1;
setp.ne.s16	%p86, %rs82, 0;
@%p86 bra BB5_107;

BB5_106:
cvt.u64.u32	%rd516, %r202;
add.s64 %rd518, %rd35, %rd516;
ld.shared.u8 %rs83, [%rd518];
setp.eq.s16	%p87, %rs83, 0;
selp.u32	%r712, 1, 0, %p87;

BB5_107:
bfe.u32 %r509, %r16, 5, 1;
setp.ne.s32	%p88, %r712, %r509;
@%p88 bra BB5_109;

cvt.u64.u32	%rd519, %r41;
st.shared.u32 [%rd116], %r106;
cvt.u64.u32	%rd523, %r202;
st.shared.u32 [%rd114], %r107;
mul.wide.u32 %rd526, %r41, 8;
add.s64 %rd528, %rd34, %rd526;
ld.shared.u64 %rd529, [%rd528];
mul.wide.u32 %rd530, %r202, 8;
add.s64 %rd531, %rd34, %rd530;
ld.shared.u64 %rd532, [%rd531];
st.shared.u64 [%rd528], %rd532;
st.shared.u64 [%rd531], %rd529;
add.s64 %rd534, %rd35, %rd519;
ld.shared.u8 %rs84, [%rd534];
add.s64 %rd535, %rd35, %rd523;
ld.shared.u8 %rs85, [%rd535];
st.shared.u8 [%rd534], %rs85;
st.shared.u8 [%rd535], %rs84;

BB5_109:
bar.sync 0;
ld.shared.u32 %r110, [%rd66];
ld.shared.u32 %r111, [%rd68];
setp.ge.s32	%p89, %r111, %r110;
@%p89 bra BB5_111;

cvt.u64.u32	%rd541, %r31;
add.s64 %rd543, %rd35, %rd541;
ld.shared.u8 %rs86, [%rd543];
mov.u32 %r713, 1;
setp.ne.s16	%p90, %rs86, 0;
@%p90 bra BB5_112;

BB5_111:
cvt.u64.u32	%rd544, %r170;
add.s64 %rd546, %rd35, %rd544;
ld.shared.u8 %rs87, [%rd546];
setp.eq.s16	%p91, %rs87, 0;
selp.u32	%r713, 1, 0, %p91;

BB5_112:
bfe.u32 %r531, %r16, 5, 1;
setp.ne.s32	%p92, %r713, %r531;
@%p92 bra BB5_114;

cvt.u64.u32	%rd547, %r31;
st.shared.u32 [%rd68], %r110;
cvt.u64.u32	%rd551, %r170;
st.shared.u32 [%rd66], %r111;
mul.wide.u32 %rd554, %r31, 8;
add.s64 %rd556, %rd34, %rd554;
ld.shared.u64 %rd557, [%rd556];
mul.wide.u32 %rd558, %r170, 8;
add.s64 %rd559, %rd34, %rd558;
ld.shared.u64 %rd560, [%rd559];
st.shared.u64 [%rd556], %rd560;
st.shared.u64 [%rd559], %rd557;
add.s64 %rd562, %rd35, %rd547;
ld.shared.u8 %rs88, [%rd562];
add.s64 %rd563, %rd35, %rd551;
ld.shared.u8 %rs89, [%rd563];
st.shared.u8 [%rd562], %rs89;
st.shared.u8 [%rd563], %rs88;

BB5_114:
bar.sync 0;
ld.shared.u32 %r114, [%rd46+4];
ld.shared.u32 %r115, [%rd46];
setp.ge.s32	%p93, %r115, %r114;
@%p93 bra BB5_116;

cvt.u64.u32	%rd567, %r22;
add.s64 %rd569, %rd35, %rd567;
ld.shared.u8 %rs90, [%rd569];
mov.u32 %r714, 1;
setp.ne.s16	%p94, %rs90, 0;
@%p94 bra BB5_117;

BB5_116:
cvt.u64.u32	%rd570, %r22;
add.s64 %rd572, %rd35, %rd570;
ld.shared.u8 %rs91, [%rd572+1];
setp.eq.s16	%p95, %rs91, 0;
selp.u32	%r714, 1, 0, %p95;

BB5_117:
bfe.u32 %r545, %r16, 5, 1;
setp.ne.s32	%p96, %r714, %r545;
@%p96 bra BB5_119;

cvt.u64.u32	%rd573, %r22;
st.shared.u32 [%rd46], %r114;
st.shared.u32 [%rd46+4], %r115;
mul.wide.u32 %rd577, %r22, 8;
add.s64 %rd579, %rd34, %rd577;
ld.shared.u64 %rd580, [%rd579];
ld.shared.u64 %rd581, [%rd579+8];
st.shared.u64 [%rd579], %rd581;
st.shared.u64 [%rd579+8], %rd580;
add.s64 %rd583, %rd35, %rd573;
ld.shared.u8 %rs92, [%rd583];
ld.shared.u8 %rs93, [%rd583+1];
st.shared.u8 [%rd583], %rs93;
st.shared.u8 [%rd583+1], %rs92;

BB5_119:
bar.sync 0;
and.b32 %r548, %r16, 63;
sub.s32 %r549, %r22, %r548;
add.s32 %r550, %r549, 64;
mul.wide.u32 %rd584, %r550, 4;
add.s64 %rd586, %rd32, %rd584;
mul.wide.u32 %rd587, %r549, 4;
add.s64 %rd588, %rd32, %rd587;
ld.shared.u32 %r120, [%rd586];
ld.shared.u32 %r121, [%rd588];
setp.ge.s32	%p97, %r121, %r120;
@%p97 bra BB5_121;

cvt.u64.u32	%rd589, %r549;
add.s64 %rd591, %rd35, %rd589;
ld.shared.u8 %rs94, [%rd591];
setp.ne.s16	%p98, %rs94, 0;
@%p98 bra BB5_123;

BB5_121:
cvt.u64.u32	%rd592, %r550;
add.s64 %rd594, %rd35, %rd592;
ld.shared.u8 %rs1, [%rd594];
setp.eq.s16	%p99, %rs1, 0;
@%p99 bra BB5_123;

cvt.u64.u32	%rd595, %r549;
st.shared.u32 [%rd588], %r120;
st.shared.u32 [%rd586], %r121;
mul.wide.u32 %rd602, %r549, 8;
add.s64 %rd604, %rd34, %rd602;
ld.shared.u64 %rd605, [%rd604];
mul.wide.u32 %rd606, %r550, 8;
add.s64 %rd607, %rd34, %rd606;
ld.shared.u64 %rd608, [%rd607];
st.shared.u64 [%rd604], %rd608;
st.shared.u64 [%rd607], %rd605;
add.s64 %rd610, %rd35, %rd595;
ld.shared.u8 %rs95, [%rd610];
st.shared.u8 [%rd610], %rs1;
st.shared.u8 [%rd594], %rs95;

BB5_123:
bar.sync 0;
ld.shared.u32 %r122, [%rd426];
ld.shared.u32 %r123, [%rd428];
setp.ge.s32	%p100, %r123, %r122;
@%p100 bra BB5_125;

cvt.u64.u32	%rd617, %r95;
add.s64 %rd619, %rd35, %rd617;
ld.shared.u8 %rs96, [%rd619];
setp.ne.s16	%p101, %rs96, 0;
@%p101 bra BB5_127;

BB5_125:
cvt.u64.u32	%rd620, %r430;
add.s64 %rd622, %rd35, %rd620;
ld.shared.u8 %rs2, [%rd622];
setp.eq.s16	%p102, %rs2, 0;
@%p102 bra BB5_127;

cvt.u64.u32	%rd623, %r95;
st.shared.u32 [%rd428], %r122;
st.shared.u32 [%rd426], %r123;
mul.wide.u32 %rd630, %r95, 8;
add.s64 %rd632, %rd34, %rd630;
ld.shared.u64 %rd633, [%rd632];
mul.wide.u32 %rd634, %r430, 8;
add.s64 %rd635, %rd34, %rd634;
ld.shared.u64 %rd636, [%rd635];
st.shared.u64 [%rd632], %rd636;
st.shared.u64 [%rd635], %rd633;
add.s64 %rd638, %rd35, %rd623;
ld.shared.u8 %rs97, [%rd638];
st.shared.u8 [%rd638], %rs2;
st.shared.u8 [%rd622], %rs97;

BB5_127:
bar.sync 0;
ld.shared.u32 %r124, [%rd294];
ld.shared.u32 %r125, [%rd296];
setp.ge.s32	%p103, %r125, %r124;
@%p103 bra BB5_129;

cvt.u64.u32	%rd645, %r73;
add.s64 %rd647, %rd35, %rd645;
ld.shared.u8 %rs98, [%rd647];
setp.ne.s16	%p104, %rs98, 0;
@%p104 bra BB5_131;

BB5_129:
cvt.u64.u32	%rd648, %r332;
add.s64 %rd650, %rd35, %rd648;
ld.shared.u8 %rs3, [%rd650];
setp.eq.s16	%p105, %rs3, 0;
@%p105 bra BB5_131;

cvt.u64.u32	%rd651, %r73;
st.shared.u32 [%rd296], %r124;
st.shared.u32 [%rd294], %r125;
mul.wide.u32 %rd658, %r73, 8;
add.s64 %rd660, %rd34, %rd658;
ld.shared.u64 %rd661, [%rd660];
mul.wide.u32 %rd662, %r332, 8;
add.s64 %rd663, %rd34, %rd662;
ld.shared.u64 %rd664, [%rd663];
st.shared.u64 [%rd660], %rd664;
st.shared.u64 [%rd663], %rd661;
add.s64 %rd666, %rd35, %rd651;
ld.shared.u8 %rs99, [%rd666];
st.shared.u8 [%rd666], %rs3;
st.shared.u8 [%rd650], %rs99;

BB5_131:
bar.sync 0;
ld.shared.u32 %r126, [%rd190];
ld.shared.u32 %r127, [%rd192];
setp.ge.s32	%p106, %r127, %r126;
@%p106 bra BB5_133;

cvt.u64.u32	%rd673, %r55;
add.s64 %rd675, %rd35, %rd673;
ld.shared.u8 %rs100, [%rd675];
setp.ne.s16	%p107, %rs100, 0;
@%p107 bra BB5_135;

BB5_133:
cvt.u64.u32	%rd676, %r256;
add.s64 %rd678, %rd35, %rd676;
ld.shared.u8 %rs4, [%rd678];
setp.eq.s16	%p108, %rs4, 0;
@%p108 bra BB5_135;

cvt.u64.u32	%rd679, %r55;
st.shared.u32 [%rd192], %r126;
st.shared.u32 [%rd190], %r127;
mul.wide.u32 %rd686, %r55, 8;
add.s64 %rd688, %rd34, %rd686;
ld.shared.u64 %rd689, [%rd688];
mul.wide.u32 %rd690, %r256, 8;
add.s64 %rd691, %rd34, %rd690;
ld.shared.u64 %rd692, [%rd691];
st.shared.u64 [%rd688], %rd692;
st.shared.u64 [%rd691], %rd689;
add.s64 %rd694, %rd35, %rd679;
ld.shared.u8 %rs101, [%rd694];
st.shared.u8 [%rd694], %rs4;
st.shared.u8 [%rd678], %rs101;

BB5_135:
bar.sync 0;
ld.shared.u32 %r128, [%rd114];
ld.shared.u32 %r129, [%rd116];
setp.ge.s32	%p109, %r129, %r128;
@%p109 bra BB5_137;

cvt.u64.u32	%rd701, %r41;
add.s64 %rd703, %rd35, %rd701;
ld.shared.u8 %rs102, [%rd703];
setp.ne.s16	%p110, %rs102, 0;
@%p110 bra BB5_139;

BB5_137:
cvt.u64.u32	%rd704, %r202;
add.s64 %rd706, %rd35, %rd704;
ld.shared.u8 %rs5, [%rd706];
setp.eq.s16	%p111, %rs5, 0;
@%p111 bra BB5_139;

cvt.u64.u32	%rd707, %r41;
st.shared.u32 [%rd116], %r128;
st.shared.u32 [%rd114], %r129;
mul.wide.u32 %rd714, %r41, 8;
add.s64 %rd716, %rd34, %rd714;
ld.shared.u64 %rd717, [%rd716];
mul.wide.u32 %rd718, %r202, 8;
add.s64 %rd719, %rd34, %rd718;
ld.shared.u64 %rd720, [%rd719];
st.shared.u64 [%rd716], %rd720;
st.shared.u64 [%rd719], %rd717;
add.s64 %rd722, %rd35, %rd707;
ld.shared.u8 %rs103, [%rd722];
st.shared.u8 [%rd722], %rs5;
st.shared.u8 [%rd706], %rs103;

BB5_139:
bar.sync 0;
ld.shared.u32 %r130, [%rd66];
ld.shared.u32 %r131, [%rd68];
setp.ge.s32	%p112, %r131, %r130;
@%p112 bra BB5_141;

cvt.u64.u32	%rd729, %r31;
add.s64 %rd731, %rd35, %rd729;
ld.shared.u8 %rs104, [%rd731];
setp.ne.s16	%p113, %rs104, 0;
@%p113 bra BB5_143;

BB5_141:
cvt.u64.u32	%rd732, %r170;
add.s64 %rd734, %rd35, %rd732;
ld.shared.u8 %rs6, [%rd734];
setp.eq.s16	%p114, %rs6, 0;
@%p114 bra BB5_143;

cvt.u64.u32	%rd735, %r31;
st.shared.u32 [%rd68], %r130;
st.shared.u32 [%rd66], %r131;
mul.wide.u32 %rd742, %r31, 8;
add.s64 %rd744, %rd34, %rd742;
ld.shared.u64 %rd745, [%rd744];
mul.wide.u32 %rd746, %r170, 8;
add.s64 %rd747, %rd34, %rd746;
ld.shared.u64 %rd748, [%rd747];
st.shared.u64 [%rd744], %rd748;
st.shared.u64 [%rd747], %rd745;
add.s64 %rd750, %rd35, %rd735;
ld.shared.u8 %rs105, [%rd750];
st.shared.u8 [%rd750], %rs6;
st.shared.u8 [%rd734], %rs105;

BB5_143:
bar.sync 0;
ld.shared.u32 %r132, [%rd46+4];
ld.shared.u32 %r133, [%rd46];
setp.ge.s32	%p115, %r133, %r132;
@%p115 bra BB5_145;

cvt.u64.u32	%rd755, %r22;
add.s64 %rd757, %rd35, %rd755;
ld.shared.u8 %rs106, [%rd757];
setp.ne.s16	%p116, %rs106, 0;
@%p116 bra BB5_147;

BB5_145:
cvt.u64.u32	%rd758, %r22;
add.s64 %rd760, %rd35, %rd758;
ld.shared.u8 %rs7, [%rd760+1];
setp.eq.s16	%p117, %rs7, 0;
@%p117 bra BB5_147;

st.shared.u32 [%rd46], %r132;
st.shared.u32 [%rd46+4], %r133;
mul.wide.u32 %rd765, %r22, 8;
add.s64 %rd767, %rd34, %rd765;
ld.shared.u64 %rd768, [%rd767];
ld.shared.u64 %rd769, [%rd767+8];
st.shared.u64 [%rd767], %rd769;
st.shared.u64 [%rd767+8], %rd768;
ld.shared.u8 %rs107, [%rd760];
st.shared.u8 [%rd760], %rs7;
st.shared.u8 [%rd760+1], %rs107;

BB5_147:
bar.sync 0;
@!%p1 bra BB5_149;
bra.uni BB5_148;

BB5_148:
ld.param.u32 %r684, [_Z20bitonicSortKVInPlaceIilLin2ELin1E6LTCompIiEjLi128EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_5];
ld.param.u32 %r683, [_Z20bitonicSortKVInPlaceIilLin2ELin1E6LTCompIiEjLi128EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_3];
mov.u32 %r682, %tid.x;
ld.shared.u32 %r670, [%rd11];
mad.lo.s32 %r671, %r682, %r683, %r4;
cvta.to.global.u64 %rd775, %rd8;
mul.wide.u32 %rd776, %r671, 4;
add.s64 %rd777, %rd775, %rd776;
st.global.u32 [%rd777], %r670;
ld.shared.u64 %rd781, [%rd12];
ld.local.u64 %rd782, [%rd2];
cvta.to.global.u64 %rd783, %rd782;
mad.lo.s32 %r672, %r682, %r684, %r15;
mul.wide.u32 %rd784, %r672, 8;
add.s64 %rd785, %rd783, %rd784;
st.global.u64 [%rd785], %rd781;

BB5_149:
@%p11 bra BB5_151;

ld.param.u32 %r681, [_Z20bitonicSortKVInPlaceIilLin2ELin1E6LTCompIiEjLi128EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_5];
ld.param.u32 %r680, [_Z20bitonicSortKVInPlaceIilLin2ELin1E6LTCompIiEjLi128EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_3];
ld.shared.u32 %r676, [%rd11+256];
mad.lo.s32 %r678, %r17, %r680, %r4;
cvta.to.global.u64 %rd789, %rd8;
mul.wide.u32 %rd790, %r678, 4;
add.s64 %rd791, %rd789, %rd790;
st.global.u32 [%rd791], %r676;
ld.shared.u64 %rd795, [%rd12+512];
ld.local.u64 %rd796, [%rd2];
cvta.to.global.u64 %rd797, %rd796;
mad.lo.s32 %r679, %r17, %r681, %r15;
mul.wide.u32 %rd798, %r679, 8;
add.s64 %rd799, %rd797, %rd798;
st.global.u64 [%rd799], %rd795;

BB5_151:
ret;
}


.visible .entry _Z20bitonicSortKVInPlaceIilLin2ELin1E6GTCompIiEjLi32EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3_(
.param .align 8 .b8 _Z20bitonicSortKVInPlaceIilLin2ELin1E6GTCompIiEjLi32EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_0[216],
.param .u32 _Z20bitonicSortKVInPlaceIilLin2ELin1E6GTCompIiEjLi32EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_1,
.param .u32 _Z20bitonicSortKVInPlaceIilLin2ELin1E6GTCompIiEjLi32EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_2,
.param .u32 _Z20bitonicSortKVInPlaceIilLin2ELin1E6GTCompIiEjLi32EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_3,
.param .align 8 .b8 _Z20bitonicSortKVInPlaceIilLin2ELin1E6GTCompIiEjLi32EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_4[216],
.param .u32 _Z20bitonicSortKVInPlaceIilLin2ELin1E6GTCompIiEjLi32EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_5,
.param .align 1 .b8 _Z20bitonicSortKVInPlaceIilLin2ELin1E6GTCompIiEjLi32EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_6[1]
)
.maxntid 1024, 1, 1
{
.local .align 8 .b8 __local_depot6[216];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<69>;
.reg .b16 %rs<58>;
.reg .b32 %r<391>;
.reg .b64 %rd<456>;

	.shared .align 4 .b8 _Z20bitonicSortKVInPlaceIilLin2ELin1E6GTCompIiEjLi32EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3_$__cuda_local_var_181271_29_non_const_sharedKeys[128];

	.shared .align 8 .b8 _Z20bitonicSortKVInPlaceIilLin2ELin1E6GTCompIiEjLi32EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3_$__cuda_local_var_181272_29_non_const_sharedValues[256];

	.shared .align 1 .b8 _Z20bitonicSortKVInPlaceIilLin2ELin1E6GTCompIiEjLi32EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3_$__cuda_local_var_181273_32_non_const_sharedValid[32];

mov.u64 %rd455, __local_depot6;
cvta.local.u64 %SP, %rd455;
ld.param.u32 %r82, [_Z20bitonicSortKVInPlaceIilLin2ELin1E6GTCompIiEjLi32EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_1];
ld.param.u32 %r83, [_Z20bitonicSortKVInPlaceIilLin2ELin1E6GTCompIiEjLi32EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_2];
ld.param.u32 %r84, [_Z20bitonicSortKVInPlaceIilLin2ELin1E6GTCompIiEjLi32EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_3];
ld.param.u32 %r85, [_Z20bitonicSortKVInPlaceIilLin2ELin1E6GTCompIiEjLi32EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_5];
mov.u64 %rd1, _Z20bitonicSortKVInPlaceIilLin2ELin1E6GTCompIiEjLi32EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_0;
mov.u64 %rd3, _Z20bitonicSortKVInPlaceIilLin2ELin1E6GTCompIiEjLi32EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_4;
add.u64 %rd16, %SP, 0;
cvta.to.local.u64 %rd2, %rd16;
mov.u32 %r372, 0;
mov.pred %p4, 0;
@%p4 bra BB6_2;

BB6_1:
mul.wide.s32 %rd17, %r372, 8;
add.s64 %rd18, %rd3, %rd17;
ld.param.u64 %rd19, [%rd18];
add.s64 %rd20, %rd2, %rd17;
st.local.u64 [%rd20], %rd19;
add.s32 %r372, %r372, 1;
setp.lt.u32	%p5, %r372, 27;
@%p5 bra BB6_1;

BB6_2:
mov.u32 %r87, %nctaid.y;
mov.u32 %r88, %ctaid.z;
mov.u32 %r89, %ctaid.y;
mad.lo.s32 %r90, %r87, %r88, %r89;
mov.u32 %r91, %nctaid.x;
mov.u32 %r92, %ctaid.x;
mad.lo.s32 %r374, %r90, %r91, %r92;
setp.ge.u32	%p6, %r374, %r82;
@%p6 bra BB6_88;

ld.param.u32 %r94, [%rd1+108];
mul.lo.s32 %r4, %r374, %r94;
ld.local.u32 %r5, [%rd2+208];
add.s32 %r373, %r5, -1;
mov.u32 %r93, 0;
setp.lt.s32	%p7, %r373, 1;
mov.u32 %r378, %r93;
@%p7 bra BB6_6;

mul.wide.s32 %rd21, %r5, 4;
add.s64 %rd452, %rd2, %rd21;
mov.u32 %r379, 0;

BB6_5:
ld.local.u32 %r96, [%rd452+4];
rem.u32 %r97, %r374, %r96;
ld.local.u32 %r98, [%rd452+104];
mad.lo.s32 %r379, %r98, %r97, %r379;
div.u32 %r374, %r374, %r96;
add.s64 %rd452, %rd452, -4;
add.s32 %r373, %r373, -1;
setp.gt.s32	%p8, %r373, 0;
mov.u32 %r375, %r379;
mov.u32 %r378, %r375;
@%p8 bra BB6_5;

BB6_6:
mov.u32 %r14, %r378;
ld.param.u64 %rd8, [%rd1];
ld.local.u32 %r100, [%rd2+108];
mad.lo.s32 %r15, %r100, %r374, %r14;
mov.u32 %r16, %tid.x;
add.s32 %r17, %r16, 16;
setp.lt.u32	%p1, %r16, %r83;
setp.ge.u32	%p9, %r16, %r83;
mov.u32 %r377, %r93;
@%p9 bra BB6_8;

cvta.to.global.u64 %rd22, %rd8;
mad.lo.s32 %r101, %r16, %r84, %r4;
mul.wide.u32 %rd23, %r101, 4;
add.s64 %rd24, %rd22, %rd23;
ld.global.u32 %r377, [%rd24];

BB6_8:
mov.u64 %rd453, 0;
@%p9 bra BB6_10;

ld.local.u64 %rd26, [%rd2];
cvta.to.global.u64 %rd27, %rd26;
mad.lo.s32 %r102, %r16, %r85, %r15;
mul.wide.u32 %rd28, %r102, 8;
add.s64 %rd29, %rd27, %rd28;
ld.global.u64 %rd453, [%rd29];

BB6_10:
selp.u16	%rs6, 1, 0, %p1;
cvt.s64.s32	%rd30, %r16;
mul.wide.s32 %rd31, %r16, 4;
mov.u64 %rd32, _Z20bitonicSortKVInPlaceIilLin2ELin1E6GTCompIiEjLi32EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3_$__cuda_local_var_181271_29_non_const_sharedKeys;
add.s64 %rd11, %rd32, %rd31;
st.shared.u32 [%rd11], %r377;
mul.wide.s32 %rd33, %r16, 8;
mov.u64 %rd34, _Z20bitonicSortKVInPlaceIilLin2ELin1E6GTCompIiEjLi32EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3_$__cuda_local_var_181272_29_non_const_sharedValues;
add.s64 %rd12, %rd34, %rd33;
st.shared.u64 [%rd12], %rd453;
mov.u64 %rd35, _Z20bitonicSortKVInPlaceIilLin2ELin1E6GTCompIiEjLi32EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3_$__cuda_local_var_181273_32_non_const_sharedValid;
add.s64 %rd13, %rd35, %rd30;
st.shared.u8 [%rd13], %rs6;
setp.lt.u32	%p2, %r17, %r83;
mov.u32 %r380, 0;
setp.ge.u32	%p11, %r17, %r83;
@%p11 bra BB6_12;

cvta.to.global.u64 %rd36, %rd8;
mad.lo.s32 %r104, %r17, %r84, %r4;
mul.wide.u32 %rd37, %r104, 4;
add.s64 %rd38, %rd36, %rd37;
ld.global.u32 %r380, [%rd38];

BB6_12:
mov.u64 %rd454, 0;
@%p11 bra BB6_14;

ld.local.u64 %rd40, [%rd2];
cvta.to.global.u64 %rd41, %rd40;
mad.lo.s32 %r105, %r17, %r85, %r15;
mul.wide.u32 %rd42, %r105, 8;
add.s64 %rd43, %rd41, %rd42;
ld.global.u64 %rd454, [%rd43];

BB6_14:
selp.u16	%rs7, 1, 0, %p2;
st.shared.u32 [%rd11+64], %r380;
st.shared.u64 [%rd12+128], %rd454;
st.shared.u8 [%rd13+16], %rs7;
shl.b32 %r22, %r16, 1;
bar.sync 0;
mul.wide.u32 %rd44, %r22, 4;
add.s64 %rd46, %rd32, %rd44;
ld.shared.u32 %r23, [%rd46+4];
ld.shared.u32 %r24, [%rd46];
setp.le.s32	%p13, %r24, %r23;
@%p13 bra BB6_16;

cvt.u64.u32	%rd47, %r22;
add.s64 %rd49, %rd35, %rd47;
ld.shared.u8 %rs8, [%rd49];
mov.u32 %r381, 1;
setp.ne.s16	%p14, %rs8, 0;
@%p14 bra BB6_17;

BB6_16:
cvt.u64.u32	%rd50, %r22;
add.s64 %rd52, %rd35, %rd50;
ld.shared.u8 %rs9, [%rd52+1];
setp.eq.s16	%p15, %rs9, 0;
selp.u32	%r381, 1, 0, %p15;

BB6_17:
and.b32 %r112, %r16, 1;
setp.ne.s32	%p16, %r381, %r112;
@%p16 bra BB6_19;

mul.wide.u32 %rd53, %r22, 8;
add.s64 %rd55, %rd34, %rd53;
cvt.u64.u32	%rd56, %r22;
st.shared.u32 [%rd46], %r23;
st.shared.u32 [%rd46+4], %r24;
ld.shared.u64 %rd60, [%rd55];
ld.shared.u64 %rd61, [%rd55+8];
st.shared.u64 [%rd55], %rd61;
st.shared.u64 [%rd55+8], %rd60;
add.s64 %rd63, %rd35, %rd56;
ld.shared.u8 %rs10, [%rd63];
ld.shared.u8 %rs11, [%rd63+1];
st.shared.u8 [%rd63], %rs11;
st.shared.u8 [%rd63+1], %rs10;

BB6_19:
bar.sync 0;
sub.s32 %r31, %r22, %r112;
add.s32 %r118, %r31, 2;
mul.wide.u32 %rd64, %r118, 4;
add.s64 %rd66, %rd32, %rd64;
mul.wide.u32 %rd67, %r31, 4;
add.s64 %rd68, %rd32, %rd67;
ld.shared.u32 %r29, [%rd66];
ld.shared.u32 %r30, [%rd68];
setp.le.s32	%p17, %r30, %r29;
@%p17 bra BB6_21;

cvt.u64.u32	%rd69, %r31;
add.s64 %rd71, %rd35, %rd69;
ld.shared.u8 %rs12, [%rd71];
mov.u32 %r382, 1;
setp.ne.s16	%p18, %rs12, 0;
@%p18 bra BB6_22;

BB6_21:
cvt.u64.u32	%rd72, %r118;
add.s64 %rd74, %rd35, %rd72;
ld.shared.u8 %rs13, [%rd74];
setp.eq.s16	%p19, %rs13, 0;
selp.u32	%r382, 1, 0, %p19;

BB6_22:
bfe.u32 %r130, %r16, 1, 1;
setp.ne.s32	%p20, %r382, %r130;
@%p20 bra BB6_24;

mul.wide.u32 %rd75, %r31, 8;
add.s64 %rd77, %rd34, %rd75;
mul.wide.u32 %rd78, %r118, 8;
add.s64 %rd79, %rd34, %rd78;
cvt.u64.u32	%rd80, %r31;
st.shared.u32 [%rd68], %r29;
cvt.u64.u32	%rd84, %r118;
st.shared.u32 [%rd66], %r30;
ld.shared.u64 %rd87, [%rd77];
ld.shared.u64 %rd88, [%rd79];
st.shared.u64 [%rd77], %rd88;
st.shared.u64 [%rd79], %rd87;
add.s64 %rd90, %rd35, %rd80;
ld.shared.u8 %rs14, [%rd90];
add.s64 %rd91, %rd35, %rd84;
ld.shared.u8 %rs15, [%rd91];
st.shared.u8 [%rd90], %rs15;
st.shared.u8 [%rd91], %rs14;

BB6_24:
bar.sync 0;
ld.shared.u32 %r34, [%rd46+4];
ld.shared.u32 %r35, [%rd46];
setp.le.s32	%p21, %r35, %r34;
@%p21 bra BB6_26;

cvt.u64.u32	%rd95, %r22;
add.s64 %rd97, %rd35, %rd95;
ld.shared.u8 %rs16, [%rd97];
mov.u32 %r383, 1;
setp.ne.s16	%p22, %rs16, 0;
@%p22 bra BB6_27;

BB6_26:
cvt.u64.u32	%rd98, %r22;
add.s64 %rd100, %rd35, %rd98;
ld.shared.u8 %rs17, [%rd100+1];
setp.eq.s16	%p23, %rs17, 0;
selp.u32	%r383, 1, 0, %p23;

BB6_27:
bfe.u32 %r145, %r16, 1, 1;
setp.ne.s32	%p24, %r383, %r145;
@%p24 bra BB6_29;

cvt.u64.u32	%rd101, %r22;
st.shared.u32 [%rd46], %r34;
st.shared.u32 [%rd46+4], %r35;
mul.wide.u32 %rd105, %r22, 8;
add.s64 %rd107, %rd34, %rd105;
ld.shared.u64 %rd108, [%rd107];
ld.shared.u64 %rd109, [%rd107+8];
st.shared.u64 [%rd107], %rd109;
st.shared.u64 [%rd107+8], %rd108;
add.s64 %rd111, %rd35, %rd101;
ld.shared.u8 %rs18, [%rd111];
ld.shared.u8 %rs19, [%rd111+1];
st.shared.u8 [%rd111], %rs19;
st.shared.u8 [%rd111+1], %rs18;

BB6_29:
bar.sync 0;
and.b32 %r148, %r16, 3;
sub.s32 %r41, %r22, %r148;
add.s32 %r150, %r41, 4;
mul.wide.u32 %rd112, %r150, 4;
add.s64 %rd114, %rd32, %rd112;
mul.wide.u32 %rd115, %r41, 4;
add.s64 %rd116, %rd32, %rd115;
ld.shared.u32 %r39, [%rd114];
ld.shared.u32 %r40, [%rd116];
setp.le.s32	%p25, %r40, %r39;
@%p25 bra BB6_31;

cvt.u64.u32	%rd117, %r41;
add.s64 %rd119, %rd35, %rd117;
ld.shared.u8 %rs20, [%rd119];
mov.u32 %r384, 1;
setp.ne.s16	%p26, %rs20, 0;
@%p26 bra BB6_32;

BB6_31:
cvt.u64.u32	%rd120, %r150;
add.s64 %rd122, %rd35, %rd120;
ld.shared.u8 %rs21, [%rd122];
setp.eq.s16	%p27, %rs21, 0;
selp.u32	%r384, 1, 0, %p27;

BB6_32:
bfe.u32 %r162, %r16, 2, 1;
setp.ne.s32	%p28, %r384, %r162;
@%p28 bra BB6_34;

mul.wide.u32 %rd123, %r41, 8;
add.s64 %rd125, %rd34, %rd123;
mul.wide.u32 %rd126, %r150, 8;
add.s64 %rd127, %rd34, %rd126;
cvt.u64.u32	%rd128, %r41;
st.shared.u32 [%rd116], %r39;
cvt.u64.u32	%rd132, %r150;
st.shared.u32 [%rd114], %r40;
ld.shared.u64 %rd135, [%rd125];
ld.shared.u64 %rd136, [%rd127];
st.shared.u64 [%rd125], %rd136;
st.shared.u64 [%rd127], %rd135;
add.s64 %rd138, %rd35, %rd128;
ld.shared.u8 %rs22, [%rd138];
add.s64 %rd139, %rd35, %rd132;
ld.shared.u8 %rs23, [%rd139];
st.shared.u8 [%rd138], %rs23;
st.shared.u8 [%rd139], %rs22;

BB6_34:
bar.sync 0;
ld.shared.u32 %r44, [%rd66];
ld.shared.u32 %r45, [%rd68];
setp.le.s32	%p29, %r45, %r44;
@%p29 bra BB6_36;

cvt.u64.u32	%rd145, %r31;
add.s64 %rd147, %rd35, %rd145;
ld.shared.u8 %rs24, [%rd147];
mov.u32 %r385, 1;
setp.ne.s16	%p30, %rs24, 0;
@%p30 bra BB6_37;

BB6_36:
cvt.u64.u32	%rd148, %r118;
add.s64 %rd150, %rd35, %rd148;
ld.shared.u8 %rs25, [%rd150];
setp.eq.s16	%p31, %rs25, 0;
selp.u32	%r385, 1, 0, %p31;

BB6_37:
bfe.u32 %r185, %r16, 2, 1;
setp.ne.s32	%p32, %r385, %r185;
@%p32 bra BB6_39;

cvt.u64.u32	%rd151, %r31;
st.shared.u32 [%rd68], %r44;
cvt.u64.u32	%rd155, %r118;
st.shared.u32 [%rd66], %r45;
mul.wide.u32 %rd158, %r31, 8;
add.s64 %rd160, %rd34, %rd158;
ld.shared.u64 %rd161, [%rd160];
mul.wide.u32 %rd162, %r118, 8;
add.s64 %rd163, %rd34, %rd162;
ld.shared.u64 %rd164, [%rd163];
st.shared.u64 [%rd160], %rd164;
st.shared.u64 [%rd163], %rd161;
add.s64 %rd166, %rd35, %rd151;
ld.shared.u8 %rs26, [%rd166];
add.s64 %rd167, %rd35, %rd155;
ld.shared.u8 %rs27, [%rd167];
st.shared.u8 [%rd166], %rs27;
st.shared.u8 [%rd167], %rs26;

BB6_39:
bar.sync 0;
ld.shared.u32 %r48, [%rd46+4];
ld.shared.u32 %r49, [%rd46];
setp.le.s32	%p33, %r49, %r48;
@%p33 bra BB6_41;

cvt.u64.u32	%rd171, %r22;
add.s64 %rd173, %rd35, %rd171;
ld.shared.u8 %rs28, [%rd173];
mov.u32 %r386, 1;
setp.ne.s16	%p34, %rs28, 0;
@%p34 bra BB6_42;

BB6_41:
cvt.u64.u32	%rd174, %r22;
add.s64 %rd176, %rd35, %rd174;
ld.shared.u8 %rs29, [%rd176+1];
setp.eq.s16	%p35, %rs29, 0;
selp.u32	%r386, 1, 0, %p35;

BB6_42:
bfe.u32 %r199, %r16, 2, 1;
setp.ne.s32	%p36, %r386, %r199;
@%p36 bra BB6_44;

cvt.u64.u32	%rd177, %r22;
st.shared.u32 [%rd46], %r48;
st.shared.u32 [%rd46+4], %r49;
mul.wide.u32 %rd181, %r22, 8;
add.s64 %rd183, %rd34, %rd181;
ld.shared.u64 %rd184, [%rd183];
ld.shared.u64 %rd185, [%rd183+8];
st.shared.u64 [%rd183], %rd185;
st.shared.u64 [%rd183+8], %rd184;
add.s64 %rd187, %rd35, %rd177;
ld.shared.u8 %rs30, [%rd187];
ld.shared.u8 %rs31, [%rd187+1];
st.shared.u8 [%rd187], %rs31;
st.shared.u8 [%rd187+1], %rs30;

BB6_44:
bar.sync 0;
and.b32 %r202, %r16, 7;
sub.s32 %r55, %r22, %r202;
add.s32 %r204, %r55, 8;
mul.wide.u32 %rd188, %r204, 4;
add.s64 %rd190, %rd32, %rd188;
mul.wide.u32 %rd191, %r55, 4;
add.s64 %rd192, %rd32, %rd191;
ld.shared.u32 %r53, [%rd190];
ld.shared.u32 %r54, [%rd192];
setp.le.s32	%p37, %r54, %r53;
@%p37 bra BB6_46;

cvt.u64.u32	%rd193, %r55;
add.s64 %rd195, %rd35, %rd193;
ld.shared.u8 %rs32, [%rd195];
mov.u32 %r387, 1;
setp.ne.s16	%p38, %rs32, 0;
@%p38 bra BB6_47;

BB6_46:
cvt.u64.u32	%rd196, %r204;
add.s64 %rd198, %rd35, %rd196;
ld.shared.u8 %rs33, [%rd198];
setp.eq.s16	%p39, %rs33, 0;
selp.u32	%r387, 1, 0, %p39;

BB6_47:
bfe.u32 %r216, %r16, 3, 1;
setp.ne.s32	%p40, %r387, %r216;
@%p40 bra BB6_49;

mul.wide.u32 %rd199, %r55, 8;
add.s64 %rd201, %rd34, %rd199;
mul.wide.u32 %rd202, %r204, 8;
add.s64 %rd203, %rd34, %rd202;
cvt.u64.u32	%rd204, %r55;
st.shared.u32 [%rd192], %r53;
cvt.u64.u32	%rd208, %r204;
st.shared.u32 [%rd190], %r54;
ld.shared.u64 %rd211, [%rd201];
ld.shared.u64 %rd212, [%rd203];
st.shared.u64 [%rd201], %rd212;
st.shared.u64 [%rd203], %rd211;
add.s64 %rd214, %rd35, %rd204;
ld.shared.u8 %rs34, [%rd214];
add.s64 %rd215, %rd35, %rd208;
ld.shared.u8 %rs35, [%rd215];
st.shared.u8 [%rd214], %rs35;
st.shared.u8 [%rd215], %rs34;

BB6_49:
bar.sync 0;
ld.shared.u32 %r58, [%rd114];
ld.shared.u32 %r59, [%rd116];
setp.le.s32	%p41, %r59, %r58;
@%p41 bra BB6_51;

cvt.u64.u32	%rd221, %r41;
add.s64 %rd223, %rd35, %rd221;
ld.shared.u8 %rs36, [%rd223];
mov.u32 %r388, 1;
setp.ne.s16	%p42, %rs36, 0;
@%p42 bra BB6_52;

BB6_51:
cvt.u64.u32	%rd224, %r150;
add.s64 %rd226, %rd35, %rd224;
ld.shared.u8 %rs37, [%rd226];
setp.eq.s16	%p43, %rs37, 0;
selp.u32	%r388, 1, 0, %p43;

BB6_52:
bfe.u32 %r239, %r16, 3, 1;
setp.ne.s32	%p44, %r388, %r239;
@%p44 bra BB6_54;

cvt.u64.u32	%rd227, %r41;
st.shared.u32 [%rd116], %r58;
cvt.u64.u32	%rd231, %r150;
st.shared.u32 [%rd114], %r59;
mul.wide.u32 %rd234, %r41, 8;
add.s64 %rd236, %rd34, %rd234;
ld.shared.u64 %rd237, [%rd236];
mul.wide.u32 %rd238, %r150, 8;
add.s64 %rd239, %rd34, %rd238;
ld.shared.u64 %rd240, [%rd239];
st.shared.u64 [%rd236], %rd240;
st.shared.u64 [%rd239], %rd237;
add.s64 %rd242, %rd35, %rd227;
ld.shared.u8 %rs38, [%rd242];
add.s64 %rd243, %rd35, %rd231;
ld.shared.u8 %rs39, [%rd243];
st.shared.u8 [%rd242], %rs39;
st.shared.u8 [%rd243], %rs38;

BB6_54:
bar.sync 0;
ld.shared.u32 %r62, [%rd66];
ld.shared.u32 %r63, [%rd68];
setp.le.s32	%p45, %r63, %r62;
@%p45 bra BB6_56;

cvt.u64.u32	%rd249, %r31;
add.s64 %rd251, %rd35, %rd249;
ld.shared.u8 %rs40, [%rd251];
mov.u32 %r389, 1;
setp.ne.s16	%p46, %rs40, 0;
@%p46 bra BB6_57;

BB6_56:
cvt.u64.u32	%rd252, %r118;
add.s64 %rd254, %rd35, %rd252;
ld.shared.u8 %rs41, [%rd254];
setp.eq.s16	%p47, %rs41, 0;
selp.u32	%r389, 1, 0, %p47;

BB6_57:
bfe.u32 %r261, %r16, 3, 1;
setp.ne.s32	%p48, %r389, %r261;
@%p48 bra BB6_59;

cvt.u64.u32	%rd255, %r31;
st.shared.u32 [%rd68], %r62;
cvt.u64.u32	%rd259, %r118;
st.shared.u32 [%rd66], %r63;
mul.wide.u32 %rd262, %r31, 8;
add.s64 %rd264, %rd34, %rd262;
ld.shared.u64 %rd265, [%rd264];
mul.wide.u32 %rd266, %r118, 8;
add.s64 %rd267, %rd34, %rd266;
ld.shared.u64 %rd268, [%rd267];
st.shared.u64 [%rd264], %rd268;
st.shared.u64 [%rd267], %rd265;
add.s64 %rd270, %rd35, %rd255;
ld.shared.u8 %rs42, [%rd270];
add.s64 %rd271, %rd35, %rd259;
ld.shared.u8 %rs43, [%rd271];
st.shared.u8 [%rd270], %rs43;
st.shared.u8 [%rd271], %rs42;

BB6_59:
bar.sync 0;
ld.shared.u32 %r66, [%rd46+4];
ld.shared.u32 %r67, [%rd46];
setp.le.s32	%p49, %r67, %r66;
@%p49 bra BB6_61;

cvt.u64.u32	%rd275, %r22;
add.s64 %rd277, %rd35, %rd275;
ld.shared.u8 %rs44, [%rd277];
mov.u32 %r390, 1;
setp.ne.s16	%p50, %rs44, 0;
@%p50 bra BB6_62;

BB6_61:
cvt.u64.u32	%rd278, %r22;
add.s64 %rd280, %rd35, %rd278;
ld.shared.u8 %rs45, [%rd280+1];
setp.eq.s16	%p51, %rs45, 0;
selp.u32	%r390, 1, 0, %p51;

BB6_62:
bfe.u32 %r275, %r16, 3, 1;
setp.ne.s32	%p52, %r390, %r275;
@%p52 bra BB6_64;

cvt.u64.u32	%rd281, %r22;
st.shared.u32 [%rd46], %r66;
st.shared.u32 [%rd46+4], %r67;
mul.wide.u32 %rd285, %r22, 8;
add.s64 %rd287, %rd34, %rd285;
ld.shared.u64 %rd288, [%rd287];
ld.shared.u64 %rd289, [%rd287+8];
st.shared.u64 [%rd287], %rd289;
st.shared.u64 [%rd287+8], %rd288;
add.s64 %rd291, %rd35, %rd281;
ld.shared.u8 %rs46, [%rd291];
ld.shared.u8 %rs47, [%rd291+1];
st.shared.u8 [%rd291], %rs47;
st.shared.u8 [%rd291+1], %rs46;

BB6_64:
bar.sync 0;
and.b32 %r278, %r16, 15;
sub.s32 %r279, %r22, %r278;
add.s32 %r280, %r279, 16;
mul.wide.u32 %rd292, %r280, 4;
add.s64 %rd294, %rd32, %rd292;
mul.wide.u32 %rd295, %r279, 4;
add.s64 %rd296, %rd32, %rd295;
ld.shared.u32 %r72, [%rd294];
ld.shared.u32 %r73, [%rd296];
setp.le.s32	%p53, %r73, %r72;
@%p53 bra BB6_66;

cvt.u64.u32	%rd297, %r279;
add.s64 %rd299, %rd35, %rd297;
ld.shared.u8 %rs48, [%rd299];
setp.ne.s16	%p54, %rs48, 0;
@%p54 bra BB6_68;

BB6_66:
cvt.u64.u32	%rd300, %r280;
add.s64 %rd302, %rd35, %rd300;
ld.shared.u8 %rs1, [%rd302];
setp.eq.s16	%p55, %rs1, 0;
@%p55 bra BB6_68;

cvt.u64.u32	%rd303, %r279;
st.shared.u32 [%rd296], %r72;
st.shared.u32 [%rd294], %r73;
mul.wide.u32 %rd310, %r279, 8;
add.s64 %rd312, %rd34, %rd310;
ld.shared.u64 %rd313, [%rd312];
mul.wide.u32 %rd314, %r280, 8;
add.s64 %rd315, %rd34, %rd314;
ld.shared.u64 %rd316, [%rd315];
st.shared.u64 [%rd312], %rd316;
st.shared.u64 [%rd315], %rd313;
add.s64 %rd318, %rd35, %rd303;
ld.shared.u8 %rs49, [%rd318];
st.shared.u8 [%rd318], %rs1;
st.shared.u8 [%rd302], %rs49;

BB6_68:
bar.sync 0;
ld.shared.u32 %r74, [%rd190];
ld.shared.u32 %r75, [%rd192];
setp.le.s32	%p56, %r75, %r74;
@%p56 bra BB6_70;

cvt.u64.u32	%rd325, %r55;
add.s64 %rd327, %rd35, %rd325;
ld.shared.u8 %rs50, [%rd327];
setp.ne.s16	%p57, %rs50, 0;
@%p57 bra BB6_72;

BB6_70:
cvt.u64.u32	%rd328, %r204;
add.s64 %rd330, %rd35, %rd328;
ld.shared.u8 %rs2, [%rd330];
setp.eq.s16	%p58, %rs2, 0;
@%p58 bra BB6_72;

cvt.u64.u32	%rd331, %r55;
st.shared.u32 [%rd192], %r74;
st.shared.u32 [%rd190], %r75;
mul.wide.u32 %rd338, %r55, 8;
add.s64 %rd340, %rd34, %rd338;
ld.shared.u64 %rd341, [%rd340];
mul.wide.u32 %rd342, %r204, 8;
add.s64 %rd343, %rd34, %rd342;
ld.shared.u64 %rd344, [%rd343];
st.shared.u64 [%rd340], %rd344;
st.shared.u64 [%rd343], %rd341;
add.s64 %rd346, %rd35, %rd331;
ld.shared.u8 %rs51, [%rd346];
st.shared.u8 [%rd346], %rs2;
st.shared.u8 [%rd330], %rs51;

BB6_72:
bar.sync 0;
ld.shared.u32 %r76, [%rd114];
ld.shared.u32 %r77, [%rd116];
setp.le.s32	%p59, %r77, %r76;
@%p59 bra BB6_74;

cvt.u64.u32	%rd353, %r41;
add.s64 %rd355, %rd35, %rd353;
ld.shared.u8 %rs52, [%rd355];
setp.ne.s16	%p60, %rs52, 0;
@%p60 bra BB6_76;

BB6_74:
cvt.u64.u32	%rd356, %r150;
add.s64 %rd358, %rd35, %rd356;
ld.shared.u8 %rs3, [%rd358];
setp.eq.s16	%p61, %rs3, 0;
@%p61 bra BB6_76;

cvt.u64.u32	%rd359, %r41;
st.shared.u32 [%rd116], %r76;
st.shared.u32 [%rd114], %r77;
mul.wide.u32 %rd366, %r41, 8;
add.s64 %rd368, %rd34, %rd366;
ld.shared.u64 %rd369, [%rd368];
mul.wide.u32 %rd370, %r150, 8;
add.s64 %rd371, %rd34, %rd370;
ld.shared.u64 %rd372, [%rd371];
st.shared.u64 [%rd368], %rd372;
st.shared.u64 [%rd371], %rd369;
add.s64 %rd374, %rd35, %rd359;
ld.shared.u8 %rs53, [%rd374];
st.shared.u8 [%rd374], %rs3;
st.shared.u8 [%rd358], %rs53;

BB6_76:
bar.sync 0;
ld.shared.u32 %r78, [%rd66];
ld.shared.u32 %r79, [%rd68];
setp.le.s32	%p62, %r79, %r78;
@%p62 bra BB6_78;

cvt.u64.u32	%rd381, %r31;
add.s64 %rd383, %rd35, %rd381;
ld.shared.u8 %rs54, [%rd383];
setp.ne.s16	%p63, %rs54, 0;
@%p63 bra BB6_80;

BB6_78:
cvt.u64.u32	%rd384, %r118;
add.s64 %rd386, %rd35, %rd384;
ld.shared.u8 %rs4, [%rd386];
setp.eq.s16	%p64, %rs4, 0;
@%p64 bra BB6_80;

cvt.u64.u32	%rd387, %r31;
st.shared.u32 [%rd68], %r78;
st.shared.u32 [%rd66], %r79;
mul.wide.u32 %rd394, %r31, 8;
add.s64 %rd396, %rd34, %rd394;
ld.shared.u64 %rd397, [%rd396];
mul.wide.u32 %rd398, %r118, 8;
add.s64 %rd399, %rd34, %rd398;
ld.shared.u64 %rd400, [%rd399];
st.shared.u64 [%rd396], %rd400;
st.shared.u64 [%rd399], %rd397;
add.s64 %rd402, %rd35, %rd387;
ld.shared.u8 %rs55, [%rd402];
st.shared.u8 [%rd402], %rs4;
st.shared.u8 [%rd386], %rs55;

BB6_80:
bar.sync 0;
ld.shared.u32 %r80, [%rd46+4];
ld.shared.u32 %r81, [%rd46];
setp.le.s32	%p65, %r81, %r80;
@%p65 bra BB6_82;

cvt.u64.u32	%rd407, %r22;
add.s64 %rd409, %rd35, %rd407;
ld.shared.u8 %rs56, [%rd409];
setp.ne.s16	%p66, %rs56, 0;
@%p66 bra BB6_84;

BB6_82:
cvt.u64.u32	%rd410, %r22;
add.s64 %rd412, %rd35, %rd410;
ld.shared.u8 %rs5, [%rd412+1];
setp.eq.s16	%p67, %rs5, 0;
@%p67 bra BB6_84;

st.shared.u32 [%rd46], %r80;
st.shared.u32 [%rd46+4], %r81;
mul.wide.u32 %rd417, %r22, 8;
add.s64 %rd419, %rd34, %rd417;
ld.shared.u64 %rd420, [%rd419];
ld.shared.u64 %rd421, [%rd419+8];
st.shared.u64 [%rd419], %rd421;
st.shared.u64 [%rd419+8], %rd420;
ld.shared.u8 %rs57, [%rd412];
st.shared.u8 [%rd412], %rs5;
st.shared.u8 [%rd412+1], %rs57;

BB6_84:
bar.sync 0;
@!%p1 bra BB6_86;
bra.uni BB6_85;

BB6_85:
ld.shared.u32 %r362, [%rd11];
mad.lo.s32 %r363, %r16, %r84, %r4;
cvta.to.global.u64 %rd427, %rd8;
mul.wide.u32 %rd428, %r363, 4;
add.s64 %rd429, %rd427, %rd428;
st.global.u32 [%rd429], %r362;
ld.shared.u64 %rd433, [%rd12];
ld.local.u64 %rd434, [%rd2];
cvta.to.global.u64 %rd435, %rd434;
mad.lo.s32 %r364, %r16, %r85, %r15;
mul.wide.u32 %rd436, %r364, 8;
add.s64 %rd437, %rd435, %rd436;
st.global.u64 [%rd437], %rd433;

BB6_86:
@%p11 bra BB6_88;

ld.shared.u32 %r368, [%rd11+64];
mad.lo.s32 %r370, %r17, %r84, %r4;
cvta.to.global.u64 %rd441, %rd8;
mul.wide.u32 %rd442, %r370, 4;
add.s64 %rd443, %rd441, %rd442;
st.global.u32 [%rd443], %r368;
ld.shared.u64 %rd447, [%rd12+128];
ld.local.u64 %rd448, [%rd2];
cvta.to.global.u64 %rd449, %rd448;
mad.lo.s32 %r371, %r17, %r85, %r15;
mul.wide.u32 %rd450, %r371, 8;
add.s64 %rd451, %rd449, %rd450;
st.global.u64 [%rd451], %rd447;

BB6_88:
ret;
}


.visible .entry _Z20bitonicSortKVInPlaceIilLin2ELin1E6LTCompIiEjLi32EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3_(
.param .align 8 .b8 _Z20bitonicSortKVInPlaceIilLin2ELin1E6LTCompIiEjLi32EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_0[216],
.param .u32 _Z20bitonicSortKVInPlaceIilLin2ELin1E6LTCompIiEjLi32EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_1,
.param .u32 _Z20bitonicSortKVInPlaceIilLin2ELin1E6LTCompIiEjLi32EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_2,
.param .u32 _Z20bitonicSortKVInPlaceIilLin2ELin1E6LTCompIiEjLi32EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_3,
.param .align 8 .b8 _Z20bitonicSortKVInPlaceIilLin2ELin1E6LTCompIiEjLi32EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_4[216],
.param .u32 _Z20bitonicSortKVInPlaceIilLin2ELin1E6LTCompIiEjLi32EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_5,
.param .align 1 .b8 _Z20bitonicSortKVInPlaceIilLin2ELin1E6LTCompIiEjLi32EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_6[1]
)
.maxntid 1024, 1, 1
{
.local .align 8 .b8 __local_depot7[216];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<69>;
.reg .b16 %rs<58>;
.reg .b32 %r<391>;
.reg .b64 %rd<456>;

	.shared .align 4 .b8 _Z20bitonicSortKVInPlaceIilLin2ELin1E6LTCompIiEjLi32EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3_$__cuda_local_var_181271_29_non_const_sharedKeys[128];

	.shared .align 8 .b8 _Z20bitonicSortKVInPlaceIilLin2ELin1E6LTCompIiEjLi32EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3_$__cuda_local_var_181272_29_non_const_sharedValues[256];

	.shared .align 1 .b8 _Z20bitonicSortKVInPlaceIilLin2ELin1E6LTCompIiEjLi32EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3_$__cuda_local_var_181273_32_non_const_sharedValid[32];

mov.u64 %rd455, __local_depot7;
cvta.local.u64 %SP, %rd455;
ld.param.u32 %r82, [_Z20bitonicSortKVInPlaceIilLin2ELin1E6LTCompIiEjLi32EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_1];
ld.param.u32 %r83, [_Z20bitonicSortKVInPlaceIilLin2ELin1E6LTCompIiEjLi32EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_2];
ld.param.u32 %r84, [_Z20bitonicSortKVInPlaceIilLin2ELin1E6LTCompIiEjLi32EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_3];
ld.param.u32 %r85, [_Z20bitonicSortKVInPlaceIilLin2ELin1E6LTCompIiEjLi32EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_5];
mov.u64 %rd1, _Z20bitonicSortKVInPlaceIilLin2ELin1E6LTCompIiEjLi32EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_0;
mov.u64 %rd3, _Z20bitonicSortKVInPlaceIilLin2ELin1E6LTCompIiEjLi32EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_4;
add.u64 %rd16, %SP, 0;
cvta.to.local.u64 %rd2, %rd16;
mov.u32 %r372, 0;
mov.pred %p4, 0;
@%p4 bra BB7_2;

BB7_1:
mul.wide.s32 %rd17, %r372, 8;
add.s64 %rd18, %rd3, %rd17;
ld.param.u64 %rd19, [%rd18];
add.s64 %rd20, %rd2, %rd17;
st.local.u64 [%rd20], %rd19;
add.s32 %r372, %r372, 1;
setp.lt.u32	%p5, %r372, 27;
@%p5 bra BB7_1;

BB7_2:
mov.u32 %r87, %nctaid.y;
mov.u32 %r88, %ctaid.z;
mov.u32 %r89, %ctaid.y;
mad.lo.s32 %r90, %r87, %r88, %r89;
mov.u32 %r91, %nctaid.x;
mov.u32 %r92, %ctaid.x;
mad.lo.s32 %r374, %r90, %r91, %r92;
setp.ge.u32	%p6, %r374, %r82;
@%p6 bra BB7_88;

ld.param.u32 %r94, [%rd1+108];
mul.lo.s32 %r4, %r374, %r94;
ld.local.u32 %r5, [%rd2+208];
add.s32 %r373, %r5, -1;
mov.u32 %r93, 0;
setp.lt.s32	%p7, %r373, 1;
mov.u32 %r378, %r93;
@%p7 bra BB7_6;

mul.wide.s32 %rd21, %r5, 4;
add.s64 %rd452, %rd2, %rd21;
mov.u32 %r379, 0;

BB7_5:
ld.local.u32 %r96, [%rd452+4];
rem.u32 %r97, %r374, %r96;
ld.local.u32 %r98, [%rd452+104];
mad.lo.s32 %r379, %r98, %r97, %r379;
div.u32 %r374, %r374, %r96;
add.s64 %rd452, %rd452, -4;
add.s32 %r373, %r373, -1;
setp.gt.s32	%p8, %r373, 0;
mov.u32 %r375, %r379;
mov.u32 %r378, %r375;
@%p8 bra BB7_5;

BB7_6:
mov.u32 %r14, %r378;
ld.param.u64 %rd8, [%rd1];
ld.local.u32 %r100, [%rd2+108];
mad.lo.s32 %r15, %r100, %r374, %r14;
mov.u32 %r16, %tid.x;
add.s32 %r17, %r16, 16;
setp.lt.u32	%p1, %r16, %r83;
setp.ge.u32	%p9, %r16, %r83;
mov.u32 %r377, %r93;
@%p9 bra BB7_8;

cvta.to.global.u64 %rd22, %rd8;
mad.lo.s32 %r101, %r16, %r84, %r4;
mul.wide.u32 %rd23, %r101, 4;
add.s64 %rd24, %rd22, %rd23;
ld.global.u32 %r377, [%rd24];

BB7_8:
mov.u64 %rd453, 0;
@%p9 bra BB7_10;

ld.local.u64 %rd26, [%rd2];
cvta.to.global.u64 %rd27, %rd26;
mad.lo.s32 %r102, %r16, %r85, %r15;
mul.wide.u32 %rd28, %r102, 8;
add.s64 %rd29, %rd27, %rd28;
ld.global.u64 %rd453, [%rd29];

BB7_10:
selp.u16	%rs6, 1, 0, %p1;
cvt.s64.s32	%rd30, %r16;
mul.wide.s32 %rd31, %r16, 4;
mov.u64 %rd32, _Z20bitonicSortKVInPlaceIilLin2ELin1E6LTCompIiEjLi32EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3_$__cuda_local_var_181271_29_non_const_sharedKeys;
add.s64 %rd11, %rd32, %rd31;
st.shared.u32 [%rd11], %r377;
mul.wide.s32 %rd33, %r16, 8;
mov.u64 %rd34, _Z20bitonicSortKVInPlaceIilLin2ELin1E6LTCompIiEjLi32EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3_$__cuda_local_var_181272_29_non_const_sharedValues;
add.s64 %rd12, %rd34, %rd33;
st.shared.u64 [%rd12], %rd453;
mov.u64 %rd35, _Z20bitonicSortKVInPlaceIilLin2ELin1E6LTCompIiEjLi32EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3_$__cuda_local_var_181273_32_non_const_sharedValid;
add.s64 %rd13, %rd35, %rd30;
st.shared.u8 [%rd13], %rs6;
setp.lt.u32	%p2, %r17, %r83;
mov.u32 %r380, 0;
setp.ge.u32	%p11, %r17, %r83;
@%p11 bra BB7_12;

cvta.to.global.u64 %rd36, %rd8;
mad.lo.s32 %r104, %r17, %r84, %r4;
mul.wide.u32 %rd37, %r104, 4;
add.s64 %rd38, %rd36, %rd37;
ld.global.u32 %r380, [%rd38];

BB7_12:
mov.u64 %rd454, 0;
@%p11 bra BB7_14;

ld.local.u64 %rd40, [%rd2];
cvta.to.global.u64 %rd41, %rd40;
mad.lo.s32 %r105, %r17, %r85, %r15;
mul.wide.u32 %rd42, %r105, 8;
add.s64 %rd43, %rd41, %rd42;
ld.global.u64 %rd454, [%rd43];

BB7_14:
selp.u16	%rs7, 1, 0, %p2;
st.shared.u32 [%rd11+64], %r380;
st.shared.u64 [%rd12+128], %rd454;
st.shared.u8 [%rd13+16], %rs7;
shl.b32 %r22, %r16, 1;
bar.sync 0;
mul.wide.u32 %rd44, %r22, 4;
add.s64 %rd46, %rd32, %rd44;
ld.shared.u32 %r23, [%rd46+4];
ld.shared.u32 %r24, [%rd46];
setp.ge.s32	%p13, %r24, %r23;
@%p13 bra BB7_16;

cvt.u64.u32	%rd47, %r22;
add.s64 %rd49, %rd35, %rd47;
ld.shared.u8 %rs8, [%rd49];
mov.u32 %r381, 1;
setp.ne.s16	%p14, %rs8, 0;
@%p14 bra BB7_17;

BB7_16:
cvt.u64.u32	%rd50, %r22;
add.s64 %rd52, %rd35, %rd50;
ld.shared.u8 %rs9, [%rd52+1];
setp.eq.s16	%p15, %rs9, 0;
selp.u32	%r381, 1, 0, %p15;

BB7_17:
and.b32 %r112, %r16, 1;
setp.ne.s32	%p16, %r381, %r112;
@%p16 bra BB7_19;

mul.wide.u32 %rd53, %r22, 8;
add.s64 %rd55, %rd34, %rd53;
cvt.u64.u32	%rd56, %r22;
st.shared.u32 [%rd46], %r23;
st.shared.u32 [%rd46+4], %r24;
ld.shared.u64 %rd60, [%rd55];
ld.shared.u64 %rd61, [%rd55+8];
st.shared.u64 [%rd55], %rd61;
st.shared.u64 [%rd55+8], %rd60;
add.s64 %rd63, %rd35, %rd56;
ld.shared.u8 %rs10, [%rd63];
ld.shared.u8 %rs11, [%rd63+1];
st.shared.u8 [%rd63], %rs11;
st.shared.u8 [%rd63+1], %rs10;

BB7_19:
bar.sync 0;
sub.s32 %r31, %r22, %r112;
add.s32 %r118, %r31, 2;
mul.wide.u32 %rd64, %r118, 4;
add.s64 %rd66, %rd32, %rd64;
mul.wide.u32 %rd67, %r31, 4;
add.s64 %rd68, %rd32, %rd67;
ld.shared.u32 %r29, [%rd66];
ld.shared.u32 %r30, [%rd68];
setp.ge.s32	%p17, %r30, %r29;
@%p17 bra BB7_21;

cvt.u64.u32	%rd69, %r31;
add.s64 %rd71, %rd35, %rd69;
ld.shared.u8 %rs12, [%rd71];
mov.u32 %r382, 1;
setp.ne.s16	%p18, %rs12, 0;
@%p18 bra BB7_22;

BB7_21:
cvt.u64.u32	%rd72, %r118;
add.s64 %rd74, %rd35, %rd72;
ld.shared.u8 %rs13, [%rd74];
setp.eq.s16	%p19, %rs13, 0;
selp.u32	%r382, 1, 0, %p19;

BB7_22:
bfe.u32 %r130, %r16, 1, 1;
setp.ne.s32	%p20, %r382, %r130;
@%p20 bra BB7_24;

mul.wide.u32 %rd75, %r31, 8;
add.s64 %rd77, %rd34, %rd75;
mul.wide.u32 %rd78, %r118, 8;
add.s64 %rd79, %rd34, %rd78;
cvt.u64.u32	%rd80, %r31;
st.shared.u32 [%rd68], %r29;
cvt.u64.u32	%rd84, %r118;
st.shared.u32 [%rd66], %r30;
ld.shared.u64 %rd87, [%rd77];
ld.shared.u64 %rd88, [%rd79];
st.shared.u64 [%rd77], %rd88;
st.shared.u64 [%rd79], %rd87;
add.s64 %rd90, %rd35, %rd80;
ld.shared.u8 %rs14, [%rd90];
add.s64 %rd91, %rd35, %rd84;
ld.shared.u8 %rs15, [%rd91];
st.shared.u8 [%rd90], %rs15;
st.shared.u8 [%rd91], %rs14;

BB7_24:
bar.sync 0;
ld.shared.u32 %r34, [%rd46+4];
ld.shared.u32 %r35, [%rd46];
setp.ge.s32	%p21, %r35, %r34;
@%p21 bra BB7_26;

cvt.u64.u32	%rd95, %r22;
add.s64 %rd97, %rd35, %rd95;
ld.shared.u8 %rs16, [%rd97];
mov.u32 %r383, 1;
setp.ne.s16	%p22, %rs16, 0;
@%p22 bra BB7_27;

BB7_26:
cvt.u64.u32	%rd98, %r22;
add.s64 %rd100, %rd35, %rd98;
ld.shared.u8 %rs17, [%rd100+1];
setp.eq.s16	%p23, %rs17, 0;
selp.u32	%r383, 1, 0, %p23;

BB7_27:
bfe.u32 %r145, %r16, 1, 1;
setp.ne.s32	%p24, %r383, %r145;
@%p24 bra BB7_29;

cvt.u64.u32	%rd101, %r22;
st.shared.u32 [%rd46], %r34;
st.shared.u32 [%rd46+4], %r35;
mul.wide.u32 %rd105, %r22, 8;
add.s64 %rd107, %rd34, %rd105;
ld.shared.u64 %rd108, [%rd107];
ld.shared.u64 %rd109, [%rd107+8];
st.shared.u64 [%rd107], %rd109;
st.shared.u64 [%rd107+8], %rd108;
add.s64 %rd111, %rd35, %rd101;
ld.shared.u8 %rs18, [%rd111];
ld.shared.u8 %rs19, [%rd111+1];
st.shared.u8 [%rd111], %rs19;
st.shared.u8 [%rd111+1], %rs18;

BB7_29:
bar.sync 0;
and.b32 %r148, %r16, 3;
sub.s32 %r41, %r22, %r148;
add.s32 %r150, %r41, 4;
mul.wide.u32 %rd112, %r150, 4;
add.s64 %rd114, %rd32, %rd112;
mul.wide.u32 %rd115, %r41, 4;
add.s64 %rd116, %rd32, %rd115;
ld.shared.u32 %r39, [%rd114];
ld.shared.u32 %r40, [%rd116];
setp.ge.s32	%p25, %r40, %r39;
@%p25 bra BB7_31;

cvt.u64.u32	%rd117, %r41;
add.s64 %rd119, %rd35, %rd117;
ld.shared.u8 %rs20, [%rd119];
mov.u32 %r384, 1;
setp.ne.s16	%p26, %rs20, 0;
@%p26 bra BB7_32;

BB7_31:
cvt.u64.u32	%rd120, %r150;
add.s64 %rd122, %rd35, %rd120;
ld.shared.u8 %rs21, [%rd122];
setp.eq.s16	%p27, %rs21, 0;
selp.u32	%r384, 1, 0, %p27;

BB7_32:
bfe.u32 %r162, %r16, 2, 1;
setp.ne.s32	%p28, %r384, %r162;
@%p28 bra BB7_34;

mul.wide.u32 %rd123, %r41, 8;
add.s64 %rd125, %rd34, %rd123;
mul.wide.u32 %rd126, %r150, 8;
add.s64 %rd127, %rd34, %rd126;
cvt.u64.u32	%rd128, %r41;
st.shared.u32 [%rd116], %r39;
cvt.u64.u32	%rd132, %r150;
st.shared.u32 [%rd114], %r40;
ld.shared.u64 %rd135, [%rd125];
ld.shared.u64 %rd136, [%rd127];
st.shared.u64 [%rd125], %rd136;
st.shared.u64 [%rd127], %rd135;
add.s64 %rd138, %rd35, %rd128;
ld.shared.u8 %rs22, [%rd138];
add.s64 %rd139, %rd35, %rd132;
ld.shared.u8 %rs23, [%rd139];
st.shared.u8 [%rd138], %rs23;
st.shared.u8 [%rd139], %rs22;

BB7_34:
bar.sync 0;
ld.shared.u32 %r44, [%rd66];
ld.shared.u32 %r45, [%rd68];
setp.ge.s32	%p29, %r45, %r44;
@%p29 bra BB7_36;

cvt.u64.u32	%rd145, %r31;
add.s64 %rd147, %rd35, %rd145;
ld.shared.u8 %rs24, [%rd147];
mov.u32 %r385, 1;
setp.ne.s16	%p30, %rs24, 0;
@%p30 bra BB7_37;

BB7_36:
cvt.u64.u32	%rd148, %r118;
add.s64 %rd150, %rd35, %rd148;
ld.shared.u8 %rs25, [%rd150];
setp.eq.s16	%p31, %rs25, 0;
selp.u32	%r385, 1, 0, %p31;

BB7_37:
bfe.u32 %r185, %r16, 2, 1;
setp.ne.s32	%p32, %r385, %r185;
@%p32 bra BB7_39;

cvt.u64.u32	%rd151, %r31;
st.shared.u32 [%rd68], %r44;
cvt.u64.u32	%rd155, %r118;
st.shared.u32 [%rd66], %r45;
mul.wide.u32 %rd158, %r31, 8;
add.s64 %rd160, %rd34, %rd158;
ld.shared.u64 %rd161, [%rd160];
mul.wide.u32 %rd162, %r118, 8;
add.s64 %rd163, %rd34, %rd162;
ld.shared.u64 %rd164, [%rd163];
st.shared.u64 [%rd160], %rd164;
st.shared.u64 [%rd163], %rd161;
add.s64 %rd166, %rd35, %rd151;
ld.shared.u8 %rs26, [%rd166];
add.s64 %rd167, %rd35, %rd155;
ld.shared.u8 %rs27, [%rd167];
st.shared.u8 [%rd166], %rs27;
st.shared.u8 [%rd167], %rs26;

BB7_39:
bar.sync 0;
ld.shared.u32 %r48, [%rd46+4];
ld.shared.u32 %r49, [%rd46];
setp.ge.s32	%p33, %r49, %r48;
@%p33 bra BB7_41;

cvt.u64.u32	%rd171, %r22;
add.s64 %rd173, %rd35, %rd171;
ld.shared.u8 %rs28, [%rd173];
mov.u32 %r386, 1;
setp.ne.s16	%p34, %rs28, 0;
@%p34 bra BB7_42;

BB7_41:
cvt.u64.u32	%rd174, %r22;
add.s64 %rd176, %rd35, %rd174;
ld.shared.u8 %rs29, [%rd176+1];
setp.eq.s16	%p35, %rs29, 0;
selp.u32	%r386, 1, 0, %p35;

BB7_42:
bfe.u32 %r199, %r16, 2, 1;
setp.ne.s32	%p36, %r386, %r199;
@%p36 bra BB7_44;

cvt.u64.u32	%rd177, %r22;
st.shared.u32 [%rd46], %r48;
st.shared.u32 [%rd46+4], %r49;
mul.wide.u32 %rd181, %r22, 8;
add.s64 %rd183, %rd34, %rd181;
ld.shared.u64 %rd184, [%rd183];
ld.shared.u64 %rd185, [%rd183+8];
st.shared.u64 [%rd183], %rd185;
st.shared.u64 [%rd183+8], %rd184;
add.s64 %rd187, %rd35, %rd177;
ld.shared.u8 %rs30, [%rd187];
ld.shared.u8 %rs31, [%rd187+1];
st.shared.u8 [%rd187], %rs31;
st.shared.u8 [%rd187+1], %rs30;

BB7_44:
bar.sync 0;
and.b32 %r202, %r16, 7;
sub.s32 %r55, %r22, %r202;
add.s32 %r204, %r55, 8;
mul.wide.u32 %rd188, %r204, 4;
add.s64 %rd190, %rd32, %rd188;
mul.wide.u32 %rd191, %r55, 4;
add.s64 %rd192, %rd32, %rd191;
ld.shared.u32 %r53, [%rd190];
ld.shared.u32 %r54, [%rd192];
setp.ge.s32	%p37, %r54, %r53;
@%p37 bra BB7_46;

cvt.u64.u32	%rd193, %r55;
add.s64 %rd195, %rd35, %rd193;
ld.shared.u8 %rs32, [%rd195];
mov.u32 %r387, 1;
setp.ne.s16	%p38, %rs32, 0;
@%p38 bra BB7_47;

BB7_46:
cvt.u64.u32	%rd196, %r204;
add.s64 %rd198, %rd35, %rd196;
ld.shared.u8 %rs33, [%rd198];
setp.eq.s16	%p39, %rs33, 0;
selp.u32	%r387, 1, 0, %p39;

BB7_47:
bfe.u32 %r216, %r16, 3, 1;
setp.ne.s32	%p40, %r387, %r216;
@%p40 bra BB7_49;

mul.wide.u32 %rd199, %r55, 8;
add.s64 %rd201, %rd34, %rd199;
mul.wide.u32 %rd202, %r204, 8;
add.s64 %rd203, %rd34, %rd202;
cvt.u64.u32	%rd204, %r55;
st.shared.u32 [%rd192], %r53;
cvt.u64.u32	%rd208, %r204;
st.shared.u32 [%rd190], %r54;
ld.shared.u64 %rd211, [%rd201];
ld.shared.u64 %rd212, [%rd203];
st.shared.u64 [%rd201], %rd212;
st.shared.u64 [%rd203], %rd211;
add.s64 %rd214, %rd35, %rd204;
ld.shared.u8 %rs34, [%rd214];
add.s64 %rd215, %rd35, %rd208;
ld.shared.u8 %rs35, [%rd215];
st.shared.u8 [%rd214], %rs35;
st.shared.u8 [%rd215], %rs34;

BB7_49:
bar.sync 0;
ld.shared.u32 %r58, [%rd114];
ld.shared.u32 %r59, [%rd116];
setp.ge.s32	%p41, %r59, %r58;
@%p41 bra BB7_51;

cvt.u64.u32	%rd221, %r41;
add.s64 %rd223, %rd35, %rd221;
ld.shared.u8 %rs36, [%rd223];
mov.u32 %r388, 1;
setp.ne.s16	%p42, %rs36, 0;
@%p42 bra BB7_52;

BB7_51:
cvt.u64.u32	%rd224, %r150;
add.s64 %rd226, %rd35, %rd224;
ld.shared.u8 %rs37, [%rd226];
setp.eq.s16	%p43, %rs37, 0;
selp.u32	%r388, 1, 0, %p43;

BB7_52:
bfe.u32 %r239, %r16, 3, 1;
setp.ne.s32	%p44, %r388, %r239;
@%p44 bra BB7_54;

cvt.u64.u32	%rd227, %r41;
st.shared.u32 [%rd116], %r58;
cvt.u64.u32	%rd231, %r150;
st.shared.u32 [%rd114], %r59;
mul.wide.u32 %rd234, %r41, 8;
add.s64 %rd236, %rd34, %rd234;
ld.shared.u64 %rd237, [%rd236];
mul.wide.u32 %rd238, %r150, 8;
add.s64 %rd239, %rd34, %rd238;
ld.shared.u64 %rd240, [%rd239];
st.shared.u64 [%rd236], %rd240;
st.shared.u64 [%rd239], %rd237;
add.s64 %rd242, %rd35, %rd227;
ld.shared.u8 %rs38, [%rd242];
add.s64 %rd243, %rd35, %rd231;
ld.shared.u8 %rs39, [%rd243];
st.shared.u8 [%rd242], %rs39;
st.shared.u8 [%rd243], %rs38;

BB7_54:
bar.sync 0;
ld.shared.u32 %r62, [%rd66];
ld.shared.u32 %r63, [%rd68];
setp.ge.s32	%p45, %r63, %r62;
@%p45 bra BB7_56;

cvt.u64.u32	%rd249, %r31;
add.s64 %rd251, %rd35, %rd249;
ld.shared.u8 %rs40, [%rd251];
mov.u32 %r389, 1;
setp.ne.s16	%p46, %rs40, 0;
@%p46 bra BB7_57;

BB7_56:
cvt.u64.u32	%rd252, %r118;
add.s64 %rd254, %rd35, %rd252;
ld.shared.u8 %rs41, [%rd254];
setp.eq.s16	%p47, %rs41, 0;
selp.u32	%r389, 1, 0, %p47;

BB7_57:
bfe.u32 %r261, %r16, 3, 1;
setp.ne.s32	%p48, %r389, %r261;
@%p48 bra BB7_59;

cvt.u64.u32	%rd255, %r31;
st.shared.u32 [%rd68], %r62;
cvt.u64.u32	%rd259, %r118;
st.shared.u32 [%rd66], %r63;
mul.wide.u32 %rd262, %r31, 8;
add.s64 %rd264, %rd34, %rd262;
ld.shared.u64 %rd265, [%rd264];
mul.wide.u32 %rd266, %r118, 8;
add.s64 %rd267, %rd34, %rd266;
ld.shared.u64 %rd268, [%rd267];
st.shared.u64 [%rd264], %rd268;
st.shared.u64 [%rd267], %rd265;
add.s64 %rd270, %rd35, %rd255;
ld.shared.u8 %rs42, [%rd270];
add.s64 %rd271, %rd35, %rd259;
ld.shared.u8 %rs43, [%rd271];
st.shared.u8 [%rd270], %rs43;
st.shared.u8 [%rd271], %rs42;

BB7_59:
bar.sync 0;
ld.shared.u32 %r66, [%rd46+4];
ld.shared.u32 %r67, [%rd46];
setp.ge.s32	%p49, %r67, %r66;
@%p49 bra BB7_61;

cvt.u64.u32	%rd275, %r22;
add.s64 %rd277, %rd35, %rd275;
ld.shared.u8 %rs44, [%rd277];
mov.u32 %r390, 1;
setp.ne.s16	%p50, %rs44, 0;
@%p50 bra BB7_62;

BB7_61:
cvt.u64.u32	%rd278, %r22;
add.s64 %rd280, %rd35, %rd278;
ld.shared.u8 %rs45, [%rd280+1];
setp.eq.s16	%p51, %rs45, 0;
selp.u32	%r390, 1, 0, %p51;

BB7_62:
bfe.u32 %r275, %r16, 3, 1;
setp.ne.s32	%p52, %r390, %r275;
@%p52 bra BB7_64;

cvt.u64.u32	%rd281, %r22;
st.shared.u32 [%rd46], %r66;
st.shared.u32 [%rd46+4], %r67;
mul.wide.u32 %rd285, %r22, 8;
add.s64 %rd287, %rd34, %rd285;
ld.shared.u64 %rd288, [%rd287];
ld.shared.u64 %rd289, [%rd287+8];
st.shared.u64 [%rd287], %rd289;
st.shared.u64 [%rd287+8], %rd288;
add.s64 %rd291, %rd35, %rd281;
ld.shared.u8 %rs46, [%rd291];
ld.shared.u8 %rs47, [%rd291+1];
st.shared.u8 [%rd291], %rs47;
st.shared.u8 [%rd291+1], %rs46;

BB7_64:
bar.sync 0;
and.b32 %r278, %r16, 15;
sub.s32 %r279, %r22, %r278;
add.s32 %r280, %r279, 16;
mul.wide.u32 %rd292, %r280, 4;
add.s64 %rd294, %rd32, %rd292;
mul.wide.u32 %rd295, %r279, 4;
add.s64 %rd296, %rd32, %rd295;
ld.shared.u32 %r72, [%rd294];
ld.shared.u32 %r73, [%rd296];
setp.ge.s32	%p53, %r73, %r72;
@%p53 bra BB7_66;

cvt.u64.u32	%rd297, %r279;
add.s64 %rd299, %rd35, %rd297;
ld.shared.u8 %rs48, [%rd299];
setp.ne.s16	%p54, %rs48, 0;
@%p54 bra BB7_68;

BB7_66:
cvt.u64.u32	%rd300, %r280;
add.s64 %rd302, %rd35, %rd300;
ld.shared.u8 %rs1, [%rd302];
setp.eq.s16	%p55, %rs1, 0;
@%p55 bra BB7_68;

cvt.u64.u32	%rd303, %r279;
st.shared.u32 [%rd296], %r72;
st.shared.u32 [%rd294], %r73;
mul.wide.u32 %rd310, %r279, 8;
add.s64 %rd312, %rd34, %rd310;
ld.shared.u64 %rd313, [%rd312];
mul.wide.u32 %rd314, %r280, 8;
add.s64 %rd315, %rd34, %rd314;
ld.shared.u64 %rd316, [%rd315];
st.shared.u64 [%rd312], %rd316;
st.shared.u64 [%rd315], %rd313;
add.s64 %rd318, %rd35, %rd303;
ld.shared.u8 %rs49, [%rd318];
st.shared.u8 [%rd318], %rs1;
st.shared.u8 [%rd302], %rs49;

BB7_68:
bar.sync 0;
ld.shared.u32 %r74, [%rd190];
ld.shared.u32 %r75, [%rd192];
setp.ge.s32	%p56, %r75, %r74;
@%p56 bra BB7_70;

cvt.u64.u32	%rd325, %r55;
add.s64 %rd327, %rd35, %rd325;
ld.shared.u8 %rs50, [%rd327];
setp.ne.s16	%p57, %rs50, 0;
@%p57 bra BB7_72;

BB7_70:
cvt.u64.u32	%rd328, %r204;
add.s64 %rd330, %rd35, %rd328;
ld.shared.u8 %rs2, [%rd330];
setp.eq.s16	%p58, %rs2, 0;
@%p58 bra BB7_72;

cvt.u64.u32	%rd331, %r55;
st.shared.u32 [%rd192], %r74;
st.shared.u32 [%rd190], %r75;
mul.wide.u32 %rd338, %r55, 8;
add.s64 %rd340, %rd34, %rd338;
ld.shared.u64 %rd341, [%rd340];
mul.wide.u32 %rd342, %r204, 8;
add.s64 %rd343, %rd34, %rd342;
ld.shared.u64 %rd344, [%rd343];
st.shared.u64 [%rd340], %rd344;
st.shared.u64 [%rd343], %rd341;
add.s64 %rd346, %rd35, %rd331;
ld.shared.u8 %rs51, [%rd346];
st.shared.u8 [%rd346], %rs2;
st.shared.u8 [%rd330], %rs51;

BB7_72:
bar.sync 0;
ld.shared.u32 %r76, [%rd114];
ld.shared.u32 %r77, [%rd116];
setp.ge.s32	%p59, %r77, %r76;
@%p59 bra BB7_74;

cvt.u64.u32	%rd353, %r41;
add.s64 %rd355, %rd35, %rd353;
ld.shared.u8 %rs52, [%rd355];
setp.ne.s16	%p60, %rs52, 0;
@%p60 bra BB7_76;

BB7_74:
cvt.u64.u32	%rd356, %r150;
add.s64 %rd358, %rd35, %rd356;
ld.shared.u8 %rs3, [%rd358];
setp.eq.s16	%p61, %rs3, 0;
@%p61 bra BB7_76;

cvt.u64.u32	%rd359, %r41;
st.shared.u32 [%rd116], %r76;
st.shared.u32 [%rd114], %r77;
mul.wide.u32 %rd366, %r41, 8;
add.s64 %rd368, %rd34, %rd366;
ld.shared.u64 %rd369, [%rd368];
mul.wide.u32 %rd370, %r150, 8;
add.s64 %rd371, %rd34, %rd370;
ld.shared.u64 %rd372, [%rd371];
st.shared.u64 [%rd368], %rd372;
st.shared.u64 [%rd371], %rd369;
add.s64 %rd374, %rd35, %rd359;
ld.shared.u8 %rs53, [%rd374];
st.shared.u8 [%rd374], %rs3;
st.shared.u8 [%rd358], %rs53;

BB7_76:
bar.sync 0;
ld.shared.u32 %r78, [%rd66];
ld.shared.u32 %r79, [%rd68];
setp.ge.s32	%p62, %r79, %r78;
@%p62 bra BB7_78;

cvt.u64.u32	%rd381, %r31;
add.s64 %rd383, %rd35, %rd381;
ld.shared.u8 %rs54, [%rd383];
setp.ne.s16	%p63, %rs54, 0;
@%p63 bra BB7_80;

BB7_78:
cvt.u64.u32	%rd384, %r118;
add.s64 %rd386, %rd35, %rd384;
ld.shared.u8 %rs4, [%rd386];
setp.eq.s16	%p64, %rs4, 0;
@%p64 bra BB7_80;

cvt.u64.u32	%rd387, %r31;
st.shared.u32 [%rd68], %r78;
st.shared.u32 [%rd66], %r79;
mul.wide.u32 %rd394, %r31, 8;
add.s64 %rd396, %rd34, %rd394;
ld.shared.u64 %rd397, [%rd396];
mul.wide.u32 %rd398, %r118, 8;
add.s64 %rd399, %rd34, %rd398;
ld.shared.u64 %rd400, [%rd399];
st.shared.u64 [%rd396], %rd400;
st.shared.u64 [%rd399], %rd397;
add.s64 %rd402, %rd35, %rd387;
ld.shared.u8 %rs55, [%rd402];
st.shared.u8 [%rd402], %rs4;
st.shared.u8 [%rd386], %rs55;

BB7_80:
bar.sync 0;
ld.shared.u32 %r80, [%rd46+4];
ld.shared.u32 %r81, [%rd46];
setp.ge.s32	%p65, %r81, %r80;
@%p65 bra BB7_82;

cvt.u64.u32	%rd407, %r22;
add.s64 %rd409, %rd35, %rd407;
ld.shared.u8 %rs56, [%rd409];
setp.ne.s16	%p66, %rs56, 0;
@%p66 bra BB7_84;

BB7_82:
cvt.u64.u32	%rd410, %r22;
add.s64 %rd412, %rd35, %rd410;
ld.shared.u8 %rs5, [%rd412+1];
setp.eq.s16	%p67, %rs5, 0;
@%p67 bra BB7_84;

st.shared.u32 [%rd46], %r80;
st.shared.u32 [%rd46+4], %r81;
mul.wide.u32 %rd417, %r22, 8;
add.s64 %rd419, %rd34, %rd417;
ld.shared.u64 %rd420, [%rd419];
ld.shared.u64 %rd421, [%rd419+8];
st.shared.u64 [%rd419], %rd421;
st.shared.u64 [%rd419+8], %rd420;
ld.shared.u8 %rs57, [%rd412];
st.shared.u8 [%rd412], %rs5;
st.shared.u8 [%rd412+1], %rs57;

BB7_84:
bar.sync 0;
@!%p1 bra BB7_86;
bra.uni BB7_85;

BB7_85:
ld.shared.u32 %r362, [%rd11];
mad.lo.s32 %r363, %r16, %r84, %r4;
cvta.to.global.u64 %rd427, %rd8;
mul.wide.u32 %rd428, %r363, 4;
add.s64 %rd429, %rd427, %rd428;
st.global.u32 [%rd429], %r362;
ld.shared.u64 %rd433, [%rd12];
ld.local.u64 %rd434, [%rd2];
cvta.to.global.u64 %rd435, %rd434;
mad.lo.s32 %r364, %r16, %r85, %r15;
mul.wide.u32 %rd436, %r364, 8;
add.s64 %rd437, %rd435, %rd436;
st.global.u64 [%rd437], %rd433;

BB7_86:
@%p11 bra BB7_88;

ld.shared.u32 %r368, [%rd11+64];
mad.lo.s32 %r370, %r17, %r84, %r4;
cvta.to.global.u64 %rd441, %rd8;
mul.wide.u32 %rd442, %r370, 4;
add.s64 %rd443, %rd441, %rd442;
st.global.u32 [%rd443], %r368;
ld.shared.u64 %rd447, [%rd12+128];
ld.local.u64 %rd448, [%rd2];
cvta.to.global.u64 %rd449, %rd448;
mad.lo.s32 %r371, %r17, %r85, %r15;
mul.wide.u32 %rd450, %r371, 8;
add.s64 %rd451, %rd449, %rd450;
st.global.u64 [%rd451], %rd447;

BB7_88:
ret;
}


.visible .entry _Z20bitonicSortKVInPlaceIilLi2ELin1E6GTCompIiEjLi2048EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3_(
.param .align 8 .b8 _Z20bitonicSortKVInPlaceIilLi2ELin1E6GTCompIiEjLi2048EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_0[216],
.param .u32 _Z20bitonicSortKVInPlaceIilLi2ELin1E6GTCompIiEjLi2048EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_1,
.param .u32 _Z20bitonicSortKVInPlaceIilLi2ELin1E6GTCompIiEjLi2048EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_2,
.param .u32 _Z20bitonicSortKVInPlaceIilLi2ELin1E6GTCompIiEjLi2048EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_3,
.param .align 8 .b8 _Z20bitonicSortKVInPlaceIilLi2ELin1E6GTCompIiEjLi2048EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_4[216],
.param .u32 _Z20bitonicSortKVInPlaceIilLi2ELin1E6GTCompIiEjLi2048EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_5,
.param .align 1 .b8 _Z20bitonicSortKVInPlaceIilLi2ELin1E6GTCompIiEjLi2048EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_6[1]
)
.maxntid 1024, 1, 1
{
.local .align 8 .b8 __local_depot8[216];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<238>;
.reg .b16 %rs<224>;
.reg .b32 %r<1433>;
.reg .b64 %rd<1579>;

	.shared .align 4 .b8 _Z20bitonicSortKVInPlaceIilLi2ELin1E6GTCompIiEjLi2048EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3_$__cuda_local_var_181271_29_non_const_sharedKeys[8192];

	.shared .align 8 .b8 _Z20bitonicSortKVInPlaceIilLi2ELin1E6GTCompIiEjLi2048EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3_$__cuda_local_var_181272_29_non_const_sharedValues[16384];

	.shared .align 1 .b8 _Z20bitonicSortKVInPlaceIilLi2ELin1E6GTCompIiEjLi2048EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3_$__cuda_local_var_181273_32_non_const_sharedValid[2048];

mov.u64 %rd1578, __local_depot8;
cvta.local.u64 %SP, %rd1578;
ld.param.u32 %r254, [_Z20bitonicSortKVInPlaceIilLi2ELin1E6GTCompIiEjLi2048EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_1];
ld.param.u32 %r255, [_Z20bitonicSortKVInPlaceIilLi2ELin1E6GTCompIiEjLi2048EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_2];
ld.param.u32 %r256, [_Z20bitonicSortKVInPlaceIilLi2ELin1E6GTCompIiEjLi2048EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_3];
ld.param.u32 %r257, [_Z20bitonicSortKVInPlaceIilLi2ELin1E6GTCompIiEjLi2048EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_5];
mov.u64 %rd1, _Z20bitonicSortKVInPlaceIilLi2ELin1E6GTCompIiEjLi2048EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_0;
mov.u64 %rd3, _Z20bitonicSortKVInPlaceIilLi2ELin1E6GTCompIiEjLi2048EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_4;
add.u64 %rd40, %SP, 0;
cvta.to.local.u64 %rd2, %rd40;
mov.u32 %r1376, 0;
mov.pred %p4, 0;
@%p4 bra BB8_2;

BB8_1:
mul.wide.s32 %rd41, %r1376, 8;
add.s64 %rd42, %rd3, %rd41;
ld.param.u64 %rd43, [%rd42];
add.s64 %rd44, %rd2, %rd41;
st.local.u64 [%rd44], %rd43;
add.s32 %r1376, %r1376, 1;
setp.lt.u32	%p5, %r1376, 27;
@%p5 bra BB8_1;

BB8_2:
mov.u32 %r259, %nctaid.y;
mov.u32 %r260, %ctaid.z;
mov.u32 %r261, %ctaid.y;
mad.lo.s32 %r262, %r259, %r260, %r261;
mov.u32 %r263, %nctaid.x;
mov.u32 %r264, %ctaid.x;
mad.lo.s32 %r1378, %r262, %r263, %r264;
setp.ge.u32	%p6, %r1378, %r254;
@%p6 bra BB8_299;

ld.param.u32 %r266, [%rd1+12];
ld.param.u32 %r267, [%rd1+112];
rem.u32 %r268, %r1378, %r266;
mul.lo.s32 %r269, %r267, %r268;
div.u32 %r270, %r1378, %r266;
ld.param.u32 %r271, [%rd1+108];
mad.lo.s32 %r4, %r271, %r270, %r269;
ld.local.u32 %r5, [%rd2+208];
add.s32 %r1377, %r5, -1;
mov.u32 %r265, 0;
setp.lt.s32	%p7, %r1377, 1;
mov.u32 %r1382, %r265;
@%p7 bra BB8_6;

mul.wide.s32 %rd45, %r5, 4;
add.s64 %rd1575, %rd2, %rd45;
mov.u32 %r1383, 0;

BB8_5:
ld.local.u32 %r273, [%rd1575+4];
rem.u32 %r274, %r1378, %r273;
ld.local.u32 %r275, [%rd1575+104];
mad.lo.s32 %r1383, %r275, %r274, %r1383;
div.u32 %r1378, %r1378, %r273;
add.s64 %rd1575, %rd1575, -4;
add.s32 %r1377, %r1377, -1;
setp.gt.s32	%p8, %r1377, 0;
mov.u32 %r1379, %r1383;
mov.u32 %r1382, %r1379;
@%p8 bra BB8_5;

BB8_6:
mov.u32 %r14, %r1382;
ld.param.u64 %rd8, [%rd1];
ld.local.u32 %r277, [%rd2+108];
mad.lo.s32 %r15, %r277, %r1378, %r14;
mov.u32 %r16, %tid.x;
add.s32 %r17, %r16, 1024;
setp.lt.u32	%p1, %r16, %r255;
setp.ge.u32	%p9, %r16, %r255;
mov.u32 %r1381, %r265;
@%p9 bra BB8_8;

cvta.to.global.u64 %rd46, %rd8;
mad.lo.s32 %r278, %r16, %r256, %r4;
mul.wide.u32 %rd47, %r278, 4;
add.s64 %rd48, %rd46, %rd47;
ld.global.u32 %r1381, [%rd48];

BB8_8:
mov.u64 %rd1576, 0;
@%p9 bra BB8_10;

ld.local.u64 %rd50, [%rd2];
cvta.to.global.u64 %rd51, %rd50;
mad.lo.s32 %r279, %r16, %r257, %r15;
mul.wide.u32 %rd52, %r279, 8;
add.s64 %rd53, %rd51, %rd52;
ld.global.u64 %rd1576, [%rd53];

BB8_10:
selp.u16	%rs12, 1, 0, %p1;
cvt.s64.s32	%rd54, %r16;
mul.wide.s32 %rd55, %r16, 4;
mov.u64 %rd56, _Z20bitonicSortKVInPlaceIilLi2ELin1E6GTCompIiEjLi2048EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3_$__cuda_local_var_181271_29_non_const_sharedKeys;
add.s64 %rd11, %rd56, %rd55;
st.shared.u32 [%rd11], %r1381;
mul.wide.s32 %rd57, %r16, 8;
mov.u64 %rd58, _Z20bitonicSortKVInPlaceIilLi2ELin1E6GTCompIiEjLi2048EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3_$__cuda_local_var_181272_29_non_const_sharedValues;
add.s64 %rd12, %rd58, %rd57;
st.shared.u64 [%rd12], %rd1576;
mov.u64 %rd59, _Z20bitonicSortKVInPlaceIilLi2ELin1E6GTCompIiEjLi2048EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3_$__cuda_local_var_181273_32_non_const_sharedValid;
add.s64 %rd13, %rd59, %rd54;
st.shared.u8 [%rd13], %rs12;
setp.lt.u32	%p2, %r17, %r255;
mov.u32 %r1384, 0;
setp.ge.u32	%p11, %r17, %r255;
@%p11 bra BB8_12;

cvta.to.global.u64 %rd60, %rd8;
mad.lo.s32 %r281, %r17, %r256, %r4;
mul.wide.u32 %rd61, %r281, 4;
add.s64 %rd62, %rd60, %rd61;
ld.global.u32 %r1384, [%rd62];

BB8_12:
mov.u64 %rd1577, 0;
@%p11 bra BB8_14;

ld.local.u64 %rd64, [%rd2];
cvta.to.global.u64 %rd65, %rd64;
mad.lo.s32 %r282, %r17, %r257, %r15;
mul.wide.u32 %rd66, %r282, 8;
add.s64 %rd67, %rd65, %rd66;
ld.global.u64 %rd1577, [%rd67];

BB8_14:
selp.u16	%rs13, 1, 0, %p2;
st.shared.u32 [%rd11+4096], %r1384;
st.shared.u64 [%rd12+8192], %rd1577;
st.shared.u8 [%rd13+1024], %rs13;
bar.sync 0;
shl.b32 %r283, %r16, 1;
mul.wide.u32 %rd68, %r283, 4;
add.s64 %rd70, %rd56, %rd68;
ld.shared.u32 %r22, [%rd70+4];
ld.shared.u32 %r23, [%rd70];
setp.le.s32	%p13, %r23, %r22;
@%p13 bra BB8_16;

cvt.u64.u32	%rd71, %r283;
add.s64 %rd73, %rd59, %rd71;
ld.shared.u8 %rs14, [%rd73];
mov.u32 %r1385, 1;
setp.ne.s16	%p14, %rs14, 0;
@%p14 bra BB8_17;

BB8_16:
cvt.u64.u32	%rd74, %r283;
add.s64 %rd76, %rd59, %rd74;
ld.shared.u8 %rs15, [%rd76+1];
setp.eq.s16	%p15, %rs15, 0;
selp.u32	%r1385, 1, 0, %p15;

BB8_17:
and.b32 %r289, %r16, 1;
setp.ne.s32	%p16, %r1385, %r289;
@%p16 bra BB8_19;

mul.wide.u32 %rd77, %r283, 8;
add.s64 %rd79, %rd58, %rd77;
cvt.u64.u32	%rd80, %r283;
st.shared.u32 [%rd70], %r22;
st.shared.u32 [%rd70+4], %r23;
ld.shared.u64 %rd84, [%rd79];
ld.shared.u64 %rd85, [%rd79+8];
st.shared.u64 [%rd79], %rd85;
st.shared.u64 [%rd79+8], %rd84;
add.s64 %rd87, %rd59, %rd80;
ld.shared.u8 %rs16, [%rd87];
ld.shared.u8 %rs17, [%rd87+1];
st.shared.u8 [%rd87], %rs17;
st.shared.u8 [%rd87+1], %rs16;

BB8_19:
bar.sync 0;
sub.s32 %r30, %r283, %r289;
add.s32 %r295, %r30, 2;
mul.wide.u32 %rd88, %r295, 4;
add.s64 %rd90, %rd56, %rd88;
mul.wide.u32 %rd91, %r30, 4;
add.s64 %rd92, %rd56, %rd91;
ld.shared.u32 %r28, [%rd90];
ld.shared.u32 %r29, [%rd92];
setp.le.s32	%p17, %r29, %r28;
@%p17 bra BB8_21;

cvt.u64.u32	%rd93, %r30;
add.s64 %rd95, %rd59, %rd93;
ld.shared.u8 %rs18, [%rd95];
mov.u32 %r1386, 1;
setp.ne.s16	%p18, %rs18, 0;
@%p18 bra BB8_22;

BB8_21:
cvt.u64.u32	%rd96, %r295;
add.s64 %rd98, %rd59, %rd96;
ld.shared.u8 %rs19, [%rd98];
setp.eq.s16	%p19, %rs19, 0;
selp.u32	%r1386, 1, 0, %p19;

BB8_22:
bfe.u32 %r307, %r16, 1, 1;
setp.ne.s32	%p20, %r1386, %r307;
@%p20 bra BB8_24;

mul.wide.u32 %rd99, %r30, 8;
add.s64 %rd101, %rd58, %rd99;
mul.wide.u32 %rd102, %r295, 8;
add.s64 %rd103, %rd58, %rd102;
cvt.u64.u32	%rd104, %r30;
st.shared.u32 [%rd92], %r28;
cvt.u64.u32	%rd108, %r295;
st.shared.u32 [%rd90], %r29;
ld.shared.u64 %rd111, [%rd101];
ld.shared.u64 %rd112, [%rd103];
st.shared.u64 [%rd101], %rd112;
st.shared.u64 [%rd103], %rd111;
add.s64 %rd114, %rd59, %rd104;
ld.shared.u8 %rs20, [%rd114];
add.s64 %rd115, %rd59, %rd108;
ld.shared.u8 %rs21, [%rd115];
st.shared.u8 [%rd114], %rs21;
st.shared.u8 [%rd115], %rs20;

BB8_24:
bar.sync 0;
ld.shared.u32 %r33, [%rd70+4];
ld.shared.u32 %r34, [%rd70];
setp.le.s32	%p21, %r34, %r33;
@%p21 bra BB8_26;

cvt.u64.u32	%rd119, %r283;
add.s64 %rd121, %rd59, %rd119;
ld.shared.u8 %rs22, [%rd121];
mov.u32 %r1387, 1;
setp.ne.s16	%p22, %rs22, 0;
@%p22 bra BB8_27;

BB8_26:
cvt.u64.u32	%rd122, %r283;
add.s64 %rd124, %rd59, %rd122;
ld.shared.u8 %rs23, [%rd124+1];
setp.eq.s16	%p23, %rs23, 0;
selp.u32	%r1387, 1, 0, %p23;

BB8_27:
bfe.u32 %r322, %r16, 1, 1;
setp.ne.s32	%p24, %r1387, %r322;
@%p24 bra BB8_29;

cvt.u64.u32	%rd125, %r283;
st.shared.u32 [%rd70], %r33;
st.shared.u32 [%rd70+4], %r34;
mul.wide.u32 %rd129, %r283, 8;
add.s64 %rd131, %rd58, %rd129;
ld.shared.u64 %rd132, [%rd131];
ld.shared.u64 %rd133, [%rd131+8];
st.shared.u64 [%rd131], %rd133;
st.shared.u64 [%rd131+8], %rd132;
add.s64 %rd135, %rd59, %rd125;
ld.shared.u8 %rs24, [%rd135];
ld.shared.u8 %rs25, [%rd135+1];
st.shared.u8 [%rd135], %rs25;
st.shared.u8 [%rd135+1], %rs24;

BB8_29:
bar.sync 0;
and.b32 %r325, %r16, 3;
sub.s32 %r40, %r283, %r325;
add.s32 %r327, %r40, 4;
mul.wide.u32 %rd136, %r327, 4;
add.s64 %rd138, %rd56, %rd136;
mul.wide.u32 %rd139, %r40, 4;
add.s64 %rd140, %rd56, %rd139;
ld.shared.u32 %r38, [%rd138];
ld.shared.u32 %r39, [%rd140];
setp.le.s32	%p25, %r39, %r38;
@%p25 bra BB8_31;

cvt.u64.u32	%rd141, %r40;
add.s64 %rd143, %rd59, %rd141;
ld.shared.u8 %rs26, [%rd143];
mov.u32 %r1388, 1;
setp.ne.s16	%p26, %rs26, 0;
@%p26 bra BB8_32;

BB8_31:
cvt.u64.u32	%rd144, %r327;
add.s64 %rd146, %rd59, %rd144;
ld.shared.u8 %rs27, [%rd146];
setp.eq.s16	%p27, %rs27, 0;
selp.u32	%r1388, 1, 0, %p27;

BB8_32:
bfe.u32 %r339, %r16, 2, 1;
setp.ne.s32	%p28, %r1388, %r339;
@%p28 bra BB8_34;

mul.wide.u32 %rd147, %r40, 8;
add.s64 %rd149, %rd58, %rd147;
mul.wide.u32 %rd150, %r327, 8;
add.s64 %rd151, %rd58, %rd150;
cvt.u64.u32	%rd152, %r40;
st.shared.u32 [%rd140], %r38;
cvt.u64.u32	%rd156, %r327;
st.shared.u32 [%rd138], %r39;
ld.shared.u64 %rd159, [%rd149];
ld.shared.u64 %rd160, [%rd151];
st.shared.u64 [%rd149], %rd160;
st.shared.u64 [%rd151], %rd159;
add.s64 %rd162, %rd59, %rd152;
ld.shared.u8 %rs28, [%rd162];
add.s64 %rd163, %rd59, %rd156;
ld.shared.u8 %rs29, [%rd163];
st.shared.u8 [%rd162], %rs29;
st.shared.u8 [%rd163], %rs28;

BB8_34:
bar.sync 0;
ld.shared.u32 %r43, [%rd90];
ld.shared.u32 %r44, [%rd92];
setp.le.s32	%p29, %r44, %r43;
@%p29 bra BB8_36;

cvt.u64.u32	%rd169, %r30;
add.s64 %rd171, %rd59, %rd169;
ld.shared.u8 %rs30, [%rd171];
mov.u32 %r1389, 1;
setp.ne.s16	%p30, %rs30, 0;
@%p30 bra BB8_37;

BB8_36:
cvt.u64.u32	%rd172, %r295;
add.s64 %rd174, %rd59, %rd172;
ld.shared.u8 %rs31, [%rd174];
setp.eq.s16	%p31, %rs31, 0;
selp.u32	%r1389, 1, 0, %p31;

BB8_37:
bfe.u32 %r362, %r16, 2, 1;
setp.ne.s32	%p32, %r1389, %r362;
@%p32 bra BB8_39;

cvt.u64.u32	%rd175, %r30;
st.shared.u32 [%rd92], %r43;
cvt.u64.u32	%rd179, %r295;
st.shared.u32 [%rd90], %r44;
mul.wide.u32 %rd182, %r30, 8;
add.s64 %rd184, %rd58, %rd182;
ld.shared.u64 %rd185, [%rd184];
mul.wide.u32 %rd186, %r295, 8;
add.s64 %rd187, %rd58, %rd186;
ld.shared.u64 %rd188, [%rd187];
st.shared.u64 [%rd184], %rd188;
st.shared.u64 [%rd187], %rd185;
add.s64 %rd190, %rd59, %rd175;
ld.shared.u8 %rs32, [%rd190];
add.s64 %rd191, %rd59, %rd179;
ld.shared.u8 %rs33, [%rd191];
st.shared.u8 [%rd190], %rs33;
st.shared.u8 [%rd191], %rs32;

BB8_39:
bar.sync 0;
ld.shared.u32 %r47, [%rd70+4];
ld.shared.u32 %r48, [%rd70];
setp.le.s32	%p33, %r48, %r47;
@%p33 bra BB8_41;

cvt.u64.u32	%rd195, %r283;
add.s64 %rd197, %rd59, %rd195;
ld.shared.u8 %rs34, [%rd197];
mov.u32 %r1390, 1;
setp.ne.s16	%p34, %rs34, 0;
@%p34 bra BB8_42;

BB8_41:
cvt.u64.u32	%rd198, %r283;
add.s64 %rd200, %rd59, %rd198;
ld.shared.u8 %rs35, [%rd200+1];
setp.eq.s16	%p35, %rs35, 0;
selp.u32	%r1390, 1, 0, %p35;

BB8_42:
bfe.u32 %r376, %r16, 2, 1;
setp.ne.s32	%p36, %r1390, %r376;
@%p36 bra BB8_44;

cvt.u64.u32	%rd201, %r283;
st.shared.u32 [%rd70], %r47;
st.shared.u32 [%rd70+4], %r48;
mul.wide.u32 %rd205, %r283, 8;
add.s64 %rd207, %rd58, %rd205;
ld.shared.u64 %rd208, [%rd207];
ld.shared.u64 %rd209, [%rd207+8];
st.shared.u64 [%rd207], %rd209;
st.shared.u64 [%rd207+8], %rd208;
add.s64 %rd211, %rd59, %rd201;
ld.shared.u8 %rs36, [%rd211];
ld.shared.u8 %rs37, [%rd211+1];
st.shared.u8 [%rd211], %rs37;
st.shared.u8 [%rd211+1], %rs36;

BB8_44:
bar.sync 0;
and.b32 %r379, %r16, 7;
sub.s32 %r54, %r283, %r379;
add.s32 %r381, %r54, 8;
mul.wide.u32 %rd212, %r381, 4;
add.s64 %rd214, %rd56, %rd212;
mul.wide.u32 %rd215, %r54, 4;
add.s64 %rd216, %rd56, %rd215;
ld.shared.u32 %r52, [%rd214];
ld.shared.u32 %r53, [%rd216];
setp.le.s32	%p37, %r53, %r52;
@%p37 bra BB8_46;

cvt.u64.u32	%rd217, %r54;
add.s64 %rd219, %rd59, %rd217;
ld.shared.u8 %rs38, [%rd219];
mov.u32 %r1391, 1;
setp.ne.s16	%p38, %rs38, 0;
@%p38 bra BB8_47;

BB8_46:
cvt.u64.u32	%rd220, %r381;
add.s64 %rd222, %rd59, %rd220;
ld.shared.u8 %rs39, [%rd222];
setp.eq.s16	%p39, %rs39, 0;
selp.u32	%r1391, 1, 0, %p39;

BB8_47:
bfe.u32 %r393, %r16, 3, 1;
setp.ne.s32	%p40, %r1391, %r393;
@%p40 bra BB8_49;

mul.wide.u32 %rd223, %r54, 8;
add.s64 %rd225, %rd58, %rd223;
mul.wide.u32 %rd226, %r381, 8;
add.s64 %rd227, %rd58, %rd226;
cvt.u64.u32	%rd228, %r54;
st.shared.u32 [%rd216], %r52;
cvt.u64.u32	%rd232, %r381;
st.shared.u32 [%rd214], %r53;
ld.shared.u64 %rd235, [%rd225];
ld.shared.u64 %rd236, [%rd227];
st.shared.u64 [%rd225], %rd236;
st.shared.u64 [%rd227], %rd235;
add.s64 %rd238, %rd59, %rd228;
ld.shared.u8 %rs40, [%rd238];
add.s64 %rd239, %rd59, %rd232;
ld.shared.u8 %rs41, [%rd239];
st.shared.u8 [%rd238], %rs41;
st.shared.u8 [%rd239], %rs40;

BB8_49:
bar.sync 0;
ld.shared.u32 %r57, [%rd138];
ld.shared.u32 %r58, [%rd140];
setp.le.s32	%p41, %r58, %r57;
@%p41 bra BB8_51;

cvt.u64.u32	%rd245, %r40;
add.s64 %rd247, %rd59, %rd245;
ld.shared.u8 %rs42, [%rd247];
mov.u32 %r1392, 1;
setp.ne.s16	%p42, %rs42, 0;
@%p42 bra BB8_52;

BB8_51:
cvt.u64.u32	%rd248, %r327;
add.s64 %rd250, %rd59, %rd248;
ld.shared.u8 %rs43, [%rd250];
setp.eq.s16	%p43, %rs43, 0;
selp.u32	%r1392, 1, 0, %p43;

BB8_52:
bfe.u32 %r416, %r16, 3, 1;
setp.ne.s32	%p44, %r1392, %r416;
@%p44 bra BB8_54;

cvt.u64.u32	%rd251, %r40;
st.shared.u32 [%rd140], %r57;
cvt.u64.u32	%rd255, %r327;
st.shared.u32 [%rd138], %r58;
mul.wide.u32 %rd258, %r40, 8;
add.s64 %rd260, %rd58, %rd258;
ld.shared.u64 %rd261, [%rd260];
mul.wide.u32 %rd262, %r327, 8;
add.s64 %rd263, %rd58, %rd262;
ld.shared.u64 %rd264, [%rd263];
st.shared.u64 [%rd260], %rd264;
st.shared.u64 [%rd263], %rd261;
add.s64 %rd266, %rd59, %rd251;
ld.shared.u8 %rs44, [%rd266];
add.s64 %rd267, %rd59, %rd255;
ld.shared.u8 %rs45, [%rd267];
st.shared.u8 [%rd266], %rs45;
st.shared.u8 [%rd267], %rs44;

BB8_54:
bar.sync 0;
ld.shared.u32 %r61, [%rd90];
ld.shared.u32 %r62, [%rd92];
setp.le.s32	%p45, %r62, %r61;
@%p45 bra BB8_56;

cvt.u64.u32	%rd273, %r30;
add.s64 %rd275, %rd59, %rd273;
ld.shared.u8 %rs46, [%rd275];
mov.u32 %r1393, 1;
setp.ne.s16	%p46, %rs46, 0;
@%p46 bra BB8_57;

BB8_56:
cvt.u64.u32	%rd276, %r295;
add.s64 %rd278, %rd59, %rd276;
ld.shared.u8 %rs47, [%rd278];
setp.eq.s16	%p47, %rs47, 0;
selp.u32	%r1393, 1, 0, %p47;

BB8_57:
bfe.u32 %r438, %r16, 3, 1;
setp.ne.s32	%p48, %r1393, %r438;
@%p48 bra BB8_59;

cvt.u64.u32	%rd279, %r30;
st.shared.u32 [%rd92], %r61;
cvt.u64.u32	%rd283, %r295;
st.shared.u32 [%rd90], %r62;
mul.wide.u32 %rd286, %r30, 8;
add.s64 %rd288, %rd58, %rd286;
ld.shared.u64 %rd289, [%rd288];
mul.wide.u32 %rd290, %r295, 8;
add.s64 %rd291, %rd58, %rd290;
ld.shared.u64 %rd292, [%rd291];
st.shared.u64 [%rd288], %rd292;
st.shared.u64 [%rd291], %rd289;
add.s64 %rd294, %rd59, %rd279;
ld.shared.u8 %rs48, [%rd294];
add.s64 %rd295, %rd59, %rd283;
ld.shared.u8 %rs49, [%rd295];
st.shared.u8 [%rd294], %rs49;
st.shared.u8 [%rd295], %rs48;

BB8_59:
bar.sync 0;
ld.shared.u32 %r65, [%rd70+4];
ld.shared.u32 %r66, [%rd70];
setp.le.s32	%p49, %r66, %r65;
@%p49 bra BB8_61;

cvt.u64.u32	%rd299, %r283;
add.s64 %rd301, %rd59, %rd299;
ld.shared.u8 %rs50, [%rd301];
mov.u32 %r1394, 1;
setp.ne.s16	%p50, %rs50, 0;
@%p50 bra BB8_62;

BB8_61:
cvt.u64.u32	%rd302, %r283;
add.s64 %rd304, %rd59, %rd302;
ld.shared.u8 %rs51, [%rd304+1];
setp.eq.s16	%p51, %rs51, 0;
selp.u32	%r1394, 1, 0, %p51;

BB8_62:
bfe.u32 %r452, %r16, 3, 1;
setp.ne.s32	%p52, %r1394, %r452;
@%p52 bra BB8_64;

cvt.u64.u32	%rd305, %r283;
st.shared.u32 [%rd70], %r65;
st.shared.u32 [%rd70+4], %r66;
mul.wide.u32 %rd309, %r283, 8;
add.s64 %rd311, %rd58, %rd309;
ld.shared.u64 %rd312, [%rd311];
ld.shared.u64 %rd313, [%rd311+8];
st.shared.u64 [%rd311], %rd313;
st.shared.u64 [%rd311+8], %rd312;
add.s64 %rd315, %rd59, %rd305;
ld.shared.u8 %rs52, [%rd315];
ld.shared.u8 %rs53, [%rd315+1];
st.shared.u8 [%rd315], %rs53;
st.shared.u8 [%rd315+1], %rs52;

BB8_64:
bar.sync 0;
and.b32 %r455, %r16, 15;
sub.s32 %r72, %r283, %r455;
add.s32 %r457, %r72, 16;
mul.wide.u32 %rd316, %r457, 4;
add.s64 %rd318, %rd56, %rd316;
mul.wide.u32 %rd319, %r72, 4;
add.s64 %rd320, %rd56, %rd319;
ld.shared.u32 %r70, [%rd318];
ld.shared.u32 %r71, [%rd320];
setp.le.s32	%p53, %r71, %r70;
@%p53 bra BB8_66;

cvt.u64.u32	%rd321, %r72;
add.s64 %rd323, %rd59, %rd321;
ld.shared.u8 %rs54, [%rd323];
mov.u32 %r1395, 1;
setp.ne.s16	%p54, %rs54, 0;
@%p54 bra BB8_67;

BB8_66:
cvt.u64.u32	%rd324, %r457;
add.s64 %rd326, %rd59, %rd324;
ld.shared.u8 %rs55, [%rd326];
setp.eq.s16	%p55, %rs55, 0;
selp.u32	%r1395, 1, 0, %p55;

BB8_67:
bfe.u32 %r469, %r16, 4, 1;
setp.ne.s32	%p56, %r1395, %r469;
@%p56 bra BB8_69;

mul.wide.u32 %rd327, %r72, 8;
add.s64 %rd329, %rd58, %rd327;
mul.wide.u32 %rd330, %r457, 8;
add.s64 %rd331, %rd58, %rd330;
cvt.u64.u32	%rd332, %r72;
st.shared.u32 [%rd320], %r70;
cvt.u64.u32	%rd336, %r457;
st.shared.u32 [%rd318], %r71;
ld.shared.u64 %rd339, [%rd329];
ld.shared.u64 %rd340, [%rd331];
st.shared.u64 [%rd329], %rd340;
st.shared.u64 [%rd331], %rd339;
add.s64 %rd342, %rd59, %rd332;
ld.shared.u8 %rs56, [%rd342];
add.s64 %rd343, %rd59, %rd336;
ld.shared.u8 %rs57, [%rd343];
st.shared.u8 [%rd342], %rs57;
st.shared.u8 [%rd343], %rs56;

BB8_69:
bar.sync 0;
ld.shared.u32 %r75, [%rd214];
ld.shared.u32 %r76, [%rd216];
setp.le.s32	%p57, %r76, %r75;
@%p57 bra BB8_71;

cvt.u64.u32	%rd349, %r54;
add.s64 %rd351, %rd59, %rd349;
ld.shared.u8 %rs58, [%rd351];
mov.u32 %r1396, 1;
setp.ne.s16	%p58, %rs58, 0;
@%p58 bra BB8_72;

BB8_71:
cvt.u64.u32	%rd352, %r381;
add.s64 %rd354, %rd59, %rd352;
ld.shared.u8 %rs59, [%rd354];
setp.eq.s16	%p59, %rs59, 0;
selp.u32	%r1396, 1, 0, %p59;

BB8_72:
bfe.u32 %r492, %r16, 4, 1;
setp.ne.s32	%p60, %r1396, %r492;
@%p60 bra BB8_74;

cvt.u64.u32	%rd355, %r54;
st.shared.u32 [%rd216], %r75;
cvt.u64.u32	%rd359, %r381;
st.shared.u32 [%rd214], %r76;
mul.wide.u32 %rd362, %r54, 8;
add.s64 %rd364, %rd58, %rd362;
ld.shared.u64 %rd365, [%rd364];
mul.wide.u32 %rd366, %r381, 8;
add.s64 %rd367, %rd58, %rd366;
ld.shared.u64 %rd368, [%rd367];
st.shared.u64 [%rd364], %rd368;
st.shared.u64 [%rd367], %rd365;
add.s64 %rd370, %rd59, %rd355;
ld.shared.u8 %rs60, [%rd370];
add.s64 %rd371, %rd59, %rd359;
ld.shared.u8 %rs61, [%rd371];
st.shared.u8 [%rd370], %rs61;
st.shared.u8 [%rd371], %rs60;

BB8_74:
bar.sync 0;
ld.shared.u32 %r79, [%rd138];
ld.shared.u32 %r80, [%rd140];
setp.le.s32	%p61, %r80, %r79;
@%p61 bra BB8_76;

cvt.u64.u32	%rd377, %r40;
add.s64 %rd379, %rd59, %rd377;
ld.shared.u8 %rs62, [%rd379];
mov.u32 %r1397, 1;
setp.ne.s16	%p62, %rs62, 0;
@%p62 bra BB8_77;

BB8_76:
cvt.u64.u32	%rd380, %r327;
add.s64 %rd382, %rd59, %rd380;
ld.shared.u8 %rs63, [%rd382];
setp.eq.s16	%p63, %rs63, 0;
selp.u32	%r1397, 1, 0, %p63;

BB8_77:
bfe.u32 %r514, %r16, 4, 1;
setp.ne.s32	%p64, %r1397, %r514;
@%p64 bra BB8_79;

cvt.u64.u32	%rd383, %r40;
st.shared.u32 [%rd140], %r79;
cvt.u64.u32	%rd387, %r327;
st.shared.u32 [%rd138], %r80;
mul.wide.u32 %rd390, %r40, 8;
add.s64 %rd392, %rd58, %rd390;
ld.shared.u64 %rd393, [%rd392];
mul.wide.u32 %rd394, %r327, 8;
add.s64 %rd395, %rd58, %rd394;
ld.shared.u64 %rd396, [%rd395];
st.shared.u64 [%rd392], %rd396;
st.shared.u64 [%rd395], %rd393;
add.s64 %rd398, %rd59, %rd383;
ld.shared.u8 %rs64, [%rd398];
add.s64 %rd399, %rd59, %rd387;
ld.shared.u8 %rs65, [%rd399];
st.shared.u8 [%rd398], %rs65;
st.shared.u8 [%rd399], %rs64;

BB8_79:
bar.sync 0;
ld.shared.u32 %r83, [%rd90];
ld.shared.u32 %r84, [%rd92];
setp.le.s32	%p65, %r84, %r83;
@%p65 bra BB8_81;

cvt.u64.u32	%rd405, %r30;
add.s64 %rd407, %rd59, %rd405;
ld.shared.u8 %rs66, [%rd407];
mov.u32 %r1398, 1;
setp.ne.s16	%p66, %rs66, 0;
@%p66 bra BB8_82;

BB8_81:
cvt.u64.u32	%rd408, %r295;
add.s64 %rd410, %rd59, %rd408;
ld.shared.u8 %rs67, [%rd410];
setp.eq.s16	%p67, %rs67, 0;
selp.u32	%r1398, 1, 0, %p67;

BB8_82:
bfe.u32 %r536, %r16, 4, 1;
setp.ne.s32	%p68, %r1398, %r536;
@%p68 bra BB8_84;

cvt.u64.u32	%rd411, %r30;
st.shared.u32 [%rd92], %r83;
cvt.u64.u32	%rd415, %r295;
st.shared.u32 [%rd90], %r84;
mul.wide.u32 %rd418, %r30, 8;
add.s64 %rd420, %rd58, %rd418;
ld.shared.u64 %rd421, [%rd420];
mul.wide.u32 %rd422, %r295, 8;
add.s64 %rd423, %rd58, %rd422;
ld.shared.u64 %rd424, [%rd423];
st.shared.u64 [%rd420], %rd424;
st.shared.u64 [%rd423], %rd421;
add.s64 %rd426, %rd59, %rd411;
ld.shared.u8 %rs68, [%rd426];
add.s64 %rd427, %rd59, %rd415;
ld.shared.u8 %rs69, [%rd427];
st.shared.u8 [%rd426], %rs69;
st.shared.u8 [%rd427], %rs68;

BB8_84:
bar.sync 0;
ld.shared.u32 %r87, [%rd70+4];
ld.shared.u32 %r88, [%rd70];
setp.le.s32	%p69, %r88, %r87;
@%p69 bra BB8_86;

cvt.u64.u32	%rd431, %r283;
add.s64 %rd433, %rd59, %rd431;
ld.shared.u8 %rs70, [%rd433];
mov.u32 %r1399, 1;
setp.ne.s16	%p70, %rs70, 0;
@%p70 bra BB8_87;

BB8_86:
cvt.u64.u32	%rd434, %r283;
add.s64 %rd436, %rd59, %rd434;
ld.shared.u8 %rs71, [%rd436+1];
setp.eq.s16	%p71, %rs71, 0;
selp.u32	%r1399, 1, 0, %p71;

BB8_87:
bfe.u32 %r550, %r16, 4, 1;
setp.ne.s32	%p72, %r1399, %r550;
@%p72 bra BB8_89;

cvt.u64.u32	%rd437, %r283;
st.shared.u32 [%rd70], %r87;
st.shared.u32 [%rd70+4], %r88;
mul.wide.u32 %rd441, %r283, 8;
add.s64 %rd443, %rd58, %rd441;
ld.shared.u64 %rd444, [%rd443];
ld.shared.u64 %rd445, [%rd443+8];
st.shared.u64 [%rd443], %rd445;
st.shared.u64 [%rd443+8], %rd444;
add.s64 %rd447, %rd59, %rd437;
ld.shared.u8 %rs72, [%rd447];
ld.shared.u8 %rs73, [%rd447+1];
st.shared.u8 [%rd447], %rs73;
st.shared.u8 [%rd447+1], %rs72;

BB8_89:
bar.sync 0;
and.b32 %r553, %r16, 31;
sub.s32 %r94, %r283, %r553;
add.s32 %r555, %r94, 32;
mul.wide.u32 %rd448, %r555, 4;
add.s64 %rd450, %rd56, %rd448;
mul.wide.u32 %rd451, %r94, 4;
add.s64 %rd452, %rd56, %rd451;
ld.shared.u32 %r92, [%rd450];
ld.shared.u32 %r93, [%rd452];
setp.le.s32	%p73, %r93, %r92;
@%p73 bra BB8_91;

cvt.u64.u32	%rd453, %r94;
add.s64 %rd455, %rd59, %rd453;
ld.shared.u8 %rs74, [%rd455];
mov.u32 %r1400, 1;
setp.ne.s16	%p74, %rs74, 0;
@%p74 bra BB8_92;

BB8_91:
cvt.u64.u32	%rd456, %r555;
add.s64 %rd458, %rd59, %rd456;
ld.shared.u8 %rs75, [%rd458];
setp.eq.s16	%p75, %rs75, 0;
selp.u32	%r1400, 1, 0, %p75;

BB8_92:
bfe.u32 %r567, %r16, 5, 1;
setp.ne.s32	%p76, %r1400, %r567;
@%p76 bra BB8_94;

mul.wide.u32 %rd459, %r94, 8;
add.s64 %rd461, %rd58, %rd459;
mul.wide.u32 %rd462, %r555, 8;
add.s64 %rd463, %rd58, %rd462;
cvt.u64.u32	%rd464, %r94;
st.shared.u32 [%rd452], %r92;
cvt.u64.u32	%rd468, %r555;
st.shared.u32 [%rd450], %r93;
ld.shared.u64 %rd471, [%rd461];
ld.shared.u64 %rd472, [%rd463];
st.shared.u64 [%rd461], %rd472;
st.shared.u64 [%rd463], %rd471;
add.s64 %rd474, %rd59, %rd464;
ld.shared.u8 %rs76, [%rd474];
add.s64 %rd475, %rd59, %rd468;
ld.shared.u8 %rs77, [%rd475];
st.shared.u8 [%rd474], %rs77;
st.shared.u8 [%rd475], %rs76;

BB8_94:
bar.sync 0;
ld.shared.u32 %r97, [%rd318];
ld.shared.u32 %r98, [%rd320];
setp.le.s32	%p77, %r98, %r97;
@%p77 bra BB8_96;

cvt.u64.u32	%rd481, %r72;
add.s64 %rd483, %rd59, %rd481;
ld.shared.u8 %rs78, [%rd483];
mov.u32 %r1401, 1;
setp.ne.s16	%p78, %rs78, 0;
@%p78 bra BB8_97;

BB8_96:
cvt.u64.u32	%rd484, %r457;
add.s64 %rd486, %rd59, %rd484;
ld.shared.u8 %rs79, [%rd486];
setp.eq.s16	%p79, %rs79, 0;
selp.u32	%r1401, 1, 0, %p79;

BB8_97:
bfe.u32 %r590, %r16, 5, 1;
setp.ne.s32	%p80, %r1401, %r590;
@%p80 bra BB8_99;

cvt.u64.u32	%rd487, %r72;
st.shared.u32 [%rd320], %r97;
cvt.u64.u32	%rd491, %r457;
st.shared.u32 [%rd318], %r98;
mul.wide.u32 %rd494, %r72, 8;
add.s64 %rd496, %rd58, %rd494;
ld.shared.u64 %rd497, [%rd496];
mul.wide.u32 %rd498, %r457, 8;
add.s64 %rd499, %rd58, %rd498;
ld.shared.u64 %rd500, [%rd499];
st.shared.u64 [%rd496], %rd500;
st.shared.u64 [%rd499], %rd497;
add.s64 %rd502, %rd59, %rd487;
ld.shared.u8 %rs80, [%rd502];
add.s64 %rd503, %rd59, %rd491;
ld.shared.u8 %rs81, [%rd503];
st.shared.u8 [%rd502], %rs81;
st.shared.u8 [%rd503], %rs80;

BB8_99:
bar.sync 0;
ld.shared.u32 %r101, [%rd214];
ld.shared.u32 %r102, [%rd216];
setp.le.s32	%p81, %r102, %r101;
@%p81 bra BB8_101;

cvt.u64.u32	%rd509, %r54;
add.s64 %rd511, %rd59, %rd509;
ld.shared.u8 %rs82, [%rd511];
mov.u32 %r1402, 1;
setp.ne.s16	%p82, %rs82, 0;
@%p82 bra BB8_102;

BB8_101:
cvt.u64.u32	%rd512, %r381;
add.s64 %rd514, %rd59, %rd512;
ld.shared.u8 %rs83, [%rd514];
setp.eq.s16	%p83, %rs83, 0;
selp.u32	%r1402, 1, 0, %p83;

BB8_102:
bfe.u32 %r612, %r16, 5, 1;
setp.ne.s32	%p84, %r1402, %r612;
@%p84 bra BB8_104;

cvt.u64.u32	%rd515, %r54;
st.shared.u32 [%rd216], %r101;
cvt.u64.u32	%rd519, %r381;
st.shared.u32 [%rd214], %r102;
mul.wide.u32 %rd522, %r54, 8;
add.s64 %rd524, %rd58, %rd522;
ld.shared.u64 %rd525, [%rd524];
mul.wide.u32 %rd526, %r381, 8;
add.s64 %rd527, %rd58, %rd526;
ld.shared.u64 %rd528, [%rd527];
st.shared.u64 [%rd524], %rd528;
st.shared.u64 [%rd527], %rd525;
add.s64 %rd530, %rd59, %rd515;
ld.shared.u8 %rs84, [%rd530];
add.s64 %rd531, %rd59, %rd519;
ld.shared.u8 %rs85, [%rd531];
st.shared.u8 [%rd530], %rs85;
st.shared.u8 [%rd531], %rs84;

BB8_104:
bar.sync 0;
ld.shared.u32 %r105, [%rd138];
ld.shared.u32 %r106, [%rd140];
setp.le.s32	%p85, %r106, %r105;
@%p85 bra BB8_106;

cvt.u64.u32	%rd537, %r40;
add.s64 %rd539, %rd59, %rd537;
ld.shared.u8 %rs86, [%rd539];
mov.u32 %r1403, 1;
setp.ne.s16	%p86, %rs86, 0;
@%p86 bra BB8_107;

BB8_106:
cvt.u64.u32	%rd540, %r327;
add.s64 %rd542, %rd59, %rd540;
ld.shared.u8 %rs87, [%rd542];
setp.eq.s16	%p87, %rs87, 0;
selp.u32	%r1403, 1, 0, %p87;

BB8_107:
bfe.u32 %r634, %r16, 5, 1;
setp.ne.s32	%p88, %r1403, %r634;
@%p88 bra BB8_109;

cvt.u64.u32	%rd543, %r40;
st.shared.u32 [%rd140], %r105;
cvt.u64.u32	%rd547, %r327;
st.shared.u32 [%rd138], %r106;
mul.wide.u32 %rd550, %r40, 8;
add.s64 %rd552, %rd58, %rd550;
ld.shared.u64 %rd553, [%rd552];
mul.wide.u32 %rd554, %r327, 8;
add.s64 %rd555, %rd58, %rd554;
ld.shared.u64 %rd556, [%rd555];
st.shared.u64 [%rd552], %rd556;
st.shared.u64 [%rd555], %rd553;
add.s64 %rd558, %rd59, %rd543;
ld.shared.u8 %rs88, [%rd558];
add.s64 %rd559, %rd59, %rd547;
ld.shared.u8 %rs89, [%rd559];
st.shared.u8 [%rd558], %rs89;
st.shared.u8 [%rd559], %rs88;

BB8_109:
bar.sync 0;
ld.shared.u32 %r109, [%rd90];
ld.shared.u32 %r110, [%rd92];
setp.le.s32	%p89, %r110, %r109;
@%p89 bra BB8_111;

cvt.u64.u32	%rd565, %r30;
add.s64 %rd567, %rd59, %rd565;
ld.shared.u8 %rs90, [%rd567];
mov.u32 %r1404, 1;
setp.ne.s16	%p90, %rs90, 0;
@%p90 bra BB8_112;

BB8_111:
cvt.u64.u32	%rd568, %r295;
add.s64 %rd570, %rd59, %rd568;
ld.shared.u8 %rs91, [%rd570];
setp.eq.s16	%p91, %rs91, 0;
selp.u32	%r1404, 1, 0, %p91;

BB8_112:
bfe.u32 %r656, %r16, 5, 1;
setp.ne.s32	%p92, %r1404, %r656;
@%p92 bra BB8_114;

cvt.u64.u32	%rd571, %r30;
st.shared.u32 [%rd92], %r109;
cvt.u64.u32	%rd575, %r295;
st.shared.u32 [%rd90], %r110;
mul.wide.u32 %rd578, %r30, 8;
add.s64 %rd580, %rd58, %rd578;
ld.shared.u64 %rd581, [%rd580];
mul.wide.u32 %rd582, %r295, 8;
add.s64 %rd583, %rd58, %rd582;
ld.shared.u64 %rd584, [%rd583];
st.shared.u64 [%rd580], %rd584;
st.shared.u64 [%rd583], %rd581;
add.s64 %rd586, %rd59, %rd571;
ld.shared.u8 %rs92, [%rd586];
add.s64 %rd587, %rd59, %rd575;
ld.shared.u8 %rs93, [%rd587];
st.shared.u8 [%rd586], %rs93;
st.shared.u8 [%rd587], %rs92;

BB8_114:
bar.sync 0;
ld.shared.u32 %r113, [%rd70+4];
ld.shared.u32 %r114, [%rd70];
setp.le.s32	%p93, %r114, %r113;
@%p93 bra BB8_116;

cvt.u64.u32	%rd591, %r283;
add.s64 %rd593, %rd59, %rd591;
ld.shared.u8 %rs94, [%rd593];
mov.u32 %r1405, 1;
setp.ne.s16	%p94, %rs94, 0;
@%p94 bra BB8_117;

BB8_116:
cvt.u64.u32	%rd594, %r283;
add.s64 %rd596, %rd59, %rd594;
ld.shared.u8 %rs95, [%rd596+1];
setp.eq.s16	%p95, %rs95, 0;
selp.u32	%r1405, 1, 0, %p95;

BB8_117:
bfe.u32 %r670, %r16, 5, 1;
setp.ne.s32	%p96, %r1405, %r670;
@%p96 bra BB8_119;

cvt.u64.u32	%rd597, %r283;
st.shared.u32 [%rd70], %r113;
st.shared.u32 [%rd70+4], %r114;
mul.wide.u32 %rd601, %r283, 8;
add.s64 %rd603, %rd58, %rd601;
ld.shared.u64 %rd604, [%rd603];
ld.shared.u64 %rd605, [%rd603+8];
st.shared.u64 [%rd603], %rd605;
st.shared.u64 [%rd603+8], %rd604;
add.s64 %rd607, %rd59, %rd597;
ld.shared.u8 %rs96, [%rd607];
ld.shared.u8 %rs97, [%rd607+1];
st.shared.u8 [%rd607], %rs97;
st.shared.u8 [%rd607+1], %rs96;

BB8_119:
bar.sync 0;
and.b32 %r673, %r16, 63;
sub.s32 %r120, %r283, %r673;
add.s32 %r675, %r120, 64;
mul.wide.u32 %rd608, %r675, 4;
add.s64 %rd610, %rd56, %rd608;
mul.wide.u32 %rd611, %r120, 4;
add.s64 %rd612, %rd56, %rd611;
ld.shared.u32 %r118, [%rd610];
ld.shared.u32 %r119, [%rd612];
setp.le.s32	%p97, %r119, %r118;
@%p97 bra BB8_121;

cvt.u64.u32	%rd613, %r120;
add.s64 %rd615, %rd59, %rd613;
ld.shared.u8 %rs98, [%rd615];
mov.u32 %r1406, 1;
setp.ne.s16	%p98, %rs98, 0;
@%p98 bra BB8_122;

BB8_121:
cvt.u64.u32	%rd616, %r675;
add.s64 %rd618, %rd59, %rd616;
ld.shared.u8 %rs99, [%rd618];
setp.eq.s16	%p99, %rs99, 0;
selp.u32	%r1406, 1, 0, %p99;

BB8_122:
bfe.u32 %r687, %r16, 6, 1;
setp.ne.s32	%p100, %r1406, %r687;
@%p100 bra BB8_124;

mul.wide.u32 %rd619, %r120, 8;
add.s64 %rd621, %rd58, %rd619;
mul.wide.u32 %rd622, %r675, 8;
add.s64 %rd623, %rd58, %rd622;
cvt.u64.u32	%rd624, %r120;
st.shared.u32 [%rd612], %r118;
cvt.u64.u32	%rd628, %r675;
st.shared.u32 [%rd610], %r119;
ld.shared.u64 %rd631, [%rd621];
ld.shared.u64 %rd632, [%rd623];
st.shared.u64 [%rd621], %rd632;
st.shared.u64 [%rd623], %rd631;
add.s64 %rd634, %rd59, %rd624;
ld.shared.u8 %rs100, [%rd634];
add.s64 %rd635, %rd59, %rd628;
ld.shared.u8 %rs101, [%rd635];
st.shared.u8 [%rd634], %rs101;
st.shared.u8 [%rd635], %rs100;

BB8_124:
bar.sync 0;
ld.shared.u32 %r123, [%rd450];
ld.shared.u32 %r124, [%rd452];
setp.le.s32	%p101, %r124, %r123;
@%p101 bra BB8_126;

cvt.u64.u32	%rd641, %r94;
add.s64 %rd643, %rd59, %rd641;
ld.shared.u8 %rs102, [%rd643];
mov.u32 %r1407, 1;
setp.ne.s16	%p102, %rs102, 0;
@%p102 bra BB8_127;

BB8_126:
cvt.u64.u32	%rd644, %r555;
add.s64 %rd646, %rd59, %rd644;
ld.shared.u8 %rs103, [%rd646];
setp.eq.s16	%p103, %rs103, 0;
selp.u32	%r1407, 1, 0, %p103;

BB8_127:
bfe.u32 %r710, %r16, 6, 1;
setp.ne.s32	%p104, %r1407, %r710;
@%p104 bra BB8_129;

cvt.u64.u32	%rd647, %r94;
st.shared.u32 [%rd452], %r123;
cvt.u64.u32	%rd651, %r555;
st.shared.u32 [%rd450], %r124;
mul.wide.u32 %rd654, %r94, 8;
add.s64 %rd656, %rd58, %rd654;
ld.shared.u64 %rd657, [%rd656];
mul.wide.u32 %rd658, %r555, 8;
add.s64 %rd659, %rd58, %rd658;
ld.shared.u64 %rd660, [%rd659];
st.shared.u64 [%rd656], %rd660;
st.shared.u64 [%rd659], %rd657;
add.s64 %rd662, %rd59, %rd647;
ld.shared.u8 %rs104, [%rd662];
add.s64 %rd663, %rd59, %rd651;
ld.shared.u8 %rs105, [%rd663];
st.shared.u8 [%rd662], %rs105;
st.shared.u8 [%rd663], %rs104;

BB8_129:
bar.sync 0;
ld.shared.u32 %r127, [%rd318];
ld.shared.u32 %r128, [%rd320];
setp.le.s32	%p105, %r128, %r127;
@%p105 bra BB8_131;

cvt.u64.u32	%rd669, %r72;
add.s64 %rd671, %rd59, %rd669;
ld.shared.u8 %rs106, [%rd671];
mov.u32 %r1408, 1;
setp.ne.s16	%p106, %rs106, 0;
@%p106 bra BB8_132;

BB8_131:
cvt.u64.u32	%rd672, %r457;
add.s64 %rd674, %rd59, %rd672;
ld.shared.u8 %rs107, [%rd674];
setp.eq.s16	%p107, %rs107, 0;
selp.u32	%r1408, 1, 0, %p107;

BB8_132:
bfe.u32 %r732, %r16, 6, 1;
setp.ne.s32	%p108, %r1408, %r732;
@%p108 bra BB8_134;

cvt.u64.u32	%rd675, %r72;
st.shared.u32 [%rd320], %r127;
cvt.u64.u32	%rd679, %r457;
st.shared.u32 [%rd318], %r128;
mul.wide.u32 %rd682, %r72, 8;
add.s64 %rd684, %rd58, %rd682;
ld.shared.u64 %rd685, [%rd684];
mul.wide.u32 %rd686, %r457, 8;
add.s64 %rd687, %rd58, %rd686;
ld.shared.u64 %rd688, [%rd687];
st.shared.u64 [%rd684], %rd688;
st.shared.u64 [%rd687], %rd685;
add.s64 %rd690, %rd59, %rd675;
ld.shared.u8 %rs108, [%rd690];
add.s64 %rd691, %rd59, %rd679;
ld.shared.u8 %rs109, [%rd691];
st.shared.u8 [%rd690], %rs109;
st.shared.u8 [%rd691], %rs108;

BB8_134:
bar.sync 0;
ld.shared.u32 %r131, [%rd214];
ld.shared.u32 %r132, [%rd216];
setp.le.s32	%p109, %r132, %r131;
@%p109 bra BB8_136;

cvt.u64.u32	%rd697, %r54;
add.s64 %rd699, %rd59, %rd697;
ld.shared.u8 %rs110, [%rd699];
mov.u32 %r1409, 1;
setp.ne.s16	%p110, %rs110, 0;
@%p110 bra BB8_137;

BB8_136:
cvt.u64.u32	%rd700, %r381;
add.s64 %rd702, %rd59, %rd700;
ld.shared.u8 %rs111, [%rd702];
setp.eq.s16	%p111, %rs111, 0;
selp.u32	%r1409, 1, 0, %p111;

BB8_137:
bfe.u32 %r754, %r16, 6, 1;
setp.ne.s32	%p112, %r1409, %r754;
@%p112 bra BB8_139;

cvt.u64.u32	%rd703, %r54;
st.shared.u32 [%rd216], %r131;
cvt.u64.u32	%rd707, %r381;
st.shared.u32 [%rd214], %r132;
mul.wide.u32 %rd710, %r54, 8;
add.s64 %rd712, %rd58, %rd710;
ld.shared.u64 %rd713, [%rd712];
mul.wide.u32 %rd714, %r381, 8;
add.s64 %rd715, %rd58, %rd714;
ld.shared.u64 %rd716, [%rd715];
st.shared.u64 [%rd712], %rd716;
st.shared.u64 [%rd715], %rd713;
add.s64 %rd718, %rd59, %rd703;
ld.shared.u8 %rs112, [%rd718];
add.s64 %rd719, %rd59, %rd707;
ld.shared.u8 %rs113, [%rd719];
st.shared.u8 [%rd718], %rs113;
st.shared.u8 [%rd719], %rs112;

BB8_139:
bar.sync 0;
ld.shared.u32 %r135, [%rd138];
ld.shared.u32 %r136, [%rd140];
setp.le.s32	%p113, %r136, %r135;
@%p113 bra BB8_141;

cvt.u64.u32	%rd725, %r40;
add.s64 %rd727, %rd59, %rd725;
ld.shared.u8 %rs114, [%rd727];
mov.u32 %r1410, 1;
setp.ne.s16	%p114, %rs114, 0;
@%p114 bra BB8_142;

BB8_141:
cvt.u64.u32	%rd728, %r327;
add.s64 %rd730, %rd59, %rd728;
ld.shared.u8 %rs115, [%rd730];
setp.eq.s16	%p115, %rs115, 0;
selp.u32	%r1410, 1, 0, %p115;

BB8_142:
bfe.u32 %r776, %r16, 6, 1;
setp.ne.s32	%p116, %r1410, %r776;
@%p116 bra BB8_144;

cvt.u64.u32	%rd731, %r40;
st.shared.u32 [%rd140], %r135;
cvt.u64.u32	%rd735, %r327;
st.shared.u32 [%rd138], %r136;
mul.wide.u32 %rd738, %r40, 8;
add.s64 %rd740, %rd58, %rd738;
ld.shared.u64 %rd741, [%rd740];
mul.wide.u32 %rd742, %r327, 8;
add.s64 %rd743, %rd58, %rd742;
ld.shared.u64 %rd744, [%rd743];
st.shared.u64 [%rd740], %rd744;
st.shared.u64 [%rd743], %rd741;
add.s64 %rd746, %rd59, %rd731;
ld.shared.u8 %rs116, [%rd746];
add.s64 %rd747, %rd59, %rd735;
ld.shared.u8 %rs117, [%rd747];
st.shared.u8 [%rd746], %rs117;
st.shared.u8 [%rd747], %rs116;

BB8_144:
bar.sync 0;
ld.shared.u32 %r139, [%rd90];
ld.shared.u32 %r140, [%rd92];
setp.le.s32	%p117, %r140, %r139;
@%p117 bra BB8_146;

cvt.u64.u32	%rd753, %r30;
add.s64 %rd755, %rd59, %rd753;
ld.shared.u8 %rs118, [%rd755];
mov.u32 %r1411, 1;
setp.ne.s16	%p118, %rs118, 0;
@%p118 bra BB8_147;

BB8_146:
cvt.u64.u32	%rd756, %r295;
add.s64 %rd758, %rd59, %rd756;
ld.shared.u8 %rs119, [%rd758];
setp.eq.s16	%p119, %rs119, 0;
selp.u32	%r1411, 1, 0, %p119;

BB8_147:
bfe.u32 %r798, %r16, 6, 1;
setp.ne.s32	%p120, %r1411, %r798;
@%p120 bra BB8_149;

cvt.u64.u32	%rd759, %r30;
st.shared.u32 [%rd92], %r139;
cvt.u64.u32	%rd763, %r295;
st.shared.u32 [%rd90], %r140;
mul.wide.u32 %rd766, %r30, 8;
add.s64 %rd768, %rd58, %rd766;
ld.shared.u64 %rd769, [%rd768];
mul.wide.u32 %rd770, %r295, 8;
add.s64 %rd771, %rd58, %rd770;
ld.shared.u64 %rd772, [%rd771];
st.shared.u64 [%rd768], %rd772;
st.shared.u64 [%rd771], %rd769;
add.s64 %rd774, %rd59, %rd759;
ld.shared.u8 %rs120, [%rd774];
add.s64 %rd775, %rd59, %rd763;
ld.shared.u8 %rs121, [%rd775];
st.shared.u8 [%rd774], %rs121;
st.shared.u8 [%rd775], %rs120;

BB8_149:
bar.sync 0;
ld.shared.u32 %r143, [%rd70+4];
ld.shared.u32 %r144, [%rd70];
setp.le.s32	%p121, %r144, %r143;
@%p121 bra BB8_151;

cvt.u64.u32	%rd779, %r283;
add.s64 %rd781, %rd59, %rd779;
ld.shared.u8 %rs122, [%rd781];
mov.u32 %r1412, 1;
setp.ne.s16	%p122, %rs122, 0;
@%p122 bra BB8_152;

BB8_151:
cvt.u64.u32	%rd782, %r283;
add.s64 %rd784, %rd59, %rd782;
ld.shared.u8 %rs123, [%rd784+1];
setp.eq.s16	%p123, %rs123, 0;
selp.u32	%r1412, 1, 0, %p123;

BB8_152:
bfe.u32 %r812, %r16, 6, 1;
setp.ne.s32	%p124, %r1412, %r812;
@%p124 bra BB8_154;

cvt.u64.u32	%rd785, %r283;
st.shared.u32 [%rd70], %r143;
st.shared.u32 [%rd70+4], %r144;
mul.wide.u32 %rd789, %r283, 8;
add.s64 %rd791, %rd58, %rd789;
ld.shared.u64 %rd792, [%rd791];
ld.shared.u64 %rd793, [%rd791+8];
st.shared.u64 [%rd791], %rd793;
st.shared.u64 [%rd791+8], %rd792;
add.s64 %rd795, %rd59, %rd785;
ld.shared.u8 %rs124, [%rd795];
ld.shared.u8 %rs125, [%rd795+1];
st.shared.u8 [%rd795], %rs125;
st.shared.u8 [%rd795+1], %rs124;

BB8_154:
bar.sync 0;
and.b32 %r815, %r16, 127;
sub.s32 %r150, %r283, %r815;
add.s32 %r817, %r150, 128;
mul.wide.u32 %rd796, %r817, 4;
add.s64 %rd798, %rd56, %rd796;
mul.wide.u32 %rd799, %r150, 4;
add.s64 %rd800, %rd56, %rd799;
ld.shared.u32 %r148, [%rd798];
ld.shared.u32 %r149, [%rd800];
setp.le.s32	%p125, %r149, %r148;
@%p125 bra BB8_156;

cvt.u64.u32	%rd801, %r150;
add.s64 %rd803, %rd59, %rd801;
ld.shared.u8 %rs126, [%rd803];
mov.u32 %r1413, 1;
setp.ne.s16	%p126, %rs126, 0;
@%p126 bra BB8_157;

BB8_156:
cvt.u64.u32	%rd804, %r817;
add.s64 %rd806, %rd59, %rd804;
ld.shared.u8 %rs127, [%rd806];
setp.eq.s16	%p127, %rs127, 0;
selp.u32	%r1413, 1, 0, %p127;

BB8_157:
bfe.u32 %r829, %r16, 7, 1;
setp.ne.s32	%p128, %r1413, %r829;
@%p128 bra BB8_159;

mul.wide.u32 %rd807, %r150, 8;
add.s64 %rd809, %rd58, %rd807;
mul.wide.u32 %rd810, %r817, 8;
add.s64 %rd811, %rd58, %rd810;
cvt.u64.u32	%rd812, %r150;
st.shared.u32 [%rd800], %r148;
cvt.u64.u32	%rd816, %r817;
st.shared.u32 [%rd798], %r149;
ld.shared.u64 %rd819, [%rd809];
ld.shared.u64 %rd820, [%rd811];
st.shared.u64 [%rd809], %rd820;
st.shared.u64 [%rd811], %rd819;
add.s64 %rd822, %rd59, %rd812;
ld.shared.u8 %rs128, [%rd822];
add.s64 %rd823, %rd59, %rd816;
ld.shared.u8 %rs129, [%rd823];
st.shared.u8 [%rd822], %rs129;
st.shared.u8 [%rd823], %rs128;

BB8_159:
bar.sync 0;
ld.shared.u32 %r153, [%rd610];
ld.shared.u32 %r154, [%rd612];
setp.le.s32	%p129, %r154, %r153;
@%p129 bra BB8_161;

cvt.u64.u32	%rd829, %r120;
add.s64 %rd831, %rd59, %rd829;
ld.shared.u8 %rs130, [%rd831];
mov.u32 %r1414, 1;
setp.ne.s16	%p130, %rs130, 0;
@%p130 bra BB8_162;

BB8_161:
cvt.u64.u32	%rd832, %r675;
add.s64 %rd834, %rd59, %rd832;
ld.shared.u8 %rs131, [%rd834];
setp.eq.s16	%p131, %rs131, 0;
selp.u32	%r1414, 1, 0, %p131;

BB8_162:
bfe.u32 %r852, %r16, 7, 1;
setp.ne.s32	%p132, %r1414, %r852;
@%p132 bra BB8_164;

cvt.u64.u32	%rd835, %r120;
st.shared.u32 [%rd612], %r153;
cvt.u64.u32	%rd839, %r675;
st.shared.u32 [%rd610], %r154;
mul.wide.u32 %rd842, %r120, 8;
add.s64 %rd844, %rd58, %rd842;
ld.shared.u64 %rd845, [%rd844];
mul.wide.u32 %rd846, %r675, 8;
add.s64 %rd847, %rd58, %rd846;
ld.shared.u64 %rd848, [%rd847];
st.shared.u64 [%rd844], %rd848;
st.shared.u64 [%rd847], %rd845;
add.s64 %rd850, %rd59, %rd835;
ld.shared.u8 %rs132, [%rd850];
add.s64 %rd851, %rd59, %rd839;
ld.shared.u8 %rs133, [%rd851];
st.shared.u8 [%rd850], %rs133;
st.shared.u8 [%rd851], %rs132;

BB8_164:
bar.sync 0;
ld.shared.u32 %r157, [%rd450];
ld.shared.u32 %r158, [%rd452];
setp.le.s32	%p133, %r158, %r157;
@%p133 bra BB8_166;

cvt.u64.u32	%rd857, %r94;
add.s64 %rd859, %rd59, %rd857;
ld.shared.u8 %rs134, [%rd859];
mov.u32 %r1415, 1;
setp.ne.s16	%p134, %rs134, 0;
@%p134 bra BB8_167;

BB8_166:
cvt.u64.u32	%rd860, %r555;
add.s64 %rd862, %rd59, %rd860;
ld.shared.u8 %rs135, [%rd862];
setp.eq.s16	%p135, %rs135, 0;
selp.u32	%r1415, 1, 0, %p135;

BB8_167:
bfe.u32 %r874, %r16, 7, 1;
setp.ne.s32	%p136, %r1415, %r874;
@%p136 bra BB8_169;

cvt.u64.u32	%rd863, %r94;
st.shared.u32 [%rd452], %r157;
cvt.u64.u32	%rd867, %r555;
st.shared.u32 [%rd450], %r158;
mul.wide.u32 %rd870, %r94, 8;
add.s64 %rd872, %rd58, %rd870;
ld.shared.u64 %rd873, [%rd872];
mul.wide.u32 %rd874, %r555, 8;
add.s64 %rd875, %rd58, %rd874;
ld.shared.u64 %rd876, [%rd875];
st.shared.u64 [%rd872], %rd876;
st.shared.u64 [%rd875], %rd873;
add.s64 %rd878, %rd59, %rd863;
ld.shared.u8 %rs136, [%rd878];
add.s64 %rd879, %rd59, %rd867;
ld.shared.u8 %rs137, [%rd879];
st.shared.u8 [%rd878], %rs137;
st.shared.u8 [%rd879], %rs136;

BB8_169:
bar.sync 0;
ld.shared.u32 %r161, [%rd318];
ld.shared.u32 %r162, [%rd320];
setp.le.s32	%p137, %r162, %r161;
@%p137 bra BB8_171;

cvt.u64.u32	%rd885, %r72;
add.s64 %rd887, %rd59, %rd885;
ld.shared.u8 %rs138, [%rd887];
mov.u32 %r1416, 1;
setp.ne.s16	%p138, %rs138, 0;
@%p138 bra BB8_172;

BB8_171:
cvt.u64.u32	%rd888, %r457;
add.s64 %rd890, %rd59, %rd888;
ld.shared.u8 %rs139, [%rd890];
setp.eq.s16	%p139, %rs139, 0;
selp.u32	%r1416, 1, 0, %p139;

BB8_172:
bfe.u32 %r896, %r16, 7, 1;
setp.ne.s32	%p140, %r1416, %r896;
@%p140 bra BB8_174;

cvt.u64.u32	%rd891, %r72;
st.shared.u32 [%rd320], %r161;
cvt.u64.u32	%rd895, %r457;
st.shared.u32 [%rd318], %r162;
mul.wide.u32 %rd898, %r72, 8;
add.s64 %rd900, %rd58, %rd898;
ld.shared.u64 %rd901, [%rd900];
mul.wide.u32 %rd902, %r457, 8;
add.s64 %rd903, %rd58, %rd902;
ld.shared.u64 %rd904, [%rd903];
st.shared.u64 [%rd900], %rd904;
st.shared.u64 [%rd903], %rd901;
add.s64 %rd906, %rd59, %rd891;
ld.shared.u8 %rs140, [%rd906];
add.s64 %rd907, %rd59, %rd895;
ld.shared.u8 %rs141, [%rd907];
st.shared.u8 [%rd906], %rs141;
st.shared.u8 [%rd907], %rs140;

BB8_174:
bar.sync 0;
ld.shared.u32 %r165, [%rd214];
ld.shared.u32 %r166, [%rd216];
setp.le.s32	%p141, %r166, %r165;
@%p141 bra BB8_176;

cvt.u64.u32	%rd913, %r54;
add.s64 %rd915, %rd59, %rd913;
ld.shared.u8 %rs142, [%rd915];
mov.u32 %r1417, 1;
setp.ne.s16	%p142, %rs142, 0;
@%p142 bra BB8_177;

BB8_176:
cvt.u64.u32	%rd916, %r381;
add.s64 %rd918, %rd59, %rd916;
ld.shared.u8 %rs143, [%rd918];
setp.eq.s16	%p143, %rs143, 0;
selp.u32	%r1417, 1, 0, %p143;

BB8_177:
bfe.u32 %r918, %r16, 7, 1;
setp.ne.s32	%p144, %r1417, %r918;
@%p144 bra BB8_179;

cvt.u64.u32	%rd919, %r54;
st.shared.u32 [%rd216], %r165;
cvt.u64.u32	%rd923, %r381;
st.shared.u32 [%rd214], %r166;
mul.wide.u32 %rd926, %r54, 8;
add.s64 %rd928, %rd58, %rd926;
ld.shared.u64 %rd929, [%rd928];
mul.wide.u32 %rd930, %r381, 8;
add.s64 %rd931, %rd58, %rd930;
ld.shared.u64 %rd932, [%rd931];
st.shared.u64 [%rd928], %rd932;
st.shared.u64 [%rd931], %rd929;
add.s64 %rd934, %rd59, %rd919;
ld.shared.u8 %rs144, [%rd934];
add.s64 %rd935, %rd59, %rd923;
ld.shared.u8 %rs145, [%rd935];
st.shared.u8 [%rd934], %rs145;
st.shared.u8 [%rd935], %rs144;

BB8_179:
bar.sync 0;
ld.shared.u32 %r169, [%rd138];
ld.shared.u32 %r170, [%rd140];
setp.le.s32	%p145, %r170, %r169;
@%p145 bra BB8_181;

cvt.u64.u32	%rd941, %r40;
add.s64 %rd943, %rd59, %rd941;
ld.shared.u8 %rs146, [%rd943];
mov.u32 %r1418, 1;
setp.ne.s16	%p146, %rs146, 0;
@%p146 bra BB8_182;

BB8_181:
cvt.u64.u32	%rd944, %r327;
add.s64 %rd946, %rd59, %rd944;
ld.shared.u8 %rs147, [%rd946];
setp.eq.s16	%p147, %rs147, 0;
selp.u32	%r1418, 1, 0, %p147;

BB8_182:
bfe.u32 %r940, %r16, 7, 1;
setp.ne.s32	%p148, %r1418, %r940;
@%p148 bra BB8_184;

cvt.u64.u32	%rd947, %r40;
st.shared.u32 [%rd140], %r169;
cvt.u64.u32	%rd951, %r327;
st.shared.u32 [%rd138], %r170;
mul.wide.u32 %rd954, %r40, 8;
add.s64 %rd956, %rd58, %rd954;
ld.shared.u64 %rd957, [%rd956];
mul.wide.u32 %rd958, %r327, 8;
add.s64 %rd959, %rd58, %rd958;
ld.shared.u64 %rd960, [%rd959];
st.shared.u64 [%rd956], %rd960;
st.shared.u64 [%rd959], %rd957;
add.s64 %rd962, %rd59, %rd947;
ld.shared.u8 %rs148, [%rd962];
add.s64 %rd963, %rd59, %rd951;
ld.shared.u8 %rs149, [%rd963];
st.shared.u8 [%rd962], %rs149;
st.shared.u8 [%rd963], %rs148;

BB8_184:
bar.sync 0;
ld.shared.u32 %r173, [%rd90];
ld.shared.u32 %r174, [%rd92];
setp.le.s32	%p149, %r174, %r173;
@%p149 bra BB8_186;

cvt.u64.u32	%rd969, %r30;
add.s64 %rd971, %rd59, %rd969;
ld.shared.u8 %rs150, [%rd971];
mov.u32 %r1419, 1;
setp.ne.s16	%p150, %rs150, 0;
@%p150 bra BB8_187;

BB8_186:
cvt.u64.u32	%rd972, %r295;
add.s64 %rd974, %rd59, %rd972;
ld.shared.u8 %rs151, [%rd974];
setp.eq.s16	%p151, %rs151, 0;
selp.u32	%r1419, 1, 0, %p151;

BB8_187:
bfe.u32 %r962, %r16, 7, 1;
setp.ne.s32	%p152, %r1419, %r962;
@%p152 bra BB8_189;

cvt.u64.u32	%rd975, %r30;
st.shared.u32 [%rd92], %r173;
cvt.u64.u32	%rd979, %r295;
st.shared.u32 [%rd90], %r174;
mul.wide.u32 %rd982, %r30, 8;
add.s64 %rd984, %rd58, %rd982;
ld.shared.u64 %rd985, [%rd984];
mul.wide.u32 %rd986, %r295, 8;
add.s64 %rd987, %rd58, %rd986;
ld.shared.u64 %rd988, [%rd987];
st.shared.u64 [%rd984], %rd988;
st.shared.u64 [%rd987], %rd985;
add.s64 %rd990, %rd59, %rd975;
ld.shared.u8 %rs152, [%rd990];
add.s64 %rd991, %rd59, %rd979;
ld.shared.u8 %rs153, [%rd991];
st.shared.u8 [%rd990], %rs153;
st.shared.u8 [%rd991], %rs152;

BB8_189:
bar.sync 0;
ld.shared.u32 %r177, [%rd70+4];
ld.shared.u32 %r178, [%rd70];
setp.le.s32	%p153, %r178, %r177;
@%p153 bra BB8_191;

cvt.u64.u32	%rd995, %r283;
add.s64 %rd997, %rd59, %rd995;
ld.shared.u8 %rs154, [%rd997];
mov.u32 %r1420, 1;
setp.ne.s16	%p154, %rs154, 0;
@%p154 bra BB8_192;

BB8_191:
cvt.u64.u32	%rd998, %r283;
add.s64 %rd1000, %rd59, %rd998;
ld.shared.u8 %rs155, [%rd1000+1];
setp.eq.s16	%p155, %rs155, 0;
selp.u32	%r1420, 1, 0, %p155;

BB8_192:
bfe.u32 %r976, %r16, 7, 1;
setp.ne.s32	%p156, %r1420, %r976;
@%p156 bra BB8_194;

cvt.u64.u32	%rd1001, %r283;
st.shared.u32 [%rd70], %r177;
st.shared.u32 [%rd70+4], %r178;
mul.wide.u32 %rd1005, %r283, 8;
add.s64 %rd1007, %rd58, %rd1005;
ld.shared.u64 %rd1008, [%rd1007];
ld.shared.u64 %rd1009, [%rd1007+8];
st.shared.u64 [%rd1007], %rd1009;
st.shared.u64 [%rd1007+8], %rd1008;
add.s64 %rd1011, %rd59, %rd1001;
ld.shared.u8 %rs156, [%rd1011];
ld.shared.u8 %rs157, [%rd1011+1];
st.shared.u8 [%rd1011], %rs157;
st.shared.u8 [%rd1011+1], %rs156;

BB8_194:
bar.sync 0;
and.b32 %r979, %r16, 255;
sub.s32 %r184, %r283, %r979;
add.s32 %r981, %r184, 256;
mul.wide.u32 %rd1012, %r981, 4;
add.s64 %rd1014, %rd56, %rd1012;
mul.wide.u32 %rd1015, %r184, 4;
add.s64 %rd1016, %rd56, %rd1015;
ld.shared.u32 %r182, [%rd1014];
ld.shared.u32 %r183, [%rd1016];
setp.le.s32	%p157, %r183, %r182;
@%p157 bra BB8_196;

cvt.u64.u32	%rd1017, %r184;
add.s64 %rd1019, %rd59, %rd1017;
ld.shared.u8 %rs158, [%rd1019];
mov.u32 %r1421, 1;
setp.ne.s16	%p158, %rs158, 0;
@%p158 bra BB8_197;

BB8_196:
cvt.u64.u32	%rd1020, %r981;
add.s64 %rd1022, %rd59, %rd1020;
ld.shared.u8 %rs159, [%rd1022];
setp.eq.s16	%p159, %rs159, 0;
selp.u32	%r1421, 1, 0, %p159;

BB8_197:
bfe.u32 %r993, %r16, 8, 1;
setp.ne.s32	%p160, %r1421, %r993;
@%p160 bra BB8_199;

mul.wide.u32 %rd1023, %r184, 8;
add.s64 %rd1025, %rd58, %rd1023;
mul.wide.u32 %rd1026, %r981, 8;
add.s64 %rd1027, %rd58, %rd1026;
cvt.u64.u32	%rd1028, %r184;
st.shared.u32 [%rd1016], %r182;
cvt.u64.u32	%rd1032, %r981;
st.shared.u32 [%rd1014], %r183;
ld.shared.u64 %rd1035, [%rd1025];
ld.shared.u64 %rd1036, [%rd1027];
st.shared.u64 [%rd1025], %rd1036;
st.shared.u64 [%rd1027], %rd1035;
add.s64 %rd1038, %rd59, %rd1028;
ld.shared.u8 %rs160, [%rd1038];
add.s64 %rd1039, %rd59, %rd1032;
ld.shared.u8 %rs161, [%rd1039];
st.shared.u8 [%rd1038], %rs161;
st.shared.u8 [%rd1039], %rs160;

BB8_199:
bar.sync 0;
ld.shared.u32 %r187, [%rd798];
ld.shared.u32 %r188, [%rd800];
setp.le.s32	%p161, %r188, %r187;
@%p161 bra BB8_201;

cvt.u64.u32	%rd1045, %r150;
add.s64 %rd1047, %rd59, %rd1045;
ld.shared.u8 %rs162, [%rd1047];
mov.u32 %r1422, 1;
setp.ne.s16	%p162, %rs162, 0;
@%p162 bra BB8_202;

BB8_201:
cvt.u64.u32	%rd1048, %r817;
add.s64 %rd1050, %rd59, %rd1048;
ld.shared.u8 %rs163, [%rd1050];
setp.eq.s16	%p163, %rs163, 0;
selp.u32	%r1422, 1, 0, %p163;

BB8_202:
bfe.u32 %r1016, %r16, 8, 1;
setp.ne.s32	%p164, %r1422, %r1016;
@%p164 bra BB8_204;

cvt.u64.u32	%rd1051, %r150;
st.shared.u32 [%rd800], %r187;
cvt.u64.u32	%rd1055, %r817;
st.shared.u32 [%rd798], %r188;
mul.wide.u32 %rd1058, %r150, 8;
add.s64 %rd1060, %rd58, %rd1058;
ld.shared.u64 %rd1061, [%rd1060];
mul.wide.u32 %rd1062, %r817, 8;
add.s64 %rd1063, %rd58, %rd1062;
ld.shared.u64 %rd1064, [%rd1063];
st.shared.u64 [%rd1060], %rd1064;
st.shared.u64 [%rd1063], %rd1061;
add.s64 %rd1066, %rd59, %rd1051;
ld.shared.u8 %rs164, [%rd1066];
add.s64 %rd1067, %rd59, %rd1055;
ld.shared.u8 %rs165, [%rd1067];
st.shared.u8 [%rd1066], %rs165;
st.shared.u8 [%rd1067], %rs164;

BB8_204:
bar.sync 0;
ld.shared.u32 %r191, [%rd610];
ld.shared.u32 %r192, [%rd612];
setp.le.s32	%p165, %r192, %r191;
@%p165 bra BB8_206;

cvt.u64.u32	%rd1073, %r120;
add.s64 %rd1075, %rd59, %rd1073;
ld.shared.u8 %rs166, [%rd1075];
mov.u32 %r1423, 1;
setp.ne.s16	%p166, %rs166, 0;
@%p166 bra BB8_207;

BB8_206:
cvt.u64.u32	%rd1076, %r675;
add.s64 %rd1078, %rd59, %rd1076;
ld.shared.u8 %rs167, [%rd1078];
setp.eq.s16	%p167, %rs167, 0;
selp.u32	%r1423, 1, 0, %p167;

BB8_207:
bfe.u32 %r1038, %r16, 8, 1;
setp.ne.s32	%p168, %r1423, %r1038;
@%p168 bra BB8_209;

cvt.u64.u32	%rd1079, %r120;
st.shared.u32 [%rd612], %r191;
cvt.u64.u32	%rd1083, %r675;
st.shared.u32 [%rd610], %r192;
mul.wide.u32 %rd1086, %r120, 8;
add.s64 %rd1088, %rd58, %rd1086;
ld.shared.u64 %rd1089, [%rd1088];
mul.wide.u32 %rd1090, %r675, 8;
add.s64 %rd1091, %rd58, %rd1090;
ld.shared.u64 %rd1092, [%rd1091];
st.shared.u64 [%rd1088], %rd1092;
st.shared.u64 [%rd1091], %rd1089;
add.s64 %rd1094, %rd59, %rd1079;
ld.shared.u8 %rs168, [%rd1094];
add.s64 %rd1095, %rd59, %rd1083;
ld.shared.u8 %rs169, [%rd1095];
st.shared.u8 [%rd1094], %rs169;
st.shared.u8 [%rd1095], %rs168;

BB8_209:
bar.sync 0;
ld.shared.u32 %r195, [%rd450];
ld.shared.u32 %r196, [%rd452];
setp.le.s32	%p169, %r196, %r195;
@%p169 bra BB8_211;

cvt.u64.u32	%rd1101, %r94;
add.s64 %rd1103, %rd59, %rd1101;
ld.shared.u8 %rs170, [%rd1103];
mov.u32 %r1424, 1;
setp.ne.s16	%p170, %rs170, 0;
@%p170 bra BB8_212;

BB8_211:
cvt.u64.u32	%rd1104, %r555;
add.s64 %rd1106, %rd59, %rd1104;
ld.shared.u8 %rs171, [%rd1106];
setp.eq.s16	%p171, %rs171, 0;
selp.u32	%r1424, 1, 0, %p171;

BB8_212:
bfe.u32 %r1060, %r16, 8, 1;
setp.ne.s32	%p172, %r1424, %r1060;
@%p172 bra BB8_214;

cvt.u64.u32	%rd1107, %r94;
st.shared.u32 [%rd452], %r195;
cvt.u64.u32	%rd1111, %r555;
st.shared.u32 [%rd450], %r196;
mul.wide.u32 %rd1114, %r94, 8;
add.s64 %rd1116, %rd58, %rd1114;
ld.shared.u64 %rd1117, [%rd1116];
mul.wide.u32 %rd1118, %r555, 8;
add.s64 %rd1119, %rd58, %rd1118;
ld.shared.u64 %rd1120, [%rd1119];
st.shared.u64 [%rd1116], %rd1120;
st.shared.u64 [%rd1119], %rd1117;
add.s64 %rd1122, %rd59, %rd1107;
ld.shared.u8 %rs172, [%rd1122];
add.s64 %rd1123, %rd59, %rd1111;
ld.shared.u8 %rs173, [%rd1123];
st.shared.u8 [%rd1122], %rs173;
st.shared.u8 [%rd1123], %rs172;

BB8_214:
bar.sync 0;
ld.shared.u32 %r199, [%rd318];
ld.shared.u32 %r200, [%rd320];
setp.le.s32	%p173, %r200, %r199;
@%p173 bra BB8_216;

cvt.u64.u32	%rd1129, %r72;
add.s64 %rd1131, %rd59, %rd1129;
ld.shared.u8 %rs174, [%rd1131];
mov.u32 %r1425, 1;
setp.ne.s16	%p174, %rs174, 0;
@%p174 bra BB8_217;

BB8_216:
cvt.u64.u32	%rd1132, %r457;
add.s64 %rd1134, %rd59, %rd1132;
ld.shared.u8 %rs175, [%rd1134];
setp.eq.s16	%p175, %rs175, 0;
selp.u32	%r1425, 1, 0, %p175;

BB8_217:
bfe.u32 %r1082, %r16, 8, 1;
setp.ne.s32	%p176, %r1425, %r1082;
@%p176 bra BB8_219;

cvt.u64.u32	%rd1135, %r72;
st.shared.u32 [%rd320], %r199;
cvt.u64.u32	%rd1139, %r457;
st.shared.u32 [%rd318], %r200;
mul.wide.u32 %rd1142, %r72, 8;
add.s64 %rd1144, %rd58, %rd1142;
ld.shared.u64 %rd1145, [%rd1144];
mul.wide.u32 %rd1146, %r457, 8;
add.s64 %rd1147, %rd58, %rd1146;
ld.shared.u64 %rd1148, [%rd1147];
st.shared.u64 [%rd1144], %rd1148;
st.shared.u64 [%rd1147], %rd1145;
add.s64 %rd1150, %rd59, %rd1135;
ld.shared.u8 %rs176, [%rd1150];
add.s64 %rd1151, %rd59, %rd1139;
ld.shared.u8 %rs177, [%rd1151];
st.shared.u8 [%rd1150], %rs177;
st.shared.u8 [%rd1151], %rs176;

BB8_219:
bar.sync 0;
ld.shared.u32 %r203, [%rd214];
ld.shared.u32 %r204, [%rd216];
setp.le.s32	%p177, %r204, %r203;
@%p177 bra BB8_221;

cvt.u64.u32	%rd1157, %r54;
add.s64 %rd1159, %rd59, %rd1157;
ld.shared.u8 %rs178, [%rd1159];
mov.u32 %r1426, 1;
setp.ne.s16	%p178, %rs178, 0;
@%p178 bra BB8_222;

BB8_221:
cvt.u64.u32	%rd1160, %r381;
add.s64 %rd1162, %rd59, %rd1160;
ld.shared.u8 %rs179, [%rd1162];
setp.eq.s16	%p179, %rs179, 0;
selp.u32	%r1426, 1, 0, %p179;

BB8_222:
bfe.u32 %r1104, %r16, 8, 1;
setp.ne.s32	%p180, %r1426, %r1104;
@%p180 bra BB8_224;

cvt.u64.u32	%rd1163, %r54;
st.shared.u32 [%rd216], %r203;
cvt.u64.u32	%rd1167, %r381;
st.shared.u32 [%rd214], %r204;
mul.wide.u32 %rd1170, %r54, 8;
add.s64 %rd1172, %rd58, %rd1170;
ld.shared.u64 %rd1173, [%rd1172];
mul.wide.u32 %rd1174, %r381, 8;
add.s64 %rd1175, %rd58, %rd1174;
ld.shared.u64 %rd1176, [%rd1175];
st.shared.u64 [%rd1172], %rd1176;
st.shared.u64 [%rd1175], %rd1173;
add.s64 %rd1178, %rd59, %rd1163;
ld.shared.u8 %rs180, [%rd1178];
add.s64 %rd1179, %rd59, %rd1167;
ld.shared.u8 %rs181, [%rd1179];
st.shared.u8 [%rd1178], %rs181;
st.shared.u8 [%rd1179], %rs180;

BB8_224:
bar.sync 0;
ld.shared.u32 %r207, [%rd138];
ld.shared.u32 %r208, [%rd140];
setp.le.s32	%p181, %r208, %r207;
@%p181 bra BB8_226;

cvt.u64.u32	%rd1185, %r40;
add.s64 %rd1187, %rd59, %rd1185;
ld.shared.u8 %rs182, [%rd1187];
mov.u32 %r1427, 1;
setp.ne.s16	%p182, %rs182, 0;
@%p182 bra BB8_227;

BB8_226:
cvt.u64.u32	%rd1188, %r327;
add.s64 %rd1190, %rd59, %rd1188;
ld.shared.u8 %rs183, [%rd1190];
setp.eq.s16	%p183, %rs183, 0;
selp.u32	%r1427, 1, 0, %p183;

BB8_227:
bfe.u32 %r1126, %r16, 8, 1;
setp.ne.s32	%p184, %r1427, %r1126;
@%p184 bra BB8_229;

cvt.u64.u32	%rd1191, %r40;
st.shared.u32 [%rd140], %r207;
cvt.u64.u32	%rd1195, %r327;
st.shared.u32 [%rd138], %r208;
mul.wide.u32 %rd1198, %r40, 8;
add.s64 %rd1200, %rd58, %rd1198;
ld.shared.u64 %rd1201, [%rd1200];
mul.wide.u32 %rd1202, %r327, 8;
add.s64 %rd1203, %rd58, %rd1202;
ld.shared.u64 %rd1204, [%rd1203];
st.shared.u64 [%rd1200], %rd1204;
st.shared.u64 [%rd1203], %rd1201;
add.s64 %rd1206, %rd59, %rd1191;
ld.shared.u8 %rs184, [%rd1206];
add.s64 %rd1207, %rd59, %rd1195;
ld.shared.u8 %rs185, [%rd1207];
st.shared.u8 [%rd1206], %rs185;
st.shared.u8 [%rd1207], %rs184;

BB8_229:
bar.sync 0;
ld.shared.u32 %r211, [%rd90];
ld.shared.u32 %r212, [%rd92];
setp.le.s32	%p185, %r212, %r211;
@%p185 bra BB8_231;

cvt.u64.u32	%rd1213, %r30;
add.s64 %rd1215, %rd59, %rd1213;
ld.shared.u8 %rs186, [%rd1215];
mov.u32 %r1428, 1;
setp.ne.s16	%p186, %rs186, 0;
@%p186 bra BB8_232;

BB8_231:
cvt.u64.u32	%rd1216, %r295;
add.s64 %rd1218, %rd59, %rd1216;
ld.shared.u8 %rs187, [%rd1218];
setp.eq.s16	%p187, %rs187, 0;
selp.u32	%r1428, 1, 0, %p187;

BB8_232:
bfe.u32 %r1148, %r16, 8, 1;
setp.ne.s32	%p188, %r1428, %r1148;
@%p188 bra BB8_234;

cvt.u64.u32	%rd1219, %r30;
st.shared.u32 [%rd92], %r211;
cvt.u64.u32	%rd1223, %r295;
st.shared.u32 [%rd90], %r212;
mul.wide.u32 %rd1226, %r30, 8;
add.s64 %rd1228, %rd58, %rd1226;
ld.shared.u64 %rd1229, [%rd1228];
mul.wide.u32 %rd1230, %r295, 8;
add.s64 %rd1231, %rd58, %rd1230;
ld.shared.u64 %rd1232, [%rd1231];
st.shared.u64 [%rd1228], %rd1232;
st.shared.u64 [%rd1231], %rd1229;
add.s64 %rd1234, %rd59, %rd1219;
ld.shared.u8 %rs188, [%rd1234];
add.s64 %rd1235, %rd59, %rd1223;
ld.shared.u8 %rs189, [%rd1235];
st.shared.u8 [%rd1234], %rs189;
st.shared.u8 [%rd1235], %rs188;

BB8_234:
bar.sync 0;
ld.shared.u32 %r215, [%rd70+4];
ld.shared.u32 %r216, [%rd70];
setp.le.s32	%p189, %r216, %r215;
@%p189 bra BB8_236;

cvt.u64.u32	%rd1239, %r283;
add.s64 %rd1241, %rd59, %rd1239;
ld.shared.u8 %rs190, [%rd1241];
mov.u32 %r1429, 1;
setp.ne.s16	%p190, %rs190, 0;
@%p190 bra BB8_237;

BB8_236:
cvt.u64.u32	%rd1242, %r283;
add.s64 %rd1244, %rd59, %rd1242;
ld.shared.u8 %rs191, [%rd1244+1];
setp.eq.s16	%p191, %rs191, 0;
selp.u32	%r1429, 1, 0, %p191;

BB8_237:
bfe.u32 %r1162, %r16, 8, 1;
setp.ne.s32	%p192, %r1429, %r1162;
@%p192 bra BB8_239;

cvt.u64.u32	%rd1245, %r283;
st.shared.u32 [%rd70], %r215;
st.shared.u32 [%rd70+4], %r216;
mul.wide.u32 %rd1249, %r283, 8;
add.s64 %rd1251, %rd58, %rd1249;
ld.shared.u64 %rd1252, [%rd1251];
ld.shared.u64 %rd1253, [%rd1251+8];
st.shared.u64 [%rd1251], %rd1253;
st.shared.u64 [%rd1251+8], %rd1252;
add.s64 %rd1255, %rd59, %rd1245;
ld.shared.u8 %rs192, [%rd1255];
ld.shared.u8 %rs193, [%rd1255+1];
st.shared.u8 [%rd1255], %rs193;
st.shared.u8 [%rd1255+1], %rs192;

BB8_239:
mov.u32 %r1430, 512;

BB8_240:
bar.sync 0;
add.s32 %r1167, %r1430, -1;
and.b32 %r1168, %r1167, %r16;
sub.s32 %r1170, %r283, %r1168;
add.s32 %r1171, %r1170, %r1430;
cvt.u64.u32	%rd16, %r1171;
mul.wide.u32 %rd1256, %r1171, 4;
add.s64 %rd17, %rd56, %rd1256;
add.s64 %rd18, %rd59, %rd16;
cvt.u64.u32	%rd19, %r1170;
mul.wide.u32 %rd1259, %r1170, 4;
add.s64 %rd20, %rd56, %rd1259;
ld.shared.u32 %r220, [%rd17];
ld.shared.u32 %r221, [%rd20];
add.s64 %rd21, %rd59, %rd19;
setp.le.s32	%p193, %r221, %r220;
@%p193 bra BB8_242;

ld.shared.u8 %rs194, [%rd21];
mov.u32 %r1431, 1;
setp.ne.s16	%p194, %rs194, 0;
@%p194 bra BB8_243;

BB8_242:
ld.shared.u8 %rs195, [%rd18];
setp.eq.s16	%p195, %rs195, 0;
selp.u32	%r1431, 1, 0, %p195;

BB8_243:
bfe.u32 %r1174, %r16, 9, 1;
setp.ne.s32	%p196, %r1431, %r1174;
@%p196 bra BB8_245;

shl.b64 %rd1260, %rd16, 3;
add.s64 %rd1262, %rd58, %rd1260;
st.shared.u32 [%rd20], %r220;
st.shared.u32 [%rd17], %r221;
shl.b64 %rd1263, %rd19, 3;
add.s64 %rd1264, %rd58, %rd1263;
ld.shared.u64 %rd1265, [%rd1264];
ld.shared.u64 %rd1266, [%rd1262];
st.shared.u64 [%rd1264], %rd1266;
st.shared.u64 [%rd1262], %rd1265;
ld.shared.u8 %rs196, [%rd21];
ld.shared.u8 %rs197, [%rd18];
st.shared.u8 [%rd21], %rs197;
st.shared.u8 [%rd18], %rs196;

BB8_245:
shr.u32 %r224, %r1430, 1;
bar.sync 0;
add.s32 %r1175, %r224, -1;
and.b32 %r1177, %r1175, %r16;
sub.s32 %r1179, %r283, %r1177;
add.s32 %r1180, %r1179, %r224;
cvt.u64.u32	%rd22, %r1180;
mul.wide.u32 %rd1267, %r1180, 4;
add.s64 %rd23, %rd56, %rd1267;
add.s64 %rd24, %rd59, %rd22;
cvt.u64.u32	%rd25, %r1179;
mul.wide.u32 %rd1270, %r1179, 4;
add.s64 %rd26, %rd56, %rd1270;
ld.shared.u32 %r225, [%rd23];
ld.shared.u32 %r226, [%rd26];
add.s64 %rd27, %rd59, %rd25;
setp.le.s32	%p197, %r226, %r225;
@%p197 bra BB8_247;

ld.shared.u8 %rs198, [%rd27];
mov.u32 %r1432, 1;
setp.ne.s16	%p198, %rs198, 0;
@%p198 bra BB8_248;

BB8_247:
ld.shared.u8 %rs199, [%rd24];
setp.eq.s16	%p199, %rs199, 0;
selp.u32	%r1432, 1, 0, %p199;

BB8_248:
bfe.u32 %r1183, %r16, 9, 1;
setp.ne.s32	%p200, %r1432, %r1183;
@%p200 bra BB8_250;

shl.b64 %rd1271, %rd22, 3;
add.s64 %rd1273, %rd58, %rd1271;
st.shared.u32 [%rd26], %r225;
st.shared.u32 [%rd23], %r226;
shl.b64 %rd1274, %rd25, 3;
add.s64 %rd1275, %rd58, %rd1274;
ld.shared.u64 %rd1276, [%rd1275];
ld.shared.u64 %rd1277, [%rd1273];
st.shared.u64 [%rd1275], %rd1277;
st.shared.u64 [%rd1273], %rd1276;
ld.shared.u8 %rs200, [%rd27];
ld.shared.u8 %rs201, [%rd24];
st.shared.u8 [%rd27], %rs201;
st.shared.u8 [%rd24], %rs200;

BB8_250:
shr.u32 %r1430, %r1430, 2;
setp.ne.s32	%p201, %r1430, 0;
@%p201 bra BB8_240;

bar.sync 0;
and.b32 %r1184, %r16, 1023;
sub.s32 %r1185, %r283, %r1184;
add.s32 %r1186, %r1185, 1024;
cvt.u64.u32	%rd28, %r1186;
mul.wide.u32 %rd1278, %r1186, 4;
add.s64 %rd29, %rd56, %rd1278;
cvt.u64.u32	%rd30, %r1185;
mul.wide.u32 %rd1280, %r1185, 4;
add.s64 %rd31, %rd56, %rd1280;
ld.shared.u32 %r232, [%rd29];
ld.shared.u32 %r233, [%rd31];
add.s64 %rd32, %rd59, %rd30;
setp.le.s32	%p202, %r233, %r232;
@%p202 bra BB8_253;

ld.shared.u8 %rs202, [%rd32];
setp.ne.s16	%p203, %rs202, 0;
@%p203 bra BB8_255;

BB8_253:
add.s64 %rd33, %rd59, %rd28;
ld.shared.u8 %rs1, [%rd33];
setp.eq.s16	%p204, %rs1, 0;
@%p204 bra BB8_255;

shl.b64 %rd1283, %rd28, 3;
add.s64 %rd1285, %rd58, %rd1283;
st.shared.u32 [%rd31], %r232;
st.shared.u32 [%rd29], %r233;
shl.b64 %rd1286, %rd30, 3;
add.s64 %rd1287, %rd58, %rd1286;
ld.shared.u64 %rd1288, [%rd1287];
ld.shared.u64 %rd1289, [%rd1285];
st.shared.u64 [%rd1287], %rd1289;
st.shared.u64 [%rd1285], %rd1288;
ld.shared.u8 %rs203, [%rd32];
st.shared.u8 [%rd32], %rs1;
st.shared.u8 [%rd33], %rs203;

BB8_255:
bar.sync 0;
shl.b32 %r1375, %r16, 1;
mov.u64 %rd1574, _Z20bitonicSortKVInPlaceIilLi2ELin1E6GTCompIiEjLi2048EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3_$__cuda_local_var_181271_29_non_const_sharedKeys;
and.b32 %r1188, %r16, 511;
sub.s32 %r1190, %r1375, %r1188;
add.s32 %r1191, %r1190, 512;
cvt.u64.u32	%rd34, %r1191;
mul.wide.u32 %rd1290, %r1191, 4;
add.s64 %rd35, %rd1574, %rd1290;
cvt.u64.u32	%rd36, %r1190;
mul.wide.u32 %rd1292, %r1190, 4;
add.s64 %rd37, %rd1574, %rd1292;
ld.shared.u32 %r234, [%rd35];
ld.shared.u32 %r235, [%rd37];
add.s64 %rd38, %rd59, %rd36;
setp.le.s32	%p205, %r235, %r234;
@%p205 bra BB8_257;

ld.shared.u8 %rs204, [%rd38];
setp.ne.s16	%p206, %rs204, 0;
@%p206 bra BB8_259;

BB8_257:
add.s64 %rd39, %rd59, %rd34;
ld.shared.u8 %rs2, [%rd39];
setp.eq.s16	%p207, %rs2, 0;
@%p207 bra BB8_259;

shl.b64 %rd1295, %rd34, 3;
add.s64 %rd1297, %rd58, %rd1295;
st.shared.u32 [%rd37], %r234;
st.shared.u32 [%rd35], %r235;
shl.b64 %rd1298, %rd36, 3;
add.s64 %rd1299, %rd58, %rd1298;
ld.shared.u64 %rd1300, [%rd1299];
ld.shared.u64 %rd1301, [%rd1297];
st.shared.u64 [%rd1299], %rd1301;
st.shared.u64 [%rd1297], %rd1300;
ld.shared.u8 %rs205, [%rd38];
st.shared.u8 [%rd38], %rs2;
st.shared.u8 [%rd39], %rs205;

BB8_259:
bar.sync 0;
ld.shared.u32 %r236, [%rd1014];
ld.shared.u32 %r237, [%rd1016];
setp.le.s32	%p208, %r237, %r236;
@%p208 bra BB8_261;

cvt.u64.u32	%rd1307, %r184;
add.s64 %rd1309, %rd59, %rd1307;
ld.shared.u8 %rs206, [%rd1309];
setp.ne.s16	%p209, %rs206, 0;
@%p209 bra BB8_263;

BB8_261:
cvt.u64.u32	%rd1310, %r981;
add.s64 %rd1312, %rd59, %rd1310;
ld.shared.u8 %rs3, [%rd1312];
setp.eq.s16	%p210, %rs3, 0;
@%p210 bra BB8_263;

cvt.u64.u32	%rd1313, %r184;
st.shared.u32 [%rd1016], %r236;
st.shared.u32 [%rd1014], %r237;
mul.wide.u32 %rd1320, %r184, 8;
add.s64 %rd1322, %rd58, %rd1320;
ld.shared.u64 %rd1323, [%rd1322];
mul.wide.u32 %rd1324, %r981, 8;
add.s64 %rd1325, %rd58, %rd1324;
ld.shared.u64 %rd1326, [%rd1325];
st.shared.u64 [%rd1322], %rd1326;
st.shared.u64 [%rd1325], %rd1323;
add.s64 %rd1328, %rd59, %rd1313;
ld.shared.u8 %rs207, [%rd1328];
st.shared.u8 [%rd1328], %rs3;
st.shared.u8 [%rd1312], %rs207;

BB8_263:
bar.sync 0;
ld.shared.u32 %r238, [%rd798];
ld.shared.u32 %r239, [%rd800];
setp.le.s32	%p211, %r239, %r238;
@%p211 bra BB8_265;

cvt.u64.u32	%rd1335, %r150;
add.s64 %rd1337, %rd59, %rd1335;
ld.shared.u8 %rs208, [%rd1337];
setp.ne.s16	%p212, %rs208, 0;
@%p212 bra BB8_267;

BB8_265:
cvt.u64.u32	%rd1338, %r817;
add.s64 %rd1340, %rd59, %rd1338;
ld.shared.u8 %rs4, [%rd1340];
setp.eq.s16	%p213, %rs4, 0;
@%p213 bra BB8_267;

cvt.u64.u32	%rd1341, %r150;
st.shared.u32 [%rd800], %r238;
st.shared.u32 [%rd798], %r239;
mul.wide.u32 %rd1348, %r150, 8;
add.s64 %rd1350, %rd58, %rd1348;
ld.shared.u64 %rd1351, [%rd1350];
mul.wide.u32 %rd1352, %r817, 8;
add.s64 %rd1353, %rd58, %rd1352;
ld.shared.u64 %rd1354, [%rd1353];
st.shared.u64 [%rd1350], %rd1354;
st.shared.u64 [%rd1353], %rd1351;
add.s64 %rd1356, %rd59, %rd1341;
ld.shared.u8 %rs209, [%rd1356];
st.shared.u8 [%rd1356], %rs4;
st.shared.u8 [%rd1340], %rs209;

BB8_267:
bar.sync 0;
ld.shared.u32 %r240, [%rd610];
ld.shared.u32 %r241, [%rd612];
setp.le.s32	%p214, %r241, %r240;
@%p214 bra BB8_269;

cvt.u64.u32	%rd1363, %r120;
add.s64 %rd1365, %rd59, %rd1363;
ld.shared.u8 %rs210, [%rd1365];
setp.ne.s16	%p215, %rs210, 0;
@%p215 bra BB8_271;

BB8_269:
cvt.u64.u32	%rd1366, %r675;
add.s64 %rd1368, %rd59, %rd1366;
ld.shared.u8 %rs5, [%rd1368];
setp.eq.s16	%p216, %rs5, 0;
@%p216 bra BB8_271;

cvt.u64.u32	%rd1369, %r120;
st.shared.u32 [%rd612], %r240;
st.shared.u32 [%rd610], %r241;
mul.wide.u32 %rd1376, %r120, 8;
add.s64 %rd1378, %rd58, %rd1376;
ld.shared.u64 %rd1379, [%rd1378];
mul.wide.u32 %rd1380, %r675, 8;
add.s64 %rd1381, %rd58, %rd1380;
ld.shared.u64 %rd1382, [%rd1381];
st.shared.u64 [%rd1378], %rd1382;
st.shared.u64 [%rd1381], %rd1379;
add.s64 %rd1384, %rd59, %rd1369;
ld.shared.u8 %rs211, [%rd1384];
st.shared.u8 [%rd1384], %rs5;
st.shared.u8 [%rd1368], %rs211;

BB8_271:
bar.sync 0;
ld.shared.u32 %r242, [%rd450];
ld.shared.u32 %r243, [%rd452];
setp.le.s32	%p217, %r243, %r242;
@%p217 bra BB8_273;

cvt.u64.u32	%rd1391, %r94;
add.s64 %rd1393, %rd59, %rd1391;
ld.shared.u8 %rs212, [%rd1393];
setp.ne.s16	%p218, %rs212, 0;
@%p218 bra BB8_275;

BB8_273:
cvt.u64.u32	%rd1394, %r555;
add.s64 %rd1396, %rd59, %rd1394;
ld.shared.u8 %rs6, [%rd1396];
setp.eq.s16	%p219, %rs6, 0;
@%p219 bra BB8_275;

cvt.u64.u32	%rd1397, %r94;
st.shared.u32 [%rd452], %r242;
st.shared.u32 [%rd450], %r243;
mul.wide.u32 %rd1404, %r94, 8;
add.s64 %rd1406, %rd58, %rd1404;
ld.shared.u64 %rd1407, [%rd1406];
mul.wide.u32 %rd1408, %r555, 8;
add.s64 %rd1409, %rd58, %rd1408;
ld.shared.u64 %rd1410, [%rd1409];
st.shared.u64 [%rd1406], %rd1410;
st.shared.u64 [%rd1409], %rd1407;
add.s64 %rd1412, %rd59, %rd1397;
ld.shared.u8 %rs213, [%rd1412];
st.shared.u8 [%rd1412], %rs6;
st.shared.u8 [%rd1396], %rs213;

BB8_275:
bar.sync 0;
ld.shared.u32 %r244, [%rd318];
ld.shared.u32 %r245, [%rd320];
setp.le.s32	%p220, %r245, %r244;
@%p220 bra BB8_277;

cvt.u64.u32	%rd1419, %r72;
add.s64 %rd1421, %rd59, %rd1419;
ld.shared.u8 %rs214, [%rd1421];
setp.ne.s16	%p221, %rs214, 0;
@%p221 bra BB8_279;

BB8_277:
cvt.u64.u32	%rd1422, %r457;
add.s64 %rd1424, %rd59, %rd1422;
ld.shared.u8 %rs7, [%rd1424];
setp.eq.s16	%p222, %rs7, 0;
@%p222 bra BB8_279;

cvt.u64.u32	%rd1425, %r72;
st.shared.u32 [%rd320], %r244;
st.shared.u32 [%rd318], %r245;
mul.wide.u32 %rd1432, %r72, 8;
add.s64 %rd1434, %rd58, %rd1432;
ld.shared.u64 %rd1435, [%rd1434];
mul.wide.u32 %rd1436, %r457, 8;
add.s64 %rd1437, %rd58, %rd1436;
ld.shared.u64 %rd1438, [%rd1437];
st.shared.u64 [%rd1434], %rd1438;
st.shared.u64 [%rd1437], %rd1435;
add.s64 %rd1440, %rd59, %rd1425;
ld.shared.u8 %rs215, [%rd1440];
st.shared.u8 [%rd1440], %rs7;
st.shared.u8 [%rd1424], %rs215;

BB8_279:
bar.sync 0;
ld.shared.u32 %r246, [%rd214];
ld.shared.u32 %r247, [%rd216];
setp.le.s32	%p223, %r247, %r246;
@%p223 bra BB8_281;

cvt.u64.u32	%rd1447, %r54;
add.s64 %rd1449, %rd59, %rd1447;
ld.shared.u8 %rs216, [%rd1449];
setp.ne.s16	%p224, %rs216, 0;
@%p224 bra BB8_283;

BB8_281:
cvt.u64.u32	%rd1450, %r381;
add.s64 %rd1452, %rd59, %rd1450;
ld.shared.u8 %rs8, [%rd1452];
setp.eq.s16	%p225, %rs8, 0;
@%p225 bra BB8_283;

cvt.u64.u32	%rd1453, %r54;
st.shared.u32 [%rd216], %r246;
st.shared.u32 [%rd214], %r247;
mul.wide.u32 %rd1460, %r54, 8;
add.s64 %rd1462, %rd58, %rd1460;
ld.shared.u64 %rd1463, [%rd1462];
mul.wide.u32 %rd1464, %r381, 8;
add.s64 %rd1465, %rd58, %rd1464;
ld.shared.u64 %rd1466, [%rd1465];
st.shared.u64 [%rd1462], %rd1466;
st.shared.u64 [%rd1465], %rd1463;
add.s64 %rd1468, %rd59, %rd1453;
ld.shared.u8 %rs217, [%rd1468];
st.shared.u8 [%rd1468], %rs8;
st.shared.u8 [%rd1452], %rs217;

BB8_283:
bar.sync 0;
ld.shared.u32 %r248, [%rd138];
ld.shared.u32 %r249, [%rd140];
setp.le.s32	%p226, %r249, %r248;
@%p226 bra BB8_285;

cvt.u64.u32	%rd1475, %r40;
add.s64 %rd1477, %rd59, %rd1475;
ld.shared.u8 %rs218, [%rd1477];
setp.ne.s16	%p227, %rs218, 0;
@%p227 bra BB8_287;

BB8_285:
cvt.u64.u32	%rd1478, %r327;
add.s64 %rd1480, %rd59, %rd1478;
ld.shared.u8 %rs9, [%rd1480];
setp.eq.s16	%p228, %rs9, 0;
@%p228 bra BB8_287;

cvt.u64.u32	%rd1481, %r40;
st.shared.u32 [%rd140], %r248;
st.shared.u32 [%rd138], %r249;
mul.wide.u32 %rd1488, %r40, 8;
add.s64 %rd1490, %rd58, %rd1488;
ld.shared.u64 %rd1491, [%rd1490];
mul.wide.u32 %rd1492, %r327, 8;
add.s64 %rd1493, %rd58, %rd1492;
ld.shared.u64 %rd1494, [%rd1493];
st.shared.u64 [%rd1490], %rd1494;
st.shared.u64 [%rd1493], %rd1491;
add.s64 %rd1496, %rd59, %rd1481;
ld.shared.u8 %rs219, [%rd1496];
st.shared.u8 [%rd1496], %rs9;
st.shared.u8 [%rd1480], %rs219;

BB8_287:
bar.sync 0;
ld.shared.u32 %r250, [%rd90];
ld.shared.u32 %r251, [%rd92];
setp.le.s32	%p229, %r251, %r250;
@%p229 bra BB8_289;

cvt.u64.u32	%rd1503, %r30;
add.s64 %rd1505, %rd59, %rd1503;
ld.shared.u8 %rs220, [%rd1505];
setp.ne.s16	%p230, %rs220, 0;
@%p230 bra BB8_291;

BB8_289:
cvt.u64.u32	%rd1506, %r295;
add.s64 %rd1508, %rd59, %rd1506;
ld.shared.u8 %rs10, [%rd1508];
setp.eq.s16	%p231, %rs10, 0;
@%p231 bra BB8_291;

cvt.u64.u32	%rd1509, %r30;
st.shared.u32 [%rd92], %r250;
st.shared.u32 [%rd90], %r251;
mul.wide.u32 %rd1516, %r30, 8;
add.s64 %rd1518, %rd58, %rd1516;
ld.shared.u64 %rd1519, [%rd1518];
mul.wide.u32 %rd1520, %r295, 8;
add.s64 %rd1521, %rd58, %rd1520;
ld.shared.u64 %rd1522, [%rd1521];
st.shared.u64 [%rd1518], %rd1522;
st.shared.u64 [%rd1521], %rd1519;
add.s64 %rd1524, %rd59, %rd1509;
ld.shared.u8 %rs221, [%rd1524];
st.shared.u8 [%rd1524], %rs10;
st.shared.u8 [%rd1508], %rs221;

BB8_291:
bar.sync 0;
ld.shared.u32 %r252, [%rd70+4];
ld.shared.u32 %r253, [%rd70];
setp.le.s32	%p232, %r253, %r252;
@%p232 bra BB8_293;

shl.b32 %r1374, %r16, 1;
cvt.u64.u32	%rd1529, %r1374;
add.s64 %rd1531, %rd59, %rd1529;
ld.shared.u8 %rs222, [%rd1531];
setp.ne.s16	%p233, %rs222, 0;
@%p233 bra BB8_295;

BB8_293:
shl.b32 %r1372, %r16, 1;
cvt.u64.u32	%rd1532, %r1372;
add.s64 %rd1534, %rd59, %rd1532;
ld.shared.u8 %rs11, [%rd1534+1];
setp.eq.s16	%p234, %rs11, 0;
@%p234 bra BB8_295;

shl.b32 %r1373, %r16, 1;
st.shared.u32 [%rd70], %r252;
st.shared.u32 [%rd70+4], %r253;
mul.wide.u32 %rd1539, %r1373, 8;
add.s64 %rd1541, %rd58, %rd1539;
ld.shared.u64 %rd1542, [%rd1541];
ld.shared.u64 %rd1543, [%rd1541+8];
st.shared.u64 [%rd1541], %rd1543;
st.shared.u64 [%rd1541+8], %rd1542;
ld.shared.u8 %rs223, [%rd1534];
st.shared.u8 [%rd1534], %rs11;
st.shared.u8 [%rd1534+1], %rs223;

BB8_295:
ld.param.u32 %r1364, [_Z20bitonicSortKVInPlaceIilLi2ELin1E6GTCompIiEjLi2048EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_2];
setp.lt.u32	%p236, %r16, %r1364;
bar.sync 0;
@!%p236 bra BB8_297;
bra.uni BB8_296;

BB8_296:
ld.param.u32 %r1371, [_Z20bitonicSortKVInPlaceIilLi2ELin1E6GTCompIiEjLi2048EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_5];
ld.param.u32 %r1370, [_Z20bitonicSortKVInPlaceIilLi2ELin1E6GTCompIiEjLi2048EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_3];
ld.shared.u32 %r1354, [%rd11];
mad.lo.s32 %r1355, %r16, %r1370, %r4;
cvta.to.global.u64 %rd1549, %rd8;
mul.wide.u32 %rd1550, %r1355, 4;
add.s64 %rd1551, %rd1549, %rd1550;
st.global.u32 [%rd1551], %r1354;
ld.shared.u64 %rd1555, [%rd12];
ld.local.u64 %rd1556, [%rd2];
cvta.to.global.u64 %rd1557, %rd1556;
mad.lo.s32 %r1356, %r16, %r1371, %r15;
mul.wide.u32 %rd1558, %r1356, 8;
add.s64 %rd1559, %rd1557, %rd1558;
st.global.u64 [%rd1559], %rd1555;

BB8_297:
ld.param.u32 %r1366, [_Z20bitonicSortKVInPlaceIilLi2ELin1E6GTCompIiEjLi2048EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_2];
add.s32 %r1365, %r16, 1024;
setp.ge.u32	%p237, %r1365, %r1366;
@%p237 bra BB8_299;

add.s32 %r1369, %r16, 1024;
ld.param.u32 %r1368, [_Z20bitonicSortKVInPlaceIilLi2ELin1E6GTCompIiEjLi2048EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_5];
ld.param.u32 %r1367, [_Z20bitonicSortKVInPlaceIilLi2ELin1E6GTCompIiEjLi2048EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_3];
ld.shared.u32 %r1360, [%rd11+4096];
mad.lo.s32 %r1362, %r1369, %r1367, %r4;
cvta.to.global.u64 %rd1563, %rd8;
mul.wide.u32 %rd1564, %r1362, 4;
add.s64 %rd1565, %rd1563, %rd1564;
st.global.u32 [%rd1565], %r1360;
ld.shared.u64 %rd1569, [%rd12+8192];
ld.local.u64 %rd1570, [%rd2];
cvta.to.global.u64 %rd1571, %rd1570;
mad.lo.s32 %r1363, %r1369, %r1368, %r15;
mul.wide.u32 %rd1572, %r1363, 8;
add.s64 %rd1573, %rd1571, %rd1572;
st.global.u64 [%rd1573], %rd1569;

BB8_299:
ret;
}


.visible .entry _Z20bitonicSortKVInPlaceIilLi2ELin1E6LTCompIiEjLi2048EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3_(
.param .align 8 .b8 _Z20bitonicSortKVInPlaceIilLi2ELin1E6LTCompIiEjLi2048EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_0[216],
.param .u32 _Z20bitonicSortKVInPlaceIilLi2ELin1E6LTCompIiEjLi2048EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_1,
.param .u32 _Z20bitonicSortKVInPlaceIilLi2ELin1E6LTCompIiEjLi2048EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_2,
.param .u32 _Z20bitonicSortKVInPlaceIilLi2ELin1E6LTCompIiEjLi2048EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_3,
.param .align 8 .b8 _Z20bitonicSortKVInPlaceIilLi2ELin1E6LTCompIiEjLi2048EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_4[216],
.param .u32 _Z20bitonicSortKVInPlaceIilLi2ELin1E6LTCompIiEjLi2048EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_5,
.param .align 1 .b8 _Z20bitonicSortKVInPlaceIilLi2ELin1E6LTCompIiEjLi2048EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_6[1]
)
.maxntid 1024, 1, 1
{
.local .align 8 .b8 __local_depot9[216];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<238>;
.reg .b16 %rs<224>;
.reg .b32 %r<1433>;
.reg .b64 %rd<1579>;

	.shared .align 4 .b8 _Z20bitonicSortKVInPlaceIilLi2ELin1E6LTCompIiEjLi2048EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3_$__cuda_local_var_181271_29_non_const_sharedKeys[8192];

	.shared .align 8 .b8 _Z20bitonicSortKVInPlaceIilLi2ELin1E6LTCompIiEjLi2048EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3_$__cuda_local_var_181272_29_non_const_sharedValues[16384];

	.shared .align 1 .b8 _Z20bitonicSortKVInPlaceIilLi2ELin1E6LTCompIiEjLi2048EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3_$__cuda_local_var_181273_32_non_const_sharedValid[2048];

mov.u64 %rd1578, __local_depot9;
cvta.local.u64 %SP, %rd1578;
ld.param.u32 %r254, [_Z20bitonicSortKVInPlaceIilLi2ELin1E6LTCompIiEjLi2048EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_1];
ld.param.u32 %r255, [_Z20bitonicSortKVInPlaceIilLi2ELin1E6LTCompIiEjLi2048EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_2];
ld.param.u32 %r256, [_Z20bitonicSortKVInPlaceIilLi2ELin1E6LTCompIiEjLi2048EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_3];
ld.param.u32 %r257, [_Z20bitonicSortKVInPlaceIilLi2ELin1E6LTCompIiEjLi2048EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_5];
mov.u64 %rd1, _Z20bitonicSortKVInPlaceIilLi2ELin1E6LTCompIiEjLi2048EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_0;
mov.u64 %rd3, _Z20bitonicSortKVInPlaceIilLi2ELin1E6LTCompIiEjLi2048EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_4;
add.u64 %rd40, %SP, 0;
cvta.to.local.u64 %rd2, %rd40;
mov.u32 %r1376, 0;
mov.pred %p4, 0;
@%p4 bra BB9_2;

BB9_1:
mul.wide.s32 %rd41, %r1376, 8;
add.s64 %rd42, %rd3, %rd41;
ld.param.u64 %rd43, [%rd42];
add.s64 %rd44, %rd2, %rd41;
st.local.u64 [%rd44], %rd43;
add.s32 %r1376, %r1376, 1;
setp.lt.u32	%p5, %r1376, 27;
@%p5 bra BB9_1;

BB9_2:
mov.u32 %r259, %nctaid.y;
mov.u32 %r260, %ctaid.z;
mov.u32 %r261, %ctaid.y;
mad.lo.s32 %r262, %r259, %r260, %r261;
mov.u32 %r263, %nctaid.x;
mov.u32 %r264, %ctaid.x;
mad.lo.s32 %r1378, %r262, %r263, %r264;
setp.ge.u32	%p6, %r1378, %r254;
@%p6 bra BB9_299;

ld.param.u32 %r266, [%rd1+12];
ld.param.u32 %r267, [%rd1+112];
rem.u32 %r268, %r1378, %r266;
mul.lo.s32 %r269, %r267, %r268;
div.u32 %r270, %r1378, %r266;
ld.param.u32 %r271, [%rd1+108];
mad.lo.s32 %r4, %r271, %r270, %r269;
ld.local.u32 %r5, [%rd2+208];
add.s32 %r1377, %r5, -1;
mov.u32 %r265, 0;
setp.lt.s32	%p7, %r1377, 1;
mov.u32 %r1382, %r265;
@%p7 bra BB9_6;

mul.wide.s32 %rd45, %r5, 4;
add.s64 %rd1575, %rd2, %rd45;
mov.u32 %r1383, 0;

BB9_5:
ld.local.u32 %r273, [%rd1575+4];
rem.u32 %r274, %r1378, %r273;
ld.local.u32 %r275, [%rd1575+104];
mad.lo.s32 %r1383, %r275, %r274, %r1383;
div.u32 %r1378, %r1378, %r273;
add.s64 %rd1575, %rd1575, -4;
add.s32 %r1377, %r1377, -1;
setp.gt.s32	%p8, %r1377, 0;
mov.u32 %r1379, %r1383;
mov.u32 %r1382, %r1379;
@%p8 bra BB9_5;

BB9_6:
mov.u32 %r14, %r1382;
ld.param.u64 %rd8, [%rd1];
ld.local.u32 %r277, [%rd2+108];
mad.lo.s32 %r15, %r277, %r1378, %r14;
mov.u32 %r16, %tid.x;
add.s32 %r17, %r16, 1024;
setp.lt.u32	%p1, %r16, %r255;
setp.ge.u32	%p9, %r16, %r255;
mov.u32 %r1381, %r265;
@%p9 bra BB9_8;

cvta.to.global.u64 %rd46, %rd8;
mad.lo.s32 %r278, %r16, %r256, %r4;
mul.wide.u32 %rd47, %r278, 4;
add.s64 %rd48, %rd46, %rd47;
ld.global.u32 %r1381, [%rd48];

BB9_8:
mov.u64 %rd1576, 0;
@%p9 bra BB9_10;

ld.local.u64 %rd50, [%rd2];
cvta.to.global.u64 %rd51, %rd50;
mad.lo.s32 %r279, %r16, %r257, %r15;
mul.wide.u32 %rd52, %r279, 8;
add.s64 %rd53, %rd51, %rd52;
ld.global.u64 %rd1576, [%rd53];

BB9_10:
selp.u16	%rs12, 1, 0, %p1;
cvt.s64.s32	%rd54, %r16;
mul.wide.s32 %rd55, %r16, 4;
mov.u64 %rd56, _Z20bitonicSortKVInPlaceIilLi2ELin1E6LTCompIiEjLi2048EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3_$__cuda_local_var_181271_29_non_const_sharedKeys;
add.s64 %rd11, %rd56, %rd55;
st.shared.u32 [%rd11], %r1381;
mul.wide.s32 %rd57, %r16, 8;
mov.u64 %rd58, _Z20bitonicSortKVInPlaceIilLi2ELin1E6LTCompIiEjLi2048EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3_$__cuda_local_var_181272_29_non_const_sharedValues;
add.s64 %rd12, %rd58, %rd57;
st.shared.u64 [%rd12], %rd1576;
mov.u64 %rd59, _Z20bitonicSortKVInPlaceIilLi2ELin1E6LTCompIiEjLi2048EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3_$__cuda_local_var_181273_32_non_const_sharedValid;
add.s64 %rd13, %rd59, %rd54;
st.shared.u8 [%rd13], %rs12;
setp.lt.u32	%p2, %r17, %r255;
mov.u32 %r1384, 0;
setp.ge.u32	%p11, %r17, %r255;
@%p11 bra BB9_12;

cvta.to.global.u64 %rd60, %rd8;
mad.lo.s32 %r281, %r17, %r256, %r4;
mul.wide.u32 %rd61, %r281, 4;
add.s64 %rd62, %rd60, %rd61;
ld.global.u32 %r1384, [%rd62];

BB9_12:
mov.u64 %rd1577, 0;
@%p11 bra BB9_14;

ld.local.u64 %rd64, [%rd2];
cvta.to.global.u64 %rd65, %rd64;
mad.lo.s32 %r282, %r17, %r257, %r15;
mul.wide.u32 %rd66, %r282, 8;
add.s64 %rd67, %rd65, %rd66;
ld.global.u64 %rd1577, [%rd67];

BB9_14:
selp.u16	%rs13, 1, 0, %p2;
st.shared.u32 [%rd11+4096], %r1384;
st.shared.u64 [%rd12+8192], %rd1577;
st.shared.u8 [%rd13+1024], %rs13;
bar.sync 0;
shl.b32 %r283, %r16, 1;
mul.wide.u32 %rd68, %r283, 4;
add.s64 %rd70, %rd56, %rd68;
ld.shared.u32 %r22, [%rd70+4];
ld.shared.u32 %r23, [%rd70];
setp.ge.s32	%p13, %r23, %r22;
@%p13 bra BB9_16;

cvt.u64.u32	%rd71, %r283;
add.s64 %rd73, %rd59, %rd71;
ld.shared.u8 %rs14, [%rd73];
mov.u32 %r1385, 1;
setp.ne.s16	%p14, %rs14, 0;
@%p14 bra BB9_17;

BB9_16:
cvt.u64.u32	%rd74, %r283;
add.s64 %rd76, %rd59, %rd74;
ld.shared.u8 %rs15, [%rd76+1];
setp.eq.s16	%p15, %rs15, 0;
selp.u32	%r1385, 1, 0, %p15;

BB9_17:
and.b32 %r289, %r16, 1;
setp.ne.s32	%p16, %r1385, %r289;
@%p16 bra BB9_19;

mul.wide.u32 %rd77, %r283, 8;
add.s64 %rd79, %rd58, %rd77;
cvt.u64.u32	%rd80, %r283;
st.shared.u32 [%rd70], %r22;
st.shared.u32 [%rd70+4], %r23;
ld.shared.u64 %rd84, [%rd79];
ld.shared.u64 %rd85, [%rd79+8];
st.shared.u64 [%rd79], %rd85;
st.shared.u64 [%rd79+8], %rd84;
add.s64 %rd87, %rd59, %rd80;
ld.shared.u8 %rs16, [%rd87];
ld.shared.u8 %rs17, [%rd87+1];
st.shared.u8 [%rd87], %rs17;
st.shared.u8 [%rd87+1], %rs16;

BB9_19:
bar.sync 0;
sub.s32 %r30, %r283, %r289;
add.s32 %r295, %r30, 2;
mul.wide.u32 %rd88, %r295, 4;
add.s64 %rd90, %rd56, %rd88;
mul.wide.u32 %rd91, %r30, 4;
add.s64 %rd92, %rd56, %rd91;
ld.shared.u32 %r28, [%rd90];
ld.shared.u32 %r29, [%rd92];
setp.ge.s32	%p17, %r29, %r28;
@%p17 bra BB9_21;

cvt.u64.u32	%rd93, %r30;
add.s64 %rd95, %rd59, %rd93;
ld.shared.u8 %rs18, [%rd95];
mov.u32 %r1386, 1;
setp.ne.s16	%p18, %rs18, 0;
@%p18 bra BB9_22;

BB9_21:
cvt.u64.u32	%rd96, %r295;
add.s64 %rd98, %rd59, %rd96;
ld.shared.u8 %rs19, [%rd98];
setp.eq.s16	%p19, %rs19, 0;
selp.u32	%r1386, 1, 0, %p19;

BB9_22:
bfe.u32 %r307, %r16, 1, 1;
setp.ne.s32	%p20, %r1386, %r307;
@%p20 bra BB9_24;

mul.wide.u32 %rd99, %r30, 8;
add.s64 %rd101, %rd58, %rd99;
mul.wide.u32 %rd102, %r295, 8;
add.s64 %rd103, %rd58, %rd102;
cvt.u64.u32	%rd104, %r30;
st.shared.u32 [%rd92], %r28;
cvt.u64.u32	%rd108, %r295;
st.shared.u32 [%rd90], %r29;
ld.shared.u64 %rd111, [%rd101];
ld.shared.u64 %rd112, [%rd103];
st.shared.u64 [%rd101], %rd112;
st.shared.u64 [%rd103], %rd111;
add.s64 %rd114, %rd59, %rd104;
ld.shared.u8 %rs20, [%rd114];
add.s64 %rd115, %rd59, %rd108;
ld.shared.u8 %rs21, [%rd115];
st.shared.u8 [%rd114], %rs21;
st.shared.u8 [%rd115], %rs20;

BB9_24:
bar.sync 0;
ld.shared.u32 %r33, [%rd70+4];
ld.shared.u32 %r34, [%rd70];
setp.ge.s32	%p21, %r34, %r33;
@%p21 bra BB9_26;

cvt.u64.u32	%rd119, %r283;
add.s64 %rd121, %rd59, %rd119;
ld.shared.u8 %rs22, [%rd121];
mov.u32 %r1387, 1;
setp.ne.s16	%p22, %rs22, 0;
@%p22 bra BB9_27;

BB9_26:
cvt.u64.u32	%rd122, %r283;
add.s64 %rd124, %rd59, %rd122;
ld.shared.u8 %rs23, [%rd124+1];
setp.eq.s16	%p23, %rs23, 0;
selp.u32	%r1387, 1, 0, %p23;

BB9_27:
bfe.u32 %r322, %r16, 1, 1;
setp.ne.s32	%p24, %r1387, %r322;
@%p24 bra BB9_29;

cvt.u64.u32	%rd125, %r283;
st.shared.u32 [%rd70], %r33;
st.shared.u32 [%rd70+4], %r34;
mul.wide.u32 %rd129, %r283, 8;
add.s64 %rd131, %rd58, %rd129;
ld.shared.u64 %rd132, [%rd131];
ld.shared.u64 %rd133, [%rd131+8];
st.shared.u64 [%rd131], %rd133;
st.shared.u64 [%rd131+8], %rd132;
add.s64 %rd135, %rd59, %rd125;
ld.shared.u8 %rs24, [%rd135];
ld.shared.u8 %rs25, [%rd135+1];
st.shared.u8 [%rd135], %rs25;
st.shared.u8 [%rd135+1], %rs24;

BB9_29:
bar.sync 0;
and.b32 %r325, %r16, 3;
sub.s32 %r40, %r283, %r325;
add.s32 %r327, %r40, 4;
mul.wide.u32 %rd136, %r327, 4;
add.s64 %rd138, %rd56, %rd136;
mul.wide.u32 %rd139, %r40, 4;
add.s64 %rd140, %rd56, %rd139;
ld.shared.u32 %r38, [%rd138];
ld.shared.u32 %r39, [%rd140];
setp.ge.s32	%p25, %r39, %r38;
@%p25 bra BB9_31;

cvt.u64.u32	%rd141, %r40;
add.s64 %rd143, %rd59, %rd141;
ld.shared.u8 %rs26, [%rd143];
mov.u32 %r1388, 1;
setp.ne.s16	%p26, %rs26, 0;
@%p26 bra BB9_32;

BB9_31:
cvt.u64.u32	%rd144, %r327;
add.s64 %rd146, %rd59, %rd144;
ld.shared.u8 %rs27, [%rd146];
setp.eq.s16	%p27, %rs27, 0;
selp.u32	%r1388, 1, 0, %p27;

BB9_32:
bfe.u32 %r339, %r16, 2, 1;
setp.ne.s32	%p28, %r1388, %r339;
@%p28 bra BB9_34;

mul.wide.u32 %rd147, %r40, 8;
add.s64 %rd149, %rd58, %rd147;
mul.wide.u32 %rd150, %r327, 8;
add.s64 %rd151, %rd58, %rd150;
cvt.u64.u32	%rd152, %r40;
st.shared.u32 [%rd140], %r38;
cvt.u64.u32	%rd156, %r327;
st.shared.u32 [%rd138], %r39;
ld.shared.u64 %rd159, [%rd149];
ld.shared.u64 %rd160, [%rd151];
st.shared.u64 [%rd149], %rd160;
st.shared.u64 [%rd151], %rd159;
add.s64 %rd162, %rd59, %rd152;
ld.shared.u8 %rs28, [%rd162];
add.s64 %rd163, %rd59, %rd156;
ld.shared.u8 %rs29, [%rd163];
st.shared.u8 [%rd162], %rs29;
st.shared.u8 [%rd163], %rs28;

BB9_34:
bar.sync 0;
ld.shared.u32 %r43, [%rd90];
ld.shared.u32 %r44, [%rd92];
setp.ge.s32	%p29, %r44, %r43;
@%p29 bra BB9_36;

cvt.u64.u32	%rd169, %r30;
add.s64 %rd171, %rd59, %rd169;
ld.shared.u8 %rs30, [%rd171];
mov.u32 %r1389, 1;
setp.ne.s16	%p30, %rs30, 0;
@%p30 bra BB9_37;

BB9_36:
cvt.u64.u32	%rd172, %r295;
add.s64 %rd174, %rd59, %rd172;
ld.shared.u8 %rs31, [%rd174];
setp.eq.s16	%p31, %rs31, 0;
selp.u32	%r1389, 1, 0, %p31;

BB9_37:
bfe.u32 %r362, %r16, 2, 1;
setp.ne.s32	%p32, %r1389, %r362;
@%p32 bra BB9_39;

cvt.u64.u32	%rd175, %r30;
st.shared.u32 [%rd92], %r43;
cvt.u64.u32	%rd179, %r295;
st.shared.u32 [%rd90], %r44;
mul.wide.u32 %rd182, %r30, 8;
add.s64 %rd184, %rd58, %rd182;
ld.shared.u64 %rd185, [%rd184];
mul.wide.u32 %rd186, %r295, 8;
add.s64 %rd187, %rd58, %rd186;
ld.shared.u64 %rd188, [%rd187];
st.shared.u64 [%rd184], %rd188;
st.shared.u64 [%rd187], %rd185;
add.s64 %rd190, %rd59, %rd175;
ld.shared.u8 %rs32, [%rd190];
add.s64 %rd191, %rd59, %rd179;
ld.shared.u8 %rs33, [%rd191];
st.shared.u8 [%rd190], %rs33;
st.shared.u8 [%rd191], %rs32;

BB9_39:
bar.sync 0;
ld.shared.u32 %r47, [%rd70+4];
ld.shared.u32 %r48, [%rd70];
setp.ge.s32	%p33, %r48, %r47;
@%p33 bra BB9_41;

cvt.u64.u32	%rd195, %r283;
add.s64 %rd197, %rd59, %rd195;
ld.shared.u8 %rs34, [%rd197];
mov.u32 %r1390, 1;
setp.ne.s16	%p34, %rs34, 0;
@%p34 bra BB9_42;

BB9_41:
cvt.u64.u32	%rd198, %r283;
add.s64 %rd200, %rd59, %rd198;
ld.shared.u8 %rs35, [%rd200+1];
setp.eq.s16	%p35, %rs35, 0;
selp.u32	%r1390, 1, 0, %p35;

BB9_42:
bfe.u32 %r376, %r16, 2, 1;
setp.ne.s32	%p36, %r1390, %r376;
@%p36 bra BB9_44;

cvt.u64.u32	%rd201, %r283;
st.shared.u32 [%rd70], %r47;
st.shared.u32 [%rd70+4], %r48;
mul.wide.u32 %rd205, %r283, 8;
add.s64 %rd207, %rd58, %rd205;
ld.shared.u64 %rd208, [%rd207];
ld.shared.u64 %rd209, [%rd207+8];
st.shared.u64 [%rd207], %rd209;
st.shared.u64 [%rd207+8], %rd208;
add.s64 %rd211, %rd59, %rd201;
ld.shared.u8 %rs36, [%rd211];
ld.shared.u8 %rs37, [%rd211+1];
st.shared.u8 [%rd211], %rs37;
st.shared.u8 [%rd211+1], %rs36;

BB9_44:
bar.sync 0;
and.b32 %r379, %r16, 7;
sub.s32 %r54, %r283, %r379;
add.s32 %r381, %r54, 8;
mul.wide.u32 %rd212, %r381, 4;
add.s64 %rd214, %rd56, %rd212;
mul.wide.u32 %rd215, %r54, 4;
add.s64 %rd216, %rd56, %rd215;
ld.shared.u32 %r52, [%rd214];
ld.shared.u32 %r53, [%rd216];
setp.ge.s32	%p37, %r53, %r52;
@%p37 bra BB9_46;

cvt.u64.u32	%rd217, %r54;
add.s64 %rd219, %rd59, %rd217;
ld.shared.u8 %rs38, [%rd219];
mov.u32 %r1391, 1;
setp.ne.s16	%p38, %rs38, 0;
@%p38 bra BB9_47;

BB9_46:
cvt.u64.u32	%rd220, %r381;
add.s64 %rd222, %rd59, %rd220;
ld.shared.u8 %rs39, [%rd222];
setp.eq.s16	%p39, %rs39, 0;
selp.u32	%r1391, 1, 0, %p39;

BB9_47:
bfe.u32 %r393, %r16, 3, 1;
setp.ne.s32	%p40, %r1391, %r393;
@%p40 bra BB9_49;

mul.wide.u32 %rd223, %r54, 8;
add.s64 %rd225, %rd58, %rd223;
mul.wide.u32 %rd226, %r381, 8;
add.s64 %rd227, %rd58, %rd226;
cvt.u64.u32	%rd228, %r54;
st.shared.u32 [%rd216], %r52;
cvt.u64.u32	%rd232, %r381;
st.shared.u32 [%rd214], %r53;
ld.shared.u64 %rd235, [%rd225];
ld.shared.u64 %rd236, [%rd227];
st.shared.u64 [%rd225], %rd236;
st.shared.u64 [%rd227], %rd235;
add.s64 %rd238, %rd59, %rd228;
ld.shared.u8 %rs40, [%rd238];
add.s64 %rd239, %rd59, %rd232;
ld.shared.u8 %rs41, [%rd239];
st.shared.u8 [%rd238], %rs41;
st.shared.u8 [%rd239], %rs40;

BB9_49:
bar.sync 0;
ld.shared.u32 %r57, [%rd138];
ld.shared.u32 %r58, [%rd140];
setp.ge.s32	%p41, %r58, %r57;
@%p41 bra BB9_51;

cvt.u64.u32	%rd245, %r40;
add.s64 %rd247, %rd59, %rd245;
ld.shared.u8 %rs42, [%rd247];
mov.u32 %r1392, 1;
setp.ne.s16	%p42, %rs42, 0;
@%p42 bra BB9_52;

BB9_51:
cvt.u64.u32	%rd248, %r327;
add.s64 %rd250, %rd59, %rd248;
ld.shared.u8 %rs43, [%rd250];
setp.eq.s16	%p43, %rs43, 0;
selp.u32	%r1392, 1, 0, %p43;

BB9_52:
bfe.u32 %r416, %r16, 3, 1;
setp.ne.s32	%p44, %r1392, %r416;
@%p44 bra BB9_54;

cvt.u64.u32	%rd251, %r40;
st.shared.u32 [%rd140], %r57;
cvt.u64.u32	%rd255, %r327;
st.shared.u32 [%rd138], %r58;
mul.wide.u32 %rd258, %r40, 8;
add.s64 %rd260, %rd58, %rd258;
ld.shared.u64 %rd261, [%rd260];
mul.wide.u32 %rd262, %r327, 8;
add.s64 %rd263, %rd58, %rd262;
ld.shared.u64 %rd264, [%rd263];
st.shared.u64 [%rd260], %rd264;
st.shared.u64 [%rd263], %rd261;
add.s64 %rd266, %rd59, %rd251;
ld.shared.u8 %rs44, [%rd266];
add.s64 %rd267, %rd59, %rd255;
ld.shared.u8 %rs45, [%rd267];
st.shared.u8 [%rd266], %rs45;
st.shared.u8 [%rd267], %rs44;

BB9_54:
bar.sync 0;
ld.shared.u32 %r61, [%rd90];
ld.shared.u32 %r62, [%rd92];
setp.ge.s32	%p45, %r62, %r61;
@%p45 bra BB9_56;

cvt.u64.u32	%rd273, %r30;
add.s64 %rd275, %rd59, %rd273;
ld.shared.u8 %rs46, [%rd275];
mov.u32 %r1393, 1;
setp.ne.s16	%p46, %rs46, 0;
@%p46 bra BB9_57;

BB9_56:
cvt.u64.u32	%rd276, %r295;
add.s64 %rd278, %rd59, %rd276;
ld.shared.u8 %rs47, [%rd278];
setp.eq.s16	%p47, %rs47, 0;
selp.u32	%r1393, 1, 0, %p47;

BB9_57:
bfe.u32 %r438, %r16, 3, 1;
setp.ne.s32	%p48, %r1393, %r438;
@%p48 bra BB9_59;

cvt.u64.u32	%rd279, %r30;
st.shared.u32 [%rd92], %r61;
cvt.u64.u32	%rd283, %r295;
st.shared.u32 [%rd90], %r62;
mul.wide.u32 %rd286, %r30, 8;
add.s64 %rd288, %rd58, %rd286;
ld.shared.u64 %rd289, [%rd288];
mul.wide.u32 %rd290, %r295, 8;
add.s64 %rd291, %rd58, %rd290;
ld.shared.u64 %rd292, [%rd291];
st.shared.u64 [%rd288], %rd292;
st.shared.u64 [%rd291], %rd289;
add.s64 %rd294, %rd59, %rd279;
ld.shared.u8 %rs48, [%rd294];
add.s64 %rd295, %rd59, %rd283;
ld.shared.u8 %rs49, [%rd295];
st.shared.u8 [%rd294], %rs49;
st.shared.u8 [%rd295], %rs48;

BB9_59:
bar.sync 0;
ld.shared.u32 %r65, [%rd70+4];
ld.shared.u32 %r66, [%rd70];
setp.ge.s32	%p49, %r66, %r65;
@%p49 bra BB9_61;

cvt.u64.u32	%rd299, %r283;
add.s64 %rd301, %rd59, %rd299;
ld.shared.u8 %rs50, [%rd301];
mov.u32 %r1394, 1;
setp.ne.s16	%p50, %rs50, 0;
@%p50 bra BB9_62;

BB9_61:
cvt.u64.u32	%rd302, %r283;
add.s64 %rd304, %rd59, %rd302;
ld.shared.u8 %rs51, [%rd304+1];
setp.eq.s16	%p51, %rs51, 0;
selp.u32	%r1394, 1, 0, %p51;

BB9_62:
bfe.u32 %r452, %r16, 3, 1;
setp.ne.s32	%p52, %r1394, %r452;
@%p52 bra BB9_64;

cvt.u64.u32	%rd305, %r283;
st.shared.u32 [%rd70], %r65;
st.shared.u32 [%rd70+4], %r66;
mul.wide.u32 %rd309, %r283, 8;
add.s64 %rd311, %rd58, %rd309;
ld.shared.u64 %rd312, [%rd311];
ld.shared.u64 %rd313, [%rd311+8];
st.shared.u64 [%rd311], %rd313;
st.shared.u64 [%rd311+8], %rd312;
add.s64 %rd315, %rd59, %rd305;
ld.shared.u8 %rs52, [%rd315];
ld.shared.u8 %rs53, [%rd315+1];
st.shared.u8 [%rd315], %rs53;
st.shared.u8 [%rd315+1], %rs52;

BB9_64:
bar.sync 0;
and.b32 %r455, %r16, 15;
sub.s32 %r72, %r283, %r455;
add.s32 %r457, %r72, 16;
mul.wide.u32 %rd316, %r457, 4;
add.s64 %rd318, %rd56, %rd316;
mul.wide.u32 %rd319, %r72, 4;
add.s64 %rd320, %rd56, %rd319;
ld.shared.u32 %r70, [%rd318];
ld.shared.u32 %r71, [%rd320];
setp.ge.s32	%p53, %r71, %r70;
@%p53 bra BB9_66;

cvt.u64.u32	%rd321, %r72;
add.s64 %rd323, %rd59, %rd321;
ld.shared.u8 %rs54, [%rd323];
mov.u32 %r1395, 1;
setp.ne.s16	%p54, %rs54, 0;
@%p54 bra BB9_67;

BB9_66:
cvt.u64.u32	%rd324, %r457;
add.s64 %rd326, %rd59, %rd324;
ld.shared.u8 %rs55, [%rd326];
setp.eq.s16	%p55, %rs55, 0;
selp.u32	%r1395, 1, 0, %p55;

BB9_67:
bfe.u32 %r469, %r16, 4, 1;
setp.ne.s32	%p56, %r1395, %r469;
@%p56 bra BB9_69;

mul.wide.u32 %rd327, %r72, 8;
add.s64 %rd329, %rd58, %rd327;
mul.wide.u32 %rd330, %r457, 8;
add.s64 %rd331, %rd58, %rd330;
cvt.u64.u32	%rd332, %r72;
st.shared.u32 [%rd320], %r70;
cvt.u64.u32	%rd336, %r457;
st.shared.u32 [%rd318], %r71;
ld.shared.u64 %rd339, [%rd329];
ld.shared.u64 %rd340, [%rd331];
st.shared.u64 [%rd329], %rd340;
st.shared.u64 [%rd331], %rd339;
add.s64 %rd342, %rd59, %rd332;
ld.shared.u8 %rs56, [%rd342];
add.s64 %rd343, %rd59, %rd336;
ld.shared.u8 %rs57, [%rd343];
st.shared.u8 [%rd342], %rs57;
st.shared.u8 [%rd343], %rs56;

BB9_69:
bar.sync 0;
ld.shared.u32 %r75, [%rd214];
ld.shared.u32 %r76, [%rd216];
setp.ge.s32	%p57, %r76, %r75;
@%p57 bra BB9_71;

cvt.u64.u32	%rd349, %r54;
add.s64 %rd351, %rd59, %rd349;
ld.shared.u8 %rs58, [%rd351];
mov.u32 %r1396, 1;
setp.ne.s16	%p58, %rs58, 0;
@%p58 bra BB9_72;

BB9_71:
cvt.u64.u32	%rd352, %r381;
add.s64 %rd354, %rd59, %rd352;
ld.shared.u8 %rs59, [%rd354];
setp.eq.s16	%p59, %rs59, 0;
selp.u32	%r1396, 1, 0, %p59;

BB9_72:
bfe.u32 %r492, %r16, 4, 1;
setp.ne.s32	%p60, %r1396, %r492;
@%p60 bra BB9_74;

cvt.u64.u32	%rd355, %r54;
st.shared.u32 [%rd216], %r75;
cvt.u64.u32	%rd359, %r381;
st.shared.u32 [%rd214], %r76;
mul.wide.u32 %rd362, %r54, 8;
add.s64 %rd364, %rd58, %rd362;
ld.shared.u64 %rd365, [%rd364];
mul.wide.u32 %rd366, %r381, 8;
add.s64 %rd367, %rd58, %rd366;
ld.shared.u64 %rd368, [%rd367];
st.shared.u64 [%rd364], %rd368;
st.shared.u64 [%rd367], %rd365;
add.s64 %rd370, %rd59, %rd355;
ld.shared.u8 %rs60, [%rd370];
add.s64 %rd371, %rd59, %rd359;
ld.shared.u8 %rs61, [%rd371];
st.shared.u8 [%rd370], %rs61;
st.shared.u8 [%rd371], %rs60;

BB9_74:
bar.sync 0;
ld.shared.u32 %r79, [%rd138];
ld.shared.u32 %r80, [%rd140];
setp.ge.s32	%p61, %r80, %r79;
@%p61 bra BB9_76;

cvt.u64.u32	%rd377, %r40;
add.s64 %rd379, %rd59, %rd377;
ld.shared.u8 %rs62, [%rd379];
mov.u32 %r1397, 1;
setp.ne.s16	%p62, %rs62, 0;
@%p62 bra BB9_77;

BB9_76:
cvt.u64.u32	%rd380, %r327;
add.s64 %rd382, %rd59, %rd380;
ld.shared.u8 %rs63, [%rd382];
setp.eq.s16	%p63, %rs63, 0;
selp.u32	%r1397, 1, 0, %p63;

BB9_77:
bfe.u32 %r514, %r16, 4, 1;
setp.ne.s32	%p64, %r1397, %r514;
@%p64 bra BB9_79;

cvt.u64.u32	%rd383, %r40;
st.shared.u32 [%rd140], %r79;
cvt.u64.u32	%rd387, %r327;
st.shared.u32 [%rd138], %r80;
mul.wide.u32 %rd390, %r40, 8;
add.s64 %rd392, %rd58, %rd390;
ld.shared.u64 %rd393, [%rd392];
mul.wide.u32 %rd394, %r327, 8;
add.s64 %rd395, %rd58, %rd394;
ld.shared.u64 %rd396, [%rd395];
st.shared.u64 [%rd392], %rd396;
st.shared.u64 [%rd395], %rd393;
add.s64 %rd398, %rd59, %rd383;
ld.shared.u8 %rs64, [%rd398];
add.s64 %rd399, %rd59, %rd387;
ld.shared.u8 %rs65, [%rd399];
st.shared.u8 [%rd398], %rs65;
st.shared.u8 [%rd399], %rs64;

BB9_79:
bar.sync 0;
ld.shared.u32 %r83, [%rd90];
ld.shared.u32 %r84, [%rd92];
setp.ge.s32	%p65, %r84, %r83;
@%p65 bra BB9_81;

cvt.u64.u32	%rd405, %r30;
add.s64 %rd407, %rd59, %rd405;
ld.shared.u8 %rs66, [%rd407];
mov.u32 %r1398, 1;
setp.ne.s16	%p66, %rs66, 0;
@%p66 bra BB9_82;

BB9_81:
cvt.u64.u32	%rd408, %r295;
add.s64 %rd410, %rd59, %rd408;
ld.shared.u8 %rs67, [%rd410];
setp.eq.s16	%p67, %rs67, 0;
selp.u32	%r1398, 1, 0, %p67;

BB9_82:
bfe.u32 %r536, %r16, 4, 1;
setp.ne.s32	%p68, %r1398, %r536;
@%p68 bra BB9_84;

cvt.u64.u32	%rd411, %r30;
st.shared.u32 [%rd92], %r83;
cvt.u64.u32	%rd415, %r295;
st.shared.u32 [%rd90], %r84;
mul.wide.u32 %rd418, %r30, 8;
add.s64 %rd420, %rd58, %rd418;
ld.shared.u64 %rd421, [%rd420];
mul.wide.u32 %rd422, %r295, 8;
add.s64 %rd423, %rd58, %rd422;
ld.shared.u64 %rd424, [%rd423];
st.shared.u64 [%rd420], %rd424;
st.shared.u64 [%rd423], %rd421;
add.s64 %rd426, %rd59, %rd411;
ld.shared.u8 %rs68, [%rd426];
add.s64 %rd427, %rd59, %rd415;
ld.shared.u8 %rs69, [%rd427];
st.shared.u8 [%rd426], %rs69;
st.shared.u8 [%rd427], %rs68;

BB9_84:
bar.sync 0;
ld.shared.u32 %r87, [%rd70+4];
ld.shared.u32 %r88, [%rd70];
setp.ge.s32	%p69, %r88, %r87;
@%p69 bra BB9_86;

cvt.u64.u32	%rd431, %r283;
add.s64 %rd433, %rd59, %rd431;
ld.shared.u8 %rs70, [%rd433];
mov.u32 %r1399, 1;
setp.ne.s16	%p70, %rs70, 0;
@%p70 bra BB9_87;

BB9_86:
cvt.u64.u32	%rd434, %r283;
add.s64 %rd436, %rd59, %rd434;
ld.shared.u8 %rs71, [%rd436+1];
setp.eq.s16	%p71, %rs71, 0;
selp.u32	%r1399, 1, 0, %p71;

BB9_87:
bfe.u32 %r550, %r16, 4, 1;
setp.ne.s32	%p72, %r1399, %r550;
@%p72 bra BB9_89;

cvt.u64.u32	%rd437, %r283;
st.shared.u32 [%rd70], %r87;
st.shared.u32 [%rd70+4], %r88;
mul.wide.u32 %rd441, %r283, 8;
add.s64 %rd443, %rd58, %rd441;
ld.shared.u64 %rd444, [%rd443];
ld.shared.u64 %rd445, [%rd443+8];
st.shared.u64 [%rd443], %rd445;
st.shared.u64 [%rd443+8], %rd444;
add.s64 %rd447, %rd59, %rd437;
ld.shared.u8 %rs72, [%rd447];
ld.shared.u8 %rs73, [%rd447+1];
st.shared.u8 [%rd447], %rs73;
st.shared.u8 [%rd447+1], %rs72;

BB9_89:
bar.sync 0;
and.b32 %r553, %r16, 31;
sub.s32 %r94, %r283, %r553;
add.s32 %r555, %r94, 32;
mul.wide.u32 %rd448, %r555, 4;
add.s64 %rd450, %rd56, %rd448;
mul.wide.u32 %rd451, %r94, 4;
add.s64 %rd452, %rd56, %rd451;
ld.shared.u32 %r92, [%rd450];
ld.shared.u32 %r93, [%rd452];
setp.ge.s32	%p73, %r93, %r92;
@%p73 bra BB9_91;

cvt.u64.u32	%rd453, %r94;
add.s64 %rd455, %rd59, %rd453;
ld.shared.u8 %rs74, [%rd455];
mov.u32 %r1400, 1;
setp.ne.s16	%p74, %rs74, 0;
@%p74 bra BB9_92;

BB9_91:
cvt.u64.u32	%rd456, %r555;
add.s64 %rd458, %rd59, %rd456;
ld.shared.u8 %rs75, [%rd458];
setp.eq.s16	%p75, %rs75, 0;
selp.u32	%r1400, 1, 0, %p75;

BB9_92:
bfe.u32 %r567, %r16, 5, 1;
setp.ne.s32	%p76, %r1400, %r567;
@%p76 bra BB9_94;

mul.wide.u32 %rd459, %r94, 8;
add.s64 %rd461, %rd58, %rd459;
mul.wide.u32 %rd462, %r555, 8;
add.s64 %rd463, %rd58, %rd462;
cvt.u64.u32	%rd464, %r94;
st.shared.u32 [%rd452], %r92;
cvt.u64.u32	%rd468, %r555;
st.shared.u32 [%rd450], %r93;
ld.shared.u64 %rd471, [%rd461];
ld.shared.u64 %rd472, [%rd463];
st.shared.u64 [%rd461], %rd472;
st.shared.u64 [%rd463], %rd471;
add.s64 %rd474, %rd59, %rd464;
ld.shared.u8 %rs76, [%rd474];
add.s64 %rd475, %rd59, %rd468;
ld.shared.u8 %rs77, [%rd475];
st.shared.u8 [%rd474], %rs77;
st.shared.u8 [%rd475], %rs76;

BB9_94:
bar.sync 0;
ld.shared.u32 %r97, [%rd318];
ld.shared.u32 %r98, [%rd320];
setp.ge.s32	%p77, %r98, %r97;
@%p77 bra BB9_96;

cvt.u64.u32	%rd481, %r72;
add.s64 %rd483, %rd59, %rd481;
ld.shared.u8 %rs78, [%rd483];
mov.u32 %r1401, 1;
setp.ne.s16	%p78, %rs78, 0;
@%p78 bra BB9_97;

BB9_96:
cvt.u64.u32	%rd484, %r457;
add.s64 %rd486, %rd59, %rd484;
ld.shared.u8 %rs79, [%rd486];
setp.eq.s16	%p79, %rs79, 0;
selp.u32	%r1401, 1, 0, %p79;

BB9_97:
bfe.u32 %r590, %r16, 5, 1;
setp.ne.s32	%p80, %r1401, %r590;
@%p80 bra BB9_99;

cvt.u64.u32	%rd487, %r72;
st.shared.u32 [%rd320], %r97;
cvt.u64.u32	%rd491, %r457;
st.shared.u32 [%rd318], %r98;
mul.wide.u32 %rd494, %r72, 8;
add.s64 %rd496, %rd58, %rd494;
ld.shared.u64 %rd497, [%rd496];
mul.wide.u32 %rd498, %r457, 8;
add.s64 %rd499, %rd58, %rd498;
ld.shared.u64 %rd500, [%rd499];
st.shared.u64 [%rd496], %rd500;
st.shared.u64 [%rd499], %rd497;
add.s64 %rd502, %rd59, %rd487;
ld.shared.u8 %rs80, [%rd502];
add.s64 %rd503, %rd59, %rd491;
ld.shared.u8 %rs81, [%rd503];
st.shared.u8 [%rd502], %rs81;
st.shared.u8 [%rd503], %rs80;

BB9_99:
bar.sync 0;
ld.shared.u32 %r101, [%rd214];
ld.shared.u32 %r102, [%rd216];
setp.ge.s32	%p81, %r102, %r101;
@%p81 bra BB9_101;

cvt.u64.u32	%rd509, %r54;
add.s64 %rd511, %rd59, %rd509;
ld.shared.u8 %rs82, [%rd511];
mov.u32 %r1402, 1;
setp.ne.s16	%p82, %rs82, 0;
@%p82 bra BB9_102;

BB9_101:
cvt.u64.u32	%rd512, %r381;
add.s64 %rd514, %rd59, %rd512;
ld.shared.u8 %rs83, [%rd514];
setp.eq.s16	%p83, %rs83, 0;
selp.u32	%r1402, 1, 0, %p83;

BB9_102:
bfe.u32 %r612, %r16, 5, 1;
setp.ne.s32	%p84, %r1402, %r612;
@%p84 bra BB9_104;

cvt.u64.u32	%rd515, %r54;
st.shared.u32 [%rd216], %r101;
cvt.u64.u32	%rd519, %r381;
st.shared.u32 [%rd214], %r102;
mul.wide.u32 %rd522, %r54, 8;
add.s64 %rd524, %rd58, %rd522;
ld.shared.u64 %rd525, [%rd524];
mul.wide.u32 %rd526, %r381, 8;
add.s64 %rd527, %rd58, %rd526;
ld.shared.u64 %rd528, [%rd527];
st.shared.u64 [%rd524], %rd528;
st.shared.u64 [%rd527], %rd525;
add.s64 %rd530, %rd59, %rd515;
ld.shared.u8 %rs84, [%rd530];
add.s64 %rd531, %rd59, %rd519;
ld.shared.u8 %rs85, [%rd531];
st.shared.u8 [%rd530], %rs85;
st.shared.u8 [%rd531], %rs84;

BB9_104:
bar.sync 0;
ld.shared.u32 %r105, [%rd138];
ld.shared.u32 %r106, [%rd140];
setp.ge.s32	%p85, %r106, %r105;
@%p85 bra BB9_106;

cvt.u64.u32	%rd537, %r40;
add.s64 %rd539, %rd59, %rd537;
ld.shared.u8 %rs86, [%rd539];
mov.u32 %r1403, 1;
setp.ne.s16	%p86, %rs86, 0;
@%p86 bra BB9_107;

BB9_106:
cvt.u64.u32	%rd540, %r327;
add.s64 %rd542, %rd59, %rd540;
ld.shared.u8 %rs87, [%rd542];
setp.eq.s16	%p87, %rs87, 0;
selp.u32	%r1403, 1, 0, %p87;

BB9_107:
bfe.u32 %r634, %r16, 5, 1;
setp.ne.s32	%p88, %r1403, %r634;
@%p88 bra BB9_109;

cvt.u64.u32	%rd543, %r40;
st.shared.u32 [%rd140], %r105;
cvt.u64.u32	%rd547, %r327;
st.shared.u32 [%rd138], %r106;
mul.wide.u32 %rd550, %r40, 8;
add.s64 %rd552, %rd58, %rd550;
ld.shared.u64 %rd553, [%rd552];
mul.wide.u32 %rd554, %r327, 8;
add.s64 %rd555, %rd58, %rd554;
ld.shared.u64 %rd556, [%rd555];
st.shared.u64 [%rd552], %rd556;
st.shared.u64 [%rd555], %rd553;
add.s64 %rd558, %rd59, %rd543;
ld.shared.u8 %rs88, [%rd558];
add.s64 %rd559, %rd59, %rd547;
ld.shared.u8 %rs89, [%rd559];
st.shared.u8 [%rd558], %rs89;
st.shared.u8 [%rd559], %rs88;

BB9_109:
bar.sync 0;
ld.shared.u32 %r109, [%rd90];
ld.shared.u32 %r110, [%rd92];
setp.ge.s32	%p89, %r110, %r109;
@%p89 bra BB9_111;

cvt.u64.u32	%rd565, %r30;
add.s64 %rd567, %rd59, %rd565;
ld.shared.u8 %rs90, [%rd567];
mov.u32 %r1404, 1;
setp.ne.s16	%p90, %rs90, 0;
@%p90 bra BB9_112;

BB9_111:
cvt.u64.u32	%rd568, %r295;
add.s64 %rd570, %rd59, %rd568;
ld.shared.u8 %rs91, [%rd570];
setp.eq.s16	%p91, %rs91, 0;
selp.u32	%r1404, 1, 0, %p91;

BB9_112:
bfe.u32 %r656, %r16, 5, 1;
setp.ne.s32	%p92, %r1404, %r656;
@%p92 bra BB9_114;

cvt.u64.u32	%rd571, %r30;
st.shared.u32 [%rd92], %r109;
cvt.u64.u32	%rd575, %r295;
st.shared.u32 [%rd90], %r110;
mul.wide.u32 %rd578, %r30, 8;
add.s64 %rd580, %rd58, %rd578;
ld.shared.u64 %rd581, [%rd580];
mul.wide.u32 %rd582, %r295, 8;
add.s64 %rd583, %rd58, %rd582;
ld.shared.u64 %rd584, [%rd583];
st.shared.u64 [%rd580], %rd584;
st.shared.u64 [%rd583], %rd581;
add.s64 %rd586, %rd59, %rd571;
ld.shared.u8 %rs92, [%rd586];
add.s64 %rd587, %rd59, %rd575;
ld.shared.u8 %rs93, [%rd587];
st.shared.u8 [%rd586], %rs93;
st.shared.u8 [%rd587], %rs92;

BB9_114:
bar.sync 0;
ld.shared.u32 %r113, [%rd70+4];
ld.shared.u32 %r114, [%rd70];
setp.ge.s32	%p93, %r114, %r113;
@%p93 bra BB9_116;

cvt.u64.u32	%rd591, %r283;
add.s64 %rd593, %rd59, %rd591;
ld.shared.u8 %rs94, [%rd593];
mov.u32 %r1405, 1;
setp.ne.s16	%p94, %rs94, 0;
@%p94 bra BB9_117;

BB9_116:
cvt.u64.u32	%rd594, %r283;
add.s64 %rd596, %rd59, %rd594;
ld.shared.u8 %rs95, [%rd596+1];
setp.eq.s16	%p95, %rs95, 0;
selp.u32	%r1405, 1, 0, %p95;

BB9_117:
bfe.u32 %r670, %r16, 5, 1;
setp.ne.s32	%p96, %r1405, %r670;
@%p96 bra BB9_119;

cvt.u64.u32	%rd597, %r283;
st.shared.u32 [%rd70], %r113;
st.shared.u32 [%rd70+4], %r114;
mul.wide.u32 %rd601, %r283, 8;
add.s64 %rd603, %rd58, %rd601;
ld.shared.u64 %rd604, [%rd603];
ld.shared.u64 %rd605, [%rd603+8];
st.shared.u64 [%rd603], %rd605;
st.shared.u64 [%rd603+8], %rd604;
add.s64 %rd607, %rd59, %rd597;
ld.shared.u8 %rs96, [%rd607];
ld.shared.u8 %rs97, [%rd607+1];
st.shared.u8 [%rd607], %rs97;
st.shared.u8 [%rd607+1], %rs96;

BB9_119:
bar.sync 0;
and.b32 %r673, %r16, 63;
sub.s32 %r120, %r283, %r673;
add.s32 %r675, %r120, 64;
mul.wide.u32 %rd608, %r675, 4;
add.s64 %rd610, %rd56, %rd608;
mul.wide.u32 %rd611, %r120, 4;
add.s64 %rd612, %rd56, %rd611;
ld.shared.u32 %r118, [%rd610];
ld.shared.u32 %r119, [%rd612];
setp.ge.s32	%p97, %r119, %r118;
@%p97 bra BB9_121;

cvt.u64.u32	%rd613, %r120;
add.s64 %rd615, %rd59, %rd613;
ld.shared.u8 %rs98, [%rd615];
mov.u32 %r1406, 1;
setp.ne.s16	%p98, %rs98, 0;
@%p98 bra BB9_122;

BB9_121:
cvt.u64.u32	%rd616, %r675;
add.s64 %rd618, %rd59, %rd616;
ld.shared.u8 %rs99, [%rd618];
setp.eq.s16	%p99, %rs99, 0;
selp.u32	%r1406, 1, 0, %p99;

BB9_122:
bfe.u32 %r687, %r16, 6, 1;
setp.ne.s32	%p100, %r1406, %r687;
@%p100 bra BB9_124;

mul.wide.u32 %rd619, %r120, 8;
add.s64 %rd621, %rd58, %rd619;
mul.wide.u32 %rd622, %r675, 8;
add.s64 %rd623, %rd58, %rd622;
cvt.u64.u32	%rd624, %r120;
st.shared.u32 [%rd612], %r118;
cvt.u64.u32	%rd628, %r675;
st.shared.u32 [%rd610], %r119;
ld.shared.u64 %rd631, [%rd621];
ld.shared.u64 %rd632, [%rd623];
st.shared.u64 [%rd621], %rd632;
st.shared.u64 [%rd623], %rd631;
add.s64 %rd634, %rd59, %rd624;
ld.shared.u8 %rs100, [%rd634];
add.s64 %rd635, %rd59, %rd628;
ld.shared.u8 %rs101, [%rd635];
st.shared.u8 [%rd634], %rs101;
st.shared.u8 [%rd635], %rs100;

BB9_124:
bar.sync 0;
ld.shared.u32 %r123, [%rd450];
ld.shared.u32 %r124, [%rd452];
setp.ge.s32	%p101, %r124, %r123;
@%p101 bra BB9_126;

cvt.u64.u32	%rd641, %r94;
add.s64 %rd643, %rd59, %rd641;
ld.shared.u8 %rs102, [%rd643];
mov.u32 %r1407, 1;
setp.ne.s16	%p102, %rs102, 0;
@%p102 bra BB9_127;

BB9_126:
cvt.u64.u32	%rd644, %r555;
add.s64 %rd646, %rd59, %rd644;
ld.shared.u8 %rs103, [%rd646];
setp.eq.s16	%p103, %rs103, 0;
selp.u32	%r1407, 1, 0, %p103;

BB9_127:
bfe.u32 %r710, %r16, 6, 1;
setp.ne.s32	%p104, %r1407, %r710;
@%p104 bra BB9_129;

cvt.u64.u32	%rd647, %r94;
st.shared.u32 [%rd452], %r123;
cvt.u64.u32	%rd651, %r555;
st.shared.u32 [%rd450], %r124;
mul.wide.u32 %rd654, %r94, 8;
add.s64 %rd656, %rd58, %rd654;
ld.shared.u64 %rd657, [%rd656];
mul.wide.u32 %rd658, %r555, 8;
add.s64 %rd659, %rd58, %rd658;
ld.shared.u64 %rd660, [%rd659];
st.shared.u64 [%rd656], %rd660;
st.shared.u64 [%rd659], %rd657;
add.s64 %rd662, %rd59, %rd647;
ld.shared.u8 %rs104, [%rd662];
add.s64 %rd663, %rd59, %rd651;
ld.shared.u8 %rs105, [%rd663];
st.shared.u8 [%rd662], %rs105;
st.shared.u8 [%rd663], %rs104;

BB9_129:
bar.sync 0;
ld.shared.u32 %r127, [%rd318];
ld.shared.u32 %r128, [%rd320];
setp.ge.s32	%p105, %r128, %r127;
@%p105 bra BB9_131;

cvt.u64.u32	%rd669, %r72;
add.s64 %rd671, %rd59, %rd669;
ld.shared.u8 %rs106, [%rd671];
mov.u32 %r1408, 1;
setp.ne.s16	%p106, %rs106, 0;
@%p106 bra BB9_132;

BB9_131:
cvt.u64.u32	%rd672, %r457;
add.s64 %rd674, %rd59, %rd672;
ld.shared.u8 %rs107, [%rd674];
setp.eq.s16	%p107, %rs107, 0;
selp.u32	%r1408, 1, 0, %p107;

BB9_132:
bfe.u32 %r732, %r16, 6, 1;
setp.ne.s32	%p108, %r1408, %r732;
@%p108 bra BB9_134;

cvt.u64.u32	%rd675, %r72;
st.shared.u32 [%rd320], %r127;
cvt.u64.u32	%rd679, %r457;
st.shared.u32 [%rd318], %r128;
mul.wide.u32 %rd682, %r72, 8;
add.s64 %rd684, %rd58, %rd682;
ld.shared.u64 %rd685, [%rd684];
mul.wide.u32 %rd686, %r457, 8;
add.s64 %rd687, %rd58, %rd686;
ld.shared.u64 %rd688, [%rd687];
st.shared.u64 [%rd684], %rd688;
st.shared.u64 [%rd687], %rd685;
add.s64 %rd690, %rd59, %rd675;
ld.shared.u8 %rs108, [%rd690];
add.s64 %rd691, %rd59, %rd679;
ld.shared.u8 %rs109, [%rd691];
st.shared.u8 [%rd690], %rs109;
st.shared.u8 [%rd691], %rs108;

BB9_134:
bar.sync 0;
ld.shared.u32 %r131, [%rd214];
ld.shared.u32 %r132, [%rd216];
setp.ge.s32	%p109, %r132, %r131;
@%p109 bra BB9_136;

cvt.u64.u32	%rd697, %r54;
add.s64 %rd699, %rd59, %rd697;
ld.shared.u8 %rs110, [%rd699];
mov.u32 %r1409, 1;
setp.ne.s16	%p110, %rs110, 0;
@%p110 bra BB9_137;

BB9_136:
cvt.u64.u32	%rd700, %r381;
add.s64 %rd702, %rd59, %rd700;
ld.shared.u8 %rs111, [%rd702];
setp.eq.s16	%p111, %rs111, 0;
selp.u32	%r1409, 1, 0, %p111;

BB9_137:
bfe.u32 %r754, %r16, 6, 1;
setp.ne.s32	%p112, %r1409, %r754;
@%p112 bra BB9_139;

cvt.u64.u32	%rd703, %r54;
st.shared.u32 [%rd216], %r131;
cvt.u64.u32	%rd707, %r381;
st.shared.u32 [%rd214], %r132;
mul.wide.u32 %rd710, %r54, 8;
add.s64 %rd712, %rd58, %rd710;
ld.shared.u64 %rd713, [%rd712];
mul.wide.u32 %rd714, %r381, 8;
add.s64 %rd715, %rd58, %rd714;
ld.shared.u64 %rd716, [%rd715];
st.shared.u64 [%rd712], %rd716;
st.shared.u64 [%rd715], %rd713;
add.s64 %rd718, %rd59, %rd703;
ld.shared.u8 %rs112, [%rd718];
add.s64 %rd719, %rd59, %rd707;
ld.shared.u8 %rs113, [%rd719];
st.shared.u8 [%rd718], %rs113;
st.shared.u8 [%rd719], %rs112;

BB9_139:
bar.sync 0;
ld.shared.u32 %r135, [%rd138];
ld.shared.u32 %r136, [%rd140];
setp.ge.s32	%p113, %r136, %r135;
@%p113 bra BB9_141;

cvt.u64.u32	%rd725, %r40;
add.s64 %rd727, %rd59, %rd725;
ld.shared.u8 %rs114, [%rd727];
mov.u32 %r1410, 1;
setp.ne.s16	%p114, %rs114, 0;
@%p114 bra BB9_142;

BB9_141:
cvt.u64.u32	%rd728, %r327;
add.s64 %rd730, %rd59, %rd728;
ld.shared.u8 %rs115, [%rd730];
setp.eq.s16	%p115, %rs115, 0;
selp.u32	%r1410, 1, 0, %p115;

BB9_142:
bfe.u32 %r776, %r16, 6, 1;
setp.ne.s32	%p116, %r1410, %r776;
@%p116 bra BB9_144;

cvt.u64.u32	%rd731, %r40;
st.shared.u32 [%rd140], %r135;
cvt.u64.u32	%rd735, %r327;
st.shared.u32 [%rd138], %r136;
mul.wide.u32 %rd738, %r40, 8;
add.s64 %rd740, %rd58, %rd738;
ld.shared.u64 %rd741, [%rd740];
mul.wide.u32 %rd742, %r327, 8;
add.s64 %rd743, %rd58, %rd742;
ld.shared.u64 %rd744, [%rd743];
st.shared.u64 [%rd740], %rd744;
st.shared.u64 [%rd743], %rd741;
add.s64 %rd746, %rd59, %rd731;
ld.shared.u8 %rs116, [%rd746];
add.s64 %rd747, %rd59, %rd735;
ld.shared.u8 %rs117, [%rd747];
st.shared.u8 [%rd746], %rs117;
st.shared.u8 [%rd747], %rs116;

BB9_144:
bar.sync 0;
ld.shared.u32 %r139, [%rd90];
ld.shared.u32 %r140, [%rd92];
setp.ge.s32	%p117, %r140, %r139;
@%p117 bra BB9_146;

cvt.u64.u32	%rd753, %r30;
add.s64 %rd755, %rd59, %rd753;
ld.shared.u8 %rs118, [%rd755];
mov.u32 %r1411, 1;
setp.ne.s16	%p118, %rs118, 0;
@%p118 bra BB9_147;

BB9_146:
cvt.u64.u32	%rd756, %r295;
add.s64 %rd758, %rd59, %rd756;
ld.shared.u8 %rs119, [%rd758];
setp.eq.s16	%p119, %rs119, 0;
selp.u32	%r1411, 1, 0, %p119;

BB9_147:
bfe.u32 %r798, %r16, 6, 1;
setp.ne.s32	%p120, %r1411, %r798;
@%p120 bra BB9_149;

cvt.u64.u32	%rd759, %r30;
st.shared.u32 [%rd92], %r139;
cvt.u64.u32	%rd763, %r295;
st.shared.u32 [%rd90], %r140;
mul.wide.u32 %rd766, %r30, 8;
add.s64 %rd768, %rd58, %rd766;
ld.shared.u64 %rd769, [%rd768];
mul.wide.u32 %rd770, %r295, 8;
add.s64 %rd771, %rd58, %rd770;
ld.shared.u64 %rd772, [%rd771];
st.shared.u64 [%rd768], %rd772;
st.shared.u64 [%rd771], %rd769;
add.s64 %rd774, %rd59, %rd759;
ld.shared.u8 %rs120, [%rd774];
add.s64 %rd775, %rd59, %rd763;
ld.shared.u8 %rs121, [%rd775];
st.shared.u8 [%rd774], %rs121;
st.shared.u8 [%rd775], %rs120;

BB9_149:
bar.sync 0;
ld.shared.u32 %r143, [%rd70+4];
ld.shared.u32 %r144, [%rd70];
setp.ge.s32	%p121, %r144, %r143;
@%p121 bra BB9_151;

cvt.u64.u32	%rd779, %r283;
add.s64 %rd781, %rd59, %rd779;
ld.shared.u8 %rs122, [%rd781];
mov.u32 %r1412, 1;
setp.ne.s16	%p122, %rs122, 0;
@%p122 bra BB9_152;

BB9_151:
cvt.u64.u32	%rd782, %r283;
add.s64 %rd784, %rd59, %rd782;
ld.shared.u8 %rs123, [%rd784+1];
setp.eq.s16	%p123, %rs123, 0;
selp.u32	%r1412, 1, 0, %p123;

BB9_152:
bfe.u32 %r812, %r16, 6, 1;
setp.ne.s32	%p124, %r1412, %r812;
@%p124 bra BB9_154;

cvt.u64.u32	%rd785, %r283;
st.shared.u32 [%rd70], %r143;
st.shared.u32 [%rd70+4], %r144;
mul.wide.u32 %rd789, %r283, 8;
add.s64 %rd791, %rd58, %rd789;
ld.shared.u64 %rd792, [%rd791];
ld.shared.u64 %rd793, [%rd791+8];
st.shared.u64 [%rd791], %rd793;
st.shared.u64 [%rd791+8], %rd792;
add.s64 %rd795, %rd59, %rd785;
ld.shared.u8 %rs124, [%rd795];
ld.shared.u8 %rs125, [%rd795+1];
st.shared.u8 [%rd795], %rs125;
st.shared.u8 [%rd795+1], %rs124;

BB9_154:
bar.sync 0;
and.b32 %r815, %r16, 127;
sub.s32 %r150, %r283, %r815;
add.s32 %r817, %r150, 128;
mul.wide.u32 %rd796, %r817, 4;
add.s64 %rd798, %rd56, %rd796;
mul.wide.u32 %rd799, %r150, 4;
add.s64 %rd800, %rd56, %rd799;
ld.shared.u32 %r148, [%rd798];
ld.shared.u32 %r149, [%rd800];
setp.ge.s32	%p125, %r149, %r148;
@%p125 bra BB9_156;

cvt.u64.u32	%rd801, %r150;
add.s64 %rd803, %rd59, %rd801;
ld.shared.u8 %rs126, [%rd803];
mov.u32 %r1413, 1;
setp.ne.s16	%p126, %rs126, 0;
@%p126 bra BB9_157;

BB9_156:
cvt.u64.u32	%rd804, %r817;
add.s64 %rd806, %rd59, %rd804;
ld.shared.u8 %rs127, [%rd806];
setp.eq.s16	%p127, %rs127, 0;
selp.u32	%r1413, 1, 0, %p127;

BB9_157:
bfe.u32 %r829, %r16, 7, 1;
setp.ne.s32	%p128, %r1413, %r829;
@%p128 bra BB9_159;

mul.wide.u32 %rd807, %r150, 8;
add.s64 %rd809, %rd58, %rd807;
mul.wide.u32 %rd810, %r817, 8;
add.s64 %rd811, %rd58, %rd810;
cvt.u64.u32	%rd812, %r150;
st.shared.u32 [%rd800], %r148;
cvt.u64.u32	%rd816, %r817;
st.shared.u32 [%rd798], %r149;
ld.shared.u64 %rd819, [%rd809];
ld.shared.u64 %rd820, [%rd811];
st.shared.u64 [%rd809], %rd820;
st.shared.u64 [%rd811], %rd819;
add.s64 %rd822, %rd59, %rd812;
ld.shared.u8 %rs128, [%rd822];
add.s64 %rd823, %rd59, %rd816;
ld.shared.u8 %rs129, [%rd823];
st.shared.u8 [%rd822], %rs129;
st.shared.u8 [%rd823], %rs128;

BB9_159:
bar.sync 0;
ld.shared.u32 %r153, [%rd610];
ld.shared.u32 %r154, [%rd612];
setp.ge.s32	%p129, %r154, %r153;
@%p129 bra BB9_161;

cvt.u64.u32	%rd829, %r120;
add.s64 %rd831, %rd59, %rd829;
ld.shared.u8 %rs130, [%rd831];
mov.u32 %r1414, 1;
setp.ne.s16	%p130, %rs130, 0;
@%p130 bra BB9_162;

BB9_161:
cvt.u64.u32	%rd832, %r675;
add.s64 %rd834, %rd59, %rd832;
ld.shared.u8 %rs131, [%rd834];
setp.eq.s16	%p131, %rs131, 0;
selp.u32	%r1414, 1, 0, %p131;

BB9_162:
bfe.u32 %r852, %r16, 7, 1;
setp.ne.s32	%p132, %r1414, %r852;
@%p132 bra BB9_164;

cvt.u64.u32	%rd835, %r120;
st.shared.u32 [%rd612], %r153;
cvt.u64.u32	%rd839, %r675;
st.shared.u32 [%rd610], %r154;
mul.wide.u32 %rd842, %r120, 8;
add.s64 %rd844, %rd58, %rd842;
ld.shared.u64 %rd845, [%rd844];
mul.wide.u32 %rd846, %r675, 8;
add.s64 %rd847, %rd58, %rd846;
ld.shared.u64 %rd848, [%rd847];
st.shared.u64 [%rd844], %rd848;
st.shared.u64 [%rd847], %rd845;
add.s64 %rd850, %rd59, %rd835;
ld.shared.u8 %rs132, [%rd850];
add.s64 %rd851, %rd59, %rd839;
ld.shared.u8 %rs133, [%rd851];
st.shared.u8 [%rd850], %rs133;
st.shared.u8 [%rd851], %rs132;

BB9_164:
bar.sync 0;
ld.shared.u32 %r157, [%rd450];
ld.shared.u32 %r158, [%rd452];
setp.ge.s32	%p133, %r158, %r157;
@%p133 bra BB9_166;

cvt.u64.u32	%rd857, %r94;
add.s64 %rd859, %rd59, %rd857;
ld.shared.u8 %rs134, [%rd859];
mov.u32 %r1415, 1;
setp.ne.s16	%p134, %rs134, 0;
@%p134 bra BB9_167;

BB9_166:
cvt.u64.u32	%rd860, %r555;
add.s64 %rd862, %rd59, %rd860;
ld.shared.u8 %rs135, [%rd862];
setp.eq.s16	%p135, %rs135, 0;
selp.u32	%r1415, 1, 0, %p135;

BB9_167:
bfe.u32 %r874, %r16, 7, 1;
setp.ne.s32	%p136, %r1415, %r874;
@%p136 bra BB9_169;

cvt.u64.u32	%rd863, %r94;
st.shared.u32 [%rd452], %r157;
cvt.u64.u32	%rd867, %r555;
st.shared.u32 [%rd450], %r158;
mul.wide.u32 %rd870, %r94, 8;
add.s64 %rd872, %rd58, %rd870;
ld.shared.u64 %rd873, [%rd872];
mul.wide.u32 %rd874, %r555, 8;
add.s64 %rd875, %rd58, %rd874;
ld.shared.u64 %rd876, [%rd875];
st.shared.u64 [%rd872], %rd876;
st.shared.u64 [%rd875], %rd873;
add.s64 %rd878, %rd59, %rd863;
ld.shared.u8 %rs136, [%rd878];
add.s64 %rd879, %rd59, %rd867;
ld.shared.u8 %rs137, [%rd879];
st.shared.u8 [%rd878], %rs137;
st.shared.u8 [%rd879], %rs136;

BB9_169:
bar.sync 0;
ld.shared.u32 %r161, [%rd318];
ld.shared.u32 %r162, [%rd320];
setp.ge.s32	%p137, %r162, %r161;
@%p137 bra BB9_171;

cvt.u64.u32	%rd885, %r72;
add.s64 %rd887, %rd59, %rd885;
ld.shared.u8 %rs138, [%rd887];
mov.u32 %r1416, 1;
setp.ne.s16	%p138, %rs138, 0;
@%p138 bra BB9_172;

BB9_171:
cvt.u64.u32	%rd888, %r457;
add.s64 %rd890, %rd59, %rd888;
ld.shared.u8 %rs139, [%rd890];
setp.eq.s16	%p139, %rs139, 0;
selp.u32	%r1416, 1, 0, %p139;

BB9_172:
bfe.u32 %r896, %r16, 7, 1;
setp.ne.s32	%p140, %r1416, %r896;
@%p140 bra BB9_174;

cvt.u64.u32	%rd891, %r72;
st.shared.u32 [%rd320], %r161;
cvt.u64.u32	%rd895, %r457;
st.shared.u32 [%rd318], %r162;
mul.wide.u32 %rd898, %r72, 8;
add.s64 %rd900, %rd58, %rd898;
ld.shared.u64 %rd901, [%rd900];
mul.wide.u32 %rd902, %r457, 8;
add.s64 %rd903, %rd58, %rd902;
ld.shared.u64 %rd904, [%rd903];
st.shared.u64 [%rd900], %rd904;
st.shared.u64 [%rd903], %rd901;
add.s64 %rd906, %rd59, %rd891;
ld.shared.u8 %rs140, [%rd906];
add.s64 %rd907, %rd59, %rd895;
ld.shared.u8 %rs141, [%rd907];
st.shared.u8 [%rd906], %rs141;
st.shared.u8 [%rd907], %rs140;

BB9_174:
bar.sync 0;
ld.shared.u32 %r165, [%rd214];
ld.shared.u32 %r166, [%rd216];
setp.ge.s32	%p141, %r166, %r165;
@%p141 bra BB9_176;

cvt.u64.u32	%rd913, %r54;
add.s64 %rd915, %rd59, %rd913;
ld.shared.u8 %rs142, [%rd915];
mov.u32 %r1417, 1;
setp.ne.s16	%p142, %rs142, 0;
@%p142 bra BB9_177;

BB9_176:
cvt.u64.u32	%rd916, %r381;
add.s64 %rd918, %rd59, %rd916;
ld.shared.u8 %rs143, [%rd918];
setp.eq.s16	%p143, %rs143, 0;
selp.u32	%r1417, 1, 0, %p143;

BB9_177:
bfe.u32 %r918, %r16, 7, 1;
setp.ne.s32	%p144, %r1417, %r918;
@%p144 bra BB9_179;

cvt.u64.u32	%rd919, %r54;
st.shared.u32 [%rd216], %r165;
cvt.u64.u32	%rd923, %r381;
st.shared.u32 [%rd214], %r166;
mul.wide.u32 %rd926, %r54, 8;
add.s64 %rd928, %rd58, %rd926;
ld.shared.u64 %rd929, [%rd928];
mul.wide.u32 %rd930, %r381, 8;
add.s64 %rd931, %rd58, %rd930;
ld.shared.u64 %rd932, [%rd931];
st.shared.u64 [%rd928], %rd932;
st.shared.u64 [%rd931], %rd929;
add.s64 %rd934, %rd59, %rd919;
ld.shared.u8 %rs144, [%rd934];
add.s64 %rd935, %rd59, %rd923;
ld.shared.u8 %rs145, [%rd935];
st.shared.u8 [%rd934], %rs145;
st.shared.u8 [%rd935], %rs144;

BB9_179:
bar.sync 0;
ld.shared.u32 %r169, [%rd138];
ld.shared.u32 %r170, [%rd140];
setp.ge.s32	%p145, %r170, %r169;
@%p145 bra BB9_181;

cvt.u64.u32	%rd941, %r40;
add.s64 %rd943, %rd59, %rd941;
ld.shared.u8 %rs146, [%rd943];
mov.u32 %r1418, 1;
setp.ne.s16	%p146, %rs146, 0;
@%p146 bra BB9_182;

BB9_181:
cvt.u64.u32	%rd944, %r327;
add.s64 %rd946, %rd59, %rd944;
ld.shared.u8 %rs147, [%rd946];
setp.eq.s16	%p147, %rs147, 0;
selp.u32	%r1418, 1, 0, %p147;

BB9_182:
bfe.u32 %r940, %r16, 7, 1;
setp.ne.s32	%p148, %r1418, %r940;
@%p148 bra BB9_184;

cvt.u64.u32	%rd947, %r40;
st.shared.u32 [%rd140], %r169;
cvt.u64.u32	%rd951, %r327;
st.shared.u32 [%rd138], %r170;
mul.wide.u32 %rd954, %r40, 8;
add.s64 %rd956, %rd58, %rd954;
ld.shared.u64 %rd957, [%rd956];
mul.wide.u32 %rd958, %r327, 8;
add.s64 %rd959, %rd58, %rd958;
ld.shared.u64 %rd960, [%rd959];
st.shared.u64 [%rd956], %rd960;
st.shared.u64 [%rd959], %rd957;
add.s64 %rd962, %rd59, %rd947;
ld.shared.u8 %rs148, [%rd962];
add.s64 %rd963, %rd59, %rd951;
ld.shared.u8 %rs149, [%rd963];
st.shared.u8 [%rd962], %rs149;
st.shared.u8 [%rd963], %rs148;

BB9_184:
bar.sync 0;
ld.shared.u32 %r173, [%rd90];
ld.shared.u32 %r174, [%rd92];
setp.ge.s32	%p149, %r174, %r173;
@%p149 bra BB9_186;

cvt.u64.u32	%rd969, %r30;
add.s64 %rd971, %rd59, %rd969;
ld.shared.u8 %rs150, [%rd971];
mov.u32 %r1419, 1;
setp.ne.s16	%p150, %rs150, 0;
@%p150 bra BB9_187;

BB9_186:
cvt.u64.u32	%rd972, %r295;
add.s64 %rd974, %rd59, %rd972;
ld.shared.u8 %rs151, [%rd974];
setp.eq.s16	%p151, %rs151, 0;
selp.u32	%r1419, 1, 0, %p151;

BB9_187:
bfe.u32 %r962, %r16, 7, 1;
setp.ne.s32	%p152, %r1419, %r962;
@%p152 bra BB9_189;

cvt.u64.u32	%rd975, %r30;
st.shared.u32 [%rd92], %r173;
cvt.u64.u32	%rd979, %r295;
st.shared.u32 [%rd90], %r174;
mul.wide.u32 %rd982, %r30, 8;
add.s64 %rd984, %rd58, %rd982;
ld.shared.u64 %rd985, [%rd984];
mul.wide.u32 %rd986, %r295, 8;
add.s64 %rd987, %rd58, %rd986;
ld.shared.u64 %rd988, [%rd987];
st.shared.u64 [%rd984], %rd988;
st.shared.u64 [%rd987], %rd985;
add.s64 %rd990, %rd59, %rd975;
ld.shared.u8 %rs152, [%rd990];
add.s64 %rd991, %rd59, %rd979;
ld.shared.u8 %rs153, [%rd991];
st.shared.u8 [%rd990], %rs153;
st.shared.u8 [%rd991], %rs152;

BB9_189:
bar.sync 0;
ld.shared.u32 %r177, [%rd70+4];
ld.shared.u32 %r178, [%rd70];
setp.ge.s32	%p153, %r178, %r177;
@%p153 bra BB9_191;

cvt.u64.u32	%rd995, %r283;
add.s64 %rd997, %rd59, %rd995;
ld.shared.u8 %rs154, [%rd997];
mov.u32 %r1420, 1;
setp.ne.s16	%p154, %rs154, 0;
@%p154 bra BB9_192;

BB9_191:
cvt.u64.u32	%rd998, %r283;
add.s64 %rd1000, %rd59, %rd998;
ld.shared.u8 %rs155, [%rd1000+1];
setp.eq.s16	%p155, %rs155, 0;
selp.u32	%r1420, 1, 0, %p155;

BB9_192:
bfe.u32 %r976, %r16, 7, 1;
setp.ne.s32	%p156, %r1420, %r976;
@%p156 bra BB9_194;

cvt.u64.u32	%rd1001, %r283;
st.shared.u32 [%rd70], %r177;
st.shared.u32 [%rd70+4], %r178;
mul.wide.u32 %rd1005, %r283, 8;
add.s64 %rd1007, %rd58, %rd1005;
ld.shared.u64 %rd1008, [%rd1007];
ld.shared.u64 %rd1009, [%rd1007+8];
st.shared.u64 [%rd1007], %rd1009;
st.shared.u64 [%rd1007+8], %rd1008;
add.s64 %rd1011, %rd59, %rd1001;
ld.shared.u8 %rs156, [%rd1011];
ld.shared.u8 %rs157, [%rd1011+1];
st.shared.u8 [%rd1011], %rs157;
st.shared.u8 [%rd1011+1], %rs156;

BB9_194:
bar.sync 0;
and.b32 %r979, %r16, 255;
sub.s32 %r184, %r283, %r979;
add.s32 %r981, %r184, 256;
mul.wide.u32 %rd1012, %r981, 4;
add.s64 %rd1014, %rd56, %rd1012;
mul.wide.u32 %rd1015, %r184, 4;
add.s64 %rd1016, %rd56, %rd1015;
ld.shared.u32 %r182, [%rd1014];
ld.shared.u32 %r183, [%rd1016];
setp.ge.s32	%p157, %r183, %r182;
@%p157 bra BB9_196;

cvt.u64.u32	%rd1017, %r184;
add.s64 %rd1019, %rd59, %rd1017;
ld.shared.u8 %rs158, [%rd1019];
mov.u32 %r1421, 1;
setp.ne.s16	%p158, %rs158, 0;
@%p158 bra BB9_197;

BB9_196:
cvt.u64.u32	%rd1020, %r981;
add.s64 %rd1022, %rd59, %rd1020;
ld.shared.u8 %rs159, [%rd1022];
setp.eq.s16	%p159, %rs159, 0;
selp.u32	%r1421, 1, 0, %p159;

BB9_197:
bfe.u32 %r993, %r16, 8, 1;
setp.ne.s32	%p160, %r1421, %r993;
@%p160 bra BB9_199;

mul.wide.u32 %rd1023, %r184, 8;
add.s64 %rd1025, %rd58, %rd1023;
mul.wide.u32 %rd1026, %r981, 8;
add.s64 %rd1027, %rd58, %rd1026;
cvt.u64.u32	%rd1028, %r184;
st.shared.u32 [%rd1016], %r182;
cvt.u64.u32	%rd1032, %r981;
st.shared.u32 [%rd1014], %r183;
ld.shared.u64 %rd1035, [%rd1025];
ld.shared.u64 %rd1036, [%rd1027];
st.shared.u64 [%rd1025], %rd1036;
st.shared.u64 [%rd1027], %rd1035;
add.s64 %rd1038, %rd59, %rd1028;
ld.shared.u8 %rs160, [%rd1038];
add.s64 %rd1039, %rd59, %rd1032;
ld.shared.u8 %rs161, [%rd1039];
st.shared.u8 [%rd1038], %rs161;
st.shared.u8 [%rd1039], %rs160;

BB9_199:
bar.sync 0;
ld.shared.u32 %r187, [%rd798];
ld.shared.u32 %r188, [%rd800];
setp.ge.s32	%p161, %r188, %r187;
@%p161 bra BB9_201;

cvt.u64.u32	%rd1045, %r150;
add.s64 %rd1047, %rd59, %rd1045;
ld.shared.u8 %rs162, [%rd1047];
mov.u32 %r1422, 1;
setp.ne.s16	%p162, %rs162, 0;
@%p162 bra BB9_202;

BB9_201:
cvt.u64.u32	%rd1048, %r817;
add.s64 %rd1050, %rd59, %rd1048;
ld.shared.u8 %rs163, [%rd1050];
setp.eq.s16	%p163, %rs163, 0;
selp.u32	%r1422, 1, 0, %p163;

BB9_202:
bfe.u32 %r1016, %r16, 8, 1;
setp.ne.s32	%p164, %r1422, %r1016;
@%p164 bra BB9_204;

cvt.u64.u32	%rd1051, %r150;
st.shared.u32 [%rd800], %r187;
cvt.u64.u32	%rd1055, %r817;
st.shared.u32 [%rd798], %r188;
mul.wide.u32 %rd1058, %r150, 8;
add.s64 %rd1060, %rd58, %rd1058;
ld.shared.u64 %rd1061, [%rd1060];
mul.wide.u32 %rd1062, %r817, 8;
add.s64 %rd1063, %rd58, %rd1062;
ld.shared.u64 %rd1064, [%rd1063];
st.shared.u64 [%rd1060], %rd1064;
st.shared.u64 [%rd1063], %rd1061;
add.s64 %rd1066, %rd59, %rd1051;
ld.shared.u8 %rs164, [%rd1066];
add.s64 %rd1067, %rd59, %rd1055;
ld.shared.u8 %rs165, [%rd1067];
st.shared.u8 [%rd1066], %rs165;
st.shared.u8 [%rd1067], %rs164;

BB9_204:
bar.sync 0;
ld.shared.u32 %r191, [%rd610];
ld.shared.u32 %r192, [%rd612];
setp.ge.s32	%p165, %r192, %r191;
@%p165 bra BB9_206;

cvt.u64.u32	%rd1073, %r120;
add.s64 %rd1075, %rd59, %rd1073;
ld.shared.u8 %rs166, [%rd1075];
mov.u32 %r1423, 1;
setp.ne.s16	%p166, %rs166, 0;
@%p166 bra BB9_207;

BB9_206:
cvt.u64.u32	%rd1076, %r675;
add.s64 %rd1078, %rd59, %rd1076;
ld.shared.u8 %rs167, [%rd1078];
setp.eq.s16	%p167, %rs167, 0;
selp.u32	%r1423, 1, 0, %p167;

BB9_207:
bfe.u32 %r1038, %r16, 8, 1;
setp.ne.s32	%p168, %r1423, %r1038;
@%p168 bra BB9_209;

cvt.u64.u32	%rd1079, %r120;
st.shared.u32 [%rd612], %r191;
cvt.u64.u32	%rd1083, %r675;
st.shared.u32 [%rd610], %r192;
mul.wide.u32 %rd1086, %r120, 8;
add.s64 %rd1088, %rd58, %rd1086;
ld.shared.u64 %rd1089, [%rd1088];
mul.wide.u32 %rd1090, %r675, 8;
add.s64 %rd1091, %rd58, %rd1090;
ld.shared.u64 %rd1092, [%rd1091];
st.shared.u64 [%rd1088], %rd1092;
st.shared.u64 [%rd1091], %rd1089;
add.s64 %rd1094, %rd59, %rd1079;
ld.shared.u8 %rs168, [%rd1094];
add.s64 %rd1095, %rd59, %rd1083;
ld.shared.u8 %rs169, [%rd1095];
st.shared.u8 [%rd1094], %rs169;
st.shared.u8 [%rd1095], %rs168;

BB9_209:
bar.sync 0;
ld.shared.u32 %r195, [%rd450];
ld.shared.u32 %r196, [%rd452];
setp.ge.s32	%p169, %r196, %r195;
@%p169 bra BB9_211;

cvt.u64.u32	%rd1101, %r94;
add.s64 %rd1103, %rd59, %rd1101;
ld.shared.u8 %rs170, [%rd1103];
mov.u32 %r1424, 1;
setp.ne.s16	%p170, %rs170, 0;
@%p170 bra BB9_212;

BB9_211:
cvt.u64.u32	%rd1104, %r555;
add.s64 %rd1106, %rd59, %rd1104;
ld.shared.u8 %rs171, [%rd1106];
setp.eq.s16	%p171, %rs171, 0;
selp.u32	%r1424, 1, 0, %p171;

BB9_212:
bfe.u32 %r1060, %r16, 8, 1;
setp.ne.s32	%p172, %r1424, %r1060;
@%p172 bra BB9_214;

cvt.u64.u32	%rd1107, %r94;
st.shared.u32 [%rd452], %r195;
cvt.u64.u32	%rd1111, %r555;
st.shared.u32 [%rd450], %r196;
mul.wide.u32 %rd1114, %r94, 8;
add.s64 %rd1116, %rd58, %rd1114;
ld.shared.u64 %rd1117, [%rd1116];
mul.wide.u32 %rd1118, %r555, 8;
add.s64 %rd1119, %rd58, %rd1118;
ld.shared.u64 %rd1120, [%rd1119];
st.shared.u64 [%rd1116], %rd1120;
st.shared.u64 [%rd1119], %rd1117;
add.s64 %rd1122, %rd59, %rd1107;
ld.shared.u8 %rs172, [%rd1122];
add.s64 %rd1123, %rd59, %rd1111;
ld.shared.u8 %rs173, [%rd1123];
st.shared.u8 [%rd1122], %rs173;
st.shared.u8 [%rd1123], %rs172;

BB9_214:
bar.sync 0;
ld.shared.u32 %r199, [%rd318];
ld.shared.u32 %r200, [%rd320];
setp.ge.s32	%p173, %r200, %r199;
@%p173 bra BB9_216;

cvt.u64.u32	%rd1129, %r72;
add.s64 %rd1131, %rd59, %rd1129;
ld.shared.u8 %rs174, [%rd1131];
mov.u32 %r1425, 1;
setp.ne.s16	%p174, %rs174, 0;
@%p174 bra BB9_217;

BB9_216:
cvt.u64.u32	%rd1132, %r457;
add.s64 %rd1134, %rd59, %rd1132;
ld.shared.u8 %rs175, [%rd1134];
setp.eq.s16	%p175, %rs175, 0;
selp.u32	%r1425, 1, 0, %p175;

BB9_217:
bfe.u32 %r1082, %r16, 8, 1;
setp.ne.s32	%p176, %r1425, %r1082;
@%p176 bra BB9_219;

cvt.u64.u32	%rd1135, %r72;
st.shared.u32 [%rd320], %r199;
cvt.u64.u32	%rd1139, %r457;
st.shared.u32 [%rd318], %r200;
mul.wide.u32 %rd1142, %r72, 8;
add.s64 %rd1144, %rd58, %rd1142;
ld.shared.u64 %rd1145, [%rd1144];
mul.wide.u32 %rd1146, %r457, 8;
add.s64 %rd1147, %rd58, %rd1146;
ld.shared.u64 %rd1148, [%rd1147];
st.shared.u64 [%rd1144], %rd1148;
st.shared.u64 [%rd1147], %rd1145;
add.s64 %rd1150, %rd59, %rd1135;
ld.shared.u8 %rs176, [%rd1150];
add.s64 %rd1151, %rd59, %rd1139;
ld.shared.u8 %rs177, [%rd1151];
st.shared.u8 [%rd1150], %rs177;
st.shared.u8 [%rd1151], %rs176;

BB9_219:
bar.sync 0;
ld.shared.u32 %r203, [%rd214];
ld.shared.u32 %r204, [%rd216];
setp.ge.s32	%p177, %r204, %r203;
@%p177 bra BB9_221;

cvt.u64.u32	%rd1157, %r54;
add.s64 %rd1159, %rd59, %rd1157;
ld.shared.u8 %rs178, [%rd1159];
mov.u32 %r1426, 1;
setp.ne.s16	%p178, %rs178, 0;
@%p178 bra BB9_222;

BB9_221:
cvt.u64.u32	%rd1160, %r381;
add.s64 %rd1162, %rd59, %rd1160;
ld.shared.u8 %rs179, [%rd1162];
setp.eq.s16	%p179, %rs179, 0;
selp.u32	%r1426, 1, 0, %p179;

BB9_222:
bfe.u32 %r1104, %r16, 8, 1;
setp.ne.s32	%p180, %r1426, %r1104;
@%p180 bra BB9_224;

cvt.u64.u32	%rd1163, %r54;
st.shared.u32 [%rd216], %r203;
cvt.u64.u32	%rd1167, %r381;
st.shared.u32 [%rd214], %r204;
mul.wide.u32 %rd1170, %r54, 8;
add.s64 %rd1172, %rd58, %rd1170;
ld.shared.u64 %rd1173, [%rd1172];
mul.wide.u32 %rd1174, %r381, 8;
add.s64 %rd1175, %rd58, %rd1174;
ld.shared.u64 %rd1176, [%rd1175];
st.shared.u64 [%rd1172], %rd1176;
st.shared.u64 [%rd1175], %rd1173;
add.s64 %rd1178, %rd59, %rd1163;
ld.shared.u8 %rs180, [%rd1178];
add.s64 %rd1179, %rd59, %rd1167;
ld.shared.u8 %rs181, [%rd1179];
st.shared.u8 [%rd1178], %rs181;
st.shared.u8 [%rd1179], %rs180;

BB9_224:
bar.sync 0;
ld.shared.u32 %r207, [%rd138];
ld.shared.u32 %r208, [%rd140];
setp.ge.s32	%p181, %r208, %r207;
@%p181 bra BB9_226;

cvt.u64.u32	%rd1185, %r40;
add.s64 %rd1187, %rd59, %rd1185;
ld.shared.u8 %rs182, [%rd1187];
mov.u32 %r1427, 1;
setp.ne.s16	%p182, %rs182, 0;
@%p182 bra BB9_227;

BB9_226:
cvt.u64.u32	%rd1188, %r327;
add.s64 %rd1190, %rd59, %rd1188;
ld.shared.u8 %rs183, [%rd1190];
setp.eq.s16	%p183, %rs183, 0;
selp.u32	%r1427, 1, 0, %p183;

BB9_227:
bfe.u32 %r1126, %r16, 8, 1;
setp.ne.s32	%p184, %r1427, %r1126;
@%p184 bra BB9_229;

cvt.u64.u32	%rd1191, %r40;
st.shared.u32 [%rd140], %r207;
cvt.u64.u32	%rd1195, %r327;
st.shared.u32 [%rd138], %r208;
mul.wide.u32 %rd1198, %r40, 8;
add.s64 %rd1200, %rd58, %rd1198;
ld.shared.u64 %rd1201, [%rd1200];
mul.wide.u32 %rd1202, %r327, 8;
add.s64 %rd1203, %rd58, %rd1202;
ld.shared.u64 %rd1204, [%rd1203];
st.shared.u64 [%rd1200], %rd1204;
st.shared.u64 [%rd1203], %rd1201;
add.s64 %rd1206, %rd59, %rd1191;
ld.shared.u8 %rs184, [%rd1206];
add.s64 %rd1207, %rd59, %rd1195;
ld.shared.u8 %rs185, [%rd1207];
st.shared.u8 [%rd1206], %rs185;
st.shared.u8 [%rd1207], %rs184;

BB9_229:
bar.sync 0;
ld.shared.u32 %r211, [%rd90];
ld.shared.u32 %r212, [%rd92];
setp.ge.s32	%p185, %r212, %r211;
@%p185 bra BB9_231;

cvt.u64.u32	%rd1213, %r30;
add.s64 %rd1215, %rd59, %rd1213;
ld.shared.u8 %rs186, [%rd1215];
mov.u32 %r1428, 1;
setp.ne.s16	%p186, %rs186, 0;
@%p186 bra BB9_232;

BB9_231:
cvt.u64.u32	%rd1216, %r295;
add.s64 %rd1218, %rd59, %rd1216;
ld.shared.u8 %rs187, [%rd1218];
setp.eq.s16	%p187, %rs187, 0;
selp.u32	%r1428, 1, 0, %p187;

BB9_232:
bfe.u32 %r1148, %r16, 8, 1;
setp.ne.s32	%p188, %r1428, %r1148;
@%p188 bra BB9_234;

cvt.u64.u32	%rd1219, %r30;
st.shared.u32 [%rd92], %r211;
cvt.u64.u32	%rd1223, %r295;
st.shared.u32 [%rd90], %r212;
mul.wide.u32 %rd1226, %r30, 8;
add.s64 %rd1228, %rd58, %rd1226;
ld.shared.u64 %rd1229, [%rd1228];
mul.wide.u32 %rd1230, %r295, 8;
add.s64 %rd1231, %rd58, %rd1230;
ld.shared.u64 %rd1232, [%rd1231];
st.shared.u64 [%rd1228], %rd1232;
st.shared.u64 [%rd1231], %rd1229;
add.s64 %rd1234, %rd59, %rd1219;
ld.shared.u8 %rs188, [%rd1234];
add.s64 %rd1235, %rd59, %rd1223;
ld.shared.u8 %rs189, [%rd1235];
st.shared.u8 [%rd1234], %rs189;
st.shared.u8 [%rd1235], %rs188;

BB9_234:
bar.sync 0;
ld.shared.u32 %r215, [%rd70+4];
ld.shared.u32 %r216, [%rd70];
setp.ge.s32	%p189, %r216, %r215;
@%p189 bra BB9_236;

cvt.u64.u32	%rd1239, %r283;
add.s64 %rd1241, %rd59, %rd1239;
ld.shared.u8 %rs190, [%rd1241];
mov.u32 %r1429, 1;
setp.ne.s16	%p190, %rs190, 0;
@%p190 bra BB9_237;

BB9_236:
cvt.u64.u32	%rd1242, %r283;
add.s64 %rd1244, %rd59, %rd1242;
ld.shared.u8 %rs191, [%rd1244+1];
setp.eq.s16	%p191, %rs191, 0;
selp.u32	%r1429, 1, 0, %p191;

BB9_237:
bfe.u32 %r1162, %r16, 8, 1;
setp.ne.s32	%p192, %r1429, %r1162;
@%p192 bra BB9_239;

cvt.u64.u32	%rd1245, %r283;
st.shared.u32 [%rd70], %r215;
st.shared.u32 [%rd70+4], %r216;
mul.wide.u32 %rd1249, %r283, 8;
add.s64 %rd1251, %rd58, %rd1249;
ld.shared.u64 %rd1252, [%rd1251];
ld.shared.u64 %rd1253, [%rd1251+8];
st.shared.u64 [%rd1251], %rd1253;
st.shared.u64 [%rd1251+8], %rd1252;
add.s64 %rd1255, %rd59, %rd1245;
ld.shared.u8 %rs192, [%rd1255];
ld.shared.u8 %rs193, [%rd1255+1];
st.shared.u8 [%rd1255], %rs193;
st.shared.u8 [%rd1255+1], %rs192;

BB9_239:
mov.u32 %r1430, 512;

BB9_240:
bar.sync 0;
add.s32 %r1167, %r1430, -1;
and.b32 %r1168, %r1167, %r16;
sub.s32 %r1170, %r283, %r1168;
add.s32 %r1171, %r1170, %r1430;
cvt.u64.u32	%rd16, %r1171;
mul.wide.u32 %rd1256, %r1171, 4;
add.s64 %rd17, %rd56, %rd1256;
add.s64 %rd18, %rd59, %rd16;
cvt.u64.u32	%rd19, %r1170;
mul.wide.u32 %rd1259, %r1170, 4;
add.s64 %rd20, %rd56, %rd1259;
ld.shared.u32 %r220, [%rd17];
ld.shared.u32 %r221, [%rd20];
add.s64 %rd21, %rd59, %rd19;
setp.ge.s32	%p193, %r221, %r220;
@%p193 bra BB9_242;

ld.shared.u8 %rs194, [%rd21];
mov.u32 %r1431, 1;
setp.ne.s16	%p194, %rs194, 0;
@%p194 bra BB9_243;

BB9_242:
ld.shared.u8 %rs195, [%rd18];
setp.eq.s16	%p195, %rs195, 0;
selp.u32	%r1431, 1, 0, %p195;

BB9_243:
bfe.u32 %r1174, %r16, 9, 1;
setp.ne.s32	%p196, %r1431, %r1174;
@%p196 bra BB9_245;

shl.b64 %rd1260, %rd16, 3;
add.s64 %rd1262, %rd58, %rd1260;
st.shared.u32 [%rd20], %r220;
st.shared.u32 [%rd17], %r221;
shl.b64 %rd1263, %rd19, 3;
add.s64 %rd1264, %rd58, %rd1263;
ld.shared.u64 %rd1265, [%rd1264];
ld.shared.u64 %rd1266, [%rd1262];
st.shared.u64 [%rd1264], %rd1266;
st.shared.u64 [%rd1262], %rd1265;
ld.shared.u8 %rs196, [%rd21];
ld.shared.u8 %rs197, [%rd18];
st.shared.u8 [%rd21], %rs197;
st.shared.u8 [%rd18], %rs196;

BB9_245:
shr.u32 %r224, %r1430, 1;
bar.sync 0;
add.s32 %r1175, %r224, -1;
and.b32 %r1177, %r1175, %r16;
sub.s32 %r1179, %r283, %r1177;
add.s32 %r1180, %r1179, %r224;
cvt.u64.u32	%rd22, %r1180;
mul.wide.u32 %rd1267, %r1180, 4;
add.s64 %rd23, %rd56, %rd1267;
add.s64 %rd24, %rd59, %rd22;
cvt.u64.u32	%rd25, %r1179;
mul.wide.u32 %rd1270, %r1179, 4;
add.s64 %rd26, %rd56, %rd1270;
ld.shared.u32 %r225, [%rd23];
ld.shared.u32 %r226, [%rd26];
add.s64 %rd27, %rd59, %rd25;
setp.ge.s32	%p197, %r226, %r225;
@%p197 bra BB9_247;

ld.shared.u8 %rs198, [%rd27];
mov.u32 %r1432, 1;
setp.ne.s16	%p198, %rs198, 0;
@%p198 bra BB9_248;

BB9_247:
ld.shared.u8 %rs199, [%rd24];
setp.eq.s16	%p199, %rs199, 0;
selp.u32	%r1432, 1, 0, %p199;

BB9_248:
bfe.u32 %r1183, %r16, 9, 1;
setp.ne.s32	%p200, %r1432, %r1183;
@%p200 bra BB9_250;

shl.b64 %rd1271, %rd22, 3;
add.s64 %rd1273, %rd58, %rd1271;
st.shared.u32 [%rd26], %r225;
st.shared.u32 [%rd23], %r226;
shl.b64 %rd1274, %rd25, 3;
add.s64 %rd1275, %rd58, %rd1274;
ld.shared.u64 %rd1276, [%rd1275];
ld.shared.u64 %rd1277, [%rd1273];
st.shared.u64 [%rd1275], %rd1277;
st.shared.u64 [%rd1273], %rd1276;
ld.shared.u8 %rs200, [%rd27];
ld.shared.u8 %rs201, [%rd24];
st.shared.u8 [%rd27], %rs201;
st.shared.u8 [%rd24], %rs200;

BB9_250:
shr.u32 %r1430, %r1430, 2;
setp.ne.s32	%p201, %r1430, 0;
@%p201 bra BB9_240;

bar.sync 0;
and.b32 %r1184, %r16, 1023;
sub.s32 %r1185, %r283, %r1184;
add.s32 %r1186, %r1185, 1024;
cvt.u64.u32	%rd28, %r1186;
mul.wide.u32 %rd1278, %r1186, 4;
add.s64 %rd29, %rd56, %rd1278;
cvt.u64.u32	%rd30, %r1185;
mul.wide.u32 %rd1280, %r1185, 4;
add.s64 %rd31, %rd56, %rd1280;
ld.shared.u32 %r232, [%rd29];
ld.shared.u32 %r233, [%rd31];
add.s64 %rd32, %rd59, %rd30;
setp.ge.s32	%p202, %r233, %r232;
@%p202 bra BB9_253;

ld.shared.u8 %rs202, [%rd32];
setp.ne.s16	%p203, %rs202, 0;
@%p203 bra BB9_255;

BB9_253:
add.s64 %rd33, %rd59, %rd28;
ld.shared.u8 %rs1, [%rd33];
setp.eq.s16	%p204, %rs1, 0;
@%p204 bra BB9_255;

shl.b64 %rd1283, %rd28, 3;
add.s64 %rd1285, %rd58, %rd1283;
st.shared.u32 [%rd31], %r232;
st.shared.u32 [%rd29], %r233;
shl.b64 %rd1286, %rd30, 3;
add.s64 %rd1287, %rd58, %rd1286;
ld.shared.u64 %rd1288, [%rd1287];
ld.shared.u64 %rd1289, [%rd1285];
st.shared.u64 [%rd1287], %rd1289;
st.shared.u64 [%rd1285], %rd1288;
ld.shared.u8 %rs203, [%rd32];
st.shared.u8 [%rd32], %rs1;
st.shared.u8 [%rd33], %rs203;

BB9_255:
bar.sync 0;
shl.b32 %r1375, %r16, 1;
mov.u64 %rd1574, _Z20bitonicSortKVInPlaceIilLi2ELin1E6LTCompIiEjLi2048EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3_$__cuda_local_var_181271_29_non_const_sharedKeys;
and.b32 %r1188, %r16, 511;
sub.s32 %r1190, %r1375, %r1188;
add.s32 %r1191, %r1190, 512;
cvt.u64.u32	%rd34, %r1191;
mul.wide.u32 %rd1290, %r1191, 4;
add.s64 %rd35, %rd1574, %rd1290;
cvt.u64.u32	%rd36, %r1190;
mul.wide.u32 %rd1292, %r1190, 4;
add.s64 %rd37, %rd1574, %rd1292;
ld.shared.u32 %r234, [%rd35];
ld.shared.u32 %r235, [%rd37];
add.s64 %rd38, %rd59, %rd36;
setp.ge.s32	%p205, %r235, %r234;
@%p205 bra BB9_257;

ld.shared.u8 %rs204, [%rd38];
setp.ne.s16	%p206, %rs204, 0;
@%p206 bra BB9_259;

BB9_257:
add.s64 %rd39, %rd59, %rd34;
ld.shared.u8 %rs2, [%rd39];
setp.eq.s16	%p207, %rs2, 0;
@%p207 bra BB9_259;

shl.b64 %rd1295, %rd34, 3;
add.s64 %rd1297, %rd58, %rd1295;
st.shared.u32 [%rd37], %r234;
st.shared.u32 [%rd35], %r235;
shl.b64 %rd1298, %rd36, 3;
add.s64 %rd1299, %rd58, %rd1298;
ld.shared.u64 %rd1300, [%rd1299];
ld.shared.u64 %rd1301, [%rd1297];
st.shared.u64 [%rd1299], %rd1301;
st.shared.u64 [%rd1297], %rd1300;
ld.shared.u8 %rs205, [%rd38];
st.shared.u8 [%rd38], %rs2;
st.shared.u8 [%rd39], %rs205;

BB9_259:
bar.sync 0;
ld.shared.u32 %r236, [%rd1014];
ld.shared.u32 %r237, [%rd1016];
setp.ge.s32	%p208, %r237, %r236;
@%p208 bra BB9_261;

cvt.u64.u32	%rd1307, %r184;
add.s64 %rd1309, %rd59, %rd1307;
ld.shared.u8 %rs206, [%rd1309];
setp.ne.s16	%p209, %rs206, 0;
@%p209 bra BB9_263;

BB9_261:
cvt.u64.u32	%rd1310, %r981;
add.s64 %rd1312, %rd59, %rd1310;
ld.shared.u8 %rs3, [%rd1312];
setp.eq.s16	%p210, %rs3, 0;
@%p210 bra BB9_263;

cvt.u64.u32	%rd1313, %r184;
st.shared.u32 [%rd1016], %r236;
st.shared.u32 [%rd1014], %r237;
mul.wide.u32 %rd1320, %r184, 8;
add.s64 %rd1322, %rd58, %rd1320;
ld.shared.u64 %rd1323, [%rd1322];
mul.wide.u32 %rd1324, %r981, 8;
add.s64 %rd1325, %rd58, %rd1324;
ld.shared.u64 %rd1326, [%rd1325];
st.shared.u64 [%rd1322], %rd1326;
st.shared.u64 [%rd1325], %rd1323;
add.s64 %rd1328, %rd59, %rd1313;
ld.shared.u8 %rs207, [%rd1328];
st.shared.u8 [%rd1328], %rs3;
st.shared.u8 [%rd1312], %rs207;

BB9_263:
bar.sync 0;
ld.shared.u32 %r238, [%rd798];
ld.shared.u32 %r239, [%rd800];
setp.ge.s32	%p211, %r239, %r238;
@%p211 bra BB9_265;

cvt.u64.u32	%rd1335, %r150;
add.s64 %rd1337, %rd59, %rd1335;
ld.shared.u8 %rs208, [%rd1337];
setp.ne.s16	%p212, %rs208, 0;
@%p212 bra BB9_267;

BB9_265:
cvt.u64.u32	%rd1338, %r817;
add.s64 %rd1340, %rd59, %rd1338;
ld.shared.u8 %rs4, [%rd1340];
setp.eq.s16	%p213, %rs4, 0;
@%p213 bra BB9_267;

cvt.u64.u32	%rd1341, %r150;
st.shared.u32 [%rd800], %r238;
st.shared.u32 [%rd798], %r239;
mul.wide.u32 %rd1348, %r150, 8;
add.s64 %rd1350, %rd58, %rd1348;
ld.shared.u64 %rd1351, [%rd1350];
mul.wide.u32 %rd1352, %r817, 8;
add.s64 %rd1353, %rd58, %rd1352;
ld.shared.u64 %rd1354, [%rd1353];
st.shared.u64 [%rd1350], %rd1354;
st.shared.u64 [%rd1353], %rd1351;
add.s64 %rd1356, %rd59, %rd1341;
ld.shared.u8 %rs209, [%rd1356];
st.shared.u8 [%rd1356], %rs4;
st.shared.u8 [%rd1340], %rs209;

BB9_267:
bar.sync 0;
ld.shared.u32 %r240, [%rd610];
ld.shared.u32 %r241, [%rd612];
setp.ge.s32	%p214, %r241, %r240;
@%p214 bra BB9_269;

cvt.u64.u32	%rd1363, %r120;
add.s64 %rd1365, %rd59, %rd1363;
ld.shared.u8 %rs210, [%rd1365];
setp.ne.s16	%p215, %rs210, 0;
@%p215 bra BB9_271;

BB9_269:
cvt.u64.u32	%rd1366, %r675;
add.s64 %rd1368, %rd59, %rd1366;
ld.shared.u8 %rs5, [%rd1368];
setp.eq.s16	%p216, %rs5, 0;
@%p216 bra BB9_271;

cvt.u64.u32	%rd1369, %r120;
st.shared.u32 [%rd612], %r240;
st.shared.u32 [%rd610], %r241;
mul.wide.u32 %rd1376, %r120, 8;
add.s64 %rd1378, %rd58, %rd1376;
ld.shared.u64 %rd1379, [%rd1378];
mul.wide.u32 %rd1380, %r675, 8;
add.s64 %rd1381, %rd58, %rd1380;
ld.shared.u64 %rd1382, [%rd1381];
st.shared.u64 [%rd1378], %rd1382;
st.shared.u64 [%rd1381], %rd1379;
add.s64 %rd1384, %rd59, %rd1369;
ld.shared.u8 %rs211, [%rd1384];
st.shared.u8 [%rd1384], %rs5;
st.shared.u8 [%rd1368], %rs211;

BB9_271:
bar.sync 0;
ld.shared.u32 %r242, [%rd450];
ld.shared.u32 %r243, [%rd452];
setp.ge.s32	%p217, %r243, %r242;
@%p217 bra BB9_273;

cvt.u64.u32	%rd1391, %r94;
add.s64 %rd1393, %rd59, %rd1391;
ld.shared.u8 %rs212, [%rd1393];
setp.ne.s16	%p218, %rs212, 0;
@%p218 bra BB9_275;

BB9_273:
cvt.u64.u32	%rd1394, %r555;
add.s64 %rd1396, %rd59, %rd1394;
ld.shared.u8 %rs6, [%rd1396];
setp.eq.s16	%p219, %rs6, 0;
@%p219 bra BB9_275;

cvt.u64.u32	%rd1397, %r94;
st.shared.u32 [%rd452], %r242;
st.shared.u32 [%rd450], %r243;
mul.wide.u32 %rd1404, %r94, 8;
add.s64 %rd1406, %rd58, %rd1404;
ld.shared.u64 %rd1407, [%rd1406];
mul.wide.u32 %rd1408, %r555, 8;
add.s64 %rd1409, %rd58, %rd1408;
ld.shared.u64 %rd1410, [%rd1409];
st.shared.u64 [%rd1406], %rd1410;
st.shared.u64 [%rd1409], %rd1407;
add.s64 %rd1412, %rd59, %rd1397;
ld.shared.u8 %rs213, [%rd1412];
st.shared.u8 [%rd1412], %rs6;
st.shared.u8 [%rd1396], %rs213;

BB9_275:
bar.sync 0;
ld.shared.u32 %r244, [%rd318];
ld.shared.u32 %r245, [%rd320];
setp.ge.s32	%p220, %r245, %r244;
@%p220 bra BB9_277;

cvt.u64.u32	%rd1419, %r72;
add.s64 %rd1421, %rd59, %rd1419;
ld.shared.u8 %rs214, [%rd1421];
setp.ne.s16	%p221, %rs214, 0;
@%p221 bra BB9_279;

BB9_277:
cvt.u64.u32	%rd1422, %r457;
add.s64 %rd1424, %rd59, %rd1422;
ld.shared.u8 %rs7, [%rd1424];
setp.eq.s16	%p222, %rs7, 0;
@%p222 bra BB9_279;

cvt.u64.u32	%rd1425, %r72;
st.shared.u32 [%rd320], %r244;
st.shared.u32 [%rd318], %r245;
mul.wide.u32 %rd1432, %r72, 8;
add.s64 %rd1434, %rd58, %rd1432;
ld.shared.u64 %rd1435, [%rd1434];
mul.wide.u32 %rd1436, %r457, 8;
add.s64 %rd1437, %rd58, %rd1436;
ld.shared.u64 %rd1438, [%rd1437];
st.shared.u64 [%rd1434], %rd1438;
st.shared.u64 [%rd1437], %rd1435;
add.s64 %rd1440, %rd59, %rd1425;
ld.shared.u8 %rs215, [%rd1440];
st.shared.u8 [%rd1440], %rs7;
st.shared.u8 [%rd1424], %rs215;

BB9_279:
bar.sync 0;
ld.shared.u32 %r246, [%rd214];
ld.shared.u32 %r247, [%rd216];
setp.ge.s32	%p223, %r247, %r246;
@%p223 bra BB9_281;

cvt.u64.u32	%rd1447, %r54;
add.s64 %rd1449, %rd59, %rd1447;
ld.shared.u8 %rs216, [%rd1449];
setp.ne.s16	%p224, %rs216, 0;
@%p224 bra BB9_283;

BB9_281:
cvt.u64.u32	%rd1450, %r381;
add.s64 %rd1452, %rd59, %rd1450;
ld.shared.u8 %rs8, [%rd1452];
setp.eq.s16	%p225, %rs8, 0;
@%p225 bra BB9_283;

cvt.u64.u32	%rd1453, %r54;
st.shared.u32 [%rd216], %r246;
st.shared.u32 [%rd214], %r247;
mul.wide.u32 %rd1460, %r54, 8;
add.s64 %rd1462, %rd58, %rd1460;
ld.shared.u64 %rd1463, [%rd1462];
mul.wide.u32 %rd1464, %r381, 8;
add.s64 %rd1465, %rd58, %rd1464;
ld.shared.u64 %rd1466, [%rd1465];
st.shared.u64 [%rd1462], %rd1466;
st.shared.u64 [%rd1465], %rd1463;
add.s64 %rd1468, %rd59, %rd1453;
ld.shared.u8 %rs217, [%rd1468];
st.shared.u8 [%rd1468], %rs8;
st.shared.u8 [%rd1452], %rs217;

BB9_283:
bar.sync 0;
ld.shared.u32 %r248, [%rd138];
ld.shared.u32 %r249, [%rd140];
setp.ge.s32	%p226, %r249, %r248;
@%p226 bra BB9_285;

cvt.u64.u32	%rd1475, %r40;
add.s64 %rd1477, %rd59, %rd1475;
ld.shared.u8 %rs218, [%rd1477];
setp.ne.s16	%p227, %rs218, 0;
@%p227 bra BB9_287;

BB9_285:
cvt.u64.u32	%rd1478, %r327;
add.s64 %rd1480, %rd59, %rd1478;
ld.shared.u8 %rs9, [%rd1480];
setp.eq.s16	%p228, %rs9, 0;
@%p228 bra BB9_287;

cvt.u64.u32	%rd1481, %r40;
st.shared.u32 [%rd140], %r248;
st.shared.u32 [%rd138], %r249;
mul.wide.u32 %rd1488, %r40, 8;
add.s64 %rd1490, %rd58, %rd1488;
ld.shared.u64 %rd1491, [%rd1490];
mul.wide.u32 %rd1492, %r327, 8;
add.s64 %rd1493, %rd58, %rd1492;
ld.shared.u64 %rd1494, [%rd1493];
st.shared.u64 [%rd1490], %rd1494;
st.shared.u64 [%rd1493], %rd1491;
add.s64 %rd1496, %rd59, %rd1481;
ld.shared.u8 %rs219, [%rd1496];
st.shared.u8 [%rd1496], %rs9;
st.shared.u8 [%rd1480], %rs219;

BB9_287:
bar.sync 0;
ld.shared.u32 %r250, [%rd90];
ld.shared.u32 %r251, [%rd92];
setp.ge.s32	%p229, %r251, %r250;
@%p229 bra BB9_289;

cvt.u64.u32	%rd1503, %r30;
add.s64 %rd1505, %rd59, %rd1503;
ld.shared.u8 %rs220, [%rd1505];
setp.ne.s16	%p230, %rs220, 0;
@%p230 bra BB9_291;

BB9_289:
cvt.u64.u32	%rd1506, %r295;
add.s64 %rd1508, %rd59, %rd1506;
ld.shared.u8 %rs10, [%rd1508];
setp.eq.s16	%p231, %rs10, 0;
@%p231 bra BB9_291;

cvt.u64.u32	%rd1509, %r30;
st.shared.u32 [%rd92], %r250;
st.shared.u32 [%rd90], %r251;
mul.wide.u32 %rd1516, %r30, 8;
add.s64 %rd1518, %rd58, %rd1516;
ld.shared.u64 %rd1519, [%rd1518];
mul.wide.u32 %rd1520, %r295, 8;
add.s64 %rd1521, %rd58, %rd1520;
ld.shared.u64 %rd1522, [%rd1521];
st.shared.u64 [%rd1518], %rd1522;
st.shared.u64 [%rd1521], %rd1519;
add.s64 %rd1524, %rd59, %rd1509;
ld.shared.u8 %rs221, [%rd1524];
st.shared.u8 [%rd1524], %rs10;
st.shared.u8 [%rd1508], %rs221;

BB9_291:
bar.sync 0;
ld.shared.u32 %r252, [%rd70+4];
ld.shared.u32 %r253, [%rd70];
setp.ge.s32	%p232, %r253, %r252;
@%p232 bra BB9_293;

shl.b32 %r1374, %r16, 1;
cvt.u64.u32	%rd1529, %r1374;
add.s64 %rd1531, %rd59, %rd1529;
ld.shared.u8 %rs222, [%rd1531];
setp.ne.s16	%p233, %rs222, 0;
@%p233 bra BB9_295;

BB9_293:
shl.b32 %r1372, %r16, 1;
cvt.u64.u32	%rd1532, %r1372;
add.s64 %rd1534, %rd59, %rd1532;
ld.shared.u8 %rs11, [%rd1534+1];
setp.eq.s16	%p234, %rs11, 0;
@%p234 bra BB9_295;

shl.b32 %r1373, %r16, 1;
st.shared.u32 [%rd70], %r252;
st.shared.u32 [%rd70+4], %r253;
mul.wide.u32 %rd1539, %r1373, 8;
add.s64 %rd1541, %rd58, %rd1539;
ld.shared.u64 %rd1542, [%rd1541];
ld.shared.u64 %rd1543, [%rd1541+8];
st.shared.u64 [%rd1541], %rd1543;
st.shared.u64 [%rd1541+8], %rd1542;
ld.shared.u8 %rs223, [%rd1534];
st.shared.u8 [%rd1534], %rs11;
st.shared.u8 [%rd1534+1], %rs223;

BB9_295:
ld.param.u32 %r1364, [_Z20bitonicSortKVInPlaceIilLi2ELin1E6LTCompIiEjLi2048EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_2];
setp.lt.u32	%p236, %r16, %r1364;
bar.sync 0;
@!%p236 bra BB9_297;
bra.uni BB9_296;

BB9_296:
ld.param.u32 %r1371, [_Z20bitonicSortKVInPlaceIilLi2ELin1E6LTCompIiEjLi2048EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_5];
ld.param.u32 %r1370, [_Z20bitonicSortKVInPlaceIilLi2ELin1E6LTCompIiEjLi2048EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_3];
ld.shared.u32 %r1354, [%rd11];
mad.lo.s32 %r1355, %r16, %r1370, %r4;
cvta.to.global.u64 %rd1549, %rd8;
mul.wide.u32 %rd1550, %r1355, 4;
add.s64 %rd1551, %rd1549, %rd1550;
st.global.u32 [%rd1551], %r1354;
ld.shared.u64 %rd1555, [%rd12];
ld.local.u64 %rd1556, [%rd2];
cvta.to.global.u64 %rd1557, %rd1556;
mad.lo.s32 %r1356, %r16, %r1371, %r15;
mul.wide.u32 %rd1558, %r1356, 8;
add.s64 %rd1559, %rd1557, %rd1558;
st.global.u64 [%rd1559], %rd1555;

BB9_297:
ld.param.u32 %r1366, [_Z20bitonicSortKVInPlaceIilLi2ELin1E6LTCompIiEjLi2048EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_2];
add.s32 %r1365, %r16, 1024;
setp.ge.u32	%p237, %r1365, %r1366;
@%p237 bra BB9_299;

add.s32 %r1369, %r16, 1024;
ld.param.u32 %r1368, [_Z20bitonicSortKVInPlaceIilLi2ELin1E6LTCompIiEjLi2048EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_5];
ld.param.u32 %r1367, [_Z20bitonicSortKVInPlaceIilLi2ELin1E6LTCompIiEjLi2048EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_3];
ld.shared.u32 %r1360, [%rd11+4096];
mad.lo.s32 %r1362, %r1369, %r1367, %r4;
cvta.to.global.u64 %rd1563, %rd8;
mul.wide.u32 %rd1564, %r1362, 4;
add.s64 %rd1565, %rd1563, %rd1564;
st.global.u32 [%rd1565], %r1360;
ld.shared.u64 %rd1569, [%rd12+8192];
ld.local.u64 %rd1570, [%rd2];
cvta.to.global.u64 %rd1571, %rd1570;
mad.lo.s32 %r1363, %r1369, %r1368, %r15;
mul.wide.u32 %rd1572, %r1363, 8;
add.s64 %rd1573, %rd1571, %rd1572;
st.global.u64 [%rd1573], %rd1569;

BB9_299:
ret;
}


.visible .entry _Z20bitonicSortKVInPlaceIilLi2ELin1E6GTCompIiEjLi1024EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3_(
.param .align 8 .b8 _Z20bitonicSortKVInPlaceIilLi2ELin1E6GTCompIiEjLi1024EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_0[216],
.param .u32 _Z20bitonicSortKVInPlaceIilLi2ELin1E6GTCompIiEjLi1024EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_1,
.param .u32 _Z20bitonicSortKVInPlaceIilLi2ELin1E6GTCompIiEjLi1024EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_2,
.param .u32 _Z20bitonicSortKVInPlaceIilLi2ELin1E6GTCompIiEjLi1024EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_3,
.param .align 8 .b8 _Z20bitonicSortKVInPlaceIilLi2ELin1E6GTCompIiEjLi1024EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_4[216],
.param .u32 _Z20bitonicSortKVInPlaceIilLi2ELin1E6GTCompIiEjLi1024EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_5,
.param .align 1 .b8 _Z20bitonicSortKVInPlaceIilLi2ELin1E6GTCompIiEjLi1024EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_6[1]
)
.maxntid 1024, 1, 1
{
.local .align 8 .b8 __local_depot10[216];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<226>;
.reg .b16 %rs<213>;
.reg .b32 %r<1455>;
.reg .b64 %rd<1554>;

	.shared .align 4 .b8 _Z20bitonicSortKVInPlaceIilLi2ELin1E6GTCompIiEjLi1024EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3_$__cuda_local_var_181271_29_non_const_sharedKeys[4096];

	.shared .align 8 .b8 _Z20bitonicSortKVInPlaceIilLi2ELin1E6GTCompIiEjLi1024EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3_$__cuda_local_var_181272_29_non_const_sharedValues[8192];

	.shared .align 1 .b8 _Z20bitonicSortKVInPlaceIilLi2ELin1E6GTCompIiEjLi1024EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3_$__cuda_local_var_181273_32_non_const_sharedValid[1024];

mov.u64 %rd1553, __local_depot10;
cvta.local.u64 %SP, %rd1553;
ld.param.u32 %r242, [_Z20bitonicSortKVInPlaceIilLi2ELin1E6GTCompIiEjLi1024EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_1];
ld.param.u32 %r243, [_Z20bitonicSortKVInPlaceIilLi2ELin1E6GTCompIiEjLi1024EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_2];
ld.param.u32 %r244, [_Z20bitonicSortKVInPlaceIilLi2ELin1E6GTCompIiEjLi1024EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_3];
ld.param.u32 %r245, [_Z20bitonicSortKVInPlaceIilLi2ELin1E6GTCompIiEjLi1024EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_5];
mov.u64 %rd1, _Z20bitonicSortKVInPlaceIilLi2ELin1E6GTCompIiEjLi1024EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_0;
mov.u64 %rd3, _Z20bitonicSortKVInPlaceIilLi2ELin1E6GTCompIiEjLi1024EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_4;
add.u64 %rd16, %SP, 0;
cvta.to.local.u64 %rd2, %rd16;
mov.u32 %r1401, 0;
mov.pred %p4, 0;
@%p4 bra BB10_2;

BB10_1:
mul.wide.s32 %rd17, %r1401, 8;
add.s64 %rd18, %rd3, %rd17;
ld.param.u64 %rd19, [%rd18];
add.s64 %rd20, %rd2, %rd17;
st.local.u64 [%rd20], %rd19;
add.s32 %r1401, %r1401, 1;
setp.lt.u32	%p5, %r1401, 27;
@%p5 bra BB10_1;

BB10_2:
mov.u32 %r247, %nctaid.y;
mov.u32 %r248, %ctaid.z;
mov.u32 %r249, %ctaid.y;
mad.lo.s32 %r250, %r247, %r248, %r249;
mov.u32 %r251, %nctaid.x;
mov.u32 %r252, %ctaid.x;
mad.lo.s32 %r1403, %r250, %r251, %r252;
setp.ge.u32	%p6, %r1403, %r242;
@%p6 bra BB10_283;

ld.param.u32 %r254, [%rd1+12];
ld.param.u32 %r255, [%rd1+112];
rem.u32 %r256, %r1403, %r254;
mul.lo.s32 %r257, %r255, %r256;
div.u32 %r258, %r1403, %r254;
ld.param.u32 %r259, [%rd1+108];
mad.lo.s32 %r4, %r259, %r258, %r257;
ld.local.u32 %r5, [%rd2+208];
add.s32 %r1402, %r5, -1;
mov.u32 %r253, 0;
setp.lt.s32	%p7, %r1402, 1;
mov.u32 %r1407, %r253;
@%p7 bra BB10_6;

mul.wide.s32 %rd21, %r5, 4;
add.s64 %rd1550, %rd2, %rd21;
mov.u32 %r1408, 0;

BB10_5:
ld.local.u32 %r261, [%rd1550+4];
rem.u32 %r262, %r1403, %r261;
ld.local.u32 %r263, [%rd1550+104];
mad.lo.s32 %r1408, %r263, %r262, %r1408;
div.u32 %r1403, %r1403, %r261;
add.s64 %rd1550, %rd1550, -4;
add.s32 %r1402, %r1402, -1;
setp.gt.s32	%p8, %r1402, 0;
mov.u32 %r1404, %r1408;
mov.u32 %r1407, %r1404;
@%p8 bra BB10_5;

BB10_6:
mov.u32 %r14, %r1407;
ld.param.u64 %rd8, [%rd1];
ld.local.u32 %r265, [%rd2+108];
mad.lo.s32 %r15, %r265, %r1403, %r14;
mov.u32 %r16, %tid.x;
add.s32 %r17, %r16, 512;
setp.lt.u32	%p1, %r16, %r243;
setp.ge.u32	%p9, %r16, %r243;
mov.u32 %r1406, %r253;
@%p9 bra BB10_8;

cvta.to.global.u64 %rd22, %rd8;
mad.lo.s32 %r266, %r16, %r244, %r4;
mul.wide.u32 %rd23, %r266, 4;
add.s64 %rd24, %rd22, %rd23;
ld.global.u32 %r1406, [%rd24];

BB10_8:
mov.u64 %rd1551, 0;
@%p9 bra BB10_10;

ld.local.u64 %rd26, [%rd2];
cvta.to.global.u64 %rd27, %rd26;
mad.lo.s32 %r267, %r16, %r245, %r15;
mul.wide.u32 %rd28, %r267, 8;
add.s64 %rd29, %rd27, %rd28;
ld.global.u64 %rd1551, [%rd29];

BB10_10:
selp.u16	%rs11, 1, 0, %p1;
cvt.s64.s32	%rd30, %r16;
mul.wide.s32 %rd31, %r16, 4;
mov.u64 %rd32, _Z20bitonicSortKVInPlaceIilLi2ELin1E6GTCompIiEjLi1024EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3_$__cuda_local_var_181271_29_non_const_sharedKeys;
add.s64 %rd11, %rd32, %rd31;
st.shared.u32 [%rd11], %r1406;
mul.wide.s32 %rd33, %r16, 8;
mov.u64 %rd34, _Z20bitonicSortKVInPlaceIilLi2ELin1E6GTCompIiEjLi1024EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3_$__cuda_local_var_181272_29_non_const_sharedValues;
add.s64 %rd12, %rd34, %rd33;
st.shared.u64 [%rd12], %rd1551;
mov.u64 %rd35, _Z20bitonicSortKVInPlaceIilLi2ELin1E6GTCompIiEjLi1024EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3_$__cuda_local_var_181273_32_non_const_sharedValid;
add.s64 %rd13, %rd35, %rd30;
st.shared.u8 [%rd13], %rs11;
setp.lt.u32	%p2, %r17, %r243;
mov.u32 %r1409, 0;
setp.ge.u32	%p11, %r17, %r243;
@%p11 bra BB10_12;

cvta.to.global.u64 %rd36, %rd8;
mad.lo.s32 %r269, %r17, %r244, %r4;
mul.wide.u32 %rd37, %r269, 4;
add.s64 %rd38, %rd36, %rd37;
ld.global.u32 %r1409, [%rd38];

BB10_12:
mov.u64 %rd1552, 0;
@%p11 bra BB10_14;

ld.local.u64 %rd40, [%rd2];
cvta.to.global.u64 %rd41, %rd40;
mad.lo.s32 %r270, %r17, %r245, %r15;
mul.wide.u32 %rd42, %r270, 8;
add.s64 %rd43, %rd41, %rd42;
ld.global.u64 %rd1552, [%rd43];

BB10_14:
selp.u16	%rs12, 1, 0, %p2;
st.shared.u32 [%rd11+2048], %r1409;
st.shared.u64 [%rd12+4096], %rd1552;
st.shared.u8 [%rd13+512], %rs12;
shl.b32 %r22, %r16, 1;
bar.sync 0;
mul.wide.u32 %rd44, %r22, 4;
add.s64 %rd46, %rd32, %rd44;
ld.shared.u32 %r23, [%rd46+4];
ld.shared.u32 %r24, [%rd46];
setp.le.s32	%p13, %r24, %r23;
@%p13 bra BB10_16;

cvt.u64.u32	%rd47, %r22;
add.s64 %rd49, %rd35, %rd47;
ld.shared.u8 %rs13, [%rd49];
mov.u32 %r1410, 1;
setp.ne.s16	%p14, %rs13, 0;
@%p14 bra BB10_17;

BB10_16:
cvt.u64.u32	%rd50, %r22;
add.s64 %rd52, %rd35, %rd50;
ld.shared.u8 %rs14, [%rd52+1];
setp.eq.s16	%p15, %rs14, 0;
selp.u32	%r1410, 1, 0, %p15;

BB10_17:
and.b32 %r277, %r16, 1;
setp.ne.s32	%p16, %r1410, %r277;
@%p16 bra BB10_19;

mul.wide.u32 %rd53, %r22, 8;
add.s64 %rd55, %rd34, %rd53;
cvt.u64.u32	%rd56, %r22;
st.shared.u32 [%rd46], %r23;
st.shared.u32 [%rd46+4], %r24;
ld.shared.u64 %rd60, [%rd55];
ld.shared.u64 %rd61, [%rd55+8];
st.shared.u64 [%rd55], %rd61;
st.shared.u64 [%rd55+8], %rd60;
add.s64 %rd63, %rd35, %rd56;
ld.shared.u8 %rs15, [%rd63];
ld.shared.u8 %rs16, [%rd63+1];
st.shared.u8 [%rd63], %rs16;
st.shared.u8 [%rd63+1], %rs15;

BB10_19:
bar.sync 0;
sub.s32 %r31, %r22, %r277;
add.s32 %r283, %r31, 2;
mul.wide.u32 %rd64, %r283, 4;
add.s64 %rd66, %rd32, %rd64;
mul.wide.u32 %rd67, %r31, 4;
add.s64 %rd68, %rd32, %rd67;
ld.shared.u32 %r29, [%rd66];
ld.shared.u32 %r30, [%rd68];
setp.le.s32	%p17, %r30, %r29;
@%p17 bra BB10_21;

cvt.u64.u32	%rd69, %r31;
add.s64 %rd71, %rd35, %rd69;
ld.shared.u8 %rs17, [%rd71];
mov.u32 %r1411, 1;
setp.ne.s16	%p18, %rs17, 0;
@%p18 bra BB10_22;

BB10_21:
cvt.u64.u32	%rd72, %r283;
add.s64 %rd74, %rd35, %rd72;
ld.shared.u8 %rs18, [%rd74];
setp.eq.s16	%p19, %rs18, 0;
selp.u32	%r1411, 1, 0, %p19;

BB10_22:
bfe.u32 %r295, %r16, 1, 1;
setp.ne.s32	%p20, %r1411, %r295;
@%p20 bra BB10_24;

mul.wide.u32 %rd75, %r31, 8;
add.s64 %rd77, %rd34, %rd75;
mul.wide.u32 %rd78, %r283, 8;
add.s64 %rd79, %rd34, %rd78;
cvt.u64.u32	%rd80, %r31;
st.shared.u32 [%rd68], %r29;
cvt.u64.u32	%rd84, %r283;
st.shared.u32 [%rd66], %r30;
ld.shared.u64 %rd87, [%rd77];
ld.shared.u64 %rd88, [%rd79];
st.shared.u64 [%rd77], %rd88;
st.shared.u64 [%rd79], %rd87;
add.s64 %rd90, %rd35, %rd80;
ld.shared.u8 %rs19, [%rd90];
add.s64 %rd91, %rd35, %rd84;
ld.shared.u8 %rs20, [%rd91];
st.shared.u8 [%rd90], %rs20;
st.shared.u8 [%rd91], %rs19;

BB10_24:
bar.sync 0;
ld.shared.u32 %r34, [%rd46+4];
ld.shared.u32 %r35, [%rd46];
setp.le.s32	%p21, %r35, %r34;
@%p21 bra BB10_26;

cvt.u64.u32	%rd95, %r22;
add.s64 %rd97, %rd35, %rd95;
ld.shared.u8 %rs21, [%rd97];
mov.u32 %r1412, 1;
setp.ne.s16	%p22, %rs21, 0;
@%p22 bra BB10_27;

BB10_26:
cvt.u64.u32	%rd98, %r22;
add.s64 %rd100, %rd35, %rd98;
ld.shared.u8 %rs22, [%rd100+1];
setp.eq.s16	%p23, %rs22, 0;
selp.u32	%r1412, 1, 0, %p23;

BB10_27:
bfe.u32 %r310, %r16, 1, 1;
setp.ne.s32	%p24, %r1412, %r310;
@%p24 bra BB10_29;

cvt.u64.u32	%rd101, %r22;
st.shared.u32 [%rd46], %r34;
st.shared.u32 [%rd46+4], %r35;
mul.wide.u32 %rd105, %r22, 8;
add.s64 %rd107, %rd34, %rd105;
ld.shared.u64 %rd108, [%rd107];
ld.shared.u64 %rd109, [%rd107+8];
st.shared.u64 [%rd107], %rd109;
st.shared.u64 [%rd107+8], %rd108;
add.s64 %rd111, %rd35, %rd101;
ld.shared.u8 %rs23, [%rd111];
ld.shared.u8 %rs24, [%rd111+1];
st.shared.u8 [%rd111], %rs24;
st.shared.u8 [%rd111+1], %rs23;

BB10_29:
bar.sync 0;
and.b32 %r313, %r16, 3;
sub.s32 %r41, %r22, %r313;
add.s32 %r315, %r41, 4;
mul.wide.u32 %rd112, %r315, 4;
add.s64 %rd114, %rd32, %rd112;
mul.wide.u32 %rd115, %r41, 4;
add.s64 %rd116, %rd32, %rd115;
ld.shared.u32 %r39, [%rd114];
ld.shared.u32 %r40, [%rd116];
setp.le.s32	%p25, %r40, %r39;
@%p25 bra BB10_31;

cvt.u64.u32	%rd117, %r41;
add.s64 %rd119, %rd35, %rd117;
ld.shared.u8 %rs25, [%rd119];
mov.u32 %r1413, 1;
setp.ne.s16	%p26, %rs25, 0;
@%p26 bra BB10_32;

BB10_31:
cvt.u64.u32	%rd120, %r315;
add.s64 %rd122, %rd35, %rd120;
ld.shared.u8 %rs26, [%rd122];
setp.eq.s16	%p27, %rs26, 0;
selp.u32	%r1413, 1, 0, %p27;

BB10_32:
bfe.u32 %r327, %r16, 2, 1;
setp.ne.s32	%p28, %r1413, %r327;
@%p28 bra BB10_34;

mul.wide.u32 %rd123, %r41, 8;
add.s64 %rd125, %rd34, %rd123;
mul.wide.u32 %rd126, %r315, 8;
add.s64 %rd127, %rd34, %rd126;
cvt.u64.u32	%rd128, %r41;
st.shared.u32 [%rd116], %r39;
cvt.u64.u32	%rd132, %r315;
st.shared.u32 [%rd114], %r40;
ld.shared.u64 %rd135, [%rd125];
ld.shared.u64 %rd136, [%rd127];
st.shared.u64 [%rd125], %rd136;
st.shared.u64 [%rd127], %rd135;
add.s64 %rd138, %rd35, %rd128;
ld.shared.u8 %rs27, [%rd138];
add.s64 %rd139, %rd35, %rd132;
ld.shared.u8 %rs28, [%rd139];
st.shared.u8 [%rd138], %rs28;
st.shared.u8 [%rd139], %rs27;

BB10_34:
bar.sync 0;
ld.shared.u32 %r44, [%rd66];
ld.shared.u32 %r45, [%rd68];
setp.le.s32	%p29, %r45, %r44;
@%p29 bra BB10_36;

cvt.u64.u32	%rd145, %r31;
add.s64 %rd147, %rd35, %rd145;
ld.shared.u8 %rs29, [%rd147];
mov.u32 %r1414, 1;
setp.ne.s16	%p30, %rs29, 0;
@%p30 bra BB10_37;

BB10_36:
cvt.u64.u32	%rd148, %r283;
add.s64 %rd150, %rd35, %rd148;
ld.shared.u8 %rs30, [%rd150];
setp.eq.s16	%p31, %rs30, 0;
selp.u32	%r1414, 1, 0, %p31;

BB10_37:
bfe.u32 %r350, %r16, 2, 1;
setp.ne.s32	%p32, %r1414, %r350;
@%p32 bra BB10_39;

cvt.u64.u32	%rd151, %r31;
st.shared.u32 [%rd68], %r44;
cvt.u64.u32	%rd155, %r283;
st.shared.u32 [%rd66], %r45;
mul.wide.u32 %rd158, %r31, 8;
add.s64 %rd160, %rd34, %rd158;
ld.shared.u64 %rd161, [%rd160];
mul.wide.u32 %rd162, %r283, 8;
add.s64 %rd163, %rd34, %rd162;
ld.shared.u64 %rd164, [%rd163];
st.shared.u64 [%rd160], %rd164;
st.shared.u64 [%rd163], %rd161;
add.s64 %rd166, %rd35, %rd151;
ld.shared.u8 %rs31, [%rd166];
add.s64 %rd167, %rd35, %rd155;
ld.shared.u8 %rs32, [%rd167];
st.shared.u8 [%rd166], %rs32;
st.shared.u8 [%rd167], %rs31;

BB10_39:
bar.sync 0;
ld.shared.u32 %r48, [%rd46+4];
ld.shared.u32 %r49, [%rd46];
setp.le.s32	%p33, %r49, %r48;
@%p33 bra BB10_41;

cvt.u64.u32	%rd171, %r22;
add.s64 %rd173, %rd35, %rd171;
ld.shared.u8 %rs33, [%rd173];
mov.u32 %r1415, 1;
setp.ne.s16	%p34, %rs33, 0;
@%p34 bra BB10_42;

BB10_41:
cvt.u64.u32	%rd174, %r22;
add.s64 %rd176, %rd35, %rd174;
ld.shared.u8 %rs34, [%rd176+1];
setp.eq.s16	%p35, %rs34, 0;
selp.u32	%r1415, 1, 0, %p35;

BB10_42:
bfe.u32 %r364, %r16, 2, 1;
setp.ne.s32	%p36, %r1415, %r364;
@%p36 bra BB10_44;

cvt.u64.u32	%rd177, %r22;
st.shared.u32 [%rd46], %r48;
st.shared.u32 [%rd46+4], %r49;
mul.wide.u32 %rd181, %r22, 8;
add.s64 %rd183, %rd34, %rd181;
ld.shared.u64 %rd184, [%rd183];
ld.shared.u64 %rd185, [%rd183+8];
st.shared.u64 [%rd183], %rd185;
st.shared.u64 [%rd183+8], %rd184;
add.s64 %rd187, %rd35, %rd177;
ld.shared.u8 %rs35, [%rd187];
ld.shared.u8 %rs36, [%rd187+1];
st.shared.u8 [%rd187], %rs36;
st.shared.u8 [%rd187+1], %rs35;

BB10_44:
bar.sync 0;
and.b32 %r367, %r16, 7;
sub.s32 %r55, %r22, %r367;
add.s32 %r369, %r55, 8;
mul.wide.u32 %rd188, %r369, 4;
add.s64 %rd190, %rd32, %rd188;
mul.wide.u32 %rd191, %r55, 4;
add.s64 %rd192, %rd32, %rd191;
ld.shared.u32 %r53, [%rd190];
ld.shared.u32 %r54, [%rd192];
setp.le.s32	%p37, %r54, %r53;
@%p37 bra BB10_46;

cvt.u64.u32	%rd193, %r55;
add.s64 %rd195, %rd35, %rd193;
ld.shared.u8 %rs37, [%rd195];
mov.u32 %r1416, 1;
setp.ne.s16	%p38, %rs37, 0;
@%p38 bra BB10_47;

BB10_46:
cvt.u64.u32	%rd196, %r369;
add.s64 %rd198, %rd35, %rd196;
ld.shared.u8 %rs38, [%rd198];
setp.eq.s16	%p39, %rs38, 0;
selp.u32	%r1416, 1, 0, %p39;

BB10_47:
bfe.u32 %r381, %r16, 3, 1;
setp.ne.s32	%p40, %r1416, %r381;
@%p40 bra BB10_49;

mul.wide.u32 %rd199, %r55, 8;
add.s64 %rd201, %rd34, %rd199;
mul.wide.u32 %rd202, %r369, 8;
add.s64 %rd203, %rd34, %rd202;
cvt.u64.u32	%rd204, %r55;
st.shared.u32 [%rd192], %r53;
cvt.u64.u32	%rd208, %r369;
st.shared.u32 [%rd190], %r54;
ld.shared.u64 %rd211, [%rd201];
ld.shared.u64 %rd212, [%rd203];
st.shared.u64 [%rd201], %rd212;
st.shared.u64 [%rd203], %rd211;
add.s64 %rd214, %rd35, %rd204;
ld.shared.u8 %rs39, [%rd214];
add.s64 %rd215, %rd35, %rd208;
ld.shared.u8 %rs40, [%rd215];
st.shared.u8 [%rd214], %rs40;
st.shared.u8 [%rd215], %rs39;

BB10_49:
bar.sync 0;
ld.shared.u32 %r58, [%rd114];
ld.shared.u32 %r59, [%rd116];
setp.le.s32	%p41, %r59, %r58;
@%p41 bra BB10_51;

cvt.u64.u32	%rd221, %r41;
add.s64 %rd223, %rd35, %rd221;
ld.shared.u8 %rs41, [%rd223];
mov.u32 %r1417, 1;
setp.ne.s16	%p42, %rs41, 0;
@%p42 bra BB10_52;

BB10_51:
cvt.u64.u32	%rd224, %r315;
add.s64 %rd226, %rd35, %rd224;
ld.shared.u8 %rs42, [%rd226];
setp.eq.s16	%p43, %rs42, 0;
selp.u32	%r1417, 1, 0, %p43;

BB10_52:
bfe.u32 %r404, %r16, 3, 1;
setp.ne.s32	%p44, %r1417, %r404;
@%p44 bra BB10_54;

cvt.u64.u32	%rd227, %r41;
st.shared.u32 [%rd116], %r58;
cvt.u64.u32	%rd231, %r315;
st.shared.u32 [%rd114], %r59;
mul.wide.u32 %rd234, %r41, 8;
add.s64 %rd236, %rd34, %rd234;
ld.shared.u64 %rd237, [%rd236];
mul.wide.u32 %rd238, %r315, 8;
add.s64 %rd239, %rd34, %rd238;
ld.shared.u64 %rd240, [%rd239];
st.shared.u64 [%rd236], %rd240;
st.shared.u64 [%rd239], %rd237;
add.s64 %rd242, %rd35, %rd227;
ld.shared.u8 %rs43, [%rd242];
add.s64 %rd243, %rd35, %rd231;
ld.shared.u8 %rs44, [%rd243];
st.shared.u8 [%rd242], %rs44;
st.shared.u8 [%rd243], %rs43;

BB10_54:
bar.sync 0;
ld.shared.u32 %r62, [%rd66];
ld.shared.u32 %r63, [%rd68];
setp.le.s32	%p45, %r63, %r62;
@%p45 bra BB10_56;

cvt.u64.u32	%rd249, %r31;
add.s64 %rd251, %rd35, %rd249;
ld.shared.u8 %rs45, [%rd251];
mov.u32 %r1418, 1;
setp.ne.s16	%p46, %rs45, 0;
@%p46 bra BB10_57;

BB10_56:
cvt.u64.u32	%rd252, %r283;
add.s64 %rd254, %rd35, %rd252;
ld.shared.u8 %rs46, [%rd254];
setp.eq.s16	%p47, %rs46, 0;
selp.u32	%r1418, 1, 0, %p47;

BB10_57:
bfe.u32 %r426, %r16, 3, 1;
setp.ne.s32	%p48, %r1418, %r426;
@%p48 bra BB10_59;

cvt.u64.u32	%rd255, %r31;
st.shared.u32 [%rd68], %r62;
cvt.u64.u32	%rd259, %r283;
st.shared.u32 [%rd66], %r63;
mul.wide.u32 %rd262, %r31, 8;
add.s64 %rd264, %rd34, %rd262;
ld.shared.u64 %rd265, [%rd264];
mul.wide.u32 %rd266, %r283, 8;
add.s64 %rd267, %rd34, %rd266;
ld.shared.u64 %rd268, [%rd267];
st.shared.u64 [%rd264], %rd268;
st.shared.u64 [%rd267], %rd265;
add.s64 %rd270, %rd35, %rd255;
ld.shared.u8 %rs47, [%rd270];
add.s64 %rd271, %rd35, %rd259;
ld.shared.u8 %rs48, [%rd271];
st.shared.u8 [%rd270], %rs48;
st.shared.u8 [%rd271], %rs47;

BB10_59:
bar.sync 0;
ld.shared.u32 %r66, [%rd46+4];
ld.shared.u32 %r67, [%rd46];
setp.le.s32	%p49, %r67, %r66;
@%p49 bra BB10_61;

cvt.u64.u32	%rd275, %r22;
add.s64 %rd277, %rd35, %rd275;
ld.shared.u8 %rs49, [%rd277];
mov.u32 %r1419, 1;
setp.ne.s16	%p50, %rs49, 0;
@%p50 bra BB10_62;

BB10_61:
cvt.u64.u32	%rd278, %r22;
add.s64 %rd280, %rd35, %rd278;
ld.shared.u8 %rs50, [%rd280+1];
setp.eq.s16	%p51, %rs50, 0;
selp.u32	%r1419, 1, 0, %p51;

BB10_62:
bfe.u32 %r440, %r16, 3, 1;
setp.ne.s32	%p52, %r1419, %r440;
@%p52 bra BB10_64;

cvt.u64.u32	%rd281, %r22;
st.shared.u32 [%rd46], %r66;
st.shared.u32 [%rd46+4], %r67;
mul.wide.u32 %rd285, %r22, 8;
add.s64 %rd287, %rd34, %rd285;
ld.shared.u64 %rd288, [%rd287];
ld.shared.u64 %rd289, [%rd287+8];
st.shared.u64 [%rd287], %rd289;
st.shared.u64 [%rd287+8], %rd288;
add.s64 %rd291, %rd35, %rd281;
ld.shared.u8 %rs51, [%rd291];
ld.shared.u8 %rs52, [%rd291+1];
st.shared.u8 [%rd291], %rs52;
st.shared.u8 [%rd291+1], %rs51;

BB10_64:
bar.sync 0;
and.b32 %r443, %r16, 15;
sub.s32 %r73, %r22, %r443;
add.s32 %r445, %r73, 16;
mul.wide.u32 %rd292, %r445, 4;
add.s64 %rd294, %rd32, %rd292;
mul.wide.u32 %rd295, %r73, 4;
add.s64 %rd296, %rd32, %rd295;
ld.shared.u32 %r71, [%rd294];
ld.shared.u32 %r72, [%rd296];
setp.le.s32	%p53, %r72, %r71;
@%p53 bra BB10_66;

cvt.u64.u32	%rd297, %r73;
add.s64 %rd299, %rd35, %rd297;
ld.shared.u8 %rs53, [%rd299];
mov.u32 %r1420, 1;
setp.ne.s16	%p54, %rs53, 0;
@%p54 bra BB10_67;

BB10_66:
cvt.u64.u32	%rd300, %r445;
add.s64 %rd302, %rd35, %rd300;
ld.shared.u8 %rs54, [%rd302];
setp.eq.s16	%p55, %rs54, 0;
selp.u32	%r1420, 1, 0, %p55;

BB10_67:
bfe.u32 %r457, %r16, 4, 1;
setp.ne.s32	%p56, %r1420, %r457;
@%p56 bra BB10_69;

mul.wide.u32 %rd303, %r73, 8;
add.s64 %rd305, %rd34, %rd303;
mul.wide.u32 %rd306, %r445, 8;
add.s64 %rd307, %rd34, %rd306;
cvt.u64.u32	%rd308, %r73;
st.shared.u32 [%rd296], %r71;
cvt.u64.u32	%rd312, %r445;
st.shared.u32 [%rd294], %r72;
ld.shared.u64 %rd315, [%rd305];
ld.shared.u64 %rd316, [%rd307];
st.shared.u64 [%rd305], %rd316;
st.shared.u64 [%rd307], %rd315;
add.s64 %rd318, %rd35, %rd308;
ld.shared.u8 %rs55, [%rd318];
add.s64 %rd319, %rd35, %rd312;
ld.shared.u8 %rs56, [%rd319];
st.shared.u8 [%rd318], %rs56;
st.shared.u8 [%rd319], %rs55;

BB10_69:
bar.sync 0;
ld.shared.u32 %r76, [%rd190];
ld.shared.u32 %r77, [%rd192];
setp.le.s32	%p57, %r77, %r76;
@%p57 bra BB10_71;

cvt.u64.u32	%rd325, %r55;
add.s64 %rd327, %rd35, %rd325;
ld.shared.u8 %rs57, [%rd327];
mov.u32 %r1421, 1;
setp.ne.s16	%p58, %rs57, 0;
@%p58 bra BB10_72;

BB10_71:
cvt.u64.u32	%rd328, %r369;
add.s64 %rd330, %rd35, %rd328;
ld.shared.u8 %rs58, [%rd330];
setp.eq.s16	%p59, %rs58, 0;
selp.u32	%r1421, 1, 0, %p59;

BB10_72:
bfe.u32 %r480, %r16, 4, 1;
setp.ne.s32	%p60, %r1421, %r480;
@%p60 bra BB10_74;

cvt.u64.u32	%rd331, %r55;
st.shared.u32 [%rd192], %r76;
cvt.u64.u32	%rd335, %r369;
st.shared.u32 [%rd190], %r77;
mul.wide.u32 %rd338, %r55, 8;
add.s64 %rd340, %rd34, %rd338;
ld.shared.u64 %rd341, [%rd340];
mul.wide.u32 %rd342, %r369, 8;
add.s64 %rd343, %rd34, %rd342;
ld.shared.u64 %rd344, [%rd343];
st.shared.u64 [%rd340], %rd344;
st.shared.u64 [%rd343], %rd341;
add.s64 %rd346, %rd35, %rd331;
ld.shared.u8 %rs59, [%rd346];
add.s64 %rd347, %rd35, %rd335;
ld.shared.u8 %rs60, [%rd347];
st.shared.u8 [%rd346], %rs60;
st.shared.u8 [%rd347], %rs59;

BB10_74:
bar.sync 0;
ld.shared.u32 %r80, [%rd114];
ld.shared.u32 %r81, [%rd116];
setp.le.s32	%p61, %r81, %r80;
@%p61 bra BB10_76;

cvt.u64.u32	%rd353, %r41;
add.s64 %rd355, %rd35, %rd353;
ld.shared.u8 %rs61, [%rd355];
mov.u32 %r1422, 1;
setp.ne.s16	%p62, %rs61, 0;
@%p62 bra BB10_77;

BB10_76:
cvt.u64.u32	%rd356, %r315;
add.s64 %rd358, %rd35, %rd356;
ld.shared.u8 %rs62, [%rd358];
setp.eq.s16	%p63, %rs62, 0;
selp.u32	%r1422, 1, 0, %p63;

BB10_77:
bfe.u32 %r502, %r16, 4, 1;
setp.ne.s32	%p64, %r1422, %r502;
@%p64 bra BB10_79;

cvt.u64.u32	%rd359, %r41;
st.shared.u32 [%rd116], %r80;
cvt.u64.u32	%rd363, %r315;
st.shared.u32 [%rd114], %r81;
mul.wide.u32 %rd366, %r41, 8;
add.s64 %rd368, %rd34, %rd366;
ld.shared.u64 %rd369, [%rd368];
mul.wide.u32 %rd370, %r315, 8;
add.s64 %rd371, %rd34, %rd370;
ld.shared.u64 %rd372, [%rd371];
st.shared.u64 [%rd368], %rd372;
st.shared.u64 [%rd371], %rd369;
add.s64 %rd374, %rd35, %rd359;
ld.shared.u8 %rs63, [%rd374];
add.s64 %rd375, %rd35, %rd363;
ld.shared.u8 %rs64, [%rd375];
st.shared.u8 [%rd374], %rs64;
st.shared.u8 [%rd375], %rs63;

BB10_79:
bar.sync 0;
ld.shared.u32 %r84, [%rd66];
ld.shared.u32 %r85, [%rd68];
setp.le.s32	%p65, %r85, %r84;
@%p65 bra BB10_81;

cvt.u64.u32	%rd381, %r31;
add.s64 %rd383, %rd35, %rd381;
ld.shared.u8 %rs65, [%rd383];
mov.u32 %r1423, 1;
setp.ne.s16	%p66, %rs65, 0;
@%p66 bra BB10_82;

BB10_81:
cvt.u64.u32	%rd384, %r283;
add.s64 %rd386, %rd35, %rd384;
ld.shared.u8 %rs66, [%rd386];
setp.eq.s16	%p67, %rs66, 0;
selp.u32	%r1423, 1, 0, %p67;

BB10_82:
bfe.u32 %r524, %r16, 4, 1;
setp.ne.s32	%p68, %r1423, %r524;
@%p68 bra BB10_84;

cvt.u64.u32	%rd387, %r31;
st.shared.u32 [%rd68], %r84;
cvt.u64.u32	%rd391, %r283;
st.shared.u32 [%rd66], %r85;
mul.wide.u32 %rd394, %r31, 8;
add.s64 %rd396, %rd34, %rd394;
ld.shared.u64 %rd397, [%rd396];
mul.wide.u32 %rd398, %r283, 8;
add.s64 %rd399, %rd34, %rd398;
ld.shared.u64 %rd400, [%rd399];
st.shared.u64 [%rd396], %rd400;
st.shared.u64 [%rd399], %rd397;
add.s64 %rd402, %rd35, %rd387;
ld.shared.u8 %rs67, [%rd402];
add.s64 %rd403, %rd35, %rd391;
ld.shared.u8 %rs68, [%rd403];
st.shared.u8 [%rd402], %rs68;
st.shared.u8 [%rd403], %rs67;

BB10_84:
bar.sync 0;
ld.shared.u32 %r88, [%rd46+4];
ld.shared.u32 %r89, [%rd46];
setp.le.s32	%p69, %r89, %r88;
@%p69 bra BB10_86;

cvt.u64.u32	%rd407, %r22;
add.s64 %rd409, %rd35, %rd407;
ld.shared.u8 %rs69, [%rd409];
mov.u32 %r1424, 1;
setp.ne.s16	%p70, %rs69, 0;
@%p70 bra BB10_87;

BB10_86:
cvt.u64.u32	%rd410, %r22;
add.s64 %rd412, %rd35, %rd410;
ld.shared.u8 %rs70, [%rd412+1];
setp.eq.s16	%p71, %rs70, 0;
selp.u32	%r1424, 1, 0, %p71;

BB10_87:
bfe.u32 %r538, %r16, 4, 1;
setp.ne.s32	%p72, %r1424, %r538;
@%p72 bra BB10_89;

cvt.u64.u32	%rd413, %r22;
st.shared.u32 [%rd46], %r88;
st.shared.u32 [%rd46+4], %r89;
mul.wide.u32 %rd417, %r22, 8;
add.s64 %rd419, %rd34, %rd417;
ld.shared.u64 %rd420, [%rd419];
ld.shared.u64 %rd421, [%rd419+8];
st.shared.u64 [%rd419], %rd421;
st.shared.u64 [%rd419+8], %rd420;
add.s64 %rd423, %rd35, %rd413;
ld.shared.u8 %rs71, [%rd423];
ld.shared.u8 %rs72, [%rd423+1];
st.shared.u8 [%rd423], %rs72;
st.shared.u8 [%rd423+1], %rs71;

BB10_89:
bar.sync 0;
and.b32 %r541, %r16, 31;
sub.s32 %r95, %r22, %r541;
add.s32 %r543, %r95, 32;
mul.wide.u32 %rd424, %r543, 4;
add.s64 %rd426, %rd32, %rd424;
mul.wide.u32 %rd427, %r95, 4;
add.s64 %rd428, %rd32, %rd427;
ld.shared.u32 %r93, [%rd426];
ld.shared.u32 %r94, [%rd428];
setp.le.s32	%p73, %r94, %r93;
@%p73 bra BB10_91;

cvt.u64.u32	%rd429, %r95;
add.s64 %rd431, %rd35, %rd429;
ld.shared.u8 %rs73, [%rd431];
mov.u32 %r1425, 1;
setp.ne.s16	%p74, %rs73, 0;
@%p74 bra BB10_92;

BB10_91:
cvt.u64.u32	%rd432, %r543;
add.s64 %rd434, %rd35, %rd432;
ld.shared.u8 %rs74, [%rd434];
setp.eq.s16	%p75, %rs74, 0;
selp.u32	%r1425, 1, 0, %p75;

BB10_92:
bfe.u32 %r555, %r16, 5, 1;
setp.ne.s32	%p76, %r1425, %r555;
@%p76 bra BB10_94;

mul.wide.u32 %rd435, %r95, 8;
add.s64 %rd437, %rd34, %rd435;
mul.wide.u32 %rd438, %r543, 8;
add.s64 %rd439, %rd34, %rd438;
cvt.u64.u32	%rd440, %r95;
st.shared.u32 [%rd428], %r93;
cvt.u64.u32	%rd444, %r543;
st.shared.u32 [%rd426], %r94;
ld.shared.u64 %rd447, [%rd437];
ld.shared.u64 %rd448, [%rd439];
st.shared.u64 [%rd437], %rd448;
st.shared.u64 [%rd439], %rd447;
add.s64 %rd450, %rd35, %rd440;
ld.shared.u8 %rs75, [%rd450];
add.s64 %rd451, %rd35, %rd444;
ld.shared.u8 %rs76, [%rd451];
st.shared.u8 [%rd450], %rs76;
st.shared.u8 [%rd451], %rs75;

BB10_94:
bar.sync 0;
ld.shared.u32 %r98, [%rd294];
ld.shared.u32 %r99, [%rd296];
setp.le.s32	%p77, %r99, %r98;
@%p77 bra BB10_96;

cvt.u64.u32	%rd457, %r73;
add.s64 %rd459, %rd35, %rd457;
ld.shared.u8 %rs77, [%rd459];
mov.u32 %r1426, 1;
setp.ne.s16	%p78, %rs77, 0;
@%p78 bra BB10_97;

BB10_96:
cvt.u64.u32	%rd460, %r445;
add.s64 %rd462, %rd35, %rd460;
ld.shared.u8 %rs78, [%rd462];
setp.eq.s16	%p79, %rs78, 0;
selp.u32	%r1426, 1, 0, %p79;

BB10_97:
bfe.u32 %r578, %r16, 5, 1;
setp.ne.s32	%p80, %r1426, %r578;
@%p80 bra BB10_99;

cvt.u64.u32	%rd463, %r73;
st.shared.u32 [%rd296], %r98;
cvt.u64.u32	%rd467, %r445;
st.shared.u32 [%rd294], %r99;
mul.wide.u32 %rd470, %r73, 8;
add.s64 %rd472, %rd34, %rd470;
ld.shared.u64 %rd473, [%rd472];
mul.wide.u32 %rd474, %r445, 8;
add.s64 %rd475, %rd34, %rd474;
ld.shared.u64 %rd476, [%rd475];
st.shared.u64 [%rd472], %rd476;
st.shared.u64 [%rd475], %rd473;
add.s64 %rd478, %rd35, %rd463;
ld.shared.u8 %rs79, [%rd478];
add.s64 %rd479, %rd35, %rd467;
ld.shared.u8 %rs80, [%rd479];
st.shared.u8 [%rd478], %rs80;
st.shared.u8 [%rd479], %rs79;

BB10_99:
bar.sync 0;
ld.shared.u32 %r102, [%rd190];
ld.shared.u32 %r103, [%rd192];
setp.le.s32	%p81, %r103, %r102;
@%p81 bra BB10_101;

cvt.u64.u32	%rd485, %r55;
add.s64 %rd487, %rd35, %rd485;
ld.shared.u8 %rs81, [%rd487];
mov.u32 %r1427, 1;
setp.ne.s16	%p82, %rs81, 0;
@%p82 bra BB10_102;

BB10_101:
cvt.u64.u32	%rd488, %r369;
add.s64 %rd490, %rd35, %rd488;
ld.shared.u8 %rs82, [%rd490];
setp.eq.s16	%p83, %rs82, 0;
selp.u32	%r1427, 1, 0, %p83;

BB10_102:
bfe.u32 %r600, %r16, 5, 1;
setp.ne.s32	%p84, %r1427, %r600;
@%p84 bra BB10_104;

cvt.u64.u32	%rd491, %r55;
st.shared.u32 [%rd192], %r102;
cvt.u64.u32	%rd495, %r369;
st.shared.u32 [%rd190], %r103;
mul.wide.u32 %rd498, %r55, 8;
add.s64 %rd500, %rd34, %rd498;
ld.shared.u64 %rd501, [%rd500];
mul.wide.u32 %rd502, %r369, 8;
add.s64 %rd503, %rd34, %rd502;
ld.shared.u64 %rd504, [%rd503];
st.shared.u64 [%rd500], %rd504;
st.shared.u64 [%rd503], %rd501;
add.s64 %rd506, %rd35, %rd491;
ld.shared.u8 %rs83, [%rd506];
add.s64 %rd507, %rd35, %rd495;
ld.shared.u8 %rs84, [%rd507];
st.shared.u8 [%rd506], %rs84;
st.shared.u8 [%rd507], %rs83;

BB10_104:
bar.sync 0;
ld.shared.u32 %r106, [%rd114];
ld.shared.u32 %r107, [%rd116];
setp.le.s32	%p85, %r107, %r106;
@%p85 bra BB10_106;

cvt.u64.u32	%rd513, %r41;
add.s64 %rd515, %rd35, %rd513;
ld.shared.u8 %rs85, [%rd515];
mov.u32 %r1428, 1;
setp.ne.s16	%p86, %rs85, 0;
@%p86 bra BB10_107;

BB10_106:
cvt.u64.u32	%rd516, %r315;
add.s64 %rd518, %rd35, %rd516;
ld.shared.u8 %rs86, [%rd518];
setp.eq.s16	%p87, %rs86, 0;
selp.u32	%r1428, 1, 0, %p87;

BB10_107:
bfe.u32 %r622, %r16, 5, 1;
setp.ne.s32	%p88, %r1428, %r622;
@%p88 bra BB10_109;

cvt.u64.u32	%rd519, %r41;
st.shared.u32 [%rd116], %r106;
cvt.u64.u32	%rd523, %r315;
st.shared.u32 [%rd114], %r107;
mul.wide.u32 %rd526, %r41, 8;
add.s64 %rd528, %rd34, %rd526;
ld.shared.u64 %rd529, [%rd528];
mul.wide.u32 %rd530, %r315, 8;
add.s64 %rd531, %rd34, %rd530;
ld.shared.u64 %rd532, [%rd531];
st.shared.u64 [%rd528], %rd532;
st.shared.u64 [%rd531], %rd529;
add.s64 %rd534, %rd35, %rd519;
ld.shared.u8 %rs87, [%rd534];
add.s64 %rd535, %rd35, %rd523;
ld.shared.u8 %rs88, [%rd535];
st.shared.u8 [%rd534], %rs88;
st.shared.u8 [%rd535], %rs87;

BB10_109:
bar.sync 0;
ld.shared.u32 %r110, [%rd66];
ld.shared.u32 %r111, [%rd68];
setp.le.s32	%p89, %r111, %r110;
@%p89 bra BB10_111;

cvt.u64.u32	%rd541, %r31;
add.s64 %rd543, %rd35, %rd541;
ld.shared.u8 %rs89, [%rd543];
mov.u32 %r1429, 1;
setp.ne.s16	%p90, %rs89, 0;
@%p90 bra BB10_112;

BB10_111:
cvt.u64.u32	%rd544, %r283;
add.s64 %rd546, %rd35, %rd544;
ld.shared.u8 %rs90, [%rd546];
setp.eq.s16	%p91, %rs90, 0;
selp.u32	%r1429, 1, 0, %p91;

BB10_112:
bfe.u32 %r644, %r16, 5, 1;
setp.ne.s32	%p92, %r1429, %r644;
@%p92 bra BB10_114;

cvt.u64.u32	%rd547, %r31;
st.shared.u32 [%rd68], %r110;
cvt.u64.u32	%rd551, %r283;
st.shared.u32 [%rd66], %r111;
mul.wide.u32 %rd554, %r31, 8;
add.s64 %rd556, %rd34, %rd554;
ld.shared.u64 %rd557, [%rd556];
mul.wide.u32 %rd558, %r283, 8;
add.s64 %rd559, %rd34, %rd558;
ld.shared.u64 %rd560, [%rd559];
st.shared.u64 [%rd556], %rd560;
st.shared.u64 [%rd559], %rd557;
add.s64 %rd562, %rd35, %rd547;
ld.shared.u8 %rs91, [%rd562];
add.s64 %rd563, %rd35, %rd551;
ld.shared.u8 %rs92, [%rd563];
st.shared.u8 [%rd562], %rs92;
st.shared.u8 [%rd563], %rs91;

BB10_114:
bar.sync 0;
ld.shared.u32 %r114, [%rd46+4];
ld.shared.u32 %r115, [%rd46];
setp.le.s32	%p93, %r115, %r114;
@%p93 bra BB10_116;

cvt.u64.u32	%rd567, %r22;
add.s64 %rd569, %rd35, %rd567;
ld.shared.u8 %rs93, [%rd569];
mov.u32 %r1430, 1;
setp.ne.s16	%p94, %rs93, 0;
@%p94 bra BB10_117;

BB10_116:
cvt.u64.u32	%rd570, %r22;
add.s64 %rd572, %rd35, %rd570;
ld.shared.u8 %rs94, [%rd572+1];
setp.eq.s16	%p95, %rs94, 0;
selp.u32	%r1430, 1, 0, %p95;

BB10_117:
bfe.u32 %r658, %r16, 5, 1;
setp.ne.s32	%p96, %r1430, %r658;
@%p96 bra BB10_119;

cvt.u64.u32	%rd573, %r22;
st.shared.u32 [%rd46], %r114;
st.shared.u32 [%rd46+4], %r115;
mul.wide.u32 %rd577, %r22, 8;
add.s64 %rd579, %rd34, %rd577;
ld.shared.u64 %rd580, [%rd579];
ld.shared.u64 %rd581, [%rd579+8];
st.shared.u64 [%rd579], %rd581;
st.shared.u64 [%rd579+8], %rd580;
add.s64 %rd583, %rd35, %rd573;
ld.shared.u8 %rs95, [%rd583];
ld.shared.u8 %rs96, [%rd583+1];
st.shared.u8 [%rd583], %rs96;
st.shared.u8 [%rd583+1], %rs95;

BB10_119:
bar.sync 0;
and.b32 %r661, %r16, 63;
sub.s32 %r121, %r22, %r661;
add.s32 %r663, %r121, 64;
mul.wide.u32 %rd584, %r663, 4;
add.s64 %rd586, %rd32, %rd584;
mul.wide.u32 %rd587, %r121, 4;
add.s64 %rd588, %rd32, %rd587;
ld.shared.u32 %r119, [%rd586];
ld.shared.u32 %r120, [%rd588];
setp.le.s32	%p97, %r120, %r119;
@%p97 bra BB10_121;

cvt.u64.u32	%rd589, %r121;
add.s64 %rd591, %rd35, %rd589;
ld.shared.u8 %rs97, [%rd591];
mov.u32 %r1431, 1;
setp.ne.s16	%p98, %rs97, 0;
@%p98 bra BB10_122;

BB10_121:
cvt.u64.u32	%rd592, %r663;
add.s64 %rd594, %rd35, %rd592;
ld.shared.u8 %rs98, [%rd594];
setp.eq.s16	%p99, %rs98, 0;
selp.u32	%r1431, 1, 0, %p99;

BB10_122:
bfe.u32 %r675, %r16, 6, 1;
setp.ne.s32	%p100, %r1431, %r675;
@%p100 bra BB10_124;

mul.wide.u32 %rd595, %r121, 8;
add.s64 %rd597, %rd34, %rd595;
mul.wide.u32 %rd598, %r663, 8;
add.s64 %rd599, %rd34, %rd598;
cvt.u64.u32	%rd600, %r121;
st.shared.u32 [%rd588], %r119;
cvt.u64.u32	%rd604, %r663;
st.shared.u32 [%rd586], %r120;
ld.shared.u64 %rd607, [%rd597];
ld.shared.u64 %rd608, [%rd599];
st.shared.u64 [%rd597], %rd608;
st.shared.u64 [%rd599], %rd607;
add.s64 %rd610, %rd35, %rd600;
ld.shared.u8 %rs99, [%rd610];
add.s64 %rd611, %rd35, %rd604;
ld.shared.u8 %rs100, [%rd611];
st.shared.u8 [%rd610], %rs100;
st.shared.u8 [%rd611], %rs99;

BB10_124:
bar.sync 0;
ld.shared.u32 %r124, [%rd426];
ld.shared.u32 %r125, [%rd428];
setp.le.s32	%p101, %r125, %r124;
@%p101 bra BB10_126;

cvt.u64.u32	%rd617, %r95;
add.s64 %rd619, %rd35, %rd617;
ld.shared.u8 %rs101, [%rd619];
mov.u32 %r1432, 1;
setp.ne.s16	%p102, %rs101, 0;
@%p102 bra BB10_127;

BB10_126:
cvt.u64.u32	%rd620, %r543;
add.s64 %rd622, %rd35, %rd620;
ld.shared.u8 %rs102, [%rd622];
setp.eq.s16	%p103, %rs102, 0;
selp.u32	%r1432, 1, 0, %p103;

BB10_127:
bfe.u32 %r698, %r16, 6, 1;
setp.ne.s32	%p104, %r1432, %r698;
@%p104 bra BB10_129;

cvt.u64.u32	%rd623, %r95;
st.shared.u32 [%rd428], %r124;
cvt.u64.u32	%rd627, %r543;
st.shared.u32 [%rd426], %r125;
mul.wide.u32 %rd630, %r95, 8;
add.s64 %rd632, %rd34, %rd630;
ld.shared.u64 %rd633, [%rd632];
mul.wide.u32 %rd634, %r543, 8;
add.s64 %rd635, %rd34, %rd634;
ld.shared.u64 %rd636, [%rd635];
st.shared.u64 [%rd632], %rd636;
st.shared.u64 [%rd635], %rd633;
add.s64 %rd638, %rd35, %rd623;
ld.shared.u8 %rs103, [%rd638];
add.s64 %rd639, %rd35, %rd627;
ld.shared.u8 %rs104, [%rd639];
st.shared.u8 [%rd638], %rs104;
st.shared.u8 [%rd639], %rs103;

BB10_129:
bar.sync 0;
ld.shared.u32 %r128, [%rd294];
ld.shared.u32 %r129, [%rd296];
setp.le.s32	%p105, %r129, %r128;
@%p105 bra BB10_131;

cvt.u64.u32	%rd645, %r73;
add.s64 %rd647, %rd35, %rd645;
ld.shared.u8 %rs105, [%rd647];
mov.u32 %r1433, 1;
setp.ne.s16	%p106, %rs105, 0;
@%p106 bra BB10_132;

BB10_131:
cvt.u64.u32	%rd648, %r445;
add.s64 %rd650, %rd35, %rd648;
ld.shared.u8 %rs106, [%rd650];
setp.eq.s16	%p107, %rs106, 0;
selp.u32	%r1433, 1, 0, %p107;

BB10_132:
bfe.u32 %r720, %r16, 6, 1;
setp.ne.s32	%p108, %r1433, %r720;
@%p108 bra BB10_134;

cvt.u64.u32	%rd651, %r73;
st.shared.u32 [%rd296], %r128;
cvt.u64.u32	%rd655, %r445;
st.shared.u32 [%rd294], %r129;
mul.wide.u32 %rd658, %r73, 8;
add.s64 %rd660, %rd34, %rd658;
ld.shared.u64 %rd661, [%rd660];
mul.wide.u32 %rd662, %r445, 8;
add.s64 %rd663, %rd34, %rd662;
ld.shared.u64 %rd664, [%rd663];
st.shared.u64 [%rd660], %rd664;
st.shared.u64 [%rd663], %rd661;
add.s64 %rd666, %rd35, %rd651;
ld.shared.u8 %rs107, [%rd666];
add.s64 %rd667, %rd35, %rd655;
ld.shared.u8 %rs108, [%rd667];
st.shared.u8 [%rd666], %rs108;
st.shared.u8 [%rd667], %rs107;

BB10_134:
bar.sync 0;
ld.shared.u32 %r132, [%rd190];
ld.shared.u32 %r133, [%rd192];
setp.le.s32	%p109, %r133, %r132;
@%p109 bra BB10_136;

cvt.u64.u32	%rd673, %r55;
add.s64 %rd675, %rd35, %rd673;
ld.shared.u8 %rs109, [%rd675];
mov.u32 %r1434, 1;
setp.ne.s16	%p110, %rs109, 0;
@%p110 bra BB10_137;

BB10_136:
cvt.u64.u32	%rd676, %r369;
add.s64 %rd678, %rd35, %rd676;
ld.shared.u8 %rs110, [%rd678];
setp.eq.s16	%p111, %rs110, 0;
selp.u32	%r1434, 1, 0, %p111;

BB10_137:
bfe.u32 %r742, %r16, 6, 1;
setp.ne.s32	%p112, %r1434, %r742;
@%p112 bra BB10_139;

cvt.u64.u32	%rd679, %r55;
st.shared.u32 [%rd192], %r132;
cvt.u64.u32	%rd683, %r369;
st.shared.u32 [%rd190], %r133;
mul.wide.u32 %rd686, %r55, 8;
add.s64 %rd688, %rd34, %rd686;
ld.shared.u64 %rd689, [%rd688];
mul.wide.u32 %rd690, %r369, 8;
add.s64 %rd691, %rd34, %rd690;
ld.shared.u64 %rd692, [%rd691];
st.shared.u64 [%rd688], %rd692;
st.shared.u64 [%rd691], %rd689;
add.s64 %rd694, %rd35, %rd679;
ld.shared.u8 %rs111, [%rd694];
add.s64 %rd695, %rd35, %rd683;
ld.shared.u8 %rs112, [%rd695];
st.shared.u8 [%rd694], %rs112;
st.shared.u8 [%rd695], %rs111;

BB10_139:
bar.sync 0;
ld.shared.u32 %r136, [%rd114];
ld.shared.u32 %r137, [%rd116];
setp.le.s32	%p113, %r137, %r136;
@%p113 bra BB10_141;

cvt.u64.u32	%rd701, %r41;
add.s64 %rd703, %rd35, %rd701;
ld.shared.u8 %rs113, [%rd703];
mov.u32 %r1435, 1;
setp.ne.s16	%p114, %rs113, 0;
@%p114 bra BB10_142;

BB10_141:
cvt.u64.u32	%rd704, %r315;
add.s64 %rd706, %rd35, %rd704;
ld.shared.u8 %rs114, [%rd706];
setp.eq.s16	%p115, %rs114, 0;
selp.u32	%r1435, 1, 0, %p115;

BB10_142:
bfe.u32 %r764, %r16, 6, 1;
setp.ne.s32	%p116, %r1435, %r764;
@%p116 bra BB10_144;

cvt.u64.u32	%rd707, %r41;
st.shared.u32 [%rd116], %r136;
cvt.u64.u32	%rd711, %r315;
st.shared.u32 [%rd114], %r137;
mul.wide.u32 %rd714, %r41, 8;
add.s64 %rd716, %rd34, %rd714;
ld.shared.u64 %rd717, [%rd716];
mul.wide.u32 %rd718, %r315, 8;
add.s64 %rd719, %rd34, %rd718;
ld.shared.u64 %rd720, [%rd719];
st.shared.u64 [%rd716], %rd720;
st.shared.u64 [%rd719], %rd717;
add.s64 %rd722, %rd35, %rd707;
ld.shared.u8 %rs115, [%rd722];
add.s64 %rd723, %rd35, %rd711;
ld.shared.u8 %rs116, [%rd723];
st.shared.u8 [%rd722], %rs116;
st.shared.u8 [%rd723], %rs115;

BB10_144:
bar.sync 0;
ld.shared.u32 %r140, [%rd66];
ld.shared.u32 %r141, [%rd68];
setp.le.s32	%p117, %r141, %r140;
@%p117 bra BB10_146;

cvt.u64.u32	%rd729, %r31;
add.s64 %rd731, %rd35, %rd729;
ld.shared.u8 %rs117, [%rd731];
mov.u32 %r1436, 1;
setp.ne.s16	%p118, %rs117, 0;
@%p118 bra BB10_147;

BB10_146:
cvt.u64.u32	%rd732, %r283;
add.s64 %rd734, %rd35, %rd732;
ld.shared.u8 %rs118, [%rd734];
setp.eq.s16	%p119, %rs118, 0;
selp.u32	%r1436, 1, 0, %p119;

BB10_147:
bfe.u32 %r786, %r16, 6, 1;
setp.ne.s32	%p120, %r1436, %r786;
@%p120 bra BB10_149;

cvt.u64.u32	%rd735, %r31;
st.shared.u32 [%rd68], %r140;
cvt.u64.u32	%rd739, %r283;
st.shared.u32 [%rd66], %r141;
mul.wide.u32 %rd742, %r31, 8;
add.s64 %rd744, %rd34, %rd742;
ld.shared.u64 %rd745, [%rd744];
mul.wide.u32 %rd746, %r283, 8;
add.s64 %rd747, %rd34, %rd746;
ld.shared.u64 %rd748, [%rd747];
st.shared.u64 [%rd744], %rd748;
st.shared.u64 [%rd747], %rd745;
add.s64 %rd750, %rd35, %rd735;
ld.shared.u8 %rs119, [%rd750];
add.s64 %rd751, %rd35, %rd739;
ld.shared.u8 %rs120, [%rd751];
st.shared.u8 [%rd750], %rs120;
st.shared.u8 [%rd751], %rs119;

BB10_149:
bar.sync 0;
ld.shared.u32 %r144, [%rd46+4];
ld.shared.u32 %r145, [%rd46];
setp.le.s32	%p121, %r145, %r144;
@%p121 bra BB10_151;

cvt.u64.u32	%rd755, %r22;
add.s64 %rd757, %rd35, %rd755;
ld.shared.u8 %rs121, [%rd757];
mov.u32 %r1437, 1;
setp.ne.s16	%p122, %rs121, 0;
@%p122 bra BB10_152;

BB10_151:
cvt.u64.u32	%rd758, %r22;
add.s64 %rd760, %rd35, %rd758;
ld.shared.u8 %rs122, [%rd760+1];
setp.eq.s16	%p123, %rs122, 0;
selp.u32	%r1437, 1, 0, %p123;

BB10_152:
bfe.u32 %r800, %r16, 6, 1;
setp.ne.s32	%p124, %r1437, %r800;
@%p124 bra BB10_154;

cvt.u64.u32	%rd761, %r22;
st.shared.u32 [%rd46], %r144;
st.shared.u32 [%rd46+4], %r145;
mul.wide.u32 %rd765, %r22, 8;
add.s64 %rd767, %rd34, %rd765;
ld.shared.u64 %rd768, [%rd767];
ld.shared.u64 %rd769, [%rd767+8];
st.shared.u64 [%rd767], %rd769;
st.shared.u64 [%rd767+8], %rd768;
add.s64 %rd771, %rd35, %rd761;
ld.shared.u8 %rs123, [%rd771];
ld.shared.u8 %rs124, [%rd771+1];
st.shared.u8 [%rd771], %rs124;
st.shared.u8 [%rd771+1], %rs123;

BB10_154:
bar.sync 0;
mov.u64 %rd1543, _Z20bitonicSortKVInPlaceIilLi2ELin1E6GTCompIiEjLi1024EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3_$__cuda_local_var_181271_29_non_const_sharedKeys;
and.b32 %r803, %r16, 127;
sub.s32 %r151, %r22, %r803;
add.s32 %r805, %r151, 128;
mul.wide.u32 %rd772, %r805, 4;
add.s64 %rd774, %rd1543, %rd772;
mul.wide.u32 %rd775, %r151, 4;
add.s64 %rd776, %rd1543, %rd775;
ld.shared.u32 %r149, [%rd774];
ld.shared.u32 %r150, [%rd776];
setp.le.s32	%p125, %r150, %r149;
@%p125 bra BB10_156;

cvt.u64.u32	%rd777, %r151;
add.s64 %rd779, %rd35, %rd777;
ld.shared.u8 %rs125, [%rd779];
mov.u32 %r1438, 1;
setp.ne.s16	%p126, %rs125, 0;
@%p126 bra BB10_157;

BB10_156:
cvt.u64.u32	%rd780, %r805;
add.s64 %rd782, %rd35, %rd780;
ld.shared.u8 %rs126, [%rd782];
setp.eq.s16	%p127, %rs126, 0;
selp.u32	%r1438, 1, 0, %p127;

BB10_157:
bfe.u32 %r817, %r16, 7, 1;
setp.ne.s32	%p128, %r1438, %r817;
@%p128 bra BB10_159;

mul.wide.u32 %rd783, %r151, 8;
add.s64 %rd785, %rd34, %rd783;
mul.wide.u32 %rd786, %r805, 8;
add.s64 %rd787, %rd34, %rd786;
cvt.u64.u32	%rd788, %r151;
st.shared.u32 [%rd776], %r149;
cvt.u64.u32	%rd792, %r805;
st.shared.u32 [%rd774], %r150;
ld.shared.u64 %rd795, [%rd785];
ld.shared.u64 %rd796, [%rd787];
st.shared.u64 [%rd785], %rd796;
st.shared.u64 [%rd787], %rd795;
add.s64 %rd798, %rd35, %rd788;
ld.shared.u8 %rs127, [%rd798];
add.s64 %rd799, %rd35, %rd792;
ld.shared.u8 %rs128, [%rd799];
st.shared.u8 [%rd798], %rs128;
st.shared.u8 [%rd799], %rs127;

BB10_159:
bar.sync 0;
ld.shared.u32 %r154, [%rd586];
ld.shared.u32 %r155, [%rd588];
setp.le.s32	%p129, %r155, %r154;
@%p129 bra BB10_161;

cvt.u64.u32	%rd805, %r121;
add.s64 %rd807, %rd35, %rd805;
ld.shared.u8 %rs129, [%rd807];
mov.u32 %r1439, 1;
setp.ne.s16	%p130, %rs129, 0;
@%p130 bra BB10_162;

BB10_161:
cvt.u64.u32	%rd808, %r663;
add.s64 %rd810, %rd35, %rd808;
ld.shared.u8 %rs130, [%rd810];
setp.eq.s16	%p131, %rs130, 0;
selp.u32	%r1439, 1, 0, %p131;

BB10_162:
bfe.u32 %r840, %r16, 7, 1;
setp.ne.s32	%p132, %r1439, %r840;
@%p132 bra BB10_164;

cvt.u64.u32	%rd811, %r121;
st.shared.u32 [%rd588], %r154;
cvt.u64.u32	%rd815, %r663;
st.shared.u32 [%rd586], %r155;
mul.wide.u32 %rd818, %r121, 8;
add.s64 %rd820, %rd34, %rd818;
ld.shared.u64 %rd821, [%rd820];
mul.wide.u32 %rd822, %r663, 8;
add.s64 %rd823, %rd34, %rd822;
ld.shared.u64 %rd824, [%rd823];
st.shared.u64 [%rd820], %rd824;
st.shared.u64 [%rd823], %rd821;
add.s64 %rd826, %rd35, %rd811;
ld.shared.u8 %rs131, [%rd826];
add.s64 %rd827, %rd35, %rd815;
ld.shared.u8 %rs132, [%rd827];
st.shared.u8 [%rd826], %rs132;
st.shared.u8 [%rd827], %rs131;

BB10_164:
bar.sync 0;
ld.shared.u32 %r158, [%rd426];
ld.shared.u32 %r159, [%rd428];
setp.le.s32	%p133, %r159, %r158;
@%p133 bra BB10_166;

cvt.u64.u32	%rd833, %r95;
add.s64 %rd835, %rd35, %rd833;
ld.shared.u8 %rs133, [%rd835];
mov.u32 %r1440, 1;
setp.ne.s16	%p134, %rs133, 0;
@%p134 bra BB10_167;

BB10_166:
add.s32 %r1391, %r95, 32;
cvt.u64.u32	%rd836, %r1391;
add.s64 %rd838, %rd35, %rd836;
ld.shared.u8 %rs134, [%rd838];
setp.eq.s16	%p135, %rs134, 0;
selp.u32	%r1440, 1, 0, %p135;

BB10_167:
bfe.u32 %r862, %r16, 7, 1;
setp.ne.s32	%p136, %r1440, %r862;
@%p136 bra BB10_169;

add.s32 %r1400, %r95, 32;
cvt.u64.u32	%rd839, %r95;
st.shared.u32 [%rd428], %r158;
cvt.u64.u32	%rd843, %r1400;
st.shared.u32 [%rd426], %r159;
mul.wide.u32 %rd846, %r95, 8;
add.s64 %rd848, %rd34, %rd846;
ld.shared.u64 %rd849, [%rd848];
mul.wide.u32 %rd850, %r1400, 8;
add.s64 %rd851, %rd34, %rd850;
ld.shared.u64 %rd852, [%rd851];
st.shared.u64 [%rd848], %rd852;
st.shared.u64 [%rd851], %rd849;
add.s64 %rd854, %rd35, %rd839;
ld.shared.u8 %rs135, [%rd854];
add.s64 %rd855, %rd35, %rd843;
ld.shared.u8 %rs136, [%rd855];
st.shared.u8 [%rd854], %rs136;
st.shared.u8 [%rd855], %rs135;

BB10_169:
bar.sync 0;
ld.shared.u32 %r162, [%rd294];
ld.shared.u32 %r163, [%rd296];
setp.le.s32	%p137, %r163, %r162;
@%p137 bra BB10_171;

cvt.u64.u32	%rd861, %r73;
add.s64 %rd863, %rd35, %rd861;
ld.shared.u8 %rs137, [%rd863];
mov.u32 %r1441, 1;
setp.ne.s16	%p138, %rs137, 0;
@%p138 bra BB10_172;

BB10_171:
add.s32 %r1392, %r73, 16;
cvt.u64.u32	%rd864, %r1392;
add.s64 %rd866, %rd35, %rd864;
ld.shared.u8 %rs138, [%rd866];
setp.eq.s16	%p139, %rs138, 0;
selp.u32	%r1441, 1, 0, %p139;

BB10_172:
bfe.u32 %r884, %r16, 7, 1;
setp.ne.s32	%p140, %r1441, %r884;
@%p140 bra BB10_174;

add.s32 %r1399, %r73, 16;
cvt.u64.u32	%rd867, %r73;
st.shared.u32 [%rd296], %r162;
cvt.u64.u32	%rd871, %r1399;
st.shared.u32 [%rd294], %r163;
mul.wide.u32 %rd874, %r73, 8;
add.s64 %rd876, %rd34, %rd874;
ld.shared.u64 %rd877, [%rd876];
mul.wide.u32 %rd878, %r1399, 8;
add.s64 %rd879, %rd34, %rd878;
ld.shared.u64 %rd880, [%rd879];
st.shared.u64 [%rd876], %rd880;
st.shared.u64 [%rd879], %rd877;
add.s64 %rd882, %rd35, %rd867;
ld.shared.u8 %rs139, [%rd882];
add.s64 %rd883, %rd35, %rd871;
ld.shared.u8 %rs140, [%rd883];
st.shared.u8 [%rd882], %rs140;
st.shared.u8 [%rd883], %rs139;

BB10_174:
bar.sync 0;
ld.shared.u32 %r166, [%rd190];
ld.shared.u32 %r167, [%rd192];
setp.le.s32	%p141, %r167, %r166;
@%p141 bra BB10_176;

cvt.u64.u32	%rd889, %r55;
add.s64 %rd891, %rd35, %rd889;
ld.shared.u8 %rs141, [%rd891];
mov.u32 %r1442, 1;
setp.ne.s16	%p142, %rs141, 0;
@%p142 bra BB10_177;

BB10_176:
add.s32 %r1393, %r55, 8;
cvt.u64.u32	%rd892, %r1393;
add.s64 %rd894, %rd35, %rd892;
ld.shared.u8 %rs142, [%rd894];
setp.eq.s16	%p143, %rs142, 0;
selp.u32	%r1442, 1, 0, %p143;

BB10_177:
bfe.u32 %r906, %r16, 7, 1;
setp.ne.s32	%p144, %r1442, %r906;
@%p144 bra BB10_179;

add.s32 %r1398, %r55, 8;
cvt.u64.u32	%rd895, %r55;
st.shared.u32 [%rd192], %r166;
cvt.u64.u32	%rd899, %r1398;
st.shared.u32 [%rd190], %r167;
mul.wide.u32 %rd902, %r55, 8;
add.s64 %rd904, %rd34, %rd902;
ld.shared.u64 %rd905, [%rd904];
mul.wide.u32 %rd906, %r1398, 8;
add.s64 %rd907, %rd34, %rd906;
ld.shared.u64 %rd908, [%rd907];
st.shared.u64 [%rd904], %rd908;
st.shared.u64 [%rd907], %rd905;
add.s64 %rd910, %rd35, %rd895;
ld.shared.u8 %rs143, [%rd910];
add.s64 %rd911, %rd35, %rd899;
ld.shared.u8 %rs144, [%rd911];
st.shared.u8 [%rd910], %rs144;
st.shared.u8 [%rd911], %rs143;

BB10_179:
bar.sync 0;
ld.shared.u32 %r170, [%rd114];
ld.shared.u32 %r171, [%rd116];
setp.le.s32	%p145, %r171, %r170;
@%p145 bra BB10_181;

cvt.u64.u32	%rd917, %r41;
add.s64 %rd919, %rd35, %rd917;
ld.shared.u8 %rs145, [%rd919];
mov.u32 %r1443, 1;
setp.ne.s16	%p146, %rs145, 0;
@%p146 bra BB10_182;

BB10_181:
add.s32 %r1394, %r41, 4;
cvt.u64.u32	%rd920, %r1394;
add.s64 %rd922, %rd35, %rd920;
ld.shared.u8 %rs146, [%rd922];
setp.eq.s16	%p147, %rs146, 0;
selp.u32	%r1443, 1, 0, %p147;

BB10_182:
bfe.u32 %r928, %r16, 7, 1;
setp.ne.s32	%p148, %r1443, %r928;
@%p148 bra BB10_184;

add.s32 %r1397, %r41, 4;
cvt.u64.u32	%rd923, %r41;
st.shared.u32 [%rd116], %r170;
cvt.u64.u32	%rd927, %r1397;
st.shared.u32 [%rd114], %r171;
mul.wide.u32 %rd930, %r41, 8;
add.s64 %rd932, %rd34, %rd930;
ld.shared.u64 %rd933, [%rd932];
mul.wide.u32 %rd934, %r1397, 8;
add.s64 %rd935, %rd34, %rd934;
ld.shared.u64 %rd936, [%rd935];
st.shared.u64 [%rd932], %rd936;
st.shared.u64 [%rd935], %rd933;
add.s64 %rd938, %rd35, %rd923;
ld.shared.u8 %rs147, [%rd938];
add.s64 %rd939, %rd35, %rd927;
ld.shared.u8 %rs148, [%rd939];
st.shared.u8 [%rd938], %rs148;
st.shared.u8 [%rd939], %rs147;

BB10_184:
bar.sync 0;
ld.shared.u32 %r174, [%rd66];
ld.shared.u32 %r175, [%rd68];
setp.le.s32	%p149, %r175, %r174;
@%p149 bra BB10_186;

cvt.u64.u32	%rd945, %r31;
add.s64 %rd947, %rd35, %rd945;
ld.shared.u8 %rs149, [%rd947];
mov.u32 %r1444, 1;
setp.ne.s16	%p150, %rs149, 0;
@%p150 bra BB10_187;

BB10_186:
add.s32 %r1395, %r31, 2;
cvt.u64.u32	%rd948, %r1395;
add.s64 %rd950, %rd35, %rd948;
ld.shared.u8 %rs150, [%rd950];
setp.eq.s16	%p151, %rs150, 0;
selp.u32	%r1444, 1, 0, %p151;

BB10_187:
bfe.u32 %r950, %r16, 7, 1;
setp.ne.s32	%p152, %r1444, %r950;
@%p152 bra BB10_189;

add.s32 %r1396, %r31, 2;
cvt.u64.u32	%rd951, %r31;
st.shared.u32 [%rd68], %r174;
cvt.u64.u32	%rd955, %r1396;
st.shared.u32 [%rd66], %r175;
mul.wide.u32 %rd958, %r31, 8;
add.s64 %rd960, %rd34, %rd958;
ld.shared.u64 %rd961, [%rd960];
mul.wide.u32 %rd962, %r1396, 8;
add.s64 %rd963, %rd34, %rd962;
ld.shared.u64 %rd964, [%rd963];
st.shared.u64 [%rd960], %rd964;
st.shared.u64 [%rd963], %rd961;
add.s64 %rd966, %rd35, %rd951;
ld.shared.u8 %rs151, [%rd966];
add.s64 %rd967, %rd35, %rd955;
ld.shared.u8 %rs152, [%rd967];
st.shared.u8 [%rd966], %rs152;
st.shared.u8 [%rd967], %rs151;

BB10_189:
bar.sync 0;
ld.shared.u32 %r178, [%rd46+4];
ld.shared.u32 %r179, [%rd46];
setp.le.s32	%p153, %r179, %r178;
@%p153 bra BB10_191;

cvt.u64.u32	%rd971, %r22;
add.s64 %rd973, %rd35, %rd971;
ld.shared.u8 %rs153, [%rd973];
mov.u32 %r1445, 1;
setp.ne.s16	%p154, %rs153, 0;
@%p154 bra BB10_192;

BB10_191:
cvt.u64.u32	%rd974, %r22;
add.s64 %rd976, %rd35, %rd974;
ld.shared.u8 %rs154, [%rd976+1];
setp.eq.s16	%p155, %rs154, 0;
selp.u32	%r1445, 1, 0, %p155;

BB10_192:
bfe.u32 %r964, %r16, 7, 1;
setp.ne.s32	%p156, %r1445, %r964;
@%p156 bra BB10_194;

cvt.u64.u32	%rd977, %r22;
st.shared.u32 [%rd46], %r178;
st.shared.u32 [%rd46+4], %r179;
mul.wide.u32 %rd981, %r22, 8;
add.s64 %rd983, %rd34, %rd981;
ld.shared.u64 %rd984, [%rd983];
ld.shared.u64 %rd985, [%rd983+8];
st.shared.u64 [%rd983], %rd985;
st.shared.u64 [%rd983+8], %rd984;
add.s64 %rd987, %rd35, %rd977;
ld.shared.u8 %rs155, [%rd987];
ld.shared.u8 %rs156, [%rd987+1];
st.shared.u8 [%rd987], %rs156;
st.shared.u8 [%rd987+1], %rs155;

BB10_194:
bar.sync 0;
mov.u64 %rd1535, _Z20bitonicSortKVInPlaceIilLi2ELin1E6GTCompIiEjLi1024EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3_$__cuda_local_var_181271_29_non_const_sharedKeys;
and.b32 %r967, %r16, 255;
sub.s32 %r185, %r22, %r967;
add.s32 %r969, %r185, 256;
mul.wide.u32 %rd988, %r969, 4;
add.s64 %rd990, %rd1535, %rd988;
mul.wide.u32 %rd991, %r185, 4;
add.s64 %rd992, %rd1535, %rd991;
ld.shared.u32 %r183, [%rd990];
ld.shared.u32 %r184, [%rd992];
setp.le.s32	%p157, %r184, %r183;
@%p157 bra BB10_196;

cvt.u64.u32	%rd993, %r185;
add.s64 %rd995, %rd35, %rd993;
ld.shared.u8 %rs157, [%rd995];
mov.u32 %r1446, 1;
setp.ne.s16	%p158, %rs157, 0;
@%p158 bra BB10_197;

BB10_196:
add.s32 %r1377, %r185, 256;
cvt.u64.u32	%rd996, %r1377;
add.s64 %rd998, %rd35, %rd996;
ld.shared.u8 %rs158, [%rd998];
setp.eq.s16	%p159, %rs158, 0;
selp.u32	%r1446, 1, 0, %p159;

BB10_197:
bfe.u32 %r981, %r16, 8, 1;
setp.ne.s32	%p160, %r1446, %r981;
@%p160 bra BB10_199;

mul.wide.u32 %rd1549, %r185, 4;
mov.u64 %rd1548, _Z20bitonicSortKVInPlaceIilLi2ELin1E6GTCompIiEjLi1024EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3_$__cuda_local_var_181271_29_non_const_sharedKeys;
add.s64 %rd1547, %rd1548, %rd1549;
add.s32 %r1386, %r185, 256;
mul.wide.u32 %rd999, %r185, 8;
add.s64 %rd1001, %rd34, %rd999;
mul.wide.u32 %rd1002, %r1386, 8;
add.s64 %rd1003, %rd34, %rd1002;
cvt.u64.u32	%rd1004, %r185;
st.shared.u32 [%rd1547], %r183;
cvt.u64.u32	%rd1008, %r1386;
st.shared.u32 [%rd990], %r184;
ld.shared.u64 %rd1011, [%rd1001];
ld.shared.u64 %rd1012, [%rd1003];
st.shared.u64 [%rd1001], %rd1012;
st.shared.u64 [%rd1003], %rd1011;
add.s64 %rd1014, %rd35, %rd1004;
ld.shared.u8 %rs159, [%rd1014];
add.s64 %rd1015, %rd35, %rd1008;
ld.shared.u8 %rs160, [%rd1015];
st.shared.u8 [%rd1014], %rs160;
st.shared.u8 [%rd1015], %rs159;

BB10_199:
bar.sync 0;
ld.shared.u32 %r188, [%rd774];
ld.shared.u32 %r189, [%rd776];
setp.le.s32	%p161, %r189, %r188;
@%p161 bra BB10_201;

cvt.u64.u32	%rd1021, %r151;
add.s64 %rd1023, %rd35, %rd1021;
ld.shared.u8 %rs161, [%rd1023];
mov.u32 %r1447, 1;
setp.ne.s16	%p162, %rs161, 0;
@%p162 bra BB10_202;

BB10_201:
add.s32 %r1371, %r151, 128;
cvt.u64.u32	%rd1024, %r1371;
add.s64 %rd1026, %rd35, %rd1024;
ld.shared.u8 %rs162, [%rd1026];
setp.eq.s16	%p163, %rs162, 0;
selp.u32	%r1447, 1, 0, %p163;

BB10_202:
bfe.u32 %r1004, %r16, 8, 1;
setp.ne.s32	%p164, %r1447, %r1004;
@%p164 bra BB10_204;

add.s32 %r1372, %r151, 128;
cvt.u64.u32	%rd1027, %r151;
st.shared.u32 [%rd776], %r188;
cvt.u64.u32	%rd1031, %r1372;
st.shared.u32 [%rd774], %r189;
mul.wide.u32 %rd1034, %r151, 8;
add.s64 %rd1036, %rd34, %rd1034;
ld.shared.u64 %rd1037, [%rd1036];
mul.wide.u32 %rd1038, %r1372, 8;
add.s64 %rd1039, %rd34, %rd1038;
ld.shared.u64 %rd1040, [%rd1039];
st.shared.u64 [%rd1036], %rd1040;
st.shared.u64 [%rd1039], %rd1037;
add.s64 %rd1042, %rd35, %rd1027;
ld.shared.u8 %rs163, [%rd1042];
add.s64 %rd1043, %rd35, %rd1031;
ld.shared.u8 %rs164, [%rd1043];
st.shared.u8 [%rd1042], %rs164;
st.shared.u8 [%rd1043], %rs163;

BB10_204:
bar.sync 0;
ld.shared.u32 %r192, [%rd586];
ld.shared.u32 %r193, [%rd588];
setp.le.s32	%p165, %r193, %r192;
@%p165 bra BB10_206;

cvt.u64.u32	%rd1049, %r121;
add.s64 %rd1051, %rd35, %rd1049;
ld.shared.u8 %rs165, [%rd1051];
mov.u32 %r1448, 1;
setp.ne.s16	%p166, %rs165, 0;
@%p166 bra BB10_207;

BB10_206:
add.s32 %r1373, %r121, 64;
cvt.u64.u32	%rd1052, %r1373;
add.s64 %rd1054, %rd35, %rd1052;
ld.shared.u8 %rs166, [%rd1054];
setp.eq.s16	%p167, %rs166, 0;
selp.u32	%r1448, 1, 0, %p167;

BB10_207:
bfe.u32 %r1026, %r16, 8, 1;
setp.ne.s32	%p168, %r1448, %r1026;
@%p168 bra BB10_209;

add.s32 %r1374, %r121, 64;
cvt.u64.u32	%rd1055, %r121;
st.shared.u32 [%rd588], %r192;
cvt.u64.u32	%rd1059, %r1374;
st.shared.u32 [%rd586], %r193;
mul.wide.u32 %rd1062, %r121, 8;
add.s64 %rd1064, %rd34, %rd1062;
ld.shared.u64 %rd1065, [%rd1064];
mul.wide.u32 %rd1066, %r1374, 8;
add.s64 %rd1067, %rd34, %rd1066;
ld.shared.u64 %rd1068, [%rd1067];
st.shared.u64 [%rd1064], %rd1068;
st.shared.u64 [%rd1067], %rd1065;
add.s64 %rd1070, %rd35, %rd1055;
ld.shared.u8 %rs167, [%rd1070];
add.s64 %rd1071, %rd35, %rd1059;
ld.shared.u8 %rs168, [%rd1071];
st.shared.u8 [%rd1070], %rs168;
st.shared.u8 [%rd1071], %rs167;

BB10_209:
bar.sync 0;
ld.shared.u32 %r196, [%rd426];
ld.shared.u32 %r197, [%rd428];
setp.le.s32	%p169, %r197, %r196;
@%p169 bra BB10_211;

cvt.u64.u32	%rd1077, %r95;
add.s64 %rd1079, %rd35, %rd1077;
ld.shared.u8 %rs169, [%rd1079];
mov.u32 %r1449, 1;
setp.ne.s16	%p170, %rs169, 0;
@%p170 bra BB10_212;

BB10_211:
add.s32 %r1375, %r95, 32;
cvt.u64.u32	%rd1080, %r1375;
add.s64 %rd1082, %rd35, %rd1080;
ld.shared.u8 %rs170, [%rd1082];
setp.eq.s16	%p171, %rs170, 0;
selp.u32	%r1449, 1, 0, %p171;

BB10_212:
bfe.u32 %r1048, %r16, 8, 1;
setp.ne.s32	%p172, %r1449, %r1048;
@%p172 bra BB10_214;

add.s32 %r1376, %r95, 32;
cvt.u64.u32	%rd1083, %r95;
st.shared.u32 [%rd428], %r196;
cvt.u64.u32	%rd1087, %r1376;
st.shared.u32 [%rd426], %r197;
mul.wide.u32 %rd1090, %r95, 8;
add.s64 %rd1092, %rd34, %rd1090;
ld.shared.u64 %rd1093, [%rd1092];
mul.wide.u32 %rd1094, %r1376, 8;
add.s64 %rd1095, %rd34, %rd1094;
ld.shared.u64 %rd1096, [%rd1095];
st.shared.u64 [%rd1092], %rd1096;
st.shared.u64 [%rd1095], %rd1093;
add.s64 %rd1098, %rd35, %rd1083;
ld.shared.u8 %rs171, [%rd1098];
add.s64 %rd1099, %rd35, %rd1087;
ld.shared.u8 %rs172, [%rd1099];
st.shared.u8 [%rd1098], %rs172;
st.shared.u8 [%rd1099], %rs171;

BB10_214:
bar.sync 0;
ld.shared.u32 %r200, [%rd294];
ld.shared.u32 %r201, [%rd296];
setp.le.s32	%p173, %r201, %r200;
@%p173 bra BB10_216;

cvt.u64.u32	%rd1105, %r73;
add.s64 %rd1107, %rd35, %rd1105;
ld.shared.u8 %rs173, [%rd1107];
mov.u32 %r1450, 1;
setp.ne.s16	%p174, %rs173, 0;
@%p174 bra BB10_217;

BB10_216:
add.s32 %r1378, %r73, 16;
cvt.u64.u32	%rd1108, %r1378;
add.s64 %rd1110, %rd35, %rd1108;
ld.shared.u8 %rs174, [%rd1110];
setp.eq.s16	%p175, %rs174, 0;
selp.u32	%r1450, 1, 0, %p175;

BB10_217:
bfe.u32 %r1070, %r16, 8, 1;
setp.ne.s32	%p176, %r1450, %r1070;
@%p176 bra BB10_219;

add.s32 %r1385, %r73, 16;
cvt.u64.u32	%rd1111, %r73;
st.shared.u32 [%rd296], %r200;
cvt.u64.u32	%rd1115, %r1385;
st.shared.u32 [%rd294], %r201;
mul.wide.u32 %rd1118, %r73, 8;
add.s64 %rd1120, %rd34, %rd1118;
ld.shared.u64 %rd1121, [%rd1120];
mul.wide.u32 %rd1122, %r1385, 8;
add.s64 %rd1123, %rd34, %rd1122;
ld.shared.u64 %rd1124, [%rd1123];
st.shared.u64 [%rd1120], %rd1124;
st.shared.u64 [%rd1123], %rd1121;
add.s64 %rd1126, %rd35, %rd1111;
ld.shared.u8 %rs175, [%rd1126];
add.s64 %rd1127, %rd35, %rd1115;
ld.shared.u8 %rs176, [%rd1127];
st.shared.u8 [%rd1126], %rs176;
st.shared.u8 [%rd1127], %rs175;

BB10_219:
bar.sync 0;
ld.shared.u32 %r204, [%rd190];
ld.shared.u32 %r205, [%rd192];
setp.le.s32	%p177, %r205, %r204;
@%p177 bra BB10_221;

cvt.u64.u32	%rd1133, %r55;
add.s64 %rd1135, %rd35, %rd1133;
ld.shared.u8 %rs177, [%rd1135];
mov.u32 %r1451, 1;
setp.ne.s16	%p178, %rs177, 0;
@%p178 bra BB10_222;

BB10_221:
add.s32 %r1379, %r55, 8;
cvt.u64.u32	%rd1136, %r1379;
add.s64 %rd1138, %rd35, %rd1136;
ld.shared.u8 %rs178, [%rd1138];
setp.eq.s16	%p179, %rs178, 0;
selp.u32	%r1451, 1, 0, %p179;

BB10_222:
bfe.u32 %r1092, %r16, 8, 1;
setp.ne.s32	%p180, %r1451, %r1092;
@%p180 bra BB10_224;

add.s32 %r1384, %r55, 8;
cvt.u64.u32	%rd1139, %r55;
st.shared.u32 [%rd192], %r204;
cvt.u64.u32	%rd1143, %r1384;
st.shared.u32 [%rd190], %r205;
mul.wide.u32 %rd1146, %r55, 8;
add.s64 %rd1148, %rd34, %rd1146;
ld.shared.u64 %rd1149, [%rd1148];
mul.wide.u32 %rd1150, %r1384, 8;
add.s64 %rd1151, %rd34, %rd1150;
ld.shared.u64 %rd1152, [%rd1151];
st.shared.u64 [%rd1148], %rd1152;
st.shared.u64 [%rd1151], %rd1149;
add.s64 %rd1154, %rd35, %rd1139;
ld.shared.u8 %rs179, [%rd1154];
add.s64 %rd1155, %rd35, %rd1143;
ld.shared.u8 %rs180, [%rd1155];
st.shared.u8 [%rd1154], %rs180;
st.shared.u8 [%rd1155], %rs179;

BB10_224:
bar.sync 0;
ld.shared.u32 %r208, [%rd114];
ld.shared.u32 %r209, [%rd116];
setp.le.s32	%p181, %r209, %r208;
@%p181 bra BB10_226;

cvt.u64.u32	%rd1161, %r41;
add.s64 %rd1163, %rd35, %rd1161;
ld.shared.u8 %rs181, [%rd1163];
mov.u32 %r1452, 1;
setp.ne.s16	%p182, %rs181, 0;
@%p182 bra BB10_227;

BB10_226:
add.s32 %r1380, %r41, 4;
cvt.u64.u32	%rd1164, %r1380;
add.s64 %rd1166, %rd35, %rd1164;
ld.shared.u8 %rs182, [%rd1166];
setp.eq.s16	%p183, %rs182, 0;
selp.u32	%r1452, 1, 0, %p183;

BB10_227:
bfe.u32 %r1114, %r16, 8, 1;
setp.ne.s32	%p184, %r1452, %r1114;
@%p184 bra BB10_229;

add.s32 %r1383, %r41, 4;
cvt.u64.u32	%rd1167, %r41;
st.shared.u32 [%rd116], %r208;
cvt.u64.u32	%rd1171, %r1383;
st.shared.u32 [%rd114], %r209;
mul.wide.u32 %rd1174, %r41, 8;
add.s64 %rd1176, %rd34, %rd1174;
ld.shared.u64 %rd1177, [%rd1176];
mul.wide.u32 %rd1178, %r1383, 8;
add.s64 %rd1179, %rd34, %rd1178;
ld.shared.u64 %rd1180, [%rd1179];
st.shared.u64 [%rd1176], %rd1180;
st.shared.u64 [%rd1179], %rd1177;
add.s64 %rd1182, %rd35, %rd1167;
ld.shared.u8 %rs183, [%rd1182];
add.s64 %rd1183, %rd35, %rd1171;
ld.shared.u8 %rs184, [%rd1183];
st.shared.u8 [%rd1182], %rs184;
st.shared.u8 [%rd1183], %rs183;

BB10_229:
bar.sync 0;
ld.shared.u32 %r212, [%rd66];
ld.shared.u32 %r213, [%rd68];
setp.le.s32	%p185, %r213, %r212;
@%p185 bra BB10_231;

cvt.u64.u32	%rd1189, %r31;
add.s64 %rd1191, %rd35, %rd1189;
ld.shared.u8 %rs185, [%rd1191];
mov.u32 %r1453, 1;
setp.ne.s16	%p186, %rs185, 0;
@%p186 bra BB10_232;

BB10_231:
add.s32 %r1381, %r31, 2;
cvt.u64.u32	%rd1192, %r1381;
add.s64 %rd1194, %rd35, %rd1192;
ld.shared.u8 %rs186, [%rd1194];
setp.eq.s16	%p187, %rs186, 0;
selp.u32	%r1453, 1, 0, %p187;

BB10_232:
mov.u32 %r1387, %tid.x;
bfe.u32 %r1136, %r1387, 8, 1;
setp.ne.s32	%p188, %r1453, %r1136;
@%p188 bra BB10_234;

add.s32 %r1382, %r31, 2;
cvt.u64.u32	%rd1195, %r31;
st.shared.u32 [%rd68], %r212;
cvt.u64.u32	%rd1199, %r1382;
st.shared.u32 [%rd66], %r213;
mul.wide.u32 %rd1202, %r31, 8;
add.s64 %rd1204, %rd34, %rd1202;
ld.shared.u64 %rd1205, [%rd1204];
mul.wide.u32 %rd1206, %r1382, 8;
add.s64 %rd1207, %rd34, %rd1206;
ld.shared.u64 %rd1208, [%rd1207];
st.shared.u64 [%rd1204], %rd1208;
st.shared.u64 [%rd1207], %rd1205;
add.s64 %rd1210, %rd35, %rd1195;
ld.shared.u8 %rs187, [%rd1210];
add.s64 %rd1211, %rd35, %rd1199;
ld.shared.u8 %rs188, [%rd1211];
st.shared.u8 [%rd1210], %rs188;
st.shared.u8 [%rd1211], %rs187;

BB10_234:
bar.sync 0;
ld.shared.u32 %r216, [%rd46+4];
ld.shared.u32 %r217, [%rd46];
setp.le.s32	%p189, %r217, %r216;
@%p189 bra BB10_236;

cvt.u64.u32	%rd1215, %r22;
add.s64 %rd1217, %rd35, %rd1215;
ld.shared.u8 %rs189, [%rd1217];
mov.u32 %r1454, 1;
setp.ne.s16	%p190, %rs189, 0;
@%p190 bra BB10_237;

BB10_236:
cvt.u64.u32	%rd1218, %r22;
add.s64 %rd1220, %rd35, %rd1218;
ld.shared.u8 %rs190, [%rd1220+1];
setp.eq.s16	%p191, %rs190, 0;
selp.u32	%r1454, 1, 0, %p191;

BB10_237:
mov.u32 %r1388, %tid.x;
bfe.u32 %r1150, %r1388, 8, 1;
setp.ne.s32	%p192, %r1454, %r1150;
@%p192 bra BB10_239;

cvt.u64.u32	%rd1221, %r22;
st.shared.u32 [%rd46], %r216;
st.shared.u32 [%rd46+4], %r217;
mul.wide.u32 %rd1225, %r22, 8;
add.s64 %rd1227, %rd34, %rd1225;
ld.shared.u64 %rd1228, [%rd1227];
ld.shared.u64 %rd1229, [%rd1227+8];
st.shared.u64 [%rd1227], %rd1229;
st.shared.u64 [%rd1227+8], %rd1228;
add.s64 %rd1231, %rd35, %rd1221;
ld.shared.u8 %rs191, [%rd1231];
ld.shared.u8 %rs192, [%rd1231+1];
st.shared.u8 [%rd1231], %rs192;
st.shared.u8 [%rd1231+1], %rs191;

BB10_239:
bar.sync 0;
mov.u32 %r1389, %tid.x;
mov.u64 %rd1536, _Z20bitonicSortKVInPlaceIilLi2ELin1E6GTCompIiEjLi1024EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3_$__cuda_local_var_181271_29_non_const_sharedKeys;
and.b32 %r1153, %r1389, 511;
sub.s32 %r1154, %r22, %r1153;
add.s32 %r1155, %r1154, 512;
mul.wide.u32 %rd1232, %r1155, 4;
add.s64 %rd1234, %rd1536, %rd1232;
mul.wide.u32 %rd1235, %r1154, 4;
add.s64 %rd1236, %rd1536, %rd1235;
ld.shared.u32 %r222, [%rd1234];
ld.shared.u32 %r223, [%rd1236];
setp.le.s32	%p193, %r223, %r222;
@%p193 bra BB10_241;

cvt.u64.u32	%rd1237, %r1154;
add.s64 %rd1239, %rd35, %rd1237;
ld.shared.u8 %rs193, [%rd1239];
setp.ne.s16	%p194, %rs193, 0;
@%p194 bra BB10_243;

BB10_241:
add.s32 %r1390, %r1154, 512;
cvt.u64.u32	%rd1240, %r1390;
add.s64 %rd1242, %rd35, %rd1240;
ld.shared.u8 %rs1, [%rd1242];
setp.eq.s16	%p195, %rs1, 0;
@%p195 bra BB10_243;

mul.wide.u32 %rd1539, %r1155, 4;
mov.u64 %rd1538, _Z20bitonicSortKVInPlaceIilLi2ELin1E6GTCompIiEjLi1024EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3_$__cuda_local_var_181271_29_non_const_sharedKeys;
add.s64 %rd1537, %rd1538, %rd1539;
mul.wide.u32 %rd1534, %r1154, 4;
mov.u64 %rd1533, _Z20bitonicSortKVInPlaceIilLi2ELin1E6GTCompIiEjLi1024EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3_$__cuda_local_var_181271_29_non_const_sharedKeys;
add.s64 %rd1532, %rd1533, %rd1534;
add.s32 %r1342, %r1154, 512;
cvt.u64.u32	%rd1243, %r1154;
st.shared.u32 [%rd1532], %r222;
st.shared.u32 [%rd1537], %r223;
mul.wide.u32 %rd1250, %r1154, 8;
add.s64 %rd1252, %rd34, %rd1250;
ld.shared.u64 %rd1253, [%rd1252];
mul.wide.u32 %rd1254, %r1342, 8;
add.s64 %rd1255, %rd34, %rd1254;
ld.shared.u64 %rd1256, [%rd1255];
st.shared.u64 [%rd1252], %rd1256;
st.shared.u64 [%rd1255], %rd1253;
add.s64 %rd1258, %rd35, %rd1243;
ld.shared.u8 %rs194, [%rd1258];
st.shared.u8 [%rd1258], %rs1;
st.shared.u8 [%rd1242], %rs194;

BB10_243:
bar.sync 0;
mul.wide.u32 %rd1546, %r185, 4;
mov.u64 %rd1545, _Z20bitonicSortKVInPlaceIilLi2ELin1E6GTCompIiEjLi1024EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3_$__cuda_local_var_181271_29_non_const_sharedKeys;
add.s64 %rd1544, %rd1545, %rd1546;
ld.shared.u32 %r224, [%rd990];
ld.shared.u32 %r225, [%rd1544];
setp.le.s32	%p196, %r225, %r224;
@%p196 bra BB10_245;

cvt.u64.u32	%rd1265, %r185;
add.s64 %rd1267, %rd35, %rd1265;
ld.shared.u8 %rs195, [%rd1267];
setp.ne.s16	%p197, %rs195, 0;
@%p197 bra BB10_247;

BB10_245:
add.s32 %r1343, %r185, 256;
cvt.u64.u32	%rd1268, %r1343;
add.s64 %rd1270, %rd35, %rd1268;
ld.shared.u8 %rs2, [%rd1270];
setp.eq.s16	%p198, %rs2, 0;
@%p198 bra BB10_247;

mul.wide.u32 %rd1542, %r185, 4;
mov.u64 %rd1541, _Z20bitonicSortKVInPlaceIilLi2ELin1E6GTCompIiEjLi1024EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3_$__cuda_local_var_181271_29_non_const_sharedKeys;
add.s64 %rd1540, %rd1541, %rd1542;
add.s32 %r1344, %r185, 256;
cvt.u64.u32	%rd1271, %r185;
st.shared.u32 [%rd1540], %r224;
st.shared.u32 [%rd990], %r225;
mul.wide.u32 %rd1278, %r185, 8;
add.s64 %rd1280, %rd34, %rd1278;
ld.shared.u64 %rd1281, [%rd1280];
mul.wide.u32 %rd1282, %r1344, 8;
add.s64 %rd1283, %rd34, %rd1282;
ld.shared.u64 %rd1284, [%rd1283];
st.shared.u64 [%rd1280], %rd1284;
st.shared.u64 [%rd1283], %rd1281;
add.s64 %rd1286, %rd35, %rd1271;
ld.shared.u8 %rs196, [%rd1286];
st.shared.u8 [%rd1286], %rs2;
st.shared.u8 [%rd1270], %rs196;

BB10_247:
bar.sync 0;
ld.shared.u32 %r226, [%rd774];
ld.shared.u32 %r227, [%rd776];
setp.le.s32	%p199, %r227, %r226;
@%p199 bra BB10_249;

cvt.u64.u32	%rd1293, %r151;
add.s64 %rd1295, %rd35, %rd1293;
ld.shared.u8 %rs197, [%rd1295];
setp.ne.s16	%p200, %rs197, 0;
@%p200 bra BB10_251;

BB10_249:
add.s32 %r1345, %r151, 128;
cvt.u64.u32	%rd1296, %r1345;
add.s64 %rd1298, %rd35, %rd1296;
ld.shared.u8 %rs3, [%rd1298];
setp.eq.s16	%p201, %rs3, 0;
@%p201 bra BB10_251;

add.s32 %r1346, %r151, 128;
cvt.u64.u32	%rd1299, %r151;
st.shared.u32 [%rd776], %r226;
st.shared.u32 [%rd774], %r227;
mul.wide.u32 %rd1306, %r151, 8;
add.s64 %rd1308, %rd34, %rd1306;
ld.shared.u64 %rd1309, [%rd1308];
mul.wide.u32 %rd1310, %r1346, 8;
add.s64 %rd1311, %rd34, %rd1310;
ld.shared.u64 %rd1312, [%rd1311];
st.shared.u64 [%rd1308], %rd1312;
st.shared.u64 [%rd1311], %rd1309;
add.s64 %rd1314, %rd35, %rd1299;
ld.shared.u8 %rs198, [%rd1314];
st.shared.u8 [%rd1314], %rs3;
st.shared.u8 [%rd1298], %rs198;

BB10_251:
bar.sync 0;
ld.shared.u32 %r228, [%rd586];
ld.shared.u32 %r229, [%rd588];
setp.le.s32	%p202, %r229, %r228;
@%p202 bra BB10_253;

cvt.u64.u32	%rd1321, %r121;
add.s64 %rd1323, %rd35, %rd1321;
ld.shared.u8 %rs199, [%rd1323];
setp.ne.s16	%p203, %rs199, 0;
@%p203 bra BB10_255;

BB10_253:
add.s32 %r1347, %r121, 64;
cvt.u64.u32	%rd1324, %r1347;
add.s64 %rd1326, %rd35, %rd1324;
ld.shared.u8 %rs4, [%rd1326];
setp.eq.s16	%p204, %rs4, 0;
@%p204 bra BB10_255;

add.s32 %r1348, %r121, 64;
cvt.u64.u32	%rd1327, %r121;
st.shared.u32 [%rd588], %r228;
st.shared.u32 [%rd586], %r229;
mul.wide.u32 %rd1334, %r121, 8;
add.s64 %rd1336, %rd34, %rd1334;
ld.shared.u64 %rd1337, [%rd1336];
mul.wide.u32 %rd1338, %r1348, 8;
add.s64 %rd1339, %rd34, %rd1338;
ld.shared.u64 %rd1340, [%rd1339];
st.shared.u64 [%rd1336], %rd1340;
st.shared.u64 [%rd1339], %rd1337;
add.s64 %rd1342, %rd35, %rd1327;
ld.shared.u8 %rs200, [%rd1342];
st.shared.u8 [%rd1342], %rs4;
st.shared.u8 [%rd1326], %rs200;

BB10_255:
bar.sync 0;
ld.shared.u32 %r230, [%rd426];
ld.shared.u32 %r231, [%rd428];
setp.le.s32	%p205, %r231, %r230;
@%p205 bra BB10_257;

cvt.u64.u32	%rd1349, %r95;
add.s64 %rd1351, %rd35, %rd1349;
ld.shared.u8 %rs201, [%rd1351];
setp.ne.s16	%p206, %rs201, 0;
@%p206 bra BB10_259;

BB10_257:
add.s32 %r1349, %r95, 32;
cvt.u64.u32	%rd1352, %r1349;
add.s64 %rd1354, %rd35, %rd1352;
ld.shared.u8 %rs5, [%rd1354];
setp.eq.s16	%p207, %rs5, 0;
@%p207 bra BB10_259;

add.s32 %r1350, %r95, 32;
cvt.u64.u32	%rd1355, %r95;
st.shared.u32 [%rd428], %r230;
st.shared.u32 [%rd426], %r231;
mul.wide.u32 %rd1362, %r95, 8;
add.s64 %rd1364, %rd34, %rd1362;
ld.shared.u64 %rd1365, [%rd1364];
mul.wide.u32 %rd1366, %r1350, 8;
add.s64 %rd1367, %rd34, %rd1366;
ld.shared.u64 %rd1368, [%rd1367];
st.shared.u64 [%rd1364], %rd1368;
st.shared.u64 [%rd1367], %rd1365;
add.s64 %rd1370, %rd35, %rd1355;
ld.shared.u8 %rs202, [%rd1370];
st.shared.u8 [%rd1370], %rs5;
st.shared.u8 [%rd1354], %rs202;

BB10_259:
bar.sync 0;
ld.shared.u32 %r232, [%rd294];
ld.shared.u32 %r233, [%rd296];
setp.le.s32	%p208, %r233, %r232;
@%p208 bra BB10_261;

cvt.u64.u32	%rd1377, %r73;
add.s64 %rd1379, %rd35, %rd1377;
ld.shared.u8 %rs203, [%rd1379];
setp.ne.s16	%p209, %rs203, 0;
@%p209 bra BB10_263;

BB10_261:
add.s32 %r1351, %r73, 16;
cvt.u64.u32	%rd1380, %r1351;
add.s64 %rd1382, %rd35, %rd1380;
ld.shared.u8 %rs6, [%rd1382];
setp.eq.s16	%p210, %rs6, 0;
@%p210 bra BB10_263;

add.s32 %r1352, %r73, 16;
cvt.u64.u32	%rd1383, %r73;
st.shared.u32 [%rd296], %r232;
st.shared.u32 [%rd294], %r233;
mul.wide.u32 %rd1390, %r73, 8;
add.s64 %rd1392, %rd34, %rd1390;
ld.shared.u64 %rd1393, [%rd1392];
mul.wide.u32 %rd1394, %r1352, 8;
add.s64 %rd1395, %rd34, %rd1394;
ld.shared.u64 %rd1396, [%rd1395];
st.shared.u64 [%rd1392], %rd1396;
st.shared.u64 [%rd1395], %rd1393;
add.s64 %rd1398, %rd35, %rd1383;
ld.shared.u8 %rs204, [%rd1398];
st.shared.u8 [%rd1398], %rs6;
st.shared.u8 [%rd1382], %rs204;

BB10_263:
bar.sync 0;
ld.shared.u32 %r234, [%rd190];
ld.shared.u32 %r235, [%rd192];
setp.le.s32	%p211, %r235, %r234;
@%p211 bra BB10_265;

cvt.u64.u32	%rd1405, %r55;
add.s64 %rd1407, %rd35, %rd1405;
ld.shared.u8 %rs205, [%rd1407];
setp.ne.s16	%p212, %rs205, 0;
@%p212 bra BB10_267;

BB10_265:
add.s32 %r1353, %r55, 8;
cvt.u64.u32	%rd1408, %r1353;
add.s64 %rd1410, %rd35, %rd1408;
ld.shared.u8 %rs7, [%rd1410];
setp.eq.s16	%p213, %rs7, 0;
@%p213 bra BB10_267;

add.s32 %r1354, %r55, 8;
cvt.u64.u32	%rd1411, %r55;
st.shared.u32 [%rd192], %r234;
st.shared.u32 [%rd190], %r235;
mul.wide.u32 %rd1418, %r55, 8;
add.s64 %rd1420, %rd34, %rd1418;
ld.shared.u64 %rd1421, [%rd1420];
mul.wide.u32 %rd1422, %r1354, 8;
add.s64 %rd1423, %rd34, %rd1422;
ld.shared.u64 %rd1424, [%rd1423];
st.shared.u64 [%rd1420], %rd1424;
st.shared.u64 [%rd1423], %rd1421;
add.s64 %rd1426, %rd35, %rd1411;
ld.shared.u8 %rs206, [%rd1426];
st.shared.u8 [%rd1426], %rs7;
st.shared.u8 [%rd1410], %rs206;

BB10_267:
bar.sync 0;
ld.shared.u32 %r236, [%rd114];
ld.shared.u32 %r237, [%rd116];
setp.le.s32	%p214, %r237, %r236;
@%p214 bra BB10_269;

cvt.u64.u32	%rd1433, %r41;
add.s64 %rd1435, %rd35, %rd1433;
ld.shared.u8 %rs207, [%rd1435];
setp.ne.s16	%p215, %rs207, 0;
@%p215 bra BB10_271;

BB10_269:
add.s32 %r1355, %r41, 4;
cvt.u64.u32	%rd1436, %r1355;
add.s64 %rd1438, %rd35, %rd1436;
ld.shared.u8 %rs8, [%rd1438];
setp.eq.s16	%p216, %rs8, 0;
@%p216 bra BB10_271;

add.s32 %r1356, %r41, 4;
cvt.u64.u32	%rd1439, %r41;
st.shared.u32 [%rd116], %r236;
st.shared.u32 [%rd114], %r237;
mul.wide.u32 %rd1446, %r41, 8;
add.s64 %rd1448, %rd34, %rd1446;
ld.shared.u64 %rd1449, [%rd1448];
mul.wide.u32 %rd1450, %r1356, 8;
add.s64 %rd1451, %rd34, %rd1450;
ld.shared.u64 %rd1452, [%rd1451];
st.shared.u64 [%rd1448], %rd1452;
st.shared.u64 [%rd1451], %rd1449;
add.s64 %rd1454, %rd35, %rd1439;
ld.shared.u8 %rs208, [%rd1454];
st.shared.u8 [%rd1454], %rs8;
st.shared.u8 [%rd1438], %rs208;

BB10_271:
bar.sync 0;
ld.shared.u32 %r238, [%rd66];
ld.shared.u32 %r239, [%rd68];
setp.le.s32	%p217, %r239, %r238;
@%p217 bra BB10_273;

cvt.u64.u32	%rd1461, %r31;
add.s64 %rd1463, %rd35, %rd1461;
ld.shared.u8 %rs209, [%rd1463];
setp.ne.s16	%p218, %rs209, 0;
@%p218 bra BB10_275;

BB10_273:
add.s32 %r1357, %r31, 2;
cvt.u64.u32	%rd1464, %r1357;
add.s64 %rd1466, %rd35, %rd1464;
ld.shared.u8 %rs9, [%rd1466];
setp.eq.s16	%p219, %rs9, 0;
@%p219 bra BB10_275;

add.s32 %r1358, %r31, 2;
cvt.u64.u32	%rd1467, %r31;
st.shared.u32 [%rd68], %r238;
st.shared.u32 [%rd66], %r239;
mul.wide.u32 %rd1474, %r31, 8;
add.s64 %rd1476, %rd34, %rd1474;
ld.shared.u64 %rd1477, [%rd1476];
mul.wide.u32 %rd1478, %r1358, 8;
add.s64 %rd1479, %rd34, %rd1478;
ld.shared.u64 %rd1480, [%rd1479];
st.shared.u64 [%rd1476], %rd1480;
st.shared.u64 [%rd1479], %rd1477;
add.s64 %rd1482, %rd35, %rd1467;
ld.shared.u8 %rs210, [%rd1482];
st.shared.u8 [%rd1482], %rs9;
st.shared.u8 [%rd1466], %rs210;

BB10_275:
bar.sync 0;
ld.shared.u32 %r240, [%rd46+4];
ld.shared.u32 %r241, [%rd46];
setp.le.s32	%p220, %r241, %r240;
@%p220 bra BB10_277;

cvt.u64.u32	%rd1487, %r22;
add.s64 %rd1489, %rd35, %rd1487;
ld.shared.u8 %rs211, [%rd1489];
setp.ne.s16	%p221, %rs211, 0;
@%p221 bra BB10_279;

BB10_277:
cvt.u64.u32	%rd1490, %r22;
add.s64 %rd1492, %rd35, %rd1490;
ld.shared.u8 %rs10, [%rd1492+1];
setp.eq.s16	%p222, %rs10, 0;
@%p222 bra BB10_279;

st.shared.u32 [%rd46], %r240;
st.shared.u32 [%rd46+4], %r241;
mul.wide.u32 %rd1497, %r22, 8;
add.s64 %rd1499, %rd34, %rd1497;
ld.shared.u64 %rd1500, [%rd1499];
ld.shared.u64 %rd1501, [%rd1499+8];
st.shared.u64 [%rd1499], %rd1501;
st.shared.u64 [%rd1499+8], %rd1500;
ld.shared.u8 %rs212, [%rd1492];
st.shared.u8 [%rd1492], %rs10;
st.shared.u8 [%rd1492+1], %rs212;

BB10_279:
ld.param.u32 %r1360, [_Z20bitonicSortKVInPlaceIilLi2ELin1E6GTCompIiEjLi1024EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_2];
mov.u32 %r1359, %tid.x;
setp.lt.u32	%p224, %r1359, %r1360;
bar.sync 0;
@!%p224 bra BB10_281;
bra.uni BB10_280;

BB10_280:
ld.param.u32 %r1370, [_Z20bitonicSortKVInPlaceIilLi2ELin1E6GTCompIiEjLi1024EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_5];
ld.param.u32 %r1369, [_Z20bitonicSortKVInPlaceIilLi2ELin1E6GTCompIiEjLi1024EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_3];
mov.u32 %r1368, %tid.x;
ld.shared.u32 %r1332, [%rd11];
mad.lo.s32 %r1333, %r1368, %r1369, %r4;
cvta.to.global.u64 %rd1507, %rd8;
mul.wide.u32 %rd1508, %r1333, 4;
add.s64 %rd1509, %rd1507, %rd1508;
st.global.u32 [%rd1509], %r1332;
ld.shared.u64 %rd1513, [%rd12];
ld.local.u64 %rd1514, [%rd2];
cvta.to.global.u64 %rd1515, %rd1514;
mad.lo.s32 %r1334, %r1368, %r1370, %r15;
mul.wide.u32 %rd1516, %r1334, 8;
add.s64 %rd1517, %rd1515, %rd1516;
st.global.u64 [%rd1517], %rd1513;

BB10_281:
mov.u32 %r1363, %tid.x;
ld.param.u32 %r1362, [_Z20bitonicSortKVInPlaceIilLi2ELin1E6GTCompIiEjLi1024EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_2];
add.s32 %r1361, %r1363, 512;
setp.ge.u32	%p225, %r1361, %r1362;
@%p225 bra BB10_283;

mov.u32 %r1367, %tid.x;
add.s32 %r1366, %r1367, 512;
ld.param.u32 %r1365, [_Z20bitonicSortKVInPlaceIilLi2ELin1E6GTCompIiEjLi1024EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_5];
ld.param.u32 %r1364, [_Z20bitonicSortKVInPlaceIilLi2ELin1E6GTCompIiEjLi1024EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_3];
ld.shared.u32 %r1338, [%rd11+2048];
mad.lo.s32 %r1340, %r1366, %r1364, %r4;
cvta.to.global.u64 %rd1521, %rd8;
mul.wide.u32 %rd1522, %r1340, 4;
add.s64 %rd1523, %rd1521, %rd1522;
st.global.u32 [%rd1523], %r1338;
ld.shared.u64 %rd1527, [%rd12+4096];
ld.local.u64 %rd1528, [%rd2];
cvta.to.global.u64 %rd1529, %rd1528;
mad.lo.s32 %r1341, %r1366, %r1365, %r15;
mul.wide.u32 %rd1530, %r1341, 8;
add.s64 %rd1531, %rd1529, %rd1530;
st.global.u64 [%rd1531], %rd1527;

BB10_283:
ret;
}


.visible .entry _Z20bitonicSortKVInPlaceIilLi2ELin1E6LTCompIiEjLi1024EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3_(
.param .align 8 .b8 _Z20bitonicSortKVInPlaceIilLi2ELin1E6LTCompIiEjLi1024EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_0[216],
.param .u32 _Z20bitonicSortKVInPlaceIilLi2ELin1E6LTCompIiEjLi1024EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_1,
.param .u32 _Z20bitonicSortKVInPlaceIilLi2ELin1E6LTCompIiEjLi1024EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_2,
.param .u32 _Z20bitonicSortKVInPlaceIilLi2ELin1E6LTCompIiEjLi1024EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_3,
.param .align 8 .b8 _Z20bitonicSortKVInPlaceIilLi2ELin1E6LTCompIiEjLi1024EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_4[216],
.param .u32 _Z20bitonicSortKVInPlaceIilLi2ELin1E6LTCompIiEjLi1024EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_5,
.param .align 1 .b8 _Z20bitonicSortKVInPlaceIilLi2ELin1E6LTCompIiEjLi1024EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_6[1]
)
.maxntid 1024, 1, 1
{
.local .align 8 .b8 __local_depot11[216];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<226>;
.reg .b16 %rs<213>;
.reg .b32 %r<1455>;
.reg .b64 %rd<1554>;

	.shared .align 4 .b8 _Z20bitonicSortKVInPlaceIilLi2ELin1E6LTCompIiEjLi1024EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3_$__cuda_local_var_181271_29_non_const_sharedKeys[4096];

	.shared .align 8 .b8 _Z20bitonicSortKVInPlaceIilLi2ELin1E6LTCompIiEjLi1024EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3_$__cuda_local_var_181272_29_non_const_sharedValues[8192];

	.shared .align 1 .b8 _Z20bitonicSortKVInPlaceIilLi2ELin1E6LTCompIiEjLi1024EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3_$__cuda_local_var_181273_32_non_const_sharedValid[1024];

mov.u64 %rd1553, __local_depot11;
cvta.local.u64 %SP, %rd1553;
ld.param.u32 %r242, [_Z20bitonicSortKVInPlaceIilLi2ELin1E6LTCompIiEjLi1024EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_1];
ld.param.u32 %r243, [_Z20bitonicSortKVInPlaceIilLi2ELin1E6LTCompIiEjLi1024EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_2];
ld.param.u32 %r244, [_Z20bitonicSortKVInPlaceIilLi2ELin1E6LTCompIiEjLi1024EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_3];
ld.param.u32 %r245, [_Z20bitonicSortKVInPlaceIilLi2ELin1E6LTCompIiEjLi1024EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_5];
mov.u64 %rd1, _Z20bitonicSortKVInPlaceIilLi2ELin1E6LTCompIiEjLi1024EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_0;
mov.u64 %rd3, _Z20bitonicSortKVInPlaceIilLi2ELin1E6LTCompIiEjLi1024EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_4;
add.u64 %rd16, %SP, 0;
cvta.to.local.u64 %rd2, %rd16;
mov.u32 %r1401, 0;
mov.pred %p4, 0;
@%p4 bra BB11_2;

BB11_1:
mul.wide.s32 %rd17, %r1401, 8;
add.s64 %rd18, %rd3, %rd17;
ld.param.u64 %rd19, [%rd18];
add.s64 %rd20, %rd2, %rd17;
st.local.u64 [%rd20], %rd19;
add.s32 %r1401, %r1401, 1;
setp.lt.u32	%p5, %r1401, 27;
@%p5 bra BB11_1;

BB11_2:
mov.u32 %r247, %nctaid.y;
mov.u32 %r248, %ctaid.z;
mov.u32 %r249, %ctaid.y;
mad.lo.s32 %r250, %r247, %r248, %r249;
mov.u32 %r251, %nctaid.x;
mov.u32 %r252, %ctaid.x;
mad.lo.s32 %r1403, %r250, %r251, %r252;
setp.ge.u32	%p6, %r1403, %r242;
@%p6 bra BB11_283;

ld.param.u32 %r254, [%rd1+12];
ld.param.u32 %r255, [%rd1+112];
rem.u32 %r256, %r1403, %r254;
mul.lo.s32 %r257, %r255, %r256;
div.u32 %r258, %r1403, %r254;
ld.param.u32 %r259, [%rd1+108];
mad.lo.s32 %r4, %r259, %r258, %r257;
ld.local.u32 %r5, [%rd2+208];
add.s32 %r1402, %r5, -1;
mov.u32 %r253, 0;
setp.lt.s32	%p7, %r1402, 1;
mov.u32 %r1407, %r253;
@%p7 bra BB11_6;

mul.wide.s32 %rd21, %r5, 4;
add.s64 %rd1550, %rd2, %rd21;
mov.u32 %r1408, 0;

BB11_5:
ld.local.u32 %r261, [%rd1550+4];
rem.u32 %r262, %r1403, %r261;
ld.local.u32 %r263, [%rd1550+104];
mad.lo.s32 %r1408, %r263, %r262, %r1408;
div.u32 %r1403, %r1403, %r261;
add.s64 %rd1550, %rd1550, -4;
add.s32 %r1402, %r1402, -1;
setp.gt.s32	%p8, %r1402, 0;
mov.u32 %r1404, %r1408;
mov.u32 %r1407, %r1404;
@%p8 bra BB11_5;

BB11_6:
mov.u32 %r14, %r1407;
ld.param.u64 %rd8, [%rd1];
ld.local.u32 %r265, [%rd2+108];
mad.lo.s32 %r15, %r265, %r1403, %r14;
mov.u32 %r16, %tid.x;
add.s32 %r17, %r16, 512;
setp.lt.u32	%p1, %r16, %r243;
setp.ge.u32	%p9, %r16, %r243;
mov.u32 %r1406, %r253;
@%p9 bra BB11_8;

cvta.to.global.u64 %rd22, %rd8;
mad.lo.s32 %r266, %r16, %r244, %r4;
mul.wide.u32 %rd23, %r266, 4;
add.s64 %rd24, %rd22, %rd23;
ld.global.u32 %r1406, [%rd24];

BB11_8:
mov.u64 %rd1551, 0;
@%p9 bra BB11_10;

ld.local.u64 %rd26, [%rd2];
cvta.to.global.u64 %rd27, %rd26;
mad.lo.s32 %r267, %r16, %r245, %r15;
mul.wide.u32 %rd28, %r267, 8;
add.s64 %rd29, %rd27, %rd28;
ld.global.u64 %rd1551, [%rd29];

BB11_10:
selp.u16	%rs11, 1, 0, %p1;
cvt.s64.s32	%rd30, %r16;
mul.wide.s32 %rd31, %r16, 4;
mov.u64 %rd32, _Z20bitonicSortKVInPlaceIilLi2ELin1E6LTCompIiEjLi1024EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3_$__cuda_local_var_181271_29_non_const_sharedKeys;
add.s64 %rd11, %rd32, %rd31;
st.shared.u32 [%rd11], %r1406;
mul.wide.s32 %rd33, %r16, 8;
mov.u64 %rd34, _Z20bitonicSortKVInPlaceIilLi2ELin1E6LTCompIiEjLi1024EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3_$__cuda_local_var_181272_29_non_const_sharedValues;
add.s64 %rd12, %rd34, %rd33;
st.shared.u64 [%rd12], %rd1551;
mov.u64 %rd35, _Z20bitonicSortKVInPlaceIilLi2ELin1E6LTCompIiEjLi1024EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3_$__cuda_local_var_181273_32_non_const_sharedValid;
add.s64 %rd13, %rd35, %rd30;
st.shared.u8 [%rd13], %rs11;
setp.lt.u32	%p2, %r17, %r243;
mov.u32 %r1409, 0;
setp.ge.u32	%p11, %r17, %r243;
@%p11 bra BB11_12;

cvta.to.global.u64 %rd36, %rd8;
mad.lo.s32 %r269, %r17, %r244, %r4;
mul.wide.u32 %rd37, %r269, 4;
add.s64 %rd38, %rd36, %rd37;
ld.global.u32 %r1409, [%rd38];

BB11_12:
mov.u64 %rd1552, 0;
@%p11 bra BB11_14;

ld.local.u64 %rd40, [%rd2];
cvta.to.global.u64 %rd41, %rd40;
mad.lo.s32 %r270, %r17, %r245, %r15;
mul.wide.u32 %rd42, %r270, 8;
add.s64 %rd43, %rd41, %rd42;
ld.global.u64 %rd1552, [%rd43];

BB11_14:
selp.u16	%rs12, 1, 0, %p2;
st.shared.u32 [%rd11+2048], %r1409;
st.shared.u64 [%rd12+4096], %rd1552;
st.shared.u8 [%rd13+512], %rs12;
shl.b32 %r22, %r16, 1;
bar.sync 0;
mul.wide.u32 %rd44, %r22, 4;
add.s64 %rd46, %rd32, %rd44;
ld.shared.u32 %r23, [%rd46+4];
ld.shared.u32 %r24, [%rd46];
setp.ge.s32	%p13, %r24, %r23;
@%p13 bra BB11_16;

cvt.u64.u32	%rd47, %r22;
add.s64 %rd49, %rd35, %rd47;
ld.shared.u8 %rs13, [%rd49];
mov.u32 %r1410, 1;
setp.ne.s16	%p14, %rs13, 0;
@%p14 bra BB11_17;

BB11_16:
cvt.u64.u32	%rd50, %r22;
add.s64 %rd52, %rd35, %rd50;
ld.shared.u8 %rs14, [%rd52+1];
setp.eq.s16	%p15, %rs14, 0;
selp.u32	%r1410, 1, 0, %p15;

BB11_17:
and.b32 %r277, %r16, 1;
setp.ne.s32	%p16, %r1410, %r277;
@%p16 bra BB11_19;

mul.wide.u32 %rd53, %r22, 8;
add.s64 %rd55, %rd34, %rd53;
cvt.u64.u32	%rd56, %r22;
st.shared.u32 [%rd46], %r23;
st.shared.u32 [%rd46+4], %r24;
ld.shared.u64 %rd60, [%rd55];
ld.shared.u64 %rd61, [%rd55+8];
st.shared.u64 [%rd55], %rd61;
st.shared.u64 [%rd55+8], %rd60;
add.s64 %rd63, %rd35, %rd56;
ld.shared.u8 %rs15, [%rd63];
ld.shared.u8 %rs16, [%rd63+1];
st.shared.u8 [%rd63], %rs16;
st.shared.u8 [%rd63+1], %rs15;

BB11_19:
bar.sync 0;
sub.s32 %r31, %r22, %r277;
add.s32 %r283, %r31, 2;
mul.wide.u32 %rd64, %r283, 4;
add.s64 %rd66, %rd32, %rd64;
mul.wide.u32 %rd67, %r31, 4;
add.s64 %rd68, %rd32, %rd67;
ld.shared.u32 %r29, [%rd66];
ld.shared.u32 %r30, [%rd68];
setp.ge.s32	%p17, %r30, %r29;
@%p17 bra BB11_21;

cvt.u64.u32	%rd69, %r31;
add.s64 %rd71, %rd35, %rd69;
ld.shared.u8 %rs17, [%rd71];
mov.u32 %r1411, 1;
setp.ne.s16	%p18, %rs17, 0;
@%p18 bra BB11_22;

BB11_21:
cvt.u64.u32	%rd72, %r283;
add.s64 %rd74, %rd35, %rd72;
ld.shared.u8 %rs18, [%rd74];
setp.eq.s16	%p19, %rs18, 0;
selp.u32	%r1411, 1, 0, %p19;

BB11_22:
bfe.u32 %r295, %r16, 1, 1;
setp.ne.s32	%p20, %r1411, %r295;
@%p20 bra BB11_24;

mul.wide.u32 %rd75, %r31, 8;
add.s64 %rd77, %rd34, %rd75;
mul.wide.u32 %rd78, %r283, 8;
add.s64 %rd79, %rd34, %rd78;
cvt.u64.u32	%rd80, %r31;
st.shared.u32 [%rd68], %r29;
cvt.u64.u32	%rd84, %r283;
st.shared.u32 [%rd66], %r30;
ld.shared.u64 %rd87, [%rd77];
ld.shared.u64 %rd88, [%rd79];
st.shared.u64 [%rd77], %rd88;
st.shared.u64 [%rd79], %rd87;
add.s64 %rd90, %rd35, %rd80;
ld.shared.u8 %rs19, [%rd90];
add.s64 %rd91, %rd35, %rd84;
ld.shared.u8 %rs20, [%rd91];
st.shared.u8 [%rd90], %rs20;
st.shared.u8 [%rd91], %rs19;

BB11_24:
bar.sync 0;
ld.shared.u32 %r34, [%rd46+4];
ld.shared.u32 %r35, [%rd46];
setp.ge.s32	%p21, %r35, %r34;
@%p21 bra BB11_26;

cvt.u64.u32	%rd95, %r22;
add.s64 %rd97, %rd35, %rd95;
ld.shared.u8 %rs21, [%rd97];
mov.u32 %r1412, 1;
setp.ne.s16	%p22, %rs21, 0;
@%p22 bra BB11_27;

BB11_26:
cvt.u64.u32	%rd98, %r22;
add.s64 %rd100, %rd35, %rd98;
ld.shared.u8 %rs22, [%rd100+1];
setp.eq.s16	%p23, %rs22, 0;
selp.u32	%r1412, 1, 0, %p23;

BB11_27:
bfe.u32 %r310, %r16, 1, 1;
setp.ne.s32	%p24, %r1412, %r310;
@%p24 bra BB11_29;

cvt.u64.u32	%rd101, %r22;
st.shared.u32 [%rd46], %r34;
st.shared.u32 [%rd46+4], %r35;
mul.wide.u32 %rd105, %r22, 8;
add.s64 %rd107, %rd34, %rd105;
ld.shared.u64 %rd108, [%rd107];
ld.shared.u64 %rd109, [%rd107+8];
st.shared.u64 [%rd107], %rd109;
st.shared.u64 [%rd107+8], %rd108;
add.s64 %rd111, %rd35, %rd101;
ld.shared.u8 %rs23, [%rd111];
ld.shared.u8 %rs24, [%rd111+1];
st.shared.u8 [%rd111], %rs24;
st.shared.u8 [%rd111+1], %rs23;

BB11_29:
bar.sync 0;
and.b32 %r313, %r16, 3;
sub.s32 %r41, %r22, %r313;
add.s32 %r315, %r41, 4;
mul.wide.u32 %rd112, %r315, 4;
add.s64 %rd114, %rd32, %rd112;
mul.wide.u32 %rd115, %r41, 4;
add.s64 %rd116, %rd32, %rd115;
ld.shared.u32 %r39, [%rd114];
ld.shared.u32 %r40, [%rd116];
setp.ge.s32	%p25, %r40, %r39;
@%p25 bra BB11_31;

cvt.u64.u32	%rd117, %r41;
add.s64 %rd119, %rd35, %rd117;
ld.shared.u8 %rs25, [%rd119];
mov.u32 %r1413, 1;
setp.ne.s16	%p26, %rs25, 0;
@%p26 bra BB11_32;

BB11_31:
cvt.u64.u32	%rd120, %r315;
add.s64 %rd122, %rd35, %rd120;
ld.shared.u8 %rs26, [%rd122];
setp.eq.s16	%p27, %rs26, 0;
selp.u32	%r1413, 1, 0, %p27;

BB11_32:
bfe.u32 %r327, %r16, 2, 1;
setp.ne.s32	%p28, %r1413, %r327;
@%p28 bra BB11_34;

mul.wide.u32 %rd123, %r41, 8;
add.s64 %rd125, %rd34, %rd123;
mul.wide.u32 %rd126, %r315, 8;
add.s64 %rd127, %rd34, %rd126;
cvt.u64.u32	%rd128, %r41;
st.shared.u32 [%rd116], %r39;
cvt.u64.u32	%rd132, %r315;
st.shared.u32 [%rd114], %r40;
ld.shared.u64 %rd135, [%rd125];
ld.shared.u64 %rd136, [%rd127];
st.shared.u64 [%rd125], %rd136;
st.shared.u64 [%rd127], %rd135;
add.s64 %rd138, %rd35, %rd128;
ld.shared.u8 %rs27, [%rd138];
add.s64 %rd139, %rd35, %rd132;
ld.shared.u8 %rs28, [%rd139];
st.shared.u8 [%rd138], %rs28;
st.shared.u8 [%rd139], %rs27;

BB11_34:
bar.sync 0;
ld.shared.u32 %r44, [%rd66];
ld.shared.u32 %r45, [%rd68];
setp.ge.s32	%p29, %r45, %r44;
@%p29 bra BB11_36;

cvt.u64.u32	%rd145, %r31;
add.s64 %rd147, %rd35, %rd145;
ld.shared.u8 %rs29, [%rd147];
mov.u32 %r1414, 1;
setp.ne.s16	%p30, %rs29, 0;
@%p30 bra BB11_37;

BB11_36:
cvt.u64.u32	%rd148, %r283;
add.s64 %rd150, %rd35, %rd148;
ld.shared.u8 %rs30, [%rd150];
setp.eq.s16	%p31, %rs30, 0;
selp.u32	%r1414, 1, 0, %p31;

BB11_37:
bfe.u32 %r350, %r16, 2, 1;
setp.ne.s32	%p32, %r1414, %r350;
@%p32 bra BB11_39;

cvt.u64.u32	%rd151, %r31;
st.shared.u32 [%rd68], %r44;
cvt.u64.u32	%rd155, %r283;
st.shared.u32 [%rd66], %r45;
mul.wide.u32 %rd158, %r31, 8;
add.s64 %rd160, %rd34, %rd158;
ld.shared.u64 %rd161, [%rd160];
mul.wide.u32 %rd162, %r283, 8;
add.s64 %rd163, %rd34, %rd162;
ld.shared.u64 %rd164, [%rd163];
st.shared.u64 [%rd160], %rd164;
st.shared.u64 [%rd163], %rd161;
add.s64 %rd166, %rd35, %rd151;
ld.shared.u8 %rs31, [%rd166];
add.s64 %rd167, %rd35, %rd155;
ld.shared.u8 %rs32, [%rd167];
st.shared.u8 [%rd166], %rs32;
st.shared.u8 [%rd167], %rs31;

BB11_39:
bar.sync 0;
ld.shared.u32 %r48, [%rd46+4];
ld.shared.u32 %r49, [%rd46];
setp.ge.s32	%p33, %r49, %r48;
@%p33 bra BB11_41;

cvt.u64.u32	%rd171, %r22;
add.s64 %rd173, %rd35, %rd171;
ld.shared.u8 %rs33, [%rd173];
mov.u32 %r1415, 1;
setp.ne.s16	%p34, %rs33, 0;
@%p34 bra BB11_42;

BB11_41:
cvt.u64.u32	%rd174, %r22;
add.s64 %rd176, %rd35, %rd174;
ld.shared.u8 %rs34, [%rd176+1];
setp.eq.s16	%p35, %rs34, 0;
selp.u32	%r1415, 1, 0, %p35;

BB11_42:
bfe.u32 %r364, %r16, 2, 1;
setp.ne.s32	%p36, %r1415, %r364;
@%p36 bra BB11_44;

cvt.u64.u32	%rd177, %r22;
st.shared.u32 [%rd46], %r48;
st.shared.u32 [%rd46+4], %r49;
mul.wide.u32 %rd181, %r22, 8;
add.s64 %rd183, %rd34, %rd181;
ld.shared.u64 %rd184, [%rd183];
ld.shared.u64 %rd185, [%rd183+8];
st.shared.u64 [%rd183], %rd185;
st.shared.u64 [%rd183+8], %rd184;
add.s64 %rd187, %rd35, %rd177;
ld.shared.u8 %rs35, [%rd187];
ld.shared.u8 %rs36, [%rd187+1];
st.shared.u8 [%rd187], %rs36;
st.shared.u8 [%rd187+1], %rs35;

BB11_44:
bar.sync 0;
and.b32 %r367, %r16, 7;
sub.s32 %r55, %r22, %r367;
add.s32 %r369, %r55, 8;
mul.wide.u32 %rd188, %r369, 4;
add.s64 %rd190, %rd32, %rd188;
mul.wide.u32 %rd191, %r55, 4;
add.s64 %rd192, %rd32, %rd191;
ld.shared.u32 %r53, [%rd190];
ld.shared.u32 %r54, [%rd192];
setp.ge.s32	%p37, %r54, %r53;
@%p37 bra BB11_46;

cvt.u64.u32	%rd193, %r55;
add.s64 %rd195, %rd35, %rd193;
ld.shared.u8 %rs37, [%rd195];
mov.u32 %r1416, 1;
setp.ne.s16	%p38, %rs37, 0;
@%p38 bra BB11_47;

BB11_46:
cvt.u64.u32	%rd196, %r369;
add.s64 %rd198, %rd35, %rd196;
ld.shared.u8 %rs38, [%rd198];
setp.eq.s16	%p39, %rs38, 0;
selp.u32	%r1416, 1, 0, %p39;

BB11_47:
bfe.u32 %r381, %r16, 3, 1;
setp.ne.s32	%p40, %r1416, %r381;
@%p40 bra BB11_49;

mul.wide.u32 %rd199, %r55, 8;
add.s64 %rd201, %rd34, %rd199;
mul.wide.u32 %rd202, %r369, 8;
add.s64 %rd203, %rd34, %rd202;
cvt.u64.u32	%rd204, %r55;
st.shared.u32 [%rd192], %r53;
cvt.u64.u32	%rd208, %r369;
st.shared.u32 [%rd190], %r54;
ld.shared.u64 %rd211, [%rd201];
ld.shared.u64 %rd212, [%rd203];
st.shared.u64 [%rd201], %rd212;
st.shared.u64 [%rd203], %rd211;
add.s64 %rd214, %rd35, %rd204;
ld.shared.u8 %rs39, [%rd214];
add.s64 %rd215, %rd35, %rd208;
ld.shared.u8 %rs40, [%rd215];
st.shared.u8 [%rd214], %rs40;
st.shared.u8 [%rd215], %rs39;

BB11_49:
bar.sync 0;
ld.shared.u32 %r58, [%rd114];
ld.shared.u32 %r59, [%rd116];
setp.ge.s32	%p41, %r59, %r58;
@%p41 bra BB11_51;

cvt.u64.u32	%rd221, %r41;
add.s64 %rd223, %rd35, %rd221;
ld.shared.u8 %rs41, [%rd223];
mov.u32 %r1417, 1;
setp.ne.s16	%p42, %rs41, 0;
@%p42 bra BB11_52;

BB11_51:
cvt.u64.u32	%rd224, %r315;
add.s64 %rd226, %rd35, %rd224;
ld.shared.u8 %rs42, [%rd226];
setp.eq.s16	%p43, %rs42, 0;
selp.u32	%r1417, 1, 0, %p43;

BB11_52:
bfe.u32 %r404, %r16, 3, 1;
setp.ne.s32	%p44, %r1417, %r404;
@%p44 bra BB11_54;

cvt.u64.u32	%rd227, %r41;
st.shared.u32 [%rd116], %r58;
cvt.u64.u32	%rd231, %r315;
st.shared.u32 [%rd114], %r59;
mul.wide.u32 %rd234, %r41, 8;
add.s64 %rd236, %rd34, %rd234;
ld.shared.u64 %rd237, [%rd236];
mul.wide.u32 %rd238, %r315, 8;
add.s64 %rd239, %rd34, %rd238;
ld.shared.u64 %rd240, [%rd239];
st.shared.u64 [%rd236], %rd240;
st.shared.u64 [%rd239], %rd237;
add.s64 %rd242, %rd35, %rd227;
ld.shared.u8 %rs43, [%rd242];
add.s64 %rd243, %rd35, %rd231;
ld.shared.u8 %rs44, [%rd243];
st.shared.u8 [%rd242], %rs44;
st.shared.u8 [%rd243], %rs43;

BB11_54:
bar.sync 0;
ld.shared.u32 %r62, [%rd66];
ld.shared.u32 %r63, [%rd68];
setp.ge.s32	%p45, %r63, %r62;
@%p45 bra BB11_56;

cvt.u64.u32	%rd249, %r31;
add.s64 %rd251, %rd35, %rd249;
ld.shared.u8 %rs45, [%rd251];
mov.u32 %r1418, 1;
setp.ne.s16	%p46, %rs45, 0;
@%p46 bra BB11_57;

BB11_56:
cvt.u64.u32	%rd252, %r283;
add.s64 %rd254, %rd35, %rd252;
ld.shared.u8 %rs46, [%rd254];
setp.eq.s16	%p47, %rs46, 0;
selp.u32	%r1418, 1, 0, %p47;

BB11_57:
bfe.u32 %r426, %r16, 3, 1;
setp.ne.s32	%p48, %r1418, %r426;
@%p48 bra BB11_59;

cvt.u64.u32	%rd255, %r31;
st.shared.u32 [%rd68], %r62;
cvt.u64.u32	%rd259, %r283;
st.shared.u32 [%rd66], %r63;
mul.wide.u32 %rd262, %r31, 8;
add.s64 %rd264, %rd34, %rd262;
ld.shared.u64 %rd265, [%rd264];
mul.wide.u32 %rd266, %r283, 8;
add.s64 %rd267, %rd34, %rd266;
ld.shared.u64 %rd268, [%rd267];
st.shared.u64 [%rd264], %rd268;
st.shared.u64 [%rd267], %rd265;
add.s64 %rd270, %rd35, %rd255;
ld.shared.u8 %rs47, [%rd270];
add.s64 %rd271, %rd35, %rd259;
ld.shared.u8 %rs48, [%rd271];
st.shared.u8 [%rd270], %rs48;
st.shared.u8 [%rd271], %rs47;

BB11_59:
bar.sync 0;
ld.shared.u32 %r66, [%rd46+4];
ld.shared.u32 %r67, [%rd46];
setp.ge.s32	%p49, %r67, %r66;
@%p49 bra BB11_61;

cvt.u64.u32	%rd275, %r22;
add.s64 %rd277, %rd35, %rd275;
ld.shared.u8 %rs49, [%rd277];
mov.u32 %r1419, 1;
setp.ne.s16	%p50, %rs49, 0;
@%p50 bra BB11_62;

BB11_61:
cvt.u64.u32	%rd278, %r22;
add.s64 %rd280, %rd35, %rd278;
ld.shared.u8 %rs50, [%rd280+1];
setp.eq.s16	%p51, %rs50, 0;
selp.u32	%r1419, 1, 0, %p51;

BB11_62:
bfe.u32 %r440, %r16, 3, 1;
setp.ne.s32	%p52, %r1419, %r440;
@%p52 bra BB11_64;

cvt.u64.u32	%rd281, %r22;
st.shared.u32 [%rd46], %r66;
st.shared.u32 [%rd46+4], %r67;
mul.wide.u32 %rd285, %r22, 8;
add.s64 %rd287, %rd34, %rd285;
ld.shared.u64 %rd288, [%rd287];
ld.shared.u64 %rd289, [%rd287+8];
st.shared.u64 [%rd287], %rd289;
st.shared.u64 [%rd287+8], %rd288;
add.s64 %rd291, %rd35, %rd281;
ld.shared.u8 %rs51, [%rd291];
ld.shared.u8 %rs52, [%rd291+1];
st.shared.u8 [%rd291], %rs52;
st.shared.u8 [%rd291+1], %rs51;

BB11_64:
bar.sync 0;
and.b32 %r443, %r16, 15;
sub.s32 %r73, %r22, %r443;
add.s32 %r445, %r73, 16;
mul.wide.u32 %rd292, %r445, 4;
add.s64 %rd294, %rd32, %rd292;
mul.wide.u32 %rd295, %r73, 4;
add.s64 %rd296, %rd32, %rd295;
ld.shared.u32 %r71, [%rd294];
ld.shared.u32 %r72, [%rd296];
setp.ge.s32	%p53, %r72, %r71;
@%p53 bra BB11_66;

cvt.u64.u32	%rd297, %r73;
add.s64 %rd299, %rd35, %rd297;
ld.shared.u8 %rs53, [%rd299];
mov.u32 %r1420, 1;
setp.ne.s16	%p54, %rs53, 0;
@%p54 bra BB11_67;

BB11_66:
cvt.u64.u32	%rd300, %r445;
add.s64 %rd302, %rd35, %rd300;
ld.shared.u8 %rs54, [%rd302];
setp.eq.s16	%p55, %rs54, 0;
selp.u32	%r1420, 1, 0, %p55;

BB11_67:
bfe.u32 %r457, %r16, 4, 1;
setp.ne.s32	%p56, %r1420, %r457;
@%p56 bra BB11_69;

mul.wide.u32 %rd303, %r73, 8;
add.s64 %rd305, %rd34, %rd303;
mul.wide.u32 %rd306, %r445, 8;
add.s64 %rd307, %rd34, %rd306;
cvt.u64.u32	%rd308, %r73;
st.shared.u32 [%rd296], %r71;
cvt.u64.u32	%rd312, %r445;
st.shared.u32 [%rd294], %r72;
ld.shared.u64 %rd315, [%rd305];
ld.shared.u64 %rd316, [%rd307];
st.shared.u64 [%rd305], %rd316;
st.shared.u64 [%rd307], %rd315;
add.s64 %rd318, %rd35, %rd308;
ld.shared.u8 %rs55, [%rd318];
add.s64 %rd319, %rd35, %rd312;
ld.shared.u8 %rs56, [%rd319];
st.shared.u8 [%rd318], %rs56;
st.shared.u8 [%rd319], %rs55;

BB11_69:
bar.sync 0;
ld.shared.u32 %r76, [%rd190];
ld.shared.u32 %r77, [%rd192];
setp.ge.s32	%p57, %r77, %r76;
@%p57 bra BB11_71;

cvt.u64.u32	%rd325, %r55;
add.s64 %rd327, %rd35, %rd325;
ld.shared.u8 %rs57, [%rd327];
mov.u32 %r1421, 1;
setp.ne.s16	%p58, %rs57, 0;
@%p58 bra BB11_72;

BB11_71:
cvt.u64.u32	%rd328, %r369;
add.s64 %rd330, %rd35, %rd328;
ld.shared.u8 %rs58, [%rd330];
setp.eq.s16	%p59, %rs58, 0;
selp.u32	%r1421, 1, 0, %p59;

BB11_72:
bfe.u32 %r480, %r16, 4, 1;
setp.ne.s32	%p60, %r1421, %r480;
@%p60 bra BB11_74;

cvt.u64.u32	%rd331, %r55;
st.shared.u32 [%rd192], %r76;
cvt.u64.u32	%rd335, %r369;
st.shared.u32 [%rd190], %r77;
mul.wide.u32 %rd338, %r55, 8;
add.s64 %rd340, %rd34, %rd338;
ld.shared.u64 %rd341, [%rd340];
mul.wide.u32 %rd342, %r369, 8;
add.s64 %rd343, %rd34, %rd342;
ld.shared.u64 %rd344, [%rd343];
st.shared.u64 [%rd340], %rd344;
st.shared.u64 [%rd343], %rd341;
add.s64 %rd346, %rd35, %rd331;
ld.shared.u8 %rs59, [%rd346];
add.s64 %rd347, %rd35, %rd335;
ld.shared.u8 %rs60, [%rd347];
st.shared.u8 [%rd346], %rs60;
st.shared.u8 [%rd347], %rs59;

BB11_74:
bar.sync 0;
ld.shared.u32 %r80, [%rd114];
ld.shared.u32 %r81, [%rd116];
setp.ge.s32	%p61, %r81, %r80;
@%p61 bra BB11_76;

cvt.u64.u32	%rd353, %r41;
add.s64 %rd355, %rd35, %rd353;
ld.shared.u8 %rs61, [%rd355];
mov.u32 %r1422, 1;
setp.ne.s16	%p62, %rs61, 0;
@%p62 bra BB11_77;

BB11_76:
cvt.u64.u32	%rd356, %r315;
add.s64 %rd358, %rd35, %rd356;
ld.shared.u8 %rs62, [%rd358];
setp.eq.s16	%p63, %rs62, 0;
selp.u32	%r1422, 1, 0, %p63;

BB11_77:
bfe.u32 %r502, %r16, 4, 1;
setp.ne.s32	%p64, %r1422, %r502;
@%p64 bra BB11_79;

cvt.u64.u32	%rd359, %r41;
st.shared.u32 [%rd116], %r80;
cvt.u64.u32	%rd363, %r315;
st.shared.u32 [%rd114], %r81;
mul.wide.u32 %rd366, %r41, 8;
add.s64 %rd368, %rd34, %rd366;
ld.shared.u64 %rd369, [%rd368];
mul.wide.u32 %rd370, %r315, 8;
add.s64 %rd371, %rd34, %rd370;
ld.shared.u64 %rd372, [%rd371];
st.shared.u64 [%rd368], %rd372;
st.shared.u64 [%rd371], %rd369;
add.s64 %rd374, %rd35, %rd359;
ld.shared.u8 %rs63, [%rd374];
add.s64 %rd375, %rd35, %rd363;
ld.shared.u8 %rs64, [%rd375];
st.shared.u8 [%rd374], %rs64;
st.shared.u8 [%rd375], %rs63;

BB11_79:
bar.sync 0;
ld.shared.u32 %r84, [%rd66];
ld.shared.u32 %r85, [%rd68];
setp.ge.s32	%p65, %r85, %r84;
@%p65 bra BB11_81;

cvt.u64.u32	%rd381, %r31;
add.s64 %rd383, %rd35, %rd381;
ld.shared.u8 %rs65, [%rd383];
mov.u32 %r1423, 1;
setp.ne.s16	%p66, %rs65, 0;
@%p66 bra BB11_82;

BB11_81:
cvt.u64.u32	%rd384, %r283;
add.s64 %rd386, %rd35, %rd384;
ld.shared.u8 %rs66, [%rd386];
setp.eq.s16	%p67, %rs66, 0;
selp.u32	%r1423, 1, 0, %p67;

BB11_82:
bfe.u32 %r524, %r16, 4, 1;
setp.ne.s32	%p68, %r1423, %r524;
@%p68 bra BB11_84;

cvt.u64.u32	%rd387, %r31;
st.shared.u32 [%rd68], %r84;
cvt.u64.u32	%rd391, %r283;
st.shared.u32 [%rd66], %r85;
mul.wide.u32 %rd394, %r31, 8;
add.s64 %rd396, %rd34, %rd394;
ld.shared.u64 %rd397, [%rd396];
mul.wide.u32 %rd398, %r283, 8;
add.s64 %rd399, %rd34, %rd398;
ld.shared.u64 %rd400, [%rd399];
st.shared.u64 [%rd396], %rd400;
st.shared.u64 [%rd399], %rd397;
add.s64 %rd402, %rd35, %rd387;
ld.shared.u8 %rs67, [%rd402];
add.s64 %rd403, %rd35, %rd391;
ld.shared.u8 %rs68, [%rd403];
st.shared.u8 [%rd402], %rs68;
st.shared.u8 [%rd403], %rs67;

BB11_84:
bar.sync 0;
ld.shared.u32 %r88, [%rd46+4];
ld.shared.u32 %r89, [%rd46];
setp.ge.s32	%p69, %r89, %r88;
@%p69 bra BB11_86;

cvt.u64.u32	%rd407, %r22;
add.s64 %rd409, %rd35, %rd407;
ld.shared.u8 %rs69, [%rd409];
mov.u32 %r1424, 1;
setp.ne.s16	%p70, %rs69, 0;
@%p70 bra BB11_87;

BB11_86:
cvt.u64.u32	%rd410, %r22;
add.s64 %rd412, %rd35, %rd410;
ld.shared.u8 %rs70, [%rd412+1];
setp.eq.s16	%p71, %rs70, 0;
selp.u32	%r1424, 1, 0, %p71;

BB11_87:
bfe.u32 %r538, %r16, 4, 1;
setp.ne.s32	%p72, %r1424, %r538;
@%p72 bra BB11_89;

cvt.u64.u32	%rd413, %r22;
st.shared.u32 [%rd46], %r88;
st.shared.u32 [%rd46+4], %r89;
mul.wide.u32 %rd417, %r22, 8;
add.s64 %rd419, %rd34, %rd417;
ld.shared.u64 %rd420, [%rd419];
ld.shared.u64 %rd421, [%rd419+8];
st.shared.u64 [%rd419], %rd421;
st.shared.u64 [%rd419+8], %rd420;
add.s64 %rd423, %rd35, %rd413;
ld.shared.u8 %rs71, [%rd423];
ld.shared.u8 %rs72, [%rd423+1];
st.shared.u8 [%rd423], %rs72;
st.shared.u8 [%rd423+1], %rs71;

BB11_89:
bar.sync 0;
and.b32 %r541, %r16, 31;
sub.s32 %r95, %r22, %r541;
add.s32 %r543, %r95, 32;
mul.wide.u32 %rd424, %r543, 4;
add.s64 %rd426, %rd32, %rd424;
mul.wide.u32 %rd427, %r95, 4;
add.s64 %rd428, %rd32, %rd427;
ld.shared.u32 %r93, [%rd426];
ld.shared.u32 %r94, [%rd428];
setp.ge.s32	%p73, %r94, %r93;
@%p73 bra BB11_91;

cvt.u64.u32	%rd429, %r95;
add.s64 %rd431, %rd35, %rd429;
ld.shared.u8 %rs73, [%rd431];
mov.u32 %r1425, 1;
setp.ne.s16	%p74, %rs73, 0;
@%p74 bra BB11_92;

BB11_91:
cvt.u64.u32	%rd432, %r543;
add.s64 %rd434, %rd35, %rd432;
ld.shared.u8 %rs74, [%rd434];
setp.eq.s16	%p75, %rs74, 0;
selp.u32	%r1425, 1, 0, %p75;

BB11_92:
bfe.u32 %r555, %r16, 5, 1;
setp.ne.s32	%p76, %r1425, %r555;
@%p76 bra BB11_94;

mul.wide.u32 %rd435, %r95, 8;
add.s64 %rd437, %rd34, %rd435;
mul.wide.u32 %rd438, %r543, 8;
add.s64 %rd439, %rd34, %rd438;
cvt.u64.u32	%rd440, %r95;
st.shared.u32 [%rd428], %r93;
cvt.u64.u32	%rd444, %r543;
st.shared.u32 [%rd426], %r94;
ld.shared.u64 %rd447, [%rd437];
ld.shared.u64 %rd448, [%rd439];
st.shared.u64 [%rd437], %rd448;
st.shared.u64 [%rd439], %rd447;
add.s64 %rd450, %rd35, %rd440;
ld.shared.u8 %rs75, [%rd450];
add.s64 %rd451, %rd35, %rd444;
ld.shared.u8 %rs76, [%rd451];
st.shared.u8 [%rd450], %rs76;
st.shared.u8 [%rd451], %rs75;

BB11_94:
bar.sync 0;
ld.shared.u32 %r98, [%rd294];
ld.shared.u32 %r99, [%rd296];
setp.ge.s32	%p77, %r99, %r98;
@%p77 bra BB11_96;

cvt.u64.u32	%rd457, %r73;
add.s64 %rd459, %rd35, %rd457;
ld.shared.u8 %rs77, [%rd459];
mov.u32 %r1426, 1;
setp.ne.s16	%p78, %rs77, 0;
@%p78 bra BB11_97;

BB11_96:
cvt.u64.u32	%rd460, %r445;
add.s64 %rd462, %rd35, %rd460;
ld.shared.u8 %rs78, [%rd462];
setp.eq.s16	%p79, %rs78, 0;
selp.u32	%r1426, 1, 0, %p79;

BB11_97:
bfe.u32 %r578, %r16, 5, 1;
setp.ne.s32	%p80, %r1426, %r578;
@%p80 bra BB11_99;

cvt.u64.u32	%rd463, %r73;
st.shared.u32 [%rd296], %r98;
cvt.u64.u32	%rd467, %r445;
st.shared.u32 [%rd294], %r99;
mul.wide.u32 %rd470, %r73, 8;
add.s64 %rd472, %rd34, %rd470;
ld.shared.u64 %rd473, [%rd472];
mul.wide.u32 %rd474, %r445, 8;
add.s64 %rd475, %rd34, %rd474;
ld.shared.u64 %rd476, [%rd475];
st.shared.u64 [%rd472], %rd476;
st.shared.u64 [%rd475], %rd473;
add.s64 %rd478, %rd35, %rd463;
ld.shared.u8 %rs79, [%rd478];
add.s64 %rd479, %rd35, %rd467;
ld.shared.u8 %rs80, [%rd479];
st.shared.u8 [%rd478], %rs80;
st.shared.u8 [%rd479], %rs79;

BB11_99:
bar.sync 0;
ld.shared.u32 %r102, [%rd190];
ld.shared.u32 %r103, [%rd192];
setp.ge.s32	%p81, %r103, %r102;
@%p81 bra BB11_101;

cvt.u64.u32	%rd485, %r55;
add.s64 %rd487, %rd35, %rd485;
ld.shared.u8 %rs81, [%rd487];
mov.u32 %r1427, 1;
setp.ne.s16	%p82, %rs81, 0;
@%p82 bra BB11_102;

BB11_101:
cvt.u64.u32	%rd488, %r369;
add.s64 %rd490, %rd35, %rd488;
ld.shared.u8 %rs82, [%rd490];
setp.eq.s16	%p83, %rs82, 0;
selp.u32	%r1427, 1, 0, %p83;

BB11_102:
bfe.u32 %r600, %r16, 5, 1;
setp.ne.s32	%p84, %r1427, %r600;
@%p84 bra BB11_104;

cvt.u64.u32	%rd491, %r55;
st.shared.u32 [%rd192], %r102;
cvt.u64.u32	%rd495, %r369;
st.shared.u32 [%rd190], %r103;
mul.wide.u32 %rd498, %r55, 8;
add.s64 %rd500, %rd34, %rd498;
ld.shared.u64 %rd501, [%rd500];
mul.wide.u32 %rd502, %r369, 8;
add.s64 %rd503, %rd34, %rd502;
ld.shared.u64 %rd504, [%rd503];
st.shared.u64 [%rd500], %rd504;
st.shared.u64 [%rd503], %rd501;
add.s64 %rd506, %rd35, %rd491;
ld.shared.u8 %rs83, [%rd506];
add.s64 %rd507, %rd35, %rd495;
ld.shared.u8 %rs84, [%rd507];
st.shared.u8 [%rd506], %rs84;
st.shared.u8 [%rd507], %rs83;

BB11_104:
bar.sync 0;
ld.shared.u32 %r106, [%rd114];
ld.shared.u32 %r107, [%rd116];
setp.ge.s32	%p85, %r107, %r106;
@%p85 bra BB11_106;

cvt.u64.u32	%rd513, %r41;
add.s64 %rd515, %rd35, %rd513;
ld.shared.u8 %rs85, [%rd515];
mov.u32 %r1428, 1;
setp.ne.s16	%p86, %rs85, 0;
@%p86 bra BB11_107;

BB11_106:
cvt.u64.u32	%rd516, %r315;
add.s64 %rd518, %rd35, %rd516;
ld.shared.u8 %rs86, [%rd518];
setp.eq.s16	%p87, %rs86, 0;
selp.u32	%r1428, 1, 0, %p87;

BB11_107:
bfe.u32 %r622, %r16, 5, 1;
setp.ne.s32	%p88, %r1428, %r622;
@%p88 bra BB11_109;

cvt.u64.u32	%rd519, %r41;
st.shared.u32 [%rd116], %r106;
cvt.u64.u32	%rd523, %r315;
st.shared.u32 [%rd114], %r107;
mul.wide.u32 %rd526, %r41, 8;
add.s64 %rd528, %rd34, %rd526;
ld.shared.u64 %rd529, [%rd528];
mul.wide.u32 %rd530, %r315, 8;
add.s64 %rd531, %rd34, %rd530;
ld.shared.u64 %rd532, [%rd531];
st.shared.u64 [%rd528], %rd532;
st.shared.u64 [%rd531], %rd529;
add.s64 %rd534, %rd35, %rd519;
ld.shared.u8 %rs87, [%rd534];
add.s64 %rd535, %rd35, %rd523;
ld.shared.u8 %rs88, [%rd535];
st.shared.u8 [%rd534], %rs88;
st.shared.u8 [%rd535], %rs87;

BB11_109:
bar.sync 0;
ld.shared.u32 %r110, [%rd66];
ld.shared.u32 %r111, [%rd68];
setp.ge.s32	%p89, %r111, %r110;
@%p89 bra BB11_111;

cvt.u64.u32	%rd541, %r31;
add.s64 %rd543, %rd35, %rd541;
ld.shared.u8 %rs89, [%rd543];
mov.u32 %r1429, 1;
setp.ne.s16	%p90, %rs89, 0;
@%p90 bra BB11_112;

BB11_111:
cvt.u64.u32	%rd544, %r283;
add.s64 %rd546, %rd35, %rd544;
ld.shared.u8 %rs90, [%rd546];
setp.eq.s16	%p91, %rs90, 0;
selp.u32	%r1429, 1, 0, %p91;

BB11_112:
bfe.u32 %r644, %r16, 5, 1;
setp.ne.s32	%p92, %r1429, %r644;
@%p92 bra BB11_114;

cvt.u64.u32	%rd547, %r31;
st.shared.u32 [%rd68], %r110;
cvt.u64.u32	%rd551, %r283;
st.shared.u32 [%rd66], %r111;
mul.wide.u32 %rd554, %r31, 8;
add.s64 %rd556, %rd34, %rd554;
ld.shared.u64 %rd557, [%rd556];
mul.wide.u32 %rd558, %r283, 8;
add.s64 %rd559, %rd34, %rd558;
ld.shared.u64 %rd560, [%rd559];
st.shared.u64 [%rd556], %rd560;
st.shared.u64 [%rd559], %rd557;
add.s64 %rd562, %rd35, %rd547;
ld.shared.u8 %rs91, [%rd562];
add.s64 %rd563, %rd35, %rd551;
ld.shared.u8 %rs92, [%rd563];
st.shared.u8 [%rd562], %rs92;
st.shared.u8 [%rd563], %rs91;

BB11_114:
bar.sync 0;
ld.shared.u32 %r114, [%rd46+4];
ld.shared.u32 %r115, [%rd46];
setp.ge.s32	%p93, %r115, %r114;
@%p93 bra BB11_116;

cvt.u64.u32	%rd567, %r22;
add.s64 %rd569, %rd35, %rd567;
ld.shared.u8 %rs93, [%rd569];
mov.u32 %r1430, 1;
setp.ne.s16	%p94, %rs93, 0;
@%p94 bra BB11_117;

BB11_116:
cvt.u64.u32	%rd570, %r22;
add.s64 %rd572, %rd35, %rd570;
ld.shared.u8 %rs94, [%rd572+1];
setp.eq.s16	%p95, %rs94, 0;
selp.u32	%r1430, 1, 0, %p95;

BB11_117:
bfe.u32 %r658, %r16, 5, 1;
setp.ne.s32	%p96, %r1430, %r658;
@%p96 bra BB11_119;

cvt.u64.u32	%rd573, %r22;
st.shared.u32 [%rd46], %r114;
st.shared.u32 [%rd46+4], %r115;
mul.wide.u32 %rd577, %r22, 8;
add.s64 %rd579, %rd34, %rd577;
ld.shared.u64 %rd580, [%rd579];
ld.shared.u64 %rd581, [%rd579+8];
st.shared.u64 [%rd579], %rd581;
st.shared.u64 [%rd579+8], %rd580;
add.s64 %rd583, %rd35, %rd573;
ld.shared.u8 %rs95, [%rd583];
ld.shared.u8 %rs96, [%rd583+1];
st.shared.u8 [%rd583], %rs96;
st.shared.u8 [%rd583+1], %rs95;

BB11_119:
bar.sync 0;
and.b32 %r661, %r16, 63;
sub.s32 %r121, %r22, %r661;
add.s32 %r663, %r121, 64;
mul.wide.u32 %rd584, %r663, 4;
add.s64 %rd586, %rd32, %rd584;
mul.wide.u32 %rd587, %r121, 4;
add.s64 %rd588, %rd32, %rd587;
ld.shared.u32 %r119, [%rd586];
ld.shared.u32 %r120, [%rd588];
setp.ge.s32	%p97, %r120, %r119;
@%p97 bra BB11_121;

cvt.u64.u32	%rd589, %r121;
add.s64 %rd591, %rd35, %rd589;
ld.shared.u8 %rs97, [%rd591];
mov.u32 %r1431, 1;
setp.ne.s16	%p98, %rs97, 0;
@%p98 bra BB11_122;

BB11_121:
cvt.u64.u32	%rd592, %r663;
add.s64 %rd594, %rd35, %rd592;
ld.shared.u8 %rs98, [%rd594];
setp.eq.s16	%p99, %rs98, 0;
selp.u32	%r1431, 1, 0, %p99;

BB11_122:
bfe.u32 %r675, %r16, 6, 1;
setp.ne.s32	%p100, %r1431, %r675;
@%p100 bra BB11_124;

mul.wide.u32 %rd595, %r121, 8;
add.s64 %rd597, %rd34, %rd595;
mul.wide.u32 %rd598, %r663, 8;
add.s64 %rd599, %rd34, %rd598;
cvt.u64.u32	%rd600, %r121;
st.shared.u32 [%rd588], %r119;
cvt.u64.u32	%rd604, %r663;
st.shared.u32 [%rd586], %r120;
ld.shared.u64 %rd607, [%rd597];
ld.shared.u64 %rd608, [%rd599];
st.shared.u64 [%rd597], %rd608;
st.shared.u64 [%rd599], %rd607;
add.s64 %rd610, %rd35, %rd600;
ld.shared.u8 %rs99, [%rd610];
add.s64 %rd611, %rd35, %rd604;
ld.shared.u8 %rs100, [%rd611];
st.shared.u8 [%rd610], %rs100;
st.shared.u8 [%rd611], %rs99;

BB11_124:
bar.sync 0;
ld.shared.u32 %r124, [%rd426];
ld.shared.u32 %r125, [%rd428];
setp.ge.s32	%p101, %r125, %r124;
@%p101 bra BB11_126;

cvt.u64.u32	%rd617, %r95;
add.s64 %rd619, %rd35, %rd617;
ld.shared.u8 %rs101, [%rd619];
mov.u32 %r1432, 1;
setp.ne.s16	%p102, %rs101, 0;
@%p102 bra BB11_127;

BB11_126:
cvt.u64.u32	%rd620, %r543;
add.s64 %rd622, %rd35, %rd620;
ld.shared.u8 %rs102, [%rd622];
setp.eq.s16	%p103, %rs102, 0;
selp.u32	%r1432, 1, 0, %p103;

BB11_127:
bfe.u32 %r698, %r16, 6, 1;
setp.ne.s32	%p104, %r1432, %r698;
@%p104 bra BB11_129;

cvt.u64.u32	%rd623, %r95;
st.shared.u32 [%rd428], %r124;
cvt.u64.u32	%rd627, %r543;
st.shared.u32 [%rd426], %r125;
mul.wide.u32 %rd630, %r95, 8;
add.s64 %rd632, %rd34, %rd630;
ld.shared.u64 %rd633, [%rd632];
mul.wide.u32 %rd634, %r543, 8;
add.s64 %rd635, %rd34, %rd634;
ld.shared.u64 %rd636, [%rd635];
st.shared.u64 [%rd632], %rd636;
st.shared.u64 [%rd635], %rd633;
add.s64 %rd638, %rd35, %rd623;
ld.shared.u8 %rs103, [%rd638];
add.s64 %rd639, %rd35, %rd627;
ld.shared.u8 %rs104, [%rd639];
st.shared.u8 [%rd638], %rs104;
st.shared.u8 [%rd639], %rs103;

BB11_129:
bar.sync 0;
ld.shared.u32 %r128, [%rd294];
ld.shared.u32 %r129, [%rd296];
setp.ge.s32	%p105, %r129, %r128;
@%p105 bra BB11_131;

cvt.u64.u32	%rd645, %r73;
add.s64 %rd647, %rd35, %rd645;
ld.shared.u8 %rs105, [%rd647];
mov.u32 %r1433, 1;
setp.ne.s16	%p106, %rs105, 0;
@%p106 bra BB11_132;

BB11_131:
cvt.u64.u32	%rd648, %r445;
add.s64 %rd650, %rd35, %rd648;
ld.shared.u8 %rs106, [%rd650];
setp.eq.s16	%p107, %rs106, 0;
selp.u32	%r1433, 1, 0, %p107;

BB11_132:
bfe.u32 %r720, %r16, 6, 1;
setp.ne.s32	%p108, %r1433, %r720;
@%p108 bra BB11_134;

cvt.u64.u32	%rd651, %r73;
st.shared.u32 [%rd296], %r128;
cvt.u64.u32	%rd655, %r445;
st.shared.u32 [%rd294], %r129;
mul.wide.u32 %rd658, %r73, 8;
add.s64 %rd660, %rd34, %rd658;
ld.shared.u64 %rd661, [%rd660];
mul.wide.u32 %rd662, %r445, 8;
add.s64 %rd663, %rd34, %rd662;
ld.shared.u64 %rd664, [%rd663];
st.shared.u64 [%rd660], %rd664;
st.shared.u64 [%rd663], %rd661;
add.s64 %rd666, %rd35, %rd651;
ld.shared.u8 %rs107, [%rd666];
add.s64 %rd667, %rd35, %rd655;
ld.shared.u8 %rs108, [%rd667];
st.shared.u8 [%rd666], %rs108;
st.shared.u8 [%rd667], %rs107;

BB11_134:
bar.sync 0;
ld.shared.u32 %r132, [%rd190];
ld.shared.u32 %r133, [%rd192];
setp.ge.s32	%p109, %r133, %r132;
@%p109 bra BB11_136;

cvt.u64.u32	%rd673, %r55;
add.s64 %rd675, %rd35, %rd673;
ld.shared.u8 %rs109, [%rd675];
mov.u32 %r1434, 1;
setp.ne.s16	%p110, %rs109, 0;
@%p110 bra BB11_137;

BB11_136:
cvt.u64.u32	%rd676, %r369;
add.s64 %rd678, %rd35, %rd676;
ld.shared.u8 %rs110, [%rd678];
setp.eq.s16	%p111, %rs110, 0;
selp.u32	%r1434, 1, 0, %p111;

BB11_137:
bfe.u32 %r742, %r16, 6, 1;
setp.ne.s32	%p112, %r1434, %r742;
@%p112 bra BB11_139;

cvt.u64.u32	%rd679, %r55;
st.shared.u32 [%rd192], %r132;
cvt.u64.u32	%rd683, %r369;
st.shared.u32 [%rd190], %r133;
mul.wide.u32 %rd686, %r55, 8;
add.s64 %rd688, %rd34, %rd686;
ld.shared.u64 %rd689, [%rd688];
mul.wide.u32 %rd690, %r369, 8;
add.s64 %rd691, %rd34, %rd690;
ld.shared.u64 %rd692, [%rd691];
st.shared.u64 [%rd688], %rd692;
st.shared.u64 [%rd691], %rd689;
add.s64 %rd694, %rd35, %rd679;
ld.shared.u8 %rs111, [%rd694];
add.s64 %rd695, %rd35, %rd683;
ld.shared.u8 %rs112, [%rd695];
st.shared.u8 [%rd694], %rs112;
st.shared.u8 [%rd695], %rs111;

BB11_139:
bar.sync 0;
ld.shared.u32 %r136, [%rd114];
ld.shared.u32 %r137, [%rd116];
setp.ge.s32	%p113, %r137, %r136;
@%p113 bra BB11_141;

cvt.u64.u32	%rd701, %r41;
add.s64 %rd703, %rd35, %rd701;
ld.shared.u8 %rs113, [%rd703];
mov.u32 %r1435, 1;
setp.ne.s16	%p114, %rs113, 0;
@%p114 bra BB11_142;

BB11_141:
cvt.u64.u32	%rd704, %r315;
add.s64 %rd706, %rd35, %rd704;
ld.shared.u8 %rs114, [%rd706];
setp.eq.s16	%p115, %rs114, 0;
selp.u32	%r1435, 1, 0, %p115;

BB11_142:
bfe.u32 %r764, %r16, 6, 1;
setp.ne.s32	%p116, %r1435, %r764;
@%p116 bra BB11_144;

cvt.u64.u32	%rd707, %r41;
st.shared.u32 [%rd116], %r136;
cvt.u64.u32	%rd711, %r315;
st.shared.u32 [%rd114], %r137;
mul.wide.u32 %rd714, %r41, 8;
add.s64 %rd716, %rd34, %rd714;
ld.shared.u64 %rd717, [%rd716];
mul.wide.u32 %rd718, %r315, 8;
add.s64 %rd719, %rd34, %rd718;
ld.shared.u64 %rd720, [%rd719];
st.shared.u64 [%rd716], %rd720;
st.shared.u64 [%rd719], %rd717;
add.s64 %rd722, %rd35, %rd707;
ld.shared.u8 %rs115, [%rd722];
add.s64 %rd723, %rd35, %rd711;
ld.shared.u8 %rs116, [%rd723];
st.shared.u8 [%rd722], %rs116;
st.shared.u8 [%rd723], %rs115;

BB11_144:
bar.sync 0;
ld.shared.u32 %r140, [%rd66];
ld.shared.u32 %r141, [%rd68];
setp.ge.s32	%p117, %r141, %r140;
@%p117 bra BB11_146;

cvt.u64.u32	%rd729, %r31;
add.s64 %rd731, %rd35, %rd729;
ld.shared.u8 %rs117, [%rd731];
mov.u32 %r1436, 1;
setp.ne.s16	%p118, %rs117, 0;
@%p118 bra BB11_147;

BB11_146:
cvt.u64.u32	%rd732, %r283;
add.s64 %rd734, %rd35, %rd732;
ld.shared.u8 %rs118, [%rd734];
setp.eq.s16	%p119, %rs118, 0;
selp.u32	%r1436, 1, 0, %p119;

BB11_147:
bfe.u32 %r786, %r16, 6, 1;
setp.ne.s32	%p120, %r1436, %r786;
@%p120 bra BB11_149;

cvt.u64.u32	%rd735, %r31;
st.shared.u32 [%rd68], %r140;
cvt.u64.u32	%rd739, %r283;
st.shared.u32 [%rd66], %r141;
mul.wide.u32 %rd742, %r31, 8;
add.s64 %rd744, %rd34, %rd742;
ld.shared.u64 %rd745, [%rd744];
mul.wide.u32 %rd746, %r283, 8;
add.s64 %rd747, %rd34, %rd746;
ld.shared.u64 %rd748, [%rd747];
st.shared.u64 [%rd744], %rd748;
st.shared.u64 [%rd747], %rd745;
add.s64 %rd750, %rd35, %rd735;
ld.shared.u8 %rs119, [%rd750];
add.s64 %rd751, %rd35, %rd739;
ld.shared.u8 %rs120, [%rd751];
st.shared.u8 [%rd750], %rs120;
st.shared.u8 [%rd751], %rs119;

BB11_149:
bar.sync 0;
ld.shared.u32 %r144, [%rd46+4];
ld.shared.u32 %r145, [%rd46];
setp.ge.s32	%p121, %r145, %r144;
@%p121 bra BB11_151;

cvt.u64.u32	%rd755, %r22;
add.s64 %rd757, %rd35, %rd755;
ld.shared.u8 %rs121, [%rd757];
mov.u32 %r1437, 1;
setp.ne.s16	%p122, %rs121, 0;
@%p122 bra BB11_152;

BB11_151:
cvt.u64.u32	%rd758, %r22;
add.s64 %rd760, %rd35, %rd758;
ld.shared.u8 %rs122, [%rd760+1];
setp.eq.s16	%p123, %rs122, 0;
selp.u32	%r1437, 1, 0, %p123;

BB11_152:
bfe.u32 %r800, %r16, 6, 1;
setp.ne.s32	%p124, %r1437, %r800;
@%p124 bra BB11_154;

cvt.u64.u32	%rd761, %r22;
st.shared.u32 [%rd46], %r144;
st.shared.u32 [%rd46+4], %r145;
mul.wide.u32 %rd765, %r22, 8;
add.s64 %rd767, %rd34, %rd765;
ld.shared.u64 %rd768, [%rd767];
ld.shared.u64 %rd769, [%rd767+8];
st.shared.u64 [%rd767], %rd769;
st.shared.u64 [%rd767+8], %rd768;
add.s64 %rd771, %rd35, %rd761;
ld.shared.u8 %rs123, [%rd771];
ld.shared.u8 %rs124, [%rd771+1];
st.shared.u8 [%rd771], %rs124;
st.shared.u8 [%rd771+1], %rs123;

BB11_154:
bar.sync 0;
mov.u64 %rd1543, _Z20bitonicSortKVInPlaceIilLi2ELin1E6LTCompIiEjLi1024EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3_$__cuda_local_var_181271_29_non_const_sharedKeys;
and.b32 %r803, %r16, 127;
sub.s32 %r151, %r22, %r803;
add.s32 %r805, %r151, 128;
mul.wide.u32 %rd772, %r805, 4;
add.s64 %rd774, %rd1543, %rd772;
mul.wide.u32 %rd775, %r151, 4;
add.s64 %rd776, %rd1543, %rd775;
ld.shared.u32 %r149, [%rd774];
ld.shared.u32 %r150, [%rd776];
setp.ge.s32	%p125, %r150, %r149;
@%p125 bra BB11_156;

cvt.u64.u32	%rd777, %r151;
add.s64 %rd779, %rd35, %rd777;
ld.shared.u8 %rs125, [%rd779];
mov.u32 %r1438, 1;
setp.ne.s16	%p126, %rs125, 0;
@%p126 bra BB11_157;

BB11_156:
cvt.u64.u32	%rd780, %r805;
add.s64 %rd782, %rd35, %rd780;
ld.shared.u8 %rs126, [%rd782];
setp.eq.s16	%p127, %rs126, 0;
selp.u32	%r1438, 1, 0, %p127;

BB11_157:
bfe.u32 %r817, %r16, 7, 1;
setp.ne.s32	%p128, %r1438, %r817;
@%p128 bra BB11_159;

mul.wide.u32 %rd783, %r151, 8;
add.s64 %rd785, %rd34, %rd783;
mul.wide.u32 %rd786, %r805, 8;
add.s64 %rd787, %rd34, %rd786;
cvt.u64.u32	%rd788, %r151;
st.shared.u32 [%rd776], %r149;
cvt.u64.u32	%rd792, %r805;
st.shared.u32 [%rd774], %r150;
ld.shared.u64 %rd795, [%rd785];
ld.shared.u64 %rd796, [%rd787];
st.shared.u64 [%rd785], %rd796;
st.shared.u64 [%rd787], %rd795;
add.s64 %rd798, %rd35, %rd788;
ld.shared.u8 %rs127, [%rd798];
add.s64 %rd799, %rd35, %rd792;
ld.shared.u8 %rs128, [%rd799];
st.shared.u8 [%rd798], %rs128;
st.shared.u8 [%rd799], %rs127;

BB11_159:
bar.sync 0;
ld.shared.u32 %r154, [%rd586];
ld.shared.u32 %r155, [%rd588];
setp.ge.s32	%p129, %r155, %r154;
@%p129 bra BB11_161;

cvt.u64.u32	%rd805, %r121;
add.s64 %rd807, %rd35, %rd805;
ld.shared.u8 %rs129, [%rd807];
mov.u32 %r1439, 1;
setp.ne.s16	%p130, %rs129, 0;
@%p130 bra BB11_162;

BB11_161:
cvt.u64.u32	%rd808, %r663;
add.s64 %rd810, %rd35, %rd808;
ld.shared.u8 %rs130, [%rd810];
setp.eq.s16	%p131, %rs130, 0;
selp.u32	%r1439, 1, 0, %p131;

BB11_162:
bfe.u32 %r840, %r16, 7, 1;
setp.ne.s32	%p132, %r1439, %r840;
@%p132 bra BB11_164;

cvt.u64.u32	%rd811, %r121;
st.shared.u32 [%rd588], %r154;
cvt.u64.u32	%rd815, %r663;
st.shared.u32 [%rd586], %r155;
mul.wide.u32 %rd818, %r121, 8;
add.s64 %rd820, %rd34, %rd818;
ld.shared.u64 %rd821, [%rd820];
mul.wide.u32 %rd822, %r663, 8;
add.s64 %rd823, %rd34, %rd822;
ld.shared.u64 %rd824, [%rd823];
st.shared.u64 [%rd820], %rd824;
st.shared.u64 [%rd823], %rd821;
add.s64 %rd826, %rd35, %rd811;
ld.shared.u8 %rs131, [%rd826];
add.s64 %rd827, %rd35, %rd815;
ld.shared.u8 %rs132, [%rd827];
st.shared.u8 [%rd826], %rs132;
st.shared.u8 [%rd827], %rs131;

BB11_164:
bar.sync 0;
ld.shared.u32 %r158, [%rd426];
ld.shared.u32 %r159, [%rd428];
setp.ge.s32	%p133, %r159, %r158;
@%p133 bra BB11_166;

cvt.u64.u32	%rd833, %r95;
add.s64 %rd835, %rd35, %rd833;
ld.shared.u8 %rs133, [%rd835];
mov.u32 %r1440, 1;
setp.ne.s16	%p134, %rs133, 0;
@%p134 bra BB11_167;

BB11_166:
add.s32 %r1391, %r95, 32;
cvt.u64.u32	%rd836, %r1391;
add.s64 %rd838, %rd35, %rd836;
ld.shared.u8 %rs134, [%rd838];
setp.eq.s16	%p135, %rs134, 0;
selp.u32	%r1440, 1, 0, %p135;

BB11_167:
bfe.u32 %r862, %r16, 7, 1;
setp.ne.s32	%p136, %r1440, %r862;
@%p136 bra BB11_169;

add.s32 %r1400, %r95, 32;
cvt.u64.u32	%rd839, %r95;
st.shared.u32 [%rd428], %r158;
cvt.u64.u32	%rd843, %r1400;
st.shared.u32 [%rd426], %r159;
mul.wide.u32 %rd846, %r95, 8;
add.s64 %rd848, %rd34, %rd846;
ld.shared.u64 %rd849, [%rd848];
mul.wide.u32 %rd850, %r1400, 8;
add.s64 %rd851, %rd34, %rd850;
ld.shared.u64 %rd852, [%rd851];
st.shared.u64 [%rd848], %rd852;
st.shared.u64 [%rd851], %rd849;
add.s64 %rd854, %rd35, %rd839;
ld.shared.u8 %rs135, [%rd854];
add.s64 %rd855, %rd35, %rd843;
ld.shared.u8 %rs136, [%rd855];
st.shared.u8 [%rd854], %rs136;
st.shared.u8 [%rd855], %rs135;

BB11_169:
bar.sync 0;
ld.shared.u32 %r162, [%rd294];
ld.shared.u32 %r163, [%rd296];
setp.ge.s32	%p137, %r163, %r162;
@%p137 bra BB11_171;

cvt.u64.u32	%rd861, %r73;
add.s64 %rd863, %rd35, %rd861;
ld.shared.u8 %rs137, [%rd863];
mov.u32 %r1441, 1;
setp.ne.s16	%p138, %rs137, 0;
@%p138 bra BB11_172;

BB11_171:
add.s32 %r1392, %r73, 16;
cvt.u64.u32	%rd864, %r1392;
add.s64 %rd866, %rd35, %rd864;
ld.shared.u8 %rs138, [%rd866];
setp.eq.s16	%p139, %rs138, 0;
selp.u32	%r1441, 1, 0, %p139;

BB11_172:
bfe.u32 %r884, %r16, 7, 1;
setp.ne.s32	%p140, %r1441, %r884;
@%p140 bra BB11_174;

add.s32 %r1399, %r73, 16;
cvt.u64.u32	%rd867, %r73;
st.shared.u32 [%rd296], %r162;
cvt.u64.u32	%rd871, %r1399;
st.shared.u32 [%rd294], %r163;
mul.wide.u32 %rd874, %r73, 8;
add.s64 %rd876, %rd34, %rd874;
ld.shared.u64 %rd877, [%rd876];
mul.wide.u32 %rd878, %r1399, 8;
add.s64 %rd879, %rd34, %rd878;
ld.shared.u64 %rd880, [%rd879];
st.shared.u64 [%rd876], %rd880;
st.shared.u64 [%rd879], %rd877;
add.s64 %rd882, %rd35, %rd867;
ld.shared.u8 %rs139, [%rd882];
add.s64 %rd883, %rd35, %rd871;
ld.shared.u8 %rs140, [%rd883];
st.shared.u8 [%rd882], %rs140;
st.shared.u8 [%rd883], %rs139;

BB11_174:
bar.sync 0;
ld.shared.u32 %r166, [%rd190];
ld.shared.u32 %r167, [%rd192];
setp.ge.s32	%p141, %r167, %r166;
@%p141 bra BB11_176;

cvt.u64.u32	%rd889, %r55;
add.s64 %rd891, %rd35, %rd889;
ld.shared.u8 %rs141, [%rd891];
mov.u32 %r1442, 1;
setp.ne.s16	%p142, %rs141, 0;
@%p142 bra BB11_177;

BB11_176:
add.s32 %r1393, %r55, 8;
cvt.u64.u32	%rd892, %r1393;
add.s64 %rd894, %rd35, %rd892;
ld.shared.u8 %rs142, [%rd894];
setp.eq.s16	%p143, %rs142, 0;
selp.u32	%r1442, 1, 0, %p143;

BB11_177:
bfe.u32 %r906, %r16, 7, 1;
setp.ne.s32	%p144, %r1442, %r906;
@%p144 bra BB11_179;

add.s32 %r1398, %r55, 8;
cvt.u64.u32	%rd895, %r55;
st.shared.u32 [%rd192], %r166;
cvt.u64.u32	%rd899, %r1398;
st.shared.u32 [%rd190], %r167;
mul.wide.u32 %rd902, %r55, 8;
add.s64 %rd904, %rd34, %rd902;
ld.shared.u64 %rd905, [%rd904];
mul.wide.u32 %rd906, %r1398, 8;
add.s64 %rd907, %rd34, %rd906;
ld.shared.u64 %rd908, [%rd907];
st.shared.u64 [%rd904], %rd908;
st.shared.u64 [%rd907], %rd905;
add.s64 %rd910, %rd35, %rd895;
ld.shared.u8 %rs143, [%rd910];
add.s64 %rd911, %rd35, %rd899;
ld.shared.u8 %rs144, [%rd911];
st.shared.u8 [%rd910], %rs144;
st.shared.u8 [%rd911], %rs143;

BB11_179:
bar.sync 0;
ld.shared.u32 %r170, [%rd114];
ld.shared.u32 %r171, [%rd116];
setp.ge.s32	%p145, %r171, %r170;
@%p145 bra BB11_181;

cvt.u64.u32	%rd917, %r41;
add.s64 %rd919, %rd35, %rd917;
ld.shared.u8 %rs145, [%rd919];
mov.u32 %r1443, 1;
setp.ne.s16	%p146, %rs145, 0;
@%p146 bra BB11_182;

BB11_181:
add.s32 %r1394, %r41, 4;
cvt.u64.u32	%rd920, %r1394;
add.s64 %rd922, %rd35, %rd920;
ld.shared.u8 %rs146, [%rd922];
setp.eq.s16	%p147, %rs146, 0;
selp.u32	%r1443, 1, 0, %p147;

BB11_182:
bfe.u32 %r928, %r16, 7, 1;
setp.ne.s32	%p148, %r1443, %r928;
@%p148 bra BB11_184;

add.s32 %r1397, %r41, 4;
cvt.u64.u32	%rd923, %r41;
st.shared.u32 [%rd116], %r170;
cvt.u64.u32	%rd927, %r1397;
st.shared.u32 [%rd114], %r171;
mul.wide.u32 %rd930, %r41, 8;
add.s64 %rd932, %rd34, %rd930;
ld.shared.u64 %rd933, [%rd932];
mul.wide.u32 %rd934, %r1397, 8;
add.s64 %rd935, %rd34, %rd934;
ld.shared.u64 %rd936, [%rd935];
st.shared.u64 [%rd932], %rd936;
st.shared.u64 [%rd935], %rd933;
add.s64 %rd938, %rd35, %rd923;
ld.shared.u8 %rs147, [%rd938];
add.s64 %rd939, %rd35, %rd927;
ld.shared.u8 %rs148, [%rd939];
st.shared.u8 [%rd938], %rs148;
st.shared.u8 [%rd939], %rs147;

BB11_184:
bar.sync 0;
ld.shared.u32 %r174, [%rd66];
ld.shared.u32 %r175, [%rd68];
setp.ge.s32	%p149, %r175, %r174;
@%p149 bra BB11_186;

cvt.u64.u32	%rd945, %r31;
add.s64 %rd947, %rd35, %rd945;
ld.shared.u8 %rs149, [%rd947];
mov.u32 %r1444, 1;
setp.ne.s16	%p150, %rs149, 0;
@%p150 bra BB11_187;

BB11_186:
add.s32 %r1395, %r31, 2;
cvt.u64.u32	%rd948, %r1395;
add.s64 %rd950, %rd35, %rd948;
ld.shared.u8 %rs150, [%rd950];
setp.eq.s16	%p151, %rs150, 0;
selp.u32	%r1444, 1, 0, %p151;

BB11_187:
bfe.u32 %r950, %r16, 7, 1;
setp.ne.s32	%p152, %r1444, %r950;
@%p152 bra BB11_189;

add.s32 %r1396, %r31, 2;
cvt.u64.u32	%rd951, %r31;
st.shared.u32 [%rd68], %r174;
cvt.u64.u32	%rd955, %r1396;
st.shared.u32 [%rd66], %r175;
mul.wide.u32 %rd958, %r31, 8;
add.s64 %rd960, %rd34, %rd958;
ld.shared.u64 %rd961, [%rd960];
mul.wide.u32 %rd962, %r1396, 8;
add.s64 %rd963, %rd34, %rd962;
ld.shared.u64 %rd964, [%rd963];
st.shared.u64 [%rd960], %rd964;
st.shared.u64 [%rd963], %rd961;
add.s64 %rd966, %rd35, %rd951;
ld.shared.u8 %rs151, [%rd966];
add.s64 %rd967, %rd35, %rd955;
ld.shared.u8 %rs152, [%rd967];
st.shared.u8 [%rd966], %rs152;
st.shared.u8 [%rd967], %rs151;

BB11_189:
bar.sync 0;
ld.shared.u32 %r178, [%rd46+4];
ld.shared.u32 %r179, [%rd46];
setp.ge.s32	%p153, %r179, %r178;
@%p153 bra BB11_191;

cvt.u64.u32	%rd971, %r22;
add.s64 %rd973, %rd35, %rd971;
ld.shared.u8 %rs153, [%rd973];
mov.u32 %r1445, 1;
setp.ne.s16	%p154, %rs153, 0;
@%p154 bra BB11_192;

BB11_191:
cvt.u64.u32	%rd974, %r22;
add.s64 %rd976, %rd35, %rd974;
ld.shared.u8 %rs154, [%rd976+1];
setp.eq.s16	%p155, %rs154, 0;
selp.u32	%r1445, 1, 0, %p155;

BB11_192:
bfe.u32 %r964, %r16, 7, 1;
setp.ne.s32	%p156, %r1445, %r964;
@%p156 bra BB11_194;

cvt.u64.u32	%rd977, %r22;
st.shared.u32 [%rd46], %r178;
st.shared.u32 [%rd46+4], %r179;
mul.wide.u32 %rd981, %r22, 8;
add.s64 %rd983, %rd34, %rd981;
ld.shared.u64 %rd984, [%rd983];
ld.shared.u64 %rd985, [%rd983+8];
st.shared.u64 [%rd983], %rd985;
st.shared.u64 [%rd983+8], %rd984;
add.s64 %rd987, %rd35, %rd977;
ld.shared.u8 %rs155, [%rd987];
ld.shared.u8 %rs156, [%rd987+1];
st.shared.u8 [%rd987], %rs156;
st.shared.u8 [%rd987+1], %rs155;

BB11_194:
bar.sync 0;
mov.u64 %rd1535, _Z20bitonicSortKVInPlaceIilLi2ELin1E6LTCompIiEjLi1024EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3_$__cuda_local_var_181271_29_non_const_sharedKeys;
and.b32 %r967, %r16, 255;
sub.s32 %r185, %r22, %r967;
add.s32 %r969, %r185, 256;
mul.wide.u32 %rd988, %r969, 4;
add.s64 %rd990, %rd1535, %rd988;
mul.wide.u32 %rd991, %r185, 4;
add.s64 %rd992, %rd1535, %rd991;
ld.shared.u32 %r183, [%rd990];
ld.shared.u32 %r184, [%rd992];
setp.ge.s32	%p157, %r184, %r183;
@%p157 bra BB11_196;

cvt.u64.u32	%rd993, %r185;
add.s64 %rd995, %rd35, %rd993;
ld.shared.u8 %rs157, [%rd995];
mov.u32 %r1446, 1;
setp.ne.s16	%p158, %rs157, 0;
@%p158 bra BB11_197;

BB11_196:
add.s32 %r1377, %r185, 256;
cvt.u64.u32	%rd996, %r1377;
add.s64 %rd998, %rd35, %rd996;
ld.shared.u8 %rs158, [%rd998];
setp.eq.s16	%p159, %rs158, 0;
selp.u32	%r1446, 1, 0, %p159;

BB11_197:
bfe.u32 %r981, %r16, 8, 1;
setp.ne.s32	%p160, %r1446, %r981;
@%p160 bra BB11_199;

mul.wide.u32 %rd1549, %r185, 4;
mov.u64 %rd1548, _Z20bitonicSortKVInPlaceIilLi2ELin1E6LTCompIiEjLi1024EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3_$__cuda_local_var_181271_29_non_const_sharedKeys;
add.s64 %rd1547, %rd1548, %rd1549;
add.s32 %r1386, %r185, 256;
mul.wide.u32 %rd999, %r185, 8;
add.s64 %rd1001, %rd34, %rd999;
mul.wide.u32 %rd1002, %r1386, 8;
add.s64 %rd1003, %rd34, %rd1002;
cvt.u64.u32	%rd1004, %r185;
st.shared.u32 [%rd1547], %r183;
cvt.u64.u32	%rd1008, %r1386;
st.shared.u32 [%rd990], %r184;
ld.shared.u64 %rd1011, [%rd1001];
ld.shared.u64 %rd1012, [%rd1003];
st.shared.u64 [%rd1001], %rd1012;
st.shared.u64 [%rd1003], %rd1011;
add.s64 %rd1014, %rd35, %rd1004;
ld.shared.u8 %rs159, [%rd1014];
add.s64 %rd1015, %rd35, %rd1008;
ld.shared.u8 %rs160, [%rd1015];
st.shared.u8 [%rd1014], %rs160;
st.shared.u8 [%rd1015], %rs159;

BB11_199:
bar.sync 0;
ld.shared.u32 %r188, [%rd774];
ld.shared.u32 %r189, [%rd776];
setp.ge.s32	%p161, %r189, %r188;
@%p161 bra BB11_201;

cvt.u64.u32	%rd1021, %r151;
add.s64 %rd1023, %rd35, %rd1021;
ld.shared.u8 %rs161, [%rd1023];
mov.u32 %r1447, 1;
setp.ne.s16	%p162, %rs161, 0;
@%p162 bra BB11_202;

BB11_201:
add.s32 %r1371, %r151, 128;
cvt.u64.u32	%rd1024, %r1371;
add.s64 %rd1026, %rd35, %rd1024;
ld.shared.u8 %rs162, [%rd1026];
setp.eq.s16	%p163, %rs162, 0;
selp.u32	%r1447, 1, 0, %p163;

BB11_202:
bfe.u32 %r1004, %r16, 8, 1;
setp.ne.s32	%p164, %r1447, %r1004;
@%p164 bra BB11_204;

add.s32 %r1372, %r151, 128;
cvt.u64.u32	%rd1027, %r151;
st.shared.u32 [%rd776], %r188;
cvt.u64.u32	%rd1031, %r1372;
st.shared.u32 [%rd774], %r189;
mul.wide.u32 %rd1034, %r151, 8;
add.s64 %rd1036, %rd34, %rd1034;
ld.shared.u64 %rd1037, [%rd1036];
mul.wide.u32 %rd1038, %r1372, 8;
add.s64 %rd1039, %rd34, %rd1038;
ld.shared.u64 %rd1040, [%rd1039];
st.shared.u64 [%rd1036], %rd1040;
st.shared.u64 [%rd1039], %rd1037;
add.s64 %rd1042, %rd35, %rd1027;
ld.shared.u8 %rs163, [%rd1042];
add.s64 %rd1043, %rd35, %rd1031;
ld.shared.u8 %rs164, [%rd1043];
st.shared.u8 [%rd1042], %rs164;
st.shared.u8 [%rd1043], %rs163;

BB11_204:
bar.sync 0;
ld.shared.u32 %r192, [%rd586];
ld.shared.u32 %r193, [%rd588];
setp.ge.s32	%p165, %r193, %r192;
@%p165 bra BB11_206;

cvt.u64.u32	%rd1049, %r121;
add.s64 %rd1051, %rd35, %rd1049;
ld.shared.u8 %rs165, [%rd1051];
mov.u32 %r1448, 1;
setp.ne.s16	%p166, %rs165, 0;
@%p166 bra BB11_207;

BB11_206:
add.s32 %r1373, %r121, 64;
cvt.u64.u32	%rd1052, %r1373;
add.s64 %rd1054, %rd35, %rd1052;
ld.shared.u8 %rs166, [%rd1054];
setp.eq.s16	%p167, %rs166, 0;
selp.u32	%r1448, 1, 0, %p167;

BB11_207:
bfe.u32 %r1026, %r16, 8, 1;
setp.ne.s32	%p168, %r1448, %r1026;
@%p168 bra BB11_209;

add.s32 %r1374, %r121, 64;
cvt.u64.u32	%rd1055, %r121;
st.shared.u32 [%rd588], %r192;
cvt.u64.u32	%rd1059, %r1374;
st.shared.u32 [%rd586], %r193;
mul.wide.u32 %rd1062, %r121, 8;
add.s64 %rd1064, %rd34, %rd1062;
ld.shared.u64 %rd1065, [%rd1064];
mul.wide.u32 %rd1066, %r1374, 8;
add.s64 %rd1067, %rd34, %rd1066;
ld.shared.u64 %rd1068, [%rd1067];
st.shared.u64 [%rd1064], %rd1068;
st.shared.u64 [%rd1067], %rd1065;
add.s64 %rd1070, %rd35, %rd1055;
ld.shared.u8 %rs167, [%rd1070];
add.s64 %rd1071, %rd35, %rd1059;
ld.shared.u8 %rs168, [%rd1071];
st.shared.u8 [%rd1070], %rs168;
st.shared.u8 [%rd1071], %rs167;

BB11_209:
bar.sync 0;
ld.shared.u32 %r196, [%rd426];
ld.shared.u32 %r197, [%rd428];
setp.ge.s32	%p169, %r197, %r196;
@%p169 bra BB11_211;

cvt.u64.u32	%rd1077, %r95;
add.s64 %rd1079, %rd35, %rd1077;
ld.shared.u8 %rs169, [%rd1079];
mov.u32 %r1449, 1;
setp.ne.s16	%p170, %rs169, 0;
@%p170 bra BB11_212;

BB11_211:
add.s32 %r1375, %r95, 32;
cvt.u64.u32	%rd1080, %r1375;
add.s64 %rd1082, %rd35, %rd1080;
ld.shared.u8 %rs170, [%rd1082];
setp.eq.s16	%p171, %rs170, 0;
selp.u32	%r1449, 1, 0, %p171;

BB11_212:
bfe.u32 %r1048, %r16, 8, 1;
setp.ne.s32	%p172, %r1449, %r1048;
@%p172 bra BB11_214;

add.s32 %r1376, %r95, 32;
cvt.u64.u32	%rd1083, %r95;
st.shared.u32 [%rd428], %r196;
cvt.u64.u32	%rd1087, %r1376;
st.shared.u32 [%rd426], %r197;
mul.wide.u32 %rd1090, %r95, 8;
add.s64 %rd1092, %rd34, %rd1090;
ld.shared.u64 %rd1093, [%rd1092];
mul.wide.u32 %rd1094, %r1376, 8;
add.s64 %rd1095, %rd34, %rd1094;
ld.shared.u64 %rd1096, [%rd1095];
st.shared.u64 [%rd1092], %rd1096;
st.shared.u64 [%rd1095], %rd1093;
add.s64 %rd1098, %rd35, %rd1083;
ld.shared.u8 %rs171, [%rd1098];
add.s64 %rd1099, %rd35, %rd1087;
ld.shared.u8 %rs172, [%rd1099];
st.shared.u8 [%rd1098], %rs172;
st.shared.u8 [%rd1099], %rs171;

BB11_214:
bar.sync 0;
ld.shared.u32 %r200, [%rd294];
ld.shared.u32 %r201, [%rd296];
setp.ge.s32	%p173, %r201, %r200;
@%p173 bra BB11_216;

cvt.u64.u32	%rd1105, %r73;
add.s64 %rd1107, %rd35, %rd1105;
ld.shared.u8 %rs173, [%rd1107];
mov.u32 %r1450, 1;
setp.ne.s16	%p174, %rs173, 0;
@%p174 bra BB11_217;

BB11_216:
add.s32 %r1378, %r73, 16;
cvt.u64.u32	%rd1108, %r1378;
add.s64 %rd1110, %rd35, %rd1108;
ld.shared.u8 %rs174, [%rd1110];
setp.eq.s16	%p175, %rs174, 0;
selp.u32	%r1450, 1, 0, %p175;

BB11_217:
bfe.u32 %r1070, %r16, 8, 1;
setp.ne.s32	%p176, %r1450, %r1070;
@%p176 bra BB11_219;

add.s32 %r1385, %r73, 16;
cvt.u64.u32	%rd1111, %r73;
st.shared.u32 [%rd296], %r200;
cvt.u64.u32	%rd1115, %r1385;
st.shared.u32 [%rd294], %r201;
mul.wide.u32 %rd1118, %r73, 8;
add.s64 %rd1120, %rd34, %rd1118;
ld.shared.u64 %rd1121, [%rd1120];
mul.wide.u32 %rd1122, %r1385, 8;
add.s64 %rd1123, %rd34, %rd1122;
ld.shared.u64 %rd1124, [%rd1123];
st.shared.u64 [%rd1120], %rd1124;
st.shared.u64 [%rd1123], %rd1121;
add.s64 %rd1126, %rd35, %rd1111;
ld.shared.u8 %rs175, [%rd1126];
add.s64 %rd1127, %rd35, %rd1115;
ld.shared.u8 %rs176, [%rd1127];
st.shared.u8 [%rd1126], %rs176;
st.shared.u8 [%rd1127], %rs175;

BB11_219:
bar.sync 0;
ld.shared.u32 %r204, [%rd190];
ld.shared.u32 %r205, [%rd192];
setp.ge.s32	%p177, %r205, %r204;
@%p177 bra BB11_221;

cvt.u64.u32	%rd1133, %r55;
add.s64 %rd1135, %rd35, %rd1133;
ld.shared.u8 %rs177, [%rd1135];
mov.u32 %r1451, 1;
setp.ne.s16	%p178, %rs177, 0;
@%p178 bra BB11_222;

BB11_221:
add.s32 %r1379, %r55, 8;
cvt.u64.u32	%rd1136, %r1379;
add.s64 %rd1138, %rd35, %rd1136;
ld.shared.u8 %rs178, [%rd1138];
setp.eq.s16	%p179, %rs178, 0;
selp.u32	%r1451, 1, 0, %p179;

BB11_222:
bfe.u32 %r1092, %r16, 8, 1;
setp.ne.s32	%p180, %r1451, %r1092;
@%p180 bra BB11_224;

add.s32 %r1384, %r55, 8;
cvt.u64.u32	%rd1139, %r55;
st.shared.u32 [%rd192], %r204;
cvt.u64.u32	%rd1143, %r1384;
st.shared.u32 [%rd190], %r205;
mul.wide.u32 %rd1146, %r55, 8;
add.s64 %rd1148, %rd34, %rd1146;
ld.shared.u64 %rd1149, [%rd1148];
mul.wide.u32 %rd1150, %r1384, 8;
add.s64 %rd1151, %rd34, %rd1150;
ld.shared.u64 %rd1152, [%rd1151];
st.shared.u64 [%rd1148], %rd1152;
st.shared.u64 [%rd1151], %rd1149;
add.s64 %rd1154, %rd35, %rd1139;
ld.shared.u8 %rs179, [%rd1154];
add.s64 %rd1155, %rd35, %rd1143;
ld.shared.u8 %rs180, [%rd1155];
st.shared.u8 [%rd1154], %rs180;
st.shared.u8 [%rd1155], %rs179;

BB11_224:
bar.sync 0;
ld.shared.u32 %r208, [%rd114];
ld.shared.u32 %r209, [%rd116];
setp.ge.s32	%p181, %r209, %r208;
@%p181 bra BB11_226;

cvt.u64.u32	%rd1161, %r41;
add.s64 %rd1163, %rd35, %rd1161;
ld.shared.u8 %rs181, [%rd1163];
mov.u32 %r1452, 1;
setp.ne.s16	%p182, %rs181, 0;
@%p182 bra BB11_227;

BB11_226:
add.s32 %r1380, %r41, 4;
cvt.u64.u32	%rd1164, %r1380;
add.s64 %rd1166, %rd35, %rd1164;
ld.shared.u8 %rs182, [%rd1166];
setp.eq.s16	%p183, %rs182, 0;
selp.u32	%r1452, 1, 0, %p183;

BB11_227:
bfe.u32 %r1114, %r16, 8, 1;
setp.ne.s32	%p184, %r1452, %r1114;
@%p184 bra BB11_229;

add.s32 %r1383, %r41, 4;
cvt.u64.u32	%rd1167, %r41;
st.shared.u32 [%rd116], %r208;
cvt.u64.u32	%rd1171, %r1383;
st.shared.u32 [%rd114], %r209;
mul.wide.u32 %rd1174, %r41, 8;
add.s64 %rd1176, %rd34, %rd1174;
ld.shared.u64 %rd1177, [%rd1176];
mul.wide.u32 %rd1178, %r1383, 8;
add.s64 %rd1179, %rd34, %rd1178;
ld.shared.u64 %rd1180, [%rd1179];
st.shared.u64 [%rd1176], %rd1180;
st.shared.u64 [%rd1179], %rd1177;
add.s64 %rd1182, %rd35, %rd1167;
ld.shared.u8 %rs183, [%rd1182];
add.s64 %rd1183, %rd35, %rd1171;
ld.shared.u8 %rs184, [%rd1183];
st.shared.u8 [%rd1182], %rs184;
st.shared.u8 [%rd1183], %rs183;

BB11_229:
bar.sync 0;
ld.shared.u32 %r212, [%rd66];
ld.shared.u32 %r213, [%rd68];
setp.ge.s32	%p185, %r213, %r212;
@%p185 bra BB11_231;

cvt.u64.u32	%rd1189, %r31;
add.s64 %rd1191, %rd35, %rd1189;
ld.shared.u8 %rs185, [%rd1191];
mov.u32 %r1453, 1;
setp.ne.s16	%p186, %rs185, 0;
@%p186 bra BB11_232;

BB11_231:
add.s32 %r1381, %r31, 2;
cvt.u64.u32	%rd1192, %r1381;
add.s64 %rd1194, %rd35, %rd1192;
ld.shared.u8 %rs186, [%rd1194];
setp.eq.s16	%p187, %rs186, 0;
selp.u32	%r1453, 1, 0, %p187;

BB11_232:
mov.u32 %r1387, %tid.x;
bfe.u32 %r1136, %r1387, 8, 1;
setp.ne.s32	%p188, %r1453, %r1136;
@%p188 bra BB11_234;

add.s32 %r1382, %r31, 2;
cvt.u64.u32	%rd1195, %r31;
st.shared.u32 [%rd68], %r212;
cvt.u64.u32	%rd1199, %r1382;
st.shared.u32 [%rd66], %r213;
mul.wide.u32 %rd1202, %r31, 8;
add.s64 %rd1204, %rd34, %rd1202;
ld.shared.u64 %rd1205, [%rd1204];
mul.wide.u32 %rd1206, %r1382, 8;
add.s64 %rd1207, %rd34, %rd1206;
ld.shared.u64 %rd1208, [%rd1207];
st.shared.u64 [%rd1204], %rd1208;
st.shared.u64 [%rd1207], %rd1205;
add.s64 %rd1210, %rd35, %rd1195;
ld.shared.u8 %rs187, [%rd1210];
add.s64 %rd1211, %rd35, %rd1199;
ld.shared.u8 %rs188, [%rd1211];
st.shared.u8 [%rd1210], %rs188;
st.shared.u8 [%rd1211], %rs187;

BB11_234:
bar.sync 0;
ld.shared.u32 %r216, [%rd46+4];
ld.shared.u32 %r217, [%rd46];
setp.ge.s32	%p189, %r217, %r216;
@%p189 bra BB11_236;

cvt.u64.u32	%rd1215, %r22;
add.s64 %rd1217, %rd35, %rd1215;
ld.shared.u8 %rs189, [%rd1217];
mov.u32 %r1454, 1;
setp.ne.s16	%p190, %rs189, 0;
@%p190 bra BB11_237;

BB11_236:
cvt.u64.u32	%rd1218, %r22;
add.s64 %rd1220, %rd35, %rd1218;
ld.shared.u8 %rs190, [%rd1220+1];
setp.eq.s16	%p191, %rs190, 0;
selp.u32	%r1454, 1, 0, %p191;

BB11_237:
mov.u32 %r1388, %tid.x;
bfe.u32 %r1150, %r1388, 8, 1;
setp.ne.s32	%p192, %r1454, %r1150;
@%p192 bra BB11_239;

cvt.u64.u32	%rd1221, %r22;
st.shared.u32 [%rd46], %r216;
st.shared.u32 [%rd46+4], %r217;
mul.wide.u32 %rd1225, %r22, 8;
add.s64 %rd1227, %rd34, %rd1225;
ld.shared.u64 %rd1228, [%rd1227];
ld.shared.u64 %rd1229, [%rd1227+8];
st.shared.u64 [%rd1227], %rd1229;
st.shared.u64 [%rd1227+8], %rd1228;
add.s64 %rd1231, %rd35, %rd1221;
ld.shared.u8 %rs191, [%rd1231];
ld.shared.u8 %rs192, [%rd1231+1];
st.shared.u8 [%rd1231], %rs192;
st.shared.u8 [%rd1231+1], %rs191;

BB11_239:
bar.sync 0;
mov.u32 %r1389, %tid.x;
mov.u64 %rd1536, _Z20bitonicSortKVInPlaceIilLi2ELin1E6LTCompIiEjLi1024EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3_$__cuda_local_var_181271_29_non_const_sharedKeys;
and.b32 %r1153, %r1389, 511;
sub.s32 %r1154, %r22, %r1153;
add.s32 %r1155, %r1154, 512;
mul.wide.u32 %rd1232, %r1155, 4;
add.s64 %rd1234, %rd1536, %rd1232;
mul.wide.u32 %rd1235, %r1154, 4;
add.s64 %rd1236, %rd1536, %rd1235;
ld.shared.u32 %r222, [%rd1234];
ld.shared.u32 %r223, [%rd1236];
setp.ge.s32	%p193, %r223, %r222;
@%p193 bra BB11_241;

cvt.u64.u32	%rd1237, %r1154;
add.s64 %rd1239, %rd35, %rd1237;
ld.shared.u8 %rs193, [%rd1239];
setp.ne.s16	%p194, %rs193, 0;
@%p194 bra BB11_243;

BB11_241:
add.s32 %r1390, %r1154, 512;
cvt.u64.u32	%rd1240, %r1390;
add.s64 %rd1242, %rd35, %rd1240;
ld.shared.u8 %rs1, [%rd1242];
setp.eq.s16	%p195, %rs1, 0;
@%p195 bra BB11_243;

mul.wide.u32 %rd1539, %r1155, 4;
mov.u64 %rd1538, _Z20bitonicSortKVInPlaceIilLi2ELin1E6LTCompIiEjLi1024EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3_$__cuda_local_var_181271_29_non_const_sharedKeys;
add.s64 %rd1537, %rd1538, %rd1539;
mul.wide.u32 %rd1534, %r1154, 4;
mov.u64 %rd1533, _Z20bitonicSortKVInPlaceIilLi2ELin1E6LTCompIiEjLi1024EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3_$__cuda_local_var_181271_29_non_const_sharedKeys;
add.s64 %rd1532, %rd1533, %rd1534;
add.s32 %r1342, %r1154, 512;
cvt.u64.u32	%rd1243, %r1154;
st.shared.u32 [%rd1532], %r222;
st.shared.u32 [%rd1537], %r223;
mul.wide.u32 %rd1250, %r1154, 8;
add.s64 %rd1252, %rd34, %rd1250;
ld.shared.u64 %rd1253, [%rd1252];
mul.wide.u32 %rd1254, %r1342, 8;
add.s64 %rd1255, %rd34, %rd1254;
ld.shared.u64 %rd1256, [%rd1255];
st.shared.u64 [%rd1252], %rd1256;
st.shared.u64 [%rd1255], %rd1253;
add.s64 %rd1258, %rd35, %rd1243;
ld.shared.u8 %rs194, [%rd1258];
st.shared.u8 [%rd1258], %rs1;
st.shared.u8 [%rd1242], %rs194;

BB11_243:
bar.sync 0;
mul.wide.u32 %rd1546, %r185, 4;
mov.u64 %rd1545, _Z20bitonicSortKVInPlaceIilLi2ELin1E6LTCompIiEjLi1024EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3_$__cuda_local_var_181271_29_non_const_sharedKeys;
add.s64 %rd1544, %rd1545, %rd1546;
ld.shared.u32 %r224, [%rd990];
ld.shared.u32 %r225, [%rd1544];
setp.ge.s32	%p196, %r225, %r224;
@%p196 bra BB11_245;

cvt.u64.u32	%rd1265, %r185;
add.s64 %rd1267, %rd35, %rd1265;
ld.shared.u8 %rs195, [%rd1267];
setp.ne.s16	%p197, %rs195, 0;
@%p197 bra BB11_247;

BB11_245:
add.s32 %r1343, %r185, 256;
cvt.u64.u32	%rd1268, %r1343;
add.s64 %rd1270, %rd35, %rd1268;
ld.shared.u8 %rs2, [%rd1270];
setp.eq.s16	%p198, %rs2, 0;
@%p198 bra BB11_247;

mul.wide.u32 %rd1542, %r185, 4;
mov.u64 %rd1541, _Z20bitonicSortKVInPlaceIilLi2ELin1E6LTCompIiEjLi1024EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3_$__cuda_local_var_181271_29_non_const_sharedKeys;
add.s64 %rd1540, %rd1541, %rd1542;
add.s32 %r1344, %r185, 256;
cvt.u64.u32	%rd1271, %r185;
st.shared.u32 [%rd1540], %r224;
st.shared.u32 [%rd990], %r225;
mul.wide.u32 %rd1278, %r185, 8;
add.s64 %rd1280, %rd34, %rd1278;
ld.shared.u64 %rd1281, [%rd1280];
mul.wide.u32 %rd1282, %r1344, 8;
add.s64 %rd1283, %rd34, %rd1282;
ld.shared.u64 %rd1284, [%rd1283];
st.shared.u64 [%rd1280], %rd1284;
st.shared.u64 [%rd1283], %rd1281;
add.s64 %rd1286, %rd35, %rd1271;
ld.shared.u8 %rs196, [%rd1286];
st.shared.u8 [%rd1286], %rs2;
st.shared.u8 [%rd1270], %rs196;

BB11_247:
bar.sync 0;
ld.shared.u32 %r226, [%rd774];
ld.shared.u32 %r227, [%rd776];
setp.ge.s32	%p199, %r227, %r226;
@%p199 bra BB11_249;

cvt.u64.u32	%rd1293, %r151;
add.s64 %rd1295, %rd35, %rd1293;
ld.shared.u8 %rs197, [%rd1295];
setp.ne.s16	%p200, %rs197, 0;
@%p200 bra BB11_251;

BB11_249:
add.s32 %r1345, %r151, 128;
cvt.u64.u32	%rd1296, %r1345;
add.s64 %rd1298, %rd35, %rd1296;
ld.shared.u8 %rs3, [%rd1298];
setp.eq.s16	%p201, %rs3, 0;
@%p201 bra BB11_251;

add.s32 %r1346, %r151, 128;
cvt.u64.u32	%rd1299, %r151;
st.shared.u32 [%rd776], %r226;
st.shared.u32 [%rd774], %r227;
mul.wide.u32 %rd1306, %r151, 8;
add.s64 %rd1308, %rd34, %rd1306;
ld.shared.u64 %rd1309, [%rd1308];
mul.wide.u32 %rd1310, %r1346, 8;
add.s64 %rd1311, %rd34, %rd1310;
ld.shared.u64 %rd1312, [%rd1311];
st.shared.u64 [%rd1308], %rd1312;
st.shared.u64 [%rd1311], %rd1309;
add.s64 %rd1314, %rd35, %rd1299;
ld.shared.u8 %rs198, [%rd1314];
st.shared.u8 [%rd1314], %rs3;
st.shared.u8 [%rd1298], %rs198;

BB11_251:
bar.sync 0;
ld.shared.u32 %r228, [%rd586];
ld.shared.u32 %r229, [%rd588];
setp.ge.s32	%p202, %r229, %r228;
@%p202 bra BB11_253;

cvt.u64.u32	%rd1321, %r121;
add.s64 %rd1323, %rd35, %rd1321;
ld.shared.u8 %rs199, [%rd1323];
setp.ne.s16	%p203, %rs199, 0;
@%p203 bra BB11_255;

BB11_253:
add.s32 %r1347, %r121, 64;
cvt.u64.u32	%rd1324, %r1347;
add.s64 %rd1326, %rd35, %rd1324;
ld.shared.u8 %rs4, [%rd1326];
setp.eq.s16	%p204, %rs4, 0;
@%p204 bra BB11_255;

add.s32 %r1348, %r121, 64;
cvt.u64.u32	%rd1327, %r121;
st.shared.u32 [%rd588], %r228;
st.shared.u32 [%rd586], %r229;
mul.wide.u32 %rd1334, %r121, 8;
add.s64 %rd1336, %rd34, %rd1334;
ld.shared.u64 %rd1337, [%rd1336];
mul.wide.u32 %rd1338, %r1348, 8;
add.s64 %rd1339, %rd34, %rd1338;
ld.shared.u64 %rd1340, [%rd1339];
st.shared.u64 [%rd1336], %rd1340;
st.shared.u64 [%rd1339], %rd1337;
add.s64 %rd1342, %rd35, %rd1327;
ld.shared.u8 %rs200, [%rd1342];
st.shared.u8 [%rd1342], %rs4;
st.shared.u8 [%rd1326], %rs200;

BB11_255:
bar.sync 0;
ld.shared.u32 %r230, [%rd426];
ld.shared.u32 %r231, [%rd428];
setp.ge.s32	%p205, %r231, %r230;
@%p205 bra BB11_257;

cvt.u64.u32	%rd1349, %r95;
add.s64 %rd1351, %rd35, %rd1349;
ld.shared.u8 %rs201, [%rd1351];
setp.ne.s16	%p206, %rs201, 0;
@%p206 bra BB11_259;

BB11_257:
add.s32 %r1349, %r95, 32;
cvt.u64.u32	%rd1352, %r1349;
add.s64 %rd1354, %rd35, %rd1352;
ld.shared.u8 %rs5, [%rd1354];
setp.eq.s16	%p207, %rs5, 0;
@%p207 bra BB11_259;

add.s32 %r1350, %r95, 32;
cvt.u64.u32	%rd1355, %r95;
st.shared.u32 [%rd428], %r230;
st.shared.u32 [%rd426], %r231;
mul.wide.u32 %rd1362, %r95, 8;
add.s64 %rd1364, %rd34, %rd1362;
ld.shared.u64 %rd1365, [%rd1364];
mul.wide.u32 %rd1366, %r1350, 8;
add.s64 %rd1367, %rd34, %rd1366;
ld.shared.u64 %rd1368, [%rd1367];
st.shared.u64 [%rd1364], %rd1368;
st.shared.u64 [%rd1367], %rd1365;
add.s64 %rd1370, %rd35, %rd1355;
ld.shared.u8 %rs202, [%rd1370];
st.shared.u8 [%rd1370], %rs5;
st.shared.u8 [%rd1354], %rs202;

BB11_259:
bar.sync 0;
ld.shared.u32 %r232, [%rd294];
ld.shared.u32 %r233, [%rd296];
setp.ge.s32	%p208, %r233, %r232;
@%p208 bra BB11_261;

cvt.u64.u32	%rd1377, %r73;
add.s64 %rd1379, %rd35, %rd1377;
ld.shared.u8 %rs203, [%rd1379];
setp.ne.s16	%p209, %rs203, 0;
@%p209 bra BB11_263;

BB11_261:
add.s32 %r1351, %r73, 16;
cvt.u64.u32	%rd1380, %r1351;
add.s64 %rd1382, %rd35, %rd1380;
ld.shared.u8 %rs6, [%rd1382];
setp.eq.s16	%p210, %rs6, 0;
@%p210 bra BB11_263;

add.s32 %r1352, %r73, 16;
cvt.u64.u32	%rd1383, %r73;
st.shared.u32 [%rd296], %r232;
st.shared.u32 [%rd294], %r233;
mul.wide.u32 %rd1390, %r73, 8;
add.s64 %rd1392, %rd34, %rd1390;
ld.shared.u64 %rd1393, [%rd1392];
mul.wide.u32 %rd1394, %r1352, 8;
add.s64 %rd1395, %rd34, %rd1394;
ld.shared.u64 %rd1396, [%rd1395];
st.shared.u64 [%rd1392], %rd1396;
st.shared.u64 [%rd1395], %rd1393;
add.s64 %rd1398, %rd35, %rd1383;
ld.shared.u8 %rs204, [%rd1398];
st.shared.u8 [%rd1398], %rs6;
st.shared.u8 [%rd1382], %rs204;

BB11_263:
bar.sync 0;
ld.shared.u32 %r234, [%rd190];
ld.shared.u32 %r235, [%rd192];
setp.ge.s32	%p211, %r235, %r234;
@%p211 bra BB11_265;

cvt.u64.u32	%rd1405, %r55;
add.s64 %rd1407, %rd35, %rd1405;
ld.shared.u8 %rs205, [%rd1407];
setp.ne.s16	%p212, %rs205, 0;
@%p212 bra BB11_267;

BB11_265:
add.s32 %r1353, %r55, 8;
cvt.u64.u32	%rd1408, %r1353;
add.s64 %rd1410, %rd35, %rd1408;
ld.shared.u8 %rs7, [%rd1410];
setp.eq.s16	%p213, %rs7, 0;
@%p213 bra BB11_267;

add.s32 %r1354, %r55, 8;
cvt.u64.u32	%rd1411, %r55;
st.shared.u32 [%rd192], %r234;
st.shared.u32 [%rd190], %r235;
mul.wide.u32 %rd1418, %r55, 8;
add.s64 %rd1420, %rd34, %rd1418;
ld.shared.u64 %rd1421, [%rd1420];
mul.wide.u32 %rd1422, %r1354, 8;
add.s64 %rd1423, %rd34, %rd1422;
ld.shared.u64 %rd1424, [%rd1423];
st.shared.u64 [%rd1420], %rd1424;
st.shared.u64 [%rd1423], %rd1421;
add.s64 %rd1426, %rd35, %rd1411;
ld.shared.u8 %rs206, [%rd1426];
st.shared.u8 [%rd1426], %rs7;
st.shared.u8 [%rd1410], %rs206;

BB11_267:
bar.sync 0;
ld.shared.u32 %r236, [%rd114];
ld.shared.u32 %r237, [%rd116];
setp.ge.s32	%p214, %r237, %r236;
@%p214 bra BB11_269;

cvt.u64.u32	%rd1433, %r41;
add.s64 %rd1435, %rd35, %rd1433;
ld.shared.u8 %rs207, [%rd1435];
setp.ne.s16	%p215, %rs207, 0;
@%p215 bra BB11_271;

BB11_269:
add.s32 %r1355, %r41, 4;
cvt.u64.u32	%rd1436, %r1355;
add.s64 %rd1438, %rd35, %rd1436;
ld.shared.u8 %rs8, [%rd1438];
setp.eq.s16	%p216, %rs8, 0;
@%p216 bra BB11_271;

add.s32 %r1356, %r41, 4;
cvt.u64.u32	%rd1439, %r41;
st.shared.u32 [%rd116], %r236;
st.shared.u32 [%rd114], %r237;
mul.wide.u32 %rd1446, %r41, 8;
add.s64 %rd1448, %rd34, %rd1446;
ld.shared.u64 %rd1449, [%rd1448];
mul.wide.u32 %rd1450, %r1356, 8;
add.s64 %rd1451, %rd34, %rd1450;
ld.shared.u64 %rd1452, [%rd1451];
st.shared.u64 [%rd1448], %rd1452;
st.shared.u64 [%rd1451], %rd1449;
add.s64 %rd1454, %rd35, %rd1439;
ld.shared.u8 %rs208, [%rd1454];
st.shared.u8 [%rd1454], %rs8;
st.shared.u8 [%rd1438], %rs208;

BB11_271:
bar.sync 0;
ld.shared.u32 %r238, [%rd66];
ld.shared.u32 %r239, [%rd68];
setp.ge.s32	%p217, %r239, %r238;
@%p217 bra BB11_273;

cvt.u64.u32	%rd1461, %r31;
add.s64 %rd1463, %rd35, %rd1461;
ld.shared.u8 %rs209, [%rd1463];
setp.ne.s16	%p218, %rs209, 0;
@%p218 bra BB11_275;

BB11_273:
add.s32 %r1357, %r31, 2;
cvt.u64.u32	%rd1464, %r1357;
add.s64 %rd1466, %rd35, %rd1464;
ld.shared.u8 %rs9, [%rd1466];
setp.eq.s16	%p219, %rs9, 0;
@%p219 bra BB11_275;

add.s32 %r1358, %r31, 2;
cvt.u64.u32	%rd1467, %r31;
st.shared.u32 [%rd68], %r238;
st.shared.u32 [%rd66], %r239;
mul.wide.u32 %rd1474, %r31, 8;
add.s64 %rd1476, %rd34, %rd1474;
ld.shared.u64 %rd1477, [%rd1476];
mul.wide.u32 %rd1478, %r1358, 8;
add.s64 %rd1479, %rd34, %rd1478;
ld.shared.u64 %rd1480, [%rd1479];
st.shared.u64 [%rd1476], %rd1480;
st.shared.u64 [%rd1479], %rd1477;
add.s64 %rd1482, %rd35, %rd1467;
ld.shared.u8 %rs210, [%rd1482];
st.shared.u8 [%rd1482], %rs9;
st.shared.u8 [%rd1466], %rs210;

BB11_275:
bar.sync 0;
ld.shared.u32 %r240, [%rd46+4];
ld.shared.u32 %r241, [%rd46];
setp.ge.s32	%p220, %r241, %r240;
@%p220 bra BB11_277;

cvt.u64.u32	%rd1487, %r22;
add.s64 %rd1489, %rd35, %rd1487;
ld.shared.u8 %rs211, [%rd1489];
setp.ne.s16	%p221, %rs211, 0;
@%p221 bra BB11_279;

BB11_277:
cvt.u64.u32	%rd1490, %r22;
add.s64 %rd1492, %rd35, %rd1490;
ld.shared.u8 %rs10, [%rd1492+1];
setp.eq.s16	%p222, %rs10, 0;
@%p222 bra BB11_279;

st.shared.u32 [%rd46], %r240;
st.shared.u32 [%rd46+4], %r241;
mul.wide.u32 %rd1497, %r22, 8;
add.s64 %rd1499, %rd34, %rd1497;
ld.shared.u64 %rd1500, [%rd1499];
ld.shared.u64 %rd1501, [%rd1499+8];
st.shared.u64 [%rd1499], %rd1501;
st.shared.u64 [%rd1499+8], %rd1500;
ld.shared.u8 %rs212, [%rd1492];
st.shared.u8 [%rd1492], %rs10;
st.shared.u8 [%rd1492+1], %rs212;

BB11_279:
ld.param.u32 %r1360, [_Z20bitonicSortKVInPlaceIilLi2ELin1E6LTCompIiEjLi1024EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_2];
mov.u32 %r1359, %tid.x;
setp.lt.u32	%p224, %r1359, %r1360;
bar.sync 0;
@!%p224 bra BB11_281;
bra.uni BB11_280;

BB11_280:
ld.param.u32 %r1370, [_Z20bitonicSortKVInPlaceIilLi2ELin1E6LTCompIiEjLi1024EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_5];
ld.param.u32 %r1369, [_Z20bitonicSortKVInPlaceIilLi2ELin1E6LTCompIiEjLi1024EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_3];
mov.u32 %r1368, %tid.x;
ld.shared.u32 %r1332, [%rd11];
mad.lo.s32 %r1333, %r1368, %r1369, %r4;
cvta.to.global.u64 %rd1507, %rd8;
mul.wide.u32 %rd1508, %r1333, 4;
add.s64 %rd1509, %rd1507, %rd1508;
st.global.u32 [%rd1509], %r1332;
ld.shared.u64 %rd1513, [%rd12];
ld.local.u64 %rd1514, [%rd2];
cvta.to.global.u64 %rd1515, %rd1514;
mad.lo.s32 %r1334, %r1368, %r1370, %r15;
mul.wide.u32 %rd1516, %r1334, 8;
add.s64 %rd1517, %rd1515, %rd1516;
st.global.u64 [%rd1517], %rd1513;

BB11_281:
mov.u32 %r1363, %tid.x;
ld.param.u32 %r1362, [_Z20bitonicSortKVInPlaceIilLi2ELin1E6LTCompIiEjLi1024EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_2];
add.s32 %r1361, %r1363, 512;
setp.ge.u32	%p225, %r1361, %r1362;
@%p225 bra BB11_283;

mov.u32 %r1367, %tid.x;
add.s32 %r1366, %r1367, 512;
ld.param.u32 %r1365, [_Z20bitonicSortKVInPlaceIilLi2ELin1E6LTCompIiEjLi1024EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_5];
ld.param.u32 %r1364, [_Z20bitonicSortKVInPlaceIilLi2ELin1E6LTCompIiEjLi1024EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_3];
ld.shared.u32 %r1338, [%rd11+2048];
mad.lo.s32 %r1340, %r1366, %r1364, %r4;
cvta.to.global.u64 %rd1521, %rd8;
mul.wide.u32 %rd1522, %r1340, 4;
add.s64 %rd1523, %rd1521, %rd1522;
st.global.u32 [%rd1523], %r1338;
ld.shared.u64 %rd1527, [%rd12+4096];
ld.local.u64 %rd1528, [%rd2];
cvta.to.global.u64 %rd1529, %rd1528;
mad.lo.s32 %r1341, %r1366, %r1365, %r15;
mul.wide.u32 %rd1530, %r1341, 8;
add.s64 %rd1531, %rd1529, %rd1530;
st.global.u64 [%rd1531], %rd1527;

BB11_283:
ret;
}


.visible .entry _Z20bitonicSortKVInPlaceIilLi2ELin1E6GTCompIiEjLi128EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3_(
.param .align 8 .b8 _Z20bitonicSortKVInPlaceIilLi2ELin1E6GTCompIiEjLi128EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_0[216],
.param .u32 _Z20bitonicSortKVInPlaceIilLi2ELin1E6GTCompIiEjLi128EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_1,
.param .u32 _Z20bitonicSortKVInPlaceIilLi2ELin1E6GTCompIiEjLi128EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_2,
.param .u32 _Z20bitonicSortKVInPlaceIilLi2ELin1E6GTCompIiEjLi128EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_3,
.param .align 8 .b8 _Z20bitonicSortKVInPlaceIilLi2ELin1E6GTCompIiEjLi128EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_4[216],
.param .u32 _Z20bitonicSortKVInPlaceIilLi2ELin1E6GTCompIiEjLi128EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_5,
.param .align 1 .b8 _Z20bitonicSortKVInPlaceIilLi2ELin1E6GTCompIiEjLi128EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_6[1]
)
.maxntid 1024, 1, 1
{
.local .align 8 .b8 __local_depot12[216];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<119>;
.reg .b16 %rs<108>;
.reg .b32 %r<720>;
.reg .b64 %rd<804>;

	.shared .align 4 .b8 _Z20bitonicSortKVInPlaceIilLi2ELin1E6GTCompIiEjLi128EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3_$__cuda_local_var_181271_29_non_const_sharedKeys[512];

	.shared .align 8 .b8 _Z20bitonicSortKVInPlaceIilLi2ELin1E6GTCompIiEjLi128EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3_$__cuda_local_var_181272_29_non_const_sharedValues[1024];

	.shared .align 1 .b8 _Z20bitonicSortKVInPlaceIilLi2ELin1E6GTCompIiEjLi128EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3_$__cuda_local_var_181273_32_non_const_sharedValid[128];

mov.u64 %rd803, __local_depot12;
cvta.local.u64 %SP, %rd803;
ld.param.u32 %r134, [_Z20bitonicSortKVInPlaceIilLi2ELin1E6GTCompIiEjLi128EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_1];
ld.param.u32 %r135, [_Z20bitonicSortKVInPlaceIilLi2ELin1E6GTCompIiEjLi128EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_2];
ld.param.u32 %r136, [_Z20bitonicSortKVInPlaceIilLi2ELin1E6GTCompIiEjLi128EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_3];
ld.param.u32 %r137, [_Z20bitonicSortKVInPlaceIilLi2ELin1E6GTCompIiEjLi128EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_5];
mov.u64 %rd1, _Z20bitonicSortKVInPlaceIilLi2ELin1E6GTCompIiEjLi128EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_0;
mov.u64 %rd3, _Z20bitonicSortKVInPlaceIilLi2ELin1E6GTCompIiEjLi128EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_4;
add.u64 %rd16, %SP, 0;
cvta.to.local.u64 %rd2, %rd16;
mov.u32 %r690, 0;
mov.pred %p4, 0;
@%p4 bra BB12_2;

BB12_1:
mul.wide.s32 %rd17, %r690, 8;
add.s64 %rd18, %rd3, %rd17;
ld.param.u64 %rd19, [%rd18];
add.s64 %rd20, %rd2, %rd17;
st.local.u64 [%rd20], %rd19;
add.s32 %r690, %r690, 1;
setp.lt.u32	%p5, %r690, 27;
@%p5 bra BB12_1;

BB12_2:
mov.u32 %r139, %nctaid.y;
mov.u32 %r140, %ctaid.z;
mov.u32 %r141, %ctaid.y;
mad.lo.s32 %r142, %r139, %r140, %r141;
mov.u32 %r143, %nctaid.x;
mov.u32 %r144, %ctaid.x;
mad.lo.s32 %r692, %r142, %r143, %r144;
setp.ge.u32	%p6, %r692, %r134;
@%p6 bra BB12_151;

ld.param.u32 %r146, [%rd1+12];
ld.param.u32 %r147, [%rd1+112];
rem.u32 %r148, %r692, %r146;
mul.lo.s32 %r149, %r147, %r148;
div.u32 %r150, %r692, %r146;
ld.param.u32 %r151, [%rd1+108];
mad.lo.s32 %r4, %r151, %r150, %r149;
ld.local.u32 %r5, [%rd2+208];
add.s32 %r691, %r5, -1;
mov.u32 %r145, 0;
setp.lt.s32	%p7, %r691, 1;
mov.u32 %r696, %r145;
@%p7 bra BB12_6;

mul.wide.s32 %rd21, %r5, 4;
add.s64 %rd800, %rd2, %rd21;
mov.u32 %r697, 0;

BB12_5:
ld.local.u32 %r153, [%rd800+4];
rem.u32 %r154, %r692, %r153;
ld.local.u32 %r155, [%rd800+104];
mad.lo.s32 %r697, %r155, %r154, %r697;
div.u32 %r692, %r692, %r153;
add.s64 %rd800, %rd800, -4;
add.s32 %r691, %r691, -1;
setp.gt.s32	%p8, %r691, 0;
mov.u32 %r693, %r697;
mov.u32 %r696, %r693;
@%p8 bra BB12_5;

BB12_6:
mov.u32 %r14, %r696;
ld.param.u64 %rd8, [%rd1];
ld.local.u32 %r157, [%rd2+108];
mad.lo.s32 %r15, %r157, %r692, %r14;
mov.u32 %r16, %tid.x;
add.s32 %r17, %r16, 64;
setp.lt.u32	%p1, %r16, %r135;
setp.ge.u32	%p9, %r16, %r135;
mov.u32 %r695, %r145;
@%p9 bra BB12_8;

cvta.to.global.u64 %rd22, %rd8;
mad.lo.s32 %r158, %r16, %r136, %r4;
mul.wide.u32 %rd23, %r158, 4;
add.s64 %rd24, %rd22, %rd23;
ld.global.u32 %r695, [%rd24];

BB12_8:
mov.u64 %rd801, 0;
@%p9 bra BB12_10;

ld.local.u64 %rd26, [%rd2];
cvta.to.global.u64 %rd27, %rd26;
mad.lo.s32 %r159, %r16, %r137, %r15;
mul.wide.u32 %rd28, %r159, 8;
add.s64 %rd29, %rd27, %rd28;
ld.global.u64 %rd801, [%rd29];

BB12_10:
selp.u16	%rs8, 1, 0, %p1;
cvt.s64.s32	%rd30, %r16;
mul.wide.s32 %rd31, %r16, 4;
mov.u64 %rd32, _Z20bitonicSortKVInPlaceIilLi2ELin1E6GTCompIiEjLi128EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3_$__cuda_local_var_181271_29_non_const_sharedKeys;
add.s64 %rd11, %rd32, %rd31;
st.shared.u32 [%rd11], %r695;
mul.wide.s32 %rd33, %r16, 8;
mov.u64 %rd34, _Z20bitonicSortKVInPlaceIilLi2ELin1E6GTCompIiEjLi128EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3_$__cuda_local_var_181272_29_non_const_sharedValues;
add.s64 %rd12, %rd34, %rd33;
st.shared.u64 [%rd12], %rd801;
mov.u64 %rd35, _Z20bitonicSortKVInPlaceIilLi2ELin1E6GTCompIiEjLi128EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3_$__cuda_local_var_181273_32_non_const_sharedValid;
add.s64 %rd13, %rd35, %rd30;
st.shared.u8 [%rd13], %rs8;
setp.lt.u32	%p2, %r17, %r135;
mov.u32 %r698, 0;
setp.ge.u32	%p11, %r17, %r135;
@%p11 bra BB12_12;

cvta.to.global.u64 %rd36, %rd8;
mad.lo.s32 %r161, %r17, %r136, %r4;
mul.wide.u32 %rd37, %r161, 4;
add.s64 %rd38, %rd36, %rd37;
ld.global.u32 %r698, [%rd38];

BB12_12:
mov.u64 %rd802, 0;
@%p11 bra BB12_14;

ld.local.u64 %rd40, [%rd2];
cvta.to.global.u64 %rd41, %rd40;
mad.lo.s32 %r162, %r17, %r137, %r15;
mul.wide.u32 %rd42, %r162, 8;
add.s64 %rd43, %rd41, %rd42;
ld.global.u64 %rd802, [%rd43];

BB12_14:
selp.u16	%rs9, 1, 0, %p2;
st.shared.u32 [%rd11+256], %r698;
st.shared.u64 [%rd12+512], %rd802;
st.shared.u8 [%rd13+64], %rs9;
shl.b32 %r22, %r16, 1;
bar.sync 0;
mul.wide.u32 %rd44, %r22, 4;
add.s64 %rd46, %rd32, %rd44;
ld.shared.u32 %r23, [%rd46+4];
ld.shared.u32 %r24, [%rd46];
setp.le.s32	%p13, %r24, %r23;
@%p13 bra BB12_16;

cvt.u64.u32	%rd47, %r22;
add.s64 %rd49, %rd35, %rd47;
ld.shared.u8 %rs10, [%rd49];
mov.u32 %r699, 1;
setp.ne.s16	%p14, %rs10, 0;
@%p14 bra BB12_17;

BB12_16:
cvt.u64.u32	%rd50, %r22;
add.s64 %rd52, %rd35, %rd50;
ld.shared.u8 %rs11, [%rd52+1];
setp.eq.s16	%p15, %rs11, 0;
selp.u32	%r699, 1, 0, %p15;

BB12_17:
and.b32 %r169, %r16, 1;
setp.ne.s32	%p16, %r699, %r169;
@%p16 bra BB12_19;

mul.wide.u32 %rd53, %r22, 8;
add.s64 %rd55, %rd34, %rd53;
cvt.u64.u32	%rd56, %r22;
st.shared.u32 [%rd46], %r23;
st.shared.u32 [%rd46+4], %r24;
ld.shared.u64 %rd60, [%rd55];
ld.shared.u64 %rd61, [%rd55+8];
st.shared.u64 [%rd55], %rd61;
st.shared.u64 [%rd55+8], %rd60;
add.s64 %rd63, %rd35, %rd56;
ld.shared.u8 %rs12, [%rd63];
ld.shared.u8 %rs13, [%rd63+1];
st.shared.u8 [%rd63], %rs13;
st.shared.u8 [%rd63+1], %rs12;

BB12_19:
bar.sync 0;
sub.s32 %r31, %r22, %r169;
add.s32 %r175, %r31, 2;
mul.wide.u32 %rd64, %r175, 4;
add.s64 %rd66, %rd32, %rd64;
mul.wide.u32 %rd67, %r31, 4;
add.s64 %rd68, %rd32, %rd67;
ld.shared.u32 %r29, [%rd66];
ld.shared.u32 %r30, [%rd68];
setp.le.s32	%p17, %r30, %r29;
@%p17 bra BB12_21;

cvt.u64.u32	%rd69, %r31;
add.s64 %rd71, %rd35, %rd69;
ld.shared.u8 %rs14, [%rd71];
mov.u32 %r700, 1;
setp.ne.s16	%p18, %rs14, 0;
@%p18 bra BB12_22;

BB12_21:
cvt.u64.u32	%rd72, %r175;
add.s64 %rd74, %rd35, %rd72;
ld.shared.u8 %rs15, [%rd74];
setp.eq.s16	%p19, %rs15, 0;
selp.u32	%r700, 1, 0, %p19;

BB12_22:
bfe.u32 %r187, %r16, 1, 1;
setp.ne.s32	%p20, %r700, %r187;
@%p20 bra BB12_24;

mul.wide.u32 %rd75, %r31, 8;
add.s64 %rd77, %rd34, %rd75;
mul.wide.u32 %rd78, %r175, 8;
add.s64 %rd79, %rd34, %rd78;
cvt.u64.u32	%rd80, %r31;
st.shared.u32 [%rd68], %r29;
cvt.u64.u32	%rd84, %r175;
st.shared.u32 [%rd66], %r30;
ld.shared.u64 %rd87, [%rd77];
ld.shared.u64 %rd88, [%rd79];
st.shared.u64 [%rd77], %rd88;
st.shared.u64 [%rd79], %rd87;
add.s64 %rd90, %rd35, %rd80;
ld.shared.u8 %rs16, [%rd90];
add.s64 %rd91, %rd35, %rd84;
ld.shared.u8 %rs17, [%rd91];
st.shared.u8 [%rd90], %rs17;
st.shared.u8 [%rd91], %rs16;

BB12_24:
bar.sync 0;
ld.shared.u32 %r34, [%rd46+4];
ld.shared.u32 %r35, [%rd46];
setp.le.s32	%p21, %r35, %r34;
@%p21 bra BB12_26;

cvt.u64.u32	%rd95, %r22;
add.s64 %rd97, %rd35, %rd95;
ld.shared.u8 %rs18, [%rd97];
mov.u32 %r701, 1;
setp.ne.s16	%p22, %rs18, 0;
@%p22 bra BB12_27;

BB12_26:
cvt.u64.u32	%rd98, %r22;
add.s64 %rd100, %rd35, %rd98;
ld.shared.u8 %rs19, [%rd100+1];
setp.eq.s16	%p23, %rs19, 0;
selp.u32	%r701, 1, 0, %p23;

BB12_27:
bfe.u32 %r202, %r16, 1, 1;
setp.ne.s32	%p24, %r701, %r202;
@%p24 bra BB12_29;

cvt.u64.u32	%rd101, %r22;
st.shared.u32 [%rd46], %r34;
st.shared.u32 [%rd46+4], %r35;
mul.wide.u32 %rd105, %r22, 8;
add.s64 %rd107, %rd34, %rd105;
ld.shared.u64 %rd108, [%rd107];
ld.shared.u64 %rd109, [%rd107+8];
st.shared.u64 [%rd107], %rd109;
st.shared.u64 [%rd107+8], %rd108;
add.s64 %rd111, %rd35, %rd101;
ld.shared.u8 %rs20, [%rd111];
ld.shared.u8 %rs21, [%rd111+1];
st.shared.u8 [%rd111], %rs21;
st.shared.u8 [%rd111+1], %rs20;

BB12_29:
bar.sync 0;
and.b32 %r205, %r16, 3;
sub.s32 %r41, %r22, %r205;
add.s32 %r207, %r41, 4;
mul.wide.u32 %rd112, %r207, 4;
add.s64 %rd114, %rd32, %rd112;
mul.wide.u32 %rd115, %r41, 4;
add.s64 %rd116, %rd32, %rd115;
ld.shared.u32 %r39, [%rd114];
ld.shared.u32 %r40, [%rd116];
setp.le.s32	%p25, %r40, %r39;
@%p25 bra BB12_31;

cvt.u64.u32	%rd117, %r41;
add.s64 %rd119, %rd35, %rd117;
ld.shared.u8 %rs22, [%rd119];
mov.u32 %r702, 1;
setp.ne.s16	%p26, %rs22, 0;
@%p26 bra BB12_32;

BB12_31:
cvt.u64.u32	%rd120, %r207;
add.s64 %rd122, %rd35, %rd120;
ld.shared.u8 %rs23, [%rd122];
setp.eq.s16	%p27, %rs23, 0;
selp.u32	%r702, 1, 0, %p27;

BB12_32:
bfe.u32 %r219, %r16, 2, 1;
setp.ne.s32	%p28, %r702, %r219;
@%p28 bra BB12_34;

mul.wide.u32 %rd123, %r41, 8;
add.s64 %rd125, %rd34, %rd123;
mul.wide.u32 %rd126, %r207, 8;
add.s64 %rd127, %rd34, %rd126;
cvt.u64.u32	%rd128, %r41;
st.shared.u32 [%rd116], %r39;
cvt.u64.u32	%rd132, %r207;
st.shared.u32 [%rd114], %r40;
ld.shared.u64 %rd135, [%rd125];
ld.shared.u64 %rd136, [%rd127];
st.shared.u64 [%rd125], %rd136;
st.shared.u64 [%rd127], %rd135;
add.s64 %rd138, %rd35, %rd128;
ld.shared.u8 %rs24, [%rd138];
add.s64 %rd139, %rd35, %rd132;
ld.shared.u8 %rs25, [%rd139];
st.shared.u8 [%rd138], %rs25;
st.shared.u8 [%rd139], %rs24;

BB12_34:
bar.sync 0;
ld.shared.u32 %r44, [%rd66];
ld.shared.u32 %r45, [%rd68];
setp.le.s32	%p29, %r45, %r44;
@%p29 bra BB12_36;

cvt.u64.u32	%rd145, %r31;
add.s64 %rd147, %rd35, %rd145;
ld.shared.u8 %rs26, [%rd147];
mov.u32 %r703, 1;
setp.ne.s16	%p30, %rs26, 0;
@%p30 bra BB12_37;

BB12_36:
cvt.u64.u32	%rd148, %r175;
add.s64 %rd150, %rd35, %rd148;
ld.shared.u8 %rs27, [%rd150];
setp.eq.s16	%p31, %rs27, 0;
selp.u32	%r703, 1, 0, %p31;

BB12_37:
bfe.u32 %r242, %r16, 2, 1;
setp.ne.s32	%p32, %r703, %r242;
@%p32 bra BB12_39;

cvt.u64.u32	%rd151, %r31;
st.shared.u32 [%rd68], %r44;
cvt.u64.u32	%rd155, %r175;
st.shared.u32 [%rd66], %r45;
mul.wide.u32 %rd158, %r31, 8;
add.s64 %rd160, %rd34, %rd158;
ld.shared.u64 %rd161, [%rd160];
mul.wide.u32 %rd162, %r175, 8;
add.s64 %rd163, %rd34, %rd162;
ld.shared.u64 %rd164, [%rd163];
st.shared.u64 [%rd160], %rd164;
st.shared.u64 [%rd163], %rd161;
add.s64 %rd166, %rd35, %rd151;
ld.shared.u8 %rs28, [%rd166];
add.s64 %rd167, %rd35, %rd155;
ld.shared.u8 %rs29, [%rd167];
st.shared.u8 [%rd166], %rs29;
st.shared.u8 [%rd167], %rs28;

BB12_39:
bar.sync 0;
ld.shared.u32 %r48, [%rd46+4];
ld.shared.u32 %r49, [%rd46];
setp.le.s32	%p33, %r49, %r48;
@%p33 bra BB12_41;

cvt.u64.u32	%rd171, %r22;
add.s64 %rd173, %rd35, %rd171;
ld.shared.u8 %rs30, [%rd173];
mov.u32 %r704, 1;
setp.ne.s16	%p34, %rs30, 0;
@%p34 bra BB12_42;

BB12_41:
cvt.u64.u32	%rd174, %r22;
add.s64 %rd176, %rd35, %rd174;
ld.shared.u8 %rs31, [%rd176+1];
setp.eq.s16	%p35, %rs31, 0;
selp.u32	%r704, 1, 0, %p35;

BB12_42:
bfe.u32 %r256, %r16, 2, 1;
setp.ne.s32	%p36, %r704, %r256;
@%p36 bra BB12_44;

cvt.u64.u32	%rd177, %r22;
st.shared.u32 [%rd46], %r48;
st.shared.u32 [%rd46+4], %r49;
mul.wide.u32 %rd181, %r22, 8;
add.s64 %rd183, %rd34, %rd181;
ld.shared.u64 %rd184, [%rd183];
ld.shared.u64 %rd185, [%rd183+8];
st.shared.u64 [%rd183], %rd185;
st.shared.u64 [%rd183+8], %rd184;
add.s64 %rd187, %rd35, %rd177;
ld.shared.u8 %rs32, [%rd187];
ld.shared.u8 %rs33, [%rd187+1];
st.shared.u8 [%rd187], %rs33;
st.shared.u8 [%rd187+1], %rs32;

BB12_44:
bar.sync 0;
and.b32 %r259, %r16, 7;
sub.s32 %r55, %r22, %r259;
add.s32 %r261, %r55, 8;
mul.wide.u32 %rd188, %r261, 4;
add.s64 %rd190, %rd32, %rd188;
mul.wide.u32 %rd191, %r55, 4;
add.s64 %rd192, %rd32, %rd191;
ld.shared.u32 %r53, [%rd190];
ld.shared.u32 %r54, [%rd192];
setp.le.s32	%p37, %r54, %r53;
@%p37 bra BB12_46;

cvt.u64.u32	%rd193, %r55;
add.s64 %rd195, %rd35, %rd193;
ld.shared.u8 %rs34, [%rd195];
mov.u32 %r705, 1;
setp.ne.s16	%p38, %rs34, 0;
@%p38 bra BB12_47;

BB12_46:
cvt.u64.u32	%rd196, %r261;
add.s64 %rd198, %rd35, %rd196;
ld.shared.u8 %rs35, [%rd198];
setp.eq.s16	%p39, %rs35, 0;
selp.u32	%r705, 1, 0, %p39;

BB12_47:
bfe.u32 %r273, %r16, 3, 1;
setp.ne.s32	%p40, %r705, %r273;
@%p40 bra BB12_49;

mul.wide.u32 %rd199, %r55, 8;
add.s64 %rd201, %rd34, %rd199;
mul.wide.u32 %rd202, %r261, 8;
add.s64 %rd203, %rd34, %rd202;
cvt.u64.u32	%rd204, %r55;
st.shared.u32 [%rd192], %r53;
cvt.u64.u32	%rd208, %r261;
st.shared.u32 [%rd190], %r54;
ld.shared.u64 %rd211, [%rd201];
ld.shared.u64 %rd212, [%rd203];
st.shared.u64 [%rd201], %rd212;
st.shared.u64 [%rd203], %rd211;
add.s64 %rd214, %rd35, %rd204;
ld.shared.u8 %rs36, [%rd214];
add.s64 %rd215, %rd35, %rd208;
ld.shared.u8 %rs37, [%rd215];
st.shared.u8 [%rd214], %rs37;
st.shared.u8 [%rd215], %rs36;

BB12_49:
bar.sync 0;
ld.shared.u32 %r58, [%rd114];
ld.shared.u32 %r59, [%rd116];
setp.le.s32	%p41, %r59, %r58;
@%p41 bra BB12_51;

cvt.u64.u32	%rd221, %r41;
add.s64 %rd223, %rd35, %rd221;
ld.shared.u8 %rs38, [%rd223];
mov.u32 %r706, 1;
setp.ne.s16	%p42, %rs38, 0;
@%p42 bra BB12_52;

BB12_51:
cvt.u64.u32	%rd224, %r207;
add.s64 %rd226, %rd35, %rd224;
ld.shared.u8 %rs39, [%rd226];
setp.eq.s16	%p43, %rs39, 0;
selp.u32	%r706, 1, 0, %p43;

BB12_52:
bfe.u32 %r296, %r16, 3, 1;
setp.ne.s32	%p44, %r706, %r296;
@%p44 bra BB12_54;

cvt.u64.u32	%rd227, %r41;
st.shared.u32 [%rd116], %r58;
cvt.u64.u32	%rd231, %r207;
st.shared.u32 [%rd114], %r59;
mul.wide.u32 %rd234, %r41, 8;
add.s64 %rd236, %rd34, %rd234;
ld.shared.u64 %rd237, [%rd236];
mul.wide.u32 %rd238, %r207, 8;
add.s64 %rd239, %rd34, %rd238;
ld.shared.u64 %rd240, [%rd239];
st.shared.u64 [%rd236], %rd240;
st.shared.u64 [%rd239], %rd237;
add.s64 %rd242, %rd35, %rd227;
ld.shared.u8 %rs40, [%rd242];
add.s64 %rd243, %rd35, %rd231;
ld.shared.u8 %rs41, [%rd243];
st.shared.u8 [%rd242], %rs41;
st.shared.u8 [%rd243], %rs40;

BB12_54:
bar.sync 0;
ld.shared.u32 %r62, [%rd66];
ld.shared.u32 %r63, [%rd68];
setp.le.s32	%p45, %r63, %r62;
@%p45 bra BB12_56;

cvt.u64.u32	%rd249, %r31;
add.s64 %rd251, %rd35, %rd249;
ld.shared.u8 %rs42, [%rd251];
mov.u32 %r707, 1;
setp.ne.s16	%p46, %rs42, 0;
@%p46 bra BB12_57;

BB12_56:
cvt.u64.u32	%rd252, %r175;
add.s64 %rd254, %rd35, %rd252;
ld.shared.u8 %rs43, [%rd254];
setp.eq.s16	%p47, %rs43, 0;
selp.u32	%r707, 1, 0, %p47;

BB12_57:
bfe.u32 %r318, %r16, 3, 1;
setp.ne.s32	%p48, %r707, %r318;
@%p48 bra BB12_59;

cvt.u64.u32	%rd255, %r31;
st.shared.u32 [%rd68], %r62;
cvt.u64.u32	%rd259, %r175;
st.shared.u32 [%rd66], %r63;
mul.wide.u32 %rd262, %r31, 8;
add.s64 %rd264, %rd34, %rd262;
ld.shared.u64 %rd265, [%rd264];
mul.wide.u32 %rd266, %r175, 8;
add.s64 %rd267, %rd34, %rd266;
ld.shared.u64 %rd268, [%rd267];
st.shared.u64 [%rd264], %rd268;
st.shared.u64 [%rd267], %rd265;
add.s64 %rd270, %rd35, %rd255;
ld.shared.u8 %rs44, [%rd270];
add.s64 %rd271, %rd35, %rd259;
ld.shared.u8 %rs45, [%rd271];
st.shared.u8 [%rd270], %rs45;
st.shared.u8 [%rd271], %rs44;

BB12_59:
bar.sync 0;
ld.shared.u32 %r66, [%rd46+4];
ld.shared.u32 %r67, [%rd46];
setp.le.s32	%p49, %r67, %r66;
@%p49 bra BB12_61;

cvt.u64.u32	%rd275, %r22;
add.s64 %rd277, %rd35, %rd275;
ld.shared.u8 %rs46, [%rd277];
mov.u32 %r708, 1;
setp.ne.s16	%p50, %rs46, 0;
@%p50 bra BB12_62;

BB12_61:
cvt.u64.u32	%rd278, %r22;
add.s64 %rd280, %rd35, %rd278;
ld.shared.u8 %rs47, [%rd280+1];
setp.eq.s16	%p51, %rs47, 0;
selp.u32	%r708, 1, 0, %p51;

BB12_62:
bfe.u32 %r332, %r16, 3, 1;
setp.ne.s32	%p52, %r708, %r332;
@%p52 bra BB12_64;

cvt.u64.u32	%rd281, %r22;
st.shared.u32 [%rd46], %r66;
st.shared.u32 [%rd46+4], %r67;
mul.wide.u32 %rd285, %r22, 8;
add.s64 %rd287, %rd34, %rd285;
ld.shared.u64 %rd288, [%rd287];
ld.shared.u64 %rd289, [%rd287+8];
st.shared.u64 [%rd287], %rd289;
st.shared.u64 [%rd287+8], %rd288;
add.s64 %rd291, %rd35, %rd281;
ld.shared.u8 %rs48, [%rd291];
ld.shared.u8 %rs49, [%rd291+1];
st.shared.u8 [%rd291], %rs49;
st.shared.u8 [%rd291+1], %rs48;

BB12_64:
bar.sync 0;
and.b32 %r335, %r16, 15;
sub.s32 %r73, %r22, %r335;
add.s32 %r337, %r73, 16;
mul.wide.u32 %rd292, %r337, 4;
add.s64 %rd294, %rd32, %rd292;
mul.wide.u32 %rd295, %r73, 4;
add.s64 %rd296, %rd32, %rd295;
ld.shared.u32 %r71, [%rd294];
ld.shared.u32 %r72, [%rd296];
setp.le.s32	%p53, %r72, %r71;
@%p53 bra BB12_66;

cvt.u64.u32	%rd297, %r73;
add.s64 %rd299, %rd35, %rd297;
ld.shared.u8 %rs50, [%rd299];
mov.u32 %r709, 1;
setp.ne.s16	%p54, %rs50, 0;
@%p54 bra BB12_67;

BB12_66:
cvt.u64.u32	%rd300, %r337;
add.s64 %rd302, %rd35, %rd300;
ld.shared.u8 %rs51, [%rd302];
setp.eq.s16	%p55, %rs51, 0;
selp.u32	%r709, 1, 0, %p55;

BB12_67:
bfe.u32 %r349, %r16, 4, 1;
setp.ne.s32	%p56, %r709, %r349;
@%p56 bra BB12_69;

mul.wide.u32 %rd303, %r73, 8;
add.s64 %rd305, %rd34, %rd303;
mul.wide.u32 %rd306, %r337, 8;
add.s64 %rd307, %rd34, %rd306;
cvt.u64.u32	%rd308, %r73;
st.shared.u32 [%rd296], %r71;
cvt.u64.u32	%rd312, %r337;
st.shared.u32 [%rd294], %r72;
ld.shared.u64 %rd315, [%rd305];
ld.shared.u64 %rd316, [%rd307];
st.shared.u64 [%rd305], %rd316;
st.shared.u64 [%rd307], %rd315;
add.s64 %rd318, %rd35, %rd308;
ld.shared.u8 %rs52, [%rd318];
add.s64 %rd319, %rd35, %rd312;
ld.shared.u8 %rs53, [%rd319];
st.shared.u8 [%rd318], %rs53;
st.shared.u8 [%rd319], %rs52;

BB12_69:
bar.sync 0;
ld.shared.u32 %r76, [%rd190];
ld.shared.u32 %r77, [%rd192];
setp.le.s32	%p57, %r77, %r76;
@%p57 bra BB12_71;

cvt.u64.u32	%rd325, %r55;
add.s64 %rd327, %rd35, %rd325;
ld.shared.u8 %rs54, [%rd327];
mov.u32 %r710, 1;
setp.ne.s16	%p58, %rs54, 0;
@%p58 bra BB12_72;

BB12_71:
cvt.u64.u32	%rd328, %r261;
add.s64 %rd330, %rd35, %rd328;
ld.shared.u8 %rs55, [%rd330];
setp.eq.s16	%p59, %rs55, 0;
selp.u32	%r710, 1, 0, %p59;

BB12_72:
bfe.u32 %r372, %r16, 4, 1;
setp.ne.s32	%p60, %r710, %r372;
@%p60 bra BB12_74;

cvt.u64.u32	%rd331, %r55;
st.shared.u32 [%rd192], %r76;
cvt.u64.u32	%rd335, %r261;
st.shared.u32 [%rd190], %r77;
mul.wide.u32 %rd338, %r55, 8;
add.s64 %rd340, %rd34, %rd338;
ld.shared.u64 %rd341, [%rd340];
mul.wide.u32 %rd342, %r261, 8;
add.s64 %rd343, %rd34, %rd342;
ld.shared.u64 %rd344, [%rd343];
st.shared.u64 [%rd340], %rd344;
st.shared.u64 [%rd343], %rd341;
add.s64 %rd346, %rd35, %rd331;
ld.shared.u8 %rs56, [%rd346];
add.s64 %rd347, %rd35, %rd335;
ld.shared.u8 %rs57, [%rd347];
st.shared.u8 [%rd346], %rs57;
st.shared.u8 [%rd347], %rs56;

BB12_74:
bar.sync 0;
ld.shared.u32 %r80, [%rd114];
ld.shared.u32 %r81, [%rd116];
setp.le.s32	%p61, %r81, %r80;
@%p61 bra BB12_76;

cvt.u64.u32	%rd353, %r41;
add.s64 %rd355, %rd35, %rd353;
ld.shared.u8 %rs58, [%rd355];
mov.u32 %r711, 1;
setp.ne.s16	%p62, %rs58, 0;
@%p62 bra BB12_77;

BB12_76:
cvt.u64.u32	%rd356, %r207;
add.s64 %rd358, %rd35, %rd356;
ld.shared.u8 %rs59, [%rd358];
setp.eq.s16	%p63, %rs59, 0;
selp.u32	%r711, 1, 0, %p63;

BB12_77:
bfe.u32 %r394, %r16, 4, 1;
setp.ne.s32	%p64, %r711, %r394;
@%p64 bra BB12_79;

cvt.u64.u32	%rd359, %r41;
st.shared.u32 [%rd116], %r80;
cvt.u64.u32	%rd363, %r207;
st.shared.u32 [%rd114], %r81;
mul.wide.u32 %rd366, %r41, 8;
add.s64 %rd368, %rd34, %rd366;
ld.shared.u64 %rd369, [%rd368];
mul.wide.u32 %rd370, %r207, 8;
add.s64 %rd371, %rd34, %rd370;
ld.shared.u64 %rd372, [%rd371];
st.shared.u64 [%rd368], %rd372;
st.shared.u64 [%rd371], %rd369;
add.s64 %rd374, %rd35, %rd359;
ld.shared.u8 %rs60, [%rd374];
add.s64 %rd375, %rd35, %rd363;
ld.shared.u8 %rs61, [%rd375];
st.shared.u8 [%rd374], %rs61;
st.shared.u8 [%rd375], %rs60;

BB12_79:
bar.sync 0;
ld.shared.u32 %r84, [%rd66];
ld.shared.u32 %r85, [%rd68];
setp.le.s32	%p65, %r85, %r84;
@%p65 bra BB12_81;

cvt.u64.u32	%rd381, %r31;
add.s64 %rd383, %rd35, %rd381;
ld.shared.u8 %rs62, [%rd383];
mov.u32 %r712, 1;
setp.ne.s16	%p66, %rs62, 0;
@%p66 bra BB12_82;

BB12_81:
cvt.u64.u32	%rd384, %r175;
add.s64 %rd386, %rd35, %rd384;
ld.shared.u8 %rs63, [%rd386];
setp.eq.s16	%p67, %rs63, 0;
selp.u32	%r712, 1, 0, %p67;

BB12_82:
bfe.u32 %r416, %r16, 4, 1;
setp.ne.s32	%p68, %r712, %r416;
@%p68 bra BB12_84;

cvt.u64.u32	%rd387, %r31;
st.shared.u32 [%rd68], %r84;
cvt.u64.u32	%rd391, %r175;
st.shared.u32 [%rd66], %r85;
mul.wide.u32 %rd394, %r31, 8;
add.s64 %rd396, %rd34, %rd394;
ld.shared.u64 %rd397, [%rd396];
mul.wide.u32 %rd398, %r175, 8;
add.s64 %rd399, %rd34, %rd398;
ld.shared.u64 %rd400, [%rd399];
st.shared.u64 [%rd396], %rd400;
st.shared.u64 [%rd399], %rd397;
add.s64 %rd402, %rd35, %rd387;
ld.shared.u8 %rs64, [%rd402];
add.s64 %rd403, %rd35, %rd391;
ld.shared.u8 %rs65, [%rd403];
st.shared.u8 [%rd402], %rs65;
st.shared.u8 [%rd403], %rs64;

BB12_84:
bar.sync 0;
ld.shared.u32 %r88, [%rd46+4];
ld.shared.u32 %r89, [%rd46];
setp.le.s32	%p69, %r89, %r88;
@%p69 bra BB12_86;

cvt.u64.u32	%rd407, %r22;
add.s64 %rd409, %rd35, %rd407;
ld.shared.u8 %rs66, [%rd409];
mov.u32 %r713, 1;
setp.ne.s16	%p70, %rs66, 0;
@%p70 bra BB12_87;

BB12_86:
cvt.u64.u32	%rd410, %r22;
add.s64 %rd412, %rd35, %rd410;
ld.shared.u8 %rs67, [%rd412+1];
setp.eq.s16	%p71, %rs67, 0;
selp.u32	%r713, 1, 0, %p71;

BB12_87:
bfe.u32 %r430, %r16, 4, 1;
setp.ne.s32	%p72, %r713, %r430;
@%p72 bra BB12_89;

cvt.u64.u32	%rd413, %r22;
st.shared.u32 [%rd46], %r88;
st.shared.u32 [%rd46+4], %r89;
mul.wide.u32 %rd417, %r22, 8;
add.s64 %rd419, %rd34, %rd417;
ld.shared.u64 %rd420, [%rd419];
ld.shared.u64 %rd421, [%rd419+8];
st.shared.u64 [%rd419], %rd421;
st.shared.u64 [%rd419+8], %rd420;
add.s64 %rd423, %rd35, %rd413;
ld.shared.u8 %rs68, [%rd423];
ld.shared.u8 %rs69, [%rd423+1];
st.shared.u8 [%rd423], %rs69;
st.shared.u8 [%rd423+1], %rs68;

BB12_89:
bar.sync 0;
and.b32 %r433, %r16, 31;
sub.s32 %r95, %r22, %r433;
add.s32 %r435, %r95, 32;
mul.wide.u32 %rd424, %r435, 4;
add.s64 %rd426, %rd32, %rd424;
mul.wide.u32 %rd427, %r95, 4;
add.s64 %rd428, %rd32, %rd427;
ld.shared.u32 %r93, [%rd426];
ld.shared.u32 %r94, [%rd428];
setp.le.s32	%p73, %r94, %r93;
@%p73 bra BB12_91;

cvt.u64.u32	%rd429, %r95;
add.s64 %rd431, %rd35, %rd429;
ld.shared.u8 %rs70, [%rd431];
mov.u32 %r714, 1;
setp.ne.s16	%p74, %rs70, 0;
@%p74 bra BB12_92;

BB12_91:
cvt.u64.u32	%rd432, %r435;
add.s64 %rd434, %rd35, %rd432;
ld.shared.u8 %rs71, [%rd434];
setp.eq.s16	%p75, %rs71, 0;
selp.u32	%r714, 1, 0, %p75;

BB12_92:
bfe.u32 %r447, %r16, 5, 1;
setp.ne.s32	%p76, %r714, %r447;
@%p76 bra BB12_94;

mul.wide.u32 %rd435, %r95, 8;
add.s64 %rd437, %rd34, %rd435;
mul.wide.u32 %rd438, %r435, 8;
add.s64 %rd439, %rd34, %rd438;
cvt.u64.u32	%rd440, %r95;
st.shared.u32 [%rd428], %r93;
cvt.u64.u32	%rd444, %r435;
st.shared.u32 [%rd426], %r94;
ld.shared.u64 %rd447, [%rd437];
ld.shared.u64 %rd448, [%rd439];
st.shared.u64 [%rd437], %rd448;
st.shared.u64 [%rd439], %rd447;
add.s64 %rd450, %rd35, %rd440;
ld.shared.u8 %rs72, [%rd450];
add.s64 %rd451, %rd35, %rd444;
ld.shared.u8 %rs73, [%rd451];
st.shared.u8 [%rd450], %rs73;
st.shared.u8 [%rd451], %rs72;

BB12_94:
bar.sync 0;
ld.shared.u32 %r98, [%rd294];
ld.shared.u32 %r99, [%rd296];
setp.le.s32	%p77, %r99, %r98;
@%p77 bra BB12_96;

cvt.u64.u32	%rd457, %r73;
add.s64 %rd459, %rd35, %rd457;
ld.shared.u8 %rs74, [%rd459];
mov.u32 %r715, 1;
setp.ne.s16	%p78, %rs74, 0;
@%p78 bra BB12_97;

BB12_96:
cvt.u64.u32	%rd460, %r337;
add.s64 %rd462, %rd35, %rd460;
ld.shared.u8 %rs75, [%rd462];
setp.eq.s16	%p79, %rs75, 0;
selp.u32	%r715, 1, 0, %p79;

BB12_97:
bfe.u32 %r470, %r16, 5, 1;
setp.ne.s32	%p80, %r715, %r470;
@%p80 bra BB12_99;

cvt.u64.u32	%rd463, %r73;
st.shared.u32 [%rd296], %r98;
cvt.u64.u32	%rd467, %r337;
st.shared.u32 [%rd294], %r99;
mul.wide.u32 %rd470, %r73, 8;
add.s64 %rd472, %rd34, %rd470;
ld.shared.u64 %rd473, [%rd472];
mul.wide.u32 %rd474, %r337, 8;
add.s64 %rd475, %rd34, %rd474;
ld.shared.u64 %rd476, [%rd475];
st.shared.u64 [%rd472], %rd476;
st.shared.u64 [%rd475], %rd473;
add.s64 %rd478, %rd35, %rd463;
ld.shared.u8 %rs76, [%rd478];
add.s64 %rd479, %rd35, %rd467;
ld.shared.u8 %rs77, [%rd479];
st.shared.u8 [%rd478], %rs77;
st.shared.u8 [%rd479], %rs76;

BB12_99:
bar.sync 0;
ld.shared.u32 %r102, [%rd190];
ld.shared.u32 %r103, [%rd192];
setp.le.s32	%p81, %r103, %r102;
@%p81 bra BB12_101;

cvt.u64.u32	%rd485, %r55;
add.s64 %rd487, %rd35, %rd485;
ld.shared.u8 %rs78, [%rd487];
mov.u32 %r716, 1;
setp.ne.s16	%p82, %rs78, 0;
@%p82 bra BB12_102;

BB12_101:
cvt.u64.u32	%rd488, %r261;
add.s64 %rd490, %rd35, %rd488;
ld.shared.u8 %rs79, [%rd490];
setp.eq.s16	%p83, %rs79, 0;
selp.u32	%r716, 1, 0, %p83;

BB12_102:
bfe.u32 %r492, %r16, 5, 1;
setp.ne.s32	%p84, %r716, %r492;
@%p84 bra BB12_104;

cvt.u64.u32	%rd491, %r55;
st.shared.u32 [%rd192], %r102;
cvt.u64.u32	%rd495, %r261;
st.shared.u32 [%rd190], %r103;
mul.wide.u32 %rd498, %r55, 8;
add.s64 %rd500, %rd34, %rd498;
ld.shared.u64 %rd501, [%rd500];
mul.wide.u32 %rd502, %r261, 8;
add.s64 %rd503, %rd34, %rd502;
ld.shared.u64 %rd504, [%rd503];
st.shared.u64 [%rd500], %rd504;
st.shared.u64 [%rd503], %rd501;
add.s64 %rd506, %rd35, %rd491;
ld.shared.u8 %rs80, [%rd506];
add.s64 %rd507, %rd35, %rd495;
ld.shared.u8 %rs81, [%rd507];
st.shared.u8 [%rd506], %rs81;
st.shared.u8 [%rd507], %rs80;

BB12_104:
bar.sync 0;
ld.shared.u32 %r106, [%rd114];
ld.shared.u32 %r107, [%rd116];
setp.le.s32	%p85, %r107, %r106;
@%p85 bra BB12_106;

cvt.u64.u32	%rd513, %r41;
add.s64 %rd515, %rd35, %rd513;
ld.shared.u8 %rs82, [%rd515];
mov.u32 %r717, 1;
setp.ne.s16	%p86, %rs82, 0;
@%p86 bra BB12_107;

BB12_106:
cvt.u64.u32	%rd516, %r207;
add.s64 %rd518, %rd35, %rd516;
ld.shared.u8 %rs83, [%rd518];
setp.eq.s16	%p87, %rs83, 0;
selp.u32	%r717, 1, 0, %p87;

BB12_107:
bfe.u32 %r514, %r16, 5, 1;
setp.ne.s32	%p88, %r717, %r514;
@%p88 bra BB12_109;

cvt.u64.u32	%rd519, %r41;
st.shared.u32 [%rd116], %r106;
cvt.u64.u32	%rd523, %r207;
st.shared.u32 [%rd114], %r107;
mul.wide.u32 %rd526, %r41, 8;
add.s64 %rd528, %rd34, %rd526;
ld.shared.u64 %rd529, [%rd528];
mul.wide.u32 %rd530, %r207, 8;
add.s64 %rd531, %rd34, %rd530;
ld.shared.u64 %rd532, [%rd531];
st.shared.u64 [%rd528], %rd532;
st.shared.u64 [%rd531], %rd529;
add.s64 %rd534, %rd35, %rd519;
ld.shared.u8 %rs84, [%rd534];
add.s64 %rd535, %rd35, %rd523;
ld.shared.u8 %rs85, [%rd535];
st.shared.u8 [%rd534], %rs85;
st.shared.u8 [%rd535], %rs84;

BB12_109:
bar.sync 0;
ld.shared.u32 %r110, [%rd66];
ld.shared.u32 %r111, [%rd68];
setp.le.s32	%p89, %r111, %r110;
@%p89 bra BB12_111;

cvt.u64.u32	%rd541, %r31;
add.s64 %rd543, %rd35, %rd541;
ld.shared.u8 %rs86, [%rd543];
mov.u32 %r718, 1;
setp.ne.s16	%p90, %rs86, 0;
@%p90 bra BB12_112;

BB12_111:
cvt.u64.u32	%rd544, %r175;
add.s64 %rd546, %rd35, %rd544;
ld.shared.u8 %rs87, [%rd546];
setp.eq.s16	%p91, %rs87, 0;
selp.u32	%r718, 1, 0, %p91;

BB12_112:
bfe.u32 %r536, %r16, 5, 1;
setp.ne.s32	%p92, %r718, %r536;
@%p92 bra BB12_114;

cvt.u64.u32	%rd547, %r31;
st.shared.u32 [%rd68], %r110;
cvt.u64.u32	%rd551, %r175;
st.shared.u32 [%rd66], %r111;
mul.wide.u32 %rd554, %r31, 8;
add.s64 %rd556, %rd34, %rd554;
ld.shared.u64 %rd557, [%rd556];
mul.wide.u32 %rd558, %r175, 8;
add.s64 %rd559, %rd34, %rd558;
ld.shared.u64 %rd560, [%rd559];
st.shared.u64 [%rd556], %rd560;
st.shared.u64 [%rd559], %rd557;
add.s64 %rd562, %rd35, %rd547;
ld.shared.u8 %rs88, [%rd562];
add.s64 %rd563, %rd35, %rd551;
ld.shared.u8 %rs89, [%rd563];
st.shared.u8 [%rd562], %rs89;
st.shared.u8 [%rd563], %rs88;

BB12_114:
bar.sync 0;
ld.shared.u32 %r114, [%rd46+4];
ld.shared.u32 %r115, [%rd46];
setp.le.s32	%p93, %r115, %r114;
@%p93 bra BB12_116;

cvt.u64.u32	%rd567, %r22;
add.s64 %rd569, %rd35, %rd567;
ld.shared.u8 %rs90, [%rd569];
mov.u32 %r719, 1;
setp.ne.s16	%p94, %rs90, 0;
@%p94 bra BB12_117;

BB12_116:
cvt.u64.u32	%rd570, %r22;
add.s64 %rd572, %rd35, %rd570;
ld.shared.u8 %rs91, [%rd572+1];
setp.eq.s16	%p95, %rs91, 0;
selp.u32	%r719, 1, 0, %p95;

BB12_117:
bfe.u32 %r550, %r16, 5, 1;
setp.ne.s32	%p96, %r719, %r550;
@%p96 bra BB12_119;

cvt.u64.u32	%rd573, %r22;
st.shared.u32 [%rd46], %r114;
st.shared.u32 [%rd46+4], %r115;
mul.wide.u32 %rd577, %r22, 8;
add.s64 %rd579, %rd34, %rd577;
ld.shared.u64 %rd580, [%rd579];
ld.shared.u64 %rd581, [%rd579+8];
st.shared.u64 [%rd579], %rd581;
st.shared.u64 [%rd579+8], %rd580;
add.s64 %rd583, %rd35, %rd573;
ld.shared.u8 %rs92, [%rd583];
ld.shared.u8 %rs93, [%rd583+1];
st.shared.u8 [%rd583], %rs93;
st.shared.u8 [%rd583+1], %rs92;

BB12_119:
bar.sync 0;
and.b32 %r553, %r16, 63;
sub.s32 %r554, %r22, %r553;
add.s32 %r555, %r554, 64;
mul.wide.u32 %rd584, %r555, 4;
add.s64 %rd586, %rd32, %rd584;
mul.wide.u32 %rd587, %r554, 4;
add.s64 %rd588, %rd32, %rd587;
ld.shared.u32 %r120, [%rd586];
ld.shared.u32 %r121, [%rd588];
setp.le.s32	%p97, %r121, %r120;
@%p97 bra BB12_121;

cvt.u64.u32	%rd589, %r554;
add.s64 %rd591, %rd35, %rd589;
ld.shared.u8 %rs94, [%rd591];
setp.ne.s16	%p98, %rs94, 0;
@%p98 bra BB12_123;

BB12_121:
cvt.u64.u32	%rd592, %r555;
add.s64 %rd594, %rd35, %rd592;
ld.shared.u8 %rs1, [%rd594];
setp.eq.s16	%p99, %rs1, 0;
@%p99 bra BB12_123;

cvt.u64.u32	%rd595, %r554;
st.shared.u32 [%rd588], %r120;
st.shared.u32 [%rd586], %r121;
mul.wide.u32 %rd602, %r554, 8;
add.s64 %rd604, %rd34, %rd602;
ld.shared.u64 %rd605, [%rd604];
mul.wide.u32 %rd606, %r555, 8;
add.s64 %rd607, %rd34, %rd606;
ld.shared.u64 %rd608, [%rd607];
st.shared.u64 [%rd604], %rd608;
st.shared.u64 [%rd607], %rd605;
add.s64 %rd610, %rd35, %rd595;
ld.shared.u8 %rs95, [%rd610];
st.shared.u8 [%rd610], %rs1;
st.shared.u8 [%rd594], %rs95;

BB12_123:
bar.sync 0;
ld.shared.u32 %r122, [%rd426];
ld.shared.u32 %r123, [%rd428];
setp.le.s32	%p100, %r123, %r122;
@%p100 bra BB12_125;

cvt.u64.u32	%rd617, %r95;
add.s64 %rd619, %rd35, %rd617;
ld.shared.u8 %rs96, [%rd619];
setp.ne.s16	%p101, %rs96, 0;
@%p101 bra BB12_127;

BB12_125:
cvt.u64.u32	%rd620, %r435;
add.s64 %rd622, %rd35, %rd620;
ld.shared.u8 %rs2, [%rd622];
setp.eq.s16	%p102, %rs2, 0;
@%p102 bra BB12_127;

cvt.u64.u32	%rd623, %r95;
st.shared.u32 [%rd428], %r122;
st.shared.u32 [%rd426], %r123;
mul.wide.u32 %rd630, %r95, 8;
add.s64 %rd632, %rd34, %rd630;
ld.shared.u64 %rd633, [%rd632];
mul.wide.u32 %rd634, %r435, 8;
add.s64 %rd635, %rd34, %rd634;
ld.shared.u64 %rd636, [%rd635];
st.shared.u64 [%rd632], %rd636;
st.shared.u64 [%rd635], %rd633;
add.s64 %rd638, %rd35, %rd623;
ld.shared.u8 %rs97, [%rd638];
st.shared.u8 [%rd638], %rs2;
st.shared.u8 [%rd622], %rs97;

BB12_127:
bar.sync 0;
ld.shared.u32 %r124, [%rd294];
ld.shared.u32 %r125, [%rd296];
setp.le.s32	%p103, %r125, %r124;
@%p103 bra BB12_129;

cvt.u64.u32	%rd645, %r73;
add.s64 %rd647, %rd35, %rd645;
ld.shared.u8 %rs98, [%rd647];
setp.ne.s16	%p104, %rs98, 0;
@%p104 bra BB12_131;

BB12_129:
cvt.u64.u32	%rd648, %r337;
add.s64 %rd650, %rd35, %rd648;
ld.shared.u8 %rs3, [%rd650];
setp.eq.s16	%p105, %rs3, 0;
@%p105 bra BB12_131;

cvt.u64.u32	%rd651, %r73;
st.shared.u32 [%rd296], %r124;
st.shared.u32 [%rd294], %r125;
mul.wide.u32 %rd658, %r73, 8;
add.s64 %rd660, %rd34, %rd658;
ld.shared.u64 %rd661, [%rd660];
mul.wide.u32 %rd662, %r337, 8;
add.s64 %rd663, %rd34, %rd662;
ld.shared.u64 %rd664, [%rd663];
st.shared.u64 [%rd660], %rd664;
st.shared.u64 [%rd663], %rd661;
add.s64 %rd666, %rd35, %rd651;
ld.shared.u8 %rs99, [%rd666];
st.shared.u8 [%rd666], %rs3;
st.shared.u8 [%rd650], %rs99;

BB12_131:
bar.sync 0;
ld.shared.u32 %r126, [%rd190];
ld.shared.u32 %r127, [%rd192];
setp.le.s32	%p106, %r127, %r126;
@%p106 bra BB12_133;

cvt.u64.u32	%rd673, %r55;
add.s64 %rd675, %rd35, %rd673;
ld.shared.u8 %rs100, [%rd675];
setp.ne.s16	%p107, %rs100, 0;
@%p107 bra BB12_135;

BB12_133:
cvt.u64.u32	%rd676, %r261;
add.s64 %rd678, %rd35, %rd676;
ld.shared.u8 %rs4, [%rd678];
setp.eq.s16	%p108, %rs4, 0;
@%p108 bra BB12_135;

cvt.u64.u32	%rd679, %r55;
st.shared.u32 [%rd192], %r126;
st.shared.u32 [%rd190], %r127;
mul.wide.u32 %rd686, %r55, 8;
add.s64 %rd688, %rd34, %rd686;
ld.shared.u64 %rd689, [%rd688];
mul.wide.u32 %rd690, %r261, 8;
add.s64 %rd691, %rd34, %rd690;
ld.shared.u64 %rd692, [%rd691];
st.shared.u64 [%rd688], %rd692;
st.shared.u64 [%rd691], %rd689;
add.s64 %rd694, %rd35, %rd679;
ld.shared.u8 %rs101, [%rd694];
st.shared.u8 [%rd694], %rs4;
st.shared.u8 [%rd678], %rs101;

BB12_135:
bar.sync 0;
ld.shared.u32 %r128, [%rd114];
ld.shared.u32 %r129, [%rd116];
setp.le.s32	%p109, %r129, %r128;
@%p109 bra BB12_137;

cvt.u64.u32	%rd701, %r41;
add.s64 %rd703, %rd35, %rd701;
ld.shared.u8 %rs102, [%rd703];
setp.ne.s16	%p110, %rs102, 0;
@%p110 bra BB12_139;

BB12_137:
cvt.u64.u32	%rd704, %r207;
add.s64 %rd706, %rd35, %rd704;
ld.shared.u8 %rs5, [%rd706];
setp.eq.s16	%p111, %rs5, 0;
@%p111 bra BB12_139;

cvt.u64.u32	%rd707, %r41;
st.shared.u32 [%rd116], %r128;
st.shared.u32 [%rd114], %r129;
mul.wide.u32 %rd714, %r41, 8;
add.s64 %rd716, %rd34, %rd714;
ld.shared.u64 %rd717, [%rd716];
mul.wide.u32 %rd718, %r207, 8;
add.s64 %rd719, %rd34, %rd718;
ld.shared.u64 %rd720, [%rd719];
st.shared.u64 [%rd716], %rd720;
st.shared.u64 [%rd719], %rd717;
add.s64 %rd722, %rd35, %rd707;
ld.shared.u8 %rs103, [%rd722];
st.shared.u8 [%rd722], %rs5;
st.shared.u8 [%rd706], %rs103;

BB12_139:
bar.sync 0;
ld.shared.u32 %r130, [%rd66];
ld.shared.u32 %r131, [%rd68];
setp.le.s32	%p112, %r131, %r130;
@%p112 bra BB12_141;

cvt.u64.u32	%rd729, %r31;
add.s64 %rd731, %rd35, %rd729;
ld.shared.u8 %rs104, [%rd731];
setp.ne.s16	%p113, %rs104, 0;
@%p113 bra BB12_143;

BB12_141:
cvt.u64.u32	%rd732, %r175;
add.s64 %rd734, %rd35, %rd732;
ld.shared.u8 %rs6, [%rd734];
setp.eq.s16	%p114, %rs6, 0;
@%p114 bra BB12_143;

cvt.u64.u32	%rd735, %r31;
st.shared.u32 [%rd68], %r130;
st.shared.u32 [%rd66], %r131;
mul.wide.u32 %rd742, %r31, 8;
add.s64 %rd744, %rd34, %rd742;
ld.shared.u64 %rd745, [%rd744];
mul.wide.u32 %rd746, %r175, 8;
add.s64 %rd747, %rd34, %rd746;
ld.shared.u64 %rd748, [%rd747];
st.shared.u64 [%rd744], %rd748;
st.shared.u64 [%rd747], %rd745;
add.s64 %rd750, %rd35, %rd735;
ld.shared.u8 %rs105, [%rd750];
st.shared.u8 [%rd750], %rs6;
st.shared.u8 [%rd734], %rs105;

BB12_143:
bar.sync 0;
ld.shared.u32 %r132, [%rd46+4];
ld.shared.u32 %r133, [%rd46];
setp.le.s32	%p115, %r133, %r132;
@%p115 bra BB12_145;

cvt.u64.u32	%rd755, %r22;
add.s64 %rd757, %rd35, %rd755;
ld.shared.u8 %rs106, [%rd757];
setp.ne.s16	%p116, %rs106, 0;
@%p116 bra BB12_147;

BB12_145:
cvt.u64.u32	%rd758, %r22;
add.s64 %rd760, %rd35, %rd758;
ld.shared.u8 %rs7, [%rd760+1];
setp.eq.s16	%p117, %rs7, 0;
@%p117 bra BB12_147;

st.shared.u32 [%rd46], %r132;
st.shared.u32 [%rd46+4], %r133;
mul.wide.u32 %rd765, %r22, 8;
add.s64 %rd767, %rd34, %rd765;
ld.shared.u64 %rd768, [%rd767];
ld.shared.u64 %rd769, [%rd767+8];
st.shared.u64 [%rd767], %rd769;
st.shared.u64 [%rd767+8], %rd768;
ld.shared.u8 %rs107, [%rd760];
st.shared.u8 [%rd760], %rs7;
st.shared.u8 [%rd760+1], %rs107;

BB12_147:
bar.sync 0;
@!%p1 bra BB12_149;
bra.uni BB12_148;

BB12_148:
ld.param.u32 %r689, [_Z20bitonicSortKVInPlaceIilLi2ELin1E6GTCompIiEjLi128EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_5];
ld.param.u32 %r688, [_Z20bitonicSortKVInPlaceIilLi2ELin1E6GTCompIiEjLi128EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_3];
mov.u32 %r687, %tid.x;
ld.shared.u32 %r675, [%rd11];
mad.lo.s32 %r676, %r687, %r688, %r4;
cvta.to.global.u64 %rd775, %rd8;
mul.wide.u32 %rd776, %r676, 4;
add.s64 %rd777, %rd775, %rd776;
st.global.u32 [%rd777], %r675;
ld.shared.u64 %rd781, [%rd12];
ld.local.u64 %rd782, [%rd2];
cvta.to.global.u64 %rd783, %rd782;
mad.lo.s32 %r677, %r687, %r689, %r15;
mul.wide.u32 %rd784, %r677, 8;
add.s64 %rd785, %rd783, %rd784;
st.global.u64 [%rd785], %rd781;

BB12_149:
@%p11 bra BB12_151;

ld.param.u32 %r686, [_Z20bitonicSortKVInPlaceIilLi2ELin1E6GTCompIiEjLi128EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_5];
ld.param.u32 %r685, [_Z20bitonicSortKVInPlaceIilLi2ELin1E6GTCompIiEjLi128EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_3];
ld.shared.u32 %r681, [%rd11+256];
mad.lo.s32 %r683, %r17, %r685, %r4;
cvta.to.global.u64 %rd789, %rd8;
mul.wide.u32 %rd790, %r683, 4;
add.s64 %rd791, %rd789, %rd790;
st.global.u32 [%rd791], %r681;
ld.shared.u64 %rd795, [%rd12+512];
ld.local.u64 %rd796, [%rd2];
cvta.to.global.u64 %rd797, %rd796;
mad.lo.s32 %r684, %r17, %r686, %r15;
mul.wide.u32 %rd798, %r684, 8;
add.s64 %rd799, %rd797, %rd798;
st.global.u64 [%rd799], %rd795;

BB12_151:
ret;
}


.visible .entry _Z20bitonicSortKVInPlaceIilLi2ELin1E6LTCompIiEjLi128EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3_(
.param .align 8 .b8 _Z20bitonicSortKVInPlaceIilLi2ELin1E6LTCompIiEjLi128EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_0[216],
.param .u32 _Z20bitonicSortKVInPlaceIilLi2ELin1E6LTCompIiEjLi128EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_1,
.param .u32 _Z20bitonicSortKVInPlaceIilLi2ELin1E6LTCompIiEjLi128EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_2,
.param .u32 _Z20bitonicSortKVInPlaceIilLi2ELin1E6LTCompIiEjLi128EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_3,
.param .align 8 .b8 _Z20bitonicSortKVInPlaceIilLi2ELin1E6LTCompIiEjLi128EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_4[216],
.param .u32 _Z20bitonicSortKVInPlaceIilLi2ELin1E6LTCompIiEjLi128EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_5,
.param .align 1 .b8 _Z20bitonicSortKVInPlaceIilLi2ELin1E6LTCompIiEjLi128EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_6[1]
)
.maxntid 1024, 1, 1
{
.local .align 8 .b8 __local_depot13[216];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<119>;
.reg .b16 %rs<108>;
.reg .b32 %r<720>;
.reg .b64 %rd<804>;

	.shared .align 4 .b8 _Z20bitonicSortKVInPlaceIilLi2ELin1E6LTCompIiEjLi128EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3_$__cuda_local_var_181271_29_non_const_sharedKeys[512];

	.shared .align 8 .b8 _Z20bitonicSortKVInPlaceIilLi2ELin1E6LTCompIiEjLi128EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3_$__cuda_local_var_181272_29_non_const_sharedValues[1024];

	.shared .align 1 .b8 _Z20bitonicSortKVInPlaceIilLi2ELin1E6LTCompIiEjLi128EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3_$__cuda_local_var_181273_32_non_const_sharedValid[128];

mov.u64 %rd803, __local_depot13;
cvta.local.u64 %SP, %rd803;
ld.param.u32 %r134, [_Z20bitonicSortKVInPlaceIilLi2ELin1E6LTCompIiEjLi128EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_1];
ld.param.u32 %r135, [_Z20bitonicSortKVInPlaceIilLi2ELin1E6LTCompIiEjLi128EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_2];
ld.param.u32 %r136, [_Z20bitonicSortKVInPlaceIilLi2ELin1E6LTCompIiEjLi128EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_3];
ld.param.u32 %r137, [_Z20bitonicSortKVInPlaceIilLi2ELin1E6LTCompIiEjLi128EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_5];
mov.u64 %rd1, _Z20bitonicSortKVInPlaceIilLi2ELin1E6LTCompIiEjLi128EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_0;
mov.u64 %rd3, _Z20bitonicSortKVInPlaceIilLi2ELin1E6LTCompIiEjLi128EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_4;
add.u64 %rd16, %SP, 0;
cvta.to.local.u64 %rd2, %rd16;
mov.u32 %r690, 0;
mov.pred %p4, 0;
@%p4 bra BB13_2;

BB13_1:
mul.wide.s32 %rd17, %r690, 8;
add.s64 %rd18, %rd3, %rd17;
ld.param.u64 %rd19, [%rd18];
add.s64 %rd20, %rd2, %rd17;
st.local.u64 [%rd20], %rd19;
add.s32 %r690, %r690, 1;
setp.lt.u32	%p5, %r690, 27;
@%p5 bra BB13_1;

BB13_2:
mov.u32 %r139, %nctaid.y;
mov.u32 %r140, %ctaid.z;
mov.u32 %r141, %ctaid.y;
mad.lo.s32 %r142, %r139, %r140, %r141;
mov.u32 %r143, %nctaid.x;
mov.u32 %r144, %ctaid.x;
mad.lo.s32 %r692, %r142, %r143, %r144;
setp.ge.u32	%p6, %r692, %r134;
@%p6 bra BB13_151;

ld.param.u32 %r146, [%rd1+12];
ld.param.u32 %r147, [%rd1+112];
rem.u32 %r148, %r692, %r146;
mul.lo.s32 %r149, %r147, %r148;
div.u32 %r150, %r692, %r146;
ld.param.u32 %r151, [%rd1+108];
mad.lo.s32 %r4, %r151, %r150, %r149;
ld.local.u32 %r5, [%rd2+208];
add.s32 %r691, %r5, -1;
mov.u32 %r145, 0;
setp.lt.s32	%p7, %r691, 1;
mov.u32 %r696, %r145;
@%p7 bra BB13_6;

mul.wide.s32 %rd21, %r5, 4;
add.s64 %rd800, %rd2, %rd21;
mov.u32 %r697, 0;

BB13_5:
ld.local.u32 %r153, [%rd800+4];
rem.u32 %r154, %r692, %r153;
ld.local.u32 %r155, [%rd800+104];
mad.lo.s32 %r697, %r155, %r154, %r697;
div.u32 %r692, %r692, %r153;
add.s64 %rd800, %rd800, -4;
add.s32 %r691, %r691, -1;
setp.gt.s32	%p8, %r691, 0;
mov.u32 %r693, %r697;
mov.u32 %r696, %r693;
@%p8 bra BB13_5;

BB13_6:
mov.u32 %r14, %r696;
ld.param.u64 %rd8, [%rd1];
ld.local.u32 %r157, [%rd2+108];
mad.lo.s32 %r15, %r157, %r692, %r14;
mov.u32 %r16, %tid.x;
add.s32 %r17, %r16, 64;
setp.lt.u32	%p1, %r16, %r135;
setp.ge.u32	%p9, %r16, %r135;
mov.u32 %r695, %r145;
@%p9 bra BB13_8;

cvta.to.global.u64 %rd22, %rd8;
mad.lo.s32 %r158, %r16, %r136, %r4;
mul.wide.u32 %rd23, %r158, 4;
add.s64 %rd24, %rd22, %rd23;
ld.global.u32 %r695, [%rd24];

BB13_8:
mov.u64 %rd801, 0;
@%p9 bra BB13_10;

ld.local.u64 %rd26, [%rd2];
cvta.to.global.u64 %rd27, %rd26;
mad.lo.s32 %r159, %r16, %r137, %r15;
mul.wide.u32 %rd28, %r159, 8;
add.s64 %rd29, %rd27, %rd28;
ld.global.u64 %rd801, [%rd29];

BB13_10:
selp.u16	%rs8, 1, 0, %p1;
cvt.s64.s32	%rd30, %r16;
mul.wide.s32 %rd31, %r16, 4;
mov.u64 %rd32, _Z20bitonicSortKVInPlaceIilLi2ELin1E6LTCompIiEjLi128EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3_$__cuda_local_var_181271_29_non_const_sharedKeys;
add.s64 %rd11, %rd32, %rd31;
st.shared.u32 [%rd11], %r695;
mul.wide.s32 %rd33, %r16, 8;
mov.u64 %rd34, _Z20bitonicSortKVInPlaceIilLi2ELin1E6LTCompIiEjLi128EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3_$__cuda_local_var_181272_29_non_const_sharedValues;
add.s64 %rd12, %rd34, %rd33;
st.shared.u64 [%rd12], %rd801;
mov.u64 %rd35, _Z20bitonicSortKVInPlaceIilLi2ELin1E6LTCompIiEjLi128EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3_$__cuda_local_var_181273_32_non_const_sharedValid;
add.s64 %rd13, %rd35, %rd30;
st.shared.u8 [%rd13], %rs8;
setp.lt.u32	%p2, %r17, %r135;
mov.u32 %r698, 0;
setp.ge.u32	%p11, %r17, %r135;
@%p11 bra BB13_12;

cvta.to.global.u64 %rd36, %rd8;
mad.lo.s32 %r161, %r17, %r136, %r4;
mul.wide.u32 %rd37, %r161, 4;
add.s64 %rd38, %rd36, %rd37;
ld.global.u32 %r698, [%rd38];

BB13_12:
mov.u64 %rd802, 0;
@%p11 bra BB13_14;

ld.local.u64 %rd40, [%rd2];
cvta.to.global.u64 %rd41, %rd40;
mad.lo.s32 %r162, %r17, %r137, %r15;
mul.wide.u32 %rd42, %r162, 8;
add.s64 %rd43, %rd41, %rd42;
ld.global.u64 %rd802, [%rd43];

BB13_14:
selp.u16	%rs9, 1, 0, %p2;
st.shared.u32 [%rd11+256], %r698;
st.shared.u64 [%rd12+512], %rd802;
st.shared.u8 [%rd13+64], %rs9;
shl.b32 %r22, %r16, 1;
bar.sync 0;
mul.wide.u32 %rd44, %r22, 4;
add.s64 %rd46, %rd32, %rd44;
ld.shared.u32 %r23, [%rd46+4];
ld.shared.u32 %r24, [%rd46];
setp.ge.s32	%p13, %r24, %r23;
@%p13 bra BB13_16;

cvt.u64.u32	%rd47, %r22;
add.s64 %rd49, %rd35, %rd47;
ld.shared.u8 %rs10, [%rd49];
mov.u32 %r699, 1;
setp.ne.s16	%p14, %rs10, 0;
@%p14 bra BB13_17;

BB13_16:
cvt.u64.u32	%rd50, %r22;
add.s64 %rd52, %rd35, %rd50;
ld.shared.u8 %rs11, [%rd52+1];
setp.eq.s16	%p15, %rs11, 0;
selp.u32	%r699, 1, 0, %p15;

BB13_17:
and.b32 %r169, %r16, 1;
setp.ne.s32	%p16, %r699, %r169;
@%p16 bra BB13_19;

mul.wide.u32 %rd53, %r22, 8;
add.s64 %rd55, %rd34, %rd53;
cvt.u64.u32	%rd56, %r22;
st.shared.u32 [%rd46], %r23;
st.shared.u32 [%rd46+4], %r24;
ld.shared.u64 %rd60, [%rd55];
ld.shared.u64 %rd61, [%rd55+8];
st.shared.u64 [%rd55], %rd61;
st.shared.u64 [%rd55+8], %rd60;
add.s64 %rd63, %rd35, %rd56;
ld.shared.u8 %rs12, [%rd63];
ld.shared.u8 %rs13, [%rd63+1];
st.shared.u8 [%rd63], %rs13;
st.shared.u8 [%rd63+1], %rs12;

BB13_19:
bar.sync 0;
sub.s32 %r31, %r22, %r169;
add.s32 %r175, %r31, 2;
mul.wide.u32 %rd64, %r175, 4;
add.s64 %rd66, %rd32, %rd64;
mul.wide.u32 %rd67, %r31, 4;
add.s64 %rd68, %rd32, %rd67;
ld.shared.u32 %r29, [%rd66];
ld.shared.u32 %r30, [%rd68];
setp.ge.s32	%p17, %r30, %r29;
@%p17 bra BB13_21;

cvt.u64.u32	%rd69, %r31;
add.s64 %rd71, %rd35, %rd69;
ld.shared.u8 %rs14, [%rd71];
mov.u32 %r700, 1;
setp.ne.s16	%p18, %rs14, 0;
@%p18 bra BB13_22;

BB13_21:
cvt.u64.u32	%rd72, %r175;
add.s64 %rd74, %rd35, %rd72;
ld.shared.u8 %rs15, [%rd74];
setp.eq.s16	%p19, %rs15, 0;
selp.u32	%r700, 1, 0, %p19;

BB13_22:
bfe.u32 %r187, %r16, 1, 1;
setp.ne.s32	%p20, %r700, %r187;
@%p20 bra BB13_24;

mul.wide.u32 %rd75, %r31, 8;
add.s64 %rd77, %rd34, %rd75;
mul.wide.u32 %rd78, %r175, 8;
add.s64 %rd79, %rd34, %rd78;
cvt.u64.u32	%rd80, %r31;
st.shared.u32 [%rd68], %r29;
cvt.u64.u32	%rd84, %r175;
st.shared.u32 [%rd66], %r30;
ld.shared.u64 %rd87, [%rd77];
ld.shared.u64 %rd88, [%rd79];
st.shared.u64 [%rd77], %rd88;
st.shared.u64 [%rd79], %rd87;
add.s64 %rd90, %rd35, %rd80;
ld.shared.u8 %rs16, [%rd90];
add.s64 %rd91, %rd35, %rd84;
ld.shared.u8 %rs17, [%rd91];
st.shared.u8 [%rd90], %rs17;
st.shared.u8 [%rd91], %rs16;

BB13_24:
bar.sync 0;
ld.shared.u32 %r34, [%rd46+4];
ld.shared.u32 %r35, [%rd46];
setp.ge.s32	%p21, %r35, %r34;
@%p21 bra BB13_26;

cvt.u64.u32	%rd95, %r22;
add.s64 %rd97, %rd35, %rd95;
ld.shared.u8 %rs18, [%rd97];
mov.u32 %r701, 1;
setp.ne.s16	%p22, %rs18, 0;
@%p22 bra BB13_27;

BB13_26:
cvt.u64.u32	%rd98, %r22;
add.s64 %rd100, %rd35, %rd98;
ld.shared.u8 %rs19, [%rd100+1];
setp.eq.s16	%p23, %rs19, 0;
selp.u32	%r701, 1, 0, %p23;

BB13_27:
bfe.u32 %r202, %r16, 1, 1;
setp.ne.s32	%p24, %r701, %r202;
@%p24 bra BB13_29;

cvt.u64.u32	%rd101, %r22;
st.shared.u32 [%rd46], %r34;
st.shared.u32 [%rd46+4], %r35;
mul.wide.u32 %rd105, %r22, 8;
add.s64 %rd107, %rd34, %rd105;
ld.shared.u64 %rd108, [%rd107];
ld.shared.u64 %rd109, [%rd107+8];
st.shared.u64 [%rd107], %rd109;
st.shared.u64 [%rd107+8], %rd108;
add.s64 %rd111, %rd35, %rd101;
ld.shared.u8 %rs20, [%rd111];
ld.shared.u8 %rs21, [%rd111+1];
st.shared.u8 [%rd111], %rs21;
st.shared.u8 [%rd111+1], %rs20;

BB13_29:
bar.sync 0;
and.b32 %r205, %r16, 3;
sub.s32 %r41, %r22, %r205;
add.s32 %r207, %r41, 4;
mul.wide.u32 %rd112, %r207, 4;
add.s64 %rd114, %rd32, %rd112;
mul.wide.u32 %rd115, %r41, 4;
add.s64 %rd116, %rd32, %rd115;
ld.shared.u32 %r39, [%rd114];
ld.shared.u32 %r40, [%rd116];
setp.ge.s32	%p25, %r40, %r39;
@%p25 bra BB13_31;

cvt.u64.u32	%rd117, %r41;
add.s64 %rd119, %rd35, %rd117;
ld.shared.u8 %rs22, [%rd119];
mov.u32 %r702, 1;
setp.ne.s16	%p26, %rs22, 0;
@%p26 bra BB13_32;

BB13_31:
cvt.u64.u32	%rd120, %r207;
add.s64 %rd122, %rd35, %rd120;
ld.shared.u8 %rs23, [%rd122];
setp.eq.s16	%p27, %rs23, 0;
selp.u32	%r702, 1, 0, %p27;

BB13_32:
bfe.u32 %r219, %r16, 2, 1;
setp.ne.s32	%p28, %r702, %r219;
@%p28 bra BB13_34;

mul.wide.u32 %rd123, %r41, 8;
add.s64 %rd125, %rd34, %rd123;
mul.wide.u32 %rd126, %r207, 8;
add.s64 %rd127, %rd34, %rd126;
cvt.u64.u32	%rd128, %r41;
st.shared.u32 [%rd116], %r39;
cvt.u64.u32	%rd132, %r207;
st.shared.u32 [%rd114], %r40;
ld.shared.u64 %rd135, [%rd125];
ld.shared.u64 %rd136, [%rd127];
st.shared.u64 [%rd125], %rd136;
st.shared.u64 [%rd127], %rd135;
add.s64 %rd138, %rd35, %rd128;
ld.shared.u8 %rs24, [%rd138];
add.s64 %rd139, %rd35, %rd132;
ld.shared.u8 %rs25, [%rd139];
st.shared.u8 [%rd138], %rs25;
st.shared.u8 [%rd139], %rs24;

BB13_34:
bar.sync 0;
ld.shared.u32 %r44, [%rd66];
ld.shared.u32 %r45, [%rd68];
setp.ge.s32	%p29, %r45, %r44;
@%p29 bra BB13_36;

cvt.u64.u32	%rd145, %r31;
add.s64 %rd147, %rd35, %rd145;
ld.shared.u8 %rs26, [%rd147];
mov.u32 %r703, 1;
setp.ne.s16	%p30, %rs26, 0;
@%p30 bra BB13_37;

BB13_36:
cvt.u64.u32	%rd148, %r175;
add.s64 %rd150, %rd35, %rd148;
ld.shared.u8 %rs27, [%rd150];
setp.eq.s16	%p31, %rs27, 0;
selp.u32	%r703, 1, 0, %p31;

BB13_37:
bfe.u32 %r242, %r16, 2, 1;
setp.ne.s32	%p32, %r703, %r242;
@%p32 bra BB13_39;

cvt.u64.u32	%rd151, %r31;
st.shared.u32 [%rd68], %r44;
cvt.u64.u32	%rd155, %r175;
st.shared.u32 [%rd66], %r45;
mul.wide.u32 %rd158, %r31, 8;
add.s64 %rd160, %rd34, %rd158;
ld.shared.u64 %rd161, [%rd160];
mul.wide.u32 %rd162, %r175, 8;
add.s64 %rd163, %rd34, %rd162;
ld.shared.u64 %rd164, [%rd163];
st.shared.u64 [%rd160], %rd164;
st.shared.u64 [%rd163], %rd161;
add.s64 %rd166, %rd35, %rd151;
ld.shared.u8 %rs28, [%rd166];
add.s64 %rd167, %rd35, %rd155;
ld.shared.u8 %rs29, [%rd167];
st.shared.u8 [%rd166], %rs29;
st.shared.u8 [%rd167], %rs28;

BB13_39:
bar.sync 0;
ld.shared.u32 %r48, [%rd46+4];
ld.shared.u32 %r49, [%rd46];
setp.ge.s32	%p33, %r49, %r48;
@%p33 bra BB13_41;

cvt.u64.u32	%rd171, %r22;
add.s64 %rd173, %rd35, %rd171;
ld.shared.u8 %rs30, [%rd173];
mov.u32 %r704, 1;
setp.ne.s16	%p34, %rs30, 0;
@%p34 bra BB13_42;

BB13_41:
cvt.u64.u32	%rd174, %r22;
add.s64 %rd176, %rd35, %rd174;
ld.shared.u8 %rs31, [%rd176+1];
setp.eq.s16	%p35, %rs31, 0;
selp.u32	%r704, 1, 0, %p35;

BB13_42:
bfe.u32 %r256, %r16, 2, 1;
setp.ne.s32	%p36, %r704, %r256;
@%p36 bra BB13_44;

cvt.u64.u32	%rd177, %r22;
st.shared.u32 [%rd46], %r48;
st.shared.u32 [%rd46+4], %r49;
mul.wide.u32 %rd181, %r22, 8;
add.s64 %rd183, %rd34, %rd181;
ld.shared.u64 %rd184, [%rd183];
ld.shared.u64 %rd185, [%rd183+8];
st.shared.u64 [%rd183], %rd185;
st.shared.u64 [%rd183+8], %rd184;
add.s64 %rd187, %rd35, %rd177;
ld.shared.u8 %rs32, [%rd187];
ld.shared.u8 %rs33, [%rd187+1];
st.shared.u8 [%rd187], %rs33;
st.shared.u8 [%rd187+1], %rs32;

BB13_44:
bar.sync 0;
and.b32 %r259, %r16, 7;
sub.s32 %r55, %r22, %r259;
add.s32 %r261, %r55, 8;
mul.wide.u32 %rd188, %r261, 4;
add.s64 %rd190, %rd32, %rd188;
mul.wide.u32 %rd191, %r55, 4;
add.s64 %rd192, %rd32, %rd191;
ld.shared.u32 %r53, [%rd190];
ld.shared.u32 %r54, [%rd192];
setp.ge.s32	%p37, %r54, %r53;
@%p37 bra BB13_46;

cvt.u64.u32	%rd193, %r55;
add.s64 %rd195, %rd35, %rd193;
ld.shared.u8 %rs34, [%rd195];
mov.u32 %r705, 1;
setp.ne.s16	%p38, %rs34, 0;
@%p38 bra BB13_47;

BB13_46:
cvt.u64.u32	%rd196, %r261;
add.s64 %rd198, %rd35, %rd196;
ld.shared.u8 %rs35, [%rd198];
setp.eq.s16	%p39, %rs35, 0;
selp.u32	%r705, 1, 0, %p39;

BB13_47:
bfe.u32 %r273, %r16, 3, 1;
setp.ne.s32	%p40, %r705, %r273;
@%p40 bra BB13_49;

mul.wide.u32 %rd199, %r55, 8;
add.s64 %rd201, %rd34, %rd199;
mul.wide.u32 %rd202, %r261, 8;
add.s64 %rd203, %rd34, %rd202;
cvt.u64.u32	%rd204, %r55;
st.shared.u32 [%rd192], %r53;
cvt.u64.u32	%rd208, %r261;
st.shared.u32 [%rd190], %r54;
ld.shared.u64 %rd211, [%rd201];
ld.shared.u64 %rd212, [%rd203];
st.shared.u64 [%rd201], %rd212;
st.shared.u64 [%rd203], %rd211;
add.s64 %rd214, %rd35, %rd204;
ld.shared.u8 %rs36, [%rd214];
add.s64 %rd215, %rd35, %rd208;
ld.shared.u8 %rs37, [%rd215];
st.shared.u8 [%rd214], %rs37;
st.shared.u8 [%rd215], %rs36;

BB13_49:
bar.sync 0;
ld.shared.u32 %r58, [%rd114];
ld.shared.u32 %r59, [%rd116];
setp.ge.s32	%p41, %r59, %r58;
@%p41 bra BB13_51;

cvt.u64.u32	%rd221, %r41;
add.s64 %rd223, %rd35, %rd221;
ld.shared.u8 %rs38, [%rd223];
mov.u32 %r706, 1;
setp.ne.s16	%p42, %rs38, 0;
@%p42 bra BB13_52;

BB13_51:
cvt.u64.u32	%rd224, %r207;
add.s64 %rd226, %rd35, %rd224;
ld.shared.u8 %rs39, [%rd226];
setp.eq.s16	%p43, %rs39, 0;
selp.u32	%r706, 1, 0, %p43;

BB13_52:
bfe.u32 %r296, %r16, 3, 1;
setp.ne.s32	%p44, %r706, %r296;
@%p44 bra BB13_54;

cvt.u64.u32	%rd227, %r41;
st.shared.u32 [%rd116], %r58;
cvt.u64.u32	%rd231, %r207;
st.shared.u32 [%rd114], %r59;
mul.wide.u32 %rd234, %r41, 8;
add.s64 %rd236, %rd34, %rd234;
ld.shared.u64 %rd237, [%rd236];
mul.wide.u32 %rd238, %r207, 8;
add.s64 %rd239, %rd34, %rd238;
ld.shared.u64 %rd240, [%rd239];
st.shared.u64 [%rd236], %rd240;
st.shared.u64 [%rd239], %rd237;
add.s64 %rd242, %rd35, %rd227;
ld.shared.u8 %rs40, [%rd242];
add.s64 %rd243, %rd35, %rd231;
ld.shared.u8 %rs41, [%rd243];
st.shared.u8 [%rd242], %rs41;
st.shared.u8 [%rd243], %rs40;

BB13_54:
bar.sync 0;
ld.shared.u32 %r62, [%rd66];
ld.shared.u32 %r63, [%rd68];
setp.ge.s32	%p45, %r63, %r62;
@%p45 bra BB13_56;

cvt.u64.u32	%rd249, %r31;
add.s64 %rd251, %rd35, %rd249;
ld.shared.u8 %rs42, [%rd251];
mov.u32 %r707, 1;
setp.ne.s16	%p46, %rs42, 0;
@%p46 bra BB13_57;

BB13_56:
cvt.u64.u32	%rd252, %r175;
add.s64 %rd254, %rd35, %rd252;
ld.shared.u8 %rs43, [%rd254];
setp.eq.s16	%p47, %rs43, 0;
selp.u32	%r707, 1, 0, %p47;

BB13_57:
bfe.u32 %r318, %r16, 3, 1;
setp.ne.s32	%p48, %r707, %r318;
@%p48 bra BB13_59;

cvt.u64.u32	%rd255, %r31;
st.shared.u32 [%rd68], %r62;
cvt.u64.u32	%rd259, %r175;
st.shared.u32 [%rd66], %r63;
mul.wide.u32 %rd262, %r31, 8;
add.s64 %rd264, %rd34, %rd262;
ld.shared.u64 %rd265, [%rd264];
mul.wide.u32 %rd266, %r175, 8;
add.s64 %rd267, %rd34, %rd266;
ld.shared.u64 %rd268, [%rd267];
st.shared.u64 [%rd264], %rd268;
st.shared.u64 [%rd267], %rd265;
add.s64 %rd270, %rd35, %rd255;
ld.shared.u8 %rs44, [%rd270];
add.s64 %rd271, %rd35, %rd259;
ld.shared.u8 %rs45, [%rd271];
st.shared.u8 [%rd270], %rs45;
st.shared.u8 [%rd271], %rs44;

BB13_59:
bar.sync 0;
ld.shared.u32 %r66, [%rd46+4];
ld.shared.u32 %r67, [%rd46];
setp.ge.s32	%p49, %r67, %r66;
@%p49 bra BB13_61;

cvt.u64.u32	%rd275, %r22;
add.s64 %rd277, %rd35, %rd275;
ld.shared.u8 %rs46, [%rd277];
mov.u32 %r708, 1;
setp.ne.s16	%p50, %rs46, 0;
@%p50 bra BB13_62;

BB13_61:
cvt.u64.u32	%rd278, %r22;
add.s64 %rd280, %rd35, %rd278;
ld.shared.u8 %rs47, [%rd280+1];
setp.eq.s16	%p51, %rs47, 0;
selp.u32	%r708, 1, 0, %p51;

BB13_62:
bfe.u32 %r332, %r16, 3, 1;
setp.ne.s32	%p52, %r708, %r332;
@%p52 bra BB13_64;

cvt.u64.u32	%rd281, %r22;
st.shared.u32 [%rd46], %r66;
st.shared.u32 [%rd46+4], %r67;
mul.wide.u32 %rd285, %r22, 8;
add.s64 %rd287, %rd34, %rd285;
ld.shared.u64 %rd288, [%rd287];
ld.shared.u64 %rd289, [%rd287+8];
st.shared.u64 [%rd287], %rd289;
st.shared.u64 [%rd287+8], %rd288;
add.s64 %rd291, %rd35, %rd281;
ld.shared.u8 %rs48, [%rd291];
ld.shared.u8 %rs49, [%rd291+1];
st.shared.u8 [%rd291], %rs49;
st.shared.u8 [%rd291+1], %rs48;

BB13_64:
bar.sync 0;
and.b32 %r335, %r16, 15;
sub.s32 %r73, %r22, %r335;
add.s32 %r337, %r73, 16;
mul.wide.u32 %rd292, %r337, 4;
add.s64 %rd294, %rd32, %rd292;
mul.wide.u32 %rd295, %r73, 4;
add.s64 %rd296, %rd32, %rd295;
ld.shared.u32 %r71, [%rd294];
ld.shared.u32 %r72, [%rd296];
setp.ge.s32	%p53, %r72, %r71;
@%p53 bra BB13_66;

cvt.u64.u32	%rd297, %r73;
add.s64 %rd299, %rd35, %rd297;
ld.shared.u8 %rs50, [%rd299];
mov.u32 %r709, 1;
setp.ne.s16	%p54, %rs50, 0;
@%p54 bra BB13_67;

BB13_66:
cvt.u64.u32	%rd300, %r337;
add.s64 %rd302, %rd35, %rd300;
ld.shared.u8 %rs51, [%rd302];
setp.eq.s16	%p55, %rs51, 0;
selp.u32	%r709, 1, 0, %p55;

BB13_67:
bfe.u32 %r349, %r16, 4, 1;
setp.ne.s32	%p56, %r709, %r349;
@%p56 bra BB13_69;

mul.wide.u32 %rd303, %r73, 8;
add.s64 %rd305, %rd34, %rd303;
mul.wide.u32 %rd306, %r337, 8;
add.s64 %rd307, %rd34, %rd306;
cvt.u64.u32	%rd308, %r73;
st.shared.u32 [%rd296], %r71;
cvt.u64.u32	%rd312, %r337;
st.shared.u32 [%rd294], %r72;
ld.shared.u64 %rd315, [%rd305];
ld.shared.u64 %rd316, [%rd307];
st.shared.u64 [%rd305], %rd316;
st.shared.u64 [%rd307], %rd315;
add.s64 %rd318, %rd35, %rd308;
ld.shared.u8 %rs52, [%rd318];
add.s64 %rd319, %rd35, %rd312;
ld.shared.u8 %rs53, [%rd319];
st.shared.u8 [%rd318], %rs53;
st.shared.u8 [%rd319], %rs52;

BB13_69:
bar.sync 0;
ld.shared.u32 %r76, [%rd190];
ld.shared.u32 %r77, [%rd192];
setp.ge.s32	%p57, %r77, %r76;
@%p57 bra BB13_71;

cvt.u64.u32	%rd325, %r55;
add.s64 %rd327, %rd35, %rd325;
ld.shared.u8 %rs54, [%rd327];
mov.u32 %r710, 1;
setp.ne.s16	%p58, %rs54, 0;
@%p58 bra BB13_72;

BB13_71:
cvt.u64.u32	%rd328, %r261;
add.s64 %rd330, %rd35, %rd328;
ld.shared.u8 %rs55, [%rd330];
setp.eq.s16	%p59, %rs55, 0;
selp.u32	%r710, 1, 0, %p59;

BB13_72:
bfe.u32 %r372, %r16, 4, 1;
setp.ne.s32	%p60, %r710, %r372;
@%p60 bra BB13_74;

cvt.u64.u32	%rd331, %r55;
st.shared.u32 [%rd192], %r76;
cvt.u64.u32	%rd335, %r261;
st.shared.u32 [%rd190], %r77;
mul.wide.u32 %rd338, %r55, 8;
add.s64 %rd340, %rd34, %rd338;
ld.shared.u64 %rd341, [%rd340];
mul.wide.u32 %rd342, %r261, 8;
add.s64 %rd343, %rd34, %rd342;
ld.shared.u64 %rd344, [%rd343];
st.shared.u64 [%rd340], %rd344;
st.shared.u64 [%rd343], %rd341;
add.s64 %rd346, %rd35, %rd331;
ld.shared.u8 %rs56, [%rd346];
add.s64 %rd347, %rd35, %rd335;
ld.shared.u8 %rs57, [%rd347];
st.shared.u8 [%rd346], %rs57;
st.shared.u8 [%rd347], %rs56;

BB13_74:
bar.sync 0;
ld.shared.u32 %r80, [%rd114];
ld.shared.u32 %r81, [%rd116];
setp.ge.s32	%p61, %r81, %r80;
@%p61 bra BB13_76;

cvt.u64.u32	%rd353, %r41;
add.s64 %rd355, %rd35, %rd353;
ld.shared.u8 %rs58, [%rd355];
mov.u32 %r711, 1;
setp.ne.s16	%p62, %rs58, 0;
@%p62 bra BB13_77;

BB13_76:
cvt.u64.u32	%rd356, %r207;
add.s64 %rd358, %rd35, %rd356;
ld.shared.u8 %rs59, [%rd358];
setp.eq.s16	%p63, %rs59, 0;
selp.u32	%r711, 1, 0, %p63;

BB13_77:
bfe.u32 %r394, %r16, 4, 1;
setp.ne.s32	%p64, %r711, %r394;
@%p64 bra BB13_79;

cvt.u64.u32	%rd359, %r41;
st.shared.u32 [%rd116], %r80;
cvt.u64.u32	%rd363, %r207;
st.shared.u32 [%rd114], %r81;
mul.wide.u32 %rd366, %r41, 8;
add.s64 %rd368, %rd34, %rd366;
ld.shared.u64 %rd369, [%rd368];
mul.wide.u32 %rd370, %r207, 8;
add.s64 %rd371, %rd34, %rd370;
ld.shared.u64 %rd372, [%rd371];
st.shared.u64 [%rd368], %rd372;
st.shared.u64 [%rd371], %rd369;
add.s64 %rd374, %rd35, %rd359;
ld.shared.u8 %rs60, [%rd374];
add.s64 %rd375, %rd35, %rd363;
ld.shared.u8 %rs61, [%rd375];
st.shared.u8 [%rd374], %rs61;
st.shared.u8 [%rd375], %rs60;

BB13_79:
bar.sync 0;
ld.shared.u32 %r84, [%rd66];
ld.shared.u32 %r85, [%rd68];
setp.ge.s32	%p65, %r85, %r84;
@%p65 bra BB13_81;

cvt.u64.u32	%rd381, %r31;
add.s64 %rd383, %rd35, %rd381;
ld.shared.u8 %rs62, [%rd383];
mov.u32 %r712, 1;
setp.ne.s16	%p66, %rs62, 0;
@%p66 bra BB13_82;

BB13_81:
cvt.u64.u32	%rd384, %r175;
add.s64 %rd386, %rd35, %rd384;
ld.shared.u8 %rs63, [%rd386];
setp.eq.s16	%p67, %rs63, 0;
selp.u32	%r712, 1, 0, %p67;

BB13_82:
bfe.u32 %r416, %r16, 4, 1;
setp.ne.s32	%p68, %r712, %r416;
@%p68 bra BB13_84;

cvt.u64.u32	%rd387, %r31;
st.shared.u32 [%rd68], %r84;
cvt.u64.u32	%rd391, %r175;
st.shared.u32 [%rd66], %r85;
mul.wide.u32 %rd394, %r31, 8;
add.s64 %rd396, %rd34, %rd394;
ld.shared.u64 %rd397, [%rd396];
mul.wide.u32 %rd398, %r175, 8;
add.s64 %rd399, %rd34, %rd398;
ld.shared.u64 %rd400, [%rd399];
st.shared.u64 [%rd396], %rd400;
st.shared.u64 [%rd399], %rd397;
add.s64 %rd402, %rd35, %rd387;
ld.shared.u8 %rs64, [%rd402];
add.s64 %rd403, %rd35, %rd391;
ld.shared.u8 %rs65, [%rd403];
st.shared.u8 [%rd402], %rs65;
st.shared.u8 [%rd403], %rs64;

BB13_84:
bar.sync 0;
ld.shared.u32 %r88, [%rd46+4];
ld.shared.u32 %r89, [%rd46];
setp.ge.s32	%p69, %r89, %r88;
@%p69 bra BB13_86;

cvt.u64.u32	%rd407, %r22;
add.s64 %rd409, %rd35, %rd407;
ld.shared.u8 %rs66, [%rd409];
mov.u32 %r713, 1;
setp.ne.s16	%p70, %rs66, 0;
@%p70 bra BB13_87;

BB13_86:
cvt.u64.u32	%rd410, %r22;
add.s64 %rd412, %rd35, %rd410;
ld.shared.u8 %rs67, [%rd412+1];
setp.eq.s16	%p71, %rs67, 0;
selp.u32	%r713, 1, 0, %p71;

BB13_87:
bfe.u32 %r430, %r16, 4, 1;
setp.ne.s32	%p72, %r713, %r430;
@%p72 bra BB13_89;

cvt.u64.u32	%rd413, %r22;
st.shared.u32 [%rd46], %r88;
st.shared.u32 [%rd46+4], %r89;
mul.wide.u32 %rd417, %r22, 8;
add.s64 %rd419, %rd34, %rd417;
ld.shared.u64 %rd420, [%rd419];
ld.shared.u64 %rd421, [%rd419+8];
st.shared.u64 [%rd419], %rd421;
st.shared.u64 [%rd419+8], %rd420;
add.s64 %rd423, %rd35, %rd413;
ld.shared.u8 %rs68, [%rd423];
ld.shared.u8 %rs69, [%rd423+1];
st.shared.u8 [%rd423], %rs69;
st.shared.u8 [%rd423+1], %rs68;

BB13_89:
bar.sync 0;
and.b32 %r433, %r16, 31;
sub.s32 %r95, %r22, %r433;
add.s32 %r435, %r95, 32;
mul.wide.u32 %rd424, %r435, 4;
add.s64 %rd426, %rd32, %rd424;
mul.wide.u32 %rd427, %r95, 4;
add.s64 %rd428, %rd32, %rd427;
ld.shared.u32 %r93, [%rd426];
ld.shared.u32 %r94, [%rd428];
setp.ge.s32	%p73, %r94, %r93;
@%p73 bra BB13_91;

cvt.u64.u32	%rd429, %r95;
add.s64 %rd431, %rd35, %rd429;
ld.shared.u8 %rs70, [%rd431];
mov.u32 %r714, 1;
setp.ne.s16	%p74, %rs70, 0;
@%p74 bra BB13_92;

BB13_91:
cvt.u64.u32	%rd432, %r435;
add.s64 %rd434, %rd35, %rd432;
ld.shared.u8 %rs71, [%rd434];
setp.eq.s16	%p75, %rs71, 0;
selp.u32	%r714, 1, 0, %p75;

BB13_92:
bfe.u32 %r447, %r16, 5, 1;
setp.ne.s32	%p76, %r714, %r447;
@%p76 bra BB13_94;

mul.wide.u32 %rd435, %r95, 8;
add.s64 %rd437, %rd34, %rd435;
mul.wide.u32 %rd438, %r435, 8;
add.s64 %rd439, %rd34, %rd438;
cvt.u64.u32	%rd440, %r95;
st.shared.u32 [%rd428], %r93;
cvt.u64.u32	%rd444, %r435;
st.shared.u32 [%rd426], %r94;
ld.shared.u64 %rd447, [%rd437];
ld.shared.u64 %rd448, [%rd439];
st.shared.u64 [%rd437], %rd448;
st.shared.u64 [%rd439], %rd447;
add.s64 %rd450, %rd35, %rd440;
ld.shared.u8 %rs72, [%rd450];
add.s64 %rd451, %rd35, %rd444;
ld.shared.u8 %rs73, [%rd451];
st.shared.u8 [%rd450], %rs73;
st.shared.u8 [%rd451], %rs72;

BB13_94:
bar.sync 0;
ld.shared.u32 %r98, [%rd294];
ld.shared.u32 %r99, [%rd296];
setp.ge.s32	%p77, %r99, %r98;
@%p77 bra BB13_96;

cvt.u64.u32	%rd457, %r73;
add.s64 %rd459, %rd35, %rd457;
ld.shared.u8 %rs74, [%rd459];
mov.u32 %r715, 1;
setp.ne.s16	%p78, %rs74, 0;
@%p78 bra BB13_97;

BB13_96:
cvt.u64.u32	%rd460, %r337;
add.s64 %rd462, %rd35, %rd460;
ld.shared.u8 %rs75, [%rd462];
setp.eq.s16	%p79, %rs75, 0;
selp.u32	%r715, 1, 0, %p79;

BB13_97:
bfe.u32 %r470, %r16, 5, 1;
setp.ne.s32	%p80, %r715, %r470;
@%p80 bra BB13_99;

cvt.u64.u32	%rd463, %r73;
st.shared.u32 [%rd296], %r98;
cvt.u64.u32	%rd467, %r337;
st.shared.u32 [%rd294], %r99;
mul.wide.u32 %rd470, %r73, 8;
add.s64 %rd472, %rd34, %rd470;
ld.shared.u64 %rd473, [%rd472];
mul.wide.u32 %rd474, %r337, 8;
add.s64 %rd475, %rd34, %rd474;
ld.shared.u64 %rd476, [%rd475];
st.shared.u64 [%rd472], %rd476;
st.shared.u64 [%rd475], %rd473;
add.s64 %rd478, %rd35, %rd463;
ld.shared.u8 %rs76, [%rd478];
add.s64 %rd479, %rd35, %rd467;
ld.shared.u8 %rs77, [%rd479];
st.shared.u8 [%rd478], %rs77;
st.shared.u8 [%rd479], %rs76;

BB13_99:
bar.sync 0;
ld.shared.u32 %r102, [%rd190];
ld.shared.u32 %r103, [%rd192];
setp.ge.s32	%p81, %r103, %r102;
@%p81 bra BB13_101;

cvt.u64.u32	%rd485, %r55;
add.s64 %rd487, %rd35, %rd485;
ld.shared.u8 %rs78, [%rd487];
mov.u32 %r716, 1;
setp.ne.s16	%p82, %rs78, 0;
@%p82 bra BB13_102;

BB13_101:
cvt.u64.u32	%rd488, %r261;
add.s64 %rd490, %rd35, %rd488;
ld.shared.u8 %rs79, [%rd490];
setp.eq.s16	%p83, %rs79, 0;
selp.u32	%r716, 1, 0, %p83;

BB13_102:
bfe.u32 %r492, %r16, 5, 1;
setp.ne.s32	%p84, %r716, %r492;
@%p84 bra BB13_104;

cvt.u64.u32	%rd491, %r55;
st.shared.u32 [%rd192], %r102;
cvt.u64.u32	%rd495, %r261;
st.shared.u32 [%rd190], %r103;
mul.wide.u32 %rd498, %r55, 8;
add.s64 %rd500, %rd34, %rd498;
ld.shared.u64 %rd501, [%rd500];
mul.wide.u32 %rd502, %r261, 8;
add.s64 %rd503, %rd34, %rd502;
ld.shared.u64 %rd504, [%rd503];
st.shared.u64 [%rd500], %rd504;
st.shared.u64 [%rd503], %rd501;
add.s64 %rd506, %rd35, %rd491;
ld.shared.u8 %rs80, [%rd506];
add.s64 %rd507, %rd35, %rd495;
ld.shared.u8 %rs81, [%rd507];
st.shared.u8 [%rd506], %rs81;
st.shared.u8 [%rd507], %rs80;

BB13_104:
bar.sync 0;
ld.shared.u32 %r106, [%rd114];
ld.shared.u32 %r107, [%rd116];
setp.ge.s32	%p85, %r107, %r106;
@%p85 bra BB13_106;

cvt.u64.u32	%rd513, %r41;
add.s64 %rd515, %rd35, %rd513;
ld.shared.u8 %rs82, [%rd515];
mov.u32 %r717, 1;
setp.ne.s16	%p86, %rs82, 0;
@%p86 bra BB13_107;

BB13_106:
cvt.u64.u32	%rd516, %r207;
add.s64 %rd518, %rd35, %rd516;
ld.shared.u8 %rs83, [%rd518];
setp.eq.s16	%p87, %rs83, 0;
selp.u32	%r717, 1, 0, %p87;

BB13_107:
bfe.u32 %r514, %r16, 5, 1;
setp.ne.s32	%p88, %r717, %r514;
@%p88 bra BB13_109;

cvt.u64.u32	%rd519, %r41;
st.shared.u32 [%rd116], %r106;
cvt.u64.u32	%rd523, %r207;
st.shared.u32 [%rd114], %r107;
mul.wide.u32 %rd526, %r41, 8;
add.s64 %rd528, %rd34, %rd526;
ld.shared.u64 %rd529, [%rd528];
mul.wide.u32 %rd530, %r207, 8;
add.s64 %rd531, %rd34, %rd530;
ld.shared.u64 %rd532, [%rd531];
st.shared.u64 [%rd528], %rd532;
st.shared.u64 [%rd531], %rd529;
add.s64 %rd534, %rd35, %rd519;
ld.shared.u8 %rs84, [%rd534];
add.s64 %rd535, %rd35, %rd523;
ld.shared.u8 %rs85, [%rd535];
st.shared.u8 [%rd534], %rs85;
st.shared.u8 [%rd535], %rs84;

BB13_109:
bar.sync 0;
ld.shared.u32 %r110, [%rd66];
ld.shared.u32 %r111, [%rd68];
setp.ge.s32	%p89, %r111, %r110;
@%p89 bra BB13_111;

cvt.u64.u32	%rd541, %r31;
add.s64 %rd543, %rd35, %rd541;
ld.shared.u8 %rs86, [%rd543];
mov.u32 %r718, 1;
setp.ne.s16	%p90, %rs86, 0;
@%p90 bra BB13_112;

BB13_111:
cvt.u64.u32	%rd544, %r175;
add.s64 %rd546, %rd35, %rd544;
ld.shared.u8 %rs87, [%rd546];
setp.eq.s16	%p91, %rs87, 0;
selp.u32	%r718, 1, 0, %p91;

BB13_112:
bfe.u32 %r536, %r16, 5, 1;
setp.ne.s32	%p92, %r718, %r536;
@%p92 bra BB13_114;

cvt.u64.u32	%rd547, %r31;
st.shared.u32 [%rd68], %r110;
cvt.u64.u32	%rd551, %r175;
st.shared.u32 [%rd66], %r111;
mul.wide.u32 %rd554, %r31, 8;
add.s64 %rd556, %rd34, %rd554;
ld.shared.u64 %rd557, [%rd556];
mul.wide.u32 %rd558, %r175, 8;
add.s64 %rd559, %rd34, %rd558;
ld.shared.u64 %rd560, [%rd559];
st.shared.u64 [%rd556], %rd560;
st.shared.u64 [%rd559], %rd557;
add.s64 %rd562, %rd35, %rd547;
ld.shared.u8 %rs88, [%rd562];
add.s64 %rd563, %rd35, %rd551;
ld.shared.u8 %rs89, [%rd563];
st.shared.u8 [%rd562], %rs89;
st.shared.u8 [%rd563], %rs88;

BB13_114:
bar.sync 0;
ld.shared.u32 %r114, [%rd46+4];
ld.shared.u32 %r115, [%rd46];
setp.ge.s32	%p93, %r115, %r114;
@%p93 bra BB13_116;

cvt.u64.u32	%rd567, %r22;
add.s64 %rd569, %rd35, %rd567;
ld.shared.u8 %rs90, [%rd569];
mov.u32 %r719, 1;
setp.ne.s16	%p94, %rs90, 0;
@%p94 bra BB13_117;

BB13_116:
cvt.u64.u32	%rd570, %r22;
add.s64 %rd572, %rd35, %rd570;
ld.shared.u8 %rs91, [%rd572+1];
setp.eq.s16	%p95, %rs91, 0;
selp.u32	%r719, 1, 0, %p95;

BB13_117:
bfe.u32 %r550, %r16, 5, 1;
setp.ne.s32	%p96, %r719, %r550;
@%p96 bra BB13_119;

cvt.u64.u32	%rd573, %r22;
st.shared.u32 [%rd46], %r114;
st.shared.u32 [%rd46+4], %r115;
mul.wide.u32 %rd577, %r22, 8;
add.s64 %rd579, %rd34, %rd577;
ld.shared.u64 %rd580, [%rd579];
ld.shared.u64 %rd581, [%rd579+8];
st.shared.u64 [%rd579], %rd581;
st.shared.u64 [%rd579+8], %rd580;
add.s64 %rd583, %rd35, %rd573;
ld.shared.u8 %rs92, [%rd583];
ld.shared.u8 %rs93, [%rd583+1];
st.shared.u8 [%rd583], %rs93;
st.shared.u8 [%rd583+1], %rs92;

BB13_119:
bar.sync 0;
and.b32 %r553, %r16, 63;
sub.s32 %r554, %r22, %r553;
add.s32 %r555, %r554, 64;
mul.wide.u32 %rd584, %r555, 4;
add.s64 %rd586, %rd32, %rd584;
mul.wide.u32 %rd587, %r554, 4;
add.s64 %rd588, %rd32, %rd587;
ld.shared.u32 %r120, [%rd586];
ld.shared.u32 %r121, [%rd588];
setp.ge.s32	%p97, %r121, %r120;
@%p97 bra BB13_121;

cvt.u64.u32	%rd589, %r554;
add.s64 %rd591, %rd35, %rd589;
ld.shared.u8 %rs94, [%rd591];
setp.ne.s16	%p98, %rs94, 0;
@%p98 bra BB13_123;

BB13_121:
cvt.u64.u32	%rd592, %r555;
add.s64 %rd594, %rd35, %rd592;
ld.shared.u8 %rs1, [%rd594];
setp.eq.s16	%p99, %rs1, 0;
@%p99 bra BB13_123;

cvt.u64.u32	%rd595, %r554;
st.shared.u32 [%rd588], %r120;
st.shared.u32 [%rd586], %r121;
mul.wide.u32 %rd602, %r554, 8;
add.s64 %rd604, %rd34, %rd602;
ld.shared.u64 %rd605, [%rd604];
mul.wide.u32 %rd606, %r555, 8;
add.s64 %rd607, %rd34, %rd606;
ld.shared.u64 %rd608, [%rd607];
st.shared.u64 [%rd604], %rd608;
st.shared.u64 [%rd607], %rd605;
add.s64 %rd610, %rd35, %rd595;
ld.shared.u8 %rs95, [%rd610];
st.shared.u8 [%rd610], %rs1;
st.shared.u8 [%rd594], %rs95;

BB13_123:
bar.sync 0;
ld.shared.u32 %r122, [%rd426];
ld.shared.u32 %r123, [%rd428];
setp.ge.s32	%p100, %r123, %r122;
@%p100 bra BB13_125;

cvt.u64.u32	%rd617, %r95;
add.s64 %rd619, %rd35, %rd617;
ld.shared.u8 %rs96, [%rd619];
setp.ne.s16	%p101, %rs96, 0;
@%p101 bra BB13_127;

BB13_125:
cvt.u64.u32	%rd620, %r435;
add.s64 %rd622, %rd35, %rd620;
ld.shared.u8 %rs2, [%rd622];
setp.eq.s16	%p102, %rs2, 0;
@%p102 bra BB13_127;

cvt.u64.u32	%rd623, %r95;
st.shared.u32 [%rd428], %r122;
st.shared.u32 [%rd426], %r123;
mul.wide.u32 %rd630, %r95, 8;
add.s64 %rd632, %rd34, %rd630;
ld.shared.u64 %rd633, [%rd632];
mul.wide.u32 %rd634, %r435, 8;
add.s64 %rd635, %rd34, %rd634;
ld.shared.u64 %rd636, [%rd635];
st.shared.u64 [%rd632], %rd636;
st.shared.u64 [%rd635], %rd633;
add.s64 %rd638, %rd35, %rd623;
ld.shared.u8 %rs97, [%rd638];
st.shared.u8 [%rd638], %rs2;
st.shared.u8 [%rd622], %rs97;

BB13_127:
bar.sync 0;
ld.shared.u32 %r124, [%rd294];
ld.shared.u32 %r125, [%rd296];
setp.ge.s32	%p103, %r125, %r124;
@%p103 bra BB13_129;

cvt.u64.u32	%rd645, %r73;
add.s64 %rd647, %rd35, %rd645;
ld.shared.u8 %rs98, [%rd647];
setp.ne.s16	%p104, %rs98, 0;
@%p104 bra BB13_131;

BB13_129:
cvt.u64.u32	%rd648, %r337;
add.s64 %rd650, %rd35, %rd648;
ld.shared.u8 %rs3, [%rd650];
setp.eq.s16	%p105, %rs3, 0;
@%p105 bra BB13_131;

cvt.u64.u32	%rd651, %r73;
st.shared.u32 [%rd296], %r124;
st.shared.u32 [%rd294], %r125;
mul.wide.u32 %rd658, %r73, 8;
add.s64 %rd660, %rd34, %rd658;
ld.shared.u64 %rd661, [%rd660];
mul.wide.u32 %rd662, %r337, 8;
add.s64 %rd663, %rd34, %rd662;
ld.shared.u64 %rd664, [%rd663];
st.shared.u64 [%rd660], %rd664;
st.shared.u64 [%rd663], %rd661;
add.s64 %rd666, %rd35, %rd651;
ld.shared.u8 %rs99, [%rd666];
st.shared.u8 [%rd666], %rs3;
st.shared.u8 [%rd650], %rs99;

BB13_131:
bar.sync 0;
ld.shared.u32 %r126, [%rd190];
ld.shared.u32 %r127, [%rd192];
setp.ge.s32	%p106, %r127, %r126;
@%p106 bra BB13_133;

cvt.u64.u32	%rd673, %r55;
add.s64 %rd675, %rd35, %rd673;
ld.shared.u8 %rs100, [%rd675];
setp.ne.s16	%p107, %rs100, 0;
@%p107 bra BB13_135;

BB13_133:
cvt.u64.u32	%rd676, %r261;
add.s64 %rd678, %rd35, %rd676;
ld.shared.u8 %rs4, [%rd678];
setp.eq.s16	%p108, %rs4, 0;
@%p108 bra BB13_135;

cvt.u64.u32	%rd679, %r55;
st.shared.u32 [%rd192], %r126;
st.shared.u32 [%rd190], %r127;
mul.wide.u32 %rd686, %r55, 8;
add.s64 %rd688, %rd34, %rd686;
ld.shared.u64 %rd689, [%rd688];
mul.wide.u32 %rd690, %r261, 8;
add.s64 %rd691, %rd34, %rd690;
ld.shared.u64 %rd692, [%rd691];
st.shared.u64 [%rd688], %rd692;
st.shared.u64 [%rd691], %rd689;
add.s64 %rd694, %rd35, %rd679;
ld.shared.u8 %rs101, [%rd694];
st.shared.u8 [%rd694], %rs4;
st.shared.u8 [%rd678], %rs101;

BB13_135:
bar.sync 0;
ld.shared.u32 %r128, [%rd114];
ld.shared.u32 %r129, [%rd116];
setp.ge.s32	%p109, %r129, %r128;
@%p109 bra BB13_137;

cvt.u64.u32	%rd701, %r41;
add.s64 %rd703, %rd35, %rd701;
ld.shared.u8 %rs102, [%rd703];
setp.ne.s16	%p110, %rs102, 0;
@%p110 bra BB13_139;

BB13_137:
cvt.u64.u32	%rd704, %r207;
add.s64 %rd706, %rd35, %rd704;
ld.shared.u8 %rs5, [%rd706];
setp.eq.s16	%p111, %rs5, 0;
@%p111 bra BB13_139;

cvt.u64.u32	%rd707, %r41;
st.shared.u32 [%rd116], %r128;
st.shared.u32 [%rd114], %r129;
mul.wide.u32 %rd714, %r41, 8;
add.s64 %rd716, %rd34, %rd714;
ld.shared.u64 %rd717, [%rd716];
mul.wide.u32 %rd718, %r207, 8;
add.s64 %rd719, %rd34, %rd718;
ld.shared.u64 %rd720, [%rd719];
st.shared.u64 [%rd716], %rd720;
st.shared.u64 [%rd719], %rd717;
add.s64 %rd722, %rd35, %rd707;
ld.shared.u8 %rs103, [%rd722];
st.shared.u8 [%rd722], %rs5;
st.shared.u8 [%rd706], %rs103;

BB13_139:
bar.sync 0;
ld.shared.u32 %r130, [%rd66];
ld.shared.u32 %r131, [%rd68];
setp.ge.s32	%p112, %r131, %r130;
@%p112 bra BB13_141;

cvt.u64.u32	%rd729, %r31;
add.s64 %rd731, %rd35, %rd729;
ld.shared.u8 %rs104, [%rd731];
setp.ne.s16	%p113, %rs104, 0;
@%p113 bra BB13_143;

BB13_141:
cvt.u64.u32	%rd732, %r175;
add.s64 %rd734, %rd35, %rd732;
ld.shared.u8 %rs6, [%rd734];
setp.eq.s16	%p114, %rs6, 0;
@%p114 bra BB13_143;

cvt.u64.u32	%rd735, %r31;
st.shared.u32 [%rd68], %r130;
st.shared.u32 [%rd66], %r131;
mul.wide.u32 %rd742, %r31, 8;
add.s64 %rd744, %rd34, %rd742;
ld.shared.u64 %rd745, [%rd744];
mul.wide.u32 %rd746, %r175, 8;
add.s64 %rd747, %rd34, %rd746;
ld.shared.u64 %rd748, [%rd747];
st.shared.u64 [%rd744], %rd748;
st.shared.u64 [%rd747], %rd745;
add.s64 %rd750, %rd35, %rd735;
ld.shared.u8 %rs105, [%rd750];
st.shared.u8 [%rd750], %rs6;
st.shared.u8 [%rd734], %rs105;

BB13_143:
bar.sync 0;
ld.shared.u32 %r132, [%rd46+4];
ld.shared.u32 %r133, [%rd46];
setp.ge.s32	%p115, %r133, %r132;
@%p115 bra BB13_145;

cvt.u64.u32	%rd755, %r22;
add.s64 %rd757, %rd35, %rd755;
ld.shared.u8 %rs106, [%rd757];
setp.ne.s16	%p116, %rs106, 0;
@%p116 bra BB13_147;

BB13_145:
cvt.u64.u32	%rd758, %r22;
add.s64 %rd760, %rd35, %rd758;
ld.shared.u8 %rs7, [%rd760+1];
setp.eq.s16	%p117, %rs7, 0;
@%p117 bra BB13_147;

st.shared.u32 [%rd46], %r132;
st.shared.u32 [%rd46+4], %r133;
mul.wide.u32 %rd765, %r22, 8;
add.s64 %rd767, %rd34, %rd765;
ld.shared.u64 %rd768, [%rd767];
ld.shared.u64 %rd769, [%rd767+8];
st.shared.u64 [%rd767], %rd769;
st.shared.u64 [%rd767+8], %rd768;
ld.shared.u8 %rs107, [%rd760];
st.shared.u8 [%rd760], %rs7;
st.shared.u8 [%rd760+1], %rs107;

BB13_147:
bar.sync 0;
@!%p1 bra BB13_149;
bra.uni BB13_148;

BB13_148:
ld.param.u32 %r689, [_Z20bitonicSortKVInPlaceIilLi2ELin1E6LTCompIiEjLi128EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_5];
ld.param.u32 %r688, [_Z20bitonicSortKVInPlaceIilLi2ELin1E6LTCompIiEjLi128EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_3];
mov.u32 %r687, %tid.x;
ld.shared.u32 %r675, [%rd11];
mad.lo.s32 %r676, %r687, %r688, %r4;
cvta.to.global.u64 %rd775, %rd8;
mul.wide.u32 %rd776, %r676, 4;
add.s64 %rd777, %rd775, %rd776;
st.global.u32 [%rd777], %r675;
ld.shared.u64 %rd781, [%rd12];
ld.local.u64 %rd782, [%rd2];
cvta.to.global.u64 %rd783, %rd782;
mad.lo.s32 %r677, %r687, %r689, %r15;
mul.wide.u32 %rd784, %r677, 8;
add.s64 %rd785, %rd783, %rd784;
st.global.u64 [%rd785], %rd781;

BB13_149:
@%p11 bra BB13_151;

ld.param.u32 %r686, [_Z20bitonicSortKVInPlaceIilLi2ELin1E6LTCompIiEjLi128EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_5];
ld.param.u32 %r685, [_Z20bitonicSortKVInPlaceIilLi2ELin1E6LTCompIiEjLi128EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_3];
ld.shared.u32 %r681, [%rd11+256];
mad.lo.s32 %r683, %r17, %r685, %r4;
cvta.to.global.u64 %rd789, %rd8;
mul.wide.u32 %rd790, %r683, 4;
add.s64 %rd791, %rd789, %rd790;
st.global.u32 [%rd791], %r681;
ld.shared.u64 %rd795, [%rd12+512];
ld.local.u64 %rd796, [%rd2];
cvta.to.global.u64 %rd797, %rd796;
mad.lo.s32 %r684, %r17, %r686, %r15;
mul.wide.u32 %rd798, %r684, 8;
add.s64 %rd799, %rd797, %rd798;
st.global.u64 [%rd799], %rd795;

BB13_151:
ret;
}


.visible .entry _Z20bitonicSortKVInPlaceIilLi2ELin1E6GTCompIiEjLi32EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3_(
.param .align 8 .b8 _Z20bitonicSortKVInPlaceIilLi2ELin1E6GTCompIiEjLi32EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_0[216],
.param .u32 _Z20bitonicSortKVInPlaceIilLi2ELin1E6GTCompIiEjLi32EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_1,
.param .u32 _Z20bitonicSortKVInPlaceIilLi2ELin1E6GTCompIiEjLi32EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_2,
.param .u32 _Z20bitonicSortKVInPlaceIilLi2ELin1E6GTCompIiEjLi32EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_3,
.param .align 8 .b8 _Z20bitonicSortKVInPlaceIilLi2ELin1E6GTCompIiEjLi32EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_4[216],
.param .u32 _Z20bitonicSortKVInPlaceIilLi2ELin1E6GTCompIiEjLi32EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_5,
.param .align 1 .b8 _Z20bitonicSortKVInPlaceIilLi2ELin1E6GTCompIiEjLi32EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_6[1]
)
.maxntid 1024, 1, 1
{
.local .align 8 .b8 __local_depot14[216];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<69>;
.reg .b16 %rs<58>;
.reg .b32 %r<396>;
.reg .b64 %rd<456>;

	.shared .align 4 .b8 _Z20bitonicSortKVInPlaceIilLi2ELin1E6GTCompIiEjLi32EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3_$__cuda_local_var_181271_29_non_const_sharedKeys[128];

	.shared .align 8 .b8 _Z20bitonicSortKVInPlaceIilLi2ELin1E6GTCompIiEjLi32EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3_$__cuda_local_var_181272_29_non_const_sharedValues[256];

	.shared .align 1 .b8 _Z20bitonicSortKVInPlaceIilLi2ELin1E6GTCompIiEjLi32EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3_$__cuda_local_var_181273_32_non_const_sharedValid[32];

mov.u64 %rd455, __local_depot14;
cvta.local.u64 %SP, %rd455;
ld.param.u32 %r82, [_Z20bitonicSortKVInPlaceIilLi2ELin1E6GTCompIiEjLi32EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_1];
ld.param.u32 %r83, [_Z20bitonicSortKVInPlaceIilLi2ELin1E6GTCompIiEjLi32EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_2];
ld.param.u32 %r84, [_Z20bitonicSortKVInPlaceIilLi2ELin1E6GTCompIiEjLi32EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_3];
ld.param.u32 %r85, [_Z20bitonicSortKVInPlaceIilLi2ELin1E6GTCompIiEjLi32EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_5];
mov.u64 %rd1, _Z20bitonicSortKVInPlaceIilLi2ELin1E6GTCompIiEjLi32EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_0;
mov.u64 %rd3, _Z20bitonicSortKVInPlaceIilLi2ELin1E6GTCompIiEjLi32EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_4;
add.u64 %rd16, %SP, 0;
cvta.to.local.u64 %rd2, %rd16;
mov.u32 %r377, 0;
mov.pred %p4, 0;
@%p4 bra BB14_2;

BB14_1:
mul.wide.s32 %rd17, %r377, 8;
add.s64 %rd18, %rd3, %rd17;
ld.param.u64 %rd19, [%rd18];
add.s64 %rd20, %rd2, %rd17;
st.local.u64 [%rd20], %rd19;
add.s32 %r377, %r377, 1;
setp.lt.u32	%p5, %r377, 27;
@%p5 bra BB14_1;

BB14_2:
mov.u32 %r87, %nctaid.y;
mov.u32 %r88, %ctaid.z;
mov.u32 %r89, %ctaid.y;
mad.lo.s32 %r90, %r87, %r88, %r89;
mov.u32 %r91, %nctaid.x;
mov.u32 %r92, %ctaid.x;
mad.lo.s32 %r379, %r90, %r91, %r92;
setp.ge.u32	%p6, %r379, %r82;
@%p6 bra BB14_88;

ld.param.u32 %r94, [%rd1+12];
ld.param.u32 %r95, [%rd1+112];
rem.u32 %r96, %r379, %r94;
mul.lo.s32 %r97, %r95, %r96;
div.u32 %r98, %r379, %r94;
ld.param.u32 %r99, [%rd1+108];
mad.lo.s32 %r4, %r99, %r98, %r97;
ld.local.u32 %r5, [%rd2+208];
add.s32 %r378, %r5, -1;
mov.u32 %r93, 0;
setp.lt.s32	%p7, %r378, 1;
mov.u32 %r383, %r93;
@%p7 bra BB14_6;

mul.wide.s32 %rd21, %r5, 4;
add.s64 %rd452, %rd2, %rd21;
mov.u32 %r384, 0;

BB14_5:
ld.local.u32 %r101, [%rd452+4];
rem.u32 %r102, %r379, %r101;
ld.local.u32 %r103, [%rd452+104];
mad.lo.s32 %r384, %r103, %r102, %r384;
div.u32 %r379, %r379, %r101;
add.s64 %rd452, %rd452, -4;
add.s32 %r378, %r378, -1;
setp.gt.s32	%p8, %r378, 0;
mov.u32 %r380, %r384;
mov.u32 %r383, %r380;
@%p8 bra BB14_5;

BB14_6:
mov.u32 %r14, %r383;
ld.param.u64 %rd8, [%rd1];
ld.local.u32 %r105, [%rd2+108];
mad.lo.s32 %r15, %r105, %r379, %r14;
mov.u32 %r16, %tid.x;
add.s32 %r17, %r16, 16;
setp.lt.u32	%p1, %r16, %r83;
setp.ge.u32	%p9, %r16, %r83;
mov.u32 %r382, %r93;
@%p9 bra BB14_8;

cvta.to.global.u64 %rd22, %rd8;
mad.lo.s32 %r106, %r16, %r84, %r4;
mul.wide.u32 %rd23, %r106, 4;
add.s64 %rd24, %rd22, %rd23;
ld.global.u32 %r382, [%rd24];

BB14_8:
mov.u64 %rd453, 0;
@%p9 bra BB14_10;

ld.local.u64 %rd26, [%rd2];
cvta.to.global.u64 %rd27, %rd26;
mad.lo.s32 %r107, %r16, %r85, %r15;
mul.wide.u32 %rd28, %r107, 8;
add.s64 %rd29, %rd27, %rd28;
ld.global.u64 %rd453, [%rd29];

BB14_10:
selp.u16	%rs6, 1, 0, %p1;
cvt.s64.s32	%rd30, %r16;
mul.wide.s32 %rd31, %r16, 4;
mov.u64 %rd32, _Z20bitonicSortKVInPlaceIilLi2ELin1E6GTCompIiEjLi32EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3_$__cuda_local_var_181271_29_non_const_sharedKeys;
add.s64 %rd11, %rd32, %rd31;
st.shared.u32 [%rd11], %r382;
mul.wide.s32 %rd33, %r16, 8;
mov.u64 %rd34, _Z20bitonicSortKVInPlaceIilLi2ELin1E6GTCompIiEjLi32EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3_$__cuda_local_var_181272_29_non_const_sharedValues;
add.s64 %rd12, %rd34, %rd33;
st.shared.u64 [%rd12], %rd453;
mov.u64 %rd35, _Z20bitonicSortKVInPlaceIilLi2ELin1E6GTCompIiEjLi32EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3_$__cuda_local_var_181273_32_non_const_sharedValid;
add.s64 %rd13, %rd35, %rd30;
st.shared.u8 [%rd13], %rs6;
setp.lt.u32	%p2, %r17, %r83;
mov.u32 %r385, 0;
setp.ge.u32	%p11, %r17, %r83;
@%p11 bra BB14_12;

cvta.to.global.u64 %rd36, %rd8;
mad.lo.s32 %r109, %r17, %r84, %r4;
mul.wide.u32 %rd37, %r109, 4;
add.s64 %rd38, %rd36, %rd37;
ld.global.u32 %r385, [%rd38];

BB14_12:
mov.u64 %rd454, 0;
@%p11 bra BB14_14;

ld.local.u64 %rd40, [%rd2];
cvta.to.global.u64 %rd41, %rd40;
mad.lo.s32 %r110, %r17, %r85, %r15;
mul.wide.u32 %rd42, %r110, 8;
add.s64 %rd43, %rd41, %rd42;
ld.global.u64 %rd454, [%rd43];

BB14_14:
selp.u16	%rs7, 1, 0, %p2;
st.shared.u32 [%rd11+64], %r385;
st.shared.u64 [%rd12+128], %rd454;
st.shared.u8 [%rd13+16], %rs7;
shl.b32 %r22, %r16, 1;
bar.sync 0;
mul.wide.u32 %rd44, %r22, 4;
add.s64 %rd46, %rd32, %rd44;
ld.shared.u32 %r23, [%rd46+4];
ld.shared.u32 %r24, [%rd46];
setp.le.s32	%p13, %r24, %r23;
@%p13 bra BB14_16;

cvt.u64.u32	%rd47, %r22;
add.s64 %rd49, %rd35, %rd47;
ld.shared.u8 %rs8, [%rd49];
mov.u32 %r386, 1;
setp.ne.s16	%p14, %rs8, 0;
@%p14 bra BB14_17;

BB14_16:
cvt.u64.u32	%rd50, %r22;
add.s64 %rd52, %rd35, %rd50;
ld.shared.u8 %rs9, [%rd52+1];
setp.eq.s16	%p15, %rs9, 0;
selp.u32	%r386, 1, 0, %p15;

BB14_17:
and.b32 %r117, %r16, 1;
setp.ne.s32	%p16, %r386, %r117;
@%p16 bra BB14_19;

mul.wide.u32 %rd53, %r22, 8;
add.s64 %rd55, %rd34, %rd53;
cvt.u64.u32	%rd56, %r22;
st.shared.u32 [%rd46], %r23;
st.shared.u32 [%rd46+4], %r24;
ld.shared.u64 %rd60, [%rd55];
ld.shared.u64 %rd61, [%rd55+8];
st.shared.u64 [%rd55], %rd61;
st.shared.u64 [%rd55+8], %rd60;
add.s64 %rd63, %rd35, %rd56;
ld.shared.u8 %rs10, [%rd63];
ld.shared.u8 %rs11, [%rd63+1];
st.shared.u8 [%rd63], %rs11;
st.shared.u8 [%rd63+1], %rs10;

BB14_19:
bar.sync 0;
sub.s32 %r31, %r22, %r117;
add.s32 %r123, %r31, 2;
mul.wide.u32 %rd64, %r123, 4;
add.s64 %rd66, %rd32, %rd64;
mul.wide.u32 %rd67, %r31, 4;
add.s64 %rd68, %rd32, %rd67;
ld.shared.u32 %r29, [%rd66];
ld.shared.u32 %r30, [%rd68];
setp.le.s32	%p17, %r30, %r29;
@%p17 bra BB14_21;

cvt.u64.u32	%rd69, %r31;
add.s64 %rd71, %rd35, %rd69;
ld.shared.u8 %rs12, [%rd71];
mov.u32 %r387, 1;
setp.ne.s16	%p18, %rs12, 0;
@%p18 bra BB14_22;

BB14_21:
cvt.u64.u32	%rd72, %r123;
add.s64 %rd74, %rd35, %rd72;
ld.shared.u8 %rs13, [%rd74];
setp.eq.s16	%p19, %rs13, 0;
selp.u32	%r387, 1, 0, %p19;

BB14_22:
bfe.u32 %r135, %r16, 1, 1;
setp.ne.s32	%p20, %r387, %r135;
@%p20 bra BB14_24;

mul.wide.u32 %rd75, %r31, 8;
add.s64 %rd77, %rd34, %rd75;
mul.wide.u32 %rd78, %r123, 8;
add.s64 %rd79, %rd34, %rd78;
cvt.u64.u32	%rd80, %r31;
st.shared.u32 [%rd68], %r29;
cvt.u64.u32	%rd84, %r123;
st.shared.u32 [%rd66], %r30;
ld.shared.u64 %rd87, [%rd77];
ld.shared.u64 %rd88, [%rd79];
st.shared.u64 [%rd77], %rd88;
st.shared.u64 [%rd79], %rd87;
add.s64 %rd90, %rd35, %rd80;
ld.shared.u8 %rs14, [%rd90];
add.s64 %rd91, %rd35, %rd84;
ld.shared.u8 %rs15, [%rd91];
st.shared.u8 [%rd90], %rs15;
st.shared.u8 [%rd91], %rs14;

BB14_24:
bar.sync 0;
ld.shared.u32 %r34, [%rd46+4];
ld.shared.u32 %r35, [%rd46];
setp.le.s32	%p21, %r35, %r34;
@%p21 bra BB14_26;

cvt.u64.u32	%rd95, %r22;
add.s64 %rd97, %rd35, %rd95;
ld.shared.u8 %rs16, [%rd97];
mov.u32 %r388, 1;
setp.ne.s16	%p22, %rs16, 0;
@%p22 bra BB14_27;

BB14_26:
cvt.u64.u32	%rd98, %r22;
add.s64 %rd100, %rd35, %rd98;
ld.shared.u8 %rs17, [%rd100+1];
setp.eq.s16	%p23, %rs17, 0;
selp.u32	%r388, 1, 0, %p23;

BB14_27:
bfe.u32 %r150, %r16, 1, 1;
setp.ne.s32	%p24, %r388, %r150;
@%p24 bra BB14_29;

cvt.u64.u32	%rd101, %r22;
st.shared.u32 [%rd46], %r34;
st.shared.u32 [%rd46+4], %r35;
mul.wide.u32 %rd105, %r22, 8;
add.s64 %rd107, %rd34, %rd105;
ld.shared.u64 %rd108, [%rd107];
ld.shared.u64 %rd109, [%rd107+8];
st.shared.u64 [%rd107], %rd109;
st.shared.u64 [%rd107+8], %rd108;
add.s64 %rd111, %rd35, %rd101;
ld.shared.u8 %rs18, [%rd111];
ld.shared.u8 %rs19, [%rd111+1];
st.shared.u8 [%rd111], %rs19;
st.shared.u8 [%rd111+1], %rs18;

BB14_29:
bar.sync 0;
and.b32 %r153, %r16, 3;
sub.s32 %r41, %r22, %r153;
add.s32 %r155, %r41, 4;
mul.wide.u32 %rd112, %r155, 4;
add.s64 %rd114, %rd32, %rd112;
mul.wide.u32 %rd115, %r41, 4;
add.s64 %rd116, %rd32, %rd115;
ld.shared.u32 %r39, [%rd114];
ld.shared.u32 %r40, [%rd116];
setp.le.s32	%p25, %r40, %r39;
@%p25 bra BB14_31;

cvt.u64.u32	%rd117, %r41;
add.s64 %rd119, %rd35, %rd117;
ld.shared.u8 %rs20, [%rd119];
mov.u32 %r389, 1;
setp.ne.s16	%p26, %rs20, 0;
@%p26 bra BB14_32;

BB14_31:
cvt.u64.u32	%rd120, %r155;
add.s64 %rd122, %rd35, %rd120;
ld.shared.u8 %rs21, [%rd122];
setp.eq.s16	%p27, %rs21, 0;
selp.u32	%r389, 1, 0, %p27;

BB14_32:
bfe.u32 %r167, %r16, 2, 1;
setp.ne.s32	%p28, %r389, %r167;
@%p28 bra BB14_34;

mul.wide.u32 %rd123, %r41, 8;
add.s64 %rd125, %rd34, %rd123;
mul.wide.u32 %rd126, %r155, 8;
add.s64 %rd127, %rd34, %rd126;
cvt.u64.u32	%rd128, %r41;
st.shared.u32 [%rd116], %r39;
cvt.u64.u32	%rd132, %r155;
st.shared.u32 [%rd114], %r40;
ld.shared.u64 %rd135, [%rd125];
ld.shared.u64 %rd136, [%rd127];
st.shared.u64 [%rd125], %rd136;
st.shared.u64 [%rd127], %rd135;
add.s64 %rd138, %rd35, %rd128;
ld.shared.u8 %rs22, [%rd138];
add.s64 %rd139, %rd35, %rd132;
ld.shared.u8 %rs23, [%rd139];
st.shared.u8 [%rd138], %rs23;
st.shared.u8 [%rd139], %rs22;

BB14_34:
bar.sync 0;
ld.shared.u32 %r44, [%rd66];
ld.shared.u32 %r45, [%rd68];
setp.le.s32	%p29, %r45, %r44;
@%p29 bra BB14_36;

cvt.u64.u32	%rd145, %r31;
add.s64 %rd147, %rd35, %rd145;
ld.shared.u8 %rs24, [%rd147];
mov.u32 %r390, 1;
setp.ne.s16	%p30, %rs24, 0;
@%p30 bra BB14_37;

BB14_36:
cvt.u64.u32	%rd148, %r123;
add.s64 %rd150, %rd35, %rd148;
ld.shared.u8 %rs25, [%rd150];
setp.eq.s16	%p31, %rs25, 0;
selp.u32	%r390, 1, 0, %p31;

BB14_37:
bfe.u32 %r190, %r16, 2, 1;
setp.ne.s32	%p32, %r390, %r190;
@%p32 bra BB14_39;

cvt.u64.u32	%rd151, %r31;
st.shared.u32 [%rd68], %r44;
cvt.u64.u32	%rd155, %r123;
st.shared.u32 [%rd66], %r45;
mul.wide.u32 %rd158, %r31, 8;
add.s64 %rd160, %rd34, %rd158;
ld.shared.u64 %rd161, [%rd160];
mul.wide.u32 %rd162, %r123, 8;
add.s64 %rd163, %rd34, %rd162;
ld.shared.u64 %rd164, [%rd163];
st.shared.u64 [%rd160], %rd164;
st.shared.u64 [%rd163], %rd161;
add.s64 %rd166, %rd35, %rd151;
ld.shared.u8 %rs26, [%rd166];
add.s64 %rd167, %rd35, %rd155;
ld.shared.u8 %rs27, [%rd167];
st.shared.u8 [%rd166], %rs27;
st.shared.u8 [%rd167], %rs26;

BB14_39:
bar.sync 0;
ld.shared.u32 %r48, [%rd46+4];
ld.shared.u32 %r49, [%rd46];
setp.le.s32	%p33, %r49, %r48;
@%p33 bra BB14_41;

cvt.u64.u32	%rd171, %r22;
add.s64 %rd173, %rd35, %rd171;
ld.shared.u8 %rs28, [%rd173];
mov.u32 %r391, 1;
setp.ne.s16	%p34, %rs28, 0;
@%p34 bra BB14_42;

BB14_41:
cvt.u64.u32	%rd174, %r22;
add.s64 %rd176, %rd35, %rd174;
ld.shared.u8 %rs29, [%rd176+1];
setp.eq.s16	%p35, %rs29, 0;
selp.u32	%r391, 1, 0, %p35;

BB14_42:
bfe.u32 %r204, %r16, 2, 1;
setp.ne.s32	%p36, %r391, %r204;
@%p36 bra BB14_44;

cvt.u64.u32	%rd177, %r22;
st.shared.u32 [%rd46], %r48;
st.shared.u32 [%rd46+4], %r49;
mul.wide.u32 %rd181, %r22, 8;
add.s64 %rd183, %rd34, %rd181;
ld.shared.u64 %rd184, [%rd183];
ld.shared.u64 %rd185, [%rd183+8];
st.shared.u64 [%rd183], %rd185;
st.shared.u64 [%rd183+8], %rd184;
add.s64 %rd187, %rd35, %rd177;
ld.shared.u8 %rs30, [%rd187];
ld.shared.u8 %rs31, [%rd187+1];
st.shared.u8 [%rd187], %rs31;
st.shared.u8 [%rd187+1], %rs30;

BB14_44:
bar.sync 0;
and.b32 %r207, %r16, 7;
sub.s32 %r55, %r22, %r207;
add.s32 %r209, %r55, 8;
mul.wide.u32 %rd188, %r209, 4;
add.s64 %rd190, %rd32, %rd188;
mul.wide.u32 %rd191, %r55, 4;
add.s64 %rd192, %rd32, %rd191;
ld.shared.u32 %r53, [%rd190];
ld.shared.u32 %r54, [%rd192];
setp.le.s32	%p37, %r54, %r53;
@%p37 bra BB14_46;

cvt.u64.u32	%rd193, %r55;
add.s64 %rd195, %rd35, %rd193;
ld.shared.u8 %rs32, [%rd195];
mov.u32 %r392, 1;
setp.ne.s16	%p38, %rs32, 0;
@%p38 bra BB14_47;

BB14_46:
cvt.u64.u32	%rd196, %r209;
add.s64 %rd198, %rd35, %rd196;
ld.shared.u8 %rs33, [%rd198];
setp.eq.s16	%p39, %rs33, 0;
selp.u32	%r392, 1, 0, %p39;

BB14_47:
bfe.u32 %r221, %r16, 3, 1;
setp.ne.s32	%p40, %r392, %r221;
@%p40 bra BB14_49;

mul.wide.u32 %rd199, %r55, 8;
add.s64 %rd201, %rd34, %rd199;
mul.wide.u32 %rd202, %r209, 8;
add.s64 %rd203, %rd34, %rd202;
cvt.u64.u32	%rd204, %r55;
st.shared.u32 [%rd192], %r53;
cvt.u64.u32	%rd208, %r209;
st.shared.u32 [%rd190], %r54;
ld.shared.u64 %rd211, [%rd201];
ld.shared.u64 %rd212, [%rd203];
st.shared.u64 [%rd201], %rd212;
st.shared.u64 [%rd203], %rd211;
add.s64 %rd214, %rd35, %rd204;
ld.shared.u8 %rs34, [%rd214];
add.s64 %rd215, %rd35, %rd208;
ld.shared.u8 %rs35, [%rd215];
st.shared.u8 [%rd214], %rs35;
st.shared.u8 [%rd215], %rs34;

BB14_49:
bar.sync 0;
ld.shared.u32 %r58, [%rd114];
ld.shared.u32 %r59, [%rd116];
setp.le.s32	%p41, %r59, %r58;
@%p41 bra BB14_51;

cvt.u64.u32	%rd221, %r41;
add.s64 %rd223, %rd35, %rd221;
ld.shared.u8 %rs36, [%rd223];
mov.u32 %r393, 1;
setp.ne.s16	%p42, %rs36, 0;
@%p42 bra BB14_52;

BB14_51:
cvt.u64.u32	%rd224, %r155;
add.s64 %rd226, %rd35, %rd224;
ld.shared.u8 %rs37, [%rd226];
setp.eq.s16	%p43, %rs37, 0;
selp.u32	%r393, 1, 0, %p43;

BB14_52:
bfe.u32 %r244, %r16, 3, 1;
setp.ne.s32	%p44, %r393, %r244;
@%p44 bra BB14_54;

cvt.u64.u32	%rd227, %r41;
st.shared.u32 [%rd116], %r58;
cvt.u64.u32	%rd231, %r155;
st.shared.u32 [%rd114], %r59;
mul.wide.u32 %rd234, %r41, 8;
add.s64 %rd236, %rd34, %rd234;
ld.shared.u64 %rd237, [%rd236];
mul.wide.u32 %rd238, %r155, 8;
add.s64 %rd239, %rd34, %rd238;
ld.shared.u64 %rd240, [%rd239];
st.shared.u64 [%rd236], %rd240;
st.shared.u64 [%rd239], %rd237;
add.s64 %rd242, %rd35, %rd227;
ld.shared.u8 %rs38, [%rd242];
add.s64 %rd243, %rd35, %rd231;
ld.shared.u8 %rs39, [%rd243];
st.shared.u8 [%rd242], %rs39;
st.shared.u8 [%rd243], %rs38;

BB14_54:
bar.sync 0;
ld.shared.u32 %r62, [%rd66];
ld.shared.u32 %r63, [%rd68];
setp.le.s32	%p45, %r63, %r62;
@%p45 bra BB14_56;

cvt.u64.u32	%rd249, %r31;
add.s64 %rd251, %rd35, %rd249;
ld.shared.u8 %rs40, [%rd251];
mov.u32 %r394, 1;
setp.ne.s16	%p46, %rs40, 0;
@%p46 bra BB14_57;

BB14_56:
cvt.u64.u32	%rd252, %r123;
add.s64 %rd254, %rd35, %rd252;
ld.shared.u8 %rs41, [%rd254];
setp.eq.s16	%p47, %rs41, 0;
selp.u32	%r394, 1, 0, %p47;

BB14_57:
bfe.u32 %r266, %r16, 3, 1;
setp.ne.s32	%p48, %r394, %r266;
@%p48 bra BB14_59;

cvt.u64.u32	%rd255, %r31;
st.shared.u32 [%rd68], %r62;
cvt.u64.u32	%rd259, %r123;
st.shared.u32 [%rd66], %r63;
mul.wide.u32 %rd262, %r31, 8;
add.s64 %rd264, %rd34, %rd262;
ld.shared.u64 %rd265, [%rd264];
mul.wide.u32 %rd266, %r123, 8;
add.s64 %rd267, %rd34, %rd266;
ld.shared.u64 %rd268, [%rd267];
st.shared.u64 [%rd264], %rd268;
st.shared.u64 [%rd267], %rd265;
add.s64 %rd270, %rd35, %rd255;
ld.shared.u8 %rs42, [%rd270];
add.s64 %rd271, %rd35, %rd259;
ld.shared.u8 %rs43, [%rd271];
st.shared.u8 [%rd270], %rs43;
st.shared.u8 [%rd271], %rs42;

BB14_59:
bar.sync 0;
ld.shared.u32 %r66, [%rd46+4];
ld.shared.u32 %r67, [%rd46];
setp.le.s32	%p49, %r67, %r66;
@%p49 bra BB14_61;

cvt.u64.u32	%rd275, %r22;
add.s64 %rd277, %rd35, %rd275;
ld.shared.u8 %rs44, [%rd277];
mov.u32 %r395, 1;
setp.ne.s16	%p50, %rs44, 0;
@%p50 bra BB14_62;

BB14_61:
cvt.u64.u32	%rd278, %r22;
add.s64 %rd280, %rd35, %rd278;
ld.shared.u8 %rs45, [%rd280+1];
setp.eq.s16	%p51, %rs45, 0;
selp.u32	%r395, 1, 0, %p51;

BB14_62:
bfe.u32 %r280, %r16, 3, 1;
setp.ne.s32	%p52, %r395, %r280;
@%p52 bra BB14_64;

cvt.u64.u32	%rd281, %r22;
st.shared.u32 [%rd46], %r66;
st.shared.u32 [%rd46+4], %r67;
mul.wide.u32 %rd285, %r22, 8;
add.s64 %rd287, %rd34, %rd285;
ld.shared.u64 %rd288, [%rd287];
ld.shared.u64 %rd289, [%rd287+8];
st.shared.u64 [%rd287], %rd289;
st.shared.u64 [%rd287+8], %rd288;
add.s64 %rd291, %rd35, %rd281;
ld.shared.u8 %rs46, [%rd291];
ld.shared.u8 %rs47, [%rd291+1];
st.shared.u8 [%rd291], %rs47;
st.shared.u8 [%rd291+1], %rs46;

BB14_64:
bar.sync 0;
and.b32 %r283, %r16, 15;
sub.s32 %r284, %r22, %r283;
add.s32 %r285, %r284, 16;
mul.wide.u32 %rd292, %r285, 4;
add.s64 %rd294, %rd32, %rd292;
mul.wide.u32 %rd295, %r284, 4;
add.s64 %rd296, %rd32, %rd295;
ld.shared.u32 %r72, [%rd294];
ld.shared.u32 %r73, [%rd296];
setp.le.s32	%p53, %r73, %r72;
@%p53 bra BB14_66;

cvt.u64.u32	%rd297, %r284;
add.s64 %rd299, %rd35, %rd297;
ld.shared.u8 %rs48, [%rd299];
setp.ne.s16	%p54, %rs48, 0;
@%p54 bra BB14_68;

BB14_66:
cvt.u64.u32	%rd300, %r285;
add.s64 %rd302, %rd35, %rd300;
ld.shared.u8 %rs1, [%rd302];
setp.eq.s16	%p55, %rs1, 0;
@%p55 bra BB14_68;

cvt.u64.u32	%rd303, %r284;
st.shared.u32 [%rd296], %r72;
st.shared.u32 [%rd294], %r73;
mul.wide.u32 %rd310, %r284, 8;
add.s64 %rd312, %rd34, %rd310;
ld.shared.u64 %rd313, [%rd312];
mul.wide.u32 %rd314, %r285, 8;
add.s64 %rd315, %rd34, %rd314;
ld.shared.u64 %rd316, [%rd315];
st.shared.u64 [%rd312], %rd316;
st.shared.u64 [%rd315], %rd313;
add.s64 %rd318, %rd35, %rd303;
ld.shared.u8 %rs49, [%rd318];
st.shared.u8 [%rd318], %rs1;
st.shared.u8 [%rd302], %rs49;

BB14_68:
bar.sync 0;
ld.shared.u32 %r74, [%rd190];
ld.shared.u32 %r75, [%rd192];
setp.le.s32	%p56, %r75, %r74;
@%p56 bra BB14_70;

cvt.u64.u32	%rd325, %r55;
add.s64 %rd327, %rd35, %rd325;
ld.shared.u8 %rs50, [%rd327];
setp.ne.s16	%p57, %rs50, 0;
@%p57 bra BB14_72;

BB14_70:
cvt.u64.u32	%rd328, %r209;
add.s64 %rd330, %rd35, %rd328;
ld.shared.u8 %rs2, [%rd330];
setp.eq.s16	%p58, %rs2, 0;
@%p58 bra BB14_72;

cvt.u64.u32	%rd331, %r55;
st.shared.u32 [%rd192], %r74;
st.shared.u32 [%rd190], %r75;
mul.wide.u32 %rd338, %r55, 8;
add.s64 %rd340, %rd34, %rd338;
ld.shared.u64 %rd341, [%rd340];
mul.wide.u32 %rd342, %r209, 8;
add.s64 %rd343, %rd34, %rd342;
ld.shared.u64 %rd344, [%rd343];
st.shared.u64 [%rd340], %rd344;
st.shared.u64 [%rd343], %rd341;
add.s64 %rd346, %rd35, %rd331;
ld.shared.u8 %rs51, [%rd346];
st.shared.u8 [%rd346], %rs2;
st.shared.u8 [%rd330], %rs51;

BB14_72:
bar.sync 0;
ld.shared.u32 %r76, [%rd114];
ld.shared.u32 %r77, [%rd116];
setp.le.s32	%p59, %r77, %r76;
@%p59 bra BB14_74;

cvt.u64.u32	%rd353, %r41;
add.s64 %rd355, %rd35, %rd353;
ld.shared.u8 %rs52, [%rd355];
setp.ne.s16	%p60, %rs52, 0;
@%p60 bra BB14_76;

BB14_74:
cvt.u64.u32	%rd356, %r155;
add.s64 %rd358, %rd35, %rd356;
ld.shared.u8 %rs3, [%rd358];
setp.eq.s16	%p61, %rs3, 0;
@%p61 bra BB14_76;

cvt.u64.u32	%rd359, %r41;
st.shared.u32 [%rd116], %r76;
st.shared.u32 [%rd114], %r77;
mul.wide.u32 %rd366, %r41, 8;
add.s64 %rd368, %rd34, %rd366;
ld.shared.u64 %rd369, [%rd368];
mul.wide.u32 %rd370, %r155, 8;
add.s64 %rd371, %rd34, %rd370;
ld.shared.u64 %rd372, [%rd371];
st.shared.u64 [%rd368], %rd372;
st.shared.u64 [%rd371], %rd369;
add.s64 %rd374, %rd35, %rd359;
ld.shared.u8 %rs53, [%rd374];
st.shared.u8 [%rd374], %rs3;
st.shared.u8 [%rd358], %rs53;

BB14_76:
bar.sync 0;
ld.shared.u32 %r78, [%rd66];
ld.shared.u32 %r79, [%rd68];
setp.le.s32	%p62, %r79, %r78;
@%p62 bra BB14_78;

cvt.u64.u32	%rd381, %r31;
add.s64 %rd383, %rd35, %rd381;
ld.shared.u8 %rs54, [%rd383];
setp.ne.s16	%p63, %rs54, 0;
@%p63 bra BB14_80;

BB14_78:
cvt.u64.u32	%rd384, %r123;
add.s64 %rd386, %rd35, %rd384;
ld.shared.u8 %rs4, [%rd386];
setp.eq.s16	%p64, %rs4, 0;
@%p64 bra BB14_80;

cvt.u64.u32	%rd387, %r31;
st.shared.u32 [%rd68], %r78;
st.shared.u32 [%rd66], %r79;
mul.wide.u32 %rd394, %r31, 8;
add.s64 %rd396, %rd34, %rd394;
ld.shared.u64 %rd397, [%rd396];
mul.wide.u32 %rd398, %r123, 8;
add.s64 %rd399, %rd34, %rd398;
ld.shared.u64 %rd400, [%rd399];
st.shared.u64 [%rd396], %rd400;
st.shared.u64 [%rd399], %rd397;
add.s64 %rd402, %rd35, %rd387;
ld.shared.u8 %rs55, [%rd402];
st.shared.u8 [%rd402], %rs4;
st.shared.u8 [%rd386], %rs55;

BB14_80:
bar.sync 0;
ld.shared.u32 %r80, [%rd46+4];
ld.shared.u32 %r81, [%rd46];
setp.le.s32	%p65, %r81, %r80;
@%p65 bra BB14_82;

cvt.u64.u32	%rd407, %r22;
add.s64 %rd409, %rd35, %rd407;
ld.shared.u8 %rs56, [%rd409];
setp.ne.s16	%p66, %rs56, 0;
@%p66 bra BB14_84;

BB14_82:
cvt.u64.u32	%rd410, %r22;
add.s64 %rd412, %rd35, %rd410;
ld.shared.u8 %rs5, [%rd412+1];
setp.eq.s16	%p67, %rs5, 0;
@%p67 bra BB14_84;

st.shared.u32 [%rd46], %r80;
st.shared.u32 [%rd46+4], %r81;
mul.wide.u32 %rd417, %r22, 8;
add.s64 %rd419, %rd34, %rd417;
ld.shared.u64 %rd420, [%rd419];
ld.shared.u64 %rd421, [%rd419+8];
st.shared.u64 [%rd419], %rd421;
st.shared.u64 [%rd419+8], %rd420;
ld.shared.u8 %rs57, [%rd412];
st.shared.u8 [%rd412], %rs5;
st.shared.u8 [%rd412+1], %rs57;

BB14_84:
bar.sync 0;
@!%p1 bra BB14_86;
bra.uni BB14_85;

BB14_85:
ld.shared.u32 %r367, [%rd11];
mad.lo.s32 %r368, %r16, %r84, %r4;
cvta.to.global.u64 %rd427, %rd8;
mul.wide.u32 %rd428, %r368, 4;
add.s64 %rd429, %rd427, %rd428;
st.global.u32 [%rd429], %r367;
ld.shared.u64 %rd433, [%rd12];
ld.local.u64 %rd434, [%rd2];
cvta.to.global.u64 %rd435, %rd434;
mad.lo.s32 %r369, %r16, %r85, %r15;
mul.wide.u32 %rd436, %r369, 8;
add.s64 %rd437, %rd435, %rd436;
st.global.u64 [%rd437], %rd433;

BB14_86:
@%p11 bra BB14_88;

ld.shared.u32 %r373, [%rd11+64];
mad.lo.s32 %r375, %r17, %r84, %r4;
cvta.to.global.u64 %rd441, %rd8;
mul.wide.u32 %rd442, %r375, 4;
add.s64 %rd443, %rd441, %rd442;
st.global.u32 [%rd443], %r373;
ld.shared.u64 %rd447, [%rd12+128];
ld.local.u64 %rd448, [%rd2];
cvta.to.global.u64 %rd449, %rd448;
mad.lo.s32 %r376, %r17, %r85, %r15;
mul.wide.u32 %rd450, %r376, 8;
add.s64 %rd451, %rd449, %rd450;
st.global.u64 [%rd451], %rd447;

BB14_88:
ret;
}


.visible .entry _Z20bitonicSortKVInPlaceIilLi2ELin1E6LTCompIiEjLi32EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3_(
.param .align 8 .b8 _Z20bitonicSortKVInPlaceIilLi2ELin1E6LTCompIiEjLi32EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_0[216],
.param .u32 _Z20bitonicSortKVInPlaceIilLi2ELin1E6LTCompIiEjLi32EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_1,
.param .u32 _Z20bitonicSortKVInPlaceIilLi2ELin1E6LTCompIiEjLi32EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_2,
.param .u32 _Z20bitonicSortKVInPlaceIilLi2ELin1E6LTCompIiEjLi32EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_3,
.param .align 8 .b8 _Z20bitonicSortKVInPlaceIilLi2ELin1E6LTCompIiEjLi32EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_4[216],
.param .u32 _Z20bitonicSortKVInPlaceIilLi2ELin1E6LTCompIiEjLi32EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_5,
.param .align 1 .b8 _Z20bitonicSortKVInPlaceIilLi2ELin1E6LTCompIiEjLi32EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_6[1]
)
.maxntid 1024, 1, 1
{
.local .align 8 .b8 __local_depot15[216];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<69>;
.reg .b16 %rs<58>;
.reg .b32 %r<396>;
.reg .b64 %rd<456>;

	.shared .align 4 .b8 _Z20bitonicSortKVInPlaceIilLi2ELin1E6LTCompIiEjLi32EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3_$__cuda_local_var_181271_29_non_const_sharedKeys[128];

	.shared .align 8 .b8 _Z20bitonicSortKVInPlaceIilLi2ELin1E6LTCompIiEjLi32EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3_$__cuda_local_var_181272_29_non_const_sharedValues[256];

	.shared .align 1 .b8 _Z20bitonicSortKVInPlaceIilLi2ELin1E6LTCompIiEjLi32EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3_$__cuda_local_var_181273_32_non_const_sharedValid[32];

mov.u64 %rd455, __local_depot15;
cvta.local.u64 %SP, %rd455;
ld.param.u32 %r82, [_Z20bitonicSortKVInPlaceIilLi2ELin1E6LTCompIiEjLi32EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_1];
ld.param.u32 %r83, [_Z20bitonicSortKVInPlaceIilLi2ELin1E6LTCompIiEjLi32EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_2];
ld.param.u32 %r84, [_Z20bitonicSortKVInPlaceIilLi2ELin1E6LTCompIiEjLi32EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_3];
ld.param.u32 %r85, [_Z20bitonicSortKVInPlaceIilLi2ELin1E6LTCompIiEjLi32EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_5];
mov.u64 %rd1, _Z20bitonicSortKVInPlaceIilLi2ELin1E6LTCompIiEjLi32EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_0;
mov.u64 %rd3, _Z20bitonicSortKVInPlaceIilLi2ELin1E6LTCompIiEjLi32EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_4;
add.u64 %rd16, %SP, 0;
cvta.to.local.u64 %rd2, %rd16;
mov.u32 %r377, 0;
mov.pred %p4, 0;
@%p4 bra BB15_2;

BB15_1:
mul.wide.s32 %rd17, %r377, 8;
add.s64 %rd18, %rd3, %rd17;
ld.param.u64 %rd19, [%rd18];
add.s64 %rd20, %rd2, %rd17;
st.local.u64 [%rd20], %rd19;
add.s32 %r377, %r377, 1;
setp.lt.u32	%p5, %r377, 27;
@%p5 bra BB15_1;

BB15_2:
mov.u32 %r87, %nctaid.y;
mov.u32 %r88, %ctaid.z;
mov.u32 %r89, %ctaid.y;
mad.lo.s32 %r90, %r87, %r88, %r89;
mov.u32 %r91, %nctaid.x;
mov.u32 %r92, %ctaid.x;
mad.lo.s32 %r379, %r90, %r91, %r92;
setp.ge.u32	%p6, %r379, %r82;
@%p6 bra BB15_88;

ld.param.u32 %r94, [%rd1+12];
ld.param.u32 %r95, [%rd1+112];
rem.u32 %r96, %r379, %r94;
mul.lo.s32 %r97, %r95, %r96;
div.u32 %r98, %r379, %r94;
ld.param.u32 %r99, [%rd1+108];
mad.lo.s32 %r4, %r99, %r98, %r97;
ld.local.u32 %r5, [%rd2+208];
add.s32 %r378, %r5, -1;
mov.u32 %r93, 0;
setp.lt.s32	%p7, %r378, 1;
mov.u32 %r383, %r93;
@%p7 bra BB15_6;

mul.wide.s32 %rd21, %r5, 4;
add.s64 %rd452, %rd2, %rd21;
mov.u32 %r384, 0;

BB15_5:
ld.local.u32 %r101, [%rd452+4];
rem.u32 %r102, %r379, %r101;
ld.local.u32 %r103, [%rd452+104];
mad.lo.s32 %r384, %r103, %r102, %r384;
div.u32 %r379, %r379, %r101;
add.s64 %rd452, %rd452, -4;
add.s32 %r378, %r378, -1;
setp.gt.s32	%p8, %r378, 0;
mov.u32 %r380, %r384;
mov.u32 %r383, %r380;
@%p8 bra BB15_5;

BB15_6:
mov.u32 %r14, %r383;
ld.param.u64 %rd8, [%rd1];
ld.local.u32 %r105, [%rd2+108];
mad.lo.s32 %r15, %r105, %r379, %r14;
mov.u32 %r16, %tid.x;
add.s32 %r17, %r16, 16;
setp.lt.u32	%p1, %r16, %r83;
setp.ge.u32	%p9, %r16, %r83;
mov.u32 %r382, %r93;
@%p9 bra BB15_8;

cvta.to.global.u64 %rd22, %rd8;
mad.lo.s32 %r106, %r16, %r84, %r4;
mul.wide.u32 %rd23, %r106, 4;
add.s64 %rd24, %rd22, %rd23;
ld.global.u32 %r382, [%rd24];

BB15_8:
mov.u64 %rd453, 0;
@%p9 bra BB15_10;

ld.local.u64 %rd26, [%rd2];
cvta.to.global.u64 %rd27, %rd26;
mad.lo.s32 %r107, %r16, %r85, %r15;
mul.wide.u32 %rd28, %r107, 8;
add.s64 %rd29, %rd27, %rd28;
ld.global.u64 %rd453, [%rd29];

BB15_10:
selp.u16	%rs6, 1, 0, %p1;
cvt.s64.s32	%rd30, %r16;
mul.wide.s32 %rd31, %r16, 4;
mov.u64 %rd32, _Z20bitonicSortKVInPlaceIilLi2ELin1E6LTCompIiEjLi32EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3_$__cuda_local_var_181271_29_non_const_sharedKeys;
add.s64 %rd11, %rd32, %rd31;
st.shared.u32 [%rd11], %r382;
mul.wide.s32 %rd33, %r16, 8;
mov.u64 %rd34, _Z20bitonicSortKVInPlaceIilLi2ELin1E6LTCompIiEjLi32EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3_$__cuda_local_var_181272_29_non_const_sharedValues;
add.s64 %rd12, %rd34, %rd33;
st.shared.u64 [%rd12], %rd453;
mov.u64 %rd35, _Z20bitonicSortKVInPlaceIilLi2ELin1E6LTCompIiEjLi32EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3_$__cuda_local_var_181273_32_non_const_sharedValid;
add.s64 %rd13, %rd35, %rd30;
st.shared.u8 [%rd13], %rs6;
setp.lt.u32	%p2, %r17, %r83;
mov.u32 %r385, 0;
setp.ge.u32	%p11, %r17, %r83;
@%p11 bra BB15_12;

cvta.to.global.u64 %rd36, %rd8;
mad.lo.s32 %r109, %r17, %r84, %r4;
mul.wide.u32 %rd37, %r109, 4;
add.s64 %rd38, %rd36, %rd37;
ld.global.u32 %r385, [%rd38];

BB15_12:
mov.u64 %rd454, 0;
@%p11 bra BB15_14;

ld.local.u64 %rd40, [%rd2];
cvta.to.global.u64 %rd41, %rd40;
mad.lo.s32 %r110, %r17, %r85, %r15;
mul.wide.u32 %rd42, %r110, 8;
add.s64 %rd43, %rd41, %rd42;
ld.global.u64 %rd454, [%rd43];

BB15_14:
selp.u16	%rs7, 1, 0, %p2;
st.shared.u32 [%rd11+64], %r385;
st.shared.u64 [%rd12+128], %rd454;
st.shared.u8 [%rd13+16], %rs7;
shl.b32 %r22, %r16, 1;
bar.sync 0;
mul.wide.u32 %rd44, %r22, 4;
add.s64 %rd46, %rd32, %rd44;
ld.shared.u32 %r23, [%rd46+4];
ld.shared.u32 %r24, [%rd46];
setp.ge.s32	%p13, %r24, %r23;
@%p13 bra BB15_16;

cvt.u64.u32	%rd47, %r22;
add.s64 %rd49, %rd35, %rd47;
ld.shared.u8 %rs8, [%rd49];
mov.u32 %r386, 1;
setp.ne.s16	%p14, %rs8, 0;
@%p14 bra BB15_17;

BB15_16:
cvt.u64.u32	%rd50, %r22;
add.s64 %rd52, %rd35, %rd50;
ld.shared.u8 %rs9, [%rd52+1];
setp.eq.s16	%p15, %rs9, 0;
selp.u32	%r386, 1, 0, %p15;

BB15_17:
and.b32 %r117, %r16, 1;
setp.ne.s32	%p16, %r386, %r117;
@%p16 bra BB15_19;

mul.wide.u32 %rd53, %r22, 8;
add.s64 %rd55, %rd34, %rd53;
cvt.u64.u32	%rd56, %r22;
st.shared.u32 [%rd46], %r23;
st.shared.u32 [%rd46+4], %r24;
ld.shared.u64 %rd60, [%rd55];
ld.shared.u64 %rd61, [%rd55+8];
st.shared.u64 [%rd55], %rd61;
st.shared.u64 [%rd55+8], %rd60;
add.s64 %rd63, %rd35, %rd56;
ld.shared.u8 %rs10, [%rd63];
ld.shared.u8 %rs11, [%rd63+1];
st.shared.u8 [%rd63], %rs11;
st.shared.u8 [%rd63+1], %rs10;

BB15_19:
bar.sync 0;
sub.s32 %r31, %r22, %r117;
add.s32 %r123, %r31, 2;
mul.wide.u32 %rd64, %r123, 4;
add.s64 %rd66, %rd32, %rd64;
mul.wide.u32 %rd67, %r31, 4;
add.s64 %rd68, %rd32, %rd67;
ld.shared.u32 %r29, [%rd66];
ld.shared.u32 %r30, [%rd68];
setp.ge.s32	%p17, %r30, %r29;
@%p17 bra BB15_21;

cvt.u64.u32	%rd69, %r31;
add.s64 %rd71, %rd35, %rd69;
ld.shared.u8 %rs12, [%rd71];
mov.u32 %r387, 1;
setp.ne.s16	%p18, %rs12, 0;
@%p18 bra BB15_22;

BB15_21:
cvt.u64.u32	%rd72, %r123;
add.s64 %rd74, %rd35, %rd72;
ld.shared.u8 %rs13, [%rd74];
setp.eq.s16	%p19, %rs13, 0;
selp.u32	%r387, 1, 0, %p19;

BB15_22:
bfe.u32 %r135, %r16, 1, 1;
setp.ne.s32	%p20, %r387, %r135;
@%p20 bra BB15_24;

mul.wide.u32 %rd75, %r31, 8;
add.s64 %rd77, %rd34, %rd75;
mul.wide.u32 %rd78, %r123, 8;
add.s64 %rd79, %rd34, %rd78;
cvt.u64.u32	%rd80, %r31;
st.shared.u32 [%rd68], %r29;
cvt.u64.u32	%rd84, %r123;
st.shared.u32 [%rd66], %r30;
ld.shared.u64 %rd87, [%rd77];
ld.shared.u64 %rd88, [%rd79];
st.shared.u64 [%rd77], %rd88;
st.shared.u64 [%rd79], %rd87;
add.s64 %rd90, %rd35, %rd80;
ld.shared.u8 %rs14, [%rd90];
add.s64 %rd91, %rd35, %rd84;
ld.shared.u8 %rs15, [%rd91];
st.shared.u8 [%rd90], %rs15;
st.shared.u8 [%rd91], %rs14;

BB15_24:
bar.sync 0;
ld.shared.u32 %r34, [%rd46+4];
ld.shared.u32 %r35, [%rd46];
setp.ge.s32	%p21, %r35, %r34;
@%p21 bra BB15_26;

cvt.u64.u32	%rd95, %r22;
add.s64 %rd97, %rd35, %rd95;
ld.shared.u8 %rs16, [%rd97];
mov.u32 %r388, 1;
setp.ne.s16	%p22, %rs16, 0;
@%p22 bra BB15_27;

BB15_26:
cvt.u64.u32	%rd98, %r22;
add.s64 %rd100, %rd35, %rd98;
ld.shared.u8 %rs17, [%rd100+1];
setp.eq.s16	%p23, %rs17, 0;
selp.u32	%r388, 1, 0, %p23;

BB15_27:
bfe.u32 %r150, %r16, 1, 1;
setp.ne.s32	%p24, %r388, %r150;
@%p24 bra BB15_29;

cvt.u64.u32	%rd101, %r22;
st.shared.u32 [%rd46], %r34;
st.shared.u32 [%rd46+4], %r35;
mul.wide.u32 %rd105, %r22, 8;
add.s64 %rd107, %rd34, %rd105;
ld.shared.u64 %rd108, [%rd107];
ld.shared.u64 %rd109, [%rd107+8];
st.shared.u64 [%rd107], %rd109;
st.shared.u64 [%rd107+8], %rd108;
add.s64 %rd111, %rd35, %rd101;
ld.shared.u8 %rs18, [%rd111];
ld.shared.u8 %rs19, [%rd111+1];
st.shared.u8 [%rd111], %rs19;
st.shared.u8 [%rd111+1], %rs18;

BB15_29:
bar.sync 0;
and.b32 %r153, %r16, 3;
sub.s32 %r41, %r22, %r153;
add.s32 %r155, %r41, 4;
mul.wide.u32 %rd112, %r155, 4;
add.s64 %rd114, %rd32, %rd112;
mul.wide.u32 %rd115, %r41, 4;
add.s64 %rd116, %rd32, %rd115;
ld.shared.u32 %r39, [%rd114];
ld.shared.u32 %r40, [%rd116];
setp.ge.s32	%p25, %r40, %r39;
@%p25 bra BB15_31;

cvt.u64.u32	%rd117, %r41;
add.s64 %rd119, %rd35, %rd117;
ld.shared.u8 %rs20, [%rd119];
mov.u32 %r389, 1;
setp.ne.s16	%p26, %rs20, 0;
@%p26 bra BB15_32;

BB15_31:
cvt.u64.u32	%rd120, %r155;
add.s64 %rd122, %rd35, %rd120;
ld.shared.u8 %rs21, [%rd122];
setp.eq.s16	%p27, %rs21, 0;
selp.u32	%r389, 1, 0, %p27;

BB15_32:
bfe.u32 %r167, %r16, 2, 1;
setp.ne.s32	%p28, %r389, %r167;
@%p28 bra BB15_34;

mul.wide.u32 %rd123, %r41, 8;
add.s64 %rd125, %rd34, %rd123;
mul.wide.u32 %rd126, %r155, 8;
add.s64 %rd127, %rd34, %rd126;
cvt.u64.u32	%rd128, %r41;
st.shared.u32 [%rd116], %r39;
cvt.u64.u32	%rd132, %r155;
st.shared.u32 [%rd114], %r40;
ld.shared.u64 %rd135, [%rd125];
ld.shared.u64 %rd136, [%rd127];
st.shared.u64 [%rd125], %rd136;
st.shared.u64 [%rd127], %rd135;
add.s64 %rd138, %rd35, %rd128;
ld.shared.u8 %rs22, [%rd138];
add.s64 %rd139, %rd35, %rd132;
ld.shared.u8 %rs23, [%rd139];
st.shared.u8 [%rd138], %rs23;
st.shared.u8 [%rd139], %rs22;

BB15_34:
bar.sync 0;
ld.shared.u32 %r44, [%rd66];
ld.shared.u32 %r45, [%rd68];
setp.ge.s32	%p29, %r45, %r44;
@%p29 bra BB15_36;

cvt.u64.u32	%rd145, %r31;
add.s64 %rd147, %rd35, %rd145;
ld.shared.u8 %rs24, [%rd147];
mov.u32 %r390, 1;
setp.ne.s16	%p30, %rs24, 0;
@%p30 bra BB15_37;

BB15_36:
cvt.u64.u32	%rd148, %r123;
add.s64 %rd150, %rd35, %rd148;
ld.shared.u8 %rs25, [%rd150];
setp.eq.s16	%p31, %rs25, 0;
selp.u32	%r390, 1, 0, %p31;

BB15_37:
bfe.u32 %r190, %r16, 2, 1;
setp.ne.s32	%p32, %r390, %r190;
@%p32 bra BB15_39;

cvt.u64.u32	%rd151, %r31;
st.shared.u32 [%rd68], %r44;
cvt.u64.u32	%rd155, %r123;
st.shared.u32 [%rd66], %r45;
mul.wide.u32 %rd158, %r31, 8;
add.s64 %rd160, %rd34, %rd158;
ld.shared.u64 %rd161, [%rd160];
mul.wide.u32 %rd162, %r123, 8;
add.s64 %rd163, %rd34, %rd162;
ld.shared.u64 %rd164, [%rd163];
st.shared.u64 [%rd160], %rd164;
st.shared.u64 [%rd163], %rd161;
add.s64 %rd166, %rd35, %rd151;
ld.shared.u8 %rs26, [%rd166];
add.s64 %rd167, %rd35, %rd155;
ld.shared.u8 %rs27, [%rd167];
st.shared.u8 [%rd166], %rs27;
st.shared.u8 [%rd167], %rs26;

BB15_39:
bar.sync 0;
ld.shared.u32 %r48, [%rd46+4];
ld.shared.u32 %r49, [%rd46];
setp.ge.s32	%p33, %r49, %r48;
@%p33 bra BB15_41;

cvt.u64.u32	%rd171, %r22;
add.s64 %rd173, %rd35, %rd171;
ld.shared.u8 %rs28, [%rd173];
mov.u32 %r391, 1;
setp.ne.s16	%p34, %rs28, 0;
@%p34 bra BB15_42;

BB15_41:
cvt.u64.u32	%rd174, %r22;
add.s64 %rd176, %rd35, %rd174;
ld.shared.u8 %rs29, [%rd176+1];
setp.eq.s16	%p35, %rs29, 0;
selp.u32	%r391, 1, 0, %p35;

BB15_42:
bfe.u32 %r204, %r16, 2, 1;
setp.ne.s32	%p36, %r391, %r204;
@%p36 bra BB15_44;

cvt.u64.u32	%rd177, %r22;
st.shared.u32 [%rd46], %r48;
st.shared.u32 [%rd46+4], %r49;
mul.wide.u32 %rd181, %r22, 8;
add.s64 %rd183, %rd34, %rd181;
ld.shared.u64 %rd184, [%rd183];
ld.shared.u64 %rd185, [%rd183+8];
st.shared.u64 [%rd183], %rd185;
st.shared.u64 [%rd183+8], %rd184;
add.s64 %rd187, %rd35, %rd177;
ld.shared.u8 %rs30, [%rd187];
ld.shared.u8 %rs31, [%rd187+1];
st.shared.u8 [%rd187], %rs31;
st.shared.u8 [%rd187+1], %rs30;

BB15_44:
bar.sync 0;
and.b32 %r207, %r16, 7;
sub.s32 %r55, %r22, %r207;
add.s32 %r209, %r55, 8;
mul.wide.u32 %rd188, %r209, 4;
add.s64 %rd190, %rd32, %rd188;
mul.wide.u32 %rd191, %r55, 4;
add.s64 %rd192, %rd32, %rd191;
ld.shared.u32 %r53, [%rd190];
ld.shared.u32 %r54, [%rd192];
setp.ge.s32	%p37, %r54, %r53;
@%p37 bra BB15_46;

cvt.u64.u32	%rd193, %r55;
add.s64 %rd195, %rd35, %rd193;
ld.shared.u8 %rs32, [%rd195];
mov.u32 %r392, 1;
setp.ne.s16	%p38, %rs32, 0;
@%p38 bra BB15_47;

BB15_46:
cvt.u64.u32	%rd196, %r209;
add.s64 %rd198, %rd35, %rd196;
ld.shared.u8 %rs33, [%rd198];
setp.eq.s16	%p39, %rs33, 0;
selp.u32	%r392, 1, 0, %p39;

BB15_47:
bfe.u32 %r221, %r16, 3, 1;
setp.ne.s32	%p40, %r392, %r221;
@%p40 bra BB15_49;

mul.wide.u32 %rd199, %r55, 8;
add.s64 %rd201, %rd34, %rd199;
mul.wide.u32 %rd202, %r209, 8;
add.s64 %rd203, %rd34, %rd202;
cvt.u64.u32	%rd204, %r55;
st.shared.u32 [%rd192], %r53;
cvt.u64.u32	%rd208, %r209;
st.shared.u32 [%rd190], %r54;
ld.shared.u64 %rd211, [%rd201];
ld.shared.u64 %rd212, [%rd203];
st.shared.u64 [%rd201], %rd212;
st.shared.u64 [%rd203], %rd211;
add.s64 %rd214, %rd35, %rd204;
ld.shared.u8 %rs34, [%rd214];
add.s64 %rd215, %rd35, %rd208;
ld.shared.u8 %rs35, [%rd215];
st.shared.u8 [%rd214], %rs35;
st.shared.u8 [%rd215], %rs34;

BB15_49:
bar.sync 0;
ld.shared.u32 %r58, [%rd114];
ld.shared.u32 %r59, [%rd116];
setp.ge.s32	%p41, %r59, %r58;
@%p41 bra BB15_51;

cvt.u64.u32	%rd221, %r41;
add.s64 %rd223, %rd35, %rd221;
ld.shared.u8 %rs36, [%rd223];
mov.u32 %r393, 1;
setp.ne.s16	%p42, %rs36, 0;
@%p42 bra BB15_52;

BB15_51:
cvt.u64.u32	%rd224, %r155;
add.s64 %rd226, %rd35, %rd224;
ld.shared.u8 %rs37, [%rd226];
setp.eq.s16	%p43, %rs37, 0;
selp.u32	%r393, 1, 0, %p43;

BB15_52:
bfe.u32 %r244, %r16, 3, 1;
setp.ne.s32	%p44, %r393, %r244;
@%p44 bra BB15_54;

cvt.u64.u32	%rd227, %r41;
st.shared.u32 [%rd116], %r58;
cvt.u64.u32	%rd231, %r155;
st.shared.u32 [%rd114], %r59;
mul.wide.u32 %rd234, %r41, 8;
add.s64 %rd236, %rd34, %rd234;
ld.shared.u64 %rd237, [%rd236];
mul.wide.u32 %rd238, %r155, 8;
add.s64 %rd239, %rd34, %rd238;
ld.shared.u64 %rd240, [%rd239];
st.shared.u64 [%rd236], %rd240;
st.shared.u64 [%rd239], %rd237;
add.s64 %rd242, %rd35, %rd227;
ld.shared.u8 %rs38, [%rd242];
add.s64 %rd243, %rd35, %rd231;
ld.shared.u8 %rs39, [%rd243];
st.shared.u8 [%rd242], %rs39;
st.shared.u8 [%rd243], %rs38;

BB15_54:
bar.sync 0;
ld.shared.u32 %r62, [%rd66];
ld.shared.u32 %r63, [%rd68];
setp.ge.s32	%p45, %r63, %r62;
@%p45 bra BB15_56;

cvt.u64.u32	%rd249, %r31;
add.s64 %rd251, %rd35, %rd249;
ld.shared.u8 %rs40, [%rd251];
mov.u32 %r394, 1;
setp.ne.s16	%p46, %rs40, 0;
@%p46 bra BB15_57;

BB15_56:
cvt.u64.u32	%rd252, %r123;
add.s64 %rd254, %rd35, %rd252;
ld.shared.u8 %rs41, [%rd254];
setp.eq.s16	%p47, %rs41, 0;
selp.u32	%r394, 1, 0, %p47;

BB15_57:
bfe.u32 %r266, %r16, 3, 1;
setp.ne.s32	%p48, %r394, %r266;
@%p48 bra BB15_59;

cvt.u64.u32	%rd255, %r31;
st.shared.u32 [%rd68], %r62;
cvt.u64.u32	%rd259, %r123;
st.shared.u32 [%rd66], %r63;
mul.wide.u32 %rd262, %r31, 8;
add.s64 %rd264, %rd34, %rd262;
ld.shared.u64 %rd265, [%rd264];
mul.wide.u32 %rd266, %r123, 8;
add.s64 %rd267, %rd34, %rd266;
ld.shared.u64 %rd268, [%rd267];
st.shared.u64 [%rd264], %rd268;
st.shared.u64 [%rd267], %rd265;
add.s64 %rd270, %rd35, %rd255;
ld.shared.u8 %rs42, [%rd270];
add.s64 %rd271, %rd35, %rd259;
ld.shared.u8 %rs43, [%rd271];
st.shared.u8 [%rd270], %rs43;
st.shared.u8 [%rd271], %rs42;

BB15_59:
bar.sync 0;
ld.shared.u32 %r66, [%rd46+4];
ld.shared.u32 %r67, [%rd46];
setp.ge.s32	%p49, %r67, %r66;
@%p49 bra BB15_61;

cvt.u64.u32	%rd275, %r22;
add.s64 %rd277, %rd35, %rd275;
ld.shared.u8 %rs44, [%rd277];
mov.u32 %r395, 1;
setp.ne.s16	%p50, %rs44, 0;
@%p50 bra BB15_62;

BB15_61:
cvt.u64.u32	%rd278, %r22;
add.s64 %rd280, %rd35, %rd278;
ld.shared.u8 %rs45, [%rd280+1];
setp.eq.s16	%p51, %rs45, 0;
selp.u32	%r395, 1, 0, %p51;

BB15_62:
bfe.u32 %r280, %r16, 3, 1;
setp.ne.s32	%p52, %r395, %r280;
@%p52 bra BB15_64;

cvt.u64.u32	%rd281, %r22;
st.shared.u32 [%rd46], %r66;
st.shared.u32 [%rd46+4], %r67;
mul.wide.u32 %rd285, %r22, 8;
add.s64 %rd287, %rd34, %rd285;
ld.shared.u64 %rd288, [%rd287];
ld.shared.u64 %rd289, [%rd287+8];
st.shared.u64 [%rd287], %rd289;
st.shared.u64 [%rd287+8], %rd288;
add.s64 %rd291, %rd35, %rd281;
ld.shared.u8 %rs46, [%rd291];
ld.shared.u8 %rs47, [%rd291+1];
st.shared.u8 [%rd291], %rs47;
st.shared.u8 [%rd291+1], %rs46;

BB15_64:
bar.sync 0;
and.b32 %r283, %r16, 15;
sub.s32 %r284, %r22, %r283;
add.s32 %r285, %r284, 16;
mul.wide.u32 %rd292, %r285, 4;
add.s64 %rd294, %rd32, %rd292;
mul.wide.u32 %rd295, %r284, 4;
add.s64 %rd296, %rd32, %rd295;
ld.shared.u32 %r72, [%rd294];
ld.shared.u32 %r73, [%rd296];
setp.ge.s32	%p53, %r73, %r72;
@%p53 bra BB15_66;

cvt.u64.u32	%rd297, %r284;
add.s64 %rd299, %rd35, %rd297;
ld.shared.u8 %rs48, [%rd299];
setp.ne.s16	%p54, %rs48, 0;
@%p54 bra BB15_68;

BB15_66:
cvt.u64.u32	%rd300, %r285;
add.s64 %rd302, %rd35, %rd300;
ld.shared.u8 %rs1, [%rd302];
setp.eq.s16	%p55, %rs1, 0;
@%p55 bra BB15_68;

cvt.u64.u32	%rd303, %r284;
st.shared.u32 [%rd296], %r72;
st.shared.u32 [%rd294], %r73;
mul.wide.u32 %rd310, %r284, 8;
add.s64 %rd312, %rd34, %rd310;
ld.shared.u64 %rd313, [%rd312];
mul.wide.u32 %rd314, %r285, 8;
add.s64 %rd315, %rd34, %rd314;
ld.shared.u64 %rd316, [%rd315];
st.shared.u64 [%rd312], %rd316;
st.shared.u64 [%rd315], %rd313;
add.s64 %rd318, %rd35, %rd303;
ld.shared.u8 %rs49, [%rd318];
st.shared.u8 [%rd318], %rs1;
st.shared.u8 [%rd302], %rs49;

BB15_68:
bar.sync 0;
ld.shared.u32 %r74, [%rd190];
ld.shared.u32 %r75, [%rd192];
setp.ge.s32	%p56, %r75, %r74;
@%p56 bra BB15_70;

cvt.u64.u32	%rd325, %r55;
add.s64 %rd327, %rd35, %rd325;
ld.shared.u8 %rs50, [%rd327];
setp.ne.s16	%p57, %rs50, 0;
@%p57 bra BB15_72;

BB15_70:
cvt.u64.u32	%rd328, %r209;
add.s64 %rd330, %rd35, %rd328;
ld.shared.u8 %rs2, [%rd330];
setp.eq.s16	%p58, %rs2, 0;
@%p58 bra BB15_72;

cvt.u64.u32	%rd331, %r55;
st.shared.u32 [%rd192], %r74;
st.shared.u32 [%rd190], %r75;
mul.wide.u32 %rd338, %r55, 8;
add.s64 %rd340, %rd34, %rd338;
ld.shared.u64 %rd341, [%rd340];
mul.wide.u32 %rd342, %r209, 8;
add.s64 %rd343, %rd34, %rd342;
ld.shared.u64 %rd344, [%rd343];
st.shared.u64 [%rd340], %rd344;
st.shared.u64 [%rd343], %rd341;
add.s64 %rd346, %rd35, %rd331;
ld.shared.u8 %rs51, [%rd346];
st.shared.u8 [%rd346], %rs2;
st.shared.u8 [%rd330], %rs51;

BB15_72:
bar.sync 0;
ld.shared.u32 %r76, [%rd114];
ld.shared.u32 %r77, [%rd116];
setp.ge.s32	%p59, %r77, %r76;
@%p59 bra BB15_74;

cvt.u64.u32	%rd353, %r41;
add.s64 %rd355, %rd35, %rd353;
ld.shared.u8 %rs52, [%rd355];
setp.ne.s16	%p60, %rs52, 0;
@%p60 bra BB15_76;

BB15_74:
cvt.u64.u32	%rd356, %r155;
add.s64 %rd358, %rd35, %rd356;
ld.shared.u8 %rs3, [%rd358];
setp.eq.s16	%p61, %rs3, 0;
@%p61 bra BB15_76;

cvt.u64.u32	%rd359, %r41;
st.shared.u32 [%rd116], %r76;
st.shared.u32 [%rd114], %r77;
mul.wide.u32 %rd366, %r41, 8;
add.s64 %rd368, %rd34, %rd366;
ld.shared.u64 %rd369, [%rd368];
mul.wide.u32 %rd370, %r155, 8;
add.s64 %rd371, %rd34, %rd370;
ld.shared.u64 %rd372, [%rd371];
st.shared.u64 [%rd368], %rd372;
st.shared.u64 [%rd371], %rd369;
add.s64 %rd374, %rd35, %rd359;
ld.shared.u8 %rs53, [%rd374];
st.shared.u8 [%rd374], %rs3;
st.shared.u8 [%rd358], %rs53;

BB15_76:
bar.sync 0;
ld.shared.u32 %r78, [%rd66];
ld.shared.u32 %r79, [%rd68];
setp.ge.s32	%p62, %r79, %r78;
@%p62 bra BB15_78;

cvt.u64.u32	%rd381, %r31;
add.s64 %rd383, %rd35, %rd381;
ld.shared.u8 %rs54, [%rd383];
setp.ne.s16	%p63, %rs54, 0;
@%p63 bra BB15_80;

BB15_78:
cvt.u64.u32	%rd384, %r123;
add.s64 %rd386, %rd35, %rd384;
ld.shared.u8 %rs4, [%rd386];
setp.eq.s16	%p64, %rs4, 0;
@%p64 bra BB15_80;

cvt.u64.u32	%rd387, %r31;
st.shared.u32 [%rd68], %r78;
st.shared.u32 [%rd66], %r79;
mul.wide.u32 %rd394, %r31, 8;
add.s64 %rd396, %rd34, %rd394;
ld.shared.u64 %rd397, [%rd396];
mul.wide.u32 %rd398, %r123, 8;
add.s64 %rd399, %rd34, %rd398;
ld.shared.u64 %rd400, [%rd399];
st.shared.u64 [%rd396], %rd400;
st.shared.u64 [%rd399], %rd397;
add.s64 %rd402, %rd35, %rd387;
ld.shared.u8 %rs55, [%rd402];
st.shared.u8 [%rd402], %rs4;
st.shared.u8 [%rd386], %rs55;

BB15_80:
bar.sync 0;
ld.shared.u32 %r80, [%rd46+4];
ld.shared.u32 %r81, [%rd46];
setp.ge.s32	%p65, %r81, %r80;
@%p65 bra BB15_82;

cvt.u64.u32	%rd407, %r22;
add.s64 %rd409, %rd35, %rd407;
ld.shared.u8 %rs56, [%rd409];
setp.ne.s16	%p66, %rs56, 0;
@%p66 bra BB15_84;

BB15_82:
cvt.u64.u32	%rd410, %r22;
add.s64 %rd412, %rd35, %rd410;
ld.shared.u8 %rs5, [%rd412+1];
setp.eq.s16	%p67, %rs5, 0;
@%p67 bra BB15_84;

st.shared.u32 [%rd46], %r80;
st.shared.u32 [%rd46+4], %r81;
mul.wide.u32 %rd417, %r22, 8;
add.s64 %rd419, %rd34, %rd417;
ld.shared.u64 %rd420, [%rd419];
ld.shared.u64 %rd421, [%rd419+8];
st.shared.u64 [%rd419], %rd421;
st.shared.u64 [%rd419+8], %rd420;
ld.shared.u8 %rs57, [%rd412];
st.shared.u8 [%rd412], %rs5;
st.shared.u8 [%rd412+1], %rs57;

BB15_84:
bar.sync 0;
@!%p1 bra BB15_86;
bra.uni BB15_85;

BB15_85:
ld.shared.u32 %r367, [%rd11];
mad.lo.s32 %r368, %r16, %r84, %r4;
cvta.to.global.u64 %rd427, %rd8;
mul.wide.u32 %rd428, %r368, 4;
add.s64 %rd429, %rd427, %rd428;
st.global.u32 [%rd429], %r367;
ld.shared.u64 %rd433, [%rd12];
ld.local.u64 %rd434, [%rd2];
cvta.to.global.u64 %rd435, %rd434;
mad.lo.s32 %r369, %r16, %r85, %r15;
mul.wide.u32 %rd436, %r369, 8;
add.s64 %rd437, %rd435, %rd436;
st.global.u64 [%rd437], %rd433;

BB15_86:
@%p11 bra BB15_88;

ld.shared.u32 %r373, [%rd11+64];
mad.lo.s32 %r375, %r17, %r84, %r4;
cvta.to.global.u64 %rd441, %rd8;
mul.wide.u32 %rd442, %r375, 4;
add.s64 %rd443, %rd441, %rd442;
st.global.u32 [%rd443], %r373;
ld.shared.u64 %rd447, [%rd12+128];
ld.local.u64 %rd448, [%rd2];
cvta.to.global.u64 %rd449, %rd448;
mad.lo.s32 %r376, %r17, %r85, %r15;
mul.wide.u32 %rd450, %r376, 8;
add.s64 %rd451, %rd449, %rd450;
st.global.u64 [%rd451], %rd447;

BB15_88:
ret;
}


.visible .entry _Z20bitonicSortKVInPlaceIilLin1ELin1E6GTCompIiEjLi2048EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3_(
.param .align 8 .b8 _Z20bitonicSortKVInPlaceIilLin1ELin1E6GTCompIiEjLi2048EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_0[216],
.param .u32 _Z20bitonicSortKVInPlaceIilLin1ELin1E6GTCompIiEjLi2048EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_1,
.param .u32 _Z20bitonicSortKVInPlaceIilLin1ELin1E6GTCompIiEjLi2048EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_2,
.param .u32 _Z20bitonicSortKVInPlaceIilLin1ELin1E6GTCompIiEjLi2048EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_3,
.param .align 8 .b8 _Z20bitonicSortKVInPlaceIilLin1ELin1E6GTCompIiEjLi2048EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_4[216],
.param .u32 _Z20bitonicSortKVInPlaceIilLin1ELin1E6GTCompIiEjLi2048EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_5,
.param .align 1 .b8 _Z20bitonicSortKVInPlaceIilLin1ELin1E6GTCompIiEjLi2048EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_6[1]
)
.maxntid 1024, 1, 1
{
.local .align 8 .b8 __local_depot16[432];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<242>;
.reg .b16 %rs<224>;
.reg .b32 %r<1460>;
.reg .b64 %rd<1595>;

	.shared .align 4 .b8 _Z20bitonicSortKVInPlaceIilLin1ELin1E6GTCompIiEjLi2048EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3_$__cuda_local_var_181271_29_non_const_sharedKeys[8192];

	.shared .align 8 .b8 _Z20bitonicSortKVInPlaceIilLin1ELin1E6GTCompIiEjLi2048EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3_$__cuda_local_var_181272_29_non_const_sharedValues[16384];

	.shared .align 1 .b8 _Z20bitonicSortKVInPlaceIilLin1ELin1E6GTCompIiEjLi2048EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3_$__cuda_local_var_181273_32_non_const_sharedValid[2048];

mov.u64 %rd1594, __local_depot16;
cvta.local.u64 %SP, %rd1594;
ld.param.u32 %r266, [_Z20bitonicSortKVInPlaceIilLin1ELin1E6GTCompIiEjLi2048EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_1];
ld.param.u32 %r267, [_Z20bitonicSortKVInPlaceIilLin1ELin1E6GTCompIiEjLi2048EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_2];
ld.param.u32 %r268, [_Z20bitonicSortKVInPlaceIilLin1ELin1E6GTCompIiEjLi2048EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_3];
ld.param.u32 %r269, [_Z20bitonicSortKVInPlaceIilLin1ELin1E6GTCompIiEjLi2048EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_5];
mov.u64 %rd4, _Z20bitonicSortKVInPlaceIilLin1ELin1E6GTCompIiEjLi2048EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_0;
mov.u64 %rd1, _Z20bitonicSortKVInPlaceIilLin1ELin1E6GTCompIiEjLi2048EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_4;
add.u64 %rd45, %SP, 0;
cvta.to.local.u64 %rd2, %rd45;
add.u64 %rd46, %SP, 216;
cvta.to.local.u64 %rd3, %rd46;
mov.u32 %r1389, 0;
mov.pred %p4, 0;
@%p4 bra BB16_2;

BB16_1:
mul.wide.s32 %rd47, %r1389, 8;
add.s64 %rd48, %rd4, %rd47;
ld.param.u64 %rd49, [%rd48];
add.s64 %rd50, %rd2, %rd47;
st.local.u64 [%rd50], %rd49;
add.s32 %r1389, %r1389, 1;
setp.lt.u32	%p5, %r1389, 27;
@%p5 bra BB16_1;

BB16_2:
mov.u32 %r1390, 0;
@%p4 bra BB16_4;

BB16_3:
mul.wide.s32 %rd51, %r1390, 8;
add.s64 %rd52, %rd1, %rd51;
ld.param.u64 %rd53, [%rd52];
add.s64 %rd54, %rd3, %rd51;
st.local.u64 [%rd54], %rd53;
add.s32 %r1390, %r1390, 1;
setp.lt.u32	%p7, %r1390, 27;
@%p7 bra BB16_3;

BB16_4:
mov.u32 %r272, %nctaid.y;
mov.u32 %r273, %ctaid.z;
mov.u32 %r274, %ctaid.y;
mad.lo.s32 %r275, %r272, %r273, %r274;
mov.u32 %r276, %nctaid.x;
mov.u32 %r277, %ctaid.x;
mad.lo.s32 %r5, %r275, %r276, %r277;
setp.ge.u32	%p8, %r5, %r266;
@%p8 bra BB16_304;

ld.local.u32 %r6, [%rd2+208];
add.s32 %r1391, %r6, -1;
mov.u32 %r278, 0;
setp.lt.s32	%p9, %r1391, 1;
mov.u32 %r1400, %r5;
mov.u32 %r1409, %r278;
@%p9 bra BB16_8;

mul.wide.s32 %rd55, %r6, 4;
add.s64 %rd1590, %rd2, %rd55;
mov.u32 %r1410, 0;
mov.u32 %r1401, %r5;

BB16_7:
ld.local.u32 %r280, [%rd1590+4];
rem.u32 %r281, %r1401, %r280;
ld.local.u32 %r282, [%rd1590+104];
mad.lo.s32 %r1410, %r282, %r281, %r1410;
div.u32 %r1401, %r1401, %r280;
add.s64 %rd1590, %rd1590, -4;
add.s32 %r1391, %r1391, -1;
setp.gt.s32	%p10, %r1391, 0;
mov.u32 %r1396, %r1401;
mov.u32 %r1400, %r1396;
mov.u32 %r1402, %r1410;
mov.u32 %r1409, %r1402;
@%p10 bra BB16_7;

BB16_8:
mov.u32 %r15, %r1409;
mov.u32 %r14, %r1400;
ld.local.u32 %r284, [%rd2+108];
mad.lo.s32 %r16, %r284, %r14, %r15;
ld.local.u32 %r17, [%rd3+208];
add.s32 %r1392, %r17, -1;
setp.lt.s32	%p11, %r1392, 1;
mov.u32 %r1398, %r5;
mov.u32 %r1407, %r278;
@%p11 bra BB16_11;

mul.wide.s32 %rd56, %r17, 4;
add.s64 %rd1591, %rd3, %rd56;
mov.u32 %r1408, 0;
mov.u32 %r1399, %r5;

BB16_10:
ld.local.u32 %r286, [%rd1591+4];
rem.u32 %r287, %r1399, %r286;
ld.local.u32 %r288, [%rd1591+104];
mad.lo.s32 %r1408, %r288, %r287, %r1408;
div.u32 %r1399, %r1399, %r286;
add.s64 %rd1591, %rd1591, -4;
add.s32 %r1392, %r1392, -1;
setp.gt.s32	%p12, %r1392, 0;
mov.u32 %r1398, %r1399;
mov.u32 %r1407, %r1408;
@%p12 bra BB16_10;

BB16_11:
ld.local.u32 %r290, [%rd3+108];
mad.lo.s32 %r27, %r290, %r1398, %r1407;
mov.u32 %r28, %tid.x;
add.s32 %r29, %r28, 1024;
setp.lt.u32	%p1, %r28, %r267;
setp.ge.u32	%p13, %r28, %r267;
mov.u32 %r1406, %r278;
@%p13 bra BB16_13;

ld.local.u64 %rd57, [%rd2];
cvta.to.global.u64 %rd58, %rd57;
mad.lo.s32 %r291, %r28, %r268, %r16;
mul.wide.u32 %rd59, %r291, 4;
add.s64 %rd60, %rd58, %rd59;
ld.global.u32 %r1406, [%rd60];

BB16_13:
mov.u64 %rd1592, 0;
@%p13 bra BB16_15;

ld.local.u64 %rd62, [%rd3];
cvta.to.global.u64 %rd63, %rd62;
mad.lo.s32 %r292, %r28, %r269, %r27;
mul.wide.u32 %rd64, %r292, 8;
add.s64 %rd65, %rd63, %rd64;
ld.global.u64 %rd1592, [%rd65];

BB16_15:
selp.u16	%rs12, 1, 0, %p1;
cvt.s64.s32	%rd66, %r28;
mul.wide.s32 %rd67, %r28, 4;
mov.u64 %rd68, _Z20bitonicSortKVInPlaceIilLin1ELin1E6GTCompIiEjLi2048EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3_$__cuda_local_var_181271_29_non_const_sharedKeys;
add.s64 %rd16, %rd68, %rd67;
st.shared.u32 [%rd16], %r1406;
mul.wide.s32 %rd69, %r28, 8;
mov.u64 %rd70, _Z20bitonicSortKVInPlaceIilLin1ELin1E6GTCompIiEjLi2048EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3_$__cuda_local_var_181272_29_non_const_sharedValues;
add.s64 %rd17, %rd70, %rd69;
st.shared.u64 [%rd17], %rd1592;
mov.u64 %rd71, _Z20bitonicSortKVInPlaceIilLin1ELin1E6GTCompIiEjLi2048EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3_$__cuda_local_var_181273_32_non_const_sharedValid;
add.s64 %rd18, %rd71, %rd66;
st.shared.u8 [%rd18], %rs12;
setp.lt.u32	%p2, %r29, %r267;
mov.u32 %r1411, 0;
setp.ge.u32	%p15, %r29, %r267;
@%p15 bra BB16_17;

ld.local.u64 %rd72, [%rd2];
cvta.to.global.u64 %rd73, %rd72;
mad.lo.s32 %r294, %r29, %r268, %r16;
mul.wide.u32 %rd74, %r294, 4;
add.s64 %rd75, %rd73, %rd74;
ld.global.u32 %r1411, [%rd75];

BB16_17:
mov.u64 %rd1593, 0;
@%p15 bra BB16_19;

ld.local.u64 %rd77, [%rd3];
cvta.to.global.u64 %rd78, %rd77;
mad.lo.s32 %r295, %r29, %r269, %r27;
mul.wide.u32 %rd79, %r295, 8;
add.s64 %rd80, %rd78, %rd79;
ld.global.u64 %rd1593, [%rd80];

BB16_19:
selp.u16	%rs13, 1, 0, %p2;
st.shared.u32 [%rd16+4096], %r1411;
st.shared.u64 [%rd17+8192], %rd1593;
st.shared.u8 [%rd18+1024], %rs13;
bar.sync 0;
shl.b32 %r296, %r28, 1;
mul.wide.u32 %rd81, %r296, 4;
add.s64 %rd83, %rd68, %rd81;
ld.shared.u32 %r34, [%rd83+4];
ld.shared.u32 %r35, [%rd83];
setp.le.s32	%p17, %r35, %r34;
@%p17 bra BB16_21;

cvt.u64.u32	%rd84, %r296;
add.s64 %rd86, %rd71, %rd84;
ld.shared.u8 %rs14, [%rd86];
mov.u32 %r1412, 1;
setp.ne.s16	%p18, %rs14, 0;
@%p18 bra BB16_22;

BB16_21:
cvt.u64.u32	%rd87, %r296;
add.s64 %rd89, %rd71, %rd87;
ld.shared.u8 %rs15, [%rd89+1];
setp.eq.s16	%p19, %rs15, 0;
selp.u32	%r1412, 1, 0, %p19;

BB16_22:
and.b32 %r302, %r28, 1;
setp.ne.s32	%p20, %r1412, %r302;
@%p20 bra BB16_24;

mul.wide.u32 %rd90, %r296, 8;
add.s64 %rd92, %rd70, %rd90;
cvt.u64.u32	%rd93, %r296;
st.shared.u32 [%rd83], %r34;
st.shared.u32 [%rd83+4], %r35;
ld.shared.u64 %rd97, [%rd92];
ld.shared.u64 %rd98, [%rd92+8];
st.shared.u64 [%rd92], %rd98;
st.shared.u64 [%rd92+8], %rd97;
add.s64 %rd100, %rd71, %rd93;
ld.shared.u8 %rs16, [%rd100];
ld.shared.u8 %rs17, [%rd100+1];
st.shared.u8 [%rd100], %rs17;
st.shared.u8 [%rd100+1], %rs16;

BB16_24:
bar.sync 0;
sub.s32 %r42, %r296, %r302;
add.s32 %r308, %r42, 2;
mul.wide.u32 %rd101, %r308, 4;
add.s64 %rd103, %rd68, %rd101;
mul.wide.u32 %rd104, %r42, 4;
add.s64 %rd105, %rd68, %rd104;
ld.shared.u32 %r40, [%rd103];
ld.shared.u32 %r41, [%rd105];
setp.le.s32	%p21, %r41, %r40;
@%p21 bra BB16_26;

cvt.u64.u32	%rd106, %r42;
add.s64 %rd108, %rd71, %rd106;
ld.shared.u8 %rs18, [%rd108];
mov.u32 %r1413, 1;
setp.ne.s16	%p22, %rs18, 0;
@%p22 bra BB16_27;

BB16_26:
cvt.u64.u32	%rd109, %r308;
add.s64 %rd111, %rd71, %rd109;
ld.shared.u8 %rs19, [%rd111];
setp.eq.s16	%p23, %rs19, 0;
selp.u32	%r1413, 1, 0, %p23;

BB16_27:
bfe.u32 %r320, %r28, 1, 1;
setp.ne.s32	%p24, %r1413, %r320;
@%p24 bra BB16_29;

mul.wide.u32 %rd112, %r42, 8;
add.s64 %rd114, %rd70, %rd112;
mul.wide.u32 %rd115, %r308, 8;
add.s64 %rd116, %rd70, %rd115;
cvt.u64.u32	%rd117, %r42;
st.shared.u32 [%rd105], %r40;
cvt.u64.u32	%rd121, %r308;
st.shared.u32 [%rd103], %r41;
ld.shared.u64 %rd124, [%rd114];
ld.shared.u64 %rd125, [%rd116];
st.shared.u64 [%rd114], %rd125;
st.shared.u64 [%rd116], %rd124;
add.s64 %rd127, %rd71, %rd117;
ld.shared.u8 %rs20, [%rd127];
add.s64 %rd128, %rd71, %rd121;
ld.shared.u8 %rs21, [%rd128];
st.shared.u8 [%rd127], %rs21;
st.shared.u8 [%rd128], %rs20;

BB16_29:
bar.sync 0;
ld.shared.u32 %r45, [%rd83+4];
ld.shared.u32 %r46, [%rd83];
setp.le.s32	%p25, %r46, %r45;
@%p25 bra BB16_31;

cvt.u64.u32	%rd132, %r296;
add.s64 %rd134, %rd71, %rd132;
ld.shared.u8 %rs22, [%rd134];
mov.u32 %r1414, 1;
setp.ne.s16	%p26, %rs22, 0;
@%p26 bra BB16_32;

BB16_31:
cvt.u64.u32	%rd135, %r296;
add.s64 %rd137, %rd71, %rd135;
ld.shared.u8 %rs23, [%rd137+1];
setp.eq.s16	%p27, %rs23, 0;
selp.u32	%r1414, 1, 0, %p27;

BB16_32:
bfe.u32 %r335, %r28, 1, 1;
setp.ne.s32	%p28, %r1414, %r335;
@%p28 bra BB16_34;

cvt.u64.u32	%rd138, %r296;
st.shared.u32 [%rd83], %r45;
st.shared.u32 [%rd83+4], %r46;
mul.wide.u32 %rd142, %r296, 8;
add.s64 %rd144, %rd70, %rd142;
ld.shared.u64 %rd145, [%rd144];
ld.shared.u64 %rd146, [%rd144+8];
st.shared.u64 [%rd144], %rd146;
st.shared.u64 [%rd144+8], %rd145;
add.s64 %rd148, %rd71, %rd138;
ld.shared.u8 %rs24, [%rd148];
ld.shared.u8 %rs25, [%rd148+1];
st.shared.u8 [%rd148], %rs25;
st.shared.u8 [%rd148+1], %rs24;

BB16_34:
bar.sync 0;
and.b32 %r338, %r28, 3;
sub.s32 %r52, %r296, %r338;
add.s32 %r340, %r52, 4;
mul.wide.u32 %rd149, %r340, 4;
add.s64 %rd151, %rd68, %rd149;
mul.wide.u32 %rd152, %r52, 4;
add.s64 %rd153, %rd68, %rd152;
ld.shared.u32 %r50, [%rd151];
ld.shared.u32 %r51, [%rd153];
setp.le.s32	%p29, %r51, %r50;
@%p29 bra BB16_36;

cvt.u64.u32	%rd154, %r52;
add.s64 %rd156, %rd71, %rd154;
ld.shared.u8 %rs26, [%rd156];
mov.u32 %r1415, 1;
setp.ne.s16	%p30, %rs26, 0;
@%p30 bra BB16_37;

BB16_36:
cvt.u64.u32	%rd157, %r340;
add.s64 %rd159, %rd71, %rd157;
ld.shared.u8 %rs27, [%rd159];
setp.eq.s16	%p31, %rs27, 0;
selp.u32	%r1415, 1, 0, %p31;

BB16_37:
bfe.u32 %r352, %r28, 2, 1;
setp.ne.s32	%p32, %r1415, %r352;
@%p32 bra BB16_39;

mul.wide.u32 %rd160, %r52, 8;
add.s64 %rd162, %rd70, %rd160;
mul.wide.u32 %rd163, %r340, 8;
add.s64 %rd164, %rd70, %rd163;
cvt.u64.u32	%rd165, %r52;
st.shared.u32 [%rd153], %r50;
cvt.u64.u32	%rd169, %r340;
st.shared.u32 [%rd151], %r51;
ld.shared.u64 %rd172, [%rd162];
ld.shared.u64 %rd173, [%rd164];
st.shared.u64 [%rd162], %rd173;
st.shared.u64 [%rd164], %rd172;
add.s64 %rd175, %rd71, %rd165;
ld.shared.u8 %rs28, [%rd175];
add.s64 %rd176, %rd71, %rd169;
ld.shared.u8 %rs29, [%rd176];
st.shared.u8 [%rd175], %rs29;
st.shared.u8 [%rd176], %rs28;

BB16_39:
bar.sync 0;
ld.shared.u32 %r55, [%rd103];
ld.shared.u32 %r56, [%rd105];
setp.le.s32	%p33, %r56, %r55;
@%p33 bra BB16_41;

cvt.u64.u32	%rd182, %r42;
add.s64 %rd184, %rd71, %rd182;
ld.shared.u8 %rs30, [%rd184];
mov.u32 %r1416, 1;
setp.ne.s16	%p34, %rs30, 0;
@%p34 bra BB16_42;

BB16_41:
cvt.u64.u32	%rd185, %r308;
add.s64 %rd187, %rd71, %rd185;
ld.shared.u8 %rs31, [%rd187];
setp.eq.s16	%p35, %rs31, 0;
selp.u32	%r1416, 1, 0, %p35;

BB16_42:
bfe.u32 %r375, %r28, 2, 1;
setp.ne.s32	%p36, %r1416, %r375;
@%p36 bra BB16_44;

cvt.u64.u32	%rd188, %r42;
st.shared.u32 [%rd105], %r55;
cvt.u64.u32	%rd192, %r308;
st.shared.u32 [%rd103], %r56;
mul.wide.u32 %rd195, %r42, 8;
add.s64 %rd197, %rd70, %rd195;
ld.shared.u64 %rd198, [%rd197];
mul.wide.u32 %rd199, %r308, 8;
add.s64 %rd200, %rd70, %rd199;
ld.shared.u64 %rd201, [%rd200];
st.shared.u64 [%rd197], %rd201;
st.shared.u64 [%rd200], %rd198;
add.s64 %rd203, %rd71, %rd188;
ld.shared.u8 %rs32, [%rd203];
add.s64 %rd204, %rd71, %rd192;
ld.shared.u8 %rs33, [%rd204];
st.shared.u8 [%rd203], %rs33;
st.shared.u8 [%rd204], %rs32;

BB16_44:
bar.sync 0;
ld.shared.u32 %r59, [%rd83+4];
ld.shared.u32 %r60, [%rd83];
setp.le.s32	%p37, %r60, %r59;
@%p37 bra BB16_46;

cvt.u64.u32	%rd208, %r296;
add.s64 %rd210, %rd71, %rd208;
ld.shared.u8 %rs34, [%rd210];
mov.u32 %r1417, 1;
setp.ne.s16	%p38, %rs34, 0;
@%p38 bra BB16_47;

BB16_46:
cvt.u64.u32	%rd211, %r296;
add.s64 %rd213, %rd71, %rd211;
ld.shared.u8 %rs35, [%rd213+1];
setp.eq.s16	%p39, %rs35, 0;
selp.u32	%r1417, 1, 0, %p39;

BB16_47:
bfe.u32 %r389, %r28, 2, 1;
setp.ne.s32	%p40, %r1417, %r389;
@%p40 bra BB16_49;

cvt.u64.u32	%rd214, %r296;
st.shared.u32 [%rd83], %r59;
st.shared.u32 [%rd83+4], %r60;
mul.wide.u32 %rd218, %r296, 8;
add.s64 %rd220, %rd70, %rd218;
ld.shared.u64 %rd221, [%rd220];
ld.shared.u64 %rd222, [%rd220+8];
st.shared.u64 [%rd220], %rd222;
st.shared.u64 [%rd220+8], %rd221;
add.s64 %rd224, %rd71, %rd214;
ld.shared.u8 %rs36, [%rd224];
ld.shared.u8 %rs37, [%rd224+1];
st.shared.u8 [%rd224], %rs37;
st.shared.u8 [%rd224+1], %rs36;

BB16_49:
bar.sync 0;
and.b32 %r392, %r28, 7;
sub.s32 %r66, %r296, %r392;
add.s32 %r394, %r66, 8;
mul.wide.u32 %rd225, %r394, 4;
add.s64 %rd227, %rd68, %rd225;
mul.wide.u32 %rd228, %r66, 4;
add.s64 %rd229, %rd68, %rd228;
ld.shared.u32 %r64, [%rd227];
ld.shared.u32 %r65, [%rd229];
setp.le.s32	%p41, %r65, %r64;
@%p41 bra BB16_51;

cvt.u64.u32	%rd230, %r66;
add.s64 %rd232, %rd71, %rd230;
ld.shared.u8 %rs38, [%rd232];
mov.u32 %r1418, 1;
setp.ne.s16	%p42, %rs38, 0;
@%p42 bra BB16_52;

BB16_51:
cvt.u64.u32	%rd233, %r394;
add.s64 %rd235, %rd71, %rd233;
ld.shared.u8 %rs39, [%rd235];
setp.eq.s16	%p43, %rs39, 0;
selp.u32	%r1418, 1, 0, %p43;

BB16_52:
bfe.u32 %r406, %r28, 3, 1;
setp.ne.s32	%p44, %r1418, %r406;
@%p44 bra BB16_54;

mul.wide.u32 %rd236, %r66, 8;
add.s64 %rd238, %rd70, %rd236;
mul.wide.u32 %rd239, %r394, 8;
add.s64 %rd240, %rd70, %rd239;
cvt.u64.u32	%rd241, %r66;
st.shared.u32 [%rd229], %r64;
cvt.u64.u32	%rd245, %r394;
st.shared.u32 [%rd227], %r65;
ld.shared.u64 %rd248, [%rd238];
ld.shared.u64 %rd249, [%rd240];
st.shared.u64 [%rd238], %rd249;
st.shared.u64 [%rd240], %rd248;
add.s64 %rd251, %rd71, %rd241;
ld.shared.u8 %rs40, [%rd251];
add.s64 %rd252, %rd71, %rd245;
ld.shared.u8 %rs41, [%rd252];
st.shared.u8 [%rd251], %rs41;
st.shared.u8 [%rd252], %rs40;

BB16_54:
bar.sync 0;
ld.shared.u32 %r69, [%rd151];
ld.shared.u32 %r70, [%rd153];
setp.le.s32	%p45, %r70, %r69;
@%p45 bra BB16_56;

cvt.u64.u32	%rd258, %r52;
add.s64 %rd260, %rd71, %rd258;
ld.shared.u8 %rs42, [%rd260];
mov.u32 %r1419, 1;
setp.ne.s16	%p46, %rs42, 0;
@%p46 bra BB16_57;

BB16_56:
cvt.u64.u32	%rd261, %r340;
add.s64 %rd263, %rd71, %rd261;
ld.shared.u8 %rs43, [%rd263];
setp.eq.s16	%p47, %rs43, 0;
selp.u32	%r1419, 1, 0, %p47;

BB16_57:
bfe.u32 %r429, %r28, 3, 1;
setp.ne.s32	%p48, %r1419, %r429;
@%p48 bra BB16_59;

cvt.u64.u32	%rd264, %r52;
st.shared.u32 [%rd153], %r69;
cvt.u64.u32	%rd268, %r340;
st.shared.u32 [%rd151], %r70;
mul.wide.u32 %rd271, %r52, 8;
add.s64 %rd273, %rd70, %rd271;
ld.shared.u64 %rd274, [%rd273];
mul.wide.u32 %rd275, %r340, 8;
add.s64 %rd276, %rd70, %rd275;
ld.shared.u64 %rd277, [%rd276];
st.shared.u64 [%rd273], %rd277;
st.shared.u64 [%rd276], %rd274;
add.s64 %rd279, %rd71, %rd264;
ld.shared.u8 %rs44, [%rd279];
add.s64 %rd280, %rd71, %rd268;
ld.shared.u8 %rs45, [%rd280];
st.shared.u8 [%rd279], %rs45;
st.shared.u8 [%rd280], %rs44;

BB16_59:
bar.sync 0;
ld.shared.u32 %r73, [%rd103];
ld.shared.u32 %r74, [%rd105];
setp.le.s32	%p49, %r74, %r73;
@%p49 bra BB16_61;

cvt.u64.u32	%rd286, %r42;
add.s64 %rd288, %rd71, %rd286;
ld.shared.u8 %rs46, [%rd288];
mov.u32 %r1420, 1;
setp.ne.s16	%p50, %rs46, 0;
@%p50 bra BB16_62;

BB16_61:
cvt.u64.u32	%rd289, %r308;
add.s64 %rd291, %rd71, %rd289;
ld.shared.u8 %rs47, [%rd291];
setp.eq.s16	%p51, %rs47, 0;
selp.u32	%r1420, 1, 0, %p51;

BB16_62:
bfe.u32 %r451, %r28, 3, 1;
setp.ne.s32	%p52, %r1420, %r451;
@%p52 bra BB16_64;

cvt.u64.u32	%rd292, %r42;
st.shared.u32 [%rd105], %r73;
cvt.u64.u32	%rd296, %r308;
st.shared.u32 [%rd103], %r74;
mul.wide.u32 %rd299, %r42, 8;
add.s64 %rd301, %rd70, %rd299;
ld.shared.u64 %rd302, [%rd301];
mul.wide.u32 %rd303, %r308, 8;
add.s64 %rd304, %rd70, %rd303;
ld.shared.u64 %rd305, [%rd304];
st.shared.u64 [%rd301], %rd305;
st.shared.u64 [%rd304], %rd302;
add.s64 %rd307, %rd71, %rd292;
ld.shared.u8 %rs48, [%rd307];
add.s64 %rd308, %rd71, %rd296;
ld.shared.u8 %rs49, [%rd308];
st.shared.u8 [%rd307], %rs49;
st.shared.u8 [%rd308], %rs48;

BB16_64:
bar.sync 0;
ld.shared.u32 %r77, [%rd83+4];
ld.shared.u32 %r78, [%rd83];
setp.le.s32	%p53, %r78, %r77;
@%p53 bra BB16_66;

cvt.u64.u32	%rd312, %r296;
add.s64 %rd314, %rd71, %rd312;
ld.shared.u8 %rs50, [%rd314];
mov.u32 %r1421, 1;
setp.ne.s16	%p54, %rs50, 0;
@%p54 bra BB16_67;

BB16_66:
cvt.u64.u32	%rd315, %r296;
add.s64 %rd317, %rd71, %rd315;
ld.shared.u8 %rs51, [%rd317+1];
setp.eq.s16	%p55, %rs51, 0;
selp.u32	%r1421, 1, 0, %p55;

BB16_67:
bfe.u32 %r465, %r28, 3, 1;
setp.ne.s32	%p56, %r1421, %r465;
@%p56 bra BB16_69;

cvt.u64.u32	%rd318, %r296;
st.shared.u32 [%rd83], %r77;
st.shared.u32 [%rd83+4], %r78;
mul.wide.u32 %rd322, %r296, 8;
add.s64 %rd324, %rd70, %rd322;
ld.shared.u64 %rd325, [%rd324];
ld.shared.u64 %rd326, [%rd324+8];
st.shared.u64 [%rd324], %rd326;
st.shared.u64 [%rd324+8], %rd325;
add.s64 %rd328, %rd71, %rd318;
ld.shared.u8 %rs52, [%rd328];
ld.shared.u8 %rs53, [%rd328+1];
st.shared.u8 [%rd328], %rs53;
st.shared.u8 [%rd328+1], %rs52;

BB16_69:
bar.sync 0;
and.b32 %r468, %r28, 15;
sub.s32 %r84, %r296, %r468;
add.s32 %r470, %r84, 16;
mul.wide.u32 %rd329, %r470, 4;
add.s64 %rd331, %rd68, %rd329;
mul.wide.u32 %rd332, %r84, 4;
add.s64 %rd333, %rd68, %rd332;
ld.shared.u32 %r82, [%rd331];
ld.shared.u32 %r83, [%rd333];
setp.le.s32	%p57, %r83, %r82;
@%p57 bra BB16_71;

cvt.u64.u32	%rd334, %r84;
add.s64 %rd336, %rd71, %rd334;
ld.shared.u8 %rs54, [%rd336];
mov.u32 %r1422, 1;
setp.ne.s16	%p58, %rs54, 0;
@%p58 bra BB16_72;

BB16_71:
cvt.u64.u32	%rd337, %r470;
add.s64 %rd339, %rd71, %rd337;
ld.shared.u8 %rs55, [%rd339];
setp.eq.s16	%p59, %rs55, 0;
selp.u32	%r1422, 1, 0, %p59;

BB16_72:
bfe.u32 %r482, %r28, 4, 1;
setp.ne.s32	%p60, %r1422, %r482;
@%p60 bra BB16_74;

mul.wide.u32 %rd340, %r84, 8;
add.s64 %rd342, %rd70, %rd340;
mul.wide.u32 %rd343, %r470, 8;
add.s64 %rd344, %rd70, %rd343;
cvt.u64.u32	%rd345, %r84;
st.shared.u32 [%rd333], %r82;
cvt.u64.u32	%rd349, %r470;
st.shared.u32 [%rd331], %r83;
ld.shared.u64 %rd352, [%rd342];
ld.shared.u64 %rd353, [%rd344];
st.shared.u64 [%rd342], %rd353;
st.shared.u64 [%rd344], %rd352;
add.s64 %rd355, %rd71, %rd345;
ld.shared.u8 %rs56, [%rd355];
add.s64 %rd356, %rd71, %rd349;
ld.shared.u8 %rs57, [%rd356];
st.shared.u8 [%rd355], %rs57;
st.shared.u8 [%rd356], %rs56;

BB16_74:
bar.sync 0;
ld.shared.u32 %r87, [%rd227];
ld.shared.u32 %r88, [%rd229];
setp.le.s32	%p61, %r88, %r87;
@%p61 bra BB16_76;

cvt.u64.u32	%rd362, %r66;
add.s64 %rd364, %rd71, %rd362;
ld.shared.u8 %rs58, [%rd364];
mov.u32 %r1423, 1;
setp.ne.s16	%p62, %rs58, 0;
@%p62 bra BB16_77;

BB16_76:
cvt.u64.u32	%rd365, %r394;
add.s64 %rd367, %rd71, %rd365;
ld.shared.u8 %rs59, [%rd367];
setp.eq.s16	%p63, %rs59, 0;
selp.u32	%r1423, 1, 0, %p63;

BB16_77:
bfe.u32 %r505, %r28, 4, 1;
setp.ne.s32	%p64, %r1423, %r505;
@%p64 bra BB16_79;

cvt.u64.u32	%rd368, %r66;
st.shared.u32 [%rd229], %r87;
cvt.u64.u32	%rd372, %r394;
st.shared.u32 [%rd227], %r88;
mul.wide.u32 %rd375, %r66, 8;
add.s64 %rd377, %rd70, %rd375;
ld.shared.u64 %rd378, [%rd377];
mul.wide.u32 %rd379, %r394, 8;
add.s64 %rd380, %rd70, %rd379;
ld.shared.u64 %rd381, [%rd380];
st.shared.u64 [%rd377], %rd381;
st.shared.u64 [%rd380], %rd378;
add.s64 %rd383, %rd71, %rd368;
ld.shared.u8 %rs60, [%rd383];
add.s64 %rd384, %rd71, %rd372;
ld.shared.u8 %rs61, [%rd384];
st.shared.u8 [%rd383], %rs61;
st.shared.u8 [%rd384], %rs60;

BB16_79:
bar.sync 0;
ld.shared.u32 %r91, [%rd151];
ld.shared.u32 %r92, [%rd153];
setp.le.s32	%p65, %r92, %r91;
@%p65 bra BB16_81;

cvt.u64.u32	%rd390, %r52;
add.s64 %rd392, %rd71, %rd390;
ld.shared.u8 %rs62, [%rd392];
mov.u32 %r1424, 1;
setp.ne.s16	%p66, %rs62, 0;
@%p66 bra BB16_82;

BB16_81:
cvt.u64.u32	%rd393, %r340;
add.s64 %rd395, %rd71, %rd393;
ld.shared.u8 %rs63, [%rd395];
setp.eq.s16	%p67, %rs63, 0;
selp.u32	%r1424, 1, 0, %p67;

BB16_82:
bfe.u32 %r527, %r28, 4, 1;
setp.ne.s32	%p68, %r1424, %r527;
@%p68 bra BB16_84;

cvt.u64.u32	%rd396, %r52;
st.shared.u32 [%rd153], %r91;
cvt.u64.u32	%rd400, %r340;
st.shared.u32 [%rd151], %r92;
mul.wide.u32 %rd403, %r52, 8;
add.s64 %rd405, %rd70, %rd403;
ld.shared.u64 %rd406, [%rd405];
mul.wide.u32 %rd407, %r340, 8;
add.s64 %rd408, %rd70, %rd407;
ld.shared.u64 %rd409, [%rd408];
st.shared.u64 [%rd405], %rd409;
st.shared.u64 [%rd408], %rd406;
add.s64 %rd411, %rd71, %rd396;
ld.shared.u8 %rs64, [%rd411];
add.s64 %rd412, %rd71, %rd400;
ld.shared.u8 %rs65, [%rd412];
st.shared.u8 [%rd411], %rs65;
st.shared.u8 [%rd412], %rs64;

BB16_84:
bar.sync 0;
ld.shared.u32 %r95, [%rd103];
ld.shared.u32 %r96, [%rd105];
setp.le.s32	%p69, %r96, %r95;
@%p69 bra BB16_86;

cvt.u64.u32	%rd418, %r42;
add.s64 %rd420, %rd71, %rd418;
ld.shared.u8 %rs66, [%rd420];
mov.u32 %r1425, 1;
setp.ne.s16	%p70, %rs66, 0;
@%p70 bra BB16_87;

BB16_86:
cvt.u64.u32	%rd421, %r308;
add.s64 %rd423, %rd71, %rd421;
ld.shared.u8 %rs67, [%rd423];
setp.eq.s16	%p71, %rs67, 0;
selp.u32	%r1425, 1, 0, %p71;

BB16_87:
bfe.u32 %r549, %r28, 4, 1;
setp.ne.s32	%p72, %r1425, %r549;
@%p72 bra BB16_89;

cvt.u64.u32	%rd424, %r42;
st.shared.u32 [%rd105], %r95;
cvt.u64.u32	%rd428, %r308;
st.shared.u32 [%rd103], %r96;
mul.wide.u32 %rd431, %r42, 8;
add.s64 %rd433, %rd70, %rd431;
ld.shared.u64 %rd434, [%rd433];
mul.wide.u32 %rd435, %r308, 8;
add.s64 %rd436, %rd70, %rd435;
ld.shared.u64 %rd437, [%rd436];
st.shared.u64 [%rd433], %rd437;
st.shared.u64 [%rd436], %rd434;
add.s64 %rd439, %rd71, %rd424;
ld.shared.u8 %rs68, [%rd439];
add.s64 %rd440, %rd71, %rd428;
ld.shared.u8 %rs69, [%rd440];
st.shared.u8 [%rd439], %rs69;
st.shared.u8 [%rd440], %rs68;

BB16_89:
bar.sync 0;
ld.shared.u32 %r99, [%rd83+4];
ld.shared.u32 %r100, [%rd83];
setp.le.s32	%p73, %r100, %r99;
@%p73 bra BB16_91;

cvt.u64.u32	%rd444, %r296;
add.s64 %rd446, %rd71, %rd444;
ld.shared.u8 %rs70, [%rd446];
mov.u32 %r1426, 1;
setp.ne.s16	%p74, %rs70, 0;
@%p74 bra BB16_92;

BB16_91:
cvt.u64.u32	%rd447, %r296;
add.s64 %rd449, %rd71, %rd447;
ld.shared.u8 %rs71, [%rd449+1];
setp.eq.s16	%p75, %rs71, 0;
selp.u32	%r1426, 1, 0, %p75;

BB16_92:
bfe.u32 %r563, %r28, 4, 1;
setp.ne.s32	%p76, %r1426, %r563;
@%p76 bra BB16_94;

cvt.u64.u32	%rd450, %r296;
st.shared.u32 [%rd83], %r99;
st.shared.u32 [%rd83+4], %r100;
mul.wide.u32 %rd454, %r296, 8;
add.s64 %rd456, %rd70, %rd454;
ld.shared.u64 %rd457, [%rd456];
ld.shared.u64 %rd458, [%rd456+8];
st.shared.u64 [%rd456], %rd458;
st.shared.u64 [%rd456+8], %rd457;
add.s64 %rd460, %rd71, %rd450;
ld.shared.u8 %rs72, [%rd460];
ld.shared.u8 %rs73, [%rd460+1];
st.shared.u8 [%rd460], %rs73;
st.shared.u8 [%rd460+1], %rs72;

BB16_94:
bar.sync 0;
and.b32 %r566, %r28, 31;
sub.s32 %r106, %r296, %r566;
add.s32 %r568, %r106, 32;
mul.wide.u32 %rd461, %r568, 4;
add.s64 %rd463, %rd68, %rd461;
mul.wide.u32 %rd464, %r106, 4;
add.s64 %rd465, %rd68, %rd464;
ld.shared.u32 %r104, [%rd463];
ld.shared.u32 %r105, [%rd465];
setp.le.s32	%p77, %r105, %r104;
@%p77 bra BB16_96;

cvt.u64.u32	%rd466, %r106;
add.s64 %rd468, %rd71, %rd466;
ld.shared.u8 %rs74, [%rd468];
mov.u32 %r1427, 1;
setp.ne.s16	%p78, %rs74, 0;
@%p78 bra BB16_97;

BB16_96:
cvt.u64.u32	%rd469, %r568;
add.s64 %rd471, %rd71, %rd469;
ld.shared.u8 %rs75, [%rd471];
setp.eq.s16	%p79, %rs75, 0;
selp.u32	%r1427, 1, 0, %p79;

BB16_97:
bfe.u32 %r580, %r28, 5, 1;
setp.ne.s32	%p80, %r1427, %r580;
@%p80 bra BB16_99;

mul.wide.u32 %rd472, %r106, 8;
add.s64 %rd474, %rd70, %rd472;
mul.wide.u32 %rd475, %r568, 8;
add.s64 %rd476, %rd70, %rd475;
cvt.u64.u32	%rd477, %r106;
st.shared.u32 [%rd465], %r104;
cvt.u64.u32	%rd481, %r568;
st.shared.u32 [%rd463], %r105;
ld.shared.u64 %rd484, [%rd474];
ld.shared.u64 %rd485, [%rd476];
st.shared.u64 [%rd474], %rd485;
st.shared.u64 [%rd476], %rd484;
add.s64 %rd487, %rd71, %rd477;
ld.shared.u8 %rs76, [%rd487];
add.s64 %rd488, %rd71, %rd481;
ld.shared.u8 %rs77, [%rd488];
st.shared.u8 [%rd487], %rs77;
st.shared.u8 [%rd488], %rs76;

BB16_99:
bar.sync 0;
ld.shared.u32 %r109, [%rd331];
ld.shared.u32 %r110, [%rd333];
setp.le.s32	%p81, %r110, %r109;
@%p81 bra BB16_101;

cvt.u64.u32	%rd494, %r84;
add.s64 %rd496, %rd71, %rd494;
ld.shared.u8 %rs78, [%rd496];
mov.u32 %r1428, 1;
setp.ne.s16	%p82, %rs78, 0;
@%p82 bra BB16_102;

BB16_101:
cvt.u64.u32	%rd497, %r470;
add.s64 %rd499, %rd71, %rd497;
ld.shared.u8 %rs79, [%rd499];
setp.eq.s16	%p83, %rs79, 0;
selp.u32	%r1428, 1, 0, %p83;

BB16_102:
bfe.u32 %r603, %r28, 5, 1;
setp.ne.s32	%p84, %r1428, %r603;
@%p84 bra BB16_104;

cvt.u64.u32	%rd500, %r84;
st.shared.u32 [%rd333], %r109;
cvt.u64.u32	%rd504, %r470;
st.shared.u32 [%rd331], %r110;
mul.wide.u32 %rd507, %r84, 8;
add.s64 %rd509, %rd70, %rd507;
ld.shared.u64 %rd510, [%rd509];
mul.wide.u32 %rd511, %r470, 8;
add.s64 %rd512, %rd70, %rd511;
ld.shared.u64 %rd513, [%rd512];
st.shared.u64 [%rd509], %rd513;
st.shared.u64 [%rd512], %rd510;
add.s64 %rd515, %rd71, %rd500;
ld.shared.u8 %rs80, [%rd515];
add.s64 %rd516, %rd71, %rd504;
ld.shared.u8 %rs81, [%rd516];
st.shared.u8 [%rd515], %rs81;
st.shared.u8 [%rd516], %rs80;

BB16_104:
bar.sync 0;
ld.shared.u32 %r113, [%rd227];
ld.shared.u32 %r114, [%rd229];
setp.le.s32	%p85, %r114, %r113;
@%p85 bra BB16_106;

cvt.u64.u32	%rd522, %r66;
add.s64 %rd524, %rd71, %rd522;
ld.shared.u8 %rs82, [%rd524];
mov.u32 %r1429, 1;
setp.ne.s16	%p86, %rs82, 0;
@%p86 bra BB16_107;

BB16_106:
cvt.u64.u32	%rd525, %r394;
add.s64 %rd527, %rd71, %rd525;
ld.shared.u8 %rs83, [%rd527];
setp.eq.s16	%p87, %rs83, 0;
selp.u32	%r1429, 1, 0, %p87;

BB16_107:
bfe.u32 %r625, %r28, 5, 1;
setp.ne.s32	%p88, %r1429, %r625;
@%p88 bra BB16_109;

cvt.u64.u32	%rd528, %r66;
st.shared.u32 [%rd229], %r113;
cvt.u64.u32	%rd532, %r394;
st.shared.u32 [%rd227], %r114;
mul.wide.u32 %rd535, %r66, 8;
add.s64 %rd537, %rd70, %rd535;
ld.shared.u64 %rd538, [%rd537];
mul.wide.u32 %rd539, %r394, 8;
add.s64 %rd540, %rd70, %rd539;
ld.shared.u64 %rd541, [%rd540];
st.shared.u64 [%rd537], %rd541;
st.shared.u64 [%rd540], %rd538;
add.s64 %rd543, %rd71, %rd528;
ld.shared.u8 %rs84, [%rd543];
add.s64 %rd544, %rd71, %rd532;
ld.shared.u8 %rs85, [%rd544];
st.shared.u8 [%rd543], %rs85;
st.shared.u8 [%rd544], %rs84;

BB16_109:
bar.sync 0;
ld.shared.u32 %r117, [%rd151];
ld.shared.u32 %r118, [%rd153];
setp.le.s32	%p89, %r118, %r117;
@%p89 bra BB16_111;

cvt.u64.u32	%rd550, %r52;
add.s64 %rd552, %rd71, %rd550;
ld.shared.u8 %rs86, [%rd552];
mov.u32 %r1430, 1;
setp.ne.s16	%p90, %rs86, 0;
@%p90 bra BB16_112;

BB16_111:
cvt.u64.u32	%rd553, %r340;
add.s64 %rd555, %rd71, %rd553;
ld.shared.u8 %rs87, [%rd555];
setp.eq.s16	%p91, %rs87, 0;
selp.u32	%r1430, 1, 0, %p91;

BB16_112:
bfe.u32 %r647, %r28, 5, 1;
setp.ne.s32	%p92, %r1430, %r647;
@%p92 bra BB16_114;

cvt.u64.u32	%rd556, %r52;
st.shared.u32 [%rd153], %r117;
cvt.u64.u32	%rd560, %r340;
st.shared.u32 [%rd151], %r118;
mul.wide.u32 %rd563, %r52, 8;
add.s64 %rd565, %rd70, %rd563;
ld.shared.u64 %rd566, [%rd565];
mul.wide.u32 %rd567, %r340, 8;
add.s64 %rd568, %rd70, %rd567;
ld.shared.u64 %rd569, [%rd568];
st.shared.u64 [%rd565], %rd569;
st.shared.u64 [%rd568], %rd566;
add.s64 %rd571, %rd71, %rd556;
ld.shared.u8 %rs88, [%rd571];
add.s64 %rd572, %rd71, %rd560;
ld.shared.u8 %rs89, [%rd572];
st.shared.u8 [%rd571], %rs89;
st.shared.u8 [%rd572], %rs88;

BB16_114:
bar.sync 0;
ld.shared.u32 %r121, [%rd103];
ld.shared.u32 %r122, [%rd105];
setp.le.s32	%p93, %r122, %r121;
@%p93 bra BB16_116;

cvt.u64.u32	%rd578, %r42;
add.s64 %rd580, %rd71, %rd578;
ld.shared.u8 %rs90, [%rd580];
mov.u32 %r1431, 1;
setp.ne.s16	%p94, %rs90, 0;
@%p94 bra BB16_117;

BB16_116:
cvt.u64.u32	%rd581, %r308;
add.s64 %rd583, %rd71, %rd581;
ld.shared.u8 %rs91, [%rd583];
setp.eq.s16	%p95, %rs91, 0;
selp.u32	%r1431, 1, 0, %p95;

BB16_117:
bfe.u32 %r669, %r28, 5, 1;
setp.ne.s32	%p96, %r1431, %r669;
@%p96 bra BB16_119;

cvt.u64.u32	%rd584, %r42;
st.shared.u32 [%rd105], %r121;
cvt.u64.u32	%rd588, %r308;
st.shared.u32 [%rd103], %r122;
mul.wide.u32 %rd591, %r42, 8;
add.s64 %rd593, %rd70, %rd591;
ld.shared.u64 %rd594, [%rd593];
mul.wide.u32 %rd595, %r308, 8;
add.s64 %rd596, %rd70, %rd595;
ld.shared.u64 %rd597, [%rd596];
st.shared.u64 [%rd593], %rd597;
st.shared.u64 [%rd596], %rd594;
add.s64 %rd599, %rd71, %rd584;
ld.shared.u8 %rs92, [%rd599];
add.s64 %rd600, %rd71, %rd588;
ld.shared.u8 %rs93, [%rd600];
st.shared.u8 [%rd599], %rs93;
st.shared.u8 [%rd600], %rs92;

BB16_119:
bar.sync 0;
ld.shared.u32 %r125, [%rd83+4];
ld.shared.u32 %r126, [%rd83];
setp.le.s32	%p97, %r126, %r125;
@%p97 bra BB16_121;

cvt.u64.u32	%rd604, %r296;
add.s64 %rd606, %rd71, %rd604;
ld.shared.u8 %rs94, [%rd606];
mov.u32 %r1432, 1;
setp.ne.s16	%p98, %rs94, 0;
@%p98 bra BB16_122;

BB16_121:
cvt.u64.u32	%rd607, %r296;
add.s64 %rd609, %rd71, %rd607;
ld.shared.u8 %rs95, [%rd609+1];
setp.eq.s16	%p99, %rs95, 0;
selp.u32	%r1432, 1, 0, %p99;

BB16_122:
bfe.u32 %r683, %r28, 5, 1;
setp.ne.s32	%p100, %r1432, %r683;
@%p100 bra BB16_124;

cvt.u64.u32	%rd610, %r296;
st.shared.u32 [%rd83], %r125;
st.shared.u32 [%rd83+4], %r126;
mul.wide.u32 %rd614, %r296, 8;
add.s64 %rd616, %rd70, %rd614;
ld.shared.u64 %rd617, [%rd616];
ld.shared.u64 %rd618, [%rd616+8];
st.shared.u64 [%rd616], %rd618;
st.shared.u64 [%rd616+8], %rd617;
add.s64 %rd620, %rd71, %rd610;
ld.shared.u8 %rs96, [%rd620];
ld.shared.u8 %rs97, [%rd620+1];
st.shared.u8 [%rd620], %rs97;
st.shared.u8 [%rd620+1], %rs96;

BB16_124:
bar.sync 0;
and.b32 %r686, %r28, 63;
sub.s32 %r132, %r296, %r686;
add.s32 %r688, %r132, 64;
mul.wide.u32 %rd621, %r688, 4;
add.s64 %rd623, %rd68, %rd621;
mul.wide.u32 %rd624, %r132, 4;
add.s64 %rd625, %rd68, %rd624;
ld.shared.u32 %r130, [%rd623];
ld.shared.u32 %r131, [%rd625];
setp.le.s32	%p101, %r131, %r130;
@%p101 bra BB16_126;

cvt.u64.u32	%rd626, %r132;
add.s64 %rd628, %rd71, %rd626;
ld.shared.u8 %rs98, [%rd628];
mov.u32 %r1433, 1;
setp.ne.s16	%p102, %rs98, 0;
@%p102 bra BB16_127;

BB16_126:
cvt.u64.u32	%rd629, %r688;
add.s64 %rd631, %rd71, %rd629;
ld.shared.u8 %rs99, [%rd631];
setp.eq.s16	%p103, %rs99, 0;
selp.u32	%r1433, 1, 0, %p103;

BB16_127:
bfe.u32 %r700, %r28, 6, 1;
setp.ne.s32	%p104, %r1433, %r700;
@%p104 bra BB16_129;

mul.wide.u32 %rd632, %r132, 8;
add.s64 %rd634, %rd70, %rd632;
mul.wide.u32 %rd635, %r688, 8;
add.s64 %rd636, %rd70, %rd635;
cvt.u64.u32	%rd637, %r132;
st.shared.u32 [%rd625], %r130;
cvt.u64.u32	%rd641, %r688;
st.shared.u32 [%rd623], %r131;
ld.shared.u64 %rd644, [%rd634];
ld.shared.u64 %rd645, [%rd636];
st.shared.u64 [%rd634], %rd645;
st.shared.u64 [%rd636], %rd644;
add.s64 %rd647, %rd71, %rd637;
ld.shared.u8 %rs100, [%rd647];
add.s64 %rd648, %rd71, %rd641;
ld.shared.u8 %rs101, [%rd648];
st.shared.u8 [%rd647], %rs101;
st.shared.u8 [%rd648], %rs100;

BB16_129:
bar.sync 0;
ld.shared.u32 %r135, [%rd463];
ld.shared.u32 %r136, [%rd465];
setp.le.s32	%p105, %r136, %r135;
@%p105 bra BB16_131;

cvt.u64.u32	%rd654, %r106;
add.s64 %rd656, %rd71, %rd654;
ld.shared.u8 %rs102, [%rd656];
mov.u32 %r1434, 1;
setp.ne.s16	%p106, %rs102, 0;
@%p106 bra BB16_132;

BB16_131:
cvt.u64.u32	%rd657, %r568;
add.s64 %rd659, %rd71, %rd657;
ld.shared.u8 %rs103, [%rd659];
setp.eq.s16	%p107, %rs103, 0;
selp.u32	%r1434, 1, 0, %p107;

BB16_132:
bfe.u32 %r723, %r28, 6, 1;
setp.ne.s32	%p108, %r1434, %r723;
@%p108 bra BB16_134;

cvt.u64.u32	%rd660, %r106;
st.shared.u32 [%rd465], %r135;
cvt.u64.u32	%rd664, %r568;
st.shared.u32 [%rd463], %r136;
mul.wide.u32 %rd667, %r106, 8;
add.s64 %rd669, %rd70, %rd667;
ld.shared.u64 %rd670, [%rd669];
mul.wide.u32 %rd671, %r568, 8;
add.s64 %rd672, %rd70, %rd671;
ld.shared.u64 %rd673, [%rd672];
st.shared.u64 [%rd669], %rd673;
st.shared.u64 [%rd672], %rd670;
add.s64 %rd675, %rd71, %rd660;
ld.shared.u8 %rs104, [%rd675];
add.s64 %rd676, %rd71, %rd664;
ld.shared.u8 %rs105, [%rd676];
st.shared.u8 [%rd675], %rs105;
st.shared.u8 [%rd676], %rs104;

BB16_134:
bar.sync 0;
ld.shared.u32 %r139, [%rd331];
ld.shared.u32 %r140, [%rd333];
setp.le.s32	%p109, %r140, %r139;
@%p109 bra BB16_136;

cvt.u64.u32	%rd682, %r84;
add.s64 %rd684, %rd71, %rd682;
ld.shared.u8 %rs106, [%rd684];
mov.u32 %r1435, 1;
setp.ne.s16	%p110, %rs106, 0;
@%p110 bra BB16_137;

BB16_136:
cvt.u64.u32	%rd685, %r470;
add.s64 %rd687, %rd71, %rd685;
ld.shared.u8 %rs107, [%rd687];
setp.eq.s16	%p111, %rs107, 0;
selp.u32	%r1435, 1, 0, %p111;

BB16_137:
bfe.u32 %r745, %r28, 6, 1;
setp.ne.s32	%p112, %r1435, %r745;
@%p112 bra BB16_139;

cvt.u64.u32	%rd688, %r84;
st.shared.u32 [%rd333], %r139;
cvt.u64.u32	%rd692, %r470;
st.shared.u32 [%rd331], %r140;
mul.wide.u32 %rd695, %r84, 8;
add.s64 %rd697, %rd70, %rd695;
ld.shared.u64 %rd698, [%rd697];
mul.wide.u32 %rd699, %r470, 8;
add.s64 %rd700, %rd70, %rd699;
ld.shared.u64 %rd701, [%rd700];
st.shared.u64 [%rd697], %rd701;
st.shared.u64 [%rd700], %rd698;
add.s64 %rd703, %rd71, %rd688;
ld.shared.u8 %rs108, [%rd703];
add.s64 %rd704, %rd71, %rd692;
ld.shared.u8 %rs109, [%rd704];
st.shared.u8 [%rd703], %rs109;
st.shared.u8 [%rd704], %rs108;

BB16_139:
bar.sync 0;
ld.shared.u32 %r143, [%rd227];
ld.shared.u32 %r144, [%rd229];
setp.le.s32	%p113, %r144, %r143;
@%p113 bra BB16_141;

cvt.u64.u32	%rd710, %r66;
add.s64 %rd712, %rd71, %rd710;
ld.shared.u8 %rs110, [%rd712];
mov.u32 %r1436, 1;
setp.ne.s16	%p114, %rs110, 0;
@%p114 bra BB16_142;

BB16_141:
cvt.u64.u32	%rd713, %r394;
add.s64 %rd715, %rd71, %rd713;
ld.shared.u8 %rs111, [%rd715];
setp.eq.s16	%p115, %rs111, 0;
selp.u32	%r1436, 1, 0, %p115;

BB16_142:
bfe.u32 %r767, %r28, 6, 1;
setp.ne.s32	%p116, %r1436, %r767;
@%p116 bra BB16_144;

cvt.u64.u32	%rd716, %r66;
st.shared.u32 [%rd229], %r143;
cvt.u64.u32	%rd720, %r394;
st.shared.u32 [%rd227], %r144;
mul.wide.u32 %rd723, %r66, 8;
add.s64 %rd725, %rd70, %rd723;
ld.shared.u64 %rd726, [%rd725];
mul.wide.u32 %rd727, %r394, 8;
add.s64 %rd728, %rd70, %rd727;
ld.shared.u64 %rd729, [%rd728];
st.shared.u64 [%rd725], %rd729;
st.shared.u64 [%rd728], %rd726;
add.s64 %rd731, %rd71, %rd716;
ld.shared.u8 %rs112, [%rd731];
add.s64 %rd732, %rd71, %rd720;
ld.shared.u8 %rs113, [%rd732];
st.shared.u8 [%rd731], %rs113;
st.shared.u8 [%rd732], %rs112;

BB16_144:
bar.sync 0;
ld.shared.u32 %r147, [%rd151];
ld.shared.u32 %r148, [%rd153];
setp.le.s32	%p117, %r148, %r147;
@%p117 bra BB16_146;

cvt.u64.u32	%rd738, %r52;
add.s64 %rd740, %rd71, %rd738;
ld.shared.u8 %rs114, [%rd740];
mov.u32 %r1437, 1;
setp.ne.s16	%p118, %rs114, 0;
@%p118 bra BB16_147;

BB16_146:
cvt.u64.u32	%rd741, %r340;
add.s64 %rd743, %rd71, %rd741;
ld.shared.u8 %rs115, [%rd743];
setp.eq.s16	%p119, %rs115, 0;
selp.u32	%r1437, 1, 0, %p119;

BB16_147:
bfe.u32 %r789, %r28, 6, 1;
setp.ne.s32	%p120, %r1437, %r789;
@%p120 bra BB16_149;

cvt.u64.u32	%rd744, %r52;
st.shared.u32 [%rd153], %r147;
cvt.u64.u32	%rd748, %r340;
st.shared.u32 [%rd151], %r148;
mul.wide.u32 %rd751, %r52, 8;
add.s64 %rd753, %rd70, %rd751;
ld.shared.u64 %rd754, [%rd753];
mul.wide.u32 %rd755, %r340, 8;
add.s64 %rd756, %rd70, %rd755;
ld.shared.u64 %rd757, [%rd756];
st.shared.u64 [%rd753], %rd757;
st.shared.u64 [%rd756], %rd754;
add.s64 %rd759, %rd71, %rd744;
ld.shared.u8 %rs116, [%rd759];
add.s64 %rd760, %rd71, %rd748;
ld.shared.u8 %rs117, [%rd760];
st.shared.u8 [%rd759], %rs117;
st.shared.u8 [%rd760], %rs116;

BB16_149:
bar.sync 0;
ld.shared.u32 %r151, [%rd103];
ld.shared.u32 %r152, [%rd105];
setp.le.s32	%p121, %r152, %r151;
@%p121 bra BB16_151;

cvt.u64.u32	%rd766, %r42;
add.s64 %rd768, %rd71, %rd766;
ld.shared.u8 %rs118, [%rd768];
mov.u32 %r1438, 1;
setp.ne.s16	%p122, %rs118, 0;
@%p122 bra BB16_152;

BB16_151:
cvt.u64.u32	%rd769, %r308;
add.s64 %rd771, %rd71, %rd769;
ld.shared.u8 %rs119, [%rd771];
setp.eq.s16	%p123, %rs119, 0;
selp.u32	%r1438, 1, 0, %p123;

BB16_152:
bfe.u32 %r811, %r28, 6, 1;
setp.ne.s32	%p124, %r1438, %r811;
@%p124 bra BB16_154;

cvt.u64.u32	%rd772, %r42;
st.shared.u32 [%rd105], %r151;
cvt.u64.u32	%rd776, %r308;
st.shared.u32 [%rd103], %r152;
mul.wide.u32 %rd779, %r42, 8;
add.s64 %rd781, %rd70, %rd779;
ld.shared.u64 %rd782, [%rd781];
mul.wide.u32 %rd783, %r308, 8;
add.s64 %rd784, %rd70, %rd783;
ld.shared.u64 %rd785, [%rd784];
st.shared.u64 [%rd781], %rd785;
st.shared.u64 [%rd784], %rd782;
add.s64 %rd787, %rd71, %rd772;
ld.shared.u8 %rs120, [%rd787];
add.s64 %rd788, %rd71, %rd776;
ld.shared.u8 %rs121, [%rd788];
st.shared.u8 [%rd787], %rs121;
st.shared.u8 [%rd788], %rs120;

BB16_154:
bar.sync 0;
ld.shared.u32 %r155, [%rd83+4];
ld.shared.u32 %r156, [%rd83];
setp.le.s32	%p125, %r156, %r155;
@%p125 bra BB16_156;

cvt.u64.u32	%rd792, %r296;
add.s64 %rd794, %rd71, %rd792;
ld.shared.u8 %rs122, [%rd794];
mov.u32 %r1439, 1;
setp.ne.s16	%p126, %rs122, 0;
@%p126 bra BB16_157;

BB16_156:
cvt.u64.u32	%rd795, %r296;
add.s64 %rd797, %rd71, %rd795;
ld.shared.u8 %rs123, [%rd797+1];
setp.eq.s16	%p127, %rs123, 0;
selp.u32	%r1439, 1, 0, %p127;

BB16_157:
bfe.u32 %r825, %r28, 6, 1;
setp.ne.s32	%p128, %r1439, %r825;
@%p128 bra BB16_159;

cvt.u64.u32	%rd798, %r296;
st.shared.u32 [%rd83], %r155;
st.shared.u32 [%rd83+4], %r156;
mul.wide.u32 %rd802, %r296, 8;
add.s64 %rd804, %rd70, %rd802;
ld.shared.u64 %rd805, [%rd804];
ld.shared.u64 %rd806, [%rd804+8];
st.shared.u64 [%rd804], %rd806;
st.shared.u64 [%rd804+8], %rd805;
add.s64 %rd808, %rd71, %rd798;
ld.shared.u8 %rs124, [%rd808];
ld.shared.u8 %rs125, [%rd808+1];
st.shared.u8 [%rd808], %rs125;
st.shared.u8 [%rd808+1], %rs124;

BB16_159:
bar.sync 0;
and.b32 %r828, %r28, 127;
sub.s32 %r162, %r296, %r828;
add.s32 %r830, %r162, 128;
mul.wide.u32 %rd809, %r830, 4;
add.s64 %rd811, %rd68, %rd809;
mul.wide.u32 %rd812, %r162, 4;
add.s64 %rd813, %rd68, %rd812;
ld.shared.u32 %r160, [%rd811];
ld.shared.u32 %r161, [%rd813];
setp.le.s32	%p129, %r161, %r160;
@%p129 bra BB16_161;

cvt.u64.u32	%rd814, %r162;
add.s64 %rd816, %rd71, %rd814;
ld.shared.u8 %rs126, [%rd816];
mov.u32 %r1440, 1;
setp.ne.s16	%p130, %rs126, 0;
@%p130 bra BB16_162;

BB16_161:
cvt.u64.u32	%rd817, %r830;
add.s64 %rd819, %rd71, %rd817;
ld.shared.u8 %rs127, [%rd819];
setp.eq.s16	%p131, %rs127, 0;
selp.u32	%r1440, 1, 0, %p131;

BB16_162:
bfe.u32 %r842, %r28, 7, 1;
setp.ne.s32	%p132, %r1440, %r842;
@%p132 bra BB16_164;

mul.wide.u32 %rd820, %r162, 8;
add.s64 %rd822, %rd70, %rd820;
mul.wide.u32 %rd823, %r830, 8;
add.s64 %rd824, %rd70, %rd823;
cvt.u64.u32	%rd825, %r162;
st.shared.u32 [%rd813], %r160;
cvt.u64.u32	%rd829, %r830;
st.shared.u32 [%rd811], %r161;
ld.shared.u64 %rd832, [%rd822];
ld.shared.u64 %rd833, [%rd824];
st.shared.u64 [%rd822], %rd833;
st.shared.u64 [%rd824], %rd832;
add.s64 %rd835, %rd71, %rd825;
ld.shared.u8 %rs128, [%rd835];
add.s64 %rd836, %rd71, %rd829;
ld.shared.u8 %rs129, [%rd836];
st.shared.u8 [%rd835], %rs129;
st.shared.u8 [%rd836], %rs128;

BB16_164:
bar.sync 0;
ld.shared.u32 %r165, [%rd623];
ld.shared.u32 %r166, [%rd625];
setp.le.s32	%p133, %r166, %r165;
@%p133 bra BB16_166;

cvt.u64.u32	%rd842, %r132;
add.s64 %rd844, %rd71, %rd842;
ld.shared.u8 %rs130, [%rd844];
mov.u32 %r1441, 1;
setp.ne.s16	%p134, %rs130, 0;
@%p134 bra BB16_167;

BB16_166:
cvt.u64.u32	%rd845, %r688;
add.s64 %rd847, %rd71, %rd845;
ld.shared.u8 %rs131, [%rd847];
setp.eq.s16	%p135, %rs131, 0;
selp.u32	%r1441, 1, 0, %p135;

BB16_167:
bfe.u32 %r865, %r28, 7, 1;
setp.ne.s32	%p136, %r1441, %r865;
@%p136 bra BB16_169;

cvt.u64.u32	%rd848, %r132;
st.shared.u32 [%rd625], %r165;
cvt.u64.u32	%rd852, %r688;
st.shared.u32 [%rd623], %r166;
mul.wide.u32 %rd855, %r132, 8;
add.s64 %rd857, %rd70, %rd855;
ld.shared.u64 %rd858, [%rd857];
mul.wide.u32 %rd859, %r688, 8;
add.s64 %rd860, %rd70, %rd859;
ld.shared.u64 %rd861, [%rd860];
st.shared.u64 [%rd857], %rd861;
st.shared.u64 [%rd860], %rd858;
add.s64 %rd863, %rd71, %rd848;
ld.shared.u8 %rs132, [%rd863];
add.s64 %rd864, %rd71, %rd852;
ld.shared.u8 %rs133, [%rd864];
st.shared.u8 [%rd863], %rs133;
st.shared.u8 [%rd864], %rs132;

BB16_169:
bar.sync 0;
ld.shared.u32 %r169, [%rd463];
ld.shared.u32 %r170, [%rd465];
setp.le.s32	%p137, %r170, %r169;
@%p137 bra BB16_171;

cvt.u64.u32	%rd870, %r106;
add.s64 %rd872, %rd71, %rd870;
ld.shared.u8 %rs134, [%rd872];
mov.u32 %r1442, 1;
setp.ne.s16	%p138, %rs134, 0;
@%p138 bra BB16_172;

BB16_171:
cvt.u64.u32	%rd873, %r568;
add.s64 %rd875, %rd71, %rd873;
ld.shared.u8 %rs135, [%rd875];
setp.eq.s16	%p139, %rs135, 0;
selp.u32	%r1442, 1, 0, %p139;

BB16_172:
bfe.u32 %r887, %r28, 7, 1;
setp.ne.s32	%p140, %r1442, %r887;
@%p140 bra BB16_174;

cvt.u64.u32	%rd876, %r106;
st.shared.u32 [%rd465], %r169;
cvt.u64.u32	%rd880, %r568;
st.shared.u32 [%rd463], %r170;
mul.wide.u32 %rd883, %r106, 8;
add.s64 %rd885, %rd70, %rd883;
ld.shared.u64 %rd886, [%rd885];
mul.wide.u32 %rd887, %r568, 8;
add.s64 %rd888, %rd70, %rd887;
ld.shared.u64 %rd889, [%rd888];
st.shared.u64 [%rd885], %rd889;
st.shared.u64 [%rd888], %rd886;
add.s64 %rd891, %rd71, %rd876;
ld.shared.u8 %rs136, [%rd891];
add.s64 %rd892, %rd71, %rd880;
ld.shared.u8 %rs137, [%rd892];
st.shared.u8 [%rd891], %rs137;
st.shared.u8 [%rd892], %rs136;

BB16_174:
bar.sync 0;
ld.shared.u32 %r173, [%rd331];
ld.shared.u32 %r174, [%rd333];
setp.le.s32	%p141, %r174, %r173;
@%p141 bra BB16_176;

cvt.u64.u32	%rd898, %r84;
add.s64 %rd900, %rd71, %rd898;
ld.shared.u8 %rs138, [%rd900];
mov.u32 %r1443, 1;
setp.ne.s16	%p142, %rs138, 0;
@%p142 bra BB16_177;

BB16_176:
cvt.u64.u32	%rd901, %r470;
add.s64 %rd903, %rd71, %rd901;
ld.shared.u8 %rs139, [%rd903];
setp.eq.s16	%p143, %rs139, 0;
selp.u32	%r1443, 1, 0, %p143;

BB16_177:
bfe.u32 %r909, %r28, 7, 1;
setp.ne.s32	%p144, %r1443, %r909;
@%p144 bra BB16_179;

cvt.u64.u32	%rd904, %r84;
st.shared.u32 [%rd333], %r173;
cvt.u64.u32	%rd908, %r470;
st.shared.u32 [%rd331], %r174;
mul.wide.u32 %rd911, %r84, 8;
add.s64 %rd913, %rd70, %rd911;
ld.shared.u64 %rd914, [%rd913];
mul.wide.u32 %rd915, %r470, 8;
add.s64 %rd916, %rd70, %rd915;
ld.shared.u64 %rd917, [%rd916];
st.shared.u64 [%rd913], %rd917;
st.shared.u64 [%rd916], %rd914;
add.s64 %rd919, %rd71, %rd904;
ld.shared.u8 %rs140, [%rd919];
add.s64 %rd920, %rd71, %rd908;
ld.shared.u8 %rs141, [%rd920];
st.shared.u8 [%rd919], %rs141;
st.shared.u8 [%rd920], %rs140;

BB16_179:
bar.sync 0;
ld.shared.u32 %r177, [%rd227];
ld.shared.u32 %r178, [%rd229];
setp.le.s32	%p145, %r178, %r177;
@%p145 bra BB16_181;

cvt.u64.u32	%rd926, %r66;
add.s64 %rd928, %rd71, %rd926;
ld.shared.u8 %rs142, [%rd928];
mov.u32 %r1444, 1;
setp.ne.s16	%p146, %rs142, 0;
@%p146 bra BB16_182;

BB16_181:
cvt.u64.u32	%rd929, %r394;
add.s64 %rd931, %rd71, %rd929;
ld.shared.u8 %rs143, [%rd931];
setp.eq.s16	%p147, %rs143, 0;
selp.u32	%r1444, 1, 0, %p147;

BB16_182:
bfe.u32 %r931, %r28, 7, 1;
setp.ne.s32	%p148, %r1444, %r931;
@%p148 bra BB16_184;

cvt.u64.u32	%rd932, %r66;
st.shared.u32 [%rd229], %r177;
cvt.u64.u32	%rd936, %r394;
st.shared.u32 [%rd227], %r178;
mul.wide.u32 %rd939, %r66, 8;
add.s64 %rd941, %rd70, %rd939;
ld.shared.u64 %rd942, [%rd941];
mul.wide.u32 %rd943, %r394, 8;
add.s64 %rd944, %rd70, %rd943;
ld.shared.u64 %rd945, [%rd944];
st.shared.u64 [%rd941], %rd945;
st.shared.u64 [%rd944], %rd942;
add.s64 %rd947, %rd71, %rd932;
ld.shared.u8 %rs144, [%rd947];
add.s64 %rd948, %rd71, %rd936;
ld.shared.u8 %rs145, [%rd948];
st.shared.u8 [%rd947], %rs145;
st.shared.u8 [%rd948], %rs144;

BB16_184:
bar.sync 0;
ld.shared.u32 %r181, [%rd151];
ld.shared.u32 %r182, [%rd153];
setp.le.s32	%p149, %r182, %r181;
@%p149 bra BB16_186;

cvt.u64.u32	%rd954, %r52;
add.s64 %rd956, %rd71, %rd954;
ld.shared.u8 %rs146, [%rd956];
mov.u32 %r1445, 1;
setp.ne.s16	%p150, %rs146, 0;
@%p150 bra BB16_187;

BB16_186:
cvt.u64.u32	%rd957, %r340;
add.s64 %rd959, %rd71, %rd957;
ld.shared.u8 %rs147, [%rd959];
setp.eq.s16	%p151, %rs147, 0;
selp.u32	%r1445, 1, 0, %p151;

BB16_187:
bfe.u32 %r953, %r28, 7, 1;
setp.ne.s32	%p152, %r1445, %r953;
@%p152 bra BB16_189;

cvt.u64.u32	%rd960, %r52;
st.shared.u32 [%rd153], %r181;
cvt.u64.u32	%rd964, %r340;
st.shared.u32 [%rd151], %r182;
mul.wide.u32 %rd967, %r52, 8;
add.s64 %rd969, %rd70, %rd967;
ld.shared.u64 %rd970, [%rd969];
mul.wide.u32 %rd971, %r340, 8;
add.s64 %rd972, %rd70, %rd971;
ld.shared.u64 %rd973, [%rd972];
st.shared.u64 [%rd969], %rd973;
st.shared.u64 [%rd972], %rd970;
add.s64 %rd975, %rd71, %rd960;
ld.shared.u8 %rs148, [%rd975];
add.s64 %rd976, %rd71, %rd964;
ld.shared.u8 %rs149, [%rd976];
st.shared.u8 [%rd975], %rs149;
st.shared.u8 [%rd976], %rs148;

BB16_189:
bar.sync 0;
ld.shared.u32 %r185, [%rd103];
ld.shared.u32 %r186, [%rd105];
setp.le.s32	%p153, %r186, %r185;
@%p153 bra BB16_191;

cvt.u64.u32	%rd982, %r42;
add.s64 %rd984, %rd71, %rd982;
ld.shared.u8 %rs150, [%rd984];
mov.u32 %r1446, 1;
setp.ne.s16	%p154, %rs150, 0;
@%p154 bra BB16_192;

BB16_191:
cvt.u64.u32	%rd985, %r308;
add.s64 %rd987, %rd71, %rd985;
ld.shared.u8 %rs151, [%rd987];
setp.eq.s16	%p155, %rs151, 0;
selp.u32	%r1446, 1, 0, %p155;

BB16_192:
bfe.u32 %r975, %r28, 7, 1;
setp.ne.s32	%p156, %r1446, %r975;
@%p156 bra BB16_194;

cvt.u64.u32	%rd988, %r42;
st.shared.u32 [%rd105], %r185;
cvt.u64.u32	%rd992, %r308;
st.shared.u32 [%rd103], %r186;
mul.wide.u32 %rd995, %r42, 8;
add.s64 %rd997, %rd70, %rd995;
ld.shared.u64 %rd998, [%rd997];
mul.wide.u32 %rd999, %r308, 8;
add.s64 %rd1000, %rd70, %rd999;
ld.shared.u64 %rd1001, [%rd1000];
st.shared.u64 [%rd997], %rd1001;
st.shared.u64 [%rd1000], %rd998;
add.s64 %rd1003, %rd71, %rd988;
ld.shared.u8 %rs152, [%rd1003];
add.s64 %rd1004, %rd71, %rd992;
ld.shared.u8 %rs153, [%rd1004];
st.shared.u8 [%rd1003], %rs153;
st.shared.u8 [%rd1004], %rs152;

BB16_194:
bar.sync 0;
ld.shared.u32 %r189, [%rd83+4];
ld.shared.u32 %r190, [%rd83];
setp.le.s32	%p157, %r190, %r189;
@%p157 bra BB16_196;

cvt.u64.u32	%rd1008, %r296;
add.s64 %rd1010, %rd71, %rd1008;
ld.shared.u8 %rs154, [%rd1010];
mov.u32 %r1447, 1;
setp.ne.s16	%p158, %rs154, 0;
@%p158 bra BB16_197;

BB16_196:
cvt.u64.u32	%rd1011, %r296;
add.s64 %rd1013, %rd71, %rd1011;
ld.shared.u8 %rs155, [%rd1013+1];
setp.eq.s16	%p159, %rs155, 0;
selp.u32	%r1447, 1, 0, %p159;

BB16_197:
bfe.u32 %r989, %r28, 7, 1;
setp.ne.s32	%p160, %r1447, %r989;
@%p160 bra BB16_199;

cvt.u64.u32	%rd1014, %r296;
st.shared.u32 [%rd83], %r189;
st.shared.u32 [%rd83+4], %r190;
mul.wide.u32 %rd1018, %r296, 8;
add.s64 %rd1020, %rd70, %rd1018;
ld.shared.u64 %rd1021, [%rd1020];
ld.shared.u64 %rd1022, [%rd1020+8];
st.shared.u64 [%rd1020], %rd1022;
st.shared.u64 [%rd1020+8], %rd1021;
add.s64 %rd1024, %rd71, %rd1014;
ld.shared.u8 %rs156, [%rd1024];
ld.shared.u8 %rs157, [%rd1024+1];
st.shared.u8 [%rd1024], %rs157;
st.shared.u8 [%rd1024+1], %rs156;

BB16_199:
bar.sync 0;
and.b32 %r992, %r28, 255;
sub.s32 %r196, %r296, %r992;
add.s32 %r994, %r196, 256;
mul.wide.u32 %rd1025, %r994, 4;
add.s64 %rd1027, %rd68, %rd1025;
mul.wide.u32 %rd1028, %r196, 4;
add.s64 %rd1029, %rd68, %rd1028;
ld.shared.u32 %r194, [%rd1027];
ld.shared.u32 %r195, [%rd1029];
setp.le.s32	%p161, %r195, %r194;
@%p161 bra BB16_201;

cvt.u64.u32	%rd1030, %r196;
add.s64 %rd1032, %rd71, %rd1030;
ld.shared.u8 %rs158, [%rd1032];
mov.u32 %r1448, 1;
setp.ne.s16	%p162, %rs158, 0;
@%p162 bra BB16_202;

BB16_201:
cvt.u64.u32	%rd1033, %r994;
add.s64 %rd1035, %rd71, %rd1033;
ld.shared.u8 %rs159, [%rd1035];
setp.eq.s16	%p163, %rs159, 0;
selp.u32	%r1448, 1, 0, %p163;

BB16_202:
bfe.u32 %r1006, %r28, 8, 1;
setp.ne.s32	%p164, %r1448, %r1006;
@%p164 bra BB16_204;

mul.wide.u32 %rd1036, %r196, 8;
add.s64 %rd1038, %rd70, %rd1036;
mul.wide.u32 %rd1039, %r994, 8;
add.s64 %rd1040, %rd70, %rd1039;
cvt.u64.u32	%rd1041, %r196;
st.shared.u32 [%rd1029], %r194;
cvt.u64.u32	%rd1045, %r994;
st.shared.u32 [%rd1027], %r195;
ld.shared.u64 %rd1048, [%rd1038];
ld.shared.u64 %rd1049, [%rd1040];
st.shared.u64 [%rd1038], %rd1049;
st.shared.u64 [%rd1040], %rd1048;
add.s64 %rd1051, %rd71, %rd1041;
ld.shared.u8 %rs160, [%rd1051];
add.s64 %rd1052, %rd71, %rd1045;
ld.shared.u8 %rs161, [%rd1052];
st.shared.u8 [%rd1051], %rs161;
st.shared.u8 [%rd1052], %rs160;

BB16_204:
bar.sync 0;
ld.shared.u32 %r199, [%rd811];
ld.shared.u32 %r200, [%rd813];
setp.le.s32	%p165, %r200, %r199;
@%p165 bra BB16_206;

cvt.u64.u32	%rd1058, %r162;
add.s64 %rd1060, %rd71, %rd1058;
ld.shared.u8 %rs162, [%rd1060];
mov.u32 %r1449, 1;
setp.ne.s16	%p166, %rs162, 0;
@%p166 bra BB16_207;

BB16_206:
cvt.u64.u32	%rd1061, %r830;
add.s64 %rd1063, %rd71, %rd1061;
ld.shared.u8 %rs163, [%rd1063];
setp.eq.s16	%p167, %rs163, 0;
selp.u32	%r1449, 1, 0, %p167;

BB16_207:
bfe.u32 %r1029, %r28, 8, 1;
setp.ne.s32	%p168, %r1449, %r1029;
@%p168 bra BB16_209;

cvt.u64.u32	%rd1064, %r162;
st.shared.u32 [%rd813], %r199;
cvt.u64.u32	%rd1068, %r830;
st.shared.u32 [%rd811], %r200;
mul.wide.u32 %rd1071, %r162, 8;
add.s64 %rd1073, %rd70, %rd1071;
ld.shared.u64 %rd1074, [%rd1073];
mul.wide.u32 %rd1075, %r830, 8;
add.s64 %rd1076, %rd70, %rd1075;
ld.shared.u64 %rd1077, [%rd1076];
st.shared.u64 [%rd1073], %rd1077;
st.shared.u64 [%rd1076], %rd1074;
add.s64 %rd1079, %rd71, %rd1064;
ld.shared.u8 %rs164, [%rd1079];
add.s64 %rd1080, %rd71, %rd1068;
ld.shared.u8 %rs165, [%rd1080];
st.shared.u8 [%rd1079], %rs165;
st.shared.u8 [%rd1080], %rs164;

BB16_209:
bar.sync 0;
ld.shared.u32 %r203, [%rd623];
ld.shared.u32 %r204, [%rd625];
setp.le.s32	%p169, %r204, %r203;
@%p169 bra BB16_211;

cvt.u64.u32	%rd1086, %r132;
add.s64 %rd1088, %rd71, %rd1086;
ld.shared.u8 %rs166, [%rd1088];
mov.u32 %r1450, 1;
setp.ne.s16	%p170, %rs166, 0;
@%p170 bra BB16_212;

BB16_211:
cvt.u64.u32	%rd1089, %r688;
add.s64 %rd1091, %rd71, %rd1089;
ld.shared.u8 %rs167, [%rd1091];
setp.eq.s16	%p171, %rs167, 0;
selp.u32	%r1450, 1, 0, %p171;

BB16_212:
bfe.u32 %r1051, %r28, 8, 1;
setp.ne.s32	%p172, %r1450, %r1051;
@%p172 bra BB16_214;

cvt.u64.u32	%rd1092, %r132;
st.shared.u32 [%rd625], %r203;
cvt.u64.u32	%rd1096, %r688;
st.shared.u32 [%rd623], %r204;
mul.wide.u32 %rd1099, %r132, 8;
add.s64 %rd1101, %rd70, %rd1099;
ld.shared.u64 %rd1102, [%rd1101];
mul.wide.u32 %rd1103, %r688, 8;
add.s64 %rd1104, %rd70, %rd1103;
ld.shared.u64 %rd1105, [%rd1104];
st.shared.u64 [%rd1101], %rd1105;
st.shared.u64 [%rd1104], %rd1102;
add.s64 %rd1107, %rd71, %rd1092;
ld.shared.u8 %rs168, [%rd1107];
add.s64 %rd1108, %rd71, %rd1096;
ld.shared.u8 %rs169, [%rd1108];
st.shared.u8 [%rd1107], %rs169;
st.shared.u8 [%rd1108], %rs168;

BB16_214:
bar.sync 0;
ld.shared.u32 %r207, [%rd463];
ld.shared.u32 %r208, [%rd465];
setp.le.s32	%p173, %r208, %r207;
@%p173 bra BB16_216;

cvt.u64.u32	%rd1114, %r106;
add.s64 %rd1116, %rd71, %rd1114;
ld.shared.u8 %rs170, [%rd1116];
mov.u32 %r1451, 1;
setp.ne.s16	%p174, %rs170, 0;
@%p174 bra BB16_217;

BB16_216:
cvt.u64.u32	%rd1117, %r568;
add.s64 %rd1119, %rd71, %rd1117;
ld.shared.u8 %rs171, [%rd1119];
setp.eq.s16	%p175, %rs171, 0;
selp.u32	%r1451, 1, 0, %p175;

BB16_217:
bfe.u32 %r1073, %r28, 8, 1;
setp.ne.s32	%p176, %r1451, %r1073;
@%p176 bra BB16_219;

cvt.u64.u32	%rd1120, %r106;
st.shared.u32 [%rd465], %r207;
cvt.u64.u32	%rd1124, %r568;
st.shared.u32 [%rd463], %r208;
mul.wide.u32 %rd1127, %r106, 8;
add.s64 %rd1129, %rd70, %rd1127;
ld.shared.u64 %rd1130, [%rd1129];
mul.wide.u32 %rd1131, %r568, 8;
add.s64 %rd1132, %rd70, %rd1131;
ld.shared.u64 %rd1133, [%rd1132];
st.shared.u64 [%rd1129], %rd1133;
st.shared.u64 [%rd1132], %rd1130;
add.s64 %rd1135, %rd71, %rd1120;
ld.shared.u8 %rs172, [%rd1135];
add.s64 %rd1136, %rd71, %rd1124;
ld.shared.u8 %rs173, [%rd1136];
st.shared.u8 [%rd1135], %rs173;
st.shared.u8 [%rd1136], %rs172;

BB16_219:
bar.sync 0;
ld.shared.u32 %r211, [%rd331];
ld.shared.u32 %r212, [%rd333];
setp.le.s32	%p177, %r212, %r211;
@%p177 bra BB16_221;

cvt.u64.u32	%rd1142, %r84;
add.s64 %rd1144, %rd71, %rd1142;
ld.shared.u8 %rs174, [%rd1144];
mov.u32 %r1452, 1;
setp.ne.s16	%p178, %rs174, 0;
@%p178 bra BB16_222;

BB16_221:
cvt.u64.u32	%rd1145, %r470;
add.s64 %rd1147, %rd71, %rd1145;
ld.shared.u8 %rs175, [%rd1147];
setp.eq.s16	%p179, %rs175, 0;
selp.u32	%r1452, 1, 0, %p179;

BB16_222:
bfe.u32 %r1095, %r28, 8, 1;
setp.ne.s32	%p180, %r1452, %r1095;
@%p180 bra BB16_224;

cvt.u64.u32	%rd1148, %r84;
st.shared.u32 [%rd333], %r211;
cvt.u64.u32	%rd1152, %r470;
st.shared.u32 [%rd331], %r212;
mul.wide.u32 %rd1155, %r84, 8;
add.s64 %rd1157, %rd70, %rd1155;
ld.shared.u64 %rd1158, [%rd1157];
mul.wide.u32 %rd1159, %r470, 8;
add.s64 %rd1160, %rd70, %rd1159;
ld.shared.u64 %rd1161, [%rd1160];
st.shared.u64 [%rd1157], %rd1161;
st.shared.u64 [%rd1160], %rd1158;
add.s64 %rd1163, %rd71, %rd1148;
ld.shared.u8 %rs176, [%rd1163];
add.s64 %rd1164, %rd71, %rd1152;
ld.shared.u8 %rs177, [%rd1164];
st.shared.u8 [%rd1163], %rs177;
st.shared.u8 [%rd1164], %rs176;

BB16_224:
bar.sync 0;
ld.shared.u32 %r215, [%rd227];
ld.shared.u32 %r216, [%rd229];
setp.le.s32	%p181, %r216, %r215;
@%p181 bra BB16_226;

cvt.u64.u32	%rd1170, %r66;
add.s64 %rd1172, %rd71, %rd1170;
ld.shared.u8 %rs178, [%rd1172];
mov.u32 %r1453, 1;
setp.ne.s16	%p182, %rs178, 0;
@%p182 bra BB16_227;

BB16_226:
cvt.u64.u32	%rd1173, %r394;
add.s64 %rd1175, %rd71, %rd1173;
ld.shared.u8 %rs179, [%rd1175];
setp.eq.s16	%p183, %rs179, 0;
selp.u32	%r1453, 1, 0, %p183;

BB16_227:
bfe.u32 %r1117, %r28, 8, 1;
setp.ne.s32	%p184, %r1453, %r1117;
@%p184 bra BB16_229;

cvt.u64.u32	%rd1176, %r66;
st.shared.u32 [%rd229], %r215;
cvt.u64.u32	%rd1180, %r394;
st.shared.u32 [%rd227], %r216;
mul.wide.u32 %rd1183, %r66, 8;
add.s64 %rd1185, %rd70, %rd1183;
ld.shared.u64 %rd1186, [%rd1185];
mul.wide.u32 %rd1187, %r394, 8;
add.s64 %rd1188, %rd70, %rd1187;
ld.shared.u64 %rd1189, [%rd1188];
st.shared.u64 [%rd1185], %rd1189;
st.shared.u64 [%rd1188], %rd1186;
add.s64 %rd1191, %rd71, %rd1176;
ld.shared.u8 %rs180, [%rd1191];
add.s64 %rd1192, %rd71, %rd1180;
ld.shared.u8 %rs181, [%rd1192];
st.shared.u8 [%rd1191], %rs181;
st.shared.u8 [%rd1192], %rs180;

BB16_229:
bar.sync 0;
ld.shared.u32 %r219, [%rd151];
ld.shared.u32 %r220, [%rd153];
setp.le.s32	%p185, %r220, %r219;
@%p185 bra BB16_231;

cvt.u64.u32	%rd1198, %r52;
add.s64 %rd1200, %rd71, %rd1198;
ld.shared.u8 %rs182, [%rd1200];
mov.u32 %r1454, 1;
setp.ne.s16	%p186, %rs182, 0;
@%p186 bra BB16_232;

BB16_231:
cvt.u64.u32	%rd1201, %r340;
add.s64 %rd1203, %rd71, %rd1201;
ld.shared.u8 %rs183, [%rd1203];
setp.eq.s16	%p187, %rs183, 0;
selp.u32	%r1454, 1, 0, %p187;

BB16_232:
bfe.u32 %r1139, %r28, 8, 1;
setp.ne.s32	%p188, %r1454, %r1139;
@%p188 bra BB16_234;

cvt.u64.u32	%rd1204, %r52;
st.shared.u32 [%rd153], %r219;
cvt.u64.u32	%rd1208, %r340;
st.shared.u32 [%rd151], %r220;
mul.wide.u32 %rd1211, %r52, 8;
add.s64 %rd1213, %rd70, %rd1211;
ld.shared.u64 %rd1214, [%rd1213];
mul.wide.u32 %rd1215, %r340, 8;
add.s64 %rd1216, %rd70, %rd1215;
ld.shared.u64 %rd1217, [%rd1216];
st.shared.u64 [%rd1213], %rd1217;
st.shared.u64 [%rd1216], %rd1214;
add.s64 %rd1219, %rd71, %rd1204;
ld.shared.u8 %rs184, [%rd1219];
add.s64 %rd1220, %rd71, %rd1208;
ld.shared.u8 %rs185, [%rd1220];
st.shared.u8 [%rd1219], %rs185;
st.shared.u8 [%rd1220], %rs184;

BB16_234:
bar.sync 0;
ld.shared.u32 %r223, [%rd103];
ld.shared.u32 %r224, [%rd105];
setp.le.s32	%p189, %r224, %r223;
@%p189 bra BB16_236;

cvt.u64.u32	%rd1226, %r42;
add.s64 %rd1228, %rd71, %rd1226;
ld.shared.u8 %rs186, [%rd1228];
mov.u32 %r1455, 1;
setp.ne.s16	%p190, %rs186, 0;
@%p190 bra BB16_237;

BB16_236:
cvt.u64.u32	%rd1229, %r308;
add.s64 %rd1231, %rd71, %rd1229;
ld.shared.u8 %rs187, [%rd1231];
setp.eq.s16	%p191, %rs187, 0;
selp.u32	%r1455, 1, 0, %p191;

BB16_237:
bfe.u32 %r1161, %r28, 8, 1;
setp.ne.s32	%p192, %r1455, %r1161;
@%p192 bra BB16_239;

cvt.u64.u32	%rd1232, %r42;
st.shared.u32 [%rd105], %r223;
cvt.u64.u32	%rd1236, %r308;
st.shared.u32 [%rd103], %r224;
mul.wide.u32 %rd1239, %r42, 8;
add.s64 %rd1241, %rd70, %rd1239;
ld.shared.u64 %rd1242, [%rd1241];
mul.wide.u32 %rd1243, %r308, 8;
add.s64 %rd1244, %rd70, %rd1243;
ld.shared.u64 %rd1245, [%rd1244];
st.shared.u64 [%rd1241], %rd1245;
st.shared.u64 [%rd1244], %rd1242;
add.s64 %rd1247, %rd71, %rd1232;
ld.shared.u8 %rs188, [%rd1247];
add.s64 %rd1248, %rd71, %rd1236;
ld.shared.u8 %rs189, [%rd1248];
st.shared.u8 [%rd1247], %rs189;
st.shared.u8 [%rd1248], %rs188;

BB16_239:
bar.sync 0;
ld.shared.u32 %r227, [%rd83+4];
ld.shared.u32 %r228, [%rd83];
setp.le.s32	%p193, %r228, %r227;
@%p193 bra BB16_241;

cvt.u64.u32	%rd1252, %r296;
add.s64 %rd1254, %rd71, %rd1252;
ld.shared.u8 %rs190, [%rd1254];
mov.u32 %r1456, 1;
setp.ne.s16	%p194, %rs190, 0;
@%p194 bra BB16_242;

BB16_241:
cvt.u64.u32	%rd1255, %r296;
add.s64 %rd1257, %rd71, %rd1255;
ld.shared.u8 %rs191, [%rd1257+1];
setp.eq.s16	%p195, %rs191, 0;
selp.u32	%r1456, 1, 0, %p195;

BB16_242:
bfe.u32 %r1175, %r28, 8, 1;
setp.ne.s32	%p196, %r1456, %r1175;
@%p196 bra BB16_244;

cvt.u64.u32	%rd1258, %r296;
st.shared.u32 [%rd83], %r227;
st.shared.u32 [%rd83+4], %r228;
mul.wide.u32 %rd1262, %r296, 8;
add.s64 %rd1264, %rd70, %rd1262;
ld.shared.u64 %rd1265, [%rd1264];
ld.shared.u64 %rd1266, [%rd1264+8];
st.shared.u64 [%rd1264], %rd1266;
st.shared.u64 [%rd1264+8], %rd1265;
add.s64 %rd1268, %rd71, %rd1258;
ld.shared.u8 %rs192, [%rd1268];
ld.shared.u8 %rs193, [%rd1268+1];
st.shared.u8 [%rd1268], %rs193;
st.shared.u8 [%rd1268+1], %rs192;

BB16_244:
mov.u32 %r1457, 512;

BB16_245:
bar.sync 0;
add.s32 %r1180, %r1457, -1;
and.b32 %r1181, %r1180, %r28;
sub.s32 %r1183, %r296, %r1181;
add.s32 %r1184, %r1183, %r1457;
cvt.u64.u32	%rd21, %r1184;
mul.wide.u32 %rd1269, %r1184, 4;
add.s64 %rd22, %rd68, %rd1269;
add.s64 %rd23, %rd71, %rd21;
cvt.u64.u32	%rd24, %r1183;
mul.wide.u32 %rd1272, %r1183, 4;
add.s64 %rd25, %rd68, %rd1272;
ld.shared.u32 %r232, [%rd22];
ld.shared.u32 %r233, [%rd25];
add.s64 %rd26, %rd71, %rd24;
setp.le.s32	%p197, %r233, %r232;
@%p197 bra BB16_247;

ld.shared.u8 %rs194, [%rd26];
mov.u32 %r1458, 1;
setp.ne.s16	%p198, %rs194, 0;
@%p198 bra BB16_248;

BB16_247:
ld.shared.u8 %rs195, [%rd23];
setp.eq.s16	%p199, %rs195, 0;
selp.u32	%r1458, 1, 0, %p199;

BB16_248:
bfe.u32 %r1187, %r28, 9, 1;
setp.ne.s32	%p200, %r1458, %r1187;
@%p200 bra BB16_250;

shl.b64 %rd1273, %rd21, 3;
add.s64 %rd1275, %rd70, %rd1273;
st.shared.u32 [%rd25], %r232;
st.shared.u32 [%rd22], %r233;
shl.b64 %rd1276, %rd24, 3;
add.s64 %rd1277, %rd70, %rd1276;
ld.shared.u64 %rd1278, [%rd1277];
ld.shared.u64 %rd1279, [%rd1275];
st.shared.u64 [%rd1277], %rd1279;
st.shared.u64 [%rd1275], %rd1278;
ld.shared.u8 %rs196, [%rd26];
ld.shared.u8 %rs197, [%rd23];
st.shared.u8 [%rd26], %rs197;
st.shared.u8 [%rd23], %rs196;

BB16_250:
shr.u32 %r236, %r1457, 1;
bar.sync 0;
add.s32 %r1188, %r236, -1;
and.b32 %r1190, %r1188, %r28;
sub.s32 %r1192, %r296, %r1190;
add.s32 %r1193, %r1192, %r236;
cvt.u64.u32	%rd27, %r1193;
mul.wide.u32 %rd1280, %r1193, 4;
add.s64 %rd28, %rd68, %rd1280;
add.s64 %rd29, %rd71, %rd27;
cvt.u64.u32	%rd30, %r1192;
mul.wide.u32 %rd1283, %r1192, 4;
add.s64 %rd31, %rd68, %rd1283;
ld.shared.u32 %r237, [%rd28];
ld.shared.u32 %r238, [%rd31];
add.s64 %rd32, %rd71, %rd30;
setp.le.s32	%p201, %r238, %r237;
@%p201 bra BB16_252;

ld.shared.u8 %rs198, [%rd32];
mov.u32 %r1459, 1;
setp.ne.s16	%p202, %rs198, 0;
@%p202 bra BB16_253;

BB16_252:
ld.shared.u8 %rs199, [%rd29];
setp.eq.s16	%p203, %rs199, 0;
selp.u32	%r1459, 1, 0, %p203;

BB16_253:
bfe.u32 %r1196, %r28, 9, 1;
setp.ne.s32	%p204, %r1459, %r1196;
@%p204 bra BB16_255;

shl.b64 %rd1284, %rd27, 3;
add.s64 %rd1286, %rd70, %rd1284;
st.shared.u32 [%rd31], %r237;
st.shared.u32 [%rd28], %r238;
shl.b64 %rd1287, %rd30, 3;
add.s64 %rd1288, %rd70, %rd1287;
ld.shared.u64 %rd1289, [%rd1288];
ld.shared.u64 %rd1290, [%rd1286];
st.shared.u64 [%rd1288], %rd1290;
st.shared.u64 [%rd1286], %rd1289;
ld.shared.u8 %rs200, [%rd32];
ld.shared.u8 %rs201, [%rd29];
st.shared.u8 [%rd32], %rs201;
st.shared.u8 [%rd29], %rs200;

BB16_255:
shr.u32 %r1457, %r1457, 2;
setp.ne.s32	%p205, %r1457, 0;
@%p205 bra BB16_245;

bar.sync 0;
and.b32 %r1197, %r28, 1023;
sub.s32 %r1198, %r296, %r1197;
add.s32 %r1199, %r1198, 1024;
cvt.u64.u32	%rd33, %r1199;
mul.wide.u32 %rd1291, %r1199, 4;
add.s64 %rd34, %rd68, %rd1291;
cvt.u64.u32	%rd35, %r1198;
mul.wide.u32 %rd1293, %r1198, 4;
add.s64 %rd36, %rd68, %rd1293;
ld.shared.u32 %r244, [%rd34];
ld.shared.u32 %r245, [%rd36];
add.s64 %rd37, %rd71, %rd35;
setp.le.s32	%p206, %r245, %r244;
@%p206 bra BB16_258;

ld.shared.u8 %rs202, [%rd37];
setp.ne.s16	%p207, %rs202, 0;
@%p207 bra BB16_260;

BB16_258:
add.s64 %rd38, %rd71, %rd33;
ld.shared.u8 %rs1, [%rd38];
setp.eq.s16	%p208, %rs1, 0;
@%p208 bra BB16_260;

shl.b64 %rd1296, %rd33, 3;
add.s64 %rd1298, %rd70, %rd1296;
st.shared.u32 [%rd36], %r244;
st.shared.u32 [%rd34], %r245;
shl.b64 %rd1299, %rd35, 3;
add.s64 %rd1300, %rd70, %rd1299;
ld.shared.u64 %rd1301, [%rd1300];
ld.shared.u64 %rd1302, [%rd1298];
st.shared.u64 [%rd1300], %rd1302;
st.shared.u64 [%rd1298], %rd1301;
ld.shared.u8 %rs203, [%rd37];
st.shared.u8 [%rd37], %rs1;
st.shared.u8 [%rd38], %rs203;

BB16_260:
bar.sync 0;
shl.b32 %r1388, %r28, 1;
mov.u64 %rd1589, _Z20bitonicSortKVInPlaceIilLin1ELin1E6GTCompIiEjLi2048EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3_$__cuda_local_var_181271_29_non_const_sharedKeys;
and.b32 %r1201, %r28, 511;
sub.s32 %r1203, %r1388, %r1201;
add.s32 %r1204, %r1203, 512;
cvt.u64.u32	%rd39, %r1204;
mul.wide.u32 %rd1303, %r1204, 4;
add.s64 %rd40, %rd1589, %rd1303;
cvt.u64.u32	%rd41, %r1203;
mul.wide.u32 %rd1305, %r1203, 4;
add.s64 %rd42, %rd1589, %rd1305;
ld.shared.u32 %r246, [%rd40];
ld.shared.u32 %r247, [%rd42];
add.s64 %rd43, %rd71, %rd41;
setp.le.s32	%p209, %r247, %r246;
@%p209 bra BB16_262;

ld.shared.u8 %rs204, [%rd43];
setp.ne.s16	%p210, %rs204, 0;
@%p210 bra BB16_264;

BB16_262:
add.s64 %rd44, %rd71, %rd39;
ld.shared.u8 %rs2, [%rd44];
setp.eq.s16	%p211, %rs2, 0;
@%p211 bra BB16_264;

shl.b64 %rd1308, %rd39, 3;
add.s64 %rd1310, %rd70, %rd1308;
st.shared.u32 [%rd42], %r246;
st.shared.u32 [%rd40], %r247;
shl.b64 %rd1311, %rd41, 3;
add.s64 %rd1312, %rd70, %rd1311;
ld.shared.u64 %rd1313, [%rd1312];
ld.shared.u64 %rd1314, [%rd1310];
st.shared.u64 [%rd1312], %rd1314;
st.shared.u64 [%rd1310], %rd1313;
ld.shared.u8 %rs205, [%rd43];
st.shared.u8 [%rd43], %rs2;
st.shared.u8 [%rd44], %rs205;

BB16_264:
bar.sync 0;
ld.shared.u32 %r248, [%rd1027];
ld.shared.u32 %r249, [%rd1029];
setp.le.s32	%p212, %r249, %r248;
@%p212 bra BB16_266;

cvt.u64.u32	%rd1320, %r196;
add.s64 %rd1322, %rd71, %rd1320;
ld.shared.u8 %rs206, [%rd1322];
setp.ne.s16	%p213, %rs206, 0;
@%p213 bra BB16_268;

BB16_266:
cvt.u64.u32	%rd1323, %r994;
add.s64 %rd1325, %rd71, %rd1323;
ld.shared.u8 %rs3, [%rd1325];
setp.eq.s16	%p214, %rs3, 0;
@%p214 bra BB16_268;

cvt.u64.u32	%rd1326, %r196;
st.shared.u32 [%rd1029], %r248;
st.shared.u32 [%rd1027], %r249;
mul.wide.u32 %rd1333, %r196, 8;
add.s64 %rd1335, %rd70, %rd1333;
ld.shared.u64 %rd1336, [%rd1335];
mul.wide.u32 %rd1337, %r994, 8;
add.s64 %rd1338, %rd70, %rd1337;
ld.shared.u64 %rd1339, [%rd1338];
st.shared.u64 [%rd1335], %rd1339;
st.shared.u64 [%rd1338], %rd1336;
add.s64 %rd1341, %rd71, %rd1326;
ld.shared.u8 %rs207, [%rd1341];
st.shared.u8 [%rd1341], %rs3;
st.shared.u8 [%rd1325], %rs207;

BB16_268:
bar.sync 0;
ld.shared.u32 %r250, [%rd811];
ld.shared.u32 %r251, [%rd813];
setp.le.s32	%p215, %r251, %r250;
@%p215 bra BB16_270;

cvt.u64.u32	%rd1348, %r162;
add.s64 %rd1350, %rd71, %rd1348;
ld.shared.u8 %rs208, [%rd1350];
setp.ne.s16	%p216, %rs208, 0;
@%p216 bra BB16_272;

BB16_270:
cvt.u64.u32	%rd1351, %r830;
add.s64 %rd1353, %rd71, %rd1351;
ld.shared.u8 %rs4, [%rd1353];
setp.eq.s16	%p217, %rs4, 0;
@%p217 bra BB16_272;

cvt.u64.u32	%rd1354, %r162;
st.shared.u32 [%rd813], %r250;
st.shared.u32 [%rd811], %r251;
mul.wide.u32 %rd1361, %r162, 8;
add.s64 %rd1363, %rd70, %rd1361;
ld.shared.u64 %rd1364, [%rd1363];
mul.wide.u32 %rd1365, %r830, 8;
add.s64 %rd1366, %rd70, %rd1365;
ld.shared.u64 %rd1367, [%rd1366];
st.shared.u64 [%rd1363], %rd1367;
st.shared.u64 [%rd1366], %rd1364;
add.s64 %rd1369, %rd71, %rd1354;
ld.shared.u8 %rs209, [%rd1369];
st.shared.u8 [%rd1369], %rs4;
st.shared.u8 [%rd1353], %rs209;

BB16_272:
bar.sync 0;
ld.shared.u32 %r252, [%rd623];
ld.shared.u32 %r253, [%rd625];
setp.le.s32	%p218, %r253, %r252;
@%p218 bra BB16_274;

cvt.u64.u32	%rd1376, %r132;
add.s64 %rd1378, %rd71, %rd1376;
ld.shared.u8 %rs210, [%rd1378];
setp.ne.s16	%p219, %rs210, 0;
@%p219 bra BB16_276;

BB16_274:
cvt.u64.u32	%rd1379, %r688;
add.s64 %rd1381, %rd71, %rd1379;
ld.shared.u8 %rs5, [%rd1381];
setp.eq.s16	%p220, %rs5, 0;
@%p220 bra BB16_276;

cvt.u64.u32	%rd1382, %r132;
st.shared.u32 [%rd625], %r252;
st.shared.u32 [%rd623], %r253;
mul.wide.u32 %rd1389, %r132, 8;
add.s64 %rd1391, %rd70, %rd1389;
ld.shared.u64 %rd1392, [%rd1391];
mul.wide.u32 %rd1393, %r688, 8;
add.s64 %rd1394, %rd70, %rd1393;
ld.shared.u64 %rd1395, [%rd1394];
st.shared.u64 [%rd1391], %rd1395;
st.shared.u64 [%rd1394], %rd1392;
add.s64 %rd1397, %rd71, %rd1382;
ld.shared.u8 %rs211, [%rd1397];
st.shared.u8 [%rd1397], %rs5;
st.shared.u8 [%rd1381], %rs211;

BB16_276:
bar.sync 0;
ld.shared.u32 %r254, [%rd463];
ld.shared.u32 %r255, [%rd465];
setp.le.s32	%p221, %r255, %r254;
@%p221 bra BB16_278;

cvt.u64.u32	%rd1404, %r106;
add.s64 %rd1406, %rd71, %rd1404;
ld.shared.u8 %rs212, [%rd1406];
setp.ne.s16	%p222, %rs212, 0;
@%p222 bra BB16_280;

BB16_278:
cvt.u64.u32	%rd1407, %r568;
add.s64 %rd1409, %rd71, %rd1407;
ld.shared.u8 %rs6, [%rd1409];
setp.eq.s16	%p223, %rs6, 0;
@%p223 bra BB16_280;

cvt.u64.u32	%rd1410, %r106;
st.shared.u32 [%rd465], %r254;
st.shared.u32 [%rd463], %r255;
mul.wide.u32 %rd1417, %r106, 8;
add.s64 %rd1419, %rd70, %rd1417;
ld.shared.u64 %rd1420, [%rd1419];
mul.wide.u32 %rd1421, %r568, 8;
add.s64 %rd1422, %rd70, %rd1421;
ld.shared.u64 %rd1423, [%rd1422];
st.shared.u64 [%rd1419], %rd1423;
st.shared.u64 [%rd1422], %rd1420;
add.s64 %rd1425, %rd71, %rd1410;
ld.shared.u8 %rs213, [%rd1425];
st.shared.u8 [%rd1425], %rs6;
st.shared.u8 [%rd1409], %rs213;

BB16_280:
bar.sync 0;
ld.shared.u32 %r256, [%rd331];
ld.shared.u32 %r257, [%rd333];
setp.le.s32	%p224, %r257, %r256;
@%p224 bra BB16_282;

cvt.u64.u32	%rd1432, %r84;
add.s64 %rd1434, %rd71, %rd1432;
ld.shared.u8 %rs214, [%rd1434];
setp.ne.s16	%p225, %rs214, 0;
@%p225 bra BB16_284;

BB16_282:
cvt.u64.u32	%rd1435, %r470;
add.s64 %rd1437, %rd71, %rd1435;
ld.shared.u8 %rs7, [%rd1437];
setp.eq.s16	%p226, %rs7, 0;
@%p226 bra BB16_284;

cvt.u64.u32	%rd1438, %r84;
st.shared.u32 [%rd333], %r256;
st.shared.u32 [%rd331], %r257;
mul.wide.u32 %rd1445, %r84, 8;
add.s64 %rd1447, %rd70, %rd1445;
ld.shared.u64 %rd1448, [%rd1447];
mul.wide.u32 %rd1449, %r470, 8;
add.s64 %rd1450, %rd70, %rd1449;
ld.shared.u64 %rd1451, [%rd1450];
st.shared.u64 [%rd1447], %rd1451;
st.shared.u64 [%rd1450], %rd1448;
add.s64 %rd1453, %rd71, %rd1438;
ld.shared.u8 %rs215, [%rd1453];
st.shared.u8 [%rd1453], %rs7;
st.shared.u8 [%rd1437], %rs215;

BB16_284:
bar.sync 0;
ld.shared.u32 %r258, [%rd227];
ld.shared.u32 %r259, [%rd229];
setp.le.s32	%p227, %r259, %r258;
@%p227 bra BB16_286;

cvt.u64.u32	%rd1460, %r66;
add.s64 %rd1462, %rd71, %rd1460;
ld.shared.u8 %rs216, [%rd1462];
setp.ne.s16	%p228, %rs216, 0;
@%p228 bra BB16_288;

BB16_286:
cvt.u64.u32	%rd1463, %r394;
add.s64 %rd1465, %rd71, %rd1463;
ld.shared.u8 %rs8, [%rd1465];
setp.eq.s16	%p229, %rs8, 0;
@%p229 bra BB16_288;

cvt.u64.u32	%rd1466, %r66;
st.shared.u32 [%rd229], %r258;
st.shared.u32 [%rd227], %r259;
mul.wide.u32 %rd1473, %r66, 8;
add.s64 %rd1475, %rd70, %rd1473;
ld.shared.u64 %rd1476, [%rd1475];
mul.wide.u32 %rd1477, %r394, 8;
add.s64 %rd1478, %rd70, %rd1477;
ld.shared.u64 %rd1479, [%rd1478];
st.shared.u64 [%rd1475], %rd1479;
st.shared.u64 [%rd1478], %rd1476;
add.s64 %rd1481, %rd71, %rd1466;
ld.shared.u8 %rs217, [%rd1481];
st.shared.u8 [%rd1481], %rs8;
st.shared.u8 [%rd1465], %rs217;

BB16_288:
bar.sync 0;
ld.shared.u32 %r260, [%rd151];
ld.shared.u32 %r261, [%rd153];
setp.le.s32	%p230, %r261, %r260;
@%p230 bra BB16_290;

cvt.u64.u32	%rd1488, %r52;
add.s64 %rd1490, %rd71, %rd1488;
ld.shared.u8 %rs218, [%rd1490];
setp.ne.s16	%p231, %rs218, 0;
@%p231 bra BB16_292;

BB16_290:
cvt.u64.u32	%rd1491, %r340;
add.s64 %rd1493, %rd71, %rd1491;
ld.shared.u8 %rs9, [%rd1493];
setp.eq.s16	%p232, %rs9, 0;
@%p232 bra BB16_292;

cvt.u64.u32	%rd1494, %r52;
st.shared.u32 [%rd153], %r260;
st.shared.u32 [%rd151], %r261;
mul.wide.u32 %rd1501, %r52, 8;
add.s64 %rd1503, %rd70, %rd1501;
ld.shared.u64 %rd1504, [%rd1503];
mul.wide.u32 %rd1505, %r340, 8;
add.s64 %rd1506, %rd70, %rd1505;
ld.shared.u64 %rd1507, [%rd1506];
st.shared.u64 [%rd1503], %rd1507;
st.shared.u64 [%rd1506], %rd1504;
add.s64 %rd1509, %rd71, %rd1494;
ld.shared.u8 %rs219, [%rd1509];
st.shared.u8 [%rd1509], %rs9;
st.shared.u8 [%rd1493], %rs219;

BB16_292:
bar.sync 0;
ld.shared.u32 %r262, [%rd103];
ld.shared.u32 %r263, [%rd105];
setp.le.s32	%p233, %r263, %r262;
@%p233 bra BB16_294;

cvt.u64.u32	%rd1516, %r42;
add.s64 %rd1518, %rd71, %rd1516;
ld.shared.u8 %rs220, [%rd1518];
setp.ne.s16	%p234, %rs220, 0;
@%p234 bra BB16_296;

BB16_294:
cvt.u64.u32	%rd1519, %r308;
add.s64 %rd1521, %rd71, %rd1519;
ld.shared.u8 %rs10, [%rd1521];
setp.eq.s16	%p235, %rs10, 0;
@%p235 bra BB16_296;

cvt.u64.u32	%rd1522, %r42;
st.shared.u32 [%rd105], %r262;
st.shared.u32 [%rd103], %r263;
mul.wide.u32 %rd1529, %r42, 8;
add.s64 %rd1531, %rd70, %rd1529;
ld.shared.u64 %rd1532, [%rd1531];
mul.wide.u32 %rd1533, %r308, 8;
add.s64 %rd1534, %rd70, %rd1533;
ld.shared.u64 %rd1535, [%rd1534];
st.shared.u64 [%rd1531], %rd1535;
st.shared.u64 [%rd1534], %rd1532;
add.s64 %rd1537, %rd71, %rd1522;
ld.shared.u8 %rs221, [%rd1537];
st.shared.u8 [%rd1537], %rs10;
st.shared.u8 [%rd1521], %rs221;

BB16_296:
bar.sync 0;
ld.shared.u32 %r264, [%rd83+4];
ld.shared.u32 %r265, [%rd83];
setp.le.s32	%p236, %r265, %r264;
@%p236 bra BB16_298;

shl.b32 %r1387, %r28, 1;
cvt.u64.u32	%rd1542, %r1387;
add.s64 %rd1544, %rd71, %rd1542;
ld.shared.u8 %rs222, [%rd1544];
setp.ne.s16	%p237, %rs222, 0;
@%p237 bra BB16_300;

BB16_298:
shl.b32 %r1385, %r28, 1;
cvt.u64.u32	%rd1545, %r1385;
add.s64 %rd1547, %rd71, %rd1545;
ld.shared.u8 %rs11, [%rd1547+1];
setp.eq.s16	%p238, %rs11, 0;
@%p238 bra BB16_300;

shl.b32 %r1386, %r28, 1;
st.shared.u32 [%rd83], %r264;
st.shared.u32 [%rd83+4], %r265;
mul.wide.u32 %rd1552, %r1386, 8;
add.s64 %rd1554, %rd70, %rd1552;
ld.shared.u64 %rd1555, [%rd1554];
ld.shared.u64 %rd1556, [%rd1554+8];
st.shared.u64 [%rd1554], %rd1556;
st.shared.u64 [%rd1554+8], %rd1555;
ld.shared.u8 %rs223, [%rd1547];
st.shared.u8 [%rd1547], %rs11;
st.shared.u8 [%rd1547+1], %rs223;

BB16_300:
ld.param.u32 %r1377, [_Z20bitonicSortKVInPlaceIilLin1ELin1E6GTCompIiEjLi2048EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_2];
setp.lt.u32	%p240, %r28, %r1377;
bar.sync 0;
@!%p240 bra BB16_302;
bra.uni BB16_301;

BB16_301:
ld.param.u32 %r1384, [_Z20bitonicSortKVInPlaceIilLin1ELin1E6GTCompIiEjLi2048EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_5];
ld.param.u32 %r1383, [_Z20bitonicSortKVInPlaceIilLin1ELin1E6GTCompIiEjLi2048EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_3];
ld.shared.u32 %r1367, [%rd16];
ld.local.u64 %rd1562, [%rd2];
cvta.to.global.u64 %rd1563, %rd1562;
mad.lo.s32 %r1368, %r28, %r1383, %r16;
mul.wide.u32 %rd1564, %r1368, 4;
add.s64 %rd1565, %rd1563, %rd1564;
st.global.u32 [%rd1565], %r1367;
ld.shared.u64 %rd1569, [%rd17];
ld.local.u64 %rd1570, [%rd3];
cvta.to.global.u64 %rd1571, %rd1570;
mad.lo.s32 %r1369, %r28, %r1384, %r27;
mul.wide.u32 %rd1572, %r1369, 8;
add.s64 %rd1573, %rd1571, %rd1572;
st.global.u64 [%rd1573], %rd1569;

BB16_302:
ld.param.u32 %r1379, [_Z20bitonicSortKVInPlaceIilLin1ELin1E6GTCompIiEjLi2048EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_2];
add.s32 %r1378, %r28, 1024;
setp.ge.u32	%p241, %r1378, %r1379;
@%p241 bra BB16_304;

add.s32 %r1382, %r28, 1024;
ld.param.u32 %r1381, [_Z20bitonicSortKVInPlaceIilLin1ELin1E6GTCompIiEjLi2048EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_5];
ld.param.u32 %r1380, [_Z20bitonicSortKVInPlaceIilLin1ELin1E6GTCompIiEjLi2048EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_3];
ld.shared.u32 %r1373, [%rd16+4096];
ld.local.u64 %rd1577, [%rd2];
cvta.to.global.u64 %rd1578, %rd1577;
mad.lo.s32 %r1375, %r1382, %r1380, %r16;
mul.wide.u32 %rd1579, %r1375, 4;
add.s64 %rd1580, %rd1578, %rd1579;
st.global.u32 [%rd1580], %r1373;
ld.shared.u64 %rd1584, [%rd17+8192];
ld.local.u64 %rd1585, [%rd3];
cvta.to.global.u64 %rd1586, %rd1585;
mad.lo.s32 %r1376, %r1382, %r1381, %r27;
mul.wide.u32 %rd1587, %r1376, 8;
add.s64 %rd1588, %rd1586, %rd1587;
st.global.u64 [%rd1588], %rd1584;

BB16_304:
ret;
}


.visible .entry _Z20bitonicSortKVInPlaceIilLin1ELin1E6LTCompIiEjLi2048EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3_(
.param .align 8 .b8 _Z20bitonicSortKVInPlaceIilLin1ELin1E6LTCompIiEjLi2048EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_0[216],
.param .u32 _Z20bitonicSortKVInPlaceIilLin1ELin1E6LTCompIiEjLi2048EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_1,
.param .u32 _Z20bitonicSortKVInPlaceIilLin1ELin1E6LTCompIiEjLi2048EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_2,
.param .u32 _Z20bitonicSortKVInPlaceIilLin1ELin1E6LTCompIiEjLi2048EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_3,
.param .align 8 .b8 _Z20bitonicSortKVInPlaceIilLin1ELin1E6LTCompIiEjLi2048EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_4[216],
.param .u32 _Z20bitonicSortKVInPlaceIilLin1ELin1E6LTCompIiEjLi2048EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_5,
.param .align 1 .b8 _Z20bitonicSortKVInPlaceIilLin1ELin1E6LTCompIiEjLi2048EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_6[1]
)
.maxntid 1024, 1, 1
{
.local .align 8 .b8 __local_depot17[432];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<242>;
.reg .b16 %rs<224>;
.reg .b32 %r<1460>;
.reg .b64 %rd<1595>;

	.shared .align 4 .b8 _Z20bitonicSortKVInPlaceIilLin1ELin1E6LTCompIiEjLi2048EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3_$__cuda_local_var_181271_29_non_const_sharedKeys[8192];

	.shared .align 8 .b8 _Z20bitonicSortKVInPlaceIilLin1ELin1E6LTCompIiEjLi2048EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3_$__cuda_local_var_181272_29_non_const_sharedValues[16384];

	.shared .align 1 .b8 _Z20bitonicSortKVInPlaceIilLin1ELin1E6LTCompIiEjLi2048EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3_$__cuda_local_var_181273_32_non_const_sharedValid[2048];

mov.u64 %rd1594, __local_depot17;
cvta.local.u64 %SP, %rd1594;
ld.param.u32 %r266, [_Z20bitonicSortKVInPlaceIilLin1ELin1E6LTCompIiEjLi2048EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_1];
ld.param.u32 %r267, [_Z20bitonicSortKVInPlaceIilLin1ELin1E6LTCompIiEjLi2048EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_2];
ld.param.u32 %r268, [_Z20bitonicSortKVInPlaceIilLin1ELin1E6LTCompIiEjLi2048EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_3];
ld.param.u32 %r269, [_Z20bitonicSortKVInPlaceIilLin1ELin1E6LTCompIiEjLi2048EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_5];
mov.u64 %rd4, _Z20bitonicSortKVInPlaceIilLin1ELin1E6LTCompIiEjLi2048EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_0;
mov.u64 %rd1, _Z20bitonicSortKVInPlaceIilLin1ELin1E6LTCompIiEjLi2048EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_4;
add.u64 %rd45, %SP, 0;
cvta.to.local.u64 %rd2, %rd45;
add.u64 %rd46, %SP, 216;
cvta.to.local.u64 %rd3, %rd46;
mov.u32 %r1389, 0;
mov.pred %p4, 0;
@%p4 bra BB17_2;

BB17_1:
mul.wide.s32 %rd47, %r1389, 8;
add.s64 %rd48, %rd4, %rd47;
ld.param.u64 %rd49, [%rd48];
add.s64 %rd50, %rd2, %rd47;
st.local.u64 [%rd50], %rd49;
add.s32 %r1389, %r1389, 1;
setp.lt.u32	%p5, %r1389, 27;
@%p5 bra BB17_1;

BB17_2:
mov.u32 %r1390, 0;
@%p4 bra BB17_4;

BB17_3:
mul.wide.s32 %rd51, %r1390, 8;
add.s64 %rd52, %rd1, %rd51;
ld.param.u64 %rd53, [%rd52];
add.s64 %rd54, %rd3, %rd51;
st.local.u64 [%rd54], %rd53;
add.s32 %r1390, %r1390, 1;
setp.lt.u32	%p7, %r1390, 27;
@%p7 bra BB17_3;

BB17_4:
mov.u32 %r272, %nctaid.y;
mov.u32 %r273, %ctaid.z;
mov.u32 %r274, %ctaid.y;
mad.lo.s32 %r275, %r272, %r273, %r274;
mov.u32 %r276, %nctaid.x;
mov.u32 %r277, %ctaid.x;
mad.lo.s32 %r5, %r275, %r276, %r277;
setp.ge.u32	%p8, %r5, %r266;
@%p8 bra BB17_304;

ld.local.u32 %r6, [%rd2+208];
add.s32 %r1391, %r6, -1;
mov.u32 %r278, 0;
setp.lt.s32	%p9, %r1391, 1;
mov.u32 %r1400, %r5;
mov.u32 %r1409, %r278;
@%p9 bra BB17_8;

mul.wide.s32 %rd55, %r6, 4;
add.s64 %rd1590, %rd2, %rd55;
mov.u32 %r1410, 0;
mov.u32 %r1401, %r5;

BB17_7:
ld.local.u32 %r280, [%rd1590+4];
rem.u32 %r281, %r1401, %r280;
ld.local.u32 %r282, [%rd1590+104];
mad.lo.s32 %r1410, %r282, %r281, %r1410;
div.u32 %r1401, %r1401, %r280;
add.s64 %rd1590, %rd1590, -4;
add.s32 %r1391, %r1391, -1;
setp.gt.s32	%p10, %r1391, 0;
mov.u32 %r1396, %r1401;
mov.u32 %r1400, %r1396;
mov.u32 %r1402, %r1410;
mov.u32 %r1409, %r1402;
@%p10 bra BB17_7;

BB17_8:
mov.u32 %r15, %r1409;
mov.u32 %r14, %r1400;
ld.local.u32 %r284, [%rd2+108];
mad.lo.s32 %r16, %r284, %r14, %r15;
ld.local.u32 %r17, [%rd3+208];
add.s32 %r1392, %r17, -1;
setp.lt.s32	%p11, %r1392, 1;
mov.u32 %r1398, %r5;
mov.u32 %r1407, %r278;
@%p11 bra BB17_11;

mul.wide.s32 %rd56, %r17, 4;
add.s64 %rd1591, %rd3, %rd56;
mov.u32 %r1408, 0;
mov.u32 %r1399, %r5;

BB17_10:
ld.local.u32 %r286, [%rd1591+4];
rem.u32 %r287, %r1399, %r286;
ld.local.u32 %r288, [%rd1591+104];
mad.lo.s32 %r1408, %r288, %r287, %r1408;
div.u32 %r1399, %r1399, %r286;
add.s64 %rd1591, %rd1591, -4;
add.s32 %r1392, %r1392, -1;
setp.gt.s32	%p12, %r1392, 0;
mov.u32 %r1398, %r1399;
mov.u32 %r1407, %r1408;
@%p12 bra BB17_10;

BB17_11:
ld.local.u32 %r290, [%rd3+108];
mad.lo.s32 %r27, %r290, %r1398, %r1407;
mov.u32 %r28, %tid.x;
add.s32 %r29, %r28, 1024;
setp.lt.u32	%p1, %r28, %r267;
setp.ge.u32	%p13, %r28, %r267;
mov.u32 %r1406, %r278;
@%p13 bra BB17_13;

ld.local.u64 %rd57, [%rd2];
cvta.to.global.u64 %rd58, %rd57;
mad.lo.s32 %r291, %r28, %r268, %r16;
mul.wide.u32 %rd59, %r291, 4;
add.s64 %rd60, %rd58, %rd59;
ld.global.u32 %r1406, [%rd60];

BB17_13:
mov.u64 %rd1592, 0;
@%p13 bra BB17_15;

ld.local.u64 %rd62, [%rd3];
cvta.to.global.u64 %rd63, %rd62;
mad.lo.s32 %r292, %r28, %r269, %r27;
mul.wide.u32 %rd64, %r292, 8;
add.s64 %rd65, %rd63, %rd64;
ld.global.u64 %rd1592, [%rd65];

BB17_15:
selp.u16	%rs12, 1, 0, %p1;
cvt.s64.s32	%rd66, %r28;
mul.wide.s32 %rd67, %r28, 4;
mov.u64 %rd68, _Z20bitonicSortKVInPlaceIilLin1ELin1E6LTCompIiEjLi2048EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3_$__cuda_local_var_181271_29_non_const_sharedKeys;
add.s64 %rd16, %rd68, %rd67;
st.shared.u32 [%rd16], %r1406;
mul.wide.s32 %rd69, %r28, 8;
mov.u64 %rd70, _Z20bitonicSortKVInPlaceIilLin1ELin1E6LTCompIiEjLi2048EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3_$__cuda_local_var_181272_29_non_const_sharedValues;
add.s64 %rd17, %rd70, %rd69;
st.shared.u64 [%rd17], %rd1592;
mov.u64 %rd71, _Z20bitonicSortKVInPlaceIilLin1ELin1E6LTCompIiEjLi2048EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3_$__cuda_local_var_181273_32_non_const_sharedValid;
add.s64 %rd18, %rd71, %rd66;
st.shared.u8 [%rd18], %rs12;
setp.lt.u32	%p2, %r29, %r267;
mov.u32 %r1411, 0;
setp.ge.u32	%p15, %r29, %r267;
@%p15 bra BB17_17;

ld.local.u64 %rd72, [%rd2];
cvta.to.global.u64 %rd73, %rd72;
mad.lo.s32 %r294, %r29, %r268, %r16;
mul.wide.u32 %rd74, %r294, 4;
add.s64 %rd75, %rd73, %rd74;
ld.global.u32 %r1411, [%rd75];

BB17_17:
mov.u64 %rd1593, 0;
@%p15 bra BB17_19;

ld.local.u64 %rd77, [%rd3];
cvta.to.global.u64 %rd78, %rd77;
mad.lo.s32 %r295, %r29, %r269, %r27;
mul.wide.u32 %rd79, %r295, 8;
add.s64 %rd80, %rd78, %rd79;
ld.global.u64 %rd1593, [%rd80];

BB17_19:
selp.u16	%rs13, 1, 0, %p2;
st.shared.u32 [%rd16+4096], %r1411;
st.shared.u64 [%rd17+8192], %rd1593;
st.shared.u8 [%rd18+1024], %rs13;
bar.sync 0;
shl.b32 %r296, %r28, 1;
mul.wide.u32 %rd81, %r296, 4;
add.s64 %rd83, %rd68, %rd81;
ld.shared.u32 %r34, [%rd83+4];
ld.shared.u32 %r35, [%rd83];
setp.ge.s32	%p17, %r35, %r34;
@%p17 bra BB17_21;

cvt.u64.u32	%rd84, %r296;
add.s64 %rd86, %rd71, %rd84;
ld.shared.u8 %rs14, [%rd86];
mov.u32 %r1412, 1;
setp.ne.s16	%p18, %rs14, 0;
@%p18 bra BB17_22;

BB17_21:
cvt.u64.u32	%rd87, %r296;
add.s64 %rd89, %rd71, %rd87;
ld.shared.u8 %rs15, [%rd89+1];
setp.eq.s16	%p19, %rs15, 0;
selp.u32	%r1412, 1, 0, %p19;

BB17_22:
and.b32 %r302, %r28, 1;
setp.ne.s32	%p20, %r1412, %r302;
@%p20 bra BB17_24;

mul.wide.u32 %rd90, %r296, 8;
add.s64 %rd92, %rd70, %rd90;
cvt.u64.u32	%rd93, %r296;
st.shared.u32 [%rd83], %r34;
st.shared.u32 [%rd83+4], %r35;
ld.shared.u64 %rd97, [%rd92];
ld.shared.u64 %rd98, [%rd92+8];
st.shared.u64 [%rd92], %rd98;
st.shared.u64 [%rd92+8], %rd97;
add.s64 %rd100, %rd71, %rd93;
ld.shared.u8 %rs16, [%rd100];
ld.shared.u8 %rs17, [%rd100+1];
st.shared.u8 [%rd100], %rs17;
st.shared.u8 [%rd100+1], %rs16;

BB17_24:
bar.sync 0;
sub.s32 %r42, %r296, %r302;
add.s32 %r308, %r42, 2;
mul.wide.u32 %rd101, %r308, 4;
add.s64 %rd103, %rd68, %rd101;
mul.wide.u32 %rd104, %r42, 4;
add.s64 %rd105, %rd68, %rd104;
ld.shared.u32 %r40, [%rd103];
ld.shared.u32 %r41, [%rd105];
setp.ge.s32	%p21, %r41, %r40;
@%p21 bra BB17_26;

cvt.u64.u32	%rd106, %r42;
add.s64 %rd108, %rd71, %rd106;
ld.shared.u8 %rs18, [%rd108];
mov.u32 %r1413, 1;
setp.ne.s16	%p22, %rs18, 0;
@%p22 bra BB17_27;

BB17_26:
cvt.u64.u32	%rd109, %r308;
add.s64 %rd111, %rd71, %rd109;
ld.shared.u8 %rs19, [%rd111];
setp.eq.s16	%p23, %rs19, 0;
selp.u32	%r1413, 1, 0, %p23;

BB17_27:
bfe.u32 %r320, %r28, 1, 1;
setp.ne.s32	%p24, %r1413, %r320;
@%p24 bra BB17_29;

mul.wide.u32 %rd112, %r42, 8;
add.s64 %rd114, %rd70, %rd112;
mul.wide.u32 %rd115, %r308, 8;
add.s64 %rd116, %rd70, %rd115;
cvt.u64.u32	%rd117, %r42;
st.shared.u32 [%rd105], %r40;
cvt.u64.u32	%rd121, %r308;
st.shared.u32 [%rd103], %r41;
ld.shared.u64 %rd124, [%rd114];
ld.shared.u64 %rd125, [%rd116];
st.shared.u64 [%rd114], %rd125;
st.shared.u64 [%rd116], %rd124;
add.s64 %rd127, %rd71, %rd117;
ld.shared.u8 %rs20, [%rd127];
add.s64 %rd128, %rd71, %rd121;
ld.shared.u8 %rs21, [%rd128];
st.shared.u8 [%rd127], %rs21;
st.shared.u8 [%rd128], %rs20;

BB17_29:
bar.sync 0;
ld.shared.u32 %r45, [%rd83+4];
ld.shared.u32 %r46, [%rd83];
setp.ge.s32	%p25, %r46, %r45;
@%p25 bra BB17_31;

cvt.u64.u32	%rd132, %r296;
add.s64 %rd134, %rd71, %rd132;
ld.shared.u8 %rs22, [%rd134];
mov.u32 %r1414, 1;
setp.ne.s16	%p26, %rs22, 0;
@%p26 bra BB17_32;

BB17_31:
cvt.u64.u32	%rd135, %r296;
add.s64 %rd137, %rd71, %rd135;
ld.shared.u8 %rs23, [%rd137+1];
setp.eq.s16	%p27, %rs23, 0;
selp.u32	%r1414, 1, 0, %p27;

BB17_32:
bfe.u32 %r335, %r28, 1, 1;
setp.ne.s32	%p28, %r1414, %r335;
@%p28 bra BB17_34;

cvt.u64.u32	%rd138, %r296;
st.shared.u32 [%rd83], %r45;
st.shared.u32 [%rd83+4], %r46;
mul.wide.u32 %rd142, %r296, 8;
add.s64 %rd144, %rd70, %rd142;
ld.shared.u64 %rd145, [%rd144];
ld.shared.u64 %rd146, [%rd144+8];
st.shared.u64 [%rd144], %rd146;
st.shared.u64 [%rd144+8], %rd145;
add.s64 %rd148, %rd71, %rd138;
ld.shared.u8 %rs24, [%rd148];
ld.shared.u8 %rs25, [%rd148+1];
st.shared.u8 [%rd148], %rs25;
st.shared.u8 [%rd148+1], %rs24;

BB17_34:
bar.sync 0;
and.b32 %r338, %r28, 3;
sub.s32 %r52, %r296, %r338;
add.s32 %r340, %r52, 4;
mul.wide.u32 %rd149, %r340, 4;
add.s64 %rd151, %rd68, %rd149;
mul.wide.u32 %rd152, %r52, 4;
add.s64 %rd153, %rd68, %rd152;
ld.shared.u32 %r50, [%rd151];
ld.shared.u32 %r51, [%rd153];
setp.ge.s32	%p29, %r51, %r50;
@%p29 bra BB17_36;

cvt.u64.u32	%rd154, %r52;
add.s64 %rd156, %rd71, %rd154;
ld.shared.u8 %rs26, [%rd156];
mov.u32 %r1415, 1;
setp.ne.s16	%p30, %rs26, 0;
@%p30 bra BB17_37;

BB17_36:
cvt.u64.u32	%rd157, %r340;
add.s64 %rd159, %rd71, %rd157;
ld.shared.u8 %rs27, [%rd159];
setp.eq.s16	%p31, %rs27, 0;
selp.u32	%r1415, 1, 0, %p31;

BB17_37:
bfe.u32 %r352, %r28, 2, 1;
setp.ne.s32	%p32, %r1415, %r352;
@%p32 bra BB17_39;

mul.wide.u32 %rd160, %r52, 8;
add.s64 %rd162, %rd70, %rd160;
mul.wide.u32 %rd163, %r340, 8;
add.s64 %rd164, %rd70, %rd163;
cvt.u64.u32	%rd165, %r52;
st.shared.u32 [%rd153], %r50;
cvt.u64.u32	%rd169, %r340;
st.shared.u32 [%rd151], %r51;
ld.shared.u64 %rd172, [%rd162];
ld.shared.u64 %rd173, [%rd164];
st.shared.u64 [%rd162], %rd173;
st.shared.u64 [%rd164], %rd172;
add.s64 %rd175, %rd71, %rd165;
ld.shared.u8 %rs28, [%rd175];
add.s64 %rd176, %rd71, %rd169;
ld.shared.u8 %rs29, [%rd176];
st.shared.u8 [%rd175], %rs29;
st.shared.u8 [%rd176], %rs28;

BB17_39:
bar.sync 0;
ld.shared.u32 %r55, [%rd103];
ld.shared.u32 %r56, [%rd105];
setp.ge.s32	%p33, %r56, %r55;
@%p33 bra BB17_41;

cvt.u64.u32	%rd182, %r42;
add.s64 %rd184, %rd71, %rd182;
ld.shared.u8 %rs30, [%rd184];
mov.u32 %r1416, 1;
setp.ne.s16	%p34, %rs30, 0;
@%p34 bra BB17_42;

BB17_41:
cvt.u64.u32	%rd185, %r308;
add.s64 %rd187, %rd71, %rd185;
ld.shared.u8 %rs31, [%rd187];
setp.eq.s16	%p35, %rs31, 0;
selp.u32	%r1416, 1, 0, %p35;

BB17_42:
bfe.u32 %r375, %r28, 2, 1;
setp.ne.s32	%p36, %r1416, %r375;
@%p36 bra BB17_44;

cvt.u64.u32	%rd188, %r42;
st.shared.u32 [%rd105], %r55;
cvt.u64.u32	%rd192, %r308;
st.shared.u32 [%rd103], %r56;
mul.wide.u32 %rd195, %r42, 8;
add.s64 %rd197, %rd70, %rd195;
ld.shared.u64 %rd198, [%rd197];
mul.wide.u32 %rd199, %r308, 8;
add.s64 %rd200, %rd70, %rd199;
ld.shared.u64 %rd201, [%rd200];
st.shared.u64 [%rd197], %rd201;
st.shared.u64 [%rd200], %rd198;
add.s64 %rd203, %rd71, %rd188;
ld.shared.u8 %rs32, [%rd203];
add.s64 %rd204, %rd71, %rd192;
ld.shared.u8 %rs33, [%rd204];
st.shared.u8 [%rd203], %rs33;
st.shared.u8 [%rd204], %rs32;

BB17_44:
bar.sync 0;
ld.shared.u32 %r59, [%rd83+4];
ld.shared.u32 %r60, [%rd83];
setp.ge.s32	%p37, %r60, %r59;
@%p37 bra BB17_46;

cvt.u64.u32	%rd208, %r296;
add.s64 %rd210, %rd71, %rd208;
ld.shared.u8 %rs34, [%rd210];
mov.u32 %r1417, 1;
setp.ne.s16	%p38, %rs34, 0;
@%p38 bra BB17_47;

BB17_46:
cvt.u64.u32	%rd211, %r296;
add.s64 %rd213, %rd71, %rd211;
ld.shared.u8 %rs35, [%rd213+1];
setp.eq.s16	%p39, %rs35, 0;
selp.u32	%r1417, 1, 0, %p39;

BB17_47:
bfe.u32 %r389, %r28, 2, 1;
setp.ne.s32	%p40, %r1417, %r389;
@%p40 bra BB17_49;

cvt.u64.u32	%rd214, %r296;
st.shared.u32 [%rd83], %r59;
st.shared.u32 [%rd83+4], %r60;
mul.wide.u32 %rd218, %r296, 8;
add.s64 %rd220, %rd70, %rd218;
ld.shared.u64 %rd221, [%rd220];
ld.shared.u64 %rd222, [%rd220+8];
st.shared.u64 [%rd220], %rd222;
st.shared.u64 [%rd220+8], %rd221;
add.s64 %rd224, %rd71, %rd214;
ld.shared.u8 %rs36, [%rd224];
ld.shared.u8 %rs37, [%rd224+1];
st.shared.u8 [%rd224], %rs37;
st.shared.u8 [%rd224+1], %rs36;

BB17_49:
bar.sync 0;
and.b32 %r392, %r28, 7;
sub.s32 %r66, %r296, %r392;
add.s32 %r394, %r66, 8;
mul.wide.u32 %rd225, %r394, 4;
add.s64 %rd227, %rd68, %rd225;
mul.wide.u32 %rd228, %r66, 4;
add.s64 %rd229, %rd68, %rd228;
ld.shared.u32 %r64, [%rd227];
ld.shared.u32 %r65, [%rd229];
setp.ge.s32	%p41, %r65, %r64;
@%p41 bra BB17_51;

cvt.u64.u32	%rd230, %r66;
add.s64 %rd232, %rd71, %rd230;
ld.shared.u8 %rs38, [%rd232];
mov.u32 %r1418, 1;
setp.ne.s16	%p42, %rs38, 0;
@%p42 bra BB17_52;

BB17_51:
cvt.u64.u32	%rd233, %r394;
add.s64 %rd235, %rd71, %rd233;
ld.shared.u8 %rs39, [%rd235];
setp.eq.s16	%p43, %rs39, 0;
selp.u32	%r1418, 1, 0, %p43;

BB17_52:
bfe.u32 %r406, %r28, 3, 1;
setp.ne.s32	%p44, %r1418, %r406;
@%p44 bra BB17_54;

mul.wide.u32 %rd236, %r66, 8;
add.s64 %rd238, %rd70, %rd236;
mul.wide.u32 %rd239, %r394, 8;
add.s64 %rd240, %rd70, %rd239;
cvt.u64.u32	%rd241, %r66;
st.shared.u32 [%rd229], %r64;
cvt.u64.u32	%rd245, %r394;
st.shared.u32 [%rd227], %r65;
ld.shared.u64 %rd248, [%rd238];
ld.shared.u64 %rd249, [%rd240];
st.shared.u64 [%rd238], %rd249;
st.shared.u64 [%rd240], %rd248;
add.s64 %rd251, %rd71, %rd241;
ld.shared.u8 %rs40, [%rd251];
add.s64 %rd252, %rd71, %rd245;
ld.shared.u8 %rs41, [%rd252];
st.shared.u8 [%rd251], %rs41;
st.shared.u8 [%rd252], %rs40;

BB17_54:
bar.sync 0;
ld.shared.u32 %r69, [%rd151];
ld.shared.u32 %r70, [%rd153];
setp.ge.s32	%p45, %r70, %r69;
@%p45 bra BB17_56;

cvt.u64.u32	%rd258, %r52;
add.s64 %rd260, %rd71, %rd258;
ld.shared.u8 %rs42, [%rd260];
mov.u32 %r1419, 1;
setp.ne.s16	%p46, %rs42, 0;
@%p46 bra BB17_57;

BB17_56:
cvt.u64.u32	%rd261, %r340;
add.s64 %rd263, %rd71, %rd261;
ld.shared.u8 %rs43, [%rd263];
setp.eq.s16	%p47, %rs43, 0;
selp.u32	%r1419, 1, 0, %p47;

BB17_57:
bfe.u32 %r429, %r28, 3, 1;
setp.ne.s32	%p48, %r1419, %r429;
@%p48 bra BB17_59;

cvt.u64.u32	%rd264, %r52;
st.shared.u32 [%rd153], %r69;
cvt.u64.u32	%rd268, %r340;
st.shared.u32 [%rd151], %r70;
mul.wide.u32 %rd271, %r52, 8;
add.s64 %rd273, %rd70, %rd271;
ld.shared.u64 %rd274, [%rd273];
mul.wide.u32 %rd275, %r340, 8;
add.s64 %rd276, %rd70, %rd275;
ld.shared.u64 %rd277, [%rd276];
st.shared.u64 [%rd273], %rd277;
st.shared.u64 [%rd276], %rd274;
add.s64 %rd279, %rd71, %rd264;
ld.shared.u8 %rs44, [%rd279];
add.s64 %rd280, %rd71, %rd268;
ld.shared.u8 %rs45, [%rd280];
st.shared.u8 [%rd279], %rs45;
st.shared.u8 [%rd280], %rs44;

BB17_59:
bar.sync 0;
ld.shared.u32 %r73, [%rd103];
ld.shared.u32 %r74, [%rd105];
setp.ge.s32	%p49, %r74, %r73;
@%p49 bra BB17_61;

cvt.u64.u32	%rd286, %r42;
add.s64 %rd288, %rd71, %rd286;
ld.shared.u8 %rs46, [%rd288];
mov.u32 %r1420, 1;
setp.ne.s16	%p50, %rs46, 0;
@%p50 bra BB17_62;

BB17_61:
cvt.u64.u32	%rd289, %r308;
add.s64 %rd291, %rd71, %rd289;
ld.shared.u8 %rs47, [%rd291];
setp.eq.s16	%p51, %rs47, 0;
selp.u32	%r1420, 1, 0, %p51;

BB17_62:
bfe.u32 %r451, %r28, 3, 1;
setp.ne.s32	%p52, %r1420, %r451;
@%p52 bra BB17_64;

cvt.u64.u32	%rd292, %r42;
st.shared.u32 [%rd105], %r73;
cvt.u64.u32	%rd296, %r308;
st.shared.u32 [%rd103], %r74;
mul.wide.u32 %rd299, %r42, 8;
add.s64 %rd301, %rd70, %rd299;
ld.shared.u64 %rd302, [%rd301];
mul.wide.u32 %rd303, %r308, 8;
add.s64 %rd304, %rd70, %rd303;
ld.shared.u64 %rd305, [%rd304];
st.shared.u64 [%rd301], %rd305;
st.shared.u64 [%rd304], %rd302;
add.s64 %rd307, %rd71, %rd292;
ld.shared.u8 %rs48, [%rd307];
add.s64 %rd308, %rd71, %rd296;
ld.shared.u8 %rs49, [%rd308];
st.shared.u8 [%rd307], %rs49;
st.shared.u8 [%rd308], %rs48;

BB17_64:
bar.sync 0;
ld.shared.u32 %r77, [%rd83+4];
ld.shared.u32 %r78, [%rd83];
setp.ge.s32	%p53, %r78, %r77;
@%p53 bra BB17_66;

cvt.u64.u32	%rd312, %r296;
add.s64 %rd314, %rd71, %rd312;
ld.shared.u8 %rs50, [%rd314];
mov.u32 %r1421, 1;
setp.ne.s16	%p54, %rs50, 0;
@%p54 bra BB17_67;

BB17_66:
cvt.u64.u32	%rd315, %r296;
add.s64 %rd317, %rd71, %rd315;
ld.shared.u8 %rs51, [%rd317+1];
setp.eq.s16	%p55, %rs51, 0;
selp.u32	%r1421, 1, 0, %p55;

BB17_67:
bfe.u32 %r465, %r28, 3, 1;
setp.ne.s32	%p56, %r1421, %r465;
@%p56 bra BB17_69;

cvt.u64.u32	%rd318, %r296;
st.shared.u32 [%rd83], %r77;
st.shared.u32 [%rd83+4], %r78;
mul.wide.u32 %rd322, %r296, 8;
add.s64 %rd324, %rd70, %rd322;
ld.shared.u64 %rd325, [%rd324];
ld.shared.u64 %rd326, [%rd324+8];
st.shared.u64 [%rd324], %rd326;
st.shared.u64 [%rd324+8], %rd325;
add.s64 %rd328, %rd71, %rd318;
ld.shared.u8 %rs52, [%rd328];
ld.shared.u8 %rs53, [%rd328+1];
st.shared.u8 [%rd328], %rs53;
st.shared.u8 [%rd328+1], %rs52;

BB17_69:
bar.sync 0;
and.b32 %r468, %r28, 15;
sub.s32 %r84, %r296, %r468;
add.s32 %r470, %r84, 16;
mul.wide.u32 %rd329, %r470, 4;
add.s64 %rd331, %rd68, %rd329;
mul.wide.u32 %rd332, %r84, 4;
add.s64 %rd333, %rd68, %rd332;
ld.shared.u32 %r82, [%rd331];
ld.shared.u32 %r83, [%rd333];
setp.ge.s32	%p57, %r83, %r82;
@%p57 bra BB17_71;

cvt.u64.u32	%rd334, %r84;
add.s64 %rd336, %rd71, %rd334;
ld.shared.u8 %rs54, [%rd336];
mov.u32 %r1422, 1;
setp.ne.s16	%p58, %rs54, 0;
@%p58 bra BB17_72;

BB17_71:
cvt.u64.u32	%rd337, %r470;
add.s64 %rd339, %rd71, %rd337;
ld.shared.u8 %rs55, [%rd339];
setp.eq.s16	%p59, %rs55, 0;
selp.u32	%r1422, 1, 0, %p59;

BB17_72:
bfe.u32 %r482, %r28, 4, 1;
setp.ne.s32	%p60, %r1422, %r482;
@%p60 bra BB17_74;

mul.wide.u32 %rd340, %r84, 8;
add.s64 %rd342, %rd70, %rd340;
mul.wide.u32 %rd343, %r470, 8;
add.s64 %rd344, %rd70, %rd343;
cvt.u64.u32	%rd345, %r84;
st.shared.u32 [%rd333], %r82;
cvt.u64.u32	%rd349, %r470;
st.shared.u32 [%rd331], %r83;
ld.shared.u64 %rd352, [%rd342];
ld.shared.u64 %rd353, [%rd344];
st.shared.u64 [%rd342], %rd353;
st.shared.u64 [%rd344], %rd352;
add.s64 %rd355, %rd71, %rd345;
ld.shared.u8 %rs56, [%rd355];
add.s64 %rd356, %rd71, %rd349;
ld.shared.u8 %rs57, [%rd356];
st.shared.u8 [%rd355], %rs57;
st.shared.u8 [%rd356], %rs56;

BB17_74:
bar.sync 0;
ld.shared.u32 %r87, [%rd227];
ld.shared.u32 %r88, [%rd229];
setp.ge.s32	%p61, %r88, %r87;
@%p61 bra BB17_76;

cvt.u64.u32	%rd362, %r66;
add.s64 %rd364, %rd71, %rd362;
ld.shared.u8 %rs58, [%rd364];
mov.u32 %r1423, 1;
setp.ne.s16	%p62, %rs58, 0;
@%p62 bra BB17_77;

BB17_76:
cvt.u64.u32	%rd365, %r394;
add.s64 %rd367, %rd71, %rd365;
ld.shared.u8 %rs59, [%rd367];
setp.eq.s16	%p63, %rs59, 0;
selp.u32	%r1423, 1, 0, %p63;

BB17_77:
bfe.u32 %r505, %r28, 4, 1;
setp.ne.s32	%p64, %r1423, %r505;
@%p64 bra BB17_79;

cvt.u64.u32	%rd368, %r66;
st.shared.u32 [%rd229], %r87;
cvt.u64.u32	%rd372, %r394;
st.shared.u32 [%rd227], %r88;
mul.wide.u32 %rd375, %r66, 8;
add.s64 %rd377, %rd70, %rd375;
ld.shared.u64 %rd378, [%rd377];
mul.wide.u32 %rd379, %r394, 8;
add.s64 %rd380, %rd70, %rd379;
ld.shared.u64 %rd381, [%rd380];
st.shared.u64 [%rd377], %rd381;
st.shared.u64 [%rd380], %rd378;
add.s64 %rd383, %rd71, %rd368;
ld.shared.u8 %rs60, [%rd383];
add.s64 %rd384, %rd71, %rd372;
ld.shared.u8 %rs61, [%rd384];
st.shared.u8 [%rd383], %rs61;
st.shared.u8 [%rd384], %rs60;

BB17_79:
bar.sync 0;
ld.shared.u32 %r91, [%rd151];
ld.shared.u32 %r92, [%rd153];
setp.ge.s32	%p65, %r92, %r91;
@%p65 bra BB17_81;

cvt.u64.u32	%rd390, %r52;
add.s64 %rd392, %rd71, %rd390;
ld.shared.u8 %rs62, [%rd392];
mov.u32 %r1424, 1;
setp.ne.s16	%p66, %rs62, 0;
@%p66 bra BB17_82;

BB17_81:
cvt.u64.u32	%rd393, %r340;
add.s64 %rd395, %rd71, %rd393;
ld.shared.u8 %rs63, [%rd395];
setp.eq.s16	%p67, %rs63, 0;
selp.u32	%r1424, 1, 0, %p67;

BB17_82:
bfe.u32 %r527, %r28, 4, 1;
setp.ne.s32	%p68, %r1424, %r527;
@%p68 bra BB17_84;

cvt.u64.u32	%rd396, %r52;
st.shared.u32 [%rd153], %r91;
cvt.u64.u32	%rd400, %r340;
st.shared.u32 [%rd151], %r92;
mul.wide.u32 %rd403, %r52, 8;
add.s64 %rd405, %rd70, %rd403;
ld.shared.u64 %rd406, [%rd405];
mul.wide.u32 %rd407, %r340, 8;
add.s64 %rd408, %rd70, %rd407;
ld.shared.u64 %rd409, [%rd408];
st.shared.u64 [%rd405], %rd409;
st.shared.u64 [%rd408], %rd406;
add.s64 %rd411, %rd71, %rd396;
ld.shared.u8 %rs64, [%rd411];
add.s64 %rd412, %rd71, %rd400;
ld.shared.u8 %rs65, [%rd412];
st.shared.u8 [%rd411], %rs65;
st.shared.u8 [%rd412], %rs64;

BB17_84:
bar.sync 0;
ld.shared.u32 %r95, [%rd103];
ld.shared.u32 %r96, [%rd105];
setp.ge.s32	%p69, %r96, %r95;
@%p69 bra BB17_86;

cvt.u64.u32	%rd418, %r42;
add.s64 %rd420, %rd71, %rd418;
ld.shared.u8 %rs66, [%rd420];
mov.u32 %r1425, 1;
setp.ne.s16	%p70, %rs66, 0;
@%p70 bra BB17_87;

BB17_86:
cvt.u64.u32	%rd421, %r308;
add.s64 %rd423, %rd71, %rd421;
ld.shared.u8 %rs67, [%rd423];
setp.eq.s16	%p71, %rs67, 0;
selp.u32	%r1425, 1, 0, %p71;

BB17_87:
bfe.u32 %r549, %r28, 4, 1;
setp.ne.s32	%p72, %r1425, %r549;
@%p72 bra BB17_89;

cvt.u64.u32	%rd424, %r42;
st.shared.u32 [%rd105], %r95;
cvt.u64.u32	%rd428, %r308;
st.shared.u32 [%rd103], %r96;
mul.wide.u32 %rd431, %r42, 8;
add.s64 %rd433, %rd70, %rd431;
ld.shared.u64 %rd434, [%rd433];
mul.wide.u32 %rd435, %r308, 8;
add.s64 %rd436, %rd70, %rd435;
ld.shared.u64 %rd437, [%rd436];
st.shared.u64 [%rd433], %rd437;
st.shared.u64 [%rd436], %rd434;
add.s64 %rd439, %rd71, %rd424;
ld.shared.u8 %rs68, [%rd439];
add.s64 %rd440, %rd71, %rd428;
ld.shared.u8 %rs69, [%rd440];
st.shared.u8 [%rd439], %rs69;
st.shared.u8 [%rd440], %rs68;

BB17_89:
bar.sync 0;
ld.shared.u32 %r99, [%rd83+4];
ld.shared.u32 %r100, [%rd83];
setp.ge.s32	%p73, %r100, %r99;
@%p73 bra BB17_91;

cvt.u64.u32	%rd444, %r296;
add.s64 %rd446, %rd71, %rd444;
ld.shared.u8 %rs70, [%rd446];
mov.u32 %r1426, 1;
setp.ne.s16	%p74, %rs70, 0;
@%p74 bra BB17_92;

BB17_91:
cvt.u64.u32	%rd447, %r296;
add.s64 %rd449, %rd71, %rd447;
ld.shared.u8 %rs71, [%rd449+1];
setp.eq.s16	%p75, %rs71, 0;
selp.u32	%r1426, 1, 0, %p75;

BB17_92:
bfe.u32 %r563, %r28, 4, 1;
setp.ne.s32	%p76, %r1426, %r563;
@%p76 bra BB17_94;

cvt.u64.u32	%rd450, %r296;
st.shared.u32 [%rd83], %r99;
st.shared.u32 [%rd83+4], %r100;
mul.wide.u32 %rd454, %r296, 8;
add.s64 %rd456, %rd70, %rd454;
ld.shared.u64 %rd457, [%rd456];
ld.shared.u64 %rd458, [%rd456+8];
st.shared.u64 [%rd456], %rd458;
st.shared.u64 [%rd456+8], %rd457;
add.s64 %rd460, %rd71, %rd450;
ld.shared.u8 %rs72, [%rd460];
ld.shared.u8 %rs73, [%rd460+1];
st.shared.u8 [%rd460], %rs73;
st.shared.u8 [%rd460+1], %rs72;

BB17_94:
bar.sync 0;
and.b32 %r566, %r28, 31;
sub.s32 %r106, %r296, %r566;
add.s32 %r568, %r106, 32;
mul.wide.u32 %rd461, %r568, 4;
add.s64 %rd463, %rd68, %rd461;
mul.wide.u32 %rd464, %r106, 4;
add.s64 %rd465, %rd68, %rd464;
ld.shared.u32 %r104, [%rd463];
ld.shared.u32 %r105, [%rd465];
setp.ge.s32	%p77, %r105, %r104;
@%p77 bra BB17_96;

cvt.u64.u32	%rd466, %r106;
add.s64 %rd468, %rd71, %rd466;
ld.shared.u8 %rs74, [%rd468];
mov.u32 %r1427, 1;
setp.ne.s16	%p78, %rs74, 0;
@%p78 bra BB17_97;

BB17_96:
cvt.u64.u32	%rd469, %r568;
add.s64 %rd471, %rd71, %rd469;
ld.shared.u8 %rs75, [%rd471];
setp.eq.s16	%p79, %rs75, 0;
selp.u32	%r1427, 1, 0, %p79;

BB17_97:
bfe.u32 %r580, %r28, 5, 1;
setp.ne.s32	%p80, %r1427, %r580;
@%p80 bra BB17_99;

mul.wide.u32 %rd472, %r106, 8;
add.s64 %rd474, %rd70, %rd472;
mul.wide.u32 %rd475, %r568, 8;
add.s64 %rd476, %rd70, %rd475;
cvt.u64.u32	%rd477, %r106;
st.shared.u32 [%rd465], %r104;
cvt.u64.u32	%rd481, %r568;
st.shared.u32 [%rd463], %r105;
ld.shared.u64 %rd484, [%rd474];
ld.shared.u64 %rd485, [%rd476];
st.shared.u64 [%rd474], %rd485;
st.shared.u64 [%rd476], %rd484;
add.s64 %rd487, %rd71, %rd477;
ld.shared.u8 %rs76, [%rd487];
add.s64 %rd488, %rd71, %rd481;
ld.shared.u8 %rs77, [%rd488];
st.shared.u8 [%rd487], %rs77;
st.shared.u8 [%rd488], %rs76;

BB17_99:
bar.sync 0;
ld.shared.u32 %r109, [%rd331];
ld.shared.u32 %r110, [%rd333];
setp.ge.s32	%p81, %r110, %r109;
@%p81 bra BB17_101;

cvt.u64.u32	%rd494, %r84;
add.s64 %rd496, %rd71, %rd494;
ld.shared.u8 %rs78, [%rd496];
mov.u32 %r1428, 1;
setp.ne.s16	%p82, %rs78, 0;
@%p82 bra BB17_102;

BB17_101:
cvt.u64.u32	%rd497, %r470;
add.s64 %rd499, %rd71, %rd497;
ld.shared.u8 %rs79, [%rd499];
setp.eq.s16	%p83, %rs79, 0;
selp.u32	%r1428, 1, 0, %p83;

BB17_102:
bfe.u32 %r603, %r28, 5, 1;
setp.ne.s32	%p84, %r1428, %r603;
@%p84 bra BB17_104;

cvt.u64.u32	%rd500, %r84;
st.shared.u32 [%rd333], %r109;
cvt.u64.u32	%rd504, %r470;
st.shared.u32 [%rd331], %r110;
mul.wide.u32 %rd507, %r84, 8;
add.s64 %rd509, %rd70, %rd507;
ld.shared.u64 %rd510, [%rd509];
mul.wide.u32 %rd511, %r470, 8;
add.s64 %rd512, %rd70, %rd511;
ld.shared.u64 %rd513, [%rd512];
st.shared.u64 [%rd509], %rd513;
st.shared.u64 [%rd512], %rd510;
add.s64 %rd515, %rd71, %rd500;
ld.shared.u8 %rs80, [%rd515];
add.s64 %rd516, %rd71, %rd504;
ld.shared.u8 %rs81, [%rd516];
st.shared.u8 [%rd515], %rs81;
st.shared.u8 [%rd516], %rs80;

BB17_104:
bar.sync 0;
ld.shared.u32 %r113, [%rd227];
ld.shared.u32 %r114, [%rd229];
setp.ge.s32	%p85, %r114, %r113;
@%p85 bra BB17_106;

cvt.u64.u32	%rd522, %r66;
add.s64 %rd524, %rd71, %rd522;
ld.shared.u8 %rs82, [%rd524];
mov.u32 %r1429, 1;
setp.ne.s16	%p86, %rs82, 0;
@%p86 bra BB17_107;

BB17_106:
cvt.u64.u32	%rd525, %r394;
add.s64 %rd527, %rd71, %rd525;
ld.shared.u8 %rs83, [%rd527];
setp.eq.s16	%p87, %rs83, 0;
selp.u32	%r1429, 1, 0, %p87;

BB17_107:
bfe.u32 %r625, %r28, 5, 1;
setp.ne.s32	%p88, %r1429, %r625;
@%p88 bra BB17_109;

cvt.u64.u32	%rd528, %r66;
st.shared.u32 [%rd229], %r113;
cvt.u64.u32	%rd532, %r394;
st.shared.u32 [%rd227], %r114;
mul.wide.u32 %rd535, %r66, 8;
add.s64 %rd537, %rd70, %rd535;
ld.shared.u64 %rd538, [%rd537];
mul.wide.u32 %rd539, %r394, 8;
add.s64 %rd540, %rd70, %rd539;
ld.shared.u64 %rd541, [%rd540];
st.shared.u64 [%rd537], %rd541;
st.shared.u64 [%rd540], %rd538;
add.s64 %rd543, %rd71, %rd528;
ld.shared.u8 %rs84, [%rd543];
add.s64 %rd544, %rd71, %rd532;
ld.shared.u8 %rs85, [%rd544];
st.shared.u8 [%rd543], %rs85;
st.shared.u8 [%rd544], %rs84;

BB17_109:
bar.sync 0;
ld.shared.u32 %r117, [%rd151];
ld.shared.u32 %r118, [%rd153];
setp.ge.s32	%p89, %r118, %r117;
@%p89 bra BB17_111;

cvt.u64.u32	%rd550, %r52;
add.s64 %rd552, %rd71, %rd550;
ld.shared.u8 %rs86, [%rd552];
mov.u32 %r1430, 1;
setp.ne.s16	%p90, %rs86, 0;
@%p90 bra BB17_112;

BB17_111:
cvt.u64.u32	%rd553, %r340;
add.s64 %rd555, %rd71, %rd553;
ld.shared.u8 %rs87, [%rd555];
setp.eq.s16	%p91, %rs87, 0;
selp.u32	%r1430, 1, 0, %p91;

BB17_112:
bfe.u32 %r647, %r28, 5, 1;
setp.ne.s32	%p92, %r1430, %r647;
@%p92 bra BB17_114;

cvt.u64.u32	%rd556, %r52;
st.shared.u32 [%rd153], %r117;
cvt.u64.u32	%rd560, %r340;
st.shared.u32 [%rd151], %r118;
mul.wide.u32 %rd563, %r52, 8;
add.s64 %rd565, %rd70, %rd563;
ld.shared.u64 %rd566, [%rd565];
mul.wide.u32 %rd567, %r340, 8;
add.s64 %rd568, %rd70, %rd567;
ld.shared.u64 %rd569, [%rd568];
st.shared.u64 [%rd565], %rd569;
st.shared.u64 [%rd568], %rd566;
add.s64 %rd571, %rd71, %rd556;
ld.shared.u8 %rs88, [%rd571];
add.s64 %rd572, %rd71, %rd560;
ld.shared.u8 %rs89, [%rd572];
st.shared.u8 [%rd571], %rs89;
st.shared.u8 [%rd572], %rs88;

BB17_114:
bar.sync 0;
ld.shared.u32 %r121, [%rd103];
ld.shared.u32 %r122, [%rd105];
setp.ge.s32	%p93, %r122, %r121;
@%p93 bra BB17_116;

cvt.u64.u32	%rd578, %r42;
add.s64 %rd580, %rd71, %rd578;
ld.shared.u8 %rs90, [%rd580];
mov.u32 %r1431, 1;
setp.ne.s16	%p94, %rs90, 0;
@%p94 bra BB17_117;

BB17_116:
cvt.u64.u32	%rd581, %r308;
add.s64 %rd583, %rd71, %rd581;
ld.shared.u8 %rs91, [%rd583];
setp.eq.s16	%p95, %rs91, 0;
selp.u32	%r1431, 1, 0, %p95;

BB17_117:
bfe.u32 %r669, %r28, 5, 1;
setp.ne.s32	%p96, %r1431, %r669;
@%p96 bra BB17_119;

cvt.u64.u32	%rd584, %r42;
st.shared.u32 [%rd105], %r121;
cvt.u64.u32	%rd588, %r308;
st.shared.u32 [%rd103], %r122;
mul.wide.u32 %rd591, %r42, 8;
add.s64 %rd593, %rd70, %rd591;
ld.shared.u64 %rd594, [%rd593];
mul.wide.u32 %rd595, %r308, 8;
add.s64 %rd596, %rd70, %rd595;
ld.shared.u64 %rd597, [%rd596];
st.shared.u64 [%rd593], %rd597;
st.shared.u64 [%rd596], %rd594;
add.s64 %rd599, %rd71, %rd584;
ld.shared.u8 %rs92, [%rd599];
add.s64 %rd600, %rd71, %rd588;
ld.shared.u8 %rs93, [%rd600];
st.shared.u8 [%rd599], %rs93;
st.shared.u8 [%rd600], %rs92;

BB17_119:
bar.sync 0;
ld.shared.u32 %r125, [%rd83+4];
ld.shared.u32 %r126, [%rd83];
setp.ge.s32	%p97, %r126, %r125;
@%p97 bra BB17_121;

cvt.u64.u32	%rd604, %r296;
add.s64 %rd606, %rd71, %rd604;
ld.shared.u8 %rs94, [%rd606];
mov.u32 %r1432, 1;
setp.ne.s16	%p98, %rs94, 0;
@%p98 bra BB17_122;

BB17_121:
cvt.u64.u32	%rd607, %r296;
add.s64 %rd609, %rd71, %rd607;
ld.shared.u8 %rs95, [%rd609+1];
setp.eq.s16	%p99, %rs95, 0;
selp.u32	%r1432, 1, 0, %p99;

BB17_122:
bfe.u32 %r683, %r28, 5, 1;
setp.ne.s32	%p100, %r1432, %r683;
@%p100 bra BB17_124;

cvt.u64.u32	%rd610, %r296;
st.shared.u32 [%rd83], %r125;
st.shared.u32 [%rd83+4], %r126;
mul.wide.u32 %rd614, %r296, 8;
add.s64 %rd616, %rd70, %rd614;
ld.shared.u64 %rd617, [%rd616];
ld.shared.u64 %rd618, [%rd616+8];
st.shared.u64 [%rd616], %rd618;
st.shared.u64 [%rd616+8], %rd617;
add.s64 %rd620, %rd71, %rd610;
ld.shared.u8 %rs96, [%rd620];
ld.shared.u8 %rs97, [%rd620+1];
st.shared.u8 [%rd620], %rs97;
st.shared.u8 [%rd620+1], %rs96;

BB17_124:
bar.sync 0;
and.b32 %r686, %r28, 63;
sub.s32 %r132, %r296, %r686;
add.s32 %r688, %r132, 64;
mul.wide.u32 %rd621, %r688, 4;
add.s64 %rd623, %rd68, %rd621;
mul.wide.u32 %rd624, %r132, 4;
add.s64 %rd625, %rd68, %rd624;
ld.shared.u32 %r130, [%rd623];
ld.shared.u32 %r131, [%rd625];
setp.ge.s32	%p101, %r131, %r130;
@%p101 bra BB17_126;

cvt.u64.u32	%rd626, %r132;
add.s64 %rd628, %rd71, %rd626;
ld.shared.u8 %rs98, [%rd628];
mov.u32 %r1433, 1;
setp.ne.s16	%p102, %rs98, 0;
@%p102 bra BB17_127;

BB17_126:
cvt.u64.u32	%rd629, %r688;
add.s64 %rd631, %rd71, %rd629;
ld.shared.u8 %rs99, [%rd631];
setp.eq.s16	%p103, %rs99, 0;
selp.u32	%r1433, 1, 0, %p103;

BB17_127:
bfe.u32 %r700, %r28, 6, 1;
setp.ne.s32	%p104, %r1433, %r700;
@%p104 bra BB17_129;

mul.wide.u32 %rd632, %r132, 8;
add.s64 %rd634, %rd70, %rd632;
mul.wide.u32 %rd635, %r688, 8;
add.s64 %rd636, %rd70, %rd635;
cvt.u64.u32	%rd637, %r132;
st.shared.u32 [%rd625], %r130;
cvt.u64.u32	%rd641, %r688;
st.shared.u32 [%rd623], %r131;
ld.shared.u64 %rd644, [%rd634];
ld.shared.u64 %rd645, [%rd636];
st.shared.u64 [%rd634], %rd645;
st.shared.u64 [%rd636], %rd644;
add.s64 %rd647, %rd71, %rd637;
ld.shared.u8 %rs100, [%rd647];
add.s64 %rd648, %rd71, %rd641;
ld.shared.u8 %rs101, [%rd648];
st.shared.u8 [%rd647], %rs101;
st.shared.u8 [%rd648], %rs100;

BB17_129:
bar.sync 0;
ld.shared.u32 %r135, [%rd463];
ld.shared.u32 %r136, [%rd465];
setp.ge.s32	%p105, %r136, %r135;
@%p105 bra BB17_131;

cvt.u64.u32	%rd654, %r106;
add.s64 %rd656, %rd71, %rd654;
ld.shared.u8 %rs102, [%rd656];
mov.u32 %r1434, 1;
setp.ne.s16	%p106, %rs102, 0;
@%p106 bra BB17_132;

BB17_131:
cvt.u64.u32	%rd657, %r568;
add.s64 %rd659, %rd71, %rd657;
ld.shared.u8 %rs103, [%rd659];
setp.eq.s16	%p107, %rs103, 0;
selp.u32	%r1434, 1, 0, %p107;

BB17_132:
bfe.u32 %r723, %r28, 6, 1;
setp.ne.s32	%p108, %r1434, %r723;
@%p108 bra BB17_134;

cvt.u64.u32	%rd660, %r106;
st.shared.u32 [%rd465], %r135;
cvt.u64.u32	%rd664, %r568;
st.shared.u32 [%rd463], %r136;
mul.wide.u32 %rd667, %r106, 8;
add.s64 %rd669, %rd70, %rd667;
ld.shared.u64 %rd670, [%rd669];
mul.wide.u32 %rd671, %r568, 8;
add.s64 %rd672, %rd70, %rd671;
ld.shared.u64 %rd673, [%rd672];
st.shared.u64 [%rd669], %rd673;
st.shared.u64 [%rd672], %rd670;
add.s64 %rd675, %rd71, %rd660;
ld.shared.u8 %rs104, [%rd675];
add.s64 %rd676, %rd71, %rd664;
ld.shared.u8 %rs105, [%rd676];
st.shared.u8 [%rd675], %rs105;
st.shared.u8 [%rd676], %rs104;

BB17_134:
bar.sync 0;
ld.shared.u32 %r139, [%rd331];
ld.shared.u32 %r140, [%rd333];
setp.ge.s32	%p109, %r140, %r139;
@%p109 bra BB17_136;

cvt.u64.u32	%rd682, %r84;
add.s64 %rd684, %rd71, %rd682;
ld.shared.u8 %rs106, [%rd684];
mov.u32 %r1435, 1;
setp.ne.s16	%p110, %rs106, 0;
@%p110 bra BB17_137;

BB17_136:
cvt.u64.u32	%rd685, %r470;
add.s64 %rd687, %rd71, %rd685;
ld.shared.u8 %rs107, [%rd687];
setp.eq.s16	%p111, %rs107, 0;
selp.u32	%r1435, 1, 0, %p111;

BB17_137:
bfe.u32 %r745, %r28, 6, 1;
setp.ne.s32	%p112, %r1435, %r745;
@%p112 bra BB17_139;

cvt.u64.u32	%rd688, %r84;
st.shared.u32 [%rd333], %r139;
cvt.u64.u32	%rd692, %r470;
st.shared.u32 [%rd331], %r140;
mul.wide.u32 %rd695, %r84, 8;
add.s64 %rd697, %rd70, %rd695;
ld.shared.u64 %rd698, [%rd697];
mul.wide.u32 %rd699, %r470, 8;
add.s64 %rd700, %rd70, %rd699;
ld.shared.u64 %rd701, [%rd700];
st.shared.u64 [%rd697], %rd701;
st.shared.u64 [%rd700], %rd698;
add.s64 %rd703, %rd71, %rd688;
ld.shared.u8 %rs108, [%rd703];
add.s64 %rd704, %rd71, %rd692;
ld.shared.u8 %rs109, [%rd704];
st.shared.u8 [%rd703], %rs109;
st.shared.u8 [%rd704], %rs108;

BB17_139:
bar.sync 0;
ld.shared.u32 %r143, [%rd227];
ld.shared.u32 %r144, [%rd229];
setp.ge.s32	%p113, %r144, %r143;
@%p113 bra BB17_141;

cvt.u64.u32	%rd710, %r66;
add.s64 %rd712, %rd71, %rd710;
ld.shared.u8 %rs110, [%rd712];
mov.u32 %r1436, 1;
setp.ne.s16	%p114, %rs110, 0;
@%p114 bra BB17_142;

BB17_141:
cvt.u64.u32	%rd713, %r394;
add.s64 %rd715, %rd71, %rd713;
ld.shared.u8 %rs111, [%rd715];
setp.eq.s16	%p115, %rs111, 0;
selp.u32	%r1436, 1, 0, %p115;

BB17_142:
bfe.u32 %r767, %r28, 6, 1;
setp.ne.s32	%p116, %r1436, %r767;
@%p116 bra BB17_144;

cvt.u64.u32	%rd716, %r66;
st.shared.u32 [%rd229], %r143;
cvt.u64.u32	%rd720, %r394;
st.shared.u32 [%rd227], %r144;
mul.wide.u32 %rd723, %r66, 8;
add.s64 %rd725, %rd70, %rd723;
ld.shared.u64 %rd726, [%rd725];
mul.wide.u32 %rd727, %r394, 8;
add.s64 %rd728, %rd70, %rd727;
ld.shared.u64 %rd729, [%rd728];
st.shared.u64 [%rd725], %rd729;
st.shared.u64 [%rd728], %rd726;
add.s64 %rd731, %rd71, %rd716;
ld.shared.u8 %rs112, [%rd731];
add.s64 %rd732, %rd71, %rd720;
ld.shared.u8 %rs113, [%rd732];
st.shared.u8 [%rd731], %rs113;
st.shared.u8 [%rd732], %rs112;

BB17_144:
bar.sync 0;
ld.shared.u32 %r147, [%rd151];
ld.shared.u32 %r148, [%rd153];
setp.ge.s32	%p117, %r148, %r147;
@%p117 bra BB17_146;

cvt.u64.u32	%rd738, %r52;
add.s64 %rd740, %rd71, %rd738;
ld.shared.u8 %rs114, [%rd740];
mov.u32 %r1437, 1;
setp.ne.s16	%p118, %rs114, 0;
@%p118 bra BB17_147;

BB17_146:
cvt.u64.u32	%rd741, %r340;
add.s64 %rd743, %rd71, %rd741;
ld.shared.u8 %rs115, [%rd743];
setp.eq.s16	%p119, %rs115, 0;
selp.u32	%r1437, 1, 0, %p119;

BB17_147:
bfe.u32 %r789, %r28, 6, 1;
setp.ne.s32	%p120, %r1437, %r789;
@%p120 bra BB17_149;

cvt.u64.u32	%rd744, %r52;
st.shared.u32 [%rd153], %r147;
cvt.u64.u32	%rd748, %r340;
st.shared.u32 [%rd151], %r148;
mul.wide.u32 %rd751, %r52, 8;
add.s64 %rd753, %rd70, %rd751;
ld.shared.u64 %rd754, [%rd753];
mul.wide.u32 %rd755, %r340, 8;
add.s64 %rd756, %rd70, %rd755;
ld.shared.u64 %rd757, [%rd756];
st.shared.u64 [%rd753], %rd757;
st.shared.u64 [%rd756], %rd754;
add.s64 %rd759, %rd71, %rd744;
ld.shared.u8 %rs116, [%rd759];
add.s64 %rd760, %rd71, %rd748;
ld.shared.u8 %rs117, [%rd760];
st.shared.u8 [%rd759], %rs117;
st.shared.u8 [%rd760], %rs116;

BB17_149:
bar.sync 0;
ld.shared.u32 %r151, [%rd103];
ld.shared.u32 %r152, [%rd105];
setp.ge.s32	%p121, %r152, %r151;
@%p121 bra BB17_151;

cvt.u64.u32	%rd766, %r42;
add.s64 %rd768, %rd71, %rd766;
ld.shared.u8 %rs118, [%rd768];
mov.u32 %r1438, 1;
setp.ne.s16	%p122, %rs118, 0;
@%p122 bra BB17_152;

BB17_151:
cvt.u64.u32	%rd769, %r308;
add.s64 %rd771, %rd71, %rd769;
ld.shared.u8 %rs119, [%rd771];
setp.eq.s16	%p123, %rs119, 0;
selp.u32	%r1438, 1, 0, %p123;

BB17_152:
bfe.u32 %r811, %r28, 6, 1;
setp.ne.s32	%p124, %r1438, %r811;
@%p124 bra BB17_154;

cvt.u64.u32	%rd772, %r42;
st.shared.u32 [%rd105], %r151;
cvt.u64.u32	%rd776, %r308;
st.shared.u32 [%rd103], %r152;
mul.wide.u32 %rd779, %r42, 8;
add.s64 %rd781, %rd70, %rd779;
ld.shared.u64 %rd782, [%rd781];
mul.wide.u32 %rd783, %r308, 8;
add.s64 %rd784, %rd70, %rd783;
ld.shared.u64 %rd785, [%rd784];
st.shared.u64 [%rd781], %rd785;
st.shared.u64 [%rd784], %rd782;
add.s64 %rd787, %rd71, %rd772;
ld.shared.u8 %rs120, [%rd787];
add.s64 %rd788, %rd71, %rd776;
ld.shared.u8 %rs121, [%rd788];
st.shared.u8 [%rd787], %rs121;
st.shared.u8 [%rd788], %rs120;

BB17_154:
bar.sync 0;
ld.shared.u32 %r155, [%rd83+4];
ld.shared.u32 %r156, [%rd83];
setp.ge.s32	%p125, %r156, %r155;
@%p125 bra BB17_156;

cvt.u64.u32	%rd792, %r296;
add.s64 %rd794, %rd71, %rd792;
ld.shared.u8 %rs122, [%rd794];
mov.u32 %r1439, 1;
setp.ne.s16	%p126, %rs122, 0;
@%p126 bra BB17_157;

BB17_156:
cvt.u64.u32	%rd795, %r296;
add.s64 %rd797, %rd71, %rd795;
ld.shared.u8 %rs123, [%rd797+1];
setp.eq.s16	%p127, %rs123, 0;
selp.u32	%r1439, 1, 0, %p127;

BB17_157:
bfe.u32 %r825, %r28, 6, 1;
setp.ne.s32	%p128, %r1439, %r825;
@%p128 bra BB17_159;

cvt.u64.u32	%rd798, %r296;
st.shared.u32 [%rd83], %r155;
st.shared.u32 [%rd83+4], %r156;
mul.wide.u32 %rd802, %r296, 8;
add.s64 %rd804, %rd70, %rd802;
ld.shared.u64 %rd805, [%rd804];
ld.shared.u64 %rd806, [%rd804+8];
st.shared.u64 [%rd804], %rd806;
st.shared.u64 [%rd804+8], %rd805;
add.s64 %rd808, %rd71, %rd798;
ld.shared.u8 %rs124, [%rd808];
ld.shared.u8 %rs125, [%rd808+1];
st.shared.u8 [%rd808], %rs125;
st.shared.u8 [%rd808+1], %rs124;

BB17_159:
bar.sync 0;
and.b32 %r828, %r28, 127;
sub.s32 %r162, %r296, %r828;
add.s32 %r830, %r162, 128;
mul.wide.u32 %rd809, %r830, 4;
add.s64 %rd811, %rd68, %rd809;
mul.wide.u32 %rd812, %r162, 4;
add.s64 %rd813, %rd68, %rd812;
ld.shared.u32 %r160, [%rd811];
ld.shared.u32 %r161, [%rd813];
setp.ge.s32	%p129, %r161, %r160;
@%p129 bra BB17_161;

cvt.u64.u32	%rd814, %r162;
add.s64 %rd816, %rd71, %rd814;
ld.shared.u8 %rs126, [%rd816];
mov.u32 %r1440, 1;
setp.ne.s16	%p130, %rs126, 0;
@%p130 bra BB17_162;

BB17_161:
cvt.u64.u32	%rd817, %r830;
add.s64 %rd819, %rd71, %rd817;
ld.shared.u8 %rs127, [%rd819];
setp.eq.s16	%p131, %rs127, 0;
selp.u32	%r1440, 1, 0, %p131;

BB17_162:
bfe.u32 %r842, %r28, 7, 1;
setp.ne.s32	%p132, %r1440, %r842;
@%p132 bra BB17_164;

mul.wide.u32 %rd820, %r162, 8;
add.s64 %rd822, %rd70, %rd820;
mul.wide.u32 %rd823, %r830, 8;
add.s64 %rd824, %rd70, %rd823;
cvt.u64.u32	%rd825, %r162;
st.shared.u32 [%rd813], %r160;
cvt.u64.u32	%rd829, %r830;
st.shared.u32 [%rd811], %r161;
ld.shared.u64 %rd832, [%rd822];
ld.shared.u64 %rd833, [%rd824];
st.shared.u64 [%rd822], %rd833;
st.shared.u64 [%rd824], %rd832;
add.s64 %rd835, %rd71, %rd825;
ld.shared.u8 %rs128, [%rd835];
add.s64 %rd836, %rd71, %rd829;
ld.shared.u8 %rs129, [%rd836];
st.shared.u8 [%rd835], %rs129;
st.shared.u8 [%rd836], %rs128;

BB17_164:
bar.sync 0;
ld.shared.u32 %r165, [%rd623];
ld.shared.u32 %r166, [%rd625];
setp.ge.s32	%p133, %r166, %r165;
@%p133 bra BB17_166;

cvt.u64.u32	%rd842, %r132;
add.s64 %rd844, %rd71, %rd842;
ld.shared.u8 %rs130, [%rd844];
mov.u32 %r1441, 1;
setp.ne.s16	%p134, %rs130, 0;
@%p134 bra BB17_167;

BB17_166:
cvt.u64.u32	%rd845, %r688;
add.s64 %rd847, %rd71, %rd845;
ld.shared.u8 %rs131, [%rd847];
setp.eq.s16	%p135, %rs131, 0;
selp.u32	%r1441, 1, 0, %p135;

BB17_167:
bfe.u32 %r865, %r28, 7, 1;
setp.ne.s32	%p136, %r1441, %r865;
@%p136 bra BB17_169;

cvt.u64.u32	%rd848, %r132;
st.shared.u32 [%rd625], %r165;
cvt.u64.u32	%rd852, %r688;
st.shared.u32 [%rd623], %r166;
mul.wide.u32 %rd855, %r132, 8;
add.s64 %rd857, %rd70, %rd855;
ld.shared.u64 %rd858, [%rd857];
mul.wide.u32 %rd859, %r688, 8;
add.s64 %rd860, %rd70, %rd859;
ld.shared.u64 %rd861, [%rd860];
st.shared.u64 [%rd857], %rd861;
st.shared.u64 [%rd860], %rd858;
add.s64 %rd863, %rd71, %rd848;
ld.shared.u8 %rs132, [%rd863];
add.s64 %rd864, %rd71, %rd852;
ld.shared.u8 %rs133, [%rd864];
st.shared.u8 [%rd863], %rs133;
st.shared.u8 [%rd864], %rs132;

BB17_169:
bar.sync 0;
ld.shared.u32 %r169, [%rd463];
ld.shared.u32 %r170, [%rd465];
setp.ge.s32	%p137, %r170, %r169;
@%p137 bra BB17_171;

cvt.u64.u32	%rd870, %r106;
add.s64 %rd872, %rd71, %rd870;
ld.shared.u8 %rs134, [%rd872];
mov.u32 %r1442, 1;
setp.ne.s16	%p138, %rs134, 0;
@%p138 bra BB17_172;

BB17_171:
cvt.u64.u32	%rd873, %r568;
add.s64 %rd875, %rd71, %rd873;
ld.shared.u8 %rs135, [%rd875];
setp.eq.s16	%p139, %rs135, 0;
selp.u32	%r1442, 1, 0, %p139;

BB17_172:
bfe.u32 %r887, %r28, 7, 1;
setp.ne.s32	%p140, %r1442, %r887;
@%p140 bra BB17_174;

cvt.u64.u32	%rd876, %r106;
st.shared.u32 [%rd465], %r169;
cvt.u64.u32	%rd880, %r568;
st.shared.u32 [%rd463], %r170;
mul.wide.u32 %rd883, %r106, 8;
add.s64 %rd885, %rd70, %rd883;
ld.shared.u64 %rd886, [%rd885];
mul.wide.u32 %rd887, %r568, 8;
add.s64 %rd888, %rd70, %rd887;
ld.shared.u64 %rd889, [%rd888];
st.shared.u64 [%rd885], %rd889;
st.shared.u64 [%rd888], %rd886;
add.s64 %rd891, %rd71, %rd876;
ld.shared.u8 %rs136, [%rd891];
add.s64 %rd892, %rd71, %rd880;
ld.shared.u8 %rs137, [%rd892];
st.shared.u8 [%rd891], %rs137;
st.shared.u8 [%rd892], %rs136;

BB17_174:
bar.sync 0;
ld.shared.u32 %r173, [%rd331];
ld.shared.u32 %r174, [%rd333];
setp.ge.s32	%p141, %r174, %r173;
@%p141 bra BB17_176;

cvt.u64.u32	%rd898, %r84;
add.s64 %rd900, %rd71, %rd898;
ld.shared.u8 %rs138, [%rd900];
mov.u32 %r1443, 1;
setp.ne.s16	%p142, %rs138, 0;
@%p142 bra BB17_177;

BB17_176:
cvt.u64.u32	%rd901, %r470;
add.s64 %rd903, %rd71, %rd901;
ld.shared.u8 %rs139, [%rd903];
setp.eq.s16	%p143, %rs139, 0;
selp.u32	%r1443, 1, 0, %p143;

BB17_177:
bfe.u32 %r909, %r28, 7, 1;
setp.ne.s32	%p144, %r1443, %r909;
@%p144 bra BB17_179;

cvt.u64.u32	%rd904, %r84;
st.shared.u32 [%rd333], %r173;
cvt.u64.u32	%rd908, %r470;
st.shared.u32 [%rd331], %r174;
mul.wide.u32 %rd911, %r84, 8;
add.s64 %rd913, %rd70, %rd911;
ld.shared.u64 %rd914, [%rd913];
mul.wide.u32 %rd915, %r470, 8;
add.s64 %rd916, %rd70, %rd915;
ld.shared.u64 %rd917, [%rd916];
st.shared.u64 [%rd913], %rd917;
st.shared.u64 [%rd916], %rd914;
add.s64 %rd919, %rd71, %rd904;
ld.shared.u8 %rs140, [%rd919];
add.s64 %rd920, %rd71, %rd908;
ld.shared.u8 %rs141, [%rd920];
st.shared.u8 [%rd919], %rs141;
st.shared.u8 [%rd920], %rs140;

BB17_179:
bar.sync 0;
ld.shared.u32 %r177, [%rd227];
ld.shared.u32 %r178, [%rd229];
setp.ge.s32	%p145, %r178, %r177;
@%p145 bra BB17_181;

cvt.u64.u32	%rd926, %r66;
add.s64 %rd928, %rd71, %rd926;
ld.shared.u8 %rs142, [%rd928];
mov.u32 %r1444, 1;
setp.ne.s16	%p146, %rs142, 0;
@%p146 bra BB17_182;

BB17_181:
cvt.u64.u32	%rd929, %r394;
add.s64 %rd931, %rd71, %rd929;
ld.shared.u8 %rs143, [%rd931];
setp.eq.s16	%p147, %rs143, 0;
selp.u32	%r1444, 1, 0, %p147;

BB17_182:
bfe.u32 %r931, %r28, 7, 1;
setp.ne.s32	%p148, %r1444, %r931;
@%p148 bra BB17_184;

cvt.u64.u32	%rd932, %r66;
st.shared.u32 [%rd229], %r177;
cvt.u64.u32	%rd936, %r394;
st.shared.u32 [%rd227], %r178;
mul.wide.u32 %rd939, %r66, 8;
add.s64 %rd941, %rd70, %rd939;
ld.shared.u64 %rd942, [%rd941];
mul.wide.u32 %rd943, %r394, 8;
add.s64 %rd944, %rd70, %rd943;
ld.shared.u64 %rd945, [%rd944];
st.shared.u64 [%rd941], %rd945;
st.shared.u64 [%rd944], %rd942;
add.s64 %rd947, %rd71, %rd932;
ld.shared.u8 %rs144, [%rd947];
add.s64 %rd948, %rd71, %rd936;
ld.shared.u8 %rs145, [%rd948];
st.shared.u8 [%rd947], %rs145;
st.shared.u8 [%rd948], %rs144;

BB17_184:
bar.sync 0;
ld.shared.u32 %r181, [%rd151];
ld.shared.u32 %r182, [%rd153];
setp.ge.s32	%p149, %r182, %r181;
@%p149 bra BB17_186;

cvt.u64.u32	%rd954, %r52;
add.s64 %rd956, %rd71, %rd954;
ld.shared.u8 %rs146, [%rd956];
mov.u32 %r1445, 1;
setp.ne.s16	%p150, %rs146, 0;
@%p150 bra BB17_187;

BB17_186:
cvt.u64.u32	%rd957, %r340;
add.s64 %rd959, %rd71, %rd957;
ld.shared.u8 %rs147, [%rd959];
setp.eq.s16	%p151, %rs147, 0;
selp.u32	%r1445, 1, 0, %p151;

BB17_187:
bfe.u32 %r953, %r28, 7, 1;
setp.ne.s32	%p152, %r1445, %r953;
@%p152 bra BB17_189;

cvt.u64.u32	%rd960, %r52;
st.shared.u32 [%rd153], %r181;
cvt.u64.u32	%rd964, %r340;
st.shared.u32 [%rd151], %r182;
mul.wide.u32 %rd967, %r52, 8;
add.s64 %rd969, %rd70, %rd967;
ld.shared.u64 %rd970, [%rd969];
mul.wide.u32 %rd971, %r340, 8;
add.s64 %rd972, %rd70, %rd971;
ld.shared.u64 %rd973, [%rd972];
st.shared.u64 [%rd969], %rd973;
st.shared.u64 [%rd972], %rd970;
add.s64 %rd975, %rd71, %rd960;
ld.shared.u8 %rs148, [%rd975];
add.s64 %rd976, %rd71, %rd964;
ld.shared.u8 %rs149, [%rd976];
st.shared.u8 [%rd975], %rs149;
st.shared.u8 [%rd976], %rs148;

BB17_189:
bar.sync 0;
ld.shared.u32 %r185, [%rd103];
ld.shared.u32 %r186, [%rd105];
setp.ge.s32	%p153, %r186, %r185;
@%p153 bra BB17_191;

cvt.u64.u32	%rd982, %r42;
add.s64 %rd984, %rd71, %rd982;
ld.shared.u8 %rs150, [%rd984];
mov.u32 %r1446, 1;
setp.ne.s16	%p154, %rs150, 0;
@%p154 bra BB17_192;

BB17_191:
cvt.u64.u32	%rd985, %r308;
add.s64 %rd987, %rd71, %rd985;
ld.shared.u8 %rs151, [%rd987];
setp.eq.s16	%p155, %rs151, 0;
selp.u32	%r1446, 1, 0, %p155;

BB17_192:
bfe.u32 %r975, %r28, 7, 1;
setp.ne.s32	%p156, %r1446, %r975;
@%p156 bra BB17_194;

cvt.u64.u32	%rd988, %r42;
st.shared.u32 [%rd105], %r185;
cvt.u64.u32	%rd992, %r308;
st.shared.u32 [%rd103], %r186;
mul.wide.u32 %rd995, %r42, 8;
add.s64 %rd997, %rd70, %rd995;
ld.shared.u64 %rd998, [%rd997];
mul.wide.u32 %rd999, %r308, 8;
add.s64 %rd1000, %rd70, %rd999;
ld.shared.u64 %rd1001, [%rd1000];
st.shared.u64 [%rd997], %rd1001;
st.shared.u64 [%rd1000], %rd998;
add.s64 %rd1003, %rd71, %rd988;
ld.shared.u8 %rs152, [%rd1003];
add.s64 %rd1004, %rd71, %rd992;
ld.shared.u8 %rs153, [%rd1004];
st.shared.u8 [%rd1003], %rs153;
st.shared.u8 [%rd1004], %rs152;

BB17_194:
bar.sync 0;
ld.shared.u32 %r189, [%rd83+4];
ld.shared.u32 %r190, [%rd83];
setp.ge.s32	%p157, %r190, %r189;
@%p157 bra BB17_196;

cvt.u64.u32	%rd1008, %r296;
add.s64 %rd1010, %rd71, %rd1008;
ld.shared.u8 %rs154, [%rd1010];
mov.u32 %r1447, 1;
setp.ne.s16	%p158, %rs154, 0;
@%p158 bra BB17_197;

BB17_196:
cvt.u64.u32	%rd1011, %r296;
add.s64 %rd1013, %rd71, %rd1011;
ld.shared.u8 %rs155, [%rd1013+1];
setp.eq.s16	%p159, %rs155, 0;
selp.u32	%r1447, 1, 0, %p159;

BB17_197:
bfe.u32 %r989, %r28, 7, 1;
setp.ne.s32	%p160, %r1447, %r989;
@%p160 bra BB17_199;

cvt.u64.u32	%rd1014, %r296;
st.shared.u32 [%rd83], %r189;
st.shared.u32 [%rd83+4], %r190;
mul.wide.u32 %rd1018, %r296, 8;
add.s64 %rd1020, %rd70, %rd1018;
ld.shared.u64 %rd1021, [%rd1020];
ld.shared.u64 %rd1022, [%rd1020+8];
st.shared.u64 [%rd1020], %rd1022;
st.shared.u64 [%rd1020+8], %rd1021;
add.s64 %rd1024, %rd71, %rd1014;
ld.shared.u8 %rs156, [%rd1024];
ld.shared.u8 %rs157, [%rd1024+1];
st.shared.u8 [%rd1024], %rs157;
st.shared.u8 [%rd1024+1], %rs156;

BB17_199:
bar.sync 0;
and.b32 %r992, %r28, 255;
sub.s32 %r196, %r296, %r992;
add.s32 %r994, %r196, 256;
mul.wide.u32 %rd1025, %r994, 4;
add.s64 %rd1027, %rd68, %rd1025;
mul.wide.u32 %rd1028, %r196, 4;
add.s64 %rd1029, %rd68, %rd1028;
ld.shared.u32 %r194, [%rd1027];
ld.shared.u32 %r195, [%rd1029];
setp.ge.s32	%p161, %r195, %r194;
@%p161 bra BB17_201;

cvt.u64.u32	%rd1030, %r196;
add.s64 %rd1032, %rd71, %rd1030;
ld.shared.u8 %rs158, [%rd1032];
mov.u32 %r1448, 1;
setp.ne.s16	%p162, %rs158, 0;
@%p162 bra BB17_202;

BB17_201:
cvt.u64.u32	%rd1033, %r994;
add.s64 %rd1035, %rd71, %rd1033;
ld.shared.u8 %rs159, [%rd1035];
setp.eq.s16	%p163, %rs159, 0;
selp.u32	%r1448, 1, 0, %p163;

BB17_202:
bfe.u32 %r1006, %r28, 8, 1;
setp.ne.s32	%p164, %r1448, %r1006;
@%p164 bra BB17_204;

mul.wide.u32 %rd1036, %r196, 8;
add.s64 %rd1038, %rd70, %rd1036;
mul.wide.u32 %rd1039, %r994, 8;
add.s64 %rd1040, %rd70, %rd1039;
cvt.u64.u32	%rd1041, %r196;
st.shared.u32 [%rd1029], %r194;
cvt.u64.u32	%rd1045, %r994;
st.shared.u32 [%rd1027], %r195;
ld.shared.u64 %rd1048, [%rd1038];
ld.shared.u64 %rd1049, [%rd1040];
st.shared.u64 [%rd1038], %rd1049;
st.shared.u64 [%rd1040], %rd1048;
add.s64 %rd1051, %rd71, %rd1041;
ld.shared.u8 %rs160, [%rd1051];
add.s64 %rd1052, %rd71, %rd1045;
ld.shared.u8 %rs161, [%rd1052];
st.shared.u8 [%rd1051], %rs161;
st.shared.u8 [%rd1052], %rs160;

BB17_204:
bar.sync 0;
ld.shared.u32 %r199, [%rd811];
ld.shared.u32 %r200, [%rd813];
setp.ge.s32	%p165, %r200, %r199;
@%p165 bra BB17_206;

cvt.u64.u32	%rd1058, %r162;
add.s64 %rd1060, %rd71, %rd1058;
ld.shared.u8 %rs162, [%rd1060];
mov.u32 %r1449, 1;
setp.ne.s16	%p166, %rs162, 0;
@%p166 bra BB17_207;

BB17_206:
cvt.u64.u32	%rd1061, %r830;
add.s64 %rd1063, %rd71, %rd1061;
ld.shared.u8 %rs163, [%rd1063];
setp.eq.s16	%p167, %rs163, 0;
selp.u32	%r1449, 1, 0, %p167;

BB17_207:
bfe.u32 %r1029, %r28, 8, 1;
setp.ne.s32	%p168, %r1449, %r1029;
@%p168 bra BB17_209;

cvt.u64.u32	%rd1064, %r162;
st.shared.u32 [%rd813], %r199;
cvt.u64.u32	%rd1068, %r830;
st.shared.u32 [%rd811], %r200;
mul.wide.u32 %rd1071, %r162, 8;
add.s64 %rd1073, %rd70, %rd1071;
ld.shared.u64 %rd1074, [%rd1073];
mul.wide.u32 %rd1075, %r830, 8;
add.s64 %rd1076, %rd70, %rd1075;
ld.shared.u64 %rd1077, [%rd1076];
st.shared.u64 [%rd1073], %rd1077;
st.shared.u64 [%rd1076], %rd1074;
add.s64 %rd1079, %rd71, %rd1064;
ld.shared.u8 %rs164, [%rd1079];
add.s64 %rd1080, %rd71, %rd1068;
ld.shared.u8 %rs165, [%rd1080];
st.shared.u8 [%rd1079], %rs165;
st.shared.u8 [%rd1080], %rs164;

BB17_209:
bar.sync 0;
ld.shared.u32 %r203, [%rd623];
ld.shared.u32 %r204, [%rd625];
setp.ge.s32	%p169, %r204, %r203;
@%p169 bra BB17_211;

cvt.u64.u32	%rd1086, %r132;
add.s64 %rd1088, %rd71, %rd1086;
ld.shared.u8 %rs166, [%rd1088];
mov.u32 %r1450, 1;
setp.ne.s16	%p170, %rs166, 0;
@%p170 bra BB17_212;

BB17_211:
cvt.u64.u32	%rd1089, %r688;
add.s64 %rd1091, %rd71, %rd1089;
ld.shared.u8 %rs167, [%rd1091];
setp.eq.s16	%p171, %rs167, 0;
selp.u32	%r1450, 1, 0, %p171;

BB17_212:
bfe.u32 %r1051, %r28, 8, 1;
setp.ne.s32	%p172, %r1450, %r1051;
@%p172 bra BB17_214;

cvt.u64.u32	%rd1092, %r132;
st.shared.u32 [%rd625], %r203;
cvt.u64.u32	%rd1096, %r688;
st.shared.u32 [%rd623], %r204;
mul.wide.u32 %rd1099, %r132, 8;
add.s64 %rd1101, %rd70, %rd1099;
ld.shared.u64 %rd1102, [%rd1101];
mul.wide.u32 %rd1103, %r688, 8;
add.s64 %rd1104, %rd70, %rd1103;
ld.shared.u64 %rd1105, [%rd1104];
st.shared.u64 [%rd1101], %rd1105;
st.shared.u64 [%rd1104], %rd1102;
add.s64 %rd1107, %rd71, %rd1092;
ld.shared.u8 %rs168, [%rd1107];
add.s64 %rd1108, %rd71, %rd1096;
ld.shared.u8 %rs169, [%rd1108];
st.shared.u8 [%rd1107], %rs169;
st.shared.u8 [%rd1108], %rs168;

BB17_214:
bar.sync 0;
ld.shared.u32 %r207, [%rd463];
ld.shared.u32 %r208, [%rd465];
setp.ge.s32	%p173, %r208, %r207;
@%p173 bra BB17_216;

cvt.u64.u32	%rd1114, %r106;
add.s64 %rd1116, %rd71, %rd1114;
ld.shared.u8 %rs170, [%rd1116];
mov.u32 %r1451, 1;
setp.ne.s16	%p174, %rs170, 0;
@%p174 bra BB17_217;

BB17_216:
cvt.u64.u32	%rd1117, %r568;
add.s64 %rd1119, %rd71, %rd1117;
ld.shared.u8 %rs171, [%rd1119];
setp.eq.s16	%p175, %rs171, 0;
selp.u32	%r1451, 1, 0, %p175;

BB17_217:
bfe.u32 %r1073, %r28, 8, 1;
setp.ne.s32	%p176, %r1451, %r1073;
@%p176 bra BB17_219;

cvt.u64.u32	%rd1120, %r106;
st.shared.u32 [%rd465], %r207;
cvt.u64.u32	%rd1124, %r568;
st.shared.u32 [%rd463], %r208;
mul.wide.u32 %rd1127, %r106, 8;
add.s64 %rd1129, %rd70, %rd1127;
ld.shared.u64 %rd1130, [%rd1129];
mul.wide.u32 %rd1131, %r568, 8;
add.s64 %rd1132, %rd70, %rd1131;
ld.shared.u64 %rd1133, [%rd1132];
st.shared.u64 [%rd1129], %rd1133;
st.shared.u64 [%rd1132], %rd1130;
add.s64 %rd1135, %rd71, %rd1120;
ld.shared.u8 %rs172, [%rd1135];
add.s64 %rd1136, %rd71, %rd1124;
ld.shared.u8 %rs173, [%rd1136];
st.shared.u8 [%rd1135], %rs173;
st.shared.u8 [%rd1136], %rs172;

BB17_219:
bar.sync 0;
ld.shared.u32 %r211, [%rd331];
ld.shared.u32 %r212, [%rd333];
setp.ge.s32	%p177, %r212, %r211;
@%p177 bra BB17_221;

cvt.u64.u32	%rd1142, %r84;
add.s64 %rd1144, %rd71, %rd1142;
ld.shared.u8 %rs174, [%rd1144];
mov.u32 %r1452, 1;
setp.ne.s16	%p178, %rs174, 0;
@%p178 bra BB17_222;

BB17_221:
cvt.u64.u32	%rd1145, %r470;
add.s64 %rd1147, %rd71, %rd1145;
ld.shared.u8 %rs175, [%rd1147];
setp.eq.s16	%p179, %rs175, 0;
selp.u32	%r1452, 1, 0, %p179;

BB17_222:
bfe.u32 %r1095, %r28, 8, 1;
setp.ne.s32	%p180, %r1452, %r1095;
@%p180 bra BB17_224;

cvt.u64.u32	%rd1148, %r84;
st.shared.u32 [%rd333], %r211;
cvt.u64.u32	%rd1152, %r470;
st.shared.u32 [%rd331], %r212;
mul.wide.u32 %rd1155, %r84, 8;
add.s64 %rd1157, %rd70, %rd1155;
ld.shared.u64 %rd1158, [%rd1157];
mul.wide.u32 %rd1159, %r470, 8;
add.s64 %rd1160, %rd70, %rd1159;
ld.shared.u64 %rd1161, [%rd1160];
st.shared.u64 [%rd1157], %rd1161;
st.shared.u64 [%rd1160], %rd1158;
add.s64 %rd1163, %rd71, %rd1148;
ld.shared.u8 %rs176, [%rd1163];
add.s64 %rd1164, %rd71, %rd1152;
ld.shared.u8 %rs177, [%rd1164];
st.shared.u8 [%rd1163], %rs177;
st.shared.u8 [%rd1164], %rs176;

BB17_224:
bar.sync 0;
ld.shared.u32 %r215, [%rd227];
ld.shared.u32 %r216, [%rd229];
setp.ge.s32	%p181, %r216, %r215;
@%p181 bra BB17_226;

cvt.u64.u32	%rd1170, %r66;
add.s64 %rd1172, %rd71, %rd1170;
ld.shared.u8 %rs178, [%rd1172];
mov.u32 %r1453, 1;
setp.ne.s16	%p182, %rs178, 0;
@%p182 bra BB17_227;

BB17_226:
cvt.u64.u32	%rd1173, %r394;
add.s64 %rd1175, %rd71, %rd1173;
ld.shared.u8 %rs179, [%rd1175];
setp.eq.s16	%p183, %rs179, 0;
selp.u32	%r1453, 1, 0, %p183;

BB17_227:
bfe.u32 %r1117, %r28, 8, 1;
setp.ne.s32	%p184, %r1453, %r1117;
@%p184 bra BB17_229;

cvt.u64.u32	%rd1176, %r66;
st.shared.u32 [%rd229], %r215;
cvt.u64.u32	%rd1180, %r394;
st.shared.u32 [%rd227], %r216;
mul.wide.u32 %rd1183, %r66, 8;
add.s64 %rd1185, %rd70, %rd1183;
ld.shared.u64 %rd1186, [%rd1185];
mul.wide.u32 %rd1187, %r394, 8;
add.s64 %rd1188, %rd70, %rd1187;
ld.shared.u64 %rd1189, [%rd1188];
st.shared.u64 [%rd1185], %rd1189;
st.shared.u64 [%rd1188], %rd1186;
add.s64 %rd1191, %rd71, %rd1176;
ld.shared.u8 %rs180, [%rd1191];
add.s64 %rd1192, %rd71, %rd1180;
ld.shared.u8 %rs181, [%rd1192];
st.shared.u8 [%rd1191], %rs181;
st.shared.u8 [%rd1192], %rs180;

BB17_229:
bar.sync 0;
ld.shared.u32 %r219, [%rd151];
ld.shared.u32 %r220, [%rd153];
setp.ge.s32	%p185, %r220, %r219;
@%p185 bra BB17_231;

cvt.u64.u32	%rd1198, %r52;
add.s64 %rd1200, %rd71, %rd1198;
ld.shared.u8 %rs182, [%rd1200];
mov.u32 %r1454, 1;
setp.ne.s16	%p186, %rs182, 0;
@%p186 bra BB17_232;

BB17_231:
cvt.u64.u32	%rd1201, %r340;
add.s64 %rd1203, %rd71, %rd1201;
ld.shared.u8 %rs183, [%rd1203];
setp.eq.s16	%p187, %rs183, 0;
selp.u32	%r1454, 1, 0, %p187;

BB17_232:
bfe.u32 %r1139, %r28, 8, 1;
setp.ne.s32	%p188, %r1454, %r1139;
@%p188 bra BB17_234;

cvt.u64.u32	%rd1204, %r52;
st.shared.u32 [%rd153], %r219;
cvt.u64.u32	%rd1208, %r340;
st.shared.u32 [%rd151], %r220;
mul.wide.u32 %rd1211, %r52, 8;
add.s64 %rd1213, %rd70, %rd1211;
ld.shared.u64 %rd1214, [%rd1213];
mul.wide.u32 %rd1215, %r340, 8;
add.s64 %rd1216, %rd70, %rd1215;
ld.shared.u64 %rd1217, [%rd1216];
st.shared.u64 [%rd1213], %rd1217;
st.shared.u64 [%rd1216], %rd1214;
add.s64 %rd1219, %rd71, %rd1204;
ld.shared.u8 %rs184, [%rd1219];
add.s64 %rd1220, %rd71, %rd1208;
ld.shared.u8 %rs185, [%rd1220];
st.shared.u8 [%rd1219], %rs185;
st.shared.u8 [%rd1220], %rs184;

BB17_234:
bar.sync 0;
ld.shared.u32 %r223, [%rd103];
ld.shared.u32 %r224, [%rd105];
setp.ge.s32	%p189, %r224, %r223;
@%p189 bra BB17_236;

cvt.u64.u32	%rd1226, %r42;
add.s64 %rd1228, %rd71, %rd1226;
ld.shared.u8 %rs186, [%rd1228];
mov.u32 %r1455, 1;
setp.ne.s16	%p190, %rs186, 0;
@%p190 bra BB17_237;

BB17_236:
cvt.u64.u32	%rd1229, %r308;
add.s64 %rd1231, %rd71, %rd1229;
ld.shared.u8 %rs187, [%rd1231];
setp.eq.s16	%p191, %rs187, 0;
selp.u32	%r1455, 1, 0, %p191;

BB17_237:
bfe.u32 %r1161, %r28, 8, 1;
setp.ne.s32	%p192, %r1455, %r1161;
@%p192 bra BB17_239;

cvt.u64.u32	%rd1232, %r42;
st.shared.u32 [%rd105], %r223;
cvt.u64.u32	%rd1236, %r308;
st.shared.u32 [%rd103], %r224;
mul.wide.u32 %rd1239, %r42, 8;
add.s64 %rd1241, %rd70, %rd1239;
ld.shared.u64 %rd1242, [%rd1241];
mul.wide.u32 %rd1243, %r308, 8;
add.s64 %rd1244, %rd70, %rd1243;
ld.shared.u64 %rd1245, [%rd1244];
st.shared.u64 [%rd1241], %rd1245;
st.shared.u64 [%rd1244], %rd1242;
add.s64 %rd1247, %rd71, %rd1232;
ld.shared.u8 %rs188, [%rd1247];
add.s64 %rd1248, %rd71, %rd1236;
ld.shared.u8 %rs189, [%rd1248];
st.shared.u8 [%rd1247], %rs189;
st.shared.u8 [%rd1248], %rs188;

BB17_239:
bar.sync 0;
ld.shared.u32 %r227, [%rd83+4];
ld.shared.u32 %r228, [%rd83];
setp.ge.s32	%p193, %r228, %r227;
@%p193 bra BB17_241;

cvt.u64.u32	%rd1252, %r296;
add.s64 %rd1254, %rd71, %rd1252;
ld.shared.u8 %rs190, [%rd1254];
mov.u32 %r1456, 1;
setp.ne.s16	%p194, %rs190, 0;
@%p194 bra BB17_242;

BB17_241:
cvt.u64.u32	%rd1255, %r296;
add.s64 %rd1257, %rd71, %rd1255;
ld.shared.u8 %rs191, [%rd1257+1];
setp.eq.s16	%p195, %rs191, 0;
selp.u32	%r1456, 1, 0, %p195;

BB17_242:
bfe.u32 %r1175, %r28, 8, 1;
setp.ne.s32	%p196, %r1456, %r1175;
@%p196 bra BB17_244;

cvt.u64.u32	%rd1258, %r296;
st.shared.u32 [%rd83], %r227;
st.shared.u32 [%rd83+4], %r228;
mul.wide.u32 %rd1262, %r296, 8;
add.s64 %rd1264, %rd70, %rd1262;
ld.shared.u64 %rd1265, [%rd1264];
ld.shared.u64 %rd1266, [%rd1264+8];
st.shared.u64 [%rd1264], %rd1266;
st.shared.u64 [%rd1264+8], %rd1265;
add.s64 %rd1268, %rd71, %rd1258;
ld.shared.u8 %rs192, [%rd1268];
ld.shared.u8 %rs193, [%rd1268+1];
st.shared.u8 [%rd1268], %rs193;
st.shared.u8 [%rd1268+1], %rs192;

BB17_244:
mov.u32 %r1457, 512;

BB17_245:
bar.sync 0;
add.s32 %r1180, %r1457, -1;
and.b32 %r1181, %r1180, %r28;
sub.s32 %r1183, %r296, %r1181;
add.s32 %r1184, %r1183, %r1457;
cvt.u64.u32	%rd21, %r1184;
mul.wide.u32 %rd1269, %r1184, 4;
add.s64 %rd22, %rd68, %rd1269;
add.s64 %rd23, %rd71, %rd21;
cvt.u64.u32	%rd24, %r1183;
mul.wide.u32 %rd1272, %r1183, 4;
add.s64 %rd25, %rd68, %rd1272;
ld.shared.u32 %r232, [%rd22];
ld.shared.u32 %r233, [%rd25];
add.s64 %rd26, %rd71, %rd24;
setp.ge.s32	%p197, %r233, %r232;
@%p197 bra BB17_247;

ld.shared.u8 %rs194, [%rd26];
mov.u32 %r1458, 1;
setp.ne.s16	%p198, %rs194, 0;
@%p198 bra BB17_248;

BB17_247:
ld.shared.u8 %rs195, [%rd23];
setp.eq.s16	%p199, %rs195, 0;
selp.u32	%r1458, 1, 0, %p199;

BB17_248:
bfe.u32 %r1187, %r28, 9, 1;
setp.ne.s32	%p200, %r1458, %r1187;
@%p200 bra BB17_250;

shl.b64 %rd1273, %rd21, 3;
add.s64 %rd1275, %rd70, %rd1273;
st.shared.u32 [%rd25], %r232;
st.shared.u32 [%rd22], %r233;
shl.b64 %rd1276, %rd24, 3;
add.s64 %rd1277, %rd70, %rd1276;
ld.shared.u64 %rd1278, [%rd1277];
ld.shared.u64 %rd1279, [%rd1275];
st.shared.u64 [%rd1277], %rd1279;
st.shared.u64 [%rd1275], %rd1278;
ld.shared.u8 %rs196, [%rd26];
ld.shared.u8 %rs197, [%rd23];
st.shared.u8 [%rd26], %rs197;
st.shared.u8 [%rd23], %rs196;

BB17_250:
shr.u32 %r236, %r1457, 1;
bar.sync 0;
add.s32 %r1188, %r236, -1;
and.b32 %r1190, %r1188, %r28;
sub.s32 %r1192, %r296, %r1190;
add.s32 %r1193, %r1192, %r236;
cvt.u64.u32	%rd27, %r1193;
mul.wide.u32 %rd1280, %r1193, 4;
add.s64 %rd28, %rd68, %rd1280;
add.s64 %rd29, %rd71, %rd27;
cvt.u64.u32	%rd30, %r1192;
mul.wide.u32 %rd1283, %r1192, 4;
add.s64 %rd31, %rd68, %rd1283;
ld.shared.u32 %r237, [%rd28];
ld.shared.u32 %r238, [%rd31];
add.s64 %rd32, %rd71, %rd30;
setp.ge.s32	%p201, %r238, %r237;
@%p201 bra BB17_252;

ld.shared.u8 %rs198, [%rd32];
mov.u32 %r1459, 1;
setp.ne.s16	%p202, %rs198, 0;
@%p202 bra BB17_253;

BB17_252:
ld.shared.u8 %rs199, [%rd29];
setp.eq.s16	%p203, %rs199, 0;
selp.u32	%r1459, 1, 0, %p203;

BB17_253:
bfe.u32 %r1196, %r28, 9, 1;
setp.ne.s32	%p204, %r1459, %r1196;
@%p204 bra BB17_255;

shl.b64 %rd1284, %rd27, 3;
add.s64 %rd1286, %rd70, %rd1284;
st.shared.u32 [%rd31], %r237;
st.shared.u32 [%rd28], %r238;
shl.b64 %rd1287, %rd30, 3;
add.s64 %rd1288, %rd70, %rd1287;
ld.shared.u64 %rd1289, [%rd1288];
ld.shared.u64 %rd1290, [%rd1286];
st.shared.u64 [%rd1288], %rd1290;
st.shared.u64 [%rd1286], %rd1289;
ld.shared.u8 %rs200, [%rd32];
ld.shared.u8 %rs201, [%rd29];
st.shared.u8 [%rd32], %rs201;
st.shared.u8 [%rd29], %rs200;

BB17_255:
shr.u32 %r1457, %r1457, 2;
setp.ne.s32	%p205, %r1457, 0;
@%p205 bra BB17_245;

bar.sync 0;
and.b32 %r1197, %r28, 1023;
sub.s32 %r1198, %r296, %r1197;
add.s32 %r1199, %r1198, 1024;
cvt.u64.u32	%rd33, %r1199;
mul.wide.u32 %rd1291, %r1199, 4;
add.s64 %rd34, %rd68, %rd1291;
cvt.u64.u32	%rd35, %r1198;
mul.wide.u32 %rd1293, %r1198, 4;
add.s64 %rd36, %rd68, %rd1293;
ld.shared.u32 %r244, [%rd34];
ld.shared.u32 %r245, [%rd36];
add.s64 %rd37, %rd71, %rd35;
setp.ge.s32	%p206, %r245, %r244;
@%p206 bra BB17_258;

ld.shared.u8 %rs202, [%rd37];
setp.ne.s16	%p207, %rs202, 0;
@%p207 bra BB17_260;

BB17_258:
add.s64 %rd38, %rd71, %rd33;
ld.shared.u8 %rs1, [%rd38];
setp.eq.s16	%p208, %rs1, 0;
@%p208 bra BB17_260;

shl.b64 %rd1296, %rd33, 3;
add.s64 %rd1298, %rd70, %rd1296;
st.shared.u32 [%rd36], %r244;
st.shared.u32 [%rd34], %r245;
shl.b64 %rd1299, %rd35, 3;
add.s64 %rd1300, %rd70, %rd1299;
ld.shared.u64 %rd1301, [%rd1300];
ld.shared.u64 %rd1302, [%rd1298];
st.shared.u64 [%rd1300], %rd1302;
st.shared.u64 [%rd1298], %rd1301;
ld.shared.u8 %rs203, [%rd37];
st.shared.u8 [%rd37], %rs1;
st.shared.u8 [%rd38], %rs203;

BB17_260:
bar.sync 0;
shl.b32 %r1388, %r28, 1;
mov.u64 %rd1589, _Z20bitonicSortKVInPlaceIilLin1ELin1E6LTCompIiEjLi2048EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3_$__cuda_local_var_181271_29_non_const_sharedKeys;
and.b32 %r1201, %r28, 511;
sub.s32 %r1203, %r1388, %r1201;
add.s32 %r1204, %r1203, 512;
cvt.u64.u32	%rd39, %r1204;
mul.wide.u32 %rd1303, %r1204, 4;
add.s64 %rd40, %rd1589, %rd1303;
cvt.u64.u32	%rd41, %r1203;
mul.wide.u32 %rd1305, %r1203, 4;
add.s64 %rd42, %rd1589, %rd1305;
ld.shared.u32 %r246, [%rd40];
ld.shared.u32 %r247, [%rd42];
add.s64 %rd43, %rd71, %rd41;
setp.ge.s32	%p209, %r247, %r246;
@%p209 bra BB17_262;

ld.shared.u8 %rs204, [%rd43];
setp.ne.s16	%p210, %rs204, 0;
@%p210 bra BB17_264;

BB17_262:
add.s64 %rd44, %rd71, %rd39;
ld.shared.u8 %rs2, [%rd44];
setp.eq.s16	%p211, %rs2, 0;
@%p211 bra BB17_264;

shl.b64 %rd1308, %rd39, 3;
add.s64 %rd1310, %rd70, %rd1308;
st.shared.u32 [%rd42], %r246;
st.shared.u32 [%rd40], %r247;
shl.b64 %rd1311, %rd41, 3;
add.s64 %rd1312, %rd70, %rd1311;
ld.shared.u64 %rd1313, [%rd1312];
ld.shared.u64 %rd1314, [%rd1310];
st.shared.u64 [%rd1312], %rd1314;
st.shared.u64 [%rd1310], %rd1313;
ld.shared.u8 %rs205, [%rd43];
st.shared.u8 [%rd43], %rs2;
st.shared.u8 [%rd44], %rs205;

BB17_264:
bar.sync 0;
ld.shared.u32 %r248, [%rd1027];
ld.shared.u32 %r249, [%rd1029];
setp.ge.s32	%p212, %r249, %r248;
@%p212 bra BB17_266;

cvt.u64.u32	%rd1320, %r196;
add.s64 %rd1322, %rd71, %rd1320;
ld.shared.u8 %rs206, [%rd1322];
setp.ne.s16	%p213, %rs206, 0;
@%p213 bra BB17_268;

BB17_266:
cvt.u64.u32	%rd1323, %r994;
add.s64 %rd1325, %rd71, %rd1323;
ld.shared.u8 %rs3, [%rd1325];
setp.eq.s16	%p214, %rs3, 0;
@%p214 bra BB17_268;

cvt.u64.u32	%rd1326, %r196;
st.shared.u32 [%rd1029], %r248;
st.shared.u32 [%rd1027], %r249;
mul.wide.u32 %rd1333, %r196, 8;
add.s64 %rd1335, %rd70, %rd1333;
ld.shared.u64 %rd1336, [%rd1335];
mul.wide.u32 %rd1337, %r994, 8;
add.s64 %rd1338, %rd70, %rd1337;
ld.shared.u64 %rd1339, [%rd1338];
st.shared.u64 [%rd1335], %rd1339;
st.shared.u64 [%rd1338], %rd1336;
add.s64 %rd1341, %rd71, %rd1326;
ld.shared.u8 %rs207, [%rd1341];
st.shared.u8 [%rd1341], %rs3;
st.shared.u8 [%rd1325], %rs207;

BB17_268:
bar.sync 0;
ld.shared.u32 %r250, [%rd811];
ld.shared.u32 %r251, [%rd813];
setp.ge.s32	%p215, %r251, %r250;
@%p215 bra BB17_270;

cvt.u64.u32	%rd1348, %r162;
add.s64 %rd1350, %rd71, %rd1348;
ld.shared.u8 %rs208, [%rd1350];
setp.ne.s16	%p216, %rs208, 0;
@%p216 bra BB17_272;

BB17_270:
cvt.u64.u32	%rd1351, %r830;
add.s64 %rd1353, %rd71, %rd1351;
ld.shared.u8 %rs4, [%rd1353];
setp.eq.s16	%p217, %rs4, 0;
@%p217 bra BB17_272;

cvt.u64.u32	%rd1354, %r162;
st.shared.u32 [%rd813], %r250;
st.shared.u32 [%rd811], %r251;
mul.wide.u32 %rd1361, %r162, 8;
add.s64 %rd1363, %rd70, %rd1361;
ld.shared.u64 %rd1364, [%rd1363];
mul.wide.u32 %rd1365, %r830, 8;
add.s64 %rd1366, %rd70, %rd1365;
ld.shared.u64 %rd1367, [%rd1366];
st.shared.u64 [%rd1363], %rd1367;
st.shared.u64 [%rd1366], %rd1364;
add.s64 %rd1369, %rd71, %rd1354;
ld.shared.u8 %rs209, [%rd1369];
st.shared.u8 [%rd1369], %rs4;
st.shared.u8 [%rd1353], %rs209;

BB17_272:
bar.sync 0;
ld.shared.u32 %r252, [%rd623];
ld.shared.u32 %r253, [%rd625];
setp.ge.s32	%p218, %r253, %r252;
@%p218 bra BB17_274;

cvt.u64.u32	%rd1376, %r132;
add.s64 %rd1378, %rd71, %rd1376;
ld.shared.u8 %rs210, [%rd1378];
setp.ne.s16	%p219, %rs210, 0;
@%p219 bra BB17_276;

BB17_274:
cvt.u64.u32	%rd1379, %r688;
add.s64 %rd1381, %rd71, %rd1379;
ld.shared.u8 %rs5, [%rd1381];
setp.eq.s16	%p220, %rs5, 0;
@%p220 bra BB17_276;

cvt.u64.u32	%rd1382, %r132;
st.shared.u32 [%rd625], %r252;
st.shared.u32 [%rd623], %r253;
mul.wide.u32 %rd1389, %r132, 8;
add.s64 %rd1391, %rd70, %rd1389;
ld.shared.u64 %rd1392, [%rd1391];
mul.wide.u32 %rd1393, %r688, 8;
add.s64 %rd1394, %rd70, %rd1393;
ld.shared.u64 %rd1395, [%rd1394];
st.shared.u64 [%rd1391], %rd1395;
st.shared.u64 [%rd1394], %rd1392;
add.s64 %rd1397, %rd71, %rd1382;
ld.shared.u8 %rs211, [%rd1397];
st.shared.u8 [%rd1397], %rs5;
st.shared.u8 [%rd1381], %rs211;

BB17_276:
bar.sync 0;
ld.shared.u32 %r254, [%rd463];
ld.shared.u32 %r255, [%rd465];
setp.ge.s32	%p221, %r255, %r254;
@%p221 bra BB17_278;

cvt.u64.u32	%rd1404, %r106;
add.s64 %rd1406, %rd71, %rd1404;
ld.shared.u8 %rs212, [%rd1406];
setp.ne.s16	%p222, %rs212, 0;
@%p222 bra BB17_280;

BB17_278:
cvt.u64.u32	%rd1407, %r568;
add.s64 %rd1409, %rd71, %rd1407;
ld.shared.u8 %rs6, [%rd1409];
setp.eq.s16	%p223, %rs6, 0;
@%p223 bra BB17_280;

cvt.u64.u32	%rd1410, %r106;
st.shared.u32 [%rd465], %r254;
st.shared.u32 [%rd463], %r255;
mul.wide.u32 %rd1417, %r106, 8;
add.s64 %rd1419, %rd70, %rd1417;
ld.shared.u64 %rd1420, [%rd1419];
mul.wide.u32 %rd1421, %r568, 8;
add.s64 %rd1422, %rd70, %rd1421;
ld.shared.u64 %rd1423, [%rd1422];
st.shared.u64 [%rd1419], %rd1423;
st.shared.u64 [%rd1422], %rd1420;
add.s64 %rd1425, %rd71, %rd1410;
ld.shared.u8 %rs213, [%rd1425];
st.shared.u8 [%rd1425], %rs6;
st.shared.u8 [%rd1409], %rs213;

BB17_280:
bar.sync 0;
ld.shared.u32 %r256, [%rd331];
ld.shared.u32 %r257, [%rd333];
setp.ge.s32	%p224, %r257, %r256;
@%p224 bra BB17_282;

cvt.u64.u32	%rd1432, %r84;
add.s64 %rd1434, %rd71, %rd1432;
ld.shared.u8 %rs214, [%rd1434];
setp.ne.s16	%p225, %rs214, 0;
@%p225 bra BB17_284;

BB17_282:
cvt.u64.u32	%rd1435, %r470;
add.s64 %rd1437, %rd71, %rd1435;
ld.shared.u8 %rs7, [%rd1437];
setp.eq.s16	%p226, %rs7, 0;
@%p226 bra BB17_284;

cvt.u64.u32	%rd1438, %r84;
st.shared.u32 [%rd333], %r256;
st.shared.u32 [%rd331], %r257;
mul.wide.u32 %rd1445, %r84, 8;
add.s64 %rd1447, %rd70, %rd1445;
ld.shared.u64 %rd1448, [%rd1447];
mul.wide.u32 %rd1449, %r470, 8;
add.s64 %rd1450, %rd70, %rd1449;
ld.shared.u64 %rd1451, [%rd1450];
st.shared.u64 [%rd1447], %rd1451;
st.shared.u64 [%rd1450], %rd1448;
add.s64 %rd1453, %rd71, %rd1438;
ld.shared.u8 %rs215, [%rd1453];
st.shared.u8 [%rd1453], %rs7;
st.shared.u8 [%rd1437], %rs215;

BB17_284:
bar.sync 0;
ld.shared.u32 %r258, [%rd227];
ld.shared.u32 %r259, [%rd229];
setp.ge.s32	%p227, %r259, %r258;
@%p227 bra BB17_286;

cvt.u64.u32	%rd1460, %r66;
add.s64 %rd1462, %rd71, %rd1460;
ld.shared.u8 %rs216, [%rd1462];
setp.ne.s16	%p228, %rs216, 0;
@%p228 bra BB17_288;

BB17_286:
cvt.u64.u32	%rd1463, %r394;
add.s64 %rd1465, %rd71, %rd1463;
ld.shared.u8 %rs8, [%rd1465];
setp.eq.s16	%p229, %rs8, 0;
@%p229 bra BB17_288;

cvt.u64.u32	%rd1466, %r66;
st.shared.u32 [%rd229], %r258;
st.shared.u32 [%rd227], %r259;
mul.wide.u32 %rd1473, %r66, 8;
add.s64 %rd1475, %rd70, %rd1473;
ld.shared.u64 %rd1476, [%rd1475];
mul.wide.u32 %rd1477, %r394, 8;
add.s64 %rd1478, %rd70, %rd1477;
ld.shared.u64 %rd1479, [%rd1478];
st.shared.u64 [%rd1475], %rd1479;
st.shared.u64 [%rd1478], %rd1476;
add.s64 %rd1481, %rd71, %rd1466;
ld.shared.u8 %rs217, [%rd1481];
st.shared.u8 [%rd1481], %rs8;
st.shared.u8 [%rd1465], %rs217;

BB17_288:
bar.sync 0;
ld.shared.u32 %r260, [%rd151];
ld.shared.u32 %r261, [%rd153];
setp.ge.s32	%p230, %r261, %r260;
@%p230 bra BB17_290;

cvt.u64.u32	%rd1488, %r52;
add.s64 %rd1490, %rd71, %rd1488;
ld.shared.u8 %rs218, [%rd1490];
setp.ne.s16	%p231, %rs218, 0;
@%p231 bra BB17_292;

BB17_290:
cvt.u64.u32	%rd1491, %r340;
add.s64 %rd1493, %rd71, %rd1491;
ld.shared.u8 %rs9, [%rd1493];
setp.eq.s16	%p232, %rs9, 0;
@%p232 bra BB17_292;

cvt.u64.u32	%rd1494, %r52;
st.shared.u32 [%rd153], %r260;
st.shared.u32 [%rd151], %r261;
mul.wide.u32 %rd1501, %r52, 8;
add.s64 %rd1503, %rd70, %rd1501;
ld.shared.u64 %rd1504, [%rd1503];
mul.wide.u32 %rd1505, %r340, 8;
add.s64 %rd1506, %rd70, %rd1505;
ld.shared.u64 %rd1507, [%rd1506];
st.shared.u64 [%rd1503], %rd1507;
st.shared.u64 [%rd1506], %rd1504;
add.s64 %rd1509, %rd71, %rd1494;
ld.shared.u8 %rs219, [%rd1509];
st.shared.u8 [%rd1509], %rs9;
st.shared.u8 [%rd1493], %rs219;

BB17_292:
bar.sync 0;
ld.shared.u32 %r262, [%rd103];
ld.shared.u32 %r263, [%rd105];
setp.ge.s32	%p233, %r263, %r262;
@%p233 bra BB17_294;

cvt.u64.u32	%rd1516, %r42;
add.s64 %rd1518, %rd71, %rd1516;
ld.shared.u8 %rs220, [%rd1518];
setp.ne.s16	%p234, %rs220, 0;
@%p234 bra BB17_296;

BB17_294:
cvt.u64.u32	%rd1519, %r308;
add.s64 %rd1521, %rd71, %rd1519;
ld.shared.u8 %rs10, [%rd1521];
setp.eq.s16	%p235, %rs10, 0;
@%p235 bra BB17_296;

cvt.u64.u32	%rd1522, %r42;
st.shared.u32 [%rd105], %r262;
st.shared.u32 [%rd103], %r263;
mul.wide.u32 %rd1529, %r42, 8;
add.s64 %rd1531, %rd70, %rd1529;
ld.shared.u64 %rd1532, [%rd1531];
mul.wide.u32 %rd1533, %r308, 8;
add.s64 %rd1534, %rd70, %rd1533;
ld.shared.u64 %rd1535, [%rd1534];
st.shared.u64 [%rd1531], %rd1535;
st.shared.u64 [%rd1534], %rd1532;
add.s64 %rd1537, %rd71, %rd1522;
ld.shared.u8 %rs221, [%rd1537];
st.shared.u8 [%rd1537], %rs10;
st.shared.u8 [%rd1521], %rs221;

BB17_296:
bar.sync 0;
ld.shared.u32 %r264, [%rd83+4];
ld.shared.u32 %r265, [%rd83];
setp.ge.s32	%p236, %r265, %r264;
@%p236 bra BB17_298;

shl.b32 %r1387, %r28, 1;
cvt.u64.u32	%rd1542, %r1387;
add.s64 %rd1544, %rd71, %rd1542;
ld.shared.u8 %rs222, [%rd1544];
setp.ne.s16	%p237, %rs222, 0;
@%p237 bra BB17_300;

BB17_298:
shl.b32 %r1385, %r28, 1;
cvt.u64.u32	%rd1545, %r1385;
add.s64 %rd1547, %rd71, %rd1545;
ld.shared.u8 %rs11, [%rd1547+1];
setp.eq.s16	%p238, %rs11, 0;
@%p238 bra BB17_300;

shl.b32 %r1386, %r28, 1;
st.shared.u32 [%rd83], %r264;
st.shared.u32 [%rd83+4], %r265;
mul.wide.u32 %rd1552, %r1386, 8;
add.s64 %rd1554, %rd70, %rd1552;
ld.shared.u64 %rd1555, [%rd1554];
ld.shared.u64 %rd1556, [%rd1554+8];
st.shared.u64 [%rd1554], %rd1556;
st.shared.u64 [%rd1554+8], %rd1555;
ld.shared.u8 %rs223, [%rd1547];
st.shared.u8 [%rd1547], %rs11;
st.shared.u8 [%rd1547+1], %rs223;

BB17_300:
ld.param.u32 %r1377, [_Z20bitonicSortKVInPlaceIilLin1ELin1E6LTCompIiEjLi2048EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_2];
setp.lt.u32	%p240, %r28, %r1377;
bar.sync 0;
@!%p240 bra BB17_302;
bra.uni BB17_301;

BB17_301:
ld.param.u32 %r1384, [_Z20bitonicSortKVInPlaceIilLin1ELin1E6LTCompIiEjLi2048EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_5];
ld.param.u32 %r1383, [_Z20bitonicSortKVInPlaceIilLin1ELin1E6LTCompIiEjLi2048EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_3];
ld.shared.u32 %r1367, [%rd16];
ld.local.u64 %rd1562, [%rd2];
cvta.to.global.u64 %rd1563, %rd1562;
mad.lo.s32 %r1368, %r28, %r1383, %r16;
mul.wide.u32 %rd1564, %r1368, 4;
add.s64 %rd1565, %rd1563, %rd1564;
st.global.u32 [%rd1565], %r1367;
ld.shared.u64 %rd1569, [%rd17];
ld.local.u64 %rd1570, [%rd3];
cvta.to.global.u64 %rd1571, %rd1570;
mad.lo.s32 %r1369, %r28, %r1384, %r27;
mul.wide.u32 %rd1572, %r1369, 8;
add.s64 %rd1573, %rd1571, %rd1572;
st.global.u64 [%rd1573], %rd1569;

BB17_302:
ld.param.u32 %r1379, [_Z20bitonicSortKVInPlaceIilLin1ELin1E6LTCompIiEjLi2048EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_2];
add.s32 %r1378, %r28, 1024;
setp.ge.u32	%p241, %r1378, %r1379;
@%p241 bra BB17_304;

add.s32 %r1382, %r28, 1024;
ld.param.u32 %r1381, [_Z20bitonicSortKVInPlaceIilLin1ELin1E6LTCompIiEjLi2048EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_5];
ld.param.u32 %r1380, [_Z20bitonicSortKVInPlaceIilLin1ELin1E6LTCompIiEjLi2048EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_3];
ld.shared.u32 %r1373, [%rd16+4096];
ld.local.u64 %rd1577, [%rd2];
cvta.to.global.u64 %rd1578, %rd1577;
mad.lo.s32 %r1375, %r1382, %r1380, %r16;
mul.wide.u32 %rd1579, %r1375, 4;
add.s64 %rd1580, %rd1578, %rd1579;
st.global.u32 [%rd1580], %r1373;
ld.shared.u64 %rd1584, [%rd17+8192];
ld.local.u64 %rd1585, [%rd3];
cvta.to.global.u64 %rd1586, %rd1585;
mad.lo.s32 %r1376, %r1382, %r1381, %r27;
mul.wide.u32 %rd1587, %r1376, 8;
add.s64 %rd1588, %rd1586, %rd1587;
st.global.u64 [%rd1588], %rd1584;

BB17_304:
ret;
}


.visible .entry _Z20bitonicSortKVInPlaceIilLin1ELin1E6GTCompIiEjLi1024EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3_(
.param .align 8 .b8 _Z20bitonicSortKVInPlaceIilLin1ELin1E6GTCompIiEjLi1024EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_0[216],
.param .u32 _Z20bitonicSortKVInPlaceIilLin1ELin1E6GTCompIiEjLi1024EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_1,
.param .u32 _Z20bitonicSortKVInPlaceIilLin1ELin1E6GTCompIiEjLi1024EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_2,
.param .u32 _Z20bitonicSortKVInPlaceIilLin1ELin1E6GTCompIiEjLi1024EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_3,
.param .align 8 .b8 _Z20bitonicSortKVInPlaceIilLin1ELin1E6GTCompIiEjLi1024EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_4[216],
.param .u32 _Z20bitonicSortKVInPlaceIilLin1ELin1E6GTCompIiEjLi1024EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_5,
.param .align 1 .b8 _Z20bitonicSortKVInPlaceIilLin1ELin1E6GTCompIiEjLi1024EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_6[1]
)
.maxntid 1024, 1, 1
{
.local .align 8 .b8 __local_depot18[432];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<230>;
.reg .b16 %rs<213>;
.reg .b32 %r<1482>;
.reg .b64 %rd<1570>;

	.shared .align 4 .b8 _Z20bitonicSortKVInPlaceIilLin1ELin1E6GTCompIiEjLi1024EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3_$__cuda_local_var_181271_29_non_const_sharedKeys[4096];

	.shared .align 8 .b8 _Z20bitonicSortKVInPlaceIilLin1ELin1E6GTCompIiEjLi1024EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3_$__cuda_local_var_181272_29_non_const_sharedValues[8192];

	.shared .align 1 .b8 _Z20bitonicSortKVInPlaceIilLin1ELin1E6GTCompIiEjLi1024EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3_$__cuda_local_var_181273_32_non_const_sharedValid[1024];

mov.u64 %rd1569, __local_depot18;
cvta.local.u64 %SP, %rd1569;
ld.param.u32 %r254, [_Z20bitonicSortKVInPlaceIilLin1ELin1E6GTCompIiEjLi1024EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_1];
ld.param.u32 %r255, [_Z20bitonicSortKVInPlaceIilLin1ELin1E6GTCompIiEjLi1024EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_2];
ld.param.u32 %r256, [_Z20bitonicSortKVInPlaceIilLin1ELin1E6GTCompIiEjLi1024EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_3];
ld.param.u32 %r257, [_Z20bitonicSortKVInPlaceIilLin1ELin1E6GTCompIiEjLi1024EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_5];
mov.u64 %rd4, _Z20bitonicSortKVInPlaceIilLin1ELin1E6GTCompIiEjLi1024EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_0;
mov.u64 %rd1, _Z20bitonicSortKVInPlaceIilLin1ELin1E6GTCompIiEjLi1024EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_4;
add.u64 %rd21, %SP, 0;
cvta.to.local.u64 %rd2, %rd21;
add.u64 %rd22, %SP, 216;
cvta.to.local.u64 %rd3, %rd22;
mov.u32 %r1414, 0;
mov.pred %p4, 0;
@%p4 bra BB18_2;

BB18_1:
mul.wide.s32 %rd23, %r1414, 8;
add.s64 %rd24, %rd4, %rd23;
ld.param.u64 %rd25, [%rd24];
add.s64 %rd26, %rd2, %rd23;
st.local.u64 [%rd26], %rd25;
add.s32 %r1414, %r1414, 1;
setp.lt.u32	%p5, %r1414, 27;
@%p5 bra BB18_1;

BB18_2:
mov.u32 %r1415, 0;
@%p4 bra BB18_4;

BB18_3:
mul.wide.s32 %rd27, %r1415, 8;
add.s64 %rd28, %rd1, %rd27;
ld.param.u64 %rd29, [%rd28];
add.s64 %rd30, %rd3, %rd27;
st.local.u64 [%rd30], %rd29;
add.s32 %r1415, %r1415, 1;
setp.lt.u32	%p7, %r1415, 27;
@%p7 bra BB18_3;

BB18_4:
mov.u32 %r260, %nctaid.y;
mov.u32 %r261, %ctaid.z;
mov.u32 %r262, %ctaid.y;
mad.lo.s32 %r263, %r260, %r261, %r262;
mov.u32 %r264, %nctaid.x;
mov.u32 %r265, %ctaid.x;
mad.lo.s32 %r5, %r263, %r264, %r265;
setp.ge.u32	%p8, %r5, %r254;
@%p8 bra BB18_288;

ld.local.u32 %r6, [%rd2+208];
add.s32 %r1416, %r6, -1;
mov.u32 %r266, 0;
setp.lt.s32	%p9, %r1416, 1;
mov.u32 %r1425, %r5;
mov.u32 %r1434, %r266;
@%p9 bra BB18_8;

mul.wide.s32 %rd31, %r6, 4;
add.s64 %rd1565, %rd2, %rd31;
mov.u32 %r1435, 0;
mov.u32 %r1426, %r5;

BB18_7:
ld.local.u32 %r268, [%rd1565+4];
rem.u32 %r269, %r1426, %r268;
ld.local.u32 %r270, [%rd1565+104];
mad.lo.s32 %r1435, %r270, %r269, %r1435;
div.u32 %r1426, %r1426, %r268;
add.s64 %rd1565, %rd1565, -4;
add.s32 %r1416, %r1416, -1;
setp.gt.s32	%p10, %r1416, 0;
mov.u32 %r1421, %r1426;
mov.u32 %r1425, %r1421;
mov.u32 %r1427, %r1435;
mov.u32 %r1434, %r1427;
@%p10 bra BB18_7;

BB18_8:
mov.u32 %r15, %r1434;
mov.u32 %r14, %r1425;
ld.local.u32 %r272, [%rd2+108];
mad.lo.s32 %r16, %r272, %r14, %r15;
ld.local.u32 %r17, [%rd3+208];
add.s32 %r1417, %r17, -1;
setp.lt.s32	%p11, %r1417, 1;
mov.u32 %r1423, %r5;
mov.u32 %r1432, %r266;
@%p11 bra BB18_11;

mul.wide.s32 %rd32, %r17, 4;
add.s64 %rd1566, %rd3, %rd32;
mov.u32 %r1433, 0;
mov.u32 %r1424, %r5;

BB18_10:
ld.local.u32 %r274, [%rd1566+4];
rem.u32 %r275, %r1424, %r274;
ld.local.u32 %r276, [%rd1566+104];
mad.lo.s32 %r1433, %r276, %r275, %r1433;
div.u32 %r1424, %r1424, %r274;
add.s64 %rd1566, %rd1566, -4;
add.s32 %r1417, %r1417, -1;
setp.gt.s32	%p12, %r1417, 0;
mov.u32 %r1423, %r1424;
mov.u32 %r1432, %r1433;
@%p12 bra BB18_10;

BB18_11:
ld.local.u32 %r278, [%rd3+108];
mad.lo.s32 %r27, %r278, %r1423, %r1432;
mov.u32 %r28, %tid.x;
add.s32 %r29, %r28, 512;
setp.lt.u32	%p1, %r28, %r255;
setp.ge.u32	%p13, %r28, %r255;
mov.u32 %r1431, %r266;
@%p13 bra BB18_13;

ld.local.u64 %rd33, [%rd2];
cvta.to.global.u64 %rd34, %rd33;
mad.lo.s32 %r279, %r28, %r256, %r16;
mul.wide.u32 %rd35, %r279, 4;
add.s64 %rd36, %rd34, %rd35;
ld.global.u32 %r1431, [%rd36];

BB18_13:
mov.u64 %rd1567, 0;
@%p13 bra BB18_15;

ld.local.u64 %rd38, [%rd3];
cvta.to.global.u64 %rd39, %rd38;
mad.lo.s32 %r280, %r28, %r257, %r27;
mul.wide.u32 %rd40, %r280, 8;
add.s64 %rd41, %rd39, %rd40;
ld.global.u64 %rd1567, [%rd41];

BB18_15:
selp.u16	%rs11, 1, 0, %p1;
cvt.s64.s32	%rd42, %r28;
mul.wide.s32 %rd43, %r28, 4;
mov.u64 %rd44, _Z20bitonicSortKVInPlaceIilLin1ELin1E6GTCompIiEjLi1024EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3_$__cuda_local_var_181271_29_non_const_sharedKeys;
add.s64 %rd16, %rd44, %rd43;
st.shared.u32 [%rd16], %r1431;
mul.wide.s32 %rd45, %r28, 8;
mov.u64 %rd46, _Z20bitonicSortKVInPlaceIilLin1ELin1E6GTCompIiEjLi1024EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3_$__cuda_local_var_181272_29_non_const_sharedValues;
add.s64 %rd17, %rd46, %rd45;
st.shared.u64 [%rd17], %rd1567;
mov.u64 %rd47, _Z20bitonicSortKVInPlaceIilLin1ELin1E6GTCompIiEjLi1024EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3_$__cuda_local_var_181273_32_non_const_sharedValid;
add.s64 %rd18, %rd47, %rd42;
st.shared.u8 [%rd18], %rs11;
setp.lt.u32	%p2, %r29, %r255;
mov.u32 %r1436, 0;
setp.ge.u32	%p15, %r29, %r255;
@%p15 bra BB18_17;

ld.local.u64 %rd48, [%rd2];
cvta.to.global.u64 %rd49, %rd48;
mad.lo.s32 %r282, %r29, %r256, %r16;
mul.wide.u32 %rd50, %r282, 4;
add.s64 %rd51, %rd49, %rd50;
ld.global.u32 %r1436, [%rd51];

BB18_17:
mov.u64 %rd1568, 0;
@%p15 bra BB18_19;

ld.local.u64 %rd53, [%rd3];
cvta.to.global.u64 %rd54, %rd53;
mad.lo.s32 %r283, %r29, %r257, %r27;
mul.wide.u32 %rd55, %r283, 8;
add.s64 %rd56, %rd54, %rd55;
ld.global.u64 %rd1568, [%rd56];

BB18_19:
selp.u16	%rs12, 1, 0, %p2;
st.shared.u32 [%rd16+2048], %r1436;
st.shared.u64 [%rd17+4096], %rd1568;
st.shared.u8 [%rd18+512], %rs12;
shl.b32 %r34, %r28, 1;
bar.sync 0;
mul.wide.u32 %rd57, %r34, 4;
add.s64 %rd59, %rd44, %rd57;
ld.shared.u32 %r35, [%rd59+4];
ld.shared.u32 %r36, [%rd59];
setp.le.s32	%p17, %r36, %r35;
@%p17 bra BB18_21;

cvt.u64.u32	%rd60, %r34;
add.s64 %rd62, %rd47, %rd60;
ld.shared.u8 %rs13, [%rd62];
mov.u32 %r1437, 1;
setp.ne.s16	%p18, %rs13, 0;
@%p18 bra BB18_22;

BB18_21:
cvt.u64.u32	%rd63, %r34;
add.s64 %rd65, %rd47, %rd63;
ld.shared.u8 %rs14, [%rd65+1];
setp.eq.s16	%p19, %rs14, 0;
selp.u32	%r1437, 1, 0, %p19;

BB18_22:
and.b32 %r290, %r28, 1;
setp.ne.s32	%p20, %r1437, %r290;
@%p20 bra BB18_24;

mul.wide.u32 %rd66, %r34, 8;
add.s64 %rd68, %rd46, %rd66;
cvt.u64.u32	%rd69, %r34;
st.shared.u32 [%rd59], %r35;
st.shared.u32 [%rd59+4], %r36;
ld.shared.u64 %rd73, [%rd68];
ld.shared.u64 %rd74, [%rd68+8];
st.shared.u64 [%rd68], %rd74;
st.shared.u64 [%rd68+8], %rd73;
add.s64 %rd76, %rd47, %rd69;
ld.shared.u8 %rs15, [%rd76];
ld.shared.u8 %rs16, [%rd76+1];
st.shared.u8 [%rd76], %rs16;
st.shared.u8 [%rd76+1], %rs15;

BB18_24:
bar.sync 0;
sub.s32 %r43, %r34, %r290;
add.s32 %r296, %r43, 2;
mul.wide.u32 %rd77, %r296, 4;
add.s64 %rd79, %rd44, %rd77;
mul.wide.u32 %rd80, %r43, 4;
add.s64 %rd81, %rd44, %rd80;
ld.shared.u32 %r41, [%rd79];
ld.shared.u32 %r42, [%rd81];
setp.le.s32	%p21, %r42, %r41;
@%p21 bra BB18_26;

cvt.u64.u32	%rd82, %r43;
add.s64 %rd84, %rd47, %rd82;
ld.shared.u8 %rs17, [%rd84];
mov.u32 %r1438, 1;
setp.ne.s16	%p22, %rs17, 0;
@%p22 bra BB18_27;

BB18_26:
cvt.u64.u32	%rd85, %r296;
add.s64 %rd87, %rd47, %rd85;
ld.shared.u8 %rs18, [%rd87];
setp.eq.s16	%p23, %rs18, 0;
selp.u32	%r1438, 1, 0, %p23;

BB18_27:
bfe.u32 %r308, %r28, 1, 1;
setp.ne.s32	%p24, %r1438, %r308;
@%p24 bra BB18_29;

mul.wide.u32 %rd88, %r43, 8;
add.s64 %rd90, %rd46, %rd88;
mul.wide.u32 %rd91, %r296, 8;
add.s64 %rd92, %rd46, %rd91;
cvt.u64.u32	%rd93, %r43;
st.shared.u32 [%rd81], %r41;
cvt.u64.u32	%rd97, %r296;
st.shared.u32 [%rd79], %r42;
ld.shared.u64 %rd100, [%rd90];
ld.shared.u64 %rd101, [%rd92];
st.shared.u64 [%rd90], %rd101;
st.shared.u64 [%rd92], %rd100;
add.s64 %rd103, %rd47, %rd93;
ld.shared.u8 %rs19, [%rd103];
add.s64 %rd104, %rd47, %rd97;
ld.shared.u8 %rs20, [%rd104];
st.shared.u8 [%rd103], %rs20;
st.shared.u8 [%rd104], %rs19;

BB18_29:
bar.sync 0;
ld.shared.u32 %r46, [%rd59+4];
ld.shared.u32 %r47, [%rd59];
setp.le.s32	%p25, %r47, %r46;
@%p25 bra BB18_31;

cvt.u64.u32	%rd108, %r34;
add.s64 %rd110, %rd47, %rd108;
ld.shared.u8 %rs21, [%rd110];
mov.u32 %r1439, 1;
setp.ne.s16	%p26, %rs21, 0;
@%p26 bra BB18_32;

BB18_31:
cvt.u64.u32	%rd111, %r34;
add.s64 %rd113, %rd47, %rd111;
ld.shared.u8 %rs22, [%rd113+1];
setp.eq.s16	%p27, %rs22, 0;
selp.u32	%r1439, 1, 0, %p27;

BB18_32:
bfe.u32 %r323, %r28, 1, 1;
setp.ne.s32	%p28, %r1439, %r323;
@%p28 bra BB18_34;

cvt.u64.u32	%rd114, %r34;
st.shared.u32 [%rd59], %r46;
st.shared.u32 [%rd59+4], %r47;
mul.wide.u32 %rd118, %r34, 8;
add.s64 %rd120, %rd46, %rd118;
ld.shared.u64 %rd121, [%rd120];
ld.shared.u64 %rd122, [%rd120+8];
st.shared.u64 [%rd120], %rd122;
st.shared.u64 [%rd120+8], %rd121;
add.s64 %rd124, %rd47, %rd114;
ld.shared.u8 %rs23, [%rd124];
ld.shared.u8 %rs24, [%rd124+1];
st.shared.u8 [%rd124], %rs24;
st.shared.u8 [%rd124+1], %rs23;

BB18_34:
bar.sync 0;
and.b32 %r326, %r28, 3;
sub.s32 %r53, %r34, %r326;
add.s32 %r328, %r53, 4;
mul.wide.u32 %rd125, %r328, 4;
add.s64 %rd127, %rd44, %rd125;
mul.wide.u32 %rd128, %r53, 4;
add.s64 %rd129, %rd44, %rd128;
ld.shared.u32 %r51, [%rd127];
ld.shared.u32 %r52, [%rd129];
setp.le.s32	%p29, %r52, %r51;
@%p29 bra BB18_36;

cvt.u64.u32	%rd130, %r53;
add.s64 %rd132, %rd47, %rd130;
ld.shared.u8 %rs25, [%rd132];
mov.u32 %r1440, 1;
setp.ne.s16	%p30, %rs25, 0;
@%p30 bra BB18_37;

BB18_36:
cvt.u64.u32	%rd133, %r328;
add.s64 %rd135, %rd47, %rd133;
ld.shared.u8 %rs26, [%rd135];
setp.eq.s16	%p31, %rs26, 0;
selp.u32	%r1440, 1, 0, %p31;

BB18_37:
bfe.u32 %r340, %r28, 2, 1;
setp.ne.s32	%p32, %r1440, %r340;
@%p32 bra BB18_39;

mul.wide.u32 %rd136, %r53, 8;
add.s64 %rd138, %rd46, %rd136;
mul.wide.u32 %rd139, %r328, 8;
add.s64 %rd140, %rd46, %rd139;
cvt.u64.u32	%rd141, %r53;
st.shared.u32 [%rd129], %r51;
cvt.u64.u32	%rd145, %r328;
st.shared.u32 [%rd127], %r52;
ld.shared.u64 %rd148, [%rd138];
ld.shared.u64 %rd149, [%rd140];
st.shared.u64 [%rd138], %rd149;
st.shared.u64 [%rd140], %rd148;
add.s64 %rd151, %rd47, %rd141;
ld.shared.u8 %rs27, [%rd151];
add.s64 %rd152, %rd47, %rd145;
ld.shared.u8 %rs28, [%rd152];
st.shared.u8 [%rd151], %rs28;
st.shared.u8 [%rd152], %rs27;

BB18_39:
bar.sync 0;
ld.shared.u32 %r56, [%rd79];
ld.shared.u32 %r57, [%rd81];
setp.le.s32	%p33, %r57, %r56;
@%p33 bra BB18_41;

cvt.u64.u32	%rd158, %r43;
add.s64 %rd160, %rd47, %rd158;
ld.shared.u8 %rs29, [%rd160];
mov.u32 %r1441, 1;
setp.ne.s16	%p34, %rs29, 0;
@%p34 bra BB18_42;

BB18_41:
cvt.u64.u32	%rd161, %r296;
add.s64 %rd163, %rd47, %rd161;
ld.shared.u8 %rs30, [%rd163];
setp.eq.s16	%p35, %rs30, 0;
selp.u32	%r1441, 1, 0, %p35;

BB18_42:
bfe.u32 %r363, %r28, 2, 1;
setp.ne.s32	%p36, %r1441, %r363;
@%p36 bra BB18_44;

cvt.u64.u32	%rd164, %r43;
st.shared.u32 [%rd81], %r56;
cvt.u64.u32	%rd168, %r296;
st.shared.u32 [%rd79], %r57;
mul.wide.u32 %rd171, %r43, 8;
add.s64 %rd173, %rd46, %rd171;
ld.shared.u64 %rd174, [%rd173];
mul.wide.u32 %rd175, %r296, 8;
add.s64 %rd176, %rd46, %rd175;
ld.shared.u64 %rd177, [%rd176];
st.shared.u64 [%rd173], %rd177;
st.shared.u64 [%rd176], %rd174;
add.s64 %rd179, %rd47, %rd164;
ld.shared.u8 %rs31, [%rd179];
add.s64 %rd180, %rd47, %rd168;
ld.shared.u8 %rs32, [%rd180];
st.shared.u8 [%rd179], %rs32;
st.shared.u8 [%rd180], %rs31;

BB18_44:
bar.sync 0;
ld.shared.u32 %r60, [%rd59+4];
ld.shared.u32 %r61, [%rd59];
setp.le.s32	%p37, %r61, %r60;
@%p37 bra BB18_46;

cvt.u64.u32	%rd184, %r34;
add.s64 %rd186, %rd47, %rd184;
ld.shared.u8 %rs33, [%rd186];
mov.u32 %r1442, 1;
setp.ne.s16	%p38, %rs33, 0;
@%p38 bra BB18_47;

BB18_46:
cvt.u64.u32	%rd187, %r34;
add.s64 %rd189, %rd47, %rd187;
ld.shared.u8 %rs34, [%rd189+1];
setp.eq.s16	%p39, %rs34, 0;
selp.u32	%r1442, 1, 0, %p39;

BB18_47:
bfe.u32 %r377, %r28, 2, 1;
setp.ne.s32	%p40, %r1442, %r377;
@%p40 bra BB18_49;

cvt.u64.u32	%rd190, %r34;
st.shared.u32 [%rd59], %r60;
st.shared.u32 [%rd59+4], %r61;
mul.wide.u32 %rd194, %r34, 8;
add.s64 %rd196, %rd46, %rd194;
ld.shared.u64 %rd197, [%rd196];
ld.shared.u64 %rd198, [%rd196+8];
st.shared.u64 [%rd196], %rd198;
st.shared.u64 [%rd196+8], %rd197;
add.s64 %rd200, %rd47, %rd190;
ld.shared.u8 %rs35, [%rd200];
ld.shared.u8 %rs36, [%rd200+1];
st.shared.u8 [%rd200], %rs36;
st.shared.u8 [%rd200+1], %rs35;

BB18_49:
bar.sync 0;
and.b32 %r380, %r28, 7;
sub.s32 %r67, %r34, %r380;
add.s32 %r382, %r67, 8;
mul.wide.u32 %rd201, %r382, 4;
add.s64 %rd203, %rd44, %rd201;
mul.wide.u32 %rd204, %r67, 4;
add.s64 %rd205, %rd44, %rd204;
ld.shared.u32 %r65, [%rd203];
ld.shared.u32 %r66, [%rd205];
setp.le.s32	%p41, %r66, %r65;
@%p41 bra BB18_51;

cvt.u64.u32	%rd206, %r67;
add.s64 %rd208, %rd47, %rd206;
ld.shared.u8 %rs37, [%rd208];
mov.u32 %r1443, 1;
setp.ne.s16	%p42, %rs37, 0;
@%p42 bra BB18_52;

BB18_51:
cvt.u64.u32	%rd209, %r382;
add.s64 %rd211, %rd47, %rd209;
ld.shared.u8 %rs38, [%rd211];
setp.eq.s16	%p43, %rs38, 0;
selp.u32	%r1443, 1, 0, %p43;

BB18_52:
bfe.u32 %r394, %r28, 3, 1;
setp.ne.s32	%p44, %r1443, %r394;
@%p44 bra BB18_54;

mul.wide.u32 %rd212, %r67, 8;
add.s64 %rd214, %rd46, %rd212;
mul.wide.u32 %rd215, %r382, 8;
add.s64 %rd216, %rd46, %rd215;
cvt.u64.u32	%rd217, %r67;
st.shared.u32 [%rd205], %r65;
cvt.u64.u32	%rd221, %r382;
st.shared.u32 [%rd203], %r66;
ld.shared.u64 %rd224, [%rd214];
ld.shared.u64 %rd225, [%rd216];
st.shared.u64 [%rd214], %rd225;
st.shared.u64 [%rd216], %rd224;
add.s64 %rd227, %rd47, %rd217;
ld.shared.u8 %rs39, [%rd227];
add.s64 %rd228, %rd47, %rd221;
ld.shared.u8 %rs40, [%rd228];
st.shared.u8 [%rd227], %rs40;
st.shared.u8 [%rd228], %rs39;

BB18_54:
bar.sync 0;
ld.shared.u32 %r70, [%rd127];
ld.shared.u32 %r71, [%rd129];
setp.le.s32	%p45, %r71, %r70;
@%p45 bra BB18_56;

cvt.u64.u32	%rd234, %r53;
add.s64 %rd236, %rd47, %rd234;
ld.shared.u8 %rs41, [%rd236];
mov.u32 %r1444, 1;
setp.ne.s16	%p46, %rs41, 0;
@%p46 bra BB18_57;

BB18_56:
cvt.u64.u32	%rd237, %r328;
add.s64 %rd239, %rd47, %rd237;
ld.shared.u8 %rs42, [%rd239];
setp.eq.s16	%p47, %rs42, 0;
selp.u32	%r1444, 1, 0, %p47;

BB18_57:
bfe.u32 %r417, %r28, 3, 1;
setp.ne.s32	%p48, %r1444, %r417;
@%p48 bra BB18_59;

cvt.u64.u32	%rd240, %r53;
st.shared.u32 [%rd129], %r70;
cvt.u64.u32	%rd244, %r328;
st.shared.u32 [%rd127], %r71;
mul.wide.u32 %rd247, %r53, 8;
add.s64 %rd249, %rd46, %rd247;
ld.shared.u64 %rd250, [%rd249];
mul.wide.u32 %rd251, %r328, 8;
add.s64 %rd252, %rd46, %rd251;
ld.shared.u64 %rd253, [%rd252];
st.shared.u64 [%rd249], %rd253;
st.shared.u64 [%rd252], %rd250;
add.s64 %rd255, %rd47, %rd240;
ld.shared.u8 %rs43, [%rd255];
add.s64 %rd256, %rd47, %rd244;
ld.shared.u8 %rs44, [%rd256];
st.shared.u8 [%rd255], %rs44;
st.shared.u8 [%rd256], %rs43;

BB18_59:
bar.sync 0;
ld.shared.u32 %r74, [%rd79];
ld.shared.u32 %r75, [%rd81];
setp.le.s32	%p49, %r75, %r74;
@%p49 bra BB18_61;

cvt.u64.u32	%rd262, %r43;
add.s64 %rd264, %rd47, %rd262;
ld.shared.u8 %rs45, [%rd264];
mov.u32 %r1445, 1;
setp.ne.s16	%p50, %rs45, 0;
@%p50 bra BB18_62;

BB18_61:
cvt.u64.u32	%rd265, %r296;
add.s64 %rd267, %rd47, %rd265;
ld.shared.u8 %rs46, [%rd267];
setp.eq.s16	%p51, %rs46, 0;
selp.u32	%r1445, 1, 0, %p51;

BB18_62:
bfe.u32 %r439, %r28, 3, 1;
setp.ne.s32	%p52, %r1445, %r439;
@%p52 bra BB18_64;

cvt.u64.u32	%rd268, %r43;
st.shared.u32 [%rd81], %r74;
cvt.u64.u32	%rd272, %r296;
st.shared.u32 [%rd79], %r75;
mul.wide.u32 %rd275, %r43, 8;
add.s64 %rd277, %rd46, %rd275;
ld.shared.u64 %rd278, [%rd277];
mul.wide.u32 %rd279, %r296, 8;
add.s64 %rd280, %rd46, %rd279;
ld.shared.u64 %rd281, [%rd280];
st.shared.u64 [%rd277], %rd281;
st.shared.u64 [%rd280], %rd278;
add.s64 %rd283, %rd47, %rd268;
ld.shared.u8 %rs47, [%rd283];
add.s64 %rd284, %rd47, %rd272;
ld.shared.u8 %rs48, [%rd284];
st.shared.u8 [%rd283], %rs48;
st.shared.u8 [%rd284], %rs47;

BB18_64:
bar.sync 0;
ld.shared.u32 %r78, [%rd59+4];
ld.shared.u32 %r79, [%rd59];
setp.le.s32	%p53, %r79, %r78;
@%p53 bra BB18_66;

cvt.u64.u32	%rd288, %r34;
add.s64 %rd290, %rd47, %rd288;
ld.shared.u8 %rs49, [%rd290];
mov.u32 %r1446, 1;
setp.ne.s16	%p54, %rs49, 0;
@%p54 bra BB18_67;

BB18_66:
cvt.u64.u32	%rd291, %r34;
add.s64 %rd293, %rd47, %rd291;
ld.shared.u8 %rs50, [%rd293+1];
setp.eq.s16	%p55, %rs50, 0;
selp.u32	%r1446, 1, 0, %p55;

BB18_67:
bfe.u32 %r453, %r28, 3, 1;
setp.ne.s32	%p56, %r1446, %r453;
@%p56 bra BB18_69;

cvt.u64.u32	%rd294, %r34;
st.shared.u32 [%rd59], %r78;
st.shared.u32 [%rd59+4], %r79;
mul.wide.u32 %rd298, %r34, 8;
add.s64 %rd300, %rd46, %rd298;
ld.shared.u64 %rd301, [%rd300];
ld.shared.u64 %rd302, [%rd300+8];
st.shared.u64 [%rd300], %rd302;
st.shared.u64 [%rd300+8], %rd301;
add.s64 %rd304, %rd47, %rd294;
ld.shared.u8 %rs51, [%rd304];
ld.shared.u8 %rs52, [%rd304+1];
st.shared.u8 [%rd304], %rs52;
st.shared.u8 [%rd304+1], %rs51;

BB18_69:
bar.sync 0;
and.b32 %r456, %r28, 15;
sub.s32 %r85, %r34, %r456;
add.s32 %r458, %r85, 16;
mul.wide.u32 %rd305, %r458, 4;
add.s64 %rd307, %rd44, %rd305;
mul.wide.u32 %rd308, %r85, 4;
add.s64 %rd309, %rd44, %rd308;
ld.shared.u32 %r83, [%rd307];
ld.shared.u32 %r84, [%rd309];
setp.le.s32	%p57, %r84, %r83;
@%p57 bra BB18_71;

cvt.u64.u32	%rd310, %r85;
add.s64 %rd312, %rd47, %rd310;
ld.shared.u8 %rs53, [%rd312];
mov.u32 %r1447, 1;
setp.ne.s16	%p58, %rs53, 0;
@%p58 bra BB18_72;

BB18_71:
cvt.u64.u32	%rd313, %r458;
add.s64 %rd315, %rd47, %rd313;
ld.shared.u8 %rs54, [%rd315];
setp.eq.s16	%p59, %rs54, 0;
selp.u32	%r1447, 1, 0, %p59;

BB18_72:
bfe.u32 %r470, %r28, 4, 1;
setp.ne.s32	%p60, %r1447, %r470;
@%p60 bra BB18_74;

mul.wide.u32 %rd316, %r85, 8;
add.s64 %rd318, %rd46, %rd316;
mul.wide.u32 %rd319, %r458, 8;
add.s64 %rd320, %rd46, %rd319;
cvt.u64.u32	%rd321, %r85;
st.shared.u32 [%rd309], %r83;
cvt.u64.u32	%rd325, %r458;
st.shared.u32 [%rd307], %r84;
ld.shared.u64 %rd328, [%rd318];
ld.shared.u64 %rd329, [%rd320];
st.shared.u64 [%rd318], %rd329;
st.shared.u64 [%rd320], %rd328;
add.s64 %rd331, %rd47, %rd321;
ld.shared.u8 %rs55, [%rd331];
add.s64 %rd332, %rd47, %rd325;
ld.shared.u8 %rs56, [%rd332];
st.shared.u8 [%rd331], %rs56;
st.shared.u8 [%rd332], %rs55;

BB18_74:
bar.sync 0;
ld.shared.u32 %r88, [%rd203];
ld.shared.u32 %r89, [%rd205];
setp.le.s32	%p61, %r89, %r88;
@%p61 bra BB18_76;

cvt.u64.u32	%rd338, %r67;
add.s64 %rd340, %rd47, %rd338;
ld.shared.u8 %rs57, [%rd340];
mov.u32 %r1448, 1;
setp.ne.s16	%p62, %rs57, 0;
@%p62 bra BB18_77;

BB18_76:
cvt.u64.u32	%rd341, %r382;
add.s64 %rd343, %rd47, %rd341;
ld.shared.u8 %rs58, [%rd343];
setp.eq.s16	%p63, %rs58, 0;
selp.u32	%r1448, 1, 0, %p63;

BB18_77:
bfe.u32 %r493, %r28, 4, 1;
setp.ne.s32	%p64, %r1448, %r493;
@%p64 bra BB18_79;

cvt.u64.u32	%rd344, %r67;
st.shared.u32 [%rd205], %r88;
cvt.u64.u32	%rd348, %r382;
st.shared.u32 [%rd203], %r89;
mul.wide.u32 %rd351, %r67, 8;
add.s64 %rd353, %rd46, %rd351;
ld.shared.u64 %rd354, [%rd353];
mul.wide.u32 %rd355, %r382, 8;
add.s64 %rd356, %rd46, %rd355;
ld.shared.u64 %rd357, [%rd356];
st.shared.u64 [%rd353], %rd357;
st.shared.u64 [%rd356], %rd354;
add.s64 %rd359, %rd47, %rd344;
ld.shared.u8 %rs59, [%rd359];
add.s64 %rd360, %rd47, %rd348;
ld.shared.u8 %rs60, [%rd360];
st.shared.u8 [%rd359], %rs60;
st.shared.u8 [%rd360], %rs59;

BB18_79:
bar.sync 0;
ld.shared.u32 %r92, [%rd127];
ld.shared.u32 %r93, [%rd129];
setp.le.s32	%p65, %r93, %r92;
@%p65 bra BB18_81;

cvt.u64.u32	%rd366, %r53;
add.s64 %rd368, %rd47, %rd366;
ld.shared.u8 %rs61, [%rd368];
mov.u32 %r1449, 1;
setp.ne.s16	%p66, %rs61, 0;
@%p66 bra BB18_82;

BB18_81:
cvt.u64.u32	%rd369, %r328;
add.s64 %rd371, %rd47, %rd369;
ld.shared.u8 %rs62, [%rd371];
setp.eq.s16	%p67, %rs62, 0;
selp.u32	%r1449, 1, 0, %p67;

BB18_82:
bfe.u32 %r515, %r28, 4, 1;
setp.ne.s32	%p68, %r1449, %r515;
@%p68 bra BB18_84;

cvt.u64.u32	%rd372, %r53;
st.shared.u32 [%rd129], %r92;
cvt.u64.u32	%rd376, %r328;
st.shared.u32 [%rd127], %r93;
mul.wide.u32 %rd379, %r53, 8;
add.s64 %rd381, %rd46, %rd379;
ld.shared.u64 %rd382, [%rd381];
mul.wide.u32 %rd383, %r328, 8;
add.s64 %rd384, %rd46, %rd383;
ld.shared.u64 %rd385, [%rd384];
st.shared.u64 [%rd381], %rd385;
st.shared.u64 [%rd384], %rd382;
add.s64 %rd387, %rd47, %rd372;
ld.shared.u8 %rs63, [%rd387];
add.s64 %rd388, %rd47, %rd376;
ld.shared.u8 %rs64, [%rd388];
st.shared.u8 [%rd387], %rs64;
st.shared.u8 [%rd388], %rs63;

BB18_84:
bar.sync 0;
ld.shared.u32 %r96, [%rd79];
ld.shared.u32 %r97, [%rd81];
setp.le.s32	%p69, %r97, %r96;
@%p69 bra BB18_86;

cvt.u64.u32	%rd394, %r43;
add.s64 %rd396, %rd47, %rd394;
ld.shared.u8 %rs65, [%rd396];
mov.u32 %r1450, 1;
setp.ne.s16	%p70, %rs65, 0;
@%p70 bra BB18_87;

BB18_86:
cvt.u64.u32	%rd397, %r296;
add.s64 %rd399, %rd47, %rd397;
ld.shared.u8 %rs66, [%rd399];
setp.eq.s16	%p71, %rs66, 0;
selp.u32	%r1450, 1, 0, %p71;

BB18_87:
bfe.u32 %r537, %r28, 4, 1;
setp.ne.s32	%p72, %r1450, %r537;
@%p72 bra BB18_89;

cvt.u64.u32	%rd400, %r43;
st.shared.u32 [%rd81], %r96;
cvt.u64.u32	%rd404, %r296;
st.shared.u32 [%rd79], %r97;
mul.wide.u32 %rd407, %r43, 8;
add.s64 %rd409, %rd46, %rd407;
ld.shared.u64 %rd410, [%rd409];
mul.wide.u32 %rd411, %r296, 8;
add.s64 %rd412, %rd46, %rd411;
ld.shared.u64 %rd413, [%rd412];
st.shared.u64 [%rd409], %rd413;
st.shared.u64 [%rd412], %rd410;
add.s64 %rd415, %rd47, %rd400;
ld.shared.u8 %rs67, [%rd415];
add.s64 %rd416, %rd47, %rd404;
ld.shared.u8 %rs68, [%rd416];
st.shared.u8 [%rd415], %rs68;
st.shared.u8 [%rd416], %rs67;

BB18_89:
bar.sync 0;
ld.shared.u32 %r100, [%rd59+4];
ld.shared.u32 %r101, [%rd59];
setp.le.s32	%p73, %r101, %r100;
@%p73 bra BB18_91;

cvt.u64.u32	%rd420, %r34;
add.s64 %rd422, %rd47, %rd420;
ld.shared.u8 %rs69, [%rd422];
mov.u32 %r1451, 1;
setp.ne.s16	%p74, %rs69, 0;
@%p74 bra BB18_92;

BB18_91:
cvt.u64.u32	%rd423, %r34;
add.s64 %rd425, %rd47, %rd423;
ld.shared.u8 %rs70, [%rd425+1];
setp.eq.s16	%p75, %rs70, 0;
selp.u32	%r1451, 1, 0, %p75;

BB18_92:
bfe.u32 %r551, %r28, 4, 1;
setp.ne.s32	%p76, %r1451, %r551;
@%p76 bra BB18_94;

cvt.u64.u32	%rd426, %r34;
st.shared.u32 [%rd59], %r100;
st.shared.u32 [%rd59+4], %r101;
mul.wide.u32 %rd430, %r34, 8;
add.s64 %rd432, %rd46, %rd430;
ld.shared.u64 %rd433, [%rd432];
ld.shared.u64 %rd434, [%rd432+8];
st.shared.u64 [%rd432], %rd434;
st.shared.u64 [%rd432+8], %rd433;
add.s64 %rd436, %rd47, %rd426;
ld.shared.u8 %rs71, [%rd436];
ld.shared.u8 %rs72, [%rd436+1];
st.shared.u8 [%rd436], %rs72;
st.shared.u8 [%rd436+1], %rs71;

BB18_94:
bar.sync 0;
and.b32 %r554, %r28, 31;
sub.s32 %r107, %r34, %r554;
add.s32 %r556, %r107, 32;
mul.wide.u32 %rd437, %r556, 4;
add.s64 %rd439, %rd44, %rd437;
mul.wide.u32 %rd440, %r107, 4;
add.s64 %rd441, %rd44, %rd440;
ld.shared.u32 %r105, [%rd439];
ld.shared.u32 %r106, [%rd441];
setp.le.s32	%p77, %r106, %r105;
@%p77 bra BB18_96;

cvt.u64.u32	%rd442, %r107;
add.s64 %rd444, %rd47, %rd442;
ld.shared.u8 %rs73, [%rd444];
mov.u32 %r1452, 1;
setp.ne.s16	%p78, %rs73, 0;
@%p78 bra BB18_97;

BB18_96:
cvt.u64.u32	%rd445, %r556;
add.s64 %rd447, %rd47, %rd445;
ld.shared.u8 %rs74, [%rd447];
setp.eq.s16	%p79, %rs74, 0;
selp.u32	%r1452, 1, 0, %p79;

BB18_97:
bfe.u32 %r568, %r28, 5, 1;
setp.ne.s32	%p80, %r1452, %r568;
@%p80 bra BB18_99;

mul.wide.u32 %rd448, %r107, 8;
add.s64 %rd450, %rd46, %rd448;
mul.wide.u32 %rd451, %r556, 8;
add.s64 %rd452, %rd46, %rd451;
cvt.u64.u32	%rd453, %r107;
st.shared.u32 [%rd441], %r105;
cvt.u64.u32	%rd457, %r556;
st.shared.u32 [%rd439], %r106;
ld.shared.u64 %rd460, [%rd450];
ld.shared.u64 %rd461, [%rd452];
st.shared.u64 [%rd450], %rd461;
st.shared.u64 [%rd452], %rd460;
add.s64 %rd463, %rd47, %rd453;
ld.shared.u8 %rs75, [%rd463];
add.s64 %rd464, %rd47, %rd457;
ld.shared.u8 %rs76, [%rd464];
st.shared.u8 [%rd463], %rs76;
st.shared.u8 [%rd464], %rs75;

BB18_99:
bar.sync 0;
ld.shared.u32 %r110, [%rd307];
ld.shared.u32 %r111, [%rd309];
setp.le.s32	%p81, %r111, %r110;
@%p81 bra BB18_101;

cvt.u64.u32	%rd470, %r85;
add.s64 %rd472, %rd47, %rd470;
ld.shared.u8 %rs77, [%rd472];
mov.u32 %r1453, 1;
setp.ne.s16	%p82, %rs77, 0;
@%p82 bra BB18_102;

BB18_101:
cvt.u64.u32	%rd473, %r458;
add.s64 %rd475, %rd47, %rd473;
ld.shared.u8 %rs78, [%rd475];
setp.eq.s16	%p83, %rs78, 0;
selp.u32	%r1453, 1, 0, %p83;

BB18_102:
bfe.u32 %r591, %r28, 5, 1;
setp.ne.s32	%p84, %r1453, %r591;
@%p84 bra BB18_104;

cvt.u64.u32	%rd476, %r85;
st.shared.u32 [%rd309], %r110;
cvt.u64.u32	%rd480, %r458;
st.shared.u32 [%rd307], %r111;
mul.wide.u32 %rd483, %r85, 8;
add.s64 %rd485, %rd46, %rd483;
ld.shared.u64 %rd486, [%rd485];
mul.wide.u32 %rd487, %r458, 8;
add.s64 %rd488, %rd46, %rd487;
ld.shared.u64 %rd489, [%rd488];
st.shared.u64 [%rd485], %rd489;
st.shared.u64 [%rd488], %rd486;
add.s64 %rd491, %rd47, %rd476;
ld.shared.u8 %rs79, [%rd491];
add.s64 %rd492, %rd47, %rd480;
ld.shared.u8 %rs80, [%rd492];
st.shared.u8 [%rd491], %rs80;
st.shared.u8 [%rd492], %rs79;

BB18_104:
bar.sync 0;
ld.shared.u32 %r114, [%rd203];
ld.shared.u32 %r115, [%rd205];
setp.le.s32	%p85, %r115, %r114;
@%p85 bra BB18_106;

cvt.u64.u32	%rd498, %r67;
add.s64 %rd500, %rd47, %rd498;
ld.shared.u8 %rs81, [%rd500];
mov.u32 %r1454, 1;
setp.ne.s16	%p86, %rs81, 0;
@%p86 bra BB18_107;

BB18_106:
cvt.u64.u32	%rd501, %r382;
add.s64 %rd503, %rd47, %rd501;
ld.shared.u8 %rs82, [%rd503];
setp.eq.s16	%p87, %rs82, 0;
selp.u32	%r1454, 1, 0, %p87;

BB18_107:
bfe.u32 %r613, %r28, 5, 1;
setp.ne.s32	%p88, %r1454, %r613;
@%p88 bra BB18_109;

cvt.u64.u32	%rd504, %r67;
st.shared.u32 [%rd205], %r114;
cvt.u64.u32	%rd508, %r382;
st.shared.u32 [%rd203], %r115;
mul.wide.u32 %rd511, %r67, 8;
add.s64 %rd513, %rd46, %rd511;
ld.shared.u64 %rd514, [%rd513];
mul.wide.u32 %rd515, %r382, 8;
add.s64 %rd516, %rd46, %rd515;
ld.shared.u64 %rd517, [%rd516];
st.shared.u64 [%rd513], %rd517;
st.shared.u64 [%rd516], %rd514;
add.s64 %rd519, %rd47, %rd504;
ld.shared.u8 %rs83, [%rd519];
add.s64 %rd520, %rd47, %rd508;
ld.shared.u8 %rs84, [%rd520];
st.shared.u8 [%rd519], %rs84;
st.shared.u8 [%rd520], %rs83;

BB18_109:
bar.sync 0;
ld.shared.u32 %r118, [%rd127];
ld.shared.u32 %r119, [%rd129];
setp.le.s32	%p89, %r119, %r118;
@%p89 bra BB18_111;

cvt.u64.u32	%rd526, %r53;
add.s64 %rd528, %rd47, %rd526;
ld.shared.u8 %rs85, [%rd528];
mov.u32 %r1455, 1;
setp.ne.s16	%p90, %rs85, 0;
@%p90 bra BB18_112;

BB18_111:
cvt.u64.u32	%rd529, %r328;
add.s64 %rd531, %rd47, %rd529;
ld.shared.u8 %rs86, [%rd531];
setp.eq.s16	%p91, %rs86, 0;
selp.u32	%r1455, 1, 0, %p91;

BB18_112:
bfe.u32 %r635, %r28, 5, 1;
setp.ne.s32	%p92, %r1455, %r635;
@%p92 bra BB18_114;

cvt.u64.u32	%rd532, %r53;
st.shared.u32 [%rd129], %r118;
cvt.u64.u32	%rd536, %r328;
st.shared.u32 [%rd127], %r119;
mul.wide.u32 %rd539, %r53, 8;
add.s64 %rd541, %rd46, %rd539;
ld.shared.u64 %rd542, [%rd541];
mul.wide.u32 %rd543, %r328, 8;
add.s64 %rd544, %rd46, %rd543;
ld.shared.u64 %rd545, [%rd544];
st.shared.u64 [%rd541], %rd545;
st.shared.u64 [%rd544], %rd542;
add.s64 %rd547, %rd47, %rd532;
ld.shared.u8 %rs87, [%rd547];
add.s64 %rd548, %rd47, %rd536;
ld.shared.u8 %rs88, [%rd548];
st.shared.u8 [%rd547], %rs88;
st.shared.u8 [%rd548], %rs87;

BB18_114:
bar.sync 0;
ld.shared.u32 %r122, [%rd79];
ld.shared.u32 %r123, [%rd81];
setp.le.s32	%p93, %r123, %r122;
@%p93 bra BB18_116;

cvt.u64.u32	%rd554, %r43;
add.s64 %rd556, %rd47, %rd554;
ld.shared.u8 %rs89, [%rd556];
mov.u32 %r1456, 1;
setp.ne.s16	%p94, %rs89, 0;
@%p94 bra BB18_117;

BB18_116:
cvt.u64.u32	%rd557, %r296;
add.s64 %rd559, %rd47, %rd557;
ld.shared.u8 %rs90, [%rd559];
setp.eq.s16	%p95, %rs90, 0;
selp.u32	%r1456, 1, 0, %p95;

BB18_117:
bfe.u32 %r657, %r28, 5, 1;
setp.ne.s32	%p96, %r1456, %r657;
@%p96 bra BB18_119;

cvt.u64.u32	%rd560, %r43;
st.shared.u32 [%rd81], %r122;
cvt.u64.u32	%rd564, %r296;
st.shared.u32 [%rd79], %r123;
mul.wide.u32 %rd567, %r43, 8;
add.s64 %rd569, %rd46, %rd567;
ld.shared.u64 %rd570, [%rd569];
mul.wide.u32 %rd571, %r296, 8;
add.s64 %rd572, %rd46, %rd571;
ld.shared.u64 %rd573, [%rd572];
st.shared.u64 [%rd569], %rd573;
st.shared.u64 [%rd572], %rd570;
add.s64 %rd575, %rd47, %rd560;
ld.shared.u8 %rs91, [%rd575];
add.s64 %rd576, %rd47, %rd564;
ld.shared.u8 %rs92, [%rd576];
st.shared.u8 [%rd575], %rs92;
st.shared.u8 [%rd576], %rs91;

BB18_119:
bar.sync 0;
ld.shared.u32 %r126, [%rd59+4];
ld.shared.u32 %r127, [%rd59];
setp.le.s32	%p97, %r127, %r126;
@%p97 bra BB18_121;

cvt.u64.u32	%rd580, %r34;
add.s64 %rd582, %rd47, %rd580;
ld.shared.u8 %rs93, [%rd582];
mov.u32 %r1457, 1;
setp.ne.s16	%p98, %rs93, 0;
@%p98 bra BB18_122;

BB18_121:
cvt.u64.u32	%rd583, %r34;
add.s64 %rd585, %rd47, %rd583;
ld.shared.u8 %rs94, [%rd585+1];
setp.eq.s16	%p99, %rs94, 0;
selp.u32	%r1457, 1, 0, %p99;

BB18_122:
bfe.u32 %r671, %r28, 5, 1;
setp.ne.s32	%p100, %r1457, %r671;
@%p100 bra BB18_124;

cvt.u64.u32	%rd586, %r34;
st.shared.u32 [%rd59], %r126;
st.shared.u32 [%rd59+4], %r127;
mul.wide.u32 %rd590, %r34, 8;
add.s64 %rd592, %rd46, %rd590;
ld.shared.u64 %rd593, [%rd592];
ld.shared.u64 %rd594, [%rd592+8];
st.shared.u64 [%rd592], %rd594;
st.shared.u64 [%rd592+8], %rd593;
add.s64 %rd596, %rd47, %rd586;
ld.shared.u8 %rs95, [%rd596];
ld.shared.u8 %rs96, [%rd596+1];
st.shared.u8 [%rd596], %rs96;
st.shared.u8 [%rd596+1], %rs95;

BB18_124:
bar.sync 0;
and.b32 %r674, %r28, 63;
sub.s32 %r133, %r34, %r674;
add.s32 %r676, %r133, 64;
mul.wide.u32 %rd597, %r676, 4;
add.s64 %rd599, %rd44, %rd597;
mul.wide.u32 %rd600, %r133, 4;
add.s64 %rd601, %rd44, %rd600;
ld.shared.u32 %r131, [%rd599];
ld.shared.u32 %r132, [%rd601];
setp.le.s32	%p101, %r132, %r131;
@%p101 bra BB18_126;

cvt.u64.u32	%rd602, %r133;
add.s64 %rd604, %rd47, %rd602;
ld.shared.u8 %rs97, [%rd604];
mov.u32 %r1458, 1;
setp.ne.s16	%p102, %rs97, 0;
@%p102 bra BB18_127;

BB18_126:
cvt.u64.u32	%rd605, %r676;
add.s64 %rd607, %rd47, %rd605;
ld.shared.u8 %rs98, [%rd607];
setp.eq.s16	%p103, %rs98, 0;
selp.u32	%r1458, 1, 0, %p103;

BB18_127:
bfe.u32 %r688, %r28, 6, 1;
setp.ne.s32	%p104, %r1458, %r688;
@%p104 bra BB18_129;

mul.wide.u32 %rd608, %r133, 8;
add.s64 %rd610, %rd46, %rd608;
mul.wide.u32 %rd611, %r676, 8;
add.s64 %rd612, %rd46, %rd611;
cvt.u64.u32	%rd613, %r133;
st.shared.u32 [%rd601], %r131;
cvt.u64.u32	%rd617, %r676;
st.shared.u32 [%rd599], %r132;
ld.shared.u64 %rd620, [%rd610];
ld.shared.u64 %rd621, [%rd612];
st.shared.u64 [%rd610], %rd621;
st.shared.u64 [%rd612], %rd620;
add.s64 %rd623, %rd47, %rd613;
ld.shared.u8 %rs99, [%rd623];
add.s64 %rd624, %rd47, %rd617;
ld.shared.u8 %rs100, [%rd624];
st.shared.u8 [%rd623], %rs100;
st.shared.u8 [%rd624], %rs99;

BB18_129:
bar.sync 0;
ld.shared.u32 %r136, [%rd439];
ld.shared.u32 %r137, [%rd441];
setp.le.s32	%p105, %r137, %r136;
@%p105 bra BB18_131;

cvt.u64.u32	%rd630, %r107;
add.s64 %rd632, %rd47, %rd630;
ld.shared.u8 %rs101, [%rd632];
mov.u32 %r1459, 1;
setp.ne.s16	%p106, %rs101, 0;
@%p106 bra BB18_132;

BB18_131:
cvt.u64.u32	%rd633, %r556;
add.s64 %rd635, %rd47, %rd633;
ld.shared.u8 %rs102, [%rd635];
setp.eq.s16	%p107, %rs102, 0;
selp.u32	%r1459, 1, 0, %p107;

BB18_132:
bfe.u32 %r711, %r28, 6, 1;
setp.ne.s32	%p108, %r1459, %r711;
@%p108 bra BB18_134;

cvt.u64.u32	%rd636, %r107;
st.shared.u32 [%rd441], %r136;
cvt.u64.u32	%rd640, %r556;
st.shared.u32 [%rd439], %r137;
mul.wide.u32 %rd643, %r107, 8;
add.s64 %rd645, %rd46, %rd643;
ld.shared.u64 %rd646, [%rd645];
mul.wide.u32 %rd647, %r556, 8;
add.s64 %rd648, %rd46, %rd647;
ld.shared.u64 %rd649, [%rd648];
st.shared.u64 [%rd645], %rd649;
st.shared.u64 [%rd648], %rd646;
add.s64 %rd651, %rd47, %rd636;
ld.shared.u8 %rs103, [%rd651];
add.s64 %rd652, %rd47, %rd640;
ld.shared.u8 %rs104, [%rd652];
st.shared.u8 [%rd651], %rs104;
st.shared.u8 [%rd652], %rs103;

BB18_134:
bar.sync 0;
ld.shared.u32 %r140, [%rd307];
ld.shared.u32 %r141, [%rd309];
setp.le.s32	%p109, %r141, %r140;
@%p109 bra BB18_136;

cvt.u64.u32	%rd658, %r85;
add.s64 %rd660, %rd47, %rd658;
ld.shared.u8 %rs105, [%rd660];
mov.u32 %r1460, 1;
setp.ne.s16	%p110, %rs105, 0;
@%p110 bra BB18_137;

BB18_136:
cvt.u64.u32	%rd661, %r458;
add.s64 %rd663, %rd47, %rd661;
ld.shared.u8 %rs106, [%rd663];
setp.eq.s16	%p111, %rs106, 0;
selp.u32	%r1460, 1, 0, %p111;

BB18_137:
bfe.u32 %r733, %r28, 6, 1;
setp.ne.s32	%p112, %r1460, %r733;
@%p112 bra BB18_139;

cvt.u64.u32	%rd664, %r85;
st.shared.u32 [%rd309], %r140;
cvt.u64.u32	%rd668, %r458;
st.shared.u32 [%rd307], %r141;
mul.wide.u32 %rd671, %r85, 8;
add.s64 %rd673, %rd46, %rd671;
ld.shared.u64 %rd674, [%rd673];
mul.wide.u32 %rd675, %r458, 8;
add.s64 %rd676, %rd46, %rd675;
ld.shared.u64 %rd677, [%rd676];
st.shared.u64 [%rd673], %rd677;
st.shared.u64 [%rd676], %rd674;
add.s64 %rd679, %rd47, %rd664;
ld.shared.u8 %rs107, [%rd679];
add.s64 %rd680, %rd47, %rd668;
ld.shared.u8 %rs108, [%rd680];
st.shared.u8 [%rd679], %rs108;
st.shared.u8 [%rd680], %rs107;

BB18_139:
bar.sync 0;
ld.shared.u32 %r144, [%rd203];
ld.shared.u32 %r145, [%rd205];
setp.le.s32	%p113, %r145, %r144;
@%p113 bra BB18_141;

cvt.u64.u32	%rd686, %r67;
add.s64 %rd688, %rd47, %rd686;
ld.shared.u8 %rs109, [%rd688];
mov.u32 %r1461, 1;
setp.ne.s16	%p114, %rs109, 0;
@%p114 bra BB18_142;

BB18_141:
cvt.u64.u32	%rd689, %r382;
add.s64 %rd691, %rd47, %rd689;
ld.shared.u8 %rs110, [%rd691];
setp.eq.s16	%p115, %rs110, 0;
selp.u32	%r1461, 1, 0, %p115;

BB18_142:
bfe.u32 %r755, %r28, 6, 1;
setp.ne.s32	%p116, %r1461, %r755;
@%p116 bra BB18_144;

cvt.u64.u32	%rd692, %r67;
st.shared.u32 [%rd205], %r144;
cvt.u64.u32	%rd696, %r382;
st.shared.u32 [%rd203], %r145;
mul.wide.u32 %rd699, %r67, 8;
add.s64 %rd701, %rd46, %rd699;
ld.shared.u64 %rd702, [%rd701];
mul.wide.u32 %rd703, %r382, 8;
add.s64 %rd704, %rd46, %rd703;
ld.shared.u64 %rd705, [%rd704];
st.shared.u64 [%rd701], %rd705;
st.shared.u64 [%rd704], %rd702;
add.s64 %rd707, %rd47, %rd692;
ld.shared.u8 %rs111, [%rd707];
add.s64 %rd708, %rd47, %rd696;
ld.shared.u8 %rs112, [%rd708];
st.shared.u8 [%rd707], %rs112;
st.shared.u8 [%rd708], %rs111;

BB18_144:
bar.sync 0;
ld.shared.u32 %r148, [%rd127];
ld.shared.u32 %r149, [%rd129];
setp.le.s32	%p117, %r149, %r148;
@%p117 bra BB18_146;

cvt.u64.u32	%rd714, %r53;
add.s64 %rd716, %rd47, %rd714;
ld.shared.u8 %rs113, [%rd716];
mov.u32 %r1462, 1;
setp.ne.s16	%p118, %rs113, 0;
@%p118 bra BB18_147;

BB18_146:
cvt.u64.u32	%rd717, %r328;
add.s64 %rd719, %rd47, %rd717;
ld.shared.u8 %rs114, [%rd719];
setp.eq.s16	%p119, %rs114, 0;
selp.u32	%r1462, 1, 0, %p119;

BB18_147:
bfe.u32 %r777, %r28, 6, 1;
setp.ne.s32	%p120, %r1462, %r777;
@%p120 bra BB18_149;

cvt.u64.u32	%rd720, %r53;
st.shared.u32 [%rd129], %r148;
cvt.u64.u32	%rd724, %r328;
st.shared.u32 [%rd127], %r149;
mul.wide.u32 %rd727, %r53, 8;
add.s64 %rd729, %rd46, %rd727;
ld.shared.u64 %rd730, [%rd729];
mul.wide.u32 %rd731, %r328, 8;
add.s64 %rd732, %rd46, %rd731;
ld.shared.u64 %rd733, [%rd732];
st.shared.u64 [%rd729], %rd733;
st.shared.u64 [%rd732], %rd730;
add.s64 %rd735, %rd47, %rd720;
ld.shared.u8 %rs115, [%rd735];
add.s64 %rd736, %rd47, %rd724;
ld.shared.u8 %rs116, [%rd736];
st.shared.u8 [%rd735], %rs116;
st.shared.u8 [%rd736], %rs115;

BB18_149:
bar.sync 0;
ld.shared.u32 %r152, [%rd79];
ld.shared.u32 %r153, [%rd81];
setp.le.s32	%p121, %r153, %r152;
@%p121 bra BB18_151;

cvt.u64.u32	%rd742, %r43;
add.s64 %rd744, %rd47, %rd742;
ld.shared.u8 %rs117, [%rd744];
mov.u32 %r1463, 1;
setp.ne.s16	%p122, %rs117, 0;
@%p122 bra BB18_152;

BB18_151:
cvt.u64.u32	%rd745, %r296;
add.s64 %rd747, %rd47, %rd745;
ld.shared.u8 %rs118, [%rd747];
setp.eq.s16	%p123, %rs118, 0;
selp.u32	%r1463, 1, 0, %p123;

BB18_152:
bfe.u32 %r799, %r28, 6, 1;
setp.ne.s32	%p124, %r1463, %r799;
@%p124 bra BB18_154;

cvt.u64.u32	%rd748, %r43;
st.shared.u32 [%rd81], %r152;
cvt.u64.u32	%rd752, %r296;
st.shared.u32 [%rd79], %r153;
mul.wide.u32 %rd755, %r43, 8;
add.s64 %rd757, %rd46, %rd755;
ld.shared.u64 %rd758, [%rd757];
mul.wide.u32 %rd759, %r296, 8;
add.s64 %rd760, %rd46, %rd759;
ld.shared.u64 %rd761, [%rd760];
st.shared.u64 [%rd757], %rd761;
st.shared.u64 [%rd760], %rd758;
add.s64 %rd763, %rd47, %rd748;
ld.shared.u8 %rs119, [%rd763];
add.s64 %rd764, %rd47, %rd752;
ld.shared.u8 %rs120, [%rd764];
st.shared.u8 [%rd763], %rs120;
st.shared.u8 [%rd764], %rs119;

BB18_154:
bar.sync 0;
ld.shared.u32 %r156, [%rd59+4];
ld.shared.u32 %r157, [%rd59];
setp.le.s32	%p125, %r157, %r156;
@%p125 bra BB18_156;

cvt.u64.u32	%rd768, %r34;
add.s64 %rd770, %rd47, %rd768;
ld.shared.u8 %rs121, [%rd770];
mov.u32 %r1464, 1;
setp.ne.s16	%p126, %rs121, 0;
@%p126 bra BB18_157;

BB18_156:
cvt.u64.u32	%rd771, %r34;
add.s64 %rd773, %rd47, %rd771;
ld.shared.u8 %rs122, [%rd773+1];
setp.eq.s16	%p127, %rs122, 0;
selp.u32	%r1464, 1, 0, %p127;

BB18_157:
bfe.u32 %r813, %r28, 6, 1;
setp.ne.s32	%p128, %r1464, %r813;
@%p128 bra BB18_159;

cvt.u64.u32	%rd774, %r34;
st.shared.u32 [%rd59], %r156;
st.shared.u32 [%rd59+4], %r157;
mul.wide.u32 %rd778, %r34, 8;
add.s64 %rd780, %rd46, %rd778;
ld.shared.u64 %rd781, [%rd780];
ld.shared.u64 %rd782, [%rd780+8];
st.shared.u64 [%rd780], %rd782;
st.shared.u64 [%rd780+8], %rd781;
add.s64 %rd784, %rd47, %rd774;
ld.shared.u8 %rs123, [%rd784];
ld.shared.u8 %rs124, [%rd784+1];
st.shared.u8 [%rd784], %rs124;
st.shared.u8 [%rd784+1], %rs123;

BB18_159:
bar.sync 0;
mov.u64 %rd1558, _Z20bitonicSortKVInPlaceIilLin1ELin1E6GTCompIiEjLi1024EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3_$__cuda_local_var_181271_29_non_const_sharedKeys;
and.b32 %r816, %r28, 127;
sub.s32 %r163, %r34, %r816;
add.s32 %r818, %r163, 128;
mul.wide.u32 %rd785, %r818, 4;
add.s64 %rd787, %rd1558, %rd785;
mul.wide.u32 %rd788, %r163, 4;
add.s64 %rd789, %rd1558, %rd788;
ld.shared.u32 %r161, [%rd787];
ld.shared.u32 %r162, [%rd789];
setp.le.s32	%p129, %r162, %r161;
@%p129 bra BB18_161;

cvt.u64.u32	%rd790, %r163;
add.s64 %rd792, %rd47, %rd790;
ld.shared.u8 %rs125, [%rd792];
mov.u32 %r1465, 1;
setp.ne.s16	%p130, %rs125, 0;
@%p130 bra BB18_162;

BB18_161:
cvt.u64.u32	%rd793, %r818;
add.s64 %rd795, %rd47, %rd793;
ld.shared.u8 %rs126, [%rd795];
setp.eq.s16	%p131, %rs126, 0;
selp.u32	%r1465, 1, 0, %p131;

BB18_162:
bfe.u32 %r830, %r28, 7, 1;
setp.ne.s32	%p132, %r1465, %r830;
@%p132 bra BB18_164;

mul.wide.u32 %rd796, %r163, 8;
add.s64 %rd798, %rd46, %rd796;
mul.wide.u32 %rd799, %r818, 8;
add.s64 %rd800, %rd46, %rd799;
cvt.u64.u32	%rd801, %r163;
st.shared.u32 [%rd789], %r161;
cvt.u64.u32	%rd805, %r818;
st.shared.u32 [%rd787], %r162;
ld.shared.u64 %rd808, [%rd798];
ld.shared.u64 %rd809, [%rd800];
st.shared.u64 [%rd798], %rd809;
st.shared.u64 [%rd800], %rd808;
add.s64 %rd811, %rd47, %rd801;
ld.shared.u8 %rs127, [%rd811];
add.s64 %rd812, %rd47, %rd805;
ld.shared.u8 %rs128, [%rd812];
st.shared.u8 [%rd811], %rs128;
st.shared.u8 [%rd812], %rs127;

BB18_164:
bar.sync 0;
ld.shared.u32 %r166, [%rd599];
ld.shared.u32 %r167, [%rd601];
setp.le.s32	%p133, %r167, %r166;
@%p133 bra BB18_166;

cvt.u64.u32	%rd818, %r133;
add.s64 %rd820, %rd47, %rd818;
ld.shared.u8 %rs129, [%rd820];
mov.u32 %r1466, 1;
setp.ne.s16	%p134, %rs129, 0;
@%p134 bra BB18_167;

BB18_166:
cvt.u64.u32	%rd821, %r676;
add.s64 %rd823, %rd47, %rd821;
ld.shared.u8 %rs130, [%rd823];
setp.eq.s16	%p135, %rs130, 0;
selp.u32	%r1466, 1, 0, %p135;

BB18_167:
bfe.u32 %r853, %r28, 7, 1;
setp.ne.s32	%p136, %r1466, %r853;
@%p136 bra BB18_169;

cvt.u64.u32	%rd824, %r133;
st.shared.u32 [%rd601], %r166;
cvt.u64.u32	%rd828, %r676;
st.shared.u32 [%rd599], %r167;
mul.wide.u32 %rd831, %r133, 8;
add.s64 %rd833, %rd46, %rd831;
ld.shared.u64 %rd834, [%rd833];
mul.wide.u32 %rd835, %r676, 8;
add.s64 %rd836, %rd46, %rd835;
ld.shared.u64 %rd837, [%rd836];
st.shared.u64 [%rd833], %rd837;
st.shared.u64 [%rd836], %rd834;
add.s64 %rd839, %rd47, %rd824;
ld.shared.u8 %rs131, [%rd839];
add.s64 %rd840, %rd47, %rd828;
ld.shared.u8 %rs132, [%rd840];
st.shared.u8 [%rd839], %rs132;
st.shared.u8 [%rd840], %rs131;

BB18_169:
bar.sync 0;
ld.shared.u32 %r170, [%rd439];
ld.shared.u32 %r171, [%rd441];
setp.le.s32	%p137, %r171, %r170;
@%p137 bra BB18_171;

cvt.u64.u32	%rd846, %r107;
add.s64 %rd848, %rd47, %rd846;
ld.shared.u8 %rs133, [%rd848];
mov.u32 %r1467, 1;
setp.ne.s16	%p138, %rs133, 0;
@%p138 bra BB18_172;

BB18_171:
add.s32 %r1404, %r107, 32;
cvt.u64.u32	%rd849, %r1404;
add.s64 %rd851, %rd47, %rd849;
ld.shared.u8 %rs134, [%rd851];
setp.eq.s16	%p139, %rs134, 0;
selp.u32	%r1467, 1, 0, %p139;

BB18_172:
bfe.u32 %r875, %r28, 7, 1;
setp.ne.s32	%p140, %r1467, %r875;
@%p140 bra BB18_174;

add.s32 %r1413, %r107, 32;
cvt.u64.u32	%rd852, %r107;
st.shared.u32 [%rd441], %r170;
cvt.u64.u32	%rd856, %r1413;
st.shared.u32 [%rd439], %r171;
mul.wide.u32 %rd859, %r107, 8;
add.s64 %rd861, %rd46, %rd859;
ld.shared.u64 %rd862, [%rd861];
mul.wide.u32 %rd863, %r1413, 8;
add.s64 %rd864, %rd46, %rd863;
ld.shared.u64 %rd865, [%rd864];
st.shared.u64 [%rd861], %rd865;
st.shared.u64 [%rd864], %rd862;
add.s64 %rd867, %rd47, %rd852;
ld.shared.u8 %rs135, [%rd867];
add.s64 %rd868, %rd47, %rd856;
ld.shared.u8 %rs136, [%rd868];
st.shared.u8 [%rd867], %rs136;
st.shared.u8 [%rd868], %rs135;

BB18_174:
bar.sync 0;
ld.shared.u32 %r174, [%rd307];
ld.shared.u32 %r175, [%rd309];
setp.le.s32	%p141, %r175, %r174;
@%p141 bra BB18_176;

cvt.u64.u32	%rd874, %r85;
add.s64 %rd876, %rd47, %rd874;
ld.shared.u8 %rs137, [%rd876];
mov.u32 %r1468, 1;
setp.ne.s16	%p142, %rs137, 0;
@%p142 bra BB18_177;

BB18_176:
add.s32 %r1405, %r85, 16;
cvt.u64.u32	%rd877, %r1405;
add.s64 %rd879, %rd47, %rd877;
ld.shared.u8 %rs138, [%rd879];
setp.eq.s16	%p143, %rs138, 0;
selp.u32	%r1468, 1, 0, %p143;

BB18_177:
bfe.u32 %r897, %r28, 7, 1;
setp.ne.s32	%p144, %r1468, %r897;
@%p144 bra BB18_179;

add.s32 %r1412, %r85, 16;
cvt.u64.u32	%rd880, %r85;
st.shared.u32 [%rd309], %r174;
cvt.u64.u32	%rd884, %r1412;
st.shared.u32 [%rd307], %r175;
mul.wide.u32 %rd887, %r85, 8;
add.s64 %rd889, %rd46, %rd887;
ld.shared.u64 %rd890, [%rd889];
mul.wide.u32 %rd891, %r1412, 8;
add.s64 %rd892, %rd46, %rd891;
ld.shared.u64 %rd893, [%rd892];
st.shared.u64 [%rd889], %rd893;
st.shared.u64 [%rd892], %rd890;
add.s64 %rd895, %rd47, %rd880;
ld.shared.u8 %rs139, [%rd895];
add.s64 %rd896, %rd47, %rd884;
ld.shared.u8 %rs140, [%rd896];
st.shared.u8 [%rd895], %rs140;
st.shared.u8 [%rd896], %rs139;

BB18_179:
bar.sync 0;
ld.shared.u32 %r178, [%rd203];
ld.shared.u32 %r179, [%rd205];
setp.le.s32	%p145, %r179, %r178;
@%p145 bra BB18_181;

cvt.u64.u32	%rd902, %r67;
add.s64 %rd904, %rd47, %rd902;
ld.shared.u8 %rs141, [%rd904];
mov.u32 %r1469, 1;
setp.ne.s16	%p146, %rs141, 0;
@%p146 bra BB18_182;

BB18_181:
add.s32 %r1406, %r67, 8;
cvt.u64.u32	%rd905, %r1406;
add.s64 %rd907, %rd47, %rd905;
ld.shared.u8 %rs142, [%rd907];
setp.eq.s16	%p147, %rs142, 0;
selp.u32	%r1469, 1, 0, %p147;

BB18_182:
bfe.u32 %r919, %r28, 7, 1;
setp.ne.s32	%p148, %r1469, %r919;
@%p148 bra BB18_184;

add.s32 %r1411, %r67, 8;
cvt.u64.u32	%rd908, %r67;
st.shared.u32 [%rd205], %r178;
cvt.u64.u32	%rd912, %r1411;
st.shared.u32 [%rd203], %r179;
mul.wide.u32 %rd915, %r67, 8;
add.s64 %rd917, %rd46, %rd915;
ld.shared.u64 %rd918, [%rd917];
mul.wide.u32 %rd919, %r1411, 8;
add.s64 %rd920, %rd46, %rd919;
ld.shared.u64 %rd921, [%rd920];
st.shared.u64 [%rd917], %rd921;
st.shared.u64 [%rd920], %rd918;
add.s64 %rd923, %rd47, %rd908;
ld.shared.u8 %rs143, [%rd923];
add.s64 %rd924, %rd47, %rd912;
ld.shared.u8 %rs144, [%rd924];
st.shared.u8 [%rd923], %rs144;
st.shared.u8 [%rd924], %rs143;

BB18_184:
bar.sync 0;
ld.shared.u32 %r182, [%rd127];
ld.shared.u32 %r183, [%rd129];
setp.le.s32	%p149, %r183, %r182;
@%p149 bra BB18_186;

cvt.u64.u32	%rd930, %r53;
add.s64 %rd932, %rd47, %rd930;
ld.shared.u8 %rs145, [%rd932];
mov.u32 %r1470, 1;
setp.ne.s16	%p150, %rs145, 0;
@%p150 bra BB18_187;

BB18_186:
add.s32 %r1407, %r53, 4;
cvt.u64.u32	%rd933, %r1407;
add.s64 %rd935, %rd47, %rd933;
ld.shared.u8 %rs146, [%rd935];
setp.eq.s16	%p151, %rs146, 0;
selp.u32	%r1470, 1, 0, %p151;

BB18_187:
bfe.u32 %r941, %r28, 7, 1;
setp.ne.s32	%p152, %r1470, %r941;
@%p152 bra BB18_189;

add.s32 %r1410, %r53, 4;
cvt.u64.u32	%rd936, %r53;
st.shared.u32 [%rd129], %r182;
cvt.u64.u32	%rd940, %r1410;
st.shared.u32 [%rd127], %r183;
mul.wide.u32 %rd943, %r53, 8;
add.s64 %rd945, %rd46, %rd943;
ld.shared.u64 %rd946, [%rd945];
mul.wide.u32 %rd947, %r1410, 8;
add.s64 %rd948, %rd46, %rd947;
ld.shared.u64 %rd949, [%rd948];
st.shared.u64 [%rd945], %rd949;
st.shared.u64 [%rd948], %rd946;
add.s64 %rd951, %rd47, %rd936;
ld.shared.u8 %rs147, [%rd951];
add.s64 %rd952, %rd47, %rd940;
ld.shared.u8 %rs148, [%rd952];
st.shared.u8 [%rd951], %rs148;
st.shared.u8 [%rd952], %rs147;

BB18_189:
bar.sync 0;
ld.shared.u32 %r186, [%rd79];
ld.shared.u32 %r187, [%rd81];
setp.le.s32	%p153, %r187, %r186;
@%p153 bra BB18_191;

cvt.u64.u32	%rd958, %r43;
add.s64 %rd960, %rd47, %rd958;
ld.shared.u8 %rs149, [%rd960];
mov.u32 %r1471, 1;
setp.ne.s16	%p154, %rs149, 0;
@%p154 bra BB18_192;

BB18_191:
add.s32 %r1408, %r43, 2;
cvt.u64.u32	%rd961, %r1408;
add.s64 %rd963, %rd47, %rd961;
ld.shared.u8 %rs150, [%rd963];
setp.eq.s16	%p155, %rs150, 0;
selp.u32	%r1471, 1, 0, %p155;

BB18_192:
bfe.u32 %r963, %r28, 7, 1;
setp.ne.s32	%p156, %r1471, %r963;
@%p156 bra BB18_194;

add.s32 %r1409, %r43, 2;
cvt.u64.u32	%rd964, %r43;
st.shared.u32 [%rd81], %r186;
cvt.u64.u32	%rd968, %r1409;
st.shared.u32 [%rd79], %r187;
mul.wide.u32 %rd971, %r43, 8;
add.s64 %rd973, %rd46, %rd971;
ld.shared.u64 %rd974, [%rd973];
mul.wide.u32 %rd975, %r1409, 8;
add.s64 %rd976, %rd46, %rd975;
ld.shared.u64 %rd977, [%rd976];
st.shared.u64 [%rd973], %rd977;
st.shared.u64 [%rd976], %rd974;
add.s64 %rd979, %rd47, %rd964;
ld.shared.u8 %rs151, [%rd979];
add.s64 %rd980, %rd47, %rd968;
ld.shared.u8 %rs152, [%rd980];
st.shared.u8 [%rd979], %rs152;
st.shared.u8 [%rd980], %rs151;

BB18_194:
bar.sync 0;
ld.shared.u32 %r190, [%rd59+4];
ld.shared.u32 %r191, [%rd59];
setp.le.s32	%p157, %r191, %r190;
@%p157 bra BB18_196;

cvt.u64.u32	%rd984, %r34;
add.s64 %rd986, %rd47, %rd984;
ld.shared.u8 %rs153, [%rd986];
mov.u32 %r1472, 1;
setp.ne.s16	%p158, %rs153, 0;
@%p158 bra BB18_197;

BB18_196:
cvt.u64.u32	%rd987, %r34;
add.s64 %rd989, %rd47, %rd987;
ld.shared.u8 %rs154, [%rd989+1];
setp.eq.s16	%p159, %rs154, 0;
selp.u32	%r1472, 1, 0, %p159;

BB18_197:
bfe.u32 %r977, %r28, 7, 1;
setp.ne.s32	%p160, %r1472, %r977;
@%p160 bra BB18_199;

cvt.u64.u32	%rd990, %r34;
st.shared.u32 [%rd59], %r190;
st.shared.u32 [%rd59+4], %r191;
mul.wide.u32 %rd994, %r34, 8;
add.s64 %rd996, %rd46, %rd994;
ld.shared.u64 %rd997, [%rd996];
ld.shared.u64 %rd998, [%rd996+8];
st.shared.u64 [%rd996], %rd998;
st.shared.u64 [%rd996+8], %rd997;
add.s64 %rd1000, %rd47, %rd990;
ld.shared.u8 %rs155, [%rd1000];
ld.shared.u8 %rs156, [%rd1000+1];
st.shared.u8 [%rd1000], %rs156;
st.shared.u8 [%rd1000+1], %rs155;

BB18_199:
bar.sync 0;
mov.u64 %rd1550, _Z20bitonicSortKVInPlaceIilLin1ELin1E6GTCompIiEjLi1024EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3_$__cuda_local_var_181271_29_non_const_sharedKeys;
and.b32 %r980, %r28, 255;
sub.s32 %r197, %r34, %r980;
add.s32 %r982, %r197, 256;
mul.wide.u32 %rd1001, %r982, 4;
add.s64 %rd1003, %rd1550, %rd1001;
mul.wide.u32 %rd1004, %r197, 4;
add.s64 %rd1005, %rd1550, %rd1004;
ld.shared.u32 %r195, [%rd1003];
ld.shared.u32 %r196, [%rd1005];
setp.le.s32	%p161, %r196, %r195;
@%p161 bra BB18_201;

cvt.u64.u32	%rd1006, %r197;
add.s64 %rd1008, %rd47, %rd1006;
ld.shared.u8 %rs157, [%rd1008];
mov.u32 %r1473, 1;
setp.ne.s16	%p162, %rs157, 0;
@%p162 bra BB18_202;

BB18_201:
add.s32 %r1390, %r197, 256;
cvt.u64.u32	%rd1009, %r1390;
add.s64 %rd1011, %rd47, %rd1009;
ld.shared.u8 %rs158, [%rd1011];
setp.eq.s16	%p163, %rs158, 0;
selp.u32	%r1473, 1, 0, %p163;

BB18_202:
bfe.u32 %r994, %r28, 8, 1;
setp.ne.s32	%p164, %r1473, %r994;
@%p164 bra BB18_204;

mul.wide.u32 %rd1564, %r197, 4;
mov.u64 %rd1563, _Z20bitonicSortKVInPlaceIilLin1ELin1E6GTCompIiEjLi1024EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3_$__cuda_local_var_181271_29_non_const_sharedKeys;
add.s64 %rd1562, %rd1563, %rd1564;
add.s32 %r1399, %r197, 256;
mul.wide.u32 %rd1012, %r197, 8;
add.s64 %rd1014, %rd46, %rd1012;
mul.wide.u32 %rd1015, %r1399, 8;
add.s64 %rd1016, %rd46, %rd1015;
cvt.u64.u32	%rd1017, %r197;
st.shared.u32 [%rd1562], %r195;
cvt.u64.u32	%rd1021, %r1399;
st.shared.u32 [%rd1003], %r196;
ld.shared.u64 %rd1024, [%rd1014];
ld.shared.u64 %rd1025, [%rd1016];
st.shared.u64 [%rd1014], %rd1025;
st.shared.u64 [%rd1016], %rd1024;
add.s64 %rd1027, %rd47, %rd1017;
ld.shared.u8 %rs159, [%rd1027];
add.s64 %rd1028, %rd47, %rd1021;
ld.shared.u8 %rs160, [%rd1028];
st.shared.u8 [%rd1027], %rs160;
st.shared.u8 [%rd1028], %rs159;

BB18_204:
bar.sync 0;
ld.shared.u32 %r200, [%rd787];
ld.shared.u32 %r201, [%rd789];
setp.le.s32	%p165, %r201, %r200;
@%p165 bra BB18_206;

cvt.u64.u32	%rd1034, %r163;
add.s64 %rd1036, %rd47, %rd1034;
ld.shared.u8 %rs161, [%rd1036];
mov.u32 %r1474, 1;
setp.ne.s16	%p166, %rs161, 0;
@%p166 bra BB18_207;

BB18_206:
add.s32 %r1384, %r163, 128;
cvt.u64.u32	%rd1037, %r1384;
add.s64 %rd1039, %rd47, %rd1037;
ld.shared.u8 %rs162, [%rd1039];
setp.eq.s16	%p167, %rs162, 0;
selp.u32	%r1474, 1, 0, %p167;

BB18_207:
bfe.u32 %r1017, %r28, 8, 1;
setp.ne.s32	%p168, %r1474, %r1017;
@%p168 bra BB18_209;

add.s32 %r1385, %r163, 128;
cvt.u64.u32	%rd1040, %r163;
st.shared.u32 [%rd789], %r200;
cvt.u64.u32	%rd1044, %r1385;
st.shared.u32 [%rd787], %r201;
mul.wide.u32 %rd1047, %r163, 8;
add.s64 %rd1049, %rd46, %rd1047;
ld.shared.u64 %rd1050, [%rd1049];
mul.wide.u32 %rd1051, %r1385, 8;
add.s64 %rd1052, %rd46, %rd1051;
ld.shared.u64 %rd1053, [%rd1052];
st.shared.u64 [%rd1049], %rd1053;
st.shared.u64 [%rd1052], %rd1050;
add.s64 %rd1055, %rd47, %rd1040;
ld.shared.u8 %rs163, [%rd1055];
add.s64 %rd1056, %rd47, %rd1044;
ld.shared.u8 %rs164, [%rd1056];
st.shared.u8 [%rd1055], %rs164;
st.shared.u8 [%rd1056], %rs163;

BB18_209:
bar.sync 0;
ld.shared.u32 %r204, [%rd599];
ld.shared.u32 %r205, [%rd601];
setp.le.s32	%p169, %r205, %r204;
@%p169 bra BB18_211;

cvt.u64.u32	%rd1062, %r133;
add.s64 %rd1064, %rd47, %rd1062;
ld.shared.u8 %rs165, [%rd1064];
mov.u32 %r1475, 1;
setp.ne.s16	%p170, %rs165, 0;
@%p170 bra BB18_212;

BB18_211:
add.s32 %r1386, %r133, 64;
cvt.u64.u32	%rd1065, %r1386;
add.s64 %rd1067, %rd47, %rd1065;
ld.shared.u8 %rs166, [%rd1067];
setp.eq.s16	%p171, %rs166, 0;
selp.u32	%r1475, 1, 0, %p171;

BB18_212:
bfe.u32 %r1039, %r28, 8, 1;
setp.ne.s32	%p172, %r1475, %r1039;
@%p172 bra BB18_214;

add.s32 %r1387, %r133, 64;
cvt.u64.u32	%rd1068, %r133;
st.shared.u32 [%rd601], %r204;
cvt.u64.u32	%rd1072, %r1387;
st.shared.u32 [%rd599], %r205;
mul.wide.u32 %rd1075, %r133, 8;
add.s64 %rd1077, %rd46, %rd1075;
ld.shared.u64 %rd1078, [%rd1077];
mul.wide.u32 %rd1079, %r1387, 8;
add.s64 %rd1080, %rd46, %rd1079;
ld.shared.u64 %rd1081, [%rd1080];
st.shared.u64 [%rd1077], %rd1081;
st.shared.u64 [%rd1080], %rd1078;
add.s64 %rd1083, %rd47, %rd1068;
ld.shared.u8 %rs167, [%rd1083];
add.s64 %rd1084, %rd47, %rd1072;
ld.shared.u8 %rs168, [%rd1084];
st.shared.u8 [%rd1083], %rs168;
st.shared.u8 [%rd1084], %rs167;

BB18_214:
bar.sync 0;
ld.shared.u32 %r208, [%rd439];
ld.shared.u32 %r209, [%rd441];
setp.le.s32	%p173, %r209, %r208;
@%p173 bra BB18_216;

cvt.u64.u32	%rd1090, %r107;
add.s64 %rd1092, %rd47, %rd1090;
ld.shared.u8 %rs169, [%rd1092];
mov.u32 %r1476, 1;
setp.ne.s16	%p174, %rs169, 0;
@%p174 bra BB18_217;

BB18_216:
add.s32 %r1388, %r107, 32;
cvt.u64.u32	%rd1093, %r1388;
add.s64 %rd1095, %rd47, %rd1093;
ld.shared.u8 %rs170, [%rd1095];
setp.eq.s16	%p175, %rs170, 0;
selp.u32	%r1476, 1, 0, %p175;

BB18_217:
bfe.u32 %r1061, %r28, 8, 1;
setp.ne.s32	%p176, %r1476, %r1061;
@%p176 bra BB18_219;

add.s32 %r1389, %r107, 32;
cvt.u64.u32	%rd1096, %r107;
st.shared.u32 [%rd441], %r208;
cvt.u64.u32	%rd1100, %r1389;
st.shared.u32 [%rd439], %r209;
mul.wide.u32 %rd1103, %r107, 8;
add.s64 %rd1105, %rd46, %rd1103;
ld.shared.u64 %rd1106, [%rd1105];
mul.wide.u32 %rd1107, %r1389, 8;
add.s64 %rd1108, %rd46, %rd1107;
ld.shared.u64 %rd1109, [%rd1108];
st.shared.u64 [%rd1105], %rd1109;
st.shared.u64 [%rd1108], %rd1106;
add.s64 %rd1111, %rd47, %rd1096;
ld.shared.u8 %rs171, [%rd1111];
add.s64 %rd1112, %rd47, %rd1100;
ld.shared.u8 %rs172, [%rd1112];
st.shared.u8 [%rd1111], %rs172;
st.shared.u8 [%rd1112], %rs171;

BB18_219:
bar.sync 0;
ld.shared.u32 %r212, [%rd307];
ld.shared.u32 %r213, [%rd309];
setp.le.s32	%p177, %r213, %r212;
@%p177 bra BB18_221;

cvt.u64.u32	%rd1118, %r85;
add.s64 %rd1120, %rd47, %rd1118;
ld.shared.u8 %rs173, [%rd1120];
mov.u32 %r1477, 1;
setp.ne.s16	%p178, %rs173, 0;
@%p178 bra BB18_222;

BB18_221:
add.s32 %r1391, %r85, 16;
cvt.u64.u32	%rd1121, %r1391;
add.s64 %rd1123, %rd47, %rd1121;
ld.shared.u8 %rs174, [%rd1123];
setp.eq.s16	%p179, %rs174, 0;
selp.u32	%r1477, 1, 0, %p179;

BB18_222:
bfe.u32 %r1083, %r28, 8, 1;
setp.ne.s32	%p180, %r1477, %r1083;
@%p180 bra BB18_224;

add.s32 %r1398, %r85, 16;
cvt.u64.u32	%rd1124, %r85;
st.shared.u32 [%rd309], %r212;
cvt.u64.u32	%rd1128, %r1398;
st.shared.u32 [%rd307], %r213;
mul.wide.u32 %rd1131, %r85, 8;
add.s64 %rd1133, %rd46, %rd1131;
ld.shared.u64 %rd1134, [%rd1133];
mul.wide.u32 %rd1135, %r1398, 8;
add.s64 %rd1136, %rd46, %rd1135;
ld.shared.u64 %rd1137, [%rd1136];
st.shared.u64 [%rd1133], %rd1137;
st.shared.u64 [%rd1136], %rd1134;
add.s64 %rd1139, %rd47, %rd1124;
ld.shared.u8 %rs175, [%rd1139];
add.s64 %rd1140, %rd47, %rd1128;
ld.shared.u8 %rs176, [%rd1140];
st.shared.u8 [%rd1139], %rs176;
st.shared.u8 [%rd1140], %rs175;

BB18_224:
bar.sync 0;
ld.shared.u32 %r216, [%rd203];
ld.shared.u32 %r217, [%rd205];
setp.le.s32	%p181, %r217, %r216;
@%p181 bra BB18_226;

cvt.u64.u32	%rd1146, %r67;
add.s64 %rd1148, %rd47, %rd1146;
ld.shared.u8 %rs177, [%rd1148];
mov.u32 %r1478, 1;
setp.ne.s16	%p182, %rs177, 0;
@%p182 bra BB18_227;

BB18_226:
add.s32 %r1392, %r67, 8;
cvt.u64.u32	%rd1149, %r1392;
add.s64 %rd1151, %rd47, %rd1149;
ld.shared.u8 %rs178, [%rd1151];
setp.eq.s16	%p183, %rs178, 0;
selp.u32	%r1478, 1, 0, %p183;

BB18_227:
bfe.u32 %r1105, %r28, 8, 1;
setp.ne.s32	%p184, %r1478, %r1105;
@%p184 bra BB18_229;

add.s32 %r1397, %r67, 8;
cvt.u64.u32	%rd1152, %r67;
st.shared.u32 [%rd205], %r216;
cvt.u64.u32	%rd1156, %r1397;
st.shared.u32 [%rd203], %r217;
mul.wide.u32 %rd1159, %r67, 8;
add.s64 %rd1161, %rd46, %rd1159;
ld.shared.u64 %rd1162, [%rd1161];
mul.wide.u32 %rd1163, %r1397, 8;
add.s64 %rd1164, %rd46, %rd1163;
ld.shared.u64 %rd1165, [%rd1164];
st.shared.u64 [%rd1161], %rd1165;
st.shared.u64 [%rd1164], %rd1162;
add.s64 %rd1167, %rd47, %rd1152;
ld.shared.u8 %rs179, [%rd1167];
add.s64 %rd1168, %rd47, %rd1156;
ld.shared.u8 %rs180, [%rd1168];
st.shared.u8 [%rd1167], %rs180;
st.shared.u8 [%rd1168], %rs179;

BB18_229:
bar.sync 0;
ld.shared.u32 %r220, [%rd127];
ld.shared.u32 %r221, [%rd129];
setp.le.s32	%p185, %r221, %r220;
@%p185 bra BB18_231;

cvt.u64.u32	%rd1174, %r53;
add.s64 %rd1176, %rd47, %rd1174;
ld.shared.u8 %rs181, [%rd1176];
mov.u32 %r1479, 1;
setp.ne.s16	%p186, %rs181, 0;
@%p186 bra BB18_232;

BB18_231:
add.s32 %r1393, %r53, 4;
cvt.u64.u32	%rd1177, %r1393;
add.s64 %rd1179, %rd47, %rd1177;
ld.shared.u8 %rs182, [%rd1179];
setp.eq.s16	%p187, %rs182, 0;
selp.u32	%r1479, 1, 0, %p187;

BB18_232:
bfe.u32 %r1127, %r28, 8, 1;
setp.ne.s32	%p188, %r1479, %r1127;
@%p188 bra BB18_234;

add.s32 %r1396, %r53, 4;
cvt.u64.u32	%rd1180, %r53;
st.shared.u32 [%rd129], %r220;
cvt.u64.u32	%rd1184, %r1396;
st.shared.u32 [%rd127], %r221;
mul.wide.u32 %rd1187, %r53, 8;
add.s64 %rd1189, %rd46, %rd1187;
ld.shared.u64 %rd1190, [%rd1189];
mul.wide.u32 %rd1191, %r1396, 8;
add.s64 %rd1192, %rd46, %rd1191;
ld.shared.u64 %rd1193, [%rd1192];
st.shared.u64 [%rd1189], %rd1193;
st.shared.u64 [%rd1192], %rd1190;
add.s64 %rd1195, %rd47, %rd1180;
ld.shared.u8 %rs183, [%rd1195];
add.s64 %rd1196, %rd47, %rd1184;
ld.shared.u8 %rs184, [%rd1196];
st.shared.u8 [%rd1195], %rs184;
st.shared.u8 [%rd1196], %rs183;

BB18_234:
bar.sync 0;
ld.shared.u32 %r224, [%rd79];
ld.shared.u32 %r225, [%rd81];
setp.le.s32	%p189, %r225, %r224;
@%p189 bra BB18_236;

cvt.u64.u32	%rd1202, %r43;
add.s64 %rd1204, %rd47, %rd1202;
ld.shared.u8 %rs185, [%rd1204];
mov.u32 %r1480, 1;
setp.ne.s16	%p190, %rs185, 0;
@%p190 bra BB18_237;

BB18_236:
add.s32 %r1394, %r43, 2;
cvt.u64.u32	%rd1205, %r1394;
add.s64 %rd1207, %rd47, %rd1205;
ld.shared.u8 %rs186, [%rd1207];
setp.eq.s16	%p191, %rs186, 0;
selp.u32	%r1480, 1, 0, %p191;

BB18_237:
mov.u32 %r1400, %tid.x;
bfe.u32 %r1149, %r1400, 8, 1;
setp.ne.s32	%p192, %r1480, %r1149;
@%p192 bra BB18_239;

add.s32 %r1395, %r43, 2;
cvt.u64.u32	%rd1208, %r43;
st.shared.u32 [%rd81], %r224;
cvt.u64.u32	%rd1212, %r1395;
st.shared.u32 [%rd79], %r225;
mul.wide.u32 %rd1215, %r43, 8;
add.s64 %rd1217, %rd46, %rd1215;
ld.shared.u64 %rd1218, [%rd1217];
mul.wide.u32 %rd1219, %r1395, 8;
add.s64 %rd1220, %rd46, %rd1219;
ld.shared.u64 %rd1221, [%rd1220];
st.shared.u64 [%rd1217], %rd1221;
st.shared.u64 [%rd1220], %rd1218;
add.s64 %rd1223, %rd47, %rd1208;
ld.shared.u8 %rs187, [%rd1223];
add.s64 %rd1224, %rd47, %rd1212;
ld.shared.u8 %rs188, [%rd1224];
st.shared.u8 [%rd1223], %rs188;
st.shared.u8 [%rd1224], %rs187;

BB18_239:
bar.sync 0;
ld.shared.u32 %r228, [%rd59+4];
ld.shared.u32 %r229, [%rd59];
setp.le.s32	%p193, %r229, %r228;
@%p193 bra BB18_241;

cvt.u64.u32	%rd1228, %r34;
add.s64 %rd1230, %rd47, %rd1228;
ld.shared.u8 %rs189, [%rd1230];
mov.u32 %r1481, 1;
setp.ne.s16	%p194, %rs189, 0;
@%p194 bra BB18_242;

BB18_241:
cvt.u64.u32	%rd1231, %r34;
add.s64 %rd1233, %rd47, %rd1231;
ld.shared.u8 %rs190, [%rd1233+1];
setp.eq.s16	%p195, %rs190, 0;
selp.u32	%r1481, 1, 0, %p195;

BB18_242:
mov.u32 %r1401, %tid.x;
bfe.u32 %r1163, %r1401, 8, 1;
setp.ne.s32	%p196, %r1481, %r1163;
@%p196 bra BB18_244;

cvt.u64.u32	%rd1234, %r34;
st.shared.u32 [%rd59], %r228;
st.shared.u32 [%rd59+4], %r229;
mul.wide.u32 %rd1238, %r34, 8;
add.s64 %rd1240, %rd46, %rd1238;
ld.shared.u64 %rd1241, [%rd1240];
ld.shared.u64 %rd1242, [%rd1240+8];
st.shared.u64 [%rd1240], %rd1242;
st.shared.u64 [%rd1240+8], %rd1241;
add.s64 %rd1244, %rd47, %rd1234;
ld.shared.u8 %rs191, [%rd1244];
ld.shared.u8 %rs192, [%rd1244+1];
st.shared.u8 [%rd1244], %rs192;
st.shared.u8 [%rd1244+1], %rs191;

BB18_244:
bar.sync 0;
mov.u32 %r1402, %tid.x;
mov.u64 %rd1551, _Z20bitonicSortKVInPlaceIilLin1ELin1E6GTCompIiEjLi1024EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3_$__cuda_local_var_181271_29_non_const_sharedKeys;
and.b32 %r1166, %r1402, 511;
sub.s32 %r1167, %r34, %r1166;
add.s32 %r1168, %r1167, 512;
mul.wide.u32 %rd1245, %r1168, 4;
add.s64 %rd1247, %rd1551, %rd1245;
mul.wide.u32 %rd1248, %r1167, 4;
add.s64 %rd1249, %rd1551, %rd1248;
ld.shared.u32 %r234, [%rd1247];
ld.shared.u32 %r235, [%rd1249];
setp.le.s32	%p197, %r235, %r234;
@%p197 bra BB18_246;

cvt.u64.u32	%rd1250, %r1167;
add.s64 %rd1252, %rd47, %rd1250;
ld.shared.u8 %rs193, [%rd1252];
setp.ne.s16	%p198, %rs193, 0;
@%p198 bra BB18_248;

BB18_246:
add.s32 %r1403, %r1167, 512;
cvt.u64.u32	%rd1253, %r1403;
add.s64 %rd1255, %rd47, %rd1253;
ld.shared.u8 %rs1, [%rd1255];
setp.eq.s16	%p199, %rs1, 0;
@%p199 bra BB18_248;

mul.wide.u32 %rd1554, %r1168, 4;
mov.u64 %rd1553, _Z20bitonicSortKVInPlaceIilLin1ELin1E6GTCompIiEjLi1024EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3_$__cuda_local_var_181271_29_non_const_sharedKeys;
add.s64 %rd1552, %rd1553, %rd1554;
mul.wide.u32 %rd1549, %r1167, 4;
mov.u64 %rd1548, _Z20bitonicSortKVInPlaceIilLin1ELin1E6GTCompIiEjLi1024EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3_$__cuda_local_var_181271_29_non_const_sharedKeys;
add.s64 %rd1547, %rd1548, %rd1549;
add.s32 %r1355, %r1167, 512;
cvt.u64.u32	%rd1256, %r1167;
st.shared.u32 [%rd1547], %r234;
st.shared.u32 [%rd1552], %r235;
mul.wide.u32 %rd1263, %r1167, 8;
add.s64 %rd1265, %rd46, %rd1263;
ld.shared.u64 %rd1266, [%rd1265];
mul.wide.u32 %rd1267, %r1355, 8;
add.s64 %rd1268, %rd46, %rd1267;
ld.shared.u64 %rd1269, [%rd1268];
st.shared.u64 [%rd1265], %rd1269;
st.shared.u64 [%rd1268], %rd1266;
add.s64 %rd1271, %rd47, %rd1256;
ld.shared.u8 %rs194, [%rd1271];
st.shared.u8 [%rd1271], %rs1;
st.shared.u8 [%rd1255], %rs194;

BB18_248:
bar.sync 0;
mul.wide.u32 %rd1561, %r197, 4;
mov.u64 %rd1560, _Z20bitonicSortKVInPlaceIilLin1ELin1E6GTCompIiEjLi1024EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3_$__cuda_local_var_181271_29_non_const_sharedKeys;
add.s64 %rd1559, %rd1560, %rd1561;
ld.shared.u32 %r236, [%rd1003];
ld.shared.u32 %r237, [%rd1559];
setp.le.s32	%p200, %r237, %r236;
@%p200 bra BB18_250;

cvt.u64.u32	%rd1278, %r197;
add.s64 %rd1280, %rd47, %rd1278;
ld.shared.u8 %rs195, [%rd1280];
setp.ne.s16	%p201, %rs195, 0;
@%p201 bra BB18_252;

BB18_250:
add.s32 %r1356, %r197, 256;
cvt.u64.u32	%rd1281, %r1356;
add.s64 %rd1283, %rd47, %rd1281;
ld.shared.u8 %rs2, [%rd1283];
setp.eq.s16	%p202, %rs2, 0;
@%p202 bra BB18_252;

mul.wide.u32 %rd1557, %r197, 4;
mov.u64 %rd1556, _Z20bitonicSortKVInPlaceIilLin1ELin1E6GTCompIiEjLi1024EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3_$__cuda_local_var_181271_29_non_const_sharedKeys;
add.s64 %rd1555, %rd1556, %rd1557;
add.s32 %r1357, %r197, 256;
cvt.u64.u32	%rd1284, %r197;
st.shared.u32 [%rd1555], %r236;
st.shared.u32 [%rd1003], %r237;
mul.wide.u32 %rd1291, %r197, 8;
add.s64 %rd1293, %rd46, %rd1291;
ld.shared.u64 %rd1294, [%rd1293];
mul.wide.u32 %rd1295, %r1357, 8;
add.s64 %rd1296, %rd46, %rd1295;
ld.shared.u64 %rd1297, [%rd1296];
st.shared.u64 [%rd1293], %rd1297;
st.shared.u64 [%rd1296], %rd1294;
add.s64 %rd1299, %rd47, %rd1284;
ld.shared.u8 %rs196, [%rd1299];
st.shared.u8 [%rd1299], %rs2;
st.shared.u8 [%rd1283], %rs196;

BB18_252:
bar.sync 0;
ld.shared.u32 %r238, [%rd787];
ld.shared.u32 %r239, [%rd789];
setp.le.s32	%p203, %r239, %r238;
@%p203 bra BB18_254;

cvt.u64.u32	%rd1306, %r163;
add.s64 %rd1308, %rd47, %rd1306;
ld.shared.u8 %rs197, [%rd1308];
setp.ne.s16	%p204, %rs197, 0;
@%p204 bra BB18_256;

BB18_254:
add.s32 %r1358, %r163, 128;
cvt.u64.u32	%rd1309, %r1358;
add.s64 %rd1311, %rd47, %rd1309;
ld.shared.u8 %rs3, [%rd1311];
setp.eq.s16	%p205, %rs3, 0;
@%p205 bra BB18_256;

add.s32 %r1359, %r163, 128;
cvt.u64.u32	%rd1312, %r163;
st.shared.u32 [%rd789], %r238;
st.shared.u32 [%rd787], %r239;
mul.wide.u32 %rd1319, %r163, 8;
add.s64 %rd1321, %rd46, %rd1319;
ld.shared.u64 %rd1322, [%rd1321];
mul.wide.u32 %rd1323, %r1359, 8;
add.s64 %rd1324, %rd46, %rd1323;
ld.shared.u64 %rd1325, [%rd1324];
st.shared.u64 [%rd1321], %rd1325;
st.shared.u64 [%rd1324], %rd1322;
add.s64 %rd1327, %rd47, %rd1312;
ld.shared.u8 %rs198, [%rd1327];
st.shared.u8 [%rd1327], %rs3;
st.shared.u8 [%rd1311], %rs198;

BB18_256:
bar.sync 0;
ld.shared.u32 %r240, [%rd599];
ld.shared.u32 %r241, [%rd601];
setp.le.s32	%p206, %r241, %r240;
@%p206 bra BB18_258;

cvt.u64.u32	%rd1334, %r133;
add.s64 %rd1336, %rd47, %rd1334;
ld.shared.u8 %rs199, [%rd1336];
setp.ne.s16	%p207, %rs199, 0;
@%p207 bra BB18_260;

BB18_258:
add.s32 %r1360, %r133, 64;
cvt.u64.u32	%rd1337, %r1360;
add.s64 %rd1339, %rd47, %rd1337;
ld.shared.u8 %rs4, [%rd1339];
setp.eq.s16	%p208, %rs4, 0;
@%p208 bra BB18_260;

add.s32 %r1361, %r133, 64;
cvt.u64.u32	%rd1340, %r133;
st.shared.u32 [%rd601], %r240;
st.shared.u32 [%rd599], %r241;
mul.wide.u32 %rd1347, %r133, 8;
add.s64 %rd1349, %rd46, %rd1347;
ld.shared.u64 %rd1350, [%rd1349];
mul.wide.u32 %rd1351, %r1361, 8;
add.s64 %rd1352, %rd46, %rd1351;
ld.shared.u64 %rd1353, [%rd1352];
st.shared.u64 [%rd1349], %rd1353;
st.shared.u64 [%rd1352], %rd1350;
add.s64 %rd1355, %rd47, %rd1340;
ld.shared.u8 %rs200, [%rd1355];
st.shared.u8 [%rd1355], %rs4;
st.shared.u8 [%rd1339], %rs200;

BB18_260:
bar.sync 0;
ld.shared.u32 %r242, [%rd439];
ld.shared.u32 %r243, [%rd441];
setp.le.s32	%p209, %r243, %r242;
@%p209 bra BB18_262;

cvt.u64.u32	%rd1362, %r107;
add.s64 %rd1364, %rd47, %rd1362;
ld.shared.u8 %rs201, [%rd1364];
setp.ne.s16	%p210, %rs201, 0;
@%p210 bra BB18_264;

BB18_262:
add.s32 %r1362, %r107, 32;
cvt.u64.u32	%rd1365, %r1362;
add.s64 %rd1367, %rd47, %rd1365;
ld.shared.u8 %rs5, [%rd1367];
setp.eq.s16	%p211, %rs5, 0;
@%p211 bra BB18_264;

add.s32 %r1363, %r107, 32;
cvt.u64.u32	%rd1368, %r107;
st.shared.u32 [%rd441], %r242;
st.shared.u32 [%rd439], %r243;
mul.wide.u32 %rd1375, %r107, 8;
add.s64 %rd1377, %rd46, %rd1375;
ld.shared.u64 %rd1378, [%rd1377];
mul.wide.u32 %rd1379, %r1363, 8;
add.s64 %rd1380, %rd46, %rd1379;
ld.shared.u64 %rd1381, [%rd1380];
st.shared.u64 [%rd1377], %rd1381;
st.shared.u64 [%rd1380], %rd1378;
add.s64 %rd1383, %rd47, %rd1368;
ld.shared.u8 %rs202, [%rd1383];
st.shared.u8 [%rd1383], %rs5;
st.shared.u8 [%rd1367], %rs202;

BB18_264:
bar.sync 0;
ld.shared.u32 %r244, [%rd307];
ld.shared.u32 %r245, [%rd309];
setp.le.s32	%p212, %r245, %r244;
@%p212 bra BB18_266;

cvt.u64.u32	%rd1390, %r85;
add.s64 %rd1392, %rd47, %rd1390;
ld.shared.u8 %rs203, [%rd1392];
setp.ne.s16	%p213, %rs203, 0;
@%p213 bra BB18_268;

BB18_266:
add.s32 %r1364, %r85, 16;
cvt.u64.u32	%rd1393, %r1364;
add.s64 %rd1395, %rd47, %rd1393;
ld.shared.u8 %rs6, [%rd1395];
setp.eq.s16	%p214, %rs6, 0;
@%p214 bra BB18_268;

add.s32 %r1365, %r85, 16;
cvt.u64.u32	%rd1396, %r85;
st.shared.u32 [%rd309], %r244;
st.shared.u32 [%rd307], %r245;
mul.wide.u32 %rd1403, %r85, 8;
add.s64 %rd1405, %rd46, %rd1403;
ld.shared.u64 %rd1406, [%rd1405];
mul.wide.u32 %rd1407, %r1365, 8;
add.s64 %rd1408, %rd46, %rd1407;
ld.shared.u64 %rd1409, [%rd1408];
st.shared.u64 [%rd1405], %rd1409;
st.shared.u64 [%rd1408], %rd1406;
add.s64 %rd1411, %rd47, %rd1396;
ld.shared.u8 %rs204, [%rd1411];
st.shared.u8 [%rd1411], %rs6;
st.shared.u8 [%rd1395], %rs204;

BB18_268:
bar.sync 0;
ld.shared.u32 %r246, [%rd203];
ld.shared.u32 %r247, [%rd205];
setp.le.s32	%p215, %r247, %r246;
@%p215 bra BB18_270;

cvt.u64.u32	%rd1418, %r67;
add.s64 %rd1420, %rd47, %rd1418;
ld.shared.u8 %rs205, [%rd1420];
setp.ne.s16	%p216, %rs205, 0;
@%p216 bra BB18_272;

BB18_270:
add.s32 %r1366, %r67, 8;
cvt.u64.u32	%rd1421, %r1366;
add.s64 %rd1423, %rd47, %rd1421;
ld.shared.u8 %rs7, [%rd1423];
setp.eq.s16	%p217, %rs7, 0;
@%p217 bra BB18_272;

add.s32 %r1367, %r67, 8;
cvt.u64.u32	%rd1424, %r67;
st.shared.u32 [%rd205], %r246;
st.shared.u32 [%rd203], %r247;
mul.wide.u32 %rd1431, %r67, 8;
add.s64 %rd1433, %rd46, %rd1431;
ld.shared.u64 %rd1434, [%rd1433];
mul.wide.u32 %rd1435, %r1367, 8;
add.s64 %rd1436, %rd46, %rd1435;
ld.shared.u64 %rd1437, [%rd1436];
st.shared.u64 [%rd1433], %rd1437;
st.shared.u64 [%rd1436], %rd1434;
add.s64 %rd1439, %rd47, %rd1424;
ld.shared.u8 %rs206, [%rd1439];
st.shared.u8 [%rd1439], %rs7;
st.shared.u8 [%rd1423], %rs206;

BB18_272:
bar.sync 0;
ld.shared.u32 %r248, [%rd127];
ld.shared.u32 %r249, [%rd129];
setp.le.s32	%p218, %r249, %r248;
@%p218 bra BB18_274;

cvt.u64.u32	%rd1446, %r53;
add.s64 %rd1448, %rd47, %rd1446;
ld.shared.u8 %rs207, [%rd1448];
setp.ne.s16	%p219, %rs207, 0;
@%p219 bra BB18_276;

BB18_274:
add.s32 %r1368, %r53, 4;
cvt.u64.u32	%rd1449, %r1368;
add.s64 %rd1451, %rd47, %rd1449;
ld.shared.u8 %rs8, [%rd1451];
setp.eq.s16	%p220, %rs8, 0;
@%p220 bra BB18_276;

add.s32 %r1369, %r53, 4;
cvt.u64.u32	%rd1452, %r53;
st.shared.u32 [%rd129], %r248;
st.shared.u32 [%rd127], %r249;
mul.wide.u32 %rd1459, %r53, 8;
add.s64 %rd1461, %rd46, %rd1459;
ld.shared.u64 %rd1462, [%rd1461];
mul.wide.u32 %rd1463, %r1369, 8;
add.s64 %rd1464, %rd46, %rd1463;
ld.shared.u64 %rd1465, [%rd1464];
st.shared.u64 [%rd1461], %rd1465;
st.shared.u64 [%rd1464], %rd1462;
add.s64 %rd1467, %rd47, %rd1452;
ld.shared.u8 %rs208, [%rd1467];
st.shared.u8 [%rd1467], %rs8;
st.shared.u8 [%rd1451], %rs208;

BB18_276:
bar.sync 0;
ld.shared.u32 %r250, [%rd79];
ld.shared.u32 %r251, [%rd81];
setp.le.s32	%p221, %r251, %r250;
@%p221 bra BB18_278;

cvt.u64.u32	%rd1474, %r43;
add.s64 %rd1476, %rd47, %rd1474;
ld.shared.u8 %rs209, [%rd1476];
setp.ne.s16	%p222, %rs209, 0;
@%p222 bra BB18_280;

BB18_278:
add.s32 %r1370, %r43, 2;
cvt.u64.u32	%rd1477, %r1370;
add.s64 %rd1479, %rd47, %rd1477;
ld.shared.u8 %rs9, [%rd1479];
setp.eq.s16	%p223, %rs9, 0;
@%p223 bra BB18_280;

add.s32 %r1371, %r43, 2;
cvt.u64.u32	%rd1480, %r43;
st.shared.u32 [%rd81], %r250;
st.shared.u32 [%rd79], %r251;
mul.wide.u32 %rd1487, %r43, 8;
add.s64 %rd1489, %rd46, %rd1487;
ld.shared.u64 %rd1490, [%rd1489];
mul.wide.u32 %rd1491, %r1371, 8;
add.s64 %rd1492, %rd46, %rd1491;
ld.shared.u64 %rd1493, [%rd1492];
st.shared.u64 [%rd1489], %rd1493;
st.shared.u64 [%rd1492], %rd1490;
add.s64 %rd1495, %rd47, %rd1480;
ld.shared.u8 %rs210, [%rd1495];
st.shared.u8 [%rd1495], %rs9;
st.shared.u8 [%rd1479], %rs210;

BB18_280:
bar.sync 0;
ld.shared.u32 %r252, [%rd59+4];
ld.shared.u32 %r253, [%rd59];
setp.le.s32	%p224, %r253, %r252;
@%p224 bra BB18_282;

cvt.u64.u32	%rd1500, %r34;
add.s64 %rd1502, %rd47, %rd1500;
ld.shared.u8 %rs211, [%rd1502];
setp.ne.s16	%p225, %rs211, 0;
@%p225 bra BB18_284;

BB18_282:
cvt.u64.u32	%rd1503, %r34;
add.s64 %rd1505, %rd47, %rd1503;
ld.shared.u8 %rs10, [%rd1505+1];
setp.eq.s16	%p226, %rs10, 0;
@%p226 bra BB18_284;

st.shared.u32 [%rd59], %r252;
st.shared.u32 [%rd59+4], %r253;
mul.wide.u32 %rd1510, %r34, 8;
add.s64 %rd1512, %rd46, %rd1510;
ld.shared.u64 %rd1513, [%rd1512];
ld.shared.u64 %rd1514, [%rd1512+8];
st.shared.u64 [%rd1512], %rd1514;
st.shared.u64 [%rd1512+8], %rd1513;
ld.shared.u8 %rs212, [%rd1505];
st.shared.u8 [%rd1505], %rs10;
st.shared.u8 [%rd1505+1], %rs212;

BB18_284:
ld.param.u32 %r1373, [_Z20bitonicSortKVInPlaceIilLin1ELin1E6GTCompIiEjLi1024EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_2];
mov.u32 %r1372, %tid.x;
setp.lt.u32	%p228, %r1372, %r1373;
bar.sync 0;
@!%p228 bra BB18_286;
bra.uni BB18_285;

BB18_285:
ld.param.u32 %r1383, [_Z20bitonicSortKVInPlaceIilLin1ELin1E6GTCompIiEjLi1024EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_5];
ld.param.u32 %r1382, [_Z20bitonicSortKVInPlaceIilLin1ELin1E6GTCompIiEjLi1024EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_3];
mov.u32 %r1381, %tid.x;
ld.shared.u32 %r1345, [%rd16];
ld.local.u64 %rd1520, [%rd2];
cvta.to.global.u64 %rd1521, %rd1520;
mad.lo.s32 %r1346, %r1381, %r1382, %r16;
mul.wide.u32 %rd1522, %r1346, 4;
add.s64 %rd1523, %rd1521, %rd1522;
st.global.u32 [%rd1523], %r1345;
ld.shared.u64 %rd1527, [%rd17];
ld.local.u64 %rd1528, [%rd3];
cvta.to.global.u64 %rd1529, %rd1528;
mad.lo.s32 %r1347, %r1381, %r1383, %r27;
mul.wide.u32 %rd1530, %r1347, 8;
add.s64 %rd1531, %rd1529, %rd1530;
st.global.u64 [%rd1531], %rd1527;

BB18_286:
mov.u32 %r1376, %tid.x;
ld.param.u32 %r1375, [_Z20bitonicSortKVInPlaceIilLin1ELin1E6GTCompIiEjLi1024EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_2];
add.s32 %r1374, %r1376, 512;
setp.ge.u32	%p229, %r1374, %r1375;
@%p229 bra BB18_288;

mov.u32 %r1380, %tid.x;
add.s32 %r1379, %r1380, 512;
ld.param.u32 %r1378, [_Z20bitonicSortKVInPlaceIilLin1ELin1E6GTCompIiEjLi1024EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_5];
ld.param.u32 %r1377, [_Z20bitonicSortKVInPlaceIilLin1ELin1E6GTCompIiEjLi1024EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_3];
ld.shared.u32 %r1351, [%rd16+2048];
ld.local.u64 %rd1535, [%rd2];
cvta.to.global.u64 %rd1536, %rd1535;
mad.lo.s32 %r1353, %r1379, %r1377, %r16;
mul.wide.u32 %rd1537, %r1353, 4;
add.s64 %rd1538, %rd1536, %rd1537;
st.global.u32 [%rd1538], %r1351;
ld.shared.u64 %rd1542, [%rd17+4096];
ld.local.u64 %rd1543, [%rd3];
cvta.to.global.u64 %rd1544, %rd1543;
mad.lo.s32 %r1354, %r1379, %r1378, %r27;
mul.wide.u32 %rd1545, %r1354, 8;
add.s64 %rd1546, %rd1544, %rd1545;
st.global.u64 [%rd1546], %rd1542;

BB18_288:
ret;
}


.visible .entry _Z20bitonicSortKVInPlaceIilLin1ELin1E6LTCompIiEjLi1024EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3_(
.param .align 8 .b8 _Z20bitonicSortKVInPlaceIilLin1ELin1E6LTCompIiEjLi1024EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_0[216],
.param .u32 _Z20bitonicSortKVInPlaceIilLin1ELin1E6LTCompIiEjLi1024EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_1,
.param .u32 _Z20bitonicSortKVInPlaceIilLin1ELin1E6LTCompIiEjLi1024EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_2,
.param .u32 _Z20bitonicSortKVInPlaceIilLin1ELin1E6LTCompIiEjLi1024EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_3,
.param .align 8 .b8 _Z20bitonicSortKVInPlaceIilLin1ELin1E6LTCompIiEjLi1024EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_4[216],
.param .u32 _Z20bitonicSortKVInPlaceIilLin1ELin1E6LTCompIiEjLi1024EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_5,
.param .align 1 .b8 _Z20bitonicSortKVInPlaceIilLin1ELin1E6LTCompIiEjLi1024EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_6[1]
)
.maxntid 1024, 1, 1
{
.local .align 8 .b8 __local_depot19[432];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<230>;
.reg .b16 %rs<213>;
.reg .b32 %r<1482>;
.reg .b64 %rd<1570>;

	.shared .align 4 .b8 _Z20bitonicSortKVInPlaceIilLin1ELin1E6LTCompIiEjLi1024EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3_$__cuda_local_var_181271_29_non_const_sharedKeys[4096];

	.shared .align 8 .b8 _Z20bitonicSortKVInPlaceIilLin1ELin1E6LTCompIiEjLi1024EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3_$__cuda_local_var_181272_29_non_const_sharedValues[8192];

	.shared .align 1 .b8 _Z20bitonicSortKVInPlaceIilLin1ELin1E6LTCompIiEjLi1024EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3_$__cuda_local_var_181273_32_non_const_sharedValid[1024];

mov.u64 %rd1569, __local_depot19;
cvta.local.u64 %SP, %rd1569;
ld.param.u32 %r254, [_Z20bitonicSortKVInPlaceIilLin1ELin1E6LTCompIiEjLi1024EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_1];
ld.param.u32 %r255, [_Z20bitonicSortKVInPlaceIilLin1ELin1E6LTCompIiEjLi1024EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_2];
ld.param.u32 %r256, [_Z20bitonicSortKVInPlaceIilLin1ELin1E6LTCompIiEjLi1024EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_3];
ld.param.u32 %r257, [_Z20bitonicSortKVInPlaceIilLin1ELin1E6LTCompIiEjLi1024EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_5];
mov.u64 %rd4, _Z20bitonicSortKVInPlaceIilLin1ELin1E6LTCompIiEjLi1024EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_0;
mov.u64 %rd1, _Z20bitonicSortKVInPlaceIilLin1ELin1E6LTCompIiEjLi1024EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_4;
add.u64 %rd21, %SP, 0;
cvta.to.local.u64 %rd2, %rd21;
add.u64 %rd22, %SP, 216;
cvta.to.local.u64 %rd3, %rd22;
mov.u32 %r1414, 0;
mov.pred %p4, 0;
@%p4 bra BB19_2;

BB19_1:
mul.wide.s32 %rd23, %r1414, 8;
add.s64 %rd24, %rd4, %rd23;
ld.param.u64 %rd25, [%rd24];
add.s64 %rd26, %rd2, %rd23;
st.local.u64 [%rd26], %rd25;
add.s32 %r1414, %r1414, 1;
setp.lt.u32	%p5, %r1414, 27;
@%p5 bra BB19_1;

BB19_2:
mov.u32 %r1415, 0;
@%p4 bra BB19_4;

BB19_3:
mul.wide.s32 %rd27, %r1415, 8;
add.s64 %rd28, %rd1, %rd27;
ld.param.u64 %rd29, [%rd28];
add.s64 %rd30, %rd3, %rd27;
st.local.u64 [%rd30], %rd29;
add.s32 %r1415, %r1415, 1;
setp.lt.u32	%p7, %r1415, 27;
@%p7 bra BB19_3;

BB19_4:
mov.u32 %r260, %nctaid.y;
mov.u32 %r261, %ctaid.z;
mov.u32 %r262, %ctaid.y;
mad.lo.s32 %r263, %r260, %r261, %r262;
mov.u32 %r264, %nctaid.x;
mov.u32 %r265, %ctaid.x;
mad.lo.s32 %r5, %r263, %r264, %r265;
setp.ge.u32	%p8, %r5, %r254;
@%p8 bra BB19_288;

ld.local.u32 %r6, [%rd2+208];
add.s32 %r1416, %r6, -1;
mov.u32 %r266, 0;
setp.lt.s32	%p9, %r1416, 1;
mov.u32 %r1425, %r5;
mov.u32 %r1434, %r266;
@%p9 bra BB19_8;

mul.wide.s32 %rd31, %r6, 4;
add.s64 %rd1565, %rd2, %rd31;
mov.u32 %r1435, 0;
mov.u32 %r1426, %r5;

BB19_7:
ld.local.u32 %r268, [%rd1565+4];
rem.u32 %r269, %r1426, %r268;
ld.local.u32 %r270, [%rd1565+104];
mad.lo.s32 %r1435, %r270, %r269, %r1435;
div.u32 %r1426, %r1426, %r268;
add.s64 %rd1565, %rd1565, -4;
add.s32 %r1416, %r1416, -1;
setp.gt.s32	%p10, %r1416, 0;
mov.u32 %r1421, %r1426;
mov.u32 %r1425, %r1421;
mov.u32 %r1427, %r1435;
mov.u32 %r1434, %r1427;
@%p10 bra BB19_7;

BB19_8:
mov.u32 %r15, %r1434;
mov.u32 %r14, %r1425;
ld.local.u32 %r272, [%rd2+108];
mad.lo.s32 %r16, %r272, %r14, %r15;
ld.local.u32 %r17, [%rd3+208];
add.s32 %r1417, %r17, -1;
setp.lt.s32	%p11, %r1417, 1;
mov.u32 %r1423, %r5;
mov.u32 %r1432, %r266;
@%p11 bra BB19_11;

mul.wide.s32 %rd32, %r17, 4;
add.s64 %rd1566, %rd3, %rd32;
mov.u32 %r1433, 0;
mov.u32 %r1424, %r5;

BB19_10:
ld.local.u32 %r274, [%rd1566+4];
rem.u32 %r275, %r1424, %r274;
ld.local.u32 %r276, [%rd1566+104];
mad.lo.s32 %r1433, %r276, %r275, %r1433;
div.u32 %r1424, %r1424, %r274;
add.s64 %rd1566, %rd1566, -4;
add.s32 %r1417, %r1417, -1;
setp.gt.s32	%p12, %r1417, 0;
mov.u32 %r1423, %r1424;
mov.u32 %r1432, %r1433;
@%p12 bra BB19_10;

BB19_11:
ld.local.u32 %r278, [%rd3+108];
mad.lo.s32 %r27, %r278, %r1423, %r1432;
mov.u32 %r28, %tid.x;
add.s32 %r29, %r28, 512;
setp.lt.u32	%p1, %r28, %r255;
setp.ge.u32	%p13, %r28, %r255;
mov.u32 %r1431, %r266;
@%p13 bra BB19_13;

ld.local.u64 %rd33, [%rd2];
cvta.to.global.u64 %rd34, %rd33;
mad.lo.s32 %r279, %r28, %r256, %r16;
mul.wide.u32 %rd35, %r279, 4;
add.s64 %rd36, %rd34, %rd35;
ld.global.u32 %r1431, [%rd36];

BB19_13:
mov.u64 %rd1567, 0;
@%p13 bra BB19_15;

ld.local.u64 %rd38, [%rd3];
cvta.to.global.u64 %rd39, %rd38;
mad.lo.s32 %r280, %r28, %r257, %r27;
mul.wide.u32 %rd40, %r280, 8;
add.s64 %rd41, %rd39, %rd40;
ld.global.u64 %rd1567, [%rd41];

BB19_15:
selp.u16	%rs11, 1, 0, %p1;
cvt.s64.s32	%rd42, %r28;
mul.wide.s32 %rd43, %r28, 4;
mov.u64 %rd44, _Z20bitonicSortKVInPlaceIilLin1ELin1E6LTCompIiEjLi1024EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3_$__cuda_local_var_181271_29_non_const_sharedKeys;
add.s64 %rd16, %rd44, %rd43;
st.shared.u32 [%rd16], %r1431;
mul.wide.s32 %rd45, %r28, 8;
mov.u64 %rd46, _Z20bitonicSortKVInPlaceIilLin1ELin1E6LTCompIiEjLi1024EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3_$__cuda_local_var_181272_29_non_const_sharedValues;
add.s64 %rd17, %rd46, %rd45;
st.shared.u64 [%rd17], %rd1567;
mov.u64 %rd47, _Z20bitonicSortKVInPlaceIilLin1ELin1E6LTCompIiEjLi1024EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3_$__cuda_local_var_181273_32_non_const_sharedValid;
add.s64 %rd18, %rd47, %rd42;
st.shared.u8 [%rd18], %rs11;
setp.lt.u32	%p2, %r29, %r255;
mov.u32 %r1436, 0;
setp.ge.u32	%p15, %r29, %r255;
@%p15 bra BB19_17;

ld.local.u64 %rd48, [%rd2];
cvta.to.global.u64 %rd49, %rd48;
mad.lo.s32 %r282, %r29, %r256, %r16;
mul.wide.u32 %rd50, %r282, 4;
add.s64 %rd51, %rd49, %rd50;
ld.global.u32 %r1436, [%rd51];

BB19_17:
mov.u64 %rd1568, 0;
@%p15 bra BB19_19;

ld.local.u64 %rd53, [%rd3];
cvta.to.global.u64 %rd54, %rd53;
mad.lo.s32 %r283, %r29, %r257, %r27;
mul.wide.u32 %rd55, %r283, 8;
add.s64 %rd56, %rd54, %rd55;
ld.global.u64 %rd1568, [%rd56];

BB19_19:
selp.u16	%rs12, 1, 0, %p2;
st.shared.u32 [%rd16+2048], %r1436;
st.shared.u64 [%rd17+4096], %rd1568;
st.shared.u8 [%rd18+512], %rs12;
shl.b32 %r34, %r28, 1;
bar.sync 0;
mul.wide.u32 %rd57, %r34, 4;
add.s64 %rd59, %rd44, %rd57;
ld.shared.u32 %r35, [%rd59+4];
ld.shared.u32 %r36, [%rd59];
setp.ge.s32	%p17, %r36, %r35;
@%p17 bra BB19_21;

cvt.u64.u32	%rd60, %r34;
add.s64 %rd62, %rd47, %rd60;
ld.shared.u8 %rs13, [%rd62];
mov.u32 %r1437, 1;
setp.ne.s16	%p18, %rs13, 0;
@%p18 bra BB19_22;

BB19_21:
cvt.u64.u32	%rd63, %r34;
add.s64 %rd65, %rd47, %rd63;
ld.shared.u8 %rs14, [%rd65+1];
setp.eq.s16	%p19, %rs14, 0;
selp.u32	%r1437, 1, 0, %p19;

BB19_22:
and.b32 %r290, %r28, 1;
setp.ne.s32	%p20, %r1437, %r290;
@%p20 bra BB19_24;

mul.wide.u32 %rd66, %r34, 8;
add.s64 %rd68, %rd46, %rd66;
cvt.u64.u32	%rd69, %r34;
st.shared.u32 [%rd59], %r35;
st.shared.u32 [%rd59+4], %r36;
ld.shared.u64 %rd73, [%rd68];
ld.shared.u64 %rd74, [%rd68+8];
st.shared.u64 [%rd68], %rd74;
st.shared.u64 [%rd68+8], %rd73;
add.s64 %rd76, %rd47, %rd69;
ld.shared.u8 %rs15, [%rd76];
ld.shared.u8 %rs16, [%rd76+1];
st.shared.u8 [%rd76], %rs16;
st.shared.u8 [%rd76+1], %rs15;

BB19_24:
bar.sync 0;
sub.s32 %r43, %r34, %r290;
add.s32 %r296, %r43, 2;
mul.wide.u32 %rd77, %r296, 4;
add.s64 %rd79, %rd44, %rd77;
mul.wide.u32 %rd80, %r43, 4;
add.s64 %rd81, %rd44, %rd80;
ld.shared.u32 %r41, [%rd79];
ld.shared.u32 %r42, [%rd81];
setp.ge.s32	%p21, %r42, %r41;
@%p21 bra BB19_26;

cvt.u64.u32	%rd82, %r43;
add.s64 %rd84, %rd47, %rd82;
ld.shared.u8 %rs17, [%rd84];
mov.u32 %r1438, 1;
setp.ne.s16	%p22, %rs17, 0;
@%p22 bra BB19_27;

BB19_26:
cvt.u64.u32	%rd85, %r296;
add.s64 %rd87, %rd47, %rd85;
ld.shared.u8 %rs18, [%rd87];
setp.eq.s16	%p23, %rs18, 0;
selp.u32	%r1438, 1, 0, %p23;

BB19_27:
bfe.u32 %r308, %r28, 1, 1;
setp.ne.s32	%p24, %r1438, %r308;
@%p24 bra BB19_29;

mul.wide.u32 %rd88, %r43, 8;
add.s64 %rd90, %rd46, %rd88;
mul.wide.u32 %rd91, %r296, 8;
add.s64 %rd92, %rd46, %rd91;
cvt.u64.u32	%rd93, %r43;
st.shared.u32 [%rd81], %r41;
cvt.u64.u32	%rd97, %r296;
st.shared.u32 [%rd79], %r42;
ld.shared.u64 %rd100, [%rd90];
ld.shared.u64 %rd101, [%rd92];
st.shared.u64 [%rd90], %rd101;
st.shared.u64 [%rd92], %rd100;
add.s64 %rd103, %rd47, %rd93;
ld.shared.u8 %rs19, [%rd103];
add.s64 %rd104, %rd47, %rd97;
ld.shared.u8 %rs20, [%rd104];
st.shared.u8 [%rd103], %rs20;
st.shared.u8 [%rd104], %rs19;

BB19_29:
bar.sync 0;
ld.shared.u32 %r46, [%rd59+4];
ld.shared.u32 %r47, [%rd59];
setp.ge.s32	%p25, %r47, %r46;
@%p25 bra BB19_31;

cvt.u64.u32	%rd108, %r34;
add.s64 %rd110, %rd47, %rd108;
ld.shared.u8 %rs21, [%rd110];
mov.u32 %r1439, 1;
setp.ne.s16	%p26, %rs21, 0;
@%p26 bra BB19_32;

BB19_31:
cvt.u64.u32	%rd111, %r34;
add.s64 %rd113, %rd47, %rd111;
ld.shared.u8 %rs22, [%rd113+1];
setp.eq.s16	%p27, %rs22, 0;
selp.u32	%r1439, 1, 0, %p27;

BB19_32:
bfe.u32 %r323, %r28, 1, 1;
setp.ne.s32	%p28, %r1439, %r323;
@%p28 bra BB19_34;

cvt.u64.u32	%rd114, %r34;
st.shared.u32 [%rd59], %r46;
st.shared.u32 [%rd59+4], %r47;
mul.wide.u32 %rd118, %r34, 8;
add.s64 %rd120, %rd46, %rd118;
ld.shared.u64 %rd121, [%rd120];
ld.shared.u64 %rd122, [%rd120+8];
st.shared.u64 [%rd120], %rd122;
st.shared.u64 [%rd120+8], %rd121;
add.s64 %rd124, %rd47, %rd114;
ld.shared.u8 %rs23, [%rd124];
ld.shared.u8 %rs24, [%rd124+1];
st.shared.u8 [%rd124], %rs24;
st.shared.u8 [%rd124+1], %rs23;

BB19_34:
bar.sync 0;
and.b32 %r326, %r28, 3;
sub.s32 %r53, %r34, %r326;
add.s32 %r328, %r53, 4;
mul.wide.u32 %rd125, %r328, 4;
add.s64 %rd127, %rd44, %rd125;
mul.wide.u32 %rd128, %r53, 4;
add.s64 %rd129, %rd44, %rd128;
ld.shared.u32 %r51, [%rd127];
ld.shared.u32 %r52, [%rd129];
setp.ge.s32	%p29, %r52, %r51;
@%p29 bra BB19_36;

cvt.u64.u32	%rd130, %r53;
add.s64 %rd132, %rd47, %rd130;
ld.shared.u8 %rs25, [%rd132];
mov.u32 %r1440, 1;
setp.ne.s16	%p30, %rs25, 0;
@%p30 bra BB19_37;

BB19_36:
cvt.u64.u32	%rd133, %r328;
add.s64 %rd135, %rd47, %rd133;
ld.shared.u8 %rs26, [%rd135];
setp.eq.s16	%p31, %rs26, 0;
selp.u32	%r1440, 1, 0, %p31;

BB19_37:
bfe.u32 %r340, %r28, 2, 1;
setp.ne.s32	%p32, %r1440, %r340;
@%p32 bra BB19_39;

mul.wide.u32 %rd136, %r53, 8;
add.s64 %rd138, %rd46, %rd136;
mul.wide.u32 %rd139, %r328, 8;
add.s64 %rd140, %rd46, %rd139;
cvt.u64.u32	%rd141, %r53;
st.shared.u32 [%rd129], %r51;
cvt.u64.u32	%rd145, %r328;
st.shared.u32 [%rd127], %r52;
ld.shared.u64 %rd148, [%rd138];
ld.shared.u64 %rd149, [%rd140];
st.shared.u64 [%rd138], %rd149;
st.shared.u64 [%rd140], %rd148;
add.s64 %rd151, %rd47, %rd141;
ld.shared.u8 %rs27, [%rd151];
add.s64 %rd152, %rd47, %rd145;
ld.shared.u8 %rs28, [%rd152];
st.shared.u8 [%rd151], %rs28;
st.shared.u8 [%rd152], %rs27;

BB19_39:
bar.sync 0;
ld.shared.u32 %r56, [%rd79];
ld.shared.u32 %r57, [%rd81];
setp.ge.s32	%p33, %r57, %r56;
@%p33 bra BB19_41;

cvt.u64.u32	%rd158, %r43;
add.s64 %rd160, %rd47, %rd158;
ld.shared.u8 %rs29, [%rd160];
mov.u32 %r1441, 1;
setp.ne.s16	%p34, %rs29, 0;
@%p34 bra BB19_42;

BB19_41:
cvt.u64.u32	%rd161, %r296;
add.s64 %rd163, %rd47, %rd161;
ld.shared.u8 %rs30, [%rd163];
setp.eq.s16	%p35, %rs30, 0;
selp.u32	%r1441, 1, 0, %p35;

BB19_42:
bfe.u32 %r363, %r28, 2, 1;
setp.ne.s32	%p36, %r1441, %r363;
@%p36 bra BB19_44;

cvt.u64.u32	%rd164, %r43;
st.shared.u32 [%rd81], %r56;
cvt.u64.u32	%rd168, %r296;
st.shared.u32 [%rd79], %r57;
mul.wide.u32 %rd171, %r43, 8;
add.s64 %rd173, %rd46, %rd171;
ld.shared.u64 %rd174, [%rd173];
mul.wide.u32 %rd175, %r296, 8;
add.s64 %rd176, %rd46, %rd175;
ld.shared.u64 %rd177, [%rd176];
st.shared.u64 [%rd173], %rd177;
st.shared.u64 [%rd176], %rd174;
add.s64 %rd179, %rd47, %rd164;
ld.shared.u8 %rs31, [%rd179];
add.s64 %rd180, %rd47, %rd168;
ld.shared.u8 %rs32, [%rd180];
st.shared.u8 [%rd179], %rs32;
st.shared.u8 [%rd180], %rs31;

BB19_44:
bar.sync 0;
ld.shared.u32 %r60, [%rd59+4];
ld.shared.u32 %r61, [%rd59];
setp.ge.s32	%p37, %r61, %r60;
@%p37 bra BB19_46;

cvt.u64.u32	%rd184, %r34;
add.s64 %rd186, %rd47, %rd184;
ld.shared.u8 %rs33, [%rd186];
mov.u32 %r1442, 1;
setp.ne.s16	%p38, %rs33, 0;
@%p38 bra BB19_47;

BB19_46:
cvt.u64.u32	%rd187, %r34;
add.s64 %rd189, %rd47, %rd187;
ld.shared.u8 %rs34, [%rd189+1];
setp.eq.s16	%p39, %rs34, 0;
selp.u32	%r1442, 1, 0, %p39;

BB19_47:
bfe.u32 %r377, %r28, 2, 1;
setp.ne.s32	%p40, %r1442, %r377;
@%p40 bra BB19_49;

cvt.u64.u32	%rd190, %r34;
st.shared.u32 [%rd59], %r60;
st.shared.u32 [%rd59+4], %r61;
mul.wide.u32 %rd194, %r34, 8;
add.s64 %rd196, %rd46, %rd194;
ld.shared.u64 %rd197, [%rd196];
ld.shared.u64 %rd198, [%rd196+8];
st.shared.u64 [%rd196], %rd198;
st.shared.u64 [%rd196+8], %rd197;
add.s64 %rd200, %rd47, %rd190;
ld.shared.u8 %rs35, [%rd200];
ld.shared.u8 %rs36, [%rd200+1];
st.shared.u8 [%rd200], %rs36;
st.shared.u8 [%rd200+1], %rs35;

BB19_49:
bar.sync 0;
and.b32 %r380, %r28, 7;
sub.s32 %r67, %r34, %r380;
add.s32 %r382, %r67, 8;
mul.wide.u32 %rd201, %r382, 4;
add.s64 %rd203, %rd44, %rd201;
mul.wide.u32 %rd204, %r67, 4;
add.s64 %rd205, %rd44, %rd204;
ld.shared.u32 %r65, [%rd203];
ld.shared.u32 %r66, [%rd205];
setp.ge.s32	%p41, %r66, %r65;
@%p41 bra BB19_51;

cvt.u64.u32	%rd206, %r67;
add.s64 %rd208, %rd47, %rd206;
ld.shared.u8 %rs37, [%rd208];
mov.u32 %r1443, 1;
setp.ne.s16	%p42, %rs37, 0;
@%p42 bra BB19_52;

BB19_51:
cvt.u64.u32	%rd209, %r382;
add.s64 %rd211, %rd47, %rd209;
ld.shared.u8 %rs38, [%rd211];
setp.eq.s16	%p43, %rs38, 0;
selp.u32	%r1443, 1, 0, %p43;

BB19_52:
bfe.u32 %r394, %r28, 3, 1;
setp.ne.s32	%p44, %r1443, %r394;
@%p44 bra BB19_54;

mul.wide.u32 %rd212, %r67, 8;
add.s64 %rd214, %rd46, %rd212;
mul.wide.u32 %rd215, %r382, 8;
add.s64 %rd216, %rd46, %rd215;
cvt.u64.u32	%rd217, %r67;
st.shared.u32 [%rd205], %r65;
cvt.u64.u32	%rd221, %r382;
st.shared.u32 [%rd203], %r66;
ld.shared.u64 %rd224, [%rd214];
ld.shared.u64 %rd225, [%rd216];
st.shared.u64 [%rd214], %rd225;
st.shared.u64 [%rd216], %rd224;
add.s64 %rd227, %rd47, %rd217;
ld.shared.u8 %rs39, [%rd227];
add.s64 %rd228, %rd47, %rd221;
ld.shared.u8 %rs40, [%rd228];
st.shared.u8 [%rd227], %rs40;
st.shared.u8 [%rd228], %rs39;

BB19_54:
bar.sync 0;
ld.shared.u32 %r70, [%rd127];
ld.shared.u32 %r71, [%rd129];
setp.ge.s32	%p45, %r71, %r70;
@%p45 bra BB19_56;

cvt.u64.u32	%rd234, %r53;
add.s64 %rd236, %rd47, %rd234;
ld.shared.u8 %rs41, [%rd236];
mov.u32 %r1444, 1;
setp.ne.s16	%p46, %rs41, 0;
@%p46 bra BB19_57;

BB19_56:
cvt.u64.u32	%rd237, %r328;
add.s64 %rd239, %rd47, %rd237;
ld.shared.u8 %rs42, [%rd239];
setp.eq.s16	%p47, %rs42, 0;
selp.u32	%r1444, 1, 0, %p47;

BB19_57:
bfe.u32 %r417, %r28, 3, 1;
setp.ne.s32	%p48, %r1444, %r417;
@%p48 bra BB19_59;

cvt.u64.u32	%rd240, %r53;
st.shared.u32 [%rd129], %r70;
cvt.u64.u32	%rd244, %r328;
st.shared.u32 [%rd127], %r71;
mul.wide.u32 %rd247, %r53, 8;
add.s64 %rd249, %rd46, %rd247;
ld.shared.u64 %rd250, [%rd249];
mul.wide.u32 %rd251, %r328, 8;
add.s64 %rd252, %rd46, %rd251;
ld.shared.u64 %rd253, [%rd252];
st.shared.u64 [%rd249], %rd253;
st.shared.u64 [%rd252], %rd250;
add.s64 %rd255, %rd47, %rd240;
ld.shared.u8 %rs43, [%rd255];
add.s64 %rd256, %rd47, %rd244;
ld.shared.u8 %rs44, [%rd256];
st.shared.u8 [%rd255], %rs44;
st.shared.u8 [%rd256], %rs43;

BB19_59:
bar.sync 0;
ld.shared.u32 %r74, [%rd79];
ld.shared.u32 %r75, [%rd81];
setp.ge.s32	%p49, %r75, %r74;
@%p49 bra BB19_61;

cvt.u64.u32	%rd262, %r43;
add.s64 %rd264, %rd47, %rd262;
ld.shared.u8 %rs45, [%rd264];
mov.u32 %r1445, 1;
setp.ne.s16	%p50, %rs45, 0;
@%p50 bra BB19_62;

BB19_61:
cvt.u64.u32	%rd265, %r296;
add.s64 %rd267, %rd47, %rd265;
ld.shared.u8 %rs46, [%rd267];
setp.eq.s16	%p51, %rs46, 0;
selp.u32	%r1445, 1, 0, %p51;

BB19_62:
bfe.u32 %r439, %r28, 3, 1;
setp.ne.s32	%p52, %r1445, %r439;
@%p52 bra BB19_64;

cvt.u64.u32	%rd268, %r43;
st.shared.u32 [%rd81], %r74;
cvt.u64.u32	%rd272, %r296;
st.shared.u32 [%rd79], %r75;
mul.wide.u32 %rd275, %r43, 8;
add.s64 %rd277, %rd46, %rd275;
ld.shared.u64 %rd278, [%rd277];
mul.wide.u32 %rd279, %r296, 8;
add.s64 %rd280, %rd46, %rd279;
ld.shared.u64 %rd281, [%rd280];
st.shared.u64 [%rd277], %rd281;
st.shared.u64 [%rd280], %rd278;
add.s64 %rd283, %rd47, %rd268;
ld.shared.u8 %rs47, [%rd283];
add.s64 %rd284, %rd47, %rd272;
ld.shared.u8 %rs48, [%rd284];
st.shared.u8 [%rd283], %rs48;
st.shared.u8 [%rd284], %rs47;

BB19_64:
bar.sync 0;
ld.shared.u32 %r78, [%rd59+4];
ld.shared.u32 %r79, [%rd59];
setp.ge.s32	%p53, %r79, %r78;
@%p53 bra BB19_66;

cvt.u64.u32	%rd288, %r34;
add.s64 %rd290, %rd47, %rd288;
ld.shared.u8 %rs49, [%rd290];
mov.u32 %r1446, 1;
setp.ne.s16	%p54, %rs49, 0;
@%p54 bra BB19_67;

BB19_66:
cvt.u64.u32	%rd291, %r34;
add.s64 %rd293, %rd47, %rd291;
ld.shared.u8 %rs50, [%rd293+1];
setp.eq.s16	%p55, %rs50, 0;
selp.u32	%r1446, 1, 0, %p55;

BB19_67:
bfe.u32 %r453, %r28, 3, 1;
setp.ne.s32	%p56, %r1446, %r453;
@%p56 bra BB19_69;

cvt.u64.u32	%rd294, %r34;
st.shared.u32 [%rd59], %r78;
st.shared.u32 [%rd59+4], %r79;
mul.wide.u32 %rd298, %r34, 8;
add.s64 %rd300, %rd46, %rd298;
ld.shared.u64 %rd301, [%rd300];
ld.shared.u64 %rd302, [%rd300+8];
st.shared.u64 [%rd300], %rd302;
st.shared.u64 [%rd300+8], %rd301;
add.s64 %rd304, %rd47, %rd294;
ld.shared.u8 %rs51, [%rd304];
ld.shared.u8 %rs52, [%rd304+1];
st.shared.u8 [%rd304], %rs52;
st.shared.u8 [%rd304+1], %rs51;

BB19_69:
bar.sync 0;
and.b32 %r456, %r28, 15;
sub.s32 %r85, %r34, %r456;
add.s32 %r458, %r85, 16;
mul.wide.u32 %rd305, %r458, 4;
add.s64 %rd307, %rd44, %rd305;
mul.wide.u32 %rd308, %r85, 4;
add.s64 %rd309, %rd44, %rd308;
ld.shared.u32 %r83, [%rd307];
ld.shared.u32 %r84, [%rd309];
setp.ge.s32	%p57, %r84, %r83;
@%p57 bra BB19_71;

cvt.u64.u32	%rd310, %r85;
add.s64 %rd312, %rd47, %rd310;
ld.shared.u8 %rs53, [%rd312];
mov.u32 %r1447, 1;
setp.ne.s16	%p58, %rs53, 0;
@%p58 bra BB19_72;

BB19_71:
cvt.u64.u32	%rd313, %r458;
add.s64 %rd315, %rd47, %rd313;
ld.shared.u8 %rs54, [%rd315];
setp.eq.s16	%p59, %rs54, 0;
selp.u32	%r1447, 1, 0, %p59;

BB19_72:
bfe.u32 %r470, %r28, 4, 1;
setp.ne.s32	%p60, %r1447, %r470;
@%p60 bra BB19_74;

mul.wide.u32 %rd316, %r85, 8;
add.s64 %rd318, %rd46, %rd316;
mul.wide.u32 %rd319, %r458, 8;
add.s64 %rd320, %rd46, %rd319;
cvt.u64.u32	%rd321, %r85;
st.shared.u32 [%rd309], %r83;
cvt.u64.u32	%rd325, %r458;
st.shared.u32 [%rd307], %r84;
ld.shared.u64 %rd328, [%rd318];
ld.shared.u64 %rd329, [%rd320];
st.shared.u64 [%rd318], %rd329;
st.shared.u64 [%rd320], %rd328;
add.s64 %rd331, %rd47, %rd321;
ld.shared.u8 %rs55, [%rd331];
add.s64 %rd332, %rd47, %rd325;
ld.shared.u8 %rs56, [%rd332];
st.shared.u8 [%rd331], %rs56;
st.shared.u8 [%rd332], %rs55;

BB19_74:
bar.sync 0;
ld.shared.u32 %r88, [%rd203];
ld.shared.u32 %r89, [%rd205];
setp.ge.s32	%p61, %r89, %r88;
@%p61 bra BB19_76;

cvt.u64.u32	%rd338, %r67;
add.s64 %rd340, %rd47, %rd338;
ld.shared.u8 %rs57, [%rd340];
mov.u32 %r1448, 1;
setp.ne.s16	%p62, %rs57, 0;
@%p62 bra BB19_77;

BB19_76:
cvt.u64.u32	%rd341, %r382;
add.s64 %rd343, %rd47, %rd341;
ld.shared.u8 %rs58, [%rd343];
setp.eq.s16	%p63, %rs58, 0;
selp.u32	%r1448, 1, 0, %p63;

BB19_77:
bfe.u32 %r493, %r28, 4, 1;
setp.ne.s32	%p64, %r1448, %r493;
@%p64 bra BB19_79;

cvt.u64.u32	%rd344, %r67;
st.shared.u32 [%rd205], %r88;
cvt.u64.u32	%rd348, %r382;
st.shared.u32 [%rd203], %r89;
mul.wide.u32 %rd351, %r67, 8;
add.s64 %rd353, %rd46, %rd351;
ld.shared.u64 %rd354, [%rd353];
mul.wide.u32 %rd355, %r382, 8;
add.s64 %rd356, %rd46, %rd355;
ld.shared.u64 %rd357, [%rd356];
st.shared.u64 [%rd353], %rd357;
st.shared.u64 [%rd356], %rd354;
add.s64 %rd359, %rd47, %rd344;
ld.shared.u8 %rs59, [%rd359];
add.s64 %rd360, %rd47, %rd348;
ld.shared.u8 %rs60, [%rd360];
st.shared.u8 [%rd359], %rs60;
st.shared.u8 [%rd360], %rs59;

BB19_79:
bar.sync 0;
ld.shared.u32 %r92, [%rd127];
ld.shared.u32 %r93, [%rd129];
setp.ge.s32	%p65, %r93, %r92;
@%p65 bra BB19_81;

cvt.u64.u32	%rd366, %r53;
add.s64 %rd368, %rd47, %rd366;
ld.shared.u8 %rs61, [%rd368];
mov.u32 %r1449, 1;
setp.ne.s16	%p66, %rs61, 0;
@%p66 bra BB19_82;

BB19_81:
cvt.u64.u32	%rd369, %r328;
add.s64 %rd371, %rd47, %rd369;
ld.shared.u8 %rs62, [%rd371];
setp.eq.s16	%p67, %rs62, 0;
selp.u32	%r1449, 1, 0, %p67;

BB19_82:
bfe.u32 %r515, %r28, 4, 1;
setp.ne.s32	%p68, %r1449, %r515;
@%p68 bra BB19_84;

cvt.u64.u32	%rd372, %r53;
st.shared.u32 [%rd129], %r92;
cvt.u64.u32	%rd376, %r328;
st.shared.u32 [%rd127], %r93;
mul.wide.u32 %rd379, %r53, 8;
add.s64 %rd381, %rd46, %rd379;
ld.shared.u64 %rd382, [%rd381];
mul.wide.u32 %rd383, %r328, 8;
add.s64 %rd384, %rd46, %rd383;
ld.shared.u64 %rd385, [%rd384];
st.shared.u64 [%rd381], %rd385;
st.shared.u64 [%rd384], %rd382;
add.s64 %rd387, %rd47, %rd372;
ld.shared.u8 %rs63, [%rd387];
add.s64 %rd388, %rd47, %rd376;
ld.shared.u8 %rs64, [%rd388];
st.shared.u8 [%rd387], %rs64;
st.shared.u8 [%rd388], %rs63;

BB19_84:
bar.sync 0;
ld.shared.u32 %r96, [%rd79];
ld.shared.u32 %r97, [%rd81];
setp.ge.s32	%p69, %r97, %r96;
@%p69 bra BB19_86;

cvt.u64.u32	%rd394, %r43;
add.s64 %rd396, %rd47, %rd394;
ld.shared.u8 %rs65, [%rd396];
mov.u32 %r1450, 1;
setp.ne.s16	%p70, %rs65, 0;
@%p70 bra BB19_87;

BB19_86:
cvt.u64.u32	%rd397, %r296;
add.s64 %rd399, %rd47, %rd397;
ld.shared.u8 %rs66, [%rd399];
setp.eq.s16	%p71, %rs66, 0;
selp.u32	%r1450, 1, 0, %p71;

BB19_87:
bfe.u32 %r537, %r28, 4, 1;
setp.ne.s32	%p72, %r1450, %r537;
@%p72 bra BB19_89;

cvt.u64.u32	%rd400, %r43;
st.shared.u32 [%rd81], %r96;
cvt.u64.u32	%rd404, %r296;
st.shared.u32 [%rd79], %r97;
mul.wide.u32 %rd407, %r43, 8;
add.s64 %rd409, %rd46, %rd407;
ld.shared.u64 %rd410, [%rd409];
mul.wide.u32 %rd411, %r296, 8;
add.s64 %rd412, %rd46, %rd411;
ld.shared.u64 %rd413, [%rd412];
st.shared.u64 [%rd409], %rd413;
st.shared.u64 [%rd412], %rd410;
add.s64 %rd415, %rd47, %rd400;
ld.shared.u8 %rs67, [%rd415];
add.s64 %rd416, %rd47, %rd404;
ld.shared.u8 %rs68, [%rd416];
st.shared.u8 [%rd415], %rs68;
st.shared.u8 [%rd416], %rs67;

BB19_89:
bar.sync 0;
ld.shared.u32 %r100, [%rd59+4];
ld.shared.u32 %r101, [%rd59];
setp.ge.s32	%p73, %r101, %r100;
@%p73 bra BB19_91;

cvt.u64.u32	%rd420, %r34;
add.s64 %rd422, %rd47, %rd420;
ld.shared.u8 %rs69, [%rd422];
mov.u32 %r1451, 1;
setp.ne.s16	%p74, %rs69, 0;
@%p74 bra BB19_92;

BB19_91:
cvt.u64.u32	%rd423, %r34;
add.s64 %rd425, %rd47, %rd423;
ld.shared.u8 %rs70, [%rd425+1];
setp.eq.s16	%p75, %rs70, 0;
selp.u32	%r1451, 1, 0, %p75;

BB19_92:
bfe.u32 %r551, %r28, 4, 1;
setp.ne.s32	%p76, %r1451, %r551;
@%p76 bra BB19_94;

cvt.u64.u32	%rd426, %r34;
st.shared.u32 [%rd59], %r100;
st.shared.u32 [%rd59+4], %r101;
mul.wide.u32 %rd430, %r34, 8;
add.s64 %rd432, %rd46, %rd430;
ld.shared.u64 %rd433, [%rd432];
ld.shared.u64 %rd434, [%rd432+8];
st.shared.u64 [%rd432], %rd434;
st.shared.u64 [%rd432+8], %rd433;
add.s64 %rd436, %rd47, %rd426;
ld.shared.u8 %rs71, [%rd436];
ld.shared.u8 %rs72, [%rd436+1];
st.shared.u8 [%rd436], %rs72;
st.shared.u8 [%rd436+1], %rs71;

BB19_94:
bar.sync 0;
and.b32 %r554, %r28, 31;
sub.s32 %r107, %r34, %r554;
add.s32 %r556, %r107, 32;
mul.wide.u32 %rd437, %r556, 4;
add.s64 %rd439, %rd44, %rd437;
mul.wide.u32 %rd440, %r107, 4;
add.s64 %rd441, %rd44, %rd440;
ld.shared.u32 %r105, [%rd439];
ld.shared.u32 %r106, [%rd441];
setp.ge.s32	%p77, %r106, %r105;
@%p77 bra BB19_96;

cvt.u64.u32	%rd442, %r107;
add.s64 %rd444, %rd47, %rd442;
ld.shared.u8 %rs73, [%rd444];
mov.u32 %r1452, 1;
setp.ne.s16	%p78, %rs73, 0;
@%p78 bra BB19_97;

BB19_96:
cvt.u64.u32	%rd445, %r556;
add.s64 %rd447, %rd47, %rd445;
ld.shared.u8 %rs74, [%rd447];
setp.eq.s16	%p79, %rs74, 0;
selp.u32	%r1452, 1, 0, %p79;

BB19_97:
bfe.u32 %r568, %r28, 5, 1;
setp.ne.s32	%p80, %r1452, %r568;
@%p80 bra BB19_99;

mul.wide.u32 %rd448, %r107, 8;
add.s64 %rd450, %rd46, %rd448;
mul.wide.u32 %rd451, %r556, 8;
add.s64 %rd452, %rd46, %rd451;
cvt.u64.u32	%rd453, %r107;
st.shared.u32 [%rd441], %r105;
cvt.u64.u32	%rd457, %r556;
st.shared.u32 [%rd439], %r106;
ld.shared.u64 %rd460, [%rd450];
ld.shared.u64 %rd461, [%rd452];
st.shared.u64 [%rd450], %rd461;
st.shared.u64 [%rd452], %rd460;
add.s64 %rd463, %rd47, %rd453;
ld.shared.u8 %rs75, [%rd463];
add.s64 %rd464, %rd47, %rd457;
ld.shared.u8 %rs76, [%rd464];
st.shared.u8 [%rd463], %rs76;
st.shared.u8 [%rd464], %rs75;

BB19_99:
bar.sync 0;
ld.shared.u32 %r110, [%rd307];
ld.shared.u32 %r111, [%rd309];
setp.ge.s32	%p81, %r111, %r110;
@%p81 bra BB19_101;

cvt.u64.u32	%rd470, %r85;
add.s64 %rd472, %rd47, %rd470;
ld.shared.u8 %rs77, [%rd472];
mov.u32 %r1453, 1;
setp.ne.s16	%p82, %rs77, 0;
@%p82 bra BB19_102;

BB19_101:
cvt.u64.u32	%rd473, %r458;
add.s64 %rd475, %rd47, %rd473;
ld.shared.u8 %rs78, [%rd475];
setp.eq.s16	%p83, %rs78, 0;
selp.u32	%r1453, 1, 0, %p83;

BB19_102:
bfe.u32 %r591, %r28, 5, 1;
setp.ne.s32	%p84, %r1453, %r591;
@%p84 bra BB19_104;

cvt.u64.u32	%rd476, %r85;
st.shared.u32 [%rd309], %r110;
cvt.u64.u32	%rd480, %r458;
st.shared.u32 [%rd307], %r111;
mul.wide.u32 %rd483, %r85, 8;
add.s64 %rd485, %rd46, %rd483;
ld.shared.u64 %rd486, [%rd485];
mul.wide.u32 %rd487, %r458, 8;
add.s64 %rd488, %rd46, %rd487;
ld.shared.u64 %rd489, [%rd488];
st.shared.u64 [%rd485], %rd489;
st.shared.u64 [%rd488], %rd486;
add.s64 %rd491, %rd47, %rd476;
ld.shared.u8 %rs79, [%rd491];
add.s64 %rd492, %rd47, %rd480;
ld.shared.u8 %rs80, [%rd492];
st.shared.u8 [%rd491], %rs80;
st.shared.u8 [%rd492], %rs79;

BB19_104:
bar.sync 0;
ld.shared.u32 %r114, [%rd203];
ld.shared.u32 %r115, [%rd205];
setp.ge.s32	%p85, %r115, %r114;
@%p85 bra BB19_106;

cvt.u64.u32	%rd498, %r67;
add.s64 %rd500, %rd47, %rd498;
ld.shared.u8 %rs81, [%rd500];
mov.u32 %r1454, 1;
setp.ne.s16	%p86, %rs81, 0;
@%p86 bra BB19_107;

BB19_106:
cvt.u64.u32	%rd501, %r382;
add.s64 %rd503, %rd47, %rd501;
ld.shared.u8 %rs82, [%rd503];
setp.eq.s16	%p87, %rs82, 0;
selp.u32	%r1454, 1, 0, %p87;

BB19_107:
bfe.u32 %r613, %r28, 5, 1;
setp.ne.s32	%p88, %r1454, %r613;
@%p88 bra BB19_109;

cvt.u64.u32	%rd504, %r67;
st.shared.u32 [%rd205], %r114;
cvt.u64.u32	%rd508, %r382;
st.shared.u32 [%rd203], %r115;
mul.wide.u32 %rd511, %r67, 8;
add.s64 %rd513, %rd46, %rd511;
ld.shared.u64 %rd514, [%rd513];
mul.wide.u32 %rd515, %r382, 8;
add.s64 %rd516, %rd46, %rd515;
ld.shared.u64 %rd517, [%rd516];
st.shared.u64 [%rd513], %rd517;
st.shared.u64 [%rd516], %rd514;
add.s64 %rd519, %rd47, %rd504;
ld.shared.u8 %rs83, [%rd519];
add.s64 %rd520, %rd47, %rd508;
ld.shared.u8 %rs84, [%rd520];
st.shared.u8 [%rd519], %rs84;
st.shared.u8 [%rd520], %rs83;

BB19_109:
bar.sync 0;
ld.shared.u32 %r118, [%rd127];
ld.shared.u32 %r119, [%rd129];
setp.ge.s32	%p89, %r119, %r118;
@%p89 bra BB19_111;

cvt.u64.u32	%rd526, %r53;
add.s64 %rd528, %rd47, %rd526;
ld.shared.u8 %rs85, [%rd528];
mov.u32 %r1455, 1;
setp.ne.s16	%p90, %rs85, 0;
@%p90 bra BB19_112;

BB19_111:
cvt.u64.u32	%rd529, %r328;
add.s64 %rd531, %rd47, %rd529;
ld.shared.u8 %rs86, [%rd531];
setp.eq.s16	%p91, %rs86, 0;
selp.u32	%r1455, 1, 0, %p91;

BB19_112:
bfe.u32 %r635, %r28, 5, 1;
setp.ne.s32	%p92, %r1455, %r635;
@%p92 bra BB19_114;

cvt.u64.u32	%rd532, %r53;
st.shared.u32 [%rd129], %r118;
cvt.u64.u32	%rd536, %r328;
st.shared.u32 [%rd127], %r119;
mul.wide.u32 %rd539, %r53, 8;
add.s64 %rd541, %rd46, %rd539;
ld.shared.u64 %rd542, [%rd541];
mul.wide.u32 %rd543, %r328, 8;
add.s64 %rd544, %rd46, %rd543;
ld.shared.u64 %rd545, [%rd544];
st.shared.u64 [%rd541], %rd545;
st.shared.u64 [%rd544], %rd542;
add.s64 %rd547, %rd47, %rd532;
ld.shared.u8 %rs87, [%rd547];
add.s64 %rd548, %rd47, %rd536;
ld.shared.u8 %rs88, [%rd548];
st.shared.u8 [%rd547], %rs88;
st.shared.u8 [%rd548], %rs87;

BB19_114:
bar.sync 0;
ld.shared.u32 %r122, [%rd79];
ld.shared.u32 %r123, [%rd81];
setp.ge.s32	%p93, %r123, %r122;
@%p93 bra BB19_116;

cvt.u64.u32	%rd554, %r43;
add.s64 %rd556, %rd47, %rd554;
ld.shared.u8 %rs89, [%rd556];
mov.u32 %r1456, 1;
setp.ne.s16	%p94, %rs89, 0;
@%p94 bra BB19_117;

BB19_116:
cvt.u64.u32	%rd557, %r296;
add.s64 %rd559, %rd47, %rd557;
ld.shared.u8 %rs90, [%rd559];
setp.eq.s16	%p95, %rs90, 0;
selp.u32	%r1456, 1, 0, %p95;

BB19_117:
bfe.u32 %r657, %r28, 5, 1;
setp.ne.s32	%p96, %r1456, %r657;
@%p96 bra BB19_119;

cvt.u64.u32	%rd560, %r43;
st.shared.u32 [%rd81], %r122;
cvt.u64.u32	%rd564, %r296;
st.shared.u32 [%rd79], %r123;
mul.wide.u32 %rd567, %r43, 8;
add.s64 %rd569, %rd46, %rd567;
ld.shared.u64 %rd570, [%rd569];
mul.wide.u32 %rd571, %r296, 8;
add.s64 %rd572, %rd46, %rd571;
ld.shared.u64 %rd573, [%rd572];
st.shared.u64 [%rd569], %rd573;
st.shared.u64 [%rd572], %rd570;
add.s64 %rd575, %rd47, %rd560;
ld.shared.u8 %rs91, [%rd575];
add.s64 %rd576, %rd47, %rd564;
ld.shared.u8 %rs92, [%rd576];
st.shared.u8 [%rd575], %rs92;
st.shared.u8 [%rd576], %rs91;

BB19_119:
bar.sync 0;
ld.shared.u32 %r126, [%rd59+4];
ld.shared.u32 %r127, [%rd59];
setp.ge.s32	%p97, %r127, %r126;
@%p97 bra BB19_121;

cvt.u64.u32	%rd580, %r34;
add.s64 %rd582, %rd47, %rd580;
ld.shared.u8 %rs93, [%rd582];
mov.u32 %r1457, 1;
setp.ne.s16	%p98, %rs93, 0;
@%p98 bra BB19_122;

BB19_121:
cvt.u64.u32	%rd583, %r34;
add.s64 %rd585, %rd47, %rd583;
ld.shared.u8 %rs94, [%rd585+1];
setp.eq.s16	%p99, %rs94, 0;
selp.u32	%r1457, 1, 0, %p99;

BB19_122:
bfe.u32 %r671, %r28, 5, 1;
setp.ne.s32	%p100, %r1457, %r671;
@%p100 bra BB19_124;

cvt.u64.u32	%rd586, %r34;
st.shared.u32 [%rd59], %r126;
st.shared.u32 [%rd59+4], %r127;
mul.wide.u32 %rd590, %r34, 8;
add.s64 %rd592, %rd46, %rd590;
ld.shared.u64 %rd593, [%rd592];
ld.shared.u64 %rd594, [%rd592+8];
st.shared.u64 [%rd592], %rd594;
st.shared.u64 [%rd592+8], %rd593;
add.s64 %rd596, %rd47, %rd586;
ld.shared.u8 %rs95, [%rd596];
ld.shared.u8 %rs96, [%rd596+1];
st.shared.u8 [%rd596], %rs96;
st.shared.u8 [%rd596+1], %rs95;

BB19_124:
bar.sync 0;
and.b32 %r674, %r28, 63;
sub.s32 %r133, %r34, %r674;
add.s32 %r676, %r133, 64;
mul.wide.u32 %rd597, %r676, 4;
add.s64 %rd599, %rd44, %rd597;
mul.wide.u32 %rd600, %r133, 4;
add.s64 %rd601, %rd44, %rd600;
ld.shared.u32 %r131, [%rd599];
ld.shared.u32 %r132, [%rd601];
setp.ge.s32	%p101, %r132, %r131;
@%p101 bra BB19_126;

cvt.u64.u32	%rd602, %r133;
add.s64 %rd604, %rd47, %rd602;
ld.shared.u8 %rs97, [%rd604];
mov.u32 %r1458, 1;
setp.ne.s16	%p102, %rs97, 0;
@%p102 bra BB19_127;

BB19_126:
cvt.u64.u32	%rd605, %r676;
add.s64 %rd607, %rd47, %rd605;
ld.shared.u8 %rs98, [%rd607];
setp.eq.s16	%p103, %rs98, 0;
selp.u32	%r1458, 1, 0, %p103;

BB19_127:
bfe.u32 %r688, %r28, 6, 1;
setp.ne.s32	%p104, %r1458, %r688;
@%p104 bra BB19_129;

mul.wide.u32 %rd608, %r133, 8;
add.s64 %rd610, %rd46, %rd608;
mul.wide.u32 %rd611, %r676, 8;
add.s64 %rd612, %rd46, %rd611;
cvt.u64.u32	%rd613, %r133;
st.shared.u32 [%rd601], %r131;
cvt.u64.u32	%rd617, %r676;
st.shared.u32 [%rd599], %r132;
ld.shared.u64 %rd620, [%rd610];
ld.shared.u64 %rd621, [%rd612];
st.shared.u64 [%rd610], %rd621;
st.shared.u64 [%rd612], %rd620;
add.s64 %rd623, %rd47, %rd613;
ld.shared.u8 %rs99, [%rd623];
add.s64 %rd624, %rd47, %rd617;
ld.shared.u8 %rs100, [%rd624];
st.shared.u8 [%rd623], %rs100;
st.shared.u8 [%rd624], %rs99;

BB19_129:
bar.sync 0;
ld.shared.u32 %r136, [%rd439];
ld.shared.u32 %r137, [%rd441];
setp.ge.s32	%p105, %r137, %r136;
@%p105 bra BB19_131;

cvt.u64.u32	%rd630, %r107;
add.s64 %rd632, %rd47, %rd630;
ld.shared.u8 %rs101, [%rd632];
mov.u32 %r1459, 1;
setp.ne.s16	%p106, %rs101, 0;
@%p106 bra BB19_132;

BB19_131:
cvt.u64.u32	%rd633, %r556;
add.s64 %rd635, %rd47, %rd633;
ld.shared.u8 %rs102, [%rd635];
setp.eq.s16	%p107, %rs102, 0;
selp.u32	%r1459, 1, 0, %p107;

BB19_132:
bfe.u32 %r711, %r28, 6, 1;
setp.ne.s32	%p108, %r1459, %r711;
@%p108 bra BB19_134;

cvt.u64.u32	%rd636, %r107;
st.shared.u32 [%rd441], %r136;
cvt.u64.u32	%rd640, %r556;
st.shared.u32 [%rd439], %r137;
mul.wide.u32 %rd643, %r107, 8;
add.s64 %rd645, %rd46, %rd643;
ld.shared.u64 %rd646, [%rd645];
mul.wide.u32 %rd647, %r556, 8;
add.s64 %rd648, %rd46, %rd647;
ld.shared.u64 %rd649, [%rd648];
st.shared.u64 [%rd645], %rd649;
st.shared.u64 [%rd648], %rd646;
add.s64 %rd651, %rd47, %rd636;
ld.shared.u8 %rs103, [%rd651];
add.s64 %rd652, %rd47, %rd640;
ld.shared.u8 %rs104, [%rd652];
st.shared.u8 [%rd651], %rs104;
st.shared.u8 [%rd652], %rs103;

BB19_134:
bar.sync 0;
ld.shared.u32 %r140, [%rd307];
ld.shared.u32 %r141, [%rd309];
setp.ge.s32	%p109, %r141, %r140;
@%p109 bra BB19_136;

cvt.u64.u32	%rd658, %r85;
add.s64 %rd660, %rd47, %rd658;
ld.shared.u8 %rs105, [%rd660];
mov.u32 %r1460, 1;
setp.ne.s16	%p110, %rs105, 0;
@%p110 bra BB19_137;

BB19_136:
cvt.u64.u32	%rd661, %r458;
add.s64 %rd663, %rd47, %rd661;
ld.shared.u8 %rs106, [%rd663];
setp.eq.s16	%p111, %rs106, 0;
selp.u32	%r1460, 1, 0, %p111;

BB19_137:
bfe.u32 %r733, %r28, 6, 1;
setp.ne.s32	%p112, %r1460, %r733;
@%p112 bra BB19_139;

cvt.u64.u32	%rd664, %r85;
st.shared.u32 [%rd309], %r140;
cvt.u64.u32	%rd668, %r458;
st.shared.u32 [%rd307], %r141;
mul.wide.u32 %rd671, %r85, 8;
add.s64 %rd673, %rd46, %rd671;
ld.shared.u64 %rd674, [%rd673];
mul.wide.u32 %rd675, %r458, 8;
add.s64 %rd676, %rd46, %rd675;
ld.shared.u64 %rd677, [%rd676];
st.shared.u64 [%rd673], %rd677;
st.shared.u64 [%rd676], %rd674;
add.s64 %rd679, %rd47, %rd664;
ld.shared.u8 %rs107, [%rd679];
add.s64 %rd680, %rd47, %rd668;
ld.shared.u8 %rs108, [%rd680];
st.shared.u8 [%rd679], %rs108;
st.shared.u8 [%rd680], %rs107;

BB19_139:
bar.sync 0;
ld.shared.u32 %r144, [%rd203];
ld.shared.u32 %r145, [%rd205];
setp.ge.s32	%p113, %r145, %r144;
@%p113 bra BB19_141;

cvt.u64.u32	%rd686, %r67;
add.s64 %rd688, %rd47, %rd686;
ld.shared.u8 %rs109, [%rd688];
mov.u32 %r1461, 1;
setp.ne.s16	%p114, %rs109, 0;
@%p114 bra BB19_142;

BB19_141:
cvt.u64.u32	%rd689, %r382;
add.s64 %rd691, %rd47, %rd689;
ld.shared.u8 %rs110, [%rd691];
setp.eq.s16	%p115, %rs110, 0;
selp.u32	%r1461, 1, 0, %p115;

BB19_142:
bfe.u32 %r755, %r28, 6, 1;
setp.ne.s32	%p116, %r1461, %r755;
@%p116 bra BB19_144;

cvt.u64.u32	%rd692, %r67;
st.shared.u32 [%rd205], %r144;
cvt.u64.u32	%rd696, %r382;
st.shared.u32 [%rd203], %r145;
mul.wide.u32 %rd699, %r67, 8;
add.s64 %rd701, %rd46, %rd699;
ld.shared.u64 %rd702, [%rd701];
mul.wide.u32 %rd703, %r382, 8;
add.s64 %rd704, %rd46, %rd703;
ld.shared.u64 %rd705, [%rd704];
st.shared.u64 [%rd701], %rd705;
st.shared.u64 [%rd704], %rd702;
add.s64 %rd707, %rd47, %rd692;
ld.shared.u8 %rs111, [%rd707];
add.s64 %rd708, %rd47, %rd696;
ld.shared.u8 %rs112, [%rd708];
st.shared.u8 [%rd707], %rs112;
st.shared.u8 [%rd708], %rs111;

BB19_144:
bar.sync 0;
ld.shared.u32 %r148, [%rd127];
ld.shared.u32 %r149, [%rd129];
setp.ge.s32	%p117, %r149, %r148;
@%p117 bra BB19_146;

cvt.u64.u32	%rd714, %r53;
add.s64 %rd716, %rd47, %rd714;
ld.shared.u8 %rs113, [%rd716];
mov.u32 %r1462, 1;
setp.ne.s16	%p118, %rs113, 0;
@%p118 bra BB19_147;

BB19_146:
cvt.u64.u32	%rd717, %r328;
add.s64 %rd719, %rd47, %rd717;
ld.shared.u8 %rs114, [%rd719];
setp.eq.s16	%p119, %rs114, 0;
selp.u32	%r1462, 1, 0, %p119;

BB19_147:
bfe.u32 %r777, %r28, 6, 1;
setp.ne.s32	%p120, %r1462, %r777;
@%p120 bra BB19_149;

cvt.u64.u32	%rd720, %r53;
st.shared.u32 [%rd129], %r148;
cvt.u64.u32	%rd724, %r328;
st.shared.u32 [%rd127], %r149;
mul.wide.u32 %rd727, %r53, 8;
add.s64 %rd729, %rd46, %rd727;
ld.shared.u64 %rd730, [%rd729];
mul.wide.u32 %rd731, %r328, 8;
add.s64 %rd732, %rd46, %rd731;
ld.shared.u64 %rd733, [%rd732];
st.shared.u64 [%rd729], %rd733;
st.shared.u64 [%rd732], %rd730;
add.s64 %rd735, %rd47, %rd720;
ld.shared.u8 %rs115, [%rd735];
add.s64 %rd736, %rd47, %rd724;
ld.shared.u8 %rs116, [%rd736];
st.shared.u8 [%rd735], %rs116;
st.shared.u8 [%rd736], %rs115;

BB19_149:
bar.sync 0;
ld.shared.u32 %r152, [%rd79];
ld.shared.u32 %r153, [%rd81];
setp.ge.s32	%p121, %r153, %r152;
@%p121 bra BB19_151;

cvt.u64.u32	%rd742, %r43;
add.s64 %rd744, %rd47, %rd742;
ld.shared.u8 %rs117, [%rd744];
mov.u32 %r1463, 1;
setp.ne.s16	%p122, %rs117, 0;
@%p122 bra BB19_152;

BB19_151:
cvt.u64.u32	%rd745, %r296;
add.s64 %rd747, %rd47, %rd745;
ld.shared.u8 %rs118, [%rd747];
setp.eq.s16	%p123, %rs118, 0;
selp.u32	%r1463, 1, 0, %p123;

BB19_152:
bfe.u32 %r799, %r28, 6, 1;
setp.ne.s32	%p124, %r1463, %r799;
@%p124 bra BB19_154;

cvt.u64.u32	%rd748, %r43;
st.shared.u32 [%rd81], %r152;
cvt.u64.u32	%rd752, %r296;
st.shared.u32 [%rd79], %r153;
mul.wide.u32 %rd755, %r43, 8;
add.s64 %rd757, %rd46, %rd755;
ld.shared.u64 %rd758, [%rd757];
mul.wide.u32 %rd759, %r296, 8;
add.s64 %rd760, %rd46, %rd759;
ld.shared.u64 %rd761, [%rd760];
st.shared.u64 [%rd757], %rd761;
st.shared.u64 [%rd760], %rd758;
add.s64 %rd763, %rd47, %rd748;
ld.shared.u8 %rs119, [%rd763];
add.s64 %rd764, %rd47, %rd752;
ld.shared.u8 %rs120, [%rd764];
st.shared.u8 [%rd763], %rs120;
st.shared.u8 [%rd764], %rs119;

BB19_154:
bar.sync 0;
ld.shared.u32 %r156, [%rd59+4];
ld.shared.u32 %r157, [%rd59];
setp.ge.s32	%p125, %r157, %r156;
@%p125 bra BB19_156;

cvt.u64.u32	%rd768, %r34;
add.s64 %rd770, %rd47, %rd768;
ld.shared.u8 %rs121, [%rd770];
mov.u32 %r1464, 1;
setp.ne.s16	%p126, %rs121, 0;
@%p126 bra BB19_157;

BB19_156:
cvt.u64.u32	%rd771, %r34;
add.s64 %rd773, %rd47, %rd771;
ld.shared.u8 %rs122, [%rd773+1];
setp.eq.s16	%p127, %rs122, 0;
selp.u32	%r1464, 1, 0, %p127;

BB19_157:
bfe.u32 %r813, %r28, 6, 1;
setp.ne.s32	%p128, %r1464, %r813;
@%p128 bra BB19_159;

cvt.u64.u32	%rd774, %r34;
st.shared.u32 [%rd59], %r156;
st.shared.u32 [%rd59+4], %r157;
mul.wide.u32 %rd778, %r34, 8;
add.s64 %rd780, %rd46, %rd778;
ld.shared.u64 %rd781, [%rd780];
ld.shared.u64 %rd782, [%rd780+8];
st.shared.u64 [%rd780], %rd782;
st.shared.u64 [%rd780+8], %rd781;
add.s64 %rd784, %rd47, %rd774;
ld.shared.u8 %rs123, [%rd784];
ld.shared.u8 %rs124, [%rd784+1];
st.shared.u8 [%rd784], %rs124;
st.shared.u8 [%rd784+1], %rs123;

BB19_159:
bar.sync 0;
mov.u64 %rd1558, _Z20bitonicSortKVInPlaceIilLin1ELin1E6LTCompIiEjLi1024EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3_$__cuda_local_var_181271_29_non_const_sharedKeys;
and.b32 %r816, %r28, 127;
sub.s32 %r163, %r34, %r816;
add.s32 %r818, %r163, 128;
mul.wide.u32 %rd785, %r818, 4;
add.s64 %rd787, %rd1558, %rd785;
mul.wide.u32 %rd788, %r163, 4;
add.s64 %rd789, %rd1558, %rd788;
ld.shared.u32 %r161, [%rd787];
ld.shared.u32 %r162, [%rd789];
setp.ge.s32	%p129, %r162, %r161;
@%p129 bra BB19_161;

cvt.u64.u32	%rd790, %r163;
add.s64 %rd792, %rd47, %rd790;
ld.shared.u8 %rs125, [%rd792];
mov.u32 %r1465, 1;
setp.ne.s16	%p130, %rs125, 0;
@%p130 bra BB19_162;

BB19_161:
cvt.u64.u32	%rd793, %r818;
add.s64 %rd795, %rd47, %rd793;
ld.shared.u8 %rs126, [%rd795];
setp.eq.s16	%p131, %rs126, 0;
selp.u32	%r1465, 1, 0, %p131;

BB19_162:
bfe.u32 %r830, %r28, 7, 1;
setp.ne.s32	%p132, %r1465, %r830;
@%p132 bra BB19_164;

mul.wide.u32 %rd796, %r163, 8;
add.s64 %rd798, %rd46, %rd796;
mul.wide.u32 %rd799, %r818, 8;
add.s64 %rd800, %rd46, %rd799;
cvt.u64.u32	%rd801, %r163;
st.shared.u32 [%rd789], %r161;
cvt.u64.u32	%rd805, %r818;
st.shared.u32 [%rd787], %r162;
ld.shared.u64 %rd808, [%rd798];
ld.shared.u64 %rd809, [%rd800];
st.shared.u64 [%rd798], %rd809;
st.shared.u64 [%rd800], %rd808;
add.s64 %rd811, %rd47, %rd801;
ld.shared.u8 %rs127, [%rd811];
add.s64 %rd812, %rd47, %rd805;
ld.shared.u8 %rs128, [%rd812];
st.shared.u8 [%rd811], %rs128;
st.shared.u8 [%rd812], %rs127;

BB19_164:
bar.sync 0;
ld.shared.u32 %r166, [%rd599];
ld.shared.u32 %r167, [%rd601];
setp.ge.s32	%p133, %r167, %r166;
@%p133 bra BB19_166;

cvt.u64.u32	%rd818, %r133;
add.s64 %rd820, %rd47, %rd818;
ld.shared.u8 %rs129, [%rd820];
mov.u32 %r1466, 1;
setp.ne.s16	%p134, %rs129, 0;
@%p134 bra BB19_167;

BB19_166:
cvt.u64.u32	%rd821, %r676;
add.s64 %rd823, %rd47, %rd821;
ld.shared.u8 %rs130, [%rd823];
setp.eq.s16	%p135, %rs130, 0;
selp.u32	%r1466, 1, 0, %p135;

BB19_167:
bfe.u32 %r853, %r28, 7, 1;
setp.ne.s32	%p136, %r1466, %r853;
@%p136 bra BB19_169;

cvt.u64.u32	%rd824, %r133;
st.shared.u32 [%rd601], %r166;
cvt.u64.u32	%rd828, %r676;
st.shared.u32 [%rd599], %r167;
mul.wide.u32 %rd831, %r133, 8;
add.s64 %rd833, %rd46, %rd831;
ld.shared.u64 %rd834, [%rd833];
mul.wide.u32 %rd835, %r676, 8;
add.s64 %rd836, %rd46, %rd835;
ld.shared.u64 %rd837, [%rd836];
st.shared.u64 [%rd833], %rd837;
st.shared.u64 [%rd836], %rd834;
add.s64 %rd839, %rd47, %rd824;
ld.shared.u8 %rs131, [%rd839];
add.s64 %rd840, %rd47, %rd828;
ld.shared.u8 %rs132, [%rd840];
st.shared.u8 [%rd839], %rs132;
st.shared.u8 [%rd840], %rs131;

BB19_169:
bar.sync 0;
ld.shared.u32 %r170, [%rd439];
ld.shared.u32 %r171, [%rd441];
setp.ge.s32	%p137, %r171, %r170;
@%p137 bra BB19_171;

cvt.u64.u32	%rd846, %r107;
add.s64 %rd848, %rd47, %rd846;
ld.shared.u8 %rs133, [%rd848];
mov.u32 %r1467, 1;
setp.ne.s16	%p138, %rs133, 0;
@%p138 bra BB19_172;

BB19_171:
add.s32 %r1404, %r107, 32;
cvt.u64.u32	%rd849, %r1404;
add.s64 %rd851, %rd47, %rd849;
ld.shared.u8 %rs134, [%rd851];
setp.eq.s16	%p139, %rs134, 0;
selp.u32	%r1467, 1, 0, %p139;

BB19_172:
bfe.u32 %r875, %r28, 7, 1;
setp.ne.s32	%p140, %r1467, %r875;
@%p140 bra BB19_174;

add.s32 %r1413, %r107, 32;
cvt.u64.u32	%rd852, %r107;
st.shared.u32 [%rd441], %r170;
cvt.u64.u32	%rd856, %r1413;
st.shared.u32 [%rd439], %r171;
mul.wide.u32 %rd859, %r107, 8;
add.s64 %rd861, %rd46, %rd859;
ld.shared.u64 %rd862, [%rd861];
mul.wide.u32 %rd863, %r1413, 8;
add.s64 %rd864, %rd46, %rd863;
ld.shared.u64 %rd865, [%rd864];
st.shared.u64 [%rd861], %rd865;
st.shared.u64 [%rd864], %rd862;
add.s64 %rd867, %rd47, %rd852;
ld.shared.u8 %rs135, [%rd867];
add.s64 %rd868, %rd47, %rd856;
ld.shared.u8 %rs136, [%rd868];
st.shared.u8 [%rd867], %rs136;
st.shared.u8 [%rd868], %rs135;

BB19_174:
bar.sync 0;
ld.shared.u32 %r174, [%rd307];
ld.shared.u32 %r175, [%rd309];
setp.ge.s32	%p141, %r175, %r174;
@%p141 bra BB19_176;

cvt.u64.u32	%rd874, %r85;
add.s64 %rd876, %rd47, %rd874;
ld.shared.u8 %rs137, [%rd876];
mov.u32 %r1468, 1;
setp.ne.s16	%p142, %rs137, 0;
@%p142 bra BB19_177;

BB19_176:
add.s32 %r1405, %r85, 16;
cvt.u64.u32	%rd877, %r1405;
add.s64 %rd879, %rd47, %rd877;
ld.shared.u8 %rs138, [%rd879];
setp.eq.s16	%p143, %rs138, 0;
selp.u32	%r1468, 1, 0, %p143;

BB19_177:
bfe.u32 %r897, %r28, 7, 1;
setp.ne.s32	%p144, %r1468, %r897;
@%p144 bra BB19_179;

add.s32 %r1412, %r85, 16;
cvt.u64.u32	%rd880, %r85;
st.shared.u32 [%rd309], %r174;
cvt.u64.u32	%rd884, %r1412;
st.shared.u32 [%rd307], %r175;
mul.wide.u32 %rd887, %r85, 8;
add.s64 %rd889, %rd46, %rd887;
ld.shared.u64 %rd890, [%rd889];
mul.wide.u32 %rd891, %r1412, 8;
add.s64 %rd892, %rd46, %rd891;
ld.shared.u64 %rd893, [%rd892];
st.shared.u64 [%rd889], %rd893;
st.shared.u64 [%rd892], %rd890;
add.s64 %rd895, %rd47, %rd880;
ld.shared.u8 %rs139, [%rd895];
add.s64 %rd896, %rd47, %rd884;
ld.shared.u8 %rs140, [%rd896];
st.shared.u8 [%rd895], %rs140;
st.shared.u8 [%rd896], %rs139;

BB19_179:
bar.sync 0;
ld.shared.u32 %r178, [%rd203];
ld.shared.u32 %r179, [%rd205];
setp.ge.s32	%p145, %r179, %r178;
@%p145 bra BB19_181;

cvt.u64.u32	%rd902, %r67;
add.s64 %rd904, %rd47, %rd902;
ld.shared.u8 %rs141, [%rd904];
mov.u32 %r1469, 1;
setp.ne.s16	%p146, %rs141, 0;
@%p146 bra BB19_182;

BB19_181:
add.s32 %r1406, %r67, 8;
cvt.u64.u32	%rd905, %r1406;
add.s64 %rd907, %rd47, %rd905;
ld.shared.u8 %rs142, [%rd907];
setp.eq.s16	%p147, %rs142, 0;
selp.u32	%r1469, 1, 0, %p147;

BB19_182:
bfe.u32 %r919, %r28, 7, 1;
setp.ne.s32	%p148, %r1469, %r919;
@%p148 bra BB19_184;

add.s32 %r1411, %r67, 8;
cvt.u64.u32	%rd908, %r67;
st.shared.u32 [%rd205], %r178;
cvt.u64.u32	%rd912, %r1411;
st.shared.u32 [%rd203], %r179;
mul.wide.u32 %rd915, %r67, 8;
add.s64 %rd917, %rd46, %rd915;
ld.shared.u64 %rd918, [%rd917];
mul.wide.u32 %rd919, %r1411, 8;
add.s64 %rd920, %rd46, %rd919;
ld.shared.u64 %rd921, [%rd920];
st.shared.u64 [%rd917], %rd921;
st.shared.u64 [%rd920], %rd918;
add.s64 %rd923, %rd47, %rd908;
ld.shared.u8 %rs143, [%rd923];
add.s64 %rd924, %rd47, %rd912;
ld.shared.u8 %rs144, [%rd924];
st.shared.u8 [%rd923], %rs144;
st.shared.u8 [%rd924], %rs143;

BB19_184:
bar.sync 0;
ld.shared.u32 %r182, [%rd127];
ld.shared.u32 %r183, [%rd129];
setp.ge.s32	%p149, %r183, %r182;
@%p149 bra BB19_186;

cvt.u64.u32	%rd930, %r53;
add.s64 %rd932, %rd47, %rd930;
ld.shared.u8 %rs145, [%rd932];
mov.u32 %r1470, 1;
setp.ne.s16	%p150, %rs145, 0;
@%p150 bra BB19_187;

BB19_186:
add.s32 %r1407, %r53, 4;
cvt.u64.u32	%rd933, %r1407;
add.s64 %rd935, %rd47, %rd933;
ld.shared.u8 %rs146, [%rd935];
setp.eq.s16	%p151, %rs146, 0;
selp.u32	%r1470, 1, 0, %p151;

BB19_187:
bfe.u32 %r941, %r28, 7, 1;
setp.ne.s32	%p152, %r1470, %r941;
@%p152 bra BB19_189;

add.s32 %r1410, %r53, 4;
cvt.u64.u32	%rd936, %r53;
st.shared.u32 [%rd129], %r182;
cvt.u64.u32	%rd940, %r1410;
st.shared.u32 [%rd127], %r183;
mul.wide.u32 %rd943, %r53, 8;
add.s64 %rd945, %rd46, %rd943;
ld.shared.u64 %rd946, [%rd945];
mul.wide.u32 %rd947, %r1410, 8;
add.s64 %rd948, %rd46, %rd947;
ld.shared.u64 %rd949, [%rd948];
st.shared.u64 [%rd945], %rd949;
st.shared.u64 [%rd948], %rd946;
add.s64 %rd951, %rd47, %rd936;
ld.shared.u8 %rs147, [%rd951];
add.s64 %rd952, %rd47, %rd940;
ld.shared.u8 %rs148, [%rd952];
st.shared.u8 [%rd951], %rs148;
st.shared.u8 [%rd952], %rs147;

BB19_189:
bar.sync 0;
ld.shared.u32 %r186, [%rd79];
ld.shared.u32 %r187, [%rd81];
setp.ge.s32	%p153, %r187, %r186;
@%p153 bra BB19_191;

cvt.u64.u32	%rd958, %r43;
add.s64 %rd960, %rd47, %rd958;
ld.shared.u8 %rs149, [%rd960];
mov.u32 %r1471, 1;
setp.ne.s16	%p154, %rs149, 0;
@%p154 bra BB19_192;

BB19_191:
add.s32 %r1408, %r43, 2;
cvt.u64.u32	%rd961, %r1408;
add.s64 %rd963, %rd47, %rd961;
ld.shared.u8 %rs150, [%rd963];
setp.eq.s16	%p155, %rs150, 0;
selp.u32	%r1471, 1, 0, %p155;

BB19_192:
bfe.u32 %r963, %r28, 7, 1;
setp.ne.s32	%p156, %r1471, %r963;
@%p156 bra BB19_194;

add.s32 %r1409, %r43, 2;
cvt.u64.u32	%rd964, %r43;
st.shared.u32 [%rd81], %r186;
cvt.u64.u32	%rd968, %r1409;
st.shared.u32 [%rd79], %r187;
mul.wide.u32 %rd971, %r43, 8;
add.s64 %rd973, %rd46, %rd971;
ld.shared.u64 %rd974, [%rd973];
mul.wide.u32 %rd975, %r1409, 8;
add.s64 %rd976, %rd46, %rd975;
ld.shared.u64 %rd977, [%rd976];
st.shared.u64 [%rd973], %rd977;
st.shared.u64 [%rd976], %rd974;
add.s64 %rd979, %rd47, %rd964;
ld.shared.u8 %rs151, [%rd979];
add.s64 %rd980, %rd47, %rd968;
ld.shared.u8 %rs152, [%rd980];
st.shared.u8 [%rd979], %rs152;
st.shared.u8 [%rd980], %rs151;

BB19_194:
bar.sync 0;
ld.shared.u32 %r190, [%rd59+4];
ld.shared.u32 %r191, [%rd59];
setp.ge.s32	%p157, %r191, %r190;
@%p157 bra BB19_196;

cvt.u64.u32	%rd984, %r34;
add.s64 %rd986, %rd47, %rd984;
ld.shared.u8 %rs153, [%rd986];
mov.u32 %r1472, 1;
setp.ne.s16	%p158, %rs153, 0;
@%p158 bra BB19_197;

BB19_196:
cvt.u64.u32	%rd987, %r34;
add.s64 %rd989, %rd47, %rd987;
ld.shared.u8 %rs154, [%rd989+1];
setp.eq.s16	%p159, %rs154, 0;
selp.u32	%r1472, 1, 0, %p159;

BB19_197:
bfe.u32 %r977, %r28, 7, 1;
setp.ne.s32	%p160, %r1472, %r977;
@%p160 bra BB19_199;

cvt.u64.u32	%rd990, %r34;
st.shared.u32 [%rd59], %r190;
st.shared.u32 [%rd59+4], %r191;
mul.wide.u32 %rd994, %r34, 8;
add.s64 %rd996, %rd46, %rd994;
ld.shared.u64 %rd997, [%rd996];
ld.shared.u64 %rd998, [%rd996+8];
st.shared.u64 [%rd996], %rd998;
st.shared.u64 [%rd996+8], %rd997;
add.s64 %rd1000, %rd47, %rd990;
ld.shared.u8 %rs155, [%rd1000];
ld.shared.u8 %rs156, [%rd1000+1];
st.shared.u8 [%rd1000], %rs156;
st.shared.u8 [%rd1000+1], %rs155;

BB19_199:
bar.sync 0;
mov.u64 %rd1550, _Z20bitonicSortKVInPlaceIilLin1ELin1E6LTCompIiEjLi1024EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3_$__cuda_local_var_181271_29_non_const_sharedKeys;
and.b32 %r980, %r28, 255;
sub.s32 %r197, %r34, %r980;
add.s32 %r982, %r197, 256;
mul.wide.u32 %rd1001, %r982, 4;
add.s64 %rd1003, %rd1550, %rd1001;
mul.wide.u32 %rd1004, %r197, 4;
add.s64 %rd1005, %rd1550, %rd1004;
ld.shared.u32 %r195, [%rd1003];
ld.shared.u32 %r196, [%rd1005];
setp.ge.s32	%p161, %r196, %r195;
@%p161 bra BB19_201;

cvt.u64.u32	%rd1006, %r197;
add.s64 %rd1008, %rd47, %rd1006;
ld.shared.u8 %rs157, [%rd1008];
mov.u32 %r1473, 1;
setp.ne.s16	%p162, %rs157, 0;
@%p162 bra BB19_202;

BB19_201:
add.s32 %r1390, %r197, 256;
cvt.u64.u32	%rd1009, %r1390;
add.s64 %rd1011, %rd47, %rd1009;
ld.shared.u8 %rs158, [%rd1011];
setp.eq.s16	%p163, %rs158, 0;
selp.u32	%r1473, 1, 0, %p163;

BB19_202:
bfe.u32 %r994, %r28, 8, 1;
setp.ne.s32	%p164, %r1473, %r994;
@%p164 bra BB19_204;

mul.wide.u32 %rd1564, %r197, 4;
mov.u64 %rd1563, _Z20bitonicSortKVInPlaceIilLin1ELin1E6LTCompIiEjLi1024EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3_$__cuda_local_var_181271_29_non_const_sharedKeys;
add.s64 %rd1562, %rd1563, %rd1564;
add.s32 %r1399, %r197, 256;
mul.wide.u32 %rd1012, %r197, 8;
add.s64 %rd1014, %rd46, %rd1012;
mul.wide.u32 %rd1015, %r1399, 8;
add.s64 %rd1016, %rd46, %rd1015;
cvt.u64.u32	%rd1017, %r197;
st.shared.u32 [%rd1562], %r195;
cvt.u64.u32	%rd1021, %r1399;
st.shared.u32 [%rd1003], %r196;
ld.shared.u64 %rd1024, [%rd1014];
ld.shared.u64 %rd1025, [%rd1016];
st.shared.u64 [%rd1014], %rd1025;
st.shared.u64 [%rd1016], %rd1024;
add.s64 %rd1027, %rd47, %rd1017;
ld.shared.u8 %rs159, [%rd1027];
add.s64 %rd1028, %rd47, %rd1021;
ld.shared.u8 %rs160, [%rd1028];
st.shared.u8 [%rd1027], %rs160;
st.shared.u8 [%rd1028], %rs159;

BB19_204:
bar.sync 0;
ld.shared.u32 %r200, [%rd787];
ld.shared.u32 %r201, [%rd789];
setp.ge.s32	%p165, %r201, %r200;
@%p165 bra BB19_206;

cvt.u64.u32	%rd1034, %r163;
add.s64 %rd1036, %rd47, %rd1034;
ld.shared.u8 %rs161, [%rd1036];
mov.u32 %r1474, 1;
setp.ne.s16	%p166, %rs161, 0;
@%p166 bra BB19_207;

BB19_206:
add.s32 %r1384, %r163, 128;
cvt.u64.u32	%rd1037, %r1384;
add.s64 %rd1039, %rd47, %rd1037;
ld.shared.u8 %rs162, [%rd1039];
setp.eq.s16	%p167, %rs162, 0;
selp.u32	%r1474, 1, 0, %p167;

BB19_207:
bfe.u32 %r1017, %r28, 8, 1;
setp.ne.s32	%p168, %r1474, %r1017;
@%p168 bra BB19_209;

add.s32 %r1385, %r163, 128;
cvt.u64.u32	%rd1040, %r163;
st.shared.u32 [%rd789], %r200;
cvt.u64.u32	%rd1044, %r1385;
st.shared.u32 [%rd787], %r201;
mul.wide.u32 %rd1047, %r163, 8;
add.s64 %rd1049, %rd46, %rd1047;
ld.shared.u64 %rd1050, [%rd1049];
mul.wide.u32 %rd1051, %r1385, 8;
add.s64 %rd1052, %rd46, %rd1051;
ld.shared.u64 %rd1053, [%rd1052];
st.shared.u64 [%rd1049], %rd1053;
st.shared.u64 [%rd1052], %rd1050;
add.s64 %rd1055, %rd47, %rd1040;
ld.shared.u8 %rs163, [%rd1055];
add.s64 %rd1056, %rd47, %rd1044;
ld.shared.u8 %rs164, [%rd1056];
st.shared.u8 [%rd1055], %rs164;
st.shared.u8 [%rd1056], %rs163;

BB19_209:
bar.sync 0;
ld.shared.u32 %r204, [%rd599];
ld.shared.u32 %r205, [%rd601];
setp.ge.s32	%p169, %r205, %r204;
@%p169 bra BB19_211;

cvt.u64.u32	%rd1062, %r133;
add.s64 %rd1064, %rd47, %rd1062;
ld.shared.u8 %rs165, [%rd1064];
mov.u32 %r1475, 1;
setp.ne.s16	%p170, %rs165, 0;
@%p170 bra BB19_212;

BB19_211:
add.s32 %r1386, %r133, 64;
cvt.u64.u32	%rd1065, %r1386;
add.s64 %rd1067, %rd47, %rd1065;
ld.shared.u8 %rs166, [%rd1067];
setp.eq.s16	%p171, %rs166, 0;
selp.u32	%r1475, 1, 0, %p171;

BB19_212:
bfe.u32 %r1039, %r28, 8, 1;
setp.ne.s32	%p172, %r1475, %r1039;
@%p172 bra BB19_214;

add.s32 %r1387, %r133, 64;
cvt.u64.u32	%rd1068, %r133;
st.shared.u32 [%rd601], %r204;
cvt.u64.u32	%rd1072, %r1387;
st.shared.u32 [%rd599], %r205;
mul.wide.u32 %rd1075, %r133, 8;
add.s64 %rd1077, %rd46, %rd1075;
ld.shared.u64 %rd1078, [%rd1077];
mul.wide.u32 %rd1079, %r1387, 8;
add.s64 %rd1080, %rd46, %rd1079;
ld.shared.u64 %rd1081, [%rd1080];
st.shared.u64 [%rd1077], %rd1081;
st.shared.u64 [%rd1080], %rd1078;
add.s64 %rd1083, %rd47, %rd1068;
ld.shared.u8 %rs167, [%rd1083];
add.s64 %rd1084, %rd47, %rd1072;
ld.shared.u8 %rs168, [%rd1084];
st.shared.u8 [%rd1083], %rs168;
st.shared.u8 [%rd1084], %rs167;

BB19_214:
bar.sync 0;
ld.shared.u32 %r208, [%rd439];
ld.shared.u32 %r209, [%rd441];
setp.ge.s32	%p173, %r209, %r208;
@%p173 bra BB19_216;

cvt.u64.u32	%rd1090, %r107;
add.s64 %rd1092, %rd47, %rd1090;
ld.shared.u8 %rs169, [%rd1092];
mov.u32 %r1476, 1;
setp.ne.s16	%p174, %rs169, 0;
@%p174 bra BB19_217;

BB19_216:
add.s32 %r1388, %r107, 32;
cvt.u64.u32	%rd1093, %r1388;
add.s64 %rd1095, %rd47, %rd1093;
ld.shared.u8 %rs170, [%rd1095];
setp.eq.s16	%p175, %rs170, 0;
selp.u32	%r1476, 1, 0, %p175;

BB19_217:
bfe.u32 %r1061, %r28, 8, 1;
setp.ne.s32	%p176, %r1476, %r1061;
@%p176 bra BB19_219;

add.s32 %r1389, %r107, 32;
cvt.u64.u32	%rd1096, %r107;
st.shared.u32 [%rd441], %r208;
cvt.u64.u32	%rd1100, %r1389;
st.shared.u32 [%rd439], %r209;
mul.wide.u32 %rd1103, %r107, 8;
add.s64 %rd1105, %rd46, %rd1103;
ld.shared.u64 %rd1106, [%rd1105];
mul.wide.u32 %rd1107, %r1389, 8;
add.s64 %rd1108, %rd46, %rd1107;
ld.shared.u64 %rd1109, [%rd1108];
st.shared.u64 [%rd1105], %rd1109;
st.shared.u64 [%rd1108], %rd1106;
add.s64 %rd1111, %rd47, %rd1096;
ld.shared.u8 %rs171, [%rd1111];
add.s64 %rd1112, %rd47, %rd1100;
ld.shared.u8 %rs172, [%rd1112];
st.shared.u8 [%rd1111], %rs172;
st.shared.u8 [%rd1112], %rs171;

BB19_219:
bar.sync 0;
ld.shared.u32 %r212, [%rd307];
ld.shared.u32 %r213, [%rd309];
setp.ge.s32	%p177, %r213, %r212;
@%p177 bra BB19_221;

cvt.u64.u32	%rd1118, %r85;
add.s64 %rd1120, %rd47, %rd1118;
ld.shared.u8 %rs173, [%rd1120];
mov.u32 %r1477, 1;
setp.ne.s16	%p178, %rs173, 0;
@%p178 bra BB19_222;

BB19_221:
add.s32 %r1391, %r85, 16;
cvt.u64.u32	%rd1121, %r1391;
add.s64 %rd1123, %rd47, %rd1121;
ld.shared.u8 %rs174, [%rd1123];
setp.eq.s16	%p179, %rs174, 0;
selp.u32	%r1477, 1, 0, %p179;

BB19_222:
bfe.u32 %r1083, %r28, 8, 1;
setp.ne.s32	%p180, %r1477, %r1083;
@%p180 bra BB19_224;

add.s32 %r1398, %r85, 16;
cvt.u64.u32	%rd1124, %r85;
st.shared.u32 [%rd309], %r212;
cvt.u64.u32	%rd1128, %r1398;
st.shared.u32 [%rd307], %r213;
mul.wide.u32 %rd1131, %r85, 8;
add.s64 %rd1133, %rd46, %rd1131;
ld.shared.u64 %rd1134, [%rd1133];
mul.wide.u32 %rd1135, %r1398, 8;
add.s64 %rd1136, %rd46, %rd1135;
ld.shared.u64 %rd1137, [%rd1136];
st.shared.u64 [%rd1133], %rd1137;
st.shared.u64 [%rd1136], %rd1134;
add.s64 %rd1139, %rd47, %rd1124;
ld.shared.u8 %rs175, [%rd1139];
add.s64 %rd1140, %rd47, %rd1128;
ld.shared.u8 %rs176, [%rd1140];
st.shared.u8 [%rd1139], %rs176;
st.shared.u8 [%rd1140], %rs175;

BB19_224:
bar.sync 0;
ld.shared.u32 %r216, [%rd203];
ld.shared.u32 %r217, [%rd205];
setp.ge.s32	%p181, %r217, %r216;
@%p181 bra BB19_226;

cvt.u64.u32	%rd1146, %r67;
add.s64 %rd1148, %rd47, %rd1146;
ld.shared.u8 %rs177, [%rd1148];
mov.u32 %r1478, 1;
setp.ne.s16	%p182, %rs177, 0;
@%p182 bra BB19_227;

BB19_226:
add.s32 %r1392, %r67, 8;
cvt.u64.u32	%rd1149, %r1392;
add.s64 %rd1151, %rd47, %rd1149;
ld.shared.u8 %rs178, [%rd1151];
setp.eq.s16	%p183, %rs178, 0;
selp.u32	%r1478, 1, 0, %p183;

BB19_227:
bfe.u32 %r1105, %r28, 8, 1;
setp.ne.s32	%p184, %r1478, %r1105;
@%p184 bra BB19_229;

add.s32 %r1397, %r67, 8;
cvt.u64.u32	%rd1152, %r67;
st.shared.u32 [%rd205], %r216;
cvt.u64.u32	%rd1156, %r1397;
st.shared.u32 [%rd203], %r217;
mul.wide.u32 %rd1159, %r67, 8;
add.s64 %rd1161, %rd46, %rd1159;
ld.shared.u64 %rd1162, [%rd1161];
mul.wide.u32 %rd1163, %r1397, 8;
add.s64 %rd1164, %rd46, %rd1163;
ld.shared.u64 %rd1165, [%rd1164];
st.shared.u64 [%rd1161], %rd1165;
st.shared.u64 [%rd1164], %rd1162;
add.s64 %rd1167, %rd47, %rd1152;
ld.shared.u8 %rs179, [%rd1167];
add.s64 %rd1168, %rd47, %rd1156;
ld.shared.u8 %rs180, [%rd1168];
st.shared.u8 [%rd1167], %rs180;
st.shared.u8 [%rd1168], %rs179;

BB19_229:
bar.sync 0;
ld.shared.u32 %r220, [%rd127];
ld.shared.u32 %r221, [%rd129];
setp.ge.s32	%p185, %r221, %r220;
@%p185 bra BB19_231;

cvt.u64.u32	%rd1174, %r53;
add.s64 %rd1176, %rd47, %rd1174;
ld.shared.u8 %rs181, [%rd1176];
mov.u32 %r1479, 1;
setp.ne.s16	%p186, %rs181, 0;
@%p186 bra BB19_232;

BB19_231:
add.s32 %r1393, %r53, 4;
cvt.u64.u32	%rd1177, %r1393;
add.s64 %rd1179, %rd47, %rd1177;
ld.shared.u8 %rs182, [%rd1179];
setp.eq.s16	%p187, %rs182, 0;
selp.u32	%r1479, 1, 0, %p187;

BB19_232:
bfe.u32 %r1127, %r28, 8, 1;
setp.ne.s32	%p188, %r1479, %r1127;
@%p188 bra BB19_234;

add.s32 %r1396, %r53, 4;
cvt.u64.u32	%rd1180, %r53;
st.shared.u32 [%rd129], %r220;
cvt.u64.u32	%rd1184, %r1396;
st.shared.u32 [%rd127], %r221;
mul.wide.u32 %rd1187, %r53, 8;
add.s64 %rd1189, %rd46, %rd1187;
ld.shared.u64 %rd1190, [%rd1189];
mul.wide.u32 %rd1191, %r1396, 8;
add.s64 %rd1192, %rd46, %rd1191;
ld.shared.u64 %rd1193, [%rd1192];
st.shared.u64 [%rd1189], %rd1193;
st.shared.u64 [%rd1192], %rd1190;
add.s64 %rd1195, %rd47, %rd1180;
ld.shared.u8 %rs183, [%rd1195];
add.s64 %rd1196, %rd47, %rd1184;
ld.shared.u8 %rs184, [%rd1196];
st.shared.u8 [%rd1195], %rs184;
st.shared.u8 [%rd1196], %rs183;

BB19_234:
bar.sync 0;
ld.shared.u32 %r224, [%rd79];
ld.shared.u32 %r225, [%rd81];
setp.ge.s32	%p189, %r225, %r224;
@%p189 bra BB19_236;

cvt.u64.u32	%rd1202, %r43;
add.s64 %rd1204, %rd47, %rd1202;
ld.shared.u8 %rs185, [%rd1204];
mov.u32 %r1480, 1;
setp.ne.s16	%p190, %rs185, 0;
@%p190 bra BB19_237;

BB19_236:
add.s32 %r1394, %r43, 2;
cvt.u64.u32	%rd1205, %r1394;
add.s64 %rd1207, %rd47, %rd1205;
ld.shared.u8 %rs186, [%rd1207];
setp.eq.s16	%p191, %rs186, 0;
selp.u32	%r1480, 1, 0, %p191;

BB19_237:
mov.u32 %r1400, %tid.x;
bfe.u32 %r1149, %r1400, 8, 1;
setp.ne.s32	%p192, %r1480, %r1149;
@%p192 bra BB19_239;

add.s32 %r1395, %r43, 2;
cvt.u64.u32	%rd1208, %r43;
st.shared.u32 [%rd81], %r224;
cvt.u64.u32	%rd1212, %r1395;
st.shared.u32 [%rd79], %r225;
mul.wide.u32 %rd1215, %r43, 8;
add.s64 %rd1217, %rd46, %rd1215;
ld.shared.u64 %rd1218, [%rd1217];
mul.wide.u32 %rd1219, %r1395, 8;
add.s64 %rd1220, %rd46, %rd1219;
ld.shared.u64 %rd1221, [%rd1220];
st.shared.u64 [%rd1217], %rd1221;
st.shared.u64 [%rd1220], %rd1218;
add.s64 %rd1223, %rd47, %rd1208;
ld.shared.u8 %rs187, [%rd1223];
add.s64 %rd1224, %rd47, %rd1212;
ld.shared.u8 %rs188, [%rd1224];
st.shared.u8 [%rd1223], %rs188;
st.shared.u8 [%rd1224], %rs187;

BB19_239:
bar.sync 0;
ld.shared.u32 %r228, [%rd59+4];
ld.shared.u32 %r229, [%rd59];
setp.ge.s32	%p193, %r229, %r228;
@%p193 bra BB19_241;

cvt.u64.u32	%rd1228, %r34;
add.s64 %rd1230, %rd47, %rd1228;
ld.shared.u8 %rs189, [%rd1230];
mov.u32 %r1481, 1;
setp.ne.s16	%p194, %rs189, 0;
@%p194 bra BB19_242;

BB19_241:
cvt.u64.u32	%rd1231, %r34;
add.s64 %rd1233, %rd47, %rd1231;
ld.shared.u8 %rs190, [%rd1233+1];
setp.eq.s16	%p195, %rs190, 0;
selp.u32	%r1481, 1, 0, %p195;

BB19_242:
mov.u32 %r1401, %tid.x;
bfe.u32 %r1163, %r1401, 8, 1;
setp.ne.s32	%p196, %r1481, %r1163;
@%p196 bra BB19_244;

cvt.u64.u32	%rd1234, %r34;
st.shared.u32 [%rd59], %r228;
st.shared.u32 [%rd59+4], %r229;
mul.wide.u32 %rd1238, %r34, 8;
add.s64 %rd1240, %rd46, %rd1238;
ld.shared.u64 %rd1241, [%rd1240];
ld.shared.u64 %rd1242, [%rd1240+8];
st.shared.u64 [%rd1240], %rd1242;
st.shared.u64 [%rd1240+8], %rd1241;
add.s64 %rd1244, %rd47, %rd1234;
ld.shared.u8 %rs191, [%rd1244];
ld.shared.u8 %rs192, [%rd1244+1];
st.shared.u8 [%rd1244], %rs192;
st.shared.u8 [%rd1244+1], %rs191;

BB19_244:
bar.sync 0;
mov.u32 %r1402, %tid.x;
mov.u64 %rd1551, _Z20bitonicSortKVInPlaceIilLin1ELin1E6LTCompIiEjLi1024EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3_$__cuda_local_var_181271_29_non_const_sharedKeys;
and.b32 %r1166, %r1402, 511;
sub.s32 %r1167, %r34, %r1166;
add.s32 %r1168, %r1167, 512;
mul.wide.u32 %rd1245, %r1168, 4;
add.s64 %rd1247, %rd1551, %rd1245;
mul.wide.u32 %rd1248, %r1167, 4;
add.s64 %rd1249, %rd1551, %rd1248;
ld.shared.u32 %r234, [%rd1247];
ld.shared.u32 %r235, [%rd1249];
setp.ge.s32	%p197, %r235, %r234;
@%p197 bra BB19_246;

cvt.u64.u32	%rd1250, %r1167;
add.s64 %rd1252, %rd47, %rd1250;
ld.shared.u8 %rs193, [%rd1252];
setp.ne.s16	%p198, %rs193, 0;
@%p198 bra BB19_248;

BB19_246:
add.s32 %r1403, %r1167, 512;
cvt.u64.u32	%rd1253, %r1403;
add.s64 %rd1255, %rd47, %rd1253;
ld.shared.u8 %rs1, [%rd1255];
setp.eq.s16	%p199, %rs1, 0;
@%p199 bra BB19_248;

mul.wide.u32 %rd1554, %r1168, 4;
mov.u64 %rd1553, _Z20bitonicSortKVInPlaceIilLin1ELin1E6LTCompIiEjLi1024EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3_$__cuda_local_var_181271_29_non_const_sharedKeys;
add.s64 %rd1552, %rd1553, %rd1554;
mul.wide.u32 %rd1549, %r1167, 4;
mov.u64 %rd1548, _Z20bitonicSortKVInPlaceIilLin1ELin1E6LTCompIiEjLi1024EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3_$__cuda_local_var_181271_29_non_const_sharedKeys;
add.s64 %rd1547, %rd1548, %rd1549;
add.s32 %r1355, %r1167, 512;
cvt.u64.u32	%rd1256, %r1167;
st.shared.u32 [%rd1547], %r234;
st.shared.u32 [%rd1552], %r235;
mul.wide.u32 %rd1263, %r1167, 8;
add.s64 %rd1265, %rd46, %rd1263;
ld.shared.u64 %rd1266, [%rd1265];
mul.wide.u32 %rd1267, %r1355, 8;
add.s64 %rd1268, %rd46, %rd1267;
ld.shared.u64 %rd1269, [%rd1268];
st.shared.u64 [%rd1265], %rd1269;
st.shared.u64 [%rd1268], %rd1266;
add.s64 %rd1271, %rd47, %rd1256;
ld.shared.u8 %rs194, [%rd1271];
st.shared.u8 [%rd1271], %rs1;
st.shared.u8 [%rd1255], %rs194;

BB19_248:
bar.sync 0;
mul.wide.u32 %rd1561, %r197, 4;
mov.u64 %rd1560, _Z20bitonicSortKVInPlaceIilLin1ELin1E6LTCompIiEjLi1024EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3_$__cuda_local_var_181271_29_non_const_sharedKeys;
add.s64 %rd1559, %rd1560, %rd1561;
ld.shared.u32 %r236, [%rd1003];
ld.shared.u32 %r237, [%rd1559];
setp.ge.s32	%p200, %r237, %r236;
@%p200 bra BB19_250;

cvt.u64.u32	%rd1278, %r197;
add.s64 %rd1280, %rd47, %rd1278;
ld.shared.u8 %rs195, [%rd1280];
setp.ne.s16	%p201, %rs195, 0;
@%p201 bra BB19_252;

BB19_250:
add.s32 %r1356, %r197, 256;
cvt.u64.u32	%rd1281, %r1356;
add.s64 %rd1283, %rd47, %rd1281;
ld.shared.u8 %rs2, [%rd1283];
setp.eq.s16	%p202, %rs2, 0;
@%p202 bra BB19_252;

mul.wide.u32 %rd1557, %r197, 4;
mov.u64 %rd1556, _Z20bitonicSortKVInPlaceIilLin1ELin1E6LTCompIiEjLi1024EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3_$__cuda_local_var_181271_29_non_const_sharedKeys;
add.s64 %rd1555, %rd1556, %rd1557;
add.s32 %r1357, %r197, 256;
cvt.u64.u32	%rd1284, %r197;
st.shared.u32 [%rd1555], %r236;
st.shared.u32 [%rd1003], %r237;
mul.wide.u32 %rd1291, %r197, 8;
add.s64 %rd1293, %rd46, %rd1291;
ld.shared.u64 %rd1294, [%rd1293];
mul.wide.u32 %rd1295, %r1357, 8;
add.s64 %rd1296, %rd46, %rd1295;
ld.shared.u64 %rd1297, [%rd1296];
st.shared.u64 [%rd1293], %rd1297;
st.shared.u64 [%rd1296], %rd1294;
add.s64 %rd1299, %rd47, %rd1284;
ld.shared.u8 %rs196, [%rd1299];
st.shared.u8 [%rd1299], %rs2;
st.shared.u8 [%rd1283], %rs196;

BB19_252:
bar.sync 0;
ld.shared.u32 %r238, [%rd787];
ld.shared.u32 %r239, [%rd789];
setp.ge.s32	%p203, %r239, %r238;
@%p203 bra BB19_254;

cvt.u64.u32	%rd1306, %r163;
add.s64 %rd1308, %rd47, %rd1306;
ld.shared.u8 %rs197, [%rd1308];
setp.ne.s16	%p204, %rs197, 0;
@%p204 bra BB19_256;

BB19_254:
add.s32 %r1358, %r163, 128;
cvt.u64.u32	%rd1309, %r1358;
add.s64 %rd1311, %rd47, %rd1309;
ld.shared.u8 %rs3, [%rd1311];
setp.eq.s16	%p205, %rs3, 0;
@%p205 bra BB19_256;

add.s32 %r1359, %r163, 128;
cvt.u64.u32	%rd1312, %r163;
st.shared.u32 [%rd789], %r238;
st.shared.u32 [%rd787], %r239;
mul.wide.u32 %rd1319, %r163, 8;
add.s64 %rd1321, %rd46, %rd1319;
ld.shared.u64 %rd1322, [%rd1321];
mul.wide.u32 %rd1323, %r1359, 8;
add.s64 %rd1324, %rd46, %rd1323;
ld.shared.u64 %rd1325, [%rd1324];
st.shared.u64 [%rd1321], %rd1325;
st.shared.u64 [%rd1324], %rd1322;
add.s64 %rd1327, %rd47, %rd1312;
ld.shared.u8 %rs198, [%rd1327];
st.shared.u8 [%rd1327], %rs3;
st.shared.u8 [%rd1311], %rs198;

BB19_256:
bar.sync 0;
ld.shared.u32 %r240, [%rd599];
ld.shared.u32 %r241, [%rd601];
setp.ge.s32	%p206, %r241, %r240;
@%p206 bra BB19_258;

cvt.u64.u32	%rd1334, %r133;
add.s64 %rd1336, %rd47, %rd1334;
ld.shared.u8 %rs199, [%rd1336];
setp.ne.s16	%p207, %rs199, 0;
@%p207 bra BB19_260;

BB19_258:
add.s32 %r1360, %r133, 64;
cvt.u64.u32	%rd1337, %r1360;
add.s64 %rd1339, %rd47, %rd1337;
ld.shared.u8 %rs4, [%rd1339];
setp.eq.s16	%p208, %rs4, 0;
@%p208 bra BB19_260;

add.s32 %r1361, %r133, 64;
cvt.u64.u32	%rd1340, %r133;
st.shared.u32 [%rd601], %r240;
st.shared.u32 [%rd599], %r241;
mul.wide.u32 %rd1347, %r133, 8;
add.s64 %rd1349, %rd46, %rd1347;
ld.shared.u64 %rd1350, [%rd1349];
mul.wide.u32 %rd1351, %r1361, 8;
add.s64 %rd1352, %rd46, %rd1351;
ld.shared.u64 %rd1353, [%rd1352];
st.shared.u64 [%rd1349], %rd1353;
st.shared.u64 [%rd1352], %rd1350;
add.s64 %rd1355, %rd47, %rd1340;
ld.shared.u8 %rs200, [%rd1355];
st.shared.u8 [%rd1355], %rs4;
st.shared.u8 [%rd1339], %rs200;

BB19_260:
bar.sync 0;
ld.shared.u32 %r242, [%rd439];
ld.shared.u32 %r243, [%rd441];
setp.ge.s32	%p209, %r243, %r242;
@%p209 bra BB19_262;

cvt.u64.u32	%rd1362, %r107;
add.s64 %rd1364, %rd47, %rd1362;
ld.shared.u8 %rs201, [%rd1364];
setp.ne.s16	%p210, %rs201, 0;
@%p210 bra BB19_264;

BB19_262:
add.s32 %r1362, %r107, 32;
cvt.u64.u32	%rd1365, %r1362;
add.s64 %rd1367, %rd47, %rd1365;
ld.shared.u8 %rs5, [%rd1367];
setp.eq.s16	%p211, %rs5, 0;
@%p211 bra BB19_264;

add.s32 %r1363, %r107, 32;
cvt.u64.u32	%rd1368, %r107;
st.shared.u32 [%rd441], %r242;
st.shared.u32 [%rd439], %r243;
mul.wide.u32 %rd1375, %r107, 8;
add.s64 %rd1377, %rd46, %rd1375;
ld.shared.u64 %rd1378, [%rd1377];
mul.wide.u32 %rd1379, %r1363, 8;
add.s64 %rd1380, %rd46, %rd1379;
ld.shared.u64 %rd1381, [%rd1380];
st.shared.u64 [%rd1377], %rd1381;
st.shared.u64 [%rd1380], %rd1378;
add.s64 %rd1383, %rd47, %rd1368;
ld.shared.u8 %rs202, [%rd1383];
st.shared.u8 [%rd1383], %rs5;
st.shared.u8 [%rd1367], %rs202;

BB19_264:
bar.sync 0;
ld.shared.u32 %r244, [%rd307];
ld.shared.u32 %r245, [%rd309];
setp.ge.s32	%p212, %r245, %r244;
@%p212 bra BB19_266;

cvt.u64.u32	%rd1390, %r85;
add.s64 %rd1392, %rd47, %rd1390;
ld.shared.u8 %rs203, [%rd1392];
setp.ne.s16	%p213, %rs203, 0;
@%p213 bra BB19_268;

BB19_266:
add.s32 %r1364, %r85, 16;
cvt.u64.u32	%rd1393, %r1364;
add.s64 %rd1395, %rd47, %rd1393;
ld.shared.u8 %rs6, [%rd1395];
setp.eq.s16	%p214, %rs6, 0;
@%p214 bra BB19_268;

add.s32 %r1365, %r85, 16;
cvt.u64.u32	%rd1396, %r85;
st.shared.u32 [%rd309], %r244;
st.shared.u32 [%rd307], %r245;
mul.wide.u32 %rd1403, %r85, 8;
add.s64 %rd1405, %rd46, %rd1403;
ld.shared.u64 %rd1406, [%rd1405];
mul.wide.u32 %rd1407, %r1365, 8;
add.s64 %rd1408, %rd46, %rd1407;
ld.shared.u64 %rd1409, [%rd1408];
st.shared.u64 [%rd1405], %rd1409;
st.shared.u64 [%rd1408], %rd1406;
add.s64 %rd1411, %rd47, %rd1396;
ld.shared.u8 %rs204, [%rd1411];
st.shared.u8 [%rd1411], %rs6;
st.shared.u8 [%rd1395], %rs204;

BB19_268:
bar.sync 0;
ld.shared.u32 %r246, [%rd203];
ld.shared.u32 %r247, [%rd205];
setp.ge.s32	%p215, %r247, %r246;
@%p215 bra BB19_270;

cvt.u64.u32	%rd1418, %r67;
add.s64 %rd1420, %rd47, %rd1418;
ld.shared.u8 %rs205, [%rd1420];
setp.ne.s16	%p216, %rs205, 0;
@%p216 bra BB19_272;

BB19_270:
add.s32 %r1366, %r67, 8;
cvt.u64.u32	%rd1421, %r1366;
add.s64 %rd1423, %rd47, %rd1421;
ld.shared.u8 %rs7, [%rd1423];
setp.eq.s16	%p217, %rs7, 0;
@%p217 bra BB19_272;

add.s32 %r1367, %r67, 8;
cvt.u64.u32	%rd1424, %r67;
st.shared.u32 [%rd205], %r246;
st.shared.u32 [%rd203], %r247;
mul.wide.u32 %rd1431, %r67, 8;
add.s64 %rd1433, %rd46, %rd1431;
ld.shared.u64 %rd1434, [%rd1433];
mul.wide.u32 %rd1435, %r1367, 8;
add.s64 %rd1436, %rd46, %rd1435;
ld.shared.u64 %rd1437, [%rd1436];
st.shared.u64 [%rd1433], %rd1437;
st.shared.u64 [%rd1436], %rd1434;
add.s64 %rd1439, %rd47, %rd1424;
ld.shared.u8 %rs206, [%rd1439];
st.shared.u8 [%rd1439], %rs7;
st.shared.u8 [%rd1423], %rs206;

BB19_272:
bar.sync 0;
ld.shared.u32 %r248, [%rd127];
ld.shared.u32 %r249, [%rd129];
setp.ge.s32	%p218, %r249, %r248;
@%p218 bra BB19_274;

cvt.u64.u32	%rd1446, %r53;
add.s64 %rd1448, %rd47, %rd1446;
ld.shared.u8 %rs207, [%rd1448];
setp.ne.s16	%p219, %rs207, 0;
@%p219 bra BB19_276;

BB19_274:
add.s32 %r1368, %r53, 4;
cvt.u64.u32	%rd1449, %r1368;
add.s64 %rd1451, %rd47, %rd1449;
ld.shared.u8 %rs8, [%rd1451];
setp.eq.s16	%p220, %rs8, 0;
@%p220 bra BB19_276;

add.s32 %r1369, %r53, 4;
cvt.u64.u32	%rd1452, %r53;
st.shared.u32 [%rd129], %r248;
st.shared.u32 [%rd127], %r249;
mul.wide.u32 %rd1459, %r53, 8;
add.s64 %rd1461, %rd46, %rd1459;
ld.shared.u64 %rd1462, [%rd1461];
mul.wide.u32 %rd1463, %r1369, 8;
add.s64 %rd1464, %rd46, %rd1463;
ld.shared.u64 %rd1465, [%rd1464];
st.shared.u64 [%rd1461], %rd1465;
st.shared.u64 [%rd1464], %rd1462;
add.s64 %rd1467, %rd47, %rd1452;
ld.shared.u8 %rs208, [%rd1467];
st.shared.u8 [%rd1467], %rs8;
st.shared.u8 [%rd1451], %rs208;

BB19_276:
bar.sync 0;
ld.shared.u32 %r250, [%rd79];
ld.shared.u32 %r251, [%rd81];
setp.ge.s32	%p221, %r251, %r250;
@%p221 bra BB19_278;

cvt.u64.u32	%rd1474, %r43;
add.s64 %rd1476, %rd47, %rd1474;
ld.shared.u8 %rs209, [%rd1476];
setp.ne.s16	%p222, %rs209, 0;
@%p222 bra BB19_280;

BB19_278:
add.s32 %r1370, %r43, 2;
cvt.u64.u32	%rd1477, %r1370;
add.s64 %rd1479, %rd47, %rd1477;
ld.shared.u8 %rs9, [%rd1479];
setp.eq.s16	%p223, %rs9, 0;
@%p223 bra BB19_280;

add.s32 %r1371, %r43, 2;
cvt.u64.u32	%rd1480, %r43;
st.shared.u32 [%rd81], %r250;
st.shared.u32 [%rd79], %r251;
mul.wide.u32 %rd1487, %r43, 8;
add.s64 %rd1489, %rd46, %rd1487;
ld.shared.u64 %rd1490, [%rd1489];
mul.wide.u32 %rd1491, %r1371, 8;
add.s64 %rd1492, %rd46, %rd1491;
ld.shared.u64 %rd1493, [%rd1492];
st.shared.u64 [%rd1489], %rd1493;
st.shared.u64 [%rd1492], %rd1490;
add.s64 %rd1495, %rd47, %rd1480;
ld.shared.u8 %rs210, [%rd1495];
st.shared.u8 [%rd1495], %rs9;
st.shared.u8 [%rd1479], %rs210;

BB19_280:
bar.sync 0;
ld.shared.u32 %r252, [%rd59+4];
ld.shared.u32 %r253, [%rd59];
setp.ge.s32	%p224, %r253, %r252;
@%p224 bra BB19_282;

cvt.u64.u32	%rd1500, %r34;
add.s64 %rd1502, %rd47, %rd1500;
ld.shared.u8 %rs211, [%rd1502];
setp.ne.s16	%p225, %rs211, 0;
@%p225 bra BB19_284;

BB19_282:
cvt.u64.u32	%rd1503, %r34;
add.s64 %rd1505, %rd47, %rd1503;
ld.shared.u8 %rs10, [%rd1505+1];
setp.eq.s16	%p226, %rs10, 0;
@%p226 bra BB19_284;

st.shared.u32 [%rd59], %r252;
st.shared.u32 [%rd59+4], %r253;
mul.wide.u32 %rd1510, %r34, 8;
add.s64 %rd1512, %rd46, %rd1510;
ld.shared.u64 %rd1513, [%rd1512];
ld.shared.u64 %rd1514, [%rd1512+8];
st.shared.u64 [%rd1512], %rd1514;
st.shared.u64 [%rd1512+8], %rd1513;
ld.shared.u8 %rs212, [%rd1505];
st.shared.u8 [%rd1505], %rs10;
st.shared.u8 [%rd1505+1], %rs212;

BB19_284:
ld.param.u32 %r1373, [_Z20bitonicSortKVInPlaceIilLin1ELin1E6LTCompIiEjLi1024EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_2];
mov.u32 %r1372, %tid.x;
setp.lt.u32	%p228, %r1372, %r1373;
bar.sync 0;
@!%p228 bra BB19_286;
bra.uni BB19_285;

BB19_285:
ld.param.u32 %r1383, [_Z20bitonicSortKVInPlaceIilLin1ELin1E6LTCompIiEjLi1024EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_5];
ld.param.u32 %r1382, [_Z20bitonicSortKVInPlaceIilLin1ELin1E6LTCompIiEjLi1024EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_3];
mov.u32 %r1381, %tid.x;
ld.shared.u32 %r1345, [%rd16];
ld.local.u64 %rd1520, [%rd2];
cvta.to.global.u64 %rd1521, %rd1520;
mad.lo.s32 %r1346, %r1381, %r1382, %r16;
mul.wide.u32 %rd1522, %r1346, 4;
add.s64 %rd1523, %rd1521, %rd1522;
st.global.u32 [%rd1523], %r1345;
ld.shared.u64 %rd1527, [%rd17];
ld.local.u64 %rd1528, [%rd3];
cvta.to.global.u64 %rd1529, %rd1528;
mad.lo.s32 %r1347, %r1381, %r1383, %r27;
mul.wide.u32 %rd1530, %r1347, 8;
add.s64 %rd1531, %rd1529, %rd1530;
st.global.u64 [%rd1531], %rd1527;

BB19_286:
mov.u32 %r1376, %tid.x;
ld.param.u32 %r1375, [_Z20bitonicSortKVInPlaceIilLin1ELin1E6LTCompIiEjLi1024EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_2];
add.s32 %r1374, %r1376, 512;
setp.ge.u32	%p229, %r1374, %r1375;
@%p229 bra BB19_288;

mov.u32 %r1380, %tid.x;
add.s32 %r1379, %r1380, 512;
ld.param.u32 %r1378, [_Z20bitonicSortKVInPlaceIilLin1ELin1E6LTCompIiEjLi1024EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_5];
ld.param.u32 %r1377, [_Z20bitonicSortKVInPlaceIilLin1ELin1E6LTCompIiEjLi1024EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_3];
ld.shared.u32 %r1351, [%rd16+2048];
ld.local.u64 %rd1535, [%rd2];
cvta.to.global.u64 %rd1536, %rd1535;
mad.lo.s32 %r1353, %r1379, %r1377, %r16;
mul.wide.u32 %rd1537, %r1353, 4;
add.s64 %rd1538, %rd1536, %rd1537;
st.global.u32 [%rd1538], %r1351;
ld.shared.u64 %rd1542, [%rd17+4096];
ld.local.u64 %rd1543, [%rd3];
cvta.to.global.u64 %rd1544, %rd1543;
mad.lo.s32 %r1354, %r1379, %r1378, %r27;
mul.wide.u32 %rd1545, %r1354, 8;
add.s64 %rd1546, %rd1544, %rd1545;
st.global.u64 [%rd1546], %rd1542;

BB19_288:
ret;
}


.visible .entry _Z20bitonicSortKVInPlaceIilLin1ELin1E6GTCompIiEjLi128EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3_(
.param .align 8 .b8 _Z20bitonicSortKVInPlaceIilLin1ELin1E6GTCompIiEjLi128EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_0[216],
.param .u32 _Z20bitonicSortKVInPlaceIilLin1ELin1E6GTCompIiEjLi128EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_1,
.param .u32 _Z20bitonicSortKVInPlaceIilLin1ELin1E6GTCompIiEjLi128EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_2,
.param .u32 _Z20bitonicSortKVInPlaceIilLin1ELin1E6GTCompIiEjLi128EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_3,
.param .align 8 .b8 _Z20bitonicSortKVInPlaceIilLin1ELin1E6GTCompIiEjLi128EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_4[216],
.param .u32 _Z20bitonicSortKVInPlaceIilLin1ELin1E6GTCompIiEjLi128EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_5,
.param .align 1 .b8 _Z20bitonicSortKVInPlaceIilLin1ELin1E6GTCompIiEjLi128EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_6[1]
)
.maxntid 1024, 1, 1
{
.local .align 8 .b8 __local_depot20[432];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<123>;
.reg .b16 %rs<108>;
.reg .b32 %r<747>;
.reg .b64 %rd<820>;

	.shared .align 4 .b8 _Z20bitonicSortKVInPlaceIilLin1ELin1E6GTCompIiEjLi128EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3_$__cuda_local_var_181271_29_non_const_sharedKeys[512];

	.shared .align 8 .b8 _Z20bitonicSortKVInPlaceIilLin1ELin1E6GTCompIiEjLi128EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3_$__cuda_local_var_181272_29_non_const_sharedValues[1024];

	.shared .align 1 .b8 _Z20bitonicSortKVInPlaceIilLin1ELin1E6GTCompIiEjLi128EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3_$__cuda_local_var_181273_32_non_const_sharedValid[128];

mov.u64 %rd819, __local_depot20;
cvta.local.u64 %SP, %rd819;
ld.param.u32 %r146, [_Z20bitonicSortKVInPlaceIilLin1ELin1E6GTCompIiEjLi128EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_1];
ld.param.u32 %r147, [_Z20bitonicSortKVInPlaceIilLin1ELin1E6GTCompIiEjLi128EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_2];
ld.param.u32 %r148, [_Z20bitonicSortKVInPlaceIilLin1ELin1E6GTCompIiEjLi128EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_3];
ld.param.u32 %r149, [_Z20bitonicSortKVInPlaceIilLin1ELin1E6GTCompIiEjLi128EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_5];
mov.u64 %rd4, _Z20bitonicSortKVInPlaceIilLin1ELin1E6GTCompIiEjLi128EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_0;
mov.u64 %rd1, _Z20bitonicSortKVInPlaceIilLin1ELin1E6GTCompIiEjLi128EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_4;
add.u64 %rd21, %SP, 0;
cvta.to.local.u64 %rd2, %rd21;
add.u64 %rd22, %SP, 216;
cvta.to.local.u64 %rd3, %rd22;
mov.u32 %r703, 0;
mov.pred %p4, 0;
@%p4 bra BB20_2;

BB20_1:
mul.wide.s32 %rd23, %r703, 8;
add.s64 %rd24, %rd4, %rd23;
ld.param.u64 %rd25, [%rd24];
add.s64 %rd26, %rd2, %rd23;
st.local.u64 [%rd26], %rd25;
add.s32 %r703, %r703, 1;
setp.lt.u32	%p5, %r703, 27;
@%p5 bra BB20_1;

BB20_2:
mov.u32 %r704, 0;
@%p4 bra BB20_4;

BB20_3:
mul.wide.s32 %rd27, %r704, 8;
add.s64 %rd28, %rd1, %rd27;
ld.param.u64 %rd29, [%rd28];
add.s64 %rd30, %rd3, %rd27;
st.local.u64 [%rd30], %rd29;
add.s32 %r704, %r704, 1;
setp.lt.u32	%p7, %r704, 27;
@%p7 bra BB20_3;

BB20_4:
mov.u32 %r152, %nctaid.y;
mov.u32 %r153, %ctaid.z;
mov.u32 %r154, %ctaid.y;
mad.lo.s32 %r155, %r152, %r153, %r154;
mov.u32 %r156, %nctaid.x;
mov.u32 %r157, %ctaid.x;
mad.lo.s32 %r5, %r155, %r156, %r157;
setp.ge.u32	%p8, %r5, %r146;
@%p8 bra BB20_156;

ld.local.u32 %r6, [%rd2+208];
add.s32 %r705, %r6, -1;
mov.u32 %r158, 0;
setp.lt.s32	%p9, %r705, 1;
mov.u32 %r714, %r5;
mov.u32 %r723, %r158;
@%p9 bra BB20_8;

mul.wide.s32 %rd31, %r6, 4;
add.s64 %rd815, %rd2, %rd31;
mov.u32 %r724, 0;
mov.u32 %r715, %r5;

BB20_7:
ld.local.u32 %r160, [%rd815+4];
rem.u32 %r161, %r715, %r160;
ld.local.u32 %r162, [%rd815+104];
mad.lo.s32 %r724, %r162, %r161, %r724;
div.u32 %r715, %r715, %r160;
add.s64 %rd815, %rd815, -4;
add.s32 %r705, %r705, -1;
setp.gt.s32	%p10, %r705, 0;
mov.u32 %r710, %r715;
mov.u32 %r714, %r710;
mov.u32 %r716, %r724;
mov.u32 %r723, %r716;
@%p10 bra BB20_7;

BB20_8:
mov.u32 %r15, %r723;
mov.u32 %r14, %r714;
ld.local.u32 %r164, [%rd2+108];
mad.lo.s32 %r16, %r164, %r14, %r15;
ld.local.u32 %r17, [%rd3+208];
add.s32 %r706, %r17, -1;
setp.lt.s32	%p11, %r706, 1;
mov.u32 %r712, %r5;
mov.u32 %r721, %r158;
@%p11 bra BB20_11;

mul.wide.s32 %rd32, %r17, 4;
add.s64 %rd816, %rd3, %rd32;
mov.u32 %r722, 0;
mov.u32 %r713, %r5;

BB20_10:
ld.local.u32 %r166, [%rd816+4];
rem.u32 %r167, %r713, %r166;
ld.local.u32 %r168, [%rd816+104];
mad.lo.s32 %r722, %r168, %r167, %r722;
div.u32 %r713, %r713, %r166;
add.s64 %rd816, %rd816, -4;
add.s32 %r706, %r706, -1;
setp.gt.s32	%p12, %r706, 0;
mov.u32 %r712, %r713;
mov.u32 %r721, %r722;
@%p12 bra BB20_10;

BB20_11:
ld.local.u32 %r170, [%rd3+108];
mad.lo.s32 %r27, %r170, %r712, %r721;
mov.u32 %r28, %tid.x;
add.s32 %r29, %r28, 64;
setp.lt.u32	%p1, %r28, %r147;
setp.ge.u32	%p13, %r28, %r147;
mov.u32 %r720, %r158;
@%p13 bra BB20_13;

ld.local.u64 %rd33, [%rd2];
cvta.to.global.u64 %rd34, %rd33;
mad.lo.s32 %r171, %r28, %r148, %r16;
mul.wide.u32 %rd35, %r171, 4;
add.s64 %rd36, %rd34, %rd35;
ld.global.u32 %r720, [%rd36];

BB20_13:
mov.u64 %rd817, 0;
@%p13 bra BB20_15;

ld.local.u64 %rd38, [%rd3];
cvta.to.global.u64 %rd39, %rd38;
mad.lo.s32 %r172, %r28, %r149, %r27;
mul.wide.u32 %rd40, %r172, 8;
add.s64 %rd41, %rd39, %rd40;
ld.global.u64 %rd817, [%rd41];

BB20_15:
selp.u16	%rs8, 1, 0, %p1;
cvt.s64.s32	%rd42, %r28;
mul.wide.s32 %rd43, %r28, 4;
mov.u64 %rd44, _Z20bitonicSortKVInPlaceIilLin1ELin1E6GTCompIiEjLi128EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3_$__cuda_local_var_181271_29_non_const_sharedKeys;
add.s64 %rd16, %rd44, %rd43;
st.shared.u32 [%rd16], %r720;
mul.wide.s32 %rd45, %r28, 8;
mov.u64 %rd46, _Z20bitonicSortKVInPlaceIilLin1ELin1E6GTCompIiEjLi128EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3_$__cuda_local_var_181272_29_non_const_sharedValues;
add.s64 %rd17, %rd46, %rd45;
st.shared.u64 [%rd17], %rd817;
mov.u64 %rd47, _Z20bitonicSortKVInPlaceIilLin1ELin1E6GTCompIiEjLi128EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3_$__cuda_local_var_181273_32_non_const_sharedValid;
add.s64 %rd18, %rd47, %rd42;
st.shared.u8 [%rd18], %rs8;
setp.lt.u32	%p2, %r29, %r147;
mov.u32 %r725, 0;
setp.ge.u32	%p15, %r29, %r147;
@%p15 bra BB20_17;

ld.local.u64 %rd48, [%rd2];
cvta.to.global.u64 %rd49, %rd48;
mad.lo.s32 %r174, %r29, %r148, %r16;
mul.wide.u32 %rd50, %r174, 4;
add.s64 %rd51, %rd49, %rd50;
ld.global.u32 %r725, [%rd51];

BB20_17:
mov.u64 %rd818, 0;
@%p15 bra BB20_19;

ld.local.u64 %rd53, [%rd3];
cvta.to.global.u64 %rd54, %rd53;
mad.lo.s32 %r175, %r29, %r149, %r27;
mul.wide.u32 %rd55, %r175, 8;
add.s64 %rd56, %rd54, %rd55;
ld.global.u64 %rd818, [%rd56];

BB20_19:
selp.u16	%rs9, 1, 0, %p2;
st.shared.u32 [%rd16+256], %r725;
st.shared.u64 [%rd17+512], %rd818;
st.shared.u8 [%rd18+64], %rs9;
shl.b32 %r34, %r28, 1;
bar.sync 0;
mul.wide.u32 %rd57, %r34, 4;
add.s64 %rd59, %rd44, %rd57;
ld.shared.u32 %r35, [%rd59+4];
ld.shared.u32 %r36, [%rd59];
setp.le.s32	%p17, %r36, %r35;
@%p17 bra BB20_21;

cvt.u64.u32	%rd60, %r34;
add.s64 %rd62, %rd47, %rd60;
ld.shared.u8 %rs10, [%rd62];
mov.u32 %r726, 1;
setp.ne.s16	%p18, %rs10, 0;
@%p18 bra BB20_22;

BB20_21:
cvt.u64.u32	%rd63, %r34;
add.s64 %rd65, %rd47, %rd63;
ld.shared.u8 %rs11, [%rd65+1];
setp.eq.s16	%p19, %rs11, 0;
selp.u32	%r726, 1, 0, %p19;

BB20_22:
and.b32 %r182, %r28, 1;
setp.ne.s32	%p20, %r726, %r182;
@%p20 bra BB20_24;

mul.wide.u32 %rd66, %r34, 8;
add.s64 %rd68, %rd46, %rd66;
cvt.u64.u32	%rd69, %r34;
st.shared.u32 [%rd59], %r35;
st.shared.u32 [%rd59+4], %r36;
ld.shared.u64 %rd73, [%rd68];
ld.shared.u64 %rd74, [%rd68+8];
st.shared.u64 [%rd68], %rd74;
st.shared.u64 [%rd68+8], %rd73;
add.s64 %rd76, %rd47, %rd69;
ld.shared.u8 %rs12, [%rd76];
ld.shared.u8 %rs13, [%rd76+1];
st.shared.u8 [%rd76], %rs13;
st.shared.u8 [%rd76+1], %rs12;

BB20_24:
bar.sync 0;
sub.s32 %r43, %r34, %r182;
add.s32 %r188, %r43, 2;
mul.wide.u32 %rd77, %r188, 4;
add.s64 %rd79, %rd44, %rd77;
mul.wide.u32 %rd80, %r43, 4;
add.s64 %rd81, %rd44, %rd80;
ld.shared.u32 %r41, [%rd79];
ld.shared.u32 %r42, [%rd81];
setp.le.s32	%p21, %r42, %r41;
@%p21 bra BB20_26;

cvt.u64.u32	%rd82, %r43;
add.s64 %rd84, %rd47, %rd82;
ld.shared.u8 %rs14, [%rd84];
mov.u32 %r727, 1;
setp.ne.s16	%p22, %rs14, 0;
@%p22 bra BB20_27;

BB20_26:
cvt.u64.u32	%rd85, %r188;
add.s64 %rd87, %rd47, %rd85;
ld.shared.u8 %rs15, [%rd87];
setp.eq.s16	%p23, %rs15, 0;
selp.u32	%r727, 1, 0, %p23;

BB20_27:
bfe.u32 %r200, %r28, 1, 1;
setp.ne.s32	%p24, %r727, %r200;
@%p24 bra BB20_29;

mul.wide.u32 %rd88, %r43, 8;
add.s64 %rd90, %rd46, %rd88;
mul.wide.u32 %rd91, %r188, 8;
add.s64 %rd92, %rd46, %rd91;
cvt.u64.u32	%rd93, %r43;
st.shared.u32 [%rd81], %r41;
cvt.u64.u32	%rd97, %r188;
st.shared.u32 [%rd79], %r42;
ld.shared.u64 %rd100, [%rd90];
ld.shared.u64 %rd101, [%rd92];
st.shared.u64 [%rd90], %rd101;
st.shared.u64 [%rd92], %rd100;
add.s64 %rd103, %rd47, %rd93;
ld.shared.u8 %rs16, [%rd103];
add.s64 %rd104, %rd47, %rd97;
ld.shared.u8 %rs17, [%rd104];
st.shared.u8 [%rd103], %rs17;
st.shared.u8 [%rd104], %rs16;

BB20_29:
bar.sync 0;
ld.shared.u32 %r46, [%rd59+4];
ld.shared.u32 %r47, [%rd59];
setp.le.s32	%p25, %r47, %r46;
@%p25 bra BB20_31;

cvt.u64.u32	%rd108, %r34;
add.s64 %rd110, %rd47, %rd108;
ld.shared.u8 %rs18, [%rd110];
mov.u32 %r728, 1;
setp.ne.s16	%p26, %rs18, 0;
@%p26 bra BB20_32;

BB20_31:
cvt.u64.u32	%rd111, %r34;
add.s64 %rd113, %rd47, %rd111;
ld.shared.u8 %rs19, [%rd113+1];
setp.eq.s16	%p27, %rs19, 0;
selp.u32	%r728, 1, 0, %p27;

BB20_32:
bfe.u32 %r215, %r28, 1, 1;
setp.ne.s32	%p28, %r728, %r215;
@%p28 bra BB20_34;

cvt.u64.u32	%rd114, %r34;
st.shared.u32 [%rd59], %r46;
st.shared.u32 [%rd59+4], %r47;
mul.wide.u32 %rd118, %r34, 8;
add.s64 %rd120, %rd46, %rd118;
ld.shared.u64 %rd121, [%rd120];
ld.shared.u64 %rd122, [%rd120+8];
st.shared.u64 [%rd120], %rd122;
st.shared.u64 [%rd120+8], %rd121;
add.s64 %rd124, %rd47, %rd114;
ld.shared.u8 %rs20, [%rd124];
ld.shared.u8 %rs21, [%rd124+1];
st.shared.u8 [%rd124], %rs21;
st.shared.u8 [%rd124+1], %rs20;

BB20_34:
bar.sync 0;
and.b32 %r218, %r28, 3;
sub.s32 %r53, %r34, %r218;
add.s32 %r220, %r53, 4;
mul.wide.u32 %rd125, %r220, 4;
add.s64 %rd127, %rd44, %rd125;
mul.wide.u32 %rd128, %r53, 4;
add.s64 %rd129, %rd44, %rd128;
ld.shared.u32 %r51, [%rd127];
ld.shared.u32 %r52, [%rd129];
setp.le.s32	%p29, %r52, %r51;
@%p29 bra BB20_36;

cvt.u64.u32	%rd130, %r53;
add.s64 %rd132, %rd47, %rd130;
ld.shared.u8 %rs22, [%rd132];
mov.u32 %r729, 1;
setp.ne.s16	%p30, %rs22, 0;
@%p30 bra BB20_37;

BB20_36:
cvt.u64.u32	%rd133, %r220;
add.s64 %rd135, %rd47, %rd133;
ld.shared.u8 %rs23, [%rd135];
setp.eq.s16	%p31, %rs23, 0;
selp.u32	%r729, 1, 0, %p31;

BB20_37:
bfe.u32 %r232, %r28, 2, 1;
setp.ne.s32	%p32, %r729, %r232;
@%p32 bra BB20_39;

mul.wide.u32 %rd136, %r53, 8;
add.s64 %rd138, %rd46, %rd136;
mul.wide.u32 %rd139, %r220, 8;
add.s64 %rd140, %rd46, %rd139;
cvt.u64.u32	%rd141, %r53;
st.shared.u32 [%rd129], %r51;
cvt.u64.u32	%rd145, %r220;
st.shared.u32 [%rd127], %r52;
ld.shared.u64 %rd148, [%rd138];
ld.shared.u64 %rd149, [%rd140];
st.shared.u64 [%rd138], %rd149;
st.shared.u64 [%rd140], %rd148;
add.s64 %rd151, %rd47, %rd141;
ld.shared.u8 %rs24, [%rd151];
add.s64 %rd152, %rd47, %rd145;
ld.shared.u8 %rs25, [%rd152];
st.shared.u8 [%rd151], %rs25;
st.shared.u8 [%rd152], %rs24;

BB20_39:
bar.sync 0;
ld.shared.u32 %r56, [%rd79];
ld.shared.u32 %r57, [%rd81];
setp.le.s32	%p33, %r57, %r56;
@%p33 bra BB20_41;

cvt.u64.u32	%rd158, %r43;
add.s64 %rd160, %rd47, %rd158;
ld.shared.u8 %rs26, [%rd160];
mov.u32 %r730, 1;
setp.ne.s16	%p34, %rs26, 0;
@%p34 bra BB20_42;

BB20_41:
cvt.u64.u32	%rd161, %r188;
add.s64 %rd163, %rd47, %rd161;
ld.shared.u8 %rs27, [%rd163];
setp.eq.s16	%p35, %rs27, 0;
selp.u32	%r730, 1, 0, %p35;

BB20_42:
bfe.u32 %r255, %r28, 2, 1;
setp.ne.s32	%p36, %r730, %r255;
@%p36 bra BB20_44;

cvt.u64.u32	%rd164, %r43;
st.shared.u32 [%rd81], %r56;
cvt.u64.u32	%rd168, %r188;
st.shared.u32 [%rd79], %r57;
mul.wide.u32 %rd171, %r43, 8;
add.s64 %rd173, %rd46, %rd171;
ld.shared.u64 %rd174, [%rd173];
mul.wide.u32 %rd175, %r188, 8;
add.s64 %rd176, %rd46, %rd175;
ld.shared.u64 %rd177, [%rd176];
st.shared.u64 [%rd173], %rd177;
st.shared.u64 [%rd176], %rd174;
add.s64 %rd179, %rd47, %rd164;
ld.shared.u8 %rs28, [%rd179];
add.s64 %rd180, %rd47, %rd168;
ld.shared.u8 %rs29, [%rd180];
st.shared.u8 [%rd179], %rs29;
st.shared.u8 [%rd180], %rs28;

BB20_44:
bar.sync 0;
ld.shared.u32 %r60, [%rd59+4];
ld.shared.u32 %r61, [%rd59];
setp.le.s32	%p37, %r61, %r60;
@%p37 bra BB20_46;

cvt.u64.u32	%rd184, %r34;
add.s64 %rd186, %rd47, %rd184;
ld.shared.u8 %rs30, [%rd186];
mov.u32 %r731, 1;
setp.ne.s16	%p38, %rs30, 0;
@%p38 bra BB20_47;

BB20_46:
cvt.u64.u32	%rd187, %r34;
add.s64 %rd189, %rd47, %rd187;
ld.shared.u8 %rs31, [%rd189+1];
setp.eq.s16	%p39, %rs31, 0;
selp.u32	%r731, 1, 0, %p39;

BB20_47:
bfe.u32 %r269, %r28, 2, 1;
setp.ne.s32	%p40, %r731, %r269;
@%p40 bra BB20_49;

cvt.u64.u32	%rd190, %r34;
st.shared.u32 [%rd59], %r60;
st.shared.u32 [%rd59+4], %r61;
mul.wide.u32 %rd194, %r34, 8;
add.s64 %rd196, %rd46, %rd194;
ld.shared.u64 %rd197, [%rd196];
ld.shared.u64 %rd198, [%rd196+8];
st.shared.u64 [%rd196], %rd198;
st.shared.u64 [%rd196+8], %rd197;
add.s64 %rd200, %rd47, %rd190;
ld.shared.u8 %rs32, [%rd200];
ld.shared.u8 %rs33, [%rd200+1];
st.shared.u8 [%rd200], %rs33;
st.shared.u8 [%rd200+1], %rs32;

BB20_49:
bar.sync 0;
and.b32 %r272, %r28, 7;
sub.s32 %r67, %r34, %r272;
add.s32 %r274, %r67, 8;
mul.wide.u32 %rd201, %r274, 4;
add.s64 %rd203, %rd44, %rd201;
mul.wide.u32 %rd204, %r67, 4;
add.s64 %rd205, %rd44, %rd204;
ld.shared.u32 %r65, [%rd203];
ld.shared.u32 %r66, [%rd205];
setp.le.s32	%p41, %r66, %r65;
@%p41 bra BB20_51;

cvt.u64.u32	%rd206, %r67;
add.s64 %rd208, %rd47, %rd206;
ld.shared.u8 %rs34, [%rd208];
mov.u32 %r732, 1;
setp.ne.s16	%p42, %rs34, 0;
@%p42 bra BB20_52;

BB20_51:
cvt.u64.u32	%rd209, %r274;
add.s64 %rd211, %rd47, %rd209;
ld.shared.u8 %rs35, [%rd211];
setp.eq.s16	%p43, %rs35, 0;
selp.u32	%r732, 1, 0, %p43;

BB20_52:
bfe.u32 %r286, %r28, 3, 1;
setp.ne.s32	%p44, %r732, %r286;
@%p44 bra BB20_54;

mul.wide.u32 %rd212, %r67, 8;
add.s64 %rd214, %rd46, %rd212;
mul.wide.u32 %rd215, %r274, 8;
add.s64 %rd216, %rd46, %rd215;
cvt.u64.u32	%rd217, %r67;
st.shared.u32 [%rd205], %r65;
cvt.u64.u32	%rd221, %r274;
st.shared.u32 [%rd203], %r66;
ld.shared.u64 %rd224, [%rd214];
ld.shared.u64 %rd225, [%rd216];
st.shared.u64 [%rd214], %rd225;
st.shared.u64 [%rd216], %rd224;
add.s64 %rd227, %rd47, %rd217;
ld.shared.u8 %rs36, [%rd227];
add.s64 %rd228, %rd47, %rd221;
ld.shared.u8 %rs37, [%rd228];
st.shared.u8 [%rd227], %rs37;
st.shared.u8 [%rd228], %rs36;

BB20_54:
bar.sync 0;
ld.shared.u32 %r70, [%rd127];
ld.shared.u32 %r71, [%rd129];
setp.le.s32	%p45, %r71, %r70;
@%p45 bra BB20_56;

cvt.u64.u32	%rd234, %r53;
add.s64 %rd236, %rd47, %rd234;
ld.shared.u8 %rs38, [%rd236];
mov.u32 %r733, 1;
setp.ne.s16	%p46, %rs38, 0;
@%p46 bra BB20_57;

BB20_56:
cvt.u64.u32	%rd237, %r220;
add.s64 %rd239, %rd47, %rd237;
ld.shared.u8 %rs39, [%rd239];
setp.eq.s16	%p47, %rs39, 0;
selp.u32	%r733, 1, 0, %p47;

BB20_57:
bfe.u32 %r309, %r28, 3, 1;
setp.ne.s32	%p48, %r733, %r309;
@%p48 bra BB20_59;

cvt.u64.u32	%rd240, %r53;
st.shared.u32 [%rd129], %r70;
cvt.u64.u32	%rd244, %r220;
st.shared.u32 [%rd127], %r71;
mul.wide.u32 %rd247, %r53, 8;
add.s64 %rd249, %rd46, %rd247;
ld.shared.u64 %rd250, [%rd249];
mul.wide.u32 %rd251, %r220, 8;
add.s64 %rd252, %rd46, %rd251;
ld.shared.u64 %rd253, [%rd252];
st.shared.u64 [%rd249], %rd253;
st.shared.u64 [%rd252], %rd250;
add.s64 %rd255, %rd47, %rd240;
ld.shared.u8 %rs40, [%rd255];
add.s64 %rd256, %rd47, %rd244;
ld.shared.u8 %rs41, [%rd256];
st.shared.u8 [%rd255], %rs41;
st.shared.u8 [%rd256], %rs40;

BB20_59:
bar.sync 0;
ld.shared.u32 %r74, [%rd79];
ld.shared.u32 %r75, [%rd81];
setp.le.s32	%p49, %r75, %r74;
@%p49 bra BB20_61;

cvt.u64.u32	%rd262, %r43;
add.s64 %rd264, %rd47, %rd262;
ld.shared.u8 %rs42, [%rd264];
mov.u32 %r734, 1;
setp.ne.s16	%p50, %rs42, 0;
@%p50 bra BB20_62;

BB20_61:
cvt.u64.u32	%rd265, %r188;
add.s64 %rd267, %rd47, %rd265;
ld.shared.u8 %rs43, [%rd267];
setp.eq.s16	%p51, %rs43, 0;
selp.u32	%r734, 1, 0, %p51;

BB20_62:
bfe.u32 %r331, %r28, 3, 1;
setp.ne.s32	%p52, %r734, %r331;
@%p52 bra BB20_64;

cvt.u64.u32	%rd268, %r43;
st.shared.u32 [%rd81], %r74;
cvt.u64.u32	%rd272, %r188;
st.shared.u32 [%rd79], %r75;
mul.wide.u32 %rd275, %r43, 8;
add.s64 %rd277, %rd46, %rd275;
ld.shared.u64 %rd278, [%rd277];
mul.wide.u32 %rd279, %r188, 8;
add.s64 %rd280, %rd46, %rd279;
ld.shared.u64 %rd281, [%rd280];
st.shared.u64 [%rd277], %rd281;
st.shared.u64 [%rd280], %rd278;
add.s64 %rd283, %rd47, %rd268;
ld.shared.u8 %rs44, [%rd283];
add.s64 %rd284, %rd47, %rd272;
ld.shared.u8 %rs45, [%rd284];
st.shared.u8 [%rd283], %rs45;
st.shared.u8 [%rd284], %rs44;

BB20_64:
bar.sync 0;
ld.shared.u32 %r78, [%rd59+4];
ld.shared.u32 %r79, [%rd59];
setp.le.s32	%p53, %r79, %r78;
@%p53 bra BB20_66;

cvt.u64.u32	%rd288, %r34;
add.s64 %rd290, %rd47, %rd288;
ld.shared.u8 %rs46, [%rd290];
mov.u32 %r735, 1;
setp.ne.s16	%p54, %rs46, 0;
@%p54 bra BB20_67;

BB20_66:
cvt.u64.u32	%rd291, %r34;
add.s64 %rd293, %rd47, %rd291;
ld.shared.u8 %rs47, [%rd293+1];
setp.eq.s16	%p55, %rs47, 0;
selp.u32	%r735, 1, 0, %p55;

BB20_67:
bfe.u32 %r345, %r28, 3, 1;
setp.ne.s32	%p56, %r735, %r345;
@%p56 bra BB20_69;

cvt.u64.u32	%rd294, %r34;
st.shared.u32 [%rd59], %r78;
st.shared.u32 [%rd59+4], %r79;
mul.wide.u32 %rd298, %r34, 8;
add.s64 %rd300, %rd46, %rd298;
ld.shared.u64 %rd301, [%rd300];
ld.shared.u64 %rd302, [%rd300+8];
st.shared.u64 [%rd300], %rd302;
st.shared.u64 [%rd300+8], %rd301;
add.s64 %rd304, %rd47, %rd294;
ld.shared.u8 %rs48, [%rd304];
ld.shared.u8 %rs49, [%rd304+1];
st.shared.u8 [%rd304], %rs49;
st.shared.u8 [%rd304+1], %rs48;

BB20_69:
bar.sync 0;
and.b32 %r348, %r28, 15;
sub.s32 %r85, %r34, %r348;
add.s32 %r350, %r85, 16;
mul.wide.u32 %rd305, %r350, 4;
add.s64 %rd307, %rd44, %rd305;
mul.wide.u32 %rd308, %r85, 4;
add.s64 %rd309, %rd44, %rd308;
ld.shared.u32 %r83, [%rd307];
ld.shared.u32 %r84, [%rd309];
setp.le.s32	%p57, %r84, %r83;
@%p57 bra BB20_71;

cvt.u64.u32	%rd310, %r85;
add.s64 %rd312, %rd47, %rd310;
ld.shared.u8 %rs50, [%rd312];
mov.u32 %r736, 1;
setp.ne.s16	%p58, %rs50, 0;
@%p58 bra BB20_72;

BB20_71:
cvt.u64.u32	%rd313, %r350;
add.s64 %rd315, %rd47, %rd313;
ld.shared.u8 %rs51, [%rd315];
setp.eq.s16	%p59, %rs51, 0;
selp.u32	%r736, 1, 0, %p59;

BB20_72:
bfe.u32 %r362, %r28, 4, 1;
setp.ne.s32	%p60, %r736, %r362;
@%p60 bra BB20_74;

mul.wide.u32 %rd316, %r85, 8;
add.s64 %rd318, %rd46, %rd316;
mul.wide.u32 %rd319, %r350, 8;
add.s64 %rd320, %rd46, %rd319;
cvt.u64.u32	%rd321, %r85;
st.shared.u32 [%rd309], %r83;
cvt.u64.u32	%rd325, %r350;
st.shared.u32 [%rd307], %r84;
ld.shared.u64 %rd328, [%rd318];
ld.shared.u64 %rd329, [%rd320];
st.shared.u64 [%rd318], %rd329;
st.shared.u64 [%rd320], %rd328;
add.s64 %rd331, %rd47, %rd321;
ld.shared.u8 %rs52, [%rd331];
add.s64 %rd332, %rd47, %rd325;
ld.shared.u8 %rs53, [%rd332];
st.shared.u8 [%rd331], %rs53;
st.shared.u8 [%rd332], %rs52;

BB20_74:
bar.sync 0;
ld.shared.u32 %r88, [%rd203];
ld.shared.u32 %r89, [%rd205];
setp.le.s32	%p61, %r89, %r88;
@%p61 bra BB20_76;

cvt.u64.u32	%rd338, %r67;
add.s64 %rd340, %rd47, %rd338;
ld.shared.u8 %rs54, [%rd340];
mov.u32 %r737, 1;
setp.ne.s16	%p62, %rs54, 0;
@%p62 bra BB20_77;

BB20_76:
cvt.u64.u32	%rd341, %r274;
add.s64 %rd343, %rd47, %rd341;
ld.shared.u8 %rs55, [%rd343];
setp.eq.s16	%p63, %rs55, 0;
selp.u32	%r737, 1, 0, %p63;

BB20_77:
bfe.u32 %r385, %r28, 4, 1;
setp.ne.s32	%p64, %r737, %r385;
@%p64 bra BB20_79;

cvt.u64.u32	%rd344, %r67;
st.shared.u32 [%rd205], %r88;
cvt.u64.u32	%rd348, %r274;
st.shared.u32 [%rd203], %r89;
mul.wide.u32 %rd351, %r67, 8;
add.s64 %rd353, %rd46, %rd351;
ld.shared.u64 %rd354, [%rd353];
mul.wide.u32 %rd355, %r274, 8;
add.s64 %rd356, %rd46, %rd355;
ld.shared.u64 %rd357, [%rd356];
st.shared.u64 [%rd353], %rd357;
st.shared.u64 [%rd356], %rd354;
add.s64 %rd359, %rd47, %rd344;
ld.shared.u8 %rs56, [%rd359];
add.s64 %rd360, %rd47, %rd348;
ld.shared.u8 %rs57, [%rd360];
st.shared.u8 [%rd359], %rs57;
st.shared.u8 [%rd360], %rs56;

BB20_79:
bar.sync 0;
ld.shared.u32 %r92, [%rd127];
ld.shared.u32 %r93, [%rd129];
setp.le.s32	%p65, %r93, %r92;
@%p65 bra BB20_81;

cvt.u64.u32	%rd366, %r53;
add.s64 %rd368, %rd47, %rd366;
ld.shared.u8 %rs58, [%rd368];
mov.u32 %r738, 1;
setp.ne.s16	%p66, %rs58, 0;
@%p66 bra BB20_82;

BB20_81:
cvt.u64.u32	%rd369, %r220;
add.s64 %rd371, %rd47, %rd369;
ld.shared.u8 %rs59, [%rd371];
setp.eq.s16	%p67, %rs59, 0;
selp.u32	%r738, 1, 0, %p67;

BB20_82:
bfe.u32 %r407, %r28, 4, 1;
setp.ne.s32	%p68, %r738, %r407;
@%p68 bra BB20_84;

cvt.u64.u32	%rd372, %r53;
st.shared.u32 [%rd129], %r92;
cvt.u64.u32	%rd376, %r220;
st.shared.u32 [%rd127], %r93;
mul.wide.u32 %rd379, %r53, 8;
add.s64 %rd381, %rd46, %rd379;
ld.shared.u64 %rd382, [%rd381];
mul.wide.u32 %rd383, %r220, 8;
add.s64 %rd384, %rd46, %rd383;
ld.shared.u64 %rd385, [%rd384];
st.shared.u64 [%rd381], %rd385;
st.shared.u64 [%rd384], %rd382;
add.s64 %rd387, %rd47, %rd372;
ld.shared.u8 %rs60, [%rd387];
add.s64 %rd388, %rd47, %rd376;
ld.shared.u8 %rs61, [%rd388];
st.shared.u8 [%rd387], %rs61;
st.shared.u8 [%rd388], %rs60;

BB20_84:
bar.sync 0;
ld.shared.u32 %r96, [%rd79];
ld.shared.u32 %r97, [%rd81];
setp.le.s32	%p69, %r97, %r96;
@%p69 bra BB20_86;

cvt.u64.u32	%rd394, %r43;
add.s64 %rd396, %rd47, %rd394;
ld.shared.u8 %rs62, [%rd396];
mov.u32 %r739, 1;
setp.ne.s16	%p70, %rs62, 0;
@%p70 bra BB20_87;

BB20_86:
cvt.u64.u32	%rd397, %r188;
add.s64 %rd399, %rd47, %rd397;
ld.shared.u8 %rs63, [%rd399];
setp.eq.s16	%p71, %rs63, 0;
selp.u32	%r739, 1, 0, %p71;

BB20_87:
bfe.u32 %r429, %r28, 4, 1;
setp.ne.s32	%p72, %r739, %r429;
@%p72 bra BB20_89;

cvt.u64.u32	%rd400, %r43;
st.shared.u32 [%rd81], %r96;
cvt.u64.u32	%rd404, %r188;
st.shared.u32 [%rd79], %r97;
mul.wide.u32 %rd407, %r43, 8;
add.s64 %rd409, %rd46, %rd407;
ld.shared.u64 %rd410, [%rd409];
mul.wide.u32 %rd411, %r188, 8;
add.s64 %rd412, %rd46, %rd411;
ld.shared.u64 %rd413, [%rd412];
st.shared.u64 [%rd409], %rd413;
st.shared.u64 [%rd412], %rd410;
add.s64 %rd415, %rd47, %rd400;
ld.shared.u8 %rs64, [%rd415];
add.s64 %rd416, %rd47, %rd404;
ld.shared.u8 %rs65, [%rd416];
st.shared.u8 [%rd415], %rs65;
st.shared.u8 [%rd416], %rs64;

BB20_89:
bar.sync 0;
ld.shared.u32 %r100, [%rd59+4];
ld.shared.u32 %r101, [%rd59];
setp.le.s32	%p73, %r101, %r100;
@%p73 bra BB20_91;

cvt.u64.u32	%rd420, %r34;
add.s64 %rd422, %rd47, %rd420;
ld.shared.u8 %rs66, [%rd422];
mov.u32 %r740, 1;
setp.ne.s16	%p74, %rs66, 0;
@%p74 bra BB20_92;

BB20_91:
cvt.u64.u32	%rd423, %r34;
add.s64 %rd425, %rd47, %rd423;
ld.shared.u8 %rs67, [%rd425+1];
setp.eq.s16	%p75, %rs67, 0;
selp.u32	%r740, 1, 0, %p75;

BB20_92:
bfe.u32 %r443, %r28, 4, 1;
setp.ne.s32	%p76, %r740, %r443;
@%p76 bra BB20_94;

cvt.u64.u32	%rd426, %r34;
st.shared.u32 [%rd59], %r100;
st.shared.u32 [%rd59+4], %r101;
mul.wide.u32 %rd430, %r34, 8;
add.s64 %rd432, %rd46, %rd430;
ld.shared.u64 %rd433, [%rd432];
ld.shared.u64 %rd434, [%rd432+8];
st.shared.u64 [%rd432], %rd434;
st.shared.u64 [%rd432+8], %rd433;
add.s64 %rd436, %rd47, %rd426;
ld.shared.u8 %rs68, [%rd436];
ld.shared.u8 %rs69, [%rd436+1];
st.shared.u8 [%rd436], %rs69;
st.shared.u8 [%rd436+1], %rs68;

BB20_94:
bar.sync 0;
and.b32 %r446, %r28, 31;
sub.s32 %r107, %r34, %r446;
add.s32 %r448, %r107, 32;
mul.wide.u32 %rd437, %r448, 4;
add.s64 %rd439, %rd44, %rd437;
mul.wide.u32 %rd440, %r107, 4;
add.s64 %rd441, %rd44, %rd440;
ld.shared.u32 %r105, [%rd439];
ld.shared.u32 %r106, [%rd441];
setp.le.s32	%p77, %r106, %r105;
@%p77 bra BB20_96;

cvt.u64.u32	%rd442, %r107;
add.s64 %rd444, %rd47, %rd442;
ld.shared.u8 %rs70, [%rd444];
mov.u32 %r741, 1;
setp.ne.s16	%p78, %rs70, 0;
@%p78 bra BB20_97;

BB20_96:
cvt.u64.u32	%rd445, %r448;
add.s64 %rd447, %rd47, %rd445;
ld.shared.u8 %rs71, [%rd447];
setp.eq.s16	%p79, %rs71, 0;
selp.u32	%r741, 1, 0, %p79;

BB20_97:
bfe.u32 %r460, %r28, 5, 1;
setp.ne.s32	%p80, %r741, %r460;
@%p80 bra BB20_99;

mul.wide.u32 %rd448, %r107, 8;
add.s64 %rd450, %rd46, %rd448;
mul.wide.u32 %rd451, %r448, 8;
add.s64 %rd452, %rd46, %rd451;
cvt.u64.u32	%rd453, %r107;
st.shared.u32 [%rd441], %r105;
cvt.u64.u32	%rd457, %r448;
st.shared.u32 [%rd439], %r106;
ld.shared.u64 %rd460, [%rd450];
ld.shared.u64 %rd461, [%rd452];
st.shared.u64 [%rd450], %rd461;
st.shared.u64 [%rd452], %rd460;
add.s64 %rd463, %rd47, %rd453;
ld.shared.u8 %rs72, [%rd463];
add.s64 %rd464, %rd47, %rd457;
ld.shared.u8 %rs73, [%rd464];
st.shared.u8 [%rd463], %rs73;
st.shared.u8 [%rd464], %rs72;

BB20_99:
bar.sync 0;
ld.shared.u32 %r110, [%rd307];
ld.shared.u32 %r111, [%rd309];
setp.le.s32	%p81, %r111, %r110;
@%p81 bra BB20_101;

cvt.u64.u32	%rd470, %r85;
add.s64 %rd472, %rd47, %rd470;
ld.shared.u8 %rs74, [%rd472];
mov.u32 %r742, 1;
setp.ne.s16	%p82, %rs74, 0;
@%p82 bra BB20_102;

BB20_101:
cvt.u64.u32	%rd473, %r350;
add.s64 %rd475, %rd47, %rd473;
ld.shared.u8 %rs75, [%rd475];
setp.eq.s16	%p83, %rs75, 0;
selp.u32	%r742, 1, 0, %p83;

BB20_102:
bfe.u32 %r483, %r28, 5, 1;
setp.ne.s32	%p84, %r742, %r483;
@%p84 bra BB20_104;

cvt.u64.u32	%rd476, %r85;
st.shared.u32 [%rd309], %r110;
cvt.u64.u32	%rd480, %r350;
st.shared.u32 [%rd307], %r111;
mul.wide.u32 %rd483, %r85, 8;
add.s64 %rd485, %rd46, %rd483;
ld.shared.u64 %rd486, [%rd485];
mul.wide.u32 %rd487, %r350, 8;
add.s64 %rd488, %rd46, %rd487;
ld.shared.u64 %rd489, [%rd488];
st.shared.u64 [%rd485], %rd489;
st.shared.u64 [%rd488], %rd486;
add.s64 %rd491, %rd47, %rd476;
ld.shared.u8 %rs76, [%rd491];
add.s64 %rd492, %rd47, %rd480;
ld.shared.u8 %rs77, [%rd492];
st.shared.u8 [%rd491], %rs77;
st.shared.u8 [%rd492], %rs76;

BB20_104:
bar.sync 0;
ld.shared.u32 %r114, [%rd203];
ld.shared.u32 %r115, [%rd205];
setp.le.s32	%p85, %r115, %r114;
@%p85 bra BB20_106;

cvt.u64.u32	%rd498, %r67;
add.s64 %rd500, %rd47, %rd498;
ld.shared.u8 %rs78, [%rd500];
mov.u32 %r743, 1;
setp.ne.s16	%p86, %rs78, 0;
@%p86 bra BB20_107;

BB20_106:
cvt.u64.u32	%rd501, %r274;
add.s64 %rd503, %rd47, %rd501;
ld.shared.u8 %rs79, [%rd503];
setp.eq.s16	%p87, %rs79, 0;
selp.u32	%r743, 1, 0, %p87;

BB20_107:
bfe.u32 %r505, %r28, 5, 1;
setp.ne.s32	%p88, %r743, %r505;
@%p88 bra BB20_109;

cvt.u64.u32	%rd504, %r67;
st.shared.u32 [%rd205], %r114;
cvt.u64.u32	%rd508, %r274;
st.shared.u32 [%rd203], %r115;
mul.wide.u32 %rd511, %r67, 8;
add.s64 %rd513, %rd46, %rd511;
ld.shared.u64 %rd514, [%rd513];
mul.wide.u32 %rd515, %r274, 8;
add.s64 %rd516, %rd46, %rd515;
ld.shared.u64 %rd517, [%rd516];
st.shared.u64 [%rd513], %rd517;
st.shared.u64 [%rd516], %rd514;
add.s64 %rd519, %rd47, %rd504;
ld.shared.u8 %rs80, [%rd519];
add.s64 %rd520, %rd47, %rd508;
ld.shared.u8 %rs81, [%rd520];
st.shared.u8 [%rd519], %rs81;
st.shared.u8 [%rd520], %rs80;

BB20_109:
bar.sync 0;
ld.shared.u32 %r118, [%rd127];
ld.shared.u32 %r119, [%rd129];
setp.le.s32	%p89, %r119, %r118;
@%p89 bra BB20_111;

cvt.u64.u32	%rd526, %r53;
add.s64 %rd528, %rd47, %rd526;
ld.shared.u8 %rs82, [%rd528];
mov.u32 %r744, 1;
setp.ne.s16	%p90, %rs82, 0;
@%p90 bra BB20_112;

BB20_111:
cvt.u64.u32	%rd529, %r220;
add.s64 %rd531, %rd47, %rd529;
ld.shared.u8 %rs83, [%rd531];
setp.eq.s16	%p91, %rs83, 0;
selp.u32	%r744, 1, 0, %p91;

BB20_112:
bfe.u32 %r527, %r28, 5, 1;
setp.ne.s32	%p92, %r744, %r527;
@%p92 bra BB20_114;

cvt.u64.u32	%rd532, %r53;
st.shared.u32 [%rd129], %r118;
cvt.u64.u32	%rd536, %r220;
st.shared.u32 [%rd127], %r119;
mul.wide.u32 %rd539, %r53, 8;
add.s64 %rd541, %rd46, %rd539;
ld.shared.u64 %rd542, [%rd541];
mul.wide.u32 %rd543, %r220, 8;
add.s64 %rd544, %rd46, %rd543;
ld.shared.u64 %rd545, [%rd544];
st.shared.u64 [%rd541], %rd545;
st.shared.u64 [%rd544], %rd542;
add.s64 %rd547, %rd47, %rd532;
ld.shared.u8 %rs84, [%rd547];
add.s64 %rd548, %rd47, %rd536;
ld.shared.u8 %rs85, [%rd548];
st.shared.u8 [%rd547], %rs85;
st.shared.u8 [%rd548], %rs84;

BB20_114:
bar.sync 0;
ld.shared.u32 %r122, [%rd79];
ld.shared.u32 %r123, [%rd81];
setp.le.s32	%p93, %r123, %r122;
@%p93 bra BB20_116;

cvt.u64.u32	%rd554, %r43;
add.s64 %rd556, %rd47, %rd554;
ld.shared.u8 %rs86, [%rd556];
mov.u32 %r745, 1;
setp.ne.s16	%p94, %rs86, 0;
@%p94 bra BB20_117;

BB20_116:
cvt.u64.u32	%rd557, %r188;
add.s64 %rd559, %rd47, %rd557;
ld.shared.u8 %rs87, [%rd559];
setp.eq.s16	%p95, %rs87, 0;
selp.u32	%r745, 1, 0, %p95;

BB20_117:
bfe.u32 %r549, %r28, 5, 1;
setp.ne.s32	%p96, %r745, %r549;
@%p96 bra BB20_119;

cvt.u64.u32	%rd560, %r43;
st.shared.u32 [%rd81], %r122;
cvt.u64.u32	%rd564, %r188;
st.shared.u32 [%rd79], %r123;
mul.wide.u32 %rd567, %r43, 8;
add.s64 %rd569, %rd46, %rd567;
ld.shared.u64 %rd570, [%rd569];
mul.wide.u32 %rd571, %r188, 8;
add.s64 %rd572, %rd46, %rd571;
ld.shared.u64 %rd573, [%rd572];
st.shared.u64 [%rd569], %rd573;
st.shared.u64 [%rd572], %rd570;
add.s64 %rd575, %rd47, %rd560;
ld.shared.u8 %rs88, [%rd575];
add.s64 %rd576, %rd47, %rd564;
ld.shared.u8 %rs89, [%rd576];
st.shared.u8 [%rd575], %rs89;
st.shared.u8 [%rd576], %rs88;

BB20_119:
bar.sync 0;
ld.shared.u32 %r126, [%rd59+4];
ld.shared.u32 %r127, [%rd59];
setp.le.s32	%p97, %r127, %r126;
@%p97 bra BB20_121;

cvt.u64.u32	%rd580, %r34;
add.s64 %rd582, %rd47, %rd580;
ld.shared.u8 %rs90, [%rd582];
mov.u32 %r746, 1;
setp.ne.s16	%p98, %rs90, 0;
@%p98 bra BB20_122;

BB20_121:
cvt.u64.u32	%rd583, %r34;
add.s64 %rd585, %rd47, %rd583;
ld.shared.u8 %rs91, [%rd585+1];
setp.eq.s16	%p99, %rs91, 0;
selp.u32	%r746, 1, 0, %p99;

BB20_122:
bfe.u32 %r563, %r28, 5, 1;
setp.ne.s32	%p100, %r746, %r563;
@%p100 bra BB20_124;

cvt.u64.u32	%rd586, %r34;
st.shared.u32 [%rd59], %r126;
st.shared.u32 [%rd59+4], %r127;
mul.wide.u32 %rd590, %r34, 8;
add.s64 %rd592, %rd46, %rd590;
ld.shared.u64 %rd593, [%rd592];
ld.shared.u64 %rd594, [%rd592+8];
st.shared.u64 [%rd592], %rd594;
st.shared.u64 [%rd592+8], %rd593;
add.s64 %rd596, %rd47, %rd586;
ld.shared.u8 %rs92, [%rd596];
ld.shared.u8 %rs93, [%rd596+1];
st.shared.u8 [%rd596], %rs93;
st.shared.u8 [%rd596+1], %rs92;

BB20_124:
bar.sync 0;
and.b32 %r566, %r28, 63;
sub.s32 %r567, %r34, %r566;
add.s32 %r568, %r567, 64;
mul.wide.u32 %rd597, %r568, 4;
add.s64 %rd599, %rd44, %rd597;
mul.wide.u32 %rd600, %r567, 4;
add.s64 %rd601, %rd44, %rd600;
ld.shared.u32 %r132, [%rd599];
ld.shared.u32 %r133, [%rd601];
setp.le.s32	%p101, %r133, %r132;
@%p101 bra BB20_126;

cvt.u64.u32	%rd602, %r567;
add.s64 %rd604, %rd47, %rd602;
ld.shared.u8 %rs94, [%rd604];
setp.ne.s16	%p102, %rs94, 0;
@%p102 bra BB20_128;

BB20_126:
cvt.u64.u32	%rd605, %r568;
add.s64 %rd607, %rd47, %rd605;
ld.shared.u8 %rs1, [%rd607];
setp.eq.s16	%p103, %rs1, 0;
@%p103 bra BB20_128;

cvt.u64.u32	%rd608, %r567;
st.shared.u32 [%rd601], %r132;
st.shared.u32 [%rd599], %r133;
mul.wide.u32 %rd615, %r567, 8;
add.s64 %rd617, %rd46, %rd615;
ld.shared.u64 %rd618, [%rd617];
mul.wide.u32 %rd619, %r568, 8;
add.s64 %rd620, %rd46, %rd619;
ld.shared.u64 %rd621, [%rd620];
st.shared.u64 [%rd617], %rd621;
st.shared.u64 [%rd620], %rd618;
add.s64 %rd623, %rd47, %rd608;
ld.shared.u8 %rs95, [%rd623];
st.shared.u8 [%rd623], %rs1;
st.shared.u8 [%rd607], %rs95;

BB20_128:
bar.sync 0;
ld.shared.u32 %r134, [%rd439];
ld.shared.u32 %r135, [%rd441];
setp.le.s32	%p104, %r135, %r134;
@%p104 bra BB20_130;

cvt.u64.u32	%rd630, %r107;
add.s64 %rd632, %rd47, %rd630;
ld.shared.u8 %rs96, [%rd632];
setp.ne.s16	%p105, %rs96, 0;
@%p105 bra BB20_132;

BB20_130:
cvt.u64.u32	%rd633, %r448;
add.s64 %rd635, %rd47, %rd633;
ld.shared.u8 %rs2, [%rd635];
setp.eq.s16	%p106, %rs2, 0;
@%p106 bra BB20_132;

cvt.u64.u32	%rd636, %r107;
st.shared.u32 [%rd441], %r134;
st.shared.u32 [%rd439], %r135;
mul.wide.u32 %rd643, %r107, 8;
add.s64 %rd645, %rd46, %rd643;
ld.shared.u64 %rd646, [%rd645];
mul.wide.u32 %rd647, %r448, 8;
add.s64 %rd648, %rd46, %rd647;
ld.shared.u64 %rd649, [%rd648];
st.shared.u64 [%rd645], %rd649;
st.shared.u64 [%rd648], %rd646;
add.s64 %rd651, %rd47, %rd636;
ld.shared.u8 %rs97, [%rd651];
st.shared.u8 [%rd651], %rs2;
st.shared.u8 [%rd635], %rs97;

BB20_132:
bar.sync 0;
ld.shared.u32 %r136, [%rd307];
ld.shared.u32 %r137, [%rd309];
setp.le.s32	%p107, %r137, %r136;
@%p107 bra BB20_134;

cvt.u64.u32	%rd658, %r85;
add.s64 %rd660, %rd47, %rd658;
ld.shared.u8 %rs98, [%rd660];
setp.ne.s16	%p108, %rs98, 0;
@%p108 bra BB20_136;

BB20_134:
cvt.u64.u32	%rd661, %r350;
add.s64 %rd663, %rd47, %rd661;
ld.shared.u8 %rs3, [%rd663];
setp.eq.s16	%p109, %rs3, 0;
@%p109 bra BB20_136;

cvt.u64.u32	%rd664, %r85;
st.shared.u32 [%rd309], %r136;
st.shared.u32 [%rd307], %r137;
mul.wide.u32 %rd671, %r85, 8;
add.s64 %rd673, %rd46, %rd671;
ld.shared.u64 %rd674, [%rd673];
mul.wide.u32 %rd675, %r350, 8;
add.s64 %rd676, %rd46, %rd675;
ld.shared.u64 %rd677, [%rd676];
st.shared.u64 [%rd673], %rd677;
st.shared.u64 [%rd676], %rd674;
add.s64 %rd679, %rd47, %rd664;
ld.shared.u8 %rs99, [%rd679];
st.shared.u8 [%rd679], %rs3;
st.shared.u8 [%rd663], %rs99;

BB20_136:
bar.sync 0;
ld.shared.u32 %r138, [%rd203];
ld.shared.u32 %r139, [%rd205];
setp.le.s32	%p110, %r139, %r138;
@%p110 bra BB20_138;

cvt.u64.u32	%rd686, %r67;
add.s64 %rd688, %rd47, %rd686;
ld.shared.u8 %rs100, [%rd688];
setp.ne.s16	%p111, %rs100, 0;
@%p111 bra BB20_140;

BB20_138:
cvt.u64.u32	%rd689, %r274;
add.s64 %rd691, %rd47, %rd689;
ld.shared.u8 %rs4, [%rd691];
setp.eq.s16	%p112, %rs4, 0;
@%p112 bra BB20_140;

cvt.u64.u32	%rd692, %r67;
st.shared.u32 [%rd205], %r138;
st.shared.u32 [%rd203], %r139;
mul.wide.u32 %rd699, %r67, 8;
add.s64 %rd701, %rd46, %rd699;
ld.shared.u64 %rd702, [%rd701];
mul.wide.u32 %rd703, %r274, 8;
add.s64 %rd704, %rd46, %rd703;
ld.shared.u64 %rd705, [%rd704];
st.shared.u64 [%rd701], %rd705;
st.shared.u64 [%rd704], %rd702;
add.s64 %rd707, %rd47, %rd692;
ld.shared.u8 %rs101, [%rd707];
st.shared.u8 [%rd707], %rs4;
st.shared.u8 [%rd691], %rs101;

BB20_140:
bar.sync 0;
ld.shared.u32 %r140, [%rd127];
ld.shared.u32 %r141, [%rd129];
setp.le.s32	%p113, %r141, %r140;
@%p113 bra BB20_142;

cvt.u64.u32	%rd714, %r53;
add.s64 %rd716, %rd47, %rd714;
ld.shared.u8 %rs102, [%rd716];
setp.ne.s16	%p114, %rs102, 0;
@%p114 bra BB20_144;

BB20_142:
cvt.u64.u32	%rd717, %r220;
add.s64 %rd719, %rd47, %rd717;
ld.shared.u8 %rs5, [%rd719];
setp.eq.s16	%p115, %rs5, 0;
@%p115 bra BB20_144;

cvt.u64.u32	%rd720, %r53;
st.shared.u32 [%rd129], %r140;
st.shared.u32 [%rd127], %r141;
mul.wide.u32 %rd727, %r53, 8;
add.s64 %rd729, %rd46, %rd727;
ld.shared.u64 %rd730, [%rd729];
mul.wide.u32 %rd731, %r220, 8;
add.s64 %rd732, %rd46, %rd731;
ld.shared.u64 %rd733, [%rd732];
st.shared.u64 [%rd729], %rd733;
st.shared.u64 [%rd732], %rd730;
add.s64 %rd735, %rd47, %rd720;
ld.shared.u8 %rs103, [%rd735];
st.shared.u8 [%rd735], %rs5;
st.shared.u8 [%rd719], %rs103;

BB20_144:
bar.sync 0;
ld.shared.u32 %r142, [%rd79];
ld.shared.u32 %r143, [%rd81];
setp.le.s32	%p116, %r143, %r142;
@%p116 bra BB20_146;

cvt.u64.u32	%rd742, %r43;
add.s64 %rd744, %rd47, %rd742;
ld.shared.u8 %rs104, [%rd744];
setp.ne.s16	%p117, %rs104, 0;
@%p117 bra BB20_148;

BB20_146:
cvt.u64.u32	%rd745, %r188;
add.s64 %rd747, %rd47, %rd745;
ld.shared.u8 %rs6, [%rd747];
setp.eq.s16	%p118, %rs6, 0;
@%p118 bra BB20_148;

cvt.u64.u32	%rd748, %r43;
st.shared.u32 [%rd81], %r142;
st.shared.u32 [%rd79], %r143;
mul.wide.u32 %rd755, %r43, 8;
add.s64 %rd757, %rd46, %rd755;
ld.shared.u64 %rd758, [%rd757];
mul.wide.u32 %rd759, %r188, 8;
add.s64 %rd760, %rd46, %rd759;
ld.shared.u64 %rd761, [%rd760];
st.shared.u64 [%rd757], %rd761;
st.shared.u64 [%rd760], %rd758;
add.s64 %rd763, %rd47, %rd748;
ld.shared.u8 %rs105, [%rd763];
st.shared.u8 [%rd763], %rs6;
st.shared.u8 [%rd747], %rs105;

BB20_148:
bar.sync 0;
ld.shared.u32 %r144, [%rd59+4];
ld.shared.u32 %r145, [%rd59];
setp.le.s32	%p119, %r145, %r144;
@%p119 bra BB20_150;

cvt.u64.u32	%rd768, %r34;
add.s64 %rd770, %rd47, %rd768;
ld.shared.u8 %rs106, [%rd770];
setp.ne.s16	%p120, %rs106, 0;
@%p120 bra BB20_152;

BB20_150:
cvt.u64.u32	%rd771, %r34;
add.s64 %rd773, %rd47, %rd771;
ld.shared.u8 %rs7, [%rd773+1];
setp.eq.s16	%p121, %rs7, 0;
@%p121 bra BB20_152;

st.shared.u32 [%rd59], %r144;
st.shared.u32 [%rd59+4], %r145;
mul.wide.u32 %rd778, %r34, 8;
add.s64 %rd780, %rd46, %rd778;
ld.shared.u64 %rd781, [%rd780];
ld.shared.u64 %rd782, [%rd780+8];
st.shared.u64 [%rd780], %rd782;
st.shared.u64 [%rd780+8], %rd781;
ld.shared.u8 %rs107, [%rd773];
st.shared.u8 [%rd773], %rs7;
st.shared.u8 [%rd773+1], %rs107;

BB20_152:
bar.sync 0;
@!%p1 bra BB20_154;
bra.uni BB20_153;

BB20_153:
ld.param.u32 %r702, [_Z20bitonicSortKVInPlaceIilLin1ELin1E6GTCompIiEjLi128EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_5];
ld.param.u32 %r701, [_Z20bitonicSortKVInPlaceIilLin1ELin1E6GTCompIiEjLi128EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_3];
mov.u32 %r700, %tid.x;
ld.shared.u32 %r688, [%rd16];
ld.local.u64 %rd788, [%rd2];
cvta.to.global.u64 %rd789, %rd788;
mad.lo.s32 %r689, %r700, %r701, %r16;
mul.wide.u32 %rd790, %r689, 4;
add.s64 %rd791, %rd789, %rd790;
st.global.u32 [%rd791], %r688;
ld.shared.u64 %rd795, [%rd17];
ld.local.u64 %rd796, [%rd3];
cvta.to.global.u64 %rd797, %rd796;
mad.lo.s32 %r690, %r700, %r702, %r27;
mul.wide.u32 %rd798, %r690, 8;
add.s64 %rd799, %rd797, %rd798;
st.global.u64 [%rd799], %rd795;

BB20_154:
@%p15 bra BB20_156;

ld.param.u32 %r699, [_Z20bitonicSortKVInPlaceIilLin1ELin1E6GTCompIiEjLi128EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_5];
ld.param.u32 %r698, [_Z20bitonicSortKVInPlaceIilLin1ELin1E6GTCompIiEjLi128EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_3];
ld.shared.u32 %r694, [%rd16+256];
ld.local.u64 %rd803, [%rd2];
cvta.to.global.u64 %rd804, %rd803;
mad.lo.s32 %r696, %r29, %r698, %r16;
mul.wide.u32 %rd805, %r696, 4;
add.s64 %rd806, %rd804, %rd805;
st.global.u32 [%rd806], %r694;
ld.shared.u64 %rd810, [%rd17+512];
ld.local.u64 %rd811, [%rd3];
cvta.to.global.u64 %rd812, %rd811;
mad.lo.s32 %r697, %r29, %r699, %r27;
mul.wide.u32 %rd813, %r697, 8;
add.s64 %rd814, %rd812, %rd813;
st.global.u64 [%rd814], %rd810;

BB20_156:
ret;
}


.visible .entry _Z20bitonicSortKVInPlaceIilLin1ELin1E6LTCompIiEjLi128EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3_(
.param .align 8 .b8 _Z20bitonicSortKVInPlaceIilLin1ELin1E6LTCompIiEjLi128EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_0[216],
.param .u32 _Z20bitonicSortKVInPlaceIilLin1ELin1E6LTCompIiEjLi128EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_1,
.param .u32 _Z20bitonicSortKVInPlaceIilLin1ELin1E6LTCompIiEjLi128EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_2,
.param .u32 _Z20bitonicSortKVInPlaceIilLin1ELin1E6LTCompIiEjLi128EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_3,
.param .align 8 .b8 _Z20bitonicSortKVInPlaceIilLin1ELin1E6LTCompIiEjLi128EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_4[216],
.param .u32 _Z20bitonicSortKVInPlaceIilLin1ELin1E6LTCompIiEjLi128EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_5,
.param .align 1 .b8 _Z20bitonicSortKVInPlaceIilLin1ELin1E6LTCompIiEjLi128EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_6[1]
)
.maxntid 1024, 1, 1
{
.local .align 8 .b8 __local_depot21[432];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<123>;
.reg .b16 %rs<108>;
.reg .b32 %r<747>;
.reg .b64 %rd<820>;

	.shared .align 4 .b8 _Z20bitonicSortKVInPlaceIilLin1ELin1E6LTCompIiEjLi128EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3_$__cuda_local_var_181271_29_non_const_sharedKeys[512];

	.shared .align 8 .b8 _Z20bitonicSortKVInPlaceIilLin1ELin1E6LTCompIiEjLi128EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3_$__cuda_local_var_181272_29_non_const_sharedValues[1024];

	.shared .align 1 .b8 _Z20bitonicSortKVInPlaceIilLin1ELin1E6LTCompIiEjLi128EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3_$__cuda_local_var_181273_32_non_const_sharedValid[128];

mov.u64 %rd819, __local_depot21;
cvta.local.u64 %SP, %rd819;
ld.param.u32 %r146, [_Z20bitonicSortKVInPlaceIilLin1ELin1E6LTCompIiEjLi128EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_1];
ld.param.u32 %r147, [_Z20bitonicSortKVInPlaceIilLin1ELin1E6LTCompIiEjLi128EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_2];
ld.param.u32 %r148, [_Z20bitonicSortKVInPlaceIilLin1ELin1E6LTCompIiEjLi128EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_3];
ld.param.u32 %r149, [_Z20bitonicSortKVInPlaceIilLin1ELin1E6LTCompIiEjLi128EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_5];
mov.u64 %rd4, _Z20bitonicSortKVInPlaceIilLin1ELin1E6LTCompIiEjLi128EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_0;
mov.u64 %rd1, _Z20bitonicSortKVInPlaceIilLin1ELin1E6LTCompIiEjLi128EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_4;
add.u64 %rd21, %SP, 0;
cvta.to.local.u64 %rd2, %rd21;
add.u64 %rd22, %SP, 216;
cvta.to.local.u64 %rd3, %rd22;
mov.u32 %r703, 0;
mov.pred %p4, 0;
@%p4 bra BB21_2;

BB21_1:
mul.wide.s32 %rd23, %r703, 8;
add.s64 %rd24, %rd4, %rd23;
ld.param.u64 %rd25, [%rd24];
add.s64 %rd26, %rd2, %rd23;
st.local.u64 [%rd26], %rd25;
add.s32 %r703, %r703, 1;
setp.lt.u32	%p5, %r703, 27;
@%p5 bra BB21_1;

BB21_2:
mov.u32 %r704, 0;
@%p4 bra BB21_4;

BB21_3:
mul.wide.s32 %rd27, %r704, 8;
add.s64 %rd28, %rd1, %rd27;
ld.param.u64 %rd29, [%rd28];
add.s64 %rd30, %rd3, %rd27;
st.local.u64 [%rd30], %rd29;
add.s32 %r704, %r704, 1;
setp.lt.u32	%p7, %r704, 27;
@%p7 bra BB21_3;

BB21_4:
mov.u32 %r152, %nctaid.y;
mov.u32 %r153, %ctaid.z;
mov.u32 %r154, %ctaid.y;
mad.lo.s32 %r155, %r152, %r153, %r154;
mov.u32 %r156, %nctaid.x;
mov.u32 %r157, %ctaid.x;
mad.lo.s32 %r5, %r155, %r156, %r157;
setp.ge.u32	%p8, %r5, %r146;
@%p8 bra BB21_156;

ld.local.u32 %r6, [%rd2+208];
add.s32 %r705, %r6, -1;
mov.u32 %r158, 0;
setp.lt.s32	%p9, %r705, 1;
mov.u32 %r714, %r5;
mov.u32 %r723, %r158;
@%p9 bra BB21_8;

mul.wide.s32 %rd31, %r6, 4;
add.s64 %rd815, %rd2, %rd31;
mov.u32 %r724, 0;
mov.u32 %r715, %r5;

BB21_7:
ld.local.u32 %r160, [%rd815+4];
rem.u32 %r161, %r715, %r160;
ld.local.u32 %r162, [%rd815+104];
mad.lo.s32 %r724, %r162, %r161, %r724;
div.u32 %r715, %r715, %r160;
add.s64 %rd815, %rd815, -4;
add.s32 %r705, %r705, -1;
setp.gt.s32	%p10, %r705, 0;
mov.u32 %r710, %r715;
mov.u32 %r714, %r710;
mov.u32 %r716, %r724;
mov.u32 %r723, %r716;
@%p10 bra BB21_7;

BB21_8:
mov.u32 %r15, %r723;
mov.u32 %r14, %r714;
ld.local.u32 %r164, [%rd2+108];
mad.lo.s32 %r16, %r164, %r14, %r15;
ld.local.u32 %r17, [%rd3+208];
add.s32 %r706, %r17, -1;
setp.lt.s32	%p11, %r706, 1;
mov.u32 %r712, %r5;
mov.u32 %r721, %r158;
@%p11 bra BB21_11;

mul.wide.s32 %rd32, %r17, 4;
add.s64 %rd816, %rd3, %rd32;
mov.u32 %r722, 0;
mov.u32 %r713, %r5;

BB21_10:
ld.local.u32 %r166, [%rd816+4];
rem.u32 %r167, %r713, %r166;
ld.local.u32 %r168, [%rd816+104];
mad.lo.s32 %r722, %r168, %r167, %r722;
div.u32 %r713, %r713, %r166;
add.s64 %rd816, %rd816, -4;
add.s32 %r706, %r706, -1;
setp.gt.s32	%p12, %r706, 0;
mov.u32 %r712, %r713;
mov.u32 %r721, %r722;
@%p12 bra BB21_10;

BB21_11:
ld.local.u32 %r170, [%rd3+108];
mad.lo.s32 %r27, %r170, %r712, %r721;
mov.u32 %r28, %tid.x;
add.s32 %r29, %r28, 64;
setp.lt.u32	%p1, %r28, %r147;
setp.ge.u32	%p13, %r28, %r147;
mov.u32 %r720, %r158;
@%p13 bra BB21_13;

ld.local.u64 %rd33, [%rd2];
cvta.to.global.u64 %rd34, %rd33;
mad.lo.s32 %r171, %r28, %r148, %r16;
mul.wide.u32 %rd35, %r171, 4;
add.s64 %rd36, %rd34, %rd35;
ld.global.u32 %r720, [%rd36];

BB21_13:
mov.u64 %rd817, 0;
@%p13 bra BB21_15;

ld.local.u64 %rd38, [%rd3];
cvta.to.global.u64 %rd39, %rd38;
mad.lo.s32 %r172, %r28, %r149, %r27;
mul.wide.u32 %rd40, %r172, 8;
add.s64 %rd41, %rd39, %rd40;
ld.global.u64 %rd817, [%rd41];

BB21_15:
selp.u16	%rs8, 1, 0, %p1;
cvt.s64.s32	%rd42, %r28;
mul.wide.s32 %rd43, %r28, 4;
mov.u64 %rd44, _Z20bitonicSortKVInPlaceIilLin1ELin1E6LTCompIiEjLi128EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3_$__cuda_local_var_181271_29_non_const_sharedKeys;
add.s64 %rd16, %rd44, %rd43;
st.shared.u32 [%rd16], %r720;
mul.wide.s32 %rd45, %r28, 8;
mov.u64 %rd46, _Z20bitonicSortKVInPlaceIilLin1ELin1E6LTCompIiEjLi128EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3_$__cuda_local_var_181272_29_non_const_sharedValues;
add.s64 %rd17, %rd46, %rd45;
st.shared.u64 [%rd17], %rd817;
mov.u64 %rd47, _Z20bitonicSortKVInPlaceIilLin1ELin1E6LTCompIiEjLi128EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3_$__cuda_local_var_181273_32_non_const_sharedValid;
add.s64 %rd18, %rd47, %rd42;
st.shared.u8 [%rd18], %rs8;
setp.lt.u32	%p2, %r29, %r147;
mov.u32 %r725, 0;
setp.ge.u32	%p15, %r29, %r147;
@%p15 bra BB21_17;

ld.local.u64 %rd48, [%rd2];
cvta.to.global.u64 %rd49, %rd48;
mad.lo.s32 %r174, %r29, %r148, %r16;
mul.wide.u32 %rd50, %r174, 4;
add.s64 %rd51, %rd49, %rd50;
ld.global.u32 %r725, [%rd51];

BB21_17:
mov.u64 %rd818, 0;
@%p15 bra BB21_19;

ld.local.u64 %rd53, [%rd3];
cvta.to.global.u64 %rd54, %rd53;
mad.lo.s32 %r175, %r29, %r149, %r27;
mul.wide.u32 %rd55, %r175, 8;
add.s64 %rd56, %rd54, %rd55;
ld.global.u64 %rd818, [%rd56];

BB21_19:
selp.u16	%rs9, 1, 0, %p2;
st.shared.u32 [%rd16+256], %r725;
st.shared.u64 [%rd17+512], %rd818;
st.shared.u8 [%rd18+64], %rs9;
shl.b32 %r34, %r28, 1;
bar.sync 0;
mul.wide.u32 %rd57, %r34, 4;
add.s64 %rd59, %rd44, %rd57;
ld.shared.u32 %r35, [%rd59+4];
ld.shared.u32 %r36, [%rd59];
setp.ge.s32	%p17, %r36, %r35;
@%p17 bra BB21_21;

cvt.u64.u32	%rd60, %r34;
add.s64 %rd62, %rd47, %rd60;
ld.shared.u8 %rs10, [%rd62];
mov.u32 %r726, 1;
setp.ne.s16	%p18, %rs10, 0;
@%p18 bra BB21_22;

BB21_21:
cvt.u64.u32	%rd63, %r34;
add.s64 %rd65, %rd47, %rd63;
ld.shared.u8 %rs11, [%rd65+1];
setp.eq.s16	%p19, %rs11, 0;
selp.u32	%r726, 1, 0, %p19;

BB21_22:
and.b32 %r182, %r28, 1;
setp.ne.s32	%p20, %r726, %r182;
@%p20 bra BB21_24;

mul.wide.u32 %rd66, %r34, 8;
add.s64 %rd68, %rd46, %rd66;
cvt.u64.u32	%rd69, %r34;
st.shared.u32 [%rd59], %r35;
st.shared.u32 [%rd59+4], %r36;
ld.shared.u64 %rd73, [%rd68];
ld.shared.u64 %rd74, [%rd68+8];
st.shared.u64 [%rd68], %rd74;
st.shared.u64 [%rd68+8], %rd73;
add.s64 %rd76, %rd47, %rd69;
ld.shared.u8 %rs12, [%rd76];
ld.shared.u8 %rs13, [%rd76+1];
st.shared.u8 [%rd76], %rs13;
st.shared.u8 [%rd76+1], %rs12;

BB21_24:
bar.sync 0;
sub.s32 %r43, %r34, %r182;
add.s32 %r188, %r43, 2;
mul.wide.u32 %rd77, %r188, 4;
add.s64 %rd79, %rd44, %rd77;
mul.wide.u32 %rd80, %r43, 4;
add.s64 %rd81, %rd44, %rd80;
ld.shared.u32 %r41, [%rd79];
ld.shared.u32 %r42, [%rd81];
setp.ge.s32	%p21, %r42, %r41;
@%p21 bra BB21_26;

cvt.u64.u32	%rd82, %r43;
add.s64 %rd84, %rd47, %rd82;
ld.shared.u8 %rs14, [%rd84];
mov.u32 %r727, 1;
setp.ne.s16	%p22, %rs14, 0;
@%p22 bra BB21_27;

BB21_26:
cvt.u64.u32	%rd85, %r188;
add.s64 %rd87, %rd47, %rd85;
ld.shared.u8 %rs15, [%rd87];
setp.eq.s16	%p23, %rs15, 0;
selp.u32	%r727, 1, 0, %p23;

BB21_27:
bfe.u32 %r200, %r28, 1, 1;
setp.ne.s32	%p24, %r727, %r200;
@%p24 bra BB21_29;

mul.wide.u32 %rd88, %r43, 8;
add.s64 %rd90, %rd46, %rd88;
mul.wide.u32 %rd91, %r188, 8;
add.s64 %rd92, %rd46, %rd91;
cvt.u64.u32	%rd93, %r43;
st.shared.u32 [%rd81], %r41;
cvt.u64.u32	%rd97, %r188;
st.shared.u32 [%rd79], %r42;
ld.shared.u64 %rd100, [%rd90];
ld.shared.u64 %rd101, [%rd92];
st.shared.u64 [%rd90], %rd101;
st.shared.u64 [%rd92], %rd100;
add.s64 %rd103, %rd47, %rd93;
ld.shared.u8 %rs16, [%rd103];
add.s64 %rd104, %rd47, %rd97;
ld.shared.u8 %rs17, [%rd104];
st.shared.u8 [%rd103], %rs17;
st.shared.u8 [%rd104], %rs16;

BB21_29:
bar.sync 0;
ld.shared.u32 %r46, [%rd59+4];
ld.shared.u32 %r47, [%rd59];
setp.ge.s32	%p25, %r47, %r46;
@%p25 bra BB21_31;

cvt.u64.u32	%rd108, %r34;
add.s64 %rd110, %rd47, %rd108;
ld.shared.u8 %rs18, [%rd110];
mov.u32 %r728, 1;
setp.ne.s16	%p26, %rs18, 0;
@%p26 bra BB21_32;

BB21_31:
cvt.u64.u32	%rd111, %r34;
add.s64 %rd113, %rd47, %rd111;
ld.shared.u8 %rs19, [%rd113+1];
setp.eq.s16	%p27, %rs19, 0;
selp.u32	%r728, 1, 0, %p27;

BB21_32:
bfe.u32 %r215, %r28, 1, 1;
setp.ne.s32	%p28, %r728, %r215;
@%p28 bra BB21_34;

cvt.u64.u32	%rd114, %r34;
st.shared.u32 [%rd59], %r46;
st.shared.u32 [%rd59+4], %r47;
mul.wide.u32 %rd118, %r34, 8;
add.s64 %rd120, %rd46, %rd118;
ld.shared.u64 %rd121, [%rd120];
ld.shared.u64 %rd122, [%rd120+8];
st.shared.u64 [%rd120], %rd122;
st.shared.u64 [%rd120+8], %rd121;
add.s64 %rd124, %rd47, %rd114;
ld.shared.u8 %rs20, [%rd124];
ld.shared.u8 %rs21, [%rd124+1];
st.shared.u8 [%rd124], %rs21;
st.shared.u8 [%rd124+1], %rs20;

BB21_34:
bar.sync 0;
and.b32 %r218, %r28, 3;
sub.s32 %r53, %r34, %r218;
add.s32 %r220, %r53, 4;
mul.wide.u32 %rd125, %r220, 4;
add.s64 %rd127, %rd44, %rd125;
mul.wide.u32 %rd128, %r53, 4;
add.s64 %rd129, %rd44, %rd128;
ld.shared.u32 %r51, [%rd127];
ld.shared.u32 %r52, [%rd129];
setp.ge.s32	%p29, %r52, %r51;
@%p29 bra BB21_36;

cvt.u64.u32	%rd130, %r53;
add.s64 %rd132, %rd47, %rd130;
ld.shared.u8 %rs22, [%rd132];
mov.u32 %r729, 1;
setp.ne.s16	%p30, %rs22, 0;
@%p30 bra BB21_37;

BB21_36:
cvt.u64.u32	%rd133, %r220;
add.s64 %rd135, %rd47, %rd133;
ld.shared.u8 %rs23, [%rd135];
setp.eq.s16	%p31, %rs23, 0;
selp.u32	%r729, 1, 0, %p31;

BB21_37:
bfe.u32 %r232, %r28, 2, 1;
setp.ne.s32	%p32, %r729, %r232;
@%p32 bra BB21_39;

mul.wide.u32 %rd136, %r53, 8;
add.s64 %rd138, %rd46, %rd136;
mul.wide.u32 %rd139, %r220, 8;
add.s64 %rd140, %rd46, %rd139;
cvt.u64.u32	%rd141, %r53;
st.shared.u32 [%rd129], %r51;
cvt.u64.u32	%rd145, %r220;
st.shared.u32 [%rd127], %r52;
ld.shared.u64 %rd148, [%rd138];
ld.shared.u64 %rd149, [%rd140];
st.shared.u64 [%rd138], %rd149;
st.shared.u64 [%rd140], %rd148;
add.s64 %rd151, %rd47, %rd141;
ld.shared.u8 %rs24, [%rd151];
add.s64 %rd152, %rd47, %rd145;
ld.shared.u8 %rs25, [%rd152];
st.shared.u8 [%rd151], %rs25;
st.shared.u8 [%rd152], %rs24;

BB21_39:
bar.sync 0;
ld.shared.u32 %r56, [%rd79];
ld.shared.u32 %r57, [%rd81];
setp.ge.s32	%p33, %r57, %r56;
@%p33 bra BB21_41;

cvt.u64.u32	%rd158, %r43;
add.s64 %rd160, %rd47, %rd158;
ld.shared.u8 %rs26, [%rd160];
mov.u32 %r730, 1;
setp.ne.s16	%p34, %rs26, 0;
@%p34 bra BB21_42;

BB21_41:
cvt.u64.u32	%rd161, %r188;
add.s64 %rd163, %rd47, %rd161;
ld.shared.u8 %rs27, [%rd163];
setp.eq.s16	%p35, %rs27, 0;
selp.u32	%r730, 1, 0, %p35;

BB21_42:
bfe.u32 %r255, %r28, 2, 1;
setp.ne.s32	%p36, %r730, %r255;
@%p36 bra BB21_44;

cvt.u64.u32	%rd164, %r43;
st.shared.u32 [%rd81], %r56;
cvt.u64.u32	%rd168, %r188;
st.shared.u32 [%rd79], %r57;
mul.wide.u32 %rd171, %r43, 8;
add.s64 %rd173, %rd46, %rd171;
ld.shared.u64 %rd174, [%rd173];
mul.wide.u32 %rd175, %r188, 8;
add.s64 %rd176, %rd46, %rd175;
ld.shared.u64 %rd177, [%rd176];
st.shared.u64 [%rd173], %rd177;
st.shared.u64 [%rd176], %rd174;
add.s64 %rd179, %rd47, %rd164;
ld.shared.u8 %rs28, [%rd179];
add.s64 %rd180, %rd47, %rd168;
ld.shared.u8 %rs29, [%rd180];
st.shared.u8 [%rd179], %rs29;
st.shared.u8 [%rd180], %rs28;

BB21_44:
bar.sync 0;
ld.shared.u32 %r60, [%rd59+4];
ld.shared.u32 %r61, [%rd59];
setp.ge.s32	%p37, %r61, %r60;
@%p37 bra BB21_46;

cvt.u64.u32	%rd184, %r34;
add.s64 %rd186, %rd47, %rd184;
ld.shared.u8 %rs30, [%rd186];
mov.u32 %r731, 1;
setp.ne.s16	%p38, %rs30, 0;
@%p38 bra BB21_47;

BB21_46:
cvt.u64.u32	%rd187, %r34;
add.s64 %rd189, %rd47, %rd187;
ld.shared.u8 %rs31, [%rd189+1];
setp.eq.s16	%p39, %rs31, 0;
selp.u32	%r731, 1, 0, %p39;

BB21_47:
bfe.u32 %r269, %r28, 2, 1;
setp.ne.s32	%p40, %r731, %r269;
@%p40 bra BB21_49;

cvt.u64.u32	%rd190, %r34;
st.shared.u32 [%rd59], %r60;
st.shared.u32 [%rd59+4], %r61;
mul.wide.u32 %rd194, %r34, 8;
add.s64 %rd196, %rd46, %rd194;
ld.shared.u64 %rd197, [%rd196];
ld.shared.u64 %rd198, [%rd196+8];
st.shared.u64 [%rd196], %rd198;
st.shared.u64 [%rd196+8], %rd197;
add.s64 %rd200, %rd47, %rd190;
ld.shared.u8 %rs32, [%rd200];
ld.shared.u8 %rs33, [%rd200+1];
st.shared.u8 [%rd200], %rs33;
st.shared.u8 [%rd200+1], %rs32;

BB21_49:
bar.sync 0;
and.b32 %r272, %r28, 7;
sub.s32 %r67, %r34, %r272;
add.s32 %r274, %r67, 8;
mul.wide.u32 %rd201, %r274, 4;
add.s64 %rd203, %rd44, %rd201;
mul.wide.u32 %rd204, %r67, 4;
add.s64 %rd205, %rd44, %rd204;
ld.shared.u32 %r65, [%rd203];
ld.shared.u32 %r66, [%rd205];
setp.ge.s32	%p41, %r66, %r65;
@%p41 bra BB21_51;

cvt.u64.u32	%rd206, %r67;
add.s64 %rd208, %rd47, %rd206;
ld.shared.u8 %rs34, [%rd208];
mov.u32 %r732, 1;
setp.ne.s16	%p42, %rs34, 0;
@%p42 bra BB21_52;

BB21_51:
cvt.u64.u32	%rd209, %r274;
add.s64 %rd211, %rd47, %rd209;
ld.shared.u8 %rs35, [%rd211];
setp.eq.s16	%p43, %rs35, 0;
selp.u32	%r732, 1, 0, %p43;

BB21_52:
bfe.u32 %r286, %r28, 3, 1;
setp.ne.s32	%p44, %r732, %r286;
@%p44 bra BB21_54;

mul.wide.u32 %rd212, %r67, 8;
add.s64 %rd214, %rd46, %rd212;
mul.wide.u32 %rd215, %r274, 8;
add.s64 %rd216, %rd46, %rd215;
cvt.u64.u32	%rd217, %r67;
st.shared.u32 [%rd205], %r65;
cvt.u64.u32	%rd221, %r274;
st.shared.u32 [%rd203], %r66;
ld.shared.u64 %rd224, [%rd214];
ld.shared.u64 %rd225, [%rd216];
st.shared.u64 [%rd214], %rd225;
st.shared.u64 [%rd216], %rd224;
add.s64 %rd227, %rd47, %rd217;
ld.shared.u8 %rs36, [%rd227];
add.s64 %rd228, %rd47, %rd221;
ld.shared.u8 %rs37, [%rd228];
st.shared.u8 [%rd227], %rs37;
st.shared.u8 [%rd228], %rs36;

BB21_54:
bar.sync 0;
ld.shared.u32 %r70, [%rd127];
ld.shared.u32 %r71, [%rd129];
setp.ge.s32	%p45, %r71, %r70;
@%p45 bra BB21_56;

cvt.u64.u32	%rd234, %r53;
add.s64 %rd236, %rd47, %rd234;
ld.shared.u8 %rs38, [%rd236];
mov.u32 %r733, 1;
setp.ne.s16	%p46, %rs38, 0;
@%p46 bra BB21_57;

BB21_56:
cvt.u64.u32	%rd237, %r220;
add.s64 %rd239, %rd47, %rd237;
ld.shared.u8 %rs39, [%rd239];
setp.eq.s16	%p47, %rs39, 0;
selp.u32	%r733, 1, 0, %p47;

BB21_57:
bfe.u32 %r309, %r28, 3, 1;
setp.ne.s32	%p48, %r733, %r309;
@%p48 bra BB21_59;

cvt.u64.u32	%rd240, %r53;
st.shared.u32 [%rd129], %r70;
cvt.u64.u32	%rd244, %r220;
st.shared.u32 [%rd127], %r71;
mul.wide.u32 %rd247, %r53, 8;
add.s64 %rd249, %rd46, %rd247;
ld.shared.u64 %rd250, [%rd249];
mul.wide.u32 %rd251, %r220, 8;
add.s64 %rd252, %rd46, %rd251;
ld.shared.u64 %rd253, [%rd252];
st.shared.u64 [%rd249], %rd253;
st.shared.u64 [%rd252], %rd250;
add.s64 %rd255, %rd47, %rd240;
ld.shared.u8 %rs40, [%rd255];
add.s64 %rd256, %rd47, %rd244;
ld.shared.u8 %rs41, [%rd256];
st.shared.u8 [%rd255], %rs41;
st.shared.u8 [%rd256], %rs40;

BB21_59:
bar.sync 0;
ld.shared.u32 %r74, [%rd79];
ld.shared.u32 %r75, [%rd81];
setp.ge.s32	%p49, %r75, %r74;
@%p49 bra BB21_61;

cvt.u64.u32	%rd262, %r43;
add.s64 %rd264, %rd47, %rd262;
ld.shared.u8 %rs42, [%rd264];
mov.u32 %r734, 1;
setp.ne.s16	%p50, %rs42, 0;
@%p50 bra BB21_62;

BB21_61:
cvt.u64.u32	%rd265, %r188;
add.s64 %rd267, %rd47, %rd265;
ld.shared.u8 %rs43, [%rd267];
setp.eq.s16	%p51, %rs43, 0;
selp.u32	%r734, 1, 0, %p51;

BB21_62:
bfe.u32 %r331, %r28, 3, 1;
setp.ne.s32	%p52, %r734, %r331;
@%p52 bra BB21_64;

cvt.u64.u32	%rd268, %r43;
st.shared.u32 [%rd81], %r74;
cvt.u64.u32	%rd272, %r188;
st.shared.u32 [%rd79], %r75;
mul.wide.u32 %rd275, %r43, 8;
add.s64 %rd277, %rd46, %rd275;
ld.shared.u64 %rd278, [%rd277];
mul.wide.u32 %rd279, %r188, 8;
add.s64 %rd280, %rd46, %rd279;
ld.shared.u64 %rd281, [%rd280];
st.shared.u64 [%rd277], %rd281;
st.shared.u64 [%rd280], %rd278;
add.s64 %rd283, %rd47, %rd268;
ld.shared.u8 %rs44, [%rd283];
add.s64 %rd284, %rd47, %rd272;
ld.shared.u8 %rs45, [%rd284];
st.shared.u8 [%rd283], %rs45;
st.shared.u8 [%rd284], %rs44;

BB21_64:
bar.sync 0;
ld.shared.u32 %r78, [%rd59+4];
ld.shared.u32 %r79, [%rd59];
setp.ge.s32	%p53, %r79, %r78;
@%p53 bra BB21_66;

cvt.u64.u32	%rd288, %r34;
add.s64 %rd290, %rd47, %rd288;
ld.shared.u8 %rs46, [%rd290];
mov.u32 %r735, 1;
setp.ne.s16	%p54, %rs46, 0;
@%p54 bra BB21_67;

BB21_66:
cvt.u64.u32	%rd291, %r34;
add.s64 %rd293, %rd47, %rd291;
ld.shared.u8 %rs47, [%rd293+1];
setp.eq.s16	%p55, %rs47, 0;
selp.u32	%r735, 1, 0, %p55;

BB21_67:
bfe.u32 %r345, %r28, 3, 1;
setp.ne.s32	%p56, %r735, %r345;
@%p56 bra BB21_69;

cvt.u64.u32	%rd294, %r34;
st.shared.u32 [%rd59], %r78;
st.shared.u32 [%rd59+4], %r79;
mul.wide.u32 %rd298, %r34, 8;
add.s64 %rd300, %rd46, %rd298;
ld.shared.u64 %rd301, [%rd300];
ld.shared.u64 %rd302, [%rd300+8];
st.shared.u64 [%rd300], %rd302;
st.shared.u64 [%rd300+8], %rd301;
add.s64 %rd304, %rd47, %rd294;
ld.shared.u8 %rs48, [%rd304];
ld.shared.u8 %rs49, [%rd304+1];
st.shared.u8 [%rd304], %rs49;
st.shared.u8 [%rd304+1], %rs48;

BB21_69:
bar.sync 0;
and.b32 %r348, %r28, 15;
sub.s32 %r85, %r34, %r348;
add.s32 %r350, %r85, 16;
mul.wide.u32 %rd305, %r350, 4;
add.s64 %rd307, %rd44, %rd305;
mul.wide.u32 %rd308, %r85, 4;
add.s64 %rd309, %rd44, %rd308;
ld.shared.u32 %r83, [%rd307];
ld.shared.u32 %r84, [%rd309];
setp.ge.s32	%p57, %r84, %r83;
@%p57 bra BB21_71;

cvt.u64.u32	%rd310, %r85;
add.s64 %rd312, %rd47, %rd310;
ld.shared.u8 %rs50, [%rd312];
mov.u32 %r736, 1;
setp.ne.s16	%p58, %rs50, 0;
@%p58 bra BB21_72;

BB21_71:
cvt.u64.u32	%rd313, %r350;
add.s64 %rd315, %rd47, %rd313;
ld.shared.u8 %rs51, [%rd315];
setp.eq.s16	%p59, %rs51, 0;
selp.u32	%r736, 1, 0, %p59;

BB21_72:
bfe.u32 %r362, %r28, 4, 1;
setp.ne.s32	%p60, %r736, %r362;
@%p60 bra BB21_74;

mul.wide.u32 %rd316, %r85, 8;
add.s64 %rd318, %rd46, %rd316;
mul.wide.u32 %rd319, %r350, 8;
add.s64 %rd320, %rd46, %rd319;
cvt.u64.u32	%rd321, %r85;
st.shared.u32 [%rd309], %r83;
cvt.u64.u32	%rd325, %r350;
st.shared.u32 [%rd307], %r84;
ld.shared.u64 %rd328, [%rd318];
ld.shared.u64 %rd329, [%rd320];
st.shared.u64 [%rd318], %rd329;
st.shared.u64 [%rd320], %rd328;
add.s64 %rd331, %rd47, %rd321;
ld.shared.u8 %rs52, [%rd331];
add.s64 %rd332, %rd47, %rd325;
ld.shared.u8 %rs53, [%rd332];
st.shared.u8 [%rd331], %rs53;
st.shared.u8 [%rd332], %rs52;

BB21_74:
bar.sync 0;
ld.shared.u32 %r88, [%rd203];
ld.shared.u32 %r89, [%rd205];
setp.ge.s32	%p61, %r89, %r88;
@%p61 bra BB21_76;

cvt.u64.u32	%rd338, %r67;
add.s64 %rd340, %rd47, %rd338;
ld.shared.u8 %rs54, [%rd340];
mov.u32 %r737, 1;
setp.ne.s16	%p62, %rs54, 0;
@%p62 bra BB21_77;

BB21_76:
cvt.u64.u32	%rd341, %r274;
add.s64 %rd343, %rd47, %rd341;
ld.shared.u8 %rs55, [%rd343];
setp.eq.s16	%p63, %rs55, 0;
selp.u32	%r737, 1, 0, %p63;

BB21_77:
bfe.u32 %r385, %r28, 4, 1;
setp.ne.s32	%p64, %r737, %r385;
@%p64 bra BB21_79;

cvt.u64.u32	%rd344, %r67;
st.shared.u32 [%rd205], %r88;
cvt.u64.u32	%rd348, %r274;
st.shared.u32 [%rd203], %r89;
mul.wide.u32 %rd351, %r67, 8;
add.s64 %rd353, %rd46, %rd351;
ld.shared.u64 %rd354, [%rd353];
mul.wide.u32 %rd355, %r274, 8;
add.s64 %rd356, %rd46, %rd355;
ld.shared.u64 %rd357, [%rd356];
st.shared.u64 [%rd353], %rd357;
st.shared.u64 [%rd356], %rd354;
add.s64 %rd359, %rd47, %rd344;
ld.shared.u8 %rs56, [%rd359];
add.s64 %rd360, %rd47, %rd348;
ld.shared.u8 %rs57, [%rd360];
st.shared.u8 [%rd359], %rs57;
st.shared.u8 [%rd360], %rs56;

BB21_79:
bar.sync 0;
ld.shared.u32 %r92, [%rd127];
ld.shared.u32 %r93, [%rd129];
setp.ge.s32	%p65, %r93, %r92;
@%p65 bra BB21_81;

cvt.u64.u32	%rd366, %r53;
add.s64 %rd368, %rd47, %rd366;
ld.shared.u8 %rs58, [%rd368];
mov.u32 %r738, 1;
setp.ne.s16	%p66, %rs58, 0;
@%p66 bra BB21_82;

BB21_81:
cvt.u64.u32	%rd369, %r220;
add.s64 %rd371, %rd47, %rd369;
ld.shared.u8 %rs59, [%rd371];
setp.eq.s16	%p67, %rs59, 0;
selp.u32	%r738, 1, 0, %p67;

BB21_82:
bfe.u32 %r407, %r28, 4, 1;
setp.ne.s32	%p68, %r738, %r407;
@%p68 bra BB21_84;

cvt.u64.u32	%rd372, %r53;
st.shared.u32 [%rd129], %r92;
cvt.u64.u32	%rd376, %r220;
st.shared.u32 [%rd127], %r93;
mul.wide.u32 %rd379, %r53, 8;
add.s64 %rd381, %rd46, %rd379;
ld.shared.u64 %rd382, [%rd381];
mul.wide.u32 %rd383, %r220, 8;
add.s64 %rd384, %rd46, %rd383;
ld.shared.u64 %rd385, [%rd384];
st.shared.u64 [%rd381], %rd385;
st.shared.u64 [%rd384], %rd382;
add.s64 %rd387, %rd47, %rd372;
ld.shared.u8 %rs60, [%rd387];
add.s64 %rd388, %rd47, %rd376;
ld.shared.u8 %rs61, [%rd388];
st.shared.u8 [%rd387], %rs61;
st.shared.u8 [%rd388], %rs60;

BB21_84:
bar.sync 0;
ld.shared.u32 %r96, [%rd79];
ld.shared.u32 %r97, [%rd81];
setp.ge.s32	%p69, %r97, %r96;
@%p69 bra BB21_86;

cvt.u64.u32	%rd394, %r43;
add.s64 %rd396, %rd47, %rd394;
ld.shared.u8 %rs62, [%rd396];
mov.u32 %r739, 1;
setp.ne.s16	%p70, %rs62, 0;
@%p70 bra BB21_87;

BB21_86:
cvt.u64.u32	%rd397, %r188;
add.s64 %rd399, %rd47, %rd397;
ld.shared.u8 %rs63, [%rd399];
setp.eq.s16	%p71, %rs63, 0;
selp.u32	%r739, 1, 0, %p71;

BB21_87:
bfe.u32 %r429, %r28, 4, 1;
setp.ne.s32	%p72, %r739, %r429;
@%p72 bra BB21_89;

cvt.u64.u32	%rd400, %r43;
st.shared.u32 [%rd81], %r96;
cvt.u64.u32	%rd404, %r188;
st.shared.u32 [%rd79], %r97;
mul.wide.u32 %rd407, %r43, 8;
add.s64 %rd409, %rd46, %rd407;
ld.shared.u64 %rd410, [%rd409];
mul.wide.u32 %rd411, %r188, 8;
add.s64 %rd412, %rd46, %rd411;
ld.shared.u64 %rd413, [%rd412];
st.shared.u64 [%rd409], %rd413;
st.shared.u64 [%rd412], %rd410;
add.s64 %rd415, %rd47, %rd400;
ld.shared.u8 %rs64, [%rd415];
add.s64 %rd416, %rd47, %rd404;
ld.shared.u8 %rs65, [%rd416];
st.shared.u8 [%rd415], %rs65;
st.shared.u8 [%rd416], %rs64;

BB21_89:
bar.sync 0;
ld.shared.u32 %r100, [%rd59+4];
ld.shared.u32 %r101, [%rd59];
setp.ge.s32	%p73, %r101, %r100;
@%p73 bra BB21_91;

cvt.u64.u32	%rd420, %r34;
add.s64 %rd422, %rd47, %rd420;
ld.shared.u8 %rs66, [%rd422];
mov.u32 %r740, 1;
setp.ne.s16	%p74, %rs66, 0;
@%p74 bra BB21_92;

BB21_91:
cvt.u64.u32	%rd423, %r34;
add.s64 %rd425, %rd47, %rd423;
ld.shared.u8 %rs67, [%rd425+1];
setp.eq.s16	%p75, %rs67, 0;
selp.u32	%r740, 1, 0, %p75;

BB21_92:
bfe.u32 %r443, %r28, 4, 1;
setp.ne.s32	%p76, %r740, %r443;
@%p76 bra BB21_94;

cvt.u64.u32	%rd426, %r34;
st.shared.u32 [%rd59], %r100;
st.shared.u32 [%rd59+4], %r101;
mul.wide.u32 %rd430, %r34, 8;
add.s64 %rd432, %rd46, %rd430;
ld.shared.u64 %rd433, [%rd432];
ld.shared.u64 %rd434, [%rd432+8];
st.shared.u64 [%rd432], %rd434;
st.shared.u64 [%rd432+8], %rd433;
add.s64 %rd436, %rd47, %rd426;
ld.shared.u8 %rs68, [%rd436];
ld.shared.u8 %rs69, [%rd436+1];
st.shared.u8 [%rd436], %rs69;
st.shared.u8 [%rd436+1], %rs68;

BB21_94:
bar.sync 0;
and.b32 %r446, %r28, 31;
sub.s32 %r107, %r34, %r446;
add.s32 %r448, %r107, 32;
mul.wide.u32 %rd437, %r448, 4;
add.s64 %rd439, %rd44, %rd437;
mul.wide.u32 %rd440, %r107, 4;
add.s64 %rd441, %rd44, %rd440;
ld.shared.u32 %r105, [%rd439];
ld.shared.u32 %r106, [%rd441];
setp.ge.s32	%p77, %r106, %r105;
@%p77 bra BB21_96;

cvt.u64.u32	%rd442, %r107;
add.s64 %rd444, %rd47, %rd442;
ld.shared.u8 %rs70, [%rd444];
mov.u32 %r741, 1;
setp.ne.s16	%p78, %rs70, 0;
@%p78 bra BB21_97;

BB21_96:
cvt.u64.u32	%rd445, %r448;
add.s64 %rd447, %rd47, %rd445;
ld.shared.u8 %rs71, [%rd447];
setp.eq.s16	%p79, %rs71, 0;
selp.u32	%r741, 1, 0, %p79;

BB21_97:
bfe.u32 %r460, %r28, 5, 1;
setp.ne.s32	%p80, %r741, %r460;
@%p80 bra BB21_99;

mul.wide.u32 %rd448, %r107, 8;
add.s64 %rd450, %rd46, %rd448;
mul.wide.u32 %rd451, %r448, 8;
add.s64 %rd452, %rd46, %rd451;
cvt.u64.u32	%rd453, %r107;
st.shared.u32 [%rd441], %r105;
cvt.u64.u32	%rd457, %r448;
st.shared.u32 [%rd439], %r106;
ld.shared.u64 %rd460, [%rd450];
ld.shared.u64 %rd461, [%rd452];
st.shared.u64 [%rd450], %rd461;
st.shared.u64 [%rd452], %rd460;
add.s64 %rd463, %rd47, %rd453;
ld.shared.u8 %rs72, [%rd463];
add.s64 %rd464, %rd47, %rd457;
ld.shared.u8 %rs73, [%rd464];
st.shared.u8 [%rd463], %rs73;
st.shared.u8 [%rd464], %rs72;

BB21_99:
bar.sync 0;
ld.shared.u32 %r110, [%rd307];
ld.shared.u32 %r111, [%rd309];
setp.ge.s32	%p81, %r111, %r110;
@%p81 bra BB21_101;

cvt.u64.u32	%rd470, %r85;
add.s64 %rd472, %rd47, %rd470;
ld.shared.u8 %rs74, [%rd472];
mov.u32 %r742, 1;
setp.ne.s16	%p82, %rs74, 0;
@%p82 bra BB21_102;

BB21_101:
cvt.u64.u32	%rd473, %r350;
add.s64 %rd475, %rd47, %rd473;
ld.shared.u8 %rs75, [%rd475];
setp.eq.s16	%p83, %rs75, 0;
selp.u32	%r742, 1, 0, %p83;

BB21_102:
bfe.u32 %r483, %r28, 5, 1;
setp.ne.s32	%p84, %r742, %r483;
@%p84 bra BB21_104;

cvt.u64.u32	%rd476, %r85;
st.shared.u32 [%rd309], %r110;
cvt.u64.u32	%rd480, %r350;
st.shared.u32 [%rd307], %r111;
mul.wide.u32 %rd483, %r85, 8;
add.s64 %rd485, %rd46, %rd483;
ld.shared.u64 %rd486, [%rd485];
mul.wide.u32 %rd487, %r350, 8;
add.s64 %rd488, %rd46, %rd487;
ld.shared.u64 %rd489, [%rd488];
st.shared.u64 [%rd485], %rd489;
st.shared.u64 [%rd488], %rd486;
add.s64 %rd491, %rd47, %rd476;
ld.shared.u8 %rs76, [%rd491];
add.s64 %rd492, %rd47, %rd480;
ld.shared.u8 %rs77, [%rd492];
st.shared.u8 [%rd491], %rs77;
st.shared.u8 [%rd492], %rs76;

BB21_104:
bar.sync 0;
ld.shared.u32 %r114, [%rd203];
ld.shared.u32 %r115, [%rd205];
setp.ge.s32	%p85, %r115, %r114;
@%p85 bra BB21_106;

cvt.u64.u32	%rd498, %r67;
add.s64 %rd500, %rd47, %rd498;
ld.shared.u8 %rs78, [%rd500];
mov.u32 %r743, 1;
setp.ne.s16	%p86, %rs78, 0;
@%p86 bra BB21_107;

BB21_106:
cvt.u64.u32	%rd501, %r274;
add.s64 %rd503, %rd47, %rd501;
ld.shared.u8 %rs79, [%rd503];
setp.eq.s16	%p87, %rs79, 0;
selp.u32	%r743, 1, 0, %p87;

BB21_107:
bfe.u32 %r505, %r28, 5, 1;
setp.ne.s32	%p88, %r743, %r505;
@%p88 bra BB21_109;

cvt.u64.u32	%rd504, %r67;
st.shared.u32 [%rd205], %r114;
cvt.u64.u32	%rd508, %r274;
st.shared.u32 [%rd203], %r115;
mul.wide.u32 %rd511, %r67, 8;
add.s64 %rd513, %rd46, %rd511;
ld.shared.u64 %rd514, [%rd513];
mul.wide.u32 %rd515, %r274, 8;
add.s64 %rd516, %rd46, %rd515;
ld.shared.u64 %rd517, [%rd516];
st.shared.u64 [%rd513], %rd517;
st.shared.u64 [%rd516], %rd514;
add.s64 %rd519, %rd47, %rd504;
ld.shared.u8 %rs80, [%rd519];
add.s64 %rd520, %rd47, %rd508;
ld.shared.u8 %rs81, [%rd520];
st.shared.u8 [%rd519], %rs81;
st.shared.u8 [%rd520], %rs80;

BB21_109:
bar.sync 0;
ld.shared.u32 %r118, [%rd127];
ld.shared.u32 %r119, [%rd129];
setp.ge.s32	%p89, %r119, %r118;
@%p89 bra BB21_111;

cvt.u64.u32	%rd526, %r53;
add.s64 %rd528, %rd47, %rd526;
ld.shared.u8 %rs82, [%rd528];
mov.u32 %r744, 1;
setp.ne.s16	%p90, %rs82, 0;
@%p90 bra BB21_112;

BB21_111:
cvt.u64.u32	%rd529, %r220;
add.s64 %rd531, %rd47, %rd529;
ld.shared.u8 %rs83, [%rd531];
setp.eq.s16	%p91, %rs83, 0;
selp.u32	%r744, 1, 0, %p91;

BB21_112:
bfe.u32 %r527, %r28, 5, 1;
setp.ne.s32	%p92, %r744, %r527;
@%p92 bra BB21_114;

cvt.u64.u32	%rd532, %r53;
st.shared.u32 [%rd129], %r118;
cvt.u64.u32	%rd536, %r220;
st.shared.u32 [%rd127], %r119;
mul.wide.u32 %rd539, %r53, 8;
add.s64 %rd541, %rd46, %rd539;
ld.shared.u64 %rd542, [%rd541];
mul.wide.u32 %rd543, %r220, 8;
add.s64 %rd544, %rd46, %rd543;
ld.shared.u64 %rd545, [%rd544];
st.shared.u64 [%rd541], %rd545;
st.shared.u64 [%rd544], %rd542;
add.s64 %rd547, %rd47, %rd532;
ld.shared.u8 %rs84, [%rd547];
add.s64 %rd548, %rd47, %rd536;
ld.shared.u8 %rs85, [%rd548];
st.shared.u8 [%rd547], %rs85;
st.shared.u8 [%rd548], %rs84;

BB21_114:
bar.sync 0;
ld.shared.u32 %r122, [%rd79];
ld.shared.u32 %r123, [%rd81];
setp.ge.s32	%p93, %r123, %r122;
@%p93 bra BB21_116;

cvt.u64.u32	%rd554, %r43;
add.s64 %rd556, %rd47, %rd554;
ld.shared.u8 %rs86, [%rd556];
mov.u32 %r745, 1;
setp.ne.s16	%p94, %rs86, 0;
@%p94 bra BB21_117;

BB21_116:
cvt.u64.u32	%rd557, %r188;
add.s64 %rd559, %rd47, %rd557;
ld.shared.u8 %rs87, [%rd559];
setp.eq.s16	%p95, %rs87, 0;
selp.u32	%r745, 1, 0, %p95;

BB21_117:
bfe.u32 %r549, %r28, 5, 1;
setp.ne.s32	%p96, %r745, %r549;
@%p96 bra BB21_119;

cvt.u64.u32	%rd560, %r43;
st.shared.u32 [%rd81], %r122;
cvt.u64.u32	%rd564, %r188;
st.shared.u32 [%rd79], %r123;
mul.wide.u32 %rd567, %r43, 8;
add.s64 %rd569, %rd46, %rd567;
ld.shared.u64 %rd570, [%rd569];
mul.wide.u32 %rd571, %r188, 8;
add.s64 %rd572, %rd46, %rd571;
ld.shared.u64 %rd573, [%rd572];
st.shared.u64 [%rd569], %rd573;
st.shared.u64 [%rd572], %rd570;
add.s64 %rd575, %rd47, %rd560;
ld.shared.u8 %rs88, [%rd575];
add.s64 %rd576, %rd47, %rd564;
ld.shared.u8 %rs89, [%rd576];
st.shared.u8 [%rd575], %rs89;
st.shared.u8 [%rd576], %rs88;

BB21_119:
bar.sync 0;
ld.shared.u32 %r126, [%rd59+4];
ld.shared.u32 %r127, [%rd59];
setp.ge.s32	%p97, %r127, %r126;
@%p97 bra BB21_121;

cvt.u64.u32	%rd580, %r34;
add.s64 %rd582, %rd47, %rd580;
ld.shared.u8 %rs90, [%rd582];
mov.u32 %r746, 1;
setp.ne.s16	%p98, %rs90, 0;
@%p98 bra BB21_122;

BB21_121:
cvt.u64.u32	%rd583, %r34;
add.s64 %rd585, %rd47, %rd583;
ld.shared.u8 %rs91, [%rd585+1];
setp.eq.s16	%p99, %rs91, 0;
selp.u32	%r746, 1, 0, %p99;

BB21_122:
bfe.u32 %r563, %r28, 5, 1;
setp.ne.s32	%p100, %r746, %r563;
@%p100 bra BB21_124;

cvt.u64.u32	%rd586, %r34;
st.shared.u32 [%rd59], %r126;
st.shared.u32 [%rd59+4], %r127;
mul.wide.u32 %rd590, %r34, 8;
add.s64 %rd592, %rd46, %rd590;
ld.shared.u64 %rd593, [%rd592];
ld.shared.u64 %rd594, [%rd592+8];
st.shared.u64 [%rd592], %rd594;
st.shared.u64 [%rd592+8], %rd593;
add.s64 %rd596, %rd47, %rd586;
ld.shared.u8 %rs92, [%rd596];
ld.shared.u8 %rs93, [%rd596+1];
st.shared.u8 [%rd596], %rs93;
st.shared.u8 [%rd596+1], %rs92;

BB21_124:
bar.sync 0;
and.b32 %r566, %r28, 63;
sub.s32 %r567, %r34, %r566;
add.s32 %r568, %r567, 64;
mul.wide.u32 %rd597, %r568, 4;
add.s64 %rd599, %rd44, %rd597;
mul.wide.u32 %rd600, %r567, 4;
add.s64 %rd601, %rd44, %rd600;
ld.shared.u32 %r132, [%rd599];
ld.shared.u32 %r133, [%rd601];
setp.ge.s32	%p101, %r133, %r132;
@%p101 bra BB21_126;

cvt.u64.u32	%rd602, %r567;
add.s64 %rd604, %rd47, %rd602;
ld.shared.u8 %rs94, [%rd604];
setp.ne.s16	%p102, %rs94, 0;
@%p102 bra BB21_128;

BB21_126:
cvt.u64.u32	%rd605, %r568;
add.s64 %rd607, %rd47, %rd605;
ld.shared.u8 %rs1, [%rd607];
setp.eq.s16	%p103, %rs1, 0;
@%p103 bra BB21_128;

cvt.u64.u32	%rd608, %r567;
st.shared.u32 [%rd601], %r132;
st.shared.u32 [%rd599], %r133;
mul.wide.u32 %rd615, %r567, 8;
add.s64 %rd617, %rd46, %rd615;
ld.shared.u64 %rd618, [%rd617];
mul.wide.u32 %rd619, %r568, 8;
add.s64 %rd620, %rd46, %rd619;
ld.shared.u64 %rd621, [%rd620];
st.shared.u64 [%rd617], %rd621;
st.shared.u64 [%rd620], %rd618;
add.s64 %rd623, %rd47, %rd608;
ld.shared.u8 %rs95, [%rd623];
st.shared.u8 [%rd623], %rs1;
st.shared.u8 [%rd607], %rs95;

BB21_128:
bar.sync 0;
ld.shared.u32 %r134, [%rd439];
ld.shared.u32 %r135, [%rd441];
setp.ge.s32	%p104, %r135, %r134;
@%p104 bra BB21_130;

cvt.u64.u32	%rd630, %r107;
add.s64 %rd632, %rd47, %rd630;
ld.shared.u8 %rs96, [%rd632];
setp.ne.s16	%p105, %rs96, 0;
@%p105 bra BB21_132;

BB21_130:
cvt.u64.u32	%rd633, %r448;
add.s64 %rd635, %rd47, %rd633;
ld.shared.u8 %rs2, [%rd635];
setp.eq.s16	%p106, %rs2, 0;
@%p106 bra BB21_132;

cvt.u64.u32	%rd636, %r107;
st.shared.u32 [%rd441], %r134;
st.shared.u32 [%rd439], %r135;
mul.wide.u32 %rd643, %r107, 8;
add.s64 %rd645, %rd46, %rd643;
ld.shared.u64 %rd646, [%rd645];
mul.wide.u32 %rd647, %r448, 8;
add.s64 %rd648, %rd46, %rd647;
ld.shared.u64 %rd649, [%rd648];
st.shared.u64 [%rd645], %rd649;
st.shared.u64 [%rd648], %rd646;
add.s64 %rd651, %rd47, %rd636;
ld.shared.u8 %rs97, [%rd651];
st.shared.u8 [%rd651], %rs2;
st.shared.u8 [%rd635], %rs97;

BB21_132:
bar.sync 0;
ld.shared.u32 %r136, [%rd307];
ld.shared.u32 %r137, [%rd309];
setp.ge.s32	%p107, %r137, %r136;
@%p107 bra BB21_134;

cvt.u64.u32	%rd658, %r85;
add.s64 %rd660, %rd47, %rd658;
ld.shared.u8 %rs98, [%rd660];
setp.ne.s16	%p108, %rs98, 0;
@%p108 bra BB21_136;

BB21_134:
cvt.u64.u32	%rd661, %r350;
add.s64 %rd663, %rd47, %rd661;
ld.shared.u8 %rs3, [%rd663];
setp.eq.s16	%p109, %rs3, 0;
@%p109 bra BB21_136;

cvt.u64.u32	%rd664, %r85;
st.shared.u32 [%rd309], %r136;
st.shared.u32 [%rd307], %r137;
mul.wide.u32 %rd671, %r85, 8;
add.s64 %rd673, %rd46, %rd671;
ld.shared.u64 %rd674, [%rd673];
mul.wide.u32 %rd675, %r350, 8;
add.s64 %rd676, %rd46, %rd675;
ld.shared.u64 %rd677, [%rd676];
st.shared.u64 [%rd673], %rd677;
st.shared.u64 [%rd676], %rd674;
add.s64 %rd679, %rd47, %rd664;
ld.shared.u8 %rs99, [%rd679];
st.shared.u8 [%rd679], %rs3;
st.shared.u8 [%rd663], %rs99;

BB21_136:
bar.sync 0;
ld.shared.u32 %r138, [%rd203];
ld.shared.u32 %r139, [%rd205];
setp.ge.s32	%p110, %r139, %r138;
@%p110 bra BB21_138;

cvt.u64.u32	%rd686, %r67;
add.s64 %rd688, %rd47, %rd686;
ld.shared.u8 %rs100, [%rd688];
setp.ne.s16	%p111, %rs100, 0;
@%p111 bra BB21_140;

BB21_138:
cvt.u64.u32	%rd689, %r274;
add.s64 %rd691, %rd47, %rd689;
ld.shared.u8 %rs4, [%rd691];
setp.eq.s16	%p112, %rs4, 0;
@%p112 bra BB21_140;

cvt.u64.u32	%rd692, %r67;
st.shared.u32 [%rd205], %r138;
st.shared.u32 [%rd203], %r139;
mul.wide.u32 %rd699, %r67, 8;
add.s64 %rd701, %rd46, %rd699;
ld.shared.u64 %rd702, [%rd701];
mul.wide.u32 %rd703, %r274, 8;
add.s64 %rd704, %rd46, %rd703;
ld.shared.u64 %rd705, [%rd704];
st.shared.u64 [%rd701], %rd705;
st.shared.u64 [%rd704], %rd702;
add.s64 %rd707, %rd47, %rd692;
ld.shared.u8 %rs101, [%rd707];
st.shared.u8 [%rd707], %rs4;
st.shared.u8 [%rd691], %rs101;

BB21_140:
bar.sync 0;
ld.shared.u32 %r140, [%rd127];
ld.shared.u32 %r141, [%rd129];
setp.ge.s32	%p113, %r141, %r140;
@%p113 bra BB21_142;

cvt.u64.u32	%rd714, %r53;
add.s64 %rd716, %rd47, %rd714;
ld.shared.u8 %rs102, [%rd716];
setp.ne.s16	%p114, %rs102, 0;
@%p114 bra BB21_144;

BB21_142:
cvt.u64.u32	%rd717, %r220;
add.s64 %rd719, %rd47, %rd717;
ld.shared.u8 %rs5, [%rd719];
setp.eq.s16	%p115, %rs5, 0;
@%p115 bra BB21_144;

cvt.u64.u32	%rd720, %r53;
st.shared.u32 [%rd129], %r140;
st.shared.u32 [%rd127], %r141;
mul.wide.u32 %rd727, %r53, 8;
add.s64 %rd729, %rd46, %rd727;
ld.shared.u64 %rd730, [%rd729];
mul.wide.u32 %rd731, %r220, 8;
add.s64 %rd732, %rd46, %rd731;
ld.shared.u64 %rd733, [%rd732];
st.shared.u64 [%rd729], %rd733;
st.shared.u64 [%rd732], %rd730;
add.s64 %rd735, %rd47, %rd720;
ld.shared.u8 %rs103, [%rd735];
st.shared.u8 [%rd735], %rs5;
st.shared.u8 [%rd719], %rs103;

BB21_144:
bar.sync 0;
ld.shared.u32 %r142, [%rd79];
ld.shared.u32 %r143, [%rd81];
setp.ge.s32	%p116, %r143, %r142;
@%p116 bra BB21_146;

cvt.u64.u32	%rd742, %r43;
add.s64 %rd744, %rd47, %rd742;
ld.shared.u8 %rs104, [%rd744];
setp.ne.s16	%p117, %rs104, 0;
@%p117 bra BB21_148;

BB21_146:
cvt.u64.u32	%rd745, %r188;
add.s64 %rd747, %rd47, %rd745;
ld.shared.u8 %rs6, [%rd747];
setp.eq.s16	%p118, %rs6, 0;
@%p118 bra BB21_148;

cvt.u64.u32	%rd748, %r43;
st.shared.u32 [%rd81], %r142;
st.shared.u32 [%rd79], %r143;
mul.wide.u32 %rd755, %r43, 8;
add.s64 %rd757, %rd46, %rd755;
ld.shared.u64 %rd758, [%rd757];
mul.wide.u32 %rd759, %r188, 8;
add.s64 %rd760, %rd46, %rd759;
ld.shared.u64 %rd761, [%rd760];
st.shared.u64 [%rd757], %rd761;
st.shared.u64 [%rd760], %rd758;
add.s64 %rd763, %rd47, %rd748;
ld.shared.u8 %rs105, [%rd763];
st.shared.u8 [%rd763], %rs6;
st.shared.u8 [%rd747], %rs105;

BB21_148:
bar.sync 0;
ld.shared.u32 %r144, [%rd59+4];
ld.shared.u32 %r145, [%rd59];
setp.ge.s32	%p119, %r145, %r144;
@%p119 bra BB21_150;

cvt.u64.u32	%rd768, %r34;
add.s64 %rd770, %rd47, %rd768;
ld.shared.u8 %rs106, [%rd770];
setp.ne.s16	%p120, %rs106, 0;
@%p120 bra BB21_152;

BB21_150:
cvt.u64.u32	%rd771, %r34;
add.s64 %rd773, %rd47, %rd771;
ld.shared.u8 %rs7, [%rd773+1];
setp.eq.s16	%p121, %rs7, 0;
@%p121 bra BB21_152;

st.shared.u32 [%rd59], %r144;
st.shared.u32 [%rd59+4], %r145;
mul.wide.u32 %rd778, %r34, 8;
add.s64 %rd780, %rd46, %rd778;
ld.shared.u64 %rd781, [%rd780];
ld.shared.u64 %rd782, [%rd780+8];
st.shared.u64 [%rd780], %rd782;
st.shared.u64 [%rd780+8], %rd781;
ld.shared.u8 %rs107, [%rd773];
st.shared.u8 [%rd773], %rs7;
st.shared.u8 [%rd773+1], %rs107;

BB21_152:
bar.sync 0;
@!%p1 bra BB21_154;
bra.uni BB21_153;

BB21_153:
ld.param.u32 %r702, [_Z20bitonicSortKVInPlaceIilLin1ELin1E6LTCompIiEjLi128EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_5];
ld.param.u32 %r701, [_Z20bitonicSortKVInPlaceIilLin1ELin1E6LTCompIiEjLi128EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_3];
mov.u32 %r700, %tid.x;
ld.shared.u32 %r688, [%rd16];
ld.local.u64 %rd788, [%rd2];
cvta.to.global.u64 %rd789, %rd788;
mad.lo.s32 %r689, %r700, %r701, %r16;
mul.wide.u32 %rd790, %r689, 4;
add.s64 %rd791, %rd789, %rd790;
st.global.u32 [%rd791], %r688;
ld.shared.u64 %rd795, [%rd17];
ld.local.u64 %rd796, [%rd3];
cvta.to.global.u64 %rd797, %rd796;
mad.lo.s32 %r690, %r700, %r702, %r27;
mul.wide.u32 %rd798, %r690, 8;
add.s64 %rd799, %rd797, %rd798;
st.global.u64 [%rd799], %rd795;

BB21_154:
@%p15 bra BB21_156;

ld.param.u32 %r699, [_Z20bitonicSortKVInPlaceIilLin1ELin1E6LTCompIiEjLi128EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_5];
ld.param.u32 %r698, [_Z20bitonicSortKVInPlaceIilLin1ELin1E6LTCompIiEjLi128EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_3];
ld.shared.u32 %r694, [%rd16+256];
ld.local.u64 %rd803, [%rd2];
cvta.to.global.u64 %rd804, %rd803;
mad.lo.s32 %r696, %r29, %r698, %r16;
mul.wide.u32 %rd805, %r696, 4;
add.s64 %rd806, %rd804, %rd805;
st.global.u32 [%rd806], %r694;
ld.shared.u64 %rd810, [%rd17+512];
ld.local.u64 %rd811, [%rd3];
cvta.to.global.u64 %rd812, %rd811;
mad.lo.s32 %r697, %r29, %r699, %r27;
mul.wide.u32 %rd813, %r697, 8;
add.s64 %rd814, %rd812, %rd813;
st.global.u64 [%rd814], %rd810;

BB21_156:
ret;
}


.visible .entry _Z20bitonicSortKVInPlaceIilLin1ELin1E6GTCompIiEjLi32EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3_(
.param .align 8 .b8 _Z20bitonicSortKVInPlaceIilLin1ELin1E6GTCompIiEjLi32EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_0[216],
.param .u32 _Z20bitonicSortKVInPlaceIilLin1ELin1E6GTCompIiEjLi32EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_1,
.param .u32 _Z20bitonicSortKVInPlaceIilLin1ELin1E6GTCompIiEjLi32EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_2,
.param .u32 _Z20bitonicSortKVInPlaceIilLin1ELin1E6GTCompIiEjLi32EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_3,
.param .align 8 .b8 _Z20bitonicSortKVInPlaceIilLin1ELin1E6GTCompIiEjLi32EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_4[216],
.param .u32 _Z20bitonicSortKVInPlaceIilLin1ELin1E6GTCompIiEjLi32EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_5,
.param .align 1 .b8 _Z20bitonicSortKVInPlaceIilLin1ELin1E6GTCompIiEjLi32EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_6[1]
)
.maxntid 1024, 1, 1
{
.local .align 8 .b8 __local_depot22[432];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<73>;
.reg .b16 %rs<58>;
.reg .b32 %r<423>;
.reg .b64 %rd<472>;

	.shared .align 4 .b8 _Z20bitonicSortKVInPlaceIilLin1ELin1E6GTCompIiEjLi32EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3_$__cuda_local_var_181271_29_non_const_sharedKeys[128];

	.shared .align 8 .b8 _Z20bitonicSortKVInPlaceIilLin1ELin1E6GTCompIiEjLi32EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3_$__cuda_local_var_181272_29_non_const_sharedValues[256];

	.shared .align 1 .b8 _Z20bitonicSortKVInPlaceIilLin1ELin1E6GTCompIiEjLi32EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3_$__cuda_local_var_181273_32_non_const_sharedValid[32];

mov.u64 %rd471, __local_depot22;
cvta.local.u64 %SP, %rd471;
ld.param.u32 %r94, [_Z20bitonicSortKVInPlaceIilLin1ELin1E6GTCompIiEjLi32EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_1];
ld.param.u32 %r95, [_Z20bitonicSortKVInPlaceIilLin1ELin1E6GTCompIiEjLi32EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_2];
ld.param.u32 %r96, [_Z20bitonicSortKVInPlaceIilLin1ELin1E6GTCompIiEjLi32EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_3];
ld.param.u32 %r97, [_Z20bitonicSortKVInPlaceIilLin1ELin1E6GTCompIiEjLi32EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_5];
mov.u64 %rd4, _Z20bitonicSortKVInPlaceIilLin1ELin1E6GTCompIiEjLi32EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_0;
mov.u64 %rd1, _Z20bitonicSortKVInPlaceIilLin1ELin1E6GTCompIiEjLi32EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_4;
add.u64 %rd21, %SP, 0;
cvta.to.local.u64 %rd2, %rd21;
add.u64 %rd22, %SP, 216;
cvta.to.local.u64 %rd3, %rd22;
mov.u32 %r390, 0;
mov.pred %p4, 0;
@%p4 bra BB22_2;

BB22_1:
mul.wide.s32 %rd23, %r390, 8;
add.s64 %rd24, %rd4, %rd23;
ld.param.u64 %rd25, [%rd24];
add.s64 %rd26, %rd2, %rd23;
st.local.u64 [%rd26], %rd25;
add.s32 %r390, %r390, 1;
setp.lt.u32	%p5, %r390, 27;
@%p5 bra BB22_1;

BB22_2:
mov.u32 %r391, 0;
@%p4 bra BB22_4;

BB22_3:
mul.wide.s32 %rd27, %r391, 8;
add.s64 %rd28, %rd1, %rd27;
ld.param.u64 %rd29, [%rd28];
add.s64 %rd30, %rd3, %rd27;
st.local.u64 [%rd30], %rd29;
add.s32 %r391, %r391, 1;
setp.lt.u32	%p7, %r391, 27;
@%p7 bra BB22_3;

BB22_4:
mov.u32 %r100, %nctaid.y;
mov.u32 %r101, %ctaid.z;
mov.u32 %r102, %ctaid.y;
mad.lo.s32 %r103, %r100, %r101, %r102;
mov.u32 %r104, %nctaid.x;
mov.u32 %r105, %ctaid.x;
mad.lo.s32 %r5, %r103, %r104, %r105;
setp.ge.u32	%p8, %r5, %r94;
@%p8 bra BB22_93;

ld.local.u32 %r6, [%rd2+208];
add.s32 %r392, %r6, -1;
mov.u32 %r106, 0;
setp.lt.s32	%p9, %r392, 1;
mov.u32 %r401, %r5;
mov.u32 %r410, %r106;
@%p9 bra BB22_8;

mul.wide.s32 %rd31, %r6, 4;
add.s64 %rd467, %rd2, %rd31;
mov.u32 %r411, 0;
mov.u32 %r402, %r5;

BB22_7:
ld.local.u32 %r108, [%rd467+4];
rem.u32 %r109, %r402, %r108;
ld.local.u32 %r110, [%rd467+104];
mad.lo.s32 %r411, %r110, %r109, %r411;
div.u32 %r402, %r402, %r108;
add.s64 %rd467, %rd467, -4;
add.s32 %r392, %r392, -1;
setp.gt.s32	%p10, %r392, 0;
mov.u32 %r397, %r402;
mov.u32 %r401, %r397;
mov.u32 %r403, %r411;
mov.u32 %r410, %r403;
@%p10 bra BB22_7;

BB22_8:
mov.u32 %r15, %r410;
mov.u32 %r14, %r401;
ld.local.u32 %r112, [%rd2+108];
mad.lo.s32 %r16, %r112, %r14, %r15;
ld.local.u32 %r17, [%rd3+208];
add.s32 %r393, %r17, -1;
setp.lt.s32	%p11, %r393, 1;
mov.u32 %r399, %r5;
mov.u32 %r408, %r106;
@%p11 bra BB22_11;

mul.wide.s32 %rd32, %r17, 4;
add.s64 %rd468, %rd3, %rd32;
mov.u32 %r409, 0;
mov.u32 %r400, %r5;

BB22_10:
ld.local.u32 %r114, [%rd468+4];
rem.u32 %r115, %r400, %r114;
ld.local.u32 %r116, [%rd468+104];
mad.lo.s32 %r409, %r116, %r115, %r409;
div.u32 %r400, %r400, %r114;
add.s64 %rd468, %rd468, -4;
add.s32 %r393, %r393, -1;
setp.gt.s32	%p12, %r393, 0;
mov.u32 %r399, %r400;
mov.u32 %r408, %r409;
@%p12 bra BB22_10;

BB22_11:
ld.local.u32 %r118, [%rd3+108];
mad.lo.s32 %r27, %r118, %r399, %r408;
mov.u32 %r28, %tid.x;
add.s32 %r29, %r28, 16;
setp.lt.u32	%p1, %r28, %r95;
setp.ge.u32	%p13, %r28, %r95;
mov.u32 %r407, %r106;
@%p13 bra BB22_13;

ld.local.u64 %rd33, [%rd2];
cvta.to.global.u64 %rd34, %rd33;
mad.lo.s32 %r119, %r28, %r96, %r16;
mul.wide.u32 %rd35, %r119, 4;
add.s64 %rd36, %rd34, %rd35;
ld.global.u32 %r407, [%rd36];

BB22_13:
mov.u64 %rd469, 0;
@%p13 bra BB22_15;

ld.local.u64 %rd38, [%rd3];
cvta.to.global.u64 %rd39, %rd38;
mad.lo.s32 %r120, %r28, %r97, %r27;
mul.wide.u32 %rd40, %r120, 8;
add.s64 %rd41, %rd39, %rd40;
ld.global.u64 %rd469, [%rd41];

BB22_15:
selp.u16	%rs6, 1, 0, %p1;
cvt.s64.s32	%rd42, %r28;
mul.wide.s32 %rd43, %r28, 4;
mov.u64 %rd44, _Z20bitonicSortKVInPlaceIilLin1ELin1E6GTCompIiEjLi32EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3_$__cuda_local_var_181271_29_non_const_sharedKeys;
add.s64 %rd16, %rd44, %rd43;
st.shared.u32 [%rd16], %r407;
mul.wide.s32 %rd45, %r28, 8;
mov.u64 %rd46, _Z20bitonicSortKVInPlaceIilLin1ELin1E6GTCompIiEjLi32EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3_$__cuda_local_var_181272_29_non_const_sharedValues;
add.s64 %rd17, %rd46, %rd45;
st.shared.u64 [%rd17], %rd469;
mov.u64 %rd47, _Z20bitonicSortKVInPlaceIilLin1ELin1E6GTCompIiEjLi32EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3_$__cuda_local_var_181273_32_non_const_sharedValid;
add.s64 %rd18, %rd47, %rd42;
st.shared.u8 [%rd18], %rs6;
setp.lt.u32	%p2, %r29, %r95;
mov.u32 %r412, 0;
setp.ge.u32	%p15, %r29, %r95;
@%p15 bra BB22_17;

ld.local.u64 %rd48, [%rd2];
cvta.to.global.u64 %rd49, %rd48;
mad.lo.s32 %r122, %r29, %r96, %r16;
mul.wide.u32 %rd50, %r122, 4;
add.s64 %rd51, %rd49, %rd50;
ld.global.u32 %r412, [%rd51];

BB22_17:
mov.u64 %rd470, 0;
@%p15 bra BB22_19;

ld.local.u64 %rd53, [%rd3];
cvta.to.global.u64 %rd54, %rd53;
mad.lo.s32 %r123, %r29, %r97, %r27;
mul.wide.u32 %rd55, %r123, 8;
add.s64 %rd56, %rd54, %rd55;
ld.global.u64 %rd470, [%rd56];

BB22_19:
selp.u16	%rs7, 1, 0, %p2;
st.shared.u32 [%rd16+64], %r412;
st.shared.u64 [%rd17+128], %rd470;
st.shared.u8 [%rd18+16], %rs7;
shl.b32 %r34, %r28, 1;
bar.sync 0;
mul.wide.u32 %rd57, %r34, 4;
add.s64 %rd59, %rd44, %rd57;
ld.shared.u32 %r35, [%rd59+4];
ld.shared.u32 %r36, [%rd59];
setp.le.s32	%p17, %r36, %r35;
@%p17 bra BB22_21;

cvt.u64.u32	%rd60, %r34;
add.s64 %rd62, %rd47, %rd60;
ld.shared.u8 %rs8, [%rd62];
mov.u32 %r413, 1;
setp.ne.s16	%p18, %rs8, 0;
@%p18 bra BB22_22;

BB22_21:
cvt.u64.u32	%rd63, %r34;
add.s64 %rd65, %rd47, %rd63;
ld.shared.u8 %rs9, [%rd65+1];
setp.eq.s16	%p19, %rs9, 0;
selp.u32	%r413, 1, 0, %p19;

BB22_22:
and.b32 %r130, %r28, 1;
setp.ne.s32	%p20, %r413, %r130;
@%p20 bra BB22_24;

mul.wide.u32 %rd66, %r34, 8;
add.s64 %rd68, %rd46, %rd66;
cvt.u64.u32	%rd69, %r34;
st.shared.u32 [%rd59], %r35;
st.shared.u32 [%rd59+4], %r36;
ld.shared.u64 %rd73, [%rd68];
ld.shared.u64 %rd74, [%rd68+8];
st.shared.u64 [%rd68], %rd74;
st.shared.u64 [%rd68+8], %rd73;
add.s64 %rd76, %rd47, %rd69;
ld.shared.u8 %rs10, [%rd76];
ld.shared.u8 %rs11, [%rd76+1];
st.shared.u8 [%rd76], %rs11;
st.shared.u8 [%rd76+1], %rs10;

BB22_24:
bar.sync 0;
sub.s32 %r43, %r34, %r130;
add.s32 %r136, %r43, 2;
mul.wide.u32 %rd77, %r136, 4;
add.s64 %rd79, %rd44, %rd77;
mul.wide.u32 %rd80, %r43, 4;
add.s64 %rd81, %rd44, %rd80;
ld.shared.u32 %r41, [%rd79];
ld.shared.u32 %r42, [%rd81];
setp.le.s32	%p21, %r42, %r41;
@%p21 bra BB22_26;

cvt.u64.u32	%rd82, %r43;
add.s64 %rd84, %rd47, %rd82;
ld.shared.u8 %rs12, [%rd84];
mov.u32 %r414, 1;
setp.ne.s16	%p22, %rs12, 0;
@%p22 bra BB22_27;

BB22_26:
cvt.u64.u32	%rd85, %r136;
add.s64 %rd87, %rd47, %rd85;
ld.shared.u8 %rs13, [%rd87];
setp.eq.s16	%p23, %rs13, 0;
selp.u32	%r414, 1, 0, %p23;

BB22_27:
bfe.u32 %r148, %r28, 1, 1;
setp.ne.s32	%p24, %r414, %r148;
@%p24 bra BB22_29;

mul.wide.u32 %rd88, %r43, 8;
add.s64 %rd90, %rd46, %rd88;
mul.wide.u32 %rd91, %r136, 8;
add.s64 %rd92, %rd46, %rd91;
cvt.u64.u32	%rd93, %r43;
st.shared.u32 [%rd81], %r41;
cvt.u64.u32	%rd97, %r136;
st.shared.u32 [%rd79], %r42;
ld.shared.u64 %rd100, [%rd90];
ld.shared.u64 %rd101, [%rd92];
st.shared.u64 [%rd90], %rd101;
st.shared.u64 [%rd92], %rd100;
add.s64 %rd103, %rd47, %rd93;
ld.shared.u8 %rs14, [%rd103];
add.s64 %rd104, %rd47, %rd97;
ld.shared.u8 %rs15, [%rd104];
st.shared.u8 [%rd103], %rs15;
st.shared.u8 [%rd104], %rs14;

BB22_29:
bar.sync 0;
ld.shared.u32 %r46, [%rd59+4];
ld.shared.u32 %r47, [%rd59];
setp.le.s32	%p25, %r47, %r46;
@%p25 bra BB22_31;

cvt.u64.u32	%rd108, %r34;
add.s64 %rd110, %rd47, %rd108;
ld.shared.u8 %rs16, [%rd110];
mov.u32 %r415, 1;
setp.ne.s16	%p26, %rs16, 0;
@%p26 bra BB22_32;

BB22_31:
cvt.u64.u32	%rd111, %r34;
add.s64 %rd113, %rd47, %rd111;
ld.shared.u8 %rs17, [%rd113+1];
setp.eq.s16	%p27, %rs17, 0;
selp.u32	%r415, 1, 0, %p27;

BB22_32:
bfe.u32 %r163, %r28, 1, 1;
setp.ne.s32	%p28, %r415, %r163;
@%p28 bra BB22_34;

cvt.u64.u32	%rd114, %r34;
st.shared.u32 [%rd59], %r46;
st.shared.u32 [%rd59+4], %r47;
mul.wide.u32 %rd118, %r34, 8;
add.s64 %rd120, %rd46, %rd118;
ld.shared.u64 %rd121, [%rd120];
ld.shared.u64 %rd122, [%rd120+8];
st.shared.u64 [%rd120], %rd122;
st.shared.u64 [%rd120+8], %rd121;
add.s64 %rd124, %rd47, %rd114;
ld.shared.u8 %rs18, [%rd124];
ld.shared.u8 %rs19, [%rd124+1];
st.shared.u8 [%rd124], %rs19;
st.shared.u8 [%rd124+1], %rs18;

BB22_34:
bar.sync 0;
and.b32 %r166, %r28, 3;
sub.s32 %r53, %r34, %r166;
add.s32 %r168, %r53, 4;
mul.wide.u32 %rd125, %r168, 4;
add.s64 %rd127, %rd44, %rd125;
mul.wide.u32 %rd128, %r53, 4;
add.s64 %rd129, %rd44, %rd128;
ld.shared.u32 %r51, [%rd127];
ld.shared.u32 %r52, [%rd129];
setp.le.s32	%p29, %r52, %r51;
@%p29 bra BB22_36;

cvt.u64.u32	%rd130, %r53;
add.s64 %rd132, %rd47, %rd130;
ld.shared.u8 %rs20, [%rd132];
mov.u32 %r416, 1;
setp.ne.s16	%p30, %rs20, 0;
@%p30 bra BB22_37;

BB22_36:
cvt.u64.u32	%rd133, %r168;
add.s64 %rd135, %rd47, %rd133;
ld.shared.u8 %rs21, [%rd135];
setp.eq.s16	%p31, %rs21, 0;
selp.u32	%r416, 1, 0, %p31;

BB22_37:
bfe.u32 %r180, %r28, 2, 1;
setp.ne.s32	%p32, %r416, %r180;
@%p32 bra BB22_39;

mul.wide.u32 %rd136, %r53, 8;
add.s64 %rd138, %rd46, %rd136;
mul.wide.u32 %rd139, %r168, 8;
add.s64 %rd140, %rd46, %rd139;
cvt.u64.u32	%rd141, %r53;
st.shared.u32 [%rd129], %r51;
cvt.u64.u32	%rd145, %r168;
st.shared.u32 [%rd127], %r52;
ld.shared.u64 %rd148, [%rd138];
ld.shared.u64 %rd149, [%rd140];
st.shared.u64 [%rd138], %rd149;
st.shared.u64 [%rd140], %rd148;
add.s64 %rd151, %rd47, %rd141;
ld.shared.u8 %rs22, [%rd151];
add.s64 %rd152, %rd47, %rd145;
ld.shared.u8 %rs23, [%rd152];
st.shared.u8 [%rd151], %rs23;
st.shared.u8 [%rd152], %rs22;

BB22_39:
bar.sync 0;
ld.shared.u32 %r56, [%rd79];
ld.shared.u32 %r57, [%rd81];
setp.le.s32	%p33, %r57, %r56;
@%p33 bra BB22_41;

cvt.u64.u32	%rd158, %r43;
add.s64 %rd160, %rd47, %rd158;
ld.shared.u8 %rs24, [%rd160];
mov.u32 %r417, 1;
setp.ne.s16	%p34, %rs24, 0;
@%p34 bra BB22_42;

BB22_41:
cvt.u64.u32	%rd161, %r136;
add.s64 %rd163, %rd47, %rd161;
ld.shared.u8 %rs25, [%rd163];
setp.eq.s16	%p35, %rs25, 0;
selp.u32	%r417, 1, 0, %p35;

BB22_42:
bfe.u32 %r203, %r28, 2, 1;
setp.ne.s32	%p36, %r417, %r203;
@%p36 bra BB22_44;

cvt.u64.u32	%rd164, %r43;
st.shared.u32 [%rd81], %r56;
cvt.u64.u32	%rd168, %r136;
st.shared.u32 [%rd79], %r57;
mul.wide.u32 %rd171, %r43, 8;
add.s64 %rd173, %rd46, %rd171;
ld.shared.u64 %rd174, [%rd173];
mul.wide.u32 %rd175, %r136, 8;
add.s64 %rd176, %rd46, %rd175;
ld.shared.u64 %rd177, [%rd176];
st.shared.u64 [%rd173], %rd177;
st.shared.u64 [%rd176], %rd174;
add.s64 %rd179, %rd47, %rd164;
ld.shared.u8 %rs26, [%rd179];
add.s64 %rd180, %rd47, %rd168;
ld.shared.u8 %rs27, [%rd180];
st.shared.u8 [%rd179], %rs27;
st.shared.u8 [%rd180], %rs26;

BB22_44:
bar.sync 0;
ld.shared.u32 %r60, [%rd59+4];
ld.shared.u32 %r61, [%rd59];
setp.le.s32	%p37, %r61, %r60;
@%p37 bra BB22_46;

cvt.u64.u32	%rd184, %r34;
add.s64 %rd186, %rd47, %rd184;
ld.shared.u8 %rs28, [%rd186];
mov.u32 %r418, 1;
setp.ne.s16	%p38, %rs28, 0;
@%p38 bra BB22_47;

BB22_46:
cvt.u64.u32	%rd187, %r34;
add.s64 %rd189, %rd47, %rd187;
ld.shared.u8 %rs29, [%rd189+1];
setp.eq.s16	%p39, %rs29, 0;
selp.u32	%r418, 1, 0, %p39;

BB22_47:
bfe.u32 %r217, %r28, 2, 1;
setp.ne.s32	%p40, %r418, %r217;
@%p40 bra BB22_49;

cvt.u64.u32	%rd190, %r34;
st.shared.u32 [%rd59], %r60;
st.shared.u32 [%rd59+4], %r61;
mul.wide.u32 %rd194, %r34, 8;
add.s64 %rd196, %rd46, %rd194;
ld.shared.u64 %rd197, [%rd196];
ld.shared.u64 %rd198, [%rd196+8];
st.shared.u64 [%rd196], %rd198;
st.shared.u64 [%rd196+8], %rd197;
add.s64 %rd200, %rd47, %rd190;
ld.shared.u8 %rs30, [%rd200];
ld.shared.u8 %rs31, [%rd200+1];
st.shared.u8 [%rd200], %rs31;
st.shared.u8 [%rd200+1], %rs30;

BB22_49:
bar.sync 0;
and.b32 %r220, %r28, 7;
sub.s32 %r67, %r34, %r220;
add.s32 %r222, %r67, 8;
mul.wide.u32 %rd201, %r222, 4;
add.s64 %rd203, %rd44, %rd201;
mul.wide.u32 %rd204, %r67, 4;
add.s64 %rd205, %rd44, %rd204;
ld.shared.u32 %r65, [%rd203];
ld.shared.u32 %r66, [%rd205];
setp.le.s32	%p41, %r66, %r65;
@%p41 bra BB22_51;

cvt.u64.u32	%rd206, %r67;
add.s64 %rd208, %rd47, %rd206;
ld.shared.u8 %rs32, [%rd208];
mov.u32 %r419, 1;
setp.ne.s16	%p42, %rs32, 0;
@%p42 bra BB22_52;

BB22_51:
cvt.u64.u32	%rd209, %r222;
add.s64 %rd211, %rd47, %rd209;
ld.shared.u8 %rs33, [%rd211];
setp.eq.s16	%p43, %rs33, 0;
selp.u32	%r419, 1, 0, %p43;

BB22_52:
bfe.u32 %r234, %r28, 3, 1;
setp.ne.s32	%p44, %r419, %r234;
@%p44 bra BB22_54;

mul.wide.u32 %rd212, %r67, 8;
add.s64 %rd214, %rd46, %rd212;
mul.wide.u32 %rd215, %r222, 8;
add.s64 %rd216, %rd46, %rd215;
cvt.u64.u32	%rd217, %r67;
st.shared.u32 [%rd205], %r65;
cvt.u64.u32	%rd221, %r222;
st.shared.u32 [%rd203], %r66;
ld.shared.u64 %rd224, [%rd214];
ld.shared.u64 %rd225, [%rd216];
st.shared.u64 [%rd214], %rd225;
st.shared.u64 [%rd216], %rd224;
add.s64 %rd227, %rd47, %rd217;
ld.shared.u8 %rs34, [%rd227];
add.s64 %rd228, %rd47, %rd221;
ld.shared.u8 %rs35, [%rd228];
st.shared.u8 [%rd227], %rs35;
st.shared.u8 [%rd228], %rs34;

BB22_54:
bar.sync 0;
ld.shared.u32 %r70, [%rd127];
ld.shared.u32 %r71, [%rd129];
setp.le.s32	%p45, %r71, %r70;
@%p45 bra BB22_56;

cvt.u64.u32	%rd234, %r53;
add.s64 %rd236, %rd47, %rd234;
ld.shared.u8 %rs36, [%rd236];
mov.u32 %r420, 1;
setp.ne.s16	%p46, %rs36, 0;
@%p46 bra BB22_57;

BB22_56:
cvt.u64.u32	%rd237, %r168;
add.s64 %rd239, %rd47, %rd237;
ld.shared.u8 %rs37, [%rd239];
setp.eq.s16	%p47, %rs37, 0;
selp.u32	%r420, 1, 0, %p47;

BB22_57:
bfe.u32 %r257, %r28, 3, 1;
setp.ne.s32	%p48, %r420, %r257;
@%p48 bra BB22_59;

cvt.u64.u32	%rd240, %r53;
st.shared.u32 [%rd129], %r70;
cvt.u64.u32	%rd244, %r168;
st.shared.u32 [%rd127], %r71;
mul.wide.u32 %rd247, %r53, 8;
add.s64 %rd249, %rd46, %rd247;
ld.shared.u64 %rd250, [%rd249];
mul.wide.u32 %rd251, %r168, 8;
add.s64 %rd252, %rd46, %rd251;
ld.shared.u64 %rd253, [%rd252];
st.shared.u64 [%rd249], %rd253;
st.shared.u64 [%rd252], %rd250;
add.s64 %rd255, %rd47, %rd240;
ld.shared.u8 %rs38, [%rd255];
add.s64 %rd256, %rd47, %rd244;
ld.shared.u8 %rs39, [%rd256];
st.shared.u8 [%rd255], %rs39;
st.shared.u8 [%rd256], %rs38;

BB22_59:
bar.sync 0;
ld.shared.u32 %r74, [%rd79];
ld.shared.u32 %r75, [%rd81];
setp.le.s32	%p49, %r75, %r74;
@%p49 bra BB22_61;

cvt.u64.u32	%rd262, %r43;
add.s64 %rd264, %rd47, %rd262;
ld.shared.u8 %rs40, [%rd264];
mov.u32 %r421, 1;
setp.ne.s16	%p50, %rs40, 0;
@%p50 bra BB22_62;

BB22_61:
cvt.u64.u32	%rd265, %r136;
add.s64 %rd267, %rd47, %rd265;
ld.shared.u8 %rs41, [%rd267];
setp.eq.s16	%p51, %rs41, 0;
selp.u32	%r421, 1, 0, %p51;

BB22_62:
bfe.u32 %r279, %r28, 3, 1;
setp.ne.s32	%p52, %r421, %r279;
@%p52 bra BB22_64;

cvt.u64.u32	%rd268, %r43;
st.shared.u32 [%rd81], %r74;
cvt.u64.u32	%rd272, %r136;
st.shared.u32 [%rd79], %r75;
mul.wide.u32 %rd275, %r43, 8;
add.s64 %rd277, %rd46, %rd275;
ld.shared.u64 %rd278, [%rd277];
mul.wide.u32 %rd279, %r136, 8;
add.s64 %rd280, %rd46, %rd279;
ld.shared.u64 %rd281, [%rd280];
st.shared.u64 [%rd277], %rd281;
st.shared.u64 [%rd280], %rd278;
add.s64 %rd283, %rd47, %rd268;
ld.shared.u8 %rs42, [%rd283];
add.s64 %rd284, %rd47, %rd272;
ld.shared.u8 %rs43, [%rd284];
st.shared.u8 [%rd283], %rs43;
st.shared.u8 [%rd284], %rs42;

BB22_64:
bar.sync 0;
ld.shared.u32 %r78, [%rd59+4];
ld.shared.u32 %r79, [%rd59];
setp.le.s32	%p53, %r79, %r78;
@%p53 bra BB22_66;

cvt.u64.u32	%rd288, %r34;
add.s64 %rd290, %rd47, %rd288;
ld.shared.u8 %rs44, [%rd290];
mov.u32 %r422, 1;
setp.ne.s16	%p54, %rs44, 0;
@%p54 bra BB22_67;

BB22_66:
cvt.u64.u32	%rd291, %r34;
add.s64 %rd293, %rd47, %rd291;
ld.shared.u8 %rs45, [%rd293+1];
setp.eq.s16	%p55, %rs45, 0;
selp.u32	%r422, 1, 0, %p55;

BB22_67:
bfe.u32 %r293, %r28, 3, 1;
setp.ne.s32	%p56, %r422, %r293;
@%p56 bra BB22_69;

cvt.u64.u32	%rd294, %r34;
st.shared.u32 [%rd59], %r78;
st.shared.u32 [%rd59+4], %r79;
mul.wide.u32 %rd298, %r34, 8;
add.s64 %rd300, %rd46, %rd298;
ld.shared.u64 %rd301, [%rd300];
ld.shared.u64 %rd302, [%rd300+8];
st.shared.u64 [%rd300], %rd302;
st.shared.u64 [%rd300+8], %rd301;
add.s64 %rd304, %rd47, %rd294;
ld.shared.u8 %rs46, [%rd304];
ld.shared.u8 %rs47, [%rd304+1];
st.shared.u8 [%rd304], %rs47;
st.shared.u8 [%rd304+1], %rs46;

BB22_69:
bar.sync 0;
and.b32 %r296, %r28, 15;
sub.s32 %r297, %r34, %r296;
add.s32 %r298, %r297, 16;
mul.wide.u32 %rd305, %r298, 4;
add.s64 %rd307, %rd44, %rd305;
mul.wide.u32 %rd308, %r297, 4;
add.s64 %rd309, %rd44, %rd308;
ld.shared.u32 %r84, [%rd307];
ld.shared.u32 %r85, [%rd309];
setp.le.s32	%p57, %r85, %r84;
@%p57 bra BB22_71;

cvt.u64.u32	%rd310, %r297;
add.s64 %rd312, %rd47, %rd310;
ld.shared.u8 %rs48, [%rd312];
setp.ne.s16	%p58, %rs48, 0;
@%p58 bra BB22_73;

BB22_71:
cvt.u64.u32	%rd313, %r298;
add.s64 %rd315, %rd47, %rd313;
ld.shared.u8 %rs1, [%rd315];
setp.eq.s16	%p59, %rs1, 0;
@%p59 bra BB22_73;

cvt.u64.u32	%rd316, %r297;
st.shared.u32 [%rd309], %r84;
st.shared.u32 [%rd307], %r85;
mul.wide.u32 %rd323, %r297, 8;
add.s64 %rd325, %rd46, %rd323;
ld.shared.u64 %rd326, [%rd325];
mul.wide.u32 %rd327, %r298, 8;
add.s64 %rd328, %rd46, %rd327;
ld.shared.u64 %rd329, [%rd328];
st.shared.u64 [%rd325], %rd329;
st.shared.u64 [%rd328], %rd326;
add.s64 %rd331, %rd47, %rd316;
ld.shared.u8 %rs49, [%rd331];
st.shared.u8 [%rd331], %rs1;
st.shared.u8 [%rd315], %rs49;

BB22_73:
bar.sync 0;
ld.shared.u32 %r86, [%rd203];
ld.shared.u32 %r87, [%rd205];
setp.le.s32	%p60, %r87, %r86;
@%p60 bra BB22_75;

cvt.u64.u32	%rd338, %r67;
add.s64 %rd340, %rd47, %rd338;
ld.shared.u8 %rs50, [%rd340];
setp.ne.s16	%p61, %rs50, 0;
@%p61 bra BB22_77;

BB22_75:
cvt.u64.u32	%rd341, %r222;
add.s64 %rd343, %rd47, %rd341;
ld.shared.u8 %rs2, [%rd343];
setp.eq.s16	%p62, %rs2, 0;
@%p62 bra BB22_77;

cvt.u64.u32	%rd344, %r67;
st.shared.u32 [%rd205], %r86;
st.shared.u32 [%rd203], %r87;
mul.wide.u32 %rd351, %r67, 8;
add.s64 %rd353, %rd46, %rd351;
ld.shared.u64 %rd354, [%rd353];
mul.wide.u32 %rd355, %r222, 8;
add.s64 %rd356, %rd46, %rd355;
ld.shared.u64 %rd357, [%rd356];
st.shared.u64 [%rd353], %rd357;
st.shared.u64 [%rd356], %rd354;
add.s64 %rd359, %rd47, %rd344;
ld.shared.u8 %rs51, [%rd359];
st.shared.u8 [%rd359], %rs2;
st.shared.u8 [%rd343], %rs51;

BB22_77:
bar.sync 0;
ld.shared.u32 %r88, [%rd127];
ld.shared.u32 %r89, [%rd129];
setp.le.s32	%p63, %r89, %r88;
@%p63 bra BB22_79;

cvt.u64.u32	%rd366, %r53;
add.s64 %rd368, %rd47, %rd366;
ld.shared.u8 %rs52, [%rd368];
setp.ne.s16	%p64, %rs52, 0;
@%p64 bra BB22_81;

BB22_79:
cvt.u64.u32	%rd369, %r168;
add.s64 %rd371, %rd47, %rd369;
ld.shared.u8 %rs3, [%rd371];
setp.eq.s16	%p65, %rs3, 0;
@%p65 bra BB22_81;

cvt.u64.u32	%rd372, %r53;
st.shared.u32 [%rd129], %r88;
st.shared.u32 [%rd127], %r89;
mul.wide.u32 %rd379, %r53, 8;
add.s64 %rd381, %rd46, %rd379;
ld.shared.u64 %rd382, [%rd381];
mul.wide.u32 %rd383, %r168, 8;
add.s64 %rd384, %rd46, %rd383;
ld.shared.u64 %rd385, [%rd384];
st.shared.u64 [%rd381], %rd385;
st.shared.u64 [%rd384], %rd382;
add.s64 %rd387, %rd47, %rd372;
ld.shared.u8 %rs53, [%rd387];
st.shared.u8 [%rd387], %rs3;
st.shared.u8 [%rd371], %rs53;

BB22_81:
bar.sync 0;
ld.shared.u32 %r90, [%rd79];
ld.shared.u32 %r91, [%rd81];
setp.le.s32	%p66, %r91, %r90;
@%p66 bra BB22_83;

cvt.u64.u32	%rd394, %r43;
add.s64 %rd396, %rd47, %rd394;
ld.shared.u8 %rs54, [%rd396];
setp.ne.s16	%p67, %rs54, 0;
@%p67 bra BB22_85;

BB22_83:
cvt.u64.u32	%rd397, %r136;
add.s64 %rd399, %rd47, %rd397;
ld.shared.u8 %rs4, [%rd399];
setp.eq.s16	%p68, %rs4, 0;
@%p68 bra BB22_85;

cvt.u64.u32	%rd400, %r43;
st.shared.u32 [%rd81], %r90;
st.shared.u32 [%rd79], %r91;
mul.wide.u32 %rd407, %r43, 8;
add.s64 %rd409, %rd46, %rd407;
ld.shared.u64 %rd410, [%rd409];
mul.wide.u32 %rd411, %r136, 8;
add.s64 %rd412, %rd46, %rd411;
ld.shared.u64 %rd413, [%rd412];
st.shared.u64 [%rd409], %rd413;
st.shared.u64 [%rd412], %rd410;
add.s64 %rd415, %rd47, %rd400;
ld.shared.u8 %rs55, [%rd415];
st.shared.u8 [%rd415], %rs4;
st.shared.u8 [%rd399], %rs55;

BB22_85:
bar.sync 0;
ld.shared.u32 %r92, [%rd59+4];
ld.shared.u32 %r93, [%rd59];
setp.le.s32	%p69, %r93, %r92;
@%p69 bra BB22_87;

cvt.u64.u32	%rd420, %r34;
add.s64 %rd422, %rd47, %rd420;
ld.shared.u8 %rs56, [%rd422];
setp.ne.s16	%p70, %rs56, 0;
@%p70 bra BB22_89;

BB22_87:
cvt.u64.u32	%rd423, %r34;
add.s64 %rd425, %rd47, %rd423;
ld.shared.u8 %rs5, [%rd425+1];
setp.eq.s16	%p71, %rs5, 0;
@%p71 bra BB22_89;

st.shared.u32 [%rd59], %r92;
st.shared.u32 [%rd59+4], %r93;
mul.wide.u32 %rd430, %r34, 8;
add.s64 %rd432, %rd46, %rd430;
ld.shared.u64 %rd433, [%rd432];
ld.shared.u64 %rd434, [%rd432+8];
st.shared.u64 [%rd432], %rd434;
st.shared.u64 [%rd432+8], %rd433;
ld.shared.u8 %rs57, [%rd425];
st.shared.u8 [%rd425], %rs5;
st.shared.u8 [%rd425+1], %rs57;

BB22_89:
bar.sync 0;
@!%p1 bra BB22_91;
bra.uni BB22_90;

BB22_90:
ld.shared.u32 %r380, [%rd16];
ld.local.u64 %rd440, [%rd2];
cvta.to.global.u64 %rd441, %rd440;
mad.lo.s32 %r381, %r28, %r96, %r16;
mul.wide.u32 %rd442, %r381, 4;
add.s64 %rd443, %rd441, %rd442;
st.global.u32 [%rd443], %r380;
ld.shared.u64 %rd447, [%rd17];
ld.local.u64 %rd448, [%rd3];
cvta.to.global.u64 %rd449, %rd448;
mad.lo.s32 %r382, %r28, %r97, %r27;
mul.wide.u32 %rd450, %r382, 8;
add.s64 %rd451, %rd449, %rd450;
st.global.u64 [%rd451], %rd447;

BB22_91:
@%p15 bra BB22_93;

ld.shared.u32 %r386, [%rd16+64];
ld.local.u64 %rd455, [%rd2];
cvta.to.global.u64 %rd456, %rd455;
mad.lo.s32 %r388, %r29, %r96, %r16;
mul.wide.u32 %rd457, %r388, 4;
add.s64 %rd458, %rd456, %rd457;
st.global.u32 [%rd458], %r386;
ld.shared.u64 %rd462, [%rd17+128];
ld.local.u64 %rd463, [%rd3];
cvta.to.global.u64 %rd464, %rd463;
mad.lo.s32 %r389, %r29, %r97, %r27;
mul.wide.u32 %rd465, %r389, 8;
add.s64 %rd466, %rd464, %rd465;
st.global.u64 [%rd466], %rd462;

BB22_93:
ret;
}


.visible .entry _Z20bitonicSortKVInPlaceIilLin1ELin1E6LTCompIiEjLi32EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3_(
.param .align 8 .b8 _Z20bitonicSortKVInPlaceIilLin1ELin1E6LTCompIiEjLi32EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_0[216],
.param .u32 _Z20bitonicSortKVInPlaceIilLin1ELin1E6LTCompIiEjLi32EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_1,
.param .u32 _Z20bitonicSortKVInPlaceIilLin1ELin1E6LTCompIiEjLi32EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_2,
.param .u32 _Z20bitonicSortKVInPlaceIilLin1ELin1E6LTCompIiEjLi32EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_3,
.param .align 8 .b8 _Z20bitonicSortKVInPlaceIilLin1ELin1E6LTCompIiEjLi32EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_4[216],
.param .u32 _Z20bitonicSortKVInPlaceIilLin1ELin1E6LTCompIiEjLi32EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_5,
.param .align 1 .b8 _Z20bitonicSortKVInPlaceIilLin1ELin1E6LTCompIiEjLi32EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_6[1]
)
.maxntid 1024, 1, 1
{
.local .align 8 .b8 __local_depot23[432];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<73>;
.reg .b16 %rs<58>;
.reg .b32 %r<423>;
.reg .b64 %rd<472>;

	.shared .align 4 .b8 _Z20bitonicSortKVInPlaceIilLin1ELin1E6LTCompIiEjLi32EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3_$__cuda_local_var_181271_29_non_const_sharedKeys[128];

	.shared .align 8 .b8 _Z20bitonicSortKVInPlaceIilLin1ELin1E6LTCompIiEjLi32EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3_$__cuda_local_var_181272_29_non_const_sharedValues[256];

	.shared .align 1 .b8 _Z20bitonicSortKVInPlaceIilLin1ELin1E6LTCompIiEjLi32EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3_$__cuda_local_var_181273_32_non_const_sharedValid[32];

mov.u64 %rd471, __local_depot23;
cvta.local.u64 %SP, %rd471;
ld.param.u32 %r94, [_Z20bitonicSortKVInPlaceIilLin1ELin1E6LTCompIiEjLi32EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_1];
ld.param.u32 %r95, [_Z20bitonicSortKVInPlaceIilLin1ELin1E6LTCompIiEjLi32EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_2];
ld.param.u32 %r96, [_Z20bitonicSortKVInPlaceIilLin1ELin1E6LTCompIiEjLi32EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_3];
ld.param.u32 %r97, [_Z20bitonicSortKVInPlaceIilLin1ELin1E6LTCompIiEjLi32EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_5];
mov.u64 %rd4, _Z20bitonicSortKVInPlaceIilLin1ELin1E6LTCompIiEjLi32EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_0;
mov.u64 %rd1, _Z20bitonicSortKVInPlaceIilLin1ELin1E6LTCompIiEjLi32EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_4;
add.u64 %rd21, %SP, 0;
cvta.to.local.u64 %rd2, %rd21;
add.u64 %rd22, %SP, 216;
cvta.to.local.u64 %rd3, %rd22;
mov.u32 %r390, 0;
mov.pred %p4, 0;
@%p4 bra BB23_2;

BB23_1:
mul.wide.s32 %rd23, %r390, 8;
add.s64 %rd24, %rd4, %rd23;
ld.param.u64 %rd25, [%rd24];
add.s64 %rd26, %rd2, %rd23;
st.local.u64 [%rd26], %rd25;
add.s32 %r390, %r390, 1;
setp.lt.u32	%p5, %r390, 27;
@%p5 bra BB23_1;

BB23_2:
mov.u32 %r391, 0;
@%p4 bra BB23_4;

BB23_3:
mul.wide.s32 %rd27, %r391, 8;
add.s64 %rd28, %rd1, %rd27;
ld.param.u64 %rd29, [%rd28];
add.s64 %rd30, %rd3, %rd27;
st.local.u64 [%rd30], %rd29;
add.s32 %r391, %r391, 1;
setp.lt.u32	%p7, %r391, 27;
@%p7 bra BB23_3;

BB23_4:
mov.u32 %r100, %nctaid.y;
mov.u32 %r101, %ctaid.z;
mov.u32 %r102, %ctaid.y;
mad.lo.s32 %r103, %r100, %r101, %r102;
mov.u32 %r104, %nctaid.x;
mov.u32 %r105, %ctaid.x;
mad.lo.s32 %r5, %r103, %r104, %r105;
setp.ge.u32	%p8, %r5, %r94;
@%p8 bra BB23_93;

ld.local.u32 %r6, [%rd2+208];
add.s32 %r392, %r6, -1;
mov.u32 %r106, 0;
setp.lt.s32	%p9, %r392, 1;
mov.u32 %r401, %r5;
mov.u32 %r410, %r106;
@%p9 bra BB23_8;

mul.wide.s32 %rd31, %r6, 4;
add.s64 %rd467, %rd2, %rd31;
mov.u32 %r411, 0;
mov.u32 %r402, %r5;

BB23_7:
ld.local.u32 %r108, [%rd467+4];
rem.u32 %r109, %r402, %r108;
ld.local.u32 %r110, [%rd467+104];
mad.lo.s32 %r411, %r110, %r109, %r411;
div.u32 %r402, %r402, %r108;
add.s64 %rd467, %rd467, -4;
add.s32 %r392, %r392, -1;
setp.gt.s32	%p10, %r392, 0;
mov.u32 %r397, %r402;
mov.u32 %r401, %r397;
mov.u32 %r403, %r411;
mov.u32 %r410, %r403;
@%p10 bra BB23_7;

BB23_8:
mov.u32 %r15, %r410;
mov.u32 %r14, %r401;
ld.local.u32 %r112, [%rd2+108];
mad.lo.s32 %r16, %r112, %r14, %r15;
ld.local.u32 %r17, [%rd3+208];
add.s32 %r393, %r17, -1;
setp.lt.s32	%p11, %r393, 1;
mov.u32 %r399, %r5;
mov.u32 %r408, %r106;
@%p11 bra BB23_11;

mul.wide.s32 %rd32, %r17, 4;
add.s64 %rd468, %rd3, %rd32;
mov.u32 %r409, 0;
mov.u32 %r400, %r5;

BB23_10:
ld.local.u32 %r114, [%rd468+4];
rem.u32 %r115, %r400, %r114;
ld.local.u32 %r116, [%rd468+104];
mad.lo.s32 %r409, %r116, %r115, %r409;
div.u32 %r400, %r400, %r114;
add.s64 %rd468, %rd468, -4;
add.s32 %r393, %r393, -1;
setp.gt.s32	%p12, %r393, 0;
mov.u32 %r399, %r400;
mov.u32 %r408, %r409;
@%p12 bra BB23_10;

BB23_11:
ld.local.u32 %r118, [%rd3+108];
mad.lo.s32 %r27, %r118, %r399, %r408;
mov.u32 %r28, %tid.x;
add.s32 %r29, %r28, 16;
setp.lt.u32	%p1, %r28, %r95;
setp.ge.u32	%p13, %r28, %r95;
mov.u32 %r407, %r106;
@%p13 bra BB23_13;

ld.local.u64 %rd33, [%rd2];
cvta.to.global.u64 %rd34, %rd33;
mad.lo.s32 %r119, %r28, %r96, %r16;
mul.wide.u32 %rd35, %r119, 4;
add.s64 %rd36, %rd34, %rd35;
ld.global.u32 %r407, [%rd36];

BB23_13:
mov.u64 %rd469, 0;
@%p13 bra BB23_15;

ld.local.u64 %rd38, [%rd3];
cvta.to.global.u64 %rd39, %rd38;
mad.lo.s32 %r120, %r28, %r97, %r27;
mul.wide.u32 %rd40, %r120, 8;
add.s64 %rd41, %rd39, %rd40;
ld.global.u64 %rd469, [%rd41];

BB23_15:
selp.u16	%rs6, 1, 0, %p1;
cvt.s64.s32	%rd42, %r28;
mul.wide.s32 %rd43, %r28, 4;
mov.u64 %rd44, _Z20bitonicSortKVInPlaceIilLin1ELin1E6LTCompIiEjLi32EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3_$__cuda_local_var_181271_29_non_const_sharedKeys;
add.s64 %rd16, %rd44, %rd43;
st.shared.u32 [%rd16], %r407;
mul.wide.s32 %rd45, %r28, 8;
mov.u64 %rd46, _Z20bitonicSortKVInPlaceIilLin1ELin1E6LTCompIiEjLi32EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3_$__cuda_local_var_181272_29_non_const_sharedValues;
add.s64 %rd17, %rd46, %rd45;
st.shared.u64 [%rd17], %rd469;
mov.u64 %rd47, _Z20bitonicSortKVInPlaceIilLin1ELin1E6LTCompIiEjLi32EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3_$__cuda_local_var_181273_32_non_const_sharedValid;
add.s64 %rd18, %rd47, %rd42;
st.shared.u8 [%rd18], %rs6;
setp.lt.u32	%p2, %r29, %r95;
mov.u32 %r412, 0;
setp.ge.u32	%p15, %r29, %r95;
@%p15 bra BB23_17;

ld.local.u64 %rd48, [%rd2];
cvta.to.global.u64 %rd49, %rd48;
mad.lo.s32 %r122, %r29, %r96, %r16;
mul.wide.u32 %rd50, %r122, 4;
add.s64 %rd51, %rd49, %rd50;
ld.global.u32 %r412, [%rd51];

BB23_17:
mov.u64 %rd470, 0;
@%p15 bra BB23_19;

ld.local.u64 %rd53, [%rd3];
cvta.to.global.u64 %rd54, %rd53;
mad.lo.s32 %r123, %r29, %r97, %r27;
mul.wide.u32 %rd55, %r123, 8;
add.s64 %rd56, %rd54, %rd55;
ld.global.u64 %rd470, [%rd56];

BB23_19:
selp.u16	%rs7, 1, 0, %p2;
st.shared.u32 [%rd16+64], %r412;
st.shared.u64 [%rd17+128], %rd470;
st.shared.u8 [%rd18+16], %rs7;
shl.b32 %r34, %r28, 1;
bar.sync 0;
mul.wide.u32 %rd57, %r34, 4;
add.s64 %rd59, %rd44, %rd57;
ld.shared.u32 %r35, [%rd59+4];
ld.shared.u32 %r36, [%rd59];
setp.ge.s32	%p17, %r36, %r35;
@%p17 bra BB23_21;

cvt.u64.u32	%rd60, %r34;
add.s64 %rd62, %rd47, %rd60;
ld.shared.u8 %rs8, [%rd62];
mov.u32 %r413, 1;
setp.ne.s16	%p18, %rs8, 0;
@%p18 bra BB23_22;

BB23_21:
cvt.u64.u32	%rd63, %r34;
add.s64 %rd65, %rd47, %rd63;
ld.shared.u8 %rs9, [%rd65+1];
setp.eq.s16	%p19, %rs9, 0;
selp.u32	%r413, 1, 0, %p19;

BB23_22:
and.b32 %r130, %r28, 1;
setp.ne.s32	%p20, %r413, %r130;
@%p20 bra BB23_24;

mul.wide.u32 %rd66, %r34, 8;
add.s64 %rd68, %rd46, %rd66;
cvt.u64.u32	%rd69, %r34;
st.shared.u32 [%rd59], %r35;
st.shared.u32 [%rd59+4], %r36;
ld.shared.u64 %rd73, [%rd68];
ld.shared.u64 %rd74, [%rd68+8];
st.shared.u64 [%rd68], %rd74;
st.shared.u64 [%rd68+8], %rd73;
add.s64 %rd76, %rd47, %rd69;
ld.shared.u8 %rs10, [%rd76];
ld.shared.u8 %rs11, [%rd76+1];
st.shared.u8 [%rd76], %rs11;
st.shared.u8 [%rd76+1], %rs10;

BB23_24:
bar.sync 0;
sub.s32 %r43, %r34, %r130;
add.s32 %r136, %r43, 2;
mul.wide.u32 %rd77, %r136, 4;
add.s64 %rd79, %rd44, %rd77;
mul.wide.u32 %rd80, %r43, 4;
add.s64 %rd81, %rd44, %rd80;
ld.shared.u32 %r41, [%rd79];
ld.shared.u32 %r42, [%rd81];
setp.ge.s32	%p21, %r42, %r41;
@%p21 bra BB23_26;

cvt.u64.u32	%rd82, %r43;
add.s64 %rd84, %rd47, %rd82;
ld.shared.u8 %rs12, [%rd84];
mov.u32 %r414, 1;
setp.ne.s16	%p22, %rs12, 0;
@%p22 bra BB23_27;

BB23_26:
cvt.u64.u32	%rd85, %r136;
add.s64 %rd87, %rd47, %rd85;
ld.shared.u8 %rs13, [%rd87];
setp.eq.s16	%p23, %rs13, 0;
selp.u32	%r414, 1, 0, %p23;

BB23_27:
bfe.u32 %r148, %r28, 1, 1;
setp.ne.s32	%p24, %r414, %r148;
@%p24 bra BB23_29;

mul.wide.u32 %rd88, %r43, 8;
add.s64 %rd90, %rd46, %rd88;
mul.wide.u32 %rd91, %r136, 8;
add.s64 %rd92, %rd46, %rd91;
cvt.u64.u32	%rd93, %r43;
st.shared.u32 [%rd81], %r41;
cvt.u64.u32	%rd97, %r136;
st.shared.u32 [%rd79], %r42;
ld.shared.u64 %rd100, [%rd90];
ld.shared.u64 %rd101, [%rd92];
st.shared.u64 [%rd90], %rd101;
st.shared.u64 [%rd92], %rd100;
add.s64 %rd103, %rd47, %rd93;
ld.shared.u8 %rs14, [%rd103];
add.s64 %rd104, %rd47, %rd97;
ld.shared.u8 %rs15, [%rd104];
st.shared.u8 [%rd103], %rs15;
st.shared.u8 [%rd104], %rs14;

BB23_29:
bar.sync 0;
ld.shared.u32 %r46, [%rd59+4];
ld.shared.u32 %r47, [%rd59];
setp.ge.s32	%p25, %r47, %r46;
@%p25 bra BB23_31;

cvt.u64.u32	%rd108, %r34;
add.s64 %rd110, %rd47, %rd108;
ld.shared.u8 %rs16, [%rd110];
mov.u32 %r415, 1;
setp.ne.s16	%p26, %rs16, 0;
@%p26 bra BB23_32;

BB23_31:
cvt.u64.u32	%rd111, %r34;
add.s64 %rd113, %rd47, %rd111;
ld.shared.u8 %rs17, [%rd113+1];
setp.eq.s16	%p27, %rs17, 0;
selp.u32	%r415, 1, 0, %p27;

BB23_32:
bfe.u32 %r163, %r28, 1, 1;
setp.ne.s32	%p28, %r415, %r163;
@%p28 bra BB23_34;

cvt.u64.u32	%rd114, %r34;
st.shared.u32 [%rd59], %r46;
st.shared.u32 [%rd59+4], %r47;
mul.wide.u32 %rd118, %r34, 8;
add.s64 %rd120, %rd46, %rd118;
ld.shared.u64 %rd121, [%rd120];
ld.shared.u64 %rd122, [%rd120+8];
st.shared.u64 [%rd120], %rd122;
st.shared.u64 [%rd120+8], %rd121;
add.s64 %rd124, %rd47, %rd114;
ld.shared.u8 %rs18, [%rd124];
ld.shared.u8 %rs19, [%rd124+1];
st.shared.u8 [%rd124], %rs19;
st.shared.u8 [%rd124+1], %rs18;

BB23_34:
bar.sync 0;
and.b32 %r166, %r28, 3;
sub.s32 %r53, %r34, %r166;
add.s32 %r168, %r53, 4;
mul.wide.u32 %rd125, %r168, 4;
add.s64 %rd127, %rd44, %rd125;
mul.wide.u32 %rd128, %r53, 4;
add.s64 %rd129, %rd44, %rd128;
ld.shared.u32 %r51, [%rd127];
ld.shared.u32 %r52, [%rd129];
setp.ge.s32	%p29, %r52, %r51;
@%p29 bra BB23_36;

cvt.u64.u32	%rd130, %r53;
add.s64 %rd132, %rd47, %rd130;
ld.shared.u8 %rs20, [%rd132];
mov.u32 %r416, 1;
setp.ne.s16	%p30, %rs20, 0;
@%p30 bra BB23_37;

BB23_36:
cvt.u64.u32	%rd133, %r168;
add.s64 %rd135, %rd47, %rd133;
ld.shared.u8 %rs21, [%rd135];
setp.eq.s16	%p31, %rs21, 0;
selp.u32	%r416, 1, 0, %p31;

BB23_37:
bfe.u32 %r180, %r28, 2, 1;
setp.ne.s32	%p32, %r416, %r180;
@%p32 bra BB23_39;

mul.wide.u32 %rd136, %r53, 8;
add.s64 %rd138, %rd46, %rd136;
mul.wide.u32 %rd139, %r168, 8;
add.s64 %rd140, %rd46, %rd139;
cvt.u64.u32	%rd141, %r53;
st.shared.u32 [%rd129], %r51;
cvt.u64.u32	%rd145, %r168;
st.shared.u32 [%rd127], %r52;
ld.shared.u64 %rd148, [%rd138];
ld.shared.u64 %rd149, [%rd140];
st.shared.u64 [%rd138], %rd149;
st.shared.u64 [%rd140], %rd148;
add.s64 %rd151, %rd47, %rd141;
ld.shared.u8 %rs22, [%rd151];
add.s64 %rd152, %rd47, %rd145;
ld.shared.u8 %rs23, [%rd152];
st.shared.u8 [%rd151], %rs23;
st.shared.u8 [%rd152], %rs22;

BB23_39:
bar.sync 0;
ld.shared.u32 %r56, [%rd79];
ld.shared.u32 %r57, [%rd81];
setp.ge.s32	%p33, %r57, %r56;
@%p33 bra BB23_41;

cvt.u64.u32	%rd158, %r43;
add.s64 %rd160, %rd47, %rd158;
ld.shared.u8 %rs24, [%rd160];
mov.u32 %r417, 1;
setp.ne.s16	%p34, %rs24, 0;
@%p34 bra BB23_42;

BB23_41:
cvt.u64.u32	%rd161, %r136;
add.s64 %rd163, %rd47, %rd161;
ld.shared.u8 %rs25, [%rd163];
setp.eq.s16	%p35, %rs25, 0;
selp.u32	%r417, 1, 0, %p35;

BB23_42:
bfe.u32 %r203, %r28, 2, 1;
setp.ne.s32	%p36, %r417, %r203;
@%p36 bra BB23_44;

cvt.u64.u32	%rd164, %r43;
st.shared.u32 [%rd81], %r56;
cvt.u64.u32	%rd168, %r136;
st.shared.u32 [%rd79], %r57;
mul.wide.u32 %rd171, %r43, 8;
add.s64 %rd173, %rd46, %rd171;
ld.shared.u64 %rd174, [%rd173];
mul.wide.u32 %rd175, %r136, 8;
add.s64 %rd176, %rd46, %rd175;
ld.shared.u64 %rd177, [%rd176];
st.shared.u64 [%rd173], %rd177;
st.shared.u64 [%rd176], %rd174;
add.s64 %rd179, %rd47, %rd164;
ld.shared.u8 %rs26, [%rd179];
add.s64 %rd180, %rd47, %rd168;
ld.shared.u8 %rs27, [%rd180];
st.shared.u8 [%rd179], %rs27;
st.shared.u8 [%rd180], %rs26;

BB23_44:
bar.sync 0;
ld.shared.u32 %r60, [%rd59+4];
ld.shared.u32 %r61, [%rd59];
setp.ge.s32	%p37, %r61, %r60;
@%p37 bra BB23_46;

cvt.u64.u32	%rd184, %r34;
add.s64 %rd186, %rd47, %rd184;
ld.shared.u8 %rs28, [%rd186];
mov.u32 %r418, 1;
setp.ne.s16	%p38, %rs28, 0;
@%p38 bra BB23_47;

BB23_46:
cvt.u64.u32	%rd187, %r34;
add.s64 %rd189, %rd47, %rd187;
ld.shared.u8 %rs29, [%rd189+1];
setp.eq.s16	%p39, %rs29, 0;
selp.u32	%r418, 1, 0, %p39;

BB23_47:
bfe.u32 %r217, %r28, 2, 1;
setp.ne.s32	%p40, %r418, %r217;
@%p40 bra BB23_49;

cvt.u64.u32	%rd190, %r34;
st.shared.u32 [%rd59], %r60;
st.shared.u32 [%rd59+4], %r61;
mul.wide.u32 %rd194, %r34, 8;
add.s64 %rd196, %rd46, %rd194;
ld.shared.u64 %rd197, [%rd196];
ld.shared.u64 %rd198, [%rd196+8];
st.shared.u64 [%rd196], %rd198;
st.shared.u64 [%rd196+8], %rd197;
add.s64 %rd200, %rd47, %rd190;
ld.shared.u8 %rs30, [%rd200];
ld.shared.u8 %rs31, [%rd200+1];
st.shared.u8 [%rd200], %rs31;
st.shared.u8 [%rd200+1], %rs30;

BB23_49:
bar.sync 0;
and.b32 %r220, %r28, 7;
sub.s32 %r67, %r34, %r220;
add.s32 %r222, %r67, 8;
mul.wide.u32 %rd201, %r222, 4;
add.s64 %rd203, %rd44, %rd201;
mul.wide.u32 %rd204, %r67, 4;
add.s64 %rd205, %rd44, %rd204;
ld.shared.u32 %r65, [%rd203];
ld.shared.u32 %r66, [%rd205];
setp.ge.s32	%p41, %r66, %r65;
@%p41 bra BB23_51;

cvt.u64.u32	%rd206, %r67;
add.s64 %rd208, %rd47, %rd206;
ld.shared.u8 %rs32, [%rd208];
mov.u32 %r419, 1;
setp.ne.s16	%p42, %rs32, 0;
@%p42 bra BB23_52;

BB23_51:
cvt.u64.u32	%rd209, %r222;
add.s64 %rd211, %rd47, %rd209;
ld.shared.u8 %rs33, [%rd211];
setp.eq.s16	%p43, %rs33, 0;
selp.u32	%r419, 1, 0, %p43;

BB23_52:
bfe.u32 %r234, %r28, 3, 1;
setp.ne.s32	%p44, %r419, %r234;
@%p44 bra BB23_54;

mul.wide.u32 %rd212, %r67, 8;
add.s64 %rd214, %rd46, %rd212;
mul.wide.u32 %rd215, %r222, 8;
add.s64 %rd216, %rd46, %rd215;
cvt.u64.u32	%rd217, %r67;
st.shared.u32 [%rd205], %r65;
cvt.u64.u32	%rd221, %r222;
st.shared.u32 [%rd203], %r66;
ld.shared.u64 %rd224, [%rd214];
ld.shared.u64 %rd225, [%rd216];
st.shared.u64 [%rd214], %rd225;
st.shared.u64 [%rd216], %rd224;
add.s64 %rd227, %rd47, %rd217;
ld.shared.u8 %rs34, [%rd227];
add.s64 %rd228, %rd47, %rd221;
ld.shared.u8 %rs35, [%rd228];
st.shared.u8 [%rd227], %rs35;
st.shared.u8 [%rd228], %rs34;

BB23_54:
bar.sync 0;
ld.shared.u32 %r70, [%rd127];
ld.shared.u32 %r71, [%rd129];
setp.ge.s32	%p45, %r71, %r70;
@%p45 bra BB23_56;

cvt.u64.u32	%rd234, %r53;
add.s64 %rd236, %rd47, %rd234;
ld.shared.u8 %rs36, [%rd236];
mov.u32 %r420, 1;
setp.ne.s16	%p46, %rs36, 0;
@%p46 bra BB23_57;

BB23_56:
cvt.u64.u32	%rd237, %r168;
add.s64 %rd239, %rd47, %rd237;
ld.shared.u8 %rs37, [%rd239];
setp.eq.s16	%p47, %rs37, 0;
selp.u32	%r420, 1, 0, %p47;

BB23_57:
bfe.u32 %r257, %r28, 3, 1;
setp.ne.s32	%p48, %r420, %r257;
@%p48 bra BB23_59;

cvt.u64.u32	%rd240, %r53;
st.shared.u32 [%rd129], %r70;
cvt.u64.u32	%rd244, %r168;
st.shared.u32 [%rd127], %r71;
mul.wide.u32 %rd247, %r53, 8;
add.s64 %rd249, %rd46, %rd247;
ld.shared.u64 %rd250, [%rd249];
mul.wide.u32 %rd251, %r168, 8;
add.s64 %rd252, %rd46, %rd251;
ld.shared.u64 %rd253, [%rd252];
st.shared.u64 [%rd249], %rd253;
st.shared.u64 [%rd252], %rd250;
add.s64 %rd255, %rd47, %rd240;
ld.shared.u8 %rs38, [%rd255];
add.s64 %rd256, %rd47, %rd244;
ld.shared.u8 %rs39, [%rd256];
st.shared.u8 [%rd255], %rs39;
st.shared.u8 [%rd256], %rs38;

BB23_59:
bar.sync 0;
ld.shared.u32 %r74, [%rd79];
ld.shared.u32 %r75, [%rd81];
setp.ge.s32	%p49, %r75, %r74;
@%p49 bra BB23_61;

cvt.u64.u32	%rd262, %r43;
add.s64 %rd264, %rd47, %rd262;
ld.shared.u8 %rs40, [%rd264];
mov.u32 %r421, 1;
setp.ne.s16	%p50, %rs40, 0;
@%p50 bra BB23_62;

BB23_61:
cvt.u64.u32	%rd265, %r136;
add.s64 %rd267, %rd47, %rd265;
ld.shared.u8 %rs41, [%rd267];
setp.eq.s16	%p51, %rs41, 0;
selp.u32	%r421, 1, 0, %p51;

BB23_62:
bfe.u32 %r279, %r28, 3, 1;
setp.ne.s32	%p52, %r421, %r279;
@%p52 bra BB23_64;

cvt.u64.u32	%rd268, %r43;
st.shared.u32 [%rd81], %r74;
cvt.u64.u32	%rd272, %r136;
st.shared.u32 [%rd79], %r75;
mul.wide.u32 %rd275, %r43, 8;
add.s64 %rd277, %rd46, %rd275;
ld.shared.u64 %rd278, [%rd277];
mul.wide.u32 %rd279, %r136, 8;
add.s64 %rd280, %rd46, %rd279;
ld.shared.u64 %rd281, [%rd280];
st.shared.u64 [%rd277], %rd281;
st.shared.u64 [%rd280], %rd278;
add.s64 %rd283, %rd47, %rd268;
ld.shared.u8 %rs42, [%rd283];
add.s64 %rd284, %rd47, %rd272;
ld.shared.u8 %rs43, [%rd284];
st.shared.u8 [%rd283], %rs43;
st.shared.u8 [%rd284], %rs42;

BB23_64:
bar.sync 0;
ld.shared.u32 %r78, [%rd59+4];
ld.shared.u32 %r79, [%rd59];
setp.ge.s32	%p53, %r79, %r78;
@%p53 bra BB23_66;

cvt.u64.u32	%rd288, %r34;
add.s64 %rd290, %rd47, %rd288;
ld.shared.u8 %rs44, [%rd290];
mov.u32 %r422, 1;
setp.ne.s16	%p54, %rs44, 0;
@%p54 bra BB23_67;

BB23_66:
cvt.u64.u32	%rd291, %r34;
add.s64 %rd293, %rd47, %rd291;
ld.shared.u8 %rs45, [%rd293+1];
setp.eq.s16	%p55, %rs45, 0;
selp.u32	%r422, 1, 0, %p55;

BB23_67:
bfe.u32 %r293, %r28, 3, 1;
setp.ne.s32	%p56, %r422, %r293;
@%p56 bra BB23_69;

cvt.u64.u32	%rd294, %r34;
st.shared.u32 [%rd59], %r78;
st.shared.u32 [%rd59+4], %r79;
mul.wide.u32 %rd298, %r34, 8;
add.s64 %rd300, %rd46, %rd298;
ld.shared.u64 %rd301, [%rd300];
ld.shared.u64 %rd302, [%rd300+8];
st.shared.u64 [%rd300], %rd302;
st.shared.u64 [%rd300+8], %rd301;
add.s64 %rd304, %rd47, %rd294;
ld.shared.u8 %rs46, [%rd304];
ld.shared.u8 %rs47, [%rd304+1];
st.shared.u8 [%rd304], %rs47;
st.shared.u8 [%rd304+1], %rs46;

BB23_69:
bar.sync 0;
and.b32 %r296, %r28, 15;
sub.s32 %r297, %r34, %r296;
add.s32 %r298, %r297, 16;
mul.wide.u32 %rd305, %r298, 4;
add.s64 %rd307, %rd44, %rd305;
mul.wide.u32 %rd308, %r297, 4;
add.s64 %rd309, %rd44, %rd308;
ld.shared.u32 %r84, [%rd307];
ld.shared.u32 %r85, [%rd309];
setp.ge.s32	%p57, %r85, %r84;
@%p57 bra BB23_71;

cvt.u64.u32	%rd310, %r297;
add.s64 %rd312, %rd47, %rd310;
ld.shared.u8 %rs48, [%rd312];
setp.ne.s16	%p58, %rs48, 0;
@%p58 bra BB23_73;

BB23_71:
cvt.u64.u32	%rd313, %r298;
add.s64 %rd315, %rd47, %rd313;
ld.shared.u8 %rs1, [%rd315];
setp.eq.s16	%p59, %rs1, 0;
@%p59 bra BB23_73;

cvt.u64.u32	%rd316, %r297;
st.shared.u32 [%rd309], %r84;
st.shared.u32 [%rd307], %r85;
mul.wide.u32 %rd323, %r297, 8;
add.s64 %rd325, %rd46, %rd323;
ld.shared.u64 %rd326, [%rd325];
mul.wide.u32 %rd327, %r298, 8;
add.s64 %rd328, %rd46, %rd327;
ld.shared.u64 %rd329, [%rd328];
st.shared.u64 [%rd325], %rd329;
st.shared.u64 [%rd328], %rd326;
add.s64 %rd331, %rd47, %rd316;
ld.shared.u8 %rs49, [%rd331];
st.shared.u8 [%rd331], %rs1;
st.shared.u8 [%rd315], %rs49;

BB23_73:
bar.sync 0;
ld.shared.u32 %r86, [%rd203];
ld.shared.u32 %r87, [%rd205];
setp.ge.s32	%p60, %r87, %r86;
@%p60 bra BB23_75;

cvt.u64.u32	%rd338, %r67;
add.s64 %rd340, %rd47, %rd338;
ld.shared.u8 %rs50, [%rd340];
setp.ne.s16	%p61, %rs50, 0;
@%p61 bra BB23_77;

BB23_75:
cvt.u64.u32	%rd341, %r222;
add.s64 %rd343, %rd47, %rd341;
ld.shared.u8 %rs2, [%rd343];
setp.eq.s16	%p62, %rs2, 0;
@%p62 bra BB23_77;

cvt.u64.u32	%rd344, %r67;
st.shared.u32 [%rd205], %r86;
st.shared.u32 [%rd203], %r87;
mul.wide.u32 %rd351, %r67, 8;
add.s64 %rd353, %rd46, %rd351;
ld.shared.u64 %rd354, [%rd353];
mul.wide.u32 %rd355, %r222, 8;
add.s64 %rd356, %rd46, %rd355;
ld.shared.u64 %rd357, [%rd356];
st.shared.u64 [%rd353], %rd357;
st.shared.u64 [%rd356], %rd354;
add.s64 %rd359, %rd47, %rd344;
ld.shared.u8 %rs51, [%rd359];
st.shared.u8 [%rd359], %rs2;
st.shared.u8 [%rd343], %rs51;

BB23_77:
bar.sync 0;
ld.shared.u32 %r88, [%rd127];
ld.shared.u32 %r89, [%rd129];
setp.ge.s32	%p63, %r89, %r88;
@%p63 bra BB23_79;

cvt.u64.u32	%rd366, %r53;
add.s64 %rd368, %rd47, %rd366;
ld.shared.u8 %rs52, [%rd368];
setp.ne.s16	%p64, %rs52, 0;
@%p64 bra BB23_81;

BB23_79:
cvt.u64.u32	%rd369, %r168;
add.s64 %rd371, %rd47, %rd369;
ld.shared.u8 %rs3, [%rd371];
setp.eq.s16	%p65, %rs3, 0;
@%p65 bra BB23_81;

cvt.u64.u32	%rd372, %r53;
st.shared.u32 [%rd129], %r88;
st.shared.u32 [%rd127], %r89;
mul.wide.u32 %rd379, %r53, 8;
add.s64 %rd381, %rd46, %rd379;
ld.shared.u64 %rd382, [%rd381];
mul.wide.u32 %rd383, %r168, 8;
add.s64 %rd384, %rd46, %rd383;
ld.shared.u64 %rd385, [%rd384];
st.shared.u64 [%rd381], %rd385;
st.shared.u64 [%rd384], %rd382;
add.s64 %rd387, %rd47, %rd372;
ld.shared.u8 %rs53, [%rd387];
st.shared.u8 [%rd387], %rs3;
st.shared.u8 [%rd371], %rs53;

BB23_81:
bar.sync 0;
ld.shared.u32 %r90, [%rd79];
ld.shared.u32 %r91, [%rd81];
setp.ge.s32	%p66, %r91, %r90;
@%p66 bra BB23_83;

cvt.u64.u32	%rd394, %r43;
add.s64 %rd396, %rd47, %rd394;
ld.shared.u8 %rs54, [%rd396];
setp.ne.s16	%p67, %rs54, 0;
@%p67 bra BB23_85;

BB23_83:
cvt.u64.u32	%rd397, %r136;
add.s64 %rd399, %rd47, %rd397;
ld.shared.u8 %rs4, [%rd399];
setp.eq.s16	%p68, %rs4, 0;
@%p68 bra BB23_85;

cvt.u64.u32	%rd400, %r43;
st.shared.u32 [%rd81], %r90;
st.shared.u32 [%rd79], %r91;
mul.wide.u32 %rd407, %r43, 8;
add.s64 %rd409, %rd46, %rd407;
ld.shared.u64 %rd410, [%rd409];
mul.wide.u32 %rd411, %r136, 8;
add.s64 %rd412, %rd46, %rd411;
ld.shared.u64 %rd413, [%rd412];
st.shared.u64 [%rd409], %rd413;
st.shared.u64 [%rd412], %rd410;
add.s64 %rd415, %rd47, %rd400;
ld.shared.u8 %rs55, [%rd415];
st.shared.u8 [%rd415], %rs4;
st.shared.u8 [%rd399], %rs55;

BB23_85:
bar.sync 0;
ld.shared.u32 %r92, [%rd59+4];
ld.shared.u32 %r93, [%rd59];
setp.ge.s32	%p69, %r93, %r92;
@%p69 bra BB23_87;

cvt.u64.u32	%rd420, %r34;
add.s64 %rd422, %rd47, %rd420;
ld.shared.u8 %rs56, [%rd422];
setp.ne.s16	%p70, %rs56, 0;
@%p70 bra BB23_89;

BB23_87:
cvt.u64.u32	%rd423, %r34;
add.s64 %rd425, %rd47, %rd423;
ld.shared.u8 %rs5, [%rd425+1];
setp.eq.s16	%p71, %rs5, 0;
@%p71 bra BB23_89;

st.shared.u32 [%rd59], %r92;
st.shared.u32 [%rd59+4], %r93;
mul.wide.u32 %rd430, %r34, 8;
add.s64 %rd432, %rd46, %rd430;
ld.shared.u64 %rd433, [%rd432];
ld.shared.u64 %rd434, [%rd432+8];
st.shared.u64 [%rd432], %rd434;
st.shared.u64 [%rd432+8], %rd433;
ld.shared.u8 %rs57, [%rd425];
st.shared.u8 [%rd425], %rs5;
st.shared.u8 [%rd425+1], %rs57;

BB23_89:
bar.sync 0;
@!%p1 bra BB23_91;
bra.uni BB23_90;

BB23_90:
ld.shared.u32 %r380, [%rd16];
ld.local.u64 %rd440, [%rd2];
cvta.to.global.u64 %rd441, %rd440;
mad.lo.s32 %r381, %r28, %r96, %r16;
mul.wide.u32 %rd442, %r381, 4;
add.s64 %rd443, %rd441, %rd442;
st.global.u32 [%rd443], %r380;
ld.shared.u64 %rd447, [%rd17];
ld.local.u64 %rd448, [%rd3];
cvta.to.global.u64 %rd449, %rd448;
mad.lo.s32 %r382, %r28, %r97, %r27;
mul.wide.u32 %rd450, %r382, 8;
add.s64 %rd451, %rd449, %rd450;
st.global.u64 [%rd451], %rd447;

BB23_91:
@%p15 bra BB23_93;

ld.shared.u32 %r386, [%rd16+64];
ld.local.u64 %rd455, [%rd2];
cvta.to.global.u64 %rd456, %rd455;
mad.lo.s32 %r388, %r29, %r96, %r16;
mul.wide.u32 %rd457, %r388, 4;
add.s64 %rd458, %rd456, %rd457;
st.global.u32 [%rd458], %r386;
ld.shared.u64 %rd462, [%rd17+128];
ld.local.u64 %rd463, [%rd3];
cvta.to.global.u64 %rd464, %rd463;
mad.lo.s32 %r389, %r29, %r97, %r27;
mul.wide.u32 %rd465, %r389, 8;
add.s64 %rd466, %rd464, %rd465;
st.global.u64 [%rd466], %rd462;

BB23_93:
ret;
}


.visible .entry _Z20bitonicSortKVInPlaceIilLin1ELin1E6GTCompIiEmLi2048EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3_(
.param .align 8 .b8 _Z20bitonicSortKVInPlaceIilLin1ELin1E6GTCompIiEmLi2048EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_0[416],
.param .u64 _Z20bitonicSortKVInPlaceIilLin1ELin1E6GTCompIiEmLi2048EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_1,
.param .u64 _Z20bitonicSortKVInPlaceIilLin1ELin1E6GTCompIiEmLi2048EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_2,
.param .u64 _Z20bitonicSortKVInPlaceIilLin1ELin1E6GTCompIiEmLi2048EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_3,
.param .align 8 .b8 _Z20bitonicSortKVInPlaceIilLin1ELin1E6GTCompIiEmLi2048EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_4[416],
.param .u64 _Z20bitonicSortKVInPlaceIilLin1ELin1E6GTCompIiEmLi2048EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_5,
.param .align 1 .b8 _Z20bitonicSortKVInPlaceIilLin1ELin1E6GTCompIiEmLi2048EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_6[1]
)
.maxntid 1024, 1, 1
{
.local .align 8 .b8 __local_depot24[832];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<244>;
.reg .b16 %rs<224>;
.reg .b32 %r<1466>;
.reg .b64 %rd<1703>;

	.shared .align 4 .b8 _Z20bitonicSortKVInPlaceIilLin1ELin1E6GTCompIiEmLi2048EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3_$__cuda_local_var_181271_29_non_const_sharedKeys[8192];

	.shared .align 8 .b8 _Z20bitonicSortKVInPlaceIilLin1ELin1E6GTCompIiEmLi2048EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3_$__cuda_local_var_181272_29_non_const_sharedValues[16384];

	.shared .align 1 .b8 _Z20bitonicSortKVInPlaceIilLin1ELin1E6GTCompIiEmLi2048EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3_$__cuda_local_var_181273_32_non_const_sharedValid[2048];

mov.u64 %rd1702, __local_depot24;
cvta.local.u64 %SP, %rd1702;
ld.param.u64 %rd76, [_Z20bitonicSortKVInPlaceIilLin1ELin1E6GTCompIiEmLi2048EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_1];
ld.param.u64 %rd77, [_Z20bitonicSortKVInPlaceIilLin1ELin1E6GTCompIiEmLi2048EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_2];
ld.param.u64 %rd78, [_Z20bitonicSortKVInPlaceIilLin1ELin1E6GTCompIiEmLi2048EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_3];
ld.param.u64 %rd79, [_Z20bitonicSortKVInPlaceIilLin1ELin1E6GTCompIiEmLi2048EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_5];
mov.u64 %rd4, _Z20bitonicSortKVInPlaceIilLin1ELin1E6GTCompIiEmLi2048EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_0;
mov.u64 %rd1, _Z20bitonicSortKVInPlaceIilLin1ELin1E6GTCompIiEmLi2048EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_4;
add.u64 %rd80, %SP, 0;
cvta.to.local.u64 %rd2, %rd80;
add.u64 %rd81, %SP, 416;
cvta.to.local.u64 %rd3, %rd81;
mov.u32 %r1412, 0;
mov.pred %p4, 0;
@%p4 bra BB24_2;

BB24_1:
mul.wide.s32 %rd82, %r1412, 8;
add.s64 %rd83, %rd4, %rd82;
ld.param.u64 %rd84, [%rd83];
add.s64 %rd85, %rd2, %rd82;
st.local.u64 [%rd85], %rd84;
add.s32 %r1412, %r1412, 1;
setp.lt.u32	%p5, %r1412, 52;
@%p5 bra BB24_1;

BB24_2:
mov.u32 %r1413, 0;
@%p4 bra BB24_4;

BB24_3:
mul.wide.s32 %rd86, %r1413, 8;
add.s64 %rd87, %rd1, %rd86;
ld.param.u64 %rd88, [%rd87];
add.s64 %rd89, %rd3, %rd86;
st.local.u64 [%rd89], %rd88;
add.s32 %r1413, %r1413, 1;
setp.lt.u32	%p7, %r1413, 52;
@%p7 bra BB24_3;

BB24_4:
mov.u32 %r252, %nctaid.y;
mov.u32 %r253, %ctaid.z;
mov.u32 %r254, %ctaid.y;
mad.lo.s32 %r255, %r252, %r253, %r254;
mov.u32 %r256, %nctaid.x;
mov.u32 %r257, %ctaid.x;
mad.lo.s32 %r258, %r255, %r256, %r257;
cvt.u64.u32	%rd8, %r258;
setp.ge.u64	%p8, %rd8, %rd76;
@%p8 bra BB24_310;

ld.local.u32 %r5, [%rd2+408];
add.s32 %r1414, %r5, -1;
mov.u64 %rd90, 0;
setp.lt.s32	%p9, %r1414, 1;
mov.u64 %rd1690, %rd8;
mov.u64 %rd1698, %rd90;
@%p9 bra BB24_11;

mul.wide.s32 %rd92, %r5, 8;
add.s64 %rd1676, %rd2, %rd92;
mov.u64 %rd1699, 0;
mov.u64 %rd1691, %rd8;

BB24_7:
ld.local.u64 %rd14, [%rd1676];
or.b64 %rd93, %rd1691, %rd14;
and.b64 %rd94, %rd93, -4294967296;
setp.eq.s64	%p10, %rd94, 0;
@%p10 bra BB24_9;
bra.uni BB24_8;

BB24_9:
cvt.u32.u64	%r259, %rd14;
cvt.u32.u64	%r260, %rd1691;
div.u32 %r261, %r260, %r259;
rem.u32 %r262, %r260, %r259;
cvt.u64.u32	%rd1692, %r261;
cvt.u64.u32	%rd1677, %r262;
bra.uni BB24_10;

BB24_8:
div.u64 %rd1692, %rd1691, %rd14;
rem.u64 %rd1677, %rd1691, %rd14;

BB24_10:
mov.u64 %rd1691, %rd1692;
ld.local.u64 %rd95, [%rd1676+200];
mul.lo.s64 %rd96, %rd95, %rd1677;
add.s64 %rd1699, %rd96, %rd1699;
add.s64 %rd1676, %rd1676, -8;
add.s32 %r1414, %r1414, -1;
setp.gt.s32	%p11, %r1414, 0;
mov.u64 %rd1684, %rd1691;
mov.u64 %rd1690, %rd1684;
mov.u64 %rd1693, %rd1699;
mov.u64 %rd1698, %rd1693;
@%p11 bra BB24_7;

BB24_11:
mov.u64 %rd24, %rd1698;
mov.u64 %rd23, %rd1690;
ld.local.u64 %rd98, [%rd2+208];
mul.lo.s64 %rd99, %rd98, %rd23;
add.s64 %rd25, %rd99, %rd24;
ld.local.u32 %r9, [%rd3+408];
add.s32 %r1415, %r9, -1;
setp.lt.s32	%p12, %r1415, 1;
mov.u64 %rd1687, %rd8;
mov.u64 %rd1696, %rd90;
@%p12 bra BB24_17;

mul.wide.s32 %rd101, %r9, 8;
add.s64 %rd1678, %rd3, %rd101;
mov.u64 %rd1697, 0;
mov.u64 %rd1688, %rd8;

BB24_13:
ld.local.u64 %rd31, [%rd1678];
or.b64 %rd102, %rd1688, %rd31;
and.b64 %rd103, %rd102, -4294967296;
setp.eq.s64	%p13, %rd103, 0;
@%p13 bra BB24_15;
bra.uni BB24_14;

BB24_15:
cvt.u32.u64	%r263, %rd31;
cvt.u32.u64	%r264, %rd1688;
div.u32 %r265, %r264, %r263;
rem.u32 %r266, %r264, %r263;
cvt.u64.u32	%rd1689, %r265;
cvt.u64.u32	%rd1679, %r266;
bra.uni BB24_16;

BB24_14:
div.u64 %rd1689, %rd1688, %rd31;
rem.u64 %rd1679, %rd1688, %rd31;

BB24_16:
mov.u64 %rd1688, %rd1689;
ld.local.u64 %rd104, [%rd1678+200];
mul.lo.s64 %rd105, %rd104, %rd1679;
add.s64 %rd1697, %rd105, %rd1697;
add.s64 %rd1678, %rd1678, -8;
add.s32 %r1415, %r1415, -1;
setp.gt.s32	%p14, %r1415, 0;
mov.u64 %rd1687, %rd1688;
mov.u64 %rd1696, %rd1697;
@%p14 bra BB24_13;

BB24_17:
ld.local.u64 %rd106, [%rd3+208];
mul.lo.s64 %rd107, %rd106, %rd1687;
add.s64 %rd42, %rd107, %rd1696;
mov.u32 %r13, %tid.x;
cvt.s64.s32	%rd43, %r13;
setp.lt.u64	%p1, %rd43, %rd77;
mov.u32 %r1416, 0;
setp.ge.u64	%p15, %rd43, %rd77;
@%p15 bra BB24_19;

ld.local.u64 %rd108, [%rd2];
cvta.to.global.u64 %rd109, %rd108;
mul.lo.s64 %rd110, %rd43, %rd78;
add.s64 %rd111, %rd110, %rd25;
shl.b64 %rd112, %rd111, 2;
add.s64 %rd113, %rd109, %rd112;
ld.global.u32 %r1416, [%rd113];

BB24_19:
mov.u64 %rd1700, 0;
@%p15 bra BB24_21;

ld.local.u64 %rd115, [%rd3];
cvta.to.global.u64 %rd116, %rd115;
mul.lo.s64 %rd117, %rd43, %rd79;
add.s64 %rd118, %rd117, %rd42;
shl.b64 %rd119, %rd118, 3;
add.s64 %rd120, %rd116, %rd119;
ld.global.u64 %rd1700, [%rd120];

BB24_21:
add.s32 %r269, %r13, 1024;
selp.u16	%rs12, 1, 0, %p1;
shl.b64 %rd121, %rd43, 2;
mov.u64 %rd122, _Z20bitonicSortKVInPlaceIilLin1ELin1E6GTCompIiEmLi2048EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3_$__cuda_local_var_181271_29_non_const_sharedKeys;
add.s64 %rd46, %rd122, %rd121;
st.shared.u32 [%rd46], %r1416;
shl.b64 %rd123, %rd43, 3;
mov.u64 %rd124, _Z20bitonicSortKVInPlaceIilLin1ELin1E6GTCompIiEmLi2048EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3_$__cuda_local_var_181272_29_non_const_sharedValues;
add.s64 %rd47, %rd124, %rd123;
st.shared.u64 [%rd47], %rd1700;
mov.u64 %rd125, _Z20bitonicSortKVInPlaceIilLin1ELin1E6GTCompIiEmLi2048EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3_$__cuda_local_var_181273_32_non_const_sharedValid;
add.s64 %rd48, %rd125, %rd43;
st.shared.u8 [%rd48], %rs12;
cvt.s64.s32	%rd49, %r269;
setp.lt.u64	%p2, %rd49, %rd77;
mov.u32 %r1417, 0;
setp.ge.u64	%p17, %rd49, %rd77;
@%p17 bra BB24_23;

ld.local.u64 %rd126, [%rd2];
cvta.to.global.u64 %rd127, %rd126;
mul.lo.s64 %rd128, %rd49, %rd78;
add.s64 %rd129, %rd128, %rd25;
shl.b64 %rd130, %rd129, 2;
add.s64 %rd131, %rd127, %rd130;
ld.global.u32 %r1417, [%rd131];

BB24_23:
mov.u64 %rd1701, 0;
@%p17 bra BB24_25;

ld.local.u64 %rd133, [%rd3];
cvta.to.global.u64 %rd134, %rd133;
mul.lo.s64 %rd135, %rd49, %rd79;
add.s64 %rd136, %rd135, %rd42;
shl.b64 %rd137, %rd136, 3;
add.s64 %rd138, %rd134, %rd137;
ld.global.u64 %rd1701, [%rd138];

BB24_25:
selp.u16	%rs13, 1, 0, %p2;
st.shared.u32 [%rd46+4096], %r1417;
st.shared.u64 [%rd47+8192], %rd1701;
st.shared.u8 [%rd48+1024], %rs13;
bar.sync 0;
shl.b32 %r270, %r13, 1;
mul.wide.u32 %rd139, %r270, 4;
add.s64 %rd141, %rd122, %rd139;
ld.shared.u32 %r18, [%rd141+4];
ld.shared.u32 %r19, [%rd141];
setp.le.s32	%p19, %r19, %r18;
@%p19 bra BB24_27;

cvt.u64.u32	%rd142, %r270;
add.s64 %rd144, %rd125, %rd142;
ld.shared.u8 %rs14, [%rd144];
mov.u32 %r1418, 1;
setp.ne.s16	%p20, %rs14, 0;
@%p20 bra BB24_28;

BB24_27:
cvt.u64.u32	%rd145, %r270;
add.s64 %rd147, %rd125, %rd145;
ld.shared.u8 %rs15, [%rd147+1];
setp.eq.s16	%p21, %rs15, 0;
selp.u32	%r1418, 1, 0, %p21;

BB24_28:
and.b32 %r276, %r13, 1;
setp.ne.s32	%p22, %r1418, %r276;
@%p22 bra BB24_30;

mul.wide.u32 %rd148, %r270, 8;
add.s64 %rd150, %rd124, %rd148;
cvt.u64.u32	%rd151, %r270;
st.shared.u32 [%rd141], %r18;
st.shared.u32 [%rd141+4], %r19;
ld.shared.u64 %rd155, [%rd150];
ld.shared.u64 %rd156, [%rd150+8];
st.shared.u64 [%rd150], %rd156;
st.shared.u64 [%rd150+8], %rd155;
add.s64 %rd158, %rd125, %rd151;
ld.shared.u8 %rs16, [%rd158];
ld.shared.u8 %rs17, [%rd158+1];
st.shared.u8 [%rd158], %rs17;
st.shared.u8 [%rd158+1], %rs16;

BB24_30:
bar.sync 0;
sub.s32 %r26, %r270, %r276;
add.s32 %r282, %r26, 2;
mul.wide.u32 %rd159, %r282, 4;
add.s64 %rd161, %rd122, %rd159;
mul.wide.u32 %rd162, %r26, 4;
add.s64 %rd163, %rd122, %rd162;
ld.shared.u32 %r24, [%rd161];
ld.shared.u32 %r25, [%rd163];
setp.le.s32	%p23, %r25, %r24;
@%p23 bra BB24_32;

cvt.u64.u32	%rd164, %r26;
add.s64 %rd166, %rd125, %rd164;
ld.shared.u8 %rs18, [%rd166];
mov.u32 %r1419, 1;
setp.ne.s16	%p24, %rs18, 0;
@%p24 bra BB24_33;

BB24_32:
cvt.u64.u32	%rd167, %r282;
add.s64 %rd169, %rd125, %rd167;
ld.shared.u8 %rs19, [%rd169];
setp.eq.s16	%p25, %rs19, 0;
selp.u32	%r1419, 1, 0, %p25;

BB24_33:
bfe.u32 %r294, %r13, 1, 1;
setp.ne.s32	%p26, %r1419, %r294;
@%p26 bra BB24_35;

mul.wide.u32 %rd170, %r26, 8;
add.s64 %rd172, %rd124, %rd170;
mul.wide.u32 %rd173, %r282, 8;
add.s64 %rd174, %rd124, %rd173;
cvt.u64.u32	%rd175, %r26;
st.shared.u32 [%rd163], %r24;
cvt.u64.u32	%rd179, %r282;
st.shared.u32 [%rd161], %r25;
ld.shared.u64 %rd182, [%rd172];
ld.shared.u64 %rd183, [%rd174];
st.shared.u64 [%rd172], %rd183;
st.shared.u64 [%rd174], %rd182;
add.s64 %rd185, %rd125, %rd175;
ld.shared.u8 %rs20, [%rd185];
add.s64 %rd186, %rd125, %rd179;
ld.shared.u8 %rs21, [%rd186];
st.shared.u8 [%rd185], %rs21;
st.shared.u8 [%rd186], %rs20;

BB24_35:
bar.sync 0;
ld.shared.u32 %r29, [%rd141+4];
ld.shared.u32 %r30, [%rd141];
setp.le.s32	%p27, %r30, %r29;
@%p27 bra BB24_37;

cvt.u64.u32	%rd190, %r270;
add.s64 %rd192, %rd125, %rd190;
ld.shared.u8 %rs22, [%rd192];
mov.u32 %r1420, 1;
setp.ne.s16	%p28, %rs22, 0;
@%p28 bra BB24_38;

BB24_37:
cvt.u64.u32	%rd193, %r270;
add.s64 %rd195, %rd125, %rd193;
ld.shared.u8 %rs23, [%rd195+1];
setp.eq.s16	%p29, %rs23, 0;
selp.u32	%r1420, 1, 0, %p29;

BB24_38:
bfe.u32 %r309, %r13, 1, 1;
setp.ne.s32	%p30, %r1420, %r309;
@%p30 bra BB24_40;

cvt.u64.u32	%rd196, %r270;
st.shared.u32 [%rd141], %r29;
st.shared.u32 [%rd141+4], %r30;
mul.wide.u32 %rd200, %r270, 8;
add.s64 %rd202, %rd124, %rd200;
ld.shared.u64 %rd203, [%rd202];
ld.shared.u64 %rd204, [%rd202+8];
st.shared.u64 [%rd202], %rd204;
st.shared.u64 [%rd202+8], %rd203;
add.s64 %rd206, %rd125, %rd196;
ld.shared.u8 %rs24, [%rd206];
ld.shared.u8 %rs25, [%rd206+1];
st.shared.u8 [%rd206], %rs25;
st.shared.u8 [%rd206+1], %rs24;

BB24_40:
bar.sync 0;
and.b32 %r312, %r13, 3;
sub.s32 %r36, %r270, %r312;
add.s32 %r314, %r36, 4;
mul.wide.u32 %rd207, %r314, 4;
add.s64 %rd209, %rd122, %rd207;
mul.wide.u32 %rd210, %r36, 4;
add.s64 %rd211, %rd122, %rd210;
ld.shared.u32 %r34, [%rd209];
ld.shared.u32 %r35, [%rd211];
setp.le.s32	%p31, %r35, %r34;
@%p31 bra BB24_42;

cvt.u64.u32	%rd212, %r36;
add.s64 %rd214, %rd125, %rd212;
ld.shared.u8 %rs26, [%rd214];
mov.u32 %r1421, 1;
setp.ne.s16	%p32, %rs26, 0;
@%p32 bra BB24_43;

BB24_42:
cvt.u64.u32	%rd215, %r314;
add.s64 %rd217, %rd125, %rd215;
ld.shared.u8 %rs27, [%rd217];
setp.eq.s16	%p33, %rs27, 0;
selp.u32	%r1421, 1, 0, %p33;

BB24_43:
bfe.u32 %r326, %r13, 2, 1;
setp.ne.s32	%p34, %r1421, %r326;
@%p34 bra BB24_45;

mul.wide.u32 %rd218, %r36, 8;
add.s64 %rd220, %rd124, %rd218;
mul.wide.u32 %rd221, %r314, 8;
add.s64 %rd222, %rd124, %rd221;
cvt.u64.u32	%rd223, %r36;
st.shared.u32 [%rd211], %r34;
cvt.u64.u32	%rd227, %r314;
st.shared.u32 [%rd209], %r35;
ld.shared.u64 %rd230, [%rd220];
ld.shared.u64 %rd231, [%rd222];
st.shared.u64 [%rd220], %rd231;
st.shared.u64 [%rd222], %rd230;
add.s64 %rd233, %rd125, %rd223;
ld.shared.u8 %rs28, [%rd233];
add.s64 %rd234, %rd125, %rd227;
ld.shared.u8 %rs29, [%rd234];
st.shared.u8 [%rd233], %rs29;
st.shared.u8 [%rd234], %rs28;

BB24_45:
bar.sync 0;
ld.shared.u32 %r39, [%rd161];
ld.shared.u32 %r40, [%rd163];
setp.le.s32	%p35, %r40, %r39;
@%p35 bra BB24_47;

cvt.u64.u32	%rd240, %r26;
add.s64 %rd242, %rd125, %rd240;
ld.shared.u8 %rs30, [%rd242];
mov.u32 %r1422, 1;
setp.ne.s16	%p36, %rs30, 0;
@%p36 bra BB24_48;

BB24_47:
cvt.u64.u32	%rd243, %r282;
add.s64 %rd245, %rd125, %rd243;
ld.shared.u8 %rs31, [%rd245];
setp.eq.s16	%p37, %rs31, 0;
selp.u32	%r1422, 1, 0, %p37;

BB24_48:
bfe.u32 %r349, %r13, 2, 1;
setp.ne.s32	%p38, %r1422, %r349;
@%p38 bra BB24_50;

cvt.u64.u32	%rd246, %r26;
st.shared.u32 [%rd163], %r39;
cvt.u64.u32	%rd250, %r282;
st.shared.u32 [%rd161], %r40;
mul.wide.u32 %rd253, %r26, 8;
add.s64 %rd255, %rd124, %rd253;
ld.shared.u64 %rd256, [%rd255];
mul.wide.u32 %rd257, %r282, 8;
add.s64 %rd258, %rd124, %rd257;
ld.shared.u64 %rd259, [%rd258];
st.shared.u64 [%rd255], %rd259;
st.shared.u64 [%rd258], %rd256;
add.s64 %rd261, %rd125, %rd246;
ld.shared.u8 %rs32, [%rd261];
add.s64 %rd262, %rd125, %rd250;
ld.shared.u8 %rs33, [%rd262];
st.shared.u8 [%rd261], %rs33;
st.shared.u8 [%rd262], %rs32;

BB24_50:
bar.sync 0;
ld.shared.u32 %r43, [%rd141+4];
ld.shared.u32 %r44, [%rd141];
setp.le.s32	%p39, %r44, %r43;
@%p39 bra BB24_52;

cvt.u64.u32	%rd266, %r270;
add.s64 %rd268, %rd125, %rd266;
ld.shared.u8 %rs34, [%rd268];
mov.u32 %r1423, 1;
setp.ne.s16	%p40, %rs34, 0;
@%p40 bra BB24_53;

BB24_52:
cvt.u64.u32	%rd269, %r270;
add.s64 %rd271, %rd125, %rd269;
ld.shared.u8 %rs35, [%rd271+1];
setp.eq.s16	%p41, %rs35, 0;
selp.u32	%r1423, 1, 0, %p41;

BB24_53:
bfe.u32 %r363, %r13, 2, 1;
setp.ne.s32	%p42, %r1423, %r363;
@%p42 bra BB24_55;

cvt.u64.u32	%rd272, %r270;
st.shared.u32 [%rd141], %r43;
st.shared.u32 [%rd141+4], %r44;
mul.wide.u32 %rd276, %r270, 8;
add.s64 %rd278, %rd124, %rd276;
ld.shared.u64 %rd279, [%rd278];
ld.shared.u64 %rd280, [%rd278+8];
st.shared.u64 [%rd278], %rd280;
st.shared.u64 [%rd278+8], %rd279;
add.s64 %rd282, %rd125, %rd272;
ld.shared.u8 %rs36, [%rd282];
ld.shared.u8 %rs37, [%rd282+1];
st.shared.u8 [%rd282], %rs37;
st.shared.u8 [%rd282+1], %rs36;

BB24_55:
bar.sync 0;
and.b32 %r366, %r13, 7;
sub.s32 %r50, %r270, %r366;
add.s32 %r368, %r50, 8;
mul.wide.u32 %rd283, %r368, 4;
add.s64 %rd285, %rd122, %rd283;
mul.wide.u32 %rd286, %r50, 4;
add.s64 %rd287, %rd122, %rd286;
ld.shared.u32 %r48, [%rd285];
ld.shared.u32 %r49, [%rd287];
setp.le.s32	%p43, %r49, %r48;
@%p43 bra BB24_57;

cvt.u64.u32	%rd288, %r50;
add.s64 %rd290, %rd125, %rd288;
ld.shared.u8 %rs38, [%rd290];
mov.u32 %r1424, 1;
setp.ne.s16	%p44, %rs38, 0;
@%p44 bra BB24_58;

BB24_57:
cvt.u64.u32	%rd291, %r368;
add.s64 %rd293, %rd125, %rd291;
ld.shared.u8 %rs39, [%rd293];
setp.eq.s16	%p45, %rs39, 0;
selp.u32	%r1424, 1, 0, %p45;

BB24_58:
bfe.u32 %r380, %r13, 3, 1;
setp.ne.s32	%p46, %r1424, %r380;
@%p46 bra BB24_60;

mul.wide.u32 %rd294, %r50, 8;
add.s64 %rd296, %rd124, %rd294;
mul.wide.u32 %rd297, %r368, 8;
add.s64 %rd298, %rd124, %rd297;
cvt.u64.u32	%rd299, %r50;
st.shared.u32 [%rd287], %r48;
cvt.u64.u32	%rd303, %r368;
st.shared.u32 [%rd285], %r49;
ld.shared.u64 %rd306, [%rd296];
ld.shared.u64 %rd307, [%rd298];
st.shared.u64 [%rd296], %rd307;
st.shared.u64 [%rd298], %rd306;
add.s64 %rd309, %rd125, %rd299;
ld.shared.u8 %rs40, [%rd309];
add.s64 %rd310, %rd125, %rd303;
ld.shared.u8 %rs41, [%rd310];
st.shared.u8 [%rd309], %rs41;
st.shared.u8 [%rd310], %rs40;

BB24_60:
bar.sync 0;
ld.shared.u32 %r53, [%rd209];
ld.shared.u32 %r54, [%rd211];
setp.le.s32	%p47, %r54, %r53;
@%p47 bra BB24_62;

cvt.u64.u32	%rd316, %r36;
add.s64 %rd318, %rd125, %rd316;
ld.shared.u8 %rs42, [%rd318];
mov.u32 %r1425, 1;
setp.ne.s16	%p48, %rs42, 0;
@%p48 bra BB24_63;

BB24_62:
cvt.u64.u32	%rd319, %r314;
add.s64 %rd321, %rd125, %rd319;
ld.shared.u8 %rs43, [%rd321];
setp.eq.s16	%p49, %rs43, 0;
selp.u32	%r1425, 1, 0, %p49;

BB24_63:
bfe.u32 %r403, %r13, 3, 1;
setp.ne.s32	%p50, %r1425, %r403;
@%p50 bra BB24_65;

cvt.u64.u32	%rd322, %r36;
st.shared.u32 [%rd211], %r53;
cvt.u64.u32	%rd326, %r314;
st.shared.u32 [%rd209], %r54;
mul.wide.u32 %rd329, %r36, 8;
add.s64 %rd331, %rd124, %rd329;
ld.shared.u64 %rd332, [%rd331];
mul.wide.u32 %rd333, %r314, 8;
add.s64 %rd334, %rd124, %rd333;
ld.shared.u64 %rd335, [%rd334];
st.shared.u64 [%rd331], %rd335;
st.shared.u64 [%rd334], %rd332;
add.s64 %rd337, %rd125, %rd322;
ld.shared.u8 %rs44, [%rd337];
add.s64 %rd338, %rd125, %rd326;
ld.shared.u8 %rs45, [%rd338];
st.shared.u8 [%rd337], %rs45;
st.shared.u8 [%rd338], %rs44;

BB24_65:
bar.sync 0;
ld.shared.u32 %r57, [%rd161];
ld.shared.u32 %r58, [%rd163];
setp.le.s32	%p51, %r58, %r57;
@%p51 bra BB24_67;

cvt.u64.u32	%rd344, %r26;
add.s64 %rd346, %rd125, %rd344;
ld.shared.u8 %rs46, [%rd346];
mov.u32 %r1426, 1;
setp.ne.s16	%p52, %rs46, 0;
@%p52 bra BB24_68;

BB24_67:
cvt.u64.u32	%rd347, %r282;
add.s64 %rd349, %rd125, %rd347;
ld.shared.u8 %rs47, [%rd349];
setp.eq.s16	%p53, %rs47, 0;
selp.u32	%r1426, 1, 0, %p53;

BB24_68:
bfe.u32 %r425, %r13, 3, 1;
setp.ne.s32	%p54, %r1426, %r425;
@%p54 bra BB24_70;

cvt.u64.u32	%rd350, %r26;
st.shared.u32 [%rd163], %r57;
cvt.u64.u32	%rd354, %r282;
st.shared.u32 [%rd161], %r58;
mul.wide.u32 %rd357, %r26, 8;
add.s64 %rd359, %rd124, %rd357;
ld.shared.u64 %rd360, [%rd359];
mul.wide.u32 %rd361, %r282, 8;
add.s64 %rd362, %rd124, %rd361;
ld.shared.u64 %rd363, [%rd362];
st.shared.u64 [%rd359], %rd363;
st.shared.u64 [%rd362], %rd360;
add.s64 %rd365, %rd125, %rd350;
ld.shared.u8 %rs48, [%rd365];
add.s64 %rd366, %rd125, %rd354;
ld.shared.u8 %rs49, [%rd366];
st.shared.u8 [%rd365], %rs49;
st.shared.u8 [%rd366], %rs48;

BB24_70:
bar.sync 0;
ld.shared.u32 %r61, [%rd141+4];
ld.shared.u32 %r62, [%rd141];
setp.le.s32	%p55, %r62, %r61;
@%p55 bra BB24_72;

cvt.u64.u32	%rd370, %r270;
add.s64 %rd372, %rd125, %rd370;
ld.shared.u8 %rs50, [%rd372];
mov.u32 %r1427, 1;
setp.ne.s16	%p56, %rs50, 0;
@%p56 bra BB24_73;

BB24_72:
cvt.u64.u32	%rd373, %r270;
add.s64 %rd375, %rd125, %rd373;
ld.shared.u8 %rs51, [%rd375+1];
setp.eq.s16	%p57, %rs51, 0;
selp.u32	%r1427, 1, 0, %p57;

BB24_73:
bfe.u32 %r439, %r13, 3, 1;
setp.ne.s32	%p58, %r1427, %r439;
@%p58 bra BB24_75;

cvt.u64.u32	%rd376, %r270;
st.shared.u32 [%rd141], %r61;
st.shared.u32 [%rd141+4], %r62;
mul.wide.u32 %rd380, %r270, 8;
add.s64 %rd382, %rd124, %rd380;
ld.shared.u64 %rd383, [%rd382];
ld.shared.u64 %rd384, [%rd382+8];
st.shared.u64 [%rd382], %rd384;
st.shared.u64 [%rd382+8], %rd383;
add.s64 %rd386, %rd125, %rd376;
ld.shared.u8 %rs52, [%rd386];
ld.shared.u8 %rs53, [%rd386+1];
st.shared.u8 [%rd386], %rs53;
st.shared.u8 [%rd386+1], %rs52;

BB24_75:
bar.sync 0;
and.b32 %r442, %r13, 15;
sub.s32 %r68, %r270, %r442;
add.s32 %r444, %r68, 16;
mul.wide.u32 %rd387, %r444, 4;
add.s64 %rd389, %rd122, %rd387;
mul.wide.u32 %rd390, %r68, 4;
add.s64 %rd391, %rd122, %rd390;
ld.shared.u32 %r66, [%rd389];
ld.shared.u32 %r67, [%rd391];
setp.le.s32	%p59, %r67, %r66;
@%p59 bra BB24_77;

cvt.u64.u32	%rd392, %r68;
add.s64 %rd394, %rd125, %rd392;
ld.shared.u8 %rs54, [%rd394];
mov.u32 %r1428, 1;
setp.ne.s16	%p60, %rs54, 0;
@%p60 bra BB24_78;

BB24_77:
cvt.u64.u32	%rd395, %r444;
add.s64 %rd397, %rd125, %rd395;
ld.shared.u8 %rs55, [%rd397];
setp.eq.s16	%p61, %rs55, 0;
selp.u32	%r1428, 1, 0, %p61;

BB24_78:
bfe.u32 %r456, %r13, 4, 1;
setp.ne.s32	%p62, %r1428, %r456;
@%p62 bra BB24_80;

mul.wide.u32 %rd398, %r68, 8;
add.s64 %rd400, %rd124, %rd398;
mul.wide.u32 %rd401, %r444, 8;
add.s64 %rd402, %rd124, %rd401;
cvt.u64.u32	%rd403, %r68;
st.shared.u32 [%rd391], %r66;
cvt.u64.u32	%rd407, %r444;
st.shared.u32 [%rd389], %r67;
ld.shared.u64 %rd410, [%rd400];
ld.shared.u64 %rd411, [%rd402];
st.shared.u64 [%rd400], %rd411;
st.shared.u64 [%rd402], %rd410;
add.s64 %rd413, %rd125, %rd403;
ld.shared.u8 %rs56, [%rd413];
add.s64 %rd414, %rd125, %rd407;
ld.shared.u8 %rs57, [%rd414];
st.shared.u8 [%rd413], %rs57;
st.shared.u8 [%rd414], %rs56;

BB24_80:
bar.sync 0;
ld.shared.u32 %r71, [%rd285];
ld.shared.u32 %r72, [%rd287];
setp.le.s32	%p63, %r72, %r71;
@%p63 bra BB24_82;

cvt.u64.u32	%rd420, %r50;
add.s64 %rd422, %rd125, %rd420;
ld.shared.u8 %rs58, [%rd422];
mov.u32 %r1429, 1;
setp.ne.s16	%p64, %rs58, 0;
@%p64 bra BB24_83;

BB24_82:
cvt.u64.u32	%rd423, %r368;
add.s64 %rd425, %rd125, %rd423;
ld.shared.u8 %rs59, [%rd425];
setp.eq.s16	%p65, %rs59, 0;
selp.u32	%r1429, 1, 0, %p65;

BB24_83:
bfe.u32 %r479, %r13, 4, 1;
setp.ne.s32	%p66, %r1429, %r479;
@%p66 bra BB24_85;

cvt.u64.u32	%rd426, %r50;
st.shared.u32 [%rd287], %r71;
cvt.u64.u32	%rd430, %r368;
st.shared.u32 [%rd285], %r72;
mul.wide.u32 %rd433, %r50, 8;
add.s64 %rd435, %rd124, %rd433;
ld.shared.u64 %rd436, [%rd435];
mul.wide.u32 %rd437, %r368, 8;
add.s64 %rd438, %rd124, %rd437;
ld.shared.u64 %rd439, [%rd438];
st.shared.u64 [%rd435], %rd439;
st.shared.u64 [%rd438], %rd436;
add.s64 %rd441, %rd125, %rd426;
ld.shared.u8 %rs60, [%rd441];
add.s64 %rd442, %rd125, %rd430;
ld.shared.u8 %rs61, [%rd442];
st.shared.u8 [%rd441], %rs61;
st.shared.u8 [%rd442], %rs60;

BB24_85:
bar.sync 0;
ld.shared.u32 %r75, [%rd209];
ld.shared.u32 %r76, [%rd211];
setp.le.s32	%p67, %r76, %r75;
@%p67 bra BB24_87;

cvt.u64.u32	%rd448, %r36;
add.s64 %rd450, %rd125, %rd448;
ld.shared.u8 %rs62, [%rd450];
mov.u32 %r1430, 1;
setp.ne.s16	%p68, %rs62, 0;
@%p68 bra BB24_88;

BB24_87:
cvt.u64.u32	%rd451, %r314;
add.s64 %rd453, %rd125, %rd451;
ld.shared.u8 %rs63, [%rd453];
setp.eq.s16	%p69, %rs63, 0;
selp.u32	%r1430, 1, 0, %p69;

BB24_88:
bfe.u32 %r501, %r13, 4, 1;
setp.ne.s32	%p70, %r1430, %r501;
@%p70 bra BB24_90;

cvt.u64.u32	%rd454, %r36;
st.shared.u32 [%rd211], %r75;
cvt.u64.u32	%rd458, %r314;
st.shared.u32 [%rd209], %r76;
mul.wide.u32 %rd461, %r36, 8;
add.s64 %rd463, %rd124, %rd461;
ld.shared.u64 %rd464, [%rd463];
mul.wide.u32 %rd465, %r314, 8;
add.s64 %rd466, %rd124, %rd465;
ld.shared.u64 %rd467, [%rd466];
st.shared.u64 [%rd463], %rd467;
st.shared.u64 [%rd466], %rd464;
add.s64 %rd469, %rd125, %rd454;
ld.shared.u8 %rs64, [%rd469];
add.s64 %rd470, %rd125, %rd458;
ld.shared.u8 %rs65, [%rd470];
st.shared.u8 [%rd469], %rs65;
st.shared.u8 [%rd470], %rs64;

BB24_90:
bar.sync 0;
ld.shared.u32 %r79, [%rd161];
ld.shared.u32 %r80, [%rd163];
setp.le.s32	%p71, %r80, %r79;
@%p71 bra BB24_92;

cvt.u64.u32	%rd476, %r26;
add.s64 %rd478, %rd125, %rd476;
ld.shared.u8 %rs66, [%rd478];
mov.u32 %r1431, 1;
setp.ne.s16	%p72, %rs66, 0;
@%p72 bra BB24_93;

BB24_92:
cvt.u64.u32	%rd479, %r282;
add.s64 %rd481, %rd125, %rd479;
ld.shared.u8 %rs67, [%rd481];
setp.eq.s16	%p73, %rs67, 0;
selp.u32	%r1431, 1, 0, %p73;

BB24_93:
bfe.u32 %r523, %r13, 4, 1;
setp.ne.s32	%p74, %r1431, %r523;
@%p74 bra BB24_95;

cvt.u64.u32	%rd482, %r26;
st.shared.u32 [%rd163], %r79;
cvt.u64.u32	%rd486, %r282;
st.shared.u32 [%rd161], %r80;
mul.wide.u32 %rd489, %r26, 8;
add.s64 %rd491, %rd124, %rd489;
ld.shared.u64 %rd492, [%rd491];
mul.wide.u32 %rd493, %r282, 8;
add.s64 %rd494, %rd124, %rd493;
ld.shared.u64 %rd495, [%rd494];
st.shared.u64 [%rd491], %rd495;
st.shared.u64 [%rd494], %rd492;
add.s64 %rd497, %rd125, %rd482;
ld.shared.u8 %rs68, [%rd497];
add.s64 %rd498, %rd125, %rd486;
ld.shared.u8 %rs69, [%rd498];
st.shared.u8 [%rd497], %rs69;
st.shared.u8 [%rd498], %rs68;

BB24_95:
bar.sync 0;
ld.shared.u32 %r83, [%rd141+4];
ld.shared.u32 %r84, [%rd141];
setp.le.s32	%p75, %r84, %r83;
@%p75 bra BB24_97;

cvt.u64.u32	%rd502, %r270;
add.s64 %rd504, %rd125, %rd502;
ld.shared.u8 %rs70, [%rd504];
mov.u32 %r1432, 1;
setp.ne.s16	%p76, %rs70, 0;
@%p76 bra BB24_98;

BB24_97:
cvt.u64.u32	%rd505, %r270;
add.s64 %rd507, %rd125, %rd505;
ld.shared.u8 %rs71, [%rd507+1];
setp.eq.s16	%p77, %rs71, 0;
selp.u32	%r1432, 1, 0, %p77;

BB24_98:
bfe.u32 %r537, %r13, 4, 1;
setp.ne.s32	%p78, %r1432, %r537;
@%p78 bra BB24_100;

cvt.u64.u32	%rd508, %r270;
st.shared.u32 [%rd141], %r83;
st.shared.u32 [%rd141+4], %r84;
mul.wide.u32 %rd512, %r270, 8;
add.s64 %rd514, %rd124, %rd512;
ld.shared.u64 %rd515, [%rd514];
ld.shared.u64 %rd516, [%rd514+8];
st.shared.u64 [%rd514], %rd516;
st.shared.u64 [%rd514+8], %rd515;
add.s64 %rd518, %rd125, %rd508;
ld.shared.u8 %rs72, [%rd518];
ld.shared.u8 %rs73, [%rd518+1];
st.shared.u8 [%rd518], %rs73;
st.shared.u8 [%rd518+1], %rs72;

BB24_100:
bar.sync 0;
and.b32 %r540, %r13, 31;
sub.s32 %r90, %r270, %r540;
add.s32 %r542, %r90, 32;
mul.wide.u32 %rd519, %r542, 4;
add.s64 %rd521, %rd122, %rd519;
mul.wide.u32 %rd522, %r90, 4;
add.s64 %rd523, %rd122, %rd522;
ld.shared.u32 %r88, [%rd521];
ld.shared.u32 %r89, [%rd523];
setp.le.s32	%p79, %r89, %r88;
@%p79 bra BB24_102;

cvt.u64.u32	%rd524, %r90;
add.s64 %rd526, %rd125, %rd524;
ld.shared.u8 %rs74, [%rd526];
mov.u32 %r1433, 1;
setp.ne.s16	%p80, %rs74, 0;
@%p80 bra BB24_103;

BB24_102:
cvt.u64.u32	%rd527, %r542;
add.s64 %rd529, %rd125, %rd527;
ld.shared.u8 %rs75, [%rd529];
setp.eq.s16	%p81, %rs75, 0;
selp.u32	%r1433, 1, 0, %p81;

BB24_103:
bfe.u32 %r554, %r13, 5, 1;
setp.ne.s32	%p82, %r1433, %r554;
@%p82 bra BB24_105;

mul.wide.u32 %rd530, %r90, 8;
add.s64 %rd532, %rd124, %rd530;
mul.wide.u32 %rd533, %r542, 8;
add.s64 %rd534, %rd124, %rd533;
cvt.u64.u32	%rd535, %r90;
st.shared.u32 [%rd523], %r88;
cvt.u64.u32	%rd539, %r542;
st.shared.u32 [%rd521], %r89;
ld.shared.u64 %rd542, [%rd532];
ld.shared.u64 %rd543, [%rd534];
st.shared.u64 [%rd532], %rd543;
st.shared.u64 [%rd534], %rd542;
add.s64 %rd545, %rd125, %rd535;
ld.shared.u8 %rs76, [%rd545];
add.s64 %rd546, %rd125, %rd539;
ld.shared.u8 %rs77, [%rd546];
st.shared.u8 [%rd545], %rs77;
st.shared.u8 [%rd546], %rs76;

BB24_105:
bar.sync 0;
ld.shared.u32 %r93, [%rd389];
ld.shared.u32 %r94, [%rd391];
setp.le.s32	%p83, %r94, %r93;
@%p83 bra BB24_107;

cvt.u64.u32	%rd552, %r68;
add.s64 %rd554, %rd125, %rd552;
ld.shared.u8 %rs78, [%rd554];
mov.u32 %r1434, 1;
setp.ne.s16	%p84, %rs78, 0;
@%p84 bra BB24_108;

BB24_107:
cvt.u64.u32	%rd555, %r444;
add.s64 %rd557, %rd125, %rd555;
ld.shared.u8 %rs79, [%rd557];
setp.eq.s16	%p85, %rs79, 0;
selp.u32	%r1434, 1, 0, %p85;

BB24_108:
bfe.u32 %r577, %r13, 5, 1;
setp.ne.s32	%p86, %r1434, %r577;
@%p86 bra BB24_110;

cvt.u64.u32	%rd558, %r68;
st.shared.u32 [%rd391], %r93;
cvt.u64.u32	%rd562, %r444;
st.shared.u32 [%rd389], %r94;
mul.wide.u32 %rd565, %r68, 8;
add.s64 %rd567, %rd124, %rd565;
ld.shared.u64 %rd568, [%rd567];
mul.wide.u32 %rd569, %r444, 8;
add.s64 %rd570, %rd124, %rd569;
ld.shared.u64 %rd571, [%rd570];
st.shared.u64 [%rd567], %rd571;
st.shared.u64 [%rd570], %rd568;
add.s64 %rd573, %rd125, %rd558;
ld.shared.u8 %rs80, [%rd573];
add.s64 %rd574, %rd125, %rd562;
ld.shared.u8 %rs81, [%rd574];
st.shared.u8 [%rd573], %rs81;
st.shared.u8 [%rd574], %rs80;

BB24_110:
bar.sync 0;
ld.shared.u32 %r97, [%rd285];
ld.shared.u32 %r98, [%rd287];
setp.le.s32	%p87, %r98, %r97;
@%p87 bra BB24_112;

cvt.u64.u32	%rd580, %r50;
add.s64 %rd582, %rd125, %rd580;
ld.shared.u8 %rs82, [%rd582];
mov.u32 %r1435, 1;
setp.ne.s16	%p88, %rs82, 0;
@%p88 bra BB24_113;

BB24_112:
cvt.u64.u32	%rd583, %r368;
add.s64 %rd585, %rd125, %rd583;
ld.shared.u8 %rs83, [%rd585];
setp.eq.s16	%p89, %rs83, 0;
selp.u32	%r1435, 1, 0, %p89;

BB24_113:
bfe.u32 %r599, %r13, 5, 1;
setp.ne.s32	%p90, %r1435, %r599;
@%p90 bra BB24_115;

cvt.u64.u32	%rd586, %r50;
st.shared.u32 [%rd287], %r97;
cvt.u64.u32	%rd590, %r368;
st.shared.u32 [%rd285], %r98;
mul.wide.u32 %rd593, %r50, 8;
add.s64 %rd595, %rd124, %rd593;
ld.shared.u64 %rd596, [%rd595];
mul.wide.u32 %rd597, %r368, 8;
add.s64 %rd598, %rd124, %rd597;
ld.shared.u64 %rd599, [%rd598];
st.shared.u64 [%rd595], %rd599;
st.shared.u64 [%rd598], %rd596;
add.s64 %rd601, %rd125, %rd586;
ld.shared.u8 %rs84, [%rd601];
add.s64 %rd602, %rd125, %rd590;
ld.shared.u8 %rs85, [%rd602];
st.shared.u8 [%rd601], %rs85;
st.shared.u8 [%rd602], %rs84;

BB24_115:
bar.sync 0;
ld.shared.u32 %r101, [%rd209];
ld.shared.u32 %r102, [%rd211];
setp.le.s32	%p91, %r102, %r101;
@%p91 bra BB24_117;

cvt.u64.u32	%rd608, %r36;
add.s64 %rd610, %rd125, %rd608;
ld.shared.u8 %rs86, [%rd610];
mov.u32 %r1436, 1;
setp.ne.s16	%p92, %rs86, 0;
@%p92 bra BB24_118;

BB24_117:
cvt.u64.u32	%rd611, %r314;
add.s64 %rd613, %rd125, %rd611;
ld.shared.u8 %rs87, [%rd613];
setp.eq.s16	%p93, %rs87, 0;
selp.u32	%r1436, 1, 0, %p93;

BB24_118:
bfe.u32 %r621, %r13, 5, 1;
setp.ne.s32	%p94, %r1436, %r621;
@%p94 bra BB24_120;

cvt.u64.u32	%rd614, %r36;
st.shared.u32 [%rd211], %r101;
cvt.u64.u32	%rd618, %r314;
st.shared.u32 [%rd209], %r102;
mul.wide.u32 %rd621, %r36, 8;
add.s64 %rd623, %rd124, %rd621;
ld.shared.u64 %rd624, [%rd623];
mul.wide.u32 %rd625, %r314, 8;
add.s64 %rd626, %rd124, %rd625;
ld.shared.u64 %rd627, [%rd626];
st.shared.u64 [%rd623], %rd627;
st.shared.u64 [%rd626], %rd624;
add.s64 %rd629, %rd125, %rd614;
ld.shared.u8 %rs88, [%rd629];
add.s64 %rd630, %rd125, %rd618;
ld.shared.u8 %rs89, [%rd630];
st.shared.u8 [%rd629], %rs89;
st.shared.u8 [%rd630], %rs88;

BB24_120:
bar.sync 0;
ld.shared.u32 %r105, [%rd161];
ld.shared.u32 %r106, [%rd163];
setp.le.s32	%p95, %r106, %r105;
@%p95 bra BB24_122;

cvt.u64.u32	%rd636, %r26;
add.s64 %rd638, %rd125, %rd636;
ld.shared.u8 %rs90, [%rd638];
mov.u32 %r1437, 1;
setp.ne.s16	%p96, %rs90, 0;
@%p96 bra BB24_123;

BB24_122:
cvt.u64.u32	%rd639, %r282;
add.s64 %rd641, %rd125, %rd639;
ld.shared.u8 %rs91, [%rd641];
setp.eq.s16	%p97, %rs91, 0;
selp.u32	%r1437, 1, 0, %p97;

BB24_123:
bfe.u32 %r643, %r13, 5, 1;
setp.ne.s32	%p98, %r1437, %r643;
@%p98 bra BB24_125;

cvt.u64.u32	%rd642, %r26;
st.shared.u32 [%rd163], %r105;
cvt.u64.u32	%rd646, %r282;
st.shared.u32 [%rd161], %r106;
mul.wide.u32 %rd649, %r26, 8;
add.s64 %rd651, %rd124, %rd649;
ld.shared.u64 %rd652, [%rd651];
mul.wide.u32 %rd653, %r282, 8;
add.s64 %rd654, %rd124, %rd653;
ld.shared.u64 %rd655, [%rd654];
st.shared.u64 [%rd651], %rd655;
st.shared.u64 [%rd654], %rd652;
add.s64 %rd657, %rd125, %rd642;
ld.shared.u8 %rs92, [%rd657];
add.s64 %rd658, %rd125, %rd646;
ld.shared.u8 %rs93, [%rd658];
st.shared.u8 [%rd657], %rs93;
st.shared.u8 [%rd658], %rs92;

BB24_125:
bar.sync 0;
ld.shared.u32 %r109, [%rd141+4];
ld.shared.u32 %r110, [%rd141];
setp.le.s32	%p99, %r110, %r109;
@%p99 bra BB24_127;

cvt.u64.u32	%rd662, %r270;
add.s64 %rd664, %rd125, %rd662;
ld.shared.u8 %rs94, [%rd664];
mov.u32 %r1438, 1;
setp.ne.s16	%p100, %rs94, 0;
@%p100 bra BB24_128;

BB24_127:
cvt.u64.u32	%rd665, %r270;
add.s64 %rd667, %rd125, %rd665;
ld.shared.u8 %rs95, [%rd667+1];
setp.eq.s16	%p101, %rs95, 0;
selp.u32	%r1438, 1, 0, %p101;

BB24_128:
bfe.u32 %r657, %r13, 5, 1;
setp.ne.s32	%p102, %r1438, %r657;
@%p102 bra BB24_130;

cvt.u64.u32	%rd668, %r270;
st.shared.u32 [%rd141], %r109;
st.shared.u32 [%rd141+4], %r110;
mul.wide.u32 %rd672, %r270, 8;
add.s64 %rd674, %rd124, %rd672;
ld.shared.u64 %rd675, [%rd674];
ld.shared.u64 %rd676, [%rd674+8];
st.shared.u64 [%rd674], %rd676;
st.shared.u64 [%rd674+8], %rd675;
add.s64 %rd678, %rd125, %rd668;
ld.shared.u8 %rs96, [%rd678];
ld.shared.u8 %rs97, [%rd678+1];
st.shared.u8 [%rd678], %rs97;
st.shared.u8 [%rd678+1], %rs96;

BB24_130:
bar.sync 0;
and.b32 %r660, %r13, 63;
sub.s32 %r116, %r270, %r660;
add.s32 %r662, %r116, 64;
mul.wide.u32 %rd679, %r662, 4;
add.s64 %rd681, %rd122, %rd679;
mul.wide.u32 %rd682, %r116, 4;
add.s64 %rd683, %rd122, %rd682;
ld.shared.u32 %r114, [%rd681];
ld.shared.u32 %r115, [%rd683];
setp.le.s32	%p103, %r115, %r114;
@%p103 bra BB24_132;

cvt.u64.u32	%rd684, %r116;
add.s64 %rd686, %rd125, %rd684;
ld.shared.u8 %rs98, [%rd686];
mov.u32 %r1439, 1;
setp.ne.s16	%p104, %rs98, 0;
@%p104 bra BB24_133;

BB24_132:
add.s32 %r1400, %r116, 64;
cvt.u64.u32	%rd687, %r1400;
add.s64 %rd689, %rd125, %rd687;
ld.shared.u8 %rs99, [%rd689];
setp.eq.s16	%p105, %rs99, 0;
selp.u32	%r1439, 1, 0, %p105;

BB24_133:
bfe.u32 %r674, %r13, 6, 1;
setp.ne.s32	%p106, %r1439, %r674;
@%p106 bra BB24_135;

add.s32 %r1411, %r116, 64;
mul.wide.u32 %rd690, %r116, 8;
add.s64 %rd692, %rd124, %rd690;
mul.wide.u32 %rd693, %r1411, 8;
add.s64 %rd694, %rd124, %rd693;
cvt.u64.u32	%rd695, %r116;
st.shared.u32 [%rd683], %r114;
cvt.u64.u32	%rd699, %r1411;
st.shared.u32 [%rd681], %r115;
ld.shared.u64 %rd702, [%rd692];
ld.shared.u64 %rd703, [%rd694];
st.shared.u64 [%rd692], %rd703;
st.shared.u64 [%rd694], %rd702;
add.s64 %rd705, %rd125, %rd695;
ld.shared.u8 %rs100, [%rd705];
add.s64 %rd706, %rd125, %rd699;
ld.shared.u8 %rs101, [%rd706];
st.shared.u8 [%rd705], %rs101;
st.shared.u8 [%rd706], %rs100;

BB24_135:
bar.sync 0;
ld.shared.u32 %r119, [%rd521];
ld.shared.u32 %r120, [%rd523];
setp.le.s32	%p107, %r120, %r119;
@%p107 bra BB24_137;

cvt.u64.u32	%rd712, %r90;
add.s64 %rd714, %rd125, %rd712;
ld.shared.u8 %rs102, [%rd714];
mov.u32 %r1440, 1;
setp.ne.s16	%p108, %rs102, 0;
@%p108 bra BB24_138;

BB24_137:
add.s32 %r1401, %r90, 32;
cvt.u64.u32	%rd715, %r1401;
add.s64 %rd717, %rd125, %rd715;
ld.shared.u8 %rs103, [%rd717];
setp.eq.s16	%p109, %rs103, 0;
selp.u32	%r1440, 1, 0, %p109;

BB24_138:
bfe.u32 %r697, %r13, 6, 1;
setp.ne.s32	%p110, %r1440, %r697;
@%p110 bra BB24_140;

add.s32 %r1410, %r90, 32;
cvt.u64.u32	%rd718, %r90;
st.shared.u32 [%rd523], %r119;
cvt.u64.u32	%rd722, %r1410;
st.shared.u32 [%rd521], %r120;
mul.wide.u32 %rd725, %r90, 8;
add.s64 %rd727, %rd124, %rd725;
ld.shared.u64 %rd728, [%rd727];
mul.wide.u32 %rd729, %r1410, 8;
add.s64 %rd730, %rd124, %rd729;
ld.shared.u64 %rd731, [%rd730];
st.shared.u64 [%rd727], %rd731;
st.shared.u64 [%rd730], %rd728;
add.s64 %rd733, %rd125, %rd718;
ld.shared.u8 %rs104, [%rd733];
add.s64 %rd734, %rd125, %rd722;
ld.shared.u8 %rs105, [%rd734];
st.shared.u8 [%rd733], %rs105;
st.shared.u8 [%rd734], %rs104;

BB24_140:
bar.sync 0;
ld.shared.u32 %r123, [%rd389];
ld.shared.u32 %r124, [%rd391];
setp.le.s32	%p111, %r124, %r123;
@%p111 bra BB24_142;

cvt.u64.u32	%rd740, %r68;
add.s64 %rd742, %rd125, %rd740;
ld.shared.u8 %rs106, [%rd742];
mov.u32 %r1441, 1;
setp.ne.s16	%p112, %rs106, 0;
@%p112 bra BB24_143;

BB24_142:
add.s32 %r1402, %r68, 16;
cvt.u64.u32	%rd743, %r1402;
add.s64 %rd745, %rd125, %rd743;
ld.shared.u8 %rs107, [%rd745];
setp.eq.s16	%p113, %rs107, 0;
selp.u32	%r1441, 1, 0, %p113;

BB24_143:
bfe.u32 %r719, %r13, 6, 1;
setp.ne.s32	%p114, %r1441, %r719;
@%p114 bra BB24_145;

add.s32 %r1409, %r68, 16;
cvt.u64.u32	%rd746, %r68;
st.shared.u32 [%rd391], %r123;
cvt.u64.u32	%rd750, %r1409;
st.shared.u32 [%rd389], %r124;
mul.wide.u32 %rd753, %r68, 8;
add.s64 %rd755, %rd124, %rd753;
ld.shared.u64 %rd756, [%rd755];
mul.wide.u32 %rd757, %r1409, 8;
add.s64 %rd758, %rd124, %rd757;
ld.shared.u64 %rd759, [%rd758];
st.shared.u64 [%rd755], %rd759;
st.shared.u64 [%rd758], %rd756;
add.s64 %rd761, %rd125, %rd746;
ld.shared.u8 %rs108, [%rd761];
add.s64 %rd762, %rd125, %rd750;
ld.shared.u8 %rs109, [%rd762];
st.shared.u8 [%rd761], %rs109;
st.shared.u8 [%rd762], %rs108;

BB24_145:
bar.sync 0;
ld.shared.u32 %r127, [%rd285];
ld.shared.u32 %r128, [%rd287];
setp.le.s32	%p115, %r128, %r127;
@%p115 bra BB24_147;

cvt.u64.u32	%rd768, %r50;
add.s64 %rd770, %rd125, %rd768;
ld.shared.u8 %rs110, [%rd770];
mov.u32 %r1442, 1;
setp.ne.s16	%p116, %rs110, 0;
@%p116 bra BB24_148;

BB24_147:
add.s32 %r1403, %r50, 8;
cvt.u64.u32	%rd771, %r1403;
add.s64 %rd773, %rd125, %rd771;
ld.shared.u8 %rs111, [%rd773];
setp.eq.s16	%p117, %rs111, 0;
selp.u32	%r1442, 1, 0, %p117;

BB24_148:
bfe.u32 %r741, %r13, 6, 1;
setp.ne.s32	%p118, %r1442, %r741;
@%p118 bra BB24_150;

add.s32 %r1408, %r50, 8;
cvt.u64.u32	%rd774, %r50;
st.shared.u32 [%rd287], %r127;
cvt.u64.u32	%rd778, %r1408;
st.shared.u32 [%rd285], %r128;
mul.wide.u32 %rd781, %r50, 8;
add.s64 %rd783, %rd124, %rd781;
ld.shared.u64 %rd784, [%rd783];
mul.wide.u32 %rd785, %r1408, 8;
add.s64 %rd786, %rd124, %rd785;
ld.shared.u64 %rd787, [%rd786];
st.shared.u64 [%rd783], %rd787;
st.shared.u64 [%rd786], %rd784;
add.s64 %rd789, %rd125, %rd774;
ld.shared.u8 %rs112, [%rd789];
add.s64 %rd790, %rd125, %rd778;
ld.shared.u8 %rs113, [%rd790];
st.shared.u8 [%rd789], %rs113;
st.shared.u8 [%rd790], %rs112;

BB24_150:
bar.sync 0;
ld.shared.u32 %r131, [%rd209];
ld.shared.u32 %r132, [%rd211];
setp.le.s32	%p119, %r132, %r131;
@%p119 bra BB24_152;

cvt.u64.u32	%rd796, %r36;
add.s64 %rd798, %rd125, %rd796;
ld.shared.u8 %rs114, [%rd798];
mov.u32 %r1443, 1;
setp.ne.s16	%p120, %rs114, 0;
@%p120 bra BB24_153;

BB24_152:
add.s32 %r1404, %r36, 4;
cvt.u64.u32	%rd799, %r1404;
add.s64 %rd801, %rd125, %rd799;
ld.shared.u8 %rs115, [%rd801];
setp.eq.s16	%p121, %rs115, 0;
selp.u32	%r1443, 1, 0, %p121;

BB24_153:
bfe.u32 %r763, %r13, 6, 1;
setp.ne.s32	%p122, %r1443, %r763;
@%p122 bra BB24_155;

add.s32 %r1407, %r36, 4;
cvt.u64.u32	%rd802, %r36;
st.shared.u32 [%rd211], %r131;
cvt.u64.u32	%rd806, %r1407;
st.shared.u32 [%rd209], %r132;
mul.wide.u32 %rd809, %r36, 8;
add.s64 %rd811, %rd124, %rd809;
ld.shared.u64 %rd812, [%rd811];
mul.wide.u32 %rd813, %r1407, 8;
add.s64 %rd814, %rd124, %rd813;
ld.shared.u64 %rd815, [%rd814];
st.shared.u64 [%rd811], %rd815;
st.shared.u64 [%rd814], %rd812;
add.s64 %rd817, %rd125, %rd802;
ld.shared.u8 %rs116, [%rd817];
add.s64 %rd818, %rd125, %rd806;
ld.shared.u8 %rs117, [%rd818];
st.shared.u8 [%rd817], %rs117;
st.shared.u8 [%rd818], %rs116;

BB24_155:
bar.sync 0;
ld.shared.u32 %r135, [%rd161];
ld.shared.u32 %r136, [%rd163];
setp.le.s32	%p123, %r136, %r135;
@%p123 bra BB24_157;

cvt.u64.u32	%rd824, %r26;
add.s64 %rd826, %rd125, %rd824;
ld.shared.u8 %rs118, [%rd826];
mov.u32 %r1444, 1;
setp.ne.s16	%p124, %rs118, 0;
@%p124 bra BB24_158;

BB24_157:
add.s32 %r1405, %r26, 2;
cvt.u64.u32	%rd827, %r1405;
add.s64 %rd829, %rd125, %rd827;
ld.shared.u8 %rs119, [%rd829];
setp.eq.s16	%p125, %rs119, 0;
selp.u32	%r1444, 1, 0, %p125;

BB24_158:
bfe.u32 %r785, %r13, 6, 1;
setp.ne.s32	%p126, %r1444, %r785;
@%p126 bra BB24_160;

add.s32 %r1406, %r26, 2;
cvt.u64.u32	%rd830, %r26;
st.shared.u32 [%rd163], %r135;
cvt.u64.u32	%rd834, %r1406;
st.shared.u32 [%rd161], %r136;
mul.wide.u32 %rd837, %r26, 8;
add.s64 %rd839, %rd124, %rd837;
ld.shared.u64 %rd840, [%rd839];
mul.wide.u32 %rd841, %r1406, 8;
add.s64 %rd842, %rd124, %rd841;
ld.shared.u64 %rd843, [%rd842];
st.shared.u64 [%rd839], %rd843;
st.shared.u64 [%rd842], %rd840;
add.s64 %rd845, %rd125, %rd830;
ld.shared.u8 %rs120, [%rd845];
add.s64 %rd846, %rd125, %rd834;
ld.shared.u8 %rs121, [%rd846];
st.shared.u8 [%rd845], %rs121;
st.shared.u8 [%rd846], %rs120;

BB24_160:
bar.sync 0;
ld.shared.u32 %r139, [%rd141+4];
ld.shared.u32 %r140, [%rd141];
setp.le.s32	%p127, %r140, %r139;
@%p127 bra BB24_162;

cvt.u64.u32	%rd850, %r270;
add.s64 %rd852, %rd125, %rd850;
ld.shared.u8 %rs122, [%rd852];
mov.u32 %r1445, 1;
setp.ne.s16	%p128, %rs122, 0;
@%p128 bra BB24_163;

BB24_162:
cvt.u64.u32	%rd853, %r270;
add.s64 %rd855, %rd125, %rd853;
ld.shared.u8 %rs123, [%rd855+1];
setp.eq.s16	%p129, %rs123, 0;
selp.u32	%r1445, 1, 0, %p129;

BB24_163:
bfe.u32 %r799, %r13, 6, 1;
setp.ne.s32	%p130, %r1445, %r799;
@%p130 bra BB24_165;

cvt.u64.u32	%rd856, %r270;
st.shared.u32 [%rd141], %r139;
st.shared.u32 [%rd141+4], %r140;
mul.wide.u32 %rd860, %r270, 8;
add.s64 %rd862, %rd124, %rd860;
ld.shared.u64 %rd863, [%rd862];
ld.shared.u64 %rd864, [%rd862+8];
st.shared.u64 [%rd862], %rd864;
st.shared.u64 [%rd862+8], %rd863;
add.s64 %rd866, %rd125, %rd856;
ld.shared.u8 %rs124, [%rd866];
ld.shared.u8 %rs125, [%rd866+1];
st.shared.u8 [%rd866], %rs125;
st.shared.u8 [%rd866+1], %rs124;

BB24_165:
bar.sync 0;
and.b32 %r802, %r13, 127;
sub.s32 %r146, %r270, %r802;
add.s32 %r804, %r146, 128;
mul.wide.u32 %rd867, %r804, 4;
add.s64 %rd869, %rd122, %rd867;
mul.wide.u32 %rd870, %r146, 4;
add.s64 %rd871, %rd122, %rd870;
ld.shared.u32 %r144, [%rd869];
ld.shared.u32 %r145, [%rd871];
setp.le.s32	%p131, %r145, %r144;
@%p131 bra BB24_167;

cvt.u64.u32	%rd872, %r146;
add.s64 %rd874, %rd125, %rd872;
ld.shared.u8 %rs126, [%rd874];
mov.u32 %r1446, 1;
setp.ne.s16	%p132, %rs126, 0;
@%p132 bra BB24_168;

BB24_167:
add.s32 %r1386, %r146, 128;
cvt.u64.u32	%rd875, %r1386;
add.s64 %rd877, %rd125, %rd875;
ld.shared.u8 %rs127, [%rd877];
setp.eq.s16	%p133, %rs127, 0;
selp.u32	%r1446, 1, 0, %p133;

BB24_168:
bfe.u32 %r816, %r13, 7, 1;
setp.ne.s32	%p134, %r1446, %r816;
@%p134 bra BB24_170;

add.s32 %r1399, %r146, 128;
mul.wide.u32 %rd878, %r146, 8;
add.s64 %rd880, %rd124, %rd878;
mul.wide.u32 %rd881, %r1399, 8;
add.s64 %rd882, %rd124, %rd881;
cvt.u64.u32	%rd883, %r146;
st.shared.u32 [%rd871], %r144;
cvt.u64.u32	%rd887, %r1399;
st.shared.u32 [%rd869], %r145;
ld.shared.u64 %rd890, [%rd880];
ld.shared.u64 %rd891, [%rd882];
st.shared.u64 [%rd880], %rd891;
st.shared.u64 [%rd882], %rd890;
add.s64 %rd893, %rd125, %rd883;
ld.shared.u8 %rs128, [%rd893];
add.s64 %rd894, %rd125, %rd887;
ld.shared.u8 %rs129, [%rd894];
st.shared.u8 [%rd893], %rs129;
st.shared.u8 [%rd894], %rs128;

BB24_170:
bar.sync 0;
ld.shared.u32 %r149, [%rd681];
ld.shared.u32 %r150, [%rd683];
setp.le.s32	%p135, %r150, %r149;
@%p135 bra BB24_172;

cvt.u64.u32	%rd900, %r116;
add.s64 %rd902, %rd125, %rd900;
ld.shared.u8 %rs130, [%rd902];
mov.u32 %r1447, 1;
setp.ne.s16	%p136, %rs130, 0;
@%p136 bra BB24_173;

BB24_172:
add.s32 %r1387, %r116, 64;
cvt.u64.u32	%rd903, %r1387;
add.s64 %rd905, %rd125, %rd903;
ld.shared.u8 %rs131, [%rd905];
setp.eq.s16	%p137, %rs131, 0;
selp.u32	%r1447, 1, 0, %p137;

BB24_173:
bfe.u32 %r839, %r13, 7, 1;
setp.ne.s32	%p138, %r1447, %r839;
@%p138 bra BB24_175;

add.s32 %r1398, %r116, 64;
cvt.u64.u32	%rd906, %r116;
st.shared.u32 [%rd683], %r149;
cvt.u64.u32	%rd910, %r1398;
st.shared.u32 [%rd681], %r150;
mul.wide.u32 %rd913, %r116, 8;
add.s64 %rd915, %rd124, %rd913;
ld.shared.u64 %rd916, [%rd915];
mul.wide.u32 %rd917, %r1398, 8;
add.s64 %rd918, %rd124, %rd917;
ld.shared.u64 %rd919, [%rd918];
st.shared.u64 [%rd915], %rd919;
st.shared.u64 [%rd918], %rd916;
add.s64 %rd921, %rd125, %rd906;
ld.shared.u8 %rs132, [%rd921];
add.s64 %rd922, %rd125, %rd910;
ld.shared.u8 %rs133, [%rd922];
st.shared.u8 [%rd921], %rs133;
st.shared.u8 [%rd922], %rs132;

BB24_175:
bar.sync 0;
ld.shared.u32 %r153, [%rd521];
ld.shared.u32 %r154, [%rd523];
setp.le.s32	%p139, %r154, %r153;
@%p139 bra BB24_177;

cvt.u64.u32	%rd928, %r90;
add.s64 %rd930, %rd125, %rd928;
ld.shared.u8 %rs134, [%rd930];
mov.u32 %r1448, 1;
setp.ne.s16	%p140, %rs134, 0;
@%p140 bra BB24_178;

BB24_177:
add.s32 %r1388, %r90, 32;
cvt.u64.u32	%rd931, %r1388;
add.s64 %rd933, %rd125, %rd931;
ld.shared.u8 %rs135, [%rd933];
setp.eq.s16	%p141, %rs135, 0;
selp.u32	%r1448, 1, 0, %p141;

BB24_178:
bfe.u32 %r861, %r13, 7, 1;
setp.ne.s32	%p142, %r1448, %r861;
@%p142 bra BB24_180;

add.s32 %r1397, %r90, 32;
cvt.u64.u32	%rd934, %r90;
st.shared.u32 [%rd523], %r153;
cvt.u64.u32	%rd938, %r1397;
st.shared.u32 [%rd521], %r154;
mul.wide.u32 %rd941, %r90, 8;
add.s64 %rd943, %rd124, %rd941;
ld.shared.u64 %rd944, [%rd943];
mul.wide.u32 %rd945, %r1397, 8;
add.s64 %rd946, %rd124, %rd945;
ld.shared.u64 %rd947, [%rd946];
st.shared.u64 [%rd943], %rd947;
st.shared.u64 [%rd946], %rd944;
add.s64 %rd949, %rd125, %rd934;
ld.shared.u8 %rs136, [%rd949];
add.s64 %rd950, %rd125, %rd938;
ld.shared.u8 %rs137, [%rd950];
st.shared.u8 [%rd949], %rs137;
st.shared.u8 [%rd950], %rs136;

BB24_180:
bar.sync 0;
ld.shared.u32 %r157, [%rd389];
ld.shared.u32 %r158, [%rd391];
setp.le.s32	%p143, %r158, %r157;
@%p143 bra BB24_182;

cvt.u64.u32	%rd956, %r68;
add.s64 %rd958, %rd125, %rd956;
ld.shared.u8 %rs138, [%rd958];
mov.u32 %r1449, 1;
setp.ne.s16	%p144, %rs138, 0;
@%p144 bra BB24_183;

BB24_182:
add.s32 %r1389, %r68, 16;
cvt.u64.u32	%rd959, %r1389;
add.s64 %rd961, %rd125, %rd959;
ld.shared.u8 %rs139, [%rd961];
setp.eq.s16	%p145, %rs139, 0;
selp.u32	%r1449, 1, 0, %p145;

BB24_183:
bfe.u32 %r883, %r13, 7, 1;
setp.ne.s32	%p146, %r1449, %r883;
@%p146 bra BB24_185;

add.s32 %r1396, %r68, 16;
cvt.u64.u32	%rd962, %r68;
st.shared.u32 [%rd391], %r157;
cvt.u64.u32	%rd966, %r1396;
st.shared.u32 [%rd389], %r158;
mul.wide.u32 %rd969, %r68, 8;
add.s64 %rd971, %rd124, %rd969;
ld.shared.u64 %rd972, [%rd971];
mul.wide.u32 %rd973, %r1396, 8;
add.s64 %rd974, %rd124, %rd973;
ld.shared.u64 %rd975, [%rd974];
st.shared.u64 [%rd971], %rd975;
st.shared.u64 [%rd974], %rd972;
add.s64 %rd977, %rd125, %rd962;
ld.shared.u8 %rs140, [%rd977];
add.s64 %rd978, %rd125, %rd966;
ld.shared.u8 %rs141, [%rd978];
st.shared.u8 [%rd977], %rs141;
st.shared.u8 [%rd978], %rs140;

BB24_185:
bar.sync 0;
ld.shared.u32 %r161, [%rd285];
ld.shared.u32 %r162, [%rd287];
setp.le.s32	%p147, %r162, %r161;
@%p147 bra BB24_187;

cvt.u64.u32	%rd984, %r50;
add.s64 %rd986, %rd125, %rd984;
ld.shared.u8 %rs142, [%rd986];
mov.u32 %r1450, 1;
setp.ne.s16	%p148, %rs142, 0;
@%p148 bra BB24_188;

BB24_187:
add.s32 %r1390, %r50, 8;
cvt.u64.u32	%rd987, %r1390;
add.s64 %rd989, %rd125, %rd987;
ld.shared.u8 %rs143, [%rd989];
setp.eq.s16	%p149, %rs143, 0;
selp.u32	%r1450, 1, 0, %p149;

BB24_188:
bfe.u32 %r905, %r13, 7, 1;
setp.ne.s32	%p150, %r1450, %r905;
@%p150 bra BB24_190;

add.s32 %r1395, %r50, 8;
cvt.u64.u32	%rd990, %r50;
st.shared.u32 [%rd287], %r161;
cvt.u64.u32	%rd994, %r1395;
st.shared.u32 [%rd285], %r162;
mul.wide.u32 %rd997, %r50, 8;
add.s64 %rd999, %rd124, %rd997;
ld.shared.u64 %rd1000, [%rd999];
mul.wide.u32 %rd1001, %r1395, 8;
add.s64 %rd1002, %rd124, %rd1001;
ld.shared.u64 %rd1003, [%rd1002];
st.shared.u64 [%rd999], %rd1003;
st.shared.u64 [%rd1002], %rd1000;
add.s64 %rd1005, %rd125, %rd990;
ld.shared.u8 %rs144, [%rd1005];
add.s64 %rd1006, %rd125, %rd994;
ld.shared.u8 %rs145, [%rd1006];
st.shared.u8 [%rd1005], %rs145;
st.shared.u8 [%rd1006], %rs144;

BB24_190:
bar.sync 0;
ld.shared.u32 %r165, [%rd209];
ld.shared.u32 %r166, [%rd211];
setp.le.s32	%p151, %r166, %r165;
@%p151 bra BB24_192;

cvt.u64.u32	%rd1012, %r36;
add.s64 %rd1014, %rd125, %rd1012;
ld.shared.u8 %rs146, [%rd1014];
mov.u32 %r1451, 1;
setp.ne.s16	%p152, %rs146, 0;
@%p152 bra BB24_193;

BB24_192:
add.s32 %r1391, %r36, 4;
cvt.u64.u32	%rd1015, %r1391;
add.s64 %rd1017, %rd125, %rd1015;
ld.shared.u8 %rs147, [%rd1017];
setp.eq.s16	%p153, %rs147, 0;
selp.u32	%r1451, 1, 0, %p153;

BB24_193:
bfe.u32 %r927, %r13, 7, 1;
setp.ne.s32	%p154, %r1451, %r927;
@%p154 bra BB24_195;

add.s32 %r1394, %r36, 4;
cvt.u64.u32	%rd1018, %r36;
st.shared.u32 [%rd211], %r165;
cvt.u64.u32	%rd1022, %r1394;
st.shared.u32 [%rd209], %r166;
mul.wide.u32 %rd1025, %r36, 8;
add.s64 %rd1027, %rd124, %rd1025;
ld.shared.u64 %rd1028, [%rd1027];
mul.wide.u32 %rd1029, %r1394, 8;
add.s64 %rd1030, %rd124, %rd1029;
ld.shared.u64 %rd1031, [%rd1030];
st.shared.u64 [%rd1027], %rd1031;
st.shared.u64 [%rd1030], %rd1028;
add.s64 %rd1033, %rd125, %rd1018;
ld.shared.u8 %rs148, [%rd1033];
add.s64 %rd1034, %rd125, %rd1022;
ld.shared.u8 %rs149, [%rd1034];
st.shared.u8 [%rd1033], %rs149;
st.shared.u8 [%rd1034], %rs148;

BB24_195:
bar.sync 0;
ld.shared.u32 %r169, [%rd161];
ld.shared.u32 %r170, [%rd163];
setp.le.s32	%p155, %r170, %r169;
@%p155 bra BB24_197;

cvt.u64.u32	%rd1040, %r26;
add.s64 %rd1042, %rd125, %rd1040;
ld.shared.u8 %rs150, [%rd1042];
mov.u32 %r1452, 1;
setp.ne.s16	%p156, %rs150, 0;
@%p156 bra BB24_198;

BB24_197:
add.s32 %r1392, %r26, 2;
cvt.u64.u32	%rd1043, %r1392;
add.s64 %rd1045, %rd125, %rd1043;
ld.shared.u8 %rs151, [%rd1045];
setp.eq.s16	%p157, %rs151, 0;
selp.u32	%r1452, 1, 0, %p157;

BB24_198:
bfe.u32 %r949, %r13, 7, 1;
setp.ne.s32	%p158, %r1452, %r949;
@%p158 bra BB24_200;

add.s32 %r1393, %r26, 2;
cvt.u64.u32	%rd1046, %r26;
st.shared.u32 [%rd163], %r169;
cvt.u64.u32	%rd1050, %r1393;
st.shared.u32 [%rd161], %r170;
mul.wide.u32 %rd1053, %r26, 8;
add.s64 %rd1055, %rd124, %rd1053;
ld.shared.u64 %rd1056, [%rd1055];
mul.wide.u32 %rd1057, %r1393, 8;
add.s64 %rd1058, %rd124, %rd1057;
ld.shared.u64 %rd1059, [%rd1058];
st.shared.u64 [%rd1055], %rd1059;
st.shared.u64 [%rd1058], %rd1056;
add.s64 %rd1061, %rd125, %rd1046;
ld.shared.u8 %rs152, [%rd1061];
add.s64 %rd1062, %rd125, %rd1050;
ld.shared.u8 %rs153, [%rd1062];
st.shared.u8 [%rd1061], %rs153;
st.shared.u8 [%rd1062], %rs152;

BB24_200:
bar.sync 0;
ld.shared.u32 %r173, [%rd141+4];
ld.shared.u32 %r174, [%rd141];
setp.le.s32	%p159, %r174, %r173;
@%p159 bra BB24_202;

cvt.u64.u32	%rd1066, %r270;
add.s64 %rd1068, %rd125, %rd1066;
ld.shared.u8 %rs154, [%rd1068];
mov.u32 %r1453, 1;
setp.ne.s16	%p160, %rs154, 0;
@%p160 bra BB24_203;

BB24_202:
cvt.u64.u32	%rd1069, %r270;
add.s64 %rd1071, %rd125, %rd1069;
ld.shared.u8 %rs155, [%rd1071+1];
setp.eq.s16	%p161, %rs155, 0;
selp.u32	%r1453, 1, 0, %p161;

BB24_203:
bfe.u32 %r963, %r13, 7, 1;
setp.ne.s32	%p162, %r1453, %r963;
@%p162 bra BB24_205;

cvt.u64.u32	%rd1072, %r270;
st.shared.u32 [%rd141], %r173;
st.shared.u32 [%rd141+4], %r174;
mul.wide.u32 %rd1076, %r270, 8;
add.s64 %rd1078, %rd124, %rd1076;
ld.shared.u64 %rd1079, [%rd1078];
ld.shared.u64 %rd1080, [%rd1078+8];
st.shared.u64 [%rd1078], %rd1080;
st.shared.u64 [%rd1078+8], %rd1079;
add.s64 %rd1082, %rd125, %rd1072;
ld.shared.u8 %rs156, [%rd1082];
ld.shared.u8 %rs157, [%rd1082+1];
st.shared.u8 [%rd1082], %rs157;
st.shared.u8 [%rd1082+1], %rs156;

BB24_205:
bar.sync 0;
and.b32 %r966, %r13, 255;
sub.s32 %r180, %r270, %r966;
add.s32 %r968, %r180, 256;
mul.wide.u32 %rd1083, %r968, 4;
add.s64 %rd1085, %rd122, %rd1083;
mul.wide.u32 %rd1086, %r180, 4;
add.s64 %rd1087, %rd122, %rd1086;
ld.shared.u32 %r178, [%rd1085];
ld.shared.u32 %r179, [%rd1087];
setp.le.s32	%p163, %r179, %r178;
@%p163 bra BB24_207;

cvt.u64.u32	%rd1088, %r180;
add.s64 %rd1090, %rd125, %rd1088;
ld.shared.u8 %rs158, [%rd1090];
mov.u32 %r1454, 1;
setp.ne.s16	%p164, %rs158, 0;
@%p164 bra BB24_208;

BB24_207:
add.s32 %r1369, %r180, 256;
cvt.u64.u32	%rd1091, %r1369;
add.s64 %rd1093, %rd125, %rd1091;
ld.shared.u8 %rs159, [%rd1093];
setp.eq.s16	%p165, %rs159, 0;
selp.u32	%r1454, 1, 0, %p165;

BB24_208:
bfe.u32 %r980, %r13, 8, 1;
setp.ne.s32	%p166, %r1454, %r980;
@%p166 bra BB24_210;

mul.wide.u32 %rd1675, %r180, 4;
add.s64 %rd1674, %rd122, %rd1675;
add.s32 %r1384, %r180, 256;
mul.wide.u32 %rd1094, %r180, 8;
add.s64 %rd1096, %rd124, %rd1094;
mul.wide.u32 %rd1097, %r1384, 8;
add.s64 %rd1098, %rd124, %rd1097;
cvt.u64.u32	%rd1099, %r180;
st.shared.u32 [%rd1674], %r178;
cvt.u64.u32	%rd1103, %r1384;
st.shared.u32 [%rd1085], %r179;
ld.shared.u64 %rd1106, [%rd1096];
ld.shared.u64 %rd1107, [%rd1098];
st.shared.u64 [%rd1096], %rd1107;
st.shared.u64 [%rd1098], %rd1106;
add.s64 %rd1109, %rd125, %rd1099;
ld.shared.u8 %rs160, [%rd1109];
add.s64 %rd1110, %rd125, %rd1103;
ld.shared.u8 %rs161, [%rd1110];
st.shared.u8 [%rd1109], %rs161;
st.shared.u8 [%rd1110], %rs160;

BB24_210:
bar.sync 0;
ld.shared.u32 %r183, [%rd869];
ld.shared.u32 %r184, [%rd871];
setp.le.s32	%p167, %r184, %r183;
@%p167 bra BB24_212;

cvt.u64.u32	%rd1116, %r146;
add.s64 %rd1118, %rd125, %rd1116;
ld.shared.u8 %rs162, [%rd1118];
mov.u32 %r1455, 1;
setp.ne.s16	%p168, %rs162, 0;
@%p168 bra BB24_213;

BB24_212:
add.s32 %r1370, %r146, 128;
cvt.u64.u32	%rd1119, %r1370;
add.s64 %rd1121, %rd125, %rd1119;
ld.shared.u8 %rs163, [%rd1121];
setp.eq.s16	%p169, %rs163, 0;
selp.u32	%r1455, 1, 0, %p169;

BB24_213:
bfe.u32 %r1003, %r13, 8, 1;
setp.ne.s32	%p170, %r1455, %r1003;
@%p170 bra BB24_215;

add.s32 %r1383, %r146, 128;
cvt.u64.u32	%rd1122, %r146;
st.shared.u32 [%rd871], %r183;
cvt.u64.u32	%rd1126, %r1383;
st.shared.u32 [%rd869], %r184;
mul.wide.u32 %rd1129, %r146, 8;
add.s64 %rd1131, %rd124, %rd1129;
ld.shared.u64 %rd1132, [%rd1131];
mul.wide.u32 %rd1133, %r1383, 8;
add.s64 %rd1134, %rd124, %rd1133;
ld.shared.u64 %rd1135, [%rd1134];
st.shared.u64 [%rd1131], %rd1135;
st.shared.u64 [%rd1134], %rd1132;
add.s64 %rd1137, %rd125, %rd1122;
ld.shared.u8 %rs164, [%rd1137];
add.s64 %rd1138, %rd125, %rd1126;
ld.shared.u8 %rs165, [%rd1138];
st.shared.u8 [%rd1137], %rs165;
st.shared.u8 [%rd1138], %rs164;

BB24_215:
bar.sync 0;
ld.shared.u32 %r187, [%rd681];
ld.shared.u32 %r188, [%rd683];
setp.le.s32	%p171, %r188, %r187;
@%p171 bra BB24_217;

cvt.u64.u32	%rd1144, %r116;
add.s64 %rd1146, %rd125, %rd1144;
ld.shared.u8 %rs166, [%rd1146];
mov.u32 %r1456, 1;
setp.ne.s16	%p172, %rs166, 0;
@%p172 bra BB24_218;

BB24_217:
add.s32 %r1371, %r116, 64;
cvt.u64.u32	%rd1147, %r1371;
add.s64 %rd1149, %rd125, %rd1147;
ld.shared.u8 %rs167, [%rd1149];
setp.eq.s16	%p173, %rs167, 0;
selp.u32	%r1456, 1, 0, %p173;

BB24_218:
bfe.u32 %r1025, %r13, 8, 1;
setp.ne.s32	%p174, %r1456, %r1025;
@%p174 bra BB24_220;

add.s32 %r1382, %r116, 64;
cvt.u64.u32	%rd1150, %r116;
st.shared.u32 [%rd683], %r187;
cvt.u64.u32	%rd1154, %r1382;
st.shared.u32 [%rd681], %r188;
mul.wide.u32 %rd1157, %r116, 8;
add.s64 %rd1159, %rd124, %rd1157;
ld.shared.u64 %rd1160, [%rd1159];
mul.wide.u32 %rd1161, %r1382, 8;
add.s64 %rd1162, %rd124, %rd1161;
ld.shared.u64 %rd1163, [%rd1162];
st.shared.u64 [%rd1159], %rd1163;
st.shared.u64 [%rd1162], %rd1160;
add.s64 %rd1165, %rd125, %rd1150;
ld.shared.u8 %rs168, [%rd1165];
add.s64 %rd1166, %rd125, %rd1154;
ld.shared.u8 %rs169, [%rd1166];
st.shared.u8 [%rd1165], %rs169;
st.shared.u8 [%rd1166], %rs168;

BB24_220:
bar.sync 0;
ld.shared.u32 %r191, [%rd521];
ld.shared.u32 %r192, [%rd523];
setp.le.s32	%p175, %r192, %r191;
@%p175 bra BB24_222;

cvt.u64.u32	%rd1172, %r90;
add.s64 %rd1174, %rd125, %rd1172;
ld.shared.u8 %rs170, [%rd1174];
mov.u32 %r1457, 1;
setp.ne.s16	%p176, %rs170, 0;
@%p176 bra BB24_223;

BB24_222:
add.s32 %r1372, %r90, 32;
cvt.u64.u32	%rd1175, %r1372;
add.s64 %rd1177, %rd125, %rd1175;
ld.shared.u8 %rs171, [%rd1177];
setp.eq.s16	%p177, %rs171, 0;
selp.u32	%r1457, 1, 0, %p177;

BB24_223:
bfe.u32 %r1047, %r13, 8, 1;
setp.ne.s32	%p178, %r1457, %r1047;
@%p178 bra BB24_225;

add.s32 %r1381, %r90, 32;
cvt.u64.u32	%rd1178, %r90;
st.shared.u32 [%rd523], %r191;
cvt.u64.u32	%rd1182, %r1381;
st.shared.u32 [%rd521], %r192;
mul.wide.u32 %rd1185, %r90, 8;
add.s64 %rd1187, %rd124, %rd1185;
ld.shared.u64 %rd1188, [%rd1187];
mul.wide.u32 %rd1189, %r1381, 8;
add.s64 %rd1190, %rd124, %rd1189;
ld.shared.u64 %rd1191, [%rd1190];
st.shared.u64 [%rd1187], %rd1191;
st.shared.u64 [%rd1190], %rd1188;
add.s64 %rd1193, %rd125, %rd1178;
ld.shared.u8 %rs172, [%rd1193];
add.s64 %rd1194, %rd125, %rd1182;
ld.shared.u8 %rs173, [%rd1194];
st.shared.u8 [%rd1193], %rs173;
st.shared.u8 [%rd1194], %rs172;

BB24_225:
bar.sync 0;
ld.shared.u32 %r195, [%rd389];
ld.shared.u32 %r196, [%rd391];
setp.le.s32	%p179, %r196, %r195;
@%p179 bra BB24_227;

cvt.u64.u32	%rd1200, %r68;
add.s64 %rd1202, %rd125, %rd1200;
ld.shared.u8 %rs174, [%rd1202];
mov.u32 %r1458, 1;
setp.ne.s16	%p180, %rs174, 0;
@%p180 bra BB24_228;

BB24_227:
add.s32 %r1373, %r68, 16;
cvt.u64.u32	%rd1203, %r1373;
add.s64 %rd1205, %rd125, %rd1203;
ld.shared.u8 %rs175, [%rd1205];
setp.eq.s16	%p181, %rs175, 0;
selp.u32	%r1458, 1, 0, %p181;

BB24_228:
bfe.u32 %r1069, %r13, 8, 1;
setp.ne.s32	%p182, %r1458, %r1069;
@%p182 bra BB24_230;

add.s32 %r1380, %r68, 16;
cvt.u64.u32	%rd1206, %r68;
st.shared.u32 [%rd391], %r195;
cvt.u64.u32	%rd1210, %r1380;
st.shared.u32 [%rd389], %r196;
mul.wide.u32 %rd1213, %r68, 8;
add.s64 %rd1215, %rd124, %rd1213;
ld.shared.u64 %rd1216, [%rd1215];
mul.wide.u32 %rd1217, %r1380, 8;
add.s64 %rd1218, %rd124, %rd1217;
ld.shared.u64 %rd1219, [%rd1218];
st.shared.u64 [%rd1215], %rd1219;
st.shared.u64 [%rd1218], %rd1216;
add.s64 %rd1221, %rd125, %rd1206;
ld.shared.u8 %rs176, [%rd1221];
add.s64 %rd1222, %rd125, %rd1210;
ld.shared.u8 %rs177, [%rd1222];
st.shared.u8 [%rd1221], %rs177;
st.shared.u8 [%rd1222], %rs176;

BB24_230:
bar.sync 0;
ld.shared.u32 %r199, [%rd285];
ld.shared.u32 %r200, [%rd287];
setp.le.s32	%p183, %r200, %r199;
@%p183 bra BB24_232;

cvt.u64.u32	%rd1228, %r50;
add.s64 %rd1230, %rd125, %rd1228;
ld.shared.u8 %rs178, [%rd1230];
mov.u32 %r1459, 1;
setp.ne.s16	%p184, %rs178, 0;
@%p184 bra BB24_233;

BB24_232:
add.s32 %r1374, %r50, 8;
cvt.u64.u32	%rd1231, %r1374;
add.s64 %rd1233, %rd125, %rd1231;
ld.shared.u8 %rs179, [%rd1233];
setp.eq.s16	%p185, %rs179, 0;
selp.u32	%r1459, 1, 0, %p185;

BB24_233:
bfe.u32 %r1091, %r13, 8, 1;
setp.ne.s32	%p186, %r1459, %r1091;
@%p186 bra BB24_235;

add.s32 %r1379, %r50, 8;
cvt.u64.u32	%rd1234, %r50;
st.shared.u32 [%rd287], %r199;
cvt.u64.u32	%rd1238, %r1379;
st.shared.u32 [%rd285], %r200;
mul.wide.u32 %rd1241, %r50, 8;
add.s64 %rd1243, %rd124, %rd1241;
ld.shared.u64 %rd1244, [%rd1243];
mul.wide.u32 %rd1245, %r1379, 8;
add.s64 %rd1246, %rd124, %rd1245;
ld.shared.u64 %rd1247, [%rd1246];
st.shared.u64 [%rd1243], %rd1247;
st.shared.u64 [%rd1246], %rd1244;
add.s64 %rd1249, %rd125, %rd1234;
ld.shared.u8 %rs180, [%rd1249];
add.s64 %rd1250, %rd125, %rd1238;
ld.shared.u8 %rs181, [%rd1250];
st.shared.u8 [%rd1249], %rs181;
st.shared.u8 [%rd1250], %rs180;

BB24_235:
bar.sync 0;
ld.shared.u32 %r203, [%rd209];
ld.shared.u32 %r204, [%rd211];
setp.le.s32	%p187, %r204, %r203;
@%p187 bra BB24_237;

cvt.u64.u32	%rd1256, %r36;
add.s64 %rd1258, %rd125, %rd1256;
ld.shared.u8 %rs182, [%rd1258];
mov.u32 %r1460, 1;
setp.ne.s16	%p188, %rs182, 0;
@%p188 bra BB24_238;

BB24_237:
add.s32 %r1375, %r36, 4;
cvt.u64.u32	%rd1259, %r1375;
add.s64 %rd1261, %rd125, %rd1259;
ld.shared.u8 %rs183, [%rd1261];
setp.eq.s16	%p189, %rs183, 0;
selp.u32	%r1460, 1, 0, %p189;

BB24_238:
bfe.u32 %r1113, %r13, 8, 1;
setp.ne.s32	%p190, %r1460, %r1113;
@%p190 bra BB24_240;

add.s32 %r1378, %r36, 4;
cvt.u64.u32	%rd1262, %r36;
st.shared.u32 [%rd211], %r203;
cvt.u64.u32	%rd1266, %r1378;
st.shared.u32 [%rd209], %r204;
mul.wide.u32 %rd1269, %r36, 8;
add.s64 %rd1271, %rd124, %rd1269;
ld.shared.u64 %rd1272, [%rd1271];
mul.wide.u32 %rd1273, %r1378, 8;
add.s64 %rd1274, %rd124, %rd1273;
ld.shared.u64 %rd1275, [%rd1274];
st.shared.u64 [%rd1271], %rd1275;
st.shared.u64 [%rd1274], %rd1272;
add.s64 %rd1277, %rd125, %rd1262;
ld.shared.u8 %rs184, [%rd1277];
add.s64 %rd1278, %rd125, %rd1266;
ld.shared.u8 %rs185, [%rd1278];
st.shared.u8 [%rd1277], %rs185;
st.shared.u8 [%rd1278], %rs184;

BB24_240:
bar.sync 0;
ld.shared.u32 %r207, [%rd161];
ld.shared.u32 %r208, [%rd163];
setp.le.s32	%p191, %r208, %r207;
@%p191 bra BB24_242;

cvt.u64.u32	%rd1284, %r26;
add.s64 %rd1286, %rd125, %rd1284;
ld.shared.u8 %rs186, [%rd1286];
mov.u32 %r1461, 1;
setp.ne.s16	%p192, %rs186, 0;
@%p192 bra BB24_243;

BB24_242:
add.s32 %r1376, %r26, 2;
cvt.u64.u32	%rd1287, %r1376;
add.s64 %rd1289, %rd125, %rd1287;
ld.shared.u8 %rs187, [%rd1289];
setp.eq.s16	%p193, %rs187, 0;
selp.u32	%r1461, 1, 0, %p193;

BB24_243:
bfe.u32 %r1135, %r13, 8, 1;
setp.ne.s32	%p194, %r1461, %r1135;
@%p194 bra BB24_245;

add.s32 %r1377, %r26, 2;
cvt.u64.u32	%rd1290, %r26;
st.shared.u32 [%rd163], %r207;
cvt.u64.u32	%rd1294, %r1377;
st.shared.u32 [%rd161], %r208;
mul.wide.u32 %rd1297, %r26, 8;
add.s64 %rd1299, %rd124, %rd1297;
ld.shared.u64 %rd1300, [%rd1299];
mul.wide.u32 %rd1301, %r1377, 8;
add.s64 %rd1302, %rd124, %rd1301;
ld.shared.u64 %rd1303, [%rd1302];
st.shared.u64 [%rd1299], %rd1303;
st.shared.u64 [%rd1302], %rd1300;
add.s64 %rd1305, %rd125, %rd1290;
ld.shared.u8 %rs188, [%rd1305];
add.s64 %rd1306, %rd125, %rd1294;
ld.shared.u8 %rs189, [%rd1306];
st.shared.u8 [%rd1305], %rs189;
st.shared.u8 [%rd1306], %rs188;

BB24_245:
bar.sync 0;
ld.shared.u32 %r211, [%rd141+4];
ld.shared.u32 %r212, [%rd141];
setp.le.s32	%p195, %r212, %r211;
@%p195 bra BB24_247;

cvt.u64.u32	%rd1310, %r270;
add.s64 %rd1312, %rd125, %rd1310;
ld.shared.u8 %rs190, [%rd1312];
mov.u32 %r1462, 1;
setp.ne.s16	%p196, %rs190, 0;
@%p196 bra BB24_248;

BB24_247:
cvt.u64.u32	%rd1313, %r270;
add.s64 %rd1315, %rd125, %rd1313;
ld.shared.u8 %rs191, [%rd1315+1];
setp.eq.s16	%p197, %rs191, 0;
selp.u32	%r1462, 1, 0, %p197;

BB24_248:
bfe.u32 %r1149, %r13, 8, 1;
setp.ne.s32	%p198, %r1462, %r1149;
@%p198 bra BB24_250;

cvt.u64.u32	%rd1316, %r270;
st.shared.u32 [%rd141], %r211;
st.shared.u32 [%rd141+4], %r212;
mul.wide.u32 %rd1320, %r270, 8;
add.s64 %rd1322, %rd124, %rd1320;
ld.shared.u64 %rd1323, [%rd1322];
ld.shared.u64 %rd1324, [%rd1322+8];
st.shared.u64 [%rd1322], %rd1324;
st.shared.u64 [%rd1322+8], %rd1323;
add.s64 %rd1326, %rd125, %rd1316;
ld.shared.u8 %rs192, [%rd1326];
ld.shared.u8 %rs193, [%rd1326+1];
st.shared.u8 [%rd1326], %rs193;
st.shared.u8 [%rd1326+1], %rs192;

BB24_250:
mov.u32 %r1463, 512;

BB24_251:
bar.sync 0;
add.s32 %r1154, %r1463, -1;
and.b32 %r1155, %r1154, %r13;
sub.s32 %r1157, %r270, %r1155;
add.s32 %r1158, %r1157, %r1463;
cvt.u64.u32	%rd52, %r1158;
mul.wide.u32 %rd1327, %r1158, 4;
add.s64 %rd53, %rd122, %rd1327;
add.s64 %rd54, %rd125, %rd52;
cvt.u64.u32	%rd55, %r1157;
mul.wide.u32 %rd1330, %r1157, 4;
add.s64 %rd56, %rd122, %rd1330;
ld.shared.u32 %r216, [%rd53];
ld.shared.u32 %r217, [%rd56];
add.s64 %rd57, %rd125, %rd55;
setp.le.s32	%p199, %r217, %r216;
@%p199 bra BB24_253;

ld.shared.u8 %rs194, [%rd57];
mov.u32 %r1464, 1;
setp.ne.s16	%p200, %rs194, 0;
@%p200 bra BB24_254;

BB24_253:
ld.shared.u8 %rs195, [%rd54];
setp.eq.s16	%p201, %rs195, 0;
selp.u32	%r1464, 1, 0, %p201;

BB24_254:
bfe.u32 %r1161, %r13, 9, 1;
setp.ne.s32	%p202, %r1464, %r1161;
@%p202 bra BB24_256;

shl.b64 %rd1331, %rd52, 3;
add.s64 %rd1333, %rd124, %rd1331;
st.shared.u32 [%rd56], %r216;
st.shared.u32 [%rd53], %r217;
shl.b64 %rd1334, %rd55, 3;
add.s64 %rd1335, %rd124, %rd1334;
ld.shared.u64 %rd1336, [%rd1335];
ld.shared.u64 %rd1337, [%rd1333];
st.shared.u64 [%rd1335], %rd1337;
st.shared.u64 [%rd1333], %rd1336;
ld.shared.u8 %rs196, [%rd57];
ld.shared.u8 %rs197, [%rd54];
st.shared.u8 [%rd57], %rs197;
st.shared.u8 [%rd54], %rs196;

BB24_256:
shr.u32 %r220, %r1463, 1;
bar.sync 0;
add.s32 %r1162, %r220, -1;
and.b32 %r1164, %r1162, %r13;
sub.s32 %r1166, %r270, %r1164;
add.s32 %r1167, %r1166, %r220;
cvt.u64.u32	%rd58, %r1167;
mul.wide.u32 %rd1338, %r1167, 4;
add.s64 %rd59, %rd122, %rd1338;
add.s64 %rd60, %rd125, %rd58;
cvt.u64.u32	%rd61, %r1166;
mul.wide.u32 %rd1341, %r1166, 4;
add.s64 %rd62, %rd122, %rd1341;
ld.shared.u32 %r221, [%rd59];
ld.shared.u32 %r222, [%rd62];
add.s64 %rd63, %rd125, %rd61;
setp.le.s32	%p203, %r222, %r221;
@%p203 bra BB24_258;

ld.shared.u8 %rs198, [%rd63];
mov.u32 %r1465, 1;
setp.ne.s16	%p204, %rs198, 0;
@%p204 bra BB24_259;

BB24_258:
ld.shared.u8 %rs199, [%rd60];
setp.eq.s16	%p205, %rs199, 0;
selp.u32	%r1465, 1, 0, %p205;

BB24_259:
bfe.u32 %r1170, %r13, 9, 1;
setp.ne.s32	%p206, %r1465, %r1170;
@%p206 bra BB24_261;

shl.b64 %rd1342, %rd58, 3;
add.s64 %rd1344, %rd124, %rd1342;
st.shared.u32 [%rd62], %r221;
st.shared.u32 [%rd59], %r222;
shl.b64 %rd1345, %rd61, 3;
add.s64 %rd1346, %rd124, %rd1345;
ld.shared.u64 %rd1347, [%rd1346];
ld.shared.u64 %rd1348, [%rd1344];
st.shared.u64 [%rd1346], %rd1348;
st.shared.u64 [%rd1344], %rd1347;
ld.shared.u8 %rs200, [%rd63];
ld.shared.u8 %rs201, [%rd60];
st.shared.u8 [%rd63], %rs201;
st.shared.u8 [%rd60], %rs200;

BB24_261:
shr.u32 %r1463, %r1463, 2;
setp.ne.s32	%p207, %r1463, 0;
@%p207 bra BB24_251;

bar.sync 0;
and.b32 %r1171, %r13, 1023;
sub.s32 %r1172, %r270, %r1171;
add.s32 %r1173, %r1172, 1024;
cvt.u64.u32	%rd64, %r1173;
mul.wide.u32 %rd1349, %r1173, 4;
add.s64 %rd65, %rd122, %rd1349;
cvt.u64.u32	%rd66, %r1172;
mul.wide.u32 %rd1351, %r1172, 4;
add.s64 %rd67, %rd122, %rd1351;
ld.shared.u32 %r228, [%rd65];
ld.shared.u32 %r229, [%rd67];
add.s64 %rd68, %rd125, %rd66;
setp.le.s32	%p208, %r229, %r228;
@%p208 bra BB24_264;

ld.shared.u8 %rs202, [%rd68];
setp.ne.s16	%p209, %rs202, 0;
@%p209 bra BB24_266;

BB24_264:
add.s64 %rd69, %rd125, %rd64;
ld.shared.u8 %rs1, [%rd69];
setp.eq.s16	%p210, %rs1, 0;
@%p210 bra BB24_266;

shl.b64 %rd1354, %rd64, 3;
add.s64 %rd1356, %rd124, %rd1354;
st.shared.u32 [%rd67], %r228;
st.shared.u32 [%rd65], %r229;
shl.b64 %rd1357, %rd66, 3;
add.s64 %rd1358, %rd124, %rd1357;
ld.shared.u64 %rd1359, [%rd1358];
ld.shared.u64 %rd1360, [%rd1356];
st.shared.u64 [%rd1358], %rd1360;
st.shared.u64 [%rd1356], %rd1359;
ld.shared.u8 %rs203, [%rd68];
st.shared.u8 [%rd68], %rs1;
st.shared.u8 [%rd69], %rs203;

BB24_266:
bar.sync 0;
mov.u32 %r1385, %tid.x;
mov.u64 %rd1665, _Z20bitonicSortKVInPlaceIilLin1ELin1E6GTCompIiEmLi2048EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3_$__cuda_local_var_181271_29_non_const_sharedKeys;
and.b32 %r1175, %r1385, 511;
sub.s32 %r1177, %r270, %r1175;
add.s32 %r1178, %r1177, 512;
cvt.u64.u32	%rd70, %r1178;
mul.wide.u32 %rd1361, %r1178, 4;
add.s64 %rd71, %rd1665, %rd1361;
cvt.u64.u32	%rd72, %r1177;
mul.wide.u32 %rd1363, %r1177, 4;
add.s64 %rd73, %rd1665, %rd1363;
ld.shared.u32 %r230, [%rd71];
ld.shared.u32 %r231, [%rd73];
add.s64 %rd74, %rd125, %rd72;
setp.le.s32	%p211, %r231, %r230;
@%p211 bra BB24_268;

ld.shared.u8 %rs204, [%rd74];
setp.ne.s16	%p212, %rs204, 0;
@%p212 bra BB24_270;

BB24_268:
add.s64 %rd75, %rd125, %rd70;
ld.shared.u8 %rs2, [%rd75];
setp.eq.s16	%p213, %rs2, 0;
@%p213 bra BB24_270;

shl.b64 %rd1366, %rd70, 3;
add.s64 %rd1368, %rd124, %rd1366;
st.shared.u32 [%rd73], %r230;
st.shared.u32 [%rd71], %r231;
shl.b64 %rd1369, %rd72, 3;
add.s64 %rd1370, %rd124, %rd1369;
ld.shared.u64 %rd1371, [%rd1370];
ld.shared.u64 %rd1372, [%rd1368];
st.shared.u64 [%rd1370], %rd1372;
st.shared.u64 [%rd1368], %rd1371;
ld.shared.u8 %rs205, [%rd74];
st.shared.u8 [%rd74], %rs2;
st.shared.u8 [%rd75], %rs205;

BB24_270:
bar.sync 0;
mul.wide.u32 %rd1673, %r180, 4;
mov.u64 %rd1672, _Z20bitonicSortKVInPlaceIilLin1ELin1E6GTCompIiEmLi2048EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3_$__cuda_local_var_181271_29_non_const_sharedKeys;
add.s64 %rd1671, %rd1672, %rd1673;
ld.shared.u32 %r232, [%rd1085];
ld.shared.u32 %r233, [%rd1671];
setp.le.s32	%p214, %r233, %r232;
@%p214 bra BB24_272;

cvt.u64.u32	%rd1378, %r180;
add.s64 %rd1380, %rd125, %rd1378;
ld.shared.u8 %rs206, [%rd1380];
setp.ne.s16	%p215, %rs206, 0;
@%p215 bra BB24_274;

BB24_272:
add.s32 %r1350, %r180, 256;
cvt.u64.u32	%rd1381, %r1350;
add.s64 %rd1383, %rd125, %rd1381;
ld.shared.u8 %rs3, [%rd1383];
setp.eq.s16	%p216, %rs3, 0;
@%p216 bra BB24_274;

mul.wide.u32 %rd1670, %r180, 4;
mov.u64 %rd1669, _Z20bitonicSortKVInPlaceIilLin1ELin1E6GTCompIiEmLi2048EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3_$__cuda_local_var_181271_29_non_const_sharedKeys;
add.s64 %rd1668, %rd1669, %rd1670;
add.s32 %r1351, %r180, 256;
cvt.u64.u32	%rd1384, %r180;
st.shared.u32 [%rd1668], %r232;
st.shared.u32 [%rd1085], %r233;
mul.wide.u32 %rd1391, %r180, 8;
add.s64 %rd1393, %rd124, %rd1391;
ld.shared.u64 %rd1394, [%rd1393];
mul.wide.u32 %rd1395, %r1351, 8;
add.s64 %rd1396, %rd124, %rd1395;
ld.shared.u64 %rd1397, [%rd1396];
st.shared.u64 [%rd1393], %rd1397;
st.shared.u64 [%rd1396], %rd1394;
add.s64 %rd1399, %rd125, %rd1384;
ld.shared.u8 %rs207, [%rd1399];
st.shared.u8 [%rd1399], %rs3;
st.shared.u8 [%rd1383], %rs207;

BB24_274:
bar.sync 0;
ld.shared.u32 %r234, [%rd869];
ld.shared.u32 %r235, [%rd871];
setp.le.s32	%p217, %r235, %r234;
@%p217 bra BB24_276;

cvt.u64.u32	%rd1406, %r146;
add.s64 %rd1408, %rd125, %rd1406;
ld.shared.u8 %rs208, [%rd1408];
setp.ne.s16	%p218, %rs208, 0;
@%p218 bra BB24_278;

BB24_276:
add.s32 %r1352, %r146, 128;
cvt.u64.u32	%rd1409, %r1352;
add.s64 %rd1411, %rd125, %rd1409;
ld.shared.u8 %rs4, [%rd1411];
setp.eq.s16	%p219, %rs4, 0;
@%p219 bra BB24_278;

add.s32 %r1353, %r146, 128;
cvt.u64.u32	%rd1412, %r146;
st.shared.u32 [%rd871], %r234;
st.shared.u32 [%rd869], %r235;
mul.wide.u32 %rd1419, %r146, 8;
add.s64 %rd1421, %rd124, %rd1419;
ld.shared.u64 %rd1422, [%rd1421];
mul.wide.u32 %rd1423, %r1353, 8;
add.s64 %rd1424, %rd124, %rd1423;
ld.shared.u64 %rd1425, [%rd1424];
st.shared.u64 [%rd1421], %rd1425;
st.shared.u64 [%rd1424], %rd1422;
add.s64 %rd1427, %rd125, %rd1412;
ld.shared.u8 %rs209, [%rd1427];
st.shared.u8 [%rd1427], %rs4;
st.shared.u8 [%rd1411], %rs209;

BB24_278:
bar.sync 0;
ld.shared.u32 %r236, [%rd681];
ld.shared.u32 %r237, [%rd683];
setp.le.s32	%p220, %r237, %r236;
@%p220 bra BB24_280;

cvt.u64.u32	%rd1434, %r116;
add.s64 %rd1436, %rd125, %rd1434;
ld.shared.u8 %rs210, [%rd1436];
setp.ne.s16	%p221, %rs210, 0;
@%p221 bra BB24_282;

BB24_280:
add.s32 %r1354, %r116, 64;
cvt.u64.u32	%rd1437, %r1354;
add.s64 %rd1439, %rd125, %rd1437;
ld.shared.u8 %rs5, [%rd1439];
setp.eq.s16	%p222, %rs5, 0;
@%p222 bra BB24_282;

add.s32 %r1355, %r116, 64;
cvt.u64.u32	%rd1440, %r116;
st.shared.u32 [%rd683], %r236;
st.shared.u32 [%rd681], %r237;
mul.wide.u32 %rd1447, %r116, 8;
add.s64 %rd1449, %rd124, %rd1447;
ld.shared.u64 %rd1450, [%rd1449];
mul.wide.u32 %rd1451, %r1355, 8;
add.s64 %rd1452, %rd124, %rd1451;
ld.shared.u64 %rd1453, [%rd1452];
st.shared.u64 [%rd1449], %rd1453;
st.shared.u64 [%rd1452], %rd1450;
add.s64 %rd1455, %rd125, %rd1440;
ld.shared.u8 %rs211, [%rd1455];
st.shared.u8 [%rd1455], %rs5;
st.shared.u8 [%rd1439], %rs211;

BB24_282:
bar.sync 0;
ld.shared.u32 %r238, [%rd521];
ld.shared.u32 %r239, [%rd523];
setp.le.s32	%p223, %r239, %r238;
@%p223 bra BB24_284;

cvt.u64.u32	%rd1462, %r90;
add.s64 %rd1464, %rd125, %rd1462;
ld.shared.u8 %rs212, [%rd1464];
setp.ne.s16	%p224, %rs212, 0;
@%p224 bra BB24_286;

BB24_284:
add.s32 %r1356, %r90, 32;
cvt.u64.u32	%rd1465, %r1356;
add.s64 %rd1467, %rd125, %rd1465;
ld.shared.u8 %rs6, [%rd1467];
setp.eq.s16	%p225, %rs6, 0;
@%p225 bra BB24_286;

add.s32 %r1357, %r90, 32;
cvt.u64.u32	%rd1468, %r90;
st.shared.u32 [%rd523], %r238;
st.shared.u32 [%rd521], %r239;
mul.wide.u32 %rd1475, %r90, 8;
add.s64 %rd1477, %rd124, %rd1475;
ld.shared.u64 %rd1478, [%rd1477];
mul.wide.u32 %rd1479, %r1357, 8;
add.s64 %rd1480, %rd124, %rd1479;
ld.shared.u64 %rd1481, [%rd1480];
st.shared.u64 [%rd1477], %rd1481;
st.shared.u64 [%rd1480], %rd1478;
add.s64 %rd1483, %rd125, %rd1468;
ld.shared.u8 %rs213, [%rd1483];
st.shared.u8 [%rd1483], %rs6;
st.shared.u8 [%rd1467], %rs213;

BB24_286:
bar.sync 0;
ld.shared.u32 %r240, [%rd389];
ld.shared.u32 %r241, [%rd391];
setp.le.s32	%p226, %r241, %r240;
@%p226 bra BB24_288;

cvt.u64.u32	%rd1490, %r68;
add.s64 %rd1492, %rd125, %rd1490;
ld.shared.u8 %rs214, [%rd1492];
setp.ne.s16	%p227, %rs214, 0;
@%p227 bra BB24_290;

BB24_288:
add.s32 %r1358, %r68, 16;
cvt.u64.u32	%rd1493, %r1358;
add.s64 %rd1495, %rd125, %rd1493;
ld.shared.u8 %rs7, [%rd1495];
setp.eq.s16	%p228, %rs7, 0;
@%p228 bra BB24_290;

add.s32 %r1359, %r68, 16;
cvt.u64.u32	%rd1496, %r68;
st.shared.u32 [%rd391], %r240;
st.shared.u32 [%rd389], %r241;
mul.wide.u32 %rd1503, %r68, 8;
add.s64 %rd1505, %rd124, %rd1503;
ld.shared.u64 %rd1506, [%rd1505];
mul.wide.u32 %rd1507, %r1359, 8;
add.s64 %rd1508, %rd124, %rd1507;
ld.shared.u64 %rd1509, [%rd1508];
st.shared.u64 [%rd1505], %rd1509;
st.shared.u64 [%rd1508], %rd1506;
add.s64 %rd1511, %rd125, %rd1496;
ld.shared.u8 %rs215, [%rd1511];
st.shared.u8 [%rd1511], %rs7;
st.shared.u8 [%rd1495], %rs215;

BB24_290:
bar.sync 0;
ld.shared.u32 %r242, [%rd285];
ld.shared.u32 %r243, [%rd287];
setp.le.s32	%p229, %r243, %r242;
@%p229 bra BB24_292;

cvt.u64.u32	%rd1518, %r50;
add.s64 %rd1520, %rd125, %rd1518;
ld.shared.u8 %rs216, [%rd1520];
setp.ne.s16	%p230, %rs216, 0;
@%p230 bra BB24_294;

BB24_292:
add.s32 %r1360, %r50, 8;
cvt.u64.u32	%rd1521, %r1360;
add.s64 %rd1523, %rd125, %rd1521;
ld.shared.u8 %rs8, [%rd1523];
setp.eq.s16	%p231, %rs8, 0;
@%p231 bra BB24_294;

add.s32 %r1361, %r50, 8;
cvt.u64.u32	%rd1524, %r50;
st.shared.u32 [%rd287], %r242;
st.shared.u32 [%rd285], %r243;
mul.wide.u32 %rd1531, %r50, 8;
add.s64 %rd1533, %rd124, %rd1531;
ld.shared.u64 %rd1534, [%rd1533];
mul.wide.u32 %rd1535, %r1361, 8;
add.s64 %rd1536, %rd124, %rd1535;
ld.shared.u64 %rd1537, [%rd1536];
st.shared.u64 [%rd1533], %rd1537;
st.shared.u64 [%rd1536], %rd1534;
add.s64 %rd1539, %rd125, %rd1524;
ld.shared.u8 %rs217, [%rd1539];
st.shared.u8 [%rd1539], %rs8;
st.shared.u8 [%rd1523], %rs217;

BB24_294:
bar.sync 0;
ld.shared.u32 %r244, [%rd209];
ld.shared.u32 %r245, [%rd211];
setp.le.s32	%p232, %r245, %r244;
@%p232 bra BB24_296;

cvt.u64.u32	%rd1546, %r36;
add.s64 %rd1548, %rd125, %rd1546;
ld.shared.u8 %rs218, [%rd1548];
setp.ne.s16	%p233, %rs218, 0;
@%p233 bra BB24_298;

BB24_296:
add.s32 %r1362, %r36, 4;
cvt.u64.u32	%rd1549, %r1362;
add.s64 %rd1551, %rd125, %rd1549;
ld.shared.u8 %rs9, [%rd1551];
setp.eq.s16	%p234, %rs9, 0;
@%p234 bra BB24_298;

add.s32 %r1363, %r36, 4;
cvt.u64.u32	%rd1552, %r36;
st.shared.u32 [%rd211], %r244;
st.shared.u32 [%rd209], %r245;
mul.wide.u32 %rd1559, %r36, 8;
add.s64 %rd1561, %rd124, %rd1559;
ld.shared.u64 %rd1562, [%rd1561];
mul.wide.u32 %rd1563, %r1363, 8;
add.s64 %rd1564, %rd124, %rd1563;
ld.shared.u64 %rd1565, [%rd1564];
st.shared.u64 [%rd1561], %rd1565;
st.shared.u64 [%rd1564], %rd1562;
add.s64 %rd1567, %rd125, %rd1552;
ld.shared.u8 %rs219, [%rd1567];
st.shared.u8 [%rd1567], %rs9;
st.shared.u8 [%rd1551], %rs219;

BB24_298:
bar.sync 0;
ld.shared.u32 %r246, [%rd161];
ld.shared.u32 %r247, [%rd163];
setp.le.s32	%p235, %r247, %r246;
@%p235 bra BB24_300;

cvt.u64.u32	%rd1574, %r26;
add.s64 %rd1576, %rd125, %rd1574;
ld.shared.u8 %rs220, [%rd1576];
setp.ne.s16	%p236, %rs220, 0;
@%p236 bra BB24_302;

BB24_300:
add.s32 %r1364, %r26, 2;
cvt.u64.u32	%rd1577, %r1364;
add.s64 %rd1579, %rd125, %rd1577;
ld.shared.u8 %rs10, [%rd1579];
setp.eq.s16	%p237, %rs10, 0;
@%p237 bra BB24_302;

add.s32 %r1365, %r26, 2;
cvt.u64.u32	%rd1580, %r26;
st.shared.u32 [%rd163], %r246;
st.shared.u32 [%rd161], %r247;
mul.wide.u32 %rd1587, %r26, 8;
add.s64 %rd1589, %rd124, %rd1587;
ld.shared.u64 %rd1590, [%rd1589];
mul.wide.u32 %rd1591, %r1365, 8;
add.s64 %rd1592, %rd124, %rd1591;
ld.shared.u64 %rd1593, [%rd1592];
st.shared.u64 [%rd1589], %rd1593;
st.shared.u64 [%rd1592], %rd1590;
add.s64 %rd1595, %rd125, %rd1580;
ld.shared.u8 %rs221, [%rd1595];
st.shared.u8 [%rd1595], %rs10;
st.shared.u8 [%rd1579], %rs221;

BB24_302:
bar.sync 0;
ld.shared.u32 %r248, [%rd141+4];
ld.shared.u32 %r249, [%rd141];
setp.le.s32	%p238, %r249, %r248;
@%p238 bra BB24_304;

cvt.u64.u32	%rd1600, %r270;
add.s64 %rd1602, %rd125, %rd1600;
ld.shared.u8 %rs222, [%rd1602];
setp.ne.s16	%p239, %rs222, 0;
@%p239 bra BB24_306;

BB24_304:
cvt.u64.u32	%rd1603, %r270;
add.s64 %rd1605, %rd125, %rd1603;
ld.shared.u8 %rs11, [%rd1605+1];
setp.eq.s16	%p240, %rs11, 0;
@%p240 bra BB24_306;

st.shared.u32 [%rd141], %r248;
st.shared.u32 [%rd141+4], %r249;
mul.wide.u32 %rd1610, %r270, 8;
add.s64 %rd1612, %rd124, %rd1610;
ld.shared.u64 %rd1613, [%rd1612];
ld.shared.u64 %rd1614, [%rd1612+8];
st.shared.u64 [%rd1612], %rd1614;
st.shared.u64 [%rd1612+8], %rd1613;
ld.shared.u8 %rs223, [%rd1605];
st.shared.u8 [%rd1605], %rs11;
st.shared.u8 [%rd1605+1], %rs223;

BB24_306:
mov.u32 %r1366, %tid.x;
ld.param.u64 %rd1660, [_Z20bitonicSortKVInPlaceIilLin1ELin1E6GTCompIiEmLi2048EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_2];
cvt.s64.s32	%rd1659, %r1366;
setp.lt.u64	%p242, %rd1659, %rd1660;
bar.sync 0;
@!%p242 bra BB24_308;
bra.uni BB24_307;

BB24_307:
mov.u64 %rd1667, _Z20bitonicSortKVInPlaceIilLin1ELin1E6GTCompIiEmLi2048EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3_$__cuda_local_var_181271_29_non_const_sharedKeys;
mov.u32 %r1349, %tid.x;
cvt.s64.s32	%rd1664, %r1349;
mul.wide.s32 %rd1619, %r1349, 4;
add.s64 %rd1621, %rd1667, %rd1619;
ld.shared.u32 %r1341, [%rd1621];
ld.local.u64 %rd1622, [%rd2];
cvta.to.global.u64 %rd1623, %rd1622;
mul.lo.s64 %rd1624, %rd1664, %rd78;
add.s64 %rd1625, %rd1624, %rd25;
shl.b64 %rd1626, %rd1625, 2;
add.s64 %rd1627, %rd1623, %rd1626;
st.global.u32 [%rd1627], %r1341;
mul.wide.s32 %rd1628, %r1349, 8;
add.s64 %rd1630, %rd124, %rd1628;
ld.shared.u64 %rd1631, [%rd1630];
ld.local.u64 %rd1632, [%rd3];
cvta.to.global.u64 %rd1633, %rd1632;
mul.lo.s64 %rd1634, %rd1664, %rd79;
add.s64 %rd1635, %rd1634, %rd42;
shl.b64 %rd1636, %rd1635, 3;
add.s64 %rd1637, %rd1633, %rd1636;
st.global.u64 [%rd1637], %rd1631;

BB24_308:
mov.u32 %r1367, %tid.x;
add.s32 %r1347, %r1367, 1024;
ld.param.u64 %rd1662, [_Z20bitonicSortKVInPlaceIilLin1ELin1E6GTCompIiEmLi2048EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_2];
cvt.s64.s32	%rd1661, %r1347;
setp.ge.u64	%p243, %rd1661, %rd1662;
@%p243 bra BB24_310;

mov.u32 %r1368, %tid.x;
mov.u64 %rd1666, _Z20bitonicSortKVInPlaceIilLin1ELin1E6GTCompIiEmLi2048EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3_$__cuda_local_var_181271_29_non_const_sharedKeys;
add.s32 %r1348, %r1368, 1024;
cvt.s64.s32	%rd1663, %r1348;
mul.wide.s32 %rd1639, %r1368, 4;
add.s64 %rd1641, %rd1666, %rd1639;
ld.shared.u32 %r1345, [%rd1641+4096];
ld.local.u64 %rd1642, [%rd2];
cvta.to.global.u64 %rd1643, %rd1642;
mul.lo.s64 %rd1645, %rd1663, %rd78;
add.s64 %rd1646, %rd1645, %rd25;
shl.b64 %rd1647, %rd1646, 2;
add.s64 %rd1648, %rd1643, %rd1647;
st.global.u32 [%rd1648], %r1345;
mul.wide.s32 %rd1649, %r1368, 8;
add.s64 %rd1651, %rd124, %rd1649;
ld.shared.u64 %rd1652, [%rd1651+8192];
ld.local.u64 %rd1653, [%rd3];
cvta.to.global.u64 %rd1654, %rd1653;
mul.lo.s64 %rd1655, %rd1663, %rd79;
add.s64 %rd1656, %rd1655, %rd42;
shl.b64 %rd1657, %rd1656, 3;
add.s64 %rd1658, %rd1654, %rd1657;
st.global.u64 [%rd1658], %rd1652;

BB24_310:
ret;
}


.visible .entry _Z20bitonicSortKVInPlaceIilLin1ELin1E6LTCompIiEmLi2048EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3_(
.param .align 8 .b8 _Z20bitonicSortKVInPlaceIilLin1ELin1E6LTCompIiEmLi2048EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_0[416],
.param .u64 _Z20bitonicSortKVInPlaceIilLin1ELin1E6LTCompIiEmLi2048EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_1,
.param .u64 _Z20bitonicSortKVInPlaceIilLin1ELin1E6LTCompIiEmLi2048EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_2,
.param .u64 _Z20bitonicSortKVInPlaceIilLin1ELin1E6LTCompIiEmLi2048EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_3,
.param .align 8 .b8 _Z20bitonicSortKVInPlaceIilLin1ELin1E6LTCompIiEmLi2048EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_4[416],
.param .u64 _Z20bitonicSortKVInPlaceIilLin1ELin1E6LTCompIiEmLi2048EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_5,
.param .align 1 .b8 _Z20bitonicSortKVInPlaceIilLin1ELin1E6LTCompIiEmLi2048EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_6[1]
)
.maxntid 1024, 1, 1
{
.local .align 8 .b8 __local_depot25[832];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<244>;
.reg .b16 %rs<224>;
.reg .b32 %r<1466>;
.reg .b64 %rd<1703>;

	.shared .align 4 .b8 _Z20bitonicSortKVInPlaceIilLin1ELin1E6LTCompIiEmLi2048EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3_$__cuda_local_var_181271_29_non_const_sharedKeys[8192];

	.shared .align 8 .b8 _Z20bitonicSortKVInPlaceIilLin1ELin1E6LTCompIiEmLi2048EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3_$__cuda_local_var_181272_29_non_const_sharedValues[16384];

	.shared .align 1 .b8 _Z20bitonicSortKVInPlaceIilLin1ELin1E6LTCompIiEmLi2048EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3_$__cuda_local_var_181273_32_non_const_sharedValid[2048];

mov.u64 %rd1702, __local_depot25;
cvta.local.u64 %SP, %rd1702;
ld.param.u64 %rd76, [_Z20bitonicSortKVInPlaceIilLin1ELin1E6LTCompIiEmLi2048EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_1];
ld.param.u64 %rd77, [_Z20bitonicSortKVInPlaceIilLin1ELin1E6LTCompIiEmLi2048EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_2];
ld.param.u64 %rd78, [_Z20bitonicSortKVInPlaceIilLin1ELin1E6LTCompIiEmLi2048EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_3];
ld.param.u64 %rd79, [_Z20bitonicSortKVInPlaceIilLin1ELin1E6LTCompIiEmLi2048EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_5];
mov.u64 %rd4, _Z20bitonicSortKVInPlaceIilLin1ELin1E6LTCompIiEmLi2048EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_0;
mov.u64 %rd1, _Z20bitonicSortKVInPlaceIilLin1ELin1E6LTCompIiEmLi2048EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_4;
add.u64 %rd80, %SP, 0;
cvta.to.local.u64 %rd2, %rd80;
add.u64 %rd81, %SP, 416;
cvta.to.local.u64 %rd3, %rd81;
mov.u32 %r1412, 0;
mov.pred %p4, 0;
@%p4 bra BB25_2;

BB25_1:
mul.wide.s32 %rd82, %r1412, 8;
add.s64 %rd83, %rd4, %rd82;
ld.param.u64 %rd84, [%rd83];
add.s64 %rd85, %rd2, %rd82;
st.local.u64 [%rd85], %rd84;
add.s32 %r1412, %r1412, 1;
setp.lt.u32	%p5, %r1412, 52;
@%p5 bra BB25_1;

BB25_2:
mov.u32 %r1413, 0;
@%p4 bra BB25_4;

BB25_3:
mul.wide.s32 %rd86, %r1413, 8;
add.s64 %rd87, %rd1, %rd86;
ld.param.u64 %rd88, [%rd87];
add.s64 %rd89, %rd3, %rd86;
st.local.u64 [%rd89], %rd88;
add.s32 %r1413, %r1413, 1;
setp.lt.u32	%p7, %r1413, 52;
@%p7 bra BB25_3;

BB25_4:
mov.u32 %r252, %nctaid.y;
mov.u32 %r253, %ctaid.z;
mov.u32 %r254, %ctaid.y;
mad.lo.s32 %r255, %r252, %r253, %r254;
mov.u32 %r256, %nctaid.x;
mov.u32 %r257, %ctaid.x;
mad.lo.s32 %r258, %r255, %r256, %r257;
cvt.u64.u32	%rd8, %r258;
setp.ge.u64	%p8, %rd8, %rd76;
@%p8 bra BB25_310;

ld.local.u32 %r5, [%rd2+408];
add.s32 %r1414, %r5, -1;
mov.u64 %rd90, 0;
setp.lt.s32	%p9, %r1414, 1;
mov.u64 %rd1690, %rd8;
mov.u64 %rd1698, %rd90;
@%p9 bra BB25_11;

mul.wide.s32 %rd92, %r5, 8;
add.s64 %rd1676, %rd2, %rd92;
mov.u64 %rd1699, 0;
mov.u64 %rd1691, %rd8;

BB25_7:
ld.local.u64 %rd14, [%rd1676];
or.b64 %rd93, %rd1691, %rd14;
and.b64 %rd94, %rd93, -4294967296;
setp.eq.s64	%p10, %rd94, 0;
@%p10 bra BB25_9;
bra.uni BB25_8;

BB25_9:
cvt.u32.u64	%r259, %rd14;
cvt.u32.u64	%r260, %rd1691;
div.u32 %r261, %r260, %r259;
rem.u32 %r262, %r260, %r259;
cvt.u64.u32	%rd1692, %r261;
cvt.u64.u32	%rd1677, %r262;
bra.uni BB25_10;

BB25_8:
div.u64 %rd1692, %rd1691, %rd14;
rem.u64 %rd1677, %rd1691, %rd14;

BB25_10:
mov.u64 %rd1691, %rd1692;
ld.local.u64 %rd95, [%rd1676+200];
mul.lo.s64 %rd96, %rd95, %rd1677;
add.s64 %rd1699, %rd96, %rd1699;
add.s64 %rd1676, %rd1676, -8;
add.s32 %r1414, %r1414, -1;
setp.gt.s32	%p11, %r1414, 0;
mov.u64 %rd1684, %rd1691;
mov.u64 %rd1690, %rd1684;
mov.u64 %rd1693, %rd1699;
mov.u64 %rd1698, %rd1693;
@%p11 bra BB25_7;

BB25_11:
mov.u64 %rd24, %rd1698;
mov.u64 %rd23, %rd1690;
ld.local.u64 %rd98, [%rd2+208];
mul.lo.s64 %rd99, %rd98, %rd23;
add.s64 %rd25, %rd99, %rd24;
ld.local.u32 %r9, [%rd3+408];
add.s32 %r1415, %r9, -1;
setp.lt.s32	%p12, %r1415, 1;
mov.u64 %rd1687, %rd8;
mov.u64 %rd1696, %rd90;
@%p12 bra BB25_17;

mul.wide.s32 %rd101, %r9, 8;
add.s64 %rd1678, %rd3, %rd101;
mov.u64 %rd1697, 0;
mov.u64 %rd1688, %rd8;

BB25_13:
ld.local.u64 %rd31, [%rd1678];
or.b64 %rd102, %rd1688, %rd31;
and.b64 %rd103, %rd102, -4294967296;
setp.eq.s64	%p13, %rd103, 0;
@%p13 bra BB25_15;
bra.uni BB25_14;

BB25_15:
cvt.u32.u64	%r263, %rd31;
cvt.u32.u64	%r264, %rd1688;
div.u32 %r265, %r264, %r263;
rem.u32 %r266, %r264, %r263;
cvt.u64.u32	%rd1689, %r265;
cvt.u64.u32	%rd1679, %r266;
bra.uni BB25_16;

BB25_14:
div.u64 %rd1689, %rd1688, %rd31;
rem.u64 %rd1679, %rd1688, %rd31;

BB25_16:
mov.u64 %rd1688, %rd1689;
ld.local.u64 %rd104, [%rd1678+200];
mul.lo.s64 %rd105, %rd104, %rd1679;
add.s64 %rd1697, %rd105, %rd1697;
add.s64 %rd1678, %rd1678, -8;
add.s32 %r1415, %r1415, -1;
setp.gt.s32	%p14, %r1415, 0;
mov.u64 %rd1687, %rd1688;
mov.u64 %rd1696, %rd1697;
@%p14 bra BB25_13;

BB25_17:
ld.local.u64 %rd106, [%rd3+208];
mul.lo.s64 %rd107, %rd106, %rd1687;
add.s64 %rd42, %rd107, %rd1696;
mov.u32 %r13, %tid.x;
cvt.s64.s32	%rd43, %r13;
setp.lt.u64	%p1, %rd43, %rd77;
mov.u32 %r1416, 0;
setp.ge.u64	%p15, %rd43, %rd77;
@%p15 bra BB25_19;

ld.local.u64 %rd108, [%rd2];
cvta.to.global.u64 %rd109, %rd108;
mul.lo.s64 %rd110, %rd43, %rd78;
add.s64 %rd111, %rd110, %rd25;
shl.b64 %rd112, %rd111, 2;
add.s64 %rd113, %rd109, %rd112;
ld.global.u32 %r1416, [%rd113];

BB25_19:
mov.u64 %rd1700, 0;
@%p15 bra BB25_21;

ld.local.u64 %rd115, [%rd3];
cvta.to.global.u64 %rd116, %rd115;
mul.lo.s64 %rd117, %rd43, %rd79;
add.s64 %rd118, %rd117, %rd42;
shl.b64 %rd119, %rd118, 3;
add.s64 %rd120, %rd116, %rd119;
ld.global.u64 %rd1700, [%rd120];

BB25_21:
add.s32 %r269, %r13, 1024;
selp.u16	%rs12, 1, 0, %p1;
shl.b64 %rd121, %rd43, 2;
mov.u64 %rd122, _Z20bitonicSortKVInPlaceIilLin1ELin1E6LTCompIiEmLi2048EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3_$__cuda_local_var_181271_29_non_const_sharedKeys;
add.s64 %rd46, %rd122, %rd121;
st.shared.u32 [%rd46], %r1416;
shl.b64 %rd123, %rd43, 3;
mov.u64 %rd124, _Z20bitonicSortKVInPlaceIilLin1ELin1E6LTCompIiEmLi2048EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3_$__cuda_local_var_181272_29_non_const_sharedValues;
add.s64 %rd47, %rd124, %rd123;
st.shared.u64 [%rd47], %rd1700;
mov.u64 %rd125, _Z20bitonicSortKVInPlaceIilLin1ELin1E6LTCompIiEmLi2048EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3_$__cuda_local_var_181273_32_non_const_sharedValid;
add.s64 %rd48, %rd125, %rd43;
st.shared.u8 [%rd48], %rs12;
cvt.s64.s32	%rd49, %r269;
setp.lt.u64	%p2, %rd49, %rd77;
mov.u32 %r1417, 0;
setp.ge.u64	%p17, %rd49, %rd77;
@%p17 bra BB25_23;

ld.local.u64 %rd126, [%rd2];
cvta.to.global.u64 %rd127, %rd126;
mul.lo.s64 %rd128, %rd49, %rd78;
add.s64 %rd129, %rd128, %rd25;
shl.b64 %rd130, %rd129, 2;
add.s64 %rd131, %rd127, %rd130;
ld.global.u32 %r1417, [%rd131];

BB25_23:
mov.u64 %rd1701, 0;
@%p17 bra BB25_25;

ld.local.u64 %rd133, [%rd3];
cvta.to.global.u64 %rd134, %rd133;
mul.lo.s64 %rd135, %rd49, %rd79;
add.s64 %rd136, %rd135, %rd42;
shl.b64 %rd137, %rd136, 3;
add.s64 %rd138, %rd134, %rd137;
ld.global.u64 %rd1701, [%rd138];

BB25_25:
selp.u16	%rs13, 1, 0, %p2;
st.shared.u32 [%rd46+4096], %r1417;
st.shared.u64 [%rd47+8192], %rd1701;
st.shared.u8 [%rd48+1024], %rs13;
bar.sync 0;
shl.b32 %r270, %r13, 1;
mul.wide.u32 %rd139, %r270, 4;
add.s64 %rd141, %rd122, %rd139;
ld.shared.u32 %r18, [%rd141+4];
ld.shared.u32 %r19, [%rd141];
setp.ge.s32	%p19, %r19, %r18;
@%p19 bra BB25_27;

cvt.u64.u32	%rd142, %r270;
add.s64 %rd144, %rd125, %rd142;
ld.shared.u8 %rs14, [%rd144];
mov.u32 %r1418, 1;
setp.ne.s16	%p20, %rs14, 0;
@%p20 bra BB25_28;

BB25_27:
cvt.u64.u32	%rd145, %r270;
add.s64 %rd147, %rd125, %rd145;
ld.shared.u8 %rs15, [%rd147+1];
setp.eq.s16	%p21, %rs15, 0;
selp.u32	%r1418, 1, 0, %p21;

BB25_28:
and.b32 %r276, %r13, 1;
setp.ne.s32	%p22, %r1418, %r276;
@%p22 bra BB25_30;

mul.wide.u32 %rd148, %r270, 8;
add.s64 %rd150, %rd124, %rd148;
cvt.u64.u32	%rd151, %r270;
st.shared.u32 [%rd141], %r18;
st.shared.u32 [%rd141+4], %r19;
ld.shared.u64 %rd155, [%rd150];
ld.shared.u64 %rd156, [%rd150+8];
st.shared.u64 [%rd150], %rd156;
st.shared.u64 [%rd150+8], %rd155;
add.s64 %rd158, %rd125, %rd151;
ld.shared.u8 %rs16, [%rd158];
ld.shared.u8 %rs17, [%rd158+1];
st.shared.u8 [%rd158], %rs17;
st.shared.u8 [%rd158+1], %rs16;

BB25_30:
bar.sync 0;
sub.s32 %r26, %r270, %r276;
add.s32 %r282, %r26, 2;
mul.wide.u32 %rd159, %r282, 4;
add.s64 %rd161, %rd122, %rd159;
mul.wide.u32 %rd162, %r26, 4;
add.s64 %rd163, %rd122, %rd162;
ld.shared.u32 %r24, [%rd161];
ld.shared.u32 %r25, [%rd163];
setp.ge.s32	%p23, %r25, %r24;
@%p23 bra BB25_32;

cvt.u64.u32	%rd164, %r26;
add.s64 %rd166, %rd125, %rd164;
ld.shared.u8 %rs18, [%rd166];
mov.u32 %r1419, 1;
setp.ne.s16	%p24, %rs18, 0;
@%p24 bra BB25_33;

BB25_32:
cvt.u64.u32	%rd167, %r282;
add.s64 %rd169, %rd125, %rd167;
ld.shared.u8 %rs19, [%rd169];
setp.eq.s16	%p25, %rs19, 0;
selp.u32	%r1419, 1, 0, %p25;

BB25_33:
bfe.u32 %r294, %r13, 1, 1;
setp.ne.s32	%p26, %r1419, %r294;
@%p26 bra BB25_35;

mul.wide.u32 %rd170, %r26, 8;
add.s64 %rd172, %rd124, %rd170;
mul.wide.u32 %rd173, %r282, 8;
add.s64 %rd174, %rd124, %rd173;
cvt.u64.u32	%rd175, %r26;
st.shared.u32 [%rd163], %r24;
cvt.u64.u32	%rd179, %r282;
st.shared.u32 [%rd161], %r25;
ld.shared.u64 %rd182, [%rd172];
ld.shared.u64 %rd183, [%rd174];
st.shared.u64 [%rd172], %rd183;
st.shared.u64 [%rd174], %rd182;
add.s64 %rd185, %rd125, %rd175;
ld.shared.u8 %rs20, [%rd185];
add.s64 %rd186, %rd125, %rd179;
ld.shared.u8 %rs21, [%rd186];
st.shared.u8 [%rd185], %rs21;
st.shared.u8 [%rd186], %rs20;

BB25_35:
bar.sync 0;
ld.shared.u32 %r29, [%rd141+4];
ld.shared.u32 %r30, [%rd141];
setp.ge.s32	%p27, %r30, %r29;
@%p27 bra BB25_37;

cvt.u64.u32	%rd190, %r270;
add.s64 %rd192, %rd125, %rd190;
ld.shared.u8 %rs22, [%rd192];
mov.u32 %r1420, 1;
setp.ne.s16	%p28, %rs22, 0;
@%p28 bra BB25_38;

BB25_37:
cvt.u64.u32	%rd193, %r270;
add.s64 %rd195, %rd125, %rd193;
ld.shared.u8 %rs23, [%rd195+1];
setp.eq.s16	%p29, %rs23, 0;
selp.u32	%r1420, 1, 0, %p29;

BB25_38:
bfe.u32 %r309, %r13, 1, 1;
setp.ne.s32	%p30, %r1420, %r309;
@%p30 bra BB25_40;

cvt.u64.u32	%rd196, %r270;
st.shared.u32 [%rd141], %r29;
st.shared.u32 [%rd141+4], %r30;
mul.wide.u32 %rd200, %r270, 8;
add.s64 %rd202, %rd124, %rd200;
ld.shared.u64 %rd203, [%rd202];
ld.shared.u64 %rd204, [%rd202+8];
st.shared.u64 [%rd202], %rd204;
st.shared.u64 [%rd202+8], %rd203;
add.s64 %rd206, %rd125, %rd196;
ld.shared.u8 %rs24, [%rd206];
ld.shared.u8 %rs25, [%rd206+1];
st.shared.u8 [%rd206], %rs25;
st.shared.u8 [%rd206+1], %rs24;

BB25_40:
bar.sync 0;
and.b32 %r312, %r13, 3;
sub.s32 %r36, %r270, %r312;
add.s32 %r314, %r36, 4;
mul.wide.u32 %rd207, %r314, 4;
add.s64 %rd209, %rd122, %rd207;
mul.wide.u32 %rd210, %r36, 4;
add.s64 %rd211, %rd122, %rd210;
ld.shared.u32 %r34, [%rd209];
ld.shared.u32 %r35, [%rd211];
setp.ge.s32	%p31, %r35, %r34;
@%p31 bra BB25_42;

cvt.u64.u32	%rd212, %r36;
add.s64 %rd214, %rd125, %rd212;
ld.shared.u8 %rs26, [%rd214];
mov.u32 %r1421, 1;
setp.ne.s16	%p32, %rs26, 0;
@%p32 bra BB25_43;

BB25_42:
cvt.u64.u32	%rd215, %r314;
add.s64 %rd217, %rd125, %rd215;
ld.shared.u8 %rs27, [%rd217];
setp.eq.s16	%p33, %rs27, 0;
selp.u32	%r1421, 1, 0, %p33;

BB25_43:
bfe.u32 %r326, %r13, 2, 1;
setp.ne.s32	%p34, %r1421, %r326;
@%p34 bra BB25_45;

mul.wide.u32 %rd218, %r36, 8;
add.s64 %rd220, %rd124, %rd218;
mul.wide.u32 %rd221, %r314, 8;
add.s64 %rd222, %rd124, %rd221;
cvt.u64.u32	%rd223, %r36;
st.shared.u32 [%rd211], %r34;
cvt.u64.u32	%rd227, %r314;
st.shared.u32 [%rd209], %r35;
ld.shared.u64 %rd230, [%rd220];
ld.shared.u64 %rd231, [%rd222];
st.shared.u64 [%rd220], %rd231;
st.shared.u64 [%rd222], %rd230;
add.s64 %rd233, %rd125, %rd223;
ld.shared.u8 %rs28, [%rd233];
add.s64 %rd234, %rd125, %rd227;
ld.shared.u8 %rs29, [%rd234];
st.shared.u8 [%rd233], %rs29;
st.shared.u8 [%rd234], %rs28;

BB25_45:
bar.sync 0;
ld.shared.u32 %r39, [%rd161];
ld.shared.u32 %r40, [%rd163];
setp.ge.s32	%p35, %r40, %r39;
@%p35 bra BB25_47;

cvt.u64.u32	%rd240, %r26;
add.s64 %rd242, %rd125, %rd240;
ld.shared.u8 %rs30, [%rd242];
mov.u32 %r1422, 1;
setp.ne.s16	%p36, %rs30, 0;
@%p36 bra BB25_48;

BB25_47:
cvt.u64.u32	%rd243, %r282;
add.s64 %rd245, %rd125, %rd243;
ld.shared.u8 %rs31, [%rd245];
setp.eq.s16	%p37, %rs31, 0;
selp.u32	%r1422, 1, 0, %p37;

BB25_48:
bfe.u32 %r349, %r13, 2, 1;
setp.ne.s32	%p38, %r1422, %r349;
@%p38 bra BB25_50;

cvt.u64.u32	%rd246, %r26;
st.shared.u32 [%rd163], %r39;
cvt.u64.u32	%rd250, %r282;
st.shared.u32 [%rd161], %r40;
mul.wide.u32 %rd253, %r26, 8;
add.s64 %rd255, %rd124, %rd253;
ld.shared.u64 %rd256, [%rd255];
mul.wide.u32 %rd257, %r282, 8;
add.s64 %rd258, %rd124, %rd257;
ld.shared.u64 %rd259, [%rd258];
st.shared.u64 [%rd255], %rd259;
st.shared.u64 [%rd258], %rd256;
add.s64 %rd261, %rd125, %rd246;
ld.shared.u8 %rs32, [%rd261];
add.s64 %rd262, %rd125, %rd250;
ld.shared.u8 %rs33, [%rd262];
st.shared.u8 [%rd261], %rs33;
st.shared.u8 [%rd262], %rs32;

BB25_50:
bar.sync 0;
ld.shared.u32 %r43, [%rd141+4];
ld.shared.u32 %r44, [%rd141];
setp.ge.s32	%p39, %r44, %r43;
@%p39 bra BB25_52;

cvt.u64.u32	%rd266, %r270;
add.s64 %rd268, %rd125, %rd266;
ld.shared.u8 %rs34, [%rd268];
mov.u32 %r1423, 1;
setp.ne.s16	%p40, %rs34, 0;
@%p40 bra BB25_53;

BB25_52:
cvt.u64.u32	%rd269, %r270;
add.s64 %rd271, %rd125, %rd269;
ld.shared.u8 %rs35, [%rd271+1];
setp.eq.s16	%p41, %rs35, 0;
selp.u32	%r1423, 1, 0, %p41;

BB25_53:
bfe.u32 %r363, %r13, 2, 1;
setp.ne.s32	%p42, %r1423, %r363;
@%p42 bra BB25_55;

cvt.u64.u32	%rd272, %r270;
st.shared.u32 [%rd141], %r43;
st.shared.u32 [%rd141+4], %r44;
mul.wide.u32 %rd276, %r270, 8;
add.s64 %rd278, %rd124, %rd276;
ld.shared.u64 %rd279, [%rd278];
ld.shared.u64 %rd280, [%rd278+8];
st.shared.u64 [%rd278], %rd280;
st.shared.u64 [%rd278+8], %rd279;
add.s64 %rd282, %rd125, %rd272;
ld.shared.u8 %rs36, [%rd282];
ld.shared.u8 %rs37, [%rd282+1];
st.shared.u8 [%rd282], %rs37;
st.shared.u8 [%rd282+1], %rs36;

BB25_55:
bar.sync 0;
and.b32 %r366, %r13, 7;
sub.s32 %r50, %r270, %r366;
add.s32 %r368, %r50, 8;
mul.wide.u32 %rd283, %r368, 4;
add.s64 %rd285, %rd122, %rd283;
mul.wide.u32 %rd286, %r50, 4;
add.s64 %rd287, %rd122, %rd286;
ld.shared.u32 %r48, [%rd285];
ld.shared.u32 %r49, [%rd287];
setp.ge.s32	%p43, %r49, %r48;
@%p43 bra BB25_57;

cvt.u64.u32	%rd288, %r50;
add.s64 %rd290, %rd125, %rd288;
ld.shared.u8 %rs38, [%rd290];
mov.u32 %r1424, 1;
setp.ne.s16	%p44, %rs38, 0;
@%p44 bra BB25_58;

BB25_57:
cvt.u64.u32	%rd291, %r368;
add.s64 %rd293, %rd125, %rd291;
ld.shared.u8 %rs39, [%rd293];
setp.eq.s16	%p45, %rs39, 0;
selp.u32	%r1424, 1, 0, %p45;

BB25_58:
bfe.u32 %r380, %r13, 3, 1;
setp.ne.s32	%p46, %r1424, %r380;
@%p46 bra BB25_60;

mul.wide.u32 %rd294, %r50, 8;
add.s64 %rd296, %rd124, %rd294;
mul.wide.u32 %rd297, %r368, 8;
add.s64 %rd298, %rd124, %rd297;
cvt.u64.u32	%rd299, %r50;
st.shared.u32 [%rd287], %r48;
cvt.u64.u32	%rd303, %r368;
st.shared.u32 [%rd285], %r49;
ld.shared.u64 %rd306, [%rd296];
ld.shared.u64 %rd307, [%rd298];
st.shared.u64 [%rd296], %rd307;
st.shared.u64 [%rd298], %rd306;
add.s64 %rd309, %rd125, %rd299;
ld.shared.u8 %rs40, [%rd309];
add.s64 %rd310, %rd125, %rd303;
ld.shared.u8 %rs41, [%rd310];
st.shared.u8 [%rd309], %rs41;
st.shared.u8 [%rd310], %rs40;

BB25_60:
bar.sync 0;
ld.shared.u32 %r53, [%rd209];
ld.shared.u32 %r54, [%rd211];
setp.ge.s32	%p47, %r54, %r53;
@%p47 bra BB25_62;

cvt.u64.u32	%rd316, %r36;
add.s64 %rd318, %rd125, %rd316;
ld.shared.u8 %rs42, [%rd318];
mov.u32 %r1425, 1;
setp.ne.s16	%p48, %rs42, 0;
@%p48 bra BB25_63;

BB25_62:
cvt.u64.u32	%rd319, %r314;
add.s64 %rd321, %rd125, %rd319;
ld.shared.u8 %rs43, [%rd321];
setp.eq.s16	%p49, %rs43, 0;
selp.u32	%r1425, 1, 0, %p49;

BB25_63:
bfe.u32 %r403, %r13, 3, 1;
setp.ne.s32	%p50, %r1425, %r403;
@%p50 bra BB25_65;

cvt.u64.u32	%rd322, %r36;
st.shared.u32 [%rd211], %r53;
cvt.u64.u32	%rd326, %r314;
st.shared.u32 [%rd209], %r54;
mul.wide.u32 %rd329, %r36, 8;
add.s64 %rd331, %rd124, %rd329;
ld.shared.u64 %rd332, [%rd331];
mul.wide.u32 %rd333, %r314, 8;
add.s64 %rd334, %rd124, %rd333;
ld.shared.u64 %rd335, [%rd334];
st.shared.u64 [%rd331], %rd335;
st.shared.u64 [%rd334], %rd332;
add.s64 %rd337, %rd125, %rd322;
ld.shared.u8 %rs44, [%rd337];
add.s64 %rd338, %rd125, %rd326;
ld.shared.u8 %rs45, [%rd338];
st.shared.u8 [%rd337], %rs45;
st.shared.u8 [%rd338], %rs44;

BB25_65:
bar.sync 0;
ld.shared.u32 %r57, [%rd161];
ld.shared.u32 %r58, [%rd163];
setp.ge.s32	%p51, %r58, %r57;
@%p51 bra BB25_67;

cvt.u64.u32	%rd344, %r26;
add.s64 %rd346, %rd125, %rd344;
ld.shared.u8 %rs46, [%rd346];
mov.u32 %r1426, 1;
setp.ne.s16	%p52, %rs46, 0;
@%p52 bra BB25_68;

BB25_67:
cvt.u64.u32	%rd347, %r282;
add.s64 %rd349, %rd125, %rd347;
ld.shared.u8 %rs47, [%rd349];
setp.eq.s16	%p53, %rs47, 0;
selp.u32	%r1426, 1, 0, %p53;

BB25_68:
bfe.u32 %r425, %r13, 3, 1;
setp.ne.s32	%p54, %r1426, %r425;
@%p54 bra BB25_70;

cvt.u64.u32	%rd350, %r26;
st.shared.u32 [%rd163], %r57;
cvt.u64.u32	%rd354, %r282;
st.shared.u32 [%rd161], %r58;
mul.wide.u32 %rd357, %r26, 8;
add.s64 %rd359, %rd124, %rd357;
ld.shared.u64 %rd360, [%rd359];
mul.wide.u32 %rd361, %r282, 8;
add.s64 %rd362, %rd124, %rd361;
ld.shared.u64 %rd363, [%rd362];
st.shared.u64 [%rd359], %rd363;
st.shared.u64 [%rd362], %rd360;
add.s64 %rd365, %rd125, %rd350;
ld.shared.u8 %rs48, [%rd365];
add.s64 %rd366, %rd125, %rd354;
ld.shared.u8 %rs49, [%rd366];
st.shared.u8 [%rd365], %rs49;
st.shared.u8 [%rd366], %rs48;

BB25_70:
bar.sync 0;
ld.shared.u32 %r61, [%rd141+4];
ld.shared.u32 %r62, [%rd141];
setp.ge.s32	%p55, %r62, %r61;
@%p55 bra BB25_72;

cvt.u64.u32	%rd370, %r270;
add.s64 %rd372, %rd125, %rd370;
ld.shared.u8 %rs50, [%rd372];
mov.u32 %r1427, 1;
setp.ne.s16	%p56, %rs50, 0;
@%p56 bra BB25_73;

BB25_72:
cvt.u64.u32	%rd373, %r270;
add.s64 %rd375, %rd125, %rd373;
ld.shared.u8 %rs51, [%rd375+1];
setp.eq.s16	%p57, %rs51, 0;
selp.u32	%r1427, 1, 0, %p57;

BB25_73:
bfe.u32 %r439, %r13, 3, 1;
setp.ne.s32	%p58, %r1427, %r439;
@%p58 bra BB25_75;

cvt.u64.u32	%rd376, %r270;
st.shared.u32 [%rd141], %r61;
st.shared.u32 [%rd141+4], %r62;
mul.wide.u32 %rd380, %r270, 8;
add.s64 %rd382, %rd124, %rd380;
ld.shared.u64 %rd383, [%rd382];
ld.shared.u64 %rd384, [%rd382+8];
st.shared.u64 [%rd382], %rd384;
st.shared.u64 [%rd382+8], %rd383;
add.s64 %rd386, %rd125, %rd376;
ld.shared.u8 %rs52, [%rd386];
ld.shared.u8 %rs53, [%rd386+1];
st.shared.u8 [%rd386], %rs53;
st.shared.u8 [%rd386+1], %rs52;

BB25_75:
bar.sync 0;
and.b32 %r442, %r13, 15;
sub.s32 %r68, %r270, %r442;
add.s32 %r444, %r68, 16;
mul.wide.u32 %rd387, %r444, 4;
add.s64 %rd389, %rd122, %rd387;
mul.wide.u32 %rd390, %r68, 4;
add.s64 %rd391, %rd122, %rd390;
ld.shared.u32 %r66, [%rd389];
ld.shared.u32 %r67, [%rd391];
setp.ge.s32	%p59, %r67, %r66;
@%p59 bra BB25_77;

cvt.u64.u32	%rd392, %r68;
add.s64 %rd394, %rd125, %rd392;
ld.shared.u8 %rs54, [%rd394];
mov.u32 %r1428, 1;
setp.ne.s16	%p60, %rs54, 0;
@%p60 bra BB25_78;

BB25_77:
cvt.u64.u32	%rd395, %r444;
add.s64 %rd397, %rd125, %rd395;
ld.shared.u8 %rs55, [%rd397];
setp.eq.s16	%p61, %rs55, 0;
selp.u32	%r1428, 1, 0, %p61;

BB25_78:
bfe.u32 %r456, %r13, 4, 1;
setp.ne.s32	%p62, %r1428, %r456;
@%p62 bra BB25_80;

mul.wide.u32 %rd398, %r68, 8;
add.s64 %rd400, %rd124, %rd398;
mul.wide.u32 %rd401, %r444, 8;
add.s64 %rd402, %rd124, %rd401;
cvt.u64.u32	%rd403, %r68;
st.shared.u32 [%rd391], %r66;
cvt.u64.u32	%rd407, %r444;
st.shared.u32 [%rd389], %r67;
ld.shared.u64 %rd410, [%rd400];
ld.shared.u64 %rd411, [%rd402];
st.shared.u64 [%rd400], %rd411;
st.shared.u64 [%rd402], %rd410;
add.s64 %rd413, %rd125, %rd403;
ld.shared.u8 %rs56, [%rd413];
add.s64 %rd414, %rd125, %rd407;
ld.shared.u8 %rs57, [%rd414];
st.shared.u8 [%rd413], %rs57;
st.shared.u8 [%rd414], %rs56;

BB25_80:
bar.sync 0;
ld.shared.u32 %r71, [%rd285];
ld.shared.u32 %r72, [%rd287];
setp.ge.s32	%p63, %r72, %r71;
@%p63 bra BB25_82;

cvt.u64.u32	%rd420, %r50;
add.s64 %rd422, %rd125, %rd420;
ld.shared.u8 %rs58, [%rd422];
mov.u32 %r1429, 1;
setp.ne.s16	%p64, %rs58, 0;
@%p64 bra BB25_83;

BB25_82:
cvt.u64.u32	%rd423, %r368;
add.s64 %rd425, %rd125, %rd423;
ld.shared.u8 %rs59, [%rd425];
setp.eq.s16	%p65, %rs59, 0;
selp.u32	%r1429, 1, 0, %p65;

BB25_83:
bfe.u32 %r479, %r13, 4, 1;
setp.ne.s32	%p66, %r1429, %r479;
@%p66 bra BB25_85;

cvt.u64.u32	%rd426, %r50;
st.shared.u32 [%rd287], %r71;
cvt.u64.u32	%rd430, %r368;
st.shared.u32 [%rd285], %r72;
mul.wide.u32 %rd433, %r50, 8;
add.s64 %rd435, %rd124, %rd433;
ld.shared.u64 %rd436, [%rd435];
mul.wide.u32 %rd437, %r368, 8;
add.s64 %rd438, %rd124, %rd437;
ld.shared.u64 %rd439, [%rd438];
st.shared.u64 [%rd435], %rd439;
st.shared.u64 [%rd438], %rd436;
add.s64 %rd441, %rd125, %rd426;
ld.shared.u8 %rs60, [%rd441];
add.s64 %rd442, %rd125, %rd430;
ld.shared.u8 %rs61, [%rd442];
st.shared.u8 [%rd441], %rs61;
st.shared.u8 [%rd442], %rs60;

BB25_85:
bar.sync 0;
ld.shared.u32 %r75, [%rd209];
ld.shared.u32 %r76, [%rd211];
setp.ge.s32	%p67, %r76, %r75;
@%p67 bra BB25_87;

cvt.u64.u32	%rd448, %r36;
add.s64 %rd450, %rd125, %rd448;
ld.shared.u8 %rs62, [%rd450];
mov.u32 %r1430, 1;
setp.ne.s16	%p68, %rs62, 0;
@%p68 bra BB25_88;

BB25_87:
cvt.u64.u32	%rd451, %r314;
add.s64 %rd453, %rd125, %rd451;
ld.shared.u8 %rs63, [%rd453];
setp.eq.s16	%p69, %rs63, 0;
selp.u32	%r1430, 1, 0, %p69;

BB25_88:
bfe.u32 %r501, %r13, 4, 1;
setp.ne.s32	%p70, %r1430, %r501;
@%p70 bra BB25_90;

cvt.u64.u32	%rd454, %r36;
st.shared.u32 [%rd211], %r75;
cvt.u64.u32	%rd458, %r314;
st.shared.u32 [%rd209], %r76;
mul.wide.u32 %rd461, %r36, 8;
add.s64 %rd463, %rd124, %rd461;
ld.shared.u64 %rd464, [%rd463];
mul.wide.u32 %rd465, %r314, 8;
add.s64 %rd466, %rd124, %rd465;
ld.shared.u64 %rd467, [%rd466];
st.shared.u64 [%rd463], %rd467;
st.shared.u64 [%rd466], %rd464;
add.s64 %rd469, %rd125, %rd454;
ld.shared.u8 %rs64, [%rd469];
add.s64 %rd470, %rd125, %rd458;
ld.shared.u8 %rs65, [%rd470];
st.shared.u8 [%rd469], %rs65;
st.shared.u8 [%rd470], %rs64;

BB25_90:
bar.sync 0;
ld.shared.u32 %r79, [%rd161];
ld.shared.u32 %r80, [%rd163];
setp.ge.s32	%p71, %r80, %r79;
@%p71 bra BB25_92;

cvt.u64.u32	%rd476, %r26;
add.s64 %rd478, %rd125, %rd476;
ld.shared.u8 %rs66, [%rd478];
mov.u32 %r1431, 1;
setp.ne.s16	%p72, %rs66, 0;
@%p72 bra BB25_93;

BB25_92:
cvt.u64.u32	%rd479, %r282;
add.s64 %rd481, %rd125, %rd479;
ld.shared.u8 %rs67, [%rd481];
setp.eq.s16	%p73, %rs67, 0;
selp.u32	%r1431, 1, 0, %p73;

BB25_93:
bfe.u32 %r523, %r13, 4, 1;
setp.ne.s32	%p74, %r1431, %r523;
@%p74 bra BB25_95;

cvt.u64.u32	%rd482, %r26;
st.shared.u32 [%rd163], %r79;
cvt.u64.u32	%rd486, %r282;
st.shared.u32 [%rd161], %r80;
mul.wide.u32 %rd489, %r26, 8;
add.s64 %rd491, %rd124, %rd489;
ld.shared.u64 %rd492, [%rd491];
mul.wide.u32 %rd493, %r282, 8;
add.s64 %rd494, %rd124, %rd493;
ld.shared.u64 %rd495, [%rd494];
st.shared.u64 [%rd491], %rd495;
st.shared.u64 [%rd494], %rd492;
add.s64 %rd497, %rd125, %rd482;
ld.shared.u8 %rs68, [%rd497];
add.s64 %rd498, %rd125, %rd486;
ld.shared.u8 %rs69, [%rd498];
st.shared.u8 [%rd497], %rs69;
st.shared.u8 [%rd498], %rs68;

BB25_95:
bar.sync 0;
ld.shared.u32 %r83, [%rd141+4];
ld.shared.u32 %r84, [%rd141];
setp.ge.s32	%p75, %r84, %r83;
@%p75 bra BB25_97;

cvt.u64.u32	%rd502, %r270;
add.s64 %rd504, %rd125, %rd502;
ld.shared.u8 %rs70, [%rd504];
mov.u32 %r1432, 1;
setp.ne.s16	%p76, %rs70, 0;
@%p76 bra BB25_98;

BB25_97:
cvt.u64.u32	%rd505, %r270;
add.s64 %rd507, %rd125, %rd505;
ld.shared.u8 %rs71, [%rd507+1];
setp.eq.s16	%p77, %rs71, 0;
selp.u32	%r1432, 1, 0, %p77;

BB25_98:
bfe.u32 %r537, %r13, 4, 1;
setp.ne.s32	%p78, %r1432, %r537;
@%p78 bra BB25_100;

cvt.u64.u32	%rd508, %r270;
st.shared.u32 [%rd141], %r83;
st.shared.u32 [%rd141+4], %r84;
mul.wide.u32 %rd512, %r270, 8;
add.s64 %rd514, %rd124, %rd512;
ld.shared.u64 %rd515, [%rd514];
ld.shared.u64 %rd516, [%rd514+8];
st.shared.u64 [%rd514], %rd516;
st.shared.u64 [%rd514+8], %rd515;
add.s64 %rd518, %rd125, %rd508;
ld.shared.u8 %rs72, [%rd518];
ld.shared.u8 %rs73, [%rd518+1];
st.shared.u8 [%rd518], %rs73;
st.shared.u8 [%rd518+1], %rs72;

BB25_100:
bar.sync 0;
and.b32 %r540, %r13, 31;
sub.s32 %r90, %r270, %r540;
add.s32 %r542, %r90, 32;
mul.wide.u32 %rd519, %r542, 4;
add.s64 %rd521, %rd122, %rd519;
mul.wide.u32 %rd522, %r90, 4;
add.s64 %rd523, %rd122, %rd522;
ld.shared.u32 %r88, [%rd521];
ld.shared.u32 %r89, [%rd523];
setp.ge.s32	%p79, %r89, %r88;
@%p79 bra BB25_102;

cvt.u64.u32	%rd524, %r90;
add.s64 %rd526, %rd125, %rd524;
ld.shared.u8 %rs74, [%rd526];
mov.u32 %r1433, 1;
setp.ne.s16	%p80, %rs74, 0;
@%p80 bra BB25_103;

BB25_102:
cvt.u64.u32	%rd527, %r542;
add.s64 %rd529, %rd125, %rd527;
ld.shared.u8 %rs75, [%rd529];
setp.eq.s16	%p81, %rs75, 0;
selp.u32	%r1433, 1, 0, %p81;

BB25_103:
bfe.u32 %r554, %r13, 5, 1;
setp.ne.s32	%p82, %r1433, %r554;
@%p82 bra BB25_105;

mul.wide.u32 %rd530, %r90, 8;
add.s64 %rd532, %rd124, %rd530;
mul.wide.u32 %rd533, %r542, 8;
add.s64 %rd534, %rd124, %rd533;
cvt.u64.u32	%rd535, %r90;
st.shared.u32 [%rd523], %r88;
cvt.u64.u32	%rd539, %r542;
st.shared.u32 [%rd521], %r89;
ld.shared.u64 %rd542, [%rd532];
ld.shared.u64 %rd543, [%rd534];
st.shared.u64 [%rd532], %rd543;
st.shared.u64 [%rd534], %rd542;
add.s64 %rd545, %rd125, %rd535;
ld.shared.u8 %rs76, [%rd545];
add.s64 %rd546, %rd125, %rd539;
ld.shared.u8 %rs77, [%rd546];
st.shared.u8 [%rd545], %rs77;
st.shared.u8 [%rd546], %rs76;

BB25_105:
bar.sync 0;
ld.shared.u32 %r93, [%rd389];
ld.shared.u32 %r94, [%rd391];
setp.ge.s32	%p83, %r94, %r93;
@%p83 bra BB25_107;

cvt.u64.u32	%rd552, %r68;
add.s64 %rd554, %rd125, %rd552;
ld.shared.u8 %rs78, [%rd554];
mov.u32 %r1434, 1;
setp.ne.s16	%p84, %rs78, 0;
@%p84 bra BB25_108;

BB25_107:
cvt.u64.u32	%rd555, %r444;
add.s64 %rd557, %rd125, %rd555;
ld.shared.u8 %rs79, [%rd557];
setp.eq.s16	%p85, %rs79, 0;
selp.u32	%r1434, 1, 0, %p85;

BB25_108:
bfe.u32 %r577, %r13, 5, 1;
setp.ne.s32	%p86, %r1434, %r577;
@%p86 bra BB25_110;

cvt.u64.u32	%rd558, %r68;
st.shared.u32 [%rd391], %r93;
cvt.u64.u32	%rd562, %r444;
st.shared.u32 [%rd389], %r94;
mul.wide.u32 %rd565, %r68, 8;
add.s64 %rd567, %rd124, %rd565;
ld.shared.u64 %rd568, [%rd567];
mul.wide.u32 %rd569, %r444, 8;
add.s64 %rd570, %rd124, %rd569;
ld.shared.u64 %rd571, [%rd570];
st.shared.u64 [%rd567], %rd571;
st.shared.u64 [%rd570], %rd568;
add.s64 %rd573, %rd125, %rd558;
ld.shared.u8 %rs80, [%rd573];
add.s64 %rd574, %rd125, %rd562;
ld.shared.u8 %rs81, [%rd574];
st.shared.u8 [%rd573], %rs81;
st.shared.u8 [%rd574], %rs80;

BB25_110:
bar.sync 0;
ld.shared.u32 %r97, [%rd285];
ld.shared.u32 %r98, [%rd287];
setp.ge.s32	%p87, %r98, %r97;
@%p87 bra BB25_112;

cvt.u64.u32	%rd580, %r50;
add.s64 %rd582, %rd125, %rd580;
ld.shared.u8 %rs82, [%rd582];
mov.u32 %r1435, 1;
setp.ne.s16	%p88, %rs82, 0;
@%p88 bra BB25_113;

BB25_112:
cvt.u64.u32	%rd583, %r368;
add.s64 %rd585, %rd125, %rd583;
ld.shared.u8 %rs83, [%rd585];
setp.eq.s16	%p89, %rs83, 0;
selp.u32	%r1435, 1, 0, %p89;

BB25_113:
bfe.u32 %r599, %r13, 5, 1;
setp.ne.s32	%p90, %r1435, %r599;
@%p90 bra BB25_115;

cvt.u64.u32	%rd586, %r50;
st.shared.u32 [%rd287], %r97;
cvt.u64.u32	%rd590, %r368;
st.shared.u32 [%rd285], %r98;
mul.wide.u32 %rd593, %r50, 8;
add.s64 %rd595, %rd124, %rd593;
ld.shared.u64 %rd596, [%rd595];
mul.wide.u32 %rd597, %r368, 8;
add.s64 %rd598, %rd124, %rd597;
ld.shared.u64 %rd599, [%rd598];
st.shared.u64 [%rd595], %rd599;
st.shared.u64 [%rd598], %rd596;
add.s64 %rd601, %rd125, %rd586;
ld.shared.u8 %rs84, [%rd601];
add.s64 %rd602, %rd125, %rd590;
ld.shared.u8 %rs85, [%rd602];
st.shared.u8 [%rd601], %rs85;
st.shared.u8 [%rd602], %rs84;

BB25_115:
bar.sync 0;
ld.shared.u32 %r101, [%rd209];
ld.shared.u32 %r102, [%rd211];
setp.ge.s32	%p91, %r102, %r101;
@%p91 bra BB25_117;

cvt.u64.u32	%rd608, %r36;
add.s64 %rd610, %rd125, %rd608;
ld.shared.u8 %rs86, [%rd610];
mov.u32 %r1436, 1;
setp.ne.s16	%p92, %rs86, 0;
@%p92 bra BB25_118;

BB25_117:
cvt.u64.u32	%rd611, %r314;
add.s64 %rd613, %rd125, %rd611;
ld.shared.u8 %rs87, [%rd613];
setp.eq.s16	%p93, %rs87, 0;
selp.u32	%r1436, 1, 0, %p93;

BB25_118:
bfe.u32 %r621, %r13, 5, 1;
setp.ne.s32	%p94, %r1436, %r621;
@%p94 bra BB25_120;

cvt.u64.u32	%rd614, %r36;
st.shared.u32 [%rd211], %r101;
cvt.u64.u32	%rd618, %r314;
st.shared.u32 [%rd209], %r102;
mul.wide.u32 %rd621, %r36, 8;
add.s64 %rd623, %rd124, %rd621;
ld.shared.u64 %rd624, [%rd623];
mul.wide.u32 %rd625, %r314, 8;
add.s64 %rd626, %rd124, %rd625;
ld.shared.u64 %rd627, [%rd626];
st.shared.u64 [%rd623], %rd627;
st.shared.u64 [%rd626], %rd624;
add.s64 %rd629, %rd125, %rd614;
ld.shared.u8 %rs88, [%rd629];
add.s64 %rd630, %rd125, %rd618;
ld.shared.u8 %rs89, [%rd630];
st.shared.u8 [%rd629], %rs89;
st.shared.u8 [%rd630], %rs88;

BB25_120:
bar.sync 0;
ld.shared.u32 %r105, [%rd161];
ld.shared.u32 %r106, [%rd163];
setp.ge.s32	%p95, %r106, %r105;
@%p95 bra BB25_122;

cvt.u64.u32	%rd636, %r26;
add.s64 %rd638, %rd125, %rd636;
ld.shared.u8 %rs90, [%rd638];
mov.u32 %r1437, 1;
setp.ne.s16	%p96, %rs90, 0;
@%p96 bra BB25_123;

BB25_122:
cvt.u64.u32	%rd639, %r282;
add.s64 %rd641, %rd125, %rd639;
ld.shared.u8 %rs91, [%rd641];
setp.eq.s16	%p97, %rs91, 0;
selp.u32	%r1437, 1, 0, %p97;

BB25_123:
bfe.u32 %r643, %r13, 5, 1;
setp.ne.s32	%p98, %r1437, %r643;
@%p98 bra BB25_125;

cvt.u64.u32	%rd642, %r26;
st.shared.u32 [%rd163], %r105;
cvt.u64.u32	%rd646, %r282;
st.shared.u32 [%rd161], %r106;
mul.wide.u32 %rd649, %r26, 8;
add.s64 %rd651, %rd124, %rd649;
ld.shared.u64 %rd652, [%rd651];
mul.wide.u32 %rd653, %r282, 8;
add.s64 %rd654, %rd124, %rd653;
ld.shared.u64 %rd655, [%rd654];
st.shared.u64 [%rd651], %rd655;
st.shared.u64 [%rd654], %rd652;
add.s64 %rd657, %rd125, %rd642;
ld.shared.u8 %rs92, [%rd657];
add.s64 %rd658, %rd125, %rd646;
ld.shared.u8 %rs93, [%rd658];
st.shared.u8 [%rd657], %rs93;
st.shared.u8 [%rd658], %rs92;

BB25_125:
bar.sync 0;
ld.shared.u32 %r109, [%rd141+4];
ld.shared.u32 %r110, [%rd141];
setp.ge.s32	%p99, %r110, %r109;
@%p99 bra BB25_127;

cvt.u64.u32	%rd662, %r270;
add.s64 %rd664, %rd125, %rd662;
ld.shared.u8 %rs94, [%rd664];
mov.u32 %r1438, 1;
setp.ne.s16	%p100, %rs94, 0;
@%p100 bra BB25_128;

BB25_127:
cvt.u64.u32	%rd665, %r270;
add.s64 %rd667, %rd125, %rd665;
ld.shared.u8 %rs95, [%rd667+1];
setp.eq.s16	%p101, %rs95, 0;
selp.u32	%r1438, 1, 0, %p101;

BB25_128:
bfe.u32 %r657, %r13, 5, 1;
setp.ne.s32	%p102, %r1438, %r657;
@%p102 bra BB25_130;

cvt.u64.u32	%rd668, %r270;
st.shared.u32 [%rd141], %r109;
st.shared.u32 [%rd141+4], %r110;
mul.wide.u32 %rd672, %r270, 8;
add.s64 %rd674, %rd124, %rd672;
ld.shared.u64 %rd675, [%rd674];
ld.shared.u64 %rd676, [%rd674+8];
st.shared.u64 [%rd674], %rd676;
st.shared.u64 [%rd674+8], %rd675;
add.s64 %rd678, %rd125, %rd668;
ld.shared.u8 %rs96, [%rd678];
ld.shared.u8 %rs97, [%rd678+1];
st.shared.u8 [%rd678], %rs97;
st.shared.u8 [%rd678+1], %rs96;

BB25_130:
bar.sync 0;
and.b32 %r660, %r13, 63;
sub.s32 %r116, %r270, %r660;
add.s32 %r662, %r116, 64;
mul.wide.u32 %rd679, %r662, 4;
add.s64 %rd681, %rd122, %rd679;
mul.wide.u32 %rd682, %r116, 4;
add.s64 %rd683, %rd122, %rd682;
ld.shared.u32 %r114, [%rd681];
ld.shared.u32 %r115, [%rd683];
setp.ge.s32	%p103, %r115, %r114;
@%p103 bra BB25_132;

cvt.u64.u32	%rd684, %r116;
add.s64 %rd686, %rd125, %rd684;
ld.shared.u8 %rs98, [%rd686];
mov.u32 %r1439, 1;
setp.ne.s16	%p104, %rs98, 0;
@%p104 bra BB25_133;

BB25_132:
add.s32 %r1400, %r116, 64;
cvt.u64.u32	%rd687, %r1400;
add.s64 %rd689, %rd125, %rd687;
ld.shared.u8 %rs99, [%rd689];
setp.eq.s16	%p105, %rs99, 0;
selp.u32	%r1439, 1, 0, %p105;

BB25_133:
bfe.u32 %r674, %r13, 6, 1;
setp.ne.s32	%p106, %r1439, %r674;
@%p106 bra BB25_135;

add.s32 %r1411, %r116, 64;
mul.wide.u32 %rd690, %r116, 8;
add.s64 %rd692, %rd124, %rd690;
mul.wide.u32 %rd693, %r1411, 8;
add.s64 %rd694, %rd124, %rd693;
cvt.u64.u32	%rd695, %r116;
st.shared.u32 [%rd683], %r114;
cvt.u64.u32	%rd699, %r1411;
st.shared.u32 [%rd681], %r115;
ld.shared.u64 %rd702, [%rd692];
ld.shared.u64 %rd703, [%rd694];
st.shared.u64 [%rd692], %rd703;
st.shared.u64 [%rd694], %rd702;
add.s64 %rd705, %rd125, %rd695;
ld.shared.u8 %rs100, [%rd705];
add.s64 %rd706, %rd125, %rd699;
ld.shared.u8 %rs101, [%rd706];
st.shared.u8 [%rd705], %rs101;
st.shared.u8 [%rd706], %rs100;

BB25_135:
bar.sync 0;
ld.shared.u32 %r119, [%rd521];
ld.shared.u32 %r120, [%rd523];
setp.ge.s32	%p107, %r120, %r119;
@%p107 bra BB25_137;

cvt.u64.u32	%rd712, %r90;
add.s64 %rd714, %rd125, %rd712;
ld.shared.u8 %rs102, [%rd714];
mov.u32 %r1440, 1;
setp.ne.s16	%p108, %rs102, 0;
@%p108 bra BB25_138;

BB25_137:
add.s32 %r1401, %r90, 32;
cvt.u64.u32	%rd715, %r1401;
add.s64 %rd717, %rd125, %rd715;
ld.shared.u8 %rs103, [%rd717];
setp.eq.s16	%p109, %rs103, 0;
selp.u32	%r1440, 1, 0, %p109;

BB25_138:
bfe.u32 %r697, %r13, 6, 1;
setp.ne.s32	%p110, %r1440, %r697;
@%p110 bra BB25_140;

add.s32 %r1410, %r90, 32;
cvt.u64.u32	%rd718, %r90;
st.shared.u32 [%rd523], %r119;
cvt.u64.u32	%rd722, %r1410;
st.shared.u32 [%rd521], %r120;
mul.wide.u32 %rd725, %r90, 8;
add.s64 %rd727, %rd124, %rd725;
ld.shared.u64 %rd728, [%rd727];
mul.wide.u32 %rd729, %r1410, 8;
add.s64 %rd730, %rd124, %rd729;
ld.shared.u64 %rd731, [%rd730];
st.shared.u64 [%rd727], %rd731;
st.shared.u64 [%rd730], %rd728;
add.s64 %rd733, %rd125, %rd718;
ld.shared.u8 %rs104, [%rd733];
add.s64 %rd734, %rd125, %rd722;
ld.shared.u8 %rs105, [%rd734];
st.shared.u8 [%rd733], %rs105;
st.shared.u8 [%rd734], %rs104;

BB25_140:
bar.sync 0;
ld.shared.u32 %r123, [%rd389];
ld.shared.u32 %r124, [%rd391];
setp.ge.s32	%p111, %r124, %r123;
@%p111 bra BB25_142;

cvt.u64.u32	%rd740, %r68;
add.s64 %rd742, %rd125, %rd740;
ld.shared.u8 %rs106, [%rd742];
mov.u32 %r1441, 1;
setp.ne.s16	%p112, %rs106, 0;
@%p112 bra BB25_143;

BB25_142:
add.s32 %r1402, %r68, 16;
cvt.u64.u32	%rd743, %r1402;
add.s64 %rd745, %rd125, %rd743;
ld.shared.u8 %rs107, [%rd745];
setp.eq.s16	%p113, %rs107, 0;
selp.u32	%r1441, 1, 0, %p113;

BB25_143:
bfe.u32 %r719, %r13, 6, 1;
setp.ne.s32	%p114, %r1441, %r719;
@%p114 bra BB25_145;

add.s32 %r1409, %r68, 16;
cvt.u64.u32	%rd746, %r68;
st.shared.u32 [%rd391], %r123;
cvt.u64.u32	%rd750, %r1409;
st.shared.u32 [%rd389], %r124;
mul.wide.u32 %rd753, %r68, 8;
add.s64 %rd755, %rd124, %rd753;
ld.shared.u64 %rd756, [%rd755];
mul.wide.u32 %rd757, %r1409, 8;
add.s64 %rd758, %rd124, %rd757;
ld.shared.u64 %rd759, [%rd758];
st.shared.u64 [%rd755], %rd759;
st.shared.u64 [%rd758], %rd756;
add.s64 %rd761, %rd125, %rd746;
ld.shared.u8 %rs108, [%rd761];
add.s64 %rd762, %rd125, %rd750;
ld.shared.u8 %rs109, [%rd762];
st.shared.u8 [%rd761], %rs109;
st.shared.u8 [%rd762], %rs108;

BB25_145:
bar.sync 0;
ld.shared.u32 %r127, [%rd285];
ld.shared.u32 %r128, [%rd287];
setp.ge.s32	%p115, %r128, %r127;
@%p115 bra BB25_147;

cvt.u64.u32	%rd768, %r50;
add.s64 %rd770, %rd125, %rd768;
ld.shared.u8 %rs110, [%rd770];
mov.u32 %r1442, 1;
setp.ne.s16	%p116, %rs110, 0;
@%p116 bra BB25_148;

BB25_147:
add.s32 %r1403, %r50, 8;
cvt.u64.u32	%rd771, %r1403;
add.s64 %rd773, %rd125, %rd771;
ld.shared.u8 %rs111, [%rd773];
setp.eq.s16	%p117, %rs111, 0;
selp.u32	%r1442, 1, 0, %p117;

BB25_148:
bfe.u32 %r741, %r13, 6, 1;
setp.ne.s32	%p118, %r1442, %r741;
@%p118 bra BB25_150;

add.s32 %r1408, %r50, 8;
cvt.u64.u32	%rd774, %r50;
st.shared.u32 [%rd287], %r127;
cvt.u64.u32	%rd778, %r1408;
st.shared.u32 [%rd285], %r128;
mul.wide.u32 %rd781, %r50, 8;
add.s64 %rd783, %rd124, %rd781;
ld.shared.u64 %rd784, [%rd783];
mul.wide.u32 %rd785, %r1408, 8;
add.s64 %rd786, %rd124, %rd785;
ld.shared.u64 %rd787, [%rd786];
st.shared.u64 [%rd783], %rd787;
st.shared.u64 [%rd786], %rd784;
add.s64 %rd789, %rd125, %rd774;
ld.shared.u8 %rs112, [%rd789];
add.s64 %rd790, %rd125, %rd778;
ld.shared.u8 %rs113, [%rd790];
st.shared.u8 [%rd789], %rs113;
st.shared.u8 [%rd790], %rs112;

BB25_150:
bar.sync 0;
ld.shared.u32 %r131, [%rd209];
ld.shared.u32 %r132, [%rd211];
setp.ge.s32	%p119, %r132, %r131;
@%p119 bra BB25_152;

cvt.u64.u32	%rd796, %r36;
add.s64 %rd798, %rd125, %rd796;
ld.shared.u8 %rs114, [%rd798];
mov.u32 %r1443, 1;
setp.ne.s16	%p120, %rs114, 0;
@%p120 bra BB25_153;

BB25_152:
add.s32 %r1404, %r36, 4;
cvt.u64.u32	%rd799, %r1404;
add.s64 %rd801, %rd125, %rd799;
ld.shared.u8 %rs115, [%rd801];
setp.eq.s16	%p121, %rs115, 0;
selp.u32	%r1443, 1, 0, %p121;

BB25_153:
bfe.u32 %r763, %r13, 6, 1;
setp.ne.s32	%p122, %r1443, %r763;
@%p122 bra BB25_155;

add.s32 %r1407, %r36, 4;
cvt.u64.u32	%rd802, %r36;
st.shared.u32 [%rd211], %r131;
cvt.u64.u32	%rd806, %r1407;
st.shared.u32 [%rd209], %r132;
mul.wide.u32 %rd809, %r36, 8;
add.s64 %rd811, %rd124, %rd809;
ld.shared.u64 %rd812, [%rd811];
mul.wide.u32 %rd813, %r1407, 8;
add.s64 %rd814, %rd124, %rd813;
ld.shared.u64 %rd815, [%rd814];
st.shared.u64 [%rd811], %rd815;
st.shared.u64 [%rd814], %rd812;
add.s64 %rd817, %rd125, %rd802;
ld.shared.u8 %rs116, [%rd817];
add.s64 %rd818, %rd125, %rd806;
ld.shared.u8 %rs117, [%rd818];
st.shared.u8 [%rd817], %rs117;
st.shared.u8 [%rd818], %rs116;

BB25_155:
bar.sync 0;
ld.shared.u32 %r135, [%rd161];
ld.shared.u32 %r136, [%rd163];
setp.ge.s32	%p123, %r136, %r135;
@%p123 bra BB25_157;

cvt.u64.u32	%rd824, %r26;
add.s64 %rd826, %rd125, %rd824;
ld.shared.u8 %rs118, [%rd826];
mov.u32 %r1444, 1;
setp.ne.s16	%p124, %rs118, 0;
@%p124 bra BB25_158;

BB25_157:
add.s32 %r1405, %r26, 2;
cvt.u64.u32	%rd827, %r1405;
add.s64 %rd829, %rd125, %rd827;
ld.shared.u8 %rs119, [%rd829];
setp.eq.s16	%p125, %rs119, 0;
selp.u32	%r1444, 1, 0, %p125;

BB25_158:
bfe.u32 %r785, %r13, 6, 1;
setp.ne.s32	%p126, %r1444, %r785;
@%p126 bra BB25_160;

add.s32 %r1406, %r26, 2;
cvt.u64.u32	%rd830, %r26;
st.shared.u32 [%rd163], %r135;
cvt.u64.u32	%rd834, %r1406;
st.shared.u32 [%rd161], %r136;
mul.wide.u32 %rd837, %r26, 8;
add.s64 %rd839, %rd124, %rd837;
ld.shared.u64 %rd840, [%rd839];
mul.wide.u32 %rd841, %r1406, 8;
add.s64 %rd842, %rd124, %rd841;
ld.shared.u64 %rd843, [%rd842];
st.shared.u64 [%rd839], %rd843;
st.shared.u64 [%rd842], %rd840;
add.s64 %rd845, %rd125, %rd830;
ld.shared.u8 %rs120, [%rd845];
add.s64 %rd846, %rd125, %rd834;
ld.shared.u8 %rs121, [%rd846];
st.shared.u8 [%rd845], %rs121;
st.shared.u8 [%rd846], %rs120;

BB25_160:
bar.sync 0;
ld.shared.u32 %r139, [%rd141+4];
ld.shared.u32 %r140, [%rd141];
setp.ge.s32	%p127, %r140, %r139;
@%p127 bra BB25_162;

cvt.u64.u32	%rd850, %r270;
add.s64 %rd852, %rd125, %rd850;
ld.shared.u8 %rs122, [%rd852];
mov.u32 %r1445, 1;
setp.ne.s16	%p128, %rs122, 0;
@%p128 bra BB25_163;

BB25_162:
cvt.u64.u32	%rd853, %r270;
add.s64 %rd855, %rd125, %rd853;
ld.shared.u8 %rs123, [%rd855+1];
setp.eq.s16	%p129, %rs123, 0;
selp.u32	%r1445, 1, 0, %p129;

BB25_163:
bfe.u32 %r799, %r13, 6, 1;
setp.ne.s32	%p130, %r1445, %r799;
@%p130 bra BB25_165;

cvt.u64.u32	%rd856, %r270;
st.shared.u32 [%rd141], %r139;
st.shared.u32 [%rd141+4], %r140;
mul.wide.u32 %rd860, %r270, 8;
add.s64 %rd862, %rd124, %rd860;
ld.shared.u64 %rd863, [%rd862];
ld.shared.u64 %rd864, [%rd862+8];
st.shared.u64 [%rd862], %rd864;
st.shared.u64 [%rd862+8], %rd863;
add.s64 %rd866, %rd125, %rd856;
ld.shared.u8 %rs124, [%rd866];
ld.shared.u8 %rs125, [%rd866+1];
st.shared.u8 [%rd866], %rs125;
st.shared.u8 [%rd866+1], %rs124;

BB25_165:
bar.sync 0;
and.b32 %r802, %r13, 127;
sub.s32 %r146, %r270, %r802;
add.s32 %r804, %r146, 128;
mul.wide.u32 %rd867, %r804, 4;
add.s64 %rd869, %rd122, %rd867;
mul.wide.u32 %rd870, %r146, 4;
add.s64 %rd871, %rd122, %rd870;
ld.shared.u32 %r144, [%rd869];
ld.shared.u32 %r145, [%rd871];
setp.ge.s32	%p131, %r145, %r144;
@%p131 bra BB25_167;

cvt.u64.u32	%rd872, %r146;
add.s64 %rd874, %rd125, %rd872;
ld.shared.u8 %rs126, [%rd874];
mov.u32 %r1446, 1;
setp.ne.s16	%p132, %rs126, 0;
@%p132 bra BB25_168;

BB25_167:
add.s32 %r1386, %r146, 128;
cvt.u64.u32	%rd875, %r1386;
add.s64 %rd877, %rd125, %rd875;
ld.shared.u8 %rs127, [%rd877];
setp.eq.s16	%p133, %rs127, 0;
selp.u32	%r1446, 1, 0, %p133;

BB25_168:
bfe.u32 %r816, %r13, 7, 1;
setp.ne.s32	%p134, %r1446, %r816;
@%p134 bra BB25_170;

add.s32 %r1399, %r146, 128;
mul.wide.u32 %rd878, %r146, 8;
add.s64 %rd880, %rd124, %rd878;
mul.wide.u32 %rd881, %r1399, 8;
add.s64 %rd882, %rd124, %rd881;
cvt.u64.u32	%rd883, %r146;
st.shared.u32 [%rd871], %r144;
cvt.u64.u32	%rd887, %r1399;
st.shared.u32 [%rd869], %r145;
ld.shared.u64 %rd890, [%rd880];
ld.shared.u64 %rd891, [%rd882];
st.shared.u64 [%rd880], %rd891;
st.shared.u64 [%rd882], %rd890;
add.s64 %rd893, %rd125, %rd883;
ld.shared.u8 %rs128, [%rd893];
add.s64 %rd894, %rd125, %rd887;
ld.shared.u8 %rs129, [%rd894];
st.shared.u8 [%rd893], %rs129;
st.shared.u8 [%rd894], %rs128;

BB25_170:
bar.sync 0;
ld.shared.u32 %r149, [%rd681];
ld.shared.u32 %r150, [%rd683];
setp.ge.s32	%p135, %r150, %r149;
@%p135 bra BB25_172;

cvt.u64.u32	%rd900, %r116;
add.s64 %rd902, %rd125, %rd900;
ld.shared.u8 %rs130, [%rd902];
mov.u32 %r1447, 1;
setp.ne.s16	%p136, %rs130, 0;
@%p136 bra BB25_173;

BB25_172:
add.s32 %r1387, %r116, 64;
cvt.u64.u32	%rd903, %r1387;
add.s64 %rd905, %rd125, %rd903;
ld.shared.u8 %rs131, [%rd905];
setp.eq.s16	%p137, %rs131, 0;
selp.u32	%r1447, 1, 0, %p137;

BB25_173:
bfe.u32 %r839, %r13, 7, 1;
setp.ne.s32	%p138, %r1447, %r839;
@%p138 bra BB25_175;

add.s32 %r1398, %r116, 64;
cvt.u64.u32	%rd906, %r116;
st.shared.u32 [%rd683], %r149;
cvt.u64.u32	%rd910, %r1398;
st.shared.u32 [%rd681], %r150;
mul.wide.u32 %rd913, %r116, 8;
add.s64 %rd915, %rd124, %rd913;
ld.shared.u64 %rd916, [%rd915];
mul.wide.u32 %rd917, %r1398, 8;
add.s64 %rd918, %rd124, %rd917;
ld.shared.u64 %rd919, [%rd918];
st.shared.u64 [%rd915], %rd919;
st.shared.u64 [%rd918], %rd916;
add.s64 %rd921, %rd125, %rd906;
ld.shared.u8 %rs132, [%rd921];
add.s64 %rd922, %rd125, %rd910;
ld.shared.u8 %rs133, [%rd922];
st.shared.u8 [%rd921], %rs133;
st.shared.u8 [%rd922], %rs132;

BB25_175:
bar.sync 0;
ld.shared.u32 %r153, [%rd521];
ld.shared.u32 %r154, [%rd523];
setp.ge.s32	%p139, %r154, %r153;
@%p139 bra BB25_177;

cvt.u64.u32	%rd928, %r90;
add.s64 %rd930, %rd125, %rd928;
ld.shared.u8 %rs134, [%rd930];
mov.u32 %r1448, 1;
setp.ne.s16	%p140, %rs134, 0;
@%p140 bra BB25_178;

BB25_177:
add.s32 %r1388, %r90, 32;
cvt.u64.u32	%rd931, %r1388;
add.s64 %rd933, %rd125, %rd931;
ld.shared.u8 %rs135, [%rd933];
setp.eq.s16	%p141, %rs135, 0;
selp.u32	%r1448, 1, 0, %p141;

BB25_178:
bfe.u32 %r861, %r13, 7, 1;
setp.ne.s32	%p142, %r1448, %r861;
@%p142 bra BB25_180;

add.s32 %r1397, %r90, 32;
cvt.u64.u32	%rd934, %r90;
st.shared.u32 [%rd523], %r153;
cvt.u64.u32	%rd938, %r1397;
st.shared.u32 [%rd521], %r154;
mul.wide.u32 %rd941, %r90, 8;
add.s64 %rd943, %rd124, %rd941;
ld.shared.u64 %rd944, [%rd943];
mul.wide.u32 %rd945, %r1397, 8;
add.s64 %rd946, %rd124, %rd945;
ld.shared.u64 %rd947, [%rd946];
st.shared.u64 [%rd943], %rd947;
st.shared.u64 [%rd946], %rd944;
add.s64 %rd949, %rd125, %rd934;
ld.shared.u8 %rs136, [%rd949];
add.s64 %rd950, %rd125, %rd938;
ld.shared.u8 %rs137, [%rd950];
st.shared.u8 [%rd949], %rs137;
st.shared.u8 [%rd950], %rs136;

BB25_180:
bar.sync 0;
ld.shared.u32 %r157, [%rd389];
ld.shared.u32 %r158, [%rd391];
setp.ge.s32	%p143, %r158, %r157;
@%p143 bra BB25_182;

cvt.u64.u32	%rd956, %r68;
add.s64 %rd958, %rd125, %rd956;
ld.shared.u8 %rs138, [%rd958];
mov.u32 %r1449, 1;
setp.ne.s16	%p144, %rs138, 0;
@%p144 bra BB25_183;

BB25_182:
add.s32 %r1389, %r68, 16;
cvt.u64.u32	%rd959, %r1389;
add.s64 %rd961, %rd125, %rd959;
ld.shared.u8 %rs139, [%rd961];
setp.eq.s16	%p145, %rs139, 0;
selp.u32	%r1449, 1, 0, %p145;

BB25_183:
bfe.u32 %r883, %r13, 7, 1;
setp.ne.s32	%p146, %r1449, %r883;
@%p146 bra BB25_185;

add.s32 %r1396, %r68, 16;
cvt.u64.u32	%rd962, %r68;
st.shared.u32 [%rd391], %r157;
cvt.u64.u32	%rd966, %r1396;
st.shared.u32 [%rd389], %r158;
mul.wide.u32 %rd969, %r68, 8;
add.s64 %rd971, %rd124, %rd969;
ld.shared.u64 %rd972, [%rd971];
mul.wide.u32 %rd973, %r1396, 8;
add.s64 %rd974, %rd124, %rd973;
ld.shared.u64 %rd975, [%rd974];
st.shared.u64 [%rd971], %rd975;
st.shared.u64 [%rd974], %rd972;
add.s64 %rd977, %rd125, %rd962;
ld.shared.u8 %rs140, [%rd977];
add.s64 %rd978, %rd125, %rd966;
ld.shared.u8 %rs141, [%rd978];
st.shared.u8 [%rd977], %rs141;
st.shared.u8 [%rd978], %rs140;

BB25_185:
bar.sync 0;
ld.shared.u32 %r161, [%rd285];
ld.shared.u32 %r162, [%rd287];
setp.ge.s32	%p147, %r162, %r161;
@%p147 bra BB25_187;

cvt.u64.u32	%rd984, %r50;
add.s64 %rd986, %rd125, %rd984;
ld.shared.u8 %rs142, [%rd986];
mov.u32 %r1450, 1;
setp.ne.s16	%p148, %rs142, 0;
@%p148 bra BB25_188;

BB25_187:
add.s32 %r1390, %r50, 8;
cvt.u64.u32	%rd987, %r1390;
add.s64 %rd989, %rd125, %rd987;
ld.shared.u8 %rs143, [%rd989];
setp.eq.s16	%p149, %rs143, 0;
selp.u32	%r1450, 1, 0, %p149;

BB25_188:
bfe.u32 %r905, %r13, 7, 1;
setp.ne.s32	%p150, %r1450, %r905;
@%p150 bra BB25_190;

add.s32 %r1395, %r50, 8;
cvt.u64.u32	%rd990, %r50;
st.shared.u32 [%rd287], %r161;
cvt.u64.u32	%rd994, %r1395;
st.shared.u32 [%rd285], %r162;
mul.wide.u32 %rd997, %r50, 8;
add.s64 %rd999, %rd124, %rd997;
ld.shared.u64 %rd1000, [%rd999];
mul.wide.u32 %rd1001, %r1395, 8;
add.s64 %rd1002, %rd124, %rd1001;
ld.shared.u64 %rd1003, [%rd1002];
st.shared.u64 [%rd999], %rd1003;
st.shared.u64 [%rd1002], %rd1000;
add.s64 %rd1005, %rd125, %rd990;
ld.shared.u8 %rs144, [%rd1005];
add.s64 %rd1006, %rd125, %rd994;
ld.shared.u8 %rs145, [%rd1006];
st.shared.u8 [%rd1005], %rs145;
st.shared.u8 [%rd1006], %rs144;

BB25_190:
bar.sync 0;
ld.shared.u32 %r165, [%rd209];
ld.shared.u32 %r166, [%rd211];
setp.ge.s32	%p151, %r166, %r165;
@%p151 bra BB25_192;

cvt.u64.u32	%rd1012, %r36;
add.s64 %rd1014, %rd125, %rd1012;
ld.shared.u8 %rs146, [%rd1014];
mov.u32 %r1451, 1;
setp.ne.s16	%p152, %rs146, 0;
@%p152 bra BB25_193;

BB25_192:
add.s32 %r1391, %r36, 4;
cvt.u64.u32	%rd1015, %r1391;
add.s64 %rd1017, %rd125, %rd1015;
ld.shared.u8 %rs147, [%rd1017];
setp.eq.s16	%p153, %rs147, 0;
selp.u32	%r1451, 1, 0, %p153;

BB25_193:
bfe.u32 %r927, %r13, 7, 1;
setp.ne.s32	%p154, %r1451, %r927;
@%p154 bra BB25_195;

add.s32 %r1394, %r36, 4;
cvt.u64.u32	%rd1018, %r36;
st.shared.u32 [%rd211], %r165;
cvt.u64.u32	%rd1022, %r1394;
st.shared.u32 [%rd209], %r166;
mul.wide.u32 %rd1025, %r36, 8;
add.s64 %rd1027, %rd124, %rd1025;
ld.shared.u64 %rd1028, [%rd1027];
mul.wide.u32 %rd1029, %r1394, 8;
add.s64 %rd1030, %rd124, %rd1029;
ld.shared.u64 %rd1031, [%rd1030];
st.shared.u64 [%rd1027], %rd1031;
st.shared.u64 [%rd1030], %rd1028;
add.s64 %rd1033, %rd125, %rd1018;
ld.shared.u8 %rs148, [%rd1033];
add.s64 %rd1034, %rd125, %rd1022;
ld.shared.u8 %rs149, [%rd1034];
st.shared.u8 [%rd1033], %rs149;
st.shared.u8 [%rd1034], %rs148;

BB25_195:
bar.sync 0;
ld.shared.u32 %r169, [%rd161];
ld.shared.u32 %r170, [%rd163];
setp.ge.s32	%p155, %r170, %r169;
@%p155 bra BB25_197;

cvt.u64.u32	%rd1040, %r26;
add.s64 %rd1042, %rd125, %rd1040;
ld.shared.u8 %rs150, [%rd1042];
mov.u32 %r1452, 1;
setp.ne.s16	%p156, %rs150, 0;
@%p156 bra BB25_198;

BB25_197:
add.s32 %r1392, %r26, 2;
cvt.u64.u32	%rd1043, %r1392;
add.s64 %rd1045, %rd125, %rd1043;
ld.shared.u8 %rs151, [%rd1045];
setp.eq.s16	%p157, %rs151, 0;
selp.u32	%r1452, 1, 0, %p157;

BB25_198:
bfe.u32 %r949, %r13, 7, 1;
setp.ne.s32	%p158, %r1452, %r949;
@%p158 bra BB25_200;

add.s32 %r1393, %r26, 2;
cvt.u64.u32	%rd1046, %r26;
st.shared.u32 [%rd163], %r169;
cvt.u64.u32	%rd1050, %r1393;
st.shared.u32 [%rd161], %r170;
mul.wide.u32 %rd1053, %r26, 8;
add.s64 %rd1055, %rd124, %rd1053;
ld.shared.u64 %rd1056, [%rd1055];
mul.wide.u32 %rd1057, %r1393, 8;
add.s64 %rd1058, %rd124, %rd1057;
ld.shared.u64 %rd1059, [%rd1058];
st.shared.u64 [%rd1055], %rd1059;
st.shared.u64 [%rd1058], %rd1056;
add.s64 %rd1061, %rd125, %rd1046;
ld.shared.u8 %rs152, [%rd1061];
add.s64 %rd1062, %rd125, %rd1050;
ld.shared.u8 %rs153, [%rd1062];
st.shared.u8 [%rd1061], %rs153;
st.shared.u8 [%rd1062], %rs152;

BB25_200:
bar.sync 0;
ld.shared.u32 %r173, [%rd141+4];
ld.shared.u32 %r174, [%rd141];
setp.ge.s32	%p159, %r174, %r173;
@%p159 bra BB25_202;

cvt.u64.u32	%rd1066, %r270;
add.s64 %rd1068, %rd125, %rd1066;
ld.shared.u8 %rs154, [%rd1068];
mov.u32 %r1453, 1;
setp.ne.s16	%p160, %rs154, 0;
@%p160 bra BB25_203;

BB25_202:
cvt.u64.u32	%rd1069, %r270;
add.s64 %rd1071, %rd125, %rd1069;
ld.shared.u8 %rs155, [%rd1071+1];
setp.eq.s16	%p161, %rs155, 0;
selp.u32	%r1453, 1, 0, %p161;

BB25_203:
bfe.u32 %r963, %r13, 7, 1;
setp.ne.s32	%p162, %r1453, %r963;
@%p162 bra BB25_205;

cvt.u64.u32	%rd1072, %r270;
st.shared.u32 [%rd141], %r173;
st.shared.u32 [%rd141+4], %r174;
mul.wide.u32 %rd1076, %r270, 8;
add.s64 %rd1078, %rd124, %rd1076;
ld.shared.u64 %rd1079, [%rd1078];
ld.shared.u64 %rd1080, [%rd1078+8];
st.shared.u64 [%rd1078], %rd1080;
st.shared.u64 [%rd1078+8], %rd1079;
add.s64 %rd1082, %rd125, %rd1072;
ld.shared.u8 %rs156, [%rd1082];
ld.shared.u8 %rs157, [%rd1082+1];
st.shared.u8 [%rd1082], %rs157;
st.shared.u8 [%rd1082+1], %rs156;

BB25_205:
bar.sync 0;
and.b32 %r966, %r13, 255;
sub.s32 %r180, %r270, %r966;
add.s32 %r968, %r180, 256;
mul.wide.u32 %rd1083, %r968, 4;
add.s64 %rd1085, %rd122, %rd1083;
mul.wide.u32 %rd1086, %r180, 4;
add.s64 %rd1087, %rd122, %rd1086;
ld.shared.u32 %r178, [%rd1085];
ld.shared.u32 %r179, [%rd1087];
setp.ge.s32	%p163, %r179, %r178;
@%p163 bra BB25_207;

cvt.u64.u32	%rd1088, %r180;
add.s64 %rd1090, %rd125, %rd1088;
ld.shared.u8 %rs158, [%rd1090];
mov.u32 %r1454, 1;
setp.ne.s16	%p164, %rs158, 0;
@%p164 bra BB25_208;

BB25_207:
add.s32 %r1369, %r180, 256;
cvt.u64.u32	%rd1091, %r1369;
add.s64 %rd1093, %rd125, %rd1091;
ld.shared.u8 %rs159, [%rd1093];
setp.eq.s16	%p165, %rs159, 0;
selp.u32	%r1454, 1, 0, %p165;

BB25_208:
bfe.u32 %r980, %r13, 8, 1;
setp.ne.s32	%p166, %r1454, %r980;
@%p166 bra BB25_210;

mul.wide.u32 %rd1675, %r180, 4;
add.s64 %rd1674, %rd122, %rd1675;
add.s32 %r1384, %r180, 256;
mul.wide.u32 %rd1094, %r180, 8;
add.s64 %rd1096, %rd124, %rd1094;
mul.wide.u32 %rd1097, %r1384, 8;
add.s64 %rd1098, %rd124, %rd1097;
cvt.u64.u32	%rd1099, %r180;
st.shared.u32 [%rd1674], %r178;
cvt.u64.u32	%rd1103, %r1384;
st.shared.u32 [%rd1085], %r179;
ld.shared.u64 %rd1106, [%rd1096];
ld.shared.u64 %rd1107, [%rd1098];
st.shared.u64 [%rd1096], %rd1107;
st.shared.u64 [%rd1098], %rd1106;
add.s64 %rd1109, %rd125, %rd1099;
ld.shared.u8 %rs160, [%rd1109];
add.s64 %rd1110, %rd125, %rd1103;
ld.shared.u8 %rs161, [%rd1110];
st.shared.u8 [%rd1109], %rs161;
st.shared.u8 [%rd1110], %rs160;

BB25_210:
bar.sync 0;
ld.shared.u32 %r183, [%rd869];
ld.shared.u32 %r184, [%rd871];
setp.ge.s32	%p167, %r184, %r183;
@%p167 bra BB25_212;

cvt.u64.u32	%rd1116, %r146;
add.s64 %rd1118, %rd125, %rd1116;
ld.shared.u8 %rs162, [%rd1118];
mov.u32 %r1455, 1;
setp.ne.s16	%p168, %rs162, 0;
@%p168 bra BB25_213;

BB25_212:
add.s32 %r1370, %r146, 128;
cvt.u64.u32	%rd1119, %r1370;
add.s64 %rd1121, %rd125, %rd1119;
ld.shared.u8 %rs163, [%rd1121];
setp.eq.s16	%p169, %rs163, 0;
selp.u32	%r1455, 1, 0, %p169;

BB25_213:
bfe.u32 %r1003, %r13, 8, 1;
setp.ne.s32	%p170, %r1455, %r1003;
@%p170 bra BB25_215;

add.s32 %r1383, %r146, 128;
cvt.u64.u32	%rd1122, %r146;
st.shared.u32 [%rd871], %r183;
cvt.u64.u32	%rd1126, %r1383;
st.shared.u32 [%rd869], %r184;
mul.wide.u32 %rd1129, %r146, 8;
add.s64 %rd1131, %rd124, %rd1129;
ld.shared.u64 %rd1132, [%rd1131];
mul.wide.u32 %rd1133, %r1383, 8;
add.s64 %rd1134, %rd124, %rd1133;
ld.shared.u64 %rd1135, [%rd1134];
st.shared.u64 [%rd1131], %rd1135;
st.shared.u64 [%rd1134], %rd1132;
add.s64 %rd1137, %rd125, %rd1122;
ld.shared.u8 %rs164, [%rd1137];
add.s64 %rd1138, %rd125, %rd1126;
ld.shared.u8 %rs165, [%rd1138];
st.shared.u8 [%rd1137], %rs165;
st.shared.u8 [%rd1138], %rs164;

BB25_215:
bar.sync 0;
ld.shared.u32 %r187, [%rd681];
ld.shared.u32 %r188, [%rd683];
setp.ge.s32	%p171, %r188, %r187;
@%p171 bra BB25_217;

cvt.u64.u32	%rd1144, %r116;
add.s64 %rd1146, %rd125, %rd1144;
ld.shared.u8 %rs166, [%rd1146];
mov.u32 %r1456, 1;
setp.ne.s16	%p172, %rs166, 0;
@%p172 bra BB25_218;

BB25_217:
add.s32 %r1371, %r116, 64;
cvt.u64.u32	%rd1147, %r1371;
add.s64 %rd1149, %rd125, %rd1147;
ld.shared.u8 %rs167, [%rd1149];
setp.eq.s16	%p173, %rs167, 0;
selp.u32	%r1456, 1, 0, %p173;

BB25_218:
bfe.u32 %r1025, %r13, 8, 1;
setp.ne.s32	%p174, %r1456, %r1025;
@%p174 bra BB25_220;

add.s32 %r1382, %r116, 64;
cvt.u64.u32	%rd1150, %r116;
st.shared.u32 [%rd683], %r187;
cvt.u64.u32	%rd1154, %r1382;
st.shared.u32 [%rd681], %r188;
mul.wide.u32 %rd1157, %r116, 8;
add.s64 %rd1159, %rd124, %rd1157;
ld.shared.u64 %rd1160, [%rd1159];
mul.wide.u32 %rd1161, %r1382, 8;
add.s64 %rd1162, %rd124, %rd1161;
ld.shared.u64 %rd1163, [%rd1162];
st.shared.u64 [%rd1159], %rd1163;
st.shared.u64 [%rd1162], %rd1160;
add.s64 %rd1165, %rd125, %rd1150;
ld.shared.u8 %rs168, [%rd1165];
add.s64 %rd1166, %rd125, %rd1154;
ld.shared.u8 %rs169, [%rd1166];
st.shared.u8 [%rd1165], %rs169;
st.shared.u8 [%rd1166], %rs168;

BB25_220:
bar.sync 0;
ld.shared.u32 %r191, [%rd521];
ld.shared.u32 %r192, [%rd523];
setp.ge.s32	%p175, %r192, %r191;
@%p175 bra BB25_222;

cvt.u64.u32	%rd1172, %r90;
add.s64 %rd1174, %rd125, %rd1172;
ld.shared.u8 %rs170, [%rd1174];
mov.u32 %r1457, 1;
setp.ne.s16	%p176, %rs170, 0;
@%p176 bra BB25_223;

BB25_222:
add.s32 %r1372, %r90, 32;
cvt.u64.u32	%rd1175, %r1372;
add.s64 %rd1177, %rd125, %rd1175;
ld.shared.u8 %rs171, [%rd1177];
setp.eq.s16	%p177, %rs171, 0;
selp.u32	%r1457, 1, 0, %p177;

BB25_223:
bfe.u32 %r1047, %r13, 8, 1;
setp.ne.s32	%p178, %r1457, %r1047;
@%p178 bra BB25_225;

add.s32 %r1381, %r90, 32;
cvt.u64.u32	%rd1178, %r90;
st.shared.u32 [%rd523], %r191;
cvt.u64.u32	%rd1182, %r1381;
st.shared.u32 [%rd521], %r192;
mul.wide.u32 %rd1185, %r90, 8;
add.s64 %rd1187, %rd124, %rd1185;
ld.shared.u64 %rd1188, [%rd1187];
mul.wide.u32 %rd1189, %r1381, 8;
add.s64 %rd1190, %rd124, %rd1189;
ld.shared.u64 %rd1191, [%rd1190];
st.shared.u64 [%rd1187], %rd1191;
st.shared.u64 [%rd1190], %rd1188;
add.s64 %rd1193, %rd125, %rd1178;
ld.shared.u8 %rs172, [%rd1193];
add.s64 %rd1194, %rd125, %rd1182;
ld.shared.u8 %rs173, [%rd1194];
st.shared.u8 [%rd1193], %rs173;
st.shared.u8 [%rd1194], %rs172;

BB25_225:
bar.sync 0;
ld.shared.u32 %r195, [%rd389];
ld.shared.u32 %r196, [%rd391];
setp.ge.s32	%p179, %r196, %r195;
@%p179 bra BB25_227;

cvt.u64.u32	%rd1200, %r68;
add.s64 %rd1202, %rd125, %rd1200;
ld.shared.u8 %rs174, [%rd1202];
mov.u32 %r1458, 1;
setp.ne.s16	%p180, %rs174, 0;
@%p180 bra BB25_228;

BB25_227:
add.s32 %r1373, %r68, 16;
cvt.u64.u32	%rd1203, %r1373;
add.s64 %rd1205, %rd125, %rd1203;
ld.shared.u8 %rs175, [%rd1205];
setp.eq.s16	%p181, %rs175, 0;
selp.u32	%r1458, 1, 0, %p181;

BB25_228:
bfe.u32 %r1069, %r13, 8, 1;
setp.ne.s32	%p182, %r1458, %r1069;
@%p182 bra BB25_230;

add.s32 %r1380, %r68, 16;
cvt.u64.u32	%rd1206, %r68;
st.shared.u32 [%rd391], %r195;
cvt.u64.u32	%rd1210, %r1380;
st.shared.u32 [%rd389], %r196;
mul.wide.u32 %rd1213, %r68, 8;
add.s64 %rd1215, %rd124, %rd1213;
ld.shared.u64 %rd1216, [%rd1215];
mul.wide.u32 %rd1217, %r1380, 8;
add.s64 %rd1218, %rd124, %rd1217;
ld.shared.u64 %rd1219, [%rd1218];
st.shared.u64 [%rd1215], %rd1219;
st.shared.u64 [%rd1218], %rd1216;
add.s64 %rd1221, %rd125, %rd1206;
ld.shared.u8 %rs176, [%rd1221];
add.s64 %rd1222, %rd125, %rd1210;
ld.shared.u8 %rs177, [%rd1222];
st.shared.u8 [%rd1221], %rs177;
st.shared.u8 [%rd1222], %rs176;

BB25_230:
bar.sync 0;
ld.shared.u32 %r199, [%rd285];
ld.shared.u32 %r200, [%rd287];
setp.ge.s32	%p183, %r200, %r199;
@%p183 bra BB25_232;

cvt.u64.u32	%rd1228, %r50;
add.s64 %rd1230, %rd125, %rd1228;
ld.shared.u8 %rs178, [%rd1230];
mov.u32 %r1459, 1;
setp.ne.s16	%p184, %rs178, 0;
@%p184 bra BB25_233;

BB25_232:
add.s32 %r1374, %r50, 8;
cvt.u64.u32	%rd1231, %r1374;
add.s64 %rd1233, %rd125, %rd1231;
ld.shared.u8 %rs179, [%rd1233];
setp.eq.s16	%p185, %rs179, 0;
selp.u32	%r1459, 1, 0, %p185;

BB25_233:
bfe.u32 %r1091, %r13, 8, 1;
setp.ne.s32	%p186, %r1459, %r1091;
@%p186 bra BB25_235;

add.s32 %r1379, %r50, 8;
cvt.u64.u32	%rd1234, %r50;
st.shared.u32 [%rd287], %r199;
cvt.u64.u32	%rd1238, %r1379;
st.shared.u32 [%rd285], %r200;
mul.wide.u32 %rd1241, %r50, 8;
add.s64 %rd1243, %rd124, %rd1241;
ld.shared.u64 %rd1244, [%rd1243];
mul.wide.u32 %rd1245, %r1379, 8;
add.s64 %rd1246, %rd124, %rd1245;
ld.shared.u64 %rd1247, [%rd1246];
st.shared.u64 [%rd1243], %rd1247;
st.shared.u64 [%rd1246], %rd1244;
add.s64 %rd1249, %rd125, %rd1234;
ld.shared.u8 %rs180, [%rd1249];
add.s64 %rd1250, %rd125, %rd1238;
ld.shared.u8 %rs181, [%rd1250];
st.shared.u8 [%rd1249], %rs181;
st.shared.u8 [%rd1250], %rs180;

BB25_235:
bar.sync 0;
ld.shared.u32 %r203, [%rd209];
ld.shared.u32 %r204, [%rd211];
setp.ge.s32	%p187, %r204, %r203;
@%p187 bra BB25_237;

cvt.u64.u32	%rd1256, %r36;
add.s64 %rd1258, %rd125, %rd1256;
ld.shared.u8 %rs182, [%rd1258];
mov.u32 %r1460, 1;
setp.ne.s16	%p188, %rs182, 0;
@%p188 bra BB25_238;

BB25_237:
add.s32 %r1375, %r36, 4;
cvt.u64.u32	%rd1259, %r1375;
add.s64 %rd1261, %rd125, %rd1259;
ld.shared.u8 %rs183, [%rd1261];
setp.eq.s16	%p189, %rs183, 0;
selp.u32	%r1460, 1, 0, %p189;

BB25_238:
bfe.u32 %r1113, %r13, 8, 1;
setp.ne.s32	%p190, %r1460, %r1113;
@%p190 bra BB25_240;

add.s32 %r1378, %r36, 4;
cvt.u64.u32	%rd1262, %r36;
st.shared.u32 [%rd211], %r203;
cvt.u64.u32	%rd1266, %r1378;
st.shared.u32 [%rd209], %r204;
mul.wide.u32 %rd1269, %r36, 8;
add.s64 %rd1271, %rd124, %rd1269;
ld.shared.u64 %rd1272, [%rd1271];
mul.wide.u32 %rd1273, %r1378, 8;
add.s64 %rd1274, %rd124, %rd1273;
ld.shared.u64 %rd1275, [%rd1274];
st.shared.u64 [%rd1271], %rd1275;
st.shared.u64 [%rd1274], %rd1272;
add.s64 %rd1277, %rd125, %rd1262;
ld.shared.u8 %rs184, [%rd1277];
add.s64 %rd1278, %rd125, %rd1266;
ld.shared.u8 %rs185, [%rd1278];
st.shared.u8 [%rd1277], %rs185;
st.shared.u8 [%rd1278], %rs184;

BB25_240:
bar.sync 0;
ld.shared.u32 %r207, [%rd161];
ld.shared.u32 %r208, [%rd163];
setp.ge.s32	%p191, %r208, %r207;
@%p191 bra BB25_242;

cvt.u64.u32	%rd1284, %r26;
add.s64 %rd1286, %rd125, %rd1284;
ld.shared.u8 %rs186, [%rd1286];
mov.u32 %r1461, 1;
setp.ne.s16	%p192, %rs186, 0;
@%p192 bra BB25_243;

BB25_242:
add.s32 %r1376, %r26, 2;
cvt.u64.u32	%rd1287, %r1376;
add.s64 %rd1289, %rd125, %rd1287;
ld.shared.u8 %rs187, [%rd1289];
setp.eq.s16	%p193, %rs187, 0;
selp.u32	%r1461, 1, 0, %p193;

BB25_243:
bfe.u32 %r1135, %r13, 8, 1;
setp.ne.s32	%p194, %r1461, %r1135;
@%p194 bra BB25_245;

add.s32 %r1377, %r26, 2;
cvt.u64.u32	%rd1290, %r26;
st.shared.u32 [%rd163], %r207;
cvt.u64.u32	%rd1294, %r1377;
st.shared.u32 [%rd161], %r208;
mul.wide.u32 %rd1297, %r26, 8;
add.s64 %rd1299, %rd124, %rd1297;
ld.shared.u64 %rd1300, [%rd1299];
mul.wide.u32 %rd1301, %r1377, 8;
add.s64 %rd1302, %rd124, %rd1301;
ld.shared.u64 %rd1303, [%rd1302];
st.shared.u64 [%rd1299], %rd1303;
st.shared.u64 [%rd1302], %rd1300;
add.s64 %rd1305, %rd125, %rd1290;
ld.shared.u8 %rs188, [%rd1305];
add.s64 %rd1306, %rd125, %rd1294;
ld.shared.u8 %rs189, [%rd1306];
st.shared.u8 [%rd1305], %rs189;
st.shared.u8 [%rd1306], %rs188;

BB25_245:
bar.sync 0;
ld.shared.u32 %r211, [%rd141+4];
ld.shared.u32 %r212, [%rd141];
setp.ge.s32	%p195, %r212, %r211;
@%p195 bra BB25_247;

cvt.u64.u32	%rd1310, %r270;
add.s64 %rd1312, %rd125, %rd1310;
ld.shared.u8 %rs190, [%rd1312];
mov.u32 %r1462, 1;
setp.ne.s16	%p196, %rs190, 0;
@%p196 bra BB25_248;

BB25_247:
cvt.u64.u32	%rd1313, %r270;
add.s64 %rd1315, %rd125, %rd1313;
ld.shared.u8 %rs191, [%rd1315+1];
setp.eq.s16	%p197, %rs191, 0;
selp.u32	%r1462, 1, 0, %p197;

BB25_248:
bfe.u32 %r1149, %r13, 8, 1;
setp.ne.s32	%p198, %r1462, %r1149;
@%p198 bra BB25_250;

cvt.u64.u32	%rd1316, %r270;
st.shared.u32 [%rd141], %r211;
st.shared.u32 [%rd141+4], %r212;
mul.wide.u32 %rd1320, %r270, 8;
add.s64 %rd1322, %rd124, %rd1320;
ld.shared.u64 %rd1323, [%rd1322];
ld.shared.u64 %rd1324, [%rd1322+8];
st.shared.u64 [%rd1322], %rd1324;
st.shared.u64 [%rd1322+8], %rd1323;
add.s64 %rd1326, %rd125, %rd1316;
ld.shared.u8 %rs192, [%rd1326];
ld.shared.u8 %rs193, [%rd1326+1];
st.shared.u8 [%rd1326], %rs193;
st.shared.u8 [%rd1326+1], %rs192;

BB25_250:
mov.u32 %r1463, 512;

BB25_251:
bar.sync 0;
add.s32 %r1154, %r1463, -1;
and.b32 %r1155, %r1154, %r13;
sub.s32 %r1157, %r270, %r1155;
add.s32 %r1158, %r1157, %r1463;
cvt.u64.u32	%rd52, %r1158;
mul.wide.u32 %rd1327, %r1158, 4;
add.s64 %rd53, %rd122, %rd1327;
add.s64 %rd54, %rd125, %rd52;
cvt.u64.u32	%rd55, %r1157;
mul.wide.u32 %rd1330, %r1157, 4;
add.s64 %rd56, %rd122, %rd1330;
ld.shared.u32 %r216, [%rd53];
ld.shared.u32 %r217, [%rd56];
add.s64 %rd57, %rd125, %rd55;
setp.ge.s32	%p199, %r217, %r216;
@%p199 bra BB25_253;

ld.shared.u8 %rs194, [%rd57];
mov.u32 %r1464, 1;
setp.ne.s16	%p200, %rs194, 0;
@%p200 bra BB25_254;

BB25_253:
ld.shared.u8 %rs195, [%rd54];
setp.eq.s16	%p201, %rs195, 0;
selp.u32	%r1464, 1, 0, %p201;

BB25_254:
bfe.u32 %r1161, %r13, 9, 1;
setp.ne.s32	%p202, %r1464, %r1161;
@%p202 bra BB25_256;

shl.b64 %rd1331, %rd52, 3;
add.s64 %rd1333, %rd124, %rd1331;
st.shared.u32 [%rd56], %r216;
st.shared.u32 [%rd53], %r217;
shl.b64 %rd1334, %rd55, 3;
add.s64 %rd1335, %rd124, %rd1334;
ld.shared.u64 %rd1336, [%rd1335];
ld.shared.u64 %rd1337, [%rd1333];
st.shared.u64 [%rd1335], %rd1337;
st.shared.u64 [%rd1333], %rd1336;
ld.shared.u8 %rs196, [%rd57];
ld.shared.u8 %rs197, [%rd54];
st.shared.u8 [%rd57], %rs197;
st.shared.u8 [%rd54], %rs196;

BB25_256:
shr.u32 %r220, %r1463, 1;
bar.sync 0;
add.s32 %r1162, %r220, -1;
and.b32 %r1164, %r1162, %r13;
sub.s32 %r1166, %r270, %r1164;
add.s32 %r1167, %r1166, %r220;
cvt.u64.u32	%rd58, %r1167;
mul.wide.u32 %rd1338, %r1167, 4;
add.s64 %rd59, %rd122, %rd1338;
add.s64 %rd60, %rd125, %rd58;
cvt.u64.u32	%rd61, %r1166;
mul.wide.u32 %rd1341, %r1166, 4;
add.s64 %rd62, %rd122, %rd1341;
ld.shared.u32 %r221, [%rd59];
ld.shared.u32 %r222, [%rd62];
add.s64 %rd63, %rd125, %rd61;
setp.ge.s32	%p203, %r222, %r221;
@%p203 bra BB25_258;

ld.shared.u8 %rs198, [%rd63];
mov.u32 %r1465, 1;
setp.ne.s16	%p204, %rs198, 0;
@%p204 bra BB25_259;

BB25_258:
ld.shared.u8 %rs199, [%rd60];
setp.eq.s16	%p205, %rs199, 0;
selp.u32	%r1465, 1, 0, %p205;

BB25_259:
bfe.u32 %r1170, %r13, 9, 1;
setp.ne.s32	%p206, %r1465, %r1170;
@%p206 bra BB25_261;

shl.b64 %rd1342, %rd58, 3;
add.s64 %rd1344, %rd124, %rd1342;
st.shared.u32 [%rd62], %r221;
st.shared.u32 [%rd59], %r222;
shl.b64 %rd1345, %rd61, 3;
add.s64 %rd1346, %rd124, %rd1345;
ld.shared.u64 %rd1347, [%rd1346];
ld.shared.u64 %rd1348, [%rd1344];
st.shared.u64 [%rd1346], %rd1348;
st.shared.u64 [%rd1344], %rd1347;
ld.shared.u8 %rs200, [%rd63];
ld.shared.u8 %rs201, [%rd60];
st.shared.u8 [%rd63], %rs201;
st.shared.u8 [%rd60], %rs200;

BB25_261:
shr.u32 %r1463, %r1463, 2;
setp.ne.s32	%p207, %r1463, 0;
@%p207 bra BB25_251;

bar.sync 0;
and.b32 %r1171, %r13, 1023;
sub.s32 %r1172, %r270, %r1171;
add.s32 %r1173, %r1172, 1024;
cvt.u64.u32	%rd64, %r1173;
mul.wide.u32 %rd1349, %r1173, 4;
add.s64 %rd65, %rd122, %rd1349;
cvt.u64.u32	%rd66, %r1172;
mul.wide.u32 %rd1351, %r1172, 4;
add.s64 %rd67, %rd122, %rd1351;
ld.shared.u32 %r228, [%rd65];
ld.shared.u32 %r229, [%rd67];
add.s64 %rd68, %rd125, %rd66;
setp.ge.s32	%p208, %r229, %r228;
@%p208 bra BB25_264;

ld.shared.u8 %rs202, [%rd68];
setp.ne.s16	%p209, %rs202, 0;
@%p209 bra BB25_266;

BB25_264:
add.s64 %rd69, %rd125, %rd64;
ld.shared.u8 %rs1, [%rd69];
setp.eq.s16	%p210, %rs1, 0;
@%p210 bra BB25_266;

shl.b64 %rd1354, %rd64, 3;
add.s64 %rd1356, %rd124, %rd1354;
st.shared.u32 [%rd67], %r228;
st.shared.u32 [%rd65], %r229;
shl.b64 %rd1357, %rd66, 3;
add.s64 %rd1358, %rd124, %rd1357;
ld.shared.u64 %rd1359, [%rd1358];
ld.shared.u64 %rd1360, [%rd1356];
st.shared.u64 [%rd1358], %rd1360;
st.shared.u64 [%rd1356], %rd1359;
ld.shared.u8 %rs203, [%rd68];
st.shared.u8 [%rd68], %rs1;
st.shared.u8 [%rd69], %rs203;

BB25_266:
bar.sync 0;
mov.u32 %r1385, %tid.x;
mov.u64 %rd1665, _Z20bitonicSortKVInPlaceIilLin1ELin1E6LTCompIiEmLi2048EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3_$__cuda_local_var_181271_29_non_const_sharedKeys;
and.b32 %r1175, %r1385, 511;
sub.s32 %r1177, %r270, %r1175;
add.s32 %r1178, %r1177, 512;
cvt.u64.u32	%rd70, %r1178;
mul.wide.u32 %rd1361, %r1178, 4;
add.s64 %rd71, %rd1665, %rd1361;
cvt.u64.u32	%rd72, %r1177;
mul.wide.u32 %rd1363, %r1177, 4;
add.s64 %rd73, %rd1665, %rd1363;
ld.shared.u32 %r230, [%rd71];
ld.shared.u32 %r231, [%rd73];
add.s64 %rd74, %rd125, %rd72;
setp.ge.s32	%p211, %r231, %r230;
@%p211 bra BB25_268;

ld.shared.u8 %rs204, [%rd74];
setp.ne.s16	%p212, %rs204, 0;
@%p212 bra BB25_270;

BB25_268:
add.s64 %rd75, %rd125, %rd70;
ld.shared.u8 %rs2, [%rd75];
setp.eq.s16	%p213, %rs2, 0;
@%p213 bra BB25_270;

shl.b64 %rd1366, %rd70, 3;
add.s64 %rd1368, %rd124, %rd1366;
st.shared.u32 [%rd73], %r230;
st.shared.u32 [%rd71], %r231;
shl.b64 %rd1369, %rd72, 3;
add.s64 %rd1370, %rd124, %rd1369;
ld.shared.u64 %rd1371, [%rd1370];
ld.shared.u64 %rd1372, [%rd1368];
st.shared.u64 [%rd1370], %rd1372;
st.shared.u64 [%rd1368], %rd1371;
ld.shared.u8 %rs205, [%rd74];
st.shared.u8 [%rd74], %rs2;
st.shared.u8 [%rd75], %rs205;

BB25_270:
bar.sync 0;
mul.wide.u32 %rd1673, %r180, 4;
mov.u64 %rd1672, _Z20bitonicSortKVInPlaceIilLin1ELin1E6LTCompIiEmLi2048EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3_$__cuda_local_var_181271_29_non_const_sharedKeys;
add.s64 %rd1671, %rd1672, %rd1673;
ld.shared.u32 %r232, [%rd1085];
ld.shared.u32 %r233, [%rd1671];
setp.ge.s32	%p214, %r233, %r232;
@%p214 bra BB25_272;

cvt.u64.u32	%rd1378, %r180;
add.s64 %rd1380, %rd125, %rd1378;
ld.shared.u8 %rs206, [%rd1380];
setp.ne.s16	%p215, %rs206, 0;
@%p215 bra BB25_274;

BB25_272:
add.s32 %r1350, %r180, 256;
cvt.u64.u32	%rd1381, %r1350;
add.s64 %rd1383, %rd125, %rd1381;
ld.shared.u8 %rs3, [%rd1383];
setp.eq.s16	%p216, %rs3, 0;
@%p216 bra BB25_274;

mul.wide.u32 %rd1670, %r180, 4;
mov.u64 %rd1669, _Z20bitonicSortKVInPlaceIilLin1ELin1E6LTCompIiEmLi2048EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3_$__cuda_local_var_181271_29_non_const_sharedKeys;
add.s64 %rd1668, %rd1669, %rd1670;
add.s32 %r1351, %r180, 256;
cvt.u64.u32	%rd1384, %r180;
st.shared.u32 [%rd1668], %r232;
st.shared.u32 [%rd1085], %r233;
mul.wide.u32 %rd1391, %r180, 8;
add.s64 %rd1393, %rd124, %rd1391;
ld.shared.u64 %rd1394, [%rd1393];
mul.wide.u32 %rd1395, %r1351, 8;
add.s64 %rd1396, %rd124, %rd1395;
ld.shared.u64 %rd1397, [%rd1396];
st.shared.u64 [%rd1393], %rd1397;
st.shared.u64 [%rd1396], %rd1394;
add.s64 %rd1399, %rd125, %rd1384;
ld.shared.u8 %rs207, [%rd1399];
st.shared.u8 [%rd1399], %rs3;
st.shared.u8 [%rd1383], %rs207;

BB25_274:
bar.sync 0;
ld.shared.u32 %r234, [%rd869];
ld.shared.u32 %r235, [%rd871];
setp.ge.s32	%p217, %r235, %r234;
@%p217 bra BB25_276;

cvt.u64.u32	%rd1406, %r146;
add.s64 %rd1408, %rd125, %rd1406;
ld.shared.u8 %rs208, [%rd1408];
setp.ne.s16	%p218, %rs208, 0;
@%p218 bra BB25_278;

BB25_276:
add.s32 %r1352, %r146, 128;
cvt.u64.u32	%rd1409, %r1352;
add.s64 %rd1411, %rd125, %rd1409;
ld.shared.u8 %rs4, [%rd1411];
setp.eq.s16	%p219, %rs4, 0;
@%p219 bra BB25_278;

add.s32 %r1353, %r146, 128;
cvt.u64.u32	%rd1412, %r146;
st.shared.u32 [%rd871], %r234;
st.shared.u32 [%rd869], %r235;
mul.wide.u32 %rd1419, %r146, 8;
add.s64 %rd1421, %rd124, %rd1419;
ld.shared.u64 %rd1422, [%rd1421];
mul.wide.u32 %rd1423, %r1353, 8;
add.s64 %rd1424, %rd124, %rd1423;
ld.shared.u64 %rd1425, [%rd1424];
st.shared.u64 [%rd1421], %rd1425;
st.shared.u64 [%rd1424], %rd1422;
add.s64 %rd1427, %rd125, %rd1412;
ld.shared.u8 %rs209, [%rd1427];
st.shared.u8 [%rd1427], %rs4;
st.shared.u8 [%rd1411], %rs209;

BB25_278:
bar.sync 0;
ld.shared.u32 %r236, [%rd681];
ld.shared.u32 %r237, [%rd683];
setp.ge.s32	%p220, %r237, %r236;
@%p220 bra BB25_280;

cvt.u64.u32	%rd1434, %r116;
add.s64 %rd1436, %rd125, %rd1434;
ld.shared.u8 %rs210, [%rd1436];
setp.ne.s16	%p221, %rs210, 0;
@%p221 bra BB25_282;

BB25_280:
add.s32 %r1354, %r116, 64;
cvt.u64.u32	%rd1437, %r1354;
add.s64 %rd1439, %rd125, %rd1437;
ld.shared.u8 %rs5, [%rd1439];
setp.eq.s16	%p222, %rs5, 0;
@%p222 bra BB25_282;

add.s32 %r1355, %r116, 64;
cvt.u64.u32	%rd1440, %r116;
st.shared.u32 [%rd683], %r236;
st.shared.u32 [%rd681], %r237;
mul.wide.u32 %rd1447, %r116, 8;
add.s64 %rd1449, %rd124, %rd1447;
ld.shared.u64 %rd1450, [%rd1449];
mul.wide.u32 %rd1451, %r1355, 8;
add.s64 %rd1452, %rd124, %rd1451;
ld.shared.u64 %rd1453, [%rd1452];
st.shared.u64 [%rd1449], %rd1453;
st.shared.u64 [%rd1452], %rd1450;
add.s64 %rd1455, %rd125, %rd1440;
ld.shared.u8 %rs211, [%rd1455];
st.shared.u8 [%rd1455], %rs5;
st.shared.u8 [%rd1439], %rs211;

BB25_282:
bar.sync 0;
ld.shared.u32 %r238, [%rd521];
ld.shared.u32 %r239, [%rd523];
setp.ge.s32	%p223, %r239, %r238;
@%p223 bra BB25_284;

cvt.u64.u32	%rd1462, %r90;
add.s64 %rd1464, %rd125, %rd1462;
ld.shared.u8 %rs212, [%rd1464];
setp.ne.s16	%p224, %rs212, 0;
@%p224 bra BB25_286;

BB25_284:
add.s32 %r1356, %r90, 32;
cvt.u64.u32	%rd1465, %r1356;
add.s64 %rd1467, %rd125, %rd1465;
ld.shared.u8 %rs6, [%rd1467];
setp.eq.s16	%p225, %rs6, 0;
@%p225 bra BB25_286;

add.s32 %r1357, %r90, 32;
cvt.u64.u32	%rd1468, %r90;
st.shared.u32 [%rd523], %r238;
st.shared.u32 [%rd521], %r239;
mul.wide.u32 %rd1475, %r90, 8;
add.s64 %rd1477, %rd124, %rd1475;
ld.shared.u64 %rd1478, [%rd1477];
mul.wide.u32 %rd1479, %r1357, 8;
add.s64 %rd1480, %rd124, %rd1479;
ld.shared.u64 %rd1481, [%rd1480];
st.shared.u64 [%rd1477], %rd1481;
st.shared.u64 [%rd1480], %rd1478;
add.s64 %rd1483, %rd125, %rd1468;
ld.shared.u8 %rs213, [%rd1483];
st.shared.u8 [%rd1483], %rs6;
st.shared.u8 [%rd1467], %rs213;

BB25_286:
bar.sync 0;
ld.shared.u32 %r240, [%rd389];
ld.shared.u32 %r241, [%rd391];
setp.ge.s32	%p226, %r241, %r240;
@%p226 bra BB25_288;

cvt.u64.u32	%rd1490, %r68;
add.s64 %rd1492, %rd125, %rd1490;
ld.shared.u8 %rs214, [%rd1492];
setp.ne.s16	%p227, %rs214, 0;
@%p227 bra BB25_290;

BB25_288:
add.s32 %r1358, %r68, 16;
cvt.u64.u32	%rd1493, %r1358;
add.s64 %rd1495, %rd125, %rd1493;
ld.shared.u8 %rs7, [%rd1495];
setp.eq.s16	%p228, %rs7, 0;
@%p228 bra BB25_290;

add.s32 %r1359, %r68, 16;
cvt.u64.u32	%rd1496, %r68;
st.shared.u32 [%rd391], %r240;
st.shared.u32 [%rd389], %r241;
mul.wide.u32 %rd1503, %r68, 8;
add.s64 %rd1505, %rd124, %rd1503;
ld.shared.u64 %rd1506, [%rd1505];
mul.wide.u32 %rd1507, %r1359, 8;
add.s64 %rd1508, %rd124, %rd1507;
ld.shared.u64 %rd1509, [%rd1508];
st.shared.u64 [%rd1505], %rd1509;
st.shared.u64 [%rd1508], %rd1506;
add.s64 %rd1511, %rd125, %rd1496;
ld.shared.u8 %rs215, [%rd1511];
st.shared.u8 [%rd1511], %rs7;
st.shared.u8 [%rd1495], %rs215;

BB25_290:
bar.sync 0;
ld.shared.u32 %r242, [%rd285];
ld.shared.u32 %r243, [%rd287];
setp.ge.s32	%p229, %r243, %r242;
@%p229 bra BB25_292;

cvt.u64.u32	%rd1518, %r50;
add.s64 %rd1520, %rd125, %rd1518;
ld.shared.u8 %rs216, [%rd1520];
setp.ne.s16	%p230, %rs216, 0;
@%p230 bra BB25_294;

BB25_292:
add.s32 %r1360, %r50, 8;
cvt.u64.u32	%rd1521, %r1360;
add.s64 %rd1523, %rd125, %rd1521;
ld.shared.u8 %rs8, [%rd1523];
setp.eq.s16	%p231, %rs8, 0;
@%p231 bra BB25_294;

add.s32 %r1361, %r50, 8;
cvt.u64.u32	%rd1524, %r50;
st.shared.u32 [%rd287], %r242;
st.shared.u32 [%rd285], %r243;
mul.wide.u32 %rd1531, %r50, 8;
add.s64 %rd1533, %rd124, %rd1531;
ld.shared.u64 %rd1534, [%rd1533];
mul.wide.u32 %rd1535, %r1361, 8;
add.s64 %rd1536, %rd124, %rd1535;
ld.shared.u64 %rd1537, [%rd1536];
st.shared.u64 [%rd1533], %rd1537;
st.shared.u64 [%rd1536], %rd1534;
add.s64 %rd1539, %rd125, %rd1524;
ld.shared.u8 %rs217, [%rd1539];
st.shared.u8 [%rd1539], %rs8;
st.shared.u8 [%rd1523], %rs217;

BB25_294:
bar.sync 0;
ld.shared.u32 %r244, [%rd209];
ld.shared.u32 %r245, [%rd211];
setp.ge.s32	%p232, %r245, %r244;
@%p232 bra BB25_296;

cvt.u64.u32	%rd1546, %r36;
add.s64 %rd1548, %rd125, %rd1546;
ld.shared.u8 %rs218, [%rd1548];
setp.ne.s16	%p233, %rs218, 0;
@%p233 bra BB25_298;

BB25_296:
add.s32 %r1362, %r36, 4;
cvt.u64.u32	%rd1549, %r1362;
add.s64 %rd1551, %rd125, %rd1549;
ld.shared.u8 %rs9, [%rd1551];
setp.eq.s16	%p234, %rs9, 0;
@%p234 bra BB25_298;

add.s32 %r1363, %r36, 4;
cvt.u64.u32	%rd1552, %r36;
st.shared.u32 [%rd211], %r244;
st.shared.u32 [%rd209], %r245;
mul.wide.u32 %rd1559, %r36, 8;
add.s64 %rd1561, %rd124, %rd1559;
ld.shared.u64 %rd1562, [%rd1561];
mul.wide.u32 %rd1563, %r1363, 8;
add.s64 %rd1564, %rd124, %rd1563;
ld.shared.u64 %rd1565, [%rd1564];
st.shared.u64 [%rd1561], %rd1565;
st.shared.u64 [%rd1564], %rd1562;
add.s64 %rd1567, %rd125, %rd1552;
ld.shared.u8 %rs219, [%rd1567];
st.shared.u8 [%rd1567], %rs9;
st.shared.u8 [%rd1551], %rs219;

BB25_298:
bar.sync 0;
ld.shared.u32 %r246, [%rd161];
ld.shared.u32 %r247, [%rd163];
setp.ge.s32	%p235, %r247, %r246;
@%p235 bra BB25_300;

cvt.u64.u32	%rd1574, %r26;
add.s64 %rd1576, %rd125, %rd1574;
ld.shared.u8 %rs220, [%rd1576];
setp.ne.s16	%p236, %rs220, 0;
@%p236 bra BB25_302;

BB25_300:
add.s32 %r1364, %r26, 2;
cvt.u64.u32	%rd1577, %r1364;
add.s64 %rd1579, %rd125, %rd1577;
ld.shared.u8 %rs10, [%rd1579];
setp.eq.s16	%p237, %rs10, 0;
@%p237 bra BB25_302;

add.s32 %r1365, %r26, 2;
cvt.u64.u32	%rd1580, %r26;
st.shared.u32 [%rd163], %r246;
st.shared.u32 [%rd161], %r247;
mul.wide.u32 %rd1587, %r26, 8;
add.s64 %rd1589, %rd124, %rd1587;
ld.shared.u64 %rd1590, [%rd1589];
mul.wide.u32 %rd1591, %r1365, 8;
add.s64 %rd1592, %rd124, %rd1591;
ld.shared.u64 %rd1593, [%rd1592];
st.shared.u64 [%rd1589], %rd1593;
st.shared.u64 [%rd1592], %rd1590;
add.s64 %rd1595, %rd125, %rd1580;
ld.shared.u8 %rs221, [%rd1595];
st.shared.u8 [%rd1595], %rs10;
st.shared.u8 [%rd1579], %rs221;

BB25_302:
bar.sync 0;
ld.shared.u32 %r248, [%rd141+4];
ld.shared.u32 %r249, [%rd141];
setp.ge.s32	%p238, %r249, %r248;
@%p238 bra BB25_304;

cvt.u64.u32	%rd1600, %r270;
add.s64 %rd1602, %rd125, %rd1600;
ld.shared.u8 %rs222, [%rd1602];
setp.ne.s16	%p239, %rs222, 0;
@%p239 bra BB25_306;

BB25_304:
cvt.u64.u32	%rd1603, %r270;
add.s64 %rd1605, %rd125, %rd1603;
ld.shared.u8 %rs11, [%rd1605+1];
setp.eq.s16	%p240, %rs11, 0;
@%p240 bra BB25_306;

st.shared.u32 [%rd141], %r248;
st.shared.u32 [%rd141+4], %r249;
mul.wide.u32 %rd1610, %r270, 8;
add.s64 %rd1612, %rd124, %rd1610;
ld.shared.u64 %rd1613, [%rd1612];
ld.shared.u64 %rd1614, [%rd1612+8];
st.shared.u64 [%rd1612], %rd1614;
st.shared.u64 [%rd1612+8], %rd1613;
ld.shared.u8 %rs223, [%rd1605];
st.shared.u8 [%rd1605], %rs11;
st.shared.u8 [%rd1605+1], %rs223;

BB25_306:
mov.u32 %r1366, %tid.x;
ld.param.u64 %rd1660, [_Z20bitonicSortKVInPlaceIilLin1ELin1E6LTCompIiEmLi2048EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_2];
cvt.s64.s32	%rd1659, %r1366;
setp.lt.u64	%p242, %rd1659, %rd1660;
bar.sync 0;
@!%p242 bra BB25_308;
bra.uni BB25_307;

BB25_307:
mov.u64 %rd1667, _Z20bitonicSortKVInPlaceIilLin1ELin1E6LTCompIiEmLi2048EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3_$__cuda_local_var_181271_29_non_const_sharedKeys;
mov.u32 %r1349, %tid.x;
cvt.s64.s32	%rd1664, %r1349;
mul.wide.s32 %rd1619, %r1349, 4;
add.s64 %rd1621, %rd1667, %rd1619;
ld.shared.u32 %r1341, [%rd1621];
ld.local.u64 %rd1622, [%rd2];
cvta.to.global.u64 %rd1623, %rd1622;
mul.lo.s64 %rd1624, %rd1664, %rd78;
add.s64 %rd1625, %rd1624, %rd25;
shl.b64 %rd1626, %rd1625, 2;
add.s64 %rd1627, %rd1623, %rd1626;
st.global.u32 [%rd1627], %r1341;
mul.wide.s32 %rd1628, %r1349, 8;
add.s64 %rd1630, %rd124, %rd1628;
ld.shared.u64 %rd1631, [%rd1630];
ld.local.u64 %rd1632, [%rd3];
cvta.to.global.u64 %rd1633, %rd1632;
mul.lo.s64 %rd1634, %rd1664, %rd79;
add.s64 %rd1635, %rd1634, %rd42;
shl.b64 %rd1636, %rd1635, 3;
add.s64 %rd1637, %rd1633, %rd1636;
st.global.u64 [%rd1637], %rd1631;

BB25_308:
mov.u32 %r1367, %tid.x;
add.s32 %r1347, %r1367, 1024;
ld.param.u64 %rd1662, [_Z20bitonicSortKVInPlaceIilLin1ELin1E6LTCompIiEmLi2048EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_2];
cvt.s64.s32	%rd1661, %r1347;
setp.ge.u64	%p243, %rd1661, %rd1662;
@%p243 bra BB25_310;

mov.u32 %r1368, %tid.x;
mov.u64 %rd1666, _Z20bitonicSortKVInPlaceIilLin1ELin1E6LTCompIiEmLi2048EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3_$__cuda_local_var_181271_29_non_const_sharedKeys;
add.s32 %r1348, %r1368, 1024;
cvt.s64.s32	%rd1663, %r1348;
mul.wide.s32 %rd1639, %r1368, 4;
add.s64 %rd1641, %rd1666, %rd1639;
ld.shared.u32 %r1345, [%rd1641+4096];
ld.local.u64 %rd1642, [%rd2];
cvta.to.global.u64 %rd1643, %rd1642;
mul.lo.s64 %rd1645, %rd1663, %rd78;
add.s64 %rd1646, %rd1645, %rd25;
shl.b64 %rd1647, %rd1646, 2;
add.s64 %rd1648, %rd1643, %rd1647;
st.global.u32 [%rd1648], %r1345;
mul.wide.s32 %rd1649, %r1368, 8;
add.s64 %rd1651, %rd124, %rd1649;
ld.shared.u64 %rd1652, [%rd1651+8192];
ld.local.u64 %rd1653, [%rd3];
cvta.to.global.u64 %rd1654, %rd1653;
mul.lo.s64 %rd1655, %rd1663, %rd79;
add.s64 %rd1656, %rd1655, %rd42;
shl.b64 %rd1657, %rd1656, 3;
add.s64 %rd1658, %rd1654, %rd1657;
st.global.u64 [%rd1658], %rd1652;

BB25_310:
ret;
}


.visible .entry _Z20bitonicSortKVInPlaceIilLin1ELin1E6GTCompIiEmLi1024EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3_(
.param .align 8 .b8 _Z20bitonicSortKVInPlaceIilLin1ELin1E6GTCompIiEmLi1024EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_0[416],
.param .u64 _Z20bitonicSortKVInPlaceIilLin1ELin1E6GTCompIiEmLi1024EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_1,
.param .u64 _Z20bitonicSortKVInPlaceIilLin1ELin1E6GTCompIiEmLi1024EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_2,
.param .u64 _Z20bitonicSortKVInPlaceIilLin1ELin1E6GTCompIiEmLi1024EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_3,
.param .align 8 .b8 _Z20bitonicSortKVInPlaceIilLin1ELin1E6GTCompIiEmLi1024EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_4[416],
.param .u64 _Z20bitonicSortKVInPlaceIilLin1ELin1E6GTCompIiEmLi1024EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_5,
.param .align 1 .b8 _Z20bitonicSortKVInPlaceIilLin1ELin1E6GTCompIiEmLi1024EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_6[1]
)
.maxntid 1024, 1, 1
{
.local .align 8 .b8 __local_depot26[832];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<232>;
.reg .b16 %rs<213>;
.reg .b32 %r<1452>;
.reg .b64 %rd<1686>;

	.shared .align 4 .b8 _Z20bitonicSortKVInPlaceIilLin1ELin1E6GTCompIiEmLi1024EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3_$__cuda_local_var_181271_29_non_const_sharedKeys[4096];

	.shared .align 8 .b8 _Z20bitonicSortKVInPlaceIilLin1ELin1E6GTCompIiEmLi1024EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3_$__cuda_local_var_181272_29_non_const_sharedValues[8192];

	.shared .align 1 .b8 _Z20bitonicSortKVInPlaceIilLin1ELin1E6GTCompIiEmLi1024EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3_$__cuda_local_var_181273_32_non_const_sharedValid[1024];

mov.u64 %rd1685, __local_depot26;
cvta.local.u64 %SP, %rd1685;
ld.param.u64 %rd52, [_Z20bitonicSortKVInPlaceIilLin1ELin1E6GTCompIiEmLi1024EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_1];
ld.param.u64 %rd53, [_Z20bitonicSortKVInPlaceIilLin1ELin1E6GTCompIiEmLi1024EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_2];
ld.param.u64 %rd54, [_Z20bitonicSortKVInPlaceIilLin1ELin1E6GTCompIiEmLi1024EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_3];
ld.param.u64 %rd55, [_Z20bitonicSortKVInPlaceIilLin1ELin1E6GTCompIiEmLi1024EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_5];
mov.u64 %rd4, _Z20bitonicSortKVInPlaceIilLin1ELin1E6GTCompIiEmLi1024EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_0;
mov.u64 %rd1, _Z20bitonicSortKVInPlaceIilLin1ELin1E6GTCompIiEmLi1024EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_4;
add.u64 %rd56, %SP, 0;
cvta.to.local.u64 %rd2, %rd56;
add.u64 %rd57, %SP, 416;
cvta.to.local.u64 %rd3, %rd57;
mov.u32 %r1401, 0;
mov.pred %p4, 0;
@%p4 bra BB26_2;

BB26_1:
mul.wide.s32 %rd58, %r1401, 8;
add.s64 %rd59, %rd4, %rd58;
ld.param.u64 %rd60, [%rd59];
add.s64 %rd61, %rd2, %rd58;
st.local.u64 [%rd61], %rd60;
add.s32 %r1401, %r1401, 1;
setp.lt.u32	%p5, %r1401, 52;
@%p5 bra BB26_1;

BB26_2:
mov.u32 %r1402, 0;
@%p4 bra BB26_4;

BB26_3:
mul.wide.s32 %rd62, %r1402, 8;
add.s64 %rd63, %rd1, %rd62;
ld.param.u64 %rd64, [%rd63];
add.s64 %rd65, %rd3, %rd62;
st.local.u64 [%rd65], %rd64;
add.s32 %r1402, %r1402, 1;
setp.lt.u32	%p7, %r1402, 52;
@%p7 bra BB26_3;

BB26_4:
mov.u32 %r239, %nctaid.y;
mov.u32 %r240, %ctaid.z;
mov.u32 %r241, %ctaid.y;
mad.lo.s32 %r242, %r239, %r240, %r241;
mov.u32 %r243, %nctaid.x;
mov.u32 %r244, %ctaid.x;
mad.lo.s32 %r245, %r242, %r243, %r244;
cvt.u64.u32	%rd8, %r245;
setp.ge.u64	%p8, %rd8, %rd52;
@%p8 bra BB26_294;

ld.local.u32 %r5, [%rd2+408];
add.s32 %r1403, %r5, -1;
mov.u64 %rd66, 0;
setp.lt.s32	%p9, %r1403, 1;
mov.u64 %rd1673, %rd8;
mov.u64 %rd1681, %rd66;
@%p9 bra BB26_11;

mul.wide.s32 %rd68, %r5, 8;
add.s64 %rd1659, %rd2, %rd68;
mov.u64 %rd1682, 0;
mov.u64 %rd1674, %rd8;

BB26_7:
ld.local.u64 %rd14, [%rd1659];
or.b64 %rd69, %rd1674, %rd14;
and.b64 %rd70, %rd69, -4294967296;
setp.eq.s64	%p10, %rd70, 0;
@%p10 bra BB26_9;
bra.uni BB26_8;

BB26_9:
cvt.u32.u64	%r246, %rd14;
cvt.u32.u64	%r247, %rd1674;
div.u32 %r248, %r247, %r246;
rem.u32 %r249, %r247, %r246;
cvt.u64.u32	%rd1675, %r248;
cvt.u64.u32	%rd1660, %r249;
bra.uni BB26_10;

BB26_8:
div.u64 %rd1675, %rd1674, %rd14;
rem.u64 %rd1660, %rd1674, %rd14;

BB26_10:
mov.u64 %rd1674, %rd1675;
ld.local.u64 %rd71, [%rd1659+200];
mul.lo.s64 %rd72, %rd71, %rd1660;
add.s64 %rd1682, %rd72, %rd1682;
add.s64 %rd1659, %rd1659, -8;
add.s32 %r1403, %r1403, -1;
setp.gt.s32	%p11, %r1403, 0;
mov.u64 %rd1667, %rd1674;
mov.u64 %rd1673, %rd1667;
mov.u64 %rd1676, %rd1682;
mov.u64 %rd1681, %rd1676;
@%p11 bra BB26_7;

BB26_11:
mov.u64 %rd24, %rd1681;
mov.u64 %rd23, %rd1673;
ld.local.u64 %rd74, [%rd2+208];
mul.lo.s64 %rd75, %rd74, %rd23;
add.s64 %rd25, %rd75, %rd24;
ld.local.u32 %r9, [%rd3+408];
add.s32 %r1404, %r9, -1;
setp.lt.s32	%p12, %r1404, 1;
mov.u64 %rd1670, %rd8;
mov.u64 %rd1679, %rd66;
@%p12 bra BB26_17;

mul.wide.s32 %rd77, %r9, 8;
add.s64 %rd1661, %rd3, %rd77;
mov.u64 %rd1680, 0;
mov.u64 %rd1671, %rd8;

BB26_13:
ld.local.u64 %rd31, [%rd1661];
or.b64 %rd78, %rd1671, %rd31;
and.b64 %rd79, %rd78, -4294967296;
setp.eq.s64	%p13, %rd79, 0;
@%p13 bra BB26_15;
bra.uni BB26_14;

BB26_15:
cvt.u32.u64	%r250, %rd31;
cvt.u32.u64	%r251, %rd1671;
div.u32 %r252, %r251, %r250;
rem.u32 %r253, %r251, %r250;
cvt.u64.u32	%rd1672, %r252;
cvt.u64.u32	%rd1662, %r253;
bra.uni BB26_16;

BB26_14:
div.u64 %rd1672, %rd1671, %rd31;
rem.u64 %rd1662, %rd1671, %rd31;

BB26_16:
mov.u64 %rd1671, %rd1672;
ld.local.u64 %rd80, [%rd1661+200];
mul.lo.s64 %rd81, %rd80, %rd1662;
add.s64 %rd1680, %rd81, %rd1680;
add.s64 %rd1661, %rd1661, -8;
add.s32 %r1404, %r1404, -1;
setp.gt.s32	%p14, %r1404, 0;
mov.u64 %rd1670, %rd1671;
mov.u64 %rd1679, %rd1680;
@%p14 bra BB26_13;

BB26_17:
ld.local.u64 %rd82, [%rd3+208];
mul.lo.s64 %rd83, %rd82, %rd1670;
add.s64 %rd42, %rd83, %rd1679;
mov.u32 %r13, %tid.x;
cvt.s64.s32	%rd43, %r13;
setp.lt.u64	%p1, %rd43, %rd53;
mov.u32 %r1405, 0;
setp.ge.u64	%p15, %rd43, %rd53;
@%p15 bra BB26_19;

ld.local.u64 %rd84, [%rd2];
cvta.to.global.u64 %rd85, %rd84;
mul.lo.s64 %rd86, %rd43, %rd54;
add.s64 %rd87, %rd86, %rd25;
shl.b64 %rd88, %rd87, 2;
add.s64 %rd89, %rd85, %rd88;
ld.global.u32 %r1405, [%rd89];

BB26_19:
mov.u64 %rd1683, 0;
@%p15 bra BB26_21;

ld.local.u64 %rd91, [%rd3];
cvta.to.global.u64 %rd92, %rd91;
mul.lo.s64 %rd93, %rd43, %rd55;
add.s64 %rd94, %rd93, %rd42;
shl.b64 %rd95, %rd94, 3;
add.s64 %rd96, %rd92, %rd95;
ld.global.u64 %rd1683, [%rd96];

BB26_21:
add.s32 %r256, %r13, 512;
selp.u16	%rs11, 1, 0, %p1;
shl.b64 %rd97, %rd43, 2;
mov.u64 %rd98, _Z20bitonicSortKVInPlaceIilLin1ELin1E6GTCompIiEmLi1024EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3_$__cuda_local_var_181271_29_non_const_sharedKeys;
add.s64 %rd46, %rd98, %rd97;
st.shared.u32 [%rd46], %r1405;
shl.b64 %rd99, %rd43, 3;
mov.u64 %rd100, _Z20bitonicSortKVInPlaceIilLin1ELin1E6GTCompIiEmLi1024EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3_$__cuda_local_var_181272_29_non_const_sharedValues;
add.s64 %rd47, %rd100, %rd99;
st.shared.u64 [%rd47], %rd1683;
mov.u64 %rd101, _Z20bitonicSortKVInPlaceIilLin1ELin1E6GTCompIiEmLi1024EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3_$__cuda_local_var_181273_32_non_const_sharedValid;
add.s64 %rd48, %rd101, %rd43;
st.shared.u8 [%rd48], %rs11;
cvt.s64.s32	%rd49, %r256;
setp.lt.u64	%p2, %rd49, %rd53;
mov.u32 %r1406, 0;
setp.ge.u64	%p17, %rd49, %rd53;
@%p17 bra BB26_23;

ld.local.u64 %rd102, [%rd2];
cvta.to.global.u64 %rd103, %rd102;
mul.lo.s64 %rd104, %rd49, %rd54;
add.s64 %rd105, %rd104, %rd25;
shl.b64 %rd106, %rd105, 2;
add.s64 %rd107, %rd103, %rd106;
ld.global.u32 %r1406, [%rd107];

BB26_23:
mov.u64 %rd1684, 0;
@%p17 bra BB26_25;

ld.local.u64 %rd109, [%rd3];
cvta.to.global.u64 %rd110, %rd109;
mul.lo.s64 %rd111, %rd49, %rd55;
add.s64 %rd112, %rd111, %rd42;
shl.b64 %rd113, %rd112, 3;
add.s64 %rd114, %rd110, %rd113;
ld.global.u64 %rd1684, [%rd114];

BB26_25:
selp.u16	%rs12, 1, 0, %p2;
st.shared.u32 [%rd46+2048], %r1406;
st.shared.u64 [%rd47+4096], %rd1684;
st.shared.u8 [%rd48+512], %rs12;
bar.sync 0;
shl.b32 %r257, %r13, 1;
mul.wide.u32 %rd115, %r257, 4;
add.s64 %rd117, %rd98, %rd115;
ld.shared.u32 %r18, [%rd117+4];
ld.shared.u32 %r19, [%rd117];
setp.le.s32	%p19, %r19, %r18;
@%p19 bra BB26_27;

cvt.u64.u32	%rd118, %r257;
add.s64 %rd120, %rd101, %rd118;
ld.shared.u8 %rs13, [%rd120];
mov.u32 %r1407, 1;
setp.ne.s16	%p20, %rs13, 0;
@%p20 bra BB26_28;

BB26_27:
cvt.u64.u32	%rd121, %r257;
add.s64 %rd123, %rd101, %rd121;
ld.shared.u8 %rs14, [%rd123+1];
setp.eq.s16	%p21, %rs14, 0;
selp.u32	%r1407, 1, 0, %p21;

BB26_28:
and.b32 %r263, %r13, 1;
setp.ne.s32	%p22, %r1407, %r263;
@%p22 bra BB26_30;

mul.wide.u32 %rd124, %r257, 8;
add.s64 %rd126, %rd100, %rd124;
cvt.u64.u32	%rd127, %r257;
st.shared.u32 [%rd117], %r18;
st.shared.u32 [%rd117+4], %r19;
ld.shared.u64 %rd131, [%rd126];
ld.shared.u64 %rd132, [%rd126+8];
st.shared.u64 [%rd126], %rd132;
st.shared.u64 [%rd126+8], %rd131;
add.s64 %rd134, %rd101, %rd127;
ld.shared.u8 %rs15, [%rd134];
ld.shared.u8 %rs16, [%rd134+1];
st.shared.u8 [%rd134], %rs16;
st.shared.u8 [%rd134+1], %rs15;

BB26_30:
bar.sync 0;
sub.s32 %r26, %r257, %r263;
add.s32 %r269, %r26, 2;
mul.wide.u32 %rd135, %r269, 4;
add.s64 %rd137, %rd98, %rd135;
mul.wide.u32 %rd138, %r26, 4;
add.s64 %rd139, %rd98, %rd138;
ld.shared.u32 %r24, [%rd137];
ld.shared.u32 %r25, [%rd139];
setp.le.s32	%p23, %r25, %r24;
@%p23 bra BB26_32;

cvt.u64.u32	%rd140, %r26;
add.s64 %rd142, %rd101, %rd140;
ld.shared.u8 %rs17, [%rd142];
mov.u32 %r1408, 1;
setp.ne.s16	%p24, %rs17, 0;
@%p24 bra BB26_33;

BB26_32:
cvt.u64.u32	%rd143, %r269;
add.s64 %rd145, %rd101, %rd143;
ld.shared.u8 %rs18, [%rd145];
setp.eq.s16	%p25, %rs18, 0;
selp.u32	%r1408, 1, 0, %p25;

BB26_33:
bfe.u32 %r281, %r13, 1, 1;
setp.ne.s32	%p26, %r1408, %r281;
@%p26 bra BB26_35;

mul.wide.u32 %rd146, %r26, 8;
add.s64 %rd148, %rd100, %rd146;
mul.wide.u32 %rd149, %r269, 8;
add.s64 %rd150, %rd100, %rd149;
cvt.u64.u32	%rd151, %r26;
st.shared.u32 [%rd139], %r24;
cvt.u64.u32	%rd155, %r269;
st.shared.u32 [%rd137], %r25;
ld.shared.u64 %rd158, [%rd148];
ld.shared.u64 %rd159, [%rd150];
st.shared.u64 [%rd148], %rd159;
st.shared.u64 [%rd150], %rd158;
add.s64 %rd161, %rd101, %rd151;
ld.shared.u8 %rs19, [%rd161];
add.s64 %rd162, %rd101, %rd155;
ld.shared.u8 %rs20, [%rd162];
st.shared.u8 [%rd161], %rs20;
st.shared.u8 [%rd162], %rs19;

BB26_35:
bar.sync 0;
ld.shared.u32 %r29, [%rd117+4];
ld.shared.u32 %r30, [%rd117];
setp.le.s32	%p27, %r30, %r29;
@%p27 bra BB26_37;

cvt.u64.u32	%rd166, %r257;
add.s64 %rd168, %rd101, %rd166;
ld.shared.u8 %rs21, [%rd168];
mov.u32 %r1409, 1;
setp.ne.s16	%p28, %rs21, 0;
@%p28 bra BB26_38;

BB26_37:
cvt.u64.u32	%rd169, %r257;
add.s64 %rd171, %rd101, %rd169;
ld.shared.u8 %rs22, [%rd171+1];
setp.eq.s16	%p29, %rs22, 0;
selp.u32	%r1409, 1, 0, %p29;

BB26_38:
bfe.u32 %r296, %r13, 1, 1;
setp.ne.s32	%p30, %r1409, %r296;
@%p30 bra BB26_40;

cvt.u64.u32	%rd172, %r257;
st.shared.u32 [%rd117], %r29;
st.shared.u32 [%rd117+4], %r30;
mul.wide.u32 %rd176, %r257, 8;
add.s64 %rd178, %rd100, %rd176;
ld.shared.u64 %rd179, [%rd178];
ld.shared.u64 %rd180, [%rd178+8];
st.shared.u64 [%rd178], %rd180;
st.shared.u64 [%rd178+8], %rd179;
add.s64 %rd182, %rd101, %rd172;
ld.shared.u8 %rs23, [%rd182];
ld.shared.u8 %rs24, [%rd182+1];
st.shared.u8 [%rd182], %rs24;
st.shared.u8 [%rd182+1], %rs23;

BB26_40:
bar.sync 0;
and.b32 %r299, %r13, 3;
sub.s32 %r36, %r257, %r299;
add.s32 %r301, %r36, 4;
mul.wide.u32 %rd183, %r301, 4;
add.s64 %rd185, %rd98, %rd183;
mul.wide.u32 %rd186, %r36, 4;
add.s64 %rd187, %rd98, %rd186;
ld.shared.u32 %r34, [%rd185];
ld.shared.u32 %r35, [%rd187];
setp.le.s32	%p31, %r35, %r34;
@%p31 bra BB26_42;

cvt.u64.u32	%rd188, %r36;
add.s64 %rd190, %rd101, %rd188;
ld.shared.u8 %rs25, [%rd190];
mov.u32 %r1410, 1;
setp.ne.s16	%p32, %rs25, 0;
@%p32 bra BB26_43;

BB26_42:
cvt.u64.u32	%rd191, %r301;
add.s64 %rd193, %rd101, %rd191;
ld.shared.u8 %rs26, [%rd193];
setp.eq.s16	%p33, %rs26, 0;
selp.u32	%r1410, 1, 0, %p33;

BB26_43:
bfe.u32 %r313, %r13, 2, 1;
setp.ne.s32	%p34, %r1410, %r313;
@%p34 bra BB26_45;

mul.wide.u32 %rd194, %r36, 8;
add.s64 %rd196, %rd100, %rd194;
mul.wide.u32 %rd197, %r301, 8;
add.s64 %rd198, %rd100, %rd197;
cvt.u64.u32	%rd199, %r36;
st.shared.u32 [%rd187], %r34;
cvt.u64.u32	%rd203, %r301;
st.shared.u32 [%rd185], %r35;
ld.shared.u64 %rd206, [%rd196];
ld.shared.u64 %rd207, [%rd198];
st.shared.u64 [%rd196], %rd207;
st.shared.u64 [%rd198], %rd206;
add.s64 %rd209, %rd101, %rd199;
ld.shared.u8 %rs27, [%rd209];
add.s64 %rd210, %rd101, %rd203;
ld.shared.u8 %rs28, [%rd210];
st.shared.u8 [%rd209], %rs28;
st.shared.u8 [%rd210], %rs27;

BB26_45:
bar.sync 0;
ld.shared.u32 %r39, [%rd137];
ld.shared.u32 %r40, [%rd139];
setp.le.s32	%p35, %r40, %r39;
@%p35 bra BB26_47;

cvt.u64.u32	%rd216, %r26;
add.s64 %rd218, %rd101, %rd216;
ld.shared.u8 %rs29, [%rd218];
mov.u32 %r1411, 1;
setp.ne.s16	%p36, %rs29, 0;
@%p36 bra BB26_48;

BB26_47:
cvt.u64.u32	%rd219, %r269;
add.s64 %rd221, %rd101, %rd219;
ld.shared.u8 %rs30, [%rd221];
setp.eq.s16	%p37, %rs30, 0;
selp.u32	%r1411, 1, 0, %p37;

BB26_48:
bfe.u32 %r336, %r13, 2, 1;
setp.ne.s32	%p38, %r1411, %r336;
@%p38 bra BB26_50;

cvt.u64.u32	%rd222, %r26;
st.shared.u32 [%rd139], %r39;
cvt.u64.u32	%rd226, %r269;
st.shared.u32 [%rd137], %r40;
mul.wide.u32 %rd229, %r26, 8;
add.s64 %rd231, %rd100, %rd229;
ld.shared.u64 %rd232, [%rd231];
mul.wide.u32 %rd233, %r269, 8;
add.s64 %rd234, %rd100, %rd233;
ld.shared.u64 %rd235, [%rd234];
st.shared.u64 [%rd231], %rd235;
st.shared.u64 [%rd234], %rd232;
add.s64 %rd237, %rd101, %rd222;
ld.shared.u8 %rs31, [%rd237];
add.s64 %rd238, %rd101, %rd226;
ld.shared.u8 %rs32, [%rd238];
st.shared.u8 [%rd237], %rs32;
st.shared.u8 [%rd238], %rs31;

BB26_50:
bar.sync 0;
ld.shared.u32 %r43, [%rd117+4];
ld.shared.u32 %r44, [%rd117];
setp.le.s32	%p39, %r44, %r43;
@%p39 bra BB26_52;

cvt.u64.u32	%rd242, %r257;
add.s64 %rd244, %rd101, %rd242;
ld.shared.u8 %rs33, [%rd244];
mov.u32 %r1412, 1;
setp.ne.s16	%p40, %rs33, 0;
@%p40 bra BB26_53;

BB26_52:
cvt.u64.u32	%rd245, %r257;
add.s64 %rd247, %rd101, %rd245;
ld.shared.u8 %rs34, [%rd247+1];
setp.eq.s16	%p41, %rs34, 0;
selp.u32	%r1412, 1, 0, %p41;

BB26_53:
bfe.u32 %r350, %r13, 2, 1;
setp.ne.s32	%p42, %r1412, %r350;
@%p42 bra BB26_55;

cvt.u64.u32	%rd248, %r257;
st.shared.u32 [%rd117], %r43;
st.shared.u32 [%rd117+4], %r44;
mul.wide.u32 %rd252, %r257, 8;
add.s64 %rd254, %rd100, %rd252;
ld.shared.u64 %rd255, [%rd254];
ld.shared.u64 %rd256, [%rd254+8];
st.shared.u64 [%rd254], %rd256;
st.shared.u64 [%rd254+8], %rd255;
add.s64 %rd258, %rd101, %rd248;
ld.shared.u8 %rs35, [%rd258];
ld.shared.u8 %rs36, [%rd258+1];
st.shared.u8 [%rd258], %rs36;
st.shared.u8 [%rd258+1], %rs35;

BB26_55:
bar.sync 0;
and.b32 %r353, %r13, 7;
sub.s32 %r50, %r257, %r353;
add.s32 %r355, %r50, 8;
mul.wide.u32 %rd259, %r355, 4;
add.s64 %rd261, %rd98, %rd259;
mul.wide.u32 %rd262, %r50, 4;
add.s64 %rd263, %rd98, %rd262;
ld.shared.u32 %r48, [%rd261];
ld.shared.u32 %r49, [%rd263];
setp.le.s32	%p43, %r49, %r48;
@%p43 bra BB26_57;

cvt.u64.u32	%rd264, %r50;
add.s64 %rd266, %rd101, %rd264;
ld.shared.u8 %rs37, [%rd266];
mov.u32 %r1413, 1;
setp.ne.s16	%p44, %rs37, 0;
@%p44 bra BB26_58;

BB26_57:
cvt.u64.u32	%rd267, %r355;
add.s64 %rd269, %rd101, %rd267;
ld.shared.u8 %rs38, [%rd269];
setp.eq.s16	%p45, %rs38, 0;
selp.u32	%r1413, 1, 0, %p45;

BB26_58:
bfe.u32 %r367, %r13, 3, 1;
setp.ne.s32	%p46, %r1413, %r367;
@%p46 bra BB26_60;

mul.wide.u32 %rd270, %r50, 8;
add.s64 %rd272, %rd100, %rd270;
mul.wide.u32 %rd273, %r355, 8;
add.s64 %rd274, %rd100, %rd273;
cvt.u64.u32	%rd275, %r50;
st.shared.u32 [%rd263], %r48;
cvt.u64.u32	%rd279, %r355;
st.shared.u32 [%rd261], %r49;
ld.shared.u64 %rd282, [%rd272];
ld.shared.u64 %rd283, [%rd274];
st.shared.u64 [%rd272], %rd283;
st.shared.u64 [%rd274], %rd282;
add.s64 %rd285, %rd101, %rd275;
ld.shared.u8 %rs39, [%rd285];
add.s64 %rd286, %rd101, %rd279;
ld.shared.u8 %rs40, [%rd286];
st.shared.u8 [%rd285], %rs40;
st.shared.u8 [%rd286], %rs39;

BB26_60:
bar.sync 0;
ld.shared.u32 %r53, [%rd185];
ld.shared.u32 %r54, [%rd187];
setp.le.s32	%p47, %r54, %r53;
@%p47 bra BB26_62;

cvt.u64.u32	%rd292, %r36;
add.s64 %rd294, %rd101, %rd292;
ld.shared.u8 %rs41, [%rd294];
mov.u32 %r1414, 1;
setp.ne.s16	%p48, %rs41, 0;
@%p48 bra BB26_63;

BB26_62:
cvt.u64.u32	%rd295, %r301;
add.s64 %rd297, %rd101, %rd295;
ld.shared.u8 %rs42, [%rd297];
setp.eq.s16	%p49, %rs42, 0;
selp.u32	%r1414, 1, 0, %p49;

BB26_63:
bfe.u32 %r390, %r13, 3, 1;
setp.ne.s32	%p50, %r1414, %r390;
@%p50 bra BB26_65;

cvt.u64.u32	%rd298, %r36;
st.shared.u32 [%rd187], %r53;
cvt.u64.u32	%rd302, %r301;
st.shared.u32 [%rd185], %r54;
mul.wide.u32 %rd305, %r36, 8;
add.s64 %rd307, %rd100, %rd305;
ld.shared.u64 %rd308, [%rd307];
mul.wide.u32 %rd309, %r301, 8;
add.s64 %rd310, %rd100, %rd309;
ld.shared.u64 %rd311, [%rd310];
st.shared.u64 [%rd307], %rd311;
st.shared.u64 [%rd310], %rd308;
add.s64 %rd313, %rd101, %rd298;
ld.shared.u8 %rs43, [%rd313];
add.s64 %rd314, %rd101, %rd302;
ld.shared.u8 %rs44, [%rd314];
st.shared.u8 [%rd313], %rs44;
st.shared.u8 [%rd314], %rs43;

BB26_65:
bar.sync 0;
ld.shared.u32 %r57, [%rd137];
ld.shared.u32 %r58, [%rd139];
setp.le.s32	%p51, %r58, %r57;
@%p51 bra BB26_67;

cvt.u64.u32	%rd320, %r26;
add.s64 %rd322, %rd101, %rd320;
ld.shared.u8 %rs45, [%rd322];
mov.u32 %r1415, 1;
setp.ne.s16	%p52, %rs45, 0;
@%p52 bra BB26_68;

BB26_67:
cvt.u64.u32	%rd323, %r269;
add.s64 %rd325, %rd101, %rd323;
ld.shared.u8 %rs46, [%rd325];
setp.eq.s16	%p53, %rs46, 0;
selp.u32	%r1415, 1, 0, %p53;

BB26_68:
bfe.u32 %r412, %r13, 3, 1;
setp.ne.s32	%p54, %r1415, %r412;
@%p54 bra BB26_70;

cvt.u64.u32	%rd326, %r26;
st.shared.u32 [%rd139], %r57;
cvt.u64.u32	%rd330, %r269;
st.shared.u32 [%rd137], %r58;
mul.wide.u32 %rd333, %r26, 8;
add.s64 %rd335, %rd100, %rd333;
ld.shared.u64 %rd336, [%rd335];
mul.wide.u32 %rd337, %r269, 8;
add.s64 %rd338, %rd100, %rd337;
ld.shared.u64 %rd339, [%rd338];
st.shared.u64 [%rd335], %rd339;
st.shared.u64 [%rd338], %rd336;
add.s64 %rd341, %rd101, %rd326;
ld.shared.u8 %rs47, [%rd341];
add.s64 %rd342, %rd101, %rd330;
ld.shared.u8 %rs48, [%rd342];
st.shared.u8 [%rd341], %rs48;
st.shared.u8 [%rd342], %rs47;

BB26_70:
bar.sync 0;
ld.shared.u32 %r61, [%rd117+4];
ld.shared.u32 %r62, [%rd117];
setp.le.s32	%p55, %r62, %r61;
@%p55 bra BB26_72;

cvt.u64.u32	%rd346, %r257;
add.s64 %rd348, %rd101, %rd346;
ld.shared.u8 %rs49, [%rd348];
mov.u32 %r1416, 1;
setp.ne.s16	%p56, %rs49, 0;
@%p56 bra BB26_73;

BB26_72:
cvt.u64.u32	%rd349, %r257;
add.s64 %rd351, %rd101, %rd349;
ld.shared.u8 %rs50, [%rd351+1];
setp.eq.s16	%p57, %rs50, 0;
selp.u32	%r1416, 1, 0, %p57;

BB26_73:
bfe.u32 %r426, %r13, 3, 1;
setp.ne.s32	%p58, %r1416, %r426;
@%p58 bra BB26_75;

cvt.u64.u32	%rd352, %r257;
st.shared.u32 [%rd117], %r61;
st.shared.u32 [%rd117+4], %r62;
mul.wide.u32 %rd356, %r257, 8;
add.s64 %rd358, %rd100, %rd356;
ld.shared.u64 %rd359, [%rd358];
ld.shared.u64 %rd360, [%rd358+8];
st.shared.u64 [%rd358], %rd360;
st.shared.u64 [%rd358+8], %rd359;
add.s64 %rd362, %rd101, %rd352;
ld.shared.u8 %rs51, [%rd362];
ld.shared.u8 %rs52, [%rd362+1];
st.shared.u8 [%rd362], %rs52;
st.shared.u8 [%rd362+1], %rs51;

BB26_75:
bar.sync 0;
and.b32 %r429, %r13, 15;
sub.s32 %r68, %r257, %r429;
add.s32 %r431, %r68, 16;
mul.wide.u32 %rd363, %r431, 4;
add.s64 %rd365, %rd98, %rd363;
mul.wide.u32 %rd366, %r68, 4;
add.s64 %rd367, %rd98, %rd366;
ld.shared.u32 %r66, [%rd365];
ld.shared.u32 %r67, [%rd367];
setp.le.s32	%p59, %r67, %r66;
@%p59 bra BB26_77;

cvt.u64.u32	%rd368, %r68;
add.s64 %rd370, %rd101, %rd368;
ld.shared.u8 %rs53, [%rd370];
mov.u32 %r1417, 1;
setp.ne.s16	%p60, %rs53, 0;
@%p60 bra BB26_78;

BB26_77:
cvt.u64.u32	%rd371, %r431;
add.s64 %rd373, %rd101, %rd371;
ld.shared.u8 %rs54, [%rd373];
setp.eq.s16	%p61, %rs54, 0;
selp.u32	%r1417, 1, 0, %p61;

BB26_78:
bfe.u32 %r443, %r13, 4, 1;
setp.ne.s32	%p62, %r1417, %r443;
@%p62 bra BB26_80;

mul.wide.u32 %rd374, %r68, 8;
add.s64 %rd376, %rd100, %rd374;
mul.wide.u32 %rd377, %r431, 8;
add.s64 %rd378, %rd100, %rd377;
cvt.u64.u32	%rd379, %r68;
st.shared.u32 [%rd367], %r66;
cvt.u64.u32	%rd383, %r431;
st.shared.u32 [%rd365], %r67;
ld.shared.u64 %rd386, [%rd376];
ld.shared.u64 %rd387, [%rd378];
st.shared.u64 [%rd376], %rd387;
st.shared.u64 [%rd378], %rd386;
add.s64 %rd389, %rd101, %rd379;
ld.shared.u8 %rs55, [%rd389];
add.s64 %rd390, %rd101, %rd383;
ld.shared.u8 %rs56, [%rd390];
st.shared.u8 [%rd389], %rs56;
st.shared.u8 [%rd390], %rs55;

BB26_80:
bar.sync 0;
ld.shared.u32 %r71, [%rd261];
ld.shared.u32 %r72, [%rd263];
setp.le.s32	%p63, %r72, %r71;
@%p63 bra BB26_82;

cvt.u64.u32	%rd396, %r50;
add.s64 %rd398, %rd101, %rd396;
ld.shared.u8 %rs57, [%rd398];
mov.u32 %r1418, 1;
setp.ne.s16	%p64, %rs57, 0;
@%p64 bra BB26_83;

BB26_82:
cvt.u64.u32	%rd399, %r355;
add.s64 %rd401, %rd101, %rd399;
ld.shared.u8 %rs58, [%rd401];
setp.eq.s16	%p65, %rs58, 0;
selp.u32	%r1418, 1, 0, %p65;

BB26_83:
bfe.u32 %r466, %r13, 4, 1;
setp.ne.s32	%p66, %r1418, %r466;
@%p66 bra BB26_85;

cvt.u64.u32	%rd402, %r50;
st.shared.u32 [%rd263], %r71;
cvt.u64.u32	%rd406, %r355;
st.shared.u32 [%rd261], %r72;
mul.wide.u32 %rd409, %r50, 8;
add.s64 %rd411, %rd100, %rd409;
ld.shared.u64 %rd412, [%rd411];
mul.wide.u32 %rd413, %r355, 8;
add.s64 %rd414, %rd100, %rd413;
ld.shared.u64 %rd415, [%rd414];
st.shared.u64 [%rd411], %rd415;
st.shared.u64 [%rd414], %rd412;
add.s64 %rd417, %rd101, %rd402;
ld.shared.u8 %rs59, [%rd417];
add.s64 %rd418, %rd101, %rd406;
ld.shared.u8 %rs60, [%rd418];
st.shared.u8 [%rd417], %rs60;
st.shared.u8 [%rd418], %rs59;

BB26_85:
bar.sync 0;
ld.shared.u32 %r75, [%rd185];
ld.shared.u32 %r76, [%rd187];
setp.le.s32	%p67, %r76, %r75;
@%p67 bra BB26_87;

cvt.u64.u32	%rd424, %r36;
add.s64 %rd426, %rd101, %rd424;
ld.shared.u8 %rs61, [%rd426];
mov.u32 %r1419, 1;
setp.ne.s16	%p68, %rs61, 0;
@%p68 bra BB26_88;

BB26_87:
cvt.u64.u32	%rd427, %r301;
add.s64 %rd429, %rd101, %rd427;
ld.shared.u8 %rs62, [%rd429];
setp.eq.s16	%p69, %rs62, 0;
selp.u32	%r1419, 1, 0, %p69;

BB26_88:
bfe.u32 %r488, %r13, 4, 1;
setp.ne.s32	%p70, %r1419, %r488;
@%p70 bra BB26_90;

cvt.u64.u32	%rd430, %r36;
st.shared.u32 [%rd187], %r75;
cvt.u64.u32	%rd434, %r301;
st.shared.u32 [%rd185], %r76;
mul.wide.u32 %rd437, %r36, 8;
add.s64 %rd439, %rd100, %rd437;
ld.shared.u64 %rd440, [%rd439];
mul.wide.u32 %rd441, %r301, 8;
add.s64 %rd442, %rd100, %rd441;
ld.shared.u64 %rd443, [%rd442];
st.shared.u64 [%rd439], %rd443;
st.shared.u64 [%rd442], %rd440;
add.s64 %rd445, %rd101, %rd430;
ld.shared.u8 %rs63, [%rd445];
add.s64 %rd446, %rd101, %rd434;
ld.shared.u8 %rs64, [%rd446];
st.shared.u8 [%rd445], %rs64;
st.shared.u8 [%rd446], %rs63;

BB26_90:
bar.sync 0;
ld.shared.u32 %r79, [%rd137];
ld.shared.u32 %r80, [%rd139];
setp.le.s32	%p71, %r80, %r79;
@%p71 bra BB26_92;

cvt.u64.u32	%rd452, %r26;
add.s64 %rd454, %rd101, %rd452;
ld.shared.u8 %rs65, [%rd454];
mov.u32 %r1420, 1;
setp.ne.s16	%p72, %rs65, 0;
@%p72 bra BB26_93;

BB26_92:
cvt.u64.u32	%rd455, %r269;
add.s64 %rd457, %rd101, %rd455;
ld.shared.u8 %rs66, [%rd457];
setp.eq.s16	%p73, %rs66, 0;
selp.u32	%r1420, 1, 0, %p73;

BB26_93:
bfe.u32 %r510, %r13, 4, 1;
setp.ne.s32	%p74, %r1420, %r510;
@%p74 bra BB26_95;

cvt.u64.u32	%rd458, %r26;
st.shared.u32 [%rd139], %r79;
cvt.u64.u32	%rd462, %r269;
st.shared.u32 [%rd137], %r80;
mul.wide.u32 %rd465, %r26, 8;
add.s64 %rd467, %rd100, %rd465;
ld.shared.u64 %rd468, [%rd467];
mul.wide.u32 %rd469, %r269, 8;
add.s64 %rd470, %rd100, %rd469;
ld.shared.u64 %rd471, [%rd470];
st.shared.u64 [%rd467], %rd471;
st.shared.u64 [%rd470], %rd468;
add.s64 %rd473, %rd101, %rd458;
ld.shared.u8 %rs67, [%rd473];
add.s64 %rd474, %rd101, %rd462;
ld.shared.u8 %rs68, [%rd474];
st.shared.u8 [%rd473], %rs68;
st.shared.u8 [%rd474], %rs67;

BB26_95:
bar.sync 0;
ld.shared.u32 %r83, [%rd117+4];
ld.shared.u32 %r84, [%rd117];
setp.le.s32	%p75, %r84, %r83;
@%p75 bra BB26_97;

cvt.u64.u32	%rd478, %r257;
add.s64 %rd480, %rd101, %rd478;
ld.shared.u8 %rs69, [%rd480];
mov.u32 %r1421, 1;
setp.ne.s16	%p76, %rs69, 0;
@%p76 bra BB26_98;

BB26_97:
cvt.u64.u32	%rd481, %r257;
add.s64 %rd483, %rd101, %rd481;
ld.shared.u8 %rs70, [%rd483+1];
setp.eq.s16	%p77, %rs70, 0;
selp.u32	%r1421, 1, 0, %p77;

BB26_98:
bfe.u32 %r524, %r13, 4, 1;
setp.ne.s32	%p78, %r1421, %r524;
@%p78 bra BB26_100;

cvt.u64.u32	%rd484, %r257;
st.shared.u32 [%rd117], %r83;
st.shared.u32 [%rd117+4], %r84;
mul.wide.u32 %rd488, %r257, 8;
add.s64 %rd490, %rd100, %rd488;
ld.shared.u64 %rd491, [%rd490];
ld.shared.u64 %rd492, [%rd490+8];
st.shared.u64 [%rd490], %rd492;
st.shared.u64 [%rd490+8], %rd491;
add.s64 %rd494, %rd101, %rd484;
ld.shared.u8 %rs71, [%rd494];
ld.shared.u8 %rs72, [%rd494+1];
st.shared.u8 [%rd494], %rs72;
st.shared.u8 [%rd494+1], %rs71;

BB26_100:
bar.sync 0;
and.b32 %r527, %r13, 31;
sub.s32 %r90, %r257, %r527;
add.s32 %r529, %r90, 32;
mul.wide.u32 %rd495, %r529, 4;
add.s64 %rd497, %rd98, %rd495;
mul.wide.u32 %rd498, %r90, 4;
add.s64 %rd499, %rd98, %rd498;
ld.shared.u32 %r88, [%rd497];
ld.shared.u32 %r89, [%rd499];
setp.le.s32	%p79, %r89, %r88;
@%p79 bra BB26_102;

cvt.u64.u32	%rd500, %r90;
add.s64 %rd502, %rd101, %rd500;
ld.shared.u8 %rs73, [%rd502];
mov.u32 %r1422, 1;
setp.ne.s16	%p80, %rs73, 0;
@%p80 bra BB26_103;

BB26_102:
cvt.u64.u32	%rd503, %r529;
add.s64 %rd505, %rd101, %rd503;
ld.shared.u8 %rs74, [%rd505];
setp.eq.s16	%p81, %rs74, 0;
selp.u32	%r1422, 1, 0, %p81;

BB26_103:
bfe.u32 %r541, %r13, 5, 1;
setp.ne.s32	%p82, %r1422, %r541;
@%p82 bra BB26_105;

mul.wide.u32 %rd506, %r90, 8;
add.s64 %rd508, %rd100, %rd506;
mul.wide.u32 %rd509, %r529, 8;
add.s64 %rd510, %rd100, %rd509;
cvt.u64.u32	%rd511, %r90;
st.shared.u32 [%rd499], %r88;
cvt.u64.u32	%rd515, %r529;
st.shared.u32 [%rd497], %r89;
ld.shared.u64 %rd518, [%rd508];
ld.shared.u64 %rd519, [%rd510];
st.shared.u64 [%rd508], %rd519;
st.shared.u64 [%rd510], %rd518;
add.s64 %rd521, %rd101, %rd511;
ld.shared.u8 %rs75, [%rd521];
add.s64 %rd522, %rd101, %rd515;
ld.shared.u8 %rs76, [%rd522];
st.shared.u8 [%rd521], %rs76;
st.shared.u8 [%rd522], %rs75;

BB26_105:
bar.sync 0;
ld.shared.u32 %r93, [%rd365];
ld.shared.u32 %r94, [%rd367];
setp.le.s32	%p83, %r94, %r93;
@%p83 bra BB26_107;

cvt.u64.u32	%rd528, %r68;
add.s64 %rd530, %rd101, %rd528;
ld.shared.u8 %rs77, [%rd530];
mov.u32 %r1423, 1;
setp.ne.s16	%p84, %rs77, 0;
@%p84 bra BB26_108;

BB26_107:
cvt.u64.u32	%rd531, %r431;
add.s64 %rd533, %rd101, %rd531;
ld.shared.u8 %rs78, [%rd533];
setp.eq.s16	%p85, %rs78, 0;
selp.u32	%r1423, 1, 0, %p85;

BB26_108:
bfe.u32 %r564, %r13, 5, 1;
setp.ne.s32	%p86, %r1423, %r564;
@%p86 bra BB26_110;

cvt.u64.u32	%rd534, %r68;
st.shared.u32 [%rd367], %r93;
cvt.u64.u32	%rd538, %r431;
st.shared.u32 [%rd365], %r94;
mul.wide.u32 %rd541, %r68, 8;
add.s64 %rd543, %rd100, %rd541;
ld.shared.u64 %rd544, [%rd543];
mul.wide.u32 %rd545, %r431, 8;
add.s64 %rd546, %rd100, %rd545;
ld.shared.u64 %rd547, [%rd546];
st.shared.u64 [%rd543], %rd547;
st.shared.u64 [%rd546], %rd544;
add.s64 %rd549, %rd101, %rd534;
ld.shared.u8 %rs79, [%rd549];
add.s64 %rd550, %rd101, %rd538;
ld.shared.u8 %rs80, [%rd550];
st.shared.u8 [%rd549], %rs80;
st.shared.u8 [%rd550], %rs79;

BB26_110:
bar.sync 0;
ld.shared.u32 %r97, [%rd261];
ld.shared.u32 %r98, [%rd263];
setp.le.s32	%p87, %r98, %r97;
@%p87 bra BB26_112;

cvt.u64.u32	%rd556, %r50;
add.s64 %rd558, %rd101, %rd556;
ld.shared.u8 %rs81, [%rd558];
mov.u32 %r1424, 1;
setp.ne.s16	%p88, %rs81, 0;
@%p88 bra BB26_113;

BB26_112:
cvt.u64.u32	%rd559, %r355;
add.s64 %rd561, %rd101, %rd559;
ld.shared.u8 %rs82, [%rd561];
setp.eq.s16	%p89, %rs82, 0;
selp.u32	%r1424, 1, 0, %p89;

BB26_113:
bfe.u32 %r586, %r13, 5, 1;
setp.ne.s32	%p90, %r1424, %r586;
@%p90 bra BB26_115;

cvt.u64.u32	%rd562, %r50;
st.shared.u32 [%rd263], %r97;
cvt.u64.u32	%rd566, %r355;
st.shared.u32 [%rd261], %r98;
mul.wide.u32 %rd569, %r50, 8;
add.s64 %rd571, %rd100, %rd569;
ld.shared.u64 %rd572, [%rd571];
mul.wide.u32 %rd573, %r355, 8;
add.s64 %rd574, %rd100, %rd573;
ld.shared.u64 %rd575, [%rd574];
st.shared.u64 [%rd571], %rd575;
st.shared.u64 [%rd574], %rd572;
add.s64 %rd577, %rd101, %rd562;
ld.shared.u8 %rs83, [%rd577];
add.s64 %rd578, %rd101, %rd566;
ld.shared.u8 %rs84, [%rd578];
st.shared.u8 [%rd577], %rs84;
st.shared.u8 [%rd578], %rs83;

BB26_115:
bar.sync 0;
ld.shared.u32 %r101, [%rd185];
ld.shared.u32 %r102, [%rd187];
setp.le.s32	%p91, %r102, %r101;
@%p91 bra BB26_117;

cvt.u64.u32	%rd584, %r36;
add.s64 %rd586, %rd101, %rd584;
ld.shared.u8 %rs85, [%rd586];
mov.u32 %r1425, 1;
setp.ne.s16	%p92, %rs85, 0;
@%p92 bra BB26_118;

BB26_117:
cvt.u64.u32	%rd587, %r301;
add.s64 %rd589, %rd101, %rd587;
ld.shared.u8 %rs86, [%rd589];
setp.eq.s16	%p93, %rs86, 0;
selp.u32	%r1425, 1, 0, %p93;

BB26_118:
bfe.u32 %r608, %r13, 5, 1;
setp.ne.s32	%p94, %r1425, %r608;
@%p94 bra BB26_120;

cvt.u64.u32	%rd590, %r36;
st.shared.u32 [%rd187], %r101;
cvt.u64.u32	%rd594, %r301;
st.shared.u32 [%rd185], %r102;
mul.wide.u32 %rd597, %r36, 8;
add.s64 %rd599, %rd100, %rd597;
ld.shared.u64 %rd600, [%rd599];
mul.wide.u32 %rd601, %r301, 8;
add.s64 %rd602, %rd100, %rd601;
ld.shared.u64 %rd603, [%rd602];
st.shared.u64 [%rd599], %rd603;
st.shared.u64 [%rd602], %rd600;
add.s64 %rd605, %rd101, %rd590;
ld.shared.u8 %rs87, [%rd605];
add.s64 %rd606, %rd101, %rd594;
ld.shared.u8 %rs88, [%rd606];
st.shared.u8 [%rd605], %rs88;
st.shared.u8 [%rd606], %rs87;

BB26_120:
bar.sync 0;
ld.shared.u32 %r105, [%rd137];
ld.shared.u32 %r106, [%rd139];
setp.le.s32	%p95, %r106, %r105;
@%p95 bra BB26_122;

cvt.u64.u32	%rd612, %r26;
add.s64 %rd614, %rd101, %rd612;
ld.shared.u8 %rs89, [%rd614];
mov.u32 %r1426, 1;
setp.ne.s16	%p96, %rs89, 0;
@%p96 bra BB26_123;

BB26_122:
cvt.u64.u32	%rd615, %r269;
add.s64 %rd617, %rd101, %rd615;
ld.shared.u8 %rs90, [%rd617];
setp.eq.s16	%p97, %rs90, 0;
selp.u32	%r1426, 1, 0, %p97;

BB26_123:
bfe.u32 %r630, %r13, 5, 1;
setp.ne.s32	%p98, %r1426, %r630;
@%p98 bra BB26_125;

cvt.u64.u32	%rd618, %r26;
st.shared.u32 [%rd139], %r105;
cvt.u64.u32	%rd622, %r269;
st.shared.u32 [%rd137], %r106;
mul.wide.u32 %rd625, %r26, 8;
add.s64 %rd627, %rd100, %rd625;
ld.shared.u64 %rd628, [%rd627];
mul.wide.u32 %rd629, %r269, 8;
add.s64 %rd630, %rd100, %rd629;
ld.shared.u64 %rd631, [%rd630];
st.shared.u64 [%rd627], %rd631;
st.shared.u64 [%rd630], %rd628;
add.s64 %rd633, %rd101, %rd618;
ld.shared.u8 %rs91, [%rd633];
add.s64 %rd634, %rd101, %rd622;
ld.shared.u8 %rs92, [%rd634];
st.shared.u8 [%rd633], %rs92;
st.shared.u8 [%rd634], %rs91;

BB26_125:
bar.sync 0;
ld.shared.u32 %r109, [%rd117+4];
ld.shared.u32 %r110, [%rd117];
setp.le.s32	%p99, %r110, %r109;
@%p99 bra BB26_127;

cvt.u64.u32	%rd638, %r257;
add.s64 %rd640, %rd101, %rd638;
ld.shared.u8 %rs93, [%rd640];
mov.u32 %r1427, 1;
setp.ne.s16	%p100, %rs93, 0;
@%p100 bra BB26_128;

BB26_127:
cvt.u64.u32	%rd641, %r257;
add.s64 %rd643, %rd101, %rd641;
ld.shared.u8 %rs94, [%rd643+1];
setp.eq.s16	%p101, %rs94, 0;
selp.u32	%r1427, 1, 0, %p101;

BB26_128:
bfe.u32 %r644, %r13, 5, 1;
setp.ne.s32	%p102, %r1427, %r644;
@%p102 bra BB26_130;

cvt.u64.u32	%rd644, %r257;
st.shared.u32 [%rd117], %r109;
st.shared.u32 [%rd117+4], %r110;
mul.wide.u32 %rd648, %r257, 8;
add.s64 %rd650, %rd100, %rd648;
ld.shared.u64 %rd651, [%rd650];
ld.shared.u64 %rd652, [%rd650+8];
st.shared.u64 [%rd650], %rd652;
st.shared.u64 [%rd650+8], %rd651;
add.s64 %rd654, %rd101, %rd644;
ld.shared.u8 %rs95, [%rd654];
ld.shared.u8 %rs96, [%rd654+1];
st.shared.u8 [%rd654], %rs96;
st.shared.u8 [%rd654+1], %rs95;

BB26_130:
bar.sync 0;
mov.u64 %rd1639, _Z20bitonicSortKVInPlaceIilLin1ELin1E6GTCompIiEmLi1024EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3_$__cuda_local_var_181271_29_non_const_sharedKeys;
and.b32 %r647, %r13, 63;
sub.s32 %r116, %r257, %r647;
add.s32 %r649, %r116, 64;
mul.wide.u32 %rd655, %r649, 4;
add.s64 %rd657, %rd1639, %rd655;
mul.wide.u32 %rd658, %r116, 4;
add.s64 %rd659, %rd1639, %rd658;
ld.shared.u32 %r114, [%rd657];
ld.shared.u32 %r115, [%rd659];
setp.le.s32	%p103, %r115, %r114;
@%p103 bra BB26_132;

cvt.u64.u32	%rd660, %r116;
add.s64 %rd662, %rd101, %rd660;
ld.shared.u8 %rs97, [%rd662];
mov.u32 %r1428, 1;
setp.ne.s16	%p104, %rs97, 0;
@%p104 bra BB26_133;

BB26_132:
add.s32 %r1382, %r116, 64;
cvt.u64.u32	%rd663, %r1382;
add.s64 %rd665, %rd101, %rd663;
ld.shared.u8 %rs98, [%rd665];
setp.eq.s16	%p105, %rs98, 0;
selp.u32	%r1428, 1, 0, %p105;

BB26_133:
bfe.u32 %r661, %r13, 6, 1;
setp.ne.s32	%p106, %r1428, %r661;
@%p106 bra BB26_135;

add.s32 %r1393, %r116, 64;
mul.wide.u32 %rd666, %r116, 8;
add.s64 %rd668, %rd100, %rd666;
mul.wide.u32 %rd669, %r1393, 8;
add.s64 %rd670, %rd100, %rd669;
cvt.u64.u32	%rd671, %r116;
st.shared.u32 [%rd659], %r114;
cvt.u64.u32	%rd675, %r1393;
st.shared.u32 [%rd657], %r115;
ld.shared.u64 %rd678, [%rd668];
ld.shared.u64 %rd679, [%rd670];
st.shared.u64 [%rd668], %rd679;
st.shared.u64 [%rd670], %rd678;
add.s64 %rd681, %rd101, %rd671;
ld.shared.u8 %rs99, [%rd681];
add.s64 %rd682, %rd101, %rd675;
ld.shared.u8 %rs100, [%rd682];
st.shared.u8 [%rd681], %rs100;
st.shared.u8 [%rd682], %rs99;

BB26_135:
bar.sync 0;
ld.shared.u32 %r119, [%rd497];
ld.shared.u32 %r120, [%rd499];
setp.le.s32	%p107, %r120, %r119;
@%p107 bra BB26_137;

cvt.u64.u32	%rd688, %r90;
add.s64 %rd690, %rd101, %rd688;
ld.shared.u8 %rs101, [%rd690];
mov.u32 %r1429, 1;
setp.ne.s16	%p108, %rs101, 0;
@%p108 bra BB26_138;

BB26_137:
add.s32 %r1383, %r90, 32;
cvt.u64.u32	%rd691, %r1383;
add.s64 %rd693, %rd101, %rd691;
ld.shared.u8 %rs102, [%rd693];
setp.eq.s16	%p109, %rs102, 0;
selp.u32	%r1429, 1, 0, %p109;

BB26_138:
bfe.u32 %r684, %r13, 6, 1;
setp.ne.s32	%p110, %r1429, %r684;
@%p110 bra BB26_140;

add.s32 %r1392, %r90, 32;
cvt.u64.u32	%rd694, %r90;
st.shared.u32 [%rd499], %r119;
cvt.u64.u32	%rd698, %r1392;
st.shared.u32 [%rd497], %r120;
mul.wide.u32 %rd701, %r90, 8;
add.s64 %rd703, %rd100, %rd701;
ld.shared.u64 %rd704, [%rd703];
mul.wide.u32 %rd705, %r1392, 8;
add.s64 %rd706, %rd100, %rd705;
ld.shared.u64 %rd707, [%rd706];
st.shared.u64 [%rd703], %rd707;
st.shared.u64 [%rd706], %rd704;
add.s64 %rd709, %rd101, %rd694;
ld.shared.u8 %rs103, [%rd709];
add.s64 %rd710, %rd101, %rd698;
ld.shared.u8 %rs104, [%rd710];
st.shared.u8 [%rd709], %rs104;
st.shared.u8 [%rd710], %rs103;

BB26_140:
bar.sync 0;
ld.shared.u32 %r123, [%rd365];
ld.shared.u32 %r124, [%rd367];
setp.le.s32	%p111, %r124, %r123;
@%p111 bra BB26_142;

cvt.u64.u32	%rd716, %r68;
add.s64 %rd718, %rd101, %rd716;
ld.shared.u8 %rs105, [%rd718];
mov.u32 %r1430, 1;
setp.ne.s16	%p112, %rs105, 0;
@%p112 bra BB26_143;

BB26_142:
add.s32 %r1384, %r68, 16;
cvt.u64.u32	%rd719, %r1384;
add.s64 %rd721, %rd101, %rd719;
ld.shared.u8 %rs106, [%rd721];
setp.eq.s16	%p113, %rs106, 0;
selp.u32	%r1430, 1, 0, %p113;

BB26_143:
bfe.u32 %r706, %r13, 6, 1;
setp.ne.s32	%p114, %r1430, %r706;
@%p114 bra BB26_145;

add.s32 %r1391, %r68, 16;
cvt.u64.u32	%rd722, %r68;
st.shared.u32 [%rd367], %r123;
cvt.u64.u32	%rd726, %r1391;
st.shared.u32 [%rd365], %r124;
mul.wide.u32 %rd729, %r68, 8;
add.s64 %rd731, %rd100, %rd729;
ld.shared.u64 %rd732, [%rd731];
mul.wide.u32 %rd733, %r1391, 8;
add.s64 %rd734, %rd100, %rd733;
ld.shared.u64 %rd735, [%rd734];
st.shared.u64 [%rd731], %rd735;
st.shared.u64 [%rd734], %rd732;
add.s64 %rd737, %rd101, %rd722;
ld.shared.u8 %rs107, [%rd737];
add.s64 %rd738, %rd101, %rd726;
ld.shared.u8 %rs108, [%rd738];
st.shared.u8 [%rd737], %rs108;
st.shared.u8 [%rd738], %rs107;

BB26_145:
bar.sync 0;
ld.shared.u32 %r127, [%rd261];
ld.shared.u32 %r128, [%rd263];
setp.le.s32	%p115, %r128, %r127;
@%p115 bra BB26_147;

cvt.u64.u32	%rd744, %r50;
add.s64 %rd746, %rd101, %rd744;
ld.shared.u8 %rs109, [%rd746];
mov.u32 %r1431, 1;
setp.ne.s16	%p116, %rs109, 0;
@%p116 bra BB26_148;

BB26_147:
add.s32 %r1385, %r50, 8;
cvt.u64.u32	%rd747, %r1385;
add.s64 %rd749, %rd101, %rd747;
ld.shared.u8 %rs110, [%rd749];
setp.eq.s16	%p117, %rs110, 0;
selp.u32	%r1431, 1, 0, %p117;

BB26_148:
bfe.u32 %r728, %r13, 6, 1;
setp.ne.s32	%p118, %r1431, %r728;
@%p118 bra BB26_150;

add.s32 %r1390, %r50, 8;
cvt.u64.u32	%rd750, %r50;
st.shared.u32 [%rd263], %r127;
cvt.u64.u32	%rd754, %r1390;
st.shared.u32 [%rd261], %r128;
mul.wide.u32 %rd757, %r50, 8;
add.s64 %rd759, %rd100, %rd757;
ld.shared.u64 %rd760, [%rd759];
mul.wide.u32 %rd761, %r1390, 8;
add.s64 %rd762, %rd100, %rd761;
ld.shared.u64 %rd763, [%rd762];
st.shared.u64 [%rd759], %rd763;
st.shared.u64 [%rd762], %rd760;
add.s64 %rd765, %rd101, %rd750;
ld.shared.u8 %rs111, [%rd765];
add.s64 %rd766, %rd101, %rd754;
ld.shared.u8 %rs112, [%rd766];
st.shared.u8 [%rd765], %rs112;
st.shared.u8 [%rd766], %rs111;

BB26_150:
bar.sync 0;
ld.shared.u32 %r131, [%rd185];
ld.shared.u32 %r132, [%rd187];
setp.le.s32	%p119, %r132, %r131;
@%p119 bra BB26_152;

cvt.u64.u32	%rd772, %r36;
add.s64 %rd774, %rd101, %rd772;
ld.shared.u8 %rs113, [%rd774];
mov.u32 %r1432, 1;
setp.ne.s16	%p120, %rs113, 0;
@%p120 bra BB26_153;

BB26_152:
add.s32 %r1386, %r36, 4;
cvt.u64.u32	%rd775, %r1386;
add.s64 %rd777, %rd101, %rd775;
ld.shared.u8 %rs114, [%rd777];
setp.eq.s16	%p121, %rs114, 0;
selp.u32	%r1432, 1, 0, %p121;

BB26_153:
bfe.u32 %r750, %r13, 6, 1;
setp.ne.s32	%p122, %r1432, %r750;
@%p122 bra BB26_155;

add.s32 %r1389, %r36, 4;
cvt.u64.u32	%rd778, %r36;
st.shared.u32 [%rd187], %r131;
cvt.u64.u32	%rd782, %r1389;
st.shared.u32 [%rd185], %r132;
mul.wide.u32 %rd785, %r36, 8;
add.s64 %rd787, %rd100, %rd785;
ld.shared.u64 %rd788, [%rd787];
mul.wide.u32 %rd789, %r1389, 8;
add.s64 %rd790, %rd100, %rd789;
ld.shared.u64 %rd791, [%rd790];
st.shared.u64 [%rd787], %rd791;
st.shared.u64 [%rd790], %rd788;
add.s64 %rd793, %rd101, %rd778;
ld.shared.u8 %rs115, [%rd793];
add.s64 %rd794, %rd101, %rd782;
ld.shared.u8 %rs116, [%rd794];
st.shared.u8 [%rd793], %rs116;
st.shared.u8 [%rd794], %rs115;

BB26_155:
bar.sync 0;
ld.shared.u32 %r135, [%rd137];
ld.shared.u32 %r136, [%rd139];
setp.le.s32	%p123, %r136, %r135;
@%p123 bra BB26_157;

cvt.u64.u32	%rd800, %r26;
add.s64 %rd802, %rd101, %rd800;
ld.shared.u8 %rs117, [%rd802];
mov.u32 %r1433, 1;
setp.ne.s16	%p124, %rs117, 0;
@%p124 bra BB26_158;

BB26_157:
add.s32 %r1387, %r26, 2;
cvt.u64.u32	%rd803, %r1387;
add.s64 %rd805, %rd101, %rd803;
ld.shared.u8 %rs118, [%rd805];
setp.eq.s16	%p125, %rs118, 0;
selp.u32	%r1433, 1, 0, %p125;

BB26_158:
bfe.u32 %r772, %r13, 6, 1;
setp.ne.s32	%p126, %r1433, %r772;
@%p126 bra BB26_160;

add.s32 %r1388, %r26, 2;
cvt.u64.u32	%rd806, %r26;
st.shared.u32 [%rd139], %r135;
cvt.u64.u32	%rd810, %r1388;
st.shared.u32 [%rd137], %r136;
mul.wide.u32 %rd813, %r26, 8;
add.s64 %rd815, %rd100, %rd813;
ld.shared.u64 %rd816, [%rd815];
mul.wide.u32 %rd817, %r1388, 8;
add.s64 %rd818, %rd100, %rd817;
ld.shared.u64 %rd819, [%rd818];
st.shared.u64 [%rd815], %rd819;
st.shared.u64 [%rd818], %rd816;
add.s64 %rd821, %rd101, %rd806;
ld.shared.u8 %rs119, [%rd821];
add.s64 %rd822, %rd101, %rd810;
ld.shared.u8 %rs120, [%rd822];
st.shared.u8 [%rd821], %rs120;
st.shared.u8 [%rd822], %rs119;

BB26_160:
bar.sync 0;
ld.shared.u32 %r139, [%rd117+4];
ld.shared.u32 %r140, [%rd117];
setp.le.s32	%p127, %r140, %r139;
@%p127 bra BB26_162;

cvt.u64.u32	%rd826, %r257;
add.s64 %rd828, %rd101, %rd826;
ld.shared.u8 %rs121, [%rd828];
mov.u32 %r1434, 1;
setp.ne.s16	%p128, %rs121, 0;
@%p128 bra BB26_163;

BB26_162:
cvt.u64.u32	%rd829, %r257;
add.s64 %rd831, %rd101, %rd829;
ld.shared.u8 %rs122, [%rd831+1];
setp.eq.s16	%p129, %rs122, 0;
selp.u32	%r1434, 1, 0, %p129;

BB26_163:
bfe.u32 %r786, %r13, 6, 1;
setp.ne.s32	%p130, %r1434, %r786;
@%p130 bra BB26_165;

cvt.u64.u32	%rd832, %r257;
st.shared.u32 [%rd117], %r139;
st.shared.u32 [%rd117+4], %r140;
mul.wide.u32 %rd836, %r257, 8;
add.s64 %rd838, %rd100, %rd836;
ld.shared.u64 %rd839, [%rd838];
ld.shared.u64 %rd840, [%rd838+8];
st.shared.u64 [%rd838], %rd840;
st.shared.u64 [%rd838+8], %rd839;
add.s64 %rd842, %rd101, %rd832;
ld.shared.u8 %rs123, [%rd842];
ld.shared.u8 %rs124, [%rd842+1];
st.shared.u8 [%rd842], %rs124;
st.shared.u8 [%rd842+1], %rs123;

BB26_165:
bar.sync 0;
mov.u64 %rd1640, _Z20bitonicSortKVInPlaceIilLin1ELin1E6GTCompIiEmLi1024EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3_$__cuda_local_var_181271_29_non_const_sharedKeys;
and.b32 %r789, %r13, 127;
sub.s32 %r146, %r257, %r789;
add.s32 %r791, %r146, 128;
mul.wide.u32 %rd843, %r791, 4;
add.s64 %rd845, %rd1640, %rd843;
mul.wide.u32 %rd846, %r146, 4;
add.s64 %rd847, %rd1640, %rd846;
ld.shared.u32 %r144, [%rd845];
ld.shared.u32 %r145, [%rd847];
setp.le.s32	%p131, %r145, %r144;
@%p131 bra BB26_167;

cvt.u64.u32	%rd848, %r146;
add.s64 %rd850, %rd101, %rd848;
ld.shared.u8 %rs125, [%rd850];
mov.u32 %r1435, 1;
setp.ne.s16	%p132, %rs125, 0;
@%p132 bra BB26_168;

BB26_167:
add.s32 %r1368, %r146, 128;
cvt.u64.u32	%rd851, %r1368;
add.s64 %rd853, %rd101, %rd851;
ld.shared.u8 %rs126, [%rd853];
setp.eq.s16	%p133, %rs126, 0;
selp.u32	%r1435, 1, 0, %p133;

BB26_168:
bfe.u32 %r803, %r13, 7, 1;
setp.ne.s32	%p134, %r1435, %r803;
@%p134 bra BB26_170;

mul.wide.u32 %rd1658, %r146, 4;
mov.u64 %rd1657, _Z20bitonicSortKVInPlaceIilLin1ELin1E6GTCompIiEmLi1024EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3_$__cuda_local_var_181271_29_non_const_sharedKeys;
add.s64 %rd1656, %rd1657, %rd1658;
add.s32 %r1381, %r146, 128;
mul.wide.u32 %rd854, %r146, 8;
add.s64 %rd856, %rd100, %rd854;
mul.wide.u32 %rd857, %r1381, 8;
add.s64 %rd858, %rd100, %rd857;
cvt.u64.u32	%rd859, %r146;
st.shared.u32 [%rd1656], %r144;
cvt.u64.u32	%rd863, %r1381;
st.shared.u32 [%rd845], %r145;
ld.shared.u64 %rd866, [%rd856];
ld.shared.u64 %rd867, [%rd858];
st.shared.u64 [%rd856], %rd867;
st.shared.u64 [%rd858], %rd866;
add.s64 %rd869, %rd101, %rd859;
ld.shared.u8 %rs127, [%rd869];
add.s64 %rd870, %rd101, %rd863;
ld.shared.u8 %rs128, [%rd870];
st.shared.u8 [%rd869], %rs128;
st.shared.u8 [%rd870], %rs127;

BB26_170:
bar.sync 0;
ld.shared.u32 %r149, [%rd657];
ld.shared.u32 %r150, [%rd659];
setp.le.s32	%p135, %r150, %r149;
@%p135 bra BB26_172;

cvt.u64.u32	%rd876, %r116;
add.s64 %rd878, %rd101, %rd876;
ld.shared.u8 %rs129, [%rd878];
mov.u32 %r1436, 1;
setp.ne.s16	%p136, %rs129, 0;
@%p136 bra BB26_173;

BB26_172:
add.s32 %r1369, %r116, 64;
cvt.u64.u32	%rd879, %r1369;
add.s64 %rd881, %rd101, %rd879;
ld.shared.u8 %rs130, [%rd881];
setp.eq.s16	%p137, %rs130, 0;
selp.u32	%r1436, 1, 0, %p137;

BB26_173:
bfe.u32 %r826, %r13, 7, 1;
setp.ne.s32	%p138, %r1436, %r826;
@%p138 bra BB26_175;

add.s32 %r1380, %r116, 64;
cvt.u64.u32	%rd882, %r116;
st.shared.u32 [%rd659], %r149;
cvt.u64.u32	%rd886, %r1380;
st.shared.u32 [%rd657], %r150;
mul.wide.u32 %rd889, %r116, 8;
add.s64 %rd891, %rd100, %rd889;
ld.shared.u64 %rd892, [%rd891];
mul.wide.u32 %rd893, %r1380, 8;
add.s64 %rd894, %rd100, %rd893;
ld.shared.u64 %rd895, [%rd894];
st.shared.u64 [%rd891], %rd895;
st.shared.u64 [%rd894], %rd892;
add.s64 %rd897, %rd101, %rd882;
ld.shared.u8 %rs131, [%rd897];
add.s64 %rd898, %rd101, %rd886;
ld.shared.u8 %rs132, [%rd898];
st.shared.u8 [%rd897], %rs132;
st.shared.u8 [%rd898], %rs131;

BB26_175:
bar.sync 0;
ld.shared.u32 %r153, [%rd497];
ld.shared.u32 %r154, [%rd499];
setp.le.s32	%p139, %r154, %r153;
@%p139 bra BB26_177;

cvt.u64.u32	%rd904, %r90;
add.s64 %rd906, %rd101, %rd904;
ld.shared.u8 %rs133, [%rd906];
mov.u32 %r1437, 1;
setp.ne.s16	%p140, %rs133, 0;
@%p140 bra BB26_178;

BB26_177:
add.s32 %r1370, %r90, 32;
cvt.u64.u32	%rd907, %r1370;
add.s64 %rd909, %rd101, %rd907;
ld.shared.u8 %rs134, [%rd909];
setp.eq.s16	%p141, %rs134, 0;
selp.u32	%r1437, 1, 0, %p141;

BB26_178:
bfe.u32 %r848, %r13, 7, 1;
setp.ne.s32	%p142, %r1437, %r848;
@%p142 bra BB26_180;

add.s32 %r1379, %r90, 32;
cvt.u64.u32	%rd910, %r90;
st.shared.u32 [%rd499], %r153;
cvt.u64.u32	%rd914, %r1379;
st.shared.u32 [%rd497], %r154;
mul.wide.u32 %rd917, %r90, 8;
add.s64 %rd919, %rd100, %rd917;
ld.shared.u64 %rd920, [%rd919];
mul.wide.u32 %rd921, %r1379, 8;
add.s64 %rd922, %rd100, %rd921;
ld.shared.u64 %rd923, [%rd922];
st.shared.u64 [%rd919], %rd923;
st.shared.u64 [%rd922], %rd920;
add.s64 %rd925, %rd101, %rd910;
ld.shared.u8 %rs135, [%rd925];
add.s64 %rd926, %rd101, %rd914;
ld.shared.u8 %rs136, [%rd926];
st.shared.u8 [%rd925], %rs136;
st.shared.u8 [%rd926], %rs135;

BB26_180:
bar.sync 0;
ld.shared.u32 %r157, [%rd365];
ld.shared.u32 %r158, [%rd367];
setp.le.s32	%p143, %r158, %r157;
@%p143 bra BB26_182;

cvt.u64.u32	%rd932, %r68;
add.s64 %rd934, %rd101, %rd932;
ld.shared.u8 %rs137, [%rd934];
mov.u32 %r1438, 1;
setp.ne.s16	%p144, %rs137, 0;
@%p144 bra BB26_183;

BB26_182:
add.s32 %r1371, %r68, 16;
cvt.u64.u32	%rd935, %r1371;
add.s64 %rd937, %rd101, %rd935;
ld.shared.u8 %rs138, [%rd937];
setp.eq.s16	%p145, %rs138, 0;
selp.u32	%r1438, 1, 0, %p145;

BB26_183:
bfe.u32 %r870, %r13, 7, 1;
setp.ne.s32	%p146, %r1438, %r870;
@%p146 bra BB26_185;

add.s32 %r1378, %r68, 16;
cvt.u64.u32	%rd938, %r68;
st.shared.u32 [%rd367], %r157;
cvt.u64.u32	%rd942, %r1378;
st.shared.u32 [%rd365], %r158;
mul.wide.u32 %rd945, %r68, 8;
add.s64 %rd947, %rd100, %rd945;
ld.shared.u64 %rd948, [%rd947];
mul.wide.u32 %rd949, %r1378, 8;
add.s64 %rd950, %rd100, %rd949;
ld.shared.u64 %rd951, [%rd950];
st.shared.u64 [%rd947], %rd951;
st.shared.u64 [%rd950], %rd948;
add.s64 %rd953, %rd101, %rd938;
ld.shared.u8 %rs139, [%rd953];
add.s64 %rd954, %rd101, %rd942;
ld.shared.u8 %rs140, [%rd954];
st.shared.u8 [%rd953], %rs140;
st.shared.u8 [%rd954], %rs139;

BB26_185:
bar.sync 0;
ld.shared.u32 %r161, [%rd261];
ld.shared.u32 %r162, [%rd263];
setp.le.s32	%p147, %r162, %r161;
@%p147 bra BB26_187;

cvt.u64.u32	%rd960, %r50;
add.s64 %rd962, %rd101, %rd960;
ld.shared.u8 %rs141, [%rd962];
mov.u32 %r1439, 1;
setp.ne.s16	%p148, %rs141, 0;
@%p148 bra BB26_188;

BB26_187:
add.s32 %r1372, %r50, 8;
cvt.u64.u32	%rd963, %r1372;
add.s64 %rd965, %rd101, %rd963;
ld.shared.u8 %rs142, [%rd965];
setp.eq.s16	%p149, %rs142, 0;
selp.u32	%r1439, 1, 0, %p149;

BB26_188:
bfe.u32 %r892, %r13, 7, 1;
setp.ne.s32	%p150, %r1439, %r892;
@%p150 bra BB26_190;

add.s32 %r1377, %r50, 8;
cvt.u64.u32	%rd966, %r50;
st.shared.u32 [%rd263], %r161;
cvt.u64.u32	%rd970, %r1377;
st.shared.u32 [%rd261], %r162;
mul.wide.u32 %rd973, %r50, 8;
add.s64 %rd975, %rd100, %rd973;
ld.shared.u64 %rd976, [%rd975];
mul.wide.u32 %rd977, %r1377, 8;
add.s64 %rd978, %rd100, %rd977;
ld.shared.u64 %rd979, [%rd978];
st.shared.u64 [%rd975], %rd979;
st.shared.u64 [%rd978], %rd976;
add.s64 %rd981, %rd101, %rd966;
ld.shared.u8 %rs143, [%rd981];
add.s64 %rd982, %rd101, %rd970;
ld.shared.u8 %rs144, [%rd982];
st.shared.u8 [%rd981], %rs144;
st.shared.u8 [%rd982], %rs143;

BB26_190:
bar.sync 0;
ld.shared.u32 %r165, [%rd185];
ld.shared.u32 %r166, [%rd187];
setp.le.s32	%p151, %r166, %r165;
@%p151 bra BB26_192;

cvt.u64.u32	%rd988, %r36;
add.s64 %rd990, %rd101, %rd988;
ld.shared.u8 %rs145, [%rd990];
mov.u32 %r1440, 1;
setp.ne.s16	%p152, %rs145, 0;
@%p152 bra BB26_193;

BB26_192:
add.s32 %r1373, %r36, 4;
cvt.u64.u32	%rd991, %r1373;
add.s64 %rd993, %rd101, %rd991;
ld.shared.u8 %rs146, [%rd993];
setp.eq.s16	%p153, %rs146, 0;
selp.u32	%r1440, 1, 0, %p153;

BB26_193:
bfe.u32 %r914, %r13, 7, 1;
setp.ne.s32	%p154, %r1440, %r914;
@%p154 bra BB26_195;

add.s32 %r1376, %r36, 4;
cvt.u64.u32	%rd994, %r36;
st.shared.u32 [%rd187], %r165;
cvt.u64.u32	%rd998, %r1376;
st.shared.u32 [%rd185], %r166;
mul.wide.u32 %rd1001, %r36, 8;
add.s64 %rd1003, %rd100, %rd1001;
ld.shared.u64 %rd1004, [%rd1003];
mul.wide.u32 %rd1005, %r1376, 8;
add.s64 %rd1006, %rd100, %rd1005;
ld.shared.u64 %rd1007, [%rd1006];
st.shared.u64 [%rd1003], %rd1007;
st.shared.u64 [%rd1006], %rd1004;
add.s64 %rd1009, %rd101, %rd994;
ld.shared.u8 %rs147, [%rd1009];
add.s64 %rd1010, %rd101, %rd998;
ld.shared.u8 %rs148, [%rd1010];
st.shared.u8 [%rd1009], %rs148;
st.shared.u8 [%rd1010], %rs147;

BB26_195:
bar.sync 0;
ld.shared.u32 %r169, [%rd137];
ld.shared.u32 %r170, [%rd139];
setp.le.s32	%p155, %r170, %r169;
@%p155 bra BB26_197;

cvt.u64.u32	%rd1016, %r26;
add.s64 %rd1018, %rd101, %rd1016;
ld.shared.u8 %rs149, [%rd1018];
mov.u32 %r1441, 1;
setp.ne.s16	%p156, %rs149, 0;
@%p156 bra BB26_198;

BB26_197:
add.s32 %r1374, %r26, 2;
cvt.u64.u32	%rd1019, %r1374;
add.s64 %rd1021, %rd101, %rd1019;
ld.shared.u8 %rs150, [%rd1021];
setp.eq.s16	%p157, %rs150, 0;
selp.u32	%r1441, 1, 0, %p157;

BB26_198:
bfe.u32 %r936, %r13, 7, 1;
setp.ne.s32	%p158, %r1441, %r936;
@%p158 bra BB26_200;

add.s32 %r1375, %r26, 2;
cvt.u64.u32	%rd1022, %r26;
st.shared.u32 [%rd139], %r169;
cvt.u64.u32	%rd1026, %r1375;
st.shared.u32 [%rd137], %r170;
mul.wide.u32 %rd1029, %r26, 8;
add.s64 %rd1031, %rd100, %rd1029;
ld.shared.u64 %rd1032, [%rd1031];
mul.wide.u32 %rd1033, %r1375, 8;
add.s64 %rd1034, %rd100, %rd1033;
ld.shared.u64 %rd1035, [%rd1034];
st.shared.u64 [%rd1031], %rd1035;
st.shared.u64 [%rd1034], %rd1032;
add.s64 %rd1037, %rd101, %rd1022;
ld.shared.u8 %rs151, [%rd1037];
add.s64 %rd1038, %rd101, %rd1026;
ld.shared.u8 %rs152, [%rd1038];
st.shared.u8 [%rd1037], %rs152;
st.shared.u8 [%rd1038], %rs151;

BB26_200:
bar.sync 0;
ld.shared.u32 %r173, [%rd117+4];
ld.shared.u32 %r174, [%rd117];
setp.le.s32	%p159, %r174, %r173;
@%p159 bra BB26_202;

cvt.u64.u32	%rd1042, %r257;
add.s64 %rd1044, %rd101, %rd1042;
ld.shared.u8 %rs153, [%rd1044];
mov.u32 %r1442, 1;
setp.ne.s16	%p160, %rs153, 0;
@%p160 bra BB26_203;

BB26_202:
cvt.u64.u32	%rd1045, %r257;
add.s64 %rd1047, %rd101, %rd1045;
ld.shared.u8 %rs154, [%rd1047+1];
setp.eq.s16	%p161, %rs154, 0;
selp.u32	%r1442, 1, 0, %p161;

BB26_203:
bfe.u32 %r950, %r13, 7, 1;
setp.ne.s32	%p162, %r1442, %r950;
@%p162 bra BB26_205;

cvt.u64.u32	%rd1048, %r257;
st.shared.u32 [%rd117], %r173;
st.shared.u32 [%rd117+4], %r174;
mul.wide.u32 %rd1052, %r257, 8;
add.s64 %rd1054, %rd100, %rd1052;
ld.shared.u64 %rd1055, [%rd1054];
ld.shared.u64 %rd1056, [%rd1054+8];
st.shared.u64 [%rd1054], %rd1056;
st.shared.u64 [%rd1054+8], %rd1055;
add.s64 %rd1058, %rd101, %rd1048;
ld.shared.u8 %rs155, [%rd1058];
ld.shared.u8 %rs156, [%rd1058+1];
st.shared.u8 [%rd1058], %rs156;
st.shared.u8 [%rd1058+1], %rs155;

BB26_205:
bar.sync 0;
mov.u64 %rd1628, _Z20bitonicSortKVInPlaceIilLin1ELin1E6GTCompIiEmLi1024EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3_$__cuda_local_var_181271_29_non_const_sharedKeys;
and.b32 %r953, %r13, 255;
sub.s32 %r180, %r257, %r953;
add.s32 %r955, %r180, 256;
mul.wide.u32 %rd1059, %r955, 4;
add.s64 %rd1061, %rd1628, %rd1059;
mul.wide.u32 %rd1062, %r180, 4;
add.s64 %rd1063, %rd1628, %rd1062;
ld.shared.u32 %r178, [%rd1061];
ld.shared.u32 %r179, [%rd1063];
setp.le.s32	%p163, %r179, %r178;
@%p163 bra BB26_207;

cvt.u64.u32	%rd1064, %r180;
add.s64 %rd1066, %rd101, %rd1064;
ld.shared.u8 %rs157, [%rd1066];
mov.u32 %r1443, 1;
setp.ne.s16	%p164, %rs157, 0;
@%p164 bra BB26_208;

BB26_207:
add.s32 %r1348, %r180, 256;
cvt.u64.u32	%rd1067, %r1348;
add.s64 %rd1069, %rd101, %rd1067;
ld.shared.u8 %rs158, [%rd1069];
setp.eq.s16	%p165, %rs158, 0;
selp.u32	%r1443, 1, 0, %p165;

BB26_208:
mov.u32 %r1400, %tid.x;
bfe.u32 %r967, %r1400, 8, 1;
setp.ne.s32	%p166, %r1443, %r967;
@%p166 bra BB26_210;

mul.wide.u32 %rd1649, %r180, 4;
mov.u64 %rd1648, _Z20bitonicSortKVInPlaceIilLin1ELin1E6GTCompIiEmLi1024EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3_$__cuda_local_var_181271_29_non_const_sharedKeys;
add.s64 %rd1647, %rd1648, %rd1649;
add.s32 %r1363, %r180, 256;
mul.wide.u32 %rd1070, %r180, 8;
add.s64 %rd1072, %rd100, %rd1070;
mul.wide.u32 %rd1073, %r1363, 8;
add.s64 %rd1074, %rd100, %rd1073;
cvt.u64.u32	%rd1075, %r180;
st.shared.u32 [%rd1647], %r178;
cvt.u64.u32	%rd1079, %r1363;
st.shared.u32 [%rd1061], %r179;
ld.shared.u64 %rd1082, [%rd1072];
ld.shared.u64 %rd1083, [%rd1074];
st.shared.u64 [%rd1072], %rd1083;
st.shared.u64 [%rd1074], %rd1082;
add.s64 %rd1085, %rd101, %rd1075;
ld.shared.u8 %rs159, [%rd1085];
add.s64 %rd1086, %rd101, %rd1079;
ld.shared.u8 %rs160, [%rd1086];
st.shared.u8 [%rd1085], %rs160;
st.shared.u8 [%rd1086], %rs159;

BB26_210:
bar.sync 0;
mul.wide.u32 %rd1655, %r146, 4;
mov.u64 %rd1654, _Z20bitonicSortKVInPlaceIilLin1ELin1E6GTCompIiEmLi1024EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3_$__cuda_local_var_181271_29_non_const_sharedKeys;
add.s64 %rd1653, %rd1654, %rd1655;
ld.shared.u32 %r183, [%rd845];
ld.shared.u32 %r184, [%rd1653];
setp.le.s32	%p167, %r184, %r183;
@%p167 bra BB26_212;

cvt.u64.u32	%rd1092, %r146;
add.s64 %rd1094, %rd101, %rd1092;
ld.shared.u8 %rs161, [%rd1094];
mov.u32 %r1444, 1;
setp.ne.s16	%p168, %rs161, 0;
@%p168 bra BB26_213;

BB26_212:
add.s32 %r1349, %r146, 128;
cvt.u64.u32	%rd1095, %r1349;
add.s64 %rd1097, %rd101, %rd1095;
ld.shared.u8 %rs162, [%rd1097];
setp.eq.s16	%p169, %rs162, 0;
selp.u32	%r1444, 1, 0, %p169;

BB26_213:
mov.u32 %r1397, %tid.x;
bfe.u32 %r990, %r1397, 8, 1;
setp.ne.s32	%p170, %r1444, %r990;
@%p170 bra BB26_215;

mul.wide.u32 %rd1652, %r146, 4;
mov.u64 %rd1651, _Z20bitonicSortKVInPlaceIilLin1ELin1E6GTCompIiEmLi1024EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3_$__cuda_local_var_181271_29_non_const_sharedKeys;
add.s64 %rd1650, %rd1651, %rd1652;
add.s32 %r1362, %r146, 128;
cvt.u64.u32	%rd1098, %r146;
st.shared.u32 [%rd1650], %r183;
cvt.u64.u32	%rd1102, %r1362;
st.shared.u32 [%rd845], %r184;
mul.wide.u32 %rd1105, %r146, 8;
add.s64 %rd1107, %rd100, %rd1105;
ld.shared.u64 %rd1108, [%rd1107];
mul.wide.u32 %rd1109, %r1362, 8;
add.s64 %rd1110, %rd100, %rd1109;
ld.shared.u64 %rd1111, [%rd1110];
st.shared.u64 [%rd1107], %rd1111;
st.shared.u64 [%rd1110], %rd1108;
add.s64 %rd1113, %rd101, %rd1098;
ld.shared.u8 %rs163, [%rd1113];
add.s64 %rd1114, %rd101, %rd1102;
ld.shared.u8 %rs164, [%rd1114];
st.shared.u8 [%rd1113], %rs164;
st.shared.u8 [%rd1114], %rs163;

BB26_215:
bar.sync 0;
ld.shared.u32 %r187, [%rd657];
ld.shared.u32 %r188, [%rd659];
setp.le.s32	%p171, %r188, %r187;
@%p171 bra BB26_217;

cvt.u64.u32	%rd1120, %r116;
add.s64 %rd1122, %rd101, %rd1120;
ld.shared.u8 %rs165, [%rd1122];
mov.u32 %r1445, 1;
setp.ne.s16	%p172, %rs165, 0;
@%p172 bra BB26_218;

BB26_217:
add.s32 %r1350, %r116, 64;
cvt.u64.u32	%rd1123, %r1350;
add.s64 %rd1125, %rd101, %rd1123;
ld.shared.u8 %rs166, [%rd1125];
setp.eq.s16	%p173, %rs166, 0;
selp.u32	%r1445, 1, 0, %p173;

BB26_218:
mov.u32 %r1398, %tid.x;
bfe.u32 %r1012, %r1398, 8, 1;
setp.ne.s32	%p174, %r1445, %r1012;
@%p174 bra BB26_220;

add.s32 %r1361, %r116, 64;
cvt.u64.u32	%rd1126, %r116;
st.shared.u32 [%rd659], %r187;
cvt.u64.u32	%rd1130, %r1361;
st.shared.u32 [%rd657], %r188;
mul.wide.u32 %rd1133, %r116, 8;
add.s64 %rd1135, %rd100, %rd1133;
ld.shared.u64 %rd1136, [%rd1135];
mul.wide.u32 %rd1137, %r1361, 8;
add.s64 %rd1138, %rd100, %rd1137;
ld.shared.u64 %rd1139, [%rd1138];
st.shared.u64 [%rd1135], %rd1139;
st.shared.u64 [%rd1138], %rd1136;
add.s64 %rd1141, %rd101, %rd1126;
ld.shared.u8 %rs167, [%rd1141];
add.s64 %rd1142, %rd101, %rd1130;
ld.shared.u8 %rs168, [%rd1142];
st.shared.u8 [%rd1141], %rs168;
st.shared.u8 [%rd1142], %rs167;

BB26_220:
bar.sync 0;
ld.shared.u32 %r191, [%rd497];
ld.shared.u32 %r192, [%rd499];
setp.le.s32	%p175, %r192, %r191;
@%p175 bra BB26_222;

cvt.u64.u32	%rd1148, %r90;
add.s64 %rd1150, %rd101, %rd1148;
ld.shared.u8 %rs169, [%rd1150];
mov.u32 %r1446, 1;
setp.ne.s16	%p176, %rs169, 0;
@%p176 bra BB26_223;

BB26_222:
add.s32 %r1351, %r90, 32;
cvt.u64.u32	%rd1151, %r1351;
add.s64 %rd1153, %rd101, %rd1151;
ld.shared.u8 %rs170, [%rd1153];
setp.eq.s16	%p177, %rs170, 0;
selp.u32	%r1446, 1, 0, %p177;

BB26_223:
mov.u32 %r1399, %tid.x;
bfe.u32 %r1034, %r1399, 8, 1;
setp.ne.s32	%p178, %r1446, %r1034;
@%p178 bra BB26_225;

add.s32 %r1360, %r90, 32;
cvt.u64.u32	%rd1154, %r90;
st.shared.u32 [%rd499], %r191;
cvt.u64.u32	%rd1158, %r1360;
st.shared.u32 [%rd497], %r192;
mul.wide.u32 %rd1161, %r90, 8;
add.s64 %rd1163, %rd100, %rd1161;
ld.shared.u64 %rd1164, [%rd1163];
mul.wide.u32 %rd1165, %r1360, 8;
add.s64 %rd1166, %rd100, %rd1165;
ld.shared.u64 %rd1167, [%rd1166];
st.shared.u64 [%rd1163], %rd1167;
st.shared.u64 [%rd1166], %rd1164;
add.s64 %rd1169, %rd101, %rd1154;
ld.shared.u8 %rs171, [%rd1169];
add.s64 %rd1170, %rd101, %rd1158;
ld.shared.u8 %rs172, [%rd1170];
st.shared.u8 [%rd1169], %rs172;
st.shared.u8 [%rd1170], %rs171;

BB26_225:
bar.sync 0;
ld.shared.u32 %r195, [%rd365];
ld.shared.u32 %r196, [%rd367];
setp.le.s32	%p179, %r196, %r195;
@%p179 bra BB26_227;

cvt.u64.u32	%rd1176, %r68;
add.s64 %rd1178, %rd101, %rd1176;
ld.shared.u8 %rs173, [%rd1178];
mov.u32 %r1447, 1;
setp.ne.s16	%p180, %rs173, 0;
@%p180 bra BB26_228;

BB26_227:
add.s32 %r1352, %r68, 16;
cvt.u64.u32	%rd1179, %r1352;
add.s64 %rd1181, %rd101, %rd1179;
ld.shared.u8 %rs174, [%rd1181];
setp.eq.s16	%p181, %rs174, 0;
selp.u32	%r1447, 1, 0, %p181;

BB26_228:
mov.u32 %r1394, %tid.x;
bfe.u32 %r1056, %r1394, 8, 1;
setp.ne.s32	%p182, %r1447, %r1056;
@%p182 bra BB26_230;

add.s32 %r1359, %r68, 16;
cvt.u64.u32	%rd1182, %r68;
st.shared.u32 [%rd367], %r195;
cvt.u64.u32	%rd1186, %r1359;
st.shared.u32 [%rd365], %r196;
mul.wide.u32 %rd1189, %r68, 8;
add.s64 %rd1191, %rd100, %rd1189;
ld.shared.u64 %rd1192, [%rd1191];
mul.wide.u32 %rd1193, %r1359, 8;
add.s64 %rd1194, %rd100, %rd1193;
ld.shared.u64 %rd1195, [%rd1194];
st.shared.u64 [%rd1191], %rd1195;
st.shared.u64 [%rd1194], %rd1192;
add.s64 %rd1197, %rd101, %rd1182;
ld.shared.u8 %rs175, [%rd1197];
add.s64 %rd1198, %rd101, %rd1186;
ld.shared.u8 %rs176, [%rd1198];
st.shared.u8 [%rd1197], %rs176;
st.shared.u8 [%rd1198], %rs175;

BB26_230:
bar.sync 0;
ld.shared.u32 %r199, [%rd261];
ld.shared.u32 %r200, [%rd263];
setp.le.s32	%p183, %r200, %r199;
@%p183 bra BB26_232;

cvt.u64.u32	%rd1204, %r50;
add.s64 %rd1206, %rd101, %rd1204;
ld.shared.u8 %rs177, [%rd1206];
mov.u32 %r1448, 1;
setp.ne.s16	%p184, %rs177, 0;
@%p184 bra BB26_233;

BB26_232:
add.s32 %r1353, %r50, 8;
cvt.u64.u32	%rd1207, %r1353;
add.s64 %rd1209, %rd101, %rd1207;
ld.shared.u8 %rs178, [%rd1209];
setp.eq.s16	%p185, %rs178, 0;
selp.u32	%r1448, 1, 0, %p185;

BB26_233:
mov.u32 %r1395, %tid.x;
bfe.u32 %r1078, %r1395, 8, 1;
setp.ne.s32	%p186, %r1448, %r1078;
@%p186 bra BB26_235;

add.s32 %r1358, %r50, 8;
cvt.u64.u32	%rd1210, %r50;
st.shared.u32 [%rd263], %r199;
cvt.u64.u32	%rd1214, %r1358;
st.shared.u32 [%rd261], %r200;
mul.wide.u32 %rd1217, %r50, 8;
add.s64 %rd1219, %rd100, %rd1217;
ld.shared.u64 %rd1220, [%rd1219];
mul.wide.u32 %rd1221, %r1358, 8;
add.s64 %rd1222, %rd100, %rd1221;
ld.shared.u64 %rd1223, [%rd1222];
st.shared.u64 [%rd1219], %rd1223;
st.shared.u64 [%rd1222], %rd1220;
add.s64 %rd1225, %rd101, %rd1210;
ld.shared.u8 %rs179, [%rd1225];
add.s64 %rd1226, %rd101, %rd1214;
ld.shared.u8 %rs180, [%rd1226];
st.shared.u8 [%rd1225], %rs180;
st.shared.u8 [%rd1226], %rs179;

BB26_235:
bar.sync 0;
ld.shared.u32 %r203, [%rd185];
ld.shared.u32 %r204, [%rd187];
setp.le.s32	%p187, %r204, %r203;
@%p187 bra BB26_237;

cvt.u64.u32	%rd1232, %r36;
add.s64 %rd1234, %rd101, %rd1232;
ld.shared.u8 %rs181, [%rd1234];
mov.u32 %r1449, 1;
setp.ne.s16	%p188, %rs181, 0;
@%p188 bra BB26_238;

BB26_237:
add.s32 %r1354, %r36, 4;
cvt.u64.u32	%rd1235, %r1354;
add.s64 %rd1237, %rd101, %rd1235;
ld.shared.u8 %rs182, [%rd1237];
setp.eq.s16	%p189, %rs182, 0;
selp.u32	%r1449, 1, 0, %p189;

BB26_238:
mov.u32 %r1396, %tid.x;
bfe.u32 %r1100, %r1396, 8, 1;
setp.ne.s32	%p190, %r1449, %r1100;
@%p190 bra BB26_240;

add.s32 %r1357, %r36, 4;
cvt.u64.u32	%rd1238, %r36;
st.shared.u32 [%rd187], %r203;
cvt.u64.u32	%rd1242, %r1357;
st.shared.u32 [%rd185], %r204;
mul.wide.u32 %rd1245, %r36, 8;
add.s64 %rd1247, %rd100, %rd1245;
ld.shared.u64 %rd1248, [%rd1247];
mul.wide.u32 %rd1249, %r1357, 8;
add.s64 %rd1250, %rd100, %rd1249;
ld.shared.u64 %rd1251, [%rd1250];
st.shared.u64 [%rd1247], %rd1251;
st.shared.u64 [%rd1250], %rd1248;
add.s64 %rd1253, %rd101, %rd1238;
ld.shared.u8 %rs183, [%rd1253];
add.s64 %rd1254, %rd101, %rd1242;
ld.shared.u8 %rs184, [%rd1254];
st.shared.u8 [%rd1253], %rs184;
st.shared.u8 [%rd1254], %rs183;

BB26_240:
bar.sync 0;
ld.shared.u32 %r207, [%rd137];
ld.shared.u32 %r208, [%rd139];
setp.le.s32	%p191, %r208, %r207;
@%p191 bra BB26_242;

cvt.u64.u32	%rd1260, %r26;
add.s64 %rd1262, %rd101, %rd1260;
ld.shared.u8 %rs185, [%rd1262];
mov.u32 %r1450, 1;
setp.ne.s16	%p192, %rs185, 0;
@%p192 bra BB26_243;

BB26_242:
add.s32 %r1355, %r26, 2;
cvt.u64.u32	%rd1263, %r1355;
add.s64 %rd1265, %rd101, %rd1263;
ld.shared.u8 %rs186, [%rd1265];
setp.eq.s16	%p193, %rs186, 0;
selp.u32	%r1450, 1, 0, %p193;

BB26_243:
mov.u32 %r1364, %tid.x;
bfe.u32 %r1122, %r1364, 8, 1;
setp.ne.s32	%p194, %r1450, %r1122;
@%p194 bra BB26_245;

add.s32 %r1356, %r26, 2;
cvt.u64.u32	%rd1266, %r26;
st.shared.u32 [%rd139], %r207;
cvt.u64.u32	%rd1270, %r1356;
st.shared.u32 [%rd137], %r208;
mul.wide.u32 %rd1273, %r26, 8;
add.s64 %rd1275, %rd100, %rd1273;
ld.shared.u64 %rd1276, [%rd1275];
mul.wide.u32 %rd1277, %r1356, 8;
add.s64 %rd1278, %rd100, %rd1277;
ld.shared.u64 %rd1279, [%rd1278];
st.shared.u64 [%rd1275], %rd1279;
st.shared.u64 [%rd1278], %rd1276;
add.s64 %rd1281, %rd101, %rd1266;
ld.shared.u8 %rs187, [%rd1281];
add.s64 %rd1282, %rd101, %rd1270;
ld.shared.u8 %rs188, [%rd1282];
st.shared.u8 [%rd1281], %rs188;
st.shared.u8 [%rd1282], %rs187;

BB26_245:
bar.sync 0;
ld.shared.u32 %r211, [%rd117+4];
ld.shared.u32 %r212, [%rd117];
setp.le.s32	%p195, %r212, %r211;
@%p195 bra BB26_247;

cvt.u64.u32	%rd1286, %r257;
add.s64 %rd1288, %rd101, %rd1286;
ld.shared.u8 %rs189, [%rd1288];
mov.u32 %r1451, 1;
setp.ne.s16	%p196, %rs189, 0;
@%p196 bra BB26_248;

BB26_247:
cvt.u64.u32	%rd1289, %r257;
add.s64 %rd1291, %rd101, %rd1289;
ld.shared.u8 %rs190, [%rd1291+1];
setp.eq.s16	%p197, %rs190, 0;
selp.u32	%r1451, 1, 0, %p197;

BB26_248:
mov.u32 %r1365, %tid.x;
bfe.u32 %r1136, %r1365, 8, 1;
setp.ne.s32	%p198, %r1451, %r1136;
@%p198 bra BB26_250;

cvt.u64.u32	%rd1292, %r257;
st.shared.u32 [%rd117], %r211;
st.shared.u32 [%rd117+4], %r212;
mul.wide.u32 %rd1296, %r257, 8;
add.s64 %rd1298, %rd100, %rd1296;
ld.shared.u64 %rd1299, [%rd1298];
ld.shared.u64 %rd1300, [%rd1298+8];
st.shared.u64 [%rd1298], %rd1300;
st.shared.u64 [%rd1298+8], %rd1299;
add.s64 %rd1302, %rd101, %rd1292;
ld.shared.u8 %rs191, [%rd1302];
ld.shared.u8 %rs192, [%rd1302+1];
st.shared.u8 [%rd1302], %rs192;
st.shared.u8 [%rd1302+1], %rs191;

BB26_250:
bar.sync 0;
mov.u32 %r1366, %tid.x;
mov.u64 %rd1629, _Z20bitonicSortKVInPlaceIilLin1ELin1E6GTCompIiEmLi1024EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3_$__cuda_local_var_181271_29_non_const_sharedKeys;
and.b32 %r1139, %r1366, 511;
sub.s32 %r1140, %r257, %r1139;
add.s32 %r1141, %r1140, 512;
mul.wide.u32 %rd1303, %r1141, 4;
add.s64 %rd1305, %rd1629, %rd1303;
mul.wide.u32 %rd1306, %r1140, 4;
add.s64 %rd1307, %rd1629, %rd1306;
ld.shared.u32 %r217, [%rd1305];
ld.shared.u32 %r218, [%rd1307];
setp.le.s32	%p199, %r218, %r217;
@%p199 bra BB26_252;

cvt.u64.u32	%rd1308, %r1140;
add.s64 %rd1310, %rd101, %rd1308;
ld.shared.u8 %rs193, [%rd1310];
setp.ne.s16	%p200, %rs193, 0;
@%p200 bra BB26_254;

BB26_252:
add.s32 %r1367, %r1140, 512;
cvt.u64.u32	%rd1311, %r1367;
add.s64 %rd1313, %rd101, %rd1311;
ld.shared.u8 %rs1, [%rd1313];
setp.eq.s16	%p201, %rs1, 0;
@%p201 bra BB26_254;

mul.wide.u32 %rd1632, %r1141, 4;
mov.u64 %rd1631, _Z20bitonicSortKVInPlaceIilLin1ELin1E6GTCompIiEmLi1024EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3_$__cuda_local_var_181271_29_non_const_sharedKeys;
add.s64 %rd1630, %rd1631, %rd1632;
mul.wide.u32 %rd1619, %r1140, 4;
mov.u64 %rd1618, _Z20bitonicSortKVInPlaceIilLin1ELin1E6GTCompIiEmLi1024EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3_$__cuda_local_var_181271_29_non_const_sharedKeys;
add.s64 %rd1617, %rd1618, %rd1619;
add.s32 %r1324, %r1140, 512;
cvt.u64.u32	%rd1314, %r1140;
st.shared.u32 [%rd1617], %r217;
st.shared.u32 [%rd1630], %r218;
mul.wide.u32 %rd1321, %r1140, 8;
add.s64 %rd1323, %rd100, %rd1321;
ld.shared.u64 %rd1324, [%rd1323];
mul.wide.u32 %rd1325, %r1324, 8;
add.s64 %rd1326, %rd100, %rd1325;
ld.shared.u64 %rd1327, [%rd1326];
st.shared.u64 [%rd1323], %rd1327;
st.shared.u64 [%rd1326], %rd1324;
add.s64 %rd1329, %rd101, %rd1314;
ld.shared.u8 %rs194, [%rd1329];
st.shared.u8 [%rd1329], %rs1;
st.shared.u8 [%rd1313], %rs194;

BB26_254:
bar.sync 0;
mul.wide.u32 %rd1643, %r180, 4;
mov.u64 %rd1642, _Z20bitonicSortKVInPlaceIilLin1ELin1E6GTCompIiEmLi1024EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3_$__cuda_local_var_181271_29_non_const_sharedKeys;
add.s64 %rd1641, %rd1642, %rd1643;
ld.shared.u32 %r219, [%rd1061];
ld.shared.u32 %r220, [%rd1641];
setp.le.s32	%p202, %r220, %r219;
@%p202 bra BB26_256;

cvt.u64.u32	%rd1336, %r180;
add.s64 %rd1338, %rd101, %rd1336;
ld.shared.u8 %rs195, [%rd1338];
setp.ne.s16	%p203, %rs195, 0;
@%p203 bra BB26_258;

BB26_256:
add.s32 %r1325, %r180, 256;
cvt.u64.u32	%rd1339, %r1325;
add.s64 %rd1341, %rd101, %rd1339;
ld.shared.u8 %rs2, [%rd1341];
setp.eq.s16	%p204, %rs2, 0;
@%p204 bra BB26_258;

mul.wide.u32 %rd1635, %r180, 4;
mov.u64 %rd1634, _Z20bitonicSortKVInPlaceIilLin1ELin1E6GTCompIiEmLi1024EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3_$__cuda_local_var_181271_29_non_const_sharedKeys;
add.s64 %rd1633, %rd1634, %rd1635;
add.s32 %r1326, %r180, 256;
cvt.u64.u32	%rd1342, %r180;
st.shared.u32 [%rd1633], %r219;
st.shared.u32 [%rd1061], %r220;
mul.wide.u32 %rd1349, %r180, 8;
add.s64 %rd1351, %rd100, %rd1349;
ld.shared.u64 %rd1352, [%rd1351];
mul.wide.u32 %rd1353, %r1326, 8;
add.s64 %rd1354, %rd100, %rd1353;
ld.shared.u64 %rd1355, [%rd1354];
st.shared.u64 [%rd1351], %rd1355;
st.shared.u64 [%rd1354], %rd1352;
add.s64 %rd1357, %rd101, %rd1342;
ld.shared.u8 %rs196, [%rd1357];
st.shared.u8 [%rd1357], %rs2;
st.shared.u8 [%rd1341], %rs196;

BB26_258:
bar.sync 0;
mul.wide.u32 %rd1646, %r146, 4;
mov.u64 %rd1645, _Z20bitonicSortKVInPlaceIilLin1ELin1E6GTCompIiEmLi1024EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3_$__cuda_local_var_181271_29_non_const_sharedKeys;
add.s64 %rd1644, %rd1645, %rd1646;
ld.shared.u32 %r221, [%rd845];
ld.shared.u32 %r222, [%rd1644];
setp.le.s32	%p205, %r222, %r221;
@%p205 bra BB26_260;

cvt.u64.u32	%rd1364, %r146;
add.s64 %rd1366, %rd101, %rd1364;
ld.shared.u8 %rs197, [%rd1366];
setp.ne.s16	%p206, %rs197, 0;
@%p206 bra BB26_262;

BB26_260:
add.s32 %r1327, %r146, 128;
cvt.u64.u32	%rd1367, %r1327;
add.s64 %rd1369, %rd101, %rd1367;
ld.shared.u8 %rs3, [%rd1369];
setp.eq.s16	%p207, %rs3, 0;
@%p207 bra BB26_262;

mul.wide.u32 %rd1638, %r146, 4;
mov.u64 %rd1637, _Z20bitonicSortKVInPlaceIilLin1ELin1E6GTCompIiEmLi1024EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3_$__cuda_local_var_181271_29_non_const_sharedKeys;
add.s64 %rd1636, %rd1637, %rd1638;
add.s32 %r1328, %r146, 128;
cvt.u64.u32	%rd1370, %r146;
st.shared.u32 [%rd1636], %r221;
st.shared.u32 [%rd845], %r222;
mul.wide.u32 %rd1377, %r146, 8;
add.s64 %rd1379, %rd100, %rd1377;
ld.shared.u64 %rd1380, [%rd1379];
mul.wide.u32 %rd1381, %r1328, 8;
add.s64 %rd1382, %rd100, %rd1381;
ld.shared.u64 %rd1383, [%rd1382];
st.shared.u64 [%rd1379], %rd1383;
st.shared.u64 [%rd1382], %rd1380;
add.s64 %rd1385, %rd101, %rd1370;
ld.shared.u8 %rs198, [%rd1385];
st.shared.u8 [%rd1385], %rs3;
st.shared.u8 [%rd1369], %rs198;

BB26_262:
bar.sync 0;
ld.shared.u32 %r223, [%rd657];
ld.shared.u32 %r224, [%rd659];
setp.le.s32	%p208, %r224, %r223;
@%p208 bra BB26_264;

cvt.u64.u32	%rd1392, %r116;
add.s64 %rd1394, %rd101, %rd1392;
ld.shared.u8 %rs199, [%rd1394];
setp.ne.s16	%p209, %rs199, 0;
@%p209 bra BB26_266;

BB26_264:
add.s32 %r1329, %r116, 64;
cvt.u64.u32	%rd1395, %r1329;
add.s64 %rd1397, %rd101, %rd1395;
ld.shared.u8 %rs4, [%rd1397];
setp.eq.s16	%p210, %rs4, 0;
@%p210 bra BB26_266;

add.s32 %r1330, %r116, 64;
cvt.u64.u32	%rd1398, %r116;
st.shared.u32 [%rd659], %r223;
st.shared.u32 [%rd657], %r224;
mul.wide.u32 %rd1405, %r116, 8;
add.s64 %rd1407, %rd100, %rd1405;
ld.shared.u64 %rd1408, [%rd1407];
mul.wide.u32 %rd1409, %r1330, 8;
add.s64 %rd1410, %rd100, %rd1409;
ld.shared.u64 %rd1411, [%rd1410];
st.shared.u64 [%rd1407], %rd1411;
st.shared.u64 [%rd1410], %rd1408;
add.s64 %rd1413, %rd101, %rd1398;
ld.shared.u8 %rs200, [%rd1413];
st.shared.u8 [%rd1413], %rs4;
st.shared.u8 [%rd1397], %rs200;

BB26_266:
bar.sync 0;
ld.shared.u32 %r225, [%rd497];
ld.shared.u32 %r226, [%rd499];
setp.le.s32	%p211, %r226, %r225;
@%p211 bra BB26_268;

cvt.u64.u32	%rd1420, %r90;
add.s64 %rd1422, %rd101, %rd1420;
ld.shared.u8 %rs201, [%rd1422];
setp.ne.s16	%p212, %rs201, 0;
@%p212 bra BB26_270;

BB26_268:
add.s32 %r1331, %r90, 32;
cvt.u64.u32	%rd1423, %r1331;
add.s64 %rd1425, %rd101, %rd1423;
ld.shared.u8 %rs5, [%rd1425];
setp.eq.s16	%p213, %rs5, 0;
@%p213 bra BB26_270;

add.s32 %r1332, %r90, 32;
cvt.u64.u32	%rd1426, %r90;
st.shared.u32 [%rd499], %r225;
st.shared.u32 [%rd497], %r226;
mul.wide.u32 %rd1433, %r90, 8;
add.s64 %rd1435, %rd100, %rd1433;
ld.shared.u64 %rd1436, [%rd1435];
mul.wide.u32 %rd1437, %r1332, 8;
add.s64 %rd1438, %rd100, %rd1437;
ld.shared.u64 %rd1439, [%rd1438];
st.shared.u64 [%rd1435], %rd1439;
st.shared.u64 [%rd1438], %rd1436;
add.s64 %rd1441, %rd101, %rd1426;
ld.shared.u8 %rs202, [%rd1441];
st.shared.u8 [%rd1441], %rs5;
st.shared.u8 [%rd1425], %rs202;

BB26_270:
bar.sync 0;
ld.shared.u32 %r227, [%rd365];
ld.shared.u32 %r228, [%rd367];
setp.le.s32	%p214, %r228, %r227;
@%p214 bra BB26_272;

cvt.u64.u32	%rd1448, %r68;
add.s64 %rd1450, %rd101, %rd1448;
ld.shared.u8 %rs203, [%rd1450];
setp.ne.s16	%p215, %rs203, 0;
@%p215 bra BB26_274;

BB26_272:
add.s32 %r1333, %r68, 16;
cvt.u64.u32	%rd1451, %r1333;
add.s64 %rd1453, %rd101, %rd1451;
ld.shared.u8 %rs6, [%rd1453];
setp.eq.s16	%p216, %rs6, 0;
@%p216 bra BB26_274;

add.s32 %r1334, %r68, 16;
cvt.u64.u32	%rd1454, %r68;
st.shared.u32 [%rd367], %r227;
st.shared.u32 [%rd365], %r228;
mul.wide.u32 %rd1461, %r68, 8;
add.s64 %rd1463, %rd100, %rd1461;
ld.shared.u64 %rd1464, [%rd1463];
mul.wide.u32 %rd1465, %r1334, 8;
add.s64 %rd1466, %rd100, %rd1465;
ld.shared.u64 %rd1467, [%rd1466];
st.shared.u64 [%rd1463], %rd1467;
st.shared.u64 [%rd1466], %rd1464;
add.s64 %rd1469, %rd101, %rd1454;
ld.shared.u8 %rs204, [%rd1469];
st.shared.u8 [%rd1469], %rs6;
st.shared.u8 [%rd1453], %rs204;

BB26_274:
bar.sync 0;
ld.shared.u32 %r229, [%rd261];
ld.shared.u32 %r230, [%rd263];
setp.le.s32	%p217, %r230, %r229;
@%p217 bra BB26_276;

cvt.u64.u32	%rd1476, %r50;
add.s64 %rd1478, %rd101, %rd1476;
ld.shared.u8 %rs205, [%rd1478];
setp.ne.s16	%p218, %rs205, 0;
@%p218 bra BB26_278;

BB26_276:
add.s32 %r1335, %r50, 8;
cvt.u64.u32	%rd1479, %r1335;
add.s64 %rd1481, %rd101, %rd1479;
ld.shared.u8 %rs7, [%rd1481];
setp.eq.s16	%p219, %rs7, 0;
@%p219 bra BB26_278;

add.s32 %r1336, %r50, 8;
cvt.u64.u32	%rd1482, %r50;
st.shared.u32 [%rd263], %r229;
st.shared.u32 [%rd261], %r230;
mul.wide.u32 %rd1489, %r50, 8;
add.s64 %rd1491, %rd100, %rd1489;
ld.shared.u64 %rd1492, [%rd1491];
mul.wide.u32 %rd1493, %r1336, 8;
add.s64 %rd1494, %rd100, %rd1493;
ld.shared.u64 %rd1495, [%rd1494];
st.shared.u64 [%rd1491], %rd1495;
st.shared.u64 [%rd1494], %rd1492;
add.s64 %rd1497, %rd101, %rd1482;
ld.shared.u8 %rs206, [%rd1497];
st.shared.u8 [%rd1497], %rs7;
st.shared.u8 [%rd1481], %rs206;

BB26_278:
bar.sync 0;
ld.shared.u32 %r231, [%rd185];
ld.shared.u32 %r232, [%rd187];
setp.le.s32	%p220, %r232, %r231;
@%p220 bra BB26_280;

cvt.u64.u32	%rd1504, %r36;
add.s64 %rd1506, %rd101, %rd1504;
ld.shared.u8 %rs207, [%rd1506];
setp.ne.s16	%p221, %rs207, 0;
@%p221 bra BB26_282;

BB26_280:
add.s32 %r1337, %r36, 4;
cvt.u64.u32	%rd1507, %r1337;
add.s64 %rd1509, %rd101, %rd1507;
ld.shared.u8 %rs8, [%rd1509];
setp.eq.s16	%p222, %rs8, 0;
@%p222 bra BB26_282;

add.s32 %r1338, %r36, 4;
cvt.u64.u32	%rd1510, %r36;
st.shared.u32 [%rd187], %r231;
st.shared.u32 [%rd185], %r232;
mul.wide.u32 %rd1517, %r36, 8;
add.s64 %rd1519, %rd100, %rd1517;
ld.shared.u64 %rd1520, [%rd1519];
mul.wide.u32 %rd1521, %r1338, 8;
add.s64 %rd1522, %rd100, %rd1521;
ld.shared.u64 %rd1523, [%rd1522];
st.shared.u64 [%rd1519], %rd1523;
st.shared.u64 [%rd1522], %rd1520;
add.s64 %rd1525, %rd101, %rd1510;
ld.shared.u8 %rs208, [%rd1525];
st.shared.u8 [%rd1525], %rs8;
st.shared.u8 [%rd1509], %rs208;

BB26_282:
bar.sync 0;
ld.shared.u32 %r233, [%rd137];
ld.shared.u32 %r234, [%rd139];
setp.le.s32	%p223, %r234, %r233;
@%p223 bra BB26_284;

cvt.u64.u32	%rd1532, %r26;
add.s64 %rd1534, %rd101, %rd1532;
ld.shared.u8 %rs209, [%rd1534];
setp.ne.s16	%p224, %rs209, 0;
@%p224 bra BB26_286;

BB26_284:
add.s32 %r1339, %r26, 2;
cvt.u64.u32	%rd1535, %r1339;
add.s64 %rd1537, %rd101, %rd1535;
ld.shared.u8 %rs9, [%rd1537];
setp.eq.s16	%p225, %rs9, 0;
@%p225 bra BB26_286;

add.s32 %r1340, %r26, 2;
cvt.u64.u32	%rd1538, %r26;
st.shared.u32 [%rd139], %r233;
st.shared.u32 [%rd137], %r234;
mul.wide.u32 %rd1545, %r26, 8;
add.s64 %rd1547, %rd100, %rd1545;
ld.shared.u64 %rd1548, [%rd1547];
mul.wide.u32 %rd1549, %r1340, 8;
add.s64 %rd1550, %rd100, %rd1549;
ld.shared.u64 %rd1551, [%rd1550];
st.shared.u64 [%rd1547], %rd1551;
st.shared.u64 [%rd1550], %rd1548;
add.s64 %rd1553, %rd101, %rd1538;
ld.shared.u8 %rs210, [%rd1553];
st.shared.u8 [%rd1553], %rs9;
st.shared.u8 [%rd1537], %rs210;

BB26_286:
bar.sync 0;
ld.shared.u32 %r235, [%rd117+4];
ld.shared.u32 %r236, [%rd117];
setp.le.s32	%p226, %r236, %r235;
@%p226 bra BB26_288;

cvt.u64.u32	%rd1558, %r257;
add.s64 %rd1560, %rd101, %rd1558;
ld.shared.u8 %rs211, [%rd1560];
setp.ne.s16	%p227, %rs211, 0;
@%p227 bra BB26_290;

BB26_288:
cvt.u64.u32	%rd1561, %r257;
add.s64 %rd1563, %rd101, %rd1561;
ld.shared.u8 %rs10, [%rd1563+1];
setp.eq.s16	%p228, %rs10, 0;
@%p228 bra BB26_290;

st.shared.u32 [%rd117], %r235;
st.shared.u32 [%rd117+4], %r236;
mul.wide.u32 %rd1568, %r257, 8;
add.s64 %rd1570, %rd100, %rd1568;
ld.shared.u64 %rd1571, [%rd1570];
ld.shared.u64 %rd1572, [%rd1570+8];
st.shared.u64 [%rd1570], %rd1572;
st.shared.u64 [%rd1570+8], %rd1571;
ld.shared.u8 %rs212, [%rd1563];
st.shared.u8 [%rd1563], %rs10;
st.shared.u8 [%rd1563+1], %rs212;

BB26_290:
mov.u32 %r1341, %tid.x;
ld.param.u64 %rd1621, [_Z20bitonicSortKVInPlaceIilLin1ELin1E6GTCompIiEmLi1024EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_2];
cvt.s64.s32	%rd1620, %r1341;
setp.lt.u64	%p230, %rd1620, %rd1621;
bar.sync 0;
@!%p230 bra BB26_292;
bra.uni BB26_291;

BB26_291:
mov.u64 %rd1627, _Z20bitonicSortKVInPlaceIilLin1ELin1E6GTCompIiEmLi1024EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3_$__cuda_local_var_181271_29_non_const_sharedKeys;
mov.u32 %r1347, %tid.x;
mov.u32 %r1346, %tid.x;
cvt.s64.s32	%rd1626, %r1346;
mul.wide.s32 %rd1577, %r1346, 4;
add.s64 %rd1579, %rd1627, %rd1577;
ld.shared.u32 %r1318, [%rd1579];
ld.local.u64 %rd1580, [%rd2];
cvta.to.global.u64 %rd1581, %rd1580;
mul.lo.s64 %rd1582, %rd1626, %rd54;
add.s64 %rd1583, %rd1582, %rd25;
shl.b64 %rd1584, %rd1583, 2;
add.s64 %rd1585, %rd1581, %rd1584;
st.global.u32 [%rd1585], %r1318;
mul.wide.s32 %rd1586, %r1346, 8;
add.s64 %rd1588, %rd100, %rd1586;
ld.shared.u64 %rd1589, [%rd1588];
ld.local.u64 %rd1590, [%rd3];
cvta.to.global.u64 %rd1591, %rd1590;
mul.lo.s64 %rd1592, %rd1626, %rd55;
add.s64 %rd1593, %rd1592, %rd42;
shl.b64 %rd1594, %rd1593, 3;
add.s64 %rd1595, %rd1591, %rd1594;
st.global.u64 [%rd1595], %rd1589;

BB26_292:
mov.u32 %r1343, %tid.x;
add.s32 %r1342, %r1343, 512;
ld.param.u64 %rd1623, [_Z20bitonicSortKVInPlaceIilLin1ELin1E6GTCompIiEmLi1024EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_2];
cvt.s64.s32	%rd1622, %r1342;
setp.ge.u64	%p231, %rd1622, %rd1623;
@%p231 bra BB26_294;

mov.u32 %r1345, %tid.x;
mov.u64 %rd1625, _Z20bitonicSortKVInPlaceIilLin1ELin1E6GTCompIiEmLi1024EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3_$__cuda_local_var_181271_29_non_const_sharedKeys;
add.s32 %r1344, %r1345, 512;
cvt.s64.s32	%rd1624, %r1344;
mul.wide.s32 %rd1597, %r1345, 4;
add.s64 %rd1599, %rd1625, %rd1597;
ld.shared.u32 %r1322, [%rd1599+2048];
ld.local.u64 %rd1600, [%rd2];
cvta.to.global.u64 %rd1601, %rd1600;
mul.lo.s64 %rd1603, %rd1624, %rd54;
add.s64 %rd1604, %rd1603, %rd25;
shl.b64 %rd1605, %rd1604, 2;
add.s64 %rd1606, %rd1601, %rd1605;
st.global.u32 [%rd1606], %r1322;
mul.wide.s32 %rd1607, %r1345, 8;
add.s64 %rd1609, %rd100, %rd1607;
ld.shared.u64 %rd1610, [%rd1609+4096];
ld.local.u64 %rd1611, [%rd3];
cvta.to.global.u64 %rd1612, %rd1611;
mul.lo.s64 %rd1613, %rd1624, %rd55;
add.s64 %rd1614, %rd1613, %rd42;
shl.b64 %rd1615, %rd1614, 3;
add.s64 %rd1616, %rd1612, %rd1615;
st.global.u64 [%rd1616], %rd1610;

BB26_294:
ret;
}


.visible .entry _Z20bitonicSortKVInPlaceIilLin1ELin1E6LTCompIiEmLi1024EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3_(
.param .align 8 .b8 _Z20bitonicSortKVInPlaceIilLin1ELin1E6LTCompIiEmLi1024EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_0[416],
.param .u64 _Z20bitonicSortKVInPlaceIilLin1ELin1E6LTCompIiEmLi1024EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_1,
.param .u64 _Z20bitonicSortKVInPlaceIilLin1ELin1E6LTCompIiEmLi1024EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_2,
.param .u64 _Z20bitonicSortKVInPlaceIilLin1ELin1E6LTCompIiEmLi1024EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_3,
.param .align 8 .b8 _Z20bitonicSortKVInPlaceIilLin1ELin1E6LTCompIiEmLi1024EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_4[416],
.param .u64 _Z20bitonicSortKVInPlaceIilLin1ELin1E6LTCompIiEmLi1024EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_5,
.param .align 1 .b8 _Z20bitonicSortKVInPlaceIilLin1ELin1E6LTCompIiEmLi1024EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_6[1]
)
.maxntid 1024, 1, 1
{
.local .align 8 .b8 __local_depot27[832];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<232>;
.reg .b16 %rs<213>;
.reg .b32 %r<1452>;
.reg .b64 %rd<1686>;

	.shared .align 4 .b8 _Z20bitonicSortKVInPlaceIilLin1ELin1E6LTCompIiEmLi1024EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3_$__cuda_local_var_181271_29_non_const_sharedKeys[4096];

	.shared .align 8 .b8 _Z20bitonicSortKVInPlaceIilLin1ELin1E6LTCompIiEmLi1024EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3_$__cuda_local_var_181272_29_non_const_sharedValues[8192];

	.shared .align 1 .b8 _Z20bitonicSortKVInPlaceIilLin1ELin1E6LTCompIiEmLi1024EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3_$__cuda_local_var_181273_32_non_const_sharedValid[1024];

mov.u64 %rd1685, __local_depot27;
cvta.local.u64 %SP, %rd1685;
ld.param.u64 %rd52, [_Z20bitonicSortKVInPlaceIilLin1ELin1E6LTCompIiEmLi1024EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_1];
ld.param.u64 %rd53, [_Z20bitonicSortKVInPlaceIilLin1ELin1E6LTCompIiEmLi1024EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_2];
ld.param.u64 %rd54, [_Z20bitonicSortKVInPlaceIilLin1ELin1E6LTCompIiEmLi1024EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_3];
ld.param.u64 %rd55, [_Z20bitonicSortKVInPlaceIilLin1ELin1E6LTCompIiEmLi1024EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_5];
mov.u64 %rd4, _Z20bitonicSortKVInPlaceIilLin1ELin1E6LTCompIiEmLi1024EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_0;
mov.u64 %rd1, _Z20bitonicSortKVInPlaceIilLin1ELin1E6LTCompIiEmLi1024EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_4;
add.u64 %rd56, %SP, 0;
cvta.to.local.u64 %rd2, %rd56;
add.u64 %rd57, %SP, 416;
cvta.to.local.u64 %rd3, %rd57;
mov.u32 %r1401, 0;
mov.pred %p4, 0;
@%p4 bra BB27_2;

BB27_1:
mul.wide.s32 %rd58, %r1401, 8;
add.s64 %rd59, %rd4, %rd58;
ld.param.u64 %rd60, [%rd59];
add.s64 %rd61, %rd2, %rd58;
st.local.u64 [%rd61], %rd60;
add.s32 %r1401, %r1401, 1;
setp.lt.u32	%p5, %r1401, 52;
@%p5 bra BB27_1;

BB27_2:
mov.u32 %r1402, 0;
@%p4 bra BB27_4;

BB27_3:
mul.wide.s32 %rd62, %r1402, 8;
add.s64 %rd63, %rd1, %rd62;
ld.param.u64 %rd64, [%rd63];
add.s64 %rd65, %rd3, %rd62;
st.local.u64 [%rd65], %rd64;
add.s32 %r1402, %r1402, 1;
setp.lt.u32	%p7, %r1402, 52;
@%p7 bra BB27_3;

BB27_4:
mov.u32 %r239, %nctaid.y;
mov.u32 %r240, %ctaid.z;
mov.u32 %r241, %ctaid.y;
mad.lo.s32 %r242, %r239, %r240, %r241;
mov.u32 %r243, %nctaid.x;
mov.u32 %r244, %ctaid.x;
mad.lo.s32 %r245, %r242, %r243, %r244;
cvt.u64.u32	%rd8, %r245;
setp.ge.u64	%p8, %rd8, %rd52;
@%p8 bra BB27_294;

ld.local.u32 %r5, [%rd2+408];
add.s32 %r1403, %r5, -1;
mov.u64 %rd66, 0;
setp.lt.s32	%p9, %r1403, 1;
mov.u64 %rd1673, %rd8;
mov.u64 %rd1681, %rd66;
@%p9 bra BB27_11;

mul.wide.s32 %rd68, %r5, 8;
add.s64 %rd1659, %rd2, %rd68;
mov.u64 %rd1682, 0;
mov.u64 %rd1674, %rd8;

BB27_7:
ld.local.u64 %rd14, [%rd1659];
or.b64 %rd69, %rd1674, %rd14;
and.b64 %rd70, %rd69, -4294967296;
setp.eq.s64	%p10, %rd70, 0;
@%p10 bra BB27_9;
bra.uni BB27_8;

BB27_9:
cvt.u32.u64	%r246, %rd14;
cvt.u32.u64	%r247, %rd1674;
div.u32 %r248, %r247, %r246;
rem.u32 %r249, %r247, %r246;
cvt.u64.u32	%rd1675, %r248;
cvt.u64.u32	%rd1660, %r249;
bra.uni BB27_10;

BB27_8:
div.u64 %rd1675, %rd1674, %rd14;
rem.u64 %rd1660, %rd1674, %rd14;

BB27_10:
mov.u64 %rd1674, %rd1675;
ld.local.u64 %rd71, [%rd1659+200];
mul.lo.s64 %rd72, %rd71, %rd1660;
add.s64 %rd1682, %rd72, %rd1682;
add.s64 %rd1659, %rd1659, -8;
add.s32 %r1403, %r1403, -1;
setp.gt.s32	%p11, %r1403, 0;
mov.u64 %rd1667, %rd1674;
mov.u64 %rd1673, %rd1667;
mov.u64 %rd1676, %rd1682;
mov.u64 %rd1681, %rd1676;
@%p11 bra BB27_7;

BB27_11:
mov.u64 %rd24, %rd1681;
mov.u64 %rd23, %rd1673;
ld.local.u64 %rd74, [%rd2+208];
mul.lo.s64 %rd75, %rd74, %rd23;
add.s64 %rd25, %rd75, %rd24;
ld.local.u32 %r9, [%rd3+408];
add.s32 %r1404, %r9, -1;
setp.lt.s32	%p12, %r1404, 1;
mov.u64 %rd1670, %rd8;
mov.u64 %rd1679, %rd66;
@%p12 bra BB27_17;

mul.wide.s32 %rd77, %r9, 8;
add.s64 %rd1661, %rd3, %rd77;
mov.u64 %rd1680, 0;
mov.u64 %rd1671, %rd8;

BB27_13:
ld.local.u64 %rd31, [%rd1661];
or.b64 %rd78, %rd1671, %rd31;
and.b64 %rd79, %rd78, -4294967296;
setp.eq.s64	%p13, %rd79, 0;
@%p13 bra BB27_15;
bra.uni BB27_14;

BB27_15:
cvt.u32.u64	%r250, %rd31;
cvt.u32.u64	%r251, %rd1671;
div.u32 %r252, %r251, %r250;
rem.u32 %r253, %r251, %r250;
cvt.u64.u32	%rd1672, %r252;
cvt.u64.u32	%rd1662, %r253;
bra.uni BB27_16;

BB27_14:
div.u64 %rd1672, %rd1671, %rd31;
rem.u64 %rd1662, %rd1671, %rd31;

BB27_16:
mov.u64 %rd1671, %rd1672;
ld.local.u64 %rd80, [%rd1661+200];
mul.lo.s64 %rd81, %rd80, %rd1662;
add.s64 %rd1680, %rd81, %rd1680;
add.s64 %rd1661, %rd1661, -8;
add.s32 %r1404, %r1404, -1;
setp.gt.s32	%p14, %r1404, 0;
mov.u64 %rd1670, %rd1671;
mov.u64 %rd1679, %rd1680;
@%p14 bra BB27_13;

BB27_17:
ld.local.u64 %rd82, [%rd3+208];
mul.lo.s64 %rd83, %rd82, %rd1670;
add.s64 %rd42, %rd83, %rd1679;
mov.u32 %r13, %tid.x;
cvt.s64.s32	%rd43, %r13;
setp.lt.u64	%p1, %rd43, %rd53;
mov.u32 %r1405, 0;
setp.ge.u64	%p15, %rd43, %rd53;
@%p15 bra BB27_19;

ld.local.u64 %rd84, [%rd2];
cvta.to.global.u64 %rd85, %rd84;
mul.lo.s64 %rd86, %rd43, %rd54;
add.s64 %rd87, %rd86, %rd25;
shl.b64 %rd88, %rd87, 2;
add.s64 %rd89, %rd85, %rd88;
ld.global.u32 %r1405, [%rd89];

BB27_19:
mov.u64 %rd1683, 0;
@%p15 bra BB27_21;

ld.local.u64 %rd91, [%rd3];
cvta.to.global.u64 %rd92, %rd91;
mul.lo.s64 %rd93, %rd43, %rd55;
add.s64 %rd94, %rd93, %rd42;
shl.b64 %rd95, %rd94, 3;
add.s64 %rd96, %rd92, %rd95;
ld.global.u64 %rd1683, [%rd96];

BB27_21:
add.s32 %r256, %r13, 512;
selp.u16	%rs11, 1, 0, %p1;
shl.b64 %rd97, %rd43, 2;
mov.u64 %rd98, _Z20bitonicSortKVInPlaceIilLin1ELin1E6LTCompIiEmLi1024EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3_$__cuda_local_var_181271_29_non_const_sharedKeys;
add.s64 %rd46, %rd98, %rd97;
st.shared.u32 [%rd46], %r1405;
shl.b64 %rd99, %rd43, 3;
mov.u64 %rd100, _Z20bitonicSortKVInPlaceIilLin1ELin1E6LTCompIiEmLi1024EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3_$__cuda_local_var_181272_29_non_const_sharedValues;
add.s64 %rd47, %rd100, %rd99;
st.shared.u64 [%rd47], %rd1683;
mov.u64 %rd101, _Z20bitonicSortKVInPlaceIilLin1ELin1E6LTCompIiEmLi1024EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3_$__cuda_local_var_181273_32_non_const_sharedValid;
add.s64 %rd48, %rd101, %rd43;
st.shared.u8 [%rd48], %rs11;
cvt.s64.s32	%rd49, %r256;
setp.lt.u64	%p2, %rd49, %rd53;
mov.u32 %r1406, 0;
setp.ge.u64	%p17, %rd49, %rd53;
@%p17 bra BB27_23;

ld.local.u64 %rd102, [%rd2];
cvta.to.global.u64 %rd103, %rd102;
mul.lo.s64 %rd104, %rd49, %rd54;
add.s64 %rd105, %rd104, %rd25;
shl.b64 %rd106, %rd105, 2;
add.s64 %rd107, %rd103, %rd106;
ld.global.u32 %r1406, [%rd107];

BB27_23:
mov.u64 %rd1684, 0;
@%p17 bra BB27_25;

ld.local.u64 %rd109, [%rd3];
cvta.to.global.u64 %rd110, %rd109;
mul.lo.s64 %rd111, %rd49, %rd55;
add.s64 %rd112, %rd111, %rd42;
shl.b64 %rd113, %rd112, 3;
add.s64 %rd114, %rd110, %rd113;
ld.global.u64 %rd1684, [%rd114];

BB27_25:
selp.u16	%rs12, 1, 0, %p2;
st.shared.u32 [%rd46+2048], %r1406;
st.shared.u64 [%rd47+4096], %rd1684;
st.shared.u8 [%rd48+512], %rs12;
bar.sync 0;
shl.b32 %r257, %r13, 1;
mul.wide.u32 %rd115, %r257, 4;
add.s64 %rd117, %rd98, %rd115;
ld.shared.u32 %r18, [%rd117+4];
ld.shared.u32 %r19, [%rd117];
setp.ge.s32	%p19, %r19, %r18;
@%p19 bra BB27_27;

cvt.u64.u32	%rd118, %r257;
add.s64 %rd120, %rd101, %rd118;
ld.shared.u8 %rs13, [%rd120];
mov.u32 %r1407, 1;
setp.ne.s16	%p20, %rs13, 0;
@%p20 bra BB27_28;

BB27_27:
cvt.u64.u32	%rd121, %r257;
add.s64 %rd123, %rd101, %rd121;
ld.shared.u8 %rs14, [%rd123+1];
setp.eq.s16	%p21, %rs14, 0;
selp.u32	%r1407, 1, 0, %p21;

BB27_28:
and.b32 %r263, %r13, 1;
setp.ne.s32	%p22, %r1407, %r263;
@%p22 bra BB27_30;

mul.wide.u32 %rd124, %r257, 8;
add.s64 %rd126, %rd100, %rd124;
cvt.u64.u32	%rd127, %r257;
st.shared.u32 [%rd117], %r18;
st.shared.u32 [%rd117+4], %r19;
ld.shared.u64 %rd131, [%rd126];
ld.shared.u64 %rd132, [%rd126+8];
st.shared.u64 [%rd126], %rd132;
st.shared.u64 [%rd126+8], %rd131;
add.s64 %rd134, %rd101, %rd127;
ld.shared.u8 %rs15, [%rd134];
ld.shared.u8 %rs16, [%rd134+1];
st.shared.u8 [%rd134], %rs16;
st.shared.u8 [%rd134+1], %rs15;

BB27_30:
bar.sync 0;
sub.s32 %r26, %r257, %r263;
add.s32 %r269, %r26, 2;
mul.wide.u32 %rd135, %r269, 4;
add.s64 %rd137, %rd98, %rd135;
mul.wide.u32 %rd138, %r26, 4;
add.s64 %rd139, %rd98, %rd138;
ld.shared.u32 %r24, [%rd137];
ld.shared.u32 %r25, [%rd139];
setp.ge.s32	%p23, %r25, %r24;
@%p23 bra BB27_32;

cvt.u64.u32	%rd140, %r26;
add.s64 %rd142, %rd101, %rd140;
ld.shared.u8 %rs17, [%rd142];
mov.u32 %r1408, 1;
setp.ne.s16	%p24, %rs17, 0;
@%p24 bra BB27_33;

BB27_32:
cvt.u64.u32	%rd143, %r269;
add.s64 %rd145, %rd101, %rd143;
ld.shared.u8 %rs18, [%rd145];
setp.eq.s16	%p25, %rs18, 0;
selp.u32	%r1408, 1, 0, %p25;

BB27_33:
bfe.u32 %r281, %r13, 1, 1;
setp.ne.s32	%p26, %r1408, %r281;
@%p26 bra BB27_35;

mul.wide.u32 %rd146, %r26, 8;
add.s64 %rd148, %rd100, %rd146;
mul.wide.u32 %rd149, %r269, 8;
add.s64 %rd150, %rd100, %rd149;
cvt.u64.u32	%rd151, %r26;
st.shared.u32 [%rd139], %r24;
cvt.u64.u32	%rd155, %r269;
st.shared.u32 [%rd137], %r25;
ld.shared.u64 %rd158, [%rd148];
ld.shared.u64 %rd159, [%rd150];
st.shared.u64 [%rd148], %rd159;
st.shared.u64 [%rd150], %rd158;
add.s64 %rd161, %rd101, %rd151;
ld.shared.u8 %rs19, [%rd161];
add.s64 %rd162, %rd101, %rd155;
ld.shared.u8 %rs20, [%rd162];
st.shared.u8 [%rd161], %rs20;
st.shared.u8 [%rd162], %rs19;

BB27_35:
bar.sync 0;
ld.shared.u32 %r29, [%rd117+4];
ld.shared.u32 %r30, [%rd117];
setp.ge.s32	%p27, %r30, %r29;
@%p27 bra BB27_37;

cvt.u64.u32	%rd166, %r257;
add.s64 %rd168, %rd101, %rd166;
ld.shared.u8 %rs21, [%rd168];
mov.u32 %r1409, 1;
setp.ne.s16	%p28, %rs21, 0;
@%p28 bra BB27_38;

BB27_37:
cvt.u64.u32	%rd169, %r257;
add.s64 %rd171, %rd101, %rd169;
ld.shared.u8 %rs22, [%rd171+1];
setp.eq.s16	%p29, %rs22, 0;
selp.u32	%r1409, 1, 0, %p29;

BB27_38:
bfe.u32 %r296, %r13, 1, 1;
setp.ne.s32	%p30, %r1409, %r296;
@%p30 bra BB27_40;

cvt.u64.u32	%rd172, %r257;
st.shared.u32 [%rd117], %r29;
st.shared.u32 [%rd117+4], %r30;
mul.wide.u32 %rd176, %r257, 8;
add.s64 %rd178, %rd100, %rd176;
ld.shared.u64 %rd179, [%rd178];
ld.shared.u64 %rd180, [%rd178+8];
st.shared.u64 [%rd178], %rd180;
st.shared.u64 [%rd178+8], %rd179;
add.s64 %rd182, %rd101, %rd172;
ld.shared.u8 %rs23, [%rd182];
ld.shared.u8 %rs24, [%rd182+1];
st.shared.u8 [%rd182], %rs24;
st.shared.u8 [%rd182+1], %rs23;

BB27_40:
bar.sync 0;
and.b32 %r299, %r13, 3;
sub.s32 %r36, %r257, %r299;
add.s32 %r301, %r36, 4;
mul.wide.u32 %rd183, %r301, 4;
add.s64 %rd185, %rd98, %rd183;
mul.wide.u32 %rd186, %r36, 4;
add.s64 %rd187, %rd98, %rd186;
ld.shared.u32 %r34, [%rd185];
ld.shared.u32 %r35, [%rd187];
setp.ge.s32	%p31, %r35, %r34;
@%p31 bra BB27_42;

cvt.u64.u32	%rd188, %r36;
add.s64 %rd190, %rd101, %rd188;
ld.shared.u8 %rs25, [%rd190];
mov.u32 %r1410, 1;
setp.ne.s16	%p32, %rs25, 0;
@%p32 bra BB27_43;

BB27_42:
cvt.u64.u32	%rd191, %r301;
add.s64 %rd193, %rd101, %rd191;
ld.shared.u8 %rs26, [%rd193];
setp.eq.s16	%p33, %rs26, 0;
selp.u32	%r1410, 1, 0, %p33;

BB27_43:
bfe.u32 %r313, %r13, 2, 1;
setp.ne.s32	%p34, %r1410, %r313;
@%p34 bra BB27_45;

mul.wide.u32 %rd194, %r36, 8;
add.s64 %rd196, %rd100, %rd194;
mul.wide.u32 %rd197, %r301, 8;
add.s64 %rd198, %rd100, %rd197;
cvt.u64.u32	%rd199, %r36;
st.shared.u32 [%rd187], %r34;
cvt.u64.u32	%rd203, %r301;
st.shared.u32 [%rd185], %r35;
ld.shared.u64 %rd206, [%rd196];
ld.shared.u64 %rd207, [%rd198];
st.shared.u64 [%rd196], %rd207;
st.shared.u64 [%rd198], %rd206;
add.s64 %rd209, %rd101, %rd199;
ld.shared.u8 %rs27, [%rd209];
add.s64 %rd210, %rd101, %rd203;
ld.shared.u8 %rs28, [%rd210];
st.shared.u8 [%rd209], %rs28;
st.shared.u8 [%rd210], %rs27;

BB27_45:
bar.sync 0;
ld.shared.u32 %r39, [%rd137];
ld.shared.u32 %r40, [%rd139];
setp.ge.s32	%p35, %r40, %r39;
@%p35 bra BB27_47;

cvt.u64.u32	%rd216, %r26;
add.s64 %rd218, %rd101, %rd216;
ld.shared.u8 %rs29, [%rd218];
mov.u32 %r1411, 1;
setp.ne.s16	%p36, %rs29, 0;
@%p36 bra BB27_48;

BB27_47:
cvt.u64.u32	%rd219, %r269;
add.s64 %rd221, %rd101, %rd219;
ld.shared.u8 %rs30, [%rd221];
setp.eq.s16	%p37, %rs30, 0;
selp.u32	%r1411, 1, 0, %p37;

BB27_48:
bfe.u32 %r336, %r13, 2, 1;
setp.ne.s32	%p38, %r1411, %r336;
@%p38 bra BB27_50;

cvt.u64.u32	%rd222, %r26;
st.shared.u32 [%rd139], %r39;
cvt.u64.u32	%rd226, %r269;
st.shared.u32 [%rd137], %r40;
mul.wide.u32 %rd229, %r26, 8;
add.s64 %rd231, %rd100, %rd229;
ld.shared.u64 %rd232, [%rd231];
mul.wide.u32 %rd233, %r269, 8;
add.s64 %rd234, %rd100, %rd233;
ld.shared.u64 %rd235, [%rd234];
st.shared.u64 [%rd231], %rd235;
st.shared.u64 [%rd234], %rd232;
add.s64 %rd237, %rd101, %rd222;
ld.shared.u8 %rs31, [%rd237];
add.s64 %rd238, %rd101, %rd226;
ld.shared.u8 %rs32, [%rd238];
st.shared.u8 [%rd237], %rs32;
st.shared.u8 [%rd238], %rs31;

BB27_50:
bar.sync 0;
ld.shared.u32 %r43, [%rd117+4];
ld.shared.u32 %r44, [%rd117];
setp.ge.s32	%p39, %r44, %r43;
@%p39 bra BB27_52;

cvt.u64.u32	%rd242, %r257;
add.s64 %rd244, %rd101, %rd242;
ld.shared.u8 %rs33, [%rd244];
mov.u32 %r1412, 1;
setp.ne.s16	%p40, %rs33, 0;
@%p40 bra BB27_53;

BB27_52:
cvt.u64.u32	%rd245, %r257;
add.s64 %rd247, %rd101, %rd245;
ld.shared.u8 %rs34, [%rd247+1];
setp.eq.s16	%p41, %rs34, 0;
selp.u32	%r1412, 1, 0, %p41;

BB27_53:
bfe.u32 %r350, %r13, 2, 1;
setp.ne.s32	%p42, %r1412, %r350;
@%p42 bra BB27_55;

cvt.u64.u32	%rd248, %r257;
st.shared.u32 [%rd117], %r43;
st.shared.u32 [%rd117+4], %r44;
mul.wide.u32 %rd252, %r257, 8;
add.s64 %rd254, %rd100, %rd252;
ld.shared.u64 %rd255, [%rd254];
ld.shared.u64 %rd256, [%rd254+8];
st.shared.u64 [%rd254], %rd256;
st.shared.u64 [%rd254+8], %rd255;
add.s64 %rd258, %rd101, %rd248;
ld.shared.u8 %rs35, [%rd258];
ld.shared.u8 %rs36, [%rd258+1];
st.shared.u8 [%rd258], %rs36;
st.shared.u8 [%rd258+1], %rs35;

BB27_55:
bar.sync 0;
and.b32 %r353, %r13, 7;
sub.s32 %r50, %r257, %r353;
add.s32 %r355, %r50, 8;
mul.wide.u32 %rd259, %r355, 4;
add.s64 %rd261, %rd98, %rd259;
mul.wide.u32 %rd262, %r50, 4;
add.s64 %rd263, %rd98, %rd262;
ld.shared.u32 %r48, [%rd261];
ld.shared.u32 %r49, [%rd263];
setp.ge.s32	%p43, %r49, %r48;
@%p43 bra BB27_57;

cvt.u64.u32	%rd264, %r50;
add.s64 %rd266, %rd101, %rd264;
ld.shared.u8 %rs37, [%rd266];
mov.u32 %r1413, 1;
setp.ne.s16	%p44, %rs37, 0;
@%p44 bra BB27_58;

BB27_57:
cvt.u64.u32	%rd267, %r355;
add.s64 %rd269, %rd101, %rd267;
ld.shared.u8 %rs38, [%rd269];
setp.eq.s16	%p45, %rs38, 0;
selp.u32	%r1413, 1, 0, %p45;

BB27_58:
bfe.u32 %r367, %r13, 3, 1;
setp.ne.s32	%p46, %r1413, %r367;
@%p46 bra BB27_60;

mul.wide.u32 %rd270, %r50, 8;
add.s64 %rd272, %rd100, %rd270;
mul.wide.u32 %rd273, %r355, 8;
add.s64 %rd274, %rd100, %rd273;
cvt.u64.u32	%rd275, %r50;
st.shared.u32 [%rd263], %r48;
cvt.u64.u32	%rd279, %r355;
st.shared.u32 [%rd261], %r49;
ld.shared.u64 %rd282, [%rd272];
ld.shared.u64 %rd283, [%rd274];
st.shared.u64 [%rd272], %rd283;
st.shared.u64 [%rd274], %rd282;
add.s64 %rd285, %rd101, %rd275;
ld.shared.u8 %rs39, [%rd285];
add.s64 %rd286, %rd101, %rd279;
ld.shared.u8 %rs40, [%rd286];
st.shared.u8 [%rd285], %rs40;
st.shared.u8 [%rd286], %rs39;

BB27_60:
bar.sync 0;
ld.shared.u32 %r53, [%rd185];
ld.shared.u32 %r54, [%rd187];
setp.ge.s32	%p47, %r54, %r53;
@%p47 bra BB27_62;

cvt.u64.u32	%rd292, %r36;
add.s64 %rd294, %rd101, %rd292;
ld.shared.u8 %rs41, [%rd294];
mov.u32 %r1414, 1;
setp.ne.s16	%p48, %rs41, 0;
@%p48 bra BB27_63;

BB27_62:
cvt.u64.u32	%rd295, %r301;
add.s64 %rd297, %rd101, %rd295;
ld.shared.u8 %rs42, [%rd297];
setp.eq.s16	%p49, %rs42, 0;
selp.u32	%r1414, 1, 0, %p49;

BB27_63:
bfe.u32 %r390, %r13, 3, 1;
setp.ne.s32	%p50, %r1414, %r390;
@%p50 bra BB27_65;

cvt.u64.u32	%rd298, %r36;
st.shared.u32 [%rd187], %r53;
cvt.u64.u32	%rd302, %r301;
st.shared.u32 [%rd185], %r54;
mul.wide.u32 %rd305, %r36, 8;
add.s64 %rd307, %rd100, %rd305;
ld.shared.u64 %rd308, [%rd307];
mul.wide.u32 %rd309, %r301, 8;
add.s64 %rd310, %rd100, %rd309;
ld.shared.u64 %rd311, [%rd310];
st.shared.u64 [%rd307], %rd311;
st.shared.u64 [%rd310], %rd308;
add.s64 %rd313, %rd101, %rd298;
ld.shared.u8 %rs43, [%rd313];
add.s64 %rd314, %rd101, %rd302;
ld.shared.u8 %rs44, [%rd314];
st.shared.u8 [%rd313], %rs44;
st.shared.u8 [%rd314], %rs43;

BB27_65:
bar.sync 0;
ld.shared.u32 %r57, [%rd137];
ld.shared.u32 %r58, [%rd139];
setp.ge.s32	%p51, %r58, %r57;
@%p51 bra BB27_67;

cvt.u64.u32	%rd320, %r26;
add.s64 %rd322, %rd101, %rd320;
ld.shared.u8 %rs45, [%rd322];
mov.u32 %r1415, 1;
setp.ne.s16	%p52, %rs45, 0;
@%p52 bra BB27_68;

BB27_67:
cvt.u64.u32	%rd323, %r269;
add.s64 %rd325, %rd101, %rd323;
ld.shared.u8 %rs46, [%rd325];
setp.eq.s16	%p53, %rs46, 0;
selp.u32	%r1415, 1, 0, %p53;

BB27_68:
bfe.u32 %r412, %r13, 3, 1;
setp.ne.s32	%p54, %r1415, %r412;
@%p54 bra BB27_70;

cvt.u64.u32	%rd326, %r26;
st.shared.u32 [%rd139], %r57;
cvt.u64.u32	%rd330, %r269;
st.shared.u32 [%rd137], %r58;
mul.wide.u32 %rd333, %r26, 8;
add.s64 %rd335, %rd100, %rd333;
ld.shared.u64 %rd336, [%rd335];
mul.wide.u32 %rd337, %r269, 8;
add.s64 %rd338, %rd100, %rd337;
ld.shared.u64 %rd339, [%rd338];
st.shared.u64 [%rd335], %rd339;
st.shared.u64 [%rd338], %rd336;
add.s64 %rd341, %rd101, %rd326;
ld.shared.u8 %rs47, [%rd341];
add.s64 %rd342, %rd101, %rd330;
ld.shared.u8 %rs48, [%rd342];
st.shared.u8 [%rd341], %rs48;
st.shared.u8 [%rd342], %rs47;

BB27_70:
bar.sync 0;
ld.shared.u32 %r61, [%rd117+4];
ld.shared.u32 %r62, [%rd117];
setp.ge.s32	%p55, %r62, %r61;
@%p55 bra BB27_72;

cvt.u64.u32	%rd346, %r257;
add.s64 %rd348, %rd101, %rd346;
ld.shared.u8 %rs49, [%rd348];
mov.u32 %r1416, 1;
setp.ne.s16	%p56, %rs49, 0;
@%p56 bra BB27_73;

BB27_72:
cvt.u64.u32	%rd349, %r257;
add.s64 %rd351, %rd101, %rd349;
ld.shared.u8 %rs50, [%rd351+1];
setp.eq.s16	%p57, %rs50, 0;
selp.u32	%r1416, 1, 0, %p57;

BB27_73:
bfe.u32 %r426, %r13, 3, 1;
setp.ne.s32	%p58, %r1416, %r426;
@%p58 bra BB27_75;

cvt.u64.u32	%rd352, %r257;
st.shared.u32 [%rd117], %r61;
st.shared.u32 [%rd117+4], %r62;
mul.wide.u32 %rd356, %r257, 8;
add.s64 %rd358, %rd100, %rd356;
ld.shared.u64 %rd359, [%rd358];
ld.shared.u64 %rd360, [%rd358+8];
st.shared.u64 [%rd358], %rd360;
st.shared.u64 [%rd358+8], %rd359;
add.s64 %rd362, %rd101, %rd352;
ld.shared.u8 %rs51, [%rd362];
ld.shared.u8 %rs52, [%rd362+1];
st.shared.u8 [%rd362], %rs52;
st.shared.u8 [%rd362+1], %rs51;

BB27_75:
bar.sync 0;
and.b32 %r429, %r13, 15;
sub.s32 %r68, %r257, %r429;
add.s32 %r431, %r68, 16;
mul.wide.u32 %rd363, %r431, 4;
add.s64 %rd365, %rd98, %rd363;
mul.wide.u32 %rd366, %r68, 4;
add.s64 %rd367, %rd98, %rd366;
ld.shared.u32 %r66, [%rd365];
ld.shared.u32 %r67, [%rd367];
setp.ge.s32	%p59, %r67, %r66;
@%p59 bra BB27_77;

cvt.u64.u32	%rd368, %r68;
add.s64 %rd370, %rd101, %rd368;
ld.shared.u8 %rs53, [%rd370];
mov.u32 %r1417, 1;
setp.ne.s16	%p60, %rs53, 0;
@%p60 bra BB27_78;

BB27_77:
cvt.u64.u32	%rd371, %r431;
add.s64 %rd373, %rd101, %rd371;
ld.shared.u8 %rs54, [%rd373];
setp.eq.s16	%p61, %rs54, 0;
selp.u32	%r1417, 1, 0, %p61;

BB27_78:
bfe.u32 %r443, %r13, 4, 1;
setp.ne.s32	%p62, %r1417, %r443;
@%p62 bra BB27_80;

mul.wide.u32 %rd374, %r68, 8;
add.s64 %rd376, %rd100, %rd374;
mul.wide.u32 %rd377, %r431, 8;
add.s64 %rd378, %rd100, %rd377;
cvt.u64.u32	%rd379, %r68;
st.shared.u32 [%rd367], %r66;
cvt.u64.u32	%rd383, %r431;
st.shared.u32 [%rd365], %r67;
ld.shared.u64 %rd386, [%rd376];
ld.shared.u64 %rd387, [%rd378];
st.shared.u64 [%rd376], %rd387;
st.shared.u64 [%rd378], %rd386;
add.s64 %rd389, %rd101, %rd379;
ld.shared.u8 %rs55, [%rd389];
add.s64 %rd390, %rd101, %rd383;
ld.shared.u8 %rs56, [%rd390];
st.shared.u8 [%rd389], %rs56;
st.shared.u8 [%rd390], %rs55;

BB27_80:
bar.sync 0;
ld.shared.u32 %r71, [%rd261];
ld.shared.u32 %r72, [%rd263];
setp.ge.s32	%p63, %r72, %r71;
@%p63 bra BB27_82;

cvt.u64.u32	%rd396, %r50;
add.s64 %rd398, %rd101, %rd396;
ld.shared.u8 %rs57, [%rd398];
mov.u32 %r1418, 1;
setp.ne.s16	%p64, %rs57, 0;
@%p64 bra BB27_83;

BB27_82:
cvt.u64.u32	%rd399, %r355;
add.s64 %rd401, %rd101, %rd399;
ld.shared.u8 %rs58, [%rd401];
setp.eq.s16	%p65, %rs58, 0;
selp.u32	%r1418, 1, 0, %p65;

BB27_83:
bfe.u32 %r466, %r13, 4, 1;
setp.ne.s32	%p66, %r1418, %r466;
@%p66 bra BB27_85;

cvt.u64.u32	%rd402, %r50;
st.shared.u32 [%rd263], %r71;
cvt.u64.u32	%rd406, %r355;
st.shared.u32 [%rd261], %r72;
mul.wide.u32 %rd409, %r50, 8;
add.s64 %rd411, %rd100, %rd409;
ld.shared.u64 %rd412, [%rd411];
mul.wide.u32 %rd413, %r355, 8;
add.s64 %rd414, %rd100, %rd413;
ld.shared.u64 %rd415, [%rd414];
st.shared.u64 [%rd411], %rd415;
st.shared.u64 [%rd414], %rd412;
add.s64 %rd417, %rd101, %rd402;
ld.shared.u8 %rs59, [%rd417];
add.s64 %rd418, %rd101, %rd406;
ld.shared.u8 %rs60, [%rd418];
st.shared.u8 [%rd417], %rs60;
st.shared.u8 [%rd418], %rs59;

BB27_85:
bar.sync 0;
ld.shared.u32 %r75, [%rd185];
ld.shared.u32 %r76, [%rd187];
setp.ge.s32	%p67, %r76, %r75;
@%p67 bra BB27_87;

cvt.u64.u32	%rd424, %r36;
add.s64 %rd426, %rd101, %rd424;
ld.shared.u8 %rs61, [%rd426];
mov.u32 %r1419, 1;
setp.ne.s16	%p68, %rs61, 0;
@%p68 bra BB27_88;

BB27_87:
cvt.u64.u32	%rd427, %r301;
add.s64 %rd429, %rd101, %rd427;
ld.shared.u8 %rs62, [%rd429];
setp.eq.s16	%p69, %rs62, 0;
selp.u32	%r1419, 1, 0, %p69;

BB27_88:
bfe.u32 %r488, %r13, 4, 1;
setp.ne.s32	%p70, %r1419, %r488;
@%p70 bra BB27_90;

cvt.u64.u32	%rd430, %r36;
st.shared.u32 [%rd187], %r75;
cvt.u64.u32	%rd434, %r301;
st.shared.u32 [%rd185], %r76;
mul.wide.u32 %rd437, %r36, 8;
add.s64 %rd439, %rd100, %rd437;
ld.shared.u64 %rd440, [%rd439];
mul.wide.u32 %rd441, %r301, 8;
add.s64 %rd442, %rd100, %rd441;
ld.shared.u64 %rd443, [%rd442];
st.shared.u64 [%rd439], %rd443;
st.shared.u64 [%rd442], %rd440;
add.s64 %rd445, %rd101, %rd430;
ld.shared.u8 %rs63, [%rd445];
add.s64 %rd446, %rd101, %rd434;
ld.shared.u8 %rs64, [%rd446];
st.shared.u8 [%rd445], %rs64;
st.shared.u8 [%rd446], %rs63;

BB27_90:
bar.sync 0;
ld.shared.u32 %r79, [%rd137];
ld.shared.u32 %r80, [%rd139];
setp.ge.s32	%p71, %r80, %r79;
@%p71 bra BB27_92;

cvt.u64.u32	%rd452, %r26;
add.s64 %rd454, %rd101, %rd452;
ld.shared.u8 %rs65, [%rd454];
mov.u32 %r1420, 1;
setp.ne.s16	%p72, %rs65, 0;
@%p72 bra BB27_93;

BB27_92:
cvt.u64.u32	%rd455, %r269;
add.s64 %rd457, %rd101, %rd455;
ld.shared.u8 %rs66, [%rd457];
setp.eq.s16	%p73, %rs66, 0;
selp.u32	%r1420, 1, 0, %p73;

BB27_93:
bfe.u32 %r510, %r13, 4, 1;
setp.ne.s32	%p74, %r1420, %r510;
@%p74 bra BB27_95;

cvt.u64.u32	%rd458, %r26;
st.shared.u32 [%rd139], %r79;
cvt.u64.u32	%rd462, %r269;
st.shared.u32 [%rd137], %r80;
mul.wide.u32 %rd465, %r26, 8;
add.s64 %rd467, %rd100, %rd465;
ld.shared.u64 %rd468, [%rd467];
mul.wide.u32 %rd469, %r269, 8;
add.s64 %rd470, %rd100, %rd469;
ld.shared.u64 %rd471, [%rd470];
st.shared.u64 [%rd467], %rd471;
st.shared.u64 [%rd470], %rd468;
add.s64 %rd473, %rd101, %rd458;
ld.shared.u8 %rs67, [%rd473];
add.s64 %rd474, %rd101, %rd462;
ld.shared.u8 %rs68, [%rd474];
st.shared.u8 [%rd473], %rs68;
st.shared.u8 [%rd474], %rs67;

BB27_95:
bar.sync 0;
ld.shared.u32 %r83, [%rd117+4];
ld.shared.u32 %r84, [%rd117];
setp.ge.s32	%p75, %r84, %r83;
@%p75 bra BB27_97;

cvt.u64.u32	%rd478, %r257;
add.s64 %rd480, %rd101, %rd478;
ld.shared.u8 %rs69, [%rd480];
mov.u32 %r1421, 1;
setp.ne.s16	%p76, %rs69, 0;
@%p76 bra BB27_98;

BB27_97:
cvt.u64.u32	%rd481, %r257;
add.s64 %rd483, %rd101, %rd481;
ld.shared.u8 %rs70, [%rd483+1];
setp.eq.s16	%p77, %rs70, 0;
selp.u32	%r1421, 1, 0, %p77;

BB27_98:
bfe.u32 %r524, %r13, 4, 1;
setp.ne.s32	%p78, %r1421, %r524;
@%p78 bra BB27_100;

cvt.u64.u32	%rd484, %r257;
st.shared.u32 [%rd117], %r83;
st.shared.u32 [%rd117+4], %r84;
mul.wide.u32 %rd488, %r257, 8;
add.s64 %rd490, %rd100, %rd488;
ld.shared.u64 %rd491, [%rd490];
ld.shared.u64 %rd492, [%rd490+8];
st.shared.u64 [%rd490], %rd492;
st.shared.u64 [%rd490+8], %rd491;
add.s64 %rd494, %rd101, %rd484;
ld.shared.u8 %rs71, [%rd494];
ld.shared.u8 %rs72, [%rd494+1];
st.shared.u8 [%rd494], %rs72;
st.shared.u8 [%rd494+1], %rs71;

BB27_100:
bar.sync 0;
and.b32 %r527, %r13, 31;
sub.s32 %r90, %r257, %r527;
add.s32 %r529, %r90, 32;
mul.wide.u32 %rd495, %r529, 4;
add.s64 %rd497, %rd98, %rd495;
mul.wide.u32 %rd498, %r90, 4;
add.s64 %rd499, %rd98, %rd498;
ld.shared.u32 %r88, [%rd497];
ld.shared.u32 %r89, [%rd499];
setp.ge.s32	%p79, %r89, %r88;
@%p79 bra BB27_102;

cvt.u64.u32	%rd500, %r90;
add.s64 %rd502, %rd101, %rd500;
ld.shared.u8 %rs73, [%rd502];
mov.u32 %r1422, 1;
setp.ne.s16	%p80, %rs73, 0;
@%p80 bra BB27_103;

BB27_102:
cvt.u64.u32	%rd503, %r529;
add.s64 %rd505, %rd101, %rd503;
ld.shared.u8 %rs74, [%rd505];
setp.eq.s16	%p81, %rs74, 0;
selp.u32	%r1422, 1, 0, %p81;

BB27_103:
bfe.u32 %r541, %r13, 5, 1;
setp.ne.s32	%p82, %r1422, %r541;
@%p82 bra BB27_105;

mul.wide.u32 %rd506, %r90, 8;
add.s64 %rd508, %rd100, %rd506;
mul.wide.u32 %rd509, %r529, 8;
add.s64 %rd510, %rd100, %rd509;
cvt.u64.u32	%rd511, %r90;
st.shared.u32 [%rd499], %r88;
cvt.u64.u32	%rd515, %r529;
st.shared.u32 [%rd497], %r89;
ld.shared.u64 %rd518, [%rd508];
ld.shared.u64 %rd519, [%rd510];
st.shared.u64 [%rd508], %rd519;
st.shared.u64 [%rd510], %rd518;
add.s64 %rd521, %rd101, %rd511;
ld.shared.u8 %rs75, [%rd521];
add.s64 %rd522, %rd101, %rd515;
ld.shared.u8 %rs76, [%rd522];
st.shared.u8 [%rd521], %rs76;
st.shared.u8 [%rd522], %rs75;

BB27_105:
bar.sync 0;
ld.shared.u32 %r93, [%rd365];
ld.shared.u32 %r94, [%rd367];
setp.ge.s32	%p83, %r94, %r93;
@%p83 bra BB27_107;

cvt.u64.u32	%rd528, %r68;
add.s64 %rd530, %rd101, %rd528;
ld.shared.u8 %rs77, [%rd530];
mov.u32 %r1423, 1;
setp.ne.s16	%p84, %rs77, 0;
@%p84 bra BB27_108;

BB27_107:
cvt.u64.u32	%rd531, %r431;
add.s64 %rd533, %rd101, %rd531;
ld.shared.u8 %rs78, [%rd533];
setp.eq.s16	%p85, %rs78, 0;
selp.u32	%r1423, 1, 0, %p85;

BB27_108:
bfe.u32 %r564, %r13, 5, 1;
setp.ne.s32	%p86, %r1423, %r564;
@%p86 bra BB27_110;

cvt.u64.u32	%rd534, %r68;
st.shared.u32 [%rd367], %r93;
cvt.u64.u32	%rd538, %r431;
st.shared.u32 [%rd365], %r94;
mul.wide.u32 %rd541, %r68, 8;
add.s64 %rd543, %rd100, %rd541;
ld.shared.u64 %rd544, [%rd543];
mul.wide.u32 %rd545, %r431, 8;
add.s64 %rd546, %rd100, %rd545;
ld.shared.u64 %rd547, [%rd546];
st.shared.u64 [%rd543], %rd547;
st.shared.u64 [%rd546], %rd544;
add.s64 %rd549, %rd101, %rd534;
ld.shared.u8 %rs79, [%rd549];
add.s64 %rd550, %rd101, %rd538;
ld.shared.u8 %rs80, [%rd550];
st.shared.u8 [%rd549], %rs80;
st.shared.u8 [%rd550], %rs79;

BB27_110:
bar.sync 0;
ld.shared.u32 %r97, [%rd261];
ld.shared.u32 %r98, [%rd263];
setp.ge.s32	%p87, %r98, %r97;
@%p87 bra BB27_112;

cvt.u64.u32	%rd556, %r50;
add.s64 %rd558, %rd101, %rd556;
ld.shared.u8 %rs81, [%rd558];
mov.u32 %r1424, 1;
setp.ne.s16	%p88, %rs81, 0;
@%p88 bra BB27_113;

BB27_112:
cvt.u64.u32	%rd559, %r355;
add.s64 %rd561, %rd101, %rd559;
ld.shared.u8 %rs82, [%rd561];
setp.eq.s16	%p89, %rs82, 0;
selp.u32	%r1424, 1, 0, %p89;

BB27_113:
bfe.u32 %r586, %r13, 5, 1;
setp.ne.s32	%p90, %r1424, %r586;
@%p90 bra BB27_115;

cvt.u64.u32	%rd562, %r50;
st.shared.u32 [%rd263], %r97;
cvt.u64.u32	%rd566, %r355;
st.shared.u32 [%rd261], %r98;
mul.wide.u32 %rd569, %r50, 8;
add.s64 %rd571, %rd100, %rd569;
ld.shared.u64 %rd572, [%rd571];
mul.wide.u32 %rd573, %r355, 8;
add.s64 %rd574, %rd100, %rd573;
ld.shared.u64 %rd575, [%rd574];
st.shared.u64 [%rd571], %rd575;
st.shared.u64 [%rd574], %rd572;
add.s64 %rd577, %rd101, %rd562;
ld.shared.u8 %rs83, [%rd577];
add.s64 %rd578, %rd101, %rd566;
ld.shared.u8 %rs84, [%rd578];
st.shared.u8 [%rd577], %rs84;
st.shared.u8 [%rd578], %rs83;

BB27_115:
bar.sync 0;
ld.shared.u32 %r101, [%rd185];
ld.shared.u32 %r102, [%rd187];
setp.ge.s32	%p91, %r102, %r101;
@%p91 bra BB27_117;

cvt.u64.u32	%rd584, %r36;
add.s64 %rd586, %rd101, %rd584;
ld.shared.u8 %rs85, [%rd586];
mov.u32 %r1425, 1;
setp.ne.s16	%p92, %rs85, 0;
@%p92 bra BB27_118;

BB27_117:
cvt.u64.u32	%rd587, %r301;
add.s64 %rd589, %rd101, %rd587;
ld.shared.u8 %rs86, [%rd589];
setp.eq.s16	%p93, %rs86, 0;
selp.u32	%r1425, 1, 0, %p93;

BB27_118:
bfe.u32 %r608, %r13, 5, 1;
setp.ne.s32	%p94, %r1425, %r608;
@%p94 bra BB27_120;

cvt.u64.u32	%rd590, %r36;
st.shared.u32 [%rd187], %r101;
cvt.u64.u32	%rd594, %r301;
st.shared.u32 [%rd185], %r102;
mul.wide.u32 %rd597, %r36, 8;
add.s64 %rd599, %rd100, %rd597;
ld.shared.u64 %rd600, [%rd599];
mul.wide.u32 %rd601, %r301, 8;
add.s64 %rd602, %rd100, %rd601;
ld.shared.u64 %rd603, [%rd602];
st.shared.u64 [%rd599], %rd603;
st.shared.u64 [%rd602], %rd600;
add.s64 %rd605, %rd101, %rd590;
ld.shared.u8 %rs87, [%rd605];
add.s64 %rd606, %rd101, %rd594;
ld.shared.u8 %rs88, [%rd606];
st.shared.u8 [%rd605], %rs88;
st.shared.u8 [%rd606], %rs87;

BB27_120:
bar.sync 0;
ld.shared.u32 %r105, [%rd137];
ld.shared.u32 %r106, [%rd139];
setp.ge.s32	%p95, %r106, %r105;
@%p95 bra BB27_122;

cvt.u64.u32	%rd612, %r26;
add.s64 %rd614, %rd101, %rd612;
ld.shared.u8 %rs89, [%rd614];
mov.u32 %r1426, 1;
setp.ne.s16	%p96, %rs89, 0;
@%p96 bra BB27_123;

BB27_122:
cvt.u64.u32	%rd615, %r269;
add.s64 %rd617, %rd101, %rd615;
ld.shared.u8 %rs90, [%rd617];
setp.eq.s16	%p97, %rs90, 0;
selp.u32	%r1426, 1, 0, %p97;

BB27_123:
bfe.u32 %r630, %r13, 5, 1;
setp.ne.s32	%p98, %r1426, %r630;
@%p98 bra BB27_125;

cvt.u64.u32	%rd618, %r26;
st.shared.u32 [%rd139], %r105;
cvt.u64.u32	%rd622, %r269;
st.shared.u32 [%rd137], %r106;
mul.wide.u32 %rd625, %r26, 8;
add.s64 %rd627, %rd100, %rd625;
ld.shared.u64 %rd628, [%rd627];
mul.wide.u32 %rd629, %r269, 8;
add.s64 %rd630, %rd100, %rd629;
ld.shared.u64 %rd631, [%rd630];
st.shared.u64 [%rd627], %rd631;
st.shared.u64 [%rd630], %rd628;
add.s64 %rd633, %rd101, %rd618;
ld.shared.u8 %rs91, [%rd633];
add.s64 %rd634, %rd101, %rd622;
ld.shared.u8 %rs92, [%rd634];
st.shared.u8 [%rd633], %rs92;
st.shared.u8 [%rd634], %rs91;

BB27_125:
bar.sync 0;
ld.shared.u32 %r109, [%rd117+4];
ld.shared.u32 %r110, [%rd117];
setp.ge.s32	%p99, %r110, %r109;
@%p99 bra BB27_127;

cvt.u64.u32	%rd638, %r257;
add.s64 %rd640, %rd101, %rd638;
ld.shared.u8 %rs93, [%rd640];
mov.u32 %r1427, 1;
setp.ne.s16	%p100, %rs93, 0;
@%p100 bra BB27_128;

BB27_127:
cvt.u64.u32	%rd641, %r257;
add.s64 %rd643, %rd101, %rd641;
ld.shared.u8 %rs94, [%rd643+1];
setp.eq.s16	%p101, %rs94, 0;
selp.u32	%r1427, 1, 0, %p101;

BB27_128:
bfe.u32 %r644, %r13, 5, 1;
setp.ne.s32	%p102, %r1427, %r644;
@%p102 bra BB27_130;

cvt.u64.u32	%rd644, %r257;
st.shared.u32 [%rd117], %r109;
st.shared.u32 [%rd117+4], %r110;
mul.wide.u32 %rd648, %r257, 8;
add.s64 %rd650, %rd100, %rd648;
ld.shared.u64 %rd651, [%rd650];
ld.shared.u64 %rd652, [%rd650+8];
st.shared.u64 [%rd650], %rd652;
st.shared.u64 [%rd650+8], %rd651;
add.s64 %rd654, %rd101, %rd644;
ld.shared.u8 %rs95, [%rd654];
ld.shared.u8 %rs96, [%rd654+1];
st.shared.u8 [%rd654], %rs96;
st.shared.u8 [%rd654+1], %rs95;

BB27_130:
bar.sync 0;
mov.u64 %rd1639, _Z20bitonicSortKVInPlaceIilLin1ELin1E6LTCompIiEmLi1024EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3_$__cuda_local_var_181271_29_non_const_sharedKeys;
and.b32 %r647, %r13, 63;
sub.s32 %r116, %r257, %r647;
add.s32 %r649, %r116, 64;
mul.wide.u32 %rd655, %r649, 4;
add.s64 %rd657, %rd1639, %rd655;
mul.wide.u32 %rd658, %r116, 4;
add.s64 %rd659, %rd1639, %rd658;
ld.shared.u32 %r114, [%rd657];
ld.shared.u32 %r115, [%rd659];
setp.ge.s32	%p103, %r115, %r114;
@%p103 bra BB27_132;

cvt.u64.u32	%rd660, %r116;
add.s64 %rd662, %rd101, %rd660;
ld.shared.u8 %rs97, [%rd662];
mov.u32 %r1428, 1;
setp.ne.s16	%p104, %rs97, 0;
@%p104 bra BB27_133;

BB27_132:
add.s32 %r1382, %r116, 64;
cvt.u64.u32	%rd663, %r1382;
add.s64 %rd665, %rd101, %rd663;
ld.shared.u8 %rs98, [%rd665];
setp.eq.s16	%p105, %rs98, 0;
selp.u32	%r1428, 1, 0, %p105;

BB27_133:
bfe.u32 %r661, %r13, 6, 1;
setp.ne.s32	%p106, %r1428, %r661;
@%p106 bra BB27_135;

add.s32 %r1393, %r116, 64;
mul.wide.u32 %rd666, %r116, 8;
add.s64 %rd668, %rd100, %rd666;
mul.wide.u32 %rd669, %r1393, 8;
add.s64 %rd670, %rd100, %rd669;
cvt.u64.u32	%rd671, %r116;
st.shared.u32 [%rd659], %r114;
cvt.u64.u32	%rd675, %r1393;
st.shared.u32 [%rd657], %r115;
ld.shared.u64 %rd678, [%rd668];
ld.shared.u64 %rd679, [%rd670];
st.shared.u64 [%rd668], %rd679;
st.shared.u64 [%rd670], %rd678;
add.s64 %rd681, %rd101, %rd671;
ld.shared.u8 %rs99, [%rd681];
add.s64 %rd682, %rd101, %rd675;
ld.shared.u8 %rs100, [%rd682];
st.shared.u8 [%rd681], %rs100;
st.shared.u8 [%rd682], %rs99;

BB27_135:
bar.sync 0;
ld.shared.u32 %r119, [%rd497];
ld.shared.u32 %r120, [%rd499];
setp.ge.s32	%p107, %r120, %r119;
@%p107 bra BB27_137;

cvt.u64.u32	%rd688, %r90;
add.s64 %rd690, %rd101, %rd688;
ld.shared.u8 %rs101, [%rd690];
mov.u32 %r1429, 1;
setp.ne.s16	%p108, %rs101, 0;
@%p108 bra BB27_138;

BB27_137:
add.s32 %r1383, %r90, 32;
cvt.u64.u32	%rd691, %r1383;
add.s64 %rd693, %rd101, %rd691;
ld.shared.u8 %rs102, [%rd693];
setp.eq.s16	%p109, %rs102, 0;
selp.u32	%r1429, 1, 0, %p109;

BB27_138:
bfe.u32 %r684, %r13, 6, 1;
setp.ne.s32	%p110, %r1429, %r684;
@%p110 bra BB27_140;

add.s32 %r1392, %r90, 32;
cvt.u64.u32	%rd694, %r90;
st.shared.u32 [%rd499], %r119;
cvt.u64.u32	%rd698, %r1392;
st.shared.u32 [%rd497], %r120;
mul.wide.u32 %rd701, %r90, 8;
add.s64 %rd703, %rd100, %rd701;
ld.shared.u64 %rd704, [%rd703];
mul.wide.u32 %rd705, %r1392, 8;
add.s64 %rd706, %rd100, %rd705;
ld.shared.u64 %rd707, [%rd706];
st.shared.u64 [%rd703], %rd707;
st.shared.u64 [%rd706], %rd704;
add.s64 %rd709, %rd101, %rd694;
ld.shared.u8 %rs103, [%rd709];
add.s64 %rd710, %rd101, %rd698;
ld.shared.u8 %rs104, [%rd710];
st.shared.u8 [%rd709], %rs104;
st.shared.u8 [%rd710], %rs103;

BB27_140:
bar.sync 0;
ld.shared.u32 %r123, [%rd365];
ld.shared.u32 %r124, [%rd367];
setp.ge.s32	%p111, %r124, %r123;
@%p111 bra BB27_142;

cvt.u64.u32	%rd716, %r68;
add.s64 %rd718, %rd101, %rd716;
ld.shared.u8 %rs105, [%rd718];
mov.u32 %r1430, 1;
setp.ne.s16	%p112, %rs105, 0;
@%p112 bra BB27_143;

BB27_142:
add.s32 %r1384, %r68, 16;
cvt.u64.u32	%rd719, %r1384;
add.s64 %rd721, %rd101, %rd719;
ld.shared.u8 %rs106, [%rd721];
setp.eq.s16	%p113, %rs106, 0;
selp.u32	%r1430, 1, 0, %p113;

BB27_143:
bfe.u32 %r706, %r13, 6, 1;
setp.ne.s32	%p114, %r1430, %r706;
@%p114 bra BB27_145;

add.s32 %r1391, %r68, 16;
cvt.u64.u32	%rd722, %r68;
st.shared.u32 [%rd367], %r123;
cvt.u64.u32	%rd726, %r1391;
st.shared.u32 [%rd365], %r124;
mul.wide.u32 %rd729, %r68, 8;
add.s64 %rd731, %rd100, %rd729;
ld.shared.u64 %rd732, [%rd731];
mul.wide.u32 %rd733, %r1391, 8;
add.s64 %rd734, %rd100, %rd733;
ld.shared.u64 %rd735, [%rd734];
st.shared.u64 [%rd731], %rd735;
st.shared.u64 [%rd734], %rd732;
add.s64 %rd737, %rd101, %rd722;
ld.shared.u8 %rs107, [%rd737];
add.s64 %rd738, %rd101, %rd726;
ld.shared.u8 %rs108, [%rd738];
st.shared.u8 [%rd737], %rs108;
st.shared.u8 [%rd738], %rs107;

BB27_145:
bar.sync 0;
ld.shared.u32 %r127, [%rd261];
ld.shared.u32 %r128, [%rd263];
setp.ge.s32	%p115, %r128, %r127;
@%p115 bra BB27_147;

cvt.u64.u32	%rd744, %r50;
add.s64 %rd746, %rd101, %rd744;
ld.shared.u8 %rs109, [%rd746];
mov.u32 %r1431, 1;
setp.ne.s16	%p116, %rs109, 0;
@%p116 bra BB27_148;

BB27_147:
add.s32 %r1385, %r50, 8;
cvt.u64.u32	%rd747, %r1385;
add.s64 %rd749, %rd101, %rd747;
ld.shared.u8 %rs110, [%rd749];
setp.eq.s16	%p117, %rs110, 0;
selp.u32	%r1431, 1, 0, %p117;

BB27_148:
bfe.u32 %r728, %r13, 6, 1;
setp.ne.s32	%p118, %r1431, %r728;
@%p118 bra BB27_150;

add.s32 %r1390, %r50, 8;
cvt.u64.u32	%rd750, %r50;
st.shared.u32 [%rd263], %r127;
cvt.u64.u32	%rd754, %r1390;
st.shared.u32 [%rd261], %r128;
mul.wide.u32 %rd757, %r50, 8;
add.s64 %rd759, %rd100, %rd757;
ld.shared.u64 %rd760, [%rd759];
mul.wide.u32 %rd761, %r1390, 8;
add.s64 %rd762, %rd100, %rd761;
ld.shared.u64 %rd763, [%rd762];
st.shared.u64 [%rd759], %rd763;
st.shared.u64 [%rd762], %rd760;
add.s64 %rd765, %rd101, %rd750;
ld.shared.u8 %rs111, [%rd765];
add.s64 %rd766, %rd101, %rd754;
ld.shared.u8 %rs112, [%rd766];
st.shared.u8 [%rd765], %rs112;
st.shared.u8 [%rd766], %rs111;

BB27_150:
bar.sync 0;
ld.shared.u32 %r131, [%rd185];
ld.shared.u32 %r132, [%rd187];
setp.ge.s32	%p119, %r132, %r131;
@%p119 bra BB27_152;

cvt.u64.u32	%rd772, %r36;
add.s64 %rd774, %rd101, %rd772;
ld.shared.u8 %rs113, [%rd774];
mov.u32 %r1432, 1;
setp.ne.s16	%p120, %rs113, 0;
@%p120 bra BB27_153;

BB27_152:
add.s32 %r1386, %r36, 4;
cvt.u64.u32	%rd775, %r1386;
add.s64 %rd777, %rd101, %rd775;
ld.shared.u8 %rs114, [%rd777];
setp.eq.s16	%p121, %rs114, 0;
selp.u32	%r1432, 1, 0, %p121;

BB27_153:
bfe.u32 %r750, %r13, 6, 1;
setp.ne.s32	%p122, %r1432, %r750;
@%p122 bra BB27_155;

add.s32 %r1389, %r36, 4;
cvt.u64.u32	%rd778, %r36;
st.shared.u32 [%rd187], %r131;
cvt.u64.u32	%rd782, %r1389;
st.shared.u32 [%rd185], %r132;
mul.wide.u32 %rd785, %r36, 8;
add.s64 %rd787, %rd100, %rd785;
ld.shared.u64 %rd788, [%rd787];
mul.wide.u32 %rd789, %r1389, 8;
add.s64 %rd790, %rd100, %rd789;
ld.shared.u64 %rd791, [%rd790];
st.shared.u64 [%rd787], %rd791;
st.shared.u64 [%rd790], %rd788;
add.s64 %rd793, %rd101, %rd778;
ld.shared.u8 %rs115, [%rd793];
add.s64 %rd794, %rd101, %rd782;
ld.shared.u8 %rs116, [%rd794];
st.shared.u8 [%rd793], %rs116;
st.shared.u8 [%rd794], %rs115;

BB27_155:
bar.sync 0;
ld.shared.u32 %r135, [%rd137];
ld.shared.u32 %r136, [%rd139];
setp.ge.s32	%p123, %r136, %r135;
@%p123 bra BB27_157;

cvt.u64.u32	%rd800, %r26;
add.s64 %rd802, %rd101, %rd800;
ld.shared.u8 %rs117, [%rd802];
mov.u32 %r1433, 1;
setp.ne.s16	%p124, %rs117, 0;
@%p124 bra BB27_158;

BB27_157:
add.s32 %r1387, %r26, 2;
cvt.u64.u32	%rd803, %r1387;
add.s64 %rd805, %rd101, %rd803;
ld.shared.u8 %rs118, [%rd805];
setp.eq.s16	%p125, %rs118, 0;
selp.u32	%r1433, 1, 0, %p125;

BB27_158:
bfe.u32 %r772, %r13, 6, 1;
setp.ne.s32	%p126, %r1433, %r772;
@%p126 bra BB27_160;

add.s32 %r1388, %r26, 2;
cvt.u64.u32	%rd806, %r26;
st.shared.u32 [%rd139], %r135;
cvt.u64.u32	%rd810, %r1388;
st.shared.u32 [%rd137], %r136;
mul.wide.u32 %rd813, %r26, 8;
add.s64 %rd815, %rd100, %rd813;
ld.shared.u64 %rd816, [%rd815];
mul.wide.u32 %rd817, %r1388, 8;
add.s64 %rd818, %rd100, %rd817;
ld.shared.u64 %rd819, [%rd818];
st.shared.u64 [%rd815], %rd819;
st.shared.u64 [%rd818], %rd816;
add.s64 %rd821, %rd101, %rd806;
ld.shared.u8 %rs119, [%rd821];
add.s64 %rd822, %rd101, %rd810;
ld.shared.u8 %rs120, [%rd822];
st.shared.u8 [%rd821], %rs120;
st.shared.u8 [%rd822], %rs119;

BB27_160:
bar.sync 0;
ld.shared.u32 %r139, [%rd117+4];
ld.shared.u32 %r140, [%rd117];
setp.ge.s32	%p127, %r140, %r139;
@%p127 bra BB27_162;

cvt.u64.u32	%rd826, %r257;
add.s64 %rd828, %rd101, %rd826;
ld.shared.u8 %rs121, [%rd828];
mov.u32 %r1434, 1;
setp.ne.s16	%p128, %rs121, 0;
@%p128 bra BB27_163;

BB27_162:
cvt.u64.u32	%rd829, %r257;
add.s64 %rd831, %rd101, %rd829;
ld.shared.u8 %rs122, [%rd831+1];
setp.eq.s16	%p129, %rs122, 0;
selp.u32	%r1434, 1, 0, %p129;

BB27_163:
bfe.u32 %r786, %r13, 6, 1;
setp.ne.s32	%p130, %r1434, %r786;
@%p130 bra BB27_165;

cvt.u64.u32	%rd832, %r257;
st.shared.u32 [%rd117], %r139;
st.shared.u32 [%rd117+4], %r140;
mul.wide.u32 %rd836, %r257, 8;
add.s64 %rd838, %rd100, %rd836;
ld.shared.u64 %rd839, [%rd838];
ld.shared.u64 %rd840, [%rd838+8];
st.shared.u64 [%rd838], %rd840;
st.shared.u64 [%rd838+8], %rd839;
add.s64 %rd842, %rd101, %rd832;
ld.shared.u8 %rs123, [%rd842];
ld.shared.u8 %rs124, [%rd842+1];
st.shared.u8 [%rd842], %rs124;
st.shared.u8 [%rd842+1], %rs123;

BB27_165:
bar.sync 0;
mov.u64 %rd1640, _Z20bitonicSortKVInPlaceIilLin1ELin1E6LTCompIiEmLi1024EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3_$__cuda_local_var_181271_29_non_const_sharedKeys;
and.b32 %r789, %r13, 127;
sub.s32 %r146, %r257, %r789;
add.s32 %r791, %r146, 128;
mul.wide.u32 %rd843, %r791, 4;
add.s64 %rd845, %rd1640, %rd843;
mul.wide.u32 %rd846, %r146, 4;
add.s64 %rd847, %rd1640, %rd846;
ld.shared.u32 %r144, [%rd845];
ld.shared.u32 %r145, [%rd847];
setp.ge.s32	%p131, %r145, %r144;
@%p131 bra BB27_167;

cvt.u64.u32	%rd848, %r146;
add.s64 %rd850, %rd101, %rd848;
ld.shared.u8 %rs125, [%rd850];
mov.u32 %r1435, 1;
setp.ne.s16	%p132, %rs125, 0;
@%p132 bra BB27_168;

BB27_167:
add.s32 %r1368, %r146, 128;
cvt.u64.u32	%rd851, %r1368;
add.s64 %rd853, %rd101, %rd851;
ld.shared.u8 %rs126, [%rd853];
setp.eq.s16	%p133, %rs126, 0;
selp.u32	%r1435, 1, 0, %p133;

BB27_168:
bfe.u32 %r803, %r13, 7, 1;
setp.ne.s32	%p134, %r1435, %r803;
@%p134 bra BB27_170;

mul.wide.u32 %rd1658, %r146, 4;
mov.u64 %rd1657, _Z20bitonicSortKVInPlaceIilLin1ELin1E6LTCompIiEmLi1024EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3_$__cuda_local_var_181271_29_non_const_sharedKeys;
add.s64 %rd1656, %rd1657, %rd1658;
add.s32 %r1381, %r146, 128;
mul.wide.u32 %rd854, %r146, 8;
add.s64 %rd856, %rd100, %rd854;
mul.wide.u32 %rd857, %r1381, 8;
add.s64 %rd858, %rd100, %rd857;
cvt.u64.u32	%rd859, %r146;
st.shared.u32 [%rd1656], %r144;
cvt.u64.u32	%rd863, %r1381;
st.shared.u32 [%rd845], %r145;
ld.shared.u64 %rd866, [%rd856];
ld.shared.u64 %rd867, [%rd858];
st.shared.u64 [%rd856], %rd867;
st.shared.u64 [%rd858], %rd866;
add.s64 %rd869, %rd101, %rd859;
ld.shared.u8 %rs127, [%rd869];
add.s64 %rd870, %rd101, %rd863;
ld.shared.u8 %rs128, [%rd870];
st.shared.u8 [%rd869], %rs128;
st.shared.u8 [%rd870], %rs127;

BB27_170:
bar.sync 0;
ld.shared.u32 %r149, [%rd657];
ld.shared.u32 %r150, [%rd659];
setp.ge.s32	%p135, %r150, %r149;
@%p135 bra BB27_172;

cvt.u64.u32	%rd876, %r116;
add.s64 %rd878, %rd101, %rd876;
ld.shared.u8 %rs129, [%rd878];
mov.u32 %r1436, 1;
setp.ne.s16	%p136, %rs129, 0;
@%p136 bra BB27_173;

BB27_172:
add.s32 %r1369, %r116, 64;
cvt.u64.u32	%rd879, %r1369;
add.s64 %rd881, %rd101, %rd879;
ld.shared.u8 %rs130, [%rd881];
setp.eq.s16	%p137, %rs130, 0;
selp.u32	%r1436, 1, 0, %p137;

BB27_173:
bfe.u32 %r826, %r13, 7, 1;
setp.ne.s32	%p138, %r1436, %r826;
@%p138 bra BB27_175;

add.s32 %r1380, %r116, 64;
cvt.u64.u32	%rd882, %r116;
st.shared.u32 [%rd659], %r149;
cvt.u64.u32	%rd886, %r1380;
st.shared.u32 [%rd657], %r150;
mul.wide.u32 %rd889, %r116, 8;
add.s64 %rd891, %rd100, %rd889;
ld.shared.u64 %rd892, [%rd891];
mul.wide.u32 %rd893, %r1380, 8;
add.s64 %rd894, %rd100, %rd893;
ld.shared.u64 %rd895, [%rd894];
st.shared.u64 [%rd891], %rd895;
st.shared.u64 [%rd894], %rd892;
add.s64 %rd897, %rd101, %rd882;
ld.shared.u8 %rs131, [%rd897];
add.s64 %rd898, %rd101, %rd886;
ld.shared.u8 %rs132, [%rd898];
st.shared.u8 [%rd897], %rs132;
st.shared.u8 [%rd898], %rs131;

BB27_175:
bar.sync 0;
ld.shared.u32 %r153, [%rd497];
ld.shared.u32 %r154, [%rd499];
setp.ge.s32	%p139, %r154, %r153;
@%p139 bra BB27_177;

cvt.u64.u32	%rd904, %r90;
add.s64 %rd906, %rd101, %rd904;
ld.shared.u8 %rs133, [%rd906];
mov.u32 %r1437, 1;
setp.ne.s16	%p140, %rs133, 0;
@%p140 bra BB27_178;

BB27_177:
add.s32 %r1370, %r90, 32;
cvt.u64.u32	%rd907, %r1370;
add.s64 %rd909, %rd101, %rd907;
ld.shared.u8 %rs134, [%rd909];
setp.eq.s16	%p141, %rs134, 0;
selp.u32	%r1437, 1, 0, %p141;

BB27_178:
bfe.u32 %r848, %r13, 7, 1;
setp.ne.s32	%p142, %r1437, %r848;
@%p142 bra BB27_180;

add.s32 %r1379, %r90, 32;
cvt.u64.u32	%rd910, %r90;
st.shared.u32 [%rd499], %r153;
cvt.u64.u32	%rd914, %r1379;
st.shared.u32 [%rd497], %r154;
mul.wide.u32 %rd917, %r90, 8;
add.s64 %rd919, %rd100, %rd917;
ld.shared.u64 %rd920, [%rd919];
mul.wide.u32 %rd921, %r1379, 8;
add.s64 %rd922, %rd100, %rd921;
ld.shared.u64 %rd923, [%rd922];
st.shared.u64 [%rd919], %rd923;
st.shared.u64 [%rd922], %rd920;
add.s64 %rd925, %rd101, %rd910;
ld.shared.u8 %rs135, [%rd925];
add.s64 %rd926, %rd101, %rd914;
ld.shared.u8 %rs136, [%rd926];
st.shared.u8 [%rd925], %rs136;
st.shared.u8 [%rd926], %rs135;

BB27_180:
bar.sync 0;
ld.shared.u32 %r157, [%rd365];
ld.shared.u32 %r158, [%rd367];
setp.ge.s32	%p143, %r158, %r157;
@%p143 bra BB27_182;

cvt.u64.u32	%rd932, %r68;
add.s64 %rd934, %rd101, %rd932;
ld.shared.u8 %rs137, [%rd934];
mov.u32 %r1438, 1;
setp.ne.s16	%p144, %rs137, 0;
@%p144 bra BB27_183;

BB27_182:
add.s32 %r1371, %r68, 16;
cvt.u64.u32	%rd935, %r1371;
add.s64 %rd937, %rd101, %rd935;
ld.shared.u8 %rs138, [%rd937];
setp.eq.s16	%p145, %rs138, 0;
selp.u32	%r1438, 1, 0, %p145;

BB27_183:
bfe.u32 %r870, %r13, 7, 1;
setp.ne.s32	%p146, %r1438, %r870;
@%p146 bra BB27_185;

add.s32 %r1378, %r68, 16;
cvt.u64.u32	%rd938, %r68;
st.shared.u32 [%rd367], %r157;
cvt.u64.u32	%rd942, %r1378;
st.shared.u32 [%rd365], %r158;
mul.wide.u32 %rd945, %r68, 8;
add.s64 %rd947, %rd100, %rd945;
ld.shared.u64 %rd948, [%rd947];
mul.wide.u32 %rd949, %r1378, 8;
add.s64 %rd950, %rd100, %rd949;
ld.shared.u64 %rd951, [%rd950];
st.shared.u64 [%rd947], %rd951;
st.shared.u64 [%rd950], %rd948;
add.s64 %rd953, %rd101, %rd938;
ld.shared.u8 %rs139, [%rd953];
add.s64 %rd954, %rd101, %rd942;
ld.shared.u8 %rs140, [%rd954];
st.shared.u8 [%rd953], %rs140;
st.shared.u8 [%rd954], %rs139;

BB27_185:
bar.sync 0;
ld.shared.u32 %r161, [%rd261];
ld.shared.u32 %r162, [%rd263];
setp.ge.s32	%p147, %r162, %r161;
@%p147 bra BB27_187;

cvt.u64.u32	%rd960, %r50;
add.s64 %rd962, %rd101, %rd960;
ld.shared.u8 %rs141, [%rd962];
mov.u32 %r1439, 1;
setp.ne.s16	%p148, %rs141, 0;
@%p148 bra BB27_188;

BB27_187:
add.s32 %r1372, %r50, 8;
cvt.u64.u32	%rd963, %r1372;
add.s64 %rd965, %rd101, %rd963;
ld.shared.u8 %rs142, [%rd965];
setp.eq.s16	%p149, %rs142, 0;
selp.u32	%r1439, 1, 0, %p149;

BB27_188:
bfe.u32 %r892, %r13, 7, 1;
setp.ne.s32	%p150, %r1439, %r892;
@%p150 bra BB27_190;

add.s32 %r1377, %r50, 8;
cvt.u64.u32	%rd966, %r50;
st.shared.u32 [%rd263], %r161;
cvt.u64.u32	%rd970, %r1377;
st.shared.u32 [%rd261], %r162;
mul.wide.u32 %rd973, %r50, 8;
add.s64 %rd975, %rd100, %rd973;
ld.shared.u64 %rd976, [%rd975];
mul.wide.u32 %rd977, %r1377, 8;
add.s64 %rd978, %rd100, %rd977;
ld.shared.u64 %rd979, [%rd978];
st.shared.u64 [%rd975], %rd979;
st.shared.u64 [%rd978], %rd976;
add.s64 %rd981, %rd101, %rd966;
ld.shared.u8 %rs143, [%rd981];
add.s64 %rd982, %rd101, %rd970;
ld.shared.u8 %rs144, [%rd982];
st.shared.u8 [%rd981], %rs144;
st.shared.u8 [%rd982], %rs143;

BB27_190:
bar.sync 0;
ld.shared.u32 %r165, [%rd185];
ld.shared.u32 %r166, [%rd187];
setp.ge.s32	%p151, %r166, %r165;
@%p151 bra BB27_192;

cvt.u64.u32	%rd988, %r36;
add.s64 %rd990, %rd101, %rd988;
ld.shared.u8 %rs145, [%rd990];
mov.u32 %r1440, 1;
setp.ne.s16	%p152, %rs145, 0;
@%p152 bra BB27_193;

BB27_192:
add.s32 %r1373, %r36, 4;
cvt.u64.u32	%rd991, %r1373;
add.s64 %rd993, %rd101, %rd991;
ld.shared.u8 %rs146, [%rd993];
setp.eq.s16	%p153, %rs146, 0;
selp.u32	%r1440, 1, 0, %p153;

BB27_193:
bfe.u32 %r914, %r13, 7, 1;
setp.ne.s32	%p154, %r1440, %r914;
@%p154 bra BB27_195;

add.s32 %r1376, %r36, 4;
cvt.u64.u32	%rd994, %r36;
st.shared.u32 [%rd187], %r165;
cvt.u64.u32	%rd998, %r1376;
st.shared.u32 [%rd185], %r166;
mul.wide.u32 %rd1001, %r36, 8;
add.s64 %rd1003, %rd100, %rd1001;
ld.shared.u64 %rd1004, [%rd1003];
mul.wide.u32 %rd1005, %r1376, 8;
add.s64 %rd1006, %rd100, %rd1005;
ld.shared.u64 %rd1007, [%rd1006];
st.shared.u64 [%rd1003], %rd1007;
st.shared.u64 [%rd1006], %rd1004;
add.s64 %rd1009, %rd101, %rd994;
ld.shared.u8 %rs147, [%rd1009];
add.s64 %rd1010, %rd101, %rd998;
ld.shared.u8 %rs148, [%rd1010];
st.shared.u8 [%rd1009], %rs148;
st.shared.u8 [%rd1010], %rs147;

BB27_195:
bar.sync 0;
ld.shared.u32 %r169, [%rd137];
ld.shared.u32 %r170, [%rd139];
setp.ge.s32	%p155, %r170, %r169;
@%p155 bra BB27_197;

cvt.u64.u32	%rd1016, %r26;
add.s64 %rd1018, %rd101, %rd1016;
ld.shared.u8 %rs149, [%rd1018];
mov.u32 %r1441, 1;
setp.ne.s16	%p156, %rs149, 0;
@%p156 bra BB27_198;

BB27_197:
add.s32 %r1374, %r26, 2;
cvt.u64.u32	%rd1019, %r1374;
add.s64 %rd1021, %rd101, %rd1019;
ld.shared.u8 %rs150, [%rd1021];
setp.eq.s16	%p157, %rs150, 0;
selp.u32	%r1441, 1, 0, %p157;

BB27_198:
bfe.u32 %r936, %r13, 7, 1;
setp.ne.s32	%p158, %r1441, %r936;
@%p158 bra BB27_200;

add.s32 %r1375, %r26, 2;
cvt.u64.u32	%rd1022, %r26;
st.shared.u32 [%rd139], %r169;
cvt.u64.u32	%rd1026, %r1375;
st.shared.u32 [%rd137], %r170;
mul.wide.u32 %rd1029, %r26, 8;
add.s64 %rd1031, %rd100, %rd1029;
ld.shared.u64 %rd1032, [%rd1031];
mul.wide.u32 %rd1033, %r1375, 8;
add.s64 %rd1034, %rd100, %rd1033;
ld.shared.u64 %rd1035, [%rd1034];
st.shared.u64 [%rd1031], %rd1035;
st.shared.u64 [%rd1034], %rd1032;
add.s64 %rd1037, %rd101, %rd1022;
ld.shared.u8 %rs151, [%rd1037];
add.s64 %rd1038, %rd101, %rd1026;
ld.shared.u8 %rs152, [%rd1038];
st.shared.u8 [%rd1037], %rs152;
st.shared.u8 [%rd1038], %rs151;

BB27_200:
bar.sync 0;
ld.shared.u32 %r173, [%rd117+4];
ld.shared.u32 %r174, [%rd117];
setp.ge.s32	%p159, %r174, %r173;
@%p159 bra BB27_202;

cvt.u64.u32	%rd1042, %r257;
add.s64 %rd1044, %rd101, %rd1042;
ld.shared.u8 %rs153, [%rd1044];
mov.u32 %r1442, 1;
setp.ne.s16	%p160, %rs153, 0;
@%p160 bra BB27_203;

BB27_202:
cvt.u64.u32	%rd1045, %r257;
add.s64 %rd1047, %rd101, %rd1045;
ld.shared.u8 %rs154, [%rd1047+1];
setp.eq.s16	%p161, %rs154, 0;
selp.u32	%r1442, 1, 0, %p161;

BB27_203:
bfe.u32 %r950, %r13, 7, 1;
setp.ne.s32	%p162, %r1442, %r950;
@%p162 bra BB27_205;

cvt.u64.u32	%rd1048, %r257;
st.shared.u32 [%rd117], %r173;
st.shared.u32 [%rd117+4], %r174;
mul.wide.u32 %rd1052, %r257, 8;
add.s64 %rd1054, %rd100, %rd1052;
ld.shared.u64 %rd1055, [%rd1054];
ld.shared.u64 %rd1056, [%rd1054+8];
st.shared.u64 [%rd1054], %rd1056;
st.shared.u64 [%rd1054+8], %rd1055;
add.s64 %rd1058, %rd101, %rd1048;
ld.shared.u8 %rs155, [%rd1058];
ld.shared.u8 %rs156, [%rd1058+1];
st.shared.u8 [%rd1058], %rs156;
st.shared.u8 [%rd1058+1], %rs155;

BB27_205:
bar.sync 0;
mov.u64 %rd1628, _Z20bitonicSortKVInPlaceIilLin1ELin1E6LTCompIiEmLi1024EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3_$__cuda_local_var_181271_29_non_const_sharedKeys;
and.b32 %r953, %r13, 255;
sub.s32 %r180, %r257, %r953;
add.s32 %r955, %r180, 256;
mul.wide.u32 %rd1059, %r955, 4;
add.s64 %rd1061, %rd1628, %rd1059;
mul.wide.u32 %rd1062, %r180, 4;
add.s64 %rd1063, %rd1628, %rd1062;
ld.shared.u32 %r178, [%rd1061];
ld.shared.u32 %r179, [%rd1063];
setp.ge.s32	%p163, %r179, %r178;
@%p163 bra BB27_207;

cvt.u64.u32	%rd1064, %r180;
add.s64 %rd1066, %rd101, %rd1064;
ld.shared.u8 %rs157, [%rd1066];
mov.u32 %r1443, 1;
setp.ne.s16	%p164, %rs157, 0;
@%p164 bra BB27_208;

BB27_207:
add.s32 %r1348, %r180, 256;
cvt.u64.u32	%rd1067, %r1348;
add.s64 %rd1069, %rd101, %rd1067;
ld.shared.u8 %rs158, [%rd1069];
setp.eq.s16	%p165, %rs158, 0;
selp.u32	%r1443, 1, 0, %p165;

BB27_208:
mov.u32 %r1400, %tid.x;
bfe.u32 %r967, %r1400, 8, 1;
setp.ne.s32	%p166, %r1443, %r967;
@%p166 bra BB27_210;

mul.wide.u32 %rd1649, %r180, 4;
mov.u64 %rd1648, _Z20bitonicSortKVInPlaceIilLin1ELin1E6LTCompIiEmLi1024EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3_$__cuda_local_var_181271_29_non_const_sharedKeys;
add.s64 %rd1647, %rd1648, %rd1649;
add.s32 %r1363, %r180, 256;
mul.wide.u32 %rd1070, %r180, 8;
add.s64 %rd1072, %rd100, %rd1070;
mul.wide.u32 %rd1073, %r1363, 8;
add.s64 %rd1074, %rd100, %rd1073;
cvt.u64.u32	%rd1075, %r180;
st.shared.u32 [%rd1647], %r178;
cvt.u64.u32	%rd1079, %r1363;
st.shared.u32 [%rd1061], %r179;
ld.shared.u64 %rd1082, [%rd1072];
ld.shared.u64 %rd1083, [%rd1074];
st.shared.u64 [%rd1072], %rd1083;
st.shared.u64 [%rd1074], %rd1082;
add.s64 %rd1085, %rd101, %rd1075;
ld.shared.u8 %rs159, [%rd1085];
add.s64 %rd1086, %rd101, %rd1079;
ld.shared.u8 %rs160, [%rd1086];
st.shared.u8 [%rd1085], %rs160;
st.shared.u8 [%rd1086], %rs159;

BB27_210:
bar.sync 0;
mul.wide.u32 %rd1655, %r146, 4;
mov.u64 %rd1654, _Z20bitonicSortKVInPlaceIilLin1ELin1E6LTCompIiEmLi1024EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3_$__cuda_local_var_181271_29_non_const_sharedKeys;
add.s64 %rd1653, %rd1654, %rd1655;
ld.shared.u32 %r183, [%rd845];
ld.shared.u32 %r184, [%rd1653];
setp.ge.s32	%p167, %r184, %r183;
@%p167 bra BB27_212;

cvt.u64.u32	%rd1092, %r146;
add.s64 %rd1094, %rd101, %rd1092;
ld.shared.u8 %rs161, [%rd1094];
mov.u32 %r1444, 1;
setp.ne.s16	%p168, %rs161, 0;
@%p168 bra BB27_213;

BB27_212:
add.s32 %r1349, %r146, 128;
cvt.u64.u32	%rd1095, %r1349;
add.s64 %rd1097, %rd101, %rd1095;
ld.shared.u8 %rs162, [%rd1097];
setp.eq.s16	%p169, %rs162, 0;
selp.u32	%r1444, 1, 0, %p169;

BB27_213:
mov.u32 %r1397, %tid.x;
bfe.u32 %r990, %r1397, 8, 1;
setp.ne.s32	%p170, %r1444, %r990;
@%p170 bra BB27_215;

mul.wide.u32 %rd1652, %r146, 4;
mov.u64 %rd1651, _Z20bitonicSortKVInPlaceIilLin1ELin1E6LTCompIiEmLi1024EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3_$__cuda_local_var_181271_29_non_const_sharedKeys;
add.s64 %rd1650, %rd1651, %rd1652;
add.s32 %r1362, %r146, 128;
cvt.u64.u32	%rd1098, %r146;
st.shared.u32 [%rd1650], %r183;
cvt.u64.u32	%rd1102, %r1362;
st.shared.u32 [%rd845], %r184;
mul.wide.u32 %rd1105, %r146, 8;
add.s64 %rd1107, %rd100, %rd1105;
ld.shared.u64 %rd1108, [%rd1107];
mul.wide.u32 %rd1109, %r1362, 8;
add.s64 %rd1110, %rd100, %rd1109;
ld.shared.u64 %rd1111, [%rd1110];
st.shared.u64 [%rd1107], %rd1111;
st.shared.u64 [%rd1110], %rd1108;
add.s64 %rd1113, %rd101, %rd1098;
ld.shared.u8 %rs163, [%rd1113];
add.s64 %rd1114, %rd101, %rd1102;
ld.shared.u8 %rs164, [%rd1114];
st.shared.u8 [%rd1113], %rs164;
st.shared.u8 [%rd1114], %rs163;

BB27_215:
bar.sync 0;
ld.shared.u32 %r187, [%rd657];
ld.shared.u32 %r188, [%rd659];
setp.ge.s32	%p171, %r188, %r187;
@%p171 bra BB27_217;

cvt.u64.u32	%rd1120, %r116;
add.s64 %rd1122, %rd101, %rd1120;
ld.shared.u8 %rs165, [%rd1122];
mov.u32 %r1445, 1;
setp.ne.s16	%p172, %rs165, 0;
@%p172 bra BB27_218;

BB27_217:
add.s32 %r1350, %r116, 64;
cvt.u64.u32	%rd1123, %r1350;
add.s64 %rd1125, %rd101, %rd1123;
ld.shared.u8 %rs166, [%rd1125];
setp.eq.s16	%p173, %rs166, 0;
selp.u32	%r1445, 1, 0, %p173;

BB27_218:
mov.u32 %r1398, %tid.x;
bfe.u32 %r1012, %r1398, 8, 1;
setp.ne.s32	%p174, %r1445, %r1012;
@%p174 bra BB27_220;

add.s32 %r1361, %r116, 64;
cvt.u64.u32	%rd1126, %r116;
st.shared.u32 [%rd659], %r187;
cvt.u64.u32	%rd1130, %r1361;
st.shared.u32 [%rd657], %r188;
mul.wide.u32 %rd1133, %r116, 8;
add.s64 %rd1135, %rd100, %rd1133;
ld.shared.u64 %rd1136, [%rd1135];
mul.wide.u32 %rd1137, %r1361, 8;
add.s64 %rd1138, %rd100, %rd1137;
ld.shared.u64 %rd1139, [%rd1138];
st.shared.u64 [%rd1135], %rd1139;
st.shared.u64 [%rd1138], %rd1136;
add.s64 %rd1141, %rd101, %rd1126;
ld.shared.u8 %rs167, [%rd1141];
add.s64 %rd1142, %rd101, %rd1130;
ld.shared.u8 %rs168, [%rd1142];
st.shared.u8 [%rd1141], %rs168;
st.shared.u8 [%rd1142], %rs167;

BB27_220:
bar.sync 0;
ld.shared.u32 %r191, [%rd497];
ld.shared.u32 %r192, [%rd499];
setp.ge.s32	%p175, %r192, %r191;
@%p175 bra BB27_222;

cvt.u64.u32	%rd1148, %r90;
add.s64 %rd1150, %rd101, %rd1148;
ld.shared.u8 %rs169, [%rd1150];
mov.u32 %r1446, 1;
setp.ne.s16	%p176, %rs169, 0;
@%p176 bra BB27_223;

BB27_222:
add.s32 %r1351, %r90, 32;
cvt.u64.u32	%rd1151, %r1351;
add.s64 %rd1153, %rd101, %rd1151;
ld.shared.u8 %rs170, [%rd1153];
setp.eq.s16	%p177, %rs170, 0;
selp.u32	%r1446, 1, 0, %p177;

BB27_223:
mov.u32 %r1399, %tid.x;
bfe.u32 %r1034, %r1399, 8, 1;
setp.ne.s32	%p178, %r1446, %r1034;
@%p178 bra BB27_225;

add.s32 %r1360, %r90, 32;
cvt.u64.u32	%rd1154, %r90;
st.shared.u32 [%rd499], %r191;
cvt.u64.u32	%rd1158, %r1360;
st.shared.u32 [%rd497], %r192;
mul.wide.u32 %rd1161, %r90, 8;
add.s64 %rd1163, %rd100, %rd1161;
ld.shared.u64 %rd1164, [%rd1163];
mul.wide.u32 %rd1165, %r1360, 8;
add.s64 %rd1166, %rd100, %rd1165;
ld.shared.u64 %rd1167, [%rd1166];
st.shared.u64 [%rd1163], %rd1167;
st.shared.u64 [%rd1166], %rd1164;
add.s64 %rd1169, %rd101, %rd1154;
ld.shared.u8 %rs171, [%rd1169];
add.s64 %rd1170, %rd101, %rd1158;
ld.shared.u8 %rs172, [%rd1170];
st.shared.u8 [%rd1169], %rs172;
st.shared.u8 [%rd1170], %rs171;

BB27_225:
bar.sync 0;
ld.shared.u32 %r195, [%rd365];
ld.shared.u32 %r196, [%rd367];
setp.ge.s32	%p179, %r196, %r195;
@%p179 bra BB27_227;

cvt.u64.u32	%rd1176, %r68;
add.s64 %rd1178, %rd101, %rd1176;
ld.shared.u8 %rs173, [%rd1178];
mov.u32 %r1447, 1;
setp.ne.s16	%p180, %rs173, 0;
@%p180 bra BB27_228;

BB27_227:
add.s32 %r1352, %r68, 16;
cvt.u64.u32	%rd1179, %r1352;
add.s64 %rd1181, %rd101, %rd1179;
ld.shared.u8 %rs174, [%rd1181];
setp.eq.s16	%p181, %rs174, 0;
selp.u32	%r1447, 1, 0, %p181;

BB27_228:
mov.u32 %r1394, %tid.x;
bfe.u32 %r1056, %r1394, 8, 1;
setp.ne.s32	%p182, %r1447, %r1056;
@%p182 bra BB27_230;

add.s32 %r1359, %r68, 16;
cvt.u64.u32	%rd1182, %r68;
st.shared.u32 [%rd367], %r195;
cvt.u64.u32	%rd1186, %r1359;
st.shared.u32 [%rd365], %r196;
mul.wide.u32 %rd1189, %r68, 8;
add.s64 %rd1191, %rd100, %rd1189;
ld.shared.u64 %rd1192, [%rd1191];
mul.wide.u32 %rd1193, %r1359, 8;
add.s64 %rd1194, %rd100, %rd1193;
ld.shared.u64 %rd1195, [%rd1194];
st.shared.u64 [%rd1191], %rd1195;
st.shared.u64 [%rd1194], %rd1192;
add.s64 %rd1197, %rd101, %rd1182;
ld.shared.u8 %rs175, [%rd1197];
add.s64 %rd1198, %rd101, %rd1186;
ld.shared.u8 %rs176, [%rd1198];
st.shared.u8 [%rd1197], %rs176;
st.shared.u8 [%rd1198], %rs175;

BB27_230:
bar.sync 0;
ld.shared.u32 %r199, [%rd261];
ld.shared.u32 %r200, [%rd263];
setp.ge.s32	%p183, %r200, %r199;
@%p183 bra BB27_232;

cvt.u64.u32	%rd1204, %r50;
add.s64 %rd1206, %rd101, %rd1204;
ld.shared.u8 %rs177, [%rd1206];
mov.u32 %r1448, 1;
setp.ne.s16	%p184, %rs177, 0;
@%p184 bra BB27_233;

BB27_232:
add.s32 %r1353, %r50, 8;
cvt.u64.u32	%rd1207, %r1353;
add.s64 %rd1209, %rd101, %rd1207;
ld.shared.u8 %rs178, [%rd1209];
setp.eq.s16	%p185, %rs178, 0;
selp.u32	%r1448, 1, 0, %p185;

BB27_233:
mov.u32 %r1395, %tid.x;
bfe.u32 %r1078, %r1395, 8, 1;
setp.ne.s32	%p186, %r1448, %r1078;
@%p186 bra BB27_235;

add.s32 %r1358, %r50, 8;
cvt.u64.u32	%rd1210, %r50;
st.shared.u32 [%rd263], %r199;
cvt.u64.u32	%rd1214, %r1358;
st.shared.u32 [%rd261], %r200;
mul.wide.u32 %rd1217, %r50, 8;
add.s64 %rd1219, %rd100, %rd1217;
ld.shared.u64 %rd1220, [%rd1219];
mul.wide.u32 %rd1221, %r1358, 8;
add.s64 %rd1222, %rd100, %rd1221;
ld.shared.u64 %rd1223, [%rd1222];
st.shared.u64 [%rd1219], %rd1223;
st.shared.u64 [%rd1222], %rd1220;
add.s64 %rd1225, %rd101, %rd1210;
ld.shared.u8 %rs179, [%rd1225];
add.s64 %rd1226, %rd101, %rd1214;
ld.shared.u8 %rs180, [%rd1226];
st.shared.u8 [%rd1225], %rs180;
st.shared.u8 [%rd1226], %rs179;

BB27_235:
bar.sync 0;
ld.shared.u32 %r203, [%rd185];
ld.shared.u32 %r204, [%rd187];
setp.ge.s32	%p187, %r204, %r203;
@%p187 bra BB27_237;

cvt.u64.u32	%rd1232, %r36;
add.s64 %rd1234, %rd101, %rd1232;
ld.shared.u8 %rs181, [%rd1234];
mov.u32 %r1449, 1;
setp.ne.s16	%p188, %rs181, 0;
@%p188 bra BB27_238;

BB27_237:
add.s32 %r1354, %r36, 4;
cvt.u64.u32	%rd1235, %r1354;
add.s64 %rd1237, %rd101, %rd1235;
ld.shared.u8 %rs182, [%rd1237];
setp.eq.s16	%p189, %rs182, 0;
selp.u32	%r1449, 1, 0, %p189;

BB27_238:
mov.u32 %r1396, %tid.x;
bfe.u32 %r1100, %r1396, 8, 1;
setp.ne.s32	%p190, %r1449, %r1100;
@%p190 bra BB27_240;

add.s32 %r1357, %r36, 4;
cvt.u64.u32	%rd1238, %r36;
st.shared.u32 [%rd187], %r203;
cvt.u64.u32	%rd1242, %r1357;
st.shared.u32 [%rd185], %r204;
mul.wide.u32 %rd1245, %r36, 8;
add.s64 %rd1247, %rd100, %rd1245;
ld.shared.u64 %rd1248, [%rd1247];
mul.wide.u32 %rd1249, %r1357, 8;
add.s64 %rd1250, %rd100, %rd1249;
ld.shared.u64 %rd1251, [%rd1250];
st.shared.u64 [%rd1247], %rd1251;
st.shared.u64 [%rd1250], %rd1248;
add.s64 %rd1253, %rd101, %rd1238;
ld.shared.u8 %rs183, [%rd1253];
add.s64 %rd1254, %rd101, %rd1242;
ld.shared.u8 %rs184, [%rd1254];
st.shared.u8 [%rd1253], %rs184;
st.shared.u8 [%rd1254], %rs183;

BB27_240:
bar.sync 0;
ld.shared.u32 %r207, [%rd137];
ld.shared.u32 %r208, [%rd139];
setp.ge.s32	%p191, %r208, %r207;
@%p191 bra BB27_242;

cvt.u64.u32	%rd1260, %r26;
add.s64 %rd1262, %rd101, %rd1260;
ld.shared.u8 %rs185, [%rd1262];
mov.u32 %r1450, 1;
setp.ne.s16	%p192, %rs185, 0;
@%p192 bra BB27_243;

BB27_242:
add.s32 %r1355, %r26, 2;
cvt.u64.u32	%rd1263, %r1355;
add.s64 %rd1265, %rd101, %rd1263;
ld.shared.u8 %rs186, [%rd1265];
setp.eq.s16	%p193, %rs186, 0;
selp.u32	%r1450, 1, 0, %p193;

BB27_243:
mov.u32 %r1364, %tid.x;
bfe.u32 %r1122, %r1364, 8, 1;
setp.ne.s32	%p194, %r1450, %r1122;
@%p194 bra BB27_245;

add.s32 %r1356, %r26, 2;
cvt.u64.u32	%rd1266, %r26;
st.shared.u32 [%rd139], %r207;
cvt.u64.u32	%rd1270, %r1356;
st.shared.u32 [%rd137], %r208;
mul.wide.u32 %rd1273, %r26, 8;
add.s64 %rd1275, %rd100, %rd1273;
ld.shared.u64 %rd1276, [%rd1275];
mul.wide.u32 %rd1277, %r1356, 8;
add.s64 %rd1278, %rd100, %rd1277;
ld.shared.u64 %rd1279, [%rd1278];
st.shared.u64 [%rd1275], %rd1279;
st.shared.u64 [%rd1278], %rd1276;
add.s64 %rd1281, %rd101, %rd1266;
ld.shared.u8 %rs187, [%rd1281];
add.s64 %rd1282, %rd101, %rd1270;
ld.shared.u8 %rs188, [%rd1282];
st.shared.u8 [%rd1281], %rs188;
st.shared.u8 [%rd1282], %rs187;

BB27_245:
bar.sync 0;
ld.shared.u32 %r211, [%rd117+4];
ld.shared.u32 %r212, [%rd117];
setp.ge.s32	%p195, %r212, %r211;
@%p195 bra BB27_247;

cvt.u64.u32	%rd1286, %r257;
add.s64 %rd1288, %rd101, %rd1286;
ld.shared.u8 %rs189, [%rd1288];
mov.u32 %r1451, 1;
setp.ne.s16	%p196, %rs189, 0;
@%p196 bra BB27_248;

BB27_247:
cvt.u64.u32	%rd1289, %r257;
add.s64 %rd1291, %rd101, %rd1289;
ld.shared.u8 %rs190, [%rd1291+1];
setp.eq.s16	%p197, %rs190, 0;
selp.u32	%r1451, 1, 0, %p197;

BB27_248:
mov.u32 %r1365, %tid.x;
bfe.u32 %r1136, %r1365, 8, 1;
setp.ne.s32	%p198, %r1451, %r1136;
@%p198 bra BB27_250;

cvt.u64.u32	%rd1292, %r257;
st.shared.u32 [%rd117], %r211;
st.shared.u32 [%rd117+4], %r212;
mul.wide.u32 %rd1296, %r257, 8;
add.s64 %rd1298, %rd100, %rd1296;
ld.shared.u64 %rd1299, [%rd1298];
ld.shared.u64 %rd1300, [%rd1298+8];
st.shared.u64 [%rd1298], %rd1300;
st.shared.u64 [%rd1298+8], %rd1299;
add.s64 %rd1302, %rd101, %rd1292;
ld.shared.u8 %rs191, [%rd1302];
ld.shared.u8 %rs192, [%rd1302+1];
st.shared.u8 [%rd1302], %rs192;
st.shared.u8 [%rd1302+1], %rs191;

BB27_250:
bar.sync 0;
mov.u32 %r1366, %tid.x;
mov.u64 %rd1629, _Z20bitonicSortKVInPlaceIilLin1ELin1E6LTCompIiEmLi1024EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3_$__cuda_local_var_181271_29_non_const_sharedKeys;
and.b32 %r1139, %r1366, 511;
sub.s32 %r1140, %r257, %r1139;
add.s32 %r1141, %r1140, 512;
mul.wide.u32 %rd1303, %r1141, 4;
add.s64 %rd1305, %rd1629, %rd1303;
mul.wide.u32 %rd1306, %r1140, 4;
add.s64 %rd1307, %rd1629, %rd1306;
ld.shared.u32 %r217, [%rd1305];
ld.shared.u32 %r218, [%rd1307];
setp.ge.s32	%p199, %r218, %r217;
@%p199 bra BB27_252;

cvt.u64.u32	%rd1308, %r1140;
add.s64 %rd1310, %rd101, %rd1308;
ld.shared.u8 %rs193, [%rd1310];
setp.ne.s16	%p200, %rs193, 0;
@%p200 bra BB27_254;

BB27_252:
add.s32 %r1367, %r1140, 512;
cvt.u64.u32	%rd1311, %r1367;
add.s64 %rd1313, %rd101, %rd1311;
ld.shared.u8 %rs1, [%rd1313];
setp.eq.s16	%p201, %rs1, 0;
@%p201 bra BB27_254;

mul.wide.u32 %rd1632, %r1141, 4;
mov.u64 %rd1631, _Z20bitonicSortKVInPlaceIilLin1ELin1E6LTCompIiEmLi1024EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3_$__cuda_local_var_181271_29_non_const_sharedKeys;
add.s64 %rd1630, %rd1631, %rd1632;
mul.wide.u32 %rd1619, %r1140, 4;
mov.u64 %rd1618, _Z20bitonicSortKVInPlaceIilLin1ELin1E6LTCompIiEmLi1024EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3_$__cuda_local_var_181271_29_non_const_sharedKeys;
add.s64 %rd1617, %rd1618, %rd1619;
add.s32 %r1324, %r1140, 512;
cvt.u64.u32	%rd1314, %r1140;
st.shared.u32 [%rd1617], %r217;
st.shared.u32 [%rd1630], %r218;
mul.wide.u32 %rd1321, %r1140, 8;
add.s64 %rd1323, %rd100, %rd1321;
ld.shared.u64 %rd1324, [%rd1323];
mul.wide.u32 %rd1325, %r1324, 8;
add.s64 %rd1326, %rd100, %rd1325;
ld.shared.u64 %rd1327, [%rd1326];
st.shared.u64 [%rd1323], %rd1327;
st.shared.u64 [%rd1326], %rd1324;
add.s64 %rd1329, %rd101, %rd1314;
ld.shared.u8 %rs194, [%rd1329];
st.shared.u8 [%rd1329], %rs1;
st.shared.u8 [%rd1313], %rs194;

BB27_254:
bar.sync 0;
mul.wide.u32 %rd1643, %r180, 4;
mov.u64 %rd1642, _Z20bitonicSortKVInPlaceIilLin1ELin1E6LTCompIiEmLi1024EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3_$__cuda_local_var_181271_29_non_const_sharedKeys;
add.s64 %rd1641, %rd1642, %rd1643;
ld.shared.u32 %r219, [%rd1061];
ld.shared.u32 %r220, [%rd1641];
setp.ge.s32	%p202, %r220, %r219;
@%p202 bra BB27_256;

cvt.u64.u32	%rd1336, %r180;
add.s64 %rd1338, %rd101, %rd1336;
ld.shared.u8 %rs195, [%rd1338];
setp.ne.s16	%p203, %rs195, 0;
@%p203 bra BB27_258;

BB27_256:
add.s32 %r1325, %r180, 256;
cvt.u64.u32	%rd1339, %r1325;
add.s64 %rd1341, %rd101, %rd1339;
ld.shared.u8 %rs2, [%rd1341];
setp.eq.s16	%p204, %rs2, 0;
@%p204 bra BB27_258;

mul.wide.u32 %rd1635, %r180, 4;
mov.u64 %rd1634, _Z20bitonicSortKVInPlaceIilLin1ELin1E6LTCompIiEmLi1024EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3_$__cuda_local_var_181271_29_non_const_sharedKeys;
add.s64 %rd1633, %rd1634, %rd1635;
add.s32 %r1326, %r180, 256;
cvt.u64.u32	%rd1342, %r180;
st.shared.u32 [%rd1633], %r219;
st.shared.u32 [%rd1061], %r220;
mul.wide.u32 %rd1349, %r180, 8;
add.s64 %rd1351, %rd100, %rd1349;
ld.shared.u64 %rd1352, [%rd1351];
mul.wide.u32 %rd1353, %r1326, 8;
add.s64 %rd1354, %rd100, %rd1353;
ld.shared.u64 %rd1355, [%rd1354];
st.shared.u64 [%rd1351], %rd1355;
st.shared.u64 [%rd1354], %rd1352;
add.s64 %rd1357, %rd101, %rd1342;
ld.shared.u8 %rs196, [%rd1357];
st.shared.u8 [%rd1357], %rs2;
st.shared.u8 [%rd1341], %rs196;

BB27_258:
bar.sync 0;
mul.wide.u32 %rd1646, %r146, 4;
mov.u64 %rd1645, _Z20bitonicSortKVInPlaceIilLin1ELin1E6LTCompIiEmLi1024EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3_$__cuda_local_var_181271_29_non_const_sharedKeys;
add.s64 %rd1644, %rd1645, %rd1646;
ld.shared.u32 %r221, [%rd845];
ld.shared.u32 %r222, [%rd1644];
setp.ge.s32	%p205, %r222, %r221;
@%p205 bra BB27_260;

cvt.u64.u32	%rd1364, %r146;
add.s64 %rd1366, %rd101, %rd1364;
ld.shared.u8 %rs197, [%rd1366];
setp.ne.s16	%p206, %rs197, 0;
@%p206 bra BB27_262;

BB27_260:
add.s32 %r1327, %r146, 128;
cvt.u64.u32	%rd1367, %r1327;
add.s64 %rd1369, %rd101, %rd1367;
ld.shared.u8 %rs3, [%rd1369];
setp.eq.s16	%p207, %rs3, 0;
@%p207 bra BB27_262;

mul.wide.u32 %rd1638, %r146, 4;
mov.u64 %rd1637, _Z20bitonicSortKVInPlaceIilLin1ELin1E6LTCompIiEmLi1024EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3_$__cuda_local_var_181271_29_non_const_sharedKeys;
add.s64 %rd1636, %rd1637, %rd1638;
add.s32 %r1328, %r146, 128;
cvt.u64.u32	%rd1370, %r146;
st.shared.u32 [%rd1636], %r221;
st.shared.u32 [%rd845], %r222;
mul.wide.u32 %rd1377, %r146, 8;
add.s64 %rd1379, %rd100, %rd1377;
ld.shared.u64 %rd1380, [%rd1379];
mul.wide.u32 %rd1381, %r1328, 8;
add.s64 %rd1382, %rd100, %rd1381;
ld.shared.u64 %rd1383, [%rd1382];
st.shared.u64 [%rd1379], %rd1383;
st.shared.u64 [%rd1382], %rd1380;
add.s64 %rd1385, %rd101, %rd1370;
ld.shared.u8 %rs198, [%rd1385];
st.shared.u8 [%rd1385], %rs3;
st.shared.u8 [%rd1369], %rs198;

BB27_262:
bar.sync 0;
ld.shared.u32 %r223, [%rd657];
ld.shared.u32 %r224, [%rd659];
setp.ge.s32	%p208, %r224, %r223;
@%p208 bra BB27_264;

cvt.u64.u32	%rd1392, %r116;
add.s64 %rd1394, %rd101, %rd1392;
ld.shared.u8 %rs199, [%rd1394];
setp.ne.s16	%p209, %rs199, 0;
@%p209 bra BB27_266;

BB27_264:
add.s32 %r1329, %r116, 64;
cvt.u64.u32	%rd1395, %r1329;
add.s64 %rd1397, %rd101, %rd1395;
ld.shared.u8 %rs4, [%rd1397];
setp.eq.s16	%p210, %rs4, 0;
@%p210 bra BB27_266;

add.s32 %r1330, %r116, 64;
cvt.u64.u32	%rd1398, %r116;
st.shared.u32 [%rd659], %r223;
st.shared.u32 [%rd657], %r224;
mul.wide.u32 %rd1405, %r116, 8;
add.s64 %rd1407, %rd100, %rd1405;
ld.shared.u64 %rd1408, [%rd1407];
mul.wide.u32 %rd1409, %r1330, 8;
add.s64 %rd1410, %rd100, %rd1409;
ld.shared.u64 %rd1411, [%rd1410];
st.shared.u64 [%rd1407], %rd1411;
st.shared.u64 [%rd1410], %rd1408;
add.s64 %rd1413, %rd101, %rd1398;
ld.shared.u8 %rs200, [%rd1413];
st.shared.u8 [%rd1413], %rs4;
st.shared.u8 [%rd1397], %rs200;

BB27_266:
bar.sync 0;
ld.shared.u32 %r225, [%rd497];
ld.shared.u32 %r226, [%rd499];
setp.ge.s32	%p211, %r226, %r225;
@%p211 bra BB27_268;

cvt.u64.u32	%rd1420, %r90;
add.s64 %rd1422, %rd101, %rd1420;
ld.shared.u8 %rs201, [%rd1422];
setp.ne.s16	%p212, %rs201, 0;
@%p212 bra BB27_270;

BB27_268:
add.s32 %r1331, %r90, 32;
cvt.u64.u32	%rd1423, %r1331;
add.s64 %rd1425, %rd101, %rd1423;
ld.shared.u8 %rs5, [%rd1425];
setp.eq.s16	%p213, %rs5, 0;
@%p213 bra BB27_270;

add.s32 %r1332, %r90, 32;
cvt.u64.u32	%rd1426, %r90;
st.shared.u32 [%rd499], %r225;
st.shared.u32 [%rd497], %r226;
mul.wide.u32 %rd1433, %r90, 8;
add.s64 %rd1435, %rd100, %rd1433;
ld.shared.u64 %rd1436, [%rd1435];
mul.wide.u32 %rd1437, %r1332, 8;
add.s64 %rd1438, %rd100, %rd1437;
ld.shared.u64 %rd1439, [%rd1438];
st.shared.u64 [%rd1435], %rd1439;
st.shared.u64 [%rd1438], %rd1436;
add.s64 %rd1441, %rd101, %rd1426;
ld.shared.u8 %rs202, [%rd1441];
st.shared.u8 [%rd1441], %rs5;
st.shared.u8 [%rd1425], %rs202;

BB27_270:
bar.sync 0;
ld.shared.u32 %r227, [%rd365];
ld.shared.u32 %r228, [%rd367];
setp.ge.s32	%p214, %r228, %r227;
@%p214 bra BB27_272;

cvt.u64.u32	%rd1448, %r68;
add.s64 %rd1450, %rd101, %rd1448;
ld.shared.u8 %rs203, [%rd1450];
setp.ne.s16	%p215, %rs203, 0;
@%p215 bra BB27_274;

BB27_272:
add.s32 %r1333, %r68, 16;
cvt.u64.u32	%rd1451, %r1333;
add.s64 %rd1453, %rd101, %rd1451;
ld.shared.u8 %rs6, [%rd1453];
setp.eq.s16	%p216, %rs6, 0;
@%p216 bra BB27_274;

add.s32 %r1334, %r68, 16;
cvt.u64.u32	%rd1454, %r68;
st.shared.u32 [%rd367], %r227;
st.shared.u32 [%rd365], %r228;
mul.wide.u32 %rd1461, %r68, 8;
add.s64 %rd1463, %rd100, %rd1461;
ld.shared.u64 %rd1464, [%rd1463];
mul.wide.u32 %rd1465, %r1334, 8;
add.s64 %rd1466, %rd100, %rd1465;
ld.shared.u64 %rd1467, [%rd1466];
st.shared.u64 [%rd1463], %rd1467;
st.shared.u64 [%rd1466], %rd1464;
add.s64 %rd1469, %rd101, %rd1454;
ld.shared.u8 %rs204, [%rd1469];
st.shared.u8 [%rd1469], %rs6;
st.shared.u8 [%rd1453], %rs204;

BB27_274:
bar.sync 0;
ld.shared.u32 %r229, [%rd261];
ld.shared.u32 %r230, [%rd263];
setp.ge.s32	%p217, %r230, %r229;
@%p217 bra BB27_276;

cvt.u64.u32	%rd1476, %r50;
add.s64 %rd1478, %rd101, %rd1476;
ld.shared.u8 %rs205, [%rd1478];
setp.ne.s16	%p218, %rs205, 0;
@%p218 bra BB27_278;

BB27_276:
add.s32 %r1335, %r50, 8;
cvt.u64.u32	%rd1479, %r1335;
add.s64 %rd1481, %rd101, %rd1479;
ld.shared.u8 %rs7, [%rd1481];
setp.eq.s16	%p219, %rs7, 0;
@%p219 bra BB27_278;

add.s32 %r1336, %r50, 8;
cvt.u64.u32	%rd1482, %r50;
st.shared.u32 [%rd263], %r229;
st.shared.u32 [%rd261], %r230;
mul.wide.u32 %rd1489, %r50, 8;
add.s64 %rd1491, %rd100, %rd1489;
ld.shared.u64 %rd1492, [%rd1491];
mul.wide.u32 %rd1493, %r1336, 8;
add.s64 %rd1494, %rd100, %rd1493;
ld.shared.u64 %rd1495, [%rd1494];
st.shared.u64 [%rd1491], %rd1495;
st.shared.u64 [%rd1494], %rd1492;
add.s64 %rd1497, %rd101, %rd1482;
ld.shared.u8 %rs206, [%rd1497];
st.shared.u8 [%rd1497], %rs7;
st.shared.u8 [%rd1481], %rs206;

BB27_278:
bar.sync 0;
ld.shared.u32 %r231, [%rd185];
ld.shared.u32 %r232, [%rd187];
setp.ge.s32	%p220, %r232, %r231;
@%p220 bra BB27_280;

cvt.u64.u32	%rd1504, %r36;
add.s64 %rd1506, %rd101, %rd1504;
ld.shared.u8 %rs207, [%rd1506];
setp.ne.s16	%p221, %rs207, 0;
@%p221 bra BB27_282;

BB27_280:
add.s32 %r1337, %r36, 4;
cvt.u64.u32	%rd1507, %r1337;
add.s64 %rd1509, %rd101, %rd1507;
ld.shared.u8 %rs8, [%rd1509];
setp.eq.s16	%p222, %rs8, 0;
@%p222 bra BB27_282;

add.s32 %r1338, %r36, 4;
cvt.u64.u32	%rd1510, %r36;
st.shared.u32 [%rd187], %r231;
st.shared.u32 [%rd185], %r232;
mul.wide.u32 %rd1517, %r36, 8;
add.s64 %rd1519, %rd100, %rd1517;
ld.shared.u64 %rd1520, [%rd1519];
mul.wide.u32 %rd1521, %r1338, 8;
add.s64 %rd1522, %rd100, %rd1521;
ld.shared.u64 %rd1523, [%rd1522];
st.shared.u64 [%rd1519], %rd1523;
st.shared.u64 [%rd1522], %rd1520;
add.s64 %rd1525, %rd101, %rd1510;
ld.shared.u8 %rs208, [%rd1525];
st.shared.u8 [%rd1525], %rs8;
st.shared.u8 [%rd1509], %rs208;

BB27_282:
bar.sync 0;
ld.shared.u32 %r233, [%rd137];
ld.shared.u32 %r234, [%rd139];
setp.ge.s32	%p223, %r234, %r233;
@%p223 bra BB27_284;

cvt.u64.u32	%rd1532, %r26;
add.s64 %rd1534, %rd101, %rd1532;
ld.shared.u8 %rs209, [%rd1534];
setp.ne.s16	%p224, %rs209, 0;
@%p224 bra BB27_286;

BB27_284:
add.s32 %r1339, %r26, 2;
cvt.u64.u32	%rd1535, %r1339;
add.s64 %rd1537, %rd101, %rd1535;
ld.shared.u8 %rs9, [%rd1537];
setp.eq.s16	%p225, %rs9, 0;
@%p225 bra BB27_286;

add.s32 %r1340, %r26, 2;
cvt.u64.u32	%rd1538, %r26;
st.shared.u32 [%rd139], %r233;
st.shared.u32 [%rd137], %r234;
mul.wide.u32 %rd1545, %r26, 8;
add.s64 %rd1547, %rd100, %rd1545;
ld.shared.u64 %rd1548, [%rd1547];
mul.wide.u32 %rd1549, %r1340, 8;
add.s64 %rd1550, %rd100, %rd1549;
ld.shared.u64 %rd1551, [%rd1550];
st.shared.u64 [%rd1547], %rd1551;
st.shared.u64 [%rd1550], %rd1548;
add.s64 %rd1553, %rd101, %rd1538;
ld.shared.u8 %rs210, [%rd1553];
st.shared.u8 [%rd1553], %rs9;
st.shared.u8 [%rd1537], %rs210;

BB27_286:
bar.sync 0;
ld.shared.u32 %r235, [%rd117+4];
ld.shared.u32 %r236, [%rd117];
setp.ge.s32	%p226, %r236, %r235;
@%p226 bra BB27_288;

cvt.u64.u32	%rd1558, %r257;
add.s64 %rd1560, %rd101, %rd1558;
ld.shared.u8 %rs211, [%rd1560];
setp.ne.s16	%p227, %rs211, 0;
@%p227 bra BB27_290;

BB27_288:
cvt.u64.u32	%rd1561, %r257;
add.s64 %rd1563, %rd101, %rd1561;
ld.shared.u8 %rs10, [%rd1563+1];
setp.eq.s16	%p228, %rs10, 0;
@%p228 bra BB27_290;

st.shared.u32 [%rd117], %r235;
st.shared.u32 [%rd117+4], %r236;
mul.wide.u32 %rd1568, %r257, 8;
add.s64 %rd1570, %rd100, %rd1568;
ld.shared.u64 %rd1571, [%rd1570];
ld.shared.u64 %rd1572, [%rd1570+8];
st.shared.u64 [%rd1570], %rd1572;
st.shared.u64 [%rd1570+8], %rd1571;
ld.shared.u8 %rs212, [%rd1563];
st.shared.u8 [%rd1563], %rs10;
st.shared.u8 [%rd1563+1], %rs212;

BB27_290:
mov.u32 %r1341, %tid.x;
ld.param.u64 %rd1621, [_Z20bitonicSortKVInPlaceIilLin1ELin1E6LTCompIiEmLi1024EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_2];
cvt.s64.s32	%rd1620, %r1341;
setp.lt.u64	%p230, %rd1620, %rd1621;
bar.sync 0;
@!%p230 bra BB27_292;
bra.uni BB27_291;

BB27_291:
mov.u64 %rd1627, _Z20bitonicSortKVInPlaceIilLin1ELin1E6LTCompIiEmLi1024EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3_$__cuda_local_var_181271_29_non_const_sharedKeys;
mov.u32 %r1347, %tid.x;
mov.u32 %r1346, %tid.x;
cvt.s64.s32	%rd1626, %r1346;
mul.wide.s32 %rd1577, %r1346, 4;
add.s64 %rd1579, %rd1627, %rd1577;
ld.shared.u32 %r1318, [%rd1579];
ld.local.u64 %rd1580, [%rd2];
cvta.to.global.u64 %rd1581, %rd1580;
mul.lo.s64 %rd1582, %rd1626, %rd54;
add.s64 %rd1583, %rd1582, %rd25;
shl.b64 %rd1584, %rd1583, 2;
add.s64 %rd1585, %rd1581, %rd1584;
st.global.u32 [%rd1585], %r1318;
mul.wide.s32 %rd1586, %r1346, 8;
add.s64 %rd1588, %rd100, %rd1586;
ld.shared.u64 %rd1589, [%rd1588];
ld.local.u64 %rd1590, [%rd3];
cvta.to.global.u64 %rd1591, %rd1590;
mul.lo.s64 %rd1592, %rd1626, %rd55;
add.s64 %rd1593, %rd1592, %rd42;
shl.b64 %rd1594, %rd1593, 3;
add.s64 %rd1595, %rd1591, %rd1594;
st.global.u64 [%rd1595], %rd1589;

BB27_292:
mov.u32 %r1343, %tid.x;
add.s32 %r1342, %r1343, 512;
ld.param.u64 %rd1623, [_Z20bitonicSortKVInPlaceIilLin1ELin1E6LTCompIiEmLi1024EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_2];
cvt.s64.s32	%rd1622, %r1342;
setp.ge.u64	%p231, %rd1622, %rd1623;
@%p231 bra BB27_294;

mov.u32 %r1345, %tid.x;
mov.u64 %rd1625, _Z20bitonicSortKVInPlaceIilLin1ELin1E6LTCompIiEmLi1024EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3_$__cuda_local_var_181271_29_non_const_sharedKeys;
add.s32 %r1344, %r1345, 512;
cvt.s64.s32	%rd1624, %r1344;
mul.wide.s32 %rd1597, %r1345, 4;
add.s64 %rd1599, %rd1625, %rd1597;
ld.shared.u32 %r1322, [%rd1599+2048];
ld.local.u64 %rd1600, [%rd2];
cvta.to.global.u64 %rd1601, %rd1600;
mul.lo.s64 %rd1603, %rd1624, %rd54;
add.s64 %rd1604, %rd1603, %rd25;
shl.b64 %rd1605, %rd1604, 2;
add.s64 %rd1606, %rd1601, %rd1605;
st.global.u32 [%rd1606], %r1322;
mul.wide.s32 %rd1607, %r1345, 8;
add.s64 %rd1609, %rd100, %rd1607;
ld.shared.u64 %rd1610, [%rd1609+4096];
ld.local.u64 %rd1611, [%rd3];
cvta.to.global.u64 %rd1612, %rd1611;
mul.lo.s64 %rd1613, %rd1624, %rd55;
add.s64 %rd1614, %rd1613, %rd42;
shl.b64 %rd1615, %rd1614, 3;
add.s64 %rd1616, %rd1612, %rd1615;
st.global.u64 [%rd1616], %rd1610;

BB27_294:
ret;
}


.visible .entry _Z20bitonicSortKVInPlaceIilLin1ELin1E6GTCompIiEmLi128EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3_(
.param .align 8 .b8 _Z20bitonicSortKVInPlaceIilLin1ELin1E6GTCompIiEmLi128EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_0[416],
.param .u64 _Z20bitonicSortKVInPlaceIilLin1ELin1E6GTCompIiEmLi128EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_1,
.param .u64 _Z20bitonicSortKVInPlaceIilLin1ELin1E6GTCompIiEmLi128EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_2,
.param .u64 _Z20bitonicSortKVInPlaceIilLin1ELin1E6GTCompIiEmLi128EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_3,
.param .align 8 .b8 _Z20bitonicSortKVInPlaceIilLin1ELin1E6GTCompIiEmLi128EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_4[416],
.param .u64 _Z20bitonicSortKVInPlaceIilLin1ELin1E6GTCompIiEmLi128EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_5,
.param .align 1 .b8 _Z20bitonicSortKVInPlaceIilLin1ELin1E6GTCompIiEmLi128EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_6[1]
)
.maxntid 1024, 1, 1
{
.local .align 8 .b8 __local_depot28[832];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<127>;
.reg .b16 %rs<108>;
.reg .b32 %r<701>;
.reg .b64 %rd<924>;

	.shared .align 4 .b8 _Z20bitonicSortKVInPlaceIilLin1ELin1E6GTCompIiEmLi128EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3_$__cuda_local_var_181271_29_non_const_sharedKeys[512];

	.shared .align 8 .b8 _Z20bitonicSortKVInPlaceIilLin1ELin1E6GTCompIiEmLi128EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3_$__cuda_local_var_181272_29_non_const_sharedValues[1024];

	.shared .align 1 .b8 _Z20bitonicSortKVInPlaceIilLin1ELin1E6GTCompIiEmLi128EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3_$__cuda_local_var_181273_32_non_const_sharedValid[128];

mov.u64 %rd923, __local_depot28;
cvta.local.u64 %SP, %rd923;
ld.param.u64 %rd52, [_Z20bitonicSortKVInPlaceIilLin1ELin1E6GTCompIiEmLi128EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_1];
ld.param.u64 %rd53, [_Z20bitonicSortKVInPlaceIilLin1ELin1E6GTCompIiEmLi128EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_2];
ld.param.u64 %rd54, [_Z20bitonicSortKVInPlaceIilLin1ELin1E6GTCompIiEmLi128EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_3];
ld.param.u64 %rd55, [_Z20bitonicSortKVInPlaceIilLin1ELin1E6GTCompIiEmLi128EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_5];
mov.u64 %rd4, _Z20bitonicSortKVInPlaceIilLin1ELin1E6GTCompIiEmLi128EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_0;
mov.u64 %rd1, _Z20bitonicSortKVInPlaceIilLin1ELin1E6GTCompIiEmLi128EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_4;
add.u64 %rd56, %SP, 0;
cvta.to.local.u64 %rd2, %rd56;
add.u64 %rd57, %SP, 416;
cvta.to.local.u64 %rd3, %rd57;
mov.u32 %r674, 0;
mov.pred %p4, 0;
@%p4 bra BB28_2;

BB28_1:
mul.wide.s32 %rd58, %r674, 8;
add.s64 %rd59, %rd4, %rd58;
ld.param.u64 %rd60, [%rd59];
add.s64 %rd61, %rd2, %rd58;
st.local.u64 [%rd61], %rd60;
add.s32 %r674, %r674, 1;
setp.lt.u32	%p5, %r674, 52;
@%p5 bra BB28_1;

BB28_2:
mov.u32 %r675, 0;
@%p4 bra BB28_4;

BB28_3:
mul.wide.s32 %rd62, %r675, 8;
add.s64 %rd63, %rd1, %rd62;
ld.param.u64 %rd64, [%rd63];
add.s64 %rd65, %rd3, %rd62;
st.local.u64 [%rd65], %rd64;
add.s32 %r675, %r675, 1;
setp.lt.u32	%p7, %r675, 52;
@%p7 bra BB28_3;

BB28_4:
mov.u32 %r131, %nctaid.y;
mov.u32 %r132, %ctaid.z;
mov.u32 %r133, %ctaid.y;
mad.lo.s32 %r134, %r131, %r132, %r133;
mov.u32 %r135, %nctaid.x;
mov.u32 %r136, %ctaid.x;
mad.lo.s32 %r137, %r134, %r135, %r136;
cvt.u64.u32	%rd8, %r137;
setp.ge.u64	%p8, %rd8, %rd52;
@%p8 bra BB28_162;

ld.local.u32 %r5, [%rd2+408];
add.s32 %r676, %r5, -1;
mov.u64 %rd66, 0;
setp.lt.s32	%p9, %r676, 1;
mov.u64 %rd911, %rd8;
mov.u64 %rd919, %rd66;
@%p9 bra BB28_11;

mul.wide.s32 %rd68, %r5, 8;
add.s64 %rd897, %rd2, %rd68;
mov.u64 %rd920, 0;
mov.u64 %rd912, %rd8;

BB28_7:
ld.local.u64 %rd14, [%rd897];
or.b64 %rd69, %rd912, %rd14;
and.b64 %rd70, %rd69, -4294967296;
setp.eq.s64	%p10, %rd70, 0;
@%p10 bra BB28_9;
bra.uni BB28_8;

BB28_9:
cvt.u32.u64	%r138, %rd14;
cvt.u32.u64	%r139, %rd912;
div.u32 %r140, %r139, %r138;
rem.u32 %r141, %r139, %r138;
cvt.u64.u32	%rd913, %r140;
cvt.u64.u32	%rd898, %r141;
bra.uni BB28_10;

BB28_8:
div.u64 %rd913, %rd912, %rd14;
rem.u64 %rd898, %rd912, %rd14;

BB28_10:
mov.u64 %rd912, %rd913;
ld.local.u64 %rd71, [%rd897+200];
mul.lo.s64 %rd72, %rd71, %rd898;
add.s64 %rd920, %rd72, %rd920;
add.s64 %rd897, %rd897, -8;
add.s32 %r676, %r676, -1;
setp.gt.s32	%p11, %r676, 0;
mov.u64 %rd905, %rd912;
mov.u64 %rd911, %rd905;
mov.u64 %rd914, %rd920;
mov.u64 %rd919, %rd914;
@%p11 bra BB28_7;

BB28_11:
mov.u64 %rd24, %rd919;
mov.u64 %rd23, %rd911;
ld.local.u64 %rd74, [%rd2+208];
mul.lo.s64 %rd75, %rd74, %rd23;
add.s64 %rd25, %rd75, %rd24;
ld.local.u32 %r9, [%rd3+408];
add.s32 %r677, %r9, -1;
setp.lt.s32	%p12, %r677, 1;
mov.u64 %rd908, %rd8;
mov.u64 %rd917, %rd66;
@%p12 bra BB28_17;

mul.wide.s32 %rd77, %r9, 8;
add.s64 %rd899, %rd3, %rd77;
mov.u64 %rd918, 0;
mov.u64 %rd909, %rd8;

BB28_13:
ld.local.u64 %rd31, [%rd899];
or.b64 %rd78, %rd909, %rd31;
and.b64 %rd79, %rd78, -4294967296;
setp.eq.s64	%p13, %rd79, 0;
@%p13 bra BB28_15;
bra.uni BB28_14;

BB28_15:
cvt.u32.u64	%r142, %rd31;
cvt.u32.u64	%r143, %rd909;
div.u32 %r144, %r143, %r142;
rem.u32 %r145, %r143, %r142;
cvt.u64.u32	%rd910, %r144;
cvt.u64.u32	%rd900, %r145;
bra.uni BB28_16;

BB28_14:
div.u64 %rd910, %rd909, %rd31;
rem.u64 %rd900, %rd909, %rd31;

BB28_16:
mov.u64 %rd909, %rd910;
ld.local.u64 %rd80, [%rd899+200];
mul.lo.s64 %rd81, %rd80, %rd900;
add.s64 %rd918, %rd81, %rd918;
add.s64 %rd899, %rd899, -8;
add.s32 %r677, %r677, -1;
setp.gt.s32	%p14, %r677, 0;
mov.u64 %rd908, %rd909;
mov.u64 %rd917, %rd918;
@%p14 bra BB28_13;

BB28_17:
ld.local.u64 %rd82, [%rd3+208];
mul.lo.s64 %rd83, %rd82, %rd908;
add.s64 %rd42, %rd83, %rd917;
mov.u32 %r13, %tid.x;
cvt.s64.s32	%rd43, %r13;
setp.lt.u64	%p1, %rd43, %rd53;
mov.u32 %r678, 0;
setp.ge.u64	%p15, %rd43, %rd53;
@%p15 bra BB28_19;

ld.local.u64 %rd84, [%rd2];
cvta.to.global.u64 %rd85, %rd84;
mul.lo.s64 %rd86, %rd43, %rd54;
add.s64 %rd87, %rd86, %rd25;
shl.b64 %rd88, %rd87, 2;
add.s64 %rd89, %rd85, %rd88;
ld.global.u32 %r678, [%rd89];

BB28_19:
mov.u64 %rd921, 0;
@%p15 bra BB28_21;

ld.local.u64 %rd91, [%rd3];
cvta.to.global.u64 %rd92, %rd91;
mul.lo.s64 %rd93, %rd43, %rd55;
add.s64 %rd94, %rd93, %rd42;
shl.b64 %rd95, %rd94, 3;
add.s64 %rd96, %rd92, %rd95;
ld.global.u64 %rd921, [%rd96];

BB28_21:
add.s32 %r148, %r13, 64;
selp.u16	%rs8, 1, 0, %p1;
shl.b64 %rd97, %rd43, 2;
mov.u64 %rd98, _Z20bitonicSortKVInPlaceIilLin1ELin1E6GTCompIiEmLi128EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3_$__cuda_local_var_181271_29_non_const_sharedKeys;
add.s64 %rd46, %rd98, %rd97;
st.shared.u32 [%rd46], %r678;
shl.b64 %rd99, %rd43, 3;
mov.u64 %rd100, _Z20bitonicSortKVInPlaceIilLin1ELin1E6GTCompIiEmLi128EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3_$__cuda_local_var_181272_29_non_const_sharedValues;
add.s64 %rd47, %rd100, %rd99;
st.shared.u64 [%rd47], %rd921;
mov.u64 %rd101, _Z20bitonicSortKVInPlaceIilLin1ELin1E6GTCompIiEmLi128EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3_$__cuda_local_var_181273_32_non_const_sharedValid;
add.s64 %rd48, %rd101, %rd43;
st.shared.u8 [%rd48], %rs8;
cvt.s64.s32	%rd49, %r148;
setp.lt.u64	%p2, %rd49, %rd53;
mov.u32 %r679, 0;
setp.ge.u64	%p17, %rd49, %rd53;
@%p17 bra BB28_23;

ld.local.u64 %rd102, [%rd2];
cvta.to.global.u64 %rd103, %rd102;
mul.lo.s64 %rd104, %rd49, %rd54;
add.s64 %rd105, %rd104, %rd25;
shl.b64 %rd106, %rd105, 2;
add.s64 %rd107, %rd103, %rd106;
ld.global.u32 %r679, [%rd107];

BB28_23:
mov.u64 %rd922, 0;
@%p17 bra BB28_25;

ld.local.u64 %rd109, [%rd3];
cvta.to.global.u64 %rd110, %rd109;
mul.lo.s64 %rd111, %rd49, %rd55;
add.s64 %rd112, %rd111, %rd42;
shl.b64 %rd113, %rd112, 3;
add.s64 %rd114, %rd110, %rd113;
ld.global.u64 %rd922, [%rd114];

BB28_25:
selp.u16	%rs9, 1, 0, %p2;
st.shared.u32 [%rd46+256], %r679;
st.shared.u64 [%rd47+512], %rd922;
st.shared.u8 [%rd48+64], %rs9;
bar.sync 0;
shl.b32 %r149, %r13, 1;
mul.wide.u32 %rd115, %r149, 4;
add.s64 %rd117, %rd98, %rd115;
ld.shared.u32 %r18, [%rd117+4];
ld.shared.u32 %r19, [%rd117];
setp.le.s32	%p19, %r19, %r18;
@%p19 bra BB28_27;

cvt.u64.u32	%rd118, %r149;
add.s64 %rd120, %rd101, %rd118;
ld.shared.u8 %rs10, [%rd120];
mov.u32 %r680, 1;
setp.ne.s16	%p20, %rs10, 0;
@%p20 bra BB28_28;

BB28_27:
cvt.u64.u32	%rd121, %r149;
add.s64 %rd123, %rd101, %rd121;
ld.shared.u8 %rs11, [%rd123+1];
setp.eq.s16	%p21, %rs11, 0;
selp.u32	%r680, 1, 0, %p21;

BB28_28:
and.b32 %r155, %r13, 1;
setp.ne.s32	%p22, %r680, %r155;
@%p22 bra BB28_30;

mul.wide.u32 %rd124, %r149, 8;
add.s64 %rd126, %rd100, %rd124;
cvt.u64.u32	%rd127, %r149;
st.shared.u32 [%rd117], %r18;
st.shared.u32 [%rd117+4], %r19;
ld.shared.u64 %rd131, [%rd126];
ld.shared.u64 %rd132, [%rd126+8];
st.shared.u64 [%rd126], %rd132;
st.shared.u64 [%rd126+8], %rd131;
add.s64 %rd134, %rd101, %rd127;
ld.shared.u8 %rs12, [%rd134];
ld.shared.u8 %rs13, [%rd134+1];
st.shared.u8 [%rd134], %rs13;
st.shared.u8 [%rd134+1], %rs12;

BB28_30:
bar.sync 0;
sub.s32 %r26, %r149, %r155;
add.s32 %r161, %r26, 2;
mul.wide.u32 %rd135, %r161, 4;
add.s64 %rd137, %rd98, %rd135;
mul.wide.u32 %rd138, %r26, 4;
add.s64 %rd139, %rd98, %rd138;
ld.shared.u32 %r24, [%rd137];
ld.shared.u32 %r25, [%rd139];
setp.le.s32	%p23, %r25, %r24;
@%p23 bra BB28_32;

cvt.u64.u32	%rd140, %r26;
add.s64 %rd142, %rd101, %rd140;
ld.shared.u8 %rs14, [%rd142];
mov.u32 %r681, 1;
setp.ne.s16	%p24, %rs14, 0;
@%p24 bra BB28_33;

BB28_32:
cvt.u64.u32	%rd143, %r161;
add.s64 %rd145, %rd101, %rd143;
ld.shared.u8 %rs15, [%rd145];
setp.eq.s16	%p25, %rs15, 0;
selp.u32	%r681, 1, 0, %p25;

BB28_33:
bfe.u32 %r173, %r13, 1, 1;
setp.ne.s32	%p26, %r681, %r173;
@%p26 bra BB28_35;

mul.wide.u32 %rd146, %r26, 8;
add.s64 %rd148, %rd100, %rd146;
mul.wide.u32 %rd149, %r161, 8;
add.s64 %rd150, %rd100, %rd149;
cvt.u64.u32	%rd151, %r26;
st.shared.u32 [%rd139], %r24;
cvt.u64.u32	%rd155, %r161;
st.shared.u32 [%rd137], %r25;
ld.shared.u64 %rd158, [%rd148];
ld.shared.u64 %rd159, [%rd150];
st.shared.u64 [%rd148], %rd159;
st.shared.u64 [%rd150], %rd158;
add.s64 %rd161, %rd101, %rd151;
ld.shared.u8 %rs16, [%rd161];
add.s64 %rd162, %rd101, %rd155;
ld.shared.u8 %rs17, [%rd162];
st.shared.u8 [%rd161], %rs17;
st.shared.u8 [%rd162], %rs16;

BB28_35:
bar.sync 0;
ld.shared.u32 %r29, [%rd117+4];
ld.shared.u32 %r30, [%rd117];
setp.le.s32	%p27, %r30, %r29;
@%p27 bra BB28_37;

cvt.u64.u32	%rd166, %r149;
add.s64 %rd168, %rd101, %rd166;
ld.shared.u8 %rs18, [%rd168];
mov.u32 %r682, 1;
setp.ne.s16	%p28, %rs18, 0;
@%p28 bra BB28_38;

BB28_37:
cvt.u64.u32	%rd169, %r149;
add.s64 %rd171, %rd101, %rd169;
ld.shared.u8 %rs19, [%rd171+1];
setp.eq.s16	%p29, %rs19, 0;
selp.u32	%r682, 1, 0, %p29;

BB28_38:
bfe.u32 %r188, %r13, 1, 1;
setp.ne.s32	%p30, %r682, %r188;
@%p30 bra BB28_40;

cvt.u64.u32	%rd172, %r149;
st.shared.u32 [%rd117], %r29;
st.shared.u32 [%rd117+4], %r30;
mul.wide.u32 %rd176, %r149, 8;
add.s64 %rd178, %rd100, %rd176;
ld.shared.u64 %rd179, [%rd178];
ld.shared.u64 %rd180, [%rd178+8];
st.shared.u64 [%rd178], %rd180;
st.shared.u64 [%rd178+8], %rd179;
add.s64 %rd182, %rd101, %rd172;
ld.shared.u8 %rs20, [%rd182];
ld.shared.u8 %rs21, [%rd182+1];
st.shared.u8 [%rd182], %rs21;
st.shared.u8 [%rd182+1], %rs20;

BB28_40:
bar.sync 0;
and.b32 %r191, %r13, 3;
sub.s32 %r36, %r149, %r191;
add.s32 %r193, %r36, 4;
mul.wide.u32 %rd183, %r193, 4;
add.s64 %rd185, %rd98, %rd183;
mul.wide.u32 %rd186, %r36, 4;
add.s64 %rd187, %rd98, %rd186;
ld.shared.u32 %r34, [%rd185];
ld.shared.u32 %r35, [%rd187];
setp.le.s32	%p31, %r35, %r34;
@%p31 bra BB28_42;

cvt.u64.u32	%rd188, %r36;
add.s64 %rd190, %rd101, %rd188;
ld.shared.u8 %rs22, [%rd190];
mov.u32 %r683, 1;
setp.ne.s16	%p32, %rs22, 0;
@%p32 bra BB28_43;

BB28_42:
cvt.u64.u32	%rd191, %r193;
add.s64 %rd193, %rd101, %rd191;
ld.shared.u8 %rs23, [%rd193];
setp.eq.s16	%p33, %rs23, 0;
selp.u32	%r683, 1, 0, %p33;

BB28_43:
bfe.u32 %r205, %r13, 2, 1;
setp.ne.s32	%p34, %r683, %r205;
@%p34 bra BB28_45;

mul.wide.u32 %rd194, %r36, 8;
add.s64 %rd196, %rd100, %rd194;
mul.wide.u32 %rd197, %r193, 8;
add.s64 %rd198, %rd100, %rd197;
cvt.u64.u32	%rd199, %r36;
st.shared.u32 [%rd187], %r34;
cvt.u64.u32	%rd203, %r193;
st.shared.u32 [%rd185], %r35;
ld.shared.u64 %rd206, [%rd196];
ld.shared.u64 %rd207, [%rd198];
st.shared.u64 [%rd196], %rd207;
st.shared.u64 [%rd198], %rd206;
add.s64 %rd209, %rd101, %rd199;
ld.shared.u8 %rs24, [%rd209];
add.s64 %rd210, %rd101, %rd203;
ld.shared.u8 %rs25, [%rd210];
st.shared.u8 [%rd209], %rs25;
st.shared.u8 [%rd210], %rs24;

BB28_45:
bar.sync 0;
ld.shared.u32 %r39, [%rd137];
ld.shared.u32 %r40, [%rd139];
setp.le.s32	%p35, %r40, %r39;
@%p35 bra BB28_47;

cvt.u64.u32	%rd216, %r26;
add.s64 %rd218, %rd101, %rd216;
ld.shared.u8 %rs26, [%rd218];
mov.u32 %r684, 1;
setp.ne.s16	%p36, %rs26, 0;
@%p36 bra BB28_48;

BB28_47:
cvt.u64.u32	%rd219, %r161;
add.s64 %rd221, %rd101, %rd219;
ld.shared.u8 %rs27, [%rd221];
setp.eq.s16	%p37, %rs27, 0;
selp.u32	%r684, 1, 0, %p37;

BB28_48:
bfe.u32 %r228, %r13, 2, 1;
setp.ne.s32	%p38, %r684, %r228;
@%p38 bra BB28_50;

cvt.u64.u32	%rd222, %r26;
st.shared.u32 [%rd139], %r39;
cvt.u64.u32	%rd226, %r161;
st.shared.u32 [%rd137], %r40;
mul.wide.u32 %rd229, %r26, 8;
add.s64 %rd231, %rd100, %rd229;
ld.shared.u64 %rd232, [%rd231];
mul.wide.u32 %rd233, %r161, 8;
add.s64 %rd234, %rd100, %rd233;
ld.shared.u64 %rd235, [%rd234];
st.shared.u64 [%rd231], %rd235;
st.shared.u64 [%rd234], %rd232;
add.s64 %rd237, %rd101, %rd222;
ld.shared.u8 %rs28, [%rd237];
add.s64 %rd238, %rd101, %rd226;
ld.shared.u8 %rs29, [%rd238];
st.shared.u8 [%rd237], %rs29;
st.shared.u8 [%rd238], %rs28;

BB28_50:
bar.sync 0;
ld.shared.u32 %r43, [%rd117+4];
ld.shared.u32 %r44, [%rd117];
setp.le.s32	%p39, %r44, %r43;
@%p39 bra BB28_52;

cvt.u64.u32	%rd242, %r149;
add.s64 %rd244, %rd101, %rd242;
ld.shared.u8 %rs30, [%rd244];
mov.u32 %r685, 1;
setp.ne.s16	%p40, %rs30, 0;
@%p40 bra BB28_53;

BB28_52:
cvt.u64.u32	%rd245, %r149;
add.s64 %rd247, %rd101, %rd245;
ld.shared.u8 %rs31, [%rd247+1];
setp.eq.s16	%p41, %rs31, 0;
selp.u32	%r685, 1, 0, %p41;

BB28_53:
bfe.u32 %r242, %r13, 2, 1;
setp.ne.s32	%p42, %r685, %r242;
@%p42 bra BB28_55;

cvt.u64.u32	%rd248, %r149;
st.shared.u32 [%rd117], %r43;
st.shared.u32 [%rd117+4], %r44;
mul.wide.u32 %rd252, %r149, 8;
add.s64 %rd254, %rd100, %rd252;
ld.shared.u64 %rd255, [%rd254];
ld.shared.u64 %rd256, [%rd254+8];
st.shared.u64 [%rd254], %rd256;
st.shared.u64 [%rd254+8], %rd255;
add.s64 %rd258, %rd101, %rd248;
ld.shared.u8 %rs32, [%rd258];
ld.shared.u8 %rs33, [%rd258+1];
st.shared.u8 [%rd258], %rs33;
st.shared.u8 [%rd258+1], %rs32;

BB28_55:
bar.sync 0;
and.b32 %r245, %r13, 7;
sub.s32 %r50, %r149, %r245;
add.s32 %r247, %r50, 8;
mul.wide.u32 %rd259, %r247, 4;
add.s64 %rd261, %rd98, %rd259;
mul.wide.u32 %rd262, %r50, 4;
add.s64 %rd263, %rd98, %rd262;
ld.shared.u32 %r48, [%rd261];
ld.shared.u32 %r49, [%rd263];
setp.le.s32	%p43, %r49, %r48;
@%p43 bra BB28_57;

cvt.u64.u32	%rd264, %r50;
add.s64 %rd266, %rd101, %rd264;
ld.shared.u8 %rs34, [%rd266];
mov.u32 %r686, 1;
setp.ne.s16	%p44, %rs34, 0;
@%p44 bra BB28_58;

BB28_57:
cvt.u64.u32	%rd267, %r247;
add.s64 %rd269, %rd101, %rd267;
ld.shared.u8 %rs35, [%rd269];
setp.eq.s16	%p45, %rs35, 0;
selp.u32	%r686, 1, 0, %p45;

BB28_58:
bfe.u32 %r259, %r13, 3, 1;
setp.ne.s32	%p46, %r686, %r259;
@%p46 bra BB28_60;

mul.wide.u32 %rd270, %r50, 8;
add.s64 %rd272, %rd100, %rd270;
mul.wide.u32 %rd273, %r247, 8;
add.s64 %rd274, %rd100, %rd273;
cvt.u64.u32	%rd275, %r50;
st.shared.u32 [%rd263], %r48;
cvt.u64.u32	%rd279, %r247;
st.shared.u32 [%rd261], %r49;
ld.shared.u64 %rd282, [%rd272];
ld.shared.u64 %rd283, [%rd274];
st.shared.u64 [%rd272], %rd283;
st.shared.u64 [%rd274], %rd282;
add.s64 %rd285, %rd101, %rd275;
ld.shared.u8 %rs36, [%rd285];
add.s64 %rd286, %rd101, %rd279;
ld.shared.u8 %rs37, [%rd286];
st.shared.u8 [%rd285], %rs37;
st.shared.u8 [%rd286], %rs36;

BB28_60:
bar.sync 0;
ld.shared.u32 %r53, [%rd185];
ld.shared.u32 %r54, [%rd187];
setp.le.s32	%p47, %r54, %r53;
@%p47 bra BB28_62;

cvt.u64.u32	%rd292, %r36;
add.s64 %rd294, %rd101, %rd292;
ld.shared.u8 %rs38, [%rd294];
mov.u32 %r687, 1;
setp.ne.s16	%p48, %rs38, 0;
@%p48 bra BB28_63;

BB28_62:
cvt.u64.u32	%rd295, %r193;
add.s64 %rd297, %rd101, %rd295;
ld.shared.u8 %rs39, [%rd297];
setp.eq.s16	%p49, %rs39, 0;
selp.u32	%r687, 1, 0, %p49;

BB28_63:
bfe.u32 %r282, %r13, 3, 1;
setp.ne.s32	%p50, %r687, %r282;
@%p50 bra BB28_65;

cvt.u64.u32	%rd298, %r36;
st.shared.u32 [%rd187], %r53;
cvt.u64.u32	%rd302, %r193;
st.shared.u32 [%rd185], %r54;
mul.wide.u32 %rd305, %r36, 8;
add.s64 %rd307, %rd100, %rd305;
ld.shared.u64 %rd308, [%rd307];
mul.wide.u32 %rd309, %r193, 8;
add.s64 %rd310, %rd100, %rd309;
ld.shared.u64 %rd311, [%rd310];
st.shared.u64 [%rd307], %rd311;
st.shared.u64 [%rd310], %rd308;
add.s64 %rd313, %rd101, %rd298;
ld.shared.u8 %rs40, [%rd313];
add.s64 %rd314, %rd101, %rd302;
ld.shared.u8 %rs41, [%rd314];
st.shared.u8 [%rd313], %rs41;
st.shared.u8 [%rd314], %rs40;

BB28_65:
bar.sync 0;
ld.shared.u32 %r57, [%rd137];
ld.shared.u32 %r58, [%rd139];
setp.le.s32	%p51, %r58, %r57;
@%p51 bra BB28_67;

cvt.u64.u32	%rd320, %r26;
add.s64 %rd322, %rd101, %rd320;
ld.shared.u8 %rs42, [%rd322];
mov.u32 %r688, 1;
setp.ne.s16	%p52, %rs42, 0;
@%p52 bra BB28_68;

BB28_67:
cvt.u64.u32	%rd323, %r161;
add.s64 %rd325, %rd101, %rd323;
ld.shared.u8 %rs43, [%rd325];
setp.eq.s16	%p53, %rs43, 0;
selp.u32	%r688, 1, 0, %p53;

BB28_68:
bfe.u32 %r304, %r13, 3, 1;
setp.ne.s32	%p54, %r688, %r304;
@%p54 bra BB28_70;

cvt.u64.u32	%rd326, %r26;
st.shared.u32 [%rd139], %r57;
cvt.u64.u32	%rd330, %r161;
st.shared.u32 [%rd137], %r58;
mul.wide.u32 %rd333, %r26, 8;
add.s64 %rd335, %rd100, %rd333;
ld.shared.u64 %rd336, [%rd335];
mul.wide.u32 %rd337, %r161, 8;
add.s64 %rd338, %rd100, %rd337;
ld.shared.u64 %rd339, [%rd338];
st.shared.u64 [%rd335], %rd339;
st.shared.u64 [%rd338], %rd336;
add.s64 %rd341, %rd101, %rd326;
ld.shared.u8 %rs44, [%rd341];
add.s64 %rd342, %rd101, %rd330;
ld.shared.u8 %rs45, [%rd342];
st.shared.u8 [%rd341], %rs45;
st.shared.u8 [%rd342], %rs44;

BB28_70:
bar.sync 0;
ld.shared.u32 %r61, [%rd117+4];
ld.shared.u32 %r62, [%rd117];
setp.le.s32	%p55, %r62, %r61;
@%p55 bra BB28_72;

cvt.u64.u32	%rd346, %r149;
add.s64 %rd348, %rd101, %rd346;
ld.shared.u8 %rs46, [%rd348];
mov.u32 %r689, 1;
setp.ne.s16	%p56, %rs46, 0;
@%p56 bra BB28_73;

BB28_72:
cvt.u64.u32	%rd349, %r149;
add.s64 %rd351, %rd101, %rd349;
ld.shared.u8 %rs47, [%rd351+1];
setp.eq.s16	%p57, %rs47, 0;
selp.u32	%r689, 1, 0, %p57;

BB28_73:
bfe.u32 %r318, %r13, 3, 1;
setp.ne.s32	%p58, %r689, %r318;
@%p58 bra BB28_75;

cvt.u64.u32	%rd352, %r149;
st.shared.u32 [%rd117], %r61;
st.shared.u32 [%rd117+4], %r62;
mul.wide.u32 %rd356, %r149, 8;
add.s64 %rd358, %rd100, %rd356;
ld.shared.u64 %rd359, [%rd358];
ld.shared.u64 %rd360, [%rd358+8];
st.shared.u64 [%rd358], %rd360;
st.shared.u64 [%rd358+8], %rd359;
add.s64 %rd362, %rd101, %rd352;
ld.shared.u8 %rs48, [%rd362];
ld.shared.u8 %rs49, [%rd362+1];
st.shared.u8 [%rd362], %rs49;
st.shared.u8 [%rd362+1], %rs48;

BB28_75:
bar.sync 0;
and.b32 %r321, %r13, 15;
sub.s32 %r68, %r149, %r321;
add.s32 %r323, %r68, 16;
mul.wide.u32 %rd363, %r323, 4;
add.s64 %rd365, %rd98, %rd363;
mul.wide.u32 %rd366, %r68, 4;
add.s64 %rd367, %rd98, %rd366;
ld.shared.u32 %r66, [%rd365];
ld.shared.u32 %r67, [%rd367];
setp.le.s32	%p59, %r67, %r66;
@%p59 bra BB28_77;

cvt.u64.u32	%rd368, %r68;
add.s64 %rd370, %rd101, %rd368;
ld.shared.u8 %rs50, [%rd370];
mov.u32 %r690, 1;
setp.ne.s16	%p60, %rs50, 0;
@%p60 bra BB28_78;

BB28_77:
cvt.u64.u32	%rd371, %r323;
add.s64 %rd373, %rd101, %rd371;
ld.shared.u8 %rs51, [%rd373];
setp.eq.s16	%p61, %rs51, 0;
selp.u32	%r690, 1, 0, %p61;

BB28_78:
bfe.u32 %r335, %r13, 4, 1;
setp.ne.s32	%p62, %r690, %r335;
@%p62 bra BB28_80;

mul.wide.u32 %rd374, %r68, 8;
add.s64 %rd376, %rd100, %rd374;
mul.wide.u32 %rd377, %r323, 8;
add.s64 %rd378, %rd100, %rd377;
cvt.u64.u32	%rd379, %r68;
st.shared.u32 [%rd367], %r66;
cvt.u64.u32	%rd383, %r323;
st.shared.u32 [%rd365], %r67;
ld.shared.u64 %rd386, [%rd376];
ld.shared.u64 %rd387, [%rd378];
st.shared.u64 [%rd376], %rd387;
st.shared.u64 [%rd378], %rd386;
add.s64 %rd389, %rd101, %rd379;
ld.shared.u8 %rs52, [%rd389];
add.s64 %rd390, %rd101, %rd383;
ld.shared.u8 %rs53, [%rd390];
st.shared.u8 [%rd389], %rs53;
st.shared.u8 [%rd390], %rs52;

BB28_80:
bar.sync 0;
ld.shared.u32 %r71, [%rd261];
ld.shared.u32 %r72, [%rd263];
setp.le.s32	%p63, %r72, %r71;
@%p63 bra BB28_82;

cvt.u64.u32	%rd396, %r50;
add.s64 %rd398, %rd101, %rd396;
ld.shared.u8 %rs54, [%rd398];
mov.u32 %r691, 1;
setp.ne.s16	%p64, %rs54, 0;
@%p64 bra BB28_83;

BB28_82:
cvt.u64.u32	%rd399, %r247;
add.s64 %rd401, %rd101, %rd399;
ld.shared.u8 %rs55, [%rd401];
setp.eq.s16	%p65, %rs55, 0;
selp.u32	%r691, 1, 0, %p65;

BB28_83:
bfe.u32 %r358, %r13, 4, 1;
setp.ne.s32	%p66, %r691, %r358;
@%p66 bra BB28_85;

cvt.u64.u32	%rd402, %r50;
st.shared.u32 [%rd263], %r71;
cvt.u64.u32	%rd406, %r247;
st.shared.u32 [%rd261], %r72;
mul.wide.u32 %rd409, %r50, 8;
add.s64 %rd411, %rd100, %rd409;
ld.shared.u64 %rd412, [%rd411];
mul.wide.u32 %rd413, %r247, 8;
add.s64 %rd414, %rd100, %rd413;
ld.shared.u64 %rd415, [%rd414];
st.shared.u64 [%rd411], %rd415;
st.shared.u64 [%rd414], %rd412;
add.s64 %rd417, %rd101, %rd402;
ld.shared.u8 %rs56, [%rd417];
add.s64 %rd418, %rd101, %rd406;
ld.shared.u8 %rs57, [%rd418];
st.shared.u8 [%rd417], %rs57;
st.shared.u8 [%rd418], %rs56;

BB28_85:
bar.sync 0;
ld.shared.u32 %r75, [%rd185];
ld.shared.u32 %r76, [%rd187];
setp.le.s32	%p67, %r76, %r75;
@%p67 bra BB28_87;

cvt.u64.u32	%rd424, %r36;
add.s64 %rd426, %rd101, %rd424;
ld.shared.u8 %rs58, [%rd426];
mov.u32 %r692, 1;
setp.ne.s16	%p68, %rs58, 0;
@%p68 bra BB28_88;

BB28_87:
cvt.u64.u32	%rd427, %r193;
add.s64 %rd429, %rd101, %rd427;
ld.shared.u8 %rs59, [%rd429];
setp.eq.s16	%p69, %rs59, 0;
selp.u32	%r692, 1, 0, %p69;

BB28_88:
bfe.u32 %r380, %r13, 4, 1;
setp.ne.s32	%p70, %r692, %r380;
@%p70 bra BB28_90;

cvt.u64.u32	%rd430, %r36;
st.shared.u32 [%rd187], %r75;
cvt.u64.u32	%rd434, %r193;
st.shared.u32 [%rd185], %r76;
mul.wide.u32 %rd437, %r36, 8;
add.s64 %rd439, %rd100, %rd437;
ld.shared.u64 %rd440, [%rd439];
mul.wide.u32 %rd441, %r193, 8;
add.s64 %rd442, %rd100, %rd441;
ld.shared.u64 %rd443, [%rd442];
st.shared.u64 [%rd439], %rd443;
st.shared.u64 [%rd442], %rd440;
add.s64 %rd445, %rd101, %rd430;
ld.shared.u8 %rs60, [%rd445];
add.s64 %rd446, %rd101, %rd434;
ld.shared.u8 %rs61, [%rd446];
st.shared.u8 [%rd445], %rs61;
st.shared.u8 [%rd446], %rs60;

BB28_90:
bar.sync 0;
ld.shared.u32 %r79, [%rd137];
ld.shared.u32 %r80, [%rd139];
setp.le.s32	%p71, %r80, %r79;
@%p71 bra BB28_92;

cvt.u64.u32	%rd452, %r26;
add.s64 %rd454, %rd101, %rd452;
ld.shared.u8 %rs62, [%rd454];
mov.u32 %r693, 1;
setp.ne.s16	%p72, %rs62, 0;
@%p72 bra BB28_93;

BB28_92:
cvt.u64.u32	%rd455, %r161;
add.s64 %rd457, %rd101, %rd455;
ld.shared.u8 %rs63, [%rd457];
setp.eq.s16	%p73, %rs63, 0;
selp.u32	%r693, 1, 0, %p73;

BB28_93:
bfe.u32 %r402, %r13, 4, 1;
setp.ne.s32	%p74, %r693, %r402;
@%p74 bra BB28_95;

cvt.u64.u32	%rd458, %r26;
st.shared.u32 [%rd139], %r79;
cvt.u64.u32	%rd462, %r161;
st.shared.u32 [%rd137], %r80;
mul.wide.u32 %rd465, %r26, 8;
add.s64 %rd467, %rd100, %rd465;
ld.shared.u64 %rd468, [%rd467];
mul.wide.u32 %rd469, %r161, 8;
add.s64 %rd470, %rd100, %rd469;
ld.shared.u64 %rd471, [%rd470];
st.shared.u64 [%rd467], %rd471;
st.shared.u64 [%rd470], %rd468;
add.s64 %rd473, %rd101, %rd458;
ld.shared.u8 %rs64, [%rd473];
add.s64 %rd474, %rd101, %rd462;
ld.shared.u8 %rs65, [%rd474];
st.shared.u8 [%rd473], %rs65;
st.shared.u8 [%rd474], %rs64;

BB28_95:
bar.sync 0;
ld.shared.u32 %r83, [%rd117+4];
ld.shared.u32 %r84, [%rd117];
setp.le.s32	%p75, %r84, %r83;
@%p75 bra BB28_97;

cvt.u64.u32	%rd478, %r149;
add.s64 %rd480, %rd101, %rd478;
ld.shared.u8 %rs66, [%rd480];
mov.u32 %r694, 1;
setp.ne.s16	%p76, %rs66, 0;
@%p76 bra BB28_98;

BB28_97:
cvt.u64.u32	%rd481, %r149;
add.s64 %rd483, %rd101, %rd481;
ld.shared.u8 %rs67, [%rd483+1];
setp.eq.s16	%p77, %rs67, 0;
selp.u32	%r694, 1, 0, %p77;

BB28_98:
bfe.u32 %r416, %r13, 4, 1;
setp.ne.s32	%p78, %r694, %r416;
@%p78 bra BB28_100;

cvt.u64.u32	%rd484, %r149;
st.shared.u32 [%rd117], %r83;
st.shared.u32 [%rd117+4], %r84;
mul.wide.u32 %rd488, %r149, 8;
add.s64 %rd490, %rd100, %rd488;
ld.shared.u64 %rd491, [%rd490];
ld.shared.u64 %rd492, [%rd490+8];
st.shared.u64 [%rd490], %rd492;
st.shared.u64 [%rd490+8], %rd491;
add.s64 %rd494, %rd101, %rd484;
ld.shared.u8 %rs68, [%rd494];
ld.shared.u8 %rs69, [%rd494+1];
st.shared.u8 [%rd494], %rs69;
st.shared.u8 [%rd494+1], %rs68;

BB28_100:
bar.sync 0;
and.b32 %r419, %r13, 31;
sub.s32 %r90, %r149, %r419;
add.s32 %r421, %r90, 32;
mul.wide.u32 %rd495, %r421, 4;
add.s64 %rd497, %rd98, %rd495;
mul.wide.u32 %rd498, %r90, 4;
add.s64 %rd499, %rd98, %rd498;
ld.shared.u32 %r88, [%rd497];
ld.shared.u32 %r89, [%rd499];
setp.le.s32	%p79, %r89, %r88;
@%p79 bra BB28_102;

cvt.u64.u32	%rd500, %r90;
add.s64 %rd502, %rd101, %rd500;
ld.shared.u8 %rs70, [%rd502];
mov.u32 %r695, 1;
setp.ne.s16	%p80, %rs70, 0;
@%p80 bra BB28_103;

BB28_102:
cvt.u64.u32	%rd503, %r421;
add.s64 %rd505, %rd101, %rd503;
ld.shared.u8 %rs71, [%rd505];
setp.eq.s16	%p81, %rs71, 0;
selp.u32	%r695, 1, 0, %p81;

BB28_103:
bfe.u32 %r433, %r13, 5, 1;
setp.ne.s32	%p82, %r695, %r433;
@%p82 bra BB28_105;

mul.wide.u32 %rd506, %r90, 8;
add.s64 %rd508, %rd100, %rd506;
mul.wide.u32 %rd509, %r421, 8;
add.s64 %rd510, %rd100, %rd509;
cvt.u64.u32	%rd511, %r90;
st.shared.u32 [%rd499], %r88;
cvt.u64.u32	%rd515, %r421;
st.shared.u32 [%rd497], %r89;
ld.shared.u64 %rd518, [%rd508];
ld.shared.u64 %rd519, [%rd510];
st.shared.u64 [%rd508], %rd519;
st.shared.u64 [%rd510], %rd518;
add.s64 %rd521, %rd101, %rd511;
ld.shared.u8 %rs72, [%rd521];
add.s64 %rd522, %rd101, %rd515;
ld.shared.u8 %rs73, [%rd522];
st.shared.u8 [%rd521], %rs73;
st.shared.u8 [%rd522], %rs72;

BB28_105:
bar.sync 0;
ld.shared.u32 %r93, [%rd365];
ld.shared.u32 %r94, [%rd367];
setp.le.s32	%p83, %r94, %r93;
@%p83 bra BB28_107;

cvt.u64.u32	%rd528, %r68;
add.s64 %rd530, %rd101, %rd528;
ld.shared.u8 %rs74, [%rd530];
mov.u32 %r696, 1;
setp.ne.s16	%p84, %rs74, 0;
@%p84 bra BB28_108;

BB28_107:
cvt.u64.u32	%rd531, %r323;
add.s64 %rd533, %rd101, %rd531;
ld.shared.u8 %rs75, [%rd533];
setp.eq.s16	%p85, %rs75, 0;
selp.u32	%r696, 1, 0, %p85;

BB28_108:
bfe.u32 %r456, %r13, 5, 1;
setp.ne.s32	%p86, %r696, %r456;
@%p86 bra BB28_110;

cvt.u64.u32	%rd534, %r68;
st.shared.u32 [%rd367], %r93;
cvt.u64.u32	%rd538, %r323;
st.shared.u32 [%rd365], %r94;
mul.wide.u32 %rd541, %r68, 8;
add.s64 %rd543, %rd100, %rd541;
ld.shared.u64 %rd544, [%rd543];
mul.wide.u32 %rd545, %r323, 8;
add.s64 %rd546, %rd100, %rd545;
ld.shared.u64 %rd547, [%rd546];
st.shared.u64 [%rd543], %rd547;
st.shared.u64 [%rd546], %rd544;
add.s64 %rd549, %rd101, %rd534;
ld.shared.u8 %rs76, [%rd549];
add.s64 %rd550, %rd101, %rd538;
ld.shared.u8 %rs77, [%rd550];
st.shared.u8 [%rd549], %rs77;
st.shared.u8 [%rd550], %rs76;

BB28_110:
bar.sync 0;
ld.shared.u32 %r97, [%rd261];
ld.shared.u32 %r98, [%rd263];
setp.le.s32	%p87, %r98, %r97;
@%p87 bra BB28_112;

cvt.u64.u32	%rd556, %r50;
add.s64 %rd558, %rd101, %rd556;
ld.shared.u8 %rs78, [%rd558];
mov.u32 %r697, 1;
setp.ne.s16	%p88, %rs78, 0;
@%p88 bra BB28_113;

BB28_112:
cvt.u64.u32	%rd559, %r247;
add.s64 %rd561, %rd101, %rd559;
ld.shared.u8 %rs79, [%rd561];
setp.eq.s16	%p89, %rs79, 0;
selp.u32	%r697, 1, 0, %p89;

BB28_113:
bfe.u32 %r478, %r13, 5, 1;
setp.ne.s32	%p90, %r697, %r478;
@%p90 bra BB28_115;

cvt.u64.u32	%rd562, %r50;
st.shared.u32 [%rd263], %r97;
cvt.u64.u32	%rd566, %r247;
st.shared.u32 [%rd261], %r98;
mul.wide.u32 %rd569, %r50, 8;
add.s64 %rd571, %rd100, %rd569;
ld.shared.u64 %rd572, [%rd571];
mul.wide.u32 %rd573, %r247, 8;
add.s64 %rd574, %rd100, %rd573;
ld.shared.u64 %rd575, [%rd574];
st.shared.u64 [%rd571], %rd575;
st.shared.u64 [%rd574], %rd572;
add.s64 %rd577, %rd101, %rd562;
ld.shared.u8 %rs80, [%rd577];
add.s64 %rd578, %rd101, %rd566;
ld.shared.u8 %rs81, [%rd578];
st.shared.u8 [%rd577], %rs81;
st.shared.u8 [%rd578], %rs80;

BB28_115:
bar.sync 0;
ld.shared.u32 %r101, [%rd185];
ld.shared.u32 %r102, [%rd187];
setp.le.s32	%p91, %r102, %r101;
@%p91 bra BB28_117;

cvt.u64.u32	%rd584, %r36;
add.s64 %rd586, %rd101, %rd584;
ld.shared.u8 %rs82, [%rd586];
mov.u32 %r698, 1;
setp.ne.s16	%p92, %rs82, 0;
@%p92 bra BB28_118;

BB28_117:
cvt.u64.u32	%rd587, %r193;
add.s64 %rd589, %rd101, %rd587;
ld.shared.u8 %rs83, [%rd589];
setp.eq.s16	%p93, %rs83, 0;
selp.u32	%r698, 1, 0, %p93;

BB28_118:
bfe.u32 %r500, %r13, 5, 1;
setp.ne.s32	%p94, %r698, %r500;
@%p94 bra BB28_120;

cvt.u64.u32	%rd590, %r36;
st.shared.u32 [%rd187], %r101;
cvt.u64.u32	%rd594, %r193;
st.shared.u32 [%rd185], %r102;
mul.wide.u32 %rd597, %r36, 8;
add.s64 %rd599, %rd100, %rd597;
ld.shared.u64 %rd600, [%rd599];
mul.wide.u32 %rd601, %r193, 8;
add.s64 %rd602, %rd100, %rd601;
ld.shared.u64 %rd603, [%rd602];
st.shared.u64 [%rd599], %rd603;
st.shared.u64 [%rd602], %rd600;
add.s64 %rd605, %rd101, %rd590;
ld.shared.u8 %rs84, [%rd605];
add.s64 %rd606, %rd101, %rd594;
ld.shared.u8 %rs85, [%rd606];
st.shared.u8 [%rd605], %rs85;
st.shared.u8 [%rd606], %rs84;

BB28_120:
bar.sync 0;
ld.shared.u32 %r105, [%rd137];
ld.shared.u32 %r106, [%rd139];
setp.le.s32	%p95, %r106, %r105;
@%p95 bra BB28_122;

cvt.u64.u32	%rd612, %r26;
add.s64 %rd614, %rd101, %rd612;
ld.shared.u8 %rs86, [%rd614];
mov.u32 %r699, 1;
setp.ne.s16	%p96, %rs86, 0;
@%p96 bra BB28_123;

BB28_122:
cvt.u64.u32	%rd615, %r161;
add.s64 %rd617, %rd101, %rd615;
ld.shared.u8 %rs87, [%rd617];
setp.eq.s16	%p97, %rs87, 0;
selp.u32	%r699, 1, 0, %p97;

BB28_123:
bfe.u32 %r522, %r13, 5, 1;
setp.ne.s32	%p98, %r699, %r522;
@%p98 bra BB28_125;

cvt.u64.u32	%rd618, %r26;
st.shared.u32 [%rd139], %r105;
cvt.u64.u32	%rd622, %r161;
st.shared.u32 [%rd137], %r106;
mul.wide.u32 %rd625, %r26, 8;
add.s64 %rd627, %rd100, %rd625;
ld.shared.u64 %rd628, [%rd627];
mul.wide.u32 %rd629, %r161, 8;
add.s64 %rd630, %rd100, %rd629;
ld.shared.u64 %rd631, [%rd630];
st.shared.u64 [%rd627], %rd631;
st.shared.u64 [%rd630], %rd628;
add.s64 %rd633, %rd101, %rd618;
ld.shared.u8 %rs88, [%rd633];
add.s64 %rd634, %rd101, %rd622;
ld.shared.u8 %rs89, [%rd634];
st.shared.u8 [%rd633], %rs89;
st.shared.u8 [%rd634], %rs88;

BB28_125:
bar.sync 0;
ld.shared.u32 %r109, [%rd117+4];
ld.shared.u32 %r110, [%rd117];
setp.le.s32	%p99, %r110, %r109;
@%p99 bra BB28_127;

cvt.u64.u32	%rd638, %r149;
add.s64 %rd640, %rd101, %rd638;
ld.shared.u8 %rs90, [%rd640];
mov.u32 %r700, 1;
setp.ne.s16	%p100, %rs90, 0;
@%p100 bra BB28_128;

BB28_127:
cvt.u64.u32	%rd641, %r149;
add.s64 %rd643, %rd101, %rd641;
ld.shared.u8 %rs91, [%rd643+1];
setp.eq.s16	%p101, %rs91, 0;
selp.u32	%r700, 1, 0, %p101;

BB28_128:
bfe.u32 %r536, %r13, 5, 1;
setp.ne.s32	%p102, %r700, %r536;
@%p102 bra BB28_130;

cvt.u64.u32	%rd644, %r149;
st.shared.u32 [%rd117], %r109;
st.shared.u32 [%rd117+4], %r110;
mul.wide.u32 %rd648, %r149, 8;
add.s64 %rd650, %rd100, %rd648;
ld.shared.u64 %rd651, [%rd650];
ld.shared.u64 %rd652, [%rd650+8];
st.shared.u64 [%rd650], %rd652;
st.shared.u64 [%rd650+8], %rd651;
add.s64 %rd654, %rd101, %rd644;
ld.shared.u8 %rs92, [%rd654];
ld.shared.u8 %rs93, [%rd654+1];
st.shared.u8 [%rd654], %rs93;
st.shared.u8 [%rd654+1], %rs92;

BB28_130:
bar.sync 0;
mov.u64 %rd893, _Z20bitonicSortKVInPlaceIilLin1ELin1E6GTCompIiEmLi128EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3_$__cuda_local_var_181271_29_non_const_sharedKeys;
and.b32 %r539, %r13, 63;
sub.s32 %r540, %r149, %r539;
add.s32 %r541, %r540, 64;
mul.wide.u32 %rd655, %r541, 4;
add.s64 %rd657, %rd893, %rd655;
mul.wide.u32 %rd658, %r540, 4;
add.s64 %rd659, %rd893, %rd658;
ld.shared.u32 %r115, [%rd657];
ld.shared.u32 %r116, [%rd659];
setp.le.s32	%p103, %r116, %r115;
@%p103 bra BB28_132;

cvt.u64.u32	%rd660, %r540;
add.s64 %rd662, %rd101, %rd660;
ld.shared.u8 %rs94, [%rd662];
setp.ne.s16	%p104, %rs94, 0;
@%p104 bra BB28_134;

BB28_132:
cvt.u64.u32	%rd663, %r541;
add.s64 %rd665, %rd101, %rd663;
ld.shared.u8 %rs1, [%rd665];
setp.eq.s16	%p105, %rs1, 0;
@%p105 bra BB28_134;

mul.wide.u32 %rd896, %r541, 4;
mov.u64 %rd895, _Z20bitonicSortKVInPlaceIilLin1ELin1E6GTCompIiEmLi128EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3_$__cuda_local_var_181271_29_non_const_sharedKeys;
add.s64 %rd894, %rd895, %rd896;
cvt.u64.u32	%rd666, %r540;
st.shared.u32 [%rd659], %r115;
st.shared.u32 [%rd894], %r116;
mul.wide.u32 %rd673, %r540, 8;
add.s64 %rd675, %rd100, %rd673;
ld.shared.u64 %rd676, [%rd675];
mul.wide.u32 %rd677, %r541, 8;
add.s64 %rd678, %rd100, %rd677;
ld.shared.u64 %rd679, [%rd678];
st.shared.u64 [%rd675], %rd679;
st.shared.u64 [%rd678], %rd676;
add.s64 %rd681, %rd101, %rd666;
ld.shared.u8 %rs95, [%rd681];
st.shared.u8 [%rd681], %rs1;
st.shared.u8 [%rd665], %rs95;

BB28_134:
bar.sync 0;
ld.shared.u32 %r117, [%rd497];
ld.shared.u32 %r118, [%rd499];
setp.le.s32	%p106, %r118, %r117;
@%p106 bra BB28_136;

cvt.u64.u32	%rd688, %r90;
add.s64 %rd690, %rd101, %rd688;
ld.shared.u8 %rs96, [%rd690];
setp.ne.s16	%p107, %rs96, 0;
@%p107 bra BB28_138;

BB28_136:
cvt.u64.u32	%rd691, %r421;
add.s64 %rd693, %rd101, %rd691;
ld.shared.u8 %rs2, [%rd693];
setp.eq.s16	%p108, %rs2, 0;
@%p108 bra BB28_138;

cvt.u64.u32	%rd694, %r90;
st.shared.u32 [%rd499], %r117;
st.shared.u32 [%rd497], %r118;
mul.wide.u32 %rd701, %r90, 8;
add.s64 %rd703, %rd100, %rd701;
ld.shared.u64 %rd704, [%rd703];
mul.wide.u32 %rd705, %r421, 8;
add.s64 %rd706, %rd100, %rd705;
ld.shared.u64 %rd707, [%rd706];
st.shared.u64 [%rd703], %rd707;
st.shared.u64 [%rd706], %rd704;
add.s64 %rd709, %rd101, %rd694;
ld.shared.u8 %rs97, [%rd709];
st.shared.u8 [%rd709], %rs2;
st.shared.u8 [%rd693], %rs97;

BB28_138:
bar.sync 0;
ld.shared.u32 %r119, [%rd365];
ld.shared.u32 %r120, [%rd367];
setp.le.s32	%p109, %r120, %r119;
@%p109 bra BB28_140;

cvt.u64.u32	%rd716, %r68;
add.s64 %rd718, %rd101, %rd716;
ld.shared.u8 %rs98, [%rd718];
setp.ne.s16	%p110, %rs98, 0;
@%p110 bra BB28_142;

BB28_140:
cvt.u64.u32	%rd719, %r323;
add.s64 %rd721, %rd101, %rd719;
ld.shared.u8 %rs3, [%rd721];
setp.eq.s16	%p111, %rs3, 0;
@%p111 bra BB28_142;

cvt.u64.u32	%rd722, %r68;
st.shared.u32 [%rd367], %r119;
st.shared.u32 [%rd365], %r120;
mul.wide.u32 %rd729, %r68, 8;
add.s64 %rd731, %rd100, %rd729;
ld.shared.u64 %rd732, [%rd731];
mul.wide.u32 %rd733, %r323, 8;
add.s64 %rd734, %rd100, %rd733;
ld.shared.u64 %rd735, [%rd734];
st.shared.u64 [%rd731], %rd735;
st.shared.u64 [%rd734], %rd732;
add.s64 %rd737, %rd101, %rd722;
ld.shared.u8 %rs99, [%rd737];
st.shared.u8 [%rd737], %rs3;
st.shared.u8 [%rd721], %rs99;

BB28_142:
bar.sync 0;
ld.shared.u32 %r121, [%rd261];
ld.shared.u32 %r122, [%rd263];
setp.le.s32	%p112, %r122, %r121;
@%p112 bra BB28_144;

cvt.u64.u32	%rd744, %r50;
add.s64 %rd746, %rd101, %rd744;
ld.shared.u8 %rs100, [%rd746];
setp.ne.s16	%p113, %rs100, 0;
@%p113 bra BB28_146;

BB28_144:
cvt.u64.u32	%rd747, %r247;
add.s64 %rd749, %rd101, %rd747;
ld.shared.u8 %rs4, [%rd749];
setp.eq.s16	%p114, %rs4, 0;
@%p114 bra BB28_146;

cvt.u64.u32	%rd750, %r50;
st.shared.u32 [%rd263], %r121;
st.shared.u32 [%rd261], %r122;
mul.wide.u32 %rd757, %r50, 8;
add.s64 %rd759, %rd100, %rd757;
ld.shared.u64 %rd760, [%rd759];
mul.wide.u32 %rd761, %r247, 8;
add.s64 %rd762, %rd100, %rd761;
ld.shared.u64 %rd763, [%rd762];
st.shared.u64 [%rd759], %rd763;
st.shared.u64 [%rd762], %rd760;
add.s64 %rd765, %rd101, %rd750;
ld.shared.u8 %rs101, [%rd765];
st.shared.u8 [%rd765], %rs4;
st.shared.u8 [%rd749], %rs101;

BB28_146:
bar.sync 0;
ld.shared.u32 %r123, [%rd185];
ld.shared.u32 %r124, [%rd187];
setp.le.s32	%p115, %r124, %r123;
@%p115 bra BB28_148;

cvt.u64.u32	%rd772, %r36;
add.s64 %rd774, %rd101, %rd772;
ld.shared.u8 %rs102, [%rd774];
setp.ne.s16	%p116, %rs102, 0;
@%p116 bra BB28_150;

BB28_148:
cvt.u64.u32	%rd775, %r193;
add.s64 %rd777, %rd101, %rd775;
ld.shared.u8 %rs5, [%rd777];
setp.eq.s16	%p117, %rs5, 0;
@%p117 bra BB28_150;

cvt.u64.u32	%rd778, %r36;
st.shared.u32 [%rd187], %r123;
st.shared.u32 [%rd185], %r124;
mul.wide.u32 %rd785, %r36, 8;
add.s64 %rd787, %rd100, %rd785;
ld.shared.u64 %rd788, [%rd787];
mul.wide.u32 %rd789, %r193, 8;
add.s64 %rd790, %rd100, %rd789;
ld.shared.u64 %rd791, [%rd790];
st.shared.u64 [%rd787], %rd791;
st.shared.u64 [%rd790], %rd788;
add.s64 %rd793, %rd101, %rd778;
ld.shared.u8 %rs103, [%rd793];
st.shared.u8 [%rd793], %rs5;
st.shared.u8 [%rd777], %rs103;

BB28_150:
bar.sync 0;
ld.shared.u32 %r125, [%rd137];
ld.shared.u32 %r126, [%rd139];
setp.le.s32	%p118, %r126, %r125;
@%p118 bra BB28_152;

cvt.u64.u32	%rd800, %r26;
add.s64 %rd802, %rd101, %rd800;
ld.shared.u8 %rs104, [%rd802];
setp.ne.s16	%p119, %rs104, 0;
@%p119 bra BB28_154;

BB28_152:
cvt.u64.u32	%rd803, %r161;
add.s64 %rd805, %rd101, %rd803;
ld.shared.u8 %rs6, [%rd805];
setp.eq.s16	%p120, %rs6, 0;
@%p120 bra BB28_154;

cvt.u64.u32	%rd806, %r26;
st.shared.u32 [%rd139], %r125;
st.shared.u32 [%rd137], %r126;
mul.wide.u32 %rd813, %r26, 8;
add.s64 %rd815, %rd100, %rd813;
ld.shared.u64 %rd816, [%rd815];
mul.wide.u32 %rd817, %r161, 8;
add.s64 %rd818, %rd100, %rd817;
ld.shared.u64 %rd819, [%rd818];
st.shared.u64 [%rd815], %rd819;
st.shared.u64 [%rd818], %rd816;
add.s64 %rd821, %rd101, %rd806;
ld.shared.u8 %rs105, [%rd821];
st.shared.u8 [%rd821], %rs6;
st.shared.u8 [%rd805], %rs105;

BB28_154:
bar.sync 0;
ld.shared.u32 %r127, [%rd117+4];
ld.shared.u32 %r128, [%rd117];
setp.le.s32	%p121, %r128, %r127;
@%p121 bra BB28_156;

cvt.u64.u32	%rd826, %r149;
add.s64 %rd828, %rd101, %rd826;
ld.shared.u8 %rs106, [%rd828];
setp.ne.s16	%p122, %rs106, 0;
@%p122 bra BB28_158;

BB28_156:
cvt.u64.u32	%rd829, %r149;
add.s64 %rd831, %rd101, %rd829;
ld.shared.u8 %rs7, [%rd831+1];
setp.eq.s16	%p123, %rs7, 0;
@%p123 bra BB28_158;

st.shared.u32 [%rd117], %r127;
st.shared.u32 [%rd117+4], %r128;
mul.wide.u32 %rd836, %r149, 8;
add.s64 %rd838, %rd100, %rd836;
ld.shared.u64 %rd839, [%rd838];
ld.shared.u64 %rd840, [%rd838+8];
st.shared.u64 [%rd838], %rd840;
st.shared.u64 [%rd838+8], %rd839;
ld.shared.u8 %rs107, [%rd831];
st.shared.u8 [%rd831], %rs7;
st.shared.u8 [%rd831+1], %rs107;

BB28_158:
mov.u32 %r667, %tid.x;
ld.param.u64 %rd886, [_Z20bitonicSortKVInPlaceIilLin1ELin1E6GTCompIiEmLi128EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_2];
cvt.s64.s32	%rd885, %r667;
setp.lt.u64	%p125, %rd885, %rd886;
bar.sync 0;
@!%p125 bra BB28_160;
bra.uni BB28_159;

BB28_159:
mov.u64 %rd892, _Z20bitonicSortKVInPlaceIilLin1ELin1E6GTCompIiEmLi128EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3_$__cuda_local_var_181271_29_non_const_sharedKeys;
mov.u32 %r673, %tid.x;
mov.u32 %r672, %tid.x;
cvt.s64.s32	%rd891, %r672;
mul.wide.s32 %rd845, %r672, 4;
add.s64 %rd847, %rd892, %rd845;
ld.shared.u32 %r661, [%rd847];
ld.local.u64 %rd848, [%rd2];
cvta.to.global.u64 %rd849, %rd848;
mul.lo.s64 %rd850, %rd891, %rd54;
add.s64 %rd851, %rd850, %rd25;
shl.b64 %rd852, %rd851, 2;
add.s64 %rd853, %rd849, %rd852;
st.global.u32 [%rd853], %r661;
mul.wide.s32 %rd854, %r672, 8;
add.s64 %rd856, %rd100, %rd854;
ld.shared.u64 %rd857, [%rd856];
ld.local.u64 %rd858, [%rd3];
cvta.to.global.u64 %rd859, %rd858;
mul.lo.s64 %rd860, %rd891, %rd55;
add.s64 %rd861, %rd860, %rd42;
shl.b64 %rd862, %rd861, 3;
add.s64 %rd863, %rd859, %rd862;
st.global.u64 [%rd863], %rd857;

BB28_160:
mov.u32 %r669, %tid.x;
add.s32 %r668, %r669, 64;
ld.param.u64 %rd888, [_Z20bitonicSortKVInPlaceIilLin1ELin1E6GTCompIiEmLi128EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_2];
cvt.s64.s32	%rd887, %r668;
setp.ge.u64	%p126, %rd887, %rd888;
@%p126 bra BB28_162;

mov.u32 %r671, %tid.x;
mov.u64 %rd890, _Z20bitonicSortKVInPlaceIilLin1ELin1E6GTCompIiEmLi128EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3_$__cuda_local_var_181271_29_non_const_sharedKeys;
add.s32 %r670, %r671, 64;
cvt.s64.s32	%rd889, %r670;
mul.wide.s32 %rd865, %r671, 4;
add.s64 %rd867, %rd890, %rd865;
ld.shared.u32 %r665, [%rd867+256];
ld.local.u64 %rd868, [%rd2];
cvta.to.global.u64 %rd869, %rd868;
mul.lo.s64 %rd871, %rd889, %rd54;
add.s64 %rd872, %rd871, %rd25;
shl.b64 %rd873, %rd872, 2;
add.s64 %rd874, %rd869, %rd873;
st.global.u32 [%rd874], %r665;
mul.wide.s32 %rd875, %r671, 8;
add.s64 %rd877, %rd100, %rd875;
ld.shared.u64 %rd878, [%rd877+512];
ld.local.u64 %rd879, [%rd3];
cvta.to.global.u64 %rd880, %rd879;
mul.lo.s64 %rd881, %rd889, %rd55;
add.s64 %rd882, %rd881, %rd42;
shl.b64 %rd883, %rd882, 3;
add.s64 %rd884, %rd880, %rd883;
st.global.u64 [%rd884], %rd878;

BB28_162:
ret;
}


.visible .entry _Z20bitonicSortKVInPlaceIilLin1ELin1E6LTCompIiEmLi128EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3_(
.param .align 8 .b8 _Z20bitonicSortKVInPlaceIilLin1ELin1E6LTCompIiEmLi128EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_0[416],
.param .u64 _Z20bitonicSortKVInPlaceIilLin1ELin1E6LTCompIiEmLi128EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_1,
.param .u64 _Z20bitonicSortKVInPlaceIilLin1ELin1E6LTCompIiEmLi128EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_2,
.param .u64 _Z20bitonicSortKVInPlaceIilLin1ELin1E6LTCompIiEmLi128EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_3,
.param .align 8 .b8 _Z20bitonicSortKVInPlaceIilLin1ELin1E6LTCompIiEmLi128EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_4[416],
.param .u64 _Z20bitonicSortKVInPlaceIilLin1ELin1E6LTCompIiEmLi128EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_5,
.param .align 1 .b8 _Z20bitonicSortKVInPlaceIilLin1ELin1E6LTCompIiEmLi128EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_6[1]
)
.maxntid 1024, 1, 1
{
.local .align 8 .b8 __local_depot29[832];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<127>;
.reg .b16 %rs<108>;
.reg .b32 %r<701>;
.reg .b64 %rd<924>;

	.shared .align 4 .b8 _Z20bitonicSortKVInPlaceIilLin1ELin1E6LTCompIiEmLi128EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3_$__cuda_local_var_181271_29_non_const_sharedKeys[512];

	.shared .align 8 .b8 _Z20bitonicSortKVInPlaceIilLin1ELin1E6LTCompIiEmLi128EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3_$__cuda_local_var_181272_29_non_const_sharedValues[1024];

	.shared .align 1 .b8 _Z20bitonicSortKVInPlaceIilLin1ELin1E6LTCompIiEmLi128EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3_$__cuda_local_var_181273_32_non_const_sharedValid[128];

mov.u64 %rd923, __local_depot29;
cvta.local.u64 %SP, %rd923;
ld.param.u64 %rd52, [_Z20bitonicSortKVInPlaceIilLin1ELin1E6LTCompIiEmLi128EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_1];
ld.param.u64 %rd53, [_Z20bitonicSortKVInPlaceIilLin1ELin1E6LTCompIiEmLi128EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_2];
ld.param.u64 %rd54, [_Z20bitonicSortKVInPlaceIilLin1ELin1E6LTCompIiEmLi128EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_3];
ld.param.u64 %rd55, [_Z20bitonicSortKVInPlaceIilLin1ELin1E6LTCompIiEmLi128EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_5];
mov.u64 %rd4, _Z20bitonicSortKVInPlaceIilLin1ELin1E6LTCompIiEmLi128EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_0;
mov.u64 %rd1, _Z20bitonicSortKVInPlaceIilLin1ELin1E6LTCompIiEmLi128EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_4;
add.u64 %rd56, %SP, 0;
cvta.to.local.u64 %rd2, %rd56;
add.u64 %rd57, %SP, 416;
cvta.to.local.u64 %rd3, %rd57;
mov.u32 %r674, 0;
mov.pred %p4, 0;
@%p4 bra BB29_2;

BB29_1:
mul.wide.s32 %rd58, %r674, 8;
add.s64 %rd59, %rd4, %rd58;
ld.param.u64 %rd60, [%rd59];
add.s64 %rd61, %rd2, %rd58;
st.local.u64 [%rd61], %rd60;
add.s32 %r674, %r674, 1;
setp.lt.u32	%p5, %r674, 52;
@%p5 bra BB29_1;

BB29_2:
mov.u32 %r675, 0;
@%p4 bra BB29_4;

BB29_3:
mul.wide.s32 %rd62, %r675, 8;
add.s64 %rd63, %rd1, %rd62;
ld.param.u64 %rd64, [%rd63];
add.s64 %rd65, %rd3, %rd62;
st.local.u64 [%rd65], %rd64;
add.s32 %r675, %r675, 1;
setp.lt.u32	%p7, %r675, 52;
@%p7 bra BB29_3;

BB29_4:
mov.u32 %r131, %nctaid.y;
mov.u32 %r132, %ctaid.z;
mov.u32 %r133, %ctaid.y;
mad.lo.s32 %r134, %r131, %r132, %r133;
mov.u32 %r135, %nctaid.x;
mov.u32 %r136, %ctaid.x;
mad.lo.s32 %r137, %r134, %r135, %r136;
cvt.u64.u32	%rd8, %r137;
setp.ge.u64	%p8, %rd8, %rd52;
@%p8 bra BB29_162;

ld.local.u32 %r5, [%rd2+408];
add.s32 %r676, %r5, -1;
mov.u64 %rd66, 0;
setp.lt.s32	%p9, %r676, 1;
mov.u64 %rd911, %rd8;
mov.u64 %rd919, %rd66;
@%p9 bra BB29_11;

mul.wide.s32 %rd68, %r5, 8;
add.s64 %rd897, %rd2, %rd68;
mov.u64 %rd920, 0;
mov.u64 %rd912, %rd8;

BB29_7:
ld.local.u64 %rd14, [%rd897];
or.b64 %rd69, %rd912, %rd14;
and.b64 %rd70, %rd69, -4294967296;
setp.eq.s64	%p10, %rd70, 0;
@%p10 bra BB29_9;
bra.uni BB29_8;

BB29_9:
cvt.u32.u64	%r138, %rd14;
cvt.u32.u64	%r139, %rd912;
div.u32 %r140, %r139, %r138;
rem.u32 %r141, %r139, %r138;
cvt.u64.u32	%rd913, %r140;
cvt.u64.u32	%rd898, %r141;
bra.uni BB29_10;

BB29_8:
div.u64 %rd913, %rd912, %rd14;
rem.u64 %rd898, %rd912, %rd14;

BB29_10:
mov.u64 %rd912, %rd913;
ld.local.u64 %rd71, [%rd897+200];
mul.lo.s64 %rd72, %rd71, %rd898;
add.s64 %rd920, %rd72, %rd920;
add.s64 %rd897, %rd897, -8;
add.s32 %r676, %r676, -1;
setp.gt.s32	%p11, %r676, 0;
mov.u64 %rd905, %rd912;
mov.u64 %rd911, %rd905;
mov.u64 %rd914, %rd920;
mov.u64 %rd919, %rd914;
@%p11 bra BB29_7;

BB29_11:
mov.u64 %rd24, %rd919;
mov.u64 %rd23, %rd911;
ld.local.u64 %rd74, [%rd2+208];
mul.lo.s64 %rd75, %rd74, %rd23;
add.s64 %rd25, %rd75, %rd24;
ld.local.u32 %r9, [%rd3+408];
add.s32 %r677, %r9, -1;
setp.lt.s32	%p12, %r677, 1;
mov.u64 %rd908, %rd8;
mov.u64 %rd917, %rd66;
@%p12 bra BB29_17;

mul.wide.s32 %rd77, %r9, 8;
add.s64 %rd899, %rd3, %rd77;
mov.u64 %rd918, 0;
mov.u64 %rd909, %rd8;

BB29_13:
ld.local.u64 %rd31, [%rd899];
or.b64 %rd78, %rd909, %rd31;
and.b64 %rd79, %rd78, -4294967296;
setp.eq.s64	%p13, %rd79, 0;
@%p13 bra BB29_15;
bra.uni BB29_14;

BB29_15:
cvt.u32.u64	%r142, %rd31;
cvt.u32.u64	%r143, %rd909;
div.u32 %r144, %r143, %r142;
rem.u32 %r145, %r143, %r142;
cvt.u64.u32	%rd910, %r144;
cvt.u64.u32	%rd900, %r145;
bra.uni BB29_16;

BB29_14:
div.u64 %rd910, %rd909, %rd31;
rem.u64 %rd900, %rd909, %rd31;

BB29_16:
mov.u64 %rd909, %rd910;
ld.local.u64 %rd80, [%rd899+200];
mul.lo.s64 %rd81, %rd80, %rd900;
add.s64 %rd918, %rd81, %rd918;
add.s64 %rd899, %rd899, -8;
add.s32 %r677, %r677, -1;
setp.gt.s32	%p14, %r677, 0;
mov.u64 %rd908, %rd909;
mov.u64 %rd917, %rd918;
@%p14 bra BB29_13;

BB29_17:
ld.local.u64 %rd82, [%rd3+208];
mul.lo.s64 %rd83, %rd82, %rd908;
add.s64 %rd42, %rd83, %rd917;
mov.u32 %r13, %tid.x;
cvt.s64.s32	%rd43, %r13;
setp.lt.u64	%p1, %rd43, %rd53;
mov.u32 %r678, 0;
setp.ge.u64	%p15, %rd43, %rd53;
@%p15 bra BB29_19;

ld.local.u64 %rd84, [%rd2];
cvta.to.global.u64 %rd85, %rd84;
mul.lo.s64 %rd86, %rd43, %rd54;
add.s64 %rd87, %rd86, %rd25;
shl.b64 %rd88, %rd87, 2;
add.s64 %rd89, %rd85, %rd88;
ld.global.u32 %r678, [%rd89];

BB29_19:
mov.u64 %rd921, 0;
@%p15 bra BB29_21;

ld.local.u64 %rd91, [%rd3];
cvta.to.global.u64 %rd92, %rd91;
mul.lo.s64 %rd93, %rd43, %rd55;
add.s64 %rd94, %rd93, %rd42;
shl.b64 %rd95, %rd94, 3;
add.s64 %rd96, %rd92, %rd95;
ld.global.u64 %rd921, [%rd96];

BB29_21:
add.s32 %r148, %r13, 64;
selp.u16	%rs8, 1, 0, %p1;
shl.b64 %rd97, %rd43, 2;
mov.u64 %rd98, _Z20bitonicSortKVInPlaceIilLin1ELin1E6LTCompIiEmLi128EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3_$__cuda_local_var_181271_29_non_const_sharedKeys;
add.s64 %rd46, %rd98, %rd97;
st.shared.u32 [%rd46], %r678;
shl.b64 %rd99, %rd43, 3;
mov.u64 %rd100, _Z20bitonicSortKVInPlaceIilLin1ELin1E6LTCompIiEmLi128EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3_$__cuda_local_var_181272_29_non_const_sharedValues;
add.s64 %rd47, %rd100, %rd99;
st.shared.u64 [%rd47], %rd921;
mov.u64 %rd101, _Z20bitonicSortKVInPlaceIilLin1ELin1E6LTCompIiEmLi128EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3_$__cuda_local_var_181273_32_non_const_sharedValid;
add.s64 %rd48, %rd101, %rd43;
st.shared.u8 [%rd48], %rs8;
cvt.s64.s32	%rd49, %r148;
setp.lt.u64	%p2, %rd49, %rd53;
mov.u32 %r679, 0;
setp.ge.u64	%p17, %rd49, %rd53;
@%p17 bra BB29_23;

ld.local.u64 %rd102, [%rd2];
cvta.to.global.u64 %rd103, %rd102;
mul.lo.s64 %rd104, %rd49, %rd54;
add.s64 %rd105, %rd104, %rd25;
shl.b64 %rd106, %rd105, 2;
add.s64 %rd107, %rd103, %rd106;
ld.global.u32 %r679, [%rd107];

BB29_23:
mov.u64 %rd922, 0;
@%p17 bra BB29_25;

ld.local.u64 %rd109, [%rd3];
cvta.to.global.u64 %rd110, %rd109;
mul.lo.s64 %rd111, %rd49, %rd55;
add.s64 %rd112, %rd111, %rd42;
shl.b64 %rd113, %rd112, 3;
add.s64 %rd114, %rd110, %rd113;
ld.global.u64 %rd922, [%rd114];

BB29_25:
selp.u16	%rs9, 1, 0, %p2;
st.shared.u32 [%rd46+256], %r679;
st.shared.u64 [%rd47+512], %rd922;
st.shared.u8 [%rd48+64], %rs9;
bar.sync 0;
shl.b32 %r149, %r13, 1;
mul.wide.u32 %rd115, %r149, 4;
add.s64 %rd117, %rd98, %rd115;
ld.shared.u32 %r18, [%rd117+4];
ld.shared.u32 %r19, [%rd117];
setp.ge.s32	%p19, %r19, %r18;
@%p19 bra BB29_27;

cvt.u64.u32	%rd118, %r149;
add.s64 %rd120, %rd101, %rd118;
ld.shared.u8 %rs10, [%rd120];
mov.u32 %r680, 1;
setp.ne.s16	%p20, %rs10, 0;
@%p20 bra BB29_28;

BB29_27:
cvt.u64.u32	%rd121, %r149;
add.s64 %rd123, %rd101, %rd121;
ld.shared.u8 %rs11, [%rd123+1];
setp.eq.s16	%p21, %rs11, 0;
selp.u32	%r680, 1, 0, %p21;

BB29_28:
and.b32 %r155, %r13, 1;
setp.ne.s32	%p22, %r680, %r155;
@%p22 bra BB29_30;

mul.wide.u32 %rd124, %r149, 8;
add.s64 %rd126, %rd100, %rd124;
cvt.u64.u32	%rd127, %r149;
st.shared.u32 [%rd117], %r18;
st.shared.u32 [%rd117+4], %r19;
ld.shared.u64 %rd131, [%rd126];
ld.shared.u64 %rd132, [%rd126+8];
st.shared.u64 [%rd126], %rd132;
st.shared.u64 [%rd126+8], %rd131;
add.s64 %rd134, %rd101, %rd127;
ld.shared.u8 %rs12, [%rd134];
ld.shared.u8 %rs13, [%rd134+1];
st.shared.u8 [%rd134], %rs13;
st.shared.u8 [%rd134+1], %rs12;

BB29_30:
bar.sync 0;
sub.s32 %r26, %r149, %r155;
add.s32 %r161, %r26, 2;
mul.wide.u32 %rd135, %r161, 4;
add.s64 %rd137, %rd98, %rd135;
mul.wide.u32 %rd138, %r26, 4;
add.s64 %rd139, %rd98, %rd138;
ld.shared.u32 %r24, [%rd137];
ld.shared.u32 %r25, [%rd139];
setp.ge.s32	%p23, %r25, %r24;
@%p23 bra BB29_32;

cvt.u64.u32	%rd140, %r26;
add.s64 %rd142, %rd101, %rd140;
ld.shared.u8 %rs14, [%rd142];
mov.u32 %r681, 1;
setp.ne.s16	%p24, %rs14, 0;
@%p24 bra BB29_33;

BB29_32:
cvt.u64.u32	%rd143, %r161;
add.s64 %rd145, %rd101, %rd143;
ld.shared.u8 %rs15, [%rd145];
setp.eq.s16	%p25, %rs15, 0;
selp.u32	%r681, 1, 0, %p25;

BB29_33:
bfe.u32 %r173, %r13, 1, 1;
setp.ne.s32	%p26, %r681, %r173;
@%p26 bra BB29_35;

mul.wide.u32 %rd146, %r26, 8;
add.s64 %rd148, %rd100, %rd146;
mul.wide.u32 %rd149, %r161, 8;
add.s64 %rd150, %rd100, %rd149;
cvt.u64.u32	%rd151, %r26;
st.shared.u32 [%rd139], %r24;
cvt.u64.u32	%rd155, %r161;
st.shared.u32 [%rd137], %r25;
ld.shared.u64 %rd158, [%rd148];
ld.shared.u64 %rd159, [%rd150];
st.shared.u64 [%rd148], %rd159;
st.shared.u64 [%rd150], %rd158;
add.s64 %rd161, %rd101, %rd151;
ld.shared.u8 %rs16, [%rd161];
add.s64 %rd162, %rd101, %rd155;
ld.shared.u8 %rs17, [%rd162];
st.shared.u8 [%rd161], %rs17;
st.shared.u8 [%rd162], %rs16;

BB29_35:
bar.sync 0;
ld.shared.u32 %r29, [%rd117+4];
ld.shared.u32 %r30, [%rd117];
setp.ge.s32	%p27, %r30, %r29;
@%p27 bra BB29_37;

cvt.u64.u32	%rd166, %r149;
add.s64 %rd168, %rd101, %rd166;
ld.shared.u8 %rs18, [%rd168];
mov.u32 %r682, 1;
setp.ne.s16	%p28, %rs18, 0;
@%p28 bra BB29_38;

BB29_37:
cvt.u64.u32	%rd169, %r149;
add.s64 %rd171, %rd101, %rd169;
ld.shared.u8 %rs19, [%rd171+1];
setp.eq.s16	%p29, %rs19, 0;
selp.u32	%r682, 1, 0, %p29;

BB29_38:
bfe.u32 %r188, %r13, 1, 1;
setp.ne.s32	%p30, %r682, %r188;
@%p30 bra BB29_40;

cvt.u64.u32	%rd172, %r149;
st.shared.u32 [%rd117], %r29;
st.shared.u32 [%rd117+4], %r30;
mul.wide.u32 %rd176, %r149, 8;
add.s64 %rd178, %rd100, %rd176;
ld.shared.u64 %rd179, [%rd178];
ld.shared.u64 %rd180, [%rd178+8];
st.shared.u64 [%rd178], %rd180;
st.shared.u64 [%rd178+8], %rd179;
add.s64 %rd182, %rd101, %rd172;
ld.shared.u8 %rs20, [%rd182];
ld.shared.u8 %rs21, [%rd182+1];
st.shared.u8 [%rd182], %rs21;
st.shared.u8 [%rd182+1], %rs20;

BB29_40:
bar.sync 0;
and.b32 %r191, %r13, 3;
sub.s32 %r36, %r149, %r191;
add.s32 %r193, %r36, 4;
mul.wide.u32 %rd183, %r193, 4;
add.s64 %rd185, %rd98, %rd183;
mul.wide.u32 %rd186, %r36, 4;
add.s64 %rd187, %rd98, %rd186;
ld.shared.u32 %r34, [%rd185];
ld.shared.u32 %r35, [%rd187];
setp.ge.s32	%p31, %r35, %r34;
@%p31 bra BB29_42;

cvt.u64.u32	%rd188, %r36;
add.s64 %rd190, %rd101, %rd188;
ld.shared.u8 %rs22, [%rd190];
mov.u32 %r683, 1;
setp.ne.s16	%p32, %rs22, 0;
@%p32 bra BB29_43;

BB29_42:
cvt.u64.u32	%rd191, %r193;
add.s64 %rd193, %rd101, %rd191;
ld.shared.u8 %rs23, [%rd193];
setp.eq.s16	%p33, %rs23, 0;
selp.u32	%r683, 1, 0, %p33;

BB29_43:
bfe.u32 %r205, %r13, 2, 1;
setp.ne.s32	%p34, %r683, %r205;
@%p34 bra BB29_45;

mul.wide.u32 %rd194, %r36, 8;
add.s64 %rd196, %rd100, %rd194;
mul.wide.u32 %rd197, %r193, 8;
add.s64 %rd198, %rd100, %rd197;
cvt.u64.u32	%rd199, %r36;
st.shared.u32 [%rd187], %r34;
cvt.u64.u32	%rd203, %r193;
st.shared.u32 [%rd185], %r35;
ld.shared.u64 %rd206, [%rd196];
ld.shared.u64 %rd207, [%rd198];
st.shared.u64 [%rd196], %rd207;
st.shared.u64 [%rd198], %rd206;
add.s64 %rd209, %rd101, %rd199;
ld.shared.u8 %rs24, [%rd209];
add.s64 %rd210, %rd101, %rd203;
ld.shared.u8 %rs25, [%rd210];
st.shared.u8 [%rd209], %rs25;
st.shared.u8 [%rd210], %rs24;

BB29_45:
bar.sync 0;
ld.shared.u32 %r39, [%rd137];
ld.shared.u32 %r40, [%rd139];
setp.ge.s32	%p35, %r40, %r39;
@%p35 bra BB29_47;

cvt.u64.u32	%rd216, %r26;
add.s64 %rd218, %rd101, %rd216;
ld.shared.u8 %rs26, [%rd218];
mov.u32 %r684, 1;
setp.ne.s16	%p36, %rs26, 0;
@%p36 bra BB29_48;

BB29_47:
cvt.u64.u32	%rd219, %r161;
add.s64 %rd221, %rd101, %rd219;
ld.shared.u8 %rs27, [%rd221];
setp.eq.s16	%p37, %rs27, 0;
selp.u32	%r684, 1, 0, %p37;

BB29_48:
bfe.u32 %r228, %r13, 2, 1;
setp.ne.s32	%p38, %r684, %r228;
@%p38 bra BB29_50;

cvt.u64.u32	%rd222, %r26;
st.shared.u32 [%rd139], %r39;
cvt.u64.u32	%rd226, %r161;
st.shared.u32 [%rd137], %r40;
mul.wide.u32 %rd229, %r26, 8;
add.s64 %rd231, %rd100, %rd229;
ld.shared.u64 %rd232, [%rd231];
mul.wide.u32 %rd233, %r161, 8;
add.s64 %rd234, %rd100, %rd233;
ld.shared.u64 %rd235, [%rd234];
st.shared.u64 [%rd231], %rd235;
st.shared.u64 [%rd234], %rd232;
add.s64 %rd237, %rd101, %rd222;
ld.shared.u8 %rs28, [%rd237];
add.s64 %rd238, %rd101, %rd226;
ld.shared.u8 %rs29, [%rd238];
st.shared.u8 [%rd237], %rs29;
st.shared.u8 [%rd238], %rs28;

BB29_50:
bar.sync 0;
ld.shared.u32 %r43, [%rd117+4];
ld.shared.u32 %r44, [%rd117];
setp.ge.s32	%p39, %r44, %r43;
@%p39 bra BB29_52;

cvt.u64.u32	%rd242, %r149;
add.s64 %rd244, %rd101, %rd242;
ld.shared.u8 %rs30, [%rd244];
mov.u32 %r685, 1;
setp.ne.s16	%p40, %rs30, 0;
@%p40 bra BB29_53;

BB29_52:
cvt.u64.u32	%rd245, %r149;
add.s64 %rd247, %rd101, %rd245;
ld.shared.u8 %rs31, [%rd247+1];
setp.eq.s16	%p41, %rs31, 0;
selp.u32	%r685, 1, 0, %p41;

BB29_53:
bfe.u32 %r242, %r13, 2, 1;
setp.ne.s32	%p42, %r685, %r242;
@%p42 bra BB29_55;

cvt.u64.u32	%rd248, %r149;
st.shared.u32 [%rd117], %r43;
st.shared.u32 [%rd117+4], %r44;
mul.wide.u32 %rd252, %r149, 8;
add.s64 %rd254, %rd100, %rd252;
ld.shared.u64 %rd255, [%rd254];
ld.shared.u64 %rd256, [%rd254+8];
st.shared.u64 [%rd254], %rd256;
st.shared.u64 [%rd254+8], %rd255;
add.s64 %rd258, %rd101, %rd248;
ld.shared.u8 %rs32, [%rd258];
ld.shared.u8 %rs33, [%rd258+1];
st.shared.u8 [%rd258], %rs33;
st.shared.u8 [%rd258+1], %rs32;

BB29_55:
bar.sync 0;
and.b32 %r245, %r13, 7;
sub.s32 %r50, %r149, %r245;
add.s32 %r247, %r50, 8;
mul.wide.u32 %rd259, %r247, 4;
add.s64 %rd261, %rd98, %rd259;
mul.wide.u32 %rd262, %r50, 4;
add.s64 %rd263, %rd98, %rd262;
ld.shared.u32 %r48, [%rd261];
ld.shared.u32 %r49, [%rd263];
setp.ge.s32	%p43, %r49, %r48;
@%p43 bra BB29_57;

cvt.u64.u32	%rd264, %r50;
add.s64 %rd266, %rd101, %rd264;
ld.shared.u8 %rs34, [%rd266];
mov.u32 %r686, 1;
setp.ne.s16	%p44, %rs34, 0;
@%p44 bra BB29_58;

BB29_57:
cvt.u64.u32	%rd267, %r247;
add.s64 %rd269, %rd101, %rd267;
ld.shared.u8 %rs35, [%rd269];
setp.eq.s16	%p45, %rs35, 0;
selp.u32	%r686, 1, 0, %p45;

BB29_58:
bfe.u32 %r259, %r13, 3, 1;
setp.ne.s32	%p46, %r686, %r259;
@%p46 bra BB29_60;

mul.wide.u32 %rd270, %r50, 8;
add.s64 %rd272, %rd100, %rd270;
mul.wide.u32 %rd273, %r247, 8;
add.s64 %rd274, %rd100, %rd273;
cvt.u64.u32	%rd275, %r50;
st.shared.u32 [%rd263], %r48;
cvt.u64.u32	%rd279, %r247;
st.shared.u32 [%rd261], %r49;
ld.shared.u64 %rd282, [%rd272];
ld.shared.u64 %rd283, [%rd274];
st.shared.u64 [%rd272], %rd283;
st.shared.u64 [%rd274], %rd282;
add.s64 %rd285, %rd101, %rd275;
ld.shared.u8 %rs36, [%rd285];
add.s64 %rd286, %rd101, %rd279;
ld.shared.u8 %rs37, [%rd286];
st.shared.u8 [%rd285], %rs37;
st.shared.u8 [%rd286], %rs36;

BB29_60:
bar.sync 0;
ld.shared.u32 %r53, [%rd185];
ld.shared.u32 %r54, [%rd187];
setp.ge.s32	%p47, %r54, %r53;
@%p47 bra BB29_62;

cvt.u64.u32	%rd292, %r36;
add.s64 %rd294, %rd101, %rd292;
ld.shared.u8 %rs38, [%rd294];
mov.u32 %r687, 1;
setp.ne.s16	%p48, %rs38, 0;
@%p48 bra BB29_63;

BB29_62:
cvt.u64.u32	%rd295, %r193;
add.s64 %rd297, %rd101, %rd295;
ld.shared.u8 %rs39, [%rd297];
setp.eq.s16	%p49, %rs39, 0;
selp.u32	%r687, 1, 0, %p49;

BB29_63:
bfe.u32 %r282, %r13, 3, 1;
setp.ne.s32	%p50, %r687, %r282;
@%p50 bra BB29_65;

cvt.u64.u32	%rd298, %r36;
st.shared.u32 [%rd187], %r53;
cvt.u64.u32	%rd302, %r193;
st.shared.u32 [%rd185], %r54;
mul.wide.u32 %rd305, %r36, 8;
add.s64 %rd307, %rd100, %rd305;
ld.shared.u64 %rd308, [%rd307];
mul.wide.u32 %rd309, %r193, 8;
add.s64 %rd310, %rd100, %rd309;
ld.shared.u64 %rd311, [%rd310];
st.shared.u64 [%rd307], %rd311;
st.shared.u64 [%rd310], %rd308;
add.s64 %rd313, %rd101, %rd298;
ld.shared.u8 %rs40, [%rd313];
add.s64 %rd314, %rd101, %rd302;
ld.shared.u8 %rs41, [%rd314];
st.shared.u8 [%rd313], %rs41;
st.shared.u8 [%rd314], %rs40;

BB29_65:
bar.sync 0;
ld.shared.u32 %r57, [%rd137];
ld.shared.u32 %r58, [%rd139];
setp.ge.s32	%p51, %r58, %r57;
@%p51 bra BB29_67;

cvt.u64.u32	%rd320, %r26;
add.s64 %rd322, %rd101, %rd320;
ld.shared.u8 %rs42, [%rd322];
mov.u32 %r688, 1;
setp.ne.s16	%p52, %rs42, 0;
@%p52 bra BB29_68;

BB29_67:
cvt.u64.u32	%rd323, %r161;
add.s64 %rd325, %rd101, %rd323;
ld.shared.u8 %rs43, [%rd325];
setp.eq.s16	%p53, %rs43, 0;
selp.u32	%r688, 1, 0, %p53;

BB29_68:
bfe.u32 %r304, %r13, 3, 1;
setp.ne.s32	%p54, %r688, %r304;
@%p54 bra BB29_70;

cvt.u64.u32	%rd326, %r26;
st.shared.u32 [%rd139], %r57;
cvt.u64.u32	%rd330, %r161;
st.shared.u32 [%rd137], %r58;
mul.wide.u32 %rd333, %r26, 8;
add.s64 %rd335, %rd100, %rd333;
ld.shared.u64 %rd336, [%rd335];
mul.wide.u32 %rd337, %r161, 8;
add.s64 %rd338, %rd100, %rd337;
ld.shared.u64 %rd339, [%rd338];
st.shared.u64 [%rd335], %rd339;
st.shared.u64 [%rd338], %rd336;
add.s64 %rd341, %rd101, %rd326;
ld.shared.u8 %rs44, [%rd341];
add.s64 %rd342, %rd101, %rd330;
ld.shared.u8 %rs45, [%rd342];
st.shared.u8 [%rd341], %rs45;
st.shared.u8 [%rd342], %rs44;

BB29_70:
bar.sync 0;
ld.shared.u32 %r61, [%rd117+4];
ld.shared.u32 %r62, [%rd117];
setp.ge.s32	%p55, %r62, %r61;
@%p55 bra BB29_72;

cvt.u64.u32	%rd346, %r149;
add.s64 %rd348, %rd101, %rd346;
ld.shared.u8 %rs46, [%rd348];
mov.u32 %r689, 1;
setp.ne.s16	%p56, %rs46, 0;
@%p56 bra BB29_73;

BB29_72:
cvt.u64.u32	%rd349, %r149;
add.s64 %rd351, %rd101, %rd349;
ld.shared.u8 %rs47, [%rd351+1];
setp.eq.s16	%p57, %rs47, 0;
selp.u32	%r689, 1, 0, %p57;

BB29_73:
bfe.u32 %r318, %r13, 3, 1;
setp.ne.s32	%p58, %r689, %r318;
@%p58 bra BB29_75;

cvt.u64.u32	%rd352, %r149;
st.shared.u32 [%rd117], %r61;
st.shared.u32 [%rd117+4], %r62;
mul.wide.u32 %rd356, %r149, 8;
add.s64 %rd358, %rd100, %rd356;
ld.shared.u64 %rd359, [%rd358];
ld.shared.u64 %rd360, [%rd358+8];
st.shared.u64 [%rd358], %rd360;
st.shared.u64 [%rd358+8], %rd359;
add.s64 %rd362, %rd101, %rd352;
ld.shared.u8 %rs48, [%rd362];
ld.shared.u8 %rs49, [%rd362+1];
st.shared.u8 [%rd362], %rs49;
st.shared.u8 [%rd362+1], %rs48;

BB29_75:
bar.sync 0;
and.b32 %r321, %r13, 15;
sub.s32 %r68, %r149, %r321;
add.s32 %r323, %r68, 16;
mul.wide.u32 %rd363, %r323, 4;
add.s64 %rd365, %rd98, %rd363;
mul.wide.u32 %rd366, %r68, 4;
add.s64 %rd367, %rd98, %rd366;
ld.shared.u32 %r66, [%rd365];
ld.shared.u32 %r67, [%rd367];
setp.ge.s32	%p59, %r67, %r66;
@%p59 bra BB29_77;

cvt.u64.u32	%rd368, %r68;
add.s64 %rd370, %rd101, %rd368;
ld.shared.u8 %rs50, [%rd370];
mov.u32 %r690, 1;
setp.ne.s16	%p60, %rs50, 0;
@%p60 bra BB29_78;

BB29_77:
cvt.u64.u32	%rd371, %r323;
add.s64 %rd373, %rd101, %rd371;
ld.shared.u8 %rs51, [%rd373];
setp.eq.s16	%p61, %rs51, 0;
selp.u32	%r690, 1, 0, %p61;

BB29_78:
bfe.u32 %r335, %r13, 4, 1;
setp.ne.s32	%p62, %r690, %r335;
@%p62 bra BB29_80;

mul.wide.u32 %rd374, %r68, 8;
add.s64 %rd376, %rd100, %rd374;
mul.wide.u32 %rd377, %r323, 8;
add.s64 %rd378, %rd100, %rd377;
cvt.u64.u32	%rd379, %r68;
st.shared.u32 [%rd367], %r66;
cvt.u64.u32	%rd383, %r323;
st.shared.u32 [%rd365], %r67;
ld.shared.u64 %rd386, [%rd376];
ld.shared.u64 %rd387, [%rd378];
st.shared.u64 [%rd376], %rd387;
st.shared.u64 [%rd378], %rd386;
add.s64 %rd389, %rd101, %rd379;
ld.shared.u8 %rs52, [%rd389];
add.s64 %rd390, %rd101, %rd383;
ld.shared.u8 %rs53, [%rd390];
st.shared.u8 [%rd389], %rs53;
st.shared.u8 [%rd390], %rs52;

BB29_80:
bar.sync 0;
ld.shared.u32 %r71, [%rd261];
ld.shared.u32 %r72, [%rd263];
setp.ge.s32	%p63, %r72, %r71;
@%p63 bra BB29_82;

cvt.u64.u32	%rd396, %r50;
add.s64 %rd398, %rd101, %rd396;
ld.shared.u8 %rs54, [%rd398];
mov.u32 %r691, 1;
setp.ne.s16	%p64, %rs54, 0;
@%p64 bra BB29_83;

BB29_82:
cvt.u64.u32	%rd399, %r247;
add.s64 %rd401, %rd101, %rd399;
ld.shared.u8 %rs55, [%rd401];
setp.eq.s16	%p65, %rs55, 0;
selp.u32	%r691, 1, 0, %p65;

BB29_83:
bfe.u32 %r358, %r13, 4, 1;
setp.ne.s32	%p66, %r691, %r358;
@%p66 bra BB29_85;

cvt.u64.u32	%rd402, %r50;
st.shared.u32 [%rd263], %r71;
cvt.u64.u32	%rd406, %r247;
st.shared.u32 [%rd261], %r72;
mul.wide.u32 %rd409, %r50, 8;
add.s64 %rd411, %rd100, %rd409;
ld.shared.u64 %rd412, [%rd411];
mul.wide.u32 %rd413, %r247, 8;
add.s64 %rd414, %rd100, %rd413;
ld.shared.u64 %rd415, [%rd414];
st.shared.u64 [%rd411], %rd415;
st.shared.u64 [%rd414], %rd412;
add.s64 %rd417, %rd101, %rd402;
ld.shared.u8 %rs56, [%rd417];
add.s64 %rd418, %rd101, %rd406;
ld.shared.u8 %rs57, [%rd418];
st.shared.u8 [%rd417], %rs57;
st.shared.u8 [%rd418], %rs56;

BB29_85:
bar.sync 0;
ld.shared.u32 %r75, [%rd185];
ld.shared.u32 %r76, [%rd187];
setp.ge.s32	%p67, %r76, %r75;
@%p67 bra BB29_87;

cvt.u64.u32	%rd424, %r36;
add.s64 %rd426, %rd101, %rd424;
ld.shared.u8 %rs58, [%rd426];
mov.u32 %r692, 1;
setp.ne.s16	%p68, %rs58, 0;
@%p68 bra BB29_88;

BB29_87:
cvt.u64.u32	%rd427, %r193;
add.s64 %rd429, %rd101, %rd427;
ld.shared.u8 %rs59, [%rd429];
setp.eq.s16	%p69, %rs59, 0;
selp.u32	%r692, 1, 0, %p69;

BB29_88:
bfe.u32 %r380, %r13, 4, 1;
setp.ne.s32	%p70, %r692, %r380;
@%p70 bra BB29_90;

cvt.u64.u32	%rd430, %r36;
st.shared.u32 [%rd187], %r75;
cvt.u64.u32	%rd434, %r193;
st.shared.u32 [%rd185], %r76;
mul.wide.u32 %rd437, %r36, 8;
add.s64 %rd439, %rd100, %rd437;
ld.shared.u64 %rd440, [%rd439];
mul.wide.u32 %rd441, %r193, 8;
add.s64 %rd442, %rd100, %rd441;
ld.shared.u64 %rd443, [%rd442];
st.shared.u64 [%rd439], %rd443;
st.shared.u64 [%rd442], %rd440;
add.s64 %rd445, %rd101, %rd430;
ld.shared.u8 %rs60, [%rd445];
add.s64 %rd446, %rd101, %rd434;
ld.shared.u8 %rs61, [%rd446];
st.shared.u8 [%rd445], %rs61;
st.shared.u8 [%rd446], %rs60;

BB29_90:
bar.sync 0;
ld.shared.u32 %r79, [%rd137];
ld.shared.u32 %r80, [%rd139];
setp.ge.s32	%p71, %r80, %r79;
@%p71 bra BB29_92;

cvt.u64.u32	%rd452, %r26;
add.s64 %rd454, %rd101, %rd452;
ld.shared.u8 %rs62, [%rd454];
mov.u32 %r693, 1;
setp.ne.s16	%p72, %rs62, 0;
@%p72 bra BB29_93;

BB29_92:
cvt.u64.u32	%rd455, %r161;
add.s64 %rd457, %rd101, %rd455;
ld.shared.u8 %rs63, [%rd457];
setp.eq.s16	%p73, %rs63, 0;
selp.u32	%r693, 1, 0, %p73;

BB29_93:
bfe.u32 %r402, %r13, 4, 1;
setp.ne.s32	%p74, %r693, %r402;
@%p74 bra BB29_95;

cvt.u64.u32	%rd458, %r26;
st.shared.u32 [%rd139], %r79;
cvt.u64.u32	%rd462, %r161;
st.shared.u32 [%rd137], %r80;
mul.wide.u32 %rd465, %r26, 8;
add.s64 %rd467, %rd100, %rd465;
ld.shared.u64 %rd468, [%rd467];
mul.wide.u32 %rd469, %r161, 8;
add.s64 %rd470, %rd100, %rd469;
ld.shared.u64 %rd471, [%rd470];
st.shared.u64 [%rd467], %rd471;
st.shared.u64 [%rd470], %rd468;
add.s64 %rd473, %rd101, %rd458;
ld.shared.u8 %rs64, [%rd473];
add.s64 %rd474, %rd101, %rd462;
ld.shared.u8 %rs65, [%rd474];
st.shared.u8 [%rd473], %rs65;
st.shared.u8 [%rd474], %rs64;

BB29_95:
bar.sync 0;
ld.shared.u32 %r83, [%rd117+4];
ld.shared.u32 %r84, [%rd117];
setp.ge.s32	%p75, %r84, %r83;
@%p75 bra BB29_97;

cvt.u64.u32	%rd478, %r149;
add.s64 %rd480, %rd101, %rd478;
ld.shared.u8 %rs66, [%rd480];
mov.u32 %r694, 1;
setp.ne.s16	%p76, %rs66, 0;
@%p76 bra BB29_98;

BB29_97:
cvt.u64.u32	%rd481, %r149;
add.s64 %rd483, %rd101, %rd481;
ld.shared.u8 %rs67, [%rd483+1];
setp.eq.s16	%p77, %rs67, 0;
selp.u32	%r694, 1, 0, %p77;

BB29_98:
bfe.u32 %r416, %r13, 4, 1;
setp.ne.s32	%p78, %r694, %r416;
@%p78 bra BB29_100;

cvt.u64.u32	%rd484, %r149;
st.shared.u32 [%rd117], %r83;
st.shared.u32 [%rd117+4], %r84;
mul.wide.u32 %rd488, %r149, 8;
add.s64 %rd490, %rd100, %rd488;
ld.shared.u64 %rd491, [%rd490];
ld.shared.u64 %rd492, [%rd490+8];
st.shared.u64 [%rd490], %rd492;
st.shared.u64 [%rd490+8], %rd491;
add.s64 %rd494, %rd101, %rd484;
ld.shared.u8 %rs68, [%rd494];
ld.shared.u8 %rs69, [%rd494+1];
st.shared.u8 [%rd494], %rs69;
st.shared.u8 [%rd494+1], %rs68;

BB29_100:
bar.sync 0;
and.b32 %r419, %r13, 31;
sub.s32 %r90, %r149, %r419;
add.s32 %r421, %r90, 32;
mul.wide.u32 %rd495, %r421, 4;
add.s64 %rd497, %rd98, %rd495;
mul.wide.u32 %rd498, %r90, 4;
add.s64 %rd499, %rd98, %rd498;
ld.shared.u32 %r88, [%rd497];
ld.shared.u32 %r89, [%rd499];
setp.ge.s32	%p79, %r89, %r88;
@%p79 bra BB29_102;

cvt.u64.u32	%rd500, %r90;
add.s64 %rd502, %rd101, %rd500;
ld.shared.u8 %rs70, [%rd502];
mov.u32 %r695, 1;
setp.ne.s16	%p80, %rs70, 0;
@%p80 bra BB29_103;

BB29_102:
cvt.u64.u32	%rd503, %r421;
add.s64 %rd505, %rd101, %rd503;
ld.shared.u8 %rs71, [%rd505];
setp.eq.s16	%p81, %rs71, 0;
selp.u32	%r695, 1, 0, %p81;

BB29_103:
bfe.u32 %r433, %r13, 5, 1;
setp.ne.s32	%p82, %r695, %r433;
@%p82 bra BB29_105;

mul.wide.u32 %rd506, %r90, 8;
add.s64 %rd508, %rd100, %rd506;
mul.wide.u32 %rd509, %r421, 8;
add.s64 %rd510, %rd100, %rd509;
cvt.u64.u32	%rd511, %r90;
st.shared.u32 [%rd499], %r88;
cvt.u64.u32	%rd515, %r421;
st.shared.u32 [%rd497], %r89;
ld.shared.u64 %rd518, [%rd508];
ld.shared.u64 %rd519, [%rd510];
st.shared.u64 [%rd508], %rd519;
st.shared.u64 [%rd510], %rd518;
add.s64 %rd521, %rd101, %rd511;
ld.shared.u8 %rs72, [%rd521];
add.s64 %rd522, %rd101, %rd515;
ld.shared.u8 %rs73, [%rd522];
st.shared.u8 [%rd521], %rs73;
st.shared.u8 [%rd522], %rs72;

BB29_105:
bar.sync 0;
ld.shared.u32 %r93, [%rd365];
ld.shared.u32 %r94, [%rd367];
setp.ge.s32	%p83, %r94, %r93;
@%p83 bra BB29_107;

cvt.u64.u32	%rd528, %r68;
add.s64 %rd530, %rd101, %rd528;
ld.shared.u8 %rs74, [%rd530];
mov.u32 %r696, 1;
setp.ne.s16	%p84, %rs74, 0;
@%p84 bra BB29_108;

BB29_107:
cvt.u64.u32	%rd531, %r323;
add.s64 %rd533, %rd101, %rd531;
ld.shared.u8 %rs75, [%rd533];
setp.eq.s16	%p85, %rs75, 0;
selp.u32	%r696, 1, 0, %p85;

BB29_108:
bfe.u32 %r456, %r13, 5, 1;
setp.ne.s32	%p86, %r696, %r456;
@%p86 bra BB29_110;

cvt.u64.u32	%rd534, %r68;
st.shared.u32 [%rd367], %r93;
cvt.u64.u32	%rd538, %r323;
st.shared.u32 [%rd365], %r94;
mul.wide.u32 %rd541, %r68, 8;
add.s64 %rd543, %rd100, %rd541;
ld.shared.u64 %rd544, [%rd543];
mul.wide.u32 %rd545, %r323, 8;
add.s64 %rd546, %rd100, %rd545;
ld.shared.u64 %rd547, [%rd546];
st.shared.u64 [%rd543], %rd547;
st.shared.u64 [%rd546], %rd544;
add.s64 %rd549, %rd101, %rd534;
ld.shared.u8 %rs76, [%rd549];
add.s64 %rd550, %rd101, %rd538;
ld.shared.u8 %rs77, [%rd550];
st.shared.u8 [%rd549], %rs77;
st.shared.u8 [%rd550], %rs76;

BB29_110:
bar.sync 0;
ld.shared.u32 %r97, [%rd261];
ld.shared.u32 %r98, [%rd263];
setp.ge.s32	%p87, %r98, %r97;
@%p87 bra BB29_112;

cvt.u64.u32	%rd556, %r50;
add.s64 %rd558, %rd101, %rd556;
ld.shared.u8 %rs78, [%rd558];
mov.u32 %r697, 1;
setp.ne.s16	%p88, %rs78, 0;
@%p88 bra BB29_113;

BB29_112:
cvt.u64.u32	%rd559, %r247;
add.s64 %rd561, %rd101, %rd559;
ld.shared.u8 %rs79, [%rd561];
setp.eq.s16	%p89, %rs79, 0;
selp.u32	%r697, 1, 0, %p89;

BB29_113:
bfe.u32 %r478, %r13, 5, 1;
setp.ne.s32	%p90, %r697, %r478;
@%p90 bra BB29_115;

cvt.u64.u32	%rd562, %r50;
st.shared.u32 [%rd263], %r97;
cvt.u64.u32	%rd566, %r247;
st.shared.u32 [%rd261], %r98;
mul.wide.u32 %rd569, %r50, 8;
add.s64 %rd571, %rd100, %rd569;
ld.shared.u64 %rd572, [%rd571];
mul.wide.u32 %rd573, %r247, 8;
add.s64 %rd574, %rd100, %rd573;
ld.shared.u64 %rd575, [%rd574];
st.shared.u64 [%rd571], %rd575;
st.shared.u64 [%rd574], %rd572;
add.s64 %rd577, %rd101, %rd562;
ld.shared.u8 %rs80, [%rd577];
add.s64 %rd578, %rd101, %rd566;
ld.shared.u8 %rs81, [%rd578];
st.shared.u8 [%rd577], %rs81;
st.shared.u8 [%rd578], %rs80;

BB29_115:
bar.sync 0;
ld.shared.u32 %r101, [%rd185];
ld.shared.u32 %r102, [%rd187];
setp.ge.s32	%p91, %r102, %r101;
@%p91 bra BB29_117;

cvt.u64.u32	%rd584, %r36;
add.s64 %rd586, %rd101, %rd584;
ld.shared.u8 %rs82, [%rd586];
mov.u32 %r698, 1;
setp.ne.s16	%p92, %rs82, 0;
@%p92 bra BB29_118;

BB29_117:
cvt.u64.u32	%rd587, %r193;
add.s64 %rd589, %rd101, %rd587;
ld.shared.u8 %rs83, [%rd589];
setp.eq.s16	%p93, %rs83, 0;
selp.u32	%r698, 1, 0, %p93;

BB29_118:
bfe.u32 %r500, %r13, 5, 1;
setp.ne.s32	%p94, %r698, %r500;
@%p94 bra BB29_120;

cvt.u64.u32	%rd590, %r36;
st.shared.u32 [%rd187], %r101;
cvt.u64.u32	%rd594, %r193;
st.shared.u32 [%rd185], %r102;
mul.wide.u32 %rd597, %r36, 8;
add.s64 %rd599, %rd100, %rd597;
ld.shared.u64 %rd600, [%rd599];
mul.wide.u32 %rd601, %r193, 8;
add.s64 %rd602, %rd100, %rd601;
ld.shared.u64 %rd603, [%rd602];
st.shared.u64 [%rd599], %rd603;
st.shared.u64 [%rd602], %rd600;
add.s64 %rd605, %rd101, %rd590;
ld.shared.u8 %rs84, [%rd605];
add.s64 %rd606, %rd101, %rd594;
ld.shared.u8 %rs85, [%rd606];
st.shared.u8 [%rd605], %rs85;
st.shared.u8 [%rd606], %rs84;

BB29_120:
bar.sync 0;
ld.shared.u32 %r105, [%rd137];
ld.shared.u32 %r106, [%rd139];
setp.ge.s32	%p95, %r106, %r105;
@%p95 bra BB29_122;

cvt.u64.u32	%rd612, %r26;
add.s64 %rd614, %rd101, %rd612;
ld.shared.u8 %rs86, [%rd614];
mov.u32 %r699, 1;
setp.ne.s16	%p96, %rs86, 0;
@%p96 bra BB29_123;

BB29_122:
cvt.u64.u32	%rd615, %r161;
add.s64 %rd617, %rd101, %rd615;
ld.shared.u8 %rs87, [%rd617];
setp.eq.s16	%p97, %rs87, 0;
selp.u32	%r699, 1, 0, %p97;

BB29_123:
bfe.u32 %r522, %r13, 5, 1;
setp.ne.s32	%p98, %r699, %r522;
@%p98 bra BB29_125;

cvt.u64.u32	%rd618, %r26;
st.shared.u32 [%rd139], %r105;
cvt.u64.u32	%rd622, %r161;
st.shared.u32 [%rd137], %r106;
mul.wide.u32 %rd625, %r26, 8;
add.s64 %rd627, %rd100, %rd625;
ld.shared.u64 %rd628, [%rd627];
mul.wide.u32 %rd629, %r161, 8;
add.s64 %rd630, %rd100, %rd629;
ld.shared.u64 %rd631, [%rd630];
st.shared.u64 [%rd627], %rd631;
st.shared.u64 [%rd630], %rd628;
add.s64 %rd633, %rd101, %rd618;
ld.shared.u8 %rs88, [%rd633];
add.s64 %rd634, %rd101, %rd622;
ld.shared.u8 %rs89, [%rd634];
st.shared.u8 [%rd633], %rs89;
st.shared.u8 [%rd634], %rs88;

BB29_125:
bar.sync 0;
ld.shared.u32 %r109, [%rd117+4];
ld.shared.u32 %r110, [%rd117];
setp.ge.s32	%p99, %r110, %r109;
@%p99 bra BB29_127;

cvt.u64.u32	%rd638, %r149;
add.s64 %rd640, %rd101, %rd638;
ld.shared.u8 %rs90, [%rd640];
mov.u32 %r700, 1;
setp.ne.s16	%p100, %rs90, 0;
@%p100 bra BB29_128;

BB29_127:
cvt.u64.u32	%rd641, %r149;
add.s64 %rd643, %rd101, %rd641;
ld.shared.u8 %rs91, [%rd643+1];
setp.eq.s16	%p101, %rs91, 0;
selp.u32	%r700, 1, 0, %p101;

BB29_128:
bfe.u32 %r536, %r13, 5, 1;
setp.ne.s32	%p102, %r700, %r536;
@%p102 bra BB29_130;

cvt.u64.u32	%rd644, %r149;
st.shared.u32 [%rd117], %r109;
st.shared.u32 [%rd117+4], %r110;
mul.wide.u32 %rd648, %r149, 8;
add.s64 %rd650, %rd100, %rd648;
ld.shared.u64 %rd651, [%rd650];
ld.shared.u64 %rd652, [%rd650+8];
st.shared.u64 [%rd650], %rd652;
st.shared.u64 [%rd650+8], %rd651;
add.s64 %rd654, %rd101, %rd644;
ld.shared.u8 %rs92, [%rd654];
ld.shared.u8 %rs93, [%rd654+1];
st.shared.u8 [%rd654], %rs93;
st.shared.u8 [%rd654+1], %rs92;

BB29_130:
bar.sync 0;
mov.u64 %rd893, _Z20bitonicSortKVInPlaceIilLin1ELin1E6LTCompIiEmLi128EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3_$__cuda_local_var_181271_29_non_const_sharedKeys;
and.b32 %r539, %r13, 63;
sub.s32 %r540, %r149, %r539;
add.s32 %r541, %r540, 64;
mul.wide.u32 %rd655, %r541, 4;
add.s64 %rd657, %rd893, %rd655;
mul.wide.u32 %rd658, %r540, 4;
add.s64 %rd659, %rd893, %rd658;
ld.shared.u32 %r115, [%rd657];
ld.shared.u32 %r116, [%rd659];
setp.ge.s32	%p103, %r116, %r115;
@%p103 bra BB29_132;

cvt.u64.u32	%rd660, %r540;
add.s64 %rd662, %rd101, %rd660;
ld.shared.u8 %rs94, [%rd662];
setp.ne.s16	%p104, %rs94, 0;
@%p104 bra BB29_134;

BB29_132:
cvt.u64.u32	%rd663, %r541;
add.s64 %rd665, %rd101, %rd663;
ld.shared.u8 %rs1, [%rd665];
setp.eq.s16	%p105, %rs1, 0;
@%p105 bra BB29_134;

mul.wide.u32 %rd896, %r541, 4;
mov.u64 %rd895, _Z20bitonicSortKVInPlaceIilLin1ELin1E6LTCompIiEmLi128EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3_$__cuda_local_var_181271_29_non_const_sharedKeys;
add.s64 %rd894, %rd895, %rd896;
cvt.u64.u32	%rd666, %r540;
st.shared.u32 [%rd659], %r115;
st.shared.u32 [%rd894], %r116;
mul.wide.u32 %rd673, %r540, 8;
add.s64 %rd675, %rd100, %rd673;
ld.shared.u64 %rd676, [%rd675];
mul.wide.u32 %rd677, %r541, 8;
add.s64 %rd678, %rd100, %rd677;
ld.shared.u64 %rd679, [%rd678];
st.shared.u64 [%rd675], %rd679;
st.shared.u64 [%rd678], %rd676;
add.s64 %rd681, %rd101, %rd666;
ld.shared.u8 %rs95, [%rd681];
st.shared.u8 [%rd681], %rs1;
st.shared.u8 [%rd665], %rs95;

BB29_134:
bar.sync 0;
ld.shared.u32 %r117, [%rd497];
ld.shared.u32 %r118, [%rd499];
setp.ge.s32	%p106, %r118, %r117;
@%p106 bra BB29_136;

cvt.u64.u32	%rd688, %r90;
add.s64 %rd690, %rd101, %rd688;
ld.shared.u8 %rs96, [%rd690];
setp.ne.s16	%p107, %rs96, 0;
@%p107 bra BB29_138;

BB29_136:
cvt.u64.u32	%rd691, %r421;
add.s64 %rd693, %rd101, %rd691;
ld.shared.u8 %rs2, [%rd693];
setp.eq.s16	%p108, %rs2, 0;
@%p108 bra BB29_138;

cvt.u64.u32	%rd694, %r90;
st.shared.u32 [%rd499], %r117;
st.shared.u32 [%rd497], %r118;
mul.wide.u32 %rd701, %r90, 8;
add.s64 %rd703, %rd100, %rd701;
ld.shared.u64 %rd704, [%rd703];
mul.wide.u32 %rd705, %r421, 8;
add.s64 %rd706, %rd100, %rd705;
ld.shared.u64 %rd707, [%rd706];
st.shared.u64 [%rd703], %rd707;
st.shared.u64 [%rd706], %rd704;
add.s64 %rd709, %rd101, %rd694;
ld.shared.u8 %rs97, [%rd709];
st.shared.u8 [%rd709], %rs2;
st.shared.u8 [%rd693], %rs97;

BB29_138:
bar.sync 0;
ld.shared.u32 %r119, [%rd365];
ld.shared.u32 %r120, [%rd367];
setp.ge.s32	%p109, %r120, %r119;
@%p109 bra BB29_140;

cvt.u64.u32	%rd716, %r68;
add.s64 %rd718, %rd101, %rd716;
ld.shared.u8 %rs98, [%rd718];
setp.ne.s16	%p110, %rs98, 0;
@%p110 bra BB29_142;

BB29_140:
cvt.u64.u32	%rd719, %r323;
add.s64 %rd721, %rd101, %rd719;
ld.shared.u8 %rs3, [%rd721];
setp.eq.s16	%p111, %rs3, 0;
@%p111 bra BB29_142;

cvt.u64.u32	%rd722, %r68;
st.shared.u32 [%rd367], %r119;
st.shared.u32 [%rd365], %r120;
mul.wide.u32 %rd729, %r68, 8;
add.s64 %rd731, %rd100, %rd729;
ld.shared.u64 %rd732, [%rd731];
mul.wide.u32 %rd733, %r323, 8;
add.s64 %rd734, %rd100, %rd733;
ld.shared.u64 %rd735, [%rd734];
st.shared.u64 [%rd731], %rd735;
st.shared.u64 [%rd734], %rd732;
add.s64 %rd737, %rd101, %rd722;
ld.shared.u8 %rs99, [%rd737];
st.shared.u8 [%rd737], %rs3;
st.shared.u8 [%rd721], %rs99;

BB29_142:
bar.sync 0;
ld.shared.u32 %r121, [%rd261];
ld.shared.u32 %r122, [%rd263];
setp.ge.s32	%p112, %r122, %r121;
@%p112 bra BB29_144;

cvt.u64.u32	%rd744, %r50;
add.s64 %rd746, %rd101, %rd744;
ld.shared.u8 %rs100, [%rd746];
setp.ne.s16	%p113, %rs100, 0;
@%p113 bra BB29_146;

BB29_144:
cvt.u64.u32	%rd747, %r247;
add.s64 %rd749, %rd101, %rd747;
ld.shared.u8 %rs4, [%rd749];
setp.eq.s16	%p114, %rs4, 0;
@%p114 bra BB29_146;

cvt.u64.u32	%rd750, %r50;
st.shared.u32 [%rd263], %r121;
st.shared.u32 [%rd261], %r122;
mul.wide.u32 %rd757, %r50, 8;
add.s64 %rd759, %rd100, %rd757;
ld.shared.u64 %rd760, [%rd759];
mul.wide.u32 %rd761, %r247, 8;
add.s64 %rd762, %rd100, %rd761;
ld.shared.u64 %rd763, [%rd762];
st.shared.u64 [%rd759], %rd763;
st.shared.u64 [%rd762], %rd760;
add.s64 %rd765, %rd101, %rd750;
ld.shared.u8 %rs101, [%rd765];
st.shared.u8 [%rd765], %rs4;
st.shared.u8 [%rd749], %rs101;

BB29_146:
bar.sync 0;
ld.shared.u32 %r123, [%rd185];
ld.shared.u32 %r124, [%rd187];
setp.ge.s32	%p115, %r124, %r123;
@%p115 bra BB29_148;

cvt.u64.u32	%rd772, %r36;
add.s64 %rd774, %rd101, %rd772;
ld.shared.u8 %rs102, [%rd774];
setp.ne.s16	%p116, %rs102, 0;
@%p116 bra BB29_150;

BB29_148:
cvt.u64.u32	%rd775, %r193;
add.s64 %rd777, %rd101, %rd775;
ld.shared.u8 %rs5, [%rd777];
setp.eq.s16	%p117, %rs5, 0;
@%p117 bra BB29_150;

cvt.u64.u32	%rd778, %r36;
st.shared.u32 [%rd187], %r123;
st.shared.u32 [%rd185], %r124;
mul.wide.u32 %rd785, %r36, 8;
add.s64 %rd787, %rd100, %rd785;
ld.shared.u64 %rd788, [%rd787];
mul.wide.u32 %rd789, %r193, 8;
add.s64 %rd790, %rd100, %rd789;
ld.shared.u64 %rd791, [%rd790];
st.shared.u64 [%rd787], %rd791;
st.shared.u64 [%rd790], %rd788;
add.s64 %rd793, %rd101, %rd778;
ld.shared.u8 %rs103, [%rd793];
st.shared.u8 [%rd793], %rs5;
st.shared.u8 [%rd777], %rs103;

BB29_150:
bar.sync 0;
ld.shared.u32 %r125, [%rd137];
ld.shared.u32 %r126, [%rd139];
setp.ge.s32	%p118, %r126, %r125;
@%p118 bra BB29_152;

cvt.u64.u32	%rd800, %r26;
add.s64 %rd802, %rd101, %rd800;
ld.shared.u8 %rs104, [%rd802];
setp.ne.s16	%p119, %rs104, 0;
@%p119 bra BB29_154;

BB29_152:
cvt.u64.u32	%rd803, %r161;
add.s64 %rd805, %rd101, %rd803;
ld.shared.u8 %rs6, [%rd805];
setp.eq.s16	%p120, %rs6, 0;
@%p120 bra BB29_154;

cvt.u64.u32	%rd806, %r26;
st.shared.u32 [%rd139], %r125;
st.shared.u32 [%rd137], %r126;
mul.wide.u32 %rd813, %r26, 8;
add.s64 %rd815, %rd100, %rd813;
ld.shared.u64 %rd816, [%rd815];
mul.wide.u32 %rd817, %r161, 8;
add.s64 %rd818, %rd100, %rd817;
ld.shared.u64 %rd819, [%rd818];
st.shared.u64 [%rd815], %rd819;
st.shared.u64 [%rd818], %rd816;
add.s64 %rd821, %rd101, %rd806;
ld.shared.u8 %rs105, [%rd821];
st.shared.u8 [%rd821], %rs6;
st.shared.u8 [%rd805], %rs105;

BB29_154:
bar.sync 0;
ld.shared.u32 %r127, [%rd117+4];
ld.shared.u32 %r128, [%rd117];
setp.ge.s32	%p121, %r128, %r127;
@%p121 bra BB29_156;

cvt.u64.u32	%rd826, %r149;
add.s64 %rd828, %rd101, %rd826;
ld.shared.u8 %rs106, [%rd828];
setp.ne.s16	%p122, %rs106, 0;
@%p122 bra BB29_158;

BB29_156:
cvt.u64.u32	%rd829, %r149;
add.s64 %rd831, %rd101, %rd829;
ld.shared.u8 %rs7, [%rd831+1];
setp.eq.s16	%p123, %rs7, 0;
@%p123 bra BB29_158;

st.shared.u32 [%rd117], %r127;
st.shared.u32 [%rd117+4], %r128;
mul.wide.u32 %rd836, %r149, 8;
add.s64 %rd838, %rd100, %rd836;
ld.shared.u64 %rd839, [%rd838];
ld.shared.u64 %rd840, [%rd838+8];
st.shared.u64 [%rd838], %rd840;
st.shared.u64 [%rd838+8], %rd839;
ld.shared.u8 %rs107, [%rd831];
st.shared.u8 [%rd831], %rs7;
st.shared.u8 [%rd831+1], %rs107;

BB29_158:
mov.u32 %r667, %tid.x;
ld.param.u64 %rd886, [_Z20bitonicSortKVInPlaceIilLin1ELin1E6LTCompIiEmLi128EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_2];
cvt.s64.s32	%rd885, %r667;
setp.lt.u64	%p125, %rd885, %rd886;
bar.sync 0;
@!%p125 bra BB29_160;
bra.uni BB29_159;

BB29_159:
mov.u64 %rd892, _Z20bitonicSortKVInPlaceIilLin1ELin1E6LTCompIiEmLi128EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3_$__cuda_local_var_181271_29_non_const_sharedKeys;
mov.u32 %r673, %tid.x;
mov.u32 %r672, %tid.x;
cvt.s64.s32	%rd891, %r672;
mul.wide.s32 %rd845, %r672, 4;
add.s64 %rd847, %rd892, %rd845;
ld.shared.u32 %r661, [%rd847];
ld.local.u64 %rd848, [%rd2];
cvta.to.global.u64 %rd849, %rd848;
mul.lo.s64 %rd850, %rd891, %rd54;
add.s64 %rd851, %rd850, %rd25;
shl.b64 %rd852, %rd851, 2;
add.s64 %rd853, %rd849, %rd852;
st.global.u32 [%rd853], %r661;
mul.wide.s32 %rd854, %r672, 8;
add.s64 %rd856, %rd100, %rd854;
ld.shared.u64 %rd857, [%rd856];
ld.local.u64 %rd858, [%rd3];
cvta.to.global.u64 %rd859, %rd858;
mul.lo.s64 %rd860, %rd891, %rd55;
add.s64 %rd861, %rd860, %rd42;
shl.b64 %rd862, %rd861, 3;
add.s64 %rd863, %rd859, %rd862;
st.global.u64 [%rd863], %rd857;

BB29_160:
mov.u32 %r669, %tid.x;
add.s32 %r668, %r669, 64;
ld.param.u64 %rd888, [_Z20bitonicSortKVInPlaceIilLin1ELin1E6LTCompIiEmLi128EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_2];
cvt.s64.s32	%rd887, %r668;
setp.ge.u64	%p126, %rd887, %rd888;
@%p126 bra BB29_162;

mov.u32 %r671, %tid.x;
mov.u64 %rd890, _Z20bitonicSortKVInPlaceIilLin1ELin1E6LTCompIiEmLi128EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3_$__cuda_local_var_181271_29_non_const_sharedKeys;
add.s32 %r670, %r671, 64;
cvt.s64.s32	%rd889, %r670;
mul.wide.s32 %rd865, %r671, 4;
add.s64 %rd867, %rd890, %rd865;
ld.shared.u32 %r665, [%rd867+256];
ld.local.u64 %rd868, [%rd2];
cvta.to.global.u64 %rd869, %rd868;
mul.lo.s64 %rd871, %rd889, %rd54;
add.s64 %rd872, %rd871, %rd25;
shl.b64 %rd873, %rd872, 2;
add.s64 %rd874, %rd869, %rd873;
st.global.u32 [%rd874], %r665;
mul.wide.s32 %rd875, %r671, 8;
add.s64 %rd877, %rd100, %rd875;
ld.shared.u64 %rd878, [%rd877+512];
ld.local.u64 %rd879, [%rd3];
cvta.to.global.u64 %rd880, %rd879;
mul.lo.s64 %rd881, %rd889, %rd55;
add.s64 %rd882, %rd881, %rd42;
shl.b64 %rd883, %rd882, 3;
add.s64 %rd884, %rd880, %rd883;
st.global.u64 [%rd884], %rd878;

BB29_162:
ret;
}


.visible .entry _Z20bitonicSortKVInPlaceIilLin1ELin1E6GTCompIiEmLi32EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3_(
.param .align 8 .b8 _Z20bitonicSortKVInPlaceIilLin1ELin1E6GTCompIiEmLi32EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_0[416],
.param .u64 _Z20bitonicSortKVInPlaceIilLin1ELin1E6GTCompIiEmLi32EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_1,
.param .u64 _Z20bitonicSortKVInPlaceIilLin1ELin1E6GTCompIiEmLi32EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_2,
.param .u64 _Z20bitonicSortKVInPlaceIilLin1ELin1E6GTCompIiEmLi32EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_3,
.param .align 8 .b8 _Z20bitonicSortKVInPlaceIilLin1ELin1E6GTCompIiEmLi32EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_4[416],
.param .u64 _Z20bitonicSortKVInPlaceIilLin1ELin1E6GTCompIiEmLi32EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_5,
.param .align 1 .b8 _Z20bitonicSortKVInPlaceIilLin1ELin1E6GTCompIiEmLi32EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_6[1]
)
.maxntid 1024, 1, 1
{
.local .align 8 .b8 __local_depot30[832];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<75>;
.reg .b16 %rs<58>;
.reg .b32 %r<375>;
.reg .b64 %rd<564>;

	.shared .align 4 .b8 _Z20bitonicSortKVInPlaceIilLin1ELin1E6GTCompIiEmLi32EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3_$__cuda_local_var_181271_29_non_const_sharedKeys[128];

	.shared .align 8 .b8 _Z20bitonicSortKVInPlaceIilLin1ELin1E6GTCompIiEmLi32EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3_$__cuda_local_var_181272_29_non_const_sharedValues[256];

	.shared .align 1 .b8 _Z20bitonicSortKVInPlaceIilLin1ELin1E6GTCompIiEmLi32EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3_$__cuda_local_var_181273_32_non_const_sharedValid[32];

mov.u64 %rd563, __local_depot30;
cvta.local.u64 %SP, %rd563;
ld.param.u64 %rd52, [_Z20bitonicSortKVInPlaceIilLin1ELin1E6GTCompIiEmLi32EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_1];
ld.param.u64 %rd53, [_Z20bitonicSortKVInPlaceIilLin1ELin1E6GTCompIiEmLi32EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_2];
ld.param.u64 %rd54, [_Z20bitonicSortKVInPlaceIilLin1ELin1E6GTCompIiEmLi32EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_3];
ld.param.u64 %rd55, [_Z20bitonicSortKVInPlaceIilLin1ELin1E6GTCompIiEmLi32EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_5];
mov.u64 %rd4, _Z20bitonicSortKVInPlaceIilLin1ELin1E6GTCompIiEmLi32EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_0;
mov.u64 %rd1, _Z20bitonicSortKVInPlaceIilLin1ELin1E6GTCompIiEmLi32EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_4;
add.u64 %rd56, %SP, 0;
cvta.to.local.u64 %rd2, %rd56;
add.u64 %rd57, %SP, 416;
cvta.to.local.u64 %rd3, %rd57;
mov.u32 %r359, 0;
mov.pred %p4, 0;
@%p4 bra BB30_2;

BB30_1:
mul.wide.s32 %rd58, %r359, 8;
add.s64 %rd59, %rd4, %rd58;
ld.param.u64 %rd60, [%rd59];
add.s64 %rd61, %rd2, %rd58;
st.local.u64 [%rd61], %rd60;
add.s32 %r359, %r359, 1;
setp.lt.u32	%p5, %r359, 52;
@%p5 bra BB30_1;

BB30_2:
mov.u32 %r360, 0;
@%p4 bra BB30_4;

BB30_3:
mul.wide.s32 %rd62, %r360, 8;
add.s64 %rd63, %rd1, %rd62;
ld.param.u64 %rd64, [%rd63];
add.s64 %rd65, %rd3, %rd62;
st.local.u64 [%rd65], %rd64;
add.s32 %r360, %r360, 1;
setp.lt.u32	%p7, %r360, 52;
@%p7 bra BB30_3;

BB30_4:
mov.u32 %r79, %nctaid.y;
mov.u32 %r80, %ctaid.z;
mov.u32 %r81, %ctaid.y;
mad.lo.s32 %r82, %r79, %r80, %r81;
mov.u32 %r83, %nctaid.x;
mov.u32 %r84, %ctaid.x;
mad.lo.s32 %r85, %r82, %r83, %r84;
cvt.u64.u32	%rd8, %r85;
setp.ge.u64	%p8, %rd8, %rd52;
@%p8 bra BB30_99;

ld.local.u32 %r5, [%rd2+408];
add.s32 %r361, %r5, -1;
mov.u64 %rd66, 0;
setp.lt.s32	%p9, %r361, 1;
mov.u64 %rd551, %rd8;
mov.u64 %rd559, %rd66;
@%p9 bra BB30_11;

mul.wide.s32 %rd68, %r5, 8;
add.s64 %rd537, %rd2, %rd68;
mov.u64 %rd560, 0;
mov.u64 %rd552, %rd8;

BB30_7:
ld.local.u64 %rd14, [%rd537];
or.b64 %rd69, %rd552, %rd14;
and.b64 %rd70, %rd69, -4294967296;
setp.eq.s64	%p10, %rd70, 0;
@%p10 bra BB30_9;
bra.uni BB30_8;

BB30_9:
cvt.u32.u64	%r86, %rd14;
cvt.u32.u64	%r87, %rd552;
div.u32 %r88, %r87, %r86;
rem.u32 %r89, %r87, %r86;
cvt.u64.u32	%rd553, %r88;
cvt.u64.u32	%rd538, %r89;
bra.uni BB30_10;

BB30_8:
div.u64 %rd553, %rd552, %rd14;
rem.u64 %rd538, %rd552, %rd14;

BB30_10:
mov.u64 %rd552, %rd553;
ld.local.u64 %rd71, [%rd537+200];
mul.lo.s64 %rd72, %rd71, %rd538;
add.s64 %rd560, %rd72, %rd560;
add.s64 %rd537, %rd537, -8;
add.s32 %r361, %r361, -1;
setp.gt.s32	%p11, %r361, 0;
mov.u64 %rd545, %rd552;
mov.u64 %rd551, %rd545;
mov.u64 %rd554, %rd560;
mov.u64 %rd559, %rd554;
@%p11 bra BB30_7;

BB30_11:
mov.u64 %rd24, %rd559;
mov.u64 %rd23, %rd551;
ld.local.u64 %rd74, [%rd2+208];
mul.lo.s64 %rd75, %rd74, %rd23;
add.s64 %rd25, %rd75, %rd24;
ld.local.u32 %r9, [%rd3+408];
add.s32 %r362, %r9, -1;
setp.lt.s32	%p12, %r362, 1;
mov.u64 %rd548, %rd8;
mov.u64 %rd557, %rd66;
@%p12 bra BB30_17;

mul.wide.s32 %rd77, %r9, 8;
add.s64 %rd539, %rd3, %rd77;
mov.u64 %rd558, 0;
mov.u64 %rd549, %rd8;

BB30_13:
ld.local.u64 %rd31, [%rd539];
or.b64 %rd78, %rd549, %rd31;
and.b64 %rd79, %rd78, -4294967296;
setp.eq.s64	%p13, %rd79, 0;
@%p13 bra BB30_15;
bra.uni BB30_14;

BB30_15:
cvt.u32.u64	%r90, %rd31;
cvt.u32.u64	%r91, %rd549;
div.u32 %r92, %r91, %r90;
rem.u32 %r93, %r91, %r90;
cvt.u64.u32	%rd550, %r92;
cvt.u64.u32	%rd540, %r93;
bra.uni BB30_16;

BB30_14:
div.u64 %rd550, %rd549, %rd31;
rem.u64 %rd540, %rd549, %rd31;

BB30_16:
mov.u64 %rd549, %rd550;
ld.local.u64 %rd80, [%rd539+200];
mul.lo.s64 %rd81, %rd80, %rd540;
add.s64 %rd558, %rd81, %rd558;
add.s64 %rd539, %rd539, -8;
add.s32 %r362, %r362, -1;
setp.gt.s32	%p14, %r362, 0;
mov.u64 %rd548, %rd549;
mov.u64 %rd557, %rd558;
@%p14 bra BB30_13;

BB30_17:
ld.local.u64 %rd82, [%rd3+208];
mul.lo.s64 %rd83, %rd82, %rd548;
add.s64 %rd42, %rd83, %rd557;
mov.u32 %r13, %tid.x;
cvt.s64.s32	%rd43, %r13;
setp.lt.u64	%p1, %rd43, %rd53;
mov.u32 %r363, 0;
setp.ge.u64	%p15, %rd43, %rd53;
@%p15 bra BB30_19;

ld.local.u64 %rd84, [%rd2];
cvta.to.global.u64 %rd85, %rd84;
mul.lo.s64 %rd86, %rd43, %rd54;
add.s64 %rd87, %rd86, %rd25;
shl.b64 %rd88, %rd87, 2;
add.s64 %rd89, %rd85, %rd88;
ld.global.u32 %r363, [%rd89];

BB30_19:
mov.u64 %rd561, 0;
@%p15 bra BB30_21;

ld.local.u64 %rd91, [%rd3];
cvta.to.global.u64 %rd92, %rd91;
mul.lo.s64 %rd93, %rd43, %rd55;
add.s64 %rd94, %rd93, %rd42;
shl.b64 %rd95, %rd94, 3;
add.s64 %rd96, %rd92, %rd95;
ld.global.u64 %rd561, [%rd96];

BB30_21:
add.s32 %r96, %r13, 16;
selp.u16	%rs6, 1, 0, %p1;
shl.b64 %rd97, %rd43, 2;
mov.u64 %rd98, _Z20bitonicSortKVInPlaceIilLin1ELin1E6GTCompIiEmLi32EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3_$__cuda_local_var_181271_29_non_const_sharedKeys;
add.s64 %rd46, %rd98, %rd97;
st.shared.u32 [%rd46], %r363;
shl.b64 %rd99, %rd43, 3;
mov.u64 %rd100, _Z20bitonicSortKVInPlaceIilLin1ELin1E6GTCompIiEmLi32EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3_$__cuda_local_var_181272_29_non_const_sharedValues;
add.s64 %rd47, %rd100, %rd99;
st.shared.u64 [%rd47], %rd561;
mov.u64 %rd101, _Z20bitonicSortKVInPlaceIilLin1ELin1E6GTCompIiEmLi32EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3_$__cuda_local_var_181273_32_non_const_sharedValid;
add.s64 %rd48, %rd101, %rd43;
st.shared.u8 [%rd48], %rs6;
cvt.s64.s32	%rd49, %r96;
setp.lt.u64	%p2, %rd49, %rd53;
mov.u32 %r364, 0;
setp.ge.u64	%p17, %rd49, %rd53;
@%p17 bra BB30_23;

ld.local.u64 %rd102, [%rd2];
cvta.to.global.u64 %rd103, %rd102;
mul.lo.s64 %rd104, %rd49, %rd54;
add.s64 %rd105, %rd104, %rd25;
shl.b64 %rd106, %rd105, 2;
add.s64 %rd107, %rd103, %rd106;
ld.global.u32 %r364, [%rd107];

BB30_23:
mov.u64 %rd562, 0;
@%p17 bra BB30_25;

ld.local.u64 %rd109, [%rd3];
cvta.to.global.u64 %rd110, %rd109;
mul.lo.s64 %rd111, %rd49, %rd55;
add.s64 %rd112, %rd111, %rd42;
shl.b64 %rd113, %rd112, 3;
add.s64 %rd114, %rd110, %rd113;
ld.global.u64 %rd562, [%rd114];

BB30_25:
selp.u16	%rs7, 1, 0, %p2;
st.shared.u32 [%rd46+64], %r364;
st.shared.u64 [%rd47+128], %rd562;
st.shared.u8 [%rd48+16], %rs7;
bar.sync 0;
shl.b32 %r97, %r13, 1;
mul.wide.u32 %rd115, %r97, 4;
add.s64 %rd117, %rd98, %rd115;
ld.shared.u32 %r18, [%rd117+4];
ld.shared.u32 %r19, [%rd117];
setp.le.s32	%p19, %r19, %r18;
@%p19 bra BB30_27;

cvt.u64.u32	%rd118, %r97;
add.s64 %rd120, %rd101, %rd118;
ld.shared.u8 %rs8, [%rd120];
mov.u32 %r365, 1;
setp.ne.s16	%p20, %rs8, 0;
@%p20 bra BB30_28;

BB30_27:
cvt.u64.u32	%rd121, %r97;
add.s64 %rd123, %rd101, %rd121;
ld.shared.u8 %rs9, [%rd123+1];
setp.eq.s16	%p21, %rs9, 0;
selp.u32	%r365, 1, 0, %p21;

BB30_28:
and.b32 %r103, %r13, 1;
setp.ne.s32	%p22, %r365, %r103;
@%p22 bra BB30_30;

mul.wide.u32 %rd124, %r97, 8;
add.s64 %rd126, %rd100, %rd124;
cvt.u64.u32	%rd127, %r97;
st.shared.u32 [%rd117], %r18;
st.shared.u32 [%rd117+4], %r19;
ld.shared.u64 %rd131, [%rd126];
ld.shared.u64 %rd132, [%rd126+8];
st.shared.u64 [%rd126], %rd132;
st.shared.u64 [%rd126+8], %rd131;
add.s64 %rd134, %rd101, %rd127;
ld.shared.u8 %rs10, [%rd134];
ld.shared.u8 %rs11, [%rd134+1];
st.shared.u8 [%rd134], %rs11;
st.shared.u8 [%rd134+1], %rs10;

BB30_30:
bar.sync 0;
sub.s32 %r26, %r97, %r103;
add.s32 %r109, %r26, 2;
mul.wide.u32 %rd135, %r109, 4;
add.s64 %rd137, %rd98, %rd135;
mul.wide.u32 %rd138, %r26, 4;
add.s64 %rd139, %rd98, %rd138;
ld.shared.u32 %r24, [%rd137];
ld.shared.u32 %r25, [%rd139];
setp.le.s32	%p23, %r25, %r24;
@%p23 bra BB30_32;

cvt.u64.u32	%rd140, %r26;
add.s64 %rd142, %rd101, %rd140;
ld.shared.u8 %rs12, [%rd142];
mov.u32 %r366, 1;
setp.ne.s16	%p24, %rs12, 0;
@%p24 bra BB30_33;

BB30_32:
cvt.u64.u32	%rd143, %r109;
add.s64 %rd145, %rd101, %rd143;
ld.shared.u8 %rs13, [%rd145];
setp.eq.s16	%p25, %rs13, 0;
selp.u32	%r366, 1, 0, %p25;

BB30_33:
bfe.u32 %r121, %r13, 1, 1;
setp.ne.s32	%p26, %r366, %r121;
@%p26 bra BB30_35;

mul.wide.u32 %rd146, %r26, 8;
add.s64 %rd148, %rd100, %rd146;
mul.wide.u32 %rd149, %r109, 8;
add.s64 %rd150, %rd100, %rd149;
cvt.u64.u32	%rd151, %r26;
st.shared.u32 [%rd139], %r24;
cvt.u64.u32	%rd155, %r109;
st.shared.u32 [%rd137], %r25;
ld.shared.u64 %rd158, [%rd148];
ld.shared.u64 %rd159, [%rd150];
st.shared.u64 [%rd148], %rd159;
st.shared.u64 [%rd150], %rd158;
add.s64 %rd161, %rd101, %rd151;
ld.shared.u8 %rs14, [%rd161];
add.s64 %rd162, %rd101, %rd155;
ld.shared.u8 %rs15, [%rd162];
st.shared.u8 [%rd161], %rs15;
st.shared.u8 [%rd162], %rs14;

BB30_35:
bar.sync 0;
ld.shared.u32 %r29, [%rd117+4];
ld.shared.u32 %r30, [%rd117];
setp.le.s32	%p27, %r30, %r29;
@%p27 bra BB30_37;

cvt.u64.u32	%rd166, %r97;
add.s64 %rd168, %rd101, %rd166;
ld.shared.u8 %rs16, [%rd168];
mov.u32 %r367, 1;
setp.ne.s16	%p28, %rs16, 0;
@%p28 bra BB30_38;

BB30_37:
cvt.u64.u32	%rd169, %r97;
add.s64 %rd171, %rd101, %rd169;
ld.shared.u8 %rs17, [%rd171+1];
setp.eq.s16	%p29, %rs17, 0;
selp.u32	%r367, 1, 0, %p29;

BB30_38:
bfe.u32 %r136, %r13, 1, 1;
setp.ne.s32	%p30, %r367, %r136;
@%p30 bra BB30_40;

cvt.u64.u32	%rd172, %r97;
st.shared.u32 [%rd117], %r29;
st.shared.u32 [%rd117+4], %r30;
mul.wide.u32 %rd176, %r97, 8;
add.s64 %rd178, %rd100, %rd176;
ld.shared.u64 %rd179, [%rd178];
ld.shared.u64 %rd180, [%rd178+8];
st.shared.u64 [%rd178], %rd180;
st.shared.u64 [%rd178+8], %rd179;
add.s64 %rd182, %rd101, %rd172;
ld.shared.u8 %rs18, [%rd182];
ld.shared.u8 %rs19, [%rd182+1];
st.shared.u8 [%rd182], %rs19;
st.shared.u8 [%rd182+1], %rs18;

BB30_40:
bar.sync 0;
and.b32 %r139, %r13, 3;
sub.s32 %r36, %r97, %r139;
add.s32 %r141, %r36, 4;
mul.wide.u32 %rd183, %r141, 4;
add.s64 %rd185, %rd98, %rd183;
mul.wide.u32 %rd186, %r36, 4;
add.s64 %rd187, %rd98, %rd186;
ld.shared.u32 %r34, [%rd185];
ld.shared.u32 %r35, [%rd187];
setp.le.s32	%p31, %r35, %r34;
@%p31 bra BB30_42;

cvt.u64.u32	%rd188, %r36;
add.s64 %rd190, %rd101, %rd188;
ld.shared.u8 %rs20, [%rd190];
mov.u32 %r368, 1;
setp.ne.s16	%p32, %rs20, 0;
@%p32 bra BB30_43;

BB30_42:
cvt.u64.u32	%rd191, %r141;
add.s64 %rd193, %rd101, %rd191;
ld.shared.u8 %rs21, [%rd193];
setp.eq.s16	%p33, %rs21, 0;
selp.u32	%r368, 1, 0, %p33;

BB30_43:
bfe.u32 %r153, %r13, 2, 1;
setp.ne.s32	%p34, %r368, %r153;
@%p34 bra BB30_45;

mul.wide.u32 %rd194, %r36, 8;
add.s64 %rd196, %rd100, %rd194;
mul.wide.u32 %rd197, %r141, 8;
add.s64 %rd198, %rd100, %rd197;
cvt.u64.u32	%rd199, %r36;
st.shared.u32 [%rd187], %r34;
cvt.u64.u32	%rd203, %r141;
st.shared.u32 [%rd185], %r35;
ld.shared.u64 %rd206, [%rd196];
ld.shared.u64 %rd207, [%rd198];
st.shared.u64 [%rd196], %rd207;
st.shared.u64 [%rd198], %rd206;
add.s64 %rd209, %rd101, %rd199;
ld.shared.u8 %rs22, [%rd209];
add.s64 %rd210, %rd101, %rd203;
ld.shared.u8 %rs23, [%rd210];
st.shared.u8 [%rd209], %rs23;
st.shared.u8 [%rd210], %rs22;

BB30_45:
bar.sync 0;
ld.shared.u32 %r39, [%rd137];
ld.shared.u32 %r40, [%rd139];
setp.le.s32	%p35, %r40, %r39;
@%p35 bra BB30_47;

cvt.u64.u32	%rd216, %r26;
add.s64 %rd218, %rd101, %rd216;
ld.shared.u8 %rs24, [%rd218];
mov.u32 %r369, 1;
setp.ne.s16	%p36, %rs24, 0;
@%p36 bra BB30_48;

BB30_47:
cvt.u64.u32	%rd219, %r109;
add.s64 %rd221, %rd101, %rd219;
ld.shared.u8 %rs25, [%rd221];
setp.eq.s16	%p37, %rs25, 0;
selp.u32	%r369, 1, 0, %p37;

BB30_48:
bfe.u32 %r176, %r13, 2, 1;
setp.ne.s32	%p38, %r369, %r176;
@%p38 bra BB30_50;

cvt.u64.u32	%rd222, %r26;
st.shared.u32 [%rd139], %r39;
cvt.u64.u32	%rd226, %r109;
st.shared.u32 [%rd137], %r40;
mul.wide.u32 %rd229, %r26, 8;
add.s64 %rd231, %rd100, %rd229;
ld.shared.u64 %rd232, [%rd231];
mul.wide.u32 %rd233, %r109, 8;
add.s64 %rd234, %rd100, %rd233;
ld.shared.u64 %rd235, [%rd234];
st.shared.u64 [%rd231], %rd235;
st.shared.u64 [%rd234], %rd232;
add.s64 %rd237, %rd101, %rd222;
ld.shared.u8 %rs26, [%rd237];
add.s64 %rd238, %rd101, %rd226;
ld.shared.u8 %rs27, [%rd238];
st.shared.u8 [%rd237], %rs27;
st.shared.u8 [%rd238], %rs26;

BB30_50:
bar.sync 0;
ld.shared.u32 %r43, [%rd117+4];
ld.shared.u32 %r44, [%rd117];
setp.le.s32	%p39, %r44, %r43;
@%p39 bra BB30_52;

cvt.u64.u32	%rd242, %r97;
add.s64 %rd244, %rd101, %rd242;
ld.shared.u8 %rs28, [%rd244];
mov.u32 %r370, 1;
setp.ne.s16	%p40, %rs28, 0;
@%p40 bra BB30_53;

BB30_52:
cvt.u64.u32	%rd245, %r97;
add.s64 %rd247, %rd101, %rd245;
ld.shared.u8 %rs29, [%rd247+1];
setp.eq.s16	%p41, %rs29, 0;
selp.u32	%r370, 1, 0, %p41;

BB30_53:
bfe.u32 %r190, %r13, 2, 1;
setp.ne.s32	%p42, %r370, %r190;
@%p42 bra BB30_55;

cvt.u64.u32	%rd248, %r97;
st.shared.u32 [%rd117], %r43;
st.shared.u32 [%rd117+4], %r44;
mul.wide.u32 %rd252, %r97, 8;
add.s64 %rd254, %rd100, %rd252;
ld.shared.u64 %rd255, [%rd254];
ld.shared.u64 %rd256, [%rd254+8];
st.shared.u64 [%rd254], %rd256;
st.shared.u64 [%rd254+8], %rd255;
add.s64 %rd258, %rd101, %rd248;
ld.shared.u8 %rs30, [%rd258];
ld.shared.u8 %rs31, [%rd258+1];
st.shared.u8 [%rd258], %rs31;
st.shared.u8 [%rd258+1], %rs30;

BB30_55:
bar.sync 0;
and.b32 %r193, %r13, 7;
sub.s32 %r50, %r97, %r193;
add.s32 %r195, %r50, 8;
mul.wide.u32 %rd259, %r195, 4;
add.s64 %rd261, %rd98, %rd259;
mul.wide.u32 %rd262, %r50, 4;
add.s64 %rd263, %rd98, %rd262;
ld.shared.u32 %r48, [%rd261];
ld.shared.u32 %r49, [%rd263];
setp.le.s32	%p43, %r49, %r48;
@%p43 bra BB30_57;

cvt.u64.u32	%rd264, %r50;
add.s64 %rd266, %rd101, %rd264;
ld.shared.u8 %rs32, [%rd266];
mov.u32 %r371, 1;
setp.ne.s16	%p44, %rs32, 0;
@%p44 bra BB30_58;

BB30_57:
cvt.u64.u32	%rd267, %r195;
add.s64 %rd269, %rd101, %rd267;
ld.shared.u8 %rs33, [%rd269];
setp.eq.s16	%p45, %rs33, 0;
selp.u32	%r371, 1, 0, %p45;

BB30_58:
bfe.u32 %r207, %r13, 3, 1;
setp.ne.s32	%p46, %r371, %r207;
@%p46 bra BB30_60;

mul.wide.u32 %rd270, %r50, 8;
add.s64 %rd272, %rd100, %rd270;
mul.wide.u32 %rd273, %r195, 8;
add.s64 %rd274, %rd100, %rd273;
cvt.u64.u32	%rd275, %r50;
st.shared.u32 [%rd263], %r48;
cvt.u64.u32	%rd279, %r195;
st.shared.u32 [%rd261], %r49;
ld.shared.u64 %rd282, [%rd272];
ld.shared.u64 %rd283, [%rd274];
st.shared.u64 [%rd272], %rd283;
st.shared.u64 [%rd274], %rd282;
add.s64 %rd285, %rd101, %rd275;
ld.shared.u8 %rs34, [%rd285];
add.s64 %rd286, %rd101, %rd279;
ld.shared.u8 %rs35, [%rd286];
st.shared.u8 [%rd285], %rs35;
st.shared.u8 [%rd286], %rs34;

BB30_60:
bar.sync 0;
ld.shared.u32 %r53, [%rd185];
ld.shared.u32 %r54, [%rd187];
setp.le.s32	%p47, %r54, %r53;
@%p47 bra BB30_62;

cvt.u64.u32	%rd292, %r36;
add.s64 %rd294, %rd101, %rd292;
ld.shared.u8 %rs36, [%rd294];
mov.u32 %r372, 1;
setp.ne.s16	%p48, %rs36, 0;
@%p48 bra BB30_63;

BB30_62:
cvt.u64.u32	%rd295, %r141;
add.s64 %rd297, %rd101, %rd295;
ld.shared.u8 %rs37, [%rd297];
setp.eq.s16	%p49, %rs37, 0;
selp.u32	%r372, 1, 0, %p49;

BB30_63:
bfe.u32 %r230, %r13, 3, 1;
setp.ne.s32	%p50, %r372, %r230;
@%p50 bra BB30_65;

cvt.u64.u32	%rd298, %r36;
st.shared.u32 [%rd187], %r53;
cvt.u64.u32	%rd302, %r141;
st.shared.u32 [%rd185], %r54;
mul.wide.u32 %rd305, %r36, 8;
add.s64 %rd307, %rd100, %rd305;
ld.shared.u64 %rd308, [%rd307];
mul.wide.u32 %rd309, %r141, 8;
add.s64 %rd310, %rd100, %rd309;
ld.shared.u64 %rd311, [%rd310];
st.shared.u64 [%rd307], %rd311;
st.shared.u64 [%rd310], %rd308;
add.s64 %rd313, %rd101, %rd298;
ld.shared.u8 %rs38, [%rd313];
add.s64 %rd314, %rd101, %rd302;
ld.shared.u8 %rs39, [%rd314];
st.shared.u8 [%rd313], %rs39;
st.shared.u8 [%rd314], %rs38;

BB30_65:
bar.sync 0;
ld.shared.u32 %r57, [%rd137];
ld.shared.u32 %r58, [%rd139];
setp.le.s32	%p51, %r58, %r57;
@%p51 bra BB30_67;

cvt.u64.u32	%rd320, %r26;
add.s64 %rd322, %rd101, %rd320;
ld.shared.u8 %rs40, [%rd322];
mov.u32 %r373, 1;
setp.ne.s16	%p52, %rs40, 0;
@%p52 bra BB30_68;

BB30_67:
cvt.u64.u32	%rd323, %r109;
add.s64 %rd325, %rd101, %rd323;
ld.shared.u8 %rs41, [%rd325];
setp.eq.s16	%p53, %rs41, 0;
selp.u32	%r373, 1, 0, %p53;

BB30_68:
bfe.u32 %r252, %r13, 3, 1;
setp.ne.s32	%p54, %r373, %r252;
@%p54 bra BB30_70;

cvt.u64.u32	%rd326, %r26;
st.shared.u32 [%rd139], %r57;
cvt.u64.u32	%rd330, %r109;
st.shared.u32 [%rd137], %r58;
mul.wide.u32 %rd333, %r26, 8;
add.s64 %rd335, %rd100, %rd333;
ld.shared.u64 %rd336, [%rd335];
mul.wide.u32 %rd337, %r109, 8;
add.s64 %rd338, %rd100, %rd337;
ld.shared.u64 %rd339, [%rd338];
st.shared.u64 [%rd335], %rd339;
st.shared.u64 [%rd338], %rd336;
add.s64 %rd341, %rd101, %rd326;
ld.shared.u8 %rs42, [%rd341];
add.s64 %rd342, %rd101, %rd330;
ld.shared.u8 %rs43, [%rd342];
st.shared.u8 [%rd341], %rs43;
st.shared.u8 [%rd342], %rs42;

BB30_70:
bar.sync 0;
ld.shared.u32 %r61, [%rd117+4];
ld.shared.u32 %r62, [%rd117];
setp.le.s32	%p55, %r62, %r61;
@%p55 bra BB30_72;

cvt.u64.u32	%rd346, %r97;
add.s64 %rd348, %rd101, %rd346;
ld.shared.u8 %rs44, [%rd348];
mov.u32 %r374, 1;
setp.ne.s16	%p56, %rs44, 0;
@%p56 bra BB30_73;

BB30_72:
cvt.u64.u32	%rd349, %r97;
add.s64 %rd351, %rd101, %rd349;
ld.shared.u8 %rs45, [%rd351+1];
setp.eq.s16	%p57, %rs45, 0;
selp.u32	%r374, 1, 0, %p57;

BB30_73:
bfe.u32 %r266, %r13, 3, 1;
setp.ne.s32	%p58, %r374, %r266;
@%p58 bra BB30_75;

cvt.u64.u32	%rd352, %r97;
st.shared.u32 [%rd117], %r61;
st.shared.u32 [%rd117+4], %r62;
mul.wide.u32 %rd356, %r97, 8;
add.s64 %rd358, %rd100, %rd356;
ld.shared.u64 %rd359, [%rd358];
ld.shared.u64 %rd360, [%rd358+8];
st.shared.u64 [%rd358], %rd360;
st.shared.u64 [%rd358+8], %rd359;
add.s64 %rd362, %rd101, %rd352;
ld.shared.u8 %rs46, [%rd362];
ld.shared.u8 %rs47, [%rd362+1];
st.shared.u8 [%rd362], %rs47;
st.shared.u8 [%rd362+1], %rs46;

BB30_75:
bar.sync 0;
and.b32 %r269, %r13, 15;
sub.s32 %r270, %r97, %r269;
add.s32 %r271, %r270, 16;
mul.wide.u32 %rd363, %r271, 4;
add.s64 %rd365, %rd98, %rd363;
mul.wide.u32 %rd366, %r270, 4;
add.s64 %rd367, %rd98, %rd366;
ld.shared.u32 %r67, [%rd365];
ld.shared.u32 %r68, [%rd367];
setp.le.s32	%p59, %r68, %r67;
@%p59 bra BB30_77;

cvt.u64.u32	%rd368, %r270;
add.s64 %rd370, %rd101, %rd368;
ld.shared.u8 %rs48, [%rd370];
setp.ne.s16	%p60, %rs48, 0;
@%p60 bra BB30_79;

BB30_77:
cvt.u64.u32	%rd371, %r271;
add.s64 %rd373, %rd101, %rd371;
ld.shared.u8 %rs1, [%rd373];
setp.eq.s16	%p61, %rs1, 0;
@%p61 bra BB30_79;

cvt.u64.u32	%rd374, %r270;
st.shared.u32 [%rd367], %r67;
st.shared.u32 [%rd365], %r68;
mul.wide.u32 %rd381, %r270, 8;
add.s64 %rd383, %rd100, %rd381;
ld.shared.u64 %rd384, [%rd383];
mul.wide.u32 %rd385, %r271, 8;
add.s64 %rd386, %rd100, %rd385;
ld.shared.u64 %rd387, [%rd386];
st.shared.u64 [%rd383], %rd387;
st.shared.u64 [%rd386], %rd384;
add.s64 %rd389, %rd101, %rd374;
ld.shared.u8 %rs49, [%rd389];
st.shared.u8 [%rd389], %rs1;
st.shared.u8 [%rd373], %rs49;

BB30_79:
bar.sync 0;
ld.shared.u32 %r69, [%rd261];
ld.shared.u32 %r70, [%rd263];
setp.le.s32	%p62, %r70, %r69;
@%p62 bra BB30_81;

cvt.u64.u32	%rd396, %r50;
add.s64 %rd398, %rd101, %rd396;
ld.shared.u8 %rs50, [%rd398];
setp.ne.s16	%p63, %rs50, 0;
@%p63 bra BB30_83;

BB30_81:
cvt.u64.u32	%rd399, %r195;
add.s64 %rd401, %rd101, %rd399;
ld.shared.u8 %rs2, [%rd401];
setp.eq.s16	%p64, %rs2, 0;
@%p64 bra BB30_83;

cvt.u64.u32	%rd402, %r50;
st.shared.u32 [%rd263], %r69;
st.shared.u32 [%rd261], %r70;
mul.wide.u32 %rd409, %r50, 8;
add.s64 %rd411, %rd100, %rd409;
ld.shared.u64 %rd412, [%rd411];
mul.wide.u32 %rd413, %r195, 8;
add.s64 %rd414, %rd100, %rd413;
ld.shared.u64 %rd415, [%rd414];
st.shared.u64 [%rd411], %rd415;
st.shared.u64 [%rd414], %rd412;
add.s64 %rd417, %rd101, %rd402;
ld.shared.u8 %rs51, [%rd417];
st.shared.u8 [%rd417], %rs2;
st.shared.u8 [%rd401], %rs51;

BB30_83:
bar.sync 0;
ld.shared.u32 %r71, [%rd185];
ld.shared.u32 %r72, [%rd187];
setp.le.s32	%p65, %r72, %r71;
@%p65 bra BB30_85;

cvt.u64.u32	%rd424, %r36;
add.s64 %rd426, %rd101, %rd424;
ld.shared.u8 %rs52, [%rd426];
setp.ne.s16	%p66, %rs52, 0;
@%p66 bra BB30_87;

BB30_85:
cvt.u64.u32	%rd427, %r141;
add.s64 %rd429, %rd101, %rd427;
ld.shared.u8 %rs3, [%rd429];
setp.eq.s16	%p67, %rs3, 0;
@%p67 bra BB30_87;

cvt.u64.u32	%rd430, %r36;
st.shared.u32 [%rd187], %r71;
st.shared.u32 [%rd185], %r72;
mul.wide.u32 %rd437, %r36, 8;
add.s64 %rd439, %rd100, %rd437;
ld.shared.u64 %rd440, [%rd439];
mul.wide.u32 %rd441, %r141, 8;
add.s64 %rd442, %rd100, %rd441;
ld.shared.u64 %rd443, [%rd442];
st.shared.u64 [%rd439], %rd443;
st.shared.u64 [%rd442], %rd440;
add.s64 %rd445, %rd101, %rd430;
ld.shared.u8 %rs53, [%rd445];
st.shared.u8 [%rd445], %rs3;
st.shared.u8 [%rd429], %rs53;

BB30_87:
bar.sync 0;
ld.shared.u32 %r73, [%rd137];
ld.shared.u32 %r74, [%rd139];
setp.le.s32	%p68, %r74, %r73;
@%p68 bra BB30_89;

cvt.u64.u32	%rd452, %r26;
add.s64 %rd454, %rd101, %rd452;
ld.shared.u8 %rs54, [%rd454];
setp.ne.s16	%p69, %rs54, 0;
@%p69 bra BB30_91;

BB30_89:
cvt.u64.u32	%rd455, %r109;
add.s64 %rd457, %rd101, %rd455;
ld.shared.u8 %rs4, [%rd457];
setp.eq.s16	%p70, %rs4, 0;
@%p70 bra BB30_91;

cvt.u64.u32	%rd458, %r26;
st.shared.u32 [%rd139], %r73;
st.shared.u32 [%rd137], %r74;
mul.wide.u32 %rd465, %r26, 8;
add.s64 %rd467, %rd100, %rd465;
ld.shared.u64 %rd468, [%rd467];
mul.wide.u32 %rd469, %r109, 8;
add.s64 %rd470, %rd100, %rd469;
ld.shared.u64 %rd471, [%rd470];
st.shared.u64 [%rd467], %rd471;
st.shared.u64 [%rd470], %rd468;
add.s64 %rd473, %rd101, %rd458;
ld.shared.u8 %rs55, [%rd473];
st.shared.u8 [%rd473], %rs4;
st.shared.u8 [%rd457], %rs55;

BB30_91:
bar.sync 0;
ld.shared.u32 %r75, [%rd117+4];
ld.shared.u32 %r76, [%rd117];
setp.le.s32	%p71, %r76, %r75;
@%p71 bra BB30_93;

cvt.u64.u32	%rd478, %r97;
add.s64 %rd480, %rd101, %rd478;
ld.shared.u8 %rs56, [%rd480];
setp.ne.s16	%p72, %rs56, 0;
@%p72 bra BB30_95;

BB30_93:
cvt.u64.u32	%rd481, %r97;
add.s64 %rd483, %rd101, %rd481;
ld.shared.u8 %rs5, [%rd483+1];
setp.eq.s16	%p73, %rs5, 0;
@%p73 bra BB30_95;

st.shared.u32 [%rd117], %r75;
st.shared.u32 [%rd117+4], %r76;
mul.wide.u32 %rd488, %r97, 8;
add.s64 %rd490, %rd100, %rd488;
ld.shared.u64 %rd491, [%rd490];
ld.shared.u64 %rd492, [%rd490+8];
st.shared.u64 [%rd490], %rd492;
st.shared.u64 [%rd490+8], %rd491;
ld.shared.u8 %rs57, [%rd483];
st.shared.u8 [%rd483], %rs5;
st.shared.u8 [%rd483+1], %rs57;

BB30_95:
bar.sync 0;
@!%p1 bra BB30_97;
bra.uni BB30_96;

BB30_96:
mul.wide.s32 %rd497, %r13, 4;
add.s64 %rd499, %rd98, %rd497;
ld.shared.u32 %r353, [%rd499];
ld.local.u64 %rd500, [%rd2];
cvta.to.global.u64 %rd501, %rd500;
mul.lo.s64 %rd502, %rd43, %rd54;
add.s64 %rd503, %rd502, %rd25;
shl.b64 %rd504, %rd503, 2;
add.s64 %rd505, %rd501, %rd504;
st.global.u32 [%rd505], %r353;
mul.wide.s32 %rd506, %r13, 8;
add.s64 %rd508, %rd100, %rd506;
ld.shared.u64 %rd509, [%rd508];
ld.local.u64 %rd510, [%rd3];
cvta.to.global.u64 %rd511, %rd510;
mul.lo.s64 %rd512, %rd43, %rd55;
add.s64 %rd513, %rd512, %rd42;
shl.b64 %rd514, %rd513, 3;
add.s64 %rd515, %rd511, %rd514;
st.global.u64 [%rd515], %rd509;

BB30_97:
@%p17 bra BB30_99;

mul.wide.s32 %rd517, %r13, 4;
add.s64 %rd519, %rd98, %rd517;
ld.shared.u32 %r357, [%rd519+64];
ld.local.u64 %rd520, [%rd2];
cvta.to.global.u64 %rd521, %rd520;
mul.lo.s64 %rd523, %rd49, %rd54;
add.s64 %rd524, %rd523, %rd25;
shl.b64 %rd525, %rd524, 2;
add.s64 %rd526, %rd521, %rd525;
st.global.u32 [%rd526], %r357;
mul.wide.s32 %rd527, %r13, 8;
add.s64 %rd529, %rd100, %rd527;
ld.shared.u64 %rd530, [%rd529+128];
ld.local.u64 %rd531, [%rd3];
cvta.to.global.u64 %rd532, %rd531;
mul.lo.s64 %rd533, %rd49, %rd55;
add.s64 %rd534, %rd533, %rd42;
shl.b64 %rd535, %rd534, 3;
add.s64 %rd536, %rd532, %rd535;
st.global.u64 [%rd536], %rd530;

BB30_99:
ret;
}


.visible .entry _Z20bitonicSortKVInPlaceIilLin1ELin1E6LTCompIiEmLi32EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3_(
.param .align 8 .b8 _Z20bitonicSortKVInPlaceIilLin1ELin1E6LTCompIiEmLi32EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_0[416],
.param .u64 _Z20bitonicSortKVInPlaceIilLin1ELin1E6LTCompIiEmLi32EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_1,
.param .u64 _Z20bitonicSortKVInPlaceIilLin1ELin1E6LTCompIiEmLi32EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_2,
.param .u64 _Z20bitonicSortKVInPlaceIilLin1ELin1E6LTCompIiEmLi32EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_3,
.param .align 8 .b8 _Z20bitonicSortKVInPlaceIilLin1ELin1E6LTCompIiEmLi32EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_4[416],
.param .u64 _Z20bitonicSortKVInPlaceIilLin1ELin1E6LTCompIiEmLi32EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_5,
.param .align 1 .b8 _Z20bitonicSortKVInPlaceIilLin1ELin1E6LTCompIiEmLi32EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_6[1]
)
.maxntid 1024, 1, 1
{
.local .align 8 .b8 __local_depot31[832];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<75>;
.reg .b16 %rs<58>;
.reg .b32 %r<375>;
.reg .b64 %rd<564>;

	.shared .align 4 .b8 _Z20bitonicSortKVInPlaceIilLin1ELin1E6LTCompIiEmLi32EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3_$__cuda_local_var_181271_29_non_const_sharedKeys[128];

	.shared .align 8 .b8 _Z20bitonicSortKVInPlaceIilLin1ELin1E6LTCompIiEmLi32EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3_$__cuda_local_var_181272_29_non_const_sharedValues[256];

	.shared .align 1 .b8 _Z20bitonicSortKVInPlaceIilLin1ELin1E6LTCompIiEmLi32EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3_$__cuda_local_var_181273_32_non_const_sharedValid[32];

mov.u64 %rd563, __local_depot31;
cvta.local.u64 %SP, %rd563;
ld.param.u64 %rd52, [_Z20bitonicSortKVInPlaceIilLin1ELin1E6LTCompIiEmLi32EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_1];
ld.param.u64 %rd53, [_Z20bitonicSortKVInPlaceIilLin1ELin1E6LTCompIiEmLi32EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_2];
ld.param.u64 %rd54, [_Z20bitonicSortKVInPlaceIilLin1ELin1E6LTCompIiEmLi32EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_3];
ld.param.u64 %rd55, [_Z20bitonicSortKVInPlaceIilLin1ELin1E6LTCompIiEmLi32EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_5];
mov.u64 %rd4, _Z20bitonicSortKVInPlaceIilLin1ELin1E6LTCompIiEmLi32EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_0;
mov.u64 %rd1, _Z20bitonicSortKVInPlaceIilLin1ELin1E6LTCompIiEmLi32EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_4;
add.u64 %rd56, %SP, 0;
cvta.to.local.u64 %rd2, %rd56;
add.u64 %rd57, %SP, 416;
cvta.to.local.u64 %rd3, %rd57;
mov.u32 %r359, 0;
mov.pred %p4, 0;
@%p4 bra BB31_2;

BB31_1:
mul.wide.s32 %rd58, %r359, 8;
add.s64 %rd59, %rd4, %rd58;
ld.param.u64 %rd60, [%rd59];
add.s64 %rd61, %rd2, %rd58;
st.local.u64 [%rd61], %rd60;
add.s32 %r359, %r359, 1;
setp.lt.u32	%p5, %r359, 52;
@%p5 bra BB31_1;

BB31_2:
mov.u32 %r360, 0;
@%p4 bra BB31_4;

BB31_3:
mul.wide.s32 %rd62, %r360, 8;
add.s64 %rd63, %rd1, %rd62;
ld.param.u64 %rd64, [%rd63];
add.s64 %rd65, %rd3, %rd62;
st.local.u64 [%rd65], %rd64;
add.s32 %r360, %r360, 1;
setp.lt.u32	%p7, %r360, 52;
@%p7 bra BB31_3;

BB31_4:
mov.u32 %r79, %nctaid.y;
mov.u32 %r80, %ctaid.z;
mov.u32 %r81, %ctaid.y;
mad.lo.s32 %r82, %r79, %r80, %r81;
mov.u32 %r83, %nctaid.x;
mov.u32 %r84, %ctaid.x;
mad.lo.s32 %r85, %r82, %r83, %r84;
cvt.u64.u32	%rd8, %r85;
setp.ge.u64	%p8, %rd8, %rd52;
@%p8 bra BB31_99;

ld.local.u32 %r5, [%rd2+408];
add.s32 %r361, %r5, -1;
mov.u64 %rd66, 0;
setp.lt.s32	%p9, %r361, 1;
mov.u64 %rd551, %rd8;
mov.u64 %rd559, %rd66;
@%p9 bra BB31_11;

mul.wide.s32 %rd68, %r5, 8;
add.s64 %rd537, %rd2, %rd68;
mov.u64 %rd560, 0;
mov.u64 %rd552, %rd8;

BB31_7:
ld.local.u64 %rd14, [%rd537];
or.b64 %rd69, %rd552, %rd14;
and.b64 %rd70, %rd69, -4294967296;
setp.eq.s64	%p10, %rd70, 0;
@%p10 bra BB31_9;
bra.uni BB31_8;

BB31_9:
cvt.u32.u64	%r86, %rd14;
cvt.u32.u64	%r87, %rd552;
div.u32 %r88, %r87, %r86;
rem.u32 %r89, %r87, %r86;
cvt.u64.u32	%rd553, %r88;
cvt.u64.u32	%rd538, %r89;
bra.uni BB31_10;

BB31_8:
div.u64 %rd553, %rd552, %rd14;
rem.u64 %rd538, %rd552, %rd14;

BB31_10:
mov.u64 %rd552, %rd553;
ld.local.u64 %rd71, [%rd537+200];
mul.lo.s64 %rd72, %rd71, %rd538;
add.s64 %rd560, %rd72, %rd560;
add.s64 %rd537, %rd537, -8;
add.s32 %r361, %r361, -1;
setp.gt.s32	%p11, %r361, 0;
mov.u64 %rd545, %rd552;
mov.u64 %rd551, %rd545;
mov.u64 %rd554, %rd560;
mov.u64 %rd559, %rd554;
@%p11 bra BB31_7;

BB31_11:
mov.u64 %rd24, %rd559;
mov.u64 %rd23, %rd551;
ld.local.u64 %rd74, [%rd2+208];
mul.lo.s64 %rd75, %rd74, %rd23;
add.s64 %rd25, %rd75, %rd24;
ld.local.u32 %r9, [%rd3+408];
add.s32 %r362, %r9, -1;
setp.lt.s32	%p12, %r362, 1;
mov.u64 %rd548, %rd8;
mov.u64 %rd557, %rd66;
@%p12 bra BB31_17;

mul.wide.s32 %rd77, %r9, 8;
add.s64 %rd539, %rd3, %rd77;
mov.u64 %rd558, 0;
mov.u64 %rd549, %rd8;

BB31_13:
ld.local.u64 %rd31, [%rd539];
or.b64 %rd78, %rd549, %rd31;
and.b64 %rd79, %rd78, -4294967296;
setp.eq.s64	%p13, %rd79, 0;
@%p13 bra BB31_15;
bra.uni BB31_14;

BB31_15:
cvt.u32.u64	%r90, %rd31;
cvt.u32.u64	%r91, %rd549;
div.u32 %r92, %r91, %r90;
rem.u32 %r93, %r91, %r90;
cvt.u64.u32	%rd550, %r92;
cvt.u64.u32	%rd540, %r93;
bra.uni BB31_16;

BB31_14:
div.u64 %rd550, %rd549, %rd31;
rem.u64 %rd540, %rd549, %rd31;

BB31_16:
mov.u64 %rd549, %rd550;
ld.local.u64 %rd80, [%rd539+200];
mul.lo.s64 %rd81, %rd80, %rd540;
add.s64 %rd558, %rd81, %rd558;
add.s64 %rd539, %rd539, -8;
add.s32 %r362, %r362, -1;
setp.gt.s32	%p14, %r362, 0;
mov.u64 %rd548, %rd549;
mov.u64 %rd557, %rd558;
@%p14 bra BB31_13;

BB31_17:
ld.local.u64 %rd82, [%rd3+208];
mul.lo.s64 %rd83, %rd82, %rd548;
add.s64 %rd42, %rd83, %rd557;
mov.u32 %r13, %tid.x;
cvt.s64.s32	%rd43, %r13;
setp.lt.u64	%p1, %rd43, %rd53;
mov.u32 %r363, 0;
setp.ge.u64	%p15, %rd43, %rd53;
@%p15 bra BB31_19;

ld.local.u64 %rd84, [%rd2];
cvta.to.global.u64 %rd85, %rd84;
mul.lo.s64 %rd86, %rd43, %rd54;
add.s64 %rd87, %rd86, %rd25;
shl.b64 %rd88, %rd87, 2;
add.s64 %rd89, %rd85, %rd88;
ld.global.u32 %r363, [%rd89];

BB31_19:
mov.u64 %rd561, 0;
@%p15 bra BB31_21;

ld.local.u64 %rd91, [%rd3];
cvta.to.global.u64 %rd92, %rd91;
mul.lo.s64 %rd93, %rd43, %rd55;
add.s64 %rd94, %rd93, %rd42;
shl.b64 %rd95, %rd94, 3;
add.s64 %rd96, %rd92, %rd95;
ld.global.u64 %rd561, [%rd96];

BB31_21:
add.s32 %r96, %r13, 16;
selp.u16	%rs6, 1, 0, %p1;
shl.b64 %rd97, %rd43, 2;
mov.u64 %rd98, _Z20bitonicSortKVInPlaceIilLin1ELin1E6LTCompIiEmLi32EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3_$__cuda_local_var_181271_29_non_const_sharedKeys;
add.s64 %rd46, %rd98, %rd97;
st.shared.u32 [%rd46], %r363;
shl.b64 %rd99, %rd43, 3;
mov.u64 %rd100, _Z20bitonicSortKVInPlaceIilLin1ELin1E6LTCompIiEmLi32EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3_$__cuda_local_var_181272_29_non_const_sharedValues;
add.s64 %rd47, %rd100, %rd99;
st.shared.u64 [%rd47], %rd561;
mov.u64 %rd101, _Z20bitonicSortKVInPlaceIilLin1ELin1E6LTCompIiEmLi32EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3_$__cuda_local_var_181273_32_non_const_sharedValid;
add.s64 %rd48, %rd101, %rd43;
st.shared.u8 [%rd48], %rs6;
cvt.s64.s32	%rd49, %r96;
setp.lt.u64	%p2, %rd49, %rd53;
mov.u32 %r364, 0;
setp.ge.u64	%p17, %rd49, %rd53;
@%p17 bra BB31_23;

ld.local.u64 %rd102, [%rd2];
cvta.to.global.u64 %rd103, %rd102;
mul.lo.s64 %rd104, %rd49, %rd54;
add.s64 %rd105, %rd104, %rd25;
shl.b64 %rd106, %rd105, 2;
add.s64 %rd107, %rd103, %rd106;
ld.global.u32 %r364, [%rd107];

BB31_23:
mov.u64 %rd562, 0;
@%p17 bra BB31_25;

ld.local.u64 %rd109, [%rd3];
cvta.to.global.u64 %rd110, %rd109;
mul.lo.s64 %rd111, %rd49, %rd55;
add.s64 %rd112, %rd111, %rd42;
shl.b64 %rd113, %rd112, 3;
add.s64 %rd114, %rd110, %rd113;
ld.global.u64 %rd562, [%rd114];

BB31_25:
selp.u16	%rs7, 1, 0, %p2;
st.shared.u32 [%rd46+64], %r364;
st.shared.u64 [%rd47+128], %rd562;
st.shared.u8 [%rd48+16], %rs7;
bar.sync 0;
shl.b32 %r97, %r13, 1;
mul.wide.u32 %rd115, %r97, 4;
add.s64 %rd117, %rd98, %rd115;
ld.shared.u32 %r18, [%rd117+4];
ld.shared.u32 %r19, [%rd117];
setp.ge.s32	%p19, %r19, %r18;
@%p19 bra BB31_27;

cvt.u64.u32	%rd118, %r97;
add.s64 %rd120, %rd101, %rd118;
ld.shared.u8 %rs8, [%rd120];
mov.u32 %r365, 1;
setp.ne.s16	%p20, %rs8, 0;
@%p20 bra BB31_28;

BB31_27:
cvt.u64.u32	%rd121, %r97;
add.s64 %rd123, %rd101, %rd121;
ld.shared.u8 %rs9, [%rd123+1];
setp.eq.s16	%p21, %rs9, 0;
selp.u32	%r365, 1, 0, %p21;

BB31_28:
and.b32 %r103, %r13, 1;
setp.ne.s32	%p22, %r365, %r103;
@%p22 bra BB31_30;

mul.wide.u32 %rd124, %r97, 8;
add.s64 %rd126, %rd100, %rd124;
cvt.u64.u32	%rd127, %r97;
st.shared.u32 [%rd117], %r18;
st.shared.u32 [%rd117+4], %r19;
ld.shared.u64 %rd131, [%rd126];
ld.shared.u64 %rd132, [%rd126+8];
st.shared.u64 [%rd126], %rd132;
st.shared.u64 [%rd126+8], %rd131;
add.s64 %rd134, %rd101, %rd127;
ld.shared.u8 %rs10, [%rd134];
ld.shared.u8 %rs11, [%rd134+1];
st.shared.u8 [%rd134], %rs11;
st.shared.u8 [%rd134+1], %rs10;

BB31_30:
bar.sync 0;
sub.s32 %r26, %r97, %r103;
add.s32 %r109, %r26, 2;
mul.wide.u32 %rd135, %r109, 4;
add.s64 %rd137, %rd98, %rd135;
mul.wide.u32 %rd138, %r26, 4;
add.s64 %rd139, %rd98, %rd138;
ld.shared.u32 %r24, [%rd137];
ld.shared.u32 %r25, [%rd139];
setp.ge.s32	%p23, %r25, %r24;
@%p23 bra BB31_32;

cvt.u64.u32	%rd140, %r26;
add.s64 %rd142, %rd101, %rd140;
ld.shared.u8 %rs12, [%rd142];
mov.u32 %r366, 1;
setp.ne.s16	%p24, %rs12, 0;
@%p24 bra BB31_33;

BB31_32:
cvt.u64.u32	%rd143, %r109;
add.s64 %rd145, %rd101, %rd143;
ld.shared.u8 %rs13, [%rd145];
setp.eq.s16	%p25, %rs13, 0;
selp.u32	%r366, 1, 0, %p25;

BB31_33:
bfe.u32 %r121, %r13, 1, 1;
setp.ne.s32	%p26, %r366, %r121;
@%p26 bra BB31_35;

mul.wide.u32 %rd146, %r26, 8;
add.s64 %rd148, %rd100, %rd146;
mul.wide.u32 %rd149, %r109, 8;
add.s64 %rd150, %rd100, %rd149;
cvt.u64.u32	%rd151, %r26;
st.shared.u32 [%rd139], %r24;
cvt.u64.u32	%rd155, %r109;
st.shared.u32 [%rd137], %r25;
ld.shared.u64 %rd158, [%rd148];
ld.shared.u64 %rd159, [%rd150];
st.shared.u64 [%rd148], %rd159;
st.shared.u64 [%rd150], %rd158;
add.s64 %rd161, %rd101, %rd151;
ld.shared.u8 %rs14, [%rd161];
add.s64 %rd162, %rd101, %rd155;
ld.shared.u8 %rs15, [%rd162];
st.shared.u8 [%rd161], %rs15;
st.shared.u8 [%rd162], %rs14;

BB31_35:
bar.sync 0;
ld.shared.u32 %r29, [%rd117+4];
ld.shared.u32 %r30, [%rd117];
setp.ge.s32	%p27, %r30, %r29;
@%p27 bra BB31_37;

cvt.u64.u32	%rd166, %r97;
add.s64 %rd168, %rd101, %rd166;
ld.shared.u8 %rs16, [%rd168];
mov.u32 %r367, 1;
setp.ne.s16	%p28, %rs16, 0;
@%p28 bra BB31_38;

BB31_37:
cvt.u64.u32	%rd169, %r97;
add.s64 %rd171, %rd101, %rd169;
ld.shared.u8 %rs17, [%rd171+1];
setp.eq.s16	%p29, %rs17, 0;
selp.u32	%r367, 1, 0, %p29;

BB31_38:
bfe.u32 %r136, %r13, 1, 1;
setp.ne.s32	%p30, %r367, %r136;
@%p30 bra BB31_40;

cvt.u64.u32	%rd172, %r97;
st.shared.u32 [%rd117], %r29;
st.shared.u32 [%rd117+4], %r30;
mul.wide.u32 %rd176, %r97, 8;
add.s64 %rd178, %rd100, %rd176;
ld.shared.u64 %rd179, [%rd178];
ld.shared.u64 %rd180, [%rd178+8];
st.shared.u64 [%rd178], %rd180;
st.shared.u64 [%rd178+8], %rd179;
add.s64 %rd182, %rd101, %rd172;
ld.shared.u8 %rs18, [%rd182];
ld.shared.u8 %rs19, [%rd182+1];
st.shared.u8 [%rd182], %rs19;
st.shared.u8 [%rd182+1], %rs18;

BB31_40:
bar.sync 0;
and.b32 %r139, %r13, 3;
sub.s32 %r36, %r97, %r139;
add.s32 %r141, %r36, 4;
mul.wide.u32 %rd183, %r141, 4;
add.s64 %rd185, %rd98, %rd183;
mul.wide.u32 %rd186, %r36, 4;
add.s64 %rd187, %rd98, %rd186;
ld.shared.u32 %r34, [%rd185];
ld.shared.u32 %r35, [%rd187];
setp.ge.s32	%p31, %r35, %r34;
@%p31 bra BB31_42;

cvt.u64.u32	%rd188, %r36;
add.s64 %rd190, %rd101, %rd188;
ld.shared.u8 %rs20, [%rd190];
mov.u32 %r368, 1;
setp.ne.s16	%p32, %rs20, 0;
@%p32 bra BB31_43;

BB31_42:
cvt.u64.u32	%rd191, %r141;
add.s64 %rd193, %rd101, %rd191;
ld.shared.u8 %rs21, [%rd193];
setp.eq.s16	%p33, %rs21, 0;
selp.u32	%r368, 1, 0, %p33;

BB31_43:
bfe.u32 %r153, %r13, 2, 1;
setp.ne.s32	%p34, %r368, %r153;
@%p34 bra BB31_45;

mul.wide.u32 %rd194, %r36, 8;
add.s64 %rd196, %rd100, %rd194;
mul.wide.u32 %rd197, %r141, 8;
add.s64 %rd198, %rd100, %rd197;
cvt.u64.u32	%rd199, %r36;
st.shared.u32 [%rd187], %r34;
cvt.u64.u32	%rd203, %r141;
st.shared.u32 [%rd185], %r35;
ld.shared.u64 %rd206, [%rd196];
ld.shared.u64 %rd207, [%rd198];
st.shared.u64 [%rd196], %rd207;
st.shared.u64 [%rd198], %rd206;
add.s64 %rd209, %rd101, %rd199;
ld.shared.u8 %rs22, [%rd209];
add.s64 %rd210, %rd101, %rd203;
ld.shared.u8 %rs23, [%rd210];
st.shared.u8 [%rd209], %rs23;
st.shared.u8 [%rd210], %rs22;

BB31_45:
bar.sync 0;
ld.shared.u32 %r39, [%rd137];
ld.shared.u32 %r40, [%rd139];
setp.ge.s32	%p35, %r40, %r39;
@%p35 bra BB31_47;

cvt.u64.u32	%rd216, %r26;
add.s64 %rd218, %rd101, %rd216;
ld.shared.u8 %rs24, [%rd218];
mov.u32 %r369, 1;
setp.ne.s16	%p36, %rs24, 0;
@%p36 bra BB31_48;

BB31_47:
cvt.u64.u32	%rd219, %r109;
add.s64 %rd221, %rd101, %rd219;
ld.shared.u8 %rs25, [%rd221];
setp.eq.s16	%p37, %rs25, 0;
selp.u32	%r369, 1, 0, %p37;

BB31_48:
bfe.u32 %r176, %r13, 2, 1;
setp.ne.s32	%p38, %r369, %r176;
@%p38 bra BB31_50;

cvt.u64.u32	%rd222, %r26;
st.shared.u32 [%rd139], %r39;
cvt.u64.u32	%rd226, %r109;
st.shared.u32 [%rd137], %r40;
mul.wide.u32 %rd229, %r26, 8;
add.s64 %rd231, %rd100, %rd229;
ld.shared.u64 %rd232, [%rd231];
mul.wide.u32 %rd233, %r109, 8;
add.s64 %rd234, %rd100, %rd233;
ld.shared.u64 %rd235, [%rd234];
st.shared.u64 [%rd231], %rd235;
st.shared.u64 [%rd234], %rd232;
add.s64 %rd237, %rd101, %rd222;
ld.shared.u8 %rs26, [%rd237];
add.s64 %rd238, %rd101, %rd226;
ld.shared.u8 %rs27, [%rd238];
st.shared.u8 [%rd237], %rs27;
st.shared.u8 [%rd238], %rs26;

BB31_50:
bar.sync 0;
ld.shared.u32 %r43, [%rd117+4];
ld.shared.u32 %r44, [%rd117];
setp.ge.s32	%p39, %r44, %r43;
@%p39 bra BB31_52;

cvt.u64.u32	%rd242, %r97;
add.s64 %rd244, %rd101, %rd242;
ld.shared.u8 %rs28, [%rd244];
mov.u32 %r370, 1;
setp.ne.s16	%p40, %rs28, 0;
@%p40 bra BB31_53;

BB31_52:
cvt.u64.u32	%rd245, %r97;
add.s64 %rd247, %rd101, %rd245;
ld.shared.u8 %rs29, [%rd247+1];
setp.eq.s16	%p41, %rs29, 0;
selp.u32	%r370, 1, 0, %p41;

BB31_53:
bfe.u32 %r190, %r13, 2, 1;
setp.ne.s32	%p42, %r370, %r190;
@%p42 bra BB31_55;

cvt.u64.u32	%rd248, %r97;
st.shared.u32 [%rd117], %r43;
st.shared.u32 [%rd117+4], %r44;
mul.wide.u32 %rd252, %r97, 8;
add.s64 %rd254, %rd100, %rd252;
ld.shared.u64 %rd255, [%rd254];
ld.shared.u64 %rd256, [%rd254+8];
st.shared.u64 [%rd254], %rd256;
st.shared.u64 [%rd254+8], %rd255;
add.s64 %rd258, %rd101, %rd248;
ld.shared.u8 %rs30, [%rd258];
ld.shared.u8 %rs31, [%rd258+1];
st.shared.u8 [%rd258], %rs31;
st.shared.u8 [%rd258+1], %rs30;

BB31_55:
bar.sync 0;
and.b32 %r193, %r13, 7;
sub.s32 %r50, %r97, %r193;
add.s32 %r195, %r50, 8;
mul.wide.u32 %rd259, %r195, 4;
add.s64 %rd261, %rd98, %rd259;
mul.wide.u32 %rd262, %r50, 4;
add.s64 %rd263, %rd98, %rd262;
ld.shared.u32 %r48, [%rd261];
ld.shared.u32 %r49, [%rd263];
setp.ge.s32	%p43, %r49, %r48;
@%p43 bra BB31_57;

cvt.u64.u32	%rd264, %r50;
add.s64 %rd266, %rd101, %rd264;
ld.shared.u8 %rs32, [%rd266];
mov.u32 %r371, 1;
setp.ne.s16	%p44, %rs32, 0;
@%p44 bra BB31_58;

BB31_57:
cvt.u64.u32	%rd267, %r195;
add.s64 %rd269, %rd101, %rd267;
ld.shared.u8 %rs33, [%rd269];
setp.eq.s16	%p45, %rs33, 0;
selp.u32	%r371, 1, 0, %p45;

BB31_58:
bfe.u32 %r207, %r13, 3, 1;
setp.ne.s32	%p46, %r371, %r207;
@%p46 bra BB31_60;

mul.wide.u32 %rd270, %r50, 8;
add.s64 %rd272, %rd100, %rd270;
mul.wide.u32 %rd273, %r195, 8;
add.s64 %rd274, %rd100, %rd273;
cvt.u64.u32	%rd275, %r50;
st.shared.u32 [%rd263], %r48;
cvt.u64.u32	%rd279, %r195;
st.shared.u32 [%rd261], %r49;
ld.shared.u64 %rd282, [%rd272];
ld.shared.u64 %rd283, [%rd274];
st.shared.u64 [%rd272], %rd283;
st.shared.u64 [%rd274], %rd282;
add.s64 %rd285, %rd101, %rd275;
ld.shared.u8 %rs34, [%rd285];
add.s64 %rd286, %rd101, %rd279;
ld.shared.u8 %rs35, [%rd286];
st.shared.u8 [%rd285], %rs35;
st.shared.u8 [%rd286], %rs34;

BB31_60:
bar.sync 0;
ld.shared.u32 %r53, [%rd185];
ld.shared.u32 %r54, [%rd187];
setp.ge.s32	%p47, %r54, %r53;
@%p47 bra BB31_62;

cvt.u64.u32	%rd292, %r36;
add.s64 %rd294, %rd101, %rd292;
ld.shared.u8 %rs36, [%rd294];
mov.u32 %r372, 1;
setp.ne.s16	%p48, %rs36, 0;
@%p48 bra BB31_63;

BB31_62:
cvt.u64.u32	%rd295, %r141;
add.s64 %rd297, %rd101, %rd295;
ld.shared.u8 %rs37, [%rd297];
setp.eq.s16	%p49, %rs37, 0;
selp.u32	%r372, 1, 0, %p49;

BB31_63:
bfe.u32 %r230, %r13, 3, 1;
setp.ne.s32	%p50, %r372, %r230;
@%p50 bra BB31_65;

cvt.u64.u32	%rd298, %r36;
st.shared.u32 [%rd187], %r53;
cvt.u64.u32	%rd302, %r141;
st.shared.u32 [%rd185], %r54;
mul.wide.u32 %rd305, %r36, 8;
add.s64 %rd307, %rd100, %rd305;
ld.shared.u64 %rd308, [%rd307];
mul.wide.u32 %rd309, %r141, 8;
add.s64 %rd310, %rd100, %rd309;
ld.shared.u64 %rd311, [%rd310];
st.shared.u64 [%rd307], %rd311;
st.shared.u64 [%rd310], %rd308;
add.s64 %rd313, %rd101, %rd298;
ld.shared.u8 %rs38, [%rd313];
add.s64 %rd314, %rd101, %rd302;
ld.shared.u8 %rs39, [%rd314];
st.shared.u8 [%rd313], %rs39;
st.shared.u8 [%rd314], %rs38;

BB31_65:
bar.sync 0;
ld.shared.u32 %r57, [%rd137];
ld.shared.u32 %r58, [%rd139];
setp.ge.s32	%p51, %r58, %r57;
@%p51 bra BB31_67;

cvt.u64.u32	%rd320, %r26;
add.s64 %rd322, %rd101, %rd320;
ld.shared.u8 %rs40, [%rd322];
mov.u32 %r373, 1;
setp.ne.s16	%p52, %rs40, 0;
@%p52 bra BB31_68;

BB31_67:
cvt.u64.u32	%rd323, %r109;
add.s64 %rd325, %rd101, %rd323;
ld.shared.u8 %rs41, [%rd325];
setp.eq.s16	%p53, %rs41, 0;
selp.u32	%r373, 1, 0, %p53;

BB31_68:
bfe.u32 %r252, %r13, 3, 1;
setp.ne.s32	%p54, %r373, %r252;
@%p54 bra BB31_70;

cvt.u64.u32	%rd326, %r26;
st.shared.u32 [%rd139], %r57;
cvt.u64.u32	%rd330, %r109;
st.shared.u32 [%rd137], %r58;
mul.wide.u32 %rd333, %r26, 8;
add.s64 %rd335, %rd100, %rd333;
ld.shared.u64 %rd336, [%rd335];
mul.wide.u32 %rd337, %r109, 8;
add.s64 %rd338, %rd100, %rd337;
ld.shared.u64 %rd339, [%rd338];
st.shared.u64 [%rd335], %rd339;
st.shared.u64 [%rd338], %rd336;
add.s64 %rd341, %rd101, %rd326;
ld.shared.u8 %rs42, [%rd341];
add.s64 %rd342, %rd101, %rd330;
ld.shared.u8 %rs43, [%rd342];
st.shared.u8 [%rd341], %rs43;
st.shared.u8 [%rd342], %rs42;

BB31_70:
bar.sync 0;
ld.shared.u32 %r61, [%rd117+4];
ld.shared.u32 %r62, [%rd117];
setp.ge.s32	%p55, %r62, %r61;
@%p55 bra BB31_72;

cvt.u64.u32	%rd346, %r97;
add.s64 %rd348, %rd101, %rd346;
ld.shared.u8 %rs44, [%rd348];
mov.u32 %r374, 1;
setp.ne.s16	%p56, %rs44, 0;
@%p56 bra BB31_73;

BB31_72:
cvt.u64.u32	%rd349, %r97;
add.s64 %rd351, %rd101, %rd349;
ld.shared.u8 %rs45, [%rd351+1];
setp.eq.s16	%p57, %rs45, 0;
selp.u32	%r374, 1, 0, %p57;

BB31_73:
bfe.u32 %r266, %r13, 3, 1;
setp.ne.s32	%p58, %r374, %r266;
@%p58 bra BB31_75;

cvt.u64.u32	%rd352, %r97;
st.shared.u32 [%rd117], %r61;
st.shared.u32 [%rd117+4], %r62;
mul.wide.u32 %rd356, %r97, 8;
add.s64 %rd358, %rd100, %rd356;
ld.shared.u64 %rd359, [%rd358];
ld.shared.u64 %rd360, [%rd358+8];
st.shared.u64 [%rd358], %rd360;
st.shared.u64 [%rd358+8], %rd359;
add.s64 %rd362, %rd101, %rd352;
ld.shared.u8 %rs46, [%rd362];
ld.shared.u8 %rs47, [%rd362+1];
st.shared.u8 [%rd362], %rs47;
st.shared.u8 [%rd362+1], %rs46;

BB31_75:
bar.sync 0;
and.b32 %r269, %r13, 15;
sub.s32 %r270, %r97, %r269;
add.s32 %r271, %r270, 16;
mul.wide.u32 %rd363, %r271, 4;
add.s64 %rd365, %rd98, %rd363;
mul.wide.u32 %rd366, %r270, 4;
add.s64 %rd367, %rd98, %rd366;
ld.shared.u32 %r67, [%rd365];
ld.shared.u32 %r68, [%rd367];
setp.ge.s32	%p59, %r68, %r67;
@%p59 bra BB31_77;

cvt.u64.u32	%rd368, %r270;
add.s64 %rd370, %rd101, %rd368;
ld.shared.u8 %rs48, [%rd370];
setp.ne.s16	%p60, %rs48, 0;
@%p60 bra BB31_79;

BB31_77:
cvt.u64.u32	%rd371, %r271;
add.s64 %rd373, %rd101, %rd371;
ld.shared.u8 %rs1, [%rd373];
setp.eq.s16	%p61, %rs1, 0;
@%p61 bra BB31_79;

cvt.u64.u32	%rd374, %r270;
st.shared.u32 [%rd367], %r67;
st.shared.u32 [%rd365], %r68;
mul.wide.u32 %rd381, %r270, 8;
add.s64 %rd383, %rd100, %rd381;
ld.shared.u64 %rd384, [%rd383];
mul.wide.u32 %rd385, %r271, 8;
add.s64 %rd386, %rd100, %rd385;
ld.shared.u64 %rd387, [%rd386];
st.shared.u64 [%rd383], %rd387;
st.shared.u64 [%rd386], %rd384;
add.s64 %rd389, %rd101, %rd374;
ld.shared.u8 %rs49, [%rd389];
st.shared.u8 [%rd389], %rs1;
st.shared.u8 [%rd373], %rs49;

BB31_79:
bar.sync 0;
ld.shared.u32 %r69, [%rd261];
ld.shared.u32 %r70, [%rd263];
setp.ge.s32	%p62, %r70, %r69;
@%p62 bra BB31_81;

cvt.u64.u32	%rd396, %r50;
add.s64 %rd398, %rd101, %rd396;
ld.shared.u8 %rs50, [%rd398];
setp.ne.s16	%p63, %rs50, 0;
@%p63 bra BB31_83;

BB31_81:
cvt.u64.u32	%rd399, %r195;
add.s64 %rd401, %rd101, %rd399;
ld.shared.u8 %rs2, [%rd401];
setp.eq.s16	%p64, %rs2, 0;
@%p64 bra BB31_83;

cvt.u64.u32	%rd402, %r50;
st.shared.u32 [%rd263], %r69;
st.shared.u32 [%rd261], %r70;
mul.wide.u32 %rd409, %r50, 8;
add.s64 %rd411, %rd100, %rd409;
ld.shared.u64 %rd412, [%rd411];
mul.wide.u32 %rd413, %r195, 8;
add.s64 %rd414, %rd100, %rd413;
ld.shared.u64 %rd415, [%rd414];
st.shared.u64 [%rd411], %rd415;
st.shared.u64 [%rd414], %rd412;
add.s64 %rd417, %rd101, %rd402;
ld.shared.u8 %rs51, [%rd417];
st.shared.u8 [%rd417], %rs2;
st.shared.u8 [%rd401], %rs51;

BB31_83:
bar.sync 0;
ld.shared.u32 %r71, [%rd185];
ld.shared.u32 %r72, [%rd187];
setp.ge.s32	%p65, %r72, %r71;
@%p65 bra BB31_85;

cvt.u64.u32	%rd424, %r36;
add.s64 %rd426, %rd101, %rd424;
ld.shared.u8 %rs52, [%rd426];
setp.ne.s16	%p66, %rs52, 0;
@%p66 bra BB31_87;

BB31_85:
cvt.u64.u32	%rd427, %r141;
add.s64 %rd429, %rd101, %rd427;
ld.shared.u8 %rs3, [%rd429];
setp.eq.s16	%p67, %rs3, 0;
@%p67 bra BB31_87;

cvt.u64.u32	%rd430, %r36;
st.shared.u32 [%rd187], %r71;
st.shared.u32 [%rd185], %r72;
mul.wide.u32 %rd437, %r36, 8;
add.s64 %rd439, %rd100, %rd437;
ld.shared.u64 %rd440, [%rd439];
mul.wide.u32 %rd441, %r141, 8;
add.s64 %rd442, %rd100, %rd441;
ld.shared.u64 %rd443, [%rd442];
st.shared.u64 [%rd439], %rd443;
st.shared.u64 [%rd442], %rd440;
add.s64 %rd445, %rd101, %rd430;
ld.shared.u8 %rs53, [%rd445];
st.shared.u8 [%rd445], %rs3;
st.shared.u8 [%rd429], %rs53;

BB31_87:
bar.sync 0;
ld.shared.u32 %r73, [%rd137];
ld.shared.u32 %r74, [%rd139];
setp.ge.s32	%p68, %r74, %r73;
@%p68 bra BB31_89;

cvt.u64.u32	%rd452, %r26;
add.s64 %rd454, %rd101, %rd452;
ld.shared.u8 %rs54, [%rd454];
setp.ne.s16	%p69, %rs54, 0;
@%p69 bra BB31_91;

BB31_89:
cvt.u64.u32	%rd455, %r109;
add.s64 %rd457, %rd101, %rd455;
ld.shared.u8 %rs4, [%rd457];
setp.eq.s16	%p70, %rs4, 0;
@%p70 bra BB31_91;

cvt.u64.u32	%rd458, %r26;
st.shared.u32 [%rd139], %r73;
st.shared.u32 [%rd137], %r74;
mul.wide.u32 %rd465, %r26, 8;
add.s64 %rd467, %rd100, %rd465;
ld.shared.u64 %rd468, [%rd467];
mul.wide.u32 %rd469, %r109, 8;
add.s64 %rd470, %rd100, %rd469;
ld.shared.u64 %rd471, [%rd470];
st.shared.u64 [%rd467], %rd471;
st.shared.u64 [%rd470], %rd468;
add.s64 %rd473, %rd101, %rd458;
ld.shared.u8 %rs55, [%rd473];
st.shared.u8 [%rd473], %rs4;
st.shared.u8 [%rd457], %rs55;

BB31_91:
bar.sync 0;
ld.shared.u32 %r75, [%rd117+4];
ld.shared.u32 %r76, [%rd117];
setp.ge.s32	%p71, %r76, %r75;
@%p71 bra BB31_93;

cvt.u64.u32	%rd478, %r97;
add.s64 %rd480, %rd101, %rd478;
ld.shared.u8 %rs56, [%rd480];
setp.ne.s16	%p72, %rs56, 0;
@%p72 bra BB31_95;

BB31_93:
cvt.u64.u32	%rd481, %r97;
add.s64 %rd483, %rd101, %rd481;
ld.shared.u8 %rs5, [%rd483+1];
setp.eq.s16	%p73, %rs5, 0;
@%p73 bra BB31_95;

st.shared.u32 [%rd117], %r75;
st.shared.u32 [%rd117+4], %r76;
mul.wide.u32 %rd488, %r97, 8;
add.s64 %rd490, %rd100, %rd488;
ld.shared.u64 %rd491, [%rd490];
ld.shared.u64 %rd492, [%rd490+8];
st.shared.u64 [%rd490], %rd492;
st.shared.u64 [%rd490+8], %rd491;
ld.shared.u8 %rs57, [%rd483];
st.shared.u8 [%rd483], %rs5;
st.shared.u8 [%rd483+1], %rs57;

BB31_95:
bar.sync 0;
@!%p1 bra BB31_97;
bra.uni BB31_96;

BB31_96:
mul.wide.s32 %rd497, %r13, 4;
add.s64 %rd499, %rd98, %rd497;
ld.shared.u32 %r353, [%rd499];
ld.local.u64 %rd500, [%rd2];
cvta.to.global.u64 %rd501, %rd500;
mul.lo.s64 %rd502, %rd43, %rd54;
add.s64 %rd503, %rd502, %rd25;
shl.b64 %rd504, %rd503, 2;
add.s64 %rd505, %rd501, %rd504;
st.global.u32 [%rd505], %r353;
mul.wide.s32 %rd506, %r13, 8;
add.s64 %rd508, %rd100, %rd506;
ld.shared.u64 %rd509, [%rd508];
ld.local.u64 %rd510, [%rd3];
cvta.to.global.u64 %rd511, %rd510;
mul.lo.s64 %rd512, %rd43, %rd55;
add.s64 %rd513, %rd512, %rd42;
shl.b64 %rd514, %rd513, 3;
add.s64 %rd515, %rd511, %rd514;
st.global.u64 [%rd515], %rd509;

BB31_97:
@%p17 bra BB31_99;

mul.wide.s32 %rd517, %r13, 4;
add.s64 %rd519, %rd98, %rd517;
ld.shared.u32 %r357, [%rd519+64];
ld.local.u64 %rd520, [%rd2];
cvta.to.global.u64 %rd521, %rd520;
mul.lo.s64 %rd523, %rd49, %rd54;
add.s64 %rd524, %rd523, %rd25;
shl.b64 %rd525, %rd524, 2;
add.s64 %rd526, %rd521, %rd525;
st.global.u32 [%rd526], %r357;
mul.wide.s32 %rd527, %r13, 8;
add.s64 %rd529, %rd100, %rd527;
ld.shared.u64 %rd530, [%rd529+128];
ld.local.u64 %rd531, [%rd3];
cvta.to.global.u64 %rd532, %rd531;
mul.lo.s64 %rd533, %rd49, %rd55;
add.s64 %rd534, %rd533, %rd42;
shl.b64 %rd535, %rd534, 3;
add.s64 %rd536, %rd532, %rd535;
st.global.u64 [%rd536], %rd530;

BB31_99:
ret;
}


.visible .entry _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_SL_EENS_10device_ptrIlEENS_9null_typeESP_SP_SP_SP_SP_SP_SP_EEEENS_6detail16wrapped_functionINSS_23unary_transform_functorINS_8identityIlEEEEvEEjSP_SP_SP_SP_SP_SP_EEEEEEEEvT0_(
.param .align 8 .b8 _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_SL_EENS_10device_ptrIlEENS_9null_typeESP_SP_SP_SP_SP_SP_SP_EEEENS_6detail16wrapped_functionINSS_23unary_transform_functorINS_8identityIlEEEEvEEjSP_SP_SP_SP_SP_SP_EEEEEEEEvT0__param_0[72]
)
{
.reg .pred %p<6>;
.reg .b16 %rs<12>;
.reg .b32 %r<27>;
.reg .b64 %rd<21>;


ld.param.v2.u32 {%r18, %r19}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_SL_EENS_10device_ptrIlEENS_9null_typeESP_SP_SP_SP_SP_SP_SP_EEEENS_6detail16wrapped_functionINSS_23unary_transform_functorINS_8identityIlEEEEvEEjSP_SP_SP_SP_SP_SP_EEEEEEEEvT0__param_0+56];
ld.param.v2.u32 {%r20, %r21}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_SL_EENS_10device_ptrIlEENS_9null_typeESP_SP_SP_SP_SP_SP_SP_EEEENS_6detail16wrapped_functionINSS_23unary_transform_functorINS_8identityIlEEEEvEEjSP_SP_SP_SP_SP_SP_EEEEEEEEvT0__param_0+48];
ld.param.u32 %r17, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_SL_EENS_10device_ptrIlEENS_9null_typeESP_SP_SP_SP_SP_SP_SP_EEEENS_6detail16wrapped_functionINSS_23unary_transform_functorINS_8identityIlEEEEvEEjSP_SP_SP_SP_SP_SP_EEEEEEEEvT0__param_0+64];
ld.param.u32 %r10, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_SL_EENS_10device_ptrIlEENS_9null_typeESP_SP_SP_SP_SP_SP_SP_EEEENS_6detail16wrapped_functionINSS_23unary_transform_functorINS_8identityIlEEEEvEEjSP_SP_SP_SP_SP_SP_EEEEEEEEvT0__param_0+36];
ld.param.u64 %rd9, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_SL_EENS_10device_ptrIlEENS_9null_typeESP_SP_SP_SP_SP_SP_SP_EEEENS_6detail16wrapped_functionINSS_23unary_transform_functorINS_8identityIlEEEEvEEjSP_SP_SP_SP_SP_SP_EEEEEEEEvT0__param_0+24];
ld.param.u64 %rd8, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_SL_EENS_10device_ptrIlEENS_9null_typeESP_SP_SP_SP_SP_SP_SP_EEEENS_6detail16wrapped_functionINSS_23unary_transform_functorINS_8identityIlEEEEvEEjSP_SP_SP_SP_SP_SP_EEEEEEEEvT0__param_0+16];
mov.u32 %r1, %tid.x;
setp.ne.s32	%p1, %r1, 0;
mov.u64 %rd10, _ZN6thrust6system4cuda6detail5bulk_6detail75_GLOBAL__N__51_tmpxft_00003cc6_00000000_7_THCTensorSortInt_cpp1_ii_ae09010e19s_on_chip_allocatorE;
cvta.shared.u64 %rd11, %rd10;
setp.eq.s64	%p2, %rd11, 0;
or.pred %p3, %p1, %p2;
@%p3 bra BB32_2;

cvt.s64.s32	%rd12, %r21;
mov.u32 %r24, 0;
st.shared.u32 [_ZN6thrust6system4cuda6detail5bulk_6detail75_GLOBAL__N__51_tmpxft_00003cc6_00000000_7_THCTensorSortInt_cpp1_ii_ae09010e19s_on_chip_allocatorE], %r24;
mov.u64 %rd13, _ZN6thrust6system4cuda6detail5bulk_6detail20s_data_segment_beginE;
cvta.shared.u64 %rd14, %rd13;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail75_GLOBAL__N__51_tmpxft_00003cc6_00000000_7_THCTensorSortInt_cpp1_ii_ae09010e19s_on_chip_allocatorE+8], %rd14;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail75_GLOBAL__N__51_tmpxft_00003cc6_00000000_7_THCTensorSortInt_cpp1_ii_ae09010e19s_on_chip_allocatorE+16], %rd12;

BB32_2:
mov.u32 %r4, %ntid.x;
mov.u32 %r25, %ctaid.x;
add.s32 %r5, %r25, %r17;
bar.sync 0;
mul.lo.s32 %r6, %r4, %r18;
mad.lo.s32 %r26, %r5, %r4, %r1;
setp.ge.u32	%p4, %r26, %r10;
@%p4 bra BB32_5;

cvta.to.global.u64 %rd15, %rd9;
cvt.u64.u32	%rd16, %r26;
add.s64 %rd20, %rd16, %rd8;
mul.wide.u32 %rd17, %r26, 8;
add.s64 %rd19, %rd15, %rd17;
cvt.u64.u32	%rd3, %r6;

BB32_4:
st.global.u64 [%rd19], %rd20;
add.s64 %rd20, %rd20, %rd3;
shl.b64 %rd18, %rd3, 3;
add.s64 %rd19, %rd19, %rd18;
add.s32 %r26, %r26, %r6;
setp.lt.u32	%p5, %r26, %r10;
@%p5 bra BB32_4;

BB32_5:
ret;
}


.visible .entry _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_SL_EENS_10device_ptrIlEENS_9null_typeESP_SP_SP_SP_SP_SP_SP_EEEENS_6detail16wrapped_functionINSS_23unary_transform_functorINS_8identityIlEEEEvEElSP_SP_SP_SP_SP_SP_EEEEEEEEvT0_(
.param .align 8 .b8 _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_SL_EENS_10device_ptrIlEENS_9null_typeESP_SP_SP_SP_SP_SP_SP_EEEENS_6detail16wrapped_functionINSS_23unary_transform_functorINS_8identityIlEEEEvEElSP_SP_SP_SP_SP_SP_EEEEEEEEvT0__param_0[80]
)
{
.reg .pred %p<6>;
.reg .b16 %rs<12>;
.reg .b32 %r<22>;
.reg .b64 %rd<27>;


ld.param.v2.u32 {%r12, %r13}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_SL_EENS_10device_ptrIlEENS_9null_typeESP_SP_SP_SP_SP_SP_SP_EEEENS_6detail16wrapped_functionINSS_23unary_transform_functorINS_8identityIlEEEEvEElSP_SP_SP_SP_SP_SP_EEEEEEEEvT0__param_0+64];
ld.param.v2.u32 {%r14, %r15}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_SL_EENS_10device_ptrIlEENS_9null_typeESP_SP_SP_SP_SP_SP_SP_EEEENS_6detail16wrapped_functionINSS_23unary_transform_functorINS_8identityIlEEEEvEElSP_SP_SP_SP_SP_SP_EEEEEEEEvT0__param_0+56];
ld.param.u32 %r11, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_SL_EENS_10device_ptrIlEENS_9null_typeESP_SP_SP_SP_SP_SP_SP_EEEENS_6detail16wrapped_functionINSS_23unary_transform_functorINS_8identityIlEEEEvEElSP_SP_SP_SP_SP_SP_EEEEEEEEvT0__param_0+72];
ld.param.u64 %rd16, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_SL_EENS_10device_ptrIlEENS_9null_typeESP_SP_SP_SP_SP_SP_SP_EEEENS_6detail16wrapped_functionINSS_23unary_transform_functorINS_8identityIlEEEEvEElSP_SP_SP_SP_SP_SP_EEEEEEEEvT0__param_0+40];
ld.param.u64 %rd15, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_SL_EENS_10device_ptrIlEENS_9null_typeESP_SP_SP_SP_SP_SP_SP_EEEENS_6detail16wrapped_functionINSS_23unary_transform_functorINS_8identityIlEEEEvEElSP_SP_SP_SP_SP_SP_EEEEEEEEvT0__param_0+24];
ld.param.u64 %rd14, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_SL_EENS_10device_ptrIlEENS_9null_typeESP_SP_SP_SP_SP_SP_SP_EEEENS_6detail16wrapped_functionINSS_23unary_transform_functorINS_8identityIlEEEEvEElSP_SP_SP_SP_SP_SP_EEEEEEEEvT0__param_0+16];
mov.u32 %r1, %tid.x;
setp.ne.s32	%p1, %r1, 0;
mov.u64 %rd17, _ZN6thrust6system4cuda6detail5bulk_6detail75_GLOBAL__N__51_tmpxft_00003cc6_00000000_7_THCTensorSortInt_cpp1_ii_ae09010e19s_on_chip_allocatorE;
cvta.shared.u64 %rd18, %rd17;
setp.eq.s64	%p2, %rd18, 0;
or.pred %p3, %p1, %p2;
@%p3 bra BB33_2;

cvt.s64.s32	%rd19, %r15;
mov.u32 %r18, 0;
st.shared.u32 [_ZN6thrust6system4cuda6detail5bulk_6detail75_GLOBAL__N__51_tmpxft_00003cc6_00000000_7_THCTensorSortInt_cpp1_ii_ae09010e19s_on_chip_allocatorE], %r18;
mov.u64 %rd20, _ZN6thrust6system4cuda6detail5bulk_6detail20s_data_segment_beginE;
cvta.shared.u64 %rd21, %rd20;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail75_GLOBAL__N__51_tmpxft_00003cc6_00000000_7_THCTensorSortInt_cpp1_ii_ae09010e19s_on_chip_allocatorE+8], %rd21;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail75_GLOBAL__N__51_tmpxft_00003cc6_00000000_7_THCTensorSortInt_cpp1_ii_ae09010e19s_on_chip_allocatorE+16], %rd19;

BB33_2:
cvta.to.global.u64 %rd2, %rd15;
mov.u32 %r3, %ntid.x;
mov.u32 %r19, %ctaid.x;
add.s32 %r4, %r19, %r11;
bar.sync 0;
mul.lo.s32 %r20, %r3, %r12;
cvt.s64.s32	%rd4, %r20;
mad.lo.s32 %r21, %r4, %r3, %r1;
cvt.s64.s32	%rd24, %r21;
add.s64 %rd26, %rd24, %rd14;
mul.wide.s32 %rd22, %r21, 8;
add.s64 %rd25, %rd2, %rd22;
setp.ge.s64	%p4, %rd24, %rd16;
@%p4 bra BB33_4;

BB33_3:
st.global.u64 [%rd25], %rd26;
add.s64 %rd26, %rd26, %rd4;
shl.b64 %rd23, %rd4, 3;
add.s64 %rd25, %rd25, %rd23;
add.s64 %rd24, %rd24, %rd4;
setp.lt.s64	%p5, %rd24, %rd16;
@%p5 bra BB33_3;

BB33_4:
ret;
}


.visible .entry _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_7pointerINSG_IilNS_9null_typeESK_SK_SK_SK_SK_SK_SK_EENS_6detail22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESR_EENSM_16wrapped_functionINSM_23allocator_traits_detail5gozerEvEEjSK_SK_SK_SK_SK_SK_EEEEEEEEvT0_(
.param .align 8 .b8 _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_7pointerINSG_IilNS_9null_typeESK_SK_SK_SK_SK_SK_SK_EENS_6detail22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESR_EENSM_16wrapped_functionINSM_23allocator_traits_detail5gozerEvEEjSK_SK_SK_SK_SK_SK_EEEEEEEEvT0__param_0[64]
)
{
.reg .pred %p<5>;
.reg .b16 %rs<12>;
.reg .b32 %r<27>;
.reg .b64 %rd<7>;


ld.param.v2.u32 {%r18, %r19}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_7pointerINSG_IilNS_9null_typeESK_SK_SK_SK_SK_SK_SK_EENS_6detail22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESR_EENSM_16wrapped_functionINSM_23allocator_traits_detail5gozerEvEEjSK_SK_SK_SK_SK_SK_EEEEEEEEvT0__param_0+48];
ld.param.v2.u32 {%r20, %r21}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_7pointerINSG_IilNS_9null_typeESK_SK_SK_SK_SK_SK_SK_EENS_6detail22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESR_EENSM_16wrapped_functionINSM_23allocator_traits_detail5gozerEvEEjSK_SK_SK_SK_SK_SK_EEEEEEEEvT0__param_0+40];
ld.param.u32 %r17, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_7pointerINSG_IilNS_9null_typeESK_SK_SK_SK_SK_SK_SK_EENS_6detail22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESR_EENSM_16wrapped_functionINSM_23allocator_traits_detail5gozerEvEEjSK_SK_SK_SK_SK_SK_EEEEEEEEvT0__param_0+56];
ld.param.u32 %r10, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_7pointerINSG_IilNS_9null_typeESK_SK_SK_SK_SK_SK_SK_EENS_6detail22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESR_EENSM_16wrapped_functionINSM_23allocator_traits_detail5gozerEvEEjSK_SK_SK_SK_SK_SK_EEEEEEEEvT0__param_0+28];
mov.u32 %r1, %tid.x;
setp.ne.s32	%p1, %r1, 0;
mov.u64 %rd2, _ZN6thrust6system4cuda6detail5bulk_6detail75_GLOBAL__N__51_tmpxft_00003cc6_00000000_7_THCTensorSortInt_cpp1_ii_ae09010e19s_on_chip_allocatorE;
cvta.shared.u64 %rd3, %rd2;
setp.eq.s64	%p2, %rd3, 0;
or.pred %p3, %p1, %p2;
@%p3 bra BB34_2;

cvt.s64.s32	%rd4, %r21;
mov.u32 %r24, 0;
st.shared.u32 [_ZN6thrust6system4cuda6detail5bulk_6detail75_GLOBAL__N__51_tmpxft_00003cc6_00000000_7_THCTensorSortInt_cpp1_ii_ae09010e19s_on_chip_allocatorE], %r24;
mov.u64 %rd5, _ZN6thrust6system4cuda6detail5bulk_6detail20s_data_segment_beginE;
cvta.shared.u64 %rd6, %rd5;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail75_GLOBAL__N__51_tmpxft_00003cc6_00000000_7_THCTensorSortInt_cpp1_ii_ae09010e19s_on_chip_allocatorE+8], %rd6;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail75_GLOBAL__N__51_tmpxft_00003cc6_00000000_7_THCTensorSortInt_cpp1_ii_ae09010e19s_on_chip_allocatorE+16], %rd4;

BB34_2:
mov.u32 %r4, %ntid.x;
mov.u32 %r25, %ctaid.x;
add.s32 %r5, %r25, %r17;
bar.sync 0;
mul.lo.s32 %r6, %r4, %r18;
mad.lo.s32 %r26, %r5, %r4, %r1;

BB34_3:
mov.u32 %r8, %r26;
add.s32 %r26, %r8, %r6;
setp.lt.u32	%p4, %r8, %r10;
@%p4 bra BB34_3;

ret;
}


.visible .entry _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_7pointerINSG_IilNS_9null_typeESK_SK_SK_SK_SK_SK_SK_EENS_6detail22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESR_EENSM_16wrapped_functionINSM_23allocator_traits_detail5gozerEvEElSK_SK_SK_SK_SK_SK_EEEEEEEEvT0_(
.param .align 8 .b8 _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_7pointerINSG_IilNS_9null_typeESK_SK_SK_SK_SK_SK_SK_EENS_6detail22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESR_EENSM_16wrapped_functionINSM_23allocator_traits_detail5gozerEvEElSK_SK_SK_SK_SK_SK_EEEEEEEEvT0__param_0[72]
)
{
.reg .pred %p<5>;
.reg .b16 %rs<12>;
.reg .b32 %r<22>;
.reg .b64 %rd<14>;


ld.param.v2.u32 {%r12, %r13}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_7pointerINSG_IilNS_9null_typeESK_SK_SK_SK_SK_SK_SK_EENS_6detail22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESR_EENSM_16wrapped_functionINSM_23allocator_traits_detail5gozerEvEElSK_SK_SK_SK_SK_SK_EEEEEEEEvT0__param_0+56];
ld.param.v2.u32 {%r14, %r15}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_7pointerINSG_IilNS_9null_typeESK_SK_SK_SK_SK_SK_SK_EENS_6detail22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESR_EENSM_16wrapped_functionINSM_23allocator_traits_detail5gozerEvEElSK_SK_SK_SK_SK_SK_EEEEEEEEvT0__param_0+48];
ld.param.u32 %r11, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_7pointerINSG_IilNS_9null_typeESK_SK_SK_SK_SK_SK_SK_EENS_6detail22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESR_EENSM_16wrapped_functionINSM_23allocator_traits_detail5gozerEvEElSK_SK_SK_SK_SK_SK_EEEEEEEEvT0__param_0+64];
ld.param.u64 %rd7, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_7pointerINSG_IilNS_9null_typeESK_SK_SK_SK_SK_SK_SK_EENS_6detail22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESR_EENSM_16wrapped_functionINSM_23allocator_traits_detail5gozerEvEElSK_SK_SK_SK_SK_SK_EEEEEEEEvT0__param_0+32];
mov.u32 %r1, %tid.x;
setp.ne.s32	%p1, %r1, 0;
mov.u64 %rd8, _ZN6thrust6system4cuda6detail5bulk_6detail75_GLOBAL__N__51_tmpxft_00003cc6_00000000_7_THCTensorSortInt_cpp1_ii_ae09010e19s_on_chip_allocatorE;
cvta.shared.u64 %rd9, %rd8;
setp.eq.s64	%p2, %rd9, 0;
or.pred %p3, %p1, %p2;
@%p3 bra BB35_2;

cvt.s64.s32	%rd10, %r15;
mov.u32 %r18, 0;
st.shared.u32 [_ZN6thrust6system4cuda6detail5bulk_6detail75_GLOBAL__N__51_tmpxft_00003cc6_00000000_7_THCTensorSortInt_cpp1_ii_ae09010e19s_on_chip_allocatorE], %r18;
mov.u64 %rd11, _ZN6thrust6system4cuda6detail5bulk_6detail20s_data_segment_beginE;
cvta.shared.u64 %rd12, %rd11;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail75_GLOBAL__N__51_tmpxft_00003cc6_00000000_7_THCTensorSortInt_cpp1_ii_ae09010e19s_on_chip_allocatorE+8], %rd12;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail75_GLOBAL__N__51_tmpxft_00003cc6_00000000_7_THCTensorSortInt_cpp1_ii_ae09010e19s_on_chip_allocatorE+16], %rd10;

BB35_2:
mov.u32 %r3, %ntid.x;
mov.u32 %r19, %ctaid.x;
add.s32 %r4, %r19, %r11;
bar.sync 0;
mul.lo.s32 %r20, %r3, %r12;
cvt.s64.s32	%rd2, %r20;
mad.lo.s32 %r21, %r4, %r3, %r1;
cvt.s64.s32	%rd13, %r21;

BB35_3:
mov.u64 %rd4, %rd13;
add.s64 %rd13, %rd4, %rd2;
setp.lt.s64	%p4, %rd4, %rd7;
@%p4 bra BB35_3;

ret;
}


.visible .entry _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIjNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSJ_INSG_INS_10device_ptrIiEENS14_IlEESW_SW_SW_SW_SW_SW_SW_SW_EEEEjNSN_13compare_firstI10ThrustGTOpIiEEEEEEEvEEjSW_SW_SW_SW_SW_SW_EEEEEEEEvT0_(
.param .align 8 .b8 _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIjNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSJ_INSG_INS_10device_ptrIiEENS14_IlEESW_SW_SW_SW_SW_SW_SW_SW_EEEEjNSN_13compare_firstI10ThrustGTOpIiEEEEEEEvEEjSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0[104]
)
{
.reg .pred %p<10>;
.reg .b16 %rs<27>;
.reg .b32 %r<67>;
.reg .b64 %rd<38>;


ld.param.v2.u32 {%r33, %r34}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIjNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSJ_INSG_INS_10device_ptrIiEENS14_IlEESW_SW_SW_SW_SW_SW_SW_SW_EEEEjNSN_13compare_firstI10ThrustGTOpIiEEEEEEEvEEjSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+88];
ld.param.v2.u32 {%r35, %r36}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIjNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSJ_INSG_INS_10device_ptrIiEENS14_IlEESW_SW_SW_SW_SW_SW_SW_SW_EEEEjNSN_13compare_firstI10ThrustGTOpIiEEEEEEEvEEjSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+80];
ld.param.v2.u32 {%r39, %r40}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIjNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSJ_INSG_INS_10device_ptrIiEENS14_IlEESW_SW_SW_SW_SW_SW_SW_SW_EEEEjNSN_13compare_firstI10ThrustGTOpIiEEEEEEEvEEjSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+48];
ld.param.u32 %r32, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIjNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSJ_INSG_INS_10device_ptrIiEENS14_IlEESW_SW_SW_SW_SW_SW_SW_SW_EEEEjNSN_13compare_firstI10ThrustGTOpIiEEEEEEEvEEjSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+96];
ld.param.u32 %r25, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIjNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSJ_INSG_INS_10device_ptrIiEENS14_IlEESW_SW_SW_SW_SW_SW_SW_SW_EEEEjNSN_13compare_firstI10ThrustGTOpIiEEEEEEEvEEjSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+64];
ld.param.u32 %r24, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIjNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSJ_INSG_INS_10device_ptrIiEENS14_IlEESW_SW_SW_SW_SW_SW_SW_SW_EEEEjNSN_13compare_firstI10ThrustGTOpIiEEEEEEEvEEjSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+56];
ld.param.u64 %rd13, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIjNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSJ_INSG_INS_10device_ptrIiEENS14_IlEESW_SW_SW_SW_SW_SW_SW_SW_EEEEjNSN_13compare_firstI10ThrustGTOpIiEEEEEEEvEEjSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+32];
ld.param.u64 %rd12, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIjNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSJ_INSG_INS_10device_ptrIiEENS14_IlEESW_SW_SW_SW_SW_SW_SW_SW_EEEEjNSN_13compare_firstI10ThrustGTOpIiEEEEEEEvEEjSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+24];
ld.param.u64 %rd11, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIjNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSJ_INSG_INS_10device_ptrIiEENS14_IlEESW_SW_SW_SW_SW_SW_SW_SW_EEEEjNSN_13compare_firstI10ThrustGTOpIiEEEEEEEvEEjSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+16];
mov.u32 %r1, %tid.x;
setp.ne.s32	%p1, %r1, 0;
mov.u64 %rd15, _ZN6thrust6system4cuda6detail5bulk_6detail75_GLOBAL__N__51_tmpxft_00003cc6_00000000_7_THCTensorSortInt_cpp1_ii_ae09010e19s_on_chip_allocatorE;
cvta.shared.u64 %rd16, %rd15;
setp.eq.s64	%p2, %rd16, 0;
or.pred %p3, %p1, %p2;
@%p3 bra BB36_2;

cvt.s64.s32	%rd17, %r36;
mov.u32 %r41, 0;
st.shared.u32 [_ZN6thrust6system4cuda6detail5bulk_6detail75_GLOBAL__N__51_tmpxft_00003cc6_00000000_7_THCTensorSortInt_cpp1_ii_ae09010e19s_on_chip_allocatorE], %r41;
mov.u64 %rd18, _ZN6thrust6system4cuda6detail5bulk_6detail20s_data_segment_beginE;
cvta.shared.u64 %rd19, %rd18;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail75_GLOBAL__N__51_tmpxft_00003cc6_00000000_7_THCTensorSortInt_cpp1_ii_ae09010e19s_on_chip_allocatorE+8], %rd19;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail75_GLOBAL__N__51_tmpxft_00003cc6_00000000_7_THCTensorSortInt_cpp1_ii_ae09010e19s_on_chip_allocatorE+16], %rd17;

BB36_2:
mov.u32 %r3, %ntid.x;
mov.u32 %r42, %ctaid.x;
add.s32 %r4, %r42, %r32;
bar.sync 0;
mad.lo.s32 %r64, %r4, %r3, %r1;
setp.ge.u32	%p4, %r64, %r25;
@%p4 bra BB36_8;

cvta.to.global.u64 %rd20, %rd12;
cvta.to.global.u64 %rd1, %rd13;
mul.lo.s32 %r8, %r3, %r33;
cvt.u64.u32	%rd21, %r64;
add.s64 %rd37, %rd21, %rd11;
mul.wide.u32 %rd22, %r64, 4;
add.s64 %rd36, %rd20, %rd22;
neg.s32 %r43, %r24;
cvt.u64.u32	%rd4, %r43;
shr.u32 %r9, %r24, 1;

BB36_4:
cvt.u32.u64	%r44, %rd4;
cvt.u32.u64	%r45, %rd37;
and.b32 %r46, %r45, %r44;
mul.lo.s32 %r47, %r46, %r40;
add.s32 %r48, %r46, %r9;
mul.lo.s32 %r49, %r48, %r40;
min.u32 %r11, %r49, %r39;
sub.s32 %r50, %r39, %r47;
mul.lo.s32 %r51, %r9, %r40;
min.u32 %r52, %r50, %r51;
sub.s32 %r53, %r39, %r11;
min.u32 %r54, %r53, %r51;
add.s32 %r55, %r54, %r52;
cvt.u64.u32	%rd23, %r40;
mul.lo.s64 %rd24, %rd37, %rd23;
cvt.u64.u32	%rd7, %r47;
sub.s64 %rd25, %rd24, %rd7;
cvt.u32.u64	%r56, %rd25;
min.u32 %r12, %r56, %r55;
setp.lt.u32	%p5, %r12, %r54;
sub.s32 %r57, %r12, %r54;
selp.b32	%r66, 0, %r57, %p5;
min.u32 %r65, %r52, %r12;
setp.ge.u32	%p6, %r66, %r65;
@%p6 bra BB36_7;

cvt.u64.u32	%rd8, %r11;
add.s32 %r15, %r12, -1;

BB36_6:
add.s32 %r58, %r65, %r66;
shr.u32 %r59, %r58, 1;
sub.s32 %r60, %r15, %r59;
cvt.u64.u32	%rd26, %r60;
add.s64 %rd27, %rd26, %rd8;
shl.b64 %rd28, %rd27, 2;
add.s64 %rd29, %rd1, %rd28;
cvt.u64.u32	%rd30, %r59;
add.s64 %rd31, %rd30, %rd7;
shl.b64 %rd32, %rd31, 2;
add.s64 %rd33, %rd1, %rd32;
ld.global.u32 %r61, [%rd33];
ld.global.u32 %r62, [%rd29];
setp.gt.s32	%p7, %r62, %r61;
add.s32 %r63, %r59, 1;
selp.b32	%r66, %r66, %r63, %p7;
selp.b32	%r65, %r59, %r65, %p7;
setp.lt.u32	%p8, %r66, %r65;
@%p8 bra BB36_6;

BB36_7:
st.global.u32 [%rd36], %r66;
cvt.u64.u32	%rd34, %r8;
add.s64 %rd37, %rd37, %rd34;
mul.wide.u32 %rd35, %r8, 4;
add.s64 %rd36, %rd36, %rd35;
add.s32 %r64, %r64, %r8;
setp.lt.u32	%p9, %r64, %r25;
@%p9 bra BB36_4;

BB36_8:
ret;
}


.visible .entry _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIjNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSJ_INSG_INS_10device_ptrIiEENS14_IlEESW_SW_SW_SW_SW_SW_SW_SW_EEEEjNSN_13compare_firstI10ThrustGTOpIiEEEEEEEvEElSW_SW_SW_SW_SW_SW_EEEEEEEEvT0_(
.param .align 8 .b8 _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIjNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSJ_INSG_INS_10device_ptrIiEENS14_IlEESW_SW_SW_SW_SW_SW_SW_SW_EEEEjNSN_13compare_firstI10ThrustGTOpIiEEEEEEEvEElSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0[104]
)
{
.reg .pred %p<10>;
.reg .b16 %rs<19>;
.reg .b32 %r<62>;
.reg .b64 %rd<43>;


ld.param.v2.u32 {%r27, %r28}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIjNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSJ_INSG_INS_10device_ptrIiEENS14_IlEESW_SW_SW_SW_SW_SW_SW_SW_EEEEjNSN_13compare_firstI10ThrustGTOpIiEEEEEEEvEElSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+88];
ld.param.v2.u32 {%r29, %r30}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIjNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSJ_INSG_INS_10device_ptrIiEENS14_IlEESW_SW_SW_SW_SW_SW_SW_SW_EEEEjNSN_13compare_firstI10ThrustGTOpIiEEEEEEEvEElSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+80];
ld.param.v2.u32 {%r33, %r34}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIjNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSJ_INSG_INS_10device_ptrIiEENS14_IlEESW_SW_SW_SW_SW_SW_SW_SW_EEEEjNSN_13compare_firstI10ThrustGTOpIiEEEEEEEvEElSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+48];
ld.param.u32 %r26, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIjNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSJ_INSG_INS_10device_ptrIiEENS14_IlEESW_SW_SW_SW_SW_SW_SW_SW_EEEEjNSN_13compare_firstI10ThrustGTOpIiEEEEEEEvEElSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+96];
ld.param.u64 %rd20, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIjNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSJ_INSG_INS_10device_ptrIiEENS14_IlEESW_SW_SW_SW_SW_SW_SW_SW_EEEEjNSN_13compare_firstI10ThrustGTOpIiEEEEEEEvEElSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+64];
ld.param.u32 %r19, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIjNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSJ_INSG_INS_10device_ptrIiEENS14_IlEESW_SW_SW_SW_SW_SW_SW_SW_EEEEjNSN_13compare_firstI10ThrustGTOpIiEEEEEEEvEElSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+56];
ld.param.u64 %rd18, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIjNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSJ_INSG_INS_10device_ptrIiEENS14_IlEESW_SW_SW_SW_SW_SW_SW_SW_EEEEjNSN_13compare_firstI10ThrustGTOpIiEEEEEEEvEElSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+32];
ld.param.u64 %rd17, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIjNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSJ_INSG_INS_10device_ptrIiEENS14_IlEESW_SW_SW_SW_SW_SW_SW_SW_EEEEjNSN_13compare_firstI10ThrustGTOpIiEEEEEEEvEElSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+24];
ld.param.u64 %rd16, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIjNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSJ_INSG_INS_10device_ptrIiEENS14_IlEESW_SW_SW_SW_SW_SW_SW_SW_EEEEjNSN_13compare_firstI10ThrustGTOpIiEEEEEEEvEElSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+16];
mov.u32 %r1, %tid.x;
setp.ne.s32	%p1, %r1, 0;
mov.u64 %rd21, _ZN6thrust6system4cuda6detail5bulk_6detail75_GLOBAL__N__51_tmpxft_00003cc6_00000000_7_THCTensorSortInt_cpp1_ii_ae09010e19s_on_chip_allocatorE;
cvta.shared.u64 %rd22, %rd21;
setp.eq.s64	%p2, %rd22, 0;
or.pred %p3, %p1, %p2;
@%p3 bra BB37_2;

cvt.s64.s32	%rd23, %r30;
mov.u32 %r35, 0;
st.shared.u32 [_ZN6thrust6system4cuda6detail5bulk_6detail75_GLOBAL__N__51_tmpxft_00003cc6_00000000_7_THCTensorSortInt_cpp1_ii_ae09010e19s_on_chip_allocatorE], %r35;
mov.u64 %rd24, _ZN6thrust6system4cuda6detail5bulk_6detail20s_data_segment_beginE;
cvta.shared.u64 %rd25, %rd24;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail75_GLOBAL__N__51_tmpxft_00003cc6_00000000_7_THCTensorSortInt_cpp1_ii_ae09010e19s_on_chip_allocatorE+8], %rd25;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail75_GLOBAL__N__51_tmpxft_00003cc6_00000000_7_THCTensorSortInt_cpp1_ii_ae09010e19s_on_chip_allocatorE+16], %rd23;

BB37_2:
mov.u32 %r2, %ntid.x;
mov.u32 %r36, %ctaid.x;
add.s32 %r3, %r36, %r26;
bar.sync 0;
mad.lo.s32 %r37, %r3, %r2, %r1;
cvt.s64.s32	%rd40, %r37;
setp.ge.s64	%p4, %rd40, %rd20;
@%p4 bra BB37_8;

cvta.to.global.u64 %rd26, %rd17;
cvta.to.global.u64 %rd3, %rd18;
mul.lo.s32 %r38, %r2, %r27;
cvt.s64.s32	%rd4, %r38;
add.s64 %rd42, %rd40, %rd16;
shl.b64 %rd27, %rd40, 2;
add.s64 %rd41, %rd26, %rd27;
neg.s32 %r39, %r19;
cvt.u64.u32	%rd7, %r39;
shr.u32 %r6, %r19, 1;

BB37_4:
cvt.u32.u64	%r40, %rd7;
cvt.u32.u64	%r41, %rd42;
and.b32 %r42, %r41, %r40;
mul.lo.s32 %r43, %r42, %r34;
add.s32 %r44, %r42, %r6;
mul.lo.s32 %r45, %r44, %r34;
min.u32 %r7, %r45, %r33;
sub.s32 %r46, %r33, %r43;
mul.lo.s32 %r47, %r6, %r34;
min.u32 %r48, %r46, %r47;
sub.s32 %r49, %r33, %r7;
min.u32 %r50, %r49, %r47;
add.s32 %r51, %r50, %r48;
cvt.u64.u32	%rd28, %r34;
mul.lo.s64 %rd29, %rd42, %rd28;
cvt.u64.u32	%rd11, %r43;
sub.s64 %rd30, %rd29, %rd11;
cvt.u32.u64	%r52, %rd30;
min.u32 %r8, %r52, %r51;
setp.lt.u32	%p5, %r8, %r50;
sub.s32 %r53, %r8, %r50;
selp.b32	%r61, 0, %r53, %p5;
min.u32 %r60, %r48, %r8;
setp.ge.u32	%p6, %r61, %r60;
@%p6 bra BB37_7;

cvt.u64.u32	%rd12, %r7;
add.s32 %r11, %r8, -1;

BB37_6:
add.s32 %r54, %r60, %r61;
shr.u32 %r55, %r54, 1;
sub.s32 %r56, %r11, %r55;
cvt.u64.u32	%rd31, %r56;
add.s64 %rd32, %rd31, %rd12;
shl.b64 %rd33, %rd32, 2;
add.s64 %rd34, %rd3, %rd33;
cvt.u64.u32	%rd35, %r55;
add.s64 %rd36, %rd35, %rd11;
shl.b64 %rd37, %rd36, 2;
add.s64 %rd38, %rd3, %rd37;
ld.global.u32 %r57, [%rd38];
ld.global.u32 %r58, [%rd34];
setp.gt.s32	%p7, %r58, %r57;
add.s32 %r59, %r55, 1;
selp.b32	%r61, %r61, %r59, %p7;
selp.b32	%r60, %r55, %r60, %p7;
setp.lt.u32	%p8, %r61, %r60;
@%p8 bra BB37_6;

BB37_7:
st.global.u32 [%rd41], %r61;
add.s64 %rd42, %rd42, %rd4;
shl.b64 %rd39, %rd4, 2;
add.s64 %rd41, %rd41, %rd39;
add.s64 %rd40, %rd40, %rd4;
setp.lt.s64	%p9, %rd40, %rd20;
@%p9 bra BB37_4;

BB37_8:
ret;
}


.visible .entry _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIjNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSO_INSP_INSG_IilSW_SW_SW_SW_SW_SW_SW_SW_EEST_SL_SL_EEEEjNSN_13compare_firstI10ThrustGTOpIiEEEEEEEvEEjSW_SW_SW_SW_SW_SW_EEEEEEEEvT0_(
.param .align 8 .b8 _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIjNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSO_INSP_INSG_IilSW_SW_SW_SW_SW_SW_SW_SW_EEST_SL_SL_EEEEjNSN_13compare_firstI10ThrustGTOpIiEEEEEEEvEEjSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0[96]
)
{
.reg .pred %p<10>;
.reg .b16 %rs<27>;
.reg .b32 %r<67>;
.reg .b64 %rd<37>;


ld.param.v2.u32 {%r33, %r34}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIjNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSO_INSP_INSG_IilSW_SW_SW_SW_SW_SW_SW_SW_EEST_SL_SL_EEEEjNSN_13compare_firstI10ThrustGTOpIiEEEEEEEvEEjSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+80];
ld.param.v2.u32 {%r35, %r36}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIjNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSO_INSP_INSG_IilSW_SW_SW_SW_SW_SW_SW_SW_EEST_SL_SL_EEEEjNSN_13compare_firstI10ThrustGTOpIiEEEEEEEvEEjSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+72];
ld.param.v2.u32 {%r39, %r40}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIjNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSO_INSP_INSG_IilSW_SW_SW_SW_SW_SW_SW_SW_EEST_SL_SL_EEEEjNSN_13compare_firstI10ThrustGTOpIiEEEEEEEvEEjSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+40];
ld.param.u32 %r32, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIjNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSO_INSP_INSG_IilSW_SW_SW_SW_SW_SW_SW_SW_EEST_SL_SL_EEEEjNSN_13compare_firstI10ThrustGTOpIiEEEEEEEvEEjSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+88];
ld.param.u32 %r25, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIjNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSO_INSP_INSG_IilSW_SW_SW_SW_SW_SW_SW_SW_EEST_SL_SL_EEEEjNSN_13compare_firstI10ThrustGTOpIiEEEEEEEvEEjSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+56];
ld.param.u32 %r24, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIjNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSO_INSP_INSG_IilSW_SW_SW_SW_SW_SW_SW_SW_EEST_SL_SL_EEEEjNSN_13compare_firstI10ThrustGTOpIiEEEEEEEvEEjSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+48];
ld.param.u64 %rd13, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIjNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSO_INSP_INSG_IilSW_SW_SW_SW_SW_SW_SW_SW_EEST_SL_SL_EEEEjNSN_13compare_firstI10ThrustGTOpIiEEEEEEEvEEjSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+32];
ld.param.u64 %rd12, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIjNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSO_INSP_INSG_IilSW_SW_SW_SW_SW_SW_SW_SW_EEST_SL_SL_EEEEjNSN_13compare_firstI10ThrustGTOpIiEEEEEEEvEEjSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+24];
ld.param.u64 %rd11, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIjNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSO_INSP_INSG_IilSW_SW_SW_SW_SW_SW_SW_SW_EEST_SL_SL_EEEEjNSN_13compare_firstI10ThrustGTOpIiEEEEEEEvEEjSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+16];
mov.u32 %r1, %tid.x;
setp.ne.s32	%p1, %r1, 0;
mov.u64 %rd14, _ZN6thrust6system4cuda6detail5bulk_6detail75_GLOBAL__N__51_tmpxft_00003cc6_00000000_7_THCTensorSortInt_cpp1_ii_ae09010e19s_on_chip_allocatorE;
cvta.shared.u64 %rd15, %rd14;
setp.eq.s64	%p2, %rd15, 0;
or.pred %p3, %p1, %p2;
@%p3 bra BB38_2;

cvt.s64.s32	%rd16, %r36;
mov.u32 %r41, 0;
st.shared.u32 [_ZN6thrust6system4cuda6detail5bulk_6detail75_GLOBAL__N__51_tmpxft_00003cc6_00000000_7_THCTensorSortInt_cpp1_ii_ae09010e19s_on_chip_allocatorE], %r41;
mov.u64 %rd17, _ZN6thrust6system4cuda6detail5bulk_6detail20s_data_segment_beginE;
cvta.shared.u64 %rd18, %rd17;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail75_GLOBAL__N__51_tmpxft_00003cc6_00000000_7_THCTensorSortInt_cpp1_ii_ae09010e19s_on_chip_allocatorE+8], %rd18;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail75_GLOBAL__N__51_tmpxft_00003cc6_00000000_7_THCTensorSortInt_cpp1_ii_ae09010e19s_on_chip_allocatorE+16], %rd16;

BB38_2:
mov.u32 %r3, %ntid.x;
mov.u32 %r42, %ctaid.x;
add.s32 %r4, %r42, %r32;
bar.sync 0;
mad.lo.s32 %r64, %r4, %r3, %r1;
setp.ge.u32	%p4, %r64, %r25;
@%p4 bra BB38_8;

cvta.to.global.u64 %rd19, %rd12;
cvta.to.global.u64 %rd1, %rd13;
mul.lo.s32 %r8, %r3, %r33;
cvt.u64.u32	%rd20, %r64;
add.s64 %rd36, %rd20, %rd11;
mul.wide.u32 %rd21, %r64, 4;
add.s64 %rd35, %rd19, %rd21;
neg.s32 %r43, %r24;
cvt.u64.u32	%rd4, %r43;
shr.u32 %r9, %r24, 1;

BB38_4:
cvt.u32.u64	%r44, %rd4;
cvt.u32.u64	%r45, %rd36;
and.b32 %r46, %r45, %r44;
mul.lo.s32 %r47, %r46, %r40;
add.s32 %r48, %r46, %r9;
mul.lo.s32 %r49, %r48, %r40;
min.u32 %r11, %r49, %r39;
sub.s32 %r50, %r39, %r47;
mul.lo.s32 %r51, %r9, %r40;
min.u32 %r52, %r50, %r51;
sub.s32 %r53, %r39, %r11;
min.u32 %r54, %r53, %r51;
add.s32 %r55, %r54, %r52;
cvt.u64.u32	%rd22, %r40;
mul.lo.s64 %rd23, %rd36, %rd22;
cvt.u64.u32	%rd7, %r47;
sub.s64 %rd24, %rd23, %rd7;
cvt.u32.u64	%r56, %rd24;
min.u32 %r12, %r56, %r55;
setp.lt.u32	%p5, %r12, %r54;
sub.s32 %r57, %r12, %r54;
selp.b32	%r66, 0, %r57, %p5;
min.u32 %r65, %r52, %r12;
setp.ge.u32	%p6, %r66, %r65;
@%p6 bra BB38_7;

cvt.u64.u32	%rd8, %r11;
add.s32 %r15, %r12, -1;

BB38_6:
add.s32 %r58, %r65, %r66;
shr.u32 %r59, %r58, 1;
sub.s32 %r60, %r15, %r59;
cvt.u64.u32	%rd25, %r60;
add.s64 %rd26, %rd25, %rd8;
cvt.u64.u32	%rd27, %r59;
add.s64 %rd28, %rd27, %rd7;
shl.b64 %rd29, %rd26, 4;
add.s64 %rd30, %rd1, %rd29;
shl.b64 %rd31, %rd28, 4;
add.s64 %rd32, %rd1, %rd31;
ld.global.u32 %r61, [%rd32];
ld.global.u32 %r62, [%rd30];
setp.gt.s32	%p7, %r62, %r61;
add.s32 %r63, %r59, 1;
selp.b32	%r66, %r66, %r63, %p7;
selp.b32	%r65, %r59, %r65, %p7;
setp.lt.u32	%p8, %r66, %r65;
@%p8 bra BB38_6;

BB38_7:
st.global.u32 [%rd35], %r66;
cvt.u64.u32	%rd33, %r8;
add.s64 %rd36, %rd36, %rd33;
mul.wide.u32 %rd34, %r8, 4;
add.s64 %rd35, %rd35, %rd34;
add.s32 %r64, %r64, %r8;
setp.lt.u32	%p9, %r64, %r25;
@%p9 bra BB38_4;

BB38_8:
ret;
}


.visible .entry _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIjNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSO_INSP_INSG_IilSW_SW_SW_SW_SW_SW_SW_SW_EEST_SL_SL_EEEEjNSN_13compare_firstI10ThrustGTOpIiEEEEEEEvEElSW_SW_SW_SW_SW_SW_EEEEEEEEvT0_(
.param .align 8 .b8 _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIjNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSO_INSP_INSG_IilSW_SW_SW_SW_SW_SW_SW_SW_EEST_SL_SL_EEEEjNSN_13compare_firstI10ThrustGTOpIiEEEEEEEvEElSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0[96]
)
{
.reg .pred %p<10>;
.reg .b16 %rs<19>;
.reg .b32 %r<62>;
.reg .b64 %rd<42>;


ld.param.v2.u32 {%r27, %r28}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIjNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSO_INSP_INSG_IilSW_SW_SW_SW_SW_SW_SW_SW_EEST_SL_SL_EEEEjNSN_13compare_firstI10ThrustGTOpIiEEEEEEEvEElSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+80];
ld.param.v2.u32 {%r29, %r30}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIjNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSO_INSP_INSG_IilSW_SW_SW_SW_SW_SW_SW_SW_EEST_SL_SL_EEEEjNSN_13compare_firstI10ThrustGTOpIiEEEEEEEvEElSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+72];
ld.param.v2.u32 {%r33, %r34}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIjNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSO_INSP_INSG_IilSW_SW_SW_SW_SW_SW_SW_SW_EEST_SL_SL_EEEEjNSN_13compare_firstI10ThrustGTOpIiEEEEEEEvEElSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+40];
ld.param.u32 %r26, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIjNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSO_INSP_INSG_IilSW_SW_SW_SW_SW_SW_SW_SW_EEST_SL_SL_EEEEjNSN_13compare_firstI10ThrustGTOpIiEEEEEEEvEElSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+88];
ld.param.u64 %rd19, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIjNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSO_INSP_INSG_IilSW_SW_SW_SW_SW_SW_SW_SW_EEST_SL_SL_EEEEjNSN_13compare_firstI10ThrustGTOpIiEEEEEEEvEElSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+56];
ld.param.u32 %r19, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIjNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSO_INSP_INSG_IilSW_SW_SW_SW_SW_SW_SW_SW_EEST_SL_SL_EEEEjNSN_13compare_firstI10ThrustGTOpIiEEEEEEEvEElSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+48];
ld.param.u64 %rd18, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIjNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSO_INSP_INSG_IilSW_SW_SW_SW_SW_SW_SW_SW_EEST_SL_SL_EEEEjNSN_13compare_firstI10ThrustGTOpIiEEEEEEEvEElSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+32];
ld.param.u64 %rd17, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIjNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSO_INSP_INSG_IilSW_SW_SW_SW_SW_SW_SW_SW_EEST_SL_SL_EEEEjNSN_13compare_firstI10ThrustGTOpIiEEEEEEEvEElSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+24];
ld.param.u64 %rd16, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIjNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSO_INSP_INSG_IilSW_SW_SW_SW_SW_SW_SW_SW_EEST_SL_SL_EEEEjNSN_13compare_firstI10ThrustGTOpIiEEEEEEEvEElSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+16];
mov.u32 %r1, %tid.x;
setp.ne.s32	%p1, %r1, 0;
mov.u64 %rd20, _ZN6thrust6system4cuda6detail5bulk_6detail75_GLOBAL__N__51_tmpxft_00003cc6_00000000_7_THCTensorSortInt_cpp1_ii_ae09010e19s_on_chip_allocatorE;
cvta.shared.u64 %rd21, %rd20;
setp.eq.s64	%p2, %rd21, 0;
or.pred %p3, %p1, %p2;
@%p3 bra BB39_2;

cvt.s64.s32	%rd22, %r30;
mov.u32 %r35, 0;
st.shared.u32 [_ZN6thrust6system4cuda6detail5bulk_6detail75_GLOBAL__N__51_tmpxft_00003cc6_00000000_7_THCTensorSortInt_cpp1_ii_ae09010e19s_on_chip_allocatorE], %r35;
mov.u64 %rd23, _ZN6thrust6system4cuda6detail5bulk_6detail20s_data_segment_beginE;
cvta.shared.u64 %rd24, %rd23;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail75_GLOBAL__N__51_tmpxft_00003cc6_00000000_7_THCTensorSortInt_cpp1_ii_ae09010e19s_on_chip_allocatorE+8], %rd24;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail75_GLOBAL__N__51_tmpxft_00003cc6_00000000_7_THCTensorSortInt_cpp1_ii_ae09010e19s_on_chip_allocatorE+16], %rd22;

BB39_2:
mov.u32 %r2, %ntid.x;
mov.u32 %r36, %ctaid.x;
add.s32 %r3, %r36, %r26;
bar.sync 0;
mad.lo.s32 %r37, %r3, %r2, %r1;
cvt.s64.s32	%rd39, %r37;
setp.ge.s64	%p4, %rd39, %rd19;
@%p4 bra BB39_8;

cvta.to.global.u64 %rd25, %rd17;
cvta.to.global.u64 %rd3, %rd18;
mul.lo.s32 %r38, %r2, %r27;
cvt.s64.s32	%rd4, %r38;
add.s64 %rd41, %rd39, %rd16;
shl.b64 %rd26, %rd39, 2;
add.s64 %rd40, %rd25, %rd26;
neg.s32 %r39, %r19;
cvt.u64.u32	%rd7, %r39;
shr.u32 %r6, %r19, 1;

BB39_4:
cvt.u32.u64	%r40, %rd7;
cvt.u32.u64	%r41, %rd41;
and.b32 %r42, %r41, %r40;
mul.lo.s32 %r43, %r42, %r34;
add.s32 %r44, %r42, %r6;
mul.lo.s32 %r45, %r44, %r34;
min.u32 %r7, %r45, %r33;
sub.s32 %r46, %r33, %r43;
mul.lo.s32 %r47, %r6, %r34;
min.u32 %r48, %r46, %r47;
sub.s32 %r49, %r33, %r7;
min.u32 %r50, %r49, %r47;
add.s32 %r51, %r50, %r48;
cvt.u64.u32	%rd27, %r34;
mul.lo.s64 %rd28, %rd41, %rd27;
cvt.u64.u32	%rd11, %r43;
sub.s64 %rd29, %rd28, %rd11;
cvt.u32.u64	%r52, %rd29;
min.u32 %r8, %r52, %r51;
setp.lt.u32	%p5, %r8, %r50;
sub.s32 %r53, %r8, %r50;
selp.b32	%r61, 0, %r53, %p5;
min.u32 %r60, %r48, %r8;
setp.ge.u32	%p6, %r61, %r60;
@%p6 bra BB39_7;

cvt.u64.u32	%rd12, %r7;
add.s32 %r11, %r8, -1;

BB39_6:
add.s32 %r54, %r60, %r61;
shr.u32 %r55, %r54, 1;
sub.s32 %r56, %r11, %r55;
cvt.u64.u32	%rd30, %r56;
add.s64 %rd31, %rd30, %rd12;
cvt.u64.u32	%rd32, %r55;
add.s64 %rd33, %rd32, %rd11;
shl.b64 %rd34, %rd31, 4;
add.s64 %rd35, %rd3, %rd34;
shl.b64 %rd36, %rd33, 4;
add.s64 %rd37, %rd3, %rd36;
ld.global.u32 %r57, [%rd37];
ld.global.u32 %r58, [%rd35];
setp.gt.s32	%p7, %r58, %r57;
add.s32 %r59, %r55, 1;
selp.b32	%r61, %r61, %r59, %p7;
selp.b32	%r60, %r55, %r60, %p7;
setp.lt.u32	%p8, %r61, %r60;
@%p8 bra BB39_6;

BB39_7:
st.global.u32 [%rd40], %r61;
add.s64 %rd41, %rd41, %rd4;
shl.b64 %rd38, %rd4, 2;
add.s64 %rd40, %rd40, %rd38;
add.s64 %rd39, %rd39, %rd4;
setp.lt.s64	%p9, %rd39, %rd19;
@%p9 bra BB39_4;

BB39_8:
ret;
}


.visible .entry _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIlNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSJ_INSG_INS_10device_ptrIiEENS14_IlEESW_SW_SW_SW_SW_SW_SW_SW_EEEElNSN_13compare_firstI10ThrustGTOpIiEEEEEEEvEEjSW_SW_SW_SW_SW_SW_EEEEEEEEvT0_(
.param .align 8 .b8 _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIlNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSJ_INSG_INS_10device_ptrIiEENS14_IlEESW_SW_SW_SW_SW_SW_SW_SW_EEEElNSN_13compare_firstI10ThrustGTOpIiEEEEEEEvEEjSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0[120]
)
{
.reg .pred %p<10>;
.reg .b16 %rs<35>;
.reg .b32 %r<28>;
.reg .b64 %rd<68>;


ld.param.v2.u32 {%r17, %r18}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIlNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSJ_INSG_INS_10device_ptrIiEENS14_IlEESW_SW_SW_SW_SW_SW_SW_SW_EEEElNSN_13compare_firstI10ThrustGTOpIiEEEEEEEvEEjSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+104];
ld.param.v2.u32 {%r19, %r20}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIlNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSJ_INSG_INS_10device_ptrIiEENS14_IlEESW_SW_SW_SW_SW_SW_SW_SW_EEEElNSN_13compare_firstI10ThrustGTOpIiEEEEEEEvEEjSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+96];
ld.param.u32 %r16, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIlNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSJ_INSG_INS_10device_ptrIiEENS14_IlEESW_SW_SW_SW_SW_SW_SW_SW_EEEElNSN_13compare_firstI10ThrustGTOpIiEEEEEEEvEEjSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+112];
ld.param.u32 %r9, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIlNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSJ_INSG_INS_10device_ptrIiEENS14_IlEESW_SW_SW_SW_SW_SW_SW_SW_EEEElNSN_13compare_firstI10ThrustGTOpIiEEEEEEEvEEjSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+80];
ld.param.u64 %rd29, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIlNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSJ_INSG_INS_10device_ptrIiEENS14_IlEESW_SW_SW_SW_SW_SW_SW_SW_EEEElNSN_13compare_firstI10ThrustGTOpIiEEEEEEEvEEjSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+64];
ld.param.u64 %rd28, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIlNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSJ_INSG_INS_10device_ptrIiEENS14_IlEESW_SW_SW_SW_SW_SW_SW_SW_EEEElNSN_13compare_firstI10ThrustGTOpIiEEEEEEEvEEjSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+56];
ld.param.u64 %rd27, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIlNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSJ_INSG_INS_10device_ptrIiEENS14_IlEESW_SW_SW_SW_SW_SW_SW_SW_EEEElNSN_13compare_firstI10ThrustGTOpIiEEEEEEEvEEjSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+48];
ld.param.u64 %rd25, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIlNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSJ_INSG_INS_10device_ptrIiEENS14_IlEESW_SW_SW_SW_SW_SW_SW_SW_EEEElNSN_13compare_firstI10ThrustGTOpIiEEEEEEEvEEjSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+32];
ld.param.u64 %rd24, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIlNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSJ_INSG_INS_10device_ptrIiEENS14_IlEESW_SW_SW_SW_SW_SW_SW_SW_EEEElNSN_13compare_firstI10ThrustGTOpIiEEEEEEEvEEjSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+24];
ld.param.u64 %rd23, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIlNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSJ_INSG_INS_10device_ptrIiEENS14_IlEESW_SW_SW_SW_SW_SW_SW_SW_EEEElNSN_13compare_firstI10ThrustGTOpIiEEEEEEEvEEjSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+16];
mov.u32 %r1, %tid.x;
setp.ne.s32	%p1, %r1, 0;
mov.u64 %rd30, _ZN6thrust6system4cuda6detail5bulk_6detail75_GLOBAL__N__51_tmpxft_00003cc6_00000000_7_THCTensorSortInt_cpp1_ii_ae09010e19s_on_chip_allocatorE;
cvta.shared.u64 %rd31, %rd30;
setp.eq.s64	%p2, %rd31, 0;
or.pred %p3, %p1, %p2;
@%p3 bra BB40_2;

cvt.s64.s32	%rd32, %r20;
mov.u32 %r23, 0;
st.shared.u32 [_ZN6thrust6system4cuda6detail5bulk_6detail75_GLOBAL__N__51_tmpxft_00003cc6_00000000_7_THCTensorSortInt_cpp1_ii_ae09010e19s_on_chip_allocatorE], %r23;
mov.u64 %rd33, _ZN6thrust6system4cuda6detail5bulk_6detail20s_data_segment_beginE;
cvta.shared.u64 %rd34, %rd33;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail75_GLOBAL__N__51_tmpxft_00003cc6_00000000_7_THCTensorSortInt_cpp1_ii_ae09010e19s_on_chip_allocatorE+8], %rd34;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail75_GLOBAL__N__51_tmpxft_00003cc6_00000000_7_THCTensorSortInt_cpp1_ii_ae09010e19s_on_chip_allocatorE+16], %rd32;

BB40_2:
mov.u32 %r3, %ntid.x;
mov.u32 %r24, %ctaid.x;
add.s32 %r4, %r24, %r16;
bar.sync 0;
mad.lo.s32 %r27, %r4, %r3, %r1;
setp.ge.u32	%p4, %r27, %r9;
@%p4 bra BB40_8;

cvta.to.global.u64 %rd35, %rd24;
cvta.to.global.u64 %rd1, %rd25;
mul.lo.s32 %r6, %r3, %r17;
cvt.u64.u32	%rd36, %r27;
add.s64 %rd65, %rd36, %rd23;
mul.wide.u32 %rd37, %r27, 8;
add.s64 %rd64, %rd35, %rd37;
neg.s64 %rd6, %rd29;
shr.u64 %rd38, %rd29, 63;
add.s64 %rd39, %rd29, %rd38;
shr.s64 %rd7, %rd39, 1;

BB40_4:
and.b64 %rd40, %rd65, %rd6;
mul.lo.s64 %rd10, %rd40, %rd28;
add.s64 %rd41, %rd7, %rd40;
mul.lo.s64 %rd42, %rd41, %rd28;
min.s64 %rd11, %rd42, %rd27;
sub.s64 %rd43, %rd27, %rd10;
mul.lo.s64 %rd44, %rd7, %rd28;
min.s64 %rd45, %rd43, %rd44;
sub.s64 %rd46, %rd27, %rd11;
min.s64 %rd47, %rd46, %rd44;
add.s64 %rd48, %rd47, %rd45;
mul.lo.s64 %rd49, %rd65, %rd28;
sub.s64 %rd50, %rd49, %rd10;
min.s64 %rd12, %rd50, %rd48;
setp.lt.s64	%p5, %rd12, %rd47;
sub.s64 %rd51, %rd12, %rd47;
selp.b64	%rd67, 0, %rd51, %p5;
min.s64 %rd66, %rd45, %rd12;
setp.ge.s64	%p6, %rd67, %rd66;
@%p6 bra BB40_7;

add.s64 %rd52, %rd11, %rd12;
add.s64 %rd15, %rd52, -1;

BB40_6:
add.s64 %rd53, %rd66, %rd67;
shr.s64 %rd54, %rd53, 1;
sub.s64 %rd55, %rd15, %rd54;
shl.b64 %rd56, %rd55, 2;
add.s64 %rd57, %rd1, %rd56;
add.s64 %rd58, %rd54, %rd10;
shl.b64 %rd59, %rd58, 2;
add.s64 %rd60, %rd1, %rd59;
ld.global.u32 %r25, [%rd60];
ld.global.u32 %r26, [%rd57];
setp.gt.s32	%p7, %r26, %r25;
add.s64 %rd61, %rd54, 1;
selp.b64	%rd67, %rd67, %rd61, %p7;
selp.b64	%rd66, %rd54, %rd66, %p7;
setp.lt.s64	%p8, %rd67, %rd66;
@%p8 bra BB40_6;

BB40_7:
st.global.u64 [%rd64], %rd67;
cvt.u64.u32	%rd62, %r6;
add.s64 %rd65, %rd65, %rd62;
mul.wide.u32 %rd63, %r6, 8;
add.s64 %rd64, %rd64, %rd63;
add.s32 %r27, %r27, %r6;
setp.lt.u32	%p9, %r27, %r9;
@%p9 bra BB40_4;

BB40_8:
ret;
}


.visible .entry _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIlNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSJ_INSG_INS_10device_ptrIiEENS14_IlEESW_SW_SW_SW_SW_SW_SW_SW_EEEElNSN_13compare_firstI10ThrustGTOpIiEEEEEEEvEElSW_SW_SW_SW_SW_SW_EEEEEEEEvT0_(
.param .align 8 .b8 _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIlNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSJ_INSG_INS_10device_ptrIiEENS14_IlEESW_SW_SW_SW_SW_SW_SW_SW_EEEElNSN_13compare_firstI10ThrustGTOpIiEEEEEEEvEElSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0[120]
)
{
.reg .pred %p<10>;
.reg .b16 %rs<27>;
.reg .b32 %r<23>;
.reg .b64 %rd<73>;


ld.param.v2.u32 {%r11, %r12}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIlNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSJ_INSG_INS_10device_ptrIiEENS14_IlEESW_SW_SW_SW_SW_SW_SW_SW_EEEElNSN_13compare_firstI10ThrustGTOpIiEEEEEEEvEElSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+104];
ld.param.v2.u32 {%r13, %r14}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIlNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSJ_INSG_INS_10device_ptrIiEENS14_IlEESW_SW_SW_SW_SW_SW_SW_SW_EEEElNSN_13compare_firstI10ThrustGTOpIiEEEEEEEvEElSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+96];
ld.param.u32 %r10, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIlNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSJ_INSG_INS_10device_ptrIiEENS14_IlEESW_SW_SW_SW_SW_SW_SW_SW_EEEElNSN_13compare_firstI10ThrustGTOpIiEEEEEEEvEElSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+112];
ld.param.u64 %rd35, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIlNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSJ_INSG_INS_10device_ptrIiEENS14_IlEESW_SW_SW_SW_SW_SW_SW_SW_EEEElNSN_13compare_firstI10ThrustGTOpIiEEEEEEEvEElSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+80];
ld.param.u64 %rd34, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIlNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSJ_INSG_INS_10device_ptrIiEENS14_IlEESW_SW_SW_SW_SW_SW_SW_SW_EEEElNSN_13compare_firstI10ThrustGTOpIiEEEEEEEvEElSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+64];
ld.param.u64 %rd33, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIlNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSJ_INSG_INS_10device_ptrIiEENS14_IlEESW_SW_SW_SW_SW_SW_SW_SW_EEEElNSN_13compare_firstI10ThrustGTOpIiEEEEEEEvEElSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+56];
ld.param.u64 %rd32, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIlNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSJ_INSG_INS_10device_ptrIiEENS14_IlEESW_SW_SW_SW_SW_SW_SW_SW_EEEElNSN_13compare_firstI10ThrustGTOpIiEEEEEEEvEElSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+48];
ld.param.u64 %rd30, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIlNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSJ_INSG_INS_10device_ptrIiEENS14_IlEESW_SW_SW_SW_SW_SW_SW_SW_EEEElNSN_13compare_firstI10ThrustGTOpIiEEEEEEEvEElSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+32];
ld.param.u64 %rd29, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIlNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSJ_INSG_INS_10device_ptrIiEENS14_IlEESW_SW_SW_SW_SW_SW_SW_SW_EEEElNSN_13compare_firstI10ThrustGTOpIiEEEEEEEvEElSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+24];
ld.param.u64 %rd28, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIlNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSJ_INSG_INS_10device_ptrIiEENS14_IlEESW_SW_SW_SW_SW_SW_SW_SW_EEEElNSN_13compare_firstI10ThrustGTOpIiEEEEEEEvEElSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+16];
mov.u32 %r1, %tid.x;
setp.ne.s32	%p1, %r1, 0;
mov.u64 %rd36, _ZN6thrust6system4cuda6detail5bulk_6detail75_GLOBAL__N__51_tmpxft_00003cc6_00000000_7_THCTensorSortInt_cpp1_ii_ae09010e19s_on_chip_allocatorE;
cvta.shared.u64 %rd37, %rd36;
setp.eq.s64	%p2, %rd37, 0;
or.pred %p3, %p1, %p2;
@%p3 bra BB41_2;

cvt.s64.s32	%rd38, %r14;
mov.u32 %r17, 0;
st.shared.u32 [_ZN6thrust6system4cuda6detail5bulk_6detail75_GLOBAL__N__51_tmpxft_00003cc6_00000000_7_THCTensorSortInt_cpp1_ii_ae09010e19s_on_chip_allocatorE], %r17;
mov.u64 %rd39, _ZN6thrust6system4cuda6detail5bulk_6detail20s_data_segment_beginE;
cvta.shared.u64 %rd40, %rd39;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail75_GLOBAL__N__51_tmpxft_00003cc6_00000000_7_THCTensorSortInt_cpp1_ii_ae09010e19s_on_chip_allocatorE+8], %rd40;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail75_GLOBAL__N__51_tmpxft_00003cc6_00000000_7_THCTensorSortInt_cpp1_ii_ae09010e19s_on_chip_allocatorE+16], %rd38;

BB41_2:
mov.u32 %r2, %ntid.x;
mov.u32 %r18, %ctaid.x;
add.s32 %r3, %r18, %r10;
bar.sync 0;
mad.lo.s32 %r19, %r3, %r2, %r1;
cvt.s64.s32	%rd68, %r19;
setp.ge.s64	%p4, %rd68, %rd35;
@%p4 bra BB41_8;

cvta.to.global.u64 %rd41, %rd29;
cvta.to.global.u64 %rd3, %rd30;
mul.lo.s32 %r20, %r2, %r11;
cvt.s64.s32	%rd6, %r20;
add.s64 %rd70, %rd68, %rd28;
shl.b64 %rd42, %rd68, 3;
add.s64 %rd69, %rd41, %rd42;
neg.s64 %rd9, %rd34;
shr.u64 %rd43, %rd34, 63;
add.s64 %rd44, %rd34, %rd43;
shr.s64 %rd10, %rd44, 1;

BB41_4:
and.b64 %rd45, %rd70, %rd9;
mul.lo.s64 %rd14, %rd45, %rd33;
add.s64 %rd46, %rd10, %rd45;
mul.lo.s64 %rd47, %rd46, %rd33;
min.s64 %rd15, %rd47, %rd32;
sub.s64 %rd48, %rd32, %rd14;
mul.lo.s64 %rd49, %rd10, %rd33;
min.s64 %rd50, %rd48, %rd49;
sub.s64 %rd51, %rd32, %rd15;
min.s64 %rd52, %rd51, %rd49;
add.s64 %rd53, %rd52, %rd50;
mul.lo.s64 %rd54, %rd70, %rd33;
sub.s64 %rd55, %rd54, %rd14;
min.s64 %rd16, %rd55, %rd53;
setp.lt.s64	%p5, %rd16, %rd52;
sub.s64 %rd56, %rd16, %rd52;
selp.b64	%rd72, 0, %rd56, %p5;
min.s64 %rd71, %rd50, %rd16;
setp.ge.s64	%p6, %rd72, %rd71;
@%p6 bra BB41_7;

add.s64 %rd57, %rd15, %rd16;
add.s64 %rd19, %rd57, -1;

BB41_6:
add.s64 %rd58, %rd71, %rd72;
shr.s64 %rd59, %rd58, 1;
sub.s64 %rd60, %rd19, %rd59;
shl.b64 %rd61, %rd60, 2;
add.s64 %rd62, %rd3, %rd61;
add.s64 %rd63, %rd59, %rd14;
shl.b64 %rd64, %rd63, 2;
add.s64 %rd65, %rd3, %rd64;
ld.global.u32 %r21, [%rd65];
ld.global.u32 %r22, [%rd62];
setp.gt.s32	%p7, %r22, %r21;
add.s64 %rd66, %rd59, 1;
selp.b64	%rd72, %rd72, %rd66, %p7;
selp.b64	%rd71, %rd59, %rd71, %p7;
setp.lt.s64	%p8, %rd72, %rd71;
@%p8 bra BB41_6;

BB41_7:
st.global.u64 [%rd69], %rd72;
add.s64 %rd70, %rd70, %rd6;
shl.b64 %rd67, %rd6, 3;
add.s64 %rd69, %rd69, %rd67;
add.s64 %rd68, %rd68, %rd6;
setp.lt.s64	%p9, %rd68, %rd35;
@%p9 bra BB41_4;

BB41_8:
ret;
}


.visible .entry _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIlNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSO_INSP_INSG_IilSW_SW_SW_SW_SW_SW_SW_SW_EEST_SL_SL_EEEElNSN_13compare_firstI10ThrustGTOpIiEEEEEEEvEEjSW_SW_SW_SW_SW_SW_EEEEEEEEvT0_(
.param .align 8 .b8 _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIlNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSO_INSP_INSG_IilSW_SW_SW_SW_SW_SW_SW_SW_EEST_SL_SL_EEEElNSN_13compare_firstI10ThrustGTOpIiEEEEEEEvEEjSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0[112]
)
{
.reg .pred %p<10>;
.reg .b16 %rs<35>;
.reg .b32 %r<28>;
.reg .b64 %rd<67>;


ld.param.v2.u32 {%r17, %r18}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIlNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSO_INSP_INSG_IilSW_SW_SW_SW_SW_SW_SW_SW_EEST_SL_SL_EEEElNSN_13compare_firstI10ThrustGTOpIiEEEEEEEvEEjSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+96];
ld.param.v2.u32 {%r19, %r20}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIlNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSO_INSP_INSG_IilSW_SW_SW_SW_SW_SW_SW_SW_EEST_SL_SL_EEEElNSN_13compare_firstI10ThrustGTOpIiEEEEEEEvEEjSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+88];
ld.param.u32 %r16, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIlNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSO_INSP_INSG_IilSW_SW_SW_SW_SW_SW_SW_SW_EEST_SL_SL_EEEElNSN_13compare_firstI10ThrustGTOpIiEEEEEEEvEEjSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+104];
ld.param.u32 %r9, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIlNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSO_INSP_INSG_IilSW_SW_SW_SW_SW_SW_SW_SW_EEST_SL_SL_EEEElNSN_13compare_firstI10ThrustGTOpIiEEEEEEEvEEjSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+72];
ld.param.u64 %rd28, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIlNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSO_INSP_INSG_IilSW_SW_SW_SW_SW_SW_SW_SW_EEST_SL_SL_EEEElNSN_13compare_firstI10ThrustGTOpIiEEEEEEEvEEjSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+56];
ld.param.u64 %rd27, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIlNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSO_INSP_INSG_IilSW_SW_SW_SW_SW_SW_SW_SW_EEST_SL_SL_EEEElNSN_13compare_firstI10ThrustGTOpIiEEEEEEEvEEjSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+48];
ld.param.u64 %rd26, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIlNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSO_INSP_INSG_IilSW_SW_SW_SW_SW_SW_SW_SW_EEST_SL_SL_EEEElNSN_13compare_firstI10ThrustGTOpIiEEEEEEEvEEjSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+40];
ld.param.u64 %rd25, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIlNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSO_INSP_INSG_IilSW_SW_SW_SW_SW_SW_SW_SW_EEST_SL_SL_EEEElNSN_13compare_firstI10ThrustGTOpIiEEEEEEEvEEjSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+32];
ld.param.u64 %rd24, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIlNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSO_INSP_INSG_IilSW_SW_SW_SW_SW_SW_SW_SW_EEST_SL_SL_EEEElNSN_13compare_firstI10ThrustGTOpIiEEEEEEEvEEjSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+24];
ld.param.u64 %rd23, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIlNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSO_INSP_INSG_IilSW_SW_SW_SW_SW_SW_SW_SW_EEST_SL_SL_EEEElNSN_13compare_firstI10ThrustGTOpIiEEEEEEEvEEjSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+16];
mov.u32 %r1, %tid.x;
setp.ne.s32	%p1, %r1, 0;
mov.u64 %rd29, _ZN6thrust6system4cuda6detail5bulk_6detail75_GLOBAL__N__51_tmpxft_00003cc6_00000000_7_THCTensorSortInt_cpp1_ii_ae09010e19s_on_chip_allocatorE;
cvta.shared.u64 %rd30, %rd29;
setp.eq.s64	%p2, %rd30, 0;
or.pred %p3, %p1, %p2;
@%p3 bra BB42_2;

cvt.s64.s32	%rd31, %r20;
mov.u32 %r23, 0;
st.shared.u32 [_ZN6thrust6system4cuda6detail5bulk_6detail75_GLOBAL__N__51_tmpxft_00003cc6_00000000_7_THCTensorSortInt_cpp1_ii_ae09010e19s_on_chip_allocatorE], %r23;
mov.u64 %rd32, _ZN6thrust6system4cuda6detail5bulk_6detail20s_data_segment_beginE;
cvta.shared.u64 %rd33, %rd32;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail75_GLOBAL__N__51_tmpxft_00003cc6_00000000_7_THCTensorSortInt_cpp1_ii_ae09010e19s_on_chip_allocatorE+8], %rd33;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail75_GLOBAL__N__51_tmpxft_00003cc6_00000000_7_THCTensorSortInt_cpp1_ii_ae09010e19s_on_chip_allocatorE+16], %rd31;

BB42_2:
mov.u32 %r3, %ntid.x;
mov.u32 %r24, %ctaid.x;
add.s32 %r4, %r24, %r16;
bar.sync 0;
mad.lo.s32 %r27, %r4, %r3, %r1;
setp.ge.u32	%p4, %r27, %r9;
@%p4 bra BB42_8;

cvta.to.global.u64 %rd34, %rd24;
cvta.to.global.u64 %rd1, %rd25;
mul.lo.s32 %r6, %r3, %r17;
cvt.u64.u32	%rd35, %r27;
add.s64 %rd64, %rd35, %rd23;
mul.wide.u32 %rd36, %r27, 8;
add.s64 %rd63, %rd34, %rd36;
neg.s64 %rd6, %rd28;
shr.u64 %rd37, %rd28, 63;
add.s64 %rd38, %rd28, %rd37;
shr.s64 %rd7, %rd38, 1;

BB42_4:
and.b64 %rd39, %rd64, %rd6;
mul.lo.s64 %rd10, %rd39, %rd27;
add.s64 %rd40, %rd7, %rd39;
mul.lo.s64 %rd41, %rd40, %rd27;
min.s64 %rd11, %rd41, %rd26;
sub.s64 %rd42, %rd26, %rd10;
mul.lo.s64 %rd43, %rd7, %rd27;
min.s64 %rd44, %rd42, %rd43;
sub.s64 %rd45, %rd26, %rd11;
min.s64 %rd46, %rd45, %rd43;
add.s64 %rd47, %rd46, %rd44;
mul.lo.s64 %rd48, %rd64, %rd27;
sub.s64 %rd49, %rd48, %rd10;
min.s64 %rd12, %rd49, %rd47;
setp.lt.s64	%p5, %rd12, %rd46;
sub.s64 %rd50, %rd12, %rd46;
selp.b64	%rd66, 0, %rd50, %p5;
min.s64 %rd65, %rd44, %rd12;
setp.ge.s64	%p6, %rd66, %rd65;
@%p6 bra BB42_7;

add.s64 %rd51, %rd11, %rd12;
add.s64 %rd15, %rd51, -1;

BB42_6:
add.s64 %rd52, %rd65, %rd66;
shr.s64 %rd53, %rd52, 1;
sub.s64 %rd54, %rd15, %rd53;
add.s64 %rd55, %rd53, %rd10;
shl.b64 %rd56, %rd54, 4;
add.s64 %rd57, %rd1, %rd56;
shl.b64 %rd58, %rd55, 4;
add.s64 %rd59, %rd1, %rd58;
ld.global.u32 %r25, [%rd59];
ld.global.u32 %r26, [%rd57];
setp.gt.s32	%p7, %r26, %r25;
add.s64 %rd60, %rd53, 1;
selp.b64	%rd66, %rd66, %rd60, %p7;
selp.b64	%rd65, %rd53, %rd65, %p7;
setp.lt.s64	%p8, %rd66, %rd65;
@%p8 bra BB42_6;

BB42_7:
st.global.u64 [%rd63], %rd66;
cvt.u64.u32	%rd61, %r6;
add.s64 %rd64, %rd64, %rd61;
mul.wide.u32 %rd62, %r6, 8;
add.s64 %rd63, %rd63, %rd62;
add.s32 %r27, %r27, %r6;
setp.lt.u32	%p9, %r27, %r9;
@%p9 bra BB42_4;

BB42_8:
ret;
}


.visible .entry _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIlNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSO_INSP_INSG_IilSW_SW_SW_SW_SW_SW_SW_SW_EEST_SL_SL_EEEElNSN_13compare_firstI10ThrustGTOpIiEEEEEEEvEElSW_SW_SW_SW_SW_SW_EEEEEEEEvT0_(
.param .align 8 .b8 _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIlNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSO_INSP_INSG_IilSW_SW_SW_SW_SW_SW_SW_SW_EEST_SL_SL_EEEElNSN_13compare_firstI10ThrustGTOpIiEEEEEEEvEElSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0[112]
)
{
.reg .pred %p<10>;
.reg .b16 %rs<27>;
.reg .b32 %r<23>;
.reg .b64 %rd<72>;


ld.param.v2.u32 {%r11, %r12}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIlNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSO_INSP_INSG_IilSW_SW_SW_SW_SW_SW_SW_SW_EEST_SL_SL_EEEElNSN_13compare_firstI10ThrustGTOpIiEEEEEEEvEElSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+96];
ld.param.v2.u32 {%r13, %r14}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIlNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSO_INSP_INSG_IilSW_SW_SW_SW_SW_SW_SW_SW_EEST_SL_SL_EEEElNSN_13compare_firstI10ThrustGTOpIiEEEEEEEvEElSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+88];
ld.param.u32 %r10, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIlNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSO_INSP_INSG_IilSW_SW_SW_SW_SW_SW_SW_SW_EEST_SL_SL_EEEElNSN_13compare_firstI10ThrustGTOpIiEEEEEEEvEElSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+104];
ld.param.u64 %rd34, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIlNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSO_INSP_INSG_IilSW_SW_SW_SW_SW_SW_SW_SW_EEST_SL_SL_EEEElNSN_13compare_firstI10ThrustGTOpIiEEEEEEEvEElSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+72];
ld.param.u64 %rd33, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIlNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSO_INSP_INSG_IilSW_SW_SW_SW_SW_SW_SW_SW_EEST_SL_SL_EEEElNSN_13compare_firstI10ThrustGTOpIiEEEEEEEvEElSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+56];
ld.param.u64 %rd32, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIlNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSO_INSP_INSG_IilSW_SW_SW_SW_SW_SW_SW_SW_EEST_SL_SL_EEEElNSN_13compare_firstI10ThrustGTOpIiEEEEEEEvEElSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+48];
ld.param.u64 %rd31, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIlNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSO_INSP_INSG_IilSW_SW_SW_SW_SW_SW_SW_SW_EEST_SL_SL_EEEElNSN_13compare_firstI10ThrustGTOpIiEEEEEEEvEElSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+40];
ld.param.u64 %rd30, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIlNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSO_INSP_INSG_IilSW_SW_SW_SW_SW_SW_SW_SW_EEST_SL_SL_EEEElNSN_13compare_firstI10ThrustGTOpIiEEEEEEEvEElSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+32];
ld.param.u64 %rd29, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIlNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSO_INSP_INSG_IilSW_SW_SW_SW_SW_SW_SW_SW_EEST_SL_SL_EEEElNSN_13compare_firstI10ThrustGTOpIiEEEEEEEvEElSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+24];
ld.param.u64 %rd28, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIlNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSO_INSP_INSG_IilSW_SW_SW_SW_SW_SW_SW_SW_EEST_SL_SL_EEEElNSN_13compare_firstI10ThrustGTOpIiEEEEEEEvEElSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+16];
mov.u32 %r1, %tid.x;
setp.ne.s32	%p1, %r1, 0;
mov.u64 %rd35, _ZN6thrust6system4cuda6detail5bulk_6detail75_GLOBAL__N__51_tmpxft_00003cc6_00000000_7_THCTensorSortInt_cpp1_ii_ae09010e19s_on_chip_allocatorE;
cvta.shared.u64 %rd36, %rd35;
setp.eq.s64	%p2, %rd36, 0;
or.pred %p3, %p1, %p2;
@%p3 bra BB43_2;

cvt.s64.s32	%rd37, %r14;
mov.u32 %r17, 0;
st.shared.u32 [_ZN6thrust6system4cuda6detail5bulk_6detail75_GLOBAL__N__51_tmpxft_00003cc6_00000000_7_THCTensorSortInt_cpp1_ii_ae09010e19s_on_chip_allocatorE], %r17;
mov.u64 %rd38, _ZN6thrust6system4cuda6detail5bulk_6detail20s_data_segment_beginE;
cvta.shared.u64 %rd39, %rd38;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail75_GLOBAL__N__51_tmpxft_00003cc6_00000000_7_THCTensorSortInt_cpp1_ii_ae09010e19s_on_chip_allocatorE+8], %rd39;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail75_GLOBAL__N__51_tmpxft_00003cc6_00000000_7_THCTensorSortInt_cpp1_ii_ae09010e19s_on_chip_allocatorE+16], %rd37;

BB43_2:
mov.u32 %r2, %ntid.x;
mov.u32 %r18, %ctaid.x;
add.s32 %r3, %r18, %r10;
bar.sync 0;
mad.lo.s32 %r19, %r3, %r2, %r1;
cvt.s64.s32	%rd67, %r19;
setp.ge.s64	%p4, %rd67, %rd34;
@%p4 bra BB43_8;

cvta.to.global.u64 %rd40, %rd29;
cvta.to.global.u64 %rd3, %rd30;
mul.lo.s32 %r20, %r2, %r11;
cvt.s64.s32	%rd6, %r20;
add.s64 %rd69, %rd67, %rd28;
shl.b64 %rd41, %rd67, 3;
add.s64 %rd68, %rd40, %rd41;
neg.s64 %rd9, %rd33;
shr.u64 %rd42, %rd33, 63;
add.s64 %rd43, %rd33, %rd42;
shr.s64 %rd10, %rd43, 1;

BB43_4:
and.b64 %rd44, %rd69, %rd9;
mul.lo.s64 %rd14, %rd44, %rd32;
add.s64 %rd45, %rd10, %rd44;
mul.lo.s64 %rd46, %rd45, %rd32;
min.s64 %rd15, %rd46, %rd31;
sub.s64 %rd47, %rd31, %rd14;
mul.lo.s64 %rd48, %rd10, %rd32;
min.s64 %rd49, %rd47, %rd48;
sub.s64 %rd50, %rd31, %rd15;
min.s64 %rd51, %rd50, %rd48;
add.s64 %rd52, %rd51, %rd49;
mul.lo.s64 %rd53, %rd69, %rd32;
sub.s64 %rd54, %rd53, %rd14;
min.s64 %rd16, %rd54, %rd52;
setp.lt.s64	%p5, %rd16, %rd51;
sub.s64 %rd55, %rd16, %rd51;
selp.b64	%rd71, 0, %rd55, %p5;
min.s64 %rd70, %rd49, %rd16;
setp.ge.s64	%p6, %rd71, %rd70;
@%p6 bra BB43_7;

add.s64 %rd56, %rd15, %rd16;
add.s64 %rd19, %rd56, -1;

BB43_6:
add.s64 %rd57, %rd70, %rd71;
shr.s64 %rd58, %rd57, 1;
sub.s64 %rd59, %rd19, %rd58;
add.s64 %rd60, %rd58, %rd14;
shl.b64 %rd61, %rd59, 4;
add.s64 %rd62, %rd3, %rd61;
shl.b64 %rd63, %rd60, 4;
add.s64 %rd64, %rd3, %rd63;
ld.global.u32 %r21, [%rd64];
ld.global.u32 %r22, [%rd62];
setp.gt.s32	%p7, %r22, %r21;
add.s64 %rd65, %rd58, 1;
selp.b64	%rd71, %rd71, %rd65, %p7;
selp.b64	%rd70, %rd58, %rd70, %p7;
setp.lt.s64	%p8, %rd71, %rd70;
@%p8 bra BB43_6;

BB43_7:
st.global.u64 [%rd68], %rd71;
add.s64 %rd69, %rd69, %rd6;
shl.b64 %rd66, %rd6, 3;
add.s64 %rd68, %rd68, %rd66;
add.s64 %rd67, %rd67, %rd6;
setp.lt.s64	%p9, %rd67, %rd34;
@%p9 bra BB43_4;

BB43_8:
ret;
}


.visible .entry _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIiEEPiNS_9null_typeESN_SN_SN_SN_SN_SN_SN_EEEENS_6detail16wrapped_functionINSQ_23unary_transform_functorINS_8identityIiEEEEvEEjSN_SN_SN_SN_SN_SN_EEEEEEEEvT0_(
.param .align 8 .b8 _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIiEEPiNS_9null_typeESN_SN_SN_SN_SN_SN_SN_EEEENS_6detail16wrapped_functionINSQ_23unary_transform_functorINS_8identityIiEEEEvEEjSN_SN_SN_SN_SN_SN_EEEEEEEEvT0__param_0[72]
)
{
.reg .pred %p<6>;
.reg .b16 %rs<12>;
.reg .b32 %r<28>;
.reg .b64 %rd<21>;


ld.param.v2.u32 {%r18, %r19}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIiEEPiNS_9null_typeESN_SN_SN_SN_SN_SN_SN_EEEENS_6detail16wrapped_functionINSQ_23unary_transform_functorINS_8identityIiEEEEvEEjSN_SN_SN_SN_SN_SN_EEEEEEEEvT0__param_0+56];
ld.param.v2.u32 {%r20, %r21}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIiEEPiNS_9null_typeESN_SN_SN_SN_SN_SN_SN_EEEENS_6detail16wrapped_functionINSQ_23unary_transform_functorINS_8identityIiEEEEvEEjSN_SN_SN_SN_SN_SN_EEEEEEEEvT0__param_0+48];
ld.param.u32 %r17, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIiEEPiNS_9null_typeESN_SN_SN_SN_SN_SN_SN_EEEENS_6detail16wrapped_functionINSQ_23unary_transform_functorINS_8identityIiEEEEvEEjSN_SN_SN_SN_SN_SN_EEEEEEEEvT0__param_0+64];
ld.param.u32 %r10, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIiEEPiNS_9null_typeESN_SN_SN_SN_SN_SN_SN_EEEENS_6detail16wrapped_functionINSQ_23unary_transform_functorINS_8identityIiEEEEvEEjSN_SN_SN_SN_SN_SN_EEEEEEEEvT0__param_0+36];
ld.param.u64 %rd9, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIiEEPiNS_9null_typeESN_SN_SN_SN_SN_SN_SN_EEEENS_6detail16wrapped_functionINSQ_23unary_transform_functorINS_8identityIiEEEEvEEjSN_SN_SN_SN_SN_SN_EEEEEEEEvT0__param_0+24];
ld.param.u64 %rd8, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIiEEPiNS_9null_typeESN_SN_SN_SN_SN_SN_SN_EEEENS_6detail16wrapped_functionINSQ_23unary_transform_functorINS_8identityIiEEEEvEEjSN_SN_SN_SN_SN_SN_EEEEEEEEvT0__param_0+16];
mov.u32 %r1, %tid.x;
setp.ne.s32	%p1, %r1, 0;
mov.u64 %rd10, _ZN6thrust6system4cuda6detail5bulk_6detail75_GLOBAL__N__51_tmpxft_00003cc6_00000000_7_THCTensorSortInt_cpp1_ii_ae09010e19s_on_chip_allocatorE;
cvta.shared.u64 %rd11, %rd10;
setp.eq.s64	%p2, %rd11, 0;
or.pred %p3, %p1, %p2;
@%p3 bra BB44_2;

cvt.s64.s32	%rd12, %r21;
mov.u32 %r24, 0;
st.shared.u32 [_ZN6thrust6system4cuda6detail5bulk_6detail75_GLOBAL__N__51_tmpxft_00003cc6_00000000_7_THCTensorSortInt_cpp1_ii_ae09010e19s_on_chip_allocatorE], %r24;
mov.u64 %rd13, _ZN6thrust6system4cuda6detail5bulk_6detail20s_data_segment_beginE;
cvta.shared.u64 %rd14, %rd13;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail75_GLOBAL__N__51_tmpxft_00003cc6_00000000_7_THCTensorSortInt_cpp1_ii_ae09010e19s_on_chip_allocatorE+8], %rd14;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail75_GLOBAL__N__51_tmpxft_00003cc6_00000000_7_THCTensorSortInt_cpp1_ii_ae09010e19s_on_chip_allocatorE+16], %rd12;

BB44_2:
mov.u32 %r4, %ntid.x;
mov.u32 %r25, %ctaid.x;
add.s32 %r5, %r25, %r17;
bar.sync 0;
mul.lo.s32 %r6, %r4, %r18;
mad.lo.s32 %r27, %r5, %r4, %r1;
setp.ge.u32	%p4, %r27, %r10;
@%p4 bra BB44_5;

cvta.to.global.u64 %rd15, %rd8;
cvta.to.global.u64 %rd16, %rd9;
mul.wide.u32 %rd17, %r27, 4;
add.s64 %rd20, %rd15, %rd17;
add.s64 %rd19, %rd16, %rd17;
cvt.u64.u32	%rd3, %r6;
shl.b64 %rd18, %rd3, 2;

BB44_4:
ld.global.u32 %r26, [%rd20];
st.global.u32 [%rd19], %r26;
add.s64 %rd20, %rd20, %rd18;
add.s64 %rd19, %rd19, %rd18;
add.s32 %r27, %r27, %r6;
setp.lt.u32	%p5, %r27, %r10;
@%p5 bra BB44_4;

BB44_5:
ret;
}


.visible .entry _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIiEEPiNS_9null_typeESN_SN_SN_SN_SN_SN_SN_EEEENS_6detail16wrapped_functionINSQ_23unary_transform_functorINS_8identityIiEEEEvEElSN_SN_SN_SN_SN_SN_EEEEEEEEvT0_(
.param .align 8 .b8 _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIiEEPiNS_9null_typeESN_SN_SN_SN_SN_SN_SN_EEEENS_6detail16wrapped_functionINSQ_23unary_transform_functorINS_8identityIiEEEEvEElSN_SN_SN_SN_SN_SN_EEEEEEEEvT0__param_0[80]
)
{
.reg .pred %p<6>;
.reg .b16 %rs<12>;
.reg .b32 %r<23>;
.reg .b64 %rd<27>;


ld.param.v2.u32 {%r12, %r13}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIiEEPiNS_9null_typeESN_SN_SN_SN_SN_SN_SN_EEEENS_6detail16wrapped_functionINSQ_23unary_transform_functorINS_8identityIiEEEEvEElSN_SN_SN_SN_SN_SN_EEEEEEEEvT0__param_0+64];
ld.param.v2.u32 {%r14, %r15}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIiEEPiNS_9null_typeESN_SN_SN_SN_SN_SN_SN_EEEENS_6detail16wrapped_functionINSQ_23unary_transform_functorINS_8identityIiEEEEvEElSN_SN_SN_SN_SN_SN_EEEEEEEEvT0__param_0+56];
ld.param.u32 %r11, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIiEEPiNS_9null_typeESN_SN_SN_SN_SN_SN_SN_EEEENS_6detail16wrapped_functionINSQ_23unary_transform_functorINS_8identityIiEEEEvEElSN_SN_SN_SN_SN_SN_EEEEEEEEvT0__param_0+72];
ld.param.u64 %rd16, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIiEEPiNS_9null_typeESN_SN_SN_SN_SN_SN_SN_EEEENS_6detail16wrapped_functionINSQ_23unary_transform_functorINS_8identityIiEEEEvEElSN_SN_SN_SN_SN_SN_EEEEEEEEvT0__param_0+40];
ld.param.u64 %rd15, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIiEEPiNS_9null_typeESN_SN_SN_SN_SN_SN_SN_EEEENS_6detail16wrapped_functionINSQ_23unary_transform_functorINS_8identityIiEEEEvEElSN_SN_SN_SN_SN_SN_EEEEEEEEvT0__param_0+24];
ld.param.u64 %rd14, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIiEEPiNS_9null_typeESN_SN_SN_SN_SN_SN_SN_EEEENS_6detail16wrapped_functionINSQ_23unary_transform_functorINS_8identityIiEEEEvEElSN_SN_SN_SN_SN_SN_EEEEEEEEvT0__param_0+16];
mov.u32 %r1, %tid.x;
setp.ne.s32	%p1, %r1, 0;
mov.u64 %rd17, _ZN6thrust6system4cuda6detail5bulk_6detail75_GLOBAL__N__51_tmpxft_00003cc6_00000000_7_THCTensorSortInt_cpp1_ii_ae09010e19s_on_chip_allocatorE;
cvta.shared.u64 %rd18, %rd17;
setp.eq.s64	%p2, %rd18, 0;
or.pred %p3, %p1, %p2;
@%p3 bra BB45_2;

cvt.s64.s32	%rd19, %r15;
mov.u32 %r18, 0;
st.shared.u32 [_ZN6thrust6system4cuda6detail5bulk_6detail75_GLOBAL__N__51_tmpxft_00003cc6_00000000_7_THCTensorSortInt_cpp1_ii_ae09010e19s_on_chip_allocatorE], %r18;
mov.u64 %rd20, _ZN6thrust6system4cuda6detail5bulk_6detail20s_data_segment_beginE;
cvta.shared.u64 %rd21, %rd20;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail75_GLOBAL__N__51_tmpxft_00003cc6_00000000_7_THCTensorSortInt_cpp1_ii_ae09010e19s_on_chip_allocatorE+8], %rd21;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail75_GLOBAL__N__51_tmpxft_00003cc6_00000000_7_THCTensorSortInt_cpp1_ii_ae09010e19s_on_chip_allocatorE+16], %rd19;

BB45_2:
cvta.to.global.u64 %rd1, %rd14;
cvta.to.global.u64 %rd2, %rd15;
mov.u32 %r3, %ntid.x;
mov.u32 %r19, %ctaid.x;
add.s32 %r4, %r19, %r11;
bar.sync 0;
mul.lo.s32 %r20, %r3, %r12;
cvt.s64.s32	%rd4, %r20;
mad.lo.s32 %r21, %r4, %r3, %r1;
cvt.s64.s32	%rd24, %r21;
mul.wide.s32 %rd22, %r21, 4;
add.s64 %rd26, %rd1, %rd22;
add.s64 %rd25, %rd2, %rd22;
setp.ge.s64	%p4, %rd24, %rd16;
@%p4 bra BB45_4;

BB45_3:
ld.global.u32 %r22, [%rd26];
st.global.u32 [%rd25], %r22;
shl.b64 %rd23, %rd4, 2;
add.s64 %rd26, %rd26, %rd23;
add.s64 %rd25, %rd25, %rd23;
add.s64 %rd24, %rd24, %rd4;
setp.lt.s64	%p5, %rd24, %rd16;
@%p5 bra BB45_3;

BB45_4:
ret;
}


.visible .entry _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIlEEPlNS_9null_typeESN_SN_SN_SN_SN_SN_SN_EEEENS_6detail16wrapped_functionINSQ_23unary_transform_functorINS_8identityIlEEEEvEEjSN_SN_SN_SN_SN_SN_EEEEEEEEvT0_(
.param .align 8 .b8 _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIlEEPlNS_9null_typeESN_SN_SN_SN_SN_SN_SN_EEEENS_6detail16wrapped_functionINSQ_23unary_transform_functorINS_8identityIlEEEEvEEjSN_SN_SN_SN_SN_SN_EEEEEEEEvT0__param_0[72]
)
{
.reg .pred %p<6>;
.reg .b16 %rs<12>;
.reg .b32 %r<27>;
.reg .b64 %rd<22>;


ld.param.v2.u32 {%r18, %r19}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIlEEPlNS_9null_typeESN_SN_SN_SN_SN_SN_SN_EEEENS_6detail16wrapped_functionINSQ_23unary_transform_functorINS_8identityIlEEEEvEEjSN_SN_SN_SN_SN_SN_EEEEEEEEvT0__param_0+56];
ld.param.v2.u32 {%r20, %r21}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIlEEPlNS_9null_typeESN_SN_SN_SN_SN_SN_SN_EEEENS_6detail16wrapped_functionINSQ_23unary_transform_functorINS_8identityIlEEEEvEEjSN_SN_SN_SN_SN_SN_EEEEEEEEvT0__param_0+48];
ld.param.u32 %r17, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIlEEPlNS_9null_typeESN_SN_SN_SN_SN_SN_SN_EEEENS_6detail16wrapped_functionINSQ_23unary_transform_functorINS_8identityIlEEEEvEEjSN_SN_SN_SN_SN_SN_EEEEEEEEvT0__param_0+64];
ld.param.u32 %r10, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIlEEPlNS_9null_typeESN_SN_SN_SN_SN_SN_SN_EEEENS_6detail16wrapped_functionINSQ_23unary_transform_functorINS_8identityIlEEEEvEEjSN_SN_SN_SN_SN_SN_EEEEEEEEvT0__param_0+36];
ld.param.u64 %rd9, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIlEEPlNS_9null_typeESN_SN_SN_SN_SN_SN_SN_EEEENS_6detail16wrapped_functionINSQ_23unary_transform_functorINS_8identityIlEEEEvEEjSN_SN_SN_SN_SN_SN_EEEEEEEEvT0__param_0+24];
ld.param.u64 %rd8, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIlEEPlNS_9null_typeESN_SN_SN_SN_SN_SN_SN_EEEENS_6detail16wrapped_functionINSQ_23unary_transform_functorINS_8identityIlEEEEvEEjSN_SN_SN_SN_SN_SN_EEEEEEEEvT0__param_0+16];
mov.u32 %r1, %tid.x;
setp.ne.s32	%p1, %r1, 0;
mov.u64 %rd10, _ZN6thrust6system4cuda6detail5bulk_6detail75_GLOBAL__N__51_tmpxft_00003cc6_00000000_7_THCTensorSortInt_cpp1_ii_ae09010e19s_on_chip_allocatorE;
cvta.shared.u64 %rd11, %rd10;
setp.eq.s64	%p2, %rd11, 0;
or.pred %p3, %p1, %p2;
@%p3 bra BB46_2;

cvt.s64.s32	%rd12, %r21;
mov.u32 %r24, 0;
st.shared.u32 [_ZN6thrust6system4cuda6detail5bulk_6detail75_GLOBAL__N__51_tmpxft_00003cc6_00000000_7_THCTensorSortInt_cpp1_ii_ae09010e19s_on_chip_allocatorE], %r24;
mov.u64 %rd13, _ZN6thrust6system4cuda6detail5bulk_6detail20s_data_segment_beginE;
cvta.shared.u64 %rd14, %rd13;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail75_GLOBAL__N__51_tmpxft_00003cc6_00000000_7_THCTensorSortInt_cpp1_ii_ae09010e19s_on_chip_allocatorE+8], %rd14;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail75_GLOBAL__N__51_tmpxft_00003cc6_00000000_7_THCTensorSortInt_cpp1_ii_ae09010e19s_on_chip_allocatorE+16], %rd12;

BB46_2:
mov.u32 %r4, %ntid.x;
mov.u32 %r25, %ctaid.x;
add.s32 %r5, %r25, %r17;
bar.sync 0;
mul.lo.s32 %r6, %r4, %r18;
mad.lo.s32 %r26, %r5, %r4, %r1;
setp.ge.u32	%p4, %r26, %r10;
@%p4 bra BB46_5;

cvta.to.global.u64 %rd15, %rd8;
cvta.to.global.u64 %rd16, %rd9;
mul.wide.u32 %rd17, %r26, 8;
add.s64 %rd21, %rd15, %rd17;
add.s64 %rd20, %rd16, %rd17;
cvt.u64.u32	%rd3, %r6;
shl.b64 %rd19, %rd3, 3;

BB46_4:
ld.global.u64 %rd18, [%rd21];
st.global.u64 [%rd20], %rd18;
add.s64 %rd21, %rd21, %rd19;
add.s64 %rd20, %rd20, %rd19;
add.s32 %r26, %r26, %r6;
setp.lt.u32	%p5, %r26, %r10;
@%p5 bra BB46_4;

BB46_5:
ret;
}


.visible .entry _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIlEEPlNS_9null_typeESN_SN_SN_SN_SN_SN_SN_EEEENS_6detail16wrapped_functionINSQ_23unary_transform_functorINS_8identityIlEEEEvEElSN_SN_SN_SN_SN_SN_EEEEEEEEvT0_(
.param .align 8 .b8 _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIlEEPlNS_9null_typeESN_SN_SN_SN_SN_SN_SN_EEEENS_6detail16wrapped_functionINSQ_23unary_transform_functorINS_8identityIlEEEEvEElSN_SN_SN_SN_SN_SN_EEEEEEEEvT0__param_0[80]
)
{
.reg .pred %p<6>;
.reg .b16 %rs<12>;
.reg .b32 %r<22>;
.reg .b64 %rd<28>;


ld.param.v2.u32 {%r12, %r13}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIlEEPlNS_9null_typeESN_SN_SN_SN_SN_SN_SN_EEEENS_6detail16wrapped_functionINSQ_23unary_transform_functorINS_8identityIlEEEEvEElSN_SN_SN_SN_SN_SN_EEEEEEEEvT0__param_0+64];
ld.param.v2.u32 {%r14, %r15}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIlEEPlNS_9null_typeESN_SN_SN_SN_SN_SN_SN_EEEENS_6detail16wrapped_functionINSQ_23unary_transform_functorINS_8identityIlEEEEvEElSN_SN_SN_SN_SN_SN_EEEEEEEEvT0__param_0+56];
ld.param.u32 %r11, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIlEEPlNS_9null_typeESN_SN_SN_SN_SN_SN_SN_EEEENS_6detail16wrapped_functionINSQ_23unary_transform_functorINS_8identityIlEEEEvEElSN_SN_SN_SN_SN_SN_EEEEEEEEvT0__param_0+72];
ld.param.u64 %rd16, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIlEEPlNS_9null_typeESN_SN_SN_SN_SN_SN_SN_EEEENS_6detail16wrapped_functionINSQ_23unary_transform_functorINS_8identityIlEEEEvEElSN_SN_SN_SN_SN_SN_EEEEEEEEvT0__param_0+40];
ld.param.u64 %rd15, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIlEEPlNS_9null_typeESN_SN_SN_SN_SN_SN_SN_EEEENS_6detail16wrapped_functionINSQ_23unary_transform_functorINS_8identityIlEEEEvEElSN_SN_SN_SN_SN_SN_EEEEEEEEvT0__param_0+24];
ld.param.u64 %rd14, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIlEEPlNS_9null_typeESN_SN_SN_SN_SN_SN_SN_EEEENS_6detail16wrapped_functionINSQ_23unary_transform_functorINS_8identityIlEEEEvEElSN_SN_SN_SN_SN_SN_EEEEEEEEvT0__param_0+16];
mov.u32 %r1, %tid.x;
setp.ne.s32	%p1, %r1, 0;
mov.u64 %rd17, _ZN6thrust6system4cuda6detail5bulk_6detail75_GLOBAL__N__51_tmpxft_00003cc6_00000000_7_THCTensorSortInt_cpp1_ii_ae09010e19s_on_chip_allocatorE;
cvta.shared.u64 %rd18, %rd17;
setp.eq.s64	%p2, %rd18, 0;
or.pred %p3, %p1, %p2;
@%p3 bra BB47_2;

cvt.s64.s32	%rd19, %r15;
mov.u32 %r18, 0;
st.shared.u32 [_ZN6thrust6system4cuda6detail5bulk_6detail75_GLOBAL__N__51_tmpxft_00003cc6_00000000_7_THCTensorSortInt_cpp1_ii_ae09010e19s_on_chip_allocatorE], %r18;
mov.u64 %rd20, _ZN6thrust6system4cuda6detail5bulk_6detail20s_data_segment_beginE;
cvta.shared.u64 %rd21, %rd20;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail75_GLOBAL__N__51_tmpxft_00003cc6_00000000_7_THCTensorSortInt_cpp1_ii_ae09010e19s_on_chip_allocatorE+8], %rd21;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail75_GLOBAL__N__51_tmpxft_00003cc6_00000000_7_THCTensorSortInt_cpp1_ii_ae09010e19s_on_chip_allocatorE+16], %rd19;

BB47_2:
cvta.to.global.u64 %rd1, %rd14;
cvta.to.global.u64 %rd2, %rd15;
mov.u32 %r3, %ntid.x;
mov.u32 %r19, %ctaid.x;
add.s32 %r4, %r19, %r11;
bar.sync 0;
mul.lo.s32 %r20, %r3, %r12;
cvt.s64.s32	%rd4, %r20;
mad.lo.s32 %r21, %r4, %r3, %r1;
cvt.s64.s32	%rd25, %r21;
mul.wide.s32 %rd22, %r21, 8;
add.s64 %rd27, %rd1, %rd22;
add.s64 %rd26, %rd2, %rd22;
setp.ge.s64	%p4, %rd25, %rd16;
@%p4 bra BB47_4;

BB47_3:
ld.global.u64 %rd23, [%rd27];
st.global.u64 [%rd26], %rd23;
shl.b64 %rd24, %rd4, 3;
add.s64 %rd27, %rd27, %rd24;
add.s64 %rd26, %rd26, %rd24;
add.s64 %rd25, %rd25, %rd4;
setp.lt.s64	%p5, %rd25, %rd16;
@%p5 bra BB47_3;

BB47_4:
ret;
}


.visible .entry _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIiEESL_NS_9null_typeESM_SM_SM_SM_SM_SM_SM_EEEENS_6detail16wrapped_functionINSP_23unary_transform_functorINS_8identityIiEEEEvEEjSM_SM_SM_SM_SM_SM_EEEEEEEEvT0_(
.param .align 8 .b8 _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIiEESL_NS_9null_typeESM_SM_SM_SM_SM_SM_SM_EEEENS_6detail16wrapped_functionINSP_23unary_transform_functorINS_8identityIiEEEEvEEjSM_SM_SM_SM_SM_SM_EEEEEEEEvT0__param_0[72]
)
{
.reg .pred %p<6>;
.reg .b16 %rs<12>;
.reg .b32 %r<28>;
.reg .b64 %rd<21>;


ld.param.v2.u32 {%r18, %r19}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIiEESL_NS_9null_typeESM_SM_SM_SM_SM_SM_SM_EEEENS_6detail16wrapped_functionINSP_23unary_transform_functorINS_8identityIiEEEEvEEjSM_SM_SM_SM_SM_SM_EEEEEEEEvT0__param_0+56];
ld.param.v2.u32 {%r20, %r21}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIiEESL_NS_9null_typeESM_SM_SM_SM_SM_SM_SM_EEEENS_6detail16wrapped_functionINSP_23unary_transform_functorINS_8identityIiEEEEvEEjSM_SM_SM_SM_SM_SM_EEEEEEEEvT0__param_0+48];
ld.param.u32 %r17, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIiEESL_NS_9null_typeESM_SM_SM_SM_SM_SM_SM_EEEENS_6detail16wrapped_functionINSP_23unary_transform_functorINS_8identityIiEEEEvEEjSM_SM_SM_SM_SM_SM_EEEEEEEEvT0__param_0+64];
ld.param.u32 %r10, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIiEESL_NS_9null_typeESM_SM_SM_SM_SM_SM_SM_EEEENS_6detail16wrapped_functionINSP_23unary_transform_functorINS_8identityIiEEEEvEEjSM_SM_SM_SM_SM_SM_EEEEEEEEvT0__param_0+36];
ld.param.u64 %rd9, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIiEESL_NS_9null_typeESM_SM_SM_SM_SM_SM_SM_EEEENS_6detail16wrapped_functionINSP_23unary_transform_functorINS_8identityIiEEEEvEEjSM_SM_SM_SM_SM_SM_EEEEEEEEvT0__param_0+24];
ld.param.u64 %rd8, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIiEESL_NS_9null_typeESM_SM_SM_SM_SM_SM_SM_EEEENS_6detail16wrapped_functionINSP_23unary_transform_functorINS_8identityIiEEEEvEEjSM_SM_SM_SM_SM_SM_EEEEEEEEvT0__param_0+16];
mov.u32 %r1, %tid.x;
setp.ne.s32	%p1, %r1, 0;
mov.u64 %rd10, _ZN6thrust6system4cuda6detail5bulk_6detail75_GLOBAL__N__51_tmpxft_00003cc6_00000000_7_THCTensorSortInt_cpp1_ii_ae09010e19s_on_chip_allocatorE;
cvta.shared.u64 %rd11, %rd10;
setp.eq.s64	%p2, %rd11, 0;
or.pred %p3, %p1, %p2;
@%p3 bra BB48_2;

cvt.s64.s32	%rd12, %r21;
mov.u32 %r24, 0;
st.shared.u32 [_ZN6thrust6system4cuda6detail5bulk_6detail75_GLOBAL__N__51_tmpxft_00003cc6_00000000_7_THCTensorSortInt_cpp1_ii_ae09010e19s_on_chip_allocatorE], %r24;
mov.u64 %rd13, _ZN6thrust6system4cuda6detail5bulk_6detail20s_data_segment_beginE;
cvta.shared.u64 %rd14, %rd13;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail75_GLOBAL__N__51_tmpxft_00003cc6_00000000_7_THCTensorSortInt_cpp1_ii_ae09010e19s_on_chip_allocatorE+8], %rd14;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail75_GLOBAL__N__51_tmpxft_00003cc6_00000000_7_THCTensorSortInt_cpp1_ii_ae09010e19s_on_chip_allocatorE+16], %rd12;

BB48_2:
mov.u32 %r4, %ntid.x;
mov.u32 %r25, %ctaid.x;
add.s32 %r5, %r25, %r17;
bar.sync 0;
mul.lo.s32 %r6, %r4, %r18;
mad.lo.s32 %r27, %r5, %r4, %r1;
setp.ge.u32	%p4, %r27, %r10;
@%p4 bra BB48_5;

cvta.to.global.u64 %rd15, %rd8;
cvta.to.global.u64 %rd16, %rd9;
mul.wide.u32 %rd17, %r27, 4;
add.s64 %rd20, %rd15, %rd17;
add.s64 %rd19, %rd16, %rd17;
cvt.u64.u32	%rd3, %r6;
shl.b64 %rd18, %rd3, 2;

BB48_4:
ld.global.u32 %r26, [%rd20];
st.global.u32 [%rd19], %r26;
add.s64 %rd20, %rd20, %rd18;
add.s64 %rd19, %rd19, %rd18;
add.s32 %r27, %r27, %r6;
setp.lt.u32	%p5, %r27, %r10;
@%p5 bra BB48_4;

BB48_5:
ret;
}


.visible .entry _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIiEESL_NS_9null_typeESM_SM_SM_SM_SM_SM_SM_EEEENS_6detail16wrapped_functionINSP_23unary_transform_functorINS_8identityIiEEEEvEElSM_SM_SM_SM_SM_SM_EEEEEEEEvT0_(
.param .align 8 .b8 _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIiEESL_NS_9null_typeESM_SM_SM_SM_SM_SM_SM_EEEENS_6detail16wrapped_functionINSP_23unary_transform_functorINS_8identityIiEEEEvEElSM_SM_SM_SM_SM_SM_EEEEEEEEvT0__param_0[80]
)
{
.reg .pred %p<6>;
.reg .b16 %rs<12>;
.reg .b32 %r<23>;
.reg .b64 %rd<27>;


ld.param.v2.u32 {%r12, %r13}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIiEESL_NS_9null_typeESM_SM_SM_SM_SM_SM_SM_EEEENS_6detail16wrapped_functionINSP_23unary_transform_functorINS_8identityIiEEEEvEElSM_SM_SM_SM_SM_SM_EEEEEEEEvT0__param_0+64];
ld.param.v2.u32 {%r14, %r15}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIiEESL_NS_9null_typeESM_SM_SM_SM_SM_SM_SM_EEEENS_6detail16wrapped_functionINSP_23unary_transform_functorINS_8identityIiEEEEvEElSM_SM_SM_SM_SM_SM_EEEEEEEEvT0__param_0+56];
ld.param.u32 %r11, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIiEESL_NS_9null_typeESM_SM_SM_SM_SM_SM_SM_EEEENS_6detail16wrapped_functionINSP_23unary_transform_functorINS_8identityIiEEEEvEElSM_SM_SM_SM_SM_SM_EEEEEEEEvT0__param_0+72];
ld.param.u64 %rd16, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIiEESL_NS_9null_typeESM_SM_SM_SM_SM_SM_SM_EEEENS_6detail16wrapped_functionINSP_23unary_transform_functorINS_8identityIiEEEEvEElSM_SM_SM_SM_SM_SM_EEEEEEEEvT0__param_0+40];
ld.param.u64 %rd15, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIiEESL_NS_9null_typeESM_SM_SM_SM_SM_SM_SM_EEEENS_6detail16wrapped_functionINSP_23unary_transform_functorINS_8identityIiEEEEvEElSM_SM_SM_SM_SM_SM_EEEEEEEEvT0__param_0+24];
ld.param.u64 %rd14, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIiEESL_NS_9null_typeESM_SM_SM_SM_SM_SM_SM_EEEENS_6detail16wrapped_functionINSP_23unary_transform_functorINS_8identityIiEEEEvEElSM_SM_SM_SM_SM_SM_EEEEEEEEvT0__param_0+16];
mov.u32 %r1, %tid.x;
setp.ne.s32	%p1, %r1, 0;
mov.u64 %rd17, _ZN6thrust6system4cuda6detail5bulk_6detail75_GLOBAL__N__51_tmpxft_00003cc6_00000000_7_THCTensorSortInt_cpp1_ii_ae09010e19s_on_chip_allocatorE;
cvta.shared.u64 %rd18, %rd17;
setp.eq.s64	%p2, %rd18, 0;
or.pred %p3, %p1, %p2;
@%p3 bra BB49_2;

cvt.s64.s32	%rd19, %r15;
mov.u32 %r18, 0;
st.shared.u32 [_ZN6thrust6system4cuda6detail5bulk_6detail75_GLOBAL__N__51_tmpxft_00003cc6_00000000_7_THCTensorSortInt_cpp1_ii_ae09010e19s_on_chip_allocatorE], %r18;
mov.u64 %rd20, _ZN6thrust6system4cuda6detail5bulk_6detail20s_data_segment_beginE;
cvta.shared.u64 %rd21, %rd20;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail75_GLOBAL__N__51_tmpxft_00003cc6_00000000_7_THCTensorSortInt_cpp1_ii_ae09010e19s_on_chip_allocatorE+8], %rd21;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail75_GLOBAL__N__51_tmpxft_00003cc6_00000000_7_THCTensorSortInt_cpp1_ii_ae09010e19s_on_chip_allocatorE+16], %rd19;

BB49_2:
cvta.to.global.u64 %rd1, %rd14;
cvta.to.global.u64 %rd2, %rd15;
mov.u32 %r3, %ntid.x;
mov.u32 %r19, %ctaid.x;
add.s32 %r4, %r19, %r11;
bar.sync 0;
mul.lo.s32 %r20, %r3, %r12;
cvt.s64.s32	%rd4, %r20;
mad.lo.s32 %r21, %r4, %r3, %r1;
cvt.s64.s32	%rd24, %r21;
mul.wide.s32 %rd22, %r21, 4;
add.s64 %rd26, %rd1, %rd22;
add.s64 %rd25, %rd2, %rd22;
setp.ge.s64	%p4, %rd24, %rd16;
@%p4 bra BB49_4;

BB49_3:
ld.global.u32 %r22, [%rd26];
st.global.u32 [%rd25], %r22;
shl.b64 %rd23, %rd4, 2;
add.s64 %rd26, %rd26, %rd23;
add.s64 %rd25, %rd25, %rd23;
add.s64 %rd24, %rd24, %rd4;
setp.lt.s64	%p5, %rd24, %rd16;
@%p5 bra BB49_3;

BB49_4:
ret;
}


.visible .entry _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIlEESL_NS_9null_typeESM_SM_SM_SM_SM_SM_SM_EEEENS_6detail16wrapped_functionINSP_23unary_transform_functorINS_8identityIlEEEEvEEjSM_SM_SM_SM_SM_SM_EEEEEEEEvT0_(
.param .align 8 .b8 _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIlEESL_NS_9null_typeESM_SM_SM_SM_SM_SM_SM_EEEENS_6detail16wrapped_functionINSP_23unary_transform_functorINS_8identityIlEEEEvEEjSM_SM_SM_SM_SM_SM_EEEEEEEEvT0__param_0[72]
)
{
.reg .pred %p<6>;
.reg .b16 %rs<12>;
.reg .b32 %r<27>;
.reg .b64 %rd<22>;


ld.param.v2.u32 {%r18, %r19}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIlEESL_NS_9null_typeESM_SM_SM_SM_SM_SM_SM_EEEENS_6detail16wrapped_functionINSP_23unary_transform_functorINS_8identityIlEEEEvEEjSM_SM_SM_SM_SM_SM_EEEEEEEEvT0__param_0+56];
ld.param.v2.u32 {%r20, %r21}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIlEESL_NS_9null_typeESM_SM_SM_SM_SM_SM_SM_EEEENS_6detail16wrapped_functionINSP_23unary_transform_functorINS_8identityIlEEEEvEEjSM_SM_SM_SM_SM_SM_EEEEEEEEvT0__param_0+48];
ld.param.u32 %r17, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIlEESL_NS_9null_typeESM_SM_SM_SM_SM_SM_SM_EEEENS_6detail16wrapped_functionINSP_23unary_transform_functorINS_8identityIlEEEEvEEjSM_SM_SM_SM_SM_SM_EEEEEEEEvT0__param_0+64];
ld.param.u32 %r10, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIlEESL_NS_9null_typeESM_SM_SM_SM_SM_SM_SM_EEEENS_6detail16wrapped_functionINSP_23unary_transform_functorINS_8identityIlEEEEvEEjSM_SM_SM_SM_SM_SM_EEEEEEEEvT0__param_0+36];
ld.param.u64 %rd9, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIlEESL_NS_9null_typeESM_SM_SM_SM_SM_SM_SM_EEEENS_6detail16wrapped_functionINSP_23unary_transform_functorINS_8identityIlEEEEvEEjSM_SM_SM_SM_SM_SM_EEEEEEEEvT0__param_0+24];
ld.param.u64 %rd8, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIlEESL_NS_9null_typeESM_SM_SM_SM_SM_SM_SM_EEEENS_6detail16wrapped_functionINSP_23unary_transform_functorINS_8identityIlEEEEvEEjSM_SM_SM_SM_SM_SM_EEEEEEEEvT0__param_0+16];
mov.u32 %r1, %tid.x;
setp.ne.s32	%p1, %r1, 0;
mov.u64 %rd10, _ZN6thrust6system4cuda6detail5bulk_6detail75_GLOBAL__N__51_tmpxft_00003cc6_00000000_7_THCTensorSortInt_cpp1_ii_ae09010e19s_on_chip_allocatorE;
cvta.shared.u64 %rd11, %rd10;
setp.eq.s64	%p2, %rd11, 0;
or.pred %p3, %p1, %p2;
@%p3 bra BB50_2;

cvt.s64.s32	%rd12, %r21;
mov.u32 %r24, 0;
st.shared.u32 [_ZN6thrust6system4cuda6detail5bulk_6detail75_GLOBAL__N__51_tmpxft_00003cc6_00000000_7_THCTensorSortInt_cpp1_ii_ae09010e19s_on_chip_allocatorE], %r24;
mov.u64 %rd13, _ZN6thrust6system4cuda6detail5bulk_6detail20s_data_segment_beginE;
cvta.shared.u64 %rd14, %rd13;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail75_GLOBAL__N__51_tmpxft_00003cc6_00000000_7_THCTensorSortInt_cpp1_ii_ae09010e19s_on_chip_allocatorE+8], %rd14;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail75_GLOBAL__N__51_tmpxft_00003cc6_00000000_7_THCTensorSortInt_cpp1_ii_ae09010e19s_on_chip_allocatorE+16], %rd12;

BB50_2:
mov.u32 %r4, %ntid.x;
mov.u32 %r25, %ctaid.x;
add.s32 %r5, %r25, %r17;
bar.sync 0;
mul.lo.s32 %r6, %r4, %r18;
mad.lo.s32 %r26, %r5, %r4, %r1;
setp.ge.u32	%p4, %r26, %r10;
@%p4 bra BB50_5;

cvta.to.global.u64 %rd15, %rd8;
cvta.to.global.u64 %rd16, %rd9;
mul.wide.u32 %rd17, %r26, 8;
add.s64 %rd21, %rd15, %rd17;
add.s64 %rd20, %rd16, %rd17;
cvt.u64.u32	%rd3, %r6;
shl.b64 %rd19, %rd3, 3;

BB50_4:
ld.global.u64 %rd18, [%rd21];
st.global.u64 [%rd20], %rd18;
add.s64 %rd21, %rd21, %rd19;
add.s64 %rd20, %rd20, %rd19;
add.s32 %r26, %r26, %r6;
setp.lt.u32	%p5, %r26, %r10;
@%p5 bra BB50_4;

BB50_5:
ret;
}


.visible .entry _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIlEESL_NS_9null_typeESM_SM_SM_SM_SM_SM_SM_EEEENS_6detail16wrapped_functionINSP_23unary_transform_functorINS_8identityIlEEEEvEElSM_SM_SM_SM_SM_SM_EEEEEEEEvT0_(
.param .align 8 .b8 _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIlEESL_NS_9null_typeESM_SM_SM_SM_SM_SM_SM_EEEENS_6detail16wrapped_functionINSP_23unary_transform_functorINS_8identityIlEEEEvEElSM_SM_SM_SM_SM_SM_EEEEEEEEvT0__param_0[80]
)
{
.reg .pred %p<6>;
.reg .b16 %rs<12>;
.reg .b32 %r<22>;
.reg .b64 %rd<28>;


ld.param.v2.u32 {%r12, %r13}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIlEESL_NS_9null_typeESM_SM_SM_SM_SM_SM_SM_EEEENS_6detail16wrapped_functionINSP_23unary_transform_functorINS_8identityIlEEEEvEElSM_SM_SM_SM_SM_SM_EEEEEEEEvT0__param_0+64];
ld.param.v2.u32 {%r14, %r15}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIlEESL_NS_9null_typeESM_SM_SM_SM_SM_SM_SM_EEEENS_6detail16wrapped_functionINSP_23unary_transform_functorINS_8identityIlEEEEvEElSM_SM_SM_SM_SM_SM_EEEEEEEEvT0__param_0+56];
ld.param.u32 %r11, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIlEESL_NS_9null_typeESM_SM_SM_SM_SM_SM_SM_EEEENS_6detail16wrapped_functionINSP_23unary_transform_functorINS_8identityIlEEEEvEElSM_SM_SM_SM_SM_SM_EEEEEEEEvT0__param_0+72];
ld.param.u64 %rd16, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIlEESL_NS_9null_typeESM_SM_SM_SM_SM_SM_SM_EEEENS_6detail16wrapped_functionINSP_23unary_transform_functorINS_8identityIlEEEEvEElSM_SM_SM_SM_SM_SM_EEEEEEEEvT0__param_0+40];
ld.param.u64 %rd15, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIlEESL_NS_9null_typeESM_SM_SM_SM_SM_SM_SM_EEEENS_6detail16wrapped_functionINSP_23unary_transform_functorINS_8identityIlEEEEvEElSM_SM_SM_SM_SM_SM_EEEEEEEEvT0__param_0+24];
ld.param.u64 %rd14, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIlEESL_NS_9null_typeESM_SM_SM_SM_SM_SM_SM_EEEENS_6detail16wrapped_functionINSP_23unary_transform_functorINS_8identityIlEEEEvEElSM_SM_SM_SM_SM_SM_EEEEEEEEvT0__param_0+16];
mov.u32 %r1, %tid.x;
setp.ne.s32	%p1, %r1, 0;
mov.u64 %rd17, _ZN6thrust6system4cuda6detail5bulk_6detail75_GLOBAL__N__51_tmpxft_00003cc6_00000000_7_THCTensorSortInt_cpp1_ii_ae09010e19s_on_chip_allocatorE;
cvta.shared.u64 %rd18, %rd17;
setp.eq.s64	%p2, %rd18, 0;
or.pred %p3, %p1, %p2;
@%p3 bra BB51_2;

cvt.s64.s32	%rd19, %r15;
mov.u32 %r18, 0;
st.shared.u32 [_ZN6thrust6system4cuda6detail5bulk_6detail75_GLOBAL__N__51_tmpxft_00003cc6_00000000_7_THCTensorSortInt_cpp1_ii_ae09010e19s_on_chip_allocatorE], %r18;
mov.u64 %rd20, _ZN6thrust6system4cuda6detail5bulk_6detail20s_data_segment_beginE;
cvta.shared.u64 %rd21, %rd20;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail75_GLOBAL__N__51_tmpxft_00003cc6_00000000_7_THCTensorSortInt_cpp1_ii_ae09010e19s_on_chip_allocatorE+8], %rd21;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail75_GLOBAL__N__51_tmpxft_00003cc6_00000000_7_THCTensorSortInt_cpp1_ii_ae09010e19s_on_chip_allocatorE+16], %rd19;

BB51_2:
cvta.to.global.u64 %rd1, %rd14;
cvta.to.global.u64 %rd2, %rd15;
mov.u32 %r3, %ntid.x;
mov.u32 %r19, %ctaid.x;
add.s32 %r4, %r19, %r11;
bar.sync 0;
mul.lo.s32 %r20, %r3, %r12;
cvt.s64.s32	%rd4, %r20;
mad.lo.s32 %r21, %r4, %r3, %r1;
cvt.s64.s32	%rd25, %r21;
mul.wide.s32 %rd22, %r21, 8;
add.s64 %rd27, %rd1, %rd22;
add.s64 %rd26, %rd2, %rd22;
setp.ge.s64	%p4, %rd25, %rd16;
@%p4 bra BB51_4;

BB51_3:
ld.global.u64 %rd23, [%rd27];
st.global.u64 [%rd26], %rd23;
shl.b64 %rd24, %rd4, 3;
add.s64 %rd27, %rd27, %rd24;
add.s64 %rd26, %rd26, %rd24;
add.s64 %rd25, %rd25, %rd4;
setp.lt.s64	%p5, %rd25, %rd16;
@%p5 bra BB51_3;

BB51_4:
ret;
}


.visible .entry _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPKiNS_10device_ptrIiEENS_9null_typeESO_SO_SO_SO_SO_SO_SO_EEEENS_6detail16wrapped_functionINSR_23unary_transform_functorINS_8identityIiEEEEvEEjSO_SO_SO_SO_SO_SO_EEEEEEEEvT0_(
.param .align 8 .b8 _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPKiNS_10device_ptrIiEENS_9null_typeESO_SO_SO_SO_SO_SO_SO_EEEENS_6detail16wrapped_functionINSR_23unary_transform_functorINS_8identityIiEEEEvEEjSO_SO_SO_SO_SO_SO_EEEEEEEEvT0__param_0[72]
)
{
.reg .pred %p<6>;
.reg .b16 %rs<12>;
.reg .b32 %r<28>;
.reg .b64 %rd<21>;


ld.param.v2.u32 {%r18, %r19}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPKiNS_10device_ptrIiEENS_9null_typeESO_SO_SO_SO_SO_SO_SO_EEEENS_6detail16wrapped_functionINSR_23unary_transform_functorINS_8identityIiEEEEvEEjSO_SO_SO_SO_SO_SO_EEEEEEEEvT0__param_0+56];
ld.param.v2.u32 {%r20, %r21}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPKiNS_10device_ptrIiEENS_9null_typeESO_SO_SO_SO_SO_SO_SO_EEEENS_6detail16wrapped_functionINSR_23unary_transform_functorINS_8identityIiEEEEvEEjSO_SO_SO_SO_SO_SO_EEEEEEEEvT0__param_0+48];
ld.param.u32 %r17, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPKiNS_10device_ptrIiEENS_9null_typeESO_SO_SO_SO_SO_SO_SO_EEEENS_6detail16wrapped_functionINSR_23unary_transform_functorINS_8identityIiEEEEvEEjSO_SO_SO_SO_SO_SO_EEEEEEEEvT0__param_0+64];
ld.param.u32 %r10, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPKiNS_10device_ptrIiEENS_9null_typeESO_SO_SO_SO_SO_SO_SO_EEEENS_6detail16wrapped_functionINSR_23unary_transform_functorINS_8identityIiEEEEvEEjSO_SO_SO_SO_SO_SO_EEEEEEEEvT0__param_0+36];
ld.param.u64 %rd9, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPKiNS_10device_ptrIiEENS_9null_typeESO_SO_SO_SO_SO_SO_SO_EEEENS_6detail16wrapped_functionINSR_23unary_transform_functorINS_8identityIiEEEEvEEjSO_SO_SO_SO_SO_SO_EEEEEEEEvT0__param_0+24];
ld.param.u64 %rd8, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPKiNS_10device_ptrIiEENS_9null_typeESO_SO_SO_SO_SO_SO_SO_EEEENS_6detail16wrapped_functionINSR_23unary_transform_functorINS_8identityIiEEEEvEEjSO_SO_SO_SO_SO_SO_EEEEEEEEvT0__param_0+16];
mov.u32 %r1, %tid.x;
setp.ne.s32	%p1, %r1, 0;
mov.u64 %rd10, _ZN6thrust6system4cuda6detail5bulk_6detail75_GLOBAL__N__51_tmpxft_00003cc6_00000000_7_THCTensorSortInt_cpp1_ii_ae09010e19s_on_chip_allocatorE;
cvta.shared.u64 %rd11, %rd10;
setp.eq.s64	%p2, %rd11, 0;
or.pred %p3, %p1, %p2;
@%p3 bra BB52_2;

cvt.s64.s32	%rd12, %r21;
mov.u32 %r24, 0;
st.shared.u32 [_ZN6thrust6system4cuda6detail5bulk_6detail75_GLOBAL__N__51_tmpxft_00003cc6_00000000_7_THCTensorSortInt_cpp1_ii_ae09010e19s_on_chip_allocatorE], %r24;
mov.u64 %rd13, _ZN6thrust6system4cuda6detail5bulk_6detail20s_data_segment_beginE;
cvta.shared.u64 %rd14, %rd13;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail75_GLOBAL__N__51_tmpxft_00003cc6_00000000_7_THCTensorSortInt_cpp1_ii_ae09010e19s_on_chip_allocatorE+8], %rd14;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail75_GLOBAL__N__51_tmpxft_00003cc6_00000000_7_THCTensorSortInt_cpp1_ii_ae09010e19s_on_chip_allocatorE+16], %rd12;

BB52_2:
mov.u32 %r4, %ntid.x;
mov.u32 %r25, %ctaid.x;
add.s32 %r5, %r25, %r17;
bar.sync 0;
mul.lo.s32 %r6, %r4, %r18;
mad.lo.s32 %r27, %r5, %r4, %r1;
setp.ge.u32	%p4, %r27, %r10;
@%p4 bra BB52_5;

cvta.to.global.u64 %rd15, %rd8;
cvta.to.global.u64 %rd16, %rd9;
mul.wide.u32 %rd17, %r27, 4;
add.s64 %rd20, %rd15, %rd17;
add.s64 %rd19, %rd16, %rd17;
cvt.u64.u32	%rd3, %r6;
shl.b64 %rd18, %rd3, 2;

BB52_4:
ld.global.u32 %r26, [%rd20];
st.global.u32 [%rd19], %r26;
add.s64 %rd20, %rd20, %rd18;
add.s64 %rd19, %rd19, %rd18;
add.s32 %r27, %r27, %r6;
setp.lt.u32	%p5, %r27, %r10;
@%p5 bra BB52_4;

BB52_5:
ret;
}


.visible .entry _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPKiNS_10device_ptrIiEENS_9null_typeESO_SO_SO_SO_SO_SO_SO_EEEENS_6detail16wrapped_functionINSR_23unary_transform_functorINS_8identityIiEEEEvEElSO_SO_SO_SO_SO_SO_EEEEEEEEvT0_(
.param .align 8 .b8 _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPKiNS_10device_ptrIiEENS_9null_typeESO_SO_SO_SO_SO_SO_SO_EEEENS_6detail16wrapped_functionINSR_23unary_transform_functorINS_8identityIiEEEEvEElSO_SO_SO_SO_SO_SO_EEEEEEEEvT0__param_0[80]
)
{
.reg .pred %p<6>;
.reg .b16 %rs<12>;
.reg .b32 %r<23>;
.reg .b64 %rd<27>;


ld.param.v2.u32 {%r12, %r13}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPKiNS_10device_ptrIiEENS_9null_typeESO_SO_SO_SO_SO_SO_SO_EEEENS_6detail16wrapped_functionINSR_23unary_transform_functorINS_8identityIiEEEEvEElSO_SO_SO_SO_SO_SO_EEEEEEEEvT0__param_0+64];
ld.param.v2.u32 {%r14, %r15}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPKiNS_10device_ptrIiEENS_9null_typeESO_SO_SO_SO_SO_SO_SO_EEEENS_6detail16wrapped_functionINSR_23unary_transform_functorINS_8identityIiEEEEvEElSO_SO_SO_SO_SO_SO_EEEEEEEEvT0__param_0+56];
ld.param.u32 %r11, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPKiNS_10device_ptrIiEENS_9null_typeESO_SO_SO_SO_SO_SO_SO_EEEENS_6detail16wrapped_functionINSR_23unary_transform_functorINS_8identityIiEEEEvEElSO_SO_SO_SO_SO_SO_EEEEEEEEvT0__param_0+72];
ld.param.u64 %rd16, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPKiNS_10device_ptrIiEENS_9null_typeESO_SO_SO_SO_SO_SO_SO_EEEENS_6detail16wrapped_functionINSR_23unary_transform_functorINS_8identityIiEEEEvEElSO_SO_SO_SO_SO_SO_EEEEEEEEvT0__param_0+40];
ld.param.u64 %rd15, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPKiNS_10device_ptrIiEENS_9null_typeESO_SO_SO_SO_SO_SO_SO_EEEENS_6detail16wrapped_functionINSR_23unary_transform_functorINS_8identityIiEEEEvEElSO_SO_SO_SO_SO_SO_EEEEEEEEvT0__param_0+24];
ld.param.u64 %rd14, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPKiNS_10device_ptrIiEENS_9null_typeESO_SO_SO_SO_SO_SO_SO_EEEENS_6detail16wrapped_functionINSR_23unary_transform_functorINS_8identityIiEEEEvEElSO_SO_SO_SO_SO_SO_EEEEEEEEvT0__param_0+16];
mov.u32 %r1, %tid.x;
setp.ne.s32	%p1, %r1, 0;
mov.u64 %rd17, _ZN6thrust6system4cuda6detail5bulk_6detail75_GLOBAL__N__51_tmpxft_00003cc6_00000000_7_THCTensorSortInt_cpp1_ii_ae09010e19s_on_chip_allocatorE;
cvta.shared.u64 %rd18, %rd17;
setp.eq.s64	%p2, %rd18, 0;
or.pred %p3, %p1, %p2;
@%p3 bra BB53_2;

cvt.s64.s32	%rd19, %r15;
mov.u32 %r18, 0;
st.shared.u32 [_ZN6thrust6system4cuda6detail5bulk_6detail75_GLOBAL__N__51_tmpxft_00003cc6_00000000_7_THCTensorSortInt_cpp1_ii_ae09010e19s_on_chip_allocatorE], %r18;
mov.u64 %rd20, _ZN6thrust6system4cuda6detail5bulk_6detail20s_data_segment_beginE;
cvta.shared.u64 %rd21, %rd20;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail75_GLOBAL__N__51_tmpxft_00003cc6_00000000_7_THCTensorSortInt_cpp1_ii_ae09010e19s_on_chip_allocatorE+8], %rd21;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail75_GLOBAL__N__51_tmpxft_00003cc6_00000000_7_THCTensorSortInt_cpp1_ii_ae09010e19s_on_chip_allocatorE+16], %rd19;

BB53_2:
cvta.to.global.u64 %rd1, %rd14;
cvta.to.global.u64 %rd2, %rd15;
mov.u32 %r3, %ntid.x;
mov.u32 %r19, %ctaid.x;
add.s32 %r4, %r19, %r11;
bar.sync 0;
mul.lo.s32 %r20, %r3, %r12;
cvt.s64.s32	%rd4, %r20;
mad.lo.s32 %r21, %r4, %r3, %r1;
cvt.s64.s32	%rd24, %r21;
mul.wide.s32 %rd22, %r21, 4;
add.s64 %rd26, %rd1, %rd22;
add.s64 %rd25, %rd2, %rd22;
setp.ge.s64	%p4, %rd24, %rd16;
@%p4 bra BB53_4;

BB53_3:
ld.global.u32 %r22, [%rd26];
st.global.u32 [%rd25], %r22;
shl.b64 %rd23, %rd4, 2;
add.s64 %rd26, %rd26, %rd23;
add.s64 %rd25, %rd25, %rd23;
add.s64 %rd24, %rd24, %rd4;
setp.lt.s64	%p5, %rd24, %rd16;
@%p5 bra BB53_3;

BB53_4:
ret;
}


.visible .entry _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPKlNS_10device_ptrIlEENS_9null_typeESO_SO_SO_SO_SO_SO_SO_EEEENS_6detail16wrapped_functionINSR_23unary_transform_functorINS_8identityIlEEEEvEEjSO_SO_SO_SO_SO_SO_EEEEEEEEvT0_(
.param .align 8 .b8 _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPKlNS_10device_ptrIlEENS_9null_typeESO_SO_SO_SO_SO_SO_SO_EEEENS_6detail16wrapped_functionINSR_23unary_transform_functorINS_8identityIlEEEEvEEjSO_SO_SO_SO_SO_SO_EEEEEEEEvT0__param_0[72]
)
{
.reg .pred %p<6>;
.reg .b16 %rs<12>;
.reg .b32 %r<27>;
.reg .b64 %rd<22>;


ld.param.v2.u32 {%r18, %r19}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPKlNS_10device_ptrIlEENS_9null_typeESO_SO_SO_SO_SO_SO_SO_EEEENS_6detail16wrapped_functionINSR_23unary_transform_functorINS_8identityIlEEEEvEEjSO_SO_SO_SO_SO_SO_EEEEEEEEvT0__param_0+56];
ld.param.v2.u32 {%r20, %r21}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPKlNS_10device_ptrIlEENS_9null_typeESO_SO_SO_SO_SO_SO_SO_EEEENS_6detail16wrapped_functionINSR_23unary_transform_functorINS_8identityIlEEEEvEEjSO_SO_SO_SO_SO_SO_EEEEEEEEvT0__param_0+48];
ld.param.u32 %r17, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPKlNS_10device_ptrIlEENS_9null_typeESO_SO_SO_SO_SO_SO_SO_EEEENS_6detail16wrapped_functionINSR_23unary_transform_functorINS_8identityIlEEEEvEEjSO_SO_SO_SO_SO_SO_EEEEEEEEvT0__param_0+64];
ld.param.u32 %r10, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPKlNS_10device_ptrIlEENS_9null_typeESO_SO_SO_SO_SO_SO_SO_EEEENS_6detail16wrapped_functionINSR_23unary_transform_functorINS_8identityIlEEEEvEEjSO_SO_SO_SO_SO_SO_EEEEEEEEvT0__param_0+36];
ld.param.u64 %rd9, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPKlNS_10device_ptrIlEENS_9null_typeESO_SO_SO_SO_SO_SO_SO_EEEENS_6detail16wrapped_functionINSR_23unary_transform_functorINS_8identityIlEEEEvEEjSO_SO_SO_SO_SO_SO_EEEEEEEEvT0__param_0+24];
ld.param.u64 %rd8, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPKlNS_10device_ptrIlEENS_9null_typeESO_SO_SO_SO_SO_SO_SO_EEEENS_6detail16wrapped_functionINSR_23unary_transform_functorINS_8identityIlEEEEvEEjSO_SO_SO_SO_SO_SO_EEEEEEEEvT0__param_0+16];
mov.u32 %r1, %tid.x;
setp.ne.s32	%p1, %r1, 0;
mov.u64 %rd10, _ZN6thrust6system4cuda6detail5bulk_6detail75_GLOBAL__N__51_tmpxft_00003cc6_00000000_7_THCTensorSortInt_cpp1_ii_ae09010e19s_on_chip_allocatorE;
cvta.shared.u64 %rd11, %rd10;
setp.eq.s64	%p2, %rd11, 0;
or.pred %p3, %p1, %p2;
@%p3 bra BB54_2;

cvt.s64.s32	%rd12, %r21;
mov.u32 %r24, 0;
st.shared.u32 [_ZN6thrust6system4cuda6detail5bulk_6detail75_GLOBAL__N__51_tmpxft_00003cc6_00000000_7_THCTensorSortInt_cpp1_ii_ae09010e19s_on_chip_allocatorE], %r24;
mov.u64 %rd13, _ZN6thrust6system4cuda6detail5bulk_6detail20s_data_segment_beginE;
cvta.shared.u64 %rd14, %rd13;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail75_GLOBAL__N__51_tmpxft_00003cc6_00000000_7_THCTensorSortInt_cpp1_ii_ae09010e19s_on_chip_allocatorE+8], %rd14;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail75_GLOBAL__N__51_tmpxft_00003cc6_00000000_7_THCTensorSortInt_cpp1_ii_ae09010e19s_on_chip_allocatorE+16], %rd12;

BB54_2:
mov.u32 %r4, %ntid.x;
mov.u32 %r25, %ctaid.x;
add.s32 %r5, %r25, %r17;
bar.sync 0;
mul.lo.s32 %r6, %r4, %r18;
mad.lo.s32 %r26, %r5, %r4, %r1;
setp.ge.u32	%p4, %r26, %r10;
@%p4 bra BB54_5;

cvta.to.global.u64 %rd15, %rd8;
cvta.to.global.u64 %rd16, %rd9;
mul.wide.u32 %rd17, %r26, 8;
add.s64 %rd21, %rd15, %rd17;
add.s64 %rd20, %rd16, %rd17;
cvt.u64.u32	%rd3, %r6;
shl.b64 %rd19, %rd3, 3;

BB54_4:
ld.global.u64 %rd18, [%rd21];
st.global.u64 [%rd20], %rd18;
add.s64 %rd21, %rd21, %rd19;
add.s64 %rd20, %rd20, %rd19;
add.s32 %r26, %r26, %r6;
setp.lt.u32	%p5, %r26, %r10;
@%p5 bra BB54_4;

BB54_5:
ret;
}


.visible .entry _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPKlNS_10device_ptrIlEENS_9null_typeESO_SO_SO_SO_SO_SO_SO_EEEENS_6detail16wrapped_functionINSR_23unary_transform_functorINS_8identityIlEEEEvEElSO_SO_SO_SO_SO_SO_EEEEEEEEvT0_(
.param .align 8 .b8 _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPKlNS_10device_ptrIlEENS_9null_typeESO_SO_SO_SO_SO_SO_SO_EEEENS_6detail16wrapped_functionINSR_23unary_transform_functorINS_8identityIlEEEEvEElSO_SO_SO_SO_SO_SO_EEEEEEEEvT0__param_0[80]
)
{
.reg .pred %p<6>;
.reg .b16 %rs<12>;
.reg .b32 %r<22>;
.reg .b64 %rd<28>;


ld.param.v2.u32 {%r12, %r13}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPKlNS_10device_ptrIlEENS_9null_typeESO_SO_SO_SO_SO_SO_SO_EEEENS_6detail16wrapped_functionINSR_23unary_transform_functorINS_8identityIlEEEEvEElSO_SO_SO_SO_SO_SO_EEEEEEEEvT0__param_0+64];
ld.param.v2.u32 {%r14, %r15}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPKlNS_10device_ptrIlEENS_9null_typeESO_SO_SO_SO_SO_SO_SO_EEEENS_6detail16wrapped_functionINSR_23unary_transform_functorINS_8identityIlEEEEvEElSO_SO_SO_SO_SO_SO_EEEEEEEEvT0__param_0+56];
ld.param.u32 %r11, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPKlNS_10device_ptrIlEENS_9null_typeESO_SO_SO_SO_SO_SO_SO_EEEENS_6detail16wrapped_functionINSR_23unary_transform_functorINS_8identityIlEEEEvEElSO_SO_SO_SO_SO_SO_EEEEEEEEvT0__param_0+72];
ld.param.u64 %rd16, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPKlNS_10device_ptrIlEENS_9null_typeESO_SO_SO_SO_SO_SO_SO_EEEENS_6detail16wrapped_functionINSR_23unary_transform_functorINS_8identityIlEEEEvEElSO_SO_SO_SO_SO_SO_EEEEEEEEvT0__param_0+40];
ld.param.u64 %rd15, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPKlNS_10device_ptrIlEENS_9null_typeESO_SO_SO_SO_SO_SO_SO_EEEENS_6detail16wrapped_functionINSR_23unary_transform_functorINS_8identityIlEEEEvEElSO_SO_SO_SO_SO_SO_EEEEEEEEvT0__param_0+24];
ld.param.u64 %rd14, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPKlNS_10device_ptrIlEENS_9null_typeESO_SO_SO_SO_SO_SO_SO_EEEENS_6detail16wrapped_functionINSR_23unary_transform_functorINS_8identityIlEEEEvEElSO_SO_SO_SO_SO_SO_EEEEEEEEvT0__param_0+16];
mov.u32 %r1, %tid.x;
setp.ne.s32	%p1, %r1, 0;
mov.u64 %rd17, _ZN6thrust6system4cuda6detail5bulk_6detail75_GLOBAL__N__51_tmpxft_00003cc6_00000000_7_THCTensorSortInt_cpp1_ii_ae09010e19s_on_chip_allocatorE;
cvta.shared.u64 %rd18, %rd17;
setp.eq.s64	%p2, %rd18, 0;
or.pred %p3, %p1, %p2;
@%p3 bra BB55_2;

cvt.s64.s32	%rd19, %r15;
mov.u32 %r18, 0;
st.shared.u32 [_ZN6thrust6system4cuda6detail5bulk_6detail75_GLOBAL__N__51_tmpxft_00003cc6_00000000_7_THCTensorSortInt_cpp1_ii_ae09010e19s_on_chip_allocatorE], %r18;
mov.u64 %rd20, _ZN6thrust6system4cuda6detail5bulk_6detail20s_data_segment_beginE;
cvta.shared.u64 %rd21, %rd20;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail75_GLOBAL__N__51_tmpxft_00003cc6_00000000_7_THCTensorSortInt_cpp1_ii_ae09010e19s_on_chip_allocatorE+8], %rd21;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail75_GLOBAL__N__51_tmpxft_00003cc6_00000000_7_THCTensorSortInt_cpp1_ii_ae09010e19s_on_chip_allocatorE+16], %rd19;

BB55_2:
cvta.to.global.u64 %rd1, %rd14;
cvta.to.global.u64 %rd2, %rd15;
mov.u32 %r3, %ntid.x;
mov.u32 %r19, %ctaid.x;
add.s32 %r4, %r19, %r11;
bar.sync 0;
mul.lo.s32 %r20, %r3, %r12;
cvt.s64.s32	%rd4, %r20;
mad.lo.s32 %r21, %r4, %r3, %r1;
cvt.s64.s32	%rd25, %r21;
mul.wide.s32 %rd22, %r21, 8;
add.s64 %rd27, %rd1, %rd22;
add.s64 %rd26, %rd2, %rd22;
setp.ge.s64	%p4, %rd25, %rd16;
@%p4 bra BB55_4;

BB55_3:
ld.global.u64 %rd23, [%rd27];
st.global.u64 [%rd26], %rd23;
shl.b64 %rd24, %rd4, 3;
add.s64 %rd27, %rd27, %rd24;
add.s64 %rd26, %rd26, %rd24;
add.s64 %rd25, %rd25, %rd4;
setp.lt.s64	%p5, %rd25, %rd16;
@%p5 bra BB55_3;

BB55_4:
ret;
}


.visible .entry _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIjNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSJ_INSG_INS_10device_ptrIiEENS14_IlEESW_SW_SW_SW_SW_SW_SW_SW_EEEEjNSN_13compare_firstI10ThrustLTOpIiEEEEEEEvEEjSW_SW_SW_SW_SW_SW_EEEEEEEEvT0_(
.param .align 8 .b8 _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIjNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSJ_INSG_INS_10device_ptrIiEENS14_IlEESW_SW_SW_SW_SW_SW_SW_SW_EEEEjNSN_13compare_firstI10ThrustLTOpIiEEEEEEEvEEjSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0[104]
)
{
.reg .pred %p<10>;
.reg .b16 %rs<27>;
.reg .b32 %r<67>;
.reg .b64 %rd<38>;


ld.param.v2.u32 {%r33, %r34}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIjNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSJ_INSG_INS_10device_ptrIiEENS14_IlEESW_SW_SW_SW_SW_SW_SW_SW_EEEEjNSN_13compare_firstI10ThrustLTOpIiEEEEEEEvEEjSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+88];
ld.param.v2.u32 {%r35, %r36}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIjNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSJ_INSG_INS_10device_ptrIiEENS14_IlEESW_SW_SW_SW_SW_SW_SW_SW_EEEEjNSN_13compare_firstI10ThrustLTOpIiEEEEEEEvEEjSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+80];
ld.param.v2.u32 {%r39, %r40}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIjNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSJ_INSG_INS_10device_ptrIiEENS14_IlEESW_SW_SW_SW_SW_SW_SW_SW_EEEEjNSN_13compare_firstI10ThrustLTOpIiEEEEEEEvEEjSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+48];
ld.param.u32 %r32, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIjNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSJ_INSG_INS_10device_ptrIiEENS14_IlEESW_SW_SW_SW_SW_SW_SW_SW_EEEEjNSN_13compare_firstI10ThrustLTOpIiEEEEEEEvEEjSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+96];
ld.param.u32 %r25, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIjNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSJ_INSG_INS_10device_ptrIiEENS14_IlEESW_SW_SW_SW_SW_SW_SW_SW_EEEEjNSN_13compare_firstI10ThrustLTOpIiEEEEEEEvEEjSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+64];
ld.param.u32 %r24, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIjNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSJ_INSG_INS_10device_ptrIiEENS14_IlEESW_SW_SW_SW_SW_SW_SW_SW_EEEEjNSN_13compare_firstI10ThrustLTOpIiEEEEEEEvEEjSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+56];
ld.param.u64 %rd13, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIjNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSJ_INSG_INS_10device_ptrIiEENS14_IlEESW_SW_SW_SW_SW_SW_SW_SW_EEEEjNSN_13compare_firstI10ThrustLTOpIiEEEEEEEvEEjSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+32];
ld.param.u64 %rd12, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIjNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSJ_INSG_INS_10device_ptrIiEENS14_IlEESW_SW_SW_SW_SW_SW_SW_SW_EEEEjNSN_13compare_firstI10ThrustLTOpIiEEEEEEEvEEjSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+24];
ld.param.u64 %rd11, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIjNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSJ_INSG_INS_10device_ptrIiEENS14_IlEESW_SW_SW_SW_SW_SW_SW_SW_EEEEjNSN_13compare_firstI10ThrustLTOpIiEEEEEEEvEEjSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+16];
mov.u32 %r1, %tid.x;
setp.ne.s32	%p1, %r1, 0;
mov.u64 %rd15, _ZN6thrust6system4cuda6detail5bulk_6detail75_GLOBAL__N__51_tmpxft_00003cc6_00000000_7_THCTensorSortInt_cpp1_ii_ae09010e19s_on_chip_allocatorE;
cvta.shared.u64 %rd16, %rd15;
setp.eq.s64	%p2, %rd16, 0;
or.pred %p3, %p1, %p2;
@%p3 bra BB56_2;

cvt.s64.s32	%rd17, %r36;
mov.u32 %r41, 0;
st.shared.u32 [_ZN6thrust6system4cuda6detail5bulk_6detail75_GLOBAL__N__51_tmpxft_00003cc6_00000000_7_THCTensorSortInt_cpp1_ii_ae09010e19s_on_chip_allocatorE], %r41;
mov.u64 %rd18, _ZN6thrust6system4cuda6detail5bulk_6detail20s_data_segment_beginE;
cvta.shared.u64 %rd19, %rd18;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail75_GLOBAL__N__51_tmpxft_00003cc6_00000000_7_THCTensorSortInt_cpp1_ii_ae09010e19s_on_chip_allocatorE+8], %rd19;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail75_GLOBAL__N__51_tmpxft_00003cc6_00000000_7_THCTensorSortInt_cpp1_ii_ae09010e19s_on_chip_allocatorE+16], %rd17;

BB56_2:
mov.u32 %r3, %ntid.x;
mov.u32 %r42, %ctaid.x;
add.s32 %r4, %r42, %r32;
bar.sync 0;
mad.lo.s32 %r64, %r4, %r3, %r1;
setp.ge.u32	%p4, %r64, %r25;
@%p4 bra BB56_8;

cvta.to.global.u64 %rd20, %rd12;
cvta.to.global.u64 %rd1, %rd13;
mul.lo.s32 %r8, %r3, %r33;
cvt.u64.u32	%rd21, %r64;
add.s64 %rd37, %rd21, %rd11;
mul.wide.u32 %rd22, %r64, 4;
add.s64 %rd36, %rd20, %rd22;
neg.s32 %r43, %r24;
cvt.u64.u32	%rd4, %r43;
shr.u32 %r9, %r24, 1;

BB56_4:
cvt.u32.u64	%r44, %rd4;
cvt.u32.u64	%r45, %rd37;
and.b32 %r46, %r45, %r44;
mul.lo.s32 %r47, %r46, %r40;
add.s32 %r48, %r46, %r9;
mul.lo.s32 %r49, %r48, %r40;
min.u32 %r11, %r49, %r39;
sub.s32 %r50, %r39, %r47;
mul.lo.s32 %r51, %r9, %r40;
min.u32 %r52, %r50, %r51;
sub.s32 %r53, %r39, %r11;
min.u32 %r54, %r53, %r51;
add.s32 %r55, %r54, %r52;
cvt.u64.u32	%rd23, %r40;
mul.lo.s64 %rd24, %rd37, %rd23;
cvt.u64.u32	%rd7, %r47;
sub.s64 %rd25, %rd24, %rd7;
cvt.u32.u64	%r56, %rd25;
min.u32 %r12, %r56, %r55;
setp.lt.u32	%p5, %r12, %r54;
sub.s32 %r57, %r12, %r54;
selp.b32	%r66, 0, %r57, %p5;
min.u32 %r65, %r52, %r12;
setp.ge.u32	%p6, %r66, %r65;
@%p6 bra BB56_7;

cvt.u64.u32	%rd8, %r11;
add.s32 %r15, %r12, -1;

BB56_6:
add.s32 %r58, %r65, %r66;
shr.u32 %r59, %r58, 1;
sub.s32 %r60, %r15, %r59;
cvt.u64.u32	%rd26, %r60;
add.s64 %rd27, %rd26, %rd8;
shl.b64 %rd28, %rd27, 2;
add.s64 %rd29, %rd1, %rd28;
cvt.u64.u32	%rd30, %r59;
add.s64 %rd31, %rd30, %rd7;
shl.b64 %rd32, %rd31, 2;
add.s64 %rd33, %rd1, %rd32;
ld.global.u32 %r61, [%rd33];
ld.global.u32 %r62, [%rd29];
setp.lt.s32	%p7, %r62, %r61;
add.s32 %r63, %r59, 1;
selp.b32	%r66, %r66, %r63, %p7;
selp.b32	%r65, %r59, %r65, %p7;
setp.lt.u32	%p8, %r66, %r65;
@%p8 bra BB56_6;

BB56_7:
st.global.u32 [%rd36], %r66;
cvt.u64.u32	%rd34, %r8;
add.s64 %rd37, %rd37, %rd34;
mul.wide.u32 %rd35, %r8, 4;
add.s64 %rd36, %rd36, %rd35;
add.s32 %r64, %r64, %r8;
setp.lt.u32	%p9, %r64, %r25;
@%p9 bra BB56_4;

BB56_8:
ret;
}


.visible .entry _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIjNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSJ_INSG_INS_10device_ptrIiEENS14_IlEESW_SW_SW_SW_SW_SW_SW_SW_EEEEjNSN_13compare_firstI10ThrustLTOpIiEEEEEEEvEElSW_SW_SW_SW_SW_SW_EEEEEEEEvT0_(
.param .align 8 .b8 _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIjNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSJ_INSG_INS_10device_ptrIiEENS14_IlEESW_SW_SW_SW_SW_SW_SW_SW_EEEEjNSN_13compare_firstI10ThrustLTOpIiEEEEEEEvEElSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0[104]
)
{
.reg .pred %p<10>;
.reg .b16 %rs<19>;
.reg .b32 %r<62>;
.reg .b64 %rd<43>;


ld.param.v2.u32 {%r27, %r28}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIjNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSJ_INSG_INS_10device_ptrIiEENS14_IlEESW_SW_SW_SW_SW_SW_SW_SW_EEEEjNSN_13compare_firstI10ThrustLTOpIiEEEEEEEvEElSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+88];
ld.param.v2.u32 {%r29, %r30}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIjNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSJ_INSG_INS_10device_ptrIiEENS14_IlEESW_SW_SW_SW_SW_SW_SW_SW_EEEEjNSN_13compare_firstI10ThrustLTOpIiEEEEEEEvEElSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+80];
ld.param.v2.u32 {%r33, %r34}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIjNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSJ_INSG_INS_10device_ptrIiEENS14_IlEESW_SW_SW_SW_SW_SW_SW_SW_EEEEjNSN_13compare_firstI10ThrustLTOpIiEEEEEEEvEElSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+48];
ld.param.u32 %r26, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIjNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSJ_INSG_INS_10device_ptrIiEENS14_IlEESW_SW_SW_SW_SW_SW_SW_SW_EEEEjNSN_13compare_firstI10ThrustLTOpIiEEEEEEEvEElSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+96];
ld.param.u64 %rd20, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIjNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSJ_INSG_INS_10device_ptrIiEENS14_IlEESW_SW_SW_SW_SW_SW_SW_SW_EEEEjNSN_13compare_firstI10ThrustLTOpIiEEEEEEEvEElSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+64];
ld.param.u32 %r19, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIjNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSJ_INSG_INS_10device_ptrIiEENS14_IlEESW_SW_SW_SW_SW_SW_SW_SW_EEEEjNSN_13compare_firstI10ThrustLTOpIiEEEEEEEvEElSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+56];
ld.param.u64 %rd18, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIjNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSJ_INSG_INS_10device_ptrIiEENS14_IlEESW_SW_SW_SW_SW_SW_SW_SW_EEEEjNSN_13compare_firstI10ThrustLTOpIiEEEEEEEvEElSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+32];
ld.param.u64 %rd17, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIjNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSJ_INSG_INS_10device_ptrIiEENS14_IlEESW_SW_SW_SW_SW_SW_SW_SW_EEEEjNSN_13compare_firstI10ThrustLTOpIiEEEEEEEvEElSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+24];
ld.param.u64 %rd16, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIjNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSJ_INSG_INS_10device_ptrIiEENS14_IlEESW_SW_SW_SW_SW_SW_SW_SW_EEEEjNSN_13compare_firstI10ThrustLTOpIiEEEEEEEvEElSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+16];
mov.u32 %r1, %tid.x;
setp.ne.s32	%p1, %r1, 0;
mov.u64 %rd21, _ZN6thrust6system4cuda6detail5bulk_6detail75_GLOBAL__N__51_tmpxft_00003cc6_00000000_7_THCTensorSortInt_cpp1_ii_ae09010e19s_on_chip_allocatorE;
cvta.shared.u64 %rd22, %rd21;
setp.eq.s64	%p2, %rd22, 0;
or.pred %p3, %p1, %p2;
@%p3 bra BB57_2;

cvt.s64.s32	%rd23, %r30;
mov.u32 %r35, 0;
st.shared.u32 [_ZN6thrust6system4cuda6detail5bulk_6detail75_GLOBAL__N__51_tmpxft_00003cc6_00000000_7_THCTensorSortInt_cpp1_ii_ae09010e19s_on_chip_allocatorE], %r35;
mov.u64 %rd24, _ZN6thrust6system4cuda6detail5bulk_6detail20s_data_segment_beginE;
cvta.shared.u64 %rd25, %rd24;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail75_GLOBAL__N__51_tmpxft_00003cc6_00000000_7_THCTensorSortInt_cpp1_ii_ae09010e19s_on_chip_allocatorE+8], %rd25;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail75_GLOBAL__N__51_tmpxft_00003cc6_00000000_7_THCTensorSortInt_cpp1_ii_ae09010e19s_on_chip_allocatorE+16], %rd23;

BB57_2:
mov.u32 %r2, %ntid.x;
mov.u32 %r36, %ctaid.x;
add.s32 %r3, %r36, %r26;
bar.sync 0;
mad.lo.s32 %r37, %r3, %r2, %r1;
cvt.s64.s32	%rd40, %r37;
setp.ge.s64	%p4, %rd40, %rd20;
@%p4 bra BB57_8;

cvta.to.global.u64 %rd26, %rd17;
cvta.to.global.u64 %rd3, %rd18;
mul.lo.s32 %r38, %r2, %r27;
cvt.s64.s32	%rd4, %r38;
add.s64 %rd42, %rd40, %rd16;
shl.b64 %rd27, %rd40, 2;
add.s64 %rd41, %rd26, %rd27;
neg.s32 %r39, %r19;
cvt.u64.u32	%rd7, %r39;
shr.u32 %r6, %r19, 1;

BB57_4:
cvt.u32.u64	%r40, %rd7;
cvt.u32.u64	%r41, %rd42;
and.b32 %r42, %r41, %r40;
mul.lo.s32 %r43, %r42, %r34;
add.s32 %r44, %r42, %r6;
mul.lo.s32 %r45, %r44, %r34;
min.u32 %r7, %r45, %r33;
sub.s32 %r46, %r33, %r43;
mul.lo.s32 %r47, %r6, %r34;
min.u32 %r48, %r46, %r47;
sub.s32 %r49, %r33, %r7;
min.u32 %r50, %r49, %r47;
add.s32 %r51, %r50, %r48;
cvt.u64.u32	%rd28, %r34;
mul.lo.s64 %rd29, %rd42, %rd28;
cvt.u64.u32	%rd11, %r43;
sub.s64 %rd30, %rd29, %rd11;
cvt.u32.u64	%r52, %rd30;
min.u32 %r8, %r52, %r51;
setp.lt.u32	%p5, %r8, %r50;
sub.s32 %r53, %r8, %r50;
selp.b32	%r61, 0, %r53, %p5;
min.u32 %r60, %r48, %r8;
setp.ge.u32	%p6, %r61, %r60;
@%p6 bra BB57_7;

cvt.u64.u32	%rd12, %r7;
add.s32 %r11, %r8, -1;

BB57_6:
add.s32 %r54, %r60, %r61;
shr.u32 %r55, %r54, 1;
sub.s32 %r56, %r11, %r55;
cvt.u64.u32	%rd31, %r56;
add.s64 %rd32, %rd31, %rd12;
shl.b64 %rd33, %rd32, 2;
add.s64 %rd34, %rd3, %rd33;
cvt.u64.u32	%rd35, %r55;
add.s64 %rd36, %rd35, %rd11;
shl.b64 %rd37, %rd36, 2;
add.s64 %rd38, %rd3, %rd37;
ld.global.u32 %r57, [%rd38];
ld.global.u32 %r58, [%rd34];
setp.lt.s32	%p7, %r58, %r57;
add.s32 %r59, %r55, 1;
selp.b32	%r61, %r61, %r59, %p7;
selp.b32	%r60, %r55, %r60, %p7;
setp.lt.u32	%p8, %r61, %r60;
@%p8 bra BB57_6;

BB57_7:
st.global.u32 [%rd41], %r61;
add.s64 %rd42, %rd42, %rd4;
shl.b64 %rd39, %rd4, 2;
add.s64 %rd41, %rd41, %rd39;
add.s64 %rd40, %rd40, %rd4;
setp.lt.s64	%p9, %rd40, %rd20;
@%p9 bra BB57_4;

BB57_8:
ret;
}


.visible .entry _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIjNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSO_INSP_INSG_IilSW_SW_SW_SW_SW_SW_SW_SW_EEST_SL_SL_EEEEjNSN_13compare_firstI10ThrustLTOpIiEEEEEEEvEEjSW_SW_SW_SW_SW_SW_EEEEEEEEvT0_(
.param .align 8 .b8 _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIjNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSO_INSP_INSG_IilSW_SW_SW_SW_SW_SW_SW_SW_EEST_SL_SL_EEEEjNSN_13compare_firstI10ThrustLTOpIiEEEEEEEvEEjSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0[96]
)
{
.reg .pred %p<10>;
.reg .b16 %rs<27>;
.reg .b32 %r<67>;
.reg .b64 %rd<37>;


ld.param.v2.u32 {%r33, %r34}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIjNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSO_INSP_INSG_IilSW_SW_SW_SW_SW_SW_SW_SW_EEST_SL_SL_EEEEjNSN_13compare_firstI10ThrustLTOpIiEEEEEEEvEEjSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+80];
ld.param.v2.u32 {%r35, %r36}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIjNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSO_INSP_INSG_IilSW_SW_SW_SW_SW_SW_SW_SW_EEST_SL_SL_EEEEjNSN_13compare_firstI10ThrustLTOpIiEEEEEEEvEEjSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+72];
ld.param.v2.u32 {%r39, %r40}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIjNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSO_INSP_INSG_IilSW_SW_SW_SW_SW_SW_SW_SW_EEST_SL_SL_EEEEjNSN_13compare_firstI10ThrustLTOpIiEEEEEEEvEEjSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+40];
ld.param.u32 %r32, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIjNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSO_INSP_INSG_IilSW_SW_SW_SW_SW_SW_SW_SW_EEST_SL_SL_EEEEjNSN_13compare_firstI10ThrustLTOpIiEEEEEEEvEEjSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+88];
ld.param.u32 %r25, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIjNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSO_INSP_INSG_IilSW_SW_SW_SW_SW_SW_SW_SW_EEST_SL_SL_EEEEjNSN_13compare_firstI10ThrustLTOpIiEEEEEEEvEEjSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+56];
ld.param.u32 %r24, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIjNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSO_INSP_INSG_IilSW_SW_SW_SW_SW_SW_SW_SW_EEST_SL_SL_EEEEjNSN_13compare_firstI10ThrustLTOpIiEEEEEEEvEEjSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+48];
ld.param.u64 %rd13, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIjNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSO_INSP_INSG_IilSW_SW_SW_SW_SW_SW_SW_SW_EEST_SL_SL_EEEEjNSN_13compare_firstI10ThrustLTOpIiEEEEEEEvEEjSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+32];
ld.param.u64 %rd12, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIjNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSO_INSP_INSG_IilSW_SW_SW_SW_SW_SW_SW_SW_EEST_SL_SL_EEEEjNSN_13compare_firstI10ThrustLTOpIiEEEEEEEvEEjSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+24];
ld.param.u64 %rd11, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIjNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSO_INSP_INSG_IilSW_SW_SW_SW_SW_SW_SW_SW_EEST_SL_SL_EEEEjNSN_13compare_firstI10ThrustLTOpIiEEEEEEEvEEjSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+16];
mov.u32 %r1, %tid.x;
setp.ne.s32	%p1, %r1, 0;
mov.u64 %rd14, _ZN6thrust6system4cuda6detail5bulk_6detail75_GLOBAL__N__51_tmpxft_00003cc6_00000000_7_THCTensorSortInt_cpp1_ii_ae09010e19s_on_chip_allocatorE;
cvta.shared.u64 %rd15, %rd14;
setp.eq.s64	%p2, %rd15, 0;
or.pred %p3, %p1, %p2;
@%p3 bra BB58_2;

cvt.s64.s32	%rd16, %r36;
mov.u32 %r41, 0;
st.shared.u32 [_ZN6thrust6system4cuda6detail5bulk_6detail75_GLOBAL__N__51_tmpxft_00003cc6_00000000_7_THCTensorSortInt_cpp1_ii_ae09010e19s_on_chip_allocatorE], %r41;
mov.u64 %rd17, _ZN6thrust6system4cuda6detail5bulk_6detail20s_data_segment_beginE;
cvta.shared.u64 %rd18, %rd17;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail75_GLOBAL__N__51_tmpxft_00003cc6_00000000_7_THCTensorSortInt_cpp1_ii_ae09010e19s_on_chip_allocatorE+8], %rd18;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail75_GLOBAL__N__51_tmpxft_00003cc6_00000000_7_THCTensorSortInt_cpp1_ii_ae09010e19s_on_chip_allocatorE+16], %rd16;

BB58_2:
mov.u32 %r3, %ntid.x;
mov.u32 %r42, %ctaid.x;
add.s32 %r4, %r42, %r32;
bar.sync 0;
mad.lo.s32 %r64, %r4, %r3, %r1;
setp.ge.u32	%p4, %r64, %r25;
@%p4 bra BB58_8;

cvta.to.global.u64 %rd19, %rd12;
cvta.to.global.u64 %rd1, %rd13;
mul.lo.s32 %r8, %r3, %r33;
cvt.u64.u32	%rd20, %r64;
add.s64 %rd36, %rd20, %rd11;
mul.wide.u32 %rd21, %r64, 4;
add.s64 %rd35, %rd19, %rd21;
neg.s32 %r43, %r24;
cvt.u64.u32	%rd4, %r43;
shr.u32 %r9, %r24, 1;

BB58_4:
cvt.u32.u64	%r44, %rd4;
cvt.u32.u64	%r45, %rd36;
and.b32 %r46, %r45, %r44;
mul.lo.s32 %r47, %r46, %r40;
add.s32 %r48, %r46, %r9;
mul.lo.s32 %r49, %r48, %r40;
min.u32 %r11, %r49, %r39;
sub.s32 %r50, %r39, %r47;
mul.lo.s32 %r51, %r9, %r40;
min.u32 %r52, %r50, %r51;
sub.s32 %r53, %r39, %r11;
min.u32 %r54, %r53, %r51;
add.s32 %r55, %r54, %r52;
cvt.u64.u32	%rd22, %r40;
mul.lo.s64 %rd23, %rd36, %rd22;
cvt.u64.u32	%rd7, %r47;
sub.s64 %rd24, %rd23, %rd7;
cvt.u32.u64	%r56, %rd24;
min.u32 %r12, %r56, %r55;
setp.lt.u32	%p5, %r12, %r54;
sub.s32 %r57, %r12, %r54;
selp.b32	%r66, 0, %r57, %p5;
min.u32 %r65, %r52, %r12;
setp.ge.u32	%p6, %r66, %r65;
@%p6 bra BB58_7;

cvt.u64.u32	%rd8, %r11;
add.s32 %r15, %r12, -1;

BB58_6:
add.s32 %r58, %r65, %r66;
shr.u32 %r59, %r58, 1;
sub.s32 %r60, %r15, %r59;
cvt.u64.u32	%rd25, %r60;
add.s64 %rd26, %rd25, %rd8;
cvt.u64.u32	%rd27, %r59;
add.s64 %rd28, %rd27, %rd7;
shl.b64 %rd29, %rd26, 4;
add.s64 %rd30, %rd1, %rd29;
shl.b64 %rd31, %rd28, 4;
add.s64 %rd32, %rd1, %rd31;
ld.global.u32 %r61, [%rd32];
ld.global.u32 %r62, [%rd30];
setp.lt.s32	%p7, %r62, %r61;
add.s32 %r63, %r59, 1;
selp.b32	%r66, %r66, %r63, %p7;
selp.b32	%r65, %r59, %r65, %p7;
setp.lt.u32	%p8, %r66, %r65;
@%p8 bra BB58_6;

BB58_7:
st.global.u32 [%rd35], %r66;
cvt.u64.u32	%rd33, %r8;
add.s64 %rd36, %rd36, %rd33;
mul.wide.u32 %rd34, %r8, 4;
add.s64 %rd35, %rd35, %rd34;
add.s32 %r64, %r64, %r8;
setp.lt.u32	%p9, %r64, %r25;
@%p9 bra BB58_4;

BB58_8:
ret;
}


.visible .entry _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIjNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSO_INSP_INSG_IilSW_SW_SW_SW_SW_SW_SW_SW_EEST_SL_SL_EEEEjNSN_13compare_firstI10ThrustLTOpIiEEEEEEEvEElSW_SW_SW_SW_SW_SW_EEEEEEEEvT0_(
.param .align 8 .b8 _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIjNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSO_INSP_INSG_IilSW_SW_SW_SW_SW_SW_SW_SW_EEST_SL_SL_EEEEjNSN_13compare_firstI10ThrustLTOpIiEEEEEEEvEElSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0[96]
)
{
.reg .pred %p<10>;
.reg .b16 %rs<19>;
.reg .b32 %r<62>;
.reg .b64 %rd<42>;


ld.param.v2.u32 {%r27, %r28}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIjNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSO_INSP_INSG_IilSW_SW_SW_SW_SW_SW_SW_SW_EEST_SL_SL_EEEEjNSN_13compare_firstI10ThrustLTOpIiEEEEEEEvEElSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+80];
ld.param.v2.u32 {%r29, %r30}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIjNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSO_INSP_INSG_IilSW_SW_SW_SW_SW_SW_SW_SW_EEST_SL_SL_EEEEjNSN_13compare_firstI10ThrustLTOpIiEEEEEEEvEElSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+72];
ld.param.v2.u32 {%r33, %r34}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIjNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSO_INSP_INSG_IilSW_SW_SW_SW_SW_SW_SW_SW_EEST_SL_SL_EEEEjNSN_13compare_firstI10ThrustLTOpIiEEEEEEEvEElSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+40];
ld.param.u32 %r26, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIjNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSO_INSP_INSG_IilSW_SW_SW_SW_SW_SW_SW_SW_EEST_SL_SL_EEEEjNSN_13compare_firstI10ThrustLTOpIiEEEEEEEvEElSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+88];
ld.param.u64 %rd19, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIjNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSO_INSP_INSG_IilSW_SW_SW_SW_SW_SW_SW_SW_EEST_SL_SL_EEEEjNSN_13compare_firstI10ThrustLTOpIiEEEEEEEvEElSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+56];
ld.param.u32 %r19, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIjNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSO_INSP_INSG_IilSW_SW_SW_SW_SW_SW_SW_SW_EEST_SL_SL_EEEEjNSN_13compare_firstI10ThrustLTOpIiEEEEEEEvEElSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+48];
ld.param.u64 %rd18, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIjNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSO_INSP_INSG_IilSW_SW_SW_SW_SW_SW_SW_SW_EEST_SL_SL_EEEEjNSN_13compare_firstI10ThrustLTOpIiEEEEEEEvEElSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+32];
ld.param.u64 %rd17, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIjNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSO_INSP_INSG_IilSW_SW_SW_SW_SW_SW_SW_SW_EEST_SL_SL_EEEEjNSN_13compare_firstI10ThrustLTOpIiEEEEEEEvEElSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+24];
ld.param.u64 %rd16, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIjNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSO_INSP_INSG_IilSW_SW_SW_SW_SW_SW_SW_SW_EEST_SL_SL_EEEEjNSN_13compare_firstI10ThrustLTOpIiEEEEEEEvEElSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+16];
mov.u32 %r1, %tid.x;
setp.ne.s32	%p1, %r1, 0;
mov.u64 %rd20, _ZN6thrust6system4cuda6detail5bulk_6detail75_GLOBAL__N__51_tmpxft_00003cc6_00000000_7_THCTensorSortInt_cpp1_ii_ae09010e19s_on_chip_allocatorE;
cvta.shared.u64 %rd21, %rd20;
setp.eq.s64	%p2, %rd21, 0;
or.pred %p3, %p1, %p2;
@%p3 bra BB59_2;

cvt.s64.s32	%rd22, %r30;
mov.u32 %r35, 0;
st.shared.u32 [_ZN6thrust6system4cuda6detail5bulk_6detail75_GLOBAL__N__51_tmpxft_00003cc6_00000000_7_THCTensorSortInt_cpp1_ii_ae09010e19s_on_chip_allocatorE], %r35;
mov.u64 %rd23, _ZN6thrust6system4cuda6detail5bulk_6detail20s_data_segment_beginE;
cvta.shared.u64 %rd24, %rd23;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail75_GLOBAL__N__51_tmpxft_00003cc6_00000000_7_THCTensorSortInt_cpp1_ii_ae09010e19s_on_chip_allocatorE+8], %rd24;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail75_GLOBAL__N__51_tmpxft_00003cc6_00000000_7_THCTensorSortInt_cpp1_ii_ae09010e19s_on_chip_allocatorE+16], %rd22;

BB59_2:
mov.u32 %r2, %ntid.x;
mov.u32 %r36, %ctaid.x;
add.s32 %r3, %r36, %r26;
bar.sync 0;
mad.lo.s32 %r37, %r3, %r2, %r1;
cvt.s64.s32	%rd39, %r37;
setp.ge.s64	%p4, %rd39, %rd19;
@%p4 bra BB59_8;

cvta.to.global.u64 %rd25, %rd17;
cvta.to.global.u64 %rd3, %rd18;
mul.lo.s32 %r38, %r2, %r27;
cvt.s64.s32	%rd4, %r38;
add.s64 %rd41, %rd39, %rd16;
shl.b64 %rd26, %rd39, 2;
add.s64 %rd40, %rd25, %rd26;
neg.s32 %r39, %r19;
cvt.u64.u32	%rd7, %r39;
shr.u32 %r6, %r19, 1;

BB59_4:
cvt.u32.u64	%r40, %rd7;
cvt.u32.u64	%r41, %rd41;
and.b32 %r42, %r41, %r40;
mul.lo.s32 %r43, %r42, %r34;
add.s32 %r44, %r42, %r6;
mul.lo.s32 %r45, %r44, %r34;
min.u32 %r7, %r45, %r33;
sub.s32 %r46, %r33, %r43;
mul.lo.s32 %r47, %r6, %r34;
min.u32 %r48, %r46, %r47;
sub.s32 %r49, %r33, %r7;
min.u32 %r50, %r49, %r47;
add.s32 %r51, %r50, %r48;
cvt.u64.u32	%rd27, %r34;
mul.lo.s64 %rd28, %rd41, %rd27;
cvt.u64.u32	%rd11, %r43;
sub.s64 %rd29, %rd28, %rd11;
cvt.u32.u64	%r52, %rd29;
min.u32 %r8, %r52, %r51;
setp.lt.u32	%p5, %r8, %r50;
sub.s32 %r53, %r8, %r50;
selp.b32	%r61, 0, %r53, %p5;
min.u32 %r60, %r48, %r8;
setp.ge.u32	%p6, %r61, %r60;
@%p6 bra BB59_7;

cvt.u64.u32	%rd12, %r7;
add.s32 %r11, %r8, -1;

BB59_6:
add.s32 %r54, %r60, %r61;
shr.u32 %r55, %r54, 1;
sub.s32 %r56, %r11, %r55;
cvt.u64.u32	%rd30, %r56;
add.s64 %rd31, %rd30, %rd12;
cvt.u64.u32	%rd32, %r55;
add.s64 %rd33, %rd32, %rd11;
shl.b64 %rd34, %rd31, 4;
add.s64 %rd35, %rd3, %rd34;
shl.b64 %rd36, %rd33, 4;
add.s64 %rd37, %rd3, %rd36;
ld.global.u32 %r57, [%rd37];
ld.global.u32 %r58, [%rd35];
setp.lt.s32	%p7, %r58, %r57;
add.s32 %r59, %r55, 1;
selp.b32	%r61, %r61, %r59, %p7;
selp.b32	%r60, %r55, %r60, %p7;
setp.lt.u32	%p8, %r61, %r60;
@%p8 bra BB59_6;

BB59_7:
st.global.u32 [%rd40], %r61;
add.s64 %rd41, %rd41, %rd4;
shl.b64 %rd38, %rd4, 2;
add.s64 %rd40, %rd40, %rd38;
add.s64 %rd39, %rd39, %rd4;
setp.lt.s64	%p9, %rd39, %rd19;
@%p9 bra BB59_4;

BB59_8:
ret;
}


.visible .entry _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIlNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSJ_INSG_INS_10device_ptrIiEENS14_IlEESW_SW_SW_SW_SW_SW_SW_SW_EEEElNSN_13compare_firstI10ThrustLTOpIiEEEEEEEvEEjSW_SW_SW_SW_SW_SW_EEEEEEEEvT0_(
.param .align 8 .b8 _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIlNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSJ_INSG_INS_10device_ptrIiEENS14_IlEESW_SW_SW_SW_SW_SW_SW_SW_EEEElNSN_13compare_firstI10ThrustLTOpIiEEEEEEEvEEjSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0[120]
)
{
.reg .pred %p<10>;
.reg .b16 %rs<35>;
.reg .b32 %r<28>;
.reg .b64 %rd<68>;


ld.param.v2.u32 {%r17, %r18}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIlNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSJ_INSG_INS_10device_ptrIiEENS14_IlEESW_SW_SW_SW_SW_SW_SW_SW_EEEElNSN_13compare_firstI10ThrustLTOpIiEEEEEEEvEEjSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+104];
ld.param.v2.u32 {%r19, %r20}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIlNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSJ_INSG_INS_10device_ptrIiEENS14_IlEESW_SW_SW_SW_SW_SW_SW_SW_EEEElNSN_13compare_firstI10ThrustLTOpIiEEEEEEEvEEjSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+96];
ld.param.u32 %r16, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIlNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSJ_INSG_INS_10device_ptrIiEENS14_IlEESW_SW_SW_SW_SW_SW_SW_SW_EEEElNSN_13compare_firstI10ThrustLTOpIiEEEEEEEvEEjSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+112];
ld.param.u32 %r9, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIlNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSJ_INSG_INS_10device_ptrIiEENS14_IlEESW_SW_SW_SW_SW_SW_SW_SW_EEEElNSN_13compare_firstI10ThrustLTOpIiEEEEEEEvEEjSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+80];
ld.param.u64 %rd29, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIlNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSJ_INSG_INS_10device_ptrIiEENS14_IlEESW_SW_SW_SW_SW_SW_SW_SW_EEEElNSN_13compare_firstI10ThrustLTOpIiEEEEEEEvEEjSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+64];
ld.param.u64 %rd28, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIlNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSJ_INSG_INS_10device_ptrIiEENS14_IlEESW_SW_SW_SW_SW_SW_SW_SW_EEEElNSN_13compare_firstI10ThrustLTOpIiEEEEEEEvEEjSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+56];
ld.param.u64 %rd27, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIlNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSJ_INSG_INS_10device_ptrIiEENS14_IlEESW_SW_SW_SW_SW_SW_SW_SW_EEEElNSN_13compare_firstI10ThrustLTOpIiEEEEEEEvEEjSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+48];
ld.param.u64 %rd25, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIlNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSJ_INSG_INS_10device_ptrIiEENS14_IlEESW_SW_SW_SW_SW_SW_SW_SW_EEEElNSN_13compare_firstI10ThrustLTOpIiEEEEEEEvEEjSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+32];
ld.param.u64 %rd24, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIlNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSJ_INSG_INS_10device_ptrIiEENS14_IlEESW_SW_SW_SW_SW_SW_SW_SW_EEEElNSN_13compare_firstI10ThrustLTOpIiEEEEEEEvEEjSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+24];
ld.param.u64 %rd23, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIlNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSJ_INSG_INS_10device_ptrIiEENS14_IlEESW_SW_SW_SW_SW_SW_SW_SW_EEEElNSN_13compare_firstI10ThrustLTOpIiEEEEEEEvEEjSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+16];
mov.u32 %r1, %tid.x;
setp.ne.s32	%p1, %r1, 0;
mov.u64 %rd30, _ZN6thrust6system4cuda6detail5bulk_6detail75_GLOBAL__N__51_tmpxft_00003cc6_00000000_7_THCTensorSortInt_cpp1_ii_ae09010e19s_on_chip_allocatorE;
cvta.shared.u64 %rd31, %rd30;
setp.eq.s64	%p2, %rd31, 0;
or.pred %p3, %p1, %p2;
@%p3 bra BB60_2;

cvt.s64.s32	%rd32, %r20;
mov.u32 %r23, 0;
st.shared.u32 [_ZN6thrust6system4cuda6detail5bulk_6detail75_GLOBAL__N__51_tmpxft_00003cc6_00000000_7_THCTensorSortInt_cpp1_ii_ae09010e19s_on_chip_allocatorE], %r23;
mov.u64 %rd33, _ZN6thrust6system4cuda6detail5bulk_6detail20s_data_segment_beginE;
cvta.shared.u64 %rd34, %rd33;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail75_GLOBAL__N__51_tmpxft_00003cc6_00000000_7_THCTensorSortInt_cpp1_ii_ae09010e19s_on_chip_allocatorE+8], %rd34;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail75_GLOBAL__N__51_tmpxft_00003cc6_00000000_7_THCTensorSortInt_cpp1_ii_ae09010e19s_on_chip_allocatorE+16], %rd32;

BB60_2:
mov.u32 %r3, %ntid.x;
mov.u32 %r24, %ctaid.x;
add.s32 %r4, %r24, %r16;
bar.sync 0;
mad.lo.s32 %r27, %r4, %r3, %r1;
setp.ge.u32	%p4, %r27, %r9;
@%p4 bra BB60_8;

cvta.to.global.u64 %rd35, %rd24;
cvta.to.global.u64 %rd1, %rd25;
mul.lo.s32 %r6, %r3, %r17;
cvt.u64.u32	%rd36, %r27;
add.s64 %rd65, %rd36, %rd23;
mul.wide.u32 %rd37, %r27, 8;
add.s64 %rd64, %rd35, %rd37;
neg.s64 %rd6, %rd29;
shr.u64 %rd38, %rd29, 63;
add.s64 %rd39, %rd29, %rd38;
shr.s64 %rd7, %rd39, 1;

BB60_4:
and.b64 %rd40, %rd65, %rd6;
mul.lo.s64 %rd10, %rd40, %rd28;
add.s64 %rd41, %rd7, %rd40;
mul.lo.s64 %rd42, %rd41, %rd28;
min.s64 %rd11, %rd42, %rd27;
sub.s64 %rd43, %rd27, %rd10;
mul.lo.s64 %rd44, %rd7, %rd28;
min.s64 %rd45, %rd43, %rd44;
sub.s64 %rd46, %rd27, %rd11;
min.s64 %rd47, %rd46, %rd44;
add.s64 %rd48, %rd47, %rd45;
mul.lo.s64 %rd49, %rd65, %rd28;
sub.s64 %rd50, %rd49, %rd10;
min.s64 %rd12, %rd50, %rd48;
setp.lt.s64	%p5, %rd12, %rd47;
sub.s64 %rd51, %rd12, %rd47;
selp.b64	%rd67, 0, %rd51, %p5;
min.s64 %rd66, %rd45, %rd12;
setp.ge.s64	%p6, %rd67, %rd66;
@%p6 bra BB60_7;

add.s64 %rd52, %rd11, %rd12;
add.s64 %rd15, %rd52, -1;

BB60_6:
add.s64 %rd53, %rd66, %rd67;
shr.s64 %rd54, %rd53, 1;
sub.s64 %rd55, %rd15, %rd54;
shl.b64 %rd56, %rd55, 2;
add.s64 %rd57, %rd1, %rd56;
add.s64 %rd58, %rd54, %rd10;
shl.b64 %rd59, %rd58, 2;
add.s64 %rd60, %rd1, %rd59;
ld.global.u32 %r25, [%rd60];
ld.global.u32 %r26, [%rd57];
setp.lt.s32	%p7, %r26, %r25;
add.s64 %rd61, %rd54, 1;
selp.b64	%rd67, %rd67, %rd61, %p7;
selp.b64	%rd66, %rd54, %rd66, %p7;
setp.lt.s64	%p8, %rd67, %rd66;
@%p8 bra BB60_6;

BB60_7:
st.global.u64 [%rd64], %rd67;
cvt.u64.u32	%rd62, %r6;
add.s64 %rd65, %rd65, %rd62;
mul.wide.u32 %rd63, %r6, 8;
add.s64 %rd64, %rd64, %rd63;
add.s32 %r27, %r27, %r6;
setp.lt.u32	%p9, %r27, %r9;
@%p9 bra BB60_4;

BB60_8:
ret;
}


.visible .entry _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIlNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSJ_INSG_INS_10device_ptrIiEENS14_IlEESW_SW_SW_SW_SW_SW_SW_SW_EEEElNSN_13compare_firstI10ThrustLTOpIiEEEEEEEvEElSW_SW_SW_SW_SW_SW_EEEEEEEEvT0_(
.param .align 8 .b8 _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIlNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSJ_INSG_INS_10device_ptrIiEENS14_IlEESW_SW_SW_SW_SW_SW_SW_SW_EEEElNSN_13compare_firstI10ThrustLTOpIiEEEEEEEvEElSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0[120]
)
{
.reg .pred %p<10>;
.reg .b16 %rs<27>;
.reg .b32 %r<23>;
.reg .b64 %rd<73>;


ld.param.v2.u32 {%r11, %r12}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIlNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSJ_INSG_INS_10device_ptrIiEENS14_IlEESW_SW_SW_SW_SW_SW_SW_SW_EEEElNSN_13compare_firstI10ThrustLTOpIiEEEEEEEvEElSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+104];
ld.param.v2.u32 {%r13, %r14}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIlNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSJ_INSG_INS_10device_ptrIiEENS14_IlEESW_SW_SW_SW_SW_SW_SW_SW_EEEElNSN_13compare_firstI10ThrustLTOpIiEEEEEEEvEElSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+96];
ld.param.u32 %r10, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIlNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSJ_INSG_INS_10device_ptrIiEENS14_IlEESW_SW_SW_SW_SW_SW_SW_SW_EEEElNSN_13compare_firstI10ThrustLTOpIiEEEEEEEvEElSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+112];
ld.param.u64 %rd35, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIlNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSJ_INSG_INS_10device_ptrIiEENS14_IlEESW_SW_SW_SW_SW_SW_SW_SW_EEEElNSN_13compare_firstI10ThrustLTOpIiEEEEEEEvEElSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+80];
ld.param.u64 %rd34, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIlNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSJ_INSG_INS_10device_ptrIiEENS14_IlEESW_SW_SW_SW_SW_SW_SW_SW_EEEElNSN_13compare_firstI10ThrustLTOpIiEEEEEEEvEElSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+64];
ld.param.u64 %rd33, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIlNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSJ_INSG_INS_10device_ptrIiEENS14_IlEESW_SW_SW_SW_SW_SW_SW_SW_EEEElNSN_13compare_firstI10ThrustLTOpIiEEEEEEEvEElSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+56];
ld.param.u64 %rd32, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIlNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSJ_INSG_INS_10device_ptrIiEENS14_IlEESW_SW_SW_SW_SW_SW_SW_SW_EEEElNSN_13compare_firstI10ThrustLTOpIiEEEEEEEvEElSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+48];
ld.param.u64 %rd30, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIlNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSJ_INSG_INS_10device_ptrIiEENS14_IlEESW_SW_SW_SW_SW_SW_SW_SW_EEEElNSN_13compare_firstI10ThrustLTOpIiEEEEEEEvEElSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+32];
ld.param.u64 %rd29, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIlNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSJ_INSG_INS_10device_ptrIiEENS14_IlEESW_SW_SW_SW_SW_SW_SW_SW_EEEElNSN_13compare_firstI10ThrustLTOpIiEEEEEEEvEElSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+24];
ld.param.u64 %rd28, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIlNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSJ_INSG_INS_10device_ptrIiEENS14_IlEESW_SW_SW_SW_SW_SW_SW_SW_EEEElNSN_13compare_firstI10ThrustLTOpIiEEEEEEEvEElSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+16];
mov.u32 %r1, %tid.x;
setp.ne.s32	%p1, %r1, 0;
mov.u64 %rd36, _ZN6thrust6system4cuda6detail5bulk_6detail75_GLOBAL__N__51_tmpxft_00003cc6_00000000_7_THCTensorSortInt_cpp1_ii_ae09010e19s_on_chip_allocatorE;
cvta.shared.u64 %rd37, %rd36;
setp.eq.s64	%p2, %rd37, 0;
or.pred %p3, %p1, %p2;
@%p3 bra BB61_2;

cvt.s64.s32	%rd38, %r14;
mov.u32 %r17, 0;
st.shared.u32 [_ZN6thrust6system4cuda6detail5bulk_6detail75_GLOBAL__N__51_tmpxft_00003cc6_00000000_7_THCTensorSortInt_cpp1_ii_ae09010e19s_on_chip_allocatorE], %r17;
mov.u64 %rd39, _ZN6thrust6system4cuda6detail5bulk_6detail20s_data_segment_beginE;
cvta.shared.u64 %rd40, %rd39;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail75_GLOBAL__N__51_tmpxft_00003cc6_00000000_7_THCTensorSortInt_cpp1_ii_ae09010e19s_on_chip_allocatorE+8], %rd40;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail75_GLOBAL__N__51_tmpxft_00003cc6_00000000_7_THCTensorSortInt_cpp1_ii_ae09010e19s_on_chip_allocatorE+16], %rd38;

BB61_2:
mov.u32 %r2, %ntid.x;
mov.u32 %r18, %ctaid.x;
add.s32 %r3, %r18, %r10;
bar.sync 0;
mad.lo.s32 %r19, %r3, %r2, %r1;
cvt.s64.s32	%rd68, %r19;
setp.ge.s64	%p4, %rd68, %rd35;
@%p4 bra BB61_8;

cvta.to.global.u64 %rd41, %rd29;
cvta.to.global.u64 %rd3, %rd30;
mul.lo.s32 %r20, %r2, %r11;
cvt.s64.s32	%rd6, %r20;
add.s64 %rd70, %rd68, %rd28;
shl.b64 %rd42, %rd68, 3;
add.s64 %rd69, %rd41, %rd42;
neg.s64 %rd9, %rd34;
shr.u64 %rd43, %rd34, 63;
add.s64 %rd44, %rd34, %rd43;
shr.s64 %rd10, %rd44, 1;

BB61_4:
and.b64 %rd45, %rd70, %rd9;
mul.lo.s64 %rd14, %rd45, %rd33;
add.s64 %rd46, %rd10, %rd45;
mul.lo.s64 %rd47, %rd46, %rd33;
min.s64 %rd15, %rd47, %rd32;
sub.s64 %rd48, %rd32, %rd14;
mul.lo.s64 %rd49, %rd10, %rd33;
min.s64 %rd50, %rd48, %rd49;
sub.s64 %rd51, %rd32, %rd15;
min.s64 %rd52, %rd51, %rd49;
add.s64 %rd53, %rd52, %rd50;
mul.lo.s64 %rd54, %rd70, %rd33;
sub.s64 %rd55, %rd54, %rd14;
min.s64 %rd16, %rd55, %rd53;
setp.lt.s64	%p5, %rd16, %rd52;
sub.s64 %rd56, %rd16, %rd52;
selp.b64	%rd72, 0, %rd56, %p5;
min.s64 %rd71, %rd50, %rd16;
setp.ge.s64	%p6, %rd72, %rd71;
@%p6 bra BB61_7;

add.s64 %rd57, %rd15, %rd16;
add.s64 %rd19, %rd57, -1;

BB61_6:
add.s64 %rd58, %rd71, %rd72;
shr.s64 %rd59, %rd58, 1;
sub.s64 %rd60, %rd19, %rd59;
shl.b64 %rd61, %rd60, 2;
add.s64 %rd62, %rd3, %rd61;
add.s64 %rd63, %rd59, %rd14;
shl.b64 %rd64, %rd63, 2;
add.s64 %rd65, %rd3, %rd64;
ld.global.u32 %r21, [%rd65];
ld.global.u32 %r22, [%rd62];
setp.lt.s32	%p7, %r22, %r21;
add.s64 %rd66, %rd59, 1;
selp.b64	%rd72, %rd72, %rd66, %p7;
selp.b64	%rd71, %rd59, %rd71, %p7;
setp.lt.s64	%p8, %rd72, %rd71;
@%p8 bra BB61_6;

BB61_7:
st.global.u64 [%rd69], %rd72;
add.s64 %rd70, %rd70, %rd6;
shl.b64 %rd67, %rd6, 3;
add.s64 %rd69, %rd69, %rd67;
add.s64 %rd68, %rd68, %rd6;
setp.lt.s64	%p9, %rd68, %rd35;
@%p9 bra BB61_4;

BB61_8:
ret;
}


.visible .entry _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIlNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSO_INSP_INSG_IilSW_SW_SW_SW_SW_SW_SW_SW_EEST_SL_SL_EEEElNSN_13compare_firstI10ThrustLTOpIiEEEEEEEvEEjSW_SW_SW_SW_SW_SW_EEEEEEEEvT0_(
.param .align 8 .b8 _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIlNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSO_INSP_INSG_IilSW_SW_SW_SW_SW_SW_SW_SW_EEST_SL_SL_EEEElNSN_13compare_firstI10ThrustLTOpIiEEEEEEEvEEjSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0[112]
)
{
.reg .pred %p<10>;
.reg .b16 %rs<35>;
.reg .b32 %r<28>;
.reg .b64 %rd<67>;


ld.param.v2.u32 {%r17, %r18}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIlNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSO_INSP_INSG_IilSW_SW_SW_SW_SW_SW_SW_SW_EEST_SL_SL_EEEElNSN_13compare_firstI10ThrustLTOpIiEEEEEEEvEEjSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+96];
ld.param.v2.u32 {%r19, %r20}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIlNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSO_INSP_INSG_IilSW_SW_SW_SW_SW_SW_SW_SW_EEST_SL_SL_EEEElNSN_13compare_firstI10ThrustLTOpIiEEEEEEEvEEjSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+88];
ld.param.u32 %r16, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIlNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSO_INSP_INSG_IilSW_SW_SW_SW_SW_SW_SW_SW_EEST_SL_SL_EEEElNSN_13compare_firstI10ThrustLTOpIiEEEEEEEvEEjSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+104];
ld.param.u32 %r9, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIlNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSO_INSP_INSG_IilSW_SW_SW_SW_SW_SW_SW_SW_EEST_SL_SL_EEEElNSN_13compare_firstI10ThrustLTOpIiEEEEEEEvEEjSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+72];
ld.param.u64 %rd28, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIlNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSO_INSP_INSG_IilSW_SW_SW_SW_SW_SW_SW_SW_EEST_SL_SL_EEEElNSN_13compare_firstI10ThrustLTOpIiEEEEEEEvEEjSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+56];
ld.param.u64 %rd27, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIlNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSO_INSP_INSG_IilSW_SW_SW_SW_SW_SW_SW_SW_EEST_SL_SL_EEEElNSN_13compare_firstI10ThrustLTOpIiEEEEEEEvEEjSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+48];
ld.param.u64 %rd26, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIlNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSO_INSP_INSG_IilSW_SW_SW_SW_SW_SW_SW_SW_EEST_SL_SL_EEEElNSN_13compare_firstI10ThrustLTOpIiEEEEEEEvEEjSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+40];
ld.param.u64 %rd25, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIlNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSO_INSP_INSG_IilSW_SW_SW_SW_SW_SW_SW_SW_EEST_SL_SL_EEEElNSN_13compare_firstI10ThrustLTOpIiEEEEEEEvEEjSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+32];
ld.param.u64 %rd24, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIlNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSO_INSP_INSG_IilSW_SW_SW_SW_SW_SW_SW_SW_EEST_SL_SL_EEEElNSN_13compare_firstI10ThrustLTOpIiEEEEEEEvEEjSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+24];
ld.param.u64 %rd23, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIlNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSO_INSP_INSG_IilSW_SW_SW_SW_SW_SW_SW_SW_EEST_SL_SL_EEEElNSN_13compare_firstI10ThrustLTOpIiEEEEEEEvEEjSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+16];
mov.u32 %r1, %tid.x;
setp.ne.s32	%p1, %r1, 0;
mov.u64 %rd29, _ZN6thrust6system4cuda6detail5bulk_6detail75_GLOBAL__N__51_tmpxft_00003cc6_00000000_7_THCTensorSortInt_cpp1_ii_ae09010e19s_on_chip_allocatorE;
cvta.shared.u64 %rd30, %rd29;
setp.eq.s64	%p2, %rd30, 0;
or.pred %p3, %p1, %p2;
@%p3 bra BB62_2;

cvt.s64.s32	%rd31, %r20;
mov.u32 %r23, 0;
st.shared.u32 [_ZN6thrust6system4cuda6detail5bulk_6detail75_GLOBAL__N__51_tmpxft_00003cc6_00000000_7_THCTensorSortInt_cpp1_ii_ae09010e19s_on_chip_allocatorE], %r23;
mov.u64 %rd32, _ZN6thrust6system4cuda6detail5bulk_6detail20s_data_segment_beginE;
cvta.shared.u64 %rd33, %rd32;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail75_GLOBAL__N__51_tmpxft_00003cc6_00000000_7_THCTensorSortInt_cpp1_ii_ae09010e19s_on_chip_allocatorE+8], %rd33;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail75_GLOBAL__N__51_tmpxft_00003cc6_00000000_7_THCTensorSortInt_cpp1_ii_ae09010e19s_on_chip_allocatorE+16], %rd31;

BB62_2:
mov.u32 %r3, %ntid.x;
mov.u32 %r24, %ctaid.x;
add.s32 %r4, %r24, %r16;
bar.sync 0;
mad.lo.s32 %r27, %r4, %r3, %r1;
setp.ge.u32	%p4, %r27, %r9;
@%p4 bra BB62_8;

cvta.to.global.u64 %rd34, %rd24;
cvta.to.global.u64 %rd1, %rd25;
mul.lo.s32 %r6, %r3, %r17;
cvt.u64.u32	%rd35, %r27;
add.s64 %rd64, %rd35, %rd23;
mul.wide.u32 %rd36, %r27, 8;
add.s64 %rd63, %rd34, %rd36;
neg.s64 %rd6, %rd28;
shr.u64 %rd37, %rd28, 63;
add.s64 %rd38, %rd28, %rd37;
shr.s64 %rd7, %rd38, 1;

BB62_4:
and.b64 %rd39, %rd64, %rd6;
mul.lo.s64 %rd10, %rd39, %rd27;
add.s64 %rd40, %rd7, %rd39;
mul.lo.s64 %rd41, %rd40, %rd27;
min.s64 %rd11, %rd41, %rd26;
sub.s64 %rd42, %rd26, %rd10;
mul.lo.s64 %rd43, %rd7, %rd27;
min.s64 %rd44, %rd42, %rd43;
sub.s64 %rd45, %rd26, %rd11;
min.s64 %rd46, %rd45, %rd43;
add.s64 %rd47, %rd46, %rd44;
mul.lo.s64 %rd48, %rd64, %rd27;
sub.s64 %rd49, %rd48, %rd10;
min.s64 %rd12, %rd49, %rd47;
setp.lt.s64	%p5, %rd12, %rd46;
sub.s64 %rd50, %rd12, %rd46;
selp.b64	%rd66, 0, %rd50, %p5;
min.s64 %rd65, %rd44, %rd12;
setp.ge.s64	%p6, %rd66, %rd65;
@%p6 bra BB62_7;

add.s64 %rd51, %rd11, %rd12;
add.s64 %rd15, %rd51, -1;

BB62_6:
add.s64 %rd52, %rd65, %rd66;
shr.s64 %rd53, %rd52, 1;
sub.s64 %rd54, %rd15, %rd53;
add.s64 %rd55, %rd53, %rd10;
shl.b64 %rd56, %rd54, 4;
add.s64 %rd57, %rd1, %rd56;
shl.b64 %rd58, %rd55, 4;
add.s64 %rd59, %rd1, %rd58;
ld.global.u32 %r25, [%rd59];
ld.global.u32 %r26, [%rd57];
setp.lt.s32	%p7, %r26, %r25;
add.s64 %rd60, %rd53, 1;
selp.b64	%rd66, %rd66, %rd60, %p7;
selp.b64	%rd65, %rd53, %rd65, %p7;
setp.lt.s64	%p8, %rd66, %rd65;
@%p8 bra BB62_6;

BB62_7:
st.global.u64 [%rd63], %rd66;
cvt.u64.u32	%rd61, %r6;
add.s64 %rd64, %rd64, %rd61;
mul.wide.u32 %rd62, %r6, 8;
add.s64 %rd63, %rd63, %rd62;
add.s32 %r27, %r27, %r6;
setp.lt.u32	%p9, %r27, %r9;
@%p9 bra BB62_4;

BB62_8:
ret;
}


.visible .entry _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIlNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSO_INSP_INSG_IilSW_SW_SW_SW_SW_SW_SW_SW_EEST_SL_SL_EEEElNSN_13compare_firstI10ThrustLTOpIiEEEEEEEvEElSW_SW_SW_SW_SW_SW_EEEEEEEEvT0_(
.param .align 8 .b8 _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIlNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSO_INSP_INSG_IilSW_SW_SW_SW_SW_SW_SW_SW_EEST_SL_SL_EEEElNSN_13compare_firstI10ThrustLTOpIiEEEEEEEvEElSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0[112]
)
{
.reg .pred %p<10>;
.reg .b16 %rs<27>;
.reg .b32 %r<23>;
.reg .b64 %rd<72>;


ld.param.v2.u32 {%r11, %r12}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIlNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSO_INSP_INSG_IilSW_SW_SW_SW_SW_SW_SW_SW_EEST_SL_SL_EEEElNSN_13compare_firstI10ThrustLTOpIiEEEEEEEvEElSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+96];
ld.param.v2.u32 {%r13, %r14}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIlNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSO_INSP_INSG_IilSW_SW_SW_SW_SW_SW_SW_SW_EEST_SL_SL_EEEElNSN_13compare_firstI10ThrustLTOpIiEEEEEEEvEElSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+88];
ld.param.u32 %r10, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIlNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSO_INSP_INSG_IilSW_SW_SW_SW_SW_SW_SW_SW_EEST_SL_SL_EEEElNSN_13compare_firstI10ThrustLTOpIiEEEEEEEvEElSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+104];
ld.param.u64 %rd34, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIlNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSO_INSP_INSG_IilSW_SW_SW_SW_SW_SW_SW_SW_EEST_SL_SL_EEEElNSN_13compare_firstI10ThrustLTOpIiEEEEEEEvEElSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+72];
ld.param.u64 %rd33, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIlNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSO_INSP_INSG_IilSW_SW_SW_SW_SW_SW_SW_SW_EEST_SL_SL_EEEElNSN_13compare_firstI10ThrustLTOpIiEEEEEEEvEElSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+56];
ld.param.u64 %rd32, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIlNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSO_INSP_INSG_IilSW_SW_SW_SW_SW_SW_SW_SW_EEST_SL_SL_EEEElNSN_13compare_firstI10ThrustLTOpIiEEEEEEEvEElSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+48];
ld.param.u64 %rd31, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIlNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSO_INSP_INSG_IilSW_SW_SW_SW_SW_SW_SW_SW_EEST_SL_SL_EEEElNSN_13compare_firstI10ThrustLTOpIiEEEEEEEvEElSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+40];
ld.param.u64 %rd30, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIlNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSO_INSP_INSG_IilSW_SW_SW_SW_SW_SW_SW_SW_EEST_SL_SL_EEEElNSN_13compare_firstI10ThrustLTOpIiEEEEEEEvEElSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+32];
ld.param.u64 %rd29, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIlNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSO_INSP_INSG_IilSW_SW_SW_SW_SW_SW_SW_SW_EEST_SL_SL_EEEElNSN_13compare_firstI10ThrustLTOpIiEEEEEEEvEElSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+24];
ld.param.u64 %rd28, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIlNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSO_INSP_INSG_IilSW_SW_SW_SW_SW_SW_SW_SW_EEST_SL_SL_EEEElNSN_13compare_firstI10ThrustLTOpIiEEEEEEEvEElSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+16];
mov.u32 %r1, %tid.x;
setp.ne.s32	%p1, %r1, 0;
mov.u64 %rd35, _ZN6thrust6system4cuda6detail5bulk_6detail75_GLOBAL__N__51_tmpxft_00003cc6_00000000_7_THCTensorSortInt_cpp1_ii_ae09010e19s_on_chip_allocatorE;
cvta.shared.u64 %rd36, %rd35;
setp.eq.s64	%p2, %rd36, 0;
or.pred %p3, %p1, %p2;
@%p3 bra BB63_2;

cvt.s64.s32	%rd37, %r14;
mov.u32 %r17, 0;
st.shared.u32 [_ZN6thrust6system4cuda6detail5bulk_6detail75_GLOBAL__N__51_tmpxft_00003cc6_00000000_7_THCTensorSortInt_cpp1_ii_ae09010e19s_on_chip_allocatorE], %r17;
mov.u64 %rd38, _ZN6thrust6system4cuda6detail5bulk_6detail20s_data_segment_beginE;
cvta.shared.u64 %rd39, %rd38;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail75_GLOBAL__N__51_tmpxft_00003cc6_00000000_7_THCTensorSortInt_cpp1_ii_ae09010e19s_on_chip_allocatorE+8], %rd39;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail75_GLOBAL__N__51_tmpxft_00003cc6_00000000_7_THCTensorSortInt_cpp1_ii_ae09010e19s_on_chip_allocatorE+16], %rd37;

BB63_2:
mov.u32 %r2, %ntid.x;
mov.u32 %r18, %ctaid.x;
add.s32 %r3, %r18, %r10;
bar.sync 0;
mad.lo.s32 %r19, %r3, %r2, %r1;
cvt.s64.s32	%rd67, %r19;
setp.ge.s64	%p4, %rd67, %rd34;
@%p4 bra BB63_8;

cvta.to.global.u64 %rd40, %rd29;
cvta.to.global.u64 %rd3, %rd30;
mul.lo.s32 %r20, %r2, %r11;
cvt.s64.s32	%rd6, %r20;
add.s64 %rd69, %rd67, %rd28;
shl.b64 %rd41, %rd67, 3;
add.s64 %rd68, %rd40, %rd41;
neg.s64 %rd9, %rd33;
shr.u64 %rd42, %rd33, 63;
add.s64 %rd43, %rd33, %rd42;
shr.s64 %rd10, %rd43, 1;

BB63_4:
and.b64 %rd44, %rd69, %rd9;
mul.lo.s64 %rd14, %rd44, %rd32;
add.s64 %rd45, %rd10, %rd44;
mul.lo.s64 %rd46, %rd45, %rd32;
min.s64 %rd15, %rd46, %rd31;
sub.s64 %rd47, %rd31, %rd14;
mul.lo.s64 %rd48, %rd10, %rd32;
min.s64 %rd49, %rd47, %rd48;
sub.s64 %rd50, %rd31, %rd15;
min.s64 %rd51, %rd50, %rd48;
add.s64 %rd52, %rd51, %rd49;
mul.lo.s64 %rd53, %rd69, %rd32;
sub.s64 %rd54, %rd53, %rd14;
min.s64 %rd16, %rd54, %rd52;
setp.lt.s64	%p5, %rd16, %rd51;
sub.s64 %rd55, %rd16, %rd51;
selp.b64	%rd71, 0, %rd55, %p5;
min.s64 %rd70, %rd49, %rd16;
setp.ge.s64	%p6, %rd71, %rd70;
@%p6 bra BB63_7;

add.s64 %rd56, %rd15, %rd16;
add.s64 %rd19, %rd56, -1;

BB63_6:
add.s64 %rd57, %rd70, %rd71;
shr.s64 %rd58, %rd57, 1;
sub.s64 %rd59, %rd19, %rd58;
add.s64 %rd60, %rd58, %rd14;
shl.b64 %rd61, %rd59, 4;
add.s64 %rd62, %rd3, %rd61;
shl.b64 %rd63, %rd60, 4;
add.s64 %rd64, %rd3, %rd63;
ld.global.u32 %r21, [%rd64];
ld.global.u32 %r22, [%rd62];
setp.lt.s32	%p7, %r22, %r21;
add.s64 %rd65, %rd58, 1;
selp.b64	%rd71, %rd71, %rd65, %p7;
selp.b64	%rd70, %rd58, %rd70, %p7;
setp.lt.s64	%p8, %rd71, %rd70;
@%p8 bra BB63_6;

BB63_7:
st.global.u64 [%rd68], %rd71;
add.s64 %rd69, %rd69, %rd6;
shl.b64 %rd66, %rd6, 3;
add.s64 %rd68, %rd68, %rd66;
add.s64 %rd67, %rd67, %rd6;
setp.lt.s64	%p9, %rd67, %rd34;
@%p9 bra BB63_4;

BB63_8:
ret;
}


.visible .entry _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_7pointerINSG_IliNS_9null_typeESK_SK_SK_SK_SK_SK_SK_EENS_6detail22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESR_EENSM_16wrapped_functionINSM_23allocator_traits_detail5gozerEvEEjSK_SK_SK_SK_SK_SK_EEEEEEEEvT0_(
.param .align 8 .b8 _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_7pointerINSG_IliNS_9null_typeESK_SK_SK_SK_SK_SK_SK_EENS_6detail22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESR_EENSM_16wrapped_functionINSM_23allocator_traits_detail5gozerEvEEjSK_SK_SK_SK_SK_SK_EEEEEEEEvT0__param_0[64]
)
{
.reg .pred %p<5>;
.reg .b16 %rs<12>;
.reg .b32 %r<27>;
.reg .b64 %rd<7>;


ld.param.v2.u32 {%r18, %r19}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_7pointerINSG_IliNS_9null_typeESK_SK_SK_SK_SK_SK_SK_EENS_6detail22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESR_EENSM_16wrapped_functionINSM_23allocator_traits_detail5gozerEvEEjSK_SK_SK_SK_SK_SK_EEEEEEEEvT0__param_0+48];
ld.param.v2.u32 {%r20, %r21}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_7pointerINSG_IliNS_9null_typeESK_SK_SK_SK_SK_SK_SK_EENS_6detail22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESR_EENSM_16wrapped_functionINSM_23allocator_traits_detail5gozerEvEEjSK_SK_SK_SK_SK_SK_EEEEEEEEvT0__param_0+40];
ld.param.u32 %r17, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_7pointerINSG_IliNS_9null_typeESK_SK_SK_SK_SK_SK_SK_EENS_6detail22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESR_EENSM_16wrapped_functionINSM_23allocator_traits_detail5gozerEvEEjSK_SK_SK_SK_SK_SK_EEEEEEEEvT0__param_0+56];
ld.param.u32 %r10, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_7pointerINSG_IliNS_9null_typeESK_SK_SK_SK_SK_SK_SK_EENS_6detail22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESR_EENSM_16wrapped_functionINSM_23allocator_traits_detail5gozerEvEEjSK_SK_SK_SK_SK_SK_EEEEEEEEvT0__param_0+28];
mov.u32 %r1, %tid.x;
setp.ne.s32	%p1, %r1, 0;
mov.u64 %rd2, _ZN6thrust6system4cuda6detail5bulk_6detail75_GLOBAL__N__51_tmpxft_00003cc6_00000000_7_THCTensorSortInt_cpp1_ii_ae09010e19s_on_chip_allocatorE;
cvta.shared.u64 %rd3, %rd2;
setp.eq.s64	%p2, %rd3, 0;
or.pred %p3, %p1, %p2;
@%p3 bra BB64_2;

cvt.s64.s32	%rd4, %r21;
mov.u32 %r24, 0;
st.shared.u32 [_ZN6thrust6system4cuda6detail5bulk_6detail75_GLOBAL__N__51_tmpxft_00003cc6_00000000_7_THCTensorSortInt_cpp1_ii_ae09010e19s_on_chip_allocatorE], %r24;
mov.u64 %rd5, _ZN6thrust6system4cuda6detail5bulk_6detail20s_data_segment_beginE;
cvta.shared.u64 %rd6, %rd5;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail75_GLOBAL__N__51_tmpxft_00003cc6_00000000_7_THCTensorSortInt_cpp1_ii_ae09010e19s_on_chip_allocatorE+8], %rd6;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail75_GLOBAL__N__51_tmpxft_00003cc6_00000000_7_THCTensorSortInt_cpp1_ii_ae09010e19s_on_chip_allocatorE+16], %rd4;

BB64_2:
mov.u32 %r4, %ntid.x;
mov.u32 %r25, %ctaid.x;
add.s32 %r5, %r25, %r17;
bar.sync 0;
mul.lo.s32 %r6, %r4, %r18;
mad.lo.s32 %r26, %r5, %r4, %r1;

BB64_3:
mov.u32 %r8, %r26;
add.s32 %r26, %r8, %r6;
setp.lt.u32	%p4, %r8, %r10;
@%p4 bra BB64_3;

ret;
}


.visible .entry _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_7pointerINSG_IliNS_9null_typeESK_SK_SK_SK_SK_SK_SK_EENS_6detail22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESR_EENSM_16wrapped_functionINSM_23allocator_traits_detail5gozerEvEElSK_SK_SK_SK_SK_SK_EEEEEEEEvT0_(
.param .align 8 .b8 _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_7pointerINSG_IliNS_9null_typeESK_SK_SK_SK_SK_SK_SK_EENS_6detail22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESR_EENSM_16wrapped_functionINSM_23allocator_traits_detail5gozerEvEElSK_SK_SK_SK_SK_SK_EEEEEEEEvT0__param_0[72]
)
{
.reg .pred %p<5>;
.reg .b16 %rs<12>;
.reg .b32 %r<22>;
.reg .b64 %rd<14>;


ld.param.v2.u32 {%r12, %r13}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_7pointerINSG_IliNS_9null_typeESK_SK_SK_SK_SK_SK_SK_EENS_6detail22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESR_EENSM_16wrapped_functionINSM_23allocator_traits_detail5gozerEvEElSK_SK_SK_SK_SK_SK_EEEEEEEEvT0__param_0+56];
ld.param.v2.u32 {%r14, %r15}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_7pointerINSG_IliNS_9null_typeESK_SK_SK_SK_SK_SK_SK_EENS_6detail22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESR_EENSM_16wrapped_functionINSM_23allocator_traits_detail5gozerEvEElSK_SK_SK_SK_SK_SK_EEEEEEEEvT0__param_0+48];
ld.param.u32 %r11, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_7pointerINSG_IliNS_9null_typeESK_SK_SK_SK_SK_SK_SK_EENS_6detail22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESR_EENSM_16wrapped_functionINSM_23allocator_traits_detail5gozerEvEElSK_SK_SK_SK_SK_SK_EEEEEEEEvT0__param_0+64];
ld.param.u64 %rd7, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_7pointerINSG_IliNS_9null_typeESK_SK_SK_SK_SK_SK_SK_EENS_6detail22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESR_EENSM_16wrapped_functionINSM_23allocator_traits_detail5gozerEvEElSK_SK_SK_SK_SK_SK_EEEEEEEEvT0__param_0+32];
mov.u32 %r1, %tid.x;
setp.ne.s32	%p1, %r1, 0;
mov.u64 %rd8, _ZN6thrust6system4cuda6detail5bulk_6detail75_GLOBAL__N__51_tmpxft_00003cc6_00000000_7_THCTensorSortInt_cpp1_ii_ae09010e19s_on_chip_allocatorE;
cvta.shared.u64 %rd9, %rd8;
setp.eq.s64	%p2, %rd9, 0;
or.pred %p3, %p1, %p2;
@%p3 bra BB65_2;

cvt.s64.s32	%rd10, %r15;
mov.u32 %r18, 0;
st.shared.u32 [_ZN6thrust6system4cuda6detail5bulk_6detail75_GLOBAL__N__51_tmpxft_00003cc6_00000000_7_THCTensorSortInt_cpp1_ii_ae09010e19s_on_chip_allocatorE], %r18;
mov.u64 %rd11, _ZN6thrust6system4cuda6detail5bulk_6detail20s_data_segment_beginE;
cvta.shared.u64 %rd12, %rd11;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail75_GLOBAL__N__51_tmpxft_00003cc6_00000000_7_THCTensorSortInt_cpp1_ii_ae09010e19s_on_chip_allocatorE+8], %rd12;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail75_GLOBAL__N__51_tmpxft_00003cc6_00000000_7_THCTensorSortInt_cpp1_ii_ae09010e19s_on_chip_allocatorE+16], %rd10;

BB65_2:
mov.u32 %r3, %ntid.x;
mov.u32 %r19, %ctaid.x;
add.s32 %r4, %r19, %r11;
bar.sync 0;
mul.lo.s32 %r20, %r3, %r12;
cvt.s64.s32	%rd2, %r20;
mad.lo.s32 %r21, %r4, %r3, %r1;
cvt.s64.s32	%rd13, %r21;

BB65_3:
mov.u64 %rd4, %rd13;
add.s64 %rd13, %rd4, %rd2;
setp.lt.s64	%p4, %rd4, %rd7;
@%p4 bra BB65_3;

ret;
}


.visible .entry _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIjNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSJ_INSG_INS_10device_ptrIlEENS14_IiEESW_SW_SW_SW_SW_SW_SW_SW_EEEEjNSN_13compare_firstI9SliceCompEEEEEEvEEjSW_SW_SW_SW_SW_SW_EEEEEEEEvT0_(
.param .align 8 .b8 _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIjNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSJ_INSG_INS_10device_ptrIlEENS14_IiEESW_SW_SW_SW_SW_SW_SW_SW_EEEEjNSN_13compare_firstI9SliceCompEEEEEEvEEjSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0[112]
)
{
.reg .pred %p<12>;
.reg .b16 %rs<19>;
.reg .b32 %r<71>;
.reg .b64 %rd<54>;


ld.param.v2.u32 {%r34, %r35}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIjNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSJ_INSG_INS_10device_ptrIlEENS14_IiEESW_SW_SW_SW_SW_SW_SW_SW_EEEEjNSN_13compare_firstI9SliceCompEEEEEEvEEjSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+96];
ld.param.v2.u32 {%r36, %r37}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIjNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSJ_INSG_INS_10device_ptrIlEENS14_IiEESW_SW_SW_SW_SW_SW_SW_SW_EEEEjNSN_13compare_firstI9SliceCompEEEEEEvEEjSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+88];
ld.param.v2.u32 {%r40, %r41}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIjNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSJ_INSG_INS_10device_ptrIlEENS14_IiEESW_SW_SW_SW_SW_SW_SW_SW_EEEEjNSN_13compare_firstI9SliceCompEEEEEEvEEjSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+48];
ld.param.u32 %r33, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIjNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSJ_INSG_INS_10device_ptrIlEENS14_IiEESW_SW_SW_SW_SW_SW_SW_SW_EEEEjNSN_13compare_firstI9SliceCompEEEEEEvEEjSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+104];
ld.param.u32 %r26, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIjNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSJ_INSG_INS_10device_ptrIlEENS14_IiEESW_SW_SW_SW_SW_SW_SW_SW_EEEEjNSN_13compare_firstI9SliceCompEEEEEEvEEjSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+72];
ld.param.u64 %rd24, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIjNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSJ_INSG_INS_10device_ptrIlEENS14_IiEESW_SW_SW_SW_SW_SW_SW_SW_EEEEjNSN_13compare_firstI9SliceCompEEEEEEvEEjSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+64];
ld.param.u32 %r25, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIjNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSJ_INSG_INS_10device_ptrIlEENS14_IiEESW_SW_SW_SW_SW_SW_SW_SW_EEEEjNSN_13compare_firstI9SliceCompEEEEEEvEEjSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+56];
ld.param.u64 %rd22, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIjNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSJ_INSG_INS_10device_ptrIlEENS14_IiEESW_SW_SW_SW_SW_SW_SW_SW_EEEEjNSN_13compare_firstI9SliceCompEEEEEEvEEjSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+32];
ld.param.u64 %rd21, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIjNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSJ_INSG_INS_10device_ptrIlEENS14_IiEESW_SW_SW_SW_SW_SW_SW_SW_EEEEjNSN_13compare_firstI9SliceCompEEEEEEvEEjSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+24];
ld.param.u64 %rd20, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIjNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSJ_INSG_INS_10device_ptrIlEENS14_IiEESW_SW_SW_SW_SW_SW_SW_SW_EEEEjNSN_13compare_firstI9SliceCompEEEEEEvEEjSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+16];
mov.u32 %r1, %tid.x;
setp.ne.s32	%p1, %r1, 0;
mov.u64 %rd25, _ZN6thrust6system4cuda6detail5bulk_6detail75_GLOBAL__N__51_tmpxft_00003cc6_00000000_7_THCTensorSortInt_cpp1_ii_ae09010e19s_on_chip_allocatorE;
cvta.shared.u64 %rd26, %rd25;
setp.eq.s64	%p2, %rd26, 0;
or.pred %p3, %p1, %p2;
@%p3 bra BB66_2;

cvt.s64.s32	%rd27, %r37;
mov.u32 %r42, 0;
st.shared.u32 [_ZN6thrust6system4cuda6detail5bulk_6detail75_GLOBAL__N__51_tmpxft_00003cc6_00000000_7_THCTensorSortInt_cpp1_ii_ae09010e19s_on_chip_allocatorE], %r42;
mov.u64 %rd28, _ZN6thrust6system4cuda6detail5bulk_6detail20s_data_segment_beginE;
cvta.shared.u64 %rd29, %rd28;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail75_GLOBAL__N__51_tmpxft_00003cc6_00000000_7_THCTensorSortInt_cpp1_ii_ae09010e19s_on_chip_allocatorE+8], %rd29;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail75_GLOBAL__N__51_tmpxft_00003cc6_00000000_7_THCTensorSortInt_cpp1_ii_ae09010e19s_on_chip_allocatorE+16], %rd27;

BB66_2:
mov.u32 %r3, %ntid.x;
mov.u32 %r43, %ctaid.x;
add.s32 %r4, %r43, %r33;
bar.sync 0;
mad.lo.s32 %r68, %r4, %r3, %r1;
setp.ge.u32	%p4, %r68, %r26;
@%p4 bra BB66_14;

cvta.to.global.u64 %rd30, %rd21;
cvta.to.global.u64 %rd1, %rd22;
mul.lo.s32 %r8, %r3, %r34;
cvt.u64.u32	%rd31, %r68;
add.s64 %rd51, %rd31, %rd20;
mul.wide.u32 %rd32, %r68, 4;
add.s64 %rd50, %rd30, %rd32;
neg.s32 %r44, %r25;
cvt.u64.u32	%rd5, %r44;
shr.u32 %r9, %r25, 1;

BB66_4:
cvt.u32.u64	%r45, %rd5;
cvt.u32.u64	%r46, %rd51;
and.b32 %r47, %r46, %r45;
mul.lo.s32 %r48, %r47, %r41;
add.s32 %r49, %r47, %r9;
mul.lo.s32 %r50, %r49, %r41;
min.u32 %r11, %r50, %r40;
sub.s32 %r51, %r40, %r48;
mul.lo.s32 %r52, %r9, %r41;
min.u32 %r53, %r51, %r52;
sub.s32 %r54, %r40, %r11;
min.u32 %r55, %r54, %r52;
add.s32 %r56, %r55, %r53;
cvt.u64.u32	%rd33, %r41;
mul.lo.s64 %rd34, %rd51, %rd33;
cvt.u64.u32	%rd8, %r48;
sub.s64 %rd35, %rd34, %rd8;
cvt.u32.u64	%r57, %rd35;
min.u32 %r12, %r57, %r56;
setp.lt.u32	%p5, %r12, %r55;
sub.s32 %r58, %r12, %r55;
selp.b32	%r70, 0, %r58, %p5;
min.u32 %r69, %r53, %r12;
setp.ge.u32	%p6, %r70, %r69;
@%p6 bra BB66_13;

cvt.u64.u32	%rd9, %r11;
add.s32 %r15, %r12, -1;

BB66_6:
add.s32 %r59, %r69, %r70;
shr.u32 %r18, %r59, 1;
sub.s32 %r60, %r15, %r18;
cvt.u64.u32	%rd36, %r60;
add.s64 %rd37, %rd36, %rd9;
shl.b64 %rd38, %rd37, 3;
add.s64 %rd39, %rd1, %rd38;
ld.global.u64 %rd10, [%rd39];
or.b64 %rd40, %rd10, %rd24;
and.b64 %rd41, %rd40, -4294967296;
setp.eq.s64	%p7, %rd41, 0;
@%p7 bra BB66_8;
bra.uni BB66_7;

BB66_8:
cvt.u32.u64	%r61, %rd24;
cvt.u32.u64	%r62, %rd10;
div.u32 %r63, %r62, %r61;
cvt.u64.u32	%rd52, %r63;
bra.uni BB66_9;

BB66_7:
div.s64 %rd52, %rd10, %rd24;

BB66_9:
cvt.u64.u32	%rd42, %r18;
add.s64 %rd43, %rd42, %rd8;
shl.b64 %rd44, %rd43, 3;
add.s64 %rd45, %rd1, %rd44;
ld.global.u64 %rd14, [%rd45];
or.b64 %rd46, %rd14, %rd24;
and.b64 %rd47, %rd46, -4294967296;
setp.eq.s64	%p8, %rd47, 0;
@%p8 bra BB66_11;
bra.uni BB66_10;

BB66_11:
cvt.u32.u64	%r64, %rd24;
cvt.u32.u64	%r65, %rd14;
div.u32 %r66, %r65, %r64;
cvt.u64.u32	%rd53, %r66;
bra.uni BB66_12;

BB66_10:
div.s64 %rd53, %rd14, %rd24;

BB66_12:
add.s32 %r67, %r18, 1;
setp.lt.s64	%p9, %rd52, %rd53;
selp.b32	%r70, %r70, %r67, %p9;
selp.b32	%r69, %r18, %r69, %p9;
setp.lt.u32	%p10, %r70, %r69;
@%p10 bra BB66_6;

BB66_13:
st.global.u32 [%rd50], %r70;
cvt.u64.u32	%rd48, %r8;
add.s64 %rd51, %rd51, %rd48;
mul.wide.u32 %rd49, %r8, 4;
add.s64 %rd50, %rd50, %rd49;
add.s32 %r68, %r68, %r8;
setp.lt.u32	%p11, %r68, %r26;
@%p11 bra BB66_4;

BB66_14:
ret;
}


.visible .entry _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIjNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSJ_INSG_INS_10device_ptrIlEENS14_IiEESW_SW_SW_SW_SW_SW_SW_SW_EEEEjNSN_13compare_firstI9SliceCompEEEEEEvEElSW_SW_SW_SW_SW_SW_EEEEEEEEvT0_(
.param .align 8 .b8 _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIjNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSJ_INSG_INS_10device_ptrIlEENS14_IiEESW_SW_SW_SW_SW_SW_SW_SW_EEEEjNSN_13compare_firstI9SliceCompEEEEEEvEElSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0[112]
)
{
.reg .pred %p<12>;
.reg .b16 %rs<11>;
.reg .b32 %r<66>;
.reg .b64 %rd<59>;


ld.param.v2.u32 {%r28, %r29}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIjNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSJ_INSG_INS_10device_ptrIlEENS14_IiEESW_SW_SW_SW_SW_SW_SW_SW_EEEEjNSN_13compare_firstI9SliceCompEEEEEEvEElSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+96];
ld.param.v2.u32 {%r30, %r31}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIjNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSJ_INSG_INS_10device_ptrIlEENS14_IiEESW_SW_SW_SW_SW_SW_SW_SW_EEEEjNSN_13compare_firstI9SliceCompEEEEEEvEElSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+88];
ld.param.v2.u32 {%r34, %r35}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIjNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSJ_INSG_INS_10device_ptrIlEENS14_IiEESW_SW_SW_SW_SW_SW_SW_SW_EEEEjNSN_13compare_firstI9SliceCompEEEEEEvEElSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+48];
ld.param.u32 %r27, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIjNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSJ_INSG_INS_10device_ptrIlEENS14_IiEESW_SW_SW_SW_SW_SW_SW_SW_EEEEjNSN_13compare_firstI9SliceCompEEEEEEvEElSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+104];
ld.param.u64 %rd30, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIjNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSJ_INSG_INS_10device_ptrIlEENS14_IiEESW_SW_SW_SW_SW_SW_SW_SW_EEEEjNSN_13compare_firstI9SliceCompEEEEEEvEElSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+72];
ld.param.u64 %rd29, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIjNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSJ_INSG_INS_10device_ptrIlEENS14_IiEESW_SW_SW_SW_SW_SW_SW_SW_EEEEjNSN_13compare_firstI9SliceCompEEEEEEvEElSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+64];
ld.param.u32 %r20, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIjNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSJ_INSG_INS_10device_ptrIlEENS14_IiEESW_SW_SW_SW_SW_SW_SW_SW_EEEEjNSN_13compare_firstI9SliceCompEEEEEEvEElSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+56];
ld.param.u64 %rd27, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIjNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSJ_INSG_INS_10device_ptrIlEENS14_IiEESW_SW_SW_SW_SW_SW_SW_SW_EEEEjNSN_13compare_firstI9SliceCompEEEEEEvEElSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+32];
ld.param.u64 %rd26, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIjNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSJ_INSG_INS_10device_ptrIlEENS14_IiEESW_SW_SW_SW_SW_SW_SW_SW_EEEEjNSN_13compare_firstI9SliceCompEEEEEEvEElSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+24];
ld.param.u64 %rd25, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIjNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSJ_INSG_INS_10device_ptrIlEENS14_IiEESW_SW_SW_SW_SW_SW_SW_SW_EEEEjNSN_13compare_firstI9SliceCompEEEEEEvEElSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+16];
mov.u32 %r1, %tid.x;
setp.ne.s32	%p1, %r1, 0;
mov.u64 %rd31, _ZN6thrust6system4cuda6detail5bulk_6detail75_GLOBAL__N__51_tmpxft_00003cc6_00000000_7_THCTensorSortInt_cpp1_ii_ae09010e19s_on_chip_allocatorE;
cvta.shared.u64 %rd32, %rd31;
setp.eq.s64	%p2, %rd32, 0;
or.pred %p3, %p1, %p2;
@%p3 bra BB67_2;

cvt.s64.s32	%rd33, %r31;
mov.u32 %r36, 0;
st.shared.u32 [_ZN6thrust6system4cuda6detail5bulk_6detail75_GLOBAL__N__51_tmpxft_00003cc6_00000000_7_THCTensorSortInt_cpp1_ii_ae09010e19s_on_chip_allocatorE], %r36;
mov.u64 %rd34, _ZN6thrust6system4cuda6detail5bulk_6detail20s_data_segment_beginE;
cvta.shared.u64 %rd35, %rd34;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail75_GLOBAL__N__51_tmpxft_00003cc6_00000000_7_THCTensorSortInt_cpp1_ii_ae09010e19s_on_chip_allocatorE+8], %rd35;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail75_GLOBAL__N__51_tmpxft_00003cc6_00000000_7_THCTensorSortInt_cpp1_ii_ae09010e19s_on_chip_allocatorE+16], %rd33;

BB67_2:
mov.u32 %r2, %ntid.x;
mov.u32 %r37, %ctaid.x;
add.s32 %r3, %r37, %r27;
bar.sync 0;
mad.lo.s32 %r38, %r3, %r2, %r1;
cvt.s64.s32	%rd54, %r38;
setp.ge.s64	%p4, %rd54, %rd30;
@%p4 bra BB67_14;

cvta.to.global.u64 %rd36, %rd26;
cvta.to.global.u64 %rd3, %rd27;
mul.lo.s32 %r39, %r2, %r28;
cvt.s64.s32	%rd5, %r39;
add.s64 %rd56, %rd54, %rd25;
shl.b64 %rd37, %rd54, 2;
add.s64 %rd55, %rd36, %rd37;
neg.s32 %r40, %r20;
cvt.u64.u32	%rd8, %r40;
shr.u32 %r6, %r20, 1;

BB67_4:
cvt.u32.u64	%r41, %rd8;
cvt.u32.u64	%r42, %rd56;
and.b32 %r43, %r42, %r41;
mul.lo.s32 %r44, %r43, %r35;
add.s32 %r45, %r43, %r6;
mul.lo.s32 %r46, %r45, %r35;
min.u32 %r7, %r46, %r34;
sub.s32 %r47, %r34, %r44;
mul.lo.s32 %r48, %r6, %r35;
min.u32 %r49, %r47, %r48;
sub.s32 %r50, %r34, %r7;
min.u32 %r51, %r50, %r48;
add.s32 %r52, %r51, %r49;
cvt.u64.u32	%rd38, %r35;
mul.lo.s64 %rd39, %rd56, %rd38;
cvt.u64.u32	%rd12, %r44;
sub.s64 %rd40, %rd39, %rd12;
cvt.u32.u64	%r53, %rd40;
min.u32 %r8, %r53, %r52;
setp.lt.u32	%p5, %r8, %r51;
sub.s32 %r54, %r8, %r51;
selp.b32	%r65, 0, %r54, %p5;
min.u32 %r64, %r49, %r8;
setp.ge.u32	%p6, %r65, %r64;
@%p6 bra BB67_13;

cvt.u64.u32	%rd13, %r7;
add.s32 %r11, %r8, -1;

BB67_6:
add.s32 %r55, %r64, %r65;
shr.u32 %r14, %r55, 1;
sub.s32 %r56, %r11, %r14;
cvt.u64.u32	%rd41, %r56;
add.s64 %rd42, %rd41, %rd13;
shl.b64 %rd43, %rd42, 3;
add.s64 %rd44, %rd3, %rd43;
ld.global.u64 %rd14, [%rd44];
or.b64 %rd45, %rd14, %rd29;
and.b64 %rd46, %rd45, -4294967296;
setp.eq.s64	%p7, %rd46, 0;
@%p7 bra BB67_8;
bra.uni BB67_7;

BB67_8:
cvt.u32.u64	%r57, %rd29;
cvt.u32.u64	%r58, %rd14;
div.u32 %r59, %r58, %r57;
cvt.u64.u32	%rd57, %r59;
bra.uni BB67_9;

BB67_7:
div.s64 %rd57, %rd14, %rd29;

BB67_9:
cvt.u64.u32	%rd47, %r14;
add.s64 %rd48, %rd47, %rd12;
shl.b64 %rd49, %rd48, 3;
add.s64 %rd50, %rd3, %rd49;
ld.global.u64 %rd18, [%rd50];
or.b64 %rd51, %rd18, %rd29;
and.b64 %rd52, %rd51, -4294967296;
setp.eq.s64	%p8, %rd52, 0;
@%p8 bra BB67_11;
bra.uni BB67_10;

BB67_11:
cvt.u32.u64	%r60, %rd29;
cvt.u32.u64	%r61, %rd18;
div.u32 %r62, %r61, %r60;
cvt.u64.u32	%rd58, %r62;
bra.uni BB67_12;

BB67_10:
div.s64 %rd58, %rd18, %rd29;

BB67_12:
add.s32 %r63, %r14, 1;
setp.lt.s64	%p9, %rd57, %rd58;
selp.b32	%r65, %r65, %r63, %p9;
selp.b32	%r64, %r14, %r64, %p9;
setp.lt.u32	%p10, %r65, %r64;
@%p10 bra BB67_6;

BB67_13:
st.global.u32 [%rd55], %r65;
add.s64 %rd56, %rd56, %rd5;
shl.b64 %rd53, %rd5, 2;
add.s64 %rd55, %rd55, %rd53;
add.s64 %rd54, %rd54, %rd5;
setp.lt.s64	%p11, %rd54, %rd30;
@%p11 bra BB67_4;

BB67_14:
ret;
}


.visible .entry _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIjNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSO_INSP_INSG_IliSW_SW_SW_SW_SW_SW_SW_SW_EEST_SL_SL_EEEEjNSN_13compare_firstI9SliceCompEEEEEEvEEjSW_SW_SW_SW_SW_SW_EEEEEEEEvT0_(
.param .align 8 .b8 _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIjNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSO_INSP_INSG_IliSW_SW_SW_SW_SW_SW_SW_SW_EEST_SL_SL_EEEEjNSN_13compare_firstI9SliceCompEEEEEEvEEjSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0[104]
)
{
.reg .pred %p<12>;
.reg .b16 %rs<19>;
.reg .b32 %r<71>;
.reg .b64 %rd<53>;


ld.param.v2.u32 {%r34, %r35}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIjNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSO_INSP_INSG_IliSW_SW_SW_SW_SW_SW_SW_SW_EEST_SL_SL_EEEEjNSN_13compare_firstI9SliceCompEEEEEEvEEjSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+88];
ld.param.v2.u32 {%r36, %r37}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIjNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSO_INSP_INSG_IliSW_SW_SW_SW_SW_SW_SW_SW_EEST_SL_SL_EEEEjNSN_13compare_firstI9SliceCompEEEEEEvEEjSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+80];
ld.param.v2.u32 {%r40, %r41}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIjNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSO_INSP_INSG_IliSW_SW_SW_SW_SW_SW_SW_SW_EEST_SL_SL_EEEEjNSN_13compare_firstI9SliceCompEEEEEEvEEjSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+40];
ld.param.u32 %r33, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIjNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSO_INSP_INSG_IliSW_SW_SW_SW_SW_SW_SW_SW_EEST_SL_SL_EEEEjNSN_13compare_firstI9SliceCompEEEEEEvEEjSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+96];
ld.param.u32 %r26, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIjNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSO_INSP_INSG_IliSW_SW_SW_SW_SW_SW_SW_SW_EEST_SL_SL_EEEEjNSN_13compare_firstI9SliceCompEEEEEEvEEjSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+64];
ld.param.u64 %rd23, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIjNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSO_INSP_INSG_IliSW_SW_SW_SW_SW_SW_SW_SW_EEST_SL_SL_EEEEjNSN_13compare_firstI9SliceCompEEEEEEvEEjSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+56];
ld.param.u32 %r25, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIjNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSO_INSP_INSG_IliSW_SW_SW_SW_SW_SW_SW_SW_EEST_SL_SL_EEEEjNSN_13compare_firstI9SliceCompEEEEEEvEEjSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+48];
ld.param.u64 %rd22, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIjNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSO_INSP_INSG_IliSW_SW_SW_SW_SW_SW_SW_SW_EEST_SL_SL_EEEEjNSN_13compare_firstI9SliceCompEEEEEEvEEjSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+32];
ld.param.u64 %rd21, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIjNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSO_INSP_INSG_IliSW_SW_SW_SW_SW_SW_SW_SW_EEST_SL_SL_EEEEjNSN_13compare_firstI9SliceCompEEEEEEvEEjSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+24];
ld.param.u64 %rd20, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIjNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSO_INSP_INSG_IliSW_SW_SW_SW_SW_SW_SW_SW_EEST_SL_SL_EEEEjNSN_13compare_firstI9SliceCompEEEEEEvEEjSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+16];
mov.u32 %r1, %tid.x;
setp.ne.s32	%p1, %r1, 0;
mov.u64 %rd24, _ZN6thrust6system4cuda6detail5bulk_6detail75_GLOBAL__N__51_tmpxft_00003cc6_00000000_7_THCTensorSortInt_cpp1_ii_ae09010e19s_on_chip_allocatorE;
cvta.shared.u64 %rd25, %rd24;
setp.eq.s64	%p2, %rd25, 0;
or.pred %p3, %p1, %p2;
@%p3 bra BB68_2;

cvt.s64.s32	%rd26, %r37;
mov.u32 %r42, 0;
st.shared.u32 [_ZN6thrust6system4cuda6detail5bulk_6detail75_GLOBAL__N__51_tmpxft_00003cc6_00000000_7_THCTensorSortInt_cpp1_ii_ae09010e19s_on_chip_allocatorE], %r42;
mov.u64 %rd27, _ZN6thrust6system4cuda6detail5bulk_6detail20s_data_segment_beginE;
cvta.shared.u64 %rd28, %rd27;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail75_GLOBAL__N__51_tmpxft_00003cc6_00000000_7_THCTensorSortInt_cpp1_ii_ae09010e19s_on_chip_allocatorE+8], %rd28;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail75_GLOBAL__N__51_tmpxft_00003cc6_00000000_7_THCTensorSortInt_cpp1_ii_ae09010e19s_on_chip_allocatorE+16], %rd26;

BB68_2:
mov.u32 %r3, %ntid.x;
mov.u32 %r43, %ctaid.x;
add.s32 %r4, %r43, %r33;
bar.sync 0;
mad.lo.s32 %r68, %r4, %r3, %r1;
setp.ge.u32	%p4, %r68, %r26;
@%p4 bra BB68_14;

cvta.to.global.u64 %rd29, %rd21;
cvta.to.global.u64 %rd1, %rd22;
mul.lo.s32 %r8, %r3, %r34;
cvt.u64.u32	%rd30, %r68;
add.s64 %rd50, %rd30, %rd20;
mul.wide.u32 %rd31, %r68, 4;
add.s64 %rd49, %rd29, %rd31;
neg.s32 %r44, %r25;
cvt.u64.u32	%rd5, %r44;
shr.u32 %r9, %r25, 1;

BB68_4:
cvt.u32.u64	%r45, %rd5;
cvt.u32.u64	%r46, %rd50;
and.b32 %r47, %r46, %r45;
mul.lo.s32 %r48, %r47, %r41;
add.s32 %r49, %r47, %r9;
mul.lo.s32 %r50, %r49, %r41;
min.u32 %r11, %r50, %r40;
sub.s32 %r51, %r40, %r48;
mul.lo.s32 %r52, %r9, %r41;
min.u32 %r53, %r51, %r52;
sub.s32 %r54, %r40, %r11;
min.u32 %r55, %r54, %r52;
add.s32 %r56, %r55, %r53;
cvt.u64.u32	%rd32, %r41;
mul.lo.s64 %rd33, %rd50, %rd32;
cvt.u64.u32	%rd8, %r48;
sub.s64 %rd34, %rd33, %rd8;
cvt.u32.u64	%r57, %rd34;
min.u32 %r12, %r57, %r56;
setp.lt.u32	%p5, %r12, %r55;
sub.s32 %r58, %r12, %r55;
selp.b32	%r70, 0, %r58, %p5;
min.u32 %r69, %r53, %r12;
setp.ge.u32	%p6, %r70, %r69;
@%p6 bra BB68_13;

cvt.u64.u32	%rd9, %r11;
add.s32 %r15, %r12, -1;

BB68_6:
add.s32 %r59, %r69, %r70;
shr.u32 %r18, %r59, 1;
sub.s32 %r60, %r15, %r18;
cvt.u64.u32	%rd35, %r60;
add.s64 %rd36, %rd35, %rd9;
shl.b64 %rd37, %rd36, 4;
add.s64 %rd38, %rd1, %rd37;
ld.global.u64 %rd10, [%rd38];
or.b64 %rd39, %rd10, %rd23;
and.b64 %rd40, %rd39, -4294967296;
setp.eq.s64	%p7, %rd40, 0;
@%p7 bra BB68_8;
bra.uni BB68_7;

BB68_8:
cvt.u32.u64	%r61, %rd23;
cvt.u32.u64	%r62, %rd10;
div.u32 %r63, %r62, %r61;
cvt.u64.u32	%rd51, %r63;
bra.uni BB68_9;

BB68_7:
div.s64 %rd51, %rd10, %rd23;

BB68_9:
cvt.u64.u32	%rd41, %r18;
add.s64 %rd42, %rd41, %rd8;
shl.b64 %rd43, %rd42, 4;
add.s64 %rd44, %rd1, %rd43;
ld.global.u64 %rd14, [%rd44];
or.b64 %rd45, %rd14, %rd23;
and.b64 %rd46, %rd45, -4294967296;
setp.eq.s64	%p8, %rd46, 0;
@%p8 bra BB68_11;
bra.uni BB68_10;

BB68_11:
cvt.u32.u64	%r64, %rd23;
cvt.u32.u64	%r65, %rd14;
div.u32 %r66, %r65, %r64;
cvt.u64.u32	%rd52, %r66;
bra.uni BB68_12;

BB68_10:
div.s64 %rd52, %rd14, %rd23;

BB68_12:
add.s32 %r67, %r18, 1;
setp.lt.s64	%p9, %rd51, %rd52;
selp.b32	%r70, %r70, %r67, %p9;
selp.b32	%r69, %r18, %r69, %p9;
setp.lt.u32	%p10, %r70, %r69;
@%p10 bra BB68_6;

BB68_13:
st.global.u32 [%rd49], %r70;
cvt.u64.u32	%rd47, %r8;
add.s64 %rd50, %rd50, %rd47;
mul.wide.u32 %rd48, %r8, 4;
add.s64 %rd49, %rd49, %rd48;
add.s32 %r68, %r68, %r8;
setp.lt.u32	%p11, %r68, %r26;
@%p11 bra BB68_4;

BB68_14:
ret;
}


.visible .entry _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIjNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSO_INSP_INSG_IliSW_SW_SW_SW_SW_SW_SW_SW_EEST_SL_SL_EEEEjNSN_13compare_firstI9SliceCompEEEEEEvEElSW_SW_SW_SW_SW_SW_EEEEEEEEvT0_(
.param .align 8 .b8 _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIjNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSO_INSP_INSG_IliSW_SW_SW_SW_SW_SW_SW_SW_EEST_SL_SL_EEEEjNSN_13compare_firstI9SliceCompEEEEEEvEElSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0[104]
)
{
.reg .pred %p<12>;
.reg .b16 %rs<11>;
.reg .b32 %r<66>;
.reg .b64 %rd<58>;


ld.param.v2.u32 {%r28, %r29}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIjNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSO_INSP_INSG_IliSW_SW_SW_SW_SW_SW_SW_SW_EEST_SL_SL_EEEEjNSN_13compare_firstI9SliceCompEEEEEEvEElSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+88];
ld.param.v2.u32 {%r30, %r31}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIjNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSO_INSP_INSG_IliSW_SW_SW_SW_SW_SW_SW_SW_EEST_SL_SL_EEEEjNSN_13compare_firstI9SliceCompEEEEEEvEElSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+80];
ld.param.v2.u32 {%r34, %r35}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIjNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSO_INSP_INSG_IliSW_SW_SW_SW_SW_SW_SW_SW_EEST_SL_SL_EEEEjNSN_13compare_firstI9SliceCompEEEEEEvEElSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+40];
ld.param.u32 %r27, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIjNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSO_INSP_INSG_IliSW_SW_SW_SW_SW_SW_SW_SW_EEST_SL_SL_EEEEjNSN_13compare_firstI9SliceCompEEEEEEvEElSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+96];
ld.param.u64 %rd29, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIjNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSO_INSP_INSG_IliSW_SW_SW_SW_SW_SW_SW_SW_EEST_SL_SL_EEEEjNSN_13compare_firstI9SliceCompEEEEEEvEElSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+64];
ld.param.u64 %rd28, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIjNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSO_INSP_INSG_IliSW_SW_SW_SW_SW_SW_SW_SW_EEST_SL_SL_EEEEjNSN_13compare_firstI9SliceCompEEEEEEvEElSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+56];
ld.param.u32 %r20, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIjNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSO_INSP_INSG_IliSW_SW_SW_SW_SW_SW_SW_SW_EEST_SL_SL_EEEEjNSN_13compare_firstI9SliceCompEEEEEEvEElSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+48];
ld.param.u64 %rd27, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIjNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSO_INSP_INSG_IliSW_SW_SW_SW_SW_SW_SW_SW_EEST_SL_SL_EEEEjNSN_13compare_firstI9SliceCompEEEEEEvEElSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+32];
ld.param.u64 %rd26, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIjNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSO_INSP_INSG_IliSW_SW_SW_SW_SW_SW_SW_SW_EEST_SL_SL_EEEEjNSN_13compare_firstI9SliceCompEEEEEEvEElSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+24];
ld.param.u64 %rd25, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIjNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSO_INSP_INSG_IliSW_SW_SW_SW_SW_SW_SW_SW_EEST_SL_SL_EEEEjNSN_13compare_firstI9SliceCompEEEEEEvEElSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+16];
mov.u32 %r1, %tid.x;
setp.ne.s32	%p1, %r1, 0;
mov.u64 %rd30, _ZN6thrust6system4cuda6detail5bulk_6detail75_GLOBAL__N__51_tmpxft_00003cc6_00000000_7_THCTensorSortInt_cpp1_ii_ae09010e19s_on_chip_allocatorE;
cvta.shared.u64 %rd31, %rd30;
setp.eq.s64	%p2, %rd31, 0;
or.pred %p3, %p1, %p2;
@%p3 bra BB69_2;

cvt.s64.s32	%rd32, %r31;
mov.u32 %r36, 0;
st.shared.u32 [_ZN6thrust6system4cuda6detail5bulk_6detail75_GLOBAL__N__51_tmpxft_00003cc6_00000000_7_THCTensorSortInt_cpp1_ii_ae09010e19s_on_chip_allocatorE], %r36;
mov.u64 %rd33, _ZN6thrust6system4cuda6detail5bulk_6detail20s_data_segment_beginE;
cvta.shared.u64 %rd34, %rd33;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail75_GLOBAL__N__51_tmpxft_00003cc6_00000000_7_THCTensorSortInt_cpp1_ii_ae09010e19s_on_chip_allocatorE+8], %rd34;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail75_GLOBAL__N__51_tmpxft_00003cc6_00000000_7_THCTensorSortInt_cpp1_ii_ae09010e19s_on_chip_allocatorE+16], %rd32;

BB69_2:
mov.u32 %r2, %ntid.x;
mov.u32 %r37, %ctaid.x;
add.s32 %r3, %r37, %r27;
bar.sync 0;
mad.lo.s32 %r38, %r3, %r2, %r1;
cvt.s64.s32	%rd53, %r38;
setp.ge.s64	%p4, %rd53, %rd29;
@%p4 bra BB69_14;

cvta.to.global.u64 %rd35, %rd26;
cvta.to.global.u64 %rd3, %rd27;
mul.lo.s32 %r39, %r2, %r28;
cvt.s64.s32	%rd5, %r39;
add.s64 %rd55, %rd53, %rd25;
shl.b64 %rd36, %rd53, 2;
add.s64 %rd54, %rd35, %rd36;
neg.s32 %r40, %r20;
cvt.u64.u32	%rd8, %r40;
shr.u32 %r6, %r20, 1;

BB69_4:
cvt.u32.u64	%r41, %rd8;
cvt.u32.u64	%r42, %rd55;
and.b32 %r43, %r42, %r41;
mul.lo.s32 %r44, %r43, %r35;
add.s32 %r45, %r43, %r6;
mul.lo.s32 %r46, %r45, %r35;
min.u32 %r7, %r46, %r34;
sub.s32 %r47, %r34, %r44;
mul.lo.s32 %r48, %r6, %r35;
min.u32 %r49, %r47, %r48;
sub.s32 %r50, %r34, %r7;
min.u32 %r51, %r50, %r48;
add.s32 %r52, %r51, %r49;
cvt.u64.u32	%rd37, %r35;
mul.lo.s64 %rd38, %rd55, %rd37;
cvt.u64.u32	%rd12, %r44;
sub.s64 %rd39, %rd38, %rd12;
cvt.u32.u64	%r53, %rd39;
min.u32 %r8, %r53, %r52;
setp.lt.u32	%p5, %r8, %r51;
sub.s32 %r54, %r8, %r51;
selp.b32	%r65, 0, %r54, %p5;
min.u32 %r64, %r49, %r8;
setp.ge.u32	%p6, %r65, %r64;
@%p6 bra BB69_13;

cvt.u64.u32	%rd13, %r7;
add.s32 %r11, %r8, -1;

BB69_6:
add.s32 %r55, %r64, %r65;
shr.u32 %r14, %r55, 1;
sub.s32 %r56, %r11, %r14;
cvt.u64.u32	%rd40, %r56;
add.s64 %rd41, %rd40, %rd13;
shl.b64 %rd42, %rd41, 4;
add.s64 %rd43, %rd3, %rd42;
ld.global.u64 %rd14, [%rd43];
or.b64 %rd44, %rd14, %rd28;
and.b64 %rd45, %rd44, -4294967296;
setp.eq.s64	%p7, %rd45, 0;
@%p7 bra BB69_8;
bra.uni BB69_7;

BB69_8:
cvt.u32.u64	%r57, %rd28;
cvt.u32.u64	%r58, %rd14;
div.u32 %r59, %r58, %r57;
cvt.u64.u32	%rd56, %r59;
bra.uni BB69_9;

BB69_7:
div.s64 %rd56, %rd14, %rd28;

BB69_9:
cvt.u64.u32	%rd46, %r14;
add.s64 %rd47, %rd46, %rd12;
shl.b64 %rd48, %rd47, 4;
add.s64 %rd49, %rd3, %rd48;
ld.global.u64 %rd18, [%rd49];
or.b64 %rd50, %rd18, %rd28;
and.b64 %rd51, %rd50, -4294967296;
setp.eq.s64	%p8, %rd51, 0;
@%p8 bra BB69_11;
bra.uni BB69_10;

BB69_11:
cvt.u32.u64	%r60, %rd28;
cvt.u32.u64	%r61, %rd18;
div.u32 %r62, %r61, %r60;
cvt.u64.u32	%rd57, %r62;
bra.uni BB69_12;

BB69_10:
div.s64 %rd57, %rd18, %rd28;

BB69_12:
add.s32 %r63, %r14, 1;
setp.lt.s64	%p9, %rd56, %rd57;
selp.b32	%r65, %r65, %r63, %p9;
selp.b32	%r64, %r14, %r64, %p9;
setp.lt.u32	%p10, %r65, %r64;
@%p10 bra BB69_6;

BB69_13:
st.global.u32 [%rd54], %r65;
add.s64 %rd55, %rd55, %rd5;
shl.b64 %rd52, %rd5, 2;
add.s64 %rd54, %rd54, %rd52;
add.s64 %rd53, %rd53, %rd5;
setp.lt.s64	%p11, %rd53, %rd29;
@%p11 bra BB69_4;

BB69_14:
ret;
}


.visible .entry _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIlNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSJ_INSG_INS_10device_ptrIlEENS14_IiEESW_SW_SW_SW_SW_SW_SW_SW_EEEElNSN_13compare_firstI9SliceCompEEEEEEvEEjSW_SW_SW_SW_SW_SW_EEEEEEEEvT0_(
.param .align 8 .b8 _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIlNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSJ_INSG_INS_10device_ptrIlEENS14_IiEESW_SW_SW_SW_SW_SW_SW_SW_EEEElNSN_13compare_firstI9SliceCompEEEEEEvEEjSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0[120]
)
{
.reg .pred %p<12>;
.reg .b16 %rs<19>;
.reg .b32 %r<32>;
.reg .b64 %rd<84>;


ld.param.v2.u32 {%r17, %r18}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIlNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSJ_INSG_INS_10device_ptrIlEENS14_IiEESW_SW_SW_SW_SW_SW_SW_SW_EEEElNSN_13compare_firstI9SliceCompEEEEEEvEEjSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+104];
ld.param.v2.u32 {%r19, %r20}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIlNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSJ_INSG_INS_10device_ptrIlEENS14_IiEESW_SW_SW_SW_SW_SW_SW_SW_EEEElNSN_13compare_firstI9SliceCompEEEEEEvEEjSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+96];
ld.param.u32 %r16, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIlNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSJ_INSG_INS_10device_ptrIlEENS14_IiEESW_SW_SW_SW_SW_SW_SW_SW_EEEElNSN_13compare_firstI9SliceCompEEEEEEvEEjSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+112];
ld.param.u32 %r9, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIlNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSJ_INSG_INS_10device_ptrIlEENS14_IiEESW_SW_SW_SW_SW_SW_SW_SW_EEEElNSN_13compare_firstI9SliceCompEEEEEEvEEjSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+80];
ld.param.u64 %rd40, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIlNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSJ_INSG_INS_10device_ptrIlEENS14_IiEESW_SW_SW_SW_SW_SW_SW_SW_EEEElNSN_13compare_firstI9SliceCompEEEEEEvEEjSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+72];
ld.param.u64 %rd39, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIlNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSJ_INSG_INS_10device_ptrIlEENS14_IiEESW_SW_SW_SW_SW_SW_SW_SW_EEEElNSN_13compare_firstI9SliceCompEEEEEEvEEjSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+64];
ld.param.u64 %rd38, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIlNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSJ_INSG_INS_10device_ptrIlEENS14_IiEESW_SW_SW_SW_SW_SW_SW_SW_EEEElNSN_13compare_firstI9SliceCompEEEEEEvEEjSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+56];
ld.param.u64 %rd37, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIlNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSJ_INSG_INS_10device_ptrIlEENS14_IiEESW_SW_SW_SW_SW_SW_SW_SW_EEEElNSN_13compare_firstI9SliceCompEEEEEEvEEjSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+48];
ld.param.u64 %rd35, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIlNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSJ_INSG_INS_10device_ptrIlEENS14_IiEESW_SW_SW_SW_SW_SW_SW_SW_EEEElNSN_13compare_firstI9SliceCompEEEEEEvEEjSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+32];
ld.param.u64 %rd34, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIlNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSJ_INSG_INS_10device_ptrIlEENS14_IiEESW_SW_SW_SW_SW_SW_SW_SW_EEEElNSN_13compare_firstI9SliceCompEEEEEEvEEjSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+24];
ld.param.u64 %rd33, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIlNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSJ_INSG_INS_10device_ptrIlEENS14_IiEESW_SW_SW_SW_SW_SW_SW_SW_EEEElNSN_13compare_firstI9SliceCompEEEEEEvEEjSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+16];
mov.u32 %r1, %tid.x;
setp.ne.s32	%p1, %r1, 0;
mov.u64 %rd41, _ZN6thrust6system4cuda6detail5bulk_6detail75_GLOBAL__N__51_tmpxft_00003cc6_00000000_7_THCTensorSortInt_cpp1_ii_ae09010e19s_on_chip_allocatorE;
cvta.shared.u64 %rd42, %rd41;
setp.eq.s64	%p2, %rd42, 0;
or.pred %p3, %p1, %p2;
@%p3 bra BB70_2;

cvt.s64.s32	%rd43, %r20;
mov.u32 %r23, 0;
st.shared.u32 [_ZN6thrust6system4cuda6detail5bulk_6detail75_GLOBAL__N__51_tmpxft_00003cc6_00000000_7_THCTensorSortInt_cpp1_ii_ae09010e19s_on_chip_allocatorE], %r23;
mov.u64 %rd44, _ZN6thrust6system4cuda6detail5bulk_6detail20s_data_segment_beginE;
cvta.shared.u64 %rd45, %rd44;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail75_GLOBAL__N__51_tmpxft_00003cc6_00000000_7_THCTensorSortInt_cpp1_ii_ae09010e19s_on_chip_allocatorE+8], %rd45;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail75_GLOBAL__N__51_tmpxft_00003cc6_00000000_7_THCTensorSortInt_cpp1_ii_ae09010e19s_on_chip_allocatorE+16], %rd43;

BB70_2:
mov.u32 %r3, %ntid.x;
mov.u32 %r24, %ctaid.x;
add.s32 %r4, %r24, %r16;
bar.sync 0;
mad.lo.s32 %r31, %r4, %r3, %r1;
setp.ge.u32	%p4, %r31, %r9;
@%p4 bra BB70_14;

cvta.to.global.u64 %rd46, %rd34;
cvta.to.global.u64 %rd1, %rd35;
mul.lo.s32 %r6, %r3, %r17;
cvt.u64.u32	%rd47, %r31;
add.s64 %rd79, %rd47, %rd33;
mul.wide.u32 %rd48, %r31, 8;
add.s64 %rd78, %rd46, %rd48;
neg.s64 %rd7, %rd39;
shr.u64 %rd49, %rd39, 63;
add.s64 %rd50, %rd39, %rd49;
shr.s64 %rd8, %rd50, 1;

BB70_4:
and.b64 %rd51, %rd79, %rd7;
mul.lo.s64 %rd11, %rd51, %rd38;
add.s64 %rd52, %rd8, %rd51;
mul.lo.s64 %rd53, %rd52, %rd38;
min.s64 %rd12, %rd53, %rd37;
sub.s64 %rd54, %rd37, %rd11;
mul.lo.s64 %rd55, %rd8, %rd38;
min.s64 %rd56, %rd54, %rd55;
sub.s64 %rd57, %rd37, %rd12;
min.s64 %rd58, %rd57, %rd55;
add.s64 %rd59, %rd58, %rd56;
mul.lo.s64 %rd60, %rd79, %rd38;
sub.s64 %rd61, %rd60, %rd11;
min.s64 %rd13, %rd61, %rd59;
setp.lt.s64	%p5, %rd13, %rd58;
sub.s64 %rd62, %rd13, %rd58;
selp.b64	%rd83, 0, %rd62, %p5;
min.s64 %rd80, %rd56, %rd13;
setp.ge.s64	%p6, %rd83, %rd80;
@%p6 bra BB70_13;

add.s64 %rd63, %rd12, %rd13;
add.s64 %rd16, %rd63, -1;

BB70_6:
add.s64 %rd64, %rd80, %rd83;
shr.s64 %rd19, %rd64, 1;
sub.s64 %rd65, %rd16, %rd19;
shl.b64 %rd66, %rd65, 3;
add.s64 %rd67, %rd1, %rd66;
ld.global.u64 %rd20, [%rd67];
or.b64 %rd68, %rd20, %rd40;
and.b64 %rd69, %rd68, -4294967296;
setp.eq.s64	%p7, %rd69, 0;
@%p7 bra BB70_8;
bra.uni BB70_7;

BB70_8:
cvt.u32.u64	%r25, %rd40;
cvt.u32.u64	%r26, %rd20;
div.u32 %r27, %r26, %r25;
cvt.u64.u32	%rd81, %r27;
bra.uni BB70_9;

BB70_7:
div.s64 %rd81, %rd20, %rd40;

BB70_9:
add.s64 %rd70, %rd19, %rd11;
shl.b64 %rd71, %rd70, 3;
add.s64 %rd72, %rd1, %rd71;
ld.global.u64 %rd24, [%rd72];
or.b64 %rd73, %rd24, %rd40;
and.b64 %rd74, %rd73, -4294967296;
setp.eq.s64	%p8, %rd74, 0;
@%p8 bra BB70_11;
bra.uni BB70_10;

BB70_11:
cvt.u32.u64	%r28, %rd40;
cvt.u32.u64	%r29, %rd24;
div.u32 %r30, %r29, %r28;
cvt.u64.u32	%rd82, %r30;
bra.uni BB70_12;

BB70_10:
div.s64 %rd82, %rd24, %rd40;

BB70_12:
add.s64 %rd75, %rd19, 1;
setp.lt.s64	%p9, %rd81, %rd82;
selp.b64	%rd83, %rd83, %rd75, %p9;
selp.b64	%rd80, %rd19, %rd80, %p9;
setp.lt.s64	%p10, %rd83, %rd80;
@%p10 bra BB70_6;

BB70_13:
st.global.u64 [%rd78], %rd83;
cvt.u64.u32	%rd76, %r6;
add.s64 %rd79, %rd79, %rd76;
mul.wide.u32 %rd77, %r6, 8;
add.s64 %rd78, %rd78, %rd77;
add.s32 %r31, %r31, %r6;
setp.lt.u32	%p11, %r31, %r9;
@%p11 bra BB70_4;

BB70_14:
ret;
}


.visible .entry _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIlNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSJ_INSG_INS_10device_ptrIlEENS14_IiEESW_SW_SW_SW_SW_SW_SW_SW_EEEElNSN_13compare_firstI9SliceCompEEEEEEvEElSW_SW_SW_SW_SW_SW_EEEEEEEEvT0_(
.param .align 8 .b8 _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIlNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSJ_INSG_INS_10device_ptrIlEENS14_IiEESW_SW_SW_SW_SW_SW_SW_SW_EEEElNSN_13compare_firstI9SliceCompEEEEEEvEElSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0[120]
)
{
.reg .pred %p<12>;
.reg .b16 %rs<11>;
.reg .b32 %r<27>;
.reg .b64 %rd<89>;


ld.param.v2.u32 {%r11, %r12}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIlNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSJ_INSG_INS_10device_ptrIlEENS14_IiEESW_SW_SW_SW_SW_SW_SW_SW_EEEElNSN_13compare_firstI9SliceCompEEEEEEvEElSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+104];
ld.param.v2.u32 {%r13, %r14}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIlNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSJ_INSG_INS_10device_ptrIlEENS14_IiEESW_SW_SW_SW_SW_SW_SW_SW_EEEElNSN_13compare_firstI9SliceCompEEEEEEvEElSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+96];
ld.param.u32 %r10, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIlNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSJ_INSG_INS_10device_ptrIlEENS14_IiEESW_SW_SW_SW_SW_SW_SW_SW_EEEElNSN_13compare_firstI9SliceCompEEEEEEvEElSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+112];
ld.param.u64 %rd46, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIlNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSJ_INSG_INS_10device_ptrIlEENS14_IiEESW_SW_SW_SW_SW_SW_SW_SW_EEEElNSN_13compare_firstI9SliceCompEEEEEEvEElSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+80];
ld.param.u64 %rd45, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIlNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSJ_INSG_INS_10device_ptrIlEENS14_IiEESW_SW_SW_SW_SW_SW_SW_SW_EEEElNSN_13compare_firstI9SliceCompEEEEEEvEElSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+72];
ld.param.u64 %rd44, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIlNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSJ_INSG_INS_10device_ptrIlEENS14_IiEESW_SW_SW_SW_SW_SW_SW_SW_EEEElNSN_13compare_firstI9SliceCompEEEEEEvEElSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+64];
ld.param.u64 %rd43, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIlNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSJ_INSG_INS_10device_ptrIlEENS14_IiEESW_SW_SW_SW_SW_SW_SW_SW_EEEElNSN_13compare_firstI9SliceCompEEEEEEvEElSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+56];
ld.param.u64 %rd42, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIlNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSJ_INSG_INS_10device_ptrIlEENS14_IiEESW_SW_SW_SW_SW_SW_SW_SW_EEEElNSN_13compare_firstI9SliceCompEEEEEEvEElSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+48];
ld.param.u64 %rd40, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIlNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSJ_INSG_INS_10device_ptrIlEENS14_IiEESW_SW_SW_SW_SW_SW_SW_SW_EEEElNSN_13compare_firstI9SliceCompEEEEEEvEElSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+32];
ld.param.u64 %rd39, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIlNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSJ_INSG_INS_10device_ptrIlEENS14_IiEESW_SW_SW_SW_SW_SW_SW_SW_EEEElNSN_13compare_firstI9SliceCompEEEEEEvEElSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+24];
ld.param.u64 %rd38, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIlNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSJ_INSG_INS_10device_ptrIlEENS14_IiEESW_SW_SW_SW_SW_SW_SW_SW_EEEElNSN_13compare_firstI9SliceCompEEEEEEvEElSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+16];
mov.u32 %r1, %tid.x;
setp.ne.s32	%p1, %r1, 0;
mov.u64 %rd47, _ZN6thrust6system4cuda6detail5bulk_6detail75_GLOBAL__N__51_tmpxft_00003cc6_00000000_7_THCTensorSortInt_cpp1_ii_ae09010e19s_on_chip_allocatorE;
cvta.shared.u64 %rd48, %rd47;
setp.eq.s64	%p2, %rd48, 0;
or.pred %p3, %p1, %p2;
@%p3 bra BB71_2;

cvt.s64.s32	%rd49, %r14;
mov.u32 %r17, 0;
st.shared.u32 [_ZN6thrust6system4cuda6detail5bulk_6detail75_GLOBAL__N__51_tmpxft_00003cc6_00000000_7_THCTensorSortInt_cpp1_ii_ae09010e19s_on_chip_allocatorE], %r17;
mov.u64 %rd50, _ZN6thrust6system4cuda6detail5bulk_6detail20s_data_segment_beginE;
cvta.shared.u64 %rd51, %rd50;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail75_GLOBAL__N__51_tmpxft_00003cc6_00000000_7_THCTensorSortInt_cpp1_ii_ae09010e19s_on_chip_allocatorE+8], %rd51;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail75_GLOBAL__N__51_tmpxft_00003cc6_00000000_7_THCTensorSortInt_cpp1_ii_ae09010e19s_on_chip_allocatorE+16], %rd49;

BB71_2:
mov.u32 %r2, %ntid.x;
mov.u32 %r18, %ctaid.x;
add.s32 %r3, %r18, %r10;
bar.sync 0;
mad.lo.s32 %r19, %r3, %r2, %r1;
cvt.s64.s32	%rd82, %r19;
setp.ge.s64	%p4, %rd82, %rd46;
@%p4 bra BB71_14;

cvta.to.global.u64 %rd52, %rd39;
cvta.to.global.u64 %rd3, %rd40;
mul.lo.s32 %r20, %r2, %r11;
cvt.s64.s32	%rd7, %r20;
add.s64 %rd84, %rd82, %rd38;
shl.b64 %rd53, %rd82, 3;
add.s64 %rd83, %rd52, %rd53;
neg.s64 %rd10, %rd44;
shr.u64 %rd54, %rd44, 63;
add.s64 %rd55, %rd44, %rd54;
shr.s64 %rd11, %rd55, 1;

BB71_4:
and.b64 %rd56, %rd84, %rd10;
mul.lo.s64 %rd15, %rd56, %rd43;
add.s64 %rd57, %rd11, %rd56;
mul.lo.s64 %rd58, %rd57, %rd43;
min.s64 %rd16, %rd58, %rd42;
sub.s64 %rd59, %rd42, %rd15;
mul.lo.s64 %rd60, %rd11, %rd43;
min.s64 %rd61, %rd59, %rd60;
sub.s64 %rd62, %rd42, %rd16;
min.s64 %rd63, %rd62, %rd60;
add.s64 %rd64, %rd63, %rd61;
mul.lo.s64 %rd65, %rd84, %rd43;
sub.s64 %rd66, %rd65, %rd15;
min.s64 %rd17, %rd66, %rd64;
setp.lt.s64	%p5, %rd17, %rd63;
sub.s64 %rd67, %rd17, %rd63;
selp.b64	%rd88, 0, %rd67, %p5;
min.s64 %rd85, %rd61, %rd17;
setp.ge.s64	%p6, %rd88, %rd85;
@%p6 bra BB71_13;

add.s64 %rd68, %rd16, %rd17;
add.s64 %rd20, %rd68, -1;

BB71_6:
add.s64 %rd69, %rd85, %rd88;
shr.s64 %rd23, %rd69, 1;
sub.s64 %rd70, %rd20, %rd23;
shl.b64 %rd71, %rd70, 3;
add.s64 %rd72, %rd3, %rd71;
ld.global.u64 %rd24, [%rd72];
or.b64 %rd73, %rd24, %rd45;
and.b64 %rd74, %rd73, -4294967296;
setp.eq.s64	%p7, %rd74, 0;
@%p7 bra BB71_8;
bra.uni BB71_7;

BB71_8:
cvt.u32.u64	%r21, %rd45;
cvt.u32.u64	%r22, %rd24;
div.u32 %r23, %r22, %r21;
cvt.u64.u32	%rd86, %r23;
bra.uni BB71_9;

BB71_7:
div.s64 %rd86, %rd24, %rd45;

BB71_9:
add.s64 %rd75, %rd23, %rd15;
shl.b64 %rd76, %rd75, 3;
add.s64 %rd77, %rd3, %rd76;
ld.global.u64 %rd28, [%rd77];
or.b64 %rd78, %rd28, %rd45;
and.b64 %rd79, %rd78, -4294967296;
setp.eq.s64	%p8, %rd79, 0;
@%p8 bra BB71_11;
bra.uni BB71_10;

BB71_11:
cvt.u32.u64	%r24, %rd45;
cvt.u32.u64	%r25, %rd28;
div.u32 %r26, %r25, %r24;
cvt.u64.u32	%rd87, %r26;
bra.uni BB71_12;

BB71_10:
div.s64 %rd87, %rd28, %rd45;

BB71_12:
add.s64 %rd80, %rd23, 1;
setp.lt.s64	%p9, %rd86, %rd87;
selp.b64	%rd88, %rd88, %rd80, %p9;
selp.b64	%rd85, %rd23, %rd85, %p9;
setp.lt.s64	%p10, %rd88, %rd85;
@%p10 bra BB71_6;

BB71_13:
st.global.u64 [%rd83], %rd88;
add.s64 %rd84, %rd84, %rd7;
shl.b64 %rd81, %rd7, 3;
add.s64 %rd83, %rd83, %rd81;
add.s64 %rd82, %rd82, %rd7;
setp.lt.s64	%p11, %rd82, %rd46;
@%p11 bra BB71_4;

BB71_14:
ret;
}


.visible .entry _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIlNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSO_INSP_INSG_IliSW_SW_SW_SW_SW_SW_SW_SW_EEST_SL_SL_EEEElNSN_13compare_firstI9SliceCompEEEEEEvEEjSW_SW_SW_SW_SW_SW_EEEEEEEEvT0_(
.param .align 8 .b8 _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIlNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSO_INSP_INSG_IliSW_SW_SW_SW_SW_SW_SW_SW_EEST_SL_SL_EEEElNSN_13compare_firstI9SliceCompEEEEEEvEEjSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0[112]
)
{
.reg .pred %p<12>;
.reg .b16 %rs<19>;
.reg .b32 %r<32>;
.reg .b64 %rd<83>;


ld.param.v2.u32 {%r17, %r18}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIlNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSO_INSP_INSG_IliSW_SW_SW_SW_SW_SW_SW_SW_EEST_SL_SL_EEEElNSN_13compare_firstI9SliceCompEEEEEEvEEjSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+96];
ld.param.v2.u32 {%r19, %r20}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIlNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSO_INSP_INSG_IliSW_SW_SW_SW_SW_SW_SW_SW_EEST_SL_SL_EEEElNSN_13compare_firstI9SliceCompEEEEEEvEEjSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+88];
ld.param.u32 %r16, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIlNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSO_INSP_INSG_IliSW_SW_SW_SW_SW_SW_SW_SW_EEST_SL_SL_EEEElNSN_13compare_firstI9SliceCompEEEEEEvEEjSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+104];
ld.param.u32 %r9, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIlNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSO_INSP_INSG_IliSW_SW_SW_SW_SW_SW_SW_SW_EEST_SL_SL_EEEElNSN_13compare_firstI9SliceCompEEEEEEvEEjSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+72];
ld.param.u64 %rd39, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIlNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSO_INSP_INSG_IliSW_SW_SW_SW_SW_SW_SW_SW_EEST_SL_SL_EEEElNSN_13compare_firstI9SliceCompEEEEEEvEEjSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+64];
ld.param.u64 %rd38, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIlNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSO_INSP_INSG_IliSW_SW_SW_SW_SW_SW_SW_SW_EEST_SL_SL_EEEElNSN_13compare_firstI9SliceCompEEEEEEvEEjSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+56];
ld.param.u64 %rd37, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIlNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSO_INSP_INSG_IliSW_SW_SW_SW_SW_SW_SW_SW_EEST_SL_SL_EEEElNSN_13compare_firstI9SliceCompEEEEEEvEEjSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+48];
ld.param.u64 %rd36, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIlNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSO_INSP_INSG_IliSW_SW_SW_SW_SW_SW_SW_SW_EEST_SL_SL_EEEElNSN_13compare_firstI9SliceCompEEEEEEvEEjSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+40];
ld.param.u64 %rd35, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIlNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSO_INSP_INSG_IliSW_SW_SW_SW_SW_SW_SW_SW_EEST_SL_SL_EEEElNSN_13compare_firstI9SliceCompEEEEEEvEEjSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+32];
ld.param.u64 %rd34, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIlNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSO_INSP_INSG_IliSW_SW_SW_SW_SW_SW_SW_SW_EEST_SL_SL_EEEElNSN_13compare_firstI9SliceCompEEEEEEvEEjSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+24];
ld.param.u64 %rd33, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIlNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSO_INSP_INSG_IliSW_SW_SW_SW_SW_SW_SW_SW_EEST_SL_SL_EEEElNSN_13compare_firstI9SliceCompEEEEEEvEEjSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+16];
mov.u32 %r1, %tid.x;
setp.ne.s32	%p1, %r1, 0;
mov.u64 %rd40, _ZN6thrust6system4cuda6detail5bulk_6detail75_GLOBAL__N__51_tmpxft_00003cc6_00000000_7_THCTensorSortInt_cpp1_ii_ae09010e19s_on_chip_allocatorE;
cvta.shared.u64 %rd41, %rd40;
setp.eq.s64	%p2, %rd41, 0;
or.pred %p3, %p1, %p2;
@%p3 bra BB72_2;

cvt.s64.s32	%rd42, %r20;
mov.u32 %r23, 0;
st.shared.u32 [_ZN6thrust6system4cuda6detail5bulk_6detail75_GLOBAL__N__51_tmpxft_00003cc6_00000000_7_THCTensorSortInt_cpp1_ii_ae09010e19s_on_chip_allocatorE], %r23;
mov.u64 %rd43, _ZN6thrust6system4cuda6detail5bulk_6detail20s_data_segment_beginE;
cvta.shared.u64 %rd44, %rd43;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail75_GLOBAL__N__51_tmpxft_00003cc6_00000000_7_THCTensorSortInt_cpp1_ii_ae09010e19s_on_chip_allocatorE+8], %rd44;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail75_GLOBAL__N__51_tmpxft_00003cc6_00000000_7_THCTensorSortInt_cpp1_ii_ae09010e19s_on_chip_allocatorE+16], %rd42;

BB72_2:
mov.u32 %r3, %ntid.x;
mov.u32 %r24, %ctaid.x;
add.s32 %r4, %r24, %r16;
bar.sync 0;
mad.lo.s32 %r31, %r4, %r3, %r1;
setp.ge.u32	%p4, %r31, %r9;
@%p4 bra BB72_14;

cvta.to.global.u64 %rd45, %rd34;
cvta.to.global.u64 %rd1, %rd35;
mul.lo.s32 %r6, %r3, %r17;
cvt.u64.u32	%rd46, %r31;
add.s64 %rd78, %rd46, %rd33;
mul.wide.u32 %rd47, %r31, 8;
add.s64 %rd77, %rd45, %rd47;
neg.s64 %rd7, %rd38;
shr.u64 %rd48, %rd38, 63;
add.s64 %rd49, %rd38, %rd48;
shr.s64 %rd8, %rd49, 1;

BB72_4:
and.b64 %rd50, %rd78, %rd7;
mul.lo.s64 %rd11, %rd50, %rd37;
add.s64 %rd51, %rd8, %rd50;
mul.lo.s64 %rd52, %rd51, %rd37;
min.s64 %rd12, %rd52, %rd36;
sub.s64 %rd53, %rd36, %rd11;
mul.lo.s64 %rd54, %rd8, %rd37;
min.s64 %rd55, %rd53, %rd54;
sub.s64 %rd56, %rd36, %rd12;
min.s64 %rd57, %rd56, %rd54;
add.s64 %rd58, %rd57, %rd55;
mul.lo.s64 %rd59, %rd78, %rd37;
sub.s64 %rd60, %rd59, %rd11;
min.s64 %rd13, %rd60, %rd58;
setp.lt.s64	%p5, %rd13, %rd57;
sub.s64 %rd61, %rd13, %rd57;
selp.b64	%rd82, 0, %rd61, %p5;
min.s64 %rd79, %rd55, %rd13;
setp.ge.s64	%p6, %rd82, %rd79;
@%p6 bra BB72_13;

add.s64 %rd62, %rd12, %rd13;
add.s64 %rd16, %rd62, -1;

BB72_6:
add.s64 %rd63, %rd79, %rd82;
shr.s64 %rd19, %rd63, 1;
sub.s64 %rd64, %rd16, %rd19;
shl.b64 %rd65, %rd64, 4;
add.s64 %rd66, %rd1, %rd65;
ld.global.u64 %rd20, [%rd66];
or.b64 %rd67, %rd20, %rd39;
and.b64 %rd68, %rd67, -4294967296;
setp.eq.s64	%p7, %rd68, 0;
@%p7 bra BB72_8;
bra.uni BB72_7;

BB72_8:
cvt.u32.u64	%r25, %rd39;
cvt.u32.u64	%r26, %rd20;
div.u32 %r27, %r26, %r25;
cvt.u64.u32	%rd80, %r27;
bra.uni BB72_9;

BB72_7:
div.s64 %rd80, %rd20, %rd39;

BB72_9:
add.s64 %rd69, %rd19, %rd11;
shl.b64 %rd70, %rd69, 4;
add.s64 %rd71, %rd1, %rd70;
ld.global.u64 %rd24, [%rd71];
or.b64 %rd72, %rd24, %rd39;
and.b64 %rd73, %rd72, -4294967296;
setp.eq.s64	%p8, %rd73, 0;
@%p8 bra BB72_11;
bra.uni BB72_10;

BB72_11:
cvt.u32.u64	%r28, %rd39;
cvt.u32.u64	%r29, %rd24;
div.u32 %r30, %r29, %r28;
cvt.u64.u32	%rd81, %r30;
bra.uni BB72_12;

BB72_10:
div.s64 %rd81, %rd24, %rd39;

BB72_12:
add.s64 %rd74, %rd19, 1;
setp.lt.s64	%p9, %rd80, %rd81;
selp.b64	%rd82, %rd82, %rd74, %p9;
selp.b64	%rd79, %rd19, %rd79, %p9;
setp.lt.s64	%p10, %rd82, %rd79;
@%p10 bra BB72_6;

BB72_13:
st.global.u64 [%rd77], %rd82;
cvt.u64.u32	%rd75, %r6;
add.s64 %rd78, %rd78, %rd75;
mul.wide.u32 %rd76, %r6, 8;
add.s64 %rd77, %rd77, %rd76;
add.s32 %r31, %r31, %r6;
setp.lt.u32	%p11, %r31, %r9;
@%p11 bra BB72_4;

BB72_14:
ret;
}


.visible .entry _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIlNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSO_INSP_INSG_IliSW_SW_SW_SW_SW_SW_SW_SW_EEST_SL_SL_EEEElNSN_13compare_firstI9SliceCompEEEEEEvEElSW_SW_SW_SW_SW_SW_EEEEEEEEvT0_(
.param .align 8 .b8 _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIlNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSO_INSP_INSG_IliSW_SW_SW_SW_SW_SW_SW_SW_EEST_SL_SL_EEEElNSN_13compare_firstI9SliceCompEEEEEEvEElSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0[112]
)
{
.reg .pred %p<12>;
.reg .b16 %rs<11>;
.reg .b32 %r<27>;
.reg .b64 %rd<88>;


ld.param.v2.u32 {%r11, %r12}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIlNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSO_INSP_INSG_IliSW_SW_SW_SW_SW_SW_SW_SW_EEST_SL_SL_EEEElNSN_13compare_firstI9SliceCompEEEEEEvEElSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+96];
ld.param.v2.u32 {%r13, %r14}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIlNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSO_INSP_INSG_IliSW_SW_SW_SW_SW_SW_SW_SW_EEST_SL_SL_EEEElNSN_13compare_firstI9SliceCompEEEEEEvEElSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+88];
ld.param.u32 %r10, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIlNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSO_INSP_INSG_IliSW_SW_SW_SW_SW_SW_SW_SW_EEST_SL_SL_EEEElNSN_13compare_firstI9SliceCompEEEEEEvEElSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+104];
ld.param.u64 %rd45, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIlNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSO_INSP_INSG_IliSW_SW_SW_SW_SW_SW_SW_SW_EEST_SL_SL_EEEElNSN_13compare_firstI9SliceCompEEEEEEvEElSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+72];
ld.param.u64 %rd44, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIlNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSO_INSP_INSG_IliSW_SW_SW_SW_SW_SW_SW_SW_EEST_SL_SL_EEEElNSN_13compare_firstI9SliceCompEEEEEEvEElSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+64];
ld.param.u64 %rd43, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIlNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSO_INSP_INSG_IliSW_SW_SW_SW_SW_SW_SW_SW_EEST_SL_SL_EEEElNSN_13compare_firstI9SliceCompEEEEEEvEElSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+56];
ld.param.u64 %rd42, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIlNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSO_INSP_INSG_IliSW_SW_SW_SW_SW_SW_SW_SW_EEST_SL_SL_EEEElNSN_13compare_firstI9SliceCompEEEEEEvEElSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+48];
ld.param.u64 %rd41, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIlNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSO_INSP_INSG_IliSW_SW_SW_SW_SW_SW_SW_SW_EEST_SL_SL_EEEElNSN_13compare_firstI9SliceCompEEEEEEvEElSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+40];
ld.param.u64 %rd40, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIlNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSO_INSP_INSG_IliSW_SW_SW_SW_SW_SW_SW_SW_EEST_SL_SL_EEEElNSN_13compare_firstI9SliceCompEEEEEEvEElSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+32];
ld.param.u64 %rd39, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIlNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSO_INSP_INSG_IliSW_SW_SW_SW_SW_SW_SW_SW_EEST_SL_SL_EEEElNSN_13compare_firstI9SliceCompEEEEEEvEElSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+24];
ld.param.u64 %rd38, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIlNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSO_INSP_INSG_IliSW_SW_SW_SW_SW_SW_SW_SW_EEST_SL_SL_EEEElNSN_13compare_firstI9SliceCompEEEEEEvEElSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+16];
mov.u32 %r1, %tid.x;
setp.ne.s32	%p1, %r1, 0;
mov.u64 %rd46, _ZN6thrust6system4cuda6detail5bulk_6detail75_GLOBAL__N__51_tmpxft_00003cc6_00000000_7_THCTensorSortInt_cpp1_ii_ae09010e19s_on_chip_allocatorE;
cvta.shared.u64 %rd47, %rd46;
setp.eq.s64	%p2, %rd47, 0;
or.pred %p3, %p1, %p2;
@%p3 bra BB73_2;

cvt.s64.s32	%rd48, %r14;
mov.u32 %r17, 0;
st.shared.u32 [_ZN6thrust6system4cuda6detail5bulk_6detail75_GLOBAL__N__51_tmpxft_00003cc6_00000000_7_THCTensorSortInt_cpp1_ii_ae09010e19s_on_chip_allocatorE], %r17;
mov.u64 %rd49, _ZN6thrust6system4cuda6detail5bulk_6detail20s_data_segment_beginE;
cvta.shared.u64 %rd50, %rd49;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail75_GLOBAL__N__51_tmpxft_00003cc6_00000000_7_THCTensorSortInt_cpp1_ii_ae09010e19s_on_chip_allocatorE+8], %rd50;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail75_GLOBAL__N__51_tmpxft_00003cc6_00000000_7_THCTensorSortInt_cpp1_ii_ae09010e19s_on_chip_allocatorE+16], %rd48;

BB73_2:
mov.u32 %r2, %ntid.x;
mov.u32 %r18, %ctaid.x;
add.s32 %r3, %r18, %r10;
bar.sync 0;
mad.lo.s32 %r19, %r3, %r2, %r1;
cvt.s64.s32	%rd81, %r19;
setp.ge.s64	%p4, %rd81, %rd45;
@%p4 bra BB73_14;

cvta.to.global.u64 %rd51, %rd39;
cvta.to.global.u64 %rd3, %rd40;
mul.lo.s32 %r20, %r2, %r11;
cvt.s64.s32	%rd7, %r20;
add.s64 %rd83, %rd81, %rd38;
shl.b64 %rd52, %rd81, 3;
add.s64 %rd82, %rd51, %rd52;
neg.s64 %rd10, %rd43;
shr.u64 %rd53, %rd43, 63;
add.s64 %rd54, %rd43, %rd53;
shr.s64 %rd11, %rd54, 1;

BB73_4:
and.b64 %rd55, %rd83, %rd10;
mul.lo.s64 %rd15, %rd55, %rd42;
add.s64 %rd56, %rd11, %rd55;
mul.lo.s64 %rd57, %rd56, %rd42;
min.s64 %rd16, %rd57, %rd41;
sub.s64 %rd58, %rd41, %rd15;
mul.lo.s64 %rd59, %rd11, %rd42;
min.s64 %rd60, %rd58, %rd59;
sub.s64 %rd61, %rd41, %rd16;
min.s64 %rd62, %rd61, %rd59;
add.s64 %rd63, %rd62, %rd60;
mul.lo.s64 %rd64, %rd83, %rd42;
sub.s64 %rd65, %rd64, %rd15;
min.s64 %rd17, %rd65, %rd63;
setp.lt.s64	%p5, %rd17, %rd62;
sub.s64 %rd66, %rd17, %rd62;
selp.b64	%rd87, 0, %rd66, %p5;
min.s64 %rd84, %rd60, %rd17;
setp.ge.s64	%p6, %rd87, %rd84;
@%p6 bra BB73_13;

add.s64 %rd67, %rd16, %rd17;
add.s64 %rd20, %rd67, -1;

BB73_6:
add.s64 %rd68, %rd84, %rd87;
shr.s64 %rd23, %rd68, 1;
sub.s64 %rd69, %rd20, %rd23;
shl.b64 %rd70, %rd69, 4;
add.s64 %rd71, %rd3, %rd70;
ld.global.u64 %rd24, [%rd71];
or.b64 %rd72, %rd24, %rd44;
and.b64 %rd73, %rd72, -4294967296;
setp.eq.s64	%p7, %rd73, 0;
@%p7 bra BB73_8;
bra.uni BB73_7;

BB73_8:
cvt.u32.u64	%r21, %rd44;
cvt.u32.u64	%r22, %rd24;
div.u32 %r23, %r22, %r21;
cvt.u64.u32	%rd85, %r23;
bra.uni BB73_9;

BB73_7:
div.s64 %rd85, %rd24, %rd44;

BB73_9:
add.s64 %rd74, %rd23, %rd15;
shl.b64 %rd75, %rd74, 4;
add.s64 %rd76, %rd3, %rd75;
ld.global.u64 %rd28, [%rd76];
or.b64 %rd77, %rd28, %rd44;
and.b64 %rd78, %rd77, -4294967296;
setp.eq.s64	%p8, %rd78, 0;
@%p8 bra BB73_11;
bra.uni BB73_10;

BB73_11:
cvt.u32.u64	%r24, %rd44;
cvt.u32.u64	%r25, %rd28;
div.u32 %r26, %r25, %r24;
cvt.u64.u32	%rd86, %r26;
bra.uni BB73_12;

BB73_10:
div.s64 %rd86, %rd28, %rd44;

BB73_12:
add.s64 %rd79, %rd23, 1;
setp.lt.s64	%p9, %rd85, %rd86;
selp.b64	%rd87, %rd87, %rd79, %p9;
selp.b64	%rd84, %rd23, %rd84, %p9;
setp.lt.s64	%p10, %rd87, %rd84;
@%p10 bra BB73_6;

BB73_13:
st.global.u64 [%rd82], %rd87;
add.s64 %rd83, %rd83, %rd7;
shl.b64 %rd80, %rd7, 3;
add.s64 %rd82, %rd82, %rd80;
add.s64 %rd81, %rd81, %rd7;
setp.lt.s64	%p11, %rd81, %rd45;
@%p11 bra BB73_4;

BB73_14:
ret;
}


.visible .entry _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_10device_ptrIlEENS_6detail16wrapped_functionI26GlobalIndexToPerSliceIndexvEEjNS_9null_typeESP_SP_SP_SP_SP_EEEEEEEEvT0_(
.param .align 8 .b8 _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_10device_ptrIlEENS_6detail16wrapped_functionI26GlobalIndexToPerSliceIndexvEEjNS_9null_typeESP_SP_SP_SP_SP_EEEEEEEEvT0__param_0[72]
)
{
.reg .pred %p<7>;
.reg .b16 %rs<19>;
.reg .b32 %r<30>;
.reg .b64 %rd<24>;


ld.param.v2.u32 {%r18, %r19}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_10device_ptrIlEENS_6detail16wrapped_functionI26GlobalIndexToPerSliceIndexvEEjNS_9null_typeESP_SP_SP_SP_SP_EEEEEEEEvT0__param_0+56];
ld.param.v2.u32 {%r20, %r21}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_10device_ptrIlEENS_6detail16wrapped_functionI26GlobalIndexToPerSliceIndexvEEjNS_9null_typeESP_SP_SP_SP_SP_EEEEEEEEvT0__param_0+48];
ld.param.u32 %r17, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_10device_ptrIlEENS_6detail16wrapped_functionI26GlobalIndexToPerSliceIndexvEEjNS_9null_typeESP_SP_SP_SP_SP_EEEEEEEEvT0__param_0+64];
ld.param.u32 %r10, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_10device_ptrIlEENS_6detail16wrapped_functionI26GlobalIndexToPerSliceIndexvEEjNS_9null_typeESP_SP_SP_SP_SP_EEEEEEEEvT0__param_0+32];
ld.param.u64 %rd11, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_10device_ptrIlEENS_6detail16wrapped_functionI26GlobalIndexToPerSliceIndexvEEjNS_9null_typeESP_SP_SP_SP_SP_EEEEEEEEvT0__param_0+24];
ld.param.u64 %rd10, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_10device_ptrIlEENS_6detail16wrapped_functionI26GlobalIndexToPerSliceIndexvEEjNS_9null_typeESP_SP_SP_SP_SP_EEEEEEEEvT0__param_0+16];
mov.u32 %r1, %tid.x;
setp.ne.s32	%p1, %r1, 0;
mov.u64 %rd12, _ZN6thrust6system4cuda6detail5bulk_6detail75_GLOBAL__N__51_tmpxft_00003cc6_00000000_7_THCTensorSortInt_cpp1_ii_ae09010e19s_on_chip_allocatorE;
cvta.shared.u64 %rd13, %rd12;
setp.eq.s64	%p2, %rd13, 0;
or.pred %p3, %p1, %p2;
@%p3 bra BB74_2;

cvt.s64.s32	%rd14, %r21;
mov.u32 %r24, 0;
st.shared.u32 [_ZN6thrust6system4cuda6detail5bulk_6detail75_GLOBAL__N__51_tmpxft_00003cc6_00000000_7_THCTensorSortInt_cpp1_ii_ae09010e19s_on_chip_allocatorE], %r24;
mov.u64 %rd15, _ZN6thrust6system4cuda6detail5bulk_6detail20s_data_segment_beginE;
cvta.shared.u64 %rd16, %rd15;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail75_GLOBAL__N__51_tmpxft_00003cc6_00000000_7_THCTensorSortInt_cpp1_ii_ae09010e19s_on_chip_allocatorE+8], %rd16;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail75_GLOBAL__N__51_tmpxft_00003cc6_00000000_7_THCTensorSortInt_cpp1_ii_ae09010e19s_on_chip_allocatorE+16], %rd14;

BB74_2:
mov.u32 %r4, %ntid.x;
mov.u32 %r25, %ctaid.x;
add.s32 %r5, %r25, %r17;
bar.sync 0;
mul.lo.s32 %r6, %r4, %r18;
mad.lo.s32 %r29, %r5, %r4, %r1;
setp.ge.u32	%p4, %r29, %r10;
@%p4 bra BB74_8;

cvta.to.global.u64 %rd17, %rd10;
mul.wide.u32 %rd18, %r29, 8;
add.s64 %rd22, %rd17, %rd18;
cvt.u64.u32	%rd3, %r6;
shl.b64 %rd21, %rd3, 3;

BB74_4:
ld.global.u64 %rd5, [%rd22];
or.b64 %rd19, %rd5, %rd11;
and.b64 %rd20, %rd19, -4294967296;
setp.eq.s64	%p5, %rd20, 0;
@%p5 bra BB74_6;
bra.uni BB74_5;

BB74_6:
cvt.u32.u64	%r26, %rd11;
cvt.u32.u64	%r27, %rd5;
rem.u32 %r28, %r27, %r26;
cvt.u64.u32	%rd23, %r28;
bra.uni BB74_7;

BB74_5:
rem.s64 %rd23, %rd5, %rd11;

BB74_7:
st.global.u64 [%rd22], %rd23;
add.s64 %rd22, %rd22, %rd21;
add.s32 %r29, %r29, %r6;
setp.lt.u32	%p6, %r29, %r10;
@%p6 bra BB74_4;

BB74_8:
ret;
}


.visible .entry _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_10device_ptrIlEENS_6detail16wrapped_functionI26GlobalIndexToPerSliceIndexvEElNS_9null_typeESP_SP_SP_SP_SP_EEEEEEEEvT0_(
.param .align 8 .b8 _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_10device_ptrIlEENS_6detail16wrapped_functionI26GlobalIndexToPerSliceIndexvEElNS_9null_typeESP_SP_SP_SP_SP_EEEEEEEEvT0__param_0[72]
)
{
.reg .pred %p<7>;
.reg .b16 %rs<11>;
.reg .b32 %r<25>;
.reg .b64 %rd<30>;


ld.param.v2.u32 {%r12, %r13}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_10device_ptrIlEENS_6detail16wrapped_functionI26GlobalIndexToPerSliceIndexvEElNS_9null_typeESP_SP_SP_SP_SP_EEEEEEEEvT0__param_0+56];
ld.param.v2.u32 {%r14, %r15}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_10device_ptrIlEENS_6detail16wrapped_functionI26GlobalIndexToPerSliceIndexvEElNS_9null_typeESP_SP_SP_SP_SP_EEEEEEEEvT0__param_0+48];
ld.param.u32 %r11, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_10device_ptrIlEENS_6detail16wrapped_functionI26GlobalIndexToPerSliceIndexvEElNS_9null_typeESP_SP_SP_SP_SP_EEEEEEEEvT0__param_0+64];
ld.param.u64 %rd17, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_10device_ptrIlEENS_6detail16wrapped_functionI26GlobalIndexToPerSliceIndexvEElNS_9null_typeESP_SP_SP_SP_SP_EEEEEEEEvT0__param_0+32];
ld.param.u64 %rd16, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_10device_ptrIlEENS_6detail16wrapped_functionI26GlobalIndexToPerSliceIndexvEElNS_9null_typeESP_SP_SP_SP_SP_EEEEEEEEvT0__param_0+24];
ld.param.u64 %rd15, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_10device_ptrIlEENS_6detail16wrapped_functionI26GlobalIndexToPerSliceIndexvEElNS_9null_typeESP_SP_SP_SP_SP_EEEEEEEEvT0__param_0+16];
mov.u32 %r1, %tid.x;
setp.ne.s32	%p1, %r1, 0;
mov.u64 %rd18, _ZN6thrust6system4cuda6detail5bulk_6detail75_GLOBAL__N__51_tmpxft_00003cc6_00000000_7_THCTensorSortInt_cpp1_ii_ae09010e19s_on_chip_allocatorE;
cvta.shared.u64 %rd19, %rd18;
setp.eq.s64	%p2, %rd19, 0;
or.pred %p3, %p1, %p2;
@%p3 bra BB75_2;

cvt.s64.s32	%rd20, %r15;
mov.u32 %r18, 0;
st.shared.u32 [_ZN6thrust6system4cuda6detail5bulk_6detail75_GLOBAL__N__51_tmpxft_00003cc6_00000000_7_THCTensorSortInt_cpp1_ii_ae09010e19s_on_chip_allocatorE], %r18;
mov.u64 %rd21, _ZN6thrust6system4cuda6detail5bulk_6detail20s_data_segment_beginE;
cvta.shared.u64 %rd22, %rd21;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail75_GLOBAL__N__51_tmpxft_00003cc6_00000000_7_THCTensorSortInt_cpp1_ii_ae09010e19s_on_chip_allocatorE+8], %rd22;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail75_GLOBAL__N__51_tmpxft_00003cc6_00000000_7_THCTensorSortInt_cpp1_ii_ae09010e19s_on_chip_allocatorE+16], %rd20;

BB75_2:
cvta.to.global.u64 %rd1, %rd15;
mov.u32 %r3, %ntid.x;
mov.u32 %r19, %ctaid.x;
add.s32 %r4, %r19, %r11;
bar.sync 0;
mul.lo.s32 %r20, %r3, %r12;
cvt.s64.s32	%rd4, %r20;
mad.lo.s32 %r21, %r4, %r3, %r1;
cvt.s64.s32	%rd27, %r21;
mul.wide.s32 %rd23, %r21, 8;
add.s64 %rd28, %rd1, %rd23;
setp.ge.s64	%p4, %rd27, %rd17;
@%p4 bra BB75_7;

BB75_3:
ld.global.u64 %rd9, [%rd28];
or.b64 %rd24, %rd9, %rd16;
and.b64 %rd25, %rd24, -4294967296;
setp.eq.s64	%p5, %rd25, 0;
@%p5 bra BB75_5;
bra.uni BB75_4;

BB75_5:
cvt.u32.u64	%r22, %rd16;
cvt.u32.u64	%r23, %rd9;
rem.u32 %r24, %r23, %r22;
cvt.u64.u32	%rd29, %r24;
bra.uni BB75_6;

BB75_4:
rem.s64 %rd29, %rd9, %rd16;

BB75_6:
st.global.u64 [%rd28], %rd29;
shl.b64 %rd26, %rd4, 3;
add.s64 %rd28, %rd28, %rd26;
add.s64 %rd27, %rd27, %rd4;
setp.lt.s64	%p6, %rd27, %rd17;
@%p6 bra BB75_3;

BB75_7:
ret;
}


.visible .entry _ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24virtualized_smem_closureINS3_23stable_sort_each_detail29stable_sort_each_copy_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEENS_12zip_iteratorINS_5tupleINS_10device_ptrIiEENSC_IlEENS_9null_typeESF_SF_SF_SF_SF_SF_SF_EEEElNS_6detail15normal_iteratorINS_7pointerINSB_IilSF_SF_SF_SF_SF_SF_SF_SF_EENSI_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESQ_EEEENSI_13compare_firstI10ThrustGTOpIiEEEEEPSL_EEEEvT_(
.param .align 8 .b8 _ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24virtualized_smem_closureINS3_23stable_sort_each_detail29stable_sort_each_copy_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEENS_12zip_iteratorINS_5tupleINS_10device_ptrIiEENSC_IlEENS_9null_typeESF_SF_SF_SF_SF_SF_SF_EEEElNS_6detail15normal_iteratorINS_7pointerINSB_IilSF_SF_SF_SF_SF_SF_SF_SF_EENSI_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESQ_EEEENSI_13compare_firstI10ThrustGTOpIiEEEEEPSL_EEEEvT__param_0[56]
)
.maxntid 256, 1, 1
.minnctapersm 1
{
.local .align 8 .b8 __local_depot76[144];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<141>;
.reg .b16 %rs<4>;
.reg .b32 %r<450>;
.reg .b64 %rd<608>;


mov.u64 %rd607, __local_depot76;
cvta.local.u64 %SP, %rd607;
ld.param.u64 %rd196, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24virtualized_smem_closureINS3_23stable_sort_each_detail29stable_sort_each_copy_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEENS_12zip_iteratorINS_5tupleINS_10device_ptrIiEENSC_IlEENS_9null_typeESF_SF_SF_SF_SF_SF_SF_EEEElNS_6detail15normal_iteratorINS_7pointerINSB_IilSF_SF_SF_SF_SF_SF_SF_SF_EENSI_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESQ_EEEENSI_13compare_firstI10ThrustGTOpIiEEEEEPSL_EEEEvT__param_0+48];
ld.param.u64 %rd192, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24virtualized_smem_closureINS3_23stable_sort_each_detail29stable_sort_each_copy_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEENS_12zip_iteratorINS_5tupleINS_10device_ptrIiEENSC_IlEENS_9null_typeESF_SF_SF_SF_SF_SF_SF_EEEElNS_6detail15normal_iteratorINS_7pointerINSB_IilSF_SF_SF_SF_SF_SF_SF_SF_EENSI_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESQ_EEEENSI_13compare_firstI10ThrustGTOpIiEEEEEPSL_EEEEvT__param_0+8];
ld.param.u64 %rd191, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24virtualized_smem_closureINS3_23stable_sort_each_detail29stable_sort_each_copy_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEENS_12zip_iteratorINS_5tupleINS_10device_ptrIiEENSC_IlEENS_9null_typeESF_SF_SF_SF_SF_SF_SF_EEEElNS_6detail15normal_iteratorINS_7pointerINSB_IilSF_SF_SF_SF_SF_SF_SF_SF_EENSI_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESQ_EEEENSI_13compare_firstI10ThrustGTOpIiEEEEEPSL_EEEEvT__param_0];
ld.param.u64 %rd193, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24virtualized_smem_closureINS3_23stable_sort_each_detail29stable_sort_each_copy_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEENS_12zip_iteratorINS_5tupleINS_10device_ptrIiEENSC_IlEENS_9null_typeESF_SF_SF_SF_SF_SF_SF_EEEElNS_6detail15normal_iteratorINS_7pointerINSB_IilSF_SF_SF_SF_SF_SF_SF_SF_EENSI_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESQ_EEEENSI_13compare_firstI10ThrustGTOpIiEEEEEPSL_EEEEvT__param_0+16];
ld.param.u64 %rd195, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24virtualized_smem_closureINS3_23stable_sort_each_detail29stable_sort_each_copy_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEENS_12zip_iteratorINS_5tupleINS_10device_ptrIiEENSC_IlEENS_9null_typeESF_SF_SF_SF_SF_SF_SF_EEEElNS_6detail15normal_iteratorINS_7pointerINSB_IilSF_SF_SF_SF_SF_SF_SF_SF_EENSI_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESQ_EEEENSI_13compare_firstI10ThrustGTOpIiEEEEEPSL_EEEEvT__param_0+40];
mov.u32 %r132, %ctaid.x;
cvt.u64.u32	%rd197, %r132;
mul.lo.s64 %rd1, %rd197, %rd195;
mul.lo.s32 %r133, %r132, 1792;
cvt.u64.u32	%rd198, %r133;
sub.s64 %rd199, %rd193, %rd198;
cvt.u32.u64	%r134, %rd199;
mov.u32 %r135, 1792;
min.u32 %r1, %r134, %r135;
add.u64 %rd200, %SP, 16;
cvta.to.local.u64 %rd2, %rd200;
add.u64 %rd201, %SP, 0;
cvta.to.local.u64 %rd3, %rd201;
add.u64 %rd202, %SP, 32;
cvta.to.local.u64 %rd4, %rd202;
cvta.to.global.u64 %rd203, %rd191;
cvta.to.global.u64 %rd204, %rd192;
cvta.to.global.u64 %rd5, %rd196;
setp.gt.u32	%p16, %r1, 1791;
mov.u32 %r449, %tid.x;
cvt.u64.u32	%rd205, %r449;
add.s64 %rd206, %rd205, %rd198;
shl.b64 %rd207, %rd206, 2;
add.s64 %rd6, %rd203, %rd207;
shl.b64 %rd208, %rd206, 3;
add.s64 %rd7, %rd204, %rd208;
@%p16 bra BB76_15;
bra.uni BB76_1;

BB76_15:
ld.global.u32 %r257, [%rd6];
ld.global.u64 %rd355, [%rd7];
ld.global.u32 %r258, [%rd6+1024];
ld.global.u64 %rd356, [%rd7+2048];
ld.global.u32 %r259, [%rd6+2048];
ld.global.u64 %rd357, [%rd7+4096];
ld.global.u32 %r260, [%rd6+3072];
ld.global.u64 %rd345, [%rd7+6144];
ld.global.u32 %r243, [%rd6+4096];
ld.global.u64 %rd344, [%rd7+8192];
ld.global.u32 %r244, [%rd6+5120];
ld.global.u64 %rd346, [%rd7+10240];
ld.global.u32 %r245, [%rd6+6144];
ld.global.u64 %rd361, [%rd7+12288];
bra.uni BB76_16;

BB76_1:
mov.u32 %r136, 0;
mov.u64 %rd209, 0;
setp.ge.u32	%p17, %r449, %r1;
mov.u64 %rd360, %rd209;
mov.u32 %r264, %r136;
@%p17 bra BB76_3;

ld.global.u32 %r3, [%rd6];
ld.global.u64 %rd8, [%rd7];
mov.u64 %rd360, %rd8;
mov.u32 %r264, %r3;

BB76_3:
mov.u32 %r249, %r264;
mov.u32 %r257, %r249;
mov.u64 %rd349, %rd360;
mov.u64 %rd355, %rd349;
add.s32 %r138, %r449, 256;
setp.ge.u32	%p18, %r138, %r1;
mov.u64 %rd359, %rd209;
mov.u32 %r263, %r136;
@%p18 bra BB76_5;

ld.global.u32 %r263, [%rd6+1024];
ld.global.u64 %rd359, [%rd7+2048];

BB76_5:
mov.u32 %r258, %r263;
mov.u64 %rd356, %rd359;
add.s32 %r140, %r449, 512;
setp.ge.u32	%p19, %r140, %r1;
mov.u64 %rd358, %rd209;
mov.u32 %r262, %r136;
@%p19 bra BB76_7;

ld.global.u32 %r262, [%rd6+2048];
ld.global.u64 %rd358, [%rd7+4096];

BB76_7:
mov.u32 %r259, %r262;
mov.u64 %rd357, %rd358;
mov.u64 %rd345, 0;
add.s32 %r142, %r449, 768;
setp.ge.u32	%p20, %r142, %r1;
mov.u32 %r261, %r136;
@%p20 bra BB76_9;

ld.global.u32 %r261, [%rd6+3072];
ld.global.u64 %rd345, [%rd7+6144];

BB76_9:
mov.u32 %r260, %r261;
mov.u32 %r243, 0;
mov.u64 %rd344, 0;
add.s32 %r144, %r449, 1024;
setp.ge.u32	%p21, %r144, %r1;
@%p21 bra BB76_11;

ld.global.u32 %r243, [%rd6+4096];
ld.global.u64 %rd344, [%rd7+8192];

BB76_11:
mov.u32 %r244, 0;
mov.u64 %rd346, 0;
add.s32 %r146, %r449, 1280;
setp.ge.u32	%p22, %r146, %r1;
@%p22 bra BB76_13;

ld.global.u32 %r244, [%rd6+5120];
ld.global.u64 %rd346, [%rd7+10240];

BB76_13:
mov.u32 %r245, 0;
mov.u64 %rd361, 0;
add.s32 %r148, %r449, 1536;
setp.ge.u32	%p23, %r148, %r1;
@%p23 bra BB76_16;

ld.global.u32 %r245, [%rd6+6144];
ld.global.u64 %rd361, [%rd7+12288];

BB76_16:
add.s64 %rd217, %rd205, %rd1;
shl.b64 %rd218, %rd217, 4;
add.s64 %rd35, %rd5, %rd218;
@%p16 bra BB76_31;
bra.uni BB76_17;

BB76_31:
st.global.u32 [%rd35], %r257;
st.global.u32 [%rd35+4096], %r258;
st.global.u32 [%rd35+8192], %r259;
st.global.u32 [%rd35+12288], %r260;
st.global.u32 [%rd35+16384], %r243;
st.global.u32 [%rd35+20480], %r244;
st.global.u32 [%rd35+24576], %r245;
st.global.u64 [%rd35+8], %rd355;
st.global.u64 [%rd35+4104], %rd356;
st.global.u64 [%rd35+8200], %rd357;
st.global.u64 [%rd35+12296], %rd345;
st.global.u64 [%rd35+16392], %rd344;
st.global.u64 [%rd35+20488], %rd346;
bra.uni BB76_32;

BB76_17:
setp.ge.u32	%p25, %r449, %r1;
@%p25 bra BB76_19;

st.global.u32 [%rd35], %r257;
st.global.u64 [%rd35+8], %rd355;

BB76_19:
add.s32 %r149, %r449, 256;
setp.ge.u32	%p26, %r149, %r1;
@%p26 bra BB76_21;

st.global.u32 [%rd35+4096], %r258;
st.global.u64 [%rd35+4104], %rd356;

BB76_21:
add.s32 %r150, %r449, 512;
setp.ge.u32	%p27, %r150, %r1;
@%p27 bra BB76_23;

st.global.u32 [%rd35+8192], %r259;
st.global.u64 [%rd35+8200], %rd357;

BB76_23:
add.s32 %r151, %r449, 768;
setp.ge.u32	%p28, %r151, %r1;
@%p28 bra BB76_25;

st.global.u32 [%rd35+12288], %r260;
st.global.u64 [%rd35+12296], %rd345;

BB76_25:
add.s32 %r152, %r449, 1024;
setp.ge.u32	%p29, %r152, %r1;
@%p29 bra BB76_27;

st.global.u32 [%rd35+16384], %r243;
st.global.u64 [%rd35+16392], %rd344;

BB76_27:
add.s32 %r153, %r449, 1280;
setp.ge.u32	%p30, %r153, %r1;
@%p30 bra BB76_29;

st.global.u32 [%rd35+20480], %r244;
st.global.u64 [%rd35+20488], %rd346;

BB76_29:
add.s32 %r154, %r449, 1536;
setp.ge.u32	%p31, %r154, %r1;
@%p31 bra BB76_33;

st.global.u32 [%rd35+24576], %r245;

BB76_32:
st.global.u64 [%rd35+24584], %rd361;

BB76_33:
bar.sync 0;
mov.u32 %r155, 0;
st.local.u32 [%rd4], %r155;
st.local.u32 [%rd4+16], %r155;
st.local.u32 [%rd4+32], %r155;
st.local.u32 [%rd4+48], %r155;
st.local.u32 [%rd4+64], %r155;
st.local.u32 [%rd4+80], %r155;
st.local.u32 [%rd4+96], %r155;
mov.u64 %rd219, 0;
st.local.u64 [%rd4+8], %rd219;
st.local.u64 [%rd4+24], %rd219;
st.local.u64 [%rd4+40], %rd219;
st.local.u64 [%rd4+56], %rd219;
st.local.u64 [%rd4+72], %rd219;
st.local.u64 [%rd4+88], %rd219;
st.local.u64 [%rd4+104], %rd219;
mul.lo.s32 %r32, %r449, 7;
add.s32 %r156, %r32, 7;
setp.gt.u32	%p32, %r156, %r1;
mad.lo.s32 %r33, %r449, -7, %r1;
selp.b32	%r34, %r33, 7, %p32;
cvt.u64.u32	%rd220, %r32;
add.s64 %rd221, %rd220, %rd1;
setp.eq.s32	%p33, %r34, 0;
shl.b64 %rd222, %rd221, 4;
add.s64 %rd37, %rd5, %rd222;
mov.u64 %rd548, %rd219;
@%p33 bra BB76_35;

ld.global.u32 %r157, [%rd37];
st.local.u32 [%rd4], %r157;
ld.global.u64 %rd38, [%rd37+8];
st.local.u64 [%rd4+8], %rd38;
mov.u64 %rd548, %rd38;

BB76_35:
mov.u64 %rd365, %rd548;
mov.u64 %rd537, %rd365;
setp.lt.u32	%p34, %r34, 2;
mov.u32 %r435, %r155;
mov.u64 %rd547, %rd219;
@%p34 bra BB76_37;

ld.global.u32 %r35, [%rd37+16];
st.local.u32 [%rd4+16], %r35;
ld.global.u64 %rd547, [%rd37+24];
st.local.u64 [%rd4+24], %rd547;
mov.u32 %r435, %r35;

BB76_37:
mov.u64 %rd538, %rd547;
mov.u32 %r267, %r435;
mov.u32 %r427, %r267;
setp.lt.u32	%p35, %r34, 3;
mov.u32 %r434, %r155;
mov.u64 %rd546, %rd219;
@%p35 bra BB76_39;

ld.global.u32 %r434, [%rd37+32];
st.local.u32 [%rd4+32], %r434;
ld.global.u64 %rd546, [%rd37+40];
st.local.u64 [%rd4+40], %rd546;

BB76_39:
mov.u64 %rd539, %rd546;
mov.u32 %r429, %r434;
setp.lt.u32	%p36, %r34, 4;
mov.u32 %r433, %r155;
mov.u64 %rd545, %rd219;
@%p36 bra BB76_41;

ld.global.u32 %r433, [%rd37+48];
st.local.u32 [%rd4+48], %r433;
ld.global.u64 %rd545, [%rd37+56];
st.local.u64 [%rd4+56], %rd545;

BB76_41:
mov.u64 %rd540, %rd545;
mov.u32 %r428, %r433;
mov.u32 %r440, 0;
mov.u64 %rd553, 0;
setp.lt.u32	%p37, %r34, 5;
@%p37 bra BB76_43;

ld.global.u32 %r440, [%rd37+64];
st.local.u32 [%rd4+64], %r440;
ld.global.u64 %rd553, [%rd37+72];
st.local.u64 [%rd4+72], %rd553;

BB76_43:
mov.u64 %rd551, %rd553;
mov.u32 %r438, %r440;
mov.u32 %r443, 0;
mov.u64 %rd556, 0;
setp.lt.u32	%p38, %r34, 6;
@%p38 bra BB76_45;

ld.global.u32 %r443, [%rd37+80];
st.local.u32 [%rd4+80], %r443;
ld.global.u64 %rd556, [%rd37+88];
st.local.u64 [%rd4+88], %rd556;

BB76_45:
mov.u64 %rd554, %rd556;
mov.u32 %r441, %r443;
mov.u32 %r445, 0;
mov.u64 %rd558, 0;
setp.lt.u32	%p39, %r34, 7;
@%p39 bra BB76_47;

ld.global.u32 %r445, [%rd37+96];
st.local.u32 [%rd4+96], %r445;
ld.global.u64 %rd558, [%rd37+104];
st.local.u64 [%rd4+104], %rd558;

BB76_47:
mov.u64 %rd557, %rd558;
mov.u32 %r444, %r445;
setp.gt.u32	%p40, %r34, 6;
@%p40 bra BB76_74;

ld.local.u32 %r164, [%rd4];
ld.local.u64 %rd229, [%rd4+8];
st.local.u64 [%rd3+8], %rd229;
st.local.u32 [%rd3], %r164;
@%p34 bra BB76_50;

ld.local.u32 %r165, [%rd3];
setp.gt.s32	%p42, %r165, %r427;
min.s32 %r166, %r427, %r165;
add.s64 %rd234, %rd4, 16;
selp.b64	%rd235, %rd234, %rd3, %p42;
st.local.u32 [%rd3], %r166;
ld.local.u64 %rd236, [%rd235+8];
st.local.u64 [%rd3+8], %rd236;

BB76_50:
@%p35 bra BB76_52;

ld.local.u32 %r167, [%rd3];
setp.gt.s32	%p44, %r167, %r429;
min.s32 %r168, %r429, %r167;
add.s64 %rd239, %rd4, 32;
selp.b64	%rd240, %rd239, %rd3, %p44;
st.local.u32 [%rd3], %r168;
ld.local.u64 %rd241, [%rd240+8];
st.local.u64 [%rd3+8], %rd241;

BB76_52:
@%p36 bra BB76_54;

ld.local.u32 %r169, [%rd3];
setp.gt.s32	%p46, %r169, %r428;
min.s32 %r170, %r428, %r169;
add.s64 %rd244, %rd4, 48;
selp.b64	%rd245, %rd244, %rd3, %p46;
st.local.u32 [%rd3], %r170;
ld.local.u64 %rd246, [%rd245+8];
st.local.u64 [%rd3+8], %rd246;

BB76_54:
@%p37 bra BB76_56;

ld.local.u32 %r171, [%rd3];
setp.gt.s32	%p48, %r171, %r438;
min.s32 %r172, %r438, %r171;
add.s64 %rd249, %rd4, 64;
selp.b64	%rd250, %rd249, %rd3, %p48;
st.local.u32 [%rd3], %r172;
ld.local.u64 %rd251, [%rd250+8];
st.local.u64 [%rd3+8], %rd251;

BB76_56:
@%p38 bra BB76_58;

ld.local.u32 %r173, [%rd3];
setp.gt.s32	%p50, %r173, %r441;
min.s32 %r174, %r441, %r173;
add.s64 %rd254, %rd4, 80;
selp.b64	%rd255, %rd254, %rd3, %p50;
st.local.u32 [%rd3], %r174;
ld.local.u64 %rd256, [%rd255+8];
st.local.u64 [%rd3+8], %rd256;

BB76_58:
@%p39 bra BB76_60;

ld.local.u32 %r175, [%rd3];
setp.gt.s32	%p52, %r175, %r444;
min.s32 %r176, %r444, %r175;
add.s64 %rd259, %rd4, 96;
selp.b64	%rd260, %rd259, %rd3, %p52;
st.local.u32 [%rd3], %r176;
ld.local.u64 %rd261, [%rd260+8];
st.local.u64 [%rd3+8], %rd261;

BB76_60:
setp.ne.s32	%p53, %r34, 0;
mov.u64 %rd544, %rd537;
@%p53 bra BB76_62;

ld.local.u32 %r177, [%rd3];
st.local.u32 [%rd4], %r177;
ld.local.u64 %rd544, [%rd3+8];
st.local.u64 [%rd4+8], %rd544;

BB76_62:
mov.u64 %rd537, %rd544;
setp.gt.u32	%p54, %r34, 1;
mov.u32 %r432, %r427;
mov.u64 %rd543, %rd538;
@%p54 bra BB76_64;

ld.local.u32 %r432, [%rd3];
st.local.u32 [%rd4+16], %r432;
ld.local.u64 %rd543, [%rd3+8];
st.local.u64 [%rd4+24], %rd543;

BB76_64:
mov.u64 %rd538, %rd543;
mov.u32 %r427, %r432;
setp.gt.u32	%p55, %r34, 2;
mov.u32 %r431, %r429;
mov.u64 %rd542, %rd539;
@%p55 bra BB76_66;

ld.local.u32 %r431, [%rd3];
st.local.u32 [%rd4+32], %r431;
ld.local.u64 %rd542, [%rd3+8];
st.local.u64 [%rd4+40], %rd542;

BB76_66:
mov.u64 %rd539, %rd542;
mov.u32 %r429, %r431;
setp.gt.u32	%p56, %r34, 3;
mov.u32 %r430, %r428;
mov.u64 %rd541, %rd540;
@%p56 bra BB76_68;

ld.local.u32 %r430, [%rd3];
st.local.u32 [%rd4+48], %r430;
ld.local.u64 %rd541, [%rd3+8];
st.local.u64 [%rd4+56], %rd541;

BB76_68:
mov.u64 %rd540, %rd541;
mov.u32 %r428, %r430;
setp.gt.u32	%p57, %r34, 4;
mov.u32 %r439, %r438;
mov.u64 %rd552, %rd551;
@%p57 bra BB76_70;

ld.local.u32 %r439, [%rd3];
st.local.u32 [%rd4+64], %r439;
ld.local.u64 %rd552, [%rd3+8];
st.local.u64 [%rd4+72], %rd552;

BB76_70:
mov.u64 %rd551, %rd552;
mov.u32 %r438, %r439;
setp.gt.u32	%p58, %r34, 5;
mov.u32 %r442, %r441;
mov.u64 %rd555, %rd554;
@%p58 bra BB76_72;

ld.local.u32 %r442, [%rd3];
st.local.u32 [%rd4+80], %r442;
ld.local.u64 %rd555, [%rd3+8];
st.local.u64 [%rd4+88], %rd555;

BB76_72:
mov.u64 %rd554, %rd555;
mov.u32 %r441, %r442;
@%p40 bra BB76_74;

ld.local.u32 %r444, [%rd3];
st.local.u32 [%rd4+96], %r444;
ld.local.u64 %rd557, [%rd3+8];
st.local.u64 [%rd4+104], %rd557;

BB76_74:
mov.u64 %rd492, %rd537;
mov.u64 %rd493, %rd538;
mov.u64 %rd494, %rd539;
mov.u64 %rd495, %rd540;
mov.u64 %rd496, %rd551;
mov.u64 %rd497, %rd554;
mov.u64 %rd498, %rd557;
mov.u32 %r384, %r427;
mov.u32 %r386, %r428;
mov.u32 %r385, %r429;
mov.u32 %r388, %r441;
mov.u32 %r387, %r438;
mov.u32 %r389, %r444;
mul.lo.s32 %r235, %r449, 7;
setp.ge.u32	%p60, %r235, %r1;
@%p60 bra BB76_117;

ld.local.u32 %r64, [%rd4];
setp.le.s32	%p61, %r384, %r64;
mov.u32 %r425, %r384;
mov.u32 %r426, %r64;
mov.u64 %rd535, %rd493;
mov.u64 %rd536, %rd492;
@%p61 bra BB76_77;

st.local.u32 [%rd4], %r384;
st.local.u32 [%rd4+16], %r64;
st.local.u64 [%rd4+8], %rd493;
st.local.u64 [%rd4+24], %rd492;
mov.u32 %r306, %r384;
mov.u32 %r425, %r64;
mov.u32 %r426, %r306;
mov.u64 %rd536, %rd493;
mov.u64 %rd535, %rd492;

BB76_77:
mov.u64 %rd531, %rd535;
mov.u64 %rd526, %rd536;
mov.u32 %r421, %r425;
mov.u32 %r416, %r426;
setp.le.s32	%p62, %r386, %r385;
mov.u32 %r423, %r385;
mov.u32 %r424, %r386;
mov.u64 %rd534, %rd495;
mov.u64 %rd533, %rd494;
@%p62 bra BB76_79;

st.local.u32 [%rd4+32], %r386;
st.local.u32 [%rd4+48], %r385;
st.local.u64 [%rd4+40], %rd495;
st.local.u64 [%rd4+56], %rd494;
mov.u32 %r424, %r385;
mov.u32 %r423, %r386;
mov.u64 %rd533, %rd495;
mov.u64 %rd534, %rd494;

BB76_79:
mov.u64 %rd75, %rd533;
mov.u64 %rd529, %rd534;
mov.u32 %r68, %r423;
mov.u32 %r419, %r424;
setp.le.s32	%p63, %r388, %r387;
mov.u32 %r436, %r387;
mov.u32 %r437, %r388;
mov.u64 %rd550, %rd497;
mov.u64 %rd549, %rd496;
@%p63 bra BB76_81;

st.local.u32 [%rd4+64], %r388;
st.local.u32 [%rd4+80], %r387;
st.local.u64 [%rd4+72], %rd497;
st.local.u64 [%rd4+88], %rd496;
mov.u32 %r437, %r387;
mov.u32 %r436, %r388;
mov.u64 %rd549, %rd497;
mov.u64 %rd550, %rd496;

BB76_81:
mov.u64 %rd77, %rd549;
mov.u64 %rd76, %rd550;
mov.u32 %r70, %r436;
mov.u32 %r69, %r437;
setp.le.s32	%p64, %r68, %r421;
mov.u32 %r422, %r68;
mov.u64 %rd532, %rd75;
@%p64 bra BB76_83;

st.local.u32 [%rd4+16], %r68;
st.local.u32 [%rd4+32], %r421;
st.local.u64 [%rd4+24], %rd75;
st.local.u64 [%rd4+40], %rd531;
mov.u32 %r311, %r421;
mov.u32 %r421, %r68;
mov.u32 %r422, %r311;
mov.u64 %rd415, %rd531;
mov.u64 %rd531, %rd75;
mov.u64 %rd532, %rd415;

BB76_83:
mov.u64 %rd79, %rd531;
mov.u64 %rd523, %rd532;
mov.u32 %r72, %r421;
mov.u32 %r413, %r422;
setp.le.s32	%p65, %r70, %r419;
mov.u32 %r420, %r70;
mov.u64 %rd530, %rd77;
@%p65 bra BB76_85;

st.local.u32 [%rd4+48], %r70;
st.local.u32 [%rd4+64], %r419;
st.local.u64 [%rd4+56], %rd77;
st.local.u64 [%rd4+72], %rd529;
mov.u32 %r313, %r419;
mov.u32 %r419, %r70;
mov.u32 %r420, %r313;
mov.u64 %rd417, %rd529;
mov.u64 %rd529, %rd77;
mov.u64 %rd530, %rd417;

BB76_85:
mov.u64 %rd81, %rd529;
mov.u64 %rd521, %rd530;
mov.u32 %r74, %r419;
mov.u32 %r411, %r420;
setp.le.s32	%p66, %r389, %r69;
mov.u32 %r418, %r389;
mov.u32 %r417, %r69;
mov.u64 %rd528, %rd498;
mov.u64 %rd527, %rd76;
@%p66 bra BB76_87;

st.local.u32 [%rd4+80], %r389;
st.local.u32 [%rd4+96], %r69;
st.local.u64 [%rd4+88], %rd498;
st.local.u64 [%rd4+104], %rd76;
mov.u32 %r291, %r389;
mov.u32 %r418, %r69;
mov.u32 %r417, %r291;
mov.u64 %rd393, %rd498;
mov.u64 %rd528, %rd76;
mov.u64 %rd527, %rd393;

BB76_87:
mov.u64 %rd83, %rd527;
mov.u64 %rd516, %rd528;
mov.u32 %r76, %r417;
mov.u32 %r406, %r418;
setp.le.s32	%p67, %r72, %r416;
mov.u32 %r415, %r72;
mov.u64 %rd525, %rd79;
@%p67 bra BB76_89;

st.local.u32 [%rd4], %r72;
st.local.u32 [%rd4+16], %r416;
st.local.u64 [%rd4+8], %rd79;
st.local.u64 [%rd4+24], %rd526;
mov.u32 %r309, %r416;
mov.u32 %r416, %r72;
mov.u32 %r415, %r309;
mov.u64 %rd413, %rd526;
mov.u64 %rd526, %rd79;
mov.u64 %rd525, %rd413;

BB76_89:
mov.u64 %rd519, %rd525;
mov.u64 %rd514, %rd526;
mov.u32 %r409, %r415;
mov.u32 %r404, %r416;
setp.le.s32	%p68, %r74, %r413;
mov.u32 %r414, %r74;
mov.u64 %rd524, %rd81;
@%p68 bra BB76_91;

st.local.u32 [%rd4+32], %r74;
st.local.u32 [%rd4+48], %r413;
st.local.u64 [%rd4+40], %rd81;
st.local.u64 [%rd4+56], %rd523;
mov.u32 %r321, %r413;
mov.u32 %r413, %r74;
mov.u32 %r414, %r321;
mov.u64 %rd425, %rd523;
mov.u64 %rd523, %rd81;
mov.u64 %rd524, %rd425;

BB76_91:
mov.u64 %rd87, %rd523;
mov.u64 %rd517, %rd524;
mov.u32 %r80, %r413;
mov.u32 %r407, %r414;
setp.le.s32	%p69, %r76, %r411;
mov.u32 %r412, %r76;
mov.u64 %rd522, %rd83;
@%p69 bra BB76_93;

st.local.u32 [%rd4+64], %r76;
st.local.u32 [%rd4+80], %r411;
st.local.u64 [%rd4+72], %rd83;
st.local.u64 [%rd4+88], %rd521;
mov.u32 %r325, %r411;
mov.u32 %r411, %r76;
mov.u32 %r412, %r325;
mov.u64 %rd429, %rd521;
mov.u64 %rd521, %rd83;
mov.u64 %rd522, %rd429;

BB76_93:
mov.u64 %rd89, %rd521;
mov.u64 %rd88, %rd522;
mov.u32 %r82, %r411;
mov.u32 %r81, %r412;
setp.le.s32	%p70, %r80, %r409;
mov.u32 %r410, %r80;
mov.u64 %rd520, %rd87;
@%p70 bra BB76_95;

st.local.u32 [%rd4+16], %r80;
st.local.u32 [%rd4+32], %r409;
st.local.u64 [%rd4+24], %rd87;
st.local.u64 [%rd4+40], %rd519;
mov.u32 %r335, %r409;
mov.u32 %r409, %r80;
mov.u32 %r410, %r335;
mov.u64 %rd439, %rd519;
mov.u64 %rd519, %rd87;
mov.u64 %rd520, %rd439;

BB76_95:
mov.u64 %rd91, %rd519;
mov.u64 %rd511, %rd520;
mov.u32 %r84, %r409;
mov.u32 %r401, %r410;
setp.le.s32	%p71, %r82, %r407;
mov.u32 %r408, %r82;
mov.u64 %rd518, %rd89;
@%p71 bra BB76_97;

st.local.u32 [%rd4+48], %r82;
st.local.u32 [%rd4+64], %r407;
st.local.u64 [%rd4+56], %rd89;
st.local.u64 [%rd4+72], %rd517;
mov.u32 %r337, %r407;
mov.u32 %r407, %r82;
mov.u32 %r408, %r337;
mov.u64 %rd441, %rd517;
mov.u64 %rd517, %rd89;
mov.u64 %rd518, %rd441;

BB76_97:
mov.u64 %rd93, %rd517;
mov.u64 %rd509, %rd518;
mov.u32 %r86, %r407;
mov.u32 %r399, %r408;
setp.le.s32	%p72, %r406, %r81;
mov.u32 %r405, %r81;
mov.u64 %rd515, %rd88;
@%p72 bra BB76_99;

st.local.u32 [%rd4+80], %r406;
st.local.u32 [%rd4+96], %r81;
st.local.u64 [%rd4+88], %rd516;
st.local.u64 [%rd4+104], %rd88;
mov.u32 %r329, %r406;
mov.u32 %r406, %r81;
mov.u32 %r405, %r329;
mov.u64 %rd433, %rd516;
mov.u64 %rd516, %rd88;
mov.u64 %rd515, %rd433;

BB76_99:
mov.u64 %rd95, %rd515;
mov.u64 %rd504, %rd516;
mov.u32 %r88, %r405;
mov.u32 %r394, %r406;
setp.le.s32	%p73, %r84, %r404;
mov.u32 %r403, %r84;
mov.u64 %rd513, %rd91;
@%p73 bra BB76_101;

st.local.u32 [%rd4], %r84;
st.local.u32 [%rd4+16], %r404;
st.local.u64 [%rd4+8], %rd91;
st.local.u64 [%rd4+24], %rd514;
mov.u32 %r333, %r404;
mov.u32 %r404, %r84;
mov.u32 %r403, %r333;
mov.u64 %rd437, %rd514;
mov.u64 %rd514, %rd91;
mov.u64 %rd513, %rd437;

BB76_101:
mov.u64 %rd507, %rd513;
mov.u64 %rd501, %rd514;
mov.u32 %r397, %r403;
mov.u32 %r89, %r404;
setp.le.s32	%p74, %r86, %r401;
mov.u32 %r402, %r86;
mov.u64 %rd512, %rd93;
@%p74 bra BB76_103;

st.local.u32 [%rd4+32], %r86;
st.local.u32 [%rd4+48], %r401;
st.local.u64 [%rd4+40], %rd93;
st.local.u64 [%rd4+56], %rd511;
mov.u32 %r345, %r401;
mov.u32 %r401, %r86;
mov.u32 %r402, %r345;
mov.u64 %rd449, %rd511;
mov.u64 %rd511, %rd93;
mov.u64 %rd512, %rd449;

BB76_103:
mov.u64 %rd99, %rd511;
mov.u64 %rd505, %rd512;
mov.u32 %r92, %r401;
mov.u32 %r395, %r402;
setp.le.s32	%p75, %r88, %r399;
mov.u32 %r400, %r88;
mov.u64 %rd510, %rd95;
@%p75 bra BB76_105;

st.local.u32 [%rd4+64], %r88;
st.local.u32 [%rd4+80], %r399;
st.local.u64 [%rd4+72], %rd95;
st.local.u64 [%rd4+88], %rd509;
mov.u32 %r349, %r399;
mov.u32 %r399, %r88;
mov.u32 %r400, %r349;
mov.u64 %rd453, %rd509;
mov.u64 %rd509, %rd95;
mov.u64 %rd510, %rd453;

BB76_105:
mov.u64 %rd101, %rd509;
mov.u64 %rd100, %rd510;
mov.u32 %r94, %r399;
mov.u32 %r93, %r400;
setp.le.s32	%p76, %r92, %r397;
mov.u32 %r398, %r92;
mov.u64 %rd508, %rd99;
@%p76 bra BB76_107;

st.local.u32 [%rd4+16], %r92;
st.local.u32 [%rd4+32], %r397;
st.local.u64 [%rd4+24], %rd99;
st.local.u64 [%rd4+40], %rd507;
mov.u32 %r358, %r397;
mov.u32 %r397, %r92;
mov.u32 %r398, %r358;
mov.u64 %rd463, %rd507;
mov.u64 %rd507, %rd99;
mov.u64 %rd508, %rd463;

BB76_107:
mov.u64 %rd103, %rd507;
mov.u64 %rd499, %rd508;
mov.u32 %r96, %r397;
mov.u32 %r390, %r398;
setp.le.s32	%p77, %r94, %r395;
mov.u32 %r396, %r94;
mov.u64 %rd506, %rd101;
@%p77 bra BB76_109;

st.local.u32 [%rd4+48], %r94;
st.local.u32 [%rd4+64], %r395;
st.local.u64 [%rd4+56], %rd101;
st.local.u64 [%rd4+72], %rd505;
mov.u32 %r360, %r395;
mov.u32 %r395, %r94;
mov.u32 %r396, %r360;
mov.u64 %rd465, %rd505;
mov.u64 %rd505, %rd101;
mov.u64 %rd506, %rd465;

BB76_109:
mov.u64 %rd105, %rd505;
mov.u64 %rd496, %rd506;
mov.u32 %r98, %r395;
mov.u32 %r387, %r396;
setp.le.s32	%p78, %r394, %r93;
mov.u32 %r393, %r93;
mov.u64 %rd503, %rd100;
@%p78 bra BB76_111;

st.local.u32 [%rd4+80], %r394;
st.local.u32 [%rd4+96], %r93;
st.local.u64 [%rd4+88], %rd504;
st.local.u64 [%rd4+104], %rd100;
mov.u32 %r353, %r394;
mov.u32 %r394, %r93;
mov.u32 %r393, %r353;
mov.u64 %rd457, %rd504;
mov.u64 %rd504, %rd100;
mov.u64 %rd503, %rd457;

BB76_111:
mov.u64 %rd107, %rd503;
mov.u64 %rd498, %rd504;
mov.u32 %r100, %r393;
mov.u32 %r389, %r394;
setp.le.s32	%p79, %r96, %r89;
mov.u32 %r392, %r96;
mov.u64 %rd502, %rd103;
@%p79 bra BB76_113;

st.local.u32 [%rd4], %r96;
st.local.u32 [%rd4+16], %r89;
st.local.u64 [%rd4+8], %rd103;
st.local.u64 [%rd4+24], %rd501;
mov.u32 %r392, %r89;
mov.u64 %rd461, %rd501;
mov.u64 %rd501, %rd103;
mov.u64 %rd502, %rd461;

BB76_113:
mov.u64 %rd492, %rd501;
mov.u64 %rd493, %rd502;
mov.u32 %r384, %r392;
setp.le.s32	%p80, %r98, %r390;
mov.u32 %r391, %r98;
mov.u64 %rd500, %rd105;
@%p80 bra BB76_115;

st.local.u32 [%rd4+32], %r98;
st.local.u32 [%rd4+48], %r390;
st.local.u64 [%rd4+40], %rd105;
st.local.u64 [%rd4+56], %rd499;
mov.u32 %r368, %r390;
mov.u32 %r390, %r98;
mov.u32 %r391, %r368;
mov.u64 %rd473, %rd499;
mov.u64 %rd499, %rd105;
mov.u64 %rd500, %rd473;

BB76_115:
mov.u64 %rd494, %rd499;
mov.u64 %rd495, %rd500;
mov.u32 %r385, %r390;
mov.u32 %r386, %r391;
setp.le.s32	%p81, %r100, %r387;
mov.u32 %r388, %r100;
mov.u64 %rd497, %rd107;
@%p81 bra BB76_117;

st.local.u32 [%rd4+64], %r100;
st.local.u32 [%rd4+80], %r387;
st.local.u64 [%rd4+72], %rd107;
st.local.u64 [%rd4+88], %rd496;
mov.u32 %r371, %r387;
mov.u32 %r387, %r100;
mov.u32 %r388, %r371;
mov.u64 %rd477, %rd496;
mov.u64 %rd496, %rd107;
mov.u64 %rd497, %rd477;

BB76_117:
@%p33 bra BB76_119;

ld.local.u32 %r178, [%rd4];
st.global.u32 [%rd37], %r178;
st.global.u64 [%rd37+8], %rd492;

BB76_119:
@%p34 bra BB76_121;

st.global.u32 [%rd37+16], %r384;
st.global.u64 [%rd37+24], %rd493;

BB76_121:
@%p35 bra BB76_123;

st.global.u32 [%rd37+32], %r385;
st.global.u64 [%rd37+40], %rd494;

BB76_123:
@%p36 bra BB76_125;

st.global.u32 [%rd37+48], %r386;
st.global.u64 [%rd37+56], %rd495;

BB76_125:
@%p37 bra BB76_127;

st.global.u32 [%rd37+64], %r387;
st.global.u64 [%rd37+72], %rd496;

BB76_127:
@%p38 bra BB76_129;

st.global.u32 [%rd37+80], %r388;
st.global.u64 [%rd37+88], %rd497;

BB76_129:
@%p39 bra BB76_131;

st.global.u32 [%rd37+96], %r389;
st.global.u64 [%rd37+104], %rd498;

BB76_131:
ld.param.u64 %rd336, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24virtualized_smem_closureINS3_23stable_sort_each_detail29stable_sort_each_copy_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEENS_12zip_iteratorINS_5tupleINS_10device_ptrIiEENSC_IlEENS_9null_typeESF_SF_SF_SF_SF_SF_SF_EEEElNS_6detail15normal_iteratorINS_7pointerINSB_IilSF_SF_SF_SF_SF_SF_SF_SF_EENSI_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESQ_EEEENSI_13compare_firstI10ThrustGTOpIiEEEEEPSL_EEEEvT__param_0+24];
cvta.to.global.u64 %rd119, %rd336;
bar.sync 0;
mad.lo.s32 %r236, %r449, -7, %r1;
mov.u32 %r180, 7;
min.u32 %r110, %r236, %r180;
mov.u32 %r446, 2;

BB76_132:
neg.s32 %r181, %r446;
and.b32 %r182, %r449, %r181;
add.s32 %r183, %r446, -1;
and.b32 %r184, %r183, %r449;
mul.lo.s32 %r185, %r184, 7;
min.u32 %r112, %r185, %r1;
mul.lo.s32 %r186, %r182, 7;
shr.u32 %r187, %r446, 1;
mul.lo.s32 %r188, %r187, 7;
min.u32 %r189, %r186, %r1;
add.s32 %r190, %r189, %r188;
min.u32 %r191, %r190, %r1;
add.s32 %r192, %r191, %r188;
min.u32 %r113, %r192, %r1;
sub.s32 %r193, %r191, %r189;
sub.s32 %r194, %r113, %r191;
cvt.u64.u32	%rd278, %r189;
add.s64 %rd122, %rd278, %rd1;
cvt.u64.u32	%rd123, %r191;
add.s64 %rd124, %rd123, %rd1;
setp.lt.u32	%p89, %r112, %r194;
sub.s32 %r195, %r112, %r194;
selp.b32	%r448, 0, %r195, %p89;
min.u32 %r447, %r193, %r112;
setp.ge.u32	%p90, %r448, %r447;
@%p90 bra BB76_135;

add.s32 %r116, %r112, -1;

BB76_134:
add.s32 %r196, %r447, %r448;
shr.u32 %r197, %r196, 1;
sub.s32 %r198, %r116, %r197;
cvt.u64.u32	%rd279, %r198;
add.s64 %rd280, %rd279, %rd124;
cvt.u64.u32	%rd281, %r197;
add.s64 %rd282, %rd122, %rd281;
shl.b64 %rd283, %rd280, 4;
add.s64 %rd284, %rd5, %rd283;
shl.b64 %rd285, %rd282, 4;
add.s64 %rd286, %rd5, %rd285;
ld.global.u32 %r199, [%rd286];
ld.global.u32 %r200, [%rd284];
setp.gt.s32	%p91, %r200, %r199;
add.s32 %r201, %r197, 1;
selp.b32	%r448, %r448, %r201, %p91;
selp.b32	%r447, %r197, %r447, %p91;
setp.lt.u32	%p92, %r448, %r447;
@%p92 bra BB76_134;

BB76_135:
cvt.u64.u32	%rd288, %r448;
add.s64 %rd125, %rd122, %rd288;
shl.b64 %rd289, %rd125, 4;
add.s64 %rd126, %rd5, %rd289;
shl.b64 %rd290, %rd124, 4;
add.s64 %rd127, %rd5, %rd290;
cvt.u64.u32	%rd291, %r112;
add.s64 %rd292, %rd291, %rd1;
add.s64 %rd293, %rd292, %rd123;
sub.s64 %rd128, %rd293, %rd288;
shl.b64 %rd294, %rd128, 4;
add.s64 %rd129, %rd5, %rd294;
cvt.u64.u32	%rd295, %r113;
add.s64 %rd296, %rd295, %rd1;
shl.b64 %rd297, %rd296, 4;
add.s64 %rd130, %rd5, %rd297;
mov.u64 %rd559, 0;
mov.pred %p93, 0;
@%p93 bra BB76_137;

BB76_136:
add.s64 %rd298, %rd2, %rd559;
mov.u16 %rs2, 0;
st.local.u8 [%rd298], %rs2;
add.s64 %rd559, %rd559, 1;
setp.lt.u64	%p94, %rd559, 16;
@%p94 bra BB76_136;

BB76_137:
ld.global.u32 %r202, [%rd126];
ld.global.u64 %rd300, [%rd126+8];
st.local.u64 [%rd2+8], %rd300;
st.local.u32 [%rd2], %r202;
mov.u64 %rd560, 0;
@%p93 bra BB76_139;

BB76_138:
add.s64 %rd301, %rd3, %rd560;
mov.u16 %rs3, 0;
st.local.u8 [%rd301], %rs3;
add.s64 %rd560, %rd560, 1;
setp.lt.u64	%p96, %rd560, 16;
@%p96 bra BB76_138;

BB76_139:
ld.global.u32 %r203, [%rd129];
ld.global.u64 %rd302, [%rd129+8];
st.local.u64 [%rd3+8], %rd302;
st.local.u32 [%rd3], %r203;
mov.pred %p134, -1;
setp.ge.u64	%p98, %rd129, %rd130;
@%p98 bra BB76_142;

mov.pred %p134, 0;
setp.ge.u64	%p100, %rd126, %rd127;
@%p100 bra BB76_142;

ld.local.u32 %r204, [%rd2];
ld.local.u32 %r205, [%rd3];
setp.le.s32	%p134, %r205, %r204;

BB76_142:
selp.b64	%rd303, %rd2, %rd3, %p134;
ld.local.u32 %r122, [%rd303];
ld.local.u64 %rd135, [%rd303+8];
@%p134 bra BB76_144;
bra.uni BB76_143;

BB76_144:
add.s64 %rd308, %rd289, %rd5;
add.s64 %rd138, %rd308, 16;
mov.u64 %rd605, %rd138;
ld.global.u32 %r207, [%rd126+16];
st.local.u32 [%rd2], %r207;
ld.global.u64 %rd309, [%rd126+24];
st.local.u64 [%rd2+8], %rd309;
mov.u64 %rd582, %rd129;
mov.u64 %rd583, %rd129;
mov.u64 %rd606, %rd138;
bra.uni BB76_145;

BB76_143:
add.s64 %rd305, %rd294, %rd5;
add.s64 %rd136, %rd305, 16;
mov.u64 %rd582, %rd136;
ld.global.u32 %r206, [%rd129+16];
st.local.u32 [%rd3], %r206;
ld.global.u64 %rd306, [%rd129+24];
st.local.u64 [%rd3+8], %rd306;
mov.u64 %rd583, %rd136;
mov.u64 %rd605, %rd126;
mov.u64 %rd606, %rd126;

BB76_145:
mov.u64 %rd143, %rd605;
mov.u64 %rd604, %rd606;
mov.u64 %rd141, %rd582;
mov.u64 %rd581, %rd583;
mov.pred %p135, -1;
setp.ge.u64	%p102, %rd581, %rd130;
@%p102 bra BB76_148;

mov.pred %p135, 0;
setp.ge.u64	%p104, %rd604, %rd127;
@%p104 bra BB76_148;

ld.local.u32 %r208, [%rd2];
ld.local.u32 %r209, [%rd3];
setp.le.s32	%p135, %r209, %r208;

BB76_148:
selp.b64	%rd310, %rd2, %rd3, %p135;
ld.local.u32 %r123, [%rd310];
ld.local.u64 %rd144, [%rd310+8];
@%p135 bra BB76_150;
bra.uni BB76_149;

BB76_150:
add.s64 %rd604, %rd604, 16;
add.s64 %rd148, %rd143, 16;
ld.global.u32 %r211, [%rd143+16];
st.local.u32 [%rd2], %r211;
ld.global.u64 %rd312, [%rd143+24];
st.local.u64 [%rd2+8], %rd312;
mov.u64 %rd580, %rd141;
mov.u64 %rd603, %rd148;
bra.uni BB76_151;

BB76_149:
add.s64 %rd581, %rd581, 16;
add.s64 %rd146, %rd141, 16;
ld.global.u32 %r210, [%rd141+16];
st.local.u32 [%rd3], %r210;
ld.global.u64 %rd311, [%rd141+24];
st.local.u64 [%rd3+8], %rd311;
mov.u64 %rd580, %rd146;
mov.u64 %rd603, %rd143;

BB76_151:
mov.u64 %rd152, %rd603;
mov.u64 %rd602, %rd604;
mov.u64 %rd150, %rd580;
mov.u64 %rd579, %rd581;
mov.pred %p136, -1;
setp.ge.u64	%p106, %rd579, %rd130;
@%p106 bra BB76_154;

mov.pred %p136, 0;
setp.ge.u64	%p108, %rd602, %rd127;
@%p108 bra BB76_154;

ld.local.u32 %r212, [%rd2];
ld.local.u32 %r213, [%rd3];
setp.le.s32	%p136, %r213, %r212;

BB76_154:
selp.b64	%rd313, %rd2, %rd3, %p136;
ld.local.u32 %r124, [%rd313];
ld.local.u64 %rd153, [%rd313+8];
@%p136 bra BB76_156;
bra.uni BB76_155;

BB76_156:
add.s64 %rd602, %rd602, 16;
add.s64 %rd157, %rd152, 16;
ld.global.u32 %r215, [%rd152+16];
st.local.u32 [%rd2], %r215;
ld.global.u64 %rd315, [%rd152+24];
st.local.u64 [%rd2+8], %rd315;
mov.u64 %rd578, %rd150;
mov.u64 %rd601, %rd157;
bra.uni BB76_157;

BB76_155:
add.s64 %rd579, %rd579, 16;
add.s64 %rd155, %rd150, 16;
ld.global.u32 %r214, [%rd150+16];
st.local.u32 [%rd3], %r214;
ld.global.u64 %rd314, [%rd150+24];
st.local.u64 [%rd3+8], %rd314;
mov.u64 %rd578, %rd155;
mov.u64 %rd601, %rd152;

BB76_157:
mov.u64 %rd161, %rd601;
mov.u64 %rd600, %rd602;
mov.u64 %rd159, %rd578;
mov.u64 %rd577, %rd579;
mov.pred %p137, -1;
setp.ge.u64	%p110, %rd577, %rd130;
@%p110 bra BB76_160;

mov.pred %p137, 0;
setp.ge.u64	%p112, %rd600, %rd127;
@%p112 bra BB76_160;

ld.local.u32 %r216, [%rd2];
ld.local.u32 %r217, [%rd3];
setp.le.s32	%p137, %r217, %r216;

BB76_160:
selp.b64	%rd316, %rd2, %rd3, %p137;
ld.local.u32 %r125, [%rd316];
ld.local.u64 %rd162, [%rd316+8];
@%p137 bra BB76_162;
bra.uni BB76_161;

BB76_162:
add.s64 %rd600, %rd600, 16;
add.s64 %rd166, %rd161, 16;
ld.global.u32 %r219, [%rd161+16];
st.local.u32 [%rd2], %r219;
ld.global.u64 %rd318, [%rd161+24];
st.local.u64 [%rd2+8], %rd318;
mov.u64 %rd576, %rd159;
mov.u64 %rd599, %rd166;
bra.uni BB76_163;

BB76_161:
add.s64 %rd577, %rd577, 16;
add.s64 %rd164, %rd159, 16;
ld.global.u32 %r218, [%rd159+16];
st.local.u32 [%rd3], %r218;
ld.global.u64 %rd317, [%rd159+24];
st.local.u64 [%rd3+8], %rd317;
mov.u64 %rd576, %rd164;
mov.u64 %rd599, %rd161;

BB76_163:
mov.u64 %rd170, %rd599;
mov.u64 %rd598, %rd600;
mov.u64 %rd168, %rd576;
mov.u64 %rd575, %rd577;
mov.pred %p138, -1;
setp.ge.u64	%p114, %rd575, %rd130;
@%p114 bra BB76_166;

mov.pred %p138, 0;
setp.ge.u64	%p116, %rd598, %rd127;
@%p116 bra BB76_166;

ld.local.u32 %r220, [%rd2];
ld.local.u32 %r221, [%rd3];
setp.le.s32	%p138, %r221, %r220;

BB76_166:
selp.b64	%rd319, %rd2, %rd3, %p138;
ld.local.u32 %r126, [%rd319];
ld.local.u64 %rd171, [%rd319+8];
@%p138 bra BB76_168;
bra.uni BB76_167;

BB76_168:
add.s64 %rd598, %rd598, 16;
add.s64 %rd175, %rd170, 16;
ld.global.u32 %r223, [%rd170+16];
st.local.u32 [%rd2], %r223;
ld.global.u64 %rd321, [%rd170+24];
st.local.u64 [%rd2+8], %rd321;
mov.u64 %rd574, %rd168;
mov.u64 %rd597, %rd175;
bra.uni BB76_169;

BB76_167:
add.s64 %rd575, %rd575, 16;
add.s64 %rd173, %rd168, 16;
ld.global.u32 %r222, [%rd168+16];
st.local.u32 [%rd3], %r222;
ld.global.u64 %rd320, [%rd168+24];
st.local.u64 [%rd3+8], %rd320;
mov.u64 %rd574, %rd173;
mov.u64 %rd597, %rd170;

BB76_169:
mov.u64 %rd179, %rd597;
mov.u64 %rd596, %rd598;
mov.u64 %rd177, %rd574;
mov.u64 %rd573, %rd575;
mov.pred %p139, -1;
setp.ge.u64	%p118, %rd573, %rd130;
@%p118 bra BB76_172;

mov.pred %p139, 0;
setp.ge.u64	%p120, %rd596, %rd127;
@%p120 bra BB76_172;

ld.local.u32 %r224, [%rd2];
ld.local.u32 %r225, [%rd3];
setp.le.s32	%p139, %r225, %r224;

BB76_172:
selp.b64	%rd322, %rd2, %rd3, %p139;
ld.local.u32 %r127, [%rd322];
ld.local.u64 %rd180, [%rd322+8];
@%p139 bra BB76_174;
bra.uni BB76_173;

BB76_174:
add.s64 %rd596, %rd596, 16;
add.s64 %rd184, %rd179, 16;
ld.global.u32 %r227, [%rd179+16];
st.local.u32 [%rd2], %r227;
ld.global.u64 %rd324, [%rd179+24];
st.local.u64 [%rd2+8], %rd324;
mov.u64 %rd572, %rd177;
mov.u64 %rd595, %rd184;
bra.uni BB76_175;

BB76_173:
add.s64 %rd573, %rd573, 16;
add.s64 %rd182, %rd177, 16;
ld.global.u32 %r226, [%rd177+16];
st.local.u32 [%rd3], %r226;
ld.global.u64 %rd323, [%rd177+24];
st.local.u64 [%rd3+8], %rd323;
mov.u64 %rd572, %rd182;
mov.u64 %rd595, %rd179;

BB76_175:
mov.pred %p121, -1;
setp.ge.u64	%p122, %rd573, %rd130;
mov.pred %p140, %p121;
@%p122 bra BB76_178;

setp.ge.u64	%p124, %rd596, %rd127;
mov.pred %p140, %p93;
@%p124 bra BB76_178;

ld.local.u32 %r228, [%rd2];
ld.local.u32 %r229, [%rd3];
setp.le.s32	%p140, %r229, %r228;

BB76_178:
selp.b64	%rd325, %rd2, %rd3, %p140;
ld.local.u32 %r128, [%rd325];
ld.local.u64 %rd189, [%rd325+8];
@%p140 bra BB76_180;
bra.uni BB76_179;

BB76_180:
ld.global.u32 %r231, [%rd595+16];
st.local.u32 [%rd2], %r231;
ld.global.u64 %rd327, [%rd595+24];
st.local.u64 [%rd2+8], %rd327;
bra.uni BB76_181;

BB76_179:
ld.global.u32 %r230, [%rd572+16];
st.local.u32 [%rd3], %r230;
ld.global.u64 %rd326, [%rd572+24];
st.local.u64 [%rd3+8], %rd326;

BB76_181:
setp.eq.s32	%p15, %r110, 0;
bar.sync 0;
@%p15 bra BB76_183;

st.global.u32 [%rd37], %r122;
st.global.u64 [%rd37+8], %rd135;

BB76_183:
setp.lt.u32	%p125, %r110, 2;
@%p125 bra BB76_185;

st.global.u32 [%rd37+16], %r123;
st.global.u64 [%rd37+24], %rd144;

BB76_185:
setp.lt.u32	%p126, %r110, 3;
@%p126 bra BB76_187;

st.global.u32 [%rd37+32], %r124;
st.global.u64 [%rd37+40], %rd153;

BB76_187:
setp.lt.u32	%p127, %r110, 4;
@%p127 bra BB76_189;

st.global.u32 [%rd37+48], %r125;
st.global.u64 [%rd37+56], %rd162;

BB76_189:
setp.lt.u32	%p128, %r110, 5;
@%p128 bra BB76_191;

st.global.u32 [%rd37+64], %r126;
st.global.u64 [%rd37+72], %rd171;

BB76_191:
setp.lt.u32	%p129, %r110, 6;
@%p129 bra BB76_193;

st.global.u32 [%rd37+80], %r127;
st.global.u64 [%rd37+88], %rd180;

BB76_193:
setp.lt.u32	%p130, %r110, 7;
@%p130 bra BB76_195;

st.global.u32 [%rd37+96], %r128;
st.global.u64 [%rd37+104], %rd189;

BB76_195:
bar.sync 0;
shl.b32 %r446, %r446, 1;
setp.lt.u32	%p131, %r446, 257;
@%p131 bra BB76_132;

setp.ge.u32	%p132, %r449, %r1;
@%p132 bra BB76_198;

BB76_197:
cvt.u64.u32	%rd328, %r449;
add.s64 %rd329, %rd328, %rd198;
add.s64 %rd330, %rd328, %rd1;
shl.b64 %rd331, %rd330, 4;
add.s64 %rd332, %rd5, %rd331;
ld.global.u32 %r234, [%rd332];
shl.b64 %rd333, %rd329, 4;
add.s64 %rd334, %rd119, %rd333;
st.global.u32 [%rd334], %r234;
ld.global.u64 %rd335, [%rd332+8];
st.global.u64 [%rd334+8], %rd335;
add.s32 %r449, %r449, 256;
setp.lt.u32	%p133, %r449, %r1;
@%p133 bra BB76_197;

BB76_198:
bar.sync 0;
ret;
}


.visible .entry _ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_23stable_sort_each_detail29stable_sort_each_copy_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEENS_12zip_iteratorINS_5tupleINS_10device_ptrIiEENSB_IlEENS_9null_typeESE_SE_SE_SE_SE_SE_SE_EEEElNS_6detail15normal_iteratorINS_7pointerINSA_IilSE_SE_SE_SE_SE_SE_SE_SE_EENSH_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESP_EEEENSH_13compare_firstI10ThrustGTOpIiEEEEEEEvT_(
.param .align 8 .b8 _ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_23stable_sort_each_detail29stable_sort_each_copy_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEENS_12zip_iteratorINS_5tupleINS_10device_ptrIiEENSB_IlEENS_9null_typeESE_SE_SE_SE_SE_SE_SE_EEEElNS_6detail15normal_iteratorINS_7pointerINSA_IilSE_SE_SE_SE_SE_SE_SE_SE_EENSH_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESP_EEEENSH_13compare_firstI10ThrustGTOpIiEEEEEEEvT__param_0[40]
)
.maxntid 256, 1, 1
.minnctapersm 1
{
.local .align 8 .b8 __local_depot77[144];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<137>;
.reg .b16 %rs<17>;
.reg .b32 %r<456>;
.reg .b64 %rd<593>;


mov.u64 %rd592, __local_depot77;
cvta.local.u64 %SP, %rd592;
ld.param.u64 %rd186, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_23stable_sort_each_detail29stable_sort_each_copy_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEENS_12zip_iteratorINS_5tupleINS_10device_ptrIiEENSB_IlEENS_9null_typeESE_SE_SE_SE_SE_SE_SE_EEEElNS_6detail15normal_iteratorINS_7pointerINSA_IilSE_SE_SE_SE_SE_SE_SE_SE_EENSH_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESP_EEEENSH_13compare_firstI10ThrustGTOpIiEEEEEEEvT__param_0+8];
ld.param.u64 %rd185, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_23stable_sort_each_detail29stable_sort_each_copy_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEENS_12zip_iteratorINS_5tupleINS_10device_ptrIiEENSB_IlEENS_9null_typeESE_SE_SE_SE_SE_SE_SE_EEEElNS_6detail15normal_iteratorINS_7pointerINSA_IilSE_SE_SE_SE_SE_SE_SE_SE_EENSH_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESP_EEEENSH_13compare_firstI10ThrustGTOpIiEEEEEEEvT__param_0];
ld.param.u64 %rd187, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_23stable_sort_each_detail29stable_sort_each_copy_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEENS_12zip_iteratorINS_5tupleINS_10device_ptrIiEENSB_IlEENS_9null_typeESE_SE_SE_SE_SE_SE_SE_EEEElNS_6detail15normal_iteratorINS_7pointerINSA_IilSE_SE_SE_SE_SE_SE_SE_SE_EENSH_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESP_EEEENSH_13compare_firstI10ThrustGTOpIiEEEEEEEvT__param_0+16];
mov.u32 %r131, %ctaid.x;
mul.lo.s32 %r132, %r131, 1792;
cvt.u64.u32	%rd189, %r132;
sub.s64 %rd190, %rd187, %rd189;
cvt.u32.u64	%r133, %rd190;
mov.u32 %r134, 1792;
min.u32 %r1, %r133, %r134;
add.u64 %rd191, %SP, 16;
cvta.to.local.u64 %rd1, %rd191;
add.u64 %rd192, %SP, 0;
cvta.to.local.u64 %rd2, %rd192;
add.u64 %rd193, %SP, 32;
cvta.to.local.u64 %rd3, %rd193;
cvta.to.global.u64 %rd194, %rd185;
cvta.to.global.u64 %rd195, %rd186;
setp.gt.u32	%p16, %r1, 1791;
mov.u32 %r455, %tid.x;
cvt.u64.u32	%rd196, %r455;
add.s64 %rd197, %rd196, %rd189;
shl.b64 %rd198, %rd197, 2;
add.s64 %rd4, %rd194, %rd198;
shl.b64 %rd199, %rd197, 3;
add.s64 %rd5, %rd195, %rd199;
@%p16 bra BB77_15;
bra.uni BB77_1;

BB77_15:
ld.global.u32 %r259, [%rd4];
ld.global.u64 %rd340, [%rd5];
ld.global.u32 %r260, [%rd4+1024];
ld.global.u64 %rd341, [%rd5+2048];
ld.global.u32 %r261, [%rd4+2048];
ld.global.u64 %rd342, [%rd5+4096];
ld.global.u32 %r262, [%rd4+3072];
ld.global.u64 %rd343, [%rd5+6144];
ld.global.u32 %r264, [%rd4+4096];
ld.global.u64 %rd344, [%rd5+8192];
ld.global.u32 %r263, [%rd4+5120];
ld.global.u64 %rd325, [%rd5+10240];
ld.global.u32 %r241, [%rd4+6144];
ld.global.u64 %rd350, [%rd5+12288];
bra.uni BB77_16;

BB77_1:
mov.u32 %r135, 0;
mov.u64 %rd200, 0;
setp.ge.u32	%p17, %r455, %r1;
mov.u64 %rd349, %rd200;
mov.u32 %r270, %r135;
@%p17 bra BB77_3;

ld.global.u32 %r3, [%rd4];
ld.global.u64 %rd6, [%rd5];
mov.u64 %rd349, %rd6;
mov.u32 %r270, %r3;

BB77_3:
mov.u32 %r247, %r270;
mov.u32 %r259, %r247;
mov.u64 %rd330, %rd349;
mov.u64 %rd340, %rd330;
add.s32 %r137, %r455, 256;
setp.ge.u32	%p18, %r137, %r1;
mov.u64 %rd348, %rd200;
mov.u32 %r269, %r135;
@%p18 bra BB77_5;

ld.global.u32 %r269, [%rd4+1024];
ld.global.u64 %rd348, [%rd5+2048];

BB77_5:
mov.u32 %r260, %r269;
mov.u64 %rd341, %rd348;
add.s32 %r139, %r455, 512;
setp.ge.u32	%p19, %r139, %r1;
mov.u64 %rd347, %rd200;
mov.u32 %r268, %r135;
@%p19 bra BB77_7;

ld.global.u32 %r268, [%rd4+2048];
ld.global.u64 %rd347, [%rd5+4096];

BB77_7:
mov.u32 %r261, %r268;
mov.u64 %rd342, %rd347;
add.s32 %r141, %r455, 768;
setp.ge.u32	%p20, %r141, %r1;
mov.u64 %rd346, %rd200;
mov.u32 %r267, %r135;
@%p20 bra BB77_9;

ld.global.u32 %r267, [%rd4+3072];
ld.global.u64 %rd346, [%rd5+6144];

BB77_9:
mov.u32 %r262, %r267;
mov.u64 %rd343, %rd346;
add.s32 %r143, %r455, 1024;
setp.ge.u32	%p21, %r143, %r1;
mov.u64 %rd345, %rd200;
mov.u32 %r266, %r135;
@%p21 bra BB77_11;

ld.global.u32 %r266, [%rd4+4096];
ld.global.u64 %rd345, [%rd5+8192];

BB77_11:
mov.u32 %r264, %r266;
mov.u64 %rd344, %rd345;
mov.u64 %rd325, 0;
add.s32 %r145, %r455, 1280;
setp.ge.u32	%p22, %r145, %r1;
mov.u32 %r265, %r135;
@%p22 bra BB77_13;

ld.global.u32 %r265, [%rd4+5120];
ld.global.u64 %rd325, [%rd5+10240];

BB77_13:
mov.u32 %r263, %r265;
mov.u32 %r241, 0;
mov.u64 %rd350, 0;
add.s32 %r147, %r455, 1536;
setp.ge.u32	%p23, %r147, %r1;
@%p23 bra BB77_16;

ld.global.u32 %r241, [%rd4+6144];
ld.global.u64 %rd350, [%rd5+12288];

BB77_16:
mul.wide.u32 %rd207, %r455, 16;
mov.u64 %rd208, _ZN6thrust6system4cuda6detail4smemE;
add.s64 %rd33, %rd208, %rd207;
@%p16 bra BB77_31;
bra.uni BB77_17;

BB77_31:
st.shared.u32 [%rd33], %r259;
st.shared.u32 [%rd33+4096], %r260;
st.shared.u32 [%rd33+8192], %r261;
st.shared.u32 [%rd33+12288], %r262;
st.shared.u32 [%rd33+16384], %r264;
st.shared.u32 [%rd33+20480], %r263;
st.shared.u32 [%rd33+24576], %r241;
st.shared.u64 [%rd33+8], %rd340;
st.shared.u64 [%rd33+4104], %rd341;
st.shared.u64 [%rd33+8200], %rd342;
st.shared.u64 [%rd33+12296], %rd343;
st.shared.u64 [%rd33+16392], %rd344;
st.shared.u64 [%rd33+20488], %rd325;
bra.uni BB77_32;

BB77_17:
setp.ge.u32	%p25, %r455, %r1;
@%p25 bra BB77_19;

st.shared.u32 [%rd33], %r259;
st.shared.u64 [%rd33+8], %rd340;

BB77_19:
add.s32 %r148, %r455, 256;
setp.ge.u32	%p26, %r148, %r1;
@%p26 bra BB77_21;

st.shared.u32 [%rd33+4096], %r260;
st.shared.u64 [%rd33+4104], %rd341;

BB77_21:
add.s32 %r149, %r455, 512;
setp.ge.u32	%p27, %r149, %r1;
@%p27 bra BB77_23;

st.shared.u32 [%rd33+8192], %r261;
st.shared.u64 [%rd33+8200], %rd342;

BB77_23:
add.s32 %r150, %r455, 768;
setp.ge.u32	%p28, %r150, %r1;
@%p28 bra BB77_25;

st.shared.u32 [%rd33+12288], %r262;
st.shared.u64 [%rd33+12296], %rd343;

BB77_25:
add.s32 %r151, %r455, 1024;
setp.ge.u32	%p29, %r151, %r1;
@%p29 bra BB77_27;

st.shared.u32 [%rd33+16384], %r264;
st.shared.u64 [%rd33+16392], %rd344;

BB77_27:
add.s32 %r152, %r455, 1280;
setp.ge.u32	%p30, %r152, %r1;
@%p30 bra BB77_29;

st.shared.u32 [%rd33+20480], %r263;
st.shared.u64 [%rd33+20488], %rd325;

BB77_29:
add.s32 %r153, %r455, 1536;
setp.ge.u32	%p31, %r153, %r1;
@%p31 bra BB77_33;

st.shared.u32 [%rd33+24576], %r241;

BB77_32:
st.shared.u64 [%rd33+24584], %rd350;

BB77_33:
bar.sync 0;
mov.u32 %r154, 0;
st.local.u32 [%rd3], %r154;
st.local.u32 [%rd3+16], %r154;
st.local.u32 [%rd3+32], %r154;
st.local.u32 [%rd3+48], %r154;
st.local.u32 [%rd3+64], %r154;
st.local.u32 [%rd3+80], %r154;
st.local.u32 [%rd3+96], %r154;
mov.u64 %rd209, 0;
st.local.u64 [%rd3+8], %rd209;
st.local.u64 [%rd3+24], %rd209;
st.local.u64 [%rd3+40], %rd209;
st.local.u64 [%rd3+56], %rd209;
st.local.u64 [%rd3+72], %rd209;
st.local.u64 [%rd3+88], %rd209;
st.local.u64 [%rd3+104], %rd209;
mul.lo.s32 %r155, %r455, 7;
add.s32 %r156, %r155, 7;
setp.gt.u32	%p32, %r156, %r1;
mad.lo.s32 %r32, %r455, -7, %r1;
selp.b32	%r33, %r32, 7, %p32;
cvt.u64.u32	%rd35, %r155;
setp.eq.s32	%p33, %r33, 0;
mul.wide.u32 %rd210, %r155, 16;
add.s64 %rd36, %rd208, %rd210;
mov.u64 %rd537, %rd209;
@%p33 bra BB77_35;

ld.shared.u32 %r157, [%rd36];
st.local.u32 [%rd3], %r157;
ld.shared.u64 %rd37, [%rd36+8];
st.local.u64 [%rd3+8], %rd37;
mov.u64 %rd537, %rd37;

BB77_35:
mov.u64 %rd354, %rd537;
mov.u64 %rd526, %rd354;
setp.lt.u32	%p34, %r33, 2;
mov.u32 %r441, %r154;
mov.u64 %rd536, %rd209;
@%p34 bra BB77_37;

ld.shared.u32 %r34, [%rd36+16];
st.local.u32 [%rd3+16], %r34;
ld.shared.u64 %rd536, [%rd36+24];
st.local.u64 [%rd3+24], %rd536;
mov.u32 %r441, %r34;

BB77_37:
mov.u64 %rd527, %rd536;
mov.u32 %r273, %r441;
mov.u32 %r433, %r273;
setp.lt.u32	%p35, %r33, 3;
mov.u32 %r440, %r154;
mov.u64 %rd535, %rd209;
@%p35 bra BB77_39;

ld.shared.u32 %r440, [%rd36+32];
st.local.u32 [%rd3+32], %r440;
ld.shared.u64 %rd535, [%rd36+40];
st.local.u64 [%rd3+40], %rd535;

BB77_39:
mov.u64 %rd528, %rd535;
mov.u32 %r435, %r440;
setp.lt.u32	%p36, %r33, 4;
mov.u32 %r439, %r154;
mov.u64 %rd534, %rd209;
@%p36 bra BB77_41;

ld.shared.u32 %r439, [%rd36+48];
st.local.u32 [%rd3+48], %r439;
ld.shared.u64 %rd534, [%rd36+56];
st.local.u64 [%rd3+56], %rd534;

BB77_41:
mov.u64 %rd529, %rd534;
mov.u32 %r434, %r439;
mov.u32 %r446, 0;
mov.u64 %rd542, 0;
setp.lt.u32	%p37, %r33, 5;
@%p37 bra BB77_43;

ld.shared.u32 %r446, [%rd36+64];
st.local.u32 [%rd3+64], %r446;
ld.shared.u64 %rd542, [%rd36+72];
st.local.u64 [%rd3+72], %rd542;

BB77_43:
mov.u64 %rd540, %rd542;
mov.u32 %r444, %r446;
mov.u32 %r449, 0;
mov.u64 %rd545, 0;
setp.lt.u32	%p38, %r33, 6;
@%p38 bra BB77_45;

ld.shared.u32 %r449, [%rd36+80];
st.local.u32 [%rd3+80], %r449;
ld.shared.u64 %rd545, [%rd36+88];
st.local.u64 [%rd3+88], %rd545;

BB77_45:
mov.u64 %rd543, %rd545;
mov.u32 %r447, %r449;
mov.u32 %r451, 0;
mov.u64 %rd547, 0;
setp.lt.u32	%p39, %r33, 7;
@%p39 bra BB77_47;

ld.shared.u32 %r451, [%rd36+96];
st.local.u32 [%rd3+96], %r451;
ld.shared.u64 %rd547, [%rd36+104];
st.local.u64 [%rd3+104], %rd547;

BB77_47:
mov.u64 %rd546, %rd547;
mov.u32 %r450, %r451;
setp.gt.u32	%p40, %r33, 6;
@%p40 bra BB77_74;

ld.local.u32 %r164, [%rd3];
ld.local.u64 %rd218, [%rd3+8];
st.local.u64 [%rd2+8], %rd218;
st.local.u32 [%rd2], %r164;
@%p34 bra BB77_50;

ld.local.u32 %r165, [%rd2];
setp.gt.s32	%p42, %r165, %r433;
min.s32 %r166, %r433, %r165;
add.s64 %rd223, %rd3, 16;
selp.b64	%rd224, %rd223, %rd2, %p42;
st.local.u32 [%rd2], %r166;
ld.local.u64 %rd225, [%rd224+8];
st.local.u64 [%rd2+8], %rd225;

BB77_50:
@%p35 bra BB77_52;

ld.local.u32 %r167, [%rd2];
setp.gt.s32	%p44, %r167, %r435;
min.s32 %r168, %r435, %r167;
add.s64 %rd228, %rd3, 32;
selp.b64	%rd229, %rd228, %rd2, %p44;
st.local.u32 [%rd2], %r168;
ld.local.u64 %rd230, [%rd229+8];
st.local.u64 [%rd2+8], %rd230;

BB77_52:
@%p36 bra BB77_54;

ld.local.u32 %r169, [%rd2];
setp.gt.s32	%p46, %r169, %r434;
min.s32 %r170, %r434, %r169;
add.s64 %rd233, %rd3, 48;
selp.b64	%rd234, %rd233, %rd2, %p46;
st.local.u32 [%rd2], %r170;
ld.local.u64 %rd235, [%rd234+8];
st.local.u64 [%rd2+8], %rd235;

BB77_54:
@%p37 bra BB77_56;

ld.local.u32 %r171, [%rd2];
setp.gt.s32	%p48, %r171, %r444;
min.s32 %r172, %r444, %r171;
add.s64 %rd238, %rd3, 64;
selp.b64	%rd239, %rd238, %rd2, %p48;
st.local.u32 [%rd2], %r172;
ld.local.u64 %rd240, [%rd239+8];
st.local.u64 [%rd2+8], %rd240;

BB77_56:
@%p38 bra BB77_58;

ld.local.u32 %r173, [%rd2];
setp.gt.s32	%p50, %r173, %r447;
min.s32 %r174, %r447, %r173;
add.s64 %rd243, %rd3, 80;
selp.b64	%rd244, %rd243, %rd2, %p50;
st.local.u32 [%rd2], %r174;
ld.local.u64 %rd245, [%rd244+8];
st.local.u64 [%rd2+8], %rd245;

BB77_58:
@%p39 bra BB77_60;

ld.local.u32 %r175, [%rd2];
setp.gt.s32	%p52, %r175, %r450;
min.s32 %r176, %r450, %r175;
add.s64 %rd248, %rd3, 96;
selp.b64	%rd249, %rd248, %rd2, %p52;
st.local.u32 [%rd2], %r176;
ld.local.u64 %rd250, [%rd249+8];
st.local.u64 [%rd2+8], %rd250;

BB77_60:
setp.ne.s32	%p53, %r33, 0;
mov.u64 %rd533, %rd526;
@%p53 bra BB77_62;

ld.local.u32 %r177, [%rd2];
st.local.u32 [%rd3], %r177;
ld.local.u64 %rd533, [%rd2+8];
st.local.u64 [%rd3+8], %rd533;

BB77_62:
mov.u64 %rd526, %rd533;
setp.gt.u32	%p54, %r33, 1;
mov.u32 %r438, %r433;
mov.u64 %rd532, %rd527;
@%p54 bra BB77_64;

ld.local.u32 %r438, [%rd2];
st.local.u32 [%rd3+16], %r438;
ld.local.u64 %rd532, [%rd2+8];
st.local.u64 [%rd3+24], %rd532;

BB77_64:
mov.u64 %rd527, %rd532;
mov.u32 %r433, %r438;
setp.gt.u32	%p55, %r33, 2;
mov.u32 %r437, %r435;
mov.u64 %rd531, %rd528;
@%p55 bra BB77_66;

ld.local.u32 %r437, [%rd2];
st.local.u32 [%rd3+32], %r437;
ld.local.u64 %rd531, [%rd2+8];
st.local.u64 [%rd3+40], %rd531;

BB77_66:
mov.u64 %rd528, %rd531;
mov.u32 %r435, %r437;
setp.gt.u32	%p56, %r33, 3;
mov.u32 %r436, %r434;
mov.u64 %rd530, %rd529;
@%p56 bra BB77_68;

ld.local.u32 %r436, [%rd2];
st.local.u32 [%rd3+48], %r436;
ld.local.u64 %rd530, [%rd2+8];
st.local.u64 [%rd3+56], %rd530;

BB77_68:
mov.u64 %rd529, %rd530;
mov.u32 %r434, %r436;
setp.gt.u32	%p57, %r33, 4;
mov.u32 %r445, %r444;
mov.u64 %rd541, %rd540;
@%p57 bra BB77_70;

ld.local.u32 %r445, [%rd2];
st.local.u32 [%rd3+64], %r445;
ld.local.u64 %rd541, [%rd2+8];
st.local.u64 [%rd3+72], %rd541;

BB77_70:
mov.u64 %rd540, %rd541;
mov.u32 %r444, %r445;
setp.gt.u32	%p58, %r33, 5;
mov.u32 %r448, %r447;
mov.u64 %rd544, %rd543;
@%p58 bra BB77_72;

ld.local.u32 %r448, [%rd2];
st.local.u32 [%rd3+80], %r448;
ld.local.u64 %rd544, [%rd2+8];
st.local.u64 [%rd3+88], %rd544;

BB77_72:
mov.u64 %rd543, %rd544;
mov.u32 %r447, %r448;
@%p40 bra BB77_74;

ld.local.u32 %r450, [%rd2];
st.local.u32 [%rd3+96], %r450;
ld.local.u64 %rd546, [%rd2+8];
st.local.u64 [%rd3+104], %rd546;

BB77_74:
mov.u64 %rd481, %rd526;
mov.u64 %rd482, %rd527;
mov.u64 %rd483, %rd528;
mov.u64 %rd484, %rd529;
mov.u64 %rd485, %rd540;
mov.u64 %rd486, %rd543;
mov.u64 %rd487, %rd546;
mov.u32 %r390, %r433;
mov.u32 %r392, %r434;
mov.u32 %r391, %r435;
mov.u32 %r394, %r447;
mov.u32 %r393, %r444;
mov.u32 %r395, %r450;
cvt.u32.u64	%r178, %rd35;
setp.ge.u32	%p60, %r178, %r1;
@%p60 bra BB77_117;

ld.local.u32 %r63, [%rd3];
setp.le.s32	%p61, %r390, %r63;
mov.u32 %r431, %r390;
mov.u32 %r432, %r63;
mov.u64 %rd524, %rd482;
mov.u64 %rd525, %rd481;
@%p61 bra BB77_77;

st.local.u32 [%rd3], %r390;
st.local.u32 [%rd3+16], %r63;
st.local.u64 [%rd3+8], %rd482;
st.local.u64 [%rd3+24], %rd481;
mov.u32 %r312, %r390;
mov.u32 %r431, %r63;
mov.u32 %r432, %r312;
mov.u64 %rd525, %rd482;
mov.u64 %rd524, %rd481;

BB77_77:
mov.u64 %rd520, %rd524;
mov.u64 %rd515, %rd525;
mov.u32 %r427, %r431;
mov.u32 %r422, %r432;
setp.le.s32	%p62, %r392, %r391;
mov.u32 %r429, %r391;
mov.u32 %r430, %r392;
mov.u64 %rd523, %rd484;
mov.u64 %rd522, %rd483;
@%p62 bra BB77_79;

st.local.u32 [%rd3+32], %r392;
st.local.u32 [%rd3+48], %r391;
st.local.u64 [%rd3+40], %rd484;
st.local.u64 [%rd3+56], %rd483;
mov.u32 %r430, %r391;
mov.u32 %r429, %r392;
mov.u64 %rd522, %rd484;
mov.u64 %rd523, %rd483;

BB77_79:
mov.u64 %rd74, %rd522;
mov.u64 %rd518, %rd523;
mov.u32 %r67, %r429;
mov.u32 %r425, %r430;
setp.le.s32	%p63, %r394, %r393;
mov.u32 %r442, %r393;
mov.u32 %r443, %r394;
mov.u64 %rd539, %rd486;
mov.u64 %rd538, %rd485;
@%p63 bra BB77_81;

st.local.u32 [%rd3+64], %r394;
st.local.u32 [%rd3+80], %r393;
st.local.u64 [%rd3+72], %rd486;
st.local.u64 [%rd3+88], %rd485;
mov.u32 %r443, %r393;
mov.u32 %r442, %r394;
mov.u64 %rd538, %rd486;
mov.u64 %rd539, %rd485;

BB77_81:
mov.u64 %rd76, %rd538;
mov.u64 %rd75, %rd539;
mov.u32 %r69, %r442;
mov.u32 %r68, %r443;
setp.le.s32	%p64, %r67, %r427;
mov.u32 %r428, %r67;
mov.u64 %rd521, %rd74;
@%p64 bra BB77_83;

st.local.u32 [%rd3+16], %r67;
st.local.u32 [%rd3+32], %r427;
st.local.u64 [%rd3+24], %rd74;
st.local.u64 [%rd3+40], %rd520;
mov.u32 %r317, %r427;
mov.u32 %r427, %r67;
mov.u32 %r428, %r317;
mov.u64 %rd404, %rd520;
mov.u64 %rd520, %rd74;
mov.u64 %rd521, %rd404;

BB77_83:
mov.u64 %rd78, %rd520;
mov.u64 %rd512, %rd521;
mov.u32 %r71, %r427;
mov.u32 %r419, %r428;
setp.le.s32	%p65, %r69, %r425;
mov.u32 %r426, %r69;
mov.u64 %rd519, %rd76;
@%p65 bra BB77_85;

st.local.u32 [%rd3+48], %r69;
st.local.u32 [%rd3+64], %r425;
st.local.u64 [%rd3+56], %rd76;
st.local.u64 [%rd3+72], %rd518;
mov.u32 %r319, %r425;
mov.u32 %r425, %r69;
mov.u32 %r426, %r319;
mov.u64 %rd406, %rd518;
mov.u64 %rd518, %rd76;
mov.u64 %rd519, %rd406;

BB77_85:
mov.u64 %rd80, %rd518;
mov.u64 %rd510, %rd519;
mov.u32 %r73, %r425;
mov.u32 %r417, %r426;
setp.le.s32	%p66, %r395, %r68;
mov.u32 %r424, %r395;
mov.u32 %r423, %r68;
mov.u64 %rd517, %rd487;
mov.u64 %rd516, %rd75;
@%p66 bra BB77_87;

st.local.u32 [%rd3+80], %r395;
st.local.u32 [%rd3+96], %r68;
st.local.u64 [%rd3+88], %rd487;
st.local.u64 [%rd3+104], %rd75;
mov.u32 %r297, %r395;
mov.u32 %r424, %r68;
mov.u32 %r423, %r297;
mov.u64 %rd382, %rd487;
mov.u64 %rd517, %rd75;
mov.u64 %rd516, %rd382;

BB77_87:
mov.u64 %rd82, %rd516;
mov.u64 %rd505, %rd517;
mov.u32 %r75, %r423;
mov.u32 %r412, %r424;
setp.le.s32	%p67, %r71, %r422;
mov.u32 %r421, %r71;
mov.u64 %rd514, %rd78;
@%p67 bra BB77_89;

st.local.u32 [%rd3], %r71;
st.local.u32 [%rd3+16], %r422;
st.local.u64 [%rd3+8], %rd78;
st.local.u64 [%rd3+24], %rd515;
mov.u32 %r315, %r422;
mov.u32 %r422, %r71;
mov.u32 %r421, %r315;
mov.u64 %rd402, %rd515;
mov.u64 %rd515, %rd78;
mov.u64 %rd514, %rd402;

BB77_89:
mov.u64 %rd508, %rd514;
mov.u64 %rd503, %rd515;
mov.u32 %r415, %r421;
mov.u32 %r410, %r422;
setp.le.s32	%p68, %r73, %r419;
mov.u32 %r420, %r73;
mov.u64 %rd513, %rd80;
@%p68 bra BB77_91;

st.local.u32 [%rd3+32], %r73;
st.local.u32 [%rd3+48], %r419;
st.local.u64 [%rd3+40], %rd80;
st.local.u64 [%rd3+56], %rd512;
mov.u32 %r327, %r419;
mov.u32 %r419, %r73;
mov.u32 %r420, %r327;
mov.u64 %rd414, %rd512;
mov.u64 %rd512, %rd80;
mov.u64 %rd513, %rd414;

BB77_91:
mov.u64 %rd86, %rd512;
mov.u64 %rd506, %rd513;
mov.u32 %r79, %r419;
mov.u32 %r413, %r420;
setp.le.s32	%p69, %r75, %r417;
mov.u32 %r418, %r75;
mov.u64 %rd511, %rd82;
@%p69 bra BB77_93;

st.local.u32 [%rd3+64], %r75;
st.local.u32 [%rd3+80], %r417;
st.local.u64 [%rd3+72], %rd82;
st.local.u64 [%rd3+88], %rd510;
mov.u32 %r331, %r417;
mov.u32 %r417, %r75;
mov.u32 %r418, %r331;
mov.u64 %rd418, %rd510;
mov.u64 %rd510, %rd82;
mov.u64 %rd511, %rd418;

BB77_93:
mov.u64 %rd88, %rd510;
mov.u64 %rd87, %rd511;
mov.u32 %r81, %r417;
mov.u32 %r80, %r418;
setp.le.s32	%p70, %r79, %r415;
mov.u32 %r416, %r79;
mov.u64 %rd509, %rd86;
@%p70 bra BB77_95;

st.local.u32 [%rd3+16], %r79;
st.local.u32 [%rd3+32], %r415;
st.local.u64 [%rd3+24], %rd86;
st.local.u64 [%rd3+40], %rd508;
mov.u32 %r341, %r415;
mov.u32 %r415, %r79;
mov.u32 %r416, %r341;
mov.u64 %rd428, %rd508;
mov.u64 %rd508, %rd86;
mov.u64 %rd509, %rd428;

BB77_95:
mov.u64 %rd90, %rd508;
mov.u64 %rd500, %rd509;
mov.u32 %r83, %r415;
mov.u32 %r407, %r416;
setp.le.s32	%p71, %r81, %r413;
mov.u32 %r414, %r81;
mov.u64 %rd507, %rd88;
@%p71 bra BB77_97;

st.local.u32 [%rd3+48], %r81;
st.local.u32 [%rd3+64], %r413;
st.local.u64 [%rd3+56], %rd88;
st.local.u64 [%rd3+72], %rd506;
mov.u32 %r343, %r413;
mov.u32 %r413, %r81;
mov.u32 %r414, %r343;
mov.u64 %rd430, %rd506;
mov.u64 %rd506, %rd88;
mov.u64 %rd507, %rd430;

BB77_97:
mov.u64 %rd92, %rd506;
mov.u64 %rd498, %rd507;
mov.u32 %r85, %r413;
mov.u32 %r405, %r414;
setp.le.s32	%p72, %r412, %r80;
mov.u32 %r411, %r80;
mov.u64 %rd504, %rd87;
@%p72 bra BB77_99;

st.local.u32 [%rd3+80], %r412;
st.local.u32 [%rd3+96], %r80;
st.local.u64 [%rd3+88], %rd505;
st.local.u64 [%rd3+104], %rd87;
mov.u32 %r335, %r412;
mov.u32 %r412, %r80;
mov.u32 %r411, %r335;
mov.u64 %rd422, %rd505;
mov.u64 %rd505, %rd87;
mov.u64 %rd504, %rd422;

BB77_99:
mov.u64 %rd94, %rd504;
mov.u64 %rd493, %rd505;
mov.u32 %r87, %r411;
mov.u32 %r400, %r412;
setp.le.s32	%p73, %r83, %r410;
mov.u32 %r409, %r83;
mov.u64 %rd502, %rd90;
@%p73 bra BB77_101;

st.local.u32 [%rd3], %r83;
st.local.u32 [%rd3+16], %r410;
st.local.u64 [%rd3+8], %rd90;
st.local.u64 [%rd3+24], %rd503;
mov.u32 %r339, %r410;
mov.u32 %r410, %r83;
mov.u32 %r409, %r339;
mov.u64 %rd426, %rd503;
mov.u64 %rd503, %rd90;
mov.u64 %rd502, %rd426;

BB77_101:
mov.u64 %rd496, %rd502;
mov.u64 %rd490, %rd503;
mov.u32 %r403, %r409;
mov.u32 %r88, %r410;
setp.le.s32	%p74, %r85, %r407;
mov.u32 %r408, %r85;
mov.u64 %rd501, %rd92;
@%p74 bra BB77_103;

st.local.u32 [%rd3+32], %r85;
st.local.u32 [%rd3+48], %r407;
st.local.u64 [%rd3+40], %rd92;
st.local.u64 [%rd3+56], %rd500;
mov.u32 %r351, %r407;
mov.u32 %r407, %r85;
mov.u32 %r408, %r351;
mov.u64 %rd438, %rd500;
mov.u64 %rd500, %rd92;
mov.u64 %rd501, %rd438;

BB77_103:
mov.u64 %rd98, %rd500;
mov.u64 %rd494, %rd501;
mov.u32 %r91, %r407;
mov.u32 %r401, %r408;
setp.le.s32	%p75, %r87, %r405;
mov.u32 %r406, %r87;
mov.u64 %rd499, %rd94;
@%p75 bra BB77_105;

st.local.u32 [%rd3+64], %r87;
st.local.u32 [%rd3+80], %r405;
st.local.u64 [%rd3+72], %rd94;
st.local.u64 [%rd3+88], %rd498;
mov.u32 %r355, %r405;
mov.u32 %r405, %r87;
mov.u32 %r406, %r355;
mov.u64 %rd442, %rd498;
mov.u64 %rd498, %rd94;
mov.u64 %rd499, %rd442;

BB77_105:
mov.u64 %rd100, %rd498;
mov.u64 %rd99, %rd499;
mov.u32 %r93, %r405;
mov.u32 %r92, %r406;
setp.le.s32	%p76, %r91, %r403;
mov.u32 %r404, %r91;
mov.u64 %rd497, %rd98;
@%p76 bra BB77_107;

st.local.u32 [%rd3+16], %r91;
st.local.u32 [%rd3+32], %r403;
st.local.u64 [%rd3+24], %rd98;
st.local.u64 [%rd3+40], %rd496;
mov.u32 %r364, %r403;
mov.u32 %r403, %r91;
mov.u32 %r404, %r364;
mov.u64 %rd452, %rd496;
mov.u64 %rd496, %rd98;
mov.u64 %rd497, %rd452;

BB77_107:
mov.u64 %rd102, %rd496;
mov.u64 %rd488, %rd497;
mov.u32 %r95, %r403;
mov.u32 %r396, %r404;
setp.le.s32	%p77, %r93, %r401;
mov.u32 %r402, %r93;
mov.u64 %rd495, %rd100;
@%p77 bra BB77_109;

st.local.u32 [%rd3+48], %r93;
st.local.u32 [%rd3+64], %r401;
st.local.u64 [%rd3+56], %rd100;
st.local.u64 [%rd3+72], %rd494;
mov.u32 %r366, %r401;
mov.u32 %r401, %r93;
mov.u32 %r402, %r366;
mov.u64 %rd454, %rd494;
mov.u64 %rd494, %rd100;
mov.u64 %rd495, %rd454;

BB77_109:
mov.u64 %rd104, %rd494;
mov.u64 %rd485, %rd495;
mov.u32 %r97, %r401;
mov.u32 %r393, %r402;
setp.le.s32	%p78, %r400, %r92;
mov.u32 %r399, %r92;
mov.u64 %rd492, %rd99;
@%p78 bra BB77_111;

st.local.u32 [%rd3+80], %r400;
st.local.u32 [%rd3+96], %r92;
st.local.u64 [%rd3+88], %rd493;
st.local.u64 [%rd3+104], %rd99;
mov.u32 %r359, %r400;
mov.u32 %r400, %r92;
mov.u32 %r399, %r359;
mov.u64 %rd446, %rd493;
mov.u64 %rd493, %rd99;
mov.u64 %rd492, %rd446;

BB77_111:
mov.u64 %rd106, %rd492;
mov.u64 %rd487, %rd493;
mov.u32 %r99, %r399;
mov.u32 %r395, %r400;
setp.le.s32	%p79, %r95, %r88;
mov.u32 %r398, %r95;
mov.u64 %rd491, %rd102;
@%p79 bra BB77_113;

st.local.u32 [%rd3], %r95;
st.local.u32 [%rd3+16], %r88;
st.local.u64 [%rd3+8], %rd102;
st.local.u64 [%rd3+24], %rd490;
mov.u32 %r398, %r88;
mov.u64 %rd450, %rd490;
mov.u64 %rd490, %rd102;
mov.u64 %rd491, %rd450;

BB77_113:
mov.u64 %rd481, %rd490;
mov.u64 %rd482, %rd491;
mov.u32 %r390, %r398;
setp.le.s32	%p80, %r97, %r396;
mov.u32 %r397, %r97;
mov.u64 %rd489, %rd104;
@%p80 bra BB77_115;

st.local.u32 [%rd3+32], %r97;
st.local.u32 [%rd3+48], %r396;
st.local.u64 [%rd3+40], %rd104;
st.local.u64 [%rd3+56], %rd488;
mov.u32 %r374, %r396;
mov.u32 %r396, %r97;
mov.u32 %r397, %r374;
mov.u64 %rd462, %rd488;
mov.u64 %rd488, %rd104;
mov.u64 %rd489, %rd462;

BB77_115:
mov.u64 %rd483, %rd488;
mov.u64 %rd484, %rd489;
mov.u32 %r391, %r396;
mov.u32 %r392, %r397;
setp.le.s32	%p81, %r99, %r393;
mov.u32 %r394, %r99;
mov.u64 %rd486, %rd106;
@%p81 bra BB77_117;

st.local.u32 [%rd3+64], %r99;
st.local.u32 [%rd3+80], %r393;
st.local.u64 [%rd3+72], %rd106;
st.local.u64 [%rd3+88], %rd485;
mov.u32 %r377, %r393;
mov.u32 %r393, %r99;
mov.u32 %r394, %r377;
mov.u64 %rd466, %rd485;
mov.u64 %rd485, %rd106;
mov.u64 %rd486, %rd466;

BB77_117:
@%p33 bra BB77_119;

ld.local.u32 %r179, [%rd3];
st.shared.u32 [%rd36], %r179;
st.shared.u64 [%rd36+8], %rd481;

BB77_119:
@%p34 bra BB77_121;

st.shared.u32 [%rd36+16], %r390;
st.shared.u64 [%rd36+24], %rd482;

BB77_121:
@%p35 bra BB77_123;

st.shared.u32 [%rd36+32], %r391;
st.shared.u64 [%rd36+40], %rd483;

BB77_123:
@%p36 bra BB77_125;

st.shared.u32 [%rd36+48], %r392;
st.shared.u64 [%rd36+56], %rd484;

BB77_125:
@%p37 bra BB77_127;

st.shared.u32 [%rd36+64], %r393;
st.shared.u64 [%rd36+72], %rd485;

BB77_127:
@%p38 bra BB77_129;

st.shared.u32 [%rd36+80], %r394;
st.shared.u64 [%rd36+88], %rd486;

BB77_129:
@%p39 bra BB77_131;

st.shared.u32 [%rd36+96], %r395;
st.shared.u64 [%rd36+104], %rd487;

BB77_131:
ld.param.u64 %rd319, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_23stable_sort_each_detail29stable_sort_each_copy_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEENS_12zip_iteratorINS_5tupleINS_10device_ptrIiEENSB_IlEENS_9null_typeESE_SE_SE_SE_SE_SE_SE_EEEElNS_6detail15normal_iteratorINS_7pointerINSA_IilSE_SE_SE_SE_SE_SE_SE_SE_EENSH_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESP_EEEENSH_13compare_firstI10ThrustGTOpIiEEEEEEEvT__param_0+24];
cvta.to.global.u64 %rd118, %rd319;
bar.sync 0;
mad.lo.s32 %r236, %r455, -7, %r1;
mov.u32 %r181, 7;
min.u32 %r109, %r236, %r181;
mov.u32 %r452, 2;

BB77_132:
neg.s32 %r182, %r452;
and.b32 %r183, %r455, %r182;
add.s32 %r184, %r452, -1;
and.b32 %r185, %r184, %r455;
mul.lo.s32 %r186, %r185, 7;
min.u32 %r111, %r186, %r1;
mul.lo.s32 %r187, %r183, 7;
shr.u32 %r188, %r452, 1;
mul.lo.s32 %r189, %r188, 7;
min.u32 %r190, %r187, %r1;
add.s32 %r191, %r190, %r189;
min.u32 %r192, %r191, %r1;
add.s32 %r193, %r192, %r189;
min.u32 %r112, %r193, %r1;
sub.s32 %r194, %r192, %r190;
sub.s32 %r195, %r112, %r192;
cvt.u64.u32	%rd119, %r190;
cvt.u64.u32	%rd120, %r192;
setp.lt.u32	%p89, %r111, %r195;
sub.s32 %r196, %r111, %r195;
selp.b32	%r454, 0, %r196, %p89;
min.u32 %r453, %r194, %r111;
setp.ge.u32	%p90, %r454, %r453;
@%p90 bra BB77_135;

add.s32 %r115, %r111, -1;

BB77_134:
add.s32 %r197, %r453, %r454;
shr.u32 %r198, %r197, 1;
sub.s32 %r199, %r115, %r198;
cvt.u64.u32	%rd265, %r199;
add.s64 %rd266, %rd265, %rd120;
cvt.u64.u32	%rd267, %r198;
add.s64 %rd268, %rd267, %rd119;
shl.b64 %rd269, %rd266, 4;
add.s64 %rd271, %rd208, %rd269;
shl.b64 %rd272, %rd268, 4;
add.s64 %rd273, %rd208, %rd272;
ld.shared.u32 %r200, [%rd273];
ld.shared.u32 %r201, [%rd271];
setp.gt.s32	%p91, %r201, %r200;
add.s32 %r202, %r198, 1;
selp.b32	%r454, %r454, %r202, %p91;
selp.b32	%r453, %r198, %r453, %p91;
setp.lt.u32	%p92, %r454, %r453;
@%p92 bra BB77_134;

BB77_135:
cvt.u64.u32	%rd274, %r454;
add.s64 %rd121, %rd274, %rd119;
shl.b64 %rd275, %rd121, 4;
add.s64 %rd122, %rd208, %rd275;
shl.b64 %rd277, %rd120, 4;
add.s64 %rd123, %rd208, %rd277;
cvt.u64.u32	%rd278, %r111;
add.s64 %rd279, %rd120, %rd278;
sub.s64 %rd124, %rd279, %rd274;
shl.b64 %rd280, %rd124, 4;
add.s64 %rd125, %rd208, %rd280;
mul.wide.u32 %rd281, %r112, 16;
add.s64 %rd126, %rd208, %rd281;
ld.shared.u32 %r203, [%rd122];
ld.shared.u64 %rd282, [%rd122+8];
st.local.u64 [%rd1+8], %rd282;
st.local.u32 [%rd1], %r203;
ld.shared.u32 %r204, [%rd125];
ld.shared.u64 %rd283, [%rd125+8];
st.local.u64 [%rd2+8], %rd283;
st.local.u32 [%rd2], %r204;
mov.pred %p130, -1;
setp.ge.u64	%p94, %rd125, %rd126;
@%p94 bra BB77_138;

mov.pred %p130, 0;
setp.ge.u64	%p96, %rd122, %rd123;
@%p96 bra BB77_138;

ld.local.u32 %r205, [%rd1];
ld.local.u32 %r206, [%rd2];
setp.le.s32	%p130, %r206, %r205;

BB77_138:
selp.b64	%rd284, %rd1, %rd2, %p130;
ld.local.u32 %r121, [%rd284];
ld.local.u64 %rd127, [%rd284+8];
@%p130 bra BB77_140;
bra.uni BB77_139;

BB77_140:
mov.u64 %rd569, %rd125;
add.s64 %rd291, %rd275, %rd208;
add.s64 %rd132, %rd291, 16;
mov.u64 %rd591, %rd132;
ld.shared.u32 %r208, [%rd122+16];
st.local.u32 [%rd1], %r208;
ld.shared.u64 %rd292, [%rd122+24];
st.local.u64 [%rd1+8], %rd292;
mov.u64 %rd558, %rd125;
mov.u64 %rd580, %rd132;
bra.uni BB77_141;

BB77_139:
mov.u64 %rd591, %rd122;
add.s64 %rd287, %rd280, %rd208;
add.s64 %rd129, %rd287, 16;
mov.u64 %rd569, %rd129;
ld.shared.u32 %r207, [%rd125+16];
st.local.u32 [%rd2], %r207;
ld.shared.u64 %rd288, [%rd125+24];
st.local.u64 [%rd2+8], %rd288;
mov.u64 %rd558, %rd129;
mov.u64 %rd580, %rd122;

BB77_141:
mov.u64 %rd137, %rd591;
mov.u64 %rd579, %rd580;
mov.u64 %rd135, %rd569;
mov.u64 %rd557, %rd558;
mov.pred %p131, -1;
setp.ge.u64	%p98, %rd557, %rd126;
@%p98 bra BB77_144;

mov.pred %p131, 0;
setp.ge.u64	%p100, %rd579, %rd123;
@%p100 bra BB77_144;

ld.local.u32 %r209, [%rd1];
ld.local.u32 %r210, [%rd2];
setp.le.s32	%p131, %r210, %r209;

BB77_144:
selp.b64	%rd293, %rd1, %rd2, %p131;
ld.local.u32 %r122, [%rd293];
ld.local.u64 %rd138, [%rd293+8];
@%p131 bra BB77_146;
bra.uni BB77_145;

BB77_146:
add.s64 %rd579, %rd579, 16;
add.s64 %rd142, %rd137, 16;
ld.shared.u32 %r212, [%rd137+16];
st.local.u32 [%rd1], %r212;
ld.shared.u64 %rd295, [%rd137+24];
st.local.u64 [%rd1+8], %rd295;
mov.u64 %rd568, %rd135;
mov.u64 %rd590, %rd142;
bra.uni BB77_147;

BB77_145:
add.s64 %rd557, %rd557, 16;
add.s64 %rd140, %rd135, 16;
ld.shared.u32 %r211, [%rd135+16];
st.local.u32 [%rd2], %r211;
ld.shared.u64 %rd294, [%rd135+24];
st.local.u64 [%rd2+8], %rd294;
mov.u64 %rd568, %rd140;
mov.u64 %rd590, %rd137;

BB77_147:
mov.u64 %rd146, %rd590;
mov.u64 %rd578, %rd579;
mov.u64 %rd144, %rd568;
mov.u64 %rd556, %rd557;
mov.pred %p132, -1;
setp.ge.u64	%p102, %rd556, %rd126;
@%p102 bra BB77_150;

mov.pred %p132, 0;
setp.ge.u64	%p104, %rd578, %rd123;
@%p104 bra BB77_150;

ld.local.u32 %r213, [%rd1];
ld.local.u32 %r214, [%rd2];
setp.le.s32	%p132, %r214, %r213;

BB77_150:
selp.b64	%rd296, %rd1, %rd2, %p132;
ld.local.u32 %r123, [%rd296];
ld.local.u64 %rd147, [%rd296+8];
@%p132 bra BB77_152;
bra.uni BB77_151;

BB77_152:
add.s64 %rd578, %rd578, 16;
add.s64 %rd151, %rd146, 16;
ld.shared.u32 %r216, [%rd146+16];
st.local.u32 [%rd1], %r216;
ld.shared.u64 %rd298, [%rd146+24];
st.local.u64 [%rd1+8], %rd298;
mov.u64 %rd567, %rd144;
mov.u64 %rd589, %rd151;
bra.uni BB77_153;

BB77_151:
add.s64 %rd556, %rd556, 16;
add.s64 %rd149, %rd144, 16;
ld.shared.u32 %r215, [%rd144+16];
st.local.u32 [%rd2], %r215;
ld.shared.u64 %rd297, [%rd144+24];
st.local.u64 [%rd2+8], %rd297;
mov.u64 %rd567, %rd149;
mov.u64 %rd589, %rd146;

BB77_153:
mov.u64 %rd155, %rd589;
mov.u64 %rd577, %rd578;
mov.u64 %rd153, %rd567;
mov.u64 %rd555, %rd556;
mov.pred %p133, -1;
setp.ge.u64	%p106, %rd555, %rd126;
@%p106 bra BB77_156;

mov.pred %p133, 0;
setp.ge.u64	%p108, %rd577, %rd123;
@%p108 bra BB77_156;

ld.local.u32 %r217, [%rd1];
ld.local.u32 %r218, [%rd2];
setp.le.s32	%p133, %r218, %r217;

BB77_156:
selp.b64	%rd299, %rd1, %rd2, %p133;
ld.local.u32 %r124, [%rd299];
ld.local.u64 %rd156, [%rd299+8];
@%p133 bra BB77_158;
bra.uni BB77_157;

BB77_158:
add.s64 %rd577, %rd577, 16;
add.s64 %rd160, %rd155, 16;
ld.shared.u32 %r220, [%rd155+16];
st.local.u32 [%rd1], %r220;
ld.shared.u64 %rd301, [%rd155+24];
st.local.u64 [%rd1+8], %rd301;
mov.u64 %rd566, %rd153;
mov.u64 %rd588, %rd160;
bra.uni BB77_159;

BB77_157:
add.s64 %rd555, %rd555, 16;
add.s64 %rd158, %rd153, 16;
ld.shared.u32 %r219, [%rd153+16];
st.local.u32 [%rd2], %r219;
ld.shared.u64 %rd300, [%rd153+24];
st.local.u64 [%rd2+8], %rd300;
mov.u64 %rd566, %rd158;
mov.u64 %rd588, %rd155;

BB77_159:
mov.u64 %rd164, %rd588;
mov.u64 %rd576, %rd577;
mov.u64 %rd162, %rd566;
mov.u64 %rd554, %rd555;
mov.pred %p134, -1;
setp.ge.u64	%p110, %rd554, %rd126;
@%p110 bra BB77_162;

mov.pred %p134, 0;
setp.ge.u64	%p112, %rd576, %rd123;
@%p112 bra BB77_162;

ld.local.u32 %r221, [%rd1];
ld.local.u32 %r222, [%rd2];
setp.le.s32	%p134, %r222, %r221;

BB77_162:
selp.b64	%rd302, %rd1, %rd2, %p134;
ld.local.u32 %r125, [%rd302];
ld.local.u64 %rd165, [%rd302+8];
@%p134 bra BB77_164;
bra.uni BB77_163;

BB77_164:
add.s64 %rd576, %rd576, 16;
add.s64 %rd169, %rd164, 16;
ld.shared.u32 %r224, [%rd164+16];
st.local.u32 [%rd1], %r224;
ld.shared.u64 %rd304, [%rd164+24];
st.local.u64 [%rd1+8], %rd304;
mov.u64 %rd565, %rd162;
mov.u64 %rd587, %rd169;
bra.uni BB77_165;

BB77_163:
add.s64 %rd554, %rd554, 16;
add.s64 %rd167, %rd162, 16;
ld.shared.u32 %r223, [%rd162+16];
st.local.u32 [%rd2], %r223;
ld.shared.u64 %rd303, [%rd162+24];
st.local.u64 [%rd2+8], %rd303;
mov.u64 %rd565, %rd167;
mov.u64 %rd587, %rd164;

BB77_165:
mov.u64 %rd173, %rd587;
mov.u64 %rd575, %rd576;
mov.u64 %rd171, %rd565;
mov.u64 %rd553, %rd554;
mov.pred %p135, -1;
setp.ge.u64	%p114, %rd553, %rd126;
@%p114 bra BB77_168;

mov.pred %p135, 0;
setp.ge.u64	%p116, %rd575, %rd123;
@%p116 bra BB77_168;

ld.local.u32 %r225, [%rd1];
ld.local.u32 %r226, [%rd2];
setp.le.s32	%p135, %r226, %r225;

BB77_168:
selp.b64	%rd305, %rd1, %rd2, %p135;
ld.local.u32 %r126, [%rd305];
ld.local.u64 %rd174, [%rd305+8];
@%p135 bra BB77_170;
bra.uni BB77_169;

BB77_170:
add.s64 %rd575, %rd575, 16;
add.s64 %rd178, %rd173, 16;
ld.shared.u32 %r228, [%rd173+16];
st.local.u32 [%rd1], %r228;
ld.shared.u64 %rd307, [%rd173+24];
st.local.u64 [%rd1+8], %rd307;
mov.u64 %rd564, %rd171;
mov.u64 %rd586, %rd178;
bra.uni BB77_171;

BB77_169:
add.s64 %rd553, %rd553, 16;
add.s64 %rd176, %rd171, 16;
ld.shared.u32 %r227, [%rd171+16];
st.local.u32 [%rd2], %r227;
ld.shared.u64 %rd306, [%rd171+24];
st.local.u64 [%rd2+8], %rd306;
mov.u64 %rd564, %rd176;
mov.u64 %rd586, %rd173;

BB77_171:
mov.pred %p136, -1;
setp.ge.u64	%p118, %rd553, %rd126;
@%p118 bra BB77_174;

mov.pred %p136, 0;
setp.ge.u64	%p120, %rd575, %rd123;
@%p120 bra BB77_174;

ld.local.u32 %r229, [%rd1];
ld.local.u32 %r230, [%rd2];
setp.le.s32	%p136, %r230, %r229;

BB77_174:
selp.b64	%rd308, %rd1, %rd2, %p136;
ld.local.u32 %r127, [%rd308];
ld.local.u64 %rd183, [%rd308+8];
@%p136 bra BB77_176;
bra.uni BB77_175;

BB77_176:
ld.shared.u32 %r232, [%rd586+16];
st.local.u32 [%rd1], %r232;
ld.shared.u64 %rd310, [%rd586+24];
st.local.u64 [%rd1+8], %rd310;
bra.uni BB77_177;

BB77_175:
ld.shared.u32 %r231, [%rd564+16];
st.local.u32 [%rd2], %r231;
ld.shared.u64 %rd309, [%rd564+24];
st.local.u64 [%rd2+8], %rd309;

BB77_177:
setp.eq.s32	%p15, %r109, 0;
bar.sync 0;
@%p15 bra BB77_179;

st.shared.u32 [%rd36], %r121;
st.shared.u64 [%rd36+8], %rd127;

BB77_179:
setp.lt.u32	%p121, %r109, 2;
@%p121 bra BB77_181;

st.shared.u32 [%rd36+16], %r122;
st.shared.u64 [%rd36+24], %rd138;

BB77_181:
setp.lt.u32	%p122, %r109, 3;
@%p122 bra BB77_183;

st.shared.u32 [%rd36+32], %r123;
st.shared.u64 [%rd36+40], %rd147;

BB77_183:
setp.lt.u32	%p123, %r109, 4;
@%p123 bra BB77_185;

st.shared.u32 [%rd36+48], %r124;
st.shared.u64 [%rd36+56], %rd156;

BB77_185:
setp.lt.u32	%p124, %r109, 5;
@%p124 bra BB77_187;

st.shared.u32 [%rd36+64], %r125;
st.shared.u64 [%rd36+72], %rd165;

BB77_187:
setp.lt.u32	%p125, %r109, 6;
@%p125 bra BB77_189;

st.shared.u32 [%rd36+80], %r126;
st.shared.u64 [%rd36+88], %rd174;

BB77_189:
setp.lt.u32	%p126, %r109, 7;
@%p126 bra BB77_191;

st.shared.u32 [%rd36+96], %r127;
st.shared.u64 [%rd36+104], %rd183;

BB77_191:
bar.sync 0;
shl.b32 %r452, %r452, 1;
setp.lt.u32	%p127, %r452, 257;
@%p127 bra BB77_132;

setp.ge.u32	%p128, %r455, %r1;
@%p128 bra BB77_194;

BB77_193:
cvt.u64.u32	%rd311, %r455;
add.s64 %rd312, %rd311, %rd189;
mul.wide.u32 %rd313, %r455, 16;
add.s64 %rd315, %rd208, %rd313;
ld.shared.u32 %r235, [%rd315];
shl.b64 %rd316, %rd312, 4;
add.s64 %rd317, %rd118, %rd316;
st.global.u32 [%rd317], %r235;
ld.shared.u64 %rd318, [%rd315+8];
st.global.u64 [%rd317+8], %rd318;
add.s32 %r455, %r455, 256;
setp.lt.u32	%p129, %r455, %r1;
@%p129 bra BB77_193;

BB77_194:
bar.sync 0;
ret;
}


.visible .entry _ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24virtualized_smem_closureINS3_23stable_sort_each_detail29stable_sort_each_copy_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEENS_12zip_iteratorINS_5tupleINS_10device_ptrIiEENSC_IlEENS_9null_typeESF_SF_SF_SF_SF_SF_SF_EEEElSH_NS_6detail13compare_firstI10ThrustGTOpIiEEEEEPNSB_IilSF_SF_SF_SF_SF_SF_SF_SF_EEEEEEvT_(
.param .align 8 .b8 _ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24virtualized_smem_closureINS3_23stable_sort_each_detail29stable_sort_each_copy_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEENS_12zip_iteratorINS_5tupleINS_10device_ptrIiEENSC_IlEENS_9null_typeESF_SF_SF_SF_SF_SF_SF_EEEElSH_NS_6detail13compare_firstI10ThrustGTOpIiEEEEEPNSB_IilSF_SF_SF_SF_SF_SF_SF_SF_EEEEEEvT__param_0[64]
)
.maxntid 256, 1, 1
.minnctapersm 1
{
.local .align 8 .b8 __local_depot78[144];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<141>;
.reg .b16 %rs<4>;
.reg .b32 %r<447>;
.reg .b64 %rd<613>;


mov.u64 %rd612, __local_depot78;
cvta.local.u64 %SP, %rd612;
ld.param.u64 %rd196, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24virtualized_smem_closureINS3_23stable_sort_each_detail29stable_sort_each_copy_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEENS_12zip_iteratorINS_5tupleINS_10device_ptrIiEENSC_IlEENS_9null_typeESF_SF_SF_SF_SF_SF_SF_EEEElSH_NS_6detail13compare_firstI10ThrustGTOpIiEEEEEPNSB_IilSF_SF_SF_SF_SF_SF_SF_SF_EEEEEEvT__param_0+56];
ld.param.u64 %rd191, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24virtualized_smem_closureINS3_23stable_sort_each_detail29stable_sort_each_copy_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEENS_12zip_iteratorINS_5tupleINS_10device_ptrIiEENSC_IlEENS_9null_typeESF_SF_SF_SF_SF_SF_SF_EEEElSH_NS_6detail13compare_firstI10ThrustGTOpIiEEEEEPNSB_IilSF_SF_SF_SF_SF_SF_SF_SF_EEEEEEvT__param_0+8];
ld.param.u64 %rd190, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24virtualized_smem_closureINS3_23stable_sort_each_detail29stable_sort_each_copy_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEENS_12zip_iteratorINS_5tupleINS_10device_ptrIiEENSC_IlEENS_9null_typeESF_SF_SF_SF_SF_SF_SF_EEEElSH_NS_6detail13compare_firstI10ThrustGTOpIiEEEEEPNSB_IilSF_SF_SF_SF_SF_SF_SF_SF_EEEEEEvT__param_0];
ld.param.u64 %rd192, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24virtualized_smem_closureINS3_23stable_sort_each_detail29stable_sort_each_copy_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEENS_12zip_iteratorINS_5tupleINS_10device_ptrIiEENSC_IlEENS_9null_typeESF_SF_SF_SF_SF_SF_SF_EEEElSH_NS_6detail13compare_firstI10ThrustGTOpIiEEEEEPNSB_IilSF_SF_SF_SF_SF_SF_SF_SF_EEEEEEvT__param_0+16];
ld.param.u64 %rd195, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24virtualized_smem_closureINS3_23stable_sort_each_detail29stable_sort_each_copy_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEENS_12zip_iteratorINS_5tupleINS_10device_ptrIiEENSC_IlEENS_9null_typeESF_SF_SF_SF_SF_SF_SF_EEEElSH_NS_6detail13compare_firstI10ThrustGTOpIiEEEEEPNSB_IilSF_SF_SF_SF_SF_SF_SF_SF_EEEEEEvT__param_0+48];
mov.u32 %r132, %ctaid.x;
cvt.u64.u32	%rd197, %r132;
mul.lo.s64 %rd1, %rd197, %rd195;
mul.lo.s32 %r133, %r132, 1792;
cvt.u64.u32	%rd198, %r133;
sub.s64 %rd199, %rd192, %rd198;
cvt.u32.u64	%r134, %rd199;
mov.u32 %r135, 1792;
min.u32 %r1, %r134, %r135;
add.u64 %rd200, %SP, 16;
cvta.to.local.u64 %rd2, %rd200;
add.u64 %rd201, %SP, 0;
cvta.to.local.u64 %rd3, %rd201;
add.u64 %rd202, %SP, 32;
cvta.to.local.u64 %rd4, %rd202;
cvta.to.global.u64 %rd203, %rd190;
cvta.to.global.u64 %rd204, %rd191;
cvta.to.global.u64 %rd5, %rd196;
setp.gt.u32	%p16, %r1, 1791;
mov.u32 %r446, %tid.x;
cvt.u64.u32	%rd205, %r446;
add.s64 %rd206, %rd205, %rd198;
shl.b64 %rd207, %rd206, 2;
add.s64 %rd6, %rd203, %rd207;
shl.b64 %rd208, %rd206, 3;
add.s64 %rd7, %rd204, %rd208;
@%p16 bra BB78_15;
bra.uni BB78_1;

BB78_15:
ld.global.u32 %r256, [%rd6];
ld.global.u64 %rd358, [%rd7];
ld.global.u32 %r257, [%rd6+1024];
ld.global.u64 %rd359, [%rd7+2048];
ld.global.u32 %r258, [%rd6+2048];
ld.global.u64 %rd360, [%rd7+4096];
ld.global.u32 %r246, [%rd6+3072];
ld.global.u64 %rd348, [%rd7+6144];
ld.global.u32 %r244, [%rd6+4096];
ld.global.u64 %rd347, [%rd7+8192];
ld.global.u32 %r245, [%rd6+5120];
ld.global.u64 %rd349, [%rd7+10240];
ld.global.u32 %r247, [%rd6+6144];
ld.global.u64 %rd364, [%rd7+12288];
bra.uni BB78_16;

BB78_1:
mov.u32 %r136, 0;
mov.u64 %rd209, 0;
setp.ge.u32	%p17, %r446, %r1;
mov.u64 %rd363, %rd209;
mov.u32 %r261, %r136;
@%p17 bra BB78_3;

ld.global.u32 %r3, [%rd6];
ld.global.u64 %rd8, [%rd7];
mov.u64 %rd363, %rd8;
mov.u32 %r261, %r3;

BB78_3:
mov.u32 %r250, %r261;
mov.u32 %r256, %r250;
mov.u64 %rd352, %rd363;
mov.u64 %rd358, %rd352;
add.s32 %r138, %r446, 256;
setp.ge.u32	%p18, %r138, %r1;
mov.u64 %rd362, %rd209;
mov.u32 %r260, %r136;
@%p18 bra BB78_5;

ld.global.u32 %r260, [%rd6+1024];
ld.global.u64 %rd362, [%rd7+2048];

BB78_5:
mov.u32 %r257, %r260;
mov.u64 %rd359, %rd362;
add.s32 %r140, %r446, 512;
setp.ge.u32	%p19, %r140, %r1;
mov.u64 %rd361, %rd209;
mov.u32 %r259, %r136;
@%p19 bra BB78_7;

ld.global.u32 %r259, [%rd6+2048];
ld.global.u64 %rd361, [%rd7+4096];

BB78_7:
mov.u32 %r258, %r259;
mov.u64 %rd360, %rd361;
mov.u32 %r246, 0;
mov.u64 %rd348, 0;
add.s32 %r142, %r446, 768;
setp.ge.u32	%p20, %r142, %r1;
@%p20 bra BB78_9;

ld.global.u32 %r246, [%rd6+3072];
ld.global.u64 %rd348, [%rd7+6144];

BB78_9:
mov.u32 %r244, 0;
mov.u64 %rd347, 0;
add.s32 %r144, %r446, 1024;
setp.ge.u32	%p21, %r144, %r1;
@%p21 bra BB78_11;

ld.global.u32 %r244, [%rd6+4096];
ld.global.u64 %rd347, [%rd7+8192];

BB78_11:
mov.u32 %r245, 0;
mov.u64 %rd349, 0;
add.s32 %r146, %r446, 1280;
setp.ge.u32	%p22, %r146, %r1;
@%p22 bra BB78_13;

ld.global.u32 %r245, [%rd6+5120];
ld.global.u64 %rd349, [%rd7+10240];

BB78_13:
mov.u32 %r247, 0;
mov.u64 %rd364, 0;
add.s32 %r148, %r446, 1536;
setp.ge.u32	%p23, %r148, %r1;
@%p23 bra BB78_16;

ld.global.u32 %r247, [%rd6+6144];
ld.global.u64 %rd364, [%rd7+12288];

BB78_16:
add.s64 %rd217, %rd205, %rd1;
shl.b64 %rd218, %rd217, 4;
add.s64 %rd35, %rd5, %rd218;
@%p16 bra BB78_31;
bra.uni BB78_17;

BB78_31:
st.global.u32 [%rd35], %r256;
st.global.u32 [%rd35+4096], %r257;
st.global.u32 [%rd35+8192], %r258;
st.global.u32 [%rd35+12288], %r246;
st.global.u32 [%rd35+16384], %r244;
st.global.u32 [%rd35+20480], %r245;
st.global.u32 [%rd35+24576], %r247;
st.global.u64 [%rd35+8], %rd358;
st.global.u64 [%rd35+4104], %rd359;
st.global.u64 [%rd35+8200], %rd360;
st.global.u64 [%rd35+12296], %rd348;
st.global.u64 [%rd35+16392], %rd347;
st.global.u64 [%rd35+20488], %rd349;
bra.uni BB78_32;

BB78_17:
setp.ge.u32	%p25, %r446, %r1;
@%p25 bra BB78_19;

st.global.u32 [%rd35], %r256;
st.global.u64 [%rd35+8], %rd358;

BB78_19:
add.s32 %r149, %r446, 256;
setp.ge.u32	%p26, %r149, %r1;
@%p26 bra BB78_21;

st.global.u32 [%rd35+4096], %r257;
st.global.u64 [%rd35+4104], %rd359;

BB78_21:
add.s32 %r150, %r446, 512;
setp.ge.u32	%p27, %r150, %r1;
@%p27 bra BB78_23;

st.global.u32 [%rd35+8192], %r258;
st.global.u64 [%rd35+8200], %rd360;

BB78_23:
add.s32 %r151, %r446, 768;
setp.ge.u32	%p28, %r151, %r1;
@%p28 bra BB78_25;

st.global.u32 [%rd35+12288], %r246;
st.global.u64 [%rd35+12296], %rd348;

BB78_25:
add.s32 %r152, %r446, 1024;
setp.ge.u32	%p29, %r152, %r1;
@%p29 bra BB78_27;

st.global.u32 [%rd35+16384], %r244;
st.global.u64 [%rd35+16392], %rd347;

BB78_27:
add.s32 %r153, %r446, 1280;
setp.ge.u32	%p30, %r153, %r1;
@%p30 bra BB78_29;

st.global.u32 [%rd35+20480], %r245;
st.global.u64 [%rd35+20488], %rd349;

BB78_29:
add.s32 %r154, %r446, 1536;
setp.ge.u32	%p31, %r154, %r1;
@%p31 bra BB78_33;

st.global.u32 [%rd35+24576], %r247;

BB78_32:
st.global.u64 [%rd35+24584], %rd364;

BB78_33:
bar.sync 0;
mov.u32 %r155, 0;
st.local.u32 [%rd4], %r155;
st.local.u32 [%rd4+16], %r155;
st.local.u32 [%rd4+32], %r155;
st.local.u32 [%rd4+48], %r155;
st.local.u32 [%rd4+64], %r155;
st.local.u32 [%rd4+80], %r155;
st.local.u32 [%rd4+96], %r155;
mov.u64 %rd219, 0;
st.local.u64 [%rd4+8], %rd219;
st.local.u64 [%rd4+24], %rd219;
st.local.u64 [%rd4+40], %rd219;
st.local.u64 [%rd4+56], %rd219;
st.local.u64 [%rd4+72], %rd219;
st.local.u64 [%rd4+88], %rd219;
st.local.u64 [%rd4+104], %rd219;
mul.lo.s32 %r32, %r446, 7;
add.s32 %r156, %r32, 7;
setp.gt.u32	%p32, %r156, %r1;
mad.lo.s32 %r33, %r446, -7, %r1;
selp.b32	%r34, %r33, 7, %p32;
cvt.u64.u32	%rd220, %r32;
add.s64 %rd221, %rd220, %rd1;
setp.eq.s32	%p33, %r34, 0;
shl.b64 %rd222, %rd221, 4;
add.s64 %rd37, %rd5, %rd222;
mov.u64 %rd551, %rd219;
@%p33 bra BB78_35;

ld.global.u32 %r157, [%rd37];
st.local.u32 [%rd4], %r157;
ld.global.u64 %rd38, [%rd37+8];
st.local.u64 [%rd4+8], %rd38;
mov.u64 %rd551, %rd38;

BB78_35:
mov.u64 %rd368, %rd551;
mov.u64 %rd540, %rd368;
setp.lt.u32	%p34, %r34, 2;
mov.u32 %r432, %r155;
mov.u64 %rd550, %rd219;
@%p34 bra BB78_37;

ld.global.u32 %r35, [%rd37+16];
st.local.u32 [%rd4+16], %r35;
ld.global.u64 %rd550, [%rd37+24];
st.local.u64 [%rd4+24], %rd550;
mov.u32 %r432, %r35;

BB78_37:
mov.u64 %rd541, %rd550;
mov.u32 %r264, %r432;
mov.u32 %r424, %r264;
setp.lt.u32	%p35, %r34, 3;
mov.u32 %r431, %r155;
mov.u64 %rd549, %rd219;
@%p35 bra BB78_39;

ld.global.u32 %r431, [%rd37+32];
st.local.u32 [%rd4+32], %r431;
ld.global.u64 %rd549, [%rd37+40];
st.local.u64 [%rd4+40], %rd549;

BB78_39:
mov.u64 %rd542, %rd549;
mov.u32 %r426, %r431;
setp.lt.u32	%p36, %r34, 4;
mov.u32 %r430, %r155;
mov.u64 %rd548, %rd219;
@%p36 bra BB78_41;

ld.global.u32 %r430, [%rd37+48];
st.local.u32 [%rd4+48], %r430;
ld.global.u64 %rd548, [%rd37+56];
st.local.u64 [%rd4+56], %rd548;

BB78_41:
mov.u64 %rd543, %rd548;
mov.u32 %r425, %r430;
mov.u32 %r437, 0;
mov.u64 %rd556, 0;
setp.lt.u32	%p37, %r34, 5;
@%p37 bra BB78_43;

ld.global.u32 %r437, [%rd37+64];
st.local.u32 [%rd4+64], %r437;
ld.global.u64 %rd556, [%rd37+72];
st.local.u64 [%rd4+72], %rd556;

BB78_43:
mov.u64 %rd554, %rd556;
mov.u32 %r435, %r437;
mov.u32 %r440, 0;
mov.u64 %rd559, 0;
setp.lt.u32	%p38, %r34, 6;
@%p38 bra BB78_45;

ld.global.u32 %r440, [%rd37+80];
st.local.u32 [%rd4+80], %r440;
ld.global.u64 %rd559, [%rd37+88];
st.local.u64 [%rd4+88], %rd559;

BB78_45:
mov.u64 %rd557, %rd559;
mov.u32 %r438, %r440;
mov.u32 %r442, 0;
mov.u64 %rd561, 0;
setp.lt.u32	%p39, %r34, 7;
@%p39 bra BB78_47;

ld.global.u32 %r442, [%rd37+96];
st.local.u32 [%rd4+96], %r442;
ld.global.u64 %rd561, [%rd37+104];
st.local.u64 [%rd4+104], %rd561;

BB78_47:
mov.u64 %rd560, %rd561;
mov.u32 %r441, %r442;
setp.gt.u32	%p40, %r34, 6;
@%p40 bra BB78_74;

ld.local.u32 %r164, [%rd4];
ld.local.u64 %rd229, [%rd4+8];
st.local.u64 [%rd3+8], %rd229;
st.local.u32 [%rd3], %r164;
@%p34 bra BB78_50;

ld.local.u32 %r165, [%rd3];
setp.gt.s32	%p42, %r165, %r424;
min.s32 %r166, %r424, %r165;
add.s64 %rd234, %rd4, 16;
selp.b64	%rd235, %rd234, %rd3, %p42;
st.local.u32 [%rd3], %r166;
ld.local.u64 %rd236, [%rd235+8];
st.local.u64 [%rd3+8], %rd236;

BB78_50:
@%p35 bra BB78_52;

ld.local.u32 %r167, [%rd3];
setp.gt.s32	%p44, %r167, %r426;
min.s32 %r168, %r426, %r167;
add.s64 %rd239, %rd4, 32;
selp.b64	%rd240, %rd239, %rd3, %p44;
st.local.u32 [%rd3], %r168;
ld.local.u64 %rd241, [%rd240+8];
st.local.u64 [%rd3+8], %rd241;

BB78_52:
@%p36 bra BB78_54;

ld.local.u32 %r169, [%rd3];
setp.gt.s32	%p46, %r169, %r425;
min.s32 %r170, %r425, %r169;
add.s64 %rd244, %rd4, 48;
selp.b64	%rd245, %rd244, %rd3, %p46;
st.local.u32 [%rd3], %r170;
ld.local.u64 %rd246, [%rd245+8];
st.local.u64 [%rd3+8], %rd246;

BB78_54:
@%p37 bra BB78_56;

ld.local.u32 %r171, [%rd3];
setp.gt.s32	%p48, %r171, %r435;
min.s32 %r172, %r435, %r171;
add.s64 %rd249, %rd4, 64;
selp.b64	%rd250, %rd249, %rd3, %p48;
st.local.u32 [%rd3], %r172;
ld.local.u64 %rd251, [%rd250+8];
st.local.u64 [%rd3+8], %rd251;

BB78_56:
@%p38 bra BB78_58;

ld.local.u32 %r173, [%rd3];
setp.gt.s32	%p50, %r173, %r438;
min.s32 %r174, %r438, %r173;
add.s64 %rd254, %rd4, 80;
selp.b64	%rd255, %rd254, %rd3, %p50;
st.local.u32 [%rd3], %r174;
ld.local.u64 %rd256, [%rd255+8];
st.local.u64 [%rd3+8], %rd256;

BB78_58:
@%p39 bra BB78_60;

ld.local.u32 %r175, [%rd3];
setp.gt.s32	%p52, %r175, %r441;
min.s32 %r176, %r441, %r175;
add.s64 %rd259, %rd4, 96;
selp.b64	%rd260, %rd259, %rd3, %p52;
st.local.u32 [%rd3], %r176;
ld.local.u64 %rd261, [%rd260+8];
st.local.u64 [%rd3+8], %rd261;

BB78_60:
setp.ne.s32	%p53, %r34, 0;
mov.u64 %rd547, %rd540;
@%p53 bra BB78_62;

ld.local.u32 %r177, [%rd3];
st.local.u32 [%rd4], %r177;
ld.local.u64 %rd547, [%rd3+8];
st.local.u64 [%rd4+8], %rd547;

BB78_62:
mov.u64 %rd540, %rd547;
setp.gt.u32	%p54, %r34, 1;
mov.u32 %r429, %r424;
mov.u64 %rd546, %rd541;
@%p54 bra BB78_64;

ld.local.u32 %r429, [%rd3];
st.local.u32 [%rd4+16], %r429;
ld.local.u64 %rd546, [%rd3+8];
st.local.u64 [%rd4+24], %rd546;

BB78_64:
mov.u64 %rd541, %rd546;
mov.u32 %r424, %r429;
setp.gt.u32	%p55, %r34, 2;
mov.u32 %r428, %r426;
mov.u64 %rd545, %rd542;
@%p55 bra BB78_66;

ld.local.u32 %r428, [%rd3];
st.local.u32 [%rd4+32], %r428;
ld.local.u64 %rd545, [%rd3+8];
st.local.u64 [%rd4+40], %rd545;

BB78_66:
mov.u64 %rd542, %rd545;
mov.u32 %r426, %r428;
setp.gt.u32	%p56, %r34, 3;
mov.u32 %r427, %r425;
mov.u64 %rd544, %rd543;
@%p56 bra BB78_68;

ld.local.u32 %r427, [%rd3];
st.local.u32 [%rd4+48], %r427;
ld.local.u64 %rd544, [%rd3+8];
st.local.u64 [%rd4+56], %rd544;

BB78_68:
mov.u64 %rd543, %rd544;
mov.u32 %r425, %r427;
setp.gt.u32	%p57, %r34, 4;
mov.u32 %r436, %r435;
mov.u64 %rd555, %rd554;
@%p57 bra BB78_70;

ld.local.u32 %r436, [%rd3];
st.local.u32 [%rd4+64], %r436;
ld.local.u64 %rd555, [%rd3+8];
st.local.u64 [%rd4+72], %rd555;

BB78_70:
mov.u64 %rd554, %rd555;
mov.u32 %r435, %r436;
setp.gt.u32	%p58, %r34, 5;
mov.u32 %r439, %r438;
mov.u64 %rd558, %rd557;
@%p58 bra BB78_72;

ld.local.u32 %r439, [%rd3];
st.local.u32 [%rd4+80], %r439;
ld.local.u64 %rd558, [%rd3+8];
st.local.u64 [%rd4+88], %rd558;

BB78_72:
mov.u64 %rd557, %rd558;
mov.u32 %r438, %r439;
@%p40 bra BB78_74;

ld.local.u32 %r441, [%rd3];
st.local.u32 [%rd4+96], %r441;
ld.local.u64 %rd560, [%rd3+8];
st.local.u64 [%rd4+104], %rd560;

BB78_74:
mov.u64 %rd495, %rd540;
mov.u64 %rd496, %rd541;
mov.u64 %rd497, %rd542;
mov.u64 %rd498, %rd543;
mov.u64 %rd499, %rd554;
mov.u64 %rd500, %rd557;
mov.u64 %rd501, %rd560;
mov.u32 %r381, %r424;
mov.u32 %r383, %r425;
mov.u32 %r382, %r426;
mov.u32 %r385, %r438;
mov.u32 %r384, %r435;
mov.u32 %r386, %r441;
mul.lo.s32 %r235, %r446, 7;
setp.ge.u32	%p60, %r235, %r1;
@%p60 bra BB78_117;

ld.local.u32 %r64, [%rd4];
setp.le.s32	%p61, %r381, %r64;
mov.u32 %r422, %r381;
mov.u32 %r423, %r64;
mov.u64 %rd538, %rd496;
mov.u64 %rd539, %rd495;
@%p61 bra BB78_77;

st.local.u32 [%rd4], %r381;
st.local.u32 [%rd4+16], %r64;
st.local.u64 [%rd4+8], %rd496;
st.local.u64 [%rd4+24], %rd495;
mov.u32 %r303, %r381;
mov.u32 %r422, %r64;
mov.u32 %r423, %r303;
mov.u64 %rd539, %rd496;
mov.u64 %rd538, %rd495;

BB78_77:
mov.u64 %rd534, %rd538;
mov.u64 %rd529, %rd539;
mov.u32 %r418, %r422;
mov.u32 %r413, %r423;
setp.le.s32	%p62, %r383, %r382;
mov.u32 %r420, %r382;
mov.u32 %r421, %r383;
mov.u64 %rd537, %rd498;
mov.u64 %rd536, %rd497;
@%p62 bra BB78_79;

st.local.u32 [%rd4+32], %r383;
st.local.u32 [%rd4+48], %r382;
st.local.u64 [%rd4+40], %rd498;
st.local.u64 [%rd4+56], %rd497;
mov.u32 %r421, %r382;
mov.u32 %r420, %r383;
mov.u64 %rd536, %rd498;
mov.u64 %rd537, %rd497;

BB78_79:
mov.u64 %rd75, %rd536;
mov.u64 %rd532, %rd537;
mov.u32 %r68, %r420;
mov.u32 %r416, %r421;
setp.le.s32	%p63, %r385, %r384;
mov.u32 %r433, %r384;
mov.u32 %r434, %r385;
mov.u64 %rd553, %rd500;
mov.u64 %rd552, %rd499;
@%p63 bra BB78_81;

st.local.u32 [%rd4+64], %r385;
st.local.u32 [%rd4+80], %r384;
st.local.u64 [%rd4+72], %rd500;
st.local.u64 [%rd4+88], %rd499;
mov.u32 %r434, %r384;
mov.u32 %r433, %r385;
mov.u64 %rd552, %rd500;
mov.u64 %rd553, %rd499;

BB78_81:
mov.u64 %rd77, %rd552;
mov.u64 %rd76, %rd553;
mov.u32 %r70, %r433;
mov.u32 %r69, %r434;
setp.le.s32	%p64, %r68, %r418;
mov.u32 %r419, %r68;
mov.u64 %rd535, %rd75;
@%p64 bra BB78_83;

st.local.u32 [%rd4+16], %r68;
st.local.u32 [%rd4+32], %r418;
st.local.u64 [%rd4+24], %rd75;
st.local.u64 [%rd4+40], %rd534;
mov.u32 %r308, %r418;
mov.u32 %r418, %r68;
mov.u32 %r419, %r308;
mov.u64 %rd418, %rd534;
mov.u64 %rd534, %rd75;
mov.u64 %rd535, %rd418;

BB78_83:
mov.u64 %rd79, %rd534;
mov.u64 %rd526, %rd535;
mov.u32 %r72, %r418;
mov.u32 %r410, %r419;
setp.le.s32	%p65, %r70, %r416;
mov.u32 %r417, %r70;
mov.u64 %rd533, %rd77;
@%p65 bra BB78_85;

st.local.u32 [%rd4+48], %r70;
st.local.u32 [%rd4+64], %r416;
st.local.u64 [%rd4+56], %rd77;
st.local.u64 [%rd4+72], %rd532;
mov.u32 %r310, %r416;
mov.u32 %r416, %r70;
mov.u32 %r417, %r310;
mov.u64 %rd420, %rd532;
mov.u64 %rd532, %rd77;
mov.u64 %rd533, %rd420;

BB78_85:
mov.u64 %rd81, %rd532;
mov.u64 %rd524, %rd533;
mov.u32 %r74, %r416;
mov.u32 %r408, %r417;
setp.le.s32	%p66, %r386, %r69;
mov.u32 %r415, %r386;
mov.u32 %r414, %r69;
mov.u64 %rd531, %rd501;
mov.u64 %rd530, %rd76;
@%p66 bra BB78_87;

st.local.u32 [%rd4+80], %r386;
st.local.u32 [%rd4+96], %r69;
st.local.u64 [%rd4+88], %rd501;
st.local.u64 [%rd4+104], %rd76;
mov.u32 %r288, %r386;
mov.u32 %r415, %r69;
mov.u32 %r414, %r288;
mov.u64 %rd396, %rd501;
mov.u64 %rd531, %rd76;
mov.u64 %rd530, %rd396;

BB78_87:
mov.u64 %rd83, %rd530;
mov.u64 %rd519, %rd531;
mov.u32 %r76, %r414;
mov.u32 %r403, %r415;
setp.le.s32	%p67, %r72, %r413;
mov.u32 %r412, %r72;
mov.u64 %rd528, %rd79;
@%p67 bra BB78_89;

st.local.u32 [%rd4], %r72;
st.local.u32 [%rd4+16], %r413;
st.local.u64 [%rd4+8], %rd79;
st.local.u64 [%rd4+24], %rd529;
mov.u32 %r306, %r413;
mov.u32 %r413, %r72;
mov.u32 %r412, %r306;
mov.u64 %rd416, %rd529;
mov.u64 %rd529, %rd79;
mov.u64 %rd528, %rd416;

BB78_89:
mov.u64 %rd522, %rd528;
mov.u64 %rd517, %rd529;
mov.u32 %r406, %r412;
mov.u32 %r401, %r413;
setp.le.s32	%p68, %r74, %r410;
mov.u32 %r411, %r74;
mov.u64 %rd527, %rd81;
@%p68 bra BB78_91;

st.local.u32 [%rd4+32], %r74;
st.local.u32 [%rd4+48], %r410;
st.local.u64 [%rd4+40], %rd81;
st.local.u64 [%rd4+56], %rd526;
mov.u32 %r318, %r410;
mov.u32 %r410, %r74;
mov.u32 %r411, %r318;
mov.u64 %rd428, %rd526;
mov.u64 %rd526, %rd81;
mov.u64 %rd527, %rd428;

BB78_91:
mov.u64 %rd87, %rd526;
mov.u64 %rd520, %rd527;
mov.u32 %r80, %r410;
mov.u32 %r404, %r411;
setp.le.s32	%p69, %r76, %r408;
mov.u32 %r409, %r76;
mov.u64 %rd525, %rd83;
@%p69 bra BB78_93;

st.local.u32 [%rd4+64], %r76;
st.local.u32 [%rd4+80], %r408;
st.local.u64 [%rd4+72], %rd83;
st.local.u64 [%rd4+88], %rd524;
mov.u32 %r322, %r408;
mov.u32 %r408, %r76;
mov.u32 %r409, %r322;
mov.u64 %rd432, %rd524;
mov.u64 %rd524, %rd83;
mov.u64 %rd525, %rd432;

BB78_93:
mov.u64 %rd89, %rd524;
mov.u64 %rd88, %rd525;
mov.u32 %r82, %r408;
mov.u32 %r81, %r409;
setp.le.s32	%p70, %r80, %r406;
mov.u32 %r407, %r80;
mov.u64 %rd523, %rd87;
@%p70 bra BB78_95;

st.local.u32 [%rd4+16], %r80;
st.local.u32 [%rd4+32], %r406;
st.local.u64 [%rd4+24], %rd87;
st.local.u64 [%rd4+40], %rd522;
mov.u32 %r332, %r406;
mov.u32 %r406, %r80;
mov.u32 %r407, %r332;
mov.u64 %rd442, %rd522;
mov.u64 %rd522, %rd87;
mov.u64 %rd523, %rd442;

BB78_95:
mov.u64 %rd91, %rd522;
mov.u64 %rd514, %rd523;
mov.u32 %r84, %r406;
mov.u32 %r398, %r407;
setp.le.s32	%p71, %r82, %r404;
mov.u32 %r405, %r82;
mov.u64 %rd521, %rd89;
@%p71 bra BB78_97;

st.local.u32 [%rd4+48], %r82;
st.local.u32 [%rd4+64], %r404;
st.local.u64 [%rd4+56], %rd89;
st.local.u64 [%rd4+72], %rd520;
mov.u32 %r334, %r404;
mov.u32 %r404, %r82;
mov.u32 %r405, %r334;
mov.u64 %rd444, %rd520;
mov.u64 %rd520, %rd89;
mov.u64 %rd521, %rd444;

BB78_97:
mov.u64 %rd93, %rd520;
mov.u64 %rd512, %rd521;
mov.u32 %r86, %r404;
mov.u32 %r396, %r405;
setp.le.s32	%p72, %r403, %r81;
mov.u32 %r402, %r81;
mov.u64 %rd518, %rd88;
@%p72 bra BB78_99;

st.local.u32 [%rd4+80], %r403;
st.local.u32 [%rd4+96], %r81;
st.local.u64 [%rd4+88], %rd519;
st.local.u64 [%rd4+104], %rd88;
mov.u32 %r326, %r403;
mov.u32 %r403, %r81;
mov.u32 %r402, %r326;
mov.u64 %rd436, %rd519;
mov.u64 %rd519, %rd88;
mov.u64 %rd518, %rd436;

BB78_99:
mov.u64 %rd95, %rd518;
mov.u64 %rd507, %rd519;
mov.u32 %r88, %r402;
mov.u32 %r391, %r403;
setp.le.s32	%p73, %r84, %r401;
mov.u32 %r400, %r84;
mov.u64 %rd516, %rd91;
@%p73 bra BB78_101;

st.local.u32 [%rd4], %r84;
st.local.u32 [%rd4+16], %r401;
st.local.u64 [%rd4+8], %rd91;
st.local.u64 [%rd4+24], %rd517;
mov.u32 %r330, %r401;
mov.u32 %r401, %r84;
mov.u32 %r400, %r330;
mov.u64 %rd440, %rd517;
mov.u64 %rd517, %rd91;
mov.u64 %rd516, %rd440;

BB78_101:
mov.u64 %rd510, %rd516;
mov.u64 %rd504, %rd517;
mov.u32 %r394, %r400;
mov.u32 %r89, %r401;
setp.le.s32	%p74, %r86, %r398;
mov.u32 %r399, %r86;
mov.u64 %rd515, %rd93;
@%p74 bra BB78_103;

st.local.u32 [%rd4+32], %r86;
st.local.u32 [%rd4+48], %r398;
st.local.u64 [%rd4+40], %rd93;
st.local.u64 [%rd4+56], %rd514;
mov.u32 %r342, %r398;
mov.u32 %r398, %r86;
mov.u32 %r399, %r342;
mov.u64 %rd452, %rd514;
mov.u64 %rd514, %rd93;
mov.u64 %rd515, %rd452;

BB78_103:
mov.u64 %rd99, %rd514;
mov.u64 %rd508, %rd515;
mov.u32 %r92, %r398;
mov.u32 %r392, %r399;
setp.le.s32	%p75, %r88, %r396;
mov.u32 %r397, %r88;
mov.u64 %rd513, %rd95;
@%p75 bra BB78_105;

st.local.u32 [%rd4+64], %r88;
st.local.u32 [%rd4+80], %r396;
st.local.u64 [%rd4+72], %rd95;
st.local.u64 [%rd4+88], %rd512;
mov.u32 %r346, %r396;
mov.u32 %r396, %r88;
mov.u32 %r397, %r346;
mov.u64 %rd456, %rd512;
mov.u64 %rd512, %rd95;
mov.u64 %rd513, %rd456;

BB78_105:
mov.u64 %rd101, %rd512;
mov.u64 %rd100, %rd513;
mov.u32 %r94, %r396;
mov.u32 %r93, %r397;
setp.le.s32	%p76, %r92, %r394;
mov.u32 %r395, %r92;
mov.u64 %rd511, %rd99;
@%p76 bra BB78_107;

st.local.u32 [%rd4+16], %r92;
st.local.u32 [%rd4+32], %r394;
st.local.u64 [%rd4+24], %rd99;
st.local.u64 [%rd4+40], %rd510;
mov.u32 %r355, %r394;
mov.u32 %r394, %r92;
mov.u32 %r395, %r355;
mov.u64 %rd466, %rd510;
mov.u64 %rd510, %rd99;
mov.u64 %rd511, %rd466;

BB78_107:
mov.u64 %rd103, %rd510;
mov.u64 %rd502, %rd511;
mov.u32 %r96, %r394;
mov.u32 %r387, %r395;
setp.le.s32	%p77, %r94, %r392;
mov.u32 %r393, %r94;
mov.u64 %rd509, %rd101;
@%p77 bra BB78_109;

st.local.u32 [%rd4+48], %r94;
st.local.u32 [%rd4+64], %r392;
st.local.u64 [%rd4+56], %rd101;
st.local.u64 [%rd4+72], %rd508;
mov.u32 %r357, %r392;
mov.u32 %r392, %r94;
mov.u32 %r393, %r357;
mov.u64 %rd468, %rd508;
mov.u64 %rd508, %rd101;
mov.u64 %rd509, %rd468;

BB78_109:
mov.u64 %rd105, %rd508;
mov.u64 %rd499, %rd509;
mov.u32 %r98, %r392;
mov.u32 %r384, %r393;
setp.le.s32	%p78, %r391, %r93;
mov.u32 %r390, %r93;
mov.u64 %rd506, %rd100;
@%p78 bra BB78_111;

st.local.u32 [%rd4+80], %r391;
st.local.u32 [%rd4+96], %r93;
st.local.u64 [%rd4+88], %rd507;
st.local.u64 [%rd4+104], %rd100;
mov.u32 %r350, %r391;
mov.u32 %r391, %r93;
mov.u32 %r390, %r350;
mov.u64 %rd460, %rd507;
mov.u64 %rd507, %rd100;
mov.u64 %rd506, %rd460;

BB78_111:
mov.u64 %rd107, %rd506;
mov.u64 %rd501, %rd507;
mov.u32 %r100, %r390;
mov.u32 %r386, %r391;
setp.le.s32	%p79, %r96, %r89;
mov.u32 %r389, %r96;
mov.u64 %rd505, %rd103;
@%p79 bra BB78_113;

st.local.u32 [%rd4], %r96;
st.local.u32 [%rd4+16], %r89;
st.local.u64 [%rd4+8], %rd103;
st.local.u64 [%rd4+24], %rd504;
mov.u32 %r389, %r89;
mov.u64 %rd464, %rd504;
mov.u64 %rd504, %rd103;
mov.u64 %rd505, %rd464;

BB78_113:
mov.u64 %rd495, %rd504;
mov.u64 %rd496, %rd505;
mov.u32 %r381, %r389;
setp.le.s32	%p80, %r98, %r387;
mov.u32 %r388, %r98;
mov.u64 %rd503, %rd105;
@%p80 bra BB78_115;

st.local.u32 [%rd4+32], %r98;
st.local.u32 [%rd4+48], %r387;
st.local.u64 [%rd4+40], %rd105;
st.local.u64 [%rd4+56], %rd502;
mov.u32 %r365, %r387;
mov.u32 %r387, %r98;
mov.u32 %r388, %r365;
mov.u64 %rd476, %rd502;
mov.u64 %rd502, %rd105;
mov.u64 %rd503, %rd476;

BB78_115:
mov.u64 %rd497, %rd502;
mov.u64 %rd498, %rd503;
mov.u32 %r382, %r387;
mov.u32 %r383, %r388;
setp.le.s32	%p81, %r100, %r384;
mov.u32 %r385, %r100;
mov.u64 %rd500, %rd107;
@%p81 bra BB78_117;

st.local.u32 [%rd4+64], %r100;
st.local.u32 [%rd4+80], %r384;
st.local.u64 [%rd4+72], %rd107;
st.local.u64 [%rd4+88], %rd499;
mov.u32 %r368, %r384;
mov.u32 %r384, %r100;
mov.u32 %r385, %r368;
mov.u64 %rd480, %rd499;
mov.u64 %rd499, %rd107;
mov.u64 %rd500, %rd480;

BB78_117:
@%p33 bra BB78_119;

ld.local.u32 %r178, [%rd4];
st.global.u32 [%rd37], %r178;
st.global.u64 [%rd37+8], %rd495;

BB78_119:
@%p34 bra BB78_121;

st.global.u32 [%rd37+16], %r381;
st.global.u64 [%rd37+24], %rd496;

BB78_121:
@%p35 bra BB78_123;

st.global.u32 [%rd37+32], %r382;
st.global.u64 [%rd37+40], %rd497;

BB78_123:
@%p36 bra BB78_125;

st.global.u32 [%rd37+48], %r383;
st.global.u64 [%rd37+56], %rd498;

BB78_125:
@%p37 bra BB78_127;

st.global.u32 [%rd37+64], %r384;
st.global.u64 [%rd37+72], %rd499;

BB78_127:
@%p38 bra BB78_129;

st.global.u32 [%rd37+80], %r385;
st.global.u64 [%rd37+88], %rd500;

BB78_129:
@%p39 bra BB78_131;

st.global.u32 [%rd37+96], %r386;
st.global.u64 [%rd37+104], %rd501;

BB78_131:
ld.param.u64 %rd339, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24virtualized_smem_closureINS3_23stable_sort_each_detail29stable_sort_each_copy_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEENS_12zip_iteratorINS_5tupleINS_10device_ptrIiEENSC_IlEENS_9null_typeESF_SF_SF_SF_SF_SF_SF_EEEElSH_NS_6detail13compare_firstI10ThrustGTOpIiEEEEEPNSB_IilSF_SF_SF_SF_SF_SF_SF_SF_EEEEEEvT__param_0+32];
ld.param.u64 %rd338, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24virtualized_smem_closureINS3_23stable_sort_each_detail29stable_sort_each_copy_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEENS_12zip_iteratorINS_5tupleINS_10device_ptrIiEENSC_IlEENS_9null_typeESF_SF_SF_SF_SF_SF_SF_EEEElSH_NS_6detail13compare_firstI10ThrustGTOpIiEEEEEPNSB_IilSF_SF_SF_SF_SF_SF_SF_SF_EEEEEEvT__param_0+24];
cvta.to.global.u64 %rd119, %rd338;
cvta.to.global.u64 %rd120, %rd339;
bar.sync 0;
mad.lo.s32 %r236, %r446, -7, %r1;
mov.u32 %r180, 7;
min.u32 %r110, %r236, %r180;
mov.u32 %r443, 2;

BB78_132:
neg.s32 %r181, %r443;
and.b32 %r182, %r446, %r181;
add.s32 %r183, %r443, -1;
and.b32 %r184, %r183, %r446;
mul.lo.s32 %r185, %r184, 7;
min.u32 %r112, %r185, %r1;
mul.lo.s32 %r186, %r182, 7;
shr.u32 %r187, %r443, 1;
mul.lo.s32 %r188, %r187, 7;
min.u32 %r189, %r186, %r1;
add.s32 %r190, %r189, %r188;
min.u32 %r191, %r190, %r1;
add.s32 %r192, %r191, %r188;
min.u32 %r113, %r192, %r1;
sub.s32 %r193, %r191, %r189;
sub.s32 %r194, %r113, %r191;
cvt.u64.u32	%rd278, %r189;
add.s64 %rd123, %rd278, %rd1;
cvt.u64.u32	%rd124, %r191;
add.s64 %rd125, %rd124, %rd1;
setp.lt.u32	%p89, %r112, %r194;
sub.s32 %r195, %r112, %r194;
selp.b32	%r445, 0, %r195, %p89;
min.u32 %r444, %r193, %r112;
setp.ge.u32	%p90, %r445, %r444;
@%p90 bra BB78_135;

add.s32 %r116, %r112, -1;

BB78_134:
add.s32 %r196, %r444, %r445;
shr.u32 %r197, %r196, 1;
sub.s32 %r198, %r116, %r197;
cvt.u64.u32	%rd279, %r198;
add.s64 %rd280, %rd279, %rd125;
cvt.u64.u32	%rd281, %r197;
add.s64 %rd282, %rd123, %rd281;
shl.b64 %rd283, %rd280, 4;
add.s64 %rd284, %rd5, %rd283;
shl.b64 %rd285, %rd282, 4;
add.s64 %rd286, %rd5, %rd285;
ld.global.u32 %r199, [%rd286];
ld.global.u32 %r200, [%rd284];
setp.gt.s32	%p91, %r200, %r199;
add.s32 %r201, %r197, 1;
selp.b32	%r445, %r445, %r201, %p91;
selp.b32	%r444, %r197, %r444, %p91;
setp.lt.u32	%p92, %r445, %r444;
@%p92 bra BB78_134;

BB78_135:
cvt.u64.u32	%rd288, %r445;
add.s64 %rd126, %rd123, %rd288;
shl.b64 %rd289, %rd126, 4;
add.s64 %rd127, %rd5, %rd289;
shl.b64 %rd290, %rd125, 4;
add.s64 %rd128, %rd5, %rd290;
cvt.u64.u32	%rd291, %r112;
add.s64 %rd292, %rd291, %rd1;
add.s64 %rd293, %rd292, %rd124;
sub.s64 %rd129, %rd293, %rd288;
shl.b64 %rd294, %rd129, 4;
add.s64 %rd130, %rd5, %rd294;
cvt.u64.u32	%rd295, %r113;
add.s64 %rd296, %rd295, %rd1;
shl.b64 %rd297, %rd296, 4;
add.s64 %rd131, %rd5, %rd297;
mov.u64 %rd562, 0;
mov.pred %p93, 0;
@%p93 bra BB78_137;

BB78_136:
add.s64 %rd298, %rd2, %rd562;
mov.u16 %rs2, 0;
st.local.u8 [%rd298], %rs2;
add.s64 %rd562, %rd562, 1;
setp.lt.u64	%p94, %rd562, 16;
@%p94 bra BB78_136;

BB78_137:
ld.global.u32 %r202, [%rd127];
ld.global.u64 %rd300, [%rd127+8];
st.local.u64 [%rd2+8], %rd300;
st.local.u32 [%rd2], %r202;
mov.u64 %rd563, 0;
@%p93 bra BB78_139;

BB78_138:
add.s64 %rd301, %rd3, %rd563;
mov.u16 %rs3, 0;
st.local.u8 [%rd301], %rs3;
add.s64 %rd563, %rd563, 1;
setp.lt.u64	%p96, %rd563, 16;
@%p96 bra BB78_138;

BB78_139:
ld.global.u32 %r203, [%rd130];
ld.global.u64 %rd302, [%rd130+8];
st.local.u64 [%rd3+8], %rd302;
st.local.u32 [%rd3], %r203;
mov.pred %p134, -1;
setp.ge.u64	%p98, %rd130, %rd131;
@%p98 bra BB78_142;

mov.pred %p134, 0;
setp.ge.u64	%p100, %rd127, %rd128;
@%p100 bra BB78_142;

ld.local.u32 %r204, [%rd2];
ld.local.u32 %r205, [%rd3];
setp.le.s32	%p134, %r205, %r204;

BB78_142:
selp.b64	%rd303, %rd2, %rd3, %p134;
ld.local.u32 %r122, [%rd303];
ld.local.u64 %rd136, [%rd303+8];
@%p134 bra BB78_144;
bra.uni BB78_143;

BB78_144:
add.s64 %rd308, %rd289, %rd5;
add.s64 %rd138, %rd308, 16;
ld.global.u32 %r207, [%rd127+16];
st.local.u32 [%rd2], %r207;
ld.global.u64 %rd309, [%rd127+24];
st.local.u64 [%rd2+8], %rd309;
mov.u64 %rd586, %rd130;
mov.u64 %rd587, %rd130;
mov.u64 %rd610, %rd138;
mov.u64 %rd611, %rd138;
bra.uni BB78_145;

BB78_143:
add.s64 %rd305, %rd294, %rd5;
add.s64 %rd137, %rd305, 16;
ld.global.u32 %r206, [%rd130+16];
st.local.u32 [%rd3], %r206;
ld.global.u64 %rd306, [%rd130+24];
st.local.u64 [%rd3+8], %rd306;
mov.u64 %rd586, %rd137;
mov.u64 %rd587, %rd137;
mov.u64 %rd610, %rd127;
mov.u64 %rd611, %rd127;

BB78_145:
mov.u64 %rd142, %rd610;
mov.u64 %rd609, %rd611;
mov.u64 %rd140, %rd586;
mov.u64 %rd585, %rd587;
mov.pred %p135, -1;
setp.ge.u64	%p102, %rd585, %rd131;
@%p102 bra BB78_148;

mov.pred %p135, 0;
setp.ge.u64	%p104, %rd609, %rd128;
@%p104 bra BB78_148;

ld.local.u32 %r208, [%rd2];
ld.local.u32 %r209, [%rd3];
setp.le.s32	%p135, %r209, %r208;

BB78_148:
selp.b64	%rd310, %rd2, %rd3, %p135;
ld.local.u32 %r123, [%rd310];
ld.local.u64 %rd143, [%rd310+8];
@%p135 bra BB78_150;
bra.uni BB78_149;

BB78_150:
add.s64 %rd609, %rd609, 16;
add.s64 %rd147, %rd142, 16;
ld.global.u32 %r211, [%rd142+16];
st.local.u32 [%rd2], %r211;
ld.global.u64 %rd312, [%rd142+24];
st.local.u64 [%rd2+8], %rd312;
mov.u64 %rd584, %rd140;
mov.u64 %rd608, %rd147;
bra.uni BB78_151;

BB78_149:
add.s64 %rd585, %rd585, 16;
add.s64 %rd145, %rd140, 16;
ld.global.u32 %r210, [%rd140+16];
st.local.u32 [%rd3], %r210;
ld.global.u64 %rd311, [%rd140+24];
st.local.u64 [%rd3+8], %rd311;
mov.u64 %rd584, %rd145;
mov.u64 %rd608, %rd142;

BB78_151:
mov.u64 %rd151, %rd608;
mov.u64 %rd607, %rd609;
mov.u64 %rd149, %rd584;
mov.u64 %rd583, %rd585;
mov.pred %p136, -1;
setp.ge.u64	%p106, %rd583, %rd131;
@%p106 bra BB78_154;

mov.pred %p136, 0;
setp.ge.u64	%p108, %rd607, %rd128;
@%p108 bra BB78_154;

ld.local.u32 %r212, [%rd2];
ld.local.u32 %r213, [%rd3];
setp.le.s32	%p136, %r213, %r212;

BB78_154:
selp.b64	%rd313, %rd2, %rd3, %p136;
ld.local.u32 %r124, [%rd313];
ld.local.u64 %rd152, [%rd313+8];
@%p136 bra BB78_156;
bra.uni BB78_155;

BB78_156:
add.s64 %rd607, %rd607, 16;
add.s64 %rd156, %rd151, 16;
ld.global.u32 %r215, [%rd151+16];
st.local.u32 [%rd2], %r215;
ld.global.u64 %rd315, [%rd151+24];
st.local.u64 [%rd2+8], %rd315;
mov.u64 %rd582, %rd149;
mov.u64 %rd606, %rd156;
bra.uni BB78_157;

BB78_155:
add.s64 %rd583, %rd583, 16;
add.s64 %rd154, %rd149, 16;
ld.global.u32 %r214, [%rd149+16];
st.local.u32 [%rd3], %r214;
ld.global.u64 %rd314, [%rd149+24];
st.local.u64 [%rd3+8], %rd314;
mov.u64 %rd582, %rd154;
mov.u64 %rd606, %rd151;

BB78_157:
mov.u64 %rd160, %rd606;
mov.u64 %rd605, %rd607;
mov.u64 %rd158, %rd582;
mov.u64 %rd581, %rd583;
mov.pred %p137, -1;
setp.ge.u64	%p110, %rd581, %rd131;
@%p110 bra BB78_160;

mov.pred %p137, 0;
setp.ge.u64	%p112, %rd605, %rd128;
@%p112 bra BB78_160;

ld.local.u32 %r216, [%rd2];
ld.local.u32 %r217, [%rd3];
setp.le.s32	%p137, %r217, %r216;

BB78_160:
selp.b64	%rd316, %rd2, %rd3, %p137;
ld.local.u32 %r125, [%rd316];
ld.local.u64 %rd161, [%rd316+8];
@%p137 bra BB78_162;
bra.uni BB78_161;

BB78_162:
add.s64 %rd605, %rd605, 16;
add.s64 %rd165, %rd160, 16;
ld.global.u32 %r219, [%rd160+16];
st.local.u32 [%rd2], %r219;
ld.global.u64 %rd318, [%rd160+24];
st.local.u64 [%rd2+8], %rd318;
mov.u64 %rd580, %rd158;
mov.u64 %rd604, %rd165;
bra.uni BB78_163;

BB78_161:
add.s64 %rd581, %rd581, 16;
add.s64 %rd163, %rd158, 16;
ld.global.u32 %r218, [%rd158+16];
st.local.u32 [%rd3], %r218;
ld.global.u64 %rd317, [%rd158+24];
st.local.u64 [%rd3+8], %rd317;
mov.u64 %rd580, %rd163;
mov.u64 %rd604, %rd160;

BB78_163:
mov.u64 %rd169, %rd604;
mov.u64 %rd603, %rd605;
mov.u64 %rd167, %rd580;
mov.u64 %rd579, %rd581;
mov.pred %p138, -1;
setp.ge.u64	%p114, %rd579, %rd131;
@%p114 bra BB78_166;

mov.pred %p138, 0;
setp.ge.u64	%p116, %rd603, %rd128;
@%p116 bra BB78_166;

ld.local.u32 %r220, [%rd2];
ld.local.u32 %r221, [%rd3];
setp.le.s32	%p138, %r221, %r220;

BB78_166:
selp.b64	%rd319, %rd2, %rd3, %p138;
ld.local.u32 %r126, [%rd319];
ld.local.u64 %rd170, [%rd319+8];
@%p138 bra BB78_168;
bra.uni BB78_167;

BB78_168:
add.s64 %rd603, %rd603, 16;
add.s64 %rd174, %rd169, 16;
ld.global.u32 %r223, [%rd169+16];
st.local.u32 [%rd2], %r223;
ld.global.u64 %rd321, [%rd169+24];
st.local.u64 [%rd2+8], %rd321;
mov.u64 %rd578, %rd167;
mov.u64 %rd602, %rd174;
bra.uni BB78_169;

BB78_167:
add.s64 %rd579, %rd579, 16;
add.s64 %rd172, %rd167, 16;
ld.global.u32 %r222, [%rd167+16];
st.local.u32 [%rd3], %r222;
ld.global.u64 %rd320, [%rd167+24];
st.local.u64 [%rd3+8], %rd320;
mov.u64 %rd578, %rd172;
mov.u64 %rd602, %rd169;

BB78_169:
mov.u64 %rd178, %rd602;
mov.u64 %rd601, %rd603;
mov.u64 %rd176, %rd578;
mov.u64 %rd577, %rd579;
mov.pred %p139, -1;
setp.ge.u64	%p118, %rd577, %rd131;
@%p118 bra BB78_172;

mov.pred %p139, 0;
setp.ge.u64	%p120, %rd601, %rd128;
@%p120 bra BB78_172;

ld.local.u32 %r224, [%rd2];
ld.local.u32 %r225, [%rd3];
setp.le.s32	%p139, %r225, %r224;

BB78_172:
selp.b64	%rd322, %rd2, %rd3, %p139;
ld.local.u32 %r127, [%rd322];
ld.local.u64 %rd179, [%rd322+8];
@%p139 bra BB78_174;
bra.uni BB78_173;

BB78_174:
add.s64 %rd601, %rd601, 16;
add.s64 %rd183, %rd178, 16;
ld.global.u32 %r227, [%rd178+16];
st.local.u32 [%rd2], %r227;
ld.global.u64 %rd324, [%rd178+24];
st.local.u64 [%rd2+8], %rd324;
mov.u64 %rd576, %rd176;
mov.u64 %rd600, %rd183;
bra.uni BB78_175;

BB78_173:
add.s64 %rd577, %rd577, 16;
add.s64 %rd181, %rd176, 16;
ld.global.u32 %r226, [%rd176+16];
st.local.u32 [%rd3], %r226;
ld.global.u64 %rd323, [%rd176+24];
st.local.u64 [%rd3+8], %rd323;
mov.u64 %rd576, %rd181;
mov.u64 %rd600, %rd178;

BB78_175:
mov.pred %p121, -1;
setp.ge.u64	%p122, %rd577, %rd131;
mov.pred %p140, %p121;
@%p122 bra BB78_178;

setp.ge.u64	%p124, %rd601, %rd128;
mov.pred %p140, %p93;
@%p124 bra BB78_178;

ld.local.u32 %r228, [%rd2];
ld.local.u32 %r229, [%rd3];
setp.le.s32	%p140, %r229, %r228;

BB78_178:
selp.b64	%rd325, %rd2, %rd3, %p140;
ld.local.u32 %r128, [%rd325];
ld.local.u64 %rd188, [%rd325+8];
@%p140 bra BB78_180;
bra.uni BB78_179;

BB78_180:
ld.global.u32 %r231, [%rd600+16];
st.local.u32 [%rd2], %r231;
ld.global.u64 %rd327, [%rd600+24];
st.local.u64 [%rd2+8], %rd327;
bra.uni BB78_181;

BB78_179:
ld.global.u32 %r230, [%rd576+16];
st.local.u32 [%rd3], %r230;
ld.global.u64 %rd326, [%rd576+24];
st.local.u64 [%rd3+8], %rd326;

BB78_181:
setp.eq.s32	%p15, %r110, 0;
bar.sync 0;
@%p15 bra BB78_183;

st.global.u32 [%rd37], %r122;
st.global.u64 [%rd37+8], %rd136;

BB78_183:
setp.lt.u32	%p125, %r110, 2;
@%p125 bra BB78_185;

st.global.u32 [%rd37+16], %r123;
st.global.u64 [%rd37+24], %rd143;

BB78_185:
setp.lt.u32	%p126, %r110, 3;
@%p126 bra BB78_187;

st.global.u32 [%rd37+32], %r124;
st.global.u64 [%rd37+40], %rd152;

BB78_187:
setp.lt.u32	%p127, %r110, 4;
@%p127 bra BB78_189;

st.global.u32 [%rd37+48], %r125;
st.global.u64 [%rd37+56], %rd161;

BB78_189:
setp.lt.u32	%p128, %r110, 5;
@%p128 bra BB78_191;

st.global.u32 [%rd37+64], %r126;
st.global.u64 [%rd37+72], %rd170;

BB78_191:
setp.lt.u32	%p129, %r110, 6;
@%p129 bra BB78_193;

st.global.u32 [%rd37+80], %r127;
st.global.u64 [%rd37+88], %rd179;

BB78_193:
setp.lt.u32	%p130, %r110, 7;
@%p130 bra BB78_195;

st.global.u32 [%rd37+96], %r128;
st.global.u64 [%rd37+104], %rd188;

BB78_195:
bar.sync 0;
shl.b32 %r443, %r443, 1;
setp.lt.u32	%p131, %r443, 257;
@%p131 bra BB78_132;

setp.ge.u32	%p132, %r446, %r1;
@%p132 bra BB78_198;

BB78_197:
cvt.u64.u32	%rd328, %r446;
add.s64 %rd329, %rd328, %rd198;
shl.b64 %rd330, %rd329, 2;
add.s64 %rd331, %rd119, %rd330;
shl.b64 %rd332, %rd329, 3;
add.s64 %rd333, %rd120, %rd332;
add.s64 %rd334, %rd328, %rd1;
shl.b64 %rd335, %rd334, 4;
add.s64 %rd336, %rd5, %rd335;
ld.global.u32 %r234, [%rd336];
st.global.u32 [%rd331], %r234;
ld.global.u64 %rd337, [%rd336+8];
st.global.u64 [%rd333], %rd337;
add.s32 %r446, %r446, 256;
setp.lt.u32	%p133, %r446, %r1;
@%p133 bra BB78_197;

BB78_198:
bar.sync 0;
ret;
}


.visible .entry _ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_23stable_sort_each_detail29stable_sort_each_copy_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEENS_12zip_iteratorINS_5tupleINS_10device_ptrIiEENSB_IlEENS_9null_typeESE_SE_SE_SE_SE_SE_SE_EEEElSG_NS_6detail13compare_firstI10ThrustGTOpIiEEEEEEEvT_(
.param .align 8 .b8 _ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_23stable_sort_each_detail29stable_sort_each_copy_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEENS_12zip_iteratorINS_5tupleINS_10device_ptrIiEENSB_IlEENS_9null_typeESE_SE_SE_SE_SE_SE_SE_EEEElSG_NS_6detail13compare_firstI10ThrustGTOpIiEEEEEEEvT__param_0[48]
)
.maxntid 256, 1, 1
.minnctapersm 1
{
.local .align 8 .b8 __local_depot79[144];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<137>;
.reg .b16 %rs<17>;
.reg .b32 %r<453>;
.reg .b64 %rd<598>;


mov.u64 %rd597, __local_depot79;
cvta.local.u64 %SP, %rd597;
ld.param.u64 %rd187, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_23stable_sort_each_detail29stable_sort_each_copy_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEENS_12zip_iteratorINS_5tupleINS_10device_ptrIiEENSB_IlEENS_9null_typeESE_SE_SE_SE_SE_SE_SE_EEEElSG_NS_6detail13compare_firstI10ThrustGTOpIiEEEEEEEvT__param_0+8];
ld.param.u64 %rd186, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_23stable_sort_each_detail29stable_sort_each_copy_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEENS_12zip_iteratorINS_5tupleINS_10device_ptrIiEENSB_IlEENS_9null_typeESE_SE_SE_SE_SE_SE_SE_EEEElSG_NS_6detail13compare_firstI10ThrustGTOpIiEEEEEEEvT__param_0];
ld.param.u64 %rd188, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_23stable_sort_each_detail29stable_sort_each_copy_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEENS_12zip_iteratorINS_5tupleINS_10device_ptrIiEENSB_IlEENS_9null_typeESE_SE_SE_SE_SE_SE_SE_EEEElSG_NS_6detail13compare_firstI10ThrustGTOpIiEEEEEEEvT__param_0+16];
mov.u32 %r131, %ctaid.x;
mul.lo.s32 %r132, %r131, 1792;
cvt.u64.u32	%rd191, %r132;
sub.s64 %rd192, %rd188, %rd191;
cvt.u32.u64	%r133, %rd192;
mov.u32 %r134, 1792;
min.u32 %r1, %r133, %r134;
add.u64 %rd193, %SP, 16;
cvta.to.local.u64 %rd1, %rd193;
add.u64 %rd194, %SP, 0;
cvta.to.local.u64 %rd2, %rd194;
add.u64 %rd195, %SP, 32;
cvta.to.local.u64 %rd3, %rd195;
cvta.to.global.u64 %rd196, %rd186;
cvta.to.global.u64 %rd197, %rd187;
setp.gt.u32	%p16, %r1, 1791;
mov.u32 %r452, %tid.x;
cvt.u64.u32	%rd198, %r452;
add.s64 %rd199, %rd198, %rd191;
shl.b64 %rd200, %rd199, 2;
add.s64 %rd4, %rd196, %rd200;
shl.b64 %rd201, %rd199, 3;
add.s64 %rd5, %rd197, %rd201;
@%p16 bra BB79_15;
bra.uni BB79_1;

BB79_15:
ld.global.u32 %r258, [%rd4];
ld.global.u64 %rd345, [%rd5];
ld.global.u32 %r259, [%rd4+1024];
ld.global.u64 %rd346, [%rd5+2048];
ld.global.u32 %r260, [%rd4+2048];
ld.global.u64 %rd347, [%rd5+4096];
ld.global.u32 %r261, [%rd4+3072];
ld.global.u64 %rd348, [%rd5+6144];
ld.global.u32 %r262, [%rd4+4096];
ld.global.u64 %rd349, [%rd5+8192];
ld.global.u32 %r242, [%rd4+5120];
ld.global.u64 %rd330, [%rd5+10240];
ld.global.u32 %r243, [%rd4+6144];
ld.global.u64 %rd355, [%rd5+12288];
bra.uni BB79_16;

BB79_1:
mov.u32 %r135, 0;
mov.u64 %rd202, 0;
setp.ge.u32	%p17, %r452, %r1;
mov.u64 %rd354, %rd202;
mov.u32 %r267, %r135;
@%p17 bra BB79_3;

ld.global.u32 %r3, [%rd4];
ld.global.u64 %rd6, [%rd5];
mov.u64 %rd354, %rd6;
mov.u32 %r267, %r3;

BB79_3:
mov.u32 %r248, %r267;
mov.u32 %r258, %r248;
mov.u64 %rd335, %rd354;
mov.u64 %rd345, %rd335;
add.s32 %r137, %r452, 256;
setp.ge.u32	%p18, %r137, %r1;
mov.u64 %rd353, %rd202;
mov.u32 %r266, %r135;
@%p18 bra BB79_5;

ld.global.u32 %r266, [%rd4+1024];
ld.global.u64 %rd353, [%rd5+2048];

BB79_5:
mov.u32 %r259, %r266;
mov.u64 %rd346, %rd353;
add.s32 %r139, %r452, 512;
setp.ge.u32	%p19, %r139, %r1;
mov.u64 %rd352, %rd202;
mov.u32 %r265, %r135;
@%p19 bra BB79_7;

ld.global.u32 %r265, [%rd4+2048];
ld.global.u64 %rd352, [%rd5+4096];

BB79_7:
mov.u32 %r260, %r265;
mov.u64 %rd347, %rd352;
add.s32 %r141, %r452, 768;
setp.ge.u32	%p20, %r141, %r1;
mov.u64 %rd351, %rd202;
mov.u32 %r264, %r135;
@%p20 bra BB79_9;

ld.global.u32 %r264, [%rd4+3072];
ld.global.u64 %rd351, [%rd5+6144];

BB79_9:
mov.u32 %r261, %r264;
mov.u64 %rd348, %rd351;
add.s32 %r143, %r452, 1024;
setp.ge.u32	%p21, %r143, %r1;
mov.u64 %rd350, %rd202;
mov.u32 %r263, %r135;
@%p21 bra BB79_11;

ld.global.u32 %r263, [%rd4+4096];
ld.global.u64 %rd350, [%rd5+8192];

BB79_11:
mov.u32 %r262, %r263;
mov.u64 %rd349, %rd350;
mov.u32 %r242, 0;
mov.u64 %rd330, 0;
add.s32 %r145, %r452, 1280;
setp.ge.u32	%p22, %r145, %r1;
@%p22 bra BB79_13;

ld.global.u32 %r242, [%rd4+5120];
ld.global.u64 %rd330, [%rd5+10240];

BB79_13:
mov.u32 %r243, 0;
mov.u64 %rd355, 0;
add.s32 %r147, %r452, 1536;
setp.ge.u32	%p23, %r147, %r1;
@%p23 bra BB79_16;

ld.global.u32 %r243, [%rd4+6144];
ld.global.u64 %rd355, [%rd5+12288];

BB79_16:
mul.wide.u32 %rd209, %r452, 16;
mov.u64 %rd210, _ZN6thrust6system4cuda6detail4smemE;
add.s64 %rd33, %rd210, %rd209;
@%p16 bra BB79_31;
bra.uni BB79_17;

BB79_31:
st.shared.u32 [%rd33], %r258;
st.shared.u32 [%rd33+4096], %r259;
st.shared.u32 [%rd33+8192], %r260;
st.shared.u32 [%rd33+12288], %r261;
st.shared.u32 [%rd33+16384], %r262;
st.shared.u32 [%rd33+20480], %r242;
st.shared.u32 [%rd33+24576], %r243;
st.shared.u64 [%rd33+8], %rd345;
st.shared.u64 [%rd33+4104], %rd346;
st.shared.u64 [%rd33+8200], %rd347;
st.shared.u64 [%rd33+12296], %rd348;
st.shared.u64 [%rd33+16392], %rd349;
st.shared.u64 [%rd33+20488], %rd330;
bra.uni BB79_32;

BB79_17:
setp.ge.u32	%p25, %r452, %r1;
@%p25 bra BB79_19;

st.shared.u32 [%rd33], %r258;
st.shared.u64 [%rd33+8], %rd345;

BB79_19:
add.s32 %r148, %r452, 256;
setp.ge.u32	%p26, %r148, %r1;
@%p26 bra BB79_21;

st.shared.u32 [%rd33+4096], %r259;
st.shared.u64 [%rd33+4104], %rd346;

BB79_21:
add.s32 %r149, %r452, 512;
setp.ge.u32	%p27, %r149, %r1;
@%p27 bra BB79_23;

st.shared.u32 [%rd33+8192], %r260;
st.shared.u64 [%rd33+8200], %rd347;

BB79_23:
add.s32 %r150, %r452, 768;
setp.ge.u32	%p28, %r150, %r1;
@%p28 bra BB79_25;

st.shared.u32 [%rd33+12288], %r261;
st.shared.u64 [%rd33+12296], %rd348;

BB79_25:
add.s32 %r151, %r452, 1024;
setp.ge.u32	%p29, %r151, %r1;
@%p29 bra BB79_27;

st.shared.u32 [%rd33+16384], %r262;
st.shared.u64 [%rd33+16392], %rd349;

BB79_27:
add.s32 %r152, %r452, 1280;
setp.ge.u32	%p30, %r152, %r1;
@%p30 bra BB79_29;

st.shared.u32 [%rd33+20480], %r242;
st.shared.u64 [%rd33+20488], %rd330;

BB79_29:
add.s32 %r153, %r452, 1536;
setp.ge.u32	%p31, %r153, %r1;
@%p31 bra BB79_33;

st.shared.u32 [%rd33+24576], %r243;

BB79_32:
st.shared.u64 [%rd33+24584], %rd355;

BB79_33:
bar.sync 0;
mov.u32 %r154, 0;
st.local.u32 [%rd3], %r154;
st.local.u32 [%rd3+16], %r154;
st.local.u32 [%rd3+32], %r154;
st.local.u32 [%rd3+48], %r154;
st.local.u32 [%rd3+64], %r154;
st.local.u32 [%rd3+80], %r154;
st.local.u32 [%rd3+96], %r154;
mov.u64 %rd211, 0;
st.local.u64 [%rd3+8], %rd211;
st.local.u64 [%rd3+24], %rd211;
st.local.u64 [%rd3+40], %rd211;
st.local.u64 [%rd3+56], %rd211;
st.local.u64 [%rd3+72], %rd211;
st.local.u64 [%rd3+88], %rd211;
st.local.u64 [%rd3+104], %rd211;
mul.lo.s32 %r155, %r452, 7;
add.s32 %r156, %r155, 7;
setp.gt.u32	%p32, %r156, %r1;
mad.lo.s32 %r32, %r452, -7, %r1;
selp.b32	%r33, %r32, 7, %p32;
cvt.u64.u32	%rd35, %r155;
setp.eq.s32	%p33, %r33, 0;
mul.wide.u32 %rd212, %r155, 16;
add.s64 %rd36, %rd210, %rd212;
mov.u64 %rd542, %rd211;
@%p33 bra BB79_35;

ld.shared.u32 %r157, [%rd36];
st.local.u32 [%rd3], %r157;
ld.shared.u64 %rd37, [%rd36+8];
st.local.u64 [%rd3+8], %rd37;
mov.u64 %rd542, %rd37;

BB79_35:
mov.u64 %rd359, %rd542;
mov.u64 %rd531, %rd359;
setp.lt.u32	%p34, %r33, 2;
mov.u32 %r438, %r154;
mov.u64 %rd541, %rd211;
@%p34 bra BB79_37;

ld.shared.u32 %r34, [%rd36+16];
st.local.u32 [%rd3+16], %r34;
ld.shared.u64 %rd541, [%rd36+24];
st.local.u64 [%rd3+24], %rd541;
mov.u32 %r438, %r34;

BB79_37:
mov.u64 %rd532, %rd541;
mov.u32 %r270, %r438;
mov.u32 %r430, %r270;
setp.lt.u32	%p35, %r33, 3;
mov.u32 %r437, %r154;
mov.u64 %rd540, %rd211;
@%p35 bra BB79_39;

ld.shared.u32 %r437, [%rd36+32];
st.local.u32 [%rd3+32], %r437;
ld.shared.u64 %rd540, [%rd36+40];
st.local.u64 [%rd3+40], %rd540;

BB79_39:
mov.u64 %rd533, %rd540;
mov.u32 %r432, %r437;
setp.lt.u32	%p36, %r33, 4;
mov.u32 %r436, %r154;
mov.u64 %rd539, %rd211;
@%p36 bra BB79_41;

ld.shared.u32 %r436, [%rd36+48];
st.local.u32 [%rd3+48], %r436;
ld.shared.u64 %rd539, [%rd36+56];
st.local.u64 [%rd3+56], %rd539;

BB79_41:
mov.u64 %rd534, %rd539;
mov.u32 %r431, %r436;
mov.u32 %r443, 0;
mov.u64 %rd547, 0;
setp.lt.u32	%p37, %r33, 5;
@%p37 bra BB79_43;

ld.shared.u32 %r443, [%rd36+64];
st.local.u32 [%rd3+64], %r443;
ld.shared.u64 %rd547, [%rd36+72];
st.local.u64 [%rd3+72], %rd547;

BB79_43:
mov.u64 %rd545, %rd547;
mov.u32 %r441, %r443;
mov.u32 %r446, 0;
mov.u64 %rd550, 0;
setp.lt.u32	%p38, %r33, 6;
@%p38 bra BB79_45;

ld.shared.u32 %r446, [%rd36+80];
st.local.u32 [%rd3+80], %r446;
ld.shared.u64 %rd550, [%rd36+88];
st.local.u64 [%rd3+88], %rd550;

BB79_45:
mov.u64 %rd548, %rd550;
mov.u32 %r444, %r446;
mov.u32 %r448, 0;
mov.u64 %rd552, 0;
setp.lt.u32	%p39, %r33, 7;
@%p39 bra BB79_47;

ld.shared.u32 %r448, [%rd36+96];
st.local.u32 [%rd3+96], %r448;
ld.shared.u64 %rd552, [%rd36+104];
st.local.u64 [%rd3+104], %rd552;

BB79_47:
mov.u64 %rd551, %rd552;
mov.u32 %r447, %r448;
setp.gt.u32	%p40, %r33, 6;
@%p40 bra BB79_74;

ld.local.u32 %r164, [%rd3];
ld.local.u64 %rd220, [%rd3+8];
st.local.u64 [%rd2+8], %rd220;
st.local.u32 [%rd2], %r164;
@%p34 bra BB79_50;

ld.local.u32 %r165, [%rd2];
setp.gt.s32	%p42, %r165, %r430;
min.s32 %r166, %r430, %r165;
add.s64 %rd225, %rd3, 16;
selp.b64	%rd226, %rd225, %rd2, %p42;
st.local.u32 [%rd2], %r166;
ld.local.u64 %rd227, [%rd226+8];
st.local.u64 [%rd2+8], %rd227;

BB79_50:
@%p35 bra BB79_52;

ld.local.u32 %r167, [%rd2];
setp.gt.s32	%p44, %r167, %r432;
min.s32 %r168, %r432, %r167;
add.s64 %rd230, %rd3, 32;
selp.b64	%rd231, %rd230, %rd2, %p44;
st.local.u32 [%rd2], %r168;
ld.local.u64 %rd232, [%rd231+8];
st.local.u64 [%rd2+8], %rd232;

BB79_52:
@%p36 bra BB79_54;

ld.local.u32 %r169, [%rd2];
setp.gt.s32	%p46, %r169, %r431;
min.s32 %r170, %r431, %r169;
add.s64 %rd235, %rd3, 48;
selp.b64	%rd236, %rd235, %rd2, %p46;
st.local.u32 [%rd2], %r170;
ld.local.u64 %rd237, [%rd236+8];
st.local.u64 [%rd2+8], %rd237;

BB79_54:
@%p37 bra BB79_56;

ld.local.u32 %r171, [%rd2];
setp.gt.s32	%p48, %r171, %r441;
min.s32 %r172, %r441, %r171;
add.s64 %rd240, %rd3, 64;
selp.b64	%rd241, %rd240, %rd2, %p48;
st.local.u32 [%rd2], %r172;
ld.local.u64 %rd242, [%rd241+8];
st.local.u64 [%rd2+8], %rd242;

BB79_56:
@%p38 bra BB79_58;

ld.local.u32 %r173, [%rd2];
setp.gt.s32	%p50, %r173, %r444;
min.s32 %r174, %r444, %r173;
add.s64 %rd245, %rd3, 80;
selp.b64	%rd246, %rd245, %rd2, %p50;
st.local.u32 [%rd2], %r174;
ld.local.u64 %rd247, [%rd246+8];
st.local.u64 [%rd2+8], %rd247;

BB79_58:
@%p39 bra BB79_60;

ld.local.u32 %r175, [%rd2];
setp.gt.s32	%p52, %r175, %r447;
min.s32 %r176, %r447, %r175;
add.s64 %rd250, %rd3, 96;
selp.b64	%rd251, %rd250, %rd2, %p52;
st.local.u32 [%rd2], %r176;
ld.local.u64 %rd252, [%rd251+8];
st.local.u64 [%rd2+8], %rd252;

BB79_60:
setp.ne.s32	%p53, %r33, 0;
mov.u64 %rd538, %rd531;
@%p53 bra BB79_62;

ld.local.u32 %r177, [%rd2];
st.local.u32 [%rd3], %r177;
ld.local.u64 %rd538, [%rd2+8];
st.local.u64 [%rd3+8], %rd538;

BB79_62:
mov.u64 %rd531, %rd538;
setp.gt.u32	%p54, %r33, 1;
mov.u32 %r435, %r430;
mov.u64 %rd537, %rd532;
@%p54 bra BB79_64;

ld.local.u32 %r435, [%rd2];
st.local.u32 [%rd3+16], %r435;
ld.local.u64 %rd537, [%rd2+8];
st.local.u64 [%rd3+24], %rd537;

BB79_64:
mov.u64 %rd532, %rd537;
mov.u32 %r430, %r435;
setp.gt.u32	%p55, %r33, 2;
mov.u32 %r434, %r432;
mov.u64 %rd536, %rd533;
@%p55 bra BB79_66;

ld.local.u32 %r434, [%rd2];
st.local.u32 [%rd3+32], %r434;
ld.local.u64 %rd536, [%rd2+8];
st.local.u64 [%rd3+40], %rd536;

BB79_66:
mov.u64 %rd533, %rd536;
mov.u32 %r432, %r434;
setp.gt.u32	%p56, %r33, 3;
mov.u32 %r433, %r431;
mov.u64 %rd535, %rd534;
@%p56 bra BB79_68;

ld.local.u32 %r433, [%rd2];
st.local.u32 [%rd3+48], %r433;
ld.local.u64 %rd535, [%rd2+8];
st.local.u64 [%rd3+56], %rd535;

BB79_68:
mov.u64 %rd534, %rd535;
mov.u32 %r431, %r433;
setp.gt.u32	%p57, %r33, 4;
mov.u32 %r442, %r441;
mov.u64 %rd546, %rd545;
@%p57 bra BB79_70;

ld.local.u32 %r442, [%rd2];
st.local.u32 [%rd3+64], %r442;
ld.local.u64 %rd546, [%rd2+8];
st.local.u64 [%rd3+72], %rd546;

BB79_70:
mov.u64 %rd545, %rd546;
mov.u32 %r441, %r442;
setp.gt.u32	%p58, %r33, 5;
mov.u32 %r445, %r444;
mov.u64 %rd549, %rd548;
@%p58 bra BB79_72;

ld.local.u32 %r445, [%rd2];
st.local.u32 [%rd3+80], %r445;
ld.local.u64 %rd549, [%rd2+8];
st.local.u64 [%rd3+88], %rd549;

BB79_72:
mov.u64 %rd548, %rd549;
mov.u32 %r444, %r445;
@%p40 bra BB79_74;

ld.local.u32 %r447, [%rd2];
st.local.u32 [%rd3+96], %r447;
ld.local.u64 %rd551, [%rd2+8];
st.local.u64 [%rd3+104], %rd551;

BB79_74:
mov.u64 %rd486, %rd531;
mov.u64 %rd487, %rd532;
mov.u64 %rd488, %rd533;
mov.u64 %rd489, %rd534;
mov.u64 %rd490, %rd545;
mov.u64 %rd491, %rd548;
mov.u64 %rd492, %rd551;
mov.u32 %r387, %r430;
mov.u32 %r389, %r431;
mov.u32 %r388, %r432;
mov.u32 %r391, %r444;
mov.u32 %r390, %r441;
mov.u32 %r392, %r447;
cvt.u32.u64	%r178, %rd35;
setp.ge.u32	%p60, %r178, %r1;
@%p60 bra BB79_117;

ld.local.u32 %r63, [%rd3];
setp.le.s32	%p61, %r387, %r63;
mov.u32 %r428, %r387;
mov.u32 %r429, %r63;
mov.u64 %rd529, %rd487;
mov.u64 %rd530, %rd486;
@%p61 bra BB79_77;

st.local.u32 [%rd3], %r387;
st.local.u32 [%rd3+16], %r63;
st.local.u64 [%rd3+8], %rd487;
st.local.u64 [%rd3+24], %rd486;
mov.u32 %r309, %r387;
mov.u32 %r428, %r63;
mov.u32 %r429, %r309;
mov.u64 %rd530, %rd487;
mov.u64 %rd529, %rd486;

BB79_77:
mov.u64 %rd525, %rd529;
mov.u64 %rd520, %rd530;
mov.u32 %r424, %r428;
mov.u32 %r419, %r429;
setp.le.s32	%p62, %r389, %r388;
mov.u32 %r426, %r388;
mov.u32 %r427, %r389;
mov.u64 %rd528, %rd489;
mov.u64 %rd527, %rd488;
@%p62 bra BB79_79;

st.local.u32 [%rd3+32], %r389;
st.local.u32 [%rd3+48], %r388;
st.local.u64 [%rd3+40], %rd489;
st.local.u64 [%rd3+56], %rd488;
mov.u32 %r427, %r388;
mov.u32 %r426, %r389;
mov.u64 %rd527, %rd489;
mov.u64 %rd528, %rd488;

BB79_79:
mov.u64 %rd74, %rd527;
mov.u64 %rd523, %rd528;
mov.u32 %r67, %r426;
mov.u32 %r422, %r427;
setp.le.s32	%p63, %r391, %r390;
mov.u32 %r439, %r390;
mov.u32 %r440, %r391;
mov.u64 %rd544, %rd491;
mov.u64 %rd543, %rd490;
@%p63 bra BB79_81;

st.local.u32 [%rd3+64], %r391;
st.local.u32 [%rd3+80], %r390;
st.local.u64 [%rd3+72], %rd491;
st.local.u64 [%rd3+88], %rd490;
mov.u32 %r440, %r390;
mov.u32 %r439, %r391;
mov.u64 %rd543, %rd491;
mov.u64 %rd544, %rd490;

BB79_81:
mov.u64 %rd76, %rd543;
mov.u64 %rd75, %rd544;
mov.u32 %r69, %r439;
mov.u32 %r68, %r440;
setp.le.s32	%p64, %r67, %r424;
mov.u32 %r425, %r67;
mov.u64 %rd526, %rd74;
@%p64 bra BB79_83;

st.local.u32 [%rd3+16], %r67;
st.local.u32 [%rd3+32], %r424;
st.local.u64 [%rd3+24], %rd74;
st.local.u64 [%rd3+40], %rd525;
mov.u32 %r314, %r424;
mov.u32 %r424, %r67;
mov.u32 %r425, %r314;
mov.u64 %rd409, %rd525;
mov.u64 %rd525, %rd74;
mov.u64 %rd526, %rd409;

BB79_83:
mov.u64 %rd78, %rd525;
mov.u64 %rd517, %rd526;
mov.u32 %r71, %r424;
mov.u32 %r416, %r425;
setp.le.s32	%p65, %r69, %r422;
mov.u32 %r423, %r69;
mov.u64 %rd524, %rd76;
@%p65 bra BB79_85;

st.local.u32 [%rd3+48], %r69;
st.local.u32 [%rd3+64], %r422;
st.local.u64 [%rd3+56], %rd76;
st.local.u64 [%rd3+72], %rd523;
mov.u32 %r316, %r422;
mov.u32 %r422, %r69;
mov.u32 %r423, %r316;
mov.u64 %rd411, %rd523;
mov.u64 %rd523, %rd76;
mov.u64 %rd524, %rd411;

BB79_85:
mov.u64 %rd80, %rd523;
mov.u64 %rd515, %rd524;
mov.u32 %r73, %r422;
mov.u32 %r414, %r423;
setp.le.s32	%p66, %r392, %r68;
mov.u32 %r421, %r392;
mov.u32 %r420, %r68;
mov.u64 %rd522, %rd492;
mov.u64 %rd521, %rd75;
@%p66 bra BB79_87;

st.local.u32 [%rd3+80], %r392;
st.local.u32 [%rd3+96], %r68;
st.local.u64 [%rd3+88], %rd492;
st.local.u64 [%rd3+104], %rd75;
mov.u32 %r294, %r392;
mov.u32 %r421, %r68;
mov.u32 %r420, %r294;
mov.u64 %rd387, %rd492;
mov.u64 %rd522, %rd75;
mov.u64 %rd521, %rd387;

BB79_87:
mov.u64 %rd82, %rd521;
mov.u64 %rd510, %rd522;
mov.u32 %r75, %r420;
mov.u32 %r409, %r421;
setp.le.s32	%p67, %r71, %r419;
mov.u32 %r418, %r71;
mov.u64 %rd519, %rd78;
@%p67 bra BB79_89;

st.local.u32 [%rd3], %r71;
st.local.u32 [%rd3+16], %r419;
st.local.u64 [%rd3+8], %rd78;
st.local.u64 [%rd3+24], %rd520;
mov.u32 %r312, %r419;
mov.u32 %r419, %r71;
mov.u32 %r418, %r312;
mov.u64 %rd407, %rd520;
mov.u64 %rd520, %rd78;
mov.u64 %rd519, %rd407;

BB79_89:
mov.u64 %rd513, %rd519;
mov.u64 %rd508, %rd520;
mov.u32 %r412, %r418;
mov.u32 %r407, %r419;
setp.le.s32	%p68, %r73, %r416;
mov.u32 %r417, %r73;
mov.u64 %rd518, %rd80;
@%p68 bra BB79_91;

st.local.u32 [%rd3+32], %r73;
st.local.u32 [%rd3+48], %r416;
st.local.u64 [%rd3+40], %rd80;
st.local.u64 [%rd3+56], %rd517;
mov.u32 %r324, %r416;
mov.u32 %r416, %r73;
mov.u32 %r417, %r324;
mov.u64 %rd419, %rd517;
mov.u64 %rd517, %rd80;
mov.u64 %rd518, %rd419;

BB79_91:
mov.u64 %rd86, %rd517;
mov.u64 %rd511, %rd518;
mov.u32 %r79, %r416;
mov.u32 %r410, %r417;
setp.le.s32	%p69, %r75, %r414;
mov.u32 %r415, %r75;
mov.u64 %rd516, %rd82;
@%p69 bra BB79_93;

st.local.u32 [%rd3+64], %r75;
st.local.u32 [%rd3+80], %r414;
st.local.u64 [%rd3+72], %rd82;
st.local.u64 [%rd3+88], %rd515;
mov.u32 %r328, %r414;
mov.u32 %r414, %r75;
mov.u32 %r415, %r328;
mov.u64 %rd423, %rd515;
mov.u64 %rd515, %rd82;
mov.u64 %rd516, %rd423;

BB79_93:
mov.u64 %rd88, %rd515;
mov.u64 %rd87, %rd516;
mov.u32 %r81, %r414;
mov.u32 %r80, %r415;
setp.le.s32	%p70, %r79, %r412;
mov.u32 %r413, %r79;
mov.u64 %rd514, %rd86;
@%p70 bra BB79_95;

st.local.u32 [%rd3+16], %r79;
st.local.u32 [%rd3+32], %r412;
st.local.u64 [%rd3+24], %rd86;
st.local.u64 [%rd3+40], %rd513;
mov.u32 %r338, %r412;
mov.u32 %r412, %r79;
mov.u32 %r413, %r338;
mov.u64 %rd433, %rd513;
mov.u64 %rd513, %rd86;
mov.u64 %rd514, %rd433;

BB79_95:
mov.u64 %rd90, %rd513;
mov.u64 %rd505, %rd514;
mov.u32 %r83, %r412;
mov.u32 %r404, %r413;
setp.le.s32	%p71, %r81, %r410;
mov.u32 %r411, %r81;
mov.u64 %rd512, %rd88;
@%p71 bra BB79_97;

st.local.u32 [%rd3+48], %r81;
st.local.u32 [%rd3+64], %r410;
st.local.u64 [%rd3+56], %rd88;
st.local.u64 [%rd3+72], %rd511;
mov.u32 %r340, %r410;
mov.u32 %r410, %r81;
mov.u32 %r411, %r340;
mov.u64 %rd435, %rd511;
mov.u64 %rd511, %rd88;
mov.u64 %rd512, %rd435;

BB79_97:
mov.u64 %rd92, %rd511;
mov.u64 %rd503, %rd512;
mov.u32 %r85, %r410;
mov.u32 %r402, %r411;
setp.le.s32	%p72, %r409, %r80;
mov.u32 %r408, %r80;
mov.u64 %rd509, %rd87;
@%p72 bra BB79_99;

st.local.u32 [%rd3+80], %r409;
st.local.u32 [%rd3+96], %r80;
st.local.u64 [%rd3+88], %rd510;
st.local.u64 [%rd3+104], %rd87;
mov.u32 %r332, %r409;
mov.u32 %r409, %r80;
mov.u32 %r408, %r332;
mov.u64 %rd427, %rd510;
mov.u64 %rd510, %rd87;
mov.u64 %rd509, %rd427;

BB79_99:
mov.u64 %rd94, %rd509;
mov.u64 %rd498, %rd510;
mov.u32 %r87, %r408;
mov.u32 %r397, %r409;
setp.le.s32	%p73, %r83, %r407;
mov.u32 %r406, %r83;
mov.u64 %rd507, %rd90;
@%p73 bra BB79_101;

st.local.u32 [%rd3], %r83;
st.local.u32 [%rd3+16], %r407;
st.local.u64 [%rd3+8], %rd90;
st.local.u64 [%rd3+24], %rd508;
mov.u32 %r336, %r407;
mov.u32 %r407, %r83;
mov.u32 %r406, %r336;
mov.u64 %rd431, %rd508;
mov.u64 %rd508, %rd90;
mov.u64 %rd507, %rd431;

BB79_101:
mov.u64 %rd501, %rd507;
mov.u64 %rd495, %rd508;
mov.u32 %r400, %r406;
mov.u32 %r88, %r407;
setp.le.s32	%p74, %r85, %r404;
mov.u32 %r405, %r85;
mov.u64 %rd506, %rd92;
@%p74 bra BB79_103;

st.local.u32 [%rd3+32], %r85;
st.local.u32 [%rd3+48], %r404;
st.local.u64 [%rd3+40], %rd92;
st.local.u64 [%rd3+56], %rd505;
mov.u32 %r348, %r404;
mov.u32 %r404, %r85;
mov.u32 %r405, %r348;
mov.u64 %rd443, %rd505;
mov.u64 %rd505, %rd92;
mov.u64 %rd506, %rd443;

BB79_103:
mov.u64 %rd98, %rd505;
mov.u64 %rd499, %rd506;
mov.u32 %r91, %r404;
mov.u32 %r398, %r405;
setp.le.s32	%p75, %r87, %r402;
mov.u32 %r403, %r87;
mov.u64 %rd504, %rd94;
@%p75 bra BB79_105;

st.local.u32 [%rd3+64], %r87;
st.local.u32 [%rd3+80], %r402;
st.local.u64 [%rd3+72], %rd94;
st.local.u64 [%rd3+88], %rd503;
mov.u32 %r352, %r402;
mov.u32 %r402, %r87;
mov.u32 %r403, %r352;
mov.u64 %rd447, %rd503;
mov.u64 %rd503, %rd94;
mov.u64 %rd504, %rd447;

BB79_105:
mov.u64 %rd100, %rd503;
mov.u64 %rd99, %rd504;
mov.u32 %r93, %r402;
mov.u32 %r92, %r403;
setp.le.s32	%p76, %r91, %r400;
mov.u32 %r401, %r91;
mov.u64 %rd502, %rd98;
@%p76 bra BB79_107;

st.local.u32 [%rd3+16], %r91;
st.local.u32 [%rd3+32], %r400;
st.local.u64 [%rd3+24], %rd98;
st.local.u64 [%rd3+40], %rd501;
mov.u32 %r361, %r400;
mov.u32 %r400, %r91;
mov.u32 %r401, %r361;
mov.u64 %rd457, %rd501;
mov.u64 %rd501, %rd98;
mov.u64 %rd502, %rd457;

BB79_107:
mov.u64 %rd102, %rd501;
mov.u64 %rd493, %rd502;
mov.u32 %r95, %r400;
mov.u32 %r393, %r401;
setp.le.s32	%p77, %r93, %r398;
mov.u32 %r399, %r93;
mov.u64 %rd500, %rd100;
@%p77 bra BB79_109;

st.local.u32 [%rd3+48], %r93;
st.local.u32 [%rd3+64], %r398;
st.local.u64 [%rd3+56], %rd100;
st.local.u64 [%rd3+72], %rd499;
mov.u32 %r363, %r398;
mov.u32 %r398, %r93;
mov.u32 %r399, %r363;
mov.u64 %rd459, %rd499;
mov.u64 %rd499, %rd100;
mov.u64 %rd500, %rd459;

BB79_109:
mov.u64 %rd104, %rd499;
mov.u64 %rd490, %rd500;
mov.u32 %r97, %r398;
mov.u32 %r390, %r399;
setp.le.s32	%p78, %r397, %r92;
mov.u32 %r396, %r92;
mov.u64 %rd497, %rd99;
@%p78 bra BB79_111;

st.local.u32 [%rd3+80], %r397;
st.local.u32 [%rd3+96], %r92;
st.local.u64 [%rd3+88], %rd498;
st.local.u64 [%rd3+104], %rd99;
mov.u32 %r356, %r397;
mov.u32 %r397, %r92;
mov.u32 %r396, %r356;
mov.u64 %rd451, %rd498;
mov.u64 %rd498, %rd99;
mov.u64 %rd497, %rd451;

BB79_111:
mov.u64 %rd106, %rd497;
mov.u64 %rd492, %rd498;
mov.u32 %r99, %r396;
mov.u32 %r392, %r397;
setp.le.s32	%p79, %r95, %r88;
mov.u32 %r395, %r95;
mov.u64 %rd496, %rd102;
@%p79 bra BB79_113;

st.local.u32 [%rd3], %r95;
st.local.u32 [%rd3+16], %r88;
st.local.u64 [%rd3+8], %rd102;
st.local.u64 [%rd3+24], %rd495;
mov.u32 %r395, %r88;
mov.u64 %rd455, %rd495;
mov.u64 %rd495, %rd102;
mov.u64 %rd496, %rd455;

BB79_113:
mov.u64 %rd486, %rd495;
mov.u64 %rd487, %rd496;
mov.u32 %r387, %r395;
setp.le.s32	%p80, %r97, %r393;
mov.u32 %r394, %r97;
mov.u64 %rd494, %rd104;
@%p80 bra BB79_115;

st.local.u32 [%rd3+32], %r97;
st.local.u32 [%rd3+48], %r393;
st.local.u64 [%rd3+40], %rd104;
st.local.u64 [%rd3+56], %rd493;
mov.u32 %r371, %r393;
mov.u32 %r393, %r97;
mov.u32 %r394, %r371;
mov.u64 %rd467, %rd493;
mov.u64 %rd493, %rd104;
mov.u64 %rd494, %rd467;

BB79_115:
mov.u64 %rd488, %rd493;
mov.u64 %rd489, %rd494;
mov.u32 %r388, %r393;
mov.u32 %r389, %r394;
setp.le.s32	%p81, %r99, %r390;
mov.u32 %r391, %r99;
mov.u64 %rd491, %rd106;
@%p81 bra BB79_117;

st.local.u32 [%rd3+64], %r99;
st.local.u32 [%rd3+80], %r390;
st.local.u64 [%rd3+72], %rd106;
st.local.u64 [%rd3+88], %rd490;
mov.u32 %r374, %r390;
mov.u32 %r390, %r99;
mov.u32 %r391, %r374;
mov.u64 %rd471, %rd490;
mov.u64 %rd490, %rd106;
mov.u64 %rd491, %rd471;

BB79_117:
@%p33 bra BB79_119;

ld.local.u32 %r179, [%rd3];
st.shared.u32 [%rd36], %r179;
st.shared.u64 [%rd36+8], %rd486;

BB79_119:
@%p34 bra BB79_121;

st.shared.u32 [%rd36+16], %r387;
st.shared.u64 [%rd36+24], %rd487;

BB79_121:
@%p35 bra BB79_123;

st.shared.u32 [%rd36+32], %r388;
st.shared.u64 [%rd36+40], %rd488;

BB79_123:
@%p36 bra BB79_125;

st.shared.u32 [%rd36+48], %r389;
st.shared.u64 [%rd36+56], %rd489;

BB79_125:
@%p37 bra BB79_127;

st.shared.u32 [%rd36+64], %r390;
st.shared.u64 [%rd36+72], %rd490;

BB79_127:
@%p38 bra BB79_129;

st.shared.u32 [%rd36+80], %r391;
st.shared.u64 [%rd36+88], %rd491;

BB79_129:
@%p39 bra BB79_131;

st.shared.u32 [%rd36+96], %r392;
st.shared.u64 [%rd36+104], %rd492;

BB79_131:
ld.param.u64 %rd324, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_23stable_sort_each_detail29stable_sort_each_copy_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEENS_12zip_iteratorINS_5tupleINS_10device_ptrIiEENSB_IlEENS_9null_typeESE_SE_SE_SE_SE_SE_SE_EEEElSG_NS_6detail13compare_firstI10ThrustGTOpIiEEEEEEEvT__param_0+32];
ld.param.u64 %rd323, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_23stable_sort_each_detail29stable_sort_each_copy_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEENS_12zip_iteratorINS_5tupleINS_10device_ptrIiEENSB_IlEENS_9null_typeESE_SE_SE_SE_SE_SE_SE_EEEElSG_NS_6detail13compare_firstI10ThrustGTOpIiEEEEEEEvT__param_0+24];
cvta.to.global.u64 %rd118, %rd323;
cvta.to.global.u64 %rd119, %rd324;
bar.sync 0;
mad.lo.s32 %r236, %r452, -7, %r1;
mov.u32 %r181, 7;
min.u32 %r109, %r236, %r181;
mov.u32 %r449, 2;

BB79_132:
neg.s32 %r182, %r449;
and.b32 %r183, %r452, %r182;
add.s32 %r184, %r449, -1;
and.b32 %r185, %r184, %r452;
mul.lo.s32 %r186, %r185, 7;
min.u32 %r111, %r186, %r1;
mul.lo.s32 %r187, %r183, 7;
shr.u32 %r188, %r449, 1;
mul.lo.s32 %r189, %r188, 7;
min.u32 %r190, %r187, %r1;
add.s32 %r191, %r190, %r189;
min.u32 %r192, %r191, %r1;
add.s32 %r193, %r192, %r189;
min.u32 %r112, %r193, %r1;
sub.s32 %r194, %r192, %r190;
sub.s32 %r195, %r112, %r192;
cvt.u64.u32	%rd120, %r190;
cvt.u64.u32	%rd121, %r192;
setp.lt.u32	%p89, %r111, %r195;
sub.s32 %r196, %r111, %r195;
selp.b32	%r451, 0, %r196, %p89;
min.u32 %r450, %r194, %r111;
setp.ge.u32	%p90, %r451, %r450;
@%p90 bra BB79_135;

add.s32 %r115, %r111, -1;

BB79_134:
add.s32 %r197, %r450, %r451;
shr.u32 %r198, %r197, 1;
sub.s32 %r199, %r115, %r198;
cvt.u64.u32	%rd267, %r199;
add.s64 %rd268, %rd267, %rd121;
cvt.u64.u32	%rd269, %r198;
add.s64 %rd270, %rd269, %rd120;
shl.b64 %rd271, %rd268, 4;
add.s64 %rd273, %rd210, %rd271;
shl.b64 %rd274, %rd270, 4;
add.s64 %rd275, %rd210, %rd274;
ld.shared.u32 %r200, [%rd275];
ld.shared.u32 %r201, [%rd273];
setp.gt.s32	%p91, %r201, %r200;
add.s32 %r202, %r198, 1;
selp.b32	%r451, %r451, %r202, %p91;
selp.b32	%r450, %r198, %r450, %p91;
setp.lt.u32	%p92, %r451, %r450;
@%p92 bra BB79_134;

BB79_135:
cvt.u64.u32	%rd276, %r451;
add.s64 %rd122, %rd276, %rd120;
shl.b64 %rd277, %rd122, 4;
add.s64 %rd123, %rd210, %rd277;
shl.b64 %rd279, %rd121, 4;
add.s64 %rd124, %rd210, %rd279;
cvt.u64.u32	%rd280, %r111;
add.s64 %rd281, %rd121, %rd280;
sub.s64 %rd125, %rd281, %rd276;
shl.b64 %rd282, %rd125, 4;
add.s64 %rd126, %rd210, %rd282;
mul.wide.u32 %rd283, %r112, 16;
add.s64 %rd127, %rd210, %rd283;
ld.shared.u32 %r203, [%rd123];
ld.shared.u64 %rd284, [%rd123+8];
st.local.u64 [%rd1+8], %rd284;
st.local.u32 [%rd1], %r203;
ld.shared.u32 %r204, [%rd126];
ld.shared.u64 %rd285, [%rd126+8];
st.local.u64 [%rd2+8], %rd285;
st.local.u32 [%rd2], %r204;
mov.pred %p130, -1;
setp.ge.u64	%p94, %rd126, %rd127;
@%p94 bra BB79_138;

mov.pred %p130, 0;
setp.ge.u64	%p96, %rd123, %rd124;
@%p96 bra BB79_138;

ld.local.u32 %r205, [%rd1];
ld.local.u32 %r206, [%rd2];
setp.le.s32	%p130, %r206, %r205;

BB79_138:
selp.b64	%rd286, %rd1, %rd2, %p130;
ld.local.u32 %r121, [%rd286];
ld.local.u64 %rd128, [%rd286+8];
@%p130 bra BB79_140;
bra.uni BB79_139;

BB79_140:
mov.u64 %rd574, %rd126;
add.s64 %rd293, %rd277, %rd210;
add.s64 %rd133, %rd293, 16;
mov.u64 %rd596, %rd133;
ld.shared.u32 %r208, [%rd123+16];
st.local.u32 [%rd1], %r208;
ld.shared.u64 %rd294, [%rd123+24];
st.local.u64 [%rd1+8], %rd294;
mov.u64 %rd563, %rd126;
mov.u64 %rd585, %rd133;
bra.uni BB79_141;

BB79_139:
mov.u64 %rd596, %rd123;
add.s64 %rd289, %rd282, %rd210;
add.s64 %rd130, %rd289, 16;
mov.u64 %rd574, %rd130;
ld.shared.u32 %r207, [%rd126+16];
st.local.u32 [%rd2], %r207;
ld.shared.u64 %rd290, [%rd126+24];
st.local.u64 [%rd2+8], %rd290;
mov.u64 %rd563, %rd130;
mov.u64 %rd585, %rd123;

BB79_141:
mov.u64 %rd138, %rd596;
mov.u64 %rd584, %rd585;
mov.u64 %rd136, %rd574;
mov.u64 %rd562, %rd563;
mov.pred %p131, -1;
setp.ge.u64	%p98, %rd562, %rd127;
@%p98 bra BB79_144;

mov.pred %p131, 0;
setp.ge.u64	%p100, %rd584, %rd124;
@%p100 bra BB79_144;

ld.local.u32 %r209, [%rd1];
ld.local.u32 %r210, [%rd2];
setp.le.s32	%p131, %r210, %r209;

BB79_144:
selp.b64	%rd295, %rd1, %rd2, %p131;
ld.local.u32 %r122, [%rd295];
ld.local.u64 %rd139, [%rd295+8];
@%p131 bra BB79_146;
bra.uni BB79_145;

BB79_146:
add.s64 %rd584, %rd584, 16;
add.s64 %rd143, %rd138, 16;
ld.shared.u32 %r212, [%rd138+16];
st.local.u32 [%rd1], %r212;
ld.shared.u64 %rd297, [%rd138+24];
st.local.u64 [%rd1+8], %rd297;
mov.u64 %rd573, %rd136;
mov.u64 %rd595, %rd143;
bra.uni BB79_147;

BB79_145:
add.s64 %rd562, %rd562, 16;
add.s64 %rd141, %rd136, 16;
ld.shared.u32 %r211, [%rd136+16];
st.local.u32 [%rd2], %r211;
ld.shared.u64 %rd296, [%rd136+24];
st.local.u64 [%rd2+8], %rd296;
mov.u64 %rd573, %rd141;
mov.u64 %rd595, %rd138;

BB79_147:
mov.u64 %rd147, %rd595;
mov.u64 %rd583, %rd584;
mov.u64 %rd145, %rd573;
mov.u64 %rd561, %rd562;
mov.pred %p132, -1;
setp.ge.u64	%p102, %rd561, %rd127;
@%p102 bra BB79_150;

mov.pred %p132, 0;
setp.ge.u64	%p104, %rd583, %rd124;
@%p104 bra BB79_150;

ld.local.u32 %r213, [%rd1];
ld.local.u32 %r214, [%rd2];
setp.le.s32	%p132, %r214, %r213;

BB79_150:
selp.b64	%rd298, %rd1, %rd2, %p132;
ld.local.u32 %r123, [%rd298];
ld.local.u64 %rd148, [%rd298+8];
@%p132 bra BB79_152;
bra.uni BB79_151;

BB79_152:
add.s64 %rd583, %rd583, 16;
add.s64 %rd152, %rd147, 16;
ld.shared.u32 %r216, [%rd147+16];
st.local.u32 [%rd1], %r216;
ld.shared.u64 %rd300, [%rd147+24];
st.local.u64 [%rd1+8], %rd300;
mov.u64 %rd572, %rd145;
mov.u64 %rd594, %rd152;
bra.uni BB79_153;

BB79_151:
add.s64 %rd561, %rd561, 16;
add.s64 %rd150, %rd145, 16;
ld.shared.u32 %r215, [%rd145+16];
st.local.u32 [%rd2], %r215;
ld.shared.u64 %rd299, [%rd145+24];
st.local.u64 [%rd2+8], %rd299;
mov.u64 %rd572, %rd150;
mov.u64 %rd594, %rd147;

BB79_153:
mov.u64 %rd156, %rd594;
mov.u64 %rd582, %rd583;
mov.u64 %rd154, %rd572;
mov.u64 %rd560, %rd561;
mov.pred %p133, -1;
setp.ge.u64	%p106, %rd560, %rd127;
@%p106 bra BB79_156;

mov.pred %p133, 0;
setp.ge.u64	%p108, %rd582, %rd124;
@%p108 bra BB79_156;

ld.local.u32 %r217, [%rd1];
ld.local.u32 %r218, [%rd2];
setp.le.s32	%p133, %r218, %r217;

BB79_156:
selp.b64	%rd301, %rd1, %rd2, %p133;
ld.local.u32 %r124, [%rd301];
ld.local.u64 %rd157, [%rd301+8];
@%p133 bra BB79_158;
bra.uni BB79_157;

BB79_158:
add.s64 %rd582, %rd582, 16;
add.s64 %rd161, %rd156, 16;
ld.shared.u32 %r220, [%rd156+16];
st.local.u32 [%rd1], %r220;
ld.shared.u64 %rd303, [%rd156+24];
st.local.u64 [%rd1+8], %rd303;
mov.u64 %rd571, %rd154;
mov.u64 %rd593, %rd161;
bra.uni BB79_159;

BB79_157:
add.s64 %rd560, %rd560, 16;
add.s64 %rd159, %rd154, 16;
ld.shared.u32 %r219, [%rd154+16];
st.local.u32 [%rd2], %r219;
ld.shared.u64 %rd302, [%rd154+24];
st.local.u64 [%rd2+8], %rd302;
mov.u64 %rd571, %rd159;
mov.u64 %rd593, %rd156;

BB79_159:
mov.u64 %rd165, %rd593;
mov.u64 %rd581, %rd582;
mov.u64 %rd163, %rd571;
mov.u64 %rd559, %rd560;
mov.pred %p134, -1;
setp.ge.u64	%p110, %rd559, %rd127;
@%p110 bra BB79_162;

mov.pred %p134, 0;
setp.ge.u64	%p112, %rd581, %rd124;
@%p112 bra BB79_162;

ld.local.u32 %r221, [%rd1];
ld.local.u32 %r222, [%rd2];
setp.le.s32	%p134, %r222, %r221;

BB79_162:
selp.b64	%rd304, %rd1, %rd2, %p134;
ld.local.u32 %r125, [%rd304];
ld.local.u64 %rd166, [%rd304+8];
@%p134 bra BB79_164;
bra.uni BB79_163;

BB79_164:
add.s64 %rd581, %rd581, 16;
add.s64 %rd170, %rd165, 16;
ld.shared.u32 %r224, [%rd165+16];
st.local.u32 [%rd1], %r224;
ld.shared.u64 %rd306, [%rd165+24];
st.local.u64 [%rd1+8], %rd306;
mov.u64 %rd570, %rd163;
mov.u64 %rd592, %rd170;
bra.uni BB79_165;

BB79_163:
add.s64 %rd559, %rd559, 16;
add.s64 %rd168, %rd163, 16;
ld.shared.u32 %r223, [%rd163+16];
st.local.u32 [%rd2], %r223;
ld.shared.u64 %rd305, [%rd163+24];
st.local.u64 [%rd2+8], %rd305;
mov.u64 %rd570, %rd168;
mov.u64 %rd592, %rd165;

BB79_165:
mov.u64 %rd174, %rd592;
mov.u64 %rd580, %rd581;
mov.u64 %rd172, %rd570;
mov.u64 %rd558, %rd559;
mov.pred %p135, -1;
setp.ge.u64	%p114, %rd558, %rd127;
@%p114 bra BB79_168;

mov.pred %p135, 0;
setp.ge.u64	%p116, %rd580, %rd124;
@%p116 bra BB79_168;

ld.local.u32 %r225, [%rd1];
ld.local.u32 %r226, [%rd2];
setp.le.s32	%p135, %r226, %r225;

BB79_168:
selp.b64	%rd307, %rd1, %rd2, %p135;
ld.local.u32 %r126, [%rd307];
ld.local.u64 %rd175, [%rd307+8];
@%p135 bra BB79_170;
bra.uni BB79_169;

BB79_170:
add.s64 %rd580, %rd580, 16;
add.s64 %rd179, %rd174, 16;
ld.shared.u32 %r228, [%rd174+16];
st.local.u32 [%rd1], %r228;
ld.shared.u64 %rd309, [%rd174+24];
st.local.u64 [%rd1+8], %rd309;
mov.u64 %rd569, %rd172;
mov.u64 %rd591, %rd179;
bra.uni BB79_171;

BB79_169:
add.s64 %rd558, %rd558, 16;
add.s64 %rd177, %rd172, 16;
ld.shared.u32 %r227, [%rd172+16];
st.local.u32 [%rd2], %r227;
ld.shared.u64 %rd308, [%rd172+24];
st.local.u64 [%rd2+8], %rd308;
mov.u64 %rd569, %rd177;
mov.u64 %rd591, %rd174;

BB79_171:
mov.pred %p136, -1;
setp.ge.u64	%p118, %rd558, %rd127;
@%p118 bra BB79_174;

mov.pred %p136, 0;
setp.ge.u64	%p120, %rd580, %rd124;
@%p120 bra BB79_174;

ld.local.u32 %r229, [%rd1];
ld.local.u32 %r230, [%rd2];
setp.le.s32	%p136, %r230, %r229;

BB79_174:
selp.b64	%rd310, %rd1, %rd2, %p136;
ld.local.u32 %r127, [%rd310];
ld.local.u64 %rd184, [%rd310+8];
@%p136 bra BB79_176;
bra.uni BB79_175;

BB79_176:
ld.shared.u32 %r232, [%rd591+16];
st.local.u32 [%rd1], %r232;
ld.shared.u64 %rd312, [%rd591+24];
st.local.u64 [%rd1+8], %rd312;
bra.uni BB79_177;

BB79_175:
ld.shared.u32 %r231, [%rd569+16];
st.local.u32 [%rd2], %r231;
ld.shared.u64 %rd311, [%rd569+24];
st.local.u64 [%rd2+8], %rd311;

BB79_177:
setp.eq.s32	%p15, %r109, 0;
bar.sync 0;
@%p15 bra BB79_179;

st.shared.u32 [%rd36], %r121;
st.shared.u64 [%rd36+8], %rd128;

BB79_179:
setp.lt.u32	%p121, %r109, 2;
@%p121 bra BB79_181;

st.shared.u32 [%rd36+16], %r122;
st.shared.u64 [%rd36+24], %rd139;

BB79_181:
setp.lt.u32	%p122, %r109, 3;
@%p122 bra BB79_183;

st.shared.u32 [%rd36+32], %r123;
st.shared.u64 [%rd36+40], %rd148;

BB79_183:
setp.lt.u32	%p123, %r109, 4;
@%p123 bra BB79_185;

st.shared.u32 [%rd36+48], %r124;
st.shared.u64 [%rd36+56], %rd157;

BB79_185:
setp.lt.u32	%p124, %r109, 5;
@%p124 bra BB79_187;

st.shared.u32 [%rd36+64], %r125;
st.shared.u64 [%rd36+72], %rd166;

BB79_187:
setp.lt.u32	%p125, %r109, 6;
@%p125 bra BB79_189;

st.shared.u32 [%rd36+80], %r126;
st.shared.u64 [%rd36+88], %rd175;

BB79_189:
setp.lt.u32	%p126, %r109, 7;
@%p126 bra BB79_191;

st.shared.u32 [%rd36+96], %r127;
st.shared.u64 [%rd36+104], %rd184;

BB79_191:
bar.sync 0;
shl.b32 %r449, %r449, 1;
setp.lt.u32	%p127, %r449, 257;
@%p127 bra BB79_132;

setp.ge.u32	%p128, %r452, %r1;
@%p128 bra BB79_194;

BB79_193:
cvt.u64.u32	%rd313, %r452;
add.s64 %rd314, %rd313, %rd191;
shl.b64 %rd315, %rd314, 2;
add.s64 %rd316, %rd118, %rd315;
shl.b64 %rd317, %rd314, 3;
add.s64 %rd318, %rd119, %rd317;
mul.wide.u32 %rd319, %r452, 16;
add.s64 %rd321, %rd210, %rd319;
ld.shared.u32 %r235, [%rd321];
st.global.u32 [%rd316], %r235;
ld.shared.u64 %rd322, [%rd321+8];
st.global.u64 [%rd318], %rd322;
add.s32 %r452, %r452, 256;
setp.lt.u32	%p129, %r452, %r1;
@%p129 bra BB79_193;

BB79_194:
bar.sync 0;
ret;
}


.visible .entry _ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24virtualized_smem_closureINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEEjNS_12zip_iteratorINS_5tupleINS_10device_ptrIiEENSC_IlEENS_9null_typeESF_SF_SF_SF_SF_SF_SF_EEEENS_6detail15normal_iteratorINS_7pointerIjNSI_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESP_EEEENSJ_INSK_INSB_IilSF_SF_SF_SF_SF_SF_SF_SF_EESO_SP_SP_EEEENSI_13compare_firstI10ThrustGTOpIiEEEEEPSS_EEEEvT_(
.param .align 8 .b8 _ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24virtualized_smem_closureINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEEjNS_12zip_iteratorINS_5tupleINS_10device_ptrIiEENSC_IlEENS_9null_typeESF_SF_SF_SF_SF_SF_SF_EEEENS_6detail15normal_iteratorINS_7pointerIjNSI_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESP_EEEENSJ_INSK_INSB_IilSF_SF_SF_SF_SF_SF_SF_SF_EESO_SP_SP_EEEENSI_13compare_firstI10ThrustGTOpIiEEEEEPSS_EEEEvT__param_0[72]
)
.maxntid 256, 1, 1
.minnctapersm 1
{
.local .align 8 .b8 __local_depot80[32];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<93>;
.reg .b16 %rs<4>;
.reg .b32 %r<265>;
.reg .b64 %rd<417>;


mov.u64 %rd416, __local_depot80;
cvta.local.u64 %SP, %rd416;
ld.param.u64 %rd141, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24virtualized_smem_closureINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEEjNS_12zip_iteratorINS_5tupleINS_10device_ptrIiEENSC_IlEENS_9null_typeESF_SF_SF_SF_SF_SF_SF_EEEENS_6detail15normal_iteratorINS_7pointerIjNSI_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESP_EEEENSJ_INSK_INSB_IilSF_SF_SF_SF_SF_SF_SF_SF_EESO_SP_SP_EEEENSI_13compare_firstI10ThrustGTOpIiEEEEEPSS_EEEEvT__param_0+40];
ld.param.u32 %r5, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24virtualized_smem_closureINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEEjNS_12zip_iteratorINS_5tupleINS_10device_ptrIiEENSC_IlEENS_9null_typeESF_SF_SF_SF_SF_SF_SF_EEEENS_6detail15normal_iteratorINS_7pointerIjNSI_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESP_EEEENSJ_INSK_INSB_IilSF_SF_SF_SF_SF_SF_SF_SF_EESO_SP_SP_EEEENSI_13compare_firstI10ThrustGTOpIiEEEEEPSS_EEEEvT__param_0+24];
ld.param.u32 %r93, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24virtualized_smem_closureINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEEjNS_12zip_iteratorINS_5tupleINS_10device_ptrIiEENSC_IlEENS_9null_typeESF_SF_SF_SF_SF_SF_SF_EEEENS_6detail15normal_iteratorINS_7pointerIjNSI_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESP_EEEENSJ_INSK_INSB_IilSF_SF_SF_SF_SF_SF_SF_SF_EESO_SP_SP_EEEENSI_13compare_firstI10ThrustGTOpIiEEEEEPSS_EEEEvT__param_0];
ld.param.u64 %rd142, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24virtualized_smem_closureINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEEjNS_12zip_iteratorINS_5tupleINS_10device_ptrIiEENSC_IlEENS_9null_typeESF_SF_SF_SF_SF_SF_SF_EEEENS_6detail15normal_iteratorINS_7pointerIjNSI_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESP_EEEENSJ_INSK_INSB_IilSF_SF_SF_SF_SF_SF_SF_SF_EESO_SP_SP_EEEENSI_13compare_firstI10ThrustGTOpIiEEEEEPSS_EEEEvT__param_0+56];
ld.param.u64 %rd143, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24virtualized_smem_closureINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEEjNS_12zip_iteratorINS_5tupleINS_10device_ptrIiEENSC_IlEENS_9null_typeESF_SF_SF_SF_SF_SF_SF_EEEENS_6detail15normal_iteratorINS_7pointerIjNSI_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESP_EEEENSJ_INSK_INSB_IilSF_SF_SF_SF_SF_SF_SF_SF_EESO_SP_SP_EEEENSI_13compare_firstI10ThrustGTOpIiEEEEEPSS_EEEEvT__param_0+64];
ld.param.u64 %rd140, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24virtualized_smem_closureINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEEjNS_12zip_iteratorINS_5tupleINS_10device_ptrIiEENSC_IlEENS_9null_typeESF_SF_SF_SF_SF_SF_SF_EEEENS_6detail15normal_iteratorINS_7pointerIjNSI_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESP_EEEENSJ_INSK_INSB_IilSF_SF_SF_SF_SF_SF_SF_SF_EESO_SP_SP_EEEENSI_13compare_firstI10ThrustGTOpIiEEEEEPSS_EEEEvT__param_0+32];
ld.param.u64 %rd139, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24virtualized_smem_closureINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEEjNS_12zip_iteratorINS_5tupleINS_10device_ptrIiEENSC_IlEENS_9null_typeESF_SF_SF_SF_SF_SF_SF_EEEENS_6detail15normal_iteratorINS_7pointerIjNSI_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESP_EEEENSJ_INSK_INSB_IilSF_SF_SF_SF_SF_SF_SF_SF_EESO_SP_SP_EEEENSI_13compare_firstI10ThrustGTOpIiEEEEEPSS_EEEEvT__param_0+16];
ld.param.u64 %rd138, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24virtualized_smem_closureINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEEjNS_12zip_iteratorINS_5tupleINS_10device_ptrIiEENSC_IlEENS_9null_typeESF_SF_SF_SF_SF_SF_SF_EEEENS_6detail15normal_iteratorINS_7pointerIjNSI_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESP_EEEENSJ_INSK_INSB_IilSF_SF_SF_SF_SF_SF_SF_SF_EESO_SP_SP_EEEENSI_13compare_firstI10ThrustGTOpIiEEEEEPSS_EEEEvT__param_0+8];
cvta.to.global.u64 %rd1, %rd138;
cvta.to.global.u64 %rd2, %rd139;
cvta.to.global.u64 %rd144, %rd140;
cvta.to.global.u64 %rd3, %rd143;
mov.u32 %r95, %ctaid.x;
cvt.u64.u32	%rd145, %r95;
mul.lo.s64 %rd4, %rd145, %rd142;
mul.wide.u32 %rd146, %r95, 4;
add.s64 %rd147, %rd144, %rd146;
neg.s32 %r96, %r93;
and.b32 %r1, %r95, %r96;
shr.s32 %r2, %r93, 1;
mul.lo.s32 %r3, %r1, 1792;
ld.global.u32 %r4, [%rd147];
ld.global.u32 %r97, [%rd147+4];
add.s32 %r98, %r3, %r97;
min.s32 %r199, %r98, %r5;
add.s32 %r99, %r95, %r2;
mul.lo.s32 %r100, %r99, 1792;
sub.s32 %r101, %r100, %r4;
min.s32 %r7, %r101, %r5;
add.s32 %r102, %r100, 1792;
sub.s32 %r103, %r102, %r97;
min.s32 %r198, %r103, %r5;
add.s32 %r104, %r93, -1;
and.b32 %r105, %r95, %r104;
setp.ne.s32	%p15, %r104, %r105;
@%p15 bra BB80_2;

add.s32 %r106, %r1, %r2;
mul.lo.s32 %r107, %r106, 1792;
min.s32 %r199, %r107, %r5;
mad.lo.s32 %r108, %r2, 2, %r1;
mul.lo.s32 %r109, %r108, 1792;
min.s32 %r198, %r109, %r5;

BB80_2:
add.s32 %r110, %r3, %r4;
sub.s32 %r13, %r198, %r7;
sub.s32 %r14, %r199, %r110;
setp.gt.u32	%p16, %r14, 1791;
mov.u32 %r264, %tid.x;
cvt.u64.u32	%rd148, %r264;
cvt.u64.u32	%rd149, %r110;
add.s64 %rd150, %rd148, %rd149;
shl.b64 %rd151, %rd150, 2;
add.s64 %rd5, %rd1, %rd151;
shl.b64 %rd152, %rd150, 3;
add.s64 %rd6, %rd2, %rd152;
@%p16 bra BB80_17;
bra.uni BB80_3;

BB80_17:
ld.global.u32 %r218, [%rd5];
ld.global.u64 %rd347, [%rd6];
ld.global.u32 %r219, [%rd5+1024];
ld.global.u64 %rd348, [%rd6+2048];
ld.global.u32 %r221, [%rd5+2048];
ld.global.u64 %rd350, [%rd6+4096];
ld.global.u32 %r222, [%rd5+3072];
ld.global.u64 %rd351, [%rd6+6144];
ld.global.u32 %r224, [%rd5+4096];
ld.global.u64 %rd352, [%rd6+8192];
ld.global.u32 %r223, [%rd5+5120];
ld.global.u64 %rd349, [%rd6+10240];
ld.global.u32 %r220, [%rd5+6144];
ld.global.u64 %rd346, [%rd6+12288];
bra.uni BB80_18;

BB80_3:
mov.u32 %r111, 0;
mov.u64 %rd153, 0;
setp.ge.u32	%p17, %r264, %r14;
mov.u64 %rd358, %rd153;
mov.u32 %r230, %r111;
@%p17 bra BB80_5;

ld.global.u32 %r16, [%rd5];
ld.global.u64 %rd7, [%rd6];
mov.u64 %rd358, %rd7;
mov.u32 %r230, %r16;

BB80_5:
mov.u32 %r206, %r230;
mov.u32 %r218, %r206;
mov.u64 %rd334, %rd358;
mov.u64 %rd347, %rd334;
add.s32 %r113, %r264, 256;
setp.ge.u32	%p18, %r113, %r14;
mov.u64 %rd357, %rd153;
mov.u32 %r229, %r111;
@%p18 bra BB80_7;

ld.global.u32 %r229, [%rd5+1024];
ld.global.u64 %rd357, [%rd6+2048];

BB80_7:
mov.u32 %r219, %r229;
mov.u64 %rd348, %rd357;
add.s32 %r115, %r264, 512;
setp.ge.u32	%p19, %r115, %r14;
mov.u64 %rd356, %rd153;
mov.u32 %r228, %r111;
@%p19 bra BB80_9;

ld.global.u32 %r228, [%rd5+2048];
ld.global.u64 %rd356, [%rd6+4096];

BB80_9:
mov.u32 %r221, %r228;
mov.u64 %rd350, %rd356;
add.s32 %r117, %r264, 768;
setp.ge.u32	%p20, %r117, %r14;
mov.u64 %rd355, %rd153;
mov.u32 %r227, %r111;
@%p20 bra BB80_11;

ld.global.u32 %r227, [%rd5+3072];
ld.global.u64 %rd355, [%rd6+6144];

BB80_11:
mov.u32 %r222, %r227;
mov.u64 %rd351, %rd355;
add.s32 %r119, %r264, 1024;
setp.ge.u32	%p21, %r119, %r14;
mov.u64 %rd354, %rd153;
mov.u32 %r226, %r111;
@%p21 bra BB80_13;

ld.global.u32 %r226, [%rd5+4096];
ld.global.u64 %rd354, [%rd6+8192];

BB80_13:
mov.u32 %r224, %r226;
mov.u64 %rd352, %rd354;
add.s32 %r121, %r264, 1280;
setp.ge.u32	%p22, %r121, %r14;
mov.u64 %rd353, %rd153;
mov.u32 %r225, %r111;
@%p22 bra BB80_15;

ld.global.u32 %r225, [%rd5+5120];
ld.global.u64 %rd353, [%rd6+10240];

BB80_15:
mov.u32 %r223, %r225;
mov.u64 %rd349, %rd353;
add.s32 %r123, %r264, 1536;
setp.ge.u32	%p23, %r123, %r14;
mov.u64 %rd346, %rd153;
mov.u32 %r220, %r111;
@%p23 bra BB80_18;

ld.global.u32 %r220, [%rd5+6144];
ld.global.u64 %rd346, [%rd6+12288];

BB80_18:
add.s64 %rd161, %rd148, %rd4;
shl.b64 %rd162, %rd161, 4;
add.s64 %rd34, %rd3, %rd162;
@%p16 bra BB80_33;
bra.uni BB80_19;

BB80_33:
st.global.u32 [%rd34], %r218;
st.global.u32 [%rd34+4096], %r219;
st.global.u32 [%rd34+8192], %r221;
st.global.u32 [%rd34+12288], %r222;
st.global.u32 [%rd34+16384], %r224;
st.global.u32 [%rd34+20480], %r223;
st.global.u32 [%rd34+24576], %r220;
st.global.u64 [%rd34+8], %rd347;
st.global.u64 [%rd34+4104], %rd348;
st.global.u64 [%rd34+8200], %rd350;
st.global.u64 [%rd34+12296], %rd351;
st.global.u64 [%rd34+16392], %rd352;
st.global.u64 [%rd34+20488], %rd349;
bra.uni BB80_34;

BB80_19:
setp.ge.u32	%p25, %r264, %r14;
@%p25 bra BB80_21;

st.global.u32 [%rd34], %r218;
st.global.u64 [%rd34+8], %rd347;

BB80_21:
add.s32 %r127, %r264, 256;
setp.ge.u32	%p26, %r127, %r14;
@%p26 bra BB80_23;

st.global.u32 [%rd34+4096], %r219;
st.global.u64 [%rd34+4104], %rd348;

BB80_23:
add.s32 %r129, %r264, 512;
setp.ge.u32	%p27, %r129, %r14;
@%p27 bra BB80_25;

st.global.u32 [%rd34+8192], %r221;
st.global.u64 [%rd34+8200], %rd350;

BB80_25:
add.s32 %r131, %r264, 768;
setp.ge.u32	%p28, %r131, %r14;
@%p28 bra BB80_27;

st.global.u32 [%rd34+12288], %r222;
st.global.u64 [%rd34+12296], %rd351;

BB80_27:
add.s32 %r133, %r264, 1024;
setp.ge.u32	%p29, %r133, %r14;
@%p29 bra BB80_29;

st.global.u32 [%rd34+16384], %r224;
st.global.u64 [%rd34+16392], %rd352;

BB80_29:
add.s32 %r135, %r264, 1280;
setp.ge.u32	%p30, %r135, %r14;
@%p30 bra BB80_31;

st.global.u32 [%rd34+20480], %r223;
st.global.u64 [%rd34+20488], %rd349;

BB80_31:
add.s32 %r137, %r264, 1536;
setp.ge.u32	%p31, %r137, %r14;
@%p31 bra BB80_35;

st.global.u32 [%rd34+24576], %r220;

BB80_34:
st.global.u64 [%rd34+24584], %rd346;

BB80_35:
cvt.u64.u32	%rd163, %r7;
cvt.u64.u32	%rd35, %r14;
add.s64 %rd36, %rd35, %rd4;
add.s64 %rd165, %rd148, %rd163;
shl.b64 %rd166, %rd165, 2;
add.s64 %rd37, %rd1, %rd166;
shl.b64 %rd167, %rd165, 3;
add.s64 %rd38, %rd2, %rd167;
setp.gt.u32	%p32, %r13, 1791;
@%p32 bra BB80_50;
bra.uni BB80_36;

BB80_50:
ld.global.u32 %r249, [%rd37];
ld.global.u64 %rd378, [%rd38];
ld.global.u32 %r250, [%rd37+1024];
ld.global.u64 %rd379, [%rd38+2048];
ld.global.u32 %r252, [%rd37+2048];
ld.global.u64 %rd381, [%rd38+4096];
ld.global.u32 %r253, [%rd37+3072];
ld.global.u64 %rd382, [%rd38+6144];
ld.global.u32 %r255, [%rd37+4096];
ld.global.u64 %rd383, [%rd38+8192];
ld.global.u32 %r254, [%rd37+5120];
ld.global.u64 %rd380, [%rd38+10240];
ld.global.u32 %r251, [%rd37+6144];
ld.global.u64 %rd377, [%rd38+12288];
bra.uni BB80_51;

BB80_36:
mov.u32 %r138, 0;
mov.u64 %rd168, 0;
setp.ge.u32	%p33, %r264, %r13;
mov.u64 %rd389, %rd168;
mov.u32 %r261, %r138;
@%p33 bra BB80_38;

ld.global.u32 %r44, [%rd37];
ld.global.u64 %rd39, [%rd38];
mov.u64 %rd389, %rd39;
mov.u32 %r261, %r44;

BB80_38:
mov.u32 %r237, %r261;
mov.u32 %r249, %r237;
mov.u64 %rd365, %rd389;
mov.u64 %rd378, %rd365;
add.s32 %r140, %r264, 256;
setp.ge.u32	%p34, %r140, %r13;
mov.u64 %rd388, %rd168;
mov.u32 %r260, %r138;
@%p34 bra BB80_40;

ld.global.u32 %r260, [%rd37+1024];
ld.global.u64 %rd388, [%rd38+2048];

BB80_40:
mov.u32 %r250, %r260;
mov.u64 %rd379, %rd388;
add.s32 %r142, %r264, 512;
setp.ge.u32	%p35, %r142, %r13;
mov.u64 %rd387, %rd168;
mov.u32 %r259, %r138;
@%p35 bra BB80_42;

ld.global.u32 %r259, [%rd37+2048];
ld.global.u64 %rd387, [%rd38+4096];

BB80_42:
mov.u32 %r252, %r259;
mov.u64 %rd381, %rd387;
add.s32 %r144, %r264, 768;
setp.ge.u32	%p36, %r144, %r13;
mov.u64 %rd386, %rd168;
mov.u32 %r258, %r138;
@%p36 bra BB80_44;

ld.global.u32 %r258, [%rd37+3072];
ld.global.u64 %rd386, [%rd38+6144];

BB80_44:
mov.u32 %r253, %r258;
mov.u64 %rd382, %rd386;
add.s32 %r146, %r264, 1024;
setp.ge.u32	%p37, %r146, %r13;
mov.u64 %rd385, %rd168;
mov.u32 %r257, %r138;
@%p37 bra BB80_46;

ld.global.u32 %r257, [%rd37+4096];
ld.global.u64 %rd385, [%rd38+8192];

BB80_46:
mov.u32 %r255, %r257;
mov.u64 %rd383, %rd385;
add.s32 %r148, %r264, 1280;
setp.ge.u32	%p38, %r148, %r13;
mov.u64 %rd384, %rd168;
mov.u32 %r256, %r138;
@%p38 bra BB80_48;

ld.global.u32 %r256, [%rd37+5120];
ld.global.u64 %rd384, [%rd38+10240];

BB80_48:
mov.u32 %r254, %r256;
mov.u64 %rd380, %rd384;
add.s32 %r150, %r264, 1536;
setp.ge.u32	%p39, %r150, %r13;
mov.u64 %rd377, %rd168;
mov.u32 %r251, %r138;
@%p39 bra BB80_51;

ld.global.u32 %r251, [%rd37+6144];
ld.global.u64 %rd377, [%rd38+12288];

BB80_51:
add.s64 %rd176, %rd148, %rd36;
shl.b64 %rd177, %rd176, 4;
add.s64 %rd66, %rd3, %rd177;
@%p32 bra BB80_66;
bra.uni BB80_52;

BB80_66:
st.global.u32 [%rd66], %r249;
st.global.u32 [%rd66+4096], %r250;
st.global.u32 [%rd66+8192], %r252;
st.global.u32 [%rd66+12288], %r253;
st.global.u32 [%rd66+16384], %r255;
st.global.u32 [%rd66+20480], %r254;
st.global.u32 [%rd66+24576], %r251;
st.global.u64 [%rd66+8], %rd378;
st.global.u64 [%rd66+4104], %rd379;
st.global.u64 [%rd66+8200], %rd381;
st.global.u64 [%rd66+12296], %rd382;
st.global.u64 [%rd66+16392], %rd383;
st.global.u64 [%rd66+20488], %rd380;
bra.uni BB80_67;

BB80_52:
setp.ge.u32	%p41, %r264, %r13;
@%p41 bra BB80_54;

st.global.u32 [%rd66], %r249;
st.global.u64 [%rd66+8], %rd378;

BB80_54:
add.s32 %r151, %r264, 256;
setp.ge.u32	%p42, %r151, %r13;
@%p42 bra BB80_56;

st.global.u32 [%rd66+4096], %r250;
st.global.u64 [%rd66+4104], %rd379;

BB80_56:
add.s32 %r152, %r264, 512;
setp.ge.u32	%p43, %r152, %r13;
@%p43 bra BB80_58;

st.global.u32 [%rd66+8192], %r252;
st.global.u64 [%rd66+8200], %rd381;

BB80_58:
add.s32 %r153, %r264, 768;
setp.ge.u32	%p44, %r153, %r13;
@%p44 bra BB80_60;

st.global.u32 [%rd66+12288], %r253;
st.global.u64 [%rd66+12296], %rd382;

BB80_60:
add.s32 %r154, %r264, 1024;
setp.ge.u32	%p45, %r154, %r13;
@%p45 bra BB80_62;

st.global.u32 [%rd66+16384], %r255;
st.global.u64 [%rd66+16392], %rd383;

BB80_62:
add.s32 %r155, %r264, 1280;
setp.ge.u32	%p46, %r155, %r13;
@%p46 bra BB80_64;

st.global.u32 [%rd66+20480], %r254;
st.global.u64 [%rd66+20488], %rd380;

BB80_64:
add.s32 %r156, %r264, 1536;
setp.ge.u32	%p47, %r156, %r13;
@%p47 bra BB80_68;

st.global.u32 [%rd66+24576], %r251;

BB80_67:
st.global.u64 [%rd66+24584], %rd377;

BB80_68:
bar.sync 0;
mul.lo.s32 %r73, %r264, 7;
add.s32 %r74, %r14, %r13;
min.u32 %r75, %r73, %r74;
setp.lt.u32	%p48, %r75, %r13;
sub.s32 %r157, %r75, %r13;
selp.b32	%r263, 0, %r157, %p48;
min.u32 %r262, %r14, %r75;
setp.ge.u32	%p49, %r263, %r262;
@%p49 bra BB80_71;

add.s32 %r78, %r75, -1;

BB80_70:
add.s32 %r158, %r262, %r263;
shr.u32 %r159, %r158, 1;
sub.s32 %r160, %r78, %r159;
cvt.u64.u32	%rd178, %r160;
add.s64 %rd179, %rd178, %rd36;
cvt.u64.u32	%rd180, %r159;
add.s64 %rd181, %rd180, %rd4;
shl.b64 %rd182, %rd179, 4;
add.s64 %rd183, %rd3, %rd182;
shl.b64 %rd184, %rd181, 4;
add.s64 %rd185, %rd3, %rd184;
ld.global.u32 %r161, [%rd185];
ld.global.u32 %r162, [%rd183];
setp.gt.s32	%p50, %r162, %r161;
add.s32 %r163, %r159, 1;
selp.b32	%r263, %r263, %r163, %p50;
selp.b32	%r262, %r159, %r262, %p50;
setp.lt.u32	%p51, %r263, %r262;
@%p51 bra BB80_70;

BB80_71:
cvt.u64.u32	%rd187, %r263;
add.s64 %rd67, %rd187, %rd4;
shl.b64 %rd188, %rd67, 4;
add.s64 %rd69, %rd3, %rd188;
mov.u64 %rd404, %rd69;
shl.b64 %rd189, %rd36, 4;
add.s64 %rd70, %rd3, %rd189;
sub.s32 %r164, %r75, %r263;
cvt.u64.u32	%rd190, %r164;
add.s64 %rd71, %rd36, %rd190;
shl.b64 %rd191, %rd71, 4;
add.s64 %rd73, %rd3, %rd191;
mov.u64 %rd392, %rd73;
cvt.u64.u32	%rd192, %r13;
add.s64 %rd193, %rd192, %rd4;
add.s64 %rd194, %rd193, %rd35;
shl.b64 %rd195, %rd194, 4;
add.s64 %rd74, %rd3, %rd195;
add.u64 %rd196, %SP, 0;
cvta.to.local.u64 %rd75, %rd196;
mov.u64 %rd390, 0;
mov.pred %p52, 0;
@%p52 bra BB80_73;

BB80_72:
add.s64 %rd197, %rd75, %rd390;
mov.u16 %rs2, 0;
st.local.u8 [%rd197], %rs2;
add.s64 %rd390, %rd390, 1;
setp.lt.u64	%p53, %rd390, 16;
@%p53 bra BB80_72;

BB80_73:
ld.global.u32 %r165, [%rd69];
ld.global.u64 %rd199, [%rd69+8];
st.local.u64 [%rd75+8], %rd199;
st.local.u32 [%rd75], %r165;
add.u64 %rd202, %SP, 16;
cvta.to.local.u64 %rd78, %rd202;
mov.u64 %rd391, 0;
@%p52 bra BB80_75;

BB80_74:
add.s64 %rd203, %rd78, %rd391;
mov.u16 %rs3, 0;
st.local.u8 [%rd203], %rs3;
add.s64 %rd391, %rd391, 1;
setp.lt.u64	%p55, %rd391, 16;
@%p55 bra BB80_74;

BB80_75:
ld.global.u32 %r166, [%rd73];
ld.global.u64 %rd204, [%rd73+8];
st.local.u64 [%rd78+8], %rd204;
st.local.u32 [%rd78], %r166;
mov.pred %p86, -1;
setp.ge.u64	%p57, %rd73, %rd74;
@%p57 bra BB80_78;

mov.pred %p86, 0;
setp.ge.u64	%p59, %rd69, %rd70;
@%p59 bra BB80_78;

ld.local.u32 %r167, [%rd75];
ld.local.u32 %r168, [%rd78];
setp.le.s32	%p86, %r168, %r167;

BB80_78:
selp.b64	%rd215, %rd75, %rd78, %p86;
ld.local.u32 %r84, [%rd215];
ld.local.u64 %rd81, [%rd215+8];
@%p86 bra BB80_80;
bra.uni BB80_79;

BB80_80:
add.s64 %rd222, %rd188, %rd3;
add.s64 %rd404, %rd222, 16;
mov.u64 %rd85, %rd404;
ld.global.u32 %r170, [%rd69+16];
st.local.u32 [%rd75], %r170;
ld.global.u64 %rd225, [%rd69+24];
st.local.u64 [%rd75+8], %rd225;
mov.u64 %rd403, %rd73;
mov.u64 %rd415, %rd85;
bra.uni BB80_81;

BB80_79:
add.s64 %rd217, %rd191, %rd3;
add.s64 %rd392, %rd217, 16;
mov.u64 %rd83, %rd392;
ld.global.u32 %r169, [%rd73+16];
st.local.u32 [%rd78], %r169;
ld.global.u64 %rd220, [%rd73+24];
st.local.u64 [%rd78+8], %rd220;
mov.u64 %rd403, %rd83;
mov.u64 %rd415, %rd69;

BB80_81:
mov.u64 %rd89, %rd415;
mov.u64 %rd87, %rd403;
mov.pred %p87, -1;
setp.ge.u64	%p61, %rd392, %rd74;
@%p61 bra BB80_84;

mov.pred %p87, 0;
setp.ge.u64	%p63, %rd404, %rd70;
@%p63 bra BB80_84;

ld.local.u32 %r171, [%rd75];
ld.local.u32 %r172, [%rd78];
setp.le.s32	%p87, %r172, %r171;

BB80_84:
selp.b64	%rd234, %rd75, %rd78, %p87;
ld.local.u32 %r85, [%rd234];
ld.local.u64 %rd90, [%rd234+8];
@%p87 bra BB80_86;
bra.uni BB80_85;

BB80_86:
add.s64 %rd404, %rd404, 16;
add.s64 %rd94, %rd89, 16;
ld.global.u32 %r174, [%rd89+16];
st.local.u32 [%rd75], %r174;
ld.global.u64 %rd240, [%rd89+24];
st.local.u64 [%rd75+8], %rd240;
mov.u64 %rd402, %rd87;
mov.u64 %rd414, %rd94;
bra.uni BB80_87;

BB80_85:
add.s64 %rd392, %rd392, 16;
add.s64 %rd92, %rd87, 16;
ld.global.u32 %r173, [%rd87+16];
st.local.u32 [%rd78], %r173;
ld.global.u64 %rd237, [%rd87+24];
st.local.u64 [%rd78+8], %rd237;
mov.u64 %rd402, %rd92;
mov.u64 %rd414, %rd89;

BB80_87:
mov.u64 %rd98, %rd414;
mov.u64 %rd96, %rd402;
mov.pred %p88, -1;
setp.ge.u64	%p65, %rd392, %rd74;
@%p65 bra BB80_90;

mov.pred %p88, 0;
setp.ge.u64	%p67, %rd404, %rd70;
@%p67 bra BB80_90;

ld.local.u32 %r175, [%rd75];
ld.local.u32 %r176, [%rd78];
setp.le.s32	%p88, %r176, %r175;

BB80_90:
selp.b64	%rd249, %rd75, %rd78, %p88;
ld.local.u32 %r86, [%rd249];
ld.local.u64 %rd99, [%rd249+8];
@%p88 bra BB80_92;
bra.uni BB80_91;

BB80_92:
add.s64 %rd404, %rd404, 16;
add.s64 %rd103, %rd98, 16;
ld.global.u32 %r178, [%rd98+16];
st.local.u32 [%rd75], %r178;
ld.global.u64 %rd255, [%rd98+24];
st.local.u64 [%rd75+8], %rd255;
mov.u64 %rd401, %rd96;
mov.u64 %rd413, %rd103;
bra.uni BB80_93;

BB80_91:
add.s64 %rd392, %rd392, 16;
add.s64 %rd101, %rd96, 16;
ld.global.u32 %r177, [%rd96+16];
st.local.u32 [%rd78], %r177;
ld.global.u64 %rd252, [%rd96+24];
st.local.u64 [%rd78+8], %rd252;
mov.u64 %rd401, %rd101;
mov.u64 %rd413, %rd98;

BB80_93:
mov.u64 %rd107, %rd413;
mov.u64 %rd105, %rd401;
mov.pred %p89, -1;
setp.ge.u64	%p69, %rd392, %rd74;
@%p69 bra BB80_96;

mov.pred %p89, 0;
setp.ge.u64	%p71, %rd404, %rd70;
@%p71 bra BB80_96;

ld.local.u32 %r179, [%rd75];
ld.local.u32 %r180, [%rd78];
setp.le.s32	%p89, %r180, %r179;

BB80_96:
selp.b64	%rd264, %rd75, %rd78, %p89;
ld.local.u32 %r87, [%rd264];
ld.local.u64 %rd108, [%rd264+8];
@%p89 bra BB80_98;
bra.uni BB80_97;

BB80_98:
add.s64 %rd404, %rd404, 16;
add.s64 %rd112, %rd107, 16;
ld.global.u32 %r182, [%rd107+16];
st.local.u32 [%rd75], %r182;
ld.global.u64 %rd270, [%rd107+24];
st.local.u64 [%rd75+8], %rd270;
mov.u64 %rd400, %rd105;
mov.u64 %rd412, %rd112;
bra.uni BB80_99;

BB80_97:
add.s64 %rd392, %rd392, 16;
add.s64 %rd110, %rd105, 16;
ld.global.u32 %r181, [%rd105+16];
st.local.u32 [%rd78], %r181;
ld.global.u64 %rd267, [%rd105+24];
st.local.u64 [%rd78+8], %rd267;
mov.u64 %rd400, %rd110;
mov.u64 %rd412, %rd107;

BB80_99:
mov.u64 %rd116, %rd412;
mov.u64 %rd114, %rd400;
mov.pred %p90, -1;
setp.ge.u64	%p73, %rd392, %rd74;
@%p73 bra BB80_102;

mov.pred %p90, 0;
setp.ge.u64	%p75, %rd404, %rd70;
@%p75 bra BB80_102;

ld.local.u32 %r183, [%rd75];
ld.local.u32 %r184, [%rd78];
setp.le.s32	%p90, %r184, %r183;

BB80_102:
selp.b64	%rd279, %rd75, %rd78, %p90;
ld.local.u32 %r88, [%rd279];
ld.local.u64 %rd117, [%rd279+8];
@%p90 bra BB80_104;
bra.uni BB80_103;

BB80_104:
add.s64 %rd404, %rd404, 16;
add.s64 %rd121, %rd116, 16;
ld.global.u32 %r186, [%rd116+16];
st.local.u32 [%rd75], %r186;
ld.global.u64 %rd285, [%rd116+24];
st.local.u64 [%rd75+8], %rd285;
mov.u64 %rd399, %rd114;
mov.u64 %rd411, %rd121;
bra.uni BB80_105;

BB80_103:
add.s64 %rd392, %rd392, 16;
add.s64 %rd119, %rd114, 16;
ld.global.u32 %r185, [%rd114+16];
st.local.u32 [%rd78], %r185;
ld.global.u64 %rd282, [%rd114+24];
st.local.u64 [%rd78+8], %rd282;
mov.u64 %rd399, %rd119;
mov.u64 %rd411, %rd116;

BB80_105:
mov.u64 %rd125, %rd411;
mov.u64 %rd123, %rd399;
mov.pred %p91, -1;
setp.ge.u64	%p77, %rd392, %rd74;
@%p77 bra BB80_108;

mov.pred %p91, 0;
setp.ge.u64	%p79, %rd404, %rd70;
@%p79 bra BB80_108;

ld.local.u32 %r187, [%rd75];
ld.local.u32 %r188, [%rd78];
setp.le.s32	%p91, %r188, %r187;

BB80_108:
selp.b64	%rd294, %rd75, %rd78, %p91;
ld.local.u32 %r89, [%rd294];
ld.local.u64 %rd126, [%rd294+8];
@%p91 bra BB80_110;
bra.uni BB80_109;

BB80_110:
add.s64 %rd404, %rd404, 16;
add.s64 %rd130, %rd125, 16;
ld.global.u32 %r190, [%rd125+16];
st.local.u32 [%rd75], %r190;
ld.global.u64 %rd300, [%rd125+24];
st.local.u64 [%rd75+8], %rd300;
mov.u64 %rd398, %rd123;
mov.u64 %rd410, %rd130;
bra.uni BB80_111;

BB80_109:
add.s64 %rd392, %rd392, 16;
add.s64 %rd128, %rd123, 16;
ld.global.u32 %r189, [%rd123+16];
st.local.u32 [%rd78], %r189;
ld.global.u64 %rd297, [%rd123+24];
st.local.u64 [%rd78+8], %rd297;
mov.u64 %rd398, %rd128;
mov.u64 %rd410, %rd125;

BB80_111:
mov.pred %p80, -1;
setp.ge.u64	%p81, %rd392, %rd74;
mov.pred %p92, %p80;
@%p81 bra BB80_114;

setp.ge.u64	%p83, %rd404, %rd70;
mov.pred %p92, %p52;
@%p83 bra BB80_114;

ld.local.u32 %r191, [%rd75];
ld.local.u32 %r192, [%rd78];
setp.le.s32	%p92, %r192, %r191;

BB80_114:
selp.b64	%rd309, %rd75, %rd78, %p92;
ld.local.u32 %r90, [%rd309];
ld.local.u64 %rd135, [%rd309+8];
@%p92 bra BB80_116;
bra.uni BB80_115;

BB80_116:
ld.global.u32 %r194, [%rd410+16];
st.local.u32 [%rd75], %r194;
ld.global.u64 %rd315, [%rd410+24];
st.local.u64 [%rd75+8], %rd315;
bra.uni BB80_117;

BB80_115:
ld.global.u32 %r193, [%rd398+16];
st.local.u32 [%rd78], %r193;
ld.global.u64 %rd312, [%rd398+24];
st.local.u64 [%rd78+8], %rd312;

BB80_117:
cvta.to.global.u64 %rd136, %rd141;
bar.sync 0;
cvt.u64.u32	%rd316, %r73;
add.s64 %rd317, %rd316, %rd4;
shl.b64 %rd318, %rd317, 4;
add.s64 %rd319, %rd3, %rd318;
st.global.u32 [%rd319], %r84;
st.global.u32 [%rd319+16], %r85;
st.global.u32 [%rd319+32], %r86;
st.global.u32 [%rd319+48], %r87;
st.global.u32 [%rd319+64], %r88;
st.global.u32 [%rd319+80], %r89;
st.global.u32 [%rd319+96], %r90;
st.global.u64 [%rd319+8], %rd81;
st.global.u64 [%rd319+24], %rd90;
st.global.u64 [%rd319+40], %rd99;
st.global.u64 [%rd319+56], %rd108;
st.global.u64 [%rd319+72], %rd117;
st.global.u64 [%rd319+88], %rd126;
st.global.u64 [%rd319+104], %rd135;
bar.sync 0;
mul.lo.s32 %r196, %r95, 1792;
cvt.u64.u32	%rd137, %r196;
setp.ge.u32	%p84, %r264, %r74;
@%p84 bra BB80_119;

BB80_118:
cvt.u64.u32	%rd320, %r264;
add.s64 %rd321, %rd320, %rd137;
add.s64 %rd322, %rd320, %rd4;
shl.b64 %rd323, %rd322, 4;
add.s64 %rd324, %rd3, %rd323;
ld.global.u32 %r197, [%rd324];
shl.b64 %rd325, %rd321, 4;
add.s64 %rd326, %rd136, %rd325;
st.global.u32 [%rd326], %r197;
ld.global.u64 %rd327, [%rd324+8];
st.global.u64 [%rd326+8], %rd327;
add.s32 %r264, %r264, 256;
setp.lt.u32	%p85, %r264, %r74;
@%p85 bra BB80_118;

BB80_119:
bar.sync 0;
ret;
}


.visible .entry _ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEEjNS_12zip_iteratorINS_5tupleINS_10device_ptrIiEENSB_IlEENS_9null_typeESE_SE_SE_SE_SE_SE_SE_EEEENS_6detail15normal_iteratorINS_7pointerIjNSH_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESO_EEEENSI_INSJ_INSA_IilSE_SE_SE_SE_SE_SE_SE_SE_EESN_SO_SO_EEEENSH_13compare_firstI10ThrustGTOpIiEEEEEEEvT_(
.param .align 8 .b8 _ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEEjNS_12zip_iteratorINS_5tupleINS_10device_ptrIiEENSB_IlEENS_9null_typeESE_SE_SE_SE_SE_SE_SE_EEEENS_6detail15normal_iteratorINS_7pointerIjNSH_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESO_EEEENSI_INSJ_INSA_IilSE_SE_SE_SE_SE_SE_SE_SE_EESN_SO_SO_EEEENSH_13compare_firstI10ThrustGTOpIiEEEEEEEvT__param_0[56]
)
.maxntid 256, 1, 1
.minnctapersm 1
{
.local .align 8 .b8 __local_depot81[32];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<89>;
.reg .b16 %rs<17>;
.reg .b32 %r<272>;
.reg .b64 %rd<421>;


mov.u64 %rd420, __local_depot81;
cvta.local.u64 %SP, %rd420;
ld.param.u64 %rd135, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEEjNS_12zip_iteratorINS_5tupleINS_10device_ptrIiEENSB_IlEENS_9null_typeESE_SE_SE_SE_SE_SE_SE_EEEENS_6detail15normal_iteratorINS_7pointerIjNSH_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESO_EEEENSI_INSJ_INSA_IilSE_SE_SE_SE_SE_SE_SE_SE_EESN_SO_SO_EEEENSH_13compare_firstI10ThrustGTOpIiEEEEEEEvT__param_0+40];
ld.param.u32 %r5, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEEjNS_12zip_iteratorINS_5tupleINS_10device_ptrIiEENSB_IlEENS_9null_typeESE_SE_SE_SE_SE_SE_SE_EEEENS_6detail15normal_iteratorINS_7pointerIjNSH_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESO_EEEENSI_INSJ_INSA_IilSE_SE_SE_SE_SE_SE_SE_SE_EESN_SO_SO_EEEENSH_13compare_firstI10ThrustGTOpIiEEEEEEEvT__param_0+24];
ld.param.u32 %r93, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEEjNS_12zip_iteratorINS_5tupleINS_10device_ptrIiEENSB_IlEENS_9null_typeESE_SE_SE_SE_SE_SE_SE_EEEENS_6detail15normal_iteratorINS_7pointerIjNSH_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESO_EEEENSI_INSJ_INSA_IilSE_SE_SE_SE_SE_SE_SE_SE_EESN_SO_SO_EEEENSH_13compare_firstI10ThrustGTOpIiEEEEEEEvT__param_0];
ld.param.u64 %rd134, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEEjNS_12zip_iteratorINS_5tupleINS_10device_ptrIiEENSB_IlEENS_9null_typeESE_SE_SE_SE_SE_SE_SE_EEEENS_6detail15normal_iteratorINS_7pointerIjNSH_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESO_EEEENSI_INSJ_INSA_IilSE_SE_SE_SE_SE_SE_SE_SE_EESN_SO_SO_EEEENSH_13compare_firstI10ThrustGTOpIiEEEEEEEvT__param_0+32];
ld.param.u64 %rd133, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEEjNS_12zip_iteratorINS_5tupleINS_10device_ptrIiEENSB_IlEENS_9null_typeESE_SE_SE_SE_SE_SE_SE_EEEENS_6detail15normal_iteratorINS_7pointerIjNSH_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESO_EEEENSI_INSJ_INSA_IilSE_SE_SE_SE_SE_SE_SE_SE_EESN_SO_SO_EEEENSH_13compare_firstI10ThrustGTOpIiEEEEEEEvT__param_0+16];
ld.param.u64 %rd132, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEEjNS_12zip_iteratorINS_5tupleINS_10device_ptrIiEENSB_IlEENS_9null_typeESE_SE_SE_SE_SE_SE_SE_EEEENS_6detail15normal_iteratorINS_7pointerIjNSH_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESO_EEEENSI_INSJ_INSA_IilSE_SE_SE_SE_SE_SE_SE_SE_EESN_SO_SO_EEEENSH_13compare_firstI10ThrustGTOpIiEEEEEEEvT__param_0+8];
cvta.to.global.u64 %rd1, %rd132;
cvta.to.global.u64 %rd2, %rd133;
cvta.to.global.u64 %rd136, %rd134;
mov.u32 %r95, %ctaid.x;
mul.wide.u32 %rd137, %r95, 4;
add.s64 %rd138, %rd136, %rd137;
neg.s32 %r96, %r93;
and.b32 %r1, %r95, %r96;
shr.s32 %r2, %r93, 1;
mul.lo.s32 %r3, %r1, 1792;
ld.global.u32 %r4, [%rd138];
ld.global.u32 %r97, [%rd138+4];
add.s32 %r98, %r3, %r97;
min.s32 %r206, %r98, %r5;
add.s32 %r99, %r95, %r2;
mul.lo.s32 %r100, %r99, 1792;
sub.s32 %r101, %r100, %r4;
min.s32 %r7, %r101, %r5;
add.s32 %r102, %r100, 1792;
sub.s32 %r103, %r102, %r97;
min.s32 %r205, %r103, %r5;
add.s32 %r104, %r93, -1;
and.b32 %r105, %r95, %r104;
setp.ne.s32	%p15, %r104, %r105;
@%p15 bra BB81_2;

add.s32 %r106, %r1, %r2;
mul.lo.s32 %r107, %r106, 1792;
min.s32 %r206, %r107, %r5;
mad.lo.s32 %r108, %r2, 2, %r1;
mul.lo.s32 %r109, %r108, 1792;
min.s32 %r205, %r109, %r5;

BB81_2:
add.s32 %r110, %r3, %r4;
sub.s32 %r13, %r205, %r7;
sub.s32 %r14, %r206, %r110;
setp.gt.u32	%p16, %r14, 1791;
mov.u32 %r271, %tid.x;
cvt.u64.u32	%rd139, %r271;
cvt.u64.u32	%rd140, %r110;
add.s64 %rd141, %rd139, %rd140;
shl.b64 %rd142, %rd141, 2;
add.s64 %rd3, %rd1, %rd142;
shl.b64 %rd143, %rd141, 3;
add.s64 %rd4, %rd2, %rd143;
@%p16 bra BB81_17;
bra.uni BB81_3;

BB81_17:
ld.global.u32 %r225, [%rd3];
ld.global.u64 %rd353, [%rd4];
ld.global.u32 %r226, [%rd3+1024];
ld.global.u64 %rd354, [%rd4+2048];
ld.global.u32 %r228, [%rd3+2048];
ld.global.u64 %rd356, [%rd4+4096];
ld.global.u32 %r229, [%rd3+3072];
ld.global.u64 %rd357, [%rd4+6144];
ld.global.u32 %r231, [%rd3+4096];
ld.global.u64 %rd358, [%rd4+8192];
ld.global.u32 %r230, [%rd3+5120];
ld.global.u64 %rd355, [%rd4+10240];
ld.global.u32 %r227, [%rd3+6144];
ld.global.u64 %rd352, [%rd4+12288];
bra.uni BB81_18;

BB81_3:
mov.u32 %r111, 0;
mov.u64 %rd144, 0;
setp.ge.u32	%p17, %r271, %r14;
mov.u64 %rd364, %rd144;
mov.u32 %r237, %r111;
@%p17 bra BB81_5;

ld.global.u32 %r16, [%rd3];
ld.global.u64 %rd5, [%rd4];
mov.u64 %rd364, %rd5;
mov.u32 %r237, %r16;

BB81_5:
mov.u32 %r213, %r237;
mov.u32 %r225, %r213;
mov.u64 %rd340, %rd364;
mov.u64 %rd353, %rd340;
add.s32 %r113, %r271, 256;
setp.ge.u32	%p18, %r113, %r14;
mov.u64 %rd363, %rd144;
mov.u32 %r236, %r111;
@%p18 bra BB81_7;

ld.global.u32 %r236, [%rd3+1024];
ld.global.u64 %rd363, [%rd4+2048];

BB81_7:
mov.u32 %r226, %r236;
mov.u64 %rd354, %rd363;
add.s32 %r115, %r271, 512;
setp.ge.u32	%p19, %r115, %r14;
mov.u64 %rd362, %rd144;
mov.u32 %r235, %r111;
@%p19 bra BB81_9;

ld.global.u32 %r235, [%rd3+2048];
ld.global.u64 %rd362, [%rd4+4096];

BB81_9:
mov.u32 %r228, %r235;
mov.u64 %rd356, %rd362;
add.s32 %r117, %r271, 768;
setp.ge.u32	%p20, %r117, %r14;
mov.u64 %rd361, %rd144;
mov.u32 %r234, %r111;
@%p20 bra BB81_11;

ld.global.u32 %r234, [%rd3+3072];
ld.global.u64 %rd361, [%rd4+6144];

BB81_11:
mov.u32 %r229, %r234;
mov.u64 %rd357, %rd361;
add.s32 %r119, %r271, 1024;
setp.ge.u32	%p21, %r119, %r14;
mov.u64 %rd360, %rd144;
mov.u32 %r233, %r111;
@%p21 bra BB81_13;

ld.global.u32 %r233, [%rd3+4096];
ld.global.u64 %rd360, [%rd4+8192];

BB81_13:
mov.u32 %r231, %r233;
mov.u64 %rd358, %rd360;
add.s32 %r121, %r271, 1280;
setp.ge.u32	%p22, %r121, %r14;
mov.u64 %rd359, %rd144;
mov.u32 %r232, %r111;
@%p22 bra BB81_15;

ld.global.u32 %r232, [%rd3+5120];
ld.global.u64 %rd359, [%rd4+10240];

BB81_15:
mov.u32 %r230, %r232;
mov.u64 %rd355, %rd359;
add.s32 %r123, %r271, 1536;
setp.ge.u32	%p23, %r123, %r14;
mov.u64 %rd352, %rd144;
mov.u32 %r227, %r111;
@%p23 bra BB81_18;

ld.global.u32 %r227, [%rd3+6144];
ld.global.u64 %rd352, [%rd4+12288];

BB81_18:
@%p16 bra BB81_33;
bra.uni BB81_19;

BB81_33:
mov.u32 %r144, %tid.x;
mul.wide.u32 %rd172, %r144, 16;
mov.u64 %rd173, _ZN6thrust6system4cuda6detail4smemE;
add.s64 %rd174, %rd173, %rd172;
st.shared.u32 [%rd174], %r225;
st.shared.u32 [%rd174+4096], %r226;
st.shared.u32 [%rd174+8192], %r228;
st.shared.u32 [%rd174+12288], %r229;
st.shared.u32 [%rd174+16384], %r231;
st.shared.u32 [%rd174+20480], %r230;
st.shared.u32 [%rd174+24576], %r227;
st.shared.u64 [%rd174+8], %rd353;
st.shared.u64 [%rd174+4104], %rd354;
st.shared.u64 [%rd174+8200], %rd356;
st.shared.u64 [%rd174+12296], %rd357;
st.shared.u64 [%rd174+16392], %rd358;
st.shared.u64 [%rd174+20488], %rd355;
st.shared.u64 [%rd174+24584], %rd352;
bra.uni BB81_34;

BB81_19:
setp.ge.u32	%p25, %r271, %r14;
@%p25 bra BB81_21;

mul.wide.u32 %rd151, %r271, 16;
mov.u64 %rd152, _ZN6thrust6system4cuda6detail4smemE;
add.s64 %rd153, %rd152, %rd151;
st.shared.u32 [%rd153], %r225;
st.shared.u64 [%rd153+8], %rd353;

BB81_21:
add.s32 %r127, %r271, 256;
setp.ge.u32	%p26, %r127, %r14;
@%p26 bra BB81_23;

mul.wide.u32 %rd154, %r271, 16;
mov.u64 %rd155, _ZN6thrust6system4cuda6detail4smemE;
add.s64 %rd156, %rd155, %rd154;
st.shared.u32 [%rd156+4096], %r226;
st.shared.u64 [%rd156+4104], %rd354;

BB81_23:
add.s32 %r130, %r271, 512;
setp.ge.u32	%p27, %r130, %r14;
@%p27 bra BB81_25;

mul.wide.u32 %rd157, %r271, 16;
mov.u64 %rd158, _ZN6thrust6system4cuda6detail4smemE;
add.s64 %rd159, %rd158, %rd157;
st.shared.u32 [%rd159+8192], %r228;
st.shared.u64 [%rd159+8200], %rd356;

BB81_25:
add.s32 %r133, %r271, 768;
setp.ge.u32	%p28, %r133, %r14;
@%p28 bra BB81_27;

mul.wide.u32 %rd160, %r271, 16;
mov.u64 %rd161, _ZN6thrust6system4cuda6detail4smemE;
add.s64 %rd162, %rd161, %rd160;
st.shared.u32 [%rd162+12288], %r229;
st.shared.u64 [%rd162+12296], %rd357;

BB81_27:
add.s32 %r136, %r271, 1024;
setp.ge.u32	%p29, %r136, %r14;
@%p29 bra BB81_29;

mul.wide.u32 %rd163, %r271, 16;
mov.u64 %rd164, _ZN6thrust6system4cuda6detail4smemE;
add.s64 %rd165, %rd164, %rd163;
st.shared.u32 [%rd165+16384], %r231;
st.shared.u64 [%rd165+16392], %rd358;

BB81_29:
add.s32 %r139, %r271, 1280;
setp.ge.u32	%p30, %r139, %r14;
@%p30 bra BB81_31;

mul.wide.u32 %rd166, %r271, 16;
mov.u64 %rd167, _ZN6thrust6system4cuda6detail4smemE;
add.s64 %rd168, %rd167, %rd166;
st.shared.u32 [%rd168+20480], %r230;
st.shared.u64 [%rd168+20488], %rd355;

BB81_31:
add.s32 %r142, %r271, 1536;
setp.ge.u32	%p31, %r142, %r14;
@%p31 bra BB81_34;

mul.wide.u32 %rd169, %r271, 16;
mov.u64 %rd170, _ZN6thrust6system4cuda6detail4smemE;
add.s64 %rd171, %rd170, %rd169;
st.shared.u32 [%rd171+24576], %r227;
st.shared.u64 [%rd171+24584], %rd352;

BB81_34:
cvt.u64.u32	%rd175, %r7;
cvt.u64.u32	%rd32, %r14;
add.s64 %rd177, %rd139, %rd175;
shl.b64 %rd178, %rd177, 2;
add.s64 %rd33, %rd1, %rd178;
shl.b64 %rd179, %rd177, 3;
add.s64 %rd34, %rd2, %rd179;
setp.gt.u32	%p32, %r13, 1791;
@%p32 bra BB81_49;
bra.uni BB81_35;

BB81_49:
ld.global.u32 %r256, [%rd33];
ld.global.u64 %rd384, [%rd34];
ld.global.u32 %r257, [%rd33+1024];
ld.global.u64 %rd385, [%rd34+2048];
ld.global.u32 %r259, [%rd33+2048];
ld.global.u64 %rd387, [%rd34+4096];
ld.global.u32 %r260, [%rd33+3072];
ld.global.u64 %rd388, [%rd34+6144];
ld.global.u32 %r262, [%rd33+4096];
ld.global.u64 %rd389, [%rd34+8192];
ld.global.u32 %r261, [%rd33+5120];
ld.global.u64 %rd386, [%rd34+10240];
ld.global.u32 %r258, [%rd33+6144];
ld.global.u64 %rd383, [%rd34+12288];
bra.uni BB81_50;

BB81_35:
mov.u32 %r145, 0;
mov.u64 %rd180, 0;
setp.ge.u32	%p33, %r271, %r13;
mov.u64 %rd395, %rd180;
mov.u32 %r268, %r145;
@%p33 bra BB81_37;

ld.global.u32 %r44, [%rd33];
ld.global.u64 %rd35, [%rd34];
mov.u64 %rd395, %rd35;
mov.u32 %r268, %r44;

BB81_37:
mov.u32 %r244, %r268;
mov.u32 %r256, %r244;
mov.u64 %rd371, %rd395;
mov.u64 %rd384, %rd371;
add.s32 %r147, %r271, 256;
setp.ge.u32	%p34, %r147, %r13;
mov.u64 %rd394, %rd180;
mov.u32 %r267, %r145;
@%p34 bra BB81_39;

ld.global.u32 %r267, [%rd33+1024];
ld.global.u64 %rd394, [%rd34+2048];

BB81_39:
mov.u32 %r257, %r267;
mov.u64 %rd385, %rd394;
add.s32 %r149, %r271, 512;
setp.ge.u32	%p35, %r149, %r13;
mov.u64 %rd393, %rd180;
mov.u32 %r266, %r145;
@%p35 bra BB81_41;

ld.global.u32 %r266, [%rd33+2048];
ld.global.u64 %rd393, [%rd34+4096];

BB81_41:
mov.u32 %r259, %r266;
mov.u64 %rd387, %rd393;
add.s32 %r151, %r271, 768;
setp.ge.u32	%p36, %r151, %r13;
mov.u64 %rd392, %rd180;
mov.u32 %r265, %r145;
@%p36 bra BB81_43;

ld.global.u32 %r265, [%rd33+3072];
ld.global.u64 %rd392, [%rd34+6144];

BB81_43:
mov.u32 %r260, %r265;
mov.u64 %rd388, %rd392;
add.s32 %r153, %r271, 1024;
setp.ge.u32	%p37, %r153, %r13;
mov.u64 %rd391, %rd180;
mov.u32 %r264, %r145;
@%p37 bra BB81_45;

ld.global.u32 %r264, [%rd33+4096];
ld.global.u64 %rd391, [%rd34+8192];

BB81_45:
mov.u32 %r262, %r264;
mov.u64 %rd389, %rd391;
add.s32 %r155, %r271, 1280;
setp.ge.u32	%p38, %r155, %r13;
mov.u64 %rd390, %rd180;
mov.u32 %r263, %r145;
@%p38 bra BB81_47;

ld.global.u32 %r263, [%rd33+5120];
ld.global.u64 %rd390, [%rd34+10240];

BB81_47:
mov.u32 %r261, %r263;
mov.u64 %rd386, %rd390;
add.s32 %r157, %r271, 1536;
setp.ge.u32	%p39, %r157, %r13;
mov.u64 %rd383, %rd180;
mov.u32 %r258, %r145;
@%p39 bra BB81_50;

ld.global.u32 %r258, [%rd33+6144];
ld.global.u64 %rd383, [%rd34+12288];

BB81_50:
add.s64 %rd188, %rd139, %rd32;
shl.b64 %rd189, %rd188, 4;
mov.u64 %rd190, _ZN6thrust6system4cuda6detail4smemE;
add.s64 %rd62, %rd190, %rd189;
@%p32 bra BB81_65;
bra.uni BB81_51;

BB81_65:
st.shared.u32 [%rd62], %r256;
st.shared.u32 [%rd62+4096], %r257;
st.shared.u32 [%rd62+8192], %r259;
st.shared.u32 [%rd62+12288], %r260;
st.shared.u32 [%rd62+16384], %r262;
st.shared.u32 [%rd62+20480], %r261;
st.shared.u32 [%rd62+24576], %r258;
st.shared.u64 [%rd62+8], %rd384;
st.shared.u64 [%rd62+4104], %rd385;
st.shared.u64 [%rd62+8200], %rd387;
st.shared.u64 [%rd62+12296], %rd388;
st.shared.u64 [%rd62+16392], %rd389;
st.shared.u64 [%rd62+20488], %rd386;
bra.uni BB81_66;

BB81_51:
setp.ge.u32	%p41, %r271, %r13;
@%p41 bra BB81_53;

st.shared.u32 [%rd62], %r256;
st.shared.u64 [%rd62+8], %rd384;

BB81_53:
add.s32 %r158, %r271, 256;
setp.ge.u32	%p42, %r158, %r13;
@%p42 bra BB81_55;

st.shared.u32 [%rd62+4096], %r257;
st.shared.u64 [%rd62+4104], %rd385;

BB81_55:
add.s32 %r159, %r271, 512;
setp.ge.u32	%p43, %r159, %r13;
@%p43 bra BB81_57;

st.shared.u32 [%rd62+8192], %r259;
st.shared.u64 [%rd62+8200], %rd387;

BB81_57:
add.s32 %r160, %r271, 768;
setp.ge.u32	%p44, %r160, %r13;
@%p44 bra BB81_59;

st.shared.u32 [%rd62+12288], %r260;
st.shared.u64 [%rd62+12296], %rd388;

BB81_59:
add.s32 %r161, %r271, 1024;
setp.ge.u32	%p45, %r161, %r13;
@%p45 bra BB81_61;

st.shared.u32 [%rd62+16384], %r262;
st.shared.u64 [%rd62+16392], %rd389;

BB81_61:
add.s32 %r162, %r271, 1280;
setp.ge.u32	%p46, %r162, %r13;
@%p46 bra BB81_63;

st.shared.u32 [%rd62+20480], %r261;
st.shared.u64 [%rd62+20488], %rd386;

BB81_63:
add.s32 %r163, %r271, 1536;
setp.ge.u32	%p47, %r163, %r13;
@%p47 bra BB81_67;

st.shared.u32 [%rd62+24576], %r258;

BB81_66:
st.shared.u64 [%rd62+24584], %rd383;

BB81_67:
bar.sync 0;
mul.lo.s32 %r73, %r271, 7;
add.s32 %r74, %r14, %r13;
min.u32 %r75, %r73, %r74;
setp.lt.u32	%p48, %r75, %r13;
sub.s32 %r164, %r75, %r13;
selp.b32	%r270, 0, %r164, %p48;
min.u32 %r269, %r14, %r75;
setp.ge.u32	%p49, %r270, %r269;
@%p49 bra BB81_70;

add.s32 %r78, %r75, -1;

BB81_69:
add.s32 %r165, %r269, %r270;
shr.u32 %r166, %r165, 1;
sub.s32 %r167, %r78, %r166;
cvt.u64.u32	%rd191, %r167;
add.s64 %rd192, %rd191, %rd32;
shl.b64 %rd193, %rd192, 4;
add.s64 %rd195, %rd190, %rd193;
mul.wide.u32 %rd196, %r166, 16;
add.s64 %rd197, %rd190, %rd196;
ld.shared.u32 %r168, [%rd197];
ld.shared.u32 %r169, [%rd195];
setp.gt.s32	%p50, %r169, %r168;
add.s32 %r170, %r166, 1;
selp.b32	%r270, %r270, %r170, %p50;
selp.b32	%r269, %r166, %r269, %p50;
setp.lt.u32	%p51, %r270, %r269;
@%p51 bra BB81_69;

BB81_70:
cvt.u64.u32	%rd63, %r270;
mul.wide.u32 %rd198, %r270, 16;
add.s64 %rd66, %rd190, %rd198;
mov.u64 %rd408, %rd66;
shl.b64 %rd200, %rd32, 4;
add.s64 %rd67, %rd190, %rd200;
sub.s32 %r171, %r75, %r270;
cvt.u64.u32	%rd201, %r171;
add.s64 %rd68, %rd201, %rd32;
shl.b64 %rd202, %rd68, 4;
add.s64 %rd71, %rd190, %rd202;
mov.u64 %rd396, %rd71;
cvt.u64.u32	%rd203, %r13;
add.s64 %rd204, %rd32, %rd203;
shl.b64 %rd205, %rd204, 4;
add.s64 %rd72, %rd190, %rd205;
ld.shared.u32 %r172, [%rd66];
ld.shared.u64 %rd206, [%rd66+8];
add.u64 %rd207, %SP, 0;
cvta.to.local.u64 %rd208, %rd207;
st.local.u64 [%rd208+8], %rd206;
st.local.u32 [%rd208], %r172;
ld.shared.u32 %r173, [%rd71];
ld.shared.u64 %rd209, [%rd71+8];
add.u64 %rd210, %SP, 16;
cvta.to.local.u64 %rd211, %rd210;
st.local.u64 [%rd211+8], %rd209;
st.local.u32 [%rd211], %r173;
mov.pred %p82, -1;
setp.ge.u64	%p53, %rd71, %rd72;
@%p53 bra BB81_73;

mov.pred %p82, 0;
setp.ge.u64	%p55, %rd66, %rd67;
@%p55 bra BB81_73;

ld.local.u32 %r174, [%rd208];
ld.local.u32 %r175, [%rd211];
setp.le.s32	%p82, %r175, %r174;

BB81_73:
selp.b64	%rd220, %rd208, %rd211, %p82;
ld.local.u32 %r84, [%rd220];
ld.local.u64 %rd73, [%rd220+8];
@%p82 bra BB81_75;
bra.uni BB81_74;

BB81_75:
mov.u64 %rd407, %rd71;
shl.b64 %rd227, %rd63, 4;
add.s64 %rd229, %rd227, %rd190;
add.s64 %rd408, %rd229, 16;
mov.u64 %rd419, %rd408;
ld.shared.u32 %r177, [%rd66+16];
st.local.u32 [%rd208], %r177;
ld.shared.u64 %rd232, [%rd66+24];
st.local.u64 [%rd208+8], %rd232;
bra.uni BB81_76;

BB81_74:
mov.u64 %rd419, %rd66;
add.s64 %rd223, %rd202, %rd190;
add.s64 %rd396, %rd223, 16;
mov.u64 %rd407, %rd396;
ld.shared.u32 %r176, [%rd71+16];
st.local.u32 [%rd211], %r176;
ld.shared.u64 %rd226, [%rd71+24];
st.local.u64 [%rd211+8], %rd226;

BB81_76:
mov.u64 %rd83, %rd419;
mov.u64 %rd81, %rd407;
mov.pred %p83, -1;
setp.ge.u64	%p57, %rd396, %rd72;
@%p57 bra BB81_79;

mov.pred %p83, 0;
setp.ge.u64	%p59, %rd408, %rd67;
@%p59 bra BB81_79;

ld.local.u32 %r178, [%rd208];
ld.local.u32 %r179, [%rd211];
setp.le.s32	%p83, %r179, %r178;

BB81_79:
selp.b64	%rd241, %rd208, %rd211, %p83;
ld.local.u32 %r85, [%rd241];
ld.local.u64 %rd84, [%rd241+8];
@%p83 bra BB81_81;
bra.uni BB81_80;

BB81_81:
add.s64 %rd408, %rd408, 16;
add.s64 %rd88, %rd83, 16;
ld.shared.u32 %r181, [%rd83+16];
st.local.u32 [%rd208], %r181;
ld.shared.u64 %rd247, [%rd83+24];
st.local.u64 [%rd208+8], %rd247;
mov.u64 %rd406, %rd81;
mov.u64 %rd418, %rd88;
bra.uni BB81_82;

BB81_80:
add.s64 %rd396, %rd396, 16;
add.s64 %rd86, %rd81, 16;
ld.shared.u32 %r180, [%rd81+16];
st.local.u32 [%rd211], %r180;
ld.shared.u64 %rd244, [%rd81+24];
st.local.u64 [%rd211+8], %rd244;
mov.u64 %rd406, %rd86;
mov.u64 %rd418, %rd83;

BB81_82:
mov.u64 %rd92, %rd418;
mov.u64 %rd90, %rd406;
mov.pred %p84, -1;
setp.ge.u64	%p61, %rd396, %rd72;
@%p61 bra BB81_85;

mov.pred %p84, 0;
setp.ge.u64	%p63, %rd408, %rd67;
@%p63 bra BB81_85;

ld.local.u32 %r182, [%rd208];
ld.local.u32 %r183, [%rd211];
setp.le.s32	%p84, %r183, %r182;

BB81_85:
selp.b64	%rd256, %rd208, %rd211, %p84;
ld.local.u32 %r86, [%rd256];
ld.local.u64 %rd93, [%rd256+8];
@%p84 bra BB81_87;
bra.uni BB81_86;

BB81_87:
add.s64 %rd408, %rd408, 16;
add.s64 %rd97, %rd92, 16;
ld.shared.u32 %r185, [%rd92+16];
st.local.u32 [%rd208], %r185;
ld.shared.u64 %rd262, [%rd92+24];
st.local.u64 [%rd208+8], %rd262;
mov.u64 %rd405, %rd90;
mov.u64 %rd417, %rd97;
bra.uni BB81_88;

BB81_86:
add.s64 %rd396, %rd396, 16;
add.s64 %rd95, %rd90, 16;
ld.shared.u32 %r184, [%rd90+16];
st.local.u32 [%rd211], %r184;
ld.shared.u64 %rd259, [%rd90+24];
st.local.u64 [%rd211+8], %rd259;
mov.u64 %rd405, %rd95;
mov.u64 %rd417, %rd92;

BB81_88:
mov.u64 %rd101, %rd417;
mov.u64 %rd99, %rd405;
mov.pred %p85, -1;
setp.ge.u64	%p65, %rd396, %rd72;
@%p65 bra BB81_91;

mov.pred %p85, 0;
setp.ge.u64	%p67, %rd408, %rd67;
@%p67 bra BB81_91;

ld.local.u32 %r186, [%rd208];
ld.local.u32 %r187, [%rd211];
setp.le.s32	%p85, %r187, %r186;

BB81_91:
selp.b64	%rd271, %rd208, %rd211, %p85;
ld.local.u32 %r87, [%rd271];
ld.local.u64 %rd102, [%rd271+8];
@%p85 bra BB81_93;
bra.uni BB81_92;

BB81_93:
add.s64 %rd408, %rd408, 16;
add.s64 %rd106, %rd101, 16;
ld.shared.u32 %r189, [%rd101+16];
st.local.u32 [%rd208], %r189;
ld.shared.u64 %rd277, [%rd101+24];
st.local.u64 [%rd208+8], %rd277;
mov.u64 %rd404, %rd99;
mov.u64 %rd416, %rd106;
bra.uni BB81_94;

BB81_92:
add.s64 %rd396, %rd396, 16;
add.s64 %rd104, %rd99, 16;
ld.shared.u32 %r188, [%rd99+16];
st.local.u32 [%rd211], %r188;
ld.shared.u64 %rd274, [%rd99+24];
st.local.u64 [%rd211+8], %rd274;
mov.u64 %rd404, %rd104;
mov.u64 %rd416, %rd101;

BB81_94:
mov.u64 %rd110, %rd416;
mov.u64 %rd108, %rd404;
mov.pred %p86, -1;
setp.ge.u64	%p69, %rd396, %rd72;
@%p69 bra BB81_97;

mov.pred %p86, 0;
setp.ge.u64	%p71, %rd408, %rd67;
@%p71 bra BB81_97;

ld.local.u32 %r190, [%rd208];
ld.local.u32 %r191, [%rd211];
setp.le.s32	%p86, %r191, %r190;

BB81_97:
selp.b64	%rd286, %rd208, %rd211, %p86;
ld.local.u32 %r88, [%rd286];
ld.local.u64 %rd111, [%rd286+8];
@%p86 bra BB81_99;
bra.uni BB81_98;

BB81_99:
add.s64 %rd408, %rd408, 16;
add.s64 %rd115, %rd110, 16;
ld.shared.u32 %r193, [%rd110+16];
st.local.u32 [%rd208], %r193;
ld.shared.u64 %rd292, [%rd110+24];
st.local.u64 [%rd208+8], %rd292;
mov.u64 %rd403, %rd108;
mov.u64 %rd415, %rd115;
bra.uni BB81_100;

BB81_98:
add.s64 %rd396, %rd396, 16;
add.s64 %rd113, %rd108, 16;
ld.shared.u32 %r192, [%rd108+16];
st.local.u32 [%rd211], %r192;
ld.shared.u64 %rd289, [%rd108+24];
st.local.u64 [%rd211+8], %rd289;
mov.u64 %rd403, %rd113;
mov.u64 %rd415, %rd110;

BB81_100:
mov.u64 %rd119, %rd415;
mov.u64 %rd117, %rd403;
mov.pred %p87, -1;
setp.ge.u64	%p73, %rd396, %rd72;
@%p73 bra BB81_103;

mov.pred %p87, 0;
setp.ge.u64	%p75, %rd408, %rd67;
@%p75 bra BB81_103;

ld.local.u32 %r194, [%rd208];
ld.local.u32 %r195, [%rd211];
setp.le.s32	%p87, %r195, %r194;

BB81_103:
selp.b64	%rd301, %rd208, %rd211, %p87;
ld.local.u32 %r89, [%rd301];
ld.local.u64 %rd120, [%rd301+8];
@%p87 bra BB81_105;
bra.uni BB81_104;

BB81_105:
add.s64 %rd408, %rd408, 16;
add.s64 %rd124, %rd119, 16;
ld.shared.u32 %r197, [%rd119+16];
st.local.u32 [%rd208], %r197;
ld.shared.u64 %rd307, [%rd119+24];
st.local.u64 [%rd208+8], %rd307;
mov.u64 %rd402, %rd117;
mov.u64 %rd414, %rd124;
bra.uni BB81_106;

BB81_104:
add.s64 %rd396, %rd396, 16;
add.s64 %rd122, %rd117, 16;
ld.shared.u32 %r196, [%rd117+16];
st.local.u32 [%rd211], %r196;
ld.shared.u64 %rd304, [%rd117+24];
st.local.u64 [%rd211+8], %rd304;
mov.u64 %rd402, %rd122;
mov.u64 %rd414, %rd119;

BB81_106:
mov.pred %p88, -1;
setp.ge.u64	%p77, %rd396, %rd72;
@%p77 bra BB81_109;

mov.pred %p88, 0;
setp.ge.u64	%p79, %rd408, %rd67;
@%p79 bra BB81_109;

ld.local.u32 %r198, [%rd208];
ld.local.u32 %r199, [%rd211];
setp.le.s32	%p88, %r199, %r198;

BB81_109:
selp.b64	%rd316, %rd208, %rd211, %p88;
ld.local.u32 %r90, [%rd316];
ld.local.u64 %rd129, [%rd316+8];
@%p88 bra BB81_111;
bra.uni BB81_110;

BB81_111:
ld.shared.u32 %r201, [%rd414+16];
st.local.u32 [%rd208], %r201;
ld.shared.u64 %rd322, [%rd414+24];
st.local.u64 [%rd208+8], %rd322;
bra.uni BB81_112;

BB81_110:
ld.shared.u32 %r200, [%rd402+16];
st.local.u32 [%rd211], %r200;
ld.shared.u64 %rd319, [%rd402+24];
st.local.u64 [%rd211+8], %rd319;

BB81_112:
cvta.to.global.u64 %rd130, %rd135;
bar.sync 0;
mul.wide.u32 %rd323, %r73, 16;
add.s64 %rd325, %rd190, %rd323;
st.shared.u32 [%rd325], %r84;
st.shared.u32 [%rd325+16], %r85;
st.shared.u32 [%rd325+32], %r86;
st.shared.u32 [%rd325+48], %r87;
st.shared.u32 [%rd325+64], %r88;
st.shared.u32 [%rd325+80], %r89;
st.shared.u32 [%rd325+96], %r90;
st.shared.u64 [%rd325+8], %rd73;
st.shared.u64 [%rd325+24], %rd84;
st.shared.u64 [%rd325+40], %rd93;
st.shared.u64 [%rd325+56], %rd102;
st.shared.u64 [%rd325+72], %rd111;
st.shared.u64 [%rd325+88], %rd120;
st.shared.u64 [%rd325+104], %rd129;
bar.sync 0;
mul.lo.s32 %r203, %r95, 1792;
cvt.u64.u32	%rd131, %r203;
setp.ge.u32	%p80, %r271, %r74;
@%p80 bra BB81_114;

BB81_113:
cvt.u64.u32	%rd326, %r271;
add.s64 %rd327, %rd326, %rd131;
mul.wide.u32 %rd328, %r271, 16;
add.s64 %rd330, %rd190, %rd328;
ld.shared.u32 %r204, [%rd330];
shl.b64 %rd331, %rd327, 4;
add.s64 %rd332, %rd130, %rd331;
st.global.u32 [%rd332], %r204;
ld.shared.u64 %rd333, [%rd330+8];
st.global.u64 [%rd332+8], %rd333;
add.s32 %r271, %r271, 256;
setp.lt.u32	%p81, %r271, %r74;
@%p81 bra BB81_113;

BB81_114:
bar.sync 0;
ret;
}


.visible .entry _ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24virtualized_smem_closureINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEEjNS_6detail15normal_iteratorINS_7pointerINS_5tupleIilNS_9null_typeESE_SE_SE_SE_SE_SE_SE_EENSA_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESK_EEEENSB_INSC_IjSJ_SK_SK_EEEENS_12zip_iteratorINSD_INS_10device_ptrIiEENSQ_IlEESE_SE_SE_SE_SE_SE_SE_SE_EEEENSA_13compare_firstI10ThrustGTOpIiEEEEEPSF_EEEEvT_(
.param .align 8 .b8 _ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24virtualized_smem_closureINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEEjNS_6detail15normal_iteratorINS_7pointerINS_5tupleIilNS_9null_typeESE_SE_SE_SE_SE_SE_SE_EENSA_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESK_EEEENSB_INSC_IjSJ_SK_SK_EEEENS_12zip_iteratorINSD_INS_10device_ptrIiEENSQ_IlEESE_SE_SE_SE_SE_SE_SE_SE_EEEENSA_13compare_firstI10ThrustGTOpIiEEEEEPSF_EEEEvT__param_0[72]
)
.maxntid 256, 1, 1
.minnctapersm 1
{
.local .align 8 .b8 __local_depot82[32];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<93>;
.reg .b16 %rs<4>;
.reg .b32 %r<265>;
.reg .b64 %rd<435>;


mov.u64 %rd434, __local_depot82;
cvta.local.u64 %SP, %rd434;
ld.param.u64 %rd137, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24virtualized_smem_closureINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEEjNS_6detail15normal_iteratorINS_7pointerINS_5tupleIilNS_9null_typeESE_SE_SE_SE_SE_SE_SE_EENSA_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESK_EEEENSB_INSC_IjSJ_SK_SK_EEEENS_12zip_iteratorINSD_INS_10device_ptrIiEENSQ_IlEESE_SE_SE_SE_SE_SE_SE_SE_EEEENSA_13compare_firstI10ThrustGTOpIiEEEEEPSF_EEEEvT__param_0+40];
ld.param.u64 %rd136, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24virtualized_smem_closureINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEEjNS_6detail15normal_iteratorINS_7pointerINS_5tupleIilNS_9null_typeESE_SE_SE_SE_SE_SE_SE_EENSA_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESK_EEEENSB_INSC_IjSJ_SK_SK_EEEENS_12zip_iteratorINSD_INS_10device_ptrIiEENSQ_IlEESE_SE_SE_SE_SE_SE_SE_SE_EEEENSA_13compare_firstI10ThrustGTOpIiEEEEEPSF_EEEEvT__param_0+32];
ld.param.u32 %r5, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24virtualized_smem_closureINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEEjNS_6detail15normal_iteratorINS_7pointerINS_5tupleIilNS_9null_typeESE_SE_SE_SE_SE_SE_SE_EENSA_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESK_EEEENSB_INSC_IjSJ_SK_SK_EEEENS_12zip_iteratorINSD_INS_10device_ptrIiEENSQ_IlEESE_SE_SE_SE_SE_SE_SE_SE_EEEENSA_13compare_firstI10ThrustGTOpIiEEEEEPSF_EEEEvT__param_0+16];
ld.param.u32 %r93, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24virtualized_smem_closureINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEEjNS_6detail15normal_iteratorINS_7pointerINS_5tupleIilNS_9null_typeESE_SE_SE_SE_SE_SE_SE_EENSA_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESK_EEEENSB_INSC_IjSJ_SK_SK_EEEENS_12zip_iteratorINSD_INS_10device_ptrIiEENSQ_IlEESE_SE_SE_SE_SE_SE_SE_SE_EEEENSA_13compare_firstI10ThrustGTOpIiEEEEEPSF_EEEEvT__param_0];
ld.param.u64 %rd138, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24virtualized_smem_closureINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEEjNS_6detail15normal_iteratorINS_7pointerINS_5tupleIilNS_9null_typeESE_SE_SE_SE_SE_SE_SE_EENSA_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESK_EEEENSB_INSC_IjSJ_SK_SK_EEEENS_12zip_iteratorINSD_INS_10device_ptrIiEENSQ_IlEESE_SE_SE_SE_SE_SE_SE_SE_EEEENSA_13compare_firstI10ThrustGTOpIiEEEEEPSF_EEEEvT__param_0+56];
ld.param.u64 %rd139, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24virtualized_smem_closureINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEEjNS_6detail15normal_iteratorINS_7pointerINS_5tupleIilNS_9null_typeESE_SE_SE_SE_SE_SE_SE_EENSA_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESK_EEEENSB_INSC_IjSJ_SK_SK_EEEENS_12zip_iteratorINSD_INS_10device_ptrIiEENSQ_IlEESE_SE_SE_SE_SE_SE_SE_SE_EEEENSA_13compare_firstI10ThrustGTOpIiEEEEEPSF_EEEEvT__param_0+64];
ld.param.u64 %rd135, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24virtualized_smem_closureINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEEjNS_6detail15normal_iteratorINS_7pointerINS_5tupleIilNS_9null_typeESE_SE_SE_SE_SE_SE_SE_EENSA_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESK_EEEENSB_INSC_IjSJ_SK_SK_EEEENS_12zip_iteratorINSD_INS_10device_ptrIiEENSQ_IlEESE_SE_SE_SE_SE_SE_SE_SE_EEEENSA_13compare_firstI10ThrustGTOpIiEEEEEPSF_EEEEvT__param_0+24];
ld.param.u64 %rd134, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24virtualized_smem_closureINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEEjNS_6detail15normal_iteratorINS_7pointerINS_5tupleIilNS_9null_typeESE_SE_SE_SE_SE_SE_SE_EENSA_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESK_EEEENSB_INSC_IjSJ_SK_SK_EEEENS_12zip_iteratorINSD_INS_10device_ptrIiEENSQ_IlEESE_SE_SE_SE_SE_SE_SE_SE_EEEENSA_13compare_firstI10ThrustGTOpIiEEEEEPSF_EEEEvT__param_0+8];
cvta.to.global.u64 %rd1, %rd134;
cvta.to.global.u64 %rd140, %rd135;
cvta.to.global.u64 %rd2, %rd139;
mov.u32 %r95, %ctaid.x;
cvt.u64.u32	%rd141, %r95;
mul.lo.s64 %rd3, %rd141, %rd138;
mul.wide.u32 %rd142, %r95, 4;
add.s64 %rd143, %rd140, %rd142;
neg.s32 %r96, %r93;
and.b32 %r1, %r95, %r96;
shr.s32 %r2, %r93, 1;
mul.lo.s32 %r3, %r1, 1792;
ld.global.u32 %r4, [%rd143];
ld.global.u32 %r97, [%rd143+4];
add.s32 %r98, %r3, %r97;
min.s32 %r199, %r98, %r5;
add.s32 %r99, %r95, %r2;
mul.lo.s32 %r100, %r99, 1792;
sub.s32 %r101, %r100, %r4;
min.s32 %r7, %r101, %r5;
add.s32 %r102, %r100, 1792;
sub.s32 %r103, %r102, %r97;
min.s32 %r198, %r103, %r5;
add.s32 %r104, %r93, -1;
and.b32 %r105, %r95, %r104;
setp.ne.s32	%p15, %r104, %r105;
@%p15 bra BB82_2;

add.s32 %r106, %r1, %r2;
mul.lo.s32 %r107, %r106, 1792;
min.s32 %r199, %r107, %r5;
mad.lo.s32 %r108, %r2, 2, %r1;
mul.lo.s32 %r109, %r108, 1792;
min.s32 %r198, %r109, %r5;

BB82_2:
add.s32 %r110, %r3, %r4;
sub.s32 %r13, %r198, %r7;
sub.s32 %r14, %r199, %r110;
setp.gt.u32	%p16, %r14, 1791;
mov.u32 %r264, %tid.x;
cvt.u64.u32	%rd144, %r264;
cvt.u64.u32	%rd145, %r110;
add.s64 %rd146, %rd144, %rd145;
shl.b64 %rd147, %rd146, 4;
add.s64 %rd4, %rd1, %rd147;
@%p16 bra BB82_17;
bra.uni BB82_3;

BB82_17:
ld.global.u32 %r218, [%rd4];
ld.global.u64 %rd343, [%rd4+8];
ld.global.u32 %r219, [%rd4+4096];
ld.global.u64 %rd344, [%rd4+4104];
ld.global.u32 %r221, [%rd4+8192];
ld.global.u64 %rd346, [%rd4+8200];
ld.global.u32 %r222, [%rd4+12288];
ld.global.u64 %rd347, [%rd4+12296];
ld.global.u32 %r224, [%rd4+16384];
ld.global.u64 %rd348, [%rd4+16392];
ld.global.u32 %r223, [%rd4+20480];
ld.global.u64 %rd345, [%rd4+20488];
ld.global.u32 %r220, [%rd4+24576];
ld.global.u64 %rd342, [%rd4+24584];
bra.uni BB82_18;

BB82_3:
mov.u32 %r111, 0;
mov.u64 %rd148, 0;
setp.ge.u32	%p17, %r264, %r14;
mov.u64 %rd354, %rd148;
mov.u32 %r230, %r111;
@%p17 bra BB82_5;

ld.global.u32 %r16, [%rd4];
ld.global.u64 %rd5, [%rd4+8];
mov.u64 %rd354, %rd5;
mov.u32 %r230, %r16;

BB82_5:
mov.u32 %r206, %r230;
mov.u32 %r218, %r206;
mov.u64 %rd330, %rd354;
mov.u64 %rd343, %rd330;
add.s32 %r113, %r264, 256;
setp.ge.u32	%p18, %r113, %r14;
mov.u64 %rd353, %rd148;
mov.u32 %r229, %r111;
@%p18 bra BB82_7;

ld.global.u32 %r229, [%rd4+4096];
ld.global.u64 %rd353, [%rd4+4104];

BB82_7:
mov.u32 %r219, %r229;
mov.u64 %rd344, %rd353;
add.s32 %r115, %r264, 512;
setp.ge.u32	%p19, %r115, %r14;
mov.u64 %rd352, %rd148;
mov.u32 %r228, %r111;
@%p19 bra BB82_9;

ld.global.u32 %r228, [%rd4+8192];
ld.global.u64 %rd352, [%rd4+8200];

BB82_9:
mov.u32 %r221, %r228;
mov.u64 %rd346, %rd352;
add.s32 %r117, %r264, 768;
setp.ge.u32	%p20, %r117, %r14;
mov.u64 %rd351, %rd148;
mov.u32 %r227, %r111;
@%p20 bra BB82_11;

ld.global.u32 %r227, [%rd4+12288];
ld.global.u64 %rd351, [%rd4+12296];

BB82_11:
mov.u32 %r222, %r227;
mov.u64 %rd347, %rd351;
add.s32 %r119, %r264, 1024;
setp.ge.u32	%p21, %r119, %r14;
mov.u64 %rd350, %rd148;
mov.u32 %r226, %r111;
@%p21 bra BB82_13;

ld.global.u32 %r226, [%rd4+16384];
ld.global.u64 %rd350, [%rd4+16392];

BB82_13:
mov.u32 %r224, %r226;
mov.u64 %rd348, %rd350;
add.s32 %r121, %r264, 1280;
setp.ge.u32	%p22, %r121, %r14;
mov.u64 %rd349, %rd148;
mov.u32 %r225, %r111;
@%p22 bra BB82_15;

ld.global.u32 %r225, [%rd4+20480];
ld.global.u64 %rd349, [%rd4+20488];

BB82_15:
mov.u32 %r223, %r225;
mov.u64 %rd345, %rd349;
add.s32 %r123, %r264, 1536;
setp.ge.u32	%p23, %r123, %r14;
mov.u64 %rd342, %rd148;
mov.u32 %r220, %r111;
@%p23 bra BB82_18;

ld.global.u32 %r220, [%rd4+24576];
ld.global.u64 %rd342, [%rd4+24584];

BB82_18:
add.s64 %rd156, %rd144, %rd3;
shl.b64 %rd157, %rd156, 4;
add.s64 %rd32, %rd2, %rd157;
@%p16 bra BB82_33;
bra.uni BB82_19;

BB82_33:
st.global.u32 [%rd32], %r218;
st.global.u32 [%rd32+4096], %r219;
st.global.u32 [%rd32+8192], %r221;
st.global.u32 [%rd32+12288], %r222;
st.global.u32 [%rd32+16384], %r224;
st.global.u32 [%rd32+20480], %r223;
st.global.u32 [%rd32+24576], %r220;
st.global.u64 [%rd32+8], %rd343;
st.global.u64 [%rd32+4104], %rd344;
st.global.u64 [%rd32+8200], %rd346;
st.global.u64 [%rd32+12296], %rd347;
st.global.u64 [%rd32+16392], %rd348;
st.global.u64 [%rd32+20488], %rd345;
bra.uni BB82_34;

BB82_19:
setp.ge.u32	%p25, %r264, %r14;
@%p25 bra BB82_21;

st.global.u32 [%rd32], %r218;
st.global.u64 [%rd32+8], %rd343;

BB82_21:
add.s32 %r127, %r264, 256;
setp.ge.u32	%p26, %r127, %r14;
@%p26 bra BB82_23;

st.global.u32 [%rd32+4096], %r219;
st.global.u64 [%rd32+4104], %rd344;

BB82_23:
add.s32 %r129, %r264, 512;
setp.ge.u32	%p27, %r129, %r14;
@%p27 bra BB82_25;

st.global.u32 [%rd32+8192], %r221;
st.global.u64 [%rd32+8200], %rd346;

BB82_25:
add.s32 %r131, %r264, 768;
setp.ge.u32	%p28, %r131, %r14;
@%p28 bra BB82_27;

st.global.u32 [%rd32+12288], %r222;
st.global.u64 [%rd32+12296], %rd347;

BB82_27:
add.s32 %r133, %r264, 1024;
setp.ge.u32	%p29, %r133, %r14;
@%p29 bra BB82_29;

st.global.u32 [%rd32+16384], %r224;
st.global.u64 [%rd32+16392], %rd348;

BB82_29:
add.s32 %r135, %r264, 1280;
setp.ge.u32	%p30, %r135, %r14;
@%p30 bra BB82_31;

st.global.u32 [%rd32+20480], %r223;
st.global.u64 [%rd32+20488], %rd345;

BB82_31:
add.s32 %r137, %r264, 1536;
setp.ge.u32	%p31, %r137, %r14;
@%p31 bra BB82_35;

st.global.u32 [%rd32+24576], %r220;

BB82_34:
st.global.u64 [%rd32+24584], %rd342;

BB82_35:
cvt.u64.u32	%rd158, %r7;
cvt.u64.u32	%rd33, %r14;
add.s64 %rd34, %rd33, %rd3;
add.s64 %rd160, %rd144, %rd158;
shl.b64 %rd161, %rd160, 4;
add.s64 %rd35, %rd1, %rd161;
setp.gt.u32	%p32, %r13, 1791;
@%p32 bra BB82_50;
bra.uni BB82_36;

BB82_50:
ld.global.u32 %r249, [%rd35];
ld.global.u64 %rd374, [%rd35+8];
ld.global.u32 %r250, [%rd35+4096];
ld.global.u64 %rd375, [%rd35+4104];
ld.global.u32 %r252, [%rd35+8192];
ld.global.u64 %rd377, [%rd35+8200];
ld.global.u32 %r253, [%rd35+12288];
ld.global.u64 %rd378, [%rd35+12296];
ld.global.u32 %r255, [%rd35+16384];
ld.global.u64 %rd379, [%rd35+16392];
ld.global.u32 %r254, [%rd35+20480];
ld.global.u64 %rd376, [%rd35+20488];
ld.global.u32 %r251, [%rd35+24576];
ld.global.u64 %rd373, [%rd35+24584];
bra.uni BB82_51;

BB82_36:
mov.u32 %r138, 0;
mov.u64 %rd162, 0;
setp.ge.u32	%p33, %r264, %r13;
mov.u64 %rd385, %rd162;
mov.u32 %r261, %r138;
@%p33 bra BB82_38;

ld.global.u32 %r44, [%rd35];
ld.global.u64 %rd36, [%rd35+8];
mov.u64 %rd385, %rd36;
mov.u32 %r261, %r44;

BB82_38:
mov.u32 %r237, %r261;
mov.u32 %r249, %r237;
mov.u64 %rd361, %rd385;
mov.u64 %rd374, %rd361;
add.s32 %r140, %r264, 256;
setp.ge.u32	%p34, %r140, %r13;
mov.u64 %rd384, %rd162;
mov.u32 %r260, %r138;
@%p34 bra BB82_40;

ld.global.u32 %r260, [%rd35+4096];
ld.global.u64 %rd384, [%rd35+4104];

BB82_40:
mov.u32 %r250, %r260;
mov.u64 %rd375, %rd384;
add.s32 %r142, %r264, 512;
setp.ge.u32	%p35, %r142, %r13;
mov.u64 %rd383, %rd162;
mov.u32 %r259, %r138;
@%p35 bra BB82_42;

ld.global.u32 %r259, [%rd35+8192];
ld.global.u64 %rd383, [%rd35+8200];

BB82_42:
mov.u32 %r252, %r259;
mov.u64 %rd377, %rd383;
add.s32 %r144, %r264, 768;
setp.ge.u32	%p36, %r144, %r13;
mov.u64 %rd382, %rd162;
mov.u32 %r258, %r138;
@%p36 bra BB82_44;

ld.global.u32 %r258, [%rd35+12288];
ld.global.u64 %rd382, [%rd35+12296];

BB82_44:
mov.u32 %r253, %r258;
mov.u64 %rd378, %rd382;
add.s32 %r146, %r264, 1024;
setp.ge.u32	%p37, %r146, %r13;
mov.u64 %rd381, %rd162;
mov.u32 %r257, %r138;
@%p37 bra BB82_46;

ld.global.u32 %r257, [%rd35+16384];
ld.global.u64 %rd381, [%rd35+16392];

BB82_46:
mov.u32 %r255, %r257;
mov.u64 %rd379, %rd381;
add.s32 %r148, %r264, 1280;
setp.ge.u32	%p38, %r148, %r13;
mov.u64 %rd380, %rd162;
mov.u32 %r256, %r138;
@%p38 bra BB82_48;

ld.global.u32 %r256, [%rd35+20480];
ld.global.u64 %rd380, [%rd35+20488];

BB82_48:
mov.u32 %r254, %r256;
mov.u64 %rd376, %rd380;
add.s32 %r150, %r264, 1536;
setp.ge.u32	%p39, %r150, %r13;
mov.u64 %rd373, %rd162;
mov.u32 %r251, %r138;
@%p39 bra BB82_51;

ld.global.u32 %r251, [%rd35+24576];
ld.global.u64 %rd373, [%rd35+24584];

BB82_51:
add.s64 %rd170, %rd144, %rd34;
shl.b64 %rd171, %rd170, 4;
add.s64 %rd63, %rd2, %rd171;
@%p32 bra BB82_66;
bra.uni BB82_52;

BB82_66:
st.global.u32 [%rd63], %r249;
st.global.u32 [%rd63+4096], %r250;
st.global.u32 [%rd63+8192], %r252;
st.global.u32 [%rd63+12288], %r253;
st.global.u32 [%rd63+16384], %r255;
st.global.u32 [%rd63+20480], %r254;
st.global.u32 [%rd63+24576], %r251;
st.global.u64 [%rd63+8], %rd374;
st.global.u64 [%rd63+4104], %rd375;
st.global.u64 [%rd63+8200], %rd377;
st.global.u64 [%rd63+12296], %rd378;
st.global.u64 [%rd63+16392], %rd379;
st.global.u64 [%rd63+20488], %rd376;
bra.uni BB82_67;

BB82_52:
setp.ge.u32	%p41, %r264, %r13;
@%p41 bra BB82_54;

st.global.u32 [%rd63], %r249;
st.global.u64 [%rd63+8], %rd374;

BB82_54:
add.s32 %r151, %r264, 256;
setp.ge.u32	%p42, %r151, %r13;
@%p42 bra BB82_56;

st.global.u32 [%rd63+4096], %r250;
st.global.u64 [%rd63+4104], %rd375;

BB82_56:
add.s32 %r152, %r264, 512;
setp.ge.u32	%p43, %r152, %r13;
@%p43 bra BB82_58;

st.global.u32 [%rd63+8192], %r252;
st.global.u64 [%rd63+8200], %rd377;

BB82_58:
add.s32 %r153, %r264, 768;
setp.ge.u32	%p44, %r153, %r13;
@%p44 bra BB82_60;

st.global.u32 [%rd63+12288], %r253;
st.global.u64 [%rd63+12296], %rd378;

BB82_60:
add.s32 %r154, %r264, 1024;
setp.ge.u32	%p45, %r154, %r13;
@%p45 bra BB82_62;

st.global.u32 [%rd63+16384], %r255;
st.global.u64 [%rd63+16392], %rd379;

BB82_62:
add.s32 %r155, %r264, 1280;
setp.ge.u32	%p46, %r155, %r13;
@%p46 bra BB82_64;

st.global.u32 [%rd63+20480], %r254;
st.global.u64 [%rd63+20488], %rd376;

BB82_64:
add.s32 %r156, %r264, 1536;
setp.ge.u32	%p47, %r156, %r13;
@%p47 bra BB82_68;

st.global.u32 [%rd63+24576], %r251;

BB82_67:
st.global.u64 [%rd63+24584], %rd373;

BB82_68:
bar.sync 0;
mul.lo.s32 %r73, %r264, 7;
add.s32 %r74, %r14, %r13;
min.u32 %r75, %r73, %r74;
setp.lt.u32	%p48, %r75, %r13;
sub.s32 %r157, %r75, %r13;
selp.b32	%r263, 0, %r157, %p48;
min.u32 %r262, %r14, %r75;
setp.ge.u32	%p49, %r263, %r262;
@%p49 bra BB82_71;

add.s32 %r78, %r75, -1;

BB82_70:
add.s32 %r158, %r262, %r263;
shr.u32 %r159, %r158, 1;
sub.s32 %r160, %r78, %r159;
cvt.u64.u32	%rd172, %r160;
add.s64 %rd173, %rd172, %rd34;
cvt.u64.u32	%rd174, %r159;
add.s64 %rd175, %rd174, %rd3;
shl.b64 %rd176, %rd173, 4;
add.s64 %rd177, %rd2, %rd176;
shl.b64 %rd178, %rd175, 4;
add.s64 %rd179, %rd2, %rd178;
ld.global.u32 %r161, [%rd179];
ld.global.u32 %r162, [%rd177];
setp.gt.s32	%p50, %r162, %r161;
add.s32 %r163, %r159, 1;
selp.b32	%r263, %r263, %r163, %p50;
selp.b32	%r262, %r159, %r262, %p50;
setp.lt.u32	%p51, %r263, %r262;
@%p51 bra BB82_70;

BB82_71:
cvt.u64.u32	%rd181, %r263;
add.s64 %rd64, %rd181, %rd3;
shl.b64 %rd182, %rd64, 4;
add.s64 %rd65, %rd2, %rd182;
shl.b64 %rd183, %rd34, 4;
add.s64 %rd66, %rd2, %rd183;
sub.s32 %r164, %r75, %r263;
cvt.u64.u32	%rd184, %r164;
add.s64 %rd67, %rd34, %rd184;
shl.b64 %rd185, %rd67, 4;
add.s64 %rd68, %rd2, %rd185;
cvt.u64.u32	%rd186, %r13;
add.s64 %rd187, %rd186, %rd3;
add.s64 %rd188, %rd187, %rd33;
shl.b64 %rd189, %rd188, 4;
add.s64 %rd69, %rd2, %rd189;
add.u64 %rd190, %SP, 0;
cvta.to.local.u64 %rd70, %rd190;
mov.u64 %rd386, 0;
mov.pred %p52, 0;
@%p52 bra BB82_73;

BB82_72:
add.s64 %rd191, %rd70, %rd386;
mov.u16 %rs2, 0;
st.local.u8 [%rd191], %rs2;
add.s64 %rd386, %rd386, 1;
setp.lt.u64	%p53, %rd386, 16;
@%p53 bra BB82_72;

BB82_73:
ld.global.u32 %r165, [%rd65];
ld.global.u64 %rd193, [%rd65+8];
st.local.u64 [%rd70+8], %rd193;
st.local.u32 [%rd70], %r165;
add.u64 %rd196, %SP, 16;
cvta.to.local.u64 %rd73, %rd196;
mov.u64 %rd387, 0;
@%p52 bra BB82_75;

BB82_74:
add.s64 %rd197, %rd73, %rd387;
mov.u16 %rs3, 0;
st.local.u8 [%rd197], %rs3;
add.s64 %rd387, %rd387, 1;
setp.lt.u64	%p55, %rd387, 16;
@%p55 bra BB82_74;

BB82_75:
ld.global.u32 %r166, [%rd68];
ld.global.u64 %rd198, [%rd68+8];
st.local.u64 [%rd73+8], %rd198;
st.local.u32 [%rd73], %r166;
mov.pred %p86, -1;
setp.ge.u64	%p57, %rd68, %rd69;
@%p57 bra BB82_78;

mov.pred %p86, 0;
setp.ge.u64	%p59, %rd65, %rd66;
@%p59 bra BB82_78;

ld.local.u32 %r167, [%rd70];
ld.local.u32 %r168, [%rd73];
setp.le.s32	%p86, %r168, %r167;

BB82_78:
selp.b64	%rd209, %rd70, %rd73, %p86;
ld.local.u32 %r84, [%rd209];
ld.local.u64 %rd76, [%rd209+8];
@%p86 bra BB82_80;
bra.uni BB82_79;

BB82_80:
add.s64 %rd216, %rd182, %rd2;
add.s64 %rd79, %rd216, 16;
mov.u64 %rd432, %rd79;
ld.global.u32 %r170, [%rd65+16];
st.local.u32 [%rd70], %r170;
ld.global.u64 %rd219, [%rd65+24];
st.local.u64 [%rd70+8], %rd219;
mov.u64 %rd409, %rd68;
mov.u64 %rd410, %rd68;
mov.u64 %rd433, %rd79;
bra.uni BB82_81;

BB82_79:
add.s64 %rd211, %rd185, %rd2;
add.s64 %rd77, %rd211, 16;
mov.u64 %rd409, %rd77;
ld.global.u32 %r169, [%rd68+16];
st.local.u32 [%rd73], %r169;
ld.global.u64 %rd214, [%rd68+24];
st.local.u64 [%rd73+8], %rd214;
mov.u64 %rd410, %rd77;
mov.u64 %rd432, %rd65;
mov.u64 %rd433, %rd65;

BB82_81:
mov.u64 %rd84, %rd432;
mov.u64 %rd431, %rd433;
mov.u64 %rd82, %rd409;
mov.u64 %rd408, %rd410;
mov.pred %p87, -1;
setp.ge.u64	%p61, %rd408, %rd69;
@%p61 bra BB82_84;

mov.pred %p87, 0;
setp.ge.u64	%p63, %rd431, %rd66;
@%p63 bra BB82_84;

ld.local.u32 %r171, [%rd70];
ld.local.u32 %r172, [%rd73];
setp.le.s32	%p87, %r172, %r171;

BB82_84:
selp.b64	%rd228, %rd70, %rd73, %p87;
ld.local.u32 %r85, [%rd228];
ld.local.u64 %rd85, [%rd228+8];
@%p87 bra BB82_86;
bra.uni BB82_85;

BB82_86:
add.s64 %rd431, %rd431, 16;
add.s64 %rd89, %rd84, 16;
ld.global.u32 %r174, [%rd84+16];
st.local.u32 [%rd70], %r174;
ld.global.u64 %rd234, [%rd84+24];
st.local.u64 [%rd70+8], %rd234;
mov.u64 %rd407, %rd82;
mov.u64 %rd430, %rd89;
bra.uni BB82_87;

BB82_85:
add.s64 %rd408, %rd408, 16;
add.s64 %rd87, %rd82, 16;
ld.global.u32 %r173, [%rd82+16];
st.local.u32 [%rd73], %r173;
ld.global.u64 %rd231, [%rd82+24];
st.local.u64 [%rd73+8], %rd231;
mov.u64 %rd407, %rd87;
mov.u64 %rd430, %rd84;

BB82_87:
mov.u64 %rd93, %rd430;
mov.u64 %rd429, %rd431;
mov.u64 %rd91, %rd407;
mov.u64 %rd406, %rd408;
mov.pred %p88, -1;
setp.ge.u64	%p65, %rd406, %rd69;
@%p65 bra BB82_90;

mov.pred %p88, 0;
setp.ge.u64	%p67, %rd429, %rd66;
@%p67 bra BB82_90;

ld.local.u32 %r175, [%rd70];
ld.local.u32 %r176, [%rd73];
setp.le.s32	%p88, %r176, %r175;

BB82_90:
selp.b64	%rd243, %rd70, %rd73, %p88;
ld.local.u32 %r86, [%rd243];
ld.local.u64 %rd94, [%rd243+8];
@%p88 bra BB82_92;
bra.uni BB82_91;

BB82_92:
add.s64 %rd429, %rd429, 16;
add.s64 %rd98, %rd93, 16;
ld.global.u32 %r178, [%rd93+16];
st.local.u32 [%rd70], %r178;
ld.global.u64 %rd249, [%rd93+24];
st.local.u64 [%rd70+8], %rd249;
mov.u64 %rd405, %rd91;
mov.u64 %rd428, %rd98;
bra.uni BB82_93;

BB82_91:
add.s64 %rd406, %rd406, 16;
add.s64 %rd96, %rd91, 16;
ld.global.u32 %r177, [%rd91+16];
st.local.u32 [%rd73], %r177;
ld.global.u64 %rd246, [%rd91+24];
st.local.u64 [%rd73+8], %rd246;
mov.u64 %rd405, %rd96;
mov.u64 %rd428, %rd93;

BB82_93:
mov.u64 %rd102, %rd428;
mov.u64 %rd427, %rd429;
mov.u64 %rd100, %rd405;
mov.u64 %rd404, %rd406;
mov.pred %p89, -1;
setp.ge.u64	%p69, %rd404, %rd69;
@%p69 bra BB82_96;

mov.pred %p89, 0;
setp.ge.u64	%p71, %rd427, %rd66;
@%p71 bra BB82_96;

ld.local.u32 %r179, [%rd70];
ld.local.u32 %r180, [%rd73];
setp.le.s32	%p89, %r180, %r179;

BB82_96:
selp.b64	%rd258, %rd70, %rd73, %p89;
ld.local.u32 %r87, [%rd258];
ld.local.u64 %rd103, [%rd258+8];
@%p89 bra BB82_98;
bra.uni BB82_97;

BB82_98:
add.s64 %rd427, %rd427, 16;
add.s64 %rd107, %rd102, 16;
ld.global.u32 %r182, [%rd102+16];
st.local.u32 [%rd70], %r182;
ld.global.u64 %rd264, [%rd102+24];
st.local.u64 [%rd70+8], %rd264;
mov.u64 %rd403, %rd100;
mov.u64 %rd426, %rd107;
bra.uni BB82_99;

BB82_97:
add.s64 %rd404, %rd404, 16;
add.s64 %rd105, %rd100, 16;
ld.global.u32 %r181, [%rd100+16];
st.local.u32 [%rd73], %r181;
ld.global.u64 %rd261, [%rd100+24];
st.local.u64 [%rd73+8], %rd261;
mov.u64 %rd403, %rd105;
mov.u64 %rd426, %rd102;

BB82_99:
mov.u64 %rd111, %rd426;
mov.u64 %rd425, %rd427;
mov.u64 %rd109, %rd403;
mov.u64 %rd402, %rd404;
mov.pred %p90, -1;
setp.ge.u64	%p73, %rd402, %rd69;
@%p73 bra BB82_102;

mov.pred %p90, 0;
setp.ge.u64	%p75, %rd425, %rd66;
@%p75 bra BB82_102;

ld.local.u32 %r183, [%rd70];
ld.local.u32 %r184, [%rd73];
setp.le.s32	%p90, %r184, %r183;

BB82_102:
selp.b64	%rd273, %rd70, %rd73, %p90;
ld.local.u32 %r88, [%rd273];
ld.local.u64 %rd112, [%rd273+8];
@%p90 bra BB82_104;
bra.uni BB82_103;

BB82_104:
add.s64 %rd425, %rd425, 16;
add.s64 %rd116, %rd111, 16;
ld.global.u32 %r186, [%rd111+16];
st.local.u32 [%rd70], %r186;
ld.global.u64 %rd279, [%rd111+24];
st.local.u64 [%rd70+8], %rd279;
mov.u64 %rd401, %rd109;
mov.u64 %rd424, %rd116;
bra.uni BB82_105;

BB82_103:
add.s64 %rd402, %rd402, 16;
add.s64 %rd114, %rd109, 16;
ld.global.u32 %r185, [%rd109+16];
st.local.u32 [%rd73], %r185;
ld.global.u64 %rd276, [%rd109+24];
st.local.u64 [%rd73+8], %rd276;
mov.u64 %rd401, %rd114;
mov.u64 %rd424, %rd111;

BB82_105:
mov.u64 %rd120, %rd424;
mov.u64 %rd423, %rd425;
mov.u64 %rd118, %rd401;
mov.u64 %rd400, %rd402;
mov.pred %p91, -1;
setp.ge.u64	%p77, %rd400, %rd69;
@%p77 bra BB82_108;

mov.pred %p91, 0;
setp.ge.u64	%p79, %rd423, %rd66;
@%p79 bra BB82_108;

ld.local.u32 %r187, [%rd70];
ld.local.u32 %r188, [%rd73];
setp.le.s32	%p91, %r188, %r187;

BB82_108:
selp.b64	%rd288, %rd70, %rd73, %p91;
ld.local.u32 %r89, [%rd288];
ld.local.u64 %rd121, [%rd288+8];
@%p91 bra BB82_110;
bra.uni BB82_109;

BB82_110:
add.s64 %rd423, %rd423, 16;
add.s64 %rd125, %rd120, 16;
ld.global.u32 %r190, [%rd120+16];
st.local.u32 [%rd70], %r190;
ld.global.u64 %rd294, [%rd120+24];
st.local.u64 [%rd70+8], %rd294;
mov.u64 %rd399, %rd118;
mov.u64 %rd422, %rd125;
bra.uni BB82_111;

BB82_109:
add.s64 %rd400, %rd400, 16;
add.s64 %rd123, %rd118, 16;
ld.global.u32 %r189, [%rd118+16];
st.local.u32 [%rd73], %r189;
ld.global.u64 %rd291, [%rd118+24];
st.local.u64 [%rd73+8], %rd291;
mov.u64 %rd399, %rd123;
mov.u64 %rd422, %rd120;

BB82_111:
mov.pred %p80, -1;
setp.ge.u64	%p81, %rd400, %rd69;
mov.pred %p92, %p80;
@%p81 bra BB82_114;

setp.ge.u64	%p83, %rd423, %rd66;
mov.pred %p92, %p52;
@%p83 bra BB82_114;

ld.local.u32 %r191, [%rd70];
ld.local.u32 %r192, [%rd73];
setp.le.s32	%p92, %r192, %r191;

BB82_114:
selp.b64	%rd303, %rd70, %rd73, %p92;
ld.local.u32 %r90, [%rd303];
ld.local.u64 %rd130, [%rd303+8];
@%p92 bra BB82_116;
bra.uni BB82_115;

BB82_116:
ld.global.u32 %r194, [%rd422+16];
st.local.u32 [%rd70], %r194;
ld.global.u64 %rd309, [%rd422+24];
st.local.u64 [%rd70+8], %rd309;
bra.uni BB82_117;

BB82_115:
ld.global.u32 %r193, [%rd399+16];
st.local.u32 [%rd73], %r193;
ld.global.u64 %rd306, [%rd399+24];
st.local.u64 [%rd73+8], %rd306;

BB82_117:
cvta.to.global.u64 %rd131, %rd136;
cvta.to.global.u64 %rd132, %rd137;
bar.sync 0;
cvt.u64.u32	%rd310, %r73;
add.s64 %rd311, %rd310, %rd3;
shl.b64 %rd312, %rd311, 4;
add.s64 %rd313, %rd2, %rd312;
st.global.u32 [%rd313], %r84;
st.global.u32 [%rd313+16], %r85;
st.global.u32 [%rd313+32], %r86;
st.global.u32 [%rd313+48], %r87;
st.global.u32 [%rd313+64], %r88;
st.global.u32 [%rd313+80], %r89;
st.global.u32 [%rd313+96], %r90;
st.global.u64 [%rd313+8], %rd76;
st.global.u64 [%rd313+24], %rd85;
st.global.u64 [%rd313+40], %rd94;
st.global.u64 [%rd313+56], %rd103;
st.global.u64 [%rd313+72], %rd112;
st.global.u64 [%rd313+88], %rd121;
st.global.u64 [%rd313+104], %rd130;
bar.sync 0;
mul.lo.s32 %r196, %r95, 1792;
cvt.u64.u32	%rd133, %r196;
setp.ge.u32	%p84, %r264, %r74;
@%p84 bra BB82_119;

BB82_118:
cvt.u64.u32	%rd314, %r264;
add.s64 %rd315, %rd314, %rd133;
shl.b64 %rd316, %rd315, 2;
add.s64 %rd317, %rd131, %rd316;
shl.b64 %rd318, %rd315, 3;
add.s64 %rd319, %rd132, %rd318;
add.s64 %rd320, %rd314, %rd3;
shl.b64 %rd321, %rd320, 4;
add.s64 %rd322, %rd2, %rd321;
ld.global.u32 %r197, [%rd322];
st.global.u32 [%rd317], %r197;
ld.global.u64 %rd323, [%rd322+8];
st.global.u64 [%rd319], %rd323;
add.s32 %r264, %r264, 256;
setp.lt.u32	%p85, %r264, %r74;
@%p85 bra BB82_118;

BB82_119:
bar.sync 0;
ret;
}


.visible .entry _ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEEjNS_6detail15normal_iteratorINS_7pointerINS_5tupleIilNS_9null_typeESD_SD_SD_SD_SD_SD_SD_EENS9_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESJ_EEEENSA_INSB_IjSI_SJ_SJ_EEEENS_12zip_iteratorINSC_INS_10device_ptrIiEENSP_IlEESD_SD_SD_SD_SD_SD_SD_SD_EEEENS9_13compare_firstI10ThrustGTOpIiEEEEEEEvT_(
.param .align 8 .b8 _ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEEjNS_6detail15normal_iteratorINS_7pointerINS_5tupleIilNS_9null_typeESD_SD_SD_SD_SD_SD_SD_EENS9_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESJ_EEEENSA_INSB_IjSI_SJ_SJ_EEEENS_12zip_iteratorINSC_INS_10device_ptrIiEENSP_IlEESD_SD_SD_SD_SD_SD_SD_SD_EEEENS9_13compare_firstI10ThrustGTOpIiEEEEEEEvT__param_0[56]
)
.maxntid 256, 1, 1
.minnctapersm 1
{
.local .align 8 .b8 __local_depot83[32];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<89>;
.reg .b16 %rs<17>;
.reg .b32 %r<274>;
.reg .b64 %rd<435>;


mov.u64 %rd434, __local_depot83;
cvta.local.u64 %SP, %rd434;
ld.param.u64 %rd129, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEEjNS_6detail15normal_iteratorINS_7pointerINS_5tupleIilNS_9null_typeESD_SD_SD_SD_SD_SD_SD_EENS9_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESJ_EEEENSA_INSB_IjSI_SJ_SJ_EEEENS_12zip_iteratorINSC_INS_10device_ptrIiEENSP_IlEESD_SD_SD_SD_SD_SD_SD_SD_EEEENS9_13compare_firstI10ThrustGTOpIiEEEEEEEvT__param_0+40];
ld.param.u64 %rd128, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEEjNS_6detail15normal_iteratorINS_7pointerINS_5tupleIilNS_9null_typeESD_SD_SD_SD_SD_SD_SD_EENS9_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESJ_EEEENSA_INSB_IjSI_SJ_SJ_EEEENS_12zip_iteratorINSC_INS_10device_ptrIiEENSP_IlEESD_SD_SD_SD_SD_SD_SD_SD_EEEENS9_13compare_firstI10ThrustGTOpIiEEEEEEEvT__param_0+32];
ld.param.u32 %r5, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEEjNS_6detail15normal_iteratorINS_7pointerINS_5tupleIilNS_9null_typeESD_SD_SD_SD_SD_SD_SD_EENS9_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESJ_EEEENSA_INSB_IjSI_SJ_SJ_EEEENS_12zip_iteratorINSC_INS_10device_ptrIiEENSP_IlEESD_SD_SD_SD_SD_SD_SD_SD_EEEENS9_13compare_firstI10ThrustGTOpIiEEEEEEEvT__param_0+16];
ld.param.u32 %r92, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEEjNS_6detail15normal_iteratorINS_7pointerINS_5tupleIilNS_9null_typeESD_SD_SD_SD_SD_SD_SD_EENS9_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESJ_EEEENSA_INSB_IjSI_SJ_SJ_EEEENS_12zip_iteratorINSC_INS_10device_ptrIiEENSP_IlEESD_SD_SD_SD_SD_SD_SD_SD_EEEENS9_13compare_firstI10ThrustGTOpIiEEEEEEEvT__param_0];
ld.param.u64 %rd127, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEEjNS_6detail15normal_iteratorINS_7pointerINS_5tupleIilNS_9null_typeESD_SD_SD_SD_SD_SD_SD_EENS9_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESJ_EEEENSA_INSB_IjSI_SJ_SJ_EEEENS_12zip_iteratorINSC_INS_10device_ptrIiEENSP_IlEESD_SD_SD_SD_SD_SD_SD_SD_EEEENS9_13compare_firstI10ThrustGTOpIiEEEEEEEvT__param_0+24];
ld.param.u64 %rd126, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEEjNS_6detail15normal_iteratorINS_7pointerINS_5tupleIilNS_9null_typeESD_SD_SD_SD_SD_SD_SD_EENS9_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESJ_EEEENSA_INSB_IjSI_SJ_SJ_EEEENS_12zip_iteratorINSC_INS_10device_ptrIiEENSP_IlEESD_SD_SD_SD_SD_SD_SD_SD_EEEENS9_13compare_firstI10ThrustGTOpIiEEEEEEEvT__param_0+8];
ld.param.v4.u8 {%rs9, %rs10, %rs11, %rs12}, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEEjNS_6detail15normal_iteratorINS_7pointerINS_5tupleIilNS_9null_typeESD_SD_SD_SD_SD_SD_SD_EENS9_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESJ_EEEENSA_INSB_IjSI_SJ_SJ_EEEENS_12zip_iteratorINSC_INS_10device_ptrIiEENSP_IlEESD_SD_SD_SD_SD_SD_SD_SD_EEEENS9_13compare_firstI10ThrustGTOpIiEEEEEEEvT__param_0+52];
mov.u16 %rs8, %rs12;
mov.u16 %rs7, %rs11;
mov.u16 %rs6, %rs10;
mov.u16 %rs5, %rs9;
ld.param.v4.u8 {%rs13, %rs14, %rs15, %rs16}, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEEjNS_6detail15normal_iteratorINS_7pointerINS_5tupleIilNS_9null_typeESD_SD_SD_SD_SD_SD_SD_EENS9_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESJ_EEEENSA_INSB_IjSI_SJ_SJ_EEEENS_12zip_iteratorINSC_INS_10device_ptrIiEENSP_IlEESD_SD_SD_SD_SD_SD_SD_SD_EEEENS9_13compare_firstI10ThrustGTOpIiEEEEEEEvT__param_0+48];
mov.u16 %rs4, %rs16;
mov.u16 %rs3, %rs15;
mov.u16 %rs2, %rs14;
mov.u16 %rs1, %rs13;
cvta.to.global.u64 %rd1, %rd126;
cvta.to.global.u64 %rd130, %rd127;
mov.u32 %r94, %ctaid.x;
mul.wide.u32 %rd131, %r94, 4;
add.s64 %rd132, %rd130, %rd131;
neg.s32 %r95, %r92;
and.b32 %r1, %r94, %r95;
shr.s32 %r2, %r92, 1;
mul.lo.s32 %r3, %r1, 1792;
ld.global.u32 %r4, [%rd132];
ld.global.u32 %r96, [%rd132+4];
add.s32 %r97, %r3, %r96;
min.s32 %r208, %r97, %r5;
add.s32 %r98, %r94, %r2;
mul.lo.s32 %r99, %r98, 1792;
sub.s32 %r100, %r99, %r4;
min.s32 %r7, %r100, %r5;
add.s32 %r101, %r99, 1792;
sub.s32 %r102, %r101, %r96;
min.s32 %r207, %r102, %r5;
add.s32 %r103, %r92, -1;
and.b32 %r104, %r94, %r103;
setp.ne.s32	%p15, %r103, %r104;
@%p15 bra BB83_2;

add.s32 %r105, %r1, %r2;
mul.lo.s32 %r106, %r105, 1792;
min.s32 %r208, %r106, %r5;
mad.lo.s32 %r107, %r2, 2, %r1;
mul.lo.s32 %r108, %r107, 1792;
min.s32 %r207, %r108, %r5;

BB83_2:
add.s32 %r109, %r3, %r4;
sub.s32 %r13, %r207, %r7;
sub.s32 %r14, %r208, %r109;
setp.gt.u32	%p16, %r14, 1791;
mov.u32 %r273, %tid.x;
cvt.u64.u32	%rd133, %r273;
cvt.u64.u32	%rd134, %r109;
add.s64 %rd135, %rd133, %rd134;
shl.b64 %rd136, %rd135, 4;
add.s64 %rd2, %rd1, %rd136;
@%p16 bra BB83_17;
bra.uni BB83_3;

BB83_17:
ld.global.u32 %r227, [%rd2];
ld.global.u64 %rd347, [%rd2+8];
ld.global.u32 %r228, [%rd2+4096];
ld.global.u64 %rd348, [%rd2+4104];
ld.global.u32 %r230, [%rd2+8192];
ld.global.u64 %rd350, [%rd2+8200];
ld.global.u32 %r231, [%rd2+12288];
ld.global.u64 %rd351, [%rd2+12296];
ld.global.u32 %r233, [%rd2+16384];
ld.global.u64 %rd352, [%rd2+16392];
ld.global.u32 %r232, [%rd2+20480];
ld.global.u64 %rd349, [%rd2+20488];
ld.global.u32 %r229, [%rd2+24576];
ld.global.u64 %rd346, [%rd2+24584];
bra.uni BB83_18;

BB83_3:
mov.u32 %r110, 0;
mov.u64 %rd137, 0;
setp.ge.u32	%p17, %r273, %r14;
mov.u64 %rd358, %rd137;
mov.u32 %r239, %r110;
@%p17 bra BB83_5;

ld.global.u32 %r16, [%rd2];
ld.global.u64 %rd3, [%rd2+8];
mov.u64 %rd358, %rd3;
mov.u32 %r239, %r16;

BB83_5:
mov.u32 %r215, %r239;
mov.u32 %r227, %r215;
mov.u64 %rd334, %rd358;
mov.u64 %rd347, %rd334;
add.s32 %r112, %r273, 256;
setp.ge.u32	%p18, %r112, %r14;
mov.u64 %rd357, %rd137;
mov.u32 %r238, %r110;
@%p18 bra BB83_7;

ld.global.u32 %r238, [%rd2+4096];
ld.global.u64 %rd357, [%rd2+4104];

BB83_7:
mov.u32 %r228, %r238;
mov.u64 %rd348, %rd357;
add.s32 %r114, %r273, 512;
setp.ge.u32	%p19, %r114, %r14;
mov.u64 %rd356, %rd137;
mov.u32 %r237, %r110;
@%p19 bra BB83_9;

ld.global.u32 %r237, [%rd2+8192];
ld.global.u64 %rd356, [%rd2+8200];

BB83_9:
mov.u32 %r230, %r237;
mov.u64 %rd350, %rd356;
add.s32 %r116, %r273, 768;
setp.ge.u32	%p20, %r116, %r14;
mov.u64 %rd355, %rd137;
mov.u32 %r236, %r110;
@%p20 bra BB83_11;

ld.global.u32 %r236, [%rd2+12288];
ld.global.u64 %rd355, [%rd2+12296];

BB83_11:
mov.u32 %r231, %r236;
mov.u64 %rd351, %rd355;
add.s32 %r118, %r273, 1024;
setp.ge.u32	%p21, %r118, %r14;
mov.u64 %rd354, %rd137;
mov.u32 %r235, %r110;
@%p21 bra BB83_13;

ld.global.u32 %r235, [%rd2+16384];
ld.global.u64 %rd354, [%rd2+16392];

BB83_13:
mov.u32 %r233, %r235;
mov.u64 %rd352, %rd354;
add.s32 %r120, %r273, 1280;
setp.ge.u32	%p22, %r120, %r14;
mov.u64 %rd353, %rd137;
mov.u32 %r234, %r110;
@%p22 bra BB83_15;

ld.global.u32 %r234, [%rd2+20480];
ld.global.u64 %rd353, [%rd2+20488];

BB83_15:
mov.u32 %r232, %r234;
mov.u64 %rd349, %rd353;
add.s32 %r122, %r273, 1536;
setp.ge.u32	%p23, %r122, %r14;
mov.u64 %rd346, %rd137;
mov.u32 %r229, %r110;
@%p23 bra BB83_18;

ld.global.u32 %r229, [%rd2+24576];
ld.global.u64 %rd346, [%rd2+24584];

BB83_18:
@%p16 bra BB83_33;
bra.uni BB83_19;

BB83_33:
mov.u32 %r143, %tid.x;
mul.wide.u32 %rd165, %r143, 16;
mov.u64 %rd166, _ZN6thrust6system4cuda6detail4smemE;
add.s64 %rd167, %rd166, %rd165;
st.shared.u32 [%rd167], %r227;
st.shared.u32 [%rd167+4096], %r228;
st.shared.u32 [%rd167+8192], %r230;
st.shared.u32 [%rd167+12288], %r231;
st.shared.u32 [%rd167+16384], %r233;
st.shared.u32 [%rd167+20480], %r232;
st.shared.u32 [%rd167+24576], %r229;
st.shared.u64 [%rd167+8], %rd347;
st.shared.u64 [%rd167+4104], %rd348;
st.shared.u64 [%rd167+8200], %rd350;
st.shared.u64 [%rd167+12296], %rd351;
st.shared.u64 [%rd167+16392], %rd352;
st.shared.u64 [%rd167+20488], %rd349;
st.shared.u64 [%rd167+24584], %rd346;
bra.uni BB83_34;

BB83_19:
setp.ge.u32	%p25, %r273, %r14;
@%p25 bra BB83_21;

mul.wide.u32 %rd144, %r273, 16;
mov.u64 %rd145, _ZN6thrust6system4cuda6detail4smemE;
add.s64 %rd146, %rd145, %rd144;
st.shared.u32 [%rd146], %r227;
st.shared.u64 [%rd146+8], %rd347;

BB83_21:
add.s32 %r126, %r273, 256;
setp.ge.u32	%p26, %r126, %r14;
@%p26 bra BB83_23;

mul.wide.u32 %rd147, %r273, 16;
mov.u64 %rd148, _ZN6thrust6system4cuda6detail4smemE;
add.s64 %rd149, %rd148, %rd147;
st.shared.u32 [%rd149+4096], %r228;
st.shared.u64 [%rd149+4104], %rd348;

BB83_23:
add.s32 %r129, %r273, 512;
setp.ge.u32	%p27, %r129, %r14;
@%p27 bra BB83_25;

mul.wide.u32 %rd150, %r273, 16;
mov.u64 %rd151, _ZN6thrust6system4cuda6detail4smemE;
add.s64 %rd152, %rd151, %rd150;
st.shared.u32 [%rd152+8192], %r230;
st.shared.u64 [%rd152+8200], %rd350;

BB83_25:
add.s32 %r132, %r273, 768;
setp.ge.u32	%p28, %r132, %r14;
@%p28 bra BB83_27;

mul.wide.u32 %rd153, %r273, 16;
mov.u64 %rd154, _ZN6thrust6system4cuda6detail4smemE;
add.s64 %rd155, %rd154, %rd153;
st.shared.u32 [%rd155+12288], %r231;
st.shared.u64 [%rd155+12296], %rd351;

BB83_27:
add.s32 %r135, %r273, 1024;
setp.ge.u32	%p29, %r135, %r14;
@%p29 bra BB83_29;

mul.wide.u32 %rd156, %r273, 16;
mov.u64 %rd157, _ZN6thrust6system4cuda6detail4smemE;
add.s64 %rd158, %rd157, %rd156;
st.shared.u32 [%rd158+16384], %r233;
st.shared.u64 [%rd158+16392], %rd352;

BB83_29:
add.s32 %r138, %r273, 1280;
setp.ge.u32	%p30, %r138, %r14;
@%p30 bra BB83_31;

mul.wide.u32 %rd159, %r273, 16;
mov.u64 %rd160, _ZN6thrust6system4cuda6detail4smemE;
add.s64 %rd161, %rd160, %rd159;
st.shared.u32 [%rd161+20480], %r232;
st.shared.u64 [%rd161+20488], %rd349;

BB83_31:
add.s32 %r141, %r273, 1536;
setp.ge.u32	%p31, %r141, %r14;
@%p31 bra BB83_34;

mul.wide.u32 %rd162, %r273, 16;
mov.u64 %rd163, _ZN6thrust6system4cuda6detail4smemE;
add.s64 %rd164, %rd163, %rd162;
st.shared.u32 [%rd164+24576], %r229;
st.shared.u64 [%rd164+24584], %rd346;

BB83_34:
cvt.u64.u32	%rd168, %r7;
cvt.u64.u32	%rd30, %r14;
add.s64 %rd170, %rd133, %rd168;
shl.b64 %rd171, %rd170, 4;
add.s64 %rd31, %rd1, %rd171;
setp.gt.u32	%p32, %r13, 1791;
@%p32 bra BB83_49;
bra.uni BB83_35;

BB83_49:
ld.global.u32 %r258, [%rd31];
ld.global.u64 %rd378, [%rd31+8];
ld.global.u32 %r259, [%rd31+4096];
ld.global.u64 %rd379, [%rd31+4104];
ld.global.u32 %r261, [%rd31+8192];
ld.global.u64 %rd381, [%rd31+8200];
ld.global.u32 %r262, [%rd31+12288];
ld.global.u64 %rd382, [%rd31+12296];
ld.global.u32 %r264, [%rd31+16384];
ld.global.u64 %rd383, [%rd31+16392];
ld.global.u32 %r263, [%rd31+20480];
ld.global.u64 %rd380, [%rd31+20488];
ld.global.u32 %r260, [%rd31+24576];
ld.global.u64 %rd377, [%rd31+24584];
bra.uni BB83_50;

BB83_35:
mov.u32 %r144, 0;
mov.u64 %rd172, 0;
setp.ge.u32	%p33, %r273, %r13;
mov.u64 %rd389, %rd172;
mov.u32 %r270, %r144;
@%p33 bra BB83_37;

ld.global.u32 %r44, [%rd31];
ld.global.u64 %rd32, [%rd31+8];
mov.u64 %rd389, %rd32;
mov.u32 %r270, %r44;

BB83_37:
mov.u32 %r246, %r270;
mov.u32 %r258, %r246;
mov.u64 %rd365, %rd389;
mov.u64 %rd378, %rd365;
add.s32 %r146, %r273, 256;
setp.ge.u32	%p34, %r146, %r13;
mov.u64 %rd388, %rd172;
mov.u32 %r269, %r144;
@%p34 bra BB83_39;

ld.global.u32 %r269, [%rd31+4096];
ld.global.u64 %rd388, [%rd31+4104];

BB83_39:
mov.u32 %r259, %r269;
mov.u64 %rd379, %rd388;
add.s32 %r148, %r273, 512;
setp.ge.u32	%p35, %r148, %r13;
mov.u64 %rd387, %rd172;
mov.u32 %r268, %r144;
@%p35 bra BB83_41;

ld.global.u32 %r268, [%rd31+8192];
ld.global.u64 %rd387, [%rd31+8200];

BB83_41:
mov.u32 %r261, %r268;
mov.u64 %rd381, %rd387;
add.s32 %r150, %r273, 768;
setp.ge.u32	%p36, %r150, %r13;
mov.u64 %rd386, %rd172;
mov.u32 %r267, %r144;
@%p36 bra BB83_43;

ld.global.u32 %r267, [%rd31+12288];
ld.global.u64 %rd386, [%rd31+12296];

BB83_43:
mov.u32 %r262, %r267;
mov.u64 %rd382, %rd386;
add.s32 %r152, %r273, 1024;
setp.ge.u32	%p37, %r152, %r13;
mov.u64 %rd385, %rd172;
mov.u32 %r266, %r144;
@%p37 bra BB83_45;

ld.global.u32 %r266, [%rd31+16384];
ld.global.u64 %rd385, [%rd31+16392];

BB83_45:
mov.u32 %r264, %r266;
mov.u64 %rd383, %rd385;
add.s32 %r154, %r273, 1280;
setp.ge.u32	%p38, %r154, %r13;
mov.u64 %rd384, %rd172;
mov.u32 %r265, %r144;
@%p38 bra BB83_47;

ld.global.u32 %r265, [%rd31+20480];
ld.global.u64 %rd384, [%rd31+20488];

BB83_47:
mov.u32 %r263, %r265;
mov.u64 %rd380, %rd384;
add.s32 %r156, %r273, 1536;
setp.ge.u32	%p39, %r156, %r13;
mov.u64 %rd377, %rd172;
mov.u32 %r260, %r144;
@%p39 bra BB83_50;

ld.global.u32 %r260, [%rd31+24576];
ld.global.u64 %rd377, [%rd31+24584];

BB83_50:
add.s64 %rd180, %rd133, %rd30;
shl.b64 %rd181, %rd180, 4;
mov.u64 %rd182, _ZN6thrust6system4cuda6detail4smemE;
add.s64 %rd59, %rd182, %rd181;
@%p32 bra BB83_65;
bra.uni BB83_51;

BB83_65:
st.shared.u32 [%rd59], %r258;
st.shared.u32 [%rd59+4096], %r259;
st.shared.u32 [%rd59+8192], %r261;
st.shared.u32 [%rd59+12288], %r262;
st.shared.u32 [%rd59+16384], %r264;
st.shared.u32 [%rd59+20480], %r263;
st.shared.u32 [%rd59+24576], %r260;
st.shared.u64 [%rd59+8], %rd378;
st.shared.u64 [%rd59+4104], %rd379;
st.shared.u64 [%rd59+8200], %rd381;
st.shared.u64 [%rd59+12296], %rd382;
st.shared.u64 [%rd59+16392], %rd383;
st.shared.u64 [%rd59+20488], %rd380;
bra.uni BB83_66;

BB83_51:
setp.ge.u32	%p41, %r273, %r13;
@%p41 bra BB83_53;

st.shared.u32 [%rd59], %r258;
st.shared.u64 [%rd59+8], %rd378;

BB83_53:
add.s32 %r157, %r273, 256;
setp.ge.u32	%p42, %r157, %r13;
@%p42 bra BB83_55;

st.shared.u32 [%rd59+4096], %r259;
st.shared.u64 [%rd59+4104], %rd379;

BB83_55:
add.s32 %r158, %r273, 512;
setp.ge.u32	%p43, %r158, %r13;
@%p43 bra BB83_57;

st.shared.u32 [%rd59+8192], %r261;
st.shared.u64 [%rd59+8200], %rd381;

BB83_57:
add.s32 %r159, %r273, 768;
setp.ge.u32	%p44, %r159, %r13;
@%p44 bra BB83_59;

st.shared.u32 [%rd59+12288], %r262;
st.shared.u64 [%rd59+12296], %rd382;

BB83_59:
add.s32 %r160, %r273, 1024;
setp.ge.u32	%p45, %r160, %r13;
@%p45 bra BB83_61;

st.shared.u32 [%rd59+16384], %r264;
st.shared.u64 [%rd59+16392], %rd383;

BB83_61:
add.s32 %r161, %r273, 1280;
setp.ge.u32	%p46, %r161, %r13;
@%p46 bra BB83_63;

st.shared.u32 [%rd59+20480], %r263;
st.shared.u64 [%rd59+20488], %rd380;

BB83_63:
add.s32 %r162, %r273, 1536;
setp.ge.u32	%p47, %r162, %r13;
@%p47 bra BB83_67;

st.shared.u32 [%rd59+24576], %r260;

BB83_66:
st.shared.u64 [%rd59+24584], %rd377;

BB83_67:
bar.sync 0;
mul.lo.s32 %r164, %r273, 7;
add.s32 %r72, %r14, %r13;
min.u32 %r73, %r164, %r72;
setp.lt.u32	%p48, %r73, %r13;
sub.s32 %r165, %r73, %r13;
selp.b32	%r272, 0, %r165, %p48;
min.u32 %r271, %r14, %r73;
setp.ge.u32	%p49, %r272, %r271;
@%p49 bra BB83_70;

add.s32 %r76, %r73, -1;

BB83_69:
add.s32 %r166, %r271, %r272;
shr.u32 %r167, %r166, 1;
sub.s32 %r168, %r76, %r167;
cvt.u64.u32	%rd183, %r168;
add.s64 %rd184, %rd183, %rd30;
shl.b64 %rd185, %rd184, 4;
add.s64 %rd187, %rd182, %rd185;
mul.wide.u32 %rd188, %r167, 16;
add.s64 %rd189, %rd182, %rd188;
ld.shared.u32 %r169, [%rd189];
ld.shared.u32 %r170, [%rd187];
setp.gt.s32	%p50, %r170, %r169;
add.s32 %r171, %r167, 1;
selp.b32	%r272, %r272, %r171, %p50;
selp.b32	%r271, %r167, %r271, %p50;
setp.lt.u32	%p51, %r272, %r271;
@%p51 bra BB83_69;

BB83_70:
cvt.u64.u32	%rd60, %r272;
mul.wide.u32 %rd190, %r272, 16;
add.s64 %rd61, %rd182, %rd190;
shl.b64 %rd192, %rd30, 4;
add.s64 %rd62, %rd182, %rd192;
sub.s32 %r172, %r73, %r272;
cvt.u64.u32	%rd193, %r172;
add.s64 %rd63, %rd193, %rd30;
shl.b64 %rd194, %rd63, 4;
add.s64 %rd64, %rd182, %rd194;
cvt.u64.u32	%rd195, %r13;
add.s64 %rd196, %rd30, %rd195;
shl.b64 %rd197, %rd196, 4;
add.s64 %rd65, %rd182, %rd197;
ld.shared.u32 %r173, [%rd61];
ld.shared.u64 %rd198, [%rd61+8];
add.u64 %rd199, %SP, 0;
cvta.to.local.u64 %rd200, %rd199;
st.local.u64 [%rd200+8], %rd198;
st.local.u32 [%rd200], %r173;
ld.shared.u32 %r174, [%rd64];
ld.shared.u64 %rd201, [%rd64+8];
add.u64 %rd202, %SP, 16;
cvta.to.local.u64 %rd203, %rd202;
st.local.u64 [%rd203+8], %rd201;
st.local.u32 [%rd203], %r174;
mov.pred %p82, -1;
setp.ge.u64	%p53, %rd64, %rd65;
@%p53 bra BB83_73;

mov.pred %p82, 0;
setp.ge.u64	%p55, %rd61, %rd62;
@%p55 bra BB83_73;

ld.local.u32 %r175, [%rd200];
ld.local.u32 %r176, [%rd203];
setp.le.s32	%p82, %r176, %r175;

BB83_73:
selp.b64	%rd212, %rd200, %rd203, %p82;
ld.local.u32 %r82, [%rd212];
ld.local.u64 %rd66, [%rd212+8];
@%p82 bra BB83_75;
bra.uni BB83_74;

BB83_75:
mov.u64 %rd411, %rd64;
shl.b64 %rd219, %rd60, 4;
add.s64 %rd221, %rd219, %rd182;
add.s64 %rd71, %rd221, 16;
mov.u64 %rd433, %rd71;
ld.shared.u32 %r178, [%rd61+16];
st.local.u32 [%rd200], %r178;
ld.shared.u64 %rd224, [%rd61+24];
st.local.u64 [%rd200+8], %rd224;
mov.u64 %rd400, %rd64;
mov.u64 %rd422, %rd71;
bra.uni BB83_76;

BB83_74:
mov.u64 %rd433, %rd61;
add.s64 %rd215, %rd194, %rd182;
add.s64 %rd68, %rd215, 16;
mov.u64 %rd411, %rd68;
ld.shared.u32 %r177, [%rd64+16];
st.local.u32 [%rd203], %r177;
ld.shared.u64 %rd218, [%rd64+24];
st.local.u64 [%rd203+8], %rd218;
mov.u64 %rd400, %rd68;
mov.u64 %rd422, %rd61;

BB83_76:
mov.u64 %rd76, %rd433;
mov.u64 %rd421, %rd422;
mov.u64 %rd74, %rd411;
mov.u64 %rd399, %rd400;
mov.pred %p83, -1;
setp.ge.u64	%p57, %rd399, %rd65;
@%p57 bra BB83_79;

mov.pred %p83, 0;
setp.ge.u64	%p59, %rd421, %rd62;
@%p59 bra BB83_79;

ld.local.u32 %r179, [%rd200];
ld.local.u32 %r180, [%rd203];
setp.le.s32	%p83, %r180, %r179;

BB83_79:
selp.b64	%rd233, %rd200, %rd203, %p83;
ld.local.u32 %r83, [%rd233];
ld.local.u64 %rd77, [%rd233+8];
@%p83 bra BB83_81;
bra.uni BB83_80;

BB83_81:
add.s64 %rd421, %rd421, 16;
add.s64 %rd81, %rd76, 16;
ld.shared.u32 %r182, [%rd76+16];
st.local.u32 [%rd200], %r182;
ld.shared.u64 %rd239, [%rd76+24];
st.local.u64 [%rd200+8], %rd239;
mov.u64 %rd410, %rd74;
mov.u64 %rd432, %rd81;
bra.uni BB83_82;

BB83_80:
add.s64 %rd399, %rd399, 16;
add.s64 %rd79, %rd74, 16;
ld.shared.u32 %r181, [%rd74+16];
st.local.u32 [%rd203], %r181;
ld.shared.u64 %rd236, [%rd74+24];
st.local.u64 [%rd203+8], %rd236;
mov.u64 %rd410, %rd79;
mov.u64 %rd432, %rd76;

BB83_82:
mov.u64 %rd85, %rd432;
mov.u64 %rd420, %rd421;
mov.u64 %rd83, %rd410;
mov.u64 %rd398, %rd399;
mov.pred %p84, -1;
setp.ge.u64	%p61, %rd398, %rd65;
@%p61 bra BB83_85;

mov.pred %p84, 0;
setp.ge.u64	%p63, %rd420, %rd62;
@%p63 bra BB83_85;

ld.local.u32 %r183, [%rd200];
ld.local.u32 %r184, [%rd203];
setp.le.s32	%p84, %r184, %r183;

BB83_85:
selp.b64	%rd248, %rd200, %rd203, %p84;
ld.local.u32 %r84, [%rd248];
ld.local.u64 %rd86, [%rd248+8];
@%p84 bra BB83_87;
bra.uni BB83_86;

BB83_87:
add.s64 %rd420, %rd420, 16;
add.s64 %rd90, %rd85, 16;
ld.shared.u32 %r186, [%rd85+16];
st.local.u32 [%rd200], %r186;
ld.shared.u64 %rd254, [%rd85+24];
st.local.u64 [%rd200+8], %rd254;
mov.u64 %rd409, %rd83;
mov.u64 %rd431, %rd90;
bra.uni BB83_88;

BB83_86:
add.s64 %rd398, %rd398, 16;
add.s64 %rd88, %rd83, 16;
ld.shared.u32 %r185, [%rd83+16];
st.local.u32 [%rd203], %r185;
ld.shared.u64 %rd251, [%rd83+24];
st.local.u64 [%rd203+8], %rd251;
mov.u64 %rd409, %rd88;
mov.u64 %rd431, %rd85;

BB83_88:
mov.u64 %rd94, %rd431;
mov.u64 %rd419, %rd420;
mov.u64 %rd92, %rd409;
mov.u64 %rd397, %rd398;
mov.pred %p85, -1;
setp.ge.u64	%p65, %rd397, %rd65;
@%p65 bra BB83_91;

mov.pred %p85, 0;
setp.ge.u64	%p67, %rd419, %rd62;
@%p67 bra BB83_91;

ld.local.u32 %r187, [%rd200];
ld.local.u32 %r188, [%rd203];
setp.le.s32	%p85, %r188, %r187;

BB83_91:
selp.b64	%rd263, %rd200, %rd203, %p85;
ld.local.u32 %r85, [%rd263];
ld.local.u64 %rd95, [%rd263+8];
@%p85 bra BB83_93;
bra.uni BB83_92;

BB83_93:
add.s64 %rd419, %rd419, 16;
add.s64 %rd99, %rd94, 16;
ld.shared.u32 %r190, [%rd94+16];
st.local.u32 [%rd200], %r190;
ld.shared.u64 %rd269, [%rd94+24];
st.local.u64 [%rd200+8], %rd269;
mov.u64 %rd408, %rd92;
mov.u64 %rd430, %rd99;
bra.uni BB83_94;

BB83_92:
add.s64 %rd397, %rd397, 16;
add.s64 %rd97, %rd92, 16;
ld.shared.u32 %r189, [%rd92+16];
st.local.u32 [%rd203], %r189;
ld.shared.u64 %rd266, [%rd92+24];
st.local.u64 [%rd203+8], %rd266;
mov.u64 %rd408, %rd97;
mov.u64 %rd430, %rd94;

BB83_94:
mov.u64 %rd103, %rd430;
mov.u64 %rd418, %rd419;
mov.u64 %rd101, %rd408;
mov.u64 %rd396, %rd397;
mov.pred %p86, -1;
setp.ge.u64	%p69, %rd396, %rd65;
@%p69 bra BB83_97;

mov.pred %p86, 0;
setp.ge.u64	%p71, %rd418, %rd62;
@%p71 bra BB83_97;

ld.local.u32 %r191, [%rd200];
ld.local.u32 %r192, [%rd203];
setp.le.s32	%p86, %r192, %r191;

BB83_97:
selp.b64	%rd278, %rd200, %rd203, %p86;
ld.local.u32 %r86, [%rd278];
ld.local.u64 %rd104, [%rd278+8];
@%p86 bra BB83_99;
bra.uni BB83_98;

BB83_99:
add.s64 %rd418, %rd418, 16;
add.s64 %rd108, %rd103, 16;
ld.shared.u32 %r194, [%rd103+16];
st.local.u32 [%rd200], %r194;
ld.shared.u64 %rd284, [%rd103+24];
st.local.u64 [%rd200+8], %rd284;
mov.u64 %rd407, %rd101;
mov.u64 %rd429, %rd108;
bra.uni BB83_100;

BB83_98:
add.s64 %rd396, %rd396, 16;
add.s64 %rd106, %rd101, 16;
ld.shared.u32 %r193, [%rd101+16];
st.local.u32 [%rd203], %r193;
ld.shared.u64 %rd281, [%rd101+24];
st.local.u64 [%rd203+8], %rd281;
mov.u64 %rd407, %rd106;
mov.u64 %rd429, %rd103;

BB83_100:
mov.u64 %rd112, %rd429;
mov.u64 %rd417, %rd418;
mov.u64 %rd110, %rd407;
mov.u64 %rd395, %rd396;
mov.pred %p87, -1;
setp.ge.u64	%p73, %rd395, %rd65;
@%p73 bra BB83_103;

mov.pred %p87, 0;
setp.ge.u64	%p75, %rd417, %rd62;
@%p75 bra BB83_103;

ld.local.u32 %r195, [%rd200];
ld.local.u32 %r196, [%rd203];
setp.le.s32	%p87, %r196, %r195;

BB83_103:
selp.b64	%rd293, %rd200, %rd203, %p87;
ld.local.u32 %r87, [%rd293];
ld.local.u64 %rd113, [%rd293+8];
@%p87 bra BB83_105;
bra.uni BB83_104;

BB83_105:
add.s64 %rd417, %rd417, 16;
add.s64 %rd117, %rd112, 16;
ld.shared.u32 %r198, [%rd112+16];
st.local.u32 [%rd200], %r198;
ld.shared.u64 %rd299, [%rd112+24];
st.local.u64 [%rd200+8], %rd299;
mov.u64 %rd406, %rd110;
mov.u64 %rd428, %rd117;
bra.uni BB83_106;

BB83_104:
add.s64 %rd395, %rd395, 16;
add.s64 %rd115, %rd110, 16;
ld.shared.u32 %r197, [%rd110+16];
st.local.u32 [%rd203], %r197;
ld.shared.u64 %rd296, [%rd110+24];
st.local.u64 [%rd203+8], %rd296;
mov.u64 %rd406, %rd115;
mov.u64 %rd428, %rd112;

BB83_106:
mov.pred %p88, -1;
setp.ge.u64	%p77, %rd395, %rd65;
@%p77 bra BB83_109;

mov.pred %p88, 0;
setp.ge.u64	%p79, %rd417, %rd62;
@%p79 bra BB83_109;

ld.local.u32 %r199, [%rd200];
ld.local.u32 %r200, [%rd203];
setp.le.s32	%p88, %r200, %r199;

BB83_109:
selp.b64	%rd308, %rd200, %rd203, %p88;
ld.local.u32 %r88, [%rd308];
ld.local.u64 %rd122, [%rd308+8];
@%p88 bra BB83_111;
bra.uni BB83_110;

BB83_111:
ld.shared.u32 %r202, [%rd428+16];
st.local.u32 [%rd200], %r202;
ld.shared.u64 %rd314, [%rd428+24];
st.local.u64 [%rd200+8], %rd314;
bra.uni BB83_112;

BB83_110:
ld.shared.u32 %r201, [%rd406+16];
st.local.u32 [%rd203], %r201;
ld.shared.u64 %rd311, [%rd406+24];
st.local.u64 [%rd203+8], %rd311;

BB83_112:
cvta.to.global.u64 %rd123, %rd128;
cvta.to.global.u64 %rd124, %rd129;
bar.sync 0;
mul.wide.u32 %rd315, %r164, 16;
add.s64 %rd317, %rd182, %rd315;
st.shared.u32 [%rd317], %r82;
st.shared.u32 [%rd317+16], %r83;
st.shared.u32 [%rd317+32], %r84;
st.shared.u32 [%rd317+48], %r85;
st.shared.u32 [%rd317+64], %r86;
st.shared.u32 [%rd317+80], %r87;
st.shared.u32 [%rd317+96], %r88;
st.shared.u64 [%rd317+8], %rd66;
st.shared.u64 [%rd317+24], %rd77;
st.shared.u64 [%rd317+40], %rd86;
st.shared.u64 [%rd317+56], %rd95;
st.shared.u64 [%rd317+72], %rd104;
st.shared.u64 [%rd317+88], %rd113;
st.shared.u64 [%rd317+104], %rd122;
bar.sync 0;
mul.lo.s32 %r205, %r94, 1792;
cvt.u64.u32	%rd125, %r205;
setp.ge.u32	%p80, %r273, %r72;
@%p80 bra BB83_114;

BB83_113:
cvt.u64.u32	%rd318, %r273;
add.s64 %rd319, %rd318, %rd125;
shl.b64 %rd320, %rd319, 2;
add.s64 %rd321, %rd123, %rd320;
shl.b64 %rd322, %rd319, 3;
add.s64 %rd323, %rd124, %rd322;
mul.wide.u32 %rd324, %r273, 16;
add.s64 %rd326, %rd182, %rd324;
ld.shared.u32 %r206, [%rd326];
st.global.u32 [%rd321], %r206;
ld.shared.u64 %rd327, [%rd326+8];
st.global.u64 [%rd323], %rd327;
add.s32 %r273, %r273, 256;
setp.lt.u32	%p81, %r273, %r72;
@%p81 bra BB83_113;

BB83_114:
bar.sync 0;
ret;
}


.visible .entry _ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24virtualized_smem_closureINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEElNS_12zip_iteratorINS_5tupleINS_10device_ptrIiEENSC_IlEENS_9null_typeESF_SF_SF_SF_SF_SF_SF_EEEENS_6detail15normal_iteratorINS_7pointerIlNSI_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESP_EEEENSJ_INSK_INSB_IilSF_SF_SF_SF_SF_SF_SF_SF_EESO_SP_SP_EEEENSI_13compare_firstI10ThrustGTOpIiEEEEEPSS_EEEEvT_(
.param .align 8 .b8 _ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24virtualized_smem_closureINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEElNS_12zip_iteratorINS_5tupleINS_10device_ptrIiEENSC_IlEENS_9null_typeESF_SF_SF_SF_SF_SF_SF_EEEENS_6detail15normal_iteratorINS_7pointerIlNSI_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESP_EEEENSJ_INSK_INSB_IilSF_SF_SF_SF_SF_SF_SF_SF_EESO_SP_SP_EEEENSI_13compare_firstI10ThrustGTOpIiEEEEEPSS_EEEEvT__param_0[72]
)
.maxntid 256, 1, 1
.minnctapersm 1
{
.local .align 8 .b8 __local_depot84[32];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<93>;
.reg .b16 %rs<4>;
.reg .b32 %r<261>;
.reg .b64 %rd<537>;


mov.u64 %rd536, __local_depot84;
cvta.local.u64 %SP, %rd536;
ld.param.u64 %rd164, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24virtualized_smem_closureINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEElNS_12zip_iteratorINS_5tupleINS_10device_ptrIiEENSC_IlEENS_9null_typeESF_SF_SF_SF_SF_SF_SF_EEEENS_6detail15normal_iteratorINS_7pointerIlNSI_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESP_EEEENSJ_INSK_INSB_IilSF_SF_SF_SF_SF_SF_SF_SF_EESO_SP_SP_EEEENSI_13compare_firstI10ThrustGTOpIiEEEEEPSS_EEEEvT__param_0+56];
ld.param.u64 %rd163, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24virtualized_smem_closureINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEElNS_12zip_iteratorINS_5tupleINS_10device_ptrIiEENSC_IlEENS_9null_typeESF_SF_SF_SF_SF_SF_SF_EEEENS_6detail15normal_iteratorINS_7pointerIlNSI_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESP_EEEENSJ_INSK_INSB_IilSF_SF_SF_SF_SF_SF_SF_SF_EESO_SP_SP_EEEENSI_13compare_firstI10ThrustGTOpIiEEEEEPSS_EEEEvT__param_0+40];
ld.param.u64 %rd158, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24virtualized_smem_closureINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEElNS_12zip_iteratorINS_5tupleINS_10device_ptrIiEENSC_IlEENS_9null_typeESF_SF_SF_SF_SF_SF_SF_EEEENS_6detail15normal_iteratorINS_7pointerIlNSI_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESP_EEEENSJ_INSK_INSB_IilSF_SF_SF_SF_SF_SF_SF_SF_EESO_SP_SP_EEEENSI_13compare_firstI10ThrustGTOpIiEEEEEPSS_EEEEvT__param_0];
ld.param.u64 %rd161, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24virtualized_smem_closureINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEElNS_12zip_iteratorINS_5tupleINS_10device_ptrIiEENSC_IlEENS_9null_typeESF_SF_SF_SF_SF_SF_SF_EEEENS_6detail15normal_iteratorINS_7pointerIlNSI_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESP_EEEENSJ_INSK_INSB_IilSF_SF_SF_SF_SF_SF_SF_SF_EESO_SP_SP_EEEENSI_13compare_firstI10ThrustGTOpIiEEEEEPSS_EEEEvT__param_0+24];
ld.param.u64 %rd165, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24virtualized_smem_closureINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEElNS_12zip_iteratorINS_5tupleINS_10device_ptrIiEENSC_IlEENS_9null_typeESF_SF_SF_SF_SF_SF_SF_EEEENS_6detail15normal_iteratorINS_7pointerIlNSI_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESP_EEEENSJ_INSK_INSB_IilSF_SF_SF_SF_SF_SF_SF_SF_EESO_SP_SP_EEEENSI_13compare_firstI10ThrustGTOpIiEEEEEPSS_EEEEvT__param_0+64];
ld.param.u64 %rd162, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24virtualized_smem_closureINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEElNS_12zip_iteratorINS_5tupleINS_10device_ptrIiEENSC_IlEENS_9null_typeESF_SF_SF_SF_SF_SF_SF_EEEENS_6detail15normal_iteratorINS_7pointerIlNSI_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESP_EEEENSJ_INSK_INSB_IilSF_SF_SF_SF_SF_SF_SF_SF_EESO_SP_SP_EEEENSI_13compare_firstI10ThrustGTOpIiEEEEEPSS_EEEEvT__param_0+32];
ld.param.u64 %rd160, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24virtualized_smem_closureINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEElNS_12zip_iteratorINS_5tupleINS_10device_ptrIiEENSC_IlEENS_9null_typeESF_SF_SF_SF_SF_SF_SF_EEEENS_6detail15normal_iteratorINS_7pointerIlNSI_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESP_EEEENSJ_INSK_INSB_IilSF_SF_SF_SF_SF_SF_SF_SF_EESO_SP_SP_EEEENSI_13compare_firstI10ThrustGTOpIiEEEEEPSS_EEEEvT__param_0+16];
ld.param.u64 %rd159, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24virtualized_smem_closureINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEElNS_12zip_iteratorINS_5tupleINS_10device_ptrIiEENSC_IlEENS_9null_typeESF_SF_SF_SF_SF_SF_SF_EEEENS_6detail15normal_iteratorINS_7pointerIlNSI_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESP_EEEENSJ_INSK_INSB_IilSF_SF_SF_SF_SF_SF_SF_SF_EESO_SP_SP_EEEENSI_13compare_firstI10ThrustGTOpIiEEEEEPSS_EEEEvT__param_0+8];
cvta.to.global.u64 %rd1, %rd159;
cvta.to.global.u64 %rd2, %rd160;
cvta.to.global.u64 %rd166, %rd162;
cvta.to.global.u64 %rd3, %rd165;
mov.u32 %r78, %ctaid.x;
cvt.u32.u64	%r1, %rd161;
cvt.u32.u64	%r79, %rd158;
mul.wide.u32 %rd167, %r78, 8;
add.s64 %rd168, %rd166, %rd167;
ld.global.u32 %r2, [%rd168];
ld.global.u32 %r80, [%rd168+8];
neg.s32 %r81, %r79;
and.b32 %r3, %r78, %r81;
shr.s32 %r4, %r79, 1;
mul.lo.s32 %r5, %r3, 1792;
add.s32 %r82, %r80, %r5;
min.s32 %r198, %r82, %r1;
add.s32 %r83, %r78, %r4;
mul.lo.s32 %r84, %r83, 1792;
sub.s32 %r85, %r84, %r2;
min.s32 %r7, %r85, %r1;
add.s32 %r86, %r84, 1792;
sub.s32 %r87, %r86, %r80;
min.s32 %r197, %r87, %r1;
add.s32 %r88, %r79, -1;
and.b32 %r89, %r78, %r88;
setp.ne.s32	%p15, %r88, %r89;
@%p15 bra BB84_2;

add.s32 %r90, %r3, %r4;
mul.lo.s32 %r91, %r90, 1792;
min.s32 %r198, %r91, %r1;
mad.lo.s32 %r92, %r4, 2, %r3;
mul.lo.s32 %r93, %r92, 1792;
min.s32 %r197, %r93, %r1;

BB84_2:
add.s32 %r94, %r5, %r2;
cvt.s64.s32	%rd169, %r197;
cvt.s64.s32	%rd4, %r7;
sub.s64 %rd5, %rd169, %rd4;
cvt.s64.s32	%rd170, %r198;
cvt.s64.s32	%rd171, %r94;
sub.s64 %rd6, %rd170, %rd171;
setp.gt.s64	%p16, %rd6, 1791;
mov.u32 %r13, %tid.x;
cvt.u64.u32	%rd535, %r13;
add.s64 %rd172, %rd535, %rd171;
shl.b64 %rd173, %rd172, 2;
add.s64 %rd8, %rd1, %rd173;
shl.b64 %rd174, %rd172, 3;
add.s64 %rd9, %rd2, %rd174;
@%p16 bra BB84_17;
bra.uni BB84_3;

BB84_17:
ld.global.u32 %r217, [%rd8];
ld.global.u64 %rd441, [%rd9];
ld.global.u32 %r218, [%rd8+1024];
ld.global.u64 %rd442, [%rd9+2048];
ld.global.u32 %r220, [%rd8+2048];
ld.global.u64 %rd444, [%rd9+4096];
ld.global.u32 %r221, [%rd8+3072];
ld.global.u64 %rd445, [%rd9+6144];
ld.global.u32 %r223, [%rd8+4096];
ld.global.u64 %rd446, [%rd9+8192];
ld.global.u32 %r222, [%rd8+5120];
ld.global.u64 %rd443, [%rd9+10240];
ld.global.u32 %r219, [%rd8+6144];
ld.global.u64 %rd440, [%rd9+12288];
bra.uni BB84_18;

BB84_3:
mov.u32 %r95, 0;
mov.u64 %rd175, 0;
setp.ge.s64	%p17, %rd535, %rd6;
mov.u64 %rd452, %rd175;
mov.u32 %r229, %r95;
@%p17 bra BB84_5;

ld.global.u32 %r14, [%rd8];
ld.global.u64 %rd10, [%rd9];
mov.u64 %rd452, %rd10;
mov.u32 %r229, %r14;

BB84_5:
mov.u32 %r205, %r229;
mov.u32 %r217, %r205;
mov.u64 %rd428, %rd452;
mov.u64 %rd441, %rd428;
cvt.u32.u64	%r97, %rd535;
add.s32 %r98, %r97, 256;
cvt.u64.u32	%rd177, %r98;
setp.ge.s64	%p18, %rd177, %rd6;
mov.u64 %rd451, %rd175;
mov.u32 %r228, %r95;
@%p18 bra BB84_7;

ld.global.u32 %r228, [%rd8+1024];
ld.global.u64 %rd451, [%rd9+2048];

BB84_7:
mov.u32 %r218, %r228;
mov.u64 %rd442, %rd451;
add.s32 %r100, %r13, 512;
cvt.u64.u32	%rd179, %r100;
setp.ge.s64	%p19, %rd179, %rd6;
mov.u64 %rd450, %rd175;
mov.u32 %r227, %r95;
@%p19 bra BB84_9;

ld.global.u32 %r227, [%rd8+2048];
ld.global.u64 %rd450, [%rd9+4096];

BB84_9:
mov.u32 %r220, %r227;
mov.u64 %rd444, %rd450;
add.s32 %r102, %r13, 768;
cvt.u64.u32	%rd181, %r102;
setp.ge.s64	%p20, %rd181, %rd6;
mov.u64 %rd449, %rd175;
mov.u32 %r226, %r95;
@%p20 bra BB84_11;

ld.global.u32 %r226, [%rd8+3072];
ld.global.u64 %rd449, [%rd9+6144];

BB84_11:
mov.u32 %r221, %r226;
mov.u64 %rd445, %rd449;
add.s32 %r104, %r13, 1024;
cvt.u64.u32	%rd183, %r104;
setp.ge.s64	%p21, %rd183, %rd6;
mov.u64 %rd448, %rd175;
mov.u32 %r225, %r95;
@%p21 bra BB84_13;

ld.global.u32 %r225, [%rd8+4096];
ld.global.u64 %rd448, [%rd9+8192];

BB84_13:
mov.u32 %r223, %r225;
mov.u64 %rd446, %rd448;
add.s32 %r106, %r13, 1280;
cvt.u64.u32	%rd185, %r106;
setp.ge.s64	%p22, %rd185, %rd6;
mov.u64 %rd447, %rd175;
mov.u32 %r224, %r95;
@%p22 bra BB84_15;

ld.global.u32 %r224, [%rd8+5120];
ld.global.u64 %rd447, [%rd9+10240];

BB84_15:
mov.u32 %r222, %r224;
mov.u64 %rd443, %rd447;
add.s32 %r108, %r13, 1536;
cvt.u64.u32	%rd187, %r108;
setp.ge.s64	%p23, %rd187, %rd6;
mov.u64 %rd440, %rd175;
mov.u32 %r219, %r95;
@%p23 bra BB84_18;

ld.global.u32 %r219, [%rd8+6144];
ld.global.u64 %rd440, [%rd9+12288];

BB84_18:
@%p16 bra BB84_33;
bra.uni BB84_19;

BB84_33:
cvt.u64.u32	%rd237, %r13;
cvt.u64.u32	%rd238, %r78;
mul.lo.s64 %rd239, %rd238, %rd164;
add.s64 %rd240, %rd237, %rd239;
shl.b64 %rd241, %rd240, 4;
add.s64 %rd242, %rd3, %rd241;
st.global.u32 [%rd242], %r217;
st.global.u32 [%rd242+4096], %r218;
st.global.u32 [%rd242+8192], %r220;
st.global.u32 [%rd242+12288], %r221;
st.global.u32 [%rd242+16384], %r223;
st.global.u32 [%rd242+20480], %r222;
st.global.u32 [%rd242+24576], %r219;
st.global.u64 [%rd242+8], %rd441;
st.global.u64 [%rd242+4104], %rd442;
st.global.u64 [%rd242+8200], %rd444;
st.global.u64 [%rd242+12296], %rd445;
st.global.u64 [%rd242+16392], %rd446;
st.global.u64 [%rd242+20488], %rd443;
st.global.u64 [%rd242+24584], %rd440;
bra.uni BB84_34;

BB84_19:
setp.ge.s64	%p25, %rd535, %rd6;
@%p25 bra BB84_21;

cvt.u64.u32	%rd190, %r78;
mul.lo.s64 %rd191, %rd190, %rd164;
add.s64 %rd192, %rd535, %rd191;
shl.b64 %rd193, %rd192, 4;
add.s64 %rd194, %rd3, %rd193;
st.global.u32 [%rd194], %r217;
st.global.u64 [%rd194+8], %rd441;

BB84_21:
add.s32 %r113, %r13, 256;
cvt.u64.u32	%rd195, %r113;
setp.ge.s64	%p26, %rd195, %rd6;
@%p26 bra BB84_23;

cvt.u64.u32	%rd197, %r78;
mul.lo.s64 %rd198, %rd197, %rd164;
add.s64 %rd199, %rd535, %rd198;
shl.b64 %rd200, %rd199, 4;
add.s64 %rd201, %rd3, %rd200;
st.global.u32 [%rd201+4096], %r218;
st.global.u64 [%rd201+4104], %rd442;

BB84_23:
add.s32 %r117, %r13, 512;
cvt.u64.u32	%rd202, %r117;
setp.ge.s64	%p27, %rd202, %rd6;
@%p27 bra BB84_25;

cvt.u64.u32	%rd204, %r78;
mul.lo.s64 %rd205, %rd204, %rd164;
add.s64 %rd206, %rd535, %rd205;
shl.b64 %rd207, %rd206, 4;
add.s64 %rd208, %rd3, %rd207;
st.global.u32 [%rd208+8192], %r220;
st.global.u64 [%rd208+8200], %rd444;

BB84_25:
add.s32 %r121, %r13, 768;
cvt.u64.u32	%rd209, %r121;
setp.ge.s64	%p28, %rd209, %rd6;
@%p28 bra BB84_27;

cvt.u64.u32	%rd211, %r78;
mul.lo.s64 %rd212, %rd211, %rd164;
add.s64 %rd213, %rd535, %rd212;
shl.b64 %rd214, %rd213, 4;
add.s64 %rd215, %rd3, %rd214;
st.global.u32 [%rd215+12288], %r221;
st.global.u64 [%rd215+12296], %rd445;

BB84_27:
add.s32 %r125, %r13, 1024;
cvt.u64.u32	%rd216, %r125;
setp.ge.s64	%p29, %rd216, %rd6;
@%p29 bra BB84_29;

cvt.u64.u32	%rd218, %r78;
mul.lo.s64 %rd219, %rd218, %rd164;
add.s64 %rd220, %rd535, %rd219;
shl.b64 %rd221, %rd220, 4;
add.s64 %rd222, %rd3, %rd221;
st.global.u32 [%rd222+16384], %r223;
st.global.u64 [%rd222+16392], %rd446;

BB84_29:
add.s32 %r129, %r13, 1280;
cvt.u64.u32	%rd223, %r129;
setp.ge.s64	%p30, %rd223, %rd6;
@%p30 bra BB84_31;

cvt.u64.u32	%rd225, %r78;
mul.lo.s64 %rd226, %rd225, %rd164;
add.s64 %rd227, %rd535, %rd226;
shl.b64 %rd228, %rd227, 4;
add.s64 %rd229, %rd3, %rd228;
st.global.u32 [%rd229+20480], %r222;
st.global.u64 [%rd229+20488], %rd443;

BB84_31:
add.s32 %r133, %r13, 1536;
cvt.u64.u32	%rd230, %r133;
setp.ge.s64	%p31, %rd230, %rd6;
@%p31 bra BB84_34;

cvt.u64.u32	%rd232, %r78;
mul.lo.s64 %rd233, %rd232, %rd164;
add.s64 %rd234, %rd535, %rd233;
shl.b64 %rd235, %rd234, 4;
add.s64 %rd236, %rd3, %rd235;
st.global.u32 [%rd236+24576], %r219;
st.global.u64 [%rd236+24584], %rd440;

BB84_34:
cvt.u64.u32	%rd243, %r78;
mul.lo.s64 %rd38, %rd243, %rd164;
add.s64 %rd39, %rd6, %rd38;
add.s64 %rd244, %rd535, %rd4;
shl.b64 %rd245, %rd244, 2;
add.s64 %rd41, %rd1, %rd245;
shl.b64 %rd246, %rd244, 3;
add.s64 %rd42, %rd2, %rd246;
setp.gt.s64	%p32, %rd5, 1791;
@%p32 bra BB84_49;
bra.uni BB84_35;

BB84_49:
ld.global.u32 %r248, [%rd41];
ld.global.u64 %rd472, [%rd42];
ld.global.u32 %r249, [%rd41+1024];
ld.global.u64 %rd473, [%rd42+2048];
ld.global.u32 %r251, [%rd41+2048];
ld.global.u64 %rd475, [%rd42+4096];
ld.global.u32 %r252, [%rd41+3072];
ld.global.u64 %rd476, [%rd42+6144];
ld.global.u32 %r254, [%rd41+4096];
ld.global.u64 %rd477, [%rd42+8192];
ld.global.u32 %r253, [%rd41+5120];
ld.global.u64 %rd474, [%rd42+10240];
ld.global.u32 %r250, [%rd41+6144];
ld.global.u64 %rd471, [%rd42+12288];
bra.uni BB84_50;

BB84_35:
mov.u32 %r139, 0;
mov.u64 %rd247, 0;
setp.ge.s64	%p33, %rd535, %rd5;
mov.u64 %rd483, %rd247;
mov.u32 %r260, %r139;
@%p33 bra BB84_37;

ld.global.u32 %r42, [%rd41];
ld.global.u64 %rd43, [%rd42];
mov.u64 %rd483, %rd43;
mov.u32 %r260, %r42;

BB84_37:
mov.u32 %r236, %r260;
mov.u32 %r248, %r236;
mov.u64 %rd459, %rd483;
mov.u64 %rd472, %rd459;
cvt.u32.u64	%r141, %rd535;
add.s32 %r142, %r141, 256;
cvt.u64.u32	%rd249, %r142;
setp.ge.s64	%p34, %rd249, %rd5;
mov.u64 %rd482, %rd247;
mov.u32 %r259, %r139;
@%p34 bra BB84_39;

ld.global.u32 %r259, [%rd41+1024];
ld.global.u64 %rd482, [%rd42+2048];

BB84_39:
mov.u32 %r249, %r259;
mov.u64 %rd473, %rd482;
add.s32 %r144, %r13, 512;
cvt.u64.u32	%rd251, %r144;
setp.ge.s64	%p35, %rd251, %rd5;
mov.u64 %rd481, %rd247;
mov.u32 %r258, %r139;
@%p35 bra BB84_41;

ld.global.u32 %r258, [%rd41+2048];
ld.global.u64 %rd481, [%rd42+4096];

BB84_41:
mov.u32 %r251, %r258;
mov.u64 %rd475, %rd481;
add.s32 %r146, %r13, 768;
cvt.u64.u32	%rd253, %r146;
setp.ge.s64	%p36, %rd253, %rd5;
mov.u64 %rd480, %rd247;
mov.u32 %r257, %r139;
@%p36 bra BB84_43;

ld.global.u32 %r257, [%rd41+3072];
ld.global.u64 %rd480, [%rd42+6144];

BB84_43:
mov.u32 %r252, %r257;
mov.u64 %rd476, %rd480;
add.s32 %r148, %r13, 1024;
cvt.u64.u32	%rd255, %r148;
setp.ge.s64	%p37, %rd255, %rd5;
mov.u64 %rd479, %rd247;
mov.u32 %r256, %r139;
@%p37 bra BB84_45;

ld.global.u32 %r256, [%rd41+4096];
ld.global.u64 %rd479, [%rd42+8192];

BB84_45:
mov.u32 %r254, %r256;
mov.u64 %rd477, %rd479;
add.s32 %r150, %r13, 1280;
cvt.u64.u32	%rd257, %r150;
setp.ge.s64	%p38, %rd257, %rd5;
mov.u64 %rd478, %rd247;
mov.u32 %r255, %r139;
@%p38 bra BB84_47;

ld.global.u32 %r255, [%rd41+5120];
ld.global.u64 %rd478, [%rd42+10240];

BB84_47:
mov.u32 %r253, %r255;
mov.u64 %rd474, %rd478;
add.s32 %r152, %r13, 1536;
cvt.u64.u32	%rd259, %r152;
setp.ge.s64	%p39, %rd259, %rd5;
mov.u64 %rd471, %rd247;
mov.u32 %r250, %r139;
@%p39 bra BB84_50;

ld.global.u32 %r250, [%rd41+6144];
ld.global.u64 %rd471, [%rd42+12288];

BB84_50:
add.s64 %rd260, %rd535, %rd39;
shl.b64 %rd261, %rd260, 4;
add.s64 %rd71, %rd3, %rd261;
@%p32 bra BB84_65;
bra.uni BB84_51;

BB84_65:
st.global.u32 [%rd71], %r248;
st.global.u32 [%rd71+4096], %r249;
st.global.u32 [%rd71+8192], %r251;
st.global.u32 [%rd71+12288], %r252;
st.global.u32 [%rd71+16384], %r254;
st.global.u32 [%rd71+20480], %r253;
st.global.u32 [%rd71+24576], %r250;
st.global.u64 [%rd71+8], %rd472;
st.global.u64 [%rd71+4104], %rd473;
st.global.u64 [%rd71+8200], %rd475;
st.global.u64 [%rd71+12296], %rd476;
st.global.u64 [%rd71+16392], %rd477;
st.global.u64 [%rd71+20488], %rd474;
bra.uni BB84_66;

BB84_51:
setp.ge.s64	%p41, %rd535, %rd5;
@%p41 bra BB84_53;

st.global.u32 [%rd71], %r248;
st.global.u64 [%rd71+8], %rd472;

BB84_53:
cvt.u32.u64	%r153, %rd535;
add.s32 %r154, %r153, 256;
cvt.u64.u32	%rd262, %r154;
setp.ge.s64	%p42, %rd262, %rd5;
@%p42 bra BB84_55;

st.global.u32 [%rd71+4096], %r249;
st.global.u64 [%rd71+4104], %rd473;

BB84_55:
add.s32 %r155, %r13, 512;
cvt.u64.u32	%rd263, %r155;
setp.ge.s64	%p43, %rd263, %rd5;
@%p43 bra BB84_57;

st.global.u32 [%rd71+8192], %r251;
st.global.u64 [%rd71+8200], %rd475;

BB84_57:
add.s32 %r156, %r13, 768;
cvt.u64.u32	%rd264, %r156;
setp.ge.s64	%p44, %rd264, %rd5;
@%p44 bra BB84_59;

st.global.u32 [%rd71+12288], %r252;
st.global.u64 [%rd71+12296], %rd476;

BB84_59:
add.s32 %r157, %r13, 1024;
cvt.u64.u32	%rd265, %r157;
setp.ge.s64	%p45, %rd265, %rd5;
@%p45 bra BB84_61;

st.global.u32 [%rd71+16384], %r254;
st.global.u64 [%rd71+16392], %rd477;

BB84_61:
add.s32 %r158, %r13, 1280;
cvt.u64.u32	%rd266, %r158;
setp.ge.s64	%p46, %rd266, %rd5;
@%p46 bra BB84_63;

st.global.u32 [%rd71+20480], %r253;
st.global.u64 [%rd71+20488], %rd474;

BB84_63:
add.s32 %r159, %r13, 1536;
cvt.u64.u32	%rd267, %r159;
setp.ge.s64	%p47, %rd267, %rd5;
@%p47 bra BB84_67;

st.global.u32 [%rd71+24576], %r250;

BB84_66:
st.global.u64 [%rd71+24584], %rd471;

BB84_67:
bar.sync 0;
mul.lo.s32 %r160, %r13, 7;
cvt.u64.u32	%rd72, %r160;
add.s64 %rd73, %rd6, %rd5;
min.s64 %rd74, %rd72, %rd73;
setp.lt.s64	%p48, %rd74, %rd5;
sub.s64 %rd268, %rd74, %rd5;
selp.b64	%rd485, 0, %rd268, %p48;
min.s64 %rd484, %rd6, %rd74;
setp.ge.s64	%p49, %rd485, %rd484;
@%p49 bra BB84_70;

add.s64 %rd269, %rd39, %rd74;
add.s64 %rd77, %rd269, -1;

BB84_69:
add.s64 %rd270, %rd484, %rd485;
shr.s64 %rd271, %rd270, 1;
sub.s64 %rd272, %rd77, %rd271;
add.s64 %rd273, %rd271, %rd38;
shl.b64 %rd274, %rd272, 4;
add.s64 %rd275, %rd3, %rd274;
shl.b64 %rd276, %rd273, 4;
add.s64 %rd277, %rd3, %rd276;
ld.global.u32 %r161, [%rd277];
ld.global.u32 %r162, [%rd275];
setp.gt.s32	%p50, %r162, %r161;
add.s64 %rd278, %rd271, 1;
selp.b64	%rd485, %rd485, %rd278, %p50;
selp.b64	%rd484, %rd271, %rd484, %p50;
setp.lt.s64	%p51, %rd485, %rd484;
@%p51 bra BB84_69;

BB84_70:
add.s64 %rd83, %rd485, %rd38;
shl.b64 %rd282, %rd83, 4;
add.s64 %rd84, %rd3, %rd282;
shl.b64 %rd283, %rd39, 4;
add.s64 %rd85, %rd3, %rd283;
add.s64 %rd284, %rd39, %rd74;
sub.s64 %rd86, %rd284, %rd485;
shl.b64 %rd285, %rd86, 4;
add.s64 %rd87, %rd3, %rd285;
add.s64 %rd286, %rd73, %rd38;
shl.b64 %rd287, %rd286, 4;
add.s64 %rd88, %rd3, %rd287;
add.u64 %rd288, %SP, 0;
cvta.to.local.u64 %rd89, %rd288;
mov.u64 %rd486, 0;
mov.pred %p52, 0;
@%p52 bra BB84_72;

BB84_71:
add.s64 %rd289, %rd89, %rd486;
mov.u16 %rs2, 0;
st.local.u8 [%rd289], %rs2;
add.s64 %rd486, %rd486, 1;
setp.lt.u64	%p53, %rd486, 16;
@%p53 bra BB84_71;

BB84_72:
ld.global.u32 %r164, [%rd84];
ld.global.u64 %rd291, [%rd84+8];
st.local.u64 [%rd89+8], %rd291;
st.local.u32 [%rd89], %r164;
add.u64 %rd294, %SP, 16;
cvta.to.local.u64 %rd92, %rd294;
mov.u64 %rd487, 0;
@%p52 bra BB84_74;

BB84_73:
add.s64 %rd295, %rd92, %rd487;
mov.u16 %rs3, 0;
st.local.u8 [%rd295], %rs3;
add.s64 %rd487, %rd487, 1;
setp.lt.u64	%p55, %rd487, 16;
@%p55 bra BB84_73;

BB84_74:
ld.global.u32 %r165, [%rd87];
ld.global.u64 %rd296, [%rd87+8];
st.local.u64 [%rd92+8], %rd296;
st.local.u32 [%rd92], %r165;
mov.pred %p86, -1;
setp.ge.u64	%p57, %rd87, %rd88;
@%p57 bra BB84_77;

mov.pred %p86, 0;
setp.ge.u64	%p59, %rd84, %rd85;
@%p59 bra BB84_77;

ld.local.u32 %r166, [%rd89];
ld.local.u32 %r167, [%rd92];
setp.le.s32	%p86, %r167, %r166;

BB84_77:
selp.b64	%rd307, %rd89, %rd92, %p86;
ld.local.u32 %r71, [%rd307];
ld.local.u64 %rd95, [%rd307+8];
@%p86 bra BB84_79;
bra.uni BB84_78;

BB84_79:
add.s64 %rd314, %rd282, %rd3;
add.s64 %rd98, %rd314, 16;
mov.u64 %rd532, %rd98;
ld.global.u32 %r169, [%rd84+16];
st.local.u32 [%rd89], %r169;
ld.global.u64 %rd317, [%rd84+24];
st.local.u64 [%rd89+8], %rd317;
mov.u64 %rd509, %rd87;
mov.u64 %rd510, %rd87;
mov.u64 %rd533, %rd98;
bra.uni BB84_80;

BB84_78:
add.s64 %rd309, %rd285, %rd3;
add.s64 %rd96, %rd309, 16;
mov.u64 %rd509, %rd96;
ld.global.u32 %r168, [%rd87+16];
st.local.u32 [%rd92], %r168;
ld.global.u64 %rd312, [%rd87+24];
st.local.u64 [%rd92+8], %rd312;
mov.u64 %rd510, %rd96;
mov.u64 %rd532, %rd84;
mov.u64 %rd533, %rd84;

BB84_80:
mov.u64 %rd103, %rd532;
mov.u64 %rd531, %rd533;
mov.u64 %rd101, %rd509;
mov.u64 %rd508, %rd510;
mov.pred %p87, -1;
setp.ge.u64	%p61, %rd508, %rd88;
@%p61 bra BB84_83;

mov.pred %p87, 0;
setp.ge.u64	%p63, %rd531, %rd85;
@%p63 bra BB84_83;

ld.local.u32 %r170, [%rd89];
ld.local.u32 %r171, [%rd92];
setp.le.s32	%p87, %r171, %r170;

BB84_83:
selp.b64	%rd326, %rd89, %rd92, %p87;
ld.local.u32 %r72, [%rd326];
ld.local.u64 %rd104, [%rd326+8];
@%p87 bra BB84_85;
bra.uni BB84_84;

BB84_85:
add.s64 %rd531, %rd531, 16;
add.s64 %rd108, %rd103, 16;
ld.global.u32 %r173, [%rd103+16];
st.local.u32 [%rd89], %r173;
ld.global.u64 %rd332, [%rd103+24];
st.local.u64 [%rd89+8], %rd332;
mov.u64 %rd507, %rd101;
mov.u64 %rd530, %rd108;
bra.uni BB84_86;

BB84_84:
add.s64 %rd508, %rd508, 16;
add.s64 %rd106, %rd101, 16;
ld.global.u32 %r172, [%rd101+16];
st.local.u32 [%rd92], %r172;
ld.global.u64 %rd329, [%rd101+24];
st.local.u64 [%rd92+8], %rd329;
mov.u64 %rd507, %rd106;
mov.u64 %rd530, %rd103;

BB84_86:
mov.u64 %rd112, %rd530;
mov.u64 %rd529, %rd531;
mov.u64 %rd110, %rd507;
mov.u64 %rd506, %rd508;
mov.pred %p88, -1;
setp.ge.u64	%p65, %rd506, %rd88;
@%p65 bra BB84_89;

mov.pred %p88, 0;
setp.ge.u64	%p67, %rd529, %rd85;
@%p67 bra BB84_89;

ld.local.u32 %r174, [%rd89];
ld.local.u32 %r175, [%rd92];
setp.le.s32	%p88, %r175, %r174;

BB84_89:
selp.b64	%rd341, %rd89, %rd92, %p88;
ld.local.u32 %r73, [%rd341];
ld.local.u64 %rd113, [%rd341+8];
@%p88 bra BB84_91;
bra.uni BB84_90;

BB84_91:
add.s64 %rd529, %rd529, 16;
add.s64 %rd117, %rd112, 16;
ld.global.u32 %r177, [%rd112+16];
st.local.u32 [%rd89], %r177;
ld.global.u64 %rd347, [%rd112+24];
st.local.u64 [%rd89+8], %rd347;
mov.u64 %rd505, %rd110;
mov.u64 %rd528, %rd117;
bra.uni BB84_92;

BB84_90:
add.s64 %rd506, %rd506, 16;
add.s64 %rd115, %rd110, 16;
ld.global.u32 %r176, [%rd110+16];
st.local.u32 [%rd92], %r176;
ld.global.u64 %rd344, [%rd110+24];
st.local.u64 [%rd92+8], %rd344;
mov.u64 %rd505, %rd115;
mov.u64 %rd528, %rd112;

BB84_92:
mov.u64 %rd121, %rd528;
mov.u64 %rd527, %rd529;
mov.u64 %rd119, %rd505;
mov.u64 %rd504, %rd506;
mov.pred %p89, -1;
setp.ge.u64	%p69, %rd504, %rd88;
@%p69 bra BB84_95;

mov.pred %p89, 0;
setp.ge.u64	%p71, %rd527, %rd85;
@%p71 bra BB84_95;

ld.local.u32 %r178, [%rd89];
ld.local.u32 %r179, [%rd92];
setp.le.s32	%p89, %r179, %r178;

BB84_95:
selp.b64	%rd356, %rd89, %rd92, %p89;
ld.local.u32 %r74, [%rd356];
ld.local.u64 %rd122, [%rd356+8];
@%p89 bra BB84_97;
bra.uni BB84_96;

BB84_97:
add.s64 %rd527, %rd527, 16;
add.s64 %rd126, %rd121, 16;
ld.global.u32 %r181, [%rd121+16];
st.local.u32 [%rd89], %r181;
ld.global.u64 %rd362, [%rd121+24];
st.local.u64 [%rd89+8], %rd362;
mov.u64 %rd503, %rd119;
mov.u64 %rd526, %rd126;
bra.uni BB84_98;

BB84_96:
add.s64 %rd504, %rd504, 16;
add.s64 %rd124, %rd119, 16;
ld.global.u32 %r180, [%rd119+16];
st.local.u32 [%rd92], %r180;
ld.global.u64 %rd359, [%rd119+24];
st.local.u64 [%rd92+8], %rd359;
mov.u64 %rd503, %rd124;
mov.u64 %rd526, %rd121;

BB84_98:
mov.u64 %rd130, %rd526;
mov.u64 %rd525, %rd527;
mov.u64 %rd128, %rd503;
mov.u64 %rd502, %rd504;
mov.pred %p90, -1;
setp.ge.u64	%p73, %rd502, %rd88;
@%p73 bra BB84_101;

mov.pred %p90, 0;
setp.ge.u64	%p75, %rd525, %rd85;
@%p75 bra BB84_101;

ld.local.u32 %r182, [%rd89];
ld.local.u32 %r183, [%rd92];
setp.le.s32	%p90, %r183, %r182;

BB84_101:
selp.b64	%rd371, %rd89, %rd92, %p90;
ld.local.u32 %r75, [%rd371];
ld.local.u64 %rd131, [%rd371+8];
@%p90 bra BB84_103;
bra.uni BB84_102;

BB84_103:
add.s64 %rd525, %rd525, 16;
add.s64 %rd135, %rd130, 16;
ld.global.u32 %r185, [%rd130+16];
st.local.u32 [%rd89], %r185;
ld.global.u64 %rd377, [%rd130+24];
st.local.u64 [%rd89+8], %rd377;
mov.u64 %rd501, %rd128;
mov.u64 %rd524, %rd135;
bra.uni BB84_104;

BB84_102:
add.s64 %rd502, %rd502, 16;
add.s64 %rd133, %rd128, 16;
ld.global.u32 %r184, [%rd128+16];
st.local.u32 [%rd92], %r184;
ld.global.u64 %rd374, [%rd128+24];
st.local.u64 [%rd92+8], %rd374;
mov.u64 %rd501, %rd133;
mov.u64 %rd524, %rd130;

BB84_104:
mov.u64 %rd139, %rd524;
mov.u64 %rd523, %rd525;
mov.u64 %rd137, %rd501;
mov.u64 %rd500, %rd502;
mov.pred %p91, -1;
setp.ge.u64	%p77, %rd500, %rd88;
@%p77 bra BB84_107;

mov.pred %p91, 0;
setp.ge.u64	%p79, %rd523, %rd85;
@%p79 bra BB84_107;

ld.local.u32 %r186, [%rd89];
ld.local.u32 %r187, [%rd92];
setp.le.s32	%p91, %r187, %r186;

BB84_107:
selp.b64	%rd386, %rd89, %rd92, %p91;
ld.local.u32 %r76, [%rd386];
ld.local.u64 %rd140, [%rd386+8];
@%p91 bra BB84_109;
bra.uni BB84_108;

BB84_109:
add.s64 %rd523, %rd523, 16;
add.s64 %rd144, %rd139, 16;
ld.global.u32 %r189, [%rd139+16];
st.local.u32 [%rd89], %r189;
ld.global.u64 %rd392, [%rd139+24];
st.local.u64 [%rd89+8], %rd392;
mov.u64 %rd499, %rd137;
mov.u64 %rd522, %rd144;
bra.uni BB84_110;

BB84_108:
add.s64 %rd500, %rd500, 16;
add.s64 %rd142, %rd137, 16;
ld.global.u32 %r188, [%rd137+16];
st.local.u32 [%rd92], %r188;
ld.global.u64 %rd389, [%rd137+24];
st.local.u64 [%rd92+8], %rd389;
mov.u64 %rd499, %rd142;
mov.u64 %rd522, %rd139;

BB84_110:
mov.pred %p80, -1;
setp.ge.u64	%p81, %rd500, %rd88;
mov.pred %p92, %p80;
@%p81 bra BB84_113;

setp.ge.u64	%p83, %rd523, %rd85;
mov.pred %p92, %p52;
@%p83 bra BB84_113;

ld.local.u32 %r190, [%rd89];
ld.local.u32 %r191, [%rd92];
setp.le.s32	%p92, %r191, %r190;

BB84_113:
selp.b64	%rd401, %rd89, %rd92, %p92;
ld.local.u32 %r77, [%rd401];
ld.local.u64 %rd149, [%rd401+8];
@%p92 bra BB84_115;
bra.uni BB84_114;

BB84_115:
ld.global.u32 %r193, [%rd522+16];
st.local.u32 [%rd89], %r193;
ld.global.u64 %rd407, [%rd522+24];
st.local.u64 [%rd89+8], %rd407;
bra.uni BB84_116;

BB84_114:
ld.global.u32 %r192, [%rd499+16];
st.local.u32 [%rd92], %r192;
ld.global.u64 %rd404, [%rd499+24];
st.local.u64 [%rd92+8], %rd404;

BB84_116:
bar.sync 0;
add.s64 %rd410, %rd72, %rd38;
shl.b64 %rd411, %rd410, 4;
add.s64 %rd412, %rd3, %rd411;
st.global.u32 [%rd412], %r71;
st.global.u32 [%rd412+16], %r72;
st.global.u32 [%rd412+32], %r73;
st.global.u32 [%rd412+48], %r74;
st.global.u32 [%rd412+64], %r75;
st.global.u32 [%rd412+80], %r76;
st.global.u32 [%rd412+96], %r77;
st.global.u64 [%rd412+8], %rd95;
st.global.u64 [%rd412+24], %rd104;
st.global.u64 [%rd412+40], %rd113;
st.global.u64 [%rd412+56], %rd122;
st.global.u64 [%rd412+72], %rd131;
st.global.u64 [%rd412+88], %rd140;
st.global.u64 [%rd412+104], %rd149;
bar.sync 0;
setp.ge.s64	%p84, %rd535, %rd73;
@%p84 bra BB84_119;

cvta.to.global.u64 %rd413, %rd163;
mul.wide.u32 %rd534, %r13, 16;
mul.wide.u32 %rd415, %r78, 1792;
shl.b64 %rd416, %rd415, 4;
add.s64 %rd152, %rd413, %rd416;
mul.lo.s64 %rd417, %rd164, %rd243;
shl.b64 %rd418, %rd417, 4;
add.s64 %rd153, %rd3, %rd418;

BB84_118:
add.s64 %rd419, %rd153, %rd534;
ld.global.u32 %r196, [%rd419];
add.s64 %rd420, %rd152, %rd534;
st.global.u32 [%rd420], %r196;
ld.global.u64 %rd421, [%rd419+8];
st.global.u64 [%rd420+8], %rd421;
add.s64 %rd534, %rd534, 4096;
add.s64 %rd535, %rd535, 256;
setp.lt.s64	%p85, %rd535, %rd73;
@%p85 bra BB84_118;

BB84_119:
bar.sync 0;
ret;
}


.visible .entry _ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEElNS_12zip_iteratorINS_5tupleINS_10device_ptrIiEENSB_IlEENS_9null_typeESE_SE_SE_SE_SE_SE_SE_EEEENS_6detail15normal_iteratorINS_7pointerIlNSH_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESO_EEEENSI_INSJ_INSA_IilSE_SE_SE_SE_SE_SE_SE_SE_EESN_SO_SO_EEEENSH_13compare_firstI10ThrustGTOpIiEEEEEEEvT_(
.param .align 8 .b8 _ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEElNS_12zip_iteratorINS_5tupleINS_10device_ptrIiEENSB_IlEENS_9null_typeESE_SE_SE_SE_SE_SE_SE_EEEENS_6detail15normal_iteratorINS_7pointerIlNSH_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESO_EEEENSI_INSJ_INSA_IilSE_SE_SE_SE_SE_SE_SE_SE_EESN_SO_SO_EEEENSH_13compare_firstI10ThrustGTOpIiEEEEEEEvT__param_0[56]
)
.maxntid 256, 1, 1
.minnctapersm 1
{
.local .align 8 .b8 __local_depot85[32];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<89>;
.reg .b16 %rs<17>;
.reg .b32 %r<250>;
.reg .b64 %rd<475>;


mov.u64 %rd474, __local_depot85;
cvta.local.u64 %SP, %rd474;
ld.param.u64 %rd159, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEElNS_12zip_iteratorINS_5tupleINS_10device_ptrIiEENSB_IlEENS_9null_typeESE_SE_SE_SE_SE_SE_SE_EEEENS_6detail15normal_iteratorINS_7pointerIlNSH_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESO_EEEENSI_INSJ_INSA_IilSE_SE_SE_SE_SE_SE_SE_SE_EESN_SO_SO_EEEENSH_13compare_firstI10ThrustGTOpIiEEEEEEEvT__param_0+40];
ld.param.u64 %rd154, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEElNS_12zip_iteratorINS_5tupleINS_10device_ptrIiEENSB_IlEENS_9null_typeESE_SE_SE_SE_SE_SE_SE_EEEENS_6detail15normal_iteratorINS_7pointerIlNSH_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESO_EEEENSI_INSJ_INSA_IilSE_SE_SE_SE_SE_SE_SE_SE_EESN_SO_SO_EEEENSH_13compare_firstI10ThrustGTOpIiEEEEEEEvT__param_0];
ld.param.u64 %rd157, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEElNS_12zip_iteratorINS_5tupleINS_10device_ptrIiEENSB_IlEENS_9null_typeESE_SE_SE_SE_SE_SE_SE_EEEENS_6detail15normal_iteratorINS_7pointerIlNSH_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESO_EEEENSI_INSJ_INSA_IilSE_SE_SE_SE_SE_SE_SE_SE_EESN_SO_SO_EEEENSH_13compare_firstI10ThrustGTOpIiEEEEEEEvT__param_0+24];
ld.param.u64 %rd158, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEElNS_12zip_iteratorINS_5tupleINS_10device_ptrIiEENSB_IlEENS_9null_typeESE_SE_SE_SE_SE_SE_SE_EEEENS_6detail15normal_iteratorINS_7pointerIlNSH_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESO_EEEENSI_INSJ_INSA_IilSE_SE_SE_SE_SE_SE_SE_SE_EESN_SO_SO_EEEENSH_13compare_firstI10ThrustGTOpIiEEEEEEEvT__param_0+32];
ld.param.u64 %rd156, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEElNS_12zip_iteratorINS_5tupleINS_10device_ptrIiEENSB_IlEENS_9null_typeESE_SE_SE_SE_SE_SE_SE_EEEENS_6detail15normal_iteratorINS_7pointerIlNSH_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESO_EEEENSI_INSJ_INSA_IilSE_SE_SE_SE_SE_SE_SE_SE_EESN_SO_SO_EEEENSH_13compare_firstI10ThrustGTOpIiEEEEEEEvT__param_0+16];
ld.param.u64 %rd155, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEElNS_12zip_iteratorINS_5tupleINS_10device_ptrIiEENSB_IlEENS_9null_typeESE_SE_SE_SE_SE_SE_SE_EEEENS_6detail15normal_iteratorINS_7pointerIlNSH_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESO_EEEENSI_INSJ_INSA_IilSE_SE_SE_SE_SE_SE_SE_SE_EESN_SO_SO_EEEENSH_13compare_firstI10ThrustGTOpIiEEEEEEEvT__param_0+8];
cvta.to.global.u64 %rd1, %rd155;
cvta.to.global.u64 %rd2, %rd156;
cvta.to.global.u64 %rd160, %rd158;
cvt.u32.u64	%r1, %rd157;
cvt.u32.u64	%r78, %rd154;
mov.u32 %r79, %ctaid.x;
mul.wide.u32 %rd161, %r79, 8;
add.s64 %rd162, %rd160, %rd161;
ld.global.u32 %r2, [%rd162];
ld.global.u32 %r80, [%rd162+8];
neg.s32 %r81, %r78;
and.b32 %r3, %r79, %r81;
shr.s32 %r4, %r78, 1;
mul.lo.s32 %r5, %r3, 1792;
add.s32 %r82, %r80, %r5;
min.s32 %r187, %r82, %r1;
add.s32 %r83, %r79, %r4;
mul.lo.s32 %r84, %r83, 1792;
sub.s32 %r85, %r84, %r2;
min.s32 %r7, %r85, %r1;
add.s32 %r86, %r84, 1792;
sub.s32 %r87, %r86, %r80;
min.s32 %r186, %r87, %r1;
add.s32 %r88, %r78, -1;
and.b32 %r89, %r79, %r88;
setp.ne.s32	%p15, %r88, %r89;
@%p15 bra BB85_2;

add.s32 %r90, %r3, %r4;
mul.lo.s32 %r91, %r90, 1792;
min.s32 %r187, %r91, %r1;
mad.lo.s32 %r92, %r4, 2, %r3;
mul.lo.s32 %r93, %r92, 1792;
min.s32 %r186, %r93, %r1;

BB85_2:
add.s32 %r94, %r5, %r2;
cvt.s64.s32	%rd163, %r186;
cvt.s64.s32	%rd3, %r7;
sub.s64 %rd4, %rd163, %rd3;
cvt.s64.s32	%rd164, %r187;
cvt.s64.s32	%rd165, %r94;
sub.s64 %rd5, %rd164, %rd165;
setp.gt.s64	%p16, %rd5, 1791;
mov.u32 %r13, %tid.x;
cvt.u64.u32	%rd473, %r13;
add.s64 %rd166, %rd473, %rd165;
shl.b64 %rd167, %rd166, 2;
add.s64 %rd7, %rd1, %rd167;
shl.b64 %rd168, %rd166, 3;
add.s64 %rd8, %rd2, %rd168;
@%p16 bra BB85_17;
bra.uni BB85_3;

BB85_17:
ld.global.u32 %r206, [%rd7];
ld.global.u64 %rd402, [%rd8];
ld.global.u32 %r207, [%rd7+1024];
ld.global.u64 %rd403, [%rd8+2048];
ld.global.u32 %r209, [%rd7+2048];
ld.global.u64 %rd405, [%rd8+4096];
ld.global.u32 %r210, [%rd7+3072];
ld.global.u64 %rd406, [%rd8+6144];
ld.global.u32 %r212, [%rd7+4096];
ld.global.u64 %rd407, [%rd8+8192];
ld.global.u32 %r211, [%rd7+5120];
ld.global.u64 %rd404, [%rd8+10240];
ld.global.u32 %r208, [%rd7+6144];
ld.global.u64 %rd401, [%rd8+12288];
bra.uni BB85_18;

BB85_3:
mov.u32 %r95, 0;
mov.u64 %rd169, 0;
setp.ge.s64	%p17, %rd473, %rd5;
mov.u64 %rd413, %rd169;
mov.u32 %r218, %r95;
@%p17 bra BB85_5;

ld.global.u32 %r14, [%rd7];
ld.global.u64 %rd9, [%rd8];
mov.u64 %rd413, %rd9;
mov.u32 %r218, %r14;

BB85_5:
mov.u32 %r194, %r218;
mov.u32 %r206, %r194;
mov.u64 %rd389, %rd413;
mov.u64 %rd402, %rd389;
cvt.u32.u64	%r97, %rd473;
add.s32 %r98, %r97, 256;
cvt.u64.u32	%rd171, %r98;
setp.ge.s64	%p18, %rd171, %rd5;
mov.u64 %rd412, %rd169;
mov.u32 %r217, %r95;
@%p18 bra BB85_7;

ld.global.u32 %r217, [%rd7+1024];
ld.global.u64 %rd412, [%rd8+2048];

BB85_7:
mov.u32 %r207, %r217;
mov.u64 %rd403, %rd412;
add.s32 %r100, %r13, 512;
cvt.u64.u32	%rd173, %r100;
setp.ge.s64	%p19, %rd173, %rd5;
mov.u64 %rd411, %rd169;
mov.u32 %r216, %r95;
@%p19 bra BB85_9;

ld.global.u32 %r216, [%rd7+2048];
ld.global.u64 %rd411, [%rd8+4096];

BB85_9:
mov.u32 %r209, %r216;
mov.u64 %rd405, %rd411;
add.s32 %r102, %r13, 768;
cvt.u64.u32	%rd175, %r102;
setp.ge.s64	%p20, %rd175, %rd5;
mov.u64 %rd410, %rd169;
mov.u32 %r215, %r95;
@%p20 bra BB85_11;

ld.global.u32 %r215, [%rd7+3072];
ld.global.u64 %rd410, [%rd8+6144];

BB85_11:
mov.u32 %r210, %r215;
mov.u64 %rd406, %rd410;
add.s32 %r104, %r13, 1024;
cvt.u64.u32	%rd177, %r104;
setp.ge.s64	%p21, %rd177, %rd5;
mov.u64 %rd409, %rd169;
mov.u32 %r214, %r95;
@%p21 bra BB85_13;

ld.global.u32 %r214, [%rd7+4096];
ld.global.u64 %rd409, [%rd8+8192];

BB85_13:
mov.u32 %r212, %r214;
mov.u64 %rd407, %rd409;
add.s32 %r106, %r13, 1280;
cvt.u64.u32	%rd179, %r106;
setp.ge.s64	%p22, %rd179, %rd5;
mov.u64 %rd408, %rd169;
mov.u32 %r213, %r95;
@%p22 bra BB85_15;

ld.global.u32 %r213, [%rd7+5120];
ld.global.u64 %rd408, [%rd8+10240];

BB85_15:
mov.u32 %r211, %r213;
mov.u64 %rd404, %rd408;
add.s32 %r108, %r13, 1536;
cvt.u64.u32	%rd181, %r108;
setp.ge.s64	%p23, %rd181, %rd5;
mov.u64 %rd401, %rd169;
mov.u32 %r208, %r95;
@%p23 bra BB85_18;

ld.global.u32 %r208, [%rd7+6144];
ld.global.u64 %rd401, [%rd8+12288];

BB85_18:
@%p16 bra BB85_33;
bra.uni BB85_19;

BB85_33:
mul.wide.u32 %rd210, %r13, 16;
mov.u64 %rd211, _ZN6thrust6system4cuda6detail4smemE;
add.s64 %rd212, %rd211, %rd210;
st.shared.u32 [%rd212], %r206;
st.shared.u32 [%rd212+4096], %r207;
st.shared.u32 [%rd212+8192], %r209;
st.shared.u32 [%rd212+12288], %r210;
st.shared.u32 [%rd212+16384], %r212;
st.shared.u32 [%rd212+20480], %r211;
st.shared.u32 [%rd212+24576], %r208;
st.shared.u64 [%rd212+8], %rd402;
st.shared.u64 [%rd212+4104], %rd403;
st.shared.u64 [%rd212+8200], %rd405;
st.shared.u64 [%rd212+12296], %rd406;
st.shared.u64 [%rd212+16392], %rd407;
st.shared.u64 [%rd212+20488], %rd404;
st.shared.u64 [%rd212+24584], %rd401;
bra.uni BB85_34;

BB85_19:
setp.ge.s64	%p25, %rd473, %rd5;
@%p25 bra BB85_21;

mul.wide.u32 %rd183, %r13, 16;
mov.u64 %rd184, _ZN6thrust6system4cuda6detail4smemE;
add.s64 %rd185, %rd184, %rd183;
st.shared.u32 [%rd185], %r206;
st.shared.u64 [%rd185+8], %rd402;

BB85_21:
add.s32 %r112, %r13, 256;
cvt.u64.u32	%rd186, %r112;
setp.ge.s64	%p26, %rd186, %rd5;
@%p26 bra BB85_23;

mul.wide.u32 %rd187, %r13, 16;
mov.u64 %rd188, _ZN6thrust6system4cuda6detail4smemE;
add.s64 %rd189, %rd188, %rd187;
st.shared.u32 [%rd189+4096], %r207;
st.shared.u64 [%rd189+4104], %rd403;

BB85_23:
add.s32 %r115, %r13, 512;
cvt.u64.u32	%rd190, %r115;
setp.ge.s64	%p27, %rd190, %rd5;
@%p27 bra BB85_25;

mul.wide.u32 %rd191, %r13, 16;
mov.u64 %rd192, _ZN6thrust6system4cuda6detail4smemE;
add.s64 %rd193, %rd192, %rd191;
st.shared.u32 [%rd193+8192], %r209;
st.shared.u64 [%rd193+8200], %rd405;

BB85_25:
add.s32 %r118, %r13, 768;
cvt.u64.u32	%rd194, %r118;
setp.ge.s64	%p28, %rd194, %rd5;
@%p28 bra BB85_27;

mul.wide.u32 %rd195, %r13, 16;
mov.u64 %rd196, _ZN6thrust6system4cuda6detail4smemE;
add.s64 %rd197, %rd196, %rd195;
st.shared.u32 [%rd197+12288], %r210;
st.shared.u64 [%rd197+12296], %rd406;

BB85_27:
add.s32 %r121, %r13, 1024;
cvt.u64.u32	%rd198, %r121;
setp.ge.s64	%p29, %rd198, %rd5;
@%p29 bra BB85_29;

mul.wide.u32 %rd199, %r13, 16;
mov.u64 %rd200, _ZN6thrust6system4cuda6detail4smemE;
add.s64 %rd201, %rd200, %rd199;
st.shared.u32 [%rd201+16384], %r212;
st.shared.u64 [%rd201+16392], %rd407;

BB85_29:
add.s32 %r124, %r13, 1280;
cvt.u64.u32	%rd202, %r124;
setp.ge.s64	%p30, %rd202, %rd5;
@%p30 bra BB85_31;

mul.wide.u32 %rd203, %r13, 16;
mov.u64 %rd204, _ZN6thrust6system4cuda6detail4smemE;
add.s64 %rd205, %rd204, %rd203;
st.shared.u32 [%rd205+20480], %r211;
st.shared.u64 [%rd205+20488], %rd404;

BB85_31:
add.s32 %r127, %r13, 1536;
cvt.u64.u32	%rd206, %r127;
setp.ge.s64	%p31, %rd206, %rd5;
@%p31 bra BB85_34;

mul.wide.u32 %rd207, %r13, 16;
mov.u64 %rd208, _ZN6thrust6system4cuda6detail4smemE;
add.s64 %rd209, %rd208, %rd207;
st.shared.u32 [%rd209+24576], %r208;
st.shared.u64 [%rd209+24584], %rd401;

BB85_34:
setp.gt.s64	%p32, %rd4, 1791;
add.s64 %rd213, %rd473, %rd3;
shl.b64 %rd214, %rd213, 2;
add.s64 %rd37, %rd1, %rd214;
shl.b64 %rd215, %rd213, 3;
add.s64 %rd38, %rd2, %rd215;
@%p32 bra BB85_49;
bra.uni BB85_35;

BB85_49:
ld.global.u32 %r237, [%rd37];
ld.global.u64 %rd433, [%rd38];
ld.global.u32 %r238, [%rd37+1024];
ld.global.u64 %rd434, [%rd38+2048];
ld.global.u32 %r240, [%rd37+2048];
ld.global.u64 %rd436, [%rd38+4096];
ld.global.u32 %r241, [%rd37+3072];
ld.global.u64 %rd437, [%rd38+6144];
ld.global.u32 %r243, [%rd37+4096];
ld.global.u64 %rd438, [%rd38+8192];
ld.global.u32 %r242, [%rd37+5120];
ld.global.u64 %rd435, [%rd38+10240];
ld.global.u32 %r239, [%rd37+6144];
ld.global.u64 %rd432, [%rd38+12288];
bra.uni BB85_50;

BB85_35:
mov.u32 %r130, 0;
mov.u64 %rd216, 0;
setp.ge.s64	%p33, %rd473, %rd4;
mov.u64 %rd444, %rd216;
mov.u32 %r249, %r130;
@%p33 bra BB85_37;

ld.global.u32 %r42, [%rd37];
ld.global.u64 %rd39, [%rd38];
mov.u64 %rd444, %rd39;
mov.u32 %r249, %r42;

BB85_37:
mov.u32 %r225, %r249;
mov.u32 %r237, %r225;
mov.u64 %rd420, %rd444;
mov.u64 %rd433, %rd420;
cvt.u32.u64	%r132, %rd473;
add.s32 %r133, %r132, 256;
cvt.u64.u32	%rd218, %r133;
setp.ge.s64	%p34, %rd218, %rd4;
mov.u64 %rd443, %rd216;
mov.u32 %r248, %r130;
@%p34 bra BB85_39;

ld.global.u32 %r248, [%rd37+1024];
ld.global.u64 %rd443, [%rd38+2048];

BB85_39:
mov.u32 %r238, %r248;
mov.u64 %rd434, %rd443;
add.s32 %r135, %r13, 512;
cvt.u64.u32	%rd220, %r135;
setp.ge.s64	%p35, %rd220, %rd4;
mov.u64 %rd442, %rd216;
mov.u32 %r247, %r130;
@%p35 bra BB85_41;

ld.global.u32 %r247, [%rd37+2048];
ld.global.u64 %rd442, [%rd38+4096];

BB85_41:
mov.u32 %r240, %r247;
mov.u64 %rd436, %rd442;
add.s32 %r137, %r13, 768;
cvt.u64.u32	%rd222, %r137;
setp.ge.s64	%p36, %rd222, %rd4;
mov.u64 %rd441, %rd216;
mov.u32 %r246, %r130;
@%p36 bra BB85_43;

ld.global.u32 %r246, [%rd37+3072];
ld.global.u64 %rd441, [%rd38+6144];

BB85_43:
mov.u32 %r241, %r246;
mov.u64 %rd437, %rd441;
add.s32 %r139, %r13, 1024;
cvt.u64.u32	%rd224, %r139;
setp.ge.s64	%p37, %rd224, %rd4;
mov.u64 %rd440, %rd216;
mov.u32 %r245, %r130;
@%p37 bra BB85_45;

ld.global.u32 %r245, [%rd37+4096];
ld.global.u64 %rd440, [%rd38+8192];

BB85_45:
mov.u32 %r243, %r245;
mov.u64 %rd438, %rd440;
add.s32 %r141, %r13, 1280;
cvt.u64.u32	%rd226, %r141;
setp.ge.s64	%p38, %rd226, %rd4;
mov.u64 %rd439, %rd216;
mov.u32 %r244, %r130;
@%p38 bra BB85_47;

ld.global.u32 %r244, [%rd37+5120];
ld.global.u64 %rd439, [%rd38+10240];

BB85_47:
mov.u32 %r242, %r244;
mov.u64 %rd435, %rd439;
add.s32 %r143, %r13, 1536;
cvt.u64.u32	%rd228, %r143;
setp.ge.s64	%p39, %rd228, %rd4;
mov.u64 %rd432, %rd216;
mov.u32 %r239, %r130;
@%p39 bra BB85_50;

ld.global.u32 %r239, [%rd37+6144];
ld.global.u64 %rd432, [%rd38+12288];

BB85_50:
add.s64 %rd229, %rd473, %rd5;
shl.b64 %rd230, %rd229, 4;
mov.u64 %rd231, _ZN6thrust6system4cuda6detail4smemE;
add.s64 %rd67, %rd231, %rd230;
@%p32 bra BB85_65;
bra.uni BB85_51;

BB85_65:
st.shared.u32 [%rd67], %r237;
st.shared.u32 [%rd67+4096], %r238;
st.shared.u32 [%rd67+8192], %r240;
st.shared.u32 [%rd67+12288], %r241;
st.shared.u32 [%rd67+16384], %r243;
st.shared.u32 [%rd67+20480], %r242;
st.shared.u32 [%rd67+24576], %r239;
st.shared.u64 [%rd67+8], %rd433;
st.shared.u64 [%rd67+4104], %rd434;
st.shared.u64 [%rd67+8200], %rd436;
st.shared.u64 [%rd67+12296], %rd437;
st.shared.u64 [%rd67+16392], %rd438;
st.shared.u64 [%rd67+20488], %rd435;
bra.uni BB85_66;

BB85_51:
setp.ge.s64	%p41, %rd473, %rd4;
@%p41 bra BB85_53;

st.shared.u32 [%rd67], %r237;
st.shared.u64 [%rd67+8], %rd433;

BB85_53:
cvt.u32.u64	%r144, %rd473;
add.s32 %r145, %r144, 256;
cvt.u64.u32	%rd232, %r145;
setp.ge.s64	%p42, %rd232, %rd4;
@%p42 bra BB85_55;

st.shared.u32 [%rd67+4096], %r238;
st.shared.u64 [%rd67+4104], %rd434;

BB85_55:
add.s32 %r146, %r13, 512;
cvt.u64.u32	%rd233, %r146;
setp.ge.s64	%p43, %rd233, %rd4;
@%p43 bra BB85_57;

st.shared.u32 [%rd67+8192], %r240;
st.shared.u64 [%rd67+8200], %rd436;

BB85_57:
add.s32 %r147, %r13, 768;
cvt.u64.u32	%rd234, %r147;
setp.ge.s64	%p44, %rd234, %rd4;
@%p44 bra BB85_59;

st.shared.u32 [%rd67+12288], %r241;
st.shared.u64 [%rd67+12296], %rd437;

BB85_59:
add.s32 %r148, %r13, 1024;
cvt.u64.u32	%rd235, %r148;
setp.ge.s64	%p45, %rd235, %rd4;
@%p45 bra BB85_61;

st.shared.u32 [%rd67+16384], %r243;
st.shared.u64 [%rd67+16392], %rd438;

BB85_61:
add.s32 %r149, %r13, 1280;
cvt.u64.u32	%rd236, %r149;
setp.ge.s64	%p46, %rd236, %rd4;
@%p46 bra BB85_63;

st.shared.u32 [%rd67+20480], %r242;
st.shared.u64 [%rd67+20488], %rd435;

BB85_63:
add.s32 %r150, %r13, 1536;
cvt.u64.u32	%rd237, %r150;
setp.ge.s64	%p47, %rd237, %rd4;
@%p47 bra BB85_67;

st.shared.u32 [%rd67+24576], %r239;

BB85_66:
st.shared.u64 [%rd67+24584], %rd432;

BB85_67:
bar.sync 0;
mul.lo.s32 %r151, %r13, 7;
cvt.u64.u32	%rd68, %r151;
add.s64 %rd69, %rd5, %rd4;
min.s64 %rd70, %rd68, %rd69;
setp.lt.s64	%p48, %rd70, %rd4;
sub.s64 %rd238, %rd70, %rd4;
selp.b64	%rd446, 0, %rd238, %p48;
min.s64 %rd445, %rd5, %rd70;
setp.ge.s64	%p49, %rd446, %rd445;
@%p49 bra BB85_70;

add.s64 %rd239, %rd5, %rd70;
add.s64 %rd73, %rd239, -1;

BB85_69:
add.s64 %rd240, %rd445, %rd446;
shr.s64 %rd241, %rd240, 1;
sub.s64 %rd242, %rd73, %rd241;
shl.b64 %rd243, %rd242, 4;
add.s64 %rd245, %rd231, %rd243;
shl.b64 %rd246, %rd241, 4;
add.s64 %rd247, %rd231, %rd246;
ld.shared.u32 %r152, [%rd247];
ld.shared.u32 %r153, [%rd245];
setp.gt.s32	%p50, %r153, %r152;
add.s64 %rd248, %rd241, 1;
selp.b64	%rd446, %rd446, %rd248, %p50;
selp.b64	%rd445, %rd241, %rd445, %p50;
setp.lt.s64	%p51, %rd446, %rd445;
@%p51 bra BB85_69;

BB85_70:
shl.b64 %rd249, %rd446, 4;
add.s64 %rd81, %rd231, %rd249;
mov.u64 %rd459, %rd81;
shl.b64 %rd251, %rd5, 4;
add.s64 %rd82, %rd231, %rd251;
add.s64 %rd252, %rd70, %rd5;
sub.s64 %rd83, %rd252, %rd446;
shl.b64 %rd253, %rd83, 4;
add.s64 %rd86, %rd231, %rd253;
mov.u64 %rd447, %rd86;
ld.shared.u32 %r154, [%rd81];
ld.shared.u64 %rd254, [%rd81+8];
add.u64 %rd255, %SP, 0;
cvta.to.local.u64 %rd256, %rd255;
st.local.u64 [%rd256+8], %rd254;
st.local.u32 [%rd256], %r154;
ld.shared.u32 %r155, [%rd86];
ld.shared.u64 %rd257, [%rd86+8];
add.u64 %rd258, %SP, 16;
cvta.to.local.u64 %rd259, %rd258;
st.local.u64 [%rd259+8], %rd257;
st.local.u32 [%rd259], %r155;
shl.b64 %rd260, %rd69, 4;
add.s64 %rd87, %rd231, %rd260;
mov.pred %p82, -1;
setp.ge.u64	%p53, %rd86, %rd87;
@%p53 bra BB85_73;

mov.pred %p82, 0;
setp.ge.u64	%p55, %rd81, %rd82;
@%p55 bra BB85_73;

ld.local.u32 %r156, [%rd256];
ld.local.u32 %r157, [%rd259];
setp.le.s32	%p82, %r157, %r156;

BB85_73:
selp.b64	%rd269, %rd256, %rd259, %p82;
ld.local.u32 %r71, [%rd269];
ld.local.u64 %rd88, [%rd269+8];
@%p82 bra BB85_75;
bra.uni BB85_74;

BB85_75:
mov.u64 %rd458, %rd86;
add.s64 %rd278, %rd249, %rd231;
add.s64 %rd459, %rd278, 16;
mov.u64 %rd470, %rd459;
ld.shared.u32 %r159, [%rd81+16];
st.local.u32 [%rd256], %r159;
ld.shared.u64 %rd281, [%rd81+24];
st.local.u64 [%rd256+8], %rd281;
bra.uni BB85_76;

BB85_74:
mov.u64 %rd470, %rd81;
add.s64 %rd272, %rd253, %rd231;
add.s64 %rd447, %rd272, 16;
mov.u64 %rd458, %rd447;
ld.shared.u32 %r158, [%rd86+16];
st.local.u32 [%rd259], %r158;
ld.shared.u64 %rd275, [%rd86+24];
st.local.u64 [%rd259+8], %rd275;

BB85_76:
mov.u64 %rd98, %rd470;
mov.u64 %rd96, %rd458;
mov.pred %p83, -1;
setp.ge.u64	%p57, %rd447, %rd87;
@%p57 bra BB85_79;

mov.pred %p83, 0;
setp.ge.u64	%p59, %rd459, %rd82;
@%p59 bra BB85_79;

ld.local.u32 %r160, [%rd256];
ld.local.u32 %r161, [%rd259];
setp.le.s32	%p83, %r161, %r160;

BB85_79:
selp.b64	%rd290, %rd256, %rd259, %p83;
ld.local.u32 %r72, [%rd290];
ld.local.u64 %rd99, [%rd290+8];
@%p83 bra BB85_81;
bra.uni BB85_80;

BB85_81:
add.s64 %rd459, %rd459, 16;
add.s64 %rd103, %rd98, 16;
ld.shared.u32 %r163, [%rd98+16];
st.local.u32 [%rd256], %r163;
ld.shared.u64 %rd296, [%rd98+24];
st.local.u64 [%rd256+8], %rd296;
mov.u64 %rd457, %rd96;
mov.u64 %rd469, %rd103;
bra.uni BB85_82;

BB85_80:
add.s64 %rd447, %rd447, 16;
add.s64 %rd101, %rd96, 16;
ld.shared.u32 %r162, [%rd96+16];
st.local.u32 [%rd259], %r162;
ld.shared.u64 %rd293, [%rd96+24];
st.local.u64 [%rd259+8], %rd293;
mov.u64 %rd457, %rd101;
mov.u64 %rd469, %rd98;

BB85_82:
mov.u64 %rd107, %rd469;
mov.u64 %rd105, %rd457;
mov.pred %p84, -1;
setp.ge.u64	%p61, %rd447, %rd87;
@%p61 bra BB85_85;

mov.pred %p84, 0;
setp.ge.u64	%p63, %rd459, %rd82;
@%p63 bra BB85_85;

ld.local.u32 %r164, [%rd256];
ld.local.u32 %r165, [%rd259];
setp.le.s32	%p84, %r165, %r164;

BB85_85:
selp.b64	%rd305, %rd256, %rd259, %p84;
ld.local.u32 %r73, [%rd305];
ld.local.u64 %rd108, [%rd305+8];
@%p84 bra BB85_87;
bra.uni BB85_86;

BB85_87:
add.s64 %rd459, %rd459, 16;
add.s64 %rd112, %rd107, 16;
ld.shared.u32 %r167, [%rd107+16];
st.local.u32 [%rd256], %r167;
ld.shared.u64 %rd311, [%rd107+24];
st.local.u64 [%rd256+8], %rd311;
mov.u64 %rd456, %rd105;
mov.u64 %rd468, %rd112;
bra.uni BB85_88;

BB85_86:
add.s64 %rd447, %rd447, 16;
add.s64 %rd110, %rd105, 16;
ld.shared.u32 %r166, [%rd105+16];
st.local.u32 [%rd259], %r166;
ld.shared.u64 %rd308, [%rd105+24];
st.local.u64 [%rd259+8], %rd308;
mov.u64 %rd456, %rd110;
mov.u64 %rd468, %rd107;

BB85_88:
mov.u64 %rd116, %rd468;
mov.u64 %rd114, %rd456;
mov.pred %p85, -1;
setp.ge.u64	%p65, %rd447, %rd87;
@%p65 bra BB85_91;

mov.pred %p85, 0;
setp.ge.u64	%p67, %rd459, %rd82;
@%p67 bra BB85_91;

ld.local.u32 %r168, [%rd256];
ld.local.u32 %r169, [%rd259];
setp.le.s32	%p85, %r169, %r168;

BB85_91:
selp.b64	%rd320, %rd256, %rd259, %p85;
ld.local.u32 %r74, [%rd320];
ld.local.u64 %rd117, [%rd320+8];
@%p85 bra BB85_93;
bra.uni BB85_92;

BB85_93:
add.s64 %rd459, %rd459, 16;
add.s64 %rd121, %rd116, 16;
ld.shared.u32 %r171, [%rd116+16];
st.local.u32 [%rd256], %r171;
ld.shared.u64 %rd326, [%rd116+24];
st.local.u64 [%rd256+8], %rd326;
mov.u64 %rd455, %rd114;
mov.u64 %rd467, %rd121;
bra.uni BB85_94;

BB85_92:
add.s64 %rd447, %rd447, 16;
add.s64 %rd119, %rd114, 16;
ld.shared.u32 %r170, [%rd114+16];
st.local.u32 [%rd259], %r170;
ld.shared.u64 %rd323, [%rd114+24];
st.local.u64 [%rd259+8], %rd323;
mov.u64 %rd455, %rd119;
mov.u64 %rd467, %rd116;

BB85_94:
mov.u64 %rd125, %rd467;
mov.u64 %rd123, %rd455;
mov.pred %p86, -1;
setp.ge.u64	%p69, %rd447, %rd87;
@%p69 bra BB85_97;

mov.pred %p86, 0;
setp.ge.u64	%p71, %rd459, %rd82;
@%p71 bra BB85_97;

ld.local.u32 %r172, [%rd256];
ld.local.u32 %r173, [%rd259];
setp.le.s32	%p86, %r173, %r172;

BB85_97:
selp.b64	%rd335, %rd256, %rd259, %p86;
ld.local.u32 %r75, [%rd335];
ld.local.u64 %rd126, [%rd335+8];
@%p86 bra BB85_99;
bra.uni BB85_98;

BB85_99:
add.s64 %rd459, %rd459, 16;
add.s64 %rd130, %rd125, 16;
ld.shared.u32 %r175, [%rd125+16];
st.local.u32 [%rd256], %r175;
ld.shared.u64 %rd341, [%rd125+24];
st.local.u64 [%rd256+8], %rd341;
mov.u64 %rd454, %rd123;
mov.u64 %rd466, %rd130;
bra.uni BB85_100;

BB85_98:
add.s64 %rd447, %rd447, 16;
add.s64 %rd128, %rd123, 16;
ld.shared.u32 %r174, [%rd123+16];
st.local.u32 [%rd259], %r174;
ld.shared.u64 %rd338, [%rd123+24];
st.local.u64 [%rd259+8], %rd338;
mov.u64 %rd454, %rd128;
mov.u64 %rd466, %rd125;

BB85_100:
mov.u64 %rd134, %rd466;
mov.u64 %rd132, %rd454;
mov.pred %p87, -1;
setp.ge.u64	%p73, %rd447, %rd87;
@%p73 bra BB85_103;

mov.pred %p87, 0;
setp.ge.u64	%p75, %rd459, %rd82;
@%p75 bra BB85_103;

ld.local.u32 %r176, [%rd256];
ld.local.u32 %r177, [%rd259];
setp.le.s32	%p87, %r177, %r176;

BB85_103:
selp.b64	%rd350, %rd256, %rd259, %p87;
ld.local.u32 %r76, [%rd350];
ld.local.u64 %rd135, [%rd350+8];
@%p87 bra BB85_105;
bra.uni BB85_104;

BB85_105:
add.s64 %rd459, %rd459, 16;
add.s64 %rd139, %rd134, 16;
ld.shared.u32 %r179, [%rd134+16];
st.local.u32 [%rd256], %r179;
ld.shared.u64 %rd356, [%rd134+24];
st.local.u64 [%rd256+8], %rd356;
mov.u64 %rd453, %rd132;
mov.u64 %rd465, %rd139;
bra.uni BB85_106;

BB85_104:
add.s64 %rd447, %rd447, 16;
add.s64 %rd137, %rd132, 16;
ld.shared.u32 %r178, [%rd132+16];
st.local.u32 [%rd259], %r178;
ld.shared.u64 %rd353, [%rd132+24];
st.local.u64 [%rd259+8], %rd353;
mov.u64 %rd453, %rd137;
mov.u64 %rd465, %rd134;

BB85_106:
mov.pred %p88, -1;
setp.ge.u64	%p77, %rd447, %rd87;
@%p77 bra BB85_109;

mov.pred %p88, 0;
setp.ge.u64	%p79, %rd459, %rd82;
@%p79 bra BB85_109;

ld.local.u32 %r180, [%rd256];
ld.local.u32 %r181, [%rd259];
setp.le.s32	%p88, %r181, %r180;

BB85_109:
selp.b64	%rd365, %rd256, %rd259, %p88;
ld.local.u32 %r77, [%rd365];
ld.local.u64 %rd144, [%rd365+8];
@%p88 bra BB85_111;
bra.uni BB85_110;

BB85_111:
ld.shared.u32 %r183, [%rd465+16];
st.local.u32 [%rd256], %r183;
ld.shared.u64 %rd371, [%rd465+24];
st.local.u64 [%rd256+8], %rd371;
bra.uni BB85_112;

BB85_110:
ld.shared.u32 %r182, [%rd453+16];
st.local.u32 [%rd259], %r182;
ld.shared.u64 %rd368, [%rd453+24];
st.local.u64 [%rd259+8], %rd368;

BB85_112:
bar.sync 0;
shl.b64 %rd372, %rd68, 4;
add.s64 %rd374, %rd231, %rd372;
st.shared.u32 [%rd374], %r71;
st.shared.u32 [%rd374+16], %r72;
st.shared.u32 [%rd374+32], %r73;
st.shared.u32 [%rd374+48], %r74;
st.shared.u32 [%rd374+64], %r75;
st.shared.u32 [%rd374+80], %r76;
st.shared.u32 [%rd374+96], %r77;
st.shared.u64 [%rd374+8], %rd88;
st.shared.u64 [%rd374+24], %rd99;
st.shared.u64 [%rd374+40], %rd108;
st.shared.u64 [%rd374+56], %rd117;
st.shared.u64 [%rd374+72], %rd126;
st.shared.u64 [%rd374+88], %rd135;
st.shared.u64 [%rd374+104], %rd144;
bar.sync 0;
setp.ge.s64	%p80, %rd473, %rd69;
@%p80 bra BB85_115;

cvta.to.global.u64 %rd375, %rd159;
cvt.u64.u32	%rd376, %r13;
mul.wide.u32 %rd377, %r13, 16;
add.s64 %rd472, %rd231, %rd377;
mul.wide.u32 %rd379, %r79, 1792;
add.s64 %rd380, %rd379, %rd376;
shl.b64 %rd381, %rd380, 4;
add.s64 %rd471, %rd375, %rd381;

BB85_114:
ld.shared.u32 %r185, [%rd472];
st.global.u32 [%rd471], %r185;
ld.shared.u64 %rd382, [%rd472+8];
st.global.u64 [%rd471+8], %rd382;
add.s64 %rd472, %rd472, 4096;
add.s64 %rd471, %rd471, 4096;
add.s64 %rd473, %rd473, 256;
setp.lt.s64	%p81, %rd473, %rd69;
@%p81 bra BB85_114;

BB85_115:
bar.sync 0;
ret;
}


.visible .entry _ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24virtualized_smem_closureINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEElNS_6detail15normal_iteratorINS_7pointerINS_5tupleIilNS_9null_typeESE_SE_SE_SE_SE_SE_SE_EENSA_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESK_EEEENSB_INSC_IlSJ_SK_SK_EEEENS_12zip_iteratorINSD_INS_10device_ptrIiEENSQ_IlEESE_SE_SE_SE_SE_SE_SE_SE_EEEENSA_13compare_firstI10ThrustGTOpIiEEEEEPSF_EEEEvT_(
.param .align 8 .b8 _ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24virtualized_smem_closureINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEElNS_6detail15normal_iteratorINS_7pointerINS_5tupleIilNS_9null_typeESE_SE_SE_SE_SE_SE_SE_EENSA_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESK_EEEENSB_INSC_IlSJ_SK_SK_EEEENS_12zip_iteratorINSD_INS_10device_ptrIiEENSQ_IlEESE_SE_SE_SE_SE_SE_SE_SE_EEEENSA_13compare_firstI10ThrustGTOpIiEEEEEPSF_EEEEvT__param_0[72]
)
.maxntid 256, 1, 1
.minnctapersm 1
{
.local .align 8 .b8 __local_depot86[32];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<93>;
.reg .b16 %rs<4>;
.reg .b32 %r<270>;
.reg .b64 %rd<544>;


mov.u64 %rd543, __local_depot86;
cvta.local.u64 %SP, %rd543;
ld.param.u64 %rd164, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24virtualized_smem_closureINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEElNS_6detail15normal_iteratorINS_7pointerINS_5tupleIilNS_9null_typeESE_SE_SE_SE_SE_SE_SE_EENSA_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESK_EEEENSB_INSC_IlSJ_SK_SK_EEEENS_12zip_iteratorINSD_INS_10device_ptrIiEENSQ_IlEESE_SE_SE_SE_SE_SE_SE_SE_EEEENSA_13compare_firstI10ThrustGTOpIiEEEEEPSF_EEEEvT__param_0+56];
ld.param.u64 %rd163, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24virtualized_smem_closureINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEElNS_6detail15normal_iteratorINS_7pointerINS_5tupleIilNS_9null_typeESE_SE_SE_SE_SE_SE_SE_EENSA_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESK_EEEENSB_INSC_IlSJ_SK_SK_EEEENS_12zip_iteratorINSD_INS_10device_ptrIiEENSQ_IlEESE_SE_SE_SE_SE_SE_SE_SE_EEEENSA_13compare_firstI10ThrustGTOpIiEEEEEPSF_EEEEvT__param_0+40];
ld.param.u64 %rd162, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24virtualized_smem_closureINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEElNS_6detail15normal_iteratorINS_7pointerINS_5tupleIilNS_9null_typeESE_SE_SE_SE_SE_SE_SE_EENSA_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESK_EEEENSB_INSC_IlSJ_SK_SK_EEEENS_12zip_iteratorINSD_INS_10device_ptrIiEENSQ_IlEESE_SE_SE_SE_SE_SE_SE_SE_EEEENSA_13compare_firstI10ThrustGTOpIiEEEEEPSF_EEEEvT__param_0+32];
ld.param.u64 %rd158, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24virtualized_smem_closureINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEElNS_6detail15normal_iteratorINS_7pointerINS_5tupleIilNS_9null_typeESE_SE_SE_SE_SE_SE_SE_EENSA_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESK_EEEENSB_INSC_IlSJ_SK_SK_EEEENS_12zip_iteratorINSD_INS_10device_ptrIiEENSQ_IlEESE_SE_SE_SE_SE_SE_SE_SE_EEEENSA_13compare_firstI10ThrustGTOpIiEEEEEPSF_EEEEvT__param_0];
ld.param.u64 %rd160, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24virtualized_smem_closureINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEElNS_6detail15normal_iteratorINS_7pointerINS_5tupleIilNS_9null_typeESE_SE_SE_SE_SE_SE_SE_EENSA_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESK_EEEENSB_INSC_IlSJ_SK_SK_EEEENS_12zip_iteratorINSD_INS_10device_ptrIiEENSQ_IlEESE_SE_SE_SE_SE_SE_SE_SE_EEEENSA_13compare_firstI10ThrustGTOpIiEEEEEPSF_EEEEvT__param_0+16];
ld.param.u64 %rd165, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24virtualized_smem_closureINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEElNS_6detail15normal_iteratorINS_7pointerINS_5tupleIilNS_9null_typeESE_SE_SE_SE_SE_SE_SE_EENSA_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESK_EEEENSB_INSC_IlSJ_SK_SK_EEEENS_12zip_iteratorINSD_INS_10device_ptrIiEENSQ_IlEESE_SE_SE_SE_SE_SE_SE_SE_EEEENSA_13compare_firstI10ThrustGTOpIiEEEEEPSF_EEEEvT__param_0+64];
ld.param.u64 %rd161, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24virtualized_smem_closureINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEElNS_6detail15normal_iteratorINS_7pointerINS_5tupleIilNS_9null_typeESE_SE_SE_SE_SE_SE_SE_EENSA_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESK_EEEENSB_INSC_IlSJ_SK_SK_EEEENS_12zip_iteratorINSD_INS_10device_ptrIiEENSQ_IlEESE_SE_SE_SE_SE_SE_SE_SE_EEEENSA_13compare_firstI10ThrustGTOpIiEEEEEPSF_EEEEvT__param_0+24];
ld.param.u64 %rd159, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24virtualized_smem_closureINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEElNS_6detail15normal_iteratorINS_7pointerINS_5tupleIilNS_9null_typeESE_SE_SE_SE_SE_SE_SE_EENSA_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESK_EEEENSB_INSC_IlSJ_SK_SK_EEEENS_12zip_iteratorINSD_INS_10device_ptrIiEENSQ_IlEESE_SE_SE_SE_SE_SE_SE_SE_EEEENSA_13compare_firstI10ThrustGTOpIiEEEEEPSF_EEEEvT__param_0+8];
cvta.to.global.u64 %rd1, %rd159;
cvta.to.global.u64 %rd166, %rd161;
cvta.to.global.u64 %rd2, %rd165;
mov.u32 %r77, %ctaid.x;
cvt.u32.u64	%r1, %rd160;
cvt.u32.u64	%r78, %rd158;
mul.wide.u32 %rd167, %r77, 8;
add.s64 %rd168, %rd166, %rd167;
ld.global.u32 %r2, [%rd168];
ld.global.u32 %r79, [%rd168+8];
neg.s32 %r80, %r78;
and.b32 %r3, %r77, %r80;
shr.s32 %r4, %r78, 1;
mul.lo.s32 %r5, %r3, 1792;
add.s32 %r81, %r79, %r5;
min.s32 %r207, %r81, %r1;
add.s32 %r82, %r77, %r4;
mul.lo.s32 %r83, %r82, 1792;
sub.s32 %r84, %r83, %r2;
min.s32 %r7, %r84, %r1;
add.s32 %r85, %r83, 1792;
sub.s32 %r86, %r85, %r79;
min.s32 %r206, %r86, %r1;
add.s32 %r87, %r78, -1;
and.b32 %r88, %r77, %r87;
setp.ne.s32	%p15, %r87, %r88;
@%p15 bra BB86_2;

add.s32 %r89, %r3, %r4;
mul.lo.s32 %r90, %r89, 1792;
min.s32 %r207, %r90, %r1;
mad.lo.s32 %r91, %r4, 2, %r3;
mul.lo.s32 %r92, %r91, 1792;
min.s32 %r206, %r92, %r1;

BB86_2:
add.s32 %r93, %r5, %r2;
cvt.s64.s32	%rd169, %r206;
cvt.s64.s32	%rd3, %r7;
sub.s64 %rd4, %rd169, %rd3;
cvt.s64.s32	%rd170, %r207;
cvt.s64.s32	%rd171, %r93;
sub.s64 %rd5, %rd170, %rd171;
setp.gt.s64	%p16, %rd5, 1791;
mov.u32 %r13, %tid.x;
cvt.u64.u32	%rd542, %r13;
add.s64 %rd172, %rd542, %rd171;
shl.b64 %rd173, %rd172, 4;
add.s64 %rd7, %rd1, %rd173;
@%p16 bra BB86_17;
bra.uni BB86_3;

BB86_17:
ld.global.u32 %r226, [%rd7];
ld.global.u64 %rd446, [%rd7+8];
ld.global.u32 %r227, [%rd7+4096];
ld.global.u64 %rd447, [%rd7+4104];
ld.global.u32 %r229, [%rd7+8192];
ld.global.u64 %rd449, [%rd7+8200];
ld.global.u32 %r230, [%rd7+12288];
ld.global.u64 %rd450, [%rd7+12296];
ld.global.u32 %r232, [%rd7+16384];
ld.global.u64 %rd451, [%rd7+16392];
ld.global.u32 %r231, [%rd7+20480];
ld.global.u64 %rd448, [%rd7+20488];
ld.global.u32 %r228, [%rd7+24576];
ld.global.u64 %rd445, [%rd7+24584];
bra.uni BB86_18;

BB86_3:
mov.u32 %r94, 0;
mov.u64 %rd174, 0;
setp.ge.s64	%p17, %rd542, %rd5;
mov.u64 %rd457, %rd174;
mov.u32 %r238, %r94;
@%p17 bra BB86_5;

ld.global.u32 %r14, [%rd7];
ld.global.u64 %rd8, [%rd7+8];
mov.u64 %rd457, %rd8;
mov.u32 %r238, %r14;

BB86_5:
mov.u32 %r214, %r238;
mov.u32 %r226, %r214;
mov.u64 %rd433, %rd457;
mov.u64 %rd446, %rd433;
cvt.u32.u64	%r96, %rd542;
add.s32 %r97, %r96, 256;
cvt.u64.u32	%rd176, %r97;
setp.ge.s64	%p18, %rd176, %rd5;
mov.u64 %rd456, %rd174;
mov.u32 %r237, %r94;
@%p18 bra BB86_7;

ld.global.u32 %r237, [%rd7+4096];
ld.global.u64 %rd456, [%rd7+4104];

BB86_7:
mov.u32 %r227, %r237;
mov.u64 %rd447, %rd456;
add.s32 %r99, %r13, 512;
cvt.u64.u32	%rd178, %r99;
setp.ge.s64	%p19, %rd178, %rd5;
mov.u64 %rd455, %rd174;
mov.u32 %r236, %r94;
@%p19 bra BB86_9;

ld.global.u32 %r236, [%rd7+8192];
ld.global.u64 %rd455, [%rd7+8200];

BB86_9:
mov.u32 %r229, %r236;
mov.u64 %rd449, %rd455;
add.s32 %r101, %r13, 768;
cvt.u64.u32	%rd180, %r101;
setp.ge.s64	%p20, %rd180, %rd5;
mov.u64 %rd454, %rd174;
mov.u32 %r235, %r94;
@%p20 bra BB86_11;

ld.global.u32 %r235, [%rd7+12288];
ld.global.u64 %rd454, [%rd7+12296];

BB86_11:
mov.u32 %r230, %r235;
mov.u64 %rd450, %rd454;
add.s32 %r103, %r13, 1024;
cvt.u64.u32	%rd182, %r103;
setp.ge.s64	%p21, %rd182, %rd5;
mov.u64 %rd453, %rd174;
mov.u32 %r234, %r94;
@%p21 bra BB86_13;

ld.global.u32 %r234, [%rd7+16384];
ld.global.u64 %rd453, [%rd7+16392];

BB86_13:
mov.u32 %r232, %r234;
mov.u64 %rd451, %rd453;
add.s32 %r105, %r13, 1280;
cvt.u64.u32	%rd184, %r105;
setp.ge.s64	%p22, %rd184, %rd5;
mov.u64 %rd452, %rd174;
mov.u32 %r233, %r94;
@%p22 bra BB86_15;

ld.global.u32 %r233, [%rd7+20480];
ld.global.u64 %rd452, [%rd7+20488];

BB86_15:
mov.u32 %r231, %r233;
mov.u64 %rd448, %rd452;
add.s32 %r107, %r13, 1536;
cvt.u64.u32	%rd186, %r107;
setp.ge.s64	%p23, %rd186, %rd5;
mov.u64 %rd445, %rd174;
mov.u32 %r228, %r94;
@%p23 bra BB86_18;

ld.global.u32 %r228, [%rd7+24576];
ld.global.u64 %rd445, [%rd7+24584];

BB86_18:
@%p16 bra BB86_33;
bra.uni BB86_19;

BB86_33:
cvt.u64.u32	%rd236, %r13;
cvt.u64.u32	%rd237, %r77;
mul.lo.s64 %rd238, %rd237, %rd164;
add.s64 %rd239, %rd236, %rd238;
shl.b64 %rd240, %rd239, 4;
add.s64 %rd241, %rd2, %rd240;
st.global.u32 [%rd241], %r226;
st.global.u32 [%rd241+4096], %r227;
st.global.u32 [%rd241+8192], %r229;
st.global.u32 [%rd241+12288], %r230;
st.global.u32 [%rd241+16384], %r232;
st.global.u32 [%rd241+20480], %r231;
st.global.u32 [%rd241+24576], %r228;
st.global.u64 [%rd241+8], %rd446;
st.global.u64 [%rd241+4104], %rd447;
st.global.u64 [%rd241+8200], %rd449;
st.global.u64 [%rd241+12296], %rd450;
st.global.u64 [%rd241+16392], %rd451;
st.global.u64 [%rd241+20488], %rd448;
st.global.u64 [%rd241+24584], %rd445;
bra.uni BB86_34;

BB86_19:
setp.ge.s64	%p25, %rd542, %rd5;
@%p25 bra BB86_21;

cvt.u64.u32	%rd189, %r77;
mul.lo.s64 %rd190, %rd189, %rd164;
add.s64 %rd191, %rd542, %rd190;
shl.b64 %rd192, %rd191, 4;
add.s64 %rd193, %rd2, %rd192;
st.global.u32 [%rd193], %r226;
st.global.u64 [%rd193+8], %rd446;

BB86_21:
add.s32 %r112, %r13, 256;
cvt.u64.u32	%rd194, %r112;
setp.ge.s64	%p26, %rd194, %rd5;
@%p26 bra BB86_23;

cvt.u64.u32	%rd196, %r77;
mul.lo.s64 %rd197, %rd196, %rd164;
add.s64 %rd198, %rd542, %rd197;
shl.b64 %rd199, %rd198, 4;
add.s64 %rd200, %rd2, %rd199;
st.global.u32 [%rd200+4096], %r227;
st.global.u64 [%rd200+4104], %rd447;

BB86_23:
add.s32 %r116, %r13, 512;
cvt.u64.u32	%rd201, %r116;
setp.ge.s64	%p27, %rd201, %rd5;
@%p27 bra BB86_25;

cvt.u64.u32	%rd203, %r77;
mul.lo.s64 %rd204, %rd203, %rd164;
add.s64 %rd205, %rd542, %rd204;
shl.b64 %rd206, %rd205, 4;
add.s64 %rd207, %rd2, %rd206;
st.global.u32 [%rd207+8192], %r229;
st.global.u64 [%rd207+8200], %rd449;

BB86_25:
add.s32 %r120, %r13, 768;
cvt.u64.u32	%rd208, %r120;
setp.ge.s64	%p28, %rd208, %rd5;
@%p28 bra BB86_27;

cvt.u64.u32	%rd210, %r77;
mul.lo.s64 %rd211, %rd210, %rd164;
add.s64 %rd212, %rd542, %rd211;
shl.b64 %rd213, %rd212, 4;
add.s64 %rd214, %rd2, %rd213;
st.global.u32 [%rd214+12288], %r230;
st.global.u64 [%rd214+12296], %rd450;

BB86_27:
add.s32 %r124, %r13, 1024;
cvt.u64.u32	%rd215, %r124;
setp.ge.s64	%p29, %rd215, %rd5;
@%p29 bra BB86_29;

cvt.u64.u32	%rd217, %r77;
mul.lo.s64 %rd218, %rd217, %rd164;
add.s64 %rd219, %rd542, %rd218;
shl.b64 %rd220, %rd219, 4;
add.s64 %rd221, %rd2, %rd220;
st.global.u32 [%rd221+16384], %r232;
st.global.u64 [%rd221+16392], %rd451;

BB86_29:
add.s32 %r128, %r13, 1280;
cvt.u64.u32	%rd222, %r128;
setp.ge.s64	%p30, %rd222, %rd5;
@%p30 bra BB86_31;

cvt.u64.u32	%rd224, %r77;
mul.lo.s64 %rd225, %rd224, %rd164;
add.s64 %rd226, %rd542, %rd225;
shl.b64 %rd227, %rd226, 4;
add.s64 %rd228, %rd2, %rd227;
st.global.u32 [%rd228+20480], %r231;
st.global.u64 [%rd228+20488], %rd448;

BB86_31:
add.s32 %r132, %r13, 1536;
cvt.u64.u32	%rd229, %r132;
setp.ge.s64	%p31, %rd229, %rd5;
@%p31 bra BB86_34;

cvt.u64.u32	%rd231, %r77;
mul.lo.s64 %rd232, %rd231, %rd164;
add.s64 %rd233, %rd542, %rd232;
shl.b64 %rd234, %rd233, 4;
add.s64 %rd235, %rd2, %rd234;
st.global.u32 [%rd235+24576], %r228;
st.global.u64 [%rd235+24584], %rd445;

BB86_34:
cvt.u64.u32	%rd36, %r77;
mul.lo.s64 %rd242, %rd36, %rd164;
add.s64 %rd37, %rd5, %rd242;
add.s64 %rd243, %rd542, %rd3;
shl.b64 %rd244, %rd243, 4;
add.s64 %rd39, %rd1, %rd244;
setp.gt.s64	%p32, %rd4, 1791;
@%p32 bra BB86_49;
bra.uni BB86_35;

BB86_49:
ld.global.u32 %r257, [%rd39];
ld.global.u64 %rd477, [%rd39+8];
ld.global.u32 %r258, [%rd39+4096];
ld.global.u64 %rd478, [%rd39+4104];
ld.global.u32 %r260, [%rd39+8192];
ld.global.u64 %rd480, [%rd39+8200];
ld.global.u32 %r261, [%rd39+12288];
ld.global.u64 %rd481, [%rd39+12296];
ld.global.u32 %r263, [%rd39+16384];
ld.global.u64 %rd482, [%rd39+16392];
ld.global.u32 %r262, [%rd39+20480];
ld.global.u64 %rd479, [%rd39+20488];
ld.global.u32 %r259, [%rd39+24576];
ld.global.u64 %rd476, [%rd39+24584];
bra.uni BB86_50;

BB86_35:
mov.u32 %r138, 0;
mov.u64 %rd245, 0;
setp.ge.s64	%p33, %rd542, %rd4;
mov.u64 %rd488, %rd245;
mov.u32 %r269, %r138;
@%p33 bra BB86_37;

ld.global.u32 %r42, [%rd39];
ld.global.u64 %rd40, [%rd39+8];
mov.u64 %rd488, %rd40;
mov.u32 %r269, %r42;

BB86_37:
mov.u32 %r245, %r269;
mov.u32 %r257, %r245;
mov.u64 %rd464, %rd488;
mov.u64 %rd477, %rd464;
cvt.u32.u64	%r140, %rd542;
add.s32 %r141, %r140, 256;
cvt.u64.u32	%rd247, %r141;
setp.ge.s64	%p34, %rd247, %rd4;
mov.u64 %rd487, %rd245;
mov.u32 %r268, %r138;
@%p34 bra BB86_39;

ld.global.u32 %r268, [%rd39+4096];
ld.global.u64 %rd487, [%rd39+4104];

BB86_39:
mov.u32 %r258, %r268;
mov.u64 %rd478, %rd487;
add.s32 %r143, %r13, 512;
cvt.u64.u32	%rd249, %r143;
setp.ge.s64	%p35, %rd249, %rd4;
mov.u64 %rd486, %rd245;
mov.u32 %r267, %r138;
@%p35 bra BB86_41;

ld.global.u32 %r267, [%rd39+8192];
ld.global.u64 %rd486, [%rd39+8200];

BB86_41:
mov.u32 %r260, %r267;
mov.u64 %rd480, %rd486;
add.s32 %r145, %r13, 768;
cvt.u64.u32	%rd251, %r145;
setp.ge.s64	%p36, %rd251, %rd4;
mov.u64 %rd485, %rd245;
mov.u32 %r266, %r138;
@%p36 bra BB86_43;

ld.global.u32 %r266, [%rd39+12288];
ld.global.u64 %rd485, [%rd39+12296];

BB86_43:
mov.u32 %r261, %r266;
mov.u64 %rd481, %rd485;
add.s32 %r147, %r13, 1024;
cvt.u64.u32	%rd253, %r147;
setp.ge.s64	%p37, %rd253, %rd4;
mov.u64 %rd484, %rd245;
mov.u32 %r265, %r138;
@%p37 bra BB86_45;

ld.global.u32 %r265, [%rd39+16384];
ld.global.u64 %rd484, [%rd39+16392];

BB86_45:
mov.u32 %r263, %r265;
mov.u64 %rd482, %rd484;
add.s32 %r149, %r13, 1280;
cvt.u64.u32	%rd255, %r149;
setp.ge.s64	%p38, %rd255, %rd4;
mov.u64 %rd483, %rd245;
mov.u32 %r264, %r138;
@%p38 bra BB86_47;

ld.global.u32 %r264, [%rd39+20480];
ld.global.u64 %rd483, [%rd39+20488];

BB86_47:
mov.u32 %r262, %r264;
mov.u64 %rd479, %rd483;
add.s32 %r151, %r13, 1536;
cvt.u64.u32	%rd257, %r151;
setp.ge.s64	%p39, %rd257, %rd4;
mov.u64 %rd476, %rd245;
mov.u32 %r259, %r138;
@%p39 bra BB86_50;

ld.global.u32 %r259, [%rd39+24576];
ld.global.u64 %rd476, [%rd39+24584];

BB86_50:
add.s64 %rd259, %rd542, %rd37;
shl.b64 %rd260, %rd259, 4;
add.s64 %rd67, %rd2, %rd260;
@%p32 bra BB86_65;
bra.uni BB86_51;

BB86_65:
st.global.u32 [%rd67], %r257;
st.global.u32 [%rd67+4096], %r258;
st.global.u32 [%rd67+8192], %r260;
st.global.u32 [%rd67+12288], %r261;
st.global.u32 [%rd67+16384], %r263;
st.global.u32 [%rd67+20480], %r262;
st.global.u32 [%rd67+24576], %r259;
st.global.u64 [%rd67+8], %rd477;
st.global.u64 [%rd67+4104], %rd478;
st.global.u64 [%rd67+8200], %rd480;
st.global.u64 [%rd67+12296], %rd481;
st.global.u64 [%rd67+16392], %rd482;
st.global.u64 [%rd67+20488], %rd479;
bra.uni BB86_66;

BB86_51:
setp.ge.s64	%p41, %rd542, %rd4;
@%p41 bra BB86_53;

st.global.u32 [%rd67], %r257;
st.global.u64 [%rd67+8], %rd477;

BB86_53:
add.s32 %r155, %r13, 256;
cvt.u64.u32	%rd262, %r155;
setp.ge.s64	%p42, %rd262, %rd4;
@%p42 bra BB86_55;

st.global.u32 [%rd67+4096], %r258;
st.global.u64 [%rd67+4104], %rd478;

BB86_55:
add.s32 %r157, %r13, 512;
cvt.u64.u32	%rd263, %r157;
setp.ge.s64	%p43, %rd263, %rd4;
@%p43 bra BB86_57;

st.global.u32 [%rd67+8192], %r260;
st.global.u64 [%rd67+8200], %rd480;

BB86_57:
add.s32 %r159, %r13, 768;
cvt.u64.u32	%rd264, %r159;
setp.ge.s64	%p44, %rd264, %rd4;
@%p44 bra BB86_59;

st.global.u32 [%rd67+12288], %r261;
st.global.u64 [%rd67+12296], %rd481;

BB86_59:
add.s32 %r161, %r13, 1024;
cvt.u64.u32	%rd265, %r161;
setp.ge.s64	%p45, %rd265, %rd4;
@%p45 bra BB86_61;

st.global.u32 [%rd67+16384], %r263;
st.global.u64 [%rd67+16392], %rd482;

BB86_61:
add.s32 %r163, %r13, 1280;
cvt.u64.u32	%rd266, %r163;
setp.ge.s64	%p46, %rd266, %rd4;
@%p46 bra BB86_63;

st.global.u32 [%rd67+20480], %r262;
st.global.u64 [%rd67+20488], %rd479;

BB86_63:
add.s32 %r165, %r13, 1536;
cvt.u64.u32	%rd267, %r165;
setp.ge.s64	%p47, %rd267, %rd4;
@%p47 bra BB86_67;

st.global.u32 [%rd67+24576], %r259;

BB86_66:
st.global.u64 [%rd67+24584], %rd476;

BB86_67:
bar.sync 0;
mul.lo.s32 %r167, %r13, 7;
cvt.u64.u32	%rd268, %r167;
add.s64 %rd68, %rd5, %rd4;
min.s64 %rd69, %rd268, %rd68;
setp.lt.s64	%p48, %rd69, %rd4;
sub.s64 %rd269, %rd69, %rd4;
selp.b64	%rd490, 0, %rd269, %p48;
min.s64 %rd489, %rd5, %rd69;
setp.ge.s64	%p49, %rd490, %rd489;
@%p49 bra BB86_70;

add.s64 %rd270, %rd37, %rd69;
add.s64 %rd72, %rd270, -1;

BB86_69:
add.s64 %rd271, %rd489, %rd490;
shr.s64 %rd272, %rd271, 1;
sub.s64 %rd273, %rd72, %rd272;
add.s64 %rd274, %rd272, %rd242;
shl.b64 %rd275, %rd273, 4;
add.s64 %rd276, %rd2, %rd275;
shl.b64 %rd277, %rd274, 4;
add.s64 %rd278, %rd2, %rd277;
ld.global.u32 %r168, [%rd278];
ld.global.u32 %r169, [%rd276];
setp.gt.s32	%p50, %r169, %r168;
add.s64 %rd279, %rd272, 1;
selp.b64	%rd490, %rd490, %rd279, %p50;
selp.b64	%rd489, %rd272, %rd489, %p50;
setp.lt.s64	%p51, %rd490, %rd489;
@%p51 bra BB86_69;

BB86_70:
add.s64 %rd79, %rd490, %rd242;
shl.b64 %rd283, %rd79, 4;
add.s64 %rd80, %rd2, %rd283;
shl.b64 %rd284, %rd37, 4;
add.s64 %rd81, %rd2, %rd284;
add.s64 %rd285, %rd37, %rd69;
sub.s64 %rd82, %rd285, %rd490;
shl.b64 %rd286, %rd82, 4;
add.s64 %rd83, %rd2, %rd286;
add.s64 %rd287, %rd68, %rd242;
shl.b64 %rd288, %rd287, 4;
add.s64 %rd84, %rd2, %rd288;
add.u64 %rd289, %SP, 0;
cvta.to.local.u64 %rd85, %rd289;
mov.u64 %rd491, 0;
mov.pred %p52, 0;
@%p52 bra BB86_72;

BB86_71:
add.s64 %rd290, %rd85, %rd491;
mov.u16 %rs2, 0;
st.local.u8 [%rd290], %rs2;
add.s64 %rd491, %rd491, 1;
setp.lt.u64	%p53, %rd491, 16;
@%p53 bra BB86_71;

BB86_72:
ld.global.u32 %r171, [%rd80];
ld.global.u64 %rd292, [%rd80+8];
st.local.u64 [%rd85+8], %rd292;
st.local.u32 [%rd85], %r171;
add.u64 %rd295, %SP, 16;
cvta.to.local.u64 %rd88, %rd295;
mov.u64 %rd492, 0;
@%p52 bra BB86_74;

BB86_73:
add.s64 %rd296, %rd88, %rd492;
mov.u16 %rs3, 0;
st.local.u8 [%rd296], %rs3;
add.s64 %rd492, %rd492, 1;
setp.lt.u64	%p55, %rd492, 16;
@%p55 bra BB86_73;

BB86_74:
ld.global.u32 %r172, [%rd83];
ld.global.u64 %rd297, [%rd83+8];
st.local.u64 [%rd88+8], %rd297;
st.local.u32 [%rd88], %r172;
mov.pred %p86, -1;
setp.ge.u64	%p57, %rd83, %rd84;
@%p57 bra BB86_77;

mov.pred %p86, 0;
setp.ge.u64	%p59, %rd80, %rd81;
@%p59 bra BB86_77;

ld.local.u32 %r173, [%rd85];
ld.local.u32 %r174, [%rd88];
setp.le.s32	%p86, %r174, %r173;

BB86_77:
selp.b64	%rd308, %rd85, %rd88, %p86;
ld.local.u32 %r69, [%rd308];
ld.local.u64 %rd91, [%rd308+8];
@%p86 bra BB86_79;
bra.uni BB86_78;

BB86_79:
add.s64 %rd315, %rd283, %rd2;
add.s64 %rd94, %rd315, 16;
mov.u64 %rd537, %rd94;
ld.global.u32 %r176, [%rd80+16];
st.local.u32 [%rd85], %r176;
ld.global.u64 %rd318, [%rd80+24];
st.local.u64 [%rd85+8], %rd318;
mov.u64 %rd514, %rd83;
mov.u64 %rd515, %rd83;
mov.u64 %rd538, %rd94;
bra.uni BB86_80;

BB86_78:
add.s64 %rd310, %rd286, %rd2;
add.s64 %rd92, %rd310, 16;
mov.u64 %rd514, %rd92;
ld.global.u32 %r175, [%rd83+16];
st.local.u32 [%rd88], %r175;
ld.global.u64 %rd313, [%rd83+24];
st.local.u64 [%rd88+8], %rd313;
mov.u64 %rd515, %rd92;
mov.u64 %rd537, %rd80;
mov.u64 %rd538, %rd80;

BB86_80:
mov.u64 %rd99, %rd537;
mov.u64 %rd536, %rd538;
mov.u64 %rd97, %rd514;
mov.u64 %rd513, %rd515;
mov.pred %p87, -1;
setp.ge.u64	%p61, %rd513, %rd84;
@%p61 bra BB86_83;

mov.pred %p87, 0;
setp.ge.u64	%p63, %rd536, %rd81;
@%p63 bra BB86_83;

ld.local.u32 %r177, [%rd85];
ld.local.u32 %r178, [%rd88];
setp.le.s32	%p87, %r178, %r177;

BB86_83:
selp.b64	%rd327, %rd85, %rd88, %p87;
ld.local.u32 %r70, [%rd327];
ld.local.u64 %rd100, [%rd327+8];
@%p87 bra BB86_85;
bra.uni BB86_84;

BB86_85:
add.s64 %rd536, %rd536, 16;
add.s64 %rd104, %rd99, 16;
ld.global.u32 %r180, [%rd99+16];
st.local.u32 [%rd85], %r180;
ld.global.u64 %rd333, [%rd99+24];
st.local.u64 [%rd85+8], %rd333;
mov.u64 %rd512, %rd97;
mov.u64 %rd535, %rd104;
bra.uni BB86_86;

BB86_84:
add.s64 %rd513, %rd513, 16;
add.s64 %rd102, %rd97, 16;
ld.global.u32 %r179, [%rd97+16];
st.local.u32 [%rd88], %r179;
ld.global.u64 %rd330, [%rd97+24];
st.local.u64 [%rd88+8], %rd330;
mov.u64 %rd512, %rd102;
mov.u64 %rd535, %rd99;

BB86_86:
mov.u64 %rd108, %rd535;
mov.u64 %rd534, %rd536;
mov.u64 %rd106, %rd512;
mov.u64 %rd511, %rd513;
mov.pred %p88, -1;
setp.ge.u64	%p65, %rd511, %rd84;
@%p65 bra BB86_89;

mov.pred %p88, 0;
setp.ge.u64	%p67, %rd534, %rd81;
@%p67 bra BB86_89;

ld.local.u32 %r181, [%rd85];
ld.local.u32 %r182, [%rd88];
setp.le.s32	%p88, %r182, %r181;

BB86_89:
selp.b64	%rd342, %rd85, %rd88, %p88;
ld.local.u32 %r71, [%rd342];
ld.local.u64 %rd109, [%rd342+8];
@%p88 bra BB86_91;
bra.uni BB86_90;

BB86_91:
add.s64 %rd534, %rd534, 16;
add.s64 %rd113, %rd108, 16;
ld.global.u32 %r184, [%rd108+16];
st.local.u32 [%rd85], %r184;
ld.global.u64 %rd348, [%rd108+24];
st.local.u64 [%rd85+8], %rd348;
mov.u64 %rd510, %rd106;
mov.u64 %rd533, %rd113;
bra.uni BB86_92;

BB86_90:
add.s64 %rd511, %rd511, 16;
add.s64 %rd111, %rd106, 16;
ld.global.u32 %r183, [%rd106+16];
st.local.u32 [%rd88], %r183;
ld.global.u64 %rd345, [%rd106+24];
st.local.u64 [%rd88+8], %rd345;
mov.u64 %rd510, %rd111;
mov.u64 %rd533, %rd108;

BB86_92:
mov.u64 %rd117, %rd533;
mov.u64 %rd532, %rd534;
mov.u64 %rd115, %rd510;
mov.u64 %rd509, %rd511;
mov.pred %p89, -1;
setp.ge.u64	%p69, %rd509, %rd84;
@%p69 bra BB86_95;

mov.pred %p89, 0;
setp.ge.u64	%p71, %rd532, %rd81;
@%p71 bra BB86_95;

ld.local.u32 %r185, [%rd85];
ld.local.u32 %r186, [%rd88];
setp.le.s32	%p89, %r186, %r185;

BB86_95:
selp.b64	%rd357, %rd85, %rd88, %p89;
ld.local.u32 %r72, [%rd357];
ld.local.u64 %rd118, [%rd357+8];
@%p89 bra BB86_97;
bra.uni BB86_96;

BB86_97:
add.s64 %rd532, %rd532, 16;
add.s64 %rd122, %rd117, 16;
ld.global.u32 %r188, [%rd117+16];
st.local.u32 [%rd85], %r188;
ld.global.u64 %rd363, [%rd117+24];
st.local.u64 [%rd85+8], %rd363;
mov.u64 %rd508, %rd115;
mov.u64 %rd531, %rd122;
bra.uni BB86_98;

BB86_96:
add.s64 %rd509, %rd509, 16;
add.s64 %rd120, %rd115, 16;
ld.global.u32 %r187, [%rd115+16];
st.local.u32 [%rd88], %r187;
ld.global.u64 %rd360, [%rd115+24];
st.local.u64 [%rd88+8], %rd360;
mov.u64 %rd508, %rd120;
mov.u64 %rd531, %rd117;

BB86_98:
mov.u64 %rd126, %rd531;
mov.u64 %rd530, %rd532;
mov.u64 %rd124, %rd508;
mov.u64 %rd507, %rd509;
mov.pred %p90, -1;
setp.ge.u64	%p73, %rd507, %rd84;
@%p73 bra BB86_101;

mov.pred %p90, 0;
setp.ge.u64	%p75, %rd530, %rd81;
@%p75 bra BB86_101;

ld.local.u32 %r189, [%rd85];
ld.local.u32 %r190, [%rd88];
setp.le.s32	%p90, %r190, %r189;

BB86_101:
selp.b64	%rd372, %rd85, %rd88, %p90;
ld.local.u32 %r73, [%rd372];
ld.local.u64 %rd127, [%rd372+8];
@%p90 bra BB86_103;
bra.uni BB86_102;

BB86_103:
add.s64 %rd530, %rd530, 16;
add.s64 %rd131, %rd126, 16;
ld.global.u32 %r192, [%rd126+16];
st.local.u32 [%rd85], %r192;
ld.global.u64 %rd378, [%rd126+24];
st.local.u64 [%rd85+8], %rd378;
mov.u64 %rd506, %rd124;
mov.u64 %rd529, %rd131;
bra.uni BB86_104;

BB86_102:
add.s64 %rd507, %rd507, 16;
add.s64 %rd129, %rd124, 16;
ld.global.u32 %r191, [%rd124+16];
st.local.u32 [%rd88], %r191;
ld.global.u64 %rd375, [%rd124+24];
st.local.u64 [%rd88+8], %rd375;
mov.u64 %rd506, %rd129;
mov.u64 %rd529, %rd126;

BB86_104:
mov.u64 %rd135, %rd529;
mov.u64 %rd528, %rd530;
mov.u64 %rd133, %rd506;
mov.u64 %rd505, %rd507;
mov.pred %p91, -1;
setp.ge.u64	%p77, %rd505, %rd84;
@%p77 bra BB86_107;

mov.pred %p91, 0;
setp.ge.u64	%p79, %rd528, %rd81;
@%p79 bra BB86_107;

ld.local.u32 %r193, [%rd85];
ld.local.u32 %r194, [%rd88];
setp.le.s32	%p91, %r194, %r193;

BB86_107:
selp.b64	%rd387, %rd85, %rd88, %p91;
ld.local.u32 %r74, [%rd387];
ld.local.u64 %rd136, [%rd387+8];
@%p91 bra BB86_109;
bra.uni BB86_108;

BB86_109:
add.s64 %rd528, %rd528, 16;
add.s64 %rd140, %rd135, 16;
ld.global.u32 %r196, [%rd135+16];
st.local.u32 [%rd85], %r196;
ld.global.u64 %rd393, [%rd135+24];
st.local.u64 [%rd85+8], %rd393;
mov.u64 %rd504, %rd133;
mov.u64 %rd527, %rd140;
bra.uni BB86_110;

BB86_108:
add.s64 %rd505, %rd505, 16;
add.s64 %rd138, %rd133, 16;
ld.global.u32 %r195, [%rd133+16];
st.local.u32 [%rd88], %r195;
ld.global.u64 %rd390, [%rd133+24];
st.local.u64 [%rd88+8], %rd390;
mov.u64 %rd504, %rd138;
mov.u64 %rd527, %rd135;

BB86_110:
mov.pred %p80, -1;
setp.ge.u64	%p81, %rd505, %rd84;
mov.pred %p92, %p80;
@%p81 bra BB86_113;

setp.ge.u64	%p83, %rd528, %rd81;
mov.pred %p92, %p52;
@%p83 bra BB86_113;

ld.local.u32 %r197, [%rd85];
ld.local.u32 %r198, [%rd88];
setp.le.s32	%p92, %r198, %r197;

BB86_113:
selp.b64	%rd402, %rd85, %rd88, %p92;
ld.local.u32 %r75, [%rd402];
ld.local.u64 %rd145, [%rd402+8];
@%p92 bra BB86_115;
bra.uni BB86_114;

BB86_115:
ld.global.u32 %r200, [%rd527+16];
st.local.u32 [%rd85], %r200;
ld.global.u64 %rd408, [%rd527+24];
st.local.u64 [%rd85+8], %rd408;
bra.uni BB86_116;

BB86_114:
ld.global.u32 %r199, [%rd504+16];
st.local.u32 [%rd88], %r199;
ld.global.u64 %rd405, [%rd504+24];
st.local.u64 [%rd88+8], %rd405;

BB86_116:
bar.sync 0;
add.s64 %rd412, %rd268, %rd242;
shl.b64 %rd413, %rd412, 4;
add.s64 %rd414, %rd2, %rd413;
st.global.u32 [%rd414], %r69;
st.global.u32 [%rd414+16], %r70;
st.global.u32 [%rd414+32], %r71;
st.global.u32 [%rd414+48], %r72;
st.global.u32 [%rd414+64], %r73;
st.global.u32 [%rd414+80], %r74;
st.global.u32 [%rd414+96], %r75;
st.global.u64 [%rd414+8], %rd91;
st.global.u64 [%rd414+24], %rd100;
st.global.u64 [%rd414+40], %rd109;
st.global.u64 [%rd414+56], %rd118;
st.global.u64 [%rd414+72], %rd127;
st.global.u64 [%rd414+88], %rd136;
st.global.u64 [%rd414+104], %rd145;
bar.sync 0;
setp.ge.s64	%p84, %rd542, %rd68;
@%p84 bra BB86_119;

cvta.to.global.u64 %rd415, %rd162;
cvta.to.global.u64 %rd416, %rd163;
mul.wide.u32 %rd418, %r77, 1792;
cvt.u64.u32	%rd419, %r13;
add.s64 %rd420, %rd418, %rd419;
shl.b64 %rd421, %rd420, 3;
add.s64 %rd541, %rd416, %rd421;
shl.b64 %rd422, %rd420, 2;
add.s64 %rd540, %rd415, %rd422;
mul.lo.s64 %rd423, %rd164, %rd36;
add.s64 %rd424, %rd423, %rd419;
shl.b64 %rd425, %rd424, 4;
add.s64 %rd539, %rd2, %rd425;

BB86_118:
ld.global.u32 %r205, [%rd539];
st.global.u32 [%rd540], %r205;
ld.global.u64 %rd426, [%rd539+8];
st.global.u64 [%rd541], %rd426;
add.s64 %rd541, %rd541, 2048;
add.s64 %rd540, %rd540, 1024;
add.s64 %rd539, %rd539, 4096;
add.s64 %rd542, %rd542, 256;
setp.lt.s64	%p85, %rd542, %rd68;
@%p85 bra BB86_118;

BB86_119:
bar.sync 0;
ret;
}


.visible .entry _ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEElNS_6detail15normal_iteratorINS_7pointerINS_5tupleIilNS_9null_typeESD_SD_SD_SD_SD_SD_SD_EENS9_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESJ_EEEENSA_INSB_IlSI_SJ_SJ_EEEENS_12zip_iteratorINSC_INS_10device_ptrIiEENSP_IlEESD_SD_SD_SD_SD_SD_SD_SD_EEEENS9_13compare_firstI10ThrustGTOpIiEEEEEEEvT_(
.param .align 8 .b8 _ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEElNS_6detail15normal_iteratorINS_7pointerINS_5tupleIilNS_9null_typeESD_SD_SD_SD_SD_SD_SD_EENS9_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESJ_EEEENSA_INSB_IlSI_SJ_SJ_EEEENS_12zip_iteratorINSC_INS_10device_ptrIiEENSP_IlEESD_SD_SD_SD_SD_SD_SD_SD_EEEENS9_13compare_firstI10ThrustGTOpIiEEEEEEEvT__param_0[56]
)
.maxntid 256, 1, 1
.minnctapersm 1
{
.local .align 8 .b8 __local_depot87[32];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<89>;
.reg .b16 %rs<17>;
.reg .b32 %r<253>;
.reg .b64 %rd<495>;


mov.u64 %rd494, __local_depot87;
cvta.local.u64 %SP, %rd494;
ld.param.u64 %rd154, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEElNS_6detail15normal_iteratorINS_7pointerINS_5tupleIilNS_9null_typeESD_SD_SD_SD_SD_SD_SD_EENS9_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESJ_EEEENSA_INSB_IlSI_SJ_SJ_EEEENS_12zip_iteratorINSC_INS_10device_ptrIiEENSP_IlEESD_SD_SD_SD_SD_SD_SD_SD_EEEENS9_13compare_firstI10ThrustGTOpIiEEEEEEEvT__param_0+40];
ld.param.u64 %rd153, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEElNS_6detail15normal_iteratorINS_7pointerINS_5tupleIilNS_9null_typeESD_SD_SD_SD_SD_SD_SD_EENS9_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESJ_EEEENSA_INSB_IlSI_SJ_SJ_EEEENS_12zip_iteratorINSC_INS_10device_ptrIiEENSP_IlEESD_SD_SD_SD_SD_SD_SD_SD_EEEENS9_13compare_firstI10ThrustGTOpIiEEEEEEEvT__param_0+32];
ld.param.u64 %rd149, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEElNS_6detail15normal_iteratorINS_7pointerINS_5tupleIilNS_9null_typeESD_SD_SD_SD_SD_SD_SD_EENS9_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESJ_EEEENSA_INSB_IlSI_SJ_SJ_EEEENS_12zip_iteratorINSC_INS_10device_ptrIiEENSP_IlEESD_SD_SD_SD_SD_SD_SD_SD_EEEENS9_13compare_firstI10ThrustGTOpIiEEEEEEEvT__param_0];
ld.param.u64 %rd151, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEElNS_6detail15normal_iteratorINS_7pointerINS_5tupleIilNS_9null_typeESD_SD_SD_SD_SD_SD_SD_EENS9_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESJ_EEEENSA_INSB_IlSI_SJ_SJ_EEEENS_12zip_iteratorINSC_INS_10device_ptrIiEENSP_IlEESD_SD_SD_SD_SD_SD_SD_SD_EEEENS9_13compare_firstI10ThrustGTOpIiEEEEEEEvT__param_0+16];
ld.param.u64 %rd152, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEElNS_6detail15normal_iteratorINS_7pointerINS_5tupleIilNS_9null_typeESD_SD_SD_SD_SD_SD_SD_EENS9_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESJ_EEEENSA_INSB_IlSI_SJ_SJ_EEEENS_12zip_iteratorINSC_INS_10device_ptrIiEENSP_IlEESD_SD_SD_SD_SD_SD_SD_SD_EEEENS9_13compare_firstI10ThrustGTOpIiEEEEEEEvT__param_0+24];
ld.param.u64 %rd150, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEElNS_6detail15normal_iteratorINS_7pointerINS_5tupleIilNS_9null_typeESD_SD_SD_SD_SD_SD_SD_EENS9_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESJ_EEEENSA_INSB_IlSI_SJ_SJ_EEEENS_12zip_iteratorINSC_INS_10device_ptrIiEENSP_IlEESD_SD_SD_SD_SD_SD_SD_SD_EEEENS9_13compare_firstI10ThrustGTOpIiEEEEEEEvT__param_0+8];
ld.param.v4.u8 {%rs9, %rs10, %rs11, %rs12}, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEElNS_6detail15normal_iteratorINS_7pointerINS_5tupleIilNS_9null_typeESD_SD_SD_SD_SD_SD_SD_EENS9_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESJ_EEEENSA_INSB_IlSI_SJ_SJ_EEEENS_12zip_iteratorINSC_INS_10device_ptrIiEENSP_IlEESD_SD_SD_SD_SD_SD_SD_SD_EEEENS9_13compare_firstI10ThrustGTOpIiEEEEEEEvT__param_0+52];
mov.u16 %rs8, %rs12;
mov.u16 %rs7, %rs11;
mov.u16 %rs6, %rs10;
mov.u16 %rs5, %rs9;
ld.param.v4.u8 {%rs13, %rs14, %rs15, %rs16}, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEElNS_6detail15normal_iteratorINS_7pointerINS_5tupleIilNS_9null_typeESD_SD_SD_SD_SD_SD_SD_EENS9_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESJ_EEEENSA_INSB_IlSI_SJ_SJ_EEEENS_12zip_iteratorINSC_INS_10device_ptrIiEENSP_IlEESD_SD_SD_SD_SD_SD_SD_SD_EEEENS9_13compare_firstI10ThrustGTOpIiEEEEEEEvT__param_0+48];
mov.u16 %rs4, %rs16;
mov.u16 %rs3, %rs15;
mov.u16 %rs2, %rs14;
mov.u16 %rs1, %rs13;
cvta.to.global.u64 %rd1, %rd150;
cvta.to.global.u64 %rd155, %rd152;
cvt.u32.u64	%r1, %rd151;
cvt.u32.u64	%r78, %rd149;
mov.u32 %r79, %ctaid.x;
mul.wide.u32 %rd156, %r79, 8;
add.s64 %rd157, %rd155, %rd156;
ld.global.u32 %r2, [%rd157];
ld.global.u32 %r80, [%rd157+8];
neg.s32 %r81, %r78;
and.b32 %r3, %r79, %r81;
shr.s32 %r4, %r78, 1;
mul.lo.s32 %r5, %r3, 1792;
add.s32 %r82, %r80, %r5;
min.s32 %r190, %r82, %r1;
add.s32 %r83, %r79, %r4;
mul.lo.s32 %r84, %r83, 1792;
sub.s32 %r85, %r84, %r2;
min.s32 %r7, %r85, %r1;
add.s32 %r86, %r84, 1792;
sub.s32 %r87, %r86, %r80;
min.s32 %r189, %r87, %r1;
add.s32 %r88, %r78, -1;
and.b32 %r89, %r79, %r88;
setp.ne.s32	%p15, %r88, %r89;
@%p15 bra BB87_2;

add.s32 %r90, %r3, %r4;
mul.lo.s32 %r91, %r90, 1792;
min.s32 %r190, %r91, %r1;
mad.lo.s32 %r92, %r4, 2, %r3;
mul.lo.s32 %r93, %r92, 1792;
min.s32 %r189, %r93, %r1;

BB87_2:
add.s32 %r94, %r5, %r2;
cvt.s64.s32	%rd158, %r189;
cvt.s64.s32	%rd2, %r7;
sub.s64 %rd3, %rd158, %rd2;
cvt.s64.s32	%rd159, %r190;
cvt.s64.s32	%rd160, %r94;
sub.s64 %rd4, %rd159, %rd160;
setp.gt.s64	%p16, %rd4, 1791;
mov.u32 %r13, %tid.x;
cvt.u64.u32	%rd493, %r13;
add.s64 %rd161, %rd493, %rd160;
shl.b64 %rd162, %rd161, 4;
add.s64 %rd6, %rd1, %rd162;
@%p16 bra BB87_17;
bra.uni BB87_3;

BB87_17:
ld.global.u32 %r209, [%rd6];
ld.global.u64 %rd401, [%rd6+8];
ld.global.u32 %r210, [%rd6+4096];
ld.global.u64 %rd402, [%rd6+4104];
ld.global.u32 %r212, [%rd6+8192];
ld.global.u64 %rd404, [%rd6+8200];
ld.global.u32 %r213, [%rd6+12288];
ld.global.u64 %rd405, [%rd6+12296];
ld.global.u32 %r215, [%rd6+16384];
ld.global.u64 %rd406, [%rd6+16392];
ld.global.u32 %r214, [%rd6+20480];
ld.global.u64 %rd403, [%rd6+20488];
ld.global.u32 %r211, [%rd6+24576];
ld.global.u64 %rd400, [%rd6+24584];
bra.uni BB87_18;

BB87_3:
mov.u32 %r95, 0;
mov.u64 %rd163, 0;
setp.ge.s64	%p17, %rd493, %rd4;
mov.u64 %rd412, %rd163;
mov.u32 %r221, %r95;
@%p17 bra BB87_5;

ld.global.u32 %r14, [%rd6];
ld.global.u64 %rd7, [%rd6+8];
mov.u64 %rd412, %rd7;
mov.u32 %r221, %r14;

BB87_5:
mov.u32 %r197, %r221;
mov.u32 %r209, %r197;
mov.u64 %rd388, %rd412;
mov.u64 %rd401, %rd388;
cvt.u32.u64	%r97, %rd493;
add.s32 %r98, %r97, 256;
cvt.u64.u32	%rd165, %r98;
setp.ge.s64	%p18, %rd165, %rd4;
mov.u64 %rd411, %rd163;
mov.u32 %r220, %r95;
@%p18 bra BB87_7;

ld.global.u32 %r220, [%rd6+4096];
ld.global.u64 %rd411, [%rd6+4104];

BB87_7:
mov.u32 %r210, %r220;
mov.u64 %rd402, %rd411;
add.s32 %r100, %r13, 512;
cvt.u64.u32	%rd167, %r100;
setp.ge.s64	%p19, %rd167, %rd4;
mov.u64 %rd410, %rd163;
mov.u32 %r219, %r95;
@%p19 bra BB87_9;

ld.global.u32 %r219, [%rd6+8192];
ld.global.u64 %rd410, [%rd6+8200];

BB87_9:
mov.u32 %r212, %r219;
mov.u64 %rd404, %rd410;
add.s32 %r102, %r13, 768;
cvt.u64.u32	%rd169, %r102;
setp.ge.s64	%p20, %rd169, %rd4;
mov.u64 %rd409, %rd163;
mov.u32 %r218, %r95;
@%p20 bra BB87_11;

ld.global.u32 %r218, [%rd6+12288];
ld.global.u64 %rd409, [%rd6+12296];

BB87_11:
mov.u32 %r213, %r218;
mov.u64 %rd405, %rd409;
add.s32 %r104, %r13, 1024;
cvt.u64.u32	%rd171, %r104;
setp.ge.s64	%p21, %rd171, %rd4;
mov.u64 %rd408, %rd163;
mov.u32 %r217, %r95;
@%p21 bra BB87_13;

ld.global.u32 %r217, [%rd6+16384];
ld.global.u64 %rd408, [%rd6+16392];

BB87_13:
mov.u32 %r215, %r217;
mov.u64 %rd406, %rd408;
add.s32 %r106, %r13, 1280;
cvt.u64.u32	%rd173, %r106;
setp.ge.s64	%p22, %rd173, %rd4;
mov.u64 %rd407, %rd163;
mov.u32 %r216, %r95;
@%p22 bra BB87_15;

ld.global.u32 %r216, [%rd6+20480];
ld.global.u64 %rd407, [%rd6+20488];

BB87_15:
mov.u32 %r214, %r216;
mov.u64 %rd403, %rd407;
add.s32 %r108, %r13, 1536;
cvt.u64.u32	%rd175, %r108;
setp.ge.s64	%p23, %rd175, %rd4;
mov.u64 %rd400, %rd163;
mov.u32 %r211, %r95;
@%p23 bra BB87_18;

ld.global.u32 %r211, [%rd6+24576];
ld.global.u64 %rd400, [%rd6+24584];

BB87_18:
@%p16 bra BB87_33;
bra.uni BB87_19;

BB87_33:
mul.wide.u32 %rd204, %r13, 16;
mov.u64 %rd205, _ZN6thrust6system4cuda6detail4smemE;
add.s64 %rd206, %rd205, %rd204;
st.shared.u32 [%rd206], %r209;
st.shared.u32 [%rd206+4096], %r210;
st.shared.u32 [%rd206+8192], %r212;
st.shared.u32 [%rd206+12288], %r213;
st.shared.u32 [%rd206+16384], %r215;
st.shared.u32 [%rd206+20480], %r214;
st.shared.u32 [%rd206+24576], %r211;
st.shared.u64 [%rd206+8], %rd401;
st.shared.u64 [%rd206+4104], %rd402;
st.shared.u64 [%rd206+8200], %rd404;
st.shared.u64 [%rd206+12296], %rd405;
st.shared.u64 [%rd206+16392], %rd406;
st.shared.u64 [%rd206+20488], %rd403;
st.shared.u64 [%rd206+24584], %rd400;
bra.uni BB87_34;

BB87_19:
setp.ge.s64	%p25, %rd493, %rd4;
@%p25 bra BB87_21;

mul.wide.u32 %rd177, %r13, 16;
mov.u64 %rd178, _ZN6thrust6system4cuda6detail4smemE;
add.s64 %rd179, %rd178, %rd177;
st.shared.u32 [%rd179], %r209;
st.shared.u64 [%rd179+8], %rd401;

BB87_21:
add.s32 %r112, %r13, 256;
cvt.u64.u32	%rd180, %r112;
setp.ge.s64	%p26, %rd180, %rd4;
@%p26 bra BB87_23;

mul.wide.u32 %rd181, %r13, 16;
mov.u64 %rd182, _ZN6thrust6system4cuda6detail4smemE;
add.s64 %rd183, %rd182, %rd181;
st.shared.u32 [%rd183+4096], %r210;
st.shared.u64 [%rd183+4104], %rd402;

BB87_23:
add.s32 %r115, %r13, 512;
cvt.u64.u32	%rd184, %r115;
setp.ge.s64	%p27, %rd184, %rd4;
@%p27 bra BB87_25;

mul.wide.u32 %rd185, %r13, 16;
mov.u64 %rd186, _ZN6thrust6system4cuda6detail4smemE;
add.s64 %rd187, %rd186, %rd185;
st.shared.u32 [%rd187+8192], %r212;
st.shared.u64 [%rd187+8200], %rd404;

BB87_25:
add.s32 %r118, %r13, 768;
cvt.u64.u32	%rd188, %r118;
setp.ge.s64	%p28, %rd188, %rd4;
@%p28 bra BB87_27;

mul.wide.u32 %rd189, %r13, 16;
mov.u64 %rd190, _ZN6thrust6system4cuda6detail4smemE;
add.s64 %rd191, %rd190, %rd189;
st.shared.u32 [%rd191+12288], %r213;
st.shared.u64 [%rd191+12296], %rd405;

BB87_27:
add.s32 %r121, %r13, 1024;
cvt.u64.u32	%rd192, %r121;
setp.ge.s64	%p29, %rd192, %rd4;
@%p29 bra BB87_29;

mul.wide.u32 %rd193, %r13, 16;
mov.u64 %rd194, _ZN6thrust6system4cuda6detail4smemE;
add.s64 %rd195, %rd194, %rd193;
st.shared.u32 [%rd195+16384], %r215;
st.shared.u64 [%rd195+16392], %rd406;

BB87_29:
add.s32 %r124, %r13, 1280;
cvt.u64.u32	%rd196, %r124;
setp.ge.s64	%p30, %rd196, %rd4;
@%p30 bra BB87_31;

mul.wide.u32 %rd197, %r13, 16;
mov.u64 %rd198, _ZN6thrust6system4cuda6detail4smemE;
add.s64 %rd199, %rd198, %rd197;
st.shared.u32 [%rd199+20480], %r214;
st.shared.u64 [%rd199+20488], %rd403;

BB87_31:
add.s32 %r127, %r13, 1536;
cvt.u64.u32	%rd200, %r127;
setp.ge.s64	%p31, %rd200, %rd4;
@%p31 bra BB87_34;

mul.wide.u32 %rd201, %r13, 16;
mov.u64 %rd202, _ZN6thrust6system4cuda6detail4smemE;
add.s64 %rd203, %rd202, %rd201;
st.shared.u32 [%rd203+24576], %r211;
st.shared.u64 [%rd203+24584], %rd400;

BB87_34:
setp.gt.s64	%p32, %rd3, 1791;
add.s64 %rd207, %rd493, %rd2;
shl.b64 %rd208, %rd207, 4;
add.s64 %rd35, %rd1, %rd208;
@%p32 bra BB87_49;
bra.uni BB87_35;

BB87_49:
ld.global.u32 %r240, [%rd35];
ld.global.u64 %rd432, [%rd35+8];
ld.global.u32 %r241, [%rd35+4096];
ld.global.u64 %rd433, [%rd35+4104];
ld.global.u32 %r243, [%rd35+8192];
ld.global.u64 %rd435, [%rd35+8200];
ld.global.u32 %r244, [%rd35+12288];
ld.global.u64 %rd436, [%rd35+12296];
ld.global.u32 %r246, [%rd35+16384];
ld.global.u64 %rd437, [%rd35+16392];
ld.global.u32 %r245, [%rd35+20480];
ld.global.u64 %rd434, [%rd35+20488];
ld.global.u32 %r242, [%rd35+24576];
ld.global.u64 %rd431, [%rd35+24584];
bra.uni BB87_50;

BB87_35:
mov.u32 %r130, 0;
mov.u64 %rd209, 0;
setp.ge.s64	%p33, %rd493, %rd3;
mov.u64 %rd443, %rd209;
mov.u32 %r252, %r130;
@%p33 bra BB87_37;

ld.global.u32 %r42, [%rd35];
ld.global.u64 %rd36, [%rd35+8];
mov.u64 %rd443, %rd36;
mov.u32 %r252, %r42;

BB87_37:
mov.u32 %r228, %r252;
mov.u32 %r240, %r228;
mov.u64 %rd419, %rd443;
mov.u64 %rd432, %rd419;
cvt.u32.u64	%r132, %rd493;
add.s32 %r133, %r132, 256;
cvt.u64.u32	%rd211, %r133;
setp.ge.s64	%p34, %rd211, %rd3;
mov.u64 %rd442, %rd209;
mov.u32 %r251, %r130;
@%p34 bra BB87_39;

ld.global.u32 %r251, [%rd35+4096];
ld.global.u64 %rd442, [%rd35+4104];

BB87_39:
mov.u32 %r241, %r251;
mov.u64 %rd433, %rd442;
add.s32 %r135, %r13, 512;
cvt.u64.u32	%rd213, %r135;
setp.ge.s64	%p35, %rd213, %rd3;
mov.u64 %rd441, %rd209;
mov.u32 %r250, %r130;
@%p35 bra BB87_41;

ld.global.u32 %r250, [%rd35+8192];
ld.global.u64 %rd441, [%rd35+8200];

BB87_41:
mov.u32 %r243, %r250;
mov.u64 %rd435, %rd441;
add.s32 %r137, %r13, 768;
cvt.u64.u32	%rd215, %r137;
setp.ge.s64	%p36, %rd215, %rd3;
mov.u64 %rd440, %rd209;
mov.u32 %r249, %r130;
@%p36 bra BB87_43;

ld.global.u32 %r249, [%rd35+12288];
ld.global.u64 %rd440, [%rd35+12296];

BB87_43:
mov.u32 %r244, %r249;
mov.u64 %rd436, %rd440;
add.s32 %r139, %r13, 1024;
cvt.u64.u32	%rd217, %r139;
setp.ge.s64	%p37, %rd217, %rd3;
mov.u64 %rd439, %rd209;
mov.u32 %r248, %r130;
@%p37 bra BB87_45;

ld.global.u32 %r248, [%rd35+16384];
ld.global.u64 %rd439, [%rd35+16392];

BB87_45:
mov.u32 %r246, %r248;
mov.u64 %rd437, %rd439;
add.s32 %r141, %r13, 1280;
cvt.u64.u32	%rd219, %r141;
setp.ge.s64	%p38, %rd219, %rd3;
mov.u64 %rd438, %rd209;
mov.u32 %r247, %r130;
@%p38 bra BB87_47;

ld.global.u32 %r247, [%rd35+20480];
ld.global.u64 %rd438, [%rd35+20488];

BB87_47:
mov.u32 %r245, %r247;
mov.u64 %rd434, %rd438;
add.s32 %r143, %r13, 1536;
cvt.u64.u32	%rd221, %r143;
setp.ge.s64	%p39, %rd221, %rd3;
mov.u64 %rd431, %rd209;
mov.u32 %r242, %r130;
@%p39 bra BB87_50;

ld.global.u32 %r242, [%rd35+24576];
ld.global.u64 %rd431, [%rd35+24584];

BB87_50:
add.s64 %rd222, %rd493, %rd4;
shl.b64 %rd223, %rd222, 4;
mov.u64 %rd224, _ZN6thrust6system4cuda6detail4smemE;
add.s64 %rd64, %rd224, %rd223;
@%p32 bra BB87_65;
bra.uni BB87_51;

BB87_65:
st.shared.u32 [%rd64], %r240;
st.shared.u32 [%rd64+4096], %r241;
st.shared.u32 [%rd64+8192], %r243;
st.shared.u32 [%rd64+12288], %r244;
st.shared.u32 [%rd64+16384], %r246;
st.shared.u32 [%rd64+20480], %r245;
st.shared.u32 [%rd64+24576], %r242;
st.shared.u64 [%rd64+8], %rd432;
st.shared.u64 [%rd64+4104], %rd433;
st.shared.u64 [%rd64+8200], %rd435;
st.shared.u64 [%rd64+12296], %rd436;
st.shared.u64 [%rd64+16392], %rd437;
st.shared.u64 [%rd64+20488], %rd434;
bra.uni BB87_66;

BB87_51:
setp.ge.s64	%p41, %rd493, %rd3;
@%p41 bra BB87_53;

st.shared.u32 [%rd64], %r240;
st.shared.u64 [%rd64+8], %rd432;

BB87_53:
cvt.u32.u64	%r144, %rd493;
add.s32 %r145, %r144, 256;
cvt.u64.u32	%rd225, %r145;
setp.ge.s64	%p42, %rd225, %rd3;
@%p42 bra BB87_55;

st.shared.u32 [%rd64+4096], %r241;
st.shared.u64 [%rd64+4104], %rd433;

BB87_55:
add.s32 %r146, %r13, 512;
cvt.u64.u32	%rd226, %r146;
setp.ge.s64	%p43, %rd226, %rd3;
@%p43 bra BB87_57;

st.shared.u32 [%rd64+8192], %r243;
st.shared.u64 [%rd64+8200], %rd435;

BB87_57:
add.s32 %r147, %r13, 768;
cvt.u64.u32	%rd227, %r147;
setp.ge.s64	%p44, %rd227, %rd3;
@%p44 bra BB87_59;

st.shared.u32 [%rd64+12288], %r244;
st.shared.u64 [%rd64+12296], %rd436;

BB87_59:
add.s32 %r148, %r13, 1024;
cvt.u64.u32	%rd228, %r148;
setp.ge.s64	%p45, %rd228, %rd3;
@%p45 bra BB87_61;

st.shared.u32 [%rd64+16384], %r246;
st.shared.u64 [%rd64+16392], %rd437;

BB87_61:
add.s32 %r149, %r13, 1280;
cvt.u64.u32	%rd229, %r149;
setp.ge.s64	%p46, %rd229, %rd3;
@%p46 bra BB87_63;

st.shared.u32 [%rd64+20480], %r245;
st.shared.u64 [%rd64+20488], %rd434;

BB87_63:
add.s32 %r150, %r13, 1536;
cvt.u64.u32	%rd230, %r150;
setp.ge.s64	%p47, %rd230, %rd3;
@%p47 bra BB87_67;

st.shared.u32 [%rd64+24576], %r242;

BB87_66:
st.shared.u64 [%rd64+24584], %rd431;

BB87_67:
bar.sync 0;
mul.lo.s32 %r152, %r13, 7;
cvt.u64.u32	%rd231, %r152;
add.s64 %rd65, %rd4, %rd3;
min.s64 %rd66, %rd231, %rd65;
setp.lt.s64	%p48, %rd66, %rd3;
sub.s64 %rd232, %rd66, %rd3;
selp.b64	%rd445, 0, %rd232, %p48;
min.s64 %rd444, %rd4, %rd66;
setp.ge.s64	%p49, %rd445, %rd444;
@%p49 bra BB87_70;

add.s64 %rd233, %rd4, %rd66;
add.s64 %rd69, %rd233, -1;

BB87_69:
add.s64 %rd234, %rd444, %rd445;
shr.s64 %rd235, %rd234, 1;
sub.s64 %rd236, %rd69, %rd235;
shl.b64 %rd237, %rd236, 4;
add.s64 %rd239, %rd224, %rd237;
shl.b64 %rd240, %rd235, 4;
add.s64 %rd241, %rd224, %rd240;
ld.shared.u32 %r153, [%rd241];
ld.shared.u32 %r154, [%rd239];
setp.gt.s32	%p50, %r154, %r153;
add.s64 %rd242, %rd235, 1;
selp.b64	%rd445, %rd445, %rd242, %p50;
selp.b64	%rd444, %rd235, %rd444, %p50;
setp.lt.s64	%p51, %rd445, %rd444;
@%p51 bra BB87_69;

BB87_70:
shl.b64 %rd243, %rd4, 4;
add.s64 %rd75, %rd224, %rd243;
add.s64 %rd245, %rd66, %rd4;
sub.s64 %rd76, %rd245, %rd445;
shl.b64 %rd246, %rd76, 4;
add.s64 %rd77, %rd224, %rd246;
shl.b64 %rd247, %rd445, 4;
add.s64 %rd78, %rd224, %rd247;
ld.shared.u32 %r155, [%rd78];
ld.shared.u64 %rd248, [%rd78+8];
add.u64 %rd249, %SP, 0;
cvta.to.local.u64 %rd250, %rd249;
st.local.u64 [%rd250+8], %rd248;
st.local.u32 [%rd250], %r155;
ld.shared.u32 %r156, [%rd77];
ld.shared.u64 %rd251, [%rd77+8];
add.u64 %rd252, %SP, 16;
cvta.to.local.u64 %rd253, %rd252;
st.local.u64 [%rd253+8], %rd251;
st.local.u32 [%rd253], %r156;
shl.b64 %rd254, %rd65, 4;
add.s64 %rd79, %rd224, %rd254;
mov.pred %p82, -1;
setp.ge.u64	%p53, %rd77, %rd79;
@%p53 bra BB87_73;

mov.pred %p82, 0;
setp.ge.u64	%p55, %rd78, %rd75;
@%p55 bra BB87_73;

ld.local.u32 %r157, [%rd250];
ld.local.u32 %r158, [%rd253];
setp.le.s32	%p82, %r158, %r157;

BB87_73:
selp.b64	%rd263, %rd250, %rd253, %p82;
ld.local.u32 %r70, [%rd263];
ld.local.u64 %rd80, [%rd263+8];
@%p82 bra BB87_75;
bra.uni BB87_74;

BB87_75:
mov.u64 %rd467, %rd77;
add.s64 %rd272, %rd247, %rd224;
add.s64 %rd85, %rd272, 16;
mov.u64 %rd489, %rd85;
ld.shared.u32 %r160, [%rd78+16];
st.local.u32 [%rd250], %r160;
ld.shared.u64 %rd275, [%rd78+24];
st.local.u64 [%rd250+8], %rd275;
mov.u64 %rd456, %rd77;
mov.u64 %rd478, %rd85;
bra.uni BB87_76;

BB87_74:
mov.u64 %rd489, %rd78;
add.s64 %rd266, %rd246, %rd224;
add.s64 %rd82, %rd266, 16;
mov.u64 %rd467, %rd82;
ld.shared.u32 %r159, [%rd77+16];
st.local.u32 [%rd253], %r159;
ld.shared.u64 %rd269, [%rd77+24];
st.local.u64 [%rd253+8], %rd269;
mov.u64 %rd456, %rd82;
mov.u64 %rd478, %rd78;

BB87_76:
mov.u64 %rd90, %rd489;
mov.u64 %rd477, %rd478;
mov.u64 %rd88, %rd467;
mov.u64 %rd455, %rd456;
mov.pred %p83, -1;
setp.ge.u64	%p57, %rd455, %rd79;
@%p57 bra BB87_79;

mov.pred %p83, 0;
setp.ge.u64	%p59, %rd477, %rd75;
@%p59 bra BB87_79;

ld.local.u32 %r161, [%rd250];
ld.local.u32 %r162, [%rd253];
setp.le.s32	%p83, %r162, %r161;

BB87_79:
selp.b64	%rd284, %rd250, %rd253, %p83;
ld.local.u32 %r71, [%rd284];
ld.local.u64 %rd91, [%rd284+8];
@%p83 bra BB87_81;
bra.uni BB87_80;

BB87_81:
add.s64 %rd477, %rd477, 16;
add.s64 %rd95, %rd90, 16;
ld.shared.u32 %r164, [%rd90+16];
st.local.u32 [%rd250], %r164;
ld.shared.u64 %rd290, [%rd90+24];
st.local.u64 [%rd250+8], %rd290;
mov.u64 %rd466, %rd88;
mov.u64 %rd488, %rd95;
bra.uni BB87_82;

BB87_80:
add.s64 %rd455, %rd455, 16;
add.s64 %rd93, %rd88, 16;
ld.shared.u32 %r163, [%rd88+16];
st.local.u32 [%rd253], %r163;
ld.shared.u64 %rd287, [%rd88+24];
st.local.u64 [%rd253+8], %rd287;
mov.u64 %rd466, %rd93;
mov.u64 %rd488, %rd90;

BB87_82:
mov.u64 %rd99, %rd488;
mov.u64 %rd476, %rd477;
mov.u64 %rd97, %rd466;
mov.u64 %rd454, %rd455;
mov.pred %p84, -1;
setp.ge.u64	%p61, %rd454, %rd79;
@%p61 bra BB87_85;

mov.pred %p84, 0;
setp.ge.u64	%p63, %rd476, %rd75;
@%p63 bra BB87_85;

ld.local.u32 %r165, [%rd250];
ld.local.u32 %r166, [%rd253];
setp.le.s32	%p84, %r166, %r165;

BB87_85:
selp.b64	%rd299, %rd250, %rd253, %p84;
ld.local.u32 %r72, [%rd299];
ld.local.u64 %rd100, [%rd299+8];
@%p84 bra BB87_87;
bra.uni BB87_86;

BB87_87:
add.s64 %rd476, %rd476, 16;
add.s64 %rd104, %rd99, 16;
ld.shared.u32 %r168, [%rd99+16];
st.local.u32 [%rd250], %r168;
ld.shared.u64 %rd305, [%rd99+24];
st.local.u64 [%rd250+8], %rd305;
mov.u64 %rd465, %rd97;
mov.u64 %rd487, %rd104;
bra.uni BB87_88;

BB87_86:
add.s64 %rd454, %rd454, 16;
add.s64 %rd102, %rd97, 16;
ld.shared.u32 %r167, [%rd97+16];
st.local.u32 [%rd253], %r167;
ld.shared.u64 %rd302, [%rd97+24];
st.local.u64 [%rd253+8], %rd302;
mov.u64 %rd465, %rd102;
mov.u64 %rd487, %rd99;

BB87_88:
mov.u64 %rd108, %rd487;
mov.u64 %rd475, %rd476;
mov.u64 %rd106, %rd465;
mov.u64 %rd453, %rd454;
mov.pred %p85, -1;
setp.ge.u64	%p65, %rd453, %rd79;
@%p65 bra BB87_91;

mov.pred %p85, 0;
setp.ge.u64	%p67, %rd475, %rd75;
@%p67 bra BB87_91;

ld.local.u32 %r169, [%rd250];
ld.local.u32 %r170, [%rd253];
setp.le.s32	%p85, %r170, %r169;

BB87_91:
selp.b64	%rd314, %rd250, %rd253, %p85;
ld.local.u32 %r73, [%rd314];
ld.local.u64 %rd109, [%rd314+8];
@%p85 bra BB87_93;
bra.uni BB87_92;

BB87_93:
add.s64 %rd475, %rd475, 16;
add.s64 %rd113, %rd108, 16;
ld.shared.u32 %r172, [%rd108+16];
st.local.u32 [%rd250], %r172;
ld.shared.u64 %rd320, [%rd108+24];
st.local.u64 [%rd250+8], %rd320;
mov.u64 %rd464, %rd106;
mov.u64 %rd486, %rd113;
bra.uni BB87_94;

BB87_92:
add.s64 %rd453, %rd453, 16;
add.s64 %rd111, %rd106, 16;
ld.shared.u32 %r171, [%rd106+16];
st.local.u32 [%rd253], %r171;
ld.shared.u64 %rd317, [%rd106+24];
st.local.u64 [%rd253+8], %rd317;
mov.u64 %rd464, %rd111;
mov.u64 %rd486, %rd108;

BB87_94:
mov.u64 %rd117, %rd486;
mov.u64 %rd474, %rd475;
mov.u64 %rd115, %rd464;
mov.u64 %rd452, %rd453;
mov.pred %p86, -1;
setp.ge.u64	%p69, %rd452, %rd79;
@%p69 bra BB87_97;

mov.pred %p86, 0;
setp.ge.u64	%p71, %rd474, %rd75;
@%p71 bra BB87_97;

ld.local.u32 %r173, [%rd250];
ld.local.u32 %r174, [%rd253];
setp.le.s32	%p86, %r174, %r173;

BB87_97:
selp.b64	%rd329, %rd250, %rd253, %p86;
ld.local.u32 %r74, [%rd329];
ld.local.u64 %rd118, [%rd329+8];
@%p86 bra BB87_99;
bra.uni BB87_98;

BB87_99:
add.s64 %rd474, %rd474, 16;
add.s64 %rd122, %rd117, 16;
ld.shared.u32 %r176, [%rd117+16];
st.local.u32 [%rd250], %r176;
ld.shared.u64 %rd335, [%rd117+24];
st.local.u64 [%rd250+8], %rd335;
mov.u64 %rd463, %rd115;
mov.u64 %rd485, %rd122;
bra.uni BB87_100;

BB87_98:
add.s64 %rd452, %rd452, 16;
add.s64 %rd120, %rd115, 16;
ld.shared.u32 %r175, [%rd115+16];
st.local.u32 [%rd253], %r175;
ld.shared.u64 %rd332, [%rd115+24];
st.local.u64 [%rd253+8], %rd332;
mov.u64 %rd463, %rd120;
mov.u64 %rd485, %rd117;

BB87_100:
mov.u64 %rd126, %rd485;
mov.u64 %rd473, %rd474;
mov.u64 %rd124, %rd463;
mov.u64 %rd451, %rd452;
mov.pred %p87, -1;
setp.ge.u64	%p73, %rd451, %rd79;
@%p73 bra BB87_103;

mov.pred %p87, 0;
setp.ge.u64	%p75, %rd473, %rd75;
@%p75 bra BB87_103;

ld.local.u32 %r177, [%rd250];
ld.local.u32 %r178, [%rd253];
setp.le.s32	%p87, %r178, %r177;

BB87_103:
selp.b64	%rd344, %rd250, %rd253, %p87;
ld.local.u32 %r75, [%rd344];
ld.local.u64 %rd127, [%rd344+8];
@%p87 bra BB87_105;
bra.uni BB87_104;

BB87_105:
add.s64 %rd473, %rd473, 16;
add.s64 %rd131, %rd126, 16;
ld.shared.u32 %r180, [%rd126+16];
st.local.u32 [%rd250], %r180;
ld.shared.u64 %rd350, [%rd126+24];
st.local.u64 [%rd250+8], %rd350;
mov.u64 %rd462, %rd124;
mov.u64 %rd484, %rd131;
bra.uni BB87_106;

BB87_104:
add.s64 %rd451, %rd451, 16;
add.s64 %rd129, %rd124, 16;
ld.shared.u32 %r179, [%rd124+16];
st.local.u32 [%rd253], %r179;
ld.shared.u64 %rd347, [%rd124+24];
st.local.u64 [%rd253+8], %rd347;
mov.u64 %rd462, %rd129;
mov.u64 %rd484, %rd126;

BB87_106:
mov.pred %p88, -1;
setp.ge.u64	%p77, %rd451, %rd79;
@%p77 bra BB87_109;

mov.pred %p88, 0;
setp.ge.u64	%p79, %rd473, %rd75;
@%p79 bra BB87_109;

ld.local.u32 %r181, [%rd250];
ld.local.u32 %r182, [%rd253];
setp.le.s32	%p88, %r182, %r181;

BB87_109:
selp.b64	%rd362, %rd250, %rd253, %p88;
ld.local.u32 %r76, [%rd362];
ld.local.u64 %rd136, [%rd362+8];
@%p88 bra BB87_111;
bra.uni BB87_110;

BB87_111:
ld.shared.u32 %r184, [%rd484+16];
st.local.u32 [%rd250], %r184;
ld.shared.u64 %rd368, [%rd484+24];
st.local.u64 [%rd250+8], %rd368;
bra.uni BB87_112;

BB87_110:
ld.shared.u32 %r183, [%rd462+16];
st.local.u32 [%rd253], %r183;
ld.shared.u64 %rd365, [%rd462+24];
st.local.u64 [%rd253+8], %rd365;

BB87_112:
bar.sync 0;
mul.wide.u32 %rd369, %r152, 16;
add.s64 %rd371, %rd224, %rd369;
st.shared.u32 [%rd371], %r70;
st.shared.u32 [%rd371+16], %r71;
st.shared.u32 [%rd371+32], %r72;
st.shared.u32 [%rd371+48], %r73;
st.shared.u32 [%rd371+64], %r74;
st.shared.u32 [%rd371+80], %r75;
st.shared.u32 [%rd371+96], %r76;
st.shared.u64 [%rd371+8], %rd80;
st.shared.u64 [%rd371+24], %rd91;
st.shared.u64 [%rd371+40], %rd100;
st.shared.u64 [%rd371+56], %rd109;
st.shared.u64 [%rd371+72], %rd118;
st.shared.u64 [%rd371+88], %rd127;
st.shared.u64 [%rd371+104], %rd136;
bar.sync 0;
setp.ge.s64	%p80, %rd493, %rd65;
@%p80 bra BB87_115;

cvta.to.global.u64 %rd372, %rd153;
cvta.to.global.u64 %rd373, %rd154;
cvt.u64.u32	%rd374, %r13;
mul.wide.u32 %rd375, %r13, 16;
add.s64 %rd492, %rd224, %rd375;
mul.wide.u32 %rd377, %r79, 1792;
add.s64 %rd378, %rd377, %rd374;
shl.b64 %rd379, %rd378, 3;
add.s64 %rd491, %rd373, %rd379;
shl.b64 %rd380, %rd378, 2;
add.s64 %rd490, %rd372, %rd380;

BB87_114:
ld.shared.u32 %r188, [%rd492];
st.global.u32 [%rd490], %r188;
ld.shared.u64 %rd381, [%rd492+8];
st.global.u64 [%rd491], %rd381;
add.s64 %rd492, %rd492, 4096;
add.s64 %rd491, %rd491, 2048;
add.s64 %rd490, %rd490, 1024;
add.s64 %rd493, %rd493, 256;
setp.lt.s64	%p81, %rd493, %rd65;
@%p81 bra BB87_114;

BB87_115:
bar.sync 0;
ret;
}


.visible .entry _ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24virtualized_smem_closureINS3_23stable_sort_each_detail29stable_sort_each_copy_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEENS_12zip_iteratorINS_5tupleINS_10device_ptrIiEENSC_IlEENS_9null_typeESF_SF_SF_SF_SF_SF_SF_EEEElNS_6detail15normal_iteratorINS_7pointerINSB_IilSF_SF_SF_SF_SF_SF_SF_SF_EENSI_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESQ_EEEENSI_13compare_firstI10ThrustLTOpIiEEEEEPSL_EEEEvT_(
.param .align 8 .b8 _ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24virtualized_smem_closureINS3_23stable_sort_each_detail29stable_sort_each_copy_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEENS_12zip_iteratorINS_5tupleINS_10device_ptrIiEENSC_IlEENS_9null_typeESF_SF_SF_SF_SF_SF_SF_EEEElNS_6detail15normal_iteratorINS_7pointerINSB_IilSF_SF_SF_SF_SF_SF_SF_SF_EENSI_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESQ_EEEENSI_13compare_firstI10ThrustLTOpIiEEEEEPSL_EEEEvT__param_0[56]
)
.maxntid 256, 1, 1
.minnctapersm 1
{
.local .align 8 .b8 __local_depot88[144];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<141>;
.reg .b16 %rs<4>;
.reg .b32 %r<450>;
.reg .b64 %rd<608>;


mov.u64 %rd607, __local_depot88;
cvta.local.u64 %SP, %rd607;
ld.param.u64 %rd196, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24virtualized_smem_closureINS3_23stable_sort_each_detail29stable_sort_each_copy_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEENS_12zip_iteratorINS_5tupleINS_10device_ptrIiEENSC_IlEENS_9null_typeESF_SF_SF_SF_SF_SF_SF_EEEElNS_6detail15normal_iteratorINS_7pointerINSB_IilSF_SF_SF_SF_SF_SF_SF_SF_EENSI_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESQ_EEEENSI_13compare_firstI10ThrustLTOpIiEEEEEPSL_EEEEvT__param_0+48];
ld.param.u64 %rd192, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24virtualized_smem_closureINS3_23stable_sort_each_detail29stable_sort_each_copy_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEENS_12zip_iteratorINS_5tupleINS_10device_ptrIiEENSC_IlEENS_9null_typeESF_SF_SF_SF_SF_SF_SF_EEEElNS_6detail15normal_iteratorINS_7pointerINSB_IilSF_SF_SF_SF_SF_SF_SF_SF_EENSI_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESQ_EEEENSI_13compare_firstI10ThrustLTOpIiEEEEEPSL_EEEEvT__param_0+8];
ld.param.u64 %rd191, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24virtualized_smem_closureINS3_23stable_sort_each_detail29stable_sort_each_copy_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEENS_12zip_iteratorINS_5tupleINS_10device_ptrIiEENSC_IlEENS_9null_typeESF_SF_SF_SF_SF_SF_SF_EEEElNS_6detail15normal_iteratorINS_7pointerINSB_IilSF_SF_SF_SF_SF_SF_SF_SF_EENSI_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESQ_EEEENSI_13compare_firstI10ThrustLTOpIiEEEEEPSL_EEEEvT__param_0];
ld.param.u64 %rd193, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24virtualized_smem_closureINS3_23stable_sort_each_detail29stable_sort_each_copy_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEENS_12zip_iteratorINS_5tupleINS_10device_ptrIiEENSC_IlEENS_9null_typeESF_SF_SF_SF_SF_SF_SF_EEEElNS_6detail15normal_iteratorINS_7pointerINSB_IilSF_SF_SF_SF_SF_SF_SF_SF_EENSI_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESQ_EEEENSI_13compare_firstI10ThrustLTOpIiEEEEEPSL_EEEEvT__param_0+16];
ld.param.u64 %rd195, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24virtualized_smem_closureINS3_23stable_sort_each_detail29stable_sort_each_copy_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEENS_12zip_iteratorINS_5tupleINS_10device_ptrIiEENSC_IlEENS_9null_typeESF_SF_SF_SF_SF_SF_SF_EEEElNS_6detail15normal_iteratorINS_7pointerINSB_IilSF_SF_SF_SF_SF_SF_SF_SF_EENSI_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESQ_EEEENSI_13compare_firstI10ThrustLTOpIiEEEEEPSL_EEEEvT__param_0+40];
mov.u32 %r132, %ctaid.x;
cvt.u64.u32	%rd197, %r132;
mul.lo.s64 %rd1, %rd197, %rd195;
mul.lo.s32 %r133, %r132, 1792;
cvt.u64.u32	%rd198, %r133;
sub.s64 %rd199, %rd193, %rd198;
cvt.u32.u64	%r134, %rd199;
mov.u32 %r135, 1792;
min.u32 %r1, %r134, %r135;
add.u64 %rd200, %SP, 16;
cvta.to.local.u64 %rd2, %rd200;
add.u64 %rd201, %SP, 0;
cvta.to.local.u64 %rd3, %rd201;
add.u64 %rd202, %SP, 32;
cvta.to.local.u64 %rd4, %rd202;
cvta.to.global.u64 %rd203, %rd191;
cvta.to.global.u64 %rd204, %rd192;
cvta.to.global.u64 %rd5, %rd196;
setp.gt.u32	%p16, %r1, 1791;
mov.u32 %r449, %tid.x;
cvt.u64.u32	%rd205, %r449;
add.s64 %rd206, %rd205, %rd198;
shl.b64 %rd207, %rd206, 2;
add.s64 %rd6, %rd203, %rd207;
shl.b64 %rd208, %rd206, 3;
add.s64 %rd7, %rd204, %rd208;
@%p16 bra BB88_15;
bra.uni BB88_1;

BB88_15:
ld.global.u32 %r257, [%rd6];
ld.global.u64 %rd355, [%rd7];
ld.global.u32 %r258, [%rd6+1024];
ld.global.u64 %rd356, [%rd7+2048];
ld.global.u32 %r259, [%rd6+2048];
ld.global.u64 %rd357, [%rd7+4096];
ld.global.u32 %r260, [%rd6+3072];
ld.global.u64 %rd345, [%rd7+6144];
ld.global.u32 %r243, [%rd6+4096];
ld.global.u64 %rd344, [%rd7+8192];
ld.global.u32 %r244, [%rd6+5120];
ld.global.u64 %rd346, [%rd7+10240];
ld.global.u32 %r245, [%rd6+6144];
ld.global.u64 %rd361, [%rd7+12288];
bra.uni BB88_16;

BB88_1:
mov.u32 %r136, 0;
mov.u64 %rd209, 0;
setp.ge.u32	%p17, %r449, %r1;
mov.u64 %rd360, %rd209;
mov.u32 %r264, %r136;
@%p17 bra BB88_3;

ld.global.u32 %r3, [%rd6];
ld.global.u64 %rd8, [%rd7];
mov.u64 %rd360, %rd8;
mov.u32 %r264, %r3;

BB88_3:
mov.u32 %r249, %r264;
mov.u32 %r257, %r249;
mov.u64 %rd349, %rd360;
mov.u64 %rd355, %rd349;
add.s32 %r138, %r449, 256;
setp.ge.u32	%p18, %r138, %r1;
mov.u64 %rd359, %rd209;
mov.u32 %r263, %r136;
@%p18 bra BB88_5;

ld.global.u32 %r263, [%rd6+1024];
ld.global.u64 %rd359, [%rd7+2048];

BB88_5:
mov.u32 %r258, %r263;
mov.u64 %rd356, %rd359;
add.s32 %r140, %r449, 512;
setp.ge.u32	%p19, %r140, %r1;
mov.u64 %rd358, %rd209;
mov.u32 %r262, %r136;
@%p19 bra BB88_7;

ld.global.u32 %r262, [%rd6+2048];
ld.global.u64 %rd358, [%rd7+4096];

BB88_7:
mov.u32 %r259, %r262;
mov.u64 %rd357, %rd358;
mov.u64 %rd345, 0;
add.s32 %r142, %r449, 768;
setp.ge.u32	%p20, %r142, %r1;
mov.u32 %r261, %r136;
@%p20 bra BB88_9;

ld.global.u32 %r261, [%rd6+3072];
ld.global.u64 %rd345, [%rd7+6144];

BB88_9:
mov.u32 %r260, %r261;
mov.u32 %r243, 0;
mov.u64 %rd344, 0;
add.s32 %r144, %r449, 1024;
setp.ge.u32	%p21, %r144, %r1;
@%p21 bra BB88_11;

ld.global.u32 %r243, [%rd6+4096];
ld.global.u64 %rd344, [%rd7+8192];

BB88_11:
mov.u32 %r244, 0;
mov.u64 %rd346, 0;
add.s32 %r146, %r449, 1280;
setp.ge.u32	%p22, %r146, %r1;
@%p22 bra BB88_13;

ld.global.u32 %r244, [%rd6+5120];
ld.global.u64 %rd346, [%rd7+10240];

BB88_13:
mov.u32 %r245, 0;
mov.u64 %rd361, 0;
add.s32 %r148, %r449, 1536;
setp.ge.u32	%p23, %r148, %r1;
@%p23 bra BB88_16;

ld.global.u32 %r245, [%rd6+6144];
ld.global.u64 %rd361, [%rd7+12288];

BB88_16:
add.s64 %rd217, %rd205, %rd1;
shl.b64 %rd218, %rd217, 4;
add.s64 %rd35, %rd5, %rd218;
@%p16 bra BB88_31;
bra.uni BB88_17;

BB88_31:
st.global.u32 [%rd35], %r257;
st.global.u32 [%rd35+4096], %r258;
st.global.u32 [%rd35+8192], %r259;
st.global.u32 [%rd35+12288], %r260;
st.global.u32 [%rd35+16384], %r243;
st.global.u32 [%rd35+20480], %r244;
st.global.u32 [%rd35+24576], %r245;
st.global.u64 [%rd35+8], %rd355;
st.global.u64 [%rd35+4104], %rd356;
st.global.u64 [%rd35+8200], %rd357;
st.global.u64 [%rd35+12296], %rd345;
st.global.u64 [%rd35+16392], %rd344;
st.global.u64 [%rd35+20488], %rd346;
bra.uni BB88_32;

BB88_17:
setp.ge.u32	%p25, %r449, %r1;
@%p25 bra BB88_19;

st.global.u32 [%rd35], %r257;
st.global.u64 [%rd35+8], %rd355;

BB88_19:
add.s32 %r149, %r449, 256;
setp.ge.u32	%p26, %r149, %r1;
@%p26 bra BB88_21;

st.global.u32 [%rd35+4096], %r258;
st.global.u64 [%rd35+4104], %rd356;

BB88_21:
add.s32 %r150, %r449, 512;
setp.ge.u32	%p27, %r150, %r1;
@%p27 bra BB88_23;

st.global.u32 [%rd35+8192], %r259;
st.global.u64 [%rd35+8200], %rd357;

BB88_23:
add.s32 %r151, %r449, 768;
setp.ge.u32	%p28, %r151, %r1;
@%p28 bra BB88_25;

st.global.u32 [%rd35+12288], %r260;
st.global.u64 [%rd35+12296], %rd345;

BB88_25:
add.s32 %r152, %r449, 1024;
setp.ge.u32	%p29, %r152, %r1;
@%p29 bra BB88_27;

st.global.u32 [%rd35+16384], %r243;
st.global.u64 [%rd35+16392], %rd344;

BB88_27:
add.s32 %r153, %r449, 1280;
setp.ge.u32	%p30, %r153, %r1;
@%p30 bra BB88_29;

st.global.u32 [%rd35+20480], %r244;
st.global.u64 [%rd35+20488], %rd346;

BB88_29:
add.s32 %r154, %r449, 1536;
setp.ge.u32	%p31, %r154, %r1;
@%p31 bra BB88_33;

st.global.u32 [%rd35+24576], %r245;

BB88_32:
st.global.u64 [%rd35+24584], %rd361;

BB88_33:
bar.sync 0;
mov.u32 %r155, 0;
st.local.u32 [%rd4], %r155;
st.local.u32 [%rd4+16], %r155;
st.local.u32 [%rd4+32], %r155;
st.local.u32 [%rd4+48], %r155;
st.local.u32 [%rd4+64], %r155;
st.local.u32 [%rd4+80], %r155;
st.local.u32 [%rd4+96], %r155;
mov.u64 %rd219, 0;
st.local.u64 [%rd4+8], %rd219;
st.local.u64 [%rd4+24], %rd219;
st.local.u64 [%rd4+40], %rd219;
st.local.u64 [%rd4+56], %rd219;
st.local.u64 [%rd4+72], %rd219;
st.local.u64 [%rd4+88], %rd219;
st.local.u64 [%rd4+104], %rd219;
mul.lo.s32 %r32, %r449, 7;
add.s32 %r156, %r32, 7;
setp.gt.u32	%p32, %r156, %r1;
mad.lo.s32 %r33, %r449, -7, %r1;
selp.b32	%r34, %r33, 7, %p32;
cvt.u64.u32	%rd220, %r32;
add.s64 %rd221, %rd220, %rd1;
setp.eq.s32	%p33, %r34, 0;
shl.b64 %rd222, %rd221, 4;
add.s64 %rd37, %rd5, %rd222;
mov.u64 %rd548, %rd219;
@%p33 bra BB88_35;

ld.global.u32 %r157, [%rd37];
st.local.u32 [%rd4], %r157;
ld.global.u64 %rd38, [%rd37+8];
st.local.u64 [%rd4+8], %rd38;
mov.u64 %rd548, %rd38;

BB88_35:
mov.u64 %rd365, %rd548;
mov.u64 %rd537, %rd365;
setp.lt.u32	%p34, %r34, 2;
mov.u32 %r435, %r155;
mov.u64 %rd547, %rd219;
@%p34 bra BB88_37;

ld.global.u32 %r35, [%rd37+16];
st.local.u32 [%rd4+16], %r35;
ld.global.u64 %rd547, [%rd37+24];
st.local.u64 [%rd4+24], %rd547;
mov.u32 %r435, %r35;

BB88_37:
mov.u64 %rd538, %rd547;
mov.u32 %r267, %r435;
mov.u32 %r427, %r267;
setp.lt.u32	%p35, %r34, 3;
mov.u32 %r434, %r155;
mov.u64 %rd546, %rd219;
@%p35 bra BB88_39;

ld.global.u32 %r434, [%rd37+32];
st.local.u32 [%rd4+32], %r434;
ld.global.u64 %rd546, [%rd37+40];
st.local.u64 [%rd4+40], %rd546;

BB88_39:
mov.u64 %rd539, %rd546;
mov.u32 %r429, %r434;
setp.lt.u32	%p36, %r34, 4;
mov.u32 %r433, %r155;
mov.u64 %rd545, %rd219;
@%p36 bra BB88_41;

ld.global.u32 %r433, [%rd37+48];
st.local.u32 [%rd4+48], %r433;
ld.global.u64 %rd545, [%rd37+56];
st.local.u64 [%rd4+56], %rd545;

BB88_41:
mov.u64 %rd540, %rd545;
mov.u32 %r428, %r433;
mov.u32 %r440, 0;
mov.u64 %rd553, 0;
setp.lt.u32	%p37, %r34, 5;
@%p37 bra BB88_43;

ld.global.u32 %r440, [%rd37+64];
st.local.u32 [%rd4+64], %r440;
ld.global.u64 %rd553, [%rd37+72];
st.local.u64 [%rd4+72], %rd553;

BB88_43:
mov.u64 %rd551, %rd553;
mov.u32 %r438, %r440;
mov.u32 %r443, 0;
mov.u64 %rd556, 0;
setp.lt.u32	%p38, %r34, 6;
@%p38 bra BB88_45;

ld.global.u32 %r443, [%rd37+80];
st.local.u32 [%rd4+80], %r443;
ld.global.u64 %rd556, [%rd37+88];
st.local.u64 [%rd4+88], %rd556;

BB88_45:
mov.u64 %rd554, %rd556;
mov.u32 %r441, %r443;
mov.u32 %r445, 0;
mov.u64 %rd558, 0;
setp.lt.u32	%p39, %r34, 7;
@%p39 bra BB88_47;

ld.global.u32 %r445, [%rd37+96];
st.local.u32 [%rd4+96], %r445;
ld.global.u64 %rd558, [%rd37+104];
st.local.u64 [%rd4+104], %rd558;

BB88_47:
mov.u64 %rd557, %rd558;
mov.u32 %r444, %r445;
setp.gt.u32	%p40, %r34, 6;
@%p40 bra BB88_74;

ld.local.u32 %r164, [%rd4];
ld.local.u64 %rd229, [%rd4+8];
st.local.u64 [%rd3+8], %rd229;
st.local.u32 [%rd3], %r164;
@%p34 bra BB88_50;

ld.local.u32 %r165, [%rd3];
setp.lt.s32	%p42, %r165, %r427;
max.s32 %r166, %r427, %r165;
add.s64 %rd234, %rd4, 16;
selp.b64	%rd235, %rd234, %rd3, %p42;
st.local.u32 [%rd3], %r166;
ld.local.u64 %rd236, [%rd235+8];
st.local.u64 [%rd3+8], %rd236;

BB88_50:
@%p35 bra BB88_52;

ld.local.u32 %r167, [%rd3];
setp.lt.s32	%p44, %r167, %r429;
max.s32 %r168, %r429, %r167;
add.s64 %rd239, %rd4, 32;
selp.b64	%rd240, %rd239, %rd3, %p44;
st.local.u32 [%rd3], %r168;
ld.local.u64 %rd241, [%rd240+8];
st.local.u64 [%rd3+8], %rd241;

BB88_52:
@%p36 bra BB88_54;

ld.local.u32 %r169, [%rd3];
setp.lt.s32	%p46, %r169, %r428;
max.s32 %r170, %r428, %r169;
add.s64 %rd244, %rd4, 48;
selp.b64	%rd245, %rd244, %rd3, %p46;
st.local.u32 [%rd3], %r170;
ld.local.u64 %rd246, [%rd245+8];
st.local.u64 [%rd3+8], %rd246;

BB88_54:
@%p37 bra BB88_56;

ld.local.u32 %r171, [%rd3];
setp.lt.s32	%p48, %r171, %r438;
max.s32 %r172, %r438, %r171;
add.s64 %rd249, %rd4, 64;
selp.b64	%rd250, %rd249, %rd3, %p48;
st.local.u32 [%rd3], %r172;
ld.local.u64 %rd251, [%rd250+8];
st.local.u64 [%rd3+8], %rd251;

BB88_56:
@%p38 bra BB88_58;

ld.local.u32 %r173, [%rd3];
setp.lt.s32	%p50, %r173, %r441;
max.s32 %r174, %r441, %r173;
add.s64 %rd254, %rd4, 80;
selp.b64	%rd255, %rd254, %rd3, %p50;
st.local.u32 [%rd3], %r174;
ld.local.u64 %rd256, [%rd255+8];
st.local.u64 [%rd3+8], %rd256;

BB88_58:
@%p39 bra BB88_60;

ld.local.u32 %r175, [%rd3];
setp.lt.s32	%p52, %r175, %r444;
max.s32 %r176, %r444, %r175;
add.s64 %rd259, %rd4, 96;
selp.b64	%rd260, %rd259, %rd3, %p52;
st.local.u32 [%rd3], %r176;
ld.local.u64 %rd261, [%rd260+8];
st.local.u64 [%rd3+8], %rd261;

BB88_60:
setp.ne.s32	%p53, %r34, 0;
mov.u64 %rd544, %rd537;
@%p53 bra BB88_62;

ld.local.u32 %r177, [%rd3];
st.local.u32 [%rd4], %r177;
ld.local.u64 %rd544, [%rd3+8];
st.local.u64 [%rd4+8], %rd544;

BB88_62:
mov.u64 %rd537, %rd544;
setp.gt.u32	%p54, %r34, 1;
mov.u32 %r432, %r427;
mov.u64 %rd543, %rd538;
@%p54 bra BB88_64;

ld.local.u32 %r432, [%rd3];
st.local.u32 [%rd4+16], %r432;
ld.local.u64 %rd543, [%rd3+8];
st.local.u64 [%rd4+24], %rd543;

BB88_64:
mov.u64 %rd538, %rd543;
mov.u32 %r427, %r432;
setp.gt.u32	%p55, %r34, 2;
mov.u32 %r431, %r429;
mov.u64 %rd542, %rd539;
@%p55 bra BB88_66;

ld.local.u32 %r431, [%rd3];
st.local.u32 [%rd4+32], %r431;
ld.local.u64 %rd542, [%rd3+8];
st.local.u64 [%rd4+40], %rd542;

BB88_66:
mov.u64 %rd539, %rd542;
mov.u32 %r429, %r431;
setp.gt.u32	%p56, %r34, 3;
mov.u32 %r430, %r428;
mov.u64 %rd541, %rd540;
@%p56 bra BB88_68;

ld.local.u32 %r430, [%rd3];
st.local.u32 [%rd4+48], %r430;
ld.local.u64 %rd541, [%rd3+8];
st.local.u64 [%rd4+56], %rd541;

BB88_68:
mov.u64 %rd540, %rd541;
mov.u32 %r428, %r430;
setp.gt.u32	%p57, %r34, 4;
mov.u32 %r439, %r438;
mov.u64 %rd552, %rd551;
@%p57 bra BB88_70;

ld.local.u32 %r439, [%rd3];
st.local.u32 [%rd4+64], %r439;
ld.local.u64 %rd552, [%rd3+8];
st.local.u64 [%rd4+72], %rd552;

BB88_70:
mov.u64 %rd551, %rd552;
mov.u32 %r438, %r439;
setp.gt.u32	%p58, %r34, 5;
mov.u32 %r442, %r441;
mov.u64 %rd555, %rd554;
@%p58 bra BB88_72;

ld.local.u32 %r442, [%rd3];
st.local.u32 [%rd4+80], %r442;
ld.local.u64 %rd555, [%rd3+8];
st.local.u64 [%rd4+88], %rd555;

BB88_72:
mov.u64 %rd554, %rd555;
mov.u32 %r441, %r442;
@%p40 bra BB88_74;

ld.local.u32 %r444, [%rd3];
st.local.u32 [%rd4+96], %r444;
ld.local.u64 %rd557, [%rd3+8];
st.local.u64 [%rd4+104], %rd557;

BB88_74:
mov.u64 %rd492, %rd537;
mov.u64 %rd493, %rd538;
mov.u64 %rd494, %rd539;
mov.u64 %rd495, %rd540;
mov.u64 %rd496, %rd551;
mov.u64 %rd497, %rd554;
mov.u64 %rd498, %rd557;
mov.u32 %r384, %r427;
mov.u32 %r386, %r428;
mov.u32 %r385, %r429;
mov.u32 %r388, %r441;
mov.u32 %r387, %r438;
mov.u32 %r389, %r444;
mul.lo.s32 %r235, %r449, 7;
setp.ge.u32	%p60, %r235, %r1;
@%p60 bra BB88_117;

ld.local.u32 %r64, [%rd4];
setp.ge.s32	%p61, %r384, %r64;
mov.u32 %r425, %r384;
mov.u32 %r426, %r64;
mov.u64 %rd535, %rd493;
mov.u64 %rd536, %rd492;
@%p61 bra BB88_77;

st.local.u32 [%rd4], %r384;
st.local.u32 [%rd4+16], %r64;
st.local.u64 [%rd4+8], %rd493;
st.local.u64 [%rd4+24], %rd492;
mov.u32 %r306, %r384;
mov.u32 %r425, %r64;
mov.u32 %r426, %r306;
mov.u64 %rd536, %rd493;
mov.u64 %rd535, %rd492;

BB88_77:
mov.u64 %rd531, %rd535;
mov.u64 %rd526, %rd536;
mov.u32 %r421, %r425;
mov.u32 %r416, %r426;
setp.ge.s32	%p62, %r386, %r385;
mov.u32 %r423, %r385;
mov.u32 %r424, %r386;
mov.u64 %rd534, %rd495;
mov.u64 %rd533, %rd494;
@%p62 bra BB88_79;

st.local.u32 [%rd4+32], %r386;
st.local.u32 [%rd4+48], %r385;
st.local.u64 [%rd4+40], %rd495;
st.local.u64 [%rd4+56], %rd494;
mov.u32 %r424, %r385;
mov.u32 %r423, %r386;
mov.u64 %rd533, %rd495;
mov.u64 %rd534, %rd494;

BB88_79:
mov.u64 %rd75, %rd533;
mov.u64 %rd529, %rd534;
mov.u32 %r68, %r423;
mov.u32 %r419, %r424;
setp.ge.s32	%p63, %r388, %r387;
mov.u32 %r436, %r387;
mov.u32 %r437, %r388;
mov.u64 %rd550, %rd497;
mov.u64 %rd549, %rd496;
@%p63 bra BB88_81;

st.local.u32 [%rd4+64], %r388;
st.local.u32 [%rd4+80], %r387;
st.local.u64 [%rd4+72], %rd497;
st.local.u64 [%rd4+88], %rd496;
mov.u32 %r437, %r387;
mov.u32 %r436, %r388;
mov.u64 %rd549, %rd497;
mov.u64 %rd550, %rd496;

BB88_81:
mov.u64 %rd77, %rd549;
mov.u64 %rd76, %rd550;
mov.u32 %r70, %r436;
mov.u32 %r69, %r437;
setp.ge.s32	%p64, %r68, %r421;
mov.u32 %r422, %r68;
mov.u64 %rd532, %rd75;
@%p64 bra BB88_83;

st.local.u32 [%rd4+16], %r68;
st.local.u32 [%rd4+32], %r421;
st.local.u64 [%rd4+24], %rd75;
st.local.u64 [%rd4+40], %rd531;
mov.u32 %r311, %r421;
mov.u32 %r421, %r68;
mov.u32 %r422, %r311;
mov.u64 %rd415, %rd531;
mov.u64 %rd531, %rd75;
mov.u64 %rd532, %rd415;

BB88_83:
mov.u64 %rd79, %rd531;
mov.u64 %rd523, %rd532;
mov.u32 %r72, %r421;
mov.u32 %r413, %r422;
setp.ge.s32	%p65, %r70, %r419;
mov.u32 %r420, %r70;
mov.u64 %rd530, %rd77;
@%p65 bra BB88_85;

st.local.u32 [%rd4+48], %r70;
st.local.u32 [%rd4+64], %r419;
st.local.u64 [%rd4+56], %rd77;
st.local.u64 [%rd4+72], %rd529;
mov.u32 %r313, %r419;
mov.u32 %r419, %r70;
mov.u32 %r420, %r313;
mov.u64 %rd417, %rd529;
mov.u64 %rd529, %rd77;
mov.u64 %rd530, %rd417;

BB88_85:
mov.u64 %rd81, %rd529;
mov.u64 %rd521, %rd530;
mov.u32 %r74, %r419;
mov.u32 %r411, %r420;
setp.ge.s32	%p66, %r389, %r69;
mov.u32 %r418, %r389;
mov.u32 %r417, %r69;
mov.u64 %rd528, %rd498;
mov.u64 %rd527, %rd76;
@%p66 bra BB88_87;

st.local.u32 [%rd4+80], %r389;
st.local.u32 [%rd4+96], %r69;
st.local.u64 [%rd4+88], %rd498;
st.local.u64 [%rd4+104], %rd76;
mov.u32 %r291, %r389;
mov.u32 %r418, %r69;
mov.u32 %r417, %r291;
mov.u64 %rd393, %rd498;
mov.u64 %rd528, %rd76;
mov.u64 %rd527, %rd393;

BB88_87:
mov.u64 %rd83, %rd527;
mov.u64 %rd516, %rd528;
mov.u32 %r76, %r417;
mov.u32 %r406, %r418;
setp.ge.s32	%p67, %r72, %r416;
mov.u32 %r415, %r72;
mov.u64 %rd525, %rd79;
@%p67 bra BB88_89;

st.local.u32 [%rd4], %r72;
st.local.u32 [%rd4+16], %r416;
st.local.u64 [%rd4+8], %rd79;
st.local.u64 [%rd4+24], %rd526;
mov.u32 %r309, %r416;
mov.u32 %r416, %r72;
mov.u32 %r415, %r309;
mov.u64 %rd413, %rd526;
mov.u64 %rd526, %rd79;
mov.u64 %rd525, %rd413;

BB88_89:
mov.u64 %rd519, %rd525;
mov.u64 %rd514, %rd526;
mov.u32 %r409, %r415;
mov.u32 %r404, %r416;
setp.ge.s32	%p68, %r74, %r413;
mov.u32 %r414, %r74;
mov.u64 %rd524, %rd81;
@%p68 bra BB88_91;

st.local.u32 [%rd4+32], %r74;
st.local.u32 [%rd4+48], %r413;
st.local.u64 [%rd4+40], %rd81;
st.local.u64 [%rd4+56], %rd523;
mov.u32 %r321, %r413;
mov.u32 %r413, %r74;
mov.u32 %r414, %r321;
mov.u64 %rd425, %rd523;
mov.u64 %rd523, %rd81;
mov.u64 %rd524, %rd425;

BB88_91:
mov.u64 %rd87, %rd523;
mov.u64 %rd517, %rd524;
mov.u32 %r80, %r413;
mov.u32 %r407, %r414;
setp.ge.s32	%p69, %r76, %r411;
mov.u32 %r412, %r76;
mov.u64 %rd522, %rd83;
@%p69 bra BB88_93;

st.local.u32 [%rd4+64], %r76;
st.local.u32 [%rd4+80], %r411;
st.local.u64 [%rd4+72], %rd83;
st.local.u64 [%rd4+88], %rd521;
mov.u32 %r325, %r411;
mov.u32 %r411, %r76;
mov.u32 %r412, %r325;
mov.u64 %rd429, %rd521;
mov.u64 %rd521, %rd83;
mov.u64 %rd522, %rd429;

BB88_93:
mov.u64 %rd89, %rd521;
mov.u64 %rd88, %rd522;
mov.u32 %r82, %r411;
mov.u32 %r81, %r412;
setp.ge.s32	%p70, %r80, %r409;
mov.u32 %r410, %r80;
mov.u64 %rd520, %rd87;
@%p70 bra BB88_95;

st.local.u32 [%rd4+16], %r80;
st.local.u32 [%rd4+32], %r409;
st.local.u64 [%rd4+24], %rd87;
st.local.u64 [%rd4+40], %rd519;
mov.u32 %r335, %r409;
mov.u32 %r409, %r80;
mov.u32 %r410, %r335;
mov.u64 %rd439, %rd519;
mov.u64 %rd519, %rd87;
mov.u64 %rd520, %rd439;

BB88_95:
mov.u64 %rd91, %rd519;
mov.u64 %rd511, %rd520;
mov.u32 %r84, %r409;
mov.u32 %r401, %r410;
setp.ge.s32	%p71, %r82, %r407;
mov.u32 %r408, %r82;
mov.u64 %rd518, %rd89;
@%p71 bra BB88_97;

st.local.u32 [%rd4+48], %r82;
st.local.u32 [%rd4+64], %r407;
st.local.u64 [%rd4+56], %rd89;
st.local.u64 [%rd4+72], %rd517;
mov.u32 %r337, %r407;
mov.u32 %r407, %r82;
mov.u32 %r408, %r337;
mov.u64 %rd441, %rd517;
mov.u64 %rd517, %rd89;
mov.u64 %rd518, %rd441;

BB88_97:
mov.u64 %rd93, %rd517;
mov.u64 %rd509, %rd518;
mov.u32 %r86, %r407;
mov.u32 %r399, %r408;
setp.ge.s32	%p72, %r406, %r81;
mov.u32 %r405, %r81;
mov.u64 %rd515, %rd88;
@%p72 bra BB88_99;

st.local.u32 [%rd4+80], %r406;
st.local.u32 [%rd4+96], %r81;
st.local.u64 [%rd4+88], %rd516;
st.local.u64 [%rd4+104], %rd88;
mov.u32 %r329, %r406;
mov.u32 %r406, %r81;
mov.u32 %r405, %r329;
mov.u64 %rd433, %rd516;
mov.u64 %rd516, %rd88;
mov.u64 %rd515, %rd433;

BB88_99:
mov.u64 %rd95, %rd515;
mov.u64 %rd504, %rd516;
mov.u32 %r88, %r405;
mov.u32 %r394, %r406;
setp.ge.s32	%p73, %r84, %r404;
mov.u32 %r403, %r84;
mov.u64 %rd513, %rd91;
@%p73 bra BB88_101;

st.local.u32 [%rd4], %r84;
st.local.u32 [%rd4+16], %r404;
st.local.u64 [%rd4+8], %rd91;
st.local.u64 [%rd4+24], %rd514;
mov.u32 %r333, %r404;
mov.u32 %r404, %r84;
mov.u32 %r403, %r333;
mov.u64 %rd437, %rd514;
mov.u64 %rd514, %rd91;
mov.u64 %rd513, %rd437;

BB88_101:
mov.u64 %rd507, %rd513;
mov.u64 %rd501, %rd514;
mov.u32 %r397, %r403;
mov.u32 %r89, %r404;
setp.ge.s32	%p74, %r86, %r401;
mov.u32 %r402, %r86;
mov.u64 %rd512, %rd93;
@%p74 bra BB88_103;

st.local.u32 [%rd4+32], %r86;
st.local.u32 [%rd4+48], %r401;
st.local.u64 [%rd4+40], %rd93;
st.local.u64 [%rd4+56], %rd511;
mov.u32 %r345, %r401;
mov.u32 %r401, %r86;
mov.u32 %r402, %r345;
mov.u64 %rd449, %rd511;
mov.u64 %rd511, %rd93;
mov.u64 %rd512, %rd449;

BB88_103:
mov.u64 %rd99, %rd511;
mov.u64 %rd505, %rd512;
mov.u32 %r92, %r401;
mov.u32 %r395, %r402;
setp.ge.s32	%p75, %r88, %r399;
mov.u32 %r400, %r88;
mov.u64 %rd510, %rd95;
@%p75 bra BB88_105;

st.local.u32 [%rd4+64], %r88;
st.local.u32 [%rd4+80], %r399;
st.local.u64 [%rd4+72], %rd95;
st.local.u64 [%rd4+88], %rd509;
mov.u32 %r349, %r399;
mov.u32 %r399, %r88;
mov.u32 %r400, %r349;
mov.u64 %rd453, %rd509;
mov.u64 %rd509, %rd95;
mov.u64 %rd510, %rd453;

BB88_105:
mov.u64 %rd101, %rd509;
mov.u64 %rd100, %rd510;
mov.u32 %r94, %r399;
mov.u32 %r93, %r400;
setp.ge.s32	%p76, %r92, %r397;
mov.u32 %r398, %r92;
mov.u64 %rd508, %rd99;
@%p76 bra BB88_107;

st.local.u32 [%rd4+16], %r92;
st.local.u32 [%rd4+32], %r397;
st.local.u64 [%rd4+24], %rd99;
st.local.u64 [%rd4+40], %rd507;
mov.u32 %r358, %r397;
mov.u32 %r397, %r92;
mov.u32 %r398, %r358;
mov.u64 %rd463, %rd507;
mov.u64 %rd507, %rd99;
mov.u64 %rd508, %rd463;

BB88_107:
mov.u64 %rd103, %rd507;
mov.u64 %rd499, %rd508;
mov.u32 %r96, %r397;
mov.u32 %r390, %r398;
setp.ge.s32	%p77, %r94, %r395;
mov.u32 %r396, %r94;
mov.u64 %rd506, %rd101;
@%p77 bra BB88_109;

st.local.u32 [%rd4+48], %r94;
st.local.u32 [%rd4+64], %r395;
st.local.u64 [%rd4+56], %rd101;
st.local.u64 [%rd4+72], %rd505;
mov.u32 %r360, %r395;
mov.u32 %r395, %r94;
mov.u32 %r396, %r360;
mov.u64 %rd465, %rd505;
mov.u64 %rd505, %rd101;
mov.u64 %rd506, %rd465;

BB88_109:
mov.u64 %rd105, %rd505;
mov.u64 %rd496, %rd506;
mov.u32 %r98, %r395;
mov.u32 %r387, %r396;
setp.ge.s32	%p78, %r394, %r93;
mov.u32 %r393, %r93;
mov.u64 %rd503, %rd100;
@%p78 bra BB88_111;

st.local.u32 [%rd4+80], %r394;
st.local.u32 [%rd4+96], %r93;
st.local.u64 [%rd4+88], %rd504;
st.local.u64 [%rd4+104], %rd100;
mov.u32 %r353, %r394;
mov.u32 %r394, %r93;
mov.u32 %r393, %r353;
mov.u64 %rd457, %rd504;
mov.u64 %rd504, %rd100;
mov.u64 %rd503, %rd457;

BB88_111:
mov.u64 %rd107, %rd503;
mov.u64 %rd498, %rd504;
mov.u32 %r100, %r393;
mov.u32 %r389, %r394;
setp.ge.s32	%p79, %r96, %r89;
mov.u32 %r392, %r96;
mov.u64 %rd502, %rd103;
@%p79 bra BB88_113;

st.local.u32 [%rd4], %r96;
st.local.u32 [%rd4+16], %r89;
st.local.u64 [%rd4+8], %rd103;
st.local.u64 [%rd4+24], %rd501;
mov.u32 %r392, %r89;
mov.u64 %rd461, %rd501;
mov.u64 %rd501, %rd103;
mov.u64 %rd502, %rd461;

BB88_113:
mov.u64 %rd492, %rd501;
mov.u64 %rd493, %rd502;
mov.u32 %r384, %r392;
setp.ge.s32	%p80, %r98, %r390;
mov.u32 %r391, %r98;
mov.u64 %rd500, %rd105;
@%p80 bra BB88_115;

st.local.u32 [%rd4+32], %r98;
st.local.u32 [%rd4+48], %r390;
st.local.u64 [%rd4+40], %rd105;
st.local.u64 [%rd4+56], %rd499;
mov.u32 %r368, %r390;
mov.u32 %r390, %r98;
mov.u32 %r391, %r368;
mov.u64 %rd473, %rd499;
mov.u64 %rd499, %rd105;
mov.u64 %rd500, %rd473;

BB88_115:
mov.u64 %rd494, %rd499;
mov.u64 %rd495, %rd500;
mov.u32 %r385, %r390;
mov.u32 %r386, %r391;
setp.ge.s32	%p81, %r100, %r387;
mov.u32 %r388, %r100;
mov.u64 %rd497, %rd107;
@%p81 bra BB88_117;

st.local.u32 [%rd4+64], %r100;
st.local.u32 [%rd4+80], %r387;
st.local.u64 [%rd4+72], %rd107;
st.local.u64 [%rd4+88], %rd496;
mov.u32 %r371, %r387;
mov.u32 %r387, %r100;
mov.u32 %r388, %r371;
mov.u64 %rd477, %rd496;
mov.u64 %rd496, %rd107;
mov.u64 %rd497, %rd477;

BB88_117:
@%p33 bra BB88_119;

ld.local.u32 %r178, [%rd4];
st.global.u32 [%rd37], %r178;
st.global.u64 [%rd37+8], %rd492;

BB88_119:
@%p34 bra BB88_121;

st.global.u32 [%rd37+16], %r384;
st.global.u64 [%rd37+24], %rd493;

BB88_121:
@%p35 bra BB88_123;

st.global.u32 [%rd37+32], %r385;
st.global.u64 [%rd37+40], %rd494;

BB88_123:
@%p36 bra BB88_125;

st.global.u32 [%rd37+48], %r386;
st.global.u64 [%rd37+56], %rd495;

BB88_125:
@%p37 bra BB88_127;

st.global.u32 [%rd37+64], %r387;
st.global.u64 [%rd37+72], %rd496;

BB88_127:
@%p38 bra BB88_129;

st.global.u32 [%rd37+80], %r388;
st.global.u64 [%rd37+88], %rd497;

BB88_129:
@%p39 bra BB88_131;

st.global.u32 [%rd37+96], %r389;
st.global.u64 [%rd37+104], %rd498;

BB88_131:
ld.param.u64 %rd336, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24virtualized_smem_closureINS3_23stable_sort_each_detail29stable_sort_each_copy_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEENS_12zip_iteratorINS_5tupleINS_10device_ptrIiEENSC_IlEENS_9null_typeESF_SF_SF_SF_SF_SF_SF_EEEElNS_6detail15normal_iteratorINS_7pointerINSB_IilSF_SF_SF_SF_SF_SF_SF_SF_EENSI_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESQ_EEEENSI_13compare_firstI10ThrustLTOpIiEEEEEPSL_EEEEvT__param_0+24];
cvta.to.global.u64 %rd119, %rd336;
bar.sync 0;
mad.lo.s32 %r236, %r449, -7, %r1;
mov.u32 %r180, 7;
min.u32 %r110, %r236, %r180;
mov.u32 %r446, 2;

BB88_132:
neg.s32 %r181, %r446;
and.b32 %r182, %r449, %r181;
add.s32 %r183, %r446, -1;
and.b32 %r184, %r183, %r449;
mul.lo.s32 %r185, %r184, 7;
min.u32 %r112, %r185, %r1;
mul.lo.s32 %r186, %r182, 7;
shr.u32 %r187, %r446, 1;
mul.lo.s32 %r188, %r187, 7;
min.u32 %r189, %r186, %r1;
add.s32 %r190, %r189, %r188;
min.u32 %r191, %r190, %r1;
add.s32 %r192, %r191, %r188;
min.u32 %r113, %r192, %r1;
sub.s32 %r193, %r191, %r189;
sub.s32 %r194, %r113, %r191;
cvt.u64.u32	%rd278, %r189;
add.s64 %rd122, %rd278, %rd1;
cvt.u64.u32	%rd123, %r191;
add.s64 %rd124, %rd123, %rd1;
setp.lt.u32	%p89, %r112, %r194;
sub.s32 %r195, %r112, %r194;
selp.b32	%r448, 0, %r195, %p89;
min.u32 %r447, %r193, %r112;
setp.ge.u32	%p90, %r448, %r447;
@%p90 bra BB88_135;

add.s32 %r116, %r112, -1;

BB88_134:
add.s32 %r196, %r447, %r448;
shr.u32 %r197, %r196, 1;
sub.s32 %r198, %r116, %r197;
cvt.u64.u32	%rd279, %r198;
add.s64 %rd280, %rd279, %rd124;
cvt.u64.u32	%rd281, %r197;
add.s64 %rd282, %rd122, %rd281;
shl.b64 %rd283, %rd280, 4;
add.s64 %rd284, %rd5, %rd283;
shl.b64 %rd285, %rd282, 4;
add.s64 %rd286, %rd5, %rd285;
ld.global.u32 %r199, [%rd286];
ld.global.u32 %r200, [%rd284];
setp.lt.s32	%p91, %r200, %r199;
add.s32 %r201, %r197, 1;
selp.b32	%r448, %r448, %r201, %p91;
selp.b32	%r447, %r197, %r447, %p91;
setp.lt.u32	%p92, %r448, %r447;
@%p92 bra BB88_134;

BB88_135:
cvt.u64.u32	%rd288, %r448;
add.s64 %rd125, %rd122, %rd288;
shl.b64 %rd289, %rd125, 4;
add.s64 %rd126, %rd5, %rd289;
shl.b64 %rd290, %rd124, 4;
add.s64 %rd127, %rd5, %rd290;
cvt.u64.u32	%rd291, %r112;
add.s64 %rd292, %rd291, %rd1;
add.s64 %rd293, %rd292, %rd123;
sub.s64 %rd128, %rd293, %rd288;
shl.b64 %rd294, %rd128, 4;
add.s64 %rd129, %rd5, %rd294;
cvt.u64.u32	%rd295, %r113;
add.s64 %rd296, %rd295, %rd1;
shl.b64 %rd297, %rd296, 4;
add.s64 %rd130, %rd5, %rd297;
mov.u64 %rd559, 0;
mov.pred %p93, 0;
@%p93 bra BB88_137;

BB88_136:
add.s64 %rd298, %rd2, %rd559;
mov.u16 %rs2, 0;
st.local.u8 [%rd298], %rs2;
add.s64 %rd559, %rd559, 1;
setp.lt.u64	%p94, %rd559, 16;
@%p94 bra BB88_136;

BB88_137:
ld.global.u32 %r202, [%rd126];
ld.global.u64 %rd300, [%rd126+8];
st.local.u64 [%rd2+8], %rd300;
st.local.u32 [%rd2], %r202;
mov.u64 %rd560, 0;
@%p93 bra BB88_139;

BB88_138:
add.s64 %rd301, %rd3, %rd560;
mov.u16 %rs3, 0;
st.local.u8 [%rd301], %rs3;
add.s64 %rd560, %rd560, 1;
setp.lt.u64	%p96, %rd560, 16;
@%p96 bra BB88_138;

BB88_139:
ld.global.u32 %r203, [%rd129];
ld.global.u64 %rd302, [%rd129+8];
st.local.u64 [%rd3+8], %rd302;
st.local.u32 [%rd3], %r203;
mov.pred %p134, -1;
setp.ge.u64	%p98, %rd129, %rd130;
@%p98 bra BB88_142;

mov.pred %p134, 0;
setp.ge.u64	%p100, %rd126, %rd127;
@%p100 bra BB88_142;

ld.local.u32 %r204, [%rd2];
ld.local.u32 %r205, [%rd3];
setp.ge.s32	%p134, %r205, %r204;

BB88_142:
selp.b64	%rd303, %rd2, %rd3, %p134;
ld.local.u32 %r122, [%rd303];
ld.local.u64 %rd135, [%rd303+8];
@%p134 bra BB88_144;
bra.uni BB88_143;

BB88_144:
add.s64 %rd308, %rd289, %rd5;
add.s64 %rd138, %rd308, 16;
mov.u64 %rd605, %rd138;
ld.global.u32 %r207, [%rd126+16];
st.local.u32 [%rd2], %r207;
ld.global.u64 %rd309, [%rd126+24];
st.local.u64 [%rd2+8], %rd309;
mov.u64 %rd582, %rd129;
mov.u64 %rd583, %rd129;
mov.u64 %rd606, %rd138;
bra.uni BB88_145;

BB88_143:
add.s64 %rd305, %rd294, %rd5;
add.s64 %rd136, %rd305, 16;
mov.u64 %rd582, %rd136;
ld.global.u32 %r206, [%rd129+16];
st.local.u32 [%rd3], %r206;
ld.global.u64 %rd306, [%rd129+24];
st.local.u64 [%rd3+8], %rd306;
mov.u64 %rd583, %rd136;
mov.u64 %rd605, %rd126;
mov.u64 %rd606, %rd126;

BB88_145:
mov.u64 %rd143, %rd605;
mov.u64 %rd604, %rd606;
mov.u64 %rd141, %rd582;
mov.u64 %rd581, %rd583;
mov.pred %p135, -1;
setp.ge.u64	%p102, %rd581, %rd130;
@%p102 bra BB88_148;

mov.pred %p135, 0;
setp.ge.u64	%p104, %rd604, %rd127;
@%p104 bra BB88_148;

ld.local.u32 %r208, [%rd2];
ld.local.u32 %r209, [%rd3];
setp.ge.s32	%p135, %r209, %r208;

BB88_148:
selp.b64	%rd310, %rd2, %rd3, %p135;
ld.local.u32 %r123, [%rd310];
ld.local.u64 %rd144, [%rd310+8];
@%p135 bra BB88_150;
bra.uni BB88_149;

BB88_150:
add.s64 %rd604, %rd604, 16;
add.s64 %rd148, %rd143, 16;
ld.global.u32 %r211, [%rd143+16];
st.local.u32 [%rd2], %r211;
ld.global.u64 %rd312, [%rd143+24];
st.local.u64 [%rd2+8], %rd312;
mov.u64 %rd580, %rd141;
mov.u64 %rd603, %rd148;
bra.uni BB88_151;

BB88_149:
add.s64 %rd581, %rd581, 16;
add.s64 %rd146, %rd141, 16;
ld.global.u32 %r210, [%rd141+16];
st.local.u32 [%rd3], %r210;
ld.global.u64 %rd311, [%rd141+24];
st.local.u64 [%rd3+8], %rd311;
mov.u64 %rd580, %rd146;
mov.u64 %rd603, %rd143;

BB88_151:
mov.u64 %rd152, %rd603;
mov.u64 %rd602, %rd604;
mov.u64 %rd150, %rd580;
mov.u64 %rd579, %rd581;
mov.pred %p136, -1;
setp.ge.u64	%p106, %rd579, %rd130;
@%p106 bra BB88_154;

mov.pred %p136, 0;
setp.ge.u64	%p108, %rd602, %rd127;
@%p108 bra BB88_154;

ld.local.u32 %r212, [%rd2];
ld.local.u32 %r213, [%rd3];
setp.ge.s32	%p136, %r213, %r212;

BB88_154:
selp.b64	%rd313, %rd2, %rd3, %p136;
ld.local.u32 %r124, [%rd313];
ld.local.u64 %rd153, [%rd313+8];
@%p136 bra BB88_156;
bra.uni BB88_155;

BB88_156:
add.s64 %rd602, %rd602, 16;
add.s64 %rd157, %rd152, 16;
ld.global.u32 %r215, [%rd152+16];
st.local.u32 [%rd2], %r215;
ld.global.u64 %rd315, [%rd152+24];
st.local.u64 [%rd2+8], %rd315;
mov.u64 %rd578, %rd150;
mov.u64 %rd601, %rd157;
bra.uni BB88_157;

BB88_155:
add.s64 %rd579, %rd579, 16;
add.s64 %rd155, %rd150, 16;
ld.global.u32 %r214, [%rd150+16];
st.local.u32 [%rd3], %r214;
ld.global.u64 %rd314, [%rd150+24];
st.local.u64 [%rd3+8], %rd314;
mov.u64 %rd578, %rd155;
mov.u64 %rd601, %rd152;

BB88_157:
mov.u64 %rd161, %rd601;
mov.u64 %rd600, %rd602;
mov.u64 %rd159, %rd578;
mov.u64 %rd577, %rd579;
mov.pred %p137, -1;
setp.ge.u64	%p110, %rd577, %rd130;
@%p110 bra BB88_160;

mov.pred %p137, 0;
setp.ge.u64	%p112, %rd600, %rd127;
@%p112 bra BB88_160;

ld.local.u32 %r216, [%rd2];
ld.local.u32 %r217, [%rd3];
setp.ge.s32	%p137, %r217, %r216;

BB88_160:
selp.b64	%rd316, %rd2, %rd3, %p137;
ld.local.u32 %r125, [%rd316];
ld.local.u64 %rd162, [%rd316+8];
@%p137 bra BB88_162;
bra.uni BB88_161;

BB88_162:
add.s64 %rd600, %rd600, 16;
add.s64 %rd166, %rd161, 16;
ld.global.u32 %r219, [%rd161+16];
st.local.u32 [%rd2], %r219;
ld.global.u64 %rd318, [%rd161+24];
st.local.u64 [%rd2+8], %rd318;
mov.u64 %rd576, %rd159;
mov.u64 %rd599, %rd166;
bra.uni BB88_163;

BB88_161:
add.s64 %rd577, %rd577, 16;
add.s64 %rd164, %rd159, 16;
ld.global.u32 %r218, [%rd159+16];
st.local.u32 [%rd3], %r218;
ld.global.u64 %rd317, [%rd159+24];
st.local.u64 [%rd3+8], %rd317;
mov.u64 %rd576, %rd164;
mov.u64 %rd599, %rd161;

BB88_163:
mov.u64 %rd170, %rd599;
mov.u64 %rd598, %rd600;
mov.u64 %rd168, %rd576;
mov.u64 %rd575, %rd577;
mov.pred %p138, -1;
setp.ge.u64	%p114, %rd575, %rd130;
@%p114 bra BB88_166;

mov.pred %p138, 0;
setp.ge.u64	%p116, %rd598, %rd127;
@%p116 bra BB88_166;

ld.local.u32 %r220, [%rd2];
ld.local.u32 %r221, [%rd3];
setp.ge.s32	%p138, %r221, %r220;

BB88_166:
selp.b64	%rd319, %rd2, %rd3, %p138;
ld.local.u32 %r126, [%rd319];
ld.local.u64 %rd171, [%rd319+8];
@%p138 bra BB88_168;
bra.uni BB88_167;

BB88_168:
add.s64 %rd598, %rd598, 16;
add.s64 %rd175, %rd170, 16;
ld.global.u32 %r223, [%rd170+16];
st.local.u32 [%rd2], %r223;
ld.global.u64 %rd321, [%rd170+24];
st.local.u64 [%rd2+8], %rd321;
mov.u64 %rd574, %rd168;
mov.u64 %rd597, %rd175;
bra.uni BB88_169;

BB88_167:
add.s64 %rd575, %rd575, 16;
add.s64 %rd173, %rd168, 16;
ld.global.u32 %r222, [%rd168+16];
st.local.u32 [%rd3], %r222;
ld.global.u64 %rd320, [%rd168+24];
st.local.u64 [%rd3+8], %rd320;
mov.u64 %rd574, %rd173;
mov.u64 %rd597, %rd170;

BB88_169:
mov.u64 %rd179, %rd597;
mov.u64 %rd596, %rd598;
mov.u64 %rd177, %rd574;
mov.u64 %rd573, %rd575;
mov.pred %p139, -1;
setp.ge.u64	%p118, %rd573, %rd130;
@%p118 bra BB88_172;

mov.pred %p139, 0;
setp.ge.u64	%p120, %rd596, %rd127;
@%p120 bra BB88_172;

ld.local.u32 %r224, [%rd2];
ld.local.u32 %r225, [%rd3];
setp.ge.s32	%p139, %r225, %r224;

BB88_172:
selp.b64	%rd322, %rd2, %rd3, %p139;
ld.local.u32 %r127, [%rd322];
ld.local.u64 %rd180, [%rd322+8];
@%p139 bra BB88_174;
bra.uni BB88_173;

BB88_174:
add.s64 %rd596, %rd596, 16;
add.s64 %rd184, %rd179, 16;
ld.global.u32 %r227, [%rd179+16];
st.local.u32 [%rd2], %r227;
ld.global.u64 %rd324, [%rd179+24];
st.local.u64 [%rd2+8], %rd324;
mov.u64 %rd572, %rd177;
mov.u64 %rd595, %rd184;
bra.uni BB88_175;

BB88_173:
add.s64 %rd573, %rd573, 16;
add.s64 %rd182, %rd177, 16;
ld.global.u32 %r226, [%rd177+16];
st.local.u32 [%rd3], %r226;
ld.global.u64 %rd323, [%rd177+24];
st.local.u64 [%rd3+8], %rd323;
mov.u64 %rd572, %rd182;
mov.u64 %rd595, %rd179;

BB88_175:
mov.pred %p121, -1;
setp.ge.u64	%p122, %rd573, %rd130;
mov.pred %p140, %p121;
@%p122 bra BB88_178;

setp.ge.u64	%p124, %rd596, %rd127;
mov.pred %p140, %p93;
@%p124 bra BB88_178;

ld.local.u32 %r228, [%rd2];
ld.local.u32 %r229, [%rd3];
setp.ge.s32	%p140, %r229, %r228;

BB88_178:
selp.b64	%rd325, %rd2, %rd3, %p140;
ld.local.u32 %r128, [%rd325];
ld.local.u64 %rd189, [%rd325+8];
@%p140 bra BB88_180;
bra.uni BB88_179;

BB88_180:
ld.global.u32 %r231, [%rd595+16];
st.local.u32 [%rd2], %r231;
ld.global.u64 %rd327, [%rd595+24];
st.local.u64 [%rd2+8], %rd327;
bra.uni BB88_181;

BB88_179:
ld.global.u32 %r230, [%rd572+16];
st.local.u32 [%rd3], %r230;
ld.global.u64 %rd326, [%rd572+24];
st.local.u64 [%rd3+8], %rd326;

BB88_181:
setp.eq.s32	%p15, %r110, 0;
bar.sync 0;
@%p15 bra BB88_183;

st.global.u32 [%rd37], %r122;
st.global.u64 [%rd37+8], %rd135;

BB88_183:
setp.lt.u32	%p125, %r110, 2;
@%p125 bra BB88_185;

st.global.u32 [%rd37+16], %r123;
st.global.u64 [%rd37+24], %rd144;

BB88_185:
setp.lt.u32	%p126, %r110, 3;
@%p126 bra BB88_187;

st.global.u32 [%rd37+32], %r124;
st.global.u64 [%rd37+40], %rd153;

BB88_187:
setp.lt.u32	%p127, %r110, 4;
@%p127 bra BB88_189;

st.global.u32 [%rd37+48], %r125;
st.global.u64 [%rd37+56], %rd162;

BB88_189:
setp.lt.u32	%p128, %r110, 5;
@%p128 bra BB88_191;

st.global.u32 [%rd37+64], %r126;
st.global.u64 [%rd37+72], %rd171;

BB88_191:
setp.lt.u32	%p129, %r110, 6;
@%p129 bra BB88_193;

st.global.u32 [%rd37+80], %r127;
st.global.u64 [%rd37+88], %rd180;

BB88_193:
setp.lt.u32	%p130, %r110, 7;
@%p130 bra BB88_195;

st.global.u32 [%rd37+96], %r128;
st.global.u64 [%rd37+104], %rd189;

BB88_195:
bar.sync 0;
shl.b32 %r446, %r446, 1;
setp.lt.u32	%p131, %r446, 257;
@%p131 bra BB88_132;

setp.ge.u32	%p132, %r449, %r1;
@%p132 bra BB88_198;

BB88_197:
cvt.u64.u32	%rd328, %r449;
add.s64 %rd329, %rd328, %rd198;
add.s64 %rd330, %rd328, %rd1;
shl.b64 %rd331, %rd330, 4;
add.s64 %rd332, %rd5, %rd331;
ld.global.u32 %r234, [%rd332];
shl.b64 %rd333, %rd329, 4;
add.s64 %rd334, %rd119, %rd333;
st.global.u32 [%rd334], %r234;
ld.global.u64 %rd335, [%rd332+8];
st.global.u64 [%rd334+8], %rd335;
add.s32 %r449, %r449, 256;
setp.lt.u32	%p133, %r449, %r1;
@%p133 bra BB88_197;

BB88_198:
bar.sync 0;
ret;
}


.visible .entry _ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_23stable_sort_each_detail29stable_sort_each_copy_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEENS_12zip_iteratorINS_5tupleINS_10device_ptrIiEENSB_IlEENS_9null_typeESE_SE_SE_SE_SE_SE_SE_EEEElNS_6detail15normal_iteratorINS_7pointerINSA_IilSE_SE_SE_SE_SE_SE_SE_SE_EENSH_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESP_EEEENSH_13compare_firstI10ThrustLTOpIiEEEEEEEvT_(
.param .align 8 .b8 _ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_23stable_sort_each_detail29stable_sort_each_copy_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEENS_12zip_iteratorINS_5tupleINS_10device_ptrIiEENSB_IlEENS_9null_typeESE_SE_SE_SE_SE_SE_SE_EEEElNS_6detail15normal_iteratorINS_7pointerINSA_IilSE_SE_SE_SE_SE_SE_SE_SE_EENSH_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESP_EEEENSH_13compare_firstI10ThrustLTOpIiEEEEEEEvT__param_0[40]
)
.maxntid 256, 1, 1
.minnctapersm 1
{
.local .align 8 .b8 __local_depot89[144];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<137>;
.reg .b16 %rs<17>;
.reg .b32 %r<456>;
.reg .b64 %rd<593>;


mov.u64 %rd592, __local_depot89;
cvta.local.u64 %SP, %rd592;
ld.param.u64 %rd186, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_23stable_sort_each_detail29stable_sort_each_copy_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEENS_12zip_iteratorINS_5tupleINS_10device_ptrIiEENSB_IlEENS_9null_typeESE_SE_SE_SE_SE_SE_SE_EEEElNS_6detail15normal_iteratorINS_7pointerINSA_IilSE_SE_SE_SE_SE_SE_SE_SE_EENSH_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESP_EEEENSH_13compare_firstI10ThrustLTOpIiEEEEEEEvT__param_0+8];
ld.param.u64 %rd185, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_23stable_sort_each_detail29stable_sort_each_copy_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEENS_12zip_iteratorINS_5tupleINS_10device_ptrIiEENSB_IlEENS_9null_typeESE_SE_SE_SE_SE_SE_SE_EEEElNS_6detail15normal_iteratorINS_7pointerINSA_IilSE_SE_SE_SE_SE_SE_SE_SE_EENSH_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESP_EEEENSH_13compare_firstI10ThrustLTOpIiEEEEEEEvT__param_0];
ld.param.u64 %rd187, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_23stable_sort_each_detail29stable_sort_each_copy_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEENS_12zip_iteratorINS_5tupleINS_10device_ptrIiEENSB_IlEENS_9null_typeESE_SE_SE_SE_SE_SE_SE_EEEElNS_6detail15normal_iteratorINS_7pointerINSA_IilSE_SE_SE_SE_SE_SE_SE_SE_EENSH_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESP_EEEENSH_13compare_firstI10ThrustLTOpIiEEEEEEEvT__param_0+16];
mov.u32 %r131, %ctaid.x;
mul.lo.s32 %r132, %r131, 1792;
cvt.u64.u32	%rd189, %r132;
sub.s64 %rd190, %rd187, %rd189;
cvt.u32.u64	%r133, %rd190;
mov.u32 %r134, 1792;
min.u32 %r1, %r133, %r134;
add.u64 %rd191, %SP, 16;
cvta.to.local.u64 %rd1, %rd191;
add.u64 %rd192, %SP, 0;
cvta.to.local.u64 %rd2, %rd192;
add.u64 %rd193, %SP, 32;
cvta.to.local.u64 %rd3, %rd193;
cvta.to.global.u64 %rd194, %rd185;
cvta.to.global.u64 %rd195, %rd186;
setp.gt.u32	%p16, %r1, 1791;
mov.u32 %r455, %tid.x;
cvt.u64.u32	%rd196, %r455;
add.s64 %rd197, %rd196, %rd189;
shl.b64 %rd198, %rd197, 2;
add.s64 %rd4, %rd194, %rd198;
shl.b64 %rd199, %rd197, 3;
add.s64 %rd5, %rd195, %rd199;
@%p16 bra BB89_15;
bra.uni BB89_1;

BB89_15:
ld.global.u32 %r259, [%rd4];
ld.global.u64 %rd340, [%rd5];
ld.global.u32 %r260, [%rd4+1024];
ld.global.u64 %rd341, [%rd5+2048];
ld.global.u32 %r261, [%rd4+2048];
ld.global.u64 %rd342, [%rd5+4096];
ld.global.u32 %r262, [%rd4+3072];
ld.global.u64 %rd343, [%rd5+6144];
ld.global.u32 %r264, [%rd4+4096];
ld.global.u64 %rd344, [%rd5+8192];
ld.global.u32 %r263, [%rd4+5120];
ld.global.u64 %rd325, [%rd5+10240];
ld.global.u32 %r241, [%rd4+6144];
ld.global.u64 %rd350, [%rd5+12288];
bra.uni BB89_16;

BB89_1:
mov.u32 %r135, 0;
mov.u64 %rd200, 0;
setp.ge.u32	%p17, %r455, %r1;
mov.u64 %rd349, %rd200;
mov.u32 %r270, %r135;
@%p17 bra BB89_3;

ld.global.u32 %r3, [%rd4];
ld.global.u64 %rd6, [%rd5];
mov.u64 %rd349, %rd6;
mov.u32 %r270, %r3;

BB89_3:
mov.u32 %r247, %r270;
mov.u32 %r259, %r247;
mov.u64 %rd330, %rd349;
mov.u64 %rd340, %rd330;
add.s32 %r137, %r455, 256;
setp.ge.u32	%p18, %r137, %r1;
mov.u64 %rd348, %rd200;
mov.u32 %r269, %r135;
@%p18 bra BB89_5;

ld.global.u32 %r269, [%rd4+1024];
ld.global.u64 %rd348, [%rd5+2048];

BB89_5:
mov.u32 %r260, %r269;
mov.u64 %rd341, %rd348;
add.s32 %r139, %r455, 512;
setp.ge.u32	%p19, %r139, %r1;
mov.u64 %rd347, %rd200;
mov.u32 %r268, %r135;
@%p19 bra BB89_7;

ld.global.u32 %r268, [%rd4+2048];
ld.global.u64 %rd347, [%rd5+4096];

BB89_7:
mov.u32 %r261, %r268;
mov.u64 %rd342, %rd347;
add.s32 %r141, %r455, 768;
setp.ge.u32	%p20, %r141, %r1;
mov.u64 %rd346, %rd200;
mov.u32 %r267, %r135;
@%p20 bra BB89_9;

ld.global.u32 %r267, [%rd4+3072];
ld.global.u64 %rd346, [%rd5+6144];

BB89_9:
mov.u32 %r262, %r267;
mov.u64 %rd343, %rd346;
add.s32 %r143, %r455, 1024;
setp.ge.u32	%p21, %r143, %r1;
mov.u64 %rd345, %rd200;
mov.u32 %r266, %r135;
@%p21 bra BB89_11;

ld.global.u32 %r266, [%rd4+4096];
ld.global.u64 %rd345, [%rd5+8192];

BB89_11:
mov.u32 %r264, %r266;
mov.u64 %rd344, %rd345;
mov.u64 %rd325, 0;
add.s32 %r145, %r455, 1280;
setp.ge.u32	%p22, %r145, %r1;
mov.u32 %r265, %r135;
@%p22 bra BB89_13;

ld.global.u32 %r265, [%rd4+5120];
ld.global.u64 %rd325, [%rd5+10240];

BB89_13:
mov.u32 %r263, %r265;
mov.u32 %r241, 0;
mov.u64 %rd350, 0;
add.s32 %r147, %r455, 1536;
setp.ge.u32	%p23, %r147, %r1;
@%p23 bra BB89_16;

ld.global.u32 %r241, [%rd4+6144];
ld.global.u64 %rd350, [%rd5+12288];

BB89_16:
mul.wide.u32 %rd207, %r455, 16;
mov.u64 %rd208, _ZN6thrust6system4cuda6detail4smemE;
add.s64 %rd33, %rd208, %rd207;
@%p16 bra BB89_31;
bra.uni BB89_17;

BB89_31:
st.shared.u32 [%rd33], %r259;
st.shared.u32 [%rd33+4096], %r260;
st.shared.u32 [%rd33+8192], %r261;
st.shared.u32 [%rd33+12288], %r262;
st.shared.u32 [%rd33+16384], %r264;
st.shared.u32 [%rd33+20480], %r263;
st.shared.u32 [%rd33+24576], %r241;
st.shared.u64 [%rd33+8], %rd340;
st.shared.u64 [%rd33+4104], %rd341;
st.shared.u64 [%rd33+8200], %rd342;
st.shared.u64 [%rd33+12296], %rd343;
st.shared.u64 [%rd33+16392], %rd344;
st.shared.u64 [%rd33+20488], %rd325;
bra.uni BB89_32;

BB89_17:
setp.ge.u32	%p25, %r455, %r1;
@%p25 bra BB89_19;

st.shared.u32 [%rd33], %r259;
st.shared.u64 [%rd33+8], %rd340;

BB89_19:
add.s32 %r148, %r455, 256;
setp.ge.u32	%p26, %r148, %r1;
@%p26 bra BB89_21;

st.shared.u32 [%rd33+4096], %r260;
st.shared.u64 [%rd33+4104], %rd341;

BB89_21:
add.s32 %r149, %r455, 512;
setp.ge.u32	%p27, %r149, %r1;
@%p27 bra BB89_23;

st.shared.u32 [%rd33+8192], %r261;
st.shared.u64 [%rd33+8200], %rd342;

BB89_23:
add.s32 %r150, %r455, 768;
setp.ge.u32	%p28, %r150, %r1;
@%p28 bra BB89_25;

st.shared.u32 [%rd33+12288], %r262;
st.shared.u64 [%rd33+12296], %rd343;

BB89_25:
add.s32 %r151, %r455, 1024;
setp.ge.u32	%p29, %r151, %r1;
@%p29 bra BB89_27;

st.shared.u32 [%rd33+16384], %r264;
st.shared.u64 [%rd33+16392], %rd344;

BB89_27:
add.s32 %r152, %r455, 1280;
setp.ge.u32	%p30, %r152, %r1;
@%p30 bra BB89_29;

st.shared.u32 [%rd33+20480], %r263;
st.shared.u64 [%rd33+20488], %rd325;

BB89_29:
add.s32 %r153, %r455, 1536;
setp.ge.u32	%p31, %r153, %r1;
@%p31 bra BB89_33;

st.shared.u32 [%rd33+24576], %r241;

BB89_32:
st.shared.u64 [%rd33+24584], %rd350;

BB89_33:
bar.sync 0;
mov.u32 %r154, 0;
st.local.u32 [%rd3], %r154;
st.local.u32 [%rd3+16], %r154;
st.local.u32 [%rd3+32], %r154;
st.local.u32 [%rd3+48], %r154;
st.local.u32 [%rd3+64], %r154;
st.local.u32 [%rd3+80], %r154;
st.local.u32 [%rd3+96], %r154;
mov.u64 %rd209, 0;
st.local.u64 [%rd3+8], %rd209;
st.local.u64 [%rd3+24], %rd209;
st.local.u64 [%rd3+40], %rd209;
st.local.u64 [%rd3+56], %rd209;
st.local.u64 [%rd3+72], %rd209;
st.local.u64 [%rd3+88], %rd209;
st.local.u64 [%rd3+104], %rd209;
mul.lo.s32 %r155, %r455, 7;
add.s32 %r156, %r155, 7;
setp.gt.u32	%p32, %r156, %r1;
mad.lo.s32 %r32, %r455, -7, %r1;
selp.b32	%r33, %r32, 7, %p32;
cvt.u64.u32	%rd35, %r155;
setp.eq.s32	%p33, %r33, 0;
mul.wide.u32 %rd210, %r155, 16;
add.s64 %rd36, %rd208, %rd210;
mov.u64 %rd537, %rd209;
@%p33 bra BB89_35;

ld.shared.u32 %r157, [%rd36];
st.local.u32 [%rd3], %r157;
ld.shared.u64 %rd37, [%rd36+8];
st.local.u64 [%rd3+8], %rd37;
mov.u64 %rd537, %rd37;

BB89_35:
mov.u64 %rd354, %rd537;
mov.u64 %rd526, %rd354;
setp.lt.u32	%p34, %r33, 2;
mov.u32 %r441, %r154;
mov.u64 %rd536, %rd209;
@%p34 bra BB89_37;

ld.shared.u32 %r34, [%rd36+16];
st.local.u32 [%rd3+16], %r34;
ld.shared.u64 %rd536, [%rd36+24];
st.local.u64 [%rd3+24], %rd536;
mov.u32 %r441, %r34;

BB89_37:
mov.u64 %rd527, %rd536;
mov.u32 %r273, %r441;
mov.u32 %r433, %r273;
setp.lt.u32	%p35, %r33, 3;
mov.u32 %r440, %r154;
mov.u64 %rd535, %rd209;
@%p35 bra BB89_39;

ld.shared.u32 %r440, [%rd36+32];
st.local.u32 [%rd3+32], %r440;
ld.shared.u64 %rd535, [%rd36+40];
st.local.u64 [%rd3+40], %rd535;

BB89_39:
mov.u64 %rd528, %rd535;
mov.u32 %r435, %r440;
setp.lt.u32	%p36, %r33, 4;
mov.u32 %r439, %r154;
mov.u64 %rd534, %rd209;
@%p36 bra BB89_41;

ld.shared.u32 %r439, [%rd36+48];
st.local.u32 [%rd3+48], %r439;
ld.shared.u64 %rd534, [%rd36+56];
st.local.u64 [%rd3+56], %rd534;

BB89_41:
mov.u64 %rd529, %rd534;
mov.u32 %r434, %r439;
mov.u32 %r446, 0;
mov.u64 %rd542, 0;
setp.lt.u32	%p37, %r33, 5;
@%p37 bra BB89_43;

ld.shared.u32 %r446, [%rd36+64];
st.local.u32 [%rd3+64], %r446;
ld.shared.u64 %rd542, [%rd36+72];
st.local.u64 [%rd3+72], %rd542;

BB89_43:
mov.u64 %rd540, %rd542;
mov.u32 %r444, %r446;
mov.u32 %r449, 0;
mov.u64 %rd545, 0;
setp.lt.u32	%p38, %r33, 6;
@%p38 bra BB89_45;

ld.shared.u32 %r449, [%rd36+80];
st.local.u32 [%rd3+80], %r449;
ld.shared.u64 %rd545, [%rd36+88];
st.local.u64 [%rd3+88], %rd545;

BB89_45:
mov.u64 %rd543, %rd545;
mov.u32 %r447, %r449;
mov.u32 %r451, 0;
mov.u64 %rd547, 0;
setp.lt.u32	%p39, %r33, 7;
@%p39 bra BB89_47;

ld.shared.u32 %r451, [%rd36+96];
st.local.u32 [%rd3+96], %r451;
ld.shared.u64 %rd547, [%rd36+104];
st.local.u64 [%rd3+104], %rd547;

BB89_47:
mov.u64 %rd546, %rd547;
mov.u32 %r450, %r451;
setp.gt.u32	%p40, %r33, 6;
@%p40 bra BB89_74;

ld.local.u32 %r164, [%rd3];
ld.local.u64 %rd218, [%rd3+8];
st.local.u64 [%rd2+8], %rd218;
st.local.u32 [%rd2], %r164;
@%p34 bra BB89_50;

ld.local.u32 %r165, [%rd2];
setp.lt.s32	%p42, %r165, %r433;
max.s32 %r166, %r433, %r165;
add.s64 %rd223, %rd3, 16;
selp.b64	%rd224, %rd223, %rd2, %p42;
st.local.u32 [%rd2], %r166;
ld.local.u64 %rd225, [%rd224+8];
st.local.u64 [%rd2+8], %rd225;

BB89_50:
@%p35 bra BB89_52;

ld.local.u32 %r167, [%rd2];
setp.lt.s32	%p44, %r167, %r435;
max.s32 %r168, %r435, %r167;
add.s64 %rd228, %rd3, 32;
selp.b64	%rd229, %rd228, %rd2, %p44;
st.local.u32 [%rd2], %r168;
ld.local.u64 %rd230, [%rd229+8];
st.local.u64 [%rd2+8], %rd230;

BB89_52:
@%p36 bra BB89_54;

ld.local.u32 %r169, [%rd2];
setp.lt.s32	%p46, %r169, %r434;
max.s32 %r170, %r434, %r169;
add.s64 %rd233, %rd3, 48;
selp.b64	%rd234, %rd233, %rd2, %p46;
st.local.u32 [%rd2], %r170;
ld.local.u64 %rd235, [%rd234+8];
st.local.u64 [%rd2+8], %rd235;

BB89_54:
@%p37 bra BB89_56;

ld.local.u32 %r171, [%rd2];
setp.lt.s32	%p48, %r171, %r444;
max.s32 %r172, %r444, %r171;
add.s64 %rd238, %rd3, 64;
selp.b64	%rd239, %rd238, %rd2, %p48;
st.local.u32 [%rd2], %r172;
ld.local.u64 %rd240, [%rd239+8];
st.local.u64 [%rd2+8], %rd240;

BB89_56:
@%p38 bra BB89_58;

ld.local.u32 %r173, [%rd2];
setp.lt.s32	%p50, %r173, %r447;
max.s32 %r174, %r447, %r173;
add.s64 %rd243, %rd3, 80;
selp.b64	%rd244, %rd243, %rd2, %p50;
st.local.u32 [%rd2], %r174;
ld.local.u64 %rd245, [%rd244+8];
st.local.u64 [%rd2+8], %rd245;

BB89_58:
@%p39 bra BB89_60;

ld.local.u32 %r175, [%rd2];
setp.lt.s32	%p52, %r175, %r450;
max.s32 %r176, %r450, %r175;
add.s64 %rd248, %rd3, 96;
selp.b64	%rd249, %rd248, %rd2, %p52;
st.local.u32 [%rd2], %r176;
ld.local.u64 %rd250, [%rd249+8];
st.local.u64 [%rd2+8], %rd250;

BB89_60:
setp.ne.s32	%p53, %r33, 0;
mov.u64 %rd533, %rd526;
@%p53 bra BB89_62;

ld.local.u32 %r177, [%rd2];
st.local.u32 [%rd3], %r177;
ld.local.u64 %rd533, [%rd2+8];
st.local.u64 [%rd3+8], %rd533;

BB89_62:
mov.u64 %rd526, %rd533;
setp.gt.u32	%p54, %r33, 1;
mov.u32 %r438, %r433;
mov.u64 %rd532, %rd527;
@%p54 bra BB89_64;

ld.local.u32 %r438, [%rd2];
st.local.u32 [%rd3+16], %r438;
ld.local.u64 %rd532, [%rd2+8];
st.local.u64 [%rd3+24], %rd532;

BB89_64:
mov.u64 %rd527, %rd532;
mov.u32 %r433, %r438;
setp.gt.u32	%p55, %r33, 2;
mov.u32 %r437, %r435;
mov.u64 %rd531, %rd528;
@%p55 bra BB89_66;

ld.local.u32 %r437, [%rd2];
st.local.u32 [%rd3+32], %r437;
ld.local.u64 %rd531, [%rd2+8];
st.local.u64 [%rd3+40], %rd531;

BB89_66:
mov.u64 %rd528, %rd531;
mov.u32 %r435, %r437;
setp.gt.u32	%p56, %r33, 3;
mov.u32 %r436, %r434;
mov.u64 %rd530, %rd529;
@%p56 bra BB89_68;

ld.local.u32 %r436, [%rd2];
st.local.u32 [%rd3+48], %r436;
ld.local.u64 %rd530, [%rd2+8];
st.local.u64 [%rd3+56], %rd530;

BB89_68:
mov.u64 %rd529, %rd530;
mov.u32 %r434, %r436;
setp.gt.u32	%p57, %r33, 4;
mov.u32 %r445, %r444;
mov.u64 %rd541, %rd540;
@%p57 bra BB89_70;

ld.local.u32 %r445, [%rd2];
st.local.u32 [%rd3+64], %r445;
ld.local.u64 %rd541, [%rd2+8];
st.local.u64 [%rd3+72], %rd541;

BB89_70:
mov.u64 %rd540, %rd541;
mov.u32 %r444, %r445;
setp.gt.u32	%p58, %r33, 5;
mov.u32 %r448, %r447;
mov.u64 %rd544, %rd543;
@%p58 bra BB89_72;

ld.local.u32 %r448, [%rd2];
st.local.u32 [%rd3+80], %r448;
ld.local.u64 %rd544, [%rd2+8];
st.local.u64 [%rd3+88], %rd544;

BB89_72:
mov.u64 %rd543, %rd544;
mov.u32 %r447, %r448;
@%p40 bra BB89_74;

ld.local.u32 %r450, [%rd2];
st.local.u32 [%rd3+96], %r450;
ld.local.u64 %rd546, [%rd2+8];
st.local.u64 [%rd3+104], %rd546;

BB89_74:
mov.u64 %rd481, %rd526;
mov.u64 %rd482, %rd527;
mov.u64 %rd483, %rd528;
mov.u64 %rd484, %rd529;
mov.u64 %rd485, %rd540;
mov.u64 %rd486, %rd543;
mov.u64 %rd487, %rd546;
mov.u32 %r390, %r433;
mov.u32 %r392, %r434;
mov.u32 %r391, %r435;
mov.u32 %r394, %r447;
mov.u32 %r393, %r444;
mov.u32 %r395, %r450;
cvt.u32.u64	%r178, %rd35;
setp.ge.u32	%p60, %r178, %r1;
@%p60 bra BB89_117;

ld.local.u32 %r63, [%rd3];
setp.ge.s32	%p61, %r390, %r63;
mov.u32 %r431, %r390;
mov.u32 %r432, %r63;
mov.u64 %rd524, %rd482;
mov.u64 %rd525, %rd481;
@%p61 bra BB89_77;

st.local.u32 [%rd3], %r390;
st.local.u32 [%rd3+16], %r63;
st.local.u64 [%rd3+8], %rd482;
st.local.u64 [%rd3+24], %rd481;
mov.u32 %r312, %r390;
mov.u32 %r431, %r63;
mov.u32 %r432, %r312;
mov.u64 %rd525, %rd482;
mov.u64 %rd524, %rd481;

BB89_77:
mov.u64 %rd520, %rd524;
mov.u64 %rd515, %rd525;
mov.u32 %r427, %r431;
mov.u32 %r422, %r432;
setp.ge.s32	%p62, %r392, %r391;
mov.u32 %r429, %r391;
mov.u32 %r430, %r392;
mov.u64 %rd523, %rd484;
mov.u64 %rd522, %rd483;
@%p62 bra BB89_79;

st.local.u32 [%rd3+32], %r392;
st.local.u32 [%rd3+48], %r391;
st.local.u64 [%rd3+40], %rd484;
st.local.u64 [%rd3+56], %rd483;
mov.u32 %r430, %r391;
mov.u32 %r429, %r392;
mov.u64 %rd522, %rd484;
mov.u64 %rd523, %rd483;

BB89_79:
mov.u64 %rd74, %rd522;
mov.u64 %rd518, %rd523;
mov.u32 %r67, %r429;
mov.u32 %r425, %r430;
setp.ge.s32	%p63, %r394, %r393;
mov.u32 %r442, %r393;
mov.u32 %r443, %r394;
mov.u64 %rd539, %rd486;
mov.u64 %rd538, %rd485;
@%p63 bra BB89_81;

st.local.u32 [%rd3+64], %r394;
st.local.u32 [%rd3+80], %r393;
st.local.u64 [%rd3+72], %rd486;
st.local.u64 [%rd3+88], %rd485;
mov.u32 %r443, %r393;
mov.u32 %r442, %r394;
mov.u64 %rd538, %rd486;
mov.u64 %rd539, %rd485;

BB89_81:
mov.u64 %rd76, %rd538;
mov.u64 %rd75, %rd539;
mov.u32 %r69, %r442;
mov.u32 %r68, %r443;
setp.ge.s32	%p64, %r67, %r427;
mov.u32 %r428, %r67;
mov.u64 %rd521, %rd74;
@%p64 bra BB89_83;

st.local.u32 [%rd3+16], %r67;
st.local.u32 [%rd3+32], %r427;
st.local.u64 [%rd3+24], %rd74;
st.local.u64 [%rd3+40], %rd520;
mov.u32 %r317, %r427;
mov.u32 %r427, %r67;
mov.u32 %r428, %r317;
mov.u64 %rd404, %rd520;
mov.u64 %rd520, %rd74;
mov.u64 %rd521, %rd404;

BB89_83:
mov.u64 %rd78, %rd520;
mov.u64 %rd512, %rd521;
mov.u32 %r71, %r427;
mov.u32 %r419, %r428;
setp.ge.s32	%p65, %r69, %r425;
mov.u32 %r426, %r69;
mov.u64 %rd519, %rd76;
@%p65 bra BB89_85;

st.local.u32 [%rd3+48], %r69;
st.local.u32 [%rd3+64], %r425;
st.local.u64 [%rd3+56], %rd76;
st.local.u64 [%rd3+72], %rd518;
mov.u32 %r319, %r425;
mov.u32 %r425, %r69;
mov.u32 %r426, %r319;
mov.u64 %rd406, %rd518;
mov.u64 %rd518, %rd76;
mov.u64 %rd519, %rd406;

BB89_85:
mov.u64 %rd80, %rd518;
mov.u64 %rd510, %rd519;
mov.u32 %r73, %r425;
mov.u32 %r417, %r426;
setp.ge.s32	%p66, %r395, %r68;
mov.u32 %r424, %r395;
mov.u32 %r423, %r68;
mov.u64 %rd517, %rd487;
mov.u64 %rd516, %rd75;
@%p66 bra BB89_87;

st.local.u32 [%rd3+80], %r395;
st.local.u32 [%rd3+96], %r68;
st.local.u64 [%rd3+88], %rd487;
st.local.u64 [%rd3+104], %rd75;
mov.u32 %r297, %r395;
mov.u32 %r424, %r68;
mov.u32 %r423, %r297;
mov.u64 %rd382, %rd487;
mov.u64 %rd517, %rd75;
mov.u64 %rd516, %rd382;

BB89_87:
mov.u64 %rd82, %rd516;
mov.u64 %rd505, %rd517;
mov.u32 %r75, %r423;
mov.u32 %r412, %r424;
setp.ge.s32	%p67, %r71, %r422;
mov.u32 %r421, %r71;
mov.u64 %rd514, %rd78;
@%p67 bra BB89_89;

st.local.u32 [%rd3], %r71;
st.local.u32 [%rd3+16], %r422;
st.local.u64 [%rd3+8], %rd78;
st.local.u64 [%rd3+24], %rd515;
mov.u32 %r315, %r422;
mov.u32 %r422, %r71;
mov.u32 %r421, %r315;
mov.u64 %rd402, %rd515;
mov.u64 %rd515, %rd78;
mov.u64 %rd514, %rd402;

BB89_89:
mov.u64 %rd508, %rd514;
mov.u64 %rd503, %rd515;
mov.u32 %r415, %r421;
mov.u32 %r410, %r422;
setp.ge.s32	%p68, %r73, %r419;
mov.u32 %r420, %r73;
mov.u64 %rd513, %rd80;
@%p68 bra BB89_91;

st.local.u32 [%rd3+32], %r73;
st.local.u32 [%rd3+48], %r419;
st.local.u64 [%rd3+40], %rd80;
st.local.u64 [%rd3+56], %rd512;
mov.u32 %r327, %r419;
mov.u32 %r419, %r73;
mov.u32 %r420, %r327;
mov.u64 %rd414, %rd512;
mov.u64 %rd512, %rd80;
mov.u64 %rd513, %rd414;

BB89_91:
mov.u64 %rd86, %rd512;
mov.u64 %rd506, %rd513;
mov.u32 %r79, %r419;
mov.u32 %r413, %r420;
setp.ge.s32	%p69, %r75, %r417;
mov.u32 %r418, %r75;
mov.u64 %rd511, %rd82;
@%p69 bra BB89_93;

st.local.u32 [%rd3+64], %r75;
st.local.u32 [%rd3+80], %r417;
st.local.u64 [%rd3+72], %rd82;
st.local.u64 [%rd3+88], %rd510;
mov.u32 %r331, %r417;
mov.u32 %r417, %r75;
mov.u32 %r418, %r331;
mov.u64 %rd418, %rd510;
mov.u64 %rd510, %rd82;
mov.u64 %rd511, %rd418;

BB89_93:
mov.u64 %rd88, %rd510;
mov.u64 %rd87, %rd511;
mov.u32 %r81, %r417;
mov.u32 %r80, %r418;
setp.ge.s32	%p70, %r79, %r415;
mov.u32 %r416, %r79;
mov.u64 %rd509, %rd86;
@%p70 bra BB89_95;

st.local.u32 [%rd3+16], %r79;
st.local.u32 [%rd3+32], %r415;
st.local.u64 [%rd3+24], %rd86;
st.local.u64 [%rd3+40], %rd508;
mov.u32 %r341, %r415;
mov.u32 %r415, %r79;
mov.u32 %r416, %r341;
mov.u64 %rd428, %rd508;
mov.u64 %rd508, %rd86;
mov.u64 %rd509, %rd428;

BB89_95:
mov.u64 %rd90, %rd508;
mov.u64 %rd500, %rd509;
mov.u32 %r83, %r415;
mov.u32 %r407, %r416;
setp.ge.s32	%p71, %r81, %r413;
mov.u32 %r414, %r81;
mov.u64 %rd507, %rd88;
@%p71 bra BB89_97;

st.local.u32 [%rd3+48], %r81;
st.local.u32 [%rd3+64], %r413;
st.local.u64 [%rd3+56], %rd88;
st.local.u64 [%rd3+72], %rd506;
mov.u32 %r343, %r413;
mov.u32 %r413, %r81;
mov.u32 %r414, %r343;
mov.u64 %rd430, %rd506;
mov.u64 %rd506, %rd88;
mov.u64 %rd507, %rd430;

BB89_97:
mov.u64 %rd92, %rd506;
mov.u64 %rd498, %rd507;
mov.u32 %r85, %r413;
mov.u32 %r405, %r414;
setp.ge.s32	%p72, %r412, %r80;
mov.u32 %r411, %r80;
mov.u64 %rd504, %rd87;
@%p72 bra BB89_99;

st.local.u32 [%rd3+80], %r412;
st.local.u32 [%rd3+96], %r80;
st.local.u64 [%rd3+88], %rd505;
st.local.u64 [%rd3+104], %rd87;
mov.u32 %r335, %r412;
mov.u32 %r412, %r80;
mov.u32 %r411, %r335;
mov.u64 %rd422, %rd505;
mov.u64 %rd505, %rd87;
mov.u64 %rd504, %rd422;

BB89_99:
mov.u64 %rd94, %rd504;
mov.u64 %rd493, %rd505;
mov.u32 %r87, %r411;
mov.u32 %r400, %r412;
setp.ge.s32	%p73, %r83, %r410;
mov.u32 %r409, %r83;
mov.u64 %rd502, %rd90;
@%p73 bra BB89_101;

st.local.u32 [%rd3], %r83;
st.local.u32 [%rd3+16], %r410;
st.local.u64 [%rd3+8], %rd90;
st.local.u64 [%rd3+24], %rd503;
mov.u32 %r339, %r410;
mov.u32 %r410, %r83;
mov.u32 %r409, %r339;
mov.u64 %rd426, %rd503;
mov.u64 %rd503, %rd90;
mov.u64 %rd502, %rd426;

BB89_101:
mov.u64 %rd496, %rd502;
mov.u64 %rd490, %rd503;
mov.u32 %r403, %r409;
mov.u32 %r88, %r410;
setp.ge.s32	%p74, %r85, %r407;
mov.u32 %r408, %r85;
mov.u64 %rd501, %rd92;
@%p74 bra BB89_103;

st.local.u32 [%rd3+32], %r85;
st.local.u32 [%rd3+48], %r407;
st.local.u64 [%rd3+40], %rd92;
st.local.u64 [%rd3+56], %rd500;
mov.u32 %r351, %r407;
mov.u32 %r407, %r85;
mov.u32 %r408, %r351;
mov.u64 %rd438, %rd500;
mov.u64 %rd500, %rd92;
mov.u64 %rd501, %rd438;

BB89_103:
mov.u64 %rd98, %rd500;
mov.u64 %rd494, %rd501;
mov.u32 %r91, %r407;
mov.u32 %r401, %r408;
setp.ge.s32	%p75, %r87, %r405;
mov.u32 %r406, %r87;
mov.u64 %rd499, %rd94;
@%p75 bra BB89_105;

st.local.u32 [%rd3+64], %r87;
st.local.u32 [%rd3+80], %r405;
st.local.u64 [%rd3+72], %rd94;
st.local.u64 [%rd3+88], %rd498;
mov.u32 %r355, %r405;
mov.u32 %r405, %r87;
mov.u32 %r406, %r355;
mov.u64 %rd442, %rd498;
mov.u64 %rd498, %rd94;
mov.u64 %rd499, %rd442;

BB89_105:
mov.u64 %rd100, %rd498;
mov.u64 %rd99, %rd499;
mov.u32 %r93, %r405;
mov.u32 %r92, %r406;
setp.ge.s32	%p76, %r91, %r403;
mov.u32 %r404, %r91;
mov.u64 %rd497, %rd98;
@%p76 bra BB89_107;

st.local.u32 [%rd3+16], %r91;
st.local.u32 [%rd3+32], %r403;
st.local.u64 [%rd3+24], %rd98;
st.local.u64 [%rd3+40], %rd496;
mov.u32 %r364, %r403;
mov.u32 %r403, %r91;
mov.u32 %r404, %r364;
mov.u64 %rd452, %rd496;
mov.u64 %rd496, %rd98;
mov.u64 %rd497, %rd452;

BB89_107:
mov.u64 %rd102, %rd496;
mov.u64 %rd488, %rd497;
mov.u32 %r95, %r403;
mov.u32 %r396, %r404;
setp.ge.s32	%p77, %r93, %r401;
mov.u32 %r402, %r93;
mov.u64 %rd495, %rd100;
@%p77 bra BB89_109;

st.local.u32 [%rd3+48], %r93;
st.local.u32 [%rd3+64], %r401;
st.local.u64 [%rd3+56], %rd100;
st.local.u64 [%rd3+72], %rd494;
mov.u32 %r366, %r401;
mov.u32 %r401, %r93;
mov.u32 %r402, %r366;
mov.u64 %rd454, %rd494;
mov.u64 %rd494, %rd100;
mov.u64 %rd495, %rd454;

BB89_109:
mov.u64 %rd104, %rd494;
mov.u64 %rd485, %rd495;
mov.u32 %r97, %r401;
mov.u32 %r393, %r402;
setp.ge.s32	%p78, %r400, %r92;
mov.u32 %r399, %r92;
mov.u64 %rd492, %rd99;
@%p78 bra BB89_111;

st.local.u32 [%rd3+80], %r400;
st.local.u32 [%rd3+96], %r92;
st.local.u64 [%rd3+88], %rd493;
st.local.u64 [%rd3+104], %rd99;
mov.u32 %r359, %r400;
mov.u32 %r400, %r92;
mov.u32 %r399, %r359;
mov.u64 %rd446, %rd493;
mov.u64 %rd493, %rd99;
mov.u64 %rd492, %rd446;

BB89_111:
mov.u64 %rd106, %rd492;
mov.u64 %rd487, %rd493;
mov.u32 %r99, %r399;
mov.u32 %r395, %r400;
setp.ge.s32	%p79, %r95, %r88;
mov.u32 %r398, %r95;
mov.u64 %rd491, %rd102;
@%p79 bra BB89_113;

st.local.u32 [%rd3], %r95;
st.local.u32 [%rd3+16], %r88;
st.local.u64 [%rd3+8], %rd102;
st.local.u64 [%rd3+24], %rd490;
mov.u32 %r398, %r88;
mov.u64 %rd450, %rd490;
mov.u64 %rd490, %rd102;
mov.u64 %rd491, %rd450;

BB89_113:
mov.u64 %rd481, %rd490;
mov.u64 %rd482, %rd491;
mov.u32 %r390, %r398;
setp.ge.s32	%p80, %r97, %r396;
mov.u32 %r397, %r97;
mov.u64 %rd489, %rd104;
@%p80 bra BB89_115;

st.local.u32 [%rd3+32], %r97;
st.local.u32 [%rd3+48], %r396;
st.local.u64 [%rd3+40], %rd104;
st.local.u64 [%rd3+56], %rd488;
mov.u32 %r374, %r396;
mov.u32 %r396, %r97;
mov.u32 %r397, %r374;
mov.u64 %rd462, %rd488;
mov.u64 %rd488, %rd104;
mov.u64 %rd489, %rd462;

BB89_115:
mov.u64 %rd483, %rd488;
mov.u64 %rd484, %rd489;
mov.u32 %r391, %r396;
mov.u32 %r392, %r397;
setp.ge.s32	%p81, %r99, %r393;
mov.u32 %r394, %r99;
mov.u64 %rd486, %rd106;
@%p81 bra BB89_117;

st.local.u32 [%rd3+64], %r99;
st.local.u32 [%rd3+80], %r393;
st.local.u64 [%rd3+72], %rd106;
st.local.u64 [%rd3+88], %rd485;
mov.u32 %r377, %r393;
mov.u32 %r393, %r99;
mov.u32 %r394, %r377;
mov.u64 %rd466, %rd485;
mov.u64 %rd485, %rd106;
mov.u64 %rd486, %rd466;

BB89_117:
@%p33 bra BB89_119;

ld.local.u32 %r179, [%rd3];
st.shared.u32 [%rd36], %r179;
st.shared.u64 [%rd36+8], %rd481;

BB89_119:
@%p34 bra BB89_121;

st.shared.u32 [%rd36+16], %r390;
st.shared.u64 [%rd36+24], %rd482;

BB89_121:
@%p35 bra BB89_123;

st.shared.u32 [%rd36+32], %r391;
st.shared.u64 [%rd36+40], %rd483;

BB89_123:
@%p36 bra BB89_125;

st.shared.u32 [%rd36+48], %r392;
st.shared.u64 [%rd36+56], %rd484;

BB89_125:
@%p37 bra BB89_127;

st.shared.u32 [%rd36+64], %r393;
st.shared.u64 [%rd36+72], %rd485;

BB89_127:
@%p38 bra BB89_129;

st.shared.u32 [%rd36+80], %r394;
st.shared.u64 [%rd36+88], %rd486;

BB89_129:
@%p39 bra BB89_131;

st.shared.u32 [%rd36+96], %r395;
st.shared.u64 [%rd36+104], %rd487;

BB89_131:
ld.param.u64 %rd319, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_23stable_sort_each_detail29stable_sort_each_copy_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEENS_12zip_iteratorINS_5tupleINS_10device_ptrIiEENSB_IlEENS_9null_typeESE_SE_SE_SE_SE_SE_SE_EEEElNS_6detail15normal_iteratorINS_7pointerINSA_IilSE_SE_SE_SE_SE_SE_SE_SE_EENSH_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESP_EEEENSH_13compare_firstI10ThrustLTOpIiEEEEEEEvT__param_0+24];
cvta.to.global.u64 %rd118, %rd319;
bar.sync 0;
mad.lo.s32 %r236, %r455, -7, %r1;
mov.u32 %r181, 7;
min.u32 %r109, %r236, %r181;
mov.u32 %r452, 2;

BB89_132:
neg.s32 %r182, %r452;
and.b32 %r183, %r455, %r182;
add.s32 %r184, %r452, -1;
and.b32 %r185, %r184, %r455;
mul.lo.s32 %r186, %r185, 7;
min.u32 %r111, %r186, %r1;
mul.lo.s32 %r187, %r183, 7;
shr.u32 %r188, %r452, 1;
mul.lo.s32 %r189, %r188, 7;
min.u32 %r190, %r187, %r1;
add.s32 %r191, %r190, %r189;
min.u32 %r192, %r191, %r1;
add.s32 %r193, %r192, %r189;
min.u32 %r112, %r193, %r1;
sub.s32 %r194, %r192, %r190;
sub.s32 %r195, %r112, %r192;
cvt.u64.u32	%rd119, %r190;
cvt.u64.u32	%rd120, %r192;
setp.lt.u32	%p89, %r111, %r195;
sub.s32 %r196, %r111, %r195;
selp.b32	%r454, 0, %r196, %p89;
min.u32 %r453, %r194, %r111;
setp.ge.u32	%p90, %r454, %r453;
@%p90 bra BB89_135;

add.s32 %r115, %r111, -1;

BB89_134:
add.s32 %r197, %r453, %r454;
shr.u32 %r198, %r197, 1;
sub.s32 %r199, %r115, %r198;
cvt.u64.u32	%rd265, %r199;
add.s64 %rd266, %rd265, %rd120;
cvt.u64.u32	%rd267, %r198;
add.s64 %rd268, %rd267, %rd119;
shl.b64 %rd269, %rd266, 4;
add.s64 %rd271, %rd208, %rd269;
shl.b64 %rd272, %rd268, 4;
add.s64 %rd273, %rd208, %rd272;
ld.shared.u32 %r200, [%rd273];
ld.shared.u32 %r201, [%rd271];
setp.lt.s32	%p91, %r201, %r200;
add.s32 %r202, %r198, 1;
selp.b32	%r454, %r454, %r202, %p91;
selp.b32	%r453, %r198, %r453, %p91;
setp.lt.u32	%p92, %r454, %r453;
@%p92 bra BB89_134;

BB89_135:
cvt.u64.u32	%rd274, %r454;
add.s64 %rd121, %rd274, %rd119;
shl.b64 %rd275, %rd121, 4;
add.s64 %rd122, %rd208, %rd275;
shl.b64 %rd277, %rd120, 4;
add.s64 %rd123, %rd208, %rd277;
cvt.u64.u32	%rd278, %r111;
add.s64 %rd279, %rd120, %rd278;
sub.s64 %rd124, %rd279, %rd274;
shl.b64 %rd280, %rd124, 4;
add.s64 %rd125, %rd208, %rd280;
mul.wide.u32 %rd281, %r112, 16;
add.s64 %rd126, %rd208, %rd281;
ld.shared.u32 %r203, [%rd122];
ld.shared.u64 %rd282, [%rd122+8];
st.local.u64 [%rd1+8], %rd282;
st.local.u32 [%rd1], %r203;
ld.shared.u32 %r204, [%rd125];
ld.shared.u64 %rd283, [%rd125+8];
st.local.u64 [%rd2+8], %rd283;
st.local.u32 [%rd2], %r204;
mov.pred %p130, -1;
setp.ge.u64	%p94, %rd125, %rd126;
@%p94 bra BB89_138;

mov.pred %p130, 0;
setp.ge.u64	%p96, %rd122, %rd123;
@%p96 bra BB89_138;

ld.local.u32 %r205, [%rd1];
ld.local.u32 %r206, [%rd2];
setp.ge.s32	%p130, %r206, %r205;

BB89_138:
selp.b64	%rd284, %rd1, %rd2, %p130;
ld.local.u32 %r121, [%rd284];
ld.local.u64 %rd127, [%rd284+8];
@%p130 bra BB89_140;
bra.uni BB89_139;

BB89_140:
mov.u64 %rd569, %rd125;
add.s64 %rd291, %rd275, %rd208;
add.s64 %rd132, %rd291, 16;
mov.u64 %rd591, %rd132;
ld.shared.u32 %r208, [%rd122+16];
st.local.u32 [%rd1], %r208;
ld.shared.u64 %rd292, [%rd122+24];
st.local.u64 [%rd1+8], %rd292;
mov.u64 %rd558, %rd125;
mov.u64 %rd580, %rd132;
bra.uni BB89_141;

BB89_139:
mov.u64 %rd591, %rd122;
add.s64 %rd287, %rd280, %rd208;
add.s64 %rd129, %rd287, 16;
mov.u64 %rd569, %rd129;
ld.shared.u32 %r207, [%rd125+16];
st.local.u32 [%rd2], %r207;
ld.shared.u64 %rd288, [%rd125+24];
st.local.u64 [%rd2+8], %rd288;
mov.u64 %rd558, %rd129;
mov.u64 %rd580, %rd122;

BB89_141:
mov.u64 %rd137, %rd591;
mov.u64 %rd579, %rd580;
mov.u64 %rd135, %rd569;
mov.u64 %rd557, %rd558;
mov.pred %p131, -1;
setp.ge.u64	%p98, %rd557, %rd126;
@%p98 bra BB89_144;

mov.pred %p131, 0;
setp.ge.u64	%p100, %rd579, %rd123;
@%p100 bra BB89_144;

ld.local.u32 %r209, [%rd1];
ld.local.u32 %r210, [%rd2];
setp.ge.s32	%p131, %r210, %r209;

BB89_144:
selp.b64	%rd293, %rd1, %rd2, %p131;
ld.local.u32 %r122, [%rd293];
ld.local.u64 %rd138, [%rd293+8];
@%p131 bra BB89_146;
bra.uni BB89_145;

BB89_146:
add.s64 %rd579, %rd579, 16;
add.s64 %rd142, %rd137, 16;
ld.shared.u32 %r212, [%rd137+16];
st.local.u32 [%rd1], %r212;
ld.shared.u64 %rd295, [%rd137+24];
st.local.u64 [%rd1+8], %rd295;
mov.u64 %rd568, %rd135;
mov.u64 %rd590, %rd142;
bra.uni BB89_147;

BB89_145:
add.s64 %rd557, %rd557, 16;
add.s64 %rd140, %rd135, 16;
ld.shared.u32 %r211, [%rd135+16];
st.local.u32 [%rd2], %r211;
ld.shared.u64 %rd294, [%rd135+24];
st.local.u64 [%rd2+8], %rd294;
mov.u64 %rd568, %rd140;
mov.u64 %rd590, %rd137;

BB89_147:
mov.u64 %rd146, %rd590;
mov.u64 %rd578, %rd579;
mov.u64 %rd144, %rd568;
mov.u64 %rd556, %rd557;
mov.pred %p132, -1;
setp.ge.u64	%p102, %rd556, %rd126;
@%p102 bra BB89_150;

mov.pred %p132, 0;
setp.ge.u64	%p104, %rd578, %rd123;
@%p104 bra BB89_150;

ld.local.u32 %r213, [%rd1];
ld.local.u32 %r214, [%rd2];
setp.ge.s32	%p132, %r214, %r213;

BB89_150:
selp.b64	%rd296, %rd1, %rd2, %p132;
ld.local.u32 %r123, [%rd296];
ld.local.u64 %rd147, [%rd296+8];
@%p132 bra BB89_152;
bra.uni BB89_151;

BB89_152:
add.s64 %rd578, %rd578, 16;
add.s64 %rd151, %rd146, 16;
ld.shared.u32 %r216, [%rd146+16];
st.local.u32 [%rd1], %r216;
ld.shared.u64 %rd298, [%rd146+24];
st.local.u64 [%rd1+8], %rd298;
mov.u64 %rd567, %rd144;
mov.u64 %rd589, %rd151;
bra.uni BB89_153;

BB89_151:
add.s64 %rd556, %rd556, 16;
add.s64 %rd149, %rd144, 16;
ld.shared.u32 %r215, [%rd144+16];
st.local.u32 [%rd2], %r215;
ld.shared.u64 %rd297, [%rd144+24];
st.local.u64 [%rd2+8], %rd297;
mov.u64 %rd567, %rd149;
mov.u64 %rd589, %rd146;

BB89_153:
mov.u64 %rd155, %rd589;
mov.u64 %rd577, %rd578;
mov.u64 %rd153, %rd567;
mov.u64 %rd555, %rd556;
mov.pred %p133, -1;
setp.ge.u64	%p106, %rd555, %rd126;
@%p106 bra BB89_156;

mov.pred %p133, 0;
setp.ge.u64	%p108, %rd577, %rd123;
@%p108 bra BB89_156;

ld.local.u32 %r217, [%rd1];
ld.local.u32 %r218, [%rd2];
setp.ge.s32	%p133, %r218, %r217;

BB89_156:
selp.b64	%rd299, %rd1, %rd2, %p133;
ld.local.u32 %r124, [%rd299];
ld.local.u64 %rd156, [%rd299+8];
@%p133 bra BB89_158;
bra.uni BB89_157;

BB89_158:
add.s64 %rd577, %rd577, 16;
add.s64 %rd160, %rd155, 16;
ld.shared.u32 %r220, [%rd155+16];
st.local.u32 [%rd1], %r220;
ld.shared.u64 %rd301, [%rd155+24];
st.local.u64 [%rd1+8], %rd301;
mov.u64 %rd566, %rd153;
mov.u64 %rd588, %rd160;
bra.uni BB89_159;

BB89_157:
add.s64 %rd555, %rd555, 16;
add.s64 %rd158, %rd153, 16;
ld.shared.u32 %r219, [%rd153+16];
st.local.u32 [%rd2], %r219;
ld.shared.u64 %rd300, [%rd153+24];
st.local.u64 [%rd2+8], %rd300;
mov.u64 %rd566, %rd158;
mov.u64 %rd588, %rd155;

BB89_159:
mov.u64 %rd164, %rd588;
mov.u64 %rd576, %rd577;
mov.u64 %rd162, %rd566;
mov.u64 %rd554, %rd555;
mov.pred %p134, -1;
setp.ge.u64	%p110, %rd554, %rd126;
@%p110 bra BB89_162;

mov.pred %p134, 0;
setp.ge.u64	%p112, %rd576, %rd123;
@%p112 bra BB89_162;

ld.local.u32 %r221, [%rd1];
ld.local.u32 %r222, [%rd2];
setp.ge.s32	%p134, %r222, %r221;

BB89_162:
selp.b64	%rd302, %rd1, %rd2, %p134;
ld.local.u32 %r125, [%rd302];
ld.local.u64 %rd165, [%rd302+8];
@%p134 bra BB89_164;
bra.uni BB89_163;

BB89_164:
add.s64 %rd576, %rd576, 16;
add.s64 %rd169, %rd164, 16;
ld.shared.u32 %r224, [%rd164+16];
st.local.u32 [%rd1], %r224;
ld.shared.u64 %rd304, [%rd164+24];
st.local.u64 [%rd1+8], %rd304;
mov.u64 %rd565, %rd162;
mov.u64 %rd587, %rd169;
bra.uni BB89_165;

BB89_163:
add.s64 %rd554, %rd554, 16;
add.s64 %rd167, %rd162, 16;
ld.shared.u32 %r223, [%rd162+16];
st.local.u32 [%rd2], %r223;
ld.shared.u64 %rd303, [%rd162+24];
st.local.u64 [%rd2+8], %rd303;
mov.u64 %rd565, %rd167;
mov.u64 %rd587, %rd164;

BB89_165:
mov.u64 %rd173, %rd587;
mov.u64 %rd575, %rd576;
mov.u64 %rd171, %rd565;
mov.u64 %rd553, %rd554;
mov.pred %p135, -1;
setp.ge.u64	%p114, %rd553, %rd126;
@%p114 bra BB89_168;

mov.pred %p135, 0;
setp.ge.u64	%p116, %rd575, %rd123;
@%p116 bra BB89_168;

ld.local.u32 %r225, [%rd1];
ld.local.u32 %r226, [%rd2];
setp.ge.s32	%p135, %r226, %r225;

BB89_168:
selp.b64	%rd305, %rd1, %rd2, %p135;
ld.local.u32 %r126, [%rd305];
ld.local.u64 %rd174, [%rd305+8];
@%p135 bra BB89_170;
bra.uni BB89_169;

BB89_170:
add.s64 %rd575, %rd575, 16;
add.s64 %rd178, %rd173, 16;
ld.shared.u32 %r228, [%rd173+16];
st.local.u32 [%rd1], %r228;
ld.shared.u64 %rd307, [%rd173+24];
st.local.u64 [%rd1+8], %rd307;
mov.u64 %rd564, %rd171;
mov.u64 %rd586, %rd178;
bra.uni BB89_171;

BB89_169:
add.s64 %rd553, %rd553, 16;
add.s64 %rd176, %rd171, 16;
ld.shared.u32 %r227, [%rd171+16];
st.local.u32 [%rd2], %r227;
ld.shared.u64 %rd306, [%rd171+24];
st.local.u64 [%rd2+8], %rd306;
mov.u64 %rd564, %rd176;
mov.u64 %rd586, %rd173;

BB89_171:
mov.pred %p136, -1;
setp.ge.u64	%p118, %rd553, %rd126;
@%p118 bra BB89_174;

mov.pred %p136, 0;
setp.ge.u64	%p120, %rd575, %rd123;
@%p120 bra BB89_174;

ld.local.u32 %r229, [%rd1];
ld.local.u32 %r230, [%rd2];
setp.ge.s32	%p136, %r230, %r229;

BB89_174:
selp.b64	%rd308, %rd1, %rd2, %p136;
ld.local.u32 %r127, [%rd308];
ld.local.u64 %rd183, [%rd308+8];
@%p136 bra BB89_176;
bra.uni BB89_175;

BB89_176:
ld.shared.u32 %r232, [%rd586+16];
st.local.u32 [%rd1], %r232;
ld.shared.u64 %rd310, [%rd586+24];
st.local.u64 [%rd1+8], %rd310;
bra.uni BB89_177;

BB89_175:
ld.shared.u32 %r231, [%rd564+16];
st.local.u32 [%rd2], %r231;
ld.shared.u64 %rd309, [%rd564+24];
st.local.u64 [%rd2+8], %rd309;

BB89_177:
setp.eq.s32	%p15, %r109, 0;
bar.sync 0;
@%p15 bra BB89_179;

st.shared.u32 [%rd36], %r121;
st.shared.u64 [%rd36+8], %rd127;

BB89_179:
setp.lt.u32	%p121, %r109, 2;
@%p121 bra BB89_181;

st.shared.u32 [%rd36+16], %r122;
st.shared.u64 [%rd36+24], %rd138;

BB89_181:
setp.lt.u32	%p122, %r109, 3;
@%p122 bra BB89_183;

st.shared.u32 [%rd36+32], %r123;
st.shared.u64 [%rd36+40], %rd147;

BB89_183:
setp.lt.u32	%p123, %r109, 4;
@%p123 bra BB89_185;

st.shared.u32 [%rd36+48], %r124;
st.shared.u64 [%rd36+56], %rd156;

BB89_185:
setp.lt.u32	%p124, %r109, 5;
@%p124 bra BB89_187;

st.shared.u32 [%rd36+64], %r125;
st.shared.u64 [%rd36+72], %rd165;

BB89_187:
setp.lt.u32	%p125, %r109, 6;
@%p125 bra BB89_189;

st.shared.u32 [%rd36+80], %r126;
st.shared.u64 [%rd36+88], %rd174;

BB89_189:
setp.lt.u32	%p126, %r109, 7;
@%p126 bra BB89_191;

st.shared.u32 [%rd36+96], %r127;
st.shared.u64 [%rd36+104], %rd183;

BB89_191:
bar.sync 0;
shl.b32 %r452, %r452, 1;
setp.lt.u32	%p127, %r452, 257;
@%p127 bra BB89_132;

setp.ge.u32	%p128, %r455, %r1;
@%p128 bra BB89_194;

BB89_193:
cvt.u64.u32	%rd311, %r455;
add.s64 %rd312, %rd311, %rd189;
mul.wide.u32 %rd313, %r455, 16;
add.s64 %rd315, %rd208, %rd313;
ld.shared.u32 %r235, [%rd315];
shl.b64 %rd316, %rd312, 4;
add.s64 %rd317, %rd118, %rd316;
st.global.u32 [%rd317], %r235;
ld.shared.u64 %rd318, [%rd315+8];
st.global.u64 [%rd317+8], %rd318;
add.s32 %r455, %r455, 256;
setp.lt.u32	%p129, %r455, %r1;
@%p129 bra BB89_193;

BB89_194:
bar.sync 0;
ret;
}


.visible .entry _ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24virtualized_smem_closureINS3_23stable_sort_each_detail29stable_sort_each_copy_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEENS_12zip_iteratorINS_5tupleINS_10device_ptrIiEENSC_IlEENS_9null_typeESF_SF_SF_SF_SF_SF_SF_EEEElSH_NS_6detail13compare_firstI10ThrustLTOpIiEEEEEPNSB_IilSF_SF_SF_SF_SF_SF_SF_SF_EEEEEEvT_(
.param .align 8 .b8 _ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24virtualized_smem_closureINS3_23stable_sort_each_detail29stable_sort_each_copy_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEENS_12zip_iteratorINS_5tupleINS_10device_ptrIiEENSC_IlEENS_9null_typeESF_SF_SF_SF_SF_SF_SF_EEEElSH_NS_6detail13compare_firstI10ThrustLTOpIiEEEEEPNSB_IilSF_SF_SF_SF_SF_SF_SF_SF_EEEEEEvT__param_0[64]
)
.maxntid 256, 1, 1
.minnctapersm 1
{
.local .align 8 .b8 __local_depot90[144];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<141>;
.reg .b16 %rs<4>;
.reg .b32 %r<447>;
.reg .b64 %rd<613>;


mov.u64 %rd612, __local_depot90;
cvta.local.u64 %SP, %rd612;
ld.param.u64 %rd196, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24virtualized_smem_closureINS3_23stable_sort_each_detail29stable_sort_each_copy_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEENS_12zip_iteratorINS_5tupleINS_10device_ptrIiEENSC_IlEENS_9null_typeESF_SF_SF_SF_SF_SF_SF_EEEElSH_NS_6detail13compare_firstI10ThrustLTOpIiEEEEEPNSB_IilSF_SF_SF_SF_SF_SF_SF_SF_EEEEEEvT__param_0+56];
ld.param.u64 %rd191, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24virtualized_smem_closureINS3_23stable_sort_each_detail29stable_sort_each_copy_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEENS_12zip_iteratorINS_5tupleINS_10device_ptrIiEENSC_IlEENS_9null_typeESF_SF_SF_SF_SF_SF_SF_EEEElSH_NS_6detail13compare_firstI10ThrustLTOpIiEEEEEPNSB_IilSF_SF_SF_SF_SF_SF_SF_SF_EEEEEEvT__param_0+8];
ld.param.u64 %rd190, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24virtualized_smem_closureINS3_23stable_sort_each_detail29stable_sort_each_copy_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEENS_12zip_iteratorINS_5tupleINS_10device_ptrIiEENSC_IlEENS_9null_typeESF_SF_SF_SF_SF_SF_SF_EEEElSH_NS_6detail13compare_firstI10ThrustLTOpIiEEEEEPNSB_IilSF_SF_SF_SF_SF_SF_SF_SF_EEEEEEvT__param_0];
ld.param.u64 %rd192, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24virtualized_smem_closureINS3_23stable_sort_each_detail29stable_sort_each_copy_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEENS_12zip_iteratorINS_5tupleINS_10device_ptrIiEENSC_IlEENS_9null_typeESF_SF_SF_SF_SF_SF_SF_EEEElSH_NS_6detail13compare_firstI10ThrustLTOpIiEEEEEPNSB_IilSF_SF_SF_SF_SF_SF_SF_SF_EEEEEEvT__param_0+16];
ld.param.u64 %rd195, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24virtualized_smem_closureINS3_23stable_sort_each_detail29stable_sort_each_copy_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEENS_12zip_iteratorINS_5tupleINS_10device_ptrIiEENSC_IlEENS_9null_typeESF_SF_SF_SF_SF_SF_SF_EEEElSH_NS_6detail13compare_firstI10ThrustLTOpIiEEEEEPNSB_IilSF_SF_SF_SF_SF_SF_SF_SF_EEEEEEvT__param_0+48];
mov.u32 %r132, %ctaid.x;
cvt.u64.u32	%rd197, %r132;
mul.lo.s64 %rd1, %rd197, %rd195;
mul.lo.s32 %r133, %r132, 1792;
cvt.u64.u32	%rd198, %r133;
sub.s64 %rd199, %rd192, %rd198;
cvt.u32.u64	%r134, %rd199;
mov.u32 %r135, 1792;
min.u32 %r1, %r134, %r135;
add.u64 %rd200, %SP, 16;
cvta.to.local.u64 %rd2, %rd200;
add.u64 %rd201, %SP, 0;
cvta.to.local.u64 %rd3, %rd201;
add.u64 %rd202, %SP, 32;
cvta.to.local.u64 %rd4, %rd202;
cvta.to.global.u64 %rd203, %rd190;
cvta.to.global.u64 %rd204, %rd191;
cvta.to.global.u64 %rd5, %rd196;
setp.gt.u32	%p16, %r1, 1791;
mov.u32 %r446, %tid.x;
cvt.u64.u32	%rd205, %r446;
add.s64 %rd206, %rd205, %rd198;
shl.b64 %rd207, %rd206, 2;
add.s64 %rd6, %rd203, %rd207;
shl.b64 %rd208, %rd206, 3;
add.s64 %rd7, %rd204, %rd208;
@%p16 bra BB90_15;
bra.uni BB90_1;

BB90_15:
ld.global.u32 %r256, [%rd6];
ld.global.u64 %rd358, [%rd7];
ld.global.u32 %r257, [%rd6+1024];
ld.global.u64 %rd359, [%rd7+2048];
ld.global.u32 %r258, [%rd6+2048];
ld.global.u64 %rd360, [%rd7+4096];
ld.global.u32 %r246, [%rd6+3072];
ld.global.u64 %rd348, [%rd7+6144];
ld.global.u32 %r244, [%rd6+4096];
ld.global.u64 %rd347, [%rd7+8192];
ld.global.u32 %r245, [%rd6+5120];
ld.global.u64 %rd349, [%rd7+10240];
ld.global.u32 %r247, [%rd6+6144];
ld.global.u64 %rd364, [%rd7+12288];
bra.uni BB90_16;

BB90_1:
mov.u32 %r136, 0;
mov.u64 %rd209, 0;
setp.ge.u32	%p17, %r446, %r1;
mov.u64 %rd363, %rd209;
mov.u32 %r261, %r136;
@%p17 bra BB90_3;

ld.global.u32 %r3, [%rd6];
ld.global.u64 %rd8, [%rd7];
mov.u64 %rd363, %rd8;
mov.u32 %r261, %r3;

BB90_3:
mov.u32 %r250, %r261;
mov.u32 %r256, %r250;
mov.u64 %rd352, %rd363;
mov.u64 %rd358, %rd352;
add.s32 %r138, %r446, 256;
setp.ge.u32	%p18, %r138, %r1;
mov.u64 %rd362, %rd209;
mov.u32 %r260, %r136;
@%p18 bra BB90_5;

ld.global.u32 %r260, [%rd6+1024];
ld.global.u64 %rd362, [%rd7+2048];

BB90_5:
mov.u32 %r257, %r260;
mov.u64 %rd359, %rd362;
add.s32 %r140, %r446, 512;
setp.ge.u32	%p19, %r140, %r1;
mov.u64 %rd361, %rd209;
mov.u32 %r259, %r136;
@%p19 bra BB90_7;

ld.global.u32 %r259, [%rd6+2048];
ld.global.u64 %rd361, [%rd7+4096];

BB90_7:
mov.u32 %r258, %r259;
mov.u64 %rd360, %rd361;
mov.u32 %r246, 0;
mov.u64 %rd348, 0;
add.s32 %r142, %r446, 768;
setp.ge.u32	%p20, %r142, %r1;
@%p20 bra BB90_9;

ld.global.u32 %r246, [%rd6+3072];
ld.global.u64 %rd348, [%rd7+6144];

BB90_9:
mov.u32 %r244, 0;
mov.u64 %rd347, 0;
add.s32 %r144, %r446, 1024;
setp.ge.u32	%p21, %r144, %r1;
@%p21 bra BB90_11;

ld.global.u32 %r244, [%rd6+4096];
ld.global.u64 %rd347, [%rd7+8192];

BB90_11:
mov.u32 %r245, 0;
mov.u64 %rd349, 0;
add.s32 %r146, %r446, 1280;
setp.ge.u32	%p22, %r146, %r1;
@%p22 bra BB90_13;

ld.global.u32 %r245, [%rd6+5120];
ld.global.u64 %rd349, [%rd7+10240];

BB90_13:
mov.u32 %r247, 0;
mov.u64 %rd364, 0;
add.s32 %r148, %r446, 1536;
setp.ge.u32	%p23, %r148, %r1;
@%p23 bra BB90_16;

ld.global.u32 %r247, [%rd6+6144];
ld.global.u64 %rd364, [%rd7+12288];

BB90_16:
add.s64 %rd217, %rd205, %rd1;
shl.b64 %rd218, %rd217, 4;
add.s64 %rd35, %rd5, %rd218;
@%p16 bra BB90_31;
bra.uni BB90_17;

BB90_31:
st.global.u32 [%rd35], %r256;
st.global.u32 [%rd35+4096], %r257;
st.global.u32 [%rd35+8192], %r258;
st.global.u32 [%rd35+12288], %r246;
st.global.u32 [%rd35+16384], %r244;
st.global.u32 [%rd35+20480], %r245;
st.global.u32 [%rd35+24576], %r247;
st.global.u64 [%rd35+8], %rd358;
st.global.u64 [%rd35+4104], %rd359;
st.global.u64 [%rd35+8200], %rd360;
st.global.u64 [%rd35+12296], %rd348;
st.global.u64 [%rd35+16392], %rd347;
st.global.u64 [%rd35+20488], %rd349;
bra.uni BB90_32;

BB90_17:
setp.ge.u32	%p25, %r446, %r1;
@%p25 bra BB90_19;

st.global.u32 [%rd35], %r256;
st.global.u64 [%rd35+8], %rd358;

BB90_19:
add.s32 %r149, %r446, 256;
setp.ge.u32	%p26, %r149, %r1;
@%p26 bra BB90_21;

st.global.u32 [%rd35+4096], %r257;
st.global.u64 [%rd35+4104], %rd359;

BB90_21:
add.s32 %r150, %r446, 512;
setp.ge.u32	%p27, %r150, %r1;
@%p27 bra BB90_23;

st.global.u32 [%rd35+8192], %r258;
st.global.u64 [%rd35+8200], %rd360;

BB90_23:
add.s32 %r151, %r446, 768;
setp.ge.u32	%p28, %r151, %r1;
@%p28 bra BB90_25;

st.global.u32 [%rd35+12288], %r246;
st.global.u64 [%rd35+12296], %rd348;

BB90_25:
add.s32 %r152, %r446, 1024;
setp.ge.u32	%p29, %r152, %r1;
@%p29 bra BB90_27;

st.global.u32 [%rd35+16384], %r244;
st.global.u64 [%rd35+16392], %rd347;

BB90_27:
add.s32 %r153, %r446, 1280;
setp.ge.u32	%p30, %r153, %r1;
@%p30 bra BB90_29;

st.global.u32 [%rd35+20480], %r245;
st.global.u64 [%rd35+20488], %rd349;

BB90_29:
add.s32 %r154, %r446, 1536;
setp.ge.u32	%p31, %r154, %r1;
@%p31 bra BB90_33;

st.global.u32 [%rd35+24576], %r247;

BB90_32:
st.global.u64 [%rd35+24584], %rd364;

BB90_33:
bar.sync 0;
mov.u32 %r155, 0;
st.local.u32 [%rd4], %r155;
st.local.u32 [%rd4+16], %r155;
st.local.u32 [%rd4+32], %r155;
st.local.u32 [%rd4+48], %r155;
st.local.u32 [%rd4+64], %r155;
st.local.u32 [%rd4+80], %r155;
st.local.u32 [%rd4+96], %r155;
mov.u64 %rd219, 0;
st.local.u64 [%rd4+8], %rd219;
st.local.u64 [%rd4+24], %rd219;
st.local.u64 [%rd4+40], %rd219;
st.local.u64 [%rd4+56], %rd219;
st.local.u64 [%rd4+72], %rd219;
st.local.u64 [%rd4+88], %rd219;
st.local.u64 [%rd4+104], %rd219;
mul.lo.s32 %r32, %r446, 7;
add.s32 %r156, %r32, 7;
setp.gt.u32	%p32, %r156, %r1;
mad.lo.s32 %r33, %r446, -7, %r1;
selp.b32	%r34, %r33, 7, %p32;
cvt.u64.u32	%rd220, %r32;
add.s64 %rd221, %rd220, %rd1;
setp.eq.s32	%p33, %r34, 0;
shl.b64 %rd222, %rd221, 4;
add.s64 %rd37, %rd5, %rd222;
mov.u64 %rd551, %rd219;
@%p33 bra BB90_35;

ld.global.u32 %r157, [%rd37];
st.local.u32 [%rd4], %r157;
ld.global.u64 %rd38, [%rd37+8];
st.local.u64 [%rd4+8], %rd38;
mov.u64 %rd551, %rd38;

BB90_35:
mov.u64 %rd368, %rd551;
mov.u64 %rd540, %rd368;
setp.lt.u32	%p34, %r34, 2;
mov.u32 %r432, %r155;
mov.u64 %rd550, %rd219;
@%p34 bra BB90_37;

ld.global.u32 %r35, [%rd37+16];
st.local.u32 [%rd4+16], %r35;
ld.global.u64 %rd550, [%rd37+24];
st.local.u64 [%rd4+24], %rd550;
mov.u32 %r432, %r35;

BB90_37:
mov.u64 %rd541, %rd550;
mov.u32 %r264, %r432;
mov.u32 %r424, %r264;
setp.lt.u32	%p35, %r34, 3;
mov.u32 %r431, %r155;
mov.u64 %rd549, %rd219;
@%p35 bra BB90_39;

ld.global.u32 %r431, [%rd37+32];
st.local.u32 [%rd4+32], %r431;
ld.global.u64 %rd549, [%rd37+40];
st.local.u64 [%rd4+40], %rd549;

BB90_39:
mov.u64 %rd542, %rd549;
mov.u32 %r426, %r431;
setp.lt.u32	%p36, %r34, 4;
mov.u32 %r430, %r155;
mov.u64 %rd548, %rd219;
@%p36 bra BB90_41;

ld.global.u32 %r430, [%rd37+48];
st.local.u32 [%rd4+48], %r430;
ld.global.u64 %rd548, [%rd37+56];
st.local.u64 [%rd4+56], %rd548;

BB90_41:
mov.u64 %rd543, %rd548;
mov.u32 %r425, %r430;
mov.u32 %r437, 0;
mov.u64 %rd556, 0;
setp.lt.u32	%p37, %r34, 5;
@%p37 bra BB90_43;

ld.global.u32 %r437, [%rd37+64];
st.local.u32 [%rd4+64], %r437;
ld.global.u64 %rd556, [%rd37+72];
st.local.u64 [%rd4+72], %rd556;

BB90_43:
mov.u64 %rd554, %rd556;
mov.u32 %r435, %r437;
mov.u32 %r440, 0;
mov.u64 %rd559, 0;
setp.lt.u32	%p38, %r34, 6;
@%p38 bra BB90_45;

ld.global.u32 %r440, [%rd37+80];
st.local.u32 [%rd4+80], %r440;
ld.global.u64 %rd559, [%rd37+88];
st.local.u64 [%rd4+88], %rd559;

BB90_45:
mov.u64 %rd557, %rd559;
mov.u32 %r438, %r440;
mov.u32 %r442, 0;
mov.u64 %rd561, 0;
setp.lt.u32	%p39, %r34, 7;
@%p39 bra BB90_47;

ld.global.u32 %r442, [%rd37+96];
st.local.u32 [%rd4+96], %r442;
ld.global.u64 %rd561, [%rd37+104];
st.local.u64 [%rd4+104], %rd561;

BB90_47:
mov.u64 %rd560, %rd561;
mov.u32 %r441, %r442;
setp.gt.u32	%p40, %r34, 6;
@%p40 bra BB90_74;

ld.local.u32 %r164, [%rd4];
ld.local.u64 %rd229, [%rd4+8];
st.local.u64 [%rd3+8], %rd229;
st.local.u32 [%rd3], %r164;
@%p34 bra BB90_50;

ld.local.u32 %r165, [%rd3];
setp.lt.s32	%p42, %r165, %r424;
max.s32 %r166, %r424, %r165;
add.s64 %rd234, %rd4, 16;
selp.b64	%rd235, %rd234, %rd3, %p42;
st.local.u32 [%rd3], %r166;
ld.local.u64 %rd236, [%rd235+8];
st.local.u64 [%rd3+8], %rd236;

BB90_50:
@%p35 bra BB90_52;

ld.local.u32 %r167, [%rd3];
setp.lt.s32	%p44, %r167, %r426;
max.s32 %r168, %r426, %r167;
add.s64 %rd239, %rd4, 32;
selp.b64	%rd240, %rd239, %rd3, %p44;
st.local.u32 [%rd3], %r168;
ld.local.u64 %rd241, [%rd240+8];
st.local.u64 [%rd3+8], %rd241;

BB90_52:
@%p36 bra BB90_54;

ld.local.u32 %r169, [%rd3];
setp.lt.s32	%p46, %r169, %r425;
max.s32 %r170, %r425, %r169;
add.s64 %rd244, %rd4, 48;
selp.b64	%rd245, %rd244, %rd3, %p46;
st.local.u32 [%rd3], %r170;
ld.local.u64 %rd246, [%rd245+8];
st.local.u64 [%rd3+8], %rd246;

BB90_54:
@%p37 bra BB90_56;

ld.local.u32 %r171, [%rd3];
setp.lt.s32	%p48, %r171, %r435;
max.s32 %r172, %r435, %r171;
add.s64 %rd249, %rd4, 64;
selp.b64	%rd250, %rd249, %rd3, %p48;
st.local.u32 [%rd3], %r172;
ld.local.u64 %rd251, [%rd250+8];
st.local.u64 [%rd3+8], %rd251;

BB90_56:
@%p38 bra BB90_58;

ld.local.u32 %r173, [%rd3];
setp.lt.s32	%p50, %r173, %r438;
max.s32 %r174, %r438, %r173;
add.s64 %rd254, %rd4, 80;
selp.b64	%rd255, %rd254, %rd3, %p50;
st.local.u32 [%rd3], %r174;
ld.local.u64 %rd256, [%rd255+8];
st.local.u64 [%rd3+8], %rd256;

BB90_58:
@%p39 bra BB90_60;

ld.local.u32 %r175, [%rd3];
setp.lt.s32	%p52, %r175, %r441;
max.s32 %r176, %r441, %r175;
add.s64 %rd259, %rd4, 96;
selp.b64	%rd260, %rd259, %rd3, %p52;
st.local.u32 [%rd3], %r176;
ld.local.u64 %rd261, [%rd260+8];
st.local.u64 [%rd3+8], %rd261;

BB90_60:
setp.ne.s32	%p53, %r34, 0;
mov.u64 %rd547, %rd540;
@%p53 bra BB90_62;

ld.local.u32 %r177, [%rd3];
st.local.u32 [%rd4], %r177;
ld.local.u64 %rd547, [%rd3+8];
st.local.u64 [%rd4+8], %rd547;

BB90_62:
mov.u64 %rd540, %rd547;
setp.gt.u32	%p54, %r34, 1;
mov.u32 %r429, %r424;
mov.u64 %rd546, %rd541;
@%p54 bra BB90_64;

ld.local.u32 %r429, [%rd3];
st.local.u32 [%rd4+16], %r429;
ld.local.u64 %rd546, [%rd3+8];
st.local.u64 [%rd4+24], %rd546;

BB90_64:
mov.u64 %rd541, %rd546;
mov.u32 %r424, %r429;
setp.gt.u32	%p55, %r34, 2;
mov.u32 %r428, %r426;
mov.u64 %rd545, %rd542;
@%p55 bra BB90_66;

ld.local.u32 %r428, [%rd3];
st.local.u32 [%rd4+32], %r428;
ld.local.u64 %rd545, [%rd3+8];
st.local.u64 [%rd4+40], %rd545;

BB90_66:
mov.u64 %rd542, %rd545;
mov.u32 %r426, %r428;
setp.gt.u32	%p56, %r34, 3;
mov.u32 %r427, %r425;
mov.u64 %rd544, %rd543;
@%p56 bra BB90_68;

ld.local.u32 %r427, [%rd3];
st.local.u32 [%rd4+48], %r427;
ld.local.u64 %rd544, [%rd3+8];
st.local.u64 [%rd4+56], %rd544;

BB90_68:
mov.u64 %rd543, %rd544;
mov.u32 %r425, %r427;
setp.gt.u32	%p57, %r34, 4;
mov.u32 %r436, %r435;
mov.u64 %rd555, %rd554;
@%p57 bra BB90_70;

ld.local.u32 %r436, [%rd3];
st.local.u32 [%rd4+64], %r436;
ld.local.u64 %rd555, [%rd3+8];
st.local.u64 [%rd4+72], %rd555;

BB90_70:
mov.u64 %rd554, %rd555;
mov.u32 %r435, %r436;
setp.gt.u32	%p58, %r34, 5;
mov.u32 %r439, %r438;
mov.u64 %rd558, %rd557;
@%p58 bra BB90_72;

ld.local.u32 %r439, [%rd3];
st.local.u32 [%rd4+80], %r439;
ld.local.u64 %rd558, [%rd3+8];
st.local.u64 [%rd4+88], %rd558;

BB90_72:
mov.u64 %rd557, %rd558;
mov.u32 %r438, %r439;
@%p40 bra BB90_74;

ld.local.u32 %r441, [%rd3];
st.local.u32 [%rd4+96], %r441;
ld.local.u64 %rd560, [%rd3+8];
st.local.u64 [%rd4+104], %rd560;

BB90_74:
mov.u64 %rd495, %rd540;
mov.u64 %rd496, %rd541;
mov.u64 %rd497, %rd542;
mov.u64 %rd498, %rd543;
mov.u64 %rd499, %rd554;
mov.u64 %rd500, %rd557;
mov.u64 %rd501, %rd560;
mov.u32 %r381, %r424;
mov.u32 %r383, %r425;
mov.u32 %r382, %r426;
mov.u32 %r385, %r438;
mov.u32 %r384, %r435;
mov.u32 %r386, %r441;
mul.lo.s32 %r235, %r446, 7;
setp.ge.u32	%p60, %r235, %r1;
@%p60 bra BB90_117;

ld.local.u32 %r64, [%rd4];
setp.ge.s32	%p61, %r381, %r64;
mov.u32 %r422, %r381;
mov.u32 %r423, %r64;
mov.u64 %rd538, %rd496;
mov.u64 %rd539, %rd495;
@%p61 bra BB90_77;

st.local.u32 [%rd4], %r381;
st.local.u32 [%rd4+16], %r64;
st.local.u64 [%rd4+8], %rd496;
st.local.u64 [%rd4+24], %rd495;
mov.u32 %r303, %r381;
mov.u32 %r422, %r64;
mov.u32 %r423, %r303;
mov.u64 %rd539, %rd496;
mov.u64 %rd538, %rd495;

BB90_77:
mov.u64 %rd534, %rd538;
mov.u64 %rd529, %rd539;
mov.u32 %r418, %r422;
mov.u32 %r413, %r423;
setp.ge.s32	%p62, %r383, %r382;
mov.u32 %r420, %r382;
mov.u32 %r421, %r383;
mov.u64 %rd537, %rd498;
mov.u64 %rd536, %rd497;
@%p62 bra BB90_79;

st.local.u32 [%rd4+32], %r383;
st.local.u32 [%rd4+48], %r382;
st.local.u64 [%rd4+40], %rd498;
st.local.u64 [%rd4+56], %rd497;
mov.u32 %r421, %r382;
mov.u32 %r420, %r383;
mov.u64 %rd536, %rd498;
mov.u64 %rd537, %rd497;

BB90_79:
mov.u64 %rd75, %rd536;
mov.u64 %rd532, %rd537;
mov.u32 %r68, %r420;
mov.u32 %r416, %r421;
setp.ge.s32	%p63, %r385, %r384;
mov.u32 %r433, %r384;
mov.u32 %r434, %r385;
mov.u64 %rd553, %rd500;
mov.u64 %rd552, %rd499;
@%p63 bra BB90_81;

st.local.u32 [%rd4+64], %r385;
st.local.u32 [%rd4+80], %r384;
st.local.u64 [%rd4+72], %rd500;
st.local.u64 [%rd4+88], %rd499;
mov.u32 %r434, %r384;
mov.u32 %r433, %r385;
mov.u64 %rd552, %rd500;
mov.u64 %rd553, %rd499;

BB90_81:
mov.u64 %rd77, %rd552;
mov.u64 %rd76, %rd553;
mov.u32 %r70, %r433;
mov.u32 %r69, %r434;
setp.ge.s32	%p64, %r68, %r418;
mov.u32 %r419, %r68;
mov.u64 %rd535, %rd75;
@%p64 bra BB90_83;

st.local.u32 [%rd4+16], %r68;
st.local.u32 [%rd4+32], %r418;
st.local.u64 [%rd4+24], %rd75;
st.local.u64 [%rd4+40], %rd534;
mov.u32 %r308, %r418;
mov.u32 %r418, %r68;
mov.u32 %r419, %r308;
mov.u64 %rd418, %rd534;
mov.u64 %rd534, %rd75;
mov.u64 %rd535, %rd418;

BB90_83:
mov.u64 %rd79, %rd534;
mov.u64 %rd526, %rd535;
mov.u32 %r72, %r418;
mov.u32 %r410, %r419;
setp.ge.s32	%p65, %r70, %r416;
mov.u32 %r417, %r70;
mov.u64 %rd533, %rd77;
@%p65 bra BB90_85;

st.local.u32 [%rd4+48], %r70;
st.local.u32 [%rd4+64], %r416;
st.local.u64 [%rd4+56], %rd77;
st.local.u64 [%rd4+72], %rd532;
mov.u32 %r310, %r416;
mov.u32 %r416, %r70;
mov.u32 %r417, %r310;
mov.u64 %rd420, %rd532;
mov.u64 %rd532, %rd77;
mov.u64 %rd533, %rd420;

BB90_85:
mov.u64 %rd81, %rd532;
mov.u64 %rd524, %rd533;
mov.u32 %r74, %r416;
mov.u32 %r408, %r417;
setp.ge.s32	%p66, %r386, %r69;
mov.u32 %r415, %r386;
mov.u32 %r414, %r69;
mov.u64 %rd531, %rd501;
mov.u64 %rd530, %rd76;
@%p66 bra BB90_87;

st.local.u32 [%rd4+80], %r386;
st.local.u32 [%rd4+96], %r69;
st.local.u64 [%rd4+88], %rd501;
st.local.u64 [%rd4+104], %rd76;
mov.u32 %r288, %r386;
mov.u32 %r415, %r69;
mov.u32 %r414, %r288;
mov.u64 %rd396, %rd501;
mov.u64 %rd531, %rd76;
mov.u64 %rd530, %rd396;

BB90_87:
mov.u64 %rd83, %rd530;
mov.u64 %rd519, %rd531;
mov.u32 %r76, %r414;
mov.u32 %r403, %r415;
setp.ge.s32	%p67, %r72, %r413;
mov.u32 %r412, %r72;
mov.u64 %rd528, %rd79;
@%p67 bra BB90_89;

st.local.u32 [%rd4], %r72;
st.local.u32 [%rd4+16], %r413;
st.local.u64 [%rd4+8], %rd79;
st.local.u64 [%rd4+24], %rd529;
mov.u32 %r306, %r413;
mov.u32 %r413, %r72;
mov.u32 %r412, %r306;
mov.u64 %rd416, %rd529;
mov.u64 %rd529, %rd79;
mov.u64 %rd528, %rd416;

BB90_89:
mov.u64 %rd522, %rd528;
mov.u64 %rd517, %rd529;
mov.u32 %r406, %r412;
mov.u32 %r401, %r413;
setp.ge.s32	%p68, %r74, %r410;
mov.u32 %r411, %r74;
mov.u64 %rd527, %rd81;
@%p68 bra BB90_91;

st.local.u32 [%rd4+32], %r74;
st.local.u32 [%rd4+48], %r410;
st.local.u64 [%rd4+40], %rd81;
st.local.u64 [%rd4+56], %rd526;
mov.u32 %r318, %r410;
mov.u32 %r410, %r74;
mov.u32 %r411, %r318;
mov.u64 %rd428, %rd526;
mov.u64 %rd526, %rd81;
mov.u64 %rd527, %rd428;

BB90_91:
mov.u64 %rd87, %rd526;
mov.u64 %rd520, %rd527;
mov.u32 %r80, %r410;
mov.u32 %r404, %r411;
setp.ge.s32	%p69, %r76, %r408;
mov.u32 %r409, %r76;
mov.u64 %rd525, %rd83;
@%p69 bra BB90_93;

st.local.u32 [%rd4+64], %r76;
st.local.u32 [%rd4+80], %r408;
st.local.u64 [%rd4+72], %rd83;
st.local.u64 [%rd4+88], %rd524;
mov.u32 %r322, %r408;
mov.u32 %r408, %r76;
mov.u32 %r409, %r322;
mov.u64 %rd432, %rd524;
mov.u64 %rd524, %rd83;
mov.u64 %rd525, %rd432;

BB90_93:
mov.u64 %rd89, %rd524;
mov.u64 %rd88, %rd525;
mov.u32 %r82, %r408;
mov.u32 %r81, %r409;
setp.ge.s32	%p70, %r80, %r406;
mov.u32 %r407, %r80;
mov.u64 %rd523, %rd87;
@%p70 bra BB90_95;

st.local.u32 [%rd4+16], %r80;
st.local.u32 [%rd4+32], %r406;
st.local.u64 [%rd4+24], %rd87;
st.local.u64 [%rd4+40], %rd522;
mov.u32 %r332, %r406;
mov.u32 %r406, %r80;
mov.u32 %r407, %r332;
mov.u64 %rd442, %rd522;
mov.u64 %rd522, %rd87;
mov.u64 %rd523, %rd442;

BB90_95:
mov.u64 %rd91, %rd522;
mov.u64 %rd514, %rd523;
mov.u32 %r84, %r406;
mov.u32 %r398, %r407;
setp.ge.s32	%p71, %r82, %r404;
mov.u32 %r405, %r82;
mov.u64 %rd521, %rd89;
@%p71 bra BB90_97;

st.local.u32 [%rd4+48], %r82;
st.local.u32 [%rd4+64], %r404;
st.local.u64 [%rd4+56], %rd89;
st.local.u64 [%rd4+72], %rd520;
mov.u32 %r334, %r404;
mov.u32 %r404, %r82;
mov.u32 %r405, %r334;
mov.u64 %rd444, %rd520;
mov.u64 %rd520, %rd89;
mov.u64 %rd521, %rd444;

BB90_97:
mov.u64 %rd93, %rd520;
mov.u64 %rd512, %rd521;
mov.u32 %r86, %r404;
mov.u32 %r396, %r405;
setp.ge.s32	%p72, %r403, %r81;
mov.u32 %r402, %r81;
mov.u64 %rd518, %rd88;
@%p72 bra BB90_99;

st.local.u32 [%rd4+80], %r403;
st.local.u32 [%rd4+96], %r81;
st.local.u64 [%rd4+88], %rd519;
st.local.u64 [%rd4+104], %rd88;
mov.u32 %r326, %r403;
mov.u32 %r403, %r81;
mov.u32 %r402, %r326;
mov.u64 %rd436, %rd519;
mov.u64 %rd519, %rd88;
mov.u64 %rd518, %rd436;

BB90_99:
mov.u64 %rd95, %rd518;
mov.u64 %rd507, %rd519;
mov.u32 %r88, %r402;
mov.u32 %r391, %r403;
setp.ge.s32	%p73, %r84, %r401;
mov.u32 %r400, %r84;
mov.u64 %rd516, %rd91;
@%p73 bra BB90_101;

st.local.u32 [%rd4], %r84;
st.local.u32 [%rd4+16], %r401;
st.local.u64 [%rd4+8], %rd91;
st.local.u64 [%rd4+24], %rd517;
mov.u32 %r330, %r401;
mov.u32 %r401, %r84;
mov.u32 %r400, %r330;
mov.u64 %rd440, %rd517;
mov.u64 %rd517, %rd91;
mov.u64 %rd516, %rd440;

BB90_101:
mov.u64 %rd510, %rd516;
mov.u64 %rd504, %rd517;
mov.u32 %r394, %r400;
mov.u32 %r89, %r401;
setp.ge.s32	%p74, %r86, %r398;
mov.u32 %r399, %r86;
mov.u64 %rd515, %rd93;
@%p74 bra BB90_103;

st.local.u32 [%rd4+32], %r86;
st.local.u32 [%rd4+48], %r398;
st.local.u64 [%rd4+40], %rd93;
st.local.u64 [%rd4+56], %rd514;
mov.u32 %r342, %r398;
mov.u32 %r398, %r86;
mov.u32 %r399, %r342;
mov.u64 %rd452, %rd514;
mov.u64 %rd514, %rd93;
mov.u64 %rd515, %rd452;

BB90_103:
mov.u64 %rd99, %rd514;
mov.u64 %rd508, %rd515;
mov.u32 %r92, %r398;
mov.u32 %r392, %r399;
setp.ge.s32	%p75, %r88, %r396;
mov.u32 %r397, %r88;
mov.u64 %rd513, %rd95;
@%p75 bra BB90_105;

st.local.u32 [%rd4+64], %r88;
st.local.u32 [%rd4+80], %r396;
st.local.u64 [%rd4+72], %rd95;
st.local.u64 [%rd4+88], %rd512;
mov.u32 %r346, %r396;
mov.u32 %r396, %r88;
mov.u32 %r397, %r346;
mov.u64 %rd456, %rd512;
mov.u64 %rd512, %rd95;
mov.u64 %rd513, %rd456;

BB90_105:
mov.u64 %rd101, %rd512;
mov.u64 %rd100, %rd513;
mov.u32 %r94, %r396;
mov.u32 %r93, %r397;
setp.ge.s32	%p76, %r92, %r394;
mov.u32 %r395, %r92;
mov.u64 %rd511, %rd99;
@%p76 bra BB90_107;

st.local.u32 [%rd4+16], %r92;
st.local.u32 [%rd4+32], %r394;
st.local.u64 [%rd4+24], %rd99;
st.local.u64 [%rd4+40], %rd510;
mov.u32 %r355, %r394;
mov.u32 %r394, %r92;
mov.u32 %r395, %r355;
mov.u64 %rd466, %rd510;
mov.u64 %rd510, %rd99;
mov.u64 %rd511, %rd466;

BB90_107:
mov.u64 %rd103, %rd510;
mov.u64 %rd502, %rd511;
mov.u32 %r96, %r394;
mov.u32 %r387, %r395;
setp.ge.s32	%p77, %r94, %r392;
mov.u32 %r393, %r94;
mov.u64 %rd509, %rd101;
@%p77 bra BB90_109;

st.local.u32 [%rd4+48], %r94;
st.local.u32 [%rd4+64], %r392;
st.local.u64 [%rd4+56], %rd101;
st.local.u64 [%rd4+72], %rd508;
mov.u32 %r357, %r392;
mov.u32 %r392, %r94;
mov.u32 %r393, %r357;
mov.u64 %rd468, %rd508;
mov.u64 %rd508, %rd101;
mov.u64 %rd509, %rd468;

BB90_109:
mov.u64 %rd105, %rd508;
mov.u64 %rd499, %rd509;
mov.u32 %r98, %r392;
mov.u32 %r384, %r393;
setp.ge.s32	%p78, %r391, %r93;
mov.u32 %r390, %r93;
mov.u64 %rd506, %rd100;
@%p78 bra BB90_111;

st.local.u32 [%rd4+80], %r391;
st.local.u32 [%rd4+96], %r93;
st.local.u64 [%rd4+88], %rd507;
st.local.u64 [%rd4+104], %rd100;
mov.u32 %r350, %r391;
mov.u32 %r391, %r93;
mov.u32 %r390, %r350;
mov.u64 %rd460, %rd507;
mov.u64 %rd507, %rd100;
mov.u64 %rd506, %rd460;

BB90_111:
mov.u64 %rd107, %rd506;
mov.u64 %rd501, %rd507;
mov.u32 %r100, %r390;
mov.u32 %r386, %r391;
setp.ge.s32	%p79, %r96, %r89;
mov.u32 %r389, %r96;
mov.u64 %rd505, %rd103;
@%p79 bra BB90_113;

st.local.u32 [%rd4], %r96;
st.local.u32 [%rd4+16], %r89;
st.local.u64 [%rd4+8], %rd103;
st.local.u64 [%rd4+24], %rd504;
mov.u32 %r389, %r89;
mov.u64 %rd464, %rd504;
mov.u64 %rd504, %rd103;
mov.u64 %rd505, %rd464;

BB90_113:
mov.u64 %rd495, %rd504;
mov.u64 %rd496, %rd505;
mov.u32 %r381, %r389;
setp.ge.s32	%p80, %r98, %r387;
mov.u32 %r388, %r98;
mov.u64 %rd503, %rd105;
@%p80 bra BB90_115;

st.local.u32 [%rd4+32], %r98;
st.local.u32 [%rd4+48], %r387;
st.local.u64 [%rd4+40], %rd105;
st.local.u64 [%rd4+56], %rd502;
mov.u32 %r365, %r387;
mov.u32 %r387, %r98;
mov.u32 %r388, %r365;
mov.u64 %rd476, %rd502;
mov.u64 %rd502, %rd105;
mov.u64 %rd503, %rd476;

BB90_115:
mov.u64 %rd497, %rd502;
mov.u64 %rd498, %rd503;
mov.u32 %r382, %r387;
mov.u32 %r383, %r388;
setp.ge.s32	%p81, %r100, %r384;
mov.u32 %r385, %r100;
mov.u64 %rd500, %rd107;
@%p81 bra BB90_117;

st.local.u32 [%rd4+64], %r100;
st.local.u32 [%rd4+80], %r384;
st.local.u64 [%rd4+72], %rd107;
st.local.u64 [%rd4+88], %rd499;
mov.u32 %r368, %r384;
mov.u32 %r384, %r100;
mov.u32 %r385, %r368;
mov.u64 %rd480, %rd499;
mov.u64 %rd499, %rd107;
mov.u64 %rd500, %rd480;

BB90_117:
@%p33 bra BB90_119;

ld.local.u32 %r178, [%rd4];
st.global.u32 [%rd37], %r178;
st.global.u64 [%rd37+8], %rd495;

BB90_119:
@%p34 bra BB90_121;

st.global.u32 [%rd37+16], %r381;
st.global.u64 [%rd37+24], %rd496;

BB90_121:
@%p35 bra BB90_123;

st.global.u32 [%rd37+32], %r382;
st.global.u64 [%rd37+40], %rd497;

BB90_123:
@%p36 bra BB90_125;

st.global.u32 [%rd37+48], %r383;
st.global.u64 [%rd37+56], %rd498;

BB90_125:
@%p37 bra BB90_127;

st.global.u32 [%rd37+64], %r384;
st.global.u64 [%rd37+72], %rd499;

BB90_127:
@%p38 bra BB90_129;

st.global.u32 [%rd37+80], %r385;
st.global.u64 [%rd37+88], %rd500;

BB90_129:
@%p39 bra BB90_131;

st.global.u32 [%rd37+96], %r386;
st.global.u64 [%rd37+104], %rd501;

BB90_131:
ld.param.u64 %rd339, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24virtualized_smem_closureINS3_23stable_sort_each_detail29stable_sort_each_copy_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEENS_12zip_iteratorINS_5tupleINS_10device_ptrIiEENSC_IlEENS_9null_typeESF_SF_SF_SF_SF_SF_SF_EEEElSH_NS_6detail13compare_firstI10ThrustLTOpIiEEEEEPNSB_IilSF_SF_SF_SF_SF_SF_SF_SF_EEEEEEvT__param_0+32];
ld.param.u64 %rd338, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24virtualized_smem_closureINS3_23stable_sort_each_detail29stable_sort_each_copy_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEENS_12zip_iteratorINS_5tupleINS_10device_ptrIiEENSC_IlEENS_9null_typeESF_SF_SF_SF_SF_SF_SF_EEEElSH_NS_6detail13compare_firstI10ThrustLTOpIiEEEEEPNSB_IilSF_SF_SF_SF_SF_SF_SF_SF_EEEEEEvT__param_0+24];
cvta.to.global.u64 %rd119, %rd338;
cvta.to.global.u64 %rd120, %rd339;
bar.sync 0;
mad.lo.s32 %r236, %r446, -7, %r1;
mov.u32 %r180, 7;
min.u32 %r110, %r236, %r180;
mov.u32 %r443, 2;

BB90_132:
neg.s32 %r181, %r443;
and.b32 %r182, %r446, %r181;
add.s32 %r183, %r443, -1;
and.b32 %r184, %r183, %r446;
mul.lo.s32 %r185, %r184, 7;
min.u32 %r112, %r185, %r1;
mul.lo.s32 %r186, %r182, 7;
shr.u32 %r187, %r443, 1;
mul.lo.s32 %r188, %r187, 7;
min.u32 %r189, %r186, %r1;
add.s32 %r190, %r189, %r188;
min.u32 %r191, %r190, %r1;
add.s32 %r192, %r191, %r188;
min.u32 %r113, %r192, %r1;
sub.s32 %r193, %r191, %r189;
sub.s32 %r194, %r113, %r191;
cvt.u64.u32	%rd278, %r189;
add.s64 %rd123, %rd278, %rd1;
cvt.u64.u32	%rd124, %r191;
add.s64 %rd125, %rd124, %rd1;
setp.lt.u32	%p89, %r112, %r194;
sub.s32 %r195, %r112, %r194;
selp.b32	%r445, 0, %r195, %p89;
min.u32 %r444, %r193, %r112;
setp.ge.u32	%p90, %r445, %r444;
@%p90 bra BB90_135;

add.s32 %r116, %r112, -1;

BB90_134:
add.s32 %r196, %r444, %r445;
shr.u32 %r197, %r196, 1;
sub.s32 %r198, %r116, %r197;
cvt.u64.u32	%rd279, %r198;
add.s64 %rd280, %rd279, %rd125;
cvt.u64.u32	%rd281, %r197;
add.s64 %rd282, %rd123, %rd281;
shl.b64 %rd283, %rd280, 4;
add.s64 %rd284, %rd5, %rd283;
shl.b64 %rd285, %rd282, 4;
add.s64 %rd286, %rd5, %rd285;
ld.global.u32 %r199, [%rd286];
ld.global.u32 %r200, [%rd284];
setp.lt.s32	%p91, %r200, %r199;
add.s32 %r201, %r197, 1;
selp.b32	%r445, %r445, %r201, %p91;
selp.b32	%r444, %r197, %r444, %p91;
setp.lt.u32	%p92, %r445, %r444;
@%p92 bra BB90_134;

BB90_135:
cvt.u64.u32	%rd288, %r445;
add.s64 %rd126, %rd123, %rd288;
shl.b64 %rd289, %rd126, 4;
add.s64 %rd127, %rd5, %rd289;
shl.b64 %rd290, %rd125, 4;
add.s64 %rd128, %rd5, %rd290;
cvt.u64.u32	%rd291, %r112;
add.s64 %rd292, %rd291, %rd1;
add.s64 %rd293, %rd292, %rd124;
sub.s64 %rd129, %rd293, %rd288;
shl.b64 %rd294, %rd129, 4;
add.s64 %rd130, %rd5, %rd294;
cvt.u64.u32	%rd295, %r113;
add.s64 %rd296, %rd295, %rd1;
shl.b64 %rd297, %rd296, 4;
add.s64 %rd131, %rd5, %rd297;
mov.u64 %rd562, 0;
mov.pred %p93, 0;
@%p93 bra BB90_137;

BB90_136:
add.s64 %rd298, %rd2, %rd562;
mov.u16 %rs2, 0;
st.local.u8 [%rd298], %rs2;
add.s64 %rd562, %rd562, 1;
setp.lt.u64	%p94, %rd562, 16;
@%p94 bra BB90_136;

BB90_137:
ld.global.u32 %r202, [%rd127];
ld.global.u64 %rd300, [%rd127+8];
st.local.u64 [%rd2+8], %rd300;
st.local.u32 [%rd2], %r202;
mov.u64 %rd563, 0;
@%p93 bra BB90_139;

BB90_138:
add.s64 %rd301, %rd3, %rd563;
mov.u16 %rs3, 0;
st.local.u8 [%rd301], %rs3;
add.s64 %rd563, %rd563, 1;
setp.lt.u64	%p96, %rd563, 16;
@%p96 bra BB90_138;

BB90_139:
ld.global.u32 %r203, [%rd130];
ld.global.u64 %rd302, [%rd130+8];
st.local.u64 [%rd3+8], %rd302;
st.local.u32 [%rd3], %r203;
mov.pred %p134, -1;
setp.ge.u64	%p98, %rd130, %rd131;
@%p98 bra BB90_142;

mov.pred %p134, 0;
setp.ge.u64	%p100, %rd127, %rd128;
@%p100 bra BB90_142;

ld.local.u32 %r204, [%rd2];
ld.local.u32 %r205, [%rd3];
setp.ge.s32	%p134, %r205, %r204;

BB90_142:
selp.b64	%rd303, %rd2, %rd3, %p134;
ld.local.u32 %r122, [%rd303];
ld.local.u64 %rd136, [%rd303+8];
@%p134 bra BB90_144;
bra.uni BB90_143;

BB90_144:
add.s64 %rd308, %rd289, %rd5;
add.s64 %rd138, %rd308, 16;
ld.global.u32 %r207, [%rd127+16];
st.local.u32 [%rd2], %r207;
ld.global.u64 %rd309, [%rd127+24];
st.local.u64 [%rd2+8], %rd309;
mov.u64 %rd586, %rd130;
mov.u64 %rd587, %rd130;
mov.u64 %rd610, %rd138;
mov.u64 %rd611, %rd138;
bra.uni BB90_145;

BB90_143:
add.s64 %rd305, %rd294, %rd5;
add.s64 %rd137, %rd305, 16;
ld.global.u32 %r206, [%rd130+16];
st.local.u32 [%rd3], %r206;
ld.global.u64 %rd306, [%rd130+24];
st.local.u64 [%rd3+8], %rd306;
mov.u64 %rd586, %rd137;
mov.u64 %rd587, %rd137;
mov.u64 %rd610, %rd127;
mov.u64 %rd611, %rd127;

BB90_145:
mov.u64 %rd142, %rd610;
mov.u64 %rd609, %rd611;
mov.u64 %rd140, %rd586;
mov.u64 %rd585, %rd587;
mov.pred %p135, -1;
setp.ge.u64	%p102, %rd585, %rd131;
@%p102 bra BB90_148;

mov.pred %p135, 0;
setp.ge.u64	%p104, %rd609, %rd128;
@%p104 bra BB90_148;

ld.local.u32 %r208, [%rd2];
ld.local.u32 %r209, [%rd3];
setp.ge.s32	%p135, %r209, %r208;

BB90_148:
selp.b64	%rd310, %rd2, %rd3, %p135;
ld.local.u32 %r123, [%rd310];
ld.local.u64 %rd143, [%rd310+8];
@%p135 bra BB90_150;
bra.uni BB90_149;

BB90_150:
add.s64 %rd609, %rd609, 16;
add.s64 %rd147, %rd142, 16;
ld.global.u32 %r211, [%rd142+16];
st.local.u32 [%rd2], %r211;
ld.global.u64 %rd312, [%rd142+24];
st.local.u64 [%rd2+8], %rd312;
mov.u64 %rd584, %rd140;
mov.u64 %rd608, %rd147;
bra.uni BB90_151;

BB90_149:
add.s64 %rd585, %rd585, 16;
add.s64 %rd145, %rd140, 16;
ld.global.u32 %r210, [%rd140+16];
st.local.u32 [%rd3], %r210;
ld.global.u64 %rd311, [%rd140+24];
st.local.u64 [%rd3+8], %rd311;
mov.u64 %rd584, %rd145;
mov.u64 %rd608, %rd142;

BB90_151:
mov.u64 %rd151, %rd608;
mov.u64 %rd607, %rd609;
mov.u64 %rd149, %rd584;
mov.u64 %rd583, %rd585;
mov.pred %p136, -1;
setp.ge.u64	%p106, %rd583, %rd131;
@%p106 bra BB90_154;

mov.pred %p136, 0;
setp.ge.u64	%p108, %rd607, %rd128;
@%p108 bra BB90_154;

ld.local.u32 %r212, [%rd2];
ld.local.u32 %r213, [%rd3];
setp.ge.s32	%p136, %r213, %r212;

BB90_154:
selp.b64	%rd313, %rd2, %rd3, %p136;
ld.local.u32 %r124, [%rd313];
ld.local.u64 %rd152, [%rd313+8];
@%p136 bra BB90_156;
bra.uni BB90_155;

BB90_156:
add.s64 %rd607, %rd607, 16;
add.s64 %rd156, %rd151, 16;
ld.global.u32 %r215, [%rd151+16];
st.local.u32 [%rd2], %r215;
ld.global.u64 %rd315, [%rd151+24];
st.local.u64 [%rd2+8], %rd315;
mov.u64 %rd582, %rd149;
mov.u64 %rd606, %rd156;
bra.uni BB90_157;

BB90_155:
add.s64 %rd583, %rd583, 16;
add.s64 %rd154, %rd149, 16;
ld.global.u32 %r214, [%rd149+16];
st.local.u32 [%rd3], %r214;
ld.global.u64 %rd314, [%rd149+24];
st.local.u64 [%rd3+8], %rd314;
mov.u64 %rd582, %rd154;
mov.u64 %rd606, %rd151;

BB90_157:
mov.u64 %rd160, %rd606;
mov.u64 %rd605, %rd607;
mov.u64 %rd158, %rd582;
mov.u64 %rd581, %rd583;
mov.pred %p137, -1;
setp.ge.u64	%p110, %rd581, %rd131;
@%p110 bra BB90_160;

mov.pred %p137, 0;
setp.ge.u64	%p112, %rd605, %rd128;
@%p112 bra BB90_160;

ld.local.u32 %r216, [%rd2];
ld.local.u32 %r217, [%rd3];
setp.ge.s32	%p137, %r217, %r216;

BB90_160:
selp.b64	%rd316, %rd2, %rd3, %p137;
ld.local.u32 %r125, [%rd316];
ld.local.u64 %rd161, [%rd316+8];
@%p137 bra BB90_162;
bra.uni BB90_161;

BB90_162:
add.s64 %rd605, %rd605, 16;
add.s64 %rd165, %rd160, 16;
ld.global.u32 %r219, [%rd160+16];
st.local.u32 [%rd2], %r219;
ld.global.u64 %rd318, [%rd160+24];
st.local.u64 [%rd2+8], %rd318;
mov.u64 %rd580, %rd158;
mov.u64 %rd604, %rd165;
bra.uni BB90_163;

BB90_161:
add.s64 %rd581, %rd581, 16;
add.s64 %rd163, %rd158, 16;
ld.global.u32 %r218, [%rd158+16];
st.local.u32 [%rd3], %r218;
ld.global.u64 %rd317, [%rd158+24];
st.local.u64 [%rd3+8], %rd317;
mov.u64 %rd580, %rd163;
mov.u64 %rd604, %rd160;

BB90_163:
mov.u64 %rd169, %rd604;
mov.u64 %rd603, %rd605;
mov.u64 %rd167, %rd580;
mov.u64 %rd579, %rd581;
mov.pred %p138, -1;
setp.ge.u64	%p114, %rd579, %rd131;
@%p114 bra BB90_166;

mov.pred %p138, 0;
setp.ge.u64	%p116, %rd603, %rd128;
@%p116 bra BB90_166;

ld.local.u32 %r220, [%rd2];
ld.local.u32 %r221, [%rd3];
setp.ge.s32	%p138, %r221, %r220;

BB90_166:
selp.b64	%rd319, %rd2, %rd3, %p138;
ld.local.u32 %r126, [%rd319];
ld.local.u64 %rd170, [%rd319+8];
@%p138 bra BB90_168;
bra.uni BB90_167;

BB90_168:
add.s64 %rd603, %rd603, 16;
add.s64 %rd174, %rd169, 16;
ld.global.u32 %r223, [%rd169+16];
st.local.u32 [%rd2], %r223;
ld.global.u64 %rd321, [%rd169+24];
st.local.u64 [%rd2+8], %rd321;
mov.u64 %rd578, %rd167;
mov.u64 %rd602, %rd174;
bra.uni BB90_169;

BB90_167:
add.s64 %rd579, %rd579, 16;
add.s64 %rd172, %rd167, 16;
ld.global.u32 %r222, [%rd167+16];
st.local.u32 [%rd3], %r222;
ld.global.u64 %rd320, [%rd167+24];
st.local.u64 [%rd3+8], %rd320;
mov.u64 %rd578, %rd172;
mov.u64 %rd602, %rd169;

BB90_169:
mov.u64 %rd178, %rd602;
mov.u64 %rd601, %rd603;
mov.u64 %rd176, %rd578;
mov.u64 %rd577, %rd579;
mov.pred %p139, -1;
setp.ge.u64	%p118, %rd577, %rd131;
@%p118 bra BB90_172;

mov.pred %p139, 0;
setp.ge.u64	%p120, %rd601, %rd128;
@%p120 bra BB90_172;

ld.local.u32 %r224, [%rd2];
ld.local.u32 %r225, [%rd3];
setp.ge.s32	%p139, %r225, %r224;

BB90_172:
selp.b64	%rd322, %rd2, %rd3, %p139;
ld.local.u32 %r127, [%rd322];
ld.local.u64 %rd179, [%rd322+8];
@%p139 bra BB90_174;
bra.uni BB90_173;

BB90_174:
add.s64 %rd601, %rd601, 16;
add.s64 %rd183, %rd178, 16;
ld.global.u32 %r227, [%rd178+16];
st.local.u32 [%rd2], %r227;
ld.global.u64 %rd324, [%rd178+24];
st.local.u64 [%rd2+8], %rd324;
mov.u64 %rd576, %rd176;
mov.u64 %rd600, %rd183;
bra.uni BB90_175;

BB90_173:
add.s64 %rd577, %rd577, 16;
add.s64 %rd181, %rd176, 16;
ld.global.u32 %r226, [%rd176+16];
st.local.u32 [%rd3], %r226;
ld.global.u64 %rd323, [%rd176+24];
st.local.u64 [%rd3+8], %rd323;
mov.u64 %rd576, %rd181;
mov.u64 %rd600, %rd178;

BB90_175:
mov.pred %p121, -1;
setp.ge.u64	%p122, %rd577, %rd131;
mov.pred %p140, %p121;
@%p122 bra BB90_178;

setp.ge.u64	%p124, %rd601, %rd128;
mov.pred %p140, %p93;
@%p124 bra BB90_178;

ld.local.u32 %r228, [%rd2];
ld.local.u32 %r229, [%rd3];
setp.ge.s32	%p140, %r229, %r228;

BB90_178:
selp.b64	%rd325, %rd2, %rd3, %p140;
ld.local.u32 %r128, [%rd325];
ld.local.u64 %rd188, [%rd325+8];
@%p140 bra BB90_180;
bra.uni BB90_179;

BB90_180:
ld.global.u32 %r231, [%rd600+16];
st.local.u32 [%rd2], %r231;
ld.global.u64 %rd327, [%rd600+24];
st.local.u64 [%rd2+8], %rd327;
bra.uni BB90_181;

BB90_179:
ld.global.u32 %r230, [%rd576+16];
st.local.u32 [%rd3], %r230;
ld.global.u64 %rd326, [%rd576+24];
st.local.u64 [%rd3+8], %rd326;

BB90_181:
setp.eq.s32	%p15, %r110, 0;
bar.sync 0;
@%p15 bra BB90_183;

st.global.u32 [%rd37], %r122;
st.global.u64 [%rd37+8], %rd136;

BB90_183:
setp.lt.u32	%p125, %r110, 2;
@%p125 bra BB90_185;

st.global.u32 [%rd37+16], %r123;
st.global.u64 [%rd37+24], %rd143;

BB90_185:
setp.lt.u32	%p126, %r110, 3;
@%p126 bra BB90_187;

st.global.u32 [%rd37+32], %r124;
st.global.u64 [%rd37+40], %rd152;

BB90_187:
setp.lt.u32	%p127, %r110, 4;
@%p127 bra BB90_189;

st.global.u32 [%rd37+48], %r125;
st.global.u64 [%rd37+56], %rd161;

BB90_189:
setp.lt.u32	%p128, %r110, 5;
@%p128 bra BB90_191;

st.global.u32 [%rd37+64], %r126;
st.global.u64 [%rd37+72], %rd170;

BB90_191:
setp.lt.u32	%p129, %r110, 6;
@%p129 bra BB90_193;

st.global.u32 [%rd37+80], %r127;
st.global.u64 [%rd37+88], %rd179;

BB90_193:
setp.lt.u32	%p130, %r110, 7;
@%p130 bra BB90_195;

st.global.u32 [%rd37+96], %r128;
st.global.u64 [%rd37+104], %rd188;

BB90_195:
bar.sync 0;
shl.b32 %r443, %r443, 1;
setp.lt.u32	%p131, %r443, 257;
@%p131 bra BB90_132;

setp.ge.u32	%p132, %r446, %r1;
@%p132 bra BB90_198;

BB90_197:
cvt.u64.u32	%rd328, %r446;
add.s64 %rd329, %rd328, %rd198;
shl.b64 %rd330, %rd329, 2;
add.s64 %rd331, %rd119, %rd330;
shl.b64 %rd332, %rd329, 3;
add.s64 %rd333, %rd120, %rd332;
add.s64 %rd334, %rd328, %rd1;
shl.b64 %rd335, %rd334, 4;
add.s64 %rd336, %rd5, %rd335;
ld.global.u32 %r234, [%rd336];
st.global.u32 [%rd331], %r234;
ld.global.u64 %rd337, [%rd336+8];
st.global.u64 [%rd333], %rd337;
add.s32 %r446, %r446, 256;
setp.lt.u32	%p133, %r446, %r1;
@%p133 bra BB90_197;

BB90_198:
bar.sync 0;
ret;
}


.visible .entry _ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_23stable_sort_each_detail29stable_sort_each_copy_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEENS_12zip_iteratorINS_5tupleINS_10device_ptrIiEENSB_IlEENS_9null_typeESE_SE_SE_SE_SE_SE_SE_EEEElSG_NS_6detail13compare_firstI10ThrustLTOpIiEEEEEEEvT_(
.param .align 8 .b8 _ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_23stable_sort_each_detail29stable_sort_each_copy_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEENS_12zip_iteratorINS_5tupleINS_10device_ptrIiEENSB_IlEENS_9null_typeESE_SE_SE_SE_SE_SE_SE_EEEElSG_NS_6detail13compare_firstI10ThrustLTOpIiEEEEEEEvT__param_0[48]
)
.maxntid 256, 1, 1
.minnctapersm 1
{
.local .align 8 .b8 __local_depot91[144];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<137>;
.reg .b16 %rs<17>;
.reg .b32 %r<453>;
.reg .b64 %rd<598>;


mov.u64 %rd597, __local_depot91;
cvta.local.u64 %SP, %rd597;
ld.param.u64 %rd187, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_23stable_sort_each_detail29stable_sort_each_copy_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEENS_12zip_iteratorINS_5tupleINS_10device_ptrIiEENSB_IlEENS_9null_typeESE_SE_SE_SE_SE_SE_SE_EEEElSG_NS_6detail13compare_firstI10ThrustLTOpIiEEEEEEEvT__param_0+8];
ld.param.u64 %rd186, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_23stable_sort_each_detail29stable_sort_each_copy_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEENS_12zip_iteratorINS_5tupleINS_10device_ptrIiEENSB_IlEENS_9null_typeESE_SE_SE_SE_SE_SE_SE_EEEElSG_NS_6detail13compare_firstI10ThrustLTOpIiEEEEEEEvT__param_0];
ld.param.u64 %rd188, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_23stable_sort_each_detail29stable_sort_each_copy_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEENS_12zip_iteratorINS_5tupleINS_10device_ptrIiEENSB_IlEENS_9null_typeESE_SE_SE_SE_SE_SE_SE_EEEElSG_NS_6detail13compare_firstI10ThrustLTOpIiEEEEEEEvT__param_0+16];
mov.u32 %r131, %ctaid.x;
mul.lo.s32 %r132, %r131, 1792;
cvt.u64.u32	%rd191, %r132;
sub.s64 %rd192, %rd188, %rd191;
cvt.u32.u64	%r133, %rd192;
mov.u32 %r134, 1792;
min.u32 %r1, %r133, %r134;
add.u64 %rd193, %SP, 16;
cvta.to.local.u64 %rd1, %rd193;
add.u64 %rd194, %SP, 0;
cvta.to.local.u64 %rd2, %rd194;
add.u64 %rd195, %SP, 32;
cvta.to.local.u64 %rd3, %rd195;
cvta.to.global.u64 %rd196, %rd186;
cvta.to.global.u64 %rd197, %rd187;
setp.gt.u32	%p16, %r1, 1791;
mov.u32 %r452, %tid.x;
cvt.u64.u32	%rd198, %r452;
add.s64 %rd199, %rd198, %rd191;
shl.b64 %rd200, %rd199, 2;
add.s64 %rd4, %rd196, %rd200;
shl.b64 %rd201, %rd199, 3;
add.s64 %rd5, %rd197, %rd201;
@%p16 bra BB91_15;
bra.uni BB91_1;

BB91_15:
ld.global.u32 %r258, [%rd4];
ld.global.u64 %rd345, [%rd5];
ld.global.u32 %r259, [%rd4+1024];
ld.global.u64 %rd346, [%rd5+2048];
ld.global.u32 %r260, [%rd4+2048];
ld.global.u64 %rd347, [%rd5+4096];
ld.global.u32 %r261, [%rd4+3072];
ld.global.u64 %rd348, [%rd5+6144];
ld.global.u32 %r262, [%rd4+4096];
ld.global.u64 %rd349, [%rd5+8192];
ld.global.u32 %r242, [%rd4+5120];
ld.global.u64 %rd330, [%rd5+10240];
ld.global.u32 %r243, [%rd4+6144];
ld.global.u64 %rd355, [%rd5+12288];
bra.uni BB91_16;

BB91_1:
mov.u32 %r135, 0;
mov.u64 %rd202, 0;
setp.ge.u32	%p17, %r452, %r1;
mov.u64 %rd354, %rd202;
mov.u32 %r267, %r135;
@%p17 bra BB91_3;

ld.global.u32 %r3, [%rd4];
ld.global.u64 %rd6, [%rd5];
mov.u64 %rd354, %rd6;
mov.u32 %r267, %r3;

BB91_3:
mov.u32 %r248, %r267;
mov.u32 %r258, %r248;
mov.u64 %rd335, %rd354;
mov.u64 %rd345, %rd335;
add.s32 %r137, %r452, 256;
setp.ge.u32	%p18, %r137, %r1;
mov.u64 %rd353, %rd202;
mov.u32 %r266, %r135;
@%p18 bra BB91_5;

ld.global.u32 %r266, [%rd4+1024];
ld.global.u64 %rd353, [%rd5+2048];

BB91_5:
mov.u32 %r259, %r266;
mov.u64 %rd346, %rd353;
add.s32 %r139, %r452, 512;
setp.ge.u32	%p19, %r139, %r1;
mov.u64 %rd352, %rd202;
mov.u32 %r265, %r135;
@%p19 bra BB91_7;

ld.global.u32 %r265, [%rd4+2048];
ld.global.u64 %rd352, [%rd5+4096];

BB91_7:
mov.u32 %r260, %r265;
mov.u64 %rd347, %rd352;
add.s32 %r141, %r452, 768;
setp.ge.u32	%p20, %r141, %r1;
mov.u64 %rd351, %rd202;
mov.u32 %r264, %r135;
@%p20 bra BB91_9;

ld.global.u32 %r264, [%rd4+3072];
ld.global.u64 %rd351, [%rd5+6144];

BB91_9:
mov.u32 %r261, %r264;
mov.u64 %rd348, %rd351;
add.s32 %r143, %r452, 1024;
setp.ge.u32	%p21, %r143, %r1;
mov.u64 %rd350, %rd202;
mov.u32 %r263, %r135;
@%p21 bra BB91_11;

ld.global.u32 %r263, [%rd4+4096];
ld.global.u64 %rd350, [%rd5+8192];

BB91_11:
mov.u32 %r262, %r263;
mov.u64 %rd349, %rd350;
mov.u32 %r242, 0;
mov.u64 %rd330, 0;
add.s32 %r145, %r452, 1280;
setp.ge.u32	%p22, %r145, %r1;
@%p22 bra BB91_13;

ld.global.u32 %r242, [%rd4+5120];
ld.global.u64 %rd330, [%rd5+10240];

BB91_13:
mov.u32 %r243, 0;
mov.u64 %rd355, 0;
add.s32 %r147, %r452, 1536;
setp.ge.u32	%p23, %r147, %r1;
@%p23 bra BB91_16;

ld.global.u32 %r243, [%rd4+6144];
ld.global.u64 %rd355, [%rd5+12288];

BB91_16:
mul.wide.u32 %rd209, %r452, 16;
mov.u64 %rd210, _ZN6thrust6system4cuda6detail4smemE;
add.s64 %rd33, %rd210, %rd209;
@%p16 bra BB91_31;
bra.uni BB91_17;

BB91_31:
st.shared.u32 [%rd33], %r258;
st.shared.u32 [%rd33+4096], %r259;
st.shared.u32 [%rd33+8192], %r260;
st.shared.u32 [%rd33+12288], %r261;
st.shared.u32 [%rd33+16384], %r262;
st.shared.u32 [%rd33+20480], %r242;
st.shared.u32 [%rd33+24576], %r243;
st.shared.u64 [%rd33+8], %rd345;
st.shared.u64 [%rd33+4104], %rd346;
st.shared.u64 [%rd33+8200], %rd347;
st.shared.u64 [%rd33+12296], %rd348;
st.shared.u64 [%rd33+16392], %rd349;
st.shared.u64 [%rd33+20488], %rd330;
bra.uni BB91_32;

BB91_17:
setp.ge.u32	%p25, %r452, %r1;
@%p25 bra BB91_19;

st.shared.u32 [%rd33], %r258;
st.shared.u64 [%rd33+8], %rd345;

BB91_19:
add.s32 %r148, %r452, 256;
setp.ge.u32	%p26, %r148, %r1;
@%p26 bra BB91_21;

st.shared.u32 [%rd33+4096], %r259;
st.shared.u64 [%rd33+4104], %rd346;

BB91_21:
add.s32 %r149, %r452, 512;
setp.ge.u32	%p27, %r149, %r1;
@%p27 bra BB91_23;

st.shared.u32 [%rd33+8192], %r260;
st.shared.u64 [%rd33+8200], %rd347;

BB91_23:
add.s32 %r150, %r452, 768;
setp.ge.u32	%p28, %r150, %r1;
@%p28 bra BB91_25;

st.shared.u32 [%rd33+12288], %r261;
st.shared.u64 [%rd33+12296], %rd348;

BB91_25:
add.s32 %r151, %r452, 1024;
setp.ge.u32	%p29, %r151, %r1;
@%p29 bra BB91_27;

st.shared.u32 [%rd33+16384], %r262;
st.shared.u64 [%rd33+16392], %rd349;

BB91_27:
add.s32 %r152, %r452, 1280;
setp.ge.u32	%p30, %r152, %r1;
@%p30 bra BB91_29;

st.shared.u32 [%rd33+20480], %r242;
st.shared.u64 [%rd33+20488], %rd330;

BB91_29:
add.s32 %r153, %r452, 1536;
setp.ge.u32	%p31, %r153, %r1;
@%p31 bra BB91_33;

st.shared.u32 [%rd33+24576], %r243;

BB91_32:
st.shared.u64 [%rd33+24584], %rd355;

BB91_33:
bar.sync 0;
mov.u32 %r154, 0;
st.local.u32 [%rd3], %r154;
st.local.u32 [%rd3+16], %r154;
st.local.u32 [%rd3+32], %r154;
st.local.u32 [%rd3+48], %r154;
st.local.u32 [%rd3+64], %r154;
st.local.u32 [%rd3+80], %r154;
st.local.u32 [%rd3+96], %r154;
mov.u64 %rd211, 0;
st.local.u64 [%rd3+8], %rd211;
st.local.u64 [%rd3+24], %rd211;
st.local.u64 [%rd3+40], %rd211;
st.local.u64 [%rd3+56], %rd211;
st.local.u64 [%rd3+72], %rd211;
st.local.u64 [%rd3+88], %rd211;
st.local.u64 [%rd3+104], %rd211;
mul.lo.s32 %r155, %r452, 7;
add.s32 %r156, %r155, 7;
setp.gt.u32	%p32, %r156, %r1;
mad.lo.s32 %r32, %r452, -7, %r1;
selp.b32	%r33, %r32, 7, %p32;
cvt.u64.u32	%rd35, %r155;
setp.eq.s32	%p33, %r33, 0;
mul.wide.u32 %rd212, %r155, 16;
add.s64 %rd36, %rd210, %rd212;
mov.u64 %rd542, %rd211;
@%p33 bra BB91_35;

ld.shared.u32 %r157, [%rd36];
st.local.u32 [%rd3], %r157;
ld.shared.u64 %rd37, [%rd36+8];
st.local.u64 [%rd3+8], %rd37;
mov.u64 %rd542, %rd37;

BB91_35:
mov.u64 %rd359, %rd542;
mov.u64 %rd531, %rd359;
setp.lt.u32	%p34, %r33, 2;
mov.u32 %r438, %r154;
mov.u64 %rd541, %rd211;
@%p34 bra BB91_37;

ld.shared.u32 %r34, [%rd36+16];
st.local.u32 [%rd3+16], %r34;
ld.shared.u64 %rd541, [%rd36+24];
st.local.u64 [%rd3+24], %rd541;
mov.u32 %r438, %r34;

BB91_37:
mov.u64 %rd532, %rd541;
mov.u32 %r270, %r438;
mov.u32 %r430, %r270;
setp.lt.u32	%p35, %r33, 3;
mov.u32 %r437, %r154;
mov.u64 %rd540, %rd211;
@%p35 bra BB91_39;

ld.shared.u32 %r437, [%rd36+32];
st.local.u32 [%rd3+32], %r437;
ld.shared.u64 %rd540, [%rd36+40];
st.local.u64 [%rd3+40], %rd540;

BB91_39:
mov.u64 %rd533, %rd540;
mov.u32 %r432, %r437;
setp.lt.u32	%p36, %r33, 4;
mov.u32 %r436, %r154;
mov.u64 %rd539, %rd211;
@%p36 bra BB91_41;

ld.shared.u32 %r436, [%rd36+48];
st.local.u32 [%rd3+48], %r436;
ld.shared.u64 %rd539, [%rd36+56];
st.local.u64 [%rd3+56], %rd539;

BB91_41:
mov.u64 %rd534, %rd539;
mov.u32 %r431, %r436;
mov.u32 %r443, 0;
mov.u64 %rd547, 0;
setp.lt.u32	%p37, %r33, 5;
@%p37 bra BB91_43;

ld.shared.u32 %r443, [%rd36+64];
st.local.u32 [%rd3+64], %r443;
ld.shared.u64 %rd547, [%rd36+72];
st.local.u64 [%rd3+72], %rd547;

BB91_43:
mov.u64 %rd545, %rd547;
mov.u32 %r441, %r443;
mov.u32 %r446, 0;
mov.u64 %rd550, 0;
setp.lt.u32	%p38, %r33, 6;
@%p38 bra BB91_45;

ld.shared.u32 %r446, [%rd36+80];
st.local.u32 [%rd3+80], %r446;
ld.shared.u64 %rd550, [%rd36+88];
st.local.u64 [%rd3+88], %rd550;

BB91_45:
mov.u64 %rd548, %rd550;
mov.u32 %r444, %r446;
mov.u32 %r448, 0;
mov.u64 %rd552, 0;
setp.lt.u32	%p39, %r33, 7;
@%p39 bra BB91_47;

ld.shared.u32 %r448, [%rd36+96];
st.local.u32 [%rd3+96], %r448;
ld.shared.u64 %rd552, [%rd36+104];
st.local.u64 [%rd3+104], %rd552;

BB91_47:
mov.u64 %rd551, %rd552;
mov.u32 %r447, %r448;
setp.gt.u32	%p40, %r33, 6;
@%p40 bra BB91_74;

ld.local.u32 %r164, [%rd3];
ld.local.u64 %rd220, [%rd3+8];
st.local.u64 [%rd2+8], %rd220;
st.local.u32 [%rd2], %r164;
@%p34 bra BB91_50;

ld.local.u32 %r165, [%rd2];
setp.lt.s32	%p42, %r165, %r430;
max.s32 %r166, %r430, %r165;
add.s64 %rd225, %rd3, 16;
selp.b64	%rd226, %rd225, %rd2, %p42;
st.local.u32 [%rd2], %r166;
ld.local.u64 %rd227, [%rd226+8];
st.local.u64 [%rd2+8], %rd227;

BB91_50:
@%p35 bra BB91_52;

ld.local.u32 %r167, [%rd2];
setp.lt.s32	%p44, %r167, %r432;
max.s32 %r168, %r432, %r167;
add.s64 %rd230, %rd3, 32;
selp.b64	%rd231, %rd230, %rd2, %p44;
st.local.u32 [%rd2], %r168;
ld.local.u64 %rd232, [%rd231+8];
st.local.u64 [%rd2+8], %rd232;

BB91_52:
@%p36 bra BB91_54;

ld.local.u32 %r169, [%rd2];
setp.lt.s32	%p46, %r169, %r431;
max.s32 %r170, %r431, %r169;
add.s64 %rd235, %rd3, 48;
selp.b64	%rd236, %rd235, %rd2, %p46;
st.local.u32 [%rd2], %r170;
ld.local.u64 %rd237, [%rd236+8];
st.local.u64 [%rd2+8], %rd237;

BB91_54:
@%p37 bra BB91_56;

ld.local.u32 %r171, [%rd2];
setp.lt.s32	%p48, %r171, %r441;
max.s32 %r172, %r441, %r171;
add.s64 %rd240, %rd3, 64;
selp.b64	%rd241, %rd240, %rd2, %p48;
st.local.u32 [%rd2], %r172;
ld.local.u64 %rd242, [%rd241+8];
st.local.u64 [%rd2+8], %rd242;

BB91_56:
@%p38 bra BB91_58;

ld.local.u32 %r173, [%rd2];
setp.lt.s32	%p50, %r173, %r444;
max.s32 %r174, %r444, %r173;
add.s64 %rd245, %rd3, 80;
selp.b64	%rd246, %rd245, %rd2, %p50;
st.local.u32 [%rd2], %r174;
ld.local.u64 %rd247, [%rd246+8];
st.local.u64 [%rd2+8], %rd247;

BB91_58:
@%p39 bra BB91_60;

ld.local.u32 %r175, [%rd2];
setp.lt.s32	%p52, %r175, %r447;
max.s32 %r176, %r447, %r175;
add.s64 %rd250, %rd3, 96;
selp.b64	%rd251, %rd250, %rd2, %p52;
st.local.u32 [%rd2], %r176;
ld.local.u64 %rd252, [%rd251+8];
st.local.u64 [%rd2+8], %rd252;

BB91_60:
setp.ne.s32	%p53, %r33, 0;
mov.u64 %rd538, %rd531;
@%p53 bra BB91_62;

ld.local.u32 %r177, [%rd2];
st.local.u32 [%rd3], %r177;
ld.local.u64 %rd538, [%rd2+8];
st.local.u64 [%rd3+8], %rd538;

BB91_62:
mov.u64 %rd531, %rd538;
setp.gt.u32	%p54, %r33, 1;
mov.u32 %r435, %r430;
mov.u64 %rd537, %rd532;
@%p54 bra BB91_64;

ld.local.u32 %r435, [%rd2];
st.local.u32 [%rd3+16], %r435;
ld.local.u64 %rd537, [%rd2+8];
st.local.u64 [%rd3+24], %rd537;

BB91_64:
mov.u64 %rd532, %rd537;
mov.u32 %r430, %r435;
setp.gt.u32	%p55, %r33, 2;
mov.u32 %r434, %r432;
mov.u64 %rd536, %rd533;
@%p55 bra BB91_66;

ld.local.u32 %r434, [%rd2];
st.local.u32 [%rd3+32], %r434;
ld.local.u64 %rd536, [%rd2+8];
st.local.u64 [%rd3+40], %rd536;

BB91_66:
mov.u64 %rd533, %rd536;
mov.u32 %r432, %r434;
setp.gt.u32	%p56, %r33, 3;
mov.u32 %r433, %r431;
mov.u64 %rd535, %rd534;
@%p56 bra BB91_68;

ld.local.u32 %r433, [%rd2];
st.local.u32 [%rd3+48], %r433;
ld.local.u64 %rd535, [%rd2+8];
st.local.u64 [%rd3+56], %rd535;

BB91_68:
mov.u64 %rd534, %rd535;
mov.u32 %r431, %r433;
setp.gt.u32	%p57, %r33, 4;
mov.u32 %r442, %r441;
mov.u64 %rd546, %rd545;
@%p57 bra BB91_70;

ld.local.u32 %r442, [%rd2];
st.local.u32 [%rd3+64], %r442;
ld.local.u64 %rd546, [%rd2+8];
st.local.u64 [%rd3+72], %rd546;

BB91_70:
mov.u64 %rd545, %rd546;
mov.u32 %r441, %r442;
setp.gt.u32	%p58, %r33, 5;
mov.u32 %r445, %r444;
mov.u64 %rd549, %rd548;
@%p58 bra BB91_72;

ld.local.u32 %r445, [%rd2];
st.local.u32 [%rd3+80], %r445;
ld.local.u64 %rd549, [%rd2+8];
st.local.u64 [%rd3+88], %rd549;

BB91_72:
mov.u64 %rd548, %rd549;
mov.u32 %r444, %r445;
@%p40 bra BB91_74;

ld.local.u32 %r447, [%rd2];
st.local.u32 [%rd3+96], %r447;
ld.local.u64 %rd551, [%rd2+8];
st.local.u64 [%rd3+104], %rd551;

BB91_74:
mov.u64 %rd486, %rd531;
mov.u64 %rd487, %rd532;
mov.u64 %rd488, %rd533;
mov.u64 %rd489, %rd534;
mov.u64 %rd490, %rd545;
mov.u64 %rd491, %rd548;
mov.u64 %rd492, %rd551;
mov.u32 %r387, %r430;
mov.u32 %r389, %r431;
mov.u32 %r388, %r432;
mov.u32 %r391, %r444;
mov.u32 %r390, %r441;
mov.u32 %r392, %r447;
cvt.u32.u64	%r178, %rd35;
setp.ge.u32	%p60, %r178, %r1;
@%p60 bra BB91_117;

ld.local.u32 %r63, [%rd3];
setp.ge.s32	%p61, %r387, %r63;
mov.u32 %r428, %r387;
mov.u32 %r429, %r63;
mov.u64 %rd529, %rd487;
mov.u64 %rd530, %rd486;
@%p61 bra BB91_77;

st.local.u32 [%rd3], %r387;
st.local.u32 [%rd3+16], %r63;
st.local.u64 [%rd3+8], %rd487;
st.local.u64 [%rd3+24], %rd486;
mov.u32 %r309, %r387;
mov.u32 %r428, %r63;
mov.u32 %r429, %r309;
mov.u64 %rd530, %rd487;
mov.u64 %rd529, %rd486;

BB91_77:
mov.u64 %rd525, %rd529;
mov.u64 %rd520, %rd530;
mov.u32 %r424, %r428;
mov.u32 %r419, %r429;
setp.ge.s32	%p62, %r389, %r388;
mov.u32 %r426, %r388;
mov.u32 %r427, %r389;
mov.u64 %rd528, %rd489;
mov.u64 %rd527, %rd488;
@%p62 bra BB91_79;

st.local.u32 [%rd3+32], %r389;
st.local.u32 [%rd3+48], %r388;
st.local.u64 [%rd3+40], %rd489;
st.local.u64 [%rd3+56], %rd488;
mov.u32 %r427, %r388;
mov.u32 %r426, %r389;
mov.u64 %rd527, %rd489;
mov.u64 %rd528, %rd488;

BB91_79:
mov.u64 %rd74, %rd527;
mov.u64 %rd523, %rd528;
mov.u32 %r67, %r426;
mov.u32 %r422, %r427;
setp.ge.s32	%p63, %r391, %r390;
mov.u32 %r439, %r390;
mov.u32 %r440, %r391;
mov.u64 %rd544, %rd491;
mov.u64 %rd543, %rd490;
@%p63 bra BB91_81;

st.local.u32 [%rd3+64], %r391;
st.local.u32 [%rd3+80], %r390;
st.local.u64 [%rd3+72], %rd491;
st.local.u64 [%rd3+88], %rd490;
mov.u32 %r440, %r390;
mov.u32 %r439, %r391;
mov.u64 %rd543, %rd491;
mov.u64 %rd544, %rd490;

BB91_81:
mov.u64 %rd76, %rd543;
mov.u64 %rd75, %rd544;
mov.u32 %r69, %r439;
mov.u32 %r68, %r440;
setp.ge.s32	%p64, %r67, %r424;
mov.u32 %r425, %r67;
mov.u64 %rd526, %rd74;
@%p64 bra BB91_83;

st.local.u32 [%rd3+16], %r67;
st.local.u32 [%rd3+32], %r424;
st.local.u64 [%rd3+24], %rd74;
st.local.u64 [%rd3+40], %rd525;
mov.u32 %r314, %r424;
mov.u32 %r424, %r67;
mov.u32 %r425, %r314;
mov.u64 %rd409, %rd525;
mov.u64 %rd525, %rd74;
mov.u64 %rd526, %rd409;

BB91_83:
mov.u64 %rd78, %rd525;
mov.u64 %rd517, %rd526;
mov.u32 %r71, %r424;
mov.u32 %r416, %r425;
setp.ge.s32	%p65, %r69, %r422;
mov.u32 %r423, %r69;
mov.u64 %rd524, %rd76;
@%p65 bra BB91_85;

st.local.u32 [%rd3+48], %r69;
st.local.u32 [%rd3+64], %r422;
st.local.u64 [%rd3+56], %rd76;
st.local.u64 [%rd3+72], %rd523;
mov.u32 %r316, %r422;
mov.u32 %r422, %r69;
mov.u32 %r423, %r316;
mov.u64 %rd411, %rd523;
mov.u64 %rd523, %rd76;
mov.u64 %rd524, %rd411;

BB91_85:
mov.u64 %rd80, %rd523;
mov.u64 %rd515, %rd524;
mov.u32 %r73, %r422;
mov.u32 %r414, %r423;
setp.ge.s32	%p66, %r392, %r68;
mov.u32 %r421, %r392;
mov.u32 %r420, %r68;
mov.u64 %rd522, %rd492;
mov.u64 %rd521, %rd75;
@%p66 bra BB91_87;

st.local.u32 [%rd3+80], %r392;
st.local.u32 [%rd3+96], %r68;
st.local.u64 [%rd3+88], %rd492;
st.local.u64 [%rd3+104], %rd75;
mov.u32 %r294, %r392;
mov.u32 %r421, %r68;
mov.u32 %r420, %r294;
mov.u64 %rd387, %rd492;
mov.u64 %rd522, %rd75;
mov.u64 %rd521, %rd387;

BB91_87:
mov.u64 %rd82, %rd521;
mov.u64 %rd510, %rd522;
mov.u32 %r75, %r420;
mov.u32 %r409, %r421;
setp.ge.s32	%p67, %r71, %r419;
mov.u32 %r418, %r71;
mov.u64 %rd519, %rd78;
@%p67 bra BB91_89;

st.local.u32 [%rd3], %r71;
st.local.u32 [%rd3+16], %r419;
st.local.u64 [%rd3+8], %rd78;
st.local.u64 [%rd3+24], %rd520;
mov.u32 %r312, %r419;
mov.u32 %r419, %r71;
mov.u32 %r418, %r312;
mov.u64 %rd407, %rd520;
mov.u64 %rd520, %rd78;
mov.u64 %rd519, %rd407;

BB91_89:
mov.u64 %rd513, %rd519;
mov.u64 %rd508, %rd520;
mov.u32 %r412, %r418;
mov.u32 %r407, %r419;
setp.ge.s32	%p68, %r73, %r416;
mov.u32 %r417, %r73;
mov.u64 %rd518, %rd80;
@%p68 bra BB91_91;

st.local.u32 [%rd3+32], %r73;
st.local.u32 [%rd3+48], %r416;
st.local.u64 [%rd3+40], %rd80;
st.local.u64 [%rd3+56], %rd517;
mov.u32 %r324, %r416;
mov.u32 %r416, %r73;
mov.u32 %r417, %r324;
mov.u64 %rd419, %rd517;
mov.u64 %rd517, %rd80;
mov.u64 %rd518, %rd419;

BB91_91:
mov.u64 %rd86, %rd517;
mov.u64 %rd511, %rd518;
mov.u32 %r79, %r416;
mov.u32 %r410, %r417;
setp.ge.s32	%p69, %r75, %r414;
mov.u32 %r415, %r75;
mov.u64 %rd516, %rd82;
@%p69 bra BB91_93;

st.local.u32 [%rd3+64], %r75;
st.local.u32 [%rd3+80], %r414;
st.local.u64 [%rd3+72], %rd82;
st.local.u64 [%rd3+88], %rd515;
mov.u32 %r328, %r414;
mov.u32 %r414, %r75;
mov.u32 %r415, %r328;
mov.u64 %rd423, %rd515;
mov.u64 %rd515, %rd82;
mov.u64 %rd516, %rd423;

BB91_93:
mov.u64 %rd88, %rd515;
mov.u64 %rd87, %rd516;
mov.u32 %r81, %r414;
mov.u32 %r80, %r415;
setp.ge.s32	%p70, %r79, %r412;
mov.u32 %r413, %r79;
mov.u64 %rd514, %rd86;
@%p70 bra BB91_95;

st.local.u32 [%rd3+16], %r79;
st.local.u32 [%rd3+32], %r412;
st.local.u64 [%rd3+24], %rd86;
st.local.u64 [%rd3+40], %rd513;
mov.u32 %r338, %r412;
mov.u32 %r412, %r79;
mov.u32 %r413, %r338;
mov.u64 %rd433, %rd513;
mov.u64 %rd513, %rd86;
mov.u64 %rd514, %rd433;

BB91_95:
mov.u64 %rd90, %rd513;
mov.u64 %rd505, %rd514;
mov.u32 %r83, %r412;
mov.u32 %r404, %r413;
setp.ge.s32	%p71, %r81, %r410;
mov.u32 %r411, %r81;
mov.u64 %rd512, %rd88;
@%p71 bra BB91_97;

st.local.u32 [%rd3+48], %r81;
st.local.u32 [%rd3+64], %r410;
st.local.u64 [%rd3+56], %rd88;
st.local.u64 [%rd3+72], %rd511;
mov.u32 %r340, %r410;
mov.u32 %r410, %r81;
mov.u32 %r411, %r340;
mov.u64 %rd435, %rd511;
mov.u64 %rd511, %rd88;
mov.u64 %rd512, %rd435;

BB91_97:
mov.u64 %rd92, %rd511;
mov.u64 %rd503, %rd512;
mov.u32 %r85, %r410;
mov.u32 %r402, %r411;
setp.ge.s32	%p72, %r409, %r80;
mov.u32 %r408, %r80;
mov.u64 %rd509, %rd87;
@%p72 bra BB91_99;

st.local.u32 [%rd3+80], %r409;
st.local.u32 [%rd3+96], %r80;
st.local.u64 [%rd3+88], %rd510;
st.local.u64 [%rd3+104], %rd87;
mov.u32 %r332, %r409;
mov.u32 %r409, %r80;
mov.u32 %r408, %r332;
mov.u64 %rd427, %rd510;
mov.u64 %rd510, %rd87;
mov.u64 %rd509, %rd427;

BB91_99:
mov.u64 %rd94, %rd509;
mov.u64 %rd498, %rd510;
mov.u32 %r87, %r408;
mov.u32 %r397, %r409;
setp.ge.s32	%p73, %r83, %r407;
mov.u32 %r406, %r83;
mov.u64 %rd507, %rd90;
@%p73 bra BB91_101;

st.local.u32 [%rd3], %r83;
st.local.u32 [%rd3+16], %r407;
st.local.u64 [%rd3+8], %rd90;
st.local.u64 [%rd3+24], %rd508;
mov.u32 %r336, %r407;
mov.u32 %r407, %r83;
mov.u32 %r406, %r336;
mov.u64 %rd431, %rd508;
mov.u64 %rd508, %rd90;
mov.u64 %rd507, %rd431;

BB91_101:
mov.u64 %rd501, %rd507;
mov.u64 %rd495, %rd508;
mov.u32 %r400, %r406;
mov.u32 %r88, %r407;
setp.ge.s32	%p74, %r85, %r404;
mov.u32 %r405, %r85;
mov.u64 %rd506, %rd92;
@%p74 bra BB91_103;

st.local.u32 [%rd3+32], %r85;
st.local.u32 [%rd3+48], %r404;
st.local.u64 [%rd3+40], %rd92;
st.local.u64 [%rd3+56], %rd505;
mov.u32 %r348, %r404;
mov.u32 %r404, %r85;
mov.u32 %r405, %r348;
mov.u64 %rd443, %rd505;
mov.u64 %rd505, %rd92;
mov.u64 %rd506, %rd443;

BB91_103:
mov.u64 %rd98, %rd505;
mov.u64 %rd499, %rd506;
mov.u32 %r91, %r404;
mov.u32 %r398, %r405;
setp.ge.s32	%p75, %r87, %r402;
mov.u32 %r403, %r87;
mov.u64 %rd504, %rd94;
@%p75 bra BB91_105;

st.local.u32 [%rd3+64], %r87;
st.local.u32 [%rd3+80], %r402;
st.local.u64 [%rd3+72], %rd94;
st.local.u64 [%rd3+88], %rd503;
mov.u32 %r352, %r402;
mov.u32 %r402, %r87;
mov.u32 %r403, %r352;
mov.u64 %rd447, %rd503;
mov.u64 %rd503, %rd94;
mov.u64 %rd504, %rd447;

BB91_105:
mov.u64 %rd100, %rd503;
mov.u64 %rd99, %rd504;
mov.u32 %r93, %r402;
mov.u32 %r92, %r403;
setp.ge.s32	%p76, %r91, %r400;
mov.u32 %r401, %r91;
mov.u64 %rd502, %rd98;
@%p76 bra BB91_107;

st.local.u32 [%rd3+16], %r91;
st.local.u32 [%rd3+32], %r400;
st.local.u64 [%rd3+24], %rd98;
st.local.u64 [%rd3+40], %rd501;
mov.u32 %r361, %r400;
mov.u32 %r400, %r91;
mov.u32 %r401, %r361;
mov.u64 %rd457, %rd501;
mov.u64 %rd501, %rd98;
mov.u64 %rd502, %rd457;

BB91_107:
mov.u64 %rd102, %rd501;
mov.u64 %rd493, %rd502;
mov.u32 %r95, %r400;
mov.u32 %r393, %r401;
setp.ge.s32	%p77, %r93, %r398;
mov.u32 %r399, %r93;
mov.u64 %rd500, %rd100;
@%p77 bra BB91_109;

st.local.u32 [%rd3+48], %r93;
st.local.u32 [%rd3+64], %r398;
st.local.u64 [%rd3+56], %rd100;
st.local.u64 [%rd3+72], %rd499;
mov.u32 %r363, %r398;
mov.u32 %r398, %r93;
mov.u32 %r399, %r363;
mov.u64 %rd459, %rd499;
mov.u64 %rd499, %rd100;
mov.u64 %rd500, %rd459;

BB91_109:
mov.u64 %rd104, %rd499;
mov.u64 %rd490, %rd500;
mov.u32 %r97, %r398;
mov.u32 %r390, %r399;
setp.ge.s32	%p78, %r397, %r92;
mov.u32 %r396, %r92;
mov.u64 %rd497, %rd99;
@%p78 bra BB91_111;

st.local.u32 [%rd3+80], %r397;
st.local.u32 [%rd3+96], %r92;
st.local.u64 [%rd3+88], %rd498;
st.local.u64 [%rd3+104], %rd99;
mov.u32 %r356, %r397;
mov.u32 %r397, %r92;
mov.u32 %r396, %r356;
mov.u64 %rd451, %rd498;
mov.u64 %rd498, %rd99;
mov.u64 %rd497, %rd451;

BB91_111:
mov.u64 %rd106, %rd497;
mov.u64 %rd492, %rd498;
mov.u32 %r99, %r396;
mov.u32 %r392, %r397;
setp.ge.s32	%p79, %r95, %r88;
mov.u32 %r395, %r95;
mov.u64 %rd496, %rd102;
@%p79 bra BB91_113;

st.local.u32 [%rd3], %r95;
st.local.u32 [%rd3+16], %r88;
st.local.u64 [%rd3+8], %rd102;
st.local.u64 [%rd3+24], %rd495;
mov.u32 %r395, %r88;
mov.u64 %rd455, %rd495;
mov.u64 %rd495, %rd102;
mov.u64 %rd496, %rd455;

BB91_113:
mov.u64 %rd486, %rd495;
mov.u64 %rd487, %rd496;
mov.u32 %r387, %r395;
setp.ge.s32	%p80, %r97, %r393;
mov.u32 %r394, %r97;
mov.u64 %rd494, %rd104;
@%p80 bra BB91_115;

st.local.u32 [%rd3+32], %r97;
st.local.u32 [%rd3+48], %r393;
st.local.u64 [%rd3+40], %rd104;
st.local.u64 [%rd3+56], %rd493;
mov.u32 %r371, %r393;
mov.u32 %r393, %r97;
mov.u32 %r394, %r371;
mov.u64 %rd467, %rd493;
mov.u64 %rd493, %rd104;
mov.u64 %rd494, %rd467;

BB91_115:
mov.u64 %rd488, %rd493;
mov.u64 %rd489, %rd494;
mov.u32 %r388, %r393;
mov.u32 %r389, %r394;
setp.ge.s32	%p81, %r99, %r390;
mov.u32 %r391, %r99;
mov.u64 %rd491, %rd106;
@%p81 bra BB91_117;

st.local.u32 [%rd3+64], %r99;
st.local.u32 [%rd3+80], %r390;
st.local.u64 [%rd3+72], %rd106;
st.local.u64 [%rd3+88], %rd490;
mov.u32 %r374, %r390;
mov.u32 %r390, %r99;
mov.u32 %r391, %r374;
mov.u64 %rd471, %rd490;
mov.u64 %rd490, %rd106;
mov.u64 %rd491, %rd471;

BB91_117:
@%p33 bra BB91_119;

ld.local.u32 %r179, [%rd3];
st.shared.u32 [%rd36], %r179;
st.shared.u64 [%rd36+8], %rd486;

BB91_119:
@%p34 bra BB91_121;

st.shared.u32 [%rd36+16], %r387;
st.shared.u64 [%rd36+24], %rd487;

BB91_121:
@%p35 bra BB91_123;

st.shared.u32 [%rd36+32], %r388;
st.shared.u64 [%rd36+40], %rd488;

BB91_123:
@%p36 bra BB91_125;

st.shared.u32 [%rd36+48], %r389;
st.shared.u64 [%rd36+56], %rd489;

BB91_125:
@%p37 bra BB91_127;

st.shared.u32 [%rd36+64], %r390;
st.shared.u64 [%rd36+72], %rd490;

BB91_127:
@%p38 bra BB91_129;

st.shared.u32 [%rd36+80], %r391;
st.shared.u64 [%rd36+88], %rd491;

BB91_129:
@%p39 bra BB91_131;

st.shared.u32 [%rd36+96], %r392;
st.shared.u64 [%rd36+104], %rd492;

BB91_131:
ld.param.u64 %rd324, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_23stable_sort_each_detail29stable_sort_each_copy_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEENS_12zip_iteratorINS_5tupleINS_10device_ptrIiEENSB_IlEENS_9null_typeESE_SE_SE_SE_SE_SE_SE_EEEElSG_NS_6detail13compare_firstI10ThrustLTOpIiEEEEEEEvT__param_0+32];
ld.param.u64 %rd323, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_23stable_sort_each_detail29stable_sort_each_copy_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEENS_12zip_iteratorINS_5tupleINS_10device_ptrIiEENSB_IlEENS_9null_typeESE_SE_SE_SE_SE_SE_SE_EEEElSG_NS_6detail13compare_firstI10ThrustLTOpIiEEEEEEEvT__param_0+24];
cvta.to.global.u64 %rd118, %rd323;
cvta.to.global.u64 %rd119, %rd324;
bar.sync 0;
mad.lo.s32 %r236, %r452, -7, %r1;
mov.u32 %r181, 7;
min.u32 %r109, %r236, %r181;
mov.u32 %r449, 2;

BB91_132:
neg.s32 %r182, %r449;
and.b32 %r183, %r452, %r182;
add.s32 %r184, %r449, -1;
and.b32 %r185, %r184, %r452;
mul.lo.s32 %r186, %r185, 7;
min.u32 %r111, %r186, %r1;
mul.lo.s32 %r187, %r183, 7;
shr.u32 %r188, %r449, 1;
mul.lo.s32 %r189, %r188, 7;
min.u32 %r190, %r187, %r1;
add.s32 %r191, %r190, %r189;
min.u32 %r192, %r191, %r1;
add.s32 %r193, %r192, %r189;
min.u32 %r112, %r193, %r1;
sub.s32 %r194, %r192, %r190;
sub.s32 %r195, %r112, %r192;
cvt.u64.u32	%rd120, %r190;
cvt.u64.u32	%rd121, %r192;
setp.lt.u32	%p89, %r111, %r195;
sub.s32 %r196, %r111, %r195;
selp.b32	%r451, 0, %r196, %p89;
min.u32 %r450, %r194, %r111;
setp.ge.u32	%p90, %r451, %r450;
@%p90 bra BB91_135;

add.s32 %r115, %r111, -1;

BB91_134:
add.s32 %r197, %r450, %r451;
shr.u32 %r198, %r197, 1;
sub.s32 %r199, %r115, %r198;
cvt.u64.u32	%rd267, %r199;
add.s64 %rd268, %rd267, %rd121;
cvt.u64.u32	%rd269, %r198;
add.s64 %rd270, %rd269, %rd120;
shl.b64 %rd271, %rd268, 4;
add.s64 %rd273, %rd210, %rd271;
shl.b64 %rd274, %rd270, 4;
add.s64 %rd275, %rd210, %rd274;
ld.shared.u32 %r200, [%rd275];
ld.shared.u32 %r201, [%rd273];
setp.lt.s32	%p91, %r201, %r200;
add.s32 %r202, %r198, 1;
selp.b32	%r451, %r451, %r202, %p91;
selp.b32	%r450, %r198, %r450, %p91;
setp.lt.u32	%p92, %r451, %r450;
@%p92 bra BB91_134;

BB91_135:
cvt.u64.u32	%rd276, %r451;
add.s64 %rd122, %rd276, %rd120;
shl.b64 %rd277, %rd122, 4;
add.s64 %rd123, %rd210, %rd277;
shl.b64 %rd279, %rd121, 4;
add.s64 %rd124, %rd210, %rd279;
cvt.u64.u32	%rd280, %r111;
add.s64 %rd281, %rd121, %rd280;
sub.s64 %rd125, %rd281, %rd276;
shl.b64 %rd282, %rd125, 4;
add.s64 %rd126, %rd210, %rd282;
mul.wide.u32 %rd283, %r112, 16;
add.s64 %rd127, %rd210, %rd283;
ld.shared.u32 %r203, [%rd123];
ld.shared.u64 %rd284, [%rd123+8];
st.local.u64 [%rd1+8], %rd284;
st.local.u32 [%rd1], %r203;
ld.shared.u32 %r204, [%rd126];
ld.shared.u64 %rd285, [%rd126+8];
st.local.u64 [%rd2+8], %rd285;
st.local.u32 [%rd2], %r204;
mov.pred %p130, -1;
setp.ge.u64	%p94, %rd126, %rd127;
@%p94 bra BB91_138;

mov.pred %p130, 0;
setp.ge.u64	%p96, %rd123, %rd124;
@%p96 bra BB91_138;

ld.local.u32 %r205, [%rd1];
ld.local.u32 %r206, [%rd2];
setp.ge.s32	%p130, %r206, %r205;

BB91_138:
selp.b64	%rd286, %rd1, %rd2, %p130;
ld.local.u32 %r121, [%rd286];
ld.local.u64 %rd128, [%rd286+8];
@%p130 bra BB91_140;
bra.uni BB91_139;

BB91_140:
mov.u64 %rd574, %rd126;
add.s64 %rd293, %rd277, %rd210;
add.s64 %rd133, %rd293, 16;
mov.u64 %rd596, %rd133;
ld.shared.u32 %r208, [%rd123+16];
st.local.u32 [%rd1], %r208;
ld.shared.u64 %rd294, [%rd123+24];
st.local.u64 [%rd1+8], %rd294;
mov.u64 %rd563, %rd126;
mov.u64 %rd585, %rd133;
bra.uni BB91_141;

BB91_139:
mov.u64 %rd596, %rd123;
add.s64 %rd289, %rd282, %rd210;
add.s64 %rd130, %rd289, 16;
mov.u64 %rd574, %rd130;
ld.shared.u32 %r207, [%rd126+16];
st.local.u32 [%rd2], %r207;
ld.shared.u64 %rd290, [%rd126+24];
st.local.u64 [%rd2+8], %rd290;
mov.u64 %rd563, %rd130;
mov.u64 %rd585, %rd123;

BB91_141:
mov.u64 %rd138, %rd596;
mov.u64 %rd584, %rd585;
mov.u64 %rd136, %rd574;
mov.u64 %rd562, %rd563;
mov.pred %p131, -1;
setp.ge.u64	%p98, %rd562, %rd127;
@%p98 bra BB91_144;

mov.pred %p131, 0;
setp.ge.u64	%p100, %rd584, %rd124;
@%p100 bra BB91_144;

ld.local.u32 %r209, [%rd1];
ld.local.u32 %r210, [%rd2];
setp.ge.s32	%p131, %r210, %r209;

BB91_144:
selp.b64	%rd295, %rd1, %rd2, %p131;
ld.local.u32 %r122, [%rd295];
ld.local.u64 %rd139, [%rd295+8];
@%p131 bra BB91_146;
bra.uni BB91_145;

BB91_146:
add.s64 %rd584, %rd584, 16;
add.s64 %rd143, %rd138, 16;
ld.shared.u32 %r212, [%rd138+16];
st.local.u32 [%rd1], %r212;
ld.shared.u64 %rd297, [%rd138+24];
st.local.u64 [%rd1+8], %rd297;
mov.u64 %rd573, %rd136;
mov.u64 %rd595, %rd143;
bra.uni BB91_147;

BB91_145:
add.s64 %rd562, %rd562, 16;
add.s64 %rd141, %rd136, 16;
ld.shared.u32 %r211, [%rd136+16];
st.local.u32 [%rd2], %r211;
ld.shared.u64 %rd296, [%rd136+24];
st.local.u64 [%rd2+8], %rd296;
mov.u64 %rd573, %rd141;
mov.u64 %rd595, %rd138;

BB91_147:
mov.u64 %rd147, %rd595;
mov.u64 %rd583, %rd584;
mov.u64 %rd145, %rd573;
mov.u64 %rd561, %rd562;
mov.pred %p132, -1;
setp.ge.u64	%p102, %rd561, %rd127;
@%p102 bra BB91_150;

mov.pred %p132, 0;
setp.ge.u64	%p104, %rd583, %rd124;
@%p104 bra BB91_150;

ld.local.u32 %r213, [%rd1];
ld.local.u32 %r214, [%rd2];
setp.ge.s32	%p132, %r214, %r213;

BB91_150:
selp.b64	%rd298, %rd1, %rd2, %p132;
ld.local.u32 %r123, [%rd298];
ld.local.u64 %rd148, [%rd298+8];
@%p132 bra BB91_152;
bra.uni BB91_151;

BB91_152:
add.s64 %rd583, %rd583, 16;
add.s64 %rd152, %rd147, 16;
ld.shared.u32 %r216, [%rd147+16];
st.local.u32 [%rd1], %r216;
ld.shared.u64 %rd300, [%rd147+24];
st.local.u64 [%rd1+8], %rd300;
mov.u64 %rd572, %rd145;
mov.u64 %rd594, %rd152;
bra.uni BB91_153;

BB91_151:
add.s64 %rd561, %rd561, 16;
add.s64 %rd150, %rd145, 16;
ld.shared.u32 %r215, [%rd145+16];
st.local.u32 [%rd2], %r215;
ld.shared.u64 %rd299, [%rd145+24];
st.local.u64 [%rd2+8], %rd299;
mov.u64 %rd572, %rd150;
mov.u64 %rd594, %rd147;

BB91_153:
mov.u64 %rd156, %rd594;
mov.u64 %rd582, %rd583;
mov.u64 %rd154, %rd572;
mov.u64 %rd560, %rd561;
mov.pred %p133, -1;
setp.ge.u64	%p106, %rd560, %rd127;
@%p106 bra BB91_156;

mov.pred %p133, 0;
setp.ge.u64	%p108, %rd582, %rd124;
@%p108 bra BB91_156;

ld.local.u32 %r217, [%rd1];
ld.local.u32 %r218, [%rd2];
setp.ge.s32	%p133, %r218, %r217;

BB91_156:
selp.b64	%rd301, %rd1, %rd2, %p133;
ld.local.u32 %r124, [%rd301];
ld.local.u64 %rd157, [%rd301+8];
@%p133 bra BB91_158;
bra.uni BB91_157;

BB91_158:
add.s64 %rd582, %rd582, 16;
add.s64 %rd161, %rd156, 16;
ld.shared.u32 %r220, [%rd156+16];
st.local.u32 [%rd1], %r220;
ld.shared.u64 %rd303, [%rd156+24];
st.local.u64 [%rd1+8], %rd303;
mov.u64 %rd571, %rd154;
mov.u64 %rd593, %rd161;
bra.uni BB91_159;

BB91_157:
add.s64 %rd560, %rd560, 16;
add.s64 %rd159, %rd154, 16;
ld.shared.u32 %r219, [%rd154+16];
st.local.u32 [%rd2], %r219;
ld.shared.u64 %rd302, [%rd154+24];
st.local.u64 [%rd2+8], %rd302;
mov.u64 %rd571, %rd159;
mov.u64 %rd593, %rd156;

BB91_159:
mov.u64 %rd165, %rd593;
mov.u64 %rd581, %rd582;
mov.u64 %rd163, %rd571;
mov.u64 %rd559, %rd560;
mov.pred %p134, -1;
setp.ge.u64	%p110, %rd559, %rd127;
@%p110 bra BB91_162;

mov.pred %p134, 0;
setp.ge.u64	%p112, %rd581, %rd124;
@%p112 bra BB91_162;

ld.local.u32 %r221, [%rd1];
ld.local.u32 %r222, [%rd2];
setp.ge.s32	%p134, %r222, %r221;

BB91_162:
selp.b64	%rd304, %rd1, %rd2, %p134;
ld.local.u32 %r125, [%rd304];
ld.local.u64 %rd166, [%rd304+8];
@%p134 bra BB91_164;
bra.uni BB91_163;

BB91_164:
add.s64 %rd581, %rd581, 16;
add.s64 %rd170, %rd165, 16;
ld.shared.u32 %r224, [%rd165+16];
st.local.u32 [%rd1], %r224;
ld.shared.u64 %rd306, [%rd165+24];
st.local.u64 [%rd1+8], %rd306;
mov.u64 %rd570, %rd163;
mov.u64 %rd592, %rd170;
bra.uni BB91_165;

BB91_163:
add.s64 %rd559, %rd559, 16;
add.s64 %rd168, %rd163, 16;
ld.shared.u32 %r223, [%rd163+16];
st.local.u32 [%rd2], %r223;
ld.shared.u64 %rd305, [%rd163+24];
st.local.u64 [%rd2+8], %rd305;
mov.u64 %rd570, %rd168;
mov.u64 %rd592, %rd165;

BB91_165:
mov.u64 %rd174, %rd592;
mov.u64 %rd580, %rd581;
mov.u64 %rd172, %rd570;
mov.u64 %rd558, %rd559;
mov.pred %p135, -1;
setp.ge.u64	%p114, %rd558, %rd127;
@%p114 bra BB91_168;

mov.pred %p135, 0;
setp.ge.u64	%p116, %rd580, %rd124;
@%p116 bra BB91_168;

ld.local.u32 %r225, [%rd1];
ld.local.u32 %r226, [%rd2];
setp.ge.s32	%p135, %r226, %r225;

BB91_168:
selp.b64	%rd307, %rd1, %rd2, %p135;
ld.local.u32 %r126, [%rd307];
ld.local.u64 %rd175, [%rd307+8];
@%p135 bra BB91_170;
bra.uni BB91_169;

BB91_170:
add.s64 %rd580, %rd580, 16;
add.s64 %rd179, %rd174, 16;
ld.shared.u32 %r228, [%rd174+16];
st.local.u32 [%rd1], %r228;
ld.shared.u64 %rd309, [%rd174+24];
st.local.u64 [%rd1+8], %rd309;
mov.u64 %rd569, %rd172;
mov.u64 %rd591, %rd179;
bra.uni BB91_171;

BB91_169:
add.s64 %rd558, %rd558, 16;
add.s64 %rd177, %rd172, 16;
ld.shared.u32 %r227, [%rd172+16];
st.local.u32 [%rd2], %r227;
ld.shared.u64 %rd308, [%rd172+24];
st.local.u64 [%rd2+8], %rd308;
mov.u64 %rd569, %rd177;
mov.u64 %rd591, %rd174;

BB91_171:
mov.pred %p136, -1;
setp.ge.u64	%p118, %rd558, %rd127;
@%p118 bra BB91_174;

mov.pred %p136, 0;
setp.ge.u64	%p120, %rd580, %rd124;
@%p120 bra BB91_174;

ld.local.u32 %r229, [%rd1];
ld.local.u32 %r230, [%rd2];
setp.ge.s32	%p136, %r230, %r229;

BB91_174:
selp.b64	%rd310, %rd1, %rd2, %p136;
ld.local.u32 %r127, [%rd310];
ld.local.u64 %rd184, [%rd310+8];
@%p136 bra BB91_176;
bra.uni BB91_175;

BB91_176:
ld.shared.u32 %r232, [%rd591+16];
st.local.u32 [%rd1], %r232;
ld.shared.u64 %rd312, [%rd591+24];
st.local.u64 [%rd1+8], %rd312;
bra.uni BB91_177;

BB91_175:
ld.shared.u32 %r231, [%rd569+16];
st.local.u32 [%rd2], %r231;
ld.shared.u64 %rd311, [%rd569+24];
st.local.u64 [%rd2+8], %rd311;

BB91_177:
setp.eq.s32	%p15, %r109, 0;
bar.sync 0;
@%p15 bra BB91_179;

st.shared.u32 [%rd36], %r121;
st.shared.u64 [%rd36+8], %rd128;

BB91_179:
setp.lt.u32	%p121, %r109, 2;
@%p121 bra BB91_181;

st.shared.u32 [%rd36+16], %r122;
st.shared.u64 [%rd36+24], %rd139;

BB91_181:
setp.lt.u32	%p122, %r109, 3;
@%p122 bra BB91_183;

st.shared.u32 [%rd36+32], %r123;
st.shared.u64 [%rd36+40], %rd148;

BB91_183:
setp.lt.u32	%p123, %r109, 4;
@%p123 bra BB91_185;

st.shared.u32 [%rd36+48], %r124;
st.shared.u64 [%rd36+56], %rd157;

BB91_185:
setp.lt.u32	%p124, %r109, 5;
@%p124 bra BB91_187;

st.shared.u32 [%rd36+64], %r125;
st.shared.u64 [%rd36+72], %rd166;

BB91_187:
setp.lt.u32	%p125, %r109, 6;
@%p125 bra BB91_189;

st.shared.u32 [%rd36+80], %r126;
st.shared.u64 [%rd36+88], %rd175;

BB91_189:
setp.lt.u32	%p126, %r109, 7;
@%p126 bra BB91_191;

st.shared.u32 [%rd36+96], %r127;
st.shared.u64 [%rd36+104], %rd184;

BB91_191:
bar.sync 0;
shl.b32 %r449, %r449, 1;
setp.lt.u32	%p127, %r449, 257;
@%p127 bra BB91_132;

setp.ge.u32	%p128, %r452, %r1;
@%p128 bra BB91_194;

BB91_193:
cvt.u64.u32	%rd313, %r452;
add.s64 %rd314, %rd313, %rd191;
shl.b64 %rd315, %rd314, 2;
add.s64 %rd316, %rd118, %rd315;
shl.b64 %rd317, %rd314, 3;
add.s64 %rd318, %rd119, %rd317;
mul.wide.u32 %rd319, %r452, 16;
add.s64 %rd321, %rd210, %rd319;
ld.shared.u32 %r235, [%rd321];
st.global.u32 [%rd316], %r235;
ld.shared.u64 %rd322, [%rd321+8];
st.global.u64 [%rd318], %rd322;
add.s32 %r452, %r452, 256;
setp.lt.u32	%p129, %r452, %r1;
@%p129 bra BB91_193;

BB91_194:
bar.sync 0;
ret;
}


.visible .entry _ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24virtualized_smem_closureINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEEjNS_12zip_iteratorINS_5tupleINS_10device_ptrIiEENSC_IlEENS_9null_typeESF_SF_SF_SF_SF_SF_SF_EEEENS_6detail15normal_iteratorINS_7pointerIjNSI_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESP_EEEENSJ_INSK_INSB_IilSF_SF_SF_SF_SF_SF_SF_SF_EESO_SP_SP_EEEENSI_13compare_firstI10ThrustLTOpIiEEEEEPSS_EEEEvT_(
.param .align 8 .b8 _ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24virtualized_smem_closureINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEEjNS_12zip_iteratorINS_5tupleINS_10device_ptrIiEENSC_IlEENS_9null_typeESF_SF_SF_SF_SF_SF_SF_EEEENS_6detail15normal_iteratorINS_7pointerIjNSI_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESP_EEEENSJ_INSK_INSB_IilSF_SF_SF_SF_SF_SF_SF_SF_EESO_SP_SP_EEEENSI_13compare_firstI10ThrustLTOpIiEEEEEPSS_EEEEvT__param_0[72]
)
.maxntid 256, 1, 1
.minnctapersm 1
{
.local .align 8 .b8 __local_depot92[32];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<93>;
.reg .b16 %rs<4>;
.reg .b32 %r<265>;
.reg .b64 %rd<417>;


mov.u64 %rd416, __local_depot92;
cvta.local.u64 %SP, %rd416;
ld.param.u64 %rd141, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24virtualized_smem_closureINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEEjNS_12zip_iteratorINS_5tupleINS_10device_ptrIiEENSC_IlEENS_9null_typeESF_SF_SF_SF_SF_SF_SF_EEEENS_6detail15normal_iteratorINS_7pointerIjNSI_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESP_EEEENSJ_INSK_INSB_IilSF_SF_SF_SF_SF_SF_SF_SF_EESO_SP_SP_EEEENSI_13compare_firstI10ThrustLTOpIiEEEEEPSS_EEEEvT__param_0+40];
ld.param.u32 %r5, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24virtualized_smem_closureINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEEjNS_12zip_iteratorINS_5tupleINS_10device_ptrIiEENSC_IlEENS_9null_typeESF_SF_SF_SF_SF_SF_SF_EEEENS_6detail15normal_iteratorINS_7pointerIjNSI_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESP_EEEENSJ_INSK_INSB_IilSF_SF_SF_SF_SF_SF_SF_SF_EESO_SP_SP_EEEENSI_13compare_firstI10ThrustLTOpIiEEEEEPSS_EEEEvT__param_0+24];
ld.param.u32 %r93, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24virtualized_smem_closureINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEEjNS_12zip_iteratorINS_5tupleINS_10device_ptrIiEENSC_IlEENS_9null_typeESF_SF_SF_SF_SF_SF_SF_EEEENS_6detail15normal_iteratorINS_7pointerIjNSI_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESP_EEEENSJ_INSK_INSB_IilSF_SF_SF_SF_SF_SF_SF_SF_EESO_SP_SP_EEEENSI_13compare_firstI10ThrustLTOpIiEEEEEPSS_EEEEvT__param_0];
ld.param.u64 %rd142, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24virtualized_smem_closureINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEEjNS_12zip_iteratorINS_5tupleINS_10device_ptrIiEENSC_IlEENS_9null_typeESF_SF_SF_SF_SF_SF_SF_EEEENS_6detail15normal_iteratorINS_7pointerIjNSI_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESP_EEEENSJ_INSK_INSB_IilSF_SF_SF_SF_SF_SF_SF_SF_EESO_SP_SP_EEEENSI_13compare_firstI10ThrustLTOpIiEEEEEPSS_EEEEvT__param_0+56];
ld.param.u64 %rd143, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24virtualized_smem_closureINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEEjNS_12zip_iteratorINS_5tupleINS_10device_ptrIiEENSC_IlEENS_9null_typeESF_SF_SF_SF_SF_SF_SF_EEEENS_6detail15normal_iteratorINS_7pointerIjNSI_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESP_EEEENSJ_INSK_INSB_IilSF_SF_SF_SF_SF_SF_SF_SF_EESO_SP_SP_EEEENSI_13compare_firstI10ThrustLTOpIiEEEEEPSS_EEEEvT__param_0+64];
ld.param.u64 %rd140, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24virtualized_smem_closureINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEEjNS_12zip_iteratorINS_5tupleINS_10device_ptrIiEENSC_IlEENS_9null_typeESF_SF_SF_SF_SF_SF_SF_EEEENS_6detail15normal_iteratorINS_7pointerIjNSI_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESP_EEEENSJ_INSK_INSB_IilSF_SF_SF_SF_SF_SF_SF_SF_EESO_SP_SP_EEEENSI_13compare_firstI10ThrustLTOpIiEEEEEPSS_EEEEvT__param_0+32];
ld.param.u64 %rd139, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24virtualized_smem_closureINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEEjNS_12zip_iteratorINS_5tupleINS_10device_ptrIiEENSC_IlEENS_9null_typeESF_SF_SF_SF_SF_SF_SF_EEEENS_6detail15normal_iteratorINS_7pointerIjNSI_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESP_EEEENSJ_INSK_INSB_IilSF_SF_SF_SF_SF_SF_SF_SF_EESO_SP_SP_EEEENSI_13compare_firstI10ThrustLTOpIiEEEEEPSS_EEEEvT__param_0+16];
ld.param.u64 %rd138, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24virtualized_smem_closureINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEEjNS_12zip_iteratorINS_5tupleINS_10device_ptrIiEENSC_IlEENS_9null_typeESF_SF_SF_SF_SF_SF_SF_EEEENS_6detail15normal_iteratorINS_7pointerIjNSI_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESP_EEEENSJ_INSK_INSB_IilSF_SF_SF_SF_SF_SF_SF_SF_EESO_SP_SP_EEEENSI_13compare_firstI10ThrustLTOpIiEEEEEPSS_EEEEvT__param_0+8];
cvta.to.global.u64 %rd1, %rd138;
cvta.to.global.u64 %rd2, %rd139;
cvta.to.global.u64 %rd144, %rd140;
cvta.to.global.u64 %rd3, %rd143;
mov.u32 %r95, %ctaid.x;
cvt.u64.u32	%rd145, %r95;
mul.lo.s64 %rd4, %rd145, %rd142;
mul.wide.u32 %rd146, %r95, 4;
add.s64 %rd147, %rd144, %rd146;
neg.s32 %r96, %r93;
and.b32 %r1, %r95, %r96;
shr.s32 %r2, %r93, 1;
mul.lo.s32 %r3, %r1, 1792;
ld.global.u32 %r4, [%rd147];
ld.global.u32 %r97, [%rd147+4];
add.s32 %r98, %r3, %r97;
min.s32 %r199, %r98, %r5;
add.s32 %r99, %r95, %r2;
mul.lo.s32 %r100, %r99, 1792;
sub.s32 %r101, %r100, %r4;
min.s32 %r7, %r101, %r5;
add.s32 %r102, %r100, 1792;
sub.s32 %r103, %r102, %r97;
min.s32 %r198, %r103, %r5;
add.s32 %r104, %r93, -1;
and.b32 %r105, %r95, %r104;
setp.ne.s32	%p15, %r104, %r105;
@%p15 bra BB92_2;

add.s32 %r106, %r1, %r2;
mul.lo.s32 %r107, %r106, 1792;
min.s32 %r199, %r107, %r5;
mad.lo.s32 %r108, %r2, 2, %r1;
mul.lo.s32 %r109, %r108, 1792;
min.s32 %r198, %r109, %r5;

BB92_2:
add.s32 %r110, %r3, %r4;
sub.s32 %r13, %r198, %r7;
sub.s32 %r14, %r199, %r110;
setp.gt.u32	%p16, %r14, 1791;
mov.u32 %r264, %tid.x;
cvt.u64.u32	%rd148, %r264;
cvt.u64.u32	%rd149, %r110;
add.s64 %rd150, %rd148, %rd149;
shl.b64 %rd151, %rd150, 2;
add.s64 %rd5, %rd1, %rd151;
shl.b64 %rd152, %rd150, 3;
add.s64 %rd6, %rd2, %rd152;
@%p16 bra BB92_17;
bra.uni BB92_3;

BB92_17:
ld.global.u32 %r218, [%rd5];
ld.global.u64 %rd347, [%rd6];
ld.global.u32 %r219, [%rd5+1024];
ld.global.u64 %rd348, [%rd6+2048];
ld.global.u32 %r221, [%rd5+2048];
ld.global.u64 %rd350, [%rd6+4096];
ld.global.u32 %r222, [%rd5+3072];
ld.global.u64 %rd351, [%rd6+6144];
ld.global.u32 %r224, [%rd5+4096];
ld.global.u64 %rd352, [%rd6+8192];
ld.global.u32 %r223, [%rd5+5120];
ld.global.u64 %rd349, [%rd6+10240];
ld.global.u32 %r220, [%rd5+6144];
ld.global.u64 %rd346, [%rd6+12288];
bra.uni BB92_18;

BB92_3:
mov.u32 %r111, 0;
mov.u64 %rd153, 0;
setp.ge.u32	%p17, %r264, %r14;
mov.u64 %rd358, %rd153;
mov.u32 %r230, %r111;
@%p17 bra BB92_5;

ld.global.u32 %r16, [%rd5];
ld.global.u64 %rd7, [%rd6];
mov.u64 %rd358, %rd7;
mov.u32 %r230, %r16;

BB92_5:
mov.u32 %r206, %r230;
mov.u32 %r218, %r206;
mov.u64 %rd334, %rd358;
mov.u64 %rd347, %rd334;
add.s32 %r113, %r264, 256;
setp.ge.u32	%p18, %r113, %r14;
mov.u64 %rd357, %rd153;
mov.u32 %r229, %r111;
@%p18 bra BB92_7;

ld.global.u32 %r229, [%rd5+1024];
ld.global.u64 %rd357, [%rd6+2048];

BB92_7:
mov.u32 %r219, %r229;
mov.u64 %rd348, %rd357;
add.s32 %r115, %r264, 512;
setp.ge.u32	%p19, %r115, %r14;
mov.u64 %rd356, %rd153;
mov.u32 %r228, %r111;
@%p19 bra BB92_9;

ld.global.u32 %r228, [%rd5+2048];
ld.global.u64 %rd356, [%rd6+4096];

BB92_9:
mov.u32 %r221, %r228;
mov.u64 %rd350, %rd356;
add.s32 %r117, %r264, 768;
setp.ge.u32	%p20, %r117, %r14;
mov.u64 %rd355, %rd153;
mov.u32 %r227, %r111;
@%p20 bra BB92_11;

ld.global.u32 %r227, [%rd5+3072];
ld.global.u64 %rd355, [%rd6+6144];

BB92_11:
mov.u32 %r222, %r227;
mov.u64 %rd351, %rd355;
add.s32 %r119, %r264, 1024;
setp.ge.u32	%p21, %r119, %r14;
mov.u64 %rd354, %rd153;
mov.u32 %r226, %r111;
@%p21 bra BB92_13;

ld.global.u32 %r226, [%rd5+4096];
ld.global.u64 %rd354, [%rd6+8192];

BB92_13:
mov.u32 %r224, %r226;
mov.u64 %rd352, %rd354;
add.s32 %r121, %r264, 1280;
setp.ge.u32	%p22, %r121, %r14;
mov.u64 %rd353, %rd153;
mov.u32 %r225, %r111;
@%p22 bra BB92_15;

ld.global.u32 %r225, [%rd5+5120];
ld.global.u64 %rd353, [%rd6+10240];

BB92_15:
mov.u32 %r223, %r225;
mov.u64 %rd349, %rd353;
add.s32 %r123, %r264, 1536;
setp.ge.u32	%p23, %r123, %r14;
mov.u64 %rd346, %rd153;
mov.u32 %r220, %r111;
@%p23 bra BB92_18;

ld.global.u32 %r220, [%rd5+6144];
ld.global.u64 %rd346, [%rd6+12288];

BB92_18:
add.s64 %rd161, %rd148, %rd4;
shl.b64 %rd162, %rd161, 4;
add.s64 %rd34, %rd3, %rd162;
@%p16 bra BB92_33;
bra.uni BB92_19;

BB92_33:
st.global.u32 [%rd34], %r218;
st.global.u32 [%rd34+4096], %r219;
st.global.u32 [%rd34+8192], %r221;
st.global.u32 [%rd34+12288], %r222;
st.global.u32 [%rd34+16384], %r224;
st.global.u32 [%rd34+20480], %r223;
st.global.u32 [%rd34+24576], %r220;
st.global.u64 [%rd34+8], %rd347;
st.global.u64 [%rd34+4104], %rd348;
st.global.u64 [%rd34+8200], %rd350;
st.global.u64 [%rd34+12296], %rd351;
st.global.u64 [%rd34+16392], %rd352;
st.global.u64 [%rd34+20488], %rd349;
bra.uni BB92_34;

BB92_19:
setp.ge.u32	%p25, %r264, %r14;
@%p25 bra BB92_21;

st.global.u32 [%rd34], %r218;
st.global.u64 [%rd34+8], %rd347;

BB92_21:
add.s32 %r127, %r264, 256;
setp.ge.u32	%p26, %r127, %r14;
@%p26 bra BB92_23;

st.global.u32 [%rd34+4096], %r219;
st.global.u64 [%rd34+4104], %rd348;

BB92_23:
add.s32 %r129, %r264, 512;
setp.ge.u32	%p27, %r129, %r14;
@%p27 bra BB92_25;

st.global.u32 [%rd34+8192], %r221;
st.global.u64 [%rd34+8200], %rd350;

BB92_25:
add.s32 %r131, %r264, 768;
setp.ge.u32	%p28, %r131, %r14;
@%p28 bra BB92_27;

st.global.u32 [%rd34+12288], %r222;
st.global.u64 [%rd34+12296], %rd351;

BB92_27:
add.s32 %r133, %r264, 1024;
setp.ge.u32	%p29, %r133, %r14;
@%p29 bra BB92_29;

st.global.u32 [%rd34+16384], %r224;
st.global.u64 [%rd34+16392], %rd352;

BB92_29:
add.s32 %r135, %r264, 1280;
setp.ge.u32	%p30, %r135, %r14;
@%p30 bra BB92_31;

st.global.u32 [%rd34+20480], %r223;
st.global.u64 [%rd34+20488], %rd349;

BB92_31:
add.s32 %r137, %r264, 1536;
setp.ge.u32	%p31, %r137, %r14;
@%p31 bra BB92_35;

st.global.u32 [%rd34+24576], %r220;

BB92_34:
st.global.u64 [%rd34+24584], %rd346;

BB92_35:
cvt.u64.u32	%rd163, %r7;
cvt.u64.u32	%rd35, %r14;
add.s64 %rd36, %rd35, %rd4;
add.s64 %rd165, %rd148, %rd163;
shl.b64 %rd166, %rd165, 2;
add.s64 %rd37, %rd1, %rd166;
shl.b64 %rd167, %rd165, 3;
add.s64 %rd38, %rd2, %rd167;
setp.gt.u32	%p32, %r13, 1791;
@%p32 bra BB92_50;
bra.uni BB92_36;

BB92_50:
ld.global.u32 %r249, [%rd37];
ld.global.u64 %rd378, [%rd38];
ld.global.u32 %r250, [%rd37+1024];
ld.global.u64 %rd379, [%rd38+2048];
ld.global.u32 %r252, [%rd37+2048];
ld.global.u64 %rd381, [%rd38+4096];
ld.global.u32 %r253, [%rd37+3072];
ld.global.u64 %rd382, [%rd38+6144];
ld.global.u32 %r255, [%rd37+4096];
ld.global.u64 %rd383, [%rd38+8192];
ld.global.u32 %r254, [%rd37+5120];
ld.global.u64 %rd380, [%rd38+10240];
ld.global.u32 %r251, [%rd37+6144];
ld.global.u64 %rd377, [%rd38+12288];
bra.uni BB92_51;

BB92_36:
mov.u32 %r138, 0;
mov.u64 %rd168, 0;
setp.ge.u32	%p33, %r264, %r13;
mov.u64 %rd389, %rd168;
mov.u32 %r261, %r138;
@%p33 bra BB92_38;

ld.global.u32 %r44, [%rd37];
ld.global.u64 %rd39, [%rd38];
mov.u64 %rd389, %rd39;
mov.u32 %r261, %r44;

BB92_38:
mov.u32 %r237, %r261;
mov.u32 %r249, %r237;
mov.u64 %rd365, %rd389;
mov.u64 %rd378, %rd365;
add.s32 %r140, %r264, 256;
setp.ge.u32	%p34, %r140, %r13;
mov.u64 %rd388, %rd168;
mov.u32 %r260, %r138;
@%p34 bra BB92_40;

ld.global.u32 %r260, [%rd37+1024];
ld.global.u64 %rd388, [%rd38+2048];

BB92_40:
mov.u32 %r250, %r260;
mov.u64 %rd379, %rd388;
add.s32 %r142, %r264, 512;
setp.ge.u32	%p35, %r142, %r13;
mov.u64 %rd387, %rd168;
mov.u32 %r259, %r138;
@%p35 bra BB92_42;

ld.global.u32 %r259, [%rd37+2048];
ld.global.u64 %rd387, [%rd38+4096];

BB92_42:
mov.u32 %r252, %r259;
mov.u64 %rd381, %rd387;
add.s32 %r144, %r264, 768;
setp.ge.u32	%p36, %r144, %r13;
mov.u64 %rd386, %rd168;
mov.u32 %r258, %r138;
@%p36 bra BB92_44;

ld.global.u32 %r258, [%rd37+3072];
ld.global.u64 %rd386, [%rd38+6144];

BB92_44:
mov.u32 %r253, %r258;
mov.u64 %rd382, %rd386;
add.s32 %r146, %r264, 1024;
setp.ge.u32	%p37, %r146, %r13;
mov.u64 %rd385, %rd168;
mov.u32 %r257, %r138;
@%p37 bra BB92_46;

ld.global.u32 %r257, [%rd37+4096];
ld.global.u64 %rd385, [%rd38+8192];

BB92_46:
mov.u32 %r255, %r257;
mov.u64 %rd383, %rd385;
add.s32 %r148, %r264, 1280;
setp.ge.u32	%p38, %r148, %r13;
mov.u64 %rd384, %rd168;
mov.u32 %r256, %r138;
@%p38 bra BB92_48;

ld.global.u32 %r256, [%rd37+5120];
ld.global.u64 %rd384, [%rd38+10240];

BB92_48:
mov.u32 %r254, %r256;
mov.u64 %rd380, %rd384;
add.s32 %r150, %r264, 1536;
setp.ge.u32	%p39, %r150, %r13;
mov.u64 %rd377, %rd168;
mov.u32 %r251, %r138;
@%p39 bra BB92_51;

ld.global.u32 %r251, [%rd37+6144];
ld.global.u64 %rd377, [%rd38+12288];

BB92_51:
add.s64 %rd176, %rd148, %rd36;
shl.b64 %rd177, %rd176, 4;
add.s64 %rd66, %rd3, %rd177;
@%p32 bra BB92_66;
bra.uni BB92_52;

BB92_66:
st.global.u32 [%rd66], %r249;
st.global.u32 [%rd66+4096], %r250;
st.global.u32 [%rd66+8192], %r252;
st.global.u32 [%rd66+12288], %r253;
st.global.u32 [%rd66+16384], %r255;
st.global.u32 [%rd66+20480], %r254;
st.global.u32 [%rd66+24576], %r251;
st.global.u64 [%rd66+8], %rd378;
st.global.u64 [%rd66+4104], %rd379;
st.global.u64 [%rd66+8200], %rd381;
st.global.u64 [%rd66+12296], %rd382;
st.global.u64 [%rd66+16392], %rd383;
st.global.u64 [%rd66+20488], %rd380;
bra.uni BB92_67;

BB92_52:
setp.ge.u32	%p41, %r264, %r13;
@%p41 bra BB92_54;

st.global.u32 [%rd66], %r249;
st.global.u64 [%rd66+8], %rd378;

BB92_54:
add.s32 %r151, %r264, 256;
setp.ge.u32	%p42, %r151, %r13;
@%p42 bra BB92_56;

st.global.u32 [%rd66+4096], %r250;
st.global.u64 [%rd66+4104], %rd379;

BB92_56:
add.s32 %r152, %r264, 512;
setp.ge.u32	%p43, %r152, %r13;
@%p43 bra BB92_58;

st.global.u32 [%rd66+8192], %r252;
st.global.u64 [%rd66+8200], %rd381;

BB92_58:
add.s32 %r153, %r264, 768;
setp.ge.u32	%p44, %r153, %r13;
@%p44 bra BB92_60;

st.global.u32 [%rd66+12288], %r253;
st.global.u64 [%rd66+12296], %rd382;

BB92_60:
add.s32 %r154, %r264, 1024;
setp.ge.u32	%p45, %r154, %r13;
@%p45 bra BB92_62;

st.global.u32 [%rd66+16384], %r255;
st.global.u64 [%rd66+16392], %rd383;

BB92_62:
add.s32 %r155, %r264, 1280;
setp.ge.u32	%p46, %r155, %r13;
@%p46 bra BB92_64;

st.global.u32 [%rd66+20480], %r254;
st.global.u64 [%rd66+20488], %rd380;

BB92_64:
add.s32 %r156, %r264, 1536;
setp.ge.u32	%p47, %r156, %r13;
@%p47 bra BB92_68;

st.global.u32 [%rd66+24576], %r251;

BB92_67:
st.global.u64 [%rd66+24584], %rd377;

BB92_68:
bar.sync 0;
mul.lo.s32 %r73, %r264, 7;
add.s32 %r74, %r14, %r13;
min.u32 %r75, %r73, %r74;
setp.lt.u32	%p48, %r75, %r13;
sub.s32 %r157, %r75, %r13;
selp.b32	%r263, 0, %r157, %p48;
min.u32 %r262, %r14, %r75;
setp.ge.u32	%p49, %r263, %r262;
@%p49 bra BB92_71;

add.s32 %r78, %r75, -1;

BB92_70:
add.s32 %r158, %r262, %r263;
shr.u32 %r159, %r158, 1;
sub.s32 %r160, %r78, %r159;
cvt.u64.u32	%rd178, %r160;
add.s64 %rd179, %rd178, %rd36;
cvt.u64.u32	%rd180, %r159;
add.s64 %rd181, %rd180, %rd4;
shl.b64 %rd182, %rd179, 4;
add.s64 %rd183, %rd3, %rd182;
shl.b64 %rd184, %rd181, 4;
add.s64 %rd185, %rd3, %rd184;
ld.global.u32 %r161, [%rd185];
ld.global.u32 %r162, [%rd183];
setp.lt.s32	%p50, %r162, %r161;
add.s32 %r163, %r159, 1;
selp.b32	%r263, %r263, %r163, %p50;
selp.b32	%r262, %r159, %r262, %p50;
setp.lt.u32	%p51, %r263, %r262;
@%p51 bra BB92_70;

BB92_71:
cvt.u64.u32	%rd187, %r263;
add.s64 %rd67, %rd187, %rd4;
shl.b64 %rd188, %rd67, 4;
add.s64 %rd69, %rd3, %rd188;
mov.u64 %rd404, %rd69;
shl.b64 %rd189, %rd36, 4;
add.s64 %rd70, %rd3, %rd189;
sub.s32 %r164, %r75, %r263;
cvt.u64.u32	%rd190, %r164;
add.s64 %rd71, %rd36, %rd190;
shl.b64 %rd191, %rd71, 4;
add.s64 %rd73, %rd3, %rd191;
mov.u64 %rd392, %rd73;
cvt.u64.u32	%rd192, %r13;
add.s64 %rd193, %rd192, %rd4;
add.s64 %rd194, %rd193, %rd35;
shl.b64 %rd195, %rd194, 4;
add.s64 %rd74, %rd3, %rd195;
add.u64 %rd196, %SP, 0;
cvta.to.local.u64 %rd75, %rd196;
mov.u64 %rd390, 0;
mov.pred %p52, 0;
@%p52 bra BB92_73;

BB92_72:
add.s64 %rd197, %rd75, %rd390;
mov.u16 %rs2, 0;
st.local.u8 [%rd197], %rs2;
add.s64 %rd390, %rd390, 1;
setp.lt.u64	%p53, %rd390, 16;
@%p53 bra BB92_72;

BB92_73:
ld.global.u32 %r165, [%rd69];
ld.global.u64 %rd199, [%rd69+8];
st.local.u64 [%rd75+8], %rd199;
st.local.u32 [%rd75], %r165;
add.u64 %rd202, %SP, 16;
cvta.to.local.u64 %rd78, %rd202;
mov.u64 %rd391, 0;
@%p52 bra BB92_75;

BB92_74:
add.s64 %rd203, %rd78, %rd391;
mov.u16 %rs3, 0;
st.local.u8 [%rd203], %rs3;
add.s64 %rd391, %rd391, 1;
setp.lt.u64	%p55, %rd391, 16;
@%p55 bra BB92_74;

BB92_75:
ld.global.u32 %r166, [%rd73];
ld.global.u64 %rd204, [%rd73+8];
st.local.u64 [%rd78+8], %rd204;
st.local.u32 [%rd78], %r166;
mov.pred %p86, -1;
setp.ge.u64	%p57, %rd73, %rd74;
@%p57 bra BB92_78;

mov.pred %p86, 0;
setp.ge.u64	%p59, %rd69, %rd70;
@%p59 bra BB92_78;

ld.local.u32 %r167, [%rd75];
ld.local.u32 %r168, [%rd78];
setp.ge.s32	%p86, %r168, %r167;

BB92_78:
selp.b64	%rd215, %rd75, %rd78, %p86;
ld.local.u32 %r84, [%rd215];
ld.local.u64 %rd81, [%rd215+8];
@%p86 bra BB92_80;
bra.uni BB92_79;

BB92_80:
add.s64 %rd222, %rd188, %rd3;
add.s64 %rd404, %rd222, 16;
mov.u64 %rd85, %rd404;
ld.global.u32 %r170, [%rd69+16];
st.local.u32 [%rd75], %r170;
ld.global.u64 %rd225, [%rd69+24];
st.local.u64 [%rd75+8], %rd225;
mov.u64 %rd403, %rd73;
mov.u64 %rd415, %rd85;
bra.uni BB92_81;

BB92_79:
add.s64 %rd217, %rd191, %rd3;
add.s64 %rd392, %rd217, 16;
mov.u64 %rd83, %rd392;
ld.global.u32 %r169, [%rd73+16];
st.local.u32 [%rd78], %r169;
ld.global.u64 %rd220, [%rd73+24];
st.local.u64 [%rd78+8], %rd220;
mov.u64 %rd403, %rd83;
mov.u64 %rd415, %rd69;

BB92_81:
mov.u64 %rd89, %rd415;
mov.u64 %rd87, %rd403;
mov.pred %p87, -1;
setp.ge.u64	%p61, %rd392, %rd74;
@%p61 bra BB92_84;

mov.pred %p87, 0;
setp.ge.u64	%p63, %rd404, %rd70;
@%p63 bra BB92_84;

ld.local.u32 %r171, [%rd75];
ld.local.u32 %r172, [%rd78];
setp.ge.s32	%p87, %r172, %r171;

BB92_84:
selp.b64	%rd234, %rd75, %rd78, %p87;
ld.local.u32 %r85, [%rd234];
ld.local.u64 %rd90, [%rd234+8];
@%p87 bra BB92_86;
bra.uni BB92_85;

BB92_86:
add.s64 %rd404, %rd404, 16;
add.s64 %rd94, %rd89, 16;
ld.global.u32 %r174, [%rd89+16];
st.local.u32 [%rd75], %r174;
ld.global.u64 %rd240, [%rd89+24];
st.local.u64 [%rd75+8], %rd240;
mov.u64 %rd402, %rd87;
mov.u64 %rd414, %rd94;
bra.uni BB92_87;

BB92_85:
add.s64 %rd392, %rd392, 16;
add.s64 %rd92, %rd87, 16;
ld.global.u32 %r173, [%rd87+16];
st.local.u32 [%rd78], %r173;
ld.global.u64 %rd237, [%rd87+24];
st.local.u64 [%rd78+8], %rd237;
mov.u64 %rd402, %rd92;
mov.u64 %rd414, %rd89;

BB92_87:
mov.u64 %rd98, %rd414;
mov.u64 %rd96, %rd402;
mov.pred %p88, -1;
setp.ge.u64	%p65, %rd392, %rd74;
@%p65 bra BB92_90;

mov.pred %p88, 0;
setp.ge.u64	%p67, %rd404, %rd70;
@%p67 bra BB92_90;

ld.local.u32 %r175, [%rd75];
ld.local.u32 %r176, [%rd78];
setp.ge.s32	%p88, %r176, %r175;

BB92_90:
selp.b64	%rd249, %rd75, %rd78, %p88;
ld.local.u32 %r86, [%rd249];
ld.local.u64 %rd99, [%rd249+8];
@%p88 bra BB92_92;
bra.uni BB92_91;

BB92_92:
add.s64 %rd404, %rd404, 16;
add.s64 %rd103, %rd98, 16;
ld.global.u32 %r178, [%rd98+16];
st.local.u32 [%rd75], %r178;
ld.global.u64 %rd255, [%rd98+24];
st.local.u64 [%rd75+8], %rd255;
mov.u64 %rd401, %rd96;
mov.u64 %rd413, %rd103;
bra.uni BB92_93;

BB92_91:
add.s64 %rd392, %rd392, 16;
add.s64 %rd101, %rd96, 16;
ld.global.u32 %r177, [%rd96+16];
st.local.u32 [%rd78], %r177;
ld.global.u64 %rd252, [%rd96+24];
st.local.u64 [%rd78+8], %rd252;
mov.u64 %rd401, %rd101;
mov.u64 %rd413, %rd98;

BB92_93:
mov.u64 %rd107, %rd413;
mov.u64 %rd105, %rd401;
mov.pred %p89, -1;
setp.ge.u64	%p69, %rd392, %rd74;
@%p69 bra BB92_96;

mov.pred %p89, 0;
setp.ge.u64	%p71, %rd404, %rd70;
@%p71 bra BB92_96;

ld.local.u32 %r179, [%rd75];
ld.local.u32 %r180, [%rd78];
setp.ge.s32	%p89, %r180, %r179;

BB92_96:
selp.b64	%rd264, %rd75, %rd78, %p89;
ld.local.u32 %r87, [%rd264];
ld.local.u64 %rd108, [%rd264+8];
@%p89 bra BB92_98;
bra.uni BB92_97;

BB92_98:
add.s64 %rd404, %rd404, 16;
add.s64 %rd112, %rd107, 16;
ld.global.u32 %r182, [%rd107+16];
st.local.u32 [%rd75], %r182;
ld.global.u64 %rd270, [%rd107+24];
st.local.u64 [%rd75+8], %rd270;
mov.u64 %rd400, %rd105;
mov.u64 %rd412, %rd112;
bra.uni BB92_99;

BB92_97:
add.s64 %rd392, %rd392, 16;
add.s64 %rd110, %rd105, 16;
ld.global.u32 %r181, [%rd105+16];
st.local.u32 [%rd78], %r181;
ld.global.u64 %rd267, [%rd105+24];
st.local.u64 [%rd78+8], %rd267;
mov.u64 %rd400, %rd110;
mov.u64 %rd412, %rd107;

BB92_99:
mov.u64 %rd116, %rd412;
mov.u64 %rd114, %rd400;
mov.pred %p90, -1;
setp.ge.u64	%p73, %rd392, %rd74;
@%p73 bra BB92_102;

mov.pred %p90, 0;
setp.ge.u64	%p75, %rd404, %rd70;
@%p75 bra BB92_102;

ld.local.u32 %r183, [%rd75];
ld.local.u32 %r184, [%rd78];
setp.ge.s32	%p90, %r184, %r183;

BB92_102:
selp.b64	%rd279, %rd75, %rd78, %p90;
ld.local.u32 %r88, [%rd279];
ld.local.u64 %rd117, [%rd279+8];
@%p90 bra BB92_104;
bra.uni BB92_103;

BB92_104:
add.s64 %rd404, %rd404, 16;
add.s64 %rd121, %rd116, 16;
ld.global.u32 %r186, [%rd116+16];
st.local.u32 [%rd75], %r186;
ld.global.u64 %rd285, [%rd116+24];
st.local.u64 [%rd75+8], %rd285;
mov.u64 %rd399, %rd114;
mov.u64 %rd411, %rd121;
bra.uni BB92_105;

BB92_103:
add.s64 %rd392, %rd392, 16;
add.s64 %rd119, %rd114, 16;
ld.global.u32 %r185, [%rd114+16];
st.local.u32 [%rd78], %r185;
ld.global.u64 %rd282, [%rd114+24];
st.local.u64 [%rd78+8], %rd282;
mov.u64 %rd399, %rd119;
mov.u64 %rd411, %rd116;

BB92_105:
mov.u64 %rd125, %rd411;
mov.u64 %rd123, %rd399;
mov.pred %p91, -1;
setp.ge.u64	%p77, %rd392, %rd74;
@%p77 bra BB92_108;

mov.pred %p91, 0;
setp.ge.u64	%p79, %rd404, %rd70;
@%p79 bra BB92_108;

ld.local.u32 %r187, [%rd75];
ld.local.u32 %r188, [%rd78];
setp.ge.s32	%p91, %r188, %r187;

BB92_108:
selp.b64	%rd294, %rd75, %rd78, %p91;
ld.local.u32 %r89, [%rd294];
ld.local.u64 %rd126, [%rd294+8];
@%p91 bra BB92_110;
bra.uni BB92_109;

BB92_110:
add.s64 %rd404, %rd404, 16;
add.s64 %rd130, %rd125, 16;
ld.global.u32 %r190, [%rd125+16];
st.local.u32 [%rd75], %r190;
ld.global.u64 %rd300, [%rd125+24];
st.local.u64 [%rd75+8], %rd300;
mov.u64 %rd398, %rd123;
mov.u64 %rd410, %rd130;
bra.uni BB92_111;

BB92_109:
add.s64 %rd392, %rd392, 16;
add.s64 %rd128, %rd123, 16;
ld.global.u32 %r189, [%rd123+16];
st.local.u32 [%rd78], %r189;
ld.global.u64 %rd297, [%rd123+24];
st.local.u64 [%rd78+8], %rd297;
mov.u64 %rd398, %rd128;
mov.u64 %rd410, %rd125;

BB92_111:
mov.pred %p80, -1;
setp.ge.u64	%p81, %rd392, %rd74;
mov.pred %p92, %p80;
@%p81 bra BB92_114;

setp.ge.u64	%p83, %rd404, %rd70;
mov.pred %p92, %p52;
@%p83 bra BB92_114;

ld.local.u32 %r191, [%rd75];
ld.local.u32 %r192, [%rd78];
setp.ge.s32	%p92, %r192, %r191;

BB92_114:
selp.b64	%rd309, %rd75, %rd78, %p92;
ld.local.u32 %r90, [%rd309];
ld.local.u64 %rd135, [%rd309+8];
@%p92 bra BB92_116;
bra.uni BB92_115;

BB92_116:
ld.global.u32 %r194, [%rd410+16];
st.local.u32 [%rd75], %r194;
ld.global.u64 %rd315, [%rd410+24];
st.local.u64 [%rd75+8], %rd315;
bra.uni BB92_117;

BB92_115:
ld.global.u32 %r193, [%rd398+16];
st.local.u32 [%rd78], %r193;
ld.global.u64 %rd312, [%rd398+24];
st.local.u64 [%rd78+8], %rd312;

BB92_117:
cvta.to.global.u64 %rd136, %rd141;
bar.sync 0;
cvt.u64.u32	%rd316, %r73;
add.s64 %rd317, %rd316, %rd4;
shl.b64 %rd318, %rd317, 4;
add.s64 %rd319, %rd3, %rd318;
st.global.u32 [%rd319], %r84;
st.global.u32 [%rd319+16], %r85;
st.global.u32 [%rd319+32], %r86;
st.global.u32 [%rd319+48], %r87;
st.global.u32 [%rd319+64], %r88;
st.global.u32 [%rd319+80], %r89;
st.global.u32 [%rd319+96], %r90;
st.global.u64 [%rd319+8], %rd81;
st.global.u64 [%rd319+24], %rd90;
st.global.u64 [%rd319+40], %rd99;
st.global.u64 [%rd319+56], %rd108;
st.global.u64 [%rd319+72], %rd117;
st.global.u64 [%rd319+88], %rd126;
st.global.u64 [%rd319+104], %rd135;
bar.sync 0;
mul.lo.s32 %r196, %r95, 1792;
cvt.u64.u32	%rd137, %r196;
setp.ge.u32	%p84, %r264, %r74;
@%p84 bra BB92_119;

BB92_118:
cvt.u64.u32	%rd320, %r264;
add.s64 %rd321, %rd320, %rd137;
add.s64 %rd322, %rd320, %rd4;
shl.b64 %rd323, %rd322, 4;
add.s64 %rd324, %rd3, %rd323;
ld.global.u32 %r197, [%rd324];
shl.b64 %rd325, %rd321, 4;
add.s64 %rd326, %rd136, %rd325;
st.global.u32 [%rd326], %r197;
ld.global.u64 %rd327, [%rd324+8];
st.global.u64 [%rd326+8], %rd327;
add.s32 %r264, %r264, 256;
setp.lt.u32	%p85, %r264, %r74;
@%p85 bra BB92_118;

BB92_119:
bar.sync 0;
ret;
}


.visible .entry _ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEEjNS_12zip_iteratorINS_5tupleINS_10device_ptrIiEENSB_IlEENS_9null_typeESE_SE_SE_SE_SE_SE_SE_EEEENS_6detail15normal_iteratorINS_7pointerIjNSH_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESO_EEEENSI_INSJ_INSA_IilSE_SE_SE_SE_SE_SE_SE_SE_EESN_SO_SO_EEEENSH_13compare_firstI10ThrustLTOpIiEEEEEEEvT_(
.param .align 8 .b8 _ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEEjNS_12zip_iteratorINS_5tupleINS_10device_ptrIiEENSB_IlEENS_9null_typeESE_SE_SE_SE_SE_SE_SE_EEEENS_6detail15normal_iteratorINS_7pointerIjNSH_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESO_EEEENSI_INSJ_INSA_IilSE_SE_SE_SE_SE_SE_SE_SE_EESN_SO_SO_EEEENSH_13compare_firstI10ThrustLTOpIiEEEEEEEvT__param_0[56]
)
.maxntid 256, 1, 1
.minnctapersm 1
{
.local .align 8 .b8 __local_depot93[32];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<89>;
.reg .b16 %rs<17>;
.reg .b32 %r<272>;
.reg .b64 %rd<421>;


mov.u64 %rd420, __local_depot93;
cvta.local.u64 %SP, %rd420;
ld.param.u64 %rd135, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEEjNS_12zip_iteratorINS_5tupleINS_10device_ptrIiEENSB_IlEENS_9null_typeESE_SE_SE_SE_SE_SE_SE_EEEENS_6detail15normal_iteratorINS_7pointerIjNSH_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESO_EEEENSI_INSJ_INSA_IilSE_SE_SE_SE_SE_SE_SE_SE_EESN_SO_SO_EEEENSH_13compare_firstI10ThrustLTOpIiEEEEEEEvT__param_0+40];
ld.param.u32 %r5, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEEjNS_12zip_iteratorINS_5tupleINS_10device_ptrIiEENSB_IlEENS_9null_typeESE_SE_SE_SE_SE_SE_SE_EEEENS_6detail15normal_iteratorINS_7pointerIjNSH_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESO_EEEENSI_INSJ_INSA_IilSE_SE_SE_SE_SE_SE_SE_SE_EESN_SO_SO_EEEENSH_13compare_firstI10ThrustLTOpIiEEEEEEEvT__param_0+24];
ld.param.u32 %r93, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEEjNS_12zip_iteratorINS_5tupleINS_10device_ptrIiEENSB_IlEENS_9null_typeESE_SE_SE_SE_SE_SE_SE_EEEENS_6detail15normal_iteratorINS_7pointerIjNSH_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESO_EEEENSI_INSJ_INSA_IilSE_SE_SE_SE_SE_SE_SE_SE_EESN_SO_SO_EEEENSH_13compare_firstI10ThrustLTOpIiEEEEEEEvT__param_0];
ld.param.u64 %rd134, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEEjNS_12zip_iteratorINS_5tupleINS_10device_ptrIiEENSB_IlEENS_9null_typeESE_SE_SE_SE_SE_SE_SE_EEEENS_6detail15normal_iteratorINS_7pointerIjNSH_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESO_EEEENSI_INSJ_INSA_IilSE_SE_SE_SE_SE_SE_SE_SE_EESN_SO_SO_EEEENSH_13compare_firstI10ThrustLTOpIiEEEEEEEvT__param_0+32];
ld.param.u64 %rd133, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEEjNS_12zip_iteratorINS_5tupleINS_10device_ptrIiEENSB_IlEENS_9null_typeESE_SE_SE_SE_SE_SE_SE_EEEENS_6detail15normal_iteratorINS_7pointerIjNSH_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESO_EEEENSI_INSJ_INSA_IilSE_SE_SE_SE_SE_SE_SE_SE_EESN_SO_SO_EEEENSH_13compare_firstI10ThrustLTOpIiEEEEEEEvT__param_0+16];
ld.param.u64 %rd132, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEEjNS_12zip_iteratorINS_5tupleINS_10device_ptrIiEENSB_IlEENS_9null_typeESE_SE_SE_SE_SE_SE_SE_EEEENS_6detail15normal_iteratorINS_7pointerIjNSH_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESO_EEEENSI_INSJ_INSA_IilSE_SE_SE_SE_SE_SE_SE_SE_EESN_SO_SO_EEEENSH_13compare_firstI10ThrustLTOpIiEEEEEEEvT__param_0+8];
cvta.to.global.u64 %rd1, %rd132;
cvta.to.global.u64 %rd2, %rd133;
cvta.to.global.u64 %rd136, %rd134;
mov.u32 %r95, %ctaid.x;
mul.wide.u32 %rd137, %r95, 4;
add.s64 %rd138, %rd136, %rd137;
neg.s32 %r96, %r93;
and.b32 %r1, %r95, %r96;
shr.s32 %r2, %r93, 1;
mul.lo.s32 %r3, %r1, 1792;
ld.global.u32 %r4, [%rd138];
ld.global.u32 %r97, [%rd138+4];
add.s32 %r98, %r3, %r97;
min.s32 %r206, %r98, %r5;
add.s32 %r99, %r95, %r2;
mul.lo.s32 %r100, %r99, 1792;
sub.s32 %r101, %r100, %r4;
min.s32 %r7, %r101, %r5;
add.s32 %r102, %r100, 1792;
sub.s32 %r103, %r102, %r97;
min.s32 %r205, %r103, %r5;
add.s32 %r104, %r93, -1;
and.b32 %r105, %r95, %r104;
setp.ne.s32	%p15, %r104, %r105;
@%p15 bra BB93_2;

add.s32 %r106, %r1, %r2;
mul.lo.s32 %r107, %r106, 1792;
min.s32 %r206, %r107, %r5;
mad.lo.s32 %r108, %r2, 2, %r1;
mul.lo.s32 %r109, %r108, 1792;
min.s32 %r205, %r109, %r5;

BB93_2:
add.s32 %r110, %r3, %r4;
sub.s32 %r13, %r205, %r7;
sub.s32 %r14, %r206, %r110;
setp.gt.u32	%p16, %r14, 1791;
mov.u32 %r271, %tid.x;
cvt.u64.u32	%rd139, %r271;
cvt.u64.u32	%rd140, %r110;
add.s64 %rd141, %rd139, %rd140;
shl.b64 %rd142, %rd141, 2;
add.s64 %rd3, %rd1, %rd142;
shl.b64 %rd143, %rd141, 3;
add.s64 %rd4, %rd2, %rd143;
@%p16 bra BB93_17;
bra.uni BB93_3;

BB93_17:
ld.global.u32 %r225, [%rd3];
ld.global.u64 %rd353, [%rd4];
ld.global.u32 %r226, [%rd3+1024];
ld.global.u64 %rd354, [%rd4+2048];
ld.global.u32 %r228, [%rd3+2048];
ld.global.u64 %rd356, [%rd4+4096];
ld.global.u32 %r229, [%rd3+3072];
ld.global.u64 %rd357, [%rd4+6144];
ld.global.u32 %r231, [%rd3+4096];
ld.global.u64 %rd358, [%rd4+8192];
ld.global.u32 %r230, [%rd3+5120];
ld.global.u64 %rd355, [%rd4+10240];
ld.global.u32 %r227, [%rd3+6144];
ld.global.u64 %rd352, [%rd4+12288];
bra.uni BB93_18;

BB93_3:
mov.u32 %r111, 0;
mov.u64 %rd144, 0;
setp.ge.u32	%p17, %r271, %r14;
mov.u64 %rd364, %rd144;
mov.u32 %r237, %r111;
@%p17 bra BB93_5;

ld.global.u32 %r16, [%rd3];
ld.global.u64 %rd5, [%rd4];
mov.u64 %rd364, %rd5;
mov.u32 %r237, %r16;

BB93_5:
mov.u32 %r213, %r237;
mov.u32 %r225, %r213;
mov.u64 %rd340, %rd364;
mov.u64 %rd353, %rd340;
add.s32 %r113, %r271, 256;
setp.ge.u32	%p18, %r113, %r14;
mov.u64 %rd363, %rd144;
mov.u32 %r236, %r111;
@%p18 bra BB93_7;

ld.global.u32 %r236, [%rd3+1024];
ld.global.u64 %rd363, [%rd4+2048];

BB93_7:
mov.u32 %r226, %r236;
mov.u64 %rd354, %rd363;
add.s32 %r115, %r271, 512;
setp.ge.u32	%p19, %r115, %r14;
mov.u64 %rd362, %rd144;
mov.u32 %r235, %r111;
@%p19 bra BB93_9;

ld.global.u32 %r235, [%rd3+2048];
ld.global.u64 %rd362, [%rd4+4096];

BB93_9:
mov.u32 %r228, %r235;
mov.u64 %rd356, %rd362;
add.s32 %r117, %r271, 768;
setp.ge.u32	%p20, %r117, %r14;
mov.u64 %rd361, %rd144;
mov.u32 %r234, %r111;
@%p20 bra BB93_11;

ld.global.u32 %r234, [%rd3+3072];
ld.global.u64 %rd361, [%rd4+6144];

BB93_11:
mov.u32 %r229, %r234;
mov.u64 %rd357, %rd361;
add.s32 %r119, %r271, 1024;
setp.ge.u32	%p21, %r119, %r14;
mov.u64 %rd360, %rd144;
mov.u32 %r233, %r111;
@%p21 bra BB93_13;

ld.global.u32 %r233, [%rd3+4096];
ld.global.u64 %rd360, [%rd4+8192];

BB93_13:
mov.u32 %r231, %r233;
mov.u64 %rd358, %rd360;
add.s32 %r121, %r271, 1280;
setp.ge.u32	%p22, %r121, %r14;
mov.u64 %rd359, %rd144;
mov.u32 %r232, %r111;
@%p22 bra BB93_15;

ld.global.u32 %r232, [%rd3+5120];
ld.global.u64 %rd359, [%rd4+10240];

BB93_15:
mov.u32 %r230, %r232;
mov.u64 %rd355, %rd359;
add.s32 %r123, %r271, 1536;
setp.ge.u32	%p23, %r123, %r14;
mov.u64 %rd352, %rd144;
mov.u32 %r227, %r111;
@%p23 bra BB93_18;

ld.global.u32 %r227, [%rd3+6144];
ld.global.u64 %rd352, [%rd4+12288];

BB93_18:
@%p16 bra BB93_33;
bra.uni BB93_19;

BB93_33:
mov.u32 %r144, %tid.x;
mul.wide.u32 %rd172, %r144, 16;
mov.u64 %rd173, _ZN6thrust6system4cuda6detail4smemE;
add.s64 %rd174, %rd173, %rd172;
st.shared.u32 [%rd174], %r225;
st.shared.u32 [%rd174+4096], %r226;
st.shared.u32 [%rd174+8192], %r228;
st.shared.u32 [%rd174+12288], %r229;
st.shared.u32 [%rd174+16384], %r231;
st.shared.u32 [%rd174+20480], %r230;
st.shared.u32 [%rd174+24576], %r227;
st.shared.u64 [%rd174+8], %rd353;
st.shared.u64 [%rd174+4104], %rd354;
st.shared.u64 [%rd174+8200], %rd356;
st.shared.u64 [%rd174+12296], %rd357;
st.shared.u64 [%rd174+16392], %rd358;
st.shared.u64 [%rd174+20488], %rd355;
st.shared.u64 [%rd174+24584], %rd352;
bra.uni BB93_34;

BB93_19:
setp.ge.u32	%p25, %r271, %r14;
@%p25 bra BB93_21;

mul.wide.u32 %rd151, %r271, 16;
mov.u64 %rd152, _ZN6thrust6system4cuda6detail4smemE;
add.s64 %rd153, %rd152, %rd151;
st.shared.u32 [%rd153], %r225;
st.shared.u64 [%rd153+8], %rd353;

BB93_21:
add.s32 %r127, %r271, 256;
setp.ge.u32	%p26, %r127, %r14;
@%p26 bra BB93_23;

mul.wide.u32 %rd154, %r271, 16;
mov.u64 %rd155, _ZN6thrust6system4cuda6detail4smemE;
add.s64 %rd156, %rd155, %rd154;
st.shared.u32 [%rd156+4096], %r226;
st.shared.u64 [%rd156+4104], %rd354;

BB93_23:
add.s32 %r130, %r271, 512;
setp.ge.u32	%p27, %r130, %r14;
@%p27 bra BB93_25;

mul.wide.u32 %rd157, %r271, 16;
mov.u64 %rd158, _ZN6thrust6system4cuda6detail4smemE;
add.s64 %rd159, %rd158, %rd157;
st.shared.u32 [%rd159+8192], %r228;
st.shared.u64 [%rd159+8200], %rd356;

BB93_25:
add.s32 %r133, %r271, 768;
setp.ge.u32	%p28, %r133, %r14;
@%p28 bra BB93_27;

mul.wide.u32 %rd160, %r271, 16;
mov.u64 %rd161, _ZN6thrust6system4cuda6detail4smemE;
add.s64 %rd162, %rd161, %rd160;
st.shared.u32 [%rd162+12288], %r229;
st.shared.u64 [%rd162+12296], %rd357;

BB93_27:
add.s32 %r136, %r271, 1024;
setp.ge.u32	%p29, %r136, %r14;
@%p29 bra BB93_29;

mul.wide.u32 %rd163, %r271, 16;
mov.u64 %rd164, _ZN6thrust6system4cuda6detail4smemE;
add.s64 %rd165, %rd164, %rd163;
st.shared.u32 [%rd165+16384], %r231;
st.shared.u64 [%rd165+16392], %rd358;

BB93_29:
add.s32 %r139, %r271, 1280;
setp.ge.u32	%p30, %r139, %r14;
@%p30 bra BB93_31;

mul.wide.u32 %rd166, %r271, 16;
mov.u64 %rd167, _ZN6thrust6system4cuda6detail4smemE;
add.s64 %rd168, %rd167, %rd166;
st.shared.u32 [%rd168+20480], %r230;
st.shared.u64 [%rd168+20488], %rd355;

BB93_31:
add.s32 %r142, %r271, 1536;
setp.ge.u32	%p31, %r142, %r14;
@%p31 bra BB93_34;

mul.wide.u32 %rd169, %r271, 16;
mov.u64 %rd170, _ZN6thrust6system4cuda6detail4smemE;
add.s64 %rd171, %rd170, %rd169;
st.shared.u32 [%rd171+24576], %r227;
st.shared.u64 [%rd171+24584], %rd352;

BB93_34:
cvt.u64.u32	%rd175, %r7;
cvt.u64.u32	%rd32, %r14;
add.s64 %rd177, %rd139, %rd175;
shl.b64 %rd178, %rd177, 2;
add.s64 %rd33, %rd1, %rd178;
shl.b64 %rd179, %rd177, 3;
add.s64 %rd34, %rd2, %rd179;
setp.gt.u32	%p32, %r13, 1791;
@%p32 bra BB93_49;
bra.uni BB93_35;

BB93_49:
ld.global.u32 %r256, [%rd33];
ld.global.u64 %rd384, [%rd34];
ld.global.u32 %r257, [%rd33+1024];
ld.global.u64 %rd385, [%rd34+2048];
ld.global.u32 %r259, [%rd33+2048];
ld.global.u64 %rd387, [%rd34+4096];
ld.global.u32 %r260, [%rd33+3072];
ld.global.u64 %rd388, [%rd34+6144];
ld.global.u32 %r262, [%rd33+4096];
ld.global.u64 %rd389, [%rd34+8192];
ld.global.u32 %r261, [%rd33+5120];
ld.global.u64 %rd386, [%rd34+10240];
ld.global.u32 %r258, [%rd33+6144];
ld.global.u64 %rd383, [%rd34+12288];
bra.uni BB93_50;

BB93_35:
mov.u32 %r145, 0;
mov.u64 %rd180, 0;
setp.ge.u32	%p33, %r271, %r13;
mov.u64 %rd395, %rd180;
mov.u32 %r268, %r145;
@%p33 bra BB93_37;

ld.global.u32 %r44, [%rd33];
ld.global.u64 %rd35, [%rd34];
mov.u64 %rd395, %rd35;
mov.u32 %r268, %r44;

BB93_37:
mov.u32 %r244, %r268;
mov.u32 %r256, %r244;
mov.u64 %rd371, %rd395;
mov.u64 %rd384, %rd371;
add.s32 %r147, %r271, 256;
setp.ge.u32	%p34, %r147, %r13;
mov.u64 %rd394, %rd180;
mov.u32 %r267, %r145;
@%p34 bra BB93_39;

ld.global.u32 %r267, [%rd33+1024];
ld.global.u64 %rd394, [%rd34+2048];

BB93_39:
mov.u32 %r257, %r267;
mov.u64 %rd385, %rd394;
add.s32 %r149, %r271, 512;
setp.ge.u32	%p35, %r149, %r13;
mov.u64 %rd393, %rd180;
mov.u32 %r266, %r145;
@%p35 bra BB93_41;

ld.global.u32 %r266, [%rd33+2048];
ld.global.u64 %rd393, [%rd34+4096];

BB93_41:
mov.u32 %r259, %r266;
mov.u64 %rd387, %rd393;
add.s32 %r151, %r271, 768;
setp.ge.u32	%p36, %r151, %r13;
mov.u64 %rd392, %rd180;
mov.u32 %r265, %r145;
@%p36 bra BB93_43;

ld.global.u32 %r265, [%rd33+3072];
ld.global.u64 %rd392, [%rd34+6144];

BB93_43:
mov.u32 %r260, %r265;
mov.u64 %rd388, %rd392;
add.s32 %r153, %r271, 1024;
setp.ge.u32	%p37, %r153, %r13;
mov.u64 %rd391, %rd180;
mov.u32 %r264, %r145;
@%p37 bra BB93_45;

ld.global.u32 %r264, [%rd33+4096];
ld.global.u64 %rd391, [%rd34+8192];

BB93_45:
mov.u32 %r262, %r264;
mov.u64 %rd389, %rd391;
add.s32 %r155, %r271, 1280;
setp.ge.u32	%p38, %r155, %r13;
mov.u64 %rd390, %rd180;
mov.u32 %r263, %r145;
@%p38 bra BB93_47;

ld.global.u32 %r263, [%rd33+5120];
ld.global.u64 %rd390, [%rd34+10240];

BB93_47:
mov.u32 %r261, %r263;
mov.u64 %rd386, %rd390;
add.s32 %r157, %r271, 1536;
setp.ge.u32	%p39, %r157, %r13;
mov.u64 %rd383, %rd180;
mov.u32 %r258, %r145;
@%p39 bra BB93_50;

ld.global.u32 %r258, [%rd33+6144];
ld.global.u64 %rd383, [%rd34+12288];

BB93_50:
add.s64 %rd188, %rd139, %rd32;
shl.b64 %rd189, %rd188, 4;
mov.u64 %rd190, _ZN6thrust6system4cuda6detail4smemE;
add.s64 %rd62, %rd190, %rd189;
@%p32 bra BB93_65;
bra.uni BB93_51;

BB93_65:
st.shared.u32 [%rd62], %r256;
st.shared.u32 [%rd62+4096], %r257;
st.shared.u32 [%rd62+8192], %r259;
st.shared.u32 [%rd62+12288], %r260;
st.shared.u32 [%rd62+16384], %r262;
st.shared.u32 [%rd62+20480], %r261;
st.shared.u32 [%rd62+24576], %r258;
st.shared.u64 [%rd62+8], %rd384;
st.shared.u64 [%rd62+4104], %rd385;
st.shared.u64 [%rd62+8200], %rd387;
st.shared.u64 [%rd62+12296], %rd388;
st.shared.u64 [%rd62+16392], %rd389;
st.shared.u64 [%rd62+20488], %rd386;
bra.uni BB93_66;

BB93_51:
setp.ge.u32	%p41, %r271, %r13;
@%p41 bra BB93_53;

st.shared.u32 [%rd62], %r256;
st.shared.u64 [%rd62+8], %rd384;

BB93_53:
add.s32 %r158, %r271, 256;
setp.ge.u32	%p42, %r158, %r13;
@%p42 bra BB93_55;

st.shared.u32 [%rd62+4096], %r257;
st.shared.u64 [%rd62+4104], %rd385;

BB93_55:
add.s32 %r159, %r271, 512;
setp.ge.u32	%p43, %r159, %r13;
@%p43 bra BB93_57;

st.shared.u32 [%rd62+8192], %r259;
st.shared.u64 [%rd62+8200], %rd387;

BB93_57:
add.s32 %r160, %r271, 768;
setp.ge.u32	%p44, %r160, %r13;
@%p44 bra BB93_59;

st.shared.u32 [%rd62+12288], %r260;
st.shared.u64 [%rd62+12296], %rd388;

BB93_59:
add.s32 %r161, %r271, 1024;
setp.ge.u32	%p45, %r161, %r13;
@%p45 bra BB93_61;

st.shared.u32 [%rd62+16384], %r262;
st.shared.u64 [%rd62+16392], %rd389;

BB93_61:
add.s32 %r162, %r271, 1280;
setp.ge.u32	%p46, %r162, %r13;
@%p46 bra BB93_63;

st.shared.u32 [%rd62+20480], %r261;
st.shared.u64 [%rd62+20488], %rd386;

BB93_63:
add.s32 %r163, %r271, 1536;
setp.ge.u32	%p47, %r163, %r13;
@%p47 bra BB93_67;

st.shared.u32 [%rd62+24576], %r258;

BB93_66:
st.shared.u64 [%rd62+24584], %rd383;

BB93_67:
bar.sync 0;
mul.lo.s32 %r73, %r271, 7;
add.s32 %r74, %r14, %r13;
min.u32 %r75, %r73, %r74;
setp.lt.u32	%p48, %r75, %r13;
sub.s32 %r164, %r75, %r13;
selp.b32	%r270, 0, %r164, %p48;
min.u32 %r269, %r14, %r75;
setp.ge.u32	%p49, %r270, %r269;
@%p49 bra BB93_70;

add.s32 %r78, %r75, -1;

BB93_69:
add.s32 %r165, %r269, %r270;
shr.u32 %r166, %r165, 1;
sub.s32 %r167, %r78, %r166;
cvt.u64.u32	%rd191, %r167;
add.s64 %rd192, %rd191, %rd32;
shl.b64 %rd193, %rd192, 4;
add.s64 %rd195, %rd190, %rd193;
mul.wide.u32 %rd196, %r166, 16;
add.s64 %rd197, %rd190, %rd196;
ld.shared.u32 %r168, [%rd197];
ld.shared.u32 %r169, [%rd195];
setp.lt.s32	%p50, %r169, %r168;
add.s32 %r170, %r166, 1;
selp.b32	%r270, %r270, %r170, %p50;
selp.b32	%r269, %r166, %r269, %p50;
setp.lt.u32	%p51, %r270, %r269;
@%p51 bra BB93_69;

BB93_70:
cvt.u64.u32	%rd63, %r270;
mul.wide.u32 %rd198, %r270, 16;
add.s64 %rd66, %rd190, %rd198;
mov.u64 %rd408, %rd66;
shl.b64 %rd200, %rd32, 4;
add.s64 %rd67, %rd190, %rd200;
sub.s32 %r171, %r75, %r270;
cvt.u64.u32	%rd201, %r171;
add.s64 %rd68, %rd201, %rd32;
shl.b64 %rd202, %rd68, 4;
add.s64 %rd71, %rd190, %rd202;
mov.u64 %rd396, %rd71;
cvt.u64.u32	%rd203, %r13;
add.s64 %rd204, %rd32, %rd203;
shl.b64 %rd205, %rd204, 4;
add.s64 %rd72, %rd190, %rd205;
ld.shared.u32 %r172, [%rd66];
ld.shared.u64 %rd206, [%rd66+8];
add.u64 %rd207, %SP, 0;
cvta.to.local.u64 %rd208, %rd207;
st.local.u64 [%rd208+8], %rd206;
st.local.u32 [%rd208], %r172;
ld.shared.u32 %r173, [%rd71];
ld.shared.u64 %rd209, [%rd71+8];
add.u64 %rd210, %SP, 16;
cvta.to.local.u64 %rd211, %rd210;
st.local.u64 [%rd211+8], %rd209;
st.local.u32 [%rd211], %r173;
mov.pred %p82, -1;
setp.ge.u64	%p53, %rd71, %rd72;
@%p53 bra BB93_73;

mov.pred %p82, 0;
setp.ge.u64	%p55, %rd66, %rd67;
@%p55 bra BB93_73;

ld.local.u32 %r174, [%rd208];
ld.local.u32 %r175, [%rd211];
setp.ge.s32	%p82, %r175, %r174;

BB93_73:
selp.b64	%rd220, %rd208, %rd211, %p82;
ld.local.u32 %r84, [%rd220];
ld.local.u64 %rd73, [%rd220+8];
@%p82 bra BB93_75;
bra.uni BB93_74;

BB93_75:
mov.u64 %rd407, %rd71;
shl.b64 %rd227, %rd63, 4;
add.s64 %rd229, %rd227, %rd190;
add.s64 %rd408, %rd229, 16;
mov.u64 %rd419, %rd408;
ld.shared.u32 %r177, [%rd66+16];
st.local.u32 [%rd208], %r177;
ld.shared.u64 %rd232, [%rd66+24];
st.local.u64 [%rd208+8], %rd232;
bra.uni BB93_76;

BB93_74:
mov.u64 %rd419, %rd66;
add.s64 %rd223, %rd202, %rd190;
add.s64 %rd396, %rd223, 16;
mov.u64 %rd407, %rd396;
ld.shared.u32 %r176, [%rd71+16];
st.local.u32 [%rd211], %r176;
ld.shared.u64 %rd226, [%rd71+24];
st.local.u64 [%rd211+8], %rd226;

BB93_76:
mov.u64 %rd83, %rd419;
mov.u64 %rd81, %rd407;
mov.pred %p83, -1;
setp.ge.u64	%p57, %rd396, %rd72;
@%p57 bra BB93_79;

mov.pred %p83, 0;
setp.ge.u64	%p59, %rd408, %rd67;
@%p59 bra BB93_79;

ld.local.u32 %r178, [%rd208];
ld.local.u32 %r179, [%rd211];
setp.ge.s32	%p83, %r179, %r178;

BB93_79:
selp.b64	%rd241, %rd208, %rd211, %p83;
ld.local.u32 %r85, [%rd241];
ld.local.u64 %rd84, [%rd241+8];
@%p83 bra BB93_81;
bra.uni BB93_80;

BB93_81:
add.s64 %rd408, %rd408, 16;
add.s64 %rd88, %rd83, 16;
ld.shared.u32 %r181, [%rd83+16];
st.local.u32 [%rd208], %r181;
ld.shared.u64 %rd247, [%rd83+24];
st.local.u64 [%rd208+8], %rd247;
mov.u64 %rd406, %rd81;
mov.u64 %rd418, %rd88;
bra.uni BB93_82;

BB93_80:
add.s64 %rd396, %rd396, 16;
add.s64 %rd86, %rd81, 16;
ld.shared.u32 %r180, [%rd81+16];
st.local.u32 [%rd211], %r180;
ld.shared.u64 %rd244, [%rd81+24];
st.local.u64 [%rd211+8], %rd244;
mov.u64 %rd406, %rd86;
mov.u64 %rd418, %rd83;

BB93_82:
mov.u64 %rd92, %rd418;
mov.u64 %rd90, %rd406;
mov.pred %p84, -1;
setp.ge.u64	%p61, %rd396, %rd72;
@%p61 bra BB93_85;

mov.pred %p84, 0;
setp.ge.u64	%p63, %rd408, %rd67;
@%p63 bra BB93_85;

ld.local.u32 %r182, [%rd208];
ld.local.u32 %r183, [%rd211];
setp.ge.s32	%p84, %r183, %r182;

BB93_85:
selp.b64	%rd256, %rd208, %rd211, %p84;
ld.local.u32 %r86, [%rd256];
ld.local.u64 %rd93, [%rd256+8];
@%p84 bra BB93_87;
bra.uni BB93_86;

BB93_87:
add.s64 %rd408, %rd408, 16;
add.s64 %rd97, %rd92, 16;
ld.shared.u32 %r185, [%rd92+16];
st.local.u32 [%rd208], %r185;
ld.shared.u64 %rd262, [%rd92+24];
st.local.u64 [%rd208+8], %rd262;
mov.u64 %rd405, %rd90;
mov.u64 %rd417, %rd97;
bra.uni BB93_88;

BB93_86:
add.s64 %rd396, %rd396, 16;
add.s64 %rd95, %rd90, 16;
ld.shared.u32 %r184, [%rd90+16];
st.local.u32 [%rd211], %r184;
ld.shared.u64 %rd259, [%rd90+24];
st.local.u64 [%rd211+8], %rd259;
mov.u64 %rd405, %rd95;
mov.u64 %rd417, %rd92;

BB93_88:
mov.u64 %rd101, %rd417;
mov.u64 %rd99, %rd405;
mov.pred %p85, -1;
setp.ge.u64	%p65, %rd396, %rd72;
@%p65 bra BB93_91;

mov.pred %p85, 0;
setp.ge.u64	%p67, %rd408, %rd67;
@%p67 bra BB93_91;

ld.local.u32 %r186, [%rd208];
ld.local.u32 %r187, [%rd211];
setp.ge.s32	%p85, %r187, %r186;

BB93_91:
selp.b64	%rd271, %rd208, %rd211, %p85;
ld.local.u32 %r87, [%rd271];
ld.local.u64 %rd102, [%rd271+8];
@%p85 bra BB93_93;
bra.uni BB93_92;

BB93_93:
add.s64 %rd408, %rd408, 16;
add.s64 %rd106, %rd101, 16;
ld.shared.u32 %r189, [%rd101+16];
st.local.u32 [%rd208], %r189;
ld.shared.u64 %rd277, [%rd101+24];
st.local.u64 [%rd208+8], %rd277;
mov.u64 %rd404, %rd99;
mov.u64 %rd416, %rd106;
bra.uni BB93_94;

BB93_92:
add.s64 %rd396, %rd396, 16;
add.s64 %rd104, %rd99, 16;
ld.shared.u32 %r188, [%rd99+16];
st.local.u32 [%rd211], %r188;
ld.shared.u64 %rd274, [%rd99+24];
st.local.u64 [%rd211+8], %rd274;
mov.u64 %rd404, %rd104;
mov.u64 %rd416, %rd101;

BB93_94:
mov.u64 %rd110, %rd416;
mov.u64 %rd108, %rd404;
mov.pred %p86, -1;
setp.ge.u64	%p69, %rd396, %rd72;
@%p69 bra BB93_97;

mov.pred %p86, 0;
setp.ge.u64	%p71, %rd408, %rd67;
@%p71 bra BB93_97;

ld.local.u32 %r190, [%rd208];
ld.local.u32 %r191, [%rd211];
setp.ge.s32	%p86, %r191, %r190;

BB93_97:
selp.b64	%rd286, %rd208, %rd211, %p86;
ld.local.u32 %r88, [%rd286];
ld.local.u64 %rd111, [%rd286+8];
@%p86 bra BB93_99;
bra.uni BB93_98;

BB93_99:
add.s64 %rd408, %rd408, 16;
add.s64 %rd115, %rd110, 16;
ld.shared.u32 %r193, [%rd110+16];
st.local.u32 [%rd208], %r193;
ld.shared.u64 %rd292, [%rd110+24];
st.local.u64 [%rd208+8], %rd292;
mov.u64 %rd403, %rd108;
mov.u64 %rd415, %rd115;
bra.uni BB93_100;

BB93_98:
add.s64 %rd396, %rd396, 16;
add.s64 %rd113, %rd108, 16;
ld.shared.u32 %r192, [%rd108+16];
st.local.u32 [%rd211], %r192;
ld.shared.u64 %rd289, [%rd108+24];
st.local.u64 [%rd211+8], %rd289;
mov.u64 %rd403, %rd113;
mov.u64 %rd415, %rd110;

BB93_100:
mov.u64 %rd119, %rd415;
mov.u64 %rd117, %rd403;
mov.pred %p87, -1;
setp.ge.u64	%p73, %rd396, %rd72;
@%p73 bra BB93_103;

mov.pred %p87, 0;
setp.ge.u64	%p75, %rd408, %rd67;
@%p75 bra BB93_103;

ld.local.u32 %r194, [%rd208];
ld.local.u32 %r195, [%rd211];
setp.ge.s32	%p87, %r195, %r194;

BB93_103:
selp.b64	%rd301, %rd208, %rd211, %p87;
ld.local.u32 %r89, [%rd301];
ld.local.u64 %rd120, [%rd301+8];
@%p87 bra BB93_105;
bra.uni BB93_104;

BB93_105:
add.s64 %rd408, %rd408, 16;
add.s64 %rd124, %rd119, 16;
ld.shared.u32 %r197, [%rd119+16];
st.local.u32 [%rd208], %r197;
ld.shared.u64 %rd307, [%rd119+24];
st.local.u64 [%rd208+8], %rd307;
mov.u64 %rd402, %rd117;
mov.u64 %rd414, %rd124;
bra.uni BB93_106;

BB93_104:
add.s64 %rd396, %rd396, 16;
add.s64 %rd122, %rd117, 16;
ld.shared.u32 %r196, [%rd117+16];
st.local.u32 [%rd211], %r196;
ld.shared.u64 %rd304, [%rd117+24];
st.local.u64 [%rd211+8], %rd304;
mov.u64 %rd402, %rd122;
mov.u64 %rd414, %rd119;

BB93_106:
mov.pred %p88, -1;
setp.ge.u64	%p77, %rd396, %rd72;
@%p77 bra BB93_109;

mov.pred %p88, 0;
setp.ge.u64	%p79, %rd408, %rd67;
@%p79 bra BB93_109;

ld.local.u32 %r198, [%rd208];
ld.local.u32 %r199, [%rd211];
setp.ge.s32	%p88, %r199, %r198;

BB93_109:
selp.b64	%rd316, %rd208, %rd211, %p88;
ld.local.u32 %r90, [%rd316];
ld.local.u64 %rd129, [%rd316+8];
@%p88 bra BB93_111;
bra.uni BB93_110;

BB93_111:
ld.shared.u32 %r201, [%rd414+16];
st.local.u32 [%rd208], %r201;
ld.shared.u64 %rd322, [%rd414+24];
st.local.u64 [%rd208+8], %rd322;
bra.uni BB93_112;

BB93_110:
ld.shared.u32 %r200, [%rd402+16];
st.local.u32 [%rd211], %r200;
ld.shared.u64 %rd319, [%rd402+24];
st.local.u64 [%rd211+8], %rd319;

BB93_112:
cvta.to.global.u64 %rd130, %rd135;
bar.sync 0;
mul.wide.u32 %rd323, %r73, 16;
add.s64 %rd325, %rd190, %rd323;
st.shared.u32 [%rd325], %r84;
st.shared.u32 [%rd325+16], %r85;
st.shared.u32 [%rd325+32], %r86;
st.shared.u32 [%rd325+48], %r87;
st.shared.u32 [%rd325+64], %r88;
st.shared.u32 [%rd325+80], %r89;
st.shared.u32 [%rd325+96], %r90;
st.shared.u64 [%rd325+8], %rd73;
st.shared.u64 [%rd325+24], %rd84;
st.shared.u64 [%rd325+40], %rd93;
st.shared.u64 [%rd325+56], %rd102;
st.shared.u64 [%rd325+72], %rd111;
st.shared.u64 [%rd325+88], %rd120;
st.shared.u64 [%rd325+104], %rd129;
bar.sync 0;
mul.lo.s32 %r203, %r95, 1792;
cvt.u64.u32	%rd131, %r203;
setp.ge.u32	%p80, %r271, %r74;
@%p80 bra BB93_114;

BB93_113:
cvt.u64.u32	%rd326, %r271;
add.s64 %rd327, %rd326, %rd131;
mul.wide.u32 %rd328, %r271, 16;
add.s64 %rd330, %rd190, %rd328;
ld.shared.u32 %r204, [%rd330];
shl.b64 %rd331, %rd327, 4;
add.s64 %rd332, %rd130, %rd331;
st.global.u32 [%rd332], %r204;
ld.shared.u64 %rd333, [%rd330+8];
st.global.u64 [%rd332+8], %rd333;
add.s32 %r271, %r271, 256;
setp.lt.u32	%p81, %r271, %r74;
@%p81 bra BB93_113;

BB93_114:
bar.sync 0;
ret;
}


.visible .entry _ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24virtualized_smem_closureINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEEjNS_6detail15normal_iteratorINS_7pointerINS_5tupleIilNS_9null_typeESE_SE_SE_SE_SE_SE_SE_EENSA_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESK_EEEENSB_INSC_IjSJ_SK_SK_EEEENS_12zip_iteratorINSD_INS_10device_ptrIiEENSQ_IlEESE_SE_SE_SE_SE_SE_SE_SE_EEEENSA_13compare_firstI10ThrustLTOpIiEEEEEPSF_EEEEvT_(
.param .align 8 .b8 _ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24virtualized_smem_closureINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEEjNS_6detail15normal_iteratorINS_7pointerINS_5tupleIilNS_9null_typeESE_SE_SE_SE_SE_SE_SE_EENSA_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESK_EEEENSB_INSC_IjSJ_SK_SK_EEEENS_12zip_iteratorINSD_INS_10device_ptrIiEENSQ_IlEESE_SE_SE_SE_SE_SE_SE_SE_EEEENSA_13compare_firstI10ThrustLTOpIiEEEEEPSF_EEEEvT__param_0[72]
)
.maxntid 256, 1, 1
.minnctapersm 1
{
.local .align 8 .b8 __local_depot94[32];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<93>;
.reg .b16 %rs<4>;
.reg .b32 %r<265>;
.reg .b64 %rd<435>;


mov.u64 %rd434, __local_depot94;
cvta.local.u64 %SP, %rd434;
ld.param.u64 %rd137, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24virtualized_smem_closureINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEEjNS_6detail15normal_iteratorINS_7pointerINS_5tupleIilNS_9null_typeESE_SE_SE_SE_SE_SE_SE_EENSA_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESK_EEEENSB_INSC_IjSJ_SK_SK_EEEENS_12zip_iteratorINSD_INS_10device_ptrIiEENSQ_IlEESE_SE_SE_SE_SE_SE_SE_SE_EEEENSA_13compare_firstI10ThrustLTOpIiEEEEEPSF_EEEEvT__param_0+40];
ld.param.u64 %rd136, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24virtualized_smem_closureINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEEjNS_6detail15normal_iteratorINS_7pointerINS_5tupleIilNS_9null_typeESE_SE_SE_SE_SE_SE_SE_EENSA_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESK_EEEENSB_INSC_IjSJ_SK_SK_EEEENS_12zip_iteratorINSD_INS_10device_ptrIiEENSQ_IlEESE_SE_SE_SE_SE_SE_SE_SE_EEEENSA_13compare_firstI10ThrustLTOpIiEEEEEPSF_EEEEvT__param_0+32];
ld.param.u32 %r5, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24virtualized_smem_closureINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEEjNS_6detail15normal_iteratorINS_7pointerINS_5tupleIilNS_9null_typeESE_SE_SE_SE_SE_SE_SE_EENSA_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESK_EEEENSB_INSC_IjSJ_SK_SK_EEEENS_12zip_iteratorINSD_INS_10device_ptrIiEENSQ_IlEESE_SE_SE_SE_SE_SE_SE_SE_EEEENSA_13compare_firstI10ThrustLTOpIiEEEEEPSF_EEEEvT__param_0+16];
ld.param.u32 %r93, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24virtualized_smem_closureINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEEjNS_6detail15normal_iteratorINS_7pointerINS_5tupleIilNS_9null_typeESE_SE_SE_SE_SE_SE_SE_EENSA_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESK_EEEENSB_INSC_IjSJ_SK_SK_EEEENS_12zip_iteratorINSD_INS_10device_ptrIiEENSQ_IlEESE_SE_SE_SE_SE_SE_SE_SE_EEEENSA_13compare_firstI10ThrustLTOpIiEEEEEPSF_EEEEvT__param_0];
ld.param.u64 %rd138, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24virtualized_smem_closureINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEEjNS_6detail15normal_iteratorINS_7pointerINS_5tupleIilNS_9null_typeESE_SE_SE_SE_SE_SE_SE_EENSA_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESK_EEEENSB_INSC_IjSJ_SK_SK_EEEENS_12zip_iteratorINSD_INS_10device_ptrIiEENSQ_IlEESE_SE_SE_SE_SE_SE_SE_SE_EEEENSA_13compare_firstI10ThrustLTOpIiEEEEEPSF_EEEEvT__param_0+56];
ld.param.u64 %rd139, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24virtualized_smem_closureINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEEjNS_6detail15normal_iteratorINS_7pointerINS_5tupleIilNS_9null_typeESE_SE_SE_SE_SE_SE_SE_EENSA_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESK_EEEENSB_INSC_IjSJ_SK_SK_EEEENS_12zip_iteratorINSD_INS_10device_ptrIiEENSQ_IlEESE_SE_SE_SE_SE_SE_SE_SE_EEEENSA_13compare_firstI10ThrustLTOpIiEEEEEPSF_EEEEvT__param_0+64];
ld.param.u64 %rd135, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24virtualized_smem_closureINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEEjNS_6detail15normal_iteratorINS_7pointerINS_5tupleIilNS_9null_typeESE_SE_SE_SE_SE_SE_SE_EENSA_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESK_EEEENSB_INSC_IjSJ_SK_SK_EEEENS_12zip_iteratorINSD_INS_10device_ptrIiEENSQ_IlEESE_SE_SE_SE_SE_SE_SE_SE_EEEENSA_13compare_firstI10ThrustLTOpIiEEEEEPSF_EEEEvT__param_0+24];
ld.param.u64 %rd134, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24virtualized_smem_closureINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEEjNS_6detail15normal_iteratorINS_7pointerINS_5tupleIilNS_9null_typeESE_SE_SE_SE_SE_SE_SE_EENSA_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESK_EEEENSB_INSC_IjSJ_SK_SK_EEEENS_12zip_iteratorINSD_INS_10device_ptrIiEENSQ_IlEESE_SE_SE_SE_SE_SE_SE_SE_EEEENSA_13compare_firstI10ThrustLTOpIiEEEEEPSF_EEEEvT__param_0+8];
cvta.to.global.u64 %rd1, %rd134;
cvta.to.global.u64 %rd140, %rd135;
cvta.to.global.u64 %rd2, %rd139;
mov.u32 %r95, %ctaid.x;
cvt.u64.u32	%rd141, %r95;
mul.lo.s64 %rd3, %rd141, %rd138;
mul.wide.u32 %rd142, %r95, 4;
add.s64 %rd143, %rd140, %rd142;
neg.s32 %r96, %r93;
and.b32 %r1, %r95, %r96;
shr.s32 %r2, %r93, 1;
mul.lo.s32 %r3, %r1, 1792;
ld.global.u32 %r4, [%rd143];
ld.global.u32 %r97, [%rd143+4];
add.s32 %r98, %r3, %r97;
min.s32 %r199, %r98, %r5;
add.s32 %r99, %r95, %r2;
mul.lo.s32 %r100, %r99, 1792;
sub.s32 %r101, %r100, %r4;
min.s32 %r7, %r101, %r5;
add.s32 %r102, %r100, 1792;
sub.s32 %r103, %r102, %r97;
min.s32 %r198, %r103, %r5;
add.s32 %r104, %r93, -1;
and.b32 %r105, %r95, %r104;
setp.ne.s32	%p15, %r104, %r105;
@%p15 bra BB94_2;

add.s32 %r106, %r1, %r2;
mul.lo.s32 %r107, %r106, 1792;
min.s32 %r199, %r107, %r5;
mad.lo.s32 %r108, %r2, 2, %r1;
mul.lo.s32 %r109, %r108, 1792;
min.s32 %r198, %r109, %r5;

BB94_2:
add.s32 %r110, %r3, %r4;
sub.s32 %r13, %r198, %r7;
sub.s32 %r14, %r199, %r110;
setp.gt.u32	%p16, %r14, 1791;
mov.u32 %r264, %tid.x;
cvt.u64.u32	%rd144, %r264;
cvt.u64.u32	%rd145, %r110;
add.s64 %rd146, %rd144, %rd145;
shl.b64 %rd147, %rd146, 4;
add.s64 %rd4, %rd1, %rd147;
@%p16 bra BB94_17;
bra.uni BB94_3;

BB94_17:
ld.global.u32 %r218, [%rd4];
ld.global.u64 %rd343, [%rd4+8];
ld.global.u32 %r219, [%rd4+4096];
ld.global.u64 %rd344, [%rd4+4104];
ld.global.u32 %r221, [%rd4+8192];
ld.global.u64 %rd346, [%rd4+8200];
ld.global.u32 %r222, [%rd4+12288];
ld.global.u64 %rd347, [%rd4+12296];
ld.global.u32 %r224, [%rd4+16384];
ld.global.u64 %rd348, [%rd4+16392];
ld.global.u32 %r223, [%rd4+20480];
ld.global.u64 %rd345, [%rd4+20488];
ld.global.u32 %r220, [%rd4+24576];
ld.global.u64 %rd342, [%rd4+24584];
bra.uni BB94_18;

BB94_3:
mov.u32 %r111, 0;
mov.u64 %rd148, 0;
setp.ge.u32	%p17, %r264, %r14;
mov.u64 %rd354, %rd148;
mov.u32 %r230, %r111;
@%p17 bra BB94_5;

ld.global.u32 %r16, [%rd4];
ld.global.u64 %rd5, [%rd4+8];
mov.u64 %rd354, %rd5;
mov.u32 %r230, %r16;

BB94_5:
mov.u32 %r206, %r230;
mov.u32 %r218, %r206;
mov.u64 %rd330, %rd354;
mov.u64 %rd343, %rd330;
add.s32 %r113, %r264, 256;
setp.ge.u32	%p18, %r113, %r14;
mov.u64 %rd353, %rd148;
mov.u32 %r229, %r111;
@%p18 bra BB94_7;

ld.global.u32 %r229, [%rd4+4096];
ld.global.u64 %rd353, [%rd4+4104];

BB94_7:
mov.u32 %r219, %r229;
mov.u64 %rd344, %rd353;
add.s32 %r115, %r264, 512;
setp.ge.u32	%p19, %r115, %r14;
mov.u64 %rd352, %rd148;
mov.u32 %r228, %r111;
@%p19 bra BB94_9;

ld.global.u32 %r228, [%rd4+8192];
ld.global.u64 %rd352, [%rd4+8200];

BB94_9:
mov.u32 %r221, %r228;
mov.u64 %rd346, %rd352;
add.s32 %r117, %r264, 768;
setp.ge.u32	%p20, %r117, %r14;
mov.u64 %rd351, %rd148;
mov.u32 %r227, %r111;
@%p20 bra BB94_11;

ld.global.u32 %r227, [%rd4+12288];
ld.global.u64 %rd351, [%rd4+12296];

BB94_11:
mov.u32 %r222, %r227;
mov.u64 %rd347, %rd351;
add.s32 %r119, %r264, 1024;
setp.ge.u32	%p21, %r119, %r14;
mov.u64 %rd350, %rd148;
mov.u32 %r226, %r111;
@%p21 bra BB94_13;

ld.global.u32 %r226, [%rd4+16384];
ld.global.u64 %rd350, [%rd4+16392];

BB94_13:
mov.u32 %r224, %r226;
mov.u64 %rd348, %rd350;
add.s32 %r121, %r264, 1280;
setp.ge.u32	%p22, %r121, %r14;
mov.u64 %rd349, %rd148;
mov.u32 %r225, %r111;
@%p22 bra BB94_15;

ld.global.u32 %r225, [%rd4+20480];
ld.global.u64 %rd349, [%rd4+20488];

BB94_15:
mov.u32 %r223, %r225;
mov.u64 %rd345, %rd349;
add.s32 %r123, %r264, 1536;
setp.ge.u32	%p23, %r123, %r14;
mov.u64 %rd342, %rd148;
mov.u32 %r220, %r111;
@%p23 bra BB94_18;

ld.global.u32 %r220, [%rd4+24576];
ld.global.u64 %rd342, [%rd4+24584];

BB94_18:
add.s64 %rd156, %rd144, %rd3;
shl.b64 %rd157, %rd156, 4;
add.s64 %rd32, %rd2, %rd157;
@%p16 bra BB94_33;
bra.uni BB94_19;

BB94_33:
st.global.u32 [%rd32], %r218;
st.global.u32 [%rd32+4096], %r219;
st.global.u32 [%rd32+8192], %r221;
st.global.u32 [%rd32+12288], %r222;
st.global.u32 [%rd32+16384], %r224;
st.global.u32 [%rd32+20480], %r223;
st.global.u32 [%rd32+24576], %r220;
st.global.u64 [%rd32+8], %rd343;
st.global.u64 [%rd32+4104], %rd344;
st.global.u64 [%rd32+8200], %rd346;
st.global.u64 [%rd32+12296], %rd347;
st.global.u64 [%rd32+16392], %rd348;
st.global.u64 [%rd32+20488], %rd345;
bra.uni BB94_34;

BB94_19:
setp.ge.u32	%p25, %r264, %r14;
@%p25 bra BB94_21;

st.global.u32 [%rd32], %r218;
st.global.u64 [%rd32+8], %rd343;

BB94_21:
add.s32 %r127, %r264, 256;
setp.ge.u32	%p26, %r127, %r14;
@%p26 bra BB94_23;

st.global.u32 [%rd32+4096], %r219;
st.global.u64 [%rd32+4104], %rd344;

BB94_23:
add.s32 %r129, %r264, 512;
setp.ge.u32	%p27, %r129, %r14;
@%p27 bra BB94_25;

st.global.u32 [%rd32+8192], %r221;
st.global.u64 [%rd32+8200], %rd346;

BB94_25:
add.s32 %r131, %r264, 768;
setp.ge.u32	%p28, %r131, %r14;
@%p28 bra BB94_27;

st.global.u32 [%rd32+12288], %r222;
st.global.u64 [%rd32+12296], %rd347;

BB94_27:
add.s32 %r133, %r264, 1024;
setp.ge.u32	%p29, %r133, %r14;
@%p29 bra BB94_29;

st.global.u32 [%rd32+16384], %r224;
st.global.u64 [%rd32+16392], %rd348;

BB94_29:
add.s32 %r135, %r264, 1280;
setp.ge.u32	%p30, %r135, %r14;
@%p30 bra BB94_31;

st.global.u32 [%rd32+20480], %r223;
st.global.u64 [%rd32+20488], %rd345;

BB94_31:
add.s32 %r137, %r264, 1536;
setp.ge.u32	%p31, %r137, %r14;
@%p31 bra BB94_35;

st.global.u32 [%rd32+24576], %r220;

BB94_34:
st.global.u64 [%rd32+24584], %rd342;

BB94_35:
cvt.u64.u32	%rd158, %r7;
cvt.u64.u32	%rd33, %r14;
add.s64 %rd34, %rd33, %rd3;
add.s64 %rd160, %rd144, %rd158;
shl.b64 %rd161, %rd160, 4;
add.s64 %rd35, %rd1, %rd161;
setp.gt.u32	%p32, %r13, 1791;
@%p32 bra BB94_50;
bra.uni BB94_36;

BB94_50:
ld.global.u32 %r249, [%rd35];
ld.global.u64 %rd374, [%rd35+8];
ld.global.u32 %r250, [%rd35+4096];
ld.global.u64 %rd375, [%rd35+4104];
ld.global.u32 %r252, [%rd35+8192];
ld.global.u64 %rd377, [%rd35+8200];
ld.global.u32 %r253, [%rd35+12288];
ld.global.u64 %rd378, [%rd35+12296];
ld.global.u32 %r255, [%rd35+16384];
ld.global.u64 %rd379, [%rd35+16392];
ld.global.u32 %r254, [%rd35+20480];
ld.global.u64 %rd376, [%rd35+20488];
ld.global.u32 %r251, [%rd35+24576];
ld.global.u64 %rd373, [%rd35+24584];
bra.uni BB94_51;

BB94_36:
mov.u32 %r138, 0;
mov.u64 %rd162, 0;
setp.ge.u32	%p33, %r264, %r13;
mov.u64 %rd385, %rd162;
mov.u32 %r261, %r138;
@%p33 bra BB94_38;

ld.global.u32 %r44, [%rd35];
ld.global.u64 %rd36, [%rd35+8];
mov.u64 %rd385, %rd36;
mov.u32 %r261, %r44;

BB94_38:
mov.u32 %r237, %r261;
mov.u32 %r249, %r237;
mov.u64 %rd361, %rd385;
mov.u64 %rd374, %rd361;
add.s32 %r140, %r264, 256;
setp.ge.u32	%p34, %r140, %r13;
mov.u64 %rd384, %rd162;
mov.u32 %r260, %r138;
@%p34 bra BB94_40;

ld.global.u32 %r260, [%rd35+4096];
ld.global.u64 %rd384, [%rd35+4104];

BB94_40:
mov.u32 %r250, %r260;
mov.u64 %rd375, %rd384;
add.s32 %r142, %r264, 512;
setp.ge.u32	%p35, %r142, %r13;
mov.u64 %rd383, %rd162;
mov.u32 %r259, %r138;
@%p35 bra BB94_42;

ld.global.u32 %r259, [%rd35+8192];
ld.global.u64 %rd383, [%rd35+8200];

BB94_42:
mov.u32 %r252, %r259;
mov.u64 %rd377, %rd383;
add.s32 %r144, %r264, 768;
setp.ge.u32	%p36, %r144, %r13;
mov.u64 %rd382, %rd162;
mov.u32 %r258, %r138;
@%p36 bra BB94_44;

ld.global.u32 %r258, [%rd35+12288];
ld.global.u64 %rd382, [%rd35+12296];

BB94_44:
mov.u32 %r253, %r258;
mov.u64 %rd378, %rd382;
add.s32 %r146, %r264, 1024;
setp.ge.u32	%p37, %r146, %r13;
mov.u64 %rd381, %rd162;
mov.u32 %r257, %r138;
@%p37 bra BB94_46;

ld.global.u32 %r257, [%rd35+16384];
ld.global.u64 %rd381, [%rd35+16392];

BB94_46:
mov.u32 %r255, %r257;
mov.u64 %rd379, %rd381;
add.s32 %r148, %r264, 1280;
setp.ge.u32	%p38, %r148, %r13;
mov.u64 %rd380, %rd162;
mov.u32 %r256, %r138;
@%p38 bra BB94_48;

ld.global.u32 %r256, [%rd35+20480];
ld.global.u64 %rd380, [%rd35+20488];

BB94_48:
mov.u32 %r254, %r256;
mov.u64 %rd376, %rd380;
add.s32 %r150, %r264, 1536;
setp.ge.u32	%p39, %r150, %r13;
mov.u64 %rd373, %rd162;
mov.u32 %r251, %r138;
@%p39 bra BB94_51;

ld.global.u32 %r251, [%rd35+24576];
ld.global.u64 %rd373, [%rd35+24584];

BB94_51:
add.s64 %rd170, %rd144, %rd34;
shl.b64 %rd171, %rd170, 4;
add.s64 %rd63, %rd2, %rd171;
@%p32 bra BB94_66;
bra.uni BB94_52;

BB94_66:
st.global.u32 [%rd63], %r249;
st.global.u32 [%rd63+4096], %r250;
st.global.u32 [%rd63+8192], %r252;
st.global.u32 [%rd63+12288], %r253;
st.global.u32 [%rd63+16384], %r255;
st.global.u32 [%rd63+20480], %r254;
st.global.u32 [%rd63+24576], %r251;
st.global.u64 [%rd63+8], %rd374;
st.global.u64 [%rd63+4104], %rd375;
st.global.u64 [%rd63+8200], %rd377;
st.global.u64 [%rd63+12296], %rd378;
st.global.u64 [%rd63+16392], %rd379;
st.global.u64 [%rd63+20488], %rd376;
bra.uni BB94_67;

BB94_52:
setp.ge.u32	%p41, %r264, %r13;
@%p41 bra BB94_54;

st.global.u32 [%rd63], %r249;
st.global.u64 [%rd63+8], %rd374;

BB94_54:
add.s32 %r151, %r264, 256;
setp.ge.u32	%p42, %r151, %r13;
@%p42 bra BB94_56;

st.global.u32 [%rd63+4096], %r250;
st.global.u64 [%rd63+4104], %rd375;

BB94_56:
add.s32 %r152, %r264, 512;
setp.ge.u32	%p43, %r152, %r13;
@%p43 bra BB94_58;

st.global.u32 [%rd63+8192], %r252;
st.global.u64 [%rd63+8200], %rd377;

BB94_58:
add.s32 %r153, %r264, 768;
setp.ge.u32	%p44, %r153, %r13;
@%p44 bra BB94_60;

st.global.u32 [%rd63+12288], %r253;
st.global.u64 [%rd63+12296], %rd378;

BB94_60:
add.s32 %r154, %r264, 1024;
setp.ge.u32	%p45, %r154, %r13;
@%p45 bra BB94_62;

st.global.u32 [%rd63+16384], %r255;
st.global.u64 [%rd63+16392], %rd379;

BB94_62:
add.s32 %r155, %r264, 1280;
setp.ge.u32	%p46, %r155, %r13;
@%p46 bra BB94_64;

st.global.u32 [%rd63+20480], %r254;
st.global.u64 [%rd63+20488], %rd376;

BB94_64:
add.s32 %r156, %r264, 1536;
setp.ge.u32	%p47, %r156, %r13;
@%p47 bra BB94_68;

st.global.u32 [%rd63+24576], %r251;

BB94_67:
st.global.u64 [%rd63+24584], %rd373;

BB94_68:
bar.sync 0;
mul.lo.s32 %r73, %r264, 7;
add.s32 %r74, %r14, %r13;
min.u32 %r75, %r73, %r74;
setp.lt.u32	%p48, %r75, %r13;
sub.s32 %r157, %r75, %r13;
selp.b32	%r263, 0, %r157, %p48;
min.u32 %r262, %r14, %r75;
setp.ge.u32	%p49, %r263, %r262;
@%p49 bra BB94_71;

add.s32 %r78, %r75, -1;

BB94_70:
add.s32 %r158, %r262, %r263;
shr.u32 %r159, %r158, 1;
sub.s32 %r160, %r78, %r159;
cvt.u64.u32	%rd172, %r160;
add.s64 %rd173, %rd172, %rd34;
cvt.u64.u32	%rd174, %r159;
add.s64 %rd175, %rd174, %rd3;
shl.b64 %rd176, %rd173, 4;
add.s64 %rd177, %rd2, %rd176;
shl.b64 %rd178, %rd175, 4;
add.s64 %rd179, %rd2, %rd178;
ld.global.u32 %r161, [%rd179];
ld.global.u32 %r162, [%rd177];
setp.lt.s32	%p50, %r162, %r161;
add.s32 %r163, %r159, 1;
selp.b32	%r263, %r263, %r163, %p50;
selp.b32	%r262, %r159, %r262, %p50;
setp.lt.u32	%p51, %r263, %r262;
@%p51 bra BB94_70;

BB94_71:
cvt.u64.u32	%rd181, %r263;
add.s64 %rd64, %rd181, %rd3;
shl.b64 %rd182, %rd64, 4;
add.s64 %rd65, %rd2, %rd182;
shl.b64 %rd183, %rd34, 4;
add.s64 %rd66, %rd2, %rd183;
sub.s32 %r164, %r75, %r263;
cvt.u64.u32	%rd184, %r164;
add.s64 %rd67, %rd34, %rd184;
shl.b64 %rd185, %rd67, 4;
add.s64 %rd68, %rd2, %rd185;
cvt.u64.u32	%rd186, %r13;
add.s64 %rd187, %rd186, %rd3;
add.s64 %rd188, %rd187, %rd33;
shl.b64 %rd189, %rd188, 4;
add.s64 %rd69, %rd2, %rd189;
add.u64 %rd190, %SP, 0;
cvta.to.local.u64 %rd70, %rd190;
mov.u64 %rd386, 0;
mov.pred %p52, 0;
@%p52 bra BB94_73;

BB94_72:
add.s64 %rd191, %rd70, %rd386;
mov.u16 %rs2, 0;
st.local.u8 [%rd191], %rs2;
add.s64 %rd386, %rd386, 1;
setp.lt.u64	%p53, %rd386, 16;
@%p53 bra BB94_72;

BB94_73:
ld.global.u32 %r165, [%rd65];
ld.global.u64 %rd193, [%rd65+8];
st.local.u64 [%rd70+8], %rd193;
st.local.u32 [%rd70], %r165;
add.u64 %rd196, %SP, 16;
cvta.to.local.u64 %rd73, %rd196;
mov.u64 %rd387, 0;
@%p52 bra BB94_75;

BB94_74:
add.s64 %rd197, %rd73, %rd387;
mov.u16 %rs3, 0;
st.local.u8 [%rd197], %rs3;
add.s64 %rd387, %rd387, 1;
setp.lt.u64	%p55, %rd387, 16;
@%p55 bra BB94_74;

BB94_75:
ld.global.u32 %r166, [%rd68];
ld.global.u64 %rd198, [%rd68+8];
st.local.u64 [%rd73+8], %rd198;
st.local.u32 [%rd73], %r166;
mov.pred %p86, -1;
setp.ge.u64	%p57, %rd68, %rd69;
@%p57 bra BB94_78;

mov.pred %p86, 0;
setp.ge.u64	%p59, %rd65, %rd66;
@%p59 bra BB94_78;

ld.local.u32 %r167, [%rd70];
ld.local.u32 %r168, [%rd73];
setp.ge.s32	%p86, %r168, %r167;

BB94_78:
selp.b64	%rd209, %rd70, %rd73, %p86;
ld.local.u32 %r84, [%rd209];
ld.local.u64 %rd76, [%rd209+8];
@%p86 bra BB94_80;
bra.uni BB94_79;

BB94_80:
add.s64 %rd216, %rd182, %rd2;
add.s64 %rd79, %rd216, 16;
mov.u64 %rd432, %rd79;
ld.global.u32 %r170, [%rd65+16];
st.local.u32 [%rd70], %r170;
ld.global.u64 %rd219, [%rd65+24];
st.local.u64 [%rd70+8], %rd219;
mov.u64 %rd409, %rd68;
mov.u64 %rd410, %rd68;
mov.u64 %rd433, %rd79;
bra.uni BB94_81;

BB94_79:
add.s64 %rd211, %rd185, %rd2;
add.s64 %rd77, %rd211, 16;
mov.u64 %rd409, %rd77;
ld.global.u32 %r169, [%rd68+16];
st.local.u32 [%rd73], %r169;
ld.global.u64 %rd214, [%rd68+24];
st.local.u64 [%rd73+8], %rd214;
mov.u64 %rd410, %rd77;
mov.u64 %rd432, %rd65;
mov.u64 %rd433, %rd65;

BB94_81:
mov.u64 %rd84, %rd432;
mov.u64 %rd431, %rd433;
mov.u64 %rd82, %rd409;
mov.u64 %rd408, %rd410;
mov.pred %p87, -1;
setp.ge.u64	%p61, %rd408, %rd69;
@%p61 bra BB94_84;

mov.pred %p87, 0;
setp.ge.u64	%p63, %rd431, %rd66;
@%p63 bra BB94_84;

ld.local.u32 %r171, [%rd70];
ld.local.u32 %r172, [%rd73];
setp.ge.s32	%p87, %r172, %r171;

BB94_84:
selp.b64	%rd228, %rd70, %rd73, %p87;
ld.local.u32 %r85, [%rd228];
ld.local.u64 %rd85, [%rd228+8];
@%p87 bra BB94_86;
bra.uni BB94_85;

BB94_86:
add.s64 %rd431, %rd431, 16;
add.s64 %rd89, %rd84, 16;
ld.global.u32 %r174, [%rd84+16];
st.local.u32 [%rd70], %r174;
ld.global.u64 %rd234, [%rd84+24];
st.local.u64 [%rd70+8], %rd234;
mov.u64 %rd407, %rd82;
mov.u64 %rd430, %rd89;
bra.uni BB94_87;

BB94_85:
add.s64 %rd408, %rd408, 16;
add.s64 %rd87, %rd82, 16;
ld.global.u32 %r173, [%rd82+16];
st.local.u32 [%rd73], %r173;
ld.global.u64 %rd231, [%rd82+24];
st.local.u64 [%rd73+8], %rd231;
mov.u64 %rd407, %rd87;
mov.u64 %rd430, %rd84;

BB94_87:
mov.u64 %rd93, %rd430;
mov.u64 %rd429, %rd431;
mov.u64 %rd91, %rd407;
mov.u64 %rd406, %rd408;
mov.pred %p88, -1;
setp.ge.u64	%p65, %rd406, %rd69;
@%p65 bra BB94_90;

mov.pred %p88, 0;
setp.ge.u64	%p67, %rd429, %rd66;
@%p67 bra BB94_90;

ld.local.u32 %r175, [%rd70];
ld.local.u32 %r176, [%rd73];
setp.ge.s32	%p88, %r176, %r175;

BB94_90:
selp.b64	%rd243, %rd70, %rd73, %p88;
ld.local.u32 %r86, [%rd243];
ld.local.u64 %rd94, [%rd243+8];
@%p88 bra BB94_92;
bra.uni BB94_91;

BB94_92:
add.s64 %rd429, %rd429, 16;
add.s64 %rd98, %rd93, 16;
ld.global.u32 %r178, [%rd93+16];
st.local.u32 [%rd70], %r178;
ld.global.u64 %rd249, [%rd93+24];
st.local.u64 [%rd70+8], %rd249;
mov.u64 %rd405, %rd91;
mov.u64 %rd428, %rd98;
bra.uni BB94_93;

BB94_91:
add.s64 %rd406, %rd406, 16;
add.s64 %rd96, %rd91, 16;
ld.global.u32 %r177, [%rd91+16];
st.local.u32 [%rd73], %r177;
ld.global.u64 %rd246, [%rd91+24];
st.local.u64 [%rd73+8], %rd246;
mov.u64 %rd405, %rd96;
mov.u64 %rd428, %rd93;

BB94_93:
mov.u64 %rd102, %rd428;
mov.u64 %rd427, %rd429;
mov.u64 %rd100, %rd405;
mov.u64 %rd404, %rd406;
mov.pred %p89, -1;
setp.ge.u64	%p69, %rd404, %rd69;
@%p69 bra BB94_96;

mov.pred %p89, 0;
setp.ge.u64	%p71, %rd427, %rd66;
@%p71 bra BB94_96;

ld.local.u32 %r179, [%rd70];
ld.local.u32 %r180, [%rd73];
setp.ge.s32	%p89, %r180, %r179;

BB94_96:
selp.b64	%rd258, %rd70, %rd73, %p89;
ld.local.u32 %r87, [%rd258];
ld.local.u64 %rd103, [%rd258+8];
@%p89 bra BB94_98;
bra.uni BB94_97;

BB94_98:
add.s64 %rd427, %rd427, 16;
add.s64 %rd107, %rd102, 16;
ld.global.u32 %r182, [%rd102+16];
st.local.u32 [%rd70], %r182;
ld.global.u64 %rd264, [%rd102+24];
st.local.u64 [%rd70+8], %rd264;
mov.u64 %rd403, %rd100;
mov.u64 %rd426, %rd107;
bra.uni BB94_99;

BB94_97:
add.s64 %rd404, %rd404, 16;
add.s64 %rd105, %rd100, 16;
ld.global.u32 %r181, [%rd100+16];
st.local.u32 [%rd73], %r181;
ld.global.u64 %rd261, [%rd100+24];
st.local.u64 [%rd73+8], %rd261;
mov.u64 %rd403, %rd105;
mov.u64 %rd426, %rd102;

BB94_99:
mov.u64 %rd111, %rd426;
mov.u64 %rd425, %rd427;
mov.u64 %rd109, %rd403;
mov.u64 %rd402, %rd404;
mov.pred %p90, -1;
setp.ge.u64	%p73, %rd402, %rd69;
@%p73 bra BB94_102;

mov.pred %p90, 0;
setp.ge.u64	%p75, %rd425, %rd66;
@%p75 bra BB94_102;

ld.local.u32 %r183, [%rd70];
ld.local.u32 %r184, [%rd73];
setp.ge.s32	%p90, %r184, %r183;

BB94_102:
selp.b64	%rd273, %rd70, %rd73, %p90;
ld.local.u32 %r88, [%rd273];
ld.local.u64 %rd112, [%rd273+8];
@%p90 bra BB94_104;
bra.uni BB94_103;

BB94_104:
add.s64 %rd425, %rd425, 16;
add.s64 %rd116, %rd111, 16;
ld.global.u32 %r186, [%rd111+16];
st.local.u32 [%rd70], %r186;
ld.global.u64 %rd279, [%rd111+24];
st.local.u64 [%rd70+8], %rd279;
mov.u64 %rd401, %rd109;
mov.u64 %rd424, %rd116;
bra.uni BB94_105;

BB94_103:
add.s64 %rd402, %rd402, 16;
add.s64 %rd114, %rd109, 16;
ld.global.u32 %r185, [%rd109+16];
st.local.u32 [%rd73], %r185;
ld.global.u64 %rd276, [%rd109+24];
st.local.u64 [%rd73+8], %rd276;
mov.u64 %rd401, %rd114;
mov.u64 %rd424, %rd111;

BB94_105:
mov.u64 %rd120, %rd424;
mov.u64 %rd423, %rd425;
mov.u64 %rd118, %rd401;
mov.u64 %rd400, %rd402;
mov.pred %p91, -1;
setp.ge.u64	%p77, %rd400, %rd69;
@%p77 bra BB94_108;

mov.pred %p91, 0;
setp.ge.u64	%p79, %rd423, %rd66;
@%p79 bra BB94_108;

ld.local.u32 %r187, [%rd70];
ld.local.u32 %r188, [%rd73];
setp.ge.s32	%p91, %r188, %r187;

BB94_108:
selp.b64	%rd288, %rd70, %rd73, %p91;
ld.local.u32 %r89, [%rd288];
ld.local.u64 %rd121, [%rd288+8];
@%p91 bra BB94_110;
bra.uni BB94_109;

BB94_110:
add.s64 %rd423, %rd423, 16;
add.s64 %rd125, %rd120, 16;
ld.global.u32 %r190, [%rd120+16];
st.local.u32 [%rd70], %r190;
ld.global.u64 %rd294, [%rd120+24];
st.local.u64 [%rd70+8], %rd294;
mov.u64 %rd399, %rd118;
mov.u64 %rd422, %rd125;
bra.uni BB94_111;

BB94_109:
add.s64 %rd400, %rd400, 16;
add.s64 %rd123, %rd118, 16;
ld.global.u32 %r189, [%rd118+16];
st.local.u32 [%rd73], %r189;
ld.global.u64 %rd291, [%rd118+24];
st.local.u64 [%rd73+8], %rd291;
mov.u64 %rd399, %rd123;
mov.u64 %rd422, %rd120;

BB94_111:
mov.pred %p80, -1;
setp.ge.u64	%p81, %rd400, %rd69;
mov.pred %p92, %p80;
@%p81 bra BB94_114;

setp.ge.u64	%p83, %rd423, %rd66;
mov.pred %p92, %p52;
@%p83 bra BB94_114;

ld.local.u32 %r191, [%rd70];
ld.local.u32 %r192, [%rd73];
setp.ge.s32	%p92, %r192, %r191;

BB94_114:
selp.b64	%rd303, %rd70, %rd73, %p92;
ld.local.u32 %r90, [%rd303];
ld.local.u64 %rd130, [%rd303+8];
@%p92 bra BB94_116;
bra.uni BB94_115;

BB94_116:
ld.global.u32 %r194, [%rd422+16];
st.local.u32 [%rd70], %r194;
ld.global.u64 %rd309, [%rd422+24];
st.local.u64 [%rd70+8], %rd309;
bra.uni BB94_117;

BB94_115:
ld.global.u32 %r193, [%rd399+16];
st.local.u32 [%rd73], %r193;
ld.global.u64 %rd306, [%rd399+24];
st.local.u64 [%rd73+8], %rd306;

BB94_117:
cvta.to.global.u64 %rd131, %rd136;
cvta.to.global.u64 %rd132, %rd137;
bar.sync 0;
cvt.u64.u32	%rd310, %r73;
add.s64 %rd311, %rd310, %rd3;
shl.b64 %rd312, %rd311, 4;
add.s64 %rd313, %rd2, %rd312;
st.global.u32 [%rd313], %r84;
st.global.u32 [%rd313+16], %r85;
st.global.u32 [%rd313+32], %r86;
st.global.u32 [%rd313+48], %r87;
st.global.u32 [%rd313+64], %r88;
st.global.u32 [%rd313+80], %r89;
st.global.u32 [%rd313+96], %r90;
st.global.u64 [%rd313+8], %rd76;
st.global.u64 [%rd313+24], %rd85;
st.global.u64 [%rd313+40], %rd94;
st.global.u64 [%rd313+56], %rd103;
st.global.u64 [%rd313+72], %rd112;
st.global.u64 [%rd313+88], %rd121;
st.global.u64 [%rd313+104], %rd130;
bar.sync 0;
mul.lo.s32 %r196, %r95, 1792;
cvt.u64.u32	%rd133, %r196;
setp.ge.u32	%p84, %r264, %r74;
@%p84 bra BB94_119;

BB94_118:
cvt.u64.u32	%rd314, %r264;
add.s64 %rd315, %rd314, %rd133;
shl.b64 %rd316, %rd315, 2;
add.s64 %rd317, %rd131, %rd316;
shl.b64 %rd318, %rd315, 3;
add.s64 %rd319, %rd132, %rd318;
add.s64 %rd320, %rd314, %rd3;
shl.b64 %rd321, %rd320, 4;
add.s64 %rd322, %rd2, %rd321;
ld.global.u32 %r197, [%rd322];
st.global.u32 [%rd317], %r197;
ld.global.u64 %rd323, [%rd322+8];
st.global.u64 [%rd319], %rd323;
add.s32 %r264, %r264, 256;
setp.lt.u32	%p85, %r264, %r74;
@%p85 bra BB94_118;

BB94_119:
bar.sync 0;
ret;
}


.visible .entry _ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEEjNS_6detail15normal_iteratorINS_7pointerINS_5tupleIilNS_9null_typeESD_SD_SD_SD_SD_SD_SD_EENS9_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESJ_EEEENSA_INSB_IjSI_SJ_SJ_EEEENS_12zip_iteratorINSC_INS_10device_ptrIiEENSP_IlEESD_SD_SD_SD_SD_SD_SD_SD_EEEENS9_13compare_firstI10ThrustLTOpIiEEEEEEEvT_(
.param .align 8 .b8 _ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEEjNS_6detail15normal_iteratorINS_7pointerINS_5tupleIilNS_9null_typeESD_SD_SD_SD_SD_SD_SD_EENS9_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESJ_EEEENSA_INSB_IjSI_SJ_SJ_EEEENS_12zip_iteratorINSC_INS_10device_ptrIiEENSP_IlEESD_SD_SD_SD_SD_SD_SD_SD_EEEENS9_13compare_firstI10ThrustLTOpIiEEEEEEEvT__param_0[56]
)
.maxntid 256, 1, 1
.minnctapersm 1
{
.local .align 8 .b8 __local_depot95[32];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<89>;
.reg .b16 %rs<17>;
.reg .b32 %r<274>;
.reg .b64 %rd<435>;


mov.u64 %rd434, __local_depot95;
cvta.local.u64 %SP, %rd434;
ld.param.u64 %rd129, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEEjNS_6detail15normal_iteratorINS_7pointerINS_5tupleIilNS_9null_typeESD_SD_SD_SD_SD_SD_SD_EENS9_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESJ_EEEENSA_INSB_IjSI_SJ_SJ_EEEENS_12zip_iteratorINSC_INS_10device_ptrIiEENSP_IlEESD_SD_SD_SD_SD_SD_SD_SD_EEEENS9_13compare_firstI10ThrustLTOpIiEEEEEEEvT__param_0+40];
ld.param.u64 %rd128, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEEjNS_6detail15normal_iteratorINS_7pointerINS_5tupleIilNS_9null_typeESD_SD_SD_SD_SD_SD_SD_EENS9_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESJ_EEEENSA_INSB_IjSI_SJ_SJ_EEEENS_12zip_iteratorINSC_INS_10device_ptrIiEENSP_IlEESD_SD_SD_SD_SD_SD_SD_SD_EEEENS9_13compare_firstI10ThrustLTOpIiEEEEEEEvT__param_0+32];
ld.param.u32 %r5, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEEjNS_6detail15normal_iteratorINS_7pointerINS_5tupleIilNS_9null_typeESD_SD_SD_SD_SD_SD_SD_EENS9_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESJ_EEEENSA_INSB_IjSI_SJ_SJ_EEEENS_12zip_iteratorINSC_INS_10device_ptrIiEENSP_IlEESD_SD_SD_SD_SD_SD_SD_SD_EEEENS9_13compare_firstI10ThrustLTOpIiEEEEEEEvT__param_0+16];
ld.param.u32 %r92, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEEjNS_6detail15normal_iteratorINS_7pointerINS_5tupleIilNS_9null_typeESD_SD_SD_SD_SD_SD_SD_EENS9_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESJ_EEEENSA_INSB_IjSI_SJ_SJ_EEEENS_12zip_iteratorINSC_INS_10device_ptrIiEENSP_IlEESD_SD_SD_SD_SD_SD_SD_SD_EEEENS9_13compare_firstI10ThrustLTOpIiEEEEEEEvT__param_0];
ld.param.u64 %rd127, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEEjNS_6detail15normal_iteratorINS_7pointerINS_5tupleIilNS_9null_typeESD_SD_SD_SD_SD_SD_SD_EENS9_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESJ_EEEENSA_INSB_IjSI_SJ_SJ_EEEENS_12zip_iteratorINSC_INS_10device_ptrIiEENSP_IlEESD_SD_SD_SD_SD_SD_SD_SD_EEEENS9_13compare_firstI10ThrustLTOpIiEEEEEEEvT__param_0+24];
ld.param.u64 %rd126, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEEjNS_6detail15normal_iteratorINS_7pointerINS_5tupleIilNS_9null_typeESD_SD_SD_SD_SD_SD_SD_EENS9_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESJ_EEEENSA_INSB_IjSI_SJ_SJ_EEEENS_12zip_iteratorINSC_INS_10device_ptrIiEENSP_IlEESD_SD_SD_SD_SD_SD_SD_SD_EEEENS9_13compare_firstI10ThrustLTOpIiEEEEEEEvT__param_0+8];
ld.param.v4.u8 {%rs9, %rs10, %rs11, %rs12}, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEEjNS_6detail15normal_iteratorINS_7pointerINS_5tupleIilNS_9null_typeESD_SD_SD_SD_SD_SD_SD_EENS9_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESJ_EEEENSA_INSB_IjSI_SJ_SJ_EEEENS_12zip_iteratorINSC_INS_10device_ptrIiEENSP_IlEESD_SD_SD_SD_SD_SD_SD_SD_EEEENS9_13compare_firstI10ThrustLTOpIiEEEEEEEvT__param_0+52];
mov.u16 %rs8, %rs12;
mov.u16 %rs7, %rs11;
mov.u16 %rs6, %rs10;
mov.u16 %rs5, %rs9;
ld.param.v4.u8 {%rs13, %rs14, %rs15, %rs16}, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEEjNS_6detail15normal_iteratorINS_7pointerINS_5tupleIilNS_9null_typeESD_SD_SD_SD_SD_SD_SD_EENS9_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESJ_EEEENSA_INSB_IjSI_SJ_SJ_EEEENS_12zip_iteratorINSC_INS_10device_ptrIiEENSP_IlEESD_SD_SD_SD_SD_SD_SD_SD_EEEENS9_13compare_firstI10ThrustLTOpIiEEEEEEEvT__param_0+48];
mov.u16 %rs4, %rs16;
mov.u16 %rs3, %rs15;
mov.u16 %rs2, %rs14;
mov.u16 %rs1, %rs13;
cvta.to.global.u64 %rd1, %rd126;
cvta.to.global.u64 %rd130, %rd127;
mov.u32 %r94, %ctaid.x;
mul.wide.u32 %rd131, %r94, 4;
add.s64 %rd132, %rd130, %rd131;
neg.s32 %r95, %r92;
and.b32 %r1, %r94, %r95;
shr.s32 %r2, %r92, 1;
mul.lo.s32 %r3, %r1, 1792;
ld.global.u32 %r4, [%rd132];
ld.global.u32 %r96, [%rd132+4];
add.s32 %r97, %r3, %r96;
min.s32 %r208, %r97, %r5;
add.s32 %r98, %r94, %r2;
mul.lo.s32 %r99, %r98, 1792;
sub.s32 %r100, %r99, %r4;
min.s32 %r7, %r100, %r5;
add.s32 %r101, %r99, 1792;
sub.s32 %r102, %r101, %r96;
min.s32 %r207, %r102, %r5;
add.s32 %r103, %r92, -1;
and.b32 %r104, %r94, %r103;
setp.ne.s32	%p15, %r103, %r104;
@%p15 bra BB95_2;

add.s32 %r105, %r1, %r2;
mul.lo.s32 %r106, %r105, 1792;
min.s32 %r208, %r106, %r5;
mad.lo.s32 %r107, %r2, 2, %r1;
mul.lo.s32 %r108, %r107, 1792;
min.s32 %r207, %r108, %r5;

BB95_2:
add.s32 %r109, %r3, %r4;
sub.s32 %r13, %r207, %r7;
sub.s32 %r14, %r208, %r109;
setp.gt.u32	%p16, %r14, 1791;
mov.u32 %r273, %tid.x;
cvt.u64.u32	%rd133, %r273;
cvt.u64.u32	%rd134, %r109;
add.s64 %rd135, %rd133, %rd134;
shl.b64 %rd136, %rd135, 4;
add.s64 %rd2, %rd1, %rd136;
@%p16 bra BB95_17;
bra.uni BB95_3;

BB95_17:
ld.global.u32 %r227, [%rd2];
ld.global.u64 %rd347, [%rd2+8];
ld.global.u32 %r228, [%rd2+4096];
ld.global.u64 %rd348, [%rd2+4104];
ld.global.u32 %r230, [%rd2+8192];
ld.global.u64 %rd350, [%rd2+8200];
ld.global.u32 %r231, [%rd2+12288];
ld.global.u64 %rd351, [%rd2+12296];
ld.global.u32 %r233, [%rd2+16384];
ld.global.u64 %rd352, [%rd2+16392];
ld.global.u32 %r232, [%rd2+20480];
ld.global.u64 %rd349, [%rd2+20488];
ld.global.u32 %r229, [%rd2+24576];
ld.global.u64 %rd346, [%rd2+24584];
bra.uni BB95_18;

BB95_3:
mov.u32 %r110, 0;
mov.u64 %rd137, 0;
setp.ge.u32	%p17, %r273, %r14;
mov.u64 %rd358, %rd137;
mov.u32 %r239, %r110;
@%p17 bra BB95_5;

ld.global.u32 %r16, [%rd2];
ld.global.u64 %rd3, [%rd2+8];
mov.u64 %rd358, %rd3;
mov.u32 %r239, %r16;

BB95_5:
mov.u32 %r215, %r239;
mov.u32 %r227, %r215;
mov.u64 %rd334, %rd358;
mov.u64 %rd347, %rd334;
add.s32 %r112, %r273, 256;
setp.ge.u32	%p18, %r112, %r14;
mov.u64 %rd357, %rd137;
mov.u32 %r238, %r110;
@%p18 bra BB95_7;

ld.global.u32 %r238, [%rd2+4096];
ld.global.u64 %rd357, [%rd2+4104];

BB95_7:
mov.u32 %r228, %r238;
mov.u64 %rd348, %rd357;
add.s32 %r114, %r273, 512;
setp.ge.u32	%p19, %r114, %r14;
mov.u64 %rd356, %rd137;
mov.u32 %r237, %r110;
@%p19 bra BB95_9;

ld.global.u32 %r237, [%rd2+8192];
ld.global.u64 %rd356, [%rd2+8200];

BB95_9:
mov.u32 %r230, %r237;
mov.u64 %rd350, %rd356;
add.s32 %r116, %r273, 768;
setp.ge.u32	%p20, %r116, %r14;
mov.u64 %rd355, %rd137;
mov.u32 %r236, %r110;
@%p20 bra BB95_11;

ld.global.u32 %r236, [%rd2+12288];
ld.global.u64 %rd355, [%rd2+12296];

BB95_11:
mov.u32 %r231, %r236;
mov.u64 %rd351, %rd355;
add.s32 %r118, %r273, 1024;
setp.ge.u32	%p21, %r118, %r14;
mov.u64 %rd354, %rd137;
mov.u32 %r235, %r110;
@%p21 bra BB95_13;

ld.global.u32 %r235, [%rd2+16384];
ld.global.u64 %rd354, [%rd2+16392];

BB95_13:
mov.u32 %r233, %r235;
mov.u64 %rd352, %rd354;
add.s32 %r120, %r273, 1280;
setp.ge.u32	%p22, %r120, %r14;
mov.u64 %rd353, %rd137;
mov.u32 %r234, %r110;
@%p22 bra BB95_15;

ld.global.u32 %r234, [%rd2+20480];
ld.global.u64 %rd353, [%rd2+20488];

BB95_15:
mov.u32 %r232, %r234;
mov.u64 %rd349, %rd353;
add.s32 %r122, %r273, 1536;
setp.ge.u32	%p23, %r122, %r14;
mov.u64 %rd346, %rd137;
mov.u32 %r229, %r110;
@%p23 bra BB95_18;

ld.global.u32 %r229, [%rd2+24576];
ld.global.u64 %rd346, [%rd2+24584];

BB95_18:
@%p16 bra BB95_33;
bra.uni BB95_19;

BB95_33:
mov.u32 %r143, %tid.x;
mul.wide.u32 %rd165, %r143, 16;
mov.u64 %rd166, _ZN6thrust6system4cuda6detail4smemE;
add.s64 %rd167, %rd166, %rd165;
st.shared.u32 [%rd167], %r227;
st.shared.u32 [%rd167+4096], %r228;
st.shared.u32 [%rd167+8192], %r230;
st.shared.u32 [%rd167+12288], %r231;
st.shared.u32 [%rd167+16384], %r233;
st.shared.u32 [%rd167+20480], %r232;
st.shared.u32 [%rd167+24576], %r229;
st.shared.u64 [%rd167+8], %rd347;
st.shared.u64 [%rd167+4104], %rd348;
st.shared.u64 [%rd167+8200], %rd350;
st.shared.u64 [%rd167+12296], %rd351;
st.shared.u64 [%rd167+16392], %rd352;
st.shared.u64 [%rd167+20488], %rd349;
st.shared.u64 [%rd167+24584], %rd346;
bra.uni BB95_34;

BB95_19:
setp.ge.u32	%p25, %r273, %r14;
@%p25 bra BB95_21;

mul.wide.u32 %rd144, %r273, 16;
mov.u64 %rd145, _ZN6thrust6system4cuda6detail4smemE;
add.s64 %rd146, %rd145, %rd144;
st.shared.u32 [%rd146], %r227;
st.shared.u64 [%rd146+8], %rd347;

BB95_21:
add.s32 %r126, %r273, 256;
setp.ge.u32	%p26, %r126, %r14;
@%p26 bra BB95_23;

mul.wide.u32 %rd147, %r273, 16;
mov.u64 %rd148, _ZN6thrust6system4cuda6detail4smemE;
add.s64 %rd149, %rd148, %rd147;
st.shared.u32 [%rd149+4096], %r228;
st.shared.u64 [%rd149+4104], %rd348;

BB95_23:
add.s32 %r129, %r273, 512;
setp.ge.u32	%p27, %r129, %r14;
@%p27 bra BB95_25;

mul.wide.u32 %rd150, %r273, 16;
mov.u64 %rd151, _ZN6thrust6system4cuda6detail4smemE;
add.s64 %rd152, %rd151, %rd150;
st.shared.u32 [%rd152+8192], %r230;
st.shared.u64 [%rd152+8200], %rd350;

BB95_25:
add.s32 %r132, %r273, 768;
setp.ge.u32	%p28, %r132, %r14;
@%p28 bra BB95_27;

mul.wide.u32 %rd153, %r273, 16;
mov.u64 %rd154, _ZN6thrust6system4cuda6detail4smemE;
add.s64 %rd155, %rd154, %rd153;
st.shared.u32 [%rd155+12288], %r231;
st.shared.u64 [%rd155+12296], %rd351;

BB95_27:
add.s32 %r135, %r273, 1024;
setp.ge.u32	%p29, %r135, %r14;
@%p29 bra BB95_29;

mul.wide.u32 %rd156, %r273, 16;
mov.u64 %rd157, _ZN6thrust6system4cuda6detail4smemE;
add.s64 %rd158, %rd157, %rd156;
st.shared.u32 [%rd158+16384], %r233;
st.shared.u64 [%rd158+16392], %rd352;

BB95_29:
add.s32 %r138, %r273, 1280;
setp.ge.u32	%p30, %r138, %r14;
@%p30 bra BB95_31;

mul.wide.u32 %rd159, %r273, 16;
mov.u64 %rd160, _ZN6thrust6system4cuda6detail4smemE;
add.s64 %rd161, %rd160, %rd159;
st.shared.u32 [%rd161+20480], %r232;
st.shared.u64 [%rd161+20488], %rd349;

BB95_31:
add.s32 %r141, %r273, 1536;
setp.ge.u32	%p31, %r141, %r14;
@%p31 bra BB95_34;

mul.wide.u32 %rd162, %r273, 16;
mov.u64 %rd163, _ZN6thrust6system4cuda6detail4smemE;
add.s64 %rd164, %rd163, %rd162;
st.shared.u32 [%rd164+24576], %r229;
st.shared.u64 [%rd164+24584], %rd346;

BB95_34:
cvt.u64.u32	%rd168, %r7;
cvt.u64.u32	%rd30, %r14;
add.s64 %rd170, %rd133, %rd168;
shl.b64 %rd171, %rd170, 4;
add.s64 %rd31, %rd1, %rd171;
setp.gt.u32	%p32, %r13, 1791;
@%p32 bra BB95_49;
bra.uni BB95_35;

BB95_49:
ld.global.u32 %r258, [%rd31];
ld.global.u64 %rd378, [%rd31+8];
ld.global.u32 %r259, [%rd31+4096];
ld.global.u64 %rd379, [%rd31+4104];
ld.global.u32 %r261, [%rd31+8192];
ld.global.u64 %rd381, [%rd31+8200];
ld.global.u32 %r262, [%rd31+12288];
ld.global.u64 %rd382, [%rd31+12296];
ld.global.u32 %r264, [%rd31+16384];
ld.global.u64 %rd383, [%rd31+16392];
ld.global.u32 %r263, [%rd31+20480];
ld.global.u64 %rd380, [%rd31+20488];
ld.global.u32 %r260, [%rd31+24576];
ld.global.u64 %rd377, [%rd31+24584];
bra.uni BB95_50;

BB95_35:
mov.u32 %r144, 0;
mov.u64 %rd172, 0;
setp.ge.u32	%p33, %r273, %r13;
mov.u64 %rd389, %rd172;
mov.u32 %r270, %r144;
@%p33 bra BB95_37;

ld.global.u32 %r44, [%rd31];
ld.global.u64 %rd32, [%rd31+8];
mov.u64 %rd389, %rd32;
mov.u32 %r270, %r44;

BB95_37:
mov.u32 %r246, %r270;
mov.u32 %r258, %r246;
mov.u64 %rd365, %rd389;
mov.u64 %rd378, %rd365;
add.s32 %r146, %r273, 256;
setp.ge.u32	%p34, %r146, %r13;
mov.u64 %rd388, %rd172;
mov.u32 %r269, %r144;
@%p34 bra BB95_39;

ld.global.u32 %r269, [%rd31+4096];
ld.global.u64 %rd388, [%rd31+4104];

BB95_39:
mov.u32 %r259, %r269;
mov.u64 %rd379, %rd388;
add.s32 %r148, %r273, 512;
setp.ge.u32	%p35, %r148, %r13;
mov.u64 %rd387, %rd172;
mov.u32 %r268, %r144;
@%p35 bra BB95_41;

ld.global.u32 %r268, [%rd31+8192];
ld.global.u64 %rd387, [%rd31+8200];

BB95_41:
mov.u32 %r261, %r268;
mov.u64 %rd381, %rd387;
add.s32 %r150, %r273, 768;
setp.ge.u32	%p36, %r150, %r13;
mov.u64 %rd386, %rd172;
mov.u32 %r267, %r144;
@%p36 bra BB95_43;

ld.global.u32 %r267, [%rd31+12288];
ld.global.u64 %rd386, [%rd31+12296];

BB95_43:
mov.u32 %r262, %r267;
mov.u64 %rd382, %rd386;
add.s32 %r152, %r273, 1024;
setp.ge.u32	%p37, %r152, %r13;
mov.u64 %rd385, %rd172;
mov.u32 %r266, %r144;
@%p37 bra BB95_45;

ld.global.u32 %r266, [%rd31+16384];
ld.global.u64 %rd385, [%rd31+16392];

BB95_45:
mov.u32 %r264, %r266;
mov.u64 %rd383, %rd385;
add.s32 %r154, %r273, 1280;
setp.ge.u32	%p38, %r154, %r13;
mov.u64 %rd384, %rd172;
mov.u32 %r265, %r144;
@%p38 bra BB95_47;

ld.global.u32 %r265, [%rd31+20480];
ld.global.u64 %rd384, [%rd31+20488];

BB95_47:
mov.u32 %r263, %r265;
mov.u64 %rd380, %rd384;
add.s32 %r156, %r273, 1536;
setp.ge.u32	%p39, %r156, %r13;
mov.u64 %rd377, %rd172;
mov.u32 %r260, %r144;
@%p39 bra BB95_50;

ld.global.u32 %r260, [%rd31+24576];
ld.global.u64 %rd377, [%rd31+24584];

BB95_50:
add.s64 %rd180, %rd133, %rd30;
shl.b64 %rd181, %rd180, 4;
mov.u64 %rd182, _ZN6thrust6system4cuda6detail4smemE;
add.s64 %rd59, %rd182, %rd181;
@%p32 bra BB95_65;
bra.uni BB95_51;

BB95_65:
st.shared.u32 [%rd59], %r258;
st.shared.u32 [%rd59+4096], %r259;
st.shared.u32 [%rd59+8192], %r261;
st.shared.u32 [%rd59+12288], %r262;
st.shared.u32 [%rd59+16384], %r264;
st.shared.u32 [%rd59+20480], %r263;
st.shared.u32 [%rd59+24576], %r260;
st.shared.u64 [%rd59+8], %rd378;
st.shared.u64 [%rd59+4104], %rd379;
st.shared.u64 [%rd59+8200], %rd381;
st.shared.u64 [%rd59+12296], %rd382;
st.shared.u64 [%rd59+16392], %rd383;
st.shared.u64 [%rd59+20488], %rd380;
bra.uni BB95_66;

BB95_51:
setp.ge.u32	%p41, %r273, %r13;
@%p41 bra BB95_53;

st.shared.u32 [%rd59], %r258;
st.shared.u64 [%rd59+8], %rd378;

BB95_53:
add.s32 %r157, %r273, 256;
setp.ge.u32	%p42, %r157, %r13;
@%p42 bra BB95_55;

st.shared.u32 [%rd59+4096], %r259;
st.shared.u64 [%rd59+4104], %rd379;

BB95_55:
add.s32 %r158, %r273, 512;
setp.ge.u32	%p43, %r158, %r13;
@%p43 bra BB95_57;

st.shared.u32 [%rd59+8192], %r261;
st.shared.u64 [%rd59+8200], %rd381;

BB95_57:
add.s32 %r159, %r273, 768;
setp.ge.u32	%p44, %r159, %r13;
@%p44 bra BB95_59;

st.shared.u32 [%rd59+12288], %r262;
st.shared.u64 [%rd59+12296], %rd382;

BB95_59:
add.s32 %r160, %r273, 1024;
setp.ge.u32	%p45, %r160, %r13;
@%p45 bra BB95_61;

st.shared.u32 [%rd59+16384], %r264;
st.shared.u64 [%rd59+16392], %rd383;

BB95_61:
add.s32 %r161, %r273, 1280;
setp.ge.u32	%p46, %r161, %r13;
@%p46 bra BB95_63;

st.shared.u32 [%rd59+20480], %r263;
st.shared.u64 [%rd59+20488], %rd380;

BB95_63:
add.s32 %r162, %r273, 1536;
setp.ge.u32	%p47, %r162, %r13;
@%p47 bra BB95_67;

st.shared.u32 [%rd59+24576], %r260;

BB95_66:
st.shared.u64 [%rd59+24584], %rd377;

BB95_67:
bar.sync 0;
mul.lo.s32 %r164, %r273, 7;
add.s32 %r72, %r14, %r13;
min.u32 %r73, %r164, %r72;
setp.lt.u32	%p48, %r73, %r13;
sub.s32 %r165, %r73, %r13;
selp.b32	%r272, 0, %r165, %p48;
min.u32 %r271, %r14, %r73;
setp.ge.u32	%p49, %r272, %r271;
@%p49 bra BB95_70;

add.s32 %r76, %r73, -1;

BB95_69:
add.s32 %r166, %r271, %r272;
shr.u32 %r167, %r166, 1;
sub.s32 %r168, %r76, %r167;
cvt.u64.u32	%rd183, %r168;
add.s64 %rd184, %rd183, %rd30;
shl.b64 %rd185, %rd184, 4;
add.s64 %rd187, %rd182, %rd185;
mul.wide.u32 %rd188, %r167, 16;
add.s64 %rd189, %rd182, %rd188;
ld.shared.u32 %r169, [%rd189];
ld.shared.u32 %r170, [%rd187];
setp.lt.s32	%p50, %r170, %r169;
add.s32 %r171, %r167, 1;
selp.b32	%r272, %r272, %r171, %p50;
selp.b32	%r271, %r167, %r271, %p50;
setp.lt.u32	%p51, %r272, %r271;
@%p51 bra BB95_69;

BB95_70:
cvt.u64.u32	%rd60, %r272;
mul.wide.u32 %rd190, %r272, 16;
add.s64 %rd61, %rd182, %rd190;
shl.b64 %rd192, %rd30, 4;
add.s64 %rd62, %rd182, %rd192;
sub.s32 %r172, %r73, %r272;
cvt.u64.u32	%rd193, %r172;
add.s64 %rd63, %rd193, %rd30;
shl.b64 %rd194, %rd63, 4;
add.s64 %rd64, %rd182, %rd194;
cvt.u64.u32	%rd195, %r13;
add.s64 %rd196, %rd30, %rd195;
shl.b64 %rd197, %rd196, 4;
add.s64 %rd65, %rd182, %rd197;
ld.shared.u32 %r173, [%rd61];
ld.shared.u64 %rd198, [%rd61+8];
add.u64 %rd199, %SP, 0;
cvta.to.local.u64 %rd200, %rd199;
st.local.u64 [%rd200+8], %rd198;
st.local.u32 [%rd200], %r173;
ld.shared.u32 %r174, [%rd64];
ld.shared.u64 %rd201, [%rd64+8];
add.u64 %rd202, %SP, 16;
cvta.to.local.u64 %rd203, %rd202;
st.local.u64 [%rd203+8], %rd201;
st.local.u32 [%rd203], %r174;
mov.pred %p82, -1;
setp.ge.u64	%p53, %rd64, %rd65;
@%p53 bra BB95_73;

mov.pred %p82, 0;
setp.ge.u64	%p55, %rd61, %rd62;
@%p55 bra BB95_73;

ld.local.u32 %r175, [%rd200];
ld.local.u32 %r176, [%rd203];
setp.ge.s32	%p82, %r176, %r175;

BB95_73:
selp.b64	%rd212, %rd200, %rd203, %p82;
ld.local.u32 %r82, [%rd212];
ld.local.u64 %rd66, [%rd212+8];
@%p82 bra BB95_75;
bra.uni BB95_74;

BB95_75:
mov.u64 %rd411, %rd64;
shl.b64 %rd219, %rd60, 4;
add.s64 %rd221, %rd219, %rd182;
add.s64 %rd71, %rd221, 16;
mov.u64 %rd433, %rd71;
ld.shared.u32 %r178, [%rd61+16];
st.local.u32 [%rd200], %r178;
ld.shared.u64 %rd224, [%rd61+24];
st.local.u64 [%rd200+8], %rd224;
mov.u64 %rd400, %rd64;
mov.u64 %rd422, %rd71;
bra.uni BB95_76;

BB95_74:
mov.u64 %rd433, %rd61;
add.s64 %rd215, %rd194, %rd182;
add.s64 %rd68, %rd215, 16;
mov.u64 %rd411, %rd68;
ld.shared.u32 %r177, [%rd64+16];
st.local.u32 [%rd203], %r177;
ld.shared.u64 %rd218, [%rd64+24];
st.local.u64 [%rd203+8], %rd218;
mov.u64 %rd400, %rd68;
mov.u64 %rd422, %rd61;

BB95_76:
mov.u64 %rd76, %rd433;
mov.u64 %rd421, %rd422;
mov.u64 %rd74, %rd411;
mov.u64 %rd399, %rd400;
mov.pred %p83, -1;
setp.ge.u64	%p57, %rd399, %rd65;
@%p57 bra BB95_79;

mov.pred %p83, 0;
setp.ge.u64	%p59, %rd421, %rd62;
@%p59 bra BB95_79;

ld.local.u32 %r179, [%rd200];
ld.local.u32 %r180, [%rd203];
setp.ge.s32	%p83, %r180, %r179;

BB95_79:
selp.b64	%rd233, %rd200, %rd203, %p83;
ld.local.u32 %r83, [%rd233];
ld.local.u64 %rd77, [%rd233+8];
@%p83 bra BB95_81;
bra.uni BB95_80;

BB95_81:
add.s64 %rd421, %rd421, 16;
add.s64 %rd81, %rd76, 16;
ld.shared.u32 %r182, [%rd76+16];
st.local.u32 [%rd200], %r182;
ld.shared.u64 %rd239, [%rd76+24];
st.local.u64 [%rd200+8], %rd239;
mov.u64 %rd410, %rd74;
mov.u64 %rd432, %rd81;
bra.uni BB95_82;

BB95_80:
add.s64 %rd399, %rd399, 16;
add.s64 %rd79, %rd74, 16;
ld.shared.u32 %r181, [%rd74+16];
st.local.u32 [%rd203], %r181;
ld.shared.u64 %rd236, [%rd74+24];
st.local.u64 [%rd203+8], %rd236;
mov.u64 %rd410, %rd79;
mov.u64 %rd432, %rd76;

BB95_82:
mov.u64 %rd85, %rd432;
mov.u64 %rd420, %rd421;
mov.u64 %rd83, %rd410;
mov.u64 %rd398, %rd399;
mov.pred %p84, -1;
setp.ge.u64	%p61, %rd398, %rd65;
@%p61 bra BB95_85;

mov.pred %p84, 0;
setp.ge.u64	%p63, %rd420, %rd62;
@%p63 bra BB95_85;

ld.local.u32 %r183, [%rd200];
ld.local.u32 %r184, [%rd203];
setp.ge.s32	%p84, %r184, %r183;

BB95_85:
selp.b64	%rd248, %rd200, %rd203, %p84;
ld.local.u32 %r84, [%rd248];
ld.local.u64 %rd86, [%rd248+8];
@%p84 bra BB95_87;
bra.uni BB95_86;

BB95_87:
add.s64 %rd420, %rd420, 16;
add.s64 %rd90, %rd85, 16;
ld.shared.u32 %r186, [%rd85+16];
st.local.u32 [%rd200], %r186;
ld.shared.u64 %rd254, [%rd85+24];
st.local.u64 [%rd200+8], %rd254;
mov.u64 %rd409, %rd83;
mov.u64 %rd431, %rd90;
bra.uni BB95_88;

BB95_86:
add.s64 %rd398, %rd398, 16;
add.s64 %rd88, %rd83, 16;
ld.shared.u32 %r185, [%rd83+16];
st.local.u32 [%rd203], %r185;
ld.shared.u64 %rd251, [%rd83+24];
st.local.u64 [%rd203+8], %rd251;
mov.u64 %rd409, %rd88;
mov.u64 %rd431, %rd85;

BB95_88:
mov.u64 %rd94, %rd431;
mov.u64 %rd419, %rd420;
mov.u64 %rd92, %rd409;
mov.u64 %rd397, %rd398;
mov.pred %p85, -1;
setp.ge.u64	%p65, %rd397, %rd65;
@%p65 bra BB95_91;

mov.pred %p85, 0;
setp.ge.u64	%p67, %rd419, %rd62;
@%p67 bra BB95_91;

ld.local.u32 %r187, [%rd200];
ld.local.u32 %r188, [%rd203];
setp.ge.s32	%p85, %r188, %r187;

BB95_91:
selp.b64	%rd263, %rd200, %rd203, %p85;
ld.local.u32 %r85, [%rd263];
ld.local.u64 %rd95, [%rd263+8];
@%p85 bra BB95_93;
bra.uni BB95_92;

BB95_93:
add.s64 %rd419, %rd419, 16;
add.s64 %rd99, %rd94, 16;
ld.shared.u32 %r190, [%rd94+16];
st.local.u32 [%rd200], %r190;
ld.shared.u64 %rd269, [%rd94+24];
st.local.u64 [%rd200+8], %rd269;
mov.u64 %rd408, %rd92;
mov.u64 %rd430, %rd99;
bra.uni BB95_94;

BB95_92:
add.s64 %rd397, %rd397, 16;
add.s64 %rd97, %rd92, 16;
ld.shared.u32 %r189, [%rd92+16];
st.local.u32 [%rd203], %r189;
ld.shared.u64 %rd266, [%rd92+24];
st.local.u64 [%rd203+8], %rd266;
mov.u64 %rd408, %rd97;
mov.u64 %rd430, %rd94;

BB95_94:
mov.u64 %rd103, %rd430;
mov.u64 %rd418, %rd419;
mov.u64 %rd101, %rd408;
mov.u64 %rd396, %rd397;
mov.pred %p86, -1;
setp.ge.u64	%p69, %rd396, %rd65;
@%p69 bra BB95_97;

mov.pred %p86, 0;
setp.ge.u64	%p71, %rd418, %rd62;
@%p71 bra BB95_97;

ld.local.u32 %r191, [%rd200];
ld.local.u32 %r192, [%rd203];
setp.ge.s32	%p86, %r192, %r191;

BB95_97:
selp.b64	%rd278, %rd200, %rd203, %p86;
ld.local.u32 %r86, [%rd278];
ld.local.u64 %rd104, [%rd278+8];
@%p86 bra BB95_99;
bra.uni BB95_98;

BB95_99:
add.s64 %rd418, %rd418, 16;
add.s64 %rd108, %rd103, 16;
ld.shared.u32 %r194, [%rd103+16];
st.local.u32 [%rd200], %r194;
ld.shared.u64 %rd284, [%rd103+24];
st.local.u64 [%rd200+8], %rd284;
mov.u64 %rd407, %rd101;
mov.u64 %rd429, %rd108;
bra.uni BB95_100;

BB95_98:
add.s64 %rd396, %rd396, 16;
add.s64 %rd106, %rd101, 16;
ld.shared.u32 %r193, [%rd101+16];
st.local.u32 [%rd203], %r193;
ld.shared.u64 %rd281, [%rd101+24];
st.local.u64 [%rd203+8], %rd281;
mov.u64 %rd407, %rd106;
mov.u64 %rd429, %rd103;

BB95_100:
mov.u64 %rd112, %rd429;
mov.u64 %rd417, %rd418;
mov.u64 %rd110, %rd407;
mov.u64 %rd395, %rd396;
mov.pred %p87, -1;
setp.ge.u64	%p73, %rd395, %rd65;
@%p73 bra BB95_103;

mov.pred %p87, 0;
setp.ge.u64	%p75, %rd417, %rd62;
@%p75 bra BB95_103;

ld.local.u32 %r195, [%rd200];
ld.local.u32 %r196, [%rd203];
setp.ge.s32	%p87, %r196, %r195;

BB95_103:
selp.b64	%rd293, %rd200, %rd203, %p87;
ld.local.u32 %r87, [%rd293];
ld.local.u64 %rd113, [%rd293+8];
@%p87 bra BB95_105;
bra.uni BB95_104;

BB95_105:
add.s64 %rd417, %rd417, 16;
add.s64 %rd117, %rd112, 16;
ld.shared.u32 %r198, [%rd112+16];
st.local.u32 [%rd200], %r198;
ld.shared.u64 %rd299, [%rd112+24];
st.local.u64 [%rd200+8], %rd299;
mov.u64 %rd406, %rd110;
mov.u64 %rd428, %rd117;
bra.uni BB95_106;

BB95_104:
add.s64 %rd395, %rd395, 16;
add.s64 %rd115, %rd110, 16;
ld.shared.u32 %r197, [%rd110+16];
st.local.u32 [%rd203], %r197;
ld.shared.u64 %rd296, [%rd110+24];
st.local.u64 [%rd203+8], %rd296;
mov.u64 %rd406, %rd115;
mov.u64 %rd428, %rd112;

BB95_106:
mov.pred %p88, -1;
setp.ge.u64	%p77, %rd395, %rd65;
@%p77 bra BB95_109;

mov.pred %p88, 0;
setp.ge.u64	%p79, %rd417, %rd62;
@%p79 bra BB95_109;

ld.local.u32 %r199, [%rd200];
ld.local.u32 %r200, [%rd203];
setp.ge.s32	%p88, %r200, %r199;

BB95_109:
selp.b64	%rd308, %rd200, %rd203, %p88;
ld.local.u32 %r88, [%rd308];
ld.local.u64 %rd122, [%rd308+8];
@%p88 bra BB95_111;
bra.uni BB95_110;

BB95_111:
ld.shared.u32 %r202, [%rd428+16];
st.local.u32 [%rd200], %r202;
ld.shared.u64 %rd314, [%rd428+24];
st.local.u64 [%rd200+8], %rd314;
bra.uni BB95_112;

BB95_110:
ld.shared.u32 %r201, [%rd406+16];
st.local.u32 [%rd203], %r201;
ld.shared.u64 %rd311, [%rd406+24];
st.local.u64 [%rd203+8], %rd311;

BB95_112:
cvta.to.global.u64 %rd123, %rd128;
cvta.to.global.u64 %rd124, %rd129;
bar.sync 0;
mul.wide.u32 %rd315, %r164, 16;
add.s64 %rd317, %rd182, %rd315;
st.shared.u32 [%rd317], %r82;
st.shared.u32 [%rd317+16], %r83;
st.shared.u32 [%rd317+32], %r84;
st.shared.u32 [%rd317+48], %r85;
st.shared.u32 [%rd317+64], %r86;
st.shared.u32 [%rd317+80], %r87;
st.shared.u32 [%rd317+96], %r88;
st.shared.u64 [%rd317+8], %rd66;
st.shared.u64 [%rd317+24], %rd77;
st.shared.u64 [%rd317+40], %rd86;
st.shared.u64 [%rd317+56], %rd95;
st.shared.u64 [%rd317+72], %rd104;
st.shared.u64 [%rd317+88], %rd113;
st.shared.u64 [%rd317+104], %rd122;
bar.sync 0;
mul.lo.s32 %r205, %r94, 1792;
cvt.u64.u32	%rd125, %r205;
setp.ge.u32	%p80, %r273, %r72;
@%p80 bra BB95_114;

BB95_113:
cvt.u64.u32	%rd318, %r273;
add.s64 %rd319, %rd318, %rd125;
shl.b64 %rd320, %rd319, 2;
add.s64 %rd321, %rd123, %rd320;
shl.b64 %rd322, %rd319, 3;
add.s64 %rd323, %rd124, %rd322;
mul.wide.u32 %rd324, %r273, 16;
add.s64 %rd326, %rd182, %rd324;
ld.shared.u32 %r206, [%rd326];
st.global.u32 [%rd321], %r206;
ld.shared.u64 %rd327, [%rd326+8];
st.global.u64 [%rd323], %rd327;
add.s32 %r273, %r273, 256;
setp.lt.u32	%p81, %r273, %r72;
@%p81 bra BB95_113;

BB95_114:
bar.sync 0;
ret;
}


.visible .entry _ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24virtualized_smem_closureINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEElNS_12zip_iteratorINS_5tupleINS_10device_ptrIiEENSC_IlEENS_9null_typeESF_SF_SF_SF_SF_SF_SF_EEEENS_6detail15normal_iteratorINS_7pointerIlNSI_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESP_EEEENSJ_INSK_INSB_IilSF_SF_SF_SF_SF_SF_SF_SF_EESO_SP_SP_EEEENSI_13compare_firstI10ThrustLTOpIiEEEEEPSS_EEEEvT_(
.param .align 8 .b8 _ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24virtualized_smem_closureINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEElNS_12zip_iteratorINS_5tupleINS_10device_ptrIiEENSC_IlEENS_9null_typeESF_SF_SF_SF_SF_SF_SF_EEEENS_6detail15normal_iteratorINS_7pointerIlNSI_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESP_EEEENSJ_INSK_INSB_IilSF_SF_SF_SF_SF_SF_SF_SF_EESO_SP_SP_EEEENSI_13compare_firstI10ThrustLTOpIiEEEEEPSS_EEEEvT__param_0[72]
)
.maxntid 256, 1, 1
.minnctapersm 1
{
.local .align 8 .b8 __local_depot96[32];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<93>;
.reg .b16 %rs<4>;
.reg .b32 %r<261>;
.reg .b64 %rd<537>;


mov.u64 %rd536, __local_depot96;
cvta.local.u64 %SP, %rd536;
ld.param.u64 %rd164, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24virtualized_smem_closureINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEElNS_12zip_iteratorINS_5tupleINS_10device_ptrIiEENSC_IlEENS_9null_typeESF_SF_SF_SF_SF_SF_SF_EEEENS_6detail15normal_iteratorINS_7pointerIlNSI_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESP_EEEENSJ_INSK_INSB_IilSF_SF_SF_SF_SF_SF_SF_SF_EESO_SP_SP_EEEENSI_13compare_firstI10ThrustLTOpIiEEEEEPSS_EEEEvT__param_0+56];
ld.param.u64 %rd163, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24virtualized_smem_closureINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEElNS_12zip_iteratorINS_5tupleINS_10device_ptrIiEENSC_IlEENS_9null_typeESF_SF_SF_SF_SF_SF_SF_EEEENS_6detail15normal_iteratorINS_7pointerIlNSI_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESP_EEEENSJ_INSK_INSB_IilSF_SF_SF_SF_SF_SF_SF_SF_EESO_SP_SP_EEEENSI_13compare_firstI10ThrustLTOpIiEEEEEPSS_EEEEvT__param_0+40];
ld.param.u64 %rd158, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24virtualized_smem_closureINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEElNS_12zip_iteratorINS_5tupleINS_10device_ptrIiEENSC_IlEENS_9null_typeESF_SF_SF_SF_SF_SF_SF_EEEENS_6detail15normal_iteratorINS_7pointerIlNSI_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESP_EEEENSJ_INSK_INSB_IilSF_SF_SF_SF_SF_SF_SF_SF_EESO_SP_SP_EEEENSI_13compare_firstI10ThrustLTOpIiEEEEEPSS_EEEEvT__param_0];
ld.param.u64 %rd161, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24virtualized_smem_closureINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEElNS_12zip_iteratorINS_5tupleINS_10device_ptrIiEENSC_IlEENS_9null_typeESF_SF_SF_SF_SF_SF_SF_EEEENS_6detail15normal_iteratorINS_7pointerIlNSI_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESP_EEEENSJ_INSK_INSB_IilSF_SF_SF_SF_SF_SF_SF_SF_EESO_SP_SP_EEEENSI_13compare_firstI10ThrustLTOpIiEEEEEPSS_EEEEvT__param_0+24];
ld.param.u64 %rd165, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24virtualized_smem_closureINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEElNS_12zip_iteratorINS_5tupleINS_10device_ptrIiEENSC_IlEENS_9null_typeESF_SF_SF_SF_SF_SF_SF_EEEENS_6detail15normal_iteratorINS_7pointerIlNSI_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESP_EEEENSJ_INSK_INSB_IilSF_SF_SF_SF_SF_SF_SF_SF_EESO_SP_SP_EEEENSI_13compare_firstI10ThrustLTOpIiEEEEEPSS_EEEEvT__param_0+64];
ld.param.u64 %rd162, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24virtualized_smem_closureINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEElNS_12zip_iteratorINS_5tupleINS_10device_ptrIiEENSC_IlEENS_9null_typeESF_SF_SF_SF_SF_SF_SF_EEEENS_6detail15normal_iteratorINS_7pointerIlNSI_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESP_EEEENSJ_INSK_INSB_IilSF_SF_SF_SF_SF_SF_SF_SF_EESO_SP_SP_EEEENSI_13compare_firstI10ThrustLTOpIiEEEEEPSS_EEEEvT__param_0+32];
ld.param.u64 %rd160, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24virtualized_smem_closureINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEElNS_12zip_iteratorINS_5tupleINS_10device_ptrIiEENSC_IlEENS_9null_typeESF_SF_SF_SF_SF_SF_SF_EEEENS_6detail15normal_iteratorINS_7pointerIlNSI_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESP_EEEENSJ_INSK_INSB_IilSF_SF_SF_SF_SF_SF_SF_SF_EESO_SP_SP_EEEENSI_13compare_firstI10ThrustLTOpIiEEEEEPSS_EEEEvT__param_0+16];
ld.param.u64 %rd159, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24virtualized_smem_closureINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEElNS_12zip_iteratorINS_5tupleINS_10device_ptrIiEENSC_IlEENS_9null_typeESF_SF_SF_SF_SF_SF_SF_EEEENS_6detail15normal_iteratorINS_7pointerIlNSI_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESP_EEEENSJ_INSK_INSB_IilSF_SF_SF_SF_SF_SF_SF_SF_EESO_SP_SP_EEEENSI_13compare_firstI10ThrustLTOpIiEEEEEPSS_EEEEvT__param_0+8];
cvta.to.global.u64 %rd1, %rd159;
cvta.to.global.u64 %rd2, %rd160;
cvta.to.global.u64 %rd166, %rd162;
cvta.to.global.u64 %rd3, %rd165;
mov.u32 %r78, %ctaid.x;
cvt.u32.u64	%r1, %rd161;
cvt.u32.u64	%r79, %rd158;
mul.wide.u32 %rd167, %r78, 8;
add.s64 %rd168, %rd166, %rd167;
ld.global.u32 %r2, [%rd168];
ld.global.u32 %r80, [%rd168+8];
neg.s32 %r81, %r79;
and.b32 %r3, %r78, %r81;
shr.s32 %r4, %r79, 1;
mul.lo.s32 %r5, %r3, 1792;
add.s32 %r82, %r80, %r5;
min.s32 %r198, %r82, %r1;
add.s32 %r83, %r78, %r4;
mul.lo.s32 %r84, %r83, 1792;
sub.s32 %r85, %r84, %r2;
min.s32 %r7, %r85, %r1;
add.s32 %r86, %r84, 1792;
sub.s32 %r87, %r86, %r80;
min.s32 %r197, %r87, %r1;
add.s32 %r88, %r79, -1;
and.b32 %r89, %r78, %r88;
setp.ne.s32	%p15, %r88, %r89;
@%p15 bra BB96_2;

add.s32 %r90, %r3, %r4;
mul.lo.s32 %r91, %r90, 1792;
min.s32 %r198, %r91, %r1;
mad.lo.s32 %r92, %r4, 2, %r3;
mul.lo.s32 %r93, %r92, 1792;
min.s32 %r197, %r93, %r1;

BB96_2:
add.s32 %r94, %r5, %r2;
cvt.s64.s32	%rd169, %r197;
cvt.s64.s32	%rd4, %r7;
sub.s64 %rd5, %rd169, %rd4;
cvt.s64.s32	%rd170, %r198;
cvt.s64.s32	%rd171, %r94;
sub.s64 %rd6, %rd170, %rd171;
setp.gt.s64	%p16, %rd6, 1791;
mov.u32 %r13, %tid.x;
cvt.u64.u32	%rd535, %r13;
add.s64 %rd172, %rd535, %rd171;
shl.b64 %rd173, %rd172, 2;
add.s64 %rd8, %rd1, %rd173;
shl.b64 %rd174, %rd172, 3;
add.s64 %rd9, %rd2, %rd174;
@%p16 bra BB96_17;
bra.uni BB96_3;

BB96_17:
ld.global.u32 %r217, [%rd8];
ld.global.u64 %rd441, [%rd9];
ld.global.u32 %r218, [%rd8+1024];
ld.global.u64 %rd442, [%rd9+2048];
ld.global.u32 %r220, [%rd8+2048];
ld.global.u64 %rd444, [%rd9+4096];
ld.global.u32 %r221, [%rd8+3072];
ld.global.u64 %rd445, [%rd9+6144];
ld.global.u32 %r223, [%rd8+4096];
ld.global.u64 %rd446, [%rd9+8192];
ld.global.u32 %r222, [%rd8+5120];
ld.global.u64 %rd443, [%rd9+10240];
ld.global.u32 %r219, [%rd8+6144];
ld.global.u64 %rd440, [%rd9+12288];
bra.uni BB96_18;

BB96_3:
mov.u32 %r95, 0;
mov.u64 %rd175, 0;
setp.ge.s64	%p17, %rd535, %rd6;
mov.u64 %rd452, %rd175;
mov.u32 %r229, %r95;
@%p17 bra BB96_5;

ld.global.u32 %r14, [%rd8];
ld.global.u64 %rd10, [%rd9];
mov.u64 %rd452, %rd10;
mov.u32 %r229, %r14;

BB96_5:
mov.u32 %r205, %r229;
mov.u32 %r217, %r205;
mov.u64 %rd428, %rd452;
mov.u64 %rd441, %rd428;
cvt.u32.u64	%r97, %rd535;
add.s32 %r98, %r97, 256;
cvt.u64.u32	%rd177, %r98;
setp.ge.s64	%p18, %rd177, %rd6;
mov.u64 %rd451, %rd175;
mov.u32 %r228, %r95;
@%p18 bra BB96_7;

ld.global.u32 %r228, [%rd8+1024];
ld.global.u64 %rd451, [%rd9+2048];

BB96_7:
mov.u32 %r218, %r228;
mov.u64 %rd442, %rd451;
add.s32 %r100, %r13, 512;
cvt.u64.u32	%rd179, %r100;
setp.ge.s64	%p19, %rd179, %rd6;
mov.u64 %rd450, %rd175;
mov.u32 %r227, %r95;
@%p19 bra BB96_9;

ld.global.u32 %r227, [%rd8+2048];
ld.global.u64 %rd450, [%rd9+4096];

BB96_9:
mov.u32 %r220, %r227;
mov.u64 %rd444, %rd450;
add.s32 %r102, %r13, 768;
cvt.u64.u32	%rd181, %r102;
setp.ge.s64	%p20, %rd181, %rd6;
mov.u64 %rd449, %rd175;
mov.u32 %r226, %r95;
@%p20 bra BB96_11;

ld.global.u32 %r226, [%rd8+3072];
ld.global.u64 %rd449, [%rd9+6144];

BB96_11:
mov.u32 %r221, %r226;
mov.u64 %rd445, %rd449;
add.s32 %r104, %r13, 1024;
cvt.u64.u32	%rd183, %r104;
setp.ge.s64	%p21, %rd183, %rd6;
mov.u64 %rd448, %rd175;
mov.u32 %r225, %r95;
@%p21 bra BB96_13;

ld.global.u32 %r225, [%rd8+4096];
ld.global.u64 %rd448, [%rd9+8192];

BB96_13:
mov.u32 %r223, %r225;
mov.u64 %rd446, %rd448;
add.s32 %r106, %r13, 1280;
cvt.u64.u32	%rd185, %r106;
setp.ge.s64	%p22, %rd185, %rd6;
mov.u64 %rd447, %rd175;
mov.u32 %r224, %r95;
@%p22 bra BB96_15;

ld.global.u32 %r224, [%rd8+5120];
ld.global.u64 %rd447, [%rd9+10240];

BB96_15:
mov.u32 %r222, %r224;
mov.u64 %rd443, %rd447;
add.s32 %r108, %r13, 1536;
cvt.u64.u32	%rd187, %r108;
setp.ge.s64	%p23, %rd187, %rd6;
mov.u64 %rd440, %rd175;
mov.u32 %r219, %r95;
@%p23 bra BB96_18;

ld.global.u32 %r219, [%rd8+6144];
ld.global.u64 %rd440, [%rd9+12288];

BB96_18:
@%p16 bra BB96_33;
bra.uni BB96_19;

BB96_33:
cvt.u64.u32	%rd237, %r13;
cvt.u64.u32	%rd238, %r78;
mul.lo.s64 %rd239, %rd238, %rd164;
add.s64 %rd240, %rd237, %rd239;
shl.b64 %rd241, %rd240, 4;
add.s64 %rd242, %rd3, %rd241;
st.global.u32 [%rd242], %r217;
st.global.u32 [%rd242+4096], %r218;
st.global.u32 [%rd242+8192], %r220;
st.global.u32 [%rd242+12288], %r221;
st.global.u32 [%rd242+16384], %r223;
st.global.u32 [%rd242+20480], %r222;
st.global.u32 [%rd242+24576], %r219;
st.global.u64 [%rd242+8], %rd441;
st.global.u64 [%rd242+4104], %rd442;
st.global.u64 [%rd242+8200], %rd444;
st.global.u64 [%rd242+12296], %rd445;
st.global.u64 [%rd242+16392], %rd446;
st.global.u64 [%rd242+20488], %rd443;
st.global.u64 [%rd242+24584], %rd440;
bra.uni BB96_34;

BB96_19:
setp.ge.s64	%p25, %rd535, %rd6;
@%p25 bra BB96_21;

cvt.u64.u32	%rd190, %r78;
mul.lo.s64 %rd191, %rd190, %rd164;
add.s64 %rd192, %rd535, %rd191;
shl.b64 %rd193, %rd192, 4;
add.s64 %rd194, %rd3, %rd193;
st.global.u32 [%rd194], %r217;
st.global.u64 [%rd194+8], %rd441;

BB96_21:
add.s32 %r113, %r13, 256;
cvt.u64.u32	%rd195, %r113;
setp.ge.s64	%p26, %rd195, %rd6;
@%p26 bra BB96_23;

cvt.u64.u32	%rd197, %r78;
mul.lo.s64 %rd198, %rd197, %rd164;
add.s64 %rd199, %rd535, %rd198;
shl.b64 %rd200, %rd199, 4;
add.s64 %rd201, %rd3, %rd200;
st.global.u32 [%rd201+4096], %r218;
st.global.u64 [%rd201+4104], %rd442;

BB96_23:
add.s32 %r117, %r13, 512;
cvt.u64.u32	%rd202, %r117;
setp.ge.s64	%p27, %rd202, %rd6;
@%p27 bra BB96_25;

cvt.u64.u32	%rd204, %r78;
mul.lo.s64 %rd205, %rd204, %rd164;
add.s64 %rd206, %rd535, %rd205;
shl.b64 %rd207, %rd206, 4;
add.s64 %rd208, %rd3, %rd207;
st.global.u32 [%rd208+8192], %r220;
st.global.u64 [%rd208+8200], %rd444;

BB96_25:
add.s32 %r121, %r13, 768;
cvt.u64.u32	%rd209, %r121;
setp.ge.s64	%p28, %rd209, %rd6;
@%p28 bra BB96_27;

cvt.u64.u32	%rd211, %r78;
mul.lo.s64 %rd212, %rd211, %rd164;
add.s64 %rd213, %rd535, %rd212;
shl.b64 %rd214, %rd213, 4;
add.s64 %rd215, %rd3, %rd214;
st.global.u32 [%rd215+12288], %r221;
st.global.u64 [%rd215+12296], %rd445;

BB96_27:
add.s32 %r125, %r13, 1024;
cvt.u64.u32	%rd216, %r125;
setp.ge.s64	%p29, %rd216, %rd6;
@%p29 bra BB96_29;

cvt.u64.u32	%rd218, %r78;
mul.lo.s64 %rd219, %rd218, %rd164;
add.s64 %rd220, %rd535, %rd219;
shl.b64 %rd221, %rd220, 4;
add.s64 %rd222, %rd3, %rd221;
st.global.u32 [%rd222+16384], %r223;
st.global.u64 [%rd222+16392], %rd446;

BB96_29:
add.s32 %r129, %r13, 1280;
cvt.u64.u32	%rd223, %r129;
setp.ge.s64	%p30, %rd223, %rd6;
@%p30 bra BB96_31;

cvt.u64.u32	%rd225, %r78;
mul.lo.s64 %rd226, %rd225, %rd164;
add.s64 %rd227, %rd535, %rd226;
shl.b64 %rd228, %rd227, 4;
add.s64 %rd229, %rd3, %rd228;
st.global.u32 [%rd229+20480], %r222;
st.global.u64 [%rd229+20488], %rd443;

BB96_31:
add.s32 %r133, %r13, 1536;
cvt.u64.u32	%rd230, %r133;
setp.ge.s64	%p31, %rd230, %rd6;
@%p31 bra BB96_34;

cvt.u64.u32	%rd232, %r78;
mul.lo.s64 %rd233, %rd232, %rd164;
add.s64 %rd234, %rd535, %rd233;
shl.b64 %rd235, %rd234, 4;
add.s64 %rd236, %rd3, %rd235;
st.global.u32 [%rd236+24576], %r219;
st.global.u64 [%rd236+24584], %rd440;

BB96_34:
cvt.u64.u32	%rd243, %r78;
mul.lo.s64 %rd38, %rd243, %rd164;
add.s64 %rd39, %rd6, %rd38;
add.s64 %rd244, %rd535, %rd4;
shl.b64 %rd245, %rd244, 2;
add.s64 %rd41, %rd1, %rd245;
shl.b64 %rd246, %rd244, 3;
add.s64 %rd42, %rd2, %rd246;
setp.gt.s64	%p32, %rd5, 1791;
@%p32 bra BB96_49;
bra.uni BB96_35;

BB96_49:
ld.global.u32 %r248, [%rd41];
ld.global.u64 %rd472, [%rd42];
ld.global.u32 %r249, [%rd41+1024];
ld.global.u64 %rd473, [%rd42+2048];
ld.global.u32 %r251, [%rd41+2048];
ld.global.u64 %rd475, [%rd42+4096];
ld.global.u32 %r252, [%rd41+3072];
ld.global.u64 %rd476, [%rd42+6144];
ld.global.u32 %r254, [%rd41+4096];
ld.global.u64 %rd477, [%rd42+8192];
ld.global.u32 %r253, [%rd41+5120];
ld.global.u64 %rd474, [%rd42+10240];
ld.global.u32 %r250, [%rd41+6144];
ld.global.u64 %rd471, [%rd42+12288];
bra.uni BB96_50;

BB96_35:
mov.u32 %r139, 0;
mov.u64 %rd247, 0;
setp.ge.s64	%p33, %rd535, %rd5;
mov.u64 %rd483, %rd247;
mov.u32 %r260, %r139;
@%p33 bra BB96_37;

ld.global.u32 %r42, [%rd41];
ld.global.u64 %rd43, [%rd42];
mov.u64 %rd483, %rd43;
mov.u32 %r260, %r42;

BB96_37:
mov.u32 %r236, %r260;
mov.u32 %r248, %r236;
mov.u64 %rd459, %rd483;
mov.u64 %rd472, %rd459;
cvt.u32.u64	%r141, %rd535;
add.s32 %r142, %r141, 256;
cvt.u64.u32	%rd249, %r142;
setp.ge.s64	%p34, %rd249, %rd5;
mov.u64 %rd482, %rd247;
mov.u32 %r259, %r139;
@%p34 bra BB96_39;

ld.global.u32 %r259, [%rd41+1024];
ld.global.u64 %rd482, [%rd42+2048];

BB96_39:
mov.u32 %r249, %r259;
mov.u64 %rd473, %rd482;
add.s32 %r144, %r13, 512;
cvt.u64.u32	%rd251, %r144;
setp.ge.s64	%p35, %rd251, %rd5;
mov.u64 %rd481, %rd247;
mov.u32 %r258, %r139;
@%p35 bra BB96_41;

ld.global.u32 %r258, [%rd41+2048];
ld.global.u64 %rd481, [%rd42+4096];

BB96_41:
mov.u32 %r251, %r258;
mov.u64 %rd475, %rd481;
add.s32 %r146, %r13, 768;
cvt.u64.u32	%rd253, %r146;
setp.ge.s64	%p36, %rd253, %rd5;
mov.u64 %rd480, %rd247;
mov.u32 %r257, %r139;
@%p36 bra BB96_43;

ld.global.u32 %r257, [%rd41+3072];
ld.global.u64 %rd480, [%rd42+6144];

BB96_43:
mov.u32 %r252, %r257;
mov.u64 %rd476, %rd480;
add.s32 %r148, %r13, 1024;
cvt.u64.u32	%rd255, %r148;
setp.ge.s64	%p37, %rd255, %rd5;
mov.u64 %rd479, %rd247;
mov.u32 %r256, %r139;
@%p37 bra BB96_45;

ld.global.u32 %r256, [%rd41+4096];
ld.global.u64 %rd479, [%rd42+8192];

BB96_45:
mov.u32 %r254, %r256;
mov.u64 %rd477, %rd479;
add.s32 %r150, %r13, 1280;
cvt.u64.u32	%rd257, %r150;
setp.ge.s64	%p38, %rd257, %rd5;
mov.u64 %rd478, %rd247;
mov.u32 %r255, %r139;
@%p38 bra BB96_47;

ld.global.u32 %r255, [%rd41+5120];
ld.global.u64 %rd478, [%rd42+10240];

BB96_47:
mov.u32 %r253, %r255;
mov.u64 %rd474, %rd478;
add.s32 %r152, %r13, 1536;
cvt.u64.u32	%rd259, %r152;
setp.ge.s64	%p39, %rd259, %rd5;
mov.u64 %rd471, %rd247;
mov.u32 %r250, %r139;
@%p39 bra BB96_50;

ld.global.u32 %r250, [%rd41+6144];
ld.global.u64 %rd471, [%rd42+12288];

BB96_50:
add.s64 %rd260, %rd535, %rd39;
shl.b64 %rd261, %rd260, 4;
add.s64 %rd71, %rd3, %rd261;
@%p32 bra BB96_65;
bra.uni BB96_51;

BB96_65:
st.global.u32 [%rd71], %r248;
st.global.u32 [%rd71+4096], %r249;
st.global.u32 [%rd71+8192], %r251;
st.global.u32 [%rd71+12288], %r252;
st.global.u32 [%rd71+16384], %r254;
st.global.u32 [%rd71+20480], %r253;
st.global.u32 [%rd71+24576], %r250;
st.global.u64 [%rd71+8], %rd472;
st.global.u64 [%rd71+4104], %rd473;
st.global.u64 [%rd71+8200], %rd475;
st.global.u64 [%rd71+12296], %rd476;
st.global.u64 [%rd71+16392], %rd477;
st.global.u64 [%rd71+20488], %rd474;
bra.uni BB96_66;

BB96_51:
setp.ge.s64	%p41, %rd535, %rd5;
@%p41 bra BB96_53;

st.global.u32 [%rd71], %r248;
st.global.u64 [%rd71+8], %rd472;

BB96_53:
cvt.u32.u64	%r153, %rd535;
add.s32 %r154, %r153, 256;
cvt.u64.u32	%rd262, %r154;
setp.ge.s64	%p42, %rd262, %rd5;
@%p42 bra BB96_55;

st.global.u32 [%rd71+4096], %r249;
st.global.u64 [%rd71+4104], %rd473;

BB96_55:
add.s32 %r155, %r13, 512;
cvt.u64.u32	%rd263, %r155;
setp.ge.s64	%p43, %rd263, %rd5;
@%p43 bra BB96_57;

st.global.u32 [%rd71+8192], %r251;
st.global.u64 [%rd71+8200], %rd475;

BB96_57:
add.s32 %r156, %r13, 768;
cvt.u64.u32	%rd264, %r156;
setp.ge.s64	%p44, %rd264, %rd5;
@%p44 bra BB96_59;

st.global.u32 [%rd71+12288], %r252;
st.global.u64 [%rd71+12296], %rd476;

BB96_59:
add.s32 %r157, %r13, 1024;
cvt.u64.u32	%rd265, %r157;
setp.ge.s64	%p45, %rd265, %rd5;
@%p45 bra BB96_61;

st.global.u32 [%rd71+16384], %r254;
st.global.u64 [%rd71+16392], %rd477;

BB96_61:
add.s32 %r158, %r13, 1280;
cvt.u64.u32	%rd266, %r158;
setp.ge.s64	%p46, %rd266, %rd5;
@%p46 bra BB96_63;

st.global.u32 [%rd71+20480], %r253;
st.global.u64 [%rd71+20488], %rd474;

BB96_63:
add.s32 %r159, %r13, 1536;
cvt.u64.u32	%rd267, %r159;
setp.ge.s64	%p47, %rd267, %rd5;
@%p47 bra BB96_67;

st.global.u32 [%rd71+24576], %r250;

BB96_66:
st.global.u64 [%rd71+24584], %rd471;

BB96_67:
bar.sync 0;
mul.lo.s32 %r160, %r13, 7;
cvt.u64.u32	%rd72, %r160;
add.s64 %rd73, %rd6, %rd5;
min.s64 %rd74, %rd72, %rd73;
setp.lt.s64	%p48, %rd74, %rd5;
sub.s64 %rd268, %rd74, %rd5;
selp.b64	%rd485, 0, %rd268, %p48;
min.s64 %rd484, %rd6, %rd74;
setp.ge.s64	%p49, %rd485, %rd484;
@%p49 bra BB96_70;

add.s64 %rd269, %rd39, %rd74;
add.s64 %rd77, %rd269, -1;

BB96_69:
add.s64 %rd270, %rd484, %rd485;
shr.s64 %rd271, %rd270, 1;
sub.s64 %rd272, %rd77, %rd271;
add.s64 %rd273, %rd271, %rd38;
shl.b64 %rd274, %rd272, 4;
add.s64 %rd275, %rd3, %rd274;
shl.b64 %rd276, %rd273, 4;
add.s64 %rd277, %rd3, %rd276;
ld.global.u32 %r161, [%rd277];
ld.global.u32 %r162, [%rd275];
setp.lt.s32	%p50, %r162, %r161;
add.s64 %rd278, %rd271, 1;
selp.b64	%rd485, %rd485, %rd278, %p50;
selp.b64	%rd484, %rd271, %rd484, %p50;
setp.lt.s64	%p51, %rd485, %rd484;
@%p51 bra BB96_69;

BB96_70:
add.s64 %rd83, %rd485, %rd38;
shl.b64 %rd282, %rd83, 4;
add.s64 %rd84, %rd3, %rd282;
shl.b64 %rd283, %rd39, 4;
add.s64 %rd85, %rd3, %rd283;
add.s64 %rd284, %rd39, %rd74;
sub.s64 %rd86, %rd284, %rd485;
shl.b64 %rd285, %rd86, 4;
add.s64 %rd87, %rd3, %rd285;
add.s64 %rd286, %rd73, %rd38;
shl.b64 %rd287, %rd286, 4;
add.s64 %rd88, %rd3, %rd287;
add.u64 %rd288, %SP, 0;
cvta.to.local.u64 %rd89, %rd288;
mov.u64 %rd486, 0;
mov.pred %p52, 0;
@%p52 bra BB96_72;

BB96_71:
add.s64 %rd289, %rd89, %rd486;
mov.u16 %rs2, 0;
st.local.u8 [%rd289], %rs2;
add.s64 %rd486, %rd486, 1;
setp.lt.u64	%p53, %rd486, 16;
@%p53 bra BB96_71;

BB96_72:
ld.global.u32 %r164, [%rd84];
ld.global.u64 %rd291, [%rd84+8];
st.local.u64 [%rd89+8], %rd291;
st.local.u32 [%rd89], %r164;
add.u64 %rd294, %SP, 16;
cvta.to.local.u64 %rd92, %rd294;
mov.u64 %rd487, 0;
@%p52 bra BB96_74;

BB96_73:
add.s64 %rd295, %rd92, %rd487;
mov.u16 %rs3, 0;
st.local.u8 [%rd295], %rs3;
add.s64 %rd487, %rd487, 1;
setp.lt.u64	%p55, %rd487, 16;
@%p55 bra BB96_73;

BB96_74:
ld.global.u32 %r165, [%rd87];
ld.global.u64 %rd296, [%rd87+8];
st.local.u64 [%rd92+8], %rd296;
st.local.u32 [%rd92], %r165;
mov.pred %p86, -1;
setp.ge.u64	%p57, %rd87, %rd88;
@%p57 bra BB96_77;

mov.pred %p86, 0;
setp.ge.u64	%p59, %rd84, %rd85;
@%p59 bra BB96_77;

ld.local.u32 %r166, [%rd89];
ld.local.u32 %r167, [%rd92];
setp.ge.s32	%p86, %r167, %r166;

BB96_77:
selp.b64	%rd307, %rd89, %rd92, %p86;
ld.local.u32 %r71, [%rd307];
ld.local.u64 %rd95, [%rd307+8];
@%p86 bra BB96_79;
bra.uni BB96_78;

BB96_79:
add.s64 %rd314, %rd282, %rd3;
add.s64 %rd98, %rd314, 16;
mov.u64 %rd532, %rd98;
ld.global.u32 %r169, [%rd84+16];
st.local.u32 [%rd89], %r169;
ld.global.u64 %rd317, [%rd84+24];
st.local.u64 [%rd89+8], %rd317;
mov.u64 %rd509, %rd87;
mov.u64 %rd510, %rd87;
mov.u64 %rd533, %rd98;
bra.uni BB96_80;

BB96_78:
add.s64 %rd309, %rd285, %rd3;
add.s64 %rd96, %rd309, 16;
mov.u64 %rd509, %rd96;
ld.global.u32 %r168, [%rd87+16];
st.local.u32 [%rd92], %r168;
ld.global.u64 %rd312, [%rd87+24];
st.local.u64 [%rd92+8], %rd312;
mov.u64 %rd510, %rd96;
mov.u64 %rd532, %rd84;
mov.u64 %rd533, %rd84;

BB96_80:
mov.u64 %rd103, %rd532;
mov.u64 %rd531, %rd533;
mov.u64 %rd101, %rd509;
mov.u64 %rd508, %rd510;
mov.pred %p87, -1;
setp.ge.u64	%p61, %rd508, %rd88;
@%p61 bra BB96_83;

mov.pred %p87, 0;
setp.ge.u64	%p63, %rd531, %rd85;
@%p63 bra BB96_83;

ld.local.u32 %r170, [%rd89];
ld.local.u32 %r171, [%rd92];
setp.ge.s32	%p87, %r171, %r170;

BB96_83:
selp.b64	%rd326, %rd89, %rd92, %p87;
ld.local.u32 %r72, [%rd326];
ld.local.u64 %rd104, [%rd326+8];
@%p87 bra BB96_85;
bra.uni BB96_84;

BB96_85:
add.s64 %rd531, %rd531, 16;
add.s64 %rd108, %rd103, 16;
ld.global.u32 %r173, [%rd103+16];
st.local.u32 [%rd89], %r173;
ld.global.u64 %rd332, [%rd103+24];
st.local.u64 [%rd89+8], %rd332;
mov.u64 %rd507, %rd101;
mov.u64 %rd530, %rd108;
bra.uni BB96_86;

BB96_84:
add.s64 %rd508, %rd508, 16;
add.s64 %rd106, %rd101, 16;
ld.global.u32 %r172, [%rd101+16];
st.local.u32 [%rd92], %r172;
ld.global.u64 %rd329, [%rd101+24];
st.local.u64 [%rd92+8], %rd329;
mov.u64 %rd507, %rd106;
mov.u64 %rd530, %rd103;

BB96_86:
mov.u64 %rd112, %rd530;
mov.u64 %rd529, %rd531;
mov.u64 %rd110, %rd507;
mov.u64 %rd506, %rd508;
mov.pred %p88, -1;
setp.ge.u64	%p65, %rd506, %rd88;
@%p65 bra BB96_89;

mov.pred %p88, 0;
setp.ge.u64	%p67, %rd529, %rd85;
@%p67 bra BB96_89;

ld.local.u32 %r174, [%rd89];
ld.local.u32 %r175, [%rd92];
setp.ge.s32	%p88, %r175, %r174;

BB96_89:
selp.b64	%rd341, %rd89, %rd92, %p88;
ld.local.u32 %r73, [%rd341];
ld.local.u64 %rd113, [%rd341+8];
@%p88 bra BB96_91;
bra.uni BB96_90;

BB96_91:
add.s64 %rd529, %rd529, 16;
add.s64 %rd117, %rd112, 16;
ld.global.u32 %r177, [%rd112+16];
st.local.u32 [%rd89], %r177;
ld.global.u64 %rd347, [%rd112+24];
st.local.u64 [%rd89+8], %rd347;
mov.u64 %rd505, %rd110;
mov.u64 %rd528, %rd117;
bra.uni BB96_92;

BB96_90:
add.s64 %rd506, %rd506, 16;
add.s64 %rd115, %rd110, 16;
ld.global.u32 %r176, [%rd110+16];
st.local.u32 [%rd92], %r176;
ld.global.u64 %rd344, [%rd110+24];
st.local.u64 [%rd92+8], %rd344;
mov.u64 %rd505, %rd115;
mov.u64 %rd528, %rd112;

BB96_92:
mov.u64 %rd121, %rd528;
mov.u64 %rd527, %rd529;
mov.u64 %rd119, %rd505;
mov.u64 %rd504, %rd506;
mov.pred %p89, -1;
setp.ge.u64	%p69, %rd504, %rd88;
@%p69 bra BB96_95;

mov.pred %p89, 0;
setp.ge.u64	%p71, %rd527, %rd85;
@%p71 bra BB96_95;

ld.local.u32 %r178, [%rd89];
ld.local.u32 %r179, [%rd92];
setp.ge.s32	%p89, %r179, %r178;

BB96_95:
selp.b64	%rd356, %rd89, %rd92, %p89;
ld.local.u32 %r74, [%rd356];
ld.local.u64 %rd122, [%rd356+8];
@%p89 bra BB96_97;
bra.uni BB96_96;

BB96_97:
add.s64 %rd527, %rd527, 16;
add.s64 %rd126, %rd121, 16;
ld.global.u32 %r181, [%rd121+16];
st.local.u32 [%rd89], %r181;
ld.global.u64 %rd362, [%rd121+24];
st.local.u64 [%rd89+8], %rd362;
mov.u64 %rd503, %rd119;
mov.u64 %rd526, %rd126;
bra.uni BB96_98;

BB96_96:
add.s64 %rd504, %rd504, 16;
add.s64 %rd124, %rd119, 16;
ld.global.u32 %r180, [%rd119+16];
st.local.u32 [%rd92], %r180;
ld.global.u64 %rd359, [%rd119+24];
st.local.u64 [%rd92+8], %rd359;
mov.u64 %rd503, %rd124;
mov.u64 %rd526, %rd121;

BB96_98:
mov.u64 %rd130, %rd526;
mov.u64 %rd525, %rd527;
mov.u64 %rd128, %rd503;
mov.u64 %rd502, %rd504;
mov.pred %p90, -1;
setp.ge.u64	%p73, %rd502, %rd88;
@%p73 bra BB96_101;

mov.pred %p90, 0;
setp.ge.u64	%p75, %rd525, %rd85;
@%p75 bra BB96_101;

ld.local.u32 %r182, [%rd89];
ld.local.u32 %r183, [%rd92];
setp.ge.s32	%p90, %r183, %r182;

BB96_101:
selp.b64	%rd371, %rd89, %rd92, %p90;
ld.local.u32 %r75, [%rd371];
ld.local.u64 %rd131, [%rd371+8];
@%p90 bra BB96_103;
bra.uni BB96_102;

BB96_103:
add.s64 %rd525, %rd525, 16;
add.s64 %rd135, %rd130, 16;
ld.global.u32 %r185, [%rd130+16];
st.local.u32 [%rd89], %r185;
ld.global.u64 %rd377, [%rd130+24];
st.local.u64 [%rd89+8], %rd377;
mov.u64 %rd501, %rd128;
mov.u64 %rd524, %rd135;
bra.uni BB96_104;

BB96_102:
add.s64 %rd502, %rd502, 16;
add.s64 %rd133, %rd128, 16;
ld.global.u32 %r184, [%rd128+16];
st.local.u32 [%rd92], %r184;
ld.global.u64 %rd374, [%rd128+24];
st.local.u64 [%rd92+8], %rd374;
mov.u64 %rd501, %rd133;
mov.u64 %rd524, %rd130;

BB96_104:
mov.u64 %rd139, %rd524;
mov.u64 %rd523, %rd525;
mov.u64 %rd137, %rd501;
mov.u64 %rd500, %rd502;
mov.pred %p91, -1;
setp.ge.u64	%p77, %rd500, %rd88;
@%p77 bra BB96_107;

mov.pred %p91, 0;
setp.ge.u64	%p79, %rd523, %rd85;
@%p79 bra BB96_107;

ld.local.u32 %r186, [%rd89];
ld.local.u32 %r187, [%rd92];
setp.ge.s32	%p91, %r187, %r186;

BB96_107:
selp.b64	%rd386, %rd89, %rd92, %p91;
ld.local.u32 %r76, [%rd386];
ld.local.u64 %rd140, [%rd386+8];
@%p91 bra BB96_109;
bra.uni BB96_108;

BB96_109:
add.s64 %rd523, %rd523, 16;
add.s64 %rd144, %rd139, 16;
ld.global.u32 %r189, [%rd139+16];
st.local.u32 [%rd89], %r189;
ld.global.u64 %rd392, [%rd139+24];
st.local.u64 [%rd89+8], %rd392;
mov.u64 %rd499, %rd137;
mov.u64 %rd522, %rd144;
bra.uni BB96_110;

BB96_108:
add.s64 %rd500, %rd500, 16;
add.s64 %rd142, %rd137, 16;
ld.global.u32 %r188, [%rd137+16];
st.local.u32 [%rd92], %r188;
ld.global.u64 %rd389, [%rd137+24];
st.local.u64 [%rd92+8], %rd389;
mov.u64 %rd499, %rd142;
mov.u64 %rd522, %rd139;

BB96_110:
mov.pred %p80, -1;
setp.ge.u64	%p81, %rd500, %rd88;
mov.pred %p92, %p80;
@%p81 bra BB96_113;

setp.ge.u64	%p83, %rd523, %rd85;
mov.pred %p92, %p52;
@%p83 bra BB96_113;

ld.local.u32 %r190, [%rd89];
ld.local.u32 %r191, [%rd92];
setp.ge.s32	%p92, %r191, %r190;

BB96_113:
selp.b64	%rd401, %rd89, %rd92, %p92;
ld.local.u32 %r77, [%rd401];
ld.local.u64 %rd149, [%rd401+8];
@%p92 bra BB96_115;
bra.uni BB96_114;

BB96_115:
ld.global.u32 %r193, [%rd522+16];
st.local.u32 [%rd89], %r193;
ld.global.u64 %rd407, [%rd522+24];
st.local.u64 [%rd89+8], %rd407;
bra.uni BB96_116;

BB96_114:
ld.global.u32 %r192, [%rd499+16];
st.local.u32 [%rd92], %r192;
ld.global.u64 %rd404, [%rd499+24];
st.local.u64 [%rd92+8], %rd404;

BB96_116:
bar.sync 0;
add.s64 %rd410, %rd72, %rd38;
shl.b64 %rd411, %rd410, 4;
add.s64 %rd412, %rd3, %rd411;
st.global.u32 [%rd412], %r71;
st.global.u32 [%rd412+16], %r72;
st.global.u32 [%rd412+32], %r73;
st.global.u32 [%rd412+48], %r74;
st.global.u32 [%rd412+64], %r75;
st.global.u32 [%rd412+80], %r76;
st.global.u32 [%rd412+96], %r77;
st.global.u64 [%rd412+8], %rd95;
st.global.u64 [%rd412+24], %rd104;
st.global.u64 [%rd412+40], %rd113;
st.global.u64 [%rd412+56], %rd122;
st.global.u64 [%rd412+72], %rd131;
st.global.u64 [%rd412+88], %rd140;
st.global.u64 [%rd412+104], %rd149;
bar.sync 0;
setp.ge.s64	%p84, %rd535, %rd73;
@%p84 bra BB96_119;

cvta.to.global.u64 %rd413, %rd163;
mul.wide.u32 %rd534, %r13, 16;
mul.wide.u32 %rd415, %r78, 1792;
shl.b64 %rd416, %rd415, 4;
add.s64 %rd152, %rd413, %rd416;
mul.lo.s64 %rd417, %rd164, %rd243;
shl.b64 %rd418, %rd417, 4;
add.s64 %rd153, %rd3, %rd418;

BB96_118:
add.s64 %rd419, %rd153, %rd534;
ld.global.u32 %r196, [%rd419];
add.s64 %rd420, %rd152, %rd534;
st.global.u32 [%rd420], %r196;
ld.global.u64 %rd421, [%rd419+8];
st.global.u64 [%rd420+8], %rd421;
add.s64 %rd534, %rd534, 4096;
add.s64 %rd535, %rd535, 256;
setp.lt.s64	%p85, %rd535, %rd73;
@%p85 bra BB96_118;

BB96_119:
bar.sync 0;
ret;
}


.visible .entry _ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEElNS_12zip_iteratorINS_5tupleINS_10device_ptrIiEENSB_IlEENS_9null_typeESE_SE_SE_SE_SE_SE_SE_EEEENS_6detail15normal_iteratorINS_7pointerIlNSH_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESO_EEEENSI_INSJ_INSA_IilSE_SE_SE_SE_SE_SE_SE_SE_EESN_SO_SO_EEEENSH_13compare_firstI10ThrustLTOpIiEEEEEEEvT_(
.param .align 8 .b8 _ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEElNS_12zip_iteratorINS_5tupleINS_10device_ptrIiEENSB_IlEENS_9null_typeESE_SE_SE_SE_SE_SE_SE_EEEENS_6detail15normal_iteratorINS_7pointerIlNSH_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESO_EEEENSI_INSJ_INSA_IilSE_SE_SE_SE_SE_SE_SE_SE_EESN_SO_SO_EEEENSH_13compare_firstI10ThrustLTOpIiEEEEEEEvT__param_0[56]
)
.maxntid 256, 1, 1
.minnctapersm 1
{
.local .align 8 .b8 __local_depot97[32];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<89>;
.reg .b16 %rs<17>;
.reg .b32 %r<250>;
.reg .b64 %rd<475>;


mov.u64 %rd474, __local_depot97;
cvta.local.u64 %SP, %rd474;
ld.param.u64 %rd159, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEElNS_12zip_iteratorINS_5tupleINS_10device_ptrIiEENSB_IlEENS_9null_typeESE_SE_SE_SE_SE_SE_SE_EEEENS_6detail15normal_iteratorINS_7pointerIlNSH_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESO_EEEENSI_INSJ_INSA_IilSE_SE_SE_SE_SE_SE_SE_SE_EESN_SO_SO_EEEENSH_13compare_firstI10ThrustLTOpIiEEEEEEEvT__param_0+40];
ld.param.u64 %rd154, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEElNS_12zip_iteratorINS_5tupleINS_10device_ptrIiEENSB_IlEENS_9null_typeESE_SE_SE_SE_SE_SE_SE_EEEENS_6detail15normal_iteratorINS_7pointerIlNSH_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESO_EEEENSI_INSJ_INSA_IilSE_SE_SE_SE_SE_SE_SE_SE_EESN_SO_SO_EEEENSH_13compare_firstI10ThrustLTOpIiEEEEEEEvT__param_0];
ld.param.u64 %rd157, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEElNS_12zip_iteratorINS_5tupleINS_10device_ptrIiEENSB_IlEENS_9null_typeESE_SE_SE_SE_SE_SE_SE_EEEENS_6detail15normal_iteratorINS_7pointerIlNSH_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESO_EEEENSI_INSJ_INSA_IilSE_SE_SE_SE_SE_SE_SE_SE_EESN_SO_SO_EEEENSH_13compare_firstI10ThrustLTOpIiEEEEEEEvT__param_0+24];
ld.param.u64 %rd158, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEElNS_12zip_iteratorINS_5tupleINS_10device_ptrIiEENSB_IlEENS_9null_typeESE_SE_SE_SE_SE_SE_SE_EEEENS_6detail15normal_iteratorINS_7pointerIlNSH_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESO_EEEENSI_INSJ_INSA_IilSE_SE_SE_SE_SE_SE_SE_SE_EESN_SO_SO_EEEENSH_13compare_firstI10ThrustLTOpIiEEEEEEEvT__param_0+32];
ld.param.u64 %rd156, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEElNS_12zip_iteratorINS_5tupleINS_10device_ptrIiEENSB_IlEENS_9null_typeESE_SE_SE_SE_SE_SE_SE_EEEENS_6detail15normal_iteratorINS_7pointerIlNSH_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESO_EEEENSI_INSJ_INSA_IilSE_SE_SE_SE_SE_SE_SE_SE_EESN_SO_SO_EEEENSH_13compare_firstI10ThrustLTOpIiEEEEEEEvT__param_0+16];
ld.param.u64 %rd155, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEElNS_12zip_iteratorINS_5tupleINS_10device_ptrIiEENSB_IlEENS_9null_typeESE_SE_SE_SE_SE_SE_SE_EEEENS_6detail15normal_iteratorINS_7pointerIlNSH_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESO_EEEENSI_INSJ_INSA_IilSE_SE_SE_SE_SE_SE_SE_SE_EESN_SO_SO_EEEENSH_13compare_firstI10ThrustLTOpIiEEEEEEEvT__param_0+8];
cvta.to.global.u64 %rd1, %rd155;
cvta.to.global.u64 %rd2, %rd156;
cvta.to.global.u64 %rd160, %rd158;
cvt.u32.u64	%r1, %rd157;
cvt.u32.u64	%r78, %rd154;
mov.u32 %r79, %ctaid.x;
mul.wide.u32 %rd161, %r79, 8;
add.s64 %rd162, %rd160, %rd161;
ld.global.u32 %r2, [%rd162];
ld.global.u32 %r80, [%rd162+8];
neg.s32 %r81, %r78;
and.b32 %r3, %r79, %r81;
shr.s32 %r4, %r78, 1;
mul.lo.s32 %r5, %r3, 1792;
add.s32 %r82, %r80, %r5;
min.s32 %r187, %r82, %r1;
add.s32 %r83, %r79, %r4;
mul.lo.s32 %r84, %r83, 1792;
sub.s32 %r85, %r84, %r2;
min.s32 %r7, %r85, %r1;
add.s32 %r86, %r84, 1792;
sub.s32 %r87, %r86, %r80;
min.s32 %r186, %r87, %r1;
add.s32 %r88, %r78, -1;
and.b32 %r89, %r79, %r88;
setp.ne.s32	%p15, %r88, %r89;
@%p15 bra BB97_2;

add.s32 %r90, %r3, %r4;
mul.lo.s32 %r91, %r90, 1792;
min.s32 %r187, %r91, %r1;
mad.lo.s32 %r92, %r4, 2, %r3;
mul.lo.s32 %r93, %r92, 1792;
min.s32 %r186, %r93, %r1;

BB97_2:
add.s32 %r94, %r5, %r2;
cvt.s64.s32	%rd163, %r186;
cvt.s64.s32	%rd3, %r7;
sub.s64 %rd4, %rd163, %rd3;
cvt.s64.s32	%rd164, %r187;
cvt.s64.s32	%rd165, %r94;
sub.s64 %rd5, %rd164, %rd165;
setp.gt.s64	%p16, %rd5, 1791;
mov.u32 %r13, %tid.x;
cvt.u64.u32	%rd473, %r13;
add.s64 %rd166, %rd473, %rd165;
shl.b64 %rd167, %rd166, 2;
add.s64 %rd7, %rd1, %rd167;
shl.b64 %rd168, %rd166, 3;
add.s64 %rd8, %rd2, %rd168;
@%p16 bra BB97_17;
bra.uni BB97_3;

BB97_17:
ld.global.u32 %r206, [%rd7];
ld.global.u64 %rd402, [%rd8];
ld.global.u32 %r207, [%rd7+1024];
ld.global.u64 %rd403, [%rd8+2048];
ld.global.u32 %r209, [%rd7+2048];
ld.global.u64 %rd405, [%rd8+4096];
ld.global.u32 %r210, [%rd7+3072];
ld.global.u64 %rd406, [%rd8+6144];
ld.global.u32 %r212, [%rd7+4096];
ld.global.u64 %rd407, [%rd8+8192];
ld.global.u32 %r211, [%rd7+5120];
ld.global.u64 %rd404, [%rd8+10240];
ld.global.u32 %r208, [%rd7+6144];
ld.global.u64 %rd401, [%rd8+12288];
bra.uni BB97_18;

BB97_3:
mov.u32 %r95, 0;
mov.u64 %rd169, 0;
setp.ge.s64	%p17, %rd473, %rd5;
mov.u64 %rd413, %rd169;
mov.u32 %r218, %r95;
@%p17 bra BB97_5;

ld.global.u32 %r14, [%rd7];
ld.global.u64 %rd9, [%rd8];
mov.u64 %rd413, %rd9;
mov.u32 %r218, %r14;

BB97_5:
mov.u32 %r194, %r218;
mov.u32 %r206, %r194;
mov.u64 %rd389, %rd413;
mov.u64 %rd402, %rd389;
cvt.u32.u64	%r97, %rd473;
add.s32 %r98, %r97, 256;
cvt.u64.u32	%rd171, %r98;
setp.ge.s64	%p18, %rd171, %rd5;
mov.u64 %rd412, %rd169;
mov.u32 %r217, %r95;
@%p18 bra BB97_7;

ld.global.u32 %r217, [%rd7+1024];
ld.global.u64 %rd412, [%rd8+2048];

BB97_7:
mov.u32 %r207, %r217;
mov.u64 %rd403, %rd412;
add.s32 %r100, %r13, 512;
cvt.u64.u32	%rd173, %r100;
setp.ge.s64	%p19, %rd173, %rd5;
mov.u64 %rd411, %rd169;
mov.u32 %r216, %r95;
@%p19 bra BB97_9;

ld.global.u32 %r216, [%rd7+2048];
ld.global.u64 %rd411, [%rd8+4096];

BB97_9:
mov.u32 %r209, %r216;
mov.u64 %rd405, %rd411;
add.s32 %r102, %r13, 768;
cvt.u64.u32	%rd175, %r102;
setp.ge.s64	%p20, %rd175, %rd5;
mov.u64 %rd410, %rd169;
mov.u32 %r215, %r95;
@%p20 bra BB97_11;

ld.global.u32 %r215, [%rd7+3072];
ld.global.u64 %rd410, [%rd8+6144];

BB97_11:
mov.u32 %r210, %r215;
mov.u64 %rd406, %rd410;
add.s32 %r104, %r13, 1024;
cvt.u64.u32	%rd177, %r104;
setp.ge.s64	%p21, %rd177, %rd5;
mov.u64 %rd409, %rd169;
mov.u32 %r214, %r95;
@%p21 bra BB97_13;

ld.global.u32 %r214, [%rd7+4096];
ld.global.u64 %rd409, [%rd8+8192];

BB97_13:
mov.u32 %r212, %r214;
mov.u64 %rd407, %rd409;
add.s32 %r106, %r13, 1280;
cvt.u64.u32	%rd179, %r106;
setp.ge.s64	%p22, %rd179, %rd5;
mov.u64 %rd408, %rd169;
mov.u32 %r213, %r95;
@%p22 bra BB97_15;

ld.global.u32 %r213, [%rd7+5120];
ld.global.u64 %rd408, [%rd8+10240];

BB97_15:
mov.u32 %r211, %r213;
mov.u64 %rd404, %rd408;
add.s32 %r108, %r13, 1536;
cvt.u64.u32	%rd181, %r108;
setp.ge.s64	%p23, %rd181, %rd5;
mov.u64 %rd401, %rd169;
mov.u32 %r208, %r95;
@%p23 bra BB97_18;

ld.global.u32 %r208, [%rd7+6144];
ld.global.u64 %rd401, [%rd8+12288];

BB97_18:
@%p16 bra BB97_33;
bra.uni BB97_19;

BB97_33:
mul.wide.u32 %rd210, %r13, 16;
mov.u64 %rd211, _ZN6thrust6system4cuda6detail4smemE;
add.s64 %rd212, %rd211, %rd210;
st.shared.u32 [%rd212], %r206;
st.shared.u32 [%rd212+4096], %r207;
st.shared.u32 [%rd212+8192], %r209;
st.shared.u32 [%rd212+12288], %r210;
st.shared.u32 [%rd212+16384], %r212;
st.shared.u32 [%rd212+20480], %r211;
st.shared.u32 [%rd212+24576], %r208;
st.shared.u64 [%rd212+8], %rd402;
st.shared.u64 [%rd212+4104], %rd403;
st.shared.u64 [%rd212+8200], %rd405;
st.shared.u64 [%rd212+12296], %rd406;
st.shared.u64 [%rd212+16392], %rd407;
st.shared.u64 [%rd212+20488], %rd404;
st.shared.u64 [%rd212+24584], %rd401;
bra.uni BB97_34;

BB97_19:
setp.ge.s64	%p25, %rd473, %rd5;
@%p25 bra BB97_21;

mul.wide.u32 %rd183, %r13, 16;
mov.u64 %rd184, _ZN6thrust6system4cuda6detail4smemE;
add.s64 %rd185, %rd184, %rd183;
st.shared.u32 [%rd185], %r206;
st.shared.u64 [%rd185+8], %rd402;

BB97_21:
add.s32 %r112, %r13, 256;
cvt.u64.u32	%rd186, %r112;
setp.ge.s64	%p26, %rd186, %rd5;
@%p26 bra BB97_23;

mul.wide.u32 %rd187, %r13, 16;
mov.u64 %rd188, _ZN6thrust6system4cuda6detail4smemE;
add.s64 %rd189, %rd188, %rd187;
st.shared.u32 [%rd189+4096], %r207;
st.shared.u64 [%rd189+4104], %rd403;

BB97_23:
add.s32 %r115, %r13, 512;
cvt.u64.u32	%rd190, %r115;
setp.ge.s64	%p27, %rd190, %rd5;
@%p27 bra BB97_25;

mul.wide.u32 %rd191, %r13, 16;
mov.u64 %rd192, _ZN6thrust6system4cuda6detail4smemE;
add.s64 %rd193, %rd192, %rd191;
st.shared.u32 [%rd193+8192], %r209;
st.shared.u64 [%rd193+8200], %rd405;

BB97_25:
add.s32 %r118, %r13, 768;
cvt.u64.u32	%rd194, %r118;
setp.ge.s64	%p28, %rd194, %rd5;
@%p28 bra BB97_27;

mul.wide.u32 %rd195, %r13, 16;
mov.u64 %rd196, _ZN6thrust6system4cuda6detail4smemE;
add.s64 %rd197, %rd196, %rd195;
st.shared.u32 [%rd197+12288], %r210;
st.shared.u64 [%rd197+12296], %rd406;

BB97_27:
add.s32 %r121, %r13, 1024;
cvt.u64.u32	%rd198, %r121;
setp.ge.s64	%p29, %rd198, %rd5;
@%p29 bra BB97_29;

mul.wide.u32 %rd199, %r13, 16;
mov.u64 %rd200, _ZN6thrust6system4cuda6detail4smemE;
add.s64 %rd201, %rd200, %rd199;
st.shared.u32 [%rd201+16384], %r212;
st.shared.u64 [%rd201+16392], %rd407;

BB97_29:
add.s32 %r124, %r13, 1280;
cvt.u64.u32	%rd202, %r124;
setp.ge.s64	%p30, %rd202, %rd5;
@%p30 bra BB97_31;

mul.wide.u32 %rd203, %r13, 16;
mov.u64 %rd204, _ZN6thrust6system4cuda6detail4smemE;
add.s64 %rd205, %rd204, %rd203;
st.shared.u32 [%rd205+20480], %r211;
st.shared.u64 [%rd205+20488], %rd404;

BB97_31:
add.s32 %r127, %r13, 1536;
cvt.u64.u32	%rd206, %r127;
setp.ge.s64	%p31, %rd206, %rd5;
@%p31 bra BB97_34;

mul.wide.u32 %rd207, %r13, 16;
mov.u64 %rd208, _ZN6thrust6system4cuda6detail4smemE;
add.s64 %rd209, %rd208, %rd207;
st.shared.u32 [%rd209+24576], %r208;
st.shared.u64 [%rd209+24584], %rd401;

BB97_34:
setp.gt.s64	%p32, %rd4, 1791;
add.s64 %rd213, %rd473, %rd3;
shl.b64 %rd214, %rd213, 2;
add.s64 %rd37, %rd1, %rd214;
shl.b64 %rd215, %rd213, 3;
add.s64 %rd38, %rd2, %rd215;
@%p32 bra BB97_49;
bra.uni BB97_35;

BB97_49:
ld.global.u32 %r237, [%rd37];
ld.global.u64 %rd433, [%rd38];
ld.global.u32 %r238, [%rd37+1024];
ld.global.u64 %rd434, [%rd38+2048];
ld.global.u32 %r240, [%rd37+2048];
ld.global.u64 %rd436, [%rd38+4096];
ld.global.u32 %r241, [%rd37+3072];
ld.global.u64 %rd437, [%rd38+6144];
ld.global.u32 %r243, [%rd37+4096];
ld.global.u64 %rd438, [%rd38+8192];
ld.global.u32 %r242, [%rd37+5120];
ld.global.u64 %rd435, [%rd38+10240];
ld.global.u32 %r239, [%rd37+6144];
ld.global.u64 %rd432, [%rd38+12288];
bra.uni BB97_50;

BB97_35:
mov.u32 %r130, 0;
mov.u64 %rd216, 0;
setp.ge.s64	%p33, %rd473, %rd4;
mov.u64 %rd444, %rd216;
mov.u32 %r249, %r130;
@%p33 bra BB97_37;

ld.global.u32 %r42, [%rd37];
ld.global.u64 %rd39, [%rd38];
mov.u64 %rd444, %rd39;
mov.u32 %r249, %r42;

BB97_37:
mov.u32 %r225, %r249;
mov.u32 %r237, %r225;
mov.u64 %rd420, %rd444;
mov.u64 %rd433, %rd420;
cvt.u32.u64	%r132, %rd473;
add.s32 %r133, %r132, 256;
cvt.u64.u32	%rd218, %r133;
setp.ge.s64	%p34, %rd218, %rd4;
mov.u64 %rd443, %rd216;
mov.u32 %r248, %r130;
@%p34 bra BB97_39;

ld.global.u32 %r248, [%rd37+1024];
ld.global.u64 %rd443, [%rd38+2048];

BB97_39:
mov.u32 %r238, %r248;
mov.u64 %rd434, %rd443;
add.s32 %r135, %r13, 512;
cvt.u64.u32	%rd220, %r135;
setp.ge.s64	%p35, %rd220, %rd4;
mov.u64 %rd442, %rd216;
mov.u32 %r247, %r130;
@%p35 bra BB97_41;

ld.global.u32 %r247, [%rd37+2048];
ld.global.u64 %rd442, [%rd38+4096];

BB97_41:
mov.u32 %r240, %r247;
mov.u64 %rd436, %rd442;
add.s32 %r137, %r13, 768;
cvt.u64.u32	%rd222, %r137;
setp.ge.s64	%p36, %rd222, %rd4;
mov.u64 %rd441, %rd216;
mov.u32 %r246, %r130;
@%p36 bra BB97_43;

ld.global.u32 %r246, [%rd37+3072];
ld.global.u64 %rd441, [%rd38+6144];

BB97_43:
mov.u32 %r241, %r246;
mov.u64 %rd437, %rd441;
add.s32 %r139, %r13, 1024;
cvt.u64.u32	%rd224, %r139;
setp.ge.s64	%p37, %rd224, %rd4;
mov.u64 %rd440, %rd216;
mov.u32 %r245, %r130;
@%p37 bra BB97_45;

ld.global.u32 %r245, [%rd37+4096];
ld.global.u64 %rd440, [%rd38+8192];

BB97_45:
mov.u32 %r243, %r245;
mov.u64 %rd438, %rd440;
add.s32 %r141, %r13, 1280;
cvt.u64.u32	%rd226, %r141;
setp.ge.s64	%p38, %rd226, %rd4;
mov.u64 %rd439, %rd216;
mov.u32 %r244, %r130;
@%p38 bra BB97_47;

ld.global.u32 %r244, [%rd37+5120];
ld.global.u64 %rd439, [%rd38+10240];

BB97_47:
mov.u32 %r242, %r244;
mov.u64 %rd435, %rd439;
add.s32 %r143, %r13, 1536;
cvt.u64.u32	%rd228, %r143;
setp.ge.s64	%p39, %rd228, %rd4;
mov.u64 %rd432, %rd216;
mov.u32 %r239, %r130;
@%p39 bra BB97_50;

ld.global.u32 %r239, [%rd37+6144];
ld.global.u64 %rd432, [%rd38+12288];

BB97_50:
add.s64 %rd229, %rd473, %rd5;
shl.b64 %rd230, %rd229, 4;
mov.u64 %rd231, _ZN6thrust6system4cuda6detail4smemE;
add.s64 %rd67, %rd231, %rd230;
@%p32 bra BB97_65;
bra.uni BB97_51;

BB97_65:
st.shared.u32 [%rd67], %r237;
st.shared.u32 [%rd67+4096], %r238;
st.shared.u32 [%rd67+8192], %r240;
st.shared.u32 [%rd67+12288], %r241;
st.shared.u32 [%rd67+16384], %r243;
st.shared.u32 [%rd67+20480], %r242;
st.shared.u32 [%rd67+24576], %r239;
st.shared.u64 [%rd67+8], %rd433;
st.shared.u64 [%rd67+4104], %rd434;
st.shared.u64 [%rd67+8200], %rd436;
st.shared.u64 [%rd67+12296], %rd437;
st.shared.u64 [%rd67+16392], %rd438;
st.shared.u64 [%rd67+20488], %rd435;
bra.uni BB97_66;

BB97_51:
setp.ge.s64	%p41, %rd473, %rd4;
@%p41 bra BB97_53;

st.shared.u32 [%rd67], %r237;
st.shared.u64 [%rd67+8], %rd433;

BB97_53:
cvt.u32.u64	%r144, %rd473;
add.s32 %r145, %r144, 256;
cvt.u64.u32	%rd232, %r145;
setp.ge.s64	%p42, %rd232, %rd4;
@%p42 bra BB97_55;

st.shared.u32 [%rd67+4096], %r238;
st.shared.u64 [%rd67+4104], %rd434;

BB97_55:
add.s32 %r146, %r13, 512;
cvt.u64.u32	%rd233, %r146;
setp.ge.s64	%p43, %rd233, %rd4;
@%p43 bra BB97_57;

st.shared.u32 [%rd67+8192], %r240;
st.shared.u64 [%rd67+8200], %rd436;

BB97_57:
add.s32 %r147, %r13, 768;
cvt.u64.u32	%rd234, %r147;
setp.ge.s64	%p44, %rd234, %rd4;
@%p44 bra BB97_59;

st.shared.u32 [%rd67+12288], %r241;
st.shared.u64 [%rd67+12296], %rd437;

BB97_59:
add.s32 %r148, %r13, 1024;
cvt.u64.u32	%rd235, %r148;
setp.ge.s64	%p45, %rd235, %rd4;
@%p45 bra BB97_61;

st.shared.u32 [%rd67+16384], %r243;
st.shared.u64 [%rd67+16392], %rd438;

BB97_61:
add.s32 %r149, %r13, 1280;
cvt.u64.u32	%rd236, %r149;
setp.ge.s64	%p46, %rd236, %rd4;
@%p46 bra BB97_63;

st.shared.u32 [%rd67+20480], %r242;
st.shared.u64 [%rd67+20488], %rd435;

BB97_63:
add.s32 %r150, %r13, 1536;
cvt.u64.u32	%rd237, %r150;
setp.ge.s64	%p47, %rd237, %rd4;
@%p47 bra BB97_67;

st.shared.u32 [%rd67+24576], %r239;

BB97_66:
st.shared.u64 [%rd67+24584], %rd432;

BB97_67:
bar.sync 0;
mul.lo.s32 %r151, %r13, 7;
cvt.u64.u32	%rd68, %r151;
add.s64 %rd69, %rd5, %rd4;
min.s64 %rd70, %rd68, %rd69;
setp.lt.s64	%p48, %rd70, %rd4;
sub.s64 %rd238, %rd70, %rd4;
selp.b64	%rd446, 0, %rd238, %p48;
min.s64 %rd445, %rd5, %rd70;
setp.ge.s64	%p49, %rd446, %rd445;
@%p49 bra BB97_70;

add.s64 %rd239, %rd5, %rd70;
add.s64 %rd73, %rd239, -1;

BB97_69:
add.s64 %rd240, %rd445, %rd446;
shr.s64 %rd241, %rd240, 1;
sub.s64 %rd242, %rd73, %rd241;
shl.b64 %rd243, %rd242, 4;
add.s64 %rd245, %rd231, %rd243;
shl.b64 %rd246, %rd241, 4;
add.s64 %rd247, %rd231, %rd246;
ld.shared.u32 %r152, [%rd247];
ld.shared.u32 %r153, [%rd245];
setp.lt.s32	%p50, %r153, %r152;
add.s64 %rd248, %rd241, 1;
selp.b64	%rd446, %rd446, %rd248, %p50;
selp.b64	%rd445, %rd241, %rd445, %p50;
setp.lt.s64	%p51, %rd446, %rd445;
@%p51 bra BB97_69;

BB97_70:
shl.b64 %rd249, %rd446, 4;
add.s64 %rd81, %rd231, %rd249;
mov.u64 %rd459, %rd81;
shl.b64 %rd251, %rd5, 4;
add.s64 %rd82, %rd231, %rd251;
add.s64 %rd252, %rd70, %rd5;
sub.s64 %rd83, %rd252, %rd446;
shl.b64 %rd253, %rd83, 4;
add.s64 %rd86, %rd231, %rd253;
mov.u64 %rd447, %rd86;
ld.shared.u32 %r154, [%rd81];
ld.shared.u64 %rd254, [%rd81+8];
add.u64 %rd255, %SP, 0;
cvta.to.local.u64 %rd256, %rd255;
st.local.u64 [%rd256+8], %rd254;
st.local.u32 [%rd256], %r154;
ld.shared.u32 %r155, [%rd86];
ld.shared.u64 %rd257, [%rd86+8];
add.u64 %rd258, %SP, 16;
cvta.to.local.u64 %rd259, %rd258;
st.local.u64 [%rd259+8], %rd257;
st.local.u32 [%rd259], %r155;
shl.b64 %rd260, %rd69, 4;
add.s64 %rd87, %rd231, %rd260;
mov.pred %p82, -1;
setp.ge.u64	%p53, %rd86, %rd87;
@%p53 bra BB97_73;

mov.pred %p82, 0;
setp.ge.u64	%p55, %rd81, %rd82;
@%p55 bra BB97_73;

ld.local.u32 %r156, [%rd256];
ld.local.u32 %r157, [%rd259];
setp.ge.s32	%p82, %r157, %r156;

BB97_73:
selp.b64	%rd269, %rd256, %rd259, %p82;
ld.local.u32 %r71, [%rd269];
ld.local.u64 %rd88, [%rd269+8];
@%p82 bra BB97_75;
bra.uni BB97_74;

BB97_75:
mov.u64 %rd458, %rd86;
add.s64 %rd278, %rd249, %rd231;
add.s64 %rd459, %rd278, 16;
mov.u64 %rd470, %rd459;
ld.shared.u32 %r159, [%rd81+16];
st.local.u32 [%rd256], %r159;
ld.shared.u64 %rd281, [%rd81+24];
st.local.u64 [%rd256+8], %rd281;
bra.uni BB97_76;

BB97_74:
mov.u64 %rd470, %rd81;
add.s64 %rd272, %rd253, %rd231;
add.s64 %rd447, %rd272, 16;
mov.u64 %rd458, %rd447;
ld.shared.u32 %r158, [%rd86+16];
st.local.u32 [%rd259], %r158;
ld.shared.u64 %rd275, [%rd86+24];
st.local.u64 [%rd259+8], %rd275;

BB97_76:
mov.u64 %rd98, %rd470;
mov.u64 %rd96, %rd458;
mov.pred %p83, -1;
setp.ge.u64	%p57, %rd447, %rd87;
@%p57 bra BB97_79;

mov.pred %p83, 0;
setp.ge.u64	%p59, %rd459, %rd82;
@%p59 bra BB97_79;

ld.local.u32 %r160, [%rd256];
ld.local.u32 %r161, [%rd259];
setp.ge.s32	%p83, %r161, %r160;

BB97_79:
selp.b64	%rd290, %rd256, %rd259, %p83;
ld.local.u32 %r72, [%rd290];
ld.local.u64 %rd99, [%rd290+8];
@%p83 bra BB97_81;
bra.uni BB97_80;

BB97_81:
add.s64 %rd459, %rd459, 16;
add.s64 %rd103, %rd98, 16;
ld.shared.u32 %r163, [%rd98+16];
st.local.u32 [%rd256], %r163;
ld.shared.u64 %rd296, [%rd98+24];
st.local.u64 [%rd256+8], %rd296;
mov.u64 %rd457, %rd96;
mov.u64 %rd469, %rd103;
bra.uni BB97_82;

BB97_80:
add.s64 %rd447, %rd447, 16;
add.s64 %rd101, %rd96, 16;
ld.shared.u32 %r162, [%rd96+16];
st.local.u32 [%rd259], %r162;
ld.shared.u64 %rd293, [%rd96+24];
st.local.u64 [%rd259+8], %rd293;
mov.u64 %rd457, %rd101;
mov.u64 %rd469, %rd98;

BB97_82:
mov.u64 %rd107, %rd469;
mov.u64 %rd105, %rd457;
mov.pred %p84, -1;
setp.ge.u64	%p61, %rd447, %rd87;
@%p61 bra BB97_85;

mov.pred %p84, 0;
setp.ge.u64	%p63, %rd459, %rd82;
@%p63 bra BB97_85;

ld.local.u32 %r164, [%rd256];
ld.local.u32 %r165, [%rd259];
setp.ge.s32	%p84, %r165, %r164;

BB97_85:
selp.b64	%rd305, %rd256, %rd259, %p84;
ld.local.u32 %r73, [%rd305];
ld.local.u64 %rd108, [%rd305+8];
@%p84 bra BB97_87;
bra.uni BB97_86;

BB97_87:
add.s64 %rd459, %rd459, 16;
add.s64 %rd112, %rd107, 16;
ld.shared.u32 %r167, [%rd107+16];
st.local.u32 [%rd256], %r167;
ld.shared.u64 %rd311, [%rd107+24];
st.local.u64 [%rd256+8], %rd311;
mov.u64 %rd456, %rd105;
mov.u64 %rd468, %rd112;
bra.uni BB97_88;

BB97_86:
add.s64 %rd447, %rd447, 16;
add.s64 %rd110, %rd105, 16;
ld.shared.u32 %r166, [%rd105+16];
st.local.u32 [%rd259], %r166;
ld.shared.u64 %rd308, [%rd105+24];
st.local.u64 [%rd259+8], %rd308;
mov.u64 %rd456, %rd110;
mov.u64 %rd468, %rd107;

BB97_88:
mov.u64 %rd116, %rd468;
mov.u64 %rd114, %rd456;
mov.pred %p85, -1;
setp.ge.u64	%p65, %rd447, %rd87;
@%p65 bra BB97_91;

mov.pred %p85, 0;
setp.ge.u64	%p67, %rd459, %rd82;
@%p67 bra BB97_91;

ld.local.u32 %r168, [%rd256];
ld.local.u32 %r169, [%rd259];
setp.ge.s32	%p85, %r169, %r168;

BB97_91:
selp.b64	%rd320, %rd256, %rd259, %p85;
ld.local.u32 %r74, [%rd320];
ld.local.u64 %rd117, [%rd320+8];
@%p85 bra BB97_93;
bra.uni BB97_92;

BB97_93:
add.s64 %rd459, %rd459, 16;
add.s64 %rd121, %rd116, 16;
ld.shared.u32 %r171, [%rd116+16];
st.local.u32 [%rd256], %r171;
ld.shared.u64 %rd326, [%rd116+24];
st.local.u64 [%rd256+8], %rd326;
mov.u64 %rd455, %rd114;
mov.u64 %rd467, %rd121;
bra.uni BB97_94;

BB97_92:
add.s64 %rd447, %rd447, 16;
add.s64 %rd119, %rd114, 16;
ld.shared.u32 %r170, [%rd114+16];
st.local.u32 [%rd259], %r170;
ld.shared.u64 %rd323, [%rd114+24];
st.local.u64 [%rd259+8], %rd323;
mov.u64 %rd455, %rd119;
mov.u64 %rd467, %rd116;

BB97_94:
mov.u64 %rd125, %rd467;
mov.u64 %rd123, %rd455;
mov.pred %p86, -1;
setp.ge.u64	%p69, %rd447, %rd87;
@%p69 bra BB97_97;

mov.pred %p86, 0;
setp.ge.u64	%p71, %rd459, %rd82;
@%p71 bra BB97_97;

ld.local.u32 %r172, [%rd256];
ld.local.u32 %r173, [%rd259];
setp.ge.s32	%p86, %r173, %r172;

BB97_97:
selp.b64	%rd335, %rd256, %rd259, %p86;
ld.local.u32 %r75, [%rd335];
ld.local.u64 %rd126, [%rd335+8];
@%p86 bra BB97_99;
bra.uni BB97_98;

BB97_99:
add.s64 %rd459, %rd459, 16;
add.s64 %rd130, %rd125, 16;
ld.shared.u32 %r175, [%rd125+16];
st.local.u32 [%rd256], %r175;
ld.shared.u64 %rd341, [%rd125+24];
st.local.u64 [%rd256+8], %rd341;
mov.u64 %rd454, %rd123;
mov.u64 %rd466, %rd130;
bra.uni BB97_100;

BB97_98:
add.s64 %rd447, %rd447, 16;
add.s64 %rd128, %rd123, 16;
ld.shared.u32 %r174, [%rd123+16];
st.local.u32 [%rd259], %r174;
ld.shared.u64 %rd338, [%rd123+24];
st.local.u64 [%rd259+8], %rd338;
mov.u64 %rd454, %rd128;
mov.u64 %rd466, %rd125;

BB97_100:
mov.u64 %rd134, %rd466;
mov.u64 %rd132, %rd454;
mov.pred %p87, -1;
setp.ge.u64	%p73, %rd447, %rd87;
@%p73 bra BB97_103;

mov.pred %p87, 0;
setp.ge.u64	%p75, %rd459, %rd82;
@%p75 bra BB97_103;

ld.local.u32 %r176, [%rd256];
ld.local.u32 %r177, [%rd259];
setp.ge.s32	%p87, %r177, %r176;

BB97_103:
selp.b64	%rd350, %rd256, %rd259, %p87;
ld.local.u32 %r76, [%rd350];
ld.local.u64 %rd135, [%rd350+8];
@%p87 bra BB97_105;
bra.uni BB97_104;

BB97_105:
add.s64 %rd459, %rd459, 16;
add.s64 %rd139, %rd134, 16;
ld.shared.u32 %r179, [%rd134+16];
st.local.u32 [%rd256], %r179;
ld.shared.u64 %rd356, [%rd134+24];
st.local.u64 [%rd256+8], %rd356;
mov.u64 %rd453, %rd132;
mov.u64 %rd465, %rd139;
bra.uni BB97_106;

BB97_104:
add.s64 %rd447, %rd447, 16;
add.s64 %rd137, %rd132, 16;
ld.shared.u32 %r178, [%rd132+16];
st.local.u32 [%rd259], %r178;
ld.shared.u64 %rd353, [%rd132+24];
st.local.u64 [%rd259+8], %rd353;
mov.u64 %rd453, %rd137;
mov.u64 %rd465, %rd134;

BB97_106:
mov.pred %p88, -1;
setp.ge.u64	%p77, %rd447, %rd87;
@%p77 bra BB97_109;

mov.pred %p88, 0;
setp.ge.u64	%p79, %rd459, %rd82;
@%p79 bra BB97_109;

ld.local.u32 %r180, [%rd256];
ld.local.u32 %r181, [%rd259];
setp.ge.s32	%p88, %r181, %r180;

BB97_109:
selp.b64	%rd365, %rd256, %rd259, %p88;
ld.local.u32 %r77, [%rd365];
ld.local.u64 %rd144, [%rd365+8];
@%p88 bra BB97_111;
bra.uni BB97_110;

BB97_111:
ld.shared.u32 %r183, [%rd465+16];
st.local.u32 [%rd256], %r183;
ld.shared.u64 %rd371, [%rd465+24];
st.local.u64 [%rd256+8], %rd371;
bra.uni BB97_112;

BB97_110:
ld.shared.u32 %r182, [%rd453+16];
st.local.u32 [%rd259], %r182;
ld.shared.u64 %rd368, [%rd453+24];
st.local.u64 [%rd259+8], %rd368;

BB97_112:
bar.sync 0;
shl.b64 %rd372, %rd68, 4;
add.s64 %rd374, %rd231, %rd372;
st.shared.u32 [%rd374], %r71;
st.shared.u32 [%rd374+16], %r72;
st.shared.u32 [%rd374+32], %r73;
st.shared.u32 [%rd374+48], %r74;
st.shared.u32 [%rd374+64], %r75;
st.shared.u32 [%rd374+80], %r76;
st.shared.u32 [%rd374+96], %r77;
st.shared.u64 [%rd374+8], %rd88;
st.shared.u64 [%rd374+24], %rd99;
st.shared.u64 [%rd374+40], %rd108;
st.shared.u64 [%rd374+56], %rd117;
st.shared.u64 [%rd374+72], %rd126;
st.shared.u64 [%rd374+88], %rd135;
st.shared.u64 [%rd374+104], %rd144;
bar.sync 0;
setp.ge.s64	%p80, %rd473, %rd69;
@%p80 bra BB97_115;

cvta.to.global.u64 %rd375, %rd159;
cvt.u64.u32	%rd376, %r13;
mul.wide.u32 %rd377, %r13, 16;
add.s64 %rd472, %rd231, %rd377;
mul.wide.u32 %rd379, %r79, 1792;
add.s64 %rd380, %rd379, %rd376;
shl.b64 %rd381, %rd380, 4;
add.s64 %rd471, %rd375, %rd381;

BB97_114:
ld.shared.u32 %r185, [%rd472];
st.global.u32 [%rd471], %r185;
ld.shared.u64 %rd382, [%rd472+8];
st.global.u64 [%rd471+8], %rd382;
add.s64 %rd472, %rd472, 4096;
add.s64 %rd471, %rd471, 4096;
add.s64 %rd473, %rd473, 256;
setp.lt.s64	%p81, %rd473, %rd69;
@%p81 bra BB97_114;

BB97_115:
bar.sync 0;
ret;
}


.visible .entry _ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24virtualized_smem_closureINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEElNS_6detail15normal_iteratorINS_7pointerINS_5tupleIilNS_9null_typeESE_SE_SE_SE_SE_SE_SE_EENSA_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESK_EEEENSB_INSC_IlSJ_SK_SK_EEEENS_12zip_iteratorINSD_INS_10device_ptrIiEENSQ_IlEESE_SE_SE_SE_SE_SE_SE_SE_EEEENSA_13compare_firstI10ThrustLTOpIiEEEEEPSF_EEEEvT_(
.param .align 8 .b8 _ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24virtualized_smem_closureINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEElNS_6detail15normal_iteratorINS_7pointerINS_5tupleIilNS_9null_typeESE_SE_SE_SE_SE_SE_SE_EENSA_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESK_EEEENSB_INSC_IlSJ_SK_SK_EEEENS_12zip_iteratorINSD_INS_10device_ptrIiEENSQ_IlEESE_SE_SE_SE_SE_SE_SE_SE_EEEENSA_13compare_firstI10ThrustLTOpIiEEEEEPSF_EEEEvT__param_0[72]
)
.maxntid 256, 1, 1
.minnctapersm 1
{
.local .align 8 .b8 __local_depot98[32];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<93>;
.reg .b16 %rs<4>;
.reg .b32 %r<270>;
.reg .b64 %rd<544>;


mov.u64 %rd543, __local_depot98;
cvta.local.u64 %SP, %rd543;
ld.param.u64 %rd164, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24virtualized_smem_closureINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEElNS_6detail15normal_iteratorINS_7pointerINS_5tupleIilNS_9null_typeESE_SE_SE_SE_SE_SE_SE_EENSA_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESK_EEEENSB_INSC_IlSJ_SK_SK_EEEENS_12zip_iteratorINSD_INS_10device_ptrIiEENSQ_IlEESE_SE_SE_SE_SE_SE_SE_SE_EEEENSA_13compare_firstI10ThrustLTOpIiEEEEEPSF_EEEEvT__param_0+56];
ld.param.u64 %rd163, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24virtualized_smem_closureINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEElNS_6detail15normal_iteratorINS_7pointerINS_5tupleIilNS_9null_typeESE_SE_SE_SE_SE_SE_SE_EENSA_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESK_EEEENSB_INSC_IlSJ_SK_SK_EEEENS_12zip_iteratorINSD_INS_10device_ptrIiEENSQ_IlEESE_SE_SE_SE_SE_SE_SE_SE_EEEENSA_13compare_firstI10ThrustLTOpIiEEEEEPSF_EEEEvT__param_0+40];
ld.param.u64 %rd162, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24virtualized_smem_closureINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEElNS_6detail15normal_iteratorINS_7pointerINS_5tupleIilNS_9null_typeESE_SE_SE_SE_SE_SE_SE_EENSA_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESK_EEEENSB_INSC_IlSJ_SK_SK_EEEENS_12zip_iteratorINSD_INS_10device_ptrIiEENSQ_IlEESE_SE_SE_SE_SE_SE_SE_SE_EEEENSA_13compare_firstI10ThrustLTOpIiEEEEEPSF_EEEEvT__param_0+32];
ld.param.u64 %rd158, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24virtualized_smem_closureINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEElNS_6detail15normal_iteratorINS_7pointerINS_5tupleIilNS_9null_typeESE_SE_SE_SE_SE_SE_SE_EENSA_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESK_EEEENSB_INSC_IlSJ_SK_SK_EEEENS_12zip_iteratorINSD_INS_10device_ptrIiEENSQ_IlEESE_SE_SE_SE_SE_SE_SE_SE_EEEENSA_13compare_firstI10ThrustLTOpIiEEEEEPSF_EEEEvT__param_0];
ld.param.u64 %rd160, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24virtualized_smem_closureINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEElNS_6detail15normal_iteratorINS_7pointerINS_5tupleIilNS_9null_typeESE_SE_SE_SE_SE_SE_SE_EENSA_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESK_EEEENSB_INSC_IlSJ_SK_SK_EEEENS_12zip_iteratorINSD_INS_10device_ptrIiEENSQ_IlEESE_SE_SE_SE_SE_SE_SE_SE_EEEENSA_13compare_firstI10ThrustLTOpIiEEEEEPSF_EEEEvT__param_0+16];
ld.param.u64 %rd165, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24virtualized_smem_closureINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEElNS_6detail15normal_iteratorINS_7pointerINS_5tupleIilNS_9null_typeESE_SE_SE_SE_SE_SE_SE_EENSA_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESK_EEEENSB_INSC_IlSJ_SK_SK_EEEENS_12zip_iteratorINSD_INS_10device_ptrIiEENSQ_IlEESE_SE_SE_SE_SE_SE_SE_SE_EEEENSA_13compare_firstI10ThrustLTOpIiEEEEEPSF_EEEEvT__param_0+64];
ld.param.u64 %rd161, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24virtualized_smem_closureINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEElNS_6detail15normal_iteratorINS_7pointerINS_5tupleIilNS_9null_typeESE_SE_SE_SE_SE_SE_SE_EENSA_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESK_EEEENSB_INSC_IlSJ_SK_SK_EEEENS_12zip_iteratorINSD_INS_10device_ptrIiEENSQ_IlEESE_SE_SE_SE_SE_SE_SE_SE_EEEENSA_13compare_firstI10ThrustLTOpIiEEEEEPSF_EEEEvT__param_0+24];
ld.param.u64 %rd159, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24virtualized_smem_closureINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEElNS_6detail15normal_iteratorINS_7pointerINS_5tupleIilNS_9null_typeESE_SE_SE_SE_SE_SE_SE_EENSA_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESK_EEEENSB_INSC_IlSJ_SK_SK_EEEENS_12zip_iteratorINSD_INS_10device_ptrIiEENSQ_IlEESE_SE_SE_SE_SE_SE_SE_SE_EEEENSA_13compare_firstI10ThrustLTOpIiEEEEEPSF_EEEEvT__param_0+8];
cvta.to.global.u64 %rd1, %rd159;
cvta.to.global.u64 %rd166, %rd161;
cvta.to.global.u64 %rd2, %rd165;
mov.u32 %r77, %ctaid.x;
cvt.u32.u64	%r1, %rd160;
cvt.u32.u64	%r78, %rd158;
mul.wide.u32 %rd167, %r77, 8;
add.s64 %rd168, %rd166, %rd167;
ld.global.u32 %r2, [%rd168];
ld.global.u32 %r79, [%rd168+8];
neg.s32 %r80, %r78;
and.b32 %r3, %r77, %r80;
shr.s32 %r4, %r78, 1;
mul.lo.s32 %r5, %r3, 1792;
add.s32 %r81, %r79, %r5;
min.s32 %r207, %r81, %r1;
add.s32 %r82, %r77, %r4;
mul.lo.s32 %r83, %r82, 1792;
sub.s32 %r84, %r83, %r2;
min.s32 %r7, %r84, %r1;
add.s32 %r85, %r83, 1792;
sub.s32 %r86, %r85, %r79;
min.s32 %r206, %r86, %r1;
add.s32 %r87, %r78, -1;
and.b32 %r88, %r77, %r87;
setp.ne.s32	%p15, %r87, %r88;
@%p15 bra BB98_2;

add.s32 %r89, %r3, %r4;
mul.lo.s32 %r90, %r89, 1792;
min.s32 %r207, %r90, %r1;
mad.lo.s32 %r91, %r4, 2, %r3;
mul.lo.s32 %r92, %r91, 1792;
min.s32 %r206, %r92, %r1;

BB98_2:
add.s32 %r93, %r5, %r2;
cvt.s64.s32	%rd169, %r206;
cvt.s64.s32	%rd3, %r7;
sub.s64 %rd4, %rd169, %rd3;
cvt.s64.s32	%rd170, %r207;
cvt.s64.s32	%rd171, %r93;
sub.s64 %rd5, %rd170, %rd171;
setp.gt.s64	%p16, %rd5, 1791;
mov.u32 %r13, %tid.x;
cvt.u64.u32	%rd542, %r13;
add.s64 %rd172, %rd542, %rd171;
shl.b64 %rd173, %rd172, 4;
add.s64 %rd7, %rd1, %rd173;
@%p16 bra BB98_17;
bra.uni BB98_3;

BB98_17:
ld.global.u32 %r226, [%rd7];
ld.global.u64 %rd446, [%rd7+8];
ld.global.u32 %r227, [%rd7+4096];
ld.global.u64 %rd447, [%rd7+4104];
ld.global.u32 %r229, [%rd7+8192];
ld.global.u64 %rd449, [%rd7+8200];
ld.global.u32 %r230, [%rd7+12288];
ld.global.u64 %rd450, [%rd7+12296];
ld.global.u32 %r232, [%rd7+16384];
ld.global.u64 %rd451, [%rd7+16392];
ld.global.u32 %r231, [%rd7+20480];
ld.global.u64 %rd448, [%rd7+20488];
ld.global.u32 %r228, [%rd7+24576];
ld.global.u64 %rd445, [%rd7+24584];
bra.uni BB98_18;

BB98_3:
mov.u32 %r94, 0;
mov.u64 %rd174, 0;
setp.ge.s64	%p17, %rd542, %rd5;
mov.u64 %rd457, %rd174;
mov.u32 %r238, %r94;
@%p17 bra BB98_5;

ld.global.u32 %r14, [%rd7];
ld.global.u64 %rd8, [%rd7+8];
mov.u64 %rd457, %rd8;
mov.u32 %r238, %r14;

BB98_5:
mov.u32 %r214, %r238;
mov.u32 %r226, %r214;
mov.u64 %rd433, %rd457;
mov.u64 %rd446, %rd433;
cvt.u32.u64	%r96, %rd542;
add.s32 %r97, %r96, 256;
cvt.u64.u32	%rd176, %r97;
setp.ge.s64	%p18, %rd176, %rd5;
mov.u64 %rd456, %rd174;
mov.u32 %r237, %r94;
@%p18 bra BB98_7;

ld.global.u32 %r237, [%rd7+4096];
ld.global.u64 %rd456, [%rd7+4104];

BB98_7:
mov.u32 %r227, %r237;
mov.u64 %rd447, %rd456;
add.s32 %r99, %r13, 512;
cvt.u64.u32	%rd178, %r99;
setp.ge.s64	%p19, %rd178, %rd5;
mov.u64 %rd455, %rd174;
mov.u32 %r236, %r94;
@%p19 bra BB98_9;

ld.global.u32 %r236, [%rd7+8192];
ld.global.u64 %rd455, [%rd7+8200];

BB98_9:
mov.u32 %r229, %r236;
mov.u64 %rd449, %rd455;
add.s32 %r101, %r13, 768;
cvt.u64.u32	%rd180, %r101;
setp.ge.s64	%p20, %rd180, %rd5;
mov.u64 %rd454, %rd174;
mov.u32 %r235, %r94;
@%p20 bra BB98_11;

ld.global.u32 %r235, [%rd7+12288];
ld.global.u64 %rd454, [%rd7+12296];

BB98_11:
mov.u32 %r230, %r235;
mov.u64 %rd450, %rd454;
add.s32 %r103, %r13, 1024;
cvt.u64.u32	%rd182, %r103;
setp.ge.s64	%p21, %rd182, %rd5;
mov.u64 %rd453, %rd174;
mov.u32 %r234, %r94;
@%p21 bra BB98_13;

ld.global.u32 %r234, [%rd7+16384];
ld.global.u64 %rd453, [%rd7+16392];

BB98_13:
mov.u32 %r232, %r234;
mov.u64 %rd451, %rd453;
add.s32 %r105, %r13, 1280;
cvt.u64.u32	%rd184, %r105;
setp.ge.s64	%p22, %rd184, %rd5;
mov.u64 %rd452, %rd174;
mov.u32 %r233, %r94;
@%p22 bra BB98_15;

ld.global.u32 %r233, [%rd7+20480];
ld.global.u64 %rd452, [%rd7+20488];

BB98_15:
mov.u32 %r231, %r233;
mov.u64 %rd448, %rd452;
add.s32 %r107, %r13, 1536;
cvt.u64.u32	%rd186, %r107;
setp.ge.s64	%p23, %rd186, %rd5;
mov.u64 %rd445, %rd174;
mov.u32 %r228, %r94;
@%p23 bra BB98_18;

ld.global.u32 %r228, [%rd7+24576];
ld.global.u64 %rd445, [%rd7+24584];

BB98_18:
@%p16 bra BB98_33;
bra.uni BB98_19;

BB98_33:
cvt.u64.u32	%rd236, %r13;
cvt.u64.u32	%rd237, %r77;
mul.lo.s64 %rd238, %rd237, %rd164;
add.s64 %rd239, %rd236, %rd238;
shl.b64 %rd240, %rd239, 4;
add.s64 %rd241, %rd2, %rd240;
st.global.u32 [%rd241], %r226;
st.global.u32 [%rd241+4096], %r227;
st.global.u32 [%rd241+8192], %r229;
st.global.u32 [%rd241+12288], %r230;
st.global.u32 [%rd241+16384], %r232;
st.global.u32 [%rd241+20480], %r231;
st.global.u32 [%rd241+24576], %r228;
st.global.u64 [%rd241+8], %rd446;
st.global.u64 [%rd241+4104], %rd447;
st.global.u64 [%rd241+8200], %rd449;
st.global.u64 [%rd241+12296], %rd450;
st.global.u64 [%rd241+16392], %rd451;
st.global.u64 [%rd241+20488], %rd448;
st.global.u64 [%rd241+24584], %rd445;
bra.uni BB98_34;

BB98_19:
setp.ge.s64	%p25, %rd542, %rd5;
@%p25 bra BB98_21;

cvt.u64.u32	%rd189, %r77;
mul.lo.s64 %rd190, %rd189, %rd164;
add.s64 %rd191, %rd542, %rd190;
shl.b64 %rd192, %rd191, 4;
add.s64 %rd193, %rd2, %rd192;
st.global.u32 [%rd193], %r226;
st.global.u64 [%rd193+8], %rd446;

BB98_21:
add.s32 %r112, %r13, 256;
cvt.u64.u32	%rd194, %r112;
setp.ge.s64	%p26, %rd194, %rd5;
@%p26 bra BB98_23;

cvt.u64.u32	%rd196, %r77;
mul.lo.s64 %rd197, %rd196, %rd164;
add.s64 %rd198, %rd542, %rd197;
shl.b64 %rd199, %rd198, 4;
add.s64 %rd200, %rd2, %rd199;
st.global.u32 [%rd200+4096], %r227;
st.global.u64 [%rd200+4104], %rd447;

BB98_23:
add.s32 %r116, %r13, 512;
cvt.u64.u32	%rd201, %r116;
setp.ge.s64	%p27, %rd201, %rd5;
@%p27 bra BB98_25;

cvt.u64.u32	%rd203, %r77;
mul.lo.s64 %rd204, %rd203, %rd164;
add.s64 %rd205, %rd542, %rd204;
shl.b64 %rd206, %rd205, 4;
add.s64 %rd207, %rd2, %rd206;
st.global.u32 [%rd207+8192], %r229;
st.global.u64 [%rd207+8200], %rd449;

BB98_25:
add.s32 %r120, %r13, 768;
cvt.u64.u32	%rd208, %r120;
setp.ge.s64	%p28, %rd208, %rd5;
@%p28 bra BB98_27;

cvt.u64.u32	%rd210, %r77;
mul.lo.s64 %rd211, %rd210, %rd164;
add.s64 %rd212, %rd542, %rd211;
shl.b64 %rd213, %rd212, 4;
add.s64 %rd214, %rd2, %rd213;
st.global.u32 [%rd214+12288], %r230;
st.global.u64 [%rd214+12296], %rd450;

BB98_27:
add.s32 %r124, %r13, 1024;
cvt.u64.u32	%rd215, %r124;
setp.ge.s64	%p29, %rd215, %rd5;
@%p29 bra BB98_29;

cvt.u64.u32	%rd217, %r77;
mul.lo.s64 %rd218, %rd217, %rd164;
add.s64 %rd219, %rd542, %rd218;
shl.b64 %rd220, %rd219, 4;
add.s64 %rd221, %rd2, %rd220;
st.global.u32 [%rd221+16384], %r232;
st.global.u64 [%rd221+16392], %rd451;

BB98_29:
add.s32 %r128, %r13, 1280;
cvt.u64.u32	%rd222, %r128;
setp.ge.s64	%p30, %rd222, %rd5;
@%p30 bra BB98_31;

cvt.u64.u32	%rd224, %r77;
mul.lo.s64 %rd225, %rd224, %rd164;
add.s64 %rd226, %rd542, %rd225;
shl.b64 %rd227, %rd226, 4;
add.s64 %rd228, %rd2, %rd227;
st.global.u32 [%rd228+20480], %r231;
st.global.u64 [%rd228+20488], %rd448;

BB98_31:
add.s32 %r132, %r13, 1536;
cvt.u64.u32	%rd229, %r132;
setp.ge.s64	%p31, %rd229, %rd5;
@%p31 bra BB98_34;

cvt.u64.u32	%rd231, %r77;
mul.lo.s64 %rd232, %rd231, %rd164;
add.s64 %rd233, %rd542, %rd232;
shl.b64 %rd234, %rd233, 4;
add.s64 %rd235, %rd2, %rd234;
st.global.u32 [%rd235+24576], %r228;
st.global.u64 [%rd235+24584], %rd445;

BB98_34:
cvt.u64.u32	%rd36, %r77;
mul.lo.s64 %rd242, %rd36, %rd164;
add.s64 %rd37, %rd5, %rd242;
add.s64 %rd243, %rd542, %rd3;
shl.b64 %rd244, %rd243, 4;
add.s64 %rd39, %rd1, %rd244;
setp.gt.s64	%p32, %rd4, 1791;
@%p32 bra BB98_49;
bra.uni BB98_35;

BB98_49:
ld.global.u32 %r257, [%rd39];
ld.global.u64 %rd477, [%rd39+8];
ld.global.u32 %r258, [%rd39+4096];
ld.global.u64 %rd478, [%rd39+4104];
ld.global.u32 %r260, [%rd39+8192];
ld.global.u64 %rd480, [%rd39+8200];
ld.global.u32 %r261, [%rd39+12288];
ld.global.u64 %rd481, [%rd39+12296];
ld.global.u32 %r263, [%rd39+16384];
ld.global.u64 %rd482, [%rd39+16392];
ld.global.u32 %r262, [%rd39+20480];
ld.global.u64 %rd479, [%rd39+20488];
ld.global.u32 %r259, [%rd39+24576];
ld.global.u64 %rd476, [%rd39+24584];
bra.uni BB98_50;

BB98_35:
mov.u32 %r138, 0;
mov.u64 %rd245, 0;
setp.ge.s64	%p33, %rd542, %rd4;
mov.u64 %rd488, %rd245;
mov.u32 %r269, %r138;
@%p33 bra BB98_37;

ld.global.u32 %r42, [%rd39];
ld.global.u64 %rd40, [%rd39+8];
mov.u64 %rd488, %rd40;
mov.u32 %r269, %r42;

BB98_37:
mov.u32 %r245, %r269;
mov.u32 %r257, %r245;
mov.u64 %rd464, %rd488;
mov.u64 %rd477, %rd464;
cvt.u32.u64	%r140, %rd542;
add.s32 %r141, %r140, 256;
cvt.u64.u32	%rd247, %r141;
setp.ge.s64	%p34, %rd247, %rd4;
mov.u64 %rd487, %rd245;
mov.u32 %r268, %r138;
@%p34 bra BB98_39;

ld.global.u32 %r268, [%rd39+4096];
ld.global.u64 %rd487, [%rd39+4104];

BB98_39:
mov.u32 %r258, %r268;
mov.u64 %rd478, %rd487;
add.s32 %r143, %r13, 512;
cvt.u64.u32	%rd249, %r143;
setp.ge.s64	%p35, %rd249, %rd4;
mov.u64 %rd486, %rd245;
mov.u32 %r267, %r138;
@%p35 bra BB98_41;

ld.global.u32 %r267, [%rd39+8192];
ld.global.u64 %rd486, [%rd39+8200];

BB98_41:
mov.u32 %r260, %r267;
mov.u64 %rd480, %rd486;
add.s32 %r145, %r13, 768;
cvt.u64.u32	%rd251, %r145;
setp.ge.s64	%p36, %rd251, %rd4;
mov.u64 %rd485, %rd245;
mov.u32 %r266, %r138;
@%p36 bra BB98_43;

ld.global.u32 %r266, [%rd39+12288];
ld.global.u64 %rd485, [%rd39+12296];

BB98_43:
mov.u32 %r261, %r266;
mov.u64 %rd481, %rd485;
add.s32 %r147, %r13, 1024;
cvt.u64.u32	%rd253, %r147;
setp.ge.s64	%p37, %rd253, %rd4;
mov.u64 %rd484, %rd245;
mov.u32 %r265, %r138;
@%p37 bra BB98_45;

ld.global.u32 %r265, [%rd39+16384];
ld.global.u64 %rd484, [%rd39+16392];

BB98_45:
mov.u32 %r263, %r265;
mov.u64 %rd482, %rd484;
add.s32 %r149, %r13, 1280;
cvt.u64.u32	%rd255, %r149;
setp.ge.s64	%p38, %rd255, %rd4;
mov.u64 %rd483, %rd245;
mov.u32 %r264, %r138;
@%p38 bra BB98_47;

ld.global.u32 %r264, [%rd39+20480];
ld.global.u64 %rd483, [%rd39+20488];

BB98_47:
mov.u32 %r262, %r264;
mov.u64 %rd479, %rd483;
add.s32 %r151, %r13, 1536;
cvt.u64.u32	%rd257, %r151;
setp.ge.s64	%p39, %rd257, %rd4;
mov.u64 %rd476, %rd245;
mov.u32 %r259, %r138;
@%p39 bra BB98_50;

ld.global.u32 %r259, [%rd39+24576];
ld.global.u64 %rd476, [%rd39+24584];

BB98_50:
add.s64 %rd259, %rd542, %rd37;
shl.b64 %rd260, %rd259, 4;
add.s64 %rd67, %rd2, %rd260;
@%p32 bra BB98_65;
bra.uni BB98_51;

BB98_65:
st.global.u32 [%rd67], %r257;
st.global.u32 [%rd67+4096], %r258;
st.global.u32 [%rd67+8192], %r260;
st.global.u32 [%rd67+12288], %r261;
st.global.u32 [%rd67+16384], %r263;
st.global.u32 [%rd67+20480], %r262;
st.global.u32 [%rd67+24576], %r259;
st.global.u64 [%rd67+8], %rd477;
st.global.u64 [%rd67+4104], %rd478;
st.global.u64 [%rd67+8200], %rd480;
st.global.u64 [%rd67+12296], %rd481;
st.global.u64 [%rd67+16392], %rd482;
st.global.u64 [%rd67+20488], %rd479;
bra.uni BB98_66;

BB98_51:
setp.ge.s64	%p41, %rd542, %rd4;
@%p41 bra BB98_53;

st.global.u32 [%rd67], %r257;
st.global.u64 [%rd67+8], %rd477;

BB98_53:
add.s32 %r155, %r13, 256;
cvt.u64.u32	%rd262, %r155;
setp.ge.s64	%p42, %rd262, %rd4;
@%p42 bra BB98_55;

st.global.u32 [%rd67+4096], %r258;
st.global.u64 [%rd67+4104], %rd478;

BB98_55:
add.s32 %r157, %r13, 512;
cvt.u64.u32	%rd263, %r157;
setp.ge.s64	%p43, %rd263, %rd4;
@%p43 bra BB98_57;

st.global.u32 [%rd67+8192], %r260;
st.global.u64 [%rd67+8200], %rd480;

BB98_57:
add.s32 %r159, %r13, 768;
cvt.u64.u32	%rd264, %r159;
setp.ge.s64	%p44, %rd264, %rd4;
@%p44 bra BB98_59;

st.global.u32 [%rd67+12288], %r261;
st.global.u64 [%rd67+12296], %rd481;

BB98_59:
add.s32 %r161, %r13, 1024;
cvt.u64.u32	%rd265, %r161;
setp.ge.s64	%p45, %rd265, %rd4;
@%p45 bra BB98_61;

st.global.u32 [%rd67+16384], %r263;
st.global.u64 [%rd67+16392], %rd482;

BB98_61:
add.s32 %r163, %r13, 1280;
cvt.u64.u32	%rd266, %r163;
setp.ge.s64	%p46, %rd266, %rd4;
@%p46 bra BB98_63;

st.global.u32 [%rd67+20480], %r262;
st.global.u64 [%rd67+20488], %rd479;

BB98_63:
add.s32 %r165, %r13, 1536;
cvt.u64.u32	%rd267, %r165;
setp.ge.s64	%p47, %rd267, %rd4;
@%p47 bra BB98_67;

st.global.u32 [%rd67+24576], %r259;

BB98_66:
st.global.u64 [%rd67+24584], %rd476;

BB98_67:
bar.sync 0;
mul.lo.s32 %r167, %r13, 7;
cvt.u64.u32	%rd268, %r167;
add.s64 %rd68, %rd5, %rd4;
min.s64 %rd69, %rd268, %rd68;
setp.lt.s64	%p48, %rd69, %rd4;
sub.s64 %rd269, %rd69, %rd4;
selp.b64	%rd490, 0, %rd269, %p48;
min.s64 %rd489, %rd5, %rd69;
setp.ge.s64	%p49, %rd490, %rd489;
@%p49 bra BB98_70;

add.s64 %rd270, %rd37, %rd69;
add.s64 %rd72, %rd270, -1;

BB98_69:
add.s64 %rd271, %rd489, %rd490;
shr.s64 %rd272, %rd271, 1;
sub.s64 %rd273, %rd72, %rd272;
add.s64 %rd274, %rd272, %rd242;
shl.b64 %rd275, %rd273, 4;
add.s64 %rd276, %rd2, %rd275;
shl.b64 %rd277, %rd274, 4;
add.s64 %rd278, %rd2, %rd277;
ld.global.u32 %r168, [%rd278];
ld.global.u32 %r169, [%rd276];
setp.lt.s32	%p50, %r169, %r168;
add.s64 %rd279, %rd272, 1;
selp.b64	%rd490, %rd490, %rd279, %p50;
selp.b64	%rd489, %rd272, %rd489, %p50;
setp.lt.s64	%p51, %rd490, %rd489;
@%p51 bra BB98_69;

BB98_70:
add.s64 %rd79, %rd490, %rd242;
shl.b64 %rd283, %rd79, 4;
add.s64 %rd80, %rd2, %rd283;
shl.b64 %rd284, %rd37, 4;
add.s64 %rd81, %rd2, %rd284;
add.s64 %rd285, %rd37, %rd69;
sub.s64 %rd82, %rd285, %rd490;
shl.b64 %rd286, %rd82, 4;
add.s64 %rd83, %rd2, %rd286;
add.s64 %rd287, %rd68, %rd242;
shl.b64 %rd288, %rd287, 4;
add.s64 %rd84, %rd2, %rd288;
add.u64 %rd289, %SP, 0;
cvta.to.local.u64 %rd85, %rd289;
mov.u64 %rd491, 0;
mov.pred %p52, 0;
@%p52 bra BB98_72;

BB98_71:
add.s64 %rd290, %rd85, %rd491;
mov.u16 %rs2, 0;
st.local.u8 [%rd290], %rs2;
add.s64 %rd491, %rd491, 1;
setp.lt.u64	%p53, %rd491, 16;
@%p53 bra BB98_71;

BB98_72:
ld.global.u32 %r171, [%rd80];
ld.global.u64 %rd292, [%rd80+8];
st.local.u64 [%rd85+8], %rd292;
st.local.u32 [%rd85], %r171;
add.u64 %rd295, %SP, 16;
cvta.to.local.u64 %rd88, %rd295;
mov.u64 %rd492, 0;
@%p52 bra BB98_74;

BB98_73:
add.s64 %rd296, %rd88, %rd492;
mov.u16 %rs3, 0;
st.local.u8 [%rd296], %rs3;
add.s64 %rd492, %rd492, 1;
setp.lt.u64	%p55, %rd492, 16;
@%p55 bra BB98_73;

BB98_74:
ld.global.u32 %r172, [%rd83];
ld.global.u64 %rd297, [%rd83+8];
st.local.u64 [%rd88+8], %rd297;
st.local.u32 [%rd88], %r172;
mov.pred %p86, -1;
setp.ge.u64	%p57, %rd83, %rd84;
@%p57 bra BB98_77;

mov.pred %p86, 0;
setp.ge.u64	%p59, %rd80, %rd81;
@%p59 bra BB98_77;

ld.local.u32 %r173, [%rd85];
ld.local.u32 %r174, [%rd88];
setp.ge.s32	%p86, %r174, %r173;

BB98_77:
selp.b64	%rd308, %rd85, %rd88, %p86;
ld.local.u32 %r69, [%rd308];
ld.local.u64 %rd91, [%rd308+8];
@%p86 bra BB98_79;
bra.uni BB98_78;

BB98_79:
add.s64 %rd315, %rd283, %rd2;
add.s64 %rd94, %rd315, 16;
mov.u64 %rd537, %rd94;
ld.global.u32 %r176, [%rd80+16];
st.local.u32 [%rd85], %r176;
ld.global.u64 %rd318, [%rd80+24];
st.local.u64 [%rd85+8], %rd318;
mov.u64 %rd514, %rd83;
mov.u64 %rd515, %rd83;
mov.u64 %rd538, %rd94;
bra.uni BB98_80;

BB98_78:
add.s64 %rd310, %rd286, %rd2;
add.s64 %rd92, %rd310, 16;
mov.u64 %rd514, %rd92;
ld.global.u32 %r175, [%rd83+16];
st.local.u32 [%rd88], %r175;
ld.global.u64 %rd313, [%rd83+24];
st.local.u64 [%rd88+8], %rd313;
mov.u64 %rd515, %rd92;
mov.u64 %rd537, %rd80;
mov.u64 %rd538, %rd80;

BB98_80:
mov.u64 %rd99, %rd537;
mov.u64 %rd536, %rd538;
mov.u64 %rd97, %rd514;
mov.u64 %rd513, %rd515;
mov.pred %p87, -1;
setp.ge.u64	%p61, %rd513, %rd84;
@%p61 bra BB98_83;

mov.pred %p87, 0;
setp.ge.u64	%p63, %rd536, %rd81;
@%p63 bra BB98_83;

ld.local.u32 %r177, [%rd85];
ld.local.u32 %r178, [%rd88];
setp.ge.s32	%p87, %r178, %r177;

BB98_83:
selp.b64	%rd327, %rd85, %rd88, %p87;
ld.local.u32 %r70, [%rd327];
ld.local.u64 %rd100, [%rd327+8];
@%p87 bra BB98_85;
bra.uni BB98_84;

BB98_85:
add.s64 %rd536, %rd536, 16;
add.s64 %rd104, %rd99, 16;
ld.global.u32 %r180, [%rd99+16];
st.local.u32 [%rd85], %r180;
ld.global.u64 %rd333, [%rd99+24];
st.local.u64 [%rd85+8], %rd333;
mov.u64 %rd512, %rd97;
mov.u64 %rd535, %rd104;
bra.uni BB98_86;

BB98_84:
add.s64 %rd513, %rd513, 16;
add.s64 %rd102, %rd97, 16;
ld.global.u32 %r179, [%rd97+16];
st.local.u32 [%rd88], %r179;
ld.global.u64 %rd330, [%rd97+24];
st.local.u64 [%rd88+8], %rd330;
mov.u64 %rd512, %rd102;
mov.u64 %rd535, %rd99;

BB98_86:
mov.u64 %rd108, %rd535;
mov.u64 %rd534, %rd536;
mov.u64 %rd106, %rd512;
mov.u64 %rd511, %rd513;
mov.pred %p88, -1;
setp.ge.u64	%p65, %rd511, %rd84;
@%p65 bra BB98_89;

mov.pred %p88, 0;
setp.ge.u64	%p67, %rd534, %rd81;
@%p67 bra BB98_89;

ld.local.u32 %r181, [%rd85];
ld.local.u32 %r182, [%rd88];
setp.ge.s32	%p88, %r182, %r181;

BB98_89:
selp.b64	%rd342, %rd85, %rd88, %p88;
ld.local.u32 %r71, [%rd342];
ld.local.u64 %rd109, [%rd342+8];
@%p88 bra BB98_91;
bra.uni BB98_90;

BB98_91:
add.s64 %rd534, %rd534, 16;
add.s64 %rd113, %rd108, 16;
ld.global.u32 %r184, [%rd108+16];
st.local.u32 [%rd85], %r184;
ld.global.u64 %rd348, [%rd108+24];
st.local.u64 [%rd85+8], %rd348;
mov.u64 %rd510, %rd106;
mov.u64 %rd533, %rd113;
bra.uni BB98_92;

BB98_90:
add.s64 %rd511, %rd511, 16;
add.s64 %rd111, %rd106, 16;
ld.global.u32 %r183, [%rd106+16];
st.local.u32 [%rd88], %r183;
ld.global.u64 %rd345, [%rd106+24];
st.local.u64 [%rd88+8], %rd345;
mov.u64 %rd510, %rd111;
mov.u64 %rd533, %rd108;

BB98_92:
mov.u64 %rd117, %rd533;
mov.u64 %rd532, %rd534;
mov.u64 %rd115, %rd510;
mov.u64 %rd509, %rd511;
mov.pred %p89, -1;
setp.ge.u64	%p69, %rd509, %rd84;
@%p69 bra BB98_95;

mov.pred %p89, 0;
setp.ge.u64	%p71, %rd532, %rd81;
@%p71 bra BB98_95;

ld.local.u32 %r185, [%rd85];
ld.local.u32 %r186, [%rd88];
setp.ge.s32	%p89, %r186, %r185;

BB98_95:
selp.b64	%rd357, %rd85, %rd88, %p89;
ld.local.u32 %r72, [%rd357];
ld.local.u64 %rd118, [%rd357+8];
@%p89 bra BB98_97;
bra.uni BB98_96;

BB98_97:
add.s64 %rd532, %rd532, 16;
add.s64 %rd122, %rd117, 16;
ld.global.u32 %r188, [%rd117+16];
st.local.u32 [%rd85], %r188;
ld.global.u64 %rd363, [%rd117+24];
st.local.u64 [%rd85+8], %rd363;
mov.u64 %rd508, %rd115;
mov.u64 %rd531, %rd122;
bra.uni BB98_98;

BB98_96:
add.s64 %rd509, %rd509, 16;
add.s64 %rd120, %rd115, 16;
ld.global.u32 %r187, [%rd115+16];
st.local.u32 [%rd88], %r187;
ld.global.u64 %rd360, [%rd115+24];
st.local.u64 [%rd88+8], %rd360;
mov.u64 %rd508, %rd120;
mov.u64 %rd531, %rd117;

BB98_98:
mov.u64 %rd126, %rd531;
mov.u64 %rd530, %rd532;
mov.u64 %rd124, %rd508;
mov.u64 %rd507, %rd509;
mov.pred %p90, -1;
setp.ge.u64	%p73, %rd507, %rd84;
@%p73 bra BB98_101;

mov.pred %p90, 0;
setp.ge.u64	%p75, %rd530, %rd81;
@%p75 bra BB98_101;

ld.local.u32 %r189, [%rd85];
ld.local.u32 %r190, [%rd88];
setp.ge.s32	%p90, %r190, %r189;

BB98_101:
selp.b64	%rd372, %rd85, %rd88, %p90;
ld.local.u32 %r73, [%rd372];
ld.local.u64 %rd127, [%rd372+8];
@%p90 bra BB98_103;
bra.uni BB98_102;

BB98_103:
add.s64 %rd530, %rd530, 16;
add.s64 %rd131, %rd126, 16;
ld.global.u32 %r192, [%rd126+16];
st.local.u32 [%rd85], %r192;
ld.global.u64 %rd378, [%rd126+24];
st.local.u64 [%rd85+8], %rd378;
mov.u64 %rd506, %rd124;
mov.u64 %rd529, %rd131;
bra.uni BB98_104;

BB98_102:
add.s64 %rd507, %rd507, 16;
add.s64 %rd129, %rd124, 16;
ld.global.u32 %r191, [%rd124+16];
st.local.u32 [%rd88], %r191;
ld.global.u64 %rd375, [%rd124+24];
st.local.u64 [%rd88+8], %rd375;
mov.u64 %rd506, %rd129;
mov.u64 %rd529, %rd126;

BB98_104:
mov.u64 %rd135, %rd529;
mov.u64 %rd528, %rd530;
mov.u64 %rd133, %rd506;
mov.u64 %rd505, %rd507;
mov.pred %p91, -1;
setp.ge.u64	%p77, %rd505, %rd84;
@%p77 bra BB98_107;

mov.pred %p91, 0;
setp.ge.u64	%p79, %rd528, %rd81;
@%p79 bra BB98_107;

ld.local.u32 %r193, [%rd85];
ld.local.u32 %r194, [%rd88];
setp.ge.s32	%p91, %r194, %r193;

BB98_107:
selp.b64	%rd387, %rd85, %rd88, %p91;
ld.local.u32 %r74, [%rd387];
ld.local.u64 %rd136, [%rd387+8];
@%p91 bra BB98_109;
bra.uni BB98_108;

BB98_109:
add.s64 %rd528, %rd528, 16;
add.s64 %rd140, %rd135, 16;
ld.global.u32 %r196, [%rd135+16];
st.local.u32 [%rd85], %r196;
ld.global.u64 %rd393, [%rd135+24];
st.local.u64 [%rd85+8], %rd393;
mov.u64 %rd504, %rd133;
mov.u64 %rd527, %rd140;
bra.uni BB98_110;

BB98_108:
add.s64 %rd505, %rd505, 16;
add.s64 %rd138, %rd133, 16;
ld.global.u32 %r195, [%rd133+16];
st.local.u32 [%rd88], %r195;
ld.global.u64 %rd390, [%rd133+24];
st.local.u64 [%rd88+8], %rd390;
mov.u64 %rd504, %rd138;
mov.u64 %rd527, %rd135;

BB98_110:
mov.pred %p80, -1;
setp.ge.u64	%p81, %rd505, %rd84;
mov.pred %p92, %p80;
@%p81 bra BB98_113;

setp.ge.u64	%p83, %rd528, %rd81;
mov.pred %p92, %p52;
@%p83 bra BB98_113;

ld.local.u32 %r197, [%rd85];
ld.local.u32 %r198, [%rd88];
setp.ge.s32	%p92, %r198, %r197;

BB98_113:
selp.b64	%rd402, %rd85, %rd88, %p92;
ld.local.u32 %r75, [%rd402];
ld.local.u64 %rd145, [%rd402+8];
@%p92 bra BB98_115;
bra.uni BB98_114;

BB98_115:
ld.global.u32 %r200, [%rd527+16];
st.local.u32 [%rd85], %r200;
ld.global.u64 %rd408, [%rd527+24];
st.local.u64 [%rd85+8], %rd408;
bra.uni BB98_116;

BB98_114:
ld.global.u32 %r199, [%rd504+16];
st.local.u32 [%rd88], %r199;
ld.global.u64 %rd405, [%rd504+24];
st.local.u64 [%rd88+8], %rd405;

BB98_116:
bar.sync 0;
add.s64 %rd412, %rd268, %rd242;
shl.b64 %rd413, %rd412, 4;
add.s64 %rd414, %rd2, %rd413;
st.global.u32 [%rd414], %r69;
st.global.u32 [%rd414+16], %r70;
st.global.u32 [%rd414+32], %r71;
st.global.u32 [%rd414+48], %r72;
st.global.u32 [%rd414+64], %r73;
st.global.u32 [%rd414+80], %r74;
st.global.u32 [%rd414+96], %r75;
st.global.u64 [%rd414+8], %rd91;
st.global.u64 [%rd414+24], %rd100;
st.global.u64 [%rd414+40], %rd109;
st.global.u64 [%rd414+56], %rd118;
st.global.u64 [%rd414+72], %rd127;
st.global.u64 [%rd414+88], %rd136;
st.global.u64 [%rd414+104], %rd145;
bar.sync 0;
setp.ge.s64	%p84, %rd542, %rd68;
@%p84 bra BB98_119;

cvta.to.global.u64 %rd415, %rd162;
cvta.to.global.u64 %rd416, %rd163;
mul.wide.u32 %rd418, %r77, 1792;
cvt.u64.u32	%rd419, %r13;
add.s64 %rd420, %rd418, %rd419;
shl.b64 %rd421, %rd420, 3;
add.s64 %rd541, %rd416, %rd421;
shl.b64 %rd422, %rd420, 2;
add.s64 %rd540, %rd415, %rd422;
mul.lo.s64 %rd423, %rd164, %rd36;
add.s64 %rd424, %rd423, %rd419;
shl.b64 %rd425, %rd424, 4;
add.s64 %rd539, %rd2, %rd425;

BB98_118:
ld.global.u32 %r205, [%rd539];
st.global.u32 [%rd540], %r205;
ld.global.u64 %rd426, [%rd539+8];
st.global.u64 [%rd541], %rd426;
add.s64 %rd541, %rd541, 2048;
add.s64 %rd540, %rd540, 1024;
add.s64 %rd539, %rd539, 4096;
add.s64 %rd542, %rd542, 256;
setp.lt.s64	%p85, %rd542, %rd68;
@%p85 bra BB98_118;

BB98_119:
bar.sync 0;
ret;
}


.visible .entry _ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEElNS_6detail15normal_iteratorINS_7pointerINS_5tupleIilNS_9null_typeESD_SD_SD_SD_SD_SD_SD_EENS9_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESJ_EEEENSA_INSB_IlSI_SJ_SJ_EEEENS_12zip_iteratorINSC_INS_10device_ptrIiEENSP_IlEESD_SD_SD_SD_SD_SD_SD_SD_EEEENS9_13compare_firstI10ThrustLTOpIiEEEEEEEvT_(
.param .align 8 .b8 _ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEElNS_6detail15normal_iteratorINS_7pointerINS_5tupleIilNS_9null_typeESD_SD_SD_SD_SD_SD_SD_EENS9_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESJ_EEEENSA_INSB_IlSI_SJ_SJ_EEEENS_12zip_iteratorINSC_INS_10device_ptrIiEENSP_IlEESD_SD_SD_SD_SD_SD_SD_SD_EEEENS9_13compare_firstI10ThrustLTOpIiEEEEEEEvT__param_0[56]
)
.maxntid 256, 1, 1
.minnctapersm 1
{
.local .align 8 .b8 __local_depot99[32];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<89>;
.reg .b16 %rs<17>;
.reg .b32 %r<253>;
.reg .b64 %rd<495>;


mov.u64 %rd494, __local_depot99;
cvta.local.u64 %SP, %rd494;
ld.param.u64 %rd154, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEElNS_6detail15normal_iteratorINS_7pointerINS_5tupleIilNS_9null_typeESD_SD_SD_SD_SD_SD_SD_EENS9_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESJ_EEEENSA_INSB_IlSI_SJ_SJ_EEEENS_12zip_iteratorINSC_INS_10device_ptrIiEENSP_IlEESD_SD_SD_SD_SD_SD_SD_SD_EEEENS9_13compare_firstI10ThrustLTOpIiEEEEEEEvT__param_0+40];
ld.param.u64 %rd153, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEElNS_6detail15normal_iteratorINS_7pointerINS_5tupleIilNS_9null_typeESD_SD_SD_SD_SD_SD_SD_EENS9_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESJ_EEEENSA_INSB_IlSI_SJ_SJ_EEEENS_12zip_iteratorINSC_INS_10device_ptrIiEENSP_IlEESD_SD_SD_SD_SD_SD_SD_SD_EEEENS9_13compare_firstI10ThrustLTOpIiEEEEEEEvT__param_0+32];
ld.param.u64 %rd149, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEElNS_6detail15normal_iteratorINS_7pointerINS_5tupleIilNS_9null_typeESD_SD_SD_SD_SD_SD_SD_EENS9_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESJ_EEEENSA_INSB_IlSI_SJ_SJ_EEEENS_12zip_iteratorINSC_INS_10device_ptrIiEENSP_IlEESD_SD_SD_SD_SD_SD_SD_SD_EEEENS9_13compare_firstI10ThrustLTOpIiEEEEEEEvT__param_0];
ld.param.u64 %rd151, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEElNS_6detail15normal_iteratorINS_7pointerINS_5tupleIilNS_9null_typeESD_SD_SD_SD_SD_SD_SD_EENS9_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESJ_EEEENSA_INSB_IlSI_SJ_SJ_EEEENS_12zip_iteratorINSC_INS_10device_ptrIiEENSP_IlEESD_SD_SD_SD_SD_SD_SD_SD_EEEENS9_13compare_firstI10ThrustLTOpIiEEEEEEEvT__param_0+16];
ld.param.u64 %rd152, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEElNS_6detail15normal_iteratorINS_7pointerINS_5tupleIilNS_9null_typeESD_SD_SD_SD_SD_SD_SD_EENS9_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESJ_EEEENSA_INSB_IlSI_SJ_SJ_EEEENS_12zip_iteratorINSC_INS_10device_ptrIiEENSP_IlEESD_SD_SD_SD_SD_SD_SD_SD_EEEENS9_13compare_firstI10ThrustLTOpIiEEEEEEEvT__param_0+24];
ld.param.u64 %rd150, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEElNS_6detail15normal_iteratorINS_7pointerINS_5tupleIilNS_9null_typeESD_SD_SD_SD_SD_SD_SD_EENS9_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESJ_EEEENSA_INSB_IlSI_SJ_SJ_EEEENS_12zip_iteratorINSC_INS_10device_ptrIiEENSP_IlEESD_SD_SD_SD_SD_SD_SD_SD_EEEENS9_13compare_firstI10ThrustLTOpIiEEEEEEEvT__param_0+8];
ld.param.v4.u8 {%rs9, %rs10, %rs11, %rs12}, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEElNS_6detail15normal_iteratorINS_7pointerINS_5tupleIilNS_9null_typeESD_SD_SD_SD_SD_SD_SD_EENS9_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESJ_EEEENSA_INSB_IlSI_SJ_SJ_EEEENS_12zip_iteratorINSC_INS_10device_ptrIiEENSP_IlEESD_SD_SD_SD_SD_SD_SD_SD_EEEENS9_13compare_firstI10ThrustLTOpIiEEEEEEEvT__param_0+52];
mov.u16 %rs8, %rs12;
mov.u16 %rs7, %rs11;
mov.u16 %rs6, %rs10;
mov.u16 %rs5, %rs9;
ld.param.v4.u8 {%rs13, %rs14, %rs15, %rs16}, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEElNS_6detail15normal_iteratorINS_7pointerINS_5tupleIilNS_9null_typeESD_SD_SD_SD_SD_SD_SD_EENS9_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESJ_EEEENSA_INSB_IlSI_SJ_SJ_EEEENS_12zip_iteratorINSC_INS_10device_ptrIiEENSP_IlEESD_SD_SD_SD_SD_SD_SD_SD_EEEENS9_13compare_firstI10ThrustLTOpIiEEEEEEEvT__param_0+48];
mov.u16 %rs4, %rs16;
mov.u16 %rs3, %rs15;
mov.u16 %rs2, %rs14;
mov.u16 %rs1, %rs13;
cvta.to.global.u64 %rd1, %rd150;
cvta.to.global.u64 %rd155, %rd152;
cvt.u32.u64	%r1, %rd151;
cvt.u32.u64	%r78, %rd149;
mov.u32 %r79, %ctaid.x;
mul.wide.u32 %rd156, %r79, 8;
add.s64 %rd157, %rd155, %rd156;
ld.global.u32 %r2, [%rd157];
ld.global.u32 %r80, [%rd157+8];
neg.s32 %r81, %r78;
and.b32 %r3, %r79, %r81;
shr.s32 %r4, %r78, 1;
mul.lo.s32 %r5, %r3, 1792;
add.s32 %r82, %r80, %r5;
min.s32 %r190, %r82, %r1;
add.s32 %r83, %r79, %r4;
mul.lo.s32 %r84, %r83, 1792;
sub.s32 %r85, %r84, %r2;
min.s32 %r7, %r85, %r1;
add.s32 %r86, %r84, 1792;
sub.s32 %r87, %r86, %r80;
min.s32 %r189, %r87, %r1;
add.s32 %r88, %r78, -1;
and.b32 %r89, %r79, %r88;
setp.ne.s32	%p15, %r88, %r89;
@%p15 bra BB99_2;

add.s32 %r90, %r3, %r4;
mul.lo.s32 %r91, %r90, 1792;
min.s32 %r190, %r91, %r1;
mad.lo.s32 %r92, %r4, 2, %r3;
mul.lo.s32 %r93, %r92, 1792;
min.s32 %r189, %r93, %r1;

BB99_2:
add.s32 %r94, %r5, %r2;
cvt.s64.s32	%rd158, %r189;
cvt.s64.s32	%rd2, %r7;
sub.s64 %rd3, %rd158, %rd2;
cvt.s64.s32	%rd159, %r190;
cvt.s64.s32	%rd160, %r94;
sub.s64 %rd4, %rd159, %rd160;
setp.gt.s64	%p16, %rd4, 1791;
mov.u32 %r13, %tid.x;
cvt.u64.u32	%rd493, %r13;
add.s64 %rd161, %rd493, %rd160;
shl.b64 %rd162, %rd161, 4;
add.s64 %rd6, %rd1, %rd162;
@%p16 bra BB99_17;
bra.uni BB99_3;

BB99_17:
ld.global.u32 %r209, [%rd6];
ld.global.u64 %rd401, [%rd6+8];
ld.global.u32 %r210, [%rd6+4096];
ld.global.u64 %rd402, [%rd6+4104];
ld.global.u32 %r212, [%rd6+8192];
ld.global.u64 %rd404, [%rd6+8200];
ld.global.u32 %r213, [%rd6+12288];
ld.global.u64 %rd405, [%rd6+12296];
ld.global.u32 %r215, [%rd6+16384];
ld.global.u64 %rd406, [%rd6+16392];
ld.global.u32 %r214, [%rd6+20480];
ld.global.u64 %rd403, [%rd6+20488];
ld.global.u32 %r211, [%rd6+24576];
ld.global.u64 %rd400, [%rd6+24584];
bra.uni BB99_18;

BB99_3:
mov.u32 %r95, 0;
mov.u64 %rd163, 0;
setp.ge.s64	%p17, %rd493, %rd4;
mov.u64 %rd412, %rd163;
mov.u32 %r221, %r95;
@%p17 bra BB99_5;

ld.global.u32 %r14, [%rd6];
ld.global.u64 %rd7, [%rd6+8];
mov.u64 %rd412, %rd7;
mov.u32 %r221, %r14;

BB99_5:
mov.u32 %r197, %r221;
mov.u32 %r209, %r197;
mov.u64 %rd388, %rd412;
mov.u64 %rd401, %rd388;
cvt.u32.u64	%r97, %rd493;
add.s32 %r98, %r97, 256;
cvt.u64.u32	%rd165, %r98;
setp.ge.s64	%p18, %rd165, %rd4;
mov.u64 %rd411, %rd163;
mov.u32 %r220, %r95;
@%p18 bra BB99_7;

ld.global.u32 %r220, [%rd6+4096];
ld.global.u64 %rd411, [%rd6+4104];

BB99_7:
mov.u32 %r210, %r220;
mov.u64 %rd402, %rd411;
add.s32 %r100, %r13, 512;
cvt.u64.u32	%rd167, %r100;
setp.ge.s64	%p19, %rd167, %rd4;
mov.u64 %rd410, %rd163;
mov.u32 %r219, %r95;
@%p19 bra BB99_9;

ld.global.u32 %r219, [%rd6+8192];
ld.global.u64 %rd410, [%rd6+8200];

BB99_9:
mov.u32 %r212, %r219;
mov.u64 %rd404, %rd410;
add.s32 %r102, %r13, 768;
cvt.u64.u32	%rd169, %r102;
setp.ge.s64	%p20, %rd169, %rd4;
mov.u64 %rd409, %rd163;
mov.u32 %r218, %r95;
@%p20 bra BB99_11;

ld.global.u32 %r218, [%rd6+12288];
ld.global.u64 %rd409, [%rd6+12296];

BB99_11:
mov.u32 %r213, %r218;
mov.u64 %rd405, %rd409;
add.s32 %r104, %r13, 1024;
cvt.u64.u32	%rd171, %r104;
setp.ge.s64	%p21, %rd171, %rd4;
mov.u64 %rd408, %rd163;
mov.u32 %r217, %r95;
@%p21 bra BB99_13;

ld.global.u32 %r217, [%rd6+16384];
ld.global.u64 %rd408, [%rd6+16392];

BB99_13:
mov.u32 %r215, %r217;
mov.u64 %rd406, %rd408;
add.s32 %r106, %r13, 1280;
cvt.u64.u32	%rd173, %r106;
setp.ge.s64	%p22, %rd173, %rd4;
mov.u64 %rd407, %rd163;
mov.u32 %r216, %r95;
@%p22 bra BB99_15;

ld.global.u32 %r216, [%rd6+20480];
ld.global.u64 %rd407, [%rd6+20488];

BB99_15:
mov.u32 %r214, %r216;
mov.u64 %rd403, %rd407;
add.s32 %r108, %r13, 1536;
cvt.u64.u32	%rd175, %r108;
setp.ge.s64	%p23, %rd175, %rd4;
mov.u64 %rd400, %rd163;
mov.u32 %r211, %r95;
@%p23 bra BB99_18;

ld.global.u32 %r211, [%rd6+24576];
ld.global.u64 %rd400, [%rd6+24584];

BB99_18:
@%p16 bra BB99_33;
bra.uni BB99_19;

BB99_33:
mul.wide.u32 %rd204, %r13, 16;
mov.u64 %rd205, _ZN6thrust6system4cuda6detail4smemE;
add.s64 %rd206, %rd205, %rd204;
st.shared.u32 [%rd206], %r209;
st.shared.u32 [%rd206+4096], %r210;
st.shared.u32 [%rd206+8192], %r212;
st.shared.u32 [%rd206+12288], %r213;
st.shared.u32 [%rd206+16384], %r215;
st.shared.u32 [%rd206+20480], %r214;
st.shared.u32 [%rd206+24576], %r211;
st.shared.u64 [%rd206+8], %rd401;
st.shared.u64 [%rd206+4104], %rd402;
st.shared.u64 [%rd206+8200], %rd404;
st.shared.u64 [%rd206+12296], %rd405;
st.shared.u64 [%rd206+16392], %rd406;
st.shared.u64 [%rd206+20488], %rd403;
st.shared.u64 [%rd206+24584], %rd400;
bra.uni BB99_34;

BB99_19:
setp.ge.s64	%p25, %rd493, %rd4;
@%p25 bra BB99_21;

mul.wide.u32 %rd177, %r13, 16;
mov.u64 %rd178, _ZN6thrust6system4cuda6detail4smemE;
add.s64 %rd179, %rd178, %rd177;
st.shared.u32 [%rd179], %r209;
st.shared.u64 [%rd179+8], %rd401;

BB99_21:
add.s32 %r112, %r13, 256;
cvt.u64.u32	%rd180, %r112;
setp.ge.s64	%p26, %rd180, %rd4;
@%p26 bra BB99_23;

mul.wide.u32 %rd181, %r13, 16;
mov.u64 %rd182, _ZN6thrust6system4cuda6detail4smemE;
add.s64 %rd183, %rd182, %rd181;
st.shared.u32 [%rd183+4096], %r210;
st.shared.u64 [%rd183+4104], %rd402;

BB99_23:
add.s32 %r115, %r13, 512;
cvt.u64.u32	%rd184, %r115;
setp.ge.s64	%p27, %rd184, %rd4;
@%p27 bra BB99_25;

mul.wide.u32 %rd185, %r13, 16;
mov.u64 %rd186, _ZN6thrust6system4cuda6detail4smemE;
add.s64 %rd187, %rd186, %rd185;
st.shared.u32 [%rd187+8192], %r212;
st.shared.u64 [%rd187+8200], %rd404;

BB99_25:
add.s32 %r118, %r13, 768;
cvt.u64.u32	%rd188, %r118;
setp.ge.s64	%p28, %rd188, %rd4;
@%p28 bra BB99_27;

mul.wide.u32 %rd189, %r13, 16;
mov.u64 %rd190, _ZN6thrust6system4cuda6detail4smemE;
add.s64 %rd191, %rd190, %rd189;
st.shared.u32 [%rd191+12288], %r213;
st.shared.u64 [%rd191+12296], %rd405;

BB99_27:
add.s32 %r121, %r13, 1024;
cvt.u64.u32	%rd192, %r121;
setp.ge.s64	%p29, %rd192, %rd4;
@%p29 bra BB99_29;

mul.wide.u32 %rd193, %r13, 16;
mov.u64 %rd194, _ZN6thrust6system4cuda6detail4smemE;
add.s64 %rd195, %rd194, %rd193;
st.shared.u32 [%rd195+16384], %r215;
st.shared.u64 [%rd195+16392], %rd406;

BB99_29:
add.s32 %r124, %r13, 1280;
cvt.u64.u32	%rd196, %r124;
setp.ge.s64	%p30, %rd196, %rd4;
@%p30 bra BB99_31;

mul.wide.u32 %rd197, %r13, 16;
mov.u64 %rd198, _ZN6thrust6system4cuda6detail4smemE;
add.s64 %rd199, %rd198, %rd197;
st.shared.u32 [%rd199+20480], %r214;
st.shared.u64 [%rd199+20488], %rd403;

BB99_31:
add.s32 %r127, %r13, 1536;
cvt.u64.u32	%rd200, %r127;
setp.ge.s64	%p31, %rd200, %rd4;
@%p31 bra BB99_34;

mul.wide.u32 %rd201, %r13, 16;
mov.u64 %rd202, _ZN6thrust6system4cuda6detail4smemE;
add.s64 %rd203, %rd202, %rd201;
st.shared.u32 [%rd203+24576], %r211;
st.shared.u64 [%rd203+24584], %rd400;

BB99_34:
setp.gt.s64	%p32, %rd3, 1791;
add.s64 %rd207, %rd493, %rd2;
shl.b64 %rd208, %rd207, 4;
add.s64 %rd35, %rd1, %rd208;
@%p32 bra BB99_49;
bra.uni BB99_35;

BB99_49:
ld.global.u32 %r240, [%rd35];
ld.global.u64 %rd432, [%rd35+8];
ld.global.u32 %r241, [%rd35+4096];
ld.global.u64 %rd433, [%rd35+4104];
ld.global.u32 %r243, [%rd35+8192];
ld.global.u64 %rd435, [%rd35+8200];
ld.global.u32 %r244, [%rd35+12288];
ld.global.u64 %rd436, [%rd35+12296];
ld.global.u32 %r246, [%rd35+16384];
ld.global.u64 %rd437, [%rd35+16392];
ld.global.u32 %r245, [%rd35+20480];
ld.global.u64 %rd434, [%rd35+20488];
ld.global.u32 %r242, [%rd35+24576];
ld.global.u64 %rd431, [%rd35+24584];
bra.uni BB99_50;

BB99_35:
mov.u32 %r130, 0;
mov.u64 %rd209, 0;
setp.ge.s64	%p33, %rd493, %rd3;
mov.u64 %rd443, %rd209;
mov.u32 %r252, %r130;
@%p33 bra BB99_37;

ld.global.u32 %r42, [%rd35];
ld.global.u64 %rd36, [%rd35+8];
mov.u64 %rd443, %rd36;
mov.u32 %r252, %r42;

BB99_37:
mov.u32 %r228, %r252;
mov.u32 %r240, %r228;
mov.u64 %rd419, %rd443;
mov.u64 %rd432, %rd419;
cvt.u32.u64	%r132, %rd493;
add.s32 %r133, %r132, 256;
cvt.u64.u32	%rd211, %r133;
setp.ge.s64	%p34, %rd211, %rd3;
mov.u64 %rd442, %rd209;
mov.u32 %r251, %r130;
@%p34 bra BB99_39;

ld.global.u32 %r251, [%rd35+4096];
ld.global.u64 %rd442, [%rd35+4104];

BB99_39:
mov.u32 %r241, %r251;
mov.u64 %rd433, %rd442;
add.s32 %r135, %r13, 512;
cvt.u64.u32	%rd213, %r135;
setp.ge.s64	%p35, %rd213, %rd3;
mov.u64 %rd441, %rd209;
mov.u32 %r250, %r130;
@%p35 bra BB99_41;

ld.global.u32 %r250, [%rd35+8192];
ld.global.u64 %rd441, [%rd35+8200];

BB99_41:
mov.u32 %r243, %r250;
mov.u64 %rd435, %rd441;
add.s32 %r137, %r13, 768;
cvt.u64.u32	%rd215, %r137;
setp.ge.s64	%p36, %rd215, %rd3;
mov.u64 %rd440, %rd209;
mov.u32 %r249, %r130;
@%p36 bra BB99_43;

ld.global.u32 %r249, [%rd35+12288];
ld.global.u64 %rd440, [%rd35+12296];

BB99_43:
mov.u32 %r244, %r249;
mov.u64 %rd436, %rd440;
add.s32 %r139, %r13, 1024;
cvt.u64.u32	%rd217, %r139;
setp.ge.s64	%p37, %rd217, %rd3;
mov.u64 %rd439, %rd209;
mov.u32 %r248, %r130;
@%p37 bra BB99_45;

ld.global.u32 %r248, [%rd35+16384];
ld.global.u64 %rd439, [%rd35+16392];

BB99_45:
mov.u32 %r246, %r248;
mov.u64 %rd437, %rd439;
add.s32 %r141, %r13, 1280;
cvt.u64.u32	%rd219, %r141;
setp.ge.s64	%p38, %rd219, %rd3;
mov.u64 %rd438, %rd209;
mov.u32 %r247, %r130;
@%p38 bra BB99_47;

ld.global.u32 %r247, [%rd35+20480];
ld.global.u64 %rd438, [%rd35+20488];

BB99_47:
mov.u32 %r245, %r247;
mov.u64 %rd434, %rd438;
add.s32 %r143, %r13, 1536;
cvt.u64.u32	%rd221, %r143;
setp.ge.s64	%p39, %rd221, %rd3;
mov.u64 %rd431, %rd209;
mov.u32 %r242, %r130;
@%p39 bra BB99_50;

ld.global.u32 %r242, [%rd35+24576];
ld.global.u64 %rd431, [%rd35+24584];

BB99_50:
add.s64 %rd222, %rd493, %rd4;
shl.b64 %rd223, %rd222, 4;
mov.u64 %rd224, _ZN6thrust6system4cuda6detail4smemE;
add.s64 %rd64, %rd224, %rd223;
@%p32 bra BB99_65;
bra.uni BB99_51;

BB99_65:
st.shared.u32 [%rd64], %r240;
st.shared.u32 [%rd64+4096], %r241;
st.shared.u32 [%rd64+8192], %r243;
st.shared.u32 [%rd64+12288], %r244;
st.shared.u32 [%rd64+16384], %r246;
st.shared.u32 [%rd64+20480], %r245;
st.shared.u32 [%rd64+24576], %r242;
st.shared.u64 [%rd64+8], %rd432;
st.shared.u64 [%rd64+4104], %rd433;
st.shared.u64 [%rd64+8200], %rd435;
st.shared.u64 [%rd64+12296], %rd436;
st.shared.u64 [%rd64+16392], %rd437;
st.shared.u64 [%rd64+20488], %rd434;
bra.uni BB99_66;

BB99_51:
setp.ge.s64	%p41, %rd493, %rd3;
@%p41 bra BB99_53;

st.shared.u32 [%rd64], %r240;
st.shared.u64 [%rd64+8], %rd432;

BB99_53:
cvt.u32.u64	%r144, %rd493;
add.s32 %r145, %r144, 256;
cvt.u64.u32	%rd225, %r145;
setp.ge.s64	%p42, %rd225, %rd3;
@%p42 bra BB99_55;

st.shared.u32 [%rd64+4096], %r241;
st.shared.u64 [%rd64+4104], %rd433;

BB99_55:
add.s32 %r146, %r13, 512;
cvt.u64.u32	%rd226, %r146;
setp.ge.s64	%p43, %rd226, %rd3;
@%p43 bra BB99_57;

st.shared.u32 [%rd64+8192], %r243;
st.shared.u64 [%rd64+8200], %rd435;

BB99_57:
add.s32 %r147, %r13, 768;
cvt.u64.u32	%rd227, %r147;
setp.ge.s64	%p44, %rd227, %rd3;
@%p44 bra BB99_59;

st.shared.u32 [%rd64+12288], %r244;
st.shared.u64 [%rd64+12296], %rd436;

BB99_59:
add.s32 %r148, %r13, 1024;
cvt.u64.u32	%rd228, %r148;
setp.ge.s64	%p45, %rd228, %rd3;
@%p45 bra BB99_61;

st.shared.u32 [%rd64+16384], %r246;
st.shared.u64 [%rd64+16392], %rd437;

BB99_61:
add.s32 %r149, %r13, 1280;
cvt.u64.u32	%rd229, %r149;
setp.ge.s64	%p46, %rd229, %rd3;
@%p46 bra BB99_63;

st.shared.u32 [%rd64+20480], %r245;
st.shared.u64 [%rd64+20488], %rd434;

BB99_63:
add.s32 %r150, %r13, 1536;
cvt.u64.u32	%rd230, %r150;
setp.ge.s64	%p47, %rd230, %rd3;
@%p47 bra BB99_67;

st.shared.u32 [%rd64+24576], %r242;

BB99_66:
st.shared.u64 [%rd64+24584], %rd431;

BB99_67:
bar.sync 0;
mul.lo.s32 %r152, %r13, 7;
cvt.u64.u32	%rd231, %r152;
add.s64 %rd65, %rd4, %rd3;
min.s64 %rd66, %rd231, %rd65;
setp.lt.s64	%p48, %rd66, %rd3;
sub.s64 %rd232, %rd66, %rd3;
selp.b64	%rd445, 0, %rd232, %p48;
min.s64 %rd444, %rd4, %rd66;
setp.ge.s64	%p49, %rd445, %rd444;
@%p49 bra BB99_70;

add.s64 %rd233, %rd4, %rd66;
add.s64 %rd69, %rd233, -1;

BB99_69:
add.s64 %rd234, %rd444, %rd445;
shr.s64 %rd235, %rd234, 1;
sub.s64 %rd236, %rd69, %rd235;
shl.b64 %rd237, %rd236, 4;
add.s64 %rd239, %rd224, %rd237;
shl.b64 %rd240, %rd235, 4;
add.s64 %rd241, %rd224, %rd240;
ld.shared.u32 %r153, [%rd241];
ld.shared.u32 %r154, [%rd239];
setp.lt.s32	%p50, %r154, %r153;
add.s64 %rd242, %rd235, 1;
selp.b64	%rd445, %rd445, %rd242, %p50;
selp.b64	%rd444, %rd235, %rd444, %p50;
setp.lt.s64	%p51, %rd445, %rd444;
@%p51 bra BB99_69;

BB99_70:
shl.b64 %rd243, %rd4, 4;
add.s64 %rd75, %rd224, %rd243;
add.s64 %rd245, %rd66, %rd4;
sub.s64 %rd76, %rd245, %rd445;
shl.b64 %rd246, %rd76, 4;
add.s64 %rd77, %rd224, %rd246;
shl.b64 %rd247, %rd445, 4;
add.s64 %rd78, %rd224, %rd247;
ld.shared.u32 %r155, [%rd78];
ld.shared.u64 %rd248, [%rd78+8];
add.u64 %rd249, %SP, 0;
cvta.to.local.u64 %rd250, %rd249;
st.local.u64 [%rd250+8], %rd248;
st.local.u32 [%rd250], %r155;
ld.shared.u32 %r156, [%rd77];
ld.shared.u64 %rd251, [%rd77+8];
add.u64 %rd252, %SP, 16;
cvta.to.local.u64 %rd253, %rd252;
st.local.u64 [%rd253+8], %rd251;
st.local.u32 [%rd253], %r156;
shl.b64 %rd254, %rd65, 4;
add.s64 %rd79, %rd224, %rd254;
mov.pred %p82, -1;
setp.ge.u64	%p53, %rd77, %rd79;
@%p53 bra BB99_73;

mov.pred %p82, 0;
setp.ge.u64	%p55, %rd78, %rd75;
@%p55 bra BB99_73;

ld.local.u32 %r157, [%rd250];
ld.local.u32 %r158, [%rd253];
setp.ge.s32	%p82, %r158, %r157;

BB99_73:
selp.b64	%rd263, %rd250, %rd253, %p82;
ld.local.u32 %r70, [%rd263];
ld.local.u64 %rd80, [%rd263+8];
@%p82 bra BB99_75;
bra.uni BB99_74;

BB99_75:
mov.u64 %rd467, %rd77;
add.s64 %rd272, %rd247, %rd224;
add.s64 %rd85, %rd272, 16;
mov.u64 %rd489, %rd85;
ld.shared.u32 %r160, [%rd78+16];
st.local.u32 [%rd250], %r160;
ld.shared.u64 %rd275, [%rd78+24];
st.local.u64 [%rd250+8], %rd275;
mov.u64 %rd456, %rd77;
mov.u64 %rd478, %rd85;
bra.uni BB99_76;

BB99_74:
mov.u64 %rd489, %rd78;
add.s64 %rd266, %rd246, %rd224;
add.s64 %rd82, %rd266, 16;
mov.u64 %rd467, %rd82;
ld.shared.u32 %r159, [%rd77+16];
st.local.u32 [%rd253], %r159;
ld.shared.u64 %rd269, [%rd77+24];
st.local.u64 [%rd253+8], %rd269;
mov.u64 %rd456, %rd82;
mov.u64 %rd478, %rd78;

BB99_76:
mov.u64 %rd90, %rd489;
mov.u64 %rd477, %rd478;
mov.u64 %rd88, %rd467;
mov.u64 %rd455, %rd456;
mov.pred %p83, -1;
setp.ge.u64	%p57, %rd455, %rd79;
@%p57 bra BB99_79;

mov.pred %p83, 0;
setp.ge.u64	%p59, %rd477, %rd75;
@%p59 bra BB99_79;

ld.local.u32 %r161, [%rd250];
ld.local.u32 %r162, [%rd253];
setp.ge.s32	%p83, %r162, %r161;

BB99_79:
selp.b64	%rd284, %rd250, %rd253, %p83;
ld.local.u32 %r71, [%rd284];
ld.local.u64 %rd91, [%rd284+8];
@%p83 bra BB99_81;
bra.uni BB99_80;

BB99_81:
add.s64 %rd477, %rd477, 16;
add.s64 %rd95, %rd90, 16;
ld.shared.u32 %r164, [%rd90+16];
st.local.u32 [%rd250], %r164;
ld.shared.u64 %rd290, [%rd90+24];
st.local.u64 [%rd250+8], %rd290;
mov.u64 %rd466, %rd88;
mov.u64 %rd488, %rd95;
bra.uni BB99_82;

BB99_80:
add.s64 %rd455, %rd455, 16;
add.s64 %rd93, %rd88, 16;
ld.shared.u32 %r163, [%rd88+16];
st.local.u32 [%rd253], %r163;
ld.shared.u64 %rd287, [%rd88+24];
st.local.u64 [%rd253+8], %rd287;
mov.u64 %rd466, %rd93;
mov.u64 %rd488, %rd90;

BB99_82:
mov.u64 %rd99, %rd488;
mov.u64 %rd476, %rd477;
mov.u64 %rd97, %rd466;
mov.u64 %rd454, %rd455;
mov.pred %p84, -1;
setp.ge.u64	%p61, %rd454, %rd79;
@%p61 bra BB99_85;

mov.pred %p84, 0;
setp.ge.u64	%p63, %rd476, %rd75;
@%p63 bra BB99_85;

ld.local.u32 %r165, [%rd250];
ld.local.u32 %r166, [%rd253];
setp.ge.s32	%p84, %r166, %r165;

BB99_85:
selp.b64	%rd299, %rd250, %rd253, %p84;
ld.local.u32 %r72, [%rd299];
ld.local.u64 %rd100, [%rd299+8];
@%p84 bra BB99_87;
bra.uni BB99_86;

BB99_87:
add.s64 %rd476, %rd476, 16;
add.s64 %rd104, %rd99, 16;
ld.shared.u32 %r168, [%rd99+16];
st.local.u32 [%rd250], %r168;
ld.shared.u64 %rd305, [%rd99+24];
st.local.u64 [%rd250+8], %rd305;
mov.u64 %rd465, %rd97;
mov.u64 %rd487, %rd104;
bra.uni BB99_88;

BB99_86:
add.s64 %rd454, %rd454, 16;
add.s64 %rd102, %rd97, 16;
ld.shared.u32 %r167, [%rd97+16];
st.local.u32 [%rd253], %r167;
ld.shared.u64 %rd302, [%rd97+24];
st.local.u64 [%rd253+8], %rd302;
mov.u64 %rd465, %rd102;
mov.u64 %rd487, %rd99;

BB99_88:
mov.u64 %rd108, %rd487;
mov.u64 %rd475, %rd476;
mov.u64 %rd106, %rd465;
mov.u64 %rd453, %rd454;
mov.pred %p85, -1;
setp.ge.u64	%p65, %rd453, %rd79;
@%p65 bra BB99_91;

mov.pred %p85, 0;
setp.ge.u64	%p67, %rd475, %rd75;
@%p67 bra BB99_91;

ld.local.u32 %r169, [%rd250];
ld.local.u32 %r170, [%rd253];
setp.ge.s32	%p85, %r170, %r169;

BB99_91:
selp.b64	%rd314, %rd250, %rd253, %p85;
ld.local.u32 %r73, [%rd314];
ld.local.u64 %rd109, [%rd314+8];
@%p85 bra BB99_93;
bra.uni BB99_92;

BB99_93:
add.s64 %rd475, %rd475, 16;
add.s64 %rd113, %rd108, 16;
ld.shared.u32 %r172, [%rd108+16];
st.local.u32 [%rd250], %r172;
ld.shared.u64 %rd320, [%rd108+24];
st.local.u64 [%rd250+8], %rd320;
mov.u64 %rd464, %rd106;
mov.u64 %rd486, %rd113;
bra.uni BB99_94;

BB99_92:
add.s64 %rd453, %rd453, 16;
add.s64 %rd111, %rd106, 16;
ld.shared.u32 %r171, [%rd106+16];
st.local.u32 [%rd253], %r171;
ld.shared.u64 %rd317, [%rd106+24];
st.local.u64 [%rd253+8], %rd317;
mov.u64 %rd464, %rd111;
mov.u64 %rd486, %rd108;

BB99_94:
mov.u64 %rd117, %rd486;
mov.u64 %rd474, %rd475;
mov.u64 %rd115, %rd464;
mov.u64 %rd452, %rd453;
mov.pred %p86, -1;
setp.ge.u64	%p69, %rd452, %rd79;
@%p69 bra BB99_97;

mov.pred %p86, 0;
setp.ge.u64	%p71, %rd474, %rd75;
@%p71 bra BB99_97;

ld.local.u32 %r173, [%rd250];
ld.local.u32 %r174, [%rd253];
setp.ge.s32	%p86, %r174, %r173;

BB99_97:
selp.b64	%rd329, %rd250, %rd253, %p86;
ld.local.u32 %r74, [%rd329];
ld.local.u64 %rd118, [%rd329+8];
@%p86 bra BB99_99;
bra.uni BB99_98;

BB99_99:
add.s64 %rd474, %rd474, 16;
add.s64 %rd122, %rd117, 16;
ld.shared.u32 %r176, [%rd117+16];
st.local.u32 [%rd250], %r176;
ld.shared.u64 %rd335, [%rd117+24];
st.local.u64 [%rd250+8], %rd335;
mov.u64 %rd463, %rd115;
mov.u64 %rd485, %rd122;
bra.uni BB99_100;

BB99_98:
add.s64 %rd452, %rd452, 16;
add.s64 %rd120, %rd115, 16;
ld.shared.u32 %r175, [%rd115+16];
st.local.u32 [%rd253], %r175;
ld.shared.u64 %rd332, [%rd115+24];
st.local.u64 [%rd253+8], %rd332;
mov.u64 %rd463, %rd120;
mov.u64 %rd485, %rd117;

BB99_100:
mov.u64 %rd126, %rd485;
mov.u64 %rd473, %rd474;
mov.u64 %rd124, %rd463;
mov.u64 %rd451, %rd452;
mov.pred %p87, -1;
setp.ge.u64	%p73, %rd451, %rd79;
@%p73 bra BB99_103;

mov.pred %p87, 0;
setp.ge.u64	%p75, %rd473, %rd75;
@%p75 bra BB99_103;

ld.local.u32 %r177, [%rd250];
ld.local.u32 %r178, [%rd253];
setp.ge.s32	%p87, %r178, %r177;

BB99_103:
selp.b64	%rd344, %rd250, %rd253, %p87;
ld.local.u32 %r75, [%rd344];
ld.local.u64 %rd127, [%rd344+8];
@%p87 bra BB99_105;
bra.uni BB99_104;

BB99_105:
add.s64 %rd473, %rd473, 16;
add.s64 %rd131, %rd126, 16;
ld.shared.u32 %r180, [%rd126+16];
st.local.u32 [%rd250], %r180;
ld.shared.u64 %rd350, [%rd126+24];
st.local.u64 [%rd250+8], %rd350;
mov.u64 %rd462, %rd124;
mov.u64 %rd484, %rd131;
bra.uni BB99_106;

BB99_104:
add.s64 %rd451, %rd451, 16;
add.s64 %rd129, %rd124, 16;
ld.shared.u32 %r179, [%rd124+16];
st.local.u32 [%rd253], %r179;
ld.shared.u64 %rd347, [%rd124+24];
st.local.u64 [%rd253+8], %rd347;
mov.u64 %rd462, %rd129;
mov.u64 %rd484, %rd126;

BB99_106:
mov.pred %p88, -1;
setp.ge.u64	%p77, %rd451, %rd79;
@%p77 bra BB99_109;

mov.pred %p88, 0;
setp.ge.u64	%p79, %rd473, %rd75;
@%p79 bra BB99_109;

ld.local.u32 %r181, [%rd250];
ld.local.u32 %r182, [%rd253];
setp.ge.s32	%p88, %r182, %r181;

BB99_109:
selp.b64	%rd362, %rd250, %rd253, %p88;
ld.local.u32 %r76, [%rd362];
ld.local.u64 %rd136, [%rd362+8];
@%p88 bra BB99_111;
bra.uni BB99_110;

BB99_111:
ld.shared.u32 %r184, [%rd484+16];
st.local.u32 [%rd250], %r184;
ld.shared.u64 %rd368, [%rd484+24];
st.local.u64 [%rd250+8], %rd368;
bra.uni BB99_112;

BB99_110:
ld.shared.u32 %r183, [%rd462+16];
st.local.u32 [%rd253], %r183;
ld.shared.u64 %rd365, [%rd462+24];
st.local.u64 [%rd253+8], %rd365;

BB99_112:
bar.sync 0;
mul.wide.u32 %rd369, %r152, 16;
add.s64 %rd371, %rd224, %rd369;
st.shared.u32 [%rd371], %r70;
st.shared.u32 [%rd371+16], %r71;
st.shared.u32 [%rd371+32], %r72;
st.shared.u32 [%rd371+48], %r73;
st.shared.u32 [%rd371+64], %r74;
st.shared.u32 [%rd371+80], %r75;
st.shared.u32 [%rd371+96], %r76;
st.shared.u64 [%rd371+8], %rd80;
st.shared.u64 [%rd371+24], %rd91;
st.shared.u64 [%rd371+40], %rd100;
st.shared.u64 [%rd371+56], %rd109;
st.shared.u64 [%rd371+72], %rd118;
st.shared.u64 [%rd371+88], %rd127;
st.shared.u64 [%rd371+104], %rd136;
bar.sync 0;
setp.ge.s64	%p80, %rd493, %rd65;
@%p80 bra BB99_115;

cvta.to.global.u64 %rd372, %rd153;
cvta.to.global.u64 %rd373, %rd154;
cvt.u64.u32	%rd374, %r13;
mul.wide.u32 %rd375, %r13, 16;
add.s64 %rd492, %rd224, %rd375;
mul.wide.u32 %rd377, %r79, 1792;
add.s64 %rd378, %rd377, %rd374;
shl.b64 %rd379, %rd378, 3;
add.s64 %rd491, %rd373, %rd379;
shl.b64 %rd380, %rd378, 2;
add.s64 %rd490, %rd372, %rd380;

BB99_114:
ld.shared.u32 %r188, [%rd492];
st.global.u32 [%rd490], %r188;
ld.shared.u64 %rd381, [%rd492+8];
st.global.u64 [%rd491], %rd381;
add.s64 %rd492, %rd492, 4096;
add.s64 %rd491, %rd491, 2048;
add.s64 %rd490, %rd490, 1024;
add.s64 %rd493, %rd493, 256;
setp.lt.s64	%p81, %rd493, %rd65;
@%p81 bra BB99_114;

BB99_115:
bar.sync 0;
ret;
}


.visible .entry _ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24virtualized_smem_closureINS3_23stable_sort_each_detail29stable_sort_each_copy_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEENS_12zip_iteratorINS_5tupleINS_10device_ptrIlEENSC_IiEENS_9null_typeESF_SF_SF_SF_SF_SF_SF_EEEElNS_6detail15normal_iteratorINS_7pointerINSB_IliSF_SF_SF_SF_SF_SF_SF_SF_EENSI_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESQ_EEEENSI_13compare_firstI9SliceCompEEEEPSL_EEEEvT_(
.param .align 8 .b8 _ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24virtualized_smem_closureINS3_23stable_sort_each_detail29stable_sort_each_copy_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEENS_12zip_iteratorINS_5tupleINS_10device_ptrIlEENSC_IiEENS_9null_typeESF_SF_SF_SF_SF_SF_SF_EEEElNS_6detail15normal_iteratorINS_7pointerINSB_IliSF_SF_SF_SF_SF_SF_SF_SF_EENSI_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESQ_EEEENSI_13compare_firstI9SliceCompEEEEPSL_EEEEvT__param_0[56]
)
.maxntid 256, 1, 1
.minnctapersm 1
{
.local .align 8 .b8 __local_depot100[144];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<230>;
.reg .b16 %rs<27>;
.reg .b32 %r<749>;
.reg .b64 %rd<1058>;


mov.u64 %rd1057, __local_depot100;
cvta.local.u64 %SP, %rd1057;
ld.param.u64 %rd424, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24virtualized_smem_closureINS3_23stable_sort_each_detail29stable_sort_each_copy_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEENS_12zip_iteratorINS_5tupleINS_10device_ptrIlEENSC_IiEENS_9null_typeESF_SF_SF_SF_SF_SF_SF_EEEElNS_6detail15normal_iteratorINS_7pointerINSB_IliSF_SF_SF_SF_SF_SF_SF_SF_EENSI_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESQ_EEEENSI_13compare_firstI9SliceCompEEEEPSL_EEEEvT__param_0+32];
ld.param.u64 %rd426, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24virtualized_smem_closureINS3_23stable_sort_each_detail29stable_sort_each_copy_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEENS_12zip_iteratorINS_5tupleINS_10device_ptrIlEENSC_IiEENS_9null_typeESF_SF_SF_SF_SF_SF_SF_EEEElNS_6detail15normal_iteratorINS_7pointerINSB_IliSF_SF_SF_SF_SF_SF_SF_SF_EENSI_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESQ_EEEENSI_13compare_firstI9SliceCompEEEEPSL_EEEEvT__param_0+48];
ld.param.u64 %rd421, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24virtualized_smem_closureINS3_23stable_sort_each_detail29stable_sort_each_copy_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEENS_12zip_iteratorINS_5tupleINS_10device_ptrIlEENSC_IiEENS_9null_typeESF_SF_SF_SF_SF_SF_SF_EEEElNS_6detail15normal_iteratorINS_7pointerINSB_IliSF_SF_SF_SF_SF_SF_SF_SF_EENSI_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESQ_EEEENSI_13compare_firstI9SliceCompEEEEPSL_EEEEvT__param_0+8];
ld.param.u64 %rd420, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24virtualized_smem_closureINS3_23stable_sort_each_detail29stable_sort_each_copy_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEENS_12zip_iteratorINS_5tupleINS_10device_ptrIlEENSC_IiEENS_9null_typeESF_SF_SF_SF_SF_SF_SF_EEEElNS_6detail15normal_iteratorINS_7pointerINSB_IliSF_SF_SF_SF_SF_SF_SF_SF_EENSI_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESQ_EEEENSI_13compare_firstI9SliceCompEEEEPSL_EEEEvT__param_0];
ld.param.u64 %rd422, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24virtualized_smem_closureINS3_23stable_sort_each_detail29stable_sort_each_copy_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEENS_12zip_iteratorINS_5tupleINS_10device_ptrIlEENSC_IiEENS_9null_typeESF_SF_SF_SF_SF_SF_SF_EEEElNS_6detail15normal_iteratorINS_7pointerINSB_IliSF_SF_SF_SF_SF_SF_SF_SF_EENSI_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESQ_EEEENSI_13compare_firstI9SliceCompEEEEPSL_EEEEvT__param_0+16];
ld.param.u64 %rd425, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24virtualized_smem_closureINS3_23stable_sort_each_detail29stable_sort_each_copy_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEENS_12zip_iteratorINS_5tupleINS_10device_ptrIlEENSC_IiEENS_9null_typeESF_SF_SF_SF_SF_SF_SF_EEEElNS_6detail15normal_iteratorINS_7pointerINSB_IliSF_SF_SF_SF_SF_SF_SF_SF_EENSI_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESQ_EEEENSI_13compare_firstI9SliceCompEEEEPSL_EEEEvT__param_0+40];
mov.u32 %r137, %ctaid.x;
cvt.u64.u32	%rd427, %r137;
mul.lo.s64 %rd1, %rd427, %rd425;
mul.lo.s32 %r138, %r137, 1792;
cvt.u64.u32	%rd428, %r138;
sub.s64 %rd429, %rd422, %rd428;
cvt.u32.u64	%r139, %rd429;
mov.u32 %r140, 1792;
min.u32 %r1, %r139, %r140;
add.u64 %rd430, %SP, 16;
cvta.to.local.u64 %rd2, %rd430;
add.u64 %rd431, %SP, 0;
cvta.to.local.u64 %rd3, %rd431;
add.u64 %rd432, %SP, 32;
cvta.to.local.u64 %rd4, %rd432;
cvta.to.global.u64 %rd433, %rd420;
cvta.to.global.u64 %rd434, %rd421;
cvta.to.global.u64 %rd5, %rd426;
setp.gt.u32	%p16, %r1, 1791;
mov.u32 %r748, %tid.x;
cvt.u64.u32	%rd435, %r748;
add.s64 %rd436, %rd435, %rd428;
shl.b64 %rd437, %rd436, 3;
add.s64 %rd6, %rd433, %rd437;
shl.b64 %rd438, %rd436, 2;
add.s64 %rd7, %rd434, %rd438;
@%p16 bra BB100_15;
bra.uni BB100_1;

BB100_15:
ld.global.u64 %rd742, [%rd6];
ld.global.u32 %r536, [%rd7];
ld.global.u64 %rd743, [%rd6+2048];
ld.global.u32 %r537, [%rd7+1024];
ld.global.u64 %rd744, [%rd6+4096];
ld.global.u32 %r538, [%rd7+2048];
ld.global.u64 %rd745, [%rd6+6144];
ld.global.u32 %r539, [%rd7+3072];
ld.global.u64 %rd747, [%rd6+8192];
ld.global.u32 %r540, [%rd7+4096];
ld.global.u64 %rd746, [%rd6+10240];
ld.global.u32 %r520, [%rd7+5120];
ld.global.u64 %rd724, [%rd6+12288];
ld.global.u32 %r521, [%rd7+6144];
bra.uni BB100_16;

BB100_1:
mov.u64 %rd439, 0;
mov.u32 %r141, 0;
setp.ge.u32	%p17, %r748, %r1;
mov.u32 %r545, %r141;
mov.u64 %rd753, %rd439;
@%p17 bra BB100_3;

ld.global.u64 %rd8, [%rd6];
ld.global.u32 %r3, [%rd7];
mov.u32 %r545, %r3;
mov.u64 %rd753, %rd8;

BB100_3:
mov.u64 %rd730, %rd753;
mov.u64 %rd742, %rd730;
mov.u32 %r526, %r545;
mov.u32 %r536, %r526;
add.s32 %r143, %r748, 256;
setp.ge.u32	%p18, %r143, %r1;
mov.u32 %r544, %r141;
mov.u64 %rd752, %rd439;
@%p18 bra BB100_5;

ld.global.u64 %rd752, [%rd6+2048];
ld.global.u32 %r544, [%rd7+1024];

BB100_5:
mov.u64 %rd743, %rd752;
mov.u32 %r537, %r544;
add.s32 %r145, %r748, 512;
setp.ge.u32	%p19, %r145, %r1;
mov.u32 %r543, %r141;
mov.u64 %rd751, %rd439;
@%p19 bra BB100_7;

ld.global.u64 %rd751, [%rd6+4096];
ld.global.u32 %r543, [%rd7+2048];

BB100_7:
mov.u64 %rd744, %rd751;
mov.u32 %r538, %r543;
add.s32 %r147, %r748, 768;
setp.ge.u32	%p20, %r147, %r1;
mov.u32 %r542, %r141;
mov.u64 %rd750, %rd439;
@%p20 bra BB100_9;

ld.global.u64 %rd750, [%rd6+6144];
ld.global.u32 %r542, [%rd7+3072];

BB100_9:
mov.u64 %rd745, %rd750;
mov.u32 %r539, %r542;
add.s32 %r149, %r748, 1024;
setp.ge.u32	%p21, %r149, %r1;
mov.u32 %r541, %r141;
mov.u64 %rd749, %rd439;
@%p21 bra BB100_11;

ld.global.u64 %rd749, [%rd6+8192];
ld.global.u32 %r541, [%rd7+4096];

BB100_11:
mov.u64 %rd747, %rd749;
mov.u32 %r540, %r541;
mov.u32 %r520, 0;
add.s32 %r151, %r748, 1280;
setp.ge.u32	%p22, %r151, %r1;
mov.u64 %rd748, %rd439;
@%p22 bra BB100_13;

ld.global.u64 %rd748, [%rd6+10240];
ld.global.u32 %r520, [%rd7+5120];

BB100_13:
mov.u64 %rd746, %rd748;
mov.u64 %rd724, 0;
mov.u32 %r521, 0;
add.s32 %r153, %r748, 1536;
setp.ge.u32	%p23, %r153, %r1;
@%p23 bra BB100_16;

ld.global.u64 %rd724, [%rd6+12288];
ld.global.u32 %r521, [%rd7+6144];

BB100_16:
add.s64 %rd447, %rd435, %rd1;
shl.b64 %rd448, %rd447, 4;
add.s64 %rd35, %rd5, %rd448;
@%p16 bra BB100_31;
bra.uni BB100_17;

BB100_31:
st.global.u64 [%rd35], %rd742;
st.global.u64 [%rd35+4096], %rd743;
st.global.u64 [%rd35+8192], %rd744;
st.global.u64 [%rd35+12288], %rd745;
st.global.u64 [%rd35+16384], %rd747;
st.global.u64 [%rd35+20480], %rd746;
st.global.u64 [%rd35+24576], %rd724;
st.global.u32 [%rd35+8], %r536;
st.global.u32 [%rd35+4104], %r537;
st.global.u32 [%rd35+8200], %r538;
st.global.u32 [%rd35+12296], %r539;
st.global.u32 [%rd35+16392], %r540;
st.global.u32 [%rd35+20488], %r520;
bra.uni BB100_32;

BB100_17:
setp.ge.u32	%p25, %r748, %r1;
@%p25 bra BB100_19;

st.global.u64 [%rd35], %rd742;
st.global.u32 [%rd35+8], %r536;

BB100_19:
add.s32 %r157, %r748, 256;
setp.ge.u32	%p26, %r157, %r1;
@%p26 bra BB100_21;

st.global.u64 [%rd35+4096], %rd743;
st.global.u32 [%rd35+4104], %r537;

BB100_21:
add.s32 %r159, %r748, 512;
setp.ge.u32	%p27, %r159, %r1;
@%p27 bra BB100_23;

st.global.u64 [%rd35+8192], %rd744;
st.global.u32 [%rd35+8200], %r538;

BB100_23:
add.s32 %r161, %r748, 768;
setp.ge.u32	%p28, %r161, %r1;
@%p28 bra BB100_25;

st.global.u64 [%rd35+12288], %rd745;
st.global.u32 [%rd35+12296], %r539;

BB100_25:
add.s32 %r163, %r748, 1024;
setp.ge.u32	%p29, %r163, %r1;
@%p29 bra BB100_27;

st.global.u64 [%rd35+16384], %rd747;
st.global.u32 [%rd35+16392], %r540;

BB100_27:
add.s32 %r165, %r748, 1280;
setp.ge.u32	%p30, %r165, %r1;
@%p30 bra BB100_29;

st.global.u64 [%rd35+20480], %rd746;
st.global.u32 [%rd35+20488], %r520;

BB100_29:
add.s32 %r167, %r748, 1536;
setp.ge.u32	%p31, %r167, %r1;
@%p31 bra BB100_33;

st.global.u64 [%rd35+24576], %rd724;

BB100_32:
st.global.u32 [%rd35+24584], %r521;

BB100_33:
bar.sync 0;
mov.u64 %rd449, 0;
st.local.u64 [%rd4], %rd449;
st.local.u64 [%rd4+16], %rd449;
st.local.u64 [%rd4+32], %rd449;
st.local.u64 [%rd4+48], %rd449;
st.local.u64 [%rd4+64], %rd449;
st.local.u64 [%rd4+80], %rd449;
st.local.u64 [%rd4+96], %rd449;
mov.u32 %r168, 0;
st.local.u32 [%rd4+8], %r168;
st.local.u32 [%rd4+24], %r168;
st.local.u32 [%rd4+40], %r168;
st.local.u32 [%rd4+56], %r168;
st.local.u32 [%rd4+72], %r168;
st.local.u32 [%rd4+88], %r168;
st.local.u32 [%rd4+104], %r168;
mul.lo.s32 %r170, %r748, 7;
add.s32 %r171, %r170, 7;
setp.gt.u32	%p32, %r171, %r1;
mad.lo.s32 %r172, %r748, -7, %r1;
selp.b32	%r30, %r172, 7, %p32;
cvt.u64.u32	%rd450, %r170;
add.s64 %rd451, %rd450, %rd1;
setp.eq.s32	%p33, %r30, 0;
shl.b64 %rd452, %rd451, 4;
add.s64 %rd37, %rd5, %rd452;
mov.u32 %r742, %r168;
@%p33 bra BB100_35;

ld.global.u64 %rd453, [%rd37];
st.local.u64 [%rd4], %rd453;
ld.global.u32 %r31, [%rd37+8];
st.local.u32 [%rd4+8], %r31;
mov.u32 %r742, %r31;

BB100_35:
mov.u32 %r551, %r742;
mov.u32 %r725, %r551;
setp.lt.u32	%p34, %r30, 2;
mov.u64 %rd988, %rd449;
mov.u32 %r741, %r168;
@%p34 bra BB100_37;

ld.global.u64 %rd38, [%rd37+16];
st.local.u64 [%rd4+16], %rd38;
ld.global.u32 %r741, [%rd37+24];
st.local.u32 [%rd4+24], %r741;
mov.u64 %rd988, %rd38;

BB100_37:
mov.u32 %r726, %r741;
mov.u64 %rd812, %rd988;
mov.u64 %rd974, %rd812;
setp.lt.u32	%p35, %r30, 3;
mov.u64 %rd987, %rd449;
mov.u32 %r740, %r168;
@%p35 bra BB100_39;

ld.global.u64 %rd987, [%rd37+32];
st.local.u64 [%rd4+32], %rd987;
ld.global.u32 %r740, [%rd37+40];
st.local.u32 [%rd4+40], %r740;

BB100_39:
mov.u32 %r727, %r740;
mov.u64 %rd976, %rd987;
setp.lt.u32	%p36, %r30, 4;
mov.u64 %rd986, %rd449;
mov.u32 %r739, %r168;
@%p36 bra BB100_41;

ld.global.u64 %rd986, [%rd37+48];
st.local.u64 [%rd4+48], %rd986;
ld.global.u32 %r739, [%rd37+56];
st.local.u32 [%rd4+56], %r739;

BB100_41:
mov.u32 %r728, %r739;
mov.u64 %rd975, %rd986;
setp.lt.u32	%p37, %r30, 5;
mov.u64 %rd985, %rd449;
mov.u32 %r738, %r168;
@%p37 bra BB100_43;

ld.global.u64 %rd985, [%rd37+64];
st.local.u64 [%rd4+64], %rd985;
ld.global.u32 %r738, [%rd37+72];
st.local.u32 [%rd4+72], %r738;

BB100_43:
mov.u32 %r729, %r738;
mov.u64 %rd978, %rd985;
setp.lt.u32	%p38, %r30, 6;
mov.u64 %rd984, %rd449;
mov.u32 %r737, %r168;
@%p38 bra BB100_45;

ld.global.u64 %rd984, [%rd37+80];
st.local.u64 [%rd4+80], %rd984;
ld.global.u32 %r737, [%rd37+88];
st.local.u32 [%rd4+88], %r737;

BB100_45:
mov.u32 %r730, %r737;
mov.u64 %rd977, %rd984;
mov.u64 %rd990, 0;
mov.u32 %r744, 0;
setp.lt.u32	%p39, %r30, 7;
@%p39 bra BB100_47;

ld.global.u64 %rd990, [%rd37+96];
st.local.u64 [%rd4+96], %rd990;
ld.global.u32 %r744, [%rd37+104];
st.local.u32 [%rd4+104], %r744;

BB100_47:
mov.u32 %r743, %r744;
mov.u64 %rd989, %rd990;
setp.gt.u32	%p40, %r30, 6;
@%p40 bra BB100_110;

ld.local.u64 %rd460, [%rd4];
ld.local.u32 %r179, [%rd4+8];
ld.local.v4.u8 {%rs1, %rs2, %rs3, %rs4}, [%rd4+12];
st.local.v4.u8 [%rd3+12], {%rs1, %rs2, %rs3, %rs4};
st.local.u32 [%rd3+8], %r179;
st.local.u64 [%rd3], %rd460;
@%p34 bra BB100_56;

ld.local.u64 %rd51, [%rd3];
or.b64 %rd465, %rd51, %rd424;
and.b64 %rd466, %rd465, -4294967296;
setp.eq.s64	%p42, %rd466, 0;
@%p42 bra BB100_51;

div.s64 %rd754, %rd51, %rd424;
bra.uni BB100_52;

BB100_51:
cvt.u32.u64	%r180, %rd424;
cvt.u32.u64	%r181, %rd51;
div.u32 %r182, %r181, %r180;
cvt.u64.u32	%rd754, %r182;

BB100_52:
or.b64 %rd467, %rd974, %rd424;
and.b64 %rd468, %rd467, -4294967296;
setp.eq.s64	%p43, %rd468, 0;
@%p43 bra BB100_54;

div.s64 %rd755, %rd974, %rd424;
bra.uni BB100_55;

BB100_54:
cvt.u32.u64	%r183, %rd424;
cvt.u32.u64	%r184, %rd974;
div.u32 %r185, %r184, %r183;
cvt.u64.u32	%rd755, %r185;

BB100_55:
setp.lt.s64	%p44, %rd754, %rd755;
selp.b64	%rd469, %rd974, %rd51, %p44;
add.s64 %rd470, %rd4, 16;
selp.b64	%rd473, %rd470, %rd3, %p44;
st.local.u64 [%rd3], %rd469;
ld.local.u32 %r186, [%rd473+8];
st.local.u32 [%rd3+8], %r186;

BB100_56:
mov.u32 %r187, %tid.x;
mad.lo.s32 %r188, %r187, 7, 7;
setp.gt.u32	%p45, %r188, %r1;
mad.lo.s32 %r189, %r187, -7, %r1;
selp.b32	%r190, %r189, 7, %p45;
setp.lt.u32	%p46, %r190, 3;
@%p46 bra BB100_64;

ld.local.u64 %rd58, [%rd3];
or.b64 %rd476, %rd58, %rd424;
and.b64 %rd477, %rd476, -4294967296;
setp.eq.s64	%p47, %rd477, 0;
@%p47 bra BB100_59;

div.s64 %rd756, %rd58, %rd424;
bra.uni BB100_60;

BB100_59:
cvt.u32.u64	%r191, %rd424;
cvt.u32.u64	%r192, %rd58;
div.u32 %r193, %r192, %r191;
cvt.u64.u32	%rd756, %r193;

BB100_60:
or.b64 %rd478, %rd976, %rd424;
and.b64 %rd479, %rd478, -4294967296;
setp.eq.s64	%p48, %rd479, 0;
@%p48 bra BB100_62;

div.s64 %rd757, %rd976, %rd424;
bra.uni BB100_63;

BB100_62:
cvt.u32.u64	%r194, %rd424;
cvt.u32.u64	%r195, %rd976;
div.u32 %r196, %r195, %r194;
cvt.u64.u32	%rd757, %r196;

BB100_63:
setp.lt.s64	%p49, %rd756, %rd757;
selp.b64	%rd480, %rd976, %rd58, %p49;
add.s64 %rd481, %rd4, 32;
selp.b64	%rd484, %rd481, %rd3, %p49;
st.local.u64 [%rd3], %rd480;
ld.local.u32 %r197, [%rd484+8];
st.local.u32 [%rd3+8], %r197;

BB100_64:
setp.lt.u32	%p51, %r190, 4;
@%p51 bra BB100_72;

ld.local.u64 %rd65, [%rd3];
or.b64 %rd487, %rd65, %rd424;
and.b64 %rd488, %rd487, -4294967296;
setp.eq.s64	%p52, %rd488, 0;
@%p52 bra BB100_67;

div.s64 %rd758, %rd65, %rd424;
bra.uni BB100_68;

BB100_67:
cvt.u32.u64	%r202, %rd424;
cvt.u32.u64	%r203, %rd65;
div.u32 %r204, %r203, %r202;
cvt.u64.u32	%rd758, %r204;

BB100_68:
or.b64 %rd489, %rd975, %rd424;
and.b64 %rd490, %rd489, -4294967296;
setp.eq.s64	%p53, %rd490, 0;
@%p53 bra BB100_70;

div.s64 %rd759, %rd975, %rd424;
bra.uni BB100_71;

BB100_70:
cvt.u32.u64	%r205, %rd424;
cvt.u32.u64	%r206, %rd975;
div.u32 %r207, %r206, %r205;
cvt.u64.u32	%rd759, %r207;

BB100_71:
setp.lt.s64	%p54, %rd758, %rd759;
selp.b64	%rd491, %rd975, %rd65, %p54;
add.s64 %rd492, %rd4, 48;
selp.b64	%rd495, %rd492, %rd3, %p54;
st.local.u64 [%rd3], %rd491;
ld.local.u32 %r208, [%rd495+8];
st.local.u32 [%rd3+8], %r208;

BB100_72:
setp.lt.u32	%p56, %r190, 5;
@%p56 bra BB100_80;

ld.local.u64 %rd72, [%rd3];
or.b64 %rd498, %rd72, %rd424;
and.b64 %rd499, %rd498, -4294967296;
setp.eq.s64	%p57, %rd499, 0;
@%p57 bra BB100_75;

div.s64 %rd760, %rd72, %rd424;
bra.uni BB100_76;

BB100_75:
cvt.u32.u64	%r213, %rd424;
cvt.u32.u64	%r214, %rd72;
div.u32 %r215, %r214, %r213;
cvt.u64.u32	%rd760, %r215;

BB100_76:
or.b64 %rd500, %rd978, %rd424;
and.b64 %rd501, %rd500, -4294967296;
setp.eq.s64	%p58, %rd501, 0;
@%p58 bra BB100_78;

div.s64 %rd761, %rd978, %rd424;
bra.uni BB100_79;

BB100_78:
cvt.u32.u64	%r216, %rd424;
cvt.u32.u64	%r217, %rd978;
div.u32 %r218, %r217, %r216;
cvt.u64.u32	%rd761, %r218;

BB100_79:
setp.lt.s64	%p59, %rd760, %rd761;
selp.b64	%rd502, %rd978, %rd72, %p59;
add.s64 %rd503, %rd4, 64;
selp.b64	%rd506, %rd503, %rd3, %p59;
st.local.u64 [%rd3], %rd502;
ld.local.u32 %r219, [%rd506+8];
st.local.u32 [%rd3+8], %r219;

BB100_80:
setp.lt.u32	%p61, %r190, 6;
@%p61 bra BB100_88;

ld.local.u64 %rd79, [%rd3];
or.b64 %rd509, %rd79, %rd424;
and.b64 %rd510, %rd509, -4294967296;
setp.eq.s64	%p62, %rd510, 0;
@%p62 bra BB100_83;

div.s64 %rd762, %rd79, %rd424;
bra.uni BB100_84;

BB100_83:
cvt.u32.u64	%r224, %rd424;
cvt.u32.u64	%r225, %rd79;
div.u32 %r226, %r225, %r224;
cvt.u64.u32	%rd762, %r226;

BB100_84:
or.b64 %rd511, %rd977, %rd424;
and.b64 %rd512, %rd511, -4294967296;
setp.eq.s64	%p63, %rd512, 0;
@%p63 bra BB100_86;

div.s64 %rd763, %rd977, %rd424;
bra.uni BB100_87;

BB100_86:
cvt.u32.u64	%r227, %rd424;
cvt.u32.u64	%r228, %rd977;
div.u32 %r229, %r228, %r227;
cvt.u64.u32	%rd763, %r229;

BB100_87:
setp.lt.s64	%p64, %rd762, %rd763;
selp.b64	%rd513, %rd977, %rd79, %p64;
add.s64 %rd514, %rd4, 80;
selp.b64	%rd517, %rd514, %rd3, %p64;
st.local.u64 [%rd3], %rd513;
ld.local.u32 %r230, [%rd517+8];
st.local.u32 [%rd3+8], %r230;

BB100_88:
setp.lt.u32	%p66, %r190, 7;
@%p66 bra BB100_96;

ld.local.u64 %rd86, [%rd3];
or.b64 %rd520, %rd86, %rd424;
and.b64 %rd521, %rd520, -4294967296;
setp.eq.s64	%p67, %rd521, 0;
@%p67 bra BB100_91;

div.s64 %rd764, %rd86, %rd424;
bra.uni BB100_92;

BB100_91:
cvt.u32.u64	%r235, %rd424;
cvt.u32.u64	%r236, %rd86;
div.u32 %r237, %r236, %r235;
cvt.u64.u32	%rd764, %r237;

BB100_92:
or.b64 %rd522, %rd989, %rd424;
and.b64 %rd523, %rd522, -4294967296;
setp.eq.s64	%p68, %rd523, 0;
@%p68 bra BB100_94;

div.s64 %rd765, %rd989, %rd424;
bra.uni BB100_95;

BB100_94:
cvt.u32.u64	%r238, %rd424;
cvt.u32.u64	%r239, %rd989;
div.u32 %r240, %r239, %r238;
cvt.u64.u32	%rd765, %r240;

BB100_95:
setp.lt.s64	%p69, %rd764, %rd765;
selp.b64	%rd524, %rd989, %rd86, %p69;
add.s64 %rd525, %rd4, 96;
selp.b64	%rd528, %rd525, %rd3, %p69;
st.local.u64 [%rd3], %rd524;
ld.local.u32 %r241, [%rd528+8];
st.local.u32 [%rd3+8], %r241;

BB100_96:
setp.ne.s32	%p71, %r190, 0;
mov.u32 %r736, %r725;
@%p71 bra BB100_98;

ld.local.u64 %rd531, [%rd3];
st.local.u64 [%rd4], %rd531;
ld.local.u32 %r736, [%rd3+8];
st.local.u32 [%rd4+8], %r736;

BB100_98:
mov.u32 %r725, %r736;
setp.gt.u32	%p73, %r190, 1;
mov.u64 %rd983, %rd974;
mov.u32 %r735, %r726;
@%p73 bra BB100_100;

ld.local.u64 %rd983, [%rd3];
st.local.u64 [%rd4+16], %rd983;
ld.local.u32 %r735, [%rd3+8];
st.local.u32 [%rd4+24], %r735;

BB100_100:
mov.u32 %r726, %r735;
mov.u64 %rd974, %rd983;
setp.gt.u32	%p75, %r190, 2;
mov.u64 %rd982, %rd976;
mov.u32 %r734, %r727;
@%p75 bra BB100_102;

ld.local.u64 %rd982, [%rd3];
st.local.u64 [%rd4+32], %rd982;
ld.local.u32 %r734, [%rd3+8];
st.local.u32 [%rd4+40], %r734;

BB100_102:
mov.u32 %r727, %r734;
mov.u64 %rd976, %rd982;
setp.gt.u32	%p77, %r190, 3;
mov.u64 %rd981, %rd975;
mov.u32 %r733, %r728;
@%p77 bra BB100_104;

ld.local.u64 %rd981, [%rd3];
st.local.u64 [%rd4+48], %rd981;
ld.local.u32 %r733, [%rd3+8];
st.local.u32 [%rd4+56], %r733;

BB100_104:
mov.u32 %r728, %r733;
mov.u64 %rd975, %rd981;
setp.gt.u32	%p79, %r190, 4;
mov.u64 %rd980, %rd978;
mov.u32 %r732, %r729;
@%p79 bra BB100_106;

ld.local.u64 %rd980, [%rd3];
st.local.u64 [%rd4+64], %rd980;
ld.local.u32 %r732, [%rd3+8];
st.local.u32 [%rd4+72], %r732;

BB100_106:
mov.u32 %r729, %r732;
mov.u64 %rd978, %rd980;
setp.gt.u32	%p81, %r190, 5;
mov.u64 %rd979, %rd977;
mov.u32 %r731, %r730;
@%p81 bra BB100_108;

ld.local.u64 %rd979, [%rd3];
st.local.u64 [%rd4+80], %rd979;
ld.local.u32 %r731, [%rd3+8];
st.local.u32 [%rd4+88], %r731;

BB100_108:
mov.u32 %r730, %r731;
mov.u64 %rd977, %rd979;
setp.gt.u32	%p83, %r190, 6;
@%p83 bra BB100_110;

ld.local.u64 %rd989, [%rd3];
st.local.u64 [%rd4+96], %rd989;
ld.local.u32 %r743, [%rd3+8];
st.local.u32 [%rd4+104], %r743;

BB100_110:
mov.u32 %r678, %r725;
mov.u32 %r679, %r726;
mov.u32 %r680, %r727;
mov.u32 %r681, %r728;
mov.u32 %r682, %r729;
mov.u32 %r683, %r730;
mov.u32 %r684, %r743;
mov.u64 %rd929, %rd974;
mov.u64 %rd931, %rd975;
mov.u64 %rd930, %rd976;
mov.u64 %rd933, %rd977;
mov.u64 %rd932, %rd978;
mov.u64 %rd934, %rd989;
mul.lo.s32 %r514, %r748, 7;
setp.ge.u32	%p84, %r514, %r1;
@%p84 bra BB100_279;

or.b64 %rd544, %rd929, %rd424;
and.b64 %rd545, %rd544, -4294967296;
setp.eq.s64	%p85, %rd545, 0;
@%p85 bra BB100_113;

div.s64 %rd766, %rd929, %rd424;
bra.uni BB100_114;

BB100_113:
cvt.u32.u64	%r271, %rd424;
cvt.u32.u64	%r272, %rd929;
div.u32 %r273, %r272, %r271;
cvt.u64.u32	%rd766, %r273;

BB100_114:
ld.local.u64 %rd113, [%rd4];
or.b64 %rd546, %rd113, %rd424;
and.b64 %rd547, %rd546, -4294967296;
setp.eq.s64	%p86, %rd547, 0;
@%p86 bra BB100_116;

div.s64 %rd767, %rd113, %rd424;
bra.uni BB100_117;

BB100_116:
cvt.u32.u64	%r274, %rd424;
cvt.u32.u64	%r275, %rd113;
div.u32 %r276, %r275, %r274;
cvt.u64.u32	%rd767, %r276;

BB100_117:
setp.ge.s64	%p87, %rd766, %rd767;
mov.u64 %rd972, %rd929;
mov.u64 %rd973, %rd113;
mov.u32 %r723, %r679;
mov.u32 %r724, %r678;
@%p87 bra BB100_119;

st.local.u64 [%rd4], %rd929;
st.local.u64 [%rd4+16], %rd113;
st.local.u32 [%rd4+8], %r679;
st.local.u32 [%rd4+24], %r678;
mov.u64 %rd851, %rd929;
mov.u64 %rd972, %rd113;
mov.u64 %rd973, %rd851;
mov.u32 %r724, %r679;
mov.u32 %r723, %r678;

BB100_119:
mov.u32 %r717, %r723;
mov.u32 %r712, %r724;
mov.u64 %rd966, %rd972;
mov.u64 %rd961, %rd973;
or.b64 %rd548, %rd931, %rd424;
and.b64 %rd549, %rd548, -4294967296;
setp.eq.s64	%p88, %rd549, 0;
@%p88 bra BB100_121;

div.s64 %rd768, %rd931, %rd424;
bra.uni BB100_122;

BB100_121:
cvt.u32.u64	%r277, %rd424;
cvt.u32.u64	%r278, %rd931;
div.u32 %r279, %r278, %r277;
cvt.u64.u32	%rd768, %r279;

BB100_122:
or.b64 %rd550, %rd930, %rd424;
and.b64 %rd551, %rd550, -4294967296;
setp.eq.s64	%p89, %rd551, 0;
@%p89 bra BB100_124;

div.s64 %rd769, %rd930, %rd424;
bra.uni BB100_125;

BB100_124:
cvt.u32.u64	%r280, %rd424;
cvt.u32.u64	%r281, %rd930;
div.u32 %r282, %r281, %r280;
cvt.u64.u32	%rd769, %r282;

BB100_125:
setp.ge.s64	%p90, %rd768, %rd769;
mov.u64 %rd970, %rd930;
mov.u64 %rd971, %rd931;
mov.u32 %r722, %r681;
mov.u32 %r721, %r680;
@%p90 bra BB100_127;

st.local.u64 [%rd4+32], %rd931;
st.local.u64 [%rd4+48], %rd930;
st.local.u32 [%rd4+40], %r681;
st.local.u32 [%rd4+56], %r680;
mov.u64 %rd971, %rd930;
mov.u64 %rd970, %rd931;
mov.u32 %r721, %r681;
mov.u32 %r722, %r680;

BB100_127:
mov.u32 %r69, %r721;
mov.u32 %r715, %r722;
mov.u64 %rd126, %rd970;
mov.u64 %rd964, %rd971;
or.b64 %rd552, %rd933, %rd424;
and.b64 %rd553, %rd552, -4294967296;
setp.eq.s64	%p91, %rd553, 0;
@%p91 bra BB100_129;

div.s64 %rd770, %rd933, %rd424;
bra.uni BB100_130;

BB100_129:
cvt.u32.u64	%r283, %rd424;
cvt.u32.u64	%r284, %rd933;
div.u32 %r285, %r284, %r283;
cvt.u64.u32	%rd770, %r285;

BB100_130:
or.b64 %rd554, %rd932, %rd424;
and.b64 %rd555, %rd554, -4294967296;
setp.eq.s64	%p92, %rd555, 0;
@%p92 bra BB100_132;

div.s64 %rd771, %rd932, %rd424;
bra.uni BB100_133;

BB100_132:
cvt.u32.u64	%r286, %rd424;
cvt.u32.u64	%r287, %rd932;
div.u32 %r288, %r287, %r286;
cvt.u64.u32	%rd771, %r288;

BB100_133:
setp.ge.s64	%p93, %rd770, %rd771;
mov.u64 %rd968, %rd932;
mov.u64 %rd969, %rd933;
mov.u32 %r720, %r683;
mov.u32 %r719, %r682;
@%p93 bra BB100_135;

st.local.u64 [%rd4+64], %rd933;
st.local.u64 [%rd4+80], %rd932;
st.local.u32 [%rd4+72], %r683;
st.local.u32 [%rd4+88], %r682;
mov.u64 %rd969, %rd932;
mov.u64 %rd968, %rd933;
mov.u32 %r719, %r683;
mov.u32 %r720, %r682;

BB100_135:
mov.u32 %r71, %r719;
mov.u32 %r70, %r720;
mov.u64 %rd134, %rd968;
mov.u64 %rd133, %rd969;
or.b64 %rd556, %rd126, %rd424;
and.b64 %rd557, %rd556, -4294967296;
setp.eq.s64	%p94, %rd557, 0;
@%p94 bra BB100_137;

div.s64 %rd772, %rd126, %rd424;
bra.uni BB100_138;

BB100_137:
cvt.u32.u64	%r289, %rd424;
cvt.u32.u64	%r290, %rd126;
div.u32 %r291, %r290, %r289;
cvt.u64.u32	%rd772, %r291;

BB100_138:
or.b64 %rd558, %rd966, %rd424;
and.b64 %rd559, %rd558, -4294967296;
setp.eq.s64	%p95, %rd559, 0;
@%p95 bra BB100_140;

div.s64 %rd773, %rd966, %rd424;
bra.uni BB100_141;

BB100_140:
cvt.u32.u64	%r292, %rd424;
cvt.u32.u64	%r293, %rd966;
div.u32 %r294, %r293, %r292;
cvt.u64.u32	%rd773, %r294;

BB100_141:
setp.ge.s64	%p96, %rd772, %rd773;
mov.u64 %rd967, %rd126;
mov.u32 %r718, %r69;
@%p96 bra BB100_143;

st.local.u64 [%rd4+16], %rd126;
st.local.u64 [%rd4+32], %rd966;
st.local.u32 [%rd4+24], %r69;
st.local.u32 [%rd4+40], %r717;
mov.u64 %rd856, %rd966;
mov.u64 %rd966, %rd126;
mov.u64 %rd967, %rd856;
mov.u32 %r601, %r717;
mov.u32 %r717, %r69;
mov.u32 %r718, %r601;

BB100_143:
mov.u32 %r73, %r717;
mov.u32 %r709, %r718;
mov.u64 %rd142, %rd966;
mov.u64 %rd958, %rd967;
or.b64 %rd560, %rd134, %rd424;
and.b64 %rd561, %rd560, -4294967296;
setp.eq.s64	%p97, %rd561, 0;
@%p97 bra BB100_145;

div.s64 %rd774, %rd134, %rd424;
bra.uni BB100_146;

BB100_145:
cvt.u32.u64	%r295, %rd424;
cvt.u32.u64	%r296, %rd134;
div.u32 %r297, %r296, %r295;
cvt.u64.u32	%rd774, %r297;

BB100_146:
or.b64 %rd562, %rd964, %rd424;
and.b64 %rd563, %rd562, -4294967296;
setp.eq.s64	%p98, %rd563, 0;
@%p98 bra BB100_148;

div.s64 %rd775, %rd964, %rd424;
bra.uni BB100_149;

BB100_148:
cvt.u32.u64	%r298, %rd424;
cvt.u32.u64	%r299, %rd964;
div.u32 %r300, %r299, %r298;
cvt.u64.u32	%rd775, %r300;

BB100_149:
setp.ge.s64	%p99, %rd774, %rd775;
mov.u64 %rd965, %rd134;
mov.u32 %r716, %r71;
@%p99 bra BB100_151;

st.local.u64 [%rd4+48], %rd134;
st.local.u64 [%rd4+64], %rd964;
st.local.u32 [%rd4+56], %r71;
st.local.u32 [%rd4+72], %r715;
mov.u64 %rd858, %rd964;
mov.u64 %rd964, %rd134;
mov.u64 %rd965, %rd858;
mov.u32 %r603, %r715;
mov.u32 %r715, %r71;
mov.u32 %r716, %r603;

BB100_151:
mov.u32 %r75, %r715;
mov.u32 %r707, %r716;
mov.u64 %rd150, %rd964;
mov.u64 %rd956, %rd965;
or.b64 %rd564, %rd934, %rd424;
and.b64 %rd565, %rd564, -4294967296;
setp.eq.s64	%p100, %rd565, 0;
@%p100 bra BB100_153;

div.s64 %rd776, %rd934, %rd424;
bra.uni BB100_154;

BB100_153:
cvt.u32.u64	%r301, %rd424;
cvt.u32.u64	%r302, %rd934;
div.u32 %r303, %r302, %r301;
cvt.u64.u32	%rd776, %r303;

BB100_154:
or.b64 %rd566, %rd133, %rd424;
and.b64 %rd567, %rd566, -4294967296;
setp.eq.s64	%p101, %rd567, 0;
@%p101 bra BB100_156;

div.s64 %rd777, %rd133, %rd424;
bra.uni BB100_157;

BB100_156:
cvt.u32.u64	%r304, %rd424;
cvt.u32.u64	%r305, %rd133;
div.u32 %r306, %r305, %r304;
cvt.u64.u32	%rd777, %r306;

BB100_157:
setp.ge.s64	%p102, %rd776, %rd777;
mov.u64 %rd963, %rd934;
mov.u64 %rd962, %rd133;
mov.u32 %r714, %r684;
mov.u32 %r713, %r70;
@%p102 bra BB100_159;

st.local.u64 [%rd4+80], %rd934;
st.local.u64 [%rd4+96], %rd133;
st.local.u32 [%rd4+88], %r684;
st.local.u32 [%rd4+104], %r70;
mov.u64 %rd836, %rd934;
mov.u64 %rd963, %rd133;
mov.u64 %rd962, %rd836;
mov.u32 %r579, %r684;
mov.u32 %r714, %r70;
mov.u32 %r713, %r579;

BB100_159:
mov.u32 %r77, %r713;
mov.u32 %r702, %r714;
mov.u64 %rd158, %rd962;
mov.u64 %rd951, %rd963;
or.b64 %rd568, %rd142, %rd424;
and.b64 %rd569, %rd568, -4294967296;
setp.eq.s64	%p103, %rd569, 0;
@%p103 bra BB100_161;

div.s64 %rd778, %rd142, %rd424;
bra.uni BB100_162;

BB100_161:
cvt.u32.u64	%r307, %rd424;
cvt.u32.u64	%r308, %rd142;
div.u32 %r309, %r308, %r307;
cvt.u64.u32	%rd778, %r309;

BB100_162:
or.b64 %rd570, %rd961, %rd424;
and.b64 %rd571, %rd570, -4294967296;
setp.eq.s64	%p104, %rd571, 0;
@%p104 bra BB100_164;

div.s64 %rd779, %rd961, %rd424;
bra.uni BB100_165;

BB100_164:
cvt.u32.u64	%r310, %rd424;
cvt.u32.u64	%r311, %rd961;
div.u32 %r312, %r311, %r310;
cvt.u64.u32	%rd779, %r312;

BB100_165:
setp.ge.s64	%p105, %rd778, %rd779;
mov.u64 %rd960, %rd142;
mov.u32 %r711, %r73;
@%p105 bra BB100_167;

st.local.u64 [%rd4], %rd142;
st.local.u64 [%rd4+16], %rd961;
st.local.u32 [%rd4+8], %r73;
st.local.u32 [%rd4+24], %r712;
mov.u64 %rd854, %rd961;
mov.u64 %rd961, %rd142;
mov.u64 %rd960, %rd854;
mov.u32 %r599, %r712;
mov.u32 %r712, %r73;
mov.u32 %r711, %r599;

BB100_167:
mov.u32 %r705, %r711;
mov.u32 %r700, %r712;
mov.u64 %rd954, %rd960;
mov.u64 %rd949, %rd961;
or.b64 %rd572, %rd150, %rd424;
and.b64 %rd573, %rd572, -4294967296;
setp.eq.s64	%p106, %rd573, 0;
@%p106 bra BB100_169;

div.s64 %rd780, %rd150, %rd424;
bra.uni BB100_170;

BB100_169:
cvt.u32.u64	%r313, %rd424;
cvt.u32.u64	%r314, %rd150;
div.u32 %r315, %r314, %r313;
cvt.u64.u32	%rd780, %r315;

BB100_170:
or.b64 %rd574, %rd958, %rd424;
and.b64 %rd575, %rd574, -4294967296;
setp.eq.s64	%p107, %rd575, 0;
@%p107 bra BB100_172;

div.s64 %rd781, %rd958, %rd424;
bra.uni BB100_173;

BB100_172:
cvt.u32.u64	%r316, %rd424;
cvt.u32.u64	%r317, %rd958;
div.u32 %r318, %r317, %r316;
cvt.u64.u32	%rd781, %r318;

BB100_173:
setp.ge.s64	%p108, %rd780, %rd781;
mov.u64 %rd959, %rd150;
mov.u32 %r710, %r75;
@%p108 bra BB100_175;

st.local.u64 [%rd4+32], %rd150;
st.local.u64 [%rd4+48], %rd958;
st.local.u32 [%rd4+40], %r75;
st.local.u32 [%rd4+56], %r709;
mov.u64 %rd866, %rd958;
mov.u64 %rd958, %rd150;
mov.u64 %rd959, %rd866;
mov.u32 %r611, %r709;
mov.u32 %r709, %r75;
mov.u32 %r710, %r611;

BB100_175:
mov.u32 %r81, %r709;
mov.u32 %r703, %r710;
mov.u64 %rd174, %rd958;
mov.u64 %rd952, %rd959;
or.b64 %rd576, %rd158, %rd424;
and.b64 %rd577, %rd576, -4294967296;
setp.eq.s64	%p109, %rd577, 0;
@%p109 bra BB100_177;

div.s64 %rd782, %rd158, %rd424;
bra.uni BB100_178;

BB100_177:
cvt.u32.u64	%r319, %rd424;
cvt.u32.u64	%r320, %rd158;
div.u32 %r321, %r320, %r319;
cvt.u64.u32	%rd782, %r321;

BB100_178:
or.b64 %rd578, %rd956, %rd424;
and.b64 %rd579, %rd578, -4294967296;
setp.eq.s64	%p110, %rd579, 0;
@%p110 bra BB100_180;

div.s64 %rd783, %rd956, %rd424;
bra.uni BB100_181;

BB100_180:
cvt.u32.u64	%r322, %rd424;
cvt.u32.u64	%r323, %rd956;
div.u32 %r324, %r323, %r322;
cvt.u64.u32	%rd783, %r324;

BB100_181:
setp.ge.s64	%p111, %rd782, %rd783;
mov.u64 %rd957, %rd158;
mov.u32 %r708, %r77;
@%p111 bra BB100_183;

st.local.u64 [%rd4+64], %rd158;
st.local.u64 [%rd4+80], %rd956;
st.local.u32 [%rd4+72], %r77;
st.local.u32 [%rd4+88], %r707;
mov.u64 %rd870, %rd956;
mov.u64 %rd956, %rd158;
mov.u64 %rd957, %rd870;
mov.u32 %r615, %r707;
mov.u32 %r707, %r77;
mov.u32 %r708, %r615;

BB100_183:
mov.u32 %r83, %r707;
mov.u32 %r82, %r708;
mov.u64 %rd182, %rd956;
mov.u64 %rd181, %rd957;
or.b64 %rd580, %rd174, %rd424;
and.b64 %rd581, %rd580, -4294967296;
setp.eq.s64	%p112, %rd581, 0;
@%p112 bra BB100_185;

div.s64 %rd784, %rd174, %rd424;
bra.uni BB100_186;

BB100_185:
cvt.u32.u64	%r325, %rd424;
cvt.u32.u64	%r326, %rd174;
div.u32 %r327, %r326, %r325;
cvt.u64.u32	%rd784, %r327;

BB100_186:
or.b64 %rd582, %rd954, %rd424;
and.b64 %rd583, %rd582, -4294967296;
setp.eq.s64	%p113, %rd583, 0;
@%p113 bra BB100_188;

div.s64 %rd785, %rd954, %rd424;
bra.uni BB100_189;

BB100_188:
cvt.u32.u64	%r328, %rd424;
cvt.u32.u64	%r329, %rd954;
div.u32 %r330, %r329, %r328;
cvt.u64.u32	%rd785, %r330;

BB100_189:
setp.ge.s64	%p114, %rd784, %rd785;
mov.u64 %rd955, %rd174;
mov.u32 %r706, %r81;
@%p114 bra BB100_191;

st.local.u64 [%rd4+16], %rd174;
st.local.u64 [%rd4+32], %rd954;
st.local.u32 [%rd4+24], %r81;
st.local.u32 [%rd4+40], %r705;
mov.u64 %rd880, %rd954;
mov.u64 %rd954, %rd174;
mov.u64 %rd955, %rd880;
mov.u32 %r625, %r705;
mov.u32 %r705, %r81;
mov.u32 %r706, %r625;

BB100_191:
mov.u32 %r85, %r705;
mov.u32 %r697, %r706;
mov.u64 %rd190, %rd954;
mov.u64 %rd946, %rd955;
or.b64 %rd584, %rd182, %rd424;
and.b64 %rd585, %rd584, -4294967296;
setp.eq.s64	%p115, %rd585, 0;
@%p115 bra BB100_193;

div.s64 %rd786, %rd182, %rd424;
bra.uni BB100_194;

BB100_193:
cvt.u32.u64	%r331, %rd424;
cvt.u32.u64	%r332, %rd182;
div.u32 %r333, %r332, %r331;
cvt.u64.u32	%rd786, %r333;

BB100_194:
or.b64 %rd586, %rd952, %rd424;
and.b64 %rd587, %rd586, -4294967296;
setp.eq.s64	%p116, %rd587, 0;
@%p116 bra BB100_196;

div.s64 %rd787, %rd952, %rd424;
bra.uni BB100_197;

BB100_196:
cvt.u32.u64	%r334, %rd424;
cvt.u32.u64	%r335, %rd952;
div.u32 %r336, %r335, %r334;
cvt.u64.u32	%rd787, %r336;

BB100_197:
setp.ge.s64	%p117, %rd786, %rd787;
mov.u64 %rd953, %rd182;
mov.u32 %r704, %r83;
@%p117 bra BB100_199;

st.local.u64 [%rd4+48], %rd182;
st.local.u64 [%rd4+64], %rd952;
st.local.u32 [%rd4+56], %r83;
st.local.u32 [%rd4+72], %r703;
mov.u64 %rd882, %rd952;
mov.u64 %rd952, %rd182;
mov.u64 %rd953, %rd882;
mov.u32 %r627, %r703;
mov.u32 %r703, %r83;
mov.u32 %r704, %r627;

BB100_199:
mov.u32 %r87, %r703;
mov.u32 %r695, %r704;
mov.u64 %rd198, %rd952;
mov.u64 %rd944, %rd953;
or.b64 %rd588, %rd951, %rd424;
and.b64 %rd589, %rd588, -4294967296;
setp.eq.s64	%p118, %rd589, 0;
@%p118 bra BB100_201;

div.s64 %rd788, %rd951, %rd424;
bra.uni BB100_202;

BB100_201:
cvt.u32.u64	%r337, %rd424;
cvt.u32.u64	%r338, %rd951;
div.u32 %r339, %r338, %r337;
cvt.u64.u32	%rd788, %r339;

BB100_202:
or.b64 %rd590, %rd181, %rd424;
and.b64 %rd591, %rd590, -4294967296;
setp.eq.s64	%p119, %rd591, 0;
@%p119 bra BB100_204;

div.s64 %rd789, %rd181, %rd424;
bra.uni BB100_205;

BB100_204:
cvt.u32.u64	%r340, %rd424;
cvt.u32.u64	%r341, %rd181;
div.u32 %r342, %r341, %r340;
cvt.u64.u32	%rd789, %r342;

BB100_205:
setp.ge.s64	%p120, %rd788, %rd789;
mov.u64 %rd950, %rd181;
mov.u32 %r701, %r82;
@%p120 bra BB100_207;

st.local.u64 [%rd4+80], %rd951;
st.local.u64 [%rd4+96], %rd181;
st.local.u32 [%rd4+88], %r702;
st.local.u32 [%rd4+104], %r82;
mov.u64 %rd874, %rd951;
mov.u64 %rd951, %rd181;
mov.u64 %rd950, %rd874;
mov.u32 %r619, %r702;
mov.u32 %r702, %r82;
mov.u32 %r701, %r619;

BB100_207:
mov.u32 %r89, %r701;
mov.u32 %r690, %r702;
mov.u64 %rd206, %rd950;
mov.u64 %rd939, %rd951;
or.b64 %rd592, %rd190, %rd424;
and.b64 %rd593, %rd592, -4294967296;
setp.eq.s64	%p121, %rd593, 0;
@%p121 bra BB100_209;

div.s64 %rd790, %rd190, %rd424;
bra.uni BB100_210;

BB100_209:
cvt.u32.u64	%r343, %rd424;
cvt.u32.u64	%r344, %rd190;
div.u32 %r345, %r344, %r343;
cvt.u64.u32	%rd790, %r345;

BB100_210:
or.b64 %rd594, %rd949, %rd424;
and.b64 %rd595, %rd594, -4294967296;
setp.eq.s64	%p122, %rd595, 0;
@%p122 bra BB100_212;

div.s64 %rd791, %rd949, %rd424;
bra.uni BB100_213;

BB100_212:
cvt.u32.u64	%r346, %rd424;
cvt.u32.u64	%r347, %rd949;
div.u32 %r348, %r347, %r346;
cvt.u64.u32	%rd791, %r348;

BB100_213:
setp.ge.s64	%p123, %rd790, %rd791;
mov.u64 %rd948, %rd190;
mov.u32 %r699, %r85;
@%p123 bra BB100_215;

st.local.u64 [%rd4], %rd190;
st.local.u64 [%rd4+16], %rd949;
st.local.u32 [%rd4+8], %r85;
st.local.u32 [%rd4+24], %r700;
mov.u64 %rd878, %rd949;
mov.u64 %rd949, %rd190;
mov.u64 %rd948, %rd878;
mov.u32 %r623, %r700;
mov.u32 %r700, %r85;
mov.u32 %r699, %r623;

BB100_215:
mov.u32 %r693, %r699;
mov.u32 %r687, %r700;
mov.u64 %rd942, %rd948;
mov.u64 %rd213, %rd949;
or.b64 %rd596, %rd198, %rd424;
and.b64 %rd597, %rd596, -4294967296;
setp.eq.s64	%p124, %rd597, 0;
@%p124 bra BB100_217;

div.s64 %rd792, %rd198, %rd424;
bra.uni BB100_218;

BB100_217:
cvt.u32.u64	%r349, %rd424;
cvt.u32.u64	%r350, %rd198;
div.u32 %r351, %r350, %r349;
cvt.u64.u32	%rd792, %r351;

BB100_218:
or.b64 %rd598, %rd946, %rd424;
and.b64 %rd599, %rd598, -4294967296;
setp.eq.s64	%p125, %rd599, 0;
@%p125 bra BB100_220;

div.s64 %rd793, %rd946, %rd424;
bra.uni BB100_221;

BB100_220:
cvt.u32.u64	%r352, %rd424;
cvt.u32.u64	%r353, %rd946;
div.u32 %r354, %r353, %r352;
cvt.u64.u32	%rd793, %r354;

BB100_221:
setp.ge.s64	%p126, %rd792, %rd793;
mov.u64 %rd947, %rd198;
mov.u32 %r698, %r87;
@%p126 bra BB100_223;

st.local.u64 [%rd4+32], %rd198;
st.local.u64 [%rd4+48], %rd946;
st.local.u32 [%rd4+40], %r87;
st.local.u32 [%rd4+56], %r697;
mov.u64 %rd890, %rd946;
mov.u64 %rd946, %rd198;
mov.u64 %rd947, %rd890;
mov.u32 %r635, %r697;
mov.u32 %r697, %r87;
mov.u32 %r698, %r635;

BB100_223:
mov.u32 %r93, %r697;
mov.u32 %r691, %r698;
mov.u64 %rd222, %rd946;
mov.u64 %rd940, %rd947;
or.b64 %rd600, %rd206, %rd424;
and.b64 %rd601, %rd600, -4294967296;
setp.eq.s64	%p127, %rd601, 0;
@%p127 bra BB100_225;

div.s64 %rd794, %rd206, %rd424;
bra.uni BB100_226;

BB100_225:
cvt.u32.u64	%r355, %rd424;
cvt.u32.u64	%r356, %rd206;
div.u32 %r357, %r356, %r355;
cvt.u64.u32	%rd794, %r357;

BB100_226:
or.b64 %rd602, %rd944, %rd424;
and.b64 %rd603, %rd602, -4294967296;
setp.eq.s64	%p128, %rd603, 0;
@%p128 bra BB100_228;

div.s64 %rd795, %rd944, %rd424;
bra.uni BB100_229;

BB100_228:
cvt.u32.u64	%r358, %rd424;
cvt.u32.u64	%r359, %rd944;
div.u32 %r360, %r359, %r358;
cvt.u64.u32	%rd795, %r360;

BB100_229:
setp.ge.s64	%p129, %rd794, %rd795;
mov.u64 %rd945, %rd206;
mov.u32 %r696, %r89;
@%p129 bra BB100_231;

st.local.u64 [%rd4+64], %rd206;
st.local.u64 [%rd4+80], %rd944;
st.local.u32 [%rd4+72], %r89;
st.local.u32 [%rd4+88], %r695;
mov.u64 %rd894, %rd944;
mov.u64 %rd944, %rd206;
mov.u64 %rd945, %rd894;
mov.u32 %r639, %r695;
mov.u32 %r695, %r89;
mov.u32 %r696, %r639;

BB100_231:
mov.u32 %r95, %r695;
mov.u32 %r94, %r696;
mov.u64 %rd230, %rd944;
mov.u64 %rd229, %rd945;
or.b64 %rd604, %rd222, %rd424;
and.b64 %rd605, %rd604, -4294967296;
setp.eq.s64	%p130, %rd605, 0;
@%p130 bra BB100_233;

div.s64 %rd796, %rd222, %rd424;
bra.uni BB100_234;

BB100_233:
cvt.u32.u64	%r361, %rd424;
cvt.u32.u64	%r362, %rd222;
div.u32 %r363, %r362, %r361;
cvt.u64.u32	%rd796, %r363;

BB100_234:
or.b64 %rd606, %rd942, %rd424;
and.b64 %rd607, %rd606, -4294967296;
setp.eq.s64	%p131, %rd607, 0;
@%p131 bra BB100_236;

div.s64 %rd797, %rd942, %rd424;
bra.uni BB100_237;

BB100_236:
cvt.u32.u64	%r364, %rd424;
cvt.u32.u64	%r365, %rd942;
div.u32 %r366, %r365, %r364;
cvt.u64.u32	%rd797, %r366;

BB100_237:
setp.ge.s64	%p132, %rd796, %rd797;
mov.u64 %rd943, %rd222;
mov.u32 %r694, %r93;
@%p132 bra BB100_239;

st.local.u64 [%rd4+16], %rd222;
st.local.u64 [%rd4+32], %rd942;
st.local.u32 [%rd4+24], %r93;
st.local.u32 [%rd4+40], %r693;
mov.u64 %rd903, %rd942;
mov.u64 %rd942, %rd222;
mov.u64 %rd943, %rd903;
mov.u32 %r649, %r693;
mov.u32 %r693, %r93;
mov.u32 %r694, %r649;

BB100_239:
mov.u32 %r97, %r693;
mov.u32 %r685, %r694;
mov.u64 %rd238, %rd942;
mov.u64 %rd935, %rd943;
or.b64 %rd608, %rd230, %rd424;
and.b64 %rd609, %rd608, -4294967296;
setp.eq.s64	%p133, %rd609, 0;
@%p133 bra BB100_241;

div.s64 %rd798, %rd230, %rd424;
bra.uni BB100_242;

BB100_241:
cvt.u32.u64	%r367, %rd424;
cvt.u32.u64	%r368, %rd230;
div.u32 %r369, %r368, %r367;
cvt.u64.u32	%rd798, %r369;

BB100_242:
or.b64 %rd610, %rd940, %rd424;
and.b64 %rd611, %rd610, -4294967296;
setp.eq.s64	%p134, %rd611, 0;
@%p134 bra BB100_244;

div.s64 %rd799, %rd940, %rd424;
bra.uni BB100_245;

BB100_244:
cvt.u32.u64	%r370, %rd424;
cvt.u32.u64	%r371, %rd940;
div.u32 %r372, %r371, %r370;
cvt.u64.u32	%rd799, %r372;

BB100_245:
setp.ge.s64	%p135, %rd798, %rd799;
mov.u64 %rd941, %rd230;
mov.u32 %r692, %r95;
@%p135 bra BB100_247;

st.local.u64 [%rd4+48], %rd230;
st.local.u64 [%rd4+64], %rd940;
st.local.u32 [%rd4+56], %r95;
st.local.u32 [%rd4+72], %r691;
mov.u64 %rd905, %rd940;
mov.u64 %rd940, %rd230;
mov.u64 %rd941, %rd905;
mov.u32 %r651, %r691;
mov.u32 %r691, %r95;
mov.u32 %r692, %r651;

BB100_247:
mov.u32 %r99, %r691;
mov.u32 %r682, %r692;
mov.u64 %rd246, %rd940;
mov.u64 %rd932, %rd941;
or.b64 %rd612, %rd939, %rd424;
and.b64 %rd613, %rd612, -4294967296;
setp.eq.s64	%p136, %rd613, 0;
@%p136 bra BB100_249;

div.s64 %rd800, %rd939, %rd424;
bra.uni BB100_250;

BB100_249:
cvt.u32.u64	%r373, %rd424;
cvt.u32.u64	%r374, %rd939;
div.u32 %r375, %r374, %r373;
cvt.u64.u32	%rd800, %r375;

BB100_250:
or.b64 %rd614, %rd229, %rd424;
and.b64 %rd615, %rd614, -4294967296;
setp.eq.s64	%p137, %rd615, 0;
@%p137 bra BB100_252;

div.s64 %rd801, %rd229, %rd424;
bra.uni BB100_253;

BB100_252:
cvt.u32.u64	%r376, %rd424;
cvt.u32.u64	%r377, %rd229;
div.u32 %r378, %r377, %r376;
cvt.u64.u32	%rd801, %r378;

BB100_253:
setp.ge.s64	%p138, %rd800, %rd801;
mov.u64 %rd938, %rd229;
mov.u32 %r689, %r94;
@%p138 bra BB100_255;

st.local.u64 [%rd4+80], %rd939;
st.local.u64 [%rd4+96], %rd229;
st.local.u32 [%rd4+88], %r690;
st.local.u32 [%rd4+104], %r94;
mov.u64 %rd898, %rd939;
mov.u64 %rd939, %rd229;
mov.u64 %rd938, %rd898;
mov.u32 %r643, %r690;
mov.u32 %r690, %r94;
mov.u32 %r689, %r643;

BB100_255:
mov.u32 %r101, %r689;
mov.u32 %r684, %r690;
mov.u64 %rd254, %rd938;
mov.u64 %rd934, %rd939;
or.b64 %rd616, %rd238, %rd424;
and.b64 %rd617, %rd616, -4294967296;
setp.eq.s64	%p139, %rd617, 0;
@%p139 bra BB100_257;

div.s64 %rd802, %rd238, %rd424;
bra.uni BB100_258;

BB100_257:
cvt.u32.u64	%r379, %rd424;
cvt.u32.u64	%r380, %rd238;
div.u32 %r381, %r380, %r379;
cvt.u64.u32	%rd802, %r381;

BB100_258:
or.b64 %rd618, %rd213, %rd424;
and.b64 %rd619, %rd618, -4294967296;
setp.eq.s64	%p140, %rd619, 0;
@%p140 bra BB100_260;

div.s64 %rd803, %rd213, %rd424;
bra.uni BB100_261;

BB100_260:
cvt.u32.u64	%r382, %rd424;
cvt.u32.u64	%r383, %rd213;
div.u32 %r384, %r383, %r382;
cvt.u64.u32	%rd803, %r384;

BB100_261:
setp.ge.s64	%p141, %rd802, %rd803;
mov.u64 %rd937, %rd238;
mov.u32 %r688, %r97;
@%p141 bra BB100_263;

st.local.u64 [%rd4], %rd238;
st.local.u64 [%rd4+16], %rd213;
st.local.u32 [%rd4+8], %r97;
st.local.u32 [%rd4+24], %r687;
mov.u64 %rd937, %rd213;
mov.u32 %r647, %r687;
mov.u32 %r687, %r97;
mov.u32 %r688, %r647;

BB100_263:
mov.u32 %r678, %r687;
mov.u32 %r679, %r688;
mov.u64 %rd929, %rd937;
or.b64 %rd620, %rd246, %rd424;
and.b64 %rd621, %rd620, -4294967296;
setp.eq.s64	%p142, %rd621, 0;
@%p142 bra BB100_265;

div.s64 %rd804, %rd246, %rd424;
bra.uni BB100_266;

BB100_265:
cvt.u32.u64	%r385, %rd424;
cvt.u32.u64	%r386, %rd246;
div.u32 %r387, %r386, %r385;
cvt.u64.u32	%rd804, %r387;

BB100_266:
or.b64 %rd622, %rd935, %rd424;
and.b64 %rd623, %rd622, -4294967296;
setp.eq.s64	%p143, %rd623, 0;
@%p143 bra BB100_268;

div.s64 %rd805, %rd935, %rd424;
bra.uni BB100_269;

BB100_268:
cvt.u32.u64	%r388, %rd424;
cvt.u32.u64	%r389, %rd935;
div.u32 %r390, %r389, %r388;
cvt.u64.u32	%rd805, %r390;

BB100_269:
setp.ge.s64	%p144, %rd804, %rd805;
mov.u64 %rd936, %rd246;
mov.u32 %r686, %r99;
@%p144 bra BB100_271;

st.local.u64 [%rd4+32], %rd246;
st.local.u64 [%rd4+48], %rd935;
st.local.u32 [%rd4+40], %r99;
st.local.u32 [%rd4+56], %r685;
mov.u64 %rd913, %rd935;
mov.u64 %rd935, %rd246;
mov.u64 %rd936, %rd913;
mov.u32 %r659, %r685;
mov.u32 %r685, %r99;
mov.u32 %r686, %r659;

BB100_271:
mov.u32 %r680, %r685;
mov.u32 %r681, %r686;
mov.u64 %rd930, %rd935;
mov.u64 %rd931, %rd936;
or.b64 %rd624, %rd254, %rd424;
and.b64 %rd625, %rd624, -4294967296;
setp.eq.s64	%p145, %rd625, 0;
@%p145 bra BB100_273;

div.s64 %rd806, %rd254, %rd424;
bra.uni BB100_274;

BB100_273:
cvt.u32.u64	%r391, %rd424;
cvt.u32.u64	%r392, %rd254;
div.u32 %r393, %r392, %r391;
cvt.u64.u32	%rd806, %r393;

BB100_274:
or.b64 %rd626, %rd932, %rd424;
and.b64 %rd627, %rd626, -4294967296;
setp.eq.s64	%p146, %rd627, 0;
@%p146 bra BB100_276;

div.s64 %rd807, %rd932, %rd424;
bra.uni BB100_277;

BB100_276:
cvt.u32.u64	%r394, %rd424;
cvt.u32.u64	%r395, %rd932;
div.u32 %r396, %r395, %r394;
cvt.u64.u32	%rd807, %r396;

BB100_277:
setp.ge.s64	%p147, %rd806, %rd807;
mov.u64 %rd933, %rd254;
mov.u32 %r683, %r101;
@%p147 bra BB100_279;

st.local.u64 [%rd4+64], %rd254;
st.local.u64 [%rd4+80], %rd932;
st.local.u32 [%rd4+72], %r101;
st.local.u32 [%rd4+88], %r682;
mov.u64 %rd916, %rd932;
mov.u64 %rd932, %rd254;
mov.u64 %rd933, %rd916;
mov.u32 %r663, %r682;
mov.u32 %r682, %r101;
mov.u32 %r683, %r663;

BB100_279:
mad.lo.s32 %r515, %r748, -7, %r1;
mad.lo.s32 %r398, %r748, 7, 7;
setp.gt.u32	%p148, %r398, %r1;
selp.b32	%r400, %r515, 7, %p148;
setp.eq.s32	%p149, %r400, 0;
@%p149 bra BB100_281;

ld.local.u64 %rd628, [%rd4];
st.global.u64 [%rd37], %rd628;
st.global.u32 [%rd37+8], %r678;

BB100_281:
setp.lt.u32	%p151, %r400, 2;
@%p151 bra BB100_283;

st.global.u64 [%rd37+16], %rd929;
st.global.u32 [%rd37+24], %r679;

BB100_283:
setp.lt.u32	%p153, %r400, 3;
@%p153 bra BB100_285;

st.global.u64 [%rd37+32], %rd930;
st.global.u32 [%rd37+40], %r680;

BB100_285:
setp.lt.u32	%p155, %r400, 4;
@%p155 bra BB100_287;

st.global.u64 [%rd37+48], %rd931;
st.global.u32 [%rd37+56], %r681;

BB100_287:
setp.lt.u32	%p157, %r400, 5;
@%p157 bra BB100_289;

st.global.u64 [%rd37+64], %rd932;
st.global.u32 [%rd37+72], %r682;

BB100_289:
setp.lt.u32	%p159, %r400, 6;
@%p159 bra BB100_291;

st.global.u64 [%rd37+80], %rd933;
st.global.u32 [%rd37+88], %r683;

BB100_291:
setp.lt.u32	%p161, %r400, 7;
@%p161 bra BB100_293;

st.global.u64 [%rd37+96], %rd934;
st.global.u32 [%rd37+104], %r684;

BB100_293:
ld.param.u64 %rd721, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24virtualized_smem_closureINS3_23stable_sort_each_detail29stable_sort_each_copy_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEENS_12zip_iteratorINS_5tupleINS_10device_ptrIlEENSC_IiEENS_9null_typeESF_SF_SF_SF_SF_SF_SF_EEEElNS_6detail15normal_iteratorINS_7pointerINSB_IliSF_SF_SF_SF_SF_SF_SF_SF_EENSI_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESQ_EEEENSI_13compare_firstI9SliceCompEEEEPSL_EEEEvT__param_0+24];
cvta.to.global.u64 %rd282, %rd721;
bar.sync 0;
mad.lo.s32 %r516, %r748, -7, %r1;
mov.u32 %r428, 7;
min.u32 %r113, %r516, %r428;
mov.u32 %r745, 2;

BB100_294:
neg.s32 %r429, %r745;
and.b32 %r430, %r748, %r429;
add.s32 %r431, %r745, -1;
and.b32 %r432, %r431, %r748;
mul.lo.s32 %r433, %r432, 7;
min.u32 %r115, %r433, %r1;
mul.lo.s32 %r434, %r430, 7;
shr.u32 %r435, %r745, 1;
mul.lo.s32 %r436, %r435, 7;
min.u32 %r437, %r434, %r1;
add.s32 %r438, %r437, %r436;
min.u32 %r439, %r438, %r1;
add.s32 %r440, %r439, %r436;
min.u32 %r116, %r440, %r1;
sub.s32 %r441, %r439, %r437;
sub.s32 %r442, %r116, %r439;
cvt.u64.u32	%rd631, %r437;
add.s64 %rd287, %rd631, %rd1;
cvt.u64.u32	%rd288, %r439;
add.s64 %rd289, %rd288, %rd1;
setp.lt.u32	%p162, %r115, %r442;
sub.s32 %r443, %r115, %r442;
selp.b32	%r747, 0, %r443, %p162;
min.u32 %r746, %r441, %r115;
setp.ge.u32	%p163, %r747, %r746;
@%p163 bra BB100_303;

add.s32 %r119, %r115, -1;

BB100_296:
add.s32 %r444, %r746, %r747;
shr.u32 %r122, %r444, 1;
sub.s32 %r445, %r119, %r122;
cvt.u64.u32	%rd632, %r445;
add.s64 %rd633, %rd632, %rd289;
shl.b64 %rd634, %rd633, 4;
add.s64 %rd635, %rd5, %rd634;
ld.global.u64 %rd290, [%rd635];
or.b64 %rd636, %rd290, %rd424;
and.b64 %rd637, %rd636, -4294967296;
setp.eq.s64	%p164, %rd637, 0;
@%p164 bra BB100_298;
bra.uni BB100_297;

BB100_298:
cvt.u32.u64	%r446, %rd424;
cvt.u32.u64	%r447, %rd290;
div.u32 %r448, %r447, %r446;
cvt.u64.u32	%rd991, %r448;
bra.uni BB100_299;

BB100_297:
div.s64 %rd991, %rd290, %rd424;

BB100_299:
cvt.u64.u32	%rd638, %r122;
add.s64 %rd639, %rd287, %rd638;
shl.b64 %rd640, %rd639, 4;
add.s64 %rd641, %rd5, %rd640;
ld.global.u64 %rd294, [%rd641];
or.b64 %rd642, %rd294, %rd424;
and.b64 %rd643, %rd642, -4294967296;
setp.eq.s64	%p165, %rd643, 0;
@%p165 bra BB100_301;
bra.uni BB100_300;

BB100_301:
cvt.u32.u64	%r449, %rd424;
cvt.u32.u64	%r450, %rd294;
div.u32 %r451, %r450, %r449;
cvt.u64.u32	%rd992, %r451;
bra.uni BB100_302;

BB100_300:
div.s64 %rd992, %rd294, %rd424;

BB100_302:
add.s32 %r452, %r122, 1;
setp.lt.s64	%p166, %rd991, %rd992;
selp.b32	%r747, %r747, %r452, %p166;
selp.b32	%r746, %r122, %r746, %p166;
setp.lt.u32	%p167, %r747, %r746;
@%p167 bra BB100_296;

BB100_303:
cvt.u64.u32	%rd645, %r747;
add.s64 %rd298, %rd287, %rd645;
shl.b64 %rd646, %rd298, 4;
add.s64 %rd299, %rd5, %rd646;
shl.b64 %rd647, %rd289, 4;
add.s64 %rd300, %rd5, %rd647;
cvt.u64.u32	%rd648, %r115;
add.s64 %rd649, %rd648, %rd1;
add.s64 %rd650, %rd649, %rd288;
sub.s64 %rd301, %rd650, %rd645;
shl.b64 %rd651, %rd301, 4;
add.s64 %rd302, %rd5, %rd651;
cvt.u64.u32	%rd652, %r116;
add.s64 %rd653, %rd652, %rd1;
shl.b64 %rd654, %rd653, 4;
add.s64 %rd303, %rd5, %rd654;
mov.u64 %rd993, 0;
mov.pred %p168, 0;
@%p168 bra BB100_305;

BB100_304:
add.s64 %rd655, %rd2, %rd993;
mov.u16 %rs9, 0;
st.local.u8 [%rd655], %rs9;
add.s64 %rd993, %rd993, 1;
setp.lt.u64	%p169, %rd993, 16;
@%p169 bra BB100_304;

BB100_305:
ld.global.u64 %rd657, [%rd299];
ld.global.u32 %r453, [%rd299+8];
ld.global.v4.u8 {%rs10, %rs11, %rs12, %rs13}, [%rd299+12];
st.local.v4.u8 [%rd2+12], {%rs10, %rs11, %rs12, %rs13};
st.local.u32 [%rd2+8], %r453;
st.local.u64 [%rd2], %rd657;
mov.u64 %rd994, 0;
@%p168 bra BB100_307;

BB100_306:
add.s64 %rd658, %rd3, %rd994;
mov.u16 %rs18, 0;
st.local.u8 [%rd658], %rs18;
add.s64 %rd994, %rd994, 1;
setp.lt.u64	%p171, %rd994, 16;
@%p171 bra BB100_306;

BB100_307:
ld.global.u64 %rd659, [%rd302];
ld.global.u32 %r454, [%rd302+8];
ld.global.v4.u8 {%rs19, %rs20, %rs21, %rs22}, [%rd302+12];
st.local.v4.u8 [%rd3+12], {%rs19, %rs20, %rs21, %rs22};
st.local.u32 [%rd3+8], %r454;
st.local.u64 [%rd3], %rd659;
mov.pred %p223, -1;
setp.ge.u64	%p173, %rd302, %rd303;
@%p173 bra BB100_316;

mov.pred %p223, 0;
setp.ge.u64	%p175, %rd299, %rd300;
@%p175 bra BB100_316;

ld.local.u64 %rd308, [%rd3];
or.b64 %rd660, %rd308, %rd424;
and.b64 %rd661, %rd660, -4294967296;
setp.eq.s64	%p176, %rd661, 0;
@%p176 bra BB100_311;
bra.uni BB100_310;

BB100_311:
cvt.u32.u64	%r455, %rd424;
cvt.u32.u64	%r456, %rd308;
div.u32 %r457, %r456, %r455;
cvt.u64.u32	%rd995, %r457;
bra.uni BB100_312;

BB100_310:
div.s64 %rd995, %rd308, %rd424;

BB100_312:
ld.local.u64 %rd312, [%rd2];
or.b64 %rd662, %rd312, %rd424;
and.b64 %rd663, %rd662, -4294967296;
setp.eq.s64	%p177, %rd663, 0;
@%p177 bra BB100_314;
bra.uni BB100_313;

BB100_314:
cvt.u32.u64	%r458, %rd424;
cvt.u32.u64	%r459, %rd312;
div.u32 %r460, %r459, %r458;
cvt.u64.u32	%rd996, %r460;
bra.uni BB100_315;

BB100_313:
div.s64 %rd996, %rd312, %rd424;

BB100_315:
setp.ge.s64	%p223, %rd995, %rd996;

BB100_316:
selp.b64	%rd664, %rd2, %rd3, %p223;
ld.local.u64 %rd316, [%rd664];
ld.local.u32 %r126, [%rd664+8];
@%p223 bra BB100_318;
bra.uni BB100_317;

BB100_318:
add.s64 %rd669, %rd646, %rd5;
add.s64 %rd320, %rd669, 16;
ld.global.u64 %rd670, [%rd299+16];
st.local.u64 [%rd2], %rd670;
ld.global.u32 %r462, [%rd299+24];
st.local.u32 [%rd2+8], %r462;
mov.u64 %rd1029, %rd302;
mov.u64 %rd1030, %rd302;
mov.u64 %rd1053, %rd320;
mov.u64 %rd1054, %rd320;
bra.uni BB100_319;

BB100_317:
add.s64 %rd666, %rd651, %rd5;
add.s64 %rd319, %rd666, 16;
ld.global.u64 %rd667, [%rd302+16];
st.local.u64 [%rd3], %rd667;
ld.global.u32 %r461, [%rd302+24];
st.local.u32 [%rd3+8], %r461;
mov.u64 %rd1029, %rd319;
mov.u64 %rd1030, %rd319;
mov.u64 %rd1053, %rd299;
mov.u64 %rd1054, %rd299;

BB100_319:
mov.u64 %rd324, %rd1053;
mov.u64 %rd1052, %rd1054;
mov.u64 %rd322, %rd1029;
mov.u64 %rd1028, %rd1030;
mov.pred %p224, -1;
setp.ge.u64	%p179, %rd1028, %rd303;
@%p179 bra BB100_328;

mov.pred %p224, 0;
setp.ge.u64	%p181, %rd1052, %rd300;
@%p181 bra BB100_328;

ld.local.u64 %rd325, [%rd3];
or.b64 %rd671, %rd325, %rd424;
and.b64 %rd672, %rd671, -4294967296;
setp.eq.s64	%p182, %rd672, 0;
@%p182 bra BB100_323;
bra.uni BB100_322;

BB100_323:
cvt.u32.u64	%r463, %rd424;
cvt.u32.u64	%r464, %rd325;
div.u32 %r465, %r464, %r463;
cvt.u64.u32	%rd997, %r465;
bra.uni BB100_324;

BB100_322:
div.s64 %rd997, %rd325, %rd424;

BB100_324:
ld.local.u64 %rd329, [%rd2];
or.b64 %rd673, %rd329, %rd424;
and.b64 %rd674, %rd673, -4294967296;
setp.eq.s64	%p183, %rd674, 0;
@%p183 bra BB100_326;
bra.uni BB100_325;

BB100_326:
cvt.u32.u64	%r466, %rd424;
cvt.u32.u64	%r467, %rd329;
div.u32 %r468, %r467, %r466;
cvt.u64.u32	%rd998, %r468;
bra.uni BB100_327;

BB100_325:
div.s64 %rd998, %rd329, %rd424;

BB100_327:
setp.ge.s64	%p224, %rd997, %rd998;

BB100_328:
selp.b64	%rd675, %rd2, %rd3, %p224;
ld.local.u64 %rd333, [%rd675];
ld.local.u32 %r127, [%rd675+8];
@%p224 bra BB100_330;
bra.uni BB100_329;

BB100_330:
add.s64 %rd1052, %rd1052, 16;
add.s64 %rd337, %rd324, 16;
ld.global.u64 %rd677, [%rd324+16];
st.local.u64 [%rd2], %rd677;
ld.global.u32 %r470, [%rd324+24];
st.local.u32 [%rd2+8], %r470;
mov.u64 %rd1027, %rd322;
mov.u64 %rd1051, %rd337;
bra.uni BB100_331;

BB100_329:
add.s64 %rd1028, %rd1028, 16;
add.s64 %rd335, %rd322, 16;
ld.global.u64 %rd676, [%rd322+16];
st.local.u64 [%rd3], %rd676;
ld.global.u32 %r469, [%rd322+24];
st.local.u32 [%rd3+8], %r469;
mov.u64 %rd1027, %rd335;
mov.u64 %rd1051, %rd324;

BB100_331:
mov.u64 %rd341, %rd1051;
mov.u64 %rd1050, %rd1052;
mov.u64 %rd339, %rd1027;
mov.u64 %rd1026, %rd1028;
mov.pred %p225, -1;
setp.ge.u64	%p185, %rd1026, %rd303;
@%p185 bra BB100_340;

mov.pred %p225, 0;
setp.ge.u64	%p187, %rd1050, %rd300;
@%p187 bra BB100_340;

ld.local.u64 %rd342, [%rd3];
or.b64 %rd678, %rd342, %rd424;
and.b64 %rd679, %rd678, -4294967296;
setp.eq.s64	%p188, %rd679, 0;
@%p188 bra BB100_335;
bra.uni BB100_334;

BB100_335:
cvt.u32.u64	%r471, %rd424;
cvt.u32.u64	%r472, %rd342;
div.u32 %r473, %r472, %r471;
cvt.u64.u32	%rd999, %r473;
bra.uni BB100_336;

BB100_334:
div.s64 %rd999, %rd342, %rd424;

BB100_336:
ld.local.u64 %rd346, [%rd2];
or.b64 %rd680, %rd346, %rd424;
and.b64 %rd681, %rd680, -4294967296;
setp.eq.s64	%p189, %rd681, 0;
@%p189 bra BB100_338;
bra.uni BB100_337;

BB100_338:
cvt.u32.u64	%r474, %rd424;
cvt.u32.u64	%r475, %rd346;
div.u32 %r476, %r475, %r474;
cvt.u64.u32	%rd1000, %r476;
bra.uni BB100_339;

BB100_337:
div.s64 %rd1000, %rd346, %rd424;

BB100_339:
setp.ge.s64	%p225, %rd999, %rd1000;

BB100_340:
selp.b64	%rd682, %rd2, %rd3, %p225;
ld.local.u64 %rd350, [%rd682];
ld.local.u32 %r128, [%rd682+8];
@%p225 bra BB100_342;
bra.uni BB100_341;

BB100_342:
add.s64 %rd1050, %rd1050, 16;
add.s64 %rd354, %rd341, 16;
ld.global.u64 %rd684, [%rd341+16];
st.local.u64 [%rd2], %rd684;
ld.global.u32 %r478, [%rd341+24];
st.local.u32 [%rd2+8], %r478;
mov.u64 %rd1025, %rd339;
mov.u64 %rd1049, %rd354;
bra.uni BB100_343;

BB100_341:
add.s64 %rd1026, %rd1026, 16;
add.s64 %rd352, %rd339, 16;
ld.global.u64 %rd683, [%rd339+16];
st.local.u64 [%rd3], %rd683;
ld.global.u32 %r477, [%rd339+24];
st.local.u32 [%rd3+8], %r477;
mov.u64 %rd1025, %rd352;
mov.u64 %rd1049, %rd341;

BB100_343:
mov.u64 %rd358, %rd1049;
mov.u64 %rd1048, %rd1050;
mov.u64 %rd356, %rd1025;
mov.u64 %rd1024, %rd1026;
mov.pred %p226, -1;
setp.ge.u64	%p191, %rd1024, %rd303;
@%p191 bra BB100_352;

mov.pred %p226, 0;
setp.ge.u64	%p193, %rd1048, %rd300;
@%p193 bra BB100_352;

ld.local.u64 %rd359, [%rd3];
or.b64 %rd685, %rd359, %rd424;
and.b64 %rd686, %rd685, -4294967296;
setp.eq.s64	%p194, %rd686, 0;
@%p194 bra BB100_347;
bra.uni BB100_346;

BB100_347:
cvt.u32.u64	%r479, %rd424;
cvt.u32.u64	%r480, %rd359;
div.u32 %r481, %r480, %r479;
cvt.u64.u32	%rd1001, %r481;
bra.uni BB100_348;

BB100_346:
div.s64 %rd1001, %rd359, %rd424;

BB100_348:
ld.local.u64 %rd363, [%rd2];
or.b64 %rd687, %rd363, %rd424;
and.b64 %rd688, %rd687, -4294967296;
setp.eq.s64	%p195, %rd688, 0;
@%p195 bra BB100_350;
bra.uni BB100_349;

BB100_350:
cvt.u32.u64	%r482, %rd424;
cvt.u32.u64	%r483, %rd363;
div.u32 %r484, %r483, %r482;
cvt.u64.u32	%rd1002, %r484;
bra.uni BB100_351;

BB100_349:
div.s64 %rd1002, %rd363, %rd424;

BB100_351:
setp.ge.s64	%p226, %rd1001, %rd1002;

BB100_352:
selp.b64	%rd689, %rd2, %rd3, %p226;
ld.local.u64 %rd367, [%rd689];
ld.local.u32 %r129, [%rd689+8];
@%p226 bra BB100_354;
bra.uni BB100_353;

BB100_354:
add.s64 %rd1048, %rd1048, 16;
add.s64 %rd371, %rd358, 16;
ld.global.u64 %rd691, [%rd358+16];
st.local.u64 [%rd2], %rd691;
ld.global.u32 %r486, [%rd358+24];
st.local.u32 [%rd2+8], %r486;
mov.u64 %rd1023, %rd356;
mov.u64 %rd1047, %rd371;
bra.uni BB100_355;

BB100_353:
add.s64 %rd1024, %rd1024, 16;
add.s64 %rd369, %rd356, 16;
ld.global.u64 %rd690, [%rd356+16];
st.local.u64 [%rd3], %rd690;
ld.global.u32 %r485, [%rd356+24];
st.local.u32 [%rd3+8], %r485;
mov.u64 %rd1023, %rd369;
mov.u64 %rd1047, %rd358;

BB100_355:
mov.u64 %rd375, %rd1047;
mov.u64 %rd1046, %rd1048;
mov.u64 %rd373, %rd1023;
mov.u64 %rd1022, %rd1024;
mov.pred %p227, -1;
setp.ge.u64	%p197, %rd1022, %rd303;
@%p197 bra BB100_364;

mov.pred %p227, 0;
setp.ge.u64	%p199, %rd1046, %rd300;
@%p199 bra BB100_364;

ld.local.u64 %rd376, [%rd3];
or.b64 %rd692, %rd376, %rd424;
and.b64 %rd693, %rd692, -4294967296;
setp.eq.s64	%p200, %rd693, 0;
@%p200 bra BB100_359;
bra.uni BB100_358;

BB100_359:
cvt.u32.u64	%r487, %rd424;
cvt.u32.u64	%r488, %rd376;
div.u32 %r489, %r488, %r487;
cvt.u64.u32	%rd1003, %r489;
bra.uni BB100_360;

BB100_358:
div.s64 %rd1003, %rd376, %rd424;

BB100_360:
ld.local.u64 %rd380, [%rd2];
or.b64 %rd694, %rd380, %rd424;
and.b64 %rd695, %rd694, -4294967296;
setp.eq.s64	%p201, %rd695, 0;
@%p201 bra BB100_362;
bra.uni BB100_361;

BB100_362:
cvt.u32.u64	%r490, %rd424;
cvt.u32.u64	%r491, %rd380;
div.u32 %r492, %r491, %r490;
cvt.u64.u32	%rd1004, %r492;
bra.uni BB100_363;

BB100_361:
div.s64 %rd1004, %rd380, %rd424;

BB100_363:
setp.ge.s64	%p227, %rd1003, %rd1004;

BB100_364:
selp.b64	%rd696, %rd2, %rd3, %p227;
ld.local.u64 %rd384, [%rd696];
ld.local.u32 %r130, [%rd696+8];
@%p227 bra BB100_366;
bra.uni BB100_365;

BB100_366:
add.s64 %rd1046, %rd1046, 16;
add.s64 %rd388, %rd375, 16;
ld.global.u64 %rd698, [%rd375+16];
st.local.u64 [%rd2], %rd698;
ld.global.u32 %r494, [%rd375+24];
st.local.u32 [%rd2+8], %r494;
mov.u64 %rd1021, %rd373;
mov.u64 %rd1045, %rd388;
bra.uni BB100_367;

BB100_365:
add.s64 %rd1022, %rd1022, 16;
add.s64 %rd386, %rd373, 16;
ld.global.u64 %rd697, [%rd373+16];
st.local.u64 [%rd3], %rd697;
ld.global.u32 %r493, [%rd373+24];
st.local.u32 [%rd3+8], %r493;
mov.u64 %rd1021, %rd386;
mov.u64 %rd1045, %rd375;

BB100_367:
mov.u64 %rd392, %rd1045;
mov.u64 %rd1044, %rd1046;
mov.u64 %rd390, %rd1021;
mov.u64 %rd1020, %rd1022;
mov.pred %p228, -1;
setp.ge.u64	%p203, %rd1020, %rd303;
@%p203 bra BB100_376;

mov.pred %p228, 0;
setp.ge.u64	%p205, %rd1044, %rd300;
@%p205 bra BB100_376;

ld.local.u64 %rd393, [%rd3];
or.b64 %rd699, %rd393, %rd424;
and.b64 %rd700, %rd699, -4294967296;
setp.eq.s64	%p206, %rd700, 0;
@%p206 bra BB100_371;
bra.uni BB100_370;

BB100_371:
cvt.u32.u64	%r495, %rd424;
cvt.u32.u64	%r496, %rd393;
div.u32 %r497, %r496, %r495;
cvt.u64.u32	%rd1005, %r497;
bra.uni BB100_372;

BB100_370:
div.s64 %rd1005, %rd393, %rd424;

BB100_372:
ld.local.u64 %rd397, [%rd2];
or.b64 %rd701, %rd397, %rd424;
and.b64 %rd702, %rd701, -4294967296;
setp.eq.s64	%p207, %rd702, 0;
@%p207 bra BB100_374;
bra.uni BB100_373;

BB100_374:
cvt.u32.u64	%r498, %rd424;
cvt.u32.u64	%r499, %rd397;
div.u32 %r500, %r499, %r498;
cvt.u64.u32	%rd1006, %r500;
bra.uni BB100_375;

BB100_373:
div.s64 %rd1006, %rd397, %rd424;

BB100_375:
setp.ge.s64	%p228, %rd1005, %rd1006;

BB100_376:
selp.b64	%rd703, %rd2, %rd3, %p228;
ld.local.u64 %rd401, [%rd703];
ld.local.u32 %r131, [%rd703+8];
@%p228 bra BB100_378;
bra.uni BB100_377;

BB100_378:
add.s64 %rd1044, %rd1044, 16;
add.s64 %rd405, %rd392, 16;
ld.global.u64 %rd705, [%rd392+16];
st.local.u64 [%rd2], %rd705;
ld.global.u32 %r502, [%rd392+24];
st.local.u32 [%rd2+8], %r502;
mov.u64 %rd1019, %rd390;
mov.u64 %rd1043, %rd405;
bra.uni BB100_379;

BB100_377:
add.s64 %rd1020, %rd1020, 16;
add.s64 %rd403, %rd390, 16;
ld.global.u64 %rd704, [%rd390+16];
st.local.u64 [%rd3], %rd704;
ld.global.u32 %r501, [%rd390+24];
st.local.u32 [%rd3+8], %r501;
mov.u64 %rd1019, %rd403;
mov.u64 %rd1043, %rd392;

BB100_379:
mov.pred %p208, -1;
setp.ge.u64	%p209, %rd1020, %rd303;
mov.pred %p229, %p208;
@%p209 bra BB100_388;

setp.ge.u64	%p211, %rd1044, %rd300;
mov.pred %p229, %p168;
@%p211 bra BB100_388;

ld.local.u64 %rd410, [%rd3];
or.b64 %rd706, %rd410, %rd424;
and.b64 %rd707, %rd706, -4294967296;
setp.eq.s64	%p212, %rd707, 0;
@%p212 bra BB100_383;
bra.uni BB100_382;

BB100_383:
cvt.u32.u64	%r503, %rd424;
cvt.u32.u64	%r504, %rd410;
div.u32 %r505, %r504, %r503;
cvt.u64.u32	%rd1055, %r505;
bra.uni BB100_384;

BB100_382:
div.s64 %rd1055, %rd410, %rd424;

BB100_384:
ld.local.u64 %rd414, [%rd2];
or.b64 %rd708, %rd414, %rd424;
and.b64 %rd709, %rd708, -4294967296;
setp.eq.s64	%p213, %rd709, 0;
@%p213 bra BB100_386;
bra.uni BB100_385;

BB100_386:
cvt.u32.u64	%r506, %rd424;
cvt.u32.u64	%r507, %rd414;
div.u32 %r508, %r507, %r506;
cvt.u64.u32	%rd1056, %r508;
bra.uni BB100_387;

BB100_385:
div.s64 %rd1056, %rd414, %rd424;

BB100_387:
setp.ge.s64	%p229, %rd1055, %rd1056;

BB100_388:
selp.b64	%rd710, %rd2, %rd3, %p229;
ld.local.u64 %rd418, [%rd710];
ld.local.u32 %r132, [%rd710+8];
@%p229 bra BB100_390;
bra.uni BB100_389;

BB100_390:
ld.global.u64 %rd712, [%rd1043+16];
st.local.u64 [%rd2], %rd712;
ld.global.u32 %r510, [%rd1043+24];
st.local.u32 [%rd2+8], %r510;
bra.uni BB100_391;

BB100_389:
ld.global.u64 %rd711, [%rd1019+16];
st.local.u64 [%rd3], %rd711;
ld.global.u32 %r509, [%rd1019+24];
st.local.u32 [%rd3+8], %r509;

BB100_391:
setp.eq.s32	%p15, %r113, 0;
bar.sync 0;
@%p15 bra BB100_393;

st.global.u64 [%rd37], %rd316;
st.global.u32 [%rd37+8], %r126;

BB100_393:
setp.lt.u32	%p214, %r113, 2;
@%p214 bra BB100_395;

st.global.u64 [%rd37+16], %rd333;
st.global.u32 [%rd37+24], %r127;

BB100_395:
setp.lt.u32	%p215, %r113, 3;
@%p215 bra BB100_397;

st.global.u64 [%rd37+32], %rd350;
st.global.u32 [%rd37+40], %r128;

BB100_397:
setp.lt.u32	%p216, %r113, 4;
@%p216 bra BB100_399;

st.global.u64 [%rd37+48], %rd367;
st.global.u32 [%rd37+56], %r129;

BB100_399:
setp.lt.u32	%p217, %r113, 5;
@%p217 bra BB100_401;

st.global.u64 [%rd37+64], %rd384;
st.global.u32 [%rd37+72], %r130;

BB100_401:
setp.lt.u32	%p218, %r113, 6;
@%p218 bra BB100_403;

st.global.u64 [%rd37+80], %rd401;
st.global.u32 [%rd37+88], %r131;

BB100_403:
setp.lt.u32	%p219, %r113, 7;
@%p219 bra BB100_405;

st.global.u64 [%rd37+96], %rd418;
st.global.u32 [%rd37+104], %r132;

BB100_405:
bar.sync 0;
shl.b32 %r745, %r745, 1;
setp.lt.u32	%p220, %r745, 257;
@%p220 bra BB100_294;

setp.ge.u32	%p221, %r748, %r1;
@%p221 bra BB100_408;

BB100_407:
cvt.u64.u32	%rd713, %r748;
add.s64 %rd714, %rd713, %rd428;
add.s64 %rd715, %rd713, %rd1;
shl.b64 %rd716, %rd715, 4;
add.s64 %rd717, %rd5, %rd716;
ld.global.u64 %rd718, [%rd717];
shl.b64 %rd719, %rd714, 4;
add.s64 %rd720, %rd282, %rd719;
st.global.u64 [%rd720], %rd718;
ld.global.u32 %r513, [%rd717+8];
st.global.u32 [%rd720+8], %r513;
add.s32 %r748, %r748, 256;
setp.lt.u32	%p222, %r748, %r1;
@%p222 bra BB100_407;

BB100_408:
bar.sync 0;
ret;
}


.visible .entry _ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_23stable_sort_each_detail29stable_sort_each_copy_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEENS_12zip_iteratorINS_5tupleINS_10device_ptrIlEENSB_IiEENS_9null_typeESE_SE_SE_SE_SE_SE_SE_EEEElNS_6detail15normal_iteratorINS_7pointerINSA_IliSE_SE_SE_SE_SE_SE_SE_SE_EENSH_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESP_EEEENSH_13compare_firstI9SliceCompEEEEEEvT_(
.param .align 8 .b8 _ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_23stable_sort_each_detail29stable_sort_each_copy_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEENS_12zip_iteratorINS_5tupleINS_10device_ptrIlEENSB_IiEENS_9null_typeESE_SE_SE_SE_SE_SE_SE_EEEElNS_6detail15normal_iteratorINS_7pointerINSA_IliSE_SE_SE_SE_SE_SE_SE_SE_EENSH_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESP_EEEENSH_13compare_firstI9SliceCompEEEEEEvT__param_0[40]
)
.maxntid 256, 1, 1
.minnctapersm 1
{
.local .align 8 .b8 __local_depot101[144];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<226>;
.reg .b16 %rs<25>;
.reg .b32 %r<759>;
.reg .b64 %rd<1060>;


mov.u64 %rd1059, __local_depot101;
cvta.local.u64 %SP, %rd1059;
ld.param.u64 %rd418, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_23stable_sort_each_detail29stable_sort_each_copy_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEENS_12zip_iteratorINS_5tupleINS_10device_ptrIlEENSB_IiEENS_9null_typeESE_SE_SE_SE_SE_SE_SE_EEEElNS_6detail15normal_iteratorINS_7pointerINSA_IliSE_SE_SE_SE_SE_SE_SE_SE_EENSH_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESP_EEEENSH_13compare_firstI9SliceCompEEEEEEvT__param_0+32];
ld.param.u64 %rd415, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_23stable_sort_each_detail29stable_sort_each_copy_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEENS_12zip_iteratorINS_5tupleINS_10device_ptrIlEENSB_IiEENS_9null_typeESE_SE_SE_SE_SE_SE_SE_EEEElNS_6detail15normal_iteratorINS_7pointerINSA_IliSE_SE_SE_SE_SE_SE_SE_SE_EENSH_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESP_EEEENSH_13compare_firstI9SliceCompEEEEEEvT__param_0+8];
ld.param.u64 %rd414, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_23stable_sort_each_detail29stable_sort_each_copy_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEENS_12zip_iteratorINS_5tupleINS_10device_ptrIlEENSB_IiEENS_9null_typeESE_SE_SE_SE_SE_SE_SE_EEEElNS_6detail15normal_iteratorINS_7pointerINSA_IliSE_SE_SE_SE_SE_SE_SE_SE_EENSH_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESP_EEEENSH_13compare_firstI9SliceCompEEEEEEvT__param_0];
ld.param.u64 %rd416, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_23stable_sort_each_detail29stable_sort_each_copy_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEENS_12zip_iteratorINS_5tupleINS_10device_ptrIlEENSB_IiEENS_9null_typeESE_SE_SE_SE_SE_SE_SE_EEEElNS_6detail15normal_iteratorINS_7pointerINSA_IliSE_SE_SE_SE_SE_SE_SE_SE_EENSH_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESP_EEEENSH_13compare_firstI9SliceCompEEEEEEvT__param_0+16];
mov.u32 %r137, %ctaid.x;
mul.lo.s32 %r138, %r137, 1792;
cvt.u64.u32	%rd419, %r138;
sub.s64 %rd420, %rd416, %rd419;
cvt.u32.u64	%r139, %rd420;
mov.u32 %r140, 1792;
min.u32 %r1, %r139, %r140;
add.u64 %rd421, %SP, 16;
cvta.to.local.u64 %rd1, %rd421;
add.u64 %rd422, %SP, 0;
cvta.to.local.u64 %rd2, %rd422;
add.u64 %rd423, %SP, 32;
cvta.to.local.u64 %rd3, %rd423;
cvta.to.global.u64 %rd424, %rd414;
cvta.to.global.u64 %rd425, %rd415;
setp.gt.u32	%p16, %r1, 1791;
mov.u32 %r758, %tid.x;
cvt.u64.u32	%rd426, %r758;
add.s64 %rd427, %rd426, %rd419;
shl.b64 %rd428, %rd427, 3;
add.s64 %rd4, %rd424, %rd428;
shl.b64 %rd429, %rd427, 2;
add.s64 %rd5, %rd425, %rd429;
@%p16 bra BB101_15;
bra.uni BB101_1;

BB101_15:
ld.global.u64 %rd748, [%rd4];
ld.global.u32 %r543, [%rd5];
ld.global.u64 %rd749, [%rd4+2048];
ld.global.u32 %r545, [%rd5+1024];
ld.global.u64 %rd751, [%rd4+4096];
ld.global.u32 %r546, [%rd5+2048];
ld.global.u64 %rd752, [%rd4+6144];
ld.global.u32 %r548, [%rd5+3072];
ld.global.u64 %rd754, [%rd4+8192];
ld.global.u32 %r549, [%rd5+4096];
ld.global.u64 %rd753, [%rd4+10240];
ld.global.u32 %r547, [%rd5+5120];
ld.global.u64 %rd750, [%rd4+12288];
ld.global.u32 %r544, [%rd5+6144];
bra.uni BB101_16;

BB101_1:
mov.u64 %rd430, 0;
mov.u32 %r141, 0;
setp.ge.u32	%p17, %r758, %r1;
mov.u32 %r555, %r141;
mov.u64 %rd760, %rd430;
@%p17 bra BB101_3;

ld.global.u64 %rd6, [%rd4];
ld.global.u32 %r3, [%rd5];
mov.u32 %r555, %r3;
mov.u64 %rd760, %rd6;

BB101_3:
mov.u64 %rd736, %rd760;
mov.u64 %rd748, %rd736;
mov.u32 %r531, %r555;
mov.u32 %r543, %r531;
add.s32 %r143, %r758, 256;
setp.ge.u32	%p18, %r143, %r1;
mov.u32 %r554, %r141;
mov.u64 %rd759, %rd430;
@%p18 bra BB101_5;

ld.global.u64 %rd759, [%rd4+2048];
ld.global.u32 %r554, [%rd5+1024];

BB101_5:
mov.u64 %rd749, %rd759;
mov.u32 %r545, %r554;
add.s32 %r145, %r758, 512;
setp.ge.u32	%p19, %r145, %r1;
mov.u32 %r553, %r141;
mov.u64 %rd758, %rd430;
@%p19 bra BB101_7;

ld.global.u64 %rd758, [%rd4+4096];
ld.global.u32 %r553, [%rd5+2048];

BB101_7:
mov.u64 %rd751, %rd758;
mov.u32 %r546, %r553;
add.s32 %r147, %r758, 768;
setp.ge.u32	%p20, %r147, %r1;
mov.u32 %r552, %r141;
mov.u64 %rd757, %rd430;
@%p20 bra BB101_9;

ld.global.u64 %rd757, [%rd4+6144];
ld.global.u32 %r552, [%rd5+3072];

BB101_9:
mov.u64 %rd752, %rd757;
mov.u32 %r548, %r552;
add.s32 %r149, %r758, 1024;
setp.ge.u32	%p21, %r149, %r1;
mov.u32 %r551, %r141;
mov.u64 %rd756, %rd430;
@%p21 bra BB101_11;

ld.global.u64 %rd756, [%rd4+8192];
ld.global.u32 %r551, [%rd5+4096];

BB101_11:
mov.u64 %rd754, %rd756;
mov.u32 %r549, %r551;
add.s32 %r151, %r758, 1280;
setp.ge.u32	%p22, %r151, %r1;
mov.u32 %r550, %r141;
mov.u64 %rd755, %rd430;
@%p22 bra BB101_13;

ld.global.u64 %rd755, [%rd4+10240];
ld.global.u32 %r550, [%rd5+5120];

BB101_13:
mov.u64 %rd753, %rd755;
mov.u32 %r547, %r550;
add.s32 %r153, %r758, 1536;
setp.ge.u32	%p23, %r153, %r1;
mov.u32 %r544, %r141;
mov.u64 %rd750, %rd430;
@%p23 bra BB101_16;

ld.global.u64 %rd750, [%rd4+12288];
ld.global.u32 %r544, [%rd5+6144];

BB101_16:
@%p16 bra BB101_31;
bra.uni BB101_17;

BB101_31:
mov.u32 %r174, %tid.x;
mul.wide.u32 %rd458, %r174, 16;
mov.u64 %rd459, _ZN6thrust6system4cuda6detail4smemE;
add.s64 %rd460, %rd459, %rd458;
st.shared.u64 [%rd460], %rd748;
st.shared.u64 [%rd460+4096], %rd749;
st.shared.u64 [%rd460+8192], %rd751;
st.shared.u64 [%rd460+12288], %rd752;
st.shared.u64 [%rd460+16384], %rd754;
st.shared.u64 [%rd460+20480], %rd753;
st.shared.u64 [%rd460+24576], %rd750;
st.shared.u32 [%rd460+8], %r543;
st.shared.u32 [%rd460+4104], %r545;
st.shared.u32 [%rd460+8200], %r546;
st.shared.u32 [%rd460+12296], %r548;
st.shared.u32 [%rd460+16392], %r549;
st.shared.u32 [%rd460+20488], %r547;
st.shared.u32 [%rd460+24584], %r544;
bra.uni BB101_32;

BB101_17:
setp.ge.u32	%p25, %r758, %r1;
@%p25 bra BB101_19;

mul.wide.u32 %rd437, %r758, 16;
mov.u64 %rd438, _ZN6thrust6system4cuda6detail4smemE;
add.s64 %rd439, %rd438, %rd437;
st.shared.u64 [%rd439], %rd748;
st.shared.u32 [%rd439+8], %r543;

BB101_19:
add.s32 %r157, %r758, 256;
setp.ge.u32	%p26, %r157, %r1;
@%p26 bra BB101_21;

mul.wide.u32 %rd440, %r758, 16;
mov.u64 %rd441, _ZN6thrust6system4cuda6detail4smemE;
add.s64 %rd442, %rd441, %rd440;
st.shared.u64 [%rd442+4096], %rd749;
st.shared.u32 [%rd442+4104], %r545;

BB101_21:
add.s32 %r160, %r758, 512;
setp.ge.u32	%p27, %r160, %r1;
@%p27 bra BB101_23;

mul.wide.u32 %rd443, %r758, 16;
mov.u64 %rd444, _ZN6thrust6system4cuda6detail4smemE;
add.s64 %rd445, %rd444, %rd443;
st.shared.u64 [%rd445+8192], %rd751;
st.shared.u32 [%rd445+8200], %r546;

BB101_23:
add.s32 %r163, %r758, 768;
setp.ge.u32	%p28, %r163, %r1;
@%p28 bra BB101_25;

mul.wide.u32 %rd446, %r758, 16;
mov.u64 %rd447, _ZN6thrust6system4cuda6detail4smemE;
add.s64 %rd448, %rd447, %rd446;
st.shared.u64 [%rd448+12288], %rd752;
st.shared.u32 [%rd448+12296], %r548;

BB101_25:
add.s32 %r166, %r758, 1024;
setp.ge.u32	%p29, %r166, %r1;
@%p29 bra BB101_27;

mul.wide.u32 %rd449, %r758, 16;
mov.u64 %rd450, _ZN6thrust6system4cuda6detail4smemE;
add.s64 %rd451, %rd450, %rd449;
st.shared.u64 [%rd451+16384], %rd754;
st.shared.u32 [%rd451+16392], %r549;

BB101_27:
add.s32 %r169, %r758, 1280;
setp.ge.u32	%p30, %r169, %r1;
@%p30 bra BB101_29;

mul.wide.u32 %rd452, %r758, 16;
mov.u64 %rd453, _ZN6thrust6system4cuda6detail4smemE;
add.s64 %rd454, %rd453, %rd452;
st.shared.u64 [%rd454+20480], %rd753;
st.shared.u32 [%rd454+20488], %r547;

BB101_29:
add.s32 %r172, %r758, 1536;
setp.ge.u32	%p31, %r172, %r1;
@%p31 bra BB101_32;

mul.wide.u32 %rd455, %r758, 16;
mov.u64 %rd456, _ZN6thrust6system4cuda6detail4smemE;
add.s64 %rd457, %rd456, %rd455;
st.shared.u64 [%rd457+24576], %rd750;
st.shared.u32 [%rd457+24584], %r544;

BB101_32:
bar.sync 0;
mov.u64 %rd461, 0;
st.local.u64 [%rd3], %rd461;
st.local.u64 [%rd3+16], %rd461;
st.local.u64 [%rd3+32], %rd461;
st.local.u64 [%rd3+48], %rd461;
st.local.u64 [%rd3+64], %rd461;
st.local.u64 [%rd3+80], %rd461;
st.local.u64 [%rd3+96], %rd461;
mov.u32 %r175, 0;
st.local.u32 [%rd3+8], %r175;
st.local.u32 [%rd3+24], %r175;
st.local.u32 [%rd3+40], %r175;
st.local.u32 [%rd3+56], %r175;
st.local.u32 [%rd3+72], %r175;
st.local.u32 [%rd3+88], %r175;
st.local.u32 [%rd3+104], %r175;
mul.lo.s32 %r177, %r758, 7;
add.s32 %r178, %r177, 7;
setp.gt.u32	%p32, %r178, %r1;
mad.lo.s32 %r179, %r758, -7, %r1;
selp.b32	%r30, %r179, 7, %p32;
setp.eq.s32	%p33, %r30, 0;
mul.wide.u32 %rd462, %r177, 16;
mov.u64 %rd463, _ZN6thrust6system4cuda6detail4smemE;
add.s64 %rd34, %rd463, %rd462;
mov.u32 %r752, %r175;
@%p33 bra BB101_34;

ld.shared.u64 %rd464, [%rd34];
st.local.u64 [%rd3], %rd464;
ld.shared.u32 %r31, [%rd34+8];
st.local.u32 [%rd3+8], %r31;
mov.u32 %r752, %r31;

BB101_34:
mov.u32 %r561, %r752;
mov.u32 %r735, %r561;
setp.lt.u32	%p34, %r30, 2;
mov.u64 %rd998, %rd461;
mov.u32 %r751, %r175;
@%p34 bra BB101_36;

ld.shared.u64 %rd35, [%rd34+16];
st.local.u64 [%rd3+16], %rd35;
ld.shared.u32 %r751, [%rd34+24];
st.local.u32 [%rd3+24], %r751;
mov.u64 %rd998, %rd35;

BB101_36:
mov.u32 %r736, %r751;
mov.u64 %rd820, %rd998;
mov.u64 %rd982, %rd820;
setp.lt.u32	%p35, %r30, 3;
mov.u64 %rd997, %rd461;
mov.u32 %r750, %r175;
@%p35 bra BB101_38;

ld.shared.u64 %rd997, [%rd34+32];
st.local.u64 [%rd3+32], %rd997;
ld.shared.u32 %r750, [%rd34+40];
st.local.u32 [%rd3+40], %r750;

BB101_38:
mov.u32 %r737, %r750;
mov.u64 %rd984, %rd997;
setp.lt.u32	%p36, %r30, 4;
mov.u64 %rd996, %rd461;
mov.u32 %r749, %r175;
@%p36 bra BB101_40;

ld.shared.u64 %rd996, [%rd34+48];
st.local.u64 [%rd3+48], %rd996;
ld.shared.u32 %r749, [%rd34+56];
st.local.u32 [%rd3+56], %r749;

BB101_40:
mov.u32 %r738, %r749;
mov.u64 %rd983, %rd996;
setp.lt.u32	%p37, %r30, 5;
mov.u64 %rd995, %rd461;
mov.u32 %r748, %r175;
@%p37 bra BB101_42;

ld.shared.u64 %rd995, [%rd34+64];
st.local.u64 [%rd3+64], %rd995;
ld.shared.u32 %r748, [%rd34+72];
st.local.u32 [%rd3+72], %r748;

BB101_42:
mov.u32 %r739, %r748;
mov.u64 %rd986, %rd995;
setp.lt.u32	%p38, %r30, 6;
mov.u64 %rd994, %rd461;
mov.u32 %r747, %r175;
@%p38 bra BB101_44;

ld.shared.u64 %rd994, [%rd34+80];
st.local.u64 [%rd3+80], %rd994;
ld.shared.u32 %r747, [%rd34+88];
st.local.u32 [%rd3+88], %r747;

BB101_44:
mov.u32 %r740, %r747;
mov.u64 %rd985, %rd994;
mov.u32 %r754, 0;
setp.lt.u32	%p39, %r30, 7;
mov.u64 %rd993, %rd461;
@%p39 bra BB101_46;

ld.shared.u64 %rd993, [%rd34+96];
st.local.u64 [%rd3+96], %rd993;
ld.shared.u32 %r754, [%rd34+104];
st.local.u32 [%rd3+104], %r754;

BB101_46:
mov.u32 %r753, %r754;
mov.u64 %rd987, %rd993;
setp.gt.u32	%p40, %r30, 6;
@%p40 bra BB101_109;

ld.local.u64 %rd471, [%rd3];
ld.local.u32 %r186, [%rd3+8];
ld.local.v4.u8 {%rs1, %rs2, %rs3, %rs4}, [%rd3+12];
st.local.v4.u8 [%rd2+12], {%rs1, %rs2, %rs3, %rs4};
st.local.u32 [%rd2+8], %r186;
st.local.u64 [%rd2], %rd471;
@%p34 bra BB101_55;

ld.local.u64 %rd48, [%rd2];
or.b64 %rd476, %rd48, %rd418;
and.b64 %rd477, %rd476, -4294967296;
setp.eq.s64	%p42, %rd477, 0;
@%p42 bra BB101_50;

div.s64 %rd761, %rd48, %rd418;
bra.uni BB101_51;

BB101_50:
cvt.u32.u64	%r187, %rd418;
cvt.u32.u64	%r188, %rd48;
div.u32 %r189, %r188, %r187;
cvt.u64.u32	%rd761, %r189;

BB101_51:
or.b64 %rd478, %rd982, %rd418;
and.b64 %rd479, %rd478, -4294967296;
setp.eq.s64	%p43, %rd479, 0;
@%p43 bra BB101_53;

div.s64 %rd762, %rd982, %rd418;
bra.uni BB101_54;

BB101_53:
cvt.u32.u64	%r190, %rd418;
cvt.u32.u64	%r191, %rd982;
div.u32 %r192, %r191, %r190;
cvt.u64.u32	%rd762, %r192;

BB101_54:
setp.lt.s64	%p44, %rd761, %rd762;
selp.b64	%rd480, %rd982, %rd48, %p44;
add.s64 %rd481, %rd3, 16;
selp.b64	%rd484, %rd481, %rd2, %p44;
st.local.u64 [%rd2], %rd480;
ld.local.u32 %r193, [%rd484+8];
st.local.u32 [%rd2+8], %r193;

BB101_55:
mov.u32 %r194, %tid.x;
mad.lo.s32 %r195, %r194, 7, 7;
setp.gt.u32	%p45, %r195, %r1;
mad.lo.s32 %r196, %r194, -7, %r1;
selp.b32	%r197, %r196, 7, %p45;
setp.lt.u32	%p46, %r197, 3;
@%p46 bra BB101_63;

ld.local.u64 %rd55, [%rd2];
or.b64 %rd487, %rd55, %rd418;
and.b64 %rd488, %rd487, -4294967296;
setp.eq.s64	%p47, %rd488, 0;
@%p47 bra BB101_58;

div.s64 %rd763, %rd55, %rd418;
bra.uni BB101_59;

BB101_58:
cvt.u32.u64	%r198, %rd418;
cvt.u32.u64	%r199, %rd55;
div.u32 %r200, %r199, %r198;
cvt.u64.u32	%rd763, %r200;

BB101_59:
or.b64 %rd489, %rd984, %rd418;
and.b64 %rd490, %rd489, -4294967296;
setp.eq.s64	%p48, %rd490, 0;
@%p48 bra BB101_61;

div.s64 %rd764, %rd984, %rd418;
bra.uni BB101_62;

BB101_61:
cvt.u32.u64	%r201, %rd418;
cvt.u32.u64	%r202, %rd984;
div.u32 %r203, %r202, %r201;
cvt.u64.u32	%rd764, %r203;

BB101_62:
setp.lt.s64	%p49, %rd763, %rd764;
selp.b64	%rd491, %rd984, %rd55, %p49;
add.s64 %rd492, %rd3, 32;
selp.b64	%rd495, %rd492, %rd2, %p49;
st.local.u64 [%rd2], %rd491;
ld.local.u32 %r204, [%rd495+8];
st.local.u32 [%rd2+8], %r204;

BB101_63:
setp.lt.u32	%p51, %r197, 4;
@%p51 bra BB101_71;

ld.local.u64 %rd62, [%rd2];
or.b64 %rd498, %rd62, %rd418;
and.b64 %rd499, %rd498, -4294967296;
setp.eq.s64	%p52, %rd499, 0;
@%p52 bra BB101_66;

div.s64 %rd765, %rd62, %rd418;
bra.uni BB101_67;

BB101_66:
cvt.u32.u64	%r209, %rd418;
cvt.u32.u64	%r210, %rd62;
div.u32 %r211, %r210, %r209;
cvt.u64.u32	%rd765, %r211;

BB101_67:
or.b64 %rd500, %rd983, %rd418;
and.b64 %rd501, %rd500, -4294967296;
setp.eq.s64	%p53, %rd501, 0;
@%p53 bra BB101_69;

div.s64 %rd766, %rd983, %rd418;
bra.uni BB101_70;

BB101_69:
cvt.u32.u64	%r212, %rd418;
cvt.u32.u64	%r213, %rd983;
div.u32 %r214, %r213, %r212;
cvt.u64.u32	%rd766, %r214;

BB101_70:
setp.lt.s64	%p54, %rd765, %rd766;
selp.b64	%rd502, %rd983, %rd62, %p54;
add.s64 %rd503, %rd3, 48;
selp.b64	%rd506, %rd503, %rd2, %p54;
st.local.u64 [%rd2], %rd502;
ld.local.u32 %r215, [%rd506+8];
st.local.u32 [%rd2+8], %r215;

BB101_71:
setp.lt.u32	%p56, %r197, 5;
@%p56 bra BB101_79;

ld.local.u64 %rd69, [%rd2];
or.b64 %rd509, %rd69, %rd418;
and.b64 %rd510, %rd509, -4294967296;
setp.eq.s64	%p57, %rd510, 0;
@%p57 bra BB101_74;

div.s64 %rd767, %rd69, %rd418;
bra.uni BB101_75;

BB101_74:
cvt.u32.u64	%r220, %rd418;
cvt.u32.u64	%r221, %rd69;
div.u32 %r222, %r221, %r220;
cvt.u64.u32	%rd767, %r222;

BB101_75:
or.b64 %rd511, %rd986, %rd418;
and.b64 %rd512, %rd511, -4294967296;
setp.eq.s64	%p58, %rd512, 0;
@%p58 bra BB101_77;

div.s64 %rd768, %rd986, %rd418;
bra.uni BB101_78;

BB101_77:
cvt.u32.u64	%r223, %rd418;
cvt.u32.u64	%r224, %rd986;
div.u32 %r225, %r224, %r223;
cvt.u64.u32	%rd768, %r225;

BB101_78:
setp.lt.s64	%p59, %rd767, %rd768;
selp.b64	%rd513, %rd986, %rd69, %p59;
add.s64 %rd514, %rd3, 64;
selp.b64	%rd517, %rd514, %rd2, %p59;
st.local.u64 [%rd2], %rd513;
ld.local.u32 %r226, [%rd517+8];
st.local.u32 [%rd2+8], %r226;

BB101_79:
setp.lt.u32	%p61, %r197, 6;
@%p61 bra BB101_87;

ld.local.u64 %rd76, [%rd2];
or.b64 %rd520, %rd76, %rd418;
and.b64 %rd521, %rd520, -4294967296;
setp.eq.s64	%p62, %rd521, 0;
@%p62 bra BB101_82;

div.s64 %rd769, %rd76, %rd418;
bra.uni BB101_83;

BB101_82:
cvt.u32.u64	%r231, %rd418;
cvt.u32.u64	%r232, %rd76;
div.u32 %r233, %r232, %r231;
cvt.u64.u32	%rd769, %r233;

BB101_83:
or.b64 %rd522, %rd985, %rd418;
and.b64 %rd523, %rd522, -4294967296;
setp.eq.s64	%p63, %rd523, 0;
@%p63 bra BB101_85;

div.s64 %rd770, %rd985, %rd418;
bra.uni BB101_86;

BB101_85:
cvt.u32.u64	%r234, %rd418;
cvt.u32.u64	%r235, %rd985;
div.u32 %r236, %r235, %r234;
cvt.u64.u32	%rd770, %r236;

BB101_86:
setp.lt.s64	%p64, %rd769, %rd770;
selp.b64	%rd524, %rd985, %rd76, %p64;
add.s64 %rd525, %rd3, 80;
selp.b64	%rd528, %rd525, %rd2, %p64;
st.local.u64 [%rd2], %rd524;
ld.local.u32 %r237, [%rd528+8];
st.local.u32 [%rd2+8], %r237;

BB101_87:
setp.lt.u32	%p66, %r197, 7;
@%p66 bra BB101_95;

ld.local.u64 %rd83, [%rd2];
or.b64 %rd531, %rd83, %rd418;
and.b64 %rd532, %rd531, -4294967296;
setp.eq.s64	%p67, %rd532, 0;
@%p67 bra BB101_90;

div.s64 %rd771, %rd83, %rd418;
bra.uni BB101_91;

BB101_90:
cvt.u32.u64	%r242, %rd418;
cvt.u32.u64	%r243, %rd83;
div.u32 %r244, %r243, %r242;
cvt.u64.u32	%rd771, %r244;

BB101_91:
or.b64 %rd533, %rd987, %rd418;
and.b64 %rd534, %rd533, -4294967296;
setp.eq.s64	%p68, %rd534, 0;
@%p68 bra BB101_93;

div.s64 %rd772, %rd987, %rd418;
bra.uni BB101_94;

BB101_93:
cvt.u32.u64	%r245, %rd418;
cvt.u32.u64	%r246, %rd987;
div.u32 %r247, %r246, %r245;
cvt.u64.u32	%rd772, %r247;

BB101_94:
setp.lt.s64	%p69, %rd771, %rd772;
selp.b64	%rd535, %rd987, %rd83, %p69;
add.s64 %rd536, %rd3, 96;
selp.b64	%rd539, %rd536, %rd2, %p69;
st.local.u64 [%rd2], %rd535;
ld.local.u32 %r248, [%rd539+8];
st.local.u32 [%rd2+8], %r248;

BB101_95:
setp.ne.s32	%p71, %r197, 0;
mov.u32 %r746, %r735;
@%p71 bra BB101_97;

ld.local.u64 %rd542, [%rd2];
st.local.u64 [%rd3], %rd542;
ld.local.u32 %r746, [%rd2+8];
st.local.u32 [%rd3+8], %r746;

BB101_97:
mov.u32 %r735, %r746;
setp.gt.u32	%p73, %r197, 1;
mov.u64 %rd992, %rd982;
mov.u32 %r745, %r736;
@%p73 bra BB101_99;

ld.local.u64 %rd992, [%rd2];
st.local.u64 [%rd3+16], %rd992;
ld.local.u32 %r745, [%rd2+8];
st.local.u32 [%rd3+24], %r745;

BB101_99:
mov.u32 %r736, %r745;
mov.u64 %rd982, %rd992;
setp.gt.u32	%p75, %r197, 2;
mov.u64 %rd991, %rd984;
mov.u32 %r744, %r737;
@%p75 bra BB101_101;

ld.local.u64 %rd991, [%rd2];
st.local.u64 [%rd3+32], %rd991;
ld.local.u32 %r744, [%rd2+8];
st.local.u32 [%rd3+40], %r744;

BB101_101:
mov.u32 %r737, %r744;
mov.u64 %rd984, %rd991;
setp.gt.u32	%p77, %r197, 3;
mov.u64 %rd990, %rd983;
mov.u32 %r743, %r738;
@%p77 bra BB101_103;

ld.local.u64 %rd990, [%rd2];
st.local.u64 [%rd3+48], %rd990;
ld.local.u32 %r743, [%rd2+8];
st.local.u32 [%rd3+56], %r743;

BB101_103:
mov.u32 %r738, %r743;
mov.u64 %rd983, %rd990;
setp.gt.u32	%p79, %r197, 4;
mov.u64 %rd989, %rd986;
mov.u32 %r742, %r739;
@%p79 bra BB101_105;

ld.local.u64 %rd989, [%rd2];
st.local.u64 [%rd3+64], %rd989;
ld.local.u32 %r742, [%rd2+8];
st.local.u32 [%rd3+72], %r742;

BB101_105:
mov.u32 %r739, %r742;
mov.u64 %rd986, %rd989;
setp.gt.u32	%p81, %r197, 5;
mov.u64 %rd988, %rd985;
mov.u32 %r741, %r740;
@%p81 bra BB101_107;

ld.local.u64 %rd988, [%rd2];
st.local.u64 [%rd3+80], %rd988;
ld.local.u32 %r741, [%rd2+8];
st.local.u32 [%rd3+88], %r741;

BB101_107:
mov.u32 %r740, %r741;
mov.u64 %rd985, %rd988;
setp.gt.u32	%p83, %r197, 6;
@%p83 bra BB101_109;

ld.local.u64 %rd987, [%rd2];
st.local.u64 [%rd3+96], %rd987;
ld.local.u32 %r753, [%rd2+8];
st.local.u32 [%rd3+104], %r753;

BB101_109:
mov.u32 %r688, %r735;
mov.u32 %r689, %r736;
mov.u32 %r690, %r737;
mov.u32 %r691, %r738;
mov.u32 %r692, %r739;
mov.u32 %r693, %r740;
mov.u32 %r694, %r753;
mov.u64 %rd937, %rd982;
mov.u64 %rd939, %rd983;
mov.u64 %rd938, %rd984;
mov.u64 %rd941, %rd985;
mov.u64 %rd940, %rd986;
mov.u64 %rd942, %rd987;
mul.lo.s32 %r521, %r758, 7;
setp.ge.u32	%p84, %r521, %r1;
@%p84 bra BB101_278;

or.b64 %rd555, %rd937, %rd418;
and.b64 %rd556, %rd555, -4294967296;
setp.eq.s64	%p85, %rd556, 0;
@%p85 bra BB101_112;

div.s64 %rd773, %rd937, %rd418;
bra.uni BB101_113;

BB101_112:
cvt.u32.u64	%r278, %rd418;
cvt.u32.u64	%r279, %rd937;
div.u32 %r280, %r279, %r278;
cvt.u64.u32	%rd773, %r280;

BB101_113:
ld.local.u64 %rd110, [%rd3];
or.b64 %rd557, %rd110, %rd418;
and.b64 %rd558, %rd557, -4294967296;
setp.eq.s64	%p86, %rd558, 0;
@%p86 bra BB101_115;

div.s64 %rd774, %rd110, %rd418;
bra.uni BB101_116;

BB101_115:
cvt.u32.u64	%r281, %rd418;
cvt.u32.u64	%r282, %rd110;
div.u32 %r283, %r282, %r281;
cvt.u64.u32	%rd774, %r283;

BB101_116:
setp.ge.s64	%p87, %rd773, %rd774;
mov.u64 %rd980, %rd937;
mov.u64 %rd981, %rd110;
mov.u32 %r733, %r689;
mov.u32 %r734, %r688;
@%p87 bra BB101_118;

st.local.u64 [%rd3], %rd937;
st.local.u64 [%rd3+16], %rd110;
st.local.u32 [%rd3+8], %r689;
st.local.u32 [%rd3+24], %r688;
mov.u64 %rd859, %rd937;
mov.u64 %rd980, %rd110;
mov.u64 %rd981, %rd859;
mov.u32 %r734, %r689;
mov.u32 %r733, %r688;

BB101_118:
mov.u32 %r727, %r733;
mov.u32 %r722, %r734;
mov.u64 %rd974, %rd980;
mov.u64 %rd969, %rd981;
or.b64 %rd559, %rd939, %rd418;
and.b64 %rd560, %rd559, -4294967296;
setp.eq.s64	%p88, %rd560, 0;
@%p88 bra BB101_120;

div.s64 %rd775, %rd939, %rd418;
bra.uni BB101_121;

BB101_120:
cvt.u32.u64	%r284, %rd418;
cvt.u32.u64	%r285, %rd939;
div.u32 %r286, %r285, %r284;
cvt.u64.u32	%rd775, %r286;

BB101_121:
or.b64 %rd561, %rd938, %rd418;
and.b64 %rd562, %rd561, -4294967296;
setp.eq.s64	%p89, %rd562, 0;
@%p89 bra BB101_123;

div.s64 %rd776, %rd938, %rd418;
bra.uni BB101_124;

BB101_123:
cvt.u32.u64	%r287, %rd418;
cvt.u32.u64	%r288, %rd938;
div.u32 %r289, %r288, %r287;
cvt.u64.u32	%rd776, %r289;

BB101_124:
setp.ge.s64	%p90, %rd775, %rd776;
mov.u64 %rd978, %rd938;
mov.u64 %rd979, %rd939;
mov.u32 %r732, %r691;
mov.u32 %r731, %r690;
@%p90 bra BB101_126;

st.local.u64 [%rd3+32], %rd939;
st.local.u64 [%rd3+48], %rd938;
st.local.u32 [%rd3+40], %r691;
st.local.u32 [%rd3+56], %r690;
mov.u64 %rd979, %rd938;
mov.u64 %rd978, %rd939;
mov.u32 %r731, %r691;
mov.u32 %r732, %r690;

BB101_126:
mov.u32 %r69, %r731;
mov.u32 %r725, %r732;
mov.u64 %rd123, %rd978;
mov.u64 %rd972, %rd979;
or.b64 %rd563, %rd941, %rd418;
and.b64 %rd564, %rd563, -4294967296;
setp.eq.s64	%p91, %rd564, 0;
@%p91 bra BB101_128;

div.s64 %rd777, %rd941, %rd418;
bra.uni BB101_129;

BB101_128:
cvt.u32.u64	%r290, %rd418;
cvt.u32.u64	%r291, %rd941;
div.u32 %r292, %r291, %r290;
cvt.u64.u32	%rd777, %r292;

BB101_129:
or.b64 %rd565, %rd940, %rd418;
and.b64 %rd566, %rd565, -4294967296;
setp.eq.s64	%p92, %rd566, 0;
@%p92 bra BB101_131;

div.s64 %rd778, %rd940, %rd418;
bra.uni BB101_132;

BB101_131:
cvt.u32.u64	%r293, %rd418;
cvt.u32.u64	%r294, %rd940;
div.u32 %r295, %r294, %r293;
cvt.u64.u32	%rd778, %r295;

BB101_132:
setp.ge.s64	%p93, %rd777, %rd778;
mov.u64 %rd976, %rd940;
mov.u64 %rd977, %rd941;
mov.u32 %r730, %r693;
mov.u32 %r729, %r692;
@%p93 bra BB101_134;

st.local.u64 [%rd3+64], %rd941;
st.local.u64 [%rd3+80], %rd940;
st.local.u32 [%rd3+72], %r693;
st.local.u32 [%rd3+88], %r692;
mov.u64 %rd977, %rd940;
mov.u64 %rd976, %rd941;
mov.u32 %r729, %r693;
mov.u32 %r730, %r692;

BB101_134:
mov.u32 %r71, %r729;
mov.u32 %r70, %r730;
mov.u64 %rd131, %rd976;
mov.u64 %rd130, %rd977;
or.b64 %rd567, %rd123, %rd418;
and.b64 %rd568, %rd567, -4294967296;
setp.eq.s64	%p94, %rd568, 0;
@%p94 bra BB101_136;

div.s64 %rd779, %rd123, %rd418;
bra.uni BB101_137;

BB101_136:
cvt.u32.u64	%r296, %rd418;
cvt.u32.u64	%r297, %rd123;
div.u32 %r298, %r297, %r296;
cvt.u64.u32	%rd779, %r298;

BB101_137:
or.b64 %rd569, %rd974, %rd418;
and.b64 %rd570, %rd569, -4294967296;
setp.eq.s64	%p95, %rd570, 0;
@%p95 bra BB101_139;

div.s64 %rd780, %rd974, %rd418;
bra.uni BB101_140;

BB101_139:
cvt.u32.u64	%r299, %rd418;
cvt.u32.u64	%r300, %rd974;
div.u32 %r301, %r300, %r299;
cvt.u64.u32	%rd780, %r301;

BB101_140:
setp.ge.s64	%p96, %rd779, %rd780;
mov.u64 %rd975, %rd123;
mov.u32 %r728, %r69;
@%p96 bra BB101_142;

st.local.u64 [%rd3+16], %rd123;
st.local.u64 [%rd3+32], %rd974;
st.local.u32 [%rd3+24], %r69;
st.local.u32 [%rd3+40], %r727;
mov.u64 %rd864, %rd974;
mov.u64 %rd974, %rd123;
mov.u64 %rd975, %rd864;
mov.u32 %r611, %r727;
mov.u32 %r727, %r69;
mov.u32 %r728, %r611;

BB101_142:
mov.u32 %r73, %r727;
mov.u32 %r719, %r728;
mov.u64 %rd139, %rd974;
mov.u64 %rd966, %rd975;
or.b64 %rd571, %rd131, %rd418;
and.b64 %rd572, %rd571, -4294967296;
setp.eq.s64	%p97, %rd572, 0;
@%p97 bra BB101_144;

div.s64 %rd781, %rd131, %rd418;
bra.uni BB101_145;

BB101_144:
cvt.u32.u64	%r302, %rd418;
cvt.u32.u64	%r303, %rd131;
div.u32 %r304, %r303, %r302;
cvt.u64.u32	%rd781, %r304;

BB101_145:
or.b64 %rd573, %rd972, %rd418;
and.b64 %rd574, %rd573, -4294967296;
setp.eq.s64	%p98, %rd574, 0;
@%p98 bra BB101_147;

div.s64 %rd782, %rd972, %rd418;
bra.uni BB101_148;

BB101_147:
cvt.u32.u64	%r305, %rd418;
cvt.u32.u64	%r306, %rd972;
div.u32 %r307, %r306, %r305;
cvt.u64.u32	%rd782, %r307;

BB101_148:
setp.ge.s64	%p99, %rd781, %rd782;
mov.u64 %rd973, %rd131;
mov.u32 %r726, %r71;
@%p99 bra BB101_150;

st.local.u64 [%rd3+48], %rd131;
st.local.u64 [%rd3+64], %rd972;
st.local.u32 [%rd3+56], %r71;
st.local.u32 [%rd3+72], %r725;
mov.u64 %rd866, %rd972;
mov.u64 %rd972, %rd131;
mov.u64 %rd973, %rd866;
mov.u32 %r613, %r725;
mov.u32 %r725, %r71;
mov.u32 %r726, %r613;

BB101_150:
mov.u32 %r75, %r725;
mov.u32 %r717, %r726;
mov.u64 %rd147, %rd972;
mov.u64 %rd964, %rd973;
or.b64 %rd575, %rd942, %rd418;
and.b64 %rd576, %rd575, -4294967296;
setp.eq.s64	%p100, %rd576, 0;
@%p100 bra BB101_152;

div.s64 %rd783, %rd942, %rd418;
bra.uni BB101_153;

BB101_152:
cvt.u32.u64	%r308, %rd418;
cvt.u32.u64	%r309, %rd942;
div.u32 %r310, %r309, %r308;
cvt.u64.u32	%rd783, %r310;

BB101_153:
or.b64 %rd577, %rd130, %rd418;
and.b64 %rd578, %rd577, -4294967296;
setp.eq.s64	%p101, %rd578, 0;
@%p101 bra BB101_155;

div.s64 %rd784, %rd130, %rd418;
bra.uni BB101_156;

BB101_155:
cvt.u32.u64	%r311, %rd418;
cvt.u32.u64	%r312, %rd130;
div.u32 %r313, %r312, %r311;
cvt.u64.u32	%rd784, %r313;

BB101_156:
setp.ge.s64	%p102, %rd783, %rd784;
mov.u64 %rd971, %rd942;
mov.u64 %rd970, %rd130;
mov.u32 %r724, %r694;
mov.u32 %r723, %r70;
@%p102 bra BB101_158;

st.local.u64 [%rd3+80], %rd942;
st.local.u64 [%rd3+96], %rd130;
st.local.u32 [%rd3+88], %r694;
st.local.u32 [%rd3+104], %r70;
mov.u64 %rd844, %rd942;
mov.u64 %rd971, %rd130;
mov.u64 %rd970, %rd844;
mov.u32 %r589, %r694;
mov.u32 %r724, %r70;
mov.u32 %r723, %r589;

BB101_158:
mov.u32 %r77, %r723;
mov.u32 %r712, %r724;
mov.u64 %rd155, %rd970;
mov.u64 %rd959, %rd971;
or.b64 %rd579, %rd139, %rd418;
and.b64 %rd580, %rd579, -4294967296;
setp.eq.s64	%p103, %rd580, 0;
@%p103 bra BB101_160;

div.s64 %rd785, %rd139, %rd418;
bra.uni BB101_161;

BB101_160:
cvt.u32.u64	%r314, %rd418;
cvt.u32.u64	%r315, %rd139;
div.u32 %r316, %r315, %r314;
cvt.u64.u32	%rd785, %r316;

BB101_161:
or.b64 %rd581, %rd969, %rd418;
and.b64 %rd582, %rd581, -4294967296;
setp.eq.s64	%p104, %rd582, 0;
@%p104 bra BB101_163;

div.s64 %rd786, %rd969, %rd418;
bra.uni BB101_164;

BB101_163:
cvt.u32.u64	%r317, %rd418;
cvt.u32.u64	%r318, %rd969;
div.u32 %r319, %r318, %r317;
cvt.u64.u32	%rd786, %r319;

BB101_164:
setp.ge.s64	%p105, %rd785, %rd786;
mov.u64 %rd968, %rd139;
mov.u32 %r721, %r73;
@%p105 bra BB101_166;

st.local.u64 [%rd3], %rd139;
st.local.u64 [%rd3+16], %rd969;
st.local.u32 [%rd3+8], %r73;
st.local.u32 [%rd3+24], %r722;
mov.u64 %rd862, %rd969;
mov.u64 %rd969, %rd139;
mov.u64 %rd968, %rd862;
mov.u32 %r609, %r722;
mov.u32 %r722, %r73;
mov.u32 %r721, %r609;

BB101_166:
mov.u32 %r715, %r721;
mov.u32 %r710, %r722;
mov.u64 %rd962, %rd968;
mov.u64 %rd957, %rd969;
or.b64 %rd583, %rd147, %rd418;
and.b64 %rd584, %rd583, -4294967296;
setp.eq.s64	%p106, %rd584, 0;
@%p106 bra BB101_168;

div.s64 %rd787, %rd147, %rd418;
bra.uni BB101_169;

BB101_168:
cvt.u32.u64	%r320, %rd418;
cvt.u32.u64	%r321, %rd147;
div.u32 %r322, %r321, %r320;
cvt.u64.u32	%rd787, %r322;

BB101_169:
or.b64 %rd585, %rd966, %rd418;
and.b64 %rd586, %rd585, -4294967296;
setp.eq.s64	%p107, %rd586, 0;
@%p107 bra BB101_171;

div.s64 %rd788, %rd966, %rd418;
bra.uni BB101_172;

BB101_171:
cvt.u32.u64	%r323, %rd418;
cvt.u32.u64	%r324, %rd966;
div.u32 %r325, %r324, %r323;
cvt.u64.u32	%rd788, %r325;

BB101_172:
setp.ge.s64	%p108, %rd787, %rd788;
mov.u64 %rd967, %rd147;
mov.u32 %r720, %r75;
@%p108 bra BB101_174;

st.local.u64 [%rd3+32], %rd147;
st.local.u64 [%rd3+48], %rd966;
st.local.u32 [%rd3+40], %r75;
st.local.u32 [%rd3+56], %r719;
mov.u64 %rd874, %rd966;
mov.u64 %rd966, %rd147;
mov.u64 %rd967, %rd874;
mov.u32 %r621, %r719;
mov.u32 %r719, %r75;
mov.u32 %r720, %r621;

BB101_174:
mov.u32 %r81, %r719;
mov.u32 %r713, %r720;
mov.u64 %rd171, %rd966;
mov.u64 %rd960, %rd967;
or.b64 %rd587, %rd155, %rd418;
and.b64 %rd588, %rd587, -4294967296;
setp.eq.s64	%p109, %rd588, 0;
@%p109 bra BB101_176;

div.s64 %rd789, %rd155, %rd418;
bra.uni BB101_177;

BB101_176:
cvt.u32.u64	%r326, %rd418;
cvt.u32.u64	%r327, %rd155;
div.u32 %r328, %r327, %r326;
cvt.u64.u32	%rd789, %r328;

BB101_177:
or.b64 %rd589, %rd964, %rd418;
and.b64 %rd590, %rd589, -4294967296;
setp.eq.s64	%p110, %rd590, 0;
@%p110 bra BB101_179;

div.s64 %rd790, %rd964, %rd418;
bra.uni BB101_180;

BB101_179:
cvt.u32.u64	%r329, %rd418;
cvt.u32.u64	%r330, %rd964;
div.u32 %r331, %r330, %r329;
cvt.u64.u32	%rd790, %r331;

BB101_180:
setp.ge.s64	%p111, %rd789, %rd790;
mov.u64 %rd965, %rd155;
mov.u32 %r718, %r77;
@%p111 bra BB101_182;

st.local.u64 [%rd3+64], %rd155;
st.local.u64 [%rd3+80], %rd964;
st.local.u32 [%rd3+72], %r77;
st.local.u32 [%rd3+88], %r717;
mov.u64 %rd878, %rd964;
mov.u64 %rd964, %rd155;
mov.u64 %rd965, %rd878;
mov.u32 %r625, %r717;
mov.u32 %r717, %r77;
mov.u32 %r718, %r625;

BB101_182:
mov.u32 %r83, %r717;
mov.u32 %r82, %r718;
mov.u64 %rd179, %rd964;
mov.u64 %rd178, %rd965;
or.b64 %rd591, %rd171, %rd418;
and.b64 %rd592, %rd591, -4294967296;
setp.eq.s64	%p112, %rd592, 0;
@%p112 bra BB101_184;

div.s64 %rd791, %rd171, %rd418;
bra.uni BB101_185;

BB101_184:
cvt.u32.u64	%r332, %rd418;
cvt.u32.u64	%r333, %rd171;
div.u32 %r334, %r333, %r332;
cvt.u64.u32	%rd791, %r334;

BB101_185:
or.b64 %rd593, %rd962, %rd418;
and.b64 %rd594, %rd593, -4294967296;
setp.eq.s64	%p113, %rd594, 0;
@%p113 bra BB101_187;

div.s64 %rd792, %rd962, %rd418;
bra.uni BB101_188;

BB101_187:
cvt.u32.u64	%r335, %rd418;
cvt.u32.u64	%r336, %rd962;
div.u32 %r337, %r336, %r335;
cvt.u64.u32	%rd792, %r337;

BB101_188:
setp.ge.s64	%p114, %rd791, %rd792;
mov.u64 %rd963, %rd171;
mov.u32 %r716, %r81;
@%p114 bra BB101_190;

st.local.u64 [%rd3+16], %rd171;
st.local.u64 [%rd3+32], %rd962;
st.local.u32 [%rd3+24], %r81;
st.local.u32 [%rd3+40], %r715;
mov.u64 %rd888, %rd962;
mov.u64 %rd962, %rd171;
mov.u64 %rd963, %rd888;
mov.u32 %r635, %r715;
mov.u32 %r715, %r81;
mov.u32 %r716, %r635;

BB101_190:
mov.u32 %r85, %r715;
mov.u32 %r707, %r716;
mov.u64 %rd187, %rd962;
mov.u64 %rd954, %rd963;
or.b64 %rd595, %rd179, %rd418;
and.b64 %rd596, %rd595, -4294967296;
setp.eq.s64	%p115, %rd596, 0;
@%p115 bra BB101_192;

div.s64 %rd793, %rd179, %rd418;
bra.uni BB101_193;

BB101_192:
cvt.u32.u64	%r338, %rd418;
cvt.u32.u64	%r339, %rd179;
div.u32 %r340, %r339, %r338;
cvt.u64.u32	%rd793, %r340;

BB101_193:
or.b64 %rd597, %rd960, %rd418;
and.b64 %rd598, %rd597, -4294967296;
setp.eq.s64	%p116, %rd598, 0;
@%p116 bra BB101_195;

div.s64 %rd794, %rd960, %rd418;
bra.uni BB101_196;

BB101_195:
cvt.u32.u64	%r341, %rd418;
cvt.u32.u64	%r342, %rd960;
div.u32 %r343, %r342, %r341;
cvt.u64.u32	%rd794, %r343;

BB101_196:
setp.ge.s64	%p117, %rd793, %rd794;
mov.u64 %rd961, %rd179;
mov.u32 %r714, %r83;
@%p117 bra BB101_198;

st.local.u64 [%rd3+48], %rd179;
st.local.u64 [%rd3+64], %rd960;
st.local.u32 [%rd3+56], %r83;
st.local.u32 [%rd3+72], %r713;
mov.u64 %rd890, %rd960;
mov.u64 %rd960, %rd179;
mov.u64 %rd961, %rd890;
mov.u32 %r637, %r713;
mov.u32 %r713, %r83;
mov.u32 %r714, %r637;

BB101_198:
mov.u32 %r87, %r713;
mov.u32 %r705, %r714;
mov.u64 %rd195, %rd960;
mov.u64 %rd952, %rd961;
or.b64 %rd599, %rd959, %rd418;
and.b64 %rd600, %rd599, -4294967296;
setp.eq.s64	%p118, %rd600, 0;
@%p118 bra BB101_200;

div.s64 %rd795, %rd959, %rd418;
bra.uni BB101_201;

BB101_200:
cvt.u32.u64	%r344, %rd418;
cvt.u32.u64	%r345, %rd959;
div.u32 %r346, %r345, %r344;
cvt.u64.u32	%rd795, %r346;

BB101_201:
or.b64 %rd601, %rd178, %rd418;
and.b64 %rd602, %rd601, -4294967296;
setp.eq.s64	%p119, %rd602, 0;
@%p119 bra BB101_203;

div.s64 %rd796, %rd178, %rd418;
bra.uni BB101_204;

BB101_203:
cvt.u32.u64	%r347, %rd418;
cvt.u32.u64	%r348, %rd178;
div.u32 %r349, %r348, %r347;
cvt.u64.u32	%rd796, %r349;

BB101_204:
setp.ge.s64	%p120, %rd795, %rd796;
mov.u64 %rd958, %rd178;
mov.u32 %r711, %r82;
@%p120 bra BB101_206;

st.local.u64 [%rd3+80], %rd959;
st.local.u64 [%rd3+96], %rd178;
st.local.u32 [%rd3+88], %r712;
st.local.u32 [%rd3+104], %r82;
mov.u64 %rd882, %rd959;
mov.u64 %rd959, %rd178;
mov.u64 %rd958, %rd882;
mov.u32 %r629, %r712;
mov.u32 %r712, %r82;
mov.u32 %r711, %r629;

BB101_206:
mov.u32 %r89, %r711;
mov.u32 %r700, %r712;
mov.u64 %rd203, %rd958;
mov.u64 %rd947, %rd959;
or.b64 %rd603, %rd187, %rd418;
and.b64 %rd604, %rd603, -4294967296;
setp.eq.s64	%p121, %rd604, 0;
@%p121 bra BB101_208;

div.s64 %rd797, %rd187, %rd418;
bra.uni BB101_209;

BB101_208:
cvt.u32.u64	%r350, %rd418;
cvt.u32.u64	%r351, %rd187;
div.u32 %r352, %r351, %r350;
cvt.u64.u32	%rd797, %r352;

BB101_209:
or.b64 %rd605, %rd957, %rd418;
and.b64 %rd606, %rd605, -4294967296;
setp.eq.s64	%p122, %rd606, 0;
@%p122 bra BB101_211;

div.s64 %rd798, %rd957, %rd418;
bra.uni BB101_212;

BB101_211:
cvt.u32.u64	%r353, %rd418;
cvt.u32.u64	%r354, %rd957;
div.u32 %r355, %r354, %r353;
cvt.u64.u32	%rd798, %r355;

BB101_212:
setp.ge.s64	%p123, %rd797, %rd798;
mov.u64 %rd956, %rd187;
mov.u32 %r709, %r85;
@%p123 bra BB101_214;

st.local.u64 [%rd3], %rd187;
st.local.u64 [%rd3+16], %rd957;
st.local.u32 [%rd3+8], %r85;
st.local.u32 [%rd3+24], %r710;
mov.u64 %rd886, %rd957;
mov.u64 %rd957, %rd187;
mov.u64 %rd956, %rd886;
mov.u32 %r633, %r710;
mov.u32 %r710, %r85;
mov.u32 %r709, %r633;

BB101_214:
mov.u32 %r703, %r709;
mov.u32 %r697, %r710;
mov.u64 %rd950, %rd956;
mov.u64 %rd210, %rd957;
or.b64 %rd607, %rd195, %rd418;
and.b64 %rd608, %rd607, -4294967296;
setp.eq.s64	%p124, %rd608, 0;
@%p124 bra BB101_216;

div.s64 %rd799, %rd195, %rd418;
bra.uni BB101_217;

BB101_216:
cvt.u32.u64	%r356, %rd418;
cvt.u32.u64	%r357, %rd195;
div.u32 %r358, %r357, %r356;
cvt.u64.u32	%rd799, %r358;

BB101_217:
or.b64 %rd609, %rd954, %rd418;
and.b64 %rd610, %rd609, -4294967296;
setp.eq.s64	%p125, %rd610, 0;
@%p125 bra BB101_219;

div.s64 %rd800, %rd954, %rd418;
bra.uni BB101_220;

BB101_219:
cvt.u32.u64	%r359, %rd418;
cvt.u32.u64	%r360, %rd954;
div.u32 %r361, %r360, %r359;
cvt.u64.u32	%rd800, %r361;

BB101_220:
setp.ge.s64	%p126, %rd799, %rd800;
mov.u64 %rd955, %rd195;
mov.u32 %r708, %r87;
@%p126 bra BB101_222;

st.local.u64 [%rd3+32], %rd195;
st.local.u64 [%rd3+48], %rd954;
st.local.u32 [%rd3+40], %r87;
st.local.u32 [%rd3+56], %r707;
mov.u64 %rd898, %rd954;
mov.u64 %rd954, %rd195;
mov.u64 %rd955, %rd898;
mov.u32 %r645, %r707;
mov.u32 %r707, %r87;
mov.u32 %r708, %r645;

BB101_222:
mov.u32 %r93, %r707;
mov.u32 %r701, %r708;
mov.u64 %rd219, %rd954;
mov.u64 %rd948, %rd955;
or.b64 %rd611, %rd203, %rd418;
and.b64 %rd612, %rd611, -4294967296;
setp.eq.s64	%p127, %rd612, 0;
@%p127 bra BB101_224;

div.s64 %rd801, %rd203, %rd418;
bra.uni BB101_225;

BB101_224:
cvt.u32.u64	%r362, %rd418;
cvt.u32.u64	%r363, %rd203;
div.u32 %r364, %r363, %r362;
cvt.u64.u32	%rd801, %r364;

BB101_225:
or.b64 %rd613, %rd952, %rd418;
and.b64 %rd614, %rd613, -4294967296;
setp.eq.s64	%p128, %rd614, 0;
@%p128 bra BB101_227;

div.s64 %rd802, %rd952, %rd418;
bra.uni BB101_228;

BB101_227:
cvt.u32.u64	%r365, %rd418;
cvt.u32.u64	%r366, %rd952;
div.u32 %r367, %r366, %r365;
cvt.u64.u32	%rd802, %r367;

BB101_228:
setp.ge.s64	%p129, %rd801, %rd802;
mov.u64 %rd953, %rd203;
mov.u32 %r706, %r89;
@%p129 bra BB101_230;

st.local.u64 [%rd3+64], %rd203;
st.local.u64 [%rd3+80], %rd952;
st.local.u32 [%rd3+72], %r89;
st.local.u32 [%rd3+88], %r705;
mov.u64 %rd902, %rd952;
mov.u64 %rd952, %rd203;
mov.u64 %rd953, %rd902;
mov.u32 %r649, %r705;
mov.u32 %r705, %r89;
mov.u32 %r706, %r649;

BB101_230:
mov.u32 %r95, %r705;
mov.u32 %r94, %r706;
mov.u64 %rd227, %rd952;
mov.u64 %rd226, %rd953;
or.b64 %rd615, %rd219, %rd418;
and.b64 %rd616, %rd615, -4294967296;
setp.eq.s64	%p130, %rd616, 0;
@%p130 bra BB101_232;

div.s64 %rd803, %rd219, %rd418;
bra.uni BB101_233;

BB101_232:
cvt.u32.u64	%r368, %rd418;
cvt.u32.u64	%r369, %rd219;
div.u32 %r370, %r369, %r368;
cvt.u64.u32	%rd803, %r370;

BB101_233:
or.b64 %rd617, %rd950, %rd418;
and.b64 %rd618, %rd617, -4294967296;
setp.eq.s64	%p131, %rd618, 0;
@%p131 bra BB101_235;

div.s64 %rd804, %rd950, %rd418;
bra.uni BB101_236;

BB101_235:
cvt.u32.u64	%r371, %rd418;
cvt.u32.u64	%r372, %rd950;
div.u32 %r373, %r372, %r371;
cvt.u64.u32	%rd804, %r373;

BB101_236:
setp.ge.s64	%p132, %rd803, %rd804;
mov.u64 %rd951, %rd219;
mov.u32 %r704, %r93;
@%p132 bra BB101_238;

st.local.u64 [%rd3+16], %rd219;
st.local.u64 [%rd3+32], %rd950;
st.local.u32 [%rd3+24], %r93;
st.local.u32 [%rd3+40], %r703;
mov.u64 %rd911, %rd950;
mov.u64 %rd950, %rd219;
mov.u64 %rd951, %rd911;
mov.u32 %r659, %r703;
mov.u32 %r703, %r93;
mov.u32 %r704, %r659;

BB101_238:
mov.u32 %r97, %r703;
mov.u32 %r695, %r704;
mov.u64 %rd235, %rd950;
mov.u64 %rd943, %rd951;
or.b64 %rd619, %rd227, %rd418;
and.b64 %rd620, %rd619, -4294967296;
setp.eq.s64	%p133, %rd620, 0;
@%p133 bra BB101_240;

div.s64 %rd805, %rd227, %rd418;
bra.uni BB101_241;

BB101_240:
cvt.u32.u64	%r374, %rd418;
cvt.u32.u64	%r375, %rd227;
div.u32 %r376, %r375, %r374;
cvt.u64.u32	%rd805, %r376;

BB101_241:
or.b64 %rd621, %rd948, %rd418;
and.b64 %rd622, %rd621, -4294967296;
setp.eq.s64	%p134, %rd622, 0;
@%p134 bra BB101_243;

div.s64 %rd806, %rd948, %rd418;
bra.uni BB101_244;

BB101_243:
cvt.u32.u64	%r377, %rd418;
cvt.u32.u64	%r378, %rd948;
div.u32 %r379, %r378, %r377;
cvt.u64.u32	%rd806, %r379;

BB101_244:
setp.ge.s64	%p135, %rd805, %rd806;
mov.u64 %rd949, %rd227;
mov.u32 %r702, %r95;
@%p135 bra BB101_246;

st.local.u64 [%rd3+48], %rd227;
st.local.u64 [%rd3+64], %rd948;
st.local.u32 [%rd3+56], %r95;
st.local.u32 [%rd3+72], %r701;
mov.u64 %rd913, %rd948;
mov.u64 %rd948, %rd227;
mov.u64 %rd949, %rd913;
mov.u32 %r661, %r701;
mov.u32 %r701, %r95;
mov.u32 %r702, %r661;

BB101_246:
mov.u32 %r99, %r701;
mov.u32 %r692, %r702;
mov.u64 %rd243, %rd948;
mov.u64 %rd940, %rd949;
or.b64 %rd623, %rd947, %rd418;
and.b64 %rd624, %rd623, -4294967296;
setp.eq.s64	%p136, %rd624, 0;
@%p136 bra BB101_248;

div.s64 %rd807, %rd947, %rd418;
bra.uni BB101_249;

BB101_248:
cvt.u32.u64	%r380, %rd418;
cvt.u32.u64	%r381, %rd947;
div.u32 %r382, %r381, %r380;
cvt.u64.u32	%rd807, %r382;

BB101_249:
or.b64 %rd625, %rd226, %rd418;
and.b64 %rd626, %rd625, -4294967296;
setp.eq.s64	%p137, %rd626, 0;
@%p137 bra BB101_251;

div.s64 %rd808, %rd226, %rd418;
bra.uni BB101_252;

BB101_251:
cvt.u32.u64	%r383, %rd418;
cvt.u32.u64	%r384, %rd226;
div.u32 %r385, %r384, %r383;
cvt.u64.u32	%rd808, %r385;

BB101_252:
setp.ge.s64	%p138, %rd807, %rd808;
mov.u64 %rd946, %rd226;
mov.u32 %r699, %r94;
@%p138 bra BB101_254;

st.local.u64 [%rd3+80], %rd947;
st.local.u64 [%rd3+96], %rd226;
st.local.u32 [%rd3+88], %r700;
st.local.u32 [%rd3+104], %r94;
mov.u64 %rd906, %rd947;
mov.u64 %rd947, %rd226;
mov.u64 %rd946, %rd906;
mov.u32 %r653, %r700;
mov.u32 %r700, %r94;
mov.u32 %r699, %r653;

BB101_254:
mov.u32 %r101, %r699;
mov.u32 %r694, %r700;
mov.u64 %rd251, %rd946;
mov.u64 %rd942, %rd947;
or.b64 %rd627, %rd235, %rd418;
and.b64 %rd628, %rd627, -4294967296;
setp.eq.s64	%p139, %rd628, 0;
@%p139 bra BB101_256;

div.s64 %rd809, %rd235, %rd418;
bra.uni BB101_257;

BB101_256:
cvt.u32.u64	%r386, %rd418;
cvt.u32.u64	%r387, %rd235;
div.u32 %r388, %r387, %r386;
cvt.u64.u32	%rd809, %r388;

BB101_257:
or.b64 %rd629, %rd210, %rd418;
and.b64 %rd630, %rd629, -4294967296;
setp.eq.s64	%p140, %rd630, 0;
@%p140 bra BB101_259;

div.s64 %rd810, %rd210, %rd418;
bra.uni BB101_260;

BB101_259:
cvt.u32.u64	%r389, %rd418;
cvt.u32.u64	%r390, %rd210;
div.u32 %r391, %r390, %r389;
cvt.u64.u32	%rd810, %r391;

BB101_260:
setp.ge.s64	%p141, %rd809, %rd810;
mov.u64 %rd945, %rd235;
mov.u32 %r698, %r97;
@%p141 bra BB101_262;

st.local.u64 [%rd3], %rd235;
st.local.u64 [%rd3+16], %rd210;
st.local.u32 [%rd3+8], %r97;
st.local.u32 [%rd3+24], %r697;
mov.u64 %rd945, %rd210;
mov.u32 %r657, %r697;
mov.u32 %r697, %r97;
mov.u32 %r698, %r657;

BB101_262:
mov.u32 %r688, %r697;
mov.u32 %r689, %r698;
mov.u64 %rd937, %rd945;
or.b64 %rd631, %rd243, %rd418;
and.b64 %rd632, %rd631, -4294967296;
setp.eq.s64	%p142, %rd632, 0;
@%p142 bra BB101_264;

div.s64 %rd811, %rd243, %rd418;
bra.uni BB101_265;

BB101_264:
cvt.u32.u64	%r392, %rd418;
cvt.u32.u64	%r393, %rd243;
div.u32 %r394, %r393, %r392;
cvt.u64.u32	%rd811, %r394;

BB101_265:
or.b64 %rd633, %rd943, %rd418;
and.b64 %rd634, %rd633, -4294967296;
setp.eq.s64	%p143, %rd634, 0;
@%p143 bra BB101_267;

div.s64 %rd812, %rd943, %rd418;
bra.uni BB101_268;

BB101_267:
cvt.u32.u64	%r395, %rd418;
cvt.u32.u64	%r396, %rd943;
div.u32 %r397, %r396, %r395;
cvt.u64.u32	%rd812, %r397;

BB101_268:
setp.ge.s64	%p144, %rd811, %rd812;
mov.u64 %rd944, %rd243;
mov.u32 %r696, %r99;
@%p144 bra BB101_270;

st.local.u64 [%rd3+32], %rd243;
st.local.u64 [%rd3+48], %rd943;
st.local.u32 [%rd3+40], %r99;
st.local.u32 [%rd3+56], %r695;
mov.u64 %rd921, %rd943;
mov.u64 %rd943, %rd243;
mov.u64 %rd944, %rd921;
mov.u32 %r669, %r695;
mov.u32 %r695, %r99;
mov.u32 %r696, %r669;

BB101_270:
mov.u32 %r690, %r695;
mov.u32 %r691, %r696;
mov.u64 %rd938, %rd943;
mov.u64 %rd939, %rd944;
or.b64 %rd635, %rd251, %rd418;
and.b64 %rd636, %rd635, -4294967296;
setp.eq.s64	%p145, %rd636, 0;
@%p145 bra BB101_272;

div.s64 %rd813, %rd251, %rd418;
bra.uni BB101_273;

BB101_272:
cvt.u32.u64	%r398, %rd418;
cvt.u32.u64	%r399, %rd251;
div.u32 %r400, %r399, %r398;
cvt.u64.u32	%rd813, %r400;

BB101_273:
or.b64 %rd637, %rd940, %rd418;
and.b64 %rd638, %rd637, -4294967296;
setp.eq.s64	%p146, %rd638, 0;
@%p146 bra BB101_275;

div.s64 %rd814, %rd940, %rd418;
bra.uni BB101_276;

BB101_275:
cvt.u32.u64	%r401, %rd418;
cvt.u32.u64	%r402, %rd940;
div.u32 %r403, %r402, %r401;
cvt.u64.u32	%rd814, %r403;

BB101_276:
setp.ge.s64	%p147, %rd813, %rd814;
mov.u64 %rd941, %rd251;
mov.u32 %r693, %r101;
@%p147 bra BB101_278;

st.local.u64 [%rd3+64], %rd251;
st.local.u64 [%rd3+80], %rd940;
st.local.u32 [%rd3+72], %r101;
st.local.u32 [%rd3+88], %r692;
mov.u64 %rd924, %rd940;
mov.u64 %rd940, %rd251;
mov.u64 %rd941, %rd924;
mov.u32 %r673, %r692;
mov.u32 %r692, %r101;
mov.u32 %r693, %r673;

BB101_278:
mad.lo.s32 %r522, %r758, -7, %r1;
mad.lo.s32 %r405, %r758, 7, 7;
setp.gt.u32	%p148, %r405, %r1;
selp.b32	%r407, %r522, 7, %p148;
setp.eq.s32	%p149, %r407, 0;
@%p149 bra BB101_280;

ld.local.u64 %rd639, [%rd3];
st.shared.u64 [%rd34], %rd639;
st.shared.u32 [%rd34+8], %r688;

BB101_280:
setp.lt.u32	%p151, %r407, 2;
@%p151 bra BB101_282;

st.shared.u64 [%rd34+16], %rd937;
st.shared.u32 [%rd34+24], %r689;

BB101_282:
setp.lt.u32	%p153, %r407, 3;
@%p153 bra BB101_284;

st.shared.u64 [%rd34+32], %rd938;
st.shared.u32 [%rd34+40], %r690;

BB101_284:
setp.lt.u32	%p155, %r407, 4;
@%p155 bra BB101_286;

st.shared.u64 [%rd34+48], %rd939;
st.shared.u32 [%rd34+56], %r691;

BB101_286:
setp.lt.u32	%p157, %r407, 5;
@%p157 bra BB101_288;

st.shared.u64 [%rd34+64], %rd940;
st.shared.u32 [%rd34+72], %r692;

BB101_288:
setp.lt.u32	%p159, %r407, 6;
@%p159 bra BB101_290;

st.shared.u64 [%rd34+80], %rd941;
st.shared.u32 [%rd34+88], %r693;

BB101_290:
setp.lt.u32	%p161, %r407, 7;
@%p161 bra BB101_292;

st.shared.u64 [%rd34+96], %rd942;
st.shared.u32 [%rd34+104], %r694;

BB101_292:
ld.param.u64 %rd729, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_23stable_sort_each_detail29stable_sort_each_copy_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEENS_12zip_iteratorINS_5tupleINS_10device_ptrIlEENSB_IiEENS_9null_typeESE_SE_SE_SE_SE_SE_SE_EEEElNS_6detail15normal_iteratorINS_7pointerINSA_IliSE_SE_SE_SE_SE_SE_SE_SE_EENSH_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESP_EEEENSH_13compare_firstI9SliceCompEEEEEEvT__param_0+24];
cvta.to.global.u64 %rd279, %rd729;
bar.sync 0;
mad.lo.s32 %r523, %r758, -7, %r1;
mov.u32 %r435, 7;
min.u32 %r113, %r523, %r435;
mov.u32 %r755, 2;

BB101_293:
neg.s32 %r436, %r755;
and.b32 %r437, %r758, %r436;
add.s32 %r438, %r755, -1;
and.b32 %r439, %r438, %r758;
mul.lo.s32 %r440, %r439, 7;
min.u32 %r115, %r440, %r1;
mul.lo.s32 %r441, %r437, 7;
shr.u32 %r442, %r755, 1;
mul.lo.s32 %r443, %r442, 7;
min.u32 %r444, %r441, %r1;
add.s32 %r445, %r444, %r443;
min.u32 %r446, %r445, %r1;
add.s32 %r447, %r446, %r443;
min.u32 %r116, %r447, %r1;
sub.s32 %r448, %r446, %r444;
sub.s32 %r449, %r116, %r446;
cvt.u64.u32	%rd282, %r444;
cvt.u64.u32	%rd283, %r446;
setp.lt.u32	%p162, %r115, %r449;
sub.s32 %r450, %r115, %r449;
selp.b32	%r757, 0, %r450, %p162;
min.u32 %r756, %r448, %r115;
setp.ge.u32	%p163, %r757, %r756;
@%p163 bra BB101_302;

add.s32 %r119, %r115, -1;

BB101_295:
add.s32 %r451, %r756, %r757;
shr.u32 %r122, %r451, 1;
sub.s32 %r452, %r119, %r122;
cvt.u64.u32	%rd642, %r452;
add.s64 %rd643, %rd642, %rd283;
shl.b64 %rd644, %rd643, 4;
add.s64 %rd646, %rd463, %rd644;
ld.shared.u64 %rd284, [%rd646];
or.b64 %rd647, %rd284, %rd418;
and.b64 %rd648, %rd647, -4294967296;
setp.eq.s64	%p164, %rd648, 0;
@%p164 bra BB101_297;
bra.uni BB101_296;

BB101_297:
cvt.u32.u64	%r453, %rd418;
cvt.u32.u64	%r454, %rd284;
div.u32 %r455, %r454, %r453;
cvt.u64.u32	%rd999, %r455;
bra.uni BB101_298;

BB101_296:
div.s64 %rd999, %rd284, %rd418;

BB101_298:
cvt.u64.u32	%rd649, %r122;
add.s64 %rd650, %rd649, %rd282;
shl.b64 %rd651, %rd650, 4;
add.s64 %rd653, %rd463, %rd651;
ld.shared.u64 %rd288, [%rd653];
or.b64 %rd654, %rd288, %rd418;
and.b64 %rd655, %rd654, -4294967296;
setp.eq.s64	%p165, %rd655, 0;
@%p165 bra BB101_300;
bra.uni BB101_299;

BB101_300:
cvt.u32.u64	%r456, %rd418;
cvt.u32.u64	%r457, %rd288;
div.u32 %r458, %r457, %r456;
cvt.u64.u32	%rd1000, %r458;
bra.uni BB101_301;

BB101_299:
div.s64 %rd1000, %rd288, %rd418;

BB101_301:
add.s32 %r459, %r122, 1;
setp.lt.s64	%p166, %rd999, %rd1000;
selp.b32	%r757, %r757, %r459, %p166;
selp.b32	%r756, %r122, %r756, %p166;
setp.lt.u32	%p167, %r757, %r756;
@%p167 bra BB101_295;

BB101_302:
cvt.u64.u32	%rd656, %r757;
add.s64 %rd292, %rd656, %rd282;
shl.b64 %rd657, %rd292, 4;
add.s64 %rd293, %rd463, %rd657;
shl.b64 %rd659, %rd283, 4;
add.s64 %rd294, %rd463, %rd659;
cvt.u64.u32	%rd660, %r115;
add.s64 %rd661, %rd283, %rd660;
sub.s64 %rd295, %rd661, %rd656;
shl.b64 %rd662, %rd295, 4;
add.s64 %rd296, %rd463, %rd662;
mul.wide.u32 %rd663, %r116, 16;
add.s64 %rd297, %rd463, %rd663;
ld.shared.u64 %rd664, [%rd293];
ld.shared.u32 %r460, [%rd293+8];
ld.shared.v4.u8 {%rs9, %rs10, %rs11, %rs12}, [%rd293+12];
st.local.v4.u8 [%rd1+12], {%rs9, %rs10, %rs11, %rs12};
st.local.u32 [%rd1+8], %r460;
st.local.u64 [%rd1], %rd664;
ld.shared.u64 %rd665, [%rd296];
ld.shared.u32 %r461, [%rd296+8];
ld.shared.v4.u8 {%rs17, %rs18, %rs19, %rs20}, [%rd296+12];
st.local.v4.u8 [%rd2+12], {%rs17, %rs18, %rs19, %rs20};
st.local.u32 [%rd2+8], %r461;
st.local.u64 [%rd2], %rd665;
mov.pred %p219, -1;
setp.ge.u64	%p169, %rd296, %rd297;
@%p169 bra BB101_311;

mov.pred %p219, 0;
setp.ge.u64	%p171, %rd293, %rd294;
@%p171 bra BB101_311;

ld.local.u64 %rd298, [%rd2];
or.b64 %rd666, %rd298, %rd418;
and.b64 %rd667, %rd666, -4294967296;
setp.eq.s64	%p172, %rd667, 0;
@%p172 bra BB101_306;
bra.uni BB101_305;

BB101_306:
cvt.u32.u64	%r462, %rd418;
cvt.u32.u64	%r463, %rd298;
div.u32 %r464, %r463, %r462;
cvt.u64.u32	%rd1001, %r464;
bra.uni BB101_307;

BB101_305:
div.s64 %rd1001, %rd298, %rd418;

BB101_307:
ld.local.u64 %rd302, [%rd1];
or.b64 %rd668, %rd302, %rd418;
and.b64 %rd669, %rd668, -4294967296;
setp.eq.s64	%p173, %rd669, 0;
@%p173 bra BB101_309;
bra.uni BB101_308;

BB101_309:
cvt.u32.u64	%r465, %rd418;
cvt.u32.u64	%r466, %rd302;
div.u32 %r467, %r466, %r465;
cvt.u64.u32	%rd1002, %r467;
bra.uni BB101_310;

BB101_308:
div.s64 %rd1002, %rd302, %rd418;

BB101_310:
setp.ge.s64	%p219, %rd1001, %rd1002;

BB101_311:
selp.b64	%rd670, %rd1, %rd2, %p219;
ld.local.u64 %rd306, [%rd670];
ld.local.u32 %r126, [%rd670+8];
@%p219 bra BB101_313;
bra.uni BB101_312;

BB101_313:
mov.u64 %rd1034, %rd296;
add.s64 %rd677, %rd657, %rd463;
add.s64 %rd313, %rd677, 16;
ld.shared.u64 %rd678, [%rd293+16];
st.local.u64 [%rd1], %rd678;
ld.shared.u32 %r469, [%rd293+24];
st.local.u32 [%rd1+8], %r469;
mov.u64 %rd1056, %rd313;
mov.u64 %rd1023, %rd296;
mov.u64 %rd1045, %rd313;
bra.uni BB101_314;

BB101_312:
mov.u64 %rd1056, %rd293;
add.s64 %rd673, %rd662, %rd463;
add.s64 %rd310, %rd673, 16;
ld.shared.u64 %rd674, [%rd296+16];
st.local.u64 [%rd2], %rd674;
ld.shared.u32 %r468, [%rd296+24];
st.local.u32 [%rd2+8], %r468;
mov.u64 %rd1034, %rd310;
mov.u64 %rd1023, %rd310;
mov.u64 %rd1045, %rd293;

BB101_314:
mov.u64 %rd318, %rd1056;
mov.u64 %rd1044, %rd1045;
mov.u64 %rd316, %rd1034;
mov.u64 %rd1022, %rd1023;
mov.pred %p220, -1;
setp.ge.u64	%p175, %rd1022, %rd297;
@%p175 bra BB101_323;

mov.pred %p220, 0;
setp.ge.u64	%p177, %rd1044, %rd294;
@%p177 bra BB101_323;

ld.local.u64 %rd319, [%rd2];
or.b64 %rd679, %rd319, %rd418;
and.b64 %rd680, %rd679, -4294967296;
setp.eq.s64	%p178, %rd680, 0;
@%p178 bra BB101_318;
bra.uni BB101_317;

BB101_318:
cvt.u32.u64	%r470, %rd418;
cvt.u32.u64	%r471, %rd319;
div.u32 %r472, %r471, %r470;
cvt.u64.u32	%rd1003, %r472;
bra.uni BB101_319;

BB101_317:
div.s64 %rd1003, %rd319, %rd418;

BB101_319:
ld.local.u64 %rd323, [%rd1];
or.b64 %rd681, %rd323, %rd418;
and.b64 %rd682, %rd681, -4294967296;
setp.eq.s64	%p179, %rd682, 0;
@%p179 bra BB101_321;
bra.uni BB101_320;

BB101_321:
cvt.u32.u64	%r473, %rd418;
cvt.u32.u64	%r474, %rd323;
div.u32 %r475, %r474, %r473;
cvt.u64.u32	%rd1004, %r475;
bra.uni BB101_322;

BB101_320:
div.s64 %rd1004, %rd323, %rd418;

BB101_322:
setp.ge.s64	%p220, %rd1003, %rd1004;

BB101_323:
selp.b64	%rd683, %rd1, %rd2, %p220;
ld.local.u64 %rd327, [%rd683];
ld.local.u32 %r127, [%rd683+8];
@%p220 bra BB101_325;
bra.uni BB101_324;

BB101_325:
add.s64 %rd1044, %rd1044, 16;
add.s64 %rd331, %rd318, 16;
ld.shared.u64 %rd685, [%rd318+16];
st.local.u64 [%rd1], %rd685;
ld.shared.u32 %r477, [%rd318+24];
st.local.u32 [%rd1+8], %r477;
mov.u64 %rd1033, %rd316;
mov.u64 %rd1055, %rd331;
bra.uni BB101_326;

BB101_324:
add.s64 %rd1022, %rd1022, 16;
add.s64 %rd329, %rd316, 16;
ld.shared.u64 %rd684, [%rd316+16];
st.local.u64 [%rd2], %rd684;
ld.shared.u32 %r476, [%rd316+24];
st.local.u32 [%rd2+8], %r476;
mov.u64 %rd1033, %rd329;
mov.u64 %rd1055, %rd318;

BB101_326:
mov.u64 %rd335, %rd1055;
mov.u64 %rd1043, %rd1044;
mov.u64 %rd333, %rd1033;
mov.u64 %rd1021, %rd1022;
mov.pred %p221, -1;
setp.ge.u64	%p181, %rd1021, %rd297;
@%p181 bra BB101_335;

mov.pred %p221, 0;
setp.ge.u64	%p183, %rd1043, %rd294;
@%p183 bra BB101_335;

ld.local.u64 %rd336, [%rd2];
or.b64 %rd686, %rd336, %rd418;
and.b64 %rd687, %rd686, -4294967296;
setp.eq.s64	%p184, %rd687, 0;
@%p184 bra BB101_330;
bra.uni BB101_329;

BB101_330:
cvt.u32.u64	%r478, %rd418;
cvt.u32.u64	%r479, %rd336;
div.u32 %r480, %r479, %r478;
cvt.u64.u32	%rd1005, %r480;
bra.uni BB101_331;

BB101_329:
div.s64 %rd1005, %rd336, %rd418;

BB101_331:
ld.local.u64 %rd340, [%rd1];
or.b64 %rd688, %rd340, %rd418;
and.b64 %rd689, %rd688, -4294967296;
setp.eq.s64	%p185, %rd689, 0;
@%p185 bra BB101_333;
bra.uni BB101_332;

BB101_333:
cvt.u32.u64	%r481, %rd418;
cvt.u32.u64	%r482, %rd340;
div.u32 %r483, %r482, %r481;
cvt.u64.u32	%rd1006, %r483;
bra.uni BB101_334;

BB101_332:
div.s64 %rd1006, %rd340, %rd418;

BB101_334:
setp.ge.s64	%p221, %rd1005, %rd1006;

BB101_335:
selp.b64	%rd690, %rd1, %rd2, %p221;
ld.local.u64 %rd344, [%rd690];
ld.local.u32 %r128, [%rd690+8];
@%p221 bra BB101_337;
bra.uni BB101_336;

BB101_337:
add.s64 %rd1043, %rd1043, 16;
add.s64 %rd348, %rd335, 16;
ld.shared.u64 %rd692, [%rd335+16];
st.local.u64 [%rd1], %rd692;
ld.shared.u32 %r485, [%rd335+24];
st.local.u32 [%rd1+8], %r485;
mov.u64 %rd1032, %rd333;
mov.u64 %rd1054, %rd348;
bra.uni BB101_338;

BB101_336:
add.s64 %rd1021, %rd1021, 16;
add.s64 %rd346, %rd333, 16;
ld.shared.u64 %rd691, [%rd333+16];
st.local.u64 [%rd2], %rd691;
ld.shared.u32 %r484, [%rd333+24];
st.local.u32 [%rd2+8], %r484;
mov.u64 %rd1032, %rd346;
mov.u64 %rd1054, %rd335;

BB101_338:
mov.u64 %rd352, %rd1054;
mov.u64 %rd1042, %rd1043;
mov.u64 %rd350, %rd1032;
mov.u64 %rd1020, %rd1021;
mov.pred %p222, -1;
setp.ge.u64	%p187, %rd1020, %rd297;
@%p187 bra BB101_347;

mov.pred %p222, 0;
setp.ge.u64	%p189, %rd1042, %rd294;
@%p189 bra BB101_347;

ld.local.u64 %rd353, [%rd2];
or.b64 %rd693, %rd353, %rd418;
and.b64 %rd694, %rd693, -4294967296;
setp.eq.s64	%p190, %rd694, 0;
@%p190 bra BB101_342;
bra.uni BB101_341;

BB101_342:
cvt.u32.u64	%r486, %rd418;
cvt.u32.u64	%r487, %rd353;
div.u32 %r488, %r487, %r486;
cvt.u64.u32	%rd1007, %r488;
bra.uni BB101_343;

BB101_341:
div.s64 %rd1007, %rd353, %rd418;

BB101_343:
ld.local.u64 %rd357, [%rd1];
or.b64 %rd695, %rd357, %rd418;
and.b64 %rd696, %rd695, -4294967296;
setp.eq.s64	%p191, %rd696, 0;
@%p191 bra BB101_345;
bra.uni BB101_344;

BB101_345:
cvt.u32.u64	%r489, %rd418;
cvt.u32.u64	%r490, %rd357;
div.u32 %r491, %r490, %r489;
cvt.u64.u32	%rd1008, %r491;
bra.uni BB101_346;

BB101_344:
div.s64 %rd1008, %rd357, %rd418;

BB101_346:
setp.ge.s64	%p222, %rd1007, %rd1008;

BB101_347:
selp.b64	%rd697, %rd1, %rd2, %p222;
ld.local.u64 %rd361, [%rd697];
ld.local.u32 %r129, [%rd697+8];
@%p222 bra BB101_349;
bra.uni BB101_348;

BB101_349:
add.s64 %rd1042, %rd1042, 16;
add.s64 %rd365, %rd352, 16;
ld.shared.u64 %rd699, [%rd352+16];
st.local.u64 [%rd1], %rd699;
ld.shared.u32 %r493, [%rd352+24];
st.local.u32 [%rd1+8], %r493;
mov.u64 %rd1031, %rd350;
mov.u64 %rd1053, %rd365;
bra.uni BB101_350;

BB101_348:
add.s64 %rd1020, %rd1020, 16;
add.s64 %rd363, %rd350, 16;
ld.shared.u64 %rd698, [%rd350+16];
st.local.u64 [%rd2], %rd698;
ld.shared.u32 %r492, [%rd350+24];
st.local.u32 [%rd2+8], %r492;
mov.u64 %rd1031, %rd363;
mov.u64 %rd1053, %rd352;

BB101_350:
mov.u64 %rd369, %rd1053;
mov.u64 %rd1041, %rd1042;
mov.u64 %rd367, %rd1031;
mov.u64 %rd1019, %rd1020;
mov.pred %p223, -1;
setp.ge.u64	%p193, %rd1019, %rd297;
@%p193 bra BB101_359;

mov.pred %p223, 0;
setp.ge.u64	%p195, %rd1041, %rd294;
@%p195 bra BB101_359;

ld.local.u64 %rd370, [%rd2];
or.b64 %rd700, %rd370, %rd418;
and.b64 %rd701, %rd700, -4294967296;
setp.eq.s64	%p196, %rd701, 0;
@%p196 bra BB101_354;
bra.uni BB101_353;

BB101_354:
cvt.u32.u64	%r494, %rd418;
cvt.u32.u64	%r495, %rd370;
div.u32 %r496, %r495, %r494;
cvt.u64.u32	%rd1009, %r496;
bra.uni BB101_355;

BB101_353:
div.s64 %rd1009, %rd370, %rd418;

BB101_355:
ld.local.u64 %rd374, [%rd1];
or.b64 %rd702, %rd374, %rd418;
and.b64 %rd703, %rd702, -4294967296;
setp.eq.s64	%p197, %rd703, 0;
@%p197 bra BB101_357;
bra.uni BB101_356;

BB101_357:
cvt.u32.u64	%r497, %rd418;
cvt.u32.u64	%r498, %rd374;
div.u32 %r499, %r498, %r497;
cvt.u64.u32	%rd1010, %r499;
bra.uni BB101_358;

BB101_356:
div.s64 %rd1010, %rd374, %rd418;

BB101_358:
setp.ge.s64	%p223, %rd1009, %rd1010;

BB101_359:
selp.b64	%rd704, %rd1, %rd2, %p223;
ld.local.u64 %rd378, [%rd704];
ld.local.u32 %r130, [%rd704+8];
@%p223 bra BB101_361;
bra.uni BB101_360;

BB101_361:
add.s64 %rd1041, %rd1041, 16;
add.s64 %rd382, %rd369, 16;
ld.shared.u64 %rd706, [%rd369+16];
st.local.u64 [%rd1], %rd706;
ld.shared.u32 %r501, [%rd369+24];
st.local.u32 [%rd1+8], %r501;
mov.u64 %rd1030, %rd367;
mov.u64 %rd1052, %rd382;
bra.uni BB101_362;

BB101_360:
add.s64 %rd1019, %rd1019, 16;
add.s64 %rd380, %rd367, 16;
ld.shared.u64 %rd705, [%rd367+16];
st.local.u64 [%rd2], %rd705;
ld.shared.u32 %r500, [%rd367+24];
st.local.u32 [%rd2+8], %r500;
mov.u64 %rd1030, %rd380;
mov.u64 %rd1052, %rd369;

BB101_362:
mov.u64 %rd386, %rd1052;
mov.u64 %rd1040, %rd1041;
mov.u64 %rd384, %rd1030;
mov.u64 %rd1018, %rd1019;
mov.pred %p224, -1;
setp.ge.u64	%p199, %rd1018, %rd297;
@%p199 bra BB101_371;

mov.pred %p224, 0;
setp.ge.u64	%p201, %rd1040, %rd294;
@%p201 bra BB101_371;

ld.local.u64 %rd387, [%rd2];
or.b64 %rd707, %rd387, %rd418;
and.b64 %rd708, %rd707, -4294967296;
setp.eq.s64	%p202, %rd708, 0;
@%p202 bra BB101_366;
bra.uni BB101_365;

BB101_366:
cvt.u32.u64	%r502, %rd418;
cvt.u32.u64	%r503, %rd387;
div.u32 %r504, %r503, %r502;
cvt.u64.u32	%rd1011, %r504;
bra.uni BB101_367;

BB101_365:
div.s64 %rd1011, %rd387, %rd418;

BB101_367:
ld.local.u64 %rd391, [%rd1];
or.b64 %rd709, %rd391, %rd418;
and.b64 %rd710, %rd709, -4294967296;
setp.eq.s64	%p203, %rd710, 0;
@%p203 bra BB101_369;
bra.uni BB101_368;

BB101_369:
cvt.u32.u64	%r505, %rd418;
cvt.u32.u64	%r506, %rd391;
div.u32 %r507, %r506, %r505;
cvt.u64.u32	%rd1012, %r507;
bra.uni BB101_370;

BB101_368:
div.s64 %rd1012, %rd391, %rd418;

BB101_370:
setp.ge.s64	%p224, %rd1011, %rd1012;

BB101_371:
selp.b64	%rd711, %rd1, %rd2, %p224;
ld.local.u64 %rd395, [%rd711];
ld.local.u32 %r131, [%rd711+8];
@%p224 bra BB101_373;
bra.uni BB101_372;

BB101_373:
add.s64 %rd1040, %rd1040, 16;
add.s64 %rd399, %rd386, 16;
ld.shared.u64 %rd713, [%rd386+16];
st.local.u64 [%rd1], %rd713;
ld.shared.u32 %r509, [%rd386+24];
st.local.u32 [%rd1+8], %r509;
mov.u64 %rd1029, %rd384;
mov.u64 %rd1051, %rd399;
bra.uni BB101_374;

BB101_372:
add.s64 %rd1018, %rd1018, 16;
add.s64 %rd397, %rd384, 16;
ld.shared.u64 %rd712, [%rd384+16];
st.local.u64 [%rd2], %rd712;
ld.shared.u32 %r508, [%rd384+24];
st.local.u32 [%rd2+8], %r508;
mov.u64 %rd1029, %rd397;
mov.u64 %rd1051, %rd386;

BB101_374:
mov.pred %p225, -1;
setp.ge.u64	%p205, %rd1018, %rd297;
@%p205 bra BB101_383;

mov.pred %p225, 0;
setp.ge.u64	%p207, %rd1040, %rd294;
@%p207 bra BB101_383;

ld.local.u64 %rd404, [%rd2];
or.b64 %rd714, %rd404, %rd418;
and.b64 %rd715, %rd714, -4294967296;
setp.eq.s64	%p208, %rd715, 0;
@%p208 bra BB101_378;
bra.uni BB101_377;

BB101_378:
cvt.u32.u64	%r510, %rd418;
cvt.u32.u64	%r511, %rd404;
div.u32 %r512, %r511, %r510;
cvt.u64.u32	%rd1057, %r512;
bra.uni BB101_379;

BB101_377:
div.s64 %rd1057, %rd404, %rd418;

BB101_379:
ld.local.u64 %rd408, [%rd1];
or.b64 %rd716, %rd408, %rd418;
and.b64 %rd717, %rd716, -4294967296;
setp.eq.s64	%p209, %rd717, 0;
@%p209 bra BB101_381;
bra.uni BB101_380;

BB101_381:
cvt.u32.u64	%r513, %rd418;
cvt.u32.u64	%r514, %rd408;
div.u32 %r515, %r514, %r513;
cvt.u64.u32	%rd1058, %r515;
bra.uni BB101_382;

BB101_380:
div.s64 %rd1058, %rd408, %rd418;

BB101_382:
setp.ge.s64	%p225, %rd1057, %rd1058;

BB101_383:
selp.b64	%rd718, %rd1, %rd2, %p225;
ld.local.u64 %rd412, [%rd718];
ld.local.u32 %r132, [%rd718+8];
@%p225 bra BB101_385;
bra.uni BB101_384;

BB101_385:
ld.shared.u64 %rd720, [%rd1051+16];
st.local.u64 [%rd1], %rd720;
ld.shared.u32 %r517, [%rd1051+24];
st.local.u32 [%rd1+8], %r517;
bra.uni BB101_386;

BB101_384:
ld.shared.u64 %rd719, [%rd1029+16];
st.local.u64 [%rd2], %rd719;
ld.shared.u32 %r516, [%rd1029+24];
st.local.u32 [%rd2+8], %r516;

BB101_386:
setp.eq.s32	%p15, %r113, 0;
bar.sync 0;
@%p15 bra BB101_388;

st.shared.u64 [%rd34], %rd306;
st.shared.u32 [%rd34+8], %r126;

BB101_388:
setp.lt.u32	%p210, %r113, 2;
@%p210 bra BB101_390;

st.shared.u64 [%rd34+16], %rd327;
st.shared.u32 [%rd34+24], %r127;

BB101_390:
setp.lt.u32	%p211, %r113, 3;
@%p211 bra BB101_392;

st.shared.u64 [%rd34+32], %rd344;
st.shared.u32 [%rd34+40], %r128;

BB101_392:
setp.lt.u32	%p212, %r113, 4;
@%p212 bra BB101_394;

st.shared.u64 [%rd34+48], %rd361;
st.shared.u32 [%rd34+56], %r129;

BB101_394:
setp.lt.u32	%p213, %r113, 5;
@%p213 bra BB101_396;

st.shared.u64 [%rd34+64], %rd378;
st.shared.u32 [%rd34+72], %r130;

BB101_396:
setp.lt.u32	%p214, %r113, 6;
@%p214 bra BB101_398;

st.shared.u64 [%rd34+80], %rd395;
st.shared.u32 [%rd34+88], %r131;

BB101_398:
setp.lt.u32	%p215, %r113, 7;
@%p215 bra BB101_400;

st.shared.u64 [%rd34+96], %rd412;
st.shared.u32 [%rd34+104], %r132;

BB101_400:
bar.sync 0;
shl.b32 %r755, %r755, 1;
setp.lt.u32	%p216, %r755, 257;
@%p216 bra BB101_293;

setp.ge.u32	%p217, %r758, %r1;
@%p217 bra BB101_403;

BB101_402:
cvt.u64.u32	%rd721, %r758;
add.s64 %rd722, %rd721, %rd419;
mul.wide.u32 %rd723, %r758, 16;
add.s64 %rd725, %rd463, %rd723;
ld.shared.u64 %rd726, [%rd725];
shl.b64 %rd727, %rd722, 4;
add.s64 %rd728, %rd279, %rd727;
st.global.u64 [%rd728], %rd726;
ld.shared.u32 %r520, [%rd725+8];
st.global.u32 [%rd728+8], %r520;
add.s32 %r758, %r758, 256;
setp.lt.u32	%p218, %r758, %r1;
@%p218 bra BB101_402;

BB101_403:
bar.sync 0;
ret;
}


.visible .entry _ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24virtualized_smem_closureINS3_23stable_sort_each_detail29stable_sort_each_copy_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEENS_12zip_iteratorINS_5tupleINS_10device_ptrIlEENSC_IiEENS_9null_typeESF_SF_SF_SF_SF_SF_SF_EEEElSH_NS_6detail13compare_firstI9SliceCompEEEEPNSB_IliSF_SF_SF_SF_SF_SF_SF_SF_EEEEEEvT_(
.param .align 8 .b8 _ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24virtualized_smem_closureINS3_23stable_sort_each_detail29stable_sort_each_copy_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEENS_12zip_iteratorINS_5tupleINS_10device_ptrIlEENSC_IiEENS_9null_typeESF_SF_SF_SF_SF_SF_SF_EEEElSH_NS_6detail13compare_firstI9SliceCompEEEEPNSB_IliSF_SF_SF_SF_SF_SF_SF_SF_EEEEEEvT__param_0[64]
)
.maxntid 256, 1, 1
.minnctapersm 1
{
.local .align 8 .b8 __local_depot102[144];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<230>;
.reg .b16 %rs<27>;
.reg .b32 %r<749>;
.reg .b64 %rd<1060>;


mov.u64 %rd1059, __local_depot102;
cvta.local.u64 %SP, %rd1059;
ld.param.u64 %rd426, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24virtualized_smem_closureINS3_23stable_sort_each_detail29stable_sort_each_copy_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEENS_12zip_iteratorINS_5tupleINS_10device_ptrIlEENSC_IiEENS_9null_typeESF_SF_SF_SF_SF_SF_SF_EEEElSH_NS_6detail13compare_firstI9SliceCompEEEEPNSB_IliSF_SF_SF_SF_SF_SF_SF_SF_EEEEEEvT__param_0+40];
ld.param.u64 %rd428, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24virtualized_smem_closureINS3_23stable_sort_each_detail29stable_sort_each_copy_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEENS_12zip_iteratorINS_5tupleINS_10device_ptrIlEENSC_IiEENS_9null_typeESF_SF_SF_SF_SF_SF_SF_EEEElSH_NS_6detail13compare_firstI9SliceCompEEEEPNSB_IliSF_SF_SF_SF_SF_SF_SF_SF_EEEEEEvT__param_0+56];
ld.param.u64 %rd422, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24virtualized_smem_closureINS3_23stable_sort_each_detail29stable_sort_each_copy_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEENS_12zip_iteratorINS_5tupleINS_10device_ptrIlEENSC_IiEENS_9null_typeESF_SF_SF_SF_SF_SF_SF_EEEElSH_NS_6detail13compare_firstI9SliceCompEEEEPNSB_IliSF_SF_SF_SF_SF_SF_SF_SF_EEEEEEvT__param_0+8];
ld.param.u64 %rd421, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24virtualized_smem_closureINS3_23stable_sort_each_detail29stable_sort_each_copy_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEENS_12zip_iteratorINS_5tupleINS_10device_ptrIlEENSC_IiEENS_9null_typeESF_SF_SF_SF_SF_SF_SF_EEEElSH_NS_6detail13compare_firstI9SliceCompEEEEPNSB_IliSF_SF_SF_SF_SF_SF_SF_SF_EEEEEEvT__param_0];
ld.param.u64 %rd423, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24virtualized_smem_closureINS3_23stable_sort_each_detail29stable_sort_each_copy_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEENS_12zip_iteratorINS_5tupleINS_10device_ptrIlEENSC_IiEENS_9null_typeESF_SF_SF_SF_SF_SF_SF_EEEElSH_NS_6detail13compare_firstI9SliceCompEEEEPNSB_IliSF_SF_SF_SF_SF_SF_SF_SF_EEEEEEvT__param_0+16];
ld.param.u64 %rd427, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24virtualized_smem_closureINS3_23stable_sort_each_detail29stable_sort_each_copy_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEENS_12zip_iteratorINS_5tupleINS_10device_ptrIlEENSC_IiEENS_9null_typeESF_SF_SF_SF_SF_SF_SF_EEEElSH_NS_6detail13compare_firstI9SliceCompEEEEPNSB_IliSF_SF_SF_SF_SF_SF_SF_SF_EEEEEEvT__param_0+48];
mov.u32 %r137, %ctaid.x;
cvt.u64.u32	%rd429, %r137;
mul.lo.s64 %rd1, %rd429, %rd427;
mul.lo.s32 %r138, %r137, 1792;
cvt.u64.u32	%rd430, %r138;
sub.s64 %rd431, %rd423, %rd430;
cvt.u32.u64	%r139, %rd431;
mov.u32 %r140, 1792;
min.u32 %r1, %r139, %r140;
add.u64 %rd432, %SP, 16;
cvta.to.local.u64 %rd2, %rd432;
add.u64 %rd433, %SP, 0;
cvta.to.local.u64 %rd3, %rd433;
add.u64 %rd434, %SP, 32;
cvta.to.local.u64 %rd4, %rd434;
cvta.to.global.u64 %rd435, %rd421;
cvta.to.global.u64 %rd436, %rd422;
cvta.to.global.u64 %rd5, %rd428;
setp.gt.u32	%p16, %r1, 1791;
mov.u32 %r748, %tid.x;
cvt.u64.u32	%rd437, %r748;
add.s64 %rd438, %rd437, %rd430;
shl.b64 %rd439, %rd438, 3;
add.s64 %rd6, %rd435, %rd439;
shl.b64 %rd440, %rd438, 2;
add.s64 %rd7, %rd436, %rd440;
@%p16 bra BB102_15;
bra.uni BB102_1;

BB102_15:
ld.global.u64 %rd746, [%rd6];
ld.global.u32 %r536, [%rd7];
ld.global.u64 %rd747, [%rd6+2048];
ld.global.u32 %r537, [%rd7+1024];
ld.global.u64 %rd748, [%rd6+4096];
ld.global.u32 %r538, [%rd7+2048];
ld.global.u64 %rd749, [%rd6+6144];
ld.global.u32 %r539, [%rd7+3072];
ld.global.u64 %rd750, [%rd6+8192];
ld.global.u32 %r540, [%rd7+4096];
ld.global.u64 %rd730, [%rd6+10240];
ld.global.u32 %r520, [%rd7+5120];
ld.global.u64 %rd731, [%rd6+12288];
ld.global.u32 %r521, [%rd7+6144];
bra.uni BB102_16;

BB102_1:
mov.u64 %rd441, 0;
mov.u32 %r141, 0;
setp.ge.u32	%p17, %r748, %r1;
mov.u32 %r545, %r141;
mov.u64 %rd755, %rd441;
@%p17 bra BB102_3;

ld.global.u64 %rd8, [%rd6];
ld.global.u32 %r3, [%rd7];
mov.u32 %r545, %r3;
mov.u64 %rd755, %rd8;

BB102_3:
mov.u64 %rd736, %rd755;
mov.u64 %rd746, %rd736;
mov.u32 %r526, %r545;
mov.u32 %r536, %r526;
add.s32 %r143, %r748, 256;
setp.ge.u32	%p18, %r143, %r1;
mov.u32 %r544, %r141;
mov.u64 %rd754, %rd441;
@%p18 bra BB102_5;

ld.global.u64 %rd754, [%rd6+2048];
ld.global.u32 %r544, [%rd7+1024];

BB102_5:
mov.u64 %rd747, %rd754;
mov.u32 %r537, %r544;
add.s32 %r145, %r748, 512;
setp.ge.u32	%p19, %r145, %r1;
mov.u32 %r543, %r141;
mov.u64 %rd753, %rd441;
@%p19 bra BB102_7;

ld.global.u64 %rd753, [%rd6+4096];
ld.global.u32 %r543, [%rd7+2048];

BB102_7:
mov.u64 %rd748, %rd753;
mov.u32 %r538, %r543;
add.s32 %r147, %r748, 768;
setp.ge.u32	%p20, %r147, %r1;
mov.u32 %r542, %r141;
mov.u64 %rd752, %rd441;
@%p20 bra BB102_9;

ld.global.u64 %rd752, [%rd6+6144];
ld.global.u32 %r542, [%rd7+3072];

BB102_9:
mov.u64 %rd749, %rd752;
mov.u32 %r539, %r542;
add.s32 %r149, %r748, 1024;
setp.ge.u32	%p21, %r149, %r1;
mov.u32 %r541, %r141;
mov.u64 %rd751, %rd441;
@%p21 bra BB102_11;

ld.global.u64 %rd751, [%rd6+8192];
ld.global.u32 %r541, [%rd7+4096];

BB102_11:
mov.u64 %rd750, %rd751;
mov.u32 %r540, %r541;
mov.u64 %rd730, 0;
mov.u32 %r520, 0;
add.s32 %r151, %r748, 1280;
setp.ge.u32	%p22, %r151, %r1;
@%p22 bra BB102_13;

ld.global.u64 %rd730, [%rd6+10240];
ld.global.u32 %r520, [%rd7+5120];

BB102_13:
mov.u64 %rd731, 0;
mov.u32 %r521, 0;
add.s32 %r153, %r748, 1536;
setp.ge.u32	%p23, %r153, %r1;
@%p23 bra BB102_16;

ld.global.u64 %rd731, [%rd6+12288];
ld.global.u32 %r521, [%rd7+6144];

BB102_16:
add.s64 %rd449, %rd437, %rd1;
shl.b64 %rd450, %rd449, 4;
add.s64 %rd35, %rd5, %rd450;
@%p16 bra BB102_31;
bra.uni BB102_17;

BB102_31:
st.global.u64 [%rd35], %rd746;
st.global.u64 [%rd35+4096], %rd747;
st.global.u64 [%rd35+8192], %rd748;
st.global.u64 [%rd35+12288], %rd749;
st.global.u64 [%rd35+16384], %rd750;
st.global.u64 [%rd35+20480], %rd730;
st.global.u64 [%rd35+24576], %rd731;
st.global.u32 [%rd35+8], %r536;
st.global.u32 [%rd35+4104], %r537;
st.global.u32 [%rd35+8200], %r538;
st.global.u32 [%rd35+12296], %r539;
st.global.u32 [%rd35+16392], %r540;
st.global.u32 [%rd35+20488], %r520;
bra.uni BB102_32;

BB102_17:
setp.ge.u32	%p25, %r748, %r1;
@%p25 bra BB102_19;

st.global.u64 [%rd35], %rd746;
st.global.u32 [%rd35+8], %r536;

BB102_19:
add.s32 %r157, %r748, 256;
setp.ge.u32	%p26, %r157, %r1;
@%p26 bra BB102_21;

st.global.u64 [%rd35+4096], %rd747;
st.global.u32 [%rd35+4104], %r537;

BB102_21:
add.s32 %r159, %r748, 512;
setp.ge.u32	%p27, %r159, %r1;
@%p27 bra BB102_23;

st.global.u64 [%rd35+8192], %rd748;
st.global.u32 [%rd35+8200], %r538;

BB102_23:
add.s32 %r161, %r748, 768;
setp.ge.u32	%p28, %r161, %r1;
@%p28 bra BB102_25;

st.global.u64 [%rd35+12288], %rd749;
st.global.u32 [%rd35+12296], %r539;

BB102_25:
add.s32 %r163, %r748, 1024;
setp.ge.u32	%p29, %r163, %r1;
@%p29 bra BB102_27;

st.global.u64 [%rd35+16384], %rd750;
st.global.u32 [%rd35+16392], %r540;

BB102_27:
add.s32 %r165, %r748, 1280;
setp.ge.u32	%p30, %r165, %r1;
@%p30 bra BB102_29;

st.global.u64 [%rd35+20480], %rd730;
st.global.u32 [%rd35+20488], %r520;

BB102_29:
add.s32 %r167, %r748, 1536;
setp.ge.u32	%p31, %r167, %r1;
@%p31 bra BB102_33;

st.global.u64 [%rd35+24576], %rd731;

BB102_32:
st.global.u32 [%rd35+24584], %r521;

BB102_33:
bar.sync 0;
mov.u64 %rd451, 0;
st.local.u64 [%rd4], %rd451;
st.local.u64 [%rd4+16], %rd451;
st.local.u64 [%rd4+32], %rd451;
st.local.u64 [%rd4+48], %rd451;
st.local.u64 [%rd4+64], %rd451;
st.local.u64 [%rd4+80], %rd451;
st.local.u64 [%rd4+96], %rd451;
mov.u32 %r168, 0;
st.local.u32 [%rd4+8], %r168;
st.local.u32 [%rd4+24], %r168;
st.local.u32 [%rd4+40], %r168;
st.local.u32 [%rd4+56], %r168;
st.local.u32 [%rd4+72], %r168;
st.local.u32 [%rd4+88], %r168;
st.local.u32 [%rd4+104], %r168;
mul.lo.s32 %r170, %r748, 7;
add.s32 %r171, %r170, 7;
setp.gt.u32	%p32, %r171, %r1;
mad.lo.s32 %r172, %r748, -7, %r1;
selp.b32	%r30, %r172, 7, %p32;
cvt.u64.u32	%rd452, %r170;
add.s64 %rd453, %rd452, %rd1;
setp.eq.s32	%p33, %r30, 0;
shl.b64 %rd454, %rd453, 4;
add.s64 %rd37, %rd5, %rd454;
mov.u32 %r742, %r168;
@%p33 bra BB102_35;

ld.global.u64 %rd455, [%rd37];
st.local.u64 [%rd4], %rd455;
ld.global.u32 %r31, [%rd37+8];
st.local.u32 [%rd4+8], %r31;
mov.u32 %r742, %r31;

BB102_35:
mov.u32 %r551, %r742;
mov.u32 %r725, %r551;
setp.lt.u32	%p34, %r30, 2;
mov.u64 %rd990, %rd451;
mov.u32 %r741, %r168;
@%p34 bra BB102_37;

ld.global.u64 %rd38, [%rd37+16];
st.local.u64 [%rd4+16], %rd38;
ld.global.u32 %r741, [%rd37+24];
st.local.u32 [%rd4+24], %r741;
mov.u64 %rd990, %rd38;

BB102_37:
mov.u32 %r726, %r741;
mov.u64 %rd814, %rd990;
mov.u64 %rd976, %rd814;
setp.lt.u32	%p35, %r30, 3;
mov.u64 %rd989, %rd451;
mov.u32 %r740, %r168;
@%p35 bra BB102_39;

ld.global.u64 %rd989, [%rd37+32];
st.local.u64 [%rd4+32], %rd989;
ld.global.u32 %r740, [%rd37+40];
st.local.u32 [%rd4+40], %r740;

BB102_39:
mov.u32 %r727, %r740;
mov.u64 %rd978, %rd989;
setp.lt.u32	%p36, %r30, 4;
mov.u64 %rd988, %rd451;
mov.u32 %r739, %r168;
@%p36 bra BB102_41;

ld.global.u64 %rd988, [%rd37+48];
st.local.u64 [%rd4+48], %rd988;
ld.global.u32 %r739, [%rd37+56];
st.local.u32 [%rd4+56], %r739;

BB102_41:
mov.u32 %r728, %r739;
mov.u64 %rd977, %rd988;
setp.lt.u32	%p37, %r30, 5;
mov.u64 %rd987, %rd451;
mov.u32 %r738, %r168;
@%p37 bra BB102_43;

ld.global.u64 %rd987, [%rd37+64];
st.local.u64 [%rd4+64], %rd987;
ld.global.u32 %r738, [%rd37+72];
st.local.u32 [%rd4+72], %r738;

BB102_43:
mov.u32 %r729, %r738;
mov.u64 %rd980, %rd987;
setp.lt.u32	%p38, %r30, 6;
mov.u64 %rd986, %rd451;
mov.u32 %r737, %r168;
@%p38 bra BB102_45;

ld.global.u64 %rd986, [%rd37+80];
st.local.u64 [%rd4+80], %rd986;
ld.global.u32 %r737, [%rd37+88];
st.local.u32 [%rd4+88], %r737;

BB102_45:
mov.u32 %r730, %r737;
mov.u64 %rd979, %rd986;
mov.u64 %rd992, 0;
mov.u32 %r744, 0;
setp.lt.u32	%p39, %r30, 7;
@%p39 bra BB102_47;

ld.global.u64 %rd992, [%rd37+96];
st.local.u64 [%rd4+96], %rd992;
ld.global.u32 %r744, [%rd37+104];
st.local.u32 [%rd4+104], %r744;

BB102_47:
mov.u32 %r743, %r744;
mov.u64 %rd991, %rd992;
setp.gt.u32	%p40, %r30, 6;
@%p40 bra BB102_110;

ld.local.u64 %rd462, [%rd4];
ld.local.u32 %r179, [%rd4+8];
ld.local.v4.u8 {%rs1, %rs2, %rs3, %rs4}, [%rd4+12];
st.local.v4.u8 [%rd3+12], {%rs1, %rs2, %rs3, %rs4};
st.local.u32 [%rd3+8], %r179;
st.local.u64 [%rd3], %rd462;
@%p34 bra BB102_56;

ld.local.u64 %rd51, [%rd3];
or.b64 %rd467, %rd51, %rd426;
and.b64 %rd468, %rd467, -4294967296;
setp.eq.s64	%p42, %rd468, 0;
@%p42 bra BB102_51;

div.s64 %rd756, %rd51, %rd426;
bra.uni BB102_52;

BB102_51:
cvt.u32.u64	%r180, %rd426;
cvt.u32.u64	%r181, %rd51;
div.u32 %r182, %r181, %r180;
cvt.u64.u32	%rd756, %r182;

BB102_52:
or.b64 %rd469, %rd976, %rd426;
and.b64 %rd470, %rd469, -4294967296;
setp.eq.s64	%p43, %rd470, 0;
@%p43 bra BB102_54;

div.s64 %rd757, %rd976, %rd426;
bra.uni BB102_55;

BB102_54:
cvt.u32.u64	%r183, %rd426;
cvt.u32.u64	%r184, %rd976;
div.u32 %r185, %r184, %r183;
cvt.u64.u32	%rd757, %r185;

BB102_55:
setp.lt.s64	%p44, %rd756, %rd757;
selp.b64	%rd471, %rd976, %rd51, %p44;
add.s64 %rd472, %rd4, 16;
selp.b64	%rd475, %rd472, %rd3, %p44;
st.local.u64 [%rd3], %rd471;
ld.local.u32 %r186, [%rd475+8];
st.local.u32 [%rd3+8], %r186;

BB102_56:
mov.u32 %r187, %tid.x;
mad.lo.s32 %r188, %r187, 7, 7;
setp.gt.u32	%p45, %r188, %r1;
mad.lo.s32 %r189, %r187, -7, %r1;
selp.b32	%r190, %r189, 7, %p45;
setp.lt.u32	%p46, %r190, 3;
@%p46 bra BB102_64;

ld.local.u64 %rd58, [%rd3];
or.b64 %rd478, %rd58, %rd426;
and.b64 %rd479, %rd478, -4294967296;
setp.eq.s64	%p47, %rd479, 0;
@%p47 bra BB102_59;

div.s64 %rd758, %rd58, %rd426;
bra.uni BB102_60;

BB102_59:
cvt.u32.u64	%r191, %rd426;
cvt.u32.u64	%r192, %rd58;
div.u32 %r193, %r192, %r191;
cvt.u64.u32	%rd758, %r193;

BB102_60:
or.b64 %rd480, %rd978, %rd426;
and.b64 %rd481, %rd480, -4294967296;
setp.eq.s64	%p48, %rd481, 0;
@%p48 bra BB102_62;

div.s64 %rd759, %rd978, %rd426;
bra.uni BB102_63;

BB102_62:
cvt.u32.u64	%r194, %rd426;
cvt.u32.u64	%r195, %rd978;
div.u32 %r196, %r195, %r194;
cvt.u64.u32	%rd759, %r196;

BB102_63:
setp.lt.s64	%p49, %rd758, %rd759;
selp.b64	%rd482, %rd978, %rd58, %p49;
add.s64 %rd483, %rd4, 32;
selp.b64	%rd486, %rd483, %rd3, %p49;
st.local.u64 [%rd3], %rd482;
ld.local.u32 %r197, [%rd486+8];
st.local.u32 [%rd3+8], %r197;

BB102_64:
setp.lt.u32	%p51, %r190, 4;
@%p51 bra BB102_72;

ld.local.u64 %rd65, [%rd3];
or.b64 %rd489, %rd65, %rd426;
and.b64 %rd490, %rd489, -4294967296;
setp.eq.s64	%p52, %rd490, 0;
@%p52 bra BB102_67;

div.s64 %rd760, %rd65, %rd426;
bra.uni BB102_68;

BB102_67:
cvt.u32.u64	%r202, %rd426;
cvt.u32.u64	%r203, %rd65;
div.u32 %r204, %r203, %r202;
cvt.u64.u32	%rd760, %r204;

BB102_68:
or.b64 %rd491, %rd977, %rd426;
and.b64 %rd492, %rd491, -4294967296;
setp.eq.s64	%p53, %rd492, 0;
@%p53 bra BB102_70;

div.s64 %rd761, %rd977, %rd426;
bra.uni BB102_71;

BB102_70:
cvt.u32.u64	%r205, %rd426;
cvt.u32.u64	%r206, %rd977;
div.u32 %r207, %r206, %r205;
cvt.u64.u32	%rd761, %r207;

BB102_71:
setp.lt.s64	%p54, %rd760, %rd761;
selp.b64	%rd493, %rd977, %rd65, %p54;
add.s64 %rd494, %rd4, 48;
selp.b64	%rd497, %rd494, %rd3, %p54;
st.local.u64 [%rd3], %rd493;
ld.local.u32 %r208, [%rd497+8];
st.local.u32 [%rd3+8], %r208;

BB102_72:
setp.lt.u32	%p56, %r190, 5;
@%p56 bra BB102_80;

ld.local.u64 %rd72, [%rd3];
or.b64 %rd500, %rd72, %rd426;
and.b64 %rd501, %rd500, -4294967296;
setp.eq.s64	%p57, %rd501, 0;
@%p57 bra BB102_75;

div.s64 %rd762, %rd72, %rd426;
bra.uni BB102_76;

BB102_75:
cvt.u32.u64	%r213, %rd426;
cvt.u32.u64	%r214, %rd72;
div.u32 %r215, %r214, %r213;
cvt.u64.u32	%rd762, %r215;

BB102_76:
or.b64 %rd502, %rd980, %rd426;
and.b64 %rd503, %rd502, -4294967296;
setp.eq.s64	%p58, %rd503, 0;
@%p58 bra BB102_78;

div.s64 %rd763, %rd980, %rd426;
bra.uni BB102_79;

BB102_78:
cvt.u32.u64	%r216, %rd426;
cvt.u32.u64	%r217, %rd980;
div.u32 %r218, %r217, %r216;
cvt.u64.u32	%rd763, %r218;

BB102_79:
setp.lt.s64	%p59, %rd762, %rd763;
selp.b64	%rd504, %rd980, %rd72, %p59;
add.s64 %rd505, %rd4, 64;
selp.b64	%rd508, %rd505, %rd3, %p59;
st.local.u64 [%rd3], %rd504;
ld.local.u32 %r219, [%rd508+8];
st.local.u32 [%rd3+8], %r219;

BB102_80:
setp.lt.u32	%p61, %r190, 6;
@%p61 bra BB102_88;

ld.local.u64 %rd79, [%rd3];
or.b64 %rd511, %rd79, %rd426;
and.b64 %rd512, %rd511, -4294967296;
setp.eq.s64	%p62, %rd512, 0;
@%p62 bra BB102_83;

div.s64 %rd764, %rd79, %rd426;
bra.uni BB102_84;

BB102_83:
cvt.u32.u64	%r224, %rd426;
cvt.u32.u64	%r225, %rd79;
div.u32 %r226, %r225, %r224;
cvt.u64.u32	%rd764, %r226;

BB102_84:
or.b64 %rd513, %rd979, %rd426;
and.b64 %rd514, %rd513, -4294967296;
setp.eq.s64	%p63, %rd514, 0;
@%p63 bra BB102_86;

div.s64 %rd765, %rd979, %rd426;
bra.uni BB102_87;

BB102_86:
cvt.u32.u64	%r227, %rd426;
cvt.u32.u64	%r228, %rd979;
div.u32 %r229, %r228, %r227;
cvt.u64.u32	%rd765, %r229;

BB102_87:
setp.lt.s64	%p64, %rd764, %rd765;
selp.b64	%rd515, %rd979, %rd79, %p64;
add.s64 %rd516, %rd4, 80;
selp.b64	%rd519, %rd516, %rd3, %p64;
st.local.u64 [%rd3], %rd515;
ld.local.u32 %r230, [%rd519+8];
st.local.u32 [%rd3+8], %r230;

BB102_88:
setp.lt.u32	%p66, %r190, 7;
@%p66 bra BB102_96;

ld.local.u64 %rd86, [%rd3];
or.b64 %rd522, %rd86, %rd426;
and.b64 %rd523, %rd522, -4294967296;
setp.eq.s64	%p67, %rd523, 0;
@%p67 bra BB102_91;

div.s64 %rd766, %rd86, %rd426;
bra.uni BB102_92;

BB102_91:
cvt.u32.u64	%r235, %rd426;
cvt.u32.u64	%r236, %rd86;
div.u32 %r237, %r236, %r235;
cvt.u64.u32	%rd766, %r237;

BB102_92:
or.b64 %rd524, %rd991, %rd426;
and.b64 %rd525, %rd524, -4294967296;
setp.eq.s64	%p68, %rd525, 0;
@%p68 bra BB102_94;

div.s64 %rd767, %rd991, %rd426;
bra.uni BB102_95;

BB102_94:
cvt.u32.u64	%r238, %rd426;
cvt.u32.u64	%r239, %rd991;
div.u32 %r240, %r239, %r238;
cvt.u64.u32	%rd767, %r240;

BB102_95:
setp.lt.s64	%p69, %rd766, %rd767;
selp.b64	%rd526, %rd991, %rd86, %p69;
add.s64 %rd527, %rd4, 96;
selp.b64	%rd530, %rd527, %rd3, %p69;
st.local.u64 [%rd3], %rd526;
ld.local.u32 %r241, [%rd530+8];
st.local.u32 [%rd3+8], %r241;

BB102_96:
setp.ne.s32	%p71, %r190, 0;
mov.u32 %r736, %r725;
@%p71 bra BB102_98;

ld.local.u64 %rd533, [%rd3];
st.local.u64 [%rd4], %rd533;
ld.local.u32 %r736, [%rd3+8];
st.local.u32 [%rd4+8], %r736;

BB102_98:
mov.u32 %r725, %r736;
setp.gt.u32	%p73, %r190, 1;
mov.u64 %rd985, %rd976;
mov.u32 %r735, %r726;
@%p73 bra BB102_100;

ld.local.u64 %rd985, [%rd3];
st.local.u64 [%rd4+16], %rd985;
ld.local.u32 %r735, [%rd3+8];
st.local.u32 [%rd4+24], %r735;

BB102_100:
mov.u32 %r726, %r735;
mov.u64 %rd976, %rd985;
setp.gt.u32	%p75, %r190, 2;
mov.u64 %rd984, %rd978;
mov.u32 %r734, %r727;
@%p75 bra BB102_102;

ld.local.u64 %rd984, [%rd3];
st.local.u64 [%rd4+32], %rd984;
ld.local.u32 %r734, [%rd3+8];
st.local.u32 [%rd4+40], %r734;

BB102_102:
mov.u32 %r727, %r734;
mov.u64 %rd978, %rd984;
setp.gt.u32	%p77, %r190, 3;
mov.u64 %rd983, %rd977;
mov.u32 %r733, %r728;
@%p77 bra BB102_104;

ld.local.u64 %rd983, [%rd3];
st.local.u64 [%rd4+48], %rd983;
ld.local.u32 %r733, [%rd3+8];
st.local.u32 [%rd4+56], %r733;

BB102_104:
mov.u32 %r728, %r733;
mov.u64 %rd977, %rd983;
setp.gt.u32	%p79, %r190, 4;
mov.u64 %rd982, %rd980;
mov.u32 %r732, %r729;
@%p79 bra BB102_106;

ld.local.u64 %rd982, [%rd3];
st.local.u64 [%rd4+64], %rd982;
ld.local.u32 %r732, [%rd3+8];
st.local.u32 [%rd4+72], %r732;

BB102_106:
mov.u32 %r729, %r732;
mov.u64 %rd980, %rd982;
setp.gt.u32	%p81, %r190, 5;
mov.u64 %rd981, %rd979;
mov.u32 %r731, %r730;
@%p81 bra BB102_108;

ld.local.u64 %rd981, [%rd3];
st.local.u64 [%rd4+80], %rd981;
ld.local.u32 %r731, [%rd3+8];
st.local.u32 [%rd4+88], %r731;

BB102_108:
mov.u32 %r730, %r731;
mov.u64 %rd979, %rd981;
setp.gt.u32	%p83, %r190, 6;
@%p83 bra BB102_110;

ld.local.u64 %rd991, [%rd3];
st.local.u64 [%rd4+96], %rd991;
ld.local.u32 %r743, [%rd3+8];
st.local.u32 [%rd4+104], %r743;

BB102_110:
mov.u32 %r678, %r725;
mov.u32 %r679, %r726;
mov.u32 %r680, %r727;
mov.u32 %r681, %r728;
mov.u32 %r682, %r729;
mov.u32 %r683, %r730;
mov.u32 %r684, %r743;
mov.u64 %rd931, %rd976;
mov.u64 %rd933, %rd977;
mov.u64 %rd932, %rd978;
mov.u64 %rd935, %rd979;
mov.u64 %rd934, %rd980;
mov.u64 %rd936, %rd991;
mul.lo.s32 %r514, %r748, 7;
setp.ge.u32	%p84, %r514, %r1;
@%p84 bra BB102_279;

or.b64 %rd546, %rd931, %rd426;
and.b64 %rd547, %rd546, -4294967296;
setp.eq.s64	%p85, %rd547, 0;
@%p85 bra BB102_113;

div.s64 %rd768, %rd931, %rd426;
bra.uni BB102_114;

BB102_113:
cvt.u32.u64	%r271, %rd426;
cvt.u32.u64	%r272, %rd931;
div.u32 %r273, %r272, %r271;
cvt.u64.u32	%rd768, %r273;

BB102_114:
ld.local.u64 %rd113, [%rd4];
or.b64 %rd548, %rd113, %rd426;
and.b64 %rd549, %rd548, -4294967296;
setp.eq.s64	%p86, %rd549, 0;
@%p86 bra BB102_116;

div.s64 %rd769, %rd113, %rd426;
bra.uni BB102_117;

BB102_116:
cvt.u32.u64	%r274, %rd426;
cvt.u32.u64	%r275, %rd113;
div.u32 %r276, %r275, %r274;
cvt.u64.u32	%rd769, %r276;

BB102_117:
setp.ge.s64	%p87, %rd768, %rd769;
mov.u64 %rd974, %rd931;
mov.u64 %rd975, %rd113;
mov.u32 %r723, %r679;
mov.u32 %r724, %r678;
@%p87 bra BB102_119;

st.local.u64 [%rd4], %rd931;
st.local.u64 [%rd4+16], %rd113;
st.local.u32 [%rd4+8], %r679;
st.local.u32 [%rd4+24], %r678;
mov.u64 %rd853, %rd931;
mov.u64 %rd974, %rd113;
mov.u64 %rd975, %rd853;
mov.u32 %r724, %r679;
mov.u32 %r723, %r678;

BB102_119:
mov.u32 %r717, %r723;
mov.u32 %r712, %r724;
mov.u64 %rd968, %rd974;
mov.u64 %rd963, %rd975;
or.b64 %rd550, %rd933, %rd426;
and.b64 %rd551, %rd550, -4294967296;
setp.eq.s64	%p88, %rd551, 0;
@%p88 bra BB102_121;

div.s64 %rd770, %rd933, %rd426;
bra.uni BB102_122;

BB102_121:
cvt.u32.u64	%r277, %rd426;
cvt.u32.u64	%r278, %rd933;
div.u32 %r279, %r278, %r277;
cvt.u64.u32	%rd770, %r279;

BB102_122:
or.b64 %rd552, %rd932, %rd426;
and.b64 %rd553, %rd552, -4294967296;
setp.eq.s64	%p89, %rd553, 0;
@%p89 bra BB102_124;

div.s64 %rd771, %rd932, %rd426;
bra.uni BB102_125;

BB102_124:
cvt.u32.u64	%r280, %rd426;
cvt.u32.u64	%r281, %rd932;
div.u32 %r282, %r281, %r280;
cvt.u64.u32	%rd771, %r282;

BB102_125:
setp.ge.s64	%p90, %rd770, %rd771;
mov.u64 %rd972, %rd932;
mov.u64 %rd973, %rd933;
mov.u32 %r722, %r681;
mov.u32 %r721, %r680;
@%p90 bra BB102_127;

st.local.u64 [%rd4+32], %rd933;
st.local.u64 [%rd4+48], %rd932;
st.local.u32 [%rd4+40], %r681;
st.local.u32 [%rd4+56], %r680;
mov.u64 %rd973, %rd932;
mov.u64 %rd972, %rd933;
mov.u32 %r721, %r681;
mov.u32 %r722, %r680;

BB102_127:
mov.u32 %r69, %r721;
mov.u32 %r715, %r722;
mov.u64 %rd126, %rd972;
mov.u64 %rd966, %rd973;
or.b64 %rd554, %rd935, %rd426;
and.b64 %rd555, %rd554, -4294967296;
setp.eq.s64	%p91, %rd555, 0;
@%p91 bra BB102_129;

div.s64 %rd772, %rd935, %rd426;
bra.uni BB102_130;

BB102_129:
cvt.u32.u64	%r283, %rd426;
cvt.u32.u64	%r284, %rd935;
div.u32 %r285, %r284, %r283;
cvt.u64.u32	%rd772, %r285;

BB102_130:
or.b64 %rd556, %rd934, %rd426;
and.b64 %rd557, %rd556, -4294967296;
setp.eq.s64	%p92, %rd557, 0;
@%p92 bra BB102_132;

div.s64 %rd773, %rd934, %rd426;
bra.uni BB102_133;

BB102_132:
cvt.u32.u64	%r286, %rd426;
cvt.u32.u64	%r287, %rd934;
div.u32 %r288, %r287, %r286;
cvt.u64.u32	%rd773, %r288;

BB102_133:
setp.ge.s64	%p93, %rd772, %rd773;
mov.u64 %rd970, %rd934;
mov.u64 %rd971, %rd935;
mov.u32 %r720, %r683;
mov.u32 %r719, %r682;
@%p93 bra BB102_135;

st.local.u64 [%rd4+64], %rd935;
st.local.u64 [%rd4+80], %rd934;
st.local.u32 [%rd4+72], %r683;
st.local.u32 [%rd4+88], %r682;
mov.u64 %rd971, %rd934;
mov.u64 %rd970, %rd935;
mov.u32 %r719, %r683;
mov.u32 %r720, %r682;

BB102_135:
mov.u32 %r71, %r719;
mov.u32 %r70, %r720;
mov.u64 %rd134, %rd970;
mov.u64 %rd133, %rd971;
or.b64 %rd558, %rd126, %rd426;
and.b64 %rd559, %rd558, -4294967296;
setp.eq.s64	%p94, %rd559, 0;
@%p94 bra BB102_137;

div.s64 %rd774, %rd126, %rd426;
bra.uni BB102_138;

BB102_137:
cvt.u32.u64	%r289, %rd426;
cvt.u32.u64	%r290, %rd126;
div.u32 %r291, %r290, %r289;
cvt.u64.u32	%rd774, %r291;

BB102_138:
or.b64 %rd560, %rd968, %rd426;
and.b64 %rd561, %rd560, -4294967296;
setp.eq.s64	%p95, %rd561, 0;
@%p95 bra BB102_140;

div.s64 %rd775, %rd968, %rd426;
bra.uni BB102_141;

BB102_140:
cvt.u32.u64	%r292, %rd426;
cvt.u32.u64	%r293, %rd968;
div.u32 %r294, %r293, %r292;
cvt.u64.u32	%rd775, %r294;

BB102_141:
setp.ge.s64	%p96, %rd774, %rd775;
mov.u64 %rd969, %rd126;
mov.u32 %r718, %r69;
@%p96 bra BB102_143;

st.local.u64 [%rd4+16], %rd126;
st.local.u64 [%rd4+32], %rd968;
st.local.u32 [%rd4+24], %r69;
st.local.u32 [%rd4+40], %r717;
mov.u64 %rd858, %rd968;
mov.u64 %rd968, %rd126;
mov.u64 %rd969, %rd858;
mov.u32 %r601, %r717;
mov.u32 %r717, %r69;
mov.u32 %r718, %r601;

BB102_143:
mov.u32 %r73, %r717;
mov.u32 %r709, %r718;
mov.u64 %rd142, %rd968;
mov.u64 %rd960, %rd969;
or.b64 %rd562, %rd134, %rd426;
and.b64 %rd563, %rd562, -4294967296;
setp.eq.s64	%p97, %rd563, 0;
@%p97 bra BB102_145;

div.s64 %rd776, %rd134, %rd426;
bra.uni BB102_146;

BB102_145:
cvt.u32.u64	%r295, %rd426;
cvt.u32.u64	%r296, %rd134;
div.u32 %r297, %r296, %r295;
cvt.u64.u32	%rd776, %r297;

BB102_146:
or.b64 %rd564, %rd966, %rd426;
and.b64 %rd565, %rd564, -4294967296;
setp.eq.s64	%p98, %rd565, 0;
@%p98 bra BB102_148;

div.s64 %rd777, %rd966, %rd426;
bra.uni BB102_149;

BB102_148:
cvt.u32.u64	%r298, %rd426;
cvt.u32.u64	%r299, %rd966;
div.u32 %r300, %r299, %r298;
cvt.u64.u32	%rd777, %r300;

BB102_149:
setp.ge.s64	%p99, %rd776, %rd777;
mov.u64 %rd967, %rd134;
mov.u32 %r716, %r71;
@%p99 bra BB102_151;

st.local.u64 [%rd4+48], %rd134;
st.local.u64 [%rd4+64], %rd966;
st.local.u32 [%rd4+56], %r71;
st.local.u32 [%rd4+72], %r715;
mov.u64 %rd860, %rd966;
mov.u64 %rd966, %rd134;
mov.u64 %rd967, %rd860;
mov.u32 %r603, %r715;
mov.u32 %r715, %r71;
mov.u32 %r716, %r603;

BB102_151:
mov.u32 %r75, %r715;
mov.u32 %r707, %r716;
mov.u64 %rd150, %rd966;
mov.u64 %rd958, %rd967;
or.b64 %rd566, %rd936, %rd426;
and.b64 %rd567, %rd566, -4294967296;
setp.eq.s64	%p100, %rd567, 0;
@%p100 bra BB102_153;

div.s64 %rd778, %rd936, %rd426;
bra.uni BB102_154;

BB102_153:
cvt.u32.u64	%r301, %rd426;
cvt.u32.u64	%r302, %rd936;
div.u32 %r303, %r302, %r301;
cvt.u64.u32	%rd778, %r303;

BB102_154:
or.b64 %rd568, %rd133, %rd426;
and.b64 %rd569, %rd568, -4294967296;
setp.eq.s64	%p101, %rd569, 0;
@%p101 bra BB102_156;

div.s64 %rd779, %rd133, %rd426;
bra.uni BB102_157;

BB102_156:
cvt.u32.u64	%r304, %rd426;
cvt.u32.u64	%r305, %rd133;
div.u32 %r306, %r305, %r304;
cvt.u64.u32	%rd779, %r306;

BB102_157:
setp.ge.s64	%p102, %rd778, %rd779;
mov.u64 %rd965, %rd936;
mov.u64 %rd964, %rd133;
mov.u32 %r714, %r684;
mov.u32 %r713, %r70;
@%p102 bra BB102_159;

st.local.u64 [%rd4+80], %rd936;
st.local.u64 [%rd4+96], %rd133;
st.local.u32 [%rd4+88], %r684;
st.local.u32 [%rd4+104], %r70;
mov.u64 %rd838, %rd936;
mov.u64 %rd965, %rd133;
mov.u64 %rd964, %rd838;
mov.u32 %r579, %r684;
mov.u32 %r714, %r70;
mov.u32 %r713, %r579;

BB102_159:
mov.u32 %r77, %r713;
mov.u32 %r702, %r714;
mov.u64 %rd158, %rd964;
mov.u64 %rd953, %rd965;
or.b64 %rd570, %rd142, %rd426;
and.b64 %rd571, %rd570, -4294967296;
setp.eq.s64	%p103, %rd571, 0;
@%p103 bra BB102_161;

div.s64 %rd780, %rd142, %rd426;
bra.uni BB102_162;

BB102_161:
cvt.u32.u64	%r307, %rd426;
cvt.u32.u64	%r308, %rd142;
div.u32 %r309, %r308, %r307;
cvt.u64.u32	%rd780, %r309;

BB102_162:
or.b64 %rd572, %rd963, %rd426;
and.b64 %rd573, %rd572, -4294967296;
setp.eq.s64	%p104, %rd573, 0;
@%p104 bra BB102_164;

div.s64 %rd781, %rd963, %rd426;
bra.uni BB102_165;

BB102_164:
cvt.u32.u64	%r310, %rd426;
cvt.u32.u64	%r311, %rd963;
div.u32 %r312, %r311, %r310;
cvt.u64.u32	%rd781, %r312;

BB102_165:
setp.ge.s64	%p105, %rd780, %rd781;
mov.u64 %rd962, %rd142;
mov.u32 %r711, %r73;
@%p105 bra BB102_167;

st.local.u64 [%rd4], %rd142;
st.local.u64 [%rd4+16], %rd963;
st.local.u32 [%rd4+8], %r73;
st.local.u32 [%rd4+24], %r712;
mov.u64 %rd856, %rd963;
mov.u64 %rd963, %rd142;
mov.u64 %rd962, %rd856;
mov.u32 %r599, %r712;
mov.u32 %r712, %r73;
mov.u32 %r711, %r599;

BB102_167:
mov.u32 %r705, %r711;
mov.u32 %r700, %r712;
mov.u64 %rd956, %rd962;
mov.u64 %rd951, %rd963;
or.b64 %rd574, %rd150, %rd426;
and.b64 %rd575, %rd574, -4294967296;
setp.eq.s64	%p106, %rd575, 0;
@%p106 bra BB102_169;

div.s64 %rd782, %rd150, %rd426;
bra.uni BB102_170;

BB102_169:
cvt.u32.u64	%r313, %rd426;
cvt.u32.u64	%r314, %rd150;
div.u32 %r315, %r314, %r313;
cvt.u64.u32	%rd782, %r315;

BB102_170:
or.b64 %rd576, %rd960, %rd426;
and.b64 %rd577, %rd576, -4294967296;
setp.eq.s64	%p107, %rd577, 0;
@%p107 bra BB102_172;

div.s64 %rd783, %rd960, %rd426;
bra.uni BB102_173;

BB102_172:
cvt.u32.u64	%r316, %rd426;
cvt.u32.u64	%r317, %rd960;
div.u32 %r318, %r317, %r316;
cvt.u64.u32	%rd783, %r318;

BB102_173:
setp.ge.s64	%p108, %rd782, %rd783;
mov.u64 %rd961, %rd150;
mov.u32 %r710, %r75;
@%p108 bra BB102_175;

st.local.u64 [%rd4+32], %rd150;
st.local.u64 [%rd4+48], %rd960;
st.local.u32 [%rd4+40], %r75;
st.local.u32 [%rd4+56], %r709;
mov.u64 %rd868, %rd960;
mov.u64 %rd960, %rd150;
mov.u64 %rd961, %rd868;
mov.u32 %r611, %r709;
mov.u32 %r709, %r75;
mov.u32 %r710, %r611;

BB102_175:
mov.u32 %r81, %r709;
mov.u32 %r703, %r710;
mov.u64 %rd174, %rd960;
mov.u64 %rd954, %rd961;
or.b64 %rd578, %rd158, %rd426;
and.b64 %rd579, %rd578, -4294967296;
setp.eq.s64	%p109, %rd579, 0;
@%p109 bra BB102_177;

div.s64 %rd784, %rd158, %rd426;
bra.uni BB102_178;

BB102_177:
cvt.u32.u64	%r319, %rd426;
cvt.u32.u64	%r320, %rd158;
div.u32 %r321, %r320, %r319;
cvt.u64.u32	%rd784, %r321;

BB102_178:
or.b64 %rd580, %rd958, %rd426;
and.b64 %rd581, %rd580, -4294967296;
setp.eq.s64	%p110, %rd581, 0;
@%p110 bra BB102_180;

div.s64 %rd785, %rd958, %rd426;
bra.uni BB102_181;

BB102_180:
cvt.u32.u64	%r322, %rd426;
cvt.u32.u64	%r323, %rd958;
div.u32 %r324, %r323, %r322;
cvt.u64.u32	%rd785, %r324;

BB102_181:
setp.ge.s64	%p111, %rd784, %rd785;
mov.u64 %rd959, %rd158;
mov.u32 %r708, %r77;
@%p111 bra BB102_183;

st.local.u64 [%rd4+64], %rd158;
st.local.u64 [%rd4+80], %rd958;
st.local.u32 [%rd4+72], %r77;
st.local.u32 [%rd4+88], %r707;
mov.u64 %rd872, %rd958;
mov.u64 %rd958, %rd158;
mov.u64 %rd959, %rd872;
mov.u32 %r615, %r707;
mov.u32 %r707, %r77;
mov.u32 %r708, %r615;

BB102_183:
mov.u32 %r83, %r707;
mov.u32 %r82, %r708;
mov.u64 %rd182, %rd958;
mov.u64 %rd181, %rd959;
or.b64 %rd582, %rd174, %rd426;
and.b64 %rd583, %rd582, -4294967296;
setp.eq.s64	%p112, %rd583, 0;
@%p112 bra BB102_185;

div.s64 %rd786, %rd174, %rd426;
bra.uni BB102_186;

BB102_185:
cvt.u32.u64	%r325, %rd426;
cvt.u32.u64	%r326, %rd174;
div.u32 %r327, %r326, %r325;
cvt.u64.u32	%rd786, %r327;

BB102_186:
or.b64 %rd584, %rd956, %rd426;
and.b64 %rd585, %rd584, -4294967296;
setp.eq.s64	%p113, %rd585, 0;
@%p113 bra BB102_188;

div.s64 %rd787, %rd956, %rd426;
bra.uni BB102_189;

BB102_188:
cvt.u32.u64	%r328, %rd426;
cvt.u32.u64	%r329, %rd956;
div.u32 %r330, %r329, %r328;
cvt.u64.u32	%rd787, %r330;

BB102_189:
setp.ge.s64	%p114, %rd786, %rd787;
mov.u64 %rd957, %rd174;
mov.u32 %r706, %r81;
@%p114 bra BB102_191;

st.local.u64 [%rd4+16], %rd174;
st.local.u64 [%rd4+32], %rd956;
st.local.u32 [%rd4+24], %r81;
st.local.u32 [%rd4+40], %r705;
mov.u64 %rd882, %rd956;
mov.u64 %rd956, %rd174;
mov.u64 %rd957, %rd882;
mov.u32 %r625, %r705;
mov.u32 %r705, %r81;
mov.u32 %r706, %r625;

BB102_191:
mov.u32 %r85, %r705;
mov.u32 %r697, %r706;
mov.u64 %rd190, %rd956;
mov.u64 %rd948, %rd957;
or.b64 %rd586, %rd182, %rd426;
and.b64 %rd587, %rd586, -4294967296;
setp.eq.s64	%p115, %rd587, 0;
@%p115 bra BB102_193;

div.s64 %rd788, %rd182, %rd426;
bra.uni BB102_194;

BB102_193:
cvt.u32.u64	%r331, %rd426;
cvt.u32.u64	%r332, %rd182;
div.u32 %r333, %r332, %r331;
cvt.u64.u32	%rd788, %r333;

BB102_194:
or.b64 %rd588, %rd954, %rd426;
and.b64 %rd589, %rd588, -4294967296;
setp.eq.s64	%p116, %rd589, 0;
@%p116 bra BB102_196;

div.s64 %rd789, %rd954, %rd426;
bra.uni BB102_197;

BB102_196:
cvt.u32.u64	%r334, %rd426;
cvt.u32.u64	%r335, %rd954;
div.u32 %r336, %r335, %r334;
cvt.u64.u32	%rd789, %r336;

BB102_197:
setp.ge.s64	%p117, %rd788, %rd789;
mov.u64 %rd955, %rd182;
mov.u32 %r704, %r83;
@%p117 bra BB102_199;

st.local.u64 [%rd4+48], %rd182;
st.local.u64 [%rd4+64], %rd954;
st.local.u32 [%rd4+56], %r83;
st.local.u32 [%rd4+72], %r703;
mov.u64 %rd884, %rd954;
mov.u64 %rd954, %rd182;
mov.u64 %rd955, %rd884;
mov.u32 %r627, %r703;
mov.u32 %r703, %r83;
mov.u32 %r704, %r627;

BB102_199:
mov.u32 %r87, %r703;
mov.u32 %r695, %r704;
mov.u64 %rd198, %rd954;
mov.u64 %rd946, %rd955;
or.b64 %rd590, %rd953, %rd426;
and.b64 %rd591, %rd590, -4294967296;
setp.eq.s64	%p118, %rd591, 0;
@%p118 bra BB102_201;

div.s64 %rd790, %rd953, %rd426;
bra.uni BB102_202;

BB102_201:
cvt.u32.u64	%r337, %rd426;
cvt.u32.u64	%r338, %rd953;
div.u32 %r339, %r338, %r337;
cvt.u64.u32	%rd790, %r339;

BB102_202:
or.b64 %rd592, %rd181, %rd426;
and.b64 %rd593, %rd592, -4294967296;
setp.eq.s64	%p119, %rd593, 0;
@%p119 bra BB102_204;

div.s64 %rd791, %rd181, %rd426;
bra.uni BB102_205;

BB102_204:
cvt.u32.u64	%r340, %rd426;
cvt.u32.u64	%r341, %rd181;
div.u32 %r342, %r341, %r340;
cvt.u64.u32	%rd791, %r342;

BB102_205:
setp.ge.s64	%p120, %rd790, %rd791;
mov.u64 %rd952, %rd181;
mov.u32 %r701, %r82;
@%p120 bra BB102_207;

st.local.u64 [%rd4+80], %rd953;
st.local.u64 [%rd4+96], %rd181;
st.local.u32 [%rd4+88], %r702;
st.local.u32 [%rd4+104], %r82;
mov.u64 %rd876, %rd953;
mov.u64 %rd953, %rd181;
mov.u64 %rd952, %rd876;
mov.u32 %r619, %r702;
mov.u32 %r702, %r82;
mov.u32 %r701, %r619;

BB102_207:
mov.u32 %r89, %r701;
mov.u32 %r690, %r702;
mov.u64 %rd206, %rd952;
mov.u64 %rd941, %rd953;
or.b64 %rd594, %rd190, %rd426;
and.b64 %rd595, %rd594, -4294967296;
setp.eq.s64	%p121, %rd595, 0;
@%p121 bra BB102_209;

div.s64 %rd792, %rd190, %rd426;
bra.uni BB102_210;

BB102_209:
cvt.u32.u64	%r343, %rd426;
cvt.u32.u64	%r344, %rd190;
div.u32 %r345, %r344, %r343;
cvt.u64.u32	%rd792, %r345;

BB102_210:
or.b64 %rd596, %rd951, %rd426;
and.b64 %rd597, %rd596, -4294967296;
setp.eq.s64	%p122, %rd597, 0;
@%p122 bra BB102_212;

div.s64 %rd793, %rd951, %rd426;
bra.uni BB102_213;

BB102_212:
cvt.u32.u64	%r346, %rd426;
cvt.u32.u64	%r347, %rd951;
div.u32 %r348, %r347, %r346;
cvt.u64.u32	%rd793, %r348;

BB102_213:
setp.ge.s64	%p123, %rd792, %rd793;
mov.u64 %rd950, %rd190;
mov.u32 %r699, %r85;
@%p123 bra BB102_215;

st.local.u64 [%rd4], %rd190;
st.local.u64 [%rd4+16], %rd951;
st.local.u32 [%rd4+8], %r85;
st.local.u32 [%rd4+24], %r700;
mov.u64 %rd880, %rd951;
mov.u64 %rd951, %rd190;
mov.u64 %rd950, %rd880;
mov.u32 %r623, %r700;
mov.u32 %r700, %r85;
mov.u32 %r699, %r623;

BB102_215:
mov.u32 %r693, %r699;
mov.u32 %r687, %r700;
mov.u64 %rd944, %rd950;
mov.u64 %rd213, %rd951;
or.b64 %rd598, %rd198, %rd426;
and.b64 %rd599, %rd598, -4294967296;
setp.eq.s64	%p124, %rd599, 0;
@%p124 bra BB102_217;

div.s64 %rd794, %rd198, %rd426;
bra.uni BB102_218;

BB102_217:
cvt.u32.u64	%r349, %rd426;
cvt.u32.u64	%r350, %rd198;
div.u32 %r351, %r350, %r349;
cvt.u64.u32	%rd794, %r351;

BB102_218:
or.b64 %rd600, %rd948, %rd426;
and.b64 %rd601, %rd600, -4294967296;
setp.eq.s64	%p125, %rd601, 0;
@%p125 bra BB102_220;

div.s64 %rd795, %rd948, %rd426;
bra.uni BB102_221;

BB102_220:
cvt.u32.u64	%r352, %rd426;
cvt.u32.u64	%r353, %rd948;
div.u32 %r354, %r353, %r352;
cvt.u64.u32	%rd795, %r354;

BB102_221:
setp.ge.s64	%p126, %rd794, %rd795;
mov.u64 %rd949, %rd198;
mov.u32 %r698, %r87;
@%p126 bra BB102_223;

st.local.u64 [%rd4+32], %rd198;
st.local.u64 [%rd4+48], %rd948;
st.local.u32 [%rd4+40], %r87;
st.local.u32 [%rd4+56], %r697;
mov.u64 %rd892, %rd948;
mov.u64 %rd948, %rd198;
mov.u64 %rd949, %rd892;
mov.u32 %r635, %r697;
mov.u32 %r697, %r87;
mov.u32 %r698, %r635;

BB102_223:
mov.u32 %r93, %r697;
mov.u32 %r691, %r698;
mov.u64 %rd222, %rd948;
mov.u64 %rd942, %rd949;
or.b64 %rd602, %rd206, %rd426;
and.b64 %rd603, %rd602, -4294967296;
setp.eq.s64	%p127, %rd603, 0;
@%p127 bra BB102_225;

div.s64 %rd796, %rd206, %rd426;
bra.uni BB102_226;

BB102_225:
cvt.u32.u64	%r355, %rd426;
cvt.u32.u64	%r356, %rd206;
div.u32 %r357, %r356, %r355;
cvt.u64.u32	%rd796, %r357;

BB102_226:
or.b64 %rd604, %rd946, %rd426;
and.b64 %rd605, %rd604, -4294967296;
setp.eq.s64	%p128, %rd605, 0;
@%p128 bra BB102_228;

div.s64 %rd797, %rd946, %rd426;
bra.uni BB102_229;

BB102_228:
cvt.u32.u64	%r358, %rd426;
cvt.u32.u64	%r359, %rd946;
div.u32 %r360, %r359, %r358;
cvt.u64.u32	%rd797, %r360;

BB102_229:
setp.ge.s64	%p129, %rd796, %rd797;
mov.u64 %rd947, %rd206;
mov.u32 %r696, %r89;
@%p129 bra BB102_231;

st.local.u64 [%rd4+64], %rd206;
st.local.u64 [%rd4+80], %rd946;
st.local.u32 [%rd4+72], %r89;
st.local.u32 [%rd4+88], %r695;
mov.u64 %rd896, %rd946;
mov.u64 %rd946, %rd206;
mov.u64 %rd947, %rd896;
mov.u32 %r639, %r695;
mov.u32 %r695, %r89;
mov.u32 %r696, %r639;

BB102_231:
mov.u32 %r95, %r695;
mov.u32 %r94, %r696;
mov.u64 %rd230, %rd946;
mov.u64 %rd229, %rd947;
or.b64 %rd606, %rd222, %rd426;
and.b64 %rd607, %rd606, -4294967296;
setp.eq.s64	%p130, %rd607, 0;
@%p130 bra BB102_233;

div.s64 %rd798, %rd222, %rd426;
bra.uni BB102_234;

BB102_233:
cvt.u32.u64	%r361, %rd426;
cvt.u32.u64	%r362, %rd222;
div.u32 %r363, %r362, %r361;
cvt.u64.u32	%rd798, %r363;

BB102_234:
or.b64 %rd608, %rd944, %rd426;
and.b64 %rd609, %rd608, -4294967296;
setp.eq.s64	%p131, %rd609, 0;
@%p131 bra BB102_236;

div.s64 %rd799, %rd944, %rd426;
bra.uni BB102_237;

BB102_236:
cvt.u32.u64	%r364, %rd426;
cvt.u32.u64	%r365, %rd944;
div.u32 %r366, %r365, %r364;
cvt.u64.u32	%rd799, %r366;

BB102_237:
setp.ge.s64	%p132, %rd798, %rd799;
mov.u64 %rd945, %rd222;
mov.u32 %r694, %r93;
@%p132 bra BB102_239;

st.local.u64 [%rd4+16], %rd222;
st.local.u64 [%rd4+32], %rd944;
st.local.u32 [%rd4+24], %r93;
st.local.u32 [%rd4+40], %r693;
mov.u64 %rd905, %rd944;
mov.u64 %rd944, %rd222;
mov.u64 %rd945, %rd905;
mov.u32 %r649, %r693;
mov.u32 %r693, %r93;
mov.u32 %r694, %r649;

BB102_239:
mov.u32 %r97, %r693;
mov.u32 %r685, %r694;
mov.u64 %rd238, %rd944;
mov.u64 %rd937, %rd945;
or.b64 %rd610, %rd230, %rd426;
and.b64 %rd611, %rd610, -4294967296;
setp.eq.s64	%p133, %rd611, 0;
@%p133 bra BB102_241;

div.s64 %rd800, %rd230, %rd426;
bra.uni BB102_242;

BB102_241:
cvt.u32.u64	%r367, %rd426;
cvt.u32.u64	%r368, %rd230;
div.u32 %r369, %r368, %r367;
cvt.u64.u32	%rd800, %r369;

BB102_242:
or.b64 %rd612, %rd942, %rd426;
and.b64 %rd613, %rd612, -4294967296;
setp.eq.s64	%p134, %rd613, 0;
@%p134 bra BB102_244;

div.s64 %rd801, %rd942, %rd426;
bra.uni BB102_245;

BB102_244:
cvt.u32.u64	%r370, %rd426;
cvt.u32.u64	%r371, %rd942;
div.u32 %r372, %r371, %r370;
cvt.u64.u32	%rd801, %r372;

BB102_245:
setp.ge.s64	%p135, %rd800, %rd801;
mov.u64 %rd943, %rd230;
mov.u32 %r692, %r95;
@%p135 bra BB102_247;

st.local.u64 [%rd4+48], %rd230;
st.local.u64 [%rd4+64], %rd942;
st.local.u32 [%rd4+56], %r95;
st.local.u32 [%rd4+72], %r691;
mov.u64 %rd907, %rd942;
mov.u64 %rd942, %rd230;
mov.u64 %rd943, %rd907;
mov.u32 %r651, %r691;
mov.u32 %r691, %r95;
mov.u32 %r692, %r651;

BB102_247:
mov.u32 %r99, %r691;
mov.u32 %r682, %r692;
mov.u64 %rd246, %rd942;
mov.u64 %rd934, %rd943;
or.b64 %rd614, %rd941, %rd426;
and.b64 %rd615, %rd614, -4294967296;
setp.eq.s64	%p136, %rd615, 0;
@%p136 bra BB102_249;

div.s64 %rd802, %rd941, %rd426;
bra.uni BB102_250;

BB102_249:
cvt.u32.u64	%r373, %rd426;
cvt.u32.u64	%r374, %rd941;
div.u32 %r375, %r374, %r373;
cvt.u64.u32	%rd802, %r375;

BB102_250:
or.b64 %rd616, %rd229, %rd426;
and.b64 %rd617, %rd616, -4294967296;
setp.eq.s64	%p137, %rd617, 0;
@%p137 bra BB102_252;

div.s64 %rd803, %rd229, %rd426;
bra.uni BB102_253;

BB102_252:
cvt.u32.u64	%r376, %rd426;
cvt.u32.u64	%r377, %rd229;
div.u32 %r378, %r377, %r376;
cvt.u64.u32	%rd803, %r378;

BB102_253:
setp.ge.s64	%p138, %rd802, %rd803;
mov.u64 %rd940, %rd229;
mov.u32 %r689, %r94;
@%p138 bra BB102_255;

st.local.u64 [%rd4+80], %rd941;
st.local.u64 [%rd4+96], %rd229;
st.local.u32 [%rd4+88], %r690;
st.local.u32 [%rd4+104], %r94;
mov.u64 %rd900, %rd941;
mov.u64 %rd941, %rd229;
mov.u64 %rd940, %rd900;
mov.u32 %r643, %r690;
mov.u32 %r690, %r94;
mov.u32 %r689, %r643;

BB102_255:
mov.u32 %r101, %r689;
mov.u32 %r684, %r690;
mov.u64 %rd254, %rd940;
mov.u64 %rd936, %rd941;
or.b64 %rd618, %rd238, %rd426;
and.b64 %rd619, %rd618, -4294967296;
setp.eq.s64	%p139, %rd619, 0;
@%p139 bra BB102_257;

div.s64 %rd804, %rd238, %rd426;
bra.uni BB102_258;

BB102_257:
cvt.u32.u64	%r379, %rd426;
cvt.u32.u64	%r380, %rd238;
div.u32 %r381, %r380, %r379;
cvt.u64.u32	%rd804, %r381;

BB102_258:
or.b64 %rd620, %rd213, %rd426;
and.b64 %rd621, %rd620, -4294967296;
setp.eq.s64	%p140, %rd621, 0;
@%p140 bra BB102_260;

div.s64 %rd805, %rd213, %rd426;
bra.uni BB102_261;

BB102_260:
cvt.u32.u64	%r382, %rd426;
cvt.u32.u64	%r383, %rd213;
div.u32 %r384, %r383, %r382;
cvt.u64.u32	%rd805, %r384;

BB102_261:
setp.ge.s64	%p141, %rd804, %rd805;
mov.u64 %rd939, %rd238;
mov.u32 %r688, %r97;
@%p141 bra BB102_263;

st.local.u64 [%rd4], %rd238;
st.local.u64 [%rd4+16], %rd213;
st.local.u32 [%rd4+8], %r97;
st.local.u32 [%rd4+24], %r687;
mov.u64 %rd939, %rd213;
mov.u32 %r647, %r687;
mov.u32 %r687, %r97;
mov.u32 %r688, %r647;

BB102_263:
mov.u32 %r678, %r687;
mov.u32 %r679, %r688;
mov.u64 %rd931, %rd939;
or.b64 %rd622, %rd246, %rd426;
and.b64 %rd623, %rd622, -4294967296;
setp.eq.s64	%p142, %rd623, 0;
@%p142 bra BB102_265;

div.s64 %rd806, %rd246, %rd426;
bra.uni BB102_266;

BB102_265:
cvt.u32.u64	%r385, %rd426;
cvt.u32.u64	%r386, %rd246;
div.u32 %r387, %r386, %r385;
cvt.u64.u32	%rd806, %r387;

BB102_266:
or.b64 %rd624, %rd937, %rd426;
and.b64 %rd625, %rd624, -4294967296;
setp.eq.s64	%p143, %rd625, 0;
@%p143 bra BB102_268;

div.s64 %rd807, %rd937, %rd426;
bra.uni BB102_269;

BB102_268:
cvt.u32.u64	%r388, %rd426;
cvt.u32.u64	%r389, %rd937;
div.u32 %r390, %r389, %r388;
cvt.u64.u32	%rd807, %r390;

BB102_269:
setp.ge.s64	%p144, %rd806, %rd807;
mov.u64 %rd938, %rd246;
mov.u32 %r686, %r99;
@%p144 bra BB102_271;

st.local.u64 [%rd4+32], %rd246;
st.local.u64 [%rd4+48], %rd937;
st.local.u32 [%rd4+40], %r99;
st.local.u32 [%rd4+56], %r685;
mov.u64 %rd915, %rd937;
mov.u64 %rd937, %rd246;
mov.u64 %rd938, %rd915;
mov.u32 %r659, %r685;
mov.u32 %r685, %r99;
mov.u32 %r686, %r659;

BB102_271:
mov.u32 %r680, %r685;
mov.u32 %r681, %r686;
mov.u64 %rd932, %rd937;
mov.u64 %rd933, %rd938;
or.b64 %rd626, %rd254, %rd426;
and.b64 %rd627, %rd626, -4294967296;
setp.eq.s64	%p145, %rd627, 0;
@%p145 bra BB102_273;

div.s64 %rd808, %rd254, %rd426;
bra.uni BB102_274;

BB102_273:
cvt.u32.u64	%r391, %rd426;
cvt.u32.u64	%r392, %rd254;
div.u32 %r393, %r392, %r391;
cvt.u64.u32	%rd808, %r393;

BB102_274:
or.b64 %rd628, %rd934, %rd426;
and.b64 %rd629, %rd628, -4294967296;
setp.eq.s64	%p146, %rd629, 0;
@%p146 bra BB102_276;

div.s64 %rd809, %rd934, %rd426;
bra.uni BB102_277;

BB102_276:
cvt.u32.u64	%r394, %rd426;
cvt.u32.u64	%r395, %rd934;
div.u32 %r396, %r395, %r394;
cvt.u64.u32	%rd809, %r396;

BB102_277:
setp.ge.s64	%p147, %rd808, %rd809;
mov.u64 %rd935, %rd254;
mov.u32 %r683, %r101;
@%p147 bra BB102_279;

st.local.u64 [%rd4+64], %rd254;
st.local.u64 [%rd4+80], %rd934;
st.local.u32 [%rd4+72], %r101;
st.local.u32 [%rd4+88], %r682;
mov.u64 %rd918, %rd934;
mov.u64 %rd934, %rd254;
mov.u64 %rd935, %rd918;
mov.u32 %r663, %r682;
mov.u32 %r682, %r101;
mov.u32 %r683, %r663;

BB102_279:
mad.lo.s32 %r515, %r748, -7, %r1;
mad.lo.s32 %r398, %r748, 7, 7;
setp.gt.u32	%p148, %r398, %r1;
selp.b32	%r400, %r515, 7, %p148;
setp.eq.s32	%p149, %r400, 0;
@%p149 bra BB102_281;

ld.local.u64 %rd630, [%rd4];
st.global.u64 [%rd37], %rd630;
st.global.u32 [%rd37+8], %r678;

BB102_281:
setp.lt.u32	%p151, %r400, 2;
@%p151 bra BB102_283;

st.global.u64 [%rd37+16], %rd931;
st.global.u32 [%rd37+24], %r679;

BB102_283:
setp.lt.u32	%p153, %r400, 3;
@%p153 bra BB102_285;

st.global.u64 [%rd37+32], %rd932;
st.global.u32 [%rd37+40], %r680;

BB102_285:
setp.lt.u32	%p155, %r400, 4;
@%p155 bra BB102_287;

st.global.u64 [%rd37+48], %rd933;
st.global.u32 [%rd37+56], %r681;

BB102_287:
setp.lt.u32	%p157, %r400, 5;
@%p157 bra BB102_289;

st.global.u64 [%rd37+64], %rd934;
st.global.u32 [%rd37+72], %r682;

BB102_289:
setp.lt.u32	%p159, %r400, 6;
@%p159 bra BB102_291;

st.global.u64 [%rd37+80], %rd935;
st.global.u32 [%rd37+88], %r683;

BB102_291:
setp.lt.u32	%p161, %r400, 7;
@%p161 bra BB102_293;

st.global.u64 [%rd37+96], %rd936;
st.global.u32 [%rd37+104], %r684;

BB102_293:
ld.param.u64 %rd726, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24virtualized_smem_closureINS3_23stable_sort_each_detail29stable_sort_each_copy_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEENS_12zip_iteratorINS_5tupleINS_10device_ptrIlEENSC_IiEENS_9null_typeESF_SF_SF_SF_SF_SF_SF_EEEElSH_NS_6detail13compare_firstI9SliceCompEEEEPNSB_IliSF_SF_SF_SF_SF_SF_SF_SF_EEEEEEvT__param_0+24];
ld.param.u64 %rd725, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24virtualized_smem_closureINS3_23stable_sort_each_detail29stable_sort_each_copy_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEENS_12zip_iteratorINS_5tupleINS_10device_ptrIlEENSC_IiEENS_9null_typeESF_SF_SF_SF_SF_SF_SF_EEEElSH_NS_6detail13compare_firstI9SliceCompEEEEPNSB_IliSF_SF_SF_SF_SF_SF_SF_SF_EEEEEEvT__param_0+32];
cvta.to.global.u64 %rd282, %rd725;
cvta.to.global.u64 %rd283, %rd726;
bar.sync 0;
mad.lo.s32 %r516, %r748, -7, %r1;
mov.u32 %r428, 7;
min.u32 %r113, %r516, %r428;
mov.u32 %r745, 2;

BB102_294:
neg.s32 %r429, %r745;
and.b32 %r430, %r748, %r429;
add.s32 %r431, %r745, -1;
and.b32 %r432, %r431, %r748;
mul.lo.s32 %r433, %r432, 7;
min.u32 %r115, %r433, %r1;
mul.lo.s32 %r434, %r430, 7;
shr.u32 %r435, %r745, 1;
mul.lo.s32 %r436, %r435, 7;
min.u32 %r437, %r434, %r1;
add.s32 %r438, %r437, %r436;
min.u32 %r439, %r438, %r1;
add.s32 %r440, %r439, %r436;
min.u32 %r116, %r440, %r1;
sub.s32 %r441, %r439, %r437;
sub.s32 %r442, %r116, %r439;
cvt.u64.u32	%rd633, %r437;
add.s64 %rd288, %rd633, %rd1;
cvt.u64.u32	%rd289, %r439;
add.s64 %rd290, %rd289, %rd1;
setp.lt.u32	%p162, %r115, %r442;
sub.s32 %r443, %r115, %r442;
selp.b32	%r747, 0, %r443, %p162;
min.u32 %r746, %r441, %r115;
setp.ge.u32	%p163, %r747, %r746;
@%p163 bra BB102_303;

add.s32 %r119, %r115, -1;

BB102_296:
add.s32 %r444, %r746, %r747;
shr.u32 %r122, %r444, 1;
sub.s32 %r445, %r119, %r122;
cvt.u64.u32	%rd634, %r445;
add.s64 %rd635, %rd634, %rd290;
shl.b64 %rd636, %rd635, 4;
add.s64 %rd637, %rd5, %rd636;
ld.global.u64 %rd291, [%rd637];
or.b64 %rd638, %rd291, %rd426;
and.b64 %rd639, %rd638, -4294967296;
setp.eq.s64	%p164, %rd639, 0;
@%p164 bra BB102_298;
bra.uni BB102_297;

BB102_298:
cvt.u32.u64	%r446, %rd426;
cvt.u32.u64	%r447, %rd291;
div.u32 %r448, %r447, %r446;
cvt.u64.u32	%rd993, %r448;
bra.uni BB102_299;

BB102_297:
div.s64 %rd993, %rd291, %rd426;

BB102_299:
cvt.u64.u32	%rd640, %r122;
add.s64 %rd641, %rd288, %rd640;
shl.b64 %rd642, %rd641, 4;
add.s64 %rd643, %rd5, %rd642;
ld.global.u64 %rd295, [%rd643];
or.b64 %rd644, %rd295, %rd426;
and.b64 %rd645, %rd644, -4294967296;
setp.eq.s64	%p165, %rd645, 0;
@%p165 bra BB102_301;
bra.uni BB102_300;

BB102_301:
cvt.u32.u64	%r449, %rd426;
cvt.u32.u64	%r450, %rd295;
div.u32 %r451, %r450, %r449;
cvt.u64.u32	%rd994, %r451;
bra.uni BB102_302;

BB102_300:
div.s64 %rd994, %rd295, %rd426;

BB102_302:
add.s32 %r452, %r122, 1;
setp.lt.s64	%p166, %rd993, %rd994;
selp.b32	%r747, %r747, %r452, %p166;
selp.b32	%r746, %r122, %r746, %p166;
setp.lt.u32	%p167, %r747, %r746;
@%p167 bra BB102_296;

BB102_303:
cvt.u64.u32	%rd647, %r747;
add.s64 %rd299, %rd288, %rd647;
shl.b64 %rd648, %rd299, 4;
add.s64 %rd300, %rd5, %rd648;
shl.b64 %rd649, %rd290, 4;
add.s64 %rd301, %rd5, %rd649;
cvt.u64.u32	%rd650, %r115;
add.s64 %rd651, %rd650, %rd1;
add.s64 %rd652, %rd651, %rd289;
sub.s64 %rd302, %rd652, %rd647;
shl.b64 %rd653, %rd302, 4;
add.s64 %rd303, %rd5, %rd653;
cvt.u64.u32	%rd654, %r116;
add.s64 %rd655, %rd654, %rd1;
shl.b64 %rd656, %rd655, 4;
add.s64 %rd304, %rd5, %rd656;
mov.u64 %rd995, 0;
mov.pred %p168, 0;
@%p168 bra BB102_305;

BB102_304:
add.s64 %rd657, %rd2, %rd995;
mov.u16 %rs9, 0;
st.local.u8 [%rd657], %rs9;
add.s64 %rd995, %rd995, 1;
setp.lt.u64	%p169, %rd995, 16;
@%p169 bra BB102_304;

BB102_305:
ld.global.u64 %rd659, [%rd300];
ld.global.u32 %r453, [%rd300+8];
ld.global.v4.u8 {%rs10, %rs11, %rs12, %rs13}, [%rd300+12];
st.local.v4.u8 [%rd2+12], {%rs10, %rs11, %rs12, %rs13};
st.local.u32 [%rd2+8], %r453;
st.local.u64 [%rd2], %rd659;
mov.u64 %rd996, 0;
@%p168 bra BB102_307;

BB102_306:
add.s64 %rd660, %rd3, %rd996;
mov.u16 %rs18, 0;
st.local.u8 [%rd660], %rs18;
add.s64 %rd996, %rd996, 1;
setp.lt.u64	%p171, %rd996, 16;
@%p171 bra BB102_306;

BB102_307:
ld.global.u64 %rd661, [%rd303];
ld.global.u32 %r454, [%rd303+8];
ld.global.v4.u8 {%rs19, %rs20, %rs21, %rs22}, [%rd303+12];
st.local.v4.u8 [%rd3+12], {%rs19, %rs20, %rs21, %rs22};
st.local.u32 [%rd3+8], %r454;
st.local.u64 [%rd3], %rd661;
mov.pred %p223, -1;
setp.ge.u64	%p173, %rd303, %rd304;
@%p173 bra BB102_316;

mov.pred %p223, 0;
setp.ge.u64	%p175, %rd300, %rd301;
@%p175 bra BB102_316;

ld.local.u64 %rd309, [%rd3];
or.b64 %rd662, %rd309, %rd426;
and.b64 %rd663, %rd662, -4294967296;
setp.eq.s64	%p176, %rd663, 0;
@%p176 bra BB102_311;
bra.uni BB102_310;

BB102_311:
cvt.u32.u64	%r455, %rd426;
cvt.u32.u64	%r456, %rd309;
div.u32 %r457, %r456, %r455;
cvt.u64.u32	%rd997, %r457;
bra.uni BB102_312;

BB102_310:
div.s64 %rd997, %rd309, %rd426;

BB102_312:
ld.local.u64 %rd313, [%rd2];
or.b64 %rd664, %rd313, %rd426;
and.b64 %rd665, %rd664, -4294967296;
setp.eq.s64	%p177, %rd665, 0;
@%p177 bra BB102_314;
bra.uni BB102_313;

BB102_314:
cvt.u32.u64	%r458, %rd426;
cvt.u32.u64	%r459, %rd313;
div.u32 %r460, %r459, %r458;
cvt.u64.u32	%rd998, %r460;
bra.uni BB102_315;

BB102_313:
div.s64 %rd998, %rd313, %rd426;

BB102_315:
setp.ge.s64	%p223, %rd997, %rd998;

BB102_316:
selp.b64	%rd666, %rd2, %rd3, %p223;
ld.local.u64 %rd317, [%rd666];
ld.local.u32 %r126, [%rd666+8];
@%p223 bra BB102_318;
bra.uni BB102_317;

BB102_318:
add.s64 %rd671, %rd648, %rd5;
add.s64 %rd321, %rd671, 16;
ld.global.u64 %rd672, [%rd300+16];
st.local.u64 [%rd2], %rd672;
ld.global.u32 %r462, [%rd300+24];
st.local.u32 [%rd2+8], %r462;
mov.u64 %rd1031, %rd303;
mov.u64 %rd1032, %rd303;
mov.u64 %rd1055, %rd321;
mov.u64 %rd1056, %rd321;
bra.uni BB102_319;

BB102_317:
add.s64 %rd668, %rd653, %rd5;
add.s64 %rd320, %rd668, 16;
ld.global.u64 %rd669, [%rd303+16];
st.local.u64 [%rd3], %rd669;
ld.global.u32 %r461, [%rd303+24];
st.local.u32 [%rd3+8], %r461;
mov.u64 %rd1031, %rd320;
mov.u64 %rd1032, %rd320;
mov.u64 %rd1055, %rd300;
mov.u64 %rd1056, %rd300;

BB102_319:
mov.u64 %rd325, %rd1055;
mov.u64 %rd1054, %rd1056;
mov.u64 %rd323, %rd1031;
mov.u64 %rd1030, %rd1032;
mov.pred %p224, -1;
setp.ge.u64	%p179, %rd1030, %rd304;
@%p179 bra BB102_328;

mov.pred %p224, 0;
setp.ge.u64	%p181, %rd1054, %rd301;
@%p181 bra BB102_328;

ld.local.u64 %rd326, [%rd3];
or.b64 %rd673, %rd326, %rd426;
and.b64 %rd674, %rd673, -4294967296;
setp.eq.s64	%p182, %rd674, 0;
@%p182 bra BB102_323;
bra.uni BB102_322;

BB102_323:
cvt.u32.u64	%r463, %rd426;
cvt.u32.u64	%r464, %rd326;
div.u32 %r465, %r464, %r463;
cvt.u64.u32	%rd999, %r465;
bra.uni BB102_324;

BB102_322:
div.s64 %rd999, %rd326, %rd426;

BB102_324:
ld.local.u64 %rd330, [%rd2];
or.b64 %rd675, %rd330, %rd426;
and.b64 %rd676, %rd675, -4294967296;
setp.eq.s64	%p183, %rd676, 0;
@%p183 bra BB102_326;
bra.uni BB102_325;

BB102_326:
cvt.u32.u64	%r466, %rd426;
cvt.u32.u64	%r467, %rd330;
div.u32 %r468, %r467, %r466;
cvt.u64.u32	%rd1000, %r468;
bra.uni BB102_327;

BB102_325:
div.s64 %rd1000, %rd330, %rd426;

BB102_327:
setp.ge.s64	%p224, %rd999, %rd1000;

BB102_328:
selp.b64	%rd677, %rd2, %rd3, %p224;
ld.local.u64 %rd334, [%rd677];
ld.local.u32 %r127, [%rd677+8];
@%p224 bra BB102_330;
bra.uni BB102_329;

BB102_330:
add.s64 %rd1054, %rd1054, 16;
add.s64 %rd338, %rd325, 16;
ld.global.u64 %rd679, [%rd325+16];
st.local.u64 [%rd2], %rd679;
ld.global.u32 %r470, [%rd325+24];
st.local.u32 [%rd2+8], %r470;
mov.u64 %rd1029, %rd323;
mov.u64 %rd1053, %rd338;
bra.uni BB102_331;

BB102_329:
add.s64 %rd1030, %rd1030, 16;
add.s64 %rd336, %rd323, 16;
ld.global.u64 %rd678, [%rd323+16];
st.local.u64 [%rd3], %rd678;
ld.global.u32 %r469, [%rd323+24];
st.local.u32 [%rd3+8], %r469;
mov.u64 %rd1029, %rd336;
mov.u64 %rd1053, %rd325;

BB102_331:
mov.u64 %rd342, %rd1053;
mov.u64 %rd1052, %rd1054;
mov.u64 %rd340, %rd1029;
mov.u64 %rd1028, %rd1030;
mov.pred %p225, -1;
setp.ge.u64	%p185, %rd1028, %rd304;
@%p185 bra BB102_340;

mov.pred %p225, 0;
setp.ge.u64	%p187, %rd1052, %rd301;
@%p187 bra BB102_340;

ld.local.u64 %rd343, [%rd3];
or.b64 %rd680, %rd343, %rd426;
and.b64 %rd681, %rd680, -4294967296;
setp.eq.s64	%p188, %rd681, 0;
@%p188 bra BB102_335;
bra.uni BB102_334;

BB102_335:
cvt.u32.u64	%r471, %rd426;
cvt.u32.u64	%r472, %rd343;
div.u32 %r473, %r472, %r471;
cvt.u64.u32	%rd1001, %r473;
bra.uni BB102_336;

BB102_334:
div.s64 %rd1001, %rd343, %rd426;

BB102_336:
ld.local.u64 %rd347, [%rd2];
or.b64 %rd682, %rd347, %rd426;
and.b64 %rd683, %rd682, -4294967296;
setp.eq.s64	%p189, %rd683, 0;
@%p189 bra BB102_338;
bra.uni BB102_337;

BB102_338:
cvt.u32.u64	%r474, %rd426;
cvt.u32.u64	%r475, %rd347;
div.u32 %r476, %r475, %r474;
cvt.u64.u32	%rd1002, %r476;
bra.uni BB102_339;

BB102_337:
div.s64 %rd1002, %rd347, %rd426;

BB102_339:
setp.ge.s64	%p225, %rd1001, %rd1002;

BB102_340:
selp.b64	%rd684, %rd2, %rd3, %p225;
ld.local.u64 %rd351, [%rd684];
ld.local.u32 %r128, [%rd684+8];
@%p225 bra BB102_342;
bra.uni BB102_341;

BB102_342:
add.s64 %rd1052, %rd1052, 16;
add.s64 %rd355, %rd342, 16;
ld.global.u64 %rd686, [%rd342+16];
st.local.u64 [%rd2], %rd686;
ld.global.u32 %r478, [%rd342+24];
st.local.u32 [%rd2+8], %r478;
mov.u64 %rd1027, %rd340;
mov.u64 %rd1051, %rd355;
bra.uni BB102_343;

BB102_341:
add.s64 %rd1028, %rd1028, 16;
add.s64 %rd353, %rd340, 16;
ld.global.u64 %rd685, [%rd340+16];
st.local.u64 [%rd3], %rd685;
ld.global.u32 %r477, [%rd340+24];
st.local.u32 [%rd3+8], %r477;
mov.u64 %rd1027, %rd353;
mov.u64 %rd1051, %rd342;

BB102_343:
mov.u64 %rd359, %rd1051;
mov.u64 %rd1050, %rd1052;
mov.u64 %rd357, %rd1027;
mov.u64 %rd1026, %rd1028;
mov.pred %p226, -1;
setp.ge.u64	%p191, %rd1026, %rd304;
@%p191 bra BB102_352;

mov.pred %p226, 0;
setp.ge.u64	%p193, %rd1050, %rd301;
@%p193 bra BB102_352;

ld.local.u64 %rd360, [%rd3];
or.b64 %rd687, %rd360, %rd426;
and.b64 %rd688, %rd687, -4294967296;
setp.eq.s64	%p194, %rd688, 0;
@%p194 bra BB102_347;
bra.uni BB102_346;

BB102_347:
cvt.u32.u64	%r479, %rd426;
cvt.u32.u64	%r480, %rd360;
div.u32 %r481, %r480, %r479;
cvt.u64.u32	%rd1003, %r481;
bra.uni BB102_348;

BB102_346:
div.s64 %rd1003, %rd360, %rd426;

BB102_348:
ld.local.u64 %rd364, [%rd2];
or.b64 %rd689, %rd364, %rd426;
and.b64 %rd690, %rd689, -4294967296;
setp.eq.s64	%p195, %rd690, 0;
@%p195 bra BB102_350;
bra.uni BB102_349;

BB102_350:
cvt.u32.u64	%r482, %rd426;
cvt.u32.u64	%r483, %rd364;
div.u32 %r484, %r483, %r482;
cvt.u64.u32	%rd1004, %r484;
bra.uni BB102_351;

BB102_349:
div.s64 %rd1004, %rd364, %rd426;

BB102_351:
setp.ge.s64	%p226, %rd1003, %rd1004;

BB102_352:
selp.b64	%rd691, %rd2, %rd3, %p226;
ld.local.u64 %rd368, [%rd691];
ld.local.u32 %r129, [%rd691+8];
@%p226 bra BB102_354;
bra.uni BB102_353;

BB102_354:
add.s64 %rd1050, %rd1050, 16;
add.s64 %rd372, %rd359, 16;
ld.global.u64 %rd693, [%rd359+16];
st.local.u64 [%rd2], %rd693;
ld.global.u32 %r486, [%rd359+24];
st.local.u32 [%rd2+8], %r486;
mov.u64 %rd1025, %rd357;
mov.u64 %rd1049, %rd372;
bra.uni BB102_355;

BB102_353:
add.s64 %rd1026, %rd1026, 16;
add.s64 %rd370, %rd357, 16;
ld.global.u64 %rd692, [%rd357+16];
st.local.u64 [%rd3], %rd692;
ld.global.u32 %r485, [%rd357+24];
st.local.u32 [%rd3+8], %r485;
mov.u64 %rd1025, %rd370;
mov.u64 %rd1049, %rd359;

BB102_355:
mov.u64 %rd376, %rd1049;
mov.u64 %rd1048, %rd1050;
mov.u64 %rd374, %rd1025;
mov.u64 %rd1024, %rd1026;
mov.pred %p227, -1;
setp.ge.u64	%p197, %rd1024, %rd304;
@%p197 bra BB102_364;

mov.pred %p227, 0;
setp.ge.u64	%p199, %rd1048, %rd301;
@%p199 bra BB102_364;

ld.local.u64 %rd377, [%rd3];
or.b64 %rd694, %rd377, %rd426;
and.b64 %rd695, %rd694, -4294967296;
setp.eq.s64	%p200, %rd695, 0;
@%p200 bra BB102_359;
bra.uni BB102_358;

BB102_359:
cvt.u32.u64	%r487, %rd426;
cvt.u32.u64	%r488, %rd377;
div.u32 %r489, %r488, %r487;
cvt.u64.u32	%rd1005, %r489;
bra.uni BB102_360;

BB102_358:
div.s64 %rd1005, %rd377, %rd426;

BB102_360:
ld.local.u64 %rd381, [%rd2];
or.b64 %rd696, %rd381, %rd426;
and.b64 %rd697, %rd696, -4294967296;
setp.eq.s64	%p201, %rd697, 0;
@%p201 bra BB102_362;
bra.uni BB102_361;

BB102_362:
cvt.u32.u64	%r490, %rd426;
cvt.u32.u64	%r491, %rd381;
div.u32 %r492, %r491, %r490;
cvt.u64.u32	%rd1006, %r492;
bra.uni BB102_363;

BB102_361:
div.s64 %rd1006, %rd381, %rd426;

BB102_363:
setp.ge.s64	%p227, %rd1005, %rd1006;

BB102_364:
selp.b64	%rd698, %rd2, %rd3, %p227;
ld.local.u64 %rd385, [%rd698];
ld.local.u32 %r130, [%rd698+8];
@%p227 bra BB102_366;
bra.uni BB102_365;

BB102_366:
add.s64 %rd1048, %rd1048, 16;
add.s64 %rd389, %rd376, 16;
ld.global.u64 %rd700, [%rd376+16];
st.local.u64 [%rd2], %rd700;
ld.global.u32 %r494, [%rd376+24];
st.local.u32 [%rd2+8], %r494;
mov.u64 %rd1023, %rd374;
mov.u64 %rd1047, %rd389;
bra.uni BB102_367;

BB102_365:
add.s64 %rd1024, %rd1024, 16;
add.s64 %rd387, %rd374, 16;
ld.global.u64 %rd699, [%rd374+16];
st.local.u64 [%rd3], %rd699;
ld.global.u32 %r493, [%rd374+24];
st.local.u32 [%rd3+8], %r493;
mov.u64 %rd1023, %rd387;
mov.u64 %rd1047, %rd376;

BB102_367:
mov.u64 %rd393, %rd1047;
mov.u64 %rd1046, %rd1048;
mov.u64 %rd391, %rd1023;
mov.u64 %rd1022, %rd1024;
mov.pred %p228, -1;
setp.ge.u64	%p203, %rd1022, %rd304;
@%p203 bra BB102_376;

mov.pred %p228, 0;
setp.ge.u64	%p205, %rd1046, %rd301;
@%p205 bra BB102_376;

ld.local.u64 %rd394, [%rd3];
or.b64 %rd701, %rd394, %rd426;
and.b64 %rd702, %rd701, -4294967296;
setp.eq.s64	%p206, %rd702, 0;
@%p206 bra BB102_371;
bra.uni BB102_370;

BB102_371:
cvt.u32.u64	%r495, %rd426;
cvt.u32.u64	%r496, %rd394;
div.u32 %r497, %r496, %r495;
cvt.u64.u32	%rd1007, %r497;
bra.uni BB102_372;

BB102_370:
div.s64 %rd1007, %rd394, %rd426;

BB102_372:
ld.local.u64 %rd398, [%rd2];
or.b64 %rd703, %rd398, %rd426;
and.b64 %rd704, %rd703, -4294967296;
setp.eq.s64	%p207, %rd704, 0;
@%p207 bra BB102_374;
bra.uni BB102_373;

BB102_374:
cvt.u32.u64	%r498, %rd426;
cvt.u32.u64	%r499, %rd398;
div.u32 %r500, %r499, %r498;
cvt.u64.u32	%rd1008, %r500;
bra.uni BB102_375;

BB102_373:
div.s64 %rd1008, %rd398, %rd426;

BB102_375:
setp.ge.s64	%p228, %rd1007, %rd1008;

BB102_376:
selp.b64	%rd705, %rd2, %rd3, %p228;
ld.local.u64 %rd402, [%rd705];
ld.local.u32 %r131, [%rd705+8];
@%p228 bra BB102_378;
bra.uni BB102_377;

BB102_378:
add.s64 %rd1046, %rd1046, 16;
add.s64 %rd406, %rd393, 16;
ld.global.u64 %rd707, [%rd393+16];
st.local.u64 [%rd2], %rd707;
ld.global.u32 %r502, [%rd393+24];
st.local.u32 [%rd2+8], %r502;
mov.u64 %rd1021, %rd391;
mov.u64 %rd1045, %rd406;
bra.uni BB102_379;

BB102_377:
add.s64 %rd1022, %rd1022, 16;
add.s64 %rd404, %rd391, 16;
ld.global.u64 %rd706, [%rd391+16];
st.local.u64 [%rd3], %rd706;
ld.global.u32 %r501, [%rd391+24];
st.local.u32 [%rd3+8], %r501;
mov.u64 %rd1021, %rd404;
mov.u64 %rd1045, %rd393;

BB102_379:
mov.pred %p208, -1;
setp.ge.u64	%p209, %rd1022, %rd304;
mov.pred %p229, %p208;
@%p209 bra BB102_388;

setp.ge.u64	%p211, %rd1046, %rd301;
mov.pred %p229, %p168;
@%p211 bra BB102_388;

ld.local.u64 %rd411, [%rd3];
or.b64 %rd708, %rd411, %rd426;
and.b64 %rd709, %rd708, -4294967296;
setp.eq.s64	%p212, %rd709, 0;
@%p212 bra BB102_383;
bra.uni BB102_382;

BB102_383:
cvt.u32.u64	%r503, %rd426;
cvt.u32.u64	%r504, %rd411;
div.u32 %r505, %r504, %r503;
cvt.u64.u32	%rd1057, %r505;
bra.uni BB102_384;

BB102_382:
div.s64 %rd1057, %rd411, %rd426;

BB102_384:
ld.local.u64 %rd415, [%rd2];
or.b64 %rd710, %rd415, %rd426;
and.b64 %rd711, %rd710, -4294967296;
setp.eq.s64	%p213, %rd711, 0;
@%p213 bra BB102_386;
bra.uni BB102_385;

BB102_386:
cvt.u32.u64	%r506, %rd426;
cvt.u32.u64	%r507, %rd415;
div.u32 %r508, %r507, %r506;
cvt.u64.u32	%rd1058, %r508;
bra.uni BB102_387;

BB102_385:
div.s64 %rd1058, %rd415, %rd426;

BB102_387:
setp.ge.s64	%p229, %rd1057, %rd1058;

BB102_388:
selp.b64	%rd712, %rd2, %rd3, %p229;
ld.local.u64 %rd419, [%rd712];
ld.local.u32 %r132, [%rd712+8];
@%p229 bra BB102_390;
bra.uni BB102_389;

BB102_390:
ld.global.u64 %rd714, [%rd1045+16];
st.local.u64 [%rd2], %rd714;
ld.global.u32 %r510, [%rd1045+24];
st.local.u32 [%rd2+8], %r510;
bra.uni BB102_391;

BB102_389:
ld.global.u64 %rd713, [%rd1021+16];
st.local.u64 [%rd3], %rd713;
ld.global.u32 %r509, [%rd1021+24];
st.local.u32 [%rd3+8], %r509;

BB102_391:
setp.eq.s32	%p15, %r113, 0;
bar.sync 0;
@%p15 bra BB102_393;

st.global.u64 [%rd37], %rd317;
st.global.u32 [%rd37+8], %r126;

BB102_393:
setp.lt.u32	%p214, %r113, 2;
@%p214 bra BB102_395;

st.global.u64 [%rd37+16], %rd334;
st.global.u32 [%rd37+24], %r127;

BB102_395:
setp.lt.u32	%p215, %r113, 3;
@%p215 bra BB102_397;

st.global.u64 [%rd37+32], %rd351;
st.global.u32 [%rd37+40], %r128;

BB102_397:
setp.lt.u32	%p216, %r113, 4;
@%p216 bra BB102_399;

st.global.u64 [%rd37+48], %rd368;
st.global.u32 [%rd37+56], %r129;

BB102_399:
setp.lt.u32	%p217, %r113, 5;
@%p217 bra BB102_401;

st.global.u64 [%rd37+64], %rd385;
st.global.u32 [%rd37+72], %r130;

BB102_401:
setp.lt.u32	%p218, %r113, 6;
@%p218 bra BB102_403;

st.global.u64 [%rd37+80], %rd402;
st.global.u32 [%rd37+88], %r131;

BB102_403:
setp.lt.u32	%p219, %r113, 7;
@%p219 bra BB102_405;

st.global.u64 [%rd37+96], %rd419;
st.global.u32 [%rd37+104], %r132;

BB102_405:
bar.sync 0;
shl.b32 %r745, %r745, 1;
setp.lt.u32	%p220, %r745, 257;
@%p220 bra BB102_294;

setp.ge.u32	%p221, %r748, %r1;
@%p221 bra BB102_408;

BB102_407:
cvt.u64.u32	%rd715, %r748;
add.s64 %rd716, %rd715, %rd430;
shl.b64 %rd717, %rd716, 3;
add.s64 %rd718, %rd283, %rd717;
shl.b64 %rd719, %rd716, 2;
add.s64 %rd720, %rd282, %rd719;
add.s64 %rd721, %rd715, %rd1;
shl.b64 %rd722, %rd721, 4;
add.s64 %rd723, %rd5, %rd722;
ld.global.u64 %rd724, [%rd723];
st.global.u64 [%rd718], %rd724;
ld.global.u32 %r513, [%rd723+8];
st.global.u32 [%rd720], %r513;
add.s32 %r748, %r748, 256;
setp.lt.u32	%p222, %r748, %r1;
@%p222 bra BB102_407;

BB102_408:
bar.sync 0;
ret;
}


.visible .entry _ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_23stable_sort_each_detail29stable_sort_each_copy_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEENS_12zip_iteratorINS_5tupleINS_10device_ptrIlEENSB_IiEENS_9null_typeESE_SE_SE_SE_SE_SE_SE_EEEElSG_NS_6detail13compare_firstI9SliceCompEEEEEEvT_(
.param .align 8 .b8 _ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_23stable_sort_each_detail29stable_sort_each_copy_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEENS_12zip_iteratorINS_5tupleINS_10device_ptrIlEENSB_IiEENS_9null_typeESE_SE_SE_SE_SE_SE_SE_EEEElSG_NS_6detail13compare_firstI9SliceCompEEEEEEvT__param_0[48]
)
.maxntid 256, 1, 1
.minnctapersm 1
{
.local .align 8 .b8 __local_depot103[144];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<226>;
.reg .b16 %rs<25>;
.reg .b32 %r<759>;
.reg .b64 %rd<1065>;


mov.u64 %rd1064, __local_depot103;
cvta.local.u64 %SP, %rd1064;
ld.param.u64 %rd420, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_23stable_sort_each_detail29stable_sort_each_copy_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEENS_12zip_iteratorINS_5tupleINS_10device_ptrIlEENSB_IiEENS_9null_typeESE_SE_SE_SE_SE_SE_SE_EEEElSG_NS_6detail13compare_firstI9SliceCompEEEEEEvT__param_0+40];
ld.param.u64 %rd416, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_23stable_sort_each_detail29stable_sort_each_copy_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEENS_12zip_iteratorINS_5tupleINS_10device_ptrIlEENSB_IiEENS_9null_typeESE_SE_SE_SE_SE_SE_SE_EEEElSG_NS_6detail13compare_firstI9SliceCompEEEEEEvT__param_0+8];
ld.param.u64 %rd415, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_23stable_sort_each_detail29stable_sort_each_copy_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEENS_12zip_iteratorINS_5tupleINS_10device_ptrIlEENSB_IiEENS_9null_typeESE_SE_SE_SE_SE_SE_SE_EEEElSG_NS_6detail13compare_firstI9SliceCompEEEEEEvT__param_0];
ld.param.u64 %rd417, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_23stable_sort_each_detail29stable_sort_each_copy_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEENS_12zip_iteratorINS_5tupleINS_10device_ptrIlEENSB_IiEENS_9null_typeESE_SE_SE_SE_SE_SE_SE_EEEElSG_NS_6detail13compare_firstI9SliceCompEEEEEEvT__param_0+16];
mov.u32 %r137, %ctaid.x;
mul.lo.s32 %r138, %r137, 1792;
cvt.u64.u32	%rd421, %r138;
sub.s64 %rd422, %rd417, %rd421;
cvt.u32.u64	%r139, %rd422;
mov.u32 %r140, 1792;
min.u32 %r1, %r139, %r140;
add.u64 %rd423, %SP, 16;
cvta.to.local.u64 %rd1, %rd423;
add.u64 %rd424, %SP, 0;
cvta.to.local.u64 %rd2, %rd424;
add.u64 %rd425, %SP, 32;
cvta.to.local.u64 %rd3, %rd425;
cvta.to.global.u64 %rd426, %rd415;
cvta.to.global.u64 %rd427, %rd416;
setp.gt.u32	%p16, %r1, 1791;
mov.u32 %r758, %tid.x;
cvt.u64.u32	%rd428, %r758;
add.s64 %rd429, %rd428, %rd421;
shl.b64 %rd430, %rd429, 3;
add.s64 %rd4, %rd426, %rd430;
shl.b64 %rd431, %rd429, 2;
add.s64 %rd5, %rd427, %rd431;
@%p16 bra BB103_15;
bra.uni BB103_1;

BB103_15:
ld.global.u64 %rd754, [%rd4];
ld.global.u32 %r544, [%rd5];
ld.global.u64 %rd755, [%rd4+2048];
ld.global.u32 %r545, [%rd5+1024];
ld.global.u64 %rd757, [%rd4+4096];
ld.global.u32 %r546, [%rd5+2048];
ld.global.u64 %rd758, [%rd4+6144];
ld.global.u32 %r548, [%rd5+3072];
ld.global.u64 %rd760, [%rd4+8192];
ld.global.u32 %r549, [%rd5+4096];
ld.global.u64 %rd759, [%rd4+10240];
ld.global.u32 %r547, [%rd5+5120];
ld.global.u64 %rd756, [%rd4+12288];
ld.global.u32 %r526, [%rd5+6144];
bra.uni BB103_16;

BB103_1:
mov.u64 %rd432, 0;
mov.u32 %r141, 0;
setp.ge.u32	%p17, %r758, %r1;
mov.u32 %r555, %r141;
mov.u64 %rd766, %rd432;
@%p17 bra BB103_3;

ld.global.u64 %rd6, [%rd4];
ld.global.u32 %r3, [%rd5];
mov.u32 %r555, %r3;
mov.u64 %rd766, %rd6;

BB103_3:
mov.u64 %rd742, %rd766;
mov.u64 %rd754, %rd742;
mov.u32 %r532, %r555;
mov.u32 %r544, %r532;
add.s32 %r143, %r758, 256;
setp.ge.u32	%p18, %r143, %r1;
mov.u32 %r554, %r141;
mov.u64 %rd765, %rd432;
@%p18 bra BB103_5;

ld.global.u64 %rd765, [%rd4+2048];
ld.global.u32 %r554, [%rd5+1024];

BB103_5:
mov.u64 %rd755, %rd765;
mov.u32 %r545, %r554;
add.s32 %r145, %r758, 512;
setp.ge.u32	%p19, %r145, %r1;
mov.u32 %r553, %r141;
mov.u64 %rd764, %rd432;
@%p19 bra BB103_7;

ld.global.u64 %rd764, [%rd4+4096];
ld.global.u32 %r553, [%rd5+2048];

BB103_7:
mov.u64 %rd757, %rd764;
mov.u32 %r546, %r553;
add.s32 %r147, %r758, 768;
setp.ge.u32	%p20, %r147, %r1;
mov.u32 %r552, %r141;
mov.u64 %rd763, %rd432;
@%p20 bra BB103_9;

ld.global.u64 %rd763, [%rd4+6144];
ld.global.u32 %r552, [%rd5+3072];

BB103_9:
mov.u64 %rd758, %rd763;
mov.u32 %r548, %r552;
add.s32 %r149, %r758, 1024;
setp.ge.u32	%p21, %r149, %r1;
mov.u32 %r551, %r141;
mov.u64 %rd762, %rd432;
@%p21 bra BB103_11;

ld.global.u64 %rd762, [%rd4+8192];
ld.global.u32 %r551, [%rd5+4096];

BB103_11:
mov.u64 %rd760, %rd762;
mov.u32 %r549, %r551;
add.s32 %r151, %r758, 1280;
setp.ge.u32	%p22, %r151, %r1;
mov.u32 %r550, %r141;
mov.u64 %rd761, %rd432;
@%p22 bra BB103_13;

ld.global.u64 %rd761, [%rd4+10240];
ld.global.u32 %r550, [%rd5+5120];

BB103_13:
mov.u64 %rd759, %rd761;
mov.u32 %r547, %r550;
mov.u32 %r526, 0;
add.s32 %r153, %r758, 1536;
setp.ge.u32	%p23, %r153, %r1;
mov.u64 %rd756, %rd432;
@%p23 bra BB103_16;

ld.global.u64 %rd756, [%rd4+12288];
ld.global.u32 %r526, [%rd5+6144];

BB103_16:
@%p16 bra BB103_31;
bra.uni BB103_17;

BB103_31:
mov.u32 %r174, %tid.x;
mul.wide.u32 %rd460, %r174, 16;
mov.u64 %rd461, _ZN6thrust6system4cuda6detail4smemE;
add.s64 %rd462, %rd461, %rd460;
st.shared.u64 [%rd462], %rd754;
st.shared.u64 [%rd462+4096], %rd755;
st.shared.u64 [%rd462+8192], %rd757;
st.shared.u64 [%rd462+12288], %rd758;
st.shared.u64 [%rd462+16384], %rd760;
st.shared.u64 [%rd462+20480], %rd759;
st.shared.u64 [%rd462+24576], %rd756;
st.shared.u32 [%rd462+8], %r544;
st.shared.u32 [%rd462+4104], %r545;
st.shared.u32 [%rd462+8200], %r546;
st.shared.u32 [%rd462+12296], %r548;
st.shared.u32 [%rd462+16392], %r549;
st.shared.u32 [%rd462+20488], %r547;
st.shared.u32 [%rd462+24584], %r526;
bra.uni BB103_32;

BB103_17:
setp.ge.u32	%p25, %r758, %r1;
@%p25 bra BB103_19;

mul.wide.u32 %rd439, %r758, 16;
mov.u64 %rd440, _ZN6thrust6system4cuda6detail4smemE;
add.s64 %rd441, %rd440, %rd439;
st.shared.u64 [%rd441], %rd754;
st.shared.u32 [%rd441+8], %r544;

BB103_19:
add.s32 %r157, %r758, 256;
setp.ge.u32	%p26, %r157, %r1;
@%p26 bra BB103_21;

mul.wide.u32 %rd442, %r758, 16;
mov.u64 %rd443, _ZN6thrust6system4cuda6detail4smemE;
add.s64 %rd444, %rd443, %rd442;
st.shared.u64 [%rd444+4096], %rd755;
st.shared.u32 [%rd444+4104], %r545;

BB103_21:
add.s32 %r160, %r758, 512;
setp.ge.u32	%p27, %r160, %r1;
@%p27 bra BB103_23;

mul.wide.u32 %rd445, %r758, 16;
mov.u64 %rd446, _ZN6thrust6system4cuda6detail4smemE;
add.s64 %rd447, %rd446, %rd445;
st.shared.u64 [%rd447+8192], %rd757;
st.shared.u32 [%rd447+8200], %r546;

BB103_23:
add.s32 %r163, %r758, 768;
setp.ge.u32	%p28, %r163, %r1;
@%p28 bra BB103_25;

mul.wide.u32 %rd448, %r758, 16;
mov.u64 %rd449, _ZN6thrust6system4cuda6detail4smemE;
add.s64 %rd450, %rd449, %rd448;
st.shared.u64 [%rd450+12288], %rd758;
st.shared.u32 [%rd450+12296], %r548;

BB103_25:
add.s32 %r166, %r758, 1024;
setp.ge.u32	%p29, %r166, %r1;
@%p29 bra BB103_27;

mul.wide.u32 %rd451, %r758, 16;
mov.u64 %rd452, _ZN6thrust6system4cuda6detail4smemE;
add.s64 %rd453, %rd452, %rd451;
st.shared.u64 [%rd453+16384], %rd760;
st.shared.u32 [%rd453+16392], %r549;

BB103_27:
add.s32 %r169, %r758, 1280;
setp.ge.u32	%p30, %r169, %r1;
@%p30 bra BB103_29;

mul.wide.u32 %rd454, %r758, 16;
mov.u64 %rd455, _ZN6thrust6system4cuda6detail4smemE;
add.s64 %rd456, %rd455, %rd454;
st.shared.u64 [%rd456+20480], %rd759;
st.shared.u32 [%rd456+20488], %r547;

BB103_29:
add.s32 %r172, %r758, 1536;
setp.ge.u32	%p31, %r172, %r1;
@%p31 bra BB103_32;

mul.wide.u32 %rd457, %r758, 16;
mov.u64 %rd458, _ZN6thrust6system4cuda6detail4smemE;
add.s64 %rd459, %rd458, %rd457;
st.shared.u64 [%rd459+24576], %rd756;
st.shared.u32 [%rd459+24584], %r526;

BB103_32:
bar.sync 0;
mov.u64 %rd463, 0;
st.local.u64 [%rd3], %rd463;
st.local.u64 [%rd3+16], %rd463;
st.local.u64 [%rd3+32], %rd463;
st.local.u64 [%rd3+48], %rd463;
st.local.u64 [%rd3+64], %rd463;
st.local.u64 [%rd3+80], %rd463;
st.local.u64 [%rd3+96], %rd463;
mov.u32 %r175, 0;
st.local.u32 [%rd3+8], %r175;
st.local.u32 [%rd3+24], %r175;
st.local.u32 [%rd3+40], %r175;
st.local.u32 [%rd3+56], %r175;
st.local.u32 [%rd3+72], %r175;
st.local.u32 [%rd3+88], %r175;
st.local.u32 [%rd3+104], %r175;
mul.lo.s32 %r177, %r758, 7;
add.s32 %r178, %r177, 7;
setp.gt.u32	%p32, %r178, %r1;
mad.lo.s32 %r179, %r758, -7, %r1;
selp.b32	%r30, %r179, 7, %p32;
setp.eq.s32	%p33, %r30, 0;
mul.wide.u32 %rd464, %r177, 16;
mov.u64 %rd465, _ZN6thrust6system4cuda6detail4smemE;
add.s64 %rd34, %rd465, %rd464;
mov.u32 %r752, %r175;
@%p33 bra BB103_34;

ld.shared.u64 %rd466, [%rd34];
st.local.u64 [%rd3], %rd466;
ld.shared.u32 %r31, [%rd34+8];
st.local.u32 [%rd3+8], %r31;
mov.u32 %r752, %r31;

BB103_34:
mov.u32 %r561, %r752;
mov.u32 %r735, %r561;
setp.lt.u32	%p34, %r30, 2;
mov.u64 %rd1001, %rd463;
mov.u32 %r751, %r175;
@%p34 bra BB103_36;

ld.shared.u64 %rd35, [%rd34+16];
st.local.u64 [%rd3+16], %rd35;
ld.shared.u32 %r751, [%rd34+24];
st.local.u32 [%rd3+24], %r751;
mov.u64 %rd1001, %rd35;

BB103_36:
mov.u32 %r736, %r751;
mov.u64 %rd825, %rd1001;
mov.u64 %rd987, %rd825;
setp.lt.u32	%p35, %r30, 3;
mov.u64 %rd1000, %rd463;
mov.u32 %r750, %r175;
@%p35 bra BB103_38;

ld.shared.u64 %rd1000, [%rd34+32];
st.local.u64 [%rd3+32], %rd1000;
ld.shared.u32 %r750, [%rd34+40];
st.local.u32 [%rd3+40], %r750;

BB103_38:
mov.u32 %r737, %r750;
mov.u64 %rd989, %rd1000;
setp.lt.u32	%p36, %r30, 4;
mov.u64 %rd999, %rd463;
mov.u32 %r749, %r175;
@%p36 bra BB103_40;

ld.shared.u64 %rd999, [%rd34+48];
st.local.u64 [%rd3+48], %rd999;
ld.shared.u32 %r749, [%rd34+56];
st.local.u32 [%rd3+56], %r749;

BB103_40:
mov.u32 %r738, %r749;
mov.u64 %rd988, %rd999;
setp.lt.u32	%p37, %r30, 5;
mov.u64 %rd998, %rd463;
mov.u32 %r748, %r175;
@%p37 bra BB103_42;

ld.shared.u64 %rd998, [%rd34+64];
st.local.u64 [%rd3+64], %rd998;
ld.shared.u32 %r748, [%rd34+72];
st.local.u32 [%rd3+72], %r748;

BB103_42:
mov.u32 %r739, %r748;
mov.u64 %rd991, %rd998;
setp.lt.u32	%p38, %r30, 6;
mov.u64 %rd997, %rd463;
mov.u32 %r747, %r175;
@%p38 bra BB103_44;

ld.shared.u64 %rd997, [%rd34+80];
st.local.u64 [%rd3+80], %rd997;
ld.shared.u32 %r747, [%rd34+88];
st.local.u32 [%rd3+88], %r747;

BB103_44:
mov.u32 %r740, %r747;
mov.u64 %rd990, %rd997;
mov.u64 %rd1003, 0;
mov.u32 %r754, 0;
setp.lt.u32	%p39, %r30, 7;
@%p39 bra BB103_46;

ld.shared.u64 %rd1003, [%rd34+96];
st.local.u64 [%rd3+96], %rd1003;
ld.shared.u32 %r754, [%rd34+104];
st.local.u32 [%rd3+104], %r754;

BB103_46:
mov.u32 %r753, %r754;
mov.u64 %rd1002, %rd1003;
setp.gt.u32	%p40, %r30, 6;
@%p40 bra BB103_109;

ld.local.u64 %rd473, [%rd3];
ld.local.u32 %r186, [%rd3+8];
ld.local.v4.u8 {%rs1, %rs2, %rs3, %rs4}, [%rd3+12];
st.local.v4.u8 [%rd2+12], {%rs1, %rs2, %rs3, %rs4};
st.local.u32 [%rd2+8], %r186;
st.local.u64 [%rd2], %rd473;
@%p34 bra BB103_55;

ld.local.u64 %rd48, [%rd2];
or.b64 %rd478, %rd48, %rd420;
and.b64 %rd479, %rd478, -4294967296;
setp.eq.s64	%p42, %rd479, 0;
@%p42 bra BB103_50;

div.s64 %rd767, %rd48, %rd420;
bra.uni BB103_51;

BB103_50:
cvt.u32.u64	%r187, %rd420;
cvt.u32.u64	%r188, %rd48;
div.u32 %r189, %r188, %r187;
cvt.u64.u32	%rd767, %r189;

BB103_51:
or.b64 %rd480, %rd987, %rd420;
and.b64 %rd481, %rd480, -4294967296;
setp.eq.s64	%p43, %rd481, 0;
@%p43 bra BB103_53;

div.s64 %rd768, %rd987, %rd420;
bra.uni BB103_54;

BB103_53:
cvt.u32.u64	%r190, %rd420;
cvt.u32.u64	%r191, %rd987;
div.u32 %r192, %r191, %r190;
cvt.u64.u32	%rd768, %r192;

BB103_54:
setp.lt.s64	%p44, %rd767, %rd768;
selp.b64	%rd482, %rd987, %rd48, %p44;
add.s64 %rd483, %rd3, 16;
selp.b64	%rd486, %rd483, %rd2, %p44;
st.local.u64 [%rd2], %rd482;
ld.local.u32 %r193, [%rd486+8];
st.local.u32 [%rd2+8], %r193;

BB103_55:
mov.u32 %r194, %tid.x;
mad.lo.s32 %r195, %r194, 7, 7;
setp.gt.u32	%p45, %r195, %r1;
mad.lo.s32 %r196, %r194, -7, %r1;
selp.b32	%r197, %r196, 7, %p45;
setp.lt.u32	%p46, %r197, 3;
@%p46 bra BB103_63;

ld.local.u64 %rd55, [%rd2];
or.b64 %rd489, %rd55, %rd420;
and.b64 %rd490, %rd489, -4294967296;
setp.eq.s64	%p47, %rd490, 0;
@%p47 bra BB103_58;

div.s64 %rd769, %rd55, %rd420;
bra.uni BB103_59;

BB103_58:
cvt.u32.u64	%r198, %rd420;
cvt.u32.u64	%r199, %rd55;
div.u32 %r200, %r199, %r198;
cvt.u64.u32	%rd769, %r200;

BB103_59:
or.b64 %rd491, %rd989, %rd420;
and.b64 %rd492, %rd491, -4294967296;
setp.eq.s64	%p48, %rd492, 0;
@%p48 bra BB103_61;

div.s64 %rd770, %rd989, %rd420;
bra.uni BB103_62;

BB103_61:
cvt.u32.u64	%r201, %rd420;
cvt.u32.u64	%r202, %rd989;
div.u32 %r203, %r202, %r201;
cvt.u64.u32	%rd770, %r203;

BB103_62:
setp.lt.s64	%p49, %rd769, %rd770;
selp.b64	%rd493, %rd989, %rd55, %p49;
add.s64 %rd494, %rd3, 32;
selp.b64	%rd497, %rd494, %rd2, %p49;
st.local.u64 [%rd2], %rd493;
ld.local.u32 %r204, [%rd497+8];
st.local.u32 [%rd2+8], %r204;

BB103_63:
setp.lt.u32	%p51, %r197, 4;
@%p51 bra BB103_71;

ld.local.u64 %rd62, [%rd2];
or.b64 %rd500, %rd62, %rd420;
and.b64 %rd501, %rd500, -4294967296;
setp.eq.s64	%p52, %rd501, 0;
@%p52 bra BB103_66;

div.s64 %rd771, %rd62, %rd420;
bra.uni BB103_67;

BB103_66:
cvt.u32.u64	%r209, %rd420;
cvt.u32.u64	%r210, %rd62;
div.u32 %r211, %r210, %r209;
cvt.u64.u32	%rd771, %r211;

BB103_67:
or.b64 %rd502, %rd988, %rd420;
and.b64 %rd503, %rd502, -4294967296;
setp.eq.s64	%p53, %rd503, 0;
@%p53 bra BB103_69;

div.s64 %rd772, %rd988, %rd420;
bra.uni BB103_70;

BB103_69:
cvt.u32.u64	%r212, %rd420;
cvt.u32.u64	%r213, %rd988;
div.u32 %r214, %r213, %r212;
cvt.u64.u32	%rd772, %r214;

BB103_70:
setp.lt.s64	%p54, %rd771, %rd772;
selp.b64	%rd504, %rd988, %rd62, %p54;
add.s64 %rd505, %rd3, 48;
selp.b64	%rd508, %rd505, %rd2, %p54;
st.local.u64 [%rd2], %rd504;
ld.local.u32 %r215, [%rd508+8];
st.local.u32 [%rd2+8], %r215;

BB103_71:
setp.lt.u32	%p56, %r197, 5;
@%p56 bra BB103_79;

ld.local.u64 %rd69, [%rd2];
or.b64 %rd511, %rd69, %rd420;
and.b64 %rd512, %rd511, -4294967296;
setp.eq.s64	%p57, %rd512, 0;
@%p57 bra BB103_74;

div.s64 %rd773, %rd69, %rd420;
bra.uni BB103_75;

BB103_74:
cvt.u32.u64	%r220, %rd420;
cvt.u32.u64	%r221, %rd69;
div.u32 %r222, %r221, %r220;
cvt.u64.u32	%rd773, %r222;

BB103_75:
or.b64 %rd513, %rd991, %rd420;
and.b64 %rd514, %rd513, -4294967296;
setp.eq.s64	%p58, %rd514, 0;
@%p58 bra BB103_77;

div.s64 %rd774, %rd991, %rd420;
bra.uni BB103_78;

BB103_77:
cvt.u32.u64	%r223, %rd420;
cvt.u32.u64	%r224, %rd991;
div.u32 %r225, %r224, %r223;
cvt.u64.u32	%rd774, %r225;

BB103_78:
setp.lt.s64	%p59, %rd773, %rd774;
selp.b64	%rd515, %rd991, %rd69, %p59;
add.s64 %rd516, %rd3, 64;
selp.b64	%rd519, %rd516, %rd2, %p59;
st.local.u64 [%rd2], %rd515;
ld.local.u32 %r226, [%rd519+8];
st.local.u32 [%rd2+8], %r226;

BB103_79:
setp.lt.u32	%p61, %r197, 6;
@%p61 bra BB103_87;

ld.local.u64 %rd76, [%rd2];
or.b64 %rd522, %rd76, %rd420;
and.b64 %rd523, %rd522, -4294967296;
setp.eq.s64	%p62, %rd523, 0;
@%p62 bra BB103_82;

div.s64 %rd775, %rd76, %rd420;
bra.uni BB103_83;

BB103_82:
cvt.u32.u64	%r231, %rd420;
cvt.u32.u64	%r232, %rd76;
div.u32 %r233, %r232, %r231;
cvt.u64.u32	%rd775, %r233;

BB103_83:
or.b64 %rd524, %rd990, %rd420;
and.b64 %rd525, %rd524, -4294967296;
setp.eq.s64	%p63, %rd525, 0;
@%p63 bra BB103_85;

div.s64 %rd776, %rd990, %rd420;
bra.uni BB103_86;

BB103_85:
cvt.u32.u64	%r234, %rd420;
cvt.u32.u64	%r235, %rd990;
div.u32 %r236, %r235, %r234;
cvt.u64.u32	%rd776, %r236;

BB103_86:
setp.lt.s64	%p64, %rd775, %rd776;
selp.b64	%rd526, %rd990, %rd76, %p64;
add.s64 %rd527, %rd3, 80;
selp.b64	%rd530, %rd527, %rd2, %p64;
st.local.u64 [%rd2], %rd526;
ld.local.u32 %r237, [%rd530+8];
st.local.u32 [%rd2+8], %r237;

BB103_87:
setp.lt.u32	%p66, %r197, 7;
@%p66 bra BB103_95;

ld.local.u64 %rd83, [%rd2];
or.b64 %rd533, %rd83, %rd420;
and.b64 %rd534, %rd533, -4294967296;
setp.eq.s64	%p67, %rd534, 0;
@%p67 bra BB103_90;

div.s64 %rd777, %rd83, %rd420;
bra.uni BB103_91;

BB103_90:
cvt.u32.u64	%r242, %rd420;
cvt.u32.u64	%r243, %rd83;
div.u32 %r244, %r243, %r242;
cvt.u64.u32	%rd777, %r244;

BB103_91:
or.b64 %rd535, %rd1002, %rd420;
and.b64 %rd536, %rd535, -4294967296;
setp.eq.s64	%p68, %rd536, 0;
@%p68 bra BB103_93;

div.s64 %rd778, %rd1002, %rd420;
bra.uni BB103_94;

BB103_93:
cvt.u32.u64	%r245, %rd420;
cvt.u32.u64	%r246, %rd1002;
div.u32 %r247, %r246, %r245;
cvt.u64.u32	%rd778, %r247;

BB103_94:
setp.lt.s64	%p69, %rd777, %rd778;
selp.b64	%rd537, %rd1002, %rd83, %p69;
add.s64 %rd538, %rd3, 96;
selp.b64	%rd541, %rd538, %rd2, %p69;
st.local.u64 [%rd2], %rd537;
ld.local.u32 %r248, [%rd541+8];
st.local.u32 [%rd2+8], %r248;

BB103_95:
setp.ne.s32	%p71, %r197, 0;
mov.u32 %r746, %r735;
@%p71 bra BB103_97;

ld.local.u64 %rd544, [%rd2];
st.local.u64 [%rd3], %rd544;
ld.local.u32 %r746, [%rd2+8];
st.local.u32 [%rd3+8], %r746;

BB103_97:
mov.u32 %r735, %r746;
setp.gt.u32	%p73, %r197, 1;
mov.u64 %rd996, %rd987;
mov.u32 %r745, %r736;
@%p73 bra BB103_99;

ld.local.u64 %rd996, [%rd2];
st.local.u64 [%rd3+16], %rd996;
ld.local.u32 %r745, [%rd2+8];
st.local.u32 [%rd3+24], %r745;

BB103_99:
mov.u32 %r736, %r745;
mov.u64 %rd987, %rd996;
setp.gt.u32	%p75, %r197, 2;
mov.u64 %rd995, %rd989;
mov.u32 %r744, %r737;
@%p75 bra BB103_101;

ld.local.u64 %rd995, [%rd2];
st.local.u64 [%rd3+32], %rd995;
ld.local.u32 %r744, [%rd2+8];
st.local.u32 [%rd3+40], %r744;

BB103_101:
mov.u32 %r737, %r744;
mov.u64 %rd989, %rd995;
setp.gt.u32	%p77, %r197, 3;
mov.u64 %rd994, %rd988;
mov.u32 %r743, %r738;
@%p77 bra BB103_103;

ld.local.u64 %rd994, [%rd2];
st.local.u64 [%rd3+48], %rd994;
ld.local.u32 %r743, [%rd2+8];
st.local.u32 [%rd3+56], %r743;

BB103_103:
mov.u32 %r738, %r743;
mov.u64 %rd988, %rd994;
setp.gt.u32	%p79, %r197, 4;
mov.u64 %rd993, %rd991;
mov.u32 %r742, %r739;
@%p79 bra BB103_105;

ld.local.u64 %rd993, [%rd2];
st.local.u64 [%rd3+64], %rd993;
ld.local.u32 %r742, [%rd2+8];
st.local.u32 [%rd3+72], %r742;

BB103_105:
mov.u32 %r739, %r742;
mov.u64 %rd991, %rd993;
setp.gt.u32	%p81, %r197, 5;
mov.u64 %rd992, %rd990;
mov.u32 %r741, %r740;
@%p81 bra BB103_107;

ld.local.u64 %rd992, [%rd2];
st.local.u64 [%rd3+80], %rd992;
ld.local.u32 %r741, [%rd2+8];
st.local.u32 [%rd3+88], %r741;

BB103_107:
mov.u32 %r740, %r741;
mov.u64 %rd990, %rd992;
setp.gt.u32	%p83, %r197, 6;
@%p83 bra BB103_109;

ld.local.u64 %rd1002, [%rd2];
st.local.u64 [%rd3+96], %rd1002;
ld.local.u32 %r753, [%rd2+8];
st.local.u32 [%rd3+104], %r753;

BB103_109:
mov.u32 %r688, %r735;
mov.u32 %r689, %r736;
mov.u32 %r690, %r737;
mov.u32 %r691, %r738;
mov.u32 %r692, %r739;
mov.u32 %r693, %r740;
mov.u32 %r694, %r753;
mov.u64 %rd942, %rd987;
mov.u64 %rd944, %rd988;
mov.u64 %rd943, %rd989;
mov.u64 %rd946, %rd990;
mov.u64 %rd945, %rd991;
mov.u64 %rd947, %rd1002;
mul.lo.s32 %r521, %r758, 7;
setp.ge.u32	%p84, %r521, %r1;
@%p84 bra BB103_278;

or.b64 %rd557, %rd942, %rd420;
and.b64 %rd558, %rd557, -4294967296;
setp.eq.s64	%p85, %rd558, 0;
@%p85 bra BB103_112;

div.s64 %rd779, %rd942, %rd420;
bra.uni BB103_113;

BB103_112:
cvt.u32.u64	%r278, %rd420;
cvt.u32.u64	%r279, %rd942;
div.u32 %r280, %r279, %r278;
cvt.u64.u32	%rd779, %r280;

BB103_113:
ld.local.u64 %rd110, [%rd3];
or.b64 %rd559, %rd110, %rd420;
and.b64 %rd560, %rd559, -4294967296;
setp.eq.s64	%p86, %rd560, 0;
@%p86 bra BB103_115;

div.s64 %rd780, %rd110, %rd420;
bra.uni BB103_116;

BB103_115:
cvt.u32.u64	%r281, %rd420;
cvt.u32.u64	%r282, %rd110;
div.u32 %r283, %r282, %r281;
cvt.u64.u32	%rd780, %r283;

BB103_116:
setp.ge.s64	%p87, %rd779, %rd780;
mov.u64 %rd985, %rd942;
mov.u64 %rd986, %rd110;
mov.u32 %r733, %r689;
mov.u32 %r734, %r688;
@%p87 bra BB103_118;

st.local.u64 [%rd3], %rd942;
st.local.u64 [%rd3+16], %rd110;
st.local.u32 [%rd3+8], %r689;
st.local.u32 [%rd3+24], %r688;
mov.u64 %rd864, %rd942;
mov.u64 %rd985, %rd110;
mov.u64 %rd986, %rd864;
mov.u32 %r734, %r689;
mov.u32 %r733, %r688;

BB103_118:
mov.u32 %r727, %r733;
mov.u32 %r722, %r734;
mov.u64 %rd979, %rd985;
mov.u64 %rd974, %rd986;
or.b64 %rd561, %rd944, %rd420;
and.b64 %rd562, %rd561, -4294967296;
setp.eq.s64	%p88, %rd562, 0;
@%p88 bra BB103_120;

div.s64 %rd781, %rd944, %rd420;
bra.uni BB103_121;

BB103_120:
cvt.u32.u64	%r284, %rd420;
cvt.u32.u64	%r285, %rd944;
div.u32 %r286, %r285, %r284;
cvt.u64.u32	%rd781, %r286;

BB103_121:
or.b64 %rd563, %rd943, %rd420;
and.b64 %rd564, %rd563, -4294967296;
setp.eq.s64	%p89, %rd564, 0;
@%p89 bra BB103_123;

div.s64 %rd782, %rd943, %rd420;
bra.uni BB103_124;

BB103_123:
cvt.u32.u64	%r287, %rd420;
cvt.u32.u64	%r288, %rd943;
div.u32 %r289, %r288, %r287;
cvt.u64.u32	%rd782, %r289;

BB103_124:
setp.ge.s64	%p90, %rd781, %rd782;
mov.u64 %rd983, %rd943;
mov.u64 %rd984, %rd944;
mov.u32 %r732, %r691;
mov.u32 %r731, %r690;
@%p90 bra BB103_126;

st.local.u64 [%rd3+32], %rd944;
st.local.u64 [%rd3+48], %rd943;
st.local.u32 [%rd3+40], %r691;
st.local.u32 [%rd3+56], %r690;
mov.u64 %rd984, %rd943;
mov.u64 %rd983, %rd944;
mov.u32 %r731, %r691;
mov.u32 %r732, %r690;

BB103_126:
mov.u32 %r69, %r731;
mov.u32 %r725, %r732;
mov.u64 %rd123, %rd983;
mov.u64 %rd977, %rd984;
or.b64 %rd565, %rd946, %rd420;
and.b64 %rd566, %rd565, -4294967296;
setp.eq.s64	%p91, %rd566, 0;
@%p91 bra BB103_128;

div.s64 %rd783, %rd946, %rd420;
bra.uni BB103_129;

BB103_128:
cvt.u32.u64	%r290, %rd420;
cvt.u32.u64	%r291, %rd946;
div.u32 %r292, %r291, %r290;
cvt.u64.u32	%rd783, %r292;

BB103_129:
or.b64 %rd567, %rd945, %rd420;
and.b64 %rd568, %rd567, -4294967296;
setp.eq.s64	%p92, %rd568, 0;
@%p92 bra BB103_131;

div.s64 %rd784, %rd945, %rd420;
bra.uni BB103_132;

BB103_131:
cvt.u32.u64	%r293, %rd420;
cvt.u32.u64	%r294, %rd945;
div.u32 %r295, %r294, %r293;
cvt.u64.u32	%rd784, %r295;

BB103_132:
setp.ge.s64	%p93, %rd783, %rd784;
mov.u64 %rd981, %rd945;
mov.u64 %rd982, %rd946;
mov.u32 %r730, %r693;
mov.u32 %r729, %r692;
@%p93 bra BB103_134;

st.local.u64 [%rd3+64], %rd946;
st.local.u64 [%rd3+80], %rd945;
st.local.u32 [%rd3+72], %r693;
st.local.u32 [%rd3+88], %r692;
mov.u64 %rd982, %rd945;
mov.u64 %rd981, %rd946;
mov.u32 %r729, %r693;
mov.u32 %r730, %r692;

BB103_134:
mov.u32 %r71, %r729;
mov.u32 %r70, %r730;
mov.u64 %rd131, %rd981;
mov.u64 %rd130, %rd982;
or.b64 %rd569, %rd123, %rd420;
and.b64 %rd570, %rd569, -4294967296;
setp.eq.s64	%p94, %rd570, 0;
@%p94 bra BB103_136;

div.s64 %rd785, %rd123, %rd420;
bra.uni BB103_137;

BB103_136:
cvt.u32.u64	%r296, %rd420;
cvt.u32.u64	%r297, %rd123;
div.u32 %r298, %r297, %r296;
cvt.u64.u32	%rd785, %r298;

BB103_137:
or.b64 %rd571, %rd979, %rd420;
and.b64 %rd572, %rd571, -4294967296;
setp.eq.s64	%p95, %rd572, 0;
@%p95 bra BB103_139;

div.s64 %rd786, %rd979, %rd420;
bra.uni BB103_140;

BB103_139:
cvt.u32.u64	%r299, %rd420;
cvt.u32.u64	%r300, %rd979;
div.u32 %r301, %r300, %r299;
cvt.u64.u32	%rd786, %r301;

BB103_140:
setp.ge.s64	%p96, %rd785, %rd786;
mov.u64 %rd980, %rd123;
mov.u32 %r728, %r69;
@%p96 bra BB103_142;

st.local.u64 [%rd3+16], %rd123;
st.local.u64 [%rd3+32], %rd979;
st.local.u32 [%rd3+24], %r69;
st.local.u32 [%rd3+40], %r727;
mov.u64 %rd869, %rd979;
mov.u64 %rd979, %rd123;
mov.u64 %rd980, %rd869;
mov.u32 %r611, %r727;
mov.u32 %r727, %r69;
mov.u32 %r728, %r611;

BB103_142:
mov.u32 %r73, %r727;
mov.u32 %r719, %r728;
mov.u64 %rd139, %rd979;
mov.u64 %rd971, %rd980;
or.b64 %rd573, %rd131, %rd420;
and.b64 %rd574, %rd573, -4294967296;
setp.eq.s64	%p97, %rd574, 0;
@%p97 bra BB103_144;

div.s64 %rd787, %rd131, %rd420;
bra.uni BB103_145;

BB103_144:
cvt.u32.u64	%r302, %rd420;
cvt.u32.u64	%r303, %rd131;
div.u32 %r304, %r303, %r302;
cvt.u64.u32	%rd787, %r304;

BB103_145:
or.b64 %rd575, %rd977, %rd420;
and.b64 %rd576, %rd575, -4294967296;
setp.eq.s64	%p98, %rd576, 0;
@%p98 bra BB103_147;

div.s64 %rd788, %rd977, %rd420;
bra.uni BB103_148;

BB103_147:
cvt.u32.u64	%r305, %rd420;
cvt.u32.u64	%r306, %rd977;
div.u32 %r307, %r306, %r305;
cvt.u64.u32	%rd788, %r307;

BB103_148:
setp.ge.s64	%p99, %rd787, %rd788;
mov.u64 %rd978, %rd131;
mov.u32 %r726, %r71;
@%p99 bra BB103_150;

st.local.u64 [%rd3+48], %rd131;
st.local.u64 [%rd3+64], %rd977;
st.local.u32 [%rd3+56], %r71;
st.local.u32 [%rd3+72], %r725;
mov.u64 %rd871, %rd977;
mov.u64 %rd977, %rd131;
mov.u64 %rd978, %rd871;
mov.u32 %r613, %r725;
mov.u32 %r725, %r71;
mov.u32 %r726, %r613;

BB103_150:
mov.u32 %r75, %r725;
mov.u32 %r717, %r726;
mov.u64 %rd147, %rd977;
mov.u64 %rd969, %rd978;
or.b64 %rd577, %rd947, %rd420;
and.b64 %rd578, %rd577, -4294967296;
setp.eq.s64	%p100, %rd578, 0;
@%p100 bra BB103_152;

div.s64 %rd789, %rd947, %rd420;
bra.uni BB103_153;

BB103_152:
cvt.u32.u64	%r308, %rd420;
cvt.u32.u64	%r309, %rd947;
div.u32 %r310, %r309, %r308;
cvt.u64.u32	%rd789, %r310;

BB103_153:
or.b64 %rd579, %rd130, %rd420;
and.b64 %rd580, %rd579, -4294967296;
setp.eq.s64	%p101, %rd580, 0;
@%p101 bra BB103_155;

div.s64 %rd790, %rd130, %rd420;
bra.uni BB103_156;

BB103_155:
cvt.u32.u64	%r311, %rd420;
cvt.u32.u64	%r312, %rd130;
div.u32 %r313, %r312, %r311;
cvt.u64.u32	%rd790, %r313;

BB103_156:
setp.ge.s64	%p102, %rd789, %rd790;
mov.u64 %rd976, %rd947;
mov.u64 %rd975, %rd130;
mov.u32 %r724, %r694;
mov.u32 %r723, %r70;
@%p102 bra BB103_158;

st.local.u64 [%rd3+80], %rd947;
st.local.u64 [%rd3+96], %rd130;
st.local.u32 [%rd3+88], %r694;
st.local.u32 [%rd3+104], %r70;
mov.u64 %rd849, %rd947;
mov.u64 %rd976, %rd130;
mov.u64 %rd975, %rd849;
mov.u32 %r589, %r694;
mov.u32 %r724, %r70;
mov.u32 %r723, %r589;

BB103_158:
mov.u32 %r77, %r723;
mov.u32 %r712, %r724;
mov.u64 %rd155, %rd975;
mov.u64 %rd964, %rd976;
or.b64 %rd581, %rd139, %rd420;
and.b64 %rd582, %rd581, -4294967296;
setp.eq.s64	%p103, %rd582, 0;
@%p103 bra BB103_160;

div.s64 %rd791, %rd139, %rd420;
bra.uni BB103_161;

BB103_160:
cvt.u32.u64	%r314, %rd420;
cvt.u32.u64	%r315, %rd139;
div.u32 %r316, %r315, %r314;
cvt.u64.u32	%rd791, %r316;

BB103_161:
or.b64 %rd583, %rd974, %rd420;
and.b64 %rd584, %rd583, -4294967296;
setp.eq.s64	%p104, %rd584, 0;
@%p104 bra BB103_163;

div.s64 %rd792, %rd974, %rd420;
bra.uni BB103_164;

BB103_163:
cvt.u32.u64	%r317, %rd420;
cvt.u32.u64	%r318, %rd974;
div.u32 %r319, %r318, %r317;
cvt.u64.u32	%rd792, %r319;

BB103_164:
setp.ge.s64	%p105, %rd791, %rd792;
mov.u64 %rd973, %rd139;
mov.u32 %r721, %r73;
@%p105 bra BB103_166;

st.local.u64 [%rd3], %rd139;
st.local.u64 [%rd3+16], %rd974;
st.local.u32 [%rd3+8], %r73;
st.local.u32 [%rd3+24], %r722;
mov.u64 %rd867, %rd974;
mov.u64 %rd974, %rd139;
mov.u64 %rd973, %rd867;
mov.u32 %r609, %r722;
mov.u32 %r722, %r73;
mov.u32 %r721, %r609;

BB103_166:
mov.u32 %r715, %r721;
mov.u32 %r710, %r722;
mov.u64 %rd967, %rd973;
mov.u64 %rd962, %rd974;
or.b64 %rd585, %rd147, %rd420;
and.b64 %rd586, %rd585, -4294967296;
setp.eq.s64	%p106, %rd586, 0;
@%p106 bra BB103_168;

div.s64 %rd793, %rd147, %rd420;
bra.uni BB103_169;

BB103_168:
cvt.u32.u64	%r320, %rd420;
cvt.u32.u64	%r321, %rd147;
div.u32 %r322, %r321, %r320;
cvt.u64.u32	%rd793, %r322;

BB103_169:
or.b64 %rd587, %rd971, %rd420;
and.b64 %rd588, %rd587, -4294967296;
setp.eq.s64	%p107, %rd588, 0;
@%p107 bra BB103_171;

div.s64 %rd794, %rd971, %rd420;
bra.uni BB103_172;

BB103_171:
cvt.u32.u64	%r323, %rd420;
cvt.u32.u64	%r324, %rd971;
div.u32 %r325, %r324, %r323;
cvt.u64.u32	%rd794, %r325;

BB103_172:
setp.ge.s64	%p108, %rd793, %rd794;
mov.u64 %rd972, %rd147;
mov.u32 %r720, %r75;
@%p108 bra BB103_174;

st.local.u64 [%rd3+32], %rd147;
st.local.u64 [%rd3+48], %rd971;
st.local.u32 [%rd3+40], %r75;
st.local.u32 [%rd3+56], %r719;
mov.u64 %rd879, %rd971;
mov.u64 %rd971, %rd147;
mov.u64 %rd972, %rd879;
mov.u32 %r621, %r719;
mov.u32 %r719, %r75;
mov.u32 %r720, %r621;

BB103_174:
mov.u32 %r81, %r719;
mov.u32 %r713, %r720;
mov.u64 %rd171, %rd971;
mov.u64 %rd965, %rd972;
or.b64 %rd589, %rd155, %rd420;
and.b64 %rd590, %rd589, -4294967296;
setp.eq.s64	%p109, %rd590, 0;
@%p109 bra BB103_176;

div.s64 %rd795, %rd155, %rd420;
bra.uni BB103_177;

BB103_176:
cvt.u32.u64	%r326, %rd420;
cvt.u32.u64	%r327, %rd155;
div.u32 %r328, %r327, %r326;
cvt.u64.u32	%rd795, %r328;

BB103_177:
or.b64 %rd591, %rd969, %rd420;
and.b64 %rd592, %rd591, -4294967296;
setp.eq.s64	%p110, %rd592, 0;
@%p110 bra BB103_179;

div.s64 %rd796, %rd969, %rd420;
bra.uni BB103_180;

BB103_179:
cvt.u32.u64	%r329, %rd420;
cvt.u32.u64	%r330, %rd969;
div.u32 %r331, %r330, %r329;
cvt.u64.u32	%rd796, %r331;

BB103_180:
setp.ge.s64	%p111, %rd795, %rd796;
mov.u64 %rd970, %rd155;
mov.u32 %r718, %r77;
@%p111 bra BB103_182;

st.local.u64 [%rd3+64], %rd155;
st.local.u64 [%rd3+80], %rd969;
st.local.u32 [%rd3+72], %r77;
st.local.u32 [%rd3+88], %r717;
mov.u64 %rd883, %rd969;
mov.u64 %rd969, %rd155;
mov.u64 %rd970, %rd883;
mov.u32 %r625, %r717;
mov.u32 %r717, %r77;
mov.u32 %r718, %r625;

BB103_182:
mov.u32 %r83, %r717;
mov.u32 %r82, %r718;
mov.u64 %rd179, %rd969;
mov.u64 %rd178, %rd970;
or.b64 %rd593, %rd171, %rd420;
and.b64 %rd594, %rd593, -4294967296;
setp.eq.s64	%p112, %rd594, 0;
@%p112 bra BB103_184;

div.s64 %rd797, %rd171, %rd420;
bra.uni BB103_185;

BB103_184:
cvt.u32.u64	%r332, %rd420;
cvt.u32.u64	%r333, %rd171;
div.u32 %r334, %r333, %r332;
cvt.u64.u32	%rd797, %r334;

BB103_185:
or.b64 %rd595, %rd967, %rd420;
and.b64 %rd596, %rd595, -4294967296;
setp.eq.s64	%p113, %rd596, 0;
@%p113 bra BB103_187;

div.s64 %rd798, %rd967, %rd420;
bra.uni BB103_188;

BB103_187:
cvt.u32.u64	%r335, %rd420;
cvt.u32.u64	%r336, %rd967;
div.u32 %r337, %r336, %r335;
cvt.u64.u32	%rd798, %r337;

BB103_188:
setp.ge.s64	%p114, %rd797, %rd798;
mov.u64 %rd968, %rd171;
mov.u32 %r716, %r81;
@%p114 bra BB103_190;

st.local.u64 [%rd3+16], %rd171;
st.local.u64 [%rd3+32], %rd967;
st.local.u32 [%rd3+24], %r81;
st.local.u32 [%rd3+40], %r715;
mov.u64 %rd893, %rd967;
mov.u64 %rd967, %rd171;
mov.u64 %rd968, %rd893;
mov.u32 %r635, %r715;
mov.u32 %r715, %r81;
mov.u32 %r716, %r635;

BB103_190:
mov.u32 %r85, %r715;
mov.u32 %r707, %r716;
mov.u64 %rd187, %rd967;
mov.u64 %rd959, %rd968;
or.b64 %rd597, %rd179, %rd420;
and.b64 %rd598, %rd597, -4294967296;
setp.eq.s64	%p115, %rd598, 0;
@%p115 bra BB103_192;

div.s64 %rd799, %rd179, %rd420;
bra.uni BB103_193;

BB103_192:
cvt.u32.u64	%r338, %rd420;
cvt.u32.u64	%r339, %rd179;
div.u32 %r340, %r339, %r338;
cvt.u64.u32	%rd799, %r340;

BB103_193:
or.b64 %rd599, %rd965, %rd420;
and.b64 %rd600, %rd599, -4294967296;
setp.eq.s64	%p116, %rd600, 0;
@%p116 bra BB103_195;

div.s64 %rd800, %rd965, %rd420;
bra.uni BB103_196;

BB103_195:
cvt.u32.u64	%r341, %rd420;
cvt.u32.u64	%r342, %rd965;
div.u32 %r343, %r342, %r341;
cvt.u64.u32	%rd800, %r343;

BB103_196:
setp.ge.s64	%p117, %rd799, %rd800;
mov.u64 %rd966, %rd179;
mov.u32 %r714, %r83;
@%p117 bra BB103_198;

st.local.u64 [%rd3+48], %rd179;
st.local.u64 [%rd3+64], %rd965;
st.local.u32 [%rd3+56], %r83;
st.local.u32 [%rd3+72], %r713;
mov.u64 %rd895, %rd965;
mov.u64 %rd965, %rd179;
mov.u64 %rd966, %rd895;
mov.u32 %r637, %r713;
mov.u32 %r713, %r83;
mov.u32 %r714, %r637;

BB103_198:
mov.u32 %r87, %r713;
mov.u32 %r705, %r714;
mov.u64 %rd195, %rd965;
mov.u64 %rd957, %rd966;
or.b64 %rd601, %rd964, %rd420;
and.b64 %rd602, %rd601, -4294967296;
setp.eq.s64	%p118, %rd602, 0;
@%p118 bra BB103_200;

div.s64 %rd801, %rd964, %rd420;
bra.uni BB103_201;

BB103_200:
cvt.u32.u64	%r344, %rd420;
cvt.u32.u64	%r345, %rd964;
div.u32 %r346, %r345, %r344;
cvt.u64.u32	%rd801, %r346;

BB103_201:
or.b64 %rd603, %rd178, %rd420;
and.b64 %rd604, %rd603, -4294967296;
setp.eq.s64	%p119, %rd604, 0;
@%p119 bra BB103_203;

div.s64 %rd802, %rd178, %rd420;
bra.uni BB103_204;

BB103_203:
cvt.u32.u64	%r347, %rd420;
cvt.u32.u64	%r348, %rd178;
div.u32 %r349, %r348, %r347;
cvt.u64.u32	%rd802, %r349;

BB103_204:
setp.ge.s64	%p120, %rd801, %rd802;
mov.u64 %rd963, %rd178;
mov.u32 %r711, %r82;
@%p120 bra BB103_206;

st.local.u64 [%rd3+80], %rd964;
st.local.u64 [%rd3+96], %rd178;
st.local.u32 [%rd3+88], %r712;
st.local.u32 [%rd3+104], %r82;
mov.u64 %rd887, %rd964;
mov.u64 %rd964, %rd178;
mov.u64 %rd963, %rd887;
mov.u32 %r629, %r712;
mov.u32 %r712, %r82;
mov.u32 %r711, %r629;

BB103_206:
mov.u32 %r89, %r711;
mov.u32 %r700, %r712;
mov.u64 %rd203, %rd963;
mov.u64 %rd952, %rd964;
or.b64 %rd605, %rd187, %rd420;
and.b64 %rd606, %rd605, -4294967296;
setp.eq.s64	%p121, %rd606, 0;
@%p121 bra BB103_208;

div.s64 %rd803, %rd187, %rd420;
bra.uni BB103_209;

BB103_208:
cvt.u32.u64	%r350, %rd420;
cvt.u32.u64	%r351, %rd187;
div.u32 %r352, %r351, %r350;
cvt.u64.u32	%rd803, %r352;

BB103_209:
or.b64 %rd607, %rd962, %rd420;
and.b64 %rd608, %rd607, -4294967296;
setp.eq.s64	%p122, %rd608, 0;
@%p122 bra BB103_211;

div.s64 %rd804, %rd962, %rd420;
bra.uni BB103_212;

BB103_211:
cvt.u32.u64	%r353, %rd420;
cvt.u32.u64	%r354, %rd962;
div.u32 %r355, %r354, %r353;
cvt.u64.u32	%rd804, %r355;

BB103_212:
setp.ge.s64	%p123, %rd803, %rd804;
mov.u64 %rd961, %rd187;
mov.u32 %r709, %r85;
@%p123 bra BB103_214;

st.local.u64 [%rd3], %rd187;
st.local.u64 [%rd3+16], %rd962;
st.local.u32 [%rd3+8], %r85;
st.local.u32 [%rd3+24], %r710;
mov.u64 %rd891, %rd962;
mov.u64 %rd962, %rd187;
mov.u64 %rd961, %rd891;
mov.u32 %r633, %r710;
mov.u32 %r710, %r85;
mov.u32 %r709, %r633;

BB103_214:
mov.u32 %r703, %r709;
mov.u32 %r697, %r710;
mov.u64 %rd955, %rd961;
mov.u64 %rd210, %rd962;
or.b64 %rd609, %rd195, %rd420;
and.b64 %rd610, %rd609, -4294967296;
setp.eq.s64	%p124, %rd610, 0;
@%p124 bra BB103_216;

div.s64 %rd805, %rd195, %rd420;
bra.uni BB103_217;

BB103_216:
cvt.u32.u64	%r356, %rd420;
cvt.u32.u64	%r357, %rd195;
div.u32 %r358, %r357, %r356;
cvt.u64.u32	%rd805, %r358;

BB103_217:
or.b64 %rd611, %rd959, %rd420;
and.b64 %rd612, %rd611, -4294967296;
setp.eq.s64	%p125, %rd612, 0;
@%p125 bra BB103_219;

div.s64 %rd806, %rd959, %rd420;
bra.uni BB103_220;

BB103_219:
cvt.u32.u64	%r359, %rd420;
cvt.u32.u64	%r360, %rd959;
div.u32 %r361, %r360, %r359;
cvt.u64.u32	%rd806, %r361;

BB103_220:
setp.ge.s64	%p126, %rd805, %rd806;
mov.u64 %rd960, %rd195;
mov.u32 %r708, %r87;
@%p126 bra BB103_222;

st.local.u64 [%rd3+32], %rd195;
st.local.u64 [%rd3+48], %rd959;
st.local.u32 [%rd3+40], %r87;
st.local.u32 [%rd3+56], %r707;
mov.u64 %rd903, %rd959;
mov.u64 %rd959, %rd195;
mov.u64 %rd960, %rd903;
mov.u32 %r645, %r707;
mov.u32 %r707, %r87;
mov.u32 %r708, %r645;

BB103_222:
mov.u32 %r93, %r707;
mov.u32 %r701, %r708;
mov.u64 %rd219, %rd959;
mov.u64 %rd953, %rd960;
or.b64 %rd613, %rd203, %rd420;
and.b64 %rd614, %rd613, -4294967296;
setp.eq.s64	%p127, %rd614, 0;
@%p127 bra BB103_224;

div.s64 %rd807, %rd203, %rd420;
bra.uni BB103_225;

BB103_224:
cvt.u32.u64	%r362, %rd420;
cvt.u32.u64	%r363, %rd203;
div.u32 %r364, %r363, %r362;
cvt.u64.u32	%rd807, %r364;

BB103_225:
or.b64 %rd615, %rd957, %rd420;
and.b64 %rd616, %rd615, -4294967296;
setp.eq.s64	%p128, %rd616, 0;
@%p128 bra BB103_227;

div.s64 %rd808, %rd957, %rd420;
bra.uni BB103_228;

BB103_227:
cvt.u32.u64	%r365, %rd420;
cvt.u32.u64	%r366, %rd957;
div.u32 %r367, %r366, %r365;
cvt.u64.u32	%rd808, %r367;

BB103_228:
setp.ge.s64	%p129, %rd807, %rd808;
mov.u64 %rd958, %rd203;
mov.u32 %r706, %r89;
@%p129 bra BB103_230;

st.local.u64 [%rd3+64], %rd203;
st.local.u64 [%rd3+80], %rd957;
st.local.u32 [%rd3+72], %r89;
st.local.u32 [%rd3+88], %r705;
mov.u64 %rd907, %rd957;
mov.u64 %rd957, %rd203;
mov.u64 %rd958, %rd907;
mov.u32 %r649, %r705;
mov.u32 %r705, %r89;
mov.u32 %r706, %r649;

BB103_230:
mov.u32 %r95, %r705;
mov.u32 %r94, %r706;
mov.u64 %rd227, %rd957;
mov.u64 %rd226, %rd958;
or.b64 %rd617, %rd219, %rd420;
and.b64 %rd618, %rd617, -4294967296;
setp.eq.s64	%p130, %rd618, 0;
@%p130 bra BB103_232;

div.s64 %rd809, %rd219, %rd420;
bra.uni BB103_233;

BB103_232:
cvt.u32.u64	%r368, %rd420;
cvt.u32.u64	%r369, %rd219;
div.u32 %r370, %r369, %r368;
cvt.u64.u32	%rd809, %r370;

BB103_233:
or.b64 %rd619, %rd955, %rd420;
and.b64 %rd620, %rd619, -4294967296;
setp.eq.s64	%p131, %rd620, 0;
@%p131 bra BB103_235;

div.s64 %rd810, %rd955, %rd420;
bra.uni BB103_236;

BB103_235:
cvt.u32.u64	%r371, %rd420;
cvt.u32.u64	%r372, %rd955;
div.u32 %r373, %r372, %r371;
cvt.u64.u32	%rd810, %r373;

BB103_236:
setp.ge.s64	%p132, %rd809, %rd810;
mov.u64 %rd956, %rd219;
mov.u32 %r704, %r93;
@%p132 bra BB103_238;

st.local.u64 [%rd3+16], %rd219;
st.local.u64 [%rd3+32], %rd955;
st.local.u32 [%rd3+24], %r93;
st.local.u32 [%rd3+40], %r703;
mov.u64 %rd916, %rd955;
mov.u64 %rd955, %rd219;
mov.u64 %rd956, %rd916;
mov.u32 %r659, %r703;
mov.u32 %r703, %r93;
mov.u32 %r704, %r659;

BB103_238:
mov.u32 %r97, %r703;
mov.u32 %r695, %r704;
mov.u64 %rd235, %rd955;
mov.u64 %rd948, %rd956;
or.b64 %rd621, %rd227, %rd420;
and.b64 %rd622, %rd621, -4294967296;
setp.eq.s64	%p133, %rd622, 0;
@%p133 bra BB103_240;

div.s64 %rd811, %rd227, %rd420;
bra.uni BB103_241;

BB103_240:
cvt.u32.u64	%r374, %rd420;
cvt.u32.u64	%r375, %rd227;
div.u32 %r376, %r375, %r374;
cvt.u64.u32	%rd811, %r376;

BB103_241:
or.b64 %rd623, %rd953, %rd420;
and.b64 %rd624, %rd623, -4294967296;
setp.eq.s64	%p134, %rd624, 0;
@%p134 bra BB103_243;

div.s64 %rd812, %rd953, %rd420;
bra.uni BB103_244;

BB103_243:
cvt.u32.u64	%r377, %rd420;
cvt.u32.u64	%r378, %rd953;
div.u32 %r379, %r378, %r377;
cvt.u64.u32	%rd812, %r379;

BB103_244:
setp.ge.s64	%p135, %rd811, %rd812;
mov.u64 %rd954, %rd227;
mov.u32 %r702, %r95;
@%p135 bra BB103_246;

st.local.u64 [%rd3+48], %rd227;
st.local.u64 [%rd3+64], %rd953;
st.local.u32 [%rd3+56], %r95;
st.local.u32 [%rd3+72], %r701;
mov.u64 %rd918, %rd953;
mov.u64 %rd953, %rd227;
mov.u64 %rd954, %rd918;
mov.u32 %r661, %r701;
mov.u32 %r701, %r95;
mov.u32 %r702, %r661;

BB103_246:
mov.u32 %r99, %r701;
mov.u32 %r692, %r702;
mov.u64 %rd243, %rd953;
mov.u64 %rd945, %rd954;
or.b64 %rd625, %rd952, %rd420;
and.b64 %rd626, %rd625, -4294967296;
setp.eq.s64	%p136, %rd626, 0;
@%p136 bra BB103_248;

div.s64 %rd813, %rd952, %rd420;
bra.uni BB103_249;

BB103_248:
cvt.u32.u64	%r380, %rd420;
cvt.u32.u64	%r381, %rd952;
div.u32 %r382, %r381, %r380;
cvt.u64.u32	%rd813, %r382;

BB103_249:
or.b64 %rd627, %rd226, %rd420;
and.b64 %rd628, %rd627, -4294967296;
setp.eq.s64	%p137, %rd628, 0;
@%p137 bra BB103_251;

div.s64 %rd814, %rd226, %rd420;
bra.uni BB103_252;

BB103_251:
cvt.u32.u64	%r383, %rd420;
cvt.u32.u64	%r384, %rd226;
div.u32 %r385, %r384, %r383;
cvt.u64.u32	%rd814, %r385;

BB103_252:
setp.ge.s64	%p138, %rd813, %rd814;
mov.u64 %rd951, %rd226;
mov.u32 %r699, %r94;
@%p138 bra BB103_254;

st.local.u64 [%rd3+80], %rd952;
st.local.u64 [%rd3+96], %rd226;
st.local.u32 [%rd3+88], %r700;
st.local.u32 [%rd3+104], %r94;
mov.u64 %rd911, %rd952;
mov.u64 %rd952, %rd226;
mov.u64 %rd951, %rd911;
mov.u32 %r653, %r700;
mov.u32 %r700, %r94;
mov.u32 %r699, %r653;

BB103_254:
mov.u32 %r101, %r699;
mov.u32 %r694, %r700;
mov.u64 %rd251, %rd951;
mov.u64 %rd947, %rd952;
or.b64 %rd629, %rd235, %rd420;
and.b64 %rd630, %rd629, -4294967296;
setp.eq.s64	%p139, %rd630, 0;
@%p139 bra BB103_256;

div.s64 %rd815, %rd235, %rd420;
bra.uni BB103_257;

BB103_256:
cvt.u32.u64	%r386, %rd420;
cvt.u32.u64	%r387, %rd235;
div.u32 %r388, %r387, %r386;
cvt.u64.u32	%rd815, %r388;

BB103_257:
or.b64 %rd631, %rd210, %rd420;
and.b64 %rd632, %rd631, -4294967296;
setp.eq.s64	%p140, %rd632, 0;
@%p140 bra BB103_259;

div.s64 %rd816, %rd210, %rd420;
bra.uni BB103_260;

BB103_259:
cvt.u32.u64	%r389, %rd420;
cvt.u32.u64	%r390, %rd210;
div.u32 %r391, %r390, %r389;
cvt.u64.u32	%rd816, %r391;

BB103_260:
setp.ge.s64	%p141, %rd815, %rd816;
mov.u64 %rd950, %rd235;
mov.u32 %r698, %r97;
@%p141 bra BB103_262;

st.local.u64 [%rd3], %rd235;
st.local.u64 [%rd3+16], %rd210;
st.local.u32 [%rd3+8], %r97;
st.local.u32 [%rd3+24], %r697;
mov.u64 %rd950, %rd210;
mov.u32 %r657, %r697;
mov.u32 %r697, %r97;
mov.u32 %r698, %r657;

BB103_262:
mov.u32 %r688, %r697;
mov.u32 %r689, %r698;
mov.u64 %rd942, %rd950;
or.b64 %rd633, %rd243, %rd420;
and.b64 %rd634, %rd633, -4294967296;
setp.eq.s64	%p142, %rd634, 0;
@%p142 bra BB103_264;

div.s64 %rd817, %rd243, %rd420;
bra.uni BB103_265;

BB103_264:
cvt.u32.u64	%r392, %rd420;
cvt.u32.u64	%r393, %rd243;
div.u32 %r394, %r393, %r392;
cvt.u64.u32	%rd817, %r394;

BB103_265:
or.b64 %rd635, %rd948, %rd420;
and.b64 %rd636, %rd635, -4294967296;
setp.eq.s64	%p143, %rd636, 0;
@%p143 bra BB103_267;

div.s64 %rd818, %rd948, %rd420;
bra.uni BB103_268;

BB103_267:
cvt.u32.u64	%r395, %rd420;
cvt.u32.u64	%r396, %rd948;
div.u32 %r397, %r396, %r395;
cvt.u64.u32	%rd818, %r397;

BB103_268:
setp.ge.s64	%p144, %rd817, %rd818;
mov.u64 %rd949, %rd243;
mov.u32 %r696, %r99;
@%p144 bra BB103_270;

st.local.u64 [%rd3+32], %rd243;
st.local.u64 [%rd3+48], %rd948;
st.local.u32 [%rd3+40], %r99;
st.local.u32 [%rd3+56], %r695;
mov.u64 %rd926, %rd948;
mov.u64 %rd948, %rd243;
mov.u64 %rd949, %rd926;
mov.u32 %r669, %r695;
mov.u32 %r695, %r99;
mov.u32 %r696, %r669;

BB103_270:
mov.u32 %r690, %r695;
mov.u32 %r691, %r696;
mov.u64 %rd943, %rd948;
mov.u64 %rd944, %rd949;
or.b64 %rd637, %rd251, %rd420;
and.b64 %rd638, %rd637, -4294967296;
setp.eq.s64	%p145, %rd638, 0;
@%p145 bra BB103_272;

div.s64 %rd819, %rd251, %rd420;
bra.uni BB103_273;

BB103_272:
cvt.u32.u64	%r398, %rd420;
cvt.u32.u64	%r399, %rd251;
div.u32 %r400, %r399, %r398;
cvt.u64.u32	%rd819, %r400;

BB103_273:
or.b64 %rd639, %rd945, %rd420;
and.b64 %rd640, %rd639, -4294967296;
setp.eq.s64	%p146, %rd640, 0;
@%p146 bra BB103_275;

div.s64 %rd820, %rd945, %rd420;
bra.uni BB103_276;

BB103_275:
cvt.u32.u64	%r401, %rd420;
cvt.u32.u64	%r402, %rd945;
div.u32 %r403, %r402, %r401;
cvt.u64.u32	%rd820, %r403;

BB103_276:
setp.ge.s64	%p147, %rd819, %rd820;
mov.u64 %rd946, %rd251;
mov.u32 %r693, %r101;
@%p147 bra BB103_278;

st.local.u64 [%rd3+64], %rd251;
st.local.u64 [%rd3+80], %rd945;
st.local.u32 [%rd3+72], %r101;
st.local.u32 [%rd3+88], %r692;
mov.u64 %rd929, %rd945;
mov.u64 %rd945, %rd251;
mov.u64 %rd946, %rd929;
mov.u32 %r673, %r692;
mov.u32 %r692, %r101;
mov.u32 %r693, %r673;

BB103_278:
mad.lo.s32 %r522, %r758, -7, %r1;
mad.lo.s32 %r405, %r758, 7, 7;
setp.gt.u32	%p148, %r405, %r1;
selp.b32	%r407, %r522, 7, %p148;
setp.eq.s32	%p149, %r407, 0;
@%p149 bra BB103_280;

ld.local.u64 %rd641, [%rd3];
st.shared.u64 [%rd34], %rd641;
st.shared.u32 [%rd34+8], %r688;

BB103_280:
setp.lt.u32	%p151, %r407, 2;
@%p151 bra BB103_282;

st.shared.u64 [%rd34+16], %rd942;
st.shared.u32 [%rd34+24], %r689;

BB103_282:
setp.lt.u32	%p153, %r407, 3;
@%p153 bra BB103_284;

st.shared.u64 [%rd34+32], %rd943;
st.shared.u32 [%rd34+40], %r690;

BB103_284:
setp.lt.u32	%p155, %r407, 4;
@%p155 bra BB103_286;

st.shared.u64 [%rd34+48], %rd944;
st.shared.u32 [%rd34+56], %r691;

BB103_286:
setp.lt.u32	%p157, %r407, 5;
@%p157 bra BB103_288;

st.shared.u64 [%rd34+64], %rd945;
st.shared.u32 [%rd34+72], %r692;

BB103_288:
setp.lt.u32	%p159, %r407, 6;
@%p159 bra BB103_290;

st.shared.u64 [%rd34+80], %rd946;
st.shared.u32 [%rd34+88], %r693;

BB103_290:
setp.lt.u32	%p161, %r407, 7;
@%p161 bra BB103_292;

st.shared.u64 [%rd34+96], %rd947;
st.shared.u32 [%rd34+104], %r694;

BB103_292:
ld.param.u64 %rd734, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_23stable_sort_each_detail29stable_sort_each_copy_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEENS_12zip_iteratorINS_5tupleINS_10device_ptrIlEENSB_IiEENS_9null_typeESE_SE_SE_SE_SE_SE_SE_EEEElSG_NS_6detail13compare_firstI9SliceCompEEEEEEvT__param_0+24];
ld.param.u64 %rd733, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_23stable_sort_each_detail29stable_sort_each_copy_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEENS_12zip_iteratorINS_5tupleINS_10device_ptrIlEENSB_IiEENS_9null_typeESE_SE_SE_SE_SE_SE_SE_EEEElSG_NS_6detail13compare_firstI9SliceCompEEEEEEvT__param_0+32];
cvta.to.global.u64 %rd279, %rd733;
cvta.to.global.u64 %rd280, %rd734;
bar.sync 0;
mad.lo.s32 %r523, %r758, -7, %r1;
mov.u32 %r435, 7;
min.u32 %r113, %r523, %r435;
mov.u32 %r755, 2;

BB103_293:
neg.s32 %r436, %r755;
and.b32 %r437, %r758, %r436;
add.s32 %r438, %r755, -1;
and.b32 %r439, %r438, %r758;
mul.lo.s32 %r440, %r439, 7;
min.u32 %r115, %r440, %r1;
mul.lo.s32 %r441, %r437, 7;
shr.u32 %r442, %r755, 1;
mul.lo.s32 %r443, %r442, 7;
min.u32 %r444, %r441, %r1;
add.s32 %r445, %r444, %r443;
min.u32 %r446, %r445, %r1;
add.s32 %r447, %r446, %r443;
min.u32 %r116, %r447, %r1;
sub.s32 %r448, %r446, %r444;
sub.s32 %r449, %r116, %r446;
cvt.u64.u32	%rd283, %r444;
cvt.u64.u32	%rd284, %r446;
setp.lt.u32	%p162, %r115, %r449;
sub.s32 %r450, %r115, %r449;
selp.b32	%r757, 0, %r450, %p162;
min.u32 %r756, %r448, %r115;
setp.ge.u32	%p163, %r757, %r756;
@%p163 bra BB103_302;

add.s32 %r119, %r115, -1;

BB103_295:
add.s32 %r451, %r756, %r757;
shr.u32 %r122, %r451, 1;
sub.s32 %r452, %r119, %r122;
cvt.u64.u32	%rd644, %r452;
add.s64 %rd645, %rd644, %rd284;
shl.b64 %rd646, %rd645, 4;
add.s64 %rd648, %rd465, %rd646;
ld.shared.u64 %rd285, [%rd648];
or.b64 %rd649, %rd285, %rd420;
and.b64 %rd650, %rd649, -4294967296;
setp.eq.s64	%p164, %rd650, 0;
@%p164 bra BB103_297;
bra.uni BB103_296;

BB103_297:
cvt.u32.u64	%r453, %rd420;
cvt.u32.u64	%r454, %rd285;
div.u32 %r455, %r454, %r453;
cvt.u64.u32	%rd1004, %r455;
bra.uni BB103_298;

BB103_296:
div.s64 %rd1004, %rd285, %rd420;

BB103_298:
cvt.u64.u32	%rd651, %r122;
add.s64 %rd652, %rd651, %rd283;
shl.b64 %rd653, %rd652, 4;
add.s64 %rd655, %rd465, %rd653;
ld.shared.u64 %rd289, [%rd655];
or.b64 %rd656, %rd289, %rd420;
and.b64 %rd657, %rd656, -4294967296;
setp.eq.s64	%p165, %rd657, 0;
@%p165 bra BB103_300;
bra.uni BB103_299;

BB103_300:
cvt.u32.u64	%r456, %rd420;
cvt.u32.u64	%r457, %rd289;
div.u32 %r458, %r457, %r456;
cvt.u64.u32	%rd1005, %r458;
bra.uni BB103_301;

BB103_299:
div.s64 %rd1005, %rd289, %rd420;

BB103_301:
add.s32 %r459, %r122, 1;
setp.lt.s64	%p166, %rd1004, %rd1005;
selp.b32	%r757, %r757, %r459, %p166;
selp.b32	%r756, %r122, %r756, %p166;
setp.lt.u32	%p167, %r757, %r756;
@%p167 bra BB103_295;

BB103_302:
cvt.u64.u32	%rd658, %r757;
add.s64 %rd293, %rd658, %rd283;
shl.b64 %rd659, %rd293, 4;
add.s64 %rd294, %rd465, %rd659;
shl.b64 %rd661, %rd284, 4;
add.s64 %rd295, %rd465, %rd661;
cvt.u64.u32	%rd662, %r115;
add.s64 %rd663, %rd284, %rd662;
sub.s64 %rd296, %rd663, %rd658;
shl.b64 %rd664, %rd296, 4;
add.s64 %rd297, %rd465, %rd664;
mul.wide.u32 %rd665, %r116, 16;
add.s64 %rd298, %rd465, %rd665;
ld.shared.u64 %rd666, [%rd294];
ld.shared.u32 %r460, [%rd294+8];
ld.shared.v4.u8 {%rs9, %rs10, %rs11, %rs12}, [%rd294+12];
st.local.v4.u8 [%rd1+12], {%rs9, %rs10, %rs11, %rs12};
st.local.u32 [%rd1+8], %r460;
st.local.u64 [%rd1], %rd666;
ld.shared.u64 %rd667, [%rd297];
ld.shared.u32 %r461, [%rd297+8];
ld.shared.v4.u8 {%rs17, %rs18, %rs19, %rs20}, [%rd297+12];
st.local.v4.u8 [%rd2+12], {%rs17, %rs18, %rs19, %rs20};
st.local.u32 [%rd2+8], %r461;
st.local.u64 [%rd2], %rd667;
mov.pred %p219, -1;
setp.ge.u64	%p169, %rd297, %rd298;
@%p169 bra BB103_311;

mov.pred %p219, 0;
setp.ge.u64	%p171, %rd294, %rd295;
@%p171 bra BB103_311;

ld.local.u64 %rd299, [%rd2];
or.b64 %rd668, %rd299, %rd420;
and.b64 %rd669, %rd668, -4294967296;
setp.eq.s64	%p172, %rd669, 0;
@%p172 bra BB103_306;
bra.uni BB103_305;

BB103_306:
cvt.u32.u64	%r462, %rd420;
cvt.u32.u64	%r463, %rd299;
div.u32 %r464, %r463, %r462;
cvt.u64.u32	%rd1006, %r464;
bra.uni BB103_307;

BB103_305:
div.s64 %rd1006, %rd299, %rd420;

BB103_307:
ld.local.u64 %rd303, [%rd1];
or.b64 %rd670, %rd303, %rd420;
and.b64 %rd671, %rd670, -4294967296;
setp.eq.s64	%p173, %rd671, 0;
@%p173 bra BB103_309;
bra.uni BB103_308;

BB103_309:
cvt.u32.u64	%r465, %rd420;
cvt.u32.u64	%r466, %rd303;
div.u32 %r467, %r466, %r465;
cvt.u64.u32	%rd1007, %r467;
bra.uni BB103_310;

BB103_308:
div.s64 %rd1007, %rd303, %rd420;

BB103_310:
setp.ge.s64	%p219, %rd1006, %rd1007;

BB103_311:
selp.b64	%rd672, %rd1, %rd2, %p219;
ld.local.u64 %rd307, [%rd672];
ld.local.u32 %r126, [%rd672+8];
@%p219 bra BB103_313;
bra.uni BB103_312;

BB103_313:
mov.u64 %rd1039, %rd297;
add.s64 %rd679, %rd659, %rd465;
add.s64 %rd314, %rd679, 16;
ld.shared.u64 %rd680, [%rd294+16];
st.local.u64 [%rd1], %rd680;
ld.shared.u32 %r469, [%rd294+24];
st.local.u32 [%rd1+8], %r469;
mov.u64 %rd1061, %rd314;
mov.u64 %rd1028, %rd297;
mov.u64 %rd1050, %rd314;
bra.uni BB103_314;

BB103_312:
mov.u64 %rd1061, %rd294;
add.s64 %rd675, %rd664, %rd465;
add.s64 %rd311, %rd675, 16;
ld.shared.u64 %rd676, [%rd297+16];
st.local.u64 [%rd2], %rd676;
ld.shared.u32 %r468, [%rd297+24];
st.local.u32 [%rd2+8], %r468;
mov.u64 %rd1039, %rd311;
mov.u64 %rd1028, %rd311;
mov.u64 %rd1050, %rd294;

BB103_314:
mov.u64 %rd319, %rd1061;
mov.u64 %rd1049, %rd1050;
mov.u64 %rd317, %rd1039;
mov.u64 %rd1027, %rd1028;
mov.pred %p220, -1;
setp.ge.u64	%p175, %rd1027, %rd298;
@%p175 bra BB103_323;

mov.pred %p220, 0;
setp.ge.u64	%p177, %rd1049, %rd295;
@%p177 bra BB103_323;

ld.local.u64 %rd320, [%rd2];
or.b64 %rd681, %rd320, %rd420;
and.b64 %rd682, %rd681, -4294967296;
setp.eq.s64	%p178, %rd682, 0;
@%p178 bra BB103_318;
bra.uni BB103_317;

BB103_318:
cvt.u32.u64	%r470, %rd420;
cvt.u32.u64	%r471, %rd320;
div.u32 %r472, %r471, %r470;
cvt.u64.u32	%rd1008, %r472;
bra.uni BB103_319;

BB103_317:
div.s64 %rd1008, %rd320, %rd420;

BB103_319:
ld.local.u64 %rd324, [%rd1];
or.b64 %rd683, %rd324, %rd420;
and.b64 %rd684, %rd683, -4294967296;
setp.eq.s64	%p179, %rd684, 0;
@%p179 bra BB103_321;
bra.uni BB103_320;

BB103_321:
cvt.u32.u64	%r473, %rd420;
cvt.u32.u64	%r474, %rd324;
div.u32 %r475, %r474, %r473;
cvt.u64.u32	%rd1009, %r475;
bra.uni BB103_322;

BB103_320:
div.s64 %rd1009, %rd324, %rd420;

BB103_322:
setp.ge.s64	%p220, %rd1008, %rd1009;

BB103_323:
selp.b64	%rd685, %rd1, %rd2, %p220;
ld.local.u64 %rd328, [%rd685];
ld.local.u32 %r127, [%rd685+8];
@%p220 bra BB103_325;
bra.uni BB103_324;

BB103_325:
add.s64 %rd1049, %rd1049, 16;
add.s64 %rd332, %rd319, 16;
ld.shared.u64 %rd687, [%rd319+16];
st.local.u64 [%rd1], %rd687;
ld.shared.u32 %r477, [%rd319+24];
st.local.u32 [%rd1+8], %r477;
mov.u64 %rd1038, %rd317;
mov.u64 %rd1060, %rd332;
bra.uni BB103_326;

BB103_324:
add.s64 %rd1027, %rd1027, 16;
add.s64 %rd330, %rd317, 16;
ld.shared.u64 %rd686, [%rd317+16];
st.local.u64 [%rd2], %rd686;
ld.shared.u32 %r476, [%rd317+24];
st.local.u32 [%rd2+8], %r476;
mov.u64 %rd1038, %rd330;
mov.u64 %rd1060, %rd319;

BB103_326:
mov.u64 %rd336, %rd1060;
mov.u64 %rd1048, %rd1049;
mov.u64 %rd334, %rd1038;
mov.u64 %rd1026, %rd1027;
mov.pred %p221, -1;
setp.ge.u64	%p181, %rd1026, %rd298;
@%p181 bra BB103_335;

mov.pred %p221, 0;
setp.ge.u64	%p183, %rd1048, %rd295;
@%p183 bra BB103_335;

ld.local.u64 %rd337, [%rd2];
or.b64 %rd688, %rd337, %rd420;
and.b64 %rd689, %rd688, -4294967296;
setp.eq.s64	%p184, %rd689, 0;
@%p184 bra BB103_330;
bra.uni BB103_329;

BB103_330:
cvt.u32.u64	%r478, %rd420;
cvt.u32.u64	%r479, %rd337;
div.u32 %r480, %r479, %r478;
cvt.u64.u32	%rd1010, %r480;
bra.uni BB103_331;

BB103_329:
div.s64 %rd1010, %rd337, %rd420;

BB103_331:
ld.local.u64 %rd341, [%rd1];
or.b64 %rd690, %rd341, %rd420;
and.b64 %rd691, %rd690, -4294967296;
setp.eq.s64	%p185, %rd691, 0;
@%p185 bra BB103_333;
bra.uni BB103_332;

BB103_333:
cvt.u32.u64	%r481, %rd420;
cvt.u32.u64	%r482, %rd341;
div.u32 %r483, %r482, %r481;
cvt.u64.u32	%rd1011, %r483;
bra.uni BB103_334;

BB103_332:
div.s64 %rd1011, %rd341, %rd420;

BB103_334:
setp.ge.s64	%p221, %rd1010, %rd1011;

BB103_335:
selp.b64	%rd692, %rd1, %rd2, %p221;
ld.local.u64 %rd345, [%rd692];
ld.local.u32 %r128, [%rd692+8];
@%p221 bra BB103_337;
bra.uni BB103_336;

BB103_337:
add.s64 %rd1048, %rd1048, 16;
add.s64 %rd349, %rd336, 16;
ld.shared.u64 %rd694, [%rd336+16];
st.local.u64 [%rd1], %rd694;
ld.shared.u32 %r485, [%rd336+24];
st.local.u32 [%rd1+8], %r485;
mov.u64 %rd1037, %rd334;
mov.u64 %rd1059, %rd349;
bra.uni BB103_338;

BB103_336:
add.s64 %rd1026, %rd1026, 16;
add.s64 %rd347, %rd334, 16;
ld.shared.u64 %rd693, [%rd334+16];
st.local.u64 [%rd2], %rd693;
ld.shared.u32 %r484, [%rd334+24];
st.local.u32 [%rd2+8], %r484;
mov.u64 %rd1037, %rd347;
mov.u64 %rd1059, %rd336;

BB103_338:
mov.u64 %rd353, %rd1059;
mov.u64 %rd1047, %rd1048;
mov.u64 %rd351, %rd1037;
mov.u64 %rd1025, %rd1026;
mov.pred %p222, -1;
setp.ge.u64	%p187, %rd1025, %rd298;
@%p187 bra BB103_347;

mov.pred %p222, 0;
setp.ge.u64	%p189, %rd1047, %rd295;
@%p189 bra BB103_347;

ld.local.u64 %rd354, [%rd2];
or.b64 %rd695, %rd354, %rd420;
and.b64 %rd696, %rd695, -4294967296;
setp.eq.s64	%p190, %rd696, 0;
@%p190 bra BB103_342;
bra.uni BB103_341;

BB103_342:
cvt.u32.u64	%r486, %rd420;
cvt.u32.u64	%r487, %rd354;
div.u32 %r488, %r487, %r486;
cvt.u64.u32	%rd1012, %r488;
bra.uni BB103_343;

BB103_341:
div.s64 %rd1012, %rd354, %rd420;

BB103_343:
ld.local.u64 %rd358, [%rd1];
or.b64 %rd697, %rd358, %rd420;
and.b64 %rd698, %rd697, -4294967296;
setp.eq.s64	%p191, %rd698, 0;
@%p191 bra BB103_345;
bra.uni BB103_344;

BB103_345:
cvt.u32.u64	%r489, %rd420;
cvt.u32.u64	%r490, %rd358;
div.u32 %r491, %r490, %r489;
cvt.u64.u32	%rd1013, %r491;
bra.uni BB103_346;

BB103_344:
div.s64 %rd1013, %rd358, %rd420;

BB103_346:
setp.ge.s64	%p222, %rd1012, %rd1013;

BB103_347:
selp.b64	%rd699, %rd1, %rd2, %p222;
ld.local.u64 %rd362, [%rd699];
ld.local.u32 %r129, [%rd699+8];
@%p222 bra BB103_349;
bra.uni BB103_348;

BB103_349:
add.s64 %rd1047, %rd1047, 16;
add.s64 %rd366, %rd353, 16;
ld.shared.u64 %rd701, [%rd353+16];
st.local.u64 [%rd1], %rd701;
ld.shared.u32 %r493, [%rd353+24];
st.local.u32 [%rd1+8], %r493;
mov.u64 %rd1036, %rd351;
mov.u64 %rd1058, %rd366;
bra.uni BB103_350;

BB103_348:
add.s64 %rd1025, %rd1025, 16;
add.s64 %rd364, %rd351, 16;
ld.shared.u64 %rd700, [%rd351+16];
st.local.u64 [%rd2], %rd700;
ld.shared.u32 %r492, [%rd351+24];
st.local.u32 [%rd2+8], %r492;
mov.u64 %rd1036, %rd364;
mov.u64 %rd1058, %rd353;

BB103_350:
mov.u64 %rd370, %rd1058;
mov.u64 %rd1046, %rd1047;
mov.u64 %rd368, %rd1036;
mov.u64 %rd1024, %rd1025;
mov.pred %p223, -1;
setp.ge.u64	%p193, %rd1024, %rd298;
@%p193 bra BB103_359;

mov.pred %p223, 0;
setp.ge.u64	%p195, %rd1046, %rd295;
@%p195 bra BB103_359;

ld.local.u64 %rd371, [%rd2];
or.b64 %rd702, %rd371, %rd420;
and.b64 %rd703, %rd702, -4294967296;
setp.eq.s64	%p196, %rd703, 0;
@%p196 bra BB103_354;
bra.uni BB103_353;

BB103_354:
cvt.u32.u64	%r494, %rd420;
cvt.u32.u64	%r495, %rd371;
div.u32 %r496, %r495, %r494;
cvt.u64.u32	%rd1014, %r496;
bra.uni BB103_355;

BB103_353:
div.s64 %rd1014, %rd371, %rd420;

BB103_355:
ld.local.u64 %rd375, [%rd1];
or.b64 %rd704, %rd375, %rd420;
and.b64 %rd705, %rd704, -4294967296;
setp.eq.s64	%p197, %rd705, 0;
@%p197 bra BB103_357;
bra.uni BB103_356;

BB103_357:
cvt.u32.u64	%r497, %rd420;
cvt.u32.u64	%r498, %rd375;
div.u32 %r499, %r498, %r497;
cvt.u64.u32	%rd1015, %r499;
bra.uni BB103_358;

BB103_356:
div.s64 %rd1015, %rd375, %rd420;

BB103_358:
setp.ge.s64	%p223, %rd1014, %rd1015;

BB103_359:
selp.b64	%rd706, %rd1, %rd2, %p223;
ld.local.u64 %rd379, [%rd706];
ld.local.u32 %r130, [%rd706+8];
@%p223 bra BB103_361;
bra.uni BB103_360;

BB103_361:
add.s64 %rd1046, %rd1046, 16;
add.s64 %rd383, %rd370, 16;
ld.shared.u64 %rd708, [%rd370+16];
st.local.u64 [%rd1], %rd708;
ld.shared.u32 %r501, [%rd370+24];
st.local.u32 [%rd1+8], %r501;
mov.u64 %rd1035, %rd368;
mov.u64 %rd1057, %rd383;
bra.uni BB103_362;

BB103_360:
add.s64 %rd1024, %rd1024, 16;
add.s64 %rd381, %rd368, 16;
ld.shared.u64 %rd707, [%rd368+16];
st.local.u64 [%rd2], %rd707;
ld.shared.u32 %r500, [%rd368+24];
st.local.u32 [%rd2+8], %r500;
mov.u64 %rd1035, %rd381;
mov.u64 %rd1057, %rd370;

BB103_362:
mov.u64 %rd387, %rd1057;
mov.u64 %rd1045, %rd1046;
mov.u64 %rd385, %rd1035;
mov.u64 %rd1023, %rd1024;
mov.pred %p224, -1;
setp.ge.u64	%p199, %rd1023, %rd298;
@%p199 bra BB103_371;

mov.pred %p224, 0;
setp.ge.u64	%p201, %rd1045, %rd295;
@%p201 bra BB103_371;

ld.local.u64 %rd388, [%rd2];
or.b64 %rd709, %rd388, %rd420;
and.b64 %rd710, %rd709, -4294967296;
setp.eq.s64	%p202, %rd710, 0;
@%p202 bra BB103_366;
bra.uni BB103_365;

BB103_366:
cvt.u32.u64	%r502, %rd420;
cvt.u32.u64	%r503, %rd388;
div.u32 %r504, %r503, %r502;
cvt.u64.u32	%rd1016, %r504;
bra.uni BB103_367;

BB103_365:
div.s64 %rd1016, %rd388, %rd420;

BB103_367:
ld.local.u64 %rd392, [%rd1];
or.b64 %rd711, %rd392, %rd420;
and.b64 %rd712, %rd711, -4294967296;
setp.eq.s64	%p203, %rd712, 0;
@%p203 bra BB103_369;
bra.uni BB103_368;

BB103_369:
cvt.u32.u64	%r505, %rd420;
cvt.u32.u64	%r506, %rd392;
div.u32 %r507, %r506, %r505;
cvt.u64.u32	%rd1017, %r507;
bra.uni BB103_370;

BB103_368:
div.s64 %rd1017, %rd392, %rd420;

BB103_370:
setp.ge.s64	%p224, %rd1016, %rd1017;

BB103_371:
selp.b64	%rd713, %rd1, %rd2, %p224;
ld.local.u64 %rd396, [%rd713];
ld.local.u32 %r131, [%rd713+8];
@%p224 bra BB103_373;
bra.uni BB103_372;

BB103_373:
add.s64 %rd1045, %rd1045, 16;
add.s64 %rd400, %rd387, 16;
ld.shared.u64 %rd715, [%rd387+16];
st.local.u64 [%rd1], %rd715;
ld.shared.u32 %r509, [%rd387+24];
st.local.u32 [%rd1+8], %r509;
mov.u64 %rd1034, %rd385;
mov.u64 %rd1056, %rd400;
bra.uni BB103_374;

BB103_372:
add.s64 %rd1023, %rd1023, 16;
add.s64 %rd398, %rd385, 16;
ld.shared.u64 %rd714, [%rd385+16];
st.local.u64 [%rd2], %rd714;
ld.shared.u32 %r508, [%rd385+24];
st.local.u32 [%rd2+8], %r508;
mov.u64 %rd1034, %rd398;
mov.u64 %rd1056, %rd387;

BB103_374:
mov.pred %p225, -1;
setp.ge.u64	%p205, %rd1023, %rd298;
@%p205 bra BB103_383;

mov.pred %p225, 0;
setp.ge.u64	%p207, %rd1045, %rd295;
@%p207 bra BB103_383;

ld.local.u64 %rd405, [%rd2];
or.b64 %rd716, %rd405, %rd420;
and.b64 %rd717, %rd716, -4294967296;
setp.eq.s64	%p208, %rd717, 0;
@%p208 bra BB103_378;
bra.uni BB103_377;

BB103_378:
cvt.u32.u64	%r510, %rd420;
cvt.u32.u64	%r511, %rd405;
div.u32 %r512, %r511, %r510;
cvt.u64.u32	%rd1062, %r512;
bra.uni BB103_379;

BB103_377:
div.s64 %rd1062, %rd405, %rd420;

BB103_379:
ld.local.u64 %rd409, [%rd1];
or.b64 %rd718, %rd409, %rd420;
and.b64 %rd719, %rd718, -4294967296;
setp.eq.s64	%p209, %rd719, 0;
@%p209 bra BB103_381;
bra.uni BB103_380;

BB103_381:
cvt.u32.u64	%r513, %rd420;
cvt.u32.u64	%r514, %rd409;
div.u32 %r515, %r514, %r513;
cvt.u64.u32	%rd1063, %r515;
bra.uni BB103_382;

BB103_380:
div.s64 %rd1063, %rd409, %rd420;

BB103_382:
setp.ge.s64	%p225, %rd1062, %rd1063;

BB103_383:
selp.b64	%rd720, %rd1, %rd2, %p225;
ld.local.u64 %rd413, [%rd720];
ld.local.u32 %r132, [%rd720+8];
@%p225 bra BB103_385;
bra.uni BB103_384;

BB103_385:
ld.shared.u64 %rd722, [%rd1056+16];
st.local.u64 [%rd1], %rd722;
ld.shared.u32 %r517, [%rd1056+24];
st.local.u32 [%rd1+8], %r517;
bra.uni BB103_386;

BB103_384:
ld.shared.u64 %rd721, [%rd1034+16];
st.local.u64 [%rd2], %rd721;
ld.shared.u32 %r516, [%rd1034+24];
st.local.u32 [%rd2+8], %r516;

BB103_386:
setp.eq.s32	%p15, %r113, 0;
bar.sync 0;
@%p15 bra BB103_388;

st.shared.u64 [%rd34], %rd307;
st.shared.u32 [%rd34+8], %r126;

BB103_388:
setp.lt.u32	%p210, %r113, 2;
@%p210 bra BB103_390;

st.shared.u64 [%rd34+16], %rd328;
st.shared.u32 [%rd34+24], %r127;

BB103_390:
setp.lt.u32	%p211, %r113, 3;
@%p211 bra BB103_392;

st.shared.u64 [%rd34+32], %rd345;
st.shared.u32 [%rd34+40], %r128;

BB103_392:
setp.lt.u32	%p212, %r113, 4;
@%p212 bra BB103_394;

st.shared.u64 [%rd34+48], %rd362;
st.shared.u32 [%rd34+56], %r129;

BB103_394:
setp.lt.u32	%p213, %r113, 5;
@%p213 bra BB103_396;

st.shared.u64 [%rd34+64], %rd379;
st.shared.u32 [%rd34+72], %r130;

BB103_396:
setp.lt.u32	%p214, %r113, 6;
@%p214 bra BB103_398;

st.shared.u64 [%rd34+80], %rd396;
st.shared.u32 [%rd34+88], %r131;

BB103_398:
setp.lt.u32	%p215, %r113, 7;
@%p215 bra BB103_400;

st.shared.u64 [%rd34+96], %rd413;
st.shared.u32 [%rd34+104], %r132;

BB103_400:
bar.sync 0;
shl.b32 %r755, %r755, 1;
setp.lt.u32	%p216, %r755, 257;
@%p216 bra BB103_293;

setp.ge.u32	%p217, %r758, %r1;
@%p217 bra BB103_403;

BB103_402:
cvt.u64.u32	%rd723, %r758;
add.s64 %rd724, %rd723, %rd421;
shl.b64 %rd725, %rd724, 3;
add.s64 %rd726, %rd280, %rd725;
shl.b64 %rd727, %rd724, 2;
add.s64 %rd728, %rd279, %rd727;
mul.wide.u32 %rd729, %r758, 16;
add.s64 %rd731, %rd465, %rd729;
ld.shared.u64 %rd732, [%rd731];
st.global.u64 [%rd726], %rd732;
ld.shared.u32 %r520, [%rd731+8];
st.global.u32 [%rd728], %r520;
add.s32 %r758, %r758, 256;
setp.lt.u32	%p218, %r758, %r1;
@%p218 bra BB103_402;

BB103_403:
bar.sync 0;
ret;
}


.visible .entry _ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24virtualized_smem_closureINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEEjNS_12zip_iteratorINS_5tupleINS_10device_ptrIlEENSC_IiEENS_9null_typeESF_SF_SF_SF_SF_SF_SF_EEEENS_6detail15normal_iteratorINS_7pointerIjNSI_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESP_EEEENSJ_INSK_INSB_IliSF_SF_SF_SF_SF_SF_SF_SF_EESO_SP_SP_EEEENSI_13compare_firstI9SliceCompEEEEPSS_EEEEvT_(
.param .align 8 .b8 _ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24virtualized_smem_closureINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEEjNS_12zip_iteratorINS_5tupleINS_10device_ptrIlEENSC_IiEENS_9null_typeESF_SF_SF_SF_SF_SF_SF_EEEENS_6detail15normal_iteratorINS_7pointerIjNSI_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESP_EEEENSJ_INSK_INSB_IliSF_SF_SF_SF_SF_SF_SF_SF_EESO_SP_SP_EEEENSI_13compare_firstI9SliceCompEEEEPSS_EEEEvT__param_0[72]
)
.maxntid 256, 1, 1
.minnctapersm 1
{
.local .align 8 .b8 __local_depot104[32];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<109>;
.reg .b16 %rs<19>;
.reg .b32 %r<290>;
.reg .b64 %rd<523>;


mov.u64 %rd522, __local_depot104;
cvta.local.u64 %SP, %rd522;
ld.param.u64 %rd207, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24virtualized_smem_closureINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEEjNS_12zip_iteratorINS_5tupleINS_10device_ptrIlEENSC_IiEENS_9null_typeESF_SF_SF_SF_SF_SF_SF_EEEENS_6detail15normal_iteratorINS_7pointerIjNSI_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESP_EEEENSJ_INSK_INSB_IliSF_SF_SF_SF_SF_SF_SF_SF_EESO_SP_SP_EEEENSI_13compare_firstI9SliceCompEEEEPSS_EEEEvT__param_0+48];
ld.param.u64 %rd206, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24virtualized_smem_closureINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEEjNS_12zip_iteratorINS_5tupleINS_10device_ptrIlEENSC_IiEENS_9null_typeESF_SF_SF_SF_SF_SF_SF_EEEENS_6detail15normal_iteratorINS_7pointerIjNSI_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESP_EEEENSJ_INSK_INSB_IliSF_SF_SF_SF_SF_SF_SF_SF_EESO_SP_SP_EEEENSI_13compare_firstI9SliceCompEEEEPSS_EEEEvT__param_0+40];
ld.param.u32 %r5, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24virtualized_smem_closureINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEEjNS_12zip_iteratorINS_5tupleINS_10device_ptrIlEENSC_IiEENS_9null_typeESF_SF_SF_SF_SF_SF_SF_EEEENS_6detail15normal_iteratorINS_7pointerIjNSI_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESP_EEEENSJ_INSK_INSB_IliSF_SF_SF_SF_SF_SF_SF_SF_EESO_SP_SP_EEEENSI_13compare_firstI9SliceCompEEEEPSS_EEEEvT__param_0+24];
ld.param.u32 %r95, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24virtualized_smem_closureINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEEjNS_12zip_iteratorINS_5tupleINS_10device_ptrIlEENSC_IiEENS_9null_typeESF_SF_SF_SF_SF_SF_SF_EEEENS_6detail15normal_iteratorINS_7pointerIjNSI_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESP_EEEENSJ_INSK_INSB_IliSF_SF_SF_SF_SF_SF_SF_SF_EESO_SP_SP_EEEENSI_13compare_firstI9SliceCompEEEEPSS_EEEEvT__param_0];
ld.param.u64 %rd208, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24virtualized_smem_closureINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEEjNS_12zip_iteratorINS_5tupleINS_10device_ptrIlEENSC_IiEENS_9null_typeESF_SF_SF_SF_SF_SF_SF_EEEENS_6detail15normal_iteratorINS_7pointerIjNSI_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESP_EEEENSJ_INSK_INSB_IliSF_SF_SF_SF_SF_SF_SF_SF_EESO_SP_SP_EEEENSI_13compare_firstI9SliceCompEEEEPSS_EEEEvT__param_0+56];
ld.param.u64 %rd209, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24virtualized_smem_closureINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEEjNS_12zip_iteratorINS_5tupleINS_10device_ptrIlEENSC_IiEENS_9null_typeESF_SF_SF_SF_SF_SF_SF_EEEENS_6detail15normal_iteratorINS_7pointerIjNSI_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESP_EEEENSJ_INSK_INSB_IliSF_SF_SF_SF_SF_SF_SF_SF_EESO_SP_SP_EEEENSI_13compare_firstI9SliceCompEEEEPSS_EEEEvT__param_0+64];
ld.param.u64 %rd205, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24virtualized_smem_closureINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEEjNS_12zip_iteratorINS_5tupleINS_10device_ptrIlEENSC_IiEENS_9null_typeESF_SF_SF_SF_SF_SF_SF_EEEENS_6detail15normal_iteratorINS_7pointerIjNSI_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESP_EEEENSJ_INSK_INSB_IliSF_SF_SF_SF_SF_SF_SF_SF_EESO_SP_SP_EEEENSI_13compare_firstI9SliceCompEEEEPSS_EEEEvT__param_0+32];
ld.param.u64 %rd204, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24virtualized_smem_closureINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEEjNS_12zip_iteratorINS_5tupleINS_10device_ptrIlEENSC_IiEENS_9null_typeESF_SF_SF_SF_SF_SF_SF_EEEENS_6detail15normal_iteratorINS_7pointerIjNSI_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESP_EEEENSJ_INSK_INSB_IliSF_SF_SF_SF_SF_SF_SF_SF_EESO_SP_SP_EEEENSI_13compare_firstI9SliceCompEEEEPSS_EEEEvT__param_0+16];
ld.param.u64 %rd203, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24virtualized_smem_closureINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEEjNS_12zip_iteratorINS_5tupleINS_10device_ptrIlEENSC_IiEENS_9null_typeESF_SF_SF_SF_SF_SF_SF_EEEENS_6detail15normal_iteratorINS_7pointerIjNSI_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESP_EEEENSJ_INSK_INSB_IliSF_SF_SF_SF_SF_SF_SF_SF_EESO_SP_SP_EEEENSI_13compare_firstI9SliceCompEEEEPSS_EEEEvT__param_0+8];
cvta.to.global.u64 %rd1, %rd203;
cvta.to.global.u64 %rd2, %rd204;
cvta.to.global.u64 %rd210, %rd205;
cvta.to.global.u64 %rd3, %rd209;
mov.u32 %r97, %ctaid.x;
cvt.u64.u32	%rd211, %r97;
mul.lo.s64 %rd4, %rd211, %rd208;
mul.wide.u32 %rd212, %r97, 4;
add.s64 %rd213, %rd210, %rd212;
neg.s32 %r98, %r95;
and.b32 %r1, %r97, %r98;
shr.s32 %r2, %r95, 1;
mul.lo.s32 %r3, %r1, 1792;
ld.global.u32 %r4, [%rd213];
ld.global.u32 %r99, [%rd213+4];
add.s32 %r100, %r3, %r99;
min.s32 %r224, %r100, %r5;
add.s32 %r101, %r97, %r2;
mul.lo.s32 %r102, %r101, 1792;
sub.s32 %r103, %r102, %r4;
min.s32 %r7, %r103, %r5;
add.s32 %r104, %r102, 1792;
sub.s32 %r105, %r104, %r99;
min.s32 %r223, %r105, %r5;
add.s32 %r106, %r95, -1;
and.b32 %r107, %r97, %r106;
setp.ne.s32	%p15, %r106, %r107;
@%p15 bra BB104_2;

add.s32 %r108, %r1, %r2;
mul.lo.s32 %r109, %r108, 1792;
min.s32 %r224, %r109, %r5;
mad.lo.s32 %r110, %r2, 2, %r1;
mul.lo.s32 %r111, %r110, 1792;
min.s32 %r223, %r111, %r5;

BB104_2:
add.s32 %r112, %r3, %r4;
sub.s32 %r13, %r223, %r7;
sub.s32 %r14, %r224, %r112;
setp.gt.u32	%p16, %r14, 1791;
mov.u32 %r289, %tid.x;
cvt.u64.u32	%rd214, %r289;
cvt.u64.u32	%rd215, %r112;
add.s64 %rd216, %rd214, %rd215;
shl.b64 %rd217, %rd216, 3;
add.s64 %rd5, %rd1, %rd217;
shl.b64 %rd218, %rd216, 2;
add.s64 %rd6, %rd2, %rd218;
@%p16 bra BB104_17;
bra.uni BB104_3;

BB104_17:
ld.global.u64 %rd414, [%rd5];
ld.global.u32 %r243, [%rd6];
ld.global.u64 %rd415, [%rd5+2048];
ld.global.u32 %r245, [%rd6+1024];
ld.global.u64 %rd417, [%rd5+4096];
ld.global.u32 %r246, [%rd6+2048];
ld.global.u64 %rd418, [%rd5+6144];
ld.global.u32 %r248, [%rd6+3072];
ld.global.u64 %rd420, [%rd5+8192];
ld.global.u32 %r249, [%rd6+4096];
ld.global.u64 %rd419, [%rd5+10240];
ld.global.u32 %r247, [%rd6+5120];
ld.global.u64 %rd416, [%rd5+12288];
ld.global.u32 %r244, [%rd6+6144];
bra.uni BB104_18;

BB104_3:
mov.u64 %rd219, 0;
mov.u32 %r113, 0;
setp.ge.u32	%p17, %r289, %r14;
mov.u32 %r255, %r113;
mov.u64 %rd426, %rd219;
@%p17 bra BB104_5;

ld.global.u64 %rd7, [%rd5];
ld.global.u32 %r16, [%rd6];
mov.u32 %r255, %r16;
mov.u64 %rd426, %rd7;

BB104_5:
mov.u64 %rd402, %rd426;
mov.u64 %rd414, %rd402;
mov.u32 %r231, %r255;
mov.u32 %r243, %r231;
add.s32 %r115, %r289, 256;
setp.ge.u32	%p18, %r115, %r14;
mov.u32 %r254, %r113;
mov.u64 %rd425, %rd219;
@%p18 bra BB104_7;

ld.global.u64 %rd425, [%rd5+2048];
ld.global.u32 %r254, [%rd6+1024];

BB104_7:
mov.u64 %rd415, %rd425;
mov.u32 %r245, %r254;
add.s32 %r117, %r289, 512;
setp.ge.u32	%p19, %r117, %r14;
mov.u32 %r253, %r113;
mov.u64 %rd424, %rd219;
@%p19 bra BB104_9;

ld.global.u64 %rd424, [%rd5+4096];
ld.global.u32 %r253, [%rd6+2048];

BB104_9:
mov.u64 %rd417, %rd424;
mov.u32 %r246, %r253;
add.s32 %r119, %r289, 768;
setp.ge.u32	%p20, %r119, %r14;
mov.u32 %r252, %r113;
mov.u64 %rd423, %rd219;
@%p20 bra BB104_11;

ld.global.u64 %rd423, [%rd5+6144];
ld.global.u32 %r252, [%rd6+3072];

BB104_11:
mov.u64 %rd418, %rd423;
mov.u32 %r248, %r252;
add.s32 %r121, %r289, 1024;
setp.ge.u32	%p21, %r121, %r14;
mov.u32 %r251, %r113;
mov.u64 %rd422, %rd219;
@%p21 bra BB104_13;

ld.global.u64 %rd422, [%rd5+8192];
ld.global.u32 %r251, [%rd6+4096];

BB104_13:
mov.u64 %rd420, %rd422;
mov.u32 %r249, %r251;
add.s32 %r123, %r289, 1280;
setp.ge.u32	%p22, %r123, %r14;
mov.u32 %r250, %r113;
mov.u64 %rd421, %rd219;
@%p22 bra BB104_15;

ld.global.u64 %rd421, [%rd5+10240];
ld.global.u32 %r250, [%rd6+5120];

BB104_15:
mov.u64 %rd419, %rd421;
mov.u32 %r247, %r250;
add.s32 %r125, %r289, 1536;
setp.ge.u32	%p23, %r125, %r14;
mov.u32 %r244, %r113;
mov.u64 %rd416, %rd219;
@%p23 bra BB104_18;

ld.global.u64 %rd416, [%rd5+12288];
ld.global.u32 %r244, [%rd6+6144];

BB104_18:
add.s64 %rd227, %rd214, %rd4;
shl.b64 %rd228, %rd227, 4;
add.s64 %rd34, %rd3, %rd228;
@%p16 bra BB104_33;
bra.uni BB104_19;

BB104_33:
st.global.u64 [%rd34], %rd414;
st.global.u64 [%rd34+4096], %rd415;
st.global.u64 [%rd34+8192], %rd417;
st.global.u64 [%rd34+12288], %rd418;
st.global.u64 [%rd34+16384], %rd420;
st.global.u64 [%rd34+20480], %rd419;
st.global.u64 [%rd34+24576], %rd416;
st.global.u32 [%rd34+8], %r243;
st.global.u32 [%rd34+4104], %r245;
st.global.u32 [%rd34+8200], %r246;
st.global.u32 [%rd34+12296], %r248;
st.global.u32 [%rd34+16392], %r249;
st.global.u32 [%rd34+20488], %r247;
bra.uni BB104_34;

BB104_19:
setp.ge.u32	%p25, %r289, %r14;
@%p25 bra BB104_21;

st.global.u64 [%rd34], %rd414;
st.global.u32 [%rd34+8], %r243;

BB104_21:
add.s32 %r126, %r289, 256;
setp.ge.u32	%p26, %r126, %r14;
@%p26 bra BB104_23;

st.global.u64 [%rd34+4096], %rd415;
st.global.u32 [%rd34+4104], %r245;

BB104_23:
add.s32 %r127, %r289, 512;
setp.ge.u32	%p27, %r127, %r14;
@%p27 bra BB104_25;

st.global.u64 [%rd34+8192], %rd417;
st.global.u32 [%rd34+8200], %r246;

BB104_25:
add.s32 %r128, %r289, 768;
setp.ge.u32	%p28, %r128, %r14;
@%p28 bra BB104_27;

st.global.u64 [%rd34+12288], %rd418;
st.global.u32 [%rd34+12296], %r248;

BB104_27:
add.s32 %r129, %r289, 1024;
setp.ge.u32	%p29, %r129, %r14;
@%p29 bra BB104_29;

st.global.u64 [%rd34+16384], %rd420;
st.global.u32 [%rd34+16392], %r249;

BB104_29:
add.s32 %r130, %r289, 1280;
setp.ge.u32	%p30, %r130, %r14;
@%p30 bra BB104_31;

st.global.u64 [%rd34+20480], %rd419;
st.global.u32 [%rd34+20488], %r247;

BB104_31:
add.s32 %r131, %r289, 1536;
setp.ge.u32	%p31, %r131, %r14;
@%p31 bra BB104_35;

st.global.u64 [%rd34+24576], %rd416;

BB104_34:
st.global.u32 [%rd34+24584], %r244;

BB104_35:
cvt.u64.u32	%rd229, %r7;
cvt.u64.u32	%rd35, %r14;
add.s64 %rd36, %rd35, %rd4;
add.s64 %rd231, %rd214, %rd229;
shl.b64 %rd232, %rd231, 3;
add.s64 %rd37, %rd1, %rd232;
shl.b64 %rd233, %rd231, 2;
add.s64 %rd38, %rd2, %rd233;
setp.gt.u32	%p32, %r13, 1791;
@%p32 bra BB104_50;
bra.uni BB104_36;

BB104_50:
ld.global.u64 %rd445, [%rd37];
ld.global.u32 %r274, [%rd38];
ld.global.u64 %rd446, [%rd37+2048];
ld.global.u32 %r276, [%rd38+1024];
ld.global.u64 %rd448, [%rd37+4096];
ld.global.u32 %r277, [%rd38+2048];
ld.global.u64 %rd449, [%rd37+6144];
ld.global.u32 %r279, [%rd38+3072];
ld.global.u64 %rd451, [%rd37+8192];
ld.global.u32 %r280, [%rd38+4096];
ld.global.u64 %rd450, [%rd37+10240];
ld.global.u32 %r278, [%rd38+5120];
ld.global.u64 %rd447, [%rd37+12288];
ld.global.u32 %r275, [%rd38+6144];
bra.uni BB104_51;

BB104_36:
mov.u64 %rd234, 0;
mov.u32 %r132, 0;
setp.ge.u32	%p33, %r289, %r13;
mov.u32 %r286, %r132;
mov.u64 %rd457, %rd234;
@%p33 bra BB104_38;

ld.global.u64 %rd39, [%rd37];
ld.global.u32 %r45, [%rd38];
mov.u32 %r286, %r45;
mov.u64 %rd457, %rd39;

BB104_38:
mov.u64 %rd433, %rd457;
mov.u64 %rd445, %rd433;
mov.u32 %r262, %r286;
mov.u32 %r274, %r262;
add.s32 %r134, %r289, 256;
setp.ge.u32	%p34, %r134, %r13;
mov.u32 %r285, %r132;
mov.u64 %rd456, %rd234;
@%p34 bra BB104_40;

ld.global.u64 %rd456, [%rd37+2048];
ld.global.u32 %r285, [%rd38+1024];

BB104_40:
mov.u64 %rd446, %rd456;
mov.u32 %r276, %r285;
add.s32 %r136, %r289, 512;
setp.ge.u32	%p35, %r136, %r13;
mov.u32 %r284, %r132;
mov.u64 %rd455, %rd234;
@%p35 bra BB104_42;

ld.global.u64 %rd455, [%rd37+4096];
ld.global.u32 %r284, [%rd38+2048];

BB104_42:
mov.u64 %rd448, %rd455;
mov.u32 %r277, %r284;
add.s32 %r138, %r289, 768;
setp.ge.u32	%p36, %r138, %r13;
mov.u32 %r283, %r132;
mov.u64 %rd454, %rd234;
@%p36 bra BB104_44;

ld.global.u64 %rd454, [%rd37+6144];
ld.global.u32 %r283, [%rd38+3072];

BB104_44:
mov.u64 %rd449, %rd454;
mov.u32 %r279, %r283;
add.s32 %r140, %r289, 1024;
setp.ge.u32	%p37, %r140, %r13;
mov.u32 %r282, %r132;
mov.u64 %rd453, %rd234;
@%p37 bra BB104_46;

ld.global.u64 %rd453, [%rd37+8192];
ld.global.u32 %r282, [%rd38+4096];

BB104_46:
mov.u64 %rd451, %rd453;
mov.u32 %r280, %r282;
add.s32 %r142, %r289, 1280;
setp.ge.u32	%p38, %r142, %r13;
mov.u32 %r281, %r132;
mov.u64 %rd452, %rd234;
@%p38 bra BB104_48;

ld.global.u64 %rd452, [%rd37+10240];
ld.global.u32 %r281, [%rd38+5120];

BB104_48:
mov.u64 %rd450, %rd452;
mov.u32 %r278, %r281;
add.s32 %r144, %r289, 1536;
setp.ge.u32	%p39, %r144, %r13;
mov.u32 %r275, %r132;
mov.u64 %rd447, %rd234;
@%p39 bra BB104_51;

ld.global.u64 %rd447, [%rd37+12288];
ld.global.u32 %r275, [%rd38+6144];

BB104_51:
add.s64 %rd242, %rd214, %rd36;
shl.b64 %rd243, %rd242, 4;
add.s64 %rd66, %rd3, %rd243;
@%p32 bra BB104_66;
bra.uni BB104_52;

BB104_66:
st.global.u64 [%rd66], %rd445;
st.global.u64 [%rd66+4096], %rd446;
st.global.u64 [%rd66+8192], %rd448;
st.global.u64 [%rd66+12288], %rd449;
st.global.u64 [%rd66+16384], %rd451;
st.global.u64 [%rd66+20480], %rd450;
st.global.u64 [%rd66+24576], %rd447;
st.global.u32 [%rd66+8], %r274;
st.global.u32 [%rd66+4104], %r276;
st.global.u32 [%rd66+8200], %r277;
st.global.u32 [%rd66+12296], %r279;
st.global.u32 [%rd66+16392], %r280;
st.global.u32 [%rd66+20488], %r278;
bra.uni BB104_67;

BB104_52:
setp.ge.u32	%p41, %r289, %r13;
@%p41 bra BB104_54;

st.global.u64 [%rd66], %rd445;
st.global.u32 [%rd66+8], %r274;

BB104_54:
add.s32 %r145, %r289, 256;
setp.ge.u32	%p42, %r145, %r13;
@%p42 bra BB104_56;

st.global.u64 [%rd66+4096], %rd446;
st.global.u32 [%rd66+4104], %r276;

BB104_56:
add.s32 %r146, %r289, 512;
setp.ge.u32	%p43, %r146, %r13;
@%p43 bra BB104_58;

st.global.u64 [%rd66+8192], %rd448;
st.global.u32 [%rd66+8200], %r277;

BB104_58:
add.s32 %r147, %r289, 768;
setp.ge.u32	%p44, %r147, %r13;
@%p44 bra BB104_60;

st.global.u64 [%rd66+12288], %rd449;
st.global.u32 [%rd66+12296], %r279;

BB104_60:
add.s32 %r148, %r289, 1024;
setp.ge.u32	%p45, %r148, %r13;
@%p45 bra BB104_62;

st.global.u64 [%rd66+16384], %rd451;
st.global.u32 [%rd66+16392], %r280;

BB104_62:
add.s32 %r149, %r289, 1280;
setp.ge.u32	%p46, %r149, %r13;
@%p46 bra BB104_64;

st.global.u64 [%rd66+20480], %rd450;
st.global.u32 [%rd66+20488], %r278;

BB104_64:
add.s32 %r150, %r289, 1536;
setp.ge.u32	%p47, %r150, %r13;
@%p47 bra BB104_68;

st.global.u64 [%rd66+24576], %rd447;

BB104_67:
st.global.u32 [%rd66+24584], %r275;

BB104_68:
bar.sync 0;
mul.lo.s32 %r74, %r289, 7;
add.s32 %r75, %r14, %r13;
min.u32 %r76, %r74, %r75;
setp.lt.u32	%p48, %r76, %r13;
sub.s32 %r151, %r76, %r13;
selp.b32	%r288, 0, %r151, %p48;
min.u32 %r287, %r14, %r76;
setp.ge.u32	%p49, %r288, %r287;
@%p49 bra BB104_77;

add.s32 %r79, %r76, -1;

BB104_70:
add.s32 %r152, %r287, %r288;
shr.u32 %r82, %r152, 1;
sub.s32 %r153, %r79, %r82;
cvt.u64.u32	%rd244, %r153;
add.s64 %rd245, %rd244, %rd36;
shl.b64 %rd246, %rd245, 4;
add.s64 %rd247, %rd3, %rd246;
ld.global.u64 %rd68, [%rd247];
or.b64 %rd248, %rd68, %rd207;
and.b64 %rd249, %rd248, -4294967296;
setp.eq.s64	%p50, %rd249, 0;
@%p50 bra BB104_72;
bra.uni BB104_71;

BB104_72:
cvt.u32.u64	%r154, %rd207;
cvt.u32.u64	%r155, %rd68;
div.u32 %r156, %r155, %r154;
cvt.u64.u32	%rd458, %r156;
bra.uni BB104_73;

BB104_71:
div.s64 %rd458, %rd68, %rd207;

BB104_73:
cvt.u64.u32	%rd250, %r82;
add.s64 %rd251, %rd250, %rd4;
shl.b64 %rd252, %rd251, 4;
add.s64 %rd253, %rd3, %rd252;
ld.global.u64 %rd72, [%rd253];
or.b64 %rd254, %rd72, %rd207;
and.b64 %rd255, %rd254, -4294967296;
setp.eq.s64	%p51, %rd255, 0;
@%p51 bra BB104_75;
bra.uni BB104_74;

BB104_75:
cvt.u32.u64	%r157, %rd207;
cvt.u32.u64	%r158, %rd72;
div.u32 %r159, %r158, %r157;
cvt.u64.u32	%rd459, %r159;
bra.uni BB104_76;

BB104_74:
div.s64 %rd459, %rd72, %rd207;

BB104_76:
add.s32 %r160, %r82, 1;
setp.lt.s64	%p52, %rd458, %rd459;
selp.b32	%r288, %r288, %r160, %p52;
selp.b32	%r287, %r82, %r287, %p52;
setp.lt.u32	%p53, %r288, %r287;
@%p53 bra BB104_70;

BB104_77:
cvt.u64.u32	%rd257, %r288;
add.s64 %rd76, %rd257, %rd4;
shl.b64 %rd258, %rd76, 4;
add.s64 %rd77, %rd3, %rd258;
shl.b64 %rd259, %rd36, 4;
add.s64 %rd78, %rd3, %rd259;
sub.s32 %r161, %r76, %r288;
cvt.u64.u32	%rd260, %r161;
add.s64 %rd79, %rd36, %rd260;
shl.b64 %rd261, %rd79, 4;
add.s64 %rd80, %rd3, %rd261;
cvt.u64.u32	%rd262, %r13;
add.s64 %rd263, %rd262, %rd4;
add.s64 %rd264, %rd263, %rd35;
shl.b64 %rd265, %rd264, 4;
add.s64 %rd81, %rd3, %rd265;
add.u64 %rd266, %SP, 0;
cvta.to.local.u64 %rd82, %rd266;
mov.u64 %rd460, 0;
mov.pred %p54, 0;
@%p54 bra BB104_79;

BB104_78:
add.s64 %rd267, %rd82, %rd460;
mov.u16 %rs1, 0;
st.local.u8 [%rd267], %rs1;
add.s64 %rd460, %rd460, 1;
setp.lt.u64	%p55, %rd460, 16;
@%p55 bra BB104_78;

BB104_79:
ld.global.u64 %rd269, [%rd77];
ld.global.u32 %r162, [%rd77+8];
ld.global.v4.u8 {%rs2, %rs3, %rs4, %rs5}, [%rd77+12];
st.local.v4.u8 [%rd82+12], {%rs2, %rs3, %rs4, %rs5};
st.local.u32 [%rd82+8], %r162;
st.local.u64 [%rd82], %rd269;
add.u64 %rd272, %SP, 16;
cvta.to.local.u64 %rd85, %rd272;
mov.u64 %rd461, 0;
@%p54 bra BB104_81;

BB104_80:
add.s64 %rd273, %rd85, %rd461;
mov.u16 %rs10, 0;
st.local.u8 [%rd273], %rs10;
add.s64 %rd461, %rd461, 1;
setp.lt.u64	%p57, %rd461, 16;
@%p57 bra BB104_80;

BB104_81:
ld.global.u64 %rd274, [%rd80];
ld.global.u32 %r163, [%rd80+8];
ld.global.v4.u8 {%rs11, %rs12, %rs13, %rs14}, [%rd80+12];
st.local.v4.u8 [%rd85+12], {%rs11, %rs12, %rs13, %rs14};
st.local.u32 [%rd85+8], %r163;
st.local.u64 [%rd85], %rd274;
mov.pred %p102, -1;
setp.ge.u64	%p59, %rd80, %rd81;
@%p59 bra BB104_90;

mov.pred %p102, 0;
setp.ge.u64	%p61, %rd77, %rd78;
@%p61 bra BB104_90;

ld.local.u64 %rd88, [%rd85];
or.b64 %rd279, %rd88, %rd207;
and.b64 %rd280, %rd279, -4294967296;
setp.eq.s64	%p62, %rd280, 0;
@%p62 bra BB104_85;

div.s64 %rd462, %rd88, %rd207;
bra.uni BB104_86;

BB104_85:
cvt.u32.u64	%r164, %rd207;
cvt.u32.u64	%r165, %rd88;
div.u32 %r166, %r165, %r164;
cvt.u64.u32	%rd462, %r166;

BB104_86:
ld.local.u64 %rd92, [%rd82];
or.b64 %rd283, %rd92, %rd207;
and.b64 %rd284, %rd283, -4294967296;
setp.eq.s64	%p63, %rd284, 0;
@%p63 bra BB104_88;

div.s64 %rd463, %rd92, %rd207;
bra.uni BB104_89;

BB104_88:
cvt.u32.u64	%r167, %rd207;
cvt.u32.u64	%r168, %rd92;
div.u32 %r169, %r168, %r167;
cvt.u64.u32	%rd463, %r169;

BB104_89:
setp.ge.s64	%p102, %rd462, %rd463;

BB104_90:
selp.b64	%rd287, %rd82, %rd85, %p102;
ld.local.u64 %rd96, [%rd287];
ld.local.u32 %r86, [%rd287+8];
@%p102 bra BB104_92;
bra.uni BB104_91;

BB104_92:
add.s64 %rd292, %rd258, %rd3;
add.s64 %rd101, %rd292, 16;
mov.u64 %rd518, %rd101;
ld.global.u64 %rd293, [%rd77+16];
st.local.u64 [%rd82], %rd293;
ld.global.u32 %r171, [%rd77+24];
st.local.u32 [%rd82+8], %r171;
mov.u64 %rd495, %rd80;
mov.u64 %rd496, %rd80;
mov.u64 %rd519, %rd101;
bra.uni BB104_93;

BB104_91:
add.s64 %rd289, %rd261, %rd3;
add.s64 %rd99, %rd289, 16;
mov.u64 %rd495, %rd99;
ld.global.u64 %rd290, [%rd80+16];
st.local.u64 [%rd85], %rd290;
ld.global.u32 %r170, [%rd80+24];
st.local.u32 [%rd85+8], %r170;
mov.u64 %rd496, %rd99;
mov.u64 %rd518, %rd77;
mov.u64 %rd519, %rd77;

BB104_93:
mov.u64 %rd106, %rd518;
mov.u64 %rd517, %rd519;
mov.u64 %rd104, %rd495;
mov.u64 %rd494, %rd496;
mov.pred %p103, -1;
setp.ge.u64	%p65, %rd494, %rd81;
@%p65 bra BB104_102;

mov.pred %p103, 0;
setp.ge.u64	%p67, %rd517, %rd78;
@%p67 bra BB104_102;

ld.local.u64 %rd107, [%rd85];
or.b64 %rd296, %rd107, %rd207;
and.b64 %rd297, %rd296, -4294967296;
setp.eq.s64	%p68, %rd297, 0;
@%p68 bra BB104_97;

div.s64 %rd464, %rd107, %rd207;
bra.uni BB104_98;

BB104_97:
cvt.u32.u64	%r172, %rd207;
cvt.u32.u64	%r173, %rd107;
div.u32 %r174, %r173, %r172;
cvt.u64.u32	%rd464, %r174;

BB104_98:
ld.local.u64 %rd111, [%rd82];
or.b64 %rd300, %rd111, %rd207;
and.b64 %rd301, %rd300, -4294967296;
setp.eq.s64	%p69, %rd301, 0;
@%p69 bra BB104_100;

div.s64 %rd465, %rd111, %rd207;
bra.uni BB104_101;

BB104_100:
cvt.u32.u64	%r175, %rd207;
cvt.u32.u64	%r176, %rd111;
div.u32 %r177, %r176, %r175;
cvt.u64.u32	%rd465, %r177;

BB104_101:
setp.ge.s64	%p103, %rd464, %rd465;

BB104_102:
selp.b64	%rd306, %rd82, %rd85, %p103;
ld.local.u64 %rd115, [%rd306];
ld.local.u32 %r87, [%rd306+8];
@%p103 bra BB104_104;
bra.uni BB104_103;

BB104_104:
add.s64 %rd517, %rd517, 16;
add.s64 %rd119, %rd106, 16;
ld.global.u64 %rd308, [%rd106+16];
st.local.u64 [%rd82], %rd308;
ld.global.u32 %r179, [%rd106+24];
st.local.u32 [%rd82+8], %r179;
mov.u64 %rd493, %rd104;
mov.u64 %rd516, %rd119;
bra.uni BB104_105;

BB104_103:
add.s64 %rd494, %rd494, 16;
add.s64 %rd117, %rd104, 16;
ld.global.u64 %rd307, [%rd104+16];
st.local.u64 [%rd85], %rd307;
ld.global.u32 %r178, [%rd104+24];
st.local.u32 [%rd85+8], %r178;
mov.u64 %rd493, %rd117;
mov.u64 %rd516, %rd106;

BB104_105:
mov.u64 %rd123, %rd516;
mov.u64 %rd515, %rd517;
mov.u64 %rd121, %rd493;
mov.u64 %rd492, %rd494;
mov.pred %p104, -1;
setp.ge.u64	%p71, %rd492, %rd81;
@%p71 bra BB104_114;

mov.pred %p104, 0;
setp.ge.u64	%p73, %rd515, %rd78;
@%p73 bra BB104_114;

ld.local.u64 %rd124, [%rd85];
or.b64 %rd311, %rd124, %rd207;
and.b64 %rd312, %rd311, -4294967296;
setp.eq.s64	%p74, %rd312, 0;
@%p74 bra BB104_109;

div.s64 %rd466, %rd124, %rd207;
bra.uni BB104_110;

BB104_109:
cvt.u32.u64	%r180, %rd207;
cvt.u32.u64	%r181, %rd124;
div.u32 %r182, %r181, %r180;
cvt.u64.u32	%rd466, %r182;

BB104_110:
ld.local.u64 %rd128, [%rd82];
or.b64 %rd315, %rd128, %rd207;
and.b64 %rd316, %rd315, -4294967296;
setp.eq.s64	%p75, %rd316, 0;
@%p75 bra BB104_112;

div.s64 %rd467, %rd128, %rd207;
bra.uni BB104_113;

BB104_112:
cvt.u32.u64	%r183, %rd207;
cvt.u32.u64	%r184, %rd128;
div.u32 %r185, %r184, %r183;
cvt.u64.u32	%rd467, %r185;

BB104_113:
setp.ge.s64	%p104, %rd466, %rd467;

BB104_114:
selp.b64	%rd321, %rd82, %rd85, %p104;
ld.local.u64 %rd132, [%rd321];
ld.local.u32 %r88, [%rd321+8];
@%p104 bra BB104_116;
bra.uni BB104_115;

BB104_116:
add.s64 %rd515, %rd515, 16;
add.s64 %rd136, %rd123, 16;
ld.global.u64 %rd323, [%rd123+16];
st.local.u64 [%rd82], %rd323;
ld.global.u32 %r187, [%rd123+24];
st.local.u32 [%rd82+8], %r187;
mov.u64 %rd491, %rd121;
mov.u64 %rd514, %rd136;
bra.uni BB104_117;

BB104_115:
add.s64 %rd492, %rd492, 16;
add.s64 %rd134, %rd121, 16;
ld.global.u64 %rd322, [%rd121+16];
st.local.u64 [%rd85], %rd322;
ld.global.u32 %r186, [%rd121+24];
st.local.u32 [%rd85+8], %r186;
mov.u64 %rd491, %rd134;
mov.u64 %rd514, %rd123;

BB104_117:
mov.u64 %rd140, %rd514;
mov.u64 %rd513, %rd515;
mov.u64 %rd138, %rd491;
mov.u64 %rd490, %rd492;
mov.pred %p105, -1;
setp.ge.u64	%p77, %rd490, %rd81;
@%p77 bra BB104_126;

mov.pred %p105, 0;
setp.ge.u64	%p79, %rd513, %rd78;
@%p79 bra BB104_126;

ld.local.u64 %rd141, [%rd85];
or.b64 %rd326, %rd141, %rd207;
and.b64 %rd327, %rd326, -4294967296;
setp.eq.s64	%p80, %rd327, 0;
@%p80 bra BB104_121;

div.s64 %rd468, %rd141, %rd207;
bra.uni BB104_122;

BB104_121:
cvt.u32.u64	%r188, %rd207;
cvt.u32.u64	%r189, %rd141;
div.u32 %r190, %r189, %r188;
cvt.u64.u32	%rd468, %r190;

BB104_122:
ld.local.u64 %rd145, [%rd82];
or.b64 %rd330, %rd145, %rd207;
and.b64 %rd331, %rd330, -4294967296;
setp.eq.s64	%p81, %rd331, 0;
@%p81 bra BB104_124;

div.s64 %rd469, %rd145, %rd207;
bra.uni BB104_125;

BB104_124:
cvt.u32.u64	%r191, %rd207;
cvt.u32.u64	%r192, %rd145;
div.u32 %r193, %r192, %r191;
cvt.u64.u32	%rd469, %r193;

BB104_125:
setp.ge.s64	%p105, %rd468, %rd469;

BB104_126:
selp.b64	%rd336, %rd82, %rd85, %p105;
ld.local.u64 %rd149, [%rd336];
ld.local.u32 %r89, [%rd336+8];
@%p105 bra BB104_128;
bra.uni BB104_127;

BB104_128:
add.s64 %rd513, %rd513, 16;
add.s64 %rd153, %rd140, 16;
ld.global.u64 %rd338, [%rd140+16];
st.local.u64 [%rd82], %rd338;
ld.global.u32 %r195, [%rd140+24];
st.local.u32 [%rd82+8], %r195;
mov.u64 %rd489, %rd138;
mov.u64 %rd512, %rd153;
bra.uni BB104_129;

BB104_127:
add.s64 %rd490, %rd490, 16;
add.s64 %rd151, %rd138, 16;
ld.global.u64 %rd337, [%rd138+16];
st.local.u64 [%rd85], %rd337;
ld.global.u32 %r194, [%rd138+24];
st.local.u32 [%rd85+8], %r194;
mov.u64 %rd489, %rd151;
mov.u64 %rd512, %rd140;

BB104_129:
mov.u64 %rd157, %rd512;
mov.u64 %rd511, %rd513;
mov.u64 %rd155, %rd489;
mov.u64 %rd488, %rd490;
mov.pred %p106, -1;
setp.ge.u64	%p83, %rd488, %rd81;
@%p83 bra BB104_138;

mov.pred %p106, 0;
setp.ge.u64	%p85, %rd511, %rd78;
@%p85 bra BB104_138;

ld.local.u64 %rd158, [%rd85];
or.b64 %rd341, %rd158, %rd207;
and.b64 %rd342, %rd341, -4294967296;
setp.eq.s64	%p86, %rd342, 0;
@%p86 bra BB104_133;

div.s64 %rd470, %rd158, %rd207;
bra.uni BB104_134;

BB104_133:
cvt.u32.u64	%r196, %rd207;
cvt.u32.u64	%r197, %rd158;
div.u32 %r198, %r197, %r196;
cvt.u64.u32	%rd470, %r198;

BB104_134:
ld.local.u64 %rd162, [%rd82];
or.b64 %rd345, %rd162, %rd207;
and.b64 %rd346, %rd345, -4294967296;
setp.eq.s64	%p87, %rd346, 0;
@%p87 bra BB104_136;

div.s64 %rd471, %rd162, %rd207;
bra.uni BB104_137;

BB104_136:
cvt.u32.u64	%r199, %rd207;
cvt.u32.u64	%r200, %rd162;
div.u32 %r201, %r200, %r199;
cvt.u64.u32	%rd471, %r201;

BB104_137:
setp.ge.s64	%p106, %rd470, %rd471;

BB104_138:
selp.b64	%rd351, %rd82, %rd85, %p106;
ld.local.u64 %rd166, [%rd351];
ld.local.u32 %r90, [%rd351+8];
@%p106 bra BB104_140;
bra.uni BB104_139;

BB104_140:
add.s64 %rd511, %rd511, 16;
add.s64 %rd170, %rd157, 16;
ld.global.u64 %rd353, [%rd157+16];
st.local.u64 [%rd82], %rd353;
ld.global.u32 %r203, [%rd157+24];
st.local.u32 [%rd82+8], %r203;
mov.u64 %rd487, %rd155;
mov.u64 %rd510, %rd170;
bra.uni BB104_141;

BB104_139:
add.s64 %rd488, %rd488, 16;
add.s64 %rd168, %rd155, 16;
ld.global.u64 %rd352, [%rd155+16];
st.local.u64 [%rd85], %rd352;
ld.global.u32 %r202, [%rd155+24];
st.local.u32 [%rd85+8], %r202;
mov.u64 %rd487, %rd168;
mov.u64 %rd510, %rd157;

BB104_141:
mov.u64 %rd174, %rd510;
mov.u64 %rd509, %rd511;
mov.u64 %rd172, %rd487;
mov.u64 %rd486, %rd488;
mov.pred %p107, -1;
setp.ge.u64	%p89, %rd486, %rd81;
@%p89 bra BB104_150;

mov.pred %p107, 0;
setp.ge.u64	%p91, %rd509, %rd78;
@%p91 bra BB104_150;

ld.local.u64 %rd175, [%rd85];
or.b64 %rd356, %rd175, %rd207;
and.b64 %rd357, %rd356, -4294967296;
setp.eq.s64	%p92, %rd357, 0;
@%p92 bra BB104_145;

div.s64 %rd472, %rd175, %rd207;
bra.uni BB104_146;

BB104_145:
cvt.u32.u64	%r204, %rd207;
cvt.u32.u64	%r205, %rd175;
div.u32 %r206, %r205, %r204;
cvt.u64.u32	%rd472, %r206;

BB104_146:
ld.local.u64 %rd179, [%rd82];
or.b64 %rd360, %rd179, %rd207;
and.b64 %rd361, %rd360, -4294967296;
setp.eq.s64	%p93, %rd361, 0;
@%p93 bra BB104_148;

div.s64 %rd473, %rd179, %rd207;
bra.uni BB104_149;

BB104_148:
cvt.u32.u64	%r207, %rd207;
cvt.u32.u64	%r208, %rd179;
div.u32 %r209, %r208, %r207;
cvt.u64.u32	%rd473, %r209;

BB104_149:
setp.ge.s64	%p107, %rd472, %rd473;

BB104_150:
selp.b64	%rd366, %rd82, %rd85, %p107;
ld.local.u64 %rd183, [%rd366];
ld.local.u32 %r91, [%rd366+8];
@%p107 bra BB104_152;
bra.uni BB104_151;

BB104_152:
add.s64 %rd509, %rd509, 16;
add.s64 %rd187, %rd174, 16;
ld.global.u64 %rd368, [%rd174+16];
st.local.u64 [%rd82], %rd368;
ld.global.u32 %r211, [%rd174+24];
st.local.u32 [%rd82+8], %r211;
mov.u64 %rd485, %rd172;
mov.u64 %rd508, %rd187;
bra.uni BB104_153;

BB104_151:
add.s64 %rd486, %rd486, 16;
add.s64 %rd185, %rd172, 16;
ld.global.u64 %rd367, [%rd172+16];
st.local.u64 [%rd85], %rd367;
ld.global.u32 %r210, [%rd172+24];
st.local.u32 [%rd85+8], %r210;
mov.u64 %rd485, %rd185;
mov.u64 %rd508, %rd174;

BB104_153:
mov.pred %p94, -1;
setp.ge.u64	%p95, %rd486, %rd81;
mov.pred %p108, %p94;
@%p95 bra BB104_162;

setp.ge.u64	%p97, %rd509, %rd78;
mov.pred %p108, %p54;
@%p97 bra BB104_162;

ld.local.u64 %rd192, [%rd85];
or.b64 %rd371, %rd192, %rd207;
and.b64 %rd372, %rd371, -4294967296;
setp.eq.s64	%p98, %rd372, 0;
@%p98 bra BB104_157;

div.s64 %rd520, %rd192, %rd207;
bra.uni BB104_158;

BB104_157:
cvt.u32.u64	%r212, %rd207;
cvt.u32.u64	%r213, %rd192;
div.u32 %r214, %r213, %r212;
cvt.u64.u32	%rd520, %r214;

BB104_158:
ld.local.u64 %rd196, [%rd82];
or.b64 %rd375, %rd196, %rd207;
and.b64 %rd376, %rd375, -4294967296;
setp.eq.s64	%p99, %rd376, 0;
@%p99 bra BB104_160;

div.s64 %rd521, %rd196, %rd207;
bra.uni BB104_161;

BB104_160:
cvt.u32.u64	%r215, %rd207;
cvt.u32.u64	%r216, %rd196;
div.u32 %r217, %r216, %r215;
cvt.u64.u32	%rd521, %r217;

BB104_161:
setp.ge.s64	%p108, %rd520, %rd521;

BB104_162:
selp.b64	%rd381, %rd82, %rd85, %p108;
ld.local.u64 %rd200, [%rd381];
ld.local.u32 %r92, [%rd381+8];
@%p108 bra BB104_164;
bra.uni BB104_163;

BB104_164:
ld.global.u64 %rd383, [%rd508+16];
st.local.u64 [%rd82], %rd383;
ld.global.u32 %r219, [%rd508+24];
st.local.u32 [%rd82+8], %r219;
bra.uni BB104_165;

BB104_163:
ld.global.u64 %rd382, [%rd485+16];
st.local.u64 [%rd85], %rd382;
ld.global.u32 %r218, [%rd485+24];
st.local.u32 [%rd85+8], %r218;

BB104_165:
cvta.to.global.u64 %rd201, %rd206;
bar.sync 0;
cvt.u64.u32	%rd384, %r74;
add.s64 %rd385, %rd384, %rd4;
shl.b64 %rd386, %rd385, 4;
add.s64 %rd387, %rd3, %rd386;
st.global.u64 [%rd387], %rd96;
st.global.u64 [%rd387+16], %rd115;
st.global.u64 [%rd387+32], %rd132;
st.global.u64 [%rd387+48], %rd149;
st.global.u64 [%rd387+64], %rd166;
st.global.u64 [%rd387+80], %rd183;
st.global.u64 [%rd387+96], %rd200;
st.global.u32 [%rd387+8], %r86;
st.global.u32 [%rd387+24], %r87;
st.global.u32 [%rd387+40], %r88;
st.global.u32 [%rd387+56], %r89;
st.global.u32 [%rd387+72], %r90;
st.global.u32 [%rd387+88], %r91;
st.global.u32 [%rd387+104], %r92;
bar.sync 0;
mul.lo.s32 %r221, %r97, 1792;
cvt.u64.u32	%rd202, %r221;
setp.ge.u32	%p100, %r289, %r75;
@%p100 bra BB104_167;

BB104_166:
cvt.u64.u32	%rd388, %r289;
add.s64 %rd389, %rd388, %rd202;
add.s64 %rd390, %rd388, %rd4;
shl.b64 %rd391, %rd390, 4;
add.s64 %rd392, %rd3, %rd391;
ld.global.u64 %rd393, [%rd392];
shl.b64 %rd394, %rd389, 4;
add.s64 %rd395, %rd201, %rd394;
st.global.u64 [%rd395], %rd393;
ld.global.u32 %r222, [%rd392+8];
st.global.u32 [%rd395+8], %r222;
add.s32 %r289, %r289, 256;
setp.lt.u32	%p101, %r289, %r75;
@%p101 bra BB104_166;

BB104_167:
bar.sync 0;
ret;
}


.visible .entry _ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEEjNS_12zip_iteratorINS_5tupleINS_10device_ptrIlEENSB_IiEENS_9null_typeESE_SE_SE_SE_SE_SE_SE_EEEENS_6detail15normal_iteratorINS_7pointerIjNSH_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESO_EEEENSI_INSJ_INSA_IliSE_SE_SE_SE_SE_SE_SE_SE_EESN_SO_SO_EEEENSH_13compare_firstI9SliceCompEEEEEEvT_(
.param .align 8 .b8 _ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEEjNS_12zip_iteratorINS_5tupleINS_10device_ptrIlEENSB_IiEENS_9null_typeESE_SE_SE_SE_SE_SE_SE_EEEENS_6detail15normal_iteratorINS_7pointerIjNSH_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESO_EEEENSI_INSJ_INSA_IliSE_SE_SE_SE_SE_SE_SE_SE_EESN_SO_SO_EEEENSH_13compare_firstI9SliceCompEEEEEEvT__param_0[56]
)
.maxntid 256, 1, 1
.minnctapersm 1
{
.local .align 8 .b8 __local_depot105[32];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<105>;
.reg .b16 %rs<17>;
.reg .b32 %r<290>;
.reg .b64 %rd<503>;


mov.u64 %rd502, __local_depot105;
cvta.local.u64 %SP, %rd502;
ld.param.u64 %rd200, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEEjNS_12zip_iteratorINS_5tupleINS_10device_ptrIlEENSB_IiEENS_9null_typeESE_SE_SE_SE_SE_SE_SE_EEEENS_6detail15normal_iteratorINS_7pointerIjNSH_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESO_EEEENSI_INSJ_INSA_IliSE_SE_SE_SE_SE_SE_SE_SE_EESN_SO_SO_EEEENSH_13compare_firstI9SliceCompEEEEEEvT__param_0+48];
ld.param.u64 %rd199, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEEjNS_12zip_iteratorINS_5tupleINS_10device_ptrIlEENSB_IiEENS_9null_typeESE_SE_SE_SE_SE_SE_SE_EEEENS_6detail15normal_iteratorINS_7pointerIjNSH_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESO_EEEENSI_INSJ_INSA_IliSE_SE_SE_SE_SE_SE_SE_SE_EESN_SO_SO_EEEENSH_13compare_firstI9SliceCompEEEEEEvT__param_0+40];
ld.param.u32 %r5, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEEjNS_12zip_iteratorINS_5tupleINS_10device_ptrIlEENSB_IiEENS_9null_typeESE_SE_SE_SE_SE_SE_SE_EEEENS_6detail15normal_iteratorINS_7pointerIjNSH_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESO_EEEENSI_INSJ_INSA_IliSE_SE_SE_SE_SE_SE_SE_SE_EESN_SO_SO_EEEENSH_13compare_firstI9SliceCompEEEEEEvT__param_0+24];
ld.param.u32 %r95, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEEjNS_12zip_iteratorINS_5tupleINS_10device_ptrIlEENSB_IiEENS_9null_typeESE_SE_SE_SE_SE_SE_SE_EEEENS_6detail15normal_iteratorINS_7pointerIjNSH_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESO_EEEENSI_INSJ_INSA_IliSE_SE_SE_SE_SE_SE_SE_SE_EESN_SO_SO_EEEENSH_13compare_firstI9SliceCompEEEEEEvT__param_0];
ld.param.u64 %rd198, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEEjNS_12zip_iteratorINS_5tupleINS_10device_ptrIlEENSB_IiEENS_9null_typeESE_SE_SE_SE_SE_SE_SE_EEEENS_6detail15normal_iteratorINS_7pointerIjNSH_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESO_EEEENSI_INSJ_INSA_IliSE_SE_SE_SE_SE_SE_SE_SE_EESN_SO_SO_EEEENSH_13compare_firstI9SliceCompEEEEEEvT__param_0+32];
ld.param.u64 %rd197, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEEjNS_12zip_iteratorINS_5tupleINS_10device_ptrIlEENSB_IiEENS_9null_typeESE_SE_SE_SE_SE_SE_SE_EEEENS_6detail15normal_iteratorINS_7pointerIjNSH_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESO_EEEENSI_INSJ_INSA_IliSE_SE_SE_SE_SE_SE_SE_SE_EESN_SO_SO_EEEENSH_13compare_firstI9SliceCompEEEEEEvT__param_0+16];
ld.param.u64 %rd196, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEEjNS_12zip_iteratorINS_5tupleINS_10device_ptrIlEENSB_IiEENS_9null_typeESE_SE_SE_SE_SE_SE_SE_EEEENS_6detail15normal_iteratorINS_7pointerIjNSH_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESO_EEEENSI_INSJ_INSA_IliSE_SE_SE_SE_SE_SE_SE_SE_EESN_SO_SO_EEEENSH_13compare_firstI9SliceCompEEEEEEvT__param_0+8];
cvta.to.global.u64 %rd1, %rd196;
cvta.to.global.u64 %rd2, %rd197;
cvta.to.global.u64 %rd201, %rd198;
mov.u32 %r97, %ctaid.x;
mul.wide.u32 %rd202, %r97, 4;
add.s64 %rd203, %rd201, %rd202;
neg.s32 %r98, %r95;
and.b32 %r1, %r97, %r98;
shr.s32 %r2, %r95, 1;
mul.lo.s32 %r3, %r1, 1792;
ld.global.u32 %r4, [%rd203];
ld.global.u32 %r99, [%rd203+4];
add.s32 %r100, %r3, %r99;
min.s32 %r224, %r100, %r5;
add.s32 %r101, %r97, %r2;
mul.lo.s32 %r102, %r101, 1792;
sub.s32 %r103, %r102, %r4;
min.s32 %r7, %r103, %r5;
add.s32 %r104, %r102, 1792;
sub.s32 %r105, %r104, %r99;
min.s32 %r223, %r105, %r5;
add.s32 %r106, %r95, -1;
and.b32 %r107, %r97, %r106;
setp.ne.s32	%p15, %r106, %r107;
@%p15 bra BB105_2;

add.s32 %r108, %r1, %r2;
mul.lo.s32 %r109, %r108, 1792;
min.s32 %r224, %r109, %r5;
mad.lo.s32 %r110, %r2, 2, %r1;
mul.lo.s32 %r111, %r110, 1792;
min.s32 %r223, %r111, %r5;

BB105_2:
add.s32 %r112, %r3, %r4;
sub.s32 %r13, %r223, %r7;
sub.s32 %r14, %r224, %r112;
setp.gt.u32	%p16, %r14, 1791;
mov.u32 %r289, %tid.x;
cvt.u64.u32	%rd204, %r289;
cvt.u64.u32	%rd205, %r112;
add.s64 %rd206, %rd204, %rd205;
shl.b64 %rd207, %rd206, 3;
add.s64 %rd3, %rd1, %rd207;
shl.b64 %rd208, %rd206, 2;
add.s64 %rd4, %rd2, %rd208;
@%p16 bra BB105_17;
bra.uni BB105_3;

BB105_17:
ld.global.u64 %rd398, [%rd3];
ld.global.u32 %r243, [%rd4];
ld.global.u64 %rd399, [%rd3+2048];
ld.global.u32 %r245, [%rd4+1024];
ld.global.u64 %rd401, [%rd3+4096];
ld.global.u32 %r246, [%rd4+2048];
ld.global.u64 %rd402, [%rd3+6144];
ld.global.u32 %r248, [%rd4+3072];
ld.global.u64 %rd404, [%rd3+8192];
ld.global.u32 %r249, [%rd4+4096];
ld.global.u64 %rd403, [%rd3+10240];
ld.global.u32 %r247, [%rd4+5120];
ld.global.u64 %rd400, [%rd3+12288];
ld.global.u32 %r244, [%rd4+6144];
bra.uni BB105_18;

BB105_3:
mov.u64 %rd209, 0;
mov.u32 %r113, 0;
setp.ge.u32	%p17, %r289, %r14;
mov.u32 %r255, %r113;
mov.u64 %rd410, %rd209;
@%p17 bra BB105_5;

ld.global.u64 %rd5, [%rd3];
ld.global.u32 %r16, [%rd4];
mov.u32 %r255, %r16;
mov.u64 %rd410, %rd5;

BB105_5:
mov.u64 %rd386, %rd410;
mov.u64 %rd398, %rd386;
mov.u32 %r231, %r255;
mov.u32 %r243, %r231;
add.s32 %r115, %r289, 256;
setp.ge.u32	%p18, %r115, %r14;
mov.u32 %r254, %r113;
mov.u64 %rd409, %rd209;
@%p18 bra BB105_7;

ld.global.u64 %rd409, [%rd3+2048];
ld.global.u32 %r254, [%rd4+1024];

BB105_7:
mov.u64 %rd399, %rd409;
mov.u32 %r245, %r254;
add.s32 %r117, %r289, 512;
setp.ge.u32	%p19, %r117, %r14;
mov.u32 %r253, %r113;
mov.u64 %rd408, %rd209;
@%p19 bra BB105_9;

ld.global.u64 %rd408, [%rd3+4096];
ld.global.u32 %r253, [%rd4+2048];

BB105_9:
mov.u64 %rd401, %rd408;
mov.u32 %r246, %r253;
add.s32 %r119, %r289, 768;
setp.ge.u32	%p20, %r119, %r14;
mov.u32 %r252, %r113;
mov.u64 %rd407, %rd209;
@%p20 bra BB105_11;

ld.global.u64 %rd407, [%rd3+6144];
ld.global.u32 %r252, [%rd4+3072];

BB105_11:
mov.u64 %rd402, %rd407;
mov.u32 %r248, %r252;
add.s32 %r121, %r289, 1024;
setp.ge.u32	%p21, %r121, %r14;
mov.u32 %r251, %r113;
mov.u64 %rd406, %rd209;
@%p21 bra BB105_13;

ld.global.u64 %rd406, [%rd3+8192];
ld.global.u32 %r251, [%rd4+4096];

BB105_13:
mov.u64 %rd404, %rd406;
mov.u32 %r249, %r251;
add.s32 %r123, %r289, 1280;
setp.ge.u32	%p22, %r123, %r14;
mov.u32 %r250, %r113;
mov.u64 %rd405, %rd209;
@%p22 bra BB105_15;

ld.global.u64 %rd405, [%rd3+10240];
ld.global.u32 %r250, [%rd4+5120];

BB105_15:
mov.u64 %rd403, %rd405;
mov.u32 %r247, %r250;
add.s32 %r125, %r289, 1536;
setp.ge.u32	%p23, %r125, %r14;
mov.u32 %r244, %r113;
mov.u64 %rd400, %rd209;
@%p23 bra BB105_18;

ld.global.u64 %rd400, [%rd3+12288];
ld.global.u32 %r244, [%rd4+6144];

BB105_18:
mul.wide.u32 %rd216, %r289, 16;
mov.u64 %rd217, _ZN6thrust6system4cuda6detail4smemE;
add.s64 %rd32, %rd217, %rd216;
@%p16 bra BB105_33;
bra.uni BB105_19;

BB105_33:
st.shared.u64 [%rd32], %rd398;
st.shared.u64 [%rd32+4096], %rd399;
st.shared.u64 [%rd32+8192], %rd401;
st.shared.u64 [%rd32+12288], %rd402;
st.shared.u64 [%rd32+16384], %rd404;
st.shared.u64 [%rd32+20480], %rd403;
st.shared.u64 [%rd32+24576], %rd400;
st.shared.u32 [%rd32+8], %r243;
st.shared.u32 [%rd32+4104], %r245;
st.shared.u32 [%rd32+8200], %r246;
st.shared.u32 [%rd32+12296], %r248;
st.shared.u32 [%rd32+16392], %r249;
st.shared.u32 [%rd32+20488], %r247;
bra.uni BB105_34;

BB105_19:
setp.ge.u32	%p25, %r289, %r14;
@%p25 bra BB105_21;

st.shared.u64 [%rd32], %rd398;
st.shared.u32 [%rd32+8], %r243;

BB105_21:
add.s32 %r126, %r289, 256;
setp.ge.u32	%p26, %r126, %r14;
@%p26 bra BB105_23;

st.shared.u64 [%rd32+4096], %rd399;
st.shared.u32 [%rd32+4104], %r245;

BB105_23:
add.s32 %r127, %r289, 512;
setp.ge.u32	%p27, %r127, %r14;
@%p27 bra BB105_25;

st.shared.u64 [%rd32+8192], %rd401;
st.shared.u32 [%rd32+8200], %r246;

BB105_25:
add.s32 %r128, %r289, 768;
setp.ge.u32	%p28, %r128, %r14;
@%p28 bra BB105_27;

st.shared.u64 [%rd32+12288], %rd402;
st.shared.u32 [%rd32+12296], %r248;

BB105_27:
add.s32 %r129, %r289, 1024;
setp.ge.u32	%p29, %r129, %r14;
@%p29 bra BB105_29;

st.shared.u64 [%rd32+16384], %rd404;
st.shared.u32 [%rd32+16392], %r249;

BB105_29:
add.s32 %r130, %r289, 1280;
setp.ge.u32	%p30, %r130, %r14;
@%p30 bra BB105_31;

st.shared.u64 [%rd32+20480], %rd403;
st.shared.u32 [%rd32+20488], %r247;

BB105_31:
add.s32 %r131, %r289, 1536;
setp.ge.u32	%p31, %r131, %r14;
@%p31 bra BB105_35;

st.shared.u64 [%rd32+24576], %rd400;

BB105_34:
st.shared.u32 [%rd32+24584], %r244;

BB105_35:
cvt.u64.u32	%rd218, %r7;
cvt.u64.u32	%rd33, %r14;
add.s64 %rd220, %rd204, %rd218;
shl.b64 %rd221, %rd220, 3;
add.s64 %rd34, %rd1, %rd221;
shl.b64 %rd222, %rd220, 2;
add.s64 %rd35, %rd2, %rd222;
setp.gt.u32	%p32, %r13, 1791;
@%p32 bra BB105_50;
bra.uni BB105_36;

BB105_50:
ld.global.u64 %rd429, [%rd34];
ld.global.u32 %r274, [%rd35];
ld.global.u64 %rd430, [%rd34+2048];
ld.global.u32 %r276, [%rd35+1024];
ld.global.u64 %rd432, [%rd34+4096];
ld.global.u32 %r277, [%rd35+2048];
ld.global.u64 %rd433, [%rd34+6144];
ld.global.u32 %r279, [%rd35+3072];
ld.global.u64 %rd435, [%rd34+8192];
ld.global.u32 %r280, [%rd35+4096];
ld.global.u64 %rd434, [%rd34+10240];
ld.global.u32 %r278, [%rd35+5120];
ld.global.u64 %rd431, [%rd34+12288];
ld.global.u32 %r275, [%rd35+6144];
bra.uni BB105_51;

BB105_36:
mov.u64 %rd223, 0;
mov.u32 %r132, 0;
setp.ge.u32	%p33, %r289, %r13;
mov.u32 %r286, %r132;
mov.u64 %rd441, %rd223;
@%p33 bra BB105_38;

ld.global.u64 %rd36, [%rd34];
ld.global.u32 %r45, [%rd35];
mov.u32 %r286, %r45;
mov.u64 %rd441, %rd36;

BB105_38:
mov.u64 %rd417, %rd441;
mov.u64 %rd429, %rd417;
mov.u32 %r262, %r286;
mov.u32 %r274, %r262;
add.s32 %r134, %r289, 256;
setp.ge.u32	%p34, %r134, %r13;
mov.u32 %r285, %r132;
mov.u64 %rd440, %rd223;
@%p34 bra BB105_40;

ld.global.u64 %rd440, [%rd34+2048];
ld.global.u32 %r285, [%rd35+1024];

BB105_40:
mov.u64 %rd430, %rd440;
mov.u32 %r276, %r285;
add.s32 %r136, %r289, 512;
setp.ge.u32	%p35, %r136, %r13;
mov.u32 %r284, %r132;
mov.u64 %rd439, %rd223;
@%p35 bra BB105_42;

ld.global.u64 %rd439, [%rd34+4096];
ld.global.u32 %r284, [%rd35+2048];

BB105_42:
mov.u64 %rd432, %rd439;
mov.u32 %r277, %r284;
add.s32 %r138, %r289, 768;
setp.ge.u32	%p36, %r138, %r13;
mov.u32 %r283, %r132;
mov.u64 %rd438, %rd223;
@%p36 bra BB105_44;

ld.global.u64 %rd438, [%rd34+6144];
ld.global.u32 %r283, [%rd35+3072];

BB105_44:
mov.u64 %rd433, %rd438;
mov.u32 %r279, %r283;
add.s32 %r140, %r289, 1024;
setp.ge.u32	%p37, %r140, %r13;
mov.u32 %r282, %r132;
mov.u64 %rd437, %rd223;
@%p37 bra BB105_46;

ld.global.u64 %rd437, [%rd34+8192];
ld.global.u32 %r282, [%rd35+4096];

BB105_46:
mov.u64 %rd435, %rd437;
mov.u32 %r280, %r282;
add.s32 %r142, %r289, 1280;
setp.ge.u32	%p38, %r142, %r13;
mov.u32 %r281, %r132;
mov.u64 %rd436, %rd223;
@%p38 bra BB105_48;

ld.global.u64 %rd436, [%rd34+10240];
ld.global.u32 %r281, [%rd35+5120];

BB105_48:
mov.u64 %rd434, %rd436;
mov.u32 %r278, %r281;
add.s32 %r144, %r289, 1536;
setp.ge.u32	%p39, %r144, %r13;
mov.u32 %r275, %r132;
mov.u64 %rd431, %rd223;
@%p39 bra BB105_51;

ld.global.u64 %rd431, [%rd34+12288];
ld.global.u32 %r275, [%rd35+6144];

BB105_51:
add.s64 %rd231, %rd204, %rd33;
shl.b64 %rd232, %rd231, 4;
add.s64 %rd63, %rd217, %rd232;
@%p32 bra BB105_66;
bra.uni BB105_52;

BB105_66:
st.shared.u64 [%rd63], %rd429;
st.shared.u64 [%rd63+4096], %rd430;
st.shared.u64 [%rd63+8192], %rd432;
st.shared.u64 [%rd63+12288], %rd433;
st.shared.u64 [%rd63+16384], %rd435;
st.shared.u64 [%rd63+20480], %rd434;
st.shared.u64 [%rd63+24576], %rd431;
st.shared.u32 [%rd63+8], %r274;
st.shared.u32 [%rd63+4104], %r276;
st.shared.u32 [%rd63+8200], %r277;
st.shared.u32 [%rd63+12296], %r279;
st.shared.u32 [%rd63+16392], %r280;
st.shared.u32 [%rd63+20488], %r278;
bra.uni BB105_67;

BB105_52:
setp.ge.u32	%p41, %r289, %r13;
@%p41 bra BB105_54;

st.shared.u64 [%rd63], %rd429;
st.shared.u32 [%rd63+8], %r274;

BB105_54:
add.s32 %r145, %r289, 256;
setp.ge.u32	%p42, %r145, %r13;
@%p42 bra BB105_56;

st.shared.u64 [%rd63+4096], %rd430;
st.shared.u32 [%rd63+4104], %r276;

BB105_56:
add.s32 %r146, %r289, 512;
setp.ge.u32	%p43, %r146, %r13;
@%p43 bra BB105_58;

st.shared.u64 [%rd63+8192], %rd432;
st.shared.u32 [%rd63+8200], %r277;

BB105_58:
add.s32 %r147, %r289, 768;
setp.ge.u32	%p44, %r147, %r13;
@%p44 bra BB105_60;

st.shared.u64 [%rd63+12288], %rd433;
st.shared.u32 [%rd63+12296], %r279;

BB105_60:
add.s32 %r148, %r289, 1024;
setp.ge.u32	%p45, %r148, %r13;
@%p45 bra BB105_62;

st.shared.u64 [%rd63+16384], %rd435;
st.shared.u32 [%rd63+16392], %r280;

BB105_62:
add.s32 %r149, %r289, 1280;
setp.ge.u32	%p46, %r149, %r13;
@%p46 bra BB105_64;

st.shared.u64 [%rd63+20480], %rd434;
st.shared.u32 [%rd63+20488], %r278;

BB105_64:
add.s32 %r150, %r289, 1536;
setp.ge.u32	%p47, %r150, %r13;
@%p47 bra BB105_68;

st.shared.u64 [%rd63+24576], %rd431;

BB105_67:
st.shared.u32 [%rd63+24584], %r275;

BB105_68:
bar.sync 0;
mul.lo.s32 %r74, %r289, 7;
add.s32 %r75, %r14, %r13;
min.u32 %r76, %r74, %r75;
setp.lt.u32	%p48, %r76, %r13;
sub.s32 %r151, %r76, %r13;
selp.b32	%r288, 0, %r151, %p48;
min.u32 %r287, %r14, %r76;
setp.ge.u32	%p49, %r288, %r287;
@%p49 bra BB105_77;

add.s32 %r79, %r76, -1;

BB105_70:
add.s32 %r152, %r287, %r288;
shr.u32 %r82, %r152, 1;
sub.s32 %r153, %r79, %r82;
cvt.u64.u32	%rd234, %r153;
add.s64 %rd235, %rd234, %rd33;
shl.b64 %rd236, %rd235, 4;
add.s64 %rd238, %rd217, %rd236;
ld.shared.u64 %rd65, [%rd238];
or.b64 %rd239, %rd65, %rd200;
and.b64 %rd240, %rd239, -4294967296;
setp.eq.s64	%p50, %rd240, 0;
@%p50 bra BB105_72;
bra.uni BB105_71;

BB105_72:
cvt.u32.u64	%r154, %rd200;
cvt.u32.u64	%r155, %rd65;
div.u32 %r156, %r155, %r154;
cvt.u64.u32	%rd442, %r156;
bra.uni BB105_73;

BB105_71:
div.s64 %rd442, %rd65, %rd200;

BB105_73:
mul.wide.u32 %rd241, %r82, 16;
add.s64 %rd243, %rd217, %rd241;
ld.shared.u64 %rd69, [%rd243];
or.b64 %rd244, %rd69, %rd200;
and.b64 %rd245, %rd244, -4294967296;
setp.eq.s64	%p51, %rd245, 0;
@%p51 bra BB105_75;
bra.uni BB105_74;

BB105_75:
cvt.u32.u64	%r157, %rd200;
cvt.u32.u64	%r158, %rd69;
div.u32 %r159, %r158, %r157;
cvt.u64.u32	%rd443, %r159;
bra.uni BB105_76;

BB105_74:
div.s64 %rd443, %rd69, %rd200;

BB105_76:
add.s32 %r160, %r82, 1;
setp.lt.s64	%p52, %rd442, %rd443;
selp.b32	%r288, %r288, %r160, %p52;
selp.b32	%r287, %r82, %r287, %p52;
setp.lt.u32	%p53, %r288, %r287;
@%p53 bra BB105_70;

BB105_77:
cvt.u64.u32	%rd73, %r288;
mul.wide.u32 %rd246, %r288, 16;
add.s64 %rd74, %rd217, %rd246;
shl.b64 %rd248, %rd33, 4;
add.s64 %rd75, %rd217, %rd248;
sub.s32 %r161, %r76, %r288;
cvt.u64.u32	%rd249, %r161;
add.s64 %rd76, %rd249, %rd33;
shl.b64 %rd250, %rd76, 4;
add.s64 %rd77, %rd217, %rd250;
cvt.u64.u32	%rd251, %r13;
add.s64 %rd252, %rd33, %rd251;
shl.b64 %rd253, %rd252, 4;
add.s64 %rd78, %rd217, %rd253;
ld.shared.u64 %rd254, [%rd74];
ld.shared.u32 %r162, [%rd74+8];
ld.shared.v4.u8 {%rs1, %rs2, %rs3, %rs4}, [%rd74+12];
add.u64 %rd255, %SP, 0;
cvta.to.local.u64 %rd256, %rd255;
st.local.v4.u8 [%rd256+12], {%rs1, %rs2, %rs3, %rs4};
st.local.u32 [%rd256+8], %r162;
st.local.u64 [%rd256], %rd254;
ld.shared.u64 %rd257, [%rd77];
ld.shared.u32 %r163, [%rd77+8];
ld.shared.v4.u8 {%rs9, %rs10, %rs11, %rs12}, [%rd77+12];
add.u64 %rd258, %SP, 16;
cvta.to.local.u64 %rd259, %rd258;
st.local.v4.u8 [%rd259+12], {%rs9, %rs10, %rs11, %rs12};
st.local.u32 [%rd259+8], %r163;
st.local.u64 [%rd259], %rd257;
mov.pred %p98, -1;
setp.ge.u64	%p55, %rd77, %rd78;
@%p55 bra BB105_86;

mov.pred %p98, 0;
setp.ge.u64	%p57, %rd74, %rd75;
@%p57 bra BB105_86;

ld.local.u64 %rd79, [%rd259];
or.b64 %rd262, %rd79, %rd200;
and.b64 %rd263, %rd262, -4294967296;
setp.eq.s64	%p58, %rd263, 0;
@%p58 bra BB105_81;

div.s64 %rd444, %rd79, %rd200;
bra.uni BB105_82;

BB105_81:
cvt.u32.u64	%r164, %rd200;
cvt.u32.u64	%r165, %rd79;
div.u32 %r166, %r165, %r164;
cvt.u64.u32	%rd444, %r166;

BB105_82:
ld.local.u64 %rd83, [%rd256];
or.b64 %rd266, %rd83, %rd200;
and.b64 %rd267, %rd266, -4294967296;
setp.eq.s64	%p59, %rd267, 0;
@%p59 bra BB105_84;

div.s64 %rd445, %rd83, %rd200;
bra.uni BB105_85;

BB105_84:
cvt.u32.u64	%r167, %rd200;
cvt.u32.u64	%r168, %rd83;
div.u32 %r169, %r168, %r167;
cvt.u64.u32	%rd445, %r169;

BB105_85:
setp.ge.s64	%p98, %rd444, %rd445;

BB105_86:
selp.b64	%rd270, %rd256, %rd259, %p98;
ld.local.u64 %rd87, [%rd270];
ld.local.u32 %r86, [%rd270+8];
@%p98 bra BB105_88;
bra.uni BB105_87;

BB105_88:
mov.u64 %rd477, %rd77;
shl.b64 %rd275, %rd73, 4;
add.s64 %rd277, %rd275, %rd217;
add.s64 %rd94, %rd277, 16;
mov.u64 %rd499, %rd94;
ld.shared.u64 %rd278, [%rd74+16];
st.local.u64 [%rd256], %rd278;
ld.shared.u32 %r171, [%rd74+24];
st.local.u32 [%rd256+8], %r171;
mov.u64 %rd466, %rd77;
mov.u64 %rd488, %rd94;
bra.uni BB105_89;

BB105_87:
mov.u64 %rd499, %rd74;
add.s64 %rd273, %rd250, %rd217;
add.s64 %rd91, %rd273, 16;
mov.u64 %rd477, %rd91;
ld.shared.u64 %rd274, [%rd77+16];
st.local.u64 [%rd259], %rd274;
ld.shared.u32 %r170, [%rd77+24];
st.local.u32 [%rd259+8], %r170;
mov.u64 %rd466, %rd91;
mov.u64 %rd488, %rd74;

BB105_89:
mov.u64 %rd99, %rd499;
mov.u64 %rd487, %rd488;
mov.u64 %rd97, %rd477;
mov.u64 %rd465, %rd466;
mov.pred %p99, -1;
setp.ge.u64	%p61, %rd465, %rd78;
@%p61 bra BB105_98;

mov.pred %p99, 0;
setp.ge.u64	%p63, %rd487, %rd75;
@%p63 bra BB105_98;

ld.local.u64 %rd100, [%rd259];
or.b64 %rd281, %rd100, %rd200;
and.b64 %rd282, %rd281, -4294967296;
setp.eq.s64	%p64, %rd282, 0;
@%p64 bra BB105_93;

div.s64 %rd446, %rd100, %rd200;
bra.uni BB105_94;

BB105_93:
cvt.u32.u64	%r172, %rd200;
cvt.u32.u64	%r173, %rd100;
div.u32 %r174, %r173, %r172;
cvt.u64.u32	%rd446, %r174;

BB105_94:
ld.local.u64 %rd104, [%rd256];
or.b64 %rd285, %rd104, %rd200;
and.b64 %rd286, %rd285, -4294967296;
setp.eq.s64	%p65, %rd286, 0;
@%p65 bra BB105_96;

div.s64 %rd447, %rd104, %rd200;
bra.uni BB105_97;

BB105_96:
cvt.u32.u64	%r175, %rd200;
cvt.u32.u64	%r176, %rd104;
div.u32 %r177, %r176, %r175;
cvt.u64.u32	%rd447, %r177;

BB105_97:
setp.ge.s64	%p99, %rd446, %rd447;

BB105_98:
selp.b64	%rd291, %rd256, %rd259, %p99;
ld.local.u64 %rd108, [%rd291];
ld.local.u32 %r87, [%rd291+8];
@%p99 bra BB105_100;
bra.uni BB105_99;

BB105_100:
add.s64 %rd487, %rd487, 16;
add.s64 %rd112, %rd99, 16;
ld.shared.u64 %rd293, [%rd99+16];
st.local.u64 [%rd256], %rd293;
ld.shared.u32 %r179, [%rd99+24];
st.local.u32 [%rd256+8], %r179;
mov.u64 %rd476, %rd97;
mov.u64 %rd498, %rd112;
bra.uni BB105_101;

BB105_99:
add.s64 %rd465, %rd465, 16;
add.s64 %rd110, %rd97, 16;
ld.shared.u64 %rd292, [%rd97+16];
st.local.u64 [%rd259], %rd292;
ld.shared.u32 %r178, [%rd97+24];
st.local.u32 [%rd259+8], %r178;
mov.u64 %rd476, %rd110;
mov.u64 %rd498, %rd99;

BB105_101:
mov.u64 %rd116, %rd498;
mov.u64 %rd486, %rd487;
mov.u64 %rd114, %rd476;
mov.u64 %rd464, %rd465;
mov.pred %p100, -1;
setp.ge.u64	%p67, %rd464, %rd78;
@%p67 bra BB105_110;

mov.pred %p100, 0;
setp.ge.u64	%p69, %rd486, %rd75;
@%p69 bra BB105_110;

ld.local.u64 %rd117, [%rd259];
or.b64 %rd296, %rd117, %rd200;
and.b64 %rd297, %rd296, -4294967296;
setp.eq.s64	%p70, %rd297, 0;
@%p70 bra BB105_105;

div.s64 %rd448, %rd117, %rd200;
bra.uni BB105_106;

BB105_105:
cvt.u32.u64	%r180, %rd200;
cvt.u32.u64	%r181, %rd117;
div.u32 %r182, %r181, %r180;
cvt.u64.u32	%rd448, %r182;

BB105_106:
ld.local.u64 %rd121, [%rd256];
or.b64 %rd300, %rd121, %rd200;
and.b64 %rd301, %rd300, -4294967296;
setp.eq.s64	%p71, %rd301, 0;
@%p71 bra BB105_108;

div.s64 %rd449, %rd121, %rd200;
bra.uni BB105_109;

BB105_108:
cvt.u32.u64	%r183, %rd200;
cvt.u32.u64	%r184, %rd121;
div.u32 %r185, %r184, %r183;
cvt.u64.u32	%rd449, %r185;

BB105_109:
setp.ge.s64	%p100, %rd448, %rd449;

BB105_110:
selp.b64	%rd306, %rd256, %rd259, %p100;
ld.local.u64 %rd125, [%rd306];
ld.local.u32 %r88, [%rd306+8];
@%p100 bra BB105_112;
bra.uni BB105_111;

BB105_112:
add.s64 %rd486, %rd486, 16;
add.s64 %rd129, %rd116, 16;
ld.shared.u64 %rd308, [%rd116+16];
st.local.u64 [%rd256], %rd308;
ld.shared.u32 %r187, [%rd116+24];
st.local.u32 [%rd256+8], %r187;
mov.u64 %rd475, %rd114;
mov.u64 %rd497, %rd129;
bra.uni BB105_113;

BB105_111:
add.s64 %rd464, %rd464, 16;
add.s64 %rd127, %rd114, 16;
ld.shared.u64 %rd307, [%rd114+16];
st.local.u64 [%rd259], %rd307;
ld.shared.u32 %r186, [%rd114+24];
st.local.u32 [%rd259+8], %r186;
mov.u64 %rd475, %rd127;
mov.u64 %rd497, %rd116;

BB105_113:
mov.u64 %rd133, %rd497;
mov.u64 %rd485, %rd486;
mov.u64 %rd131, %rd475;
mov.u64 %rd463, %rd464;
mov.pred %p101, -1;
setp.ge.u64	%p73, %rd463, %rd78;
@%p73 bra BB105_122;

mov.pred %p101, 0;
setp.ge.u64	%p75, %rd485, %rd75;
@%p75 bra BB105_122;

ld.local.u64 %rd134, [%rd259];
or.b64 %rd311, %rd134, %rd200;
and.b64 %rd312, %rd311, -4294967296;
setp.eq.s64	%p76, %rd312, 0;
@%p76 bra BB105_117;

div.s64 %rd450, %rd134, %rd200;
bra.uni BB105_118;

BB105_117:
cvt.u32.u64	%r188, %rd200;
cvt.u32.u64	%r189, %rd134;
div.u32 %r190, %r189, %r188;
cvt.u64.u32	%rd450, %r190;

BB105_118:
ld.local.u64 %rd138, [%rd256];
or.b64 %rd315, %rd138, %rd200;
and.b64 %rd316, %rd315, -4294967296;
setp.eq.s64	%p77, %rd316, 0;
@%p77 bra BB105_120;

div.s64 %rd451, %rd138, %rd200;
bra.uni BB105_121;

BB105_120:
cvt.u32.u64	%r191, %rd200;
cvt.u32.u64	%r192, %rd138;
div.u32 %r193, %r192, %r191;
cvt.u64.u32	%rd451, %r193;

BB105_121:
setp.ge.s64	%p101, %rd450, %rd451;

BB105_122:
selp.b64	%rd321, %rd256, %rd259, %p101;
ld.local.u64 %rd142, [%rd321];
ld.local.u32 %r89, [%rd321+8];
@%p101 bra BB105_124;
bra.uni BB105_123;

BB105_124:
add.s64 %rd485, %rd485, 16;
add.s64 %rd146, %rd133, 16;
ld.shared.u64 %rd323, [%rd133+16];
st.local.u64 [%rd256], %rd323;
ld.shared.u32 %r195, [%rd133+24];
st.local.u32 [%rd256+8], %r195;
mov.u64 %rd474, %rd131;
mov.u64 %rd496, %rd146;
bra.uni BB105_125;

BB105_123:
add.s64 %rd463, %rd463, 16;
add.s64 %rd144, %rd131, 16;
ld.shared.u64 %rd322, [%rd131+16];
st.local.u64 [%rd259], %rd322;
ld.shared.u32 %r194, [%rd131+24];
st.local.u32 [%rd259+8], %r194;
mov.u64 %rd474, %rd144;
mov.u64 %rd496, %rd133;

BB105_125:
mov.u64 %rd150, %rd496;
mov.u64 %rd484, %rd485;
mov.u64 %rd148, %rd474;
mov.u64 %rd462, %rd463;
mov.pred %p102, -1;
setp.ge.u64	%p79, %rd462, %rd78;
@%p79 bra BB105_134;

mov.pred %p102, 0;
setp.ge.u64	%p81, %rd484, %rd75;
@%p81 bra BB105_134;

ld.local.u64 %rd151, [%rd259];
or.b64 %rd326, %rd151, %rd200;
and.b64 %rd327, %rd326, -4294967296;
setp.eq.s64	%p82, %rd327, 0;
@%p82 bra BB105_129;

div.s64 %rd452, %rd151, %rd200;
bra.uni BB105_130;

BB105_129:
cvt.u32.u64	%r196, %rd200;
cvt.u32.u64	%r197, %rd151;
div.u32 %r198, %r197, %r196;
cvt.u64.u32	%rd452, %r198;

BB105_130:
ld.local.u64 %rd155, [%rd256];
or.b64 %rd330, %rd155, %rd200;
and.b64 %rd331, %rd330, -4294967296;
setp.eq.s64	%p83, %rd331, 0;
@%p83 bra BB105_132;

div.s64 %rd453, %rd155, %rd200;
bra.uni BB105_133;

BB105_132:
cvt.u32.u64	%r199, %rd200;
cvt.u32.u64	%r200, %rd155;
div.u32 %r201, %r200, %r199;
cvt.u64.u32	%rd453, %r201;

BB105_133:
setp.ge.s64	%p102, %rd452, %rd453;

BB105_134:
selp.b64	%rd336, %rd256, %rd259, %p102;
ld.local.u64 %rd159, [%rd336];
ld.local.u32 %r90, [%rd336+8];
@%p102 bra BB105_136;
bra.uni BB105_135;

BB105_136:
add.s64 %rd484, %rd484, 16;
add.s64 %rd163, %rd150, 16;
ld.shared.u64 %rd338, [%rd150+16];
st.local.u64 [%rd256], %rd338;
ld.shared.u32 %r203, [%rd150+24];
st.local.u32 [%rd256+8], %r203;
mov.u64 %rd473, %rd148;
mov.u64 %rd495, %rd163;
bra.uni BB105_137;

BB105_135:
add.s64 %rd462, %rd462, 16;
add.s64 %rd161, %rd148, 16;
ld.shared.u64 %rd337, [%rd148+16];
st.local.u64 [%rd259], %rd337;
ld.shared.u32 %r202, [%rd148+24];
st.local.u32 [%rd259+8], %r202;
mov.u64 %rd473, %rd161;
mov.u64 %rd495, %rd150;

BB105_137:
mov.u64 %rd167, %rd495;
mov.u64 %rd483, %rd484;
mov.u64 %rd165, %rd473;
mov.u64 %rd461, %rd462;
mov.pred %p103, -1;
setp.ge.u64	%p85, %rd461, %rd78;
@%p85 bra BB105_146;

mov.pred %p103, 0;
setp.ge.u64	%p87, %rd483, %rd75;
@%p87 bra BB105_146;

ld.local.u64 %rd168, [%rd259];
or.b64 %rd341, %rd168, %rd200;
and.b64 %rd342, %rd341, -4294967296;
setp.eq.s64	%p88, %rd342, 0;
@%p88 bra BB105_141;

div.s64 %rd454, %rd168, %rd200;
bra.uni BB105_142;

BB105_141:
cvt.u32.u64	%r204, %rd200;
cvt.u32.u64	%r205, %rd168;
div.u32 %r206, %r205, %r204;
cvt.u64.u32	%rd454, %r206;

BB105_142:
ld.local.u64 %rd172, [%rd256];
or.b64 %rd345, %rd172, %rd200;
and.b64 %rd346, %rd345, -4294967296;
setp.eq.s64	%p89, %rd346, 0;
@%p89 bra BB105_144;

div.s64 %rd455, %rd172, %rd200;
bra.uni BB105_145;

BB105_144:
cvt.u32.u64	%r207, %rd200;
cvt.u32.u64	%r208, %rd172;
div.u32 %r209, %r208, %r207;
cvt.u64.u32	%rd455, %r209;

BB105_145:
setp.ge.s64	%p103, %rd454, %rd455;

BB105_146:
selp.b64	%rd351, %rd256, %rd259, %p103;
ld.local.u64 %rd176, [%rd351];
ld.local.u32 %r91, [%rd351+8];
@%p103 bra BB105_148;
bra.uni BB105_147;

BB105_148:
add.s64 %rd483, %rd483, 16;
add.s64 %rd180, %rd167, 16;
ld.shared.u64 %rd353, [%rd167+16];
st.local.u64 [%rd256], %rd353;
ld.shared.u32 %r211, [%rd167+24];
st.local.u32 [%rd256+8], %r211;
mov.u64 %rd472, %rd165;
mov.u64 %rd494, %rd180;
bra.uni BB105_149;

BB105_147:
add.s64 %rd461, %rd461, 16;
add.s64 %rd178, %rd165, 16;
ld.shared.u64 %rd352, [%rd165+16];
st.local.u64 [%rd259], %rd352;
ld.shared.u32 %r210, [%rd165+24];
st.local.u32 [%rd259+8], %r210;
mov.u64 %rd472, %rd178;
mov.u64 %rd494, %rd167;

BB105_149:
mov.pred %p104, -1;
setp.ge.u64	%p91, %rd461, %rd78;
@%p91 bra BB105_158;

mov.pred %p104, 0;
setp.ge.u64	%p93, %rd483, %rd75;
@%p93 bra BB105_158;

ld.local.u64 %rd185, [%rd259];
or.b64 %rd356, %rd185, %rd200;
and.b64 %rd357, %rd356, -4294967296;
setp.eq.s64	%p94, %rd357, 0;
@%p94 bra BB105_153;

div.s64 %rd500, %rd185, %rd200;
bra.uni BB105_154;

BB105_153:
cvt.u32.u64	%r212, %rd200;
cvt.u32.u64	%r213, %rd185;
div.u32 %r214, %r213, %r212;
cvt.u64.u32	%rd500, %r214;

BB105_154:
ld.local.u64 %rd189, [%rd256];
or.b64 %rd360, %rd189, %rd200;
and.b64 %rd361, %rd360, -4294967296;
setp.eq.s64	%p95, %rd361, 0;
@%p95 bra BB105_156;

div.s64 %rd501, %rd189, %rd200;
bra.uni BB105_157;

BB105_156:
cvt.u32.u64	%r215, %rd200;
cvt.u32.u64	%r216, %rd189;
div.u32 %r217, %r216, %r215;
cvt.u64.u32	%rd501, %r217;

BB105_157:
setp.ge.s64	%p104, %rd500, %rd501;

BB105_158:
selp.b64	%rd366, %rd256, %rd259, %p104;
ld.local.u64 %rd193, [%rd366];
ld.local.u32 %r92, [%rd366+8];
@%p104 bra BB105_160;
bra.uni BB105_159;

BB105_160:
ld.shared.u64 %rd368, [%rd494+16];
st.local.u64 [%rd256], %rd368;
ld.shared.u32 %r219, [%rd494+24];
st.local.u32 [%rd256+8], %r219;
bra.uni BB105_161;

BB105_159:
ld.shared.u64 %rd367, [%rd472+16];
st.local.u64 [%rd259], %rd367;
ld.shared.u32 %r218, [%rd472+24];
st.local.u32 [%rd259+8], %r218;

BB105_161:
cvta.to.global.u64 %rd194, %rd199;
bar.sync 0;
mul.wide.u32 %rd369, %r74, 16;
add.s64 %rd371, %rd217, %rd369;
st.shared.u64 [%rd371], %rd87;
st.shared.u64 [%rd371+16], %rd108;
st.shared.u64 [%rd371+32], %rd125;
st.shared.u64 [%rd371+48], %rd142;
st.shared.u64 [%rd371+64], %rd159;
st.shared.u64 [%rd371+80], %rd176;
st.shared.u64 [%rd371+96], %rd193;
st.shared.u32 [%rd371+8], %r86;
st.shared.u32 [%rd371+24], %r87;
st.shared.u32 [%rd371+40], %r88;
st.shared.u32 [%rd371+56], %r89;
st.shared.u32 [%rd371+72], %r90;
st.shared.u32 [%rd371+88], %r91;
st.shared.u32 [%rd371+104], %r92;
bar.sync 0;
mul.lo.s32 %r221, %r97, 1792;
cvt.u64.u32	%rd195, %r221;
setp.ge.u32	%p96, %r289, %r75;
@%p96 bra BB105_163;

BB105_162:
cvt.u64.u32	%rd372, %r289;
add.s64 %rd373, %rd372, %rd195;
mul.wide.u32 %rd374, %r289, 16;
add.s64 %rd376, %rd217, %rd374;
ld.shared.u64 %rd377, [%rd376];
shl.b64 %rd378, %rd373, 4;
add.s64 %rd379, %rd194, %rd378;
st.global.u64 [%rd379], %rd377;
ld.shared.u32 %r222, [%rd376+8];
st.global.u32 [%rd379+8], %r222;
add.s32 %r289, %r289, 256;
setp.lt.u32	%p97, %r289, %r75;
@%p97 bra BB105_162;

BB105_163:
bar.sync 0;
ret;
}


.visible .entry _ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24virtualized_smem_closureINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEEjNS_6detail15normal_iteratorINS_7pointerINS_5tupleIliNS_9null_typeESE_SE_SE_SE_SE_SE_SE_EENSA_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESK_EEEENSB_INSC_IjSJ_SK_SK_EEEENS_12zip_iteratorINSD_INS_10device_ptrIlEENSQ_IiEESE_SE_SE_SE_SE_SE_SE_SE_EEEENSA_13compare_firstI9SliceCompEEEEPSF_EEEEvT_(
.param .align 8 .b8 _ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24virtualized_smem_closureINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEEjNS_6detail15normal_iteratorINS_7pointerINS_5tupleIliNS_9null_typeESE_SE_SE_SE_SE_SE_SE_EENSA_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESK_EEEENSB_INSC_IjSJ_SK_SK_EEEENS_12zip_iteratorINSD_INS_10device_ptrIlEENSQ_IiEESE_SE_SE_SE_SE_SE_SE_SE_EEEENSA_13compare_firstI9SliceCompEEEEPSF_EEEEvT__param_0[72]
)
.maxntid 256, 1, 1
.minnctapersm 1
{
.local .align 8 .b8 __local_depot106[32];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<109>;
.reg .b16 %rs<19>;
.reg .b32 %r<299>;
.reg .b64 %rd<529>;


mov.u64 %rd528, __local_depot106;
cvta.local.u64 %SP, %rd528;
ld.param.u64 %rd205, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24virtualized_smem_closureINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEEjNS_6detail15normal_iteratorINS_7pointerINS_5tupleIliNS_9null_typeESE_SE_SE_SE_SE_SE_SE_EENSA_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESK_EEEENSB_INSC_IjSJ_SK_SK_EEEENS_12zip_iteratorINSD_INS_10device_ptrIlEENSQ_IiEESE_SE_SE_SE_SE_SE_SE_SE_EEEENSA_13compare_firstI9SliceCompEEEEPSF_EEEEvT__param_0+48];
ld.param.u64 %rd204, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24virtualized_smem_closureINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEEjNS_6detail15normal_iteratorINS_7pointerINS_5tupleIliNS_9null_typeESE_SE_SE_SE_SE_SE_SE_EENSA_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESK_EEEENSB_INSC_IjSJ_SK_SK_EEEENS_12zip_iteratorINSD_INS_10device_ptrIlEENSQ_IiEESE_SE_SE_SE_SE_SE_SE_SE_EEEENSA_13compare_firstI9SliceCompEEEEPSF_EEEEvT__param_0+40];
ld.param.u64 %rd203, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24virtualized_smem_closureINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEEjNS_6detail15normal_iteratorINS_7pointerINS_5tupleIliNS_9null_typeESE_SE_SE_SE_SE_SE_SE_EENSA_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESK_EEEENSB_INSC_IjSJ_SK_SK_EEEENS_12zip_iteratorINSD_INS_10device_ptrIlEENSQ_IiEESE_SE_SE_SE_SE_SE_SE_SE_EEEENSA_13compare_firstI9SliceCompEEEEPSF_EEEEvT__param_0+32];
ld.param.u32 %r5, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24virtualized_smem_closureINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEEjNS_6detail15normal_iteratorINS_7pointerINS_5tupleIliNS_9null_typeESE_SE_SE_SE_SE_SE_SE_EENSA_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESK_EEEENSB_INSC_IjSJ_SK_SK_EEEENS_12zip_iteratorINSD_INS_10device_ptrIlEENSQ_IiEESE_SE_SE_SE_SE_SE_SE_SE_EEEENSA_13compare_firstI9SliceCompEEEEPSF_EEEEvT__param_0+16];
ld.param.u32 %r93, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24virtualized_smem_closureINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEEjNS_6detail15normal_iteratorINS_7pointerINS_5tupleIliNS_9null_typeESE_SE_SE_SE_SE_SE_SE_EENSA_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESK_EEEENSB_INSC_IjSJ_SK_SK_EEEENS_12zip_iteratorINSD_INS_10device_ptrIlEENSQ_IiEESE_SE_SE_SE_SE_SE_SE_SE_EEEENSA_13compare_firstI9SliceCompEEEEPSF_EEEEvT__param_0];
ld.param.u64 %rd206, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24virtualized_smem_closureINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEEjNS_6detail15normal_iteratorINS_7pointerINS_5tupleIliNS_9null_typeESE_SE_SE_SE_SE_SE_SE_EENSA_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESK_EEEENSB_INSC_IjSJ_SK_SK_EEEENS_12zip_iteratorINSD_INS_10device_ptrIlEENSQ_IiEESE_SE_SE_SE_SE_SE_SE_SE_EEEENSA_13compare_firstI9SliceCompEEEEPSF_EEEEvT__param_0+56];
ld.param.u64 %rd207, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24virtualized_smem_closureINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEEjNS_6detail15normal_iteratorINS_7pointerINS_5tupleIliNS_9null_typeESE_SE_SE_SE_SE_SE_SE_EENSA_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESK_EEEENSB_INSC_IjSJ_SK_SK_EEEENS_12zip_iteratorINSD_INS_10device_ptrIlEENSQ_IiEESE_SE_SE_SE_SE_SE_SE_SE_EEEENSA_13compare_firstI9SliceCompEEEEPSF_EEEEvT__param_0+64];
ld.param.u64 %rd202, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24virtualized_smem_closureINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEEjNS_6detail15normal_iteratorINS_7pointerINS_5tupleIliNS_9null_typeESE_SE_SE_SE_SE_SE_SE_EENSA_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESK_EEEENSB_INSC_IjSJ_SK_SK_EEEENS_12zip_iteratorINSD_INS_10device_ptrIlEENSQ_IiEESE_SE_SE_SE_SE_SE_SE_SE_EEEENSA_13compare_firstI9SliceCompEEEEPSF_EEEEvT__param_0+24];
ld.param.u64 %rd201, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24virtualized_smem_closureINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEEjNS_6detail15normal_iteratorINS_7pointerINS_5tupleIliNS_9null_typeESE_SE_SE_SE_SE_SE_SE_EENSA_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESK_EEEENSB_INSC_IjSJ_SK_SK_EEEENS_12zip_iteratorINSD_INS_10device_ptrIlEENSQ_IiEESE_SE_SE_SE_SE_SE_SE_SE_EEEENSA_13compare_firstI9SliceCompEEEEPSF_EEEEvT__param_0+8];
cvta.to.global.u64 %rd1, %rd201;
cvta.to.global.u64 %rd208, %rd202;
cvta.to.global.u64 %rd2, %rd207;
mov.u32 %r95, %ctaid.x;
cvt.u64.u32	%rd209, %r95;
mul.lo.s64 %rd3, %rd209, %rd206;
mul.wide.u32 %rd210, %r95, 4;
add.s64 %rd211, %rd208, %rd210;
neg.s32 %r96, %r93;
and.b32 %r1, %r95, %r96;
shr.s32 %r2, %r93, 1;
mul.lo.s32 %r3, %r1, 1792;
ld.global.u32 %r4, [%rd211];
ld.global.u32 %r97, [%rd211+4];
add.s32 %r98, %r3, %r97;
min.s32 %r233, %r98, %r5;
add.s32 %r99, %r95, %r2;
mul.lo.s32 %r100, %r99, 1792;
sub.s32 %r101, %r100, %r4;
min.s32 %r7, %r101, %r5;
add.s32 %r102, %r100, 1792;
sub.s32 %r103, %r102, %r97;
min.s32 %r232, %r103, %r5;
add.s32 %r104, %r93, -1;
and.b32 %r105, %r95, %r104;
setp.ne.s32	%p15, %r104, %r105;
@%p15 bra BB106_2;

add.s32 %r106, %r1, %r2;
mul.lo.s32 %r107, %r106, 1792;
min.s32 %r233, %r107, %r5;
mad.lo.s32 %r108, %r2, 2, %r1;
mul.lo.s32 %r109, %r108, 1792;
min.s32 %r232, %r109, %r5;

BB106_2:
add.s32 %r110, %r3, %r4;
sub.s32 %r13, %r232, %r7;
sub.s32 %r14, %r233, %r110;
setp.gt.u32	%p16, %r14, 1791;
mov.u32 %r298, %tid.x;
cvt.u64.u32	%rd212, %r298;
cvt.u64.u32	%rd213, %r110;
add.s64 %rd214, %rd212, %rd213;
shl.b64 %rd215, %rd214, 4;
add.s64 %rd4, %rd1, %rd215;
@%p16 bra BB106_17;
bra.uni BB106_3;

BB106_17:
ld.global.u64 %rd420, [%rd4];
ld.global.u32 %r252, [%rd4+8];
ld.global.u64 %rd421, [%rd4+4096];
ld.global.u32 %r254, [%rd4+4104];
ld.global.u64 %rd423, [%rd4+8192];
ld.global.u32 %r255, [%rd4+8200];
ld.global.u64 %rd424, [%rd4+12288];
ld.global.u32 %r257, [%rd4+12296];
ld.global.u64 %rd426, [%rd4+16384];
ld.global.u32 %r258, [%rd4+16392];
ld.global.u64 %rd425, [%rd4+20480];
ld.global.u32 %r256, [%rd4+20488];
ld.global.u64 %rd422, [%rd4+24576];
ld.global.u32 %r253, [%rd4+24584];
bra.uni BB106_18;

BB106_3:
mov.u64 %rd216, 0;
mov.u32 %r111, 0;
setp.ge.u32	%p17, %r298, %r14;
mov.u32 %r264, %r111;
mov.u64 %rd432, %rd216;
@%p17 bra BB106_5;

ld.global.u64 %rd5, [%rd4];
ld.global.u32 %r16, [%rd4+8];
mov.u32 %r264, %r16;
mov.u64 %rd432, %rd5;

BB106_5:
mov.u64 %rd408, %rd432;
mov.u64 %rd420, %rd408;
mov.u32 %r240, %r264;
mov.u32 %r252, %r240;
add.s32 %r113, %r298, 256;
setp.ge.u32	%p18, %r113, %r14;
mov.u32 %r263, %r111;
mov.u64 %rd431, %rd216;
@%p18 bra BB106_7;

ld.global.u64 %rd431, [%rd4+4096];
ld.global.u32 %r263, [%rd4+4104];

BB106_7:
mov.u64 %rd421, %rd431;
mov.u32 %r254, %r263;
add.s32 %r115, %r298, 512;
setp.ge.u32	%p19, %r115, %r14;
mov.u32 %r262, %r111;
mov.u64 %rd430, %rd216;
@%p19 bra BB106_9;

ld.global.u64 %rd430, [%rd4+8192];
ld.global.u32 %r262, [%rd4+8200];

BB106_9:
mov.u64 %rd423, %rd430;
mov.u32 %r255, %r262;
add.s32 %r117, %r298, 768;
setp.ge.u32	%p20, %r117, %r14;
mov.u32 %r261, %r111;
mov.u64 %rd429, %rd216;
@%p20 bra BB106_11;

ld.global.u64 %rd429, [%rd4+12288];
ld.global.u32 %r261, [%rd4+12296];

BB106_11:
mov.u64 %rd424, %rd429;
mov.u32 %r257, %r261;
add.s32 %r119, %r298, 1024;
setp.ge.u32	%p21, %r119, %r14;
mov.u32 %r260, %r111;
mov.u64 %rd428, %rd216;
@%p21 bra BB106_13;

ld.global.u64 %rd428, [%rd4+16384];
ld.global.u32 %r260, [%rd4+16392];

BB106_13:
mov.u64 %rd426, %rd428;
mov.u32 %r258, %r260;
add.s32 %r121, %r298, 1280;
setp.ge.u32	%p22, %r121, %r14;
mov.u32 %r259, %r111;
mov.u64 %rd427, %rd216;
@%p22 bra BB106_15;

ld.global.u64 %rd427, [%rd4+20480];
ld.global.u32 %r259, [%rd4+20488];

BB106_15:
mov.u64 %rd425, %rd427;
mov.u32 %r256, %r259;
add.s32 %r123, %r298, 1536;
setp.ge.u32	%p23, %r123, %r14;
mov.u32 %r253, %r111;
mov.u64 %rd422, %rd216;
@%p23 bra BB106_18;

ld.global.u64 %rd422, [%rd4+24576];
ld.global.u32 %r253, [%rd4+24584];

BB106_18:
add.s64 %rd224, %rd212, %rd3;
shl.b64 %rd225, %rd224, 4;
add.s64 %rd32, %rd2, %rd225;
@%p16 bra BB106_33;
bra.uni BB106_19;

BB106_33:
st.global.u64 [%rd32], %rd420;
st.global.u64 [%rd32+4096], %rd421;
st.global.u64 [%rd32+8192], %rd423;
st.global.u64 [%rd32+12288], %rd424;
st.global.u64 [%rd32+16384], %rd426;
st.global.u64 [%rd32+20480], %rd425;
st.global.u64 [%rd32+24576], %rd422;
st.global.u32 [%rd32+8], %r252;
st.global.u32 [%rd32+4104], %r254;
st.global.u32 [%rd32+8200], %r255;
st.global.u32 [%rd32+12296], %r257;
st.global.u32 [%rd32+16392], %r258;
st.global.u32 [%rd32+20488], %r256;
bra.uni BB106_34;

BB106_19:
setp.ge.u32	%p25, %r298, %r14;
@%p25 bra BB106_21;

st.global.u64 [%rd32], %rd420;
st.global.u32 [%rd32+8], %r252;

BB106_21:
add.s32 %r127, %r298, 256;
setp.ge.u32	%p26, %r127, %r14;
@%p26 bra BB106_23;

st.global.u64 [%rd32+4096], %rd421;
st.global.u32 [%rd32+4104], %r254;

BB106_23:
add.s32 %r129, %r298, 512;
setp.ge.u32	%p27, %r129, %r14;
@%p27 bra BB106_25;

st.global.u64 [%rd32+8192], %rd423;
st.global.u32 [%rd32+8200], %r255;

BB106_25:
add.s32 %r131, %r298, 768;
setp.ge.u32	%p28, %r131, %r14;
@%p28 bra BB106_27;

st.global.u64 [%rd32+12288], %rd424;
st.global.u32 [%rd32+12296], %r257;

BB106_27:
add.s32 %r133, %r298, 1024;
setp.ge.u32	%p29, %r133, %r14;
@%p29 bra BB106_29;

st.global.u64 [%rd32+16384], %rd426;
st.global.u32 [%rd32+16392], %r258;

BB106_29:
add.s32 %r135, %r298, 1280;
setp.ge.u32	%p30, %r135, %r14;
@%p30 bra BB106_31;

st.global.u64 [%rd32+20480], %rd425;
st.global.u32 [%rd32+20488], %r256;

BB106_31:
add.s32 %r137, %r298, 1536;
setp.ge.u32	%p31, %r137, %r14;
@%p31 bra BB106_35;

st.global.u64 [%rd32+24576], %rd422;

BB106_34:
st.global.u32 [%rd32+24584], %r253;

BB106_35:
cvt.u64.u32	%rd226, %r7;
cvt.u64.u32	%rd33, %r14;
add.s64 %rd34, %rd33, %rd3;
add.s64 %rd228, %rd212, %rd226;
shl.b64 %rd229, %rd228, 4;
add.s64 %rd35, %rd1, %rd229;
setp.gt.u32	%p32, %r13, 1791;
@%p32 bra BB106_50;
bra.uni BB106_36;

BB106_50:
ld.global.u64 %rd451, [%rd35];
ld.global.u32 %r283, [%rd35+8];
ld.global.u64 %rd452, [%rd35+4096];
ld.global.u32 %r285, [%rd35+4104];
ld.global.u64 %rd454, [%rd35+8192];
ld.global.u32 %r286, [%rd35+8200];
ld.global.u64 %rd455, [%rd35+12288];
ld.global.u32 %r288, [%rd35+12296];
ld.global.u64 %rd457, [%rd35+16384];
ld.global.u32 %r289, [%rd35+16392];
ld.global.u64 %rd456, [%rd35+20480];
ld.global.u32 %r287, [%rd35+20488];
ld.global.u64 %rd453, [%rd35+24576];
ld.global.u32 %r284, [%rd35+24584];
bra.uni BB106_51;

BB106_36:
mov.u64 %rd230, 0;
mov.u32 %r138, 0;
setp.ge.u32	%p33, %r298, %r13;
mov.u32 %r295, %r138;
mov.u64 %rd463, %rd230;
@%p33 bra BB106_38;

ld.global.u64 %rd36, [%rd35];
ld.global.u32 %r44, [%rd35+8];
mov.u32 %r295, %r44;
mov.u64 %rd463, %rd36;

BB106_38:
mov.u64 %rd439, %rd463;
mov.u64 %rd451, %rd439;
mov.u32 %r271, %r295;
mov.u32 %r283, %r271;
add.s32 %r140, %r298, 256;
setp.ge.u32	%p34, %r140, %r13;
mov.u32 %r294, %r138;
mov.u64 %rd462, %rd230;
@%p34 bra BB106_40;

ld.global.u64 %rd462, [%rd35+4096];
ld.global.u32 %r294, [%rd35+4104];

BB106_40:
mov.u64 %rd452, %rd462;
mov.u32 %r285, %r294;
add.s32 %r142, %r298, 512;
setp.ge.u32	%p35, %r142, %r13;
mov.u32 %r293, %r138;
mov.u64 %rd461, %rd230;
@%p35 bra BB106_42;

ld.global.u64 %rd461, [%rd35+8192];
ld.global.u32 %r293, [%rd35+8200];

BB106_42:
mov.u64 %rd454, %rd461;
mov.u32 %r286, %r293;
add.s32 %r144, %r298, 768;
setp.ge.u32	%p36, %r144, %r13;
mov.u32 %r292, %r138;
mov.u64 %rd460, %rd230;
@%p36 bra BB106_44;

ld.global.u64 %rd460, [%rd35+12288];
ld.global.u32 %r292, [%rd35+12296];

BB106_44:
mov.u64 %rd455, %rd460;
mov.u32 %r288, %r292;
add.s32 %r146, %r298, 1024;
setp.ge.u32	%p37, %r146, %r13;
mov.u32 %r291, %r138;
mov.u64 %rd459, %rd230;
@%p37 bra BB106_46;

ld.global.u64 %rd459, [%rd35+16384];
ld.global.u32 %r291, [%rd35+16392];

BB106_46:
mov.u64 %rd457, %rd459;
mov.u32 %r289, %r291;
add.s32 %r148, %r298, 1280;
setp.ge.u32	%p38, %r148, %r13;
mov.u32 %r290, %r138;
mov.u64 %rd458, %rd230;
@%p38 bra BB106_48;

ld.global.u64 %rd458, [%rd35+20480];
ld.global.u32 %r290, [%rd35+20488];

BB106_48:
mov.u64 %rd456, %rd458;
mov.u32 %r287, %r290;
add.s32 %r150, %r298, 1536;
setp.ge.u32	%p39, %r150, %r13;
mov.u32 %r284, %r138;
mov.u64 %rd453, %rd230;
@%p39 bra BB106_51;

ld.global.u64 %rd453, [%rd35+24576];
ld.global.u32 %r284, [%rd35+24584];

BB106_51:
add.s64 %rd238, %rd212, %rd34;
shl.b64 %rd239, %rd238, 4;
add.s64 %rd63, %rd2, %rd239;
@%p32 bra BB106_66;
bra.uni BB106_52;

BB106_66:
st.global.u64 [%rd63], %rd451;
st.global.u64 [%rd63+4096], %rd452;
st.global.u64 [%rd63+8192], %rd454;
st.global.u64 [%rd63+12288], %rd455;
st.global.u64 [%rd63+16384], %rd457;
st.global.u64 [%rd63+20480], %rd456;
st.global.u64 [%rd63+24576], %rd453;
st.global.u32 [%rd63+8], %r283;
st.global.u32 [%rd63+4104], %r285;
st.global.u32 [%rd63+8200], %r286;
st.global.u32 [%rd63+12296], %r288;
st.global.u32 [%rd63+16392], %r289;
st.global.u32 [%rd63+20488], %r287;
bra.uni BB106_67;

BB106_52:
setp.ge.u32	%p41, %r298, %r13;
@%p41 bra BB106_54;

st.global.u64 [%rd63], %rd451;
st.global.u32 [%rd63+8], %r283;

BB106_54:
add.s32 %r151, %r298, 256;
setp.ge.u32	%p42, %r151, %r13;
@%p42 bra BB106_56;

st.global.u64 [%rd63+4096], %rd452;
st.global.u32 [%rd63+4104], %r285;

BB106_56:
add.s32 %r152, %r298, 512;
setp.ge.u32	%p43, %r152, %r13;
@%p43 bra BB106_58;

st.global.u64 [%rd63+8192], %rd454;
st.global.u32 [%rd63+8200], %r286;

BB106_58:
add.s32 %r153, %r298, 768;
setp.ge.u32	%p44, %r153, %r13;
@%p44 bra BB106_60;

st.global.u64 [%rd63+12288], %rd455;
st.global.u32 [%rd63+12296], %r288;

BB106_60:
add.s32 %r154, %r298, 1024;
setp.ge.u32	%p45, %r154, %r13;
@%p45 bra BB106_62;

st.global.u64 [%rd63+16384], %rd457;
st.global.u32 [%rd63+16392], %r289;

BB106_62:
add.s32 %r155, %r298, 1280;
setp.ge.u32	%p46, %r155, %r13;
@%p46 bra BB106_64;

st.global.u64 [%rd63+20480], %rd456;
st.global.u32 [%rd63+20488], %r287;

BB106_64:
add.s32 %r156, %r298, 1536;
setp.ge.u32	%p47, %r156, %r13;
@%p47 bra BB106_68;

st.global.u64 [%rd63+24576], %rd453;

BB106_67:
st.global.u32 [%rd63+24584], %r284;

BB106_68:
bar.sync 0;
mul.lo.s32 %r158, %r298, 7;
add.s32 %r72, %r14, %r13;
min.u32 %r73, %r158, %r72;
setp.lt.u32	%p48, %r73, %r13;
sub.s32 %r159, %r73, %r13;
selp.b32	%r297, 0, %r159, %p48;
min.u32 %r296, %r14, %r73;
setp.ge.u32	%p49, %r297, %r296;
@%p49 bra BB106_77;

add.s32 %r76, %r73, -1;

BB106_70:
add.s32 %r160, %r296, %r297;
shr.u32 %r79, %r160, 1;
sub.s32 %r161, %r76, %r79;
cvt.u64.u32	%rd240, %r161;
add.s64 %rd241, %rd240, %rd34;
shl.b64 %rd242, %rd241, 4;
add.s64 %rd243, %rd2, %rd242;
ld.global.u64 %rd65, [%rd243];
or.b64 %rd244, %rd65, %rd205;
and.b64 %rd245, %rd244, -4294967296;
setp.eq.s64	%p50, %rd245, 0;
@%p50 bra BB106_72;
bra.uni BB106_71;

BB106_72:
cvt.u32.u64	%r162, %rd205;
cvt.u32.u64	%r163, %rd65;
div.u32 %r164, %r163, %r162;
cvt.u64.u32	%rd464, %r164;
bra.uni BB106_73;

BB106_71:
div.s64 %rd464, %rd65, %rd205;

BB106_73:
cvt.u64.u32	%rd246, %r79;
add.s64 %rd247, %rd246, %rd3;
shl.b64 %rd248, %rd247, 4;
add.s64 %rd249, %rd2, %rd248;
ld.global.u64 %rd69, [%rd249];
or.b64 %rd250, %rd69, %rd205;
and.b64 %rd251, %rd250, -4294967296;
setp.eq.s64	%p51, %rd251, 0;
@%p51 bra BB106_75;
bra.uni BB106_74;

BB106_75:
cvt.u32.u64	%r165, %rd205;
cvt.u32.u64	%r166, %rd69;
div.u32 %r167, %r166, %r165;
cvt.u64.u32	%rd465, %r167;
bra.uni BB106_76;

BB106_74:
div.s64 %rd465, %rd69, %rd205;

BB106_76:
add.s32 %r168, %r79, 1;
setp.lt.s64	%p52, %rd464, %rd465;
selp.b32	%r297, %r297, %r168, %p52;
selp.b32	%r296, %r79, %r296, %p52;
setp.lt.u32	%p53, %r297, %r296;
@%p53 bra BB106_70;

BB106_77:
cvt.u64.u32	%rd253, %r297;
add.s64 %rd73, %rd253, %rd3;
shl.b64 %rd254, %rd73, 4;
add.s64 %rd74, %rd2, %rd254;
shl.b64 %rd255, %rd34, 4;
add.s64 %rd75, %rd2, %rd255;
sub.s32 %r169, %r73, %r297;
cvt.u64.u32	%rd256, %r169;
add.s64 %rd76, %rd34, %rd256;
shl.b64 %rd257, %rd76, 4;
add.s64 %rd77, %rd2, %rd257;
cvt.u64.u32	%rd258, %r13;
add.s64 %rd259, %rd258, %rd3;
add.s64 %rd260, %rd259, %rd33;
shl.b64 %rd261, %rd260, 4;
add.s64 %rd78, %rd2, %rd261;
add.u64 %rd262, %SP, 0;
cvta.to.local.u64 %rd79, %rd262;
mov.u64 %rd466, 0;
mov.pred %p54, 0;
@%p54 bra BB106_79;

BB106_78:
add.s64 %rd263, %rd79, %rd466;
mov.u16 %rs1, 0;
st.local.u8 [%rd263], %rs1;
add.s64 %rd466, %rd466, 1;
setp.lt.u64	%p55, %rd466, 16;
@%p55 bra BB106_78;

BB106_79:
ld.global.u64 %rd265, [%rd74];
ld.global.u32 %r170, [%rd74+8];
ld.global.v4.u8 {%rs2, %rs3, %rs4, %rs5}, [%rd74+12];
st.local.v4.u8 [%rd79+12], {%rs2, %rs3, %rs4, %rs5};
st.local.u32 [%rd79+8], %r170;
st.local.u64 [%rd79], %rd265;
add.u64 %rd268, %SP, 16;
cvta.to.local.u64 %rd82, %rd268;
mov.u64 %rd467, 0;
@%p54 bra BB106_81;

BB106_80:
add.s64 %rd269, %rd82, %rd467;
mov.u16 %rs10, 0;
st.local.u8 [%rd269], %rs10;
add.s64 %rd467, %rd467, 1;
setp.lt.u64	%p57, %rd467, 16;
@%p57 bra BB106_80;

BB106_81:
ld.global.u64 %rd270, [%rd77];
ld.global.u32 %r171, [%rd77+8];
ld.global.v4.u8 {%rs11, %rs12, %rs13, %rs14}, [%rd77+12];
st.local.v4.u8 [%rd82+12], {%rs11, %rs12, %rs13, %rs14};
st.local.u32 [%rd82+8], %r171;
st.local.u64 [%rd82], %rd270;
mov.pred %p102, -1;
setp.ge.u64	%p59, %rd77, %rd78;
@%p59 bra BB106_90;

mov.pred %p102, 0;
setp.ge.u64	%p61, %rd74, %rd75;
@%p61 bra BB106_90;

ld.local.u64 %rd85, [%rd82];
or.b64 %rd275, %rd85, %rd205;
and.b64 %rd276, %rd275, -4294967296;
setp.eq.s64	%p62, %rd276, 0;
@%p62 bra BB106_85;

div.s64 %rd468, %rd85, %rd205;
bra.uni BB106_86;

BB106_85:
cvt.u32.u64	%r172, %rd205;
cvt.u32.u64	%r173, %rd85;
div.u32 %r174, %r173, %r172;
cvt.u64.u32	%rd468, %r174;

BB106_86:
ld.local.u64 %rd89, [%rd79];
or.b64 %rd279, %rd89, %rd205;
and.b64 %rd280, %rd279, -4294967296;
setp.eq.s64	%p63, %rd280, 0;
@%p63 bra BB106_88;

div.s64 %rd469, %rd89, %rd205;
bra.uni BB106_89;

BB106_88:
cvt.u32.u64	%r175, %rd205;
cvt.u32.u64	%r176, %rd89;
div.u32 %r177, %r176, %r175;
cvt.u64.u32	%rd469, %r177;

BB106_89:
setp.ge.s64	%p102, %rd468, %rd469;

BB106_90:
selp.b64	%rd283, %rd79, %rd82, %p102;
ld.local.u64 %rd93, [%rd283];
ld.local.u32 %r83, [%rd283+8];
@%p102 bra BB106_92;
bra.uni BB106_91;

BB106_92:
add.s64 %rd288, %rd254, %rd2;
add.s64 %rd98, %rd288, 16;
mov.u64 %rd524, %rd98;
ld.global.u64 %rd289, [%rd74+16];
st.local.u64 [%rd79], %rd289;
ld.global.u32 %r179, [%rd74+24];
st.local.u32 [%rd79+8], %r179;
mov.u64 %rd501, %rd77;
mov.u64 %rd502, %rd77;
mov.u64 %rd525, %rd98;
bra.uni BB106_93;

BB106_91:
add.s64 %rd285, %rd257, %rd2;
add.s64 %rd96, %rd285, 16;
mov.u64 %rd501, %rd96;
ld.global.u64 %rd286, [%rd77+16];
st.local.u64 [%rd82], %rd286;
ld.global.u32 %r178, [%rd77+24];
st.local.u32 [%rd82+8], %r178;
mov.u64 %rd502, %rd96;
mov.u64 %rd524, %rd74;
mov.u64 %rd525, %rd74;

BB106_93:
mov.u64 %rd103, %rd524;
mov.u64 %rd523, %rd525;
mov.u64 %rd101, %rd501;
mov.u64 %rd500, %rd502;
mov.pred %p103, -1;
setp.ge.u64	%p65, %rd500, %rd78;
@%p65 bra BB106_102;

mov.pred %p103, 0;
setp.ge.u64	%p67, %rd523, %rd75;
@%p67 bra BB106_102;

ld.local.u64 %rd104, [%rd82];
or.b64 %rd292, %rd104, %rd205;
and.b64 %rd293, %rd292, -4294967296;
setp.eq.s64	%p68, %rd293, 0;
@%p68 bra BB106_97;

div.s64 %rd470, %rd104, %rd205;
bra.uni BB106_98;

BB106_97:
cvt.u32.u64	%r180, %rd205;
cvt.u32.u64	%r181, %rd104;
div.u32 %r182, %r181, %r180;
cvt.u64.u32	%rd470, %r182;

BB106_98:
ld.local.u64 %rd108, [%rd79];
or.b64 %rd296, %rd108, %rd205;
and.b64 %rd297, %rd296, -4294967296;
setp.eq.s64	%p69, %rd297, 0;
@%p69 bra BB106_100;

div.s64 %rd471, %rd108, %rd205;
bra.uni BB106_101;

BB106_100:
cvt.u32.u64	%r183, %rd205;
cvt.u32.u64	%r184, %rd108;
div.u32 %r185, %r184, %r183;
cvt.u64.u32	%rd471, %r185;

BB106_101:
setp.ge.s64	%p103, %rd470, %rd471;

BB106_102:
selp.b64	%rd302, %rd79, %rd82, %p103;
ld.local.u64 %rd112, [%rd302];
ld.local.u32 %r84, [%rd302+8];
@%p103 bra BB106_104;
bra.uni BB106_103;

BB106_104:
add.s64 %rd523, %rd523, 16;
add.s64 %rd116, %rd103, 16;
ld.global.u64 %rd304, [%rd103+16];
st.local.u64 [%rd79], %rd304;
ld.global.u32 %r187, [%rd103+24];
st.local.u32 [%rd79+8], %r187;
mov.u64 %rd499, %rd101;
mov.u64 %rd522, %rd116;
bra.uni BB106_105;

BB106_103:
add.s64 %rd500, %rd500, 16;
add.s64 %rd114, %rd101, 16;
ld.global.u64 %rd303, [%rd101+16];
st.local.u64 [%rd82], %rd303;
ld.global.u32 %r186, [%rd101+24];
st.local.u32 [%rd82+8], %r186;
mov.u64 %rd499, %rd114;
mov.u64 %rd522, %rd103;

BB106_105:
mov.u64 %rd120, %rd522;
mov.u64 %rd521, %rd523;
mov.u64 %rd118, %rd499;
mov.u64 %rd498, %rd500;
mov.pred %p104, -1;
setp.ge.u64	%p71, %rd498, %rd78;
@%p71 bra BB106_114;

mov.pred %p104, 0;
setp.ge.u64	%p73, %rd521, %rd75;
@%p73 bra BB106_114;

ld.local.u64 %rd121, [%rd82];
or.b64 %rd307, %rd121, %rd205;
and.b64 %rd308, %rd307, -4294967296;
setp.eq.s64	%p74, %rd308, 0;
@%p74 bra BB106_109;

div.s64 %rd472, %rd121, %rd205;
bra.uni BB106_110;

BB106_109:
cvt.u32.u64	%r188, %rd205;
cvt.u32.u64	%r189, %rd121;
div.u32 %r190, %r189, %r188;
cvt.u64.u32	%rd472, %r190;

BB106_110:
ld.local.u64 %rd125, [%rd79];
or.b64 %rd311, %rd125, %rd205;
and.b64 %rd312, %rd311, -4294967296;
setp.eq.s64	%p75, %rd312, 0;
@%p75 bra BB106_112;

div.s64 %rd473, %rd125, %rd205;
bra.uni BB106_113;

BB106_112:
cvt.u32.u64	%r191, %rd205;
cvt.u32.u64	%r192, %rd125;
div.u32 %r193, %r192, %r191;
cvt.u64.u32	%rd473, %r193;

BB106_113:
setp.ge.s64	%p104, %rd472, %rd473;

BB106_114:
selp.b64	%rd317, %rd79, %rd82, %p104;
ld.local.u64 %rd129, [%rd317];
ld.local.u32 %r85, [%rd317+8];
@%p104 bra BB106_116;
bra.uni BB106_115;

BB106_116:
add.s64 %rd521, %rd521, 16;
add.s64 %rd133, %rd120, 16;
ld.global.u64 %rd319, [%rd120+16];
st.local.u64 [%rd79], %rd319;
ld.global.u32 %r195, [%rd120+24];
st.local.u32 [%rd79+8], %r195;
mov.u64 %rd497, %rd118;
mov.u64 %rd520, %rd133;
bra.uni BB106_117;

BB106_115:
add.s64 %rd498, %rd498, 16;
add.s64 %rd131, %rd118, 16;
ld.global.u64 %rd318, [%rd118+16];
st.local.u64 [%rd82], %rd318;
ld.global.u32 %r194, [%rd118+24];
st.local.u32 [%rd82+8], %r194;
mov.u64 %rd497, %rd131;
mov.u64 %rd520, %rd120;

BB106_117:
mov.u64 %rd137, %rd520;
mov.u64 %rd519, %rd521;
mov.u64 %rd135, %rd497;
mov.u64 %rd496, %rd498;
mov.pred %p105, -1;
setp.ge.u64	%p77, %rd496, %rd78;
@%p77 bra BB106_126;

mov.pred %p105, 0;
setp.ge.u64	%p79, %rd519, %rd75;
@%p79 bra BB106_126;

ld.local.u64 %rd138, [%rd82];
or.b64 %rd322, %rd138, %rd205;
and.b64 %rd323, %rd322, -4294967296;
setp.eq.s64	%p80, %rd323, 0;
@%p80 bra BB106_121;

div.s64 %rd474, %rd138, %rd205;
bra.uni BB106_122;

BB106_121:
cvt.u32.u64	%r196, %rd205;
cvt.u32.u64	%r197, %rd138;
div.u32 %r198, %r197, %r196;
cvt.u64.u32	%rd474, %r198;

BB106_122:
ld.local.u64 %rd142, [%rd79];
or.b64 %rd326, %rd142, %rd205;
and.b64 %rd327, %rd326, -4294967296;
setp.eq.s64	%p81, %rd327, 0;
@%p81 bra BB106_124;

div.s64 %rd475, %rd142, %rd205;
bra.uni BB106_125;

BB106_124:
cvt.u32.u64	%r199, %rd205;
cvt.u32.u64	%r200, %rd142;
div.u32 %r201, %r200, %r199;
cvt.u64.u32	%rd475, %r201;

BB106_125:
setp.ge.s64	%p105, %rd474, %rd475;

BB106_126:
selp.b64	%rd332, %rd79, %rd82, %p105;
ld.local.u64 %rd146, [%rd332];
ld.local.u32 %r86, [%rd332+8];
@%p105 bra BB106_128;
bra.uni BB106_127;

BB106_128:
add.s64 %rd519, %rd519, 16;
add.s64 %rd150, %rd137, 16;
ld.global.u64 %rd334, [%rd137+16];
st.local.u64 [%rd79], %rd334;
ld.global.u32 %r203, [%rd137+24];
st.local.u32 [%rd79+8], %r203;
mov.u64 %rd495, %rd135;
mov.u64 %rd518, %rd150;
bra.uni BB106_129;

BB106_127:
add.s64 %rd496, %rd496, 16;
add.s64 %rd148, %rd135, 16;
ld.global.u64 %rd333, [%rd135+16];
st.local.u64 [%rd82], %rd333;
ld.global.u32 %r202, [%rd135+24];
st.local.u32 [%rd82+8], %r202;
mov.u64 %rd495, %rd148;
mov.u64 %rd518, %rd137;

BB106_129:
mov.u64 %rd154, %rd518;
mov.u64 %rd517, %rd519;
mov.u64 %rd152, %rd495;
mov.u64 %rd494, %rd496;
mov.pred %p106, -1;
setp.ge.u64	%p83, %rd494, %rd78;
@%p83 bra BB106_138;

mov.pred %p106, 0;
setp.ge.u64	%p85, %rd517, %rd75;
@%p85 bra BB106_138;

ld.local.u64 %rd155, [%rd82];
or.b64 %rd337, %rd155, %rd205;
and.b64 %rd338, %rd337, -4294967296;
setp.eq.s64	%p86, %rd338, 0;
@%p86 bra BB106_133;

div.s64 %rd476, %rd155, %rd205;
bra.uni BB106_134;

BB106_133:
cvt.u32.u64	%r204, %rd205;
cvt.u32.u64	%r205, %rd155;
div.u32 %r206, %r205, %r204;
cvt.u64.u32	%rd476, %r206;

BB106_134:
ld.local.u64 %rd159, [%rd79];
or.b64 %rd341, %rd159, %rd205;
and.b64 %rd342, %rd341, -4294967296;
setp.eq.s64	%p87, %rd342, 0;
@%p87 bra BB106_136;

div.s64 %rd477, %rd159, %rd205;
bra.uni BB106_137;

BB106_136:
cvt.u32.u64	%r207, %rd205;
cvt.u32.u64	%r208, %rd159;
div.u32 %r209, %r208, %r207;
cvt.u64.u32	%rd477, %r209;

BB106_137:
setp.ge.s64	%p106, %rd476, %rd477;

BB106_138:
selp.b64	%rd347, %rd79, %rd82, %p106;
ld.local.u64 %rd163, [%rd347];
ld.local.u32 %r87, [%rd347+8];
@%p106 bra BB106_140;
bra.uni BB106_139;

BB106_140:
add.s64 %rd517, %rd517, 16;
add.s64 %rd167, %rd154, 16;
ld.global.u64 %rd349, [%rd154+16];
st.local.u64 [%rd79], %rd349;
ld.global.u32 %r211, [%rd154+24];
st.local.u32 [%rd79+8], %r211;
mov.u64 %rd493, %rd152;
mov.u64 %rd516, %rd167;
bra.uni BB106_141;

BB106_139:
add.s64 %rd494, %rd494, 16;
add.s64 %rd165, %rd152, 16;
ld.global.u64 %rd348, [%rd152+16];
st.local.u64 [%rd82], %rd348;
ld.global.u32 %r210, [%rd152+24];
st.local.u32 [%rd82+8], %r210;
mov.u64 %rd493, %rd165;
mov.u64 %rd516, %rd154;

BB106_141:
mov.u64 %rd171, %rd516;
mov.u64 %rd515, %rd517;
mov.u64 %rd169, %rd493;
mov.u64 %rd492, %rd494;
mov.pred %p107, -1;
setp.ge.u64	%p89, %rd492, %rd78;
@%p89 bra BB106_150;

mov.pred %p107, 0;
setp.ge.u64	%p91, %rd515, %rd75;
@%p91 bra BB106_150;

ld.local.u64 %rd172, [%rd82];
or.b64 %rd352, %rd172, %rd205;
and.b64 %rd353, %rd352, -4294967296;
setp.eq.s64	%p92, %rd353, 0;
@%p92 bra BB106_145;

div.s64 %rd478, %rd172, %rd205;
bra.uni BB106_146;

BB106_145:
cvt.u32.u64	%r212, %rd205;
cvt.u32.u64	%r213, %rd172;
div.u32 %r214, %r213, %r212;
cvt.u64.u32	%rd478, %r214;

BB106_146:
ld.local.u64 %rd176, [%rd79];
or.b64 %rd356, %rd176, %rd205;
and.b64 %rd357, %rd356, -4294967296;
setp.eq.s64	%p93, %rd357, 0;
@%p93 bra BB106_148;

div.s64 %rd479, %rd176, %rd205;
bra.uni BB106_149;

BB106_148:
cvt.u32.u64	%r215, %rd205;
cvt.u32.u64	%r216, %rd176;
div.u32 %r217, %r216, %r215;
cvt.u64.u32	%rd479, %r217;

BB106_149:
setp.ge.s64	%p107, %rd478, %rd479;

BB106_150:
selp.b64	%rd362, %rd79, %rd82, %p107;
ld.local.u64 %rd180, [%rd362];
ld.local.u32 %r88, [%rd362+8];
@%p107 bra BB106_152;
bra.uni BB106_151;

BB106_152:
add.s64 %rd515, %rd515, 16;
add.s64 %rd184, %rd171, 16;
ld.global.u64 %rd366, [%rd171+16];
st.local.u64 [%rd79], %rd366;
ld.global.u32 %r219, [%rd171+24];
st.local.u32 [%rd79+8], %r219;
mov.u64 %rd491, %rd169;
mov.u64 %rd514, %rd184;
bra.uni BB106_153;

BB106_151:
add.s64 %rd492, %rd492, 16;
add.s64 %rd182, %rd169, 16;
ld.global.u64 %rd363, [%rd169+16];
st.local.u64 [%rd82], %rd363;
ld.global.u32 %r218, [%rd169+24];
st.local.u32 [%rd82+8], %r218;
mov.u64 %rd491, %rd182;
mov.u64 %rd514, %rd171;

BB106_153:
mov.pred %p94, -1;
setp.ge.u64	%p95, %rd492, %rd78;
mov.pred %p108, %p94;
@%p95 bra BB106_162;

setp.ge.u64	%p97, %rd515, %rd75;
mov.pred %p108, %p54;
@%p97 bra BB106_162;

ld.local.u64 %rd189, [%rd82];
or.b64 %rd371, %rd189, %rd205;
and.b64 %rd372, %rd371, -4294967296;
setp.eq.s64	%p98, %rd372, 0;
@%p98 bra BB106_157;

div.s64 %rd526, %rd189, %rd205;
bra.uni BB106_158;

BB106_157:
cvt.u32.u64	%r220, %rd205;
cvt.u32.u64	%r221, %rd189;
div.u32 %r222, %r221, %r220;
cvt.u64.u32	%rd526, %r222;

BB106_158:
ld.local.u64 %rd193, [%rd79];
or.b64 %rd375, %rd193, %rd205;
and.b64 %rd376, %rd375, -4294967296;
setp.eq.s64	%p99, %rd376, 0;
@%p99 bra BB106_160;

div.s64 %rd527, %rd193, %rd205;
bra.uni BB106_161;

BB106_160:
cvt.u32.u64	%r223, %rd205;
cvt.u32.u64	%r224, %rd193;
div.u32 %r225, %r224, %r223;
cvt.u64.u32	%rd527, %r225;

BB106_161:
setp.ge.s64	%p108, %rd526, %rd527;

BB106_162:
selp.b64	%rd381, %rd79, %rd82, %p108;
ld.local.u64 %rd197, [%rd381];
ld.local.u32 %r89, [%rd381+8];
@%p108 bra BB106_164;
bra.uni BB106_163;

BB106_164:
ld.global.u64 %rd385, [%rd514+16];
st.local.u64 [%rd79], %rd385;
ld.global.u32 %r227, [%rd514+24];
st.local.u32 [%rd79+8], %r227;
bra.uni BB106_165;

BB106_163:
ld.global.u64 %rd382, [%rd491+16];
st.local.u64 [%rd82], %rd382;
ld.global.u32 %r226, [%rd491+24];
st.local.u32 [%rd82+8], %r226;

BB106_165:
cvta.to.global.u64 %rd198, %rd203;
cvta.to.global.u64 %rd199, %rd204;
bar.sync 0;
cvt.u64.u32	%rd388, %r158;
add.s64 %rd389, %rd388, %rd3;
shl.b64 %rd390, %rd389, 4;
add.s64 %rd391, %rd2, %rd390;
st.global.u64 [%rd391], %rd93;
st.global.u64 [%rd391+16], %rd112;
st.global.u64 [%rd391+32], %rd129;
st.global.u64 [%rd391+48], %rd146;
st.global.u64 [%rd391+64], %rd163;
st.global.u64 [%rd391+80], %rd180;
st.global.u64 [%rd391+96], %rd197;
st.global.u32 [%rd391+8], %r83;
st.global.u32 [%rd391+24], %r84;
st.global.u32 [%rd391+40], %r85;
st.global.u32 [%rd391+56], %r86;
st.global.u32 [%rd391+72], %r87;
st.global.u32 [%rd391+88], %r88;
st.global.u32 [%rd391+104], %r89;
bar.sync 0;
mul.lo.s32 %r230, %r95, 1792;
cvt.u64.u32	%rd200, %r230;
setp.ge.u32	%p100, %r298, %r72;
@%p100 bra BB106_167;

BB106_166:
cvt.u64.u32	%rd392, %r298;
add.s64 %rd393, %rd392, %rd200;
shl.b64 %rd394, %rd393, 3;
add.s64 %rd395, %rd198, %rd394;
shl.b64 %rd396, %rd393, 2;
add.s64 %rd397, %rd199, %rd396;
add.s64 %rd398, %rd392, %rd3;
shl.b64 %rd399, %rd398, 4;
add.s64 %rd400, %rd2, %rd399;
ld.global.u64 %rd401, [%rd400];
st.global.u64 [%rd395], %rd401;
ld.global.u32 %r231, [%rd400+8];
st.global.u32 [%rd397], %r231;
add.s32 %r298, %r298, 256;
setp.lt.u32	%p101, %r298, %r72;
@%p101 bra BB106_166;

BB106_167:
bar.sync 0;
ret;
}


.visible .entry _ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEEjNS_6detail15normal_iteratorINS_7pointerINS_5tupleIliNS_9null_typeESD_SD_SD_SD_SD_SD_SD_EENS9_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESJ_EEEENSA_INSB_IjSI_SJ_SJ_EEEENS_12zip_iteratorINSC_INS_10device_ptrIlEENSP_IiEESD_SD_SD_SD_SD_SD_SD_SD_EEEENS9_13compare_firstI9SliceCompEEEEEEvT_(
.param .align 8 .b8 _ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEEjNS_6detail15normal_iteratorINS_7pointerINS_5tupleIliNS_9null_typeESD_SD_SD_SD_SD_SD_SD_EENS9_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESJ_EEEENSA_INSB_IjSI_SJ_SJ_EEEENS_12zip_iteratorINSC_INS_10device_ptrIlEENSP_IiEESD_SD_SD_SD_SD_SD_SD_SD_EEEENS9_13compare_firstI9SliceCompEEEEEEvT__param_0[56]
)
.maxntid 256, 1, 1
.minnctapersm 1
{
.local .align 8 .b8 __local_depot107[32];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<105>;
.reg .b16 %rs<17>;
.reg .b32 %r<306>;
.reg .b64 %rd<530>;


mov.u64 %rd529, __local_depot107;
cvta.local.u64 %SP, %rd529;
ld.param.u64 %rd197, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEEjNS_6detail15normal_iteratorINS_7pointerINS_5tupleIliNS_9null_typeESD_SD_SD_SD_SD_SD_SD_EENS9_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESJ_EEEENSA_INSB_IjSI_SJ_SJ_EEEENS_12zip_iteratorINSC_INS_10device_ptrIlEENSP_IiEESD_SD_SD_SD_SD_SD_SD_SD_EEEENS9_13compare_firstI9SliceCompEEEEEEvT__param_0+48];
ld.param.u64 %rd196, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEEjNS_6detail15normal_iteratorINS_7pointerINS_5tupleIliNS_9null_typeESD_SD_SD_SD_SD_SD_SD_EENS9_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESJ_EEEENSA_INSB_IjSI_SJ_SJ_EEEENS_12zip_iteratorINSC_INS_10device_ptrIlEENSP_IiEESD_SD_SD_SD_SD_SD_SD_SD_EEEENS9_13compare_firstI9SliceCompEEEEEEvT__param_0+40];
ld.param.u64 %rd195, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEEjNS_6detail15normal_iteratorINS_7pointerINS_5tupleIliNS_9null_typeESD_SD_SD_SD_SD_SD_SD_EENS9_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESJ_EEEENSA_INSB_IjSI_SJ_SJ_EEEENS_12zip_iteratorINSC_INS_10device_ptrIlEENSP_IiEESD_SD_SD_SD_SD_SD_SD_SD_EEEENS9_13compare_firstI9SliceCompEEEEEEvT__param_0+32];
ld.param.u32 %r5, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEEjNS_6detail15normal_iteratorINS_7pointerINS_5tupleIliNS_9null_typeESD_SD_SD_SD_SD_SD_SD_EENS9_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESJ_EEEENSA_INSB_IjSI_SJ_SJ_EEEENS_12zip_iteratorINSC_INS_10device_ptrIlEENSP_IiEESD_SD_SD_SD_SD_SD_SD_SD_EEEENS9_13compare_firstI9SliceCompEEEEEEvT__param_0+16];
ld.param.u32 %r93, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEEjNS_6detail15normal_iteratorINS_7pointerINS_5tupleIliNS_9null_typeESD_SD_SD_SD_SD_SD_SD_EENS9_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESJ_EEEENSA_INSB_IjSI_SJ_SJ_EEEENS_12zip_iteratorINSC_INS_10device_ptrIlEENSP_IiEESD_SD_SD_SD_SD_SD_SD_SD_EEEENS9_13compare_firstI9SliceCompEEEEEEvT__param_0];
ld.param.u64 %rd194, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEEjNS_6detail15normal_iteratorINS_7pointerINS_5tupleIliNS_9null_typeESD_SD_SD_SD_SD_SD_SD_EENS9_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESJ_EEEENSA_INSB_IjSI_SJ_SJ_EEEENS_12zip_iteratorINSC_INS_10device_ptrIlEENSP_IiEESD_SD_SD_SD_SD_SD_SD_SD_EEEENS9_13compare_firstI9SliceCompEEEEEEvT__param_0+24];
ld.param.u64 %rd193, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEEjNS_6detail15normal_iteratorINS_7pointerINS_5tupleIliNS_9null_typeESD_SD_SD_SD_SD_SD_SD_EENS9_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESJ_EEEENSA_INSB_IjSI_SJ_SJ_EEEENS_12zip_iteratorINSC_INS_10device_ptrIlEENSP_IiEESD_SD_SD_SD_SD_SD_SD_SD_EEEENS9_13compare_firstI9SliceCompEEEEEEvT__param_0+8];
cvta.to.global.u64 %rd1, %rd193;
cvta.to.global.u64 %rd198, %rd194;
mov.u32 %r95, %ctaid.x;
mul.wide.u32 %rd199, %r95, 4;
add.s64 %rd200, %rd198, %rd199;
neg.s32 %r96, %r93;
and.b32 %r1, %r95, %r96;
shr.s32 %r2, %r93, 1;
mul.lo.s32 %r3, %r1, 1792;
ld.global.u32 %r4, [%rd200];
ld.global.u32 %r97, [%rd200+4];
add.s32 %r98, %r3, %r97;
min.s32 %r240, %r98, %r5;
add.s32 %r99, %r95, %r2;
mul.lo.s32 %r100, %r99, 1792;
sub.s32 %r101, %r100, %r4;
min.s32 %r7, %r101, %r5;
add.s32 %r102, %r100, 1792;
sub.s32 %r103, %r102, %r97;
min.s32 %r239, %r103, %r5;
add.s32 %r104, %r93, -1;
and.b32 %r105, %r95, %r104;
setp.ne.s32	%p15, %r104, %r105;
@%p15 bra BB107_2;

add.s32 %r106, %r1, %r2;
mul.lo.s32 %r107, %r106, 1792;
min.s32 %r240, %r107, %r5;
mad.lo.s32 %r108, %r2, 2, %r1;
mul.lo.s32 %r109, %r108, 1792;
min.s32 %r239, %r109, %r5;

BB107_2:
add.s32 %r110, %r3, %r4;
sub.s32 %r13, %r239, %r7;
sub.s32 %r14, %r240, %r110;
setp.gt.u32	%p16, %r14, 1791;
mov.u32 %r305, %tid.x;
cvt.u64.u32	%rd201, %r305;
cvt.u64.u32	%rd202, %r110;
add.s64 %rd203, %rd201, %rd202;
shl.b64 %rd204, %rd203, 4;
add.s64 %rd2, %rd1, %rd204;
@%p16 bra BB107_17;
bra.uni BB107_3;

BB107_17:
ld.global.u64 %rd425, [%rd2];
ld.global.u32 %r259, [%rd2+8];
ld.global.u64 %rd426, [%rd2+4096];
ld.global.u32 %r261, [%rd2+4104];
ld.global.u64 %rd428, [%rd2+8192];
ld.global.u32 %r262, [%rd2+8200];
ld.global.u64 %rd429, [%rd2+12288];
ld.global.u32 %r264, [%rd2+12296];
ld.global.u64 %rd431, [%rd2+16384];
ld.global.u32 %r265, [%rd2+16392];
ld.global.u64 %rd430, [%rd2+20480];
ld.global.u32 %r263, [%rd2+20488];
ld.global.u64 %rd427, [%rd2+24576];
ld.global.u32 %r260, [%rd2+24584];
bra.uni BB107_18;

BB107_3:
mov.u64 %rd205, 0;
mov.u32 %r111, 0;
setp.ge.u32	%p17, %r305, %r14;
mov.u32 %r271, %r111;
mov.u64 %rd437, %rd205;
@%p17 bra BB107_5;

ld.global.u64 %rd3, [%rd2];
ld.global.u32 %r16, [%rd2+8];
mov.u32 %r271, %r16;
mov.u64 %rd437, %rd3;

BB107_5:
mov.u64 %rd413, %rd437;
mov.u64 %rd425, %rd413;
mov.u32 %r247, %r271;
mov.u32 %r259, %r247;
add.s32 %r113, %r305, 256;
setp.ge.u32	%p18, %r113, %r14;
mov.u32 %r270, %r111;
mov.u64 %rd436, %rd205;
@%p18 bra BB107_7;

ld.global.u64 %rd436, [%rd2+4096];
ld.global.u32 %r270, [%rd2+4104];

BB107_7:
mov.u64 %rd426, %rd436;
mov.u32 %r261, %r270;
add.s32 %r115, %r305, 512;
setp.ge.u32	%p19, %r115, %r14;
mov.u32 %r269, %r111;
mov.u64 %rd435, %rd205;
@%p19 bra BB107_9;

ld.global.u64 %rd435, [%rd2+8192];
ld.global.u32 %r269, [%rd2+8200];

BB107_9:
mov.u64 %rd428, %rd435;
mov.u32 %r262, %r269;
add.s32 %r117, %r305, 768;
setp.ge.u32	%p20, %r117, %r14;
mov.u32 %r268, %r111;
mov.u64 %rd434, %rd205;
@%p20 bra BB107_11;

ld.global.u64 %rd434, [%rd2+12288];
ld.global.u32 %r268, [%rd2+12296];

BB107_11:
mov.u64 %rd429, %rd434;
mov.u32 %r264, %r268;
add.s32 %r119, %r305, 1024;
setp.ge.u32	%p21, %r119, %r14;
mov.u32 %r267, %r111;
mov.u64 %rd433, %rd205;
@%p21 bra BB107_13;

ld.global.u64 %rd433, [%rd2+16384];
ld.global.u32 %r267, [%rd2+16392];

BB107_13:
mov.u64 %rd431, %rd433;
mov.u32 %r265, %r267;
add.s32 %r121, %r305, 1280;
setp.ge.u32	%p22, %r121, %r14;
mov.u32 %r266, %r111;
mov.u64 %rd432, %rd205;
@%p22 bra BB107_15;

ld.global.u64 %rd432, [%rd2+20480];
ld.global.u32 %r266, [%rd2+20488];

BB107_15:
mov.u64 %rd430, %rd432;
mov.u32 %r263, %r266;
add.s32 %r123, %r305, 1536;
setp.ge.u32	%p23, %r123, %r14;
mov.u32 %r260, %r111;
mov.u64 %rd427, %rd205;
@%p23 bra BB107_18;

ld.global.u64 %rd427, [%rd2+24576];
ld.global.u32 %r260, [%rd2+24584];

BB107_18:
@%p16 bra BB107_33;
bra.uni BB107_19;

BB107_33:
mov.u32 %r144, %tid.x;
mul.wide.u32 %rd233, %r144, 16;
mov.u64 %rd234, _ZN6thrust6system4cuda6detail4smemE;
add.s64 %rd235, %rd234, %rd233;
st.shared.u64 [%rd235], %rd425;
st.shared.u64 [%rd235+4096], %rd426;
st.shared.u64 [%rd235+8192], %rd428;
st.shared.u64 [%rd235+12288], %rd429;
st.shared.u64 [%rd235+16384], %rd431;
st.shared.u64 [%rd235+20480], %rd430;
st.shared.u64 [%rd235+24576], %rd427;
st.shared.u32 [%rd235+8], %r259;
st.shared.u32 [%rd235+4104], %r261;
st.shared.u32 [%rd235+8200], %r262;
st.shared.u32 [%rd235+12296], %r264;
st.shared.u32 [%rd235+16392], %r265;
st.shared.u32 [%rd235+20488], %r263;
st.shared.u32 [%rd235+24584], %r260;
bra.uni BB107_34;

BB107_19:
setp.ge.u32	%p25, %r305, %r14;
@%p25 bra BB107_21;

mul.wide.u32 %rd212, %r305, 16;
mov.u64 %rd213, _ZN6thrust6system4cuda6detail4smemE;
add.s64 %rd214, %rd213, %rd212;
st.shared.u64 [%rd214], %rd425;
st.shared.u32 [%rd214+8], %r259;

BB107_21:
add.s32 %r127, %r305, 256;
setp.ge.u32	%p26, %r127, %r14;
@%p26 bra BB107_23;

mul.wide.u32 %rd215, %r305, 16;
mov.u64 %rd216, _ZN6thrust6system4cuda6detail4smemE;
add.s64 %rd217, %rd216, %rd215;
st.shared.u64 [%rd217+4096], %rd426;
st.shared.u32 [%rd217+4104], %r261;

BB107_23:
add.s32 %r130, %r305, 512;
setp.ge.u32	%p27, %r130, %r14;
@%p27 bra BB107_25;

mul.wide.u32 %rd218, %r305, 16;
mov.u64 %rd219, _ZN6thrust6system4cuda6detail4smemE;
add.s64 %rd220, %rd219, %rd218;
st.shared.u64 [%rd220+8192], %rd428;
st.shared.u32 [%rd220+8200], %r262;

BB107_25:
add.s32 %r133, %r305, 768;
setp.ge.u32	%p28, %r133, %r14;
@%p28 bra BB107_27;

mul.wide.u32 %rd221, %r305, 16;
mov.u64 %rd222, _ZN6thrust6system4cuda6detail4smemE;
add.s64 %rd223, %rd222, %rd221;
st.shared.u64 [%rd223+12288], %rd429;
st.shared.u32 [%rd223+12296], %r264;

BB107_27:
add.s32 %r136, %r305, 1024;
setp.ge.u32	%p29, %r136, %r14;
@%p29 bra BB107_29;

mul.wide.u32 %rd224, %r305, 16;
mov.u64 %rd225, _ZN6thrust6system4cuda6detail4smemE;
add.s64 %rd226, %rd225, %rd224;
st.shared.u64 [%rd226+16384], %rd431;
st.shared.u32 [%rd226+16392], %r265;

BB107_29:
add.s32 %r139, %r305, 1280;
setp.ge.u32	%p30, %r139, %r14;
@%p30 bra BB107_31;

mul.wide.u32 %rd227, %r305, 16;
mov.u64 %rd228, _ZN6thrust6system4cuda6detail4smemE;
add.s64 %rd229, %rd228, %rd227;
st.shared.u64 [%rd229+20480], %rd430;
st.shared.u32 [%rd229+20488], %r263;

BB107_31:
add.s32 %r142, %r305, 1536;
setp.ge.u32	%p31, %r142, %r14;
@%p31 bra BB107_34;

mul.wide.u32 %rd230, %r305, 16;
mov.u64 %rd231, _ZN6thrust6system4cuda6detail4smemE;
add.s64 %rd232, %rd231, %rd230;
st.shared.u64 [%rd232+24576], %rd427;
st.shared.u32 [%rd232+24584], %r260;

BB107_34:
cvt.u64.u32	%rd236, %r7;
cvt.u64.u32	%rd30, %r14;
add.s64 %rd238, %rd201, %rd236;
shl.b64 %rd239, %rd238, 4;
add.s64 %rd31, %rd1, %rd239;
setp.gt.u32	%p32, %r13, 1791;
@%p32 bra BB107_49;
bra.uni BB107_35;

BB107_49:
ld.global.u64 %rd456, [%rd31];
ld.global.u32 %r290, [%rd31+8];
ld.global.u64 %rd457, [%rd31+4096];
ld.global.u32 %r292, [%rd31+4104];
ld.global.u64 %rd459, [%rd31+8192];
ld.global.u32 %r293, [%rd31+8200];
ld.global.u64 %rd460, [%rd31+12288];
ld.global.u32 %r295, [%rd31+12296];
ld.global.u64 %rd462, [%rd31+16384];
ld.global.u32 %r296, [%rd31+16392];
ld.global.u64 %rd461, [%rd31+20480];
ld.global.u32 %r294, [%rd31+20488];
ld.global.u64 %rd458, [%rd31+24576];
ld.global.u32 %r291, [%rd31+24584];
bra.uni BB107_50;

BB107_35:
mov.u64 %rd240, 0;
mov.u32 %r145, 0;
setp.ge.u32	%p33, %r305, %r13;
mov.u32 %r302, %r145;
mov.u64 %rd468, %rd240;
@%p33 bra BB107_37;

ld.global.u64 %rd32, [%rd31];
ld.global.u32 %r44, [%rd31+8];
mov.u32 %r302, %r44;
mov.u64 %rd468, %rd32;

BB107_37:
mov.u64 %rd444, %rd468;
mov.u64 %rd456, %rd444;
mov.u32 %r278, %r302;
mov.u32 %r290, %r278;
add.s32 %r147, %r305, 256;
setp.ge.u32	%p34, %r147, %r13;
mov.u32 %r301, %r145;
mov.u64 %rd467, %rd240;
@%p34 bra BB107_39;

ld.global.u64 %rd467, [%rd31+4096];
ld.global.u32 %r301, [%rd31+4104];

BB107_39:
mov.u64 %rd457, %rd467;
mov.u32 %r292, %r301;
add.s32 %r149, %r305, 512;
setp.ge.u32	%p35, %r149, %r13;
mov.u32 %r300, %r145;
mov.u64 %rd466, %rd240;
@%p35 bra BB107_41;

ld.global.u64 %rd466, [%rd31+8192];
ld.global.u32 %r300, [%rd31+8200];

BB107_41:
mov.u64 %rd459, %rd466;
mov.u32 %r293, %r300;
add.s32 %r151, %r305, 768;
setp.ge.u32	%p36, %r151, %r13;
mov.u32 %r299, %r145;
mov.u64 %rd465, %rd240;
@%p36 bra BB107_43;

ld.global.u64 %rd465, [%rd31+12288];
ld.global.u32 %r299, [%rd31+12296];

BB107_43:
mov.u64 %rd460, %rd465;
mov.u32 %r295, %r299;
add.s32 %r153, %r305, 1024;
setp.ge.u32	%p37, %r153, %r13;
mov.u32 %r298, %r145;
mov.u64 %rd464, %rd240;
@%p37 bra BB107_45;

ld.global.u64 %rd464, [%rd31+16384];
ld.global.u32 %r298, [%rd31+16392];

BB107_45:
mov.u64 %rd462, %rd464;
mov.u32 %r296, %r298;
add.s32 %r155, %r305, 1280;
setp.ge.u32	%p38, %r155, %r13;
mov.u32 %r297, %r145;
mov.u64 %rd463, %rd240;
@%p38 bra BB107_47;

ld.global.u64 %rd463, [%rd31+20480];
ld.global.u32 %r297, [%rd31+20488];

BB107_47:
mov.u64 %rd461, %rd463;
mov.u32 %r294, %r297;
add.s32 %r157, %r305, 1536;
setp.ge.u32	%p39, %r157, %r13;
mov.u32 %r291, %r145;
mov.u64 %rd458, %rd240;
@%p39 bra BB107_50;

ld.global.u64 %rd458, [%rd31+24576];
ld.global.u32 %r291, [%rd31+24584];

BB107_50:
add.s64 %rd248, %rd201, %rd30;
shl.b64 %rd249, %rd248, 4;
mov.u64 %rd250, _ZN6thrust6system4cuda6detail4smemE;
add.s64 %rd59, %rd250, %rd249;
@%p32 bra BB107_65;
bra.uni BB107_51;

BB107_65:
st.shared.u64 [%rd59], %rd456;
st.shared.u64 [%rd59+4096], %rd457;
st.shared.u64 [%rd59+8192], %rd459;
st.shared.u64 [%rd59+12288], %rd460;
st.shared.u64 [%rd59+16384], %rd462;
st.shared.u64 [%rd59+20480], %rd461;
st.shared.u64 [%rd59+24576], %rd458;
st.shared.u32 [%rd59+8], %r290;
st.shared.u32 [%rd59+4104], %r292;
st.shared.u32 [%rd59+8200], %r293;
st.shared.u32 [%rd59+12296], %r295;
st.shared.u32 [%rd59+16392], %r296;
st.shared.u32 [%rd59+20488], %r294;
bra.uni BB107_66;

BB107_51:
setp.ge.u32	%p41, %r305, %r13;
@%p41 bra BB107_53;

st.shared.u64 [%rd59], %rd456;
st.shared.u32 [%rd59+8], %r290;

BB107_53:
add.s32 %r158, %r305, 256;
setp.ge.u32	%p42, %r158, %r13;
@%p42 bra BB107_55;

st.shared.u64 [%rd59+4096], %rd457;
st.shared.u32 [%rd59+4104], %r292;

BB107_55:
add.s32 %r159, %r305, 512;
setp.ge.u32	%p43, %r159, %r13;
@%p43 bra BB107_57;

st.shared.u64 [%rd59+8192], %rd459;
st.shared.u32 [%rd59+8200], %r293;

BB107_57:
add.s32 %r160, %r305, 768;
setp.ge.u32	%p44, %r160, %r13;
@%p44 bra BB107_59;

st.shared.u64 [%rd59+12288], %rd460;
st.shared.u32 [%rd59+12296], %r295;

BB107_59:
add.s32 %r161, %r305, 1024;
setp.ge.u32	%p45, %r161, %r13;
@%p45 bra BB107_61;

st.shared.u64 [%rd59+16384], %rd462;
st.shared.u32 [%rd59+16392], %r296;

BB107_61:
add.s32 %r162, %r305, 1280;
setp.ge.u32	%p46, %r162, %r13;
@%p46 bra BB107_63;

st.shared.u64 [%rd59+20480], %rd461;
st.shared.u32 [%rd59+20488], %r294;

BB107_63:
add.s32 %r163, %r305, 1536;
setp.ge.u32	%p47, %r163, %r13;
@%p47 bra BB107_67;

st.shared.u64 [%rd59+24576], %rd458;

BB107_66:
st.shared.u32 [%rd59+24584], %r291;

BB107_67:
bar.sync 0;
mul.lo.s32 %r165, %r305, 7;
add.s32 %r72, %r14, %r13;
min.u32 %r73, %r165, %r72;
setp.lt.u32	%p48, %r73, %r13;
sub.s32 %r166, %r73, %r13;
selp.b32	%r304, 0, %r166, %p48;
min.u32 %r303, %r14, %r73;
setp.ge.u32	%p49, %r304, %r303;
@%p49 bra BB107_76;

add.s32 %r76, %r73, -1;

BB107_69:
add.s32 %r167, %r303, %r304;
shr.u32 %r79, %r167, 1;
sub.s32 %r168, %r76, %r79;
cvt.u64.u32	%rd251, %r168;
add.s64 %rd252, %rd251, %rd30;
shl.b64 %rd253, %rd252, 4;
add.s64 %rd255, %rd250, %rd253;
ld.shared.u64 %rd61, [%rd255];
or.b64 %rd256, %rd61, %rd197;
and.b64 %rd257, %rd256, -4294967296;
setp.eq.s64	%p50, %rd257, 0;
@%p50 bra BB107_71;
bra.uni BB107_70;

BB107_71:
cvt.u32.u64	%r169, %rd197;
cvt.u32.u64	%r170, %rd61;
div.u32 %r171, %r170, %r169;
cvt.u64.u32	%rd469, %r171;
bra.uni BB107_72;

BB107_70:
div.s64 %rd469, %rd61, %rd197;

BB107_72:
mul.wide.u32 %rd258, %r79, 16;
add.s64 %rd260, %rd250, %rd258;
ld.shared.u64 %rd65, [%rd260];
or.b64 %rd261, %rd65, %rd197;
and.b64 %rd262, %rd261, -4294967296;
setp.eq.s64	%p51, %rd262, 0;
@%p51 bra BB107_74;
bra.uni BB107_73;

BB107_74:
cvt.u32.u64	%r172, %rd197;
cvt.u32.u64	%r173, %rd65;
div.u32 %r174, %r173, %r172;
cvt.u64.u32	%rd470, %r174;
bra.uni BB107_75;

BB107_73:
div.s64 %rd470, %rd65, %rd197;

BB107_75:
add.s32 %r175, %r79, 1;
setp.lt.s64	%p52, %rd469, %rd470;
selp.b32	%r304, %r304, %r175, %p52;
selp.b32	%r303, %r79, %r303, %p52;
setp.lt.u32	%p53, %r304, %r303;
@%p53 bra BB107_69;

BB107_76:
cvt.u64.u32	%rd69, %r304;
mul.wide.u32 %rd263, %r304, 16;
add.s64 %rd70, %rd250, %rd263;
shl.b64 %rd265, %rd30, 4;
add.s64 %rd71, %rd250, %rd265;
sub.s32 %r176, %r73, %r304;
cvt.u64.u32	%rd266, %r176;
add.s64 %rd72, %rd266, %rd30;
shl.b64 %rd267, %rd72, 4;
add.s64 %rd73, %rd250, %rd267;
cvt.u64.u32	%rd268, %r13;
add.s64 %rd269, %rd30, %rd268;
shl.b64 %rd270, %rd269, 4;
add.s64 %rd74, %rd250, %rd270;
ld.shared.u64 %rd271, [%rd70];
ld.shared.u32 %r177, [%rd70+8];
ld.shared.v4.u8 {%rs1, %rs2, %rs3, %rs4}, [%rd70+12];
add.u64 %rd272, %SP, 0;
cvta.to.local.u64 %rd273, %rd272;
st.local.v4.u8 [%rd273+12], {%rs1, %rs2, %rs3, %rs4};
st.local.u32 [%rd273+8], %r177;
st.local.u64 [%rd273], %rd271;
ld.shared.u64 %rd274, [%rd73];
ld.shared.u32 %r178, [%rd73+8];
ld.shared.v4.u8 {%rs9, %rs10, %rs11, %rs12}, [%rd73+12];
add.u64 %rd275, %SP, 16;
cvta.to.local.u64 %rd276, %rd275;
st.local.v4.u8 [%rd276+12], {%rs9, %rs10, %rs11, %rs12};
st.local.u32 [%rd276+8], %r178;
st.local.u64 [%rd276], %rd274;
mov.pred %p98, -1;
setp.ge.u64	%p55, %rd73, %rd74;
@%p55 bra BB107_85;

mov.pred %p98, 0;
setp.ge.u64	%p57, %rd70, %rd71;
@%p57 bra BB107_85;

ld.local.u64 %rd75, [%rd276];
or.b64 %rd279, %rd75, %rd197;
and.b64 %rd280, %rd279, -4294967296;
setp.eq.s64	%p58, %rd280, 0;
@%p58 bra BB107_80;

div.s64 %rd471, %rd75, %rd197;
bra.uni BB107_81;

BB107_80:
cvt.u32.u64	%r179, %rd197;
cvt.u32.u64	%r180, %rd75;
div.u32 %r181, %r180, %r179;
cvt.u64.u32	%rd471, %r181;

BB107_81:
ld.local.u64 %rd79, [%rd273];
or.b64 %rd283, %rd79, %rd197;
and.b64 %rd284, %rd283, -4294967296;
setp.eq.s64	%p59, %rd284, 0;
@%p59 bra BB107_83;

div.s64 %rd472, %rd79, %rd197;
bra.uni BB107_84;

BB107_83:
cvt.u32.u64	%r182, %rd197;
cvt.u32.u64	%r183, %rd79;
div.u32 %r184, %r183, %r182;
cvt.u64.u32	%rd472, %r184;

BB107_84:
setp.ge.s64	%p98, %rd471, %rd472;

BB107_85:
selp.b64	%rd287, %rd273, %rd276, %p98;
ld.local.u64 %rd83, [%rd287];
ld.local.u32 %r83, [%rd287+8];
@%p98 bra BB107_87;
bra.uni BB107_86;

BB107_87:
mov.u64 %rd504, %rd73;
shl.b64 %rd292, %rd69, 4;
add.s64 %rd294, %rd292, %rd250;
add.s64 %rd90, %rd294, 16;
mov.u64 %rd526, %rd90;
ld.shared.u64 %rd295, [%rd70+16];
st.local.u64 [%rd273], %rd295;
ld.shared.u32 %r186, [%rd70+24];
st.local.u32 [%rd273+8], %r186;
mov.u64 %rd493, %rd73;
mov.u64 %rd515, %rd90;
bra.uni BB107_88;

BB107_86:
mov.u64 %rd526, %rd70;
add.s64 %rd290, %rd267, %rd250;
add.s64 %rd87, %rd290, 16;
mov.u64 %rd504, %rd87;
ld.shared.u64 %rd291, [%rd73+16];
st.local.u64 [%rd276], %rd291;
ld.shared.u32 %r185, [%rd73+24];
st.local.u32 [%rd276+8], %r185;
mov.u64 %rd493, %rd87;
mov.u64 %rd515, %rd70;

BB107_88:
mov.u64 %rd95, %rd526;
mov.u64 %rd514, %rd515;
mov.u64 %rd93, %rd504;
mov.u64 %rd492, %rd493;
mov.pred %p99, -1;
setp.ge.u64	%p61, %rd492, %rd74;
@%p61 bra BB107_97;

mov.pred %p99, 0;
setp.ge.u64	%p63, %rd514, %rd71;
@%p63 bra BB107_97;

ld.local.u64 %rd96, [%rd276];
or.b64 %rd298, %rd96, %rd197;
and.b64 %rd299, %rd298, -4294967296;
setp.eq.s64	%p64, %rd299, 0;
@%p64 bra BB107_92;

div.s64 %rd473, %rd96, %rd197;
bra.uni BB107_93;

BB107_92:
cvt.u32.u64	%r187, %rd197;
cvt.u32.u64	%r188, %rd96;
div.u32 %r189, %r188, %r187;
cvt.u64.u32	%rd473, %r189;

BB107_93:
ld.local.u64 %rd100, [%rd273];
or.b64 %rd302, %rd100, %rd197;
and.b64 %rd303, %rd302, -4294967296;
setp.eq.s64	%p65, %rd303, 0;
@%p65 bra BB107_95;

div.s64 %rd474, %rd100, %rd197;
bra.uni BB107_96;

BB107_95:
cvt.u32.u64	%r190, %rd197;
cvt.u32.u64	%r191, %rd100;
div.u32 %r192, %r191, %r190;
cvt.u64.u32	%rd474, %r192;

BB107_96:
setp.ge.s64	%p99, %rd473, %rd474;

BB107_97:
selp.b64	%rd308, %rd273, %rd276, %p99;
ld.local.u64 %rd104, [%rd308];
ld.local.u32 %r84, [%rd308+8];
@%p99 bra BB107_99;
bra.uni BB107_98;

BB107_99:
add.s64 %rd514, %rd514, 16;
add.s64 %rd108, %rd95, 16;
ld.shared.u64 %rd310, [%rd95+16];
st.local.u64 [%rd273], %rd310;
ld.shared.u32 %r194, [%rd95+24];
st.local.u32 [%rd273+8], %r194;
mov.u64 %rd503, %rd93;
mov.u64 %rd525, %rd108;
bra.uni BB107_100;

BB107_98:
add.s64 %rd492, %rd492, 16;
add.s64 %rd106, %rd93, 16;
ld.shared.u64 %rd309, [%rd93+16];
st.local.u64 [%rd276], %rd309;
ld.shared.u32 %r193, [%rd93+24];
st.local.u32 [%rd276+8], %r193;
mov.u64 %rd503, %rd106;
mov.u64 %rd525, %rd95;

BB107_100:
mov.u64 %rd112, %rd525;
mov.u64 %rd513, %rd514;
mov.u64 %rd110, %rd503;
mov.u64 %rd491, %rd492;
mov.pred %p100, -1;
setp.ge.u64	%p67, %rd491, %rd74;
@%p67 bra BB107_109;

mov.pred %p100, 0;
setp.ge.u64	%p69, %rd513, %rd71;
@%p69 bra BB107_109;

ld.local.u64 %rd113, [%rd276];
or.b64 %rd313, %rd113, %rd197;
and.b64 %rd314, %rd313, -4294967296;
setp.eq.s64	%p70, %rd314, 0;
@%p70 bra BB107_104;

div.s64 %rd475, %rd113, %rd197;
bra.uni BB107_105;

BB107_104:
cvt.u32.u64	%r195, %rd197;
cvt.u32.u64	%r196, %rd113;
div.u32 %r197, %r196, %r195;
cvt.u64.u32	%rd475, %r197;

BB107_105:
ld.local.u64 %rd117, [%rd273];
or.b64 %rd317, %rd117, %rd197;
and.b64 %rd318, %rd317, -4294967296;
setp.eq.s64	%p71, %rd318, 0;
@%p71 bra BB107_107;

div.s64 %rd476, %rd117, %rd197;
bra.uni BB107_108;

BB107_107:
cvt.u32.u64	%r198, %rd197;
cvt.u32.u64	%r199, %rd117;
div.u32 %r200, %r199, %r198;
cvt.u64.u32	%rd476, %r200;

BB107_108:
setp.ge.s64	%p100, %rd475, %rd476;

BB107_109:
selp.b64	%rd323, %rd273, %rd276, %p100;
ld.local.u64 %rd121, [%rd323];
ld.local.u32 %r85, [%rd323+8];
@%p100 bra BB107_111;
bra.uni BB107_110;

BB107_111:
add.s64 %rd513, %rd513, 16;
add.s64 %rd125, %rd112, 16;
ld.shared.u64 %rd325, [%rd112+16];
st.local.u64 [%rd273], %rd325;
ld.shared.u32 %r202, [%rd112+24];
st.local.u32 [%rd273+8], %r202;
mov.u64 %rd502, %rd110;
mov.u64 %rd524, %rd125;
bra.uni BB107_112;

BB107_110:
add.s64 %rd491, %rd491, 16;
add.s64 %rd123, %rd110, 16;
ld.shared.u64 %rd324, [%rd110+16];
st.local.u64 [%rd276], %rd324;
ld.shared.u32 %r201, [%rd110+24];
st.local.u32 [%rd276+8], %r201;
mov.u64 %rd502, %rd123;
mov.u64 %rd524, %rd112;

BB107_112:
mov.u64 %rd129, %rd524;
mov.u64 %rd512, %rd513;
mov.u64 %rd127, %rd502;
mov.u64 %rd490, %rd491;
mov.pred %p101, -1;
setp.ge.u64	%p73, %rd490, %rd74;
@%p73 bra BB107_121;

mov.pred %p101, 0;
setp.ge.u64	%p75, %rd512, %rd71;
@%p75 bra BB107_121;

ld.local.u64 %rd130, [%rd276];
or.b64 %rd328, %rd130, %rd197;
and.b64 %rd329, %rd328, -4294967296;
setp.eq.s64	%p76, %rd329, 0;
@%p76 bra BB107_116;

div.s64 %rd477, %rd130, %rd197;
bra.uni BB107_117;

BB107_116:
cvt.u32.u64	%r203, %rd197;
cvt.u32.u64	%r204, %rd130;
div.u32 %r205, %r204, %r203;
cvt.u64.u32	%rd477, %r205;

BB107_117:
ld.local.u64 %rd134, [%rd273];
or.b64 %rd332, %rd134, %rd197;
and.b64 %rd333, %rd332, -4294967296;
setp.eq.s64	%p77, %rd333, 0;
@%p77 bra BB107_119;

div.s64 %rd478, %rd134, %rd197;
bra.uni BB107_120;

BB107_119:
cvt.u32.u64	%r206, %rd197;
cvt.u32.u64	%r207, %rd134;
div.u32 %r208, %r207, %r206;
cvt.u64.u32	%rd478, %r208;

BB107_120:
setp.ge.s64	%p101, %rd477, %rd478;

BB107_121:
selp.b64	%rd338, %rd273, %rd276, %p101;
ld.local.u64 %rd138, [%rd338];
ld.local.u32 %r86, [%rd338+8];
@%p101 bra BB107_123;
bra.uni BB107_122;

BB107_123:
add.s64 %rd512, %rd512, 16;
add.s64 %rd142, %rd129, 16;
ld.shared.u64 %rd340, [%rd129+16];
st.local.u64 [%rd273], %rd340;
ld.shared.u32 %r210, [%rd129+24];
st.local.u32 [%rd273+8], %r210;
mov.u64 %rd501, %rd127;
mov.u64 %rd523, %rd142;
bra.uni BB107_124;

BB107_122:
add.s64 %rd490, %rd490, 16;
add.s64 %rd140, %rd127, 16;
ld.shared.u64 %rd339, [%rd127+16];
st.local.u64 [%rd276], %rd339;
ld.shared.u32 %r209, [%rd127+24];
st.local.u32 [%rd276+8], %r209;
mov.u64 %rd501, %rd140;
mov.u64 %rd523, %rd129;

BB107_124:
mov.u64 %rd146, %rd523;
mov.u64 %rd511, %rd512;
mov.u64 %rd144, %rd501;
mov.u64 %rd489, %rd490;
mov.pred %p102, -1;
setp.ge.u64	%p79, %rd489, %rd74;
@%p79 bra BB107_133;

mov.pred %p102, 0;
setp.ge.u64	%p81, %rd511, %rd71;
@%p81 bra BB107_133;

ld.local.u64 %rd147, [%rd276];
or.b64 %rd343, %rd147, %rd197;
and.b64 %rd344, %rd343, -4294967296;
setp.eq.s64	%p82, %rd344, 0;
@%p82 bra BB107_128;

div.s64 %rd479, %rd147, %rd197;
bra.uni BB107_129;

BB107_128:
cvt.u32.u64	%r211, %rd197;
cvt.u32.u64	%r212, %rd147;
div.u32 %r213, %r212, %r211;
cvt.u64.u32	%rd479, %r213;

BB107_129:
ld.local.u64 %rd151, [%rd273];
or.b64 %rd347, %rd151, %rd197;
and.b64 %rd348, %rd347, -4294967296;
setp.eq.s64	%p83, %rd348, 0;
@%p83 bra BB107_131;

div.s64 %rd480, %rd151, %rd197;
bra.uni BB107_132;

BB107_131:
cvt.u32.u64	%r214, %rd197;
cvt.u32.u64	%r215, %rd151;
div.u32 %r216, %r215, %r214;
cvt.u64.u32	%rd480, %r216;

BB107_132:
setp.ge.s64	%p102, %rd479, %rd480;

BB107_133:
selp.b64	%rd353, %rd273, %rd276, %p102;
ld.local.u64 %rd155, [%rd353];
ld.local.u32 %r87, [%rd353+8];
@%p102 bra BB107_135;
bra.uni BB107_134;

BB107_135:
add.s64 %rd511, %rd511, 16;
add.s64 %rd159, %rd146, 16;
ld.shared.u64 %rd355, [%rd146+16];
st.local.u64 [%rd273], %rd355;
ld.shared.u32 %r218, [%rd146+24];
st.local.u32 [%rd273+8], %r218;
mov.u64 %rd500, %rd144;
mov.u64 %rd522, %rd159;
bra.uni BB107_136;

BB107_134:
add.s64 %rd489, %rd489, 16;
add.s64 %rd157, %rd144, 16;
ld.shared.u64 %rd354, [%rd144+16];
st.local.u64 [%rd276], %rd354;
ld.shared.u32 %r217, [%rd144+24];
st.local.u32 [%rd276+8], %r217;
mov.u64 %rd500, %rd157;
mov.u64 %rd522, %rd146;

BB107_136:
mov.u64 %rd163, %rd522;
mov.u64 %rd510, %rd511;
mov.u64 %rd161, %rd500;
mov.u64 %rd488, %rd489;
mov.pred %p103, -1;
setp.ge.u64	%p85, %rd488, %rd74;
@%p85 bra BB107_145;

mov.pred %p103, 0;
setp.ge.u64	%p87, %rd510, %rd71;
@%p87 bra BB107_145;

ld.local.u64 %rd164, [%rd276];
or.b64 %rd358, %rd164, %rd197;
and.b64 %rd359, %rd358, -4294967296;
setp.eq.s64	%p88, %rd359, 0;
@%p88 bra BB107_140;

div.s64 %rd481, %rd164, %rd197;
bra.uni BB107_141;

BB107_140:
cvt.u32.u64	%r219, %rd197;
cvt.u32.u64	%r220, %rd164;
div.u32 %r221, %r220, %r219;
cvt.u64.u32	%rd481, %r221;

BB107_141:
ld.local.u64 %rd168, [%rd273];
or.b64 %rd362, %rd168, %rd197;
and.b64 %rd363, %rd362, -4294967296;
setp.eq.s64	%p89, %rd363, 0;
@%p89 bra BB107_143;

div.s64 %rd482, %rd168, %rd197;
bra.uni BB107_144;

BB107_143:
cvt.u32.u64	%r222, %rd197;
cvt.u32.u64	%r223, %rd168;
div.u32 %r224, %r223, %r222;
cvt.u64.u32	%rd482, %r224;

BB107_144:
setp.ge.s64	%p103, %rd481, %rd482;

BB107_145:
selp.b64	%rd368, %rd273, %rd276, %p103;
ld.local.u64 %rd172, [%rd368];
ld.local.u32 %r88, [%rd368+8];
@%p103 bra BB107_147;
bra.uni BB107_146;

BB107_147:
add.s64 %rd510, %rd510, 16;
add.s64 %rd176, %rd163, 16;
ld.shared.u64 %rd372, [%rd163+16];
st.local.u64 [%rd273], %rd372;
ld.shared.u32 %r226, [%rd163+24];
st.local.u32 [%rd273+8], %r226;
mov.u64 %rd499, %rd161;
mov.u64 %rd521, %rd176;
bra.uni BB107_148;

BB107_146:
add.s64 %rd488, %rd488, 16;
add.s64 %rd174, %rd161, 16;
ld.shared.u64 %rd369, [%rd161+16];
st.local.u64 [%rd276], %rd369;
ld.shared.u32 %r225, [%rd161+24];
st.local.u32 [%rd276+8], %r225;
mov.u64 %rd499, %rd174;
mov.u64 %rd521, %rd163;

BB107_148:
mov.pred %p104, -1;
setp.ge.u64	%p91, %rd488, %rd74;
@%p91 bra BB107_157;

mov.pred %p104, 0;
setp.ge.u64	%p93, %rd510, %rd71;
@%p93 bra BB107_157;

ld.local.u64 %rd181, [%rd276];
or.b64 %rd377, %rd181, %rd197;
and.b64 %rd378, %rd377, -4294967296;
setp.eq.s64	%p94, %rd378, 0;
@%p94 bra BB107_152;

div.s64 %rd527, %rd181, %rd197;
bra.uni BB107_153;

BB107_152:
cvt.u32.u64	%r227, %rd197;
cvt.u32.u64	%r228, %rd181;
div.u32 %r229, %r228, %r227;
cvt.u64.u32	%rd527, %r229;

BB107_153:
ld.local.u64 %rd185, [%rd273];
or.b64 %rd381, %rd185, %rd197;
and.b64 %rd382, %rd381, -4294967296;
setp.eq.s64	%p95, %rd382, 0;
@%p95 bra BB107_155;

div.s64 %rd528, %rd185, %rd197;
bra.uni BB107_156;

BB107_155:
cvt.u32.u64	%r230, %rd197;
cvt.u32.u64	%r231, %rd185;
div.u32 %r232, %r231, %r230;
cvt.u64.u32	%rd528, %r232;

BB107_156:
setp.ge.s64	%p104, %rd527, %rd528;

BB107_157:
selp.b64	%rd387, %rd273, %rd276, %p104;
ld.local.u64 %rd189, [%rd387];
ld.local.u32 %r89, [%rd387+8];
@%p104 bra BB107_159;
bra.uni BB107_158;

BB107_159:
ld.shared.u64 %rd391, [%rd521+16];
st.local.u64 [%rd273], %rd391;
ld.shared.u32 %r234, [%rd521+24];
st.local.u32 [%rd273+8], %r234;
bra.uni BB107_160;

BB107_158:
ld.shared.u64 %rd388, [%rd499+16];
st.local.u64 [%rd276], %rd388;
ld.shared.u32 %r233, [%rd499+24];
st.local.u32 [%rd276+8], %r233;

BB107_160:
cvta.to.global.u64 %rd190, %rd195;
cvta.to.global.u64 %rd191, %rd196;
bar.sync 0;
mul.wide.u32 %rd394, %r165, 16;
add.s64 %rd396, %rd250, %rd394;
st.shared.u64 [%rd396], %rd83;
st.shared.u64 [%rd396+16], %rd104;
st.shared.u64 [%rd396+32], %rd121;
st.shared.u64 [%rd396+48], %rd138;
st.shared.u64 [%rd396+64], %rd155;
st.shared.u64 [%rd396+80], %rd172;
st.shared.u64 [%rd396+96], %rd189;
st.shared.u32 [%rd396+8], %r83;
st.shared.u32 [%rd396+24], %r84;
st.shared.u32 [%rd396+40], %r85;
st.shared.u32 [%rd396+56], %r86;
st.shared.u32 [%rd396+72], %r87;
st.shared.u32 [%rd396+88], %r88;
st.shared.u32 [%rd396+104], %r89;
bar.sync 0;
mul.lo.s32 %r237, %r95, 1792;
cvt.u64.u32	%rd192, %r237;
setp.ge.u32	%p96, %r305, %r72;
@%p96 bra BB107_162;

BB107_161:
cvt.u64.u32	%rd397, %r305;
add.s64 %rd398, %rd397, %rd192;
shl.b64 %rd399, %rd398, 3;
add.s64 %rd400, %rd190, %rd399;
shl.b64 %rd401, %rd398, 2;
add.s64 %rd402, %rd191, %rd401;
mul.wide.u32 %rd403, %r305, 16;
add.s64 %rd405, %rd250, %rd403;
ld.shared.u64 %rd406, [%rd405];
st.global.u64 [%rd400], %rd406;
ld.shared.u32 %r238, [%rd405+8];
st.global.u32 [%rd402], %r238;
add.s32 %r305, %r305, 256;
setp.lt.u32	%p97, %r305, %r72;
@%p97 bra BB107_161;

BB107_162:
bar.sync 0;
ret;
}


.visible .entry _ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24virtualized_smem_closureINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEElNS_12zip_iteratorINS_5tupleINS_10device_ptrIlEENSC_IiEENS_9null_typeESF_SF_SF_SF_SF_SF_SF_EEEENS_6detail15normal_iteratorINS_7pointerIlNSI_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESP_EEEENSJ_INSK_INSB_IliSF_SF_SF_SF_SF_SF_SF_SF_EESO_SP_SP_EEEENSI_13compare_firstI9SliceCompEEEEPSS_EEEEvT_(
.param .align 8 .b8 _ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24virtualized_smem_closureINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEElNS_12zip_iteratorINS_5tupleINS_10device_ptrIlEENSC_IiEENS_9null_typeESF_SF_SF_SF_SF_SF_SF_EEEENS_6detail15normal_iteratorINS_7pointerIlNSI_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESP_EEEENSJ_INSK_INSB_IliSF_SF_SF_SF_SF_SF_SF_SF_EESO_SP_SP_EEEENSI_13compare_firstI9SliceCompEEEEPSS_EEEEvT__param_0[72]
)
.maxntid 256, 1, 1
.minnctapersm 1
{
.local .align 8 .b8 __local_depot108[32];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<109>;
.reg .b16 %rs<19>;
.reg .b32 %r<293>;
.reg .b64 %rd<623>;


mov.u64 %rd622, __local_depot108;
cvta.local.u64 %SP, %rd622;
ld.param.u64 %rd233, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24virtualized_smem_closureINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEElNS_12zip_iteratorINS_5tupleINS_10device_ptrIlEENSC_IiEENS_9null_typeESF_SF_SF_SF_SF_SF_SF_EEEENS_6detail15normal_iteratorINS_7pointerIlNSI_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESP_EEEENSJ_INSK_INSB_IliSF_SF_SF_SF_SF_SF_SF_SF_EESO_SP_SP_EEEENSI_13compare_firstI9SliceCompEEEEPSS_EEEEvT__param_0+56];
ld.param.u64 %rd232, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24virtualized_smem_closureINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEElNS_12zip_iteratorINS_5tupleINS_10device_ptrIlEENSC_IiEENS_9null_typeESF_SF_SF_SF_SF_SF_SF_EEEENS_6detail15normal_iteratorINS_7pointerIlNSI_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESP_EEEENSJ_INSK_INSB_IliSF_SF_SF_SF_SF_SF_SF_SF_EESO_SP_SP_EEEENSI_13compare_firstI9SliceCompEEEEPSS_EEEEvT__param_0+48];
ld.param.u64 %rd231, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24virtualized_smem_closureINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEElNS_12zip_iteratorINS_5tupleINS_10device_ptrIlEENSC_IiEENS_9null_typeESF_SF_SF_SF_SF_SF_SF_EEEENS_6detail15normal_iteratorINS_7pointerIlNSI_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESP_EEEENSJ_INSK_INSB_IliSF_SF_SF_SF_SF_SF_SF_SF_EESO_SP_SP_EEEENSI_13compare_firstI9SliceCompEEEEPSS_EEEEvT__param_0+40];
ld.param.u64 %rd226, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24virtualized_smem_closureINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEElNS_12zip_iteratorINS_5tupleINS_10device_ptrIlEENSC_IiEENS_9null_typeESF_SF_SF_SF_SF_SF_SF_EEEENS_6detail15normal_iteratorINS_7pointerIlNSI_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESP_EEEENSJ_INSK_INSB_IliSF_SF_SF_SF_SF_SF_SF_SF_EESO_SP_SP_EEEENSI_13compare_firstI9SliceCompEEEEPSS_EEEEvT__param_0];
ld.param.u64 %rd229, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24virtualized_smem_closureINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEElNS_12zip_iteratorINS_5tupleINS_10device_ptrIlEENSC_IiEENS_9null_typeESF_SF_SF_SF_SF_SF_SF_EEEENS_6detail15normal_iteratorINS_7pointerIlNSI_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESP_EEEENSJ_INSK_INSB_IliSF_SF_SF_SF_SF_SF_SF_SF_EESO_SP_SP_EEEENSI_13compare_firstI9SliceCompEEEEPSS_EEEEvT__param_0+24];
ld.param.u64 %rd234, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24virtualized_smem_closureINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEElNS_12zip_iteratorINS_5tupleINS_10device_ptrIlEENSC_IiEENS_9null_typeESF_SF_SF_SF_SF_SF_SF_EEEENS_6detail15normal_iteratorINS_7pointerIlNSI_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESP_EEEENSJ_INSK_INSB_IliSF_SF_SF_SF_SF_SF_SF_SF_EESO_SP_SP_EEEENSI_13compare_firstI9SliceCompEEEEPSS_EEEEvT__param_0+64];
ld.param.u64 %rd230, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24virtualized_smem_closureINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEElNS_12zip_iteratorINS_5tupleINS_10device_ptrIlEENSC_IiEENS_9null_typeESF_SF_SF_SF_SF_SF_SF_EEEENS_6detail15normal_iteratorINS_7pointerIlNSI_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESP_EEEENSJ_INSK_INSB_IliSF_SF_SF_SF_SF_SF_SF_SF_EESO_SP_SP_EEEENSI_13compare_firstI9SliceCompEEEEPSS_EEEEvT__param_0+32];
ld.param.u64 %rd228, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24virtualized_smem_closureINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEElNS_12zip_iteratorINS_5tupleINS_10device_ptrIlEENSC_IiEENS_9null_typeESF_SF_SF_SF_SF_SF_SF_EEEENS_6detail15normal_iteratorINS_7pointerIlNSI_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESP_EEEENSJ_INSK_INSB_IliSF_SF_SF_SF_SF_SF_SF_SF_EESO_SP_SP_EEEENSI_13compare_firstI9SliceCompEEEEPSS_EEEEvT__param_0+16];
ld.param.u64 %rd227, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24virtualized_smem_closureINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEElNS_12zip_iteratorINS_5tupleINS_10device_ptrIlEENSC_IiEENS_9null_typeESF_SF_SF_SF_SF_SF_SF_EEEENS_6detail15normal_iteratorINS_7pointerIlNSI_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESP_EEEENSJ_INSK_INSB_IliSF_SF_SF_SF_SF_SF_SF_SF_EESO_SP_SP_EEEENSI_13compare_firstI9SliceCompEEEEPSS_EEEEvT__param_0+8];
cvta.to.global.u64 %rd1, %rd227;
cvta.to.global.u64 %rd2, %rd228;
cvta.to.global.u64 %rd235, %rd230;
cvta.to.global.u64 %rd3, %rd234;
mov.u32 %r78, %ctaid.x;
cvt.u32.u64	%r1, %rd229;
cvt.u32.u64	%r79, %rd226;
mul.wide.u32 %rd236, %r78, 8;
add.s64 %rd237, %rd235, %rd236;
ld.global.u32 %r2, [%rd237];
ld.global.u32 %r80, [%rd237+8];
neg.s32 %r81, %r79;
and.b32 %r3, %r78, %r81;
shr.s32 %r4, %r79, 1;
mul.lo.s32 %r5, %r3, 1792;
add.s32 %r82, %r80, %r5;
min.s32 %r230, %r82, %r1;
add.s32 %r83, %r78, %r4;
mul.lo.s32 %r84, %r83, 1792;
sub.s32 %r85, %r84, %r2;
min.s32 %r7, %r85, %r1;
add.s32 %r86, %r84, 1792;
sub.s32 %r87, %r86, %r80;
min.s32 %r229, %r87, %r1;
add.s32 %r88, %r79, -1;
and.b32 %r89, %r78, %r88;
setp.ne.s32	%p15, %r88, %r89;
@%p15 bra BB108_2;

add.s32 %r90, %r3, %r4;
mul.lo.s32 %r91, %r90, 1792;
min.s32 %r230, %r91, %r1;
mad.lo.s32 %r92, %r4, 2, %r3;
mul.lo.s32 %r93, %r92, 1792;
min.s32 %r229, %r93, %r1;

BB108_2:
add.s32 %r94, %r5, %r2;
cvt.s64.s32	%rd238, %r229;
cvt.s64.s32	%rd4, %r7;
sub.s64 %rd5, %rd238, %rd4;
cvt.s64.s32	%rd239, %r230;
cvt.s64.s32	%rd240, %r94;
sub.s64 %rd6, %rd239, %rd240;
setp.gt.s64	%p16, %rd6, 1791;
mov.u32 %r13, %tid.x;
cvt.u64.u32	%rd621, %r13;
add.s64 %rd241, %rd621, %rd240;
shl.b64 %rd242, %rd241, 3;
add.s64 %rd8, %rd1, %rd242;
shl.b64 %rd243, %rd241, 2;
add.s64 %rd9, %rd2, %rd243;
@%p16 bra BB108_17;
bra.uni BB108_3;

BB108_17:
ld.global.u64 %rd510, [%rd8];
ld.global.u32 %r249, [%rd9];
ld.global.u64 %rd511, [%rd8+2048];
ld.global.u32 %r251, [%rd9+1024];
ld.global.u64 %rd513, [%rd8+4096];
ld.global.u32 %r252, [%rd9+2048];
ld.global.u64 %rd514, [%rd8+6144];
ld.global.u32 %r254, [%rd9+3072];
ld.global.u64 %rd516, [%rd8+8192];
ld.global.u32 %r255, [%rd9+4096];
ld.global.u64 %rd515, [%rd8+10240];
ld.global.u32 %r253, [%rd9+5120];
ld.global.u64 %rd512, [%rd8+12288];
ld.global.u32 %r250, [%rd9+6144];
bra.uni BB108_18;

BB108_3:
mov.u64 %rd244, 0;
mov.u32 %r95, 0;
setp.ge.s64	%p17, %rd621, %rd6;
mov.u32 %r261, %r95;
mov.u64 %rd522, %rd244;
@%p17 bra BB108_5;

ld.global.u64 %rd10, [%rd8];
ld.global.u32 %r14, [%rd9];
mov.u32 %r261, %r14;
mov.u64 %rd522, %rd10;

BB108_5:
mov.u64 %rd498, %rd522;
mov.u64 %rd510, %rd498;
mov.u32 %r237, %r261;
mov.u32 %r249, %r237;
cvt.u32.u64	%r97, %rd621;
add.s32 %r98, %r97, 256;
cvt.u64.u32	%rd246, %r98;
setp.ge.s64	%p18, %rd246, %rd6;
mov.u32 %r260, %r95;
mov.u64 %rd521, %rd244;
@%p18 bra BB108_7;

ld.global.u64 %rd521, [%rd8+2048];
ld.global.u32 %r260, [%rd9+1024];

BB108_7:
mov.u64 %rd511, %rd521;
mov.u32 %r251, %r260;
add.s32 %r100, %r13, 512;
cvt.u64.u32	%rd248, %r100;
setp.ge.s64	%p19, %rd248, %rd6;
mov.u32 %r259, %r95;
mov.u64 %rd520, %rd244;
@%p19 bra BB108_9;

ld.global.u64 %rd520, [%rd8+4096];
ld.global.u32 %r259, [%rd9+2048];

BB108_9:
mov.u64 %rd513, %rd520;
mov.u32 %r252, %r259;
add.s32 %r102, %r13, 768;
cvt.u64.u32	%rd250, %r102;
setp.ge.s64	%p20, %rd250, %rd6;
mov.u32 %r258, %r95;
mov.u64 %rd519, %rd244;
@%p20 bra BB108_11;

ld.global.u64 %rd519, [%rd8+6144];
ld.global.u32 %r258, [%rd9+3072];

BB108_11:
mov.u64 %rd514, %rd519;
mov.u32 %r254, %r258;
add.s32 %r104, %r13, 1024;
cvt.u64.u32	%rd252, %r104;
setp.ge.s64	%p21, %rd252, %rd6;
mov.u32 %r257, %r95;
mov.u64 %rd518, %rd244;
@%p21 bra BB108_13;

ld.global.u64 %rd518, [%rd8+8192];
ld.global.u32 %r257, [%rd9+4096];

BB108_13:
mov.u64 %rd516, %rd518;
mov.u32 %r255, %r257;
add.s32 %r106, %r13, 1280;
cvt.u64.u32	%rd254, %r106;
setp.ge.s64	%p22, %rd254, %rd6;
mov.u32 %r256, %r95;
mov.u64 %rd517, %rd244;
@%p22 bra BB108_15;

ld.global.u64 %rd517, [%rd8+10240];
ld.global.u32 %r256, [%rd9+5120];

BB108_15:
mov.u64 %rd515, %rd517;
mov.u32 %r253, %r256;
add.s32 %r108, %r13, 1536;
cvt.u64.u32	%rd256, %r108;
setp.ge.s64	%p23, %rd256, %rd6;
mov.u32 %r250, %r95;
mov.u64 %rd512, %rd244;
@%p23 bra BB108_18;

ld.global.u64 %rd512, [%rd8+12288];
ld.global.u32 %r250, [%rd9+6144];

BB108_18:
@%p16 bra BB108_33;
bra.uni BB108_19;

BB108_33:
cvt.u64.u32	%rd306, %r13;
cvt.u64.u32	%rd307, %r78;
mul.lo.s64 %rd308, %rd307, %rd233;
add.s64 %rd309, %rd306, %rd308;
shl.b64 %rd310, %rd309, 4;
add.s64 %rd311, %rd3, %rd310;
st.global.u64 [%rd311], %rd510;
st.global.u64 [%rd311+4096], %rd511;
st.global.u64 [%rd311+8192], %rd513;
st.global.u64 [%rd311+12288], %rd514;
st.global.u64 [%rd311+16384], %rd516;
st.global.u64 [%rd311+20480], %rd515;
st.global.u64 [%rd311+24576], %rd512;
st.global.u32 [%rd311+8], %r249;
st.global.u32 [%rd311+4104], %r251;
st.global.u32 [%rd311+8200], %r252;
st.global.u32 [%rd311+12296], %r254;
st.global.u32 [%rd311+16392], %r255;
st.global.u32 [%rd311+20488], %r253;
st.global.u32 [%rd311+24584], %r250;
bra.uni BB108_34;

BB108_19:
setp.ge.s64	%p25, %rd621, %rd6;
@%p25 bra BB108_21;

cvt.u64.u32	%rd259, %r78;
mul.lo.s64 %rd260, %rd259, %rd233;
add.s64 %rd261, %rd621, %rd260;
shl.b64 %rd262, %rd261, 4;
add.s64 %rd263, %rd3, %rd262;
st.global.u64 [%rd263], %rd510;
st.global.u32 [%rd263+8], %r249;

BB108_21:
add.s32 %r113, %r13, 256;
cvt.u64.u32	%rd264, %r113;
setp.ge.s64	%p26, %rd264, %rd6;
@%p26 bra BB108_23;

cvt.u64.u32	%rd266, %r78;
mul.lo.s64 %rd267, %rd266, %rd233;
add.s64 %rd268, %rd621, %rd267;
shl.b64 %rd269, %rd268, 4;
add.s64 %rd270, %rd3, %rd269;
st.global.u64 [%rd270+4096], %rd511;
st.global.u32 [%rd270+4104], %r251;

BB108_23:
add.s32 %r117, %r13, 512;
cvt.u64.u32	%rd271, %r117;
setp.ge.s64	%p27, %rd271, %rd6;
@%p27 bra BB108_25;

cvt.u64.u32	%rd273, %r78;
mul.lo.s64 %rd274, %rd273, %rd233;
add.s64 %rd275, %rd621, %rd274;
shl.b64 %rd276, %rd275, 4;
add.s64 %rd277, %rd3, %rd276;
st.global.u64 [%rd277+8192], %rd513;
st.global.u32 [%rd277+8200], %r252;

BB108_25:
add.s32 %r121, %r13, 768;
cvt.u64.u32	%rd278, %r121;
setp.ge.s64	%p28, %rd278, %rd6;
@%p28 bra BB108_27;

cvt.u64.u32	%rd280, %r78;
mul.lo.s64 %rd281, %rd280, %rd233;
add.s64 %rd282, %rd621, %rd281;
shl.b64 %rd283, %rd282, 4;
add.s64 %rd284, %rd3, %rd283;
st.global.u64 [%rd284+12288], %rd514;
st.global.u32 [%rd284+12296], %r254;

BB108_27:
add.s32 %r125, %r13, 1024;
cvt.u64.u32	%rd285, %r125;
setp.ge.s64	%p29, %rd285, %rd6;
@%p29 bra BB108_29;

cvt.u64.u32	%rd287, %r78;
mul.lo.s64 %rd288, %rd287, %rd233;
add.s64 %rd289, %rd621, %rd288;
shl.b64 %rd290, %rd289, 4;
add.s64 %rd291, %rd3, %rd290;
st.global.u64 [%rd291+16384], %rd516;
st.global.u32 [%rd291+16392], %r255;

BB108_29:
add.s32 %r129, %r13, 1280;
cvt.u64.u32	%rd292, %r129;
setp.ge.s64	%p30, %rd292, %rd6;
@%p30 bra BB108_31;

cvt.u64.u32	%rd294, %r78;
mul.lo.s64 %rd295, %rd294, %rd233;
add.s64 %rd296, %rd621, %rd295;
shl.b64 %rd297, %rd296, 4;
add.s64 %rd298, %rd3, %rd297;
st.global.u64 [%rd298+20480], %rd515;
st.global.u32 [%rd298+20488], %r253;

BB108_31:
add.s32 %r133, %r13, 1536;
cvt.u64.u32	%rd299, %r133;
setp.ge.s64	%p31, %rd299, %rd6;
@%p31 bra BB108_34;

cvt.u64.u32	%rd301, %r78;
mul.lo.s64 %rd302, %rd301, %rd233;
add.s64 %rd303, %rd621, %rd302;
shl.b64 %rd304, %rd303, 4;
add.s64 %rd305, %rd3, %rd304;
st.global.u64 [%rd305+24576], %rd512;
st.global.u32 [%rd305+24584], %r250;

BB108_34:
cvt.u64.u32	%rd312, %r78;
mul.lo.s64 %rd38, %rd312, %rd233;
add.s64 %rd39, %rd6, %rd38;
add.s64 %rd313, %rd621, %rd4;
shl.b64 %rd314, %rd313, 3;
add.s64 %rd41, %rd1, %rd314;
shl.b64 %rd315, %rd313, 2;
add.s64 %rd42, %rd2, %rd315;
setp.gt.s64	%p32, %rd5, 1791;
@%p32 bra BB108_49;
bra.uni BB108_35;

BB108_49:
ld.global.u64 %rd541, [%rd41];
ld.global.u32 %r280, [%rd42];
ld.global.u64 %rd542, [%rd41+2048];
ld.global.u32 %r282, [%rd42+1024];
ld.global.u64 %rd544, [%rd41+4096];
ld.global.u32 %r283, [%rd42+2048];
ld.global.u64 %rd545, [%rd41+6144];
ld.global.u32 %r285, [%rd42+3072];
ld.global.u64 %rd547, [%rd41+8192];
ld.global.u32 %r286, [%rd42+4096];
ld.global.u64 %rd546, [%rd41+10240];
ld.global.u32 %r284, [%rd42+5120];
ld.global.u64 %rd543, [%rd41+12288];
ld.global.u32 %r281, [%rd42+6144];
bra.uni BB108_50;

BB108_35:
mov.u64 %rd316, 0;
mov.u32 %r139, 0;
setp.ge.s64	%p33, %rd621, %rd5;
mov.u32 %r292, %r139;
mov.u64 %rd553, %rd316;
@%p33 bra BB108_37;

ld.global.u64 %rd43, [%rd41];
ld.global.u32 %r42, [%rd42];
mov.u32 %r292, %r42;
mov.u64 %rd553, %rd43;

BB108_37:
mov.u64 %rd529, %rd553;
mov.u64 %rd541, %rd529;
mov.u32 %r268, %r292;
mov.u32 %r280, %r268;
cvt.u32.u64	%r141, %rd621;
add.s32 %r142, %r141, 256;
cvt.u64.u32	%rd318, %r142;
setp.ge.s64	%p34, %rd318, %rd5;
mov.u32 %r291, %r139;
mov.u64 %rd552, %rd316;
@%p34 bra BB108_39;

ld.global.u64 %rd552, [%rd41+2048];
ld.global.u32 %r291, [%rd42+1024];

BB108_39:
mov.u64 %rd542, %rd552;
mov.u32 %r282, %r291;
add.s32 %r144, %r13, 512;
cvt.u64.u32	%rd320, %r144;
setp.ge.s64	%p35, %rd320, %rd5;
mov.u32 %r290, %r139;
mov.u64 %rd551, %rd316;
@%p35 bra BB108_41;

ld.global.u64 %rd551, [%rd41+4096];
ld.global.u32 %r290, [%rd42+2048];

BB108_41:
mov.u64 %rd544, %rd551;
mov.u32 %r283, %r290;
add.s32 %r146, %r13, 768;
cvt.u64.u32	%rd322, %r146;
setp.ge.s64	%p36, %rd322, %rd5;
mov.u32 %r289, %r139;
mov.u64 %rd550, %rd316;
@%p36 bra BB108_43;

ld.global.u64 %rd550, [%rd41+6144];
ld.global.u32 %r289, [%rd42+3072];

BB108_43:
mov.u64 %rd545, %rd550;
mov.u32 %r285, %r289;
add.s32 %r148, %r13, 1024;
cvt.u64.u32	%rd324, %r148;
setp.ge.s64	%p37, %rd324, %rd5;
mov.u32 %r288, %r139;
mov.u64 %rd549, %rd316;
@%p37 bra BB108_45;

ld.global.u64 %rd549, [%rd41+8192];
ld.global.u32 %r288, [%rd42+4096];

BB108_45:
mov.u64 %rd547, %rd549;
mov.u32 %r286, %r288;
add.s32 %r150, %r13, 1280;
cvt.u64.u32	%rd326, %r150;
setp.ge.s64	%p38, %rd326, %rd5;
mov.u32 %r287, %r139;
mov.u64 %rd548, %rd316;
@%p38 bra BB108_47;

ld.global.u64 %rd548, [%rd41+10240];
ld.global.u32 %r287, [%rd42+5120];

BB108_47:
mov.u64 %rd546, %rd548;
mov.u32 %r284, %r287;
add.s32 %r152, %r13, 1536;
cvt.u64.u32	%rd328, %r152;
setp.ge.s64	%p39, %rd328, %rd5;
mov.u32 %r281, %r139;
mov.u64 %rd543, %rd316;
@%p39 bra BB108_50;

ld.global.u64 %rd543, [%rd41+12288];
ld.global.u32 %r281, [%rd42+6144];

BB108_50:
add.s64 %rd329, %rd621, %rd39;
shl.b64 %rd330, %rd329, 4;
add.s64 %rd71, %rd3, %rd330;
@%p32 bra BB108_65;
bra.uni BB108_51;

BB108_65:
st.global.u64 [%rd71], %rd541;
st.global.u64 [%rd71+4096], %rd542;
st.global.u64 [%rd71+8192], %rd544;
st.global.u64 [%rd71+12288], %rd545;
st.global.u64 [%rd71+16384], %rd547;
st.global.u64 [%rd71+20480], %rd546;
st.global.u64 [%rd71+24576], %rd543;
st.global.u32 [%rd71+8], %r280;
st.global.u32 [%rd71+4104], %r282;
st.global.u32 [%rd71+8200], %r283;
st.global.u32 [%rd71+12296], %r285;
st.global.u32 [%rd71+16392], %r286;
st.global.u32 [%rd71+20488], %r284;
bra.uni BB108_66;

BB108_51:
setp.ge.s64	%p41, %rd621, %rd5;
@%p41 bra BB108_53;

st.global.u64 [%rd71], %rd541;
st.global.u32 [%rd71+8], %r280;

BB108_53:
cvt.u32.u64	%r153, %rd621;
add.s32 %r154, %r153, 256;
cvt.u64.u32	%rd331, %r154;
setp.ge.s64	%p42, %rd331, %rd5;
@%p42 bra BB108_55;

st.global.u64 [%rd71+4096], %rd542;
st.global.u32 [%rd71+4104], %r282;

BB108_55:
add.s32 %r155, %r13, 512;
cvt.u64.u32	%rd332, %r155;
setp.ge.s64	%p43, %rd332, %rd5;
@%p43 bra BB108_57;

st.global.u64 [%rd71+8192], %rd544;
st.global.u32 [%rd71+8200], %r283;

BB108_57:
add.s32 %r156, %r13, 768;
cvt.u64.u32	%rd333, %r156;
setp.ge.s64	%p44, %rd333, %rd5;
@%p44 bra BB108_59;

st.global.u64 [%rd71+12288], %rd545;
st.global.u32 [%rd71+12296], %r285;

BB108_59:
add.s32 %r157, %r13, 1024;
cvt.u64.u32	%rd334, %r157;
setp.ge.s64	%p45, %rd334, %rd5;
@%p45 bra BB108_61;

st.global.u64 [%rd71+16384], %rd547;
st.global.u32 [%rd71+16392], %r286;

BB108_61:
add.s32 %r158, %r13, 1280;
cvt.u64.u32	%rd335, %r158;
setp.ge.s64	%p46, %rd335, %rd5;
@%p46 bra BB108_63;

st.global.u64 [%rd71+20480], %rd546;
st.global.u32 [%rd71+20488], %r284;

BB108_63:
add.s32 %r159, %r13, 1536;
cvt.u64.u32	%rd336, %r159;
setp.ge.s64	%p47, %rd336, %rd5;
@%p47 bra BB108_67;

st.global.u64 [%rd71+24576], %rd543;

BB108_66:
st.global.u32 [%rd71+24584], %r281;

BB108_67:
bar.sync 0;
mul.lo.s32 %r160, %r13, 7;
cvt.u64.u32	%rd73, %r160;
add.s64 %rd74, %rd6, %rd5;
min.s64 %rd75, %rd73, %rd74;
setp.lt.s64	%p48, %rd75, %rd5;
sub.s64 %rd337, %rd75, %rd5;
selp.b64	%rd557, 0, %rd337, %p48;
min.s64 %rd554, %rd6, %rd75;
setp.ge.s64	%p49, %rd557, %rd554;
@%p49 bra BB108_76;

add.s64 %rd338, %rd39, %rd75;
add.s64 %rd78, %rd338, -1;

BB108_69:
add.s64 %rd339, %rd554, %rd557;
shr.s64 %rd81, %rd339, 1;
sub.s64 %rd340, %rd78, %rd81;
shl.b64 %rd341, %rd340, 4;
add.s64 %rd342, %rd3, %rd341;
ld.global.u64 %rd82, [%rd342];
or.b64 %rd343, %rd82, %rd232;
and.b64 %rd344, %rd343, -4294967296;
setp.eq.s64	%p50, %rd344, 0;
@%p50 bra BB108_71;
bra.uni BB108_70;

BB108_71:
cvt.u32.u64	%r161, %rd232;
cvt.u32.u64	%r162, %rd82;
div.u32 %r163, %r162, %r161;
cvt.u64.u32	%rd555, %r163;
bra.uni BB108_72;

BB108_70:
div.s64 %rd555, %rd82, %rd232;

BB108_72:
add.s64 %rd345, %rd81, %rd38;
shl.b64 %rd346, %rd345, 4;
add.s64 %rd347, %rd3, %rd346;
ld.global.u64 %rd86, [%rd347];
or.b64 %rd348, %rd86, %rd232;
and.b64 %rd349, %rd348, -4294967296;
setp.eq.s64	%p51, %rd349, 0;
@%p51 bra BB108_74;
bra.uni BB108_73;

BB108_74:
cvt.u32.u64	%r164, %rd232;
cvt.u32.u64	%r165, %rd86;
div.u32 %r166, %r165, %r164;
cvt.u64.u32	%rd556, %r166;
bra.uni BB108_75;

BB108_73:
div.s64 %rd556, %rd86, %rd232;

BB108_75:
add.s64 %rd350, %rd81, 1;
setp.lt.s64	%p52, %rd555, %rd556;
selp.b64	%rd557, %rd557, %rd350, %p52;
selp.b64	%rd554, %rd81, %rd554, %p52;
setp.lt.s64	%p53, %rd557, %rd554;
@%p53 bra BB108_69;

BB108_76:
add.s64 %rd93, %rd557, %rd38;
shl.b64 %rd354, %rd93, 4;
add.s64 %rd94, %rd3, %rd354;
shl.b64 %rd355, %rd39, 4;
add.s64 %rd95, %rd3, %rd355;
add.s64 %rd356, %rd39, %rd75;
sub.s64 %rd96, %rd356, %rd557;
shl.b64 %rd357, %rd96, 4;
add.s64 %rd97, %rd3, %rd357;
add.s64 %rd358, %rd74, %rd38;
shl.b64 %rd359, %rd358, 4;
add.s64 %rd98, %rd3, %rd359;
add.u64 %rd360, %SP, 0;
cvta.to.local.u64 %rd99, %rd360;
mov.u64 %rd558, 0;
mov.pred %p54, 0;
@%p54 bra BB108_78;

BB108_77:
add.s64 %rd361, %rd99, %rd558;
mov.u16 %rs1, 0;
st.local.u8 [%rd361], %rs1;
add.s64 %rd558, %rd558, 1;
setp.lt.u64	%p55, %rd558, 16;
@%p55 bra BB108_77;

BB108_78:
ld.global.u64 %rd363, [%rd94];
ld.global.u32 %r168, [%rd94+8];
ld.global.v4.u8 {%rs2, %rs3, %rs4, %rs5}, [%rd94+12];
st.local.v4.u8 [%rd99+12], {%rs2, %rs3, %rs4, %rs5};
st.local.u32 [%rd99+8], %r168;
st.local.u64 [%rd99], %rd363;
add.u64 %rd366, %SP, 16;
cvta.to.local.u64 %rd102, %rd366;
mov.u64 %rd559, 0;
@%p54 bra BB108_80;

BB108_79:
add.s64 %rd367, %rd102, %rd559;
mov.u16 %rs10, 0;
st.local.u8 [%rd367], %rs10;
add.s64 %rd559, %rd559, 1;
setp.lt.u64	%p57, %rd559, 16;
@%p57 bra BB108_79;

BB108_80:
ld.global.u64 %rd368, [%rd97];
ld.global.u32 %r169, [%rd97+8];
ld.global.v4.u8 {%rs11, %rs12, %rs13, %rs14}, [%rd97+12];
st.local.v4.u8 [%rd102+12], {%rs11, %rs12, %rs13, %rs14};
st.local.u32 [%rd102+8], %r169;
st.local.u64 [%rd102], %rd368;
mov.pred %p102, -1;
setp.ge.u64	%p59, %rd97, %rd98;
@%p59 bra BB108_89;

mov.pred %p102, 0;
setp.ge.u64	%p61, %rd94, %rd95;
@%p61 bra BB108_89;

ld.local.u64 %rd105, [%rd102];
or.b64 %rd373, %rd105, %rd232;
and.b64 %rd374, %rd373, -4294967296;
setp.eq.s64	%p62, %rd374, 0;
@%p62 bra BB108_84;

div.s64 %rd560, %rd105, %rd232;
bra.uni BB108_85;

BB108_84:
cvt.u32.u64	%r170, %rd232;
cvt.u32.u64	%r171, %rd105;
div.u32 %r172, %r171, %r170;
cvt.u64.u32	%rd560, %r172;

BB108_85:
ld.local.u64 %rd109, [%rd99];
or.b64 %rd377, %rd109, %rd232;
and.b64 %rd378, %rd377, -4294967296;
setp.eq.s64	%p63, %rd378, 0;
@%p63 bra BB108_87;

div.s64 %rd561, %rd109, %rd232;
bra.uni BB108_88;

BB108_87:
cvt.u32.u64	%r173, %rd232;
cvt.u32.u64	%r174, %rd109;
div.u32 %r175, %r174, %r173;
cvt.u64.u32	%rd561, %r175;

BB108_88:
setp.ge.s64	%p102, %rd560, %rd561;

BB108_89:
selp.b64	%rd381, %rd99, %rd102, %p102;
ld.local.u64 %rd113, [%rd381];
ld.local.u32 %r71, [%rd381+8];
@%p102 bra BB108_91;
bra.uni BB108_90;

BB108_91:
add.s64 %rd386, %rd354, %rd3;
add.s64 %rd118, %rd386, 16;
mov.u64 %rd616, %rd118;
ld.global.u64 %rd387, [%rd94+16];
st.local.u64 [%rd99], %rd387;
ld.global.u32 %r177, [%rd94+24];
st.local.u32 [%rd99+8], %r177;
mov.u64 %rd593, %rd97;
mov.u64 %rd594, %rd97;
mov.u64 %rd617, %rd118;
bra.uni BB108_92;

BB108_90:
add.s64 %rd383, %rd357, %rd3;
add.s64 %rd116, %rd383, 16;
mov.u64 %rd593, %rd116;
ld.global.u64 %rd384, [%rd97+16];
st.local.u64 [%rd102], %rd384;
ld.global.u32 %r176, [%rd97+24];
st.local.u32 [%rd102+8], %r176;
mov.u64 %rd594, %rd116;
mov.u64 %rd616, %rd94;
mov.u64 %rd617, %rd94;

BB108_92:
mov.u64 %rd123, %rd616;
mov.u64 %rd615, %rd617;
mov.u64 %rd121, %rd593;
mov.u64 %rd592, %rd594;
mov.pred %p103, -1;
setp.ge.u64	%p65, %rd592, %rd98;
@%p65 bra BB108_101;

mov.pred %p103, 0;
setp.ge.u64	%p67, %rd615, %rd95;
@%p67 bra BB108_101;

ld.local.u64 %rd124, [%rd102];
or.b64 %rd390, %rd124, %rd232;
and.b64 %rd391, %rd390, -4294967296;
setp.eq.s64	%p68, %rd391, 0;
@%p68 bra BB108_96;

div.s64 %rd562, %rd124, %rd232;
bra.uni BB108_97;

BB108_96:
cvt.u32.u64	%r178, %rd232;
cvt.u32.u64	%r179, %rd124;
div.u32 %r180, %r179, %r178;
cvt.u64.u32	%rd562, %r180;

BB108_97:
ld.local.u64 %rd128, [%rd99];
or.b64 %rd394, %rd128, %rd232;
and.b64 %rd395, %rd394, -4294967296;
setp.eq.s64	%p69, %rd395, 0;
@%p69 bra BB108_99;

div.s64 %rd563, %rd128, %rd232;
bra.uni BB108_100;

BB108_99:
cvt.u32.u64	%r181, %rd232;
cvt.u32.u64	%r182, %rd128;
div.u32 %r183, %r182, %r181;
cvt.u64.u32	%rd563, %r183;

BB108_100:
setp.ge.s64	%p103, %rd562, %rd563;

BB108_101:
selp.b64	%rd400, %rd99, %rd102, %p103;
ld.local.u64 %rd132, [%rd400];
ld.local.u32 %r72, [%rd400+8];
@%p103 bra BB108_103;
bra.uni BB108_102;

BB108_103:
add.s64 %rd615, %rd615, 16;
add.s64 %rd136, %rd123, 16;
ld.global.u64 %rd402, [%rd123+16];
st.local.u64 [%rd99], %rd402;
ld.global.u32 %r185, [%rd123+24];
st.local.u32 [%rd99+8], %r185;
mov.u64 %rd591, %rd121;
mov.u64 %rd614, %rd136;
bra.uni BB108_104;

BB108_102:
add.s64 %rd592, %rd592, 16;
add.s64 %rd134, %rd121, 16;
ld.global.u64 %rd401, [%rd121+16];
st.local.u64 [%rd102], %rd401;
ld.global.u32 %r184, [%rd121+24];
st.local.u32 [%rd102+8], %r184;
mov.u64 %rd591, %rd134;
mov.u64 %rd614, %rd123;

BB108_104:
mov.u64 %rd140, %rd614;
mov.u64 %rd613, %rd615;
mov.u64 %rd138, %rd591;
mov.u64 %rd590, %rd592;
mov.pred %p104, -1;
setp.ge.u64	%p71, %rd590, %rd98;
@%p71 bra BB108_113;

mov.pred %p104, 0;
setp.ge.u64	%p73, %rd613, %rd95;
@%p73 bra BB108_113;

ld.local.u64 %rd141, [%rd102];
or.b64 %rd405, %rd141, %rd232;
and.b64 %rd406, %rd405, -4294967296;
setp.eq.s64	%p74, %rd406, 0;
@%p74 bra BB108_108;

div.s64 %rd564, %rd141, %rd232;
bra.uni BB108_109;

BB108_108:
cvt.u32.u64	%r186, %rd232;
cvt.u32.u64	%r187, %rd141;
div.u32 %r188, %r187, %r186;
cvt.u64.u32	%rd564, %r188;

BB108_109:
ld.local.u64 %rd145, [%rd99];
or.b64 %rd409, %rd145, %rd232;
and.b64 %rd410, %rd409, -4294967296;
setp.eq.s64	%p75, %rd410, 0;
@%p75 bra BB108_111;

div.s64 %rd565, %rd145, %rd232;
bra.uni BB108_112;

BB108_111:
cvt.u32.u64	%r189, %rd232;
cvt.u32.u64	%r190, %rd145;
div.u32 %r191, %r190, %r189;
cvt.u64.u32	%rd565, %r191;

BB108_112:
setp.ge.s64	%p104, %rd564, %rd565;

BB108_113:
selp.b64	%rd415, %rd99, %rd102, %p104;
ld.local.u64 %rd149, [%rd415];
ld.local.u32 %r73, [%rd415+8];
@%p104 bra BB108_115;
bra.uni BB108_114;

BB108_115:
add.s64 %rd613, %rd613, 16;
add.s64 %rd153, %rd140, 16;
ld.global.u64 %rd417, [%rd140+16];
st.local.u64 [%rd99], %rd417;
ld.global.u32 %r193, [%rd140+24];
st.local.u32 [%rd99+8], %r193;
mov.u64 %rd589, %rd138;
mov.u64 %rd612, %rd153;
bra.uni BB108_116;

BB108_114:
add.s64 %rd590, %rd590, 16;
add.s64 %rd151, %rd138, 16;
ld.global.u64 %rd416, [%rd138+16];
st.local.u64 [%rd102], %rd416;
ld.global.u32 %r192, [%rd138+24];
st.local.u32 [%rd102+8], %r192;
mov.u64 %rd589, %rd151;
mov.u64 %rd612, %rd140;

BB108_116:
mov.u64 %rd157, %rd612;
mov.u64 %rd611, %rd613;
mov.u64 %rd155, %rd589;
mov.u64 %rd588, %rd590;
mov.pred %p105, -1;
setp.ge.u64	%p77, %rd588, %rd98;
@%p77 bra BB108_125;

mov.pred %p105, 0;
setp.ge.u64	%p79, %rd611, %rd95;
@%p79 bra BB108_125;

ld.local.u64 %rd158, [%rd102];
or.b64 %rd420, %rd158, %rd232;
and.b64 %rd421, %rd420, -4294967296;
setp.eq.s64	%p80, %rd421, 0;
@%p80 bra BB108_120;

div.s64 %rd566, %rd158, %rd232;
bra.uni BB108_121;

BB108_120:
cvt.u32.u64	%r194, %rd232;
cvt.u32.u64	%r195, %rd158;
div.u32 %r196, %r195, %r194;
cvt.u64.u32	%rd566, %r196;

BB108_121:
ld.local.u64 %rd162, [%rd99];
or.b64 %rd424, %rd162, %rd232;
and.b64 %rd425, %rd424, -4294967296;
setp.eq.s64	%p81, %rd425, 0;
@%p81 bra BB108_123;

div.s64 %rd567, %rd162, %rd232;
bra.uni BB108_124;

BB108_123:
cvt.u32.u64	%r197, %rd232;
cvt.u32.u64	%r198, %rd162;
div.u32 %r199, %r198, %r197;
cvt.u64.u32	%rd567, %r199;

BB108_124:
setp.ge.s64	%p105, %rd566, %rd567;

BB108_125:
selp.b64	%rd430, %rd99, %rd102, %p105;
ld.local.u64 %rd166, [%rd430];
ld.local.u32 %r74, [%rd430+8];
@%p105 bra BB108_127;
bra.uni BB108_126;

BB108_127:
add.s64 %rd611, %rd611, 16;
add.s64 %rd170, %rd157, 16;
ld.global.u64 %rd432, [%rd157+16];
st.local.u64 [%rd99], %rd432;
ld.global.u32 %r201, [%rd157+24];
st.local.u32 [%rd99+8], %r201;
mov.u64 %rd587, %rd155;
mov.u64 %rd610, %rd170;
bra.uni BB108_128;

BB108_126:
add.s64 %rd588, %rd588, 16;
add.s64 %rd168, %rd155, 16;
ld.global.u64 %rd431, [%rd155+16];
st.local.u64 [%rd102], %rd431;
ld.global.u32 %r200, [%rd155+24];
st.local.u32 [%rd102+8], %r200;
mov.u64 %rd587, %rd168;
mov.u64 %rd610, %rd157;

BB108_128:
mov.u64 %rd174, %rd610;
mov.u64 %rd609, %rd611;
mov.u64 %rd172, %rd587;
mov.u64 %rd586, %rd588;
mov.pred %p106, -1;
setp.ge.u64	%p83, %rd586, %rd98;
@%p83 bra BB108_137;

mov.pred %p106, 0;
setp.ge.u64	%p85, %rd609, %rd95;
@%p85 bra BB108_137;

ld.local.u64 %rd175, [%rd102];
or.b64 %rd435, %rd175, %rd232;
and.b64 %rd436, %rd435, -4294967296;
setp.eq.s64	%p86, %rd436, 0;
@%p86 bra BB108_132;

div.s64 %rd568, %rd175, %rd232;
bra.uni BB108_133;

BB108_132:
cvt.u32.u64	%r202, %rd232;
cvt.u32.u64	%r203, %rd175;
div.u32 %r204, %r203, %r202;
cvt.u64.u32	%rd568, %r204;

BB108_133:
ld.local.u64 %rd179, [%rd99];
or.b64 %rd439, %rd179, %rd232;
and.b64 %rd440, %rd439, -4294967296;
setp.eq.s64	%p87, %rd440, 0;
@%p87 bra BB108_135;

div.s64 %rd569, %rd179, %rd232;
bra.uni BB108_136;

BB108_135:
cvt.u32.u64	%r205, %rd232;
cvt.u32.u64	%r206, %rd179;
div.u32 %r207, %r206, %r205;
cvt.u64.u32	%rd569, %r207;

BB108_136:
setp.ge.s64	%p106, %rd568, %rd569;

BB108_137:
selp.b64	%rd445, %rd99, %rd102, %p106;
ld.local.u64 %rd183, [%rd445];
ld.local.u32 %r75, [%rd445+8];
@%p106 bra BB108_139;
bra.uni BB108_138;

BB108_139:
add.s64 %rd609, %rd609, 16;
add.s64 %rd187, %rd174, 16;
ld.global.u64 %rd447, [%rd174+16];
st.local.u64 [%rd99], %rd447;
ld.global.u32 %r209, [%rd174+24];
st.local.u32 [%rd99+8], %r209;
mov.u64 %rd585, %rd172;
mov.u64 %rd608, %rd187;
bra.uni BB108_140;

BB108_138:
add.s64 %rd586, %rd586, 16;
add.s64 %rd185, %rd172, 16;
ld.global.u64 %rd446, [%rd172+16];
st.local.u64 [%rd102], %rd446;
ld.global.u32 %r208, [%rd172+24];
st.local.u32 [%rd102+8], %r208;
mov.u64 %rd585, %rd185;
mov.u64 %rd608, %rd174;

BB108_140:
mov.u64 %rd191, %rd608;
mov.u64 %rd607, %rd609;
mov.u64 %rd189, %rd585;
mov.u64 %rd584, %rd586;
mov.pred %p107, -1;
setp.ge.u64	%p89, %rd584, %rd98;
@%p89 bra BB108_149;

mov.pred %p107, 0;
setp.ge.u64	%p91, %rd607, %rd95;
@%p91 bra BB108_149;

ld.local.u64 %rd192, [%rd102];
or.b64 %rd450, %rd192, %rd232;
and.b64 %rd451, %rd450, -4294967296;
setp.eq.s64	%p92, %rd451, 0;
@%p92 bra BB108_144;

div.s64 %rd570, %rd192, %rd232;
bra.uni BB108_145;

BB108_144:
cvt.u32.u64	%r210, %rd232;
cvt.u32.u64	%r211, %rd192;
div.u32 %r212, %r211, %r210;
cvt.u64.u32	%rd570, %r212;

BB108_145:
ld.local.u64 %rd196, [%rd99];
or.b64 %rd454, %rd196, %rd232;
and.b64 %rd455, %rd454, -4294967296;
setp.eq.s64	%p93, %rd455, 0;
@%p93 bra BB108_147;

div.s64 %rd571, %rd196, %rd232;
bra.uni BB108_148;

BB108_147:
cvt.u32.u64	%r213, %rd232;
cvt.u32.u64	%r214, %rd196;
div.u32 %r215, %r214, %r213;
cvt.u64.u32	%rd571, %r215;

BB108_148:
setp.ge.s64	%p107, %rd570, %rd571;

BB108_149:
selp.b64	%rd460, %rd99, %rd102, %p107;
ld.local.u64 %rd200, [%rd460];
ld.local.u32 %r76, [%rd460+8];
@%p107 bra BB108_151;
bra.uni BB108_150;

BB108_151:
add.s64 %rd607, %rd607, 16;
add.s64 %rd204, %rd191, 16;
ld.global.u64 %rd462, [%rd191+16];
st.local.u64 [%rd99], %rd462;
ld.global.u32 %r217, [%rd191+24];
st.local.u32 [%rd99+8], %r217;
mov.u64 %rd583, %rd189;
mov.u64 %rd606, %rd204;
bra.uni BB108_152;

BB108_150:
add.s64 %rd584, %rd584, 16;
add.s64 %rd202, %rd189, 16;
ld.global.u64 %rd461, [%rd189+16];
st.local.u64 [%rd102], %rd461;
ld.global.u32 %r216, [%rd189+24];
st.local.u32 [%rd102+8], %r216;
mov.u64 %rd583, %rd202;
mov.u64 %rd606, %rd191;

BB108_152:
mov.pred %p94, -1;
setp.ge.u64	%p95, %rd584, %rd98;
mov.pred %p108, %p94;
@%p95 bra BB108_161;

setp.ge.u64	%p97, %rd607, %rd95;
mov.pred %p108, %p54;
@%p97 bra BB108_161;

ld.local.u64 %rd209, [%rd102];
or.b64 %rd465, %rd209, %rd232;
and.b64 %rd466, %rd465, -4294967296;
setp.eq.s64	%p98, %rd466, 0;
@%p98 bra BB108_156;

div.s64 %rd618, %rd209, %rd232;
bra.uni BB108_157;

BB108_156:
cvt.u32.u64	%r218, %rd232;
cvt.u32.u64	%r219, %rd209;
div.u32 %r220, %r219, %r218;
cvt.u64.u32	%rd618, %r220;

BB108_157:
ld.local.u64 %rd213, [%rd99];
or.b64 %rd469, %rd213, %rd232;
and.b64 %rd470, %rd469, -4294967296;
setp.eq.s64	%p99, %rd470, 0;
@%p99 bra BB108_159;

div.s64 %rd619, %rd213, %rd232;
bra.uni BB108_160;

BB108_159:
cvt.u32.u64	%r221, %rd232;
cvt.u32.u64	%r222, %rd213;
div.u32 %r223, %r222, %r221;
cvt.u64.u32	%rd619, %r223;

BB108_160:
setp.ge.s64	%p108, %rd618, %rd619;

BB108_161:
selp.b64	%rd475, %rd99, %rd102, %p108;
ld.local.u64 %rd217, [%rd475];
ld.local.u32 %r77, [%rd475+8];
@%p108 bra BB108_163;
bra.uni BB108_162;

BB108_163:
ld.global.u64 %rd477, [%rd606+16];
st.local.u64 [%rd99], %rd477;
ld.global.u32 %r225, [%rd606+24];
st.local.u32 [%rd99+8], %r225;
bra.uni BB108_164;

BB108_162:
ld.global.u64 %rd476, [%rd583+16];
st.local.u64 [%rd102], %rd476;
ld.global.u32 %r224, [%rd583+24];
st.local.u32 [%rd102+8], %r224;

BB108_164:
bar.sync 0;
add.s64 %rd480, %rd73, %rd38;
shl.b64 %rd481, %rd480, 4;
add.s64 %rd482, %rd3, %rd481;
st.global.u64 [%rd482], %rd113;
st.global.u64 [%rd482+16], %rd132;
st.global.u64 [%rd482+32], %rd149;
st.global.u64 [%rd482+48], %rd166;
st.global.u64 [%rd482+64], %rd183;
st.global.u64 [%rd482+80], %rd200;
st.global.u64 [%rd482+96], %rd217;
st.global.u32 [%rd482+8], %r71;
st.global.u32 [%rd482+24], %r72;
st.global.u32 [%rd482+40], %r73;
st.global.u32 [%rd482+56], %r74;
st.global.u32 [%rd482+72], %r75;
st.global.u32 [%rd482+88], %r76;
st.global.u32 [%rd482+104], %r77;
bar.sync 0;
setp.ge.s64	%p100, %rd621, %rd74;
@%p100 bra BB108_167;

cvta.to.global.u64 %rd483, %rd231;
mul.wide.u32 %rd620, %r13, 16;
mul.wide.u32 %rd485, %r78, 1792;
shl.b64 %rd486, %rd485, 4;
add.s64 %rd220, %rd483, %rd486;
mul.lo.s64 %rd487, %rd233, %rd312;
shl.b64 %rd488, %rd487, 4;
add.s64 %rd221, %rd3, %rd488;

BB108_166:
add.s64 %rd489, %rd221, %rd620;
ld.global.u64 %rd490, [%rd489];
add.s64 %rd491, %rd220, %rd620;
st.global.u64 [%rd491], %rd490;
ld.global.u32 %r228, [%rd489+8];
st.global.u32 [%rd491+8], %r228;
add.s64 %rd620, %rd620, 4096;
add.s64 %rd621, %rd621, 256;
setp.lt.s64	%p101, %rd621, %rd74;
@%p101 bra BB108_166;

BB108_167:
bar.sync 0;
ret;
}


.visible .entry _ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEElNS_12zip_iteratorINS_5tupleINS_10device_ptrIlEENSB_IiEENS_9null_typeESE_SE_SE_SE_SE_SE_SE_EEEENS_6detail15normal_iteratorINS_7pointerIlNSH_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESO_EEEENSI_INSJ_INSA_IliSE_SE_SE_SE_SE_SE_SE_SE_EESN_SO_SO_EEEENSH_13compare_firstI9SliceCompEEEEEEvT_(
.param .align 8 .b8 _ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEElNS_12zip_iteratorINS_5tupleINS_10device_ptrIlEENSB_IiEENS_9null_typeESE_SE_SE_SE_SE_SE_SE_EEEENS_6detail15normal_iteratorINS_7pointerIlNSH_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESO_EEEENSI_INSJ_INSA_IliSE_SE_SE_SE_SE_SE_SE_SE_EESN_SO_SO_EEEENSH_13compare_firstI9SliceCompEEEEEEvT__param_0[56]
)
.maxntid 256, 1, 1
.minnctapersm 1
{
.local .align 8 .b8 __local_depot109[32];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<105>;
.reg .b16 %rs<17>;
.reg .b32 %r<285>;
.reg .b64 %rd<589>;


mov.u64 %rd588, __local_depot109;
cvta.local.u64 %SP, %rd588;
ld.param.u64 %rd223, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEElNS_12zip_iteratorINS_5tupleINS_10device_ptrIlEENSB_IiEENS_9null_typeESE_SE_SE_SE_SE_SE_SE_EEEENS_6detail15normal_iteratorINS_7pointerIlNSH_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESO_EEEENSI_INSJ_INSA_IliSE_SE_SE_SE_SE_SE_SE_SE_EESN_SO_SO_EEEENSH_13compare_firstI9SliceCompEEEEEEvT__param_0+48];
ld.param.u64 %rd222, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEElNS_12zip_iteratorINS_5tupleINS_10device_ptrIlEENSB_IiEENS_9null_typeESE_SE_SE_SE_SE_SE_SE_EEEENS_6detail15normal_iteratorINS_7pointerIlNSH_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESO_EEEENSI_INSJ_INSA_IliSE_SE_SE_SE_SE_SE_SE_SE_EESN_SO_SO_EEEENSH_13compare_firstI9SliceCompEEEEEEvT__param_0+40];
ld.param.u64 %rd217, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEElNS_12zip_iteratorINS_5tupleINS_10device_ptrIlEENSB_IiEENS_9null_typeESE_SE_SE_SE_SE_SE_SE_EEEENS_6detail15normal_iteratorINS_7pointerIlNSH_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESO_EEEENSI_INSJ_INSA_IliSE_SE_SE_SE_SE_SE_SE_SE_EESN_SO_SO_EEEENSH_13compare_firstI9SliceCompEEEEEEvT__param_0];
ld.param.u64 %rd220, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEElNS_12zip_iteratorINS_5tupleINS_10device_ptrIlEENSB_IiEENS_9null_typeESE_SE_SE_SE_SE_SE_SE_EEEENS_6detail15normal_iteratorINS_7pointerIlNSH_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESO_EEEENSI_INSJ_INSA_IliSE_SE_SE_SE_SE_SE_SE_SE_EESN_SO_SO_EEEENSH_13compare_firstI9SliceCompEEEEEEvT__param_0+24];
ld.param.u64 %rd221, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEElNS_12zip_iteratorINS_5tupleINS_10device_ptrIlEENSB_IiEENS_9null_typeESE_SE_SE_SE_SE_SE_SE_EEEENS_6detail15normal_iteratorINS_7pointerIlNSH_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESO_EEEENSI_INSJ_INSA_IliSE_SE_SE_SE_SE_SE_SE_SE_EESN_SO_SO_EEEENSH_13compare_firstI9SliceCompEEEEEEvT__param_0+32];
ld.param.u64 %rd219, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEElNS_12zip_iteratorINS_5tupleINS_10device_ptrIlEENSB_IiEENS_9null_typeESE_SE_SE_SE_SE_SE_SE_EEEENS_6detail15normal_iteratorINS_7pointerIlNSH_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESO_EEEENSI_INSJ_INSA_IliSE_SE_SE_SE_SE_SE_SE_SE_EESN_SO_SO_EEEENSH_13compare_firstI9SliceCompEEEEEEvT__param_0+16];
ld.param.u64 %rd218, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEElNS_12zip_iteratorINS_5tupleINS_10device_ptrIlEENSB_IiEENS_9null_typeESE_SE_SE_SE_SE_SE_SE_EEEENS_6detail15normal_iteratorINS_7pointerIlNSH_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESO_EEEENSI_INSJ_INSA_IliSE_SE_SE_SE_SE_SE_SE_SE_EESN_SO_SO_EEEENSH_13compare_firstI9SliceCompEEEEEEvT__param_0+8];
cvta.to.global.u64 %rd1, %rd218;
cvta.to.global.u64 %rd2, %rd219;
cvta.to.global.u64 %rd224, %rd221;
cvt.u32.u64	%r1, %rd220;
cvt.u32.u64	%r78, %rd217;
mov.u32 %r79, %ctaid.x;
mul.wide.u32 %rd225, %r79, 8;
add.s64 %rd226, %rd224, %rd225;
ld.global.u32 %r2, [%rd226];
ld.global.u32 %r80, [%rd226+8];
neg.s32 %r81, %r78;
and.b32 %r3, %r79, %r81;
shr.s32 %r4, %r78, 1;
mul.lo.s32 %r5, %r3, 1792;
add.s32 %r82, %r80, %r5;
min.s32 %r222, %r82, %r1;
add.s32 %r83, %r79, %r4;
mul.lo.s32 %r84, %r83, 1792;
sub.s32 %r85, %r84, %r2;
min.s32 %r7, %r85, %r1;
add.s32 %r86, %r84, 1792;
sub.s32 %r87, %r86, %r80;
min.s32 %r221, %r87, %r1;
add.s32 %r88, %r78, -1;
and.b32 %r89, %r79, %r88;
setp.ne.s32	%p15, %r88, %r89;
@%p15 bra BB109_2;

add.s32 %r90, %r3, %r4;
mul.lo.s32 %r91, %r90, 1792;
min.s32 %r222, %r91, %r1;
mad.lo.s32 %r92, %r4, 2, %r3;
mul.lo.s32 %r93, %r92, 1792;
min.s32 %r221, %r93, %r1;

BB109_2:
add.s32 %r94, %r5, %r2;
cvt.s64.s32	%rd227, %r221;
cvt.s64.s32	%rd3, %r7;
sub.s64 %rd4, %rd227, %rd3;
cvt.s64.s32	%rd228, %r222;
cvt.s64.s32	%rd229, %r94;
sub.s64 %rd5, %rd228, %rd229;
setp.gt.s64	%p16, %rd5, 1791;
mov.u32 %r13, %tid.x;
cvt.u64.u32	%rd587, %r13;
add.s64 %rd230, %rd587, %rd229;
shl.b64 %rd231, %rd230, 3;
add.s64 %rd7, %rd1, %rd231;
shl.b64 %rd232, %rd230, 2;
add.s64 %rd8, %rd2, %rd232;
@%p16 bra BB109_17;
bra.uni BB109_3;

BB109_17:
ld.global.u64 %rd479, [%rd7];
ld.global.u32 %r241, [%rd8];
ld.global.u64 %rd480, [%rd7+2048];
ld.global.u32 %r243, [%rd8+1024];
ld.global.u64 %rd482, [%rd7+4096];
ld.global.u32 %r244, [%rd8+2048];
ld.global.u64 %rd483, [%rd7+6144];
ld.global.u32 %r246, [%rd8+3072];
ld.global.u64 %rd485, [%rd7+8192];
ld.global.u32 %r247, [%rd8+4096];
ld.global.u64 %rd484, [%rd7+10240];
ld.global.u32 %r245, [%rd8+5120];
ld.global.u64 %rd481, [%rd7+12288];
ld.global.u32 %r242, [%rd8+6144];
bra.uni BB109_18;

BB109_3:
mov.u64 %rd233, 0;
mov.u32 %r95, 0;
setp.ge.s64	%p17, %rd587, %rd5;
mov.u32 %r253, %r95;
mov.u64 %rd491, %rd233;
@%p17 bra BB109_5;

ld.global.u64 %rd9, [%rd7];
ld.global.u32 %r14, [%rd8];
mov.u32 %r253, %r14;
mov.u64 %rd491, %rd9;

BB109_5:
mov.u64 %rd467, %rd491;
mov.u64 %rd479, %rd467;
mov.u32 %r229, %r253;
mov.u32 %r241, %r229;
cvt.u32.u64	%r97, %rd587;
add.s32 %r98, %r97, 256;
cvt.u64.u32	%rd235, %r98;
setp.ge.s64	%p18, %rd235, %rd5;
mov.u32 %r252, %r95;
mov.u64 %rd490, %rd233;
@%p18 bra BB109_7;

ld.global.u64 %rd490, [%rd7+2048];
ld.global.u32 %r252, [%rd8+1024];

BB109_7:
mov.u64 %rd480, %rd490;
mov.u32 %r243, %r252;
add.s32 %r100, %r13, 512;
cvt.u64.u32	%rd237, %r100;
setp.ge.s64	%p19, %rd237, %rd5;
mov.u32 %r251, %r95;
mov.u64 %rd489, %rd233;
@%p19 bra BB109_9;

ld.global.u64 %rd489, [%rd7+4096];
ld.global.u32 %r251, [%rd8+2048];

BB109_9:
mov.u64 %rd482, %rd489;
mov.u32 %r244, %r251;
add.s32 %r102, %r13, 768;
cvt.u64.u32	%rd239, %r102;
setp.ge.s64	%p20, %rd239, %rd5;
mov.u32 %r250, %r95;
mov.u64 %rd488, %rd233;
@%p20 bra BB109_11;

ld.global.u64 %rd488, [%rd7+6144];
ld.global.u32 %r250, [%rd8+3072];

BB109_11:
mov.u64 %rd483, %rd488;
mov.u32 %r246, %r250;
add.s32 %r104, %r13, 1024;
cvt.u64.u32	%rd241, %r104;
setp.ge.s64	%p21, %rd241, %rd5;
mov.u32 %r249, %r95;
mov.u64 %rd487, %rd233;
@%p21 bra BB109_13;

ld.global.u64 %rd487, [%rd7+8192];
ld.global.u32 %r249, [%rd8+4096];

BB109_13:
mov.u64 %rd485, %rd487;
mov.u32 %r247, %r249;
add.s32 %r106, %r13, 1280;
cvt.u64.u32	%rd243, %r106;
setp.ge.s64	%p22, %rd243, %rd5;
mov.u32 %r248, %r95;
mov.u64 %rd486, %rd233;
@%p22 bra BB109_15;

ld.global.u64 %rd486, [%rd7+10240];
ld.global.u32 %r248, [%rd8+5120];

BB109_15:
mov.u64 %rd484, %rd486;
mov.u32 %r245, %r248;
add.s32 %r108, %r13, 1536;
cvt.u64.u32	%rd245, %r108;
setp.ge.s64	%p23, %rd245, %rd5;
mov.u32 %r242, %r95;
mov.u64 %rd481, %rd233;
@%p23 bra BB109_18;

ld.global.u64 %rd481, [%rd7+12288];
ld.global.u32 %r242, [%rd8+6144];

BB109_18:
@%p16 bra BB109_33;
bra.uni BB109_19;

BB109_33:
mul.wide.u32 %rd274, %r13, 16;
mov.u64 %rd275, _ZN6thrust6system4cuda6detail4smemE;
add.s64 %rd276, %rd275, %rd274;
st.shared.u64 [%rd276], %rd479;
st.shared.u64 [%rd276+4096], %rd480;
st.shared.u64 [%rd276+8192], %rd482;
st.shared.u64 [%rd276+12288], %rd483;
st.shared.u64 [%rd276+16384], %rd485;
st.shared.u64 [%rd276+20480], %rd484;
st.shared.u64 [%rd276+24576], %rd481;
st.shared.u32 [%rd276+8], %r241;
st.shared.u32 [%rd276+4104], %r243;
st.shared.u32 [%rd276+8200], %r244;
st.shared.u32 [%rd276+12296], %r246;
st.shared.u32 [%rd276+16392], %r247;
st.shared.u32 [%rd276+20488], %r245;
st.shared.u32 [%rd276+24584], %r242;
bra.uni BB109_34;

BB109_19:
setp.ge.s64	%p25, %rd587, %rd5;
@%p25 bra BB109_21;

mul.wide.u32 %rd247, %r13, 16;
mov.u64 %rd248, _ZN6thrust6system4cuda6detail4smemE;
add.s64 %rd249, %rd248, %rd247;
st.shared.u64 [%rd249], %rd479;
st.shared.u32 [%rd249+8], %r241;

BB109_21:
add.s32 %r112, %r13, 256;
cvt.u64.u32	%rd250, %r112;
setp.ge.s64	%p26, %rd250, %rd5;
@%p26 bra BB109_23;

mul.wide.u32 %rd251, %r13, 16;
mov.u64 %rd252, _ZN6thrust6system4cuda6detail4smemE;
add.s64 %rd253, %rd252, %rd251;
st.shared.u64 [%rd253+4096], %rd480;
st.shared.u32 [%rd253+4104], %r243;

BB109_23:
add.s32 %r115, %r13, 512;
cvt.u64.u32	%rd254, %r115;
setp.ge.s64	%p27, %rd254, %rd5;
@%p27 bra BB109_25;

mul.wide.u32 %rd255, %r13, 16;
mov.u64 %rd256, _ZN6thrust6system4cuda6detail4smemE;
add.s64 %rd257, %rd256, %rd255;
st.shared.u64 [%rd257+8192], %rd482;
st.shared.u32 [%rd257+8200], %r244;

BB109_25:
add.s32 %r118, %r13, 768;
cvt.u64.u32	%rd258, %r118;
setp.ge.s64	%p28, %rd258, %rd5;
@%p28 bra BB109_27;

mul.wide.u32 %rd259, %r13, 16;
mov.u64 %rd260, _ZN6thrust6system4cuda6detail4smemE;
add.s64 %rd261, %rd260, %rd259;
st.shared.u64 [%rd261+12288], %rd483;
st.shared.u32 [%rd261+12296], %r246;

BB109_27:
add.s32 %r121, %r13, 1024;
cvt.u64.u32	%rd262, %r121;
setp.ge.s64	%p29, %rd262, %rd5;
@%p29 bra BB109_29;

mul.wide.u32 %rd263, %r13, 16;
mov.u64 %rd264, _ZN6thrust6system4cuda6detail4smemE;
add.s64 %rd265, %rd264, %rd263;
st.shared.u64 [%rd265+16384], %rd485;
st.shared.u32 [%rd265+16392], %r247;

BB109_29:
add.s32 %r124, %r13, 1280;
cvt.u64.u32	%rd266, %r124;
setp.ge.s64	%p30, %rd266, %rd5;
@%p30 bra BB109_31;

mul.wide.u32 %rd267, %r13, 16;
mov.u64 %rd268, _ZN6thrust6system4cuda6detail4smemE;
add.s64 %rd269, %rd268, %rd267;
st.shared.u64 [%rd269+20480], %rd484;
st.shared.u32 [%rd269+20488], %r245;

BB109_31:
add.s32 %r127, %r13, 1536;
cvt.u64.u32	%rd270, %r127;
setp.ge.s64	%p31, %rd270, %rd5;
@%p31 bra BB109_34;

mul.wide.u32 %rd271, %r13, 16;
mov.u64 %rd272, _ZN6thrust6system4cuda6detail4smemE;
add.s64 %rd273, %rd272, %rd271;
st.shared.u64 [%rd273+24576], %rd481;
st.shared.u32 [%rd273+24584], %r242;

BB109_34:
setp.gt.s64	%p32, %rd4, 1791;
add.s64 %rd277, %rd587, %rd3;
shl.b64 %rd278, %rd277, 3;
add.s64 %rd37, %rd1, %rd278;
shl.b64 %rd279, %rd277, 2;
add.s64 %rd38, %rd2, %rd279;
@%p32 bra BB109_49;
bra.uni BB109_35;

BB109_49:
ld.global.u64 %rd510, [%rd37];
ld.global.u32 %r272, [%rd38];
ld.global.u64 %rd511, [%rd37+2048];
ld.global.u32 %r274, [%rd38+1024];
ld.global.u64 %rd513, [%rd37+4096];
ld.global.u32 %r275, [%rd38+2048];
ld.global.u64 %rd514, [%rd37+6144];
ld.global.u32 %r277, [%rd38+3072];
ld.global.u64 %rd516, [%rd37+8192];
ld.global.u32 %r278, [%rd38+4096];
ld.global.u64 %rd515, [%rd37+10240];
ld.global.u32 %r276, [%rd38+5120];
ld.global.u64 %rd512, [%rd37+12288];
ld.global.u32 %r273, [%rd38+6144];
bra.uni BB109_50;

BB109_35:
mov.u64 %rd280, 0;
mov.u32 %r130, 0;
setp.ge.s64	%p33, %rd587, %rd4;
mov.u32 %r284, %r130;
mov.u64 %rd522, %rd280;
@%p33 bra BB109_37;

ld.global.u64 %rd39, [%rd37];
ld.global.u32 %r42, [%rd38];
mov.u32 %r284, %r42;
mov.u64 %rd522, %rd39;

BB109_37:
mov.u64 %rd498, %rd522;
mov.u64 %rd510, %rd498;
mov.u32 %r260, %r284;
mov.u32 %r272, %r260;
cvt.u32.u64	%r132, %rd587;
add.s32 %r133, %r132, 256;
cvt.u64.u32	%rd282, %r133;
setp.ge.s64	%p34, %rd282, %rd4;
mov.u32 %r283, %r130;
mov.u64 %rd521, %rd280;
@%p34 bra BB109_39;

ld.global.u64 %rd521, [%rd37+2048];
ld.global.u32 %r283, [%rd38+1024];

BB109_39:
mov.u64 %rd511, %rd521;
mov.u32 %r274, %r283;
add.s32 %r135, %r13, 512;
cvt.u64.u32	%rd284, %r135;
setp.ge.s64	%p35, %rd284, %rd4;
mov.u32 %r282, %r130;
mov.u64 %rd520, %rd280;
@%p35 bra BB109_41;

ld.global.u64 %rd520, [%rd37+4096];
ld.global.u32 %r282, [%rd38+2048];

BB109_41:
mov.u64 %rd513, %rd520;
mov.u32 %r275, %r282;
add.s32 %r137, %r13, 768;
cvt.u64.u32	%rd286, %r137;
setp.ge.s64	%p36, %rd286, %rd4;
mov.u32 %r281, %r130;
mov.u64 %rd519, %rd280;
@%p36 bra BB109_43;

ld.global.u64 %rd519, [%rd37+6144];
ld.global.u32 %r281, [%rd38+3072];

BB109_43:
mov.u64 %rd514, %rd519;
mov.u32 %r277, %r281;
add.s32 %r139, %r13, 1024;
cvt.u64.u32	%rd288, %r139;
setp.ge.s64	%p37, %rd288, %rd4;
mov.u32 %r280, %r130;
mov.u64 %rd518, %rd280;
@%p37 bra BB109_45;

ld.global.u64 %rd518, [%rd37+8192];
ld.global.u32 %r280, [%rd38+4096];

BB109_45:
mov.u64 %rd516, %rd518;
mov.u32 %r278, %r280;
add.s32 %r141, %r13, 1280;
cvt.u64.u32	%rd290, %r141;
setp.ge.s64	%p38, %rd290, %rd4;
mov.u32 %r279, %r130;
mov.u64 %rd517, %rd280;
@%p38 bra BB109_47;

ld.global.u64 %rd517, [%rd37+10240];
ld.global.u32 %r279, [%rd38+5120];

BB109_47:
mov.u64 %rd515, %rd517;
mov.u32 %r276, %r279;
add.s32 %r143, %r13, 1536;
cvt.u64.u32	%rd292, %r143;
setp.ge.s64	%p39, %rd292, %rd4;
mov.u32 %r273, %r130;
mov.u64 %rd512, %rd280;
@%p39 bra BB109_50;

ld.global.u64 %rd512, [%rd37+12288];
ld.global.u32 %r273, [%rd38+6144];

BB109_50:
add.s64 %rd293, %rd587, %rd5;
shl.b64 %rd294, %rd293, 4;
mov.u64 %rd295, _ZN6thrust6system4cuda6detail4smemE;
add.s64 %rd67, %rd295, %rd294;
@%p32 bra BB109_65;
bra.uni BB109_51;

BB109_65:
st.shared.u64 [%rd67], %rd510;
st.shared.u64 [%rd67+4096], %rd511;
st.shared.u64 [%rd67+8192], %rd513;
st.shared.u64 [%rd67+12288], %rd514;
st.shared.u64 [%rd67+16384], %rd516;
st.shared.u64 [%rd67+20480], %rd515;
st.shared.u64 [%rd67+24576], %rd512;
st.shared.u32 [%rd67+8], %r272;
st.shared.u32 [%rd67+4104], %r274;
st.shared.u32 [%rd67+8200], %r275;
st.shared.u32 [%rd67+12296], %r277;
st.shared.u32 [%rd67+16392], %r278;
st.shared.u32 [%rd67+20488], %r276;
bra.uni BB109_66;

BB109_51:
setp.ge.s64	%p41, %rd587, %rd4;
@%p41 bra BB109_53;

st.shared.u64 [%rd67], %rd510;
st.shared.u32 [%rd67+8], %r272;

BB109_53:
cvt.u32.u64	%r144, %rd587;
add.s32 %r145, %r144, 256;
cvt.u64.u32	%rd296, %r145;
setp.ge.s64	%p42, %rd296, %rd4;
@%p42 bra BB109_55;

st.shared.u64 [%rd67+4096], %rd511;
st.shared.u32 [%rd67+4104], %r274;

BB109_55:
add.s32 %r146, %r13, 512;
cvt.u64.u32	%rd297, %r146;
setp.ge.s64	%p43, %rd297, %rd4;
@%p43 bra BB109_57;

st.shared.u64 [%rd67+8192], %rd513;
st.shared.u32 [%rd67+8200], %r275;

BB109_57:
add.s32 %r147, %r13, 768;
cvt.u64.u32	%rd298, %r147;
setp.ge.s64	%p44, %rd298, %rd4;
@%p44 bra BB109_59;

st.shared.u64 [%rd67+12288], %rd514;
st.shared.u32 [%rd67+12296], %r277;

BB109_59:
add.s32 %r148, %r13, 1024;
cvt.u64.u32	%rd299, %r148;
setp.ge.s64	%p45, %rd299, %rd4;
@%p45 bra BB109_61;

st.shared.u64 [%rd67+16384], %rd516;
st.shared.u32 [%rd67+16392], %r278;

BB109_61:
add.s32 %r149, %r13, 1280;
cvt.u64.u32	%rd300, %r149;
setp.ge.s64	%p46, %rd300, %rd4;
@%p46 bra BB109_63;

st.shared.u64 [%rd67+20480], %rd515;
st.shared.u32 [%rd67+20488], %r276;

BB109_63:
add.s32 %r150, %r13, 1536;
cvt.u64.u32	%rd301, %r150;
setp.ge.s64	%p47, %rd301, %rd4;
@%p47 bra BB109_67;

st.shared.u64 [%rd67+24576], %rd512;

BB109_66:
st.shared.u32 [%rd67+24584], %r273;

BB109_67:
bar.sync 0;
mul.lo.s32 %r152, %r13, 7;
cvt.u64.u32	%rd302, %r152;
add.s64 %rd69, %rd5, %rd4;
min.s64 %rd70, %rd302, %rd69;
setp.lt.s64	%p48, %rd70, %rd4;
sub.s64 %rd303, %rd70, %rd4;
selp.b64	%rd526, 0, %rd303, %p48;
min.s64 %rd523, %rd5, %rd70;
setp.ge.s64	%p49, %rd526, %rd523;
@%p49 bra BB109_76;

add.s64 %rd304, %rd5, %rd70;
add.s64 %rd73, %rd304, -1;

BB109_69:
add.s64 %rd305, %rd523, %rd526;
shr.s64 %rd76, %rd305, 1;
sub.s64 %rd306, %rd73, %rd76;
shl.b64 %rd307, %rd306, 4;
add.s64 %rd309, %rd295, %rd307;
ld.shared.u64 %rd77, [%rd309];
or.b64 %rd310, %rd77, %rd223;
and.b64 %rd311, %rd310, -4294967296;
setp.eq.s64	%p50, %rd311, 0;
@%p50 bra BB109_71;
bra.uni BB109_70;

BB109_71:
cvt.u32.u64	%r153, %rd223;
cvt.u32.u64	%r154, %rd77;
div.u32 %r155, %r154, %r153;
cvt.u64.u32	%rd524, %r155;
bra.uni BB109_72;

BB109_70:
div.s64 %rd524, %rd77, %rd223;

BB109_72:
shl.b64 %rd312, %rd76, 4;
add.s64 %rd314, %rd295, %rd312;
ld.shared.u64 %rd81, [%rd314];
or.b64 %rd315, %rd81, %rd223;
and.b64 %rd316, %rd315, -4294967296;
setp.eq.s64	%p51, %rd316, 0;
@%p51 bra BB109_74;
bra.uni BB109_73;

BB109_74:
cvt.u32.u64	%r156, %rd223;
cvt.u32.u64	%r157, %rd81;
div.u32 %r158, %r157, %r156;
cvt.u64.u32	%rd525, %r158;
bra.uni BB109_75;

BB109_73:
div.s64 %rd525, %rd81, %rd223;

BB109_75:
add.s64 %rd317, %rd76, 1;
setp.lt.s64	%p52, %rd524, %rd525;
selp.b64	%rd526, %rd526, %rd317, %p52;
selp.b64	%rd523, %rd76, %rd523, %p52;
setp.lt.s64	%p53, %rd526, %rd523;
@%p53 bra BB109_69;

BB109_76:
shl.b64 %rd318, %rd5, 4;
add.s64 %rd88, %rd295, %rd318;
add.s64 %rd320, %rd70, %rd5;
sub.s64 %rd89, %rd320, %rd526;
shl.b64 %rd321, %rd89, 4;
add.s64 %rd90, %rd295, %rd321;
shl.b64 %rd322, %rd526, 4;
add.s64 %rd91, %rd295, %rd322;
ld.shared.u64 %rd323, [%rd91];
ld.shared.u32 %r159, [%rd91+8];
ld.shared.v4.u8 {%rs1, %rs2, %rs3, %rs4}, [%rd91+12];
add.u64 %rd324, %SP, 0;
cvta.to.local.u64 %rd325, %rd324;
st.local.v4.u8 [%rd325+12], {%rs1, %rs2, %rs3, %rs4};
st.local.u32 [%rd325+8], %r159;
st.local.u64 [%rd325], %rd323;
ld.shared.u64 %rd326, [%rd90];
ld.shared.u32 %r160, [%rd90+8];
ld.shared.v4.u8 {%rs9, %rs10, %rs11, %rs12}, [%rd90+12];
add.u64 %rd327, %SP, 16;
cvta.to.local.u64 %rd328, %rd327;
st.local.v4.u8 [%rd328+12], {%rs9, %rs10, %rs11, %rs12};
st.local.u32 [%rd328+8], %r160;
st.local.u64 [%rd328], %rd326;
shl.b64 %rd329, %rd69, 4;
add.s64 %rd92, %rd295, %rd329;
mov.pred %p98, -1;
setp.ge.u64	%p55, %rd90, %rd92;
@%p55 bra BB109_85;

mov.pred %p98, 0;
setp.ge.u64	%p57, %rd91, %rd88;
@%p57 bra BB109_85;

ld.local.u64 %rd93, [%rd328];
or.b64 %rd332, %rd93, %rd223;
and.b64 %rd333, %rd332, -4294967296;
setp.eq.s64	%p58, %rd333, 0;
@%p58 bra BB109_80;

div.s64 %rd527, %rd93, %rd223;
bra.uni BB109_81;

BB109_80:
cvt.u32.u64	%r161, %rd223;
cvt.u32.u64	%r162, %rd93;
div.u32 %r163, %r162, %r161;
cvt.u64.u32	%rd527, %r163;

BB109_81:
ld.local.u64 %rd97, [%rd325];
or.b64 %rd336, %rd97, %rd223;
and.b64 %rd337, %rd336, -4294967296;
setp.eq.s64	%p59, %rd337, 0;
@%p59 bra BB109_83;

div.s64 %rd528, %rd97, %rd223;
bra.uni BB109_84;

BB109_83:
cvt.u32.u64	%r164, %rd223;
cvt.u32.u64	%r165, %rd97;
div.u32 %r166, %r165, %r164;
cvt.u64.u32	%rd528, %r166;

BB109_84:
setp.ge.s64	%p98, %rd527, %rd528;

BB109_85:
selp.b64	%rd340, %rd325, %rd328, %p98;
ld.local.u64 %rd101, [%rd340];
ld.local.u32 %r70, [%rd340+8];
@%p98 bra BB109_87;
bra.uni BB109_86;

BB109_87:
mov.u64 %rd560, %rd90;
add.s64 %rd347, %rd322, %rd295;
add.s64 %rd108, %rd347, 16;
mov.u64 %rd582, %rd108;
ld.shared.u64 %rd348, [%rd91+16];
st.local.u64 [%rd325], %rd348;
ld.shared.u32 %r168, [%rd91+24];
st.local.u32 [%rd325+8], %r168;
mov.u64 %rd549, %rd90;
mov.u64 %rd571, %rd108;
bra.uni BB109_88;

BB109_86:
mov.u64 %rd582, %rd91;
add.s64 %rd343, %rd321, %rd295;
add.s64 %rd105, %rd343, 16;
mov.u64 %rd560, %rd105;
ld.shared.u64 %rd344, [%rd90+16];
st.local.u64 [%rd328], %rd344;
ld.shared.u32 %r167, [%rd90+24];
st.local.u32 [%rd328+8], %r167;
mov.u64 %rd549, %rd105;
mov.u64 %rd571, %rd91;

BB109_88:
mov.u64 %rd113, %rd582;
mov.u64 %rd570, %rd571;
mov.u64 %rd111, %rd560;
mov.u64 %rd548, %rd549;
mov.pred %p99, -1;
setp.ge.u64	%p61, %rd548, %rd92;
@%p61 bra BB109_97;

mov.pred %p99, 0;
setp.ge.u64	%p63, %rd570, %rd88;
@%p63 bra BB109_97;

ld.local.u64 %rd114, [%rd328];
or.b64 %rd351, %rd114, %rd223;
and.b64 %rd352, %rd351, -4294967296;
setp.eq.s64	%p64, %rd352, 0;
@%p64 bra BB109_92;

div.s64 %rd529, %rd114, %rd223;
bra.uni BB109_93;

BB109_92:
cvt.u32.u64	%r169, %rd223;
cvt.u32.u64	%r170, %rd114;
div.u32 %r171, %r170, %r169;
cvt.u64.u32	%rd529, %r171;

BB109_93:
ld.local.u64 %rd118, [%rd325];
or.b64 %rd355, %rd118, %rd223;
and.b64 %rd356, %rd355, -4294967296;
setp.eq.s64	%p65, %rd356, 0;
@%p65 bra BB109_95;

div.s64 %rd530, %rd118, %rd223;
bra.uni BB109_96;

BB109_95:
cvt.u32.u64	%r172, %rd223;
cvt.u32.u64	%r173, %rd118;
div.u32 %r174, %r173, %r172;
cvt.u64.u32	%rd530, %r174;

BB109_96:
setp.ge.s64	%p99, %rd529, %rd530;

BB109_97:
selp.b64	%rd361, %rd325, %rd328, %p99;
ld.local.u64 %rd122, [%rd361];
ld.local.u32 %r71, [%rd361+8];
@%p99 bra BB109_99;
bra.uni BB109_98;

BB109_99:
add.s64 %rd570, %rd570, 16;
add.s64 %rd126, %rd113, 16;
ld.shared.u64 %rd363, [%rd113+16];
st.local.u64 [%rd325], %rd363;
ld.shared.u32 %r176, [%rd113+24];
st.local.u32 [%rd325+8], %r176;
mov.u64 %rd559, %rd111;
mov.u64 %rd581, %rd126;
bra.uni BB109_100;

BB109_98:
add.s64 %rd548, %rd548, 16;
add.s64 %rd124, %rd111, 16;
ld.shared.u64 %rd362, [%rd111+16];
st.local.u64 [%rd328], %rd362;
ld.shared.u32 %r175, [%rd111+24];
st.local.u32 [%rd328+8], %r175;
mov.u64 %rd559, %rd124;
mov.u64 %rd581, %rd113;

BB109_100:
mov.u64 %rd130, %rd581;
mov.u64 %rd569, %rd570;
mov.u64 %rd128, %rd559;
mov.u64 %rd547, %rd548;
mov.pred %p100, -1;
setp.ge.u64	%p67, %rd547, %rd92;
@%p67 bra BB109_109;

mov.pred %p100, 0;
setp.ge.u64	%p69, %rd569, %rd88;
@%p69 bra BB109_109;

ld.local.u64 %rd131, [%rd328];
or.b64 %rd366, %rd131, %rd223;
and.b64 %rd367, %rd366, -4294967296;
setp.eq.s64	%p70, %rd367, 0;
@%p70 bra BB109_104;

div.s64 %rd531, %rd131, %rd223;
bra.uni BB109_105;

BB109_104:
cvt.u32.u64	%r177, %rd223;
cvt.u32.u64	%r178, %rd131;
div.u32 %r179, %r178, %r177;
cvt.u64.u32	%rd531, %r179;

BB109_105:
ld.local.u64 %rd135, [%rd325];
or.b64 %rd370, %rd135, %rd223;
and.b64 %rd371, %rd370, -4294967296;
setp.eq.s64	%p71, %rd371, 0;
@%p71 bra BB109_107;

div.s64 %rd532, %rd135, %rd223;
bra.uni BB109_108;

BB109_107:
cvt.u32.u64	%r180, %rd223;
cvt.u32.u64	%r181, %rd135;
div.u32 %r182, %r181, %r180;
cvt.u64.u32	%rd532, %r182;

BB109_108:
setp.ge.s64	%p100, %rd531, %rd532;

BB109_109:
selp.b64	%rd376, %rd325, %rd328, %p100;
ld.local.u64 %rd139, [%rd376];
ld.local.u32 %r72, [%rd376+8];
@%p100 bra BB109_111;
bra.uni BB109_110;

BB109_111:
add.s64 %rd569, %rd569, 16;
add.s64 %rd143, %rd130, 16;
ld.shared.u64 %rd378, [%rd130+16];
st.local.u64 [%rd325], %rd378;
ld.shared.u32 %r184, [%rd130+24];
st.local.u32 [%rd325+8], %r184;
mov.u64 %rd558, %rd128;
mov.u64 %rd580, %rd143;
bra.uni BB109_112;

BB109_110:
add.s64 %rd547, %rd547, 16;
add.s64 %rd141, %rd128, 16;
ld.shared.u64 %rd377, [%rd128+16];
st.local.u64 [%rd328], %rd377;
ld.shared.u32 %r183, [%rd128+24];
st.local.u32 [%rd328+8], %r183;
mov.u64 %rd558, %rd141;
mov.u64 %rd580, %rd130;

BB109_112:
mov.u64 %rd147, %rd580;
mov.u64 %rd568, %rd569;
mov.u64 %rd145, %rd558;
mov.u64 %rd546, %rd547;
mov.pred %p101, -1;
setp.ge.u64	%p73, %rd546, %rd92;
@%p73 bra BB109_121;

mov.pred %p101, 0;
setp.ge.u64	%p75, %rd568, %rd88;
@%p75 bra BB109_121;

ld.local.u64 %rd148, [%rd328];
or.b64 %rd381, %rd148, %rd223;
and.b64 %rd382, %rd381, -4294967296;
setp.eq.s64	%p76, %rd382, 0;
@%p76 bra BB109_116;

div.s64 %rd533, %rd148, %rd223;
bra.uni BB109_117;

BB109_116:
cvt.u32.u64	%r185, %rd223;
cvt.u32.u64	%r186, %rd148;
div.u32 %r187, %r186, %r185;
cvt.u64.u32	%rd533, %r187;

BB109_117:
ld.local.u64 %rd152, [%rd325];
or.b64 %rd385, %rd152, %rd223;
and.b64 %rd386, %rd385, -4294967296;
setp.eq.s64	%p77, %rd386, 0;
@%p77 bra BB109_119;

div.s64 %rd534, %rd152, %rd223;
bra.uni BB109_120;

BB109_119:
cvt.u32.u64	%r188, %rd223;
cvt.u32.u64	%r189, %rd152;
div.u32 %r190, %r189, %r188;
cvt.u64.u32	%rd534, %r190;

BB109_120:
setp.ge.s64	%p101, %rd533, %rd534;

BB109_121:
selp.b64	%rd391, %rd325, %rd328, %p101;
ld.local.u64 %rd156, [%rd391];
ld.local.u32 %r73, [%rd391+8];
@%p101 bra BB109_123;
bra.uni BB109_122;

BB109_123:
add.s64 %rd568, %rd568, 16;
add.s64 %rd160, %rd147, 16;
ld.shared.u64 %rd393, [%rd147+16];
st.local.u64 [%rd325], %rd393;
ld.shared.u32 %r192, [%rd147+24];
st.local.u32 [%rd325+8], %r192;
mov.u64 %rd557, %rd145;
mov.u64 %rd579, %rd160;
bra.uni BB109_124;

BB109_122:
add.s64 %rd546, %rd546, 16;
add.s64 %rd158, %rd145, 16;
ld.shared.u64 %rd392, [%rd145+16];
st.local.u64 [%rd328], %rd392;
ld.shared.u32 %r191, [%rd145+24];
st.local.u32 [%rd328+8], %r191;
mov.u64 %rd557, %rd158;
mov.u64 %rd579, %rd147;

BB109_124:
mov.u64 %rd164, %rd579;
mov.u64 %rd567, %rd568;
mov.u64 %rd162, %rd557;
mov.u64 %rd545, %rd546;
mov.pred %p102, -1;
setp.ge.u64	%p79, %rd545, %rd92;
@%p79 bra BB109_133;

mov.pred %p102, 0;
setp.ge.u64	%p81, %rd567, %rd88;
@%p81 bra BB109_133;

ld.local.u64 %rd165, [%rd328];
or.b64 %rd396, %rd165, %rd223;
and.b64 %rd397, %rd396, -4294967296;
setp.eq.s64	%p82, %rd397, 0;
@%p82 bra BB109_128;

div.s64 %rd535, %rd165, %rd223;
bra.uni BB109_129;

BB109_128:
cvt.u32.u64	%r193, %rd223;
cvt.u32.u64	%r194, %rd165;
div.u32 %r195, %r194, %r193;
cvt.u64.u32	%rd535, %r195;

BB109_129:
ld.local.u64 %rd169, [%rd325];
or.b64 %rd400, %rd169, %rd223;
and.b64 %rd401, %rd400, -4294967296;
setp.eq.s64	%p83, %rd401, 0;
@%p83 bra BB109_131;

div.s64 %rd536, %rd169, %rd223;
bra.uni BB109_132;

BB109_131:
cvt.u32.u64	%r196, %rd223;
cvt.u32.u64	%r197, %rd169;
div.u32 %r198, %r197, %r196;
cvt.u64.u32	%rd536, %r198;

BB109_132:
setp.ge.s64	%p102, %rd535, %rd536;

BB109_133:
selp.b64	%rd406, %rd325, %rd328, %p102;
ld.local.u64 %rd173, [%rd406];
ld.local.u32 %r74, [%rd406+8];
@%p102 bra BB109_135;
bra.uni BB109_134;

BB109_135:
add.s64 %rd567, %rd567, 16;
add.s64 %rd177, %rd164, 16;
ld.shared.u64 %rd408, [%rd164+16];
st.local.u64 [%rd325], %rd408;
ld.shared.u32 %r200, [%rd164+24];
st.local.u32 [%rd325+8], %r200;
mov.u64 %rd556, %rd162;
mov.u64 %rd578, %rd177;
bra.uni BB109_136;

BB109_134:
add.s64 %rd545, %rd545, 16;
add.s64 %rd175, %rd162, 16;
ld.shared.u64 %rd407, [%rd162+16];
st.local.u64 [%rd328], %rd407;
ld.shared.u32 %r199, [%rd162+24];
st.local.u32 [%rd328+8], %r199;
mov.u64 %rd556, %rd175;
mov.u64 %rd578, %rd164;

BB109_136:
mov.u64 %rd181, %rd578;
mov.u64 %rd566, %rd567;
mov.u64 %rd179, %rd556;
mov.u64 %rd544, %rd545;
mov.pred %p103, -1;
setp.ge.u64	%p85, %rd544, %rd92;
@%p85 bra BB109_145;

mov.pred %p103, 0;
setp.ge.u64	%p87, %rd566, %rd88;
@%p87 bra BB109_145;

ld.local.u64 %rd182, [%rd328];
or.b64 %rd411, %rd182, %rd223;
and.b64 %rd412, %rd411, -4294967296;
setp.eq.s64	%p88, %rd412, 0;
@%p88 bra BB109_140;

div.s64 %rd537, %rd182, %rd223;
bra.uni BB109_141;

BB109_140:
cvt.u32.u64	%r201, %rd223;
cvt.u32.u64	%r202, %rd182;
div.u32 %r203, %r202, %r201;
cvt.u64.u32	%rd537, %r203;

BB109_141:
ld.local.u64 %rd186, [%rd325];
or.b64 %rd415, %rd186, %rd223;
and.b64 %rd416, %rd415, -4294967296;
setp.eq.s64	%p89, %rd416, 0;
@%p89 bra BB109_143;

div.s64 %rd538, %rd186, %rd223;
bra.uni BB109_144;

BB109_143:
cvt.u32.u64	%r204, %rd223;
cvt.u32.u64	%r205, %rd186;
div.u32 %r206, %r205, %r204;
cvt.u64.u32	%rd538, %r206;

BB109_144:
setp.ge.s64	%p103, %rd537, %rd538;

BB109_145:
selp.b64	%rd421, %rd325, %rd328, %p103;
ld.local.u64 %rd190, [%rd421];
ld.local.u32 %r75, [%rd421+8];
@%p103 bra BB109_147;
bra.uni BB109_146;

BB109_147:
add.s64 %rd566, %rd566, 16;
add.s64 %rd194, %rd181, 16;
ld.shared.u64 %rd425, [%rd181+16];
st.local.u64 [%rd325], %rd425;
ld.shared.u32 %r208, [%rd181+24];
st.local.u32 [%rd325+8], %r208;
mov.u64 %rd555, %rd179;
mov.u64 %rd577, %rd194;
bra.uni BB109_148;

BB109_146:
add.s64 %rd544, %rd544, 16;
add.s64 %rd192, %rd179, 16;
ld.shared.u64 %rd422, [%rd179+16];
st.local.u64 [%rd328], %rd422;
ld.shared.u32 %r207, [%rd179+24];
st.local.u32 [%rd328+8], %r207;
mov.u64 %rd555, %rd192;
mov.u64 %rd577, %rd181;

BB109_148:
mov.pred %p104, -1;
setp.ge.u64	%p91, %rd544, %rd92;
@%p91 bra BB109_157;

mov.pred %p104, 0;
setp.ge.u64	%p93, %rd566, %rd88;
@%p93 bra BB109_157;

ld.local.u64 %rd199, [%rd328];
or.b64 %rd433, %rd199, %rd223;
and.b64 %rd434, %rd433, -4294967296;
setp.eq.s64	%p94, %rd434, 0;
@%p94 bra BB109_152;

div.s64 %rd583, %rd199, %rd223;
bra.uni BB109_153;

BB109_152:
cvt.u32.u64	%r209, %rd223;
cvt.u32.u64	%r210, %rd199;
div.u32 %r211, %r210, %r209;
cvt.u64.u32	%rd583, %r211;

BB109_153:
ld.local.u64 %rd203, [%rd325];
or.b64 %rd437, %rd203, %rd223;
and.b64 %rd438, %rd437, -4294967296;
setp.eq.s64	%p95, %rd438, 0;
@%p95 bra BB109_155;

div.s64 %rd584, %rd203, %rd223;
bra.uni BB109_156;

BB109_155:
cvt.u32.u64	%r212, %rd223;
cvt.u32.u64	%r213, %rd203;
div.u32 %r214, %r213, %r212;
cvt.u64.u32	%rd584, %r214;

BB109_156:
setp.ge.s64	%p104, %rd583, %rd584;

BB109_157:
selp.b64	%rd443, %rd325, %rd328, %p104;
ld.local.u64 %rd207, [%rd443];
ld.local.u32 %r76, [%rd443+8];
@%p104 bra BB109_159;
bra.uni BB109_158;

BB109_159:
ld.shared.u64 %rd447, [%rd577+16];
st.local.u64 [%rd325], %rd447;
ld.shared.u32 %r216, [%rd577+24];
st.local.u32 [%rd325+8], %r216;
bra.uni BB109_160;

BB109_158:
ld.shared.u64 %rd444, [%rd555+16];
st.local.u64 [%rd328], %rd444;
ld.shared.u32 %r215, [%rd555+24];
st.local.u32 [%rd328+8], %r215;

BB109_160:
bar.sync 0;
mul.wide.u32 %rd450, %r152, 16;
add.s64 %rd452, %rd295, %rd450;
st.shared.u64 [%rd452], %rd101;
st.shared.u64 [%rd452+16], %rd122;
st.shared.u64 [%rd452+32], %rd139;
st.shared.u64 [%rd452+48], %rd156;
st.shared.u64 [%rd452+64], %rd173;
st.shared.u64 [%rd452+80], %rd190;
st.shared.u64 [%rd452+96], %rd207;
st.shared.u32 [%rd452+8], %r70;
st.shared.u32 [%rd452+24], %r71;
st.shared.u32 [%rd452+40], %r72;
st.shared.u32 [%rd452+56], %r73;
st.shared.u32 [%rd452+72], %r74;
st.shared.u32 [%rd452+88], %r75;
st.shared.u32 [%rd452+104], %r76;
bar.sync 0;
setp.ge.s64	%p96, %rd587, %rd69;
@%p96 bra BB109_163;

cvta.to.global.u64 %rd453, %rd222;
cvt.u64.u32	%rd454, %r13;
mul.wide.u32 %rd455, %r13, 16;
add.s64 %rd586, %rd295, %rd455;
mul.wide.u32 %rd457, %r79, 1792;
add.s64 %rd458, %rd457, %rd454;
shl.b64 %rd459, %rd458, 4;
add.s64 %rd585, %rd453, %rd459;

BB109_162:
ld.shared.u64 %rd460, [%rd586];
st.global.u64 [%rd585], %rd460;
ld.shared.u32 %r220, [%rd586+8];
st.global.u32 [%rd585+8], %r220;
add.s64 %rd586, %rd586, 4096;
add.s64 %rd585, %rd585, 4096;
add.s64 %rd587, %rd587, 256;
setp.lt.s64	%p97, %rd587, %rd69;
@%p97 bra BB109_162;

BB109_163:
bar.sync 0;
ret;
}


.visible .entry _ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24virtualized_smem_closureINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEElNS_6detail15normal_iteratorINS_7pointerINS_5tupleIliNS_9null_typeESE_SE_SE_SE_SE_SE_SE_EENSA_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESK_EEEENSB_INSC_IlSJ_SK_SK_EEEENS_12zip_iteratorINSD_INS_10device_ptrIlEENSQ_IiEESE_SE_SE_SE_SE_SE_SE_SE_EEEENSA_13compare_firstI9SliceCompEEEEPSF_EEEEvT_(
.param .align 8 .b8 _ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24virtualized_smem_closureINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEElNS_6detail15normal_iteratorINS_7pointerINS_5tupleIliNS_9null_typeESE_SE_SE_SE_SE_SE_SE_EENSA_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESK_EEEENSB_INSC_IlSJ_SK_SK_EEEENS_12zip_iteratorINSD_INS_10device_ptrIlEENSQ_IiEESE_SE_SE_SE_SE_SE_SE_SE_EEEENSA_13compare_firstI9SliceCompEEEEPSF_EEEEvT__param_0[72]
)
.maxntid 256, 1, 1
.minnctapersm 1
{
.local .align 8 .b8 __local_depot110[32];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<109>;
.reg .b16 %rs<19>;
.reg .b32 %r<297>;
.reg .b64 %rd<638>;


mov.u64 %rd637, __local_depot110;
cvta.local.u64 %SP, %rd637;
ld.param.u64 %rd231, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24virtualized_smem_closureINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEElNS_6detail15normal_iteratorINS_7pointerINS_5tupleIliNS_9null_typeESE_SE_SE_SE_SE_SE_SE_EENSA_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESK_EEEENSB_INSC_IlSJ_SK_SK_EEEENS_12zip_iteratorINSD_INS_10device_ptrIlEENSQ_IiEESE_SE_SE_SE_SE_SE_SE_SE_EEEENSA_13compare_firstI9SliceCompEEEEPSF_EEEEvT__param_0+56];
ld.param.u64 %rd230, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24virtualized_smem_closureINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEElNS_6detail15normal_iteratorINS_7pointerINS_5tupleIliNS_9null_typeESE_SE_SE_SE_SE_SE_SE_EENSA_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESK_EEEENSB_INSC_IlSJ_SK_SK_EEEENS_12zip_iteratorINSD_INS_10device_ptrIlEENSQ_IiEESE_SE_SE_SE_SE_SE_SE_SE_EEEENSA_13compare_firstI9SliceCompEEEEPSF_EEEEvT__param_0+48];
ld.param.u64 %rd229, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24virtualized_smem_closureINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEElNS_6detail15normal_iteratorINS_7pointerINS_5tupleIliNS_9null_typeESE_SE_SE_SE_SE_SE_SE_EENSA_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESK_EEEENSB_INSC_IlSJ_SK_SK_EEEENS_12zip_iteratorINSD_INS_10device_ptrIlEENSQ_IiEESE_SE_SE_SE_SE_SE_SE_SE_EEEENSA_13compare_firstI9SliceCompEEEEPSF_EEEEvT__param_0+40];
ld.param.u64 %rd228, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24virtualized_smem_closureINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEElNS_6detail15normal_iteratorINS_7pointerINS_5tupleIliNS_9null_typeESE_SE_SE_SE_SE_SE_SE_EENSA_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESK_EEEENSB_INSC_IlSJ_SK_SK_EEEENS_12zip_iteratorINSD_INS_10device_ptrIlEENSQ_IiEESE_SE_SE_SE_SE_SE_SE_SE_EEEENSA_13compare_firstI9SliceCompEEEEPSF_EEEEvT__param_0+32];
ld.param.u64 %rd224, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24virtualized_smem_closureINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEElNS_6detail15normal_iteratorINS_7pointerINS_5tupleIliNS_9null_typeESE_SE_SE_SE_SE_SE_SE_EENSA_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESK_EEEENSB_INSC_IlSJ_SK_SK_EEEENS_12zip_iteratorINSD_INS_10device_ptrIlEENSQ_IiEESE_SE_SE_SE_SE_SE_SE_SE_EEEENSA_13compare_firstI9SliceCompEEEEPSF_EEEEvT__param_0];
ld.param.u64 %rd226, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24virtualized_smem_closureINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEElNS_6detail15normal_iteratorINS_7pointerINS_5tupleIliNS_9null_typeESE_SE_SE_SE_SE_SE_SE_EENSA_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESK_EEEENSB_INSC_IlSJ_SK_SK_EEEENS_12zip_iteratorINSD_INS_10device_ptrIlEENSQ_IiEESE_SE_SE_SE_SE_SE_SE_SE_EEEENSA_13compare_firstI9SliceCompEEEEPSF_EEEEvT__param_0+16];
ld.param.u64 %rd232, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24virtualized_smem_closureINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEElNS_6detail15normal_iteratorINS_7pointerINS_5tupleIliNS_9null_typeESE_SE_SE_SE_SE_SE_SE_EENSA_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESK_EEEENSB_INSC_IlSJ_SK_SK_EEEENS_12zip_iteratorINSD_INS_10device_ptrIlEENSQ_IiEESE_SE_SE_SE_SE_SE_SE_SE_EEEENSA_13compare_firstI9SliceCompEEEEPSF_EEEEvT__param_0+64];
ld.param.u64 %rd227, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24virtualized_smem_closureINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEElNS_6detail15normal_iteratorINS_7pointerINS_5tupleIliNS_9null_typeESE_SE_SE_SE_SE_SE_SE_EENSA_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESK_EEEENSB_INSC_IlSJ_SK_SK_EEEENS_12zip_iteratorINSD_INS_10device_ptrIlEENSQ_IiEESE_SE_SE_SE_SE_SE_SE_SE_EEEENSA_13compare_firstI9SliceCompEEEEPSF_EEEEvT__param_0+24];
ld.param.u64 %rd225, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24virtualized_smem_closureINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEElNS_6detail15normal_iteratorINS_7pointerINS_5tupleIliNS_9null_typeESE_SE_SE_SE_SE_SE_SE_EENSA_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESK_EEEENSB_INSC_IlSJ_SK_SK_EEEENS_12zip_iteratorINSD_INS_10device_ptrIlEENSQ_IiEESE_SE_SE_SE_SE_SE_SE_SE_EEEENSA_13compare_firstI9SliceCompEEEEPSF_EEEEvT__param_0+8];
cvta.to.global.u64 %rd1, %rd225;
cvta.to.global.u64 %rd233, %rd227;
cvta.to.global.u64 %rd2, %rd232;
mov.u32 %r78, %ctaid.x;
cvt.u32.u64	%r1, %rd226;
cvt.u32.u64	%r79, %rd224;
mul.wide.u32 %rd234, %r78, 8;
add.s64 %rd235, %rd233, %rd234;
ld.global.u32 %r2, [%rd235];
ld.global.u32 %r80, [%rd235+8];
neg.s32 %r81, %r79;
and.b32 %r3, %r78, %r81;
shr.s32 %r4, %r79, 1;
mul.lo.s32 %r5, %r3, 1792;
add.s32 %r82, %r80, %r5;
min.s32 %r234, %r82, %r1;
add.s32 %r83, %r78, %r4;
mul.lo.s32 %r84, %r83, 1792;
sub.s32 %r85, %r84, %r2;
min.s32 %r7, %r85, %r1;
add.s32 %r86, %r84, 1792;
sub.s32 %r87, %r86, %r80;
min.s32 %r233, %r87, %r1;
add.s32 %r88, %r79, -1;
and.b32 %r89, %r78, %r88;
setp.ne.s32	%p15, %r88, %r89;
@%p15 bra BB110_2;

add.s32 %r90, %r3, %r4;
mul.lo.s32 %r91, %r90, 1792;
min.s32 %r234, %r91, %r1;
mad.lo.s32 %r92, %r4, 2, %r3;
mul.lo.s32 %r93, %r92, 1792;
min.s32 %r233, %r93, %r1;

BB110_2:
add.s32 %r94, %r5, %r2;
cvt.s64.s32	%rd236, %r233;
cvt.s64.s32	%rd3, %r7;
sub.s64 %rd4, %rd236, %rd3;
cvt.s64.s32	%rd237, %r234;
cvt.s64.s32	%rd238, %r94;
sub.s64 %rd5, %rd237, %rd238;
setp.gt.s64	%p16, %rd5, 1791;
mov.u32 %r13, %tid.x;
cvt.u64.u32	%rd636, %r13;
add.s64 %rd239, %rd636, %rd238;
shl.b64 %rd240, %rd239, 4;
add.s64 %rd7, %rd1, %rd240;
@%p16 bra BB110_17;
bra.uni BB110_3;

BB110_17:
ld.global.u64 %rd521, [%rd7];
ld.global.u32 %r253, [%rd7+8];
ld.global.u64 %rd522, [%rd7+4096];
ld.global.u32 %r255, [%rd7+4104];
ld.global.u64 %rd524, [%rd7+8192];
ld.global.u32 %r256, [%rd7+8200];
ld.global.u64 %rd525, [%rd7+12288];
ld.global.u32 %r258, [%rd7+12296];
ld.global.u64 %rd527, [%rd7+16384];
ld.global.u32 %r259, [%rd7+16392];
ld.global.u64 %rd526, [%rd7+20480];
ld.global.u32 %r257, [%rd7+20488];
ld.global.u64 %rd523, [%rd7+24576];
ld.global.u32 %r254, [%rd7+24584];
bra.uni BB110_18;

BB110_3:
mov.u64 %rd241, 0;
mov.u32 %r95, 0;
setp.ge.s64	%p17, %rd636, %rd5;
mov.u32 %r265, %r95;
mov.u64 %rd533, %rd241;
@%p17 bra BB110_5;

ld.global.u64 %rd8, [%rd7];
ld.global.u32 %r14, [%rd7+8];
mov.u32 %r265, %r14;
mov.u64 %rd533, %rd8;

BB110_5:
mov.u64 %rd509, %rd533;
mov.u64 %rd521, %rd509;
mov.u32 %r241, %r265;
mov.u32 %r253, %r241;
cvt.u32.u64	%r97, %rd636;
add.s32 %r98, %r97, 256;
cvt.u64.u32	%rd243, %r98;
setp.ge.s64	%p18, %rd243, %rd5;
mov.u32 %r264, %r95;
mov.u64 %rd532, %rd241;
@%p18 bra BB110_7;

ld.global.u64 %rd532, [%rd7+4096];
ld.global.u32 %r264, [%rd7+4104];

BB110_7:
mov.u64 %rd522, %rd532;
mov.u32 %r255, %r264;
add.s32 %r100, %r13, 512;
cvt.u64.u32	%rd245, %r100;
setp.ge.s64	%p19, %rd245, %rd5;
mov.u32 %r263, %r95;
mov.u64 %rd531, %rd241;
@%p19 bra BB110_9;

ld.global.u64 %rd531, [%rd7+8192];
ld.global.u32 %r263, [%rd7+8200];

BB110_9:
mov.u64 %rd524, %rd531;
mov.u32 %r256, %r263;
add.s32 %r102, %r13, 768;
cvt.u64.u32	%rd247, %r102;
setp.ge.s64	%p20, %rd247, %rd5;
mov.u32 %r262, %r95;
mov.u64 %rd530, %rd241;
@%p20 bra BB110_11;

ld.global.u64 %rd530, [%rd7+12288];
ld.global.u32 %r262, [%rd7+12296];

BB110_11:
mov.u64 %rd525, %rd530;
mov.u32 %r258, %r262;
add.s32 %r104, %r13, 1024;
cvt.u64.u32	%rd249, %r104;
setp.ge.s64	%p21, %rd249, %rd5;
mov.u32 %r261, %r95;
mov.u64 %rd529, %rd241;
@%p21 bra BB110_13;

ld.global.u64 %rd529, [%rd7+16384];
ld.global.u32 %r261, [%rd7+16392];

BB110_13:
mov.u64 %rd527, %rd529;
mov.u32 %r259, %r261;
add.s32 %r106, %r13, 1280;
cvt.u64.u32	%rd251, %r106;
setp.ge.s64	%p22, %rd251, %rd5;
mov.u32 %r260, %r95;
mov.u64 %rd528, %rd241;
@%p22 bra BB110_15;

ld.global.u64 %rd528, [%rd7+20480];
ld.global.u32 %r260, [%rd7+20488];

BB110_15:
mov.u64 %rd526, %rd528;
mov.u32 %r257, %r260;
add.s32 %r108, %r13, 1536;
cvt.u64.u32	%rd253, %r108;
setp.ge.s64	%p23, %rd253, %rd5;
mov.u32 %r254, %r95;
mov.u64 %rd523, %rd241;
@%p23 bra BB110_18;

ld.global.u64 %rd523, [%rd7+24576];
ld.global.u32 %r254, [%rd7+24584];

BB110_18:
@%p16 bra BB110_33;
bra.uni BB110_19;

BB110_33:
cvt.u64.u32	%rd303, %r13;
cvt.u64.u32	%rd304, %r78;
mul.lo.s64 %rd305, %rd304, %rd231;
add.s64 %rd306, %rd303, %rd305;
shl.b64 %rd307, %rd306, 4;
add.s64 %rd308, %rd2, %rd307;
st.global.u64 [%rd308], %rd521;
st.global.u64 [%rd308+4096], %rd522;
st.global.u64 [%rd308+8192], %rd524;
st.global.u64 [%rd308+12288], %rd525;
st.global.u64 [%rd308+16384], %rd527;
st.global.u64 [%rd308+20480], %rd526;
st.global.u64 [%rd308+24576], %rd523;
st.global.u32 [%rd308+8], %r253;
st.global.u32 [%rd308+4104], %r255;
st.global.u32 [%rd308+8200], %r256;
st.global.u32 [%rd308+12296], %r258;
st.global.u32 [%rd308+16392], %r259;
st.global.u32 [%rd308+20488], %r257;
st.global.u32 [%rd308+24584], %r254;
bra.uni BB110_34;

BB110_19:
setp.ge.s64	%p25, %rd636, %rd5;
@%p25 bra BB110_21;

cvt.u64.u32	%rd256, %r78;
mul.lo.s64 %rd257, %rd256, %rd231;
add.s64 %rd258, %rd636, %rd257;
shl.b64 %rd259, %rd258, 4;
add.s64 %rd260, %rd2, %rd259;
st.global.u64 [%rd260], %rd521;
st.global.u32 [%rd260+8], %r253;

BB110_21:
add.s32 %r113, %r13, 256;
cvt.u64.u32	%rd261, %r113;
setp.ge.s64	%p26, %rd261, %rd5;
@%p26 bra BB110_23;

cvt.u64.u32	%rd263, %r78;
mul.lo.s64 %rd264, %rd263, %rd231;
add.s64 %rd265, %rd636, %rd264;
shl.b64 %rd266, %rd265, 4;
add.s64 %rd267, %rd2, %rd266;
st.global.u64 [%rd267+4096], %rd522;
st.global.u32 [%rd267+4104], %r255;

BB110_23:
add.s32 %r117, %r13, 512;
cvt.u64.u32	%rd268, %r117;
setp.ge.s64	%p27, %rd268, %rd5;
@%p27 bra BB110_25;

cvt.u64.u32	%rd270, %r78;
mul.lo.s64 %rd271, %rd270, %rd231;
add.s64 %rd272, %rd636, %rd271;
shl.b64 %rd273, %rd272, 4;
add.s64 %rd274, %rd2, %rd273;
st.global.u64 [%rd274+8192], %rd524;
st.global.u32 [%rd274+8200], %r256;

BB110_25:
add.s32 %r121, %r13, 768;
cvt.u64.u32	%rd275, %r121;
setp.ge.s64	%p28, %rd275, %rd5;
@%p28 bra BB110_27;

cvt.u64.u32	%rd277, %r78;
mul.lo.s64 %rd278, %rd277, %rd231;
add.s64 %rd279, %rd636, %rd278;
shl.b64 %rd280, %rd279, 4;
add.s64 %rd281, %rd2, %rd280;
st.global.u64 [%rd281+12288], %rd525;
st.global.u32 [%rd281+12296], %r258;

BB110_27:
add.s32 %r125, %r13, 1024;
cvt.u64.u32	%rd282, %r125;
setp.ge.s64	%p29, %rd282, %rd5;
@%p29 bra BB110_29;

cvt.u64.u32	%rd284, %r78;
mul.lo.s64 %rd285, %rd284, %rd231;
add.s64 %rd286, %rd636, %rd285;
shl.b64 %rd287, %rd286, 4;
add.s64 %rd288, %rd2, %rd287;
st.global.u64 [%rd288+16384], %rd527;
st.global.u32 [%rd288+16392], %r259;

BB110_29:
add.s32 %r129, %r13, 1280;
cvt.u64.u32	%rd289, %r129;
setp.ge.s64	%p30, %rd289, %rd5;
@%p30 bra BB110_31;

cvt.u64.u32	%rd291, %r78;
mul.lo.s64 %rd292, %rd291, %rd231;
add.s64 %rd293, %rd636, %rd292;
shl.b64 %rd294, %rd293, 4;
add.s64 %rd295, %rd2, %rd294;
st.global.u64 [%rd295+20480], %rd526;
st.global.u32 [%rd295+20488], %r257;

BB110_31:
add.s32 %r133, %r13, 1536;
cvt.u64.u32	%rd296, %r133;
setp.ge.s64	%p31, %rd296, %rd5;
@%p31 bra BB110_34;

cvt.u64.u32	%rd298, %r78;
mul.lo.s64 %rd299, %rd298, %rd231;
add.s64 %rd300, %rd636, %rd299;
shl.b64 %rd301, %rd300, 4;
add.s64 %rd302, %rd2, %rd301;
st.global.u64 [%rd302+24576], %rd523;
st.global.u32 [%rd302+24584], %r254;

BB110_34:
cvt.u64.u32	%rd309, %r78;
mul.lo.s64 %rd310, %rd309, %rd231;
add.s64 %rd36, %rd5, %rd310;
add.s64 %rd311, %rd636, %rd3;
shl.b64 %rd312, %rd311, 4;
add.s64 %rd38, %rd1, %rd312;
setp.gt.s64	%p32, %rd4, 1791;
@%p32 bra BB110_49;
bra.uni BB110_35;

BB110_49:
ld.global.u64 %rd552, [%rd38];
ld.global.u32 %r284, [%rd38+8];
ld.global.u64 %rd553, [%rd38+4096];
ld.global.u32 %r286, [%rd38+4104];
ld.global.u64 %rd555, [%rd38+8192];
ld.global.u32 %r287, [%rd38+8200];
ld.global.u64 %rd556, [%rd38+12288];
ld.global.u32 %r289, [%rd38+12296];
ld.global.u64 %rd558, [%rd38+16384];
ld.global.u32 %r290, [%rd38+16392];
ld.global.u64 %rd557, [%rd38+20480];
ld.global.u32 %r288, [%rd38+20488];
ld.global.u64 %rd554, [%rd38+24576];
ld.global.u32 %r285, [%rd38+24584];
bra.uni BB110_50;

BB110_35:
mov.u64 %rd313, 0;
mov.u32 %r139, 0;
setp.ge.s64	%p33, %rd636, %rd4;
mov.u32 %r296, %r139;
mov.u64 %rd564, %rd313;
@%p33 bra BB110_37;

ld.global.u64 %rd39, [%rd38];
ld.global.u32 %r42, [%rd38+8];
mov.u32 %r296, %r42;
mov.u64 %rd564, %rd39;

BB110_37:
mov.u64 %rd540, %rd564;
mov.u64 %rd552, %rd540;
mov.u32 %r272, %r296;
mov.u32 %r284, %r272;
cvt.u32.u64	%r141, %rd636;
add.s32 %r142, %r141, 256;
cvt.u64.u32	%rd315, %r142;
setp.ge.s64	%p34, %rd315, %rd4;
mov.u32 %r295, %r139;
mov.u64 %rd563, %rd313;
@%p34 bra BB110_39;

ld.global.u64 %rd563, [%rd38+4096];
ld.global.u32 %r295, [%rd38+4104];

BB110_39:
mov.u64 %rd553, %rd563;
mov.u32 %r286, %r295;
add.s32 %r144, %r13, 512;
cvt.u64.u32	%rd317, %r144;
setp.ge.s64	%p35, %rd317, %rd4;
mov.u32 %r294, %r139;
mov.u64 %rd562, %rd313;
@%p35 bra BB110_41;

ld.global.u64 %rd562, [%rd38+8192];
ld.global.u32 %r294, [%rd38+8200];

BB110_41:
mov.u64 %rd555, %rd562;
mov.u32 %r287, %r294;
add.s32 %r146, %r13, 768;
cvt.u64.u32	%rd319, %r146;
setp.ge.s64	%p36, %rd319, %rd4;
mov.u32 %r293, %r139;
mov.u64 %rd561, %rd313;
@%p36 bra BB110_43;

ld.global.u64 %rd561, [%rd38+12288];
ld.global.u32 %r293, [%rd38+12296];

BB110_43:
mov.u64 %rd556, %rd561;
mov.u32 %r289, %r293;
add.s32 %r148, %r13, 1024;
cvt.u64.u32	%rd321, %r148;
setp.ge.s64	%p37, %rd321, %rd4;
mov.u32 %r292, %r139;
mov.u64 %rd560, %rd313;
@%p37 bra BB110_45;

ld.global.u64 %rd560, [%rd38+16384];
ld.global.u32 %r292, [%rd38+16392];

BB110_45:
mov.u64 %rd558, %rd560;
mov.u32 %r290, %r292;
add.s32 %r150, %r13, 1280;
cvt.u64.u32	%rd323, %r150;
setp.ge.s64	%p38, %rd323, %rd4;
mov.u32 %r291, %r139;
mov.u64 %rd559, %rd313;
@%p38 bra BB110_47;

ld.global.u64 %rd559, [%rd38+20480];
ld.global.u32 %r291, [%rd38+20488];

BB110_47:
mov.u64 %rd557, %rd559;
mov.u32 %r288, %r291;
add.s32 %r152, %r13, 1536;
cvt.u64.u32	%rd325, %r152;
setp.ge.s64	%p39, %rd325, %rd4;
mov.u32 %r285, %r139;
mov.u64 %rd554, %rd313;
@%p39 bra BB110_50;

ld.global.u64 %rd554, [%rd38+24576];
ld.global.u32 %r285, [%rd38+24584];

BB110_50:
add.s64 %rd326, %rd636, %rd36;
shl.b64 %rd327, %rd326, 4;
add.s64 %rd67, %rd2, %rd327;
@%p32 bra BB110_65;
bra.uni BB110_51;

BB110_65:
st.global.u64 [%rd67], %rd552;
st.global.u64 [%rd67+4096], %rd553;
st.global.u64 [%rd67+8192], %rd555;
st.global.u64 [%rd67+12288], %rd556;
st.global.u64 [%rd67+16384], %rd558;
st.global.u64 [%rd67+20480], %rd557;
st.global.u64 [%rd67+24576], %rd554;
st.global.u32 [%rd67+8], %r284;
st.global.u32 [%rd67+4104], %r286;
st.global.u32 [%rd67+8200], %r287;
st.global.u32 [%rd67+12296], %r289;
st.global.u32 [%rd67+16392], %r290;
st.global.u32 [%rd67+20488], %r288;
bra.uni BB110_66;

BB110_51:
setp.ge.s64	%p41, %rd636, %rd4;
@%p41 bra BB110_53;

st.global.u64 [%rd67], %rd552;
st.global.u32 [%rd67+8], %r284;

BB110_53:
cvt.u32.u64	%r153, %rd636;
add.s32 %r154, %r153, 256;
cvt.u64.u32	%rd328, %r154;
setp.ge.s64	%p42, %rd328, %rd4;
@%p42 bra BB110_55;

st.global.u64 [%rd67+4096], %rd553;
st.global.u32 [%rd67+4104], %r286;

BB110_55:
add.s32 %r155, %r13, 512;
cvt.u64.u32	%rd329, %r155;
setp.ge.s64	%p43, %rd329, %rd4;
@%p43 bra BB110_57;

st.global.u64 [%rd67+8192], %rd555;
st.global.u32 [%rd67+8200], %r287;

BB110_57:
add.s32 %r156, %r13, 768;
cvt.u64.u32	%rd330, %r156;
setp.ge.s64	%p44, %rd330, %rd4;
@%p44 bra BB110_59;

st.global.u64 [%rd67+12288], %rd556;
st.global.u32 [%rd67+12296], %r289;

BB110_59:
add.s32 %r157, %r13, 1024;
cvt.u64.u32	%rd331, %r157;
setp.ge.s64	%p45, %rd331, %rd4;
@%p45 bra BB110_61;

st.global.u64 [%rd67+16384], %rd558;
st.global.u32 [%rd67+16392], %r290;

BB110_61:
add.s32 %r158, %r13, 1280;
cvt.u64.u32	%rd332, %r158;
setp.ge.s64	%p46, %rd332, %rd4;
@%p46 bra BB110_63;

st.global.u64 [%rd67+20480], %rd557;
st.global.u32 [%rd67+20488], %r288;

BB110_63:
add.s32 %r159, %r13, 1536;
cvt.u64.u32	%rd333, %r159;
setp.ge.s64	%p47, %rd333, %rd4;
@%p47 bra BB110_67;

st.global.u64 [%rd67+24576], %rd554;

BB110_66:
st.global.u32 [%rd67+24584], %r285;

BB110_67:
bar.sync 0;
mul.lo.s32 %r161, %r13, 7;
cvt.u64.u32	%rd334, %r161;
add.s64 %rd69, %rd5, %rd4;
min.s64 %rd70, %rd334, %rd69;
setp.lt.s64	%p48, %rd70, %rd4;
sub.s64 %rd335, %rd70, %rd4;
selp.b64	%rd568, 0, %rd335, %p48;
min.s64 %rd565, %rd5, %rd70;
setp.ge.s64	%p49, %rd568, %rd565;
@%p49 bra BB110_76;

add.s64 %rd336, %rd36, %rd70;
add.s64 %rd73, %rd336, -1;

BB110_69:
add.s64 %rd338, %rd565, %rd568;
shr.s64 %rd77, %rd338, 1;
sub.s64 %rd339, %rd73, %rd77;
shl.b64 %rd340, %rd339, 4;
add.s64 %rd341, %rd2, %rd340;
ld.global.u64 %rd78, [%rd341];
or.b64 %rd342, %rd78, %rd230;
and.b64 %rd343, %rd342, -4294967296;
setp.eq.s64	%p50, %rd343, 0;
@%p50 bra BB110_71;
bra.uni BB110_70;

BB110_71:
cvt.u32.u64	%r163, %rd230;
cvt.u32.u64	%r164, %rd78;
div.u32 %r165, %r164, %r163;
cvt.u64.u32	%rd566, %r165;
bra.uni BB110_72;

BB110_70:
div.s64 %rd566, %rd78, %rd230;

BB110_72:
add.s64 %rd344, %rd77, %rd310;
shl.b64 %rd345, %rd344, 4;
add.s64 %rd346, %rd2, %rd345;
ld.global.u64 %rd82, [%rd346];
or.b64 %rd347, %rd82, %rd230;
and.b64 %rd348, %rd347, -4294967296;
setp.eq.s64	%p51, %rd348, 0;
@%p51 bra BB110_74;
bra.uni BB110_73;

BB110_74:
cvt.u32.u64	%r166, %rd230;
cvt.u32.u64	%r167, %rd82;
div.u32 %r168, %r167, %r166;
cvt.u64.u32	%rd567, %r168;
bra.uni BB110_75;

BB110_73:
div.s64 %rd567, %rd82, %rd230;

BB110_75:
add.s64 %rd349, %rd77, 1;
setp.lt.s64	%p52, %rd566, %rd567;
selp.b64	%rd568, %rd568, %rd349, %p52;
selp.b64	%rd565, %rd77, %rd565, %p52;
setp.lt.s64	%p53, %rd568, %rd565;
@%p53 bra BB110_69;

BB110_76:
add.s64 %rd89, %rd568, %rd310;
shl.b64 %rd353, %rd89, 4;
add.s64 %rd90, %rd2, %rd353;
shl.b64 %rd354, %rd36, 4;
add.s64 %rd91, %rd2, %rd354;
add.s64 %rd355, %rd36, %rd70;
sub.s64 %rd92, %rd355, %rd568;
shl.b64 %rd356, %rd92, 4;
add.s64 %rd93, %rd2, %rd356;
add.s64 %rd357, %rd69, %rd310;
shl.b64 %rd358, %rd357, 4;
add.s64 %rd94, %rd2, %rd358;
add.u64 %rd359, %SP, 0;
cvta.to.local.u64 %rd95, %rd359;
mov.u64 %rd569, 0;
mov.pred %p54, 0;
@%p54 bra BB110_78;

BB110_77:
add.s64 %rd360, %rd95, %rd569;
mov.u16 %rs1, 0;
st.local.u8 [%rd360], %rs1;
add.s64 %rd569, %rd569, 1;
setp.lt.u64	%p55, %rd569, 16;
@%p55 bra BB110_77;

BB110_78:
ld.global.u64 %rd362, [%rd90];
ld.global.u32 %r170, [%rd90+8];
ld.global.v4.u8 {%rs2, %rs3, %rs4, %rs5}, [%rd90+12];
st.local.v4.u8 [%rd95+12], {%rs2, %rs3, %rs4, %rs5};
st.local.u32 [%rd95+8], %r170;
st.local.u64 [%rd95], %rd362;
add.u64 %rd365, %SP, 16;
cvta.to.local.u64 %rd98, %rd365;
mov.u64 %rd570, 0;
@%p54 bra BB110_80;

BB110_79:
add.s64 %rd366, %rd98, %rd570;
mov.u16 %rs10, 0;
st.local.u8 [%rd366], %rs10;
add.s64 %rd570, %rd570, 1;
setp.lt.u64	%p57, %rd570, 16;
@%p57 bra BB110_79;

BB110_80:
ld.global.u64 %rd367, [%rd93];
ld.global.u32 %r171, [%rd93+8];
ld.global.v4.u8 {%rs11, %rs12, %rs13, %rs14}, [%rd93+12];
st.local.v4.u8 [%rd98+12], {%rs11, %rs12, %rs13, %rs14};
st.local.u32 [%rd98+8], %r171;
st.local.u64 [%rd98], %rd367;
mov.pred %p102, -1;
setp.ge.u64	%p59, %rd93, %rd94;
@%p59 bra BB110_89;

mov.pred %p102, 0;
setp.ge.u64	%p61, %rd90, %rd91;
@%p61 bra BB110_89;

ld.local.u64 %rd101, [%rd98];
or.b64 %rd372, %rd101, %rd230;
and.b64 %rd373, %rd372, -4294967296;
setp.eq.s64	%p62, %rd373, 0;
@%p62 bra BB110_84;

div.s64 %rd571, %rd101, %rd230;
bra.uni BB110_85;

BB110_84:
cvt.u32.u64	%r172, %rd230;
cvt.u32.u64	%r173, %rd101;
div.u32 %r174, %r173, %r172;
cvt.u64.u32	%rd571, %r174;

BB110_85:
ld.local.u64 %rd105, [%rd95];
or.b64 %rd376, %rd105, %rd230;
and.b64 %rd377, %rd376, -4294967296;
setp.eq.s64	%p63, %rd377, 0;
@%p63 bra BB110_87;

div.s64 %rd572, %rd105, %rd230;
bra.uni BB110_88;

BB110_87:
cvt.u32.u64	%r175, %rd230;
cvt.u32.u64	%r176, %rd105;
div.u32 %r177, %r176, %r175;
cvt.u64.u32	%rd572, %r177;

BB110_88:
setp.ge.s64	%p102, %rd571, %rd572;

BB110_89:
selp.b64	%rd380, %rd95, %rd98, %p102;
ld.local.u64 %rd109, [%rd380];
ld.local.u32 %r70, [%rd380+8];
@%p102 bra BB110_91;
bra.uni BB110_90;

BB110_91:
add.s64 %rd385, %rd353, %rd2;
add.s64 %rd113, %rd385, 16;
ld.global.u64 %rd386, [%rd90+16];
st.local.u64 [%rd95], %rd386;
ld.global.u32 %r179, [%rd90+24];
st.local.u32 [%rd95+8], %r179;
mov.u64 %rd605, %rd93;
mov.u64 %rd606, %rd93;
mov.u64 %rd629, %rd113;
mov.u64 %rd630, %rd113;
bra.uni BB110_92;

BB110_90:
add.s64 %rd382, %rd356, %rd2;
add.s64 %rd112, %rd382, 16;
ld.global.u64 %rd383, [%rd93+16];
st.local.u64 [%rd98], %rd383;
ld.global.u32 %r178, [%rd93+24];
st.local.u32 [%rd98+8], %r178;
mov.u64 %rd605, %rd112;
mov.u64 %rd606, %rd112;
mov.u64 %rd629, %rd90;
mov.u64 %rd630, %rd90;

BB110_92:
mov.u64 %rd117, %rd629;
mov.u64 %rd628, %rd630;
mov.u64 %rd115, %rd605;
mov.u64 %rd604, %rd606;
mov.pred %p103, -1;
setp.ge.u64	%p65, %rd604, %rd94;
@%p65 bra BB110_101;

mov.pred %p103, 0;
setp.ge.u64	%p67, %rd628, %rd91;
@%p67 bra BB110_101;

ld.local.u64 %rd118, [%rd98];
or.b64 %rd389, %rd118, %rd230;
and.b64 %rd390, %rd389, -4294967296;
setp.eq.s64	%p68, %rd390, 0;
@%p68 bra BB110_96;

div.s64 %rd573, %rd118, %rd230;
bra.uni BB110_97;

BB110_96:
cvt.u32.u64	%r180, %rd230;
cvt.u32.u64	%r181, %rd118;
div.u32 %r182, %r181, %r180;
cvt.u64.u32	%rd573, %r182;

BB110_97:
ld.local.u64 %rd122, [%rd95];
or.b64 %rd393, %rd122, %rd230;
and.b64 %rd394, %rd393, -4294967296;
setp.eq.s64	%p69, %rd394, 0;
@%p69 bra BB110_99;

div.s64 %rd574, %rd122, %rd230;
bra.uni BB110_100;

BB110_99:
cvt.u32.u64	%r183, %rd230;
cvt.u32.u64	%r184, %rd122;
div.u32 %r185, %r184, %r183;
cvt.u64.u32	%rd574, %r185;

BB110_100:
setp.ge.s64	%p103, %rd573, %rd574;

BB110_101:
selp.b64	%rd399, %rd95, %rd98, %p103;
ld.local.u64 %rd126, [%rd399];
ld.local.u32 %r71, [%rd399+8];
@%p103 bra BB110_103;
bra.uni BB110_102;

BB110_103:
add.s64 %rd628, %rd628, 16;
add.s64 %rd130, %rd117, 16;
ld.global.u64 %rd401, [%rd117+16];
st.local.u64 [%rd95], %rd401;
ld.global.u32 %r187, [%rd117+24];
st.local.u32 [%rd95+8], %r187;
mov.u64 %rd603, %rd115;
mov.u64 %rd627, %rd130;
bra.uni BB110_104;

BB110_102:
add.s64 %rd604, %rd604, 16;
add.s64 %rd128, %rd115, 16;
ld.global.u64 %rd400, [%rd115+16];
st.local.u64 [%rd98], %rd400;
ld.global.u32 %r186, [%rd115+24];
st.local.u32 [%rd98+8], %r186;
mov.u64 %rd603, %rd128;
mov.u64 %rd627, %rd117;

BB110_104:
mov.u64 %rd134, %rd627;
mov.u64 %rd626, %rd628;
mov.u64 %rd132, %rd603;
mov.u64 %rd602, %rd604;
mov.pred %p104, -1;
setp.ge.u64	%p71, %rd602, %rd94;
@%p71 bra BB110_113;

mov.pred %p104, 0;
setp.ge.u64	%p73, %rd626, %rd91;
@%p73 bra BB110_113;

ld.local.u64 %rd135, [%rd98];
or.b64 %rd404, %rd135, %rd230;
and.b64 %rd405, %rd404, -4294967296;
setp.eq.s64	%p74, %rd405, 0;
@%p74 bra BB110_108;

div.s64 %rd575, %rd135, %rd230;
bra.uni BB110_109;

BB110_108:
cvt.u32.u64	%r188, %rd230;
cvt.u32.u64	%r189, %rd135;
div.u32 %r190, %r189, %r188;
cvt.u64.u32	%rd575, %r190;

BB110_109:
ld.local.u64 %rd139, [%rd95];
or.b64 %rd408, %rd139, %rd230;
and.b64 %rd409, %rd408, -4294967296;
setp.eq.s64	%p75, %rd409, 0;
@%p75 bra BB110_111;

div.s64 %rd576, %rd139, %rd230;
bra.uni BB110_112;

BB110_111:
cvt.u32.u64	%r191, %rd230;
cvt.u32.u64	%r192, %rd139;
div.u32 %r193, %r192, %r191;
cvt.u64.u32	%rd576, %r193;

BB110_112:
setp.ge.s64	%p104, %rd575, %rd576;

BB110_113:
selp.b64	%rd414, %rd95, %rd98, %p104;
ld.local.u64 %rd143, [%rd414];
ld.local.u32 %r72, [%rd414+8];
@%p104 bra BB110_115;
bra.uni BB110_114;

BB110_115:
add.s64 %rd626, %rd626, 16;
add.s64 %rd147, %rd134, 16;
ld.global.u64 %rd416, [%rd134+16];
st.local.u64 [%rd95], %rd416;
ld.global.u32 %r195, [%rd134+24];
st.local.u32 [%rd95+8], %r195;
mov.u64 %rd601, %rd132;
mov.u64 %rd625, %rd147;
bra.uni BB110_116;

BB110_114:
add.s64 %rd602, %rd602, 16;
add.s64 %rd145, %rd132, 16;
ld.global.u64 %rd415, [%rd132+16];
st.local.u64 [%rd98], %rd415;
ld.global.u32 %r194, [%rd132+24];
st.local.u32 [%rd98+8], %r194;
mov.u64 %rd601, %rd145;
mov.u64 %rd625, %rd134;

BB110_116:
mov.u64 %rd151, %rd625;
mov.u64 %rd624, %rd626;
mov.u64 %rd149, %rd601;
mov.u64 %rd600, %rd602;
mov.pred %p105, -1;
setp.ge.u64	%p77, %rd600, %rd94;
@%p77 bra BB110_125;

mov.pred %p105, 0;
setp.ge.u64	%p79, %rd624, %rd91;
@%p79 bra BB110_125;

ld.local.u64 %rd152, [%rd98];
or.b64 %rd419, %rd152, %rd230;
and.b64 %rd420, %rd419, -4294967296;
setp.eq.s64	%p80, %rd420, 0;
@%p80 bra BB110_120;

div.s64 %rd577, %rd152, %rd230;
bra.uni BB110_121;

BB110_120:
cvt.u32.u64	%r196, %rd230;
cvt.u32.u64	%r197, %rd152;
div.u32 %r198, %r197, %r196;
cvt.u64.u32	%rd577, %r198;

BB110_121:
ld.local.u64 %rd156, [%rd95];
or.b64 %rd423, %rd156, %rd230;
and.b64 %rd424, %rd423, -4294967296;
setp.eq.s64	%p81, %rd424, 0;
@%p81 bra BB110_123;

div.s64 %rd578, %rd156, %rd230;
bra.uni BB110_124;

BB110_123:
cvt.u32.u64	%r199, %rd230;
cvt.u32.u64	%r200, %rd156;
div.u32 %r201, %r200, %r199;
cvt.u64.u32	%rd578, %r201;

BB110_124:
setp.ge.s64	%p105, %rd577, %rd578;

BB110_125:
selp.b64	%rd429, %rd95, %rd98, %p105;
ld.local.u64 %rd160, [%rd429];
ld.local.u32 %r73, [%rd429+8];
@%p105 bra BB110_127;
bra.uni BB110_126;

BB110_127:
add.s64 %rd624, %rd624, 16;
add.s64 %rd164, %rd151, 16;
ld.global.u64 %rd431, [%rd151+16];
st.local.u64 [%rd95], %rd431;
ld.global.u32 %r203, [%rd151+24];
st.local.u32 [%rd95+8], %r203;
mov.u64 %rd599, %rd149;
mov.u64 %rd623, %rd164;
bra.uni BB110_128;

BB110_126:
add.s64 %rd600, %rd600, 16;
add.s64 %rd162, %rd149, 16;
ld.global.u64 %rd430, [%rd149+16];
st.local.u64 [%rd98], %rd430;
ld.global.u32 %r202, [%rd149+24];
st.local.u32 [%rd98+8], %r202;
mov.u64 %rd599, %rd162;
mov.u64 %rd623, %rd151;

BB110_128:
mov.u64 %rd168, %rd623;
mov.u64 %rd622, %rd624;
mov.u64 %rd166, %rd599;
mov.u64 %rd598, %rd600;
mov.pred %p106, -1;
setp.ge.u64	%p83, %rd598, %rd94;
@%p83 bra BB110_137;

mov.pred %p106, 0;
setp.ge.u64	%p85, %rd622, %rd91;
@%p85 bra BB110_137;

ld.local.u64 %rd169, [%rd98];
or.b64 %rd434, %rd169, %rd230;
and.b64 %rd435, %rd434, -4294967296;
setp.eq.s64	%p86, %rd435, 0;
@%p86 bra BB110_132;

div.s64 %rd579, %rd169, %rd230;
bra.uni BB110_133;

BB110_132:
cvt.u32.u64	%r204, %rd230;
cvt.u32.u64	%r205, %rd169;
div.u32 %r206, %r205, %r204;
cvt.u64.u32	%rd579, %r206;

BB110_133:
ld.local.u64 %rd173, [%rd95];
or.b64 %rd438, %rd173, %rd230;
and.b64 %rd439, %rd438, -4294967296;
setp.eq.s64	%p87, %rd439, 0;
@%p87 bra BB110_135;

div.s64 %rd580, %rd173, %rd230;
bra.uni BB110_136;

BB110_135:
cvt.u32.u64	%r207, %rd230;
cvt.u32.u64	%r208, %rd173;
div.u32 %r209, %r208, %r207;
cvt.u64.u32	%rd580, %r209;

BB110_136:
setp.ge.s64	%p106, %rd579, %rd580;

BB110_137:
selp.b64	%rd444, %rd95, %rd98, %p106;
ld.local.u64 %rd177, [%rd444];
ld.local.u32 %r74, [%rd444+8];
@%p106 bra BB110_139;
bra.uni BB110_138;

BB110_139:
add.s64 %rd622, %rd622, 16;
add.s64 %rd181, %rd168, 16;
ld.global.u64 %rd446, [%rd168+16];
st.local.u64 [%rd95], %rd446;
ld.global.u32 %r211, [%rd168+24];
st.local.u32 [%rd95+8], %r211;
mov.u64 %rd597, %rd166;
mov.u64 %rd621, %rd181;
bra.uni BB110_140;

BB110_138:
add.s64 %rd598, %rd598, 16;
add.s64 %rd179, %rd166, 16;
ld.global.u64 %rd445, [%rd166+16];
st.local.u64 [%rd98], %rd445;
ld.global.u32 %r210, [%rd166+24];
st.local.u32 [%rd98+8], %r210;
mov.u64 %rd597, %rd179;
mov.u64 %rd621, %rd168;

BB110_140:
mov.u64 %rd185, %rd621;
mov.u64 %rd620, %rd622;
mov.u64 %rd183, %rd597;
mov.u64 %rd596, %rd598;
mov.pred %p107, -1;
setp.ge.u64	%p89, %rd596, %rd94;
@%p89 bra BB110_149;

mov.pred %p107, 0;
setp.ge.u64	%p91, %rd620, %rd91;
@%p91 bra BB110_149;

ld.local.u64 %rd186, [%rd98];
or.b64 %rd449, %rd186, %rd230;
and.b64 %rd450, %rd449, -4294967296;
setp.eq.s64	%p92, %rd450, 0;
@%p92 bra BB110_144;

div.s64 %rd581, %rd186, %rd230;
bra.uni BB110_145;

BB110_144:
cvt.u32.u64	%r212, %rd230;
cvt.u32.u64	%r213, %rd186;
div.u32 %r214, %r213, %r212;
cvt.u64.u32	%rd581, %r214;

BB110_145:
ld.local.u64 %rd190, [%rd95];
or.b64 %rd453, %rd190, %rd230;
and.b64 %rd454, %rd453, -4294967296;
setp.eq.s64	%p93, %rd454, 0;
@%p93 bra BB110_147;

div.s64 %rd582, %rd190, %rd230;
bra.uni BB110_148;

BB110_147:
cvt.u32.u64	%r215, %rd230;
cvt.u32.u64	%r216, %rd190;
div.u32 %r217, %r216, %r215;
cvt.u64.u32	%rd582, %r217;

BB110_148:
setp.ge.s64	%p107, %rd581, %rd582;

BB110_149:
selp.b64	%rd459, %rd95, %rd98, %p107;
ld.local.u64 %rd194, [%rd459];
ld.local.u32 %r75, [%rd459+8];
@%p107 bra BB110_151;
bra.uni BB110_150;

BB110_151:
add.s64 %rd620, %rd620, 16;
add.s64 %rd198, %rd185, 16;
ld.global.u64 %rd463, [%rd185+16];
st.local.u64 [%rd95], %rd463;
ld.global.u32 %r219, [%rd185+24];
st.local.u32 [%rd95+8], %r219;
mov.u64 %rd595, %rd183;
mov.u64 %rd619, %rd198;
bra.uni BB110_152;

BB110_150:
add.s64 %rd596, %rd596, 16;
add.s64 %rd196, %rd183, 16;
ld.global.u64 %rd460, [%rd183+16];
st.local.u64 [%rd98], %rd460;
ld.global.u32 %r218, [%rd183+24];
st.local.u32 [%rd98+8], %r218;
mov.u64 %rd595, %rd196;
mov.u64 %rd619, %rd185;

BB110_152:
mov.pred %p94, -1;
setp.ge.u64	%p95, %rd596, %rd94;
mov.pred %p108, %p94;
@%p95 bra BB110_161;

setp.ge.u64	%p97, %rd620, %rd91;
mov.pred %p108, %p54;
@%p97 bra BB110_161;

ld.local.u64 %rd203, [%rd98];
or.b64 %rd468, %rd203, %rd230;
and.b64 %rd469, %rd468, -4294967296;
setp.eq.s64	%p98, %rd469, 0;
@%p98 bra BB110_156;

div.s64 %rd631, %rd203, %rd230;
bra.uni BB110_157;

BB110_156:
cvt.u32.u64	%r220, %rd230;
cvt.u32.u64	%r221, %rd203;
div.u32 %r222, %r221, %r220;
cvt.u64.u32	%rd631, %r222;

BB110_157:
ld.local.u64 %rd207, [%rd95];
or.b64 %rd472, %rd207, %rd230;
and.b64 %rd473, %rd472, -4294967296;
setp.eq.s64	%p99, %rd473, 0;
@%p99 bra BB110_159;

div.s64 %rd632, %rd207, %rd230;
bra.uni BB110_160;

BB110_159:
cvt.u32.u64	%r223, %rd230;
cvt.u32.u64	%r224, %rd207;
div.u32 %r225, %r224, %r223;
cvt.u64.u32	%rd632, %r225;

BB110_160:
setp.ge.s64	%p108, %rd631, %rd632;

BB110_161:
selp.b64	%rd478, %rd95, %rd98, %p108;
ld.local.u64 %rd211, [%rd478];
ld.local.u32 %r76, [%rd478+8];
@%p108 bra BB110_163;
bra.uni BB110_162;

BB110_163:
ld.global.u64 %rd482, [%rd619+16];
st.local.u64 [%rd95], %rd482;
ld.global.u32 %r227, [%rd619+24];
st.local.u32 [%rd95+8], %r227;
bra.uni BB110_164;

BB110_162:
ld.global.u64 %rd479, [%rd595+16];
st.local.u64 [%rd98], %rd479;
ld.global.u32 %r226, [%rd595+24];
st.local.u32 [%rd98+8], %r226;

BB110_164:
bar.sync 0;
add.s64 %rd488, %rd334, %rd310;
shl.b64 %rd489, %rd488, 4;
add.s64 %rd490, %rd2, %rd489;
st.global.u64 [%rd490], %rd109;
st.global.u64 [%rd490+16], %rd126;
st.global.u64 [%rd490+32], %rd143;
st.global.u64 [%rd490+48], %rd160;
st.global.u64 [%rd490+64], %rd177;
st.global.u64 [%rd490+80], %rd194;
st.global.u64 [%rd490+96], %rd211;
st.global.u32 [%rd490+8], %r70;
st.global.u32 [%rd490+24], %r71;
st.global.u32 [%rd490+40], %r72;
st.global.u32 [%rd490+56], %r73;
st.global.u32 [%rd490+72], %r74;
st.global.u32 [%rd490+88], %r75;
st.global.u32 [%rd490+104], %r76;
bar.sync 0;
setp.ge.s64	%p100, %rd636, %rd69;
@%p100 bra BB110_167;

cvta.to.global.u64 %rd491, %rd228;
cvta.to.global.u64 %rd492, %rd229;
mul.wide.u32 %rd494, %r78, 1792;
cvt.u64.u32	%rd495, %r13;
add.s64 %rd496, %rd494, %rd495;
shl.b64 %rd497, %rd496, 2;
add.s64 %rd635, %rd492, %rd497;
shl.b64 %rd498, %rd496, 3;
add.s64 %rd634, %rd491, %rd498;
mul.lo.s64 %rd499, %rd231, %rd309;
add.s64 %rd500, %rd499, %rd495;
shl.b64 %rd501, %rd500, 4;
add.s64 %rd633, %rd2, %rd501;

BB110_166:
ld.global.u64 %rd502, [%rd633];
st.global.u64 [%rd634], %rd502;
ld.global.u32 %r232, [%rd633+8];
st.global.u32 [%rd635], %r232;
add.s64 %rd635, %rd635, 1024;
add.s64 %rd634, %rd634, 2048;
add.s64 %rd633, %rd633, 4096;
add.s64 %rd636, %rd636, 256;
setp.lt.s64	%p101, %rd636, %rd69;
@%p101 bra BB110_166;

BB110_167:
bar.sync 0;
ret;
}


.visible .entry _ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEElNS_6detail15normal_iteratorINS_7pointerINS_5tupleIliNS_9null_typeESD_SD_SD_SD_SD_SD_SD_EENS9_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESJ_EEEENSA_INSB_IlSI_SJ_SJ_EEEENS_12zip_iteratorINSC_INS_10device_ptrIlEENSP_IiEESD_SD_SD_SD_SD_SD_SD_SD_EEEENS9_13compare_firstI9SliceCompEEEEEEvT_(
.param .align 8 .b8 _ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEElNS_6detail15normal_iteratorINS_7pointerINS_5tupleIliNS_9null_typeESD_SD_SD_SD_SD_SD_SD_EENS9_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESJ_EEEENSA_INSB_IlSI_SJ_SJ_EEEENS_12zip_iteratorINSC_INS_10device_ptrIlEENSP_IiEESD_SD_SD_SD_SD_SD_SD_SD_EEEENS9_13compare_firstI9SliceCompEEEEEEvT__param_0[56]
)
.maxntid 256, 1, 1
.minnctapersm 1
{
.local .align 8 .b8 __local_depot111[32];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<105>;
.reg .b16 %rs<17>;
.reg .b32 %r<270>;
.reg .b64 %rd<561>;


mov.u64 %rd560, __local_depot111;
cvta.local.u64 %SP, %rd560;
ld.param.u64 %rd226, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEElNS_6detail15normal_iteratorINS_7pointerINS_5tupleIliNS_9null_typeESD_SD_SD_SD_SD_SD_SD_EENS9_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESJ_EEEENSA_INSB_IlSI_SJ_SJ_EEEENS_12zip_iteratorINSC_INS_10device_ptrIlEENSP_IiEESD_SD_SD_SD_SD_SD_SD_SD_EEEENS9_13compare_firstI9SliceCompEEEEEEvT__param_0+48];
ld.param.u64 %rd225, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEElNS_6detail15normal_iteratorINS_7pointerINS_5tupleIliNS_9null_typeESD_SD_SD_SD_SD_SD_SD_EENS9_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESJ_EEEENSA_INSB_IlSI_SJ_SJ_EEEENS_12zip_iteratorINSC_INS_10device_ptrIlEENSP_IiEESD_SD_SD_SD_SD_SD_SD_SD_EEEENS9_13compare_firstI9SliceCompEEEEEEvT__param_0+40];
ld.param.u64 %rd224, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEElNS_6detail15normal_iteratorINS_7pointerINS_5tupleIliNS_9null_typeESD_SD_SD_SD_SD_SD_SD_EENS9_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESJ_EEEENSA_INSB_IlSI_SJ_SJ_EEEENS_12zip_iteratorINSC_INS_10device_ptrIlEENSP_IiEESD_SD_SD_SD_SD_SD_SD_SD_EEEENS9_13compare_firstI9SliceCompEEEEEEvT__param_0+32];
ld.param.u64 %rd220, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEElNS_6detail15normal_iteratorINS_7pointerINS_5tupleIliNS_9null_typeESD_SD_SD_SD_SD_SD_SD_EENS9_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESJ_EEEENSA_INSB_IlSI_SJ_SJ_EEEENS_12zip_iteratorINSC_INS_10device_ptrIlEENSP_IiEESD_SD_SD_SD_SD_SD_SD_SD_EEEENS9_13compare_firstI9SliceCompEEEEEEvT__param_0];
ld.param.u64 %rd222, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEElNS_6detail15normal_iteratorINS_7pointerINS_5tupleIliNS_9null_typeESD_SD_SD_SD_SD_SD_SD_EENS9_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESJ_EEEENSA_INSB_IlSI_SJ_SJ_EEEENS_12zip_iteratorINSC_INS_10device_ptrIlEENSP_IiEESD_SD_SD_SD_SD_SD_SD_SD_EEEENS9_13compare_firstI9SliceCompEEEEEEvT__param_0+16];
ld.param.u64 %rd223, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEElNS_6detail15normal_iteratorINS_7pointerINS_5tupleIliNS_9null_typeESD_SD_SD_SD_SD_SD_SD_EENS9_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESJ_EEEENSA_INSB_IlSI_SJ_SJ_EEEENS_12zip_iteratorINSC_INS_10device_ptrIlEENSP_IiEESD_SD_SD_SD_SD_SD_SD_SD_EEEENS9_13compare_firstI9SliceCompEEEEEEvT__param_0+24];
ld.param.u64 %rd221, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEElNS_6detail15normal_iteratorINS_7pointerINS_5tupleIliNS_9null_typeESD_SD_SD_SD_SD_SD_SD_EENS9_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESJ_EEEENSA_INSB_IlSI_SJ_SJ_EEEENS_12zip_iteratorINSC_INS_10device_ptrIlEENSP_IiEESD_SD_SD_SD_SD_SD_SD_SD_EEEENS9_13compare_firstI9SliceCompEEEEEEvT__param_0+8];
cvta.to.global.u64 %rd1, %rd221;
cvta.to.global.u64 %rd227, %rd223;
cvt.u32.u64	%r1, %rd222;
cvt.u32.u64	%r79, %rd220;
mov.u32 %r80, %ctaid.x;
mul.wide.u32 %rd228, %r80, 8;
add.s64 %rd229, %rd227, %rd228;
ld.global.u32 %r2, [%rd229];
ld.global.u32 %r81, [%rd229+8];
neg.s32 %r82, %r79;
and.b32 %r3, %r80, %r82;
shr.s32 %r4, %r79, 1;
mul.lo.s32 %r5, %r3, 1792;
add.s32 %r83, %r81, %r5;
min.s32 %r207, %r83, %r1;
add.s32 %r84, %r80, %r4;
mul.lo.s32 %r85, %r84, 1792;
sub.s32 %r86, %r85, %r2;
min.s32 %r7, %r86, %r1;
add.s32 %r87, %r85, 1792;
sub.s32 %r88, %r87, %r81;
min.s32 %r206, %r88, %r1;
add.s32 %r89, %r79, -1;
and.b32 %r90, %r80, %r89;
setp.ne.s32	%p15, %r89, %r90;
@%p15 bra BB111_2;

add.s32 %r91, %r3, %r4;
mul.lo.s32 %r92, %r91, 1792;
min.s32 %r207, %r92, %r1;
mad.lo.s32 %r93, %r4, 2, %r3;
mul.lo.s32 %r94, %r93, 1792;
min.s32 %r206, %r94, %r1;

BB111_2:
add.s32 %r95, %r5, %r2;
cvt.s64.s32	%rd230, %r206;
cvt.s64.s32	%rd2, %r7;
sub.s64 %rd3, %rd230, %rd2;
cvt.s64.s32	%rd231, %r207;
cvt.s64.s32	%rd232, %r95;
sub.s64 %rd4, %rd231, %rd232;
setp.gt.s64	%p16, %rd4, 1791;
mov.u32 %r13, %tid.x;
cvt.u64.u32	%rd559, %r13;
add.s64 %rd233, %rd559, %rd232;
shl.b64 %rd234, %rd233, 4;
add.s64 %rd6, %rd1, %rd234;
@%p16 bra BB111_17;
bra.uni BB111_3;

BB111_17:
ld.global.u64 %rd450, [%rd6];
ld.global.u32 %r226, [%rd6+8];
ld.global.u64 %rd451, [%rd6+4096];
ld.global.u32 %r228, [%rd6+4104];
ld.global.u64 %rd453, [%rd6+8192];
ld.global.u32 %r229, [%rd6+8200];
ld.global.u64 %rd454, [%rd6+12288];
ld.global.u32 %r231, [%rd6+12296];
ld.global.u64 %rd456, [%rd6+16384];
ld.global.u32 %r232, [%rd6+16392];
ld.global.u64 %rd455, [%rd6+20480];
ld.global.u32 %r230, [%rd6+20488];
ld.global.u64 %rd452, [%rd6+24576];
ld.global.u32 %r227, [%rd6+24584];
bra.uni BB111_18;

BB111_3:
mov.u64 %rd235, 0;
mov.u32 %r96, 0;
setp.ge.s64	%p17, %rd559, %rd4;
mov.u32 %r238, %r96;
mov.u64 %rd462, %rd235;
@%p17 bra BB111_5;

ld.global.u64 %rd7, [%rd6];
ld.global.u32 %r14, [%rd6+8];
mov.u32 %r238, %r14;
mov.u64 %rd462, %rd7;

BB111_5:
mov.u64 %rd438, %rd462;
mov.u64 %rd450, %rd438;
mov.u32 %r214, %r238;
mov.u32 %r226, %r214;
cvt.u32.u64	%r98, %rd559;
add.s32 %r99, %r98, 256;
cvt.u64.u32	%rd237, %r99;
setp.ge.s64	%p18, %rd237, %rd4;
mov.u32 %r237, %r96;
mov.u64 %rd461, %rd235;
@%p18 bra BB111_7;

ld.global.u64 %rd461, [%rd6+4096];
ld.global.u32 %r237, [%rd6+4104];

BB111_7:
mov.u64 %rd451, %rd461;
mov.u32 %r228, %r237;
add.s32 %r101, %r13, 512;
cvt.u64.u32	%rd239, %r101;
setp.ge.s64	%p19, %rd239, %rd4;
mov.u32 %r236, %r96;
mov.u64 %rd460, %rd235;
@%p19 bra BB111_9;

ld.global.u64 %rd460, [%rd6+8192];
ld.global.u32 %r236, [%rd6+8200];

BB111_9:
mov.u64 %rd453, %rd460;
mov.u32 %r229, %r236;
add.s32 %r103, %r13, 768;
cvt.u64.u32	%rd241, %r103;
setp.ge.s64	%p20, %rd241, %rd4;
mov.u32 %r235, %r96;
mov.u64 %rd459, %rd235;
@%p20 bra BB111_11;

ld.global.u64 %rd459, [%rd6+12288];
ld.global.u32 %r235, [%rd6+12296];

BB111_11:
mov.u64 %rd454, %rd459;
mov.u32 %r231, %r235;
add.s32 %r105, %r13, 1024;
cvt.u64.u32	%rd243, %r105;
setp.ge.s64	%p21, %rd243, %rd4;
mov.u32 %r234, %r96;
mov.u64 %rd458, %rd235;
@%p21 bra BB111_13;

ld.global.u64 %rd458, [%rd6+16384];
ld.global.u32 %r234, [%rd6+16392];

BB111_13:
mov.u64 %rd456, %rd458;
mov.u32 %r232, %r234;
add.s32 %r107, %r13, 1280;
cvt.u64.u32	%rd245, %r107;
setp.ge.s64	%p22, %rd245, %rd4;
mov.u32 %r233, %r96;
mov.u64 %rd457, %rd235;
@%p22 bra BB111_15;

ld.global.u64 %rd457, [%rd6+20480];
ld.global.u32 %r233, [%rd6+20488];

BB111_15:
mov.u64 %rd455, %rd457;
mov.u32 %r230, %r233;
add.s32 %r109, %r13, 1536;
cvt.u64.u32	%rd247, %r109;
setp.ge.s64	%p23, %rd247, %rd4;
mov.u32 %r227, %r96;
mov.u64 %rd452, %rd235;
@%p23 bra BB111_18;

ld.global.u64 %rd452, [%rd6+24576];
ld.global.u32 %r227, [%rd6+24584];

BB111_18:
@%p16 bra BB111_33;
bra.uni BB111_19;

BB111_33:
mul.wide.u32 %rd256, %r13, 16;
mov.u64 %rd257, _ZN6thrust6system4cuda6detail4smemE;
add.s64 %rd258, %rd257, %rd256;
st.shared.u64 [%rd258], %rd450;
st.shared.u64 [%rd258+4096], %rd451;
st.shared.u64 [%rd258+8192], %rd453;
st.shared.u64 [%rd258+12288], %rd454;
st.shared.u64 [%rd258+16384], %rd456;
st.shared.u64 [%rd258+20480], %rd455;
st.shared.u64 [%rd258+24576], %rd452;
st.shared.u32 [%rd258+8], %r226;
st.shared.u32 [%rd258+4104], %r228;
st.shared.u32 [%rd258+8200], %r229;
st.shared.u32 [%rd258+12296], %r231;
st.shared.u32 [%rd258+16392], %r232;
st.shared.u32 [%rd258+20488], %r230;
st.shared.u32 [%rd258+24584], %r227;
bra.uni BB111_34;

BB111_19:
shl.b64 %rd248, %rd559, 4;
mov.u64 %rd249, _ZN6thrust6system4cuda6detail4smemE;
add.s64 %rd35, %rd249, %rd248;
setp.ge.s64	%p25, %rd559, %rd4;
@%p25 bra BB111_21;

st.shared.u64 [%rd35], %rd450;
st.shared.u32 [%rd35+8], %r226;

BB111_21:
cvt.u32.u64	%r110, %rd559;
add.s32 %r111, %r110, 256;
cvt.u64.u32	%rd250, %r111;
setp.ge.s64	%p26, %rd250, %rd4;
@%p26 bra BB111_23;

st.shared.u64 [%rd35+4096], %rd451;
st.shared.u32 [%rd35+4104], %r228;

BB111_23:
add.s32 %r112, %r13, 512;
cvt.u64.u32	%rd251, %r112;
setp.ge.s64	%p27, %rd251, %rd4;
@%p27 bra BB111_25;

st.shared.u64 [%rd35+8192], %rd453;
st.shared.u32 [%rd35+8200], %r229;

BB111_25:
add.s32 %r113, %r13, 768;
cvt.u64.u32	%rd252, %r113;
setp.ge.s64	%p28, %rd252, %rd4;
@%p28 bra BB111_27;

st.shared.u64 [%rd35+12288], %rd454;
st.shared.u32 [%rd35+12296], %r231;

BB111_27:
add.s32 %r114, %r13, 1024;
cvt.u64.u32	%rd253, %r114;
setp.ge.s64	%p29, %rd253, %rd4;
@%p29 bra BB111_29;

st.shared.u64 [%rd35+16384], %rd456;
st.shared.u32 [%rd35+16392], %r232;

BB111_29:
add.s32 %r115, %r13, 1280;
cvt.u64.u32	%rd254, %r115;
setp.ge.s64	%p30, %rd254, %rd4;
@%p30 bra BB111_31;

st.shared.u64 [%rd35+20480], %rd455;
st.shared.u32 [%rd35+20488], %r230;

BB111_31:
add.s32 %r116, %r13, 1536;
cvt.u64.u32	%rd255, %r116;
setp.ge.s64	%p31, %rd255, %rd4;
@%p31 bra BB111_34;

st.shared.u64 [%rd35+24576], %rd452;
st.shared.u32 [%rd35+24584], %r227;

BB111_34:
setp.gt.s64	%p32, %rd3, 1791;
add.s64 %rd259, %rd559, %rd2;
shl.b64 %rd260, %rd259, 4;
add.s64 %rd37, %rd1, %rd260;
@%p32 bra BB111_49;
bra.uni BB111_35;

BB111_49:
ld.global.u64 %rd481, [%rd37];
ld.global.u32 %r257, [%rd37+8];
ld.global.u64 %rd482, [%rd37+4096];
ld.global.u32 %r259, [%rd37+4104];
ld.global.u64 %rd484, [%rd37+8192];
ld.global.u32 %r260, [%rd37+8200];
ld.global.u64 %rd485, [%rd37+12288];
ld.global.u32 %r262, [%rd37+12296];
ld.global.u64 %rd487, [%rd37+16384];
ld.global.u32 %r263, [%rd37+16392];
ld.global.u64 %rd486, [%rd37+20480];
ld.global.u32 %r261, [%rd37+20488];
ld.global.u64 %rd483, [%rd37+24576];
ld.global.u32 %r258, [%rd37+24584];
bra.uni BB111_50;

BB111_35:
mov.u64 %rd261, 0;
mov.u32 %r118, 0;
setp.ge.s64	%p33, %rd559, %rd3;
mov.u32 %r269, %r118;
mov.u64 %rd493, %rd261;
@%p33 bra BB111_37;

ld.global.u64 %rd38, [%rd37];
ld.global.u32 %r43, [%rd37+8];
mov.u32 %r269, %r43;
mov.u64 %rd493, %rd38;

BB111_37:
mov.u64 %rd469, %rd493;
mov.u64 %rd481, %rd469;
mov.u32 %r245, %r269;
mov.u32 %r257, %r245;
cvt.u32.u64	%r120, %rd559;
add.s32 %r121, %r120, 256;
cvt.u64.u32	%rd263, %r121;
setp.ge.s64	%p34, %rd263, %rd3;
mov.u32 %r268, %r118;
mov.u64 %rd492, %rd261;
@%p34 bra BB111_39;

ld.global.u64 %rd492, [%rd37+4096];
ld.global.u32 %r268, [%rd37+4104];

BB111_39:
mov.u64 %rd482, %rd492;
mov.u32 %r259, %r268;
add.s32 %r123, %r13, 512;
cvt.u64.u32	%rd265, %r123;
setp.ge.s64	%p35, %rd265, %rd3;
mov.u32 %r267, %r118;
mov.u64 %rd491, %rd261;
@%p35 bra BB111_41;

ld.global.u64 %rd491, [%rd37+8192];
ld.global.u32 %r267, [%rd37+8200];

BB111_41:
mov.u64 %rd484, %rd491;
mov.u32 %r260, %r267;
add.s32 %r125, %r13, 768;
cvt.u64.u32	%rd267, %r125;
setp.ge.s64	%p36, %rd267, %rd3;
mov.u32 %r266, %r118;
mov.u64 %rd490, %rd261;
@%p36 bra BB111_43;

ld.global.u64 %rd490, [%rd37+12288];
ld.global.u32 %r266, [%rd37+12296];

BB111_43:
mov.u64 %rd485, %rd490;
mov.u32 %r262, %r266;
add.s32 %r127, %r13, 1024;
cvt.u64.u32	%rd269, %r127;
setp.ge.s64	%p37, %rd269, %rd3;
mov.u32 %r265, %r118;
mov.u64 %rd489, %rd261;
@%p37 bra BB111_45;

ld.global.u64 %rd489, [%rd37+16384];
ld.global.u32 %r265, [%rd37+16392];

BB111_45:
mov.u64 %rd487, %rd489;
mov.u32 %r263, %r265;
add.s32 %r129, %r13, 1280;
cvt.u64.u32	%rd271, %r129;
setp.ge.s64	%p38, %rd271, %rd3;
mov.u32 %r264, %r118;
mov.u64 %rd488, %rd261;
@%p38 bra BB111_47;

ld.global.u64 %rd488, [%rd37+20480];
ld.global.u32 %r264, [%rd37+20488];

BB111_47:
mov.u64 %rd486, %rd488;
mov.u32 %r261, %r264;
add.s32 %r131, %r13, 1536;
cvt.u64.u32	%rd273, %r131;
setp.ge.s64	%p39, %rd273, %rd3;
mov.u32 %r258, %r118;
mov.u64 %rd483, %rd261;
@%p39 bra BB111_50;

ld.global.u64 %rd483, [%rd37+24576];
ld.global.u32 %r258, [%rd37+24584];

BB111_50:
add.s64 %rd274, %rd559, %rd4;
shl.b64 %rd275, %rd274, 4;
mov.u64 %rd276, _ZN6thrust6system4cuda6detail4smemE;
add.s64 %rd66, %rd276, %rd275;
@%p32 bra BB111_65;
bra.uni BB111_51;

BB111_65:
st.shared.u64 [%rd66], %rd481;
st.shared.u64 [%rd66+4096], %rd482;
st.shared.u64 [%rd66+8192], %rd484;
st.shared.u64 [%rd66+12288], %rd485;
st.shared.u64 [%rd66+16384], %rd487;
st.shared.u64 [%rd66+20480], %rd486;
st.shared.u64 [%rd66+24576], %rd483;
st.shared.u32 [%rd66+8], %r257;
st.shared.u32 [%rd66+4104], %r259;
st.shared.u32 [%rd66+8200], %r260;
st.shared.u32 [%rd66+12296], %r262;
st.shared.u32 [%rd66+16392], %r263;
st.shared.u32 [%rd66+20488], %r261;
bra.uni BB111_66;

BB111_51:
setp.ge.s64	%p41, %rd559, %rd3;
@%p41 bra BB111_53;

st.shared.u64 [%rd66], %rd481;
st.shared.u32 [%rd66+8], %r257;

BB111_53:
cvt.u32.u64	%r132, %rd559;
add.s32 %r133, %r132, 256;
cvt.u64.u32	%rd277, %r133;
setp.ge.s64	%p42, %rd277, %rd3;
@%p42 bra BB111_55;

st.shared.u64 [%rd66+4096], %rd482;
st.shared.u32 [%rd66+4104], %r259;

BB111_55:
add.s32 %r134, %r13, 512;
cvt.u64.u32	%rd278, %r134;
setp.ge.s64	%p43, %rd278, %rd3;
@%p43 bra BB111_57;

st.shared.u64 [%rd66+8192], %rd484;
st.shared.u32 [%rd66+8200], %r260;

BB111_57:
add.s32 %r135, %r13, 768;
cvt.u64.u32	%rd279, %r135;
setp.ge.s64	%p44, %rd279, %rd3;
@%p44 bra BB111_59;

st.shared.u64 [%rd66+12288], %rd485;
st.shared.u32 [%rd66+12296], %r262;

BB111_59:
add.s32 %r136, %r13, 1024;
cvt.u64.u32	%rd280, %r136;
setp.ge.s64	%p45, %rd280, %rd3;
@%p45 bra BB111_61;

st.shared.u64 [%rd66+16384], %rd487;
st.shared.u32 [%rd66+16392], %r263;

BB111_61:
add.s32 %r137, %r13, 1280;
cvt.u64.u32	%rd281, %r137;
setp.ge.s64	%p46, %rd281, %rd3;
@%p46 bra BB111_63;

st.shared.u64 [%rd66+20480], %rd486;
st.shared.u32 [%rd66+20488], %r261;

BB111_63:
add.s32 %r138, %r13, 1536;
cvt.u64.u32	%rd282, %r138;
setp.ge.s64	%p47, %rd282, %rd3;
@%p47 bra BB111_67;

st.shared.u64 [%rd66+24576], %rd483;

BB111_66:
st.shared.u32 [%rd66+24584], %r258;

BB111_67:
bar.sync 0;
mul.lo.s32 %r139, %r13, 7;
cvt.u64.u32	%rd68, %r139;
add.s64 %rd69, %rd4, %rd3;
min.s64 %rd70, %rd68, %rd69;
setp.lt.s64	%p48, %rd70, %rd3;
sub.s64 %rd283, %rd70, %rd3;
selp.b64	%rd497, 0, %rd283, %p48;
min.s64 %rd494, %rd4, %rd70;
setp.ge.s64	%p49, %rd497, %rd494;
@%p49 bra BB111_76;

add.s64 %rd284, %rd4, %rd70;
add.s64 %rd73, %rd284, -1;

BB111_69:
add.s64 %rd285, %rd494, %rd497;
shr.s64 %rd76, %rd285, 1;
sub.s64 %rd286, %rd73, %rd76;
shl.b64 %rd287, %rd286, 4;
add.s64 %rd289, %rd276, %rd287;
ld.shared.u64 %rd77, [%rd289];
or.b64 %rd290, %rd77, %rd226;
and.b64 %rd291, %rd290, -4294967296;
setp.eq.s64	%p50, %rd291, 0;
@%p50 bra BB111_71;
bra.uni BB111_70;

BB111_71:
cvt.u32.u64	%r140, %rd226;
cvt.u32.u64	%r141, %rd77;
div.u32 %r142, %r141, %r140;
cvt.u64.u32	%rd495, %r142;
bra.uni BB111_72;

BB111_70:
div.s64 %rd495, %rd77, %rd226;

BB111_72:
shl.b64 %rd292, %rd76, 4;
add.s64 %rd294, %rd276, %rd292;
ld.shared.u64 %rd81, [%rd294];
or.b64 %rd295, %rd81, %rd226;
and.b64 %rd296, %rd295, -4294967296;
setp.eq.s64	%p51, %rd296, 0;
@%p51 bra BB111_74;
bra.uni BB111_73;

BB111_74:
cvt.u32.u64	%r143, %rd226;
cvt.u32.u64	%r144, %rd81;
div.u32 %r145, %r144, %r143;
cvt.u64.u32	%rd496, %r145;
bra.uni BB111_75;

BB111_73:
div.s64 %rd496, %rd81, %rd226;

BB111_75:
add.s64 %rd297, %rd76, 1;
setp.lt.s64	%p52, %rd495, %rd496;
selp.b64	%rd497, %rd497, %rd297, %p52;
selp.b64	%rd494, %rd76, %rd494, %p52;
setp.lt.s64	%p53, %rd497, %rd494;
@%p53 bra BB111_69;

BB111_76:
shl.b64 %rd298, %rd4, 4;
add.s64 %rd88, %rd276, %rd298;
add.s64 %rd300, %rd70, %rd4;
sub.s64 %rd89, %rd300, %rd497;
shl.b64 %rd301, %rd89, 4;
add.s64 %rd90, %rd276, %rd301;
shl.b64 %rd302, %rd497, 4;
add.s64 %rd91, %rd276, %rd302;
ld.shared.u64 %rd303, [%rd91];
ld.shared.u32 %r146, [%rd91+8];
ld.shared.v4.u8 {%rs1, %rs2, %rs3, %rs4}, [%rd91+12];
add.u64 %rd304, %SP, 0;
cvta.to.local.u64 %rd305, %rd304;
st.local.v4.u8 [%rd305+12], {%rs1, %rs2, %rs3, %rs4};
st.local.u32 [%rd305+8], %r146;
st.local.u64 [%rd305], %rd303;
ld.shared.u64 %rd306, [%rd90];
ld.shared.u32 %r147, [%rd90+8];
ld.shared.v4.u8 {%rs9, %rs10, %rs11, %rs12}, [%rd90+12];
add.u64 %rd307, %SP, 16;
cvta.to.local.u64 %rd308, %rd307;
st.local.v4.u8 [%rd308+12], {%rs9, %rs10, %rs11, %rs12};
st.local.u32 [%rd308+8], %r147;
st.local.u64 [%rd308], %rd306;
shl.b64 %rd309, %rd69, 4;
add.s64 %rd92, %rd276, %rd309;
mov.pred %p98, -1;
setp.ge.u64	%p55, %rd90, %rd92;
@%p55 bra BB111_85;

mov.pred %p98, 0;
setp.ge.u64	%p57, %rd91, %rd88;
@%p57 bra BB111_85;

ld.local.u64 %rd93, [%rd308];
or.b64 %rd312, %rd93, %rd226;
and.b64 %rd313, %rd312, -4294967296;
setp.eq.s64	%p58, %rd313, 0;
@%p58 bra BB111_80;

div.s64 %rd498, %rd93, %rd226;
bra.uni BB111_81;

BB111_80:
cvt.u32.u64	%r148, %rd226;
cvt.u32.u64	%r149, %rd93;
div.u32 %r150, %r149, %r148;
cvt.u64.u32	%rd498, %r150;

BB111_81:
ld.local.u64 %rd97, [%rd305];
or.b64 %rd316, %rd97, %rd226;
and.b64 %rd317, %rd316, -4294967296;
setp.eq.s64	%p59, %rd317, 0;
@%p59 bra BB111_83;

div.s64 %rd499, %rd97, %rd226;
bra.uni BB111_84;

BB111_83:
cvt.u32.u64	%r151, %rd226;
cvt.u32.u64	%r152, %rd97;
div.u32 %r153, %r152, %r151;
cvt.u64.u32	%rd499, %r153;

BB111_84:
setp.ge.s64	%p98, %rd498, %rd499;

BB111_85:
selp.b64	%rd320, %rd305, %rd308, %p98;
ld.local.u64 %rd101, [%rd320];
ld.local.u32 %r72, [%rd320+8];
@%p98 bra BB111_87;
bra.uni BB111_86;

BB111_87:
mov.u64 %rd531, %rd90;
add.s64 %rd327, %rd302, %rd276;
add.s64 %rd108, %rd327, 16;
mov.u64 %rd553, %rd108;
ld.shared.u64 %rd328, [%rd91+16];
st.local.u64 [%rd305], %rd328;
ld.shared.u32 %r155, [%rd91+24];
st.local.u32 [%rd305+8], %r155;
mov.u64 %rd520, %rd90;
mov.u64 %rd542, %rd108;
bra.uni BB111_88;

BB111_86:
mov.u64 %rd553, %rd91;
add.s64 %rd323, %rd301, %rd276;
add.s64 %rd105, %rd323, 16;
mov.u64 %rd531, %rd105;
ld.shared.u64 %rd324, [%rd90+16];
st.local.u64 [%rd308], %rd324;
ld.shared.u32 %r154, [%rd90+24];
st.local.u32 [%rd308+8], %r154;
mov.u64 %rd520, %rd105;
mov.u64 %rd542, %rd91;

BB111_88:
mov.u64 %rd113, %rd553;
mov.u64 %rd541, %rd542;
mov.u64 %rd111, %rd531;
mov.u64 %rd519, %rd520;
mov.pred %p99, -1;
setp.ge.u64	%p61, %rd519, %rd92;
@%p61 bra BB111_97;

mov.pred %p99, 0;
setp.ge.u64	%p63, %rd541, %rd88;
@%p63 bra BB111_97;

ld.local.u64 %rd114, [%rd308];
or.b64 %rd331, %rd114, %rd226;
and.b64 %rd332, %rd331, -4294967296;
setp.eq.s64	%p64, %rd332, 0;
@%p64 bra BB111_92;

div.s64 %rd500, %rd114, %rd226;
bra.uni BB111_93;

BB111_92:
cvt.u32.u64	%r156, %rd226;
cvt.u32.u64	%r157, %rd114;
div.u32 %r158, %r157, %r156;
cvt.u64.u32	%rd500, %r158;

BB111_93:
ld.local.u64 %rd118, [%rd305];
or.b64 %rd335, %rd118, %rd226;
and.b64 %rd336, %rd335, -4294967296;
setp.eq.s64	%p65, %rd336, 0;
@%p65 bra BB111_95;

div.s64 %rd501, %rd118, %rd226;
bra.uni BB111_96;

BB111_95:
cvt.u32.u64	%r159, %rd226;
cvt.u32.u64	%r160, %rd118;
div.u32 %r161, %r160, %r159;
cvt.u64.u32	%rd501, %r161;

BB111_96:
setp.ge.s64	%p99, %rd500, %rd501;

BB111_97:
selp.b64	%rd341, %rd305, %rd308, %p99;
ld.local.u64 %rd122, [%rd341];
ld.local.u32 %r73, [%rd341+8];
@%p99 bra BB111_99;
bra.uni BB111_98;

BB111_99:
add.s64 %rd541, %rd541, 16;
add.s64 %rd126, %rd113, 16;
ld.shared.u64 %rd343, [%rd113+16];
st.local.u64 [%rd305], %rd343;
ld.shared.u32 %r163, [%rd113+24];
st.local.u32 [%rd305+8], %r163;
mov.u64 %rd530, %rd111;
mov.u64 %rd552, %rd126;
bra.uni BB111_100;

BB111_98:
add.s64 %rd519, %rd519, 16;
add.s64 %rd124, %rd111, 16;
ld.shared.u64 %rd342, [%rd111+16];
st.local.u64 [%rd308], %rd342;
ld.shared.u32 %r162, [%rd111+24];
st.local.u32 [%rd308+8], %r162;
mov.u64 %rd530, %rd124;
mov.u64 %rd552, %rd113;

BB111_100:
mov.u64 %rd130, %rd552;
mov.u64 %rd540, %rd541;
mov.u64 %rd128, %rd530;
mov.u64 %rd518, %rd519;
mov.pred %p100, -1;
setp.ge.u64	%p67, %rd518, %rd92;
@%p67 bra BB111_109;

mov.pred %p100, 0;
setp.ge.u64	%p69, %rd540, %rd88;
@%p69 bra BB111_109;

ld.local.u64 %rd131, [%rd308];
or.b64 %rd346, %rd131, %rd226;
and.b64 %rd347, %rd346, -4294967296;
setp.eq.s64	%p70, %rd347, 0;
@%p70 bra BB111_104;

div.s64 %rd502, %rd131, %rd226;
bra.uni BB111_105;

BB111_104:
cvt.u32.u64	%r164, %rd226;
cvt.u32.u64	%r165, %rd131;
div.u32 %r166, %r165, %r164;
cvt.u64.u32	%rd502, %r166;

BB111_105:
ld.local.u64 %rd135, [%rd305];
or.b64 %rd350, %rd135, %rd226;
and.b64 %rd351, %rd350, -4294967296;
setp.eq.s64	%p71, %rd351, 0;
@%p71 bra BB111_107;

div.s64 %rd503, %rd135, %rd226;
bra.uni BB111_108;

BB111_107:
cvt.u32.u64	%r167, %rd226;
cvt.u32.u64	%r168, %rd135;
div.u32 %r169, %r168, %r167;
cvt.u64.u32	%rd503, %r169;

BB111_108:
setp.ge.s64	%p100, %rd502, %rd503;

BB111_109:
selp.b64	%rd356, %rd305, %rd308, %p100;
ld.local.u64 %rd139, [%rd356];
ld.local.u32 %r74, [%rd356+8];
@%p100 bra BB111_111;
bra.uni BB111_110;

BB111_111:
add.s64 %rd540, %rd540, 16;
add.s64 %rd143, %rd130, 16;
ld.shared.u64 %rd358, [%rd130+16];
st.local.u64 [%rd305], %rd358;
ld.shared.u32 %r171, [%rd130+24];
st.local.u32 [%rd305+8], %r171;
mov.u64 %rd529, %rd128;
mov.u64 %rd551, %rd143;
bra.uni BB111_112;

BB111_110:
add.s64 %rd518, %rd518, 16;
add.s64 %rd141, %rd128, 16;
ld.shared.u64 %rd357, [%rd128+16];
st.local.u64 [%rd308], %rd357;
ld.shared.u32 %r170, [%rd128+24];
st.local.u32 [%rd308+8], %r170;
mov.u64 %rd529, %rd141;
mov.u64 %rd551, %rd130;

BB111_112:
mov.u64 %rd147, %rd551;
mov.u64 %rd539, %rd540;
mov.u64 %rd145, %rd529;
mov.u64 %rd517, %rd518;
mov.pred %p101, -1;
setp.ge.u64	%p73, %rd517, %rd92;
@%p73 bra BB111_121;

mov.pred %p101, 0;
setp.ge.u64	%p75, %rd539, %rd88;
@%p75 bra BB111_121;

ld.local.u64 %rd148, [%rd308];
or.b64 %rd361, %rd148, %rd226;
and.b64 %rd362, %rd361, -4294967296;
setp.eq.s64	%p76, %rd362, 0;
@%p76 bra BB111_116;

div.s64 %rd504, %rd148, %rd226;
bra.uni BB111_117;

BB111_116:
cvt.u32.u64	%r172, %rd226;
cvt.u32.u64	%r173, %rd148;
div.u32 %r174, %r173, %r172;
cvt.u64.u32	%rd504, %r174;

BB111_117:
ld.local.u64 %rd152, [%rd305];
or.b64 %rd365, %rd152, %rd226;
and.b64 %rd366, %rd365, -4294967296;
setp.eq.s64	%p77, %rd366, 0;
@%p77 bra BB111_119;

div.s64 %rd505, %rd152, %rd226;
bra.uni BB111_120;

BB111_119:
cvt.u32.u64	%r175, %rd226;
cvt.u32.u64	%r176, %rd152;
div.u32 %r177, %r176, %r175;
cvt.u64.u32	%rd505, %r177;

BB111_120:
setp.ge.s64	%p101, %rd504, %rd505;

BB111_121:
selp.b64	%rd371, %rd305, %rd308, %p101;
ld.local.u64 %rd156, [%rd371];
ld.local.u32 %r75, [%rd371+8];
@%p101 bra BB111_123;
bra.uni BB111_122;

BB111_123:
add.s64 %rd539, %rd539, 16;
add.s64 %rd160, %rd147, 16;
ld.shared.u64 %rd373, [%rd147+16];
st.local.u64 [%rd305], %rd373;
ld.shared.u32 %r179, [%rd147+24];
st.local.u32 [%rd305+8], %r179;
mov.u64 %rd528, %rd145;
mov.u64 %rd550, %rd160;
bra.uni BB111_124;

BB111_122:
add.s64 %rd517, %rd517, 16;
add.s64 %rd158, %rd145, 16;
ld.shared.u64 %rd372, [%rd145+16];
st.local.u64 [%rd308], %rd372;
ld.shared.u32 %r178, [%rd145+24];
st.local.u32 [%rd308+8], %r178;
mov.u64 %rd528, %rd158;
mov.u64 %rd550, %rd147;

BB111_124:
mov.u64 %rd164, %rd550;
mov.u64 %rd538, %rd539;
mov.u64 %rd162, %rd528;
mov.u64 %rd516, %rd517;
mov.pred %p102, -1;
setp.ge.u64	%p79, %rd516, %rd92;
@%p79 bra BB111_133;

mov.pred %p102, 0;
setp.ge.u64	%p81, %rd538, %rd88;
@%p81 bra BB111_133;

ld.local.u64 %rd165, [%rd308];
or.b64 %rd376, %rd165, %rd226;
and.b64 %rd377, %rd376, -4294967296;
setp.eq.s64	%p82, %rd377, 0;
@%p82 bra BB111_128;

div.s64 %rd506, %rd165, %rd226;
bra.uni BB111_129;

BB111_128:
cvt.u32.u64	%r180, %rd226;
cvt.u32.u64	%r181, %rd165;
div.u32 %r182, %r181, %r180;
cvt.u64.u32	%rd506, %r182;

BB111_129:
ld.local.u64 %rd169, [%rd305];
or.b64 %rd380, %rd169, %rd226;
and.b64 %rd381, %rd380, -4294967296;
setp.eq.s64	%p83, %rd381, 0;
@%p83 bra BB111_131;

div.s64 %rd507, %rd169, %rd226;
bra.uni BB111_132;

BB111_131:
cvt.u32.u64	%r183, %rd226;
cvt.u32.u64	%r184, %rd169;
div.u32 %r185, %r184, %r183;
cvt.u64.u32	%rd507, %r185;

BB111_132:
setp.ge.s64	%p102, %rd506, %rd507;

BB111_133:
selp.b64	%rd386, %rd305, %rd308, %p102;
ld.local.u64 %rd173, [%rd386];
ld.local.u32 %r76, [%rd386+8];
@%p102 bra BB111_135;
bra.uni BB111_134;

BB111_135:
add.s64 %rd538, %rd538, 16;
add.s64 %rd177, %rd164, 16;
ld.shared.u64 %rd388, [%rd164+16];
st.local.u64 [%rd305], %rd388;
ld.shared.u32 %r187, [%rd164+24];
st.local.u32 [%rd305+8], %r187;
mov.u64 %rd527, %rd162;
mov.u64 %rd549, %rd177;
bra.uni BB111_136;

BB111_134:
add.s64 %rd516, %rd516, 16;
add.s64 %rd175, %rd162, 16;
ld.shared.u64 %rd387, [%rd162+16];
st.local.u64 [%rd308], %rd387;
ld.shared.u32 %r186, [%rd162+24];
st.local.u32 [%rd308+8], %r186;
mov.u64 %rd527, %rd175;
mov.u64 %rd549, %rd164;

BB111_136:
mov.u64 %rd181, %rd549;
mov.u64 %rd537, %rd538;
mov.u64 %rd179, %rd527;
mov.u64 %rd515, %rd516;
mov.pred %p103, -1;
setp.ge.u64	%p85, %rd515, %rd92;
@%p85 bra BB111_145;

mov.pred %p103, 0;
setp.ge.u64	%p87, %rd537, %rd88;
@%p87 bra BB111_145;

ld.local.u64 %rd182, [%rd308];
or.b64 %rd391, %rd182, %rd226;
and.b64 %rd392, %rd391, -4294967296;
setp.eq.s64	%p88, %rd392, 0;
@%p88 bra BB111_140;

div.s64 %rd508, %rd182, %rd226;
bra.uni BB111_141;

BB111_140:
cvt.u32.u64	%r188, %rd226;
cvt.u32.u64	%r189, %rd182;
div.u32 %r190, %r189, %r188;
cvt.u64.u32	%rd508, %r190;

BB111_141:
ld.local.u64 %rd186, [%rd305];
or.b64 %rd395, %rd186, %rd226;
and.b64 %rd396, %rd395, -4294967296;
setp.eq.s64	%p89, %rd396, 0;
@%p89 bra BB111_143;

div.s64 %rd509, %rd186, %rd226;
bra.uni BB111_144;

BB111_143:
cvt.u32.u64	%r191, %rd226;
cvt.u32.u64	%r192, %rd186;
div.u32 %r193, %r192, %r191;
cvt.u64.u32	%rd509, %r193;

BB111_144:
setp.ge.s64	%p103, %rd508, %rd509;

BB111_145:
selp.b64	%rd401, %rd305, %rd308, %p103;
ld.local.u64 %rd190, [%rd401];
ld.local.u32 %r77, [%rd401+8];
@%p103 bra BB111_147;
bra.uni BB111_146;

BB111_147:
add.s64 %rd537, %rd537, 16;
add.s64 %rd194, %rd181, 16;
ld.shared.u64 %rd403, [%rd181+16];
st.local.u64 [%rd305], %rd403;
ld.shared.u32 %r195, [%rd181+24];
st.local.u32 [%rd305+8], %r195;
mov.u64 %rd526, %rd179;
mov.u64 %rd548, %rd194;
bra.uni BB111_148;

BB111_146:
add.s64 %rd515, %rd515, 16;
add.s64 %rd192, %rd179, 16;
ld.shared.u64 %rd402, [%rd179+16];
st.local.u64 [%rd308], %rd402;
ld.shared.u32 %r194, [%rd179+24];
st.local.u32 [%rd308+8], %r194;
mov.u64 %rd526, %rd192;
mov.u64 %rd548, %rd181;

BB111_148:
mov.pred %p104, -1;
setp.ge.u64	%p91, %rd515, %rd92;
@%p91 bra BB111_157;

mov.pred %p104, 0;
setp.ge.u64	%p93, %rd537, %rd88;
@%p93 bra BB111_157;

ld.local.u64 %rd199, [%rd308];
or.b64 %rd406, %rd199, %rd226;
and.b64 %rd407, %rd406, -4294967296;
setp.eq.s64	%p94, %rd407, 0;
@%p94 bra BB111_152;

div.s64 %rd554, %rd199, %rd226;
bra.uni BB111_153;

BB111_152:
cvt.u32.u64	%r196, %rd226;
cvt.u32.u64	%r197, %rd199;
div.u32 %r198, %r197, %r196;
cvt.u64.u32	%rd554, %r198;

BB111_153:
ld.local.u64 %rd203, [%rd305];
or.b64 %rd410, %rd203, %rd226;
and.b64 %rd411, %rd410, -4294967296;
setp.eq.s64	%p95, %rd411, 0;
@%p95 bra BB111_155;

div.s64 %rd555, %rd203, %rd226;
bra.uni BB111_156;

BB111_155:
cvt.u32.u64	%r199, %rd226;
cvt.u32.u64	%r200, %rd203;
div.u32 %r201, %r200, %r199;
cvt.u64.u32	%rd555, %r201;

BB111_156:
setp.ge.s64	%p104, %rd554, %rd555;

BB111_157:
selp.b64	%rd416, %rd305, %rd308, %p104;
ld.local.u64 %rd207, [%rd416];
ld.local.u32 %r78, [%rd416+8];
@%p104 bra BB111_159;
bra.uni BB111_158;

BB111_159:
ld.shared.u64 %rd418, [%rd548+16];
st.local.u64 [%rd305], %rd418;
ld.shared.u32 %r203, [%rd548+24];
st.local.u32 [%rd305+8], %r203;
bra.uni BB111_160;

BB111_158:
ld.shared.u64 %rd417, [%rd526+16];
st.local.u64 [%rd308], %rd417;
ld.shared.u32 %r202, [%rd526+24];
st.local.u32 [%rd308+8], %r202;

BB111_160:
bar.sync 0;
shl.b64 %rd419, %rd68, 4;
add.s64 %rd421, %rd276, %rd419;
st.shared.u64 [%rd421], %rd101;
st.shared.u64 [%rd421+16], %rd122;
st.shared.u64 [%rd421+32], %rd139;
st.shared.u64 [%rd421+48], %rd156;
st.shared.u64 [%rd421+64], %rd173;
st.shared.u64 [%rd421+80], %rd190;
st.shared.u64 [%rd421+96], %rd207;
st.shared.u32 [%rd421+8], %r72;
st.shared.u32 [%rd421+24], %r73;
st.shared.u32 [%rd421+40], %r74;
st.shared.u32 [%rd421+56], %r75;
st.shared.u32 [%rd421+72], %r76;
st.shared.u32 [%rd421+88], %r77;
st.shared.u32 [%rd421+104], %r78;
bar.sync 0;
setp.ge.s64	%p96, %rd559, %rd69;
@%p96 bra BB111_163;

cvta.to.global.u64 %rd422, %rd224;
cvta.to.global.u64 %rd423, %rd225;
cvt.u64.u32	%rd424, %r13;
mul.wide.u32 %rd425, %r13, 16;
add.s64 %rd558, %rd276, %rd425;
mul.wide.u32 %rd427, %r80, 1792;
add.s64 %rd428, %rd427, %rd424;
shl.b64 %rd429, %rd428, 2;
add.s64 %rd557, %rd423, %rd429;
shl.b64 %rd430, %rd428, 3;
add.s64 %rd556, %rd422, %rd430;

BB111_162:
ld.shared.u64 %rd431, [%rd558];
st.global.u64 [%rd556], %rd431;
ld.shared.u32 %r205, [%rd558+8];
st.global.u32 [%rd557], %r205;
add.s64 %rd558, %rd558, 4096;
add.s64 %rd557, %rd557, 1024;
add.s64 %rd556, %rd556, 2048;
add.s64 %rd559, %rd559, 256;
setp.lt.s64	%p97, %rd559, %rd69;
@%p97 bra BB111_162;

BB111_163:
bar.sync 0;
ret;
}


.visible .entry _ZN6thrust6system4cuda6detail4cub_11EmptyKernelIvEEvv(

)
{



ret;
}


