

================================================================
== Vivado HLS Report for 'image_filter_CvtColor_1'
================================================================
* Date:           Thu Jun 23 12:19:05 2016

* Version:        2014.4 (Build 1071461 on Tue Nov 18 16:42:57 PM 2014)
* Project:        text_isolation_ip
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +---------+-------+----------+------------+
    |  Clock  | Target| Estimated| Uncertainty|
    +---------+-------+----------+------------+
    |default  |  10.00|      3.40|        1.25|
    +---------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+---------+-----+---------+---------+
    |    Latency    |    Interval   | Pipeline|
    | min |   max   | min |   max   |   Type  |
    +-----+---------+-----+---------+---------+
    |    1|  2076841|    1|  2076841|   none  |
    +-----+---------+-----+---------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------+-----+---------+----------+-----------+-----------+----------+----------+
        |               |    Latency    | Iteration|  Initiation Interval  |   Trip   |          |
        |   Loop Name   | min |   max   |  Latency |  achieved |   target  |   Count  | Pipelined|
        +---------------+-----+---------+----------+-----------+-----------+----------+----------+
        |- loop_height  |    0|  2076840| 3 ~ 1923 |          -|          -| 0 ~ 1080 |    no    |
        | + loop_width  |    0|     1920|         2|          1|          1| 0 ~ 1920 |    yes   |
        +---------------+-----+---------+----------+-----------+-----------+----------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|Expression       |        -|      -|       -|      -|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|       -|      -|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|      -|
|Register         |        -|      -|       -|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      0|       0|      0|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      0|       0|      0|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    N/A

    * Multiplexer: 
    N/A

    * Register: 
    N/A



================================================================
== Interface
================================================================
* Summary: 
N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 5
* Pipeline: 1
  Pipeline-0: II = 1, D = 2, States = { 3 4 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (!exitcond2)
3 --> 
	5  / (exitcond)
	4  / (!exitcond)
4 --> 
	3  / true
5 --> 
	2  / true
* FSM state operations: 

 <State 1>: 1.57ns
ST_1: stg_6 [1/1] 0.00ns
.preheader.preheader:0  call void (...)* @_ssdm_op_SpecInterface(i8* %p_src_data_stream_V, [8 x i8]* @str187, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @str188, [1 x i8]* @str188, [8 x i8]* @str187)

ST_1: stg_7 [1/1] 0.00ns
.preheader.preheader:1  call void (...)* @_ssdm_op_SpecInterface(i8* %p_dst_data_stream_2_V, [8 x i8]* @str175, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @str176, [1 x i8]* @str176, [8 x i8]* @str175)

ST_1: stg_8 [1/1] 0.00ns
.preheader.preheader:2  call void (...)* @_ssdm_op_SpecInterface(i8* %p_dst_data_stream_1_V, [8 x i8]* @str171, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @str172, [1 x i8]* @str172, [8 x i8]* @str171)

ST_1: stg_9 [1/1] 0.00ns
.preheader.preheader:3  call void (...)* @_ssdm_op_SpecInterface(i8* %p_dst_data_stream_0_V, [8 x i8]* @str167, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @str168, [1 x i8]* @str168, [8 x i8]* @str167)

ST_1: p_src_cols_V_read_6 [1/1] 0.00ns
.preheader.preheader:4  %p_src_cols_V_read_6 = call i12 @_ssdm_op_Read.ap_auto.i12(i12 %p_src_cols_V_read)

ST_1: p_src_rows_V_read_6 [1/1] 0.00ns
.preheader.preheader:5  %p_src_rows_V_read_6 = call i12 @_ssdm_op_Read.ap_auto.i12(i12 %p_src_rows_V_read)

ST_1: stg_12 [1/1] 1.57ns
.preheader.preheader:6  br label %.preheader


 <State 2>: 2.14ns
ST_2: i [1/1] 0.00ns
.preheader:0  %i = phi i11 [ %i_2, %2 ], [ 0, %.preheader.preheader ]

ST_2: i_cast [1/1] 0.00ns
.preheader:1  %i_cast = zext i11 %i to i12

ST_2: exitcond2 [1/1] 2.14ns
.preheader:2  %exitcond2 = icmp eq i12 %i_cast, %p_src_rows_V_read_6

ST_2: stg_16 [1/1] 0.00ns
.preheader:3  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 0, i64 1080, i64 0)

ST_2: i_2 [1/1] 1.84ns
.preheader:4  %i_2 = add i11 %i, 1

ST_2: stg_18 [1/1] 0.00ns
.preheader:5  br i1 %exitcond2, label %3, label %0

ST_2: stg_19 [1/1] 0.00ns
:0  call void (...)* @_ssdm_op_SpecLoopName([12 x i8]* @p_str1813) nounwind

ST_2: tmp_24 [1/1] 0.00ns
:1  %tmp_24 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str1813)

ST_2: stg_21 [1/1] 1.57ns
:2  br label %1

ST_2: stg_22 [1/1] 0.00ns
:0  ret void


 <State 3>: 2.14ns
ST_3: j [1/1] 0.00ns
:0  %j = phi i11 [ 0, %0 ], [ %j_2, %"operator<<.exit" ]

ST_3: j_cast [1/1] 0.00ns
:1  %j_cast = zext i11 %j to i12

ST_3: exitcond [1/1] 2.14ns
:2  %exitcond = icmp eq i12 %j_cast, %p_src_cols_V_read_6

ST_3: stg_26 [1/1] 0.00ns
:3  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 0, i64 1920, i64 0)

ST_3: j_2 [1/1] 1.84ns
:4  %j_2 = add i11 %j, 1

ST_3: stg_28 [1/1] 0.00ns
:5  br i1 %exitcond, label %2, label %"operator<<.exit"


 <State 4>: 3.40ns
ST_4: stg_29 [1/1] 0.00ns
operator<<.exit:0  call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str1814) nounwind

ST_4: tmp_25 [1/1] 0.00ns
operator<<.exit:1  %tmp_25 = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str1814)

ST_4: stg_31 [1/1] 0.00ns
operator<<.exit:2  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1806) nounwind

ST_4: tmp_26 [1/1] 0.00ns
operator<<.exit:3  %tmp_26 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str1818)

ST_4: stg_33 [1/1] 0.00ns
operator<<.exit:4  call void (...)* @_ssdm_op_SpecProtocol(i32 0, [1 x i8]* @p_str1806) nounwind

ST_4: tmp [1/1] 1.70ns
operator<<.exit:5  %tmp = call i8 @_ssdm_op_Read.ap_fifo.volatile.i8P(i8* %p_src_data_stream_V)

ST_4: empty [1/1] 0.00ns
operator<<.exit:6  %empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str1818, i32 %tmp_26)

ST_4: tmp_28 [1/1] 0.00ns
operator<<.exit:7  %tmp_28 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str1824)

ST_4: stg_37 [1/1] 0.00ns
operator<<.exit:8  call void (...)* @_ssdm_op_SpecProtocol(i32 0, [1 x i8]* @p_str1806) nounwind

ST_4: stg_38 [1/1] 1.70ns
operator<<.exit:9  call void @_ssdm_op_Write.ap_fifo.volatile.i8P(i8* %p_dst_data_stream_0_V, i8 %tmp)

ST_4: stg_39 [1/1] 1.70ns
operator<<.exit:10  call void @_ssdm_op_Write.ap_fifo.volatile.i8P(i8* %p_dst_data_stream_1_V, i8 %tmp)

ST_4: stg_40 [1/1] 1.70ns
operator<<.exit:11  call void @_ssdm_op_Write.ap_fifo.volatile.i8P(i8* %p_dst_data_stream_2_V, i8 %tmp)

ST_4: empty_75 [1/1] 0.00ns
operator<<.exit:12  %empty_75 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str1824, i32 %tmp_28)

ST_4: empty_76 [1/1] 0.00ns
operator<<.exit:13  %empty_76 = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str1814, i32 %tmp_25)

ST_4: stg_43 [1/1] 0.00ns
operator<<.exit:14  br label %1


 <State 5>: 0.00ns
ST_5: empty_77 [1/1] 0.00ns
:0  %empty_77 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str1813, i32 %tmp_24)

ST_5: stg_45 [1/1] 0.00ns
:1  br label %.preheader



============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
