{
  "module_name": "other.json",
  "hash_id": "ac293ceb228835b625f33fd1580ebf50a27a2e46cec8d2c45b5d93ff89b3cc93",
  "original_prompt": "Ingested from linux-6.6.14/tools/perf/pmu-events/arch/powerpc/power8/other.json",
  "human_readable_source": "[\n  {\n    \"EventCode\": \"0x1f05e\",\n    \"EventName\": \"PM_1LPAR_CYC\",\n    \"BriefDescription\": \"Number of cycles in single lpar mode. All threads in the core are assigned to the same lpar\",\n    \"PublicDescription\": \"\"\n  },\n  {\n    \"EventCode\": \"0x2006e\",\n    \"EventName\": \"PM_2LPAR_CYC\",\n    \"BriefDescription\": \"Cycles in 2-lpar mode. Threads 0-3 belong to Lpar0 and threads 4-7 belong to Lpar1\",\n    \"PublicDescription\": \"Number of cycles in 2 lpar mode\"\n  },\n  {\n    \"EventCode\": \"0x4e05e\",\n    \"EventName\": \"PM_4LPAR_CYC\",\n    \"BriefDescription\": \"Number of cycles in 4 LPAR mode. Threads 0-1 belong to lpar0, threads 2-3 belong to lpar1, threads 4-5 belong to lpar2, and threads 6-7 belong to lpar3\",\n    \"PublicDescription\": \"\"\n  },\n  {\n    \"EventCode\": \"0x610050\",\n    \"EventName\": \"PM_ALL_CHIP_PUMP_CPRED\",\n    \"BriefDescription\": \"Initial and Final Pump Scope was chip pump (prediction=correct) for all data types (demand load,data prefetch,inst prefetch,inst fetch,xlate)\",\n    \"PublicDescription\": \"Initial and Final Pump Scope and data sourced across this scope was chip pump (prediction=correct) for all data types ( demand load,data,inst prefetch,inst fetch,xlate (I or d)\"\n  },\n  {\n    \"EventCode\": \"0x520050\",\n    \"EventName\": \"PM_ALL_GRP_PUMP_CPRED\",\n    \"BriefDescription\": \"Initial and Final Pump Scope and data sourced across this scope was group pump for all data types (demand load,data prefetch,inst prefetch,inst fetch,xlate)\",\n    \"PublicDescription\": \"Initial and Final Pump Scope and data sourced across this scope was group pump for all data types excluding data prefetch (demand load,inst prefetch,inst fetch,xlate)\"\n  },\n  {\n    \"EventCode\": \"0x620052\",\n    \"EventName\": \"PM_ALL_GRP_PUMP_MPRED\",\n    \"BriefDescription\": \"Final Pump Scope (Group) ended up either larger or smaller than Initial Pump Scope for all data types (demand load,data prefetch,inst prefetch,inst fetch,xlate)\",\n    \"PublicDescription\": \"Final Pump Scope(Group) to get data sourced, ended up larger than Initial Pump Scope OR Final Pump Scope(Group) got data from source that was at smaller scope(Chip) Final pump was group pump and initial pump was chip or final and initial pump was gro\"\n  },\n  {\n    \"EventCode\": \"0x610052\",\n    \"EventName\": \"PM_ALL_GRP_PUMP_MPRED_RTY\",\n    \"BriefDescription\": \"Final Pump Scope (Group) ended up larger than Initial Pump Scope (Chip) for all data types (demand load,data prefetch,inst prefetch,inst fetch,xlate)\",\n    \"PublicDescription\": \"Final Pump Scope(Group) to get data sourced, ended up larger than Initial Pump Scope (Chip) Final pump was group pump and initial pump was chip pumpfor all data types excluding data prefetch (demand load,inst prefetch,inst fetch,xlate)\"\n  },\n  {\n    \"EventCode\": \"0x610054\",\n    \"EventName\": \"PM_ALL_PUMP_CPRED\",\n    \"BriefDescription\": \"Pump prediction correct. Counts across all types of pumps for all data types (demand load,data prefetch,inst prefetch,inst fetch,xlate)\",\n    \"PublicDescription\": \"Pump prediction correct. Counts across all types of pumpsfor all data types excluding data prefetch (demand load,inst prefetch,inst fetch,xlate)\"\n  },\n  {\n    \"EventCode\": \"0x640052\",\n    \"EventName\": \"PM_ALL_PUMP_MPRED\",\n    \"BriefDescription\": \"Pump misprediction. Counts across all types of pumps for all data types (demand load,data prefetch,inst prefetch,inst fetch,xlate)\",\n    \"PublicDescription\": \"Pump Mis prediction Counts across all types of pumpsfor all data types excluding data prefetch (demand load,inst prefetch,inst fetch,xlate)\"\n  },\n  {\n    \"EventCode\": \"0x630050\",\n    \"EventName\": \"PM_ALL_SYS_PUMP_CPRED\",\n    \"BriefDescription\": \"Initial and Final Pump Scope was system pump for all data types (demand load,data prefetch,inst prefetch,inst fetch,xlate)\",\n    \"PublicDescription\": \"Initial and Final Pump Scope and data sourced across this scope was system pump for all data types excluding data prefetch (demand load,inst prefetch,inst fetch,xlate)\"\n  },\n  {\n    \"EventCode\": \"0x630052\",\n    \"EventName\": \"PM_ALL_SYS_PUMP_MPRED\",\n    \"BriefDescription\": \"Final Pump Scope (system) mispredicted. Either the original scope was too small (Chip/Group) or the original scope was System and it should have been smaller. Counts for all data types (demand load,data prefetch,inst prefetch,inst fetch,xlate)\",\n    \"PublicDescription\": \"Final Pump Scope(system) to get data sourced, ended up larger than Initial Pump Scope(Chip/Group) OR Final Pump Scope(system) got data from source that was at smaller scope(Chip/group) Final pump was system pump and initial pump was chip or group or\"\n  },\n  {\n    \"EventCode\": \"0x640050\",\n    \"EventName\": \"PM_ALL_SYS_PUMP_MPRED_RTY\",\n    \"BriefDescription\": \"Final Pump Scope (system) ended up larger than Initial Pump Scope (Chip/Group) for all data types (demand load,data prefetch,inst prefetch,inst fetch,xlate)\",\n    \"PublicDescription\": \"Final Pump Scope(system) to get data sourced, ended up larger than Initial Pump Scope (Chip or Group) for all data types excluding data prefetch (demand load,inst prefetch,inst fetch,xlate)\"\n  },\n  {\n    \"EventCode\": \"0x4082\",\n    \"EventName\": \"PM_BANK_CONFLICT\",\n    \"BriefDescription\": \"Read blocked due to interleave conflict. The ifar logic will detect an interleave conflict and kill the data that was read that cycle\",\n    \"PublicDescription\": \"\"\n  },\n  {\n    \"EventCode\": \"0x5086\",\n    \"EventName\": \"PM_BR_BC_8\",\n    \"BriefDescription\": \"Pairable BC+8 branch that has not been converted to a Resolve Finished in the BRU pipeline\",\n    \"PublicDescription\": \"\"\n  },\n  {\n    \"EventCode\": \"0x5084\",\n    \"EventName\": \"PM_BR_BC_8_CONV\",\n    \"BriefDescription\": \"Pairable BC+8 branch that was converted to a Resolve Finished in the BRU pipeline\",\n    \"PublicDescription\": \"\"\n  },\n  {\n    \"EventCode\": \"0x40ac\",\n    \"EventName\": \"PM_BR_MPRED_CCACHE\",\n    \"BriefDescription\": \"Conditional Branch Completed that was Mispredicted due to the Count Cache Target Prediction\",\n    \"PublicDescription\": \"\"\n  },\n  {\n    \"EventCode\": \"0x40b8\",\n    \"EventName\": \"PM_BR_MPRED_CR\",\n    \"BriefDescription\": \"Conditional Branch Completed that was Mispredicted due to the BHT Direction Prediction (taken/not taken)\",\n    \"PublicDescription\": \"\"\n  },\n  {\n    \"EventCode\": \"0x40ae\",\n    \"EventName\": \"PM_BR_MPRED_LSTACK\",\n    \"BriefDescription\": \"Conditional Branch Completed that was Mispredicted due to the Link Stack Target Prediction\",\n    \"PublicDescription\": \"\"\n  },\n  {\n    \"EventCode\": \"0x40ba\",\n    \"EventName\": \"PM_BR_MPRED_TA\",\n    \"BriefDescription\": \"Conditional Branch Completed that was Mispredicted due to the Target Address Prediction from the Count Cache or Link Stack. Only XL-form branches that resolved Taken set this event\",\n    \"PublicDescription\": \"\"\n  },\n  {\n    \"EventCode\": \"0x10138\",\n    \"EventName\": \"PM_BR_MRK_2PATH\",\n    \"BriefDescription\": \"marked two path branch\",\n    \"PublicDescription\": \"\"\n  },\n  {\n    \"EventCode\": \"0x409c\",\n    \"EventName\": \"PM_BR_PRED_BR0\",\n    \"BriefDescription\": \"Conditional Branch Completed on BR0 (1st branch in group) in which the HW predicted the Direction or Target\",\n    \"PublicDescription\": \"\"\n  },\n  {\n    \"EventCode\": \"0x409e\",\n    \"EventName\": \"PM_BR_PRED_BR1\",\n    \"BriefDescription\": \"Conditional Branch Completed on BR1 (2nd branch in group) in which the HW predicted the Direction or Target. Note: BR1 can only be used in Single Thread Mode. In all of the SMT modes, only one branch can complete, thus BR1 is unused\",\n    \"PublicDescription\": \"\"\n  },\n  {\n    \"EventCode\": \"0x489c\",\n    \"EventName\": \"PM_BR_PRED_BR_CMPL\",\n    \"BriefDescription\": \"Completion Time Event. This event can also be calculated from the direct bus as follows: if_pc_br0_br_pred(0) OR if_pc_br0_br_pred(1)\",\n    \"PublicDescription\": \"IFU\"\n  },\n  {\n    \"EventCode\": \"0x40a4\",\n    \"EventName\": \"PM_BR_PRED_CCACHE_BR0\",\n    \"BriefDescription\": \"Conditional Branch Completed on BR0 that used the Count Cache for Target Prediction\",\n    \"PublicDescription\": \"\"\n  },\n  {\n    \"EventCode\": \"0x40a6\",\n    \"EventName\": \"PM_BR_PRED_CCACHE_BR1\",\n    \"BriefDescription\": \"Conditional Branch Completed on BR1 that used the Count Cache for Target Prediction\",\n    \"PublicDescription\": \"\"\n  },\n  {\n    \"EventCode\": \"0x48a4\",\n    \"EventName\": \"PM_BR_PRED_CCACHE_CMPL\",\n    \"BriefDescription\": \"Completion Time Event. This event can also be calculated from the direct bus as follows: if_pc_br0_br_pred(0) AND if_pc_br0_pred_type\",\n    \"PublicDescription\": \"IFU\"\n  },\n  {\n    \"EventCode\": \"0x40b0\",\n    \"EventName\": \"PM_BR_PRED_CR_BR0\",\n    \"BriefDescription\": \"Conditional Branch Completed on BR0 that had its direction predicted. I-form branches do not set this event. In addition, B-form branches which do not use the BHT do not set this event - these are branches with BO-field set to 'always taken' and branches\",\n    \"PublicDescription\": \"\"\n  },\n  {\n    \"EventCode\": \"0x40b2\",\n    \"EventName\": \"PM_BR_PRED_CR_BR1\",\n    \"BriefDescription\": \"Conditional Branch Completed on BR1 that had its direction predicted. I-form branches do not set this event. In addition, B-form branches which do not use the BHT do not set this event - these are branches with BO-field set to 'always taken' and branches\",\n    \"PublicDescription\": \"\"\n  },\n  {\n    \"EventCode\": \"0x48b0\",\n    \"EventName\": \"PM_BR_PRED_CR_CMPL\",\n    \"BriefDescription\": \"Completion Time Event. This event can also be calculated from the direct bus as follows: if_pc_br0_br_pred(1)='1'\",\n    \"PublicDescription\": \"IFU\"\n  },\n  {\n    \"EventCode\": \"0x40a8\",\n    \"EventName\": \"PM_BR_PRED_LSTACK_BR0\",\n    \"BriefDescription\": \"Conditional Branch Completed on BR0 that used the Link Stack for Target Prediction\",\n    \"PublicDescription\": \"\"\n  },\n  {\n    \"EventCode\": \"0x40aa\",\n    \"EventName\": \"PM_BR_PRED_LSTACK_BR1\",\n    \"BriefDescription\": \"Conditional Branch Completed on BR1 that used the Link Stack for Target Prediction\",\n    \"PublicDescription\": \"\"\n  },\n  {\n    \"EventCode\": \"0x48a8\",\n    \"EventName\": \"PM_BR_PRED_LSTACK_CMPL\",\n    \"BriefDescription\": \"Completion Time Event. This event can also be calculated from the direct bus as follows: if_pc_br0_br_pred(0) AND (not if_pc_br0_pred_type)\",\n    \"PublicDescription\": \"IFU\"\n  },\n  {\n    \"EventCode\": \"0x40b4\",\n    \"EventName\": \"PM_BR_PRED_TA_BR0\",\n    \"BriefDescription\": \"Conditional Branch Completed on BR0 that had its target address predicted. Only XL-form branches set this event\",\n    \"PublicDescription\": \"\"\n  },\n  {\n    \"EventCode\": \"0x40b6\",\n    \"EventName\": \"PM_BR_PRED_TA_BR1\",\n    \"BriefDescription\": \"Conditional Branch Completed on BR1 that had its target address predicted. Only XL-form branches set this event\",\n    \"PublicDescription\": \"\"\n  },\n  {\n    \"EventCode\": \"0x48b4\",\n    \"EventName\": \"PM_BR_PRED_TA_CMPL\",\n    \"BriefDescription\": \"Completion Time Event. This event can also be calculated from the direct bus as follows: if_pc_br0_br_pred(0)='1'\",\n    \"PublicDescription\": \"IFU\"\n  },\n  {\n    \"EventCode\": \"0x40a0\",\n    \"EventName\": \"PM_BR_UNCOND_BR0\",\n    \"BriefDescription\": \"Unconditional Branch Completed on BR0. HW branch prediction was not used for this branch. This can be an I-form branch, a B-form branch with BO-field set to branch always, or a B-form branch which was coverted to a Resolve\",\n    \"PublicDescription\": \"\"\n  },\n  {\n    \"EventCode\": \"0x40a2\",\n    \"EventName\": \"PM_BR_UNCOND_BR1\",\n    \"BriefDescription\": \"Unconditional Branch Completed on BR1. HW branch prediction was not used for this branch. This can be an I-form branch, a B-form branch with BO-field set to branch always, or a B-form branch which was coverted to a Resolve\",\n    \"PublicDescription\": \"\"\n  },\n  {\n    \"EventCode\": \"0x48a0\",\n    \"EventName\": \"PM_BR_UNCOND_CMPL\",\n    \"BriefDescription\": \"Completion Time Event. This event can also be calculated from the direct bus as follows: if_pc_br0_br_pred=00 AND if_pc_br0_completed\",\n    \"PublicDescription\": \"IFU\"\n  },\n  {\n    \"EventCode\": \"0x3094\",\n    \"EventName\": \"PM_CASTOUT_ISSUED\",\n    \"BriefDescription\": \"Castouts issued\",\n    \"PublicDescription\": \"\"\n  },\n  {\n    \"EventCode\": \"0x3096\",\n    \"EventName\": \"PM_CASTOUT_ISSUED_GPR\",\n    \"BriefDescription\": \"Castouts issued GPR\",\n    \"PublicDescription\": \"\"\n  },\n  {\n    \"EventCode\": \"0x2090\",\n    \"EventName\": \"PM_CLB_HELD\",\n    \"BriefDescription\": \"CLB Hold: Any Reason\",\n    \"PublicDescription\": \"\"\n  },\n  {\n    \"EventCode\": \"0x2d018\",\n    \"EventName\": \"PM_CMPLU_STALL_BRU_CRU\",\n    \"BriefDescription\": \"Completion stall due to IFU\",\n    \"PublicDescription\": \"\"\n  },\n  {\n    \"EventCode\": \"0x30026\",\n    \"EventName\": \"PM_CMPLU_STALL_COQ_FULL\",\n    \"BriefDescription\": \"Completion stall due to CO q full\",\n    \"PublicDescription\": \"\"\n  },\n  {\n    \"EventCode\": \"0x30038\",\n    \"EventName\": \"PM_CMPLU_STALL_FLUSH\",\n    \"BriefDescription\": \"completion stall due to flush by own thread\",\n    \"PublicDescription\": \"\"\n  },\n  {\n    \"EventCode\": \"0x30028\",\n    \"EventName\": \"PM_CMPLU_STALL_MEM_ECC_DELAY\",\n    \"BriefDescription\": \"Completion stall due to mem ECC delay\",\n    \"PublicDescription\": \"\"\n  },\n  {\n    \"EventCode\": \"0x2e01c\",\n    \"EventName\": \"PM_CMPLU_STALL_NO_NTF\",\n    \"BriefDescription\": \"Completion stall due to nop\",\n    \"PublicDescription\": \"\"\n  },\n  {\n    \"EventCode\": \"0x2e01e\",\n    \"EventName\": \"PM_CMPLU_STALL_NTCG_FLUSH\",\n    \"BriefDescription\": \"Completion stall due to ntcg flush\",\n    \"PublicDescription\": \"Completion stall due to reject (load hit store)\"\n  },\n  {\n    \"EventCode\": \"0x4c010\",\n    \"EventName\": \"PM_CMPLU_STALL_REJECT\",\n    \"BriefDescription\": \"Completion stall due to LSU reject\",\n    \"PublicDescription\": \"\"\n  },\n  {\n    \"EventCode\": \"0x2c01a\",\n    \"EventName\": \"PM_CMPLU_STALL_REJECT_LHS\",\n    \"BriefDescription\": \"Completion stall due to reject (load hit store)\",\n    \"PublicDescription\": \"\"\n  },\n  {\n    \"EventCode\": \"0x4c014\",\n    \"EventName\": \"PM_CMPLU_STALL_REJ_LMQ_FULL\",\n    \"BriefDescription\": \"Completion stall due to LSU reject LMQ full\",\n    \"PublicDescription\": \"\"\n  },\n  {\n    \"EventCode\": \"0x4d010\",\n    \"EventName\": \"PM_CMPLU_STALL_SCALAR\",\n    \"BriefDescription\": \"Completion stall due to VSU scalar instruction\",\n    \"PublicDescription\": \"\"\n  },\n  {\n    \"EventCode\": \"0x2d010\",\n    \"EventName\": \"PM_CMPLU_STALL_SCALAR_LONG\",\n    \"BriefDescription\": \"Completion stall due to VSU scalar long latency instruction\",\n    \"PublicDescription\": \"\"\n  },\n  {\n    \"EventCode\": \"0x2c014\",\n    \"EventName\": \"PM_CMPLU_STALL_STORE\",\n    \"BriefDescription\": \"Completion stall by stores this includes store agen finishes in pipe LS0/LS1 and store data finishes in LS2/LS3\",\n    \"PublicDescription\": \"\"\n  },\n  {\n    \"EventCode\": \"0x2d014\",\n    \"EventName\": \"PM_CMPLU_STALL_VECTOR\",\n    \"BriefDescription\": \"Completion stall due to VSU vector instruction\",\n    \"PublicDescription\": \"\"\n  },\n  {\n    \"EventCode\": \"0x4d012\",\n    \"EventName\": \"PM_CMPLU_STALL_VECTOR_LONG\",\n    \"BriefDescription\": \"Completion stall due to VSU vector long instruction\",\n    \"PublicDescription\": \"\"\n  },\n  {\n    \"EventCode\": \"0x2d012\",\n    \"EventName\": \"PM_CMPLU_STALL_VSU\",\n    \"BriefDescription\": \"Completion stall due to VSU instruction\",\n    \"PublicDescription\": \"\"\n  },\n  {\n    \"EventCode\": \"0x16083\",\n    \"EventName\": \"PM_CO0_ALLOC\",\n    \"BriefDescription\": \"CO mach 0 Busy. Used by PMU to sample ave RC livetime(mach0 used as sample point)\",\n    \"PublicDescription\": \"0.0\"\n  },\n  {\n    \"EventCode\": \"0x16082\",\n    \"EventName\": \"PM_CO0_BUSY\",\n    \"BriefDescription\": \"CO mach 0 Busy. Used by PMU to sample ave RC livetime(mach0 used as sample point)\",\n    \"PublicDescription\": \"\"\n  },\n  {\n    \"EventCode\": \"0x3608a\",\n    \"EventName\": \"PM_CO_USAGE\",\n    \"BriefDescription\": \"Continuous 16 cycle(2to1) window where this signals rotates thru sampling each L2 CO machine busy. PMU uses this wave to then do 16 cyc count to sample total number of machs running\",\n    \"PublicDescription\": \"\"\n  },\n  {\n    \"EventCode\": \"0x40066\",\n    \"EventName\": \"PM_CRU_FIN\",\n    \"BriefDescription\": \"IFU Finished a (non-branch) instruction\",\n    \"PublicDescription\": \"\"\n  },\n  {\n    \"EventCode\": \"0x61c050\",\n    \"EventName\": \"PM_DATA_ALL_CHIP_PUMP_CPRED\",\n    \"BriefDescription\": \"Initial and Final Pump Scope was chip pump (prediction=correct) for either demand loads or data prefetch\",\n    \"PublicDescription\": \"Initial and Final Pump Scope and data sourced across this scope was chip pump (prediction=correct) for a demand load\"\n  },\n  {\n    \"EventCode\": \"0x64c048\",\n    \"EventName\": \"PM_DATA_ALL_FROM_DL2L3_MOD\",\n    \"BriefDescription\": \"The processor's data cache was reloaded with Modified (M) data from another chip's L2 or L3 on a different Node or Group (Distant), as this chip due to either demand loads or data prefetch\",\n    \"PublicDescription\": \"The processor's data cache was reloaded with Modified (M) data from another chip's L2 or L3 on a different Node or Group (Distant), as this chip due to either only demand loads or demand loads plus prefetches if MMCR1[16] is 1\"\n  },\n  {\n    \"EventCode\": \"0x63c048\",\n    \"EventName\": \"PM_DATA_ALL_FROM_DL2L3_SHR\",\n    \"BriefDescription\": \"The processor's data cache was reloaded with Shared (S) data from another chip's L2 or L3 on a different Node or Group (Distant), as this chip due to either demand loads or data prefetch\",\n    \"PublicDescription\": \"The processor's data cache was reloaded with Shared (S) data from another chip's L2 or L3 on a different Node or Group (Distant), as this chip due to either only demand loads or demand loads plus prefetches if MMCR1[16] is 1\"\n  },\n  {\n    \"EventCode\": \"0x63c04c\",\n    \"EventName\": \"PM_DATA_ALL_FROM_DL4\",\n    \"BriefDescription\": \"The processor's data cache was reloaded from another chip's L4 on a different Node or Group (Distant) due to either demand loads or data prefetch\",\n    \"PublicDescription\": \"The processor's data cache was reloaded from another chip's L4 on a different Node or Group (Distant) due to either only demand loads or demand loads plus prefetches if MMCR1[16] is 1\"\n  },\n  {\n    \"EventCode\": \"0x64c04c\",\n    \"EventName\": \"PM_DATA_ALL_FROM_DMEM\",\n    \"BriefDescription\": \"The processor's data cache was reloaded from another chip's memory on the same Node or Group (Distant) due to either demand loads or data prefetch\",\n    \"PublicDescription\": \"The processor's data cache was reloaded from another chip's memory on the same Node or Group (Distant) due to either only demand loads or demand loads plus prefetches if MMCR1[16] is 1\"\n  },\n  {\n    \"EventCode\": \"0x61c042\",\n    \"EventName\": \"PM_DATA_ALL_FROM_L2\",\n    \"BriefDescription\": \"The processor's data cache was reloaded from local core's L2 due to either demand loads or data prefetch\",\n    \"PublicDescription\": \"The processor's data cache was reloaded from local core's L2 due to either only demand loads or demand loads plus prefetches if MMCR1[16] is 1\"\n  },\n  {\n    \"EventCode\": \"0x64c046\",\n    \"EventName\": \"PM_DATA_ALL_FROM_L21_MOD\",\n    \"BriefDescription\": \"The processor's data cache was reloaded with Modified (M) data from another core's L2 on the same chip due to either demand loads or data prefetch\",\n    \"PublicDescription\": \"The processor's data cache was reloaded with Modified (M) data from another core's L2 on the same chip due to either only demand loads or demand loads plus prefetches if MMCR1[16] is 1\"\n  },\n  {\n    \"EventCode\": \"0x63c046\",\n    \"EventName\": \"PM_DATA_ALL_FROM_L21_SHR\",\n    \"BriefDescription\": \"The processor's data cache was reloaded with Shared (S) data from another core's L2 on the same chip due to either demand loads or data prefetch\",\n    \"PublicDescription\": \"The processor's data cache was reloaded with Shared (S) data from another core's L2 on the same chip due to either only demand loads or demand loads plus prefetches if MMCR1[16] is 1\"\n  },\n  {\n    \"EventCode\": \"0x61c04e\",\n    \"EventName\": \"PM_DATA_ALL_FROM_L2MISS_MOD\",\n    \"BriefDescription\": \"The processor's data cache was reloaded from a location other than the local core's L2 due to either demand loads or data prefetch\",\n    \"PublicDescription\": \"The processor's data cache was reloaded from a location other than the local core's L2 due to either only demand loads or demand loads plus prefetches if MMCR1[16] is 1\"\n  },\n  {\n    \"EventCode\": \"0x63c040\",\n    \"EventName\": \"PM_DATA_ALL_FROM_L2_DISP_CONFLICT_LDHITST\",\n    \"BriefDescription\": \"The processor's data cache was reloaded from local core's L2 with load hit store conflict due to either demand loads or data prefetch\",\n    \"PublicDescription\": \"The processor's data cache was reloaded from local core's L2 with load hit store conflict due to either only demand loads or demand loads plus prefetches if MMCR1[16] is 1\"\n  },\n  {\n    \"EventCode\": \"0x64c040\",\n    \"EventName\": \"PM_DATA_ALL_FROM_L2_DISP_CONFLICT_OTHER\",\n    \"BriefDescription\": \"The processor's data cache was reloaded from local core's L2 with dispatch conflict due to either demand loads or data prefetch\",\n    \"PublicDescription\": \"The processor's data cache was reloaded from local core's L2 with dispatch conflict due to either only demand loads or demand loads plus prefetches if MMCR1[16] is 1\"\n  },\n  {\n    \"EventCode\": \"0x62c040\",\n    \"EventName\": \"PM_DATA_ALL_FROM_L2_MEPF\",\n    \"BriefDescription\": \"The processor's data cache was reloaded from local core's L2 hit without dispatch conflicts on Mepf state due to either demand loads or data prefetch\",\n    \"PublicDescription\": \"The processor's data cache was reloaded from local core's L2 hit without dispatch conflicts on Mepf state due to either only demand loads or demand loads plus prefetches if MMCR1[16] is 1\"\n  },\n  {\n    \"EventCode\": \"0x61c040\",\n    \"EventName\": \"PM_DATA_ALL_FROM_L2_NO_CONFLICT\",\n    \"BriefDescription\": \"The processor's data cache was reloaded from local core's L2 without conflict due to either demand loads or data prefetch\",\n    \"PublicDescription\": \"The processor's data cache was reloaded from local core's L2 without conflict due to either only demand loads or demand loads plus prefetches if MMCR1[16] is 1\"\n  },\n  {\n    \"EventCode\": \"0x64c042\",\n    \"EventName\": \"PM_DATA_ALL_FROM_L3\",\n    \"BriefDescription\": \"The processor's data cache was reloaded from local core's L3 due to either demand loads or data prefetch\",\n    \"PublicDescription\": \"The processor's data cache was reloaded from local core's L3 due to either only demand loads or demand loads plus prefetches if MMCR1[16] is 1\"\n  },\n  {\n    \"EventCode\": \"0x64c044\",\n    \"EventName\": \"PM_DATA_ALL_FROM_L31_ECO_MOD\",\n    \"BriefDescription\": \"The processor's data cache was reloaded with Modified (M) data from another core's ECO L3 on the same chip due to either demand loads or data prefetch\",\n    \"PublicDescription\": \"The processor's data cache was reloaded with Modified (M) data from another core's ECO L3 on the same chip due to either only demand loads or demand loads plus prefetches if MMCR1[16] is 1\"\n  },\n  {\n    \"EventCode\": \"0x63c044\",\n    \"EventName\": \"PM_DATA_ALL_FROM_L31_ECO_SHR\",\n    \"BriefDescription\": \"The processor's data cache was reloaded with Shared (S) data from another core's ECO L3 on the same chip due to either demand loads or data prefetch\",\n    \"PublicDescription\": \"The processor's data cache was reloaded with Shared (S) data from another core's ECO L3 on the same chip due to either only demand loads or demand loads plus prefetches if MMCR1[16] is 1\"\n  },\n  {\n    \"EventCode\": \"0x62c044\",\n    \"EventName\": \"PM_DATA_ALL_FROM_L31_MOD\",\n    \"BriefDescription\": \"The processor's data cache was reloaded with Modified (M) data from another core's L3 on the same chip due to either demand loads or data prefetch\",\n    \"PublicDescription\": \"The processor's data cache was reloaded with Modified (M) data from another core's L3 on the same chip due to either only demand loads or demand loads plus prefetches if MMCR1[16] is 1\"\n  },\n  {\n    \"EventCode\": \"0x61c046\",\n    \"EventName\": \"PM_DATA_ALL_FROM_L31_SHR\",\n    \"BriefDescription\": \"The processor's data cache was reloaded with Shared (S) data from another core's L3 on the same chip due to either demand loads or data prefetch\",\n    \"PublicDescription\": \"The processor's data cache was reloaded with Shared (S) data from another core's L3 on the same chip due to either only demand loads or demand loads plus prefetches if MMCR1[16] is 1\"\n  },\n  {\n    \"EventCode\": \"0x64c04e\",\n    \"EventName\": \"PM_DATA_ALL_FROM_L3MISS_MOD\",\n    \"BriefDescription\": \"The processor's data cache was reloaded from a location other than the local core's L3 due to either demand loads or data prefetch\",\n    \"PublicDescription\": \"The processor's data cache was reloaded from a location other than the local core's L3 due to either only demand loads or demand loads plus prefetches if MMCR1[16] is 1\"\n  },\n  {\n    \"EventCode\": \"0x63c042\",\n    \"EventName\": \"PM_DATA_ALL_FROM_L3_DISP_CONFLICT\",\n    \"BriefDescription\": \"The processor's data cache was reloaded from local core's L3 with dispatch conflict due to either demand loads or data prefetch\",\n    \"PublicDescription\": \"The processor's data cache was reloaded from local core's L3 with dispatch conflict due to either only demand loads or demand loads plus prefetches if MMCR1[16] is 1\"\n  },\n  {\n    \"EventCode\": \"0x62c042\",\n    \"EventName\": \"PM_DATA_ALL_FROM_L3_MEPF\",\n    \"BriefDescription\": \"The processor's data cache was reloaded from local core's L3 without dispatch conflicts hit on Mepf state due to either demand loads or data prefetch\",\n    \"PublicDescription\": \"The processor's data cache was reloaded from local core's L3 without dispatch conflicts hit on Mepf state due to either only demand loads or demand loads plus prefetches if MMCR1[16] is 1\"\n  },\n  {\n    \"EventCode\": \"0x61c044\",\n    \"EventName\": \"PM_DATA_ALL_FROM_L3_NO_CONFLICT\",\n    \"BriefDescription\": \"The processor's data cache was reloaded from local core's L3 without conflict due to either demand loads or data prefetch\",\n    \"PublicDescription\": \"The processor's data cache was reloaded from local core's L3 without conflict due to either only demand loads or demand loads plus prefetches if MMCR1[16] is 1\"\n  },\n  {\n    \"EventCode\": \"0x61c04c\",\n    \"EventName\": \"PM_DATA_ALL_FROM_LL4\",\n    \"BriefDescription\": \"The processor's data cache was reloaded from the local chip's L4 cache due to either demand loads or data prefetch\",\n    \"PublicDescription\": \"The processor's data cache was reloaded from the local chip's L4 cache due to either only demand loads or demand loads plus prefetches if MMCR1[16] is 1\"\n  },\n  {\n    \"EventCode\": \"0x62c048\",\n    \"EventName\": \"PM_DATA_ALL_FROM_LMEM\",\n    \"BriefDescription\": \"The processor's data cache was reloaded from the local chip's Memory due to either demand loads or data prefetch\",\n    \"PublicDescription\": \"The processor's data cache was reloaded from the local chip's Memory due to either only demand loads or demand loads plus prefetches if MMCR1[16] is 1\"\n  },\n  {\n    \"EventCode\": \"0x62c04c\",\n    \"EventName\": \"PM_DATA_ALL_FROM_MEMORY\",\n    \"BriefDescription\": \"The processor's data cache was reloaded from a memory location including L4 from local remote or distant due to either demand loads or data prefetch\",\n    \"PublicDescription\": \"The processor's data cache was reloaded from a memory location including L4 from local remote or distant due to either only demand loads or demand loads plus prefetches if MMCR1[16] is 1\"\n  },\n  {\n    \"EventCode\": \"0x64c04a\",\n    \"EventName\": \"PM_DATA_ALL_FROM_OFF_CHIP_CACHE\",\n    \"BriefDescription\": \"The processor's data cache was reloaded either shared or modified data from another core's L2/L3 on a different chip (remote or distant) due to either demand loads or data prefetch\",\n    \"PublicDescription\": \"The processor's data cache was reloaded either shared or modified data from another core's L2/L3 on a different chip (remote or distant) due to either only demand loads or demand loads plus prefetches if MMCR1[16] is 1\"\n  },\n  {\n    \"EventCode\": \"0x61c048\",\n    \"EventName\": \"PM_DATA_ALL_FROM_ON_CHIP_CACHE\",\n    \"BriefDescription\": \"The processor's data cache was reloaded either shared or modified data from another core's L2/L3 on the same chip due to either demand loads or data prefetch\",\n    \"PublicDescription\": \"The processor's data cache was reloaded either shared or modified data from another core's L2/L3 on the same chip due to either only demand loads or demand loads plus prefetches if MMCR1[16] is 1\"\n  },\n  {\n    \"EventCode\": \"0x62c046\",\n    \"EventName\": \"PM_DATA_ALL_FROM_RL2L3_MOD\",\n    \"BriefDescription\": \"The processor's data cache was reloaded with Modified (M) data from another chip's L2 or L3 on the same Node or Group (Remote), as this chip due to either demand loads or data prefetch\",\n    \"PublicDescription\": \"The processor's data cache was reloaded with Modified (M) data from another chip's L2 or L3 on the same Node or Group (Remote), as this chip due to either only demand loads or demand loads plus prefetches if MMCR1[16] is 1\"\n  },\n  {\n    \"EventCode\": \"0x61c04a\",\n    \"EventName\": \"PM_DATA_ALL_FROM_RL2L3_SHR\",\n    \"BriefDescription\": \"The processor's data cache was reloaded with Shared (S) data from another chip's L2 or L3 on the same Node or Group (Remote), as this chip due to either demand loads or data prefetch\",\n    \"PublicDescription\": \"The processor's data cache was reloaded with Shared (S) data from another chip's L2 or L3 on the same Node or Group (Remote), as this chip due to either only demand loads or demand loads plus prefetches if MMCR1[16] is 1\"\n  },\n  {\n    \"EventCode\": \"0x62c04a\",\n    \"EventName\": \"PM_DATA_ALL_FROM_RL4\",\n    \"BriefDescription\": \"The processor's data cache was reloaded from another chip's L4 on the same Node or Group ( Remote) due to either demand loads or data prefetch\",\n    \"PublicDescription\": \"The processor's data cache was reloaded from another chip's L4 on the same Node or Group ( Remote) due to either only demand loads or demand loads plus prefetches if MMCR1[16] is 1\"\n  },\n  {\n    \"EventCode\": \"0x63c04a\",\n    \"EventName\": \"PM_DATA_ALL_FROM_RMEM\",\n    \"BriefDescription\": \"The processor's data cache was reloaded from another chip's memory on the same Node or Group ( Remote) due to either demand loads or data prefetch\",\n    \"PublicDescription\": \"The processor's data cache was reloaded from another chip's memory on the same Node or Group ( Remote) due to either only demand loads or demand loads plus prefetches if MMCR1[16] is 1\"\n  },\n  {\n    \"EventCode\": \"0x62c050\",\n    \"EventName\": \"PM_DATA_ALL_GRP_PUMP_CPRED\",\n    \"BriefDescription\": \"Initial and Final Pump Scope was group pump (prediction=correct) for either demand loads or data prefetch\",\n    \"PublicDescription\": \"Initial and Final Pump Scope and data sourced across this scope was group pump for a demand load\"\n  },\n  {\n    \"EventCode\": \"0x62c052\",\n    \"EventName\": \"PM_DATA_ALL_GRP_PUMP_MPRED\",\n    \"BriefDescription\": \"Final Pump Scope (Group) ended up either larger or smaller than Initial Pump Scope for either demand loads or data prefetch\",\n    \"PublicDescription\": \"Final Pump Scope(Group) to get data sourced, ended up larger than Initial Pump Scope OR Final Pump Scope(Group) got data from source that was at smaller scope(Chip) Final pump was group pump and initial pump was chip or final and initial pump was gro\"\n  },\n  {\n    \"EventCode\": \"0x61c052\",\n    \"EventName\": \"PM_DATA_ALL_GRP_PUMP_MPRED_RTY\",\n    \"BriefDescription\": \"Final Pump Scope (Group) ended up larger than Initial Pump Scope (Chip) for either demand loads or data prefetch\",\n    \"PublicDescription\": \"Final Pump Scope(Group) to get data sourced, ended up larger than Initial Pump Scope (Chip) Final pump was group pump and initial pump was chip pumpfor a demand load\"\n  },\n  {\n    \"EventCode\": \"0x61c054\",\n    \"EventName\": \"PM_DATA_ALL_PUMP_CPRED\",\n    \"BriefDescription\": \"Pump prediction correct. Counts across all types of pumps for either demand loads or data prefetch\",\n    \"PublicDescription\": \"Pump prediction correct. Counts across all types of pumps for a demand load\"\n  },\n  {\n    \"EventCode\": \"0x64c052\",\n    \"EventName\": \"PM_DATA_ALL_PUMP_MPRED\",\n    \"BriefDescription\": \"Pump misprediction. Counts across all types of pumps for either demand loads or data prefetch\",\n    \"PublicDescription\": \"Pump Mis prediction Counts across all types of pumpsfor a demand load\"\n  },\n  {\n    \"EventCode\": \"0x63c050\",\n    \"EventName\": \"PM_DATA_ALL_SYS_PUMP_CPRED\",\n    \"BriefDescription\": \"Initial and Final Pump Scope was system pump (prediction=correct) for either demand loads or data prefetch\",\n    \"PublicDescription\": \"Initial and Final Pump Scope and data sourced across this scope was system pump for a demand load\"\n  },\n  {\n    \"EventCode\": \"0x63c052\",\n    \"EventName\": \"PM_DATA_ALL_SYS_PUMP_MPRED\",\n    \"BriefDescription\": \"Final Pump Scope (system) mispredicted. Either the original scope was too small (Chip/Group) or the original scope was System and it should have been smaller. Counts for either demand loads or data prefetch\",\n    \"PublicDescription\": \"Final Pump Scope(system) to get data sourced, ended up larger than Initial Pump Scope(Chip/Group) OR Final Pump Scope(system) got data from source that was at smaller scope(Chip/group) Final pump was system pump and initial pump was chip or group or\"\n  },\n  {\n    \"EventCode\": \"0x64c050\",\n    \"EventName\": \"PM_DATA_ALL_SYS_PUMP_MPRED_RTY\",\n    \"BriefDescription\": \"Final Pump Scope (system) ended up larger than Initial Pump Scope (Chip/Group) for either demand loads or data prefetch\",\n    \"PublicDescription\": \"Final Pump Scope(system) to get data sourced, ended up larger than Initial Pump Scope (Chip or Group) for a demand load\"\n  },\n  {\n    \"EventCode\": \"0x4c046\",\n    \"EventName\": \"PM_DATA_FROM_L21_MOD\",\n    \"BriefDescription\": \"The processor's data cache was reloaded with Modified (M) data from another core's L2 on the same chip due to a demand load\",\n    \"PublicDescription\": \"The processor's data cache was reloaded with Modified (M) data from another core's L2 on the same chip due to either only demand loads or demand loads plus prefetches if MMCR1[16] is 1\"\n  },\n  {\n    \"EventCode\": \"0x3c046\",\n    \"EventName\": \"PM_DATA_FROM_L21_SHR\",\n    \"BriefDescription\": \"The processor's data cache was reloaded with Shared (S) data from another core's L2 on the same chip due to a demand load\",\n    \"PublicDescription\": \"The processor's data cache was reloaded with Shared (S) data from another core's L2 on the same chip due to either only demand loads or demand loads plus prefetches if MMCR1[16] is 1\"\n  },\n  {\n    \"EventCode\": \"0x4c044\",\n    \"EventName\": \"PM_DATA_FROM_L31_ECO_MOD\",\n    \"BriefDescription\": \"The processor's data cache was reloaded with Modified (M) data from another core's ECO L3 on the same chip due to a demand load\",\n    \"PublicDescription\": \"The processor's data cache was reloaded with Modified (M) data from another core's ECO L3 on the same chip due to either only demand loads or demand loads plus prefetches if MMCR1[16] is 1\"\n  },\n  {\n    \"EventCode\": \"0x3c044\",\n    \"EventName\": \"PM_DATA_FROM_L31_ECO_SHR\",\n    \"BriefDescription\": \"The processor's data cache was reloaded with Shared (S) data from another core's ECO L3 on the same chip due to a demand load\",\n    \"PublicDescription\": \"The processor's data cache was reloaded with Shared (S) data from another core's ECO L3 on the same chip due to either only demand loads or demand loads plus prefetches if MMCR1[16] is 1\"\n  },\n  {\n    \"EventCode\": \"0x2c044\",\n    \"EventName\": \"PM_DATA_FROM_L31_MOD\",\n    \"BriefDescription\": \"The processor's data cache was reloaded with Modified (M) data from another core's L3 on the same chip due to a demand load\",\n    \"PublicDescription\": \"The processor's data cache was reloaded with Modified (M) data from another core's L3 on the same chip due to either only demand loads or demand loads plus prefetches if MMCR1[16] is 1\"\n  },\n  {\n    \"EventCode\": \"0x1c046\",\n    \"EventName\": \"PM_DATA_FROM_L31_SHR\",\n    \"BriefDescription\": \"The processor's data cache was reloaded with Shared (S) data from another core's L3 on the same chip due to a demand load\",\n    \"PublicDescription\": \"The processor's data cache was reloaded with Shared (S) data from another core's L3 on the same chip due to either only demand loads or demand loads plus prefetches if MMCR1[16] is 1\"\n  },\n  {\n    \"EventCode\": \"0x400fe\",\n    \"EventName\": \"PM_DATA_FROM_MEM\",\n    \"BriefDescription\": \"The processor's data cache was reloaded from a memory location including L4 from local remote or distant due to a demand load\",\n    \"PublicDescription\": \"Data cache reload from memory (including L4)\"\n  },\n  {\n    \"EventCode\": \"0xe0bc\",\n    \"EventName\": \"PM_DC_COLLISIONS\",\n    \"BriefDescription\": \"DATA Cache collisions\",\n    \"PublicDescription\": \"DATA Cache collisions42\"\n  },\n  {\n    \"EventCode\": \"0x1e050\",\n    \"EventName\": \"PM_DC_PREF_STREAM_ALLOC\",\n    \"BriefDescription\": \"Stream marked valid. The stream could have been allocated through the hardware prefetch mechanism or through software. This is combined ls0 and ls1\",\n    \"PublicDescription\": \"\"\n  },\n  {\n    \"EventCode\": \"0x2e050\",\n    \"EventName\": \"PM_DC_PREF_STREAM_CONF\",\n    \"BriefDescription\": \"A demand load referenced a line in an active prefetch stream. The stream could have been allocated through the hardware prefetch mechanism or through software. Combine up + down\",\n    \"PublicDescription\": \"\"\n  },\n  {\n    \"EventCode\": \"0x4e050\",\n    \"EventName\": \"PM_DC_PREF_STREAM_FUZZY_CONF\",\n    \"BriefDescription\": \"A demand load referenced a line in an active fuzzy prefetch stream. The stream could have been allocated through the hardware prefetch mechanism or through software.Fuzzy stream confirm (out of order effects, or pf cant keep up)\",\n    \"PublicDescription\": \"\"\n  },\n  {\n    \"EventCode\": \"0x3e050\",\n    \"EventName\": \"PM_DC_PREF_STREAM_STRIDED_CONF\",\n    \"BriefDescription\": \"A demand load referenced a line in an active strided prefetch stream. The stream could have been allocated through the hardware prefetch mechanism or through software\",\n    \"PublicDescription\": \"\"\n  },\n  {\n    \"EventCode\": \"0xb0ba\",\n    \"EventName\": \"PM_DFU\",\n    \"BriefDescription\": \"Finish DFU (all finish)\",\n    \"PublicDescription\": \"\"\n  },\n  {\n    \"EventCode\": \"0xb0be\",\n    \"EventName\": \"PM_DFU_DCFFIX\",\n    \"BriefDescription\": \"Convert from fixed opcode finish (dcffix,dcffixq)\",\n    \"PublicDescription\": \"\"\n  },\n  {\n    \"EventCode\": \"0xb0bc\",\n    \"EventName\": \"PM_DFU_DENBCD\",\n    \"BriefDescription\": \"BCD->DPD opcode finish (denbcd, denbcdq)\",\n    \"PublicDescription\": \"\"\n  },\n  {\n    \"EventCode\": \"0xb0b8\",\n    \"EventName\": \"PM_DFU_MC\",\n    \"BriefDescription\": \"Finish DFU multicycle\",\n    \"PublicDescription\": \"\"\n  },\n  {\n    \"EventCode\": \"0x2092\",\n    \"EventName\": \"PM_DISP_CLB_HELD_BAL\",\n    \"BriefDescription\": \"Dispatch/CLB Hold: Balance\",\n    \"PublicDescription\": \"\"\n  },\n  {\n    \"EventCode\": \"0x2094\",\n    \"EventName\": \"PM_DISP_CLB_HELD_RES\",\n    \"BriefDescription\": \"Dispatch/CLB Hold: Resource\",\n    \"PublicDescription\": \"\"\n  },\n  {\n    \"EventCode\": \"0x20a8\",\n    \"EventName\": \"PM_DISP_CLB_HELD_SB\",\n    \"BriefDescription\": \"Dispatch/CLB Hold: Scoreboard\",\n    \"PublicDescription\": \"\"\n  },\n  {\n    \"EventCode\": \"0x2098\",\n    \"EventName\": \"PM_DISP_CLB_HELD_SYNC\",\n    \"BriefDescription\": \"Dispatch/CLB Hold: Sync type instruction\",\n    \"PublicDescription\": \"\"\n  },\n  {\n    \"EventCode\": \"0x2096\",\n    \"EventName\": \"PM_DISP_CLB_HELD_TLBIE\",\n    \"BriefDescription\": \"Dispatch Hold: Due to TLBIE\",\n    \"PublicDescription\": \"\"\n  },\n  {\n    \"EventCode\": \"0x20006\",\n    \"EventName\": \"PM_DISP_HELD_IQ_FULL\",\n    \"BriefDescription\": \"Dispatch held due to Issue q full\",\n    \"PublicDescription\": \"\"\n  },\n  {\n    \"EventCode\": \"0x1002a\",\n    \"EventName\": \"PM_DISP_HELD_MAP_FULL\",\n    \"BriefDescription\": \"Dispatch for this thread was held because the Mappers were full\",\n    \"PublicDescription\": \"Dispatch held due to Mapper full\"\n  },\n  {\n    \"EventCode\": \"0x30018\",\n    \"EventName\": \"PM_DISP_HELD_SRQ_FULL\",\n    \"BriefDescription\": \"Dispatch held due SRQ no room\",\n    \"PublicDescription\": \"\"\n  },\n  {\n    \"EventCode\": \"0x30a6\",\n    \"EventName\": \"PM_DISP_HOLD_GCT_FULL\",\n    \"BriefDescription\": \"Dispatch Hold Due to no space in the GCT\",\n    \"PublicDescription\": \"\"\n  },\n  {\n    \"EventCode\": \"0x30008\",\n    \"EventName\": \"PM_DISP_WT\",\n    \"BriefDescription\": \"Dispatched Starved\",\n    \"PublicDescription\": \"Dispatched Starved (not held, nothing to dispatch)\"\n  },\n  {\n    \"EventCode\": \"0x4e046\",\n    \"EventName\": \"PM_DPTEG_FROM_L21_MOD\",\n    \"BriefDescription\": \"A Page Table Entry was loaded into the TLB with Modified (M) data from another core's L2 on the same chip due to a data side request\",\n    \"PublicDescription\": \"\"\n  },\n  {\n    \"EventCode\": \"0x3e046\",\n    \"EventName\": \"PM_DPTEG_FROM_L21_SHR\",\n    \"BriefDescription\": \"A Page Table Entry was loaded into the TLB with Shared (S) data from another core's L2 on the same chip due to a data side request\",\n    \"PublicDescription\": \"\"\n  },\n  {\n    \"EventCode\": \"0x3e040\",\n    \"EventName\": \"PM_DPTEG_FROM_L2_DISP_CONFLICT_LDHITST\",\n    \"BriefDescription\": \"A Page Table Entry was loaded into the TLB from local core's L2 with load hit store conflict due to a data side request\",\n    \"PublicDescription\": \"\"\n  },\n  {\n    \"EventCode\": \"0x4e040\",\n    \"EventName\": \"PM_DPTEG_FROM_L2_DISP_CONFLICT_OTHER\",\n    \"BriefDescription\": \"A Page Table Entry was loaded into the TLB from local core's L2 with dispatch conflict due to a data side request\",\n    \"PublicDescription\": \"\"\n  },\n  {\n    \"EventCode\": \"0x4e044\",\n    \"EventName\": \"PM_DPTEG_FROM_L31_ECO_MOD\",\n    \"BriefDescription\": \"A Page Table Entry was loaded into the TLB with Modified (M) data from another core's ECO L3 on the same chip due to a data side request\",\n    \"PublicDescription\": \"\"\n  },\n  {\n    \"EventCode\": \"0x3e044\",\n    \"EventName\": \"PM_DPTEG_FROM_L31_ECO_SHR\",\n    \"BriefDescription\": \"A Page Table Entry was loaded into the TLB with Shared (S) data from another core's ECO L3 on the same chip due to a data side request\",\n    \"PublicDescription\": \"\"\n  },\n  {\n    \"EventCode\": \"0x2e044\",\n    \"EventName\": \"PM_DPTEG_FROM_L31_MOD\",\n    \"BriefDescription\": \"A Page Table Entry was loaded into the TLB with Modified (M) data from another core's L3 on the same chip due to a data side request\",\n    \"PublicDescription\": \"\"\n  },\n  {\n    \"EventCode\": \"0x1e046\",\n    \"EventName\": \"PM_DPTEG_FROM_L31_SHR\",\n    \"BriefDescription\": \"A Page Table Entry was loaded into the TLB with Shared (S) data from another core's L3 on the same chip due to a data side request\",\n    \"PublicDescription\": \"\"\n  },\n  {\n    \"EventCode\": \"0x50a8\",\n    \"EventName\": \"PM_EAT_FORCE_MISPRED\",\n    \"BriefDescription\": \"XL-form branch was mispredicted due to the predicted target address missing from EAT. The EAT forces a mispredict in this case since there is no predicated target to validate. This is a rare case that may occur when the EAT is full and a branch is issue\",\n    \"PublicDescription\": \"\"\n  },\n  {\n    \"EventCode\": \"0x4084\",\n    \"EventName\": \"PM_EAT_FULL_CYC\",\n    \"BriefDescription\": \"Cycles No room in EAT\",\n    \"PublicDescription\": \"Cycles No room in EATSet on bank conflict and case where no ibuffers available\"\n  },\n  {\n    \"EventCode\": \"0x2080\",\n    \"EventName\": \"PM_EE_OFF_EXT_INT\",\n    \"BriefDescription\": \"Ee off and external interrupt\",\n    \"PublicDescription\": \"\"\n  },\n  {\n    \"EventCode\": \"0x20b4\",\n    \"EventName\": \"PM_FAV_TBEGIN\",\n    \"BriefDescription\": \"Dispatch time Favored tbegin\",\n    \"PublicDescription\": \"\"\n  },\n  {\n    \"EventCode\": \"0x100f4\",\n    \"EventName\": \"PM_FLOP\",\n    \"BriefDescription\": \"Floating Point Operation Finished\",\n    \"PublicDescription\": \"Floating Point Operations Finished\"\n  },\n  {\n    \"EventCode\": \"0xa0ae\",\n    \"EventName\": \"PM_FLOP_SUM_SCALAR\",\n    \"BriefDescription\": \"flops summary scalar instructions\",\n    \"PublicDescription\": \"\"\n  },\n  {\n    \"EventCode\": \"0xa0ac\",\n    \"EventName\": \"PM_FLOP_SUM_VEC\",\n    \"BriefDescription\": \"flops summary vector instructions\",\n    \"PublicDescription\": \"\"\n  },\n  {\n    \"EventCode\": \"0x2084\",\n    \"EventName\": \"PM_FLUSH_BR_MPRED\",\n    \"BriefDescription\": \"Flush caused by branch mispredict\",\n    \"PublicDescription\": \"\"\n  },\n  {\n    \"EventCode\": \"0x2082\",\n    \"EventName\": \"PM_FLUSH_DISP\",\n    \"BriefDescription\": \"Dispatch flush\",\n    \"PublicDescription\": \"\"\n  },\n  {\n    \"EventCode\": \"0x208c\",\n    \"EventName\": \"PM_FLUSH_DISP_SB\",\n    \"BriefDescription\": \"Dispatch Flush: Scoreboard\",\n    \"PublicDescription\": \"\"\n  },\n  {\n    \"EventCode\": \"0x2088\",\n    \"EventName\": \"PM_FLUSH_DISP_SYNC\",\n    \"BriefDescription\": \"Dispatch Flush: Sync\",\n    \"PublicDescription\": \"\"\n  },\n  {\n    \"EventCode\": \"0x208a\",\n    \"EventName\": \"PM_FLUSH_DISP_TLBIE\",\n    \"BriefDescription\": \"Dispatch Flush: TLBIE\",\n    \"PublicDescription\": \"\"\n  },\n  {\n    \"EventCode\": \"0x208e\",\n    \"EventName\": \"PM_FLUSH_LSU\",\n    \"BriefDescription\": \"Flush initiated by LSU\",\n    \"PublicDescription\": \"\"\n  },\n  {\n    \"EventCode\": \"0x2086\",\n    \"EventName\": \"PM_FLUSH_PARTIAL\",\n    \"BriefDescription\": \"Partial flush\",\n    \"PublicDescription\": \"\"\n  },\n  {\n    \"EventCode\": \"0xa0b0\",\n    \"EventName\": \"PM_FPU0_FCONV\",\n    \"BriefDescription\": \"Convert instruction executed\",\n    \"PublicDescription\": \"\"\n  },\n  {\n    \"EventCode\": \"0xa0b8\",\n    \"EventName\": \"PM_FPU0_FEST\",\n    \"BriefDescription\": \"Estimate instruction executed\",\n    \"PublicDescription\": \"\"\n  },\n  {\n    \"EventCode\": \"0xa0b4\",\n    \"EventName\": \"PM_FPU0_FRSP\",\n    \"BriefDescription\": \"Round to single precision instruction executed\",\n    \"PublicDescription\": \"\"\n  },\n  {\n    \"EventCode\": \"0xa0b2\",\n    \"EventName\": \"PM_FPU1_FCONV\",\n    \"BriefDescription\": \"Convert instruction executed\",\n    \"PublicDescription\": \"\"\n  },\n  {\n    \"EventCode\": \"0xa0ba\",\n    \"EventName\": \"PM_FPU1_FEST\",\n    \"BriefDescription\": \"Estimate instruction executed\",\n    \"PublicDescription\": \"\"\n  },\n  {\n    \"EventCode\": \"0xa0b6\",\n    \"EventName\": \"PM_FPU1_FRSP\",\n    \"BriefDescription\": \"Round to single precision instruction executed\",\n    \"PublicDescription\": \"\"\n  },\n  {\n    \"EventCode\": \"0x50b0\",\n    \"EventName\": \"PM_FUSION_TOC_GRP0_1\",\n    \"BriefDescription\": \"One pair of instructions fused with TOC in Group0\",\n    \"PublicDescription\": \"\"\n  },\n  {\n    \"EventCode\": \"0x50ae\",\n    \"EventName\": \"PM_FUSION_TOC_GRP0_2\",\n    \"BriefDescription\": \"Two pairs of instructions fused with TOCin Group0\",\n    \"PublicDescription\": \"\"\n  },\n  {\n    \"EventCode\": \"0x50ac\",\n    \"EventName\": \"PM_FUSION_TOC_GRP0_3\",\n    \"BriefDescription\": \"Three pairs of instructions fused with TOC in Group0\",\n    \"PublicDescription\": \"\"\n  },\n  {\n    \"EventCode\": \"0x50b2\",\n    \"EventName\": \"PM_FUSION_TOC_GRP1_1\",\n    \"BriefDescription\": \"One pair of instructions fused with TOX in Group1\",\n    \"PublicDescription\": \"\"\n  },\n  {\n    \"EventCode\": \"0x50b8\",\n    \"EventName\": \"PM_FUSION_VSX_GRP0_1\",\n    \"BriefDescription\": \"One pair of instructions fused with VSX in Group0\",\n    \"PublicDescription\": \"\"\n  },\n  {\n    \"EventCode\": \"0x50b6\",\n    \"EventName\": \"PM_FUSION_VSX_GRP0_2\",\n    \"BriefDescription\": \"Two pairs of instructions fused with VSX in Group0\",\n    \"PublicDescription\": \"\"\n  },\n  {\n    \"EventCode\": \"0x50b4\",\n    \"EventName\": \"PM_FUSION_VSX_GRP0_3\",\n    \"BriefDescription\": \"Three pairs of instructions fused with VSX in Group0\",\n    \"PublicDescription\": \"\"\n  },\n  {\n    \"EventCode\": \"0x50ba\",\n    \"EventName\": \"PM_FUSION_VSX_GRP1_1\",\n    \"BriefDescription\": \"One pair of instructions fused with VSX in Group1\",\n    \"PublicDescription\": \"\"\n  },\n  {\n    \"EventCode\": \"0x3000e\",\n    \"EventName\": \"PM_FXU0_BUSY_FXU1_IDLE\",\n    \"BriefDescription\": \"fxu0 busy and fxu1 idle\",\n    \"PublicDescription\": \"\"\n  },\n  {\n    \"EventCode\": \"0x10004\",\n    \"EventName\": \"PM_FXU0_FIN\",\n    \"BriefDescription\": \"The fixed point unit Unit 0 finished an instruction. Instructions that finish may not necessary complete\",\n    \"PublicDescription\": \"FXU0 Finished\"\n  },\n  {\n    \"EventCode\": \"0x4000e\",\n    \"EventName\": \"PM_FXU1_BUSY_FXU0_IDLE\",\n    \"BriefDescription\": \"fxu0 idle and fxu1 busy\",\n    \"PublicDescription\": \"\"\n  },\n  {\n    \"EventCode\": \"0x40004\",\n    \"EventName\": \"PM_FXU1_FIN\",\n    \"BriefDescription\": \"FXU1 Finished\",\n    \"PublicDescription\": \"\"\n  },\n  {\n    \"EventCode\": \"0x20008\",\n    \"EventName\": \"PM_GCT_EMPTY_CYC\",\n    \"BriefDescription\": \"No itags assigned either thread (GCT Empty)\",\n    \"PublicDescription\": \"\"\n  },\n  {\n    \"EventCode\": \"0x30a4\",\n    \"EventName\": \"PM_GCT_MERGE\",\n    \"BriefDescription\": \"Group dispatched on a merged GCT empty. GCT entries can be merged only within the same thread\",\n    \"PublicDescription\": \"\"\n  },\n  {\n    \"EventCode\": \"0x4d01e\",\n    \"EventName\": \"PM_GCT_NOSLOT_BR_MPRED\",\n    \"BriefDescription\": \"Gct empty for this thread due to branch mispred\",\n    \"PublicDescription\": \"\"\n  },\n  {\n    \"EventCode\": \"0x4d01a\",\n    \"EventName\": \"PM_GCT_NOSLOT_BR_MPRED_ICMISS\",\n    \"BriefDescription\": \"Gct empty for this thread due to Icache Miss and branch mispred\",\n    \"PublicDescription\": \"\"\n  },\n  {\n    \"EventCode\": \"0x100f8\",\n    \"EventName\": \"PM_GCT_NOSLOT_CYC\",\n    \"BriefDescription\": \"No itags assigned\",\n    \"PublicDescription\": \"Pipeline empty (No itags assigned , no GCT slots used)\"\n  },\n  {\n    \"EventCode\": \"0x2d01e\",\n    \"EventName\": \"PM_GCT_NOSLOT_DISP_HELD_ISSQ\",\n    \"BriefDescription\": \"Gct empty for this thread due to dispatch hold on this thread due to Issue q full\",\n    \"PublicDescription\": \"\"\n  },\n  {\n    \"EventCode\": \"0x4d01c\",\n    \"EventName\": \"PM_GCT_NOSLOT_DISP_HELD_MAP\",\n    \"BriefDescription\": \"Gct empty for this thread due to dispatch hold on this thread due to Mapper full\",\n    \"PublicDescription\": \"\"\n  },\n  {\n    \"EventCode\": \"0x2e010\",\n    \"EventName\": \"PM_GCT_NOSLOT_DISP_HELD_OTHER\",\n    \"BriefDescription\": \"Gct empty for this thread due to dispatch hold on this thread due to sync\",\n    \"PublicDescription\": \"\"\n  },\n  {\n    \"EventCode\": \"0x2d01c\",\n    \"EventName\": \"PM_GCT_NOSLOT_DISP_HELD_SRQ\",\n    \"BriefDescription\": \"Gct empty for this thread due to dispatch hold on this thread due to SRQ full\",\n    \"PublicDescription\": \"\"\n  },\n  {\n    \"EventCode\": \"0x4e010\",\n    \"EventName\": \"PM_GCT_NOSLOT_IC_L3MISS\",\n    \"BriefDescription\": \"Gct empty for this thread due to icache l3 miss\",\n    \"PublicDescription\": \"\"\n  },\n  {\n    \"EventCode\": \"0x2d01a\",\n    \"EventName\": \"PM_GCT_NOSLOT_IC_MISS\",\n    \"BriefDescription\": \"Gct empty for this thread due to Icache Miss\",\n    \"PublicDescription\": \"\"\n  },\n  {\n    \"EventCode\": \"0x20a2\",\n    \"EventName\": \"PM_GCT_UTIL_11_14_ENTRIES\",\n    \"BriefDescription\": \"GCT Utilization 11-14 entries\",\n    \"PublicDescription\": \"\"\n  },\n  {\n    \"EventCode\": \"0x20a4\",\n    \"EventName\": \"PM_GCT_UTIL_15_17_ENTRIES\",\n    \"BriefDescription\": \"GCT Utilization 15-17 entries\",\n    \"PublicDescription\": \"\"\n  },\n  {\n    \"EventCode\": \"0x20a6\",\n    \"EventName\": \"PM_GCT_UTIL_18_ENTRIES\",\n    \"BriefDescription\": \"GCT Utilization 18+ entries\",\n    \"PublicDescription\": \"\"\n  },\n  {\n    \"EventCode\": \"0x209c\",\n    \"EventName\": \"PM_GCT_UTIL_1_2_ENTRIES\",\n    \"BriefDescription\": \"GCT Utilization 1-2 entries\",\n    \"PublicDescription\": \"\"\n  },\n  {\n    \"EventCode\": \"0x209e\",\n    \"EventName\": \"PM_GCT_UTIL_3_6_ENTRIES\",\n    \"BriefDescription\": \"GCT Utilization 3-6 entries\",\n    \"PublicDescription\": \"\"\n  },\n  {\n    \"EventCode\": \"0x20a0\",\n    \"EventName\": \"PM_GCT_UTIL_7_10_ENTRIES\",\n    \"BriefDescription\": \"GCT Utilization 7-10 entries\",\n    \"PublicDescription\": \"\"\n  },\n  {\n    \"EventCode\": \"0x1000a\",\n    \"EventName\": \"PM_GRP_BR_MPRED_NONSPEC\",\n    \"BriefDescription\": \"Group experienced non-speculative branch redirect\",\n    \"PublicDescription\": \"Group experienced Non-speculative br mispredicct\"\n  },\n  {\n    \"EventCode\": \"0x30004\",\n    \"EventName\": \"PM_GRP_CMPL\",\n    \"BriefDescription\": \"group completed\",\n    \"PublicDescription\": \"\"\n  },\n  {\n    \"EventCode\": \"0x3000a\",\n    \"EventName\": \"PM_GRP_DISP\",\n    \"BriefDescription\": \"group dispatch\",\n    \"PublicDescription\": \"dispatch_success (Group Dispatched)\"\n  },\n  {\n    \"EventCode\": \"0x1000c\",\n    \"EventName\": \"PM_GRP_IC_MISS_NONSPEC\",\n    \"BriefDescription\": \"Group experienced non-speculative I cache miss\",\n    \"PublicDescription\": \"Group experi enced Non-specu lative I cache miss\"\n  },\n  {\n    \"EventCode\": \"0x10130\",\n    \"EventName\": \"PM_GRP_MRK\",\n    \"BriefDescription\": \"Instruction Marked\",\n    \"PublicDescription\": \"Instruction marked in idu\"\n  },\n  {\n    \"EventCode\": \"0x509c\",\n    \"EventName\": \"PM_GRP_NON_FULL_GROUP\",\n    \"BriefDescription\": \"GROUPs where we did not have 6 non branch instructions in the group(ST mode), in SMT mode 3 non branches\",\n    \"PublicDescription\": \"\"\n  },\n  {\n    \"EventCode\": \"0x50a4\",\n    \"EventName\": \"PM_GRP_TERM_2ND_BRANCH\",\n    \"BriefDescription\": \"There were enough instructions in the Ibuffer, but 2nd branch ends group\",\n    \"PublicDescription\": \"\"\n  },\n  {\n    \"EventCode\": \"0x50a6\",\n    \"EventName\": \"PM_GRP_TERM_FPU_AFTER_BR\",\n    \"BriefDescription\": \"There were enough instructions in the Ibuffer, but FPU OP IN same group after a branch terminates a group, cant do partial flushes\",\n    \"PublicDescription\": \"\"\n  },\n  {\n    \"EventCode\": \"0x509e\",\n    \"EventName\": \"PM_GRP_TERM_NOINST\",\n    \"BriefDescription\": \"Do not fill every slot in the group, Not enough instructions in the Ibuffer. This includes cases where the group started with enough instructions, but some got knocked out by a cache miss or branch redirect (which would also empty the Ibuffer)\",\n    \"PublicDescription\": \"\"\n  },\n  {\n    \"EventCode\": \"0x50a0\",\n    \"EventName\": \"PM_GRP_TERM_OTHER\",\n    \"BriefDescription\": \"There were enough instructions in the Ibuffer, but the group terminated early for some other reason, most likely due to a First or Last\",\n    \"PublicDescription\": \"\"\n  },\n  {\n    \"EventCode\": \"0x50a2\",\n    \"EventName\": \"PM_GRP_TERM_SLOT_LIMIT\",\n    \"BriefDescription\": \"There were enough instructions in the Ibuffer, but 3 src RA/RB/RC , 2 way crack caused a group termination\",\n    \"PublicDescription\": \"\"\n  },\n  {\n    \"EventCode\": \"0x4086\",\n    \"EventName\": \"PM_IBUF_FULL_CYC\",\n    \"BriefDescription\": \"Cycles No room in ibuff\",\n    \"PublicDescription\": \"Cycles No room in ibufffully qualified transfer (if5 valid)\"\n  },\n  {\n    \"EventCode\": \"0x4098\",\n    \"EventName\": \"PM_IC_DEMAND_L2_BHT_REDIRECT\",\n    \"BriefDescription\": \"L2 I cache demand request due to BHT redirect, branch redirect ( 2 bubbles 3 cycles)\",\n    \"PublicDescription\": \"\"\n  },\n  {\n    \"EventCode\": \"0x409a\",\n    \"EventName\": \"PM_IC_DEMAND_L2_BR_REDIRECT\",\n    \"BriefDescription\": \"L2 I cache demand request due to branch Mispredict ( 15 cycle path)\",\n    \"PublicDescription\": \"\"\n  },\n  {\n    \"EventCode\": \"0x4088\",\n    \"EventName\": \"PM_IC_DEMAND_REQ\",\n    \"BriefDescription\": \"Demand Instruction fetch request\",\n    \"PublicDescription\": \"\"\n  },\n  {\n    \"EventCode\": \"0x508a\",\n    \"EventName\": \"PM_IC_INVALIDATE\",\n    \"BriefDescription\": \"Ic line invalidated\",\n    \"PublicDescription\": \"\"\n  },\n  {\n    \"EventCode\": \"0x4092\",\n    \"EventName\": \"PM_IC_PREF_CANCEL_HIT\",\n    \"BriefDescription\": \"Prefetch Canceled due to icache hit\",\n    \"PublicDescription\": \"\"\n  },\n  {\n    \"EventCode\": \"0x4094\",\n    \"EventName\": \"PM_IC_PREF_CANCEL_L2\",\n    \"BriefDescription\": \"L2 Squashed request\",\n    \"PublicDescription\": \"\"\n  },\n  {\n    \"EventCode\": \"0x4090\",\n    \"EventName\": \"PM_IC_PREF_CANCEL_PAGE\",\n    \"BriefDescription\": \"Prefetch Canceled due to page boundary\",\n    \"PublicDescription\": \"\"\n  },\n  {\n    \"EventCode\": \"0x408a\",\n    \"EventName\": \"PM_IC_PREF_REQ\",\n    \"BriefDescription\": \"Instruction prefetch requests\",\n    \"PublicDescription\": \"\"\n  },\n  {\n    \"EventCode\": \"0x408e\",\n    \"EventName\": \"PM_IC_PREF_WRITE\",\n    \"BriefDescription\": \"Instruction prefetch written into IL1\",\n    \"PublicDescription\": \"\"\n  },\n  {\n    \"EventCode\": \"0x4096\",\n    \"EventName\": \"PM_IC_RELOAD_PRIVATE\",\n    \"BriefDescription\": \"Reloading line was brought in private for a specific thread. Most lines are brought in shared for all eight thrreads. If RA does not match then invalidates and then brings it shared to other thread. In P7 line brought in private , then line was invalidat\",\n    \"PublicDescription\": \"\"\n  },\n  {\n    \"EventCode\": \"0x5088\",\n    \"EventName\": \"PM_IFU_L2_TOUCH\",\n    \"BriefDescription\": \"L2 touch to update MRU on a line\",\n    \"PublicDescription\": \"\"\n  },\n  {\n    \"EventCode\": \"0x514050\",\n    \"EventName\": \"PM_INST_ALL_CHIP_PUMP_CPRED\",\n    \"BriefDescription\": \"Initial and Final Pump Scope was chip pump (prediction=correct) for instruction fetches and prefetches\",\n    \"PublicDescription\": \"Initial and Final Pump Scope and data sourced across this scope was chip pump (prediction=correct) for an instruction fetch\"\n  },\n  {\n    \"EventCode\": \"0x544048\",\n    \"EventName\": \"PM_INST_ALL_FROM_DL2L3_MOD\",\n    \"BriefDescription\": \"The processor's Instruction cache was reloaded with Modified (M) data from another chip's L2 or L3 on a different Node or Group (Distant), as this chip due to instruction fetches and prefetches\",\n    \"PublicDescription\": \"The processor's Instruction cache was reloaded with Modified (M) data from another chip's L2 or L3 on a different Node or Group (Distant), as this chip due to either an instruction fetch or instruction fetch plus prefetch if MMCR1[17] is 1\"\n  },\n  {\n    \"EventCode\": \"0x534048\",\n    \"EventName\": \"PM_INST_ALL_FROM_DL2L3_SHR\",\n    \"BriefDescription\": \"The processor's Instruction cache was reloaded with Shared (S) data from another chip's L2 or L3 on a different Node or Group (Distant), as this chip due to instruction fetches and prefetches\",\n    \"PublicDescription\": \"The processor's Instruction cache was reloaded with Shared (S) data from another chip's L2 or L3 on a different Node or Group (Distant), as this chip due to either an instruction fetch or instruction fetch plus prefetch if MMCR1[17] is 1\"\n  },\n  {\n    \"EventCode\": \"0x53404c\",\n    \"EventName\": \"PM_INST_ALL_FROM_DL4\",\n    \"BriefDescription\": \"The processor's Instruction cache was reloaded from another chip's L4 on a different Node or Group (Distant) due to instruction fetches and prefetches\",\n    \"PublicDescription\": \"The processor's Instruction cache was reloaded from another chip's L4 on a different Node or Group (Distant) due to either an instruction fetch or instruction fetch plus prefetch if MMCR1[17] is 1\"\n  },\n  {\n    \"EventCode\": \"0x54404c\",\n    \"EventName\": \"PM_INST_ALL_FROM_DMEM\",\n    \"BriefDescription\": \"The processor's Instruction cache was reloaded from another chip's memory on the same Node or Group (Distant) due to instruction fetches and prefetches\",\n    \"PublicDescription\": \"The processor's Instruction cache was reloaded from another chip's memory on the same Node or Group (Distant) due to either an instruction fetch or instruction fetch plus prefetch if MMCR1[17] is 1\"\n  },\n  {\n    \"EventCode\": \"0x514042\",\n    \"EventName\": \"PM_INST_ALL_FROM_L2\",\n    \"BriefDescription\": \"The processor's Instruction cache was reloaded from local core's L2 due to instruction fetches and prefetches\",\n    \"PublicDescription\": \"The processor's Instruction cache was reloaded from local core's L2 due to either an instruction fetch or instruction fetch plus prefetch if MMCR1[17] is 1\"\n  },\n  {\n    \"EventCode\": \"0x544046\",\n    \"EventName\": \"PM_INST_ALL_FROM_L21_MOD\",\n    \"BriefDescription\": \"The processor's Instruction cache was reloaded with Modified (M) data from another core's L2 on the same chip due to instruction fetches and prefetches\",\n    \"PublicDescription\": \"The processor's Instruction cache was reloaded with Modified (M) data from another core's L2 on the same chip due to either an instruction fetch or instruction fetch plus prefetch if MMCR1[17] is 1\"\n  },\n  {\n    \"EventCode\": \"0x534046\",\n    \"EventName\": \"PM_INST_ALL_FROM_L21_SHR\",\n    \"BriefDescription\": \"The processor's Instruction cache was reloaded with Shared (S) data from another core's L2 on the same chip due to instruction fetches and prefetches\",\n    \"PublicDescription\": \"The processor's Instruction cache was reloaded with Shared (S) data from another core's L2 on the same chip due to either an instruction fetch or instruction fetch plus prefetch if MMCR1[17] is 1\"\n  },\n  {\n    \"EventCode\": \"0x51404e\",\n    \"EventName\": \"PM_INST_ALL_FROM_L2MISS\",\n    \"BriefDescription\": \"The processor's Instruction cache was reloaded from a location other than the local core's L2 due to instruction fetches and prefetches\",\n    \"PublicDescription\": \"The processor's Instruction cache was reloaded from a location other than the local core's L2 due to either an instruction fetch or instruction fetch plus prefetch if MMCR1[17] is 1\"\n  },\n  {\n    \"EventCode\": \"0x534040\",\n    \"EventName\": \"PM_INST_ALL_FROM_L2_DISP_CONFLICT_LDHITST\",\n    \"BriefDescription\": \"The processor's Instruction cache was reloaded from local core's L2 with load hit store conflict due to instruction fetches and prefetches\",\n    \"PublicDescription\": \"The processor's Instruction cache was reloaded from local core's L2 with load hit store conflict due to either an instruction fetch or instruction fetch plus prefetch if MMCR1[17] is 1\"\n  },\n  {\n    \"EventCode\": \"0x544040\",\n    \"EventName\": \"PM_INST_ALL_FROM_L2_DISP_CONFLICT_OTHER\",\n    \"BriefDescription\": \"The processor's Instruction cache was reloaded from local core's L2 with dispatch conflict due to instruction fetches and prefetches\",\n    \"PublicDescription\": \"The processor's Instruction cache was reloaded from local core's L2 with dispatch conflict due to either an instruction fetch or instruction fetch plus prefetch if MMCR1[17] is 1\"\n  },\n  {\n    \"EventCode\": \"0x524040\",\n    \"EventName\": \"PM_INST_ALL_FROM_L2_MEPF\",\n    \"BriefDescription\": \"The processor's Instruction cache was reloaded from local core's L2 hit without dispatch conflicts on Mepf state. due to instruction fetches and prefetches\",\n    \"PublicDescription\": \"The processor's Instruction cache was reloaded from local core's L2 hit without dispatch conflicts on Mepf state. due to either an instruction fetch or instruction fetch plus prefetch if MMCR1[17] is 1\"\n  },\n  {\n    \"EventCode\": \"0x514040\",\n    \"EventName\": \"PM_INST_ALL_FROM_L2_NO_CONFLICT\",\n    \"BriefDescription\": \"The processor's Instruction cache was reloaded from local core's L2 without conflict due to instruction fetches and prefetches\",\n    \"PublicDescription\": \"The processor's Instruction cache was reloaded from local core's L2 without conflict due to either an instruction fetch or instruction fetch plus prefetch if MMCR1[17] is 1\"\n  },\n  {\n    \"EventCode\": \"0x544042\",\n    \"EventName\": \"PM_INST_ALL_FROM_L3\",\n    \"BriefDescription\": \"The processor's Instruction cache was reloaded from local core's L3 due to instruction fetches and prefetches\",\n    \"PublicDescription\": \"The processor's Instruction cache was reloaded from local core's L3 due to either an instruction fetch or instruction fetch plus prefetch if MMCR1[17] is 1\"\n  },\n  {\n    \"EventCode\": \"0x544044\",\n    \"EventName\": \"PM_INST_ALL_FROM_L31_ECO_MOD\",\n    \"BriefDescription\": \"The processor's Instruction cache was reloaded with Modified (M) data from another core's ECO L3 on the same chip due to instruction fetches and prefetches\",\n    \"PublicDescription\": \"The processor's Instruction cache was reloaded with Modified (M) data from another core's ECO L3 on the same chip due to either an instruction fetch or instruction fetch plus prefetch if MMCR1[17] is 1\"\n  },\n  {\n    \"EventCode\": \"0x534044\",\n    \"EventName\": \"PM_INST_ALL_FROM_L31_ECO_SHR\",\n    \"BriefDescription\": \"The processor's Instruction cache was reloaded with Shared (S) data from another core's ECO L3 on the same chip due to instruction fetches and prefetches\",\n    \"PublicDescription\": \"The processor's Instruction cache was reloaded with Shared (S) data from another core's ECO L3 on the same chip due to either an instruction fetch or instruction fetch plus prefetch if MMCR1[17] is 1\"\n  },\n  {\n    \"EventCode\": \"0x524044\",\n    \"EventName\": \"PM_INST_ALL_FROM_L31_MOD\",\n    \"BriefDescription\": \"The processor's Instruction cache was reloaded with Modified (M) data from another core's L3 on the same chip due to instruction fetches and prefetches\",\n    \"PublicDescription\": \"The processor's Instruction cache was reloaded with Modified (M) data from another core's L3 on the same chip due to either an instruction fetch or instruction fetch plus prefetch if MMCR1[17] is 1\"\n  },\n  {\n    \"EventCode\": \"0x514046\",\n    \"EventName\": \"PM_INST_ALL_FROM_L31_SHR\",\n    \"BriefDescription\": \"The processor's Instruction cache was reloaded with Shared (S) data from another core's L3 on the same chip due to instruction fetches and prefetches\",\n    \"PublicDescription\": \"The processor's Instruction cache was reloaded with Shared (S) data from another core's L3 on the same chip due to either an instruction fetch or instruction fetch plus prefetch if MMCR1[17] is 1\"\n  },\n  {\n    \"EventCode\": \"0x54404e\",\n    \"EventName\": \"PM_INST_ALL_FROM_L3MISS_MOD\",\n    \"BriefDescription\": \"The processor's Instruction cache was reloaded from a location other than the local core's L3 due to a instruction fetch\",\n    \"PublicDescription\": \"The processor's Instruction cache was reloaded from a location other than the local core's L3 due to either an instruction fetch or instruction fetch plus prefetch if MMCR1[17] is 1\"\n  },\n  {\n    \"EventCode\": \"0x534042\",\n    \"EventName\": \"PM_INST_ALL_FROM_L3_DISP_CONFLICT\",\n    \"BriefDescription\": \"The processor's Instruction cache was reloaded from local core's L3 with dispatch conflict due to instruction fetches and prefetches\",\n    \"PublicDescription\": \"The processor's Instruction cache was reloaded from local core's L3 with dispatch conflict due to either an instruction fetch or instruction fetch plus prefetch if MMCR1[17] is 1\"\n  },\n  {\n    \"EventCode\": \"0x524042\",\n    \"EventName\": \"PM_INST_ALL_FROM_L3_MEPF\",\n    \"BriefDescription\": \"The processor's Instruction cache was reloaded from local core's L3 without dispatch conflicts hit on Mepf state. due to instruction fetches and prefetches\",\n    \"PublicDescription\": \"The processor's Instruction cache was reloaded from local core's L3 without dispatch conflicts hit on Mepf state. due to either an instruction fetch or instruction fetch plus prefetch if MMCR1[17] is 1\"\n  },\n  {\n    \"EventCode\": \"0x514044\",\n    \"EventName\": \"PM_INST_ALL_FROM_L3_NO_CONFLICT\",\n    \"BriefDescription\": \"The processor's Instruction cache was reloaded from local core's L3 without conflict due to instruction fetches and prefetches\",\n    \"PublicDescription\": \"The processor's Instruction cache was reloaded from local core's L3 without conflict due to either an instruction fetch or instruction fetch plus prefetch if MMCR1[17] is 1\"\n  },\n  {\n    \"EventCode\": \"0x51404c\",\n    \"EventName\": \"PM_INST_ALL_FROM_LL4\",\n    \"BriefDescription\": \"The processor's Instruction cache was reloaded from the local chip's L4 cache due to instruction fetches and prefetches\",\n    \"PublicDescription\": \"The processor's Instruction cache was reloaded from the local chip's L4 cache due to either an instruction fetch or instruction fetch plus prefetch if MMCR1[17] is 1\"\n  },\n  {\n    \"EventCode\": \"0x524048\",\n    \"EventName\": \"PM_INST_ALL_FROM_LMEM\",\n    \"BriefDescription\": \"The processor's Instruction cache was reloaded from the local chip's Memory due to instruction fetches and prefetches\",\n    \"PublicDescription\": \"The processor's Instruction cache was reloaded from the local chip's Memory due to either an instruction fetch or instruction fetch plus prefetch if MMCR1[17] is 1\"\n  },\n  {\n    \"EventCode\": \"0x52404c\",\n    \"EventName\": \"PM_INST_ALL_FROM_MEMORY\",\n    \"BriefDescription\": \"The processor's Instruction cache was reloaded from a memory location including L4 from local remote or distant due to instruction fetches and prefetches\",\n    \"PublicDescription\": \"The processor's Instruction cache was reloaded from a memory location including L4 from local remote or distant due to either an instruction fetch or instruction fetch plus prefetch if MMCR1[17] is 1\"\n  },\n  {\n    \"EventCode\": \"0x54404a\",\n    \"EventName\": \"PM_INST_ALL_FROM_OFF_CHIP_CACHE\",\n    \"BriefDescription\": \"The processor's Instruction cache was reloaded either shared or modified data from another core's L2/L3 on a different chip (remote or distant) due to instruction fetches and prefetches\",\n    \"PublicDescription\": \"The processor's Instruction cache was reloaded either shared or modified data from another core's L2/L3 on a different chip (remote or distant) due to either an instruction fetch or instruction fetch plus prefetch if MMCR1[17] is 1\"\n  },\n  {\n    \"EventCode\": \"0x514048\",\n    \"EventName\": \"PM_INST_ALL_FROM_ON_CHIP_CACHE\",\n    \"BriefDescription\": \"The processor's Instruction cache was reloaded either shared or modified data from another core's L2/L3 on the same chip due to instruction fetches and prefetches\",\n    \"PublicDescription\": \"The processor's Instruction cache was reloaded either shared or modified data from another core's L2/L3 on the same chip due to either an instruction fetch or instruction fetch plus prefetch if MMCR1[17] is 1\"\n  },\n  {\n    \"EventCode\": \"0x524046\",\n    \"EventName\": \"PM_INST_ALL_FROM_RL2L3_MOD\",\n    \"BriefDescription\": \"The processor's Instruction cache was reloaded with Modified (M) data from another chip's L2 or L3 on the same Node or Group (Remote), as this chip due to instruction fetches and prefetches\",\n    \"PublicDescription\": \"The processor's Instruction cache was reloaded with Modified (M) data from another chip's L2 or L3 on the same Node or Group (Remote), as this chip due to either an instruction fetch or instruction fetch plus prefetch if MMCR1[17] is 1\"\n  },\n  {\n    \"EventCode\": \"0x51404a\",\n    \"EventName\": \"PM_INST_ALL_FROM_RL2L3_SHR\",\n    \"BriefDescription\": \"The processor's Instruction cache was reloaded with Shared (S) data from another chip's L2 or L3 on the same Node or Group (Remote), as this chip due to instruction fetches and prefetches\",\n    \"PublicDescription\": \"The processor's Instruction cache was reloaded with Shared (S) data from another chip's L2 or L3 on the same Node or Group (Remote), as this chip due to either an instruction fetch or instruction fetch plus prefetch if MMCR1[17] is 1\"\n  },\n  {\n    \"EventCode\": \"0x52404a\",\n    \"EventName\": \"PM_INST_ALL_FROM_RL4\",\n    \"BriefDescription\": \"The processor's Instruction cache was reloaded from another chip's L4 on the same Node or Group ( Remote) due to instruction fetches and prefetches\",\n    \"PublicDescription\": \"The processor's Instruction cache was reloaded from another chip's L4 on the same Node or Group ( Remote) due to either an instruction fetch or instruction fetch plus prefetch if MMCR1[17] is 1\"\n  },\n  {\n    \"EventCode\": \"0x53404a\",\n    \"EventName\": \"PM_INST_ALL_FROM_RMEM\",\n    \"BriefDescription\": \"The processor's Instruction cache was reloaded from another chip's memory on the same Node or Group ( Remote) due to instruction fetches and prefetches\",\n    \"PublicDescription\": \"The processor's Instruction cache was reloaded from another chip's memory on the same Node or Group ( Remote) due to either an instruction fetch or instruction fetch plus prefetch if MMCR1[17] is 1\"\n  },\n  {\n    \"EventCode\": \"0x524050\",\n    \"EventName\": \"PM_INST_ALL_GRP_PUMP_CPRED\",\n    \"BriefDescription\": \"Initial and Final Pump Scope was group pump (prediction=correct) for instruction fetches and prefetches\",\n    \"PublicDescription\": \"Initial and Final Pump Scope and data sourced across this scope was group pump for an instruction fetch\"\n  },\n  {\n    \"EventCode\": \"0x524052\",\n    \"EventName\": \"PM_INST_ALL_GRP_PUMP_MPRED\",\n    \"BriefDescription\": \"Final Pump Scope (Group) ended up either larger or smaller than Initial Pump Scope for instruction fetches and prefetches\",\n    \"PublicDescription\": \"Final Pump Scope(Group) to get data sourced, ended up larger than Initial Pump Scope OR Final Pump Scope(Group) got data from source that was at smaller scope(Chip) Final pump was group pump and initial pump was chip or final and initial pump was gro\"\n  },\n  {\n    \"EventCode\": \"0x514052\",\n    \"EventName\": \"PM_INST_ALL_GRP_PUMP_MPRED_RTY\",\n    \"BriefDescription\": \"Final Pump Scope (Group) ended up larger than Initial Pump Scope (Chip) for instruction fetches and prefetches\",\n    \"PublicDescription\": \"Final Pump Scope(Group) to get data sourced, ended up larger than Initial Pump Scope (Chip) Final pump was group pump and initial pump was chip pumpfor an instruction fetch\"\n  },\n  {\n    \"EventCode\": \"0x514054\",\n    \"EventName\": \"PM_INST_ALL_PUMP_CPRED\",\n    \"BriefDescription\": \"Pump prediction correct. Counts across all types of pumps for instruction fetches and prefetches\",\n    \"PublicDescription\": \"Pump prediction correct. Counts across all types of pumpsfor an instruction fetch\"\n  },\n  {\n    \"EventCode\": \"0x544052\",\n    \"EventName\": \"PM_INST_ALL_PUMP_MPRED\",\n    \"BriefDescription\": \"Pump misprediction. Counts across all types of pumps for instruction fetches and prefetches\",\n    \"PublicDescription\": \"Pump Mis prediction Counts across all types of pumpsfor an instruction fetch\"\n  },\n  {\n    \"EventCode\": \"0x534050\",\n    \"EventName\": \"PM_INST_ALL_SYS_PUMP_CPRED\",\n    \"BriefDescription\": \"Initial and Final Pump Scope was system pump (prediction=correct) for instruction fetches and prefetches\",\n    \"PublicDescription\": \"Initial and Final Pump Scope and data sourced across this scope was system pump for an instruction fetch\"\n  },\n  {\n    \"EventCode\": \"0x534052\",\n    \"EventName\": \"PM_INST_ALL_SYS_PUMP_MPRED\",\n    \"BriefDescription\": \"Final Pump Scope (system) mispredicted. Either the original scope was too small (Chip/Group) or the original scope was System and it should have been smaller. Counts for instruction fetches and prefetches\",\n    \"PublicDescription\": \"Final Pump Scope(system) to get data sourced, ended up larger than Initial Pump Scope(Chip/Group) OR Final Pump Scope(system) got data from source that was at smaller scope(Chip/group) Final pump was system pump and initial pump was chip or group or\"\n  },\n  {\n    \"EventCode\": \"0x544050\",\n    \"EventName\": \"PM_INST_ALL_SYS_PUMP_MPRED_RTY\",\n    \"BriefDescription\": \"Final Pump Scope (system) ended up larger than Initial Pump Scope (Chip/Group) for instruction fetches and prefetches\",\n    \"PublicDescription\": \"Final Pump Scope(system) to get data sourced, ended up larger than Initial Pump Scope (Chip or Group) for an instruction fetch\"\n  },\n  {\n    \"EventCode\": \"0x4080\",\n    \"EventName\": \"PM_INST_FROM_L1\",\n    \"BriefDescription\": \"Instruction fetches from L1\",\n    \"PublicDescription\": \"\"\n  },\n  {\n    \"EventCode\": \"0x44046\",\n    \"EventName\": \"PM_INST_FROM_L21_MOD\",\n    \"BriefDescription\": \"The processor's Instruction cache was reloaded with Modified (M) data from another core's L2 on the same chip due to an instruction fetch (not prefetch)\",\n    \"PublicDescription\": \"The processor's Instruction cache was reloaded with Modified (M) data from another core's L2 on the same chip due to either an instruction fetch or instruction fetch plus prefetch if MMCR1[17] is 1\"\n  },\n  {\n    \"EventCode\": \"0x34046\",\n    \"EventName\": \"PM_INST_FROM_L21_SHR\",\n    \"BriefDescription\": \"The processor's Instruction cache was reloaded with Shared (S) data from another core's L2 on the same chip due to an instruction fetch (not prefetch)\",\n    \"PublicDescription\": \"The processor's Instruction cache was reloaded with Shared (S) data from another core's L2 on the same chip due to either an instruction fetch or instruction fetch plus prefetch if MMCR1[17] is 1\"\n  },\n  {\n    \"EventCode\": \"0x44044\",\n    \"EventName\": \"PM_INST_FROM_L31_ECO_MOD\",\n    \"BriefDescription\": \"The processor's Instruction cache was reloaded with Modified (M) data from another core's ECO L3 on the same chip due to an instruction fetch (not prefetch)\",\n    \"PublicDescription\": \"The processor's Instruction cache was reloaded with Modified (M) data from another core's ECO L3 on the same chip due to either an instruction fetch or instruction fetch plus prefetch if MMCR1[17] is 1\"\n  },\n  {\n    \"EventCode\": \"0x34044\",\n    \"EventName\": \"PM_INST_FROM_L31_ECO_SHR\",\n    \"BriefDescription\": \"The processor's Instruction cache was reloaded with Shared (S) data from another core's ECO L3 on the same chip due to an instruction fetch (not prefetch)\",\n    \"PublicDescription\": \"The processor's Instruction cache was reloaded with Shared (S) data from another core's ECO L3 on the same chip due to either an instruction fetch or instruction fetch plus prefetch if MMCR1[17] is 1\"\n  },\n  {\n    \"EventCode\": \"0x24044\",\n    \"EventName\": \"PM_INST_FROM_L31_MOD\",\n    \"BriefDescription\": \"The processor's Instruction cache was reloaded with Modified (M) data from another core's L3 on the same chip due to an instruction fetch (not prefetch)\",\n    \"PublicDescription\": \"The processor's Instruction cache was reloaded with Modified (M) data from another core's L3 on the same chip due to either an instruction fetch or instruction fetch plus prefetch if MMCR1[17] is 1\"\n  },\n  {\n    \"EventCode\": \"0x14046\",\n    \"EventName\": \"PM_INST_FROM_L31_SHR\",\n    \"BriefDescription\": \"The processor's Instruction cache was reloaded with Shared (S) data from another core's L3 on the same chip due to an instruction fetch (not prefetch)\",\n    \"PublicDescription\": \"The processor's Instruction cache was reloaded with Shared (S) data from another core's L3 on the same chip due to either an instruction fetch or instruction fetch plus prefetch if MMCR1[17] is 1\"\n  },\n  {\n    \"EventCode\": \"0x30016\",\n    \"EventName\": \"PM_INST_IMC_MATCH_DISP\",\n    \"BriefDescription\": \"Matched Instructions Dispatched\",\n    \"PublicDescription\": \"IMC Matches dispatched\"\n  },\n  {\n    \"EventCode\": \"0x30014\",\n    \"EventName\": \"PM_IOPS_DISP\",\n    \"BriefDescription\": \"Internal Operations dispatched\",\n    \"PublicDescription\": \"IOPS dispatched\"\n  },\n  {\n    \"EventCode\": \"0x45046\",\n    \"EventName\": \"PM_IPTEG_FROM_L21_MOD\",\n    \"BriefDescription\": \"A Page Table Entry was loaded into the TLB with Modified (M) data from another core's L2 on the same chip due to a instruction side request\",\n    \"PublicDescription\": \"\"\n  },\n  {\n    \"EventCode\": \"0x35046\",\n    \"EventName\": \"PM_IPTEG_FROM_L21_SHR\",\n    \"BriefDescription\": \"A Page Table Entry was loaded into the TLB with Shared (S) data from another core's L2 on the same chip due to a instruction side request\",\n    \"PublicDescription\": \"\"\n  },\n  {\n    \"EventCode\": \"0x35040\",\n    \"EventName\": \"PM_IPTEG_FROM_L2_DISP_CONFLICT_LDHITST\",\n    \"BriefDescription\": \"A Page Table Entry was loaded into the TLB from local core's L2 with load hit store conflict due to a instruction side request\",\n    \"PublicDescription\": \"\"\n  },\n  {\n    \"EventCode\": \"0x45040\",\n    \"EventName\": \"PM_IPTEG_FROM_L2_DISP_CONFLICT_OTHER\",\n    \"BriefDescription\": \"A Page Table Entry was loaded into the TLB from local core's L2 with dispatch conflict due to a instruction side request\",\n    \"PublicDescription\": \"\"\n  },\n  {\n    \"EventCode\": \"0x45044\",\n    \"EventName\": \"PM_IPTEG_FROM_L31_ECO_MOD\",\n    \"BriefDescription\": \"A Page Table Entry was loaded into the TLB with Modified (M) data from another core's ECO L3 on the same chip due to a instruction side request\",\n    \"PublicDescription\": \"\"\n  },\n  {\n    \"EventCode\": \"0x35044\",\n    \"EventName\": \"PM_IPTEG_FROM_L31_ECO_SHR\",\n    \"BriefDescription\": \"A Page Table Entry was loaded into the TLB with Shared (S) data from another core's ECO L3 on the same chip due to a instruction side request\",\n    \"PublicDescription\": \"\"\n  },\n  {\n    \"EventCode\": \"0x25044\",\n    \"EventName\": \"PM_IPTEG_FROM_L31_MOD\",\n    \"BriefDescription\": \"A Page Table Entry was loaded into the TLB with Modified (M) data from another core's L3 on the same chip due to a instruction side request\",\n    \"PublicDescription\": \"\"\n  },\n  {\n    \"EventCode\": \"0x15046\",\n    \"EventName\": \"PM_IPTEG_FROM_L31_SHR\",\n    \"BriefDescription\": \"A Page Table Entry was loaded into the TLB with Shared (S) data from another core's L3 on the same chip due to a instruction side request\",\n    \"PublicDescription\": \"\"\n  },\n  {\n    \"EventCode\": \"0x4608e\",\n    \"EventName\": \"PM_ISIDE_L2MEMACC\",\n    \"BriefDescription\": \"valid when first beat of data comes in for an i-side fetch where data came from mem(or L4)\",\n    \"PublicDescription\": \"\"\n  },\n  {\n    \"EventCode\": \"0x30ac\",\n    \"EventName\": \"PM_ISU_REF_FX0\",\n    \"BriefDescription\": \"FX0 ISU reject\",\n    \"PublicDescription\": \"\"\n  },\n  {\n    \"EventCode\": \"0x30ae\",\n    \"EventName\": \"PM_ISU_REF_FX1\",\n    \"BriefDescription\": \"FX1 ISU reject\",\n    \"PublicDescription\": \"\"\n  },\n  {\n    \"EventCode\": \"0x38ac\",\n    \"EventName\": \"PM_ISU_REF_FXU\",\n    \"BriefDescription\": \"FXU ISU reject from either pipe\",\n    \"PublicDescription\": \"\"\n  },\n  {\n    \"EventCode\": \"0x30b0\",\n    \"EventName\": \"PM_ISU_REF_LS0\",\n    \"BriefDescription\": \"LS0 ISU reject\",\n    \"PublicDescription\": \"\"\n  },\n  {\n    \"EventCode\": \"0x30b2\",\n    \"EventName\": \"PM_ISU_REF_LS1\",\n    \"BriefDescription\": \"LS1 ISU reject\",\n    \"PublicDescription\": \"\"\n  },\n  {\n    \"EventCode\": \"0x30b4\",\n    \"EventName\": \"PM_ISU_REF_LS2\",\n    \"BriefDescription\": \"LS2 ISU reject\",\n    \"PublicDescription\": \"\"\n  },\n  {\n    \"EventCode\": \"0x30b6\",\n    \"EventName\": \"PM_ISU_REF_LS3\",\n    \"BriefDescription\": \"LS3 ISU reject\",\n    \"PublicDescription\": \"\"\n  },\n  {\n    \"EventCode\": \"0x309c\",\n    \"EventName\": \"PM_ISU_REJECTS_ALL\",\n    \"BriefDescription\": \"All isu rejects could be more than 1 per cycle\",\n    \"PublicDescription\": \"\"\n  },\n  {\n    \"EventCode\": \"0x30a2\",\n    \"EventName\": \"PM_ISU_REJECT_RES_NA\",\n    \"BriefDescription\": \"ISU reject due to resource not available\",\n    \"PublicDescription\": \"\"\n  },\n  {\n    \"EventCode\": \"0x309e\",\n    \"EventName\": \"PM_ISU_REJECT_SAR_BYPASS\",\n    \"BriefDescription\": \"Reject because of SAR bypass\",\n    \"PublicDescription\": \"\"\n  },\n  {\n    \"EventCode\": \"0x30a0\",\n    \"EventName\": \"PM_ISU_REJECT_SRC_NA\",\n    \"BriefDescription\": \"ISU reject due to source not available\",\n    \"PublicDescription\": \"\"\n  },\n  {\n    \"EventCode\": \"0x30a8\",\n    \"EventName\": \"PM_ISU_REJ_VS0\",\n    \"BriefDescription\": \"VS0 ISU reject\",\n    \"PublicDescription\": \"\"\n  },\n  {\n    \"EventCode\": \"0x30aa\",\n    \"EventName\": \"PM_ISU_REJ_VS1\",\n    \"BriefDescription\": \"VS1 ISU reject\",\n    \"PublicDescription\": \"\"\n  },\n  {\n    \"EventCode\": \"0x38a8\",\n    \"EventName\": \"PM_ISU_REJ_VSU\",\n    \"BriefDescription\": \"VSU ISU reject from either pipe\",\n    \"PublicDescription\": \"\"\n  },\n  {\n    \"EventCode\": \"0x30b8\",\n    \"EventName\": \"PM_ISYNC\",\n    \"BriefDescription\": \"Isync count per thread\",\n    \"PublicDescription\": \"\"\n  },\n  {\n    \"EventCode\": \"0x200301ea\",\n    \"EventName\": \"PM_L1MISS_LAT_EXC_1024\",\n    \"BriefDescription\": \"L1 misses that took longer than 1024 cyles to resolve (miss to reload)\",\n    \"PublicDescription\": \"Reload latency exceeded 1024 cyc\"\n  },\n  {\n    \"EventCode\": \"0x200401ec\",\n    \"EventName\": \"PM_L1MISS_LAT_EXC_2048\",\n    \"BriefDescription\": \"L1 misses that took longer than 2048 cyles to resolve (miss to reload)\",\n    \"PublicDescription\": \"Reload latency exceeded 2048 cyc\"\n  },\n  {\n    \"EventCode\": \"0x200101e8\",\n    \"EventName\": \"PM_L1MISS_LAT_EXC_256\",\n    \"BriefDescription\": \"L1 misses that took longer than 256 cyles to resolve (miss to reload)\",\n    \"PublicDescription\": \"Reload latency exceeded 256 cyc\"\n  },\n  {\n    \"EventCode\": \"0x200201e6\",\n    \"EventName\": \"PM_L1MISS_LAT_EXC_32\",\n    \"BriefDescription\": \"L1 misses that took longer than 32 cyles to resolve (miss to reload)\",\n    \"PublicDescription\": \"Reload latency exceeded 32 cyc\"\n  },\n  {\n    \"EventCode\": \"0x26086\",\n    \"EventName\": \"PM_L1PF_L2MEMACC\",\n    \"BriefDescription\": \"valid when first beat of data comes in for an L1pref where data came from mem(or L4)\",\n    \"PublicDescription\": \"\"\n  },\n  {\n    \"EventCode\": \"0x408c\",\n    \"EventName\": \"PM_L1_DEMAND_WRITE\",\n    \"BriefDescription\": \"Instruction Demand sectors wriittent into IL1\",\n    \"PublicDescription\": \"\"\n  },\n  {\n    \"EventCode\": \"0x27084\",\n    \"EventName\": \"PM_L2_CHIP_PUMP\",\n    \"BriefDescription\": \"RC requests that were local on chip pump attempts\",\n    \"PublicDescription\": \"\"\n  },\n  {\n    \"EventCode\": \"0x27086\",\n    \"EventName\": \"PM_L2_GROUP_PUMP\",\n    \"BriefDescription\": \"RC requests that were on Node Pump attempts\",\n    \"PublicDescription\": \"\"\n  },\n  {\n    \"EventCode\": \"0x3708a\",\n    \"EventName\": \"PM_L2_RTY_ST\",\n    \"BriefDescription\": \"RC retries on PB for any store from core\",\n    \"PublicDescription\": \"\"\n  },\n  {\n    \"EventCode\": \"0x17080\",\n    \"EventName\": \"PM_L2_ST\",\n    \"BriefDescription\": \"All successful D-side store dispatches for this thread\",\n    \"PublicDescription\": \"\"\n  },\n  {\n    \"EventCode\": \"0x17082\",\n    \"EventName\": \"PM_L2_ST_MISS\",\n    \"BriefDescription\": \"All successful D-side store dispatches for this thread that were L2 Miss\",\n    \"PublicDescription\": \"\"\n  },\n  {\n    \"EventCode\": \"0x1e05e\",\n    \"EventName\": \"PM_L2_TM_REQ_ABORT\",\n    \"BriefDescription\": \"TM abort\",\n    \"PublicDescription\": \"\"\n  },\n  {\n    \"EventCode\": \"0x3e05c\",\n    \"EventName\": \"PM_L2_TM_ST_ABORT_SISTER\",\n    \"BriefDescription\": \"TM marked store abort\",\n    \"PublicDescription\": \"\"\n  },\n  {\n    \"EventCode\": \"0x819082\",\n    \"EventName\": \"PM_L3_CI_USAGE\",\n    \"BriefDescription\": \"rotating sample of 16 CI or CO actives\",\n    \"PublicDescription\": \"\"\n  },\n  {\n    \"EventCode\": \"0x83908b\",\n    \"EventName\": \"PM_L3_CO0_ALLOC\",\n    \"BriefDescription\": \"lifetime, sample of CO machine 0 valid\",\n    \"PublicDescription\": \"0.0\"\n  },\n  {\n    \"EventCode\": \"0x83908a\",\n    \"EventName\": \"PM_L3_CO0_BUSY\",\n    \"BriefDescription\": \"lifetime, sample of CO machine 0 valid\",\n    \"PublicDescription\": \"\"\n  },\n  {\n    \"EventCode\": \"0x28086\",\n    \"EventName\": \"PM_L3_CO_L31\",\n    \"BriefDescription\": \"L3 CO to L3.1 OR of port 0 and 1 ( lossy)\",\n    \"PublicDescription\": \"\"\n  },\n  {\n    \"EventCode\": \"0x28084\",\n    \"EventName\": \"PM_L3_CO_MEM\",\n    \"BriefDescription\": \"L3 CO to memory OR of port 0 and 1 ( lossy)\",\n    \"PublicDescription\": \"\"\n  },\n  {\n    \"EventCode\": \"0x1e052\",\n    \"EventName\": \"PM_L3_LD_PREF\",\n    \"BriefDescription\": \"L3 Load Prefetches\",\n    \"PublicDescription\": \"\"\n  },\n  {\n    \"EventCode\": \"0x84908d\",\n    \"EventName\": \"PM_L3_PF0_ALLOC\",\n    \"BriefDescription\": \"lifetime, sample of PF machine 0 valid\",\n    \"PublicDescription\": \"0.0\"\n  },\n  {\n    \"EventCode\": \"0x84908c\",\n    \"EventName\": \"PM_L3_PF0_BUSY\",\n    \"BriefDescription\": \"lifetime, sample of PF machine 0 valid\",\n    \"PublicDescription\": \"\"\n  },\n  {\n    \"EventCode\": \"0x18080\",\n    \"EventName\": \"PM_L3_PF_MISS_L3\",\n    \"BriefDescription\": \"L3 Prefetch missed in L3\",\n    \"PublicDescription\": \"\"\n  },\n  {\n    \"EventCode\": \"0x3808a\",\n    \"EventName\": \"PM_L3_PF_OFF_CHIP_CACHE\",\n    \"BriefDescription\": \"L3 Prefetch from Off chip cache\",\n    \"PublicDescription\": \"\"\n  },\n  {\n    \"EventCode\": \"0x4808e\",\n    \"EventName\": \"PM_L3_PF_OFF_CHIP_MEM\",\n    \"BriefDescription\": \"L3 Prefetch from Off chip memory\",\n    \"PublicDescription\": \"\"\n  },\n  {\n    \"EventCode\": \"0x38088\",\n    \"EventName\": \"PM_L3_PF_ON_CHIP_CACHE\",\n    \"BriefDescription\": \"L3 Prefetch from On chip cache\",\n    \"PublicDescription\": \"\"\n  },\n  {\n    \"EventCode\": \"0x4808c\",\n    \"EventName\": \"PM_L3_PF_ON_CHIP_MEM\",\n    \"BriefDescription\": \"L3 Prefetch from On chip memory\",\n    \"PublicDescription\": \"\"\n  },\n  {\n    \"EventCode\": \"0x829084\",\n    \"EventName\": \"PM_L3_PF_USAGE\",\n    \"BriefDescription\": \"rotating sample of 32 PF actives\",\n    \"PublicDescription\": \"\"\n  },\n  {\n    \"EventCode\": \"0x4e052\",\n    \"EventName\": \"PM_L3_PREF_ALL\",\n    \"BriefDescription\": \"Total HW L3 prefetches(Load+store)\",\n    \"PublicDescription\": \"\"\n  },\n  {\n    \"EventCode\": \"0x84908f\",\n    \"EventName\": \"PM_L3_RD0_ALLOC\",\n    \"BriefDescription\": \"lifetime, sample of RD machine 0 valid\",\n    \"PublicDescription\": \"0.0\"\n  },\n  {\n    \"EventCode\": \"0x84908e\",\n    \"EventName\": \"PM_L3_RD0_BUSY\",\n    \"BriefDescription\": \"lifetime, sample of RD machine 0 valid\",\n    \"PublicDescription\": \"\"\n  },\n  {\n    \"EventCode\": \"0x829086\",\n    \"EventName\": \"PM_L3_RD_USAGE\",\n    \"BriefDescription\": \"rotating sample of 16 RD actives\",\n    \"PublicDescription\": \"\"\n  },\n  {\n    \"EventCode\": \"0x839089\",\n    \"EventName\": \"PM_L3_SN0_ALLOC\",\n    \"BriefDescription\": \"lifetime, sample of snooper machine 0 valid\",\n    \"PublicDescription\": \"0.0\"\n  },\n  {\n    \"EventCode\": \"0x839088\",\n    \"EventName\": \"PM_L3_SN0_BUSY\",\n    \"BriefDescription\": \"lifetime, sample of snooper machine 0 valid\",\n    \"PublicDescription\": \"\"\n  },\n  {\n    \"EventCode\": \"0x819080\",\n    \"EventName\": \"PM_L3_SN_USAGE\",\n    \"BriefDescription\": \"rotating sample of 8 snoop valids\",\n    \"PublicDescription\": \"\"\n  },\n  {\n    \"EventCode\": \"0x2e052\",\n    \"EventName\": \"PM_L3_ST_PREF\",\n    \"BriefDescription\": \"L3 store Prefetches\",\n    \"PublicDescription\": \"\"\n  },\n  {\n    \"EventCode\": \"0x3e052\",\n    \"EventName\": \"PM_L3_SW_PREF\",\n    \"BriefDescription\": \"Data stream touchto L3\",\n    \"PublicDescription\": \"\"\n  },\n  {\n    \"EventCode\": \"0x18081\",\n    \"EventName\": \"PM_L3_WI0_ALLOC\",\n    \"BriefDescription\": \"lifetime, sample of Write Inject machine 0 valid\",\n    \"PublicDescription\": \"0.0\"\n  },\n  {\n    \"EventCode\": \"0xc080\",\n    \"EventName\": \"PM_LD_REF_L1_LSU0\",\n    \"BriefDescription\": \"LS0 L1 D cache load references counted at finish, gated by reject\",\n    \"PublicDescription\": \"LS0 L1 D cache load references counted at finish, gated by rejectLSU0 L1 D cache load references\"\n  },\n  {\n    \"EventCode\": \"0xc082\",\n    \"EventName\": \"PM_LD_REF_L1_LSU1\",\n    \"BriefDescription\": \"LS1 L1 D cache load references counted at finish, gated by reject\",\n    \"PublicDescription\": \"LS1 L1 D cache load references counted at finish, gated by rejectLSU1 L1 D cache load references\"\n  },\n  {\n    \"EventCode\": \"0xc094\",\n    \"EventName\": \"PM_LD_REF_L1_LSU2\",\n    \"BriefDescription\": \"LS2 L1 D cache load references counted at finish, gated by reject\",\n    \"PublicDescription\": \"LS2 L1 D cache load references counted at finish, gated by reject42\"\n  },\n  {\n    \"EventCode\": \"0xc096\",\n    \"EventName\": \"PM_LD_REF_L1_LSU3\",\n    \"BriefDescription\": \"LS3 L1 D cache load references counted at finish, gated by reject\",\n    \"PublicDescription\": \"LS3 L1 D cache load references counted at finish, gated by reject42\"\n  },\n  {\n    \"EventCode\": \"0x509a\",\n    \"EventName\": \"PM_LINK_STACK_INVALID_PTR\",\n    \"BriefDescription\": \"A flush were LS ptr is invalid, results in a pop , A lot of interrupts between push and pops\",\n    \"PublicDescription\": \"\"\n  },\n  {\n    \"EventCode\": \"0x5098\",\n    \"EventName\": \"PM_LINK_STACK_WRONG_ADD_PRED\",\n    \"BriefDescription\": \"Link stack predicts wrong address, because of link stack design limitation\",\n    \"PublicDescription\": \"\"\n  },\n  {\n    \"EventCode\": \"0xe080\",\n    \"EventName\": \"PM_LS0_ERAT_MISS_PREF\",\n    \"BriefDescription\": \"LS0 Erat miss due to prefetch\",\n    \"PublicDescription\": \"LS0 Erat miss due to prefetch42\"\n  },\n  {\n    \"EventCode\": \"0xd0b8\",\n    \"EventName\": \"PM_LS0_L1_PREF\",\n    \"BriefDescription\": \"LS0 L1 cache data prefetches\",\n    \"PublicDescription\": \"LS0 L1 cache data prefetches42\"\n  },\n  {\n    \"EventCode\": \"0xc098\",\n    \"EventName\": \"PM_LS0_L1_SW_PREF\",\n    \"BriefDescription\": \"Software L1 Prefetches, including SW Transient Prefetches\",\n    \"PublicDescription\": \"Software L1 Prefetches, including SW Transient Prefetches42\"\n  },\n  {\n    \"EventCode\": \"0xe082\",\n    \"EventName\": \"PM_LS1_ERAT_MISS_PREF\",\n    \"BriefDescription\": \"LS1 Erat miss due to prefetch\",\n    \"PublicDescription\": \"LS1 Erat miss due to prefetch42\"\n  },\n  {\n    \"EventCode\": \"0xd0ba\",\n    \"EventName\": \"PM_LS1_L1_PREF\",\n    \"BriefDescription\": \"LS1 L1 cache data prefetches\",\n    \"PublicDescription\": \"LS1 L1 cache data prefetches42\"\n  },\n  {\n    \"EventCode\": \"0xc09a\",\n    \"EventName\": \"PM_LS1_L1_SW_PREF\",\n    \"BriefDescription\": \"Software L1 Prefetches, including SW Transient Prefetches\",\n    \"PublicDescription\": \"Software L1 Prefetches, including SW Transient Prefetches42\"\n  },\n  {\n    \"EventCode\": \"0xc0b0\",\n    \"EventName\": \"PM_LSU0_FLUSH_LRQ\",\n    \"BriefDescription\": \"LS0 Flush: LRQ\",\n    \"PublicDescription\": \"LS0 Flush: LRQLSU0 LRQ flushes\"\n  },\n  {\n    \"EventCode\": \"0xc0b8\",\n    \"EventName\": \"PM_LSU0_FLUSH_SRQ\",\n    \"BriefDescription\": \"LS0 Flush: SRQ\",\n    \"PublicDescription\": \"LS0 Flush: SRQLSU0 SRQ lhs flushes\"\n  },\n  {\n    \"EventCode\": \"0xc0a4\",\n    \"EventName\": \"PM_LSU0_FLUSH_ULD\",\n    \"BriefDescription\": \"LS0 Flush: Unaligned Load\",\n    \"PublicDescription\": \"LS0 Flush: Unaligned LoadLSU0 unaligned load flushes\"\n  },\n  {\n    \"EventCode\": \"0xc0ac\",\n    \"EventName\": \"PM_LSU0_FLUSH_UST\",\n    \"BriefDescription\": \"LS0 Flush: Unaligned Store\",\n    \"PublicDescription\": \"LS0 Flush: Unaligned StoreLSU0 unaligned store flushes\"\n  },\n  {\n    \"EventCode\": \"0xf088\",\n    \"EventName\": \"PM_LSU0_L1_CAM_CANCEL\",\n    \"BriefDescription\": \"ls0 l1 tm cam cancel\",\n    \"PublicDescription\": \"ls0 l1 tm cam cancel42\"\n  },\n  {\n    \"EventCode\": \"0x1e056\",\n    \"EventName\": \"PM_LSU0_LARX_FIN\",\n    \"BriefDescription\": \"Larx finished in LSU pipe0\",\n    \"PublicDescription\": \"\"\n  },\n  {\n    \"EventCode\": \"0xd08c\",\n    \"EventName\": \"PM_LSU0_LMQ_LHR_MERGE\",\n    \"BriefDescription\": \"LS0 Load Merged with another cacheline request\",\n    \"PublicDescription\": \"LS0 Load Merged with another cacheline request42\"\n  },\n  {\n    \"EventCode\": \"0xc08c\",\n    \"EventName\": \"PM_LSU0_NCLD\",\n    \"BriefDescription\": \"LS0 Non-cachable Loads counted at finish\",\n    \"PublicDescription\": \"LS0 Non-cachable Loads counted at finishLSU0 non-cacheable loads\"\n  },\n  {\n    \"EventCode\": \"0xe090\",\n    \"EventName\": \"PM_LSU0_PRIMARY_ERAT_HIT\",\n    \"BriefDescription\": \"Primary ERAT hit\",\n    \"PublicDescription\": \"Primary ERAT hit42\"\n  },\n  {\n    \"EventCode\": \"0x1e05a\",\n    \"EventName\": \"PM_LSU0_REJECT\",\n    \"BriefDescription\": \"LSU0 reject\",\n    \"PublicDescription\": \"\"\n  },\n  {\n    \"EventCode\": \"0xc09c\",\n    \"EventName\": \"PM_LSU0_SRQ_STFWD\",\n    \"BriefDescription\": \"LS0 SRQ forwarded data to a load\",\n    \"PublicDescription\": \"LS0 SRQ forwarded data to a loadLSU0 SRQ store forwarded\"\n  },\n  {\n    \"EventCode\": \"0xf084\",\n    \"EventName\": \"PM_LSU0_STORE_REJECT\",\n    \"BriefDescription\": \"ls0 store reject\",\n    \"PublicDescription\": \"ls0 store reject42\"\n  },\n  {\n    \"EventCode\": \"0xe0a8\",\n    \"EventName\": \"PM_LSU0_TMA_REQ_L2\",\n    \"BriefDescription\": \"addrs only req to L2 only on the first one,Indication that Load footprint is not expanding\",\n    \"PublicDescription\": \"addrs only req to L2 only on the first one,Indication that Load footprint is not expanding42\"\n  },\n  {\n    \"EventCode\": \"0xe098\",\n    \"EventName\": \"PM_LSU0_TM_L1_HIT\",\n    \"BriefDescription\": \"Load tm hit in L1\",\n    \"PublicDescription\": \"Load tm hit in L142\"\n  },\n  {\n    \"EventCode\": \"0xe0a0\",\n    \"EventName\": \"PM_LSU0_TM_L1_MISS\",\n    \"BriefDescription\": \"Load tm L1 miss\",\n    \"PublicDescription\": \"Load tm L1 miss42\"\n  },\n  {\n    \"EventCode\": \"0xc0b2\",\n    \"EventName\": \"PM_LSU1_FLUSH_LRQ\",\n    \"BriefDescription\": \"LS1 Flush: LRQ\",\n    \"PublicDescription\": \"LS1 Flush: LRQLSU1 LRQ flushes\"\n  },\n  {\n    \"EventCode\": \"0xc0ba\",\n    \"EventName\": \"PM_LSU1_FLUSH_SRQ\",\n    \"BriefDescription\": \"LS1 Flush: SRQ\",\n    \"PublicDescription\": \"LS1 Flush: SRQLSU1 SRQ lhs flushes\"\n  },\n  {\n    \"EventCode\": \"0xc0a6\",\n    \"EventName\": \"PM_LSU1_FLUSH_ULD\",\n    \"BriefDescription\": \"LS 1 Flush: Unaligned Load\",\n    \"PublicDescription\": \"LS 1 Flush: Unaligned LoadLSU1 unaligned load flushes\"\n  },\n  {\n    \"EventCode\": \"0xc0ae\",\n    \"EventName\": \"PM_LSU1_FLUSH_UST\",\n    \"BriefDescription\": \"LS1 Flush: Unaligned Store\",\n    \"PublicDescription\": \"LS1 Flush: Unaligned StoreLSU1 unaligned store flushes\"\n  },\n  {\n    \"EventCode\": \"0xf08a\",\n    \"EventName\": \"PM_LSU1_L1_CAM_CANCEL\",\n    \"BriefDescription\": \"ls1 l1 tm cam cancel\",\n    \"PublicDescription\": \"ls1 l1 tm cam cancel42\"\n  },\n  {\n    \"EventCode\": \"0x2e056\",\n    \"EventName\": \"PM_LSU1_LARX_FIN\",\n    \"BriefDescription\": \"Larx finished in LSU pipe1\",\n    \"PublicDescription\": \"\"\n  },\n  {\n    \"EventCode\": \"0xd08e\",\n    \"EventName\": \"PM_LSU1_LMQ_LHR_MERGE\",\n    \"BriefDescription\": \"LS1 Load Merge with another cacheline request\",\n    \"PublicDescription\": \"LS1 Load Merge with another cacheline request42\"\n  },\n  {\n    \"EventCode\": \"0xc08e\",\n    \"EventName\": \"PM_LSU1_NCLD\",\n    \"BriefDescription\": \"LS1 Non-cachable Loads counted at finish\",\n    \"PublicDescription\": \"LS1 Non-cachable Loads counted at finishLSU1 non-cacheable loads\"\n  },\n  {\n    \"EventCode\": \"0xe092\",\n    \"EventName\": \"PM_LSU1_PRIMARY_ERAT_HIT\",\n    \"BriefDescription\": \"Primary ERAT hit\",\n    \"PublicDescription\": \"Primary ERAT hit42\"\n  },\n  {\n    \"EventCode\": \"0x2e05a\",\n    \"EventName\": \"PM_LSU1_REJECT\",\n    \"BriefDescription\": \"LSU1 reject\",\n    \"PublicDescription\": \"\"\n  },\n  {\n    \"EventCode\": \"0xc09e\",\n    \"EventName\": \"PM_LSU1_SRQ_STFWD\",\n    \"BriefDescription\": \"LS1 SRQ forwarded data to a load\",\n    \"PublicDescription\": \"LS1 SRQ forwarded data to a loadLSU1 SRQ store forwarded\"\n  },\n  {\n    \"EventCode\": \"0xf086\",\n    \"EventName\": \"PM_LSU1_STORE_REJECT\",\n    \"BriefDescription\": \"ls1 store reject\",\n    \"PublicDescription\": \"ls1 store reject42\"\n  },\n  {\n    \"EventCode\": \"0xe0aa\",\n    \"EventName\": \"PM_LSU1_TMA_REQ_L2\",\n    \"BriefDescription\": \"addrs only req to L2 only on the first one,Indication that Load footprint is not expanding\",\n    \"PublicDescription\": \"addrs only req to L2 only on the first one,Indication that Load footprint is not expanding42\"\n  },\n  {\n    \"EventCode\": \"0xe09a\",\n    \"EventName\": \"PM_LSU1_TM_L1_HIT\",\n    \"BriefDescription\": \"Load tm hit in L1\",\n    \"PublicDescription\": \"Load tm hit in L142\"\n  },\n  {\n    \"EventCode\": \"0xe0a2\",\n    \"EventName\": \"PM_LSU1_TM_L1_MISS\",\n    \"BriefDescription\": \"Load tm L1 miss\",\n    \"PublicDescription\": \"Load tm L1 miss42\"\n  },\n  {\n    \"EventCode\": \"0xc0b4\",\n    \"EventName\": \"PM_LSU2_FLUSH_LRQ\",\n    \"BriefDescription\": \"LS02Flush: LRQ\",\n    \"PublicDescription\": \"LS02Flush: LRQ42\"\n  },\n  {\n    \"EventCode\": \"0xc0bc\",\n    \"EventName\": \"PM_LSU2_FLUSH_SRQ\",\n    \"BriefDescription\": \"LS2 Flush: SRQ\",\n    \"PublicDescription\": \"LS2 Flush: SRQ42\"\n  },\n  {\n    \"EventCode\": \"0xc0a8\",\n    \"EventName\": \"PM_LSU2_FLUSH_ULD\",\n    \"BriefDescription\": \"LS3 Flush: Unaligned Load\",\n    \"PublicDescription\": \"LS3 Flush: Unaligned Load42\"\n  },\n  {\n    \"EventCode\": \"0xf08c\",\n    \"EventName\": \"PM_LSU2_L1_CAM_CANCEL\",\n    \"BriefDescription\": \"ls2 l1 tm cam cancel\",\n    \"PublicDescription\": \"ls2 l1 tm cam cancel42\"\n  },\n  {\n    \"EventCode\": \"0x3e056\",\n    \"EventName\": \"PM_LSU2_LARX_FIN\",\n    \"BriefDescription\": \"Larx finished in LSU pipe2\",\n    \"PublicDescription\": \"\"\n  },\n  {\n    \"EventCode\": \"0xc084\",\n    \"EventName\": \"PM_LSU2_LDF\",\n    \"BriefDescription\": \"LS2 Scalar Loads\",\n    \"PublicDescription\": \"LS2 Scalar Loads42\"\n  },\n  {\n    \"EventCode\": \"0xc088\",\n    \"EventName\": \"PM_LSU2_LDX\",\n    \"BriefDescription\": \"LS0 Vector Loads\",\n    \"PublicDescription\": \"LS0 Vector Loads42\"\n  },\n  {\n    \"EventCode\": \"0xd090\",\n    \"EventName\": \"PM_LSU2_LMQ_LHR_MERGE\",\n    \"BriefDescription\": \"LS0 Load Merged with another cacheline request\",\n    \"PublicDescription\": \"LS0 Load Merged with another cacheline request42\"\n  },\n  {\n    \"EventCode\": \"0xe094\",\n    \"EventName\": \"PM_LSU2_PRIMARY_ERAT_HIT\",\n    \"BriefDescription\": \"Primary ERAT hit\",\n    \"PublicDescription\": \"Primary ERAT hit42\"\n  },\n  {\n    \"EventCode\": \"0x3e05a\",\n    \"EventName\": \"PM_LSU2_REJECT\",\n    \"BriefDescription\": \"LSU2 reject\",\n    \"PublicDescription\": \"\"\n  },\n  {\n    \"EventCode\": \"0xc0a0\",\n    \"EventName\": \"PM_LSU2_SRQ_STFWD\",\n    \"BriefDescription\": \"LS2 SRQ forwarded data to a load\",\n    \"PublicDescription\": \"LS2 SRQ forwarded data to a load42\"\n  },\n  {\n    \"EventCode\": \"0xe0ac\",\n    \"EventName\": \"PM_LSU2_TMA_REQ_L2\",\n    \"BriefDescription\": \"addrs only req to L2 only on the first one,Indication that Load footprint is not expanding\",\n    \"PublicDescription\": \"addrs only req to L2 only on the first one,Indication that Load footprint is not expanding42\"\n  },\n  {\n    \"EventCode\": \"0xe09c\",\n    \"EventName\": \"PM_LSU2_TM_L1_HIT\",\n    \"BriefDescription\": \"Load tm hit in L1\",\n    \"PublicDescription\": \"Load tm hit in L142\"\n  },\n  {\n    \"EventCode\": \"0xe0a4\",\n    \"EventName\": \"PM_LSU2_TM_L1_MISS\",\n    \"BriefDescription\": \"Load tm L1 miss\",\n    \"PublicDescription\": \"Load tm L1 miss42\"\n  },\n  {\n    \"EventCode\": \"0xc0b6\",\n    \"EventName\": \"PM_LSU3_FLUSH_LRQ\",\n    \"BriefDescription\": \"LS3 Flush: LRQ\",\n    \"PublicDescription\": \"LS3 Flush: LRQ42\"\n  },\n  {\n    \"EventCode\": \"0xc0be\",\n    \"EventName\": \"PM_LSU3_FLUSH_SRQ\",\n    \"BriefDescription\": \"LS13 Flush: SRQ\",\n    \"PublicDescription\": \"LS13 Flush: SRQ42\"\n  },\n  {\n    \"EventCode\": \"0xc0aa\",\n    \"EventName\": \"PM_LSU3_FLUSH_ULD\",\n    \"BriefDescription\": \"LS 14Flush: Unaligned Load\",\n    \"PublicDescription\": \"LS 14Flush: Unaligned Load42\"\n  },\n  {\n    \"EventCode\": \"0xf08e\",\n    \"EventName\": \"PM_LSU3_L1_CAM_CANCEL\",\n    \"BriefDescription\": \"ls3 l1 tm cam cancel\",\n    \"PublicDescription\": \"ls3 l1 tm cam cancel42\"\n  },\n  {\n    \"EventCode\": \"0x4e056\",\n    \"EventName\": \"PM_LSU3_LARX_FIN\",\n    \"BriefDescription\": \"Larx finished in LSU pipe3\",\n    \"PublicDescription\": \"\"\n  },\n  {\n    \"EventCode\": \"0xc086\",\n    \"EventName\": \"PM_LSU3_LDF\",\n    \"BriefDescription\": \"LS3 Scalar Loads\",\n    \"PublicDescription\": \"LS3 Scalar Loads 42\"\n  },\n  {\n    \"EventCode\": \"0xc08a\",\n    \"EventName\": \"PM_LSU3_LDX\",\n    \"BriefDescription\": \"LS1 Vector Loads\",\n    \"PublicDescription\": \"LS1 Vector Loads42\"\n  },\n  {\n    \"EventCode\": \"0xd092\",\n    \"EventName\": \"PM_LSU3_LMQ_LHR_MERGE\",\n    \"BriefDescription\": \"LS1 Load Merge with another cacheline request\",\n    \"PublicDescription\": \"LS1 Load Merge with another cacheline request42\"\n  },\n  {\n    \"EventCode\": \"0xe096\",\n    \"EventName\": \"PM_LSU3_PRIMARY_ERAT_HIT\",\n    \"BriefDescription\": \"Primary ERAT hit\",\n    \"PublicDescription\": \"Primary ERAT hit42\"\n  },\n  {\n    \"EventCode\": \"0x4e05a\",\n    \"EventName\": \"PM_LSU3_REJECT\",\n    \"BriefDescription\": \"LSU3 reject\",\n    \"PublicDescription\": \"\"\n  },\n  {\n    \"EventCode\": \"0xc0a2\",\n    \"EventName\": \"PM_LSU3_SRQ_STFWD\",\n    \"BriefDescription\": \"LS3 SRQ forwarded data to a load\",\n    \"PublicDescription\": \"LS3 SRQ forwarded data to a load42\"\n  },\n  {\n    \"EventCode\": \"0xe0ae\",\n    \"EventName\": \"PM_LSU3_TMA_REQ_L2\",\n    \"BriefDescription\": \"addrs only req to L2 only on the first one,Indication that Load footprint is not expanding\",\n    \"PublicDescription\": \"addrs only req to L2 only on the first one,Indication that Load footprint is not expanding42\"\n  },\n  {\n    \"EventCode\": \"0xe09e\",\n    \"EventName\": \"PM_LSU3_TM_L1_HIT\",\n    \"BriefDescription\": \"Load tm hit in L1\",\n    \"PublicDescription\": \"Load tm hit in L142\"\n  },\n  {\n    \"EventCode\": \"0xe0a6\",\n    \"EventName\": \"PM_LSU3_TM_L1_MISS\",\n    \"BriefDescription\": \"Load tm L1 miss\",\n    \"PublicDescription\": \"Load tm L1 miss42\"\n  },\n  {\n    \"EventCode\": \"0xe880\",\n    \"EventName\": \"PM_LSU_ERAT_MISS_PREF\",\n    \"BriefDescription\": \"Erat miss due to prefetch, on either pipe\",\n    \"PublicDescription\": \"LSU\"\n  },\n  {\n    \"EventCode\": \"0xc8ac\",\n    \"EventName\": \"PM_LSU_FLUSH_UST\",\n    \"BriefDescription\": \"Unaligned Store Flush on either pipe\",\n    \"PublicDescription\": \"LSU\"\n  },\n  {\n    \"EventCode\": \"0xd0a4\",\n    \"EventName\": \"PM_LSU_FOUR_TABLEWALK_CYC\",\n    \"BriefDescription\": \"Cycles when four tablewalks pending on this thread\",\n    \"PublicDescription\": \"Cycles when four tablewalks pending on this thread42\"\n  },\n  {\n    \"EventCode\": \"0x10066\",\n    \"EventName\": \"PM_LSU_FX_FIN\",\n    \"BriefDescription\": \"LSU Finished a FX operation (up to 2 per cycle\",\n    \"PublicDescription\": \"\"\n  },\n  {\n    \"EventCode\": \"0xd8b8\",\n    \"EventName\": \"PM_LSU_L1_PREF\",\n    \"BriefDescription\": \"hw initiated , include sw streaming forms as well , include sw streams as a separate event\",\n    \"PublicDescription\": \"LSU\"\n  },\n  {\n    \"EventCode\": \"0xc898\",\n    \"EventName\": \"PM_LSU_L1_SW_PREF\",\n    \"BriefDescription\": \"Software L1 Prefetches, including SW Transient Prefetches, on both pipes\",\n    \"PublicDescription\": \"LSU\"\n  },\n  {\n    \"EventCode\": \"0xc884\",\n    \"EventName\": \"PM_LSU_LDF\",\n    \"BriefDescription\": \"FPU loads only on LS2/LS3 ie LU0/LU1\",\n    \"PublicDescription\": \"LSU\"\n  },\n  {\n    \"EventCode\": \"0xc888\",\n    \"EventName\": \"PM_LSU_LDX\",\n    \"BriefDescription\": \"Vector loads can issue only on LS2/LS3\",\n    \"PublicDescription\": \"LSU\"\n  },\n  {\n    \"EventCode\": \"0xd0a2\",\n    \"EventName\": \"PM_LSU_LMQ_FULL_CYC\",\n    \"BriefDescription\": \"LMQ full\",\n    \"PublicDescription\": \"LMQ fullCycles LMQ full\"\n  },\n  {\n    \"EventCode\": \"0xd0a1\",\n    \"EventName\": \"PM_LSU_LMQ_S0_ALLOC\",\n    \"BriefDescription\": \"Per thread - use edge detect to count allocates On a per thread basis, level signal indicating Slot 0 is valid. By instrumenting a single slot we can calculate service time for that slot. Previous machines required a separate signal indicating the slot was allocated. Because any signal can be routed to any counter in P8, we can count level in one PMC and edge detect in another PMC using the same signal\",\n    \"PublicDescription\": \"0.0\"\n  },\n  {\n    \"EventCode\": \"0xd0a0\",\n    \"EventName\": \"PM_LSU_LMQ_S0_VALID\",\n    \"BriefDescription\": \"Slot 0 of LMQ valid\",\n    \"PublicDescription\": \"Slot 0 of LMQ validLMQ slot 0 valid\"\n  },\n  {\n    \"EventCode\": \"0x3001c\",\n    \"EventName\": \"PM_LSU_LMQ_SRQ_EMPTY_ALL_CYC\",\n    \"BriefDescription\": \"ALL threads lsu empty (lmq and srq empty)\",\n    \"PublicDescription\": \"ALL threads lsu empty (lmq and srq empty). Issue HW016541\"\n  },\n  {\n    \"EventCode\": \"0xd09f\",\n    \"EventName\": \"PM_LSU_LRQ_S0_ALLOC\",\n    \"BriefDescription\": \"Per thread - use edge detect to count allocates On a per thread basis, level signal indicating Slot 0 is valid. By instrumenting a single slot we can calculate service time for that slot. Previous machines required a separate signal indicating the slot was allocated. Because any signal can be routed to any counter in P8, we can count level in one PMC and edge detect in another PMC using the same signal\",\n    \"PublicDescription\": \"0.0\"\n  },\n  {\n    \"EventCode\": \"0xd09e\",\n    \"EventName\": \"PM_LSU_LRQ_S0_VALID\",\n    \"BriefDescription\": \"Slot 0 of LRQ valid\",\n    \"PublicDescription\": \"Slot 0 of LRQ validLRQ slot 0 valid\"\n  },\n  {\n    \"EventCode\": \"0xf091\",\n    \"EventName\": \"PM_LSU_LRQ_S43_ALLOC\",\n    \"BriefDescription\": \"LRQ slot 43 was released\",\n    \"PublicDescription\": \"0.0\"\n  },\n  {\n    \"EventCode\": \"0xf090\",\n    \"EventName\": \"PM_LSU_LRQ_S43_VALID\",\n    \"BriefDescription\": \"LRQ slot 43 was busy\",\n    \"PublicDescription\": \"LRQ slot 43 was busy42\"\n  },\n  {\n    \"EventCode\": \"0x30162\",\n    \"EventName\": \"PM_LSU_MRK_DERAT_MISS\",\n    \"BriefDescription\": \"DERAT Reloaded (Miss)\",\n    \"PublicDescription\": \"\"\n  },\n  {\n    \"EventCode\": \"0xc88c\",\n    \"EventName\": \"PM_LSU_NCLD\",\n    \"BriefDescription\": \"count at finish so can return only on ls0 or ls1\",\n    \"PublicDescription\": \"LSU\"\n  },\n  {\n    \"EventCode\": \"0xc092\",\n    \"EventName\": \"PM_LSU_NCST\",\n    \"BriefDescription\": \"Non-cachable Stores sent to nest\",\n    \"PublicDescription\": \"Non-cachable Stores sent to nest42\"\n  },\n  {\n    \"EventCode\": \"0x10064\",\n    \"EventName\": \"PM_LSU_REJECT\",\n    \"BriefDescription\": \"LSU Reject (up to 4 per cycle)\",\n    \"PublicDescription\": \"\"\n  },\n  {\n    \"EventCode\": \"0xd082\",\n    \"EventName\": \"PM_LSU_SET_MPRED\",\n    \"BriefDescription\": \"Line already in cache at reload time\",\n    \"PublicDescription\": \"Line already in cache at reload time42\"\n  },\n  {\n    \"EventCode\": \"0x40008\",\n    \"EventName\": \"PM_LSU_SRQ_EMPTY_CYC\",\n    \"BriefDescription\": \"ALL threads srq empty\",\n    \"PublicDescription\": \"All threads srq empty\"\n  },\n  {\n    \"EventCode\": \"0xd09d\",\n    \"EventName\": \"PM_LSU_SRQ_S0_ALLOC\",\n    \"BriefDescription\": \"Per thread - use edge detect to count allocates On a per thread basis, level signal indicating Slot 0 is valid. By instrumenting a single slot we can calculate service time for that slot. Previous machines required a separate signal indicating the slot was allocated. Because any signal can be routed to any counter in P8, we can count level in one PMC and edge detect in another PMC using the same signal\",\n    \"PublicDescription\": \"0.0\"\n  },\n  {\n    \"EventCode\": \"0xd09c\",\n    \"EventName\": \"PM_LSU_SRQ_S0_VALID\",\n    \"BriefDescription\": \"Slot 0 of SRQ valid\",\n    \"PublicDescription\": \"Slot 0 of SRQ validSRQ slot 0 valid\"\n  },\n  {\n    \"EventCode\": \"0xf093\",\n    \"EventName\": \"PM_LSU_SRQ_S39_ALLOC\",\n    \"BriefDescription\": \"SRQ slot 39 was released\",\n    \"PublicDescription\": \"0.0\"\n  },\n  {\n    \"EventCode\": \"0xf092\",\n    \"EventName\": \"PM_LSU_SRQ_S39_VALID\",\n    \"BriefDescription\": \"SRQ slot 39 was busy\",\n    \"PublicDescription\": \"SRQ slot 39 was busy42\"\n  },\n  {\n    \"EventCode\": \"0xd09b\",\n    \"EventName\": \"PM_LSU_SRQ_SYNC\",\n    \"BriefDescription\": \"A sync in the SRQ ended\",\n    \"PublicDescription\": \"0.0\"\n  },\n  {\n    \"EventCode\": \"0xd09a\",\n    \"EventName\": \"PM_LSU_SRQ_SYNC_CYC\",\n    \"BriefDescription\": \"A sync is in the SRQ (edge detect to count)\",\n    \"PublicDescription\": \"A sync is in the SRQ (edge detect to count)SRQ sync duration\"\n  },\n  {\n    \"EventCode\": \"0xf084\",\n    \"EventName\": \"PM_LSU_STORE_REJECT\",\n    \"BriefDescription\": \"Store reject on either pipe\",\n    \"PublicDescription\": \"LSU\"\n  },\n  {\n    \"EventCode\": \"0xd0a6\",\n    \"EventName\": \"PM_LSU_TWO_TABLEWALK_CYC\",\n    \"BriefDescription\": \"Cycles when two tablewalks pending on this thread\",\n    \"PublicDescription\": \"Cycles when two tablewalks pending on this thread42\"\n  },\n  {\n    \"EventCode\": \"0x5094\",\n    \"EventName\": \"PM_LWSYNC\",\n    \"BriefDescription\": \"threaded version, IC Misses where we got EA dir hit but no sector valids were on. ICBI took line out\",\n    \"PublicDescription\": \"\"\n  },\n  {\n    \"EventCode\": \"0x209a\",\n    \"EventName\": \"PM_LWSYNC_HELD\",\n    \"BriefDescription\": \"LWSYNC held at dispatch\",\n    \"PublicDescription\": \"\"\n  },\n  {\n    \"EventCode\": \"0x3013a\",\n    \"EventName\": \"PM_MRK_CRU_FIN\",\n    \"BriefDescription\": \"IFU non-branch finished\",\n    \"PublicDescription\": \"IFU non-branch marked instruction finished\"\n  },\n  {\n    \"EventCode\": \"0x4d146\",\n    \"EventName\": \"PM_MRK_DATA_FROM_L21_MOD\",\n    \"BriefDescription\": \"The processor's data cache was reloaded with Modified (M) data from another core's L2 on the same chip due to a marked load\",\n    \"PublicDescription\": \"\"\n  },\n  {\n    \"EventCode\": \"0x2d126\",\n    \"EventName\": \"PM_MRK_DATA_FROM_L21_MOD_CYC\",\n    \"BriefDescription\": \"Duration in cycles to reload with Modified (M) data from another core's L2 on the same chip due to a marked load\",\n    \"PublicDescription\": \"\"\n  },\n  {\n    \"EventCode\": \"0x3d146\",\n    \"EventName\": \"PM_MRK_DATA_FROM_L21_SHR\",\n    \"BriefDescription\": \"The processor's data cache was reloaded with Shared (S) data from another core's L2 on the same chip due to a marked load\",\n    \"PublicDescription\": \"\"\n  },\n  {\n    \"EventCode\": \"0x2c126\",\n    \"EventName\": \"PM_MRK_DATA_FROM_L21_SHR_CYC\",\n    \"BriefDescription\": \"Duration in cycles to reload with Shared (S) data from another core's L2 on the same chip due to a marked load\",\n    \"PublicDescription\": \"\"\n  },\n  {\n    \"EventCode\": \"0x4d144\",\n    \"EventName\": \"PM_MRK_DATA_FROM_L31_ECO_MOD\",\n    \"BriefDescription\": \"The processor's data cache was reloaded with Modified (M) data from another core's ECO L3 on the same chip due to a marked load\",\n    \"PublicDescription\": \"\"\n  },\n  {\n    \"EventCode\": \"0x2d124\",\n    \"EventName\": \"PM_MRK_DATA_FROM_L31_ECO_MOD_CYC\",\n    \"BriefDescription\": \"Duration in cycles to reload with Modified (M) data from another core's ECO L3 on the same chip due to a marked load\",\n    \"PublicDescription\": \"\"\n  },\n  {\n    \"EventCode\": \"0x3d144\",\n    \"EventName\": \"PM_MRK_DATA_FROM_L31_ECO_SHR\",\n    \"BriefDescription\": \"The processor's data cache was reloaded with Shared (S) data from another core's ECO L3 on the same chip due to a marked load\",\n    \"PublicDescription\": \"\"\n  },\n  {\n    \"EventCode\": \"0x2c124\",\n    \"EventName\": \"PM_MRK_DATA_FROM_L31_ECO_SHR_CYC\",\n    \"BriefDescription\": \"Duration in cycles to reload with Shared (S) data from another core's ECO L3 on the same chip due to a marked load\",\n    \"PublicDescription\": \"\"\n  },\n  {\n    \"EventCode\": \"0x2d144\",\n    \"EventName\": \"PM_MRK_DATA_FROM_L31_MOD\",\n    \"BriefDescription\": \"The processor's data cache was reloaded with Modified (M) data from another core's L3 on the same chip due to a marked load\",\n    \"PublicDescription\": \"\"\n  },\n  {\n    \"EventCode\": \"0x4d124\",\n    \"EventName\": \"PM_MRK_DATA_FROM_L31_MOD_CYC\",\n    \"BriefDescription\": \"Duration in cycles to reload with Modified (M) data from another core's L3 on the same chip due to a marked load\",\n    \"PublicDescription\": \"\"\n  },\n  {\n    \"EventCode\": \"0x1d146\",\n    \"EventName\": \"PM_MRK_DATA_FROM_L31_SHR\",\n    \"BriefDescription\": \"The processor's data cache was reloaded with Shared (S) data from another core's L3 on the same chip due to a marked load\",\n    \"PublicDescription\": \"\"\n  },\n  {\n    \"EventCode\": \"0x4c126\",\n    \"EventName\": \"PM_MRK_DATA_FROM_L31_SHR_CYC\",\n    \"BriefDescription\": \"Duration in cycles to reload with Shared (S) data from another core's L3 on the same chip due to a marked load\",\n    \"PublicDescription\": \"\"\n  },\n  {\n    \"EventCode\": \"0x201e0\",\n    \"EventName\": \"PM_MRK_DATA_FROM_MEM\",\n    \"BriefDescription\": \"The processor's data cache was reloaded from a memory location including L4 from local remote or distant due to a marked load\",\n    \"PublicDescription\": \"\"\n  },\n  {\n    \"EventCode\": \"0x4f146\",\n    \"EventName\": \"PM_MRK_DPTEG_FROM_L21_MOD\",\n    \"BriefDescription\": \"A Page Table Entry was loaded into the TLB with Modified (M) data from another core's L2 on the same chip due to a marked data side request\",\n    \"PublicDescription\": \"\"\n  },\n  {\n    \"EventCode\": \"0x3f146\",\n    \"EventName\": \"PM_MRK_DPTEG_FROM_L21_SHR\",\n    \"BriefDescription\": \"A Page Table Entry was loaded into the TLB with Shared (S) data from another core's L2 on the same chip due to a marked data side request\",\n    \"PublicDescription\": \"\"\n  },\n  {\n    \"EventCode\": \"0x3f140\",\n    \"EventName\": \"PM_MRK_DPTEG_FROM_L2_DISP_CONFLICT_LDHITST\",\n    \"BriefDescription\": \"A Page Table Entry was loaded into the TLB from local core's L2 with load hit store conflict due to a marked data side request\",\n    \"PublicDescription\": \"\"\n  },\n  {\n    \"EventCode\": \"0x4f140\",\n    \"EventName\": \"PM_MRK_DPTEG_FROM_L2_DISP_CONFLICT_OTHER\",\n    \"BriefDescription\": \"A Page Table Entry was loaded into the TLB from local core's L2 with dispatch conflict due to a marked data side request\",\n    \"PublicDescription\": \"\"\n  },\n  {\n    \"EventCode\": \"0x4f144\",\n    \"EventName\": \"PM_MRK_DPTEG_FROM_L31_ECO_MOD\",\n    \"BriefDescription\": \"A Page Table Entry was loaded into the TLB with Modified (M) data from another core's ECO L3 on the same chip due to a marked data side request\",\n    \"PublicDescription\": \"\"\n  },\n  {\n    \"EventCode\": \"0x3f144\",\n    \"EventName\": \"PM_MRK_DPTEG_FROM_L31_ECO_SHR\",\n    \"BriefDescription\": \"A Page Table Entry was loaded into the TLB with Shared (S) data from another core's ECO L3 on the same chip due to a marked data side request\",\n    \"PublicDescription\": \"\"\n  },\n  {\n    \"EventCode\": \"0x2f144\",\n    \"EventName\": \"PM_MRK_DPTEG_FROM_L31_MOD\",\n    \"BriefDescription\": \"A Page Table Entry was loaded into the TLB with Modified (M) data from another core's L3 on the same chip due to a marked data side request\",\n    \"PublicDescription\": \"\"\n  },\n  {\n    \"EventCode\": \"0x1f146\",\n    \"EventName\": \"PM_MRK_DPTEG_FROM_L31_SHR\",\n    \"BriefDescription\": \"A Page Table Entry was loaded into the TLB with Shared (S) data from another core's L3 on the same chip due to a marked data side request\",\n    \"PublicDescription\": \"\"\n  },\n  {\n    \"EventCode\": \"0x30156\",\n    \"EventName\": \"PM_MRK_FAB_RSP_MATCH\",\n    \"BriefDescription\": \"ttype and cresp matched as specified in MMCR1\",\n    \"PublicDescription\": \"\"\n  },\n  {\n    \"EventCode\": \"0x4f152\",\n    \"EventName\": \"PM_MRK_FAB_RSP_MATCH_CYC\",\n    \"BriefDescription\": \"cresp/ttype match cycles\",\n    \"PublicDescription\": \"\"\n  },\n  {\n    \"EventCode\": \"0x2013c\",\n    \"EventName\": \"PM_MRK_FILT_MATCH\",\n    \"BriefDescription\": \"Marked filter Match\",\n    \"PublicDescription\": \"\"\n  },\n  {\n    \"EventCode\": \"0x1013c\",\n    \"EventName\": \"PM_MRK_FIN_STALL_CYC\",\n    \"BriefDescription\": \"Marked instruction Finish Stall cycles (marked finish after NTC) (use edge detect to count )\",\n    \"PublicDescription\": \"Marked instruction Finish Stall cycles (marked finish after NTC) (use edge detect to count #)\"\n  },\n  {\n    \"EventCode\": \"0x40130\",\n    \"EventName\": \"PM_MRK_GRP_CMPL\",\n    \"BriefDescription\": \"marked instruction finished (completed)\",\n    \"PublicDescription\": \"\"\n  },\n  {\n    \"EventCode\": \"0x4013a\",\n    \"EventName\": \"PM_MRK_GRP_IC_MISS\",\n    \"BriefDescription\": \"Marked Group experienced I cache miss\",\n    \"PublicDescription\": \"\"\n  },\n  {\n    \"EventCode\": \"0x3013c\",\n    \"EventName\": \"PM_MRK_GRP_NTC\",\n    \"BriefDescription\": \"Marked group ntc cycles\",\n    \"PublicDescription\": \"\"\n  },\n  {\n    \"EventCode\": \"0x1013f\",\n    \"EventName\": \"PM_MRK_LD_MISS_EXPOSED\",\n    \"BriefDescription\": \"Marked Load exposed Miss (exposed period ended)\",\n    \"PublicDescription\": \"Marked Load exposed Miss (use edge detect to count #)\"\n  },\n  {\n    \"EventCode\": \"0xd180\",\n    \"EventName\": \"PM_MRK_LSU_FLUSH\",\n    \"BriefDescription\": \"Flush: (marked) : All Cases\",\n    \"PublicDescription\": \"Flush: (marked) : All Cases42\"\n  },\n  {\n    \"EventCode\": \"0xd188\",\n    \"EventName\": \"PM_MRK_LSU_FLUSH_LRQ\",\n    \"BriefDescription\": \"Flush: (marked) LRQ\",\n    \"PublicDescription\": \"Flush: (marked) LRQMarked LRQ flushes\"\n  },\n  {\n    \"EventCode\": \"0xd18a\",\n    \"EventName\": \"PM_MRK_LSU_FLUSH_SRQ\",\n    \"BriefDescription\": \"Flush: (marked) SRQ\",\n    \"PublicDescription\": \"Flush: (marked) SRQMarked SRQ lhs flushes\"\n  },\n  {\n    \"EventCode\": \"0xd184\",\n    \"EventName\": \"PM_MRK_LSU_FLUSH_ULD\",\n    \"BriefDescription\": \"Flush: (marked) Unaligned Load\",\n    \"PublicDescription\": \"Flush: (marked) Unaligned LoadMarked unaligned load flushes\"\n  },\n  {\n    \"EventCode\": \"0xd186\",\n    \"EventName\": \"PM_MRK_LSU_FLUSH_UST\",\n    \"BriefDescription\": \"Flush: (marked) Unaligned Store\",\n    \"PublicDescription\": \"Flush: (marked) Unaligned StoreMarked unaligned store flushes\"\n  },\n  {\n    \"EventCode\": \"0x40164\",\n    \"EventName\": \"PM_MRK_LSU_REJECT\",\n    \"BriefDescription\": \"LSU marked reject (up to 2 per cycle)\",\n    \"PublicDescription\": \"\"\n  },\n  {\n    \"EventCode\": \"0x30164\",\n    \"EventName\": \"PM_MRK_LSU_REJECT_ERAT_MISS\",\n    \"BriefDescription\": \"LSU marked reject due to ERAT (up to 2 per cycle)\",\n    \"PublicDescription\": \"\"\n  },\n  {\n    \"EventCode\": \"0x1d15a\",\n    \"EventName\": \"PM_MRK_SRC_PREF_TRACK_EFF\",\n    \"BriefDescription\": \"Marked src pref track was effective\",\n    \"PublicDescription\": \"\"\n  },\n  {\n    \"EventCode\": \"0x3d15a\",\n    \"EventName\": \"PM_MRK_SRC_PREF_TRACK_INEFF\",\n    \"BriefDescription\": \"Prefetch tracked was ineffective for marked src\",\n    \"PublicDescription\": \"\"\n  },\n  {\n    \"EventCode\": \"0x4d15c\",\n    \"EventName\": \"PM_MRK_SRC_PREF_TRACK_MOD\",\n    \"BriefDescription\": \"Prefetch tracked was moderate for marked src\",\n    \"PublicDescription\": \"\"\n  },\n  {\n    \"EventCode\": \"0x1d15c\",\n    \"EventName\": \"PM_MRK_SRC_PREF_TRACK_MOD_L2\",\n    \"BriefDescription\": \"Marked src Prefetch Tracked was moderate (source L2)\",\n    \"PublicDescription\": \"\"\n  },\n  {\n    \"EventCode\": \"0x3d15c\",\n    \"EventName\": \"PM_MRK_SRC_PREF_TRACK_MOD_L3\",\n    \"BriefDescription\": \"Prefetch tracked was moderate (L3 hit) for marked src\",\n    \"PublicDescription\": \"\"\n  },\n  {\n    \"EventCode\": \"0x1c15a\",\n    \"EventName\": \"PM_MRK_TGT_PREF_TRACK_EFF\",\n    \"BriefDescription\": \"Marked target pref track was effective\",\n    \"PublicDescription\": \"\"\n  },\n  {\n    \"EventCode\": \"0x3c15a\",\n    \"EventName\": \"PM_MRK_TGT_PREF_TRACK_INEFF\",\n    \"BriefDescription\": \"Prefetch tracked was ineffective for marked target\",\n    \"PublicDescription\": \"\"\n  },\n  {\n    \"EventCode\": \"0x4c15c\",\n    \"EventName\": \"PM_MRK_TGT_PREF_TRACK_MOD\",\n    \"BriefDescription\": \"Prefetch tracked was moderate for marked target\",\n    \"PublicDescription\": \"\"\n  },\n  {\n    \"EventCode\": \"0x1c15c\",\n    \"EventName\": \"PM_MRK_TGT_PREF_TRACK_MOD_L2\",\n    \"BriefDescription\": \"Marked target Prefetch Tracked was moderate (source L2)\",\n    \"PublicDescription\": \"\"\n  },\n  {\n    \"EventCode\": \"0x3c15c\",\n    \"EventName\": \"PM_MRK_TGT_PREF_TRACK_MOD_L3\",\n    \"BriefDescription\": \"Prefetch tracked was moderate (L3 hit) for marked target\",\n    \"PublicDescription\": \"\"\n  },\n  {\n    \"EventCode\": \"0x20b0\",\n    \"EventName\": \"PM_NESTED_TEND\",\n    \"BriefDescription\": \"Completion time nested tend\",\n    \"PublicDescription\": \"\"\n  },\n  {\n    \"EventCode\": \"0x20b6\",\n    \"EventName\": \"PM_NON_FAV_TBEGIN\",\n    \"BriefDescription\": \"Dispatch time non favored tbegin\",\n    \"PublicDescription\": \"\"\n  },\n  {\n    \"EventCode\": \"0x2001a\",\n    \"EventName\": \"PM_NTCG_ALL_FIN\",\n    \"BriefDescription\": \"Cycles after all instructions have finished to group completed\",\n    \"PublicDescription\": \"Ccycles after all instructions have finished to group completed\"\n  },\n  {\n    \"EventCode\": \"0x20ac\",\n    \"EventName\": \"PM_OUTER_TBEGIN\",\n    \"BriefDescription\": \"Completion time outer tbegin\",\n    \"PublicDescription\": \"\"\n  },\n  {\n    \"EventCode\": \"0x20ae\",\n    \"EventName\": \"PM_OUTER_TEND\",\n    \"BriefDescription\": \"Completion time outer tend\",\n    \"PublicDescription\": \"\"\n  },\n  {\n    \"EventCode\": \"0x2005a\",\n    \"EventName\": \"PM_PREF_TRACKED\",\n    \"BriefDescription\": \"Total number of Prefetch Operations that were tracked\",\n    \"PublicDescription\": \"\"\n  },\n  {\n    \"EventCode\": \"0x1005a\",\n    \"EventName\": \"PM_PREF_TRACK_EFF\",\n    \"BriefDescription\": \"Prefetch Tracked was effective\",\n    \"PublicDescription\": \"\"\n  },\n  {\n    \"EventCode\": \"0x3005a\",\n    \"EventName\": \"PM_PREF_TRACK_INEFF\",\n    \"BriefDescription\": \"Prefetch tracked was ineffective\",\n    \"PublicDescription\": \"\"\n  },\n  {\n    \"EventCode\": \"0x4005a\",\n    \"EventName\": \"PM_PREF_TRACK_MOD\",\n    \"BriefDescription\": \"Prefetch tracked was moderate\",\n    \"PublicDescription\": \"\"\n  },\n  {\n    \"EventCode\": \"0x1005c\",\n    \"EventName\": \"PM_PREF_TRACK_MOD_L2\",\n    \"BriefDescription\": \"Prefetch Tracked was moderate (source L2)\",\n    \"PublicDescription\": \"\"\n  },\n  {\n    \"EventCode\": \"0x3005c\",\n    \"EventName\": \"PM_PREF_TRACK_MOD_L3\",\n    \"BriefDescription\": \"Prefetch tracked was moderate (L3)\",\n    \"PublicDescription\": \"\"\n  },\n  {\n    \"EventCode\": \"0xe084\",\n    \"EventName\": \"PM_PTE_PREFETCH\",\n    \"BriefDescription\": \"PTE prefetches\",\n    \"PublicDescription\": \"PTE prefetches42\"\n  },\n  {\n    \"EventCode\": \"0x16081\",\n    \"EventName\": \"PM_RC0_ALLOC\",\n    \"BriefDescription\": \"RC mach 0 Busy. Used by PMU to sample ave RC livetime(mach0 used as sample point)\",\n    \"PublicDescription\": \"0.0\"\n  },\n  {\n    \"EventCode\": \"0x16080\",\n    \"EventName\": \"PM_RC0_BUSY\",\n    \"BriefDescription\": \"RC mach 0 Busy. Used by PMU to sample ave RC livetime(mach0 used as sample point)\",\n    \"PublicDescription\": \"\"\n  },\n  {\n    \"EventCode\": \"0x200301ea\",\n    \"EventName\": \"PM_RC_LIFETIME_EXC_1024\",\n    \"BriefDescription\": \"Number of times the RC machine for a sampled instruction was active for more than 1024 cycles\",\n    \"PublicDescription\": \"Reload latency exceeded 1024 cyc\"\n  },\n  {\n    \"EventCode\": \"0x200401ec\",\n    \"EventName\": \"PM_RC_LIFETIME_EXC_2048\",\n    \"BriefDescription\": \"Number of times the RC machine for a sampled instruction was active for more than 2048 cycles\",\n    \"PublicDescription\": \"Threshold counter exceeded a value of 2048\"\n  },\n  {\n    \"EventCode\": \"0x200101e8\",\n    \"EventName\": \"PM_RC_LIFETIME_EXC_256\",\n    \"BriefDescription\": \"Number of times the RC machine for a sampled instruction was active for more than 256 cycles\",\n    \"PublicDescription\": \"Threshold counter exceed a count of 256\"\n  },\n  {\n    \"EventCode\": \"0x200201e6\",\n    \"EventName\": \"PM_RC_LIFETIME_EXC_32\",\n    \"BriefDescription\": \"Number of times the RC machine for a sampled instruction was active for more than 32 cycles\",\n    \"PublicDescription\": \"Reload latency exceeded 32 cyc\"\n  },\n  {\n    \"EventCode\": \"0x36088\",\n    \"EventName\": \"PM_RC_USAGE\",\n    \"BriefDescription\": \"Continuous 16 cycle(2to1) window where this signals rotates thru sampling each L2 RC machine busy. PMU uses this wave to then do 16 cyc count to sample total number of machs running\",\n    \"PublicDescription\": \"\"\n  },\n  {\n    \"EventCode\": \"0x20004\",\n    \"EventName\": \"PM_REAL_SRQ_FULL\",\n    \"BriefDescription\": \"Out of real srq entries\",\n    \"PublicDescription\": \"\"\n  },\n  {\n    \"EventCode\": \"0x2006a\",\n    \"EventName\": \"PM_RUN_CYC_SMT2_SHRD_MODE\",\n    \"BriefDescription\": \"cycles this threads run latch is set and the core is in SMT2 shared mode\",\n    \"PublicDescription\": \"Cycles run latch is set and core is in SMT2-shared mode\"\n  },\n  {\n    \"EventCode\": \"0x1006a\",\n    \"EventName\": \"PM_RUN_CYC_SMT2_SPLIT_MODE\",\n    \"BriefDescription\": \"Cycles run latch is set and core is in SMT2-split mode\",\n    \"PublicDescription\": \"\"\n  },\n  {\n    \"EventCode\": \"0x4006c\",\n    \"EventName\": \"PM_RUN_CYC_SMT8_MODE\",\n    \"BriefDescription\": \"Cycles run latch is set and core is in SMT8 mode\",\n    \"PublicDescription\": \"\"\n  },\n  {\n    \"EventCode\": \"0xf082\",\n    \"EventName\": \"PM_SEC_ERAT_HIT\",\n    \"BriefDescription\": \"secondary ERAT Hit\",\n    \"PublicDescription\": \"secondary ERAT Hit42\"\n  },\n  {\n    \"EventCode\": \"0x508c\",\n    \"EventName\": \"PM_SHL_CREATED\",\n    \"BriefDescription\": \"Store-Hit-Load Table Entry Created\",\n    \"PublicDescription\": \"\"\n  },\n  {\n    \"EventCode\": \"0x508e\",\n    \"EventName\": \"PM_SHL_ST_CONVERT\",\n    \"BriefDescription\": \"Store-Hit-Load Table Read Hit with entry Enabled\",\n    \"PublicDescription\": \"\"\n  },\n  {\n    \"EventCode\": \"0x5090\",\n    \"EventName\": \"PM_SHL_ST_DISABLE\",\n    \"BriefDescription\": \"Store-Hit-Load Table Read Hit with entry Disabled (entry was disabled due to the entry shown to not prevent the flush)\",\n    \"PublicDescription\": \"\"\n  },\n  {\n    \"EventCode\": \"0x26085\",\n    \"EventName\": \"PM_SN0_ALLOC\",\n    \"BriefDescription\": \"SN mach 0 Busy. Used by PMU to sample ave RC livetime(mach0 used as sample point)\",\n    \"PublicDescription\": \"0.0\"\n  },\n  {\n    \"EventCode\": \"0x26084\",\n    \"EventName\": \"PM_SN0_BUSY\",\n    \"BriefDescription\": \"SN mach 0 Busy. Used by PMU to sample ave RC livetime(mach0 used as sample point)\",\n    \"PublicDescription\": \"\"\n  },\n  {\n    \"EventCode\": \"0xd0b2\",\n    \"EventName\": \"PM_SNOOP_TLBIE\",\n    \"BriefDescription\": \"TLBIE snoop\",\n    \"PublicDescription\": \"TLBIE snoopSnoop TLBIE\"\n  },\n  {\n    \"EventCode\": \"0x4608c\",\n    \"EventName\": \"PM_SN_USAGE\",\n    \"BriefDescription\": \"Continuous 16 cycle(2to1) window where this signals rotates thru sampling each L2 SN machine busy. PMU uses this wave to then do 16 cyc count to sample total number of machs running\",\n    \"PublicDescription\": \"\"\n  },\n  {\n    \"EventCode\": \"0x10028\",\n    \"EventName\": \"PM_STALL_END_GCT_EMPTY\",\n    \"BriefDescription\": \"Count ended because GCT went empty\",\n    \"PublicDescription\": \"\"\n  },\n  {\n    \"EventCode\": \"0xc090\",\n    \"EventName\": \"PM_STCX_LSU\",\n    \"BriefDescription\": \"STCX executed reported at sent to nest\",\n    \"PublicDescription\": \"STCX executed reported at sent to nest42\"\n  },\n  {\n    \"EventCode\": \"0x3090\",\n    \"EventName\": \"PM_SWAP_CANCEL\",\n    \"BriefDescription\": \"SWAP cancel , rtag not available\",\n    \"PublicDescription\": \"\"\n  },\n  {\n    \"EventCode\": \"0x3092\",\n    \"EventName\": \"PM_SWAP_CANCEL_GPR\",\n    \"BriefDescription\": \"SWAP cancel , rtag not available for gpr\",\n    \"PublicDescription\": \"\"\n  },\n  {\n    \"EventCode\": \"0x308c\",\n    \"EventName\": \"PM_SWAP_COMPLETE\",\n    \"BriefDescription\": \"swap cast in completed\",\n    \"PublicDescription\": \"\"\n  },\n  {\n    \"EventCode\": \"0x308e\",\n    \"EventName\": \"PM_SWAP_COMPLETE_GPR\",\n    \"BriefDescription\": \"swap cast in completed fpr gpr\",\n    \"PublicDescription\": \"\"\n  },\n  {\n    \"EventCode\": \"0xe086\",\n    \"EventName\": \"PM_TABLEWALK_CYC_PREF\",\n    \"BriefDescription\": \"tablewalk qualified for pte prefetches\",\n    \"PublicDescription\": \"tablewalk qualified for pte prefetches42\"\n  },\n  {\n    \"EventCode\": \"0x20b2\",\n    \"EventName\": \"PM_TABORT_TRECLAIM\",\n    \"BriefDescription\": \"Completion time tabortnoncd, tabortcd, treclaim\",\n    \"PublicDescription\": \"\"\n  },\n  {\n    \"EventCode\": \"0xe0ba\",\n    \"EventName\": \"PM_TEND_PEND_CYC\",\n    \"BriefDescription\": \"TEND latency per thread\",\n    \"PublicDescription\": \"TEND latency per thread42\"\n  },\n  {\n    \"EventCode\": \"0x10012\",\n    \"EventName\": \"PM_THRD_GRP_CMPL_BOTH_CYC\",\n    \"BriefDescription\": \"Cycles group completed on both completion slots by any thread\",\n    \"PublicDescription\": \"Two threads finished same cycle (gated by run latch)\"\n  },\n  {\n    \"EventCode\": \"0x40bc\",\n    \"EventName\": \"PM_THRD_PRIO_0_1_CYC\",\n    \"BriefDescription\": \"Cycles thread running at priority level 0 or 1\",\n    \"PublicDescription\": \"\"\n  },\n  {\n    \"EventCode\": \"0x40be\",\n    \"EventName\": \"PM_THRD_PRIO_2_3_CYC\",\n    \"BriefDescription\": \"Cycles thread running at priority level 2 or 3\",\n    \"PublicDescription\": \"\"\n  },\n  {\n    \"EventCode\": \"0x5080\",\n    \"EventName\": \"PM_THRD_PRIO_4_5_CYC\",\n    \"BriefDescription\": \"Cycles thread running at priority level 4 or 5\",\n    \"PublicDescription\": \"\"\n  },\n  {\n    \"EventCode\": \"0x5082\",\n    \"EventName\": \"PM_THRD_PRIO_6_7_CYC\",\n    \"BriefDescription\": \"Cycles thread running at priority level 6 or 7\",\n    \"PublicDescription\": \"\"\n  },\n  {\n    \"EventCode\": \"0x3098\",\n    \"EventName\": \"PM_THRD_REBAL_CYC\",\n    \"BriefDescription\": \"cycles rebalance was active\",\n    \"PublicDescription\": \"\"\n  },\n  {\n    \"EventCode\": \"0x20b8\",\n    \"EventName\": \"PM_TM_BEGIN_ALL\",\n    \"BriefDescription\": \"Tm any tbegin\",\n    \"PublicDescription\": \"\"\n  },\n  {\n    \"EventCode\": \"0x20ba\",\n    \"EventName\": \"PM_TM_END_ALL\",\n    \"BriefDescription\": \"Tm any tend\",\n    \"PublicDescription\": \"\"\n  },\n  {\n    \"EventCode\": \"0x3086\",\n    \"EventName\": \"PM_TM_FAIL_CONF_NON_TM\",\n    \"BriefDescription\": \"TEXAS fail reason @ completion\",\n    \"PublicDescription\": \"\"\n  },\n  {\n    \"EventCode\": \"0x3088\",\n    \"EventName\": \"PM_TM_FAIL_CON_TM\",\n    \"BriefDescription\": \"TEXAS fail reason @ completion\",\n    \"PublicDescription\": \"\"\n  },\n  {\n    \"EventCode\": \"0xe0b2\",\n    \"EventName\": \"PM_TM_FAIL_DISALLOW\",\n    \"BriefDescription\": \"TM fail disallow\",\n    \"PublicDescription\": \"TM fail disallow42\"\n  },\n  {\n    \"EventCode\": \"0x3084\",\n    \"EventName\": \"PM_TM_FAIL_FOOTPRINT_OVERFLOW\",\n    \"BriefDescription\": \"TEXAS fail reason @ completion\",\n    \"PublicDescription\": \"\"\n  },\n  {\n    \"EventCode\": \"0xe0b8\",\n    \"EventName\": \"PM_TM_FAIL_NON_TX_CONFLICT\",\n    \"BriefDescription\": \"Non transactional conflict from LSU whtver gets repoted to texas\",\n    \"PublicDescription\": \"Non transactional conflict from LSU whtver gets repoted to texas42\"\n  },\n  {\n    \"EventCode\": \"0x308a\",\n    \"EventName\": \"PM_TM_FAIL_SELF\",\n    \"BriefDescription\": \"TEXAS fail reason @ completion\",\n    \"PublicDescription\": \"\"\n  },\n  {\n    \"EventCode\": \"0xe0b4\",\n    \"EventName\": \"PM_TM_FAIL_TLBIE\",\n    \"BriefDescription\": \"TLBIE hit bloom filter\",\n    \"PublicDescription\": \"TLBIE hit bloom filter42\"\n  },\n  {\n    \"EventCode\": \"0xe0b6\",\n    \"EventName\": \"PM_TM_FAIL_TX_CONFLICT\",\n    \"BriefDescription\": \"Transactional conflict from LSU, whatever gets reported to texas\",\n    \"PublicDescription\": \"Transactional conflict from LSU, whatever gets reported to texas 42\"\n  },\n  {\n    \"EventCode\": \"0x20bc\",\n    \"EventName\": \"PM_TM_TBEGIN\",\n    \"BriefDescription\": \"Tm nested tbegin\",\n    \"PublicDescription\": \"\"\n  },\n  {\n    \"EventCode\": \"0x3080\",\n    \"EventName\": \"PM_TM_TRESUME\",\n    \"BriefDescription\": \"Tm resume\",\n    \"PublicDescription\": \"\"\n  },\n  {\n    \"EventCode\": \"0x20be\",\n    \"EventName\": \"PM_TM_TSUSPEND\",\n    \"BriefDescription\": \"Tm suspend\",\n    \"PublicDescription\": \"\"\n  },\n  {\n    \"EventCode\": \"0xe08c\",\n    \"EventName\": \"PM_UP_PREF_L3\",\n    \"BriefDescription\": \"Micropartition prefetch\",\n    \"PublicDescription\": \"Micropartition prefetch42\"\n  },\n  {\n    \"EventCode\": \"0xe08e\",\n    \"EventName\": \"PM_UP_PREF_POINTER\",\n    \"BriefDescription\": \"Micrpartition pointer prefetches\",\n    \"PublicDescription\": \"Micrpartition pointer prefetches42\"\n  },\n  {\n    \"EventCode\": \"0xa0a4\",\n    \"EventName\": \"PM_VSU0_16FLOP\",\n    \"BriefDescription\": \"Sixteen flops operation (SP vector versions of fdiv,fsqrt)\",\n    \"PublicDescription\": \"\"\n  },\n  {\n    \"EventCode\": \"0xa080\",\n    \"EventName\": \"PM_VSU0_1FLOP\",\n    \"BriefDescription\": \"one flop (fadd, fmul, fsub, fcmp, fsel, fabs, fnabs, fres, fsqrte, fneg) operation finished\",\n    \"PublicDescription\": \"one flop (fadd, fmul, fsub, fcmp, fsel, fabs, fnabs, fres, fsqrte, fneg) operation finishedDecode into 1,2,4 FLOP according to instr IOP, multiplied by #vector elements according to route( eg x1, x2, x4) Only if instr sends finish to ISU\"\n  },\n  {\n    \"EventCode\": \"0xa098\",\n    \"EventName\": \"PM_VSU0_2FLOP\",\n    \"BriefDescription\": \"two flops operation (scalar fmadd, fnmadd, fmsub, fnmsub and DP vector versions of single flop instructions)\",\n    \"PublicDescription\": \"\"\n  },\n  {\n    \"EventCode\": \"0xa09c\",\n    \"EventName\": \"PM_VSU0_4FLOP\",\n    \"BriefDescription\": \"four flops operation (scalar fdiv, fsqrt, DP vector version of fmadd, fnmadd, fmsub, fnmsub, SP vector versions of single flop instructions)\",\n    \"PublicDescription\": \"\"\n  },\n  {\n    \"EventCode\": \"0xa0a0\",\n    \"EventName\": \"PM_VSU0_8FLOP\",\n    \"BriefDescription\": \"eight flops operation (DP vector versions of fdiv,fsqrt and SP vector versions of fmadd,fnmadd,fmsub,fnmsub)\",\n    \"PublicDescription\": \"\"\n  },\n  {\n    \"EventCode\": \"0xb0a4\",\n    \"EventName\": \"PM_VSU0_COMPLEX_ISSUED\",\n    \"BriefDescription\": \"Complex VMX instruction issued\",\n    \"PublicDescription\": \"\"\n  },\n  {\n    \"EventCode\": \"0xb0b4\",\n    \"EventName\": \"PM_VSU0_CY_ISSUED\",\n    \"BriefDescription\": \"Cryptographic instruction RFC02196 Issued\",\n    \"PublicDescription\": \"\"\n  },\n  {\n    \"EventCode\": \"0xb0a8\",\n    \"EventName\": \"PM_VSU0_DD_ISSUED\",\n    \"BriefDescription\": \"64BIT Decimal Issued\",\n    \"PublicDescription\": \"\"\n  },\n  {\n    \"EventCode\": \"0xa08c\",\n    \"EventName\": \"PM_VSU0_DP_2FLOP\",\n    \"BriefDescription\": \"DP vector version of fmul, fsub, fcmp, fsel, fabs, fnabs, fres ,fsqrte, fneg\",\n    \"PublicDescription\": \"\"\n  },\n  {\n    \"EventCode\": \"0xa090\",\n    \"EventName\": \"PM_VSU0_DP_FMA\",\n    \"BriefDescription\": \"DP vector version of fmadd,fnmadd,fmsub,fnmsub\",\n    \"PublicDescription\": \"\"\n  },\n  {\n    \"EventCode\": \"0xa094\",\n    \"EventName\": \"PM_VSU0_DP_FSQRT_FDIV\",\n    \"BriefDescription\": \"DP vector versions of fdiv,fsqrt\",\n    \"PublicDescription\": \"\"\n  },\n  {\n    \"EventCode\": \"0xb0ac\",\n    \"EventName\": \"PM_VSU0_DQ_ISSUED\",\n    \"BriefDescription\": \"128BIT Decimal Issued\",\n    \"PublicDescription\": \"\"\n  },\n  {\n    \"EventCode\": \"0xb0b0\",\n    \"EventName\": \"PM_VSU0_EX_ISSUED\",\n    \"BriefDescription\": \"Direct move 32/64b VRFtoGPR RFC02206 Issued\",\n    \"PublicDescription\": \"\"\n  },\n  {\n    \"EventCode\": \"0xa0bc\",\n    \"EventName\": \"PM_VSU0_FIN\",\n    \"BriefDescription\": \"VSU0 Finished an instruction\",\n    \"PublicDescription\": \"\"\n  },\n  {\n    \"EventCode\": \"0xa084\",\n    \"EventName\": \"PM_VSU0_FMA\",\n    \"BriefDescription\": \"two flops operation (fmadd, fnmadd, fmsub, fnmsub) Scalar instructions only!\",\n    \"PublicDescription\": \"\"\n  },\n  {\n    \"EventCode\": \"0xb098\",\n    \"EventName\": \"PM_VSU0_FPSCR\",\n    \"BriefDescription\": \"Move to/from FPSCR type instruction issued on Pipe 0\",\n    \"PublicDescription\": \"\"\n  },\n  {\n    \"EventCode\": \"0xa088\",\n    \"EventName\": \"PM_VSU0_FSQRT_FDIV\",\n    \"BriefDescription\": \"four flops operation (fdiv,fsqrt) Scalar Instructions only!\",\n    \"PublicDescription\": \"\"\n  },\n  {\n    \"EventCode\": \"0xb090\",\n    \"EventName\": \"PM_VSU0_PERMUTE_ISSUED\",\n    \"BriefDescription\": \"Permute VMX Instruction Issued\",\n    \"PublicDescription\": \"\"\n  },\n  {\n    \"EventCode\": \"0xb088\",\n    \"EventName\": \"PM_VSU0_SCALAR_DP_ISSUED\",\n    \"BriefDescription\": \"Double Precision scalar instruction issued on Pipe0\",\n    \"PublicDescription\": \"\"\n  },\n  {\n    \"EventCode\": \"0xb094\",\n    \"EventName\": \"PM_VSU0_SIMPLE_ISSUED\",\n    \"BriefDescription\": \"Simple VMX instruction issued\",\n    \"PublicDescription\": \"\"\n  },\n  {\n    \"EventCode\": \"0xa0a8\",\n    \"EventName\": \"PM_VSU0_SINGLE\",\n    \"BriefDescription\": \"FPU single precision\",\n    \"PublicDescription\": \"\"\n  },\n  {\n    \"EventCode\": \"0xb09c\",\n    \"EventName\": \"PM_VSU0_SQ\",\n    \"BriefDescription\": \"Store Vector Issued\",\n    \"PublicDescription\": \"\"\n  },\n  {\n    \"EventCode\": \"0xb08c\",\n    \"EventName\": \"PM_VSU0_STF\",\n    \"BriefDescription\": \"FPU store (SP or DP) issued on Pipe0\",\n    \"PublicDescription\": \"\"\n  },\n  {\n    \"EventCode\": \"0xb080\",\n    \"EventName\": \"PM_VSU0_VECTOR_DP_ISSUED\",\n    \"BriefDescription\": \"Double Precision vector instruction issued on Pipe0\",\n    \"PublicDescription\": \"\"\n  },\n  {\n    \"EventCode\": \"0xb084\",\n    \"EventName\": \"PM_VSU0_VECTOR_SP_ISSUED\",\n    \"BriefDescription\": \"Single Precision vector instruction issued (executed)\",\n    \"PublicDescription\": \"\"\n  },\n  {\n    \"EventCode\": \"0xa0a6\",\n    \"EventName\": \"PM_VSU1_16FLOP\",\n    \"BriefDescription\": \"Sixteen flops operation (SP vector versions of fdiv,fsqrt)\",\n    \"PublicDescription\": \"\"\n  },\n  {\n    \"EventCode\": \"0xa082\",\n    \"EventName\": \"PM_VSU1_1FLOP\",\n    \"BriefDescription\": \"one flop (fadd, fmul, fsub, fcmp, fsel, fabs, fnabs, fres, fsqrte, fneg) operation finished\",\n    \"PublicDescription\": \"\"\n  },\n  {\n    \"EventCode\": \"0xa09a\",\n    \"EventName\": \"PM_VSU1_2FLOP\",\n    \"BriefDescription\": \"two flops operation (scalar fmadd, fnmadd, fmsub, fnmsub and DP vector versions of single flop instructions)\",\n    \"PublicDescription\": \"\"\n  },\n  {\n    \"EventCode\": \"0xa09e\",\n    \"EventName\": \"PM_VSU1_4FLOP\",\n    \"BriefDescription\": \"four flops operation (scalar fdiv, fsqrt, DP vector version of fmadd, fnmadd, fmsub, fnmsub, SP vector versions of single flop instructions)\",\n    \"PublicDescription\": \"\"\n  },\n  {\n    \"EventCode\": \"0xa0a2\",\n    \"EventName\": \"PM_VSU1_8FLOP\",\n    \"BriefDescription\": \"eight flops operation (DP vector versions of fdiv,fsqrt and SP vector versions of fmadd,fnmadd,fmsub,fnmsub)\",\n    \"PublicDescription\": \"\"\n  },\n  {\n    \"EventCode\": \"0xb0a6\",\n    \"EventName\": \"PM_VSU1_COMPLEX_ISSUED\",\n    \"BriefDescription\": \"Complex VMX instruction issued\",\n    \"PublicDescription\": \"\"\n  },\n  {\n    \"EventCode\": \"0xb0b6\",\n    \"EventName\": \"PM_VSU1_CY_ISSUED\",\n    \"BriefDescription\": \"Cryptographic instruction RFC02196 Issued\",\n    \"PublicDescription\": \"\"\n  },\n  {\n    \"EventCode\": \"0xb0aa\",\n    \"EventName\": \"PM_VSU1_DD_ISSUED\",\n    \"BriefDescription\": \"64BIT Decimal Issued\",\n    \"PublicDescription\": \"\"\n  },\n  {\n    \"EventCode\": \"0xa08e\",\n    \"EventName\": \"PM_VSU1_DP_2FLOP\",\n    \"BriefDescription\": \"DP vector version of fmul, fsub, fcmp, fsel, fabs, fnabs, fres ,fsqrte, fneg\",\n    \"PublicDescription\": \"\"\n  },\n  {\n    \"EventCode\": \"0xa092\",\n    \"EventName\": \"PM_VSU1_DP_FMA\",\n    \"BriefDescription\": \"DP vector version of fmadd,fnmadd,fmsub,fnmsub\",\n    \"PublicDescription\": \"\"\n  },\n  {\n    \"EventCode\": \"0xa096\",\n    \"EventName\": \"PM_VSU1_DP_FSQRT_FDIV\",\n    \"BriefDescription\": \"DP vector versions of fdiv,fsqrt\",\n    \"PublicDescription\": \"\"\n  },\n  {\n    \"EventCode\": \"0xb0ae\",\n    \"EventName\": \"PM_VSU1_DQ_ISSUED\",\n    \"BriefDescription\": \"128BIT Decimal Issued\",\n    \"PublicDescription\": \"\"\n  },\n  {\n    \"EventCode\": \"0xb0b2\",\n    \"EventName\": \"PM_VSU1_EX_ISSUED\",\n    \"BriefDescription\": \"Direct move 32/64b VRFtoGPR RFC02206 Issued\",\n    \"PublicDescription\": \"\"\n  },\n  {\n    \"EventCode\": \"0xa0be\",\n    \"EventName\": \"PM_VSU1_FIN\",\n    \"BriefDescription\": \"VSU1 Finished an instruction\",\n    \"PublicDescription\": \"\"\n  },\n  {\n    \"EventCode\": \"0xa086\",\n    \"EventName\": \"PM_VSU1_FMA\",\n    \"BriefDescription\": \"two flops operation (fmadd, fnmadd, fmsub, fnmsub) Scalar instructions only!\",\n    \"PublicDescription\": \"\"\n  },\n  {\n    \"EventCode\": \"0xb09a\",\n    \"EventName\": \"PM_VSU1_FPSCR\",\n    \"BriefDescription\": \"Move to/from FPSCR type instruction issued on Pipe 0\",\n    \"PublicDescription\": \"\"\n  },\n  {\n    \"EventCode\": \"0xa08a\",\n    \"EventName\": \"PM_VSU1_FSQRT_FDIV\",\n    \"BriefDescription\": \"four flops operation (fdiv,fsqrt) Scalar Instructions only!\",\n    \"PublicDescription\": \"\"\n  },\n  {\n    \"EventCode\": \"0xb092\",\n    \"EventName\": \"PM_VSU1_PERMUTE_ISSUED\",\n    \"BriefDescription\": \"Permute VMX Instruction Issued\",\n    \"PublicDescription\": \"\"\n  },\n  {\n    \"EventCode\": \"0xb08a\",\n    \"EventName\": \"PM_VSU1_SCALAR_DP_ISSUED\",\n    \"BriefDescription\": \"Double Precision scalar instruction issued on Pipe1\",\n    \"PublicDescription\": \"\"\n  },\n  {\n    \"EventCode\": \"0xb096\",\n    \"EventName\": \"PM_VSU1_SIMPLE_ISSUED\",\n    \"BriefDescription\": \"Simple VMX instruction issued\",\n    \"PublicDescription\": \"\"\n  },\n  {\n    \"EventCode\": \"0xa0aa\",\n    \"EventName\": \"PM_VSU1_SINGLE\",\n    \"BriefDescription\": \"FPU single precision\",\n    \"PublicDescription\": \"\"\n  },\n  {\n    \"EventCode\": \"0xb09e\",\n    \"EventName\": \"PM_VSU1_SQ\",\n    \"BriefDescription\": \"Store Vector Issued\",\n    \"PublicDescription\": \"\"\n  },\n  {\n    \"EventCode\": \"0xb08e\",\n    \"EventName\": \"PM_VSU1_STF\",\n    \"BriefDescription\": \"FPU store (SP or DP) issued on Pipe1\",\n    \"PublicDescription\": \"\"\n  },\n  {\n    \"EventCode\": \"0xb082\",\n    \"EventName\": \"PM_VSU1_VECTOR_DP_ISSUED\",\n    \"BriefDescription\": \"Double Precision vector instruction issued on Pipe1\",\n    \"PublicDescription\": \"\"\n  },\n  {\n    \"EventCode\": \"0xb086\",\n    \"EventName\": \"PM_VSU1_VECTOR_SP_ISSUED\",\n    \"BriefDescription\": \"Single Precision vector instruction issued (executed)\",\n    \"PublicDescription\": \"\"\n  }\n]\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}