Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Tue Feb 18 17:07:28 2025
| Host         : DESKTOP-P2N9ID2 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file SegmentDriver_timing_summary_routed.rpt -pb SegmentDriver_timing_summary_routed.pb -rpx SegmentDriver_timing_summary_routed.rpx -warn_on_violation
| Design       : SegmentDriver
| Device       : 7a35ti-cpg236
| Speed File   : -1L  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                    7          inf        0.000                      0                    7           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             7 Endpoints
Min Delay             7 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            a_to_g[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.792ns  (logic 5.340ns (49.480%)  route 5.452ns (50.520%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  sw_IBUF[0]_inst/O
                         net (fo=7, routed)           3.433     4.886    D1/sw_IBUF[0]
    SLICE_X65Y16         LUT4 (Prop_lut4_I2_O)        0.150     5.036 r  D1/a_to_g_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           2.019     7.055    a_to_g_OBUF[5]
    W6                   OBUF (Prop_obuf_I_O)         3.737    10.792 r  a_to_g_OBUF[5]_inst/O
                         net (fo=0)                   0.000    10.792    a_to_g[5]
    W6                                                                r  a_to_g[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            a_to_g[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.751ns  (logic 5.088ns (47.323%)  route 5.663ns (52.677%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  sw_IBUF[0]_inst/O
                         net (fo=7, routed)           3.658     5.111    D1/sw_IBUF[0]
    SLICE_X65Y16         LUT4 (Prop_lut4_I2_O)        0.124     5.235 r  D1/a_to_g_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.005     7.240    a_to_g_OBUF[6]
    W7                   OBUF (Prop_obuf_I_O)         3.511    10.751 r  a_to_g_OBUF[6]_inst/O
                         net (fo=0)                   0.000    10.751    a_to_g[6]
    W7                                                                r  a_to_g[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            a_to_g[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.493ns  (logic 5.340ns (50.897%)  route 5.152ns (49.103%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  sw_IBUF[0]_inst/O
                         net (fo=7, routed)           3.435     4.888    D1/sw_IBUF[0]
    SLICE_X65Y16         LUT4 (Prop_lut4_I2_O)        0.150     5.038 r  D1/a_to_g_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.717     6.755    a_to_g_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         3.738    10.493 r  a_to_g_OBUF[3]_inst/O
                         net (fo=0)                   0.000    10.493    a_to_g[3]
    V8                                                                r  a_to_g[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[1]
                            (input port)
  Destination:            a_to_g[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.469ns  (logic 5.347ns (51.072%)  route 5.122ns (48.928%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  sw[1] (IN)
                         net (fo=0)                   0.000     0.000    sw[1]
    V16                  IBUF (Prop_ibuf_I_O)         1.461     1.461 r  sw_IBUF[1]_inst/O
                         net (fo=7, routed)           3.310     4.772    D1/sw_IBUF[1]
    SLICE_X63Y13         LUT4 (Prop_lut4_I3_O)        0.152     4.924 r  D1/a_to_g_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.812     6.736    a_to_g_OBUF[0]
    U7                   OBUF (Prop_obuf_I_O)         3.733    10.469 r  a_to_g_OBUF[0]_inst/O
                         net (fo=0)                   0.000    10.469    a_to_g[0]
    U7                                                                r  a_to_g[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            a_to_g[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.339ns  (logic 5.097ns (49.298%)  route 5.242ns (50.702%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  sw_IBUF[0]_inst/O
                         net (fo=7, routed)           3.435     4.888    D1/sw_IBUF[0]
    SLICE_X65Y16         LUT4 (Prop_lut4_I3_O)        0.124     5.012 r  D1/a_to_g_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.807     6.819    a_to_g_OBUF[2]
    U5                   OBUF (Prop_obuf_I_O)         3.520    10.339 r  a_to_g_OBUF[2]_inst/O
                         net (fo=0)                   0.000    10.339    a_to_g[2]
    U5                                                                r  a_to_g[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            a_to_g[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.266ns  (logic 5.112ns (49.793%)  route 5.154ns (50.207%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  sw_IBUF[0]_inst/O
                         net (fo=7, routed)           3.433     4.886    D1/sw_IBUF[0]
    SLICE_X65Y16         LUT4 (Prop_lut4_I1_O)        0.124     5.010 r  D1/a_to_g_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           1.721     6.731    a_to_g_OBUF[4]
    U8                   OBUF (Prop_obuf_I_O)         3.535    10.266 r  a_to_g_OBUF[4]_inst/O
                         net (fo=0)                   0.000    10.266    a_to_g[4]
    U8                                                                r  a_to_g[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[1]
                            (input port)
  Destination:            a_to_g[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.125ns  (logic 5.090ns (50.267%)  route 5.036ns (49.733%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  sw[1] (IN)
                         net (fo=0)                   0.000     0.000    sw[1]
    V16                  IBUF (Prop_ibuf_I_O)         1.461     1.461 r  sw_IBUF[1]_inst/O
                         net (fo=7, routed)           3.310     4.772    D1/sw_IBUF[1]
    SLICE_X63Y13         LUT4 (Prop_lut4_I3_O)        0.124     4.896 r  D1/a_to_g_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.726     6.621    a_to_g_OBUF[1]
    V5                   OBUF (Prop_obuf_I_O)         3.504    10.125 r  a_to_g_OBUF[1]_inst/O
                         net (fo=0)                   0.000    10.125    a_to_g[1]
    V5                                                                r  a_to_g[1] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            a_to_g[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.153ns  (logic 1.472ns (46.673%)  route 1.681ns (53.327%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  sw_IBUF[0]_inst/O
                         net (fo=7, routed)           1.315     1.536    D1/sw_IBUF[0]
    SLICE_X63Y13         LUT4 (Prop_lut4_I2_O)        0.045     1.581 r  D1/a_to_g_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.367     1.947    a_to_g_OBUF[1]
    V5                   OBUF (Prop_obuf_I_O)         1.206     3.153 r  a_to_g_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.153    a_to_g[1]
    V5                                                                r  a_to_g[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            a_to_g[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.257ns  (logic 1.563ns (47.996%)  route 1.694ns (52.004%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  sw_IBUF[0]_inst/O
                         net (fo=7, routed)           1.315     1.536    D1/sw_IBUF[0]
    SLICE_X63Y13         LUT4 (Prop_lut4_I1_O)        0.048     1.584 r  D1/a_to_g_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.379     1.963    a_to_g_OBUF[0]
    U7                   OBUF (Prop_obuf_I_O)         1.294     3.257 r  a_to_g_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.257    a_to_g[0]
    U7                                                                r  a_to_g[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[2]
                            (input port)
  Destination:            a_to_g[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.270ns  (logic 1.513ns (46.269%)  route 1.757ns (53.731%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W16                                               0.000     0.000 r  sw[2] (IN)
                         net (fo=0)                   0.000     0.000    sw[2]
    W16                  IBUF (Prop_ibuf_I_O)         0.232     0.232 r  sw_IBUF[2]_inst/O
                         net (fo=7, routed)           1.394     1.626    D1/sw_IBUF[2]
    SLICE_X65Y16         LUT4 (Prop_lut4_I3_O)        0.045     1.671 r  D1/a_to_g_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.363     2.034    a_to_g_OBUF[4]
    U8                   OBUF (Prop_obuf_I_O)         1.236     3.270 r  a_to_g_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.270    a_to_g[4]
    U8                                                                r  a_to_g[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[2]
                            (input port)
  Destination:            a_to_g[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.282ns  (logic 1.498ns (45.634%)  route 1.784ns (54.366%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W16                                               0.000     0.000 r  sw[2] (IN)
                         net (fo=0)                   0.000     0.000    sw[2]
    W16                  IBUF (Prop_ibuf_I_O)         0.232     0.232 r  sw_IBUF[2]_inst/O
                         net (fo=7, routed)           1.393     1.625    D1/sw_IBUF[2]
    SLICE_X65Y16         LUT4 (Prop_lut4_I2_O)        0.045     1.670 r  D1/a_to_g_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.392     2.061    a_to_g_OBUF[2]
    U5                   OBUF (Prop_obuf_I_O)         1.221     3.282 r  a_to_g_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.282    a_to_g[2]
    U5                                                                r  a_to_g[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[2]
                            (input port)
  Destination:            a_to_g[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.333ns  (logic 1.578ns (47.353%)  route 1.755ns (52.647%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W16                                               0.000     0.000 r  sw[2] (IN)
                         net (fo=0)                   0.000     0.000    sw[2]
    W16                  IBUF (Prop_ibuf_I_O)         0.232     0.232 r  sw_IBUF[2]_inst/O
                         net (fo=7, routed)           1.393     1.625    D1/sw_IBUF[2]
    SLICE_X65Y16         LUT4 (Prop_lut4_I1_O)        0.048     1.673 r  D1/a_to_g_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.362     2.034    a_to_g_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         1.298     3.333 r  a_to_g_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.333    a_to_g[3]
    V8                                                                r  a_to_g[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[2]
                            (input port)
  Destination:            a_to_g[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.436ns  (logic 1.578ns (45.916%)  route 1.859ns (54.084%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W16                                               0.000     0.000 r  sw[2] (IN)
                         net (fo=0)                   0.000     0.000    sw[2]
    W16                  IBUF (Prop_ibuf_I_O)         0.232     0.232 r  sw_IBUF[2]_inst/O
                         net (fo=7, routed)           1.394     1.626    D1/sw_IBUF[2]
    SLICE_X65Y16         LUT4 (Prop_lut4_I1_O)        0.049     1.675 r  D1/a_to_g_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           0.465     2.139    a_to_g_OBUF[5]
    W6                   OBUF (Prop_obuf_I_O)         1.297     3.436 r  a_to_g_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.436    a_to_g[5]
    W6                                                                r  a_to_g[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[1]
                            (input port)
  Destination:            a_to_g[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.449ns  (logic 1.486ns (43.093%)  route 1.963ns (56.907%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  sw[1] (IN)
                         net (fo=0)                   0.000     0.000    sw[1]
    V16                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  sw_IBUF[1]_inst/O
                         net (fo=7, routed)           1.486     1.715    D1/sw_IBUF[1]
    SLICE_X65Y16         LUT4 (Prop_lut4_I3_O)        0.045     1.760 r  D1/a_to_g_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           0.477     2.237    a_to_g_OBUF[6]
    W7                   OBUF (Prop_obuf_I_O)         1.212     3.449 r  a_to_g_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.449    a_to_g[6]
    W7                                                                r  a_to_g[6] (OUT)
  -------------------------------------------------------------------    -------------------





