{
  "schema": "xilinx.com:schema:json_instance:1.0",
  "ip_inst": {
    "xci_name": "UART_IP_0",
    "component_reference": "xilinx.com:user:UART_IP:1.0",
    "ip_revision": "2",
    "gen_directory": "../../../../Cardia.gen/sources_1/ip/UART_IP_0",
    "parameters": {
      "component_parameters": {
        "CLK_FREQ": [ { "value": "125000000", "resolve_type": "user", "format": "long", "usage": "all" } ],
        "BAUD": [ { "value": "115200", "resolve_type": "user", "format": "long", "usage": "all" } ],
        "Component_Name": [ { "value": "UART_IP_0", "resolve_type": "user", "usage": "all" } ]
      },
      "model_parameters": {
        "CLK_FREQ": [ { "value": "125000000", "resolve_type": "generated", "format": "long", "usage": "all" } ],
        "BAUD": [ { "value": "115200", "resolve_type": "generated", "format": "long", "usage": "all" } ]
      },
      "project_parameters": {
        "ARCHITECTURE": [ { "value": "zynq" } ],
        "BASE_BOARD_PART": [ { "value": "digilentinc.com:zybo-z7-10:part0:1.2" } ],
        "BOARD_CONNECTIONS": [ { "value": "" } ],
        "DEVICE": [ { "value": "xc7z010" } ],
        "PACKAGE": [ { "value": "clg400" } ],
        "PREFHDL": [ { "value": "VERILOG" } ],
        "SILICON_REVISION": [ { "value": "" } ],
        "SIMULATOR_LANGUAGE": [ { "value": "MIXED" } ],
        "SPEEDGRADE": [ { "value": "-1" } ],
        "STATIC_POWER": [ { "value": "" } ],
        "TEMPERATURE_GRADE": [ { "value": "" } ]
      },
      "runtime_parameters": {
        "IPCONTEXT": [ { "value": "IP_Flow" } ],
        "IPREVISION": [ { "value": "2" } ],
        "MANAGED": [ { "value": "TRUE" } ],
        "OUTPUTDIR": [ { "value": "../../../../Cardia.gen/sources_1/ip/UART_IP_0" } ],
        "SELECTEDSIMMODEL": [ { "value": "" } ],
        "SHAREDDIR": [ { "value": "." } ],
        "SWVERSION": [ { "value": "2023.2" } ],
        "SYNTHESISFLOW": [ { "value": "OUT_OF_CONTEXT" } ]
      }
    },
    "boundary": {
      "ports": {
        "sys_clk": [ { "direction": "in" } ],
        "TX": [ { "direction": "out" } ],
        "RX": [ { "direction": "in" } ],
        "TxD_par": [ { "direction": "out", "size_left": "7", "size_right": "0" } ],
        "TxD_ready": [ { "direction": "out" } ],
        "RxD_par": [ { "direction": "in", "size_left": "7", "size_right": "0" } ],
        "RxD_start": [ { "direction": "in" } ]
      },
      "interfaces": {
        "sys_clk": {
          "vlnv": "xilinx.com:signal:clock:1.0",
          "abstraction_type": "xilinx.com:signal:clock_rtl:1.0",
          "mode": "slave",
          "parameters": {
            "FREQ_HZ": [ { "value": "CLK_FREQ", "value_src": "constant", "usage": "all" } ],
            "FREQ_TOLERANCE_HZ": [ { "value": "0", "resolve_type": "generated", "format": "long", "is_ips_inferred": true, "is_static_object": false } ],
            "PHASE": [ { "value": "0.0", "resolve_type": "generated", "format": "float", "is_ips_inferred": true, "is_static_object": false } ],
            "CLK_DOMAIN": [ { "value": "", "resolve_type": "generated", "is_ips_inferred": true, "is_static_object": false } ],
            "ASSOCIATED_BUSIF": [ { "value": "", "resolve_type": "generated", "is_ips_inferred": true, "is_static_object": false } ],
            "ASSOCIATED_PORT": [ { "value": "", "resolve_type": "generated", "is_ips_inferred": true, "is_static_object": false } ],
            "ASSOCIATED_RESET": [ { "value": "", "resolve_type": "generated", "is_ips_inferred": true, "is_static_object": false } ],
            "INSERT_VIP": [ { "value": "0", "resolve_type": "user", "format": "long", "usage": "simulation.rtl", "is_ips_inferred": true, "is_static_object": false } ]
          },
          "port_maps": {
            "CLK": [ { "physical_name": "sys_clk" } ]
          }
        }
      }
    }
  }
}