
Bai5_UART.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000077d0  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000302c  08007960  08007960  00017960  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800a98c  0800a98c  00020414  2**0
                  CONTENTS
  4 .ARM          00000008  0800a98c  0800a98c  0001a98c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800a994  0800a994  00020414  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800a994  0800a994  0001a994  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800a998  0800a998  0001a998  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000414  20000000  0800a99c  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  00020414  2**0
                  CONTENTS
 10 .bss          00000b24  20000414  20000414  00020414  2**2
                  ALLOC
 11 ._user_heap_stack 00000600  20000f38  20000f38  00020414  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  00020414  2**0
                  CONTENTS, READONLY
 13 .debug_info   0001c6b7  00000000  00000000  00020444  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00003d2e  00000000  00000000  0003cafb  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00001550  00000000  00000000  00040830  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_ranges 000013f0  00000000  00000000  00041d80  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00024625  00000000  00000000  00043170  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0001c210  00000000  00000000  00067795  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000d3674  00000000  00000000  000839a5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000053  00000000  00000000  00157019  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00005ba4  00000000  00000000  0015706c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000414 	.word	0x20000414
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08007948 	.word	0x08007948

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000418 	.word	0x20000418
 80001cc:	08007948 	.word	0x08007948

080001d0 <strlen>:
 80001d0:	4603      	mov	r3, r0
 80001d2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001d6:	2a00      	cmp	r2, #0
 80001d8:	d1fb      	bne.n	80001d2 <strlen+0x2>
 80001da:	1a18      	subs	r0, r3, r0
 80001dc:	3801      	subs	r0, #1
 80001de:	4770      	bx	lr

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <__aeabi_uldivmod>:
 8000280:	b953      	cbnz	r3, 8000298 <__aeabi_uldivmod+0x18>
 8000282:	b94a      	cbnz	r2, 8000298 <__aeabi_uldivmod+0x18>
 8000284:	2900      	cmp	r1, #0
 8000286:	bf08      	it	eq
 8000288:	2800      	cmpeq	r0, #0
 800028a:	bf1c      	itt	ne
 800028c:	f04f 31ff 	movne.w	r1, #4294967295
 8000290:	f04f 30ff 	movne.w	r0, #4294967295
 8000294:	f000 b96e 	b.w	8000574 <__aeabi_idiv0>
 8000298:	f1ad 0c08 	sub.w	ip, sp, #8
 800029c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002a0:	f000 f806 	bl	80002b0 <__udivmoddi4>
 80002a4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002a8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002ac:	b004      	add	sp, #16
 80002ae:	4770      	bx	lr

080002b0 <__udivmoddi4>:
 80002b0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002b4:	9d08      	ldr	r5, [sp, #32]
 80002b6:	4604      	mov	r4, r0
 80002b8:	468c      	mov	ip, r1
 80002ba:	2b00      	cmp	r3, #0
 80002bc:	f040 8083 	bne.w	80003c6 <__udivmoddi4+0x116>
 80002c0:	428a      	cmp	r2, r1
 80002c2:	4617      	mov	r7, r2
 80002c4:	d947      	bls.n	8000356 <__udivmoddi4+0xa6>
 80002c6:	fab2 f282 	clz	r2, r2
 80002ca:	b142      	cbz	r2, 80002de <__udivmoddi4+0x2e>
 80002cc:	f1c2 0020 	rsb	r0, r2, #32
 80002d0:	fa24 f000 	lsr.w	r0, r4, r0
 80002d4:	4091      	lsls	r1, r2
 80002d6:	4097      	lsls	r7, r2
 80002d8:	ea40 0c01 	orr.w	ip, r0, r1
 80002dc:	4094      	lsls	r4, r2
 80002de:	ea4f 4817 	mov.w	r8, r7, lsr #16
 80002e2:	0c23      	lsrs	r3, r4, #16
 80002e4:	fbbc f6f8 	udiv	r6, ip, r8
 80002e8:	fa1f fe87 	uxth.w	lr, r7
 80002ec:	fb08 c116 	mls	r1, r8, r6, ip
 80002f0:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 80002f4:	fb06 f10e 	mul.w	r1, r6, lr
 80002f8:	4299      	cmp	r1, r3
 80002fa:	d909      	bls.n	8000310 <__udivmoddi4+0x60>
 80002fc:	18fb      	adds	r3, r7, r3
 80002fe:	f106 30ff 	add.w	r0, r6, #4294967295
 8000302:	f080 8119 	bcs.w	8000538 <__udivmoddi4+0x288>
 8000306:	4299      	cmp	r1, r3
 8000308:	f240 8116 	bls.w	8000538 <__udivmoddi4+0x288>
 800030c:	3e02      	subs	r6, #2
 800030e:	443b      	add	r3, r7
 8000310:	1a5b      	subs	r3, r3, r1
 8000312:	b2a4      	uxth	r4, r4
 8000314:	fbb3 f0f8 	udiv	r0, r3, r8
 8000318:	fb08 3310 	mls	r3, r8, r0, r3
 800031c:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000320:	fb00 fe0e 	mul.w	lr, r0, lr
 8000324:	45a6      	cmp	lr, r4
 8000326:	d909      	bls.n	800033c <__udivmoddi4+0x8c>
 8000328:	193c      	adds	r4, r7, r4
 800032a:	f100 33ff 	add.w	r3, r0, #4294967295
 800032e:	f080 8105 	bcs.w	800053c <__udivmoddi4+0x28c>
 8000332:	45a6      	cmp	lr, r4
 8000334:	f240 8102 	bls.w	800053c <__udivmoddi4+0x28c>
 8000338:	3802      	subs	r0, #2
 800033a:	443c      	add	r4, r7
 800033c:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000340:	eba4 040e 	sub.w	r4, r4, lr
 8000344:	2600      	movs	r6, #0
 8000346:	b11d      	cbz	r5, 8000350 <__udivmoddi4+0xa0>
 8000348:	40d4      	lsrs	r4, r2
 800034a:	2300      	movs	r3, #0
 800034c:	e9c5 4300 	strd	r4, r3, [r5]
 8000350:	4631      	mov	r1, r6
 8000352:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000356:	b902      	cbnz	r2, 800035a <__udivmoddi4+0xaa>
 8000358:	deff      	udf	#255	; 0xff
 800035a:	fab2 f282 	clz	r2, r2
 800035e:	2a00      	cmp	r2, #0
 8000360:	d150      	bne.n	8000404 <__udivmoddi4+0x154>
 8000362:	1bcb      	subs	r3, r1, r7
 8000364:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000368:	fa1f f887 	uxth.w	r8, r7
 800036c:	2601      	movs	r6, #1
 800036e:	fbb3 fcfe 	udiv	ip, r3, lr
 8000372:	0c21      	lsrs	r1, r4, #16
 8000374:	fb0e 331c 	mls	r3, lr, ip, r3
 8000378:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800037c:	fb08 f30c 	mul.w	r3, r8, ip
 8000380:	428b      	cmp	r3, r1
 8000382:	d907      	bls.n	8000394 <__udivmoddi4+0xe4>
 8000384:	1879      	adds	r1, r7, r1
 8000386:	f10c 30ff 	add.w	r0, ip, #4294967295
 800038a:	d202      	bcs.n	8000392 <__udivmoddi4+0xe2>
 800038c:	428b      	cmp	r3, r1
 800038e:	f200 80e9 	bhi.w	8000564 <__udivmoddi4+0x2b4>
 8000392:	4684      	mov	ip, r0
 8000394:	1ac9      	subs	r1, r1, r3
 8000396:	b2a3      	uxth	r3, r4
 8000398:	fbb1 f0fe 	udiv	r0, r1, lr
 800039c:	fb0e 1110 	mls	r1, lr, r0, r1
 80003a0:	ea43 4401 	orr.w	r4, r3, r1, lsl #16
 80003a4:	fb08 f800 	mul.w	r8, r8, r0
 80003a8:	45a0      	cmp	r8, r4
 80003aa:	d907      	bls.n	80003bc <__udivmoddi4+0x10c>
 80003ac:	193c      	adds	r4, r7, r4
 80003ae:	f100 33ff 	add.w	r3, r0, #4294967295
 80003b2:	d202      	bcs.n	80003ba <__udivmoddi4+0x10a>
 80003b4:	45a0      	cmp	r8, r4
 80003b6:	f200 80d9 	bhi.w	800056c <__udivmoddi4+0x2bc>
 80003ba:	4618      	mov	r0, r3
 80003bc:	eba4 0408 	sub.w	r4, r4, r8
 80003c0:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 80003c4:	e7bf      	b.n	8000346 <__udivmoddi4+0x96>
 80003c6:	428b      	cmp	r3, r1
 80003c8:	d909      	bls.n	80003de <__udivmoddi4+0x12e>
 80003ca:	2d00      	cmp	r5, #0
 80003cc:	f000 80b1 	beq.w	8000532 <__udivmoddi4+0x282>
 80003d0:	2600      	movs	r6, #0
 80003d2:	e9c5 0100 	strd	r0, r1, [r5]
 80003d6:	4630      	mov	r0, r6
 80003d8:	4631      	mov	r1, r6
 80003da:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80003de:	fab3 f683 	clz	r6, r3
 80003e2:	2e00      	cmp	r6, #0
 80003e4:	d14a      	bne.n	800047c <__udivmoddi4+0x1cc>
 80003e6:	428b      	cmp	r3, r1
 80003e8:	d302      	bcc.n	80003f0 <__udivmoddi4+0x140>
 80003ea:	4282      	cmp	r2, r0
 80003ec:	f200 80b8 	bhi.w	8000560 <__udivmoddi4+0x2b0>
 80003f0:	1a84      	subs	r4, r0, r2
 80003f2:	eb61 0103 	sbc.w	r1, r1, r3
 80003f6:	2001      	movs	r0, #1
 80003f8:	468c      	mov	ip, r1
 80003fa:	2d00      	cmp	r5, #0
 80003fc:	d0a8      	beq.n	8000350 <__udivmoddi4+0xa0>
 80003fe:	e9c5 4c00 	strd	r4, ip, [r5]
 8000402:	e7a5      	b.n	8000350 <__udivmoddi4+0xa0>
 8000404:	f1c2 0320 	rsb	r3, r2, #32
 8000408:	fa20 f603 	lsr.w	r6, r0, r3
 800040c:	4097      	lsls	r7, r2
 800040e:	fa01 f002 	lsl.w	r0, r1, r2
 8000412:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000416:	40d9      	lsrs	r1, r3
 8000418:	4330      	orrs	r0, r6
 800041a:	0c03      	lsrs	r3, r0, #16
 800041c:	fbb1 f6fe 	udiv	r6, r1, lr
 8000420:	fa1f f887 	uxth.w	r8, r7
 8000424:	fb0e 1116 	mls	r1, lr, r6, r1
 8000428:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 800042c:	fb06 f108 	mul.w	r1, r6, r8
 8000430:	4299      	cmp	r1, r3
 8000432:	fa04 f402 	lsl.w	r4, r4, r2
 8000436:	d909      	bls.n	800044c <__udivmoddi4+0x19c>
 8000438:	18fb      	adds	r3, r7, r3
 800043a:	f106 3cff 	add.w	ip, r6, #4294967295
 800043e:	f080 808d 	bcs.w	800055c <__udivmoddi4+0x2ac>
 8000442:	4299      	cmp	r1, r3
 8000444:	f240 808a 	bls.w	800055c <__udivmoddi4+0x2ac>
 8000448:	3e02      	subs	r6, #2
 800044a:	443b      	add	r3, r7
 800044c:	1a5b      	subs	r3, r3, r1
 800044e:	b281      	uxth	r1, r0
 8000450:	fbb3 f0fe 	udiv	r0, r3, lr
 8000454:	fb0e 3310 	mls	r3, lr, r0, r3
 8000458:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800045c:	fb00 f308 	mul.w	r3, r0, r8
 8000460:	428b      	cmp	r3, r1
 8000462:	d907      	bls.n	8000474 <__udivmoddi4+0x1c4>
 8000464:	1879      	adds	r1, r7, r1
 8000466:	f100 3cff 	add.w	ip, r0, #4294967295
 800046a:	d273      	bcs.n	8000554 <__udivmoddi4+0x2a4>
 800046c:	428b      	cmp	r3, r1
 800046e:	d971      	bls.n	8000554 <__udivmoddi4+0x2a4>
 8000470:	3802      	subs	r0, #2
 8000472:	4439      	add	r1, r7
 8000474:	1acb      	subs	r3, r1, r3
 8000476:	ea40 4606 	orr.w	r6, r0, r6, lsl #16
 800047a:	e778      	b.n	800036e <__udivmoddi4+0xbe>
 800047c:	f1c6 0c20 	rsb	ip, r6, #32
 8000480:	fa03 f406 	lsl.w	r4, r3, r6
 8000484:	fa22 f30c 	lsr.w	r3, r2, ip
 8000488:	431c      	orrs	r4, r3
 800048a:	fa20 f70c 	lsr.w	r7, r0, ip
 800048e:	fa01 f306 	lsl.w	r3, r1, r6
 8000492:	ea4f 4e14 	mov.w	lr, r4, lsr #16
 8000496:	fa21 f10c 	lsr.w	r1, r1, ip
 800049a:	431f      	orrs	r7, r3
 800049c:	0c3b      	lsrs	r3, r7, #16
 800049e:	fbb1 f9fe 	udiv	r9, r1, lr
 80004a2:	fa1f f884 	uxth.w	r8, r4
 80004a6:	fb0e 1119 	mls	r1, lr, r9, r1
 80004aa:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
 80004ae:	fb09 fa08 	mul.w	sl, r9, r8
 80004b2:	458a      	cmp	sl, r1
 80004b4:	fa02 f206 	lsl.w	r2, r2, r6
 80004b8:	fa00 f306 	lsl.w	r3, r0, r6
 80004bc:	d908      	bls.n	80004d0 <__udivmoddi4+0x220>
 80004be:	1861      	adds	r1, r4, r1
 80004c0:	f109 30ff 	add.w	r0, r9, #4294967295
 80004c4:	d248      	bcs.n	8000558 <__udivmoddi4+0x2a8>
 80004c6:	458a      	cmp	sl, r1
 80004c8:	d946      	bls.n	8000558 <__udivmoddi4+0x2a8>
 80004ca:	f1a9 0902 	sub.w	r9, r9, #2
 80004ce:	4421      	add	r1, r4
 80004d0:	eba1 010a 	sub.w	r1, r1, sl
 80004d4:	b2bf      	uxth	r7, r7
 80004d6:	fbb1 f0fe 	udiv	r0, r1, lr
 80004da:	fb0e 1110 	mls	r1, lr, r0, r1
 80004de:	ea47 4701 	orr.w	r7, r7, r1, lsl #16
 80004e2:	fb00 f808 	mul.w	r8, r0, r8
 80004e6:	45b8      	cmp	r8, r7
 80004e8:	d907      	bls.n	80004fa <__udivmoddi4+0x24a>
 80004ea:	19e7      	adds	r7, r4, r7
 80004ec:	f100 31ff 	add.w	r1, r0, #4294967295
 80004f0:	d22e      	bcs.n	8000550 <__udivmoddi4+0x2a0>
 80004f2:	45b8      	cmp	r8, r7
 80004f4:	d92c      	bls.n	8000550 <__udivmoddi4+0x2a0>
 80004f6:	3802      	subs	r0, #2
 80004f8:	4427      	add	r7, r4
 80004fa:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 80004fe:	eba7 0708 	sub.w	r7, r7, r8
 8000502:	fba0 8902 	umull	r8, r9, r0, r2
 8000506:	454f      	cmp	r7, r9
 8000508:	46c6      	mov	lr, r8
 800050a:	4649      	mov	r1, r9
 800050c:	d31a      	bcc.n	8000544 <__udivmoddi4+0x294>
 800050e:	d017      	beq.n	8000540 <__udivmoddi4+0x290>
 8000510:	b15d      	cbz	r5, 800052a <__udivmoddi4+0x27a>
 8000512:	ebb3 020e 	subs.w	r2, r3, lr
 8000516:	eb67 0701 	sbc.w	r7, r7, r1
 800051a:	fa07 fc0c 	lsl.w	ip, r7, ip
 800051e:	40f2      	lsrs	r2, r6
 8000520:	ea4c 0202 	orr.w	r2, ip, r2
 8000524:	40f7      	lsrs	r7, r6
 8000526:	e9c5 2700 	strd	r2, r7, [r5]
 800052a:	2600      	movs	r6, #0
 800052c:	4631      	mov	r1, r6
 800052e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000532:	462e      	mov	r6, r5
 8000534:	4628      	mov	r0, r5
 8000536:	e70b      	b.n	8000350 <__udivmoddi4+0xa0>
 8000538:	4606      	mov	r6, r0
 800053a:	e6e9      	b.n	8000310 <__udivmoddi4+0x60>
 800053c:	4618      	mov	r0, r3
 800053e:	e6fd      	b.n	800033c <__udivmoddi4+0x8c>
 8000540:	4543      	cmp	r3, r8
 8000542:	d2e5      	bcs.n	8000510 <__udivmoddi4+0x260>
 8000544:	ebb8 0e02 	subs.w	lr, r8, r2
 8000548:	eb69 0104 	sbc.w	r1, r9, r4
 800054c:	3801      	subs	r0, #1
 800054e:	e7df      	b.n	8000510 <__udivmoddi4+0x260>
 8000550:	4608      	mov	r0, r1
 8000552:	e7d2      	b.n	80004fa <__udivmoddi4+0x24a>
 8000554:	4660      	mov	r0, ip
 8000556:	e78d      	b.n	8000474 <__udivmoddi4+0x1c4>
 8000558:	4681      	mov	r9, r0
 800055a:	e7b9      	b.n	80004d0 <__udivmoddi4+0x220>
 800055c:	4666      	mov	r6, ip
 800055e:	e775      	b.n	800044c <__udivmoddi4+0x19c>
 8000560:	4630      	mov	r0, r6
 8000562:	e74a      	b.n	80003fa <__udivmoddi4+0x14a>
 8000564:	f1ac 0c02 	sub.w	ip, ip, #2
 8000568:	4439      	add	r1, r7
 800056a:	e713      	b.n	8000394 <__udivmoddi4+0xe4>
 800056c:	3802      	subs	r0, #2
 800056e:	443c      	add	r4, r7
 8000570:	e724      	b.n	80003bc <__udivmoddi4+0x10c>
 8000572:	bf00      	nop

08000574 <__aeabi_idiv0>:
 8000574:	4770      	bx	lr
 8000576:	bf00      	nop

08000578 <button_init>:
#include "button.h"

uint16_t button_count[16];
uint16_t spi_button = 0x0000;

void button_init(){
 8000578:	b580      	push	{r7, lr}
 800057a:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(BTN_LOAD_GPIO_Port, BTN_LOAD_Pin, 1);
 800057c:	2201      	movs	r2, #1
 800057e:	2108      	movs	r1, #8
 8000580:	4802      	ldr	r0, [pc, #8]	; (800058c <button_init+0x14>)
 8000582:	f002 fcff 	bl	8002f84 <HAL_GPIO_WritePin>
}
 8000586:	bf00      	nop
 8000588:	bd80      	pop	{r7, pc}
 800058a:	bf00      	nop
 800058c:	40020c00 	.word	0x40020c00

08000590 <button_Scan>:

void button_Scan(){
 8000590:	b580      	push	{r7, lr}
 8000592:	b084      	sub	sp, #16
 8000594:	af00      	add	r7, sp, #0
	  HAL_GPIO_WritePin(BTN_LOAD_GPIO_Port, BTN_LOAD_Pin, 0);
 8000596:	2200      	movs	r2, #0
 8000598:	2108      	movs	r1, #8
 800059a:	482f      	ldr	r0, [pc, #188]	; (8000658 <button_Scan+0xc8>)
 800059c:	f002 fcf2 	bl	8002f84 <HAL_GPIO_WritePin>
	  HAL_GPIO_WritePin(BTN_LOAD_GPIO_Port, BTN_LOAD_Pin, 1);
 80005a0:	2201      	movs	r2, #1
 80005a2:	2108      	movs	r1, #8
 80005a4:	482c      	ldr	r0, [pc, #176]	; (8000658 <button_Scan+0xc8>)
 80005a6:	f002 fced 	bl	8002f84 <HAL_GPIO_WritePin>
	  HAL_SPI_Receive(&hspi1, (void*)&spi_button, 2, 10);
 80005aa:	230a      	movs	r3, #10
 80005ac:	2202      	movs	r2, #2
 80005ae:	492b      	ldr	r1, [pc, #172]	; (800065c <button_Scan+0xcc>)
 80005b0:	482b      	ldr	r0, [pc, #172]	; (8000660 <button_Scan+0xd0>)
 80005b2:	f004 fc28 	bl	8004e06 <HAL_SPI_Receive>
	  int button_index = 0;
 80005b6:	2300      	movs	r3, #0
 80005b8:	60fb      	str	r3, [r7, #12]
	  uint16_t mask = 0x8000;
 80005ba:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80005be:	817b      	strh	r3, [r7, #10]
	  for(int i = 0; i < 16; i++){
 80005c0:	2300      	movs	r3, #0
 80005c2:	607b      	str	r3, [r7, #4]
 80005c4:	e03f      	b.n	8000646 <button_Scan+0xb6>
		  if(i >= 0 && i <= 3){
 80005c6:	687b      	ldr	r3, [r7, #4]
 80005c8:	2b00      	cmp	r3, #0
 80005ca:	db06      	blt.n	80005da <button_Scan+0x4a>
 80005cc:	687b      	ldr	r3, [r7, #4]
 80005ce:	2b03      	cmp	r3, #3
 80005d0:	dc03      	bgt.n	80005da <button_Scan+0x4a>
			  button_index = i + 4; // do theo schematic thì spi gửi ko giống như button trên mạch
 80005d2:	687b      	ldr	r3, [r7, #4]
 80005d4:	3304      	adds	r3, #4
 80005d6:	60fb      	str	r3, [r7, #12]
 80005d8:	e018      	b.n	800060c <button_Scan+0x7c>
		  } else if (i >= 4 && i <= 7){  //-> cần convert lại cho nó đúng với thứ tự mình mún
 80005da:	687b      	ldr	r3, [r7, #4]
 80005dc:	2b03      	cmp	r3, #3
 80005de:	dd07      	ble.n	80005f0 <button_Scan+0x60>
 80005e0:	687b      	ldr	r3, [r7, #4]
 80005e2:	2b07      	cmp	r3, #7
 80005e4:	dc04      	bgt.n	80005f0 <button_Scan+0x60>
			  button_index = 7 - i;
 80005e6:	687b      	ldr	r3, [r7, #4]
 80005e8:	f1c3 0307 	rsb	r3, r3, #7
 80005ec:	60fb      	str	r3, [r7, #12]
 80005ee:	e00d      	b.n	800060c <button_Scan+0x7c>
		  } else if (i >= 8 && i <= 11){
 80005f0:	687b      	ldr	r3, [r7, #4]
 80005f2:	2b07      	cmp	r3, #7
 80005f4:	dd06      	ble.n	8000604 <button_Scan+0x74>
 80005f6:	687b      	ldr	r3, [r7, #4]
 80005f8:	2b0b      	cmp	r3, #11
 80005fa:	dc03      	bgt.n	8000604 <button_Scan+0x74>
			  button_index = i + 4;
 80005fc:	687b      	ldr	r3, [r7, #4]
 80005fe:	3304      	adds	r3, #4
 8000600:	60fb      	str	r3, [r7, #12]
 8000602:	e003      	b.n	800060c <button_Scan+0x7c>
		  } else {
			  button_index = 23 - i;
 8000604:	687b      	ldr	r3, [r7, #4]
 8000606:	f1c3 0317 	rsb	r3, r3, #23
 800060a:	60fb      	str	r3, [r7, #12]
		  }
		  if(spi_button & mask) button_count[button_index] = 0;
 800060c:	4b13      	ldr	r3, [pc, #76]	; (800065c <button_Scan+0xcc>)
 800060e:	881a      	ldrh	r2, [r3, #0]
 8000610:	897b      	ldrh	r3, [r7, #10]
 8000612:	4013      	ands	r3, r2
 8000614:	b29b      	uxth	r3, r3
 8000616:	2b00      	cmp	r3, #0
 8000618:	d005      	beq.n	8000626 <button_Scan+0x96>
 800061a:	4a12      	ldr	r2, [pc, #72]	; (8000664 <button_Scan+0xd4>)
 800061c:	68fb      	ldr	r3, [r7, #12]
 800061e:	2100      	movs	r1, #0
 8000620:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
 8000624:	e009      	b.n	800063a <button_Scan+0xaa>
		  else button_count[button_index]++;
 8000626:	4a0f      	ldr	r2, [pc, #60]	; (8000664 <button_Scan+0xd4>)
 8000628:	68fb      	ldr	r3, [r7, #12]
 800062a:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800062e:	3301      	adds	r3, #1
 8000630:	b299      	uxth	r1, r3
 8000632:	4a0c      	ldr	r2, [pc, #48]	; (8000664 <button_Scan+0xd4>)
 8000634:	68fb      	ldr	r3, [r7, #12]
 8000636:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
//		  if(spi_button & mask) button_count[i] = 0;
//		  else button_count[i]++;
		  mask = mask >> 1;
 800063a:	897b      	ldrh	r3, [r7, #10]
 800063c:	085b      	lsrs	r3, r3, #1
 800063e:	817b      	strh	r3, [r7, #10]
	  for(int i = 0; i < 16; i++){
 8000640:	687b      	ldr	r3, [r7, #4]
 8000642:	3301      	adds	r3, #1
 8000644:	607b      	str	r3, [r7, #4]
 8000646:	687b      	ldr	r3, [r7, #4]
 8000648:	2b0f      	cmp	r3, #15
 800064a:	ddbc      	ble.n	80005c6 <button_Scan+0x36>
	  }
}
 800064c:	bf00      	nop
 800064e:	bf00      	nop
 8000650:	3710      	adds	r7, #16
 8000652:	46bd      	mov	sp, r7
 8000654:	bd80      	pop	{r7, pc}
 8000656:	bf00      	nop
 8000658:	40020c00 	.word	0x40020c00
 800065c:	20000430 	.word	0x20000430
 8000660:	2000060c 	.word	0x2000060c
 8000664:	20000498 	.word	0x20000498

08000668 <ds3231_init>:
uint8_t ds3231_date;
uint8_t ds3231_day;
uint8_t ds3231_month;
uint8_t ds3231_year;

void ds3231_init(){
 8000668:	b580      	push	{r7, lr}
 800066a:	af00      	add	r7, sp, #0
	ds3231_buffer[0] = DEC2BCD(30); //second
 800066c:	201e      	movs	r0, #30
 800066e:	f002 f865 	bl	800273c <DEC2BCD>
 8000672:	4603      	mov	r3, r0
 8000674:	461a      	mov	r2, r3
 8000676:	4b1c      	ldr	r3, [pc, #112]	; (80006e8 <ds3231_init+0x80>)
 8000678:	701a      	strb	r2, [r3, #0]
	ds3231_buffer[1] = DEC2BCD(22); //minute
 800067a:	2016      	movs	r0, #22
 800067c:	f002 f85e 	bl	800273c <DEC2BCD>
 8000680:	4603      	mov	r3, r0
 8000682:	461a      	mov	r2, r3
 8000684:	4b18      	ldr	r3, [pc, #96]	; (80006e8 <ds3231_init+0x80>)
 8000686:	705a      	strb	r2, [r3, #1]
	ds3231_buffer[2] = DEC2BCD(21); //hour
 8000688:	2015      	movs	r0, #21
 800068a:	f002 f857 	bl	800273c <DEC2BCD>
 800068e:	4603      	mov	r3, r0
 8000690:	461a      	mov	r2, r3
 8000692:	4b15      	ldr	r3, [pc, #84]	; (80006e8 <ds3231_init+0x80>)
 8000694:	709a      	strb	r2, [r3, #2]
	ds3231_buffer[3] = DEC2BCD(6);  //day
 8000696:	2006      	movs	r0, #6
 8000698:	f002 f850 	bl	800273c <DEC2BCD>
 800069c:	4603      	mov	r3, r0
 800069e:	461a      	mov	r2, r3
 80006a0:	4b11      	ldr	r3, [pc, #68]	; (80006e8 <ds3231_init+0x80>)
 80006a2:	70da      	strb	r2, [r3, #3]
	ds3231_buffer[4] = DEC2BCD(15); //date
 80006a4:	200f      	movs	r0, #15
 80006a6:	f002 f849 	bl	800273c <DEC2BCD>
 80006aa:	4603      	mov	r3, r0
 80006ac:	461a      	mov	r2, r3
 80006ae:	4b0e      	ldr	r3, [pc, #56]	; (80006e8 <ds3231_init+0x80>)
 80006b0:	711a      	strb	r2, [r3, #4]
	ds3231_buffer[5] = DEC2BCD(9);  //month
 80006b2:	2009      	movs	r0, #9
 80006b4:	f002 f842 	bl	800273c <DEC2BCD>
 80006b8:	4603      	mov	r3, r0
 80006ba:	461a      	mov	r2, r3
 80006bc:	4b0a      	ldr	r3, [pc, #40]	; (80006e8 <ds3231_init+0x80>)
 80006be:	715a      	strb	r2, [r3, #5]
	ds3231_buffer[6] = DEC2BCD(23); //year
 80006c0:	2017      	movs	r0, #23
 80006c2:	f002 f83b 	bl	800273c <DEC2BCD>
 80006c6:	4603      	mov	r3, r0
 80006c8:	461a      	mov	r2, r3
 80006ca:	4b07      	ldr	r3, [pc, #28]	; (80006e8 <ds3231_init+0x80>)
 80006cc:	719a      	strb	r2, [r3, #6]
	if(HAL_I2C_IsDeviceReady(&hi2c1, DS3231_ADDRESS, 3, 50) != HAL_OK){
 80006ce:	2332      	movs	r3, #50	; 0x32
 80006d0:	2203      	movs	r2, #3
 80006d2:	21d0      	movs	r1, #208	; 0xd0
 80006d4:	4805      	ldr	r0, [pc, #20]	; (80006ec <ds3231_init+0x84>)
 80006d6:	f003 f8d3 	bl	8003880 <HAL_I2C_IsDeviceReady>
 80006da:	4603      	mov	r3, r0
 80006dc:	2b00      	cmp	r3, #0
 80006de:	d000      	beq.n	80006e2 <ds3231_init+0x7a>
		while(1);
 80006e0:	e7fe      	b.n	80006e0 <ds3231_init+0x78>
	};
}
 80006e2:	bf00      	nop
 80006e4:	bd80      	pop	{r7, pc}
 80006e6:	bf00      	nop
 80006e8:	200004c0 	.word	0x200004c0
 80006ec:	20000518 	.word	0x20000518

080006f0 <ds3231_Write>:

void ds3231_Write(uint8_t address, uint8_t value){
 80006f0:	b580      	push	{r7, lr}
 80006f2:	b088      	sub	sp, #32
 80006f4:	af04      	add	r7, sp, #16
 80006f6:	4603      	mov	r3, r0
 80006f8:	460a      	mov	r2, r1
 80006fa:	71fb      	strb	r3, [r7, #7]
 80006fc:	4613      	mov	r3, r2
 80006fe:	71bb      	strb	r3, [r7, #6]
	uint8_t temp = DEC2BCD(value);
 8000700:	79bb      	ldrb	r3, [r7, #6]
 8000702:	4618      	mov	r0, r3
 8000704:	f002 f81a 	bl	800273c <DEC2BCD>
 8000708:	4603      	mov	r3, r0
 800070a:	73fb      	strb	r3, [r7, #15]
	HAL_I2C_Mem_Write(&hi2c1, DS3231_ADDRESS, address, I2C_MEMADD_SIZE_8BIT, &temp, 1,10);
 800070c:	79fb      	ldrb	r3, [r7, #7]
 800070e:	b29a      	uxth	r2, r3
 8000710:	230a      	movs	r3, #10
 8000712:	9302      	str	r3, [sp, #8]
 8000714:	2301      	movs	r3, #1
 8000716:	9301      	str	r3, [sp, #4]
 8000718:	f107 030f 	add.w	r3, r7, #15
 800071c:	9300      	str	r3, [sp, #0]
 800071e:	2301      	movs	r3, #1
 8000720:	21d0      	movs	r1, #208	; 0xd0
 8000722:	4803      	ldr	r0, [pc, #12]	; (8000730 <ds3231_Write+0x40>)
 8000724:	f002 fd8c 	bl	8003240 <HAL_I2C_Mem_Write>
}
 8000728:	bf00      	nop
 800072a:	3710      	adds	r7, #16
 800072c:	46bd      	mov	sp, r7
 800072e:	bd80      	pop	{r7, pc}
 8000730:	20000518 	.word	0x20000518

08000734 <ds3231_ReadTime>:

void ds3231_ReadTime(){
 8000734:	b580      	push	{r7, lr}
 8000736:	b084      	sub	sp, #16
 8000738:	af04      	add	r7, sp, #16
	HAL_I2C_Mem_Read(&hi2c1, DS3231_ADDRESS, 0x00, I2C_MEMADD_SIZE_8BIT, ds3231_buffer, 7, 10);
 800073a:	230a      	movs	r3, #10
 800073c:	9302      	str	r3, [sp, #8]
 800073e:	2307      	movs	r3, #7
 8000740:	9301      	str	r3, [sp, #4]
 8000742:	4b25      	ldr	r3, [pc, #148]	; (80007d8 <ds3231_ReadTime+0xa4>)
 8000744:	9300      	str	r3, [sp, #0]
 8000746:	2301      	movs	r3, #1
 8000748:	2200      	movs	r2, #0
 800074a:	21d0      	movs	r1, #208	; 0xd0
 800074c:	4823      	ldr	r0, [pc, #140]	; (80007dc <ds3231_ReadTime+0xa8>)
 800074e:	f002 fe71 	bl	8003434 <HAL_I2C_Mem_Read>
	ds3231_sec = BCD2DEC(ds3231_buffer[0]);
 8000752:	4b21      	ldr	r3, [pc, #132]	; (80007d8 <ds3231_ReadTime+0xa4>)
 8000754:	781b      	ldrb	r3, [r3, #0]
 8000756:	4618      	mov	r0, r3
 8000758:	f001 ffd6 	bl	8002708 <BCD2DEC>
 800075c:	4603      	mov	r3, r0
 800075e:	461a      	mov	r2, r3
 8000760:	4b1f      	ldr	r3, [pc, #124]	; (80007e0 <ds3231_ReadTime+0xac>)
 8000762:	701a      	strb	r2, [r3, #0]
	ds3231_min = BCD2DEC(ds3231_buffer[1]);
 8000764:	4b1c      	ldr	r3, [pc, #112]	; (80007d8 <ds3231_ReadTime+0xa4>)
 8000766:	785b      	ldrb	r3, [r3, #1]
 8000768:	4618      	mov	r0, r3
 800076a:	f001 ffcd 	bl	8002708 <BCD2DEC>
 800076e:	4603      	mov	r3, r0
 8000770:	461a      	mov	r2, r3
 8000772:	4b1c      	ldr	r3, [pc, #112]	; (80007e4 <ds3231_ReadTime+0xb0>)
 8000774:	701a      	strb	r2, [r3, #0]
	ds3231_hours = BCD2DEC(ds3231_buffer[2]);
 8000776:	4b18      	ldr	r3, [pc, #96]	; (80007d8 <ds3231_ReadTime+0xa4>)
 8000778:	789b      	ldrb	r3, [r3, #2]
 800077a:	4618      	mov	r0, r3
 800077c:	f001 ffc4 	bl	8002708 <BCD2DEC>
 8000780:	4603      	mov	r3, r0
 8000782:	461a      	mov	r2, r3
 8000784:	4b18      	ldr	r3, [pc, #96]	; (80007e8 <ds3231_ReadTime+0xb4>)
 8000786:	701a      	strb	r2, [r3, #0]
	ds3231_day = BCD2DEC(ds3231_buffer[3]);
 8000788:	4b13      	ldr	r3, [pc, #76]	; (80007d8 <ds3231_ReadTime+0xa4>)
 800078a:	78db      	ldrb	r3, [r3, #3]
 800078c:	4618      	mov	r0, r3
 800078e:	f001 ffbb 	bl	8002708 <BCD2DEC>
 8000792:	4603      	mov	r3, r0
 8000794:	461a      	mov	r2, r3
 8000796:	4b15      	ldr	r3, [pc, #84]	; (80007ec <ds3231_ReadTime+0xb8>)
 8000798:	701a      	strb	r2, [r3, #0]
	ds3231_date = BCD2DEC(ds3231_buffer[4]);
 800079a:	4b0f      	ldr	r3, [pc, #60]	; (80007d8 <ds3231_ReadTime+0xa4>)
 800079c:	791b      	ldrb	r3, [r3, #4]
 800079e:	4618      	mov	r0, r3
 80007a0:	f001 ffb2 	bl	8002708 <BCD2DEC>
 80007a4:	4603      	mov	r3, r0
 80007a6:	461a      	mov	r2, r3
 80007a8:	4b11      	ldr	r3, [pc, #68]	; (80007f0 <ds3231_ReadTime+0xbc>)
 80007aa:	701a      	strb	r2, [r3, #0]
	ds3231_month = BCD2DEC(ds3231_buffer[5]);
 80007ac:	4b0a      	ldr	r3, [pc, #40]	; (80007d8 <ds3231_ReadTime+0xa4>)
 80007ae:	795b      	ldrb	r3, [r3, #5]
 80007b0:	4618      	mov	r0, r3
 80007b2:	f001 ffa9 	bl	8002708 <BCD2DEC>
 80007b6:	4603      	mov	r3, r0
 80007b8:	461a      	mov	r2, r3
 80007ba:	4b0e      	ldr	r3, [pc, #56]	; (80007f4 <ds3231_ReadTime+0xc0>)
 80007bc:	701a      	strb	r2, [r3, #0]
	ds3231_year = BCD2DEC(ds3231_buffer[6]);
 80007be:	4b06      	ldr	r3, [pc, #24]	; (80007d8 <ds3231_ReadTime+0xa4>)
 80007c0:	799b      	ldrb	r3, [r3, #6]
 80007c2:	4618      	mov	r0, r3
 80007c4:	f001 ffa0 	bl	8002708 <BCD2DEC>
 80007c8:	4603      	mov	r3, r0
 80007ca:	461a      	mov	r2, r3
 80007cc:	4b0a      	ldr	r3, [pc, #40]	; (80007f8 <ds3231_ReadTime+0xc4>)
 80007ce:	701a      	strb	r2, [r3, #0]
}
 80007d0:	bf00      	nop
 80007d2:	46bd      	mov	sp, r7
 80007d4:	bd80      	pop	{r7, pc}
 80007d6:	bf00      	nop
 80007d8:	200004c0 	.word	0x200004c0
 80007dc:	20000518 	.word	0x20000518
 80007e0:	200004b8 	.word	0x200004b8
 80007e4:	200004ba 	.word	0x200004ba
 80007e8:	200004bd 	.word	0x200004bd
 80007ec:	200004bc 	.word	0x200004bc
 80007f0:	200004bb 	.word	0x200004bb
 80007f4:	200004be 	.word	0x200004be
 80007f8:	200004b9 	.word	0x200004b9

080007fc <MX_FSMC_Init>:

SRAM_HandleTypeDef hsram1;

/* FSMC initialization function */
void MX_FSMC_Init(void)
{
 80007fc:	b580      	push	{r7, lr}
 80007fe:	b08e      	sub	sp, #56	; 0x38
 8000800:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN FSMC_Init 0 */

  /* USER CODE END FSMC_Init 0 */

  FSMC_NORSRAM_TimingTypeDef Timing = {0};
 8000802:	f107 031c 	add.w	r3, r7, #28
 8000806:	2200      	movs	r2, #0
 8000808:	601a      	str	r2, [r3, #0]
 800080a:	605a      	str	r2, [r3, #4]
 800080c:	609a      	str	r2, [r3, #8]
 800080e:	60da      	str	r2, [r3, #12]
 8000810:	611a      	str	r2, [r3, #16]
 8000812:	615a      	str	r2, [r3, #20]
 8000814:	619a      	str	r2, [r3, #24]
  FSMC_NORSRAM_TimingTypeDef ExtTiming = {0};
 8000816:	463b      	mov	r3, r7
 8000818:	2200      	movs	r2, #0
 800081a:	601a      	str	r2, [r3, #0]
 800081c:	605a      	str	r2, [r3, #4]
 800081e:	609a      	str	r2, [r3, #8]
 8000820:	60da      	str	r2, [r3, #12]
 8000822:	611a      	str	r2, [r3, #16]
 8000824:	615a      	str	r2, [r3, #20]
 8000826:	619a      	str	r2, [r3, #24]

  /* USER CODE END FSMC_Init 1 */

  /** Perform the SRAM1 memory initialization sequence
  */
  hsram1.Instance = FSMC_NORSRAM_DEVICE;
 8000828:	4b2f      	ldr	r3, [pc, #188]	; (80008e8 <MX_FSMC_Init+0xec>)
 800082a:	f04f 4220 	mov.w	r2, #2684354560	; 0xa0000000
 800082e:	601a      	str	r2, [r3, #0]
  hsram1.Extended = FSMC_NORSRAM_EXTENDED_DEVICE;
 8000830:	4b2d      	ldr	r3, [pc, #180]	; (80008e8 <MX_FSMC_Init+0xec>)
 8000832:	4a2e      	ldr	r2, [pc, #184]	; (80008ec <MX_FSMC_Init+0xf0>)
 8000834:	605a      	str	r2, [r3, #4]
  /* hsram1.Init */
  hsram1.Init.NSBank = FSMC_NORSRAM_BANK1;
 8000836:	4b2c      	ldr	r3, [pc, #176]	; (80008e8 <MX_FSMC_Init+0xec>)
 8000838:	2200      	movs	r2, #0
 800083a:	609a      	str	r2, [r3, #8]
  hsram1.Init.DataAddressMux = FSMC_DATA_ADDRESS_MUX_DISABLE;
 800083c:	4b2a      	ldr	r3, [pc, #168]	; (80008e8 <MX_FSMC_Init+0xec>)
 800083e:	2200      	movs	r2, #0
 8000840:	60da      	str	r2, [r3, #12]
  hsram1.Init.MemoryType = FSMC_MEMORY_TYPE_SRAM;
 8000842:	4b29      	ldr	r3, [pc, #164]	; (80008e8 <MX_FSMC_Init+0xec>)
 8000844:	2200      	movs	r2, #0
 8000846:	611a      	str	r2, [r3, #16]
  hsram1.Init.MemoryDataWidth = FSMC_NORSRAM_MEM_BUS_WIDTH_16;
 8000848:	4b27      	ldr	r3, [pc, #156]	; (80008e8 <MX_FSMC_Init+0xec>)
 800084a:	2210      	movs	r2, #16
 800084c:	615a      	str	r2, [r3, #20]
  hsram1.Init.BurstAccessMode = FSMC_BURST_ACCESS_MODE_DISABLE;
 800084e:	4b26      	ldr	r3, [pc, #152]	; (80008e8 <MX_FSMC_Init+0xec>)
 8000850:	2200      	movs	r2, #0
 8000852:	619a      	str	r2, [r3, #24]
  hsram1.Init.WaitSignalPolarity = FSMC_WAIT_SIGNAL_POLARITY_LOW;
 8000854:	4b24      	ldr	r3, [pc, #144]	; (80008e8 <MX_FSMC_Init+0xec>)
 8000856:	2200      	movs	r2, #0
 8000858:	61da      	str	r2, [r3, #28]
  hsram1.Init.WrapMode = FSMC_WRAP_MODE_DISABLE;
 800085a:	4b23      	ldr	r3, [pc, #140]	; (80008e8 <MX_FSMC_Init+0xec>)
 800085c:	2200      	movs	r2, #0
 800085e:	621a      	str	r2, [r3, #32]
  hsram1.Init.WaitSignalActive = FSMC_WAIT_TIMING_BEFORE_WS;
 8000860:	4b21      	ldr	r3, [pc, #132]	; (80008e8 <MX_FSMC_Init+0xec>)
 8000862:	2200      	movs	r2, #0
 8000864:	625a      	str	r2, [r3, #36]	; 0x24
  hsram1.Init.WriteOperation = FSMC_WRITE_OPERATION_ENABLE;
 8000866:	4b20      	ldr	r3, [pc, #128]	; (80008e8 <MX_FSMC_Init+0xec>)
 8000868:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 800086c:	629a      	str	r2, [r3, #40]	; 0x28
  hsram1.Init.WaitSignal = FSMC_WAIT_SIGNAL_DISABLE;
 800086e:	4b1e      	ldr	r3, [pc, #120]	; (80008e8 <MX_FSMC_Init+0xec>)
 8000870:	2200      	movs	r2, #0
 8000872:	62da      	str	r2, [r3, #44]	; 0x2c
  hsram1.Init.ExtendedMode = FSMC_EXTENDED_MODE_ENABLE;
 8000874:	4b1c      	ldr	r3, [pc, #112]	; (80008e8 <MX_FSMC_Init+0xec>)
 8000876:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 800087a:	631a      	str	r2, [r3, #48]	; 0x30
  hsram1.Init.AsynchronousWait = FSMC_ASYNCHRONOUS_WAIT_DISABLE;
 800087c:	4b1a      	ldr	r3, [pc, #104]	; (80008e8 <MX_FSMC_Init+0xec>)
 800087e:	2200      	movs	r2, #0
 8000880:	635a      	str	r2, [r3, #52]	; 0x34
  hsram1.Init.WriteBurst = FSMC_WRITE_BURST_DISABLE;
 8000882:	4b19      	ldr	r3, [pc, #100]	; (80008e8 <MX_FSMC_Init+0xec>)
 8000884:	2200      	movs	r2, #0
 8000886:	639a      	str	r2, [r3, #56]	; 0x38
  hsram1.Init.PageSize = FSMC_PAGE_SIZE_NONE;
 8000888:	4b17      	ldr	r3, [pc, #92]	; (80008e8 <MX_FSMC_Init+0xec>)
 800088a:	2200      	movs	r2, #0
 800088c:	645a      	str	r2, [r3, #68]	; 0x44
  /* Timing */
  Timing.AddressSetupTime = 0xf;
 800088e:	230f      	movs	r3, #15
 8000890:	61fb      	str	r3, [r7, #28]
  Timing.AddressHoldTime = 15;
 8000892:	230f      	movs	r3, #15
 8000894:	623b      	str	r3, [r7, #32]
  Timing.DataSetupTime = 60;
 8000896:	233c      	movs	r3, #60	; 0x3c
 8000898:	627b      	str	r3, [r7, #36]	; 0x24
  Timing.BusTurnAroundDuration = 0;
 800089a:	2300      	movs	r3, #0
 800089c:	62bb      	str	r3, [r7, #40]	; 0x28
  Timing.CLKDivision = 16;
 800089e:	2310      	movs	r3, #16
 80008a0:	62fb      	str	r3, [r7, #44]	; 0x2c
  Timing.DataLatency = 17;
 80008a2:	2311      	movs	r3, #17
 80008a4:	633b      	str	r3, [r7, #48]	; 0x30
  Timing.AccessMode = FSMC_ACCESS_MODE_A;
 80008a6:	2300      	movs	r3, #0
 80008a8:	637b      	str	r3, [r7, #52]	; 0x34
  /* ExtTiming */
  ExtTiming.AddressSetupTime = 8;
 80008aa:	2308      	movs	r3, #8
 80008ac:	603b      	str	r3, [r7, #0]
  ExtTiming.AddressHoldTime = 15;
 80008ae:	230f      	movs	r3, #15
 80008b0:	607b      	str	r3, [r7, #4]
  ExtTiming.DataSetupTime = 9;
 80008b2:	2309      	movs	r3, #9
 80008b4:	60bb      	str	r3, [r7, #8]
  ExtTiming.BusTurnAroundDuration = 0;
 80008b6:	2300      	movs	r3, #0
 80008b8:	60fb      	str	r3, [r7, #12]
  ExtTiming.CLKDivision = 16;
 80008ba:	2310      	movs	r3, #16
 80008bc:	613b      	str	r3, [r7, #16]
  ExtTiming.DataLatency = 17;
 80008be:	2311      	movs	r3, #17
 80008c0:	617b      	str	r3, [r7, #20]
  ExtTiming.AccessMode = FSMC_ACCESS_MODE_A;
 80008c2:	2300      	movs	r3, #0
 80008c4:	61bb      	str	r3, [r7, #24]

  if (HAL_SRAM_Init(&hsram1, &Timing, &ExtTiming) != HAL_OK)
 80008c6:	463a      	mov	r2, r7
 80008c8:	f107 031c 	add.w	r3, r7, #28
 80008cc:	4619      	mov	r1, r3
 80008ce:	4806      	ldr	r0, [pc, #24]	; (80008e8 <MX_FSMC_Init+0xec>)
 80008d0:	f004 fe7c 	bl	80055cc <HAL_SRAM_Init>
 80008d4:	4603      	mov	r3, r0
 80008d6:	2b00      	cmp	r3, #0
 80008d8:	d001      	beq.n	80008de <MX_FSMC_Init+0xe2>
  {
    Error_Handler( );
 80008da:	f001 fc23 	bl	8002124 <Error_Handler>
  }

  /* USER CODE BEGIN FSMC_Init 2 */

  /* USER CODE END FSMC_Init 2 */
}
 80008de:	bf00      	nop
 80008e0:	3738      	adds	r7, #56	; 0x38
 80008e2:	46bd      	mov	sp, r7
 80008e4:	bd80      	pop	{r7, pc}
 80008e6:	bf00      	nop
 80008e8:	200004c8 	.word	0x200004c8
 80008ec:	a0000104 	.word	0xa0000104

080008f0 <HAL_FSMC_MspInit>:

static uint32_t FSMC_Initialized = 0;

static void HAL_FSMC_MspInit(void){
 80008f0:	b580      	push	{r7, lr}
 80008f2:	b086      	sub	sp, #24
 80008f4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN FSMC_MspInit 0 */

  /* USER CODE END FSMC_MspInit 0 */
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80008f6:	1d3b      	adds	r3, r7, #4
 80008f8:	2200      	movs	r2, #0
 80008fa:	601a      	str	r2, [r3, #0]
 80008fc:	605a      	str	r2, [r3, #4]
 80008fe:	609a      	str	r2, [r3, #8]
 8000900:	60da      	str	r2, [r3, #12]
 8000902:	611a      	str	r2, [r3, #16]
  if (FSMC_Initialized) {
 8000904:	4b1c      	ldr	r3, [pc, #112]	; (8000978 <HAL_FSMC_MspInit+0x88>)
 8000906:	681b      	ldr	r3, [r3, #0]
 8000908:	2b00      	cmp	r3, #0
 800090a:	d131      	bne.n	8000970 <HAL_FSMC_MspInit+0x80>
    return;
  }
  FSMC_Initialized = 1;
 800090c:	4b1a      	ldr	r3, [pc, #104]	; (8000978 <HAL_FSMC_MspInit+0x88>)
 800090e:	2201      	movs	r2, #1
 8000910:	601a      	str	r2, [r3, #0]

  /* Peripheral clock enable */
  __HAL_RCC_FSMC_CLK_ENABLE();
 8000912:	2300      	movs	r3, #0
 8000914:	603b      	str	r3, [r7, #0]
 8000916:	4b19      	ldr	r3, [pc, #100]	; (800097c <HAL_FSMC_MspInit+0x8c>)
 8000918:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800091a:	4a18      	ldr	r2, [pc, #96]	; (800097c <HAL_FSMC_MspInit+0x8c>)
 800091c:	f043 0301 	orr.w	r3, r3, #1
 8000920:	6393      	str	r3, [r2, #56]	; 0x38
 8000922:	4b16      	ldr	r3, [pc, #88]	; (800097c <HAL_FSMC_MspInit+0x8c>)
 8000924:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8000926:	f003 0301 	and.w	r3, r3, #1
 800092a:	603b      	str	r3, [r7, #0]
 800092c:	683b      	ldr	r3, [r7, #0]
  PD4   ------> FSMC_NOE
  PD5   ------> FSMC_NWE
  PD7   ------> FSMC_NE1
  */
  /* GPIO_InitStruct */
  GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9
 800092e:	f64f 7388 	movw	r3, #65416	; 0xff88
 8000932:	607b      	str	r3, [r7, #4]
                          |GPIO_PIN_10|GPIO_PIN_11|GPIO_PIN_12|GPIO_PIN_13
                          |GPIO_PIN_14|GPIO_PIN_15;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000934:	2302      	movs	r3, #2
 8000936:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000938:	2300      	movs	r3, #0
 800093a:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800093c:	2303      	movs	r3, #3
 800093e:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FSMC;
 8000940:	230c      	movs	r3, #12
 8000942:	617b      	str	r3, [r7, #20]

  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8000944:	1d3b      	adds	r3, r7, #4
 8000946:	4619      	mov	r1, r3
 8000948:	480d      	ldr	r0, [pc, #52]	; (8000980 <HAL_FSMC_MspInit+0x90>)
 800094a:	f002 f97f 	bl	8002c4c <HAL_GPIO_Init>

  /* GPIO_InitStruct */
  GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_14
 800094e:	f24c 73b3 	movw	r3, #51123	; 0xc7b3
 8000952:	607b      	str	r3, [r7, #4]
                          |GPIO_PIN_15|GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_4
                          |GPIO_PIN_5|GPIO_PIN_7;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000954:	2302      	movs	r3, #2
 8000956:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000958:	2300      	movs	r3, #0
 800095a:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800095c:	2303      	movs	r3, #3
 800095e:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FSMC;
 8000960:	230c      	movs	r3, #12
 8000962:	617b      	str	r3, [r7, #20]

  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8000964:	1d3b      	adds	r3, r7, #4
 8000966:	4619      	mov	r1, r3
 8000968:	4806      	ldr	r0, [pc, #24]	; (8000984 <HAL_FSMC_MspInit+0x94>)
 800096a:	f002 f96f 	bl	8002c4c <HAL_GPIO_Init>
 800096e:	e000      	b.n	8000972 <HAL_FSMC_MspInit+0x82>
    return;
 8000970:	bf00      	nop

  /* USER CODE BEGIN FSMC_MspInit 1 */

  /* USER CODE END FSMC_MspInit 1 */
}
 8000972:	3718      	adds	r7, #24
 8000974:	46bd      	mov	sp, r7
 8000976:	bd80      	pop	{r7, pc}
 8000978:	20000434 	.word	0x20000434
 800097c:	40023800 	.word	0x40023800
 8000980:	40021000 	.word	0x40021000
 8000984:	40020c00 	.word	0x40020c00

08000988 <HAL_SRAM_MspInit>:

void HAL_SRAM_MspInit(SRAM_HandleTypeDef* sramHandle){
 8000988:	b580      	push	{r7, lr}
 800098a:	b082      	sub	sp, #8
 800098c:	af00      	add	r7, sp, #0
 800098e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN SRAM_MspInit 0 */

  /* USER CODE END SRAM_MspInit 0 */
  HAL_FSMC_MspInit();
 8000990:	f7ff ffae 	bl	80008f0 <HAL_FSMC_MspInit>
  /* USER CODE BEGIN SRAM_MspInit 1 */

  /* USER CODE END SRAM_MspInit 1 */
}
 8000994:	bf00      	nop
 8000996:	3708      	adds	r7, #8
 8000998:	46bd      	mov	sp, r7
 800099a:	bd80      	pop	{r7, pc}

0800099c <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 800099c:	b580      	push	{r7, lr}
 800099e:	b08c      	sub	sp, #48	; 0x30
 80009a0:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80009a2:	f107 031c 	add.w	r3, r7, #28
 80009a6:	2200      	movs	r2, #0
 80009a8:	601a      	str	r2, [r3, #0]
 80009aa:	605a      	str	r2, [r3, #4]
 80009ac:	609a      	str	r2, [r3, #8]
 80009ae:	60da      	str	r2, [r3, #12]
 80009b0:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 80009b2:	2300      	movs	r3, #0
 80009b4:	61bb      	str	r3, [r7, #24]
 80009b6:	4b6f      	ldr	r3, [pc, #444]	; (8000b74 <MX_GPIO_Init+0x1d8>)
 80009b8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80009ba:	4a6e      	ldr	r2, [pc, #440]	; (8000b74 <MX_GPIO_Init+0x1d8>)
 80009bc:	f043 0310 	orr.w	r3, r3, #16
 80009c0:	6313      	str	r3, [r2, #48]	; 0x30
 80009c2:	4b6c      	ldr	r3, [pc, #432]	; (8000b74 <MX_GPIO_Init+0x1d8>)
 80009c4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80009c6:	f003 0310 	and.w	r3, r3, #16
 80009ca:	61bb      	str	r3, [r7, #24]
 80009cc:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80009ce:	2300      	movs	r3, #0
 80009d0:	617b      	str	r3, [r7, #20]
 80009d2:	4b68      	ldr	r3, [pc, #416]	; (8000b74 <MX_GPIO_Init+0x1d8>)
 80009d4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80009d6:	4a67      	ldr	r2, [pc, #412]	; (8000b74 <MX_GPIO_Init+0x1d8>)
 80009d8:	f043 0304 	orr.w	r3, r3, #4
 80009dc:	6313      	str	r3, [r2, #48]	; 0x30
 80009de:	4b65      	ldr	r3, [pc, #404]	; (8000b74 <MX_GPIO_Init+0x1d8>)
 80009e0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80009e2:	f003 0304 	and.w	r3, r3, #4
 80009e6:	617b      	str	r3, [r7, #20]
 80009e8:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80009ea:	2300      	movs	r3, #0
 80009ec:	613b      	str	r3, [r7, #16]
 80009ee:	4b61      	ldr	r3, [pc, #388]	; (8000b74 <MX_GPIO_Init+0x1d8>)
 80009f0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80009f2:	4a60      	ldr	r2, [pc, #384]	; (8000b74 <MX_GPIO_Init+0x1d8>)
 80009f4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80009f8:	6313      	str	r3, [r2, #48]	; 0x30
 80009fa:	4b5e      	ldr	r3, [pc, #376]	; (8000b74 <MX_GPIO_Init+0x1d8>)
 80009fc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80009fe:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8000a02:	613b      	str	r3, [r7, #16]
 8000a04:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000a06:	2300      	movs	r3, #0
 8000a08:	60fb      	str	r3, [r7, #12]
 8000a0a:	4b5a      	ldr	r3, [pc, #360]	; (8000b74 <MX_GPIO_Init+0x1d8>)
 8000a0c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000a0e:	4a59      	ldr	r2, [pc, #356]	; (8000b74 <MX_GPIO_Init+0x1d8>)
 8000a10:	f043 0301 	orr.w	r3, r3, #1
 8000a14:	6313      	str	r3, [r2, #48]	; 0x30
 8000a16:	4b57      	ldr	r3, [pc, #348]	; (8000b74 <MX_GPIO_Init+0x1d8>)
 8000a18:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000a1a:	f003 0301 	and.w	r3, r3, #1
 8000a1e:	60fb      	str	r3, [r7, #12]
 8000a20:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000a22:	2300      	movs	r3, #0
 8000a24:	60bb      	str	r3, [r7, #8]
 8000a26:	4b53      	ldr	r3, [pc, #332]	; (8000b74 <MX_GPIO_Init+0x1d8>)
 8000a28:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000a2a:	4a52      	ldr	r2, [pc, #328]	; (8000b74 <MX_GPIO_Init+0x1d8>)
 8000a2c:	f043 0308 	orr.w	r3, r3, #8
 8000a30:	6313      	str	r3, [r2, #48]	; 0x30
 8000a32:	4b50      	ldr	r3, [pc, #320]	; (8000b74 <MX_GPIO_Init+0x1d8>)
 8000a34:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000a36:	f003 0308 	and.w	r3, r3, #8
 8000a3a:	60bb      	str	r3, [r7, #8]
 8000a3c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 8000a3e:	2300      	movs	r3, #0
 8000a40:	607b      	str	r3, [r7, #4]
 8000a42:	4b4c      	ldr	r3, [pc, #304]	; (8000b74 <MX_GPIO_Init+0x1d8>)
 8000a44:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000a46:	4a4b      	ldr	r2, [pc, #300]	; (8000b74 <MX_GPIO_Init+0x1d8>)
 8000a48:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8000a4c:	6313      	str	r3, [r2, #48]	; 0x30
 8000a4e:	4b49      	ldr	r3, [pc, #292]	; (8000b74 <MX_GPIO_Init+0x1d8>)
 8000a50:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000a52:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8000a56:	607b      	str	r3, [r7, #4]
 8000a58:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000a5a:	2300      	movs	r3, #0
 8000a5c:	603b      	str	r3, [r7, #0]
 8000a5e:	4b45      	ldr	r3, [pc, #276]	; (8000b74 <MX_GPIO_Init+0x1d8>)
 8000a60:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000a62:	4a44      	ldr	r2, [pc, #272]	; (8000b74 <MX_GPIO_Init+0x1d8>)
 8000a64:	f043 0302 	orr.w	r3, r3, #2
 8000a68:	6313      	str	r3, [r2, #48]	; 0x30
 8000a6a:	4b42      	ldr	r3, [pc, #264]	; (8000b74 <MX_GPIO_Init+0x1d8>)
 8000a6c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000a6e:	f003 0302 	and.w	r3, r3, #2
 8000a72:	603b      	str	r3, [r7, #0]
 8000a74:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, DEBUG_LED_Pin|OUTPUT_Y0_Pin|OUTPUT_Y1_Pin, GPIO_PIN_RESET);
 8000a76:	2200      	movs	r2, #0
 8000a78:	2170      	movs	r1, #112	; 0x70
 8000a7a:	483f      	ldr	r0, [pc, #252]	; (8000b78 <MX_GPIO_Init+0x1dc>)
 8000a7c:	f002 fa82 	bl	8002f84 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(FSMC_RES_GPIO_Port, FSMC_RES_Pin, GPIO_PIN_RESET);
 8000a80:	2200      	movs	r2, #0
 8000a82:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000a86:	483d      	ldr	r0, [pc, #244]	; (8000b7c <MX_GPIO_Init+0x1e0>)
 8000a88:	f002 fa7c 	bl	8002f84 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD_LATCH_GPIO_Port, LD_LATCH_Pin, GPIO_PIN_RESET);
 8000a8c:	2200      	movs	r2, #0
 8000a8e:	2140      	movs	r1, #64	; 0x40
 8000a90:	483b      	ldr	r0, [pc, #236]	; (8000b80 <MX_GPIO_Init+0x1e4>)
 8000a92:	f002 fa77 	bl	8002f84 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(FSMC_BLK_GPIO_Port, FSMC_BLK_Pin, GPIO_PIN_RESET);
 8000a96:	2200      	movs	r2, #0
 8000a98:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000a9c:	4839      	ldr	r0, [pc, #228]	; (8000b84 <MX_GPIO_Init+0x1e8>)
 8000a9e:	f002 fa71 	bl	8002f84 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(BTN_LOAD_GPIO_Port, BTN_LOAD_Pin, GPIO_PIN_RESET);
 8000aa2:	2200      	movs	r2, #0
 8000aa4:	2108      	movs	r1, #8
 8000aa6:	4838      	ldr	r0, [pc, #224]	; (8000b88 <MX_GPIO_Init+0x1ec>)
 8000aa8:	f002 fa6c 	bl	8002f84 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PEPin PEPin PEPin */
  GPIO_InitStruct.Pin = DEBUG_LED_Pin|OUTPUT_Y0_Pin|OUTPUT_Y1_Pin;
 8000aac:	2370      	movs	r3, #112	; 0x70
 8000aae:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000ab0:	2301      	movs	r3, #1
 8000ab2:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ab4:	2300      	movs	r3, #0
 8000ab6:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000ab8:	2300      	movs	r3, #0
 8000aba:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8000abc:	f107 031c 	add.w	r3, r7, #28
 8000ac0:	4619      	mov	r1, r3
 8000ac2:	482d      	ldr	r0, [pc, #180]	; (8000b78 <MX_GPIO_Init+0x1dc>)
 8000ac4:	f002 f8c2 	bl	8002c4c <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = FSMC_RES_Pin;
 8000ac8:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8000acc:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000ace:	2301      	movs	r3, #1
 8000ad0:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ad2:	2300      	movs	r3, #0
 8000ad4:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000ad6:	2300      	movs	r3, #0
 8000ad8:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(FSMC_RES_GPIO_Port, &GPIO_InitStruct);
 8000ada:	f107 031c 	add.w	r3, r7, #28
 8000ade:	4619      	mov	r1, r3
 8000ae0:	4826      	ldr	r0, [pc, #152]	; (8000b7c <MX_GPIO_Init+0x1e0>)
 8000ae2:	f002 f8b3 	bl	8002c4c <HAL_GPIO_Init>

  /*Configure GPIO pins : PAPin PAPin */
  GPIO_InitStruct.Pin = INPUT_X0_Pin|INPUT_X1_Pin;
 8000ae6:	23c0      	movs	r3, #192	; 0xc0
 8000ae8:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000aea:	2300      	movs	r3, #0
 8000aec:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000aee:	2300      	movs	r3, #0
 8000af0:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000af2:	f107 031c 	add.w	r3, r7, #28
 8000af6:	4619      	mov	r1, r3
 8000af8:	4822      	ldr	r0, [pc, #136]	; (8000b84 <MX_GPIO_Init+0x1e8>)
 8000afa:	f002 f8a7 	bl	8002c4c <HAL_GPIO_Init>

  /*Configure GPIO pins : PCPin PCPin */
  GPIO_InitStruct.Pin = INPUT_X2_Pin|INPUT_X3_Pin;
 8000afe:	2330      	movs	r3, #48	; 0x30
 8000b00:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000b02:	2300      	movs	r3, #0
 8000b04:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b06:	2300      	movs	r3, #0
 8000b08:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000b0a:	f107 031c 	add.w	r3, r7, #28
 8000b0e:	4619      	mov	r1, r3
 8000b10:	481a      	ldr	r0, [pc, #104]	; (8000b7c <MX_GPIO_Init+0x1e0>)
 8000b12:	f002 f89b 	bl	8002c4c <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = LD_LATCH_Pin;
 8000b16:	2340      	movs	r3, #64	; 0x40
 8000b18:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000b1a:	2301      	movs	r3, #1
 8000b1c:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b1e:	2300      	movs	r3, #0
 8000b20:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000b22:	2300      	movs	r3, #0
 8000b24:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(LD_LATCH_GPIO_Port, &GPIO_InitStruct);
 8000b26:	f107 031c 	add.w	r3, r7, #28
 8000b2a:	4619      	mov	r1, r3
 8000b2c:	4814      	ldr	r0, [pc, #80]	; (8000b80 <MX_GPIO_Init+0x1e4>)
 8000b2e:	f002 f88d 	bl	8002c4c <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = FSMC_BLK_Pin;
 8000b32:	f44f 7380 	mov.w	r3, #256	; 0x100
 8000b36:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000b38:	2301      	movs	r3, #1
 8000b3a:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b3c:	2300      	movs	r3, #0
 8000b3e:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000b40:	2300      	movs	r3, #0
 8000b42:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(FSMC_BLK_GPIO_Port, &GPIO_InitStruct);
 8000b44:	f107 031c 	add.w	r3, r7, #28
 8000b48:	4619      	mov	r1, r3
 8000b4a:	480e      	ldr	r0, [pc, #56]	; (8000b84 <MX_GPIO_Init+0x1e8>)
 8000b4c:	f002 f87e 	bl	8002c4c <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = BTN_LOAD_Pin;
 8000b50:	2308      	movs	r3, #8
 8000b52:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000b54:	2301      	movs	r3, #1
 8000b56:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b58:	2300      	movs	r3, #0
 8000b5a:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000b5c:	2300      	movs	r3, #0
 8000b5e:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(BTN_LOAD_GPIO_Port, &GPIO_InitStruct);
 8000b60:	f107 031c 	add.w	r3, r7, #28
 8000b64:	4619      	mov	r1, r3
 8000b66:	4808      	ldr	r0, [pc, #32]	; (8000b88 <MX_GPIO_Init+0x1ec>)
 8000b68:	f002 f870 	bl	8002c4c <HAL_GPIO_Init>

}
 8000b6c:	bf00      	nop
 8000b6e:	3730      	adds	r7, #48	; 0x30
 8000b70:	46bd      	mov	sp, r7
 8000b72:	bd80      	pop	{r7, pc}
 8000b74:	40023800 	.word	0x40023800
 8000b78:	40021000 	.word	0x40021000
 8000b7c:	40020800 	.word	0x40020800
 8000b80:	40021800 	.word	0x40021800
 8000b84:	40020000 	.word	0x40020000
 8000b88:	40020c00 	.word	0x40020c00

08000b8c <MX_I2C1_Init>:

I2C_HandleTypeDef hi2c1;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 8000b8c:	b580      	push	{r7, lr}
 8000b8e:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8000b90:	4b12      	ldr	r3, [pc, #72]	; (8000bdc <MX_I2C1_Init+0x50>)
 8000b92:	4a13      	ldr	r2, [pc, #76]	; (8000be0 <MX_I2C1_Init+0x54>)
 8000b94:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 8000b96:	4b11      	ldr	r3, [pc, #68]	; (8000bdc <MX_I2C1_Init+0x50>)
 8000b98:	4a12      	ldr	r2, [pc, #72]	; (8000be4 <MX_I2C1_Init+0x58>)
 8000b9a:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8000b9c:	4b0f      	ldr	r3, [pc, #60]	; (8000bdc <MX_I2C1_Init+0x50>)
 8000b9e:	2200      	movs	r2, #0
 8000ba0:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 8000ba2:	4b0e      	ldr	r3, [pc, #56]	; (8000bdc <MX_I2C1_Init+0x50>)
 8000ba4:	2200      	movs	r2, #0
 8000ba6:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8000ba8:	4b0c      	ldr	r3, [pc, #48]	; (8000bdc <MX_I2C1_Init+0x50>)
 8000baa:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8000bae:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8000bb0:	4b0a      	ldr	r3, [pc, #40]	; (8000bdc <MX_I2C1_Init+0x50>)
 8000bb2:	2200      	movs	r2, #0
 8000bb4:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 8000bb6:	4b09      	ldr	r3, [pc, #36]	; (8000bdc <MX_I2C1_Init+0x50>)
 8000bb8:	2200      	movs	r2, #0
 8000bba:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8000bbc:	4b07      	ldr	r3, [pc, #28]	; (8000bdc <MX_I2C1_Init+0x50>)
 8000bbe:	2200      	movs	r2, #0
 8000bc0:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8000bc2:	4b06      	ldr	r3, [pc, #24]	; (8000bdc <MX_I2C1_Init+0x50>)
 8000bc4:	2200      	movs	r2, #0
 8000bc6:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8000bc8:	4804      	ldr	r0, [pc, #16]	; (8000bdc <MX_I2C1_Init+0x50>)
 8000bca:	f002 f9f5 	bl	8002fb8 <HAL_I2C_Init>
 8000bce:	4603      	mov	r3, r0
 8000bd0:	2b00      	cmp	r3, #0
 8000bd2:	d001      	beq.n	8000bd8 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8000bd4:	f001 faa6 	bl	8002124 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8000bd8:	bf00      	nop
 8000bda:	bd80      	pop	{r7, pc}
 8000bdc:	20000518 	.word	0x20000518
 8000be0:	40005400 	.word	0x40005400
 8000be4:	000186a0 	.word	0x000186a0

08000be8 <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 8000be8:	b580      	push	{r7, lr}
 8000bea:	b08a      	sub	sp, #40	; 0x28
 8000bec:	af00      	add	r7, sp, #0
 8000bee:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000bf0:	f107 0314 	add.w	r3, r7, #20
 8000bf4:	2200      	movs	r2, #0
 8000bf6:	601a      	str	r2, [r3, #0]
 8000bf8:	605a      	str	r2, [r3, #4]
 8000bfa:	609a      	str	r2, [r3, #8]
 8000bfc:	60da      	str	r2, [r3, #12]
 8000bfe:	611a      	str	r2, [r3, #16]
  if(i2cHandle->Instance==I2C1)
 8000c00:	687b      	ldr	r3, [r7, #4]
 8000c02:	681b      	ldr	r3, [r3, #0]
 8000c04:	4a19      	ldr	r2, [pc, #100]	; (8000c6c <HAL_I2C_MspInit+0x84>)
 8000c06:	4293      	cmp	r3, r2
 8000c08:	d12b      	bne.n	8000c62 <HAL_I2C_MspInit+0x7a>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000c0a:	2300      	movs	r3, #0
 8000c0c:	613b      	str	r3, [r7, #16]
 8000c0e:	4b18      	ldr	r3, [pc, #96]	; (8000c70 <HAL_I2C_MspInit+0x88>)
 8000c10:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000c12:	4a17      	ldr	r2, [pc, #92]	; (8000c70 <HAL_I2C_MspInit+0x88>)
 8000c14:	f043 0302 	orr.w	r3, r3, #2
 8000c18:	6313      	str	r3, [r2, #48]	; 0x30
 8000c1a:	4b15      	ldr	r3, [pc, #84]	; (8000c70 <HAL_I2C_MspInit+0x88>)
 8000c1c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000c1e:	f003 0302 	and.w	r3, r3, #2
 8000c22:	613b      	str	r3, [r7, #16]
 8000c24:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8000c26:	23c0      	movs	r3, #192	; 0xc0
 8000c28:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8000c2a:	2312      	movs	r3, #18
 8000c2c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c2e:	2300      	movs	r3, #0
 8000c30:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000c32:	2303      	movs	r3, #3
 8000c34:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8000c36:	2304      	movs	r3, #4
 8000c38:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000c3a:	f107 0314 	add.w	r3, r7, #20
 8000c3e:	4619      	mov	r1, r3
 8000c40:	480c      	ldr	r0, [pc, #48]	; (8000c74 <HAL_I2C_MspInit+0x8c>)
 8000c42:	f002 f803 	bl	8002c4c <HAL_GPIO_Init>

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8000c46:	2300      	movs	r3, #0
 8000c48:	60fb      	str	r3, [r7, #12]
 8000c4a:	4b09      	ldr	r3, [pc, #36]	; (8000c70 <HAL_I2C_MspInit+0x88>)
 8000c4c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000c4e:	4a08      	ldr	r2, [pc, #32]	; (8000c70 <HAL_I2C_MspInit+0x88>)
 8000c50:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8000c54:	6413      	str	r3, [r2, #64]	; 0x40
 8000c56:	4b06      	ldr	r3, [pc, #24]	; (8000c70 <HAL_I2C_MspInit+0x88>)
 8000c58:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000c5a:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8000c5e:	60fb      	str	r3, [r7, #12]
 8000c60:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }
}
 8000c62:	bf00      	nop
 8000c64:	3728      	adds	r7, #40	; 0x28
 8000c66:	46bd      	mov	sp, r7
 8000c68:	bd80      	pop	{r7, pc}
 8000c6a:	bf00      	nop
 8000c6c:	40005400 	.word	0x40005400
 8000c70:	40023800 	.word	0x40023800
 8000c74:	40020400 	.word	0x40020400

08000c78 <LCD_WR_REG>:
unsigned char s[50];

_lcd_dev lcddev;

void LCD_WR_REG(uint16_t reg) //
{
 8000c78:	b480      	push	{r7}
 8000c7a:	b083      	sub	sp, #12
 8000c7c:	af00      	add	r7, sp, #0
 8000c7e:	4603      	mov	r3, r0
 8000c80:	80fb      	strh	r3, [r7, #6]
	LCD->LCD_REG=reg;
 8000c82:	4a04      	ldr	r2, [pc, #16]	; (8000c94 <LCD_WR_REG+0x1c>)
 8000c84:	88fb      	ldrh	r3, [r7, #6]
 8000c86:	8013      	strh	r3, [r2, #0]
}
 8000c88:	bf00      	nop
 8000c8a:	370c      	adds	r7, #12
 8000c8c:	46bd      	mov	sp, r7
 8000c8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c92:	4770      	bx	lr
 8000c94:	600ffffe 	.word	0x600ffffe

08000c98 <LCD_WR_DATA>:

void LCD_WR_DATA(uint16_t data)
{
 8000c98:	b480      	push	{r7}
 8000c9a:	b083      	sub	sp, #12
 8000c9c:	af00      	add	r7, sp, #0
 8000c9e:	4603      	mov	r3, r0
 8000ca0:	80fb      	strh	r3, [r7, #6]
	LCD->LCD_RAM=data;
 8000ca2:	4a04      	ldr	r2, [pc, #16]	; (8000cb4 <LCD_WR_DATA+0x1c>)
 8000ca4:	88fb      	ldrh	r3, [r7, #6]
 8000ca6:	8053      	strh	r3, [r2, #2]
}
 8000ca8:	bf00      	nop
 8000caa:	370c      	adds	r7, #12
 8000cac:	46bd      	mov	sp, r7
 8000cae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cb2:	4770      	bx	lr
 8000cb4:	600ffffe 	.word	0x600ffffe

08000cb8 <LCD_RD_DATA>:

uint16_t LCD_RD_DATA(void)
{
 8000cb8:	b480      	push	{r7}
 8000cba:	b083      	sub	sp, #12
 8000cbc:	af00      	add	r7, sp, #0
	__IO uint16_t ram;
	ram=LCD->LCD_RAM;
 8000cbe:	4b06      	ldr	r3, [pc, #24]	; (8000cd8 <LCD_RD_DATA+0x20>)
 8000cc0:	885b      	ldrh	r3, [r3, #2]
 8000cc2:	b29b      	uxth	r3, r3
 8000cc4:	80fb      	strh	r3, [r7, #6]
	return ram;
 8000cc6:	88fb      	ldrh	r3, [r7, #6]
 8000cc8:	b29b      	uxth	r3, r3
}
 8000cca:	4618      	mov	r0, r3
 8000ccc:	370c      	adds	r7, #12
 8000cce:	46bd      	mov	sp, r7
 8000cd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cd4:	4770      	bx	lr
 8000cd6:	bf00      	nop
 8000cd8:	600ffffe 	.word	0x600ffffe

08000cdc <lcd_AddressSet>:


void lcd_AddressSet(uint16_t x1,uint16_t y1,uint16_t x2,uint16_t y2)
{
 8000cdc:	b590      	push	{r4, r7, lr}
 8000cde:	b083      	sub	sp, #12
 8000ce0:	af00      	add	r7, sp, #0
 8000ce2:	4604      	mov	r4, r0
 8000ce4:	4608      	mov	r0, r1
 8000ce6:	4611      	mov	r1, r2
 8000ce8:	461a      	mov	r2, r3
 8000cea:	4623      	mov	r3, r4
 8000cec:	80fb      	strh	r3, [r7, #6]
 8000cee:	4603      	mov	r3, r0
 8000cf0:	80bb      	strh	r3, [r7, #4]
 8000cf2:	460b      	mov	r3, r1
 8000cf4:	807b      	strh	r3, [r7, #2]
 8000cf6:	4613      	mov	r3, r2
 8000cf8:	803b      	strh	r3, [r7, #0]
		LCD_WR_REG(0x2a);
 8000cfa:	202a      	movs	r0, #42	; 0x2a
 8000cfc:	f7ff ffbc 	bl	8000c78 <LCD_WR_REG>
		LCD_WR_DATA(x1>>8);
 8000d00:	88fb      	ldrh	r3, [r7, #6]
 8000d02:	0a1b      	lsrs	r3, r3, #8
 8000d04:	b29b      	uxth	r3, r3
 8000d06:	4618      	mov	r0, r3
 8000d08:	f7ff ffc6 	bl	8000c98 <LCD_WR_DATA>
		LCD_WR_DATA(x1&0xff);
 8000d0c:	88fb      	ldrh	r3, [r7, #6]
 8000d0e:	b2db      	uxtb	r3, r3
 8000d10:	b29b      	uxth	r3, r3
 8000d12:	4618      	mov	r0, r3
 8000d14:	f7ff ffc0 	bl	8000c98 <LCD_WR_DATA>
		LCD_WR_DATA(x2>>8);
 8000d18:	887b      	ldrh	r3, [r7, #2]
 8000d1a:	0a1b      	lsrs	r3, r3, #8
 8000d1c:	b29b      	uxth	r3, r3
 8000d1e:	4618      	mov	r0, r3
 8000d20:	f7ff ffba 	bl	8000c98 <LCD_WR_DATA>
		LCD_WR_DATA(x2&0xff);
 8000d24:	887b      	ldrh	r3, [r7, #2]
 8000d26:	b2db      	uxtb	r3, r3
 8000d28:	b29b      	uxth	r3, r3
 8000d2a:	4618      	mov	r0, r3
 8000d2c:	f7ff ffb4 	bl	8000c98 <LCD_WR_DATA>
		LCD_WR_REG(0x2b);
 8000d30:	202b      	movs	r0, #43	; 0x2b
 8000d32:	f7ff ffa1 	bl	8000c78 <LCD_WR_REG>
		LCD_WR_DATA(y1>>8);
 8000d36:	88bb      	ldrh	r3, [r7, #4]
 8000d38:	0a1b      	lsrs	r3, r3, #8
 8000d3a:	b29b      	uxth	r3, r3
 8000d3c:	4618      	mov	r0, r3
 8000d3e:	f7ff ffab 	bl	8000c98 <LCD_WR_DATA>
		LCD_WR_DATA(y1&0xff);
 8000d42:	88bb      	ldrh	r3, [r7, #4]
 8000d44:	b2db      	uxtb	r3, r3
 8000d46:	b29b      	uxth	r3, r3
 8000d48:	4618      	mov	r0, r3
 8000d4a:	f7ff ffa5 	bl	8000c98 <LCD_WR_DATA>
		LCD_WR_DATA(y2>>8);
 8000d4e:	883b      	ldrh	r3, [r7, #0]
 8000d50:	0a1b      	lsrs	r3, r3, #8
 8000d52:	b29b      	uxth	r3, r3
 8000d54:	4618      	mov	r0, r3
 8000d56:	f7ff ff9f 	bl	8000c98 <LCD_WR_DATA>
		LCD_WR_DATA(y2&0xff);
 8000d5a:	883b      	ldrh	r3, [r7, #0]
 8000d5c:	b2db      	uxtb	r3, r3
 8000d5e:	b29b      	uxth	r3, r3
 8000d60:	4618      	mov	r0, r3
 8000d62:	f7ff ff99 	bl	8000c98 <LCD_WR_DATA>
		LCD_WR_REG(0x2c);
 8000d66:	202c      	movs	r0, #44	; 0x2c
 8000d68:	f7ff ff86 	bl	8000c78 <LCD_WR_REG>
}
 8000d6c:	bf00      	nop
 8000d6e:	370c      	adds	r7, #12
 8000d70:	46bd      	mov	sp, r7
 8000d72:	bd90      	pop	{r4, r7, pc}

08000d74 <lcd_Clear>:
	return (((r>>11)<<11)|((g>>10)<<5)|(b>>11));
}


void lcd_Clear(uint16_t color) //
{
 8000d74:	b580      	push	{r7, lr}
 8000d76:	b084      	sub	sp, #16
 8000d78:	af00      	add	r7, sp, #0
 8000d7a:	4603      	mov	r3, r0
 8000d7c:	80fb      	strh	r3, [r7, #6]
	uint16_t i,j;
	uint8_t buffer[2];
	buffer[0] = color >> 8;
 8000d7e:	88fb      	ldrh	r3, [r7, #6]
 8000d80:	0a1b      	lsrs	r3, r3, #8
 8000d82:	b29b      	uxth	r3, r3
 8000d84:	b2db      	uxtb	r3, r3
 8000d86:	723b      	strb	r3, [r7, #8]
	buffer[1] = color;
 8000d88:	88fb      	ldrh	r3, [r7, #6]
 8000d8a:	b2db      	uxtb	r3, r3
 8000d8c:	727b      	strb	r3, [r7, #9]
	lcd_AddressSet(0,0,lcddev.width-1,lcddev.height-1);
 8000d8e:	4b15      	ldr	r3, [pc, #84]	; (8000de4 <lcd_Clear+0x70>)
 8000d90:	881b      	ldrh	r3, [r3, #0]
 8000d92:	3b01      	subs	r3, #1
 8000d94:	b29a      	uxth	r2, r3
 8000d96:	4b13      	ldr	r3, [pc, #76]	; (8000de4 <lcd_Clear+0x70>)
 8000d98:	885b      	ldrh	r3, [r3, #2]
 8000d9a:	3b01      	subs	r3, #1
 8000d9c:	b29b      	uxth	r3, r3
 8000d9e:	2100      	movs	r1, #0
 8000da0:	2000      	movs	r0, #0
 8000da2:	f7ff ff9b 	bl	8000cdc <lcd_AddressSet>
	for(i=0;i<lcddev.width;i++)
 8000da6:	2300      	movs	r3, #0
 8000da8:	81fb      	strh	r3, [r7, #14]
 8000daa:	e011      	b.n	8000dd0 <lcd_Clear+0x5c>
	{
		for(j=0;j<lcddev.height;j++)
 8000dac:	2300      	movs	r3, #0
 8000dae:	81bb      	strh	r3, [r7, #12]
 8000db0:	e006      	b.n	8000dc0 <lcd_Clear+0x4c>
		{
			LCD_WR_DATA(color);
 8000db2:	88fb      	ldrh	r3, [r7, #6]
 8000db4:	4618      	mov	r0, r3
 8000db6:	f7ff ff6f 	bl	8000c98 <LCD_WR_DATA>
		for(j=0;j<lcddev.height;j++)
 8000dba:	89bb      	ldrh	r3, [r7, #12]
 8000dbc:	3301      	adds	r3, #1
 8000dbe:	81bb      	strh	r3, [r7, #12]
 8000dc0:	4b08      	ldr	r3, [pc, #32]	; (8000de4 <lcd_Clear+0x70>)
 8000dc2:	885b      	ldrh	r3, [r3, #2]
 8000dc4:	89ba      	ldrh	r2, [r7, #12]
 8000dc6:	429a      	cmp	r2, r3
 8000dc8:	d3f3      	bcc.n	8000db2 <lcd_Clear+0x3e>
	for(i=0;i<lcddev.width;i++)
 8000dca:	89fb      	ldrh	r3, [r7, #14]
 8000dcc:	3301      	adds	r3, #1
 8000dce:	81fb      	strh	r3, [r7, #14]
 8000dd0:	4b04      	ldr	r3, [pc, #16]	; (8000de4 <lcd_Clear+0x70>)
 8000dd2:	881b      	ldrh	r3, [r3, #0]
 8000dd4:	89fa      	ldrh	r2, [r7, #14]
 8000dd6:	429a      	cmp	r2, r3
 8000dd8:	d3e8      	bcc.n	8000dac <lcd_Clear+0x38>
//			sram_WriteBuffer(&buffer, (i*lcddev.width+j)*4, 2);
		}
	}
}
 8000dda:	bf00      	nop
 8000ddc:	bf00      	nop
 8000dde:	3710      	adds	r7, #16
 8000de0:	46bd      	mov	sp, r7
 8000de2:	bd80      	pop	{r7, pc}
 8000de4:	2000056c 	.word	0x2000056c

08000de8 <lcd_DrawPoint>:
		}
	}
}

void lcd_DrawPoint(uint16_t x,uint16_t y,uint16_t color) // 1 ddieemr anhr
{
 8000de8:	b580      	push	{r7, lr}
 8000dea:	b082      	sub	sp, #8
 8000dec:	af00      	add	r7, sp, #0
 8000dee:	4603      	mov	r3, r0
 8000df0:	80fb      	strh	r3, [r7, #6]
 8000df2:	460b      	mov	r3, r1
 8000df4:	80bb      	strh	r3, [r7, #4]
 8000df6:	4613      	mov	r3, r2
 8000df8:	807b      	strh	r3, [r7, #2]
	lcd_AddressSet(x,y,x,y);//ÉèÖÃ¹â±êÎ»ÖÃ
 8000dfa:	88bb      	ldrh	r3, [r7, #4]
 8000dfc:	88fa      	ldrh	r2, [r7, #6]
 8000dfe:	88b9      	ldrh	r1, [r7, #4]
 8000e00:	88f8      	ldrh	r0, [r7, #6]
 8000e02:	f7ff ff6b 	bl	8000cdc <lcd_AddressSet>
	LCD_WR_DATA(color);
 8000e06:	887b      	ldrh	r3, [r7, #2]
 8000e08:	4618      	mov	r0, r3
 8000e0a:	f7ff ff45 	bl	8000c98 <LCD_WR_DATA>
}
 8000e0e:	bf00      	nop
 8000e10:	3708      	adds	r7, #8
 8000e12:	46bd      	mov	sp, r7
 8000e14:	bd80      	pop	{r7, pc}
	...

08000e18 <lcd_ShowChar>:
	lcd_DrawLine(x1,y2,x2,y2,color);
	lcd_DrawLine(x2,y1,x2,y2,color);
}

void lcd_ShowChar(uint16_t x,uint16_t y,uint8_t num,uint16_t fc,uint16_t bc,uint8_t sizey,uint8_t mode) // 1ky tu size = 12 16 24 32, fc: mau chuw, bc, mauf neefn, mode: hien neen
{
 8000e18:	b590      	push	{r4, r7, lr}
 8000e1a:	b087      	sub	sp, #28
 8000e1c:	af00      	add	r7, sp, #0
 8000e1e:	4604      	mov	r4, r0
 8000e20:	4608      	mov	r0, r1
 8000e22:	4611      	mov	r1, r2
 8000e24:	461a      	mov	r2, r3
 8000e26:	4623      	mov	r3, r4
 8000e28:	80fb      	strh	r3, [r7, #6]
 8000e2a:	4603      	mov	r3, r0
 8000e2c:	80bb      	strh	r3, [r7, #4]
 8000e2e:	460b      	mov	r3, r1
 8000e30:	70fb      	strb	r3, [r7, #3]
 8000e32:	4613      	mov	r3, r2
 8000e34:	803b      	strh	r3, [r7, #0]
	uint8_t temp,sizex,t,m=0;
 8000e36:	2300      	movs	r3, #0
 8000e38:	757b      	strb	r3, [r7, #21]
	uint16_t i,TypefaceNum;
	uint16_t x0=x;
 8000e3a:	88fb      	ldrh	r3, [r7, #6]
 8000e3c:	823b      	strh	r3, [r7, #16]
	sizex=sizey/2;
 8000e3e:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 8000e42:	085b      	lsrs	r3, r3, #1
 8000e44:	73fb      	strb	r3, [r7, #15]
	TypefaceNum=(sizex/8+((sizex%8)?1:0))*sizey;
 8000e46:	7bfb      	ldrb	r3, [r7, #15]
 8000e48:	08db      	lsrs	r3, r3, #3
 8000e4a:	b2db      	uxtb	r3, r3
 8000e4c:	461a      	mov	r2, r3
 8000e4e:	7bfb      	ldrb	r3, [r7, #15]
 8000e50:	f003 0307 	and.w	r3, r3, #7
 8000e54:	b2db      	uxtb	r3, r3
 8000e56:	2b00      	cmp	r3, #0
 8000e58:	bf14      	ite	ne
 8000e5a:	2301      	movne	r3, #1
 8000e5c:	2300      	moveq	r3, #0
 8000e5e:	b2db      	uxtb	r3, r3
 8000e60:	4413      	add	r3, r2
 8000e62:	b29a      	uxth	r2, r3
 8000e64:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 8000e68:	b29b      	uxth	r3, r3
 8000e6a:	fb12 f303 	smulbb	r3, r2, r3
 8000e6e:	81bb      	strh	r3, [r7, #12]
	num=num-' ';
 8000e70:	78fb      	ldrb	r3, [r7, #3]
 8000e72:	3b20      	subs	r3, #32
 8000e74:	70fb      	strb	r3, [r7, #3]
	lcd_AddressSet(x,y,x+sizex-1,y+sizey-1);
 8000e76:	7bfb      	ldrb	r3, [r7, #15]
 8000e78:	b29a      	uxth	r2, r3
 8000e7a:	88fb      	ldrh	r3, [r7, #6]
 8000e7c:	4413      	add	r3, r2
 8000e7e:	b29b      	uxth	r3, r3
 8000e80:	3b01      	subs	r3, #1
 8000e82:	b29c      	uxth	r4, r3
 8000e84:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 8000e88:	b29a      	uxth	r2, r3
 8000e8a:	88bb      	ldrh	r3, [r7, #4]
 8000e8c:	4413      	add	r3, r2
 8000e8e:	b29b      	uxth	r3, r3
 8000e90:	3b01      	subs	r3, #1
 8000e92:	b29b      	uxth	r3, r3
 8000e94:	88b9      	ldrh	r1, [r7, #4]
 8000e96:	88f8      	ldrh	r0, [r7, #6]
 8000e98:	4622      	mov	r2, r4
 8000e9a:	f7ff ff1f 	bl	8000cdc <lcd_AddressSet>
	for(i=0;i<TypefaceNum;i++)
 8000e9e:	2300      	movs	r3, #0
 8000ea0:	827b      	strh	r3, [r7, #18]
 8000ea2:	e07a      	b.n	8000f9a <lcd_ShowChar+0x182>
	{
		if(sizey==12);
 8000ea4:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 8000ea8:	2b0c      	cmp	r3, #12
 8000eaa:	d028      	beq.n	8000efe <lcd_ShowChar+0xe6>
		else if(sizey==16)temp=ascii_1608[num][i];
 8000eac:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 8000eb0:	2b10      	cmp	r3, #16
 8000eb2:	d108      	bne.n	8000ec6 <lcd_ShowChar+0xae>
 8000eb4:	78fa      	ldrb	r2, [r7, #3]
 8000eb6:	8a7b      	ldrh	r3, [r7, #18]
 8000eb8:	493c      	ldr	r1, [pc, #240]	; (8000fac <lcd_ShowChar+0x194>)
 8000eba:	0112      	lsls	r2, r2, #4
 8000ebc:	440a      	add	r2, r1
 8000ebe:	4413      	add	r3, r2
 8000ec0:	781b      	ldrb	r3, [r3, #0]
 8000ec2:	75fb      	strb	r3, [r7, #23]
 8000ec4:	e01b      	b.n	8000efe <lcd_ShowChar+0xe6>
		else if(sizey==24)temp=ascii_2412[num][i];
 8000ec6:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 8000eca:	2b18      	cmp	r3, #24
 8000ecc:	d10b      	bne.n	8000ee6 <lcd_ShowChar+0xce>
 8000ece:	78fa      	ldrb	r2, [r7, #3]
 8000ed0:	8a79      	ldrh	r1, [r7, #18]
 8000ed2:	4837      	ldr	r0, [pc, #220]	; (8000fb0 <lcd_ShowChar+0x198>)
 8000ed4:	4613      	mov	r3, r2
 8000ed6:	005b      	lsls	r3, r3, #1
 8000ed8:	4413      	add	r3, r2
 8000eda:	011b      	lsls	r3, r3, #4
 8000edc:	4403      	add	r3, r0
 8000ede:	440b      	add	r3, r1
 8000ee0:	781b      	ldrb	r3, [r3, #0]
 8000ee2:	75fb      	strb	r3, [r7, #23]
 8000ee4:	e00b      	b.n	8000efe <lcd_ShowChar+0xe6>
		else if(sizey==32)temp=ascii_3216[num][i];
 8000ee6:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 8000eea:	2b20      	cmp	r3, #32
 8000eec:	d15a      	bne.n	8000fa4 <lcd_ShowChar+0x18c>
 8000eee:	78fa      	ldrb	r2, [r7, #3]
 8000ef0:	8a7b      	ldrh	r3, [r7, #18]
 8000ef2:	4930      	ldr	r1, [pc, #192]	; (8000fb4 <lcd_ShowChar+0x19c>)
 8000ef4:	0192      	lsls	r2, r2, #6
 8000ef6:	440a      	add	r2, r1
 8000ef8:	4413      	add	r3, r2
 8000efa:	781b      	ldrb	r3, [r3, #0]
 8000efc:	75fb      	strb	r3, [r7, #23]
		else return;
		for(t=0;t<8;t++)
 8000efe:	2300      	movs	r3, #0
 8000f00:	75bb      	strb	r3, [r7, #22]
 8000f02:	e044      	b.n	8000f8e <lcd_ShowChar+0x176>
		{
			if(!mode)
 8000f04:	f897 3030 	ldrb.w	r3, [r7, #48]	; 0x30
 8000f08:	2b00      	cmp	r3, #0
 8000f0a:	d120      	bne.n	8000f4e <lcd_ShowChar+0x136>
			{
				if(temp&(0x01<<t))LCD_WR_DATA(fc);
 8000f0c:	7dfa      	ldrb	r2, [r7, #23]
 8000f0e:	7dbb      	ldrb	r3, [r7, #22]
 8000f10:	fa42 f303 	asr.w	r3, r2, r3
 8000f14:	f003 0301 	and.w	r3, r3, #1
 8000f18:	2b00      	cmp	r3, #0
 8000f1a:	d004      	beq.n	8000f26 <lcd_ShowChar+0x10e>
 8000f1c:	883b      	ldrh	r3, [r7, #0]
 8000f1e:	4618      	mov	r0, r3
 8000f20:	f7ff feba 	bl	8000c98 <LCD_WR_DATA>
 8000f24:	e003      	b.n	8000f2e <lcd_ShowChar+0x116>
				else LCD_WR_DATA(bc);
 8000f26:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 8000f28:	4618      	mov	r0, r3
 8000f2a:	f7ff feb5 	bl	8000c98 <LCD_WR_DATA>
				m++;
 8000f2e:	7d7b      	ldrb	r3, [r7, #21]
 8000f30:	3301      	adds	r3, #1
 8000f32:	757b      	strb	r3, [r7, #21]
				if(m%sizex==0)
 8000f34:	7d7b      	ldrb	r3, [r7, #21]
 8000f36:	7bfa      	ldrb	r2, [r7, #15]
 8000f38:	fbb3 f1f2 	udiv	r1, r3, r2
 8000f3c:	fb02 f201 	mul.w	r2, r2, r1
 8000f40:	1a9b      	subs	r3, r3, r2
 8000f42:	b2db      	uxtb	r3, r3
 8000f44:	2b00      	cmp	r3, #0
 8000f46:	d11f      	bne.n	8000f88 <lcd_ShowChar+0x170>
				{
					m=0;
 8000f48:	2300      	movs	r3, #0
 8000f4a:	757b      	strb	r3, [r7, #21]
					break;
 8000f4c:	e022      	b.n	8000f94 <lcd_ShowChar+0x17c>
				}
			}
			else
			{
				if(temp&(0x01<<t))lcd_DrawPoint(x,y,fc);
 8000f4e:	7dfa      	ldrb	r2, [r7, #23]
 8000f50:	7dbb      	ldrb	r3, [r7, #22]
 8000f52:	fa42 f303 	asr.w	r3, r2, r3
 8000f56:	f003 0301 	and.w	r3, r3, #1
 8000f5a:	2b00      	cmp	r3, #0
 8000f5c:	d005      	beq.n	8000f6a <lcd_ShowChar+0x152>
 8000f5e:	883a      	ldrh	r2, [r7, #0]
 8000f60:	88b9      	ldrh	r1, [r7, #4]
 8000f62:	88fb      	ldrh	r3, [r7, #6]
 8000f64:	4618      	mov	r0, r3
 8000f66:	f7ff ff3f 	bl	8000de8 <lcd_DrawPoint>
				x++;
 8000f6a:	88fb      	ldrh	r3, [r7, #6]
 8000f6c:	3301      	adds	r3, #1
 8000f6e:	80fb      	strh	r3, [r7, #6]
				if((x-x0)==sizex)
 8000f70:	88fa      	ldrh	r2, [r7, #6]
 8000f72:	8a3b      	ldrh	r3, [r7, #16]
 8000f74:	1ad2      	subs	r2, r2, r3
 8000f76:	7bfb      	ldrb	r3, [r7, #15]
 8000f78:	429a      	cmp	r2, r3
 8000f7a:	d105      	bne.n	8000f88 <lcd_ShowChar+0x170>
				{
					x=x0;
 8000f7c:	8a3b      	ldrh	r3, [r7, #16]
 8000f7e:	80fb      	strh	r3, [r7, #6]
					y++;
 8000f80:	88bb      	ldrh	r3, [r7, #4]
 8000f82:	3301      	adds	r3, #1
 8000f84:	80bb      	strh	r3, [r7, #4]
					break;
 8000f86:	e005      	b.n	8000f94 <lcd_ShowChar+0x17c>
		for(t=0;t<8;t++)
 8000f88:	7dbb      	ldrb	r3, [r7, #22]
 8000f8a:	3301      	adds	r3, #1
 8000f8c:	75bb      	strb	r3, [r7, #22]
 8000f8e:	7dbb      	ldrb	r3, [r7, #22]
 8000f90:	2b07      	cmp	r3, #7
 8000f92:	d9b7      	bls.n	8000f04 <lcd_ShowChar+0xec>
	for(i=0;i<TypefaceNum;i++)
 8000f94:	8a7b      	ldrh	r3, [r7, #18]
 8000f96:	3301      	adds	r3, #1
 8000f98:	827b      	strh	r3, [r7, #18]
 8000f9a:	8a7a      	ldrh	r2, [r7, #18]
 8000f9c:	89bb      	ldrh	r3, [r7, #12]
 8000f9e:	429a      	cmp	r2, r3
 8000fa0:	d380      	bcc.n	8000ea4 <lcd_ShowChar+0x8c>
 8000fa2:	e000      	b.n	8000fa6 <lcd_ShowChar+0x18e>
		else return;
 8000fa4:	bf00      	nop
				}
			}
		}
	}
}
 8000fa6:	371c      	adds	r7, #28
 8000fa8:	46bd      	mov	sp, r7
 8000faa:	bd90      	pop	{r4, r7, pc}
 8000fac:	080079c0 	.word	0x080079c0
 8000fb0:	08007fb0 	.word	0x08007fb0
 8000fb4:	08009180 	.word	0x08009180

08000fb8 <mypow>:

uint32_t mypow(uint8_t m,uint8_t n)
{
 8000fb8:	b480      	push	{r7}
 8000fba:	b085      	sub	sp, #20
 8000fbc:	af00      	add	r7, sp, #0
 8000fbe:	4603      	mov	r3, r0
 8000fc0:	460a      	mov	r2, r1
 8000fc2:	71fb      	strb	r3, [r7, #7]
 8000fc4:	4613      	mov	r3, r2
 8000fc6:	71bb      	strb	r3, [r7, #6]
	uint32_t result=1;
 8000fc8:	2301      	movs	r3, #1
 8000fca:	60fb      	str	r3, [r7, #12]
	while(n--)result*=m;
 8000fcc:	e004      	b.n	8000fd8 <mypow+0x20>
 8000fce:	79fa      	ldrb	r2, [r7, #7]
 8000fd0:	68fb      	ldr	r3, [r7, #12]
 8000fd2:	fb02 f303 	mul.w	r3, r2, r3
 8000fd6:	60fb      	str	r3, [r7, #12]
 8000fd8:	79bb      	ldrb	r3, [r7, #6]
 8000fda:	1e5a      	subs	r2, r3, #1
 8000fdc:	71ba      	strb	r2, [r7, #6]
 8000fde:	2b00      	cmp	r3, #0
 8000fe0:	d1f5      	bne.n	8000fce <mypow+0x16>
	return result;
 8000fe2:	68fb      	ldr	r3, [r7, #12]
}
 8000fe4:	4618      	mov	r0, r3
 8000fe6:	3714      	adds	r7, #20
 8000fe8:	46bd      	mov	sp, r7
 8000fea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fee:	4770      	bx	lr

08000ff0 <lcd_ShowIntNum>:

void lcd_ShowIntNum(uint16_t x,uint16_t y,uint16_t num,uint8_t len,uint16_t fc,uint16_t bc,uint8_t sizey) //len: ddooj daif cuar so
{
 8000ff0:	b590      	push	{r4, r7, lr}
 8000ff2:	b089      	sub	sp, #36	; 0x24
 8000ff4:	af04      	add	r7, sp, #16
 8000ff6:	4604      	mov	r4, r0
 8000ff8:	4608      	mov	r0, r1
 8000ffa:	4611      	mov	r1, r2
 8000ffc:	461a      	mov	r2, r3
 8000ffe:	4623      	mov	r3, r4
 8001000:	80fb      	strh	r3, [r7, #6]
 8001002:	4603      	mov	r3, r0
 8001004:	80bb      	strh	r3, [r7, #4]
 8001006:	460b      	mov	r3, r1
 8001008:	807b      	strh	r3, [r7, #2]
 800100a:	4613      	mov	r3, r2
 800100c:	707b      	strb	r3, [r7, #1]
	uint8_t t,temp;
	uint8_t enshow=0;
 800100e:	2300      	movs	r3, #0
 8001010:	73bb      	strb	r3, [r7, #14]
	uint8_t sizex=sizey/2;
 8001012:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 8001016:	085b      	lsrs	r3, r3, #1
 8001018:	737b      	strb	r3, [r7, #13]
	for(t=0;t<len;t++)
 800101a:	2300      	movs	r3, #0
 800101c:	73fb      	strb	r3, [r7, #15]
 800101e:	e059      	b.n	80010d4 <lcd_ShowIntNum+0xe4>
	{
		temp=(num/mypow(10,len-t-1))%10;
 8001020:	887c      	ldrh	r4, [r7, #2]
 8001022:	787a      	ldrb	r2, [r7, #1]
 8001024:	7bfb      	ldrb	r3, [r7, #15]
 8001026:	1ad3      	subs	r3, r2, r3
 8001028:	b2db      	uxtb	r3, r3
 800102a:	3b01      	subs	r3, #1
 800102c:	b2db      	uxtb	r3, r3
 800102e:	4619      	mov	r1, r3
 8001030:	200a      	movs	r0, #10
 8001032:	f7ff ffc1 	bl	8000fb8 <mypow>
 8001036:	4603      	mov	r3, r0
 8001038:	fbb4 f1f3 	udiv	r1, r4, r3
 800103c:	4b2a      	ldr	r3, [pc, #168]	; (80010e8 <lcd_ShowIntNum+0xf8>)
 800103e:	fba3 2301 	umull	r2, r3, r3, r1
 8001042:	08da      	lsrs	r2, r3, #3
 8001044:	4613      	mov	r3, r2
 8001046:	009b      	lsls	r3, r3, #2
 8001048:	4413      	add	r3, r2
 800104a:	005b      	lsls	r3, r3, #1
 800104c:	1aca      	subs	r2, r1, r3
 800104e:	4613      	mov	r3, r2
 8001050:	733b      	strb	r3, [r7, #12]
		if(enshow==0&&t<(len-1))
 8001052:	7bbb      	ldrb	r3, [r7, #14]
 8001054:	2b00      	cmp	r3, #0
 8001056:	d121      	bne.n	800109c <lcd_ShowIntNum+0xac>
 8001058:	7bfa      	ldrb	r2, [r7, #15]
 800105a:	787b      	ldrb	r3, [r7, #1]
 800105c:	3b01      	subs	r3, #1
 800105e:	429a      	cmp	r2, r3
 8001060:	da1c      	bge.n	800109c <lcd_ShowIntNum+0xac>
		{
			if(temp==0)
 8001062:	7b3b      	ldrb	r3, [r7, #12]
 8001064:	2b00      	cmp	r3, #0
 8001066:	d117      	bne.n	8001098 <lcd_ShowIntNum+0xa8>
			{
				lcd_ShowChar(x+t*sizex,y,' ',fc,bc,sizey,0);
 8001068:	7bfb      	ldrb	r3, [r7, #15]
 800106a:	b29a      	uxth	r2, r3
 800106c:	7b7b      	ldrb	r3, [r7, #13]
 800106e:	b29b      	uxth	r3, r3
 8001070:	fb12 f303 	smulbb	r3, r2, r3
 8001074:	b29a      	uxth	r2, r3
 8001076:	88fb      	ldrh	r3, [r7, #6]
 8001078:	4413      	add	r3, r2
 800107a:	b298      	uxth	r0, r3
 800107c:	8c3a      	ldrh	r2, [r7, #32]
 800107e:	88b9      	ldrh	r1, [r7, #4]
 8001080:	2300      	movs	r3, #0
 8001082:	9302      	str	r3, [sp, #8]
 8001084:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 8001088:	9301      	str	r3, [sp, #4]
 800108a:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800108c:	9300      	str	r3, [sp, #0]
 800108e:	4613      	mov	r3, r2
 8001090:	2220      	movs	r2, #32
 8001092:	f7ff fec1 	bl	8000e18 <lcd_ShowChar>
				continue;
 8001096:	e01a      	b.n	80010ce <lcd_ShowIntNum+0xde>
			}else enshow=1;
 8001098:	2301      	movs	r3, #1
 800109a:	73bb      	strb	r3, [r7, #14]

		}
	 	lcd_ShowChar(x+t*sizex,y,temp+48,fc,bc,sizey,0);
 800109c:	7bfb      	ldrb	r3, [r7, #15]
 800109e:	b29a      	uxth	r2, r3
 80010a0:	7b7b      	ldrb	r3, [r7, #13]
 80010a2:	b29b      	uxth	r3, r3
 80010a4:	fb12 f303 	smulbb	r3, r2, r3
 80010a8:	b29a      	uxth	r2, r3
 80010aa:	88fb      	ldrh	r3, [r7, #6]
 80010ac:	4413      	add	r3, r2
 80010ae:	b298      	uxth	r0, r3
 80010b0:	7b3b      	ldrb	r3, [r7, #12]
 80010b2:	3330      	adds	r3, #48	; 0x30
 80010b4:	b2da      	uxtb	r2, r3
 80010b6:	8c3c      	ldrh	r4, [r7, #32]
 80010b8:	88b9      	ldrh	r1, [r7, #4]
 80010ba:	2300      	movs	r3, #0
 80010bc:	9302      	str	r3, [sp, #8]
 80010be:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 80010c2:	9301      	str	r3, [sp, #4]
 80010c4:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 80010c6:	9300      	str	r3, [sp, #0]
 80010c8:	4623      	mov	r3, r4
 80010ca:	f7ff fea5 	bl	8000e18 <lcd_ShowChar>
	for(t=0;t<len;t++)
 80010ce:	7bfb      	ldrb	r3, [r7, #15]
 80010d0:	3301      	adds	r3, #1
 80010d2:	73fb      	strb	r3, [r7, #15]
 80010d4:	7bfa      	ldrb	r2, [r7, #15]
 80010d6:	787b      	ldrb	r3, [r7, #1]
 80010d8:	429a      	cmp	r2, r3
 80010da:	d3a1      	bcc.n	8001020 <lcd_ShowIntNum+0x30>
	}
}
 80010dc:	bf00      	nop
 80010de:	bf00      	nop
 80010e0:	3714      	adds	r7, #20
 80010e2:	46bd      	mov	sp, r7
 80010e4:	bd90      	pop	{r4, r7, pc}
 80010e6:	bf00      	nop
 80010e8:	cccccccd 	.word	0xcccccccd

080010ec <lcd_SetDir>:
	}
}


void lcd_SetDir(uint8_t dir) //chinh huong man hinh
{
 80010ec:	b480      	push	{r7}
 80010ee:	b083      	sub	sp, #12
 80010f0:	af00      	add	r7, sp, #0
 80010f2:	4603      	mov	r3, r0
 80010f4:	71fb      	strb	r3, [r7, #7]
	if((dir>>4)%4)
 80010f6:	79fb      	ldrb	r3, [r7, #7]
 80010f8:	091b      	lsrs	r3, r3, #4
 80010fa:	b2db      	uxtb	r3, r3
 80010fc:	f003 0303 	and.w	r3, r3, #3
 8001100:	b2db      	uxtb	r3, r3
 8001102:	2b00      	cmp	r3, #0
 8001104:	d007      	beq.n	8001116 <lcd_SetDir+0x2a>
	{
		lcddev.width=320;
 8001106:	4b0a      	ldr	r3, [pc, #40]	; (8001130 <lcd_SetDir+0x44>)
 8001108:	f44f 72a0 	mov.w	r2, #320	; 0x140
 800110c:	801a      	strh	r2, [r3, #0]
		lcddev.height=240;
 800110e:	4b08      	ldr	r3, [pc, #32]	; (8001130 <lcd_SetDir+0x44>)
 8001110:	22f0      	movs	r2, #240	; 0xf0
 8001112:	805a      	strh	r2, [r3, #2]
	}else
	{
		lcddev.width=240;
		lcddev.height=320;
	}
}
 8001114:	e006      	b.n	8001124 <lcd_SetDir+0x38>
		lcddev.width=240;
 8001116:	4b06      	ldr	r3, [pc, #24]	; (8001130 <lcd_SetDir+0x44>)
 8001118:	22f0      	movs	r2, #240	; 0xf0
 800111a:	801a      	strh	r2, [r3, #0]
		lcddev.height=320;
 800111c:	4b04      	ldr	r3, [pc, #16]	; (8001130 <lcd_SetDir+0x44>)
 800111e:	f44f 72a0 	mov.w	r2, #320	; 0x140
 8001122:	805a      	strh	r2, [r3, #2]
}
 8001124:	bf00      	nop
 8001126:	370c      	adds	r7, #12
 8001128:	46bd      	mov	sp, r7
 800112a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800112e:	4770      	bx	lr
 8001130:	2000056c 	.word	0x2000056c

08001134 <lcd_init>:


void lcd_init(void)
{
 8001134:	b580      	push	{r7, lr}
 8001136:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(FSMC_RES_GPIO_Port, FSMC_RES_Pin, GPIO_PIN_RESET);
 8001138:	2200      	movs	r2, #0
 800113a:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800113e:	48aa      	ldr	r0, [pc, #680]	; (80013e8 <lcd_init+0x2b4>)
 8001140:	f001 ff20 	bl	8002f84 <HAL_GPIO_WritePin>
	HAL_Delay(500);
 8001144:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8001148:	f001 fbb8 	bl	80028bc <HAL_Delay>
	HAL_GPIO_WritePin(FSMC_RES_GPIO_Port, FSMC_RES_Pin, GPIO_PIN_SET);
 800114c:	2201      	movs	r2, #1
 800114e:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001152:	48a5      	ldr	r0, [pc, #660]	; (80013e8 <lcd_init+0x2b4>)
 8001154:	f001 ff16 	bl	8002f84 <HAL_GPIO_WritePin>
	HAL_Delay(500);
 8001158:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 800115c:	f001 fbae 	bl	80028bc <HAL_Delay>
	lcd_SetDir(L2R_U2D);
 8001160:	2000      	movs	r0, #0
 8001162:	f7ff ffc3 	bl	80010ec <lcd_SetDir>
	LCD_WR_REG(0XD3);
 8001166:	20d3      	movs	r0, #211	; 0xd3
 8001168:	f7ff fd86 	bl	8000c78 <LCD_WR_REG>
	lcddev.id=LCD_RD_DATA();	//dummy read
 800116c:	f7ff fda4 	bl	8000cb8 <LCD_RD_DATA>
 8001170:	4603      	mov	r3, r0
 8001172:	461a      	mov	r2, r3
 8001174:	4b9d      	ldr	r3, [pc, #628]	; (80013ec <lcd_init+0x2b8>)
 8001176:	809a      	strh	r2, [r3, #4]
	lcddev.id=LCD_RD_DATA();
 8001178:	f7ff fd9e 	bl	8000cb8 <LCD_RD_DATA>
 800117c:	4603      	mov	r3, r0
 800117e:	461a      	mov	r2, r3
 8001180:	4b9a      	ldr	r3, [pc, #616]	; (80013ec <lcd_init+0x2b8>)
 8001182:	809a      	strh	r2, [r3, #4]
	lcddev.id=LCD_RD_DATA();
 8001184:	f7ff fd98 	bl	8000cb8 <LCD_RD_DATA>
 8001188:	4603      	mov	r3, r0
 800118a:	461a      	mov	r2, r3
 800118c:	4b97      	ldr	r3, [pc, #604]	; (80013ec <lcd_init+0x2b8>)
 800118e:	809a      	strh	r2, [r3, #4]
	lcddev.id<<=8;
 8001190:	4b96      	ldr	r3, [pc, #600]	; (80013ec <lcd_init+0x2b8>)
 8001192:	889b      	ldrh	r3, [r3, #4]
 8001194:	021b      	lsls	r3, r3, #8
 8001196:	b29a      	uxth	r2, r3
 8001198:	4b94      	ldr	r3, [pc, #592]	; (80013ec <lcd_init+0x2b8>)
 800119a:	809a      	strh	r2, [r3, #4]
	lcddev.id|=LCD_RD_DATA();
 800119c:	f7ff fd8c 	bl	8000cb8 <LCD_RD_DATA>
 80011a0:	4603      	mov	r3, r0
 80011a2:	461a      	mov	r2, r3
 80011a4:	4b91      	ldr	r3, [pc, #580]	; (80013ec <lcd_init+0x2b8>)
 80011a6:	889b      	ldrh	r3, [r3, #4]
 80011a8:	4313      	orrs	r3, r2
 80011aa:	b29a      	uxth	r2, r3
 80011ac:	4b8f      	ldr	r3, [pc, #572]	; (80013ec <lcd_init+0x2b8>)
 80011ae:	809a      	strh	r2, [r3, #4]

	LCD_WR_REG(0xCF);
 80011b0:	20cf      	movs	r0, #207	; 0xcf
 80011b2:	f7ff fd61 	bl	8000c78 <LCD_WR_REG>
	LCD_WR_DATA(0x00);
 80011b6:	2000      	movs	r0, #0
 80011b8:	f7ff fd6e 	bl	8000c98 <LCD_WR_DATA>
	LCD_WR_DATA(0xC1);
 80011bc:	20c1      	movs	r0, #193	; 0xc1
 80011be:	f7ff fd6b 	bl	8000c98 <LCD_WR_DATA>
	LCD_WR_DATA(0X30);
 80011c2:	2030      	movs	r0, #48	; 0x30
 80011c4:	f7ff fd68 	bl	8000c98 <LCD_WR_DATA>
	LCD_WR_REG(0xED);
 80011c8:	20ed      	movs	r0, #237	; 0xed
 80011ca:	f7ff fd55 	bl	8000c78 <LCD_WR_REG>
	LCD_WR_DATA(0x64);
 80011ce:	2064      	movs	r0, #100	; 0x64
 80011d0:	f7ff fd62 	bl	8000c98 <LCD_WR_DATA>
	LCD_WR_DATA(0x03);
 80011d4:	2003      	movs	r0, #3
 80011d6:	f7ff fd5f 	bl	8000c98 <LCD_WR_DATA>
	LCD_WR_DATA(0X12);
 80011da:	2012      	movs	r0, #18
 80011dc:	f7ff fd5c 	bl	8000c98 <LCD_WR_DATA>
	LCD_WR_DATA(0X81);
 80011e0:	2081      	movs	r0, #129	; 0x81
 80011e2:	f7ff fd59 	bl	8000c98 <LCD_WR_DATA>
	LCD_WR_REG(0xE8);
 80011e6:	20e8      	movs	r0, #232	; 0xe8
 80011e8:	f7ff fd46 	bl	8000c78 <LCD_WR_REG>
	LCD_WR_DATA(0x85);
 80011ec:	2085      	movs	r0, #133	; 0x85
 80011ee:	f7ff fd53 	bl	8000c98 <LCD_WR_DATA>
	LCD_WR_DATA(0x10);
 80011f2:	2010      	movs	r0, #16
 80011f4:	f7ff fd50 	bl	8000c98 <LCD_WR_DATA>
	LCD_WR_DATA(0x7A);
 80011f8:	207a      	movs	r0, #122	; 0x7a
 80011fa:	f7ff fd4d 	bl	8000c98 <LCD_WR_DATA>
	LCD_WR_REG(0xCB);
 80011fe:	20cb      	movs	r0, #203	; 0xcb
 8001200:	f7ff fd3a 	bl	8000c78 <LCD_WR_REG>
	LCD_WR_DATA(0x39);
 8001204:	2039      	movs	r0, #57	; 0x39
 8001206:	f7ff fd47 	bl	8000c98 <LCD_WR_DATA>
	LCD_WR_DATA(0x2C);
 800120a:	202c      	movs	r0, #44	; 0x2c
 800120c:	f7ff fd44 	bl	8000c98 <LCD_WR_DATA>
	LCD_WR_DATA(0x00);
 8001210:	2000      	movs	r0, #0
 8001212:	f7ff fd41 	bl	8000c98 <LCD_WR_DATA>
	LCD_WR_DATA(0x34);
 8001216:	2034      	movs	r0, #52	; 0x34
 8001218:	f7ff fd3e 	bl	8000c98 <LCD_WR_DATA>
	LCD_WR_DATA(0x02);
 800121c:	2002      	movs	r0, #2
 800121e:	f7ff fd3b 	bl	8000c98 <LCD_WR_DATA>
	LCD_WR_REG(0xF7);
 8001222:	20f7      	movs	r0, #247	; 0xf7
 8001224:	f7ff fd28 	bl	8000c78 <LCD_WR_REG>
	LCD_WR_DATA(0x20);
 8001228:	2020      	movs	r0, #32
 800122a:	f7ff fd35 	bl	8000c98 <LCD_WR_DATA>
	LCD_WR_REG(0xEA);
 800122e:	20ea      	movs	r0, #234	; 0xea
 8001230:	f7ff fd22 	bl	8000c78 <LCD_WR_REG>
	LCD_WR_DATA(0x00);
 8001234:	2000      	movs	r0, #0
 8001236:	f7ff fd2f 	bl	8000c98 <LCD_WR_DATA>
	LCD_WR_DATA(0x00);
 800123a:	2000      	movs	r0, #0
 800123c:	f7ff fd2c 	bl	8000c98 <LCD_WR_DATA>
	LCD_WR_REG(0xC0);    //Power control
 8001240:	20c0      	movs	r0, #192	; 0xc0
 8001242:	f7ff fd19 	bl	8000c78 <LCD_WR_REG>
	LCD_WR_DATA(0x1B);   //VRH[5:0]
 8001246:	201b      	movs	r0, #27
 8001248:	f7ff fd26 	bl	8000c98 <LCD_WR_DATA>
	LCD_WR_REG(0xC1);    //Power control
 800124c:	20c1      	movs	r0, #193	; 0xc1
 800124e:	f7ff fd13 	bl	8000c78 <LCD_WR_REG>
	LCD_WR_DATA(0x01);   //SAP[2:0];BT[3:0]
 8001252:	2001      	movs	r0, #1
 8001254:	f7ff fd20 	bl	8000c98 <LCD_WR_DATA>
	LCD_WR_REG(0xC5);    //VCM control
 8001258:	20c5      	movs	r0, #197	; 0xc5
 800125a:	f7ff fd0d 	bl	8000c78 <LCD_WR_REG>
	LCD_WR_DATA(0x30); 	 //3F
 800125e:	2030      	movs	r0, #48	; 0x30
 8001260:	f7ff fd1a 	bl	8000c98 <LCD_WR_DATA>
	LCD_WR_DATA(0x30); 	 //3C
 8001264:	2030      	movs	r0, #48	; 0x30
 8001266:	f7ff fd17 	bl	8000c98 <LCD_WR_DATA>
	LCD_WR_REG(0xC7);    //VCM control2
 800126a:	20c7      	movs	r0, #199	; 0xc7
 800126c:	f7ff fd04 	bl	8000c78 <LCD_WR_REG>
	LCD_WR_DATA(0XB7);
 8001270:	20b7      	movs	r0, #183	; 0xb7
 8001272:	f7ff fd11 	bl	8000c98 <LCD_WR_DATA>
	LCD_WR_REG(0x36);    // Memory Access Control
 8001276:	2036      	movs	r0, #54	; 0x36
 8001278:	f7ff fcfe 	bl	8000c78 <LCD_WR_REG>
	LCD_WR_DATA(0x08|L2R_U2D);
 800127c:	2008      	movs	r0, #8
 800127e:	f7ff fd0b 	bl	8000c98 <LCD_WR_DATA>

//	LCD_WR_DATA(0x08|DFT_SCAN_DIR);
	LCD_WR_REG(0x3A);
 8001282:	203a      	movs	r0, #58	; 0x3a
 8001284:	f7ff fcf8 	bl	8000c78 <LCD_WR_REG>
	LCD_WR_DATA(0x55);
 8001288:	2055      	movs	r0, #85	; 0x55
 800128a:	f7ff fd05 	bl	8000c98 <LCD_WR_DATA>
	LCD_WR_REG(0xB1);
 800128e:	20b1      	movs	r0, #177	; 0xb1
 8001290:	f7ff fcf2 	bl	8000c78 <LCD_WR_REG>
	LCD_WR_DATA(0x00);
 8001294:	2000      	movs	r0, #0
 8001296:	f7ff fcff 	bl	8000c98 <LCD_WR_DATA>
	LCD_WR_DATA(0x1A);
 800129a:	201a      	movs	r0, #26
 800129c:	f7ff fcfc 	bl	8000c98 <LCD_WR_DATA>
	LCD_WR_REG(0xB6);    // Display Function Control
 80012a0:	20b6      	movs	r0, #182	; 0xb6
 80012a2:	f7ff fce9 	bl	8000c78 <LCD_WR_REG>
	LCD_WR_DATA(0x0A);
 80012a6:	200a      	movs	r0, #10
 80012a8:	f7ff fcf6 	bl	8000c98 <LCD_WR_DATA>
	LCD_WR_DATA(0xA2);
 80012ac:	20a2      	movs	r0, #162	; 0xa2
 80012ae:	f7ff fcf3 	bl	8000c98 <LCD_WR_DATA>
	LCD_WR_REG(0xF2);    // 3Gamma Function Disable
 80012b2:	20f2      	movs	r0, #242	; 0xf2
 80012b4:	f7ff fce0 	bl	8000c78 <LCD_WR_REG>
	LCD_WR_DATA(0x00);
 80012b8:	2000      	movs	r0, #0
 80012ba:	f7ff fced 	bl	8000c98 <LCD_WR_DATA>
	LCD_WR_REG(0x26);    //Gamma curve selected
 80012be:	2026      	movs	r0, #38	; 0x26
 80012c0:	f7ff fcda 	bl	8000c78 <LCD_WR_REG>
	LCD_WR_DATA(0x01);
 80012c4:	2001      	movs	r0, #1
 80012c6:	f7ff fce7 	bl	8000c98 <LCD_WR_DATA>
	LCD_WR_REG(0xE0);    //Set Gamma
 80012ca:	20e0      	movs	r0, #224	; 0xe0
 80012cc:	f7ff fcd4 	bl	8000c78 <LCD_WR_REG>
	LCD_WR_DATA(0x0F);
 80012d0:	200f      	movs	r0, #15
 80012d2:	f7ff fce1 	bl	8000c98 <LCD_WR_DATA>
	LCD_WR_DATA(0x2A);
 80012d6:	202a      	movs	r0, #42	; 0x2a
 80012d8:	f7ff fcde 	bl	8000c98 <LCD_WR_DATA>
	LCD_WR_DATA(0x28);
 80012dc:	2028      	movs	r0, #40	; 0x28
 80012de:	f7ff fcdb 	bl	8000c98 <LCD_WR_DATA>
	LCD_WR_DATA(0x08);
 80012e2:	2008      	movs	r0, #8
 80012e4:	f7ff fcd8 	bl	8000c98 <LCD_WR_DATA>
	LCD_WR_DATA(0x0E);
 80012e8:	200e      	movs	r0, #14
 80012ea:	f7ff fcd5 	bl	8000c98 <LCD_WR_DATA>
	LCD_WR_DATA(0x08);
 80012ee:	2008      	movs	r0, #8
 80012f0:	f7ff fcd2 	bl	8000c98 <LCD_WR_DATA>
	LCD_WR_DATA(0x54);
 80012f4:	2054      	movs	r0, #84	; 0x54
 80012f6:	f7ff fccf 	bl	8000c98 <LCD_WR_DATA>
	LCD_WR_DATA(0XA9);
 80012fa:	20a9      	movs	r0, #169	; 0xa9
 80012fc:	f7ff fccc 	bl	8000c98 <LCD_WR_DATA>
	LCD_WR_DATA(0x43);
 8001300:	2043      	movs	r0, #67	; 0x43
 8001302:	f7ff fcc9 	bl	8000c98 <LCD_WR_DATA>
	LCD_WR_DATA(0x0A);
 8001306:	200a      	movs	r0, #10
 8001308:	f7ff fcc6 	bl	8000c98 <LCD_WR_DATA>
	LCD_WR_DATA(0x0F);
 800130c:	200f      	movs	r0, #15
 800130e:	f7ff fcc3 	bl	8000c98 <LCD_WR_DATA>
	LCD_WR_DATA(0x00);
 8001312:	2000      	movs	r0, #0
 8001314:	f7ff fcc0 	bl	8000c98 <LCD_WR_DATA>
	LCD_WR_DATA(0x00);
 8001318:	2000      	movs	r0, #0
 800131a:	f7ff fcbd 	bl	8000c98 <LCD_WR_DATA>
	LCD_WR_DATA(0x00);
 800131e:	2000      	movs	r0, #0
 8001320:	f7ff fcba 	bl	8000c98 <LCD_WR_DATA>
	LCD_WR_DATA(0x00);
 8001324:	2000      	movs	r0, #0
 8001326:	f7ff fcb7 	bl	8000c98 <LCD_WR_DATA>
	LCD_WR_REG(0XE1);    //Set Gamma
 800132a:	20e1      	movs	r0, #225	; 0xe1
 800132c:	f7ff fca4 	bl	8000c78 <LCD_WR_REG>
	LCD_WR_DATA(0x00);
 8001330:	2000      	movs	r0, #0
 8001332:	f7ff fcb1 	bl	8000c98 <LCD_WR_DATA>
	LCD_WR_DATA(0x15);
 8001336:	2015      	movs	r0, #21
 8001338:	f7ff fcae 	bl	8000c98 <LCD_WR_DATA>
	LCD_WR_DATA(0x17);
 800133c:	2017      	movs	r0, #23
 800133e:	f7ff fcab 	bl	8000c98 <LCD_WR_DATA>
	LCD_WR_DATA(0x07);
 8001342:	2007      	movs	r0, #7
 8001344:	f7ff fca8 	bl	8000c98 <LCD_WR_DATA>
	LCD_WR_DATA(0x11);
 8001348:	2011      	movs	r0, #17
 800134a:	f7ff fca5 	bl	8000c98 <LCD_WR_DATA>
	LCD_WR_DATA(0x06);
 800134e:	2006      	movs	r0, #6
 8001350:	f7ff fca2 	bl	8000c98 <LCD_WR_DATA>
	LCD_WR_DATA(0x2B);
 8001354:	202b      	movs	r0, #43	; 0x2b
 8001356:	f7ff fc9f 	bl	8000c98 <LCD_WR_DATA>
	LCD_WR_DATA(0x56);
 800135a:	2056      	movs	r0, #86	; 0x56
 800135c:	f7ff fc9c 	bl	8000c98 <LCD_WR_DATA>
	LCD_WR_DATA(0x3C);
 8001360:	203c      	movs	r0, #60	; 0x3c
 8001362:	f7ff fc99 	bl	8000c98 <LCD_WR_DATA>
	LCD_WR_DATA(0x05);
 8001366:	2005      	movs	r0, #5
 8001368:	f7ff fc96 	bl	8000c98 <LCD_WR_DATA>
	LCD_WR_DATA(0x10);
 800136c:	2010      	movs	r0, #16
 800136e:	f7ff fc93 	bl	8000c98 <LCD_WR_DATA>
	LCD_WR_DATA(0x0F);
 8001372:	200f      	movs	r0, #15
 8001374:	f7ff fc90 	bl	8000c98 <LCD_WR_DATA>
	LCD_WR_DATA(0x3F);
 8001378:	203f      	movs	r0, #63	; 0x3f
 800137a:	f7ff fc8d 	bl	8000c98 <LCD_WR_DATA>
	LCD_WR_DATA(0x3F);
 800137e:	203f      	movs	r0, #63	; 0x3f
 8001380:	f7ff fc8a 	bl	8000c98 <LCD_WR_DATA>
	LCD_WR_DATA(0x0F);
 8001384:	200f      	movs	r0, #15
 8001386:	f7ff fc87 	bl	8000c98 <LCD_WR_DATA>
	LCD_WR_REG(0x2B);
 800138a:	202b      	movs	r0, #43	; 0x2b
 800138c:	f7ff fc74 	bl	8000c78 <LCD_WR_REG>
	LCD_WR_DATA(0x00);
 8001390:	2000      	movs	r0, #0
 8001392:	f7ff fc81 	bl	8000c98 <LCD_WR_DATA>
	LCD_WR_DATA(0x00);
 8001396:	2000      	movs	r0, #0
 8001398:	f7ff fc7e 	bl	8000c98 <LCD_WR_DATA>
	LCD_WR_DATA(0x01);
 800139c:	2001      	movs	r0, #1
 800139e:	f7ff fc7b 	bl	8000c98 <LCD_WR_DATA>
	LCD_WR_DATA(0x3f);
 80013a2:	203f      	movs	r0, #63	; 0x3f
 80013a4:	f7ff fc78 	bl	8000c98 <LCD_WR_DATA>
	LCD_WR_REG(0x2A);
 80013a8:	202a      	movs	r0, #42	; 0x2a
 80013aa:	f7ff fc65 	bl	8000c78 <LCD_WR_REG>
	LCD_WR_DATA(0x00);
 80013ae:	2000      	movs	r0, #0
 80013b0:	f7ff fc72 	bl	8000c98 <LCD_WR_DATA>
	LCD_WR_DATA(0x00);
 80013b4:	2000      	movs	r0, #0
 80013b6:	f7ff fc6f 	bl	8000c98 <LCD_WR_DATA>
	LCD_WR_DATA(0x00);
 80013ba:	2000      	movs	r0, #0
 80013bc:	f7ff fc6c 	bl	8000c98 <LCD_WR_DATA>
	LCD_WR_DATA(0xef);
 80013c0:	20ef      	movs	r0, #239	; 0xef
 80013c2:	f7ff fc69 	bl	8000c98 <LCD_WR_DATA>
	LCD_WR_REG(0x11); //Exit Sleep
 80013c6:	2011      	movs	r0, #17
 80013c8:	f7ff fc56 	bl	8000c78 <LCD_WR_REG>
	HAL_Delay(120);
 80013cc:	2078      	movs	r0, #120	; 0x78
 80013ce:	f001 fa75 	bl	80028bc <HAL_Delay>
	LCD_WR_REG(0x29); //display on
 80013d2:	2029      	movs	r0, #41	; 0x29
 80013d4:	f7ff fc50 	bl	8000c78 <LCD_WR_REG>
	HAL_GPIO_WritePin(FSMC_BLK_GPIO_Port, FSMC_BLK_Pin, 1);
 80013d8:	2201      	movs	r2, #1
 80013da:	f44f 7180 	mov.w	r1, #256	; 0x100
 80013de:	4804      	ldr	r0, [pc, #16]	; (80013f0 <lcd_init+0x2bc>)
 80013e0:	f001 fdd0 	bl	8002f84 <HAL_GPIO_WritePin>
}
 80013e4:	bf00      	nop
 80013e6:	bd80      	pop	{r7, pc}
 80013e8:	40020800 	.word	0x40020800
 80013ec:	2000056c 	.word	0x2000056c
 80013f0:	40020000 	.word	0x40020000

080013f4 <lcd_ShowStr>:
		}
	}
}

void lcd_ShowStr(uint16_t x, uint16_t y,uint8_t *str,uint16_t fc, uint16_t bc,uint8_t sizey,uint8_t mode)
{
 80013f4:	b590      	push	{r4, r7, lr}
 80013f6:	b08b      	sub	sp, #44	; 0x2c
 80013f8:	af04      	add	r7, sp, #16
 80013fa:	60ba      	str	r2, [r7, #8]
 80013fc:	461a      	mov	r2, r3
 80013fe:	4603      	mov	r3, r0
 8001400:	81fb      	strh	r3, [r7, #14]
 8001402:	460b      	mov	r3, r1
 8001404:	81bb      	strh	r3, [r7, #12]
 8001406:	4613      	mov	r3, r2
 8001408:	80fb      	strh	r3, [r7, #6]
	uint16_t x0=x;
 800140a:	89fb      	ldrh	r3, [r7, #14]
 800140c:	82bb      	strh	r3, [r7, #20]
  uint8_t bHz=0;
 800140e:	2300      	movs	r3, #0
 8001410:	75fb      	strb	r3, [r7, #23]
	while(*str!=0)
 8001412:	e048      	b.n	80014a6 <lcd_ShowStr+0xb2>
	{
		if(!bHz)
 8001414:	7dfb      	ldrb	r3, [r7, #23]
 8001416:	2b00      	cmp	r3, #0
 8001418:	d145      	bne.n	80014a6 <lcd_ShowStr+0xb2>
		{
			if(x>(lcddev.width-sizey/2)||y>(lcddev.height-sizey)) return;
 800141a:	89fa      	ldrh	r2, [r7, #14]
 800141c:	4b26      	ldr	r3, [pc, #152]	; (80014b8 <lcd_ShowStr+0xc4>)
 800141e:	881b      	ldrh	r3, [r3, #0]
 8001420:	4619      	mov	r1, r3
 8001422:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 8001426:	085b      	lsrs	r3, r3, #1
 8001428:	b2db      	uxtb	r3, r3
 800142a:	1acb      	subs	r3, r1, r3
 800142c:	429a      	cmp	r2, r3
 800142e:	dc3f      	bgt.n	80014b0 <lcd_ShowStr+0xbc>
 8001430:	89ba      	ldrh	r2, [r7, #12]
 8001432:	4b21      	ldr	r3, [pc, #132]	; (80014b8 <lcd_ShowStr+0xc4>)
 8001434:	885b      	ldrh	r3, [r3, #2]
 8001436:	4619      	mov	r1, r3
 8001438:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 800143c:	1acb      	subs	r3, r1, r3
 800143e:	429a      	cmp	r2, r3
 8001440:	dc36      	bgt.n	80014b0 <lcd_ShowStr+0xbc>
			if(*str>0x80)bHz=1;
 8001442:	68bb      	ldr	r3, [r7, #8]
 8001444:	781b      	ldrb	r3, [r3, #0]
 8001446:	2b80      	cmp	r3, #128	; 0x80
 8001448:	d902      	bls.n	8001450 <lcd_ShowStr+0x5c>
 800144a:	2301      	movs	r3, #1
 800144c:	75fb      	strb	r3, [r7, #23]
 800144e:	e02a      	b.n	80014a6 <lcd_ShowStr+0xb2>
			else
			{
				if(*str==0x0D)
 8001450:	68bb      	ldr	r3, [r7, #8]
 8001452:	781b      	ldrb	r3, [r3, #0]
 8001454:	2b0d      	cmp	r3, #13
 8001456:	d10b      	bne.n	8001470 <lcd_ShowStr+0x7c>
				{
					y+=sizey;
 8001458:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 800145c:	b29a      	uxth	r2, r3
 800145e:	89bb      	ldrh	r3, [r7, #12]
 8001460:	4413      	add	r3, r2
 8001462:	81bb      	strh	r3, [r7, #12]
					x=x0;
 8001464:	8abb      	ldrh	r3, [r7, #20]
 8001466:	81fb      	strh	r3, [r7, #14]
					str++;
 8001468:	68bb      	ldr	r3, [r7, #8]
 800146a:	3301      	adds	r3, #1
 800146c:	60bb      	str	r3, [r7, #8]
 800146e:	e017      	b.n	80014a0 <lcd_ShowStr+0xac>
				}else
				{
					lcd_ShowChar(x,y,*str,fc,bc,sizey,mode);
 8001470:	68bb      	ldr	r3, [r7, #8]
 8001472:	781a      	ldrb	r2, [r3, #0]
 8001474:	88fc      	ldrh	r4, [r7, #6]
 8001476:	89b9      	ldrh	r1, [r7, #12]
 8001478:	89f8      	ldrh	r0, [r7, #14]
 800147a:	f897 3030 	ldrb.w	r3, [r7, #48]	; 0x30
 800147e:	9302      	str	r3, [sp, #8]
 8001480:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 8001484:	9301      	str	r3, [sp, #4]
 8001486:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 8001488:	9300      	str	r3, [sp, #0]
 800148a:	4623      	mov	r3, r4
 800148c:	f7ff fcc4 	bl	8000e18 <lcd_ShowChar>
					x+=sizey/2;
 8001490:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 8001494:	085b      	lsrs	r3, r3, #1
 8001496:	b2db      	uxtb	r3, r3
 8001498:	b29a      	uxth	r2, r3
 800149a:	89fb      	ldrh	r3, [r7, #14]
 800149c:	4413      	add	r3, r2
 800149e:	81fb      	strh	r3, [r7, #14]
				}
			  str++;
 80014a0:	68bb      	ldr	r3, [r7, #8]
 80014a2:	3301      	adds	r3, #1
 80014a4:	60bb      	str	r3, [r7, #8]
	while(*str!=0)
 80014a6:	68bb      	ldr	r3, [r7, #8]
 80014a8:	781b      	ldrb	r3, [r3, #0]
 80014aa:	2b00      	cmp	r3, #0
 80014ac:	d1b2      	bne.n	8001414 <lcd_ShowStr+0x20>
 80014ae:	e000      	b.n	80014b2 <lcd_ShowStr+0xbe>
			if(x>(lcddev.width-sizey/2)||y>(lcddev.height-sizey)) return;
 80014b0:	bf00      	nop
			}
		}
	}
}
 80014b2:	371c      	adds	r7, #28
 80014b4:	46bd      	mov	sp, r7
 80014b6:	bd90      	pop	{r4, r7, pc}
 80014b8:	2000056c 	.word	0x2000056c

080014bc <lcd_StrCenter>:


void lcd_StrCenter(uint16_t x, uint16_t y,uint8_t *str,uint16_t fc,uint16_t bc,uint8_t sizey,uint8_t mode)
{
 80014bc:	b580      	push	{r7, lr}
 80014be:	b08a      	sub	sp, #40	; 0x28
 80014c0:	af04      	add	r7, sp, #16
 80014c2:	60ba      	str	r2, [r7, #8]
 80014c4:	461a      	mov	r2, r3
 80014c6:	4603      	mov	r3, r0
 80014c8:	81fb      	strh	r3, [r7, #14]
 80014ca:	460b      	mov	r3, r1
 80014cc:	81bb      	strh	r3, [r7, #12]
 80014ce:	4613      	mov	r3, r2
 80014d0:	80fb      	strh	r3, [r7, #6]
	uint16_t len=strlen((const char *)str);
 80014d2:	68b8      	ldr	r0, [r7, #8]
 80014d4:	f7fe fe7c 	bl	80001d0 <strlen>
 80014d8:	4603      	mov	r3, r0
 80014da:	82fb      	strh	r3, [r7, #22]
	uint16_t x1=(lcddev.width-len*8)/2;
 80014dc:	4b0f      	ldr	r3, [pc, #60]	; (800151c <lcd_StrCenter+0x60>)
 80014de:	881b      	ldrh	r3, [r3, #0]
 80014e0:	461a      	mov	r2, r3
 80014e2:	8afb      	ldrh	r3, [r7, #22]
 80014e4:	00db      	lsls	r3, r3, #3
 80014e6:	1ad3      	subs	r3, r2, r3
 80014e8:	0fda      	lsrs	r2, r3, #31
 80014ea:	4413      	add	r3, r2
 80014ec:	105b      	asrs	r3, r3, #1
 80014ee:	82bb      	strh	r3, [r7, #20]
	lcd_ShowStr(x+x1,y,str,fc,bc,sizey,mode);
 80014f0:	89fa      	ldrh	r2, [r7, #14]
 80014f2:	8abb      	ldrh	r3, [r7, #20]
 80014f4:	4413      	add	r3, r2
 80014f6:	b298      	uxth	r0, r3
 80014f8:	88fa      	ldrh	r2, [r7, #6]
 80014fa:	89b9      	ldrh	r1, [r7, #12]
 80014fc:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 8001500:	9302      	str	r3, [sp, #8]
 8001502:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 8001506:	9301      	str	r3, [sp, #4]
 8001508:	8c3b      	ldrh	r3, [r7, #32]
 800150a:	9300      	str	r3, [sp, #0]
 800150c:	4613      	mov	r3, r2
 800150e:	68ba      	ldr	r2, [r7, #8]
 8001510:	f7ff ff70 	bl	80013f4 <lcd_ShowStr>
}
 8001514:	bf00      	nop
 8001516:	3718      	adds	r7, #24
 8001518:	46bd      	mov	sp, r7
 800151a:	bd80      	pop	{r7, pc}
 800151c:	2000056c 	.word	0x2000056c

08001520 <led7_init>:
uint8_t arrayOfNum[10] = {0x03, 0x9f, 0x25, 0x0d, 0x99, 0x49, 0x41, 0x1f, 0x01, 0x09};// 9 numbers
uint16_t spi_buffer = 0xffff;

int led7_index = 0;

void led7_init(){
 8001520:	b580      	push	{r7, lr}
 8001522:	af00      	add	r7, sp, #0
	  HAL_GPIO_WritePin(LD_LATCH_GPIO_Port, LD_LATCH_Pin, 1);
 8001524:	2201      	movs	r2, #1
 8001526:	2140      	movs	r1, #64	; 0x40
 8001528:	4802      	ldr	r0, [pc, #8]	; (8001534 <led7_init+0x14>)
 800152a:	f001 fd2b 	bl	8002f84 <HAL_GPIO_WritePin>
}
 800152e:	bf00      	nop
 8001530:	bd80      	pop	{r7, pc}
 8001532:	bf00      	nop
 8001534:	40021800 	.word	0x40021800

08001538 <led7_Scan>:

void led7_Scan(){
 8001538:	b580      	push	{r7, lr}
 800153a:	af00      	add	r7, sp, #0
	spi_buffer &= 0x00ff;
 800153c:	4b3f      	ldr	r3, [pc, #252]	; (800163c <led7_Scan+0x104>)
 800153e:	881b      	ldrh	r3, [r3, #0]
 8001540:	b2db      	uxtb	r3, r3
 8001542:	b29a      	uxth	r2, r3
 8001544:	4b3d      	ldr	r3, [pc, #244]	; (800163c <led7_Scan+0x104>)
 8001546:	801a      	strh	r2, [r3, #0]
	spi_buffer |= led7seg[led7_index] << 8;
 8001548:	4b3d      	ldr	r3, [pc, #244]	; (8001640 <led7_Scan+0x108>)
 800154a:	681b      	ldr	r3, [r3, #0]
 800154c:	4a3d      	ldr	r2, [pc, #244]	; (8001644 <led7_Scan+0x10c>)
 800154e:	5cd3      	ldrb	r3, [r2, r3]
 8001550:	021b      	lsls	r3, r3, #8
 8001552:	b21a      	sxth	r2, r3
 8001554:	4b39      	ldr	r3, [pc, #228]	; (800163c <led7_Scan+0x104>)
 8001556:	881b      	ldrh	r3, [r3, #0]
 8001558:	b21b      	sxth	r3, r3
 800155a:	4313      	orrs	r3, r2
 800155c:	b21b      	sxth	r3, r3
 800155e:	b29a      	uxth	r2, r3
 8001560:	4b36      	ldr	r3, [pc, #216]	; (800163c <led7_Scan+0x104>)
 8001562:	801a      	strh	r2, [r3, #0]
	switch(led7_index){
 8001564:	4b36      	ldr	r3, [pc, #216]	; (8001640 <led7_Scan+0x108>)
 8001566:	681b      	ldr	r3, [r3, #0]
 8001568:	2b03      	cmp	r3, #3
 800156a:	d847      	bhi.n	80015fc <led7_Scan+0xc4>
 800156c:	a201      	add	r2, pc, #4	; (adr r2, 8001574 <led7_Scan+0x3c>)
 800156e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001572:	bf00      	nop
 8001574:	08001585 	.word	0x08001585
 8001578:	080015a3 	.word	0x080015a3
 800157c:	080015c1 	.word	0x080015c1
 8001580:	080015df 	.word	0x080015df
	case 0:
		spi_buffer |= 0x00b0;
 8001584:	4b2d      	ldr	r3, [pc, #180]	; (800163c <led7_Scan+0x104>)
 8001586:	881b      	ldrh	r3, [r3, #0]
 8001588:	f043 03b0 	orr.w	r3, r3, #176	; 0xb0
 800158c:	b29a      	uxth	r2, r3
 800158e:	4b2b      	ldr	r3, [pc, #172]	; (800163c <led7_Scan+0x104>)
 8001590:	801a      	strh	r2, [r3, #0]
		spi_buffer &= 0xffbf;//1011
 8001592:	4b2a      	ldr	r3, [pc, #168]	; (800163c <led7_Scan+0x104>)
 8001594:	881b      	ldrh	r3, [r3, #0]
 8001596:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800159a:	b29a      	uxth	r2, r3
 800159c:	4b27      	ldr	r3, [pc, #156]	; (800163c <led7_Scan+0x104>)
 800159e:	801a      	strh	r2, [r3, #0]
		break;
 80015a0:	e02d      	b.n	80015fe <led7_Scan+0xc6>
	case 1:
		spi_buffer |= 0x00d0;
 80015a2:	4b26      	ldr	r3, [pc, #152]	; (800163c <led7_Scan+0x104>)
 80015a4:	881b      	ldrh	r3, [r3, #0]
 80015a6:	f043 03d0 	orr.w	r3, r3, #208	; 0xd0
 80015aa:	b29a      	uxth	r2, r3
 80015ac:	4b23      	ldr	r3, [pc, #140]	; (800163c <led7_Scan+0x104>)
 80015ae:	801a      	strh	r2, [r3, #0]
		spi_buffer &= 0xffdf;//1101
 80015b0:	4b22      	ldr	r3, [pc, #136]	; (800163c <led7_Scan+0x104>)
 80015b2:	881b      	ldrh	r3, [r3, #0]
 80015b4:	f023 0320 	bic.w	r3, r3, #32
 80015b8:	b29a      	uxth	r2, r3
 80015ba:	4b20      	ldr	r3, [pc, #128]	; (800163c <led7_Scan+0x104>)
 80015bc:	801a      	strh	r2, [r3, #0]
		break;
 80015be:	e01e      	b.n	80015fe <led7_Scan+0xc6>
	case 2:
		spi_buffer |= 0x00e0;
 80015c0:	4b1e      	ldr	r3, [pc, #120]	; (800163c <led7_Scan+0x104>)
 80015c2:	881b      	ldrh	r3, [r3, #0]
 80015c4:	f043 03e0 	orr.w	r3, r3, #224	; 0xe0
 80015c8:	b29a      	uxth	r2, r3
 80015ca:	4b1c      	ldr	r3, [pc, #112]	; (800163c <led7_Scan+0x104>)
 80015cc:	801a      	strh	r2, [r3, #0]
		spi_buffer &= 0xffef;//1110
 80015ce:	4b1b      	ldr	r3, [pc, #108]	; (800163c <led7_Scan+0x104>)
 80015d0:	881b      	ldrh	r3, [r3, #0]
 80015d2:	f023 0310 	bic.w	r3, r3, #16
 80015d6:	b29a      	uxth	r2, r3
 80015d8:	4b18      	ldr	r3, [pc, #96]	; (800163c <led7_Scan+0x104>)
 80015da:	801a      	strh	r2, [r3, #0]
		break;
 80015dc:	e00f      	b.n	80015fe <led7_Scan+0xc6>
	case 3:
		spi_buffer |= 0x0070;
 80015de:	4b17      	ldr	r3, [pc, #92]	; (800163c <led7_Scan+0x104>)
 80015e0:	881b      	ldrh	r3, [r3, #0]
 80015e2:	f043 0370 	orr.w	r3, r3, #112	; 0x70
 80015e6:	b29a      	uxth	r2, r3
 80015e8:	4b14      	ldr	r3, [pc, #80]	; (800163c <led7_Scan+0x104>)
 80015ea:	801a      	strh	r2, [r3, #0]
		spi_buffer &= 0xff7f;//0111
 80015ec:	4b13      	ldr	r3, [pc, #76]	; (800163c <led7_Scan+0x104>)
 80015ee:	881b      	ldrh	r3, [r3, #0]
 80015f0:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80015f4:	b29a      	uxth	r2, r3
 80015f6:	4b11      	ldr	r3, [pc, #68]	; (800163c <led7_Scan+0x104>)
 80015f8:	801a      	strh	r2, [r3, #0]
		break;
 80015fa:	e000      	b.n	80015fe <led7_Scan+0xc6>
	default:
		break;
 80015fc:	bf00      	nop
	}
	led7_index = (led7_index + 1)%4;
 80015fe:	4b10      	ldr	r3, [pc, #64]	; (8001640 <led7_Scan+0x108>)
 8001600:	681b      	ldr	r3, [r3, #0]
 8001602:	3301      	adds	r3, #1
 8001604:	425a      	negs	r2, r3
 8001606:	f003 0303 	and.w	r3, r3, #3
 800160a:	f002 0203 	and.w	r2, r2, #3
 800160e:	bf58      	it	pl
 8001610:	4253      	negpl	r3, r2
 8001612:	4a0b      	ldr	r2, [pc, #44]	; (8001640 <led7_Scan+0x108>)
 8001614:	6013      	str	r3, [r2, #0]
	HAL_GPIO_WritePin(LD_LATCH_GPIO_Port, LD_LATCH_Pin, 0);
 8001616:	2200      	movs	r2, #0
 8001618:	2140      	movs	r1, #64	; 0x40
 800161a:	480b      	ldr	r0, [pc, #44]	; (8001648 <led7_Scan+0x110>)
 800161c:	f001 fcb2 	bl	8002f84 <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(&hspi1, (void*)&spi_buffer, 2, 1);
 8001620:	2301      	movs	r3, #1
 8001622:	2202      	movs	r2, #2
 8001624:	4905      	ldr	r1, [pc, #20]	; (800163c <led7_Scan+0x104>)
 8001626:	4809      	ldr	r0, [pc, #36]	; (800164c <led7_Scan+0x114>)
 8001628:	f003 fab1 	bl	8004b8e <HAL_SPI_Transmit>
	HAL_GPIO_WritePin(LD_LATCH_GPIO_Port, LD_LATCH_Pin, 1);
 800162c:	2201      	movs	r2, #1
 800162e:	2140      	movs	r1, #64	; 0x40
 8001630:	4805      	ldr	r0, [pc, #20]	; (8001648 <led7_Scan+0x110>)
 8001632:	f001 fca7 	bl	8002f84 <HAL_GPIO_WritePin>
}
 8001636:	bf00      	nop
 8001638:	bd80      	pop	{r7, pc}
 800163a:	bf00      	nop
 800163c:	20000004 	.word	0x20000004
 8001640:	20000438 	.word	0x20000438
 8001644:	20000000 	.word	0x20000000
 8001648:	40021800 	.word	0x40021800
 800164c:	2000060c 	.word	0x2000060c

08001650 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001650:	b580      	push	{r7, lr}
 8001652:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001654:	f001 f8c0 	bl	80027d8 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001658:	f000 f83c 	bl	80016d4 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800165c:	f7ff f99e 	bl	800099c <MX_GPIO_Init>
  MX_TIM2_Init();
 8001660:	f000 ff02 	bl	8002468 <MX_TIM2_Init>
  MX_SPI1_Init();
 8001664:	f000 fdd4 	bl	8002210 <MX_SPI1_Init>
  MX_FSMC_Init();
 8001668:	f7ff f8c8 	bl	80007fc <MX_FSMC_Init>
  MX_I2C1_Init();
 800166c:	f7ff fa8e 	bl	8000b8c <MX_I2C1_Init>
  MX_USART1_UART_Init();
 8001670:	f000 ffd0 	bl	8002614 <MX_USART1_UART_Init>
  /* USER CODE BEGIN 2 */
  system_init();
 8001674:	f000 f898 	bl	80017a8 <system_init>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  lcd_Clear(BLACK);
 8001678:	2000      	movs	r0, #0
 800167a:	f7ff fb7b 	bl	8000d74 <lcd_Clear>
  updateTime();
 800167e:	f000 f8b9 	bl	80017f4 <updateTime>
  while (1)
  {
    /* USER CODE END WHILE */
	  while(!flag_timer[1]);
 8001682:	bf00      	nop
 8001684:	4b12      	ldr	r3, [pc, #72]	; (80016d0 <main+0x80>)
 8001686:	885b      	ldrh	r3, [r3, #2]
 8001688:	2b00      	cmp	r3, #0
 800168a:	d0fb      	beq.n	8001684 <main+0x34>
	  flag_timer[1] = 0;
 800168c:	4b10      	ldr	r3, [pc, #64]	; (80016d0 <main+0x80>)
 800168e:	2200      	movs	r2, #0
 8001690:	805a      	strh	r2, [r3, #2]
	  button_Scan();
 8001692:	f7fe ff7d 	bl	8000590 <button_Scan>
	  ds3231_ReadTime();
 8001696:	f7ff f84d 	bl	8000734 <ds3231_ReadTime>
	  buttonHandle();
 800169a:	f000 fa49 	bl	8001b30 <buttonHandle>
	  handleUartRXSignal();
 800169e:	f000 fb99 	bl	8001dd4 <handleUartRXSignal>
	  displayWrongInput ();
 80016a2:	f000 fd05 	bl	80020b0 <displayWrongInput>
	  if (displayTimeOut()) continue;
 80016a6:	f000 f8ed 	bl	8001884 <displayTimeOut>
 80016aa:	4603      	mov	r3, r0
 80016ac:	2b00      	cmp	r3, #0
 80016ae:	d10b      	bne.n	80016c8 <main+0x78>
	  handleUartTXSignal();
 80016b0:	f000 fc58 	bl	8001f64 <handleUartTXSignal>
//	  lcd_ShowIntNum(150,200, readIndex, 10, GREEN, BLACK, 24);
//	  lcd_ShowIntNum(150,260, writeIndex, 10, GREEN, BLACK, 24);
	  if (displayExceedError()) continue;
 80016b4:	f000 fcc2 	bl	800203c <displayExceedError>
 80016b8:	4603      	mov	r3, r0
 80016ba:	2b00      	cmp	r3, #0
 80016bc:	d106      	bne.n	80016cc <main+0x7c>
	  displayMode();
 80016be:	f000 f8b9 	bl	8001834 <displayMode>
	  displayTime();
 80016c2:	f000 f8fd 	bl	80018c0 <displayTime>
 80016c6:	e7dc      	b.n	8001682 <main+0x32>
	  if (displayTimeOut()) continue;
 80016c8:	bf00      	nop
 80016ca:	e7da      	b.n	8001682 <main+0x32>
	  if (displayExceedError()) continue;
 80016cc:	bf00      	nop
  {
 80016ce:	e7d8      	b.n	8001682 <main+0x32>
 80016d0:	20000464 	.word	0x20000464

080016d4 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80016d4:	b580      	push	{r7, lr}
 80016d6:	b094      	sub	sp, #80	; 0x50
 80016d8:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80016da:	f107 0320 	add.w	r3, r7, #32
 80016de:	2230      	movs	r2, #48	; 0x30
 80016e0:	2100      	movs	r1, #0
 80016e2:	4618      	mov	r0, r3
 80016e4:	f005 fcfa 	bl	80070dc <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80016e8:	f107 030c 	add.w	r3, r7, #12
 80016ec:	2200      	movs	r2, #0
 80016ee:	601a      	str	r2, [r3, #0]
 80016f0:	605a      	str	r2, [r3, #4]
 80016f2:	609a      	str	r2, [r3, #8]
 80016f4:	60da      	str	r2, [r3, #12]
 80016f6:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 80016f8:	2300      	movs	r3, #0
 80016fa:	60bb      	str	r3, [r7, #8]
 80016fc:	4b28      	ldr	r3, [pc, #160]	; (80017a0 <SystemClock_Config+0xcc>)
 80016fe:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001700:	4a27      	ldr	r2, [pc, #156]	; (80017a0 <SystemClock_Config+0xcc>)
 8001702:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001706:	6413      	str	r3, [r2, #64]	; 0x40
 8001708:	4b25      	ldr	r3, [pc, #148]	; (80017a0 <SystemClock_Config+0xcc>)
 800170a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800170c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001710:	60bb      	str	r3, [r7, #8]
 8001712:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8001714:	2300      	movs	r3, #0
 8001716:	607b      	str	r3, [r7, #4]
 8001718:	4b22      	ldr	r3, [pc, #136]	; (80017a4 <SystemClock_Config+0xd0>)
 800171a:	681b      	ldr	r3, [r3, #0]
 800171c:	4a21      	ldr	r2, [pc, #132]	; (80017a4 <SystemClock_Config+0xd0>)
 800171e:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001722:	6013      	str	r3, [r2, #0]
 8001724:	4b1f      	ldr	r3, [pc, #124]	; (80017a4 <SystemClock_Config+0xd0>)
 8001726:	681b      	ldr	r3, [r3, #0]
 8001728:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800172c:	607b      	str	r3, [r7, #4]
 800172e:	687b      	ldr	r3, [r7, #4]
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8001730:	2302      	movs	r3, #2
 8001732:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001734:	2301      	movs	r3, #1
 8001736:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001738:	2310      	movs	r3, #16
 800173a:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800173c:	2302      	movs	r3, #2
 800173e:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8001740:	2300      	movs	r3, #0
 8001742:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 8001744:	2308      	movs	r3, #8
 8001746:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 168;
 8001748:	23a8      	movs	r3, #168	; 0xa8
 800174a:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 800174c:	2302      	movs	r3, #2
 800174e:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 8001750:	2304      	movs	r3, #4
 8001752:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001754:	f107 0320 	add.w	r3, r7, #32
 8001758:	4618      	mov	r0, r3
 800175a:	f002 fd1b 	bl	8004194 <HAL_RCC_OscConfig>
 800175e:	4603      	mov	r3, r0
 8001760:	2b00      	cmp	r3, #0
 8001762:	d001      	beq.n	8001768 <SystemClock_Config+0x94>
  {
    Error_Handler();
 8001764:	f000 fcde 	bl	8002124 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001768:	230f      	movs	r3, #15
 800176a:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800176c:	2302      	movs	r3, #2
 800176e:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001770:	2300      	movs	r3, #0
 8001772:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8001774:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 8001778:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV4;
 800177a:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 800177e:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8001780:	f107 030c 	add.w	r3, r7, #12
 8001784:	2105      	movs	r1, #5
 8001786:	4618      	mov	r0, r3
 8001788:	f002 ff7c 	bl	8004684 <HAL_RCC_ClockConfig>
 800178c:	4603      	mov	r3, r0
 800178e:	2b00      	cmp	r3, #0
 8001790:	d001      	beq.n	8001796 <SystemClock_Config+0xc2>
  {
    Error_Handler();
 8001792:	f000 fcc7 	bl	8002124 <Error_Handler>
  }
}
 8001796:	bf00      	nop
 8001798:	3750      	adds	r7, #80	; 0x50
 800179a:	46bd      	mov	sp, r7
 800179c:	bd80      	pop	{r7, pc}
 800179e:	bf00      	nop
 80017a0:	40023800 	.word	0x40023800
 80017a4:	40007000 	.word	0x40007000

080017a8 <system_init>:

/* USER CODE BEGIN 4 */
void system_init(){
 80017a8:	b580      	push	{r7, lr}
 80017aa:	af00      	add	r7, sp, #0
	  HAL_GPIO_WritePin(OUTPUT_Y0_GPIO_Port, OUTPUT_Y0_Pin, 0);
 80017ac:	2200      	movs	r2, #0
 80017ae:	2120      	movs	r1, #32
 80017b0:	480f      	ldr	r0, [pc, #60]	; (80017f0 <system_init+0x48>)
 80017b2:	f001 fbe7 	bl	8002f84 <HAL_GPIO_WritePin>
	  HAL_GPIO_WritePin(OUTPUT_Y1_GPIO_Port, OUTPUT_Y1_Pin, 0);
 80017b6:	2200      	movs	r2, #0
 80017b8:	2140      	movs	r1, #64	; 0x40
 80017ba:	480d      	ldr	r0, [pc, #52]	; (80017f0 <system_init+0x48>)
 80017bc:	f001 fbe2 	bl	8002f84 <HAL_GPIO_WritePin>
	  HAL_GPIO_WritePin(DEBUG_LED_GPIO_Port, DEBUG_LED_Pin, 0);
 80017c0:	2200      	movs	r2, #0
 80017c2:	2110      	movs	r1, #16
 80017c4:	480a      	ldr	r0, [pc, #40]	; (80017f0 <system_init+0x48>)
 80017c6:	f001 fbdd 	bl	8002f84 <HAL_GPIO_WritePin>
	  timer_init();
 80017ca:	f000 fcb1 	bl	8002130 <timer_init>
	  led7_init();
 80017ce:	f7ff fea7 	bl	8001520 <led7_init>
	  button_init();
 80017d2:	f7fe fed1 	bl	8000578 <button_init>
	  lcd_init();
 80017d6:	f7ff fcad 	bl	8001134 <lcd_init>
	  ds3231_init();
 80017da:	f7fe ff45 	bl	8000668 <ds3231_init>
	  uart_init_rs232();
 80017de:	f000 feb5 	bl	800254c <uart_init_rs232>
	  setTimer(50, 1);
 80017e2:	2101      	movs	r1, #1
 80017e4:	2032      	movs	r0, #50	; 0x32
 80017e6:	f000 fcad 	bl	8002144 <setTimer>
}
 80017ea:	bf00      	nop
 80017ec:	bd80      	pop	{r7, pc}
 80017ee:	bf00      	nop
 80017f0:	40021000 	.word	0x40021000

080017f4 <updateTime>:
		uart_Rs232SendNum(ds3231_sec);
		uart_Rs232SendString("\n");
	}
}

void updateTime(){
 80017f4:	b580      	push	{r7, lr}
 80017f6:	af00      	add	r7, sp, #0
	ds3231_Write(ADDRESS_YEAR, 24);
 80017f8:	2118      	movs	r1, #24
 80017fa:	2006      	movs	r0, #6
 80017fc:	f7fe ff78 	bl	80006f0 <ds3231_Write>
	ds3231_Write(ADDRESS_MONTH, 11);
 8001800:	210b      	movs	r1, #11
 8001802:	2005      	movs	r0, #5
 8001804:	f7fe ff74 	bl	80006f0 <ds3231_Write>
	ds3231_Write(ADDRESS_DATE, 13);
 8001808:	210d      	movs	r1, #13
 800180a:	2004      	movs	r0, #4
 800180c:	f7fe ff70 	bl	80006f0 <ds3231_Write>
	ds3231_Write(ADDRESS_DAY, 4);
 8001810:	2104      	movs	r1, #4
 8001812:	2003      	movs	r0, #3
 8001814:	f7fe ff6c 	bl	80006f0 <ds3231_Write>
	ds3231_Write(ADDRESS_HOUR, 9);
 8001818:	2109      	movs	r1, #9
 800181a:	2002      	movs	r0, #2
 800181c:	f7fe ff68 	bl	80006f0 <ds3231_Write>
	ds3231_Write(ADDRESS_MIN, 27);
 8001820:	211b      	movs	r1, #27
 8001822:	2001      	movs	r0, #1
 8001824:	f7fe ff64 	bl	80006f0 <ds3231_Write>
	ds3231_Write(ADDRESS_SEC, 23);
 8001828:	2117      	movs	r1, #23
 800182a:	2000      	movs	r0, #0
 800182c:	f7fe ff60 	bl	80006f0 <ds3231_Write>
}
 8001830:	bf00      	nop
 8001832:	bd80      	pop	{r7, pc}

08001834 <displayMode>:

void displayMode () {
 8001834:	b580      	push	{r7, lr}
 8001836:	b084      	sub	sp, #16
 8001838:	af04      	add	r7, sp, #16
	 lcd_ShowStr(20, 30, "Mode: ", WHITE, RED, 24, 0);
 800183a:	2300      	movs	r3, #0
 800183c:	9302      	str	r3, [sp, #8]
 800183e:	2318      	movs	r3, #24
 8001840:	9301      	str	r3, [sp, #4]
 8001842:	f44f 4378 	mov.w	r3, #63488	; 0xf800
 8001846:	9300      	str	r3, [sp, #0]
 8001848:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800184c:	4a0b      	ldr	r2, [pc, #44]	; (800187c <displayMode+0x48>)
 800184e:	211e      	movs	r1, #30
 8001850:	2014      	movs	r0, #20
 8001852:	f7ff fdcf 	bl	80013f4 <lcd_ShowStr>
	 lcd_ShowIntNum(150, 30, mode, 1, GREEN, BLACK, 24);
 8001856:	4b0a      	ldr	r3, [pc, #40]	; (8001880 <displayMode+0x4c>)
 8001858:	681b      	ldr	r3, [r3, #0]
 800185a:	b29a      	uxth	r2, r3
 800185c:	2318      	movs	r3, #24
 800185e:	9302      	str	r3, [sp, #8]
 8001860:	2300      	movs	r3, #0
 8001862:	9301      	str	r3, [sp, #4]
 8001864:	f44f 63fc 	mov.w	r3, #2016	; 0x7e0
 8001868:	9300      	str	r3, [sp, #0]
 800186a:	2301      	movs	r3, #1
 800186c:	211e      	movs	r1, #30
 800186e:	2096      	movs	r0, #150	; 0x96
 8001870:	f7ff fbbe 	bl	8000ff0 <lcd_ShowIntNum>
}
 8001874:	bf00      	nop
 8001876:	46bd      	mov	sp, r7
 8001878:	bd80      	pop	{r7, pc}
 800187a:	bf00      	nop
 800187c:	08007968 	.word	0x08007968
 8001880:	2000043c 	.word	0x2000043c

08001884 <displayTimeOut>:

int displayTimeOut() {
 8001884:	b580      	push	{r7, lr}
 8001886:	b084      	sub	sp, #16
 8001888:	af04      	add	r7, sp, #16
	if (timeOut) {
 800188a:	4b0b      	ldr	r3, [pc, #44]	; (80018b8 <displayTimeOut+0x34>)
 800188c:	681b      	ldr	r3, [r3, #0]
 800188e:	2b00      	cmp	r3, #0
 8001890:	d00e      	beq.n	80018b0 <displayTimeOut+0x2c>
		 lcd_StrCenter(0, 2, "TIME OUT !!!!", RED, BLUE, 16, 1);
 8001892:	2301      	movs	r3, #1
 8001894:	9302      	str	r3, [sp, #8]
 8001896:	2310      	movs	r3, #16
 8001898:	9301      	str	r3, [sp, #4]
 800189a:	231f      	movs	r3, #31
 800189c:	9300      	str	r3, [sp, #0]
 800189e:	f44f 4378 	mov.w	r3, #63488	; 0xf800
 80018a2:	4a06      	ldr	r2, [pc, #24]	; (80018bc <displayTimeOut+0x38>)
 80018a4:	2102      	movs	r1, #2
 80018a6:	2000      	movs	r0, #0
 80018a8:	f7ff fe08 	bl	80014bc <lcd_StrCenter>
		 return 1;
 80018ac:	2301      	movs	r3, #1
 80018ae:	e000      	b.n	80018b2 <displayTimeOut+0x2e>
	} else return 0;
 80018b0:	2300      	movs	r3, #0
}
 80018b2:	4618      	mov	r0, r3
 80018b4:	46bd      	mov	sp, r7
 80018b6:	bd80      	pop	{r7, pc}
 80018b8:	20000450 	.word	0x20000450
 80018bc:	08007970 	.word	0x08007970

080018c0 <displayTime>:

void displayTime(){
 80018c0:	b5f0      	push	{r4, r5, r6, r7, lr}
 80018c2:	b087      	sub	sp, #28
 80018c4:	af04      	add	r7, sp, #16
	switch (mode) {
 80018c6:	4b91      	ldr	r3, [pc, #580]	; (8001b0c <displayTime+0x24c>)
 80018c8:	681b      	ldr	r3, [r3, #0]
 80018ca:	2b00      	cmp	r3, #0
 80018cc:	d007      	beq.n	80018de <displayTime+0x1e>
 80018ce:	2b00      	cmp	r3, #0
 80018d0:	f2c0 8115 	blt.w	8001afe <displayTime+0x23e>
 80018d4:	3b01      	subs	r3, #1
 80018d6:	2b02      	cmp	r3, #2
 80018d8:	f200 8111 	bhi.w	8001afe <displayTime+0x23e>
 80018dc:	e06a      	b.n	80019b4 <displayTime+0xf4>
	case 0: //view date and time mode
		for (int i = 0; i < 7; i ++) {
 80018de:	2300      	movs	r3, #0
 80018e0:	607b      	str	r3, [r7, #4]
 80018e2:	e056      	b.n	8001992 <displayTime+0xd2>
			lcd_ShowIntNum (dateTimeInfo[i].x_axis, dateTimeInfo[i].y_axis,
 80018e4:	498a      	ldr	r1, [pc, #552]	; (8001b10 <displayTime+0x250>)
 80018e6:	687a      	ldr	r2, [r7, #4]
 80018e8:	4613      	mov	r3, r2
 80018ea:	015b      	lsls	r3, r3, #5
 80018ec:	4413      	add	r3, r2
 80018ee:	009b      	lsls	r3, r3, #2
 80018f0:	440b      	add	r3, r1
 80018f2:	681b      	ldr	r3, [r3, #0]
 80018f4:	b298      	uxth	r0, r3
 80018f6:	4986      	ldr	r1, [pc, #536]	; (8001b10 <displayTime+0x250>)
 80018f8:	687a      	ldr	r2, [r7, #4]
 80018fa:	4613      	mov	r3, r2
 80018fc:	015b      	lsls	r3, r3, #5
 80018fe:	4413      	add	r3, r2
 8001900:	009b      	lsls	r3, r3, #2
 8001902:	440b      	add	r3, r1
 8001904:	3304      	adds	r3, #4
 8001906:	681b      	ldr	r3, [r3, #0]
 8001908:	b29c      	uxth	r4, r3
					*(dateTimeInfo[i].showName), 2, dateTimeInfo[i].fontColor,
 800190a:	4981      	ldr	r1, [pc, #516]	; (8001b10 <displayTime+0x250>)
 800190c:	687a      	ldr	r2, [r7, #4]
 800190e:	4613      	mov	r3, r2
 8001910:	015b      	lsls	r3, r3, #5
 8001912:	4413      	add	r3, r2
 8001914:	009b      	lsls	r3, r3, #2
 8001916:	440b      	add	r3, r1
 8001918:	3308      	adds	r3, #8
 800191a:	681b      	ldr	r3, [r3, #0]
 800191c:	781b      	ldrb	r3, [r3, #0]
			lcd_ShowIntNum (dateTimeInfo[i].x_axis, dateTimeInfo[i].y_axis,
 800191e:	b29d      	uxth	r5, r3
 8001920:	497b      	ldr	r1, [pc, #492]	; (8001b10 <displayTime+0x250>)
 8001922:	687a      	ldr	r2, [r7, #4]
 8001924:	4613      	mov	r3, r2
 8001926:	015b      	lsls	r3, r3, #5
 8001928:	4413      	add	r3, r2
 800192a:	009b      	lsls	r3, r3, #2
 800192c:	440b      	add	r3, r1
 800192e:	330c      	adds	r3, #12
 8001930:	8819      	ldrh	r1, [r3, #0]
 8001932:	4e77      	ldr	r6, [pc, #476]	; (8001b10 <displayTime+0x250>)
 8001934:	687a      	ldr	r2, [r7, #4]
 8001936:	4613      	mov	r3, r2
 8001938:	015b      	lsls	r3, r3, #5
 800193a:	4413      	add	r3, r2
 800193c:	009b      	lsls	r3, r3, #2
 800193e:	4433      	add	r3, r6
 8001940:	330e      	adds	r3, #14
 8001942:	881b      	ldrh	r3, [r3, #0]
 8001944:	2218      	movs	r2, #24
 8001946:	9202      	str	r2, [sp, #8]
 8001948:	9301      	str	r3, [sp, #4]
 800194a:	9100      	str	r1, [sp, #0]
 800194c:	2302      	movs	r3, #2
 800194e:	462a      	mov	r2, r5
 8001950:	4621      	mov	r1, r4
 8001952:	f7ff fb4d 	bl	8000ff0 <lcd_ShowIntNum>
					dateTimeInfo[i].bgColor, 24);
			if (*(dateTimeInfo[i].showName) == dateTimeInfo[i].countDown) tempValue++;
 8001956:	496e      	ldr	r1, [pc, #440]	; (8001b10 <displayTime+0x250>)
 8001958:	687a      	ldr	r2, [r7, #4]
 800195a:	4613      	mov	r3, r2
 800195c:	015b      	lsls	r3, r3, #5
 800195e:	4413      	add	r3, r2
 8001960:	009b      	lsls	r3, r3, #2
 8001962:	440b      	add	r3, r1
 8001964:	3308      	adds	r3, #8
 8001966:	681b      	ldr	r3, [r3, #0]
 8001968:	781b      	ldrb	r3, [r3, #0]
 800196a:	4618      	mov	r0, r3
 800196c:	4968      	ldr	r1, [pc, #416]	; (8001b10 <displayTime+0x250>)
 800196e:	687a      	ldr	r2, [r7, #4]
 8001970:	4613      	mov	r3, r2
 8001972:	015b      	lsls	r3, r3, #5
 8001974:	4413      	add	r3, r2
 8001976:	009b      	lsls	r3, r3, #2
 8001978:	440b      	add	r3, r1
 800197a:	3314      	adds	r3, #20
 800197c:	681b      	ldr	r3, [r3, #0]
 800197e:	4298      	cmp	r0, r3
 8001980:	d104      	bne.n	800198c <displayTime+0xcc>
 8001982:	4b64      	ldr	r3, [pc, #400]	; (8001b14 <displayTime+0x254>)
 8001984:	681b      	ldr	r3, [r3, #0]
 8001986:	3301      	adds	r3, #1
 8001988:	4a62      	ldr	r2, [pc, #392]	; (8001b14 <displayTime+0x254>)
 800198a:	6013      	str	r3, [r2, #0]
		for (int i = 0; i < 7; i ++) {
 800198c:	687b      	ldr	r3, [r7, #4]
 800198e:	3301      	adds	r3, #1
 8001990:	607b      	str	r3, [r7, #4]
 8001992:	687b      	ldr	r3, [r7, #4]
 8001994:	2b06      	cmp	r3, #6
 8001996:	dda5      	ble.n	80018e4 <displayTime+0x24>
		}
		if (tempValue == 7) { //7 values are same
 8001998:	4b5e      	ldr	r3, [pc, #376]	; (8001b14 <displayTime+0x254>)
 800199a:	681b      	ldr	r3, [r3, #0]
 800199c:	2b07      	cmp	r3, #7
 800199e:	d105      	bne.n	80019ac <displayTime+0xec>
			lcd_Clear(BLACK);
 80019a0:	2000      	movs	r0, #0
 80019a2:	f7ff f9e7 	bl	8000d74 <lcd_Clear>
			timeOut = 1;
 80019a6:	4b5c      	ldr	r3, [pc, #368]	; (8001b18 <displayTime+0x258>)
 80019a8:	2201      	movs	r2, #1
 80019aa:	601a      	str	r2, [r3, #0]
		}
		tempValue = 0;
 80019ac:	4b59      	ldr	r3, [pc, #356]	; (8001b14 <displayTime+0x254>)
 80019ae:	2200      	movs	r2, #0
 80019b0:	601a      	str	r2, [r3, #0]
		break;
 80019b2:	e0a7      	b.n	8001b04 <displayTime+0x244>
	case 1: // edit date and time mode
	case 2: // countdown mode
	case 3:
		if (flag_timer[0] == 1) {
 80019b4:	4b59      	ldr	r3, [pc, #356]	; (8001b1c <displayTime+0x25c>)
 80019b6:	881b      	ldrh	r3, [r3, #0]
 80019b8:	2b01      	cmp	r3, #1
 80019ba:	d111      	bne.n	80019e0 <displayTime+0x120>
			flag_timer[0] = 0;
 80019bc:	4b57      	ldr	r3, [pc, #348]	; (8001b1c <displayTime+0x25c>)
 80019be:	2200      	movs	r2, #0
 80019c0:	801a      	strh	r2, [r3, #0]
			setTimer(500, 0);
 80019c2:	2100      	movs	r1, #0
 80019c4:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 80019c8:	f000 fbbc 	bl	8002144 <setTimer>
			editBlink = (editBlink + 1) % 2;
 80019cc:	4b54      	ldr	r3, [pc, #336]	; (8001b20 <displayTime+0x260>)
 80019ce:	681b      	ldr	r3, [r3, #0]
 80019d0:	3301      	adds	r3, #1
 80019d2:	2b00      	cmp	r3, #0
 80019d4:	f003 0301 	and.w	r3, r3, #1
 80019d8:	bfb8      	it	lt
 80019da:	425b      	neglt	r3, r3
 80019dc:	4a50      	ldr	r2, [pc, #320]	; (8001b20 <displayTime+0x260>)
 80019de:	6013      	str	r3, [r2, #0]
		}
		if (editBlink) {
 80019e0:	4b4f      	ldr	r3, [pc, #316]	; (8001b20 <displayTime+0x260>)
 80019e2:	681b      	ldr	r3, [r3, #0]
 80019e4:	2b00      	cmp	r3, #0
 80019e6:	d035      	beq.n	8001a54 <displayTime+0x194>
			lcd_ShowIntNum(dateTimeInfo[editIndex].x_axis, dateTimeInfo[editIndex].y_axis,
 80019e8:	4b4e      	ldr	r3, [pc, #312]	; (8001b24 <displayTime+0x264>)
 80019ea:	681a      	ldr	r2, [r3, #0]
 80019ec:	4948      	ldr	r1, [pc, #288]	; (8001b10 <displayTime+0x250>)
 80019ee:	4613      	mov	r3, r2
 80019f0:	015b      	lsls	r3, r3, #5
 80019f2:	4413      	add	r3, r2
 80019f4:	009b      	lsls	r3, r3, #2
 80019f6:	440b      	add	r3, r1
 80019f8:	681b      	ldr	r3, [r3, #0]
 80019fa:	b298      	uxth	r0, r3
 80019fc:	4b49      	ldr	r3, [pc, #292]	; (8001b24 <displayTime+0x264>)
 80019fe:	681a      	ldr	r2, [r3, #0]
 8001a00:	4943      	ldr	r1, [pc, #268]	; (8001b10 <displayTime+0x250>)
 8001a02:	4613      	mov	r3, r2
 8001a04:	015b      	lsls	r3, r3, #5
 8001a06:	4413      	add	r3, r2
 8001a08:	009b      	lsls	r3, r3, #2
 8001a0a:	440b      	add	r3, r1
 8001a0c:	3304      	adds	r3, #4
 8001a0e:	681b      	ldr	r3, [r3, #0]
 8001a10:	b29c      	uxth	r4, r3
 8001a12:	4b40      	ldr	r3, [pc, #256]	; (8001b14 <displayTime+0x254>)
 8001a14:	681b      	ldr	r3, [r3, #0]
 8001a16:	b29d      	uxth	r5, r3
 8001a18:	4b42      	ldr	r3, [pc, #264]	; (8001b24 <displayTime+0x264>)
 8001a1a:	681a      	ldr	r2, [r3, #0]
 8001a1c:	493c      	ldr	r1, [pc, #240]	; (8001b10 <displayTime+0x250>)
 8001a1e:	4613      	mov	r3, r2
 8001a20:	015b      	lsls	r3, r3, #5
 8001a22:	4413      	add	r3, r2
 8001a24:	009b      	lsls	r3, r3, #2
 8001a26:	440b      	add	r3, r1
 8001a28:	330c      	adds	r3, #12
 8001a2a:	8819      	ldrh	r1, [r3, #0]
 8001a2c:	4b3d      	ldr	r3, [pc, #244]	; (8001b24 <displayTime+0x264>)
 8001a2e:	681a      	ldr	r2, [r3, #0]
 8001a30:	4e37      	ldr	r6, [pc, #220]	; (8001b10 <displayTime+0x250>)
 8001a32:	4613      	mov	r3, r2
 8001a34:	015b      	lsls	r3, r3, #5
 8001a36:	4413      	add	r3, r2
 8001a38:	009b      	lsls	r3, r3, #2
 8001a3a:	4433      	add	r3, r6
 8001a3c:	330e      	adds	r3, #14
 8001a3e:	881b      	ldrh	r3, [r3, #0]
 8001a40:	2218      	movs	r2, #24
 8001a42:	9202      	str	r2, [sp, #8]
 8001a44:	9301      	str	r3, [sp, #4]
 8001a46:	9100      	str	r1, [sp, #0]
 8001a48:	2302      	movs	r3, #2
 8001a4a:	462a      	mov	r2, r5
 8001a4c:	4621      	mov	r1, r4
 8001a4e:	f7ff facf 	bl	8000ff0 <lcd_ShowIntNum>
 8001a52:	e034      	b.n	8001abe <displayTime+0x1fe>
					tempValue, 2, dateTimeInfo[editIndex].fontColor,
					dateTimeInfo[editIndex].bgColor, 24);
		}
		else {
			lcd_ShowIntNum(dateTimeInfo[editIndex].x_axis, dateTimeInfo[editIndex].y_axis,
 8001a54:	4b33      	ldr	r3, [pc, #204]	; (8001b24 <displayTime+0x264>)
 8001a56:	681a      	ldr	r2, [r3, #0]
 8001a58:	492d      	ldr	r1, [pc, #180]	; (8001b10 <displayTime+0x250>)
 8001a5a:	4613      	mov	r3, r2
 8001a5c:	015b      	lsls	r3, r3, #5
 8001a5e:	4413      	add	r3, r2
 8001a60:	009b      	lsls	r3, r3, #2
 8001a62:	440b      	add	r3, r1
 8001a64:	681b      	ldr	r3, [r3, #0]
 8001a66:	b298      	uxth	r0, r3
 8001a68:	4b2e      	ldr	r3, [pc, #184]	; (8001b24 <displayTime+0x264>)
 8001a6a:	681a      	ldr	r2, [r3, #0]
 8001a6c:	4928      	ldr	r1, [pc, #160]	; (8001b10 <displayTime+0x250>)
 8001a6e:	4613      	mov	r3, r2
 8001a70:	015b      	lsls	r3, r3, #5
 8001a72:	4413      	add	r3, r2
 8001a74:	009b      	lsls	r3, r3, #2
 8001a76:	440b      	add	r3, r1
 8001a78:	3304      	adds	r3, #4
 8001a7a:	681b      	ldr	r3, [r3, #0]
 8001a7c:	b29c      	uxth	r4, r3
 8001a7e:	4b25      	ldr	r3, [pc, #148]	; (8001b14 <displayTime+0x254>)
 8001a80:	681b      	ldr	r3, [r3, #0]
 8001a82:	b29d      	uxth	r5, r3
 8001a84:	4b27      	ldr	r3, [pc, #156]	; (8001b24 <displayTime+0x264>)
 8001a86:	681a      	ldr	r2, [r3, #0]
 8001a88:	4921      	ldr	r1, [pc, #132]	; (8001b10 <displayTime+0x250>)
 8001a8a:	4613      	mov	r3, r2
 8001a8c:	015b      	lsls	r3, r3, #5
 8001a8e:	4413      	add	r3, r2
 8001a90:	009b      	lsls	r3, r3, #2
 8001a92:	440b      	add	r3, r1
 8001a94:	330e      	adds	r3, #14
 8001a96:	8819      	ldrh	r1, [r3, #0]
 8001a98:	4b22      	ldr	r3, [pc, #136]	; (8001b24 <displayTime+0x264>)
 8001a9a:	681a      	ldr	r2, [r3, #0]
 8001a9c:	4e1c      	ldr	r6, [pc, #112]	; (8001b10 <displayTime+0x250>)
 8001a9e:	4613      	mov	r3, r2
 8001aa0:	015b      	lsls	r3, r3, #5
 8001aa2:	4413      	add	r3, r2
 8001aa4:	009b      	lsls	r3, r3, #2
 8001aa6:	4433      	add	r3, r6
 8001aa8:	330e      	adds	r3, #14
 8001aaa:	881b      	ldrh	r3, [r3, #0]
 8001aac:	2218      	movs	r2, #24
 8001aae:	9202      	str	r2, [sp, #8]
 8001ab0:	9301      	str	r3, [sp, #4]
 8001ab2:	9100      	str	r1, [sp, #0]
 8001ab4:	2302      	movs	r3, #2
 8001ab6:	462a      	mov	r2, r5
 8001ab8:	4621      	mov	r1, r4
 8001aba:	f7ff fa99 	bl	8000ff0 <lcd_ShowIntNum>
					tempValue, 2, dateTimeInfo[editIndex].bgColor,
					dateTimeInfo[editIndex].bgColor, 24);
		}

		if (mode == 3) {
 8001abe:	4b13      	ldr	r3, [pc, #76]	; (8001b0c <displayTime+0x24c>)
 8001ac0:	681b      	ldr	r3, [r3, #0]
 8001ac2:	2b03      	cmp	r3, #3
 8001ac4:	d11d      	bne.n	8001b02 <displayTime+0x242>
			sprintf((char*)tempStr, "Updating %s", dateTimeInfo[editIndex].titleName);
 8001ac6:	4b17      	ldr	r3, [pc, #92]	; (8001b24 <displayTime+0x264>)
 8001ac8:	681a      	ldr	r2, [r3, #0]
 8001aca:	4613      	mov	r3, r2
 8001acc:	015b      	lsls	r3, r3, #5
 8001ace:	4413      	add	r3, r2
 8001ad0:	009b      	lsls	r3, r3, #2
 8001ad2:	3318      	adds	r3, #24
 8001ad4:	4a0e      	ldr	r2, [pc, #56]	; (8001b10 <displayTime+0x250>)
 8001ad6:	4413      	add	r3, r2
 8001ad8:	461a      	mov	r2, r3
 8001ada:	4913      	ldr	r1, [pc, #76]	; (8001b28 <displayTime+0x268>)
 8001adc:	4813      	ldr	r0, [pc, #76]	; (8001b2c <displayTime+0x26c>)
 8001ade:	f005 fb05 	bl	80070ec <siprintf>
			lcd_StrCenter(0, 2, tempStr, RED, BLUE, 16, 1);
 8001ae2:	2301      	movs	r3, #1
 8001ae4:	9302      	str	r3, [sp, #8]
 8001ae6:	2310      	movs	r3, #16
 8001ae8:	9301      	str	r3, [sp, #4]
 8001aea:	231f      	movs	r3, #31
 8001aec:	9300      	str	r3, [sp, #0]
 8001aee:	f44f 4378 	mov.w	r3, #63488	; 0xf800
 8001af2:	4a0e      	ldr	r2, [pc, #56]	; (8001b2c <displayTime+0x26c>)
 8001af4:	2102      	movs	r1, #2
 8001af6:	2000      	movs	r0, #0
 8001af8:	f7ff fce0 	bl	80014bc <lcd_StrCenter>
		}
		break;
 8001afc:	e001      	b.n	8001b02 <displayTime+0x242>
	default:
		break;
 8001afe:	bf00      	nop
 8001b00:	e000      	b.n	8001b04 <displayTime+0x244>
		break;
 8001b02:	bf00      	nop
	}
}
 8001b04:	bf00      	nop
 8001b06:	370c      	adds	r7, #12
 8001b08:	46bd      	mov	sp, r7
 8001b0a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001b0c:	2000043c 	.word	0x2000043c
 8001b10:	20000008 	.word	0x20000008
 8001b14:	20000448 	.word	0x20000448
 8001b18:	20000450 	.word	0x20000450
 8001b1c:	20000464 	.word	0x20000464
 8001b20:	20000444 	.word	0x20000444
 8001b24:	20000440 	.word	0x20000440
 8001b28:	08007980 	.word	0x08007980
 8001b2c:	200005a8 	.word	0x200005a8

08001b30 <buttonHandle>:

void buttonHandle() {
 8001b30:	b580      	push	{r7, lr}
 8001b32:	b082      	sub	sp, #8
 8001b34:	af00      	add	r7, sp, #0
    if (button_count[0] == 1) {
 8001b36:	4b9d      	ldr	r3, [pc, #628]	; (8001dac <buttonHandle+0x27c>)
 8001b38:	881b      	ldrh	r3, [r3, #0]
 8001b3a:	2b01      	cmp	r3, #1
 8001b3c:	d177      	bne.n	8001c2e <buttonHandle+0xfe>
    	mode++;
 8001b3e:	4b9c      	ldr	r3, [pc, #624]	; (8001db0 <buttonHandle+0x280>)
 8001b40:	681b      	ldr	r3, [r3, #0]
 8001b42:	3301      	adds	r3, #1
 8001b44:	4a9a      	ldr	r2, [pc, #616]	; (8001db0 <buttonHandle+0x280>)
 8001b46:	6013      	str	r3, [r2, #0]
    	lcd_Clear(BLACK);
 8001b48:	2000      	movs	r0, #0
 8001b4a:	f7ff f913 	bl	8000d74 <lcd_Clear>
    	if (mode > 3) mode = 0;
 8001b4e:	4b98      	ldr	r3, [pc, #608]	; (8001db0 <buttonHandle+0x280>)
 8001b50:	681b      	ldr	r3, [r3, #0]
 8001b52:	2b03      	cmp	r3, #3
 8001b54:	dd02      	ble.n	8001b5c <buttonHandle+0x2c>
 8001b56:	4b96      	ldr	r3, [pc, #600]	; (8001db0 <buttonHandle+0x280>)
 8001b58:	2200      	movs	r2, #0
 8001b5a:	601a      	str	r2, [r3, #0]
    	if (mode == 0) {
 8001b5c:	4b94      	ldr	r3, [pc, #592]	; (8001db0 <buttonHandle+0x280>)
 8001b5e:	681b      	ldr	r3, [r3, #0]
 8001b60:	2b00      	cmp	r3, #0
 8001b62:	d103      	bne.n	8001b6c <buttonHandle+0x3c>
    		tempValue = 0;
 8001b64:	4b93      	ldr	r3, [pc, #588]	; (8001db4 <buttonHandle+0x284>)
 8001b66:	2200      	movs	r2, #0
 8001b68:	601a      	str	r2, [r3, #0]
 8001b6a:	e060      	b.n	8001c2e <buttonHandle+0xfe>
    	} else if (mode == 1) {
 8001b6c:	4b90      	ldr	r3, [pc, #576]	; (8001db0 <buttonHandle+0x280>)
 8001b6e:	681b      	ldr	r3, [r3, #0]
 8001b70:	2b01      	cmp	r3, #1
 8001b72:	d10e      	bne.n	8001b92 <buttonHandle+0x62>
    		editIndex = 0;
 8001b74:	4b90      	ldr	r3, [pc, #576]	; (8001db8 <buttonHandle+0x288>)
 8001b76:	2200      	movs	r2, #0
 8001b78:	601a      	str	r2, [r3, #0]
    		setTimer(500, 0);
 8001b7a:	2100      	movs	r1, #0
 8001b7c:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8001b80:	f000 fae0 	bl	8002144 <setTimer>
    		tempValue = *(dateTimeInfo[0].showName);
 8001b84:	4b8d      	ldr	r3, [pc, #564]	; (8001dbc <buttonHandle+0x28c>)
 8001b86:	689b      	ldr	r3, [r3, #8]
 8001b88:	781b      	ldrb	r3, [r3, #0]
 8001b8a:	461a      	mov	r2, r3
 8001b8c:	4b89      	ldr	r3, [pc, #548]	; (8001db4 <buttonHandle+0x284>)
 8001b8e:	601a      	str	r2, [r3, #0]
 8001b90:	e04d      	b.n	8001c2e <buttonHandle+0xfe>
    	} else if (mode == 2) {
 8001b92:	4b87      	ldr	r3, [pc, #540]	; (8001db0 <buttonHandle+0x280>)
 8001b94:	681b      	ldr	r3, [r3, #0]
 8001b96:	2b02      	cmp	r3, #2
 8001b98:	d12b      	bne.n	8001bf2 <buttonHandle+0xc2>
    		editIndex = 0;
 8001b9a:	4b87      	ldr	r3, [pc, #540]	; (8001db8 <buttonHandle+0x288>)
 8001b9c:	2200      	movs	r2, #0
 8001b9e:	601a      	str	r2, [r3, #0]
    		setTimer(500, 0);
 8001ba0:	2100      	movs	r1, #0
 8001ba2:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8001ba6:	f000 facd 	bl	8002144 <setTimer>
    		tempValue = *(dateTimeInfo[0].showName);
 8001baa:	4b84      	ldr	r3, [pc, #528]	; (8001dbc <buttonHandle+0x28c>)
 8001bac:	689b      	ldr	r3, [r3, #8]
 8001bae:	781b      	ldrb	r3, [r3, #0]
 8001bb0:	461a      	mov	r2, r3
 8001bb2:	4b80      	ldr	r3, [pc, #512]	; (8001db4 <buttonHandle+0x284>)
 8001bb4:	601a      	str	r2, [r3, #0]
    		for (int i = 0 ; i < 7 ; i++){
 8001bb6:	2300      	movs	r3, #0
 8001bb8:	607b      	str	r3, [r7, #4]
 8001bba:	e016      	b.n	8001bea <buttonHandle+0xba>
    			dateTimeInfo[i].countDown = *(dateTimeInfo[i].showName);
 8001bbc:	497f      	ldr	r1, [pc, #508]	; (8001dbc <buttonHandle+0x28c>)
 8001bbe:	687a      	ldr	r2, [r7, #4]
 8001bc0:	4613      	mov	r3, r2
 8001bc2:	015b      	lsls	r3, r3, #5
 8001bc4:	4413      	add	r3, r2
 8001bc6:	009b      	lsls	r3, r3, #2
 8001bc8:	440b      	add	r3, r1
 8001bca:	3308      	adds	r3, #8
 8001bcc:	681b      	ldr	r3, [r3, #0]
 8001bce:	781b      	ldrb	r3, [r3, #0]
 8001bd0:	4618      	mov	r0, r3
 8001bd2:	497a      	ldr	r1, [pc, #488]	; (8001dbc <buttonHandle+0x28c>)
 8001bd4:	687a      	ldr	r2, [r7, #4]
 8001bd6:	4613      	mov	r3, r2
 8001bd8:	015b      	lsls	r3, r3, #5
 8001bda:	4413      	add	r3, r2
 8001bdc:	009b      	lsls	r3, r3, #2
 8001bde:	440b      	add	r3, r1
 8001be0:	3314      	adds	r3, #20
 8001be2:	6018      	str	r0, [r3, #0]
    		for (int i = 0 ; i < 7 ; i++){
 8001be4:	687b      	ldr	r3, [r7, #4]
 8001be6:	3301      	adds	r3, #1
 8001be8:	607b      	str	r3, [r7, #4]
 8001bea:	687b      	ldr	r3, [r7, #4]
 8001bec:	2b06      	cmp	r3, #6
 8001bee:	dde5      	ble.n	8001bbc <buttonHandle+0x8c>
 8001bf0:	e01d      	b.n	8001c2e <buttonHandle+0xfe>
    		}
    	} else if (mode == 3) {
 8001bf2:	4b6f      	ldr	r3, [pc, #444]	; (8001db0 <buttonHandle+0x280>)
 8001bf4:	681b      	ldr	r3, [r3, #0]
 8001bf6:	2b03      	cmp	r3, #3
 8001bf8:	d119      	bne.n	8001c2e <buttonHandle+0xfe>
    		resetValues();
 8001bfa:	f000 fa77 	bl	80020ec <resetValues>
    		setTimer(500, 0);
 8001bfe:	2100      	movs	r1, #0
 8001c00:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8001c04:	f000 fa9e 	bl	8002144 <setTimer>
    		setTimer(5000, 3);
 8001c08:	2103      	movs	r1, #3
 8001c0a:	f241 3088 	movw	r0, #5000	; 0x1388
 8001c0e:	f000 fa99 	bl	8002144 <setTimer>
    		tempValue = *(dateTimeInfo[0].showName);
 8001c12:	4b6a      	ldr	r3, [pc, #424]	; (8001dbc <buttonHandle+0x28c>)
 8001c14:	689b      	ldr	r3, [r3, #8]
 8001c16:	781b      	ldrb	r3, [r3, #0]
 8001c18:	461a      	mov	r2, r3
 8001c1a:	4b66      	ldr	r3, [pc, #408]	; (8001db4 <buttonHandle+0x284>)
 8001c1c:	601a      	str	r2, [r3, #0]
    		isSendUartSignal = 1;
 8001c1e:	4b68      	ldr	r3, [pc, #416]	; (8001dc0 <buttonHandle+0x290>)
 8001c20:	2201      	movs	r2, #1
 8001c22:	601a      	str	r2, [r3, #0]
    		memset(tempStr, 0, sizeof(tempStr));
 8001c24:	2264      	movs	r2, #100	; 0x64
 8001c26:	2100      	movs	r1, #0
 8001c28:	4866      	ldr	r0, [pc, #408]	; (8001dc4 <buttonHandle+0x294>)
 8001c2a:	f005 fa57 	bl	80070dc <memset>
    	}
    }

	if (button_count[1] == 1) { // reset button
 8001c2e:	4b5f      	ldr	r3, [pc, #380]	; (8001dac <buttonHandle+0x27c>)
 8001c30:	885b      	ldrh	r3, [r3, #2]
 8001c32:	2b01      	cmp	r3, #1
 8001c34:	d105      	bne.n	8001c42 <buttonHandle+0x112>
		timeOut = 0;
 8001c36:	4b64      	ldr	r3, [pc, #400]	; (8001dc8 <buttonHandle+0x298>)
 8001c38:	2200      	movs	r2, #0
 8001c3a:	601a      	str	r2, [r3, #0]
		lcd_Clear(BLACK);
 8001c3c:	2000      	movs	r0, #0
 8001c3e:	f7ff f899 	bl	8000d74 <lcd_Clear>
	}

    switch (mode){
 8001c42:	4b5b      	ldr	r3, [pc, #364]	; (8001db0 <buttonHandle+0x280>)
 8001c44:	681b      	ldr	r3, [r3, #0]
 8001c46:	3b01      	subs	r3, #1
 8001c48:	2b01      	cmp	r3, #1
 8001c4a:	f200 80a8 	bhi.w	8001d9e <buttonHandle+0x26e>
    case 1:
    case 2:
    	if (button_count[3] == 1) // up arrow button
 8001c4e:	4b57      	ldr	r3, [pc, #348]	; (8001dac <buttonHandle+0x27c>)
 8001c50:	88db      	ldrh	r3, [r3, #6]
 8001c52:	2b01      	cmp	r3, #1
 8001c54:	d105      	bne.n	8001c62 <buttonHandle+0x132>
			tempValue ++;
 8001c56:	4b57      	ldr	r3, [pc, #348]	; (8001db4 <buttonHandle+0x284>)
 8001c58:	681b      	ldr	r3, [r3, #0]
 8001c5a:	3301      	adds	r3, #1
 8001c5c:	4a55      	ldr	r2, [pc, #340]	; (8001db4 <buttonHandle+0x284>)
 8001c5e:	6013      	str	r3, [r2, #0]
 8001c60:	e023      	b.n	8001caa <buttonHandle+0x17a>
		else if (button_count[3] == 40){
 8001c62:	4b52      	ldr	r3, [pc, #328]	; (8001dac <buttonHandle+0x27c>)
 8001c64:	88db      	ldrh	r3, [r3, #6]
 8001c66:	2b28      	cmp	r3, #40	; 0x28
 8001c68:	d104      	bne.n	8001c74 <buttonHandle+0x144>
			setTimer(200, 2);
 8001c6a:	2102      	movs	r1, #2
 8001c6c:	20c8      	movs	r0, #200	; 0xc8
 8001c6e:	f000 fa69 	bl	8002144 <setTimer>
 8001c72:	e01a      	b.n	8001caa <buttonHandle+0x17a>
		}
		else if (button_count[3] > 40) {
 8001c74:	4b4d      	ldr	r3, [pc, #308]	; (8001dac <buttonHandle+0x27c>)
 8001c76:	88db      	ldrh	r3, [r3, #6]
 8001c78:	2b28      	cmp	r3, #40	; 0x28
 8001c7a:	d916      	bls.n	8001caa <buttonHandle+0x17a>
			if (flag_timer[2] == 1) {
 8001c7c:	4b53      	ldr	r3, [pc, #332]	; (8001dcc <buttonHandle+0x29c>)
 8001c7e:	889b      	ldrh	r3, [r3, #4]
 8001c80:	2b01      	cmp	r3, #1
 8001c82:	d112      	bne.n	8001caa <buttonHandle+0x17a>
				flag_timer[2] = 0;
 8001c84:	4b51      	ldr	r3, [pc, #324]	; (8001dcc <buttonHandle+0x29c>)
 8001c86:	2200      	movs	r2, #0
 8001c88:	809a      	strh	r2, [r3, #4]
				setTimer(200, 2);
 8001c8a:	2102      	movs	r1, #2
 8001c8c:	20c8      	movs	r0, #200	; 0xc8
 8001c8e:	f000 fa59 	bl	8002144 <setTimer>
				tempValue ++;
 8001c92:	4b48      	ldr	r3, [pc, #288]	; (8001db4 <buttonHandle+0x284>)
 8001c94:	681b      	ldr	r3, [r3, #0]
 8001c96:	3301      	adds	r3, #1
 8001c98:	4a46      	ldr	r2, [pc, #280]	; (8001db4 <buttonHandle+0x284>)
 8001c9a:	6013      	str	r3, [r2, #0]
				if (tempValue > 99) tempValue = 0;
 8001c9c:	4b45      	ldr	r3, [pc, #276]	; (8001db4 <buttonHandle+0x284>)
 8001c9e:	681b      	ldr	r3, [r3, #0]
 8001ca0:	2b63      	cmp	r3, #99	; 0x63
 8001ca2:	dd02      	ble.n	8001caa <buttonHandle+0x17a>
 8001ca4:	4b43      	ldr	r3, [pc, #268]	; (8001db4 <buttonHandle+0x284>)
 8001ca6:	2200      	movs	r2, #0
 8001ca8:	601a      	str	r2, [r3, #0]
			}
		}

		if (button_count[7] == 1) // down arrow button
 8001caa:	4b40      	ldr	r3, [pc, #256]	; (8001dac <buttonHandle+0x27c>)
 8001cac:	89db      	ldrh	r3, [r3, #14]
 8001cae:	2b01      	cmp	r3, #1
 8001cb0:	d105      	bne.n	8001cbe <buttonHandle+0x18e>
			tempValue --;
 8001cb2:	4b40      	ldr	r3, [pc, #256]	; (8001db4 <buttonHandle+0x284>)
 8001cb4:	681b      	ldr	r3, [r3, #0]
 8001cb6:	3b01      	subs	r3, #1
 8001cb8:	4a3e      	ldr	r2, [pc, #248]	; (8001db4 <buttonHandle+0x284>)
 8001cba:	6013      	str	r3, [r2, #0]
 8001cbc:	e023      	b.n	8001d06 <buttonHandle+0x1d6>
		else if (button_count[7] == 40){
 8001cbe:	4b3b      	ldr	r3, [pc, #236]	; (8001dac <buttonHandle+0x27c>)
 8001cc0:	89db      	ldrh	r3, [r3, #14]
 8001cc2:	2b28      	cmp	r3, #40	; 0x28
 8001cc4:	d104      	bne.n	8001cd0 <buttonHandle+0x1a0>
			setTimer(200, 2);
 8001cc6:	2102      	movs	r1, #2
 8001cc8:	20c8      	movs	r0, #200	; 0xc8
 8001cca:	f000 fa3b 	bl	8002144 <setTimer>
 8001cce:	e01a      	b.n	8001d06 <buttonHandle+0x1d6>
		}
		else if (button_count[7] > 40) {
 8001cd0:	4b36      	ldr	r3, [pc, #216]	; (8001dac <buttonHandle+0x27c>)
 8001cd2:	89db      	ldrh	r3, [r3, #14]
 8001cd4:	2b28      	cmp	r3, #40	; 0x28
 8001cd6:	d916      	bls.n	8001d06 <buttonHandle+0x1d6>
			if (flag_timer[2] == 1) {
 8001cd8:	4b3c      	ldr	r3, [pc, #240]	; (8001dcc <buttonHandle+0x29c>)
 8001cda:	889b      	ldrh	r3, [r3, #4]
 8001cdc:	2b01      	cmp	r3, #1
 8001cde:	d112      	bne.n	8001d06 <buttonHandle+0x1d6>
				flag_timer[2] = 0;
 8001ce0:	4b3a      	ldr	r3, [pc, #232]	; (8001dcc <buttonHandle+0x29c>)
 8001ce2:	2200      	movs	r2, #0
 8001ce4:	809a      	strh	r2, [r3, #4]
				setTimer(200, 2);
 8001ce6:	2102      	movs	r1, #2
 8001ce8:	20c8      	movs	r0, #200	; 0xc8
 8001cea:	f000 fa2b 	bl	8002144 <setTimer>
				tempValue --;
 8001cee:	4b31      	ldr	r3, [pc, #196]	; (8001db4 <buttonHandle+0x284>)
 8001cf0:	681b      	ldr	r3, [r3, #0]
 8001cf2:	3b01      	subs	r3, #1
 8001cf4:	4a2f      	ldr	r2, [pc, #188]	; (8001db4 <buttonHandle+0x284>)
 8001cf6:	6013      	str	r3, [r2, #0]
				if (tempValue < 0) tempValue = 0;
 8001cf8:	4b2e      	ldr	r3, [pc, #184]	; (8001db4 <buttonHandle+0x284>)
 8001cfa:	681b      	ldr	r3, [r3, #0]
 8001cfc:	2b00      	cmp	r3, #0
 8001cfe:	da02      	bge.n	8001d06 <buttonHandle+0x1d6>
 8001d00:	4b2c      	ldr	r3, [pc, #176]	; (8001db4 <buttonHandle+0x284>)
 8001d02:	2200      	movs	r2, #0
 8001d04:	601a      	str	r2, [r3, #0]
			}
		}

		if (button_count[12] == 1) { // save button
 8001d06:	4b29      	ldr	r3, [pc, #164]	; (8001dac <buttonHandle+0x27c>)
 8001d08:	8b1b      	ldrh	r3, [r3, #24]
 8001d0a:	2b01      	cmp	r3, #1
 8001d0c:	d149      	bne.n	8001da2 <buttonHandle+0x272>
			if (mode == 1) ds3231_Write(dateTimeInfo[editIndex].writeName, tempValue);
 8001d0e:	4b28      	ldr	r3, [pc, #160]	; (8001db0 <buttonHandle+0x280>)
 8001d10:	681b      	ldr	r3, [r3, #0]
 8001d12:	2b01      	cmp	r3, #1
 8001d14:	d111      	bne.n	8001d3a <buttonHandle+0x20a>
 8001d16:	4b28      	ldr	r3, [pc, #160]	; (8001db8 <buttonHandle+0x288>)
 8001d18:	681a      	ldr	r2, [r3, #0]
 8001d1a:	4928      	ldr	r1, [pc, #160]	; (8001dbc <buttonHandle+0x28c>)
 8001d1c:	4613      	mov	r3, r2
 8001d1e:	015b      	lsls	r3, r3, #5
 8001d20:	4413      	add	r3, r2
 8001d22:	009b      	lsls	r3, r3, #2
 8001d24:	440b      	add	r3, r1
 8001d26:	3310      	adds	r3, #16
 8001d28:	781b      	ldrb	r3, [r3, #0]
 8001d2a:	4a22      	ldr	r2, [pc, #136]	; (8001db4 <buttonHandle+0x284>)
 8001d2c:	6812      	ldr	r2, [r2, #0]
 8001d2e:	b2d2      	uxtb	r2, r2
 8001d30:	4611      	mov	r1, r2
 8001d32:	4618      	mov	r0, r3
 8001d34:	f7fe fcdc 	bl	80006f0 <ds3231_Write>
 8001d38:	e00f      	b.n	8001d5a <buttonHandle+0x22a>
			else if (mode == 2) dateTimeInfo[editIndex].countDown = tempValue;
 8001d3a:	4b1d      	ldr	r3, [pc, #116]	; (8001db0 <buttonHandle+0x280>)
 8001d3c:	681b      	ldr	r3, [r3, #0]
 8001d3e:	2b02      	cmp	r3, #2
 8001d40:	d10b      	bne.n	8001d5a <buttonHandle+0x22a>
 8001d42:	4b1d      	ldr	r3, [pc, #116]	; (8001db8 <buttonHandle+0x288>)
 8001d44:	681a      	ldr	r2, [r3, #0]
 8001d46:	4b1b      	ldr	r3, [pc, #108]	; (8001db4 <buttonHandle+0x284>)
 8001d48:	6819      	ldr	r1, [r3, #0]
 8001d4a:	481c      	ldr	r0, [pc, #112]	; (8001dbc <buttonHandle+0x28c>)
 8001d4c:	4613      	mov	r3, r2
 8001d4e:	015b      	lsls	r3, r3, #5
 8001d50:	4413      	add	r3, r2
 8001d52:	009b      	lsls	r3, r3, #2
 8001d54:	4403      	add	r3, r0
 8001d56:	3314      	adds	r3, #20
 8001d58:	6019      	str	r1, [r3, #0]
			editIndex = (editIndex + 1) % 7;
 8001d5a:	4b17      	ldr	r3, [pc, #92]	; (8001db8 <buttonHandle+0x288>)
 8001d5c:	681b      	ldr	r3, [r3, #0]
 8001d5e:	1c5a      	adds	r2, r3, #1
 8001d60:	4b1b      	ldr	r3, [pc, #108]	; (8001dd0 <buttonHandle+0x2a0>)
 8001d62:	fb83 1302 	smull	r1, r3, r3, r2
 8001d66:	4413      	add	r3, r2
 8001d68:	1099      	asrs	r1, r3, #2
 8001d6a:	17d3      	asrs	r3, r2, #31
 8001d6c:	1ac9      	subs	r1, r1, r3
 8001d6e:	460b      	mov	r3, r1
 8001d70:	00db      	lsls	r3, r3, #3
 8001d72:	1a5b      	subs	r3, r3, r1
 8001d74:	1ad1      	subs	r1, r2, r3
 8001d76:	4b10      	ldr	r3, [pc, #64]	; (8001db8 <buttonHandle+0x288>)
 8001d78:	6019      	str	r1, [r3, #0]
			tempValue = *(dateTimeInfo[editIndex].showName);
 8001d7a:	4b0f      	ldr	r3, [pc, #60]	; (8001db8 <buttonHandle+0x288>)
 8001d7c:	681a      	ldr	r2, [r3, #0]
 8001d7e:	490f      	ldr	r1, [pc, #60]	; (8001dbc <buttonHandle+0x28c>)
 8001d80:	4613      	mov	r3, r2
 8001d82:	015b      	lsls	r3, r3, #5
 8001d84:	4413      	add	r3, r2
 8001d86:	009b      	lsls	r3, r3, #2
 8001d88:	440b      	add	r3, r1
 8001d8a:	3308      	adds	r3, #8
 8001d8c:	681b      	ldr	r3, [r3, #0]
 8001d8e:	781b      	ldrb	r3, [r3, #0]
 8001d90:	461a      	mov	r2, r3
 8001d92:	4b08      	ldr	r3, [pc, #32]	; (8001db4 <buttonHandle+0x284>)
 8001d94:	601a      	str	r2, [r3, #0]
			lcd_Clear(BLACK);
 8001d96:	2000      	movs	r0, #0
 8001d98:	f7fe ffec 	bl	8000d74 <lcd_Clear>
		}
    	break;
 8001d9c:	e001      	b.n	8001da2 <buttonHandle+0x272>
    default:
    	break;
 8001d9e:	bf00      	nop
 8001da0:	e000      	b.n	8001da4 <buttonHandle+0x274>
    	break;
 8001da2:	bf00      	nop
    }
}
 8001da4:	bf00      	nop
 8001da6:	3708      	adds	r7, #8
 8001da8:	46bd      	mov	sp, r7
 8001daa:	bd80      	pop	{r7, pc}
 8001dac:	20000498 	.word	0x20000498
 8001db0:	2000043c 	.word	0x2000043c
 8001db4:	20000448 	.word	0x20000448
 8001db8:	20000440 	.word	0x20000440
 8001dbc:	20000008 	.word	0x20000008
 8001dc0:	20000454 	.word	0x20000454
 8001dc4:	200005a8 	.word	0x200005a8
 8001dc8:	20000450 	.word	0x20000450
 8001dcc:	20000464 	.word	0x20000464
 8001dd0:	92492493 	.word	0x92492493

08001dd4 <handleUartRXSignal>:

void handleUartRXSignal(){
 8001dd4:	b580      	push	{r7, lr}
 8001dd6:	af00      	add	r7, sp, #0
	if (mode!=3) return;
 8001dd8:	4b55      	ldr	r3, [pc, #340]	; (8001f30 <handleUartRXSignal+0x15c>)
 8001dda:	681b      	ldr	r3, [r3, #0]
 8001ddc:	2b03      	cmp	r3, #3
 8001dde:	f040 80a3 	bne.w	8001f28 <handleUartRXSignal+0x154>
	if (uartFlag == 1) {
 8001de2:	4b54      	ldr	r3, [pc, #336]	; (8001f34 <handleUartRXSignal+0x160>)
 8001de4:	781b      	ldrb	r3, [r3, #0]
 8001de6:	2b01      	cmp	r3, #1
 8001de8:	f040 80a0 	bne.w	8001f2c <handleUartRXSignal+0x158>
		tempValue = 0;
 8001dec:	4b52      	ldr	r3, [pc, #328]	; (8001f38 <handleUartRXSignal+0x164>)
 8001dee:	2200      	movs	r2, #0
 8001df0:	601a      	str	r2, [r3, #0]
		while (readIndex < writeIndex) {
 8001df2:	e029      	b.n	8001e48 <handleUartRXSignal+0x74>
			if (ringBuffer[readIndex] < 0 || ringBuffer[readIndex] > 9) {
 8001df4:	4b51      	ldr	r3, [pc, #324]	; (8001f3c <handleUartRXSignal+0x168>)
 8001df6:	781b      	ldrb	r3, [r3, #0]
 8001df8:	461a      	mov	r2, r3
 8001dfa:	4b51      	ldr	r3, [pc, #324]	; (8001f40 <handleUartRXSignal+0x16c>)
 8001dfc:	5c9b      	ldrb	r3, [r3, r2]
 8001dfe:	2b09      	cmp	r3, #9
 8001e00:	d902      	bls.n	8001e08 <handleUartRXSignal+0x34>
				isWrongInput = 1;
 8001e02:	4b50      	ldr	r3, [pc, #320]	; (8001f44 <handleUartRXSignal+0x170>)
 8001e04:	2201      	movs	r2, #1
 8001e06:	601a      	str	r2, [r3, #0]
			}
			tempValue = tempValue*10 + ringBuffer[readIndex];
 8001e08:	4b4b      	ldr	r3, [pc, #300]	; (8001f38 <handleUartRXSignal+0x164>)
 8001e0a:	681a      	ldr	r2, [r3, #0]
 8001e0c:	4613      	mov	r3, r2
 8001e0e:	009b      	lsls	r3, r3, #2
 8001e10:	4413      	add	r3, r2
 8001e12:	005b      	lsls	r3, r3, #1
 8001e14:	461a      	mov	r2, r3
 8001e16:	4b49      	ldr	r3, [pc, #292]	; (8001f3c <handleUartRXSignal+0x168>)
 8001e18:	781b      	ldrb	r3, [r3, #0]
 8001e1a:	4619      	mov	r1, r3
 8001e1c:	4b48      	ldr	r3, [pc, #288]	; (8001f40 <handleUartRXSignal+0x16c>)
 8001e1e:	5c5b      	ldrb	r3, [r3, r1]
 8001e20:	4413      	add	r3, r2
 8001e22:	4a45      	ldr	r2, [pc, #276]	; (8001f38 <handleUartRXSignal+0x164>)
 8001e24:	6013      	str	r3, [r2, #0]
			readIndex = (readIndex + 1) % BUFFER_SIZE;
 8001e26:	4b45      	ldr	r3, [pc, #276]	; (8001f3c <handleUartRXSignal+0x168>)
 8001e28:	781b      	ldrb	r3, [r3, #0]
 8001e2a:	3301      	adds	r3, #1
 8001e2c:	4a46      	ldr	r2, [pc, #280]	; (8001f48 <handleUartRXSignal+0x174>)
 8001e2e:	fb82 1203 	smull	r1, r2, r2, r3
 8001e32:	11d1      	asrs	r1, r2, #7
 8001e34:	17da      	asrs	r2, r3, #31
 8001e36:	1a8a      	subs	r2, r1, r2
 8001e38:	f44f 61fa 	mov.w	r1, #2000	; 0x7d0
 8001e3c:	fb01 f202 	mul.w	r2, r1, r2
 8001e40:	1a9a      	subs	r2, r3, r2
 8001e42:	b2d2      	uxtb	r2, r2
 8001e44:	4b3d      	ldr	r3, [pc, #244]	; (8001f3c <handleUartRXSignal+0x168>)
 8001e46:	701a      	strb	r2, [r3, #0]
		while (readIndex < writeIndex) {
 8001e48:	4b3c      	ldr	r3, [pc, #240]	; (8001f3c <handleUartRXSignal+0x168>)
 8001e4a:	781a      	ldrb	r2, [r3, #0]
 8001e4c:	4b3f      	ldr	r3, [pc, #252]	; (8001f4c <handleUartRXSignal+0x178>)
 8001e4e:	781b      	ldrb	r3, [r3, #0]
 8001e50:	429a      	cmp	r2, r3
 8001e52:	d3cf      	bcc.n	8001df4 <handleUartRXSignal+0x20>
		}
		if (tempValue < dateTimeInfo[editIndex].limitStart || tempValue > dateTimeInfo[editIndex].limitEnd) {
 8001e54:	4b3e      	ldr	r3, [pc, #248]	; (8001f50 <handleUartRXSignal+0x17c>)
 8001e56:	681a      	ldr	r2, [r3, #0]
 8001e58:	493e      	ldr	r1, [pc, #248]	; (8001f54 <handleUartRXSignal+0x180>)
 8001e5a:	4613      	mov	r3, r2
 8001e5c:	015b      	lsls	r3, r3, #5
 8001e5e:	4413      	add	r3, r2
 8001e60:	009b      	lsls	r3, r3, #2
 8001e62:	440b      	add	r3, r1
 8001e64:	337c      	adds	r3, #124	; 0x7c
 8001e66:	681a      	ldr	r2, [r3, #0]
 8001e68:	4b33      	ldr	r3, [pc, #204]	; (8001f38 <handleUartRXSignal+0x164>)
 8001e6a:	681b      	ldr	r3, [r3, #0]
 8001e6c:	429a      	cmp	r2, r3
 8001e6e:	dc0d      	bgt.n	8001e8c <handleUartRXSignal+0xb8>
 8001e70:	4b37      	ldr	r3, [pc, #220]	; (8001f50 <handleUartRXSignal+0x17c>)
 8001e72:	681a      	ldr	r2, [r3, #0]
 8001e74:	4937      	ldr	r1, [pc, #220]	; (8001f54 <handleUartRXSignal+0x180>)
 8001e76:	4613      	mov	r3, r2
 8001e78:	015b      	lsls	r3, r3, #5
 8001e7a:	4413      	add	r3, r2
 8001e7c:	009b      	lsls	r3, r3, #2
 8001e7e:	440b      	add	r3, r1
 8001e80:	3380      	adds	r3, #128	; 0x80
 8001e82:	681a      	ldr	r2, [r3, #0]
 8001e84:	4b2c      	ldr	r3, [pc, #176]	; (8001f38 <handleUartRXSignal+0x164>)
 8001e86:	681b      	ldr	r3, [r3, #0]
 8001e88:	429a      	cmp	r2, r3
 8001e8a:	da02      	bge.n	8001e92 <handleUartRXSignal+0xbe>
			isWrongInput = 1;
 8001e8c:	4b2d      	ldr	r3, [pc, #180]	; (8001f44 <handleUartRXSignal+0x170>)
 8001e8e:	2201      	movs	r2, #1
 8001e90:	601a      	str	r2, [r3, #0]
		}
		readIndex = writeIndex;
 8001e92:	4b2e      	ldr	r3, [pc, #184]	; (8001f4c <handleUartRXSignal+0x178>)
 8001e94:	781a      	ldrb	r2, [r3, #0]
 8001e96:	4b29      	ldr	r3, [pc, #164]	; (8001f3c <handleUartRXSignal+0x168>)
 8001e98:	701a      	strb	r2, [r3, #0]
		uartFlag = 0;
 8001e9a:	4b26      	ldr	r3, [pc, #152]	; (8001f34 <handleUartRXSignal+0x160>)
 8001e9c:	2200      	movs	r2, #0
 8001e9e:	701a      	strb	r2, [r3, #0]
		if(!isWrongInput){
 8001ea0:	4b28      	ldr	r3, [pc, #160]	; (8001f44 <handleUartRXSignal+0x170>)
 8001ea2:	681b      	ldr	r3, [r3, #0]
 8001ea4:	2b00      	cmp	r3, #0
 8001ea6:	d141      	bne.n	8001f2c <handleUartRXSignal+0x158>
			resetValues();
 8001ea8:	f000 f920 	bl	80020ec <resetValues>
			setTimer(5000, 3);
 8001eac:	2103      	movs	r1, #3
 8001eae:	f241 3088 	movw	r0, #5000	; 0x1388
 8001eb2:	f000 f947 	bl	8002144 <setTimer>
			ds3231_Write(dateTimeInfo[editIndex].writeName, tempValue);
 8001eb6:	4b26      	ldr	r3, [pc, #152]	; (8001f50 <handleUartRXSignal+0x17c>)
 8001eb8:	681a      	ldr	r2, [r3, #0]
 8001eba:	4926      	ldr	r1, [pc, #152]	; (8001f54 <handleUartRXSignal+0x180>)
 8001ebc:	4613      	mov	r3, r2
 8001ebe:	015b      	lsls	r3, r3, #5
 8001ec0:	4413      	add	r3, r2
 8001ec2:	009b      	lsls	r3, r3, #2
 8001ec4:	440b      	add	r3, r1
 8001ec6:	3310      	adds	r3, #16
 8001ec8:	781b      	ldrb	r3, [r3, #0]
 8001eca:	4a1b      	ldr	r2, [pc, #108]	; (8001f38 <handleUartRXSignal+0x164>)
 8001ecc:	6812      	ldr	r2, [r2, #0]
 8001ece:	b2d2      	uxtb	r2, r2
 8001ed0:	4611      	mov	r1, r2
 8001ed2:	4618      	mov	r0, r3
 8001ed4:	f7fe fc0c 	bl	80006f0 <ds3231_Write>
			editIndex = (editIndex + 1) % 7;
 8001ed8:	4b1d      	ldr	r3, [pc, #116]	; (8001f50 <handleUartRXSignal+0x17c>)
 8001eda:	681b      	ldr	r3, [r3, #0]
 8001edc:	1c5a      	adds	r2, r3, #1
 8001ede:	4b1e      	ldr	r3, [pc, #120]	; (8001f58 <handleUartRXSignal+0x184>)
 8001ee0:	fb83 1302 	smull	r1, r3, r3, r2
 8001ee4:	4413      	add	r3, r2
 8001ee6:	1099      	asrs	r1, r3, #2
 8001ee8:	17d3      	asrs	r3, r2, #31
 8001eea:	1ac9      	subs	r1, r1, r3
 8001eec:	460b      	mov	r3, r1
 8001eee:	00db      	lsls	r3, r3, #3
 8001ef0:	1a5b      	subs	r3, r3, r1
 8001ef2:	1ad1      	subs	r1, r2, r3
 8001ef4:	4b16      	ldr	r3, [pc, #88]	; (8001f50 <handleUartRXSignal+0x17c>)
 8001ef6:	6019      	str	r1, [r3, #0]
			tempValue = *(dateTimeInfo[editIndex].showName);
 8001ef8:	4b15      	ldr	r3, [pc, #84]	; (8001f50 <handleUartRXSignal+0x17c>)
 8001efa:	681a      	ldr	r2, [r3, #0]
 8001efc:	4915      	ldr	r1, [pc, #84]	; (8001f54 <handleUartRXSignal+0x180>)
 8001efe:	4613      	mov	r3, r2
 8001f00:	015b      	lsls	r3, r3, #5
 8001f02:	4413      	add	r3, r2
 8001f04:	009b      	lsls	r3, r3, #2
 8001f06:	440b      	add	r3, r1
 8001f08:	3308      	adds	r3, #8
 8001f0a:	681b      	ldr	r3, [r3, #0]
 8001f0c:	781b      	ldrb	r3, [r3, #0]
 8001f0e:	461a      	mov	r2, r3
 8001f10:	4b09      	ldr	r3, [pc, #36]	; (8001f38 <handleUartRXSignal+0x164>)
 8001f12:	601a      	str	r2, [r3, #0]
			isSendUartSignal = 1;
 8001f14:	4b11      	ldr	r3, [pc, #68]	; (8001f5c <handleUartRXSignal+0x188>)
 8001f16:	2201      	movs	r2, #1
 8001f18:	601a      	str	r2, [r3, #0]
			uart_Rs232SendString("\n");
 8001f1a:	4811      	ldr	r0, [pc, #68]	; (8001f60 <handleUartRXSignal+0x18c>)
 8001f1c:	f000 fb24 	bl	8002568 <uart_Rs232SendString>
			lcd_Clear(BLACK);
 8001f20:	2000      	movs	r0, #0
 8001f22:	f7fe ff27 	bl	8000d74 <lcd_Clear>
		}
	}
	return;
 8001f26:	e001      	b.n	8001f2c <handleUartRXSignal+0x158>
	if (mode!=3) return;
 8001f28:	bf00      	nop
 8001f2a:	e000      	b.n	8001f2e <handleUartRXSignal+0x15a>
	return;
 8001f2c:	bf00      	nop
}
 8001f2e:	bd80      	pop	{r7, pc}
 8001f30:	2000043c 	.word	0x2000043c
 8001f34:	2000048d 	.word	0x2000048d
 8001f38:	20000448 	.word	0x20000448
 8001f3c:	2000044c 	.word	0x2000044c
 8001f40:	20000710 	.word	0x20000710
 8001f44:	20000460 	.word	0x20000460
 8001f48:	10624dd3 	.word	0x10624dd3
 8001f4c:	2000048e 	.word	0x2000048e
 8001f50:	20000440 	.word	0x20000440
 8001f54:	20000008 	.word	0x20000008
 8001f58:	92492493 	.word	0x92492493
 8001f5c:	20000454 	.word	0x20000454
 8001f60:	08007964 	.word	0x08007964

08001f64 <handleUartTXSignal>:

void handleUartTXSignal() {
 8001f64:	b580      	push	{r7, lr}
 8001f66:	b084      	sub	sp, #16
 8001f68:	af04      	add	r7, sp, #16
	if (mode != 3) return;
 8001f6a:	4b2b      	ldr	r3, [pc, #172]	; (8002018 <handleUartTXSignal+0xb4>)
 8001f6c:	681b      	ldr	r3, [r3, #0]
 8001f6e:	2b03      	cmp	r3, #3
 8001f70:	d14f      	bne.n	8002012 <handleUartTXSignal+0xae>
	if (flag_timer[3] == 1) {
 8001f72:	4b2a      	ldr	r3, [pc, #168]	; (800201c <handleUartTXSignal+0xb8>)
 8001f74:	88db      	ldrh	r3, [r3, #6]
 8001f76:	2b01      	cmp	r3, #1
 8001f78:	d134      	bne.n	8001fe4 <handleUartTXSignal+0x80>
		flag_timer[3] = 0;
 8001f7a:	4b28      	ldr	r3, [pc, #160]	; (800201c <handleUartTXSignal+0xb8>)
 8001f7c:	2200      	movs	r2, #0
 8001f7e:	80da      	strh	r2, [r3, #6]
		sendReqTimes ++;
 8001f80:	4b27      	ldr	r3, [pc, #156]	; (8002020 <handleUartTXSignal+0xbc>)
 8001f82:	681b      	ldr	r3, [r3, #0]
 8001f84:	3301      	adds	r3, #1
 8001f86:	4a26      	ldr	r2, [pc, #152]	; (8002020 <handleUartTXSignal+0xbc>)
 8001f88:	6013      	str	r3, [r2, #0]
		if (sendReqTimes >= 3) {
 8001f8a:	4b25      	ldr	r3, [pc, #148]	; (8002020 <handleUartTXSignal+0xbc>)
 8001f8c:	681b      	ldr	r3, [r3, #0]
 8001f8e:	2b02      	cmp	r3, #2
 8001f90:	dd0e      	ble.n	8001fb0 <handleUartTXSignal+0x4c>
			isExeedReqTimes = 1;
 8001f92:	4b24      	ldr	r3, [pc, #144]	; (8002024 <handleUartTXSignal+0xc0>)
 8001f94:	2201      	movs	r2, #1
 8001f96:	601a      	str	r2, [r3, #0]
			sendReqTimes = 0;
 8001f98:	4b21      	ldr	r3, [pc, #132]	; (8002020 <handleUartTXSignal+0xbc>)
 8001f9a:	2200      	movs	r2, #0
 8001f9c:	601a      	str	r2, [r3, #0]
			lcd_Clear(BLACK);
 8001f9e:	2000      	movs	r0, #0
 8001fa0:	f7fe fee8 	bl	8000d74 <lcd_Clear>
			setTimer(5000, 4);
 8001fa4:	2104      	movs	r1, #4
 8001fa6:	f241 3088 	movw	r0, #5000	; 0x1388
 8001faa:	f000 f8cb 	bl	8002144 <setTimer>
			return;
 8001fae:	e031      	b.n	8002014 <handleUartTXSignal+0xb0>
		}
		lcd_ShowIntNum(150, 60, sendReqTimes, 1, GREEN, BLACK, 24);
 8001fb0:	4b1b      	ldr	r3, [pc, #108]	; (8002020 <handleUartTXSignal+0xbc>)
 8001fb2:	681b      	ldr	r3, [r3, #0]
 8001fb4:	b29a      	uxth	r2, r3
 8001fb6:	2318      	movs	r3, #24
 8001fb8:	9302      	str	r3, [sp, #8]
 8001fba:	2300      	movs	r3, #0
 8001fbc:	9301      	str	r3, [sp, #4]
 8001fbe:	f44f 63fc 	mov.w	r3, #2016	; 0x7e0
 8001fc2:	9300      	str	r3, [sp, #0]
 8001fc4:	2301      	movs	r3, #1
 8001fc6:	213c      	movs	r1, #60	; 0x3c
 8001fc8:	2096      	movs	r0, #150	; 0x96
 8001fca:	f7ff f811 	bl	8000ff0 <lcd_ShowIntNum>
		isSendUartSignal = 1;
 8001fce:	4b16      	ldr	r3, [pc, #88]	; (8002028 <handleUartTXSignal+0xc4>)
 8001fd0:	2201      	movs	r2, #1
 8001fd2:	601a      	str	r2, [r3, #0]
		setTimer(5000, 3);
 8001fd4:	2103      	movs	r1, #3
 8001fd6:	f241 3088 	movw	r0, #5000	; 0x1388
 8001fda:	f000 f8b3 	bl	8002144 <setTimer>
		uart_Rs232SendString("\n");
 8001fde:	4813      	ldr	r0, [pc, #76]	; (800202c <handleUartTXSignal+0xc8>)
 8001fe0:	f000 fac2 	bl	8002568 <uart_Rs232SendString>
	}

	if (isSendUartSignal) {
 8001fe4:	4b10      	ldr	r3, [pc, #64]	; (8002028 <handleUartTXSignal+0xc4>)
 8001fe6:	681b      	ldr	r3, [r3, #0]
 8001fe8:	2b00      	cmp	r3, #0
 8001fea:	d013      	beq.n	8002014 <handleUartTXSignal+0xb0>
		isSendUartSignal = 0;
 8001fec:	4b0e      	ldr	r3, [pc, #56]	; (8002028 <handleUartTXSignal+0xc4>)
 8001fee:	2200      	movs	r2, #0
 8001ff0:	601a      	str	r2, [r3, #0]
		uart_Rs232SendString(dateTimeInfo[editIndex].titleName);
 8001ff2:	4b0f      	ldr	r3, [pc, #60]	; (8002030 <handleUartTXSignal+0xcc>)
 8001ff4:	681a      	ldr	r2, [r3, #0]
 8001ff6:	4613      	mov	r3, r2
 8001ff8:	015b      	lsls	r3, r3, #5
 8001ffa:	4413      	add	r3, r2
 8001ffc:	009b      	lsls	r3, r3, #2
 8001ffe:	3318      	adds	r3, #24
 8002000:	4a0c      	ldr	r2, [pc, #48]	; (8002034 <handleUartTXSignal+0xd0>)
 8002002:	4413      	add	r3, r2
 8002004:	4618      	mov	r0, r3
 8002006:	f000 faaf 	bl	8002568 <uart_Rs232SendString>
		uart_Rs232SendString(": ");
 800200a:	480b      	ldr	r0, [pc, #44]	; (8002038 <handleUartTXSignal+0xd4>)
 800200c:	f000 faac 	bl	8002568 <uart_Rs232SendString>
 8002010:	e000      	b.n	8002014 <handleUartTXSignal+0xb0>
	if (mode != 3) return;
 8002012:	bf00      	nop
	}
}
 8002014:	46bd      	mov	sp, r7
 8002016:	bd80      	pop	{r7, pc}
 8002018:	2000043c 	.word	0x2000043c
 800201c:	20000464 	.word	0x20000464
 8002020:	20000458 	.word	0x20000458
 8002024:	2000045c 	.word	0x2000045c
 8002028:	20000454 	.word	0x20000454
 800202c:	08007964 	.word	0x08007964
 8002030:	20000440 	.word	0x20000440
 8002034:	20000008 	.word	0x20000008
 8002038:	0800798c 	.word	0x0800798c

0800203c <displayExceedError>:

void displayExceedError () {
 800203c:	b580      	push	{r7, lr}
 800203e:	b084      	sub	sp, #16
 8002040:	af04      	add	r7, sp, #16
	if (mode != 3) return 0;
 8002042:	4b16      	ldr	r3, [pc, #88]	; (800209c <displayExceedError+0x60>)
 8002044:	681b      	ldr	r3, [r3, #0]
 8002046:	2b03      	cmp	r3, #3
 8002048:	d121      	bne.n	800208e <displayExceedError+0x52>
	if (isExeedReqTimes) {
 800204a:	4b15      	ldr	r3, [pc, #84]	; (80020a0 <displayExceedError+0x64>)
 800204c:	681b      	ldr	r3, [r3, #0]
 800204e:	2b00      	cmp	r3, #0
 8002050:	d01f      	beq.n	8002092 <displayExceedError+0x56>
		lcd_StrCenter(0, 2, "NO RESPONSE. RETURN IN 5S", RED, BLUE, 16, 1);
 8002052:	2301      	movs	r3, #1
 8002054:	9302      	str	r3, [sp, #8]
 8002056:	2310      	movs	r3, #16
 8002058:	9301      	str	r3, [sp, #4]
 800205a:	231f      	movs	r3, #31
 800205c:	9300      	str	r3, [sp, #0]
 800205e:	f44f 4378 	mov.w	r3, #63488	; 0xf800
 8002062:	4a10      	ldr	r2, [pc, #64]	; (80020a4 <displayExceedError+0x68>)
 8002064:	2102      	movs	r1, #2
 8002066:	2000      	movs	r0, #0
 8002068:	f7ff fa28 	bl	80014bc <lcd_StrCenter>
		if (flag_timer[4]) {
 800206c:	4b0e      	ldr	r3, [pc, #56]	; (80020a8 <displayExceedError+0x6c>)
 800206e:	891b      	ldrh	r3, [r3, #8]
 8002070:	2b00      	cmp	r3, #0
 8002072:	d010      	beq.n	8002096 <displayExceedError+0x5a>
			flag_timer[4];
			mode = 0;
 8002074:	4b09      	ldr	r3, [pc, #36]	; (800209c <displayExceedError+0x60>)
 8002076:	2200      	movs	r2, #0
 8002078:	601a      	str	r2, [r3, #0]
			tempValue = 0;
 800207a:	4b0c      	ldr	r3, [pc, #48]	; (80020ac <displayExceedError+0x70>)
 800207c:	2200      	movs	r2, #0
 800207e:	601a      	str	r2, [r3, #0]
			isExeedReqTimes = 0;
 8002080:	4b07      	ldr	r3, [pc, #28]	; (80020a0 <displayExceedError+0x64>)
 8002082:	2200      	movs	r2, #0
 8002084:	601a      	str	r2, [r3, #0]
			lcd_Clear(BLACK);
 8002086:	2000      	movs	r0, #0
 8002088:	f7fe fe74 	bl	8000d74 <lcd_Clear>
		}
		return 1;
 800208c:	e003      	b.n	8002096 <displayExceedError+0x5a>
	if (mode != 3) return 0;
 800208e:	bf00      	nop
 8002090:	e002      	b.n	8002098 <displayExceedError+0x5c>
	} else return 0;
 8002092:	bf00      	nop
 8002094:	e000      	b.n	8002098 <displayExceedError+0x5c>
		return 1;
 8002096:	bf00      	nop
}
 8002098:	46bd      	mov	sp, r7
 800209a:	bd80      	pop	{r7, pc}
 800209c:	2000043c 	.word	0x2000043c
 80020a0:	2000045c 	.word	0x2000045c
 80020a4:	08007990 	.word	0x08007990
 80020a8:	20000464 	.word	0x20000464
 80020ac:	20000448 	.word	0x20000448

080020b0 <displayWrongInput>:

void displayWrongInput () {
 80020b0:	b580      	push	{r7, lr}
 80020b2:	af00      	add	r7, sp, #0
	if (isWrongInput) {
 80020b4:	4b0a      	ldr	r3, [pc, #40]	; (80020e0 <displayWrongInput+0x30>)
 80020b6:	681b      	ldr	r3, [r3, #0]
 80020b8:	2b00      	cmp	r3, #0
 80020ba:	d00f      	beq.n	80020dc <displayWrongInput+0x2c>
		isWrongInput = 0;
 80020bc:	4b08      	ldr	r3, [pc, #32]	; (80020e0 <displayWrongInput+0x30>)
 80020be:	2200      	movs	r2, #0
 80020c0:	601a      	str	r2, [r3, #0]
		sendReqTimes--;
 80020c2:	4b08      	ldr	r3, [pc, #32]	; (80020e4 <displayWrongInput+0x34>)
 80020c4:	681b      	ldr	r3, [r3, #0]
 80020c6:	3b01      	subs	r3, #1
 80020c8:	4a06      	ldr	r2, [pc, #24]	; (80020e4 <displayWrongInput+0x34>)
 80020ca:	6013      	str	r3, [r2, #0]
		setTimer(5000, 3);
 80020cc:	2103      	movs	r1, #3
 80020ce:	f241 3088 	movw	r0, #5000	; 0x1388
 80020d2:	f000 f837 	bl	8002144 <setTimer>
		uart_Rs232SendString("\n");
 80020d6:	4804      	ldr	r0, [pc, #16]	; (80020e8 <displayWrongInput+0x38>)
 80020d8:	f000 fa46 	bl	8002568 <uart_Rs232SendString>
	}
}
 80020dc:	bf00      	nop
 80020de:	bd80      	pop	{r7, pc}
 80020e0:	20000460 	.word	0x20000460
 80020e4:	20000458 	.word	0x20000458
 80020e8:	08007964 	.word	0x08007964

080020ec <resetValues>:

void resetValues () {
 80020ec:	b480      	push	{r7}
 80020ee:	af00      	add	r7, sp, #0
	if (mode == 3) {
 80020f0:	4b08      	ldr	r3, [pc, #32]	; (8002114 <resetValues+0x28>)
 80020f2:	681b      	ldr	r3, [r3, #0]
 80020f4:	2b03      	cmp	r3, #3
 80020f6:	d108      	bne.n	800210a <resetValues+0x1e>
		isSendUartSignal = 0;
 80020f8:	4b07      	ldr	r3, [pc, #28]	; (8002118 <resetValues+0x2c>)
 80020fa:	2200      	movs	r2, #0
 80020fc:	601a      	str	r2, [r3, #0]
		sendReqTimes = 0;
 80020fe:	4b07      	ldr	r3, [pc, #28]	; (800211c <resetValues+0x30>)
 8002100:	2200      	movs	r2, #0
 8002102:	601a      	str	r2, [r3, #0]
		isExeedReqTimes = 0;
 8002104:	4b06      	ldr	r3, [pc, #24]	; (8002120 <resetValues+0x34>)
 8002106:	2200      	movs	r2, #0
 8002108:	601a      	str	r2, [r3, #0]
	}
}
 800210a:	bf00      	nop
 800210c:	46bd      	mov	sp, r7
 800210e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002112:	4770      	bx	lr
 8002114:	2000043c 	.word	0x2000043c
 8002118:	20000454 	.word	0x20000454
 800211c:	20000458 	.word	0x20000458
 8002120:	2000045c 	.word	0x2000045c

08002124 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8002124:	b480      	push	{r7}
 8002126:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8002128:	b672      	cpsid	i
}
 800212a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 800212c:	e7fe      	b.n	800212c <Error_Handler+0x8>
	...

08002130 <timer_init>:

uint16_t flag_timer[TIMER_NUM] = {0,0,0,0,0};
uint16_t timer_counter[TIMER_NUM] = {0,0,0,0,0};
uint16_t timer_MUL[TIMER_NUM] = {0,0,0,0,0};

void timer_init(){
 8002130:	b580      	push	{r7, lr}
 8002132:	af00      	add	r7, sp, #0
	HAL_TIM_Base_Start_IT(&htim2);
 8002134:	4802      	ldr	r0, [pc, #8]	; (8002140 <timer_init+0x10>)
 8002136:	f003 fadd 	bl	80056f4 <HAL_TIM_Base_Start_IT>
}
 800213a:	bf00      	nop
 800213c:	bd80      	pop	{r7, pc}
 800213e:	bf00      	nop
 8002140:	20000664 	.word	0x20000664

08002144 <setTimer>:

void setTimer(uint16_t duration, int index){
 8002144:	b480      	push	{r7}
 8002146:	b083      	sub	sp, #12
 8002148:	af00      	add	r7, sp, #0
 800214a:	4603      	mov	r3, r0
 800214c:	6039      	str	r1, [r7, #0]
 800214e:	80fb      	strh	r3, [r7, #6]
	timer_MUL[index] = duration/TIMER_CYCLE;
 8002150:	490b      	ldr	r1, [pc, #44]	; (8002180 <setTimer+0x3c>)
 8002152:	683b      	ldr	r3, [r7, #0]
 8002154:	88fa      	ldrh	r2, [r7, #6]
 8002156:	f821 2013 	strh.w	r2, [r1, r3, lsl #1]
	timer_counter[index] = timer_MUL[index];
 800215a:	4a09      	ldr	r2, [pc, #36]	; (8002180 <setTimer+0x3c>)
 800215c:	683b      	ldr	r3, [r7, #0]
 800215e:	f832 1013 	ldrh.w	r1, [r2, r3, lsl #1]
 8002162:	4a08      	ldr	r2, [pc, #32]	; (8002184 <setTimer+0x40>)
 8002164:	683b      	ldr	r3, [r7, #0]
 8002166:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
	flag_timer[index] = 0;
 800216a:	4a07      	ldr	r2, [pc, #28]	; (8002188 <setTimer+0x44>)
 800216c:	683b      	ldr	r3, [r7, #0]
 800216e:	2100      	movs	r1, #0
 8002170:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
}
 8002174:	bf00      	nop
 8002176:	370c      	adds	r7, #12
 8002178:	46bd      	mov	sp, r7
 800217a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800217e:	4770      	bx	lr
 8002180:	2000047c 	.word	0x2000047c
 8002184:	20000470 	.word	0x20000470
 8002188:	20000464 	.word	0x20000464

0800218c <HAL_TIM_PeriodElapsedCallback>:

void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim){
 800218c:	b580      	push	{r7, lr}
 800218e:	b084      	sub	sp, #16
 8002190:	af00      	add	r7, sp, #0
 8002192:	6078      	str	r0, [r7, #4]
	if(htim->Instance == TIM2){
 8002194:	687b      	ldr	r3, [r7, #4]
 8002196:	681b      	ldr	r3, [r3, #0]
 8002198:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800219c:	d12d      	bne.n	80021fa <HAL_TIM_PeriodElapsedCallback+0x6e>
		for (int i = 0; i < TIMER_NUM; i++) {
 800219e:	2300      	movs	r3, #0
 80021a0:	60fb      	str	r3, [r7, #12]
 80021a2:	e025      	b.n	80021f0 <HAL_TIM_PeriodElapsedCallback+0x64>
			if(timer_counter[i] > 0){
 80021a4:	4a17      	ldr	r2, [pc, #92]	; (8002204 <HAL_TIM_PeriodElapsedCallback+0x78>)
 80021a6:	68fb      	ldr	r3, [r7, #12]
 80021a8:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80021ac:	2b00      	cmp	r3, #0
 80021ae:	d01c      	beq.n	80021ea <HAL_TIM_PeriodElapsedCallback+0x5e>
				timer_counter[i]--;
 80021b0:	4a14      	ldr	r2, [pc, #80]	; (8002204 <HAL_TIM_PeriodElapsedCallback+0x78>)
 80021b2:	68fb      	ldr	r3, [r7, #12]
 80021b4:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80021b8:	3b01      	subs	r3, #1
 80021ba:	b299      	uxth	r1, r3
 80021bc:	4a11      	ldr	r2, [pc, #68]	; (8002204 <HAL_TIM_PeriodElapsedCallback+0x78>)
 80021be:	68fb      	ldr	r3, [r7, #12]
 80021c0:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
				if(timer_counter[i] == 0) {
 80021c4:	4a0f      	ldr	r2, [pc, #60]	; (8002204 <HAL_TIM_PeriodElapsedCallback+0x78>)
 80021c6:	68fb      	ldr	r3, [r7, #12]
 80021c8:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80021cc:	2b00      	cmp	r3, #0
 80021ce:	d10c      	bne.n	80021ea <HAL_TIM_PeriodElapsedCallback+0x5e>
					flag_timer[i] = 1;
 80021d0:	4a0d      	ldr	r2, [pc, #52]	; (8002208 <HAL_TIM_PeriodElapsedCallback+0x7c>)
 80021d2:	68fb      	ldr	r3, [r7, #12]
 80021d4:	2101      	movs	r1, #1
 80021d6:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
					timer_counter[i] = timer_MUL[i];
 80021da:	4a0c      	ldr	r2, [pc, #48]	; (800220c <HAL_TIM_PeriodElapsedCallback+0x80>)
 80021dc:	68fb      	ldr	r3, [r7, #12]
 80021de:	f832 1013 	ldrh.w	r1, [r2, r3, lsl #1]
 80021e2:	4a08      	ldr	r2, [pc, #32]	; (8002204 <HAL_TIM_PeriodElapsedCallback+0x78>)
 80021e4:	68fb      	ldr	r3, [r7, #12]
 80021e6:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
		for (int i = 0; i < TIMER_NUM; i++) {
 80021ea:	68fb      	ldr	r3, [r7, #12]
 80021ec:	3301      	adds	r3, #1
 80021ee:	60fb      	str	r3, [r7, #12]
 80021f0:	68fb      	ldr	r3, [r7, #12]
 80021f2:	2b04      	cmp	r3, #4
 80021f4:	ddd6      	ble.n	80021a4 <HAL_TIM_PeriodElapsedCallback+0x18>
				}
			}
		}
		led7_Scan();
 80021f6:	f7ff f99f 	bl	8001538 <led7_Scan>
	}
}
 80021fa:	bf00      	nop
 80021fc:	3710      	adds	r7, #16
 80021fe:	46bd      	mov	sp, r7
 8002200:	bd80      	pop	{r7, pc}
 8002202:	bf00      	nop
 8002204:	20000470 	.word	0x20000470
 8002208:	20000464 	.word	0x20000464
 800220c:	2000047c 	.word	0x2000047c

08002210 <MX_SPI1_Init>:

SPI_HandleTypeDef hspi1;

/* SPI1 init function */
void MX_SPI1_Init(void)
{
 8002210:	b580      	push	{r7, lr}
 8002212:	af00      	add	r7, sp, #0
  /* USER CODE END SPI1_Init 0 */

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  hspi1.Instance = SPI1;
 8002214:	4b17      	ldr	r3, [pc, #92]	; (8002274 <MX_SPI1_Init+0x64>)
 8002216:	4a18      	ldr	r2, [pc, #96]	; (8002278 <MX_SPI1_Init+0x68>)
 8002218:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 800221a:	4b16      	ldr	r3, [pc, #88]	; (8002274 <MX_SPI1_Init+0x64>)
 800221c:	f44f 7282 	mov.w	r2, #260	; 0x104
 8002220:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8002222:	4b14      	ldr	r3, [pc, #80]	; (8002274 <MX_SPI1_Init+0x64>)
 8002224:	2200      	movs	r2, #0
 8002226:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8002228:	4b12      	ldr	r3, [pc, #72]	; (8002274 <MX_SPI1_Init+0x64>)
 800222a:	2200      	movs	r2, #0
 800222c:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 800222e:	4b11      	ldr	r3, [pc, #68]	; (8002274 <MX_SPI1_Init+0x64>)
 8002230:	2200      	movs	r2, #0
 8002232:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8002234:	4b0f      	ldr	r3, [pc, #60]	; (8002274 <MX_SPI1_Init+0x64>)
 8002236:	2200      	movs	r2, #0
 8002238:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 800223a:	4b0e      	ldr	r3, [pc, #56]	; (8002274 <MX_SPI1_Init+0x64>)
 800223c:	f44f 7200 	mov.w	r2, #512	; 0x200
 8002240:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8002242:	4b0c      	ldr	r3, [pc, #48]	; (8002274 <MX_SPI1_Init+0x64>)
 8002244:	2200      	movs	r2, #0
 8002246:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8002248:	4b0a      	ldr	r3, [pc, #40]	; (8002274 <MX_SPI1_Init+0x64>)
 800224a:	2200      	movs	r2, #0
 800224c:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 800224e:	4b09      	ldr	r3, [pc, #36]	; (8002274 <MX_SPI1_Init+0x64>)
 8002250:	2200      	movs	r2, #0
 8002252:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8002254:	4b07      	ldr	r3, [pc, #28]	; (8002274 <MX_SPI1_Init+0x64>)
 8002256:	2200      	movs	r2, #0
 8002258:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 10;
 800225a:	4b06      	ldr	r3, [pc, #24]	; (8002274 <MX_SPI1_Init+0x64>)
 800225c:	220a      	movs	r2, #10
 800225e:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8002260:	4804      	ldr	r0, [pc, #16]	; (8002274 <MX_SPI1_Init+0x64>)
 8002262:	f002 fc0b 	bl	8004a7c <HAL_SPI_Init>
 8002266:	4603      	mov	r3, r0
 8002268:	2b00      	cmp	r3, #0
 800226a:	d001      	beq.n	8002270 <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 800226c:	f7ff ff5a 	bl	8002124 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8002270:	bf00      	nop
 8002272:	bd80      	pop	{r7, pc}
 8002274:	2000060c 	.word	0x2000060c
 8002278:	40013000 	.word	0x40013000

0800227c <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 800227c:	b580      	push	{r7, lr}
 800227e:	b08a      	sub	sp, #40	; 0x28
 8002280:	af00      	add	r7, sp, #0
 8002282:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002284:	f107 0314 	add.w	r3, r7, #20
 8002288:	2200      	movs	r2, #0
 800228a:	601a      	str	r2, [r3, #0]
 800228c:	605a      	str	r2, [r3, #4]
 800228e:	609a      	str	r2, [r3, #8]
 8002290:	60da      	str	r2, [r3, #12]
 8002292:	611a      	str	r2, [r3, #16]
  if(spiHandle->Instance==SPI1)
 8002294:	687b      	ldr	r3, [r7, #4]
 8002296:	681b      	ldr	r3, [r3, #0]
 8002298:	4a19      	ldr	r2, [pc, #100]	; (8002300 <HAL_SPI_MspInit+0x84>)
 800229a:	4293      	cmp	r3, r2
 800229c:	d12b      	bne.n	80022f6 <HAL_SPI_MspInit+0x7a>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* SPI1 clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 800229e:	2300      	movs	r3, #0
 80022a0:	613b      	str	r3, [r7, #16]
 80022a2:	4b18      	ldr	r3, [pc, #96]	; (8002304 <HAL_SPI_MspInit+0x88>)
 80022a4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80022a6:	4a17      	ldr	r2, [pc, #92]	; (8002304 <HAL_SPI_MspInit+0x88>)
 80022a8:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 80022ac:	6453      	str	r3, [r2, #68]	; 0x44
 80022ae:	4b15      	ldr	r3, [pc, #84]	; (8002304 <HAL_SPI_MspInit+0x88>)
 80022b0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80022b2:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80022b6:	613b      	str	r3, [r7, #16]
 80022b8:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80022ba:	2300      	movs	r3, #0
 80022bc:	60fb      	str	r3, [r7, #12]
 80022be:	4b11      	ldr	r3, [pc, #68]	; (8002304 <HAL_SPI_MspInit+0x88>)
 80022c0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80022c2:	4a10      	ldr	r2, [pc, #64]	; (8002304 <HAL_SPI_MspInit+0x88>)
 80022c4:	f043 0302 	orr.w	r3, r3, #2
 80022c8:	6313      	str	r3, [r2, #48]	; 0x30
 80022ca:	4b0e      	ldr	r3, [pc, #56]	; (8002304 <HAL_SPI_MspInit+0x88>)
 80022cc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80022ce:	f003 0302 	and.w	r3, r3, #2
 80022d2:	60fb      	str	r3, [r7, #12]
 80022d4:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PB3     ------> SPI1_SCK
    PB4     ------> SPI1_MISO
    PB5     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_5;
 80022d6:	2338      	movs	r3, #56	; 0x38
 80022d8:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80022da:	2302      	movs	r3, #2
 80022dc:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80022de:	2300      	movs	r3, #0
 80022e0:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80022e2:	2303      	movs	r3, #3
 80022e4:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 80022e6:	2305      	movs	r3, #5
 80022e8:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80022ea:	f107 0314 	add.w	r3, r7, #20
 80022ee:	4619      	mov	r1, r3
 80022f0:	4805      	ldr	r0, [pc, #20]	; (8002308 <HAL_SPI_MspInit+0x8c>)
 80022f2:	f000 fcab 	bl	8002c4c <HAL_GPIO_Init>

  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }
}
 80022f6:	bf00      	nop
 80022f8:	3728      	adds	r7, #40	; 0x28
 80022fa:	46bd      	mov	sp, r7
 80022fc:	bd80      	pop	{r7, pc}
 80022fe:	bf00      	nop
 8002300:	40013000 	.word	0x40013000
 8002304:	40023800 	.word	0x40023800
 8002308:	40020400 	.word	0x40020400

0800230c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800230c:	b480      	push	{r7}
 800230e:	b083      	sub	sp, #12
 8002310:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002312:	2300      	movs	r3, #0
 8002314:	607b      	str	r3, [r7, #4]
 8002316:	4b10      	ldr	r3, [pc, #64]	; (8002358 <HAL_MspInit+0x4c>)
 8002318:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800231a:	4a0f      	ldr	r2, [pc, #60]	; (8002358 <HAL_MspInit+0x4c>)
 800231c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002320:	6453      	str	r3, [r2, #68]	; 0x44
 8002322:	4b0d      	ldr	r3, [pc, #52]	; (8002358 <HAL_MspInit+0x4c>)
 8002324:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002326:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800232a:	607b      	str	r3, [r7, #4]
 800232c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800232e:	2300      	movs	r3, #0
 8002330:	603b      	str	r3, [r7, #0]
 8002332:	4b09      	ldr	r3, [pc, #36]	; (8002358 <HAL_MspInit+0x4c>)
 8002334:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002336:	4a08      	ldr	r2, [pc, #32]	; (8002358 <HAL_MspInit+0x4c>)
 8002338:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800233c:	6413      	str	r3, [r2, #64]	; 0x40
 800233e:	4b06      	ldr	r3, [pc, #24]	; (8002358 <HAL_MspInit+0x4c>)
 8002340:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002342:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002346:	603b      	str	r3, [r7, #0]
 8002348:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800234a:	bf00      	nop
 800234c:	370c      	adds	r7, #12
 800234e:	46bd      	mov	sp, r7
 8002350:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002354:	4770      	bx	lr
 8002356:	bf00      	nop
 8002358:	40023800 	.word	0x40023800

0800235c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800235c:	b480      	push	{r7}
 800235e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8002360:	e7fe      	b.n	8002360 <NMI_Handler+0x4>

08002362 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002362:	b480      	push	{r7}
 8002364:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002366:	e7fe      	b.n	8002366 <HardFault_Handler+0x4>

08002368 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002368:	b480      	push	{r7}
 800236a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800236c:	e7fe      	b.n	800236c <MemManage_Handler+0x4>

0800236e <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800236e:	b480      	push	{r7}
 8002370:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002372:	e7fe      	b.n	8002372 <BusFault_Handler+0x4>

08002374 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002374:	b480      	push	{r7}
 8002376:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002378:	e7fe      	b.n	8002378 <UsageFault_Handler+0x4>

0800237a <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800237a:	b480      	push	{r7}
 800237c:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800237e:	bf00      	nop
 8002380:	46bd      	mov	sp, r7
 8002382:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002386:	4770      	bx	lr

08002388 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002388:	b480      	push	{r7}
 800238a:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800238c:	bf00      	nop
 800238e:	46bd      	mov	sp, r7
 8002390:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002394:	4770      	bx	lr

08002396 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8002396:	b480      	push	{r7}
 8002398:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800239a:	bf00      	nop
 800239c:	46bd      	mov	sp, r7
 800239e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023a2:	4770      	bx	lr

080023a4 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80023a4:	b580      	push	{r7, lr}
 80023a6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80023a8:	f000 fa68 	bl	800287c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80023ac:	bf00      	nop
 80023ae:	bd80      	pop	{r7, pc}

080023b0 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 80023b0:	b580      	push	{r7, lr}
 80023b2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 80023b4:	4802      	ldr	r0, [pc, #8]	; (80023c0 <TIM2_IRQHandler+0x10>)
 80023b6:	f003 fa0d 	bl	80057d4 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 80023ba:	bf00      	nop
 80023bc:	bd80      	pop	{r7, pc}
 80023be:	bf00      	nop
 80023c0:	20000664 	.word	0x20000664

080023c4 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 80023c4:	b580      	push	{r7, lr}
 80023c6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 80023c8:	4802      	ldr	r0, [pc, #8]	; (80023d4 <USART1_IRQHandler+0x10>)
 80023ca:	f003 fed5 	bl	8006178 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 80023ce:	bf00      	nop
 80023d0:	bd80      	pop	{r7, pc}
 80023d2:	bf00      	nop
 80023d4:	20000ee0 	.word	0x20000ee0

080023d8 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80023d8:	b580      	push	{r7, lr}
 80023da:	b086      	sub	sp, #24
 80023dc:	af00      	add	r7, sp, #0
 80023de:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80023e0:	4a14      	ldr	r2, [pc, #80]	; (8002434 <_sbrk+0x5c>)
 80023e2:	4b15      	ldr	r3, [pc, #84]	; (8002438 <_sbrk+0x60>)
 80023e4:	1ad3      	subs	r3, r2, r3
 80023e6:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80023e8:	697b      	ldr	r3, [r7, #20]
 80023ea:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80023ec:	4b13      	ldr	r3, [pc, #76]	; (800243c <_sbrk+0x64>)
 80023ee:	681b      	ldr	r3, [r3, #0]
 80023f0:	2b00      	cmp	r3, #0
 80023f2:	d102      	bne.n	80023fa <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80023f4:	4b11      	ldr	r3, [pc, #68]	; (800243c <_sbrk+0x64>)
 80023f6:	4a12      	ldr	r2, [pc, #72]	; (8002440 <_sbrk+0x68>)
 80023f8:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80023fa:	4b10      	ldr	r3, [pc, #64]	; (800243c <_sbrk+0x64>)
 80023fc:	681a      	ldr	r2, [r3, #0]
 80023fe:	687b      	ldr	r3, [r7, #4]
 8002400:	4413      	add	r3, r2
 8002402:	693a      	ldr	r2, [r7, #16]
 8002404:	429a      	cmp	r2, r3
 8002406:	d207      	bcs.n	8002418 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8002408:	f004 fe3e 	bl	8007088 <__errno>
 800240c:	4603      	mov	r3, r0
 800240e:	220c      	movs	r2, #12
 8002410:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8002412:	f04f 33ff 	mov.w	r3, #4294967295
 8002416:	e009      	b.n	800242c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8002418:	4b08      	ldr	r3, [pc, #32]	; (800243c <_sbrk+0x64>)
 800241a:	681b      	ldr	r3, [r3, #0]
 800241c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800241e:	4b07      	ldr	r3, [pc, #28]	; (800243c <_sbrk+0x64>)
 8002420:	681a      	ldr	r2, [r3, #0]
 8002422:	687b      	ldr	r3, [r7, #4]
 8002424:	4413      	add	r3, r2
 8002426:	4a05      	ldr	r2, [pc, #20]	; (800243c <_sbrk+0x64>)
 8002428:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800242a:	68fb      	ldr	r3, [r7, #12]
}
 800242c:	4618      	mov	r0, r3
 800242e:	3718      	adds	r7, #24
 8002430:	46bd      	mov	sp, r7
 8002432:	bd80      	pop	{r7, pc}
 8002434:	20020000 	.word	0x20020000
 8002438:	00000400 	.word	0x00000400
 800243c:	20000488 	.word	0x20000488
 8002440:	20000f38 	.word	0x20000f38

08002444 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8002444:	b480      	push	{r7}
 8002446:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8002448:	4b06      	ldr	r3, [pc, #24]	; (8002464 <SystemInit+0x20>)
 800244a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800244e:	4a05      	ldr	r2, [pc, #20]	; (8002464 <SystemInit+0x20>)
 8002450:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8002454:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8002458:	bf00      	nop
 800245a:	46bd      	mov	sp, r7
 800245c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002460:	4770      	bx	lr
 8002462:	bf00      	nop
 8002464:	e000ed00 	.word	0xe000ed00

08002468 <MX_TIM2_Init>:

TIM_HandleTypeDef htim2;

/* TIM2 init function */
void MX_TIM2_Init(void)
{
 8002468:	b580      	push	{r7, lr}
 800246a:	b086      	sub	sp, #24
 800246c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800246e:	f107 0308 	add.w	r3, r7, #8
 8002472:	2200      	movs	r2, #0
 8002474:	601a      	str	r2, [r3, #0]
 8002476:	605a      	str	r2, [r3, #4]
 8002478:	609a      	str	r2, [r3, #8]
 800247a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800247c:	463b      	mov	r3, r7
 800247e:	2200      	movs	r2, #0
 8002480:	601a      	str	r2, [r3, #0]
 8002482:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8002484:	4b1d      	ldr	r3, [pc, #116]	; (80024fc <MX_TIM2_Init+0x94>)
 8002486:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 800248a:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 840-1;
 800248c:	4b1b      	ldr	r3, [pc, #108]	; (80024fc <MX_TIM2_Init+0x94>)
 800248e:	f240 3247 	movw	r2, #839	; 0x347
 8002492:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002494:	4b19      	ldr	r3, [pc, #100]	; (80024fc <MX_TIM2_Init+0x94>)
 8002496:	2200      	movs	r2, #0
 8002498:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 100-1;
 800249a:	4b18      	ldr	r3, [pc, #96]	; (80024fc <MX_TIM2_Init+0x94>)
 800249c:	2263      	movs	r2, #99	; 0x63
 800249e:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80024a0:	4b16      	ldr	r3, [pc, #88]	; (80024fc <MX_TIM2_Init+0x94>)
 80024a2:	2200      	movs	r2, #0
 80024a4:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80024a6:	4b15      	ldr	r3, [pc, #84]	; (80024fc <MX_TIM2_Init+0x94>)
 80024a8:	2200      	movs	r2, #0
 80024aa:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 80024ac:	4813      	ldr	r0, [pc, #76]	; (80024fc <MX_TIM2_Init+0x94>)
 80024ae:	f003 f8d1 	bl	8005654 <HAL_TIM_Base_Init>
 80024b2:	4603      	mov	r3, r0
 80024b4:	2b00      	cmp	r3, #0
 80024b6:	d001      	beq.n	80024bc <MX_TIM2_Init+0x54>
  {
    Error_Handler();
 80024b8:	f7ff fe34 	bl	8002124 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80024bc:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80024c0:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 80024c2:	f107 0308 	add.w	r3, r7, #8
 80024c6:	4619      	mov	r1, r3
 80024c8:	480c      	ldr	r0, [pc, #48]	; (80024fc <MX_TIM2_Init+0x94>)
 80024ca:	f003 fa8b 	bl	80059e4 <HAL_TIM_ConfigClockSource>
 80024ce:	4603      	mov	r3, r0
 80024d0:	2b00      	cmp	r3, #0
 80024d2:	d001      	beq.n	80024d8 <MX_TIM2_Init+0x70>
  {
    Error_Handler();
 80024d4:	f7ff fe26 	bl	8002124 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80024d8:	2300      	movs	r3, #0
 80024da:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80024dc:	2300      	movs	r3, #0
 80024de:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 80024e0:	463b      	mov	r3, r7
 80024e2:	4619      	mov	r1, r3
 80024e4:	4805      	ldr	r0, [pc, #20]	; (80024fc <MX_TIM2_Init+0x94>)
 80024e6:	f003 fca7 	bl	8005e38 <HAL_TIMEx_MasterConfigSynchronization>
 80024ea:	4603      	mov	r3, r0
 80024ec:	2b00      	cmp	r3, #0
 80024ee:	d001      	beq.n	80024f4 <MX_TIM2_Init+0x8c>
  {
    Error_Handler();
 80024f0:	f7ff fe18 	bl	8002124 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 80024f4:	bf00      	nop
 80024f6:	3718      	adds	r7, #24
 80024f8:	46bd      	mov	sp, r7
 80024fa:	bd80      	pop	{r7, pc}
 80024fc:	20000664 	.word	0x20000664

08002500 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8002500:	b580      	push	{r7, lr}
 8002502:	b084      	sub	sp, #16
 8002504:	af00      	add	r7, sp, #0
 8002506:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM2)
 8002508:	687b      	ldr	r3, [r7, #4]
 800250a:	681b      	ldr	r3, [r3, #0]
 800250c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002510:	d115      	bne.n	800253e <HAL_TIM_Base_MspInit+0x3e>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* TIM2 clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8002512:	2300      	movs	r3, #0
 8002514:	60fb      	str	r3, [r7, #12]
 8002516:	4b0c      	ldr	r3, [pc, #48]	; (8002548 <HAL_TIM_Base_MspInit+0x48>)
 8002518:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800251a:	4a0b      	ldr	r2, [pc, #44]	; (8002548 <HAL_TIM_Base_MspInit+0x48>)
 800251c:	f043 0301 	orr.w	r3, r3, #1
 8002520:	6413      	str	r3, [r2, #64]	; 0x40
 8002522:	4b09      	ldr	r3, [pc, #36]	; (8002548 <HAL_TIM_Base_MspInit+0x48>)
 8002524:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002526:	f003 0301 	and.w	r3, r3, #1
 800252a:	60fb      	str	r3, [r7, #12]
 800252c:	68fb      	ldr	r3, [r7, #12]

    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 800252e:	2200      	movs	r2, #0
 8002530:	2100      	movs	r1, #0
 8002532:	201c      	movs	r0, #28
 8002534:	f000 fac1 	bl	8002aba <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8002538:	201c      	movs	r0, #28
 800253a:	f000 fada 	bl	8002af2 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }
}
 800253e:	bf00      	nop
 8002540:	3710      	adds	r7, #16
 8002542:	46bd      	mov	sp, r7
 8002544:	bd80      	pop	{r7, pc}
 8002546:	bf00      	nop
 8002548:	40023800 	.word	0x40023800

0800254c <uart_init_rs232>:
uint8_t msg[100];
uint8_t uartFlag = 0;
uint8_t writeIndex = 0;
uint8_t ringBuffer[BUFFER_SIZE];

void uart_init_rs232(){
 800254c:	b580      	push	{r7, lr}
 800254e:	af00      	add	r7, sp, #0
	HAL_UART_Receive_IT(&huart1, &receive_buffer1, 1);
 8002550:	2201      	movs	r2, #1
 8002552:	4903      	ldr	r1, [pc, #12]	; (8002560 <uart_init_rs232+0x14>)
 8002554:	4803      	ldr	r0, [pc, #12]	; (8002564 <uart_init_rs232+0x18>)
 8002556:	f003 fdde 	bl	8006116 <HAL_UART_Receive_IT>
}
 800255a:	bf00      	nop
 800255c:	bd80      	pop	{r7, pc}
 800255e:	bf00      	nop
 8002560:	2000048c 	.word	0x2000048c
 8002564:	20000ee0 	.word	0x20000ee0

08002568 <uart_Rs232SendString>:

void uart_Rs232SendString(uint8_t* str){
 8002568:	b580      	push	{r7, lr}
 800256a:	b082      	sub	sp, #8
 800256c:	af00      	add	r7, sp, #0
 800256e:	6078      	str	r0, [r7, #4]
	HAL_UART_Transmit(&huart1, (void*)msg, sprintf((void*)msg,"%s",str), 10);
 8002570:	687a      	ldr	r2, [r7, #4]
 8002572:	4907      	ldr	r1, [pc, #28]	; (8002590 <uart_Rs232SendString+0x28>)
 8002574:	4807      	ldr	r0, [pc, #28]	; (8002594 <uart_Rs232SendString+0x2c>)
 8002576:	f004 fdb9 	bl	80070ec <siprintf>
 800257a:	4603      	mov	r3, r0
 800257c:	b29a      	uxth	r2, r3
 800257e:	230a      	movs	r3, #10
 8002580:	4904      	ldr	r1, [pc, #16]	; (8002594 <uart_Rs232SendString+0x2c>)
 8002582:	4805      	ldr	r0, [pc, #20]	; (8002598 <uart_Rs232SendString+0x30>)
 8002584:	f003 fd35 	bl	8005ff2 <HAL_UART_Transmit>
}
 8002588:	bf00      	nop
 800258a:	3708      	adds	r7, #8
 800258c:	46bd      	mov	sp, r7
 800258e:	bd80      	pop	{r7, pc}
 8002590:	080079ac 	.word	0x080079ac
 8002594:	200006ac 	.word	0x200006ac
 8002598:	20000ee0 	.word	0x20000ee0

0800259c <HAL_UART_RxCpltCallback>:
    uart_Rs232SendString(".");
    sprintf((void*)msg,"%ld",num%100);
    uart_Rs232SendString(msg);
}

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart){
 800259c:	b580      	push	{r7, lr}
 800259e:	b082      	sub	sp, #8
 80025a0:	af00      	add	r7, sp, #0
 80025a2:	6078      	str	r0, [r7, #4]
	if(huart->Instance == USART1){
 80025a4:	687b      	ldr	r3, [r7, #4]
 80025a6:	681b      	ldr	r3, [r3, #0]
 80025a8:	4a13      	ldr	r2, [pc, #76]	; (80025f8 <HAL_UART_RxCpltCallback+0x5c>)
 80025aa:	4293      	cmp	r3, r2
 80025ac:	d120      	bne.n	80025f0 <HAL_UART_RxCpltCallback+0x54>
		// rs232 isr
		// can be modified
		uartFlag = 1;
 80025ae:	4b13      	ldr	r3, [pc, #76]	; (80025fc <HAL_UART_RxCpltCallback+0x60>)
 80025b0:	2201      	movs	r2, #1
 80025b2:	701a      	strb	r2, [r3, #0]
		ringBuffer[writeIndex] = receive_buffer1 - '0';
 80025b4:	4b12      	ldr	r3, [pc, #72]	; (8002600 <HAL_UART_RxCpltCallback+0x64>)
 80025b6:	781b      	ldrb	r3, [r3, #0]
 80025b8:	4a12      	ldr	r2, [pc, #72]	; (8002604 <HAL_UART_RxCpltCallback+0x68>)
 80025ba:	7812      	ldrb	r2, [r2, #0]
 80025bc:	3b30      	subs	r3, #48	; 0x30
 80025be:	b2d9      	uxtb	r1, r3
 80025c0:	4b11      	ldr	r3, [pc, #68]	; (8002608 <HAL_UART_RxCpltCallback+0x6c>)
 80025c2:	5499      	strb	r1, [r3, r2]
		writeIndex = (writeIndex + 1) % BUFFER_SIZE;
 80025c4:	4b0f      	ldr	r3, [pc, #60]	; (8002604 <HAL_UART_RxCpltCallback+0x68>)
 80025c6:	781b      	ldrb	r3, [r3, #0]
 80025c8:	3301      	adds	r3, #1
 80025ca:	4a10      	ldr	r2, [pc, #64]	; (800260c <HAL_UART_RxCpltCallback+0x70>)
 80025cc:	fb82 1203 	smull	r1, r2, r2, r3
 80025d0:	11d1      	asrs	r1, r2, #7
 80025d2:	17da      	asrs	r2, r3, #31
 80025d4:	1a8a      	subs	r2, r1, r2
 80025d6:	f44f 61fa 	mov.w	r1, #2000	; 0x7d0
 80025da:	fb01 f202 	mul.w	r2, r1, r2
 80025de:	1a9a      	subs	r2, r3, r2
 80025e0:	b2d2      	uxtb	r2, r2
 80025e2:	4b08      	ldr	r3, [pc, #32]	; (8002604 <HAL_UART_RxCpltCallback+0x68>)
 80025e4:	701a      	strb	r2, [r3, #0]
//		HAL_UART_Transmit(&huart1, &receive_buffer1, 1, 10);


		// turn on the receice interrupt
		HAL_UART_Receive_IT(&huart1, &receive_buffer1, 1);
 80025e6:	2201      	movs	r2, #1
 80025e8:	4905      	ldr	r1, [pc, #20]	; (8002600 <HAL_UART_RxCpltCallback+0x64>)
 80025ea:	4809      	ldr	r0, [pc, #36]	; (8002610 <HAL_UART_RxCpltCallback+0x74>)
 80025ec:	f003 fd93 	bl	8006116 <HAL_UART_Receive_IT>
	}
}
 80025f0:	bf00      	nop
 80025f2:	3708      	adds	r7, #8
 80025f4:	46bd      	mov	sp, r7
 80025f6:	bd80      	pop	{r7, pc}
 80025f8:	40011000 	.word	0x40011000
 80025fc:	2000048d 	.word	0x2000048d
 8002600:	2000048c 	.word	0x2000048c
 8002604:	2000048e 	.word	0x2000048e
 8002608:	20000710 	.word	0x20000710
 800260c:	10624dd3 	.word	0x10624dd3
 8002610:	20000ee0 	.word	0x20000ee0

08002614 <MX_USART1_UART_Init>:
UART_HandleTypeDef huart1;

/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 8002614:	b580      	push	{r7, lr}
 8002616:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8002618:	4b11      	ldr	r3, [pc, #68]	; (8002660 <MX_USART1_UART_Init+0x4c>)
 800261a:	4a12      	ldr	r2, [pc, #72]	; (8002664 <MX_USART1_UART_Init+0x50>)
 800261c:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 800261e:	4b10      	ldr	r3, [pc, #64]	; (8002660 <MX_USART1_UART_Init+0x4c>)
 8002620:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8002624:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8002626:	4b0e      	ldr	r3, [pc, #56]	; (8002660 <MX_USART1_UART_Init+0x4c>)
 8002628:	2200      	movs	r2, #0
 800262a:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 800262c:	4b0c      	ldr	r3, [pc, #48]	; (8002660 <MX_USART1_UART_Init+0x4c>)
 800262e:	2200      	movs	r2, #0
 8002630:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8002632:	4b0b      	ldr	r3, [pc, #44]	; (8002660 <MX_USART1_UART_Init+0x4c>)
 8002634:	2200      	movs	r2, #0
 8002636:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8002638:	4b09      	ldr	r3, [pc, #36]	; (8002660 <MX_USART1_UART_Init+0x4c>)
 800263a:	220c      	movs	r2, #12
 800263c:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800263e:	4b08      	ldr	r3, [pc, #32]	; (8002660 <MX_USART1_UART_Init+0x4c>)
 8002640:	2200      	movs	r2, #0
 8002642:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8002644:	4b06      	ldr	r3, [pc, #24]	; (8002660 <MX_USART1_UART_Init+0x4c>)
 8002646:	2200      	movs	r2, #0
 8002648:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 800264a:	4805      	ldr	r0, [pc, #20]	; (8002660 <MX_USART1_UART_Init+0x4c>)
 800264c:	f003 fc84 	bl	8005f58 <HAL_UART_Init>
 8002650:	4603      	mov	r3, r0
 8002652:	2b00      	cmp	r3, #0
 8002654:	d001      	beq.n	800265a <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 8002656:	f7ff fd65 	bl	8002124 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 800265a:	bf00      	nop
 800265c:	bd80      	pop	{r7, pc}
 800265e:	bf00      	nop
 8002660:	20000ee0 	.word	0x20000ee0
 8002664:	40011000 	.word	0x40011000

08002668 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8002668:	b580      	push	{r7, lr}
 800266a:	b08a      	sub	sp, #40	; 0x28
 800266c:	af00      	add	r7, sp, #0
 800266e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002670:	f107 0314 	add.w	r3, r7, #20
 8002674:	2200      	movs	r2, #0
 8002676:	601a      	str	r2, [r3, #0]
 8002678:	605a      	str	r2, [r3, #4]
 800267a:	609a      	str	r2, [r3, #8]
 800267c:	60da      	str	r2, [r3, #12]
 800267e:	611a      	str	r2, [r3, #16]
  if(uartHandle->Instance==USART1)
 8002680:	687b      	ldr	r3, [r7, #4]
 8002682:	681b      	ldr	r3, [r3, #0]
 8002684:	4a1d      	ldr	r2, [pc, #116]	; (80026fc <HAL_UART_MspInit+0x94>)
 8002686:	4293      	cmp	r3, r2
 8002688:	d134      	bne.n	80026f4 <HAL_UART_MspInit+0x8c>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* USART1 clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 800268a:	2300      	movs	r3, #0
 800268c:	613b      	str	r3, [r7, #16]
 800268e:	4b1c      	ldr	r3, [pc, #112]	; (8002700 <HAL_UART_MspInit+0x98>)
 8002690:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002692:	4a1b      	ldr	r2, [pc, #108]	; (8002700 <HAL_UART_MspInit+0x98>)
 8002694:	f043 0310 	orr.w	r3, r3, #16
 8002698:	6453      	str	r3, [r2, #68]	; 0x44
 800269a:	4b19      	ldr	r3, [pc, #100]	; (8002700 <HAL_UART_MspInit+0x98>)
 800269c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800269e:	f003 0310 	and.w	r3, r3, #16
 80026a2:	613b      	str	r3, [r7, #16]
 80026a4:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80026a6:	2300      	movs	r3, #0
 80026a8:	60fb      	str	r3, [r7, #12]
 80026aa:	4b15      	ldr	r3, [pc, #84]	; (8002700 <HAL_UART_MspInit+0x98>)
 80026ac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80026ae:	4a14      	ldr	r2, [pc, #80]	; (8002700 <HAL_UART_MspInit+0x98>)
 80026b0:	f043 0301 	orr.w	r3, r3, #1
 80026b4:	6313      	str	r3, [r2, #48]	; 0x30
 80026b6:	4b12      	ldr	r3, [pc, #72]	; (8002700 <HAL_UART_MspInit+0x98>)
 80026b8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80026ba:	f003 0301 	and.w	r3, r3, #1
 80026be:	60fb      	str	r3, [r7, #12]
 80026c0:	68fb      	ldr	r3, [r7, #12]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 80026c2:	f44f 63c0 	mov.w	r3, #1536	; 0x600
 80026c6:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80026c8:	2302      	movs	r3, #2
 80026ca:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80026cc:	2300      	movs	r3, #0
 80026ce:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80026d0:	2303      	movs	r3, #3
 80026d2:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 80026d4:	2307      	movs	r3, #7
 80026d6:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80026d8:	f107 0314 	add.w	r3, r7, #20
 80026dc:	4619      	mov	r1, r3
 80026de:	4809      	ldr	r0, [pc, #36]	; (8002704 <HAL_UART_MspInit+0x9c>)
 80026e0:	f000 fab4 	bl	8002c4c <HAL_GPIO_Init>

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 80026e4:	2200      	movs	r2, #0
 80026e6:	2100      	movs	r1, #0
 80026e8:	2025      	movs	r0, #37	; 0x25
 80026ea:	f000 f9e6 	bl	8002aba <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 80026ee:	2025      	movs	r0, #37	; 0x25
 80026f0:	f000 f9ff 	bl	8002af2 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }
}
 80026f4:	bf00      	nop
 80026f6:	3728      	adds	r7, #40	; 0x28
 80026f8:	46bd      	mov	sp, r7
 80026fa:	bd80      	pop	{r7, pc}
 80026fc:	40011000 	.word	0x40011000
 8002700:	40023800 	.word	0x40023800
 8002704:	40020000 	.word	0x40020000

08002708 <BCD2DEC>:
 *  Created on: Sep 26, 2023
 *      Author: HaHuyen
 */
#include "utils.h"

uint8_t BCD2DEC(uint8_t data) {
 8002708:	b480      	push	{r7}
 800270a:	b083      	sub	sp, #12
 800270c:	af00      	add	r7, sp, #0
 800270e:	4603      	mov	r3, r0
 8002710:	71fb      	strb	r3, [r7, #7]
	return (data >> 4) * 10 + (data & 0x0f);
 8002712:	79fb      	ldrb	r3, [r7, #7]
 8002714:	091b      	lsrs	r3, r3, #4
 8002716:	b2db      	uxtb	r3, r3
 8002718:	461a      	mov	r2, r3
 800271a:	0092      	lsls	r2, r2, #2
 800271c:	4413      	add	r3, r2
 800271e:	005b      	lsls	r3, r3, #1
 8002720:	b2da      	uxtb	r2, r3
 8002722:	79fb      	ldrb	r3, [r7, #7]
 8002724:	f003 030f 	and.w	r3, r3, #15
 8002728:	b2db      	uxtb	r3, r3
 800272a:	4413      	add	r3, r2
 800272c:	b2db      	uxtb	r3, r3
}
 800272e:	4618      	mov	r0, r3
 8002730:	370c      	adds	r7, #12
 8002732:	46bd      	mov	sp, r7
 8002734:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002738:	4770      	bx	lr
	...

0800273c <DEC2BCD>:

uint8_t DEC2BCD(uint8_t data) {
 800273c:	b480      	push	{r7}
 800273e:	b083      	sub	sp, #12
 8002740:	af00      	add	r7, sp, #0
 8002742:	4603      	mov	r3, r0
 8002744:	71fb      	strb	r3, [r7, #7]
	return (data / 10) << 4 | (data % 10);
 8002746:	79fb      	ldrb	r3, [r7, #7]
 8002748:	4a0d      	ldr	r2, [pc, #52]	; (8002780 <DEC2BCD+0x44>)
 800274a:	fba2 2303 	umull	r2, r3, r2, r3
 800274e:	08db      	lsrs	r3, r3, #3
 8002750:	b2db      	uxtb	r3, r3
 8002752:	011b      	lsls	r3, r3, #4
 8002754:	b258      	sxtb	r0, r3
 8002756:	79fa      	ldrb	r2, [r7, #7]
 8002758:	4b09      	ldr	r3, [pc, #36]	; (8002780 <DEC2BCD+0x44>)
 800275a:	fba3 1302 	umull	r1, r3, r3, r2
 800275e:	08d9      	lsrs	r1, r3, #3
 8002760:	460b      	mov	r3, r1
 8002762:	009b      	lsls	r3, r3, #2
 8002764:	440b      	add	r3, r1
 8002766:	005b      	lsls	r3, r3, #1
 8002768:	1ad3      	subs	r3, r2, r3
 800276a:	b2db      	uxtb	r3, r3
 800276c:	b25b      	sxtb	r3, r3
 800276e:	4303      	orrs	r3, r0
 8002770:	b25b      	sxtb	r3, r3
 8002772:	b2db      	uxtb	r3, r3
}
 8002774:	4618      	mov	r0, r3
 8002776:	370c      	adds	r7, #12
 8002778:	46bd      	mov	sp, r7
 800277a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800277e:	4770      	bx	lr
 8002780:	cccccccd 	.word	0xcccccccd

08002784 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 8002784:	f8df d034 	ldr.w	sp, [pc, #52]	; 80027bc <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8002788:	480d      	ldr	r0, [pc, #52]	; (80027c0 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 800278a:	490e      	ldr	r1, [pc, #56]	; (80027c4 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 800278c:	4a0e      	ldr	r2, [pc, #56]	; (80027c8 <LoopFillZerobss+0x1e>)
  movs r3, #0
 800278e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002790:	e002      	b.n	8002798 <LoopCopyDataInit>

08002792 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8002792:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002794:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002796:	3304      	adds	r3, #4

08002798 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002798:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800279a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800279c:	d3f9      	bcc.n	8002792 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800279e:	4a0b      	ldr	r2, [pc, #44]	; (80027cc <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 80027a0:	4c0b      	ldr	r4, [pc, #44]	; (80027d0 <LoopFillZerobss+0x26>)
  movs r3, #0
 80027a2:	2300      	movs	r3, #0
  b LoopFillZerobss
 80027a4:	e001      	b.n	80027aa <LoopFillZerobss>

080027a6 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80027a6:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80027a8:	3204      	adds	r2, #4

080027aa <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80027aa:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80027ac:	d3fb      	bcc.n	80027a6 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 80027ae:	f7ff fe49 	bl	8002444 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80027b2:	f004 fc6f 	bl	8007094 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80027b6:	f7fe ff4b 	bl	8001650 <main>
  bx  lr    
 80027ba:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 80027bc:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 80027c0:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80027c4:	20000414 	.word	0x20000414
  ldr r2, =_sidata
 80027c8:	0800a99c 	.word	0x0800a99c
  ldr r2, =_sbss
 80027cc:	20000414 	.word	0x20000414
  ldr r4, =_ebss
 80027d0:	20000f38 	.word	0x20000f38

080027d4 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80027d4:	e7fe      	b.n	80027d4 <ADC_IRQHandler>
	...

080027d8 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80027d8:	b580      	push	{r7, lr}
 80027da:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 80027dc:	4b0e      	ldr	r3, [pc, #56]	; (8002818 <HAL_Init+0x40>)
 80027de:	681b      	ldr	r3, [r3, #0]
 80027e0:	4a0d      	ldr	r2, [pc, #52]	; (8002818 <HAL_Init+0x40>)
 80027e2:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80027e6:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 80027e8:	4b0b      	ldr	r3, [pc, #44]	; (8002818 <HAL_Init+0x40>)
 80027ea:	681b      	ldr	r3, [r3, #0]
 80027ec:	4a0a      	ldr	r2, [pc, #40]	; (8002818 <HAL_Init+0x40>)
 80027ee:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80027f2:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80027f4:	4b08      	ldr	r3, [pc, #32]	; (8002818 <HAL_Init+0x40>)
 80027f6:	681b      	ldr	r3, [r3, #0]
 80027f8:	4a07      	ldr	r2, [pc, #28]	; (8002818 <HAL_Init+0x40>)
 80027fa:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80027fe:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002800:	2003      	movs	r0, #3
 8002802:	f000 f94f 	bl	8002aa4 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8002806:	200f      	movs	r0, #15
 8002808:	f000 f808 	bl	800281c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 800280c:	f7ff fd7e 	bl	800230c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002810:	2300      	movs	r3, #0
}
 8002812:	4618      	mov	r0, r3
 8002814:	bd80      	pop	{r7, pc}
 8002816:	bf00      	nop
 8002818:	40023c00 	.word	0x40023c00

0800281c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800281c:	b580      	push	{r7, lr}
 800281e:	b082      	sub	sp, #8
 8002820:	af00      	add	r7, sp, #0
 8002822:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8002824:	4b12      	ldr	r3, [pc, #72]	; (8002870 <HAL_InitTick+0x54>)
 8002826:	681a      	ldr	r2, [r3, #0]
 8002828:	4b12      	ldr	r3, [pc, #72]	; (8002874 <HAL_InitTick+0x58>)
 800282a:	781b      	ldrb	r3, [r3, #0]
 800282c:	4619      	mov	r1, r3
 800282e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8002832:	fbb3 f3f1 	udiv	r3, r3, r1
 8002836:	fbb2 f3f3 	udiv	r3, r2, r3
 800283a:	4618      	mov	r0, r3
 800283c:	f000 f967 	bl	8002b0e <HAL_SYSTICK_Config>
 8002840:	4603      	mov	r3, r0
 8002842:	2b00      	cmp	r3, #0
 8002844:	d001      	beq.n	800284a <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8002846:	2301      	movs	r3, #1
 8002848:	e00e      	b.n	8002868 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800284a:	687b      	ldr	r3, [r7, #4]
 800284c:	2b0f      	cmp	r3, #15
 800284e:	d80a      	bhi.n	8002866 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002850:	2200      	movs	r2, #0
 8002852:	6879      	ldr	r1, [r7, #4]
 8002854:	f04f 30ff 	mov.w	r0, #4294967295
 8002858:	f000 f92f 	bl	8002aba <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 800285c:	4a06      	ldr	r2, [pc, #24]	; (8002878 <HAL_InitTick+0x5c>)
 800285e:	687b      	ldr	r3, [r7, #4]
 8002860:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8002862:	2300      	movs	r3, #0
 8002864:	e000      	b.n	8002868 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8002866:	2301      	movs	r3, #1
}
 8002868:	4618      	mov	r0, r3
 800286a:	3708      	adds	r7, #8
 800286c:	46bd      	mov	sp, r7
 800286e:	bd80      	pop	{r7, pc}
 8002870:	200003a4 	.word	0x200003a4
 8002874:	200003ac 	.word	0x200003ac
 8002878:	200003a8 	.word	0x200003a8

0800287c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800287c:	b480      	push	{r7}
 800287e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002880:	4b06      	ldr	r3, [pc, #24]	; (800289c <HAL_IncTick+0x20>)
 8002882:	781b      	ldrb	r3, [r3, #0]
 8002884:	461a      	mov	r2, r3
 8002886:	4b06      	ldr	r3, [pc, #24]	; (80028a0 <HAL_IncTick+0x24>)
 8002888:	681b      	ldr	r3, [r3, #0]
 800288a:	4413      	add	r3, r2
 800288c:	4a04      	ldr	r2, [pc, #16]	; (80028a0 <HAL_IncTick+0x24>)
 800288e:	6013      	str	r3, [r2, #0]
}
 8002890:	bf00      	nop
 8002892:	46bd      	mov	sp, r7
 8002894:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002898:	4770      	bx	lr
 800289a:	bf00      	nop
 800289c:	200003ac 	.word	0x200003ac
 80028a0:	20000f24 	.word	0x20000f24

080028a4 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80028a4:	b480      	push	{r7}
 80028a6:	af00      	add	r7, sp, #0
  return uwTick;
 80028a8:	4b03      	ldr	r3, [pc, #12]	; (80028b8 <HAL_GetTick+0x14>)
 80028aa:	681b      	ldr	r3, [r3, #0]
}
 80028ac:	4618      	mov	r0, r3
 80028ae:	46bd      	mov	sp, r7
 80028b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028b4:	4770      	bx	lr
 80028b6:	bf00      	nop
 80028b8:	20000f24 	.word	0x20000f24

080028bc <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80028bc:	b580      	push	{r7, lr}
 80028be:	b084      	sub	sp, #16
 80028c0:	af00      	add	r7, sp, #0
 80028c2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80028c4:	f7ff ffee 	bl	80028a4 <HAL_GetTick>
 80028c8:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80028ca:	687b      	ldr	r3, [r7, #4]
 80028cc:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80028ce:	68fb      	ldr	r3, [r7, #12]
 80028d0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80028d4:	d005      	beq.n	80028e2 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80028d6:	4b0a      	ldr	r3, [pc, #40]	; (8002900 <HAL_Delay+0x44>)
 80028d8:	781b      	ldrb	r3, [r3, #0]
 80028da:	461a      	mov	r2, r3
 80028dc:	68fb      	ldr	r3, [r7, #12]
 80028de:	4413      	add	r3, r2
 80028e0:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 80028e2:	bf00      	nop
 80028e4:	f7ff ffde 	bl	80028a4 <HAL_GetTick>
 80028e8:	4602      	mov	r2, r0
 80028ea:	68bb      	ldr	r3, [r7, #8]
 80028ec:	1ad3      	subs	r3, r2, r3
 80028ee:	68fa      	ldr	r2, [r7, #12]
 80028f0:	429a      	cmp	r2, r3
 80028f2:	d8f7      	bhi.n	80028e4 <HAL_Delay+0x28>
  {
  }
}
 80028f4:	bf00      	nop
 80028f6:	bf00      	nop
 80028f8:	3710      	adds	r7, #16
 80028fa:	46bd      	mov	sp, r7
 80028fc:	bd80      	pop	{r7, pc}
 80028fe:	bf00      	nop
 8002900:	200003ac 	.word	0x200003ac

08002904 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002904:	b480      	push	{r7}
 8002906:	b085      	sub	sp, #20
 8002908:	af00      	add	r7, sp, #0
 800290a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800290c:	687b      	ldr	r3, [r7, #4]
 800290e:	f003 0307 	and.w	r3, r3, #7
 8002912:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002914:	4b0c      	ldr	r3, [pc, #48]	; (8002948 <__NVIC_SetPriorityGrouping+0x44>)
 8002916:	68db      	ldr	r3, [r3, #12]
 8002918:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800291a:	68ba      	ldr	r2, [r7, #8]
 800291c:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8002920:	4013      	ands	r3, r2
 8002922:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002924:	68fb      	ldr	r3, [r7, #12]
 8002926:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002928:	68bb      	ldr	r3, [r7, #8]
 800292a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 800292c:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8002930:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002934:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002936:	4a04      	ldr	r2, [pc, #16]	; (8002948 <__NVIC_SetPriorityGrouping+0x44>)
 8002938:	68bb      	ldr	r3, [r7, #8]
 800293a:	60d3      	str	r3, [r2, #12]
}
 800293c:	bf00      	nop
 800293e:	3714      	adds	r7, #20
 8002940:	46bd      	mov	sp, r7
 8002942:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002946:	4770      	bx	lr
 8002948:	e000ed00 	.word	0xe000ed00

0800294c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 800294c:	b480      	push	{r7}
 800294e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002950:	4b04      	ldr	r3, [pc, #16]	; (8002964 <__NVIC_GetPriorityGrouping+0x18>)
 8002952:	68db      	ldr	r3, [r3, #12]
 8002954:	0a1b      	lsrs	r3, r3, #8
 8002956:	f003 0307 	and.w	r3, r3, #7
}
 800295a:	4618      	mov	r0, r3
 800295c:	46bd      	mov	sp, r7
 800295e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002962:	4770      	bx	lr
 8002964:	e000ed00 	.word	0xe000ed00

08002968 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002968:	b480      	push	{r7}
 800296a:	b083      	sub	sp, #12
 800296c:	af00      	add	r7, sp, #0
 800296e:	4603      	mov	r3, r0
 8002970:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002972:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002976:	2b00      	cmp	r3, #0
 8002978:	db0b      	blt.n	8002992 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800297a:	79fb      	ldrb	r3, [r7, #7]
 800297c:	f003 021f 	and.w	r2, r3, #31
 8002980:	4907      	ldr	r1, [pc, #28]	; (80029a0 <__NVIC_EnableIRQ+0x38>)
 8002982:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002986:	095b      	lsrs	r3, r3, #5
 8002988:	2001      	movs	r0, #1
 800298a:	fa00 f202 	lsl.w	r2, r0, r2
 800298e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8002992:	bf00      	nop
 8002994:	370c      	adds	r7, #12
 8002996:	46bd      	mov	sp, r7
 8002998:	f85d 7b04 	ldr.w	r7, [sp], #4
 800299c:	4770      	bx	lr
 800299e:	bf00      	nop
 80029a0:	e000e100 	.word	0xe000e100

080029a4 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80029a4:	b480      	push	{r7}
 80029a6:	b083      	sub	sp, #12
 80029a8:	af00      	add	r7, sp, #0
 80029aa:	4603      	mov	r3, r0
 80029ac:	6039      	str	r1, [r7, #0]
 80029ae:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80029b0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80029b4:	2b00      	cmp	r3, #0
 80029b6:	db0a      	blt.n	80029ce <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80029b8:	683b      	ldr	r3, [r7, #0]
 80029ba:	b2da      	uxtb	r2, r3
 80029bc:	490c      	ldr	r1, [pc, #48]	; (80029f0 <__NVIC_SetPriority+0x4c>)
 80029be:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80029c2:	0112      	lsls	r2, r2, #4
 80029c4:	b2d2      	uxtb	r2, r2
 80029c6:	440b      	add	r3, r1
 80029c8:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80029cc:	e00a      	b.n	80029e4 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80029ce:	683b      	ldr	r3, [r7, #0]
 80029d0:	b2da      	uxtb	r2, r3
 80029d2:	4908      	ldr	r1, [pc, #32]	; (80029f4 <__NVIC_SetPriority+0x50>)
 80029d4:	79fb      	ldrb	r3, [r7, #7]
 80029d6:	f003 030f 	and.w	r3, r3, #15
 80029da:	3b04      	subs	r3, #4
 80029dc:	0112      	lsls	r2, r2, #4
 80029de:	b2d2      	uxtb	r2, r2
 80029e0:	440b      	add	r3, r1
 80029e2:	761a      	strb	r2, [r3, #24]
}
 80029e4:	bf00      	nop
 80029e6:	370c      	adds	r7, #12
 80029e8:	46bd      	mov	sp, r7
 80029ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029ee:	4770      	bx	lr
 80029f0:	e000e100 	.word	0xe000e100
 80029f4:	e000ed00 	.word	0xe000ed00

080029f8 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80029f8:	b480      	push	{r7}
 80029fa:	b089      	sub	sp, #36	; 0x24
 80029fc:	af00      	add	r7, sp, #0
 80029fe:	60f8      	str	r0, [r7, #12]
 8002a00:	60b9      	str	r1, [r7, #8]
 8002a02:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002a04:	68fb      	ldr	r3, [r7, #12]
 8002a06:	f003 0307 	and.w	r3, r3, #7
 8002a0a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002a0c:	69fb      	ldr	r3, [r7, #28]
 8002a0e:	f1c3 0307 	rsb	r3, r3, #7
 8002a12:	2b04      	cmp	r3, #4
 8002a14:	bf28      	it	cs
 8002a16:	2304      	movcs	r3, #4
 8002a18:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002a1a:	69fb      	ldr	r3, [r7, #28]
 8002a1c:	3304      	adds	r3, #4
 8002a1e:	2b06      	cmp	r3, #6
 8002a20:	d902      	bls.n	8002a28 <NVIC_EncodePriority+0x30>
 8002a22:	69fb      	ldr	r3, [r7, #28]
 8002a24:	3b03      	subs	r3, #3
 8002a26:	e000      	b.n	8002a2a <NVIC_EncodePriority+0x32>
 8002a28:	2300      	movs	r3, #0
 8002a2a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002a2c:	f04f 32ff 	mov.w	r2, #4294967295
 8002a30:	69bb      	ldr	r3, [r7, #24]
 8002a32:	fa02 f303 	lsl.w	r3, r2, r3
 8002a36:	43da      	mvns	r2, r3
 8002a38:	68bb      	ldr	r3, [r7, #8]
 8002a3a:	401a      	ands	r2, r3
 8002a3c:	697b      	ldr	r3, [r7, #20]
 8002a3e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002a40:	f04f 31ff 	mov.w	r1, #4294967295
 8002a44:	697b      	ldr	r3, [r7, #20]
 8002a46:	fa01 f303 	lsl.w	r3, r1, r3
 8002a4a:	43d9      	mvns	r1, r3
 8002a4c:	687b      	ldr	r3, [r7, #4]
 8002a4e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002a50:	4313      	orrs	r3, r2
         );
}
 8002a52:	4618      	mov	r0, r3
 8002a54:	3724      	adds	r7, #36	; 0x24
 8002a56:	46bd      	mov	sp, r7
 8002a58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a5c:	4770      	bx	lr
	...

08002a60 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002a60:	b580      	push	{r7, lr}
 8002a62:	b082      	sub	sp, #8
 8002a64:	af00      	add	r7, sp, #0
 8002a66:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002a68:	687b      	ldr	r3, [r7, #4]
 8002a6a:	3b01      	subs	r3, #1
 8002a6c:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8002a70:	d301      	bcc.n	8002a76 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002a72:	2301      	movs	r3, #1
 8002a74:	e00f      	b.n	8002a96 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002a76:	4a0a      	ldr	r2, [pc, #40]	; (8002aa0 <SysTick_Config+0x40>)
 8002a78:	687b      	ldr	r3, [r7, #4]
 8002a7a:	3b01      	subs	r3, #1
 8002a7c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002a7e:	210f      	movs	r1, #15
 8002a80:	f04f 30ff 	mov.w	r0, #4294967295
 8002a84:	f7ff ff8e 	bl	80029a4 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002a88:	4b05      	ldr	r3, [pc, #20]	; (8002aa0 <SysTick_Config+0x40>)
 8002a8a:	2200      	movs	r2, #0
 8002a8c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002a8e:	4b04      	ldr	r3, [pc, #16]	; (8002aa0 <SysTick_Config+0x40>)
 8002a90:	2207      	movs	r2, #7
 8002a92:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002a94:	2300      	movs	r3, #0
}
 8002a96:	4618      	mov	r0, r3
 8002a98:	3708      	adds	r7, #8
 8002a9a:	46bd      	mov	sp, r7
 8002a9c:	bd80      	pop	{r7, pc}
 8002a9e:	bf00      	nop
 8002aa0:	e000e010 	.word	0xe000e010

08002aa4 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002aa4:	b580      	push	{r7, lr}
 8002aa6:	b082      	sub	sp, #8
 8002aa8:	af00      	add	r7, sp, #0
 8002aaa:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002aac:	6878      	ldr	r0, [r7, #4]
 8002aae:	f7ff ff29 	bl	8002904 <__NVIC_SetPriorityGrouping>
}
 8002ab2:	bf00      	nop
 8002ab4:	3708      	adds	r7, #8
 8002ab6:	46bd      	mov	sp, r7
 8002ab8:	bd80      	pop	{r7, pc}

08002aba <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8002aba:	b580      	push	{r7, lr}
 8002abc:	b086      	sub	sp, #24
 8002abe:	af00      	add	r7, sp, #0
 8002ac0:	4603      	mov	r3, r0
 8002ac2:	60b9      	str	r1, [r7, #8]
 8002ac4:	607a      	str	r2, [r7, #4]
 8002ac6:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8002ac8:	2300      	movs	r3, #0
 8002aca:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002acc:	f7ff ff3e 	bl	800294c <__NVIC_GetPriorityGrouping>
 8002ad0:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002ad2:	687a      	ldr	r2, [r7, #4]
 8002ad4:	68b9      	ldr	r1, [r7, #8]
 8002ad6:	6978      	ldr	r0, [r7, #20]
 8002ad8:	f7ff ff8e 	bl	80029f8 <NVIC_EncodePriority>
 8002adc:	4602      	mov	r2, r0
 8002ade:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002ae2:	4611      	mov	r1, r2
 8002ae4:	4618      	mov	r0, r3
 8002ae6:	f7ff ff5d 	bl	80029a4 <__NVIC_SetPriority>
}
 8002aea:	bf00      	nop
 8002aec:	3718      	adds	r7, #24
 8002aee:	46bd      	mov	sp, r7
 8002af0:	bd80      	pop	{r7, pc}

08002af2 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002af2:	b580      	push	{r7, lr}
 8002af4:	b082      	sub	sp, #8
 8002af6:	af00      	add	r7, sp, #0
 8002af8:	4603      	mov	r3, r0
 8002afa:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002afc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002b00:	4618      	mov	r0, r3
 8002b02:	f7ff ff31 	bl	8002968 <__NVIC_EnableIRQ>
}
 8002b06:	bf00      	nop
 8002b08:	3708      	adds	r7, #8
 8002b0a:	46bd      	mov	sp, r7
 8002b0c:	bd80      	pop	{r7, pc}

08002b0e <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002b0e:	b580      	push	{r7, lr}
 8002b10:	b082      	sub	sp, #8
 8002b12:	af00      	add	r7, sp, #0
 8002b14:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002b16:	6878      	ldr	r0, [r7, #4]
 8002b18:	f7ff ffa2 	bl	8002a60 <SysTick_Config>
 8002b1c:	4603      	mov	r3, r0
}
 8002b1e:	4618      	mov	r0, r3
 8002b20:	3708      	adds	r7, #8
 8002b22:	46bd      	mov	sp, r7
 8002b24:	bd80      	pop	{r7, pc}

08002b26 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8002b26:	b580      	push	{r7, lr}
 8002b28:	b084      	sub	sp, #16
 8002b2a:	af00      	add	r7, sp, #0
 8002b2c:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8002b2e:	687b      	ldr	r3, [r7, #4]
 8002b30:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002b32:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 8002b34:	f7ff feb6 	bl	80028a4 <HAL_GetTick>
 8002b38:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8002b3a:	687b      	ldr	r3, [r7, #4]
 8002b3c:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8002b40:	b2db      	uxtb	r3, r3
 8002b42:	2b02      	cmp	r3, #2
 8002b44:	d008      	beq.n	8002b58 <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002b46:	687b      	ldr	r3, [r7, #4]
 8002b48:	2280      	movs	r2, #128	; 0x80
 8002b4a:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002b4c:	687b      	ldr	r3, [r7, #4]
 8002b4e:	2200      	movs	r2, #0
 8002b50:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    return HAL_ERROR;
 8002b54:	2301      	movs	r3, #1
 8002b56:	e052      	b.n	8002bfe <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8002b58:	687b      	ldr	r3, [r7, #4]
 8002b5a:	681b      	ldr	r3, [r3, #0]
 8002b5c:	681a      	ldr	r2, [r3, #0]
 8002b5e:	687b      	ldr	r3, [r7, #4]
 8002b60:	681b      	ldr	r3, [r3, #0]
 8002b62:	f022 0216 	bic.w	r2, r2, #22
 8002b66:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 8002b68:	687b      	ldr	r3, [r7, #4]
 8002b6a:	681b      	ldr	r3, [r3, #0]
 8002b6c:	695a      	ldr	r2, [r3, #20]
 8002b6e:	687b      	ldr	r3, [r7, #4]
 8002b70:	681b      	ldr	r3, [r3, #0]
 8002b72:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8002b76:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8002b78:	687b      	ldr	r3, [r7, #4]
 8002b7a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002b7c:	2b00      	cmp	r3, #0
 8002b7e:	d103      	bne.n	8002b88 <HAL_DMA_Abort+0x62>
 8002b80:	687b      	ldr	r3, [r7, #4]
 8002b82:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002b84:	2b00      	cmp	r3, #0
 8002b86:	d007      	beq.n	8002b98 <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 8002b88:	687b      	ldr	r3, [r7, #4]
 8002b8a:	681b      	ldr	r3, [r3, #0]
 8002b8c:	681a      	ldr	r2, [r3, #0]
 8002b8e:	687b      	ldr	r3, [r7, #4]
 8002b90:	681b      	ldr	r3, [r3, #0]
 8002b92:	f022 0208 	bic.w	r2, r2, #8
 8002b96:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8002b98:	687b      	ldr	r3, [r7, #4]
 8002b9a:	681b      	ldr	r3, [r3, #0]
 8002b9c:	681a      	ldr	r2, [r3, #0]
 8002b9e:	687b      	ldr	r3, [r7, #4]
 8002ba0:	681b      	ldr	r3, [r3, #0]
 8002ba2:	f022 0201 	bic.w	r2, r2, #1
 8002ba6:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002ba8:	e013      	b.n	8002bd2 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8002baa:	f7ff fe7b 	bl	80028a4 <HAL_GetTick>
 8002bae:	4602      	mov	r2, r0
 8002bb0:	68bb      	ldr	r3, [r7, #8]
 8002bb2:	1ad3      	subs	r3, r2, r3
 8002bb4:	2b05      	cmp	r3, #5
 8002bb6:	d90c      	bls.n	8002bd2 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8002bb8:	687b      	ldr	r3, [r7, #4]
 8002bba:	2220      	movs	r2, #32
 8002bbc:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8002bbe:	687b      	ldr	r3, [r7, #4]
 8002bc0:	2203      	movs	r2, #3
 8002bc2:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8002bc6:	687b      	ldr	r3, [r7, #4]
 8002bc8:	2200      	movs	r2, #0
 8002bca:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        
        return HAL_TIMEOUT;
 8002bce:	2303      	movs	r3, #3
 8002bd0:	e015      	b.n	8002bfe <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002bd2:	687b      	ldr	r3, [r7, #4]
 8002bd4:	681b      	ldr	r3, [r3, #0]
 8002bd6:	681b      	ldr	r3, [r3, #0]
 8002bd8:	f003 0301 	and.w	r3, r3, #1
 8002bdc:	2b00      	cmp	r3, #0
 8002bde:	d1e4      	bne.n	8002baa <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002be0:	687b      	ldr	r3, [r7, #4]
 8002be2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002be4:	223f      	movs	r2, #63	; 0x3f
 8002be6:	409a      	lsls	r2, r3
 8002be8:	68fb      	ldr	r3, [r7, #12]
 8002bea:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 8002bec:	687b      	ldr	r3, [r7, #4]
 8002bee:	2201      	movs	r2, #1
 8002bf0:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002bf4:	687b      	ldr	r3, [r7, #4]
 8002bf6:	2200      	movs	r2, #0
 8002bf8:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  }
  return HAL_OK;
 8002bfc:	2300      	movs	r3, #0
}
 8002bfe:	4618      	mov	r0, r3
 8002c00:	3710      	adds	r7, #16
 8002c02:	46bd      	mov	sp, r7
 8002c04:	bd80      	pop	{r7, pc}

08002c06 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8002c06:	b480      	push	{r7}
 8002c08:	b083      	sub	sp, #12
 8002c0a:	af00      	add	r7, sp, #0
 8002c0c:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8002c0e:	687b      	ldr	r3, [r7, #4]
 8002c10:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8002c14:	b2db      	uxtb	r3, r3
 8002c16:	2b02      	cmp	r3, #2
 8002c18:	d004      	beq.n	8002c24 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002c1a:	687b      	ldr	r3, [r7, #4]
 8002c1c:	2280      	movs	r2, #128	; 0x80
 8002c1e:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 8002c20:	2301      	movs	r3, #1
 8002c22:	e00c      	b.n	8002c3e <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8002c24:	687b      	ldr	r3, [r7, #4]
 8002c26:	2205      	movs	r2, #5
 8002c28:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8002c2c:	687b      	ldr	r3, [r7, #4]
 8002c2e:	681b      	ldr	r3, [r3, #0]
 8002c30:	681a      	ldr	r2, [r3, #0]
 8002c32:	687b      	ldr	r3, [r7, #4]
 8002c34:	681b      	ldr	r3, [r3, #0]
 8002c36:	f022 0201 	bic.w	r2, r2, #1
 8002c3a:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8002c3c:	2300      	movs	r3, #0
}
 8002c3e:	4618      	mov	r0, r3
 8002c40:	370c      	adds	r7, #12
 8002c42:	46bd      	mov	sp, r7
 8002c44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c48:	4770      	bx	lr
	...

08002c4c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002c4c:	b480      	push	{r7}
 8002c4e:	b089      	sub	sp, #36	; 0x24
 8002c50:	af00      	add	r7, sp, #0
 8002c52:	6078      	str	r0, [r7, #4]
 8002c54:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8002c56:	2300      	movs	r3, #0
 8002c58:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8002c5a:	2300      	movs	r3, #0
 8002c5c:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8002c5e:	2300      	movs	r3, #0
 8002c60:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002c62:	2300      	movs	r3, #0
 8002c64:	61fb      	str	r3, [r7, #28]
 8002c66:	e16b      	b.n	8002f40 <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8002c68:	2201      	movs	r2, #1
 8002c6a:	69fb      	ldr	r3, [r7, #28]
 8002c6c:	fa02 f303 	lsl.w	r3, r2, r3
 8002c70:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8002c72:	683b      	ldr	r3, [r7, #0]
 8002c74:	681b      	ldr	r3, [r3, #0]
 8002c76:	697a      	ldr	r2, [r7, #20]
 8002c78:	4013      	ands	r3, r2
 8002c7a:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8002c7c:	693a      	ldr	r2, [r7, #16]
 8002c7e:	697b      	ldr	r3, [r7, #20]
 8002c80:	429a      	cmp	r2, r3
 8002c82:	f040 815a 	bne.w	8002f3a <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8002c86:	683b      	ldr	r3, [r7, #0]
 8002c88:	685b      	ldr	r3, [r3, #4]
 8002c8a:	f003 0303 	and.w	r3, r3, #3
 8002c8e:	2b01      	cmp	r3, #1
 8002c90:	d005      	beq.n	8002c9e <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002c92:	683b      	ldr	r3, [r7, #0]
 8002c94:	685b      	ldr	r3, [r3, #4]
 8002c96:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8002c9a:	2b02      	cmp	r3, #2
 8002c9c:	d130      	bne.n	8002d00 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8002c9e:	687b      	ldr	r3, [r7, #4]
 8002ca0:	689b      	ldr	r3, [r3, #8]
 8002ca2:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8002ca4:	69fb      	ldr	r3, [r7, #28]
 8002ca6:	005b      	lsls	r3, r3, #1
 8002ca8:	2203      	movs	r2, #3
 8002caa:	fa02 f303 	lsl.w	r3, r2, r3
 8002cae:	43db      	mvns	r3, r3
 8002cb0:	69ba      	ldr	r2, [r7, #24]
 8002cb2:	4013      	ands	r3, r2
 8002cb4:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8002cb6:	683b      	ldr	r3, [r7, #0]
 8002cb8:	68da      	ldr	r2, [r3, #12]
 8002cba:	69fb      	ldr	r3, [r7, #28]
 8002cbc:	005b      	lsls	r3, r3, #1
 8002cbe:	fa02 f303 	lsl.w	r3, r2, r3
 8002cc2:	69ba      	ldr	r2, [r7, #24]
 8002cc4:	4313      	orrs	r3, r2
 8002cc6:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8002cc8:	687b      	ldr	r3, [r7, #4]
 8002cca:	69ba      	ldr	r2, [r7, #24]
 8002ccc:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002cce:	687b      	ldr	r3, [r7, #4]
 8002cd0:	685b      	ldr	r3, [r3, #4]
 8002cd2:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8002cd4:	2201      	movs	r2, #1
 8002cd6:	69fb      	ldr	r3, [r7, #28]
 8002cd8:	fa02 f303 	lsl.w	r3, r2, r3
 8002cdc:	43db      	mvns	r3, r3
 8002cde:	69ba      	ldr	r2, [r7, #24]
 8002ce0:	4013      	ands	r3, r2
 8002ce2:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8002ce4:	683b      	ldr	r3, [r7, #0]
 8002ce6:	685b      	ldr	r3, [r3, #4]
 8002ce8:	091b      	lsrs	r3, r3, #4
 8002cea:	f003 0201 	and.w	r2, r3, #1
 8002cee:	69fb      	ldr	r3, [r7, #28]
 8002cf0:	fa02 f303 	lsl.w	r3, r2, r3
 8002cf4:	69ba      	ldr	r2, [r7, #24]
 8002cf6:	4313      	orrs	r3, r2
 8002cf8:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8002cfa:	687b      	ldr	r3, [r7, #4]
 8002cfc:	69ba      	ldr	r2, [r7, #24]
 8002cfe:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002d00:	683b      	ldr	r3, [r7, #0]
 8002d02:	685b      	ldr	r3, [r3, #4]
 8002d04:	f003 0303 	and.w	r3, r3, #3
 8002d08:	2b03      	cmp	r3, #3
 8002d0a:	d017      	beq.n	8002d3c <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8002d0c:	687b      	ldr	r3, [r7, #4]
 8002d0e:	68db      	ldr	r3, [r3, #12]
 8002d10:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8002d12:	69fb      	ldr	r3, [r7, #28]
 8002d14:	005b      	lsls	r3, r3, #1
 8002d16:	2203      	movs	r2, #3
 8002d18:	fa02 f303 	lsl.w	r3, r2, r3
 8002d1c:	43db      	mvns	r3, r3
 8002d1e:	69ba      	ldr	r2, [r7, #24]
 8002d20:	4013      	ands	r3, r2
 8002d22:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8002d24:	683b      	ldr	r3, [r7, #0]
 8002d26:	689a      	ldr	r2, [r3, #8]
 8002d28:	69fb      	ldr	r3, [r7, #28]
 8002d2a:	005b      	lsls	r3, r3, #1
 8002d2c:	fa02 f303 	lsl.w	r3, r2, r3
 8002d30:	69ba      	ldr	r2, [r7, #24]
 8002d32:	4313      	orrs	r3, r2
 8002d34:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8002d36:	687b      	ldr	r3, [r7, #4]
 8002d38:	69ba      	ldr	r2, [r7, #24]
 8002d3a:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002d3c:	683b      	ldr	r3, [r7, #0]
 8002d3e:	685b      	ldr	r3, [r3, #4]
 8002d40:	f003 0303 	and.w	r3, r3, #3
 8002d44:	2b02      	cmp	r3, #2
 8002d46:	d123      	bne.n	8002d90 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8002d48:	69fb      	ldr	r3, [r7, #28]
 8002d4a:	08da      	lsrs	r2, r3, #3
 8002d4c:	687b      	ldr	r3, [r7, #4]
 8002d4e:	3208      	adds	r2, #8
 8002d50:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002d54:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8002d56:	69fb      	ldr	r3, [r7, #28]
 8002d58:	f003 0307 	and.w	r3, r3, #7
 8002d5c:	009b      	lsls	r3, r3, #2
 8002d5e:	220f      	movs	r2, #15
 8002d60:	fa02 f303 	lsl.w	r3, r2, r3
 8002d64:	43db      	mvns	r3, r3
 8002d66:	69ba      	ldr	r2, [r7, #24]
 8002d68:	4013      	ands	r3, r2
 8002d6a:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8002d6c:	683b      	ldr	r3, [r7, #0]
 8002d6e:	691a      	ldr	r2, [r3, #16]
 8002d70:	69fb      	ldr	r3, [r7, #28]
 8002d72:	f003 0307 	and.w	r3, r3, #7
 8002d76:	009b      	lsls	r3, r3, #2
 8002d78:	fa02 f303 	lsl.w	r3, r2, r3
 8002d7c:	69ba      	ldr	r2, [r7, #24]
 8002d7e:	4313      	orrs	r3, r2
 8002d80:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8002d82:	69fb      	ldr	r3, [r7, #28]
 8002d84:	08da      	lsrs	r2, r3, #3
 8002d86:	687b      	ldr	r3, [r7, #4]
 8002d88:	3208      	adds	r2, #8
 8002d8a:	69b9      	ldr	r1, [r7, #24]
 8002d8c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002d90:	687b      	ldr	r3, [r7, #4]
 8002d92:	681b      	ldr	r3, [r3, #0]
 8002d94:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8002d96:	69fb      	ldr	r3, [r7, #28]
 8002d98:	005b      	lsls	r3, r3, #1
 8002d9a:	2203      	movs	r2, #3
 8002d9c:	fa02 f303 	lsl.w	r3, r2, r3
 8002da0:	43db      	mvns	r3, r3
 8002da2:	69ba      	ldr	r2, [r7, #24]
 8002da4:	4013      	ands	r3, r2
 8002da6:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8002da8:	683b      	ldr	r3, [r7, #0]
 8002daa:	685b      	ldr	r3, [r3, #4]
 8002dac:	f003 0203 	and.w	r2, r3, #3
 8002db0:	69fb      	ldr	r3, [r7, #28]
 8002db2:	005b      	lsls	r3, r3, #1
 8002db4:	fa02 f303 	lsl.w	r3, r2, r3
 8002db8:	69ba      	ldr	r2, [r7, #24]
 8002dba:	4313      	orrs	r3, r2
 8002dbc:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8002dbe:	687b      	ldr	r3, [r7, #4]
 8002dc0:	69ba      	ldr	r2, [r7, #24]
 8002dc2:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8002dc4:	683b      	ldr	r3, [r7, #0]
 8002dc6:	685b      	ldr	r3, [r3, #4]
 8002dc8:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8002dcc:	2b00      	cmp	r3, #0
 8002dce:	f000 80b4 	beq.w	8002f3a <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002dd2:	2300      	movs	r3, #0
 8002dd4:	60fb      	str	r3, [r7, #12]
 8002dd6:	4b60      	ldr	r3, [pc, #384]	; (8002f58 <HAL_GPIO_Init+0x30c>)
 8002dd8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002dda:	4a5f      	ldr	r2, [pc, #380]	; (8002f58 <HAL_GPIO_Init+0x30c>)
 8002ddc:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002de0:	6453      	str	r3, [r2, #68]	; 0x44
 8002de2:	4b5d      	ldr	r3, [pc, #372]	; (8002f58 <HAL_GPIO_Init+0x30c>)
 8002de4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002de6:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002dea:	60fb      	str	r3, [r7, #12]
 8002dec:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8002dee:	4a5b      	ldr	r2, [pc, #364]	; (8002f5c <HAL_GPIO_Init+0x310>)
 8002df0:	69fb      	ldr	r3, [r7, #28]
 8002df2:	089b      	lsrs	r3, r3, #2
 8002df4:	3302      	adds	r3, #2
 8002df6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002dfa:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8002dfc:	69fb      	ldr	r3, [r7, #28]
 8002dfe:	f003 0303 	and.w	r3, r3, #3
 8002e02:	009b      	lsls	r3, r3, #2
 8002e04:	220f      	movs	r2, #15
 8002e06:	fa02 f303 	lsl.w	r3, r2, r3
 8002e0a:	43db      	mvns	r3, r3
 8002e0c:	69ba      	ldr	r2, [r7, #24]
 8002e0e:	4013      	ands	r3, r2
 8002e10:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8002e12:	687b      	ldr	r3, [r7, #4]
 8002e14:	4a52      	ldr	r2, [pc, #328]	; (8002f60 <HAL_GPIO_Init+0x314>)
 8002e16:	4293      	cmp	r3, r2
 8002e18:	d02b      	beq.n	8002e72 <HAL_GPIO_Init+0x226>
 8002e1a:	687b      	ldr	r3, [r7, #4]
 8002e1c:	4a51      	ldr	r2, [pc, #324]	; (8002f64 <HAL_GPIO_Init+0x318>)
 8002e1e:	4293      	cmp	r3, r2
 8002e20:	d025      	beq.n	8002e6e <HAL_GPIO_Init+0x222>
 8002e22:	687b      	ldr	r3, [r7, #4]
 8002e24:	4a50      	ldr	r2, [pc, #320]	; (8002f68 <HAL_GPIO_Init+0x31c>)
 8002e26:	4293      	cmp	r3, r2
 8002e28:	d01f      	beq.n	8002e6a <HAL_GPIO_Init+0x21e>
 8002e2a:	687b      	ldr	r3, [r7, #4]
 8002e2c:	4a4f      	ldr	r2, [pc, #316]	; (8002f6c <HAL_GPIO_Init+0x320>)
 8002e2e:	4293      	cmp	r3, r2
 8002e30:	d019      	beq.n	8002e66 <HAL_GPIO_Init+0x21a>
 8002e32:	687b      	ldr	r3, [r7, #4]
 8002e34:	4a4e      	ldr	r2, [pc, #312]	; (8002f70 <HAL_GPIO_Init+0x324>)
 8002e36:	4293      	cmp	r3, r2
 8002e38:	d013      	beq.n	8002e62 <HAL_GPIO_Init+0x216>
 8002e3a:	687b      	ldr	r3, [r7, #4]
 8002e3c:	4a4d      	ldr	r2, [pc, #308]	; (8002f74 <HAL_GPIO_Init+0x328>)
 8002e3e:	4293      	cmp	r3, r2
 8002e40:	d00d      	beq.n	8002e5e <HAL_GPIO_Init+0x212>
 8002e42:	687b      	ldr	r3, [r7, #4]
 8002e44:	4a4c      	ldr	r2, [pc, #304]	; (8002f78 <HAL_GPIO_Init+0x32c>)
 8002e46:	4293      	cmp	r3, r2
 8002e48:	d007      	beq.n	8002e5a <HAL_GPIO_Init+0x20e>
 8002e4a:	687b      	ldr	r3, [r7, #4]
 8002e4c:	4a4b      	ldr	r2, [pc, #300]	; (8002f7c <HAL_GPIO_Init+0x330>)
 8002e4e:	4293      	cmp	r3, r2
 8002e50:	d101      	bne.n	8002e56 <HAL_GPIO_Init+0x20a>
 8002e52:	2307      	movs	r3, #7
 8002e54:	e00e      	b.n	8002e74 <HAL_GPIO_Init+0x228>
 8002e56:	2308      	movs	r3, #8
 8002e58:	e00c      	b.n	8002e74 <HAL_GPIO_Init+0x228>
 8002e5a:	2306      	movs	r3, #6
 8002e5c:	e00a      	b.n	8002e74 <HAL_GPIO_Init+0x228>
 8002e5e:	2305      	movs	r3, #5
 8002e60:	e008      	b.n	8002e74 <HAL_GPIO_Init+0x228>
 8002e62:	2304      	movs	r3, #4
 8002e64:	e006      	b.n	8002e74 <HAL_GPIO_Init+0x228>
 8002e66:	2303      	movs	r3, #3
 8002e68:	e004      	b.n	8002e74 <HAL_GPIO_Init+0x228>
 8002e6a:	2302      	movs	r3, #2
 8002e6c:	e002      	b.n	8002e74 <HAL_GPIO_Init+0x228>
 8002e6e:	2301      	movs	r3, #1
 8002e70:	e000      	b.n	8002e74 <HAL_GPIO_Init+0x228>
 8002e72:	2300      	movs	r3, #0
 8002e74:	69fa      	ldr	r2, [r7, #28]
 8002e76:	f002 0203 	and.w	r2, r2, #3
 8002e7a:	0092      	lsls	r2, r2, #2
 8002e7c:	4093      	lsls	r3, r2
 8002e7e:	69ba      	ldr	r2, [r7, #24]
 8002e80:	4313      	orrs	r3, r2
 8002e82:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8002e84:	4935      	ldr	r1, [pc, #212]	; (8002f5c <HAL_GPIO_Init+0x310>)
 8002e86:	69fb      	ldr	r3, [r7, #28]
 8002e88:	089b      	lsrs	r3, r3, #2
 8002e8a:	3302      	adds	r3, #2
 8002e8c:	69ba      	ldr	r2, [r7, #24]
 8002e8e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8002e92:	4b3b      	ldr	r3, [pc, #236]	; (8002f80 <HAL_GPIO_Init+0x334>)
 8002e94:	681b      	ldr	r3, [r3, #0]
 8002e96:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002e98:	693b      	ldr	r3, [r7, #16]
 8002e9a:	43db      	mvns	r3, r3
 8002e9c:	69ba      	ldr	r2, [r7, #24]
 8002e9e:	4013      	ands	r3, r2
 8002ea0:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8002ea2:	683b      	ldr	r3, [r7, #0]
 8002ea4:	685b      	ldr	r3, [r3, #4]
 8002ea6:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002eaa:	2b00      	cmp	r3, #0
 8002eac:	d003      	beq.n	8002eb6 <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 8002eae:	69ba      	ldr	r2, [r7, #24]
 8002eb0:	693b      	ldr	r3, [r7, #16]
 8002eb2:	4313      	orrs	r3, r2
 8002eb4:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8002eb6:	4a32      	ldr	r2, [pc, #200]	; (8002f80 <HAL_GPIO_Init+0x334>)
 8002eb8:	69bb      	ldr	r3, [r7, #24]
 8002eba:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 8002ebc:	4b30      	ldr	r3, [pc, #192]	; (8002f80 <HAL_GPIO_Init+0x334>)
 8002ebe:	685b      	ldr	r3, [r3, #4]
 8002ec0:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002ec2:	693b      	ldr	r3, [r7, #16]
 8002ec4:	43db      	mvns	r3, r3
 8002ec6:	69ba      	ldr	r2, [r7, #24]
 8002ec8:	4013      	ands	r3, r2
 8002eca:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8002ecc:	683b      	ldr	r3, [r7, #0]
 8002ece:	685b      	ldr	r3, [r3, #4]
 8002ed0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002ed4:	2b00      	cmp	r3, #0
 8002ed6:	d003      	beq.n	8002ee0 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 8002ed8:	69ba      	ldr	r2, [r7, #24]
 8002eda:	693b      	ldr	r3, [r7, #16]
 8002edc:	4313      	orrs	r3, r2
 8002ede:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8002ee0:	4a27      	ldr	r2, [pc, #156]	; (8002f80 <HAL_GPIO_Init+0x334>)
 8002ee2:	69bb      	ldr	r3, [r7, #24]
 8002ee4:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8002ee6:	4b26      	ldr	r3, [pc, #152]	; (8002f80 <HAL_GPIO_Init+0x334>)
 8002ee8:	689b      	ldr	r3, [r3, #8]
 8002eea:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002eec:	693b      	ldr	r3, [r7, #16]
 8002eee:	43db      	mvns	r3, r3
 8002ef0:	69ba      	ldr	r2, [r7, #24]
 8002ef2:	4013      	ands	r3, r2
 8002ef4:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8002ef6:	683b      	ldr	r3, [r7, #0]
 8002ef8:	685b      	ldr	r3, [r3, #4]
 8002efa:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8002efe:	2b00      	cmp	r3, #0
 8002f00:	d003      	beq.n	8002f0a <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 8002f02:	69ba      	ldr	r2, [r7, #24]
 8002f04:	693b      	ldr	r3, [r7, #16]
 8002f06:	4313      	orrs	r3, r2
 8002f08:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8002f0a:	4a1d      	ldr	r2, [pc, #116]	; (8002f80 <HAL_GPIO_Init+0x334>)
 8002f0c:	69bb      	ldr	r3, [r7, #24]
 8002f0e:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8002f10:	4b1b      	ldr	r3, [pc, #108]	; (8002f80 <HAL_GPIO_Init+0x334>)
 8002f12:	68db      	ldr	r3, [r3, #12]
 8002f14:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002f16:	693b      	ldr	r3, [r7, #16]
 8002f18:	43db      	mvns	r3, r3
 8002f1a:	69ba      	ldr	r2, [r7, #24]
 8002f1c:	4013      	ands	r3, r2
 8002f1e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8002f20:	683b      	ldr	r3, [r7, #0]
 8002f22:	685b      	ldr	r3, [r3, #4]
 8002f24:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002f28:	2b00      	cmp	r3, #0
 8002f2a:	d003      	beq.n	8002f34 <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 8002f2c:	69ba      	ldr	r2, [r7, #24]
 8002f2e:	693b      	ldr	r3, [r7, #16]
 8002f30:	4313      	orrs	r3, r2
 8002f32:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8002f34:	4a12      	ldr	r2, [pc, #72]	; (8002f80 <HAL_GPIO_Init+0x334>)
 8002f36:	69bb      	ldr	r3, [r7, #24]
 8002f38:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002f3a:	69fb      	ldr	r3, [r7, #28]
 8002f3c:	3301      	adds	r3, #1
 8002f3e:	61fb      	str	r3, [r7, #28]
 8002f40:	69fb      	ldr	r3, [r7, #28]
 8002f42:	2b0f      	cmp	r3, #15
 8002f44:	f67f ae90 	bls.w	8002c68 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8002f48:	bf00      	nop
 8002f4a:	bf00      	nop
 8002f4c:	3724      	adds	r7, #36	; 0x24
 8002f4e:	46bd      	mov	sp, r7
 8002f50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f54:	4770      	bx	lr
 8002f56:	bf00      	nop
 8002f58:	40023800 	.word	0x40023800
 8002f5c:	40013800 	.word	0x40013800
 8002f60:	40020000 	.word	0x40020000
 8002f64:	40020400 	.word	0x40020400
 8002f68:	40020800 	.word	0x40020800
 8002f6c:	40020c00 	.word	0x40020c00
 8002f70:	40021000 	.word	0x40021000
 8002f74:	40021400 	.word	0x40021400
 8002f78:	40021800 	.word	0x40021800
 8002f7c:	40021c00 	.word	0x40021c00
 8002f80:	40013c00 	.word	0x40013c00

08002f84 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002f84:	b480      	push	{r7}
 8002f86:	b083      	sub	sp, #12
 8002f88:	af00      	add	r7, sp, #0
 8002f8a:	6078      	str	r0, [r7, #4]
 8002f8c:	460b      	mov	r3, r1
 8002f8e:	807b      	strh	r3, [r7, #2]
 8002f90:	4613      	mov	r3, r2
 8002f92:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8002f94:	787b      	ldrb	r3, [r7, #1]
 8002f96:	2b00      	cmp	r3, #0
 8002f98:	d003      	beq.n	8002fa2 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8002f9a:	887a      	ldrh	r2, [r7, #2]
 8002f9c:	687b      	ldr	r3, [r7, #4]
 8002f9e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8002fa0:	e003      	b.n	8002faa <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8002fa2:	887b      	ldrh	r3, [r7, #2]
 8002fa4:	041a      	lsls	r2, r3, #16
 8002fa6:	687b      	ldr	r3, [r7, #4]
 8002fa8:	619a      	str	r2, [r3, #24]
}
 8002faa:	bf00      	nop
 8002fac:	370c      	adds	r7, #12
 8002fae:	46bd      	mov	sp, r7
 8002fb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fb4:	4770      	bx	lr
	...

08002fb8 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8002fb8:	b580      	push	{r7, lr}
 8002fba:	b084      	sub	sp, #16
 8002fbc:	af00      	add	r7, sp, #0
 8002fbe:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8002fc0:	687b      	ldr	r3, [r7, #4]
 8002fc2:	2b00      	cmp	r3, #0
 8002fc4:	d101      	bne.n	8002fca <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8002fc6:	2301      	movs	r3, #1
 8002fc8:	e12b      	b.n	8003222 <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8002fca:	687b      	ldr	r3, [r7, #4]
 8002fcc:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002fd0:	b2db      	uxtb	r3, r3
 8002fd2:	2b00      	cmp	r3, #0
 8002fd4:	d106      	bne.n	8002fe4 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8002fd6:	687b      	ldr	r3, [r7, #4]
 8002fd8:	2200      	movs	r2, #0
 8002fda:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8002fde:	6878      	ldr	r0, [r7, #4]
 8002fe0:	f7fd fe02 	bl	8000be8 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8002fe4:	687b      	ldr	r3, [r7, #4]
 8002fe6:	2224      	movs	r2, #36	; 0x24
 8002fe8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8002fec:	687b      	ldr	r3, [r7, #4]
 8002fee:	681b      	ldr	r3, [r3, #0]
 8002ff0:	681a      	ldr	r2, [r3, #0]
 8002ff2:	687b      	ldr	r3, [r7, #4]
 8002ff4:	681b      	ldr	r3, [r3, #0]
 8002ff6:	f022 0201 	bic.w	r2, r2, #1
 8002ffa:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8002ffc:	687b      	ldr	r3, [r7, #4]
 8002ffe:	681b      	ldr	r3, [r3, #0]
 8003000:	681a      	ldr	r2, [r3, #0]
 8003002:	687b      	ldr	r3, [r7, #4]
 8003004:	681b      	ldr	r3, [r3, #0]
 8003006:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800300a:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 800300c:	687b      	ldr	r3, [r7, #4]
 800300e:	681b      	ldr	r3, [r3, #0]
 8003010:	681a      	ldr	r2, [r3, #0]
 8003012:	687b      	ldr	r3, [r7, #4]
 8003014:	681b      	ldr	r3, [r3, #0]
 8003016:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 800301a:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 800301c:	f001 fd06 	bl	8004a2c <HAL_RCC_GetPCLK1Freq>
 8003020:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8003022:	687b      	ldr	r3, [r7, #4]
 8003024:	685b      	ldr	r3, [r3, #4]
 8003026:	4a81      	ldr	r2, [pc, #516]	; (800322c <HAL_I2C_Init+0x274>)
 8003028:	4293      	cmp	r3, r2
 800302a:	d807      	bhi.n	800303c <HAL_I2C_Init+0x84>
 800302c:	68fb      	ldr	r3, [r7, #12]
 800302e:	4a80      	ldr	r2, [pc, #512]	; (8003230 <HAL_I2C_Init+0x278>)
 8003030:	4293      	cmp	r3, r2
 8003032:	bf94      	ite	ls
 8003034:	2301      	movls	r3, #1
 8003036:	2300      	movhi	r3, #0
 8003038:	b2db      	uxtb	r3, r3
 800303a:	e006      	b.n	800304a <HAL_I2C_Init+0x92>
 800303c:	68fb      	ldr	r3, [r7, #12]
 800303e:	4a7d      	ldr	r2, [pc, #500]	; (8003234 <HAL_I2C_Init+0x27c>)
 8003040:	4293      	cmp	r3, r2
 8003042:	bf94      	ite	ls
 8003044:	2301      	movls	r3, #1
 8003046:	2300      	movhi	r3, #0
 8003048:	b2db      	uxtb	r3, r3
 800304a:	2b00      	cmp	r3, #0
 800304c:	d001      	beq.n	8003052 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 800304e:	2301      	movs	r3, #1
 8003050:	e0e7      	b.n	8003222 <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8003052:	68fb      	ldr	r3, [r7, #12]
 8003054:	4a78      	ldr	r2, [pc, #480]	; (8003238 <HAL_I2C_Init+0x280>)
 8003056:	fba2 2303 	umull	r2, r3, r2, r3
 800305a:	0c9b      	lsrs	r3, r3, #18
 800305c:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 800305e:	687b      	ldr	r3, [r7, #4]
 8003060:	681b      	ldr	r3, [r3, #0]
 8003062:	685b      	ldr	r3, [r3, #4]
 8003064:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8003068:	687b      	ldr	r3, [r7, #4]
 800306a:	681b      	ldr	r3, [r3, #0]
 800306c:	68ba      	ldr	r2, [r7, #8]
 800306e:	430a      	orrs	r2, r1
 8003070:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8003072:	687b      	ldr	r3, [r7, #4]
 8003074:	681b      	ldr	r3, [r3, #0]
 8003076:	6a1b      	ldr	r3, [r3, #32]
 8003078:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 800307c:	687b      	ldr	r3, [r7, #4]
 800307e:	685b      	ldr	r3, [r3, #4]
 8003080:	4a6a      	ldr	r2, [pc, #424]	; (800322c <HAL_I2C_Init+0x274>)
 8003082:	4293      	cmp	r3, r2
 8003084:	d802      	bhi.n	800308c <HAL_I2C_Init+0xd4>
 8003086:	68bb      	ldr	r3, [r7, #8]
 8003088:	3301      	adds	r3, #1
 800308a:	e009      	b.n	80030a0 <HAL_I2C_Init+0xe8>
 800308c:	68bb      	ldr	r3, [r7, #8]
 800308e:	f44f 7296 	mov.w	r2, #300	; 0x12c
 8003092:	fb02 f303 	mul.w	r3, r2, r3
 8003096:	4a69      	ldr	r2, [pc, #420]	; (800323c <HAL_I2C_Init+0x284>)
 8003098:	fba2 2303 	umull	r2, r3, r2, r3
 800309c:	099b      	lsrs	r3, r3, #6
 800309e:	3301      	adds	r3, #1
 80030a0:	687a      	ldr	r2, [r7, #4]
 80030a2:	6812      	ldr	r2, [r2, #0]
 80030a4:	430b      	orrs	r3, r1
 80030a6:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 80030a8:	687b      	ldr	r3, [r7, #4]
 80030aa:	681b      	ldr	r3, [r3, #0]
 80030ac:	69db      	ldr	r3, [r3, #28]
 80030ae:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 80030b2:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 80030b6:	687b      	ldr	r3, [r7, #4]
 80030b8:	685b      	ldr	r3, [r3, #4]
 80030ba:	495c      	ldr	r1, [pc, #368]	; (800322c <HAL_I2C_Init+0x274>)
 80030bc:	428b      	cmp	r3, r1
 80030be:	d819      	bhi.n	80030f4 <HAL_I2C_Init+0x13c>
 80030c0:	68fb      	ldr	r3, [r7, #12]
 80030c2:	1e59      	subs	r1, r3, #1
 80030c4:	687b      	ldr	r3, [r7, #4]
 80030c6:	685b      	ldr	r3, [r3, #4]
 80030c8:	005b      	lsls	r3, r3, #1
 80030ca:	fbb1 f3f3 	udiv	r3, r1, r3
 80030ce:	1c59      	adds	r1, r3, #1
 80030d0:	f640 73fc 	movw	r3, #4092	; 0xffc
 80030d4:	400b      	ands	r3, r1
 80030d6:	2b00      	cmp	r3, #0
 80030d8:	d00a      	beq.n	80030f0 <HAL_I2C_Init+0x138>
 80030da:	68fb      	ldr	r3, [r7, #12]
 80030dc:	1e59      	subs	r1, r3, #1
 80030de:	687b      	ldr	r3, [r7, #4]
 80030e0:	685b      	ldr	r3, [r3, #4]
 80030e2:	005b      	lsls	r3, r3, #1
 80030e4:	fbb1 f3f3 	udiv	r3, r1, r3
 80030e8:	3301      	adds	r3, #1
 80030ea:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80030ee:	e051      	b.n	8003194 <HAL_I2C_Init+0x1dc>
 80030f0:	2304      	movs	r3, #4
 80030f2:	e04f      	b.n	8003194 <HAL_I2C_Init+0x1dc>
 80030f4:	687b      	ldr	r3, [r7, #4]
 80030f6:	689b      	ldr	r3, [r3, #8]
 80030f8:	2b00      	cmp	r3, #0
 80030fa:	d111      	bne.n	8003120 <HAL_I2C_Init+0x168>
 80030fc:	68fb      	ldr	r3, [r7, #12]
 80030fe:	1e58      	subs	r0, r3, #1
 8003100:	687b      	ldr	r3, [r7, #4]
 8003102:	6859      	ldr	r1, [r3, #4]
 8003104:	460b      	mov	r3, r1
 8003106:	005b      	lsls	r3, r3, #1
 8003108:	440b      	add	r3, r1
 800310a:	fbb0 f3f3 	udiv	r3, r0, r3
 800310e:	3301      	adds	r3, #1
 8003110:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003114:	2b00      	cmp	r3, #0
 8003116:	bf0c      	ite	eq
 8003118:	2301      	moveq	r3, #1
 800311a:	2300      	movne	r3, #0
 800311c:	b2db      	uxtb	r3, r3
 800311e:	e012      	b.n	8003146 <HAL_I2C_Init+0x18e>
 8003120:	68fb      	ldr	r3, [r7, #12]
 8003122:	1e58      	subs	r0, r3, #1
 8003124:	687b      	ldr	r3, [r7, #4]
 8003126:	6859      	ldr	r1, [r3, #4]
 8003128:	460b      	mov	r3, r1
 800312a:	009b      	lsls	r3, r3, #2
 800312c:	440b      	add	r3, r1
 800312e:	0099      	lsls	r1, r3, #2
 8003130:	440b      	add	r3, r1
 8003132:	fbb0 f3f3 	udiv	r3, r0, r3
 8003136:	3301      	adds	r3, #1
 8003138:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800313c:	2b00      	cmp	r3, #0
 800313e:	bf0c      	ite	eq
 8003140:	2301      	moveq	r3, #1
 8003142:	2300      	movne	r3, #0
 8003144:	b2db      	uxtb	r3, r3
 8003146:	2b00      	cmp	r3, #0
 8003148:	d001      	beq.n	800314e <HAL_I2C_Init+0x196>
 800314a:	2301      	movs	r3, #1
 800314c:	e022      	b.n	8003194 <HAL_I2C_Init+0x1dc>
 800314e:	687b      	ldr	r3, [r7, #4]
 8003150:	689b      	ldr	r3, [r3, #8]
 8003152:	2b00      	cmp	r3, #0
 8003154:	d10e      	bne.n	8003174 <HAL_I2C_Init+0x1bc>
 8003156:	68fb      	ldr	r3, [r7, #12]
 8003158:	1e58      	subs	r0, r3, #1
 800315a:	687b      	ldr	r3, [r7, #4]
 800315c:	6859      	ldr	r1, [r3, #4]
 800315e:	460b      	mov	r3, r1
 8003160:	005b      	lsls	r3, r3, #1
 8003162:	440b      	add	r3, r1
 8003164:	fbb0 f3f3 	udiv	r3, r0, r3
 8003168:	3301      	adds	r3, #1
 800316a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800316e:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8003172:	e00f      	b.n	8003194 <HAL_I2C_Init+0x1dc>
 8003174:	68fb      	ldr	r3, [r7, #12]
 8003176:	1e58      	subs	r0, r3, #1
 8003178:	687b      	ldr	r3, [r7, #4]
 800317a:	6859      	ldr	r1, [r3, #4]
 800317c:	460b      	mov	r3, r1
 800317e:	009b      	lsls	r3, r3, #2
 8003180:	440b      	add	r3, r1
 8003182:	0099      	lsls	r1, r3, #2
 8003184:	440b      	add	r3, r1
 8003186:	fbb0 f3f3 	udiv	r3, r0, r3
 800318a:	3301      	adds	r3, #1
 800318c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003190:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8003194:	6879      	ldr	r1, [r7, #4]
 8003196:	6809      	ldr	r1, [r1, #0]
 8003198:	4313      	orrs	r3, r2
 800319a:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 800319c:	687b      	ldr	r3, [r7, #4]
 800319e:	681b      	ldr	r3, [r3, #0]
 80031a0:	681b      	ldr	r3, [r3, #0]
 80031a2:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 80031a6:	687b      	ldr	r3, [r7, #4]
 80031a8:	69da      	ldr	r2, [r3, #28]
 80031aa:	687b      	ldr	r3, [r7, #4]
 80031ac:	6a1b      	ldr	r3, [r3, #32]
 80031ae:	431a      	orrs	r2, r3
 80031b0:	687b      	ldr	r3, [r7, #4]
 80031b2:	681b      	ldr	r3, [r3, #0]
 80031b4:	430a      	orrs	r2, r1
 80031b6:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 80031b8:	687b      	ldr	r3, [r7, #4]
 80031ba:	681b      	ldr	r3, [r3, #0]
 80031bc:	689b      	ldr	r3, [r3, #8]
 80031be:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 80031c2:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 80031c6:	687a      	ldr	r2, [r7, #4]
 80031c8:	6911      	ldr	r1, [r2, #16]
 80031ca:	687a      	ldr	r2, [r7, #4]
 80031cc:	68d2      	ldr	r2, [r2, #12]
 80031ce:	4311      	orrs	r1, r2
 80031d0:	687a      	ldr	r2, [r7, #4]
 80031d2:	6812      	ldr	r2, [r2, #0]
 80031d4:	430b      	orrs	r3, r1
 80031d6:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 80031d8:	687b      	ldr	r3, [r7, #4]
 80031da:	681b      	ldr	r3, [r3, #0]
 80031dc:	68db      	ldr	r3, [r3, #12]
 80031de:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 80031e2:	687b      	ldr	r3, [r7, #4]
 80031e4:	695a      	ldr	r2, [r3, #20]
 80031e6:	687b      	ldr	r3, [r7, #4]
 80031e8:	699b      	ldr	r3, [r3, #24]
 80031ea:	431a      	orrs	r2, r3
 80031ec:	687b      	ldr	r3, [r7, #4]
 80031ee:	681b      	ldr	r3, [r3, #0]
 80031f0:	430a      	orrs	r2, r1
 80031f2:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 80031f4:	687b      	ldr	r3, [r7, #4]
 80031f6:	681b      	ldr	r3, [r3, #0]
 80031f8:	681a      	ldr	r2, [r3, #0]
 80031fa:	687b      	ldr	r3, [r7, #4]
 80031fc:	681b      	ldr	r3, [r3, #0]
 80031fe:	f042 0201 	orr.w	r2, r2, #1
 8003202:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003204:	687b      	ldr	r3, [r7, #4]
 8003206:	2200      	movs	r2, #0
 8003208:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 800320a:	687b      	ldr	r3, [r7, #4]
 800320c:	2220      	movs	r2, #32
 800320e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8003212:	687b      	ldr	r3, [r7, #4]
 8003214:	2200      	movs	r2, #0
 8003216:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8003218:	687b      	ldr	r3, [r7, #4]
 800321a:	2200      	movs	r2, #0
 800321c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8003220:	2300      	movs	r3, #0
}
 8003222:	4618      	mov	r0, r3
 8003224:	3710      	adds	r7, #16
 8003226:	46bd      	mov	sp, r7
 8003228:	bd80      	pop	{r7, pc}
 800322a:	bf00      	nop
 800322c:	000186a0 	.word	0x000186a0
 8003230:	001e847f 	.word	0x001e847f
 8003234:	003d08ff 	.word	0x003d08ff
 8003238:	431bde83 	.word	0x431bde83
 800323c:	10624dd3 	.word	0x10624dd3

08003240 <HAL_I2C_Mem_Write>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003240:	b580      	push	{r7, lr}
 8003242:	b088      	sub	sp, #32
 8003244:	af02      	add	r7, sp, #8
 8003246:	60f8      	str	r0, [r7, #12]
 8003248:	4608      	mov	r0, r1
 800324a:	4611      	mov	r1, r2
 800324c:	461a      	mov	r2, r3
 800324e:	4603      	mov	r3, r0
 8003250:	817b      	strh	r3, [r7, #10]
 8003252:	460b      	mov	r3, r1
 8003254:	813b      	strh	r3, [r7, #8]
 8003256:	4613      	mov	r3, r2
 8003258:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 800325a:	f7ff fb23 	bl	80028a4 <HAL_GetTick>
 800325e:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003260:	68fb      	ldr	r3, [r7, #12]
 8003262:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003266:	b2db      	uxtb	r3, r3
 8003268:	2b20      	cmp	r3, #32
 800326a:	f040 80d9 	bne.w	8003420 <HAL_I2C_Mem_Write+0x1e0>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 800326e:	697b      	ldr	r3, [r7, #20]
 8003270:	9300      	str	r3, [sp, #0]
 8003272:	2319      	movs	r3, #25
 8003274:	2201      	movs	r2, #1
 8003276:	496d      	ldr	r1, [pc, #436]	; (800342c <HAL_I2C_Mem_Write+0x1ec>)
 8003278:	68f8      	ldr	r0, [r7, #12]
 800327a:	f000 fdad 	bl	8003dd8 <I2C_WaitOnFlagUntilTimeout>
 800327e:	4603      	mov	r3, r0
 8003280:	2b00      	cmp	r3, #0
 8003282:	d001      	beq.n	8003288 <HAL_I2C_Mem_Write+0x48>
    {
      return HAL_BUSY;
 8003284:	2302      	movs	r3, #2
 8003286:	e0cc      	b.n	8003422 <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003288:	68fb      	ldr	r3, [r7, #12]
 800328a:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800328e:	2b01      	cmp	r3, #1
 8003290:	d101      	bne.n	8003296 <HAL_I2C_Mem_Write+0x56>
 8003292:	2302      	movs	r3, #2
 8003294:	e0c5      	b.n	8003422 <HAL_I2C_Mem_Write+0x1e2>
 8003296:	68fb      	ldr	r3, [r7, #12]
 8003298:	2201      	movs	r2, #1
 800329a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 800329e:	68fb      	ldr	r3, [r7, #12]
 80032a0:	681b      	ldr	r3, [r3, #0]
 80032a2:	681b      	ldr	r3, [r3, #0]
 80032a4:	f003 0301 	and.w	r3, r3, #1
 80032a8:	2b01      	cmp	r3, #1
 80032aa:	d007      	beq.n	80032bc <HAL_I2C_Mem_Write+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 80032ac:	68fb      	ldr	r3, [r7, #12]
 80032ae:	681b      	ldr	r3, [r3, #0]
 80032b0:	681a      	ldr	r2, [r3, #0]
 80032b2:	68fb      	ldr	r3, [r7, #12]
 80032b4:	681b      	ldr	r3, [r3, #0]
 80032b6:	f042 0201 	orr.w	r2, r2, #1
 80032ba:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80032bc:	68fb      	ldr	r3, [r7, #12]
 80032be:	681b      	ldr	r3, [r3, #0]
 80032c0:	681a      	ldr	r2, [r3, #0]
 80032c2:	68fb      	ldr	r3, [r7, #12]
 80032c4:	681b      	ldr	r3, [r3, #0]
 80032c6:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80032ca:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 80032cc:	68fb      	ldr	r3, [r7, #12]
 80032ce:	2221      	movs	r2, #33	; 0x21
 80032d0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 80032d4:	68fb      	ldr	r3, [r7, #12]
 80032d6:	2240      	movs	r2, #64	; 0x40
 80032d8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80032dc:	68fb      	ldr	r3, [r7, #12]
 80032de:	2200      	movs	r2, #0
 80032e0:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 80032e2:	68fb      	ldr	r3, [r7, #12]
 80032e4:	6a3a      	ldr	r2, [r7, #32]
 80032e6:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 80032e8:	68fb      	ldr	r3, [r7, #12]
 80032ea:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 80032ec:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 80032ee:	68fb      	ldr	r3, [r7, #12]
 80032f0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80032f2:	b29a      	uxth	r2, r3
 80032f4:	68fb      	ldr	r3, [r7, #12]
 80032f6:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80032f8:	68fb      	ldr	r3, [r7, #12]
 80032fa:	4a4d      	ldr	r2, [pc, #308]	; (8003430 <HAL_I2C_Mem_Write+0x1f0>)
 80032fc:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 80032fe:	88f8      	ldrh	r0, [r7, #6]
 8003300:	893a      	ldrh	r2, [r7, #8]
 8003302:	8979      	ldrh	r1, [r7, #10]
 8003304:	697b      	ldr	r3, [r7, #20]
 8003306:	9301      	str	r3, [sp, #4]
 8003308:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800330a:	9300      	str	r3, [sp, #0]
 800330c:	4603      	mov	r3, r0
 800330e:	68f8      	ldr	r0, [r7, #12]
 8003310:	f000 fbe4 	bl	8003adc <I2C_RequestMemoryWrite>
 8003314:	4603      	mov	r3, r0
 8003316:	2b00      	cmp	r3, #0
 8003318:	d052      	beq.n	80033c0 <HAL_I2C_Mem_Write+0x180>
    {
      return HAL_ERROR;
 800331a:	2301      	movs	r3, #1
 800331c:	e081      	b.n	8003422 <HAL_I2C_Mem_Write+0x1e2>
    }

    while (hi2c->XferSize > 0U)
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800331e:	697a      	ldr	r2, [r7, #20]
 8003320:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8003322:	68f8      	ldr	r0, [r7, #12]
 8003324:	f000 fe2e 	bl	8003f84 <I2C_WaitOnTXEFlagUntilTimeout>
 8003328:	4603      	mov	r3, r0
 800332a:	2b00      	cmp	r3, #0
 800332c:	d00d      	beq.n	800334a <HAL_I2C_Mem_Write+0x10a>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800332e:	68fb      	ldr	r3, [r7, #12]
 8003330:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003332:	2b04      	cmp	r3, #4
 8003334:	d107      	bne.n	8003346 <HAL_I2C_Mem_Write+0x106>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003336:	68fb      	ldr	r3, [r7, #12]
 8003338:	681b      	ldr	r3, [r3, #0]
 800333a:	681a      	ldr	r2, [r3, #0]
 800333c:	68fb      	ldr	r3, [r7, #12]
 800333e:	681b      	ldr	r3, [r3, #0]
 8003340:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003344:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8003346:	2301      	movs	r3, #1
 8003348:	e06b      	b.n	8003422 <HAL_I2C_Mem_Write+0x1e2>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 800334a:	68fb      	ldr	r3, [r7, #12]
 800334c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800334e:	781a      	ldrb	r2, [r3, #0]
 8003350:	68fb      	ldr	r3, [r7, #12]
 8003352:	681b      	ldr	r3, [r3, #0]
 8003354:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8003356:	68fb      	ldr	r3, [r7, #12]
 8003358:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800335a:	1c5a      	adds	r2, r3, #1
 800335c:	68fb      	ldr	r3, [r7, #12]
 800335e:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferSize--;
 8003360:	68fb      	ldr	r3, [r7, #12]
 8003362:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003364:	3b01      	subs	r3, #1
 8003366:	b29a      	uxth	r2, r3
 8003368:	68fb      	ldr	r3, [r7, #12]
 800336a:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 800336c:	68fb      	ldr	r3, [r7, #12]
 800336e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003370:	b29b      	uxth	r3, r3
 8003372:	3b01      	subs	r3, #1
 8003374:	b29a      	uxth	r2, r3
 8003376:	68fb      	ldr	r3, [r7, #12]
 8003378:	855a      	strh	r2, [r3, #42]	; 0x2a

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 800337a:	68fb      	ldr	r3, [r7, #12]
 800337c:	681b      	ldr	r3, [r3, #0]
 800337e:	695b      	ldr	r3, [r3, #20]
 8003380:	f003 0304 	and.w	r3, r3, #4
 8003384:	2b04      	cmp	r3, #4
 8003386:	d11b      	bne.n	80033c0 <HAL_I2C_Mem_Write+0x180>
 8003388:	68fb      	ldr	r3, [r7, #12]
 800338a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800338c:	2b00      	cmp	r3, #0
 800338e:	d017      	beq.n	80033c0 <HAL_I2C_Mem_Write+0x180>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8003390:	68fb      	ldr	r3, [r7, #12]
 8003392:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003394:	781a      	ldrb	r2, [r3, #0]
 8003396:	68fb      	ldr	r3, [r7, #12]
 8003398:	681b      	ldr	r3, [r3, #0]
 800339a:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 800339c:	68fb      	ldr	r3, [r7, #12]
 800339e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80033a0:	1c5a      	adds	r2, r3, #1
 80033a2:	68fb      	ldr	r3, [r7, #12]
 80033a4:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 80033a6:	68fb      	ldr	r3, [r7, #12]
 80033a8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80033aa:	3b01      	subs	r3, #1
 80033ac:	b29a      	uxth	r2, r3
 80033ae:	68fb      	ldr	r3, [r7, #12]
 80033b0:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 80033b2:	68fb      	ldr	r3, [r7, #12]
 80033b4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80033b6:	b29b      	uxth	r3, r3
 80033b8:	3b01      	subs	r3, #1
 80033ba:	b29a      	uxth	r2, r3
 80033bc:	68fb      	ldr	r3, [r7, #12]
 80033be:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 80033c0:	68fb      	ldr	r3, [r7, #12]
 80033c2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80033c4:	2b00      	cmp	r3, #0
 80033c6:	d1aa      	bne.n	800331e <HAL_I2C_Mem_Write+0xde>
      }
    }

    /* Wait until BTF flag is set */
    if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80033c8:	697a      	ldr	r2, [r7, #20]
 80033ca:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80033cc:	68f8      	ldr	r0, [r7, #12]
 80033ce:	f000 fe1a 	bl	8004006 <I2C_WaitOnBTFFlagUntilTimeout>
 80033d2:	4603      	mov	r3, r0
 80033d4:	2b00      	cmp	r3, #0
 80033d6:	d00d      	beq.n	80033f4 <HAL_I2C_Mem_Write+0x1b4>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80033d8:	68fb      	ldr	r3, [r7, #12]
 80033da:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80033dc:	2b04      	cmp	r3, #4
 80033de:	d107      	bne.n	80033f0 <HAL_I2C_Mem_Write+0x1b0>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80033e0:	68fb      	ldr	r3, [r7, #12]
 80033e2:	681b      	ldr	r3, [r3, #0]
 80033e4:	681a      	ldr	r2, [r3, #0]
 80033e6:	68fb      	ldr	r3, [r7, #12]
 80033e8:	681b      	ldr	r3, [r3, #0]
 80033ea:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80033ee:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 80033f0:	2301      	movs	r3, #1
 80033f2:	e016      	b.n	8003422 <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80033f4:	68fb      	ldr	r3, [r7, #12]
 80033f6:	681b      	ldr	r3, [r3, #0]
 80033f8:	681a      	ldr	r2, [r3, #0]
 80033fa:	68fb      	ldr	r3, [r7, #12]
 80033fc:	681b      	ldr	r3, [r3, #0]
 80033fe:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003402:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8003404:	68fb      	ldr	r3, [r7, #12]
 8003406:	2220      	movs	r2, #32
 8003408:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 800340c:	68fb      	ldr	r3, [r7, #12]
 800340e:	2200      	movs	r2, #0
 8003410:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003414:	68fb      	ldr	r3, [r7, #12]
 8003416:	2200      	movs	r2, #0
 8003418:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 800341c:	2300      	movs	r3, #0
 800341e:	e000      	b.n	8003422 <HAL_I2C_Mem_Write+0x1e2>
  }
  else
  {
    return HAL_BUSY;
 8003420:	2302      	movs	r3, #2
  }
}
 8003422:	4618      	mov	r0, r3
 8003424:	3718      	adds	r7, #24
 8003426:	46bd      	mov	sp, r7
 8003428:	bd80      	pop	{r7, pc}
 800342a:	bf00      	nop
 800342c:	00100002 	.word	0x00100002
 8003430:	ffff0000 	.word	0xffff0000

08003434 <HAL_I2C_Mem_Read>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003434:	b580      	push	{r7, lr}
 8003436:	b08c      	sub	sp, #48	; 0x30
 8003438:	af02      	add	r7, sp, #8
 800343a:	60f8      	str	r0, [r7, #12]
 800343c:	4608      	mov	r0, r1
 800343e:	4611      	mov	r1, r2
 8003440:	461a      	mov	r2, r3
 8003442:	4603      	mov	r3, r0
 8003444:	817b      	strh	r3, [r7, #10]
 8003446:	460b      	mov	r3, r1
 8003448:	813b      	strh	r3, [r7, #8]
 800344a:	4613      	mov	r3, r2
 800344c:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 800344e:	f7ff fa29 	bl	80028a4 <HAL_GetTick>
 8003452:	6278      	str	r0, [r7, #36]	; 0x24

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003454:	68fb      	ldr	r3, [r7, #12]
 8003456:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800345a:	b2db      	uxtb	r3, r3
 800345c:	2b20      	cmp	r3, #32
 800345e:	f040 8208 	bne.w	8003872 <HAL_I2C_Mem_Read+0x43e>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8003462:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003464:	9300      	str	r3, [sp, #0]
 8003466:	2319      	movs	r3, #25
 8003468:	2201      	movs	r2, #1
 800346a:	497b      	ldr	r1, [pc, #492]	; (8003658 <HAL_I2C_Mem_Read+0x224>)
 800346c:	68f8      	ldr	r0, [r7, #12]
 800346e:	f000 fcb3 	bl	8003dd8 <I2C_WaitOnFlagUntilTimeout>
 8003472:	4603      	mov	r3, r0
 8003474:	2b00      	cmp	r3, #0
 8003476:	d001      	beq.n	800347c <HAL_I2C_Mem_Read+0x48>
    {
      return HAL_BUSY;
 8003478:	2302      	movs	r3, #2
 800347a:	e1fb      	b.n	8003874 <HAL_I2C_Mem_Read+0x440>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800347c:	68fb      	ldr	r3, [r7, #12]
 800347e:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003482:	2b01      	cmp	r3, #1
 8003484:	d101      	bne.n	800348a <HAL_I2C_Mem_Read+0x56>
 8003486:	2302      	movs	r3, #2
 8003488:	e1f4      	b.n	8003874 <HAL_I2C_Mem_Read+0x440>
 800348a:	68fb      	ldr	r3, [r7, #12]
 800348c:	2201      	movs	r2, #1
 800348e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8003492:	68fb      	ldr	r3, [r7, #12]
 8003494:	681b      	ldr	r3, [r3, #0]
 8003496:	681b      	ldr	r3, [r3, #0]
 8003498:	f003 0301 	and.w	r3, r3, #1
 800349c:	2b01      	cmp	r3, #1
 800349e:	d007      	beq.n	80034b0 <HAL_I2C_Mem_Read+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 80034a0:	68fb      	ldr	r3, [r7, #12]
 80034a2:	681b      	ldr	r3, [r3, #0]
 80034a4:	681a      	ldr	r2, [r3, #0]
 80034a6:	68fb      	ldr	r3, [r7, #12]
 80034a8:	681b      	ldr	r3, [r3, #0]
 80034aa:	f042 0201 	orr.w	r2, r2, #1
 80034ae:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80034b0:	68fb      	ldr	r3, [r7, #12]
 80034b2:	681b      	ldr	r3, [r3, #0]
 80034b4:	681a      	ldr	r2, [r3, #0]
 80034b6:	68fb      	ldr	r3, [r7, #12]
 80034b8:	681b      	ldr	r3, [r3, #0]
 80034ba:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80034be:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 80034c0:	68fb      	ldr	r3, [r7, #12]
 80034c2:	2222      	movs	r2, #34	; 0x22
 80034c4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 80034c8:	68fb      	ldr	r3, [r7, #12]
 80034ca:	2240      	movs	r2, #64	; 0x40
 80034cc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80034d0:	68fb      	ldr	r3, [r7, #12]
 80034d2:	2200      	movs	r2, #0
 80034d4:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 80034d6:	68fb      	ldr	r3, [r7, #12]
 80034d8:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80034da:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 80034dc:	68fb      	ldr	r3, [r7, #12]
 80034de:	8eba      	ldrh	r2, [r7, #52]	; 0x34
 80034e0:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 80034e2:	68fb      	ldr	r3, [r7, #12]
 80034e4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80034e6:	b29a      	uxth	r2, r3
 80034e8:	68fb      	ldr	r3, [r7, #12]
 80034ea:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80034ec:	68fb      	ldr	r3, [r7, #12]
 80034ee:	4a5b      	ldr	r2, [pc, #364]	; (800365c <HAL_I2C_Mem_Read+0x228>)
 80034f0:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 80034f2:	88f8      	ldrh	r0, [r7, #6]
 80034f4:	893a      	ldrh	r2, [r7, #8]
 80034f6:	8979      	ldrh	r1, [r7, #10]
 80034f8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80034fa:	9301      	str	r3, [sp, #4]
 80034fc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80034fe:	9300      	str	r3, [sp, #0]
 8003500:	4603      	mov	r3, r0
 8003502:	68f8      	ldr	r0, [r7, #12]
 8003504:	f000 fb80 	bl	8003c08 <I2C_RequestMemoryRead>
 8003508:	4603      	mov	r3, r0
 800350a:	2b00      	cmp	r3, #0
 800350c:	d001      	beq.n	8003512 <HAL_I2C_Mem_Read+0xde>
    {
      return HAL_ERROR;
 800350e:	2301      	movs	r3, #1
 8003510:	e1b0      	b.n	8003874 <HAL_I2C_Mem_Read+0x440>
    }

    if (hi2c->XferSize == 0U)
 8003512:	68fb      	ldr	r3, [r7, #12]
 8003514:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003516:	2b00      	cmp	r3, #0
 8003518:	d113      	bne.n	8003542 <HAL_I2C_Mem_Read+0x10e>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800351a:	2300      	movs	r3, #0
 800351c:	623b      	str	r3, [r7, #32]
 800351e:	68fb      	ldr	r3, [r7, #12]
 8003520:	681b      	ldr	r3, [r3, #0]
 8003522:	695b      	ldr	r3, [r3, #20]
 8003524:	623b      	str	r3, [r7, #32]
 8003526:	68fb      	ldr	r3, [r7, #12]
 8003528:	681b      	ldr	r3, [r3, #0]
 800352a:	699b      	ldr	r3, [r3, #24]
 800352c:	623b      	str	r3, [r7, #32]
 800352e:	6a3b      	ldr	r3, [r7, #32]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003530:	68fb      	ldr	r3, [r7, #12]
 8003532:	681b      	ldr	r3, [r3, #0]
 8003534:	681a      	ldr	r2, [r3, #0]
 8003536:	68fb      	ldr	r3, [r7, #12]
 8003538:	681b      	ldr	r3, [r3, #0]
 800353a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800353e:	601a      	str	r2, [r3, #0]
 8003540:	e184      	b.n	800384c <HAL_I2C_Mem_Read+0x418>
    }
    else if (hi2c->XferSize == 1U)
 8003542:	68fb      	ldr	r3, [r7, #12]
 8003544:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003546:	2b01      	cmp	r3, #1
 8003548:	d11b      	bne.n	8003582 <HAL_I2C_Mem_Read+0x14e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800354a:	68fb      	ldr	r3, [r7, #12]
 800354c:	681b      	ldr	r3, [r3, #0]
 800354e:	681a      	ldr	r2, [r3, #0]
 8003550:	68fb      	ldr	r3, [r7, #12]
 8003552:	681b      	ldr	r3, [r3, #0]
 8003554:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003558:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800355a:	2300      	movs	r3, #0
 800355c:	61fb      	str	r3, [r7, #28]
 800355e:	68fb      	ldr	r3, [r7, #12]
 8003560:	681b      	ldr	r3, [r3, #0]
 8003562:	695b      	ldr	r3, [r3, #20]
 8003564:	61fb      	str	r3, [r7, #28]
 8003566:	68fb      	ldr	r3, [r7, #12]
 8003568:	681b      	ldr	r3, [r3, #0]
 800356a:	699b      	ldr	r3, [r3, #24]
 800356c:	61fb      	str	r3, [r7, #28]
 800356e:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003570:	68fb      	ldr	r3, [r7, #12]
 8003572:	681b      	ldr	r3, [r3, #0]
 8003574:	681a      	ldr	r2, [r3, #0]
 8003576:	68fb      	ldr	r3, [r7, #12]
 8003578:	681b      	ldr	r3, [r3, #0]
 800357a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800357e:	601a      	str	r2, [r3, #0]
 8003580:	e164      	b.n	800384c <HAL_I2C_Mem_Read+0x418>
    }
    else if (hi2c->XferSize == 2U)
 8003582:	68fb      	ldr	r3, [r7, #12]
 8003584:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003586:	2b02      	cmp	r3, #2
 8003588:	d11b      	bne.n	80035c2 <HAL_I2C_Mem_Read+0x18e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800358a:	68fb      	ldr	r3, [r7, #12]
 800358c:	681b      	ldr	r3, [r3, #0]
 800358e:	681a      	ldr	r2, [r3, #0]
 8003590:	68fb      	ldr	r3, [r7, #12]
 8003592:	681b      	ldr	r3, [r3, #0]
 8003594:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003598:	601a      	str	r2, [r3, #0]

      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 800359a:	68fb      	ldr	r3, [r7, #12]
 800359c:	681b      	ldr	r3, [r3, #0]
 800359e:	681a      	ldr	r2, [r3, #0]
 80035a0:	68fb      	ldr	r3, [r7, #12]
 80035a2:	681b      	ldr	r3, [r3, #0]
 80035a4:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80035a8:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80035aa:	2300      	movs	r3, #0
 80035ac:	61bb      	str	r3, [r7, #24]
 80035ae:	68fb      	ldr	r3, [r7, #12]
 80035b0:	681b      	ldr	r3, [r3, #0]
 80035b2:	695b      	ldr	r3, [r3, #20]
 80035b4:	61bb      	str	r3, [r7, #24]
 80035b6:	68fb      	ldr	r3, [r7, #12]
 80035b8:	681b      	ldr	r3, [r3, #0]
 80035ba:	699b      	ldr	r3, [r3, #24]
 80035bc:	61bb      	str	r3, [r7, #24]
 80035be:	69bb      	ldr	r3, [r7, #24]
 80035c0:	e144      	b.n	800384c <HAL_I2C_Mem_Read+0x418>
    }
    else
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80035c2:	2300      	movs	r3, #0
 80035c4:	617b      	str	r3, [r7, #20]
 80035c6:	68fb      	ldr	r3, [r7, #12]
 80035c8:	681b      	ldr	r3, [r3, #0]
 80035ca:	695b      	ldr	r3, [r3, #20]
 80035cc:	617b      	str	r3, [r7, #20]
 80035ce:	68fb      	ldr	r3, [r7, #12]
 80035d0:	681b      	ldr	r3, [r3, #0]
 80035d2:	699b      	ldr	r3, [r3, #24]
 80035d4:	617b      	str	r3, [r7, #20]
 80035d6:	697b      	ldr	r3, [r7, #20]
    }

    while (hi2c->XferSize > 0U)
 80035d8:	e138      	b.n	800384c <HAL_I2C_Mem_Read+0x418>
    {
      if (hi2c->XferSize <= 3U)
 80035da:	68fb      	ldr	r3, [r7, #12]
 80035dc:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80035de:	2b03      	cmp	r3, #3
 80035e0:	f200 80f1 	bhi.w	80037c6 <HAL_I2C_Mem_Read+0x392>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 80035e4:	68fb      	ldr	r3, [r7, #12]
 80035e6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80035e8:	2b01      	cmp	r3, #1
 80035ea:	d123      	bne.n	8003634 <HAL_I2C_Mem_Read+0x200>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80035ec:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80035ee:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 80035f0:	68f8      	ldr	r0, [r7, #12]
 80035f2:	f000 fd49 	bl	8004088 <I2C_WaitOnRXNEFlagUntilTimeout>
 80035f6:	4603      	mov	r3, r0
 80035f8:	2b00      	cmp	r3, #0
 80035fa:	d001      	beq.n	8003600 <HAL_I2C_Mem_Read+0x1cc>
          {
            return HAL_ERROR;
 80035fc:	2301      	movs	r3, #1
 80035fe:	e139      	b.n	8003874 <HAL_I2C_Mem_Read+0x440>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003600:	68fb      	ldr	r3, [r7, #12]
 8003602:	681b      	ldr	r3, [r3, #0]
 8003604:	691a      	ldr	r2, [r3, #16]
 8003606:	68fb      	ldr	r3, [r7, #12]
 8003608:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800360a:	b2d2      	uxtb	r2, r2
 800360c:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800360e:	68fb      	ldr	r3, [r7, #12]
 8003610:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003612:	1c5a      	adds	r2, r3, #1
 8003614:	68fb      	ldr	r3, [r7, #12]
 8003616:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003618:	68fb      	ldr	r3, [r7, #12]
 800361a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800361c:	3b01      	subs	r3, #1
 800361e:	b29a      	uxth	r2, r3
 8003620:	68fb      	ldr	r3, [r7, #12]
 8003622:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8003624:	68fb      	ldr	r3, [r7, #12]
 8003626:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003628:	b29b      	uxth	r3, r3
 800362a:	3b01      	subs	r3, #1
 800362c:	b29a      	uxth	r2, r3
 800362e:	68fb      	ldr	r3, [r7, #12]
 8003630:	855a      	strh	r2, [r3, #42]	; 0x2a
 8003632:	e10b      	b.n	800384c <HAL_I2C_Mem_Read+0x418>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 8003634:	68fb      	ldr	r3, [r7, #12]
 8003636:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003638:	2b02      	cmp	r3, #2
 800363a:	d14e      	bne.n	80036da <HAL_I2C_Mem_Read+0x2a6>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 800363c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800363e:	9300      	str	r3, [sp, #0]
 8003640:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003642:	2200      	movs	r2, #0
 8003644:	4906      	ldr	r1, [pc, #24]	; (8003660 <HAL_I2C_Mem_Read+0x22c>)
 8003646:	68f8      	ldr	r0, [r7, #12]
 8003648:	f000 fbc6 	bl	8003dd8 <I2C_WaitOnFlagUntilTimeout>
 800364c:	4603      	mov	r3, r0
 800364e:	2b00      	cmp	r3, #0
 8003650:	d008      	beq.n	8003664 <HAL_I2C_Mem_Read+0x230>
          {
            return HAL_ERROR;
 8003652:	2301      	movs	r3, #1
 8003654:	e10e      	b.n	8003874 <HAL_I2C_Mem_Read+0x440>
 8003656:	bf00      	nop
 8003658:	00100002 	.word	0x00100002
 800365c:	ffff0000 	.word	0xffff0000
 8003660:	00010004 	.word	0x00010004
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003664:	68fb      	ldr	r3, [r7, #12]
 8003666:	681b      	ldr	r3, [r3, #0]
 8003668:	681a      	ldr	r2, [r3, #0]
 800366a:	68fb      	ldr	r3, [r7, #12]
 800366c:	681b      	ldr	r3, [r3, #0]
 800366e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003672:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003674:	68fb      	ldr	r3, [r7, #12]
 8003676:	681b      	ldr	r3, [r3, #0]
 8003678:	691a      	ldr	r2, [r3, #16]
 800367a:	68fb      	ldr	r3, [r7, #12]
 800367c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800367e:	b2d2      	uxtb	r2, r2
 8003680:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003682:	68fb      	ldr	r3, [r7, #12]
 8003684:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003686:	1c5a      	adds	r2, r3, #1
 8003688:	68fb      	ldr	r3, [r7, #12]
 800368a:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 800368c:	68fb      	ldr	r3, [r7, #12]
 800368e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003690:	3b01      	subs	r3, #1
 8003692:	b29a      	uxth	r2, r3
 8003694:	68fb      	ldr	r3, [r7, #12]
 8003696:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8003698:	68fb      	ldr	r3, [r7, #12]
 800369a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800369c:	b29b      	uxth	r3, r3
 800369e:	3b01      	subs	r3, #1
 80036a0:	b29a      	uxth	r2, r3
 80036a2:	68fb      	ldr	r3, [r7, #12]
 80036a4:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80036a6:	68fb      	ldr	r3, [r7, #12]
 80036a8:	681b      	ldr	r3, [r3, #0]
 80036aa:	691a      	ldr	r2, [r3, #16]
 80036ac:	68fb      	ldr	r3, [r7, #12]
 80036ae:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80036b0:	b2d2      	uxtb	r2, r2
 80036b2:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80036b4:	68fb      	ldr	r3, [r7, #12]
 80036b6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80036b8:	1c5a      	adds	r2, r3, #1
 80036ba:	68fb      	ldr	r3, [r7, #12]
 80036bc:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80036be:	68fb      	ldr	r3, [r7, #12]
 80036c0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80036c2:	3b01      	subs	r3, #1
 80036c4:	b29a      	uxth	r2, r3
 80036c6:	68fb      	ldr	r3, [r7, #12]
 80036c8:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80036ca:	68fb      	ldr	r3, [r7, #12]
 80036cc:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80036ce:	b29b      	uxth	r3, r3
 80036d0:	3b01      	subs	r3, #1
 80036d2:	b29a      	uxth	r2, r3
 80036d4:	68fb      	ldr	r3, [r7, #12]
 80036d6:	855a      	strh	r2, [r3, #42]	; 0x2a
 80036d8:	e0b8      	b.n	800384c <HAL_I2C_Mem_Read+0x418>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 80036da:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80036dc:	9300      	str	r3, [sp, #0]
 80036de:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80036e0:	2200      	movs	r2, #0
 80036e2:	4966      	ldr	r1, [pc, #408]	; (800387c <HAL_I2C_Mem_Read+0x448>)
 80036e4:	68f8      	ldr	r0, [r7, #12]
 80036e6:	f000 fb77 	bl	8003dd8 <I2C_WaitOnFlagUntilTimeout>
 80036ea:	4603      	mov	r3, r0
 80036ec:	2b00      	cmp	r3, #0
 80036ee:	d001      	beq.n	80036f4 <HAL_I2C_Mem_Read+0x2c0>
          {
            return HAL_ERROR;
 80036f0:	2301      	movs	r3, #1
 80036f2:	e0bf      	b.n	8003874 <HAL_I2C_Mem_Read+0x440>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80036f4:	68fb      	ldr	r3, [r7, #12]
 80036f6:	681b      	ldr	r3, [r3, #0]
 80036f8:	681a      	ldr	r2, [r3, #0]
 80036fa:	68fb      	ldr	r3, [r7, #12]
 80036fc:	681b      	ldr	r3, [r3, #0]
 80036fe:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003702:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003704:	68fb      	ldr	r3, [r7, #12]
 8003706:	681b      	ldr	r3, [r3, #0]
 8003708:	691a      	ldr	r2, [r3, #16]
 800370a:	68fb      	ldr	r3, [r7, #12]
 800370c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800370e:	b2d2      	uxtb	r2, r2
 8003710:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003712:	68fb      	ldr	r3, [r7, #12]
 8003714:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003716:	1c5a      	adds	r2, r3, #1
 8003718:	68fb      	ldr	r3, [r7, #12]
 800371a:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 800371c:	68fb      	ldr	r3, [r7, #12]
 800371e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003720:	3b01      	subs	r3, #1
 8003722:	b29a      	uxth	r2, r3
 8003724:	68fb      	ldr	r3, [r7, #12]
 8003726:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8003728:	68fb      	ldr	r3, [r7, #12]
 800372a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800372c:	b29b      	uxth	r3, r3
 800372e:	3b01      	subs	r3, #1
 8003730:	b29a      	uxth	r2, r3
 8003732:	68fb      	ldr	r3, [r7, #12]
 8003734:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8003736:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003738:	9300      	str	r3, [sp, #0]
 800373a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800373c:	2200      	movs	r2, #0
 800373e:	494f      	ldr	r1, [pc, #316]	; (800387c <HAL_I2C_Mem_Read+0x448>)
 8003740:	68f8      	ldr	r0, [r7, #12]
 8003742:	f000 fb49 	bl	8003dd8 <I2C_WaitOnFlagUntilTimeout>
 8003746:	4603      	mov	r3, r0
 8003748:	2b00      	cmp	r3, #0
 800374a:	d001      	beq.n	8003750 <HAL_I2C_Mem_Read+0x31c>
          {
            return HAL_ERROR;
 800374c:	2301      	movs	r3, #1
 800374e:	e091      	b.n	8003874 <HAL_I2C_Mem_Read+0x440>
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003750:	68fb      	ldr	r3, [r7, #12]
 8003752:	681b      	ldr	r3, [r3, #0]
 8003754:	681a      	ldr	r2, [r3, #0]
 8003756:	68fb      	ldr	r3, [r7, #12]
 8003758:	681b      	ldr	r3, [r3, #0]
 800375a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800375e:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003760:	68fb      	ldr	r3, [r7, #12]
 8003762:	681b      	ldr	r3, [r3, #0]
 8003764:	691a      	ldr	r2, [r3, #16]
 8003766:	68fb      	ldr	r3, [r7, #12]
 8003768:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800376a:	b2d2      	uxtb	r2, r2
 800376c:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800376e:	68fb      	ldr	r3, [r7, #12]
 8003770:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003772:	1c5a      	adds	r2, r3, #1
 8003774:	68fb      	ldr	r3, [r7, #12]
 8003776:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003778:	68fb      	ldr	r3, [r7, #12]
 800377a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800377c:	3b01      	subs	r3, #1
 800377e:	b29a      	uxth	r2, r3
 8003780:	68fb      	ldr	r3, [r7, #12]
 8003782:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8003784:	68fb      	ldr	r3, [r7, #12]
 8003786:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003788:	b29b      	uxth	r3, r3
 800378a:	3b01      	subs	r3, #1
 800378c:	b29a      	uxth	r2, r3
 800378e:	68fb      	ldr	r3, [r7, #12]
 8003790:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003792:	68fb      	ldr	r3, [r7, #12]
 8003794:	681b      	ldr	r3, [r3, #0]
 8003796:	691a      	ldr	r2, [r3, #16]
 8003798:	68fb      	ldr	r3, [r7, #12]
 800379a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800379c:	b2d2      	uxtb	r2, r2
 800379e:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80037a0:	68fb      	ldr	r3, [r7, #12]
 80037a2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80037a4:	1c5a      	adds	r2, r3, #1
 80037a6:	68fb      	ldr	r3, [r7, #12]
 80037a8:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80037aa:	68fb      	ldr	r3, [r7, #12]
 80037ac:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80037ae:	3b01      	subs	r3, #1
 80037b0:	b29a      	uxth	r2, r3
 80037b2:	68fb      	ldr	r3, [r7, #12]
 80037b4:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80037b6:	68fb      	ldr	r3, [r7, #12]
 80037b8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80037ba:	b29b      	uxth	r3, r3
 80037bc:	3b01      	subs	r3, #1
 80037be:	b29a      	uxth	r2, r3
 80037c0:	68fb      	ldr	r3, [r7, #12]
 80037c2:	855a      	strh	r2, [r3, #42]	; 0x2a
 80037c4:	e042      	b.n	800384c <HAL_I2C_Mem_Read+0x418>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80037c6:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80037c8:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 80037ca:	68f8      	ldr	r0, [r7, #12]
 80037cc:	f000 fc5c 	bl	8004088 <I2C_WaitOnRXNEFlagUntilTimeout>
 80037d0:	4603      	mov	r3, r0
 80037d2:	2b00      	cmp	r3, #0
 80037d4:	d001      	beq.n	80037da <HAL_I2C_Mem_Read+0x3a6>
        {
          return HAL_ERROR;
 80037d6:	2301      	movs	r3, #1
 80037d8:	e04c      	b.n	8003874 <HAL_I2C_Mem_Read+0x440>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80037da:	68fb      	ldr	r3, [r7, #12]
 80037dc:	681b      	ldr	r3, [r3, #0]
 80037de:	691a      	ldr	r2, [r3, #16]
 80037e0:	68fb      	ldr	r3, [r7, #12]
 80037e2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80037e4:	b2d2      	uxtb	r2, r2
 80037e6:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 80037e8:	68fb      	ldr	r3, [r7, #12]
 80037ea:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80037ec:	1c5a      	adds	r2, r3, #1
 80037ee:	68fb      	ldr	r3, [r7, #12]
 80037f0:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 80037f2:	68fb      	ldr	r3, [r7, #12]
 80037f4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80037f6:	3b01      	subs	r3, #1
 80037f8:	b29a      	uxth	r2, r3
 80037fa:	68fb      	ldr	r3, [r7, #12]
 80037fc:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 80037fe:	68fb      	ldr	r3, [r7, #12]
 8003800:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003802:	b29b      	uxth	r3, r3
 8003804:	3b01      	subs	r3, #1
 8003806:	b29a      	uxth	r2, r3
 8003808:	68fb      	ldr	r3, [r7, #12]
 800380a:	855a      	strh	r2, [r3, #42]	; 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 800380c:	68fb      	ldr	r3, [r7, #12]
 800380e:	681b      	ldr	r3, [r3, #0]
 8003810:	695b      	ldr	r3, [r3, #20]
 8003812:	f003 0304 	and.w	r3, r3, #4
 8003816:	2b04      	cmp	r3, #4
 8003818:	d118      	bne.n	800384c <HAL_I2C_Mem_Read+0x418>
        {
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800381a:	68fb      	ldr	r3, [r7, #12]
 800381c:	681b      	ldr	r3, [r3, #0]
 800381e:	691a      	ldr	r2, [r3, #16]
 8003820:	68fb      	ldr	r3, [r7, #12]
 8003822:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003824:	b2d2      	uxtb	r2, r2
 8003826:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003828:	68fb      	ldr	r3, [r7, #12]
 800382a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800382c:	1c5a      	adds	r2, r3, #1
 800382e:	68fb      	ldr	r3, [r7, #12]
 8003830:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003832:	68fb      	ldr	r3, [r7, #12]
 8003834:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003836:	3b01      	subs	r3, #1
 8003838:	b29a      	uxth	r2, r3
 800383a:	68fb      	ldr	r3, [r7, #12]
 800383c:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 800383e:	68fb      	ldr	r3, [r7, #12]
 8003840:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003842:	b29b      	uxth	r3, r3
 8003844:	3b01      	subs	r3, #1
 8003846:	b29a      	uxth	r2, r3
 8003848:	68fb      	ldr	r3, [r7, #12]
 800384a:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 800384c:	68fb      	ldr	r3, [r7, #12]
 800384e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003850:	2b00      	cmp	r3, #0
 8003852:	f47f aec2 	bne.w	80035da <HAL_I2C_Mem_Read+0x1a6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 8003856:	68fb      	ldr	r3, [r7, #12]
 8003858:	2220      	movs	r2, #32
 800385a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 800385e:	68fb      	ldr	r3, [r7, #12]
 8003860:	2200      	movs	r2, #0
 8003862:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003866:	68fb      	ldr	r3, [r7, #12]
 8003868:	2200      	movs	r2, #0
 800386a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 800386e:	2300      	movs	r3, #0
 8003870:	e000      	b.n	8003874 <HAL_I2C_Mem_Read+0x440>
  }
  else
  {
    return HAL_BUSY;
 8003872:	2302      	movs	r3, #2
  }
}
 8003874:	4618      	mov	r0, r3
 8003876:	3728      	adds	r7, #40	; 0x28
 8003878:	46bd      	mov	sp, r7
 800387a:	bd80      	pop	{r7, pc}
 800387c:	00010004 	.word	0x00010004

08003880 <HAL_I2C_IsDeviceReady>:
  * @param  Trials Number of trials
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_IsDeviceReady(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Trials, uint32_t Timeout)
{
 8003880:	b580      	push	{r7, lr}
 8003882:	b08a      	sub	sp, #40	; 0x28
 8003884:	af02      	add	r7, sp, #8
 8003886:	60f8      	str	r0, [r7, #12]
 8003888:	607a      	str	r2, [r7, #4]
 800388a:	603b      	str	r3, [r7, #0]
 800388c:	460b      	mov	r3, r1
 800388e:	817b      	strh	r3, [r7, #10]
  /* Get tick */
  uint32_t tickstart = HAL_GetTick();
 8003890:	f7ff f808 	bl	80028a4 <HAL_GetTick>
 8003894:	61f8      	str	r0, [r7, #28]
  uint32_t I2C_Trials = 1U;
 8003896:	2301      	movs	r3, #1
 8003898:	61bb      	str	r3, [r7, #24]
  FlagStatus tmp1;
  FlagStatus tmp2;

  if (hi2c->State == HAL_I2C_STATE_READY)
 800389a:	68fb      	ldr	r3, [r7, #12]
 800389c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80038a0:	b2db      	uxtb	r3, r3
 80038a2:	2b20      	cmp	r3, #32
 80038a4:	f040 8111 	bne.w	8003aca <HAL_I2C_IsDeviceReady+0x24a>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80038a8:	69fb      	ldr	r3, [r7, #28]
 80038aa:	9300      	str	r3, [sp, #0]
 80038ac:	2319      	movs	r3, #25
 80038ae:	2201      	movs	r2, #1
 80038b0:	4988      	ldr	r1, [pc, #544]	; (8003ad4 <HAL_I2C_IsDeviceReady+0x254>)
 80038b2:	68f8      	ldr	r0, [r7, #12]
 80038b4:	f000 fa90 	bl	8003dd8 <I2C_WaitOnFlagUntilTimeout>
 80038b8:	4603      	mov	r3, r0
 80038ba:	2b00      	cmp	r3, #0
 80038bc:	d001      	beq.n	80038c2 <HAL_I2C_IsDeviceReady+0x42>
    {
      return HAL_BUSY;
 80038be:	2302      	movs	r3, #2
 80038c0:	e104      	b.n	8003acc <HAL_I2C_IsDeviceReady+0x24c>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80038c2:	68fb      	ldr	r3, [r7, #12]
 80038c4:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80038c8:	2b01      	cmp	r3, #1
 80038ca:	d101      	bne.n	80038d0 <HAL_I2C_IsDeviceReady+0x50>
 80038cc:	2302      	movs	r3, #2
 80038ce:	e0fd      	b.n	8003acc <HAL_I2C_IsDeviceReady+0x24c>
 80038d0:	68fb      	ldr	r3, [r7, #12]
 80038d2:	2201      	movs	r2, #1
 80038d4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 80038d8:	68fb      	ldr	r3, [r7, #12]
 80038da:	681b      	ldr	r3, [r3, #0]
 80038dc:	681b      	ldr	r3, [r3, #0]
 80038de:	f003 0301 	and.w	r3, r3, #1
 80038e2:	2b01      	cmp	r3, #1
 80038e4:	d007      	beq.n	80038f6 <HAL_I2C_IsDeviceReady+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 80038e6:	68fb      	ldr	r3, [r7, #12]
 80038e8:	681b      	ldr	r3, [r3, #0]
 80038ea:	681a      	ldr	r2, [r3, #0]
 80038ec:	68fb      	ldr	r3, [r7, #12]
 80038ee:	681b      	ldr	r3, [r3, #0]
 80038f0:	f042 0201 	orr.w	r2, r2, #1
 80038f4:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80038f6:	68fb      	ldr	r3, [r7, #12]
 80038f8:	681b      	ldr	r3, [r3, #0]
 80038fa:	681a      	ldr	r2, [r3, #0]
 80038fc:	68fb      	ldr	r3, [r7, #12]
 80038fe:	681b      	ldr	r3, [r3, #0]
 8003900:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8003904:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_BUSY;
 8003906:	68fb      	ldr	r3, [r7, #12]
 8003908:	2224      	movs	r2, #36	; 0x24
 800390a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800390e:	68fb      	ldr	r3, [r7, #12]
 8003910:	2200      	movs	r2, #0
 8003912:	641a      	str	r2, [r3, #64]	; 0x40
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8003914:	68fb      	ldr	r3, [r7, #12]
 8003916:	4a70      	ldr	r2, [pc, #448]	; (8003ad8 <HAL_I2C_IsDeviceReady+0x258>)
 8003918:	62da      	str	r2, [r3, #44]	; 0x2c

    do
    {
      /* Generate Start */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800391a:	68fb      	ldr	r3, [r7, #12]
 800391c:	681b      	ldr	r3, [r3, #0]
 800391e:	681a      	ldr	r2, [r3, #0]
 8003920:	68fb      	ldr	r3, [r7, #12]
 8003922:	681b      	ldr	r3, [r3, #0]
 8003924:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8003928:	601a      	str	r2, [r3, #0]

      /* Wait until SB flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, tickstart) != HAL_OK)
 800392a:	69fb      	ldr	r3, [r7, #28]
 800392c:	9300      	str	r3, [sp, #0]
 800392e:	683b      	ldr	r3, [r7, #0]
 8003930:	2200      	movs	r2, #0
 8003932:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8003936:	68f8      	ldr	r0, [r7, #12]
 8003938:	f000 fa4e 	bl	8003dd8 <I2C_WaitOnFlagUntilTimeout>
 800393c:	4603      	mov	r3, r0
 800393e:	2b00      	cmp	r3, #0
 8003940:	d00d      	beq.n	800395e <HAL_I2C_IsDeviceReady+0xde>
      {
        if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8003942:	68fb      	ldr	r3, [r7, #12]
 8003944:	681b      	ldr	r3, [r3, #0]
 8003946:	681b      	ldr	r3, [r3, #0]
 8003948:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800394c:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8003950:	d103      	bne.n	800395a <HAL_I2C_IsDeviceReady+0xda>
        {
          hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8003952:	68fb      	ldr	r3, [r7, #12]
 8003954:	f44f 7200 	mov.w	r2, #512	; 0x200
 8003958:	641a      	str	r2, [r3, #64]	; 0x40
        }
        return HAL_TIMEOUT;
 800395a:	2303      	movs	r3, #3
 800395c:	e0b6      	b.n	8003acc <HAL_I2C_IsDeviceReady+0x24c>
      }

      /* Send slave address */
      hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 800395e:	897b      	ldrh	r3, [r7, #10]
 8003960:	b2db      	uxtb	r3, r3
 8003962:	461a      	mov	r2, r3
 8003964:	68fb      	ldr	r3, [r7, #12]
 8003966:	681b      	ldr	r3, [r3, #0]
 8003968:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 800396c:	611a      	str	r2, [r3, #16]

      /* Wait until ADDR or AF flag are set */
      /* Get tick */
      tickstart = HAL_GetTick();
 800396e:	f7fe ff99 	bl	80028a4 <HAL_GetTick>
 8003972:	61f8      	str	r0, [r7, #28]

      tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR);
 8003974:	68fb      	ldr	r3, [r7, #12]
 8003976:	681b      	ldr	r3, [r3, #0]
 8003978:	695b      	ldr	r3, [r3, #20]
 800397a:	f003 0302 	and.w	r3, r3, #2
 800397e:	2b02      	cmp	r3, #2
 8003980:	bf0c      	ite	eq
 8003982:	2301      	moveq	r3, #1
 8003984:	2300      	movne	r3, #0
 8003986:	b2db      	uxtb	r3, r3
 8003988:	75fb      	strb	r3, [r7, #23]
      tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 800398a:	68fb      	ldr	r3, [r7, #12]
 800398c:	681b      	ldr	r3, [r3, #0]
 800398e:	695b      	ldr	r3, [r3, #20]
 8003990:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003994:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003998:	bf0c      	ite	eq
 800399a:	2301      	moveq	r3, #1
 800399c:	2300      	movne	r3, #0
 800399e:	b2db      	uxtb	r3, r3
 80039a0:	75bb      	strb	r3, [r7, #22]
      while ((hi2c->State != HAL_I2C_STATE_TIMEOUT) && (tmp1 == RESET) && (tmp2 == RESET))
 80039a2:	e025      	b.n	80039f0 <HAL_I2C_IsDeviceReady+0x170>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 80039a4:	f7fe ff7e 	bl	80028a4 <HAL_GetTick>
 80039a8:	4602      	mov	r2, r0
 80039aa:	69fb      	ldr	r3, [r7, #28]
 80039ac:	1ad3      	subs	r3, r2, r3
 80039ae:	683a      	ldr	r2, [r7, #0]
 80039b0:	429a      	cmp	r2, r3
 80039b2:	d302      	bcc.n	80039ba <HAL_I2C_IsDeviceReady+0x13a>
 80039b4:	683b      	ldr	r3, [r7, #0]
 80039b6:	2b00      	cmp	r3, #0
 80039b8:	d103      	bne.n	80039c2 <HAL_I2C_IsDeviceReady+0x142>
        {
          hi2c->State = HAL_I2C_STATE_TIMEOUT;
 80039ba:	68fb      	ldr	r3, [r7, #12]
 80039bc:	22a0      	movs	r2, #160	; 0xa0
 80039be:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        }
        tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR);
 80039c2:	68fb      	ldr	r3, [r7, #12]
 80039c4:	681b      	ldr	r3, [r3, #0]
 80039c6:	695b      	ldr	r3, [r3, #20]
 80039c8:	f003 0302 	and.w	r3, r3, #2
 80039cc:	2b02      	cmp	r3, #2
 80039ce:	bf0c      	ite	eq
 80039d0:	2301      	moveq	r3, #1
 80039d2:	2300      	movne	r3, #0
 80039d4:	b2db      	uxtb	r3, r3
 80039d6:	75fb      	strb	r3, [r7, #23]
        tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 80039d8:	68fb      	ldr	r3, [r7, #12]
 80039da:	681b      	ldr	r3, [r3, #0]
 80039dc:	695b      	ldr	r3, [r3, #20]
 80039de:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80039e2:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80039e6:	bf0c      	ite	eq
 80039e8:	2301      	moveq	r3, #1
 80039ea:	2300      	movne	r3, #0
 80039ec:	b2db      	uxtb	r3, r3
 80039ee:	75bb      	strb	r3, [r7, #22]
      while ((hi2c->State != HAL_I2C_STATE_TIMEOUT) && (tmp1 == RESET) && (tmp2 == RESET))
 80039f0:	68fb      	ldr	r3, [r7, #12]
 80039f2:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80039f6:	b2db      	uxtb	r3, r3
 80039f8:	2ba0      	cmp	r3, #160	; 0xa0
 80039fa:	d005      	beq.n	8003a08 <HAL_I2C_IsDeviceReady+0x188>
 80039fc:	7dfb      	ldrb	r3, [r7, #23]
 80039fe:	2b00      	cmp	r3, #0
 8003a00:	d102      	bne.n	8003a08 <HAL_I2C_IsDeviceReady+0x188>
 8003a02:	7dbb      	ldrb	r3, [r7, #22]
 8003a04:	2b00      	cmp	r3, #0
 8003a06:	d0cd      	beq.n	80039a4 <HAL_I2C_IsDeviceReady+0x124>
      }

      hi2c->State = HAL_I2C_STATE_READY;
 8003a08:	68fb      	ldr	r3, [r7, #12]
 8003a0a:	2220      	movs	r2, #32
 8003a0c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

      /* Check if the ADDR flag has been set */
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR) == SET)
 8003a10:	68fb      	ldr	r3, [r7, #12]
 8003a12:	681b      	ldr	r3, [r3, #0]
 8003a14:	695b      	ldr	r3, [r3, #20]
 8003a16:	f003 0302 	and.w	r3, r3, #2
 8003a1a:	2b02      	cmp	r3, #2
 8003a1c:	d129      	bne.n	8003a72 <HAL_I2C_IsDeviceReady+0x1f2>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003a1e:	68fb      	ldr	r3, [r7, #12]
 8003a20:	681b      	ldr	r3, [r3, #0]
 8003a22:	681a      	ldr	r2, [r3, #0]
 8003a24:	68fb      	ldr	r3, [r7, #12]
 8003a26:	681b      	ldr	r3, [r3, #0]
 8003a28:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003a2c:	601a      	str	r2, [r3, #0]

        /* Clear ADDR Flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003a2e:	2300      	movs	r3, #0
 8003a30:	613b      	str	r3, [r7, #16]
 8003a32:	68fb      	ldr	r3, [r7, #12]
 8003a34:	681b      	ldr	r3, [r3, #0]
 8003a36:	695b      	ldr	r3, [r3, #20]
 8003a38:	613b      	str	r3, [r7, #16]
 8003a3a:	68fb      	ldr	r3, [r7, #12]
 8003a3c:	681b      	ldr	r3, [r3, #0]
 8003a3e:	699b      	ldr	r3, [r3, #24]
 8003a40:	613b      	str	r3, [r7, #16]
 8003a42:	693b      	ldr	r3, [r7, #16]

        /* Wait until BUSY flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8003a44:	69fb      	ldr	r3, [r7, #28]
 8003a46:	9300      	str	r3, [sp, #0]
 8003a48:	2319      	movs	r3, #25
 8003a4a:	2201      	movs	r2, #1
 8003a4c:	4921      	ldr	r1, [pc, #132]	; (8003ad4 <HAL_I2C_IsDeviceReady+0x254>)
 8003a4e:	68f8      	ldr	r0, [r7, #12]
 8003a50:	f000 f9c2 	bl	8003dd8 <I2C_WaitOnFlagUntilTimeout>
 8003a54:	4603      	mov	r3, r0
 8003a56:	2b00      	cmp	r3, #0
 8003a58:	d001      	beq.n	8003a5e <HAL_I2C_IsDeviceReady+0x1de>
        {
          return HAL_ERROR;
 8003a5a:	2301      	movs	r3, #1
 8003a5c:	e036      	b.n	8003acc <HAL_I2C_IsDeviceReady+0x24c>
        }

        hi2c->State = HAL_I2C_STATE_READY;
 8003a5e:	68fb      	ldr	r3, [r7, #12]
 8003a60:	2220      	movs	r2, #32
 8003a62:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8003a66:	68fb      	ldr	r3, [r7, #12]
 8003a68:	2200      	movs	r2, #0
 8003a6a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_OK;
 8003a6e:	2300      	movs	r3, #0
 8003a70:	e02c      	b.n	8003acc <HAL_I2C_IsDeviceReady+0x24c>
      }
      else
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003a72:	68fb      	ldr	r3, [r7, #12]
 8003a74:	681b      	ldr	r3, [r3, #0]
 8003a76:	681a      	ldr	r2, [r3, #0]
 8003a78:	68fb      	ldr	r3, [r7, #12]
 8003a7a:	681b      	ldr	r3, [r3, #0]
 8003a7c:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003a80:	601a      	str	r2, [r3, #0]

        /* Clear AF Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003a82:	68fb      	ldr	r3, [r7, #12]
 8003a84:	681b      	ldr	r3, [r3, #0]
 8003a86:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8003a8a:	615a      	str	r2, [r3, #20]

        /* Wait until BUSY flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8003a8c:	69fb      	ldr	r3, [r7, #28]
 8003a8e:	9300      	str	r3, [sp, #0]
 8003a90:	2319      	movs	r3, #25
 8003a92:	2201      	movs	r2, #1
 8003a94:	490f      	ldr	r1, [pc, #60]	; (8003ad4 <HAL_I2C_IsDeviceReady+0x254>)
 8003a96:	68f8      	ldr	r0, [r7, #12]
 8003a98:	f000 f99e 	bl	8003dd8 <I2C_WaitOnFlagUntilTimeout>
 8003a9c:	4603      	mov	r3, r0
 8003a9e:	2b00      	cmp	r3, #0
 8003aa0:	d001      	beq.n	8003aa6 <HAL_I2C_IsDeviceReady+0x226>
        {
          return HAL_ERROR;
 8003aa2:	2301      	movs	r3, #1
 8003aa4:	e012      	b.n	8003acc <HAL_I2C_IsDeviceReady+0x24c>
        }
      }

      /* Increment Trials */
      I2C_Trials++;
 8003aa6:	69bb      	ldr	r3, [r7, #24]
 8003aa8:	3301      	adds	r3, #1
 8003aaa:	61bb      	str	r3, [r7, #24]
    }
    while (I2C_Trials < Trials);
 8003aac:	69ba      	ldr	r2, [r7, #24]
 8003aae:	687b      	ldr	r3, [r7, #4]
 8003ab0:	429a      	cmp	r2, r3
 8003ab2:	f4ff af32 	bcc.w	800391a <HAL_I2C_IsDeviceReady+0x9a>

    hi2c->State = HAL_I2C_STATE_READY;
 8003ab6:	68fb      	ldr	r3, [r7, #12]
 8003ab8:	2220      	movs	r2, #32
 8003aba:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003abe:	68fb      	ldr	r3, [r7, #12]
 8003ac0:	2200      	movs	r2, #0
 8003ac2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 8003ac6:	2301      	movs	r3, #1
 8003ac8:	e000      	b.n	8003acc <HAL_I2C_IsDeviceReady+0x24c>
  }
  else
  {
    return HAL_BUSY;
 8003aca:	2302      	movs	r3, #2
  }
}
 8003acc:	4618      	mov	r0, r3
 8003ace:	3720      	adds	r7, #32
 8003ad0:	46bd      	mov	sp, r7
 8003ad2:	bd80      	pop	{r7, pc}
 8003ad4:	00100002 	.word	0x00100002
 8003ad8:	ffff0000 	.word	0xffff0000

08003adc <I2C_RequestMemoryWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8003adc:	b580      	push	{r7, lr}
 8003ade:	b088      	sub	sp, #32
 8003ae0:	af02      	add	r7, sp, #8
 8003ae2:	60f8      	str	r0, [r7, #12]
 8003ae4:	4608      	mov	r0, r1
 8003ae6:	4611      	mov	r1, r2
 8003ae8:	461a      	mov	r2, r3
 8003aea:	4603      	mov	r3, r0
 8003aec:	817b      	strh	r3, [r7, #10]
 8003aee:	460b      	mov	r3, r1
 8003af0:	813b      	strh	r3, [r7, #8]
 8003af2:	4613      	mov	r3, r2
 8003af4:	80fb      	strh	r3, [r7, #6]
  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8003af6:	68fb      	ldr	r3, [r7, #12]
 8003af8:	681b      	ldr	r3, [r3, #0]
 8003afa:	681a      	ldr	r2, [r3, #0]
 8003afc:	68fb      	ldr	r3, [r7, #12]
 8003afe:	681b      	ldr	r3, [r3, #0]
 8003b00:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8003b04:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8003b06:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003b08:	9300      	str	r3, [sp, #0]
 8003b0a:	6a3b      	ldr	r3, [r7, #32]
 8003b0c:	2200      	movs	r2, #0
 8003b0e:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8003b12:	68f8      	ldr	r0, [r7, #12]
 8003b14:	f000 f960 	bl	8003dd8 <I2C_WaitOnFlagUntilTimeout>
 8003b18:	4603      	mov	r3, r0
 8003b1a:	2b00      	cmp	r3, #0
 8003b1c:	d00d      	beq.n	8003b3a <I2C_RequestMemoryWrite+0x5e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8003b1e:	68fb      	ldr	r3, [r7, #12]
 8003b20:	681b      	ldr	r3, [r3, #0]
 8003b22:	681b      	ldr	r3, [r3, #0]
 8003b24:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003b28:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8003b2c:	d103      	bne.n	8003b36 <I2C_RequestMemoryWrite+0x5a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8003b2e:	68fb      	ldr	r3, [r7, #12]
 8003b30:	f44f 7200 	mov.w	r2, #512	; 0x200
 8003b34:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8003b36:	2303      	movs	r3, #3
 8003b38:	e05f      	b.n	8003bfa <I2C_RequestMemoryWrite+0x11e>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8003b3a:	897b      	ldrh	r3, [r7, #10]
 8003b3c:	b2db      	uxtb	r3, r3
 8003b3e:	461a      	mov	r2, r3
 8003b40:	68fb      	ldr	r3, [r7, #12]
 8003b42:	681b      	ldr	r3, [r3, #0]
 8003b44:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8003b48:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8003b4a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003b4c:	6a3a      	ldr	r2, [r7, #32]
 8003b4e:	492d      	ldr	r1, [pc, #180]	; (8003c04 <I2C_RequestMemoryWrite+0x128>)
 8003b50:	68f8      	ldr	r0, [r7, #12]
 8003b52:	f000 f998 	bl	8003e86 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8003b56:	4603      	mov	r3, r0
 8003b58:	2b00      	cmp	r3, #0
 8003b5a:	d001      	beq.n	8003b60 <I2C_RequestMemoryWrite+0x84>
  {
    return HAL_ERROR;
 8003b5c:	2301      	movs	r3, #1
 8003b5e:	e04c      	b.n	8003bfa <I2C_RequestMemoryWrite+0x11e>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003b60:	2300      	movs	r3, #0
 8003b62:	617b      	str	r3, [r7, #20]
 8003b64:	68fb      	ldr	r3, [r7, #12]
 8003b66:	681b      	ldr	r3, [r3, #0]
 8003b68:	695b      	ldr	r3, [r3, #20]
 8003b6a:	617b      	str	r3, [r7, #20]
 8003b6c:	68fb      	ldr	r3, [r7, #12]
 8003b6e:	681b      	ldr	r3, [r3, #0]
 8003b70:	699b      	ldr	r3, [r3, #24]
 8003b72:	617b      	str	r3, [r7, #20]
 8003b74:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8003b76:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003b78:	6a39      	ldr	r1, [r7, #32]
 8003b7a:	68f8      	ldr	r0, [r7, #12]
 8003b7c:	f000 fa02 	bl	8003f84 <I2C_WaitOnTXEFlagUntilTimeout>
 8003b80:	4603      	mov	r3, r0
 8003b82:	2b00      	cmp	r3, #0
 8003b84:	d00d      	beq.n	8003ba2 <I2C_RequestMemoryWrite+0xc6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003b86:	68fb      	ldr	r3, [r7, #12]
 8003b88:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003b8a:	2b04      	cmp	r3, #4
 8003b8c:	d107      	bne.n	8003b9e <I2C_RequestMemoryWrite+0xc2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003b8e:	68fb      	ldr	r3, [r7, #12]
 8003b90:	681b      	ldr	r3, [r3, #0]
 8003b92:	681a      	ldr	r2, [r3, #0]
 8003b94:	68fb      	ldr	r3, [r7, #12]
 8003b96:	681b      	ldr	r3, [r3, #0]
 8003b98:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003b9c:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8003b9e:	2301      	movs	r3, #1
 8003ba0:	e02b      	b.n	8003bfa <I2C_RequestMemoryWrite+0x11e>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8003ba2:	88fb      	ldrh	r3, [r7, #6]
 8003ba4:	2b01      	cmp	r3, #1
 8003ba6:	d105      	bne.n	8003bb4 <I2C_RequestMemoryWrite+0xd8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8003ba8:	893b      	ldrh	r3, [r7, #8]
 8003baa:	b2da      	uxtb	r2, r3
 8003bac:	68fb      	ldr	r3, [r7, #12]
 8003bae:	681b      	ldr	r3, [r3, #0]
 8003bb0:	611a      	str	r2, [r3, #16]
 8003bb2:	e021      	b.n	8003bf8 <I2C_RequestMemoryWrite+0x11c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8003bb4:	893b      	ldrh	r3, [r7, #8]
 8003bb6:	0a1b      	lsrs	r3, r3, #8
 8003bb8:	b29b      	uxth	r3, r3
 8003bba:	b2da      	uxtb	r2, r3
 8003bbc:	68fb      	ldr	r3, [r7, #12]
 8003bbe:	681b      	ldr	r3, [r3, #0]
 8003bc0:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8003bc2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003bc4:	6a39      	ldr	r1, [r7, #32]
 8003bc6:	68f8      	ldr	r0, [r7, #12]
 8003bc8:	f000 f9dc 	bl	8003f84 <I2C_WaitOnTXEFlagUntilTimeout>
 8003bcc:	4603      	mov	r3, r0
 8003bce:	2b00      	cmp	r3, #0
 8003bd0:	d00d      	beq.n	8003bee <I2C_RequestMemoryWrite+0x112>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003bd2:	68fb      	ldr	r3, [r7, #12]
 8003bd4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003bd6:	2b04      	cmp	r3, #4
 8003bd8:	d107      	bne.n	8003bea <I2C_RequestMemoryWrite+0x10e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003bda:	68fb      	ldr	r3, [r7, #12]
 8003bdc:	681b      	ldr	r3, [r3, #0]
 8003bde:	681a      	ldr	r2, [r3, #0]
 8003be0:	68fb      	ldr	r3, [r7, #12]
 8003be2:	681b      	ldr	r3, [r3, #0]
 8003be4:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003be8:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8003bea:	2301      	movs	r3, #1
 8003bec:	e005      	b.n	8003bfa <I2C_RequestMemoryWrite+0x11e>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8003bee:	893b      	ldrh	r3, [r7, #8]
 8003bf0:	b2da      	uxtb	r2, r3
 8003bf2:	68fb      	ldr	r3, [r7, #12]
 8003bf4:	681b      	ldr	r3, [r3, #0]
 8003bf6:	611a      	str	r2, [r3, #16]
  }

  return HAL_OK;
 8003bf8:	2300      	movs	r3, #0
}
 8003bfa:	4618      	mov	r0, r3
 8003bfc:	3718      	adds	r7, #24
 8003bfe:	46bd      	mov	sp, r7
 8003c00:	bd80      	pop	{r7, pc}
 8003c02:	bf00      	nop
 8003c04:	00010002 	.word	0x00010002

08003c08 <I2C_RequestMemoryRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8003c08:	b580      	push	{r7, lr}
 8003c0a:	b088      	sub	sp, #32
 8003c0c:	af02      	add	r7, sp, #8
 8003c0e:	60f8      	str	r0, [r7, #12]
 8003c10:	4608      	mov	r0, r1
 8003c12:	4611      	mov	r1, r2
 8003c14:	461a      	mov	r2, r3
 8003c16:	4603      	mov	r3, r0
 8003c18:	817b      	strh	r3, [r7, #10]
 8003c1a:	460b      	mov	r3, r1
 8003c1c:	813b      	strh	r3, [r7, #8]
 8003c1e:	4613      	mov	r3, r2
 8003c20:	80fb      	strh	r3, [r7, #6]
  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003c22:	68fb      	ldr	r3, [r7, #12]
 8003c24:	681b      	ldr	r3, [r3, #0]
 8003c26:	681a      	ldr	r2, [r3, #0]
 8003c28:	68fb      	ldr	r3, [r7, #12]
 8003c2a:	681b      	ldr	r3, [r3, #0]
 8003c2c:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8003c30:	601a      	str	r2, [r3, #0]

  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8003c32:	68fb      	ldr	r3, [r7, #12]
 8003c34:	681b      	ldr	r3, [r3, #0]
 8003c36:	681a      	ldr	r2, [r3, #0]
 8003c38:	68fb      	ldr	r3, [r7, #12]
 8003c3a:	681b      	ldr	r3, [r3, #0]
 8003c3c:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8003c40:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8003c42:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003c44:	9300      	str	r3, [sp, #0]
 8003c46:	6a3b      	ldr	r3, [r7, #32]
 8003c48:	2200      	movs	r2, #0
 8003c4a:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8003c4e:	68f8      	ldr	r0, [r7, #12]
 8003c50:	f000 f8c2 	bl	8003dd8 <I2C_WaitOnFlagUntilTimeout>
 8003c54:	4603      	mov	r3, r0
 8003c56:	2b00      	cmp	r3, #0
 8003c58:	d00d      	beq.n	8003c76 <I2C_RequestMemoryRead+0x6e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8003c5a:	68fb      	ldr	r3, [r7, #12]
 8003c5c:	681b      	ldr	r3, [r3, #0]
 8003c5e:	681b      	ldr	r3, [r3, #0]
 8003c60:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003c64:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8003c68:	d103      	bne.n	8003c72 <I2C_RequestMemoryRead+0x6a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8003c6a:	68fb      	ldr	r3, [r7, #12]
 8003c6c:	f44f 7200 	mov.w	r2, #512	; 0x200
 8003c70:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8003c72:	2303      	movs	r3, #3
 8003c74:	e0aa      	b.n	8003dcc <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8003c76:	897b      	ldrh	r3, [r7, #10]
 8003c78:	b2db      	uxtb	r3, r3
 8003c7a:	461a      	mov	r2, r3
 8003c7c:	68fb      	ldr	r3, [r7, #12]
 8003c7e:	681b      	ldr	r3, [r3, #0]
 8003c80:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8003c84:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8003c86:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003c88:	6a3a      	ldr	r2, [r7, #32]
 8003c8a:	4952      	ldr	r1, [pc, #328]	; (8003dd4 <I2C_RequestMemoryRead+0x1cc>)
 8003c8c:	68f8      	ldr	r0, [r7, #12]
 8003c8e:	f000 f8fa 	bl	8003e86 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8003c92:	4603      	mov	r3, r0
 8003c94:	2b00      	cmp	r3, #0
 8003c96:	d001      	beq.n	8003c9c <I2C_RequestMemoryRead+0x94>
  {
    return HAL_ERROR;
 8003c98:	2301      	movs	r3, #1
 8003c9a:	e097      	b.n	8003dcc <I2C_RequestMemoryRead+0x1c4>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003c9c:	2300      	movs	r3, #0
 8003c9e:	617b      	str	r3, [r7, #20]
 8003ca0:	68fb      	ldr	r3, [r7, #12]
 8003ca2:	681b      	ldr	r3, [r3, #0]
 8003ca4:	695b      	ldr	r3, [r3, #20]
 8003ca6:	617b      	str	r3, [r7, #20]
 8003ca8:	68fb      	ldr	r3, [r7, #12]
 8003caa:	681b      	ldr	r3, [r3, #0]
 8003cac:	699b      	ldr	r3, [r3, #24]
 8003cae:	617b      	str	r3, [r7, #20]
 8003cb0:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8003cb2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003cb4:	6a39      	ldr	r1, [r7, #32]
 8003cb6:	68f8      	ldr	r0, [r7, #12]
 8003cb8:	f000 f964 	bl	8003f84 <I2C_WaitOnTXEFlagUntilTimeout>
 8003cbc:	4603      	mov	r3, r0
 8003cbe:	2b00      	cmp	r3, #0
 8003cc0:	d00d      	beq.n	8003cde <I2C_RequestMemoryRead+0xd6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003cc2:	68fb      	ldr	r3, [r7, #12]
 8003cc4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003cc6:	2b04      	cmp	r3, #4
 8003cc8:	d107      	bne.n	8003cda <I2C_RequestMemoryRead+0xd2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003cca:	68fb      	ldr	r3, [r7, #12]
 8003ccc:	681b      	ldr	r3, [r3, #0]
 8003cce:	681a      	ldr	r2, [r3, #0]
 8003cd0:	68fb      	ldr	r3, [r7, #12]
 8003cd2:	681b      	ldr	r3, [r3, #0]
 8003cd4:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003cd8:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8003cda:	2301      	movs	r3, #1
 8003cdc:	e076      	b.n	8003dcc <I2C_RequestMemoryRead+0x1c4>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8003cde:	88fb      	ldrh	r3, [r7, #6]
 8003ce0:	2b01      	cmp	r3, #1
 8003ce2:	d105      	bne.n	8003cf0 <I2C_RequestMemoryRead+0xe8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8003ce4:	893b      	ldrh	r3, [r7, #8]
 8003ce6:	b2da      	uxtb	r2, r3
 8003ce8:	68fb      	ldr	r3, [r7, #12]
 8003cea:	681b      	ldr	r3, [r3, #0]
 8003cec:	611a      	str	r2, [r3, #16]
 8003cee:	e021      	b.n	8003d34 <I2C_RequestMemoryRead+0x12c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8003cf0:	893b      	ldrh	r3, [r7, #8]
 8003cf2:	0a1b      	lsrs	r3, r3, #8
 8003cf4:	b29b      	uxth	r3, r3
 8003cf6:	b2da      	uxtb	r2, r3
 8003cf8:	68fb      	ldr	r3, [r7, #12]
 8003cfa:	681b      	ldr	r3, [r3, #0]
 8003cfc:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8003cfe:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003d00:	6a39      	ldr	r1, [r7, #32]
 8003d02:	68f8      	ldr	r0, [r7, #12]
 8003d04:	f000 f93e 	bl	8003f84 <I2C_WaitOnTXEFlagUntilTimeout>
 8003d08:	4603      	mov	r3, r0
 8003d0a:	2b00      	cmp	r3, #0
 8003d0c:	d00d      	beq.n	8003d2a <I2C_RequestMemoryRead+0x122>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003d0e:	68fb      	ldr	r3, [r7, #12]
 8003d10:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003d12:	2b04      	cmp	r3, #4
 8003d14:	d107      	bne.n	8003d26 <I2C_RequestMemoryRead+0x11e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003d16:	68fb      	ldr	r3, [r7, #12]
 8003d18:	681b      	ldr	r3, [r3, #0]
 8003d1a:	681a      	ldr	r2, [r3, #0]
 8003d1c:	68fb      	ldr	r3, [r7, #12]
 8003d1e:	681b      	ldr	r3, [r3, #0]
 8003d20:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003d24:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8003d26:	2301      	movs	r3, #1
 8003d28:	e050      	b.n	8003dcc <I2C_RequestMemoryRead+0x1c4>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8003d2a:	893b      	ldrh	r3, [r7, #8]
 8003d2c:	b2da      	uxtb	r2, r3
 8003d2e:	68fb      	ldr	r3, [r7, #12]
 8003d30:	681b      	ldr	r3, [r3, #0]
 8003d32:	611a      	str	r2, [r3, #16]
  }

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8003d34:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003d36:	6a39      	ldr	r1, [r7, #32]
 8003d38:	68f8      	ldr	r0, [r7, #12]
 8003d3a:	f000 f923 	bl	8003f84 <I2C_WaitOnTXEFlagUntilTimeout>
 8003d3e:	4603      	mov	r3, r0
 8003d40:	2b00      	cmp	r3, #0
 8003d42:	d00d      	beq.n	8003d60 <I2C_RequestMemoryRead+0x158>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003d44:	68fb      	ldr	r3, [r7, #12]
 8003d46:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003d48:	2b04      	cmp	r3, #4
 8003d4a:	d107      	bne.n	8003d5c <I2C_RequestMemoryRead+0x154>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003d4c:	68fb      	ldr	r3, [r7, #12]
 8003d4e:	681b      	ldr	r3, [r3, #0]
 8003d50:	681a      	ldr	r2, [r3, #0]
 8003d52:	68fb      	ldr	r3, [r7, #12]
 8003d54:	681b      	ldr	r3, [r3, #0]
 8003d56:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003d5a:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8003d5c:	2301      	movs	r3, #1
 8003d5e:	e035      	b.n	8003dcc <I2C_RequestMemoryRead+0x1c4>
  }

  /* Generate Restart */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8003d60:	68fb      	ldr	r3, [r7, #12]
 8003d62:	681b      	ldr	r3, [r3, #0]
 8003d64:	681a      	ldr	r2, [r3, #0]
 8003d66:	68fb      	ldr	r3, [r7, #12]
 8003d68:	681b      	ldr	r3, [r3, #0]
 8003d6a:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8003d6e:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8003d70:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003d72:	9300      	str	r3, [sp, #0]
 8003d74:	6a3b      	ldr	r3, [r7, #32]
 8003d76:	2200      	movs	r2, #0
 8003d78:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8003d7c:	68f8      	ldr	r0, [r7, #12]
 8003d7e:	f000 f82b 	bl	8003dd8 <I2C_WaitOnFlagUntilTimeout>
 8003d82:	4603      	mov	r3, r0
 8003d84:	2b00      	cmp	r3, #0
 8003d86:	d00d      	beq.n	8003da4 <I2C_RequestMemoryRead+0x19c>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8003d88:	68fb      	ldr	r3, [r7, #12]
 8003d8a:	681b      	ldr	r3, [r3, #0]
 8003d8c:	681b      	ldr	r3, [r3, #0]
 8003d8e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003d92:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8003d96:	d103      	bne.n	8003da0 <I2C_RequestMemoryRead+0x198>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8003d98:	68fb      	ldr	r3, [r7, #12]
 8003d9a:	f44f 7200 	mov.w	r2, #512	; 0x200
 8003d9e:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8003da0:	2303      	movs	r3, #3
 8003da2:	e013      	b.n	8003dcc <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 8003da4:	897b      	ldrh	r3, [r7, #10]
 8003da6:	b2db      	uxtb	r3, r3
 8003da8:	f043 0301 	orr.w	r3, r3, #1
 8003dac:	b2da      	uxtb	r2, r3
 8003dae:	68fb      	ldr	r3, [r7, #12]
 8003db0:	681b      	ldr	r3, [r3, #0]
 8003db2:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8003db4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003db6:	6a3a      	ldr	r2, [r7, #32]
 8003db8:	4906      	ldr	r1, [pc, #24]	; (8003dd4 <I2C_RequestMemoryRead+0x1cc>)
 8003dba:	68f8      	ldr	r0, [r7, #12]
 8003dbc:	f000 f863 	bl	8003e86 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8003dc0:	4603      	mov	r3, r0
 8003dc2:	2b00      	cmp	r3, #0
 8003dc4:	d001      	beq.n	8003dca <I2C_RequestMemoryRead+0x1c2>
  {
    return HAL_ERROR;
 8003dc6:	2301      	movs	r3, #1
 8003dc8:	e000      	b.n	8003dcc <I2C_RequestMemoryRead+0x1c4>
  }

  return HAL_OK;
 8003dca:	2300      	movs	r3, #0
}
 8003dcc:	4618      	mov	r0, r3
 8003dce:	3718      	adds	r7, #24
 8003dd0:	46bd      	mov	sp, r7
 8003dd2:	bd80      	pop	{r7, pc}
 8003dd4:	00010002 	.word	0x00010002

08003dd8 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8003dd8:	b580      	push	{r7, lr}
 8003dda:	b084      	sub	sp, #16
 8003ddc:	af00      	add	r7, sp, #0
 8003dde:	60f8      	str	r0, [r7, #12]
 8003de0:	60b9      	str	r1, [r7, #8]
 8003de2:	603b      	str	r3, [r7, #0]
 8003de4:	4613      	mov	r3, r2
 8003de6:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8003de8:	e025      	b.n	8003e36 <I2C_WaitOnFlagUntilTimeout+0x5e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003dea:	683b      	ldr	r3, [r7, #0]
 8003dec:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003df0:	d021      	beq.n	8003e36 <I2C_WaitOnFlagUntilTimeout+0x5e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003df2:	f7fe fd57 	bl	80028a4 <HAL_GetTick>
 8003df6:	4602      	mov	r2, r0
 8003df8:	69bb      	ldr	r3, [r7, #24]
 8003dfa:	1ad3      	subs	r3, r2, r3
 8003dfc:	683a      	ldr	r2, [r7, #0]
 8003dfe:	429a      	cmp	r2, r3
 8003e00:	d302      	bcc.n	8003e08 <I2C_WaitOnFlagUntilTimeout+0x30>
 8003e02:	683b      	ldr	r3, [r7, #0]
 8003e04:	2b00      	cmp	r3, #0
 8003e06:	d116      	bne.n	8003e36 <I2C_WaitOnFlagUntilTimeout+0x5e>
      {
        hi2c->PreviousState     = I2C_STATE_NONE;
 8003e08:	68fb      	ldr	r3, [r7, #12]
 8003e0a:	2200      	movs	r2, #0
 8003e0c:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State             = HAL_I2C_STATE_READY;
 8003e0e:	68fb      	ldr	r3, [r7, #12]
 8003e10:	2220      	movs	r2, #32
 8003e12:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode              = HAL_I2C_MODE_NONE;
 8003e16:	68fb      	ldr	r3, [r7, #12]
 8003e18:	2200      	movs	r2, #0
 8003e1a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8003e1e:	68fb      	ldr	r3, [r7, #12]
 8003e20:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003e22:	f043 0220 	orr.w	r2, r3, #32
 8003e26:	68fb      	ldr	r3, [r7, #12]
 8003e28:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8003e2a:	68fb      	ldr	r3, [r7, #12]
 8003e2c:	2200      	movs	r2, #0
 8003e2e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8003e32:	2301      	movs	r3, #1
 8003e34:	e023      	b.n	8003e7e <I2C_WaitOnFlagUntilTimeout+0xa6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8003e36:	68bb      	ldr	r3, [r7, #8]
 8003e38:	0c1b      	lsrs	r3, r3, #16
 8003e3a:	b2db      	uxtb	r3, r3
 8003e3c:	2b01      	cmp	r3, #1
 8003e3e:	d10d      	bne.n	8003e5c <I2C_WaitOnFlagUntilTimeout+0x84>
 8003e40:	68fb      	ldr	r3, [r7, #12]
 8003e42:	681b      	ldr	r3, [r3, #0]
 8003e44:	695b      	ldr	r3, [r3, #20]
 8003e46:	43da      	mvns	r2, r3
 8003e48:	68bb      	ldr	r3, [r7, #8]
 8003e4a:	4013      	ands	r3, r2
 8003e4c:	b29b      	uxth	r3, r3
 8003e4e:	2b00      	cmp	r3, #0
 8003e50:	bf0c      	ite	eq
 8003e52:	2301      	moveq	r3, #1
 8003e54:	2300      	movne	r3, #0
 8003e56:	b2db      	uxtb	r3, r3
 8003e58:	461a      	mov	r2, r3
 8003e5a:	e00c      	b.n	8003e76 <I2C_WaitOnFlagUntilTimeout+0x9e>
 8003e5c:	68fb      	ldr	r3, [r7, #12]
 8003e5e:	681b      	ldr	r3, [r3, #0]
 8003e60:	699b      	ldr	r3, [r3, #24]
 8003e62:	43da      	mvns	r2, r3
 8003e64:	68bb      	ldr	r3, [r7, #8]
 8003e66:	4013      	ands	r3, r2
 8003e68:	b29b      	uxth	r3, r3
 8003e6a:	2b00      	cmp	r3, #0
 8003e6c:	bf0c      	ite	eq
 8003e6e:	2301      	moveq	r3, #1
 8003e70:	2300      	movne	r3, #0
 8003e72:	b2db      	uxtb	r3, r3
 8003e74:	461a      	mov	r2, r3
 8003e76:	79fb      	ldrb	r3, [r7, #7]
 8003e78:	429a      	cmp	r2, r3
 8003e7a:	d0b6      	beq.n	8003dea <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8003e7c:	2300      	movs	r3, #0
}
 8003e7e:	4618      	mov	r0, r3
 8003e80:	3710      	adds	r7, #16
 8003e82:	46bd      	mov	sp, r7
 8003e84:	bd80      	pop	{r7, pc}

08003e86 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8003e86:	b580      	push	{r7, lr}
 8003e88:	b084      	sub	sp, #16
 8003e8a:	af00      	add	r7, sp, #0
 8003e8c:	60f8      	str	r0, [r7, #12]
 8003e8e:	60b9      	str	r1, [r7, #8]
 8003e90:	607a      	str	r2, [r7, #4]
 8003e92:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8003e94:	e051      	b.n	8003f3a <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8003e96:	68fb      	ldr	r3, [r7, #12]
 8003e98:	681b      	ldr	r3, [r3, #0]
 8003e9a:	695b      	ldr	r3, [r3, #20]
 8003e9c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003ea0:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003ea4:	d123      	bne.n	8003eee <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003ea6:	68fb      	ldr	r3, [r7, #12]
 8003ea8:	681b      	ldr	r3, [r3, #0]
 8003eaa:	681a      	ldr	r2, [r3, #0]
 8003eac:	68fb      	ldr	r3, [r7, #12]
 8003eae:	681b      	ldr	r3, [r3, #0]
 8003eb0:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003eb4:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003eb6:	68fb      	ldr	r3, [r7, #12]
 8003eb8:	681b      	ldr	r3, [r3, #0]
 8003eba:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8003ebe:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8003ec0:	68fb      	ldr	r3, [r7, #12]
 8003ec2:	2200      	movs	r2, #0
 8003ec4:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8003ec6:	68fb      	ldr	r3, [r7, #12]
 8003ec8:	2220      	movs	r2, #32
 8003eca:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003ece:	68fb      	ldr	r3, [r7, #12]
 8003ed0:	2200      	movs	r2, #0
 8003ed2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8003ed6:	68fb      	ldr	r3, [r7, #12]
 8003ed8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003eda:	f043 0204 	orr.w	r2, r3, #4
 8003ede:	68fb      	ldr	r3, [r7, #12]
 8003ee0:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8003ee2:	68fb      	ldr	r3, [r7, #12]
 8003ee4:	2200      	movs	r2, #0
 8003ee6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8003eea:	2301      	movs	r3, #1
 8003eec:	e046      	b.n	8003f7c <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003eee:	687b      	ldr	r3, [r7, #4]
 8003ef0:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003ef4:	d021      	beq.n	8003f3a <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003ef6:	f7fe fcd5 	bl	80028a4 <HAL_GetTick>
 8003efa:	4602      	mov	r2, r0
 8003efc:	683b      	ldr	r3, [r7, #0]
 8003efe:	1ad3      	subs	r3, r2, r3
 8003f00:	687a      	ldr	r2, [r7, #4]
 8003f02:	429a      	cmp	r2, r3
 8003f04:	d302      	bcc.n	8003f0c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8003f06:	687b      	ldr	r3, [r7, #4]
 8003f08:	2b00      	cmp	r3, #0
 8003f0a:	d116      	bne.n	8003f3a <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8003f0c:	68fb      	ldr	r3, [r7, #12]
 8003f0e:	2200      	movs	r2, #0
 8003f10:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8003f12:	68fb      	ldr	r3, [r7, #12]
 8003f14:	2220      	movs	r2, #32
 8003f16:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003f1a:	68fb      	ldr	r3, [r7, #12]
 8003f1c:	2200      	movs	r2, #0
 8003f1e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003f22:	68fb      	ldr	r3, [r7, #12]
 8003f24:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003f26:	f043 0220 	orr.w	r2, r3, #32
 8003f2a:	68fb      	ldr	r3, [r7, #12]
 8003f2c:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8003f2e:	68fb      	ldr	r3, [r7, #12]
 8003f30:	2200      	movs	r2, #0
 8003f32:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8003f36:	2301      	movs	r3, #1
 8003f38:	e020      	b.n	8003f7c <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8003f3a:	68bb      	ldr	r3, [r7, #8]
 8003f3c:	0c1b      	lsrs	r3, r3, #16
 8003f3e:	b2db      	uxtb	r3, r3
 8003f40:	2b01      	cmp	r3, #1
 8003f42:	d10c      	bne.n	8003f5e <I2C_WaitOnMasterAddressFlagUntilTimeout+0xd8>
 8003f44:	68fb      	ldr	r3, [r7, #12]
 8003f46:	681b      	ldr	r3, [r3, #0]
 8003f48:	695b      	ldr	r3, [r3, #20]
 8003f4a:	43da      	mvns	r2, r3
 8003f4c:	68bb      	ldr	r3, [r7, #8]
 8003f4e:	4013      	ands	r3, r2
 8003f50:	b29b      	uxth	r3, r3
 8003f52:	2b00      	cmp	r3, #0
 8003f54:	bf14      	ite	ne
 8003f56:	2301      	movne	r3, #1
 8003f58:	2300      	moveq	r3, #0
 8003f5a:	b2db      	uxtb	r3, r3
 8003f5c:	e00b      	b.n	8003f76 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf0>
 8003f5e:	68fb      	ldr	r3, [r7, #12]
 8003f60:	681b      	ldr	r3, [r3, #0]
 8003f62:	699b      	ldr	r3, [r3, #24]
 8003f64:	43da      	mvns	r2, r3
 8003f66:	68bb      	ldr	r3, [r7, #8]
 8003f68:	4013      	ands	r3, r2
 8003f6a:	b29b      	uxth	r3, r3
 8003f6c:	2b00      	cmp	r3, #0
 8003f6e:	bf14      	ite	ne
 8003f70:	2301      	movne	r3, #1
 8003f72:	2300      	moveq	r3, #0
 8003f74:	b2db      	uxtb	r3, r3
 8003f76:	2b00      	cmp	r3, #0
 8003f78:	d18d      	bne.n	8003e96 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
      }
    }
  }
  return HAL_OK;
 8003f7a:	2300      	movs	r3, #0
}
 8003f7c:	4618      	mov	r0, r3
 8003f7e:	3710      	adds	r7, #16
 8003f80:	46bd      	mov	sp, r7
 8003f82:	bd80      	pop	{r7, pc}

08003f84 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8003f84:	b580      	push	{r7, lr}
 8003f86:	b084      	sub	sp, #16
 8003f88:	af00      	add	r7, sp, #0
 8003f8a:	60f8      	str	r0, [r7, #12]
 8003f8c:	60b9      	str	r1, [r7, #8]
 8003f8e:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8003f90:	e02d      	b.n	8003fee <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8003f92:	68f8      	ldr	r0, [r7, #12]
 8003f94:	f000 f8ce 	bl	8004134 <I2C_IsAcknowledgeFailed>
 8003f98:	4603      	mov	r3, r0
 8003f9a:	2b00      	cmp	r3, #0
 8003f9c:	d001      	beq.n	8003fa2 <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8003f9e:	2301      	movs	r3, #1
 8003fa0:	e02d      	b.n	8003ffe <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003fa2:	68bb      	ldr	r3, [r7, #8]
 8003fa4:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003fa8:	d021      	beq.n	8003fee <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003faa:	f7fe fc7b 	bl	80028a4 <HAL_GetTick>
 8003fae:	4602      	mov	r2, r0
 8003fb0:	687b      	ldr	r3, [r7, #4]
 8003fb2:	1ad3      	subs	r3, r2, r3
 8003fb4:	68ba      	ldr	r2, [r7, #8]
 8003fb6:	429a      	cmp	r2, r3
 8003fb8:	d302      	bcc.n	8003fc0 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 8003fba:	68bb      	ldr	r3, [r7, #8]
 8003fbc:	2b00      	cmp	r3, #0
 8003fbe:	d116      	bne.n	8003fee <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8003fc0:	68fb      	ldr	r3, [r7, #12]
 8003fc2:	2200      	movs	r2, #0
 8003fc4:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8003fc6:	68fb      	ldr	r3, [r7, #12]
 8003fc8:	2220      	movs	r2, #32
 8003fca:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003fce:	68fb      	ldr	r3, [r7, #12]
 8003fd0:	2200      	movs	r2, #0
 8003fd2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003fd6:	68fb      	ldr	r3, [r7, #12]
 8003fd8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003fda:	f043 0220 	orr.w	r2, r3, #32
 8003fde:	68fb      	ldr	r3, [r7, #12]
 8003fe0:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8003fe2:	68fb      	ldr	r3, [r7, #12]
 8003fe4:	2200      	movs	r2, #0
 8003fe6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8003fea:	2301      	movs	r3, #1
 8003fec:	e007      	b.n	8003ffe <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8003fee:	68fb      	ldr	r3, [r7, #12]
 8003ff0:	681b      	ldr	r3, [r3, #0]
 8003ff2:	695b      	ldr	r3, [r3, #20]
 8003ff4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003ff8:	2b80      	cmp	r3, #128	; 0x80
 8003ffa:	d1ca      	bne.n	8003f92 <I2C_WaitOnTXEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8003ffc:	2300      	movs	r3, #0
}
 8003ffe:	4618      	mov	r0, r3
 8004000:	3710      	adds	r7, #16
 8004002:	46bd      	mov	sp, r7
 8004004:	bd80      	pop	{r7, pc}

08004006 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8004006:	b580      	push	{r7, lr}
 8004008:	b084      	sub	sp, #16
 800400a:	af00      	add	r7, sp, #0
 800400c:	60f8      	str	r0, [r7, #12]
 800400e:	60b9      	str	r1, [r7, #8]
 8004010:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8004012:	e02d      	b.n	8004070 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8004014:	68f8      	ldr	r0, [r7, #12]
 8004016:	f000 f88d 	bl	8004134 <I2C_IsAcknowledgeFailed>
 800401a:	4603      	mov	r3, r0
 800401c:	2b00      	cmp	r3, #0
 800401e:	d001      	beq.n	8004024 <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8004020:	2301      	movs	r3, #1
 8004022:	e02d      	b.n	8004080 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004024:	68bb      	ldr	r3, [r7, #8]
 8004026:	f1b3 3fff 	cmp.w	r3, #4294967295
 800402a:	d021      	beq.n	8004070 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800402c:	f7fe fc3a 	bl	80028a4 <HAL_GetTick>
 8004030:	4602      	mov	r2, r0
 8004032:	687b      	ldr	r3, [r7, #4]
 8004034:	1ad3      	subs	r3, r2, r3
 8004036:	68ba      	ldr	r2, [r7, #8]
 8004038:	429a      	cmp	r2, r3
 800403a:	d302      	bcc.n	8004042 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 800403c:	68bb      	ldr	r3, [r7, #8]
 800403e:	2b00      	cmp	r3, #0
 8004040:	d116      	bne.n	8004070 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8004042:	68fb      	ldr	r3, [r7, #12]
 8004044:	2200      	movs	r2, #0
 8004046:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8004048:	68fb      	ldr	r3, [r7, #12]
 800404a:	2220      	movs	r2, #32
 800404c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004050:	68fb      	ldr	r3, [r7, #12]
 8004052:	2200      	movs	r2, #0
 8004054:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8004058:	68fb      	ldr	r3, [r7, #12]
 800405a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800405c:	f043 0220 	orr.w	r2, r3, #32
 8004060:	68fb      	ldr	r3, [r7, #12]
 8004062:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8004064:	68fb      	ldr	r3, [r7, #12]
 8004066:	2200      	movs	r2, #0
 8004068:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 800406c:	2301      	movs	r3, #1
 800406e:	e007      	b.n	8004080 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8004070:	68fb      	ldr	r3, [r7, #12]
 8004072:	681b      	ldr	r3, [r3, #0]
 8004074:	695b      	ldr	r3, [r3, #20]
 8004076:	f003 0304 	and.w	r3, r3, #4
 800407a:	2b04      	cmp	r3, #4
 800407c:	d1ca      	bne.n	8004014 <I2C_WaitOnBTFFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 800407e:	2300      	movs	r3, #0
}
 8004080:	4618      	mov	r0, r3
 8004082:	3710      	adds	r7, #16
 8004084:	46bd      	mov	sp, r7
 8004086:	bd80      	pop	{r7, pc}

08004088 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8004088:	b580      	push	{r7, lr}
 800408a:	b084      	sub	sp, #16
 800408c:	af00      	add	r7, sp, #0
 800408e:	60f8      	str	r0, [r7, #12]
 8004090:	60b9      	str	r1, [r7, #8]
 8004092:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8004094:	e042      	b.n	800411c <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 8004096:	68fb      	ldr	r3, [r7, #12]
 8004098:	681b      	ldr	r3, [r3, #0]
 800409a:	695b      	ldr	r3, [r3, #20]
 800409c:	f003 0310 	and.w	r3, r3, #16
 80040a0:	2b10      	cmp	r3, #16
 80040a2:	d119      	bne.n	80040d8 <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80040a4:	68fb      	ldr	r3, [r7, #12]
 80040a6:	681b      	ldr	r3, [r3, #0]
 80040a8:	f06f 0210 	mvn.w	r2, #16
 80040ac:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 80040ae:	68fb      	ldr	r3, [r7, #12]
 80040b0:	2200      	movs	r2, #0
 80040b2:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 80040b4:	68fb      	ldr	r3, [r7, #12]
 80040b6:	2220      	movs	r2, #32
 80040b8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 80040bc:	68fb      	ldr	r3, [r7, #12]
 80040be:	2200      	movs	r2, #0
 80040c0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 80040c4:	68fb      	ldr	r3, [r7, #12]
 80040c6:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80040c8:	68fb      	ldr	r3, [r7, #12]
 80040ca:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80040cc:	68fb      	ldr	r3, [r7, #12]
 80040ce:	2200      	movs	r2, #0
 80040d0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 80040d4:	2301      	movs	r3, #1
 80040d6:	e029      	b.n	800412c <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80040d8:	f7fe fbe4 	bl	80028a4 <HAL_GetTick>
 80040dc:	4602      	mov	r2, r0
 80040de:	687b      	ldr	r3, [r7, #4]
 80040e0:	1ad3      	subs	r3, r2, r3
 80040e2:	68ba      	ldr	r2, [r7, #8]
 80040e4:	429a      	cmp	r2, r3
 80040e6:	d302      	bcc.n	80040ee <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 80040e8:	68bb      	ldr	r3, [r7, #8]
 80040ea:	2b00      	cmp	r3, #0
 80040ec:	d116      	bne.n	800411c <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
    {
      hi2c->PreviousState       = I2C_STATE_NONE;
 80040ee:	68fb      	ldr	r3, [r7, #12]
 80040f0:	2200      	movs	r2, #0
 80040f2:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 80040f4:	68fb      	ldr	r3, [r7, #12]
 80040f6:	2220      	movs	r2, #32
 80040f8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 80040fc:	68fb      	ldr	r3, [r7, #12]
 80040fe:	2200      	movs	r2, #0
 8004100:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8004104:	68fb      	ldr	r3, [r7, #12]
 8004106:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004108:	f043 0220 	orr.w	r2, r3, #32
 800410c:	68fb      	ldr	r3, [r7, #12]
 800410e:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8004110:	68fb      	ldr	r3, [r7, #12]
 8004112:	2200      	movs	r2, #0
 8004114:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8004118:	2301      	movs	r3, #1
 800411a:	e007      	b.n	800412c <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 800411c:	68fb      	ldr	r3, [r7, #12]
 800411e:	681b      	ldr	r3, [r3, #0]
 8004120:	695b      	ldr	r3, [r3, #20]
 8004122:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004126:	2b40      	cmp	r3, #64	; 0x40
 8004128:	d1b5      	bne.n	8004096 <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 800412a:	2300      	movs	r3, #0
}
 800412c:	4618      	mov	r0, r3
 800412e:	3710      	adds	r7, #16
 8004130:	46bd      	mov	sp, r7
 8004132:	bd80      	pop	{r7, pc}

08004134 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8004134:	b480      	push	{r7}
 8004136:	b083      	sub	sp, #12
 8004138:	af00      	add	r7, sp, #0
 800413a:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 800413c:	687b      	ldr	r3, [r7, #4]
 800413e:	681b      	ldr	r3, [r3, #0]
 8004140:	695b      	ldr	r3, [r3, #20]
 8004142:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004146:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800414a:	d11b      	bne.n	8004184 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800414c:	687b      	ldr	r3, [r7, #4]
 800414e:	681b      	ldr	r3, [r3, #0]
 8004150:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8004154:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 8004156:	687b      	ldr	r3, [r7, #4]
 8004158:	2200      	movs	r2, #0
 800415a:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 800415c:	687b      	ldr	r3, [r7, #4]
 800415e:	2220      	movs	r2, #32
 8004160:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004164:	687b      	ldr	r3, [r7, #4]
 8004166:	2200      	movs	r2, #0
 8004168:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 800416c:	687b      	ldr	r3, [r7, #4]
 800416e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004170:	f043 0204 	orr.w	r2, r3, #4
 8004174:	687b      	ldr	r3, [r7, #4]
 8004176:	641a      	str	r2, [r3, #64]	; 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004178:	687b      	ldr	r3, [r7, #4]
 800417a:	2200      	movs	r2, #0
 800417c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 8004180:	2301      	movs	r3, #1
 8004182:	e000      	b.n	8004186 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8004184:	2300      	movs	r3, #0
}
 8004186:	4618      	mov	r0, r3
 8004188:	370c      	adds	r7, #12
 800418a:	46bd      	mov	sp, r7
 800418c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004190:	4770      	bx	lr
	...

08004194 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8004194:	b580      	push	{r7, lr}
 8004196:	b086      	sub	sp, #24
 8004198:	af00      	add	r7, sp, #0
 800419a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 800419c:	687b      	ldr	r3, [r7, #4]
 800419e:	2b00      	cmp	r3, #0
 80041a0:	d101      	bne.n	80041a6 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80041a2:	2301      	movs	r3, #1
 80041a4:	e264      	b.n	8004670 <HAL_RCC_OscConfig+0x4dc>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80041a6:	687b      	ldr	r3, [r7, #4]
 80041a8:	681b      	ldr	r3, [r3, #0]
 80041aa:	f003 0301 	and.w	r3, r3, #1
 80041ae:	2b00      	cmp	r3, #0
 80041b0:	d075      	beq.n	800429e <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 80041b2:	4ba3      	ldr	r3, [pc, #652]	; (8004440 <HAL_RCC_OscConfig+0x2ac>)
 80041b4:	689b      	ldr	r3, [r3, #8]
 80041b6:	f003 030c 	and.w	r3, r3, #12
 80041ba:	2b04      	cmp	r3, #4
 80041bc:	d00c      	beq.n	80041d8 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80041be:	4ba0      	ldr	r3, [pc, #640]	; (8004440 <HAL_RCC_OscConfig+0x2ac>)
 80041c0:	689b      	ldr	r3, [r3, #8]
 80041c2:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 80041c6:	2b08      	cmp	r3, #8
 80041c8:	d112      	bne.n	80041f0 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80041ca:	4b9d      	ldr	r3, [pc, #628]	; (8004440 <HAL_RCC_OscConfig+0x2ac>)
 80041cc:	685b      	ldr	r3, [r3, #4]
 80041ce:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80041d2:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80041d6:	d10b      	bne.n	80041f0 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80041d8:	4b99      	ldr	r3, [pc, #612]	; (8004440 <HAL_RCC_OscConfig+0x2ac>)
 80041da:	681b      	ldr	r3, [r3, #0]
 80041dc:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80041e0:	2b00      	cmp	r3, #0
 80041e2:	d05b      	beq.n	800429c <HAL_RCC_OscConfig+0x108>
 80041e4:	687b      	ldr	r3, [r7, #4]
 80041e6:	685b      	ldr	r3, [r3, #4]
 80041e8:	2b00      	cmp	r3, #0
 80041ea:	d157      	bne.n	800429c <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 80041ec:	2301      	movs	r3, #1
 80041ee:	e23f      	b.n	8004670 <HAL_RCC_OscConfig+0x4dc>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80041f0:	687b      	ldr	r3, [r7, #4]
 80041f2:	685b      	ldr	r3, [r3, #4]
 80041f4:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80041f8:	d106      	bne.n	8004208 <HAL_RCC_OscConfig+0x74>
 80041fa:	4b91      	ldr	r3, [pc, #580]	; (8004440 <HAL_RCC_OscConfig+0x2ac>)
 80041fc:	681b      	ldr	r3, [r3, #0]
 80041fe:	4a90      	ldr	r2, [pc, #576]	; (8004440 <HAL_RCC_OscConfig+0x2ac>)
 8004200:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004204:	6013      	str	r3, [r2, #0]
 8004206:	e01d      	b.n	8004244 <HAL_RCC_OscConfig+0xb0>
 8004208:	687b      	ldr	r3, [r7, #4]
 800420a:	685b      	ldr	r3, [r3, #4]
 800420c:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8004210:	d10c      	bne.n	800422c <HAL_RCC_OscConfig+0x98>
 8004212:	4b8b      	ldr	r3, [pc, #556]	; (8004440 <HAL_RCC_OscConfig+0x2ac>)
 8004214:	681b      	ldr	r3, [r3, #0]
 8004216:	4a8a      	ldr	r2, [pc, #552]	; (8004440 <HAL_RCC_OscConfig+0x2ac>)
 8004218:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800421c:	6013      	str	r3, [r2, #0]
 800421e:	4b88      	ldr	r3, [pc, #544]	; (8004440 <HAL_RCC_OscConfig+0x2ac>)
 8004220:	681b      	ldr	r3, [r3, #0]
 8004222:	4a87      	ldr	r2, [pc, #540]	; (8004440 <HAL_RCC_OscConfig+0x2ac>)
 8004224:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004228:	6013      	str	r3, [r2, #0]
 800422a:	e00b      	b.n	8004244 <HAL_RCC_OscConfig+0xb0>
 800422c:	4b84      	ldr	r3, [pc, #528]	; (8004440 <HAL_RCC_OscConfig+0x2ac>)
 800422e:	681b      	ldr	r3, [r3, #0]
 8004230:	4a83      	ldr	r2, [pc, #524]	; (8004440 <HAL_RCC_OscConfig+0x2ac>)
 8004232:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8004236:	6013      	str	r3, [r2, #0]
 8004238:	4b81      	ldr	r3, [pc, #516]	; (8004440 <HAL_RCC_OscConfig+0x2ac>)
 800423a:	681b      	ldr	r3, [r3, #0]
 800423c:	4a80      	ldr	r2, [pc, #512]	; (8004440 <HAL_RCC_OscConfig+0x2ac>)
 800423e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8004242:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8004244:	687b      	ldr	r3, [r7, #4]
 8004246:	685b      	ldr	r3, [r3, #4]
 8004248:	2b00      	cmp	r3, #0
 800424a:	d013      	beq.n	8004274 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800424c:	f7fe fb2a 	bl	80028a4 <HAL_GetTick>
 8004250:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004252:	e008      	b.n	8004266 <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8004254:	f7fe fb26 	bl	80028a4 <HAL_GetTick>
 8004258:	4602      	mov	r2, r0
 800425a:	693b      	ldr	r3, [r7, #16]
 800425c:	1ad3      	subs	r3, r2, r3
 800425e:	2b64      	cmp	r3, #100	; 0x64
 8004260:	d901      	bls.n	8004266 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8004262:	2303      	movs	r3, #3
 8004264:	e204      	b.n	8004670 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004266:	4b76      	ldr	r3, [pc, #472]	; (8004440 <HAL_RCC_OscConfig+0x2ac>)
 8004268:	681b      	ldr	r3, [r3, #0]
 800426a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800426e:	2b00      	cmp	r3, #0
 8004270:	d0f0      	beq.n	8004254 <HAL_RCC_OscConfig+0xc0>
 8004272:	e014      	b.n	800429e <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004274:	f7fe fb16 	bl	80028a4 <HAL_GetTick>
 8004278:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800427a:	e008      	b.n	800428e <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800427c:	f7fe fb12 	bl	80028a4 <HAL_GetTick>
 8004280:	4602      	mov	r2, r0
 8004282:	693b      	ldr	r3, [r7, #16]
 8004284:	1ad3      	subs	r3, r2, r3
 8004286:	2b64      	cmp	r3, #100	; 0x64
 8004288:	d901      	bls.n	800428e <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800428a:	2303      	movs	r3, #3
 800428c:	e1f0      	b.n	8004670 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800428e:	4b6c      	ldr	r3, [pc, #432]	; (8004440 <HAL_RCC_OscConfig+0x2ac>)
 8004290:	681b      	ldr	r3, [r3, #0]
 8004292:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004296:	2b00      	cmp	r3, #0
 8004298:	d1f0      	bne.n	800427c <HAL_RCC_OscConfig+0xe8>
 800429a:	e000      	b.n	800429e <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800429c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800429e:	687b      	ldr	r3, [r7, #4]
 80042a0:	681b      	ldr	r3, [r3, #0]
 80042a2:	f003 0302 	and.w	r3, r3, #2
 80042a6:	2b00      	cmp	r3, #0
 80042a8:	d063      	beq.n	8004372 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 80042aa:	4b65      	ldr	r3, [pc, #404]	; (8004440 <HAL_RCC_OscConfig+0x2ac>)
 80042ac:	689b      	ldr	r3, [r3, #8]
 80042ae:	f003 030c 	and.w	r3, r3, #12
 80042b2:	2b00      	cmp	r3, #0
 80042b4:	d00b      	beq.n	80042ce <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80042b6:	4b62      	ldr	r3, [pc, #392]	; (8004440 <HAL_RCC_OscConfig+0x2ac>)
 80042b8:	689b      	ldr	r3, [r3, #8]
 80042ba:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 80042be:	2b08      	cmp	r3, #8
 80042c0:	d11c      	bne.n	80042fc <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80042c2:	4b5f      	ldr	r3, [pc, #380]	; (8004440 <HAL_RCC_OscConfig+0x2ac>)
 80042c4:	685b      	ldr	r3, [r3, #4]
 80042c6:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80042ca:	2b00      	cmp	r3, #0
 80042cc:	d116      	bne.n	80042fc <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80042ce:	4b5c      	ldr	r3, [pc, #368]	; (8004440 <HAL_RCC_OscConfig+0x2ac>)
 80042d0:	681b      	ldr	r3, [r3, #0]
 80042d2:	f003 0302 	and.w	r3, r3, #2
 80042d6:	2b00      	cmp	r3, #0
 80042d8:	d005      	beq.n	80042e6 <HAL_RCC_OscConfig+0x152>
 80042da:	687b      	ldr	r3, [r7, #4]
 80042dc:	68db      	ldr	r3, [r3, #12]
 80042de:	2b01      	cmp	r3, #1
 80042e0:	d001      	beq.n	80042e6 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 80042e2:	2301      	movs	r3, #1
 80042e4:	e1c4      	b.n	8004670 <HAL_RCC_OscConfig+0x4dc>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80042e6:	4b56      	ldr	r3, [pc, #344]	; (8004440 <HAL_RCC_OscConfig+0x2ac>)
 80042e8:	681b      	ldr	r3, [r3, #0]
 80042ea:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80042ee:	687b      	ldr	r3, [r7, #4]
 80042f0:	691b      	ldr	r3, [r3, #16]
 80042f2:	00db      	lsls	r3, r3, #3
 80042f4:	4952      	ldr	r1, [pc, #328]	; (8004440 <HAL_RCC_OscConfig+0x2ac>)
 80042f6:	4313      	orrs	r3, r2
 80042f8:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80042fa:	e03a      	b.n	8004372 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 80042fc:	687b      	ldr	r3, [r7, #4]
 80042fe:	68db      	ldr	r3, [r3, #12]
 8004300:	2b00      	cmp	r3, #0
 8004302:	d020      	beq.n	8004346 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8004304:	4b4f      	ldr	r3, [pc, #316]	; (8004444 <HAL_RCC_OscConfig+0x2b0>)
 8004306:	2201      	movs	r2, #1
 8004308:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800430a:	f7fe facb 	bl	80028a4 <HAL_GetTick>
 800430e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004310:	e008      	b.n	8004324 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8004312:	f7fe fac7 	bl	80028a4 <HAL_GetTick>
 8004316:	4602      	mov	r2, r0
 8004318:	693b      	ldr	r3, [r7, #16]
 800431a:	1ad3      	subs	r3, r2, r3
 800431c:	2b02      	cmp	r3, #2
 800431e:	d901      	bls.n	8004324 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8004320:	2303      	movs	r3, #3
 8004322:	e1a5      	b.n	8004670 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004324:	4b46      	ldr	r3, [pc, #280]	; (8004440 <HAL_RCC_OscConfig+0x2ac>)
 8004326:	681b      	ldr	r3, [r3, #0]
 8004328:	f003 0302 	and.w	r3, r3, #2
 800432c:	2b00      	cmp	r3, #0
 800432e:	d0f0      	beq.n	8004312 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004330:	4b43      	ldr	r3, [pc, #268]	; (8004440 <HAL_RCC_OscConfig+0x2ac>)
 8004332:	681b      	ldr	r3, [r3, #0]
 8004334:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8004338:	687b      	ldr	r3, [r7, #4]
 800433a:	691b      	ldr	r3, [r3, #16]
 800433c:	00db      	lsls	r3, r3, #3
 800433e:	4940      	ldr	r1, [pc, #256]	; (8004440 <HAL_RCC_OscConfig+0x2ac>)
 8004340:	4313      	orrs	r3, r2
 8004342:	600b      	str	r3, [r1, #0]
 8004344:	e015      	b.n	8004372 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8004346:	4b3f      	ldr	r3, [pc, #252]	; (8004444 <HAL_RCC_OscConfig+0x2b0>)
 8004348:	2200      	movs	r2, #0
 800434a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800434c:	f7fe faaa 	bl	80028a4 <HAL_GetTick>
 8004350:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004352:	e008      	b.n	8004366 <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8004354:	f7fe faa6 	bl	80028a4 <HAL_GetTick>
 8004358:	4602      	mov	r2, r0
 800435a:	693b      	ldr	r3, [r7, #16]
 800435c:	1ad3      	subs	r3, r2, r3
 800435e:	2b02      	cmp	r3, #2
 8004360:	d901      	bls.n	8004366 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8004362:	2303      	movs	r3, #3
 8004364:	e184      	b.n	8004670 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004366:	4b36      	ldr	r3, [pc, #216]	; (8004440 <HAL_RCC_OscConfig+0x2ac>)
 8004368:	681b      	ldr	r3, [r3, #0]
 800436a:	f003 0302 	and.w	r3, r3, #2
 800436e:	2b00      	cmp	r3, #0
 8004370:	d1f0      	bne.n	8004354 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8004372:	687b      	ldr	r3, [r7, #4]
 8004374:	681b      	ldr	r3, [r3, #0]
 8004376:	f003 0308 	and.w	r3, r3, #8
 800437a:	2b00      	cmp	r3, #0
 800437c:	d030      	beq.n	80043e0 <HAL_RCC_OscConfig+0x24c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 800437e:	687b      	ldr	r3, [r7, #4]
 8004380:	695b      	ldr	r3, [r3, #20]
 8004382:	2b00      	cmp	r3, #0
 8004384:	d016      	beq.n	80043b4 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8004386:	4b30      	ldr	r3, [pc, #192]	; (8004448 <HAL_RCC_OscConfig+0x2b4>)
 8004388:	2201      	movs	r2, #1
 800438a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800438c:	f7fe fa8a 	bl	80028a4 <HAL_GetTick>
 8004390:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004392:	e008      	b.n	80043a6 <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8004394:	f7fe fa86 	bl	80028a4 <HAL_GetTick>
 8004398:	4602      	mov	r2, r0
 800439a:	693b      	ldr	r3, [r7, #16]
 800439c:	1ad3      	subs	r3, r2, r3
 800439e:	2b02      	cmp	r3, #2
 80043a0:	d901      	bls.n	80043a6 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 80043a2:	2303      	movs	r3, #3
 80043a4:	e164      	b.n	8004670 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80043a6:	4b26      	ldr	r3, [pc, #152]	; (8004440 <HAL_RCC_OscConfig+0x2ac>)
 80043a8:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80043aa:	f003 0302 	and.w	r3, r3, #2
 80043ae:	2b00      	cmp	r3, #0
 80043b0:	d0f0      	beq.n	8004394 <HAL_RCC_OscConfig+0x200>
 80043b2:	e015      	b.n	80043e0 <HAL_RCC_OscConfig+0x24c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80043b4:	4b24      	ldr	r3, [pc, #144]	; (8004448 <HAL_RCC_OscConfig+0x2b4>)
 80043b6:	2200      	movs	r2, #0
 80043b8:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80043ba:	f7fe fa73 	bl	80028a4 <HAL_GetTick>
 80043be:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80043c0:	e008      	b.n	80043d4 <HAL_RCC_OscConfig+0x240>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80043c2:	f7fe fa6f 	bl	80028a4 <HAL_GetTick>
 80043c6:	4602      	mov	r2, r0
 80043c8:	693b      	ldr	r3, [r7, #16]
 80043ca:	1ad3      	subs	r3, r2, r3
 80043cc:	2b02      	cmp	r3, #2
 80043ce:	d901      	bls.n	80043d4 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 80043d0:	2303      	movs	r3, #3
 80043d2:	e14d      	b.n	8004670 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80043d4:	4b1a      	ldr	r3, [pc, #104]	; (8004440 <HAL_RCC_OscConfig+0x2ac>)
 80043d6:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80043d8:	f003 0302 	and.w	r3, r3, #2
 80043dc:	2b00      	cmp	r3, #0
 80043de:	d1f0      	bne.n	80043c2 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80043e0:	687b      	ldr	r3, [r7, #4]
 80043e2:	681b      	ldr	r3, [r3, #0]
 80043e4:	f003 0304 	and.w	r3, r3, #4
 80043e8:	2b00      	cmp	r3, #0
 80043ea:	f000 80a0 	beq.w	800452e <HAL_RCC_OscConfig+0x39a>
  {
    FlagStatus       pwrclkchanged = RESET;
 80043ee:	2300      	movs	r3, #0
 80043f0:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80043f2:	4b13      	ldr	r3, [pc, #76]	; (8004440 <HAL_RCC_OscConfig+0x2ac>)
 80043f4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80043f6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80043fa:	2b00      	cmp	r3, #0
 80043fc:	d10f      	bne.n	800441e <HAL_RCC_OscConfig+0x28a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80043fe:	2300      	movs	r3, #0
 8004400:	60bb      	str	r3, [r7, #8]
 8004402:	4b0f      	ldr	r3, [pc, #60]	; (8004440 <HAL_RCC_OscConfig+0x2ac>)
 8004404:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004406:	4a0e      	ldr	r2, [pc, #56]	; (8004440 <HAL_RCC_OscConfig+0x2ac>)
 8004408:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800440c:	6413      	str	r3, [r2, #64]	; 0x40
 800440e:	4b0c      	ldr	r3, [pc, #48]	; (8004440 <HAL_RCC_OscConfig+0x2ac>)
 8004410:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004412:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004416:	60bb      	str	r3, [r7, #8]
 8004418:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800441a:	2301      	movs	r3, #1
 800441c:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800441e:	4b0b      	ldr	r3, [pc, #44]	; (800444c <HAL_RCC_OscConfig+0x2b8>)
 8004420:	681b      	ldr	r3, [r3, #0]
 8004422:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004426:	2b00      	cmp	r3, #0
 8004428:	d121      	bne.n	800446e <HAL_RCC_OscConfig+0x2da>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800442a:	4b08      	ldr	r3, [pc, #32]	; (800444c <HAL_RCC_OscConfig+0x2b8>)
 800442c:	681b      	ldr	r3, [r3, #0]
 800442e:	4a07      	ldr	r2, [pc, #28]	; (800444c <HAL_RCC_OscConfig+0x2b8>)
 8004430:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004434:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8004436:	f7fe fa35 	bl	80028a4 <HAL_GetTick>
 800443a:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800443c:	e011      	b.n	8004462 <HAL_RCC_OscConfig+0x2ce>
 800443e:	bf00      	nop
 8004440:	40023800 	.word	0x40023800
 8004444:	42470000 	.word	0x42470000
 8004448:	42470e80 	.word	0x42470e80
 800444c:	40007000 	.word	0x40007000
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004450:	f7fe fa28 	bl	80028a4 <HAL_GetTick>
 8004454:	4602      	mov	r2, r0
 8004456:	693b      	ldr	r3, [r7, #16]
 8004458:	1ad3      	subs	r3, r2, r3
 800445a:	2b02      	cmp	r3, #2
 800445c:	d901      	bls.n	8004462 <HAL_RCC_OscConfig+0x2ce>
        {
          return HAL_TIMEOUT;
 800445e:	2303      	movs	r3, #3
 8004460:	e106      	b.n	8004670 <HAL_RCC_OscConfig+0x4dc>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004462:	4b85      	ldr	r3, [pc, #532]	; (8004678 <HAL_RCC_OscConfig+0x4e4>)
 8004464:	681b      	ldr	r3, [r3, #0]
 8004466:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800446a:	2b00      	cmp	r3, #0
 800446c:	d0f0      	beq.n	8004450 <HAL_RCC_OscConfig+0x2bc>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800446e:	687b      	ldr	r3, [r7, #4]
 8004470:	689b      	ldr	r3, [r3, #8]
 8004472:	2b01      	cmp	r3, #1
 8004474:	d106      	bne.n	8004484 <HAL_RCC_OscConfig+0x2f0>
 8004476:	4b81      	ldr	r3, [pc, #516]	; (800467c <HAL_RCC_OscConfig+0x4e8>)
 8004478:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800447a:	4a80      	ldr	r2, [pc, #512]	; (800467c <HAL_RCC_OscConfig+0x4e8>)
 800447c:	f043 0301 	orr.w	r3, r3, #1
 8004480:	6713      	str	r3, [r2, #112]	; 0x70
 8004482:	e01c      	b.n	80044be <HAL_RCC_OscConfig+0x32a>
 8004484:	687b      	ldr	r3, [r7, #4]
 8004486:	689b      	ldr	r3, [r3, #8]
 8004488:	2b05      	cmp	r3, #5
 800448a:	d10c      	bne.n	80044a6 <HAL_RCC_OscConfig+0x312>
 800448c:	4b7b      	ldr	r3, [pc, #492]	; (800467c <HAL_RCC_OscConfig+0x4e8>)
 800448e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004490:	4a7a      	ldr	r2, [pc, #488]	; (800467c <HAL_RCC_OscConfig+0x4e8>)
 8004492:	f043 0304 	orr.w	r3, r3, #4
 8004496:	6713      	str	r3, [r2, #112]	; 0x70
 8004498:	4b78      	ldr	r3, [pc, #480]	; (800467c <HAL_RCC_OscConfig+0x4e8>)
 800449a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800449c:	4a77      	ldr	r2, [pc, #476]	; (800467c <HAL_RCC_OscConfig+0x4e8>)
 800449e:	f043 0301 	orr.w	r3, r3, #1
 80044a2:	6713      	str	r3, [r2, #112]	; 0x70
 80044a4:	e00b      	b.n	80044be <HAL_RCC_OscConfig+0x32a>
 80044a6:	4b75      	ldr	r3, [pc, #468]	; (800467c <HAL_RCC_OscConfig+0x4e8>)
 80044a8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80044aa:	4a74      	ldr	r2, [pc, #464]	; (800467c <HAL_RCC_OscConfig+0x4e8>)
 80044ac:	f023 0301 	bic.w	r3, r3, #1
 80044b0:	6713      	str	r3, [r2, #112]	; 0x70
 80044b2:	4b72      	ldr	r3, [pc, #456]	; (800467c <HAL_RCC_OscConfig+0x4e8>)
 80044b4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80044b6:	4a71      	ldr	r2, [pc, #452]	; (800467c <HAL_RCC_OscConfig+0x4e8>)
 80044b8:	f023 0304 	bic.w	r3, r3, #4
 80044bc:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80044be:	687b      	ldr	r3, [r7, #4]
 80044c0:	689b      	ldr	r3, [r3, #8]
 80044c2:	2b00      	cmp	r3, #0
 80044c4:	d015      	beq.n	80044f2 <HAL_RCC_OscConfig+0x35e>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80044c6:	f7fe f9ed 	bl	80028a4 <HAL_GetTick>
 80044ca:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80044cc:	e00a      	b.n	80044e4 <HAL_RCC_OscConfig+0x350>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80044ce:	f7fe f9e9 	bl	80028a4 <HAL_GetTick>
 80044d2:	4602      	mov	r2, r0
 80044d4:	693b      	ldr	r3, [r7, #16]
 80044d6:	1ad3      	subs	r3, r2, r3
 80044d8:	f241 3288 	movw	r2, #5000	; 0x1388
 80044dc:	4293      	cmp	r3, r2
 80044de:	d901      	bls.n	80044e4 <HAL_RCC_OscConfig+0x350>
        {
          return HAL_TIMEOUT;
 80044e0:	2303      	movs	r3, #3
 80044e2:	e0c5      	b.n	8004670 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80044e4:	4b65      	ldr	r3, [pc, #404]	; (800467c <HAL_RCC_OscConfig+0x4e8>)
 80044e6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80044e8:	f003 0302 	and.w	r3, r3, #2
 80044ec:	2b00      	cmp	r3, #0
 80044ee:	d0ee      	beq.n	80044ce <HAL_RCC_OscConfig+0x33a>
 80044f0:	e014      	b.n	800451c <HAL_RCC_OscConfig+0x388>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80044f2:	f7fe f9d7 	bl	80028a4 <HAL_GetTick>
 80044f6:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80044f8:	e00a      	b.n	8004510 <HAL_RCC_OscConfig+0x37c>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80044fa:	f7fe f9d3 	bl	80028a4 <HAL_GetTick>
 80044fe:	4602      	mov	r2, r0
 8004500:	693b      	ldr	r3, [r7, #16]
 8004502:	1ad3      	subs	r3, r2, r3
 8004504:	f241 3288 	movw	r2, #5000	; 0x1388
 8004508:	4293      	cmp	r3, r2
 800450a:	d901      	bls.n	8004510 <HAL_RCC_OscConfig+0x37c>
        {
          return HAL_TIMEOUT;
 800450c:	2303      	movs	r3, #3
 800450e:	e0af      	b.n	8004670 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004510:	4b5a      	ldr	r3, [pc, #360]	; (800467c <HAL_RCC_OscConfig+0x4e8>)
 8004512:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004514:	f003 0302 	and.w	r3, r3, #2
 8004518:	2b00      	cmp	r3, #0
 800451a:	d1ee      	bne.n	80044fa <HAL_RCC_OscConfig+0x366>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800451c:	7dfb      	ldrb	r3, [r7, #23]
 800451e:	2b01      	cmp	r3, #1
 8004520:	d105      	bne.n	800452e <HAL_RCC_OscConfig+0x39a>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004522:	4b56      	ldr	r3, [pc, #344]	; (800467c <HAL_RCC_OscConfig+0x4e8>)
 8004524:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004526:	4a55      	ldr	r2, [pc, #340]	; (800467c <HAL_RCC_OscConfig+0x4e8>)
 8004528:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800452c:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800452e:	687b      	ldr	r3, [r7, #4]
 8004530:	699b      	ldr	r3, [r3, #24]
 8004532:	2b00      	cmp	r3, #0
 8004534:	f000 809b 	beq.w	800466e <HAL_RCC_OscConfig+0x4da>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8004538:	4b50      	ldr	r3, [pc, #320]	; (800467c <HAL_RCC_OscConfig+0x4e8>)
 800453a:	689b      	ldr	r3, [r3, #8]
 800453c:	f003 030c 	and.w	r3, r3, #12
 8004540:	2b08      	cmp	r3, #8
 8004542:	d05c      	beq.n	80045fe <HAL_RCC_OscConfig+0x46a>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8004544:	687b      	ldr	r3, [r7, #4]
 8004546:	699b      	ldr	r3, [r3, #24]
 8004548:	2b02      	cmp	r3, #2
 800454a:	d141      	bne.n	80045d0 <HAL_RCC_OscConfig+0x43c>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800454c:	4b4c      	ldr	r3, [pc, #304]	; (8004680 <HAL_RCC_OscConfig+0x4ec>)
 800454e:	2200      	movs	r2, #0
 8004550:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004552:	f7fe f9a7 	bl	80028a4 <HAL_GetTick>
 8004556:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004558:	e008      	b.n	800456c <HAL_RCC_OscConfig+0x3d8>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800455a:	f7fe f9a3 	bl	80028a4 <HAL_GetTick>
 800455e:	4602      	mov	r2, r0
 8004560:	693b      	ldr	r3, [r7, #16]
 8004562:	1ad3      	subs	r3, r2, r3
 8004564:	2b02      	cmp	r3, #2
 8004566:	d901      	bls.n	800456c <HAL_RCC_OscConfig+0x3d8>
          {
            return HAL_TIMEOUT;
 8004568:	2303      	movs	r3, #3
 800456a:	e081      	b.n	8004670 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800456c:	4b43      	ldr	r3, [pc, #268]	; (800467c <HAL_RCC_OscConfig+0x4e8>)
 800456e:	681b      	ldr	r3, [r3, #0]
 8004570:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004574:	2b00      	cmp	r3, #0
 8004576:	d1f0      	bne.n	800455a <HAL_RCC_OscConfig+0x3c6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8004578:	687b      	ldr	r3, [r7, #4]
 800457a:	69da      	ldr	r2, [r3, #28]
 800457c:	687b      	ldr	r3, [r7, #4]
 800457e:	6a1b      	ldr	r3, [r3, #32]
 8004580:	431a      	orrs	r2, r3
 8004582:	687b      	ldr	r3, [r7, #4]
 8004584:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004586:	019b      	lsls	r3, r3, #6
 8004588:	431a      	orrs	r2, r3
 800458a:	687b      	ldr	r3, [r7, #4]
 800458c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800458e:	085b      	lsrs	r3, r3, #1
 8004590:	3b01      	subs	r3, #1
 8004592:	041b      	lsls	r3, r3, #16
 8004594:	431a      	orrs	r2, r3
 8004596:	687b      	ldr	r3, [r7, #4]
 8004598:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800459a:	061b      	lsls	r3, r3, #24
 800459c:	4937      	ldr	r1, [pc, #220]	; (800467c <HAL_RCC_OscConfig+0x4e8>)
 800459e:	4313      	orrs	r3, r2
 80045a0:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80045a2:	4b37      	ldr	r3, [pc, #220]	; (8004680 <HAL_RCC_OscConfig+0x4ec>)
 80045a4:	2201      	movs	r2, #1
 80045a6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80045a8:	f7fe f97c 	bl	80028a4 <HAL_GetTick>
 80045ac:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80045ae:	e008      	b.n	80045c2 <HAL_RCC_OscConfig+0x42e>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80045b0:	f7fe f978 	bl	80028a4 <HAL_GetTick>
 80045b4:	4602      	mov	r2, r0
 80045b6:	693b      	ldr	r3, [r7, #16]
 80045b8:	1ad3      	subs	r3, r2, r3
 80045ba:	2b02      	cmp	r3, #2
 80045bc:	d901      	bls.n	80045c2 <HAL_RCC_OscConfig+0x42e>
          {
            return HAL_TIMEOUT;
 80045be:	2303      	movs	r3, #3
 80045c0:	e056      	b.n	8004670 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80045c2:	4b2e      	ldr	r3, [pc, #184]	; (800467c <HAL_RCC_OscConfig+0x4e8>)
 80045c4:	681b      	ldr	r3, [r3, #0]
 80045c6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80045ca:	2b00      	cmp	r3, #0
 80045cc:	d0f0      	beq.n	80045b0 <HAL_RCC_OscConfig+0x41c>
 80045ce:	e04e      	b.n	800466e <HAL_RCC_OscConfig+0x4da>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80045d0:	4b2b      	ldr	r3, [pc, #172]	; (8004680 <HAL_RCC_OscConfig+0x4ec>)
 80045d2:	2200      	movs	r2, #0
 80045d4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80045d6:	f7fe f965 	bl	80028a4 <HAL_GetTick>
 80045da:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80045dc:	e008      	b.n	80045f0 <HAL_RCC_OscConfig+0x45c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80045de:	f7fe f961 	bl	80028a4 <HAL_GetTick>
 80045e2:	4602      	mov	r2, r0
 80045e4:	693b      	ldr	r3, [r7, #16]
 80045e6:	1ad3      	subs	r3, r2, r3
 80045e8:	2b02      	cmp	r3, #2
 80045ea:	d901      	bls.n	80045f0 <HAL_RCC_OscConfig+0x45c>
          {
            return HAL_TIMEOUT;
 80045ec:	2303      	movs	r3, #3
 80045ee:	e03f      	b.n	8004670 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80045f0:	4b22      	ldr	r3, [pc, #136]	; (800467c <HAL_RCC_OscConfig+0x4e8>)
 80045f2:	681b      	ldr	r3, [r3, #0]
 80045f4:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80045f8:	2b00      	cmp	r3, #0
 80045fa:	d1f0      	bne.n	80045de <HAL_RCC_OscConfig+0x44a>
 80045fc:	e037      	b.n	800466e <HAL_RCC_OscConfig+0x4da>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80045fe:	687b      	ldr	r3, [r7, #4]
 8004600:	699b      	ldr	r3, [r3, #24]
 8004602:	2b01      	cmp	r3, #1
 8004604:	d101      	bne.n	800460a <HAL_RCC_OscConfig+0x476>
      {
        return HAL_ERROR;
 8004606:	2301      	movs	r3, #1
 8004608:	e032      	b.n	8004670 <HAL_RCC_OscConfig+0x4dc>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 800460a:	4b1c      	ldr	r3, [pc, #112]	; (800467c <HAL_RCC_OscConfig+0x4e8>)
 800460c:	685b      	ldr	r3, [r3, #4]
 800460e:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8004610:	687b      	ldr	r3, [r7, #4]
 8004612:	699b      	ldr	r3, [r3, #24]
 8004614:	2b01      	cmp	r3, #1
 8004616:	d028      	beq.n	800466a <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004618:	68fb      	ldr	r3, [r7, #12]
 800461a:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 800461e:	687b      	ldr	r3, [r7, #4]
 8004620:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8004622:	429a      	cmp	r2, r3
 8004624:	d121      	bne.n	800466a <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8004626:	68fb      	ldr	r3, [r7, #12]
 8004628:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 800462c:	687b      	ldr	r3, [r7, #4]
 800462e:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004630:	429a      	cmp	r2, r3
 8004632:	d11a      	bne.n	800466a <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8004634:	68fa      	ldr	r2, [r7, #12]
 8004636:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 800463a:	4013      	ands	r3, r2
 800463c:	687a      	ldr	r2, [r7, #4]
 800463e:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8004640:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8004642:	4293      	cmp	r3, r2
 8004644:	d111      	bne.n	800466a <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8004646:	68fb      	ldr	r3, [r7, #12]
 8004648:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 800464c:	687b      	ldr	r3, [r7, #4]
 800464e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004650:	085b      	lsrs	r3, r3, #1
 8004652:	3b01      	subs	r3, #1
 8004654:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8004656:	429a      	cmp	r2, r3
 8004658:	d107      	bne.n	800466a <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 800465a:	68fb      	ldr	r3, [r7, #12]
 800465c:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8004660:	687b      	ldr	r3, [r7, #4]
 8004662:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004664:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8004666:	429a      	cmp	r2, r3
 8004668:	d001      	beq.n	800466e <HAL_RCC_OscConfig+0x4da>
#endif
        {
          return HAL_ERROR;
 800466a:	2301      	movs	r3, #1
 800466c:	e000      	b.n	8004670 <HAL_RCC_OscConfig+0x4dc>
        }
      }
    }
  }
  return HAL_OK;
 800466e:	2300      	movs	r3, #0
}
 8004670:	4618      	mov	r0, r3
 8004672:	3718      	adds	r7, #24
 8004674:	46bd      	mov	sp, r7
 8004676:	bd80      	pop	{r7, pc}
 8004678:	40007000 	.word	0x40007000
 800467c:	40023800 	.word	0x40023800
 8004680:	42470060 	.word	0x42470060

08004684 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8004684:	b580      	push	{r7, lr}
 8004686:	b084      	sub	sp, #16
 8004688:	af00      	add	r7, sp, #0
 800468a:	6078      	str	r0, [r7, #4]
 800468c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800468e:	687b      	ldr	r3, [r7, #4]
 8004690:	2b00      	cmp	r3, #0
 8004692:	d101      	bne.n	8004698 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8004694:	2301      	movs	r3, #1
 8004696:	e0cc      	b.n	8004832 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8004698:	4b68      	ldr	r3, [pc, #416]	; (800483c <HAL_RCC_ClockConfig+0x1b8>)
 800469a:	681b      	ldr	r3, [r3, #0]
 800469c:	f003 0307 	and.w	r3, r3, #7
 80046a0:	683a      	ldr	r2, [r7, #0]
 80046a2:	429a      	cmp	r2, r3
 80046a4:	d90c      	bls.n	80046c0 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80046a6:	4b65      	ldr	r3, [pc, #404]	; (800483c <HAL_RCC_ClockConfig+0x1b8>)
 80046a8:	683a      	ldr	r2, [r7, #0]
 80046aa:	b2d2      	uxtb	r2, r2
 80046ac:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80046ae:	4b63      	ldr	r3, [pc, #396]	; (800483c <HAL_RCC_ClockConfig+0x1b8>)
 80046b0:	681b      	ldr	r3, [r3, #0]
 80046b2:	f003 0307 	and.w	r3, r3, #7
 80046b6:	683a      	ldr	r2, [r7, #0]
 80046b8:	429a      	cmp	r2, r3
 80046ba:	d001      	beq.n	80046c0 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 80046bc:	2301      	movs	r3, #1
 80046be:	e0b8      	b.n	8004832 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80046c0:	687b      	ldr	r3, [r7, #4]
 80046c2:	681b      	ldr	r3, [r3, #0]
 80046c4:	f003 0302 	and.w	r3, r3, #2
 80046c8:	2b00      	cmp	r3, #0
 80046ca:	d020      	beq.n	800470e <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80046cc:	687b      	ldr	r3, [r7, #4]
 80046ce:	681b      	ldr	r3, [r3, #0]
 80046d0:	f003 0304 	and.w	r3, r3, #4
 80046d4:	2b00      	cmp	r3, #0
 80046d6:	d005      	beq.n	80046e4 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80046d8:	4b59      	ldr	r3, [pc, #356]	; (8004840 <HAL_RCC_ClockConfig+0x1bc>)
 80046da:	689b      	ldr	r3, [r3, #8]
 80046dc:	4a58      	ldr	r2, [pc, #352]	; (8004840 <HAL_RCC_ClockConfig+0x1bc>)
 80046de:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 80046e2:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80046e4:	687b      	ldr	r3, [r7, #4]
 80046e6:	681b      	ldr	r3, [r3, #0]
 80046e8:	f003 0308 	and.w	r3, r3, #8
 80046ec:	2b00      	cmp	r3, #0
 80046ee:	d005      	beq.n	80046fc <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80046f0:	4b53      	ldr	r3, [pc, #332]	; (8004840 <HAL_RCC_ClockConfig+0x1bc>)
 80046f2:	689b      	ldr	r3, [r3, #8]
 80046f4:	4a52      	ldr	r2, [pc, #328]	; (8004840 <HAL_RCC_ClockConfig+0x1bc>)
 80046f6:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 80046fa:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80046fc:	4b50      	ldr	r3, [pc, #320]	; (8004840 <HAL_RCC_ClockConfig+0x1bc>)
 80046fe:	689b      	ldr	r3, [r3, #8]
 8004700:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8004704:	687b      	ldr	r3, [r7, #4]
 8004706:	689b      	ldr	r3, [r3, #8]
 8004708:	494d      	ldr	r1, [pc, #308]	; (8004840 <HAL_RCC_ClockConfig+0x1bc>)
 800470a:	4313      	orrs	r3, r2
 800470c:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800470e:	687b      	ldr	r3, [r7, #4]
 8004710:	681b      	ldr	r3, [r3, #0]
 8004712:	f003 0301 	and.w	r3, r3, #1
 8004716:	2b00      	cmp	r3, #0
 8004718:	d044      	beq.n	80047a4 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800471a:	687b      	ldr	r3, [r7, #4]
 800471c:	685b      	ldr	r3, [r3, #4]
 800471e:	2b01      	cmp	r3, #1
 8004720:	d107      	bne.n	8004732 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004722:	4b47      	ldr	r3, [pc, #284]	; (8004840 <HAL_RCC_ClockConfig+0x1bc>)
 8004724:	681b      	ldr	r3, [r3, #0]
 8004726:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800472a:	2b00      	cmp	r3, #0
 800472c:	d119      	bne.n	8004762 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800472e:	2301      	movs	r3, #1
 8004730:	e07f      	b.n	8004832 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8004732:	687b      	ldr	r3, [r7, #4]
 8004734:	685b      	ldr	r3, [r3, #4]
 8004736:	2b02      	cmp	r3, #2
 8004738:	d003      	beq.n	8004742 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 800473a:	687b      	ldr	r3, [r7, #4]
 800473c:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800473e:	2b03      	cmp	r3, #3
 8004740:	d107      	bne.n	8004752 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004742:	4b3f      	ldr	r3, [pc, #252]	; (8004840 <HAL_RCC_ClockConfig+0x1bc>)
 8004744:	681b      	ldr	r3, [r3, #0]
 8004746:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800474a:	2b00      	cmp	r3, #0
 800474c:	d109      	bne.n	8004762 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800474e:	2301      	movs	r3, #1
 8004750:	e06f      	b.n	8004832 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004752:	4b3b      	ldr	r3, [pc, #236]	; (8004840 <HAL_RCC_ClockConfig+0x1bc>)
 8004754:	681b      	ldr	r3, [r3, #0]
 8004756:	f003 0302 	and.w	r3, r3, #2
 800475a:	2b00      	cmp	r3, #0
 800475c:	d101      	bne.n	8004762 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800475e:	2301      	movs	r3, #1
 8004760:	e067      	b.n	8004832 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8004762:	4b37      	ldr	r3, [pc, #220]	; (8004840 <HAL_RCC_ClockConfig+0x1bc>)
 8004764:	689b      	ldr	r3, [r3, #8]
 8004766:	f023 0203 	bic.w	r2, r3, #3
 800476a:	687b      	ldr	r3, [r7, #4]
 800476c:	685b      	ldr	r3, [r3, #4]
 800476e:	4934      	ldr	r1, [pc, #208]	; (8004840 <HAL_RCC_ClockConfig+0x1bc>)
 8004770:	4313      	orrs	r3, r2
 8004772:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8004774:	f7fe f896 	bl	80028a4 <HAL_GetTick>
 8004778:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800477a:	e00a      	b.n	8004792 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800477c:	f7fe f892 	bl	80028a4 <HAL_GetTick>
 8004780:	4602      	mov	r2, r0
 8004782:	68fb      	ldr	r3, [r7, #12]
 8004784:	1ad3      	subs	r3, r2, r3
 8004786:	f241 3288 	movw	r2, #5000	; 0x1388
 800478a:	4293      	cmp	r3, r2
 800478c:	d901      	bls.n	8004792 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800478e:	2303      	movs	r3, #3
 8004790:	e04f      	b.n	8004832 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004792:	4b2b      	ldr	r3, [pc, #172]	; (8004840 <HAL_RCC_ClockConfig+0x1bc>)
 8004794:	689b      	ldr	r3, [r3, #8]
 8004796:	f003 020c 	and.w	r2, r3, #12
 800479a:	687b      	ldr	r3, [r7, #4]
 800479c:	685b      	ldr	r3, [r3, #4]
 800479e:	009b      	lsls	r3, r3, #2
 80047a0:	429a      	cmp	r2, r3
 80047a2:	d1eb      	bne.n	800477c <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80047a4:	4b25      	ldr	r3, [pc, #148]	; (800483c <HAL_RCC_ClockConfig+0x1b8>)
 80047a6:	681b      	ldr	r3, [r3, #0]
 80047a8:	f003 0307 	and.w	r3, r3, #7
 80047ac:	683a      	ldr	r2, [r7, #0]
 80047ae:	429a      	cmp	r2, r3
 80047b0:	d20c      	bcs.n	80047cc <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80047b2:	4b22      	ldr	r3, [pc, #136]	; (800483c <HAL_RCC_ClockConfig+0x1b8>)
 80047b4:	683a      	ldr	r2, [r7, #0]
 80047b6:	b2d2      	uxtb	r2, r2
 80047b8:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80047ba:	4b20      	ldr	r3, [pc, #128]	; (800483c <HAL_RCC_ClockConfig+0x1b8>)
 80047bc:	681b      	ldr	r3, [r3, #0]
 80047be:	f003 0307 	and.w	r3, r3, #7
 80047c2:	683a      	ldr	r2, [r7, #0]
 80047c4:	429a      	cmp	r2, r3
 80047c6:	d001      	beq.n	80047cc <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 80047c8:	2301      	movs	r3, #1
 80047ca:	e032      	b.n	8004832 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80047cc:	687b      	ldr	r3, [r7, #4]
 80047ce:	681b      	ldr	r3, [r3, #0]
 80047d0:	f003 0304 	and.w	r3, r3, #4
 80047d4:	2b00      	cmp	r3, #0
 80047d6:	d008      	beq.n	80047ea <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80047d8:	4b19      	ldr	r3, [pc, #100]	; (8004840 <HAL_RCC_ClockConfig+0x1bc>)
 80047da:	689b      	ldr	r3, [r3, #8]
 80047dc:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 80047e0:	687b      	ldr	r3, [r7, #4]
 80047e2:	68db      	ldr	r3, [r3, #12]
 80047e4:	4916      	ldr	r1, [pc, #88]	; (8004840 <HAL_RCC_ClockConfig+0x1bc>)
 80047e6:	4313      	orrs	r3, r2
 80047e8:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80047ea:	687b      	ldr	r3, [r7, #4]
 80047ec:	681b      	ldr	r3, [r3, #0]
 80047ee:	f003 0308 	and.w	r3, r3, #8
 80047f2:	2b00      	cmp	r3, #0
 80047f4:	d009      	beq.n	800480a <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80047f6:	4b12      	ldr	r3, [pc, #72]	; (8004840 <HAL_RCC_ClockConfig+0x1bc>)
 80047f8:	689b      	ldr	r3, [r3, #8]
 80047fa:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 80047fe:	687b      	ldr	r3, [r7, #4]
 8004800:	691b      	ldr	r3, [r3, #16]
 8004802:	00db      	lsls	r3, r3, #3
 8004804:	490e      	ldr	r1, [pc, #56]	; (8004840 <HAL_RCC_ClockConfig+0x1bc>)
 8004806:	4313      	orrs	r3, r2
 8004808:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 800480a:	f000 f821 	bl	8004850 <HAL_RCC_GetSysClockFreq>
 800480e:	4602      	mov	r2, r0
 8004810:	4b0b      	ldr	r3, [pc, #44]	; (8004840 <HAL_RCC_ClockConfig+0x1bc>)
 8004812:	689b      	ldr	r3, [r3, #8]
 8004814:	091b      	lsrs	r3, r3, #4
 8004816:	f003 030f 	and.w	r3, r3, #15
 800481a:	490a      	ldr	r1, [pc, #40]	; (8004844 <HAL_RCC_ClockConfig+0x1c0>)
 800481c:	5ccb      	ldrb	r3, [r1, r3]
 800481e:	fa22 f303 	lsr.w	r3, r2, r3
 8004822:	4a09      	ldr	r2, [pc, #36]	; (8004848 <HAL_RCC_ClockConfig+0x1c4>)
 8004824:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8004826:	4b09      	ldr	r3, [pc, #36]	; (800484c <HAL_RCC_ClockConfig+0x1c8>)
 8004828:	681b      	ldr	r3, [r3, #0]
 800482a:	4618      	mov	r0, r3
 800482c:	f7fd fff6 	bl	800281c <HAL_InitTick>

  return HAL_OK;
 8004830:	2300      	movs	r3, #0
}
 8004832:	4618      	mov	r0, r3
 8004834:	3710      	adds	r7, #16
 8004836:	46bd      	mov	sp, r7
 8004838:	bd80      	pop	{r7, pc}
 800483a:	bf00      	nop
 800483c:	40023c00 	.word	0x40023c00
 8004840:	40023800 	.word	0x40023800
 8004844:	0800a940 	.word	0x0800a940
 8004848:	200003a4 	.word	0x200003a4
 800484c:	200003a8 	.word	0x200003a8

08004850 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004850:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 8004854:	b084      	sub	sp, #16
 8004856:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8004858:	2300      	movs	r3, #0
 800485a:	607b      	str	r3, [r7, #4]
 800485c:	2300      	movs	r3, #0
 800485e:	60fb      	str	r3, [r7, #12]
 8004860:	2300      	movs	r3, #0
 8004862:	603b      	str	r3, [r7, #0]
  uint32_t sysclockfreq = 0U;
 8004864:	2300      	movs	r3, #0
 8004866:	60bb      	str	r3, [r7, #8]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8004868:	4b67      	ldr	r3, [pc, #412]	; (8004a08 <HAL_RCC_GetSysClockFreq+0x1b8>)
 800486a:	689b      	ldr	r3, [r3, #8]
 800486c:	f003 030c 	and.w	r3, r3, #12
 8004870:	2b08      	cmp	r3, #8
 8004872:	d00d      	beq.n	8004890 <HAL_RCC_GetSysClockFreq+0x40>
 8004874:	2b08      	cmp	r3, #8
 8004876:	f200 80bd 	bhi.w	80049f4 <HAL_RCC_GetSysClockFreq+0x1a4>
 800487a:	2b00      	cmp	r3, #0
 800487c:	d002      	beq.n	8004884 <HAL_RCC_GetSysClockFreq+0x34>
 800487e:	2b04      	cmp	r3, #4
 8004880:	d003      	beq.n	800488a <HAL_RCC_GetSysClockFreq+0x3a>
 8004882:	e0b7      	b.n	80049f4 <HAL_RCC_GetSysClockFreq+0x1a4>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8004884:	4b61      	ldr	r3, [pc, #388]	; (8004a0c <HAL_RCC_GetSysClockFreq+0x1bc>)
 8004886:	60bb      	str	r3, [r7, #8]
       break;
 8004888:	e0b7      	b.n	80049fa <HAL_RCC_GetSysClockFreq+0x1aa>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 800488a:	4b61      	ldr	r3, [pc, #388]	; (8004a10 <HAL_RCC_GetSysClockFreq+0x1c0>)
 800488c:	60bb      	str	r3, [r7, #8]
      break;
 800488e:	e0b4      	b.n	80049fa <HAL_RCC_GetSysClockFreq+0x1aa>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8004890:	4b5d      	ldr	r3, [pc, #372]	; (8004a08 <HAL_RCC_GetSysClockFreq+0x1b8>)
 8004892:	685b      	ldr	r3, [r3, #4]
 8004894:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8004898:	607b      	str	r3, [r7, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 800489a:	4b5b      	ldr	r3, [pc, #364]	; (8004a08 <HAL_RCC_GetSysClockFreq+0x1b8>)
 800489c:	685b      	ldr	r3, [r3, #4]
 800489e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80048a2:	2b00      	cmp	r3, #0
 80048a4:	d04d      	beq.n	8004942 <HAL_RCC_GetSysClockFreq+0xf2>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80048a6:	4b58      	ldr	r3, [pc, #352]	; (8004a08 <HAL_RCC_GetSysClockFreq+0x1b8>)
 80048a8:	685b      	ldr	r3, [r3, #4]
 80048aa:	099b      	lsrs	r3, r3, #6
 80048ac:	461a      	mov	r2, r3
 80048ae:	f04f 0300 	mov.w	r3, #0
 80048b2:	f240 10ff 	movw	r0, #511	; 0x1ff
 80048b6:	f04f 0100 	mov.w	r1, #0
 80048ba:	ea02 0800 	and.w	r8, r2, r0
 80048be:	ea03 0901 	and.w	r9, r3, r1
 80048c2:	4640      	mov	r0, r8
 80048c4:	4649      	mov	r1, r9
 80048c6:	f04f 0200 	mov.w	r2, #0
 80048ca:	f04f 0300 	mov.w	r3, #0
 80048ce:	014b      	lsls	r3, r1, #5
 80048d0:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 80048d4:	0142      	lsls	r2, r0, #5
 80048d6:	4610      	mov	r0, r2
 80048d8:	4619      	mov	r1, r3
 80048da:	ebb0 0008 	subs.w	r0, r0, r8
 80048de:	eb61 0109 	sbc.w	r1, r1, r9
 80048e2:	f04f 0200 	mov.w	r2, #0
 80048e6:	f04f 0300 	mov.w	r3, #0
 80048ea:	018b      	lsls	r3, r1, #6
 80048ec:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 80048f0:	0182      	lsls	r2, r0, #6
 80048f2:	1a12      	subs	r2, r2, r0
 80048f4:	eb63 0301 	sbc.w	r3, r3, r1
 80048f8:	f04f 0000 	mov.w	r0, #0
 80048fc:	f04f 0100 	mov.w	r1, #0
 8004900:	00d9      	lsls	r1, r3, #3
 8004902:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8004906:	00d0      	lsls	r0, r2, #3
 8004908:	4602      	mov	r2, r0
 800490a:	460b      	mov	r3, r1
 800490c:	eb12 0208 	adds.w	r2, r2, r8
 8004910:	eb43 0309 	adc.w	r3, r3, r9
 8004914:	f04f 0000 	mov.w	r0, #0
 8004918:	f04f 0100 	mov.w	r1, #0
 800491c:	0259      	lsls	r1, r3, #9
 800491e:	ea41 51d2 	orr.w	r1, r1, r2, lsr #23
 8004922:	0250      	lsls	r0, r2, #9
 8004924:	4602      	mov	r2, r0
 8004926:	460b      	mov	r3, r1
 8004928:	4610      	mov	r0, r2
 800492a:	4619      	mov	r1, r3
 800492c:	687b      	ldr	r3, [r7, #4]
 800492e:	461a      	mov	r2, r3
 8004930:	f04f 0300 	mov.w	r3, #0
 8004934:	f7fb fca4 	bl	8000280 <__aeabi_uldivmod>
 8004938:	4602      	mov	r2, r0
 800493a:	460b      	mov	r3, r1
 800493c:	4613      	mov	r3, r2
 800493e:	60fb      	str	r3, [r7, #12]
 8004940:	e04a      	b.n	80049d8 <HAL_RCC_GetSysClockFreq+0x188>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004942:	4b31      	ldr	r3, [pc, #196]	; (8004a08 <HAL_RCC_GetSysClockFreq+0x1b8>)
 8004944:	685b      	ldr	r3, [r3, #4]
 8004946:	099b      	lsrs	r3, r3, #6
 8004948:	461a      	mov	r2, r3
 800494a:	f04f 0300 	mov.w	r3, #0
 800494e:	f240 10ff 	movw	r0, #511	; 0x1ff
 8004952:	f04f 0100 	mov.w	r1, #0
 8004956:	ea02 0400 	and.w	r4, r2, r0
 800495a:	ea03 0501 	and.w	r5, r3, r1
 800495e:	4620      	mov	r0, r4
 8004960:	4629      	mov	r1, r5
 8004962:	f04f 0200 	mov.w	r2, #0
 8004966:	f04f 0300 	mov.w	r3, #0
 800496a:	014b      	lsls	r3, r1, #5
 800496c:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 8004970:	0142      	lsls	r2, r0, #5
 8004972:	4610      	mov	r0, r2
 8004974:	4619      	mov	r1, r3
 8004976:	1b00      	subs	r0, r0, r4
 8004978:	eb61 0105 	sbc.w	r1, r1, r5
 800497c:	f04f 0200 	mov.w	r2, #0
 8004980:	f04f 0300 	mov.w	r3, #0
 8004984:	018b      	lsls	r3, r1, #6
 8004986:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 800498a:	0182      	lsls	r2, r0, #6
 800498c:	1a12      	subs	r2, r2, r0
 800498e:	eb63 0301 	sbc.w	r3, r3, r1
 8004992:	f04f 0000 	mov.w	r0, #0
 8004996:	f04f 0100 	mov.w	r1, #0
 800499a:	00d9      	lsls	r1, r3, #3
 800499c:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 80049a0:	00d0      	lsls	r0, r2, #3
 80049a2:	4602      	mov	r2, r0
 80049a4:	460b      	mov	r3, r1
 80049a6:	1912      	adds	r2, r2, r4
 80049a8:	eb45 0303 	adc.w	r3, r5, r3
 80049ac:	f04f 0000 	mov.w	r0, #0
 80049b0:	f04f 0100 	mov.w	r1, #0
 80049b4:	0299      	lsls	r1, r3, #10
 80049b6:	ea41 5192 	orr.w	r1, r1, r2, lsr #22
 80049ba:	0290      	lsls	r0, r2, #10
 80049bc:	4602      	mov	r2, r0
 80049be:	460b      	mov	r3, r1
 80049c0:	4610      	mov	r0, r2
 80049c2:	4619      	mov	r1, r3
 80049c4:	687b      	ldr	r3, [r7, #4]
 80049c6:	461a      	mov	r2, r3
 80049c8:	f04f 0300 	mov.w	r3, #0
 80049cc:	f7fb fc58 	bl	8000280 <__aeabi_uldivmod>
 80049d0:	4602      	mov	r2, r0
 80049d2:	460b      	mov	r3, r1
 80049d4:	4613      	mov	r3, r2
 80049d6:	60fb      	str	r3, [r7, #12]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 80049d8:	4b0b      	ldr	r3, [pc, #44]	; (8004a08 <HAL_RCC_GetSysClockFreq+0x1b8>)
 80049da:	685b      	ldr	r3, [r3, #4]
 80049dc:	0c1b      	lsrs	r3, r3, #16
 80049de:	f003 0303 	and.w	r3, r3, #3
 80049e2:	3301      	adds	r3, #1
 80049e4:	005b      	lsls	r3, r3, #1
 80049e6:	603b      	str	r3, [r7, #0]

      sysclockfreq = pllvco/pllp;
 80049e8:	68fa      	ldr	r2, [r7, #12]
 80049ea:	683b      	ldr	r3, [r7, #0]
 80049ec:	fbb2 f3f3 	udiv	r3, r2, r3
 80049f0:	60bb      	str	r3, [r7, #8]
      break;
 80049f2:	e002      	b.n	80049fa <HAL_RCC_GetSysClockFreq+0x1aa>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 80049f4:	4b05      	ldr	r3, [pc, #20]	; (8004a0c <HAL_RCC_GetSysClockFreq+0x1bc>)
 80049f6:	60bb      	str	r3, [r7, #8]
      break;
 80049f8:	bf00      	nop
    }
  }
  return sysclockfreq;
 80049fa:	68bb      	ldr	r3, [r7, #8]
}
 80049fc:	4618      	mov	r0, r3
 80049fe:	3710      	adds	r7, #16
 8004a00:	46bd      	mov	sp, r7
 8004a02:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 8004a06:	bf00      	nop
 8004a08:	40023800 	.word	0x40023800
 8004a0c:	00f42400 	.word	0x00f42400
 8004a10:	007a1200 	.word	0x007a1200

08004a14 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004a14:	b480      	push	{r7}
 8004a16:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8004a18:	4b03      	ldr	r3, [pc, #12]	; (8004a28 <HAL_RCC_GetHCLKFreq+0x14>)
 8004a1a:	681b      	ldr	r3, [r3, #0]
}
 8004a1c:	4618      	mov	r0, r3
 8004a1e:	46bd      	mov	sp, r7
 8004a20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a24:	4770      	bx	lr
 8004a26:	bf00      	nop
 8004a28:	200003a4 	.word	0x200003a4

08004a2c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8004a2c:	b580      	push	{r7, lr}
 8004a2e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8004a30:	f7ff fff0 	bl	8004a14 <HAL_RCC_GetHCLKFreq>
 8004a34:	4602      	mov	r2, r0
 8004a36:	4b05      	ldr	r3, [pc, #20]	; (8004a4c <HAL_RCC_GetPCLK1Freq+0x20>)
 8004a38:	689b      	ldr	r3, [r3, #8]
 8004a3a:	0a9b      	lsrs	r3, r3, #10
 8004a3c:	f003 0307 	and.w	r3, r3, #7
 8004a40:	4903      	ldr	r1, [pc, #12]	; (8004a50 <HAL_RCC_GetPCLK1Freq+0x24>)
 8004a42:	5ccb      	ldrb	r3, [r1, r3]
 8004a44:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004a48:	4618      	mov	r0, r3
 8004a4a:	bd80      	pop	{r7, pc}
 8004a4c:	40023800 	.word	0x40023800
 8004a50:	0800a950 	.word	0x0800a950

08004a54 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8004a54:	b580      	push	{r7, lr}
 8004a56:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8004a58:	f7ff ffdc 	bl	8004a14 <HAL_RCC_GetHCLKFreq>
 8004a5c:	4602      	mov	r2, r0
 8004a5e:	4b05      	ldr	r3, [pc, #20]	; (8004a74 <HAL_RCC_GetPCLK2Freq+0x20>)
 8004a60:	689b      	ldr	r3, [r3, #8]
 8004a62:	0b5b      	lsrs	r3, r3, #13
 8004a64:	f003 0307 	and.w	r3, r3, #7
 8004a68:	4903      	ldr	r1, [pc, #12]	; (8004a78 <HAL_RCC_GetPCLK2Freq+0x24>)
 8004a6a:	5ccb      	ldrb	r3, [r1, r3]
 8004a6c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004a70:	4618      	mov	r0, r3
 8004a72:	bd80      	pop	{r7, pc}
 8004a74:	40023800 	.word	0x40023800
 8004a78:	0800a950 	.word	0x0800a950

08004a7c <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8004a7c:	b580      	push	{r7, lr}
 8004a7e:	b082      	sub	sp, #8
 8004a80:	af00      	add	r7, sp, #0
 8004a82:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8004a84:	687b      	ldr	r3, [r7, #4]
 8004a86:	2b00      	cmp	r3, #0
 8004a88:	d101      	bne.n	8004a8e <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8004a8a:	2301      	movs	r3, #1
 8004a8c:	e07b      	b.n	8004b86 <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8004a8e:	687b      	ldr	r3, [r7, #4]
 8004a90:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004a92:	2b00      	cmp	r3, #0
 8004a94:	d108      	bne.n	8004aa8 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8004a96:	687b      	ldr	r3, [r7, #4]
 8004a98:	685b      	ldr	r3, [r3, #4]
 8004a9a:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8004a9e:	d009      	beq.n	8004ab4 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8004aa0:	687b      	ldr	r3, [r7, #4]
 8004aa2:	2200      	movs	r2, #0
 8004aa4:	61da      	str	r2, [r3, #28]
 8004aa6:	e005      	b.n	8004ab4 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8004aa8:	687b      	ldr	r3, [r7, #4]
 8004aaa:	2200      	movs	r2, #0
 8004aac:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8004aae:	687b      	ldr	r3, [r7, #4]
 8004ab0:	2200      	movs	r2, #0
 8004ab2:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8004ab4:	687b      	ldr	r3, [r7, #4]
 8004ab6:	2200      	movs	r2, #0
 8004ab8:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8004aba:	687b      	ldr	r3, [r7, #4]
 8004abc:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8004ac0:	b2db      	uxtb	r3, r3
 8004ac2:	2b00      	cmp	r3, #0
 8004ac4:	d106      	bne.n	8004ad4 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8004ac6:	687b      	ldr	r3, [r7, #4]
 8004ac8:	2200      	movs	r2, #0
 8004aca:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8004ace:	6878      	ldr	r0, [r7, #4]
 8004ad0:	f7fd fbd4 	bl	800227c <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8004ad4:	687b      	ldr	r3, [r7, #4]
 8004ad6:	2202      	movs	r2, #2
 8004ad8:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8004adc:	687b      	ldr	r3, [r7, #4]
 8004ade:	681b      	ldr	r3, [r3, #0]
 8004ae0:	681a      	ldr	r2, [r3, #0]
 8004ae2:	687b      	ldr	r3, [r7, #4]
 8004ae4:	681b      	ldr	r3, [r3, #0]
 8004ae6:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8004aea:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8004aec:	687b      	ldr	r3, [r7, #4]
 8004aee:	685b      	ldr	r3, [r3, #4]
 8004af0:	f403 7282 	and.w	r2, r3, #260	; 0x104
 8004af4:	687b      	ldr	r3, [r7, #4]
 8004af6:	689b      	ldr	r3, [r3, #8]
 8004af8:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 8004afc:	431a      	orrs	r2, r3
 8004afe:	687b      	ldr	r3, [r7, #4]
 8004b00:	68db      	ldr	r3, [r3, #12]
 8004b02:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8004b06:	431a      	orrs	r2, r3
 8004b08:	687b      	ldr	r3, [r7, #4]
 8004b0a:	691b      	ldr	r3, [r3, #16]
 8004b0c:	f003 0302 	and.w	r3, r3, #2
 8004b10:	431a      	orrs	r2, r3
 8004b12:	687b      	ldr	r3, [r7, #4]
 8004b14:	695b      	ldr	r3, [r3, #20]
 8004b16:	f003 0301 	and.w	r3, r3, #1
 8004b1a:	431a      	orrs	r2, r3
 8004b1c:	687b      	ldr	r3, [r7, #4]
 8004b1e:	699b      	ldr	r3, [r3, #24]
 8004b20:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8004b24:	431a      	orrs	r2, r3
 8004b26:	687b      	ldr	r3, [r7, #4]
 8004b28:	69db      	ldr	r3, [r3, #28]
 8004b2a:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8004b2e:	431a      	orrs	r2, r3
 8004b30:	687b      	ldr	r3, [r7, #4]
 8004b32:	6a1b      	ldr	r3, [r3, #32]
 8004b34:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004b38:	ea42 0103 	orr.w	r1, r2, r3
 8004b3c:	687b      	ldr	r3, [r7, #4]
 8004b3e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004b40:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 8004b44:	687b      	ldr	r3, [r7, #4]
 8004b46:	681b      	ldr	r3, [r3, #0]
 8004b48:	430a      	orrs	r2, r1
 8004b4a:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 8004b4c:	687b      	ldr	r3, [r7, #4]
 8004b4e:	699b      	ldr	r3, [r3, #24]
 8004b50:	0c1b      	lsrs	r3, r3, #16
 8004b52:	f003 0104 	and.w	r1, r3, #4
 8004b56:	687b      	ldr	r3, [r7, #4]
 8004b58:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004b5a:	f003 0210 	and.w	r2, r3, #16
 8004b5e:	687b      	ldr	r3, [r7, #4]
 8004b60:	681b      	ldr	r3, [r3, #0]
 8004b62:	430a      	orrs	r2, r1
 8004b64:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8004b66:	687b      	ldr	r3, [r7, #4]
 8004b68:	681b      	ldr	r3, [r3, #0]
 8004b6a:	69da      	ldr	r2, [r3, #28]
 8004b6c:	687b      	ldr	r3, [r7, #4]
 8004b6e:	681b      	ldr	r3, [r3, #0]
 8004b70:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8004b74:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8004b76:	687b      	ldr	r3, [r7, #4]
 8004b78:	2200      	movs	r2, #0
 8004b7a:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8004b7c:	687b      	ldr	r3, [r7, #4]
 8004b7e:	2201      	movs	r2, #1
 8004b80:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 8004b84:	2300      	movs	r3, #0
}
 8004b86:	4618      	mov	r0, r3
 8004b88:	3708      	adds	r7, #8
 8004b8a:	46bd      	mov	sp, r7
 8004b8c:	bd80      	pop	{r7, pc}

08004b8e <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004b8e:	b580      	push	{r7, lr}
 8004b90:	b088      	sub	sp, #32
 8004b92:	af00      	add	r7, sp, #0
 8004b94:	60f8      	str	r0, [r7, #12]
 8004b96:	60b9      	str	r1, [r7, #8]
 8004b98:	603b      	str	r3, [r7, #0]
 8004b9a:	4613      	mov	r3, r2
 8004b9c:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8004b9e:	2300      	movs	r3, #0
 8004ba0:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8004ba2:	68fb      	ldr	r3, [r7, #12]
 8004ba4:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8004ba8:	2b01      	cmp	r3, #1
 8004baa:	d101      	bne.n	8004bb0 <HAL_SPI_Transmit+0x22>
 8004bac:	2302      	movs	r3, #2
 8004bae:	e126      	b.n	8004dfe <HAL_SPI_Transmit+0x270>
 8004bb0:	68fb      	ldr	r3, [r7, #12]
 8004bb2:	2201      	movs	r2, #1
 8004bb4:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8004bb8:	f7fd fe74 	bl	80028a4 <HAL_GetTick>
 8004bbc:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 8004bbe:	88fb      	ldrh	r3, [r7, #6]
 8004bc0:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 8004bc2:	68fb      	ldr	r3, [r7, #12]
 8004bc4:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8004bc8:	b2db      	uxtb	r3, r3
 8004bca:	2b01      	cmp	r3, #1
 8004bcc:	d002      	beq.n	8004bd4 <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 8004bce:	2302      	movs	r3, #2
 8004bd0:	77fb      	strb	r3, [r7, #31]
    goto error;
 8004bd2:	e10b      	b.n	8004dec <HAL_SPI_Transmit+0x25e>
  }

  if ((pData == NULL) || (Size == 0U))
 8004bd4:	68bb      	ldr	r3, [r7, #8]
 8004bd6:	2b00      	cmp	r3, #0
 8004bd8:	d002      	beq.n	8004be0 <HAL_SPI_Transmit+0x52>
 8004bda:	88fb      	ldrh	r3, [r7, #6]
 8004bdc:	2b00      	cmp	r3, #0
 8004bde:	d102      	bne.n	8004be6 <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 8004be0:	2301      	movs	r3, #1
 8004be2:	77fb      	strb	r3, [r7, #31]
    goto error;
 8004be4:	e102      	b.n	8004dec <HAL_SPI_Transmit+0x25e>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8004be6:	68fb      	ldr	r3, [r7, #12]
 8004be8:	2203      	movs	r2, #3
 8004bea:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8004bee:	68fb      	ldr	r3, [r7, #12]
 8004bf0:	2200      	movs	r2, #0
 8004bf2:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 8004bf4:	68fb      	ldr	r3, [r7, #12]
 8004bf6:	68ba      	ldr	r2, [r7, #8]
 8004bf8:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = Size;
 8004bfa:	68fb      	ldr	r3, [r7, #12]
 8004bfc:	88fa      	ldrh	r2, [r7, #6]
 8004bfe:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = Size;
 8004c00:	68fb      	ldr	r3, [r7, #12]
 8004c02:	88fa      	ldrh	r2, [r7, #6]
 8004c04:	86da      	strh	r2, [r3, #54]	; 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8004c06:	68fb      	ldr	r3, [r7, #12]
 8004c08:	2200      	movs	r2, #0
 8004c0a:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = 0U;
 8004c0c:	68fb      	ldr	r3, [r7, #12]
 8004c0e:	2200      	movs	r2, #0
 8004c10:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = 0U;
 8004c12:	68fb      	ldr	r3, [r7, #12]
 8004c14:	2200      	movs	r2, #0
 8004c16:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxISR       = NULL;
 8004c18:	68fb      	ldr	r3, [r7, #12]
 8004c1a:	2200      	movs	r2, #0
 8004c1c:	645a      	str	r2, [r3, #68]	; 0x44
  hspi->RxISR       = NULL;
 8004c1e:	68fb      	ldr	r3, [r7, #12]
 8004c20:	2200      	movs	r2, #0
 8004c22:	641a      	str	r2, [r3, #64]	; 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8004c24:	68fb      	ldr	r3, [r7, #12]
 8004c26:	689b      	ldr	r3, [r3, #8]
 8004c28:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8004c2c:	d10f      	bne.n	8004c4e <HAL_SPI_Transmit+0xc0>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8004c2e:	68fb      	ldr	r3, [r7, #12]
 8004c30:	681b      	ldr	r3, [r3, #0]
 8004c32:	681a      	ldr	r2, [r3, #0]
 8004c34:	68fb      	ldr	r3, [r7, #12]
 8004c36:	681b      	ldr	r3, [r3, #0]
 8004c38:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8004c3c:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8004c3e:	68fb      	ldr	r3, [r7, #12]
 8004c40:	681b      	ldr	r3, [r3, #0]
 8004c42:	681a      	ldr	r2, [r3, #0]
 8004c44:	68fb      	ldr	r3, [r7, #12]
 8004c46:	681b      	ldr	r3, [r3, #0]
 8004c48:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8004c4c:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8004c4e:	68fb      	ldr	r3, [r7, #12]
 8004c50:	681b      	ldr	r3, [r3, #0]
 8004c52:	681b      	ldr	r3, [r3, #0]
 8004c54:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004c58:	2b40      	cmp	r3, #64	; 0x40
 8004c5a:	d007      	beq.n	8004c6c <HAL_SPI_Transmit+0xde>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8004c5c:	68fb      	ldr	r3, [r7, #12]
 8004c5e:	681b      	ldr	r3, [r3, #0]
 8004c60:	681a      	ldr	r2, [r3, #0]
 8004c62:	68fb      	ldr	r3, [r7, #12]
 8004c64:	681b      	ldr	r3, [r3, #0]
 8004c66:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8004c6a:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8004c6c:	68fb      	ldr	r3, [r7, #12]
 8004c6e:	68db      	ldr	r3, [r3, #12]
 8004c70:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8004c74:	d14b      	bne.n	8004d0e <HAL_SPI_Transmit+0x180>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8004c76:	68fb      	ldr	r3, [r7, #12]
 8004c78:	685b      	ldr	r3, [r3, #4]
 8004c7a:	2b00      	cmp	r3, #0
 8004c7c:	d002      	beq.n	8004c84 <HAL_SPI_Transmit+0xf6>
 8004c7e:	8afb      	ldrh	r3, [r7, #22]
 8004c80:	2b01      	cmp	r3, #1
 8004c82:	d13e      	bne.n	8004d02 <HAL_SPI_Transmit+0x174>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8004c84:	68fb      	ldr	r3, [r7, #12]
 8004c86:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004c88:	881a      	ldrh	r2, [r3, #0]
 8004c8a:	68fb      	ldr	r3, [r7, #12]
 8004c8c:	681b      	ldr	r3, [r3, #0]
 8004c8e:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8004c90:	68fb      	ldr	r3, [r7, #12]
 8004c92:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004c94:	1c9a      	adds	r2, r3, #2
 8004c96:	68fb      	ldr	r3, [r7, #12]
 8004c98:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8004c9a:	68fb      	ldr	r3, [r7, #12]
 8004c9c:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8004c9e:	b29b      	uxth	r3, r3
 8004ca0:	3b01      	subs	r3, #1
 8004ca2:	b29a      	uxth	r2, r3
 8004ca4:	68fb      	ldr	r3, [r7, #12]
 8004ca6:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8004ca8:	e02b      	b.n	8004d02 <HAL_SPI_Transmit+0x174>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8004caa:	68fb      	ldr	r3, [r7, #12]
 8004cac:	681b      	ldr	r3, [r3, #0]
 8004cae:	689b      	ldr	r3, [r3, #8]
 8004cb0:	f003 0302 	and.w	r3, r3, #2
 8004cb4:	2b02      	cmp	r3, #2
 8004cb6:	d112      	bne.n	8004cde <HAL_SPI_Transmit+0x150>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8004cb8:	68fb      	ldr	r3, [r7, #12]
 8004cba:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004cbc:	881a      	ldrh	r2, [r3, #0]
 8004cbe:	68fb      	ldr	r3, [r7, #12]
 8004cc0:	681b      	ldr	r3, [r3, #0]
 8004cc2:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8004cc4:	68fb      	ldr	r3, [r7, #12]
 8004cc6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004cc8:	1c9a      	adds	r2, r3, #2
 8004cca:	68fb      	ldr	r3, [r7, #12]
 8004ccc:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8004cce:	68fb      	ldr	r3, [r7, #12]
 8004cd0:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8004cd2:	b29b      	uxth	r3, r3
 8004cd4:	3b01      	subs	r3, #1
 8004cd6:	b29a      	uxth	r2, r3
 8004cd8:	68fb      	ldr	r3, [r7, #12]
 8004cda:	86da      	strh	r2, [r3, #54]	; 0x36
 8004cdc:	e011      	b.n	8004d02 <HAL_SPI_Transmit+0x174>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8004cde:	f7fd fde1 	bl	80028a4 <HAL_GetTick>
 8004ce2:	4602      	mov	r2, r0
 8004ce4:	69bb      	ldr	r3, [r7, #24]
 8004ce6:	1ad3      	subs	r3, r2, r3
 8004ce8:	683a      	ldr	r2, [r7, #0]
 8004cea:	429a      	cmp	r2, r3
 8004cec:	d803      	bhi.n	8004cf6 <HAL_SPI_Transmit+0x168>
 8004cee:	683b      	ldr	r3, [r7, #0]
 8004cf0:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004cf4:	d102      	bne.n	8004cfc <HAL_SPI_Transmit+0x16e>
 8004cf6:	683b      	ldr	r3, [r7, #0]
 8004cf8:	2b00      	cmp	r3, #0
 8004cfa:	d102      	bne.n	8004d02 <HAL_SPI_Transmit+0x174>
        {
          errorcode = HAL_TIMEOUT;
 8004cfc:	2303      	movs	r3, #3
 8004cfe:	77fb      	strb	r3, [r7, #31]
          goto error;
 8004d00:	e074      	b.n	8004dec <HAL_SPI_Transmit+0x25e>
    while (hspi->TxXferCount > 0U)
 8004d02:	68fb      	ldr	r3, [r7, #12]
 8004d04:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8004d06:	b29b      	uxth	r3, r3
 8004d08:	2b00      	cmp	r3, #0
 8004d0a:	d1ce      	bne.n	8004caa <HAL_SPI_Transmit+0x11c>
 8004d0c:	e04c      	b.n	8004da8 <HAL_SPI_Transmit+0x21a>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8004d0e:	68fb      	ldr	r3, [r7, #12]
 8004d10:	685b      	ldr	r3, [r3, #4]
 8004d12:	2b00      	cmp	r3, #0
 8004d14:	d002      	beq.n	8004d1c <HAL_SPI_Transmit+0x18e>
 8004d16:	8afb      	ldrh	r3, [r7, #22]
 8004d18:	2b01      	cmp	r3, #1
 8004d1a:	d140      	bne.n	8004d9e <HAL_SPI_Transmit+0x210>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8004d1c:	68fb      	ldr	r3, [r7, #12]
 8004d1e:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8004d20:	68fb      	ldr	r3, [r7, #12]
 8004d22:	681b      	ldr	r3, [r3, #0]
 8004d24:	330c      	adds	r3, #12
 8004d26:	7812      	ldrb	r2, [r2, #0]
 8004d28:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8004d2a:	68fb      	ldr	r3, [r7, #12]
 8004d2c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004d2e:	1c5a      	adds	r2, r3, #1
 8004d30:	68fb      	ldr	r3, [r7, #12]
 8004d32:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8004d34:	68fb      	ldr	r3, [r7, #12]
 8004d36:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8004d38:	b29b      	uxth	r3, r3
 8004d3a:	3b01      	subs	r3, #1
 8004d3c:	b29a      	uxth	r2, r3
 8004d3e:	68fb      	ldr	r3, [r7, #12]
 8004d40:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while (hspi->TxXferCount > 0U)
 8004d42:	e02c      	b.n	8004d9e <HAL_SPI_Transmit+0x210>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8004d44:	68fb      	ldr	r3, [r7, #12]
 8004d46:	681b      	ldr	r3, [r3, #0]
 8004d48:	689b      	ldr	r3, [r3, #8]
 8004d4a:	f003 0302 	and.w	r3, r3, #2
 8004d4e:	2b02      	cmp	r3, #2
 8004d50:	d113      	bne.n	8004d7a <HAL_SPI_Transmit+0x1ec>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8004d52:	68fb      	ldr	r3, [r7, #12]
 8004d54:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8004d56:	68fb      	ldr	r3, [r7, #12]
 8004d58:	681b      	ldr	r3, [r3, #0]
 8004d5a:	330c      	adds	r3, #12
 8004d5c:	7812      	ldrb	r2, [r2, #0]
 8004d5e:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 8004d60:	68fb      	ldr	r3, [r7, #12]
 8004d62:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004d64:	1c5a      	adds	r2, r3, #1
 8004d66:	68fb      	ldr	r3, [r7, #12]
 8004d68:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8004d6a:	68fb      	ldr	r3, [r7, #12]
 8004d6c:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8004d6e:	b29b      	uxth	r3, r3
 8004d70:	3b01      	subs	r3, #1
 8004d72:	b29a      	uxth	r2, r3
 8004d74:	68fb      	ldr	r3, [r7, #12]
 8004d76:	86da      	strh	r2, [r3, #54]	; 0x36
 8004d78:	e011      	b.n	8004d9e <HAL_SPI_Transmit+0x210>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8004d7a:	f7fd fd93 	bl	80028a4 <HAL_GetTick>
 8004d7e:	4602      	mov	r2, r0
 8004d80:	69bb      	ldr	r3, [r7, #24]
 8004d82:	1ad3      	subs	r3, r2, r3
 8004d84:	683a      	ldr	r2, [r7, #0]
 8004d86:	429a      	cmp	r2, r3
 8004d88:	d803      	bhi.n	8004d92 <HAL_SPI_Transmit+0x204>
 8004d8a:	683b      	ldr	r3, [r7, #0]
 8004d8c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004d90:	d102      	bne.n	8004d98 <HAL_SPI_Transmit+0x20a>
 8004d92:	683b      	ldr	r3, [r7, #0]
 8004d94:	2b00      	cmp	r3, #0
 8004d96:	d102      	bne.n	8004d9e <HAL_SPI_Transmit+0x210>
        {
          errorcode = HAL_TIMEOUT;
 8004d98:	2303      	movs	r3, #3
 8004d9a:	77fb      	strb	r3, [r7, #31]
          goto error;
 8004d9c:	e026      	b.n	8004dec <HAL_SPI_Transmit+0x25e>
    while (hspi->TxXferCount > 0U)
 8004d9e:	68fb      	ldr	r3, [r7, #12]
 8004da0:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8004da2:	b29b      	uxth	r3, r3
 8004da4:	2b00      	cmp	r3, #0
 8004da6:	d1cd      	bne.n	8004d44 <HAL_SPI_Transmit+0x1b6>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8004da8:	69ba      	ldr	r2, [r7, #24]
 8004daa:	6839      	ldr	r1, [r7, #0]
 8004dac:	68f8      	ldr	r0, [r7, #12]
 8004dae:	f000 fbcb 	bl	8005548 <SPI_EndRxTxTransaction>
 8004db2:	4603      	mov	r3, r0
 8004db4:	2b00      	cmp	r3, #0
 8004db6:	d002      	beq.n	8004dbe <HAL_SPI_Transmit+0x230>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8004db8:	68fb      	ldr	r3, [r7, #12]
 8004dba:	2220      	movs	r2, #32
 8004dbc:	655a      	str	r2, [r3, #84]	; 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8004dbe:	68fb      	ldr	r3, [r7, #12]
 8004dc0:	689b      	ldr	r3, [r3, #8]
 8004dc2:	2b00      	cmp	r3, #0
 8004dc4:	d10a      	bne.n	8004ddc <HAL_SPI_Transmit+0x24e>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8004dc6:	2300      	movs	r3, #0
 8004dc8:	613b      	str	r3, [r7, #16]
 8004dca:	68fb      	ldr	r3, [r7, #12]
 8004dcc:	681b      	ldr	r3, [r3, #0]
 8004dce:	68db      	ldr	r3, [r3, #12]
 8004dd0:	613b      	str	r3, [r7, #16]
 8004dd2:	68fb      	ldr	r3, [r7, #12]
 8004dd4:	681b      	ldr	r3, [r3, #0]
 8004dd6:	689b      	ldr	r3, [r3, #8]
 8004dd8:	613b      	str	r3, [r7, #16]
 8004dda:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8004ddc:	68fb      	ldr	r3, [r7, #12]
 8004dde:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004de0:	2b00      	cmp	r3, #0
 8004de2:	d002      	beq.n	8004dea <HAL_SPI_Transmit+0x25c>
  {
    errorcode = HAL_ERROR;
 8004de4:	2301      	movs	r3, #1
 8004de6:	77fb      	strb	r3, [r7, #31]
 8004de8:	e000      	b.n	8004dec <HAL_SPI_Transmit+0x25e>
  }

error:
 8004dea:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8004dec:	68fb      	ldr	r3, [r7, #12]
 8004dee:	2201      	movs	r2, #1
 8004df0:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8004df4:	68fb      	ldr	r3, [r7, #12]
 8004df6:	2200      	movs	r2, #0
 8004df8:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8004dfc:	7ffb      	ldrb	r3, [r7, #31]
}
 8004dfe:	4618      	mov	r0, r3
 8004e00:	3720      	adds	r7, #32
 8004e02:	46bd      	mov	sp, r7
 8004e04:	bd80      	pop	{r7, pc}

08004e06 <HAL_SPI_Receive>:
  * @param  Size amount of data to be received
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004e06:	b580      	push	{r7, lr}
 8004e08:	b088      	sub	sp, #32
 8004e0a:	af02      	add	r7, sp, #8
 8004e0c:	60f8      	str	r0, [r7, #12]
 8004e0e:	60b9      	str	r1, [r7, #8]
 8004e10:	603b      	str	r3, [r7, #0]
 8004e12:	4613      	mov	r3, r2
 8004e14:	80fb      	strh	r3, [r7, #6]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8004e16:	2300      	movs	r3, #0
 8004e18:	75fb      	strb	r3, [r7, #23]

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 8004e1a:	68fb      	ldr	r3, [r7, #12]
 8004e1c:	685b      	ldr	r3, [r3, #4]
 8004e1e:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8004e22:	d112      	bne.n	8004e4a <HAL_SPI_Receive+0x44>
 8004e24:	68fb      	ldr	r3, [r7, #12]
 8004e26:	689b      	ldr	r3, [r3, #8]
 8004e28:	2b00      	cmp	r3, #0
 8004e2a:	d10e      	bne.n	8004e4a <HAL_SPI_Receive+0x44>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 8004e2c:	68fb      	ldr	r3, [r7, #12]
 8004e2e:	2204      	movs	r2, #4
 8004e30:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 8004e34:	88fa      	ldrh	r2, [r7, #6]
 8004e36:	683b      	ldr	r3, [r7, #0]
 8004e38:	9300      	str	r3, [sp, #0]
 8004e3a:	4613      	mov	r3, r2
 8004e3c:	68ba      	ldr	r2, [r7, #8]
 8004e3e:	68b9      	ldr	r1, [r7, #8]
 8004e40:	68f8      	ldr	r0, [r7, #12]
 8004e42:	f000 f8f1 	bl	8005028 <HAL_SPI_TransmitReceive>
 8004e46:	4603      	mov	r3, r0
 8004e48:	e0ea      	b.n	8005020 <HAL_SPI_Receive+0x21a>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8004e4a:	68fb      	ldr	r3, [r7, #12]
 8004e4c:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8004e50:	2b01      	cmp	r3, #1
 8004e52:	d101      	bne.n	8004e58 <HAL_SPI_Receive+0x52>
 8004e54:	2302      	movs	r3, #2
 8004e56:	e0e3      	b.n	8005020 <HAL_SPI_Receive+0x21a>
 8004e58:	68fb      	ldr	r3, [r7, #12]
 8004e5a:	2201      	movs	r2, #1
 8004e5c:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8004e60:	f7fd fd20 	bl	80028a4 <HAL_GetTick>
 8004e64:	6138      	str	r0, [r7, #16]

  if (hspi->State != HAL_SPI_STATE_READY)
 8004e66:	68fb      	ldr	r3, [r7, #12]
 8004e68:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8004e6c:	b2db      	uxtb	r3, r3
 8004e6e:	2b01      	cmp	r3, #1
 8004e70:	d002      	beq.n	8004e78 <HAL_SPI_Receive+0x72>
  {
    errorcode = HAL_BUSY;
 8004e72:	2302      	movs	r3, #2
 8004e74:	75fb      	strb	r3, [r7, #23]
    goto error;
 8004e76:	e0ca      	b.n	800500e <HAL_SPI_Receive+0x208>
  }

  if ((pData == NULL) || (Size == 0U))
 8004e78:	68bb      	ldr	r3, [r7, #8]
 8004e7a:	2b00      	cmp	r3, #0
 8004e7c:	d002      	beq.n	8004e84 <HAL_SPI_Receive+0x7e>
 8004e7e:	88fb      	ldrh	r3, [r7, #6]
 8004e80:	2b00      	cmp	r3, #0
 8004e82:	d102      	bne.n	8004e8a <HAL_SPI_Receive+0x84>
  {
    errorcode = HAL_ERROR;
 8004e84:	2301      	movs	r3, #1
 8004e86:	75fb      	strb	r3, [r7, #23]
    goto error;
 8004e88:	e0c1      	b.n	800500e <HAL_SPI_Receive+0x208>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 8004e8a:	68fb      	ldr	r3, [r7, #12]
 8004e8c:	2204      	movs	r2, #4
 8004e8e:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8004e92:	68fb      	ldr	r3, [r7, #12]
 8004e94:	2200      	movs	r2, #0
 8004e96:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 8004e98:	68fb      	ldr	r3, [r7, #12]
 8004e9a:	68ba      	ldr	r2, [r7, #8]
 8004e9c:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = Size;
 8004e9e:	68fb      	ldr	r3, [r7, #12]
 8004ea0:	88fa      	ldrh	r2, [r7, #6]
 8004ea2:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = Size;
 8004ea4:	68fb      	ldr	r3, [r7, #12]
 8004ea6:	88fa      	ldrh	r2, [r7, #6]
 8004ea8:	87da      	strh	r2, [r3, #62]	; 0x3e

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 8004eaa:	68fb      	ldr	r3, [r7, #12]
 8004eac:	2200      	movs	r2, #0
 8004eae:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = 0U;
 8004eb0:	68fb      	ldr	r3, [r7, #12]
 8004eb2:	2200      	movs	r2, #0
 8004eb4:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = 0U;
 8004eb6:	68fb      	ldr	r3, [r7, #12]
 8004eb8:	2200      	movs	r2, #0
 8004eba:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->RxISR       = NULL;
 8004ebc:	68fb      	ldr	r3, [r7, #12]
 8004ebe:	2200      	movs	r2, #0
 8004ec0:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 8004ec2:	68fb      	ldr	r3, [r7, #12]
 8004ec4:	2200      	movs	r2, #0
 8004ec6:	645a      	str	r2, [r3, #68]	; 0x44
    hspi->RxXferCount--;
  }
#endif /* USE_SPI_CRC */

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8004ec8:	68fb      	ldr	r3, [r7, #12]
 8004eca:	689b      	ldr	r3, [r3, #8]
 8004ecc:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8004ed0:	d10f      	bne.n	8004ef2 <HAL_SPI_Receive+0xec>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8004ed2:	68fb      	ldr	r3, [r7, #12]
 8004ed4:	681b      	ldr	r3, [r3, #0]
 8004ed6:	681a      	ldr	r2, [r3, #0]
 8004ed8:	68fb      	ldr	r3, [r7, #12]
 8004eda:	681b      	ldr	r3, [r3, #0]
 8004edc:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8004ee0:	601a      	str	r2, [r3, #0]
    SPI_1LINE_RX(hspi);
 8004ee2:	68fb      	ldr	r3, [r7, #12]
 8004ee4:	681b      	ldr	r3, [r3, #0]
 8004ee6:	681a      	ldr	r2, [r3, #0]
 8004ee8:	68fb      	ldr	r3, [r7, #12]
 8004eea:	681b      	ldr	r3, [r3, #0]
 8004eec:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 8004ef0:	601a      	str	r2, [r3, #0]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8004ef2:	68fb      	ldr	r3, [r7, #12]
 8004ef4:	681b      	ldr	r3, [r3, #0]
 8004ef6:	681b      	ldr	r3, [r3, #0]
 8004ef8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004efc:	2b40      	cmp	r3, #64	; 0x40
 8004efe:	d007      	beq.n	8004f10 <HAL_SPI_Receive+0x10a>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8004f00:	68fb      	ldr	r3, [r7, #12]
 8004f02:	681b      	ldr	r3, [r3, #0]
 8004f04:	681a      	ldr	r2, [r3, #0]
 8004f06:	68fb      	ldr	r3, [r7, #12]
 8004f08:	681b      	ldr	r3, [r3, #0]
 8004f0a:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8004f0e:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 8 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_8BIT)
 8004f10:	68fb      	ldr	r3, [r7, #12]
 8004f12:	68db      	ldr	r3, [r3, #12]
 8004f14:	2b00      	cmp	r3, #0
 8004f16:	d162      	bne.n	8004fde <HAL_SPI_Receive+0x1d8>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
 8004f18:	e02e      	b.n	8004f78 <HAL_SPI_Receive+0x172>
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8004f1a:	68fb      	ldr	r3, [r7, #12]
 8004f1c:	681b      	ldr	r3, [r3, #0]
 8004f1e:	689b      	ldr	r3, [r3, #8]
 8004f20:	f003 0301 	and.w	r3, r3, #1
 8004f24:	2b01      	cmp	r3, #1
 8004f26:	d115      	bne.n	8004f54 <HAL_SPI_Receive+0x14e>
      {
        /* read the received data */
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 8004f28:	68fb      	ldr	r3, [r7, #12]
 8004f2a:	681b      	ldr	r3, [r3, #0]
 8004f2c:	f103 020c 	add.w	r2, r3, #12
 8004f30:	68fb      	ldr	r3, [r7, #12]
 8004f32:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004f34:	7812      	ldrb	r2, [r2, #0]
 8004f36:	b2d2      	uxtb	r2, r2
 8004f38:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 8004f3a:	68fb      	ldr	r3, [r7, #12]
 8004f3c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004f3e:	1c5a      	adds	r2, r3, #1
 8004f40:	68fb      	ldr	r3, [r7, #12]
 8004f42:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8004f44:	68fb      	ldr	r3, [r7, #12]
 8004f46:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004f48:	b29b      	uxth	r3, r3
 8004f4a:	3b01      	subs	r3, #1
 8004f4c:	b29a      	uxth	r2, r3
 8004f4e:	68fb      	ldr	r3, [r7, #12]
 8004f50:	87da      	strh	r2, [r3, #62]	; 0x3e
 8004f52:	e011      	b.n	8004f78 <HAL_SPI_Receive+0x172>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8004f54:	f7fd fca6 	bl	80028a4 <HAL_GetTick>
 8004f58:	4602      	mov	r2, r0
 8004f5a:	693b      	ldr	r3, [r7, #16]
 8004f5c:	1ad3      	subs	r3, r2, r3
 8004f5e:	683a      	ldr	r2, [r7, #0]
 8004f60:	429a      	cmp	r2, r3
 8004f62:	d803      	bhi.n	8004f6c <HAL_SPI_Receive+0x166>
 8004f64:	683b      	ldr	r3, [r7, #0]
 8004f66:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004f6a:	d102      	bne.n	8004f72 <HAL_SPI_Receive+0x16c>
 8004f6c:	683b      	ldr	r3, [r7, #0]
 8004f6e:	2b00      	cmp	r3, #0
 8004f70:	d102      	bne.n	8004f78 <HAL_SPI_Receive+0x172>
        {
          errorcode = HAL_TIMEOUT;
 8004f72:	2303      	movs	r3, #3
 8004f74:	75fb      	strb	r3, [r7, #23]
          goto error;
 8004f76:	e04a      	b.n	800500e <HAL_SPI_Receive+0x208>
    while (hspi->RxXferCount > 0U)
 8004f78:	68fb      	ldr	r3, [r7, #12]
 8004f7a:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004f7c:	b29b      	uxth	r3, r3
 8004f7e:	2b00      	cmp	r3, #0
 8004f80:	d1cb      	bne.n	8004f1a <HAL_SPI_Receive+0x114>
 8004f82:	e031      	b.n	8004fe8 <HAL_SPI_Receive+0x1e2>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8004f84:	68fb      	ldr	r3, [r7, #12]
 8004f86:	681b      	ldr	r3, [r3, #0]
 8004f88:	689b      	ldr	r3, [r3, #8]
 8004f8a:	f003 0301 	and.w	r3, r3, #1
 8004f8e:	2b01      	cmp	r3, #1
 8004f90:	d113      	bne.n	8004fba <HAL_SPI_Receive+0x1b4>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8004f92:	68fb      	ldr	r3, [r7, #12]
 8004f94:	681b      	ldr	r3, [r3, #0]
 8004f96:	68da      	ldr	r2, [r3, #12]
 8004f98:	68fb      	ldr	r3, [r7, #12]
 8004f9a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004f9c:	b292      	uxth	r2, r2
 8004f9e:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8004fa0:	68fb      	ldr	r3, [r7, #12]
 8004fa2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004fa4:	1c9a      	adds	r2, r3, #2
 8004fa6:	68fb      	ldr	r3, [r7, #12]
 8004fa8:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8004faa:	68fb      	ldr	r3, [r7, #12]
 8004fac:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004fae:	b29b      	uxth	r3, r3
 8004fb0:	3b01      	subs	r3, #1
 8004fb2:	b29a      	uxth	r2, r3
 8004fb4:	68fb      	ldr	r3, [r7, #12]
 8004fb6:	87da      	strh	r2, [r3, #62]	; 0x3e
 8004fb8:	e011      	b.n	8004fde <HAL_SPI_Receive+0x1d8>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8004fba:	f7fd fc73 	bl	80028a4 <HAL_GetTick>
 8004fbe:	4602      	mov	r2, r0
 8004fc0:	693b      	ldr	r3, [r7, #16]
 8004fc2:	1ad3      	subs	r3, r2, r3
 8004fc4:	683a      	ldr	r2, [r7, #0]
 8004fc6:	429a      	cmp	r2, r3
 8004fc8:	d803      	bhi.n	8004fd2 <HAL_SPI_Receive+0x1cc>
 8004fca:	683b      	ldr	r3, [r7, #0]
 8004fcc:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004fd0:	d102      	bne.n	8004fd8 <HAL_SPI_Receive+0x1d2>
 8004fd2:	683b      	ldr	r3, [r7, #0]
 8004fd4:	2b00      	cmp	r3, #0
 8004fd6:	d102      	bne.n	8004fde <HAL_SPI_Receive+0x1d8>
        {
          errorcode = HAL_TIMEOUT;
 8004fd8:	2303      	movs	r3, #3
 8004fda:	75fb      	strb	r3, [r7, #23]
          goto error;
 8004fdc:	e017      	b.n	800500e <HAL_SPI_Receive+0x208>
    while (hspi->RxXferCount > 0U)
 8004fde:	68fb      	ldr	r3, [r7, #12]
 8004fe0:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004fe2:	b29b      	uxth	r3, r3
 8004fe4:	2b00      	cmp	r3, #0
 8004fe6:	d1cd      	bne.n	8004f84 <HAL_SPI_Receive+0x17e>
    UNUSED(tmpreg);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8004fe8:	693a      	ldr	r2, [r7, #16]
 8004fea:	6839      	ldr	r1, [r7, #0]
 8004fec:	68f8      	ldr	r0, [r7, #12]
 8004fee:	f000 fa45 	bl	800547c <SPI_EndRxTransaction>
 8004ff2:	4603      	mov	r3, r0
 8004ff4:	2b00      	cmp	r3, #0
 8004ff6:	d002      	beq.n	8004ffe <HAL_SPI_Receive+0x1f8>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8004ff8:	68fb      	ldr	r3, [r7, #12]
 8004ffa:	2220      	movs	r2, #32
 8004ffc:	655a      	str	r2, [r3, #84]	; 0x54
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
    __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
  }
#endif /* USE_SPI_CRC */

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8004ffe:	68fb      	ldr	r3, [r7, #12]
 8005000:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005002:	2b00      	cmp	r3, #0
 8005004:	d002      	beq.n	800500c <HAL_SPI_Receive+0x206>
  {
    errorcode = HAL_ERROR;
 8005006:	2301      	movs	r3, #1
 8005008:	75fb      	strb	r3, [r7, #23]
 800500a:	e000      	b.n	800500e <HAL_SPI_Receive+0x208>
  }

error :
 800500c:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 800500e:	68fb      	ldr	r3, [r7, #12]
 8005010:	2201      	movs	r2, #1
 8005012:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 8005016:	68fb      	ldr	r3, [r7, #12]
 8005018:	2200      	movs	r2, #0
 800501a:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 800501e:	7dfb      	ldrb	r3, [r7, #23]
}
 8005020:	4618      	mov	r0, r3
 8005022:	3718      	adds	r7, #24
 8005024:	46bd      	mov	sp, r7
 8005026:	bd80      	pop	{r7, pc}

08005028 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 8005028:	b580      	push	{r7, lr}
 800502a:	b08c      	sub	sp, #48	; 0x30
 800502c:	af00      	add	r7, sp, #0
 800502e:	60f8      	str	r0, [r7, #12]
 8005030:	60b9      	str	r1, [r7, #8]
 8005032:	607a      	str	r2, [r7, #4]
 8005034:	807b      	strh	r3, [r7, #2]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 8005036:	2301      	movs	r3, #1
 8005038:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_StatusTypeDef    errorcode = HAL_OK;
 800503a:	2300      	movs	r3, #0
 800503c:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8005040:	68fb      	ldr	r3, [r7, #12]
 8005042:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8005046:	2b01      	cmp	r3, #1
 8005048:	d101      	bne.n	800504e <HAL_SPI_TransmitReceive+0x26>
 800504a:	2302      	movs	r3, #2
 800504c:	e18a      	b.n	8005364 <HAL_SPI_TransmitReceive+0x33c>
 800504e:	68fb      	ldr	r3, [r7, #12]
 8005050:	2201      	movs	r2, #1
 8005052:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8005056:	f7fd fc25 	bl	80028a4 <HAL_GetTick>
 800505a:	6278      	str	r0, [r7, #36]	; 0x24

  /* Init temporary variables */
  tmp_state           = hspi->State;
 800505c:	68fb      	ldr	r3, [r7, #12]
 800505e:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8005062:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
  tmp_mode            = hspi->Init.Mode;
 8005066:	68fb      	ldr	r3, [r7, #12]
 8005068:	685b      	ldr	r3, [r3, #4]
 800506a:	61fb      	str	r3, [r7, #28]
  initial_TxXferCount = Size;
 800506c:	887b      	ldrh	r3, [r7, #2]
 800506e:	837b      	strh	r3, [r7, #26]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8005070:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8005074:	2b01      	cmp	r3, #1
 8005076:	d00f      	beq.n	8005098 <HAL_SPI_TransmitReceive+0x70>
 8005078:	69fb      	ldr	r3, [r7, #28]
 800507a:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800507e:	d107      	bne.n	8005090 <HAL_SPI_TransmitReceive+0x68>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 8005080:	68fb      	ldr	r3, [r7, #12]
 8005082:	689b      	ldr	r3, [r3, #8]
 8005084:	2b00      	cmp	r3, #0
 8005086:	d103      	bne.n	8005090 <HAL_SPI_TransmitReceive+0x68>
 8005088:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 800508c:	2b04      	cmp	r3, #4
 800508e:	d003      	beq.n	8005098 <HAL_SPI_TransmitReceive+0x70>
  {
    errorcode = HAL_BUSY;
 8005090:	2302      	movs	r3, #2
 8005092:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 8005096:	e15b      	b.n	8005350 <HAL_SPI_TransmitReceive+0x328>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8005098:	68bb      	ldr	r3, [r7, #8]
 800509a:	2b00      	cmp	r3, #0
 800509c:	d005      	beq.n	80050aa <HAL_SPI_TransmitReceive+0x82>
 800509e:	687b      	ldr	r3, [r7, #4]
 80050a0:	2b00      	cmp	r3, #0
 80050a2:	d002      	beq.n	80050aa <HAL_SPI_TransmitReceive+0x82>
 80050a4:	887b      	ldrh	r3, [r7, #2]
 80050a6:	2b00      	cmp	r3, #0
 80050a8:	d103      	bne.n	80050b2 <HAL_SPI_TransmitReceive+0x8a>
  {
    errorcode = HAL_ERROR;
 80050aa:	2301      	movs	r3, #1
 80050ac:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 80050b0:	e14e      	b.n	8005350 <HAL_SPI_TransmitReceive+0x328>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 80050b2:	68fb      	ldr	r3, [r7, #12]
 80050b4:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80050b8:	b2db      	uxtb	r3, r3
 80050ba:	2b04      	cmp	r3, #4
 80050bc:	d003      	beq.n	80050c6 <HAL_SPI_TransmitReceive+0x9e>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 80050be:	68fb      	ldr	r3, [r7, #12]
 80050c0:	2205      	movs	r2, #5
 80050c2:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80050c6:	68fb      	ldr	r3, [r7, #12]
 80050c8:	2200      	movs	r2, #0
 80050ca:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 80050cc:	68fb      	ldr	r3, [r7, #12]
 80050ce:	687a      	ldr	r2, [r7, #4]
 80050d0:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferCount = Size;
 80050d2:	68fb      	ldr	r3, [r7, #12]
 80050d4:	887a      	ldrh	r2, [r7, #2]
 80050d6:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->RxXferSize  = Size;
 80050d8:	68fb      	ldr	r3, [r7, #12]
 80050da:	887a      	ldrh	r2, [r7, #2]
 80050dc:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 80050de:	68fb      	ldr	r3, [r7, #12]
 80050e0:	68ba      	ldr	r2, [r7, #8]
 80050e2:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferCount = Size;
 80050e4:	68fb      	ldr	r3, [r7, #12]
 80050e6:	887a      	ldrh	r2, [r7, #2]
 80050e8:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->TxXferSize  = Size;
 80050ea:	68fb      	ldr	r3, [r7, #12]
 80050ec:	887a      	ldrh	r2, [r7, #2]
 80050ee:	869a      	strh	r2, [r3, #52]	; 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 80050f0:	68fb      	ldr	r3, [r7, #12]
 80050f2:	2200      	movs	r2, #0
 80050f4:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 80050f6:	68fb      	ldr	r3, [r7, #12]
 80050f8:	2200      	movs	r2, #0
 80050fa:	645a      	str	r2, [r3, #68]	; 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80050fc:	68fb      	ldr	r3, [r7, #12]
 80050fe:	681b      	ldr	r3, [r3, #0]
 8005100:	681b      	ldr	r3, [r3, #0]
 8005102:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005106:	2b40      	cmp	r3, #64	; 0x40
 8005108:	d007      	beq.n	800511a <HAL_SPI_TransmitReceive+0xf2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800510a:	68fb      	ldr	r3, [r7, #12]
 800510c:	681b      	ldr	r3, [r3, #0]
 800510e:	681a      	ldr	r2, [r3, #0]
 8005110:	68fb      	ldr	r3, [r7, #12]
 8005112:	681b      	ldr	r3, [r3, #0]
 8005114:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8005118:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 800511a:	68fb      	ldr	r3, [r7, #12]
 800511c:	68db      	ldr	r3, [r3, #12]
 800511e:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8005122:	d178      	bne.n	8005216 <HAL_SPI_TransmitReceive+0x1ee>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8005124:	68fb      	ldr	r3, [r7, #12]
 8005126:	685b      	ldr	r3, [r3, #4]
 8005128:	2b00      	cmp	r3, #0
 800512a:	d002      	beq.n	8005132 <HAL_SPI_TransmitReceive+0x10a>
 800512c:	8b7b      	ldrh	r3, [r7, #26]
 800512e:	2b01      	cmp	r3, #1
 8005130:	d166      	bne.n	8005200 <HAL_SPI_TransmitReceive+0x1d8>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8005132:	68fb      	ldr	r3, [r7, #12]
 8005134:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005136:	881a      	ldrh	r2, [r3, #0]
 8005138:	68fb      	ldr	r3, [r7, #12]
 800513a:	681b      	ldr	r3, [r3, #0]
 800513c:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 800513e:	68fb      	ldr	r3, [r7, #12]
 8005140:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005142:	1c9a      	adds	r2, r3, #2
 8005144:	68fb      	ldr	r3, [r7, #12]
 8005146:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8005148:	68fb      	ldr	r3, [r7, #12]
 800514a:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800514c:	b29b      	uxth	r3, r3
 800514e:	3b01      	subs	r3, #1
 8005150:	b29a      	uxth	r2, r3
 8005152:	68fb      	ldr	r3, [r7, #12]
 8005154:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8005156:	e053      	b.n	8005200 <HAL_SPI_TransmitReceive+0x1d8>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8005158:	68fb      	ldr	r3, [r7, #12]
 800515a:	681b      	ldr	r3, [r3, #0]
 800515c:	689b      	ldr	r3, [r3, #8]
 800515e:	f003 0302 	and.w	r3, r3, #2
 8005162:	2b02      	cmp	r3, #2
 8005164:	d11b      	bne.n	800519e <HAL_SPI_TransmitReceive+0x176>
 8005166:	68fb      	ldr	r3, [r7, #12]
 8005168:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800516a:	b29b      	uxth	r3, r3
 800516c:	2b00      	cmp	r3, #0
 800516e:	d016      	beq.n	800519e <HAL_SPI_TransmitReceive+0x176>
 8005170:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005172:	2b01      	cmp	r3, #1
 8005174:	d113      	bne.n	800519e <HAL_SPI_TransmitReceive+0x176>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8005176:	68fb      	ldr	r3, [r7, #12]
 8005178:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800517a:	881a      	ldrh	r2, [r3, #0]
 800517c:	68fb      	ldr	r3, [r7, #12]
 800517e:	681b      	ldr	r3, [r3, #0]
 8005180:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8005182:	68fb      	ldr	r3, [r7, #12]
 8005184:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005186:	1c9a      	adds	r2, r3, #2
 8005188:	68fb      	ldr	r3, [r7, #12]
 800518a:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 800518c:	68fb      	ldr	r3, [r7, #12]
 800518e:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8005190:	b29b      	uxth	r3, r3
 8005192:	3b01      	subs	r3, #1
 8005194:	b29a      	uxth	r2, r3
 8005196:	68fb      	ldr	r3, [r7, #12]
 8005198:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 800519a:	2300      	movs	r3, #0
 800519c:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 800519e:	68fb      	ldr	r3, [r7, #12]
 80051a0:	681b      	ldr	r3, [r3, #0]
 80051a2:	689b      	ldr	r3, [r3, #8]
 80051a4:	f003 0301 	and.w	r3, r3, #1
 80051a8:	2b01      	cmp	r3, #1
 80051aa:	d119      	bne.n	80051e0 <HAL_SPI_TransmitReceive+0x1b8>
 80051ac:	68fb      	ldr	r3, [r7, #12]
 80051ae:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80051b0:	b29b      	uxth	r3, r3
 80051b2:	2b00      	cmp	r3, #0
 80051b4:	d014      	beq.n	80051e0 <HAL_SPI_TransmitReceive+0x1b8>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 80051b6:	68fb      	ldr	r3, [r7, #12]
 80051b8:	681b      	ldr	r3, [r3, #0]
 80051ba:	68da      	ldr	r2, [r3, #12]
 80051bc:	68fb      	ldr	r3, [r7, #12]
 80051be:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80051c0:	b292      	uxth	r2, r2
 80051c2:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 80051c4:	68fb      	ldr	r3, [r7, #12]
 80051c6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80051c8:	1c9a      	adds	r2, r3, #2
 80051ca:	68fb      	ldr	r3, [r7, #12]
 80051cc:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 80051ce:	68fb      	ldr	r3, [r7, #12]
 80051d0:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80051d2:	b29b      	uxth	r3, r3
 80051d4:	3b01      	subs	r3, #1
 80051d6:	b29a      	uxth	r2, r3
 80051d8:	68fb      	ldr	r3, [r7, #12]
 80051da:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 80051dc:	2301      	movs	r3, #1
 80051de:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 80051e0:	f7fd fb60 	bl	80028a4 <HAL_GetTick>
 80051e4:	4602      	mov	r2, r0
 80051e6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80051e8:	1ad3      	subs	r3, r2, r3
 80051ea:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80051ec:	429a      	cmp	r2, r3
 80051ee:	d807      	bhi.n	8005200 <HAL_SPI_TransmitReceive+0x1d8>
 80051f0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80051f2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80051f6:	d003      	beq.n	8005200 <HAL_SPI_TransmitReceive+0x1d8>
      {
        errorcode = HAL_TIMEOUT;
 80051f8:	2303      	movs	r3, #3
 80051fa:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 80051fe:	e0a7      	b.n	8005350 <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8005200:	68fb      	ldr	r3, [r7, #12]
 8005202:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8005204:	b29b      	uxth	r3, r3
 8005206:	2b00      	cmp	r3, #0
 8005208:	d1a6      	bne.n	8005158 <HAL_SPI_TransmitReceive+0x130>
 800520a:	68fb      	ldr	r3, [r7, #12]
 800520c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800520e:	b29b      	uxth	r3, r3
 8005210:	2b00      	cmp	r3, #0
 8005212:	d1a1      	bne.n	8005158 <HAL_SPI_TransmitReceive+0x130>
 8005214:	e07c      	b.n	8005310 <HAL_SPI_TransmitReceive+0x2e8>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8005216:	68fb      	ldr	r3, [r7, #12]
 8005218:	685b      	ldr	r3, [r3, #4]
 800521a:	2b00      	cmp	r3, #0
 800521c:	d002      	beq.n	8005224 <HAL_SPI_TransmitReceive+0x1fc>
 800521e:	8b7b      	ldrh	r3, [r7, #26]
 8005220:	2b01      	cmp	r3, #1
 8005222:	d16b      	bne.n	80052fc <HAL_SPI_TransmitReceive+0x2d4>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8005224:	68fb      	ldr	r3, [r7, #12]
 8005226:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8005228:	68fb      	ldr	r3, [r7, #12]
 800522a:	681b      	ldr	r3, [r3, #0]
 800522c:	330c      	adds	r3, #12
 800522e:	7812      	ldrb	r2, [r2, #0]
 8005230:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8005232:	68fb      	ldr	r3, [r7, #12]
 8005234:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005236:	1c5a      	adds	r2, r3, #1
 8005238:	68fb      	ldr	r3, [r7, #12]
 800523a:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 800523c:	68fb      	ldr	r3, [r7, #12]
 800523e:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8005240:	b29b      	uxth	r3, r3
 8005242:	3b01      	subs	r3, #1
 8005244:	b29a      	uxth	r2, r3
 8005246:	68fb      	ldr	r3, [r7, #12]
 8005248:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800524a:	e057      	b.n	80052fc <HAL_SPI_TransmitReceive+0x2d4>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 800524c:	68fb      	ldr	r3, [r7, #12]
 800524e:	681b      	ldr	r3, [r3, #0]
 8005250:	689b      	ldr	r3, [r3, #8]
 8005252:	f003 0302 	and.w	r3, r3, #2
 8005256:	2b02      	cmp	r3, #2
 8005258:	d11c      	bne.n	8005294 <HAL_SPI_TransmitReceive+0x26c>
 800525a:	68fb      	ldr	r3, [r7, #12]
 800525c:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800525e:	b29b      	uxth	r3, r3
 8005260:	2b00      	cmp	r3, #0
 8005262:	d017      	beq.n	8005294 <HAL_SPI_TransmitReceive+0x26c>
 8005264:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005266:	2b01      	cmp	r3, #1
 8005268:	d114      	bne.n	8005294 <HAL_SPI_TransmitReceive+0x26c>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 800526a:	68fb      	ldr	r3, [r7, #12]
 800526c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800526e:	68fb      	ldr	r3, [r7, #12]
 8005270:	681b      	ldr	r3, [r3, #0]
 8005272:	330c      	adds	r3, #12
 8005274:	7812      	ldrb	r2, [r2, #0]
 8005276:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 8005278:	68fb      	ldr	r3, [r7, #12]
 800527a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800527c:	1c5a      	adds	r2, r3, #1
 800527e:	68fb      	ldr	r3, [r7, #12]
 8005280:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8005282:	68fb      	ldr	r3, [r7, #12]
 8005284:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8005286:	b29b      	uxth	r3, r3
 8005288:	3b01      	subs	r3, #1
 800528a:	b29a      	uxth	r2, r3
 800528c:	68fb      	ldr	r3, [r7, #12]
 800528e:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8005290:	2300      	movs	r3, #0
 8005292:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8005294:	68fb      	ldr	r3, [r7, #12]
 8005296:	681b      	ldr	r3, [r3, #0]
 8005298:	689b      	ldr	r3, [r3, #8]
 800529a:	f003 0301 	and.w	r3, r3, #1
 800529e:	2b01      	cmp	r3, #1
 80052a0:	d119      	bne.n	80052d6 <HAL_SPI_TransmitReceive+0x2ae>
 80052a2:	68fb      	ldr	r3, [r7, #12]
 80052a4:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80052a6:	b29b      	uxth	r3, r3
 80052a8:	2b00      	cmp	r3, #0
 80052aa:	d014      	beq.n	80052d6 <HAL_SPI_TransmitReceive+0x2ae>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 80052ac:	68fb      	ldr	r3, [r7, #12]
 80052ae:	681b      	ldr	r3, [r3, #0]
 80052b0:	68da      	ldr	r2, [r3, #12]
 80052b2:	68fb      	ldr	r3, [r7, #12]
 80052b4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80052b6:	b2d2      	uxtb	r2, r2
 80052b8:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 80052ba:	68fb      	ldr	r3, [r7, #12]
 80052bc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80052be:	1c5a      	adds	r2, r3, #1
 80052c0:	68fb      	ldr	r3, [r7, #12]
 80052c2:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 80052c4:	68fb      	ldr	r3, [r7, #12]
 80052c6:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80052c8:	b29b      	uxth	r3, r3
 80052ca:	3b01      	subs	r3, #1
 80052cc:	b29a      	uxth	r2, r3
 80052ce:	68fb      	ldr	r3, [r7, #12]
 80052d0:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 80052d2:	2301      	movs	r3, #1
 80052d4:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 80052d6:	f7fd fae5 	bl	80028a4 <HAL_GetTick>
 80052da:	4602      	mov	r2, r0
 80052dc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80052de:	1ad3      	subs	r3, r2, r3
 80052e0:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80052e2:	429a      	cmp	r2, r3
 80052e4:	d803      	bhi.n	80052ee <HAL_SPI_TransmitReceive+0x2c6>
 80052e6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80052e8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80052ec:	d102      	bne.n	80052f4 <HAL_SPI_TransmitReceive+0x2cc>
 80052ee:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80052f0:	2b00      	cmp	r3, #0
 80052f2:	d103      	bne.n	80052fc <HAL_SPI_TransmitReceive+0x2d4>
      {
        errorcode = HAL_TIMEOUT;
 80052f4:	2303      	movs	r3, #3
 80052f6:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 80052fa:	e029      	b.n	8005350 <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80052fc:	68fb      	ldr	r3, [r7, #12]
 80052fe:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8005300:	b29b      	uxth	r3, r3
 8005302:	2b00      	cmp	r3, #0
 8005304:	d1a2      	bne.n	800524c <HAL_SPI_TransmitReceive+0x224>
 8005306:	68fb      	ldr	r3, [r7, #12]
 8005308:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800530a:	b29b      	uxth	r3, r3
 800530c:	2b00      	cmp	r3, #0
 800530e:	d19d      	bne.n	800524c <HAL_SPI_TransmitReceive+0x224>
    errorcode = HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8005310:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005312:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8005314:	68f8      	ldr	r0, [r7, #12]
 8005316:	f000 f917 	bl	8005548 <SPI_EndRxTxTransaction>
 800531a:	4603      	mov	r3, r0
 800531c:	2b00      	cmp	r3, #0
 800531e:	d006      	beq.n	800532e <HAL_SPI_TransmitReceive+0x306>
  {
    errorcode = HAL_ERROR;
 8005320:	2301      	movs	r3, #1
 8005322:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8005326:	68fb      	ldr	r3, [r7, #12]
 8005328:	2220      	movs	r2, #32
 800532a:	655a      	str	r2, [r3, #84]	; 0x54
    goto error;
 800532c:	e010      	b.n	8005350 <HAL_SPI_TransmitReceive+0x328>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 800532e:	68fb      	ldr	r3, [r7, #12]
 8005330:	689b      	ldr	r3, [r3, #8]
 8005332:	2b00      	cmp	r3, #0
 8005334:	d10b      	bne.n	800534e <HAL_SPI_TransmitReceive+0x326>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8005336:	2300      	movs	r3, #0
 8005338:	617b      	str	r3, [r7, #20]
 800533a:	68fb      	ldr	r3, [r7, #12]
 800533c:	681b      	ldr	r3, [r3, #0]
 800533e:	68db      	ldr	r3, [r3, #12]
 8005340:	617b      	str	r3, [r7, #20]
 8005342:	68fb      	ldr	r3, [r7, #12]
 8005344:	681b      	ldr	r3, [r3, #0]
 8005346:	689b      	ldr	r3, [r3, #8]
 8005348:	617b      	str	r3, [r7, #20]
 800534a:	697b      	ldr	r3, [r7, #20]
 800534c:	e000      	b.n	8005350 <HAL_SPI_TransmitReceive+0x328>
  }

error :
 800534e:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8005350:	68fb      	ldr	r3, [r7, #12]
 8005352:	2201      	movs	r2, #1
 8005354:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 8005358:	68fb      	ldr	r3, [r7, #12]
 800535a:	2200      	movs	r2, #0
 800535c:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8005360:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
}
 8005364:	4618      	mov	r0, r3
 8005366:	3730      	adds	r7, #48	; 0x30
 8005368:	46bd      	mov	sp, r7
 800536a:	bd80      	pop	{r7, pc}

0800536c <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 800536c:	b580      	push	{r7, lr}
 800536e:	b088      	sub	sp, #32
 8005370:	af00      	add	r7, sp, #0
 8005372:	60f8      	str	r0, [r7, #12]
 8005374:	60b9      	str	r1, [r7, #8]
 8005376:	603b      	str	r3, [r7, #0]
 8005378:	4613      	mov	r3, r2
 800537a:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 800537c:	f7fd fa92 	bl	80028a4 <HAL_GetTick>
 8005380:	4602      	mov	r2, r0
 8005382:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005384:	1a9b      	subs	r3, r3, r2
 8005386:	683a      	ldr	r2, [r7, #0]
 8005388:	4413      	add	r3, r2
 800538a:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 800538c:	f7fd fa8a 	bl	80028a4 <HAL_GetTick>
 8005390:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8005392:	4b39      	ldr	r3, [pc, #228]	; (8005478 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8005394:	681b      	ldr	r3, [r3, #0]
 8005396:	015b      	lsls	r3, r3, #5
 8005398:	0d1b      	lsrs	r3, r3, #20
 800539a:	69fa      	ldr	r2, [r7, #28]
 800539c:	fb02 f303 	mul.w	r3, r2, r3
 80053a0:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80053a2:	e054      	b.n	800544e <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 80053a4:	683b      	ldr	r3, [r7, #0]
 80053a6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80053aa:	d050      	beq.n	800544e <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 80053ac:	f7fd fa7a 	bl	80028a4 <HAL_GetTick>
 80053b0:	4602      	mov	r2, r0
 80053b2:	69bb      	ldr	r3, [r7, #24]
 80053b4:	1ad3      	subs	r3, r2, r3
 80053b6:	69fa      	ldr	r2, [r7, #28]
 80053b8:	429a      	cmp	r2, r3
 80053ba:	d902      	bls.n	80053c2 <SPI_WaitFlagStateUntilTimeout+0x56>
 80053bc:	69fb      	ldr	r3, [r7, #28]
 80053be:	2b00      	cmp	r3, #0
 80053c0:	d13d      	bne.n	800543e <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 80053c2:	68fb      	ldr	r3, [r7, #12]
 80053c4:	681b      	ldr	r3, [r3, #0]
 80053c6:	685a      	ldr	r2, [r3, #4]
 80053c8:	68fb      	ldr	r3, [r7, #12]
 80053ca:	681b      	ldr	r3, [r3, #0]
 80053cc:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 80053d0:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80053d2:	68fb      	ldr	r3, [r7, #12]
 80053d4:	685b      	ldr	r3, [r3, #4]
 80053d6:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80053da:	d111      	bne.n	8005400 <SPI_WaitFlagStateUntilTimeout+0x94>
 80053dc:	68fb      	ldr	r3, [r7, #12]
 80053de:	689b      	ldr	r3, [r3, #8]
 80053e0:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80053e4:	d004      	beq.n	80053f0 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80053e6:	68fb      	ldr	r3, [r7, #12]
 80053e8:	689b      	ldr	r3, [r3, #8]
 80053ea:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80053ee:	d107      	bne.n	8005400 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 80053f0:	68fb      	ldr	r3, [r7, #12]
 80053f2:	681b      	ldr	r3, [r3, #0]
 80053f4:	681a      	ldr	r2, [r3, #0]
 80053f6:	68fb      	ldr	r3, [r7, #12]
 80053f8:	681b      	ldr	r3, [r3, #0]
 80053fa:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80053fe:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8005400:	68fb      	ldr	r3, [r7, #12]
 8005402:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005404:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8005408:	d10f      	bne.n	800542a <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 800540a:	68fb      	ldr	r3, [r7, #12]
 800540c:	681b      	ldr	r3, [r3, #0]
 800540e:	681a      	ldr	r2, [r3, #0]
 8005410:	68fb      	ldr	r3, [r7, #12]
 8005412:	681b      	ldr	r3, [r3, #0]
 8005414:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8005418:	601a      	str	r2, [r3, #0]
 800541a:	68fb      	ldr	r3, [r7, #12]
 800541c:	681b      	ldr	r3, [r3, #0]
 800541e:	681a      	ldr	r2, [r3, #0]
 8005420:	68fb      	ldr	r3, [r7, #12]
 8005422:	681b      	ldr	r3, [r3, #0]
 8005424:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8005428:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 800542a:	68fb      	ldr	r3, [r7, #12]
 800542c:	2201      	movs	r2, #1
 800542e:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8005432:	68fb      	ldr	r3, [r7, #12]
 8005434:	2200      	movs	r2, #0
 8005436:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        return HAL_TIMEOUT;
 800543a:	2303      	movs	r3, #3
 800543c:	e017      	b.n	800546e <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if(count == 0U)
 800543e:	697b      	ldr	r3, [r7, #20]
 8005440:	2b00      	cmp	r3, #0
 8005442:	d101      	bne.n	8005448 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 8005444:	2300      	movs	r3, #0
 8005446:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8005448:	697b      	ldr	r3, [r7, #20]
 800544a:	3b01      	subs	r3, #1
 800544c:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800544e:	68fb      	ldr	r3, [r7, #12]
 8005450:	681b      	ldr	r3, [r3, #0]
 8005452:	689a      	ldr	r2, [r3, #8]
 8005454:	68bb      	ldr	r3, [r7, #8]
 8005456:	4013      	ands	r3, r2
 8005458:	68ba      	ldr	r2, [r7, #8]
 800545a:	429a      	cmp	r2, r3
 800545c:	bf0c      	ite	eq
 800545e:	2301      	moveq	r3, #1
 8005460:	2300      	movne	r3, #0
 8005462:	b2db      	uxtb	r3, r3
 8005464:	461a      	mov	r2, r3
 8005466:	79fb      	ldrb	r3, [r7, #7]
 8005468:	429a      	cmp	r2, r3
 800546a:	d19b      	bne.n	80053a4 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 800546c:	2300      	movs	r3, #0
}
 800546e:	4618      	mov	r0, r3
 8005470:	3720      	adds	r7, #32
 8005472:	46bd      	mov	sp, r7
 8005474:	bd80      	pop	{r7, pc}
 8005476:	bf00      	nop
 8005478:	200003a4 	.word	0x200003a4

0800547c <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 800547c:	b580      	push	{r7, lr}
 800547e:	b086      	sub	sp, #24
 8005480:	af02      	add	r7, sp, #8
 8005482:	60f8      	str	r0, [r7, #12]
 8005484:	60b9      	str	r1, [r7, #8]
 8005486:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8005488:	68fb      	ldr	r3, [r7, #12]
 800548a:	685b      	ldr	r3, [r3, #4]
 800548c:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8005490:	d111      	bne.n	80054b6 <SPI_EndRxTransaction+0x3a>
 8005492:	68fb      	ldr	r3, [r7, #12]
 8005494:	689b      	ldr	r3, [r3, #8]
 8005496:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800549a:	d004      	beq.n	80054a6 <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800549c:	68fb      	ldr	r3, [r7, #12]
 800549e:	689b      	ldr	r3, [r3, #8]
 80054a0:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80054a4:	d107      	bne.n	80054b6 <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 80054a6:	68fb      	ldr	r3, [r7, #12]
 80054a8:	681b      	ldr	r3, [r3, #0]
 80054aa:	681a      	ldr	r2, [r3, #0]
 80054ac:	68fb      	ldr	r3, [r7, #12]
 80054ae:	681b      	ldr	r3, [r3, #0]
 80054b0:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80054b4:	601a      	str	r2, [r3, #0]
  }

  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 80054b6:	68fb      	ldr	r3, [r7, #12]
 80054b8:	685b      	ldr	r3, [r3, #4]
 80054ba:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80054be:	d12a      	bne.n	8005516 <SPI_EndRxTransaction+0x9a>
  {
    if (hspi->Init.Direction != SPI_DIRECTION_2LINES_RXONLY)
 80054c0:	68fb      	ldr	r3, [r7, #12]
 80054c2:	689b      	ldr	r3, [r3, #8]
 80054c4:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80054c8:	d012      	beq.n	80054f0 <SPI_EndRxTransaction+0x74>
    {
      /* Control the BSY flag */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 80054ca:	687b      	ldr	r3, [r7, #4]
 80054cc:	9300      	str	r3, [sp, #0]
 80054ce:	68bb      	ldr	r3, [r7, #8]
 80054d0:	2200      	movs	r2, #0
 80054d2:	2180      	movs	r1, #128	; 0x80
 80054d4:	68f8      	ldr	r0, [r7, #12]
 80054d6:	f7ff ff49 	bl	800536c <SPI_WaitFlagStateUntilTimeout>
 80054da:	4603      	mov	r3, r0
 80054dc:	2b00      	cmp	r3, #0
 80054de:	d02d      	beq.n	800553c <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80054e0:	68fb      	ldr	r3, [r7, #12]
 80054e2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80054e4:	f043 0220 	orr.w	r2, r3, #32
 80054e8:	68fb      	ldr	r3, [r7, #12]
 80054ea:	655a      	str	r2, [r3, #84]	; 0x54
        return HAL_TIMEOUT;
 80054ec:	2303      	movs	r3, #3
 80054ee:	e026      	b.n	800553e <SPI_EndRxTransaction+0xc2>
      }
    }
    else
    {
      /* Wait the RXNE reset */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 80054f0:	687b      	ldr	r3, [r7, #4]
 80054f2:	9300      	str	r3, [sp, #0]
 80054f4:	68bb      	ldr	r3, [r7, #8]
 80054f6:	2200      	movs	r2, #0
 80054f8:	2101      	movs	r1, #1
 80054fa:	68f8      	ldr	r0, [r7, #12]
 80054fc:	f7ff ff36 	bl	800536c <SPI_WaitFlagStateUntilTimeout>
 8005500:	4603      	mov	r3, r0
 8005502:	2b00      	cmp	r3, #0
 8005504:	d01a      	beq.n	800553c <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8005506:	68fb      	ldr	r3, [r7, #12]
 8005508:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800550a:	f043 0220 	orr.w	r2, r3, #32
 800550e:	68fb      	ldr	r3, [r7, #12]
 8005510:	655a      	str	r2, [r3, #84]	; 0x54
        return HAL_TIMEOUT;
 8005512:	2303      	movs	r3, #3
 8005514:	e013      	b.n	800553e <SPI_EndRxTransaction+0xc2>
    }
  }
  else
  {
    /* Wait the RXNE reset */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 8005516:	687b      	ldr	r3, [r7, #4]
 8005518:	9300      	str	r3, [sp, #0]
 800551a:	68bb      	ldr	r3, [r7, #8]
 800551c:	2200      	movs	r2, #0
 800551e:	2101      	movs	r1, #1
 8005520:	68f8      	ldr	r0, [r7, #12]
 8005522:	f7ff ff23 	bl	800536c <SPI_WaitFlagStateUntilTimeout>
 8005526:	4603      	mov	r3, r0
 8005528:	2b00      	cmp	r3, #0
 800552a:	d007      	beq.n	800553c <SPI_EndRxTransaction+0xc0>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800552c:	68fb      	ldr	r3, [r7, #12]
 800552e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005530:	f043 0220 	orr.w	r2, r3, #32
 8005534:	68fb      	ldr	r3, [r7, #12]
 8005536:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 8005538:	2303      	movs	r3, #3
 800553a:	e000      	b.n	800553e <SPI_EndRxTransaction+0xc2>
    }
  }
  return HAL_OK;
 800553c:	2300      	movs	r3, #0
}
 800553e:	4618      	mov	r0, r3
 8005540:	3710      	adds	r7, #16
 8005542:	46bd      	mov	sp, r7
 8005544:	bd80      	pop	{r7, pc}
	...

08005548 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8005548:	b580      	push	{r7, lr}
 800554a:	b088      	sub	sp, #32
 800554c:	af02      	add	r7, sp, #8
 800554e:	60f8      	str	r0, [r7, #12]
 8005550:	60b9      	str	r1, [r7, #8]
 8005552:	607a      	str	r2, [r7, #4]
  /* Timeout in µs */
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 8005554:	4b1b      	ldr	r3, [pc, #108]	; (80055c4 <SPI_EndRxTxTransaction+0x7c>)
 8005556:	681b      	ldr	r3, [r3, #0]
 8005558:	4a1b      	ldr	r2, [pc, #108]	; (80055c8 <SPI_EndRxTxTransaction+0x80>)
 800555a:	fba2 2303 	umull	r2, r3, r2, r3
 800555e:	0d5b      	lsrs	r3, r3, #21
 8005560:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8005564:	fb02 f303 	mul.w	r3, r2, r3
 8005568:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 800556a:	68fb      	ldr	r3, [r7, #12]
 800556c:	685b      	ldr	r3, [r3, #4]
 800556e:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8005572:	d112      	bne.n	800559a <SPI_EndRxTxTransaction+0x52>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8005574:	687b      	ldr	r3, [r7, #4]
 8005576:	9300      	str	r3, [sp, #0]
 8005578:	68bb      	ldr	r3, [r7, #8]
 800557a:	2200      	movs	r2, #0
 800557c:	2180      	movs	r1, #128	; 0x80
 800557e:	68f8      	ldr	r0, [r7, #12]
 8005580:	f7ff fef4 	bl	800536c <SPI_WaitFlagStateUntilTimeout>
 8005584:	4603      	mov	r3, r0
 8005586:	2b00      	cmp	r3, #0
 8005588:	d016      	beq.n	80055b8 <SPI_EndRxTxTransaction+0x70>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800558a:	68fb      	ldr	r3, [r7, #12]
 800558c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800558e:	f043 0220 	orr.w	r2, r3, #32
 8005592:	68fb      	ldr	r3, [r7, #12]
 8005594:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 8005596:	2303      	movs	r3, #3
 8005598:	e00f      	b.n	80055ba <SPI_EndRxTxTransaction+0x72>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 800559a:	697b      	ldr	r3, [r7, #20]
 800559c:	2b00      	cmp	r3, #0
 800559e:	d00a      	beq.n	80055b6 <SPI_EndRxTxTransaction+0x6e>
      {
        break;
      }
      count--;
 80055a0:	697b      	ldr	r3, [r7, #20]
 80055a2:	3b01      	subs	r3, #1
 80055a4:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 80055a6:	68fb      	ldr	r3, [r7, #12]
 80055a8:	681b      	ldr	r3, [r3, #0]
 80055aa:	689b      	ldr	r3, [r3, #8]
 80055ac:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80055b0:	2b80      	cmp	r3, #128	; 0x80
 80055b2:	d0f2      	beq.n	800559a <SPI_EndRxTxTransaction+0x52>
 80055b4:	e000      	b.n	80055b8 <SPI_EndRxTxTransaction+0x70>
        break;
 80055b6:	bf00      	nop
  }

  return HAL_OK;
 80055b8:	2300      	movs	r3, #0
}
 80055ba:	4618      	mov	r0, r3
 80055bc:	3718      	adds	r7, #24
 80055be:	46bd      	mov	sp, r7
 80055c0:	bd80      	pop	{r7, pc}
 80055c2:	bf00      	nop
 80055c4:	200003a4 	.word	0x200003a4
 80055c8:	165e9f81 	.word	0x165e9f81

080055cc <HAL_SRAM_Init>:
  * @param  Timing Pointer to SRAM control timing structure 
  * @param  ExtTiming Pointer to SRAM extended mode timing structure  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SRAM_Init(SRAM_HandleTypeDef *hsram, FMC_NORSRAM_TimingTypeDef *Timing, FMC_NORSRAM_TimingTypeDef *ExtTiming)
{ 
 80055cc:	b580      	push	{r7, lr}
 80055ce:	b084      	sub	sp, #16
 80055d0:	af00      	add	r7, sp, #0
 80055d2:	60f8      	str	r0, [r7, #12]
 80055d4:	60b9      	str	r1, [r7, #8]
 80055d6:	607a      	str	r2, [r7, #4]
  /* Check the SRAM handle parameter */
  if(hsram == NULL)
 80055d8:	68fb      	ldr	r3, [r7, #12]
 80055da:	2b00      	cmp	r3, #0
 80055dc:	d101      	bne.n	80055e2 <HAL_SRAM_Init+0x16>
  {
     return HAL_ERROR;
 80055de:	2301      	movs	r3, #1
 80055e0:	e034      	b.n	800564c <HAL_SRAM_Init+0x80>
  }
  
  if(hsram->State == HAL_SRAM_STATE_RESET)
 80055e2:	68fb      	ldr	r3, [r7, #12]
 80055e4:	f893 3049 	ldrb.w	r3, [r3, #73]	; 0x49
 80055e8:	b2db      	uxtb	r3, r3
 80055ea:	2b00      	cmp	r3, #0
 80055ec:	d106      	bne.n	80055fc <HAL_SRAM_Init+0x30>
  {  
    /* Allocate lock resource and initialize it */
    hsram->Lock = HAL_UNLOCKED;
 80055ee:	68fb      	ldr	r3, [r7, #12]
 80055f0:	2200      	movs	r2, #0
 80055f2:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

    /* Init the low level hardware */
    hsram->MspInitCallback(hsram);
#else
    /* Initialize the low level hardware (MSP) */
    HAL_SRAM_MspInit(hsram);
 80055f6:	68f8      	ldr	r0, [r7, #12]
 80055f8:	f7fb f9c6 	bl	8000988 <HAL_SRAM_MspInit>
#endif
  }
  
  /* Initialize SRAM control Interface */
  FMC_NORSRAM_Init(hsram->Instance, &(hsram->Init));
 80055fc:	68fb      	ldr	r3, [r7, #12]
 80055fe:	681a      	ldr	r2, [r3, #0]
 8005600:	68fb      	ldr	r3, [r7, #12]
 8005602:	3308      	adds	r3, #8
 8005604:	4619      	mov	r1, r3
 8005606:	4610      	mov	r0, r2
 8005608:	f001 fc6e 	bl	8006ee8 <FSMC_NORSRAM_Init>

  /* Initialize SRAM timing Interface */
  FMC_NORSRAM_Timing_Init(hsram->Instance, Timing, hsram->Init.NSBank); 
 800560c:	68fb      	ldr	r3, [r7, #12]
 800560e:	6818      	ldr	r0, [r3, #0]
 8005610:	68fb      	ldr	r3, [r7, #12]
 8005612:	689b      	ldr	r3, [r3, #8]
 8005614:	461a      	mov	r2, r3
 8005616:	68b9      	ldr	r1, [r7, #8]
 8005618:	f001 fcb8 	bl	8006f8c <FSMC_NORSRAM_Timing_Init>

  /* Initialize SRAM extended mode timing Interface */
  FMC_NORSRAM_Extended_Timing_Init(hsram->Extended, ExtTiming, hsram->Init.NSBank,  hsram->Init.ExtendedMode);  
 800561c:	68fb      	ldr	r3, [r7, #12]
 800561e:	6858      	ldr	r0, [r3, #4]
 8005620:	68fb      	ldr	r3, [r7, #12]
 8005622:	689a      	ldr	r2, [r3, #8]
 8005624:	68fb      	ldr	r3, [r7, #12]
 8005626:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005628:	6879      	ldr	r1, [r7, #4]
 800562a:	f001 fced 	bl	8007008 <FSMC_NORSRAM_Extended_Timing_Init>
  
  /* Enable the NORSRAM device */
  __FMC_NORSRAM_ENABLE(hsram->Instance, hsram->Init.NSBank); 
 800562e:	68fb      	ldr	r3, [r7, #12]
 8005630:	681b      	ldr	r3, [r3, #0]
 8005632:	68fa      	ldr	r2, [r7, #12]
 8005634:	6892      	ldr	r2, [r2, #8]
 8005636:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800563a:	68fb      	ldr	r3, [r7, #12]
 800563c:	681b      	ldr	r3, [r3, #0]
 800563e:	68fa      	ldr	r2, [r7, #12]
 8005640:	6892      	ldr	r2, [r2, #8]
 8005642:	f041 0101 	orr.w	r1, r1, #1
 8005646:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  
  return HAL_OK;
 800564a:	2300      	movs	r3, #0
}
 800564c:	4618      	mov	r0, r3
 800564e:	3710      	adds	r7, #16
 8005650:	46bd      	mov	sp, r7
 8005652:	bd80      	pop	{r7, pc}

08005654 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8005654:	b580      	push	{r7, lr}
 8005656:	b082      	sub	sp, #8
 8005658:	af00      	add	r7, sp, #0
 800565a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800565c:	687b      	ldr	r3, [r7, #4]
 800565e:	2b00      	cmp	r3, #0
 8005660:	d101      	bne.n	8005666 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8005662:	2301      	movs	r3, #1
 8005664:	e041      	b.n	80056ea <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005666:	687b      	ldr	r3, [r7, #4]
 8005668:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800566c:	b2db      	uxtb	r3, r3
 800566e:	2b00      	cmp	r3, #0
 8005670:	d106      	bne.n	8005680 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005672:	687b      	ldr	r3, [r7, #4]
 8005674:	2200      	movs	r2, #0
 8005676:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800567a:	6878      	ldr	r0, [r7, #4]
 800567c:	f7fc ff40 	bl	8002500 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005680:	687b      	ldr	r3, [r7, #4]
 8005682:	2202      	movs	r2, #2
 8005684:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005688:	687b      	ldr	r3, [r7, #4]
 800568a:	681a      	ldr	r2, [r3, #0]
 800568c:	687b      	ldr	r3, [r7, #4]
 800568e:	3304      	adds	r3, #4
 8005690:	4619      	mov	r1, r3
 8005692:	4610      	mov	r0, r2
 8005694:	f000 fa96 	bl	8005bc4 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005698:	687b      	ldr	r3, [r7, #4]
 800569a:	2201      	movs	r2, #1
 800569c:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80056a0:	687b      	ldr	r3, [r7, #4]
 80056a2:	2201      	movs	r2, #1
 80056a4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80056a8:	687b      	ldr	r3, [r7, #4]
 80056aa:	2201      	movs	r2, #1
 80056ac:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80056b0:	687b      	ldr	r3, [r7, #4]
 80056b2:	2201      	movs	r2, #1
 80056b4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80056b8:	687b      	ldr	r3, [r7, #4]
 80056ba:	2201      	movs	r2, #1
 80056bc:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80056c0:	687b      	ldr	r3, [r7, #4]
 80056c2:	2201      	movs	r2, #1
 80056c4:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80056c8:	687b      	ldr	r3, [r7, #4]
 80056ca:	2201      	movs	r2, #1
 80056cc:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 80056d0:	687b      	ldr	r3, [r7, #4]
 80056d2:	2201      	movs	r2, #1
 80056d4:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80056d8:	687b      	ldr	r3, [r7, #4]
 80056da:	2201      	movs	r2, #1
 80056dc:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80056e0:	687b      	ldr	r3, [r7, #4]
 80056e2:	2201      	movs	r2, #1
 80056e4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80056e8:	2300      	movs	r3, #0
}
 80056ea:	4618      	mov	r0, r3
 80056ec:	3708      	adds	r7, #8
 80056ee:	46bd      	mov	sp, r7
 80056f0:	bd80      	pop	{r7, pc}
	...

080056f4 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80056f4:	b480      	push	{r7}
 80056f6:	b085      	sub	sp, #20
 80056f8:	af00      	add	r7, sp, #0
 80056fa:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80056fc:	687b      	ldr	r3, [r7, #4]
 80056fe:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005702:	b2db      	uxtb	r3, r3
 8005704:	2b01      	cmp	r3, #1
 8005706:	d001      	beq.n	800570c <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8005708:	2301      	movs	r3, #1
 800570a:	e04e      	b.n	80057aa <HAL_TIM_Base_Start_IT+0xb6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800570c:	687b      	ldr	r3, [r7, #4]
 800570e:	2202      	movs	r2, #2
 8005710:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8005714:	687b      	ldr	r3, [r7, #4]
 8005716:	681b      	ldr	r3, [r3, #0]
 8005718:	68da      	ldr	r2, [r3, #12]
 800571a:	687b      	ldr	r3, [r7, #4]
 800571c:	681b      	ldr	r3, [r3, #0]
 800571e:	f042 0201 	orr.w	r2, r2, #1
 8005722:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005724:	687b      	ldr	r3, [r7, #4]
 8005726:	681b      	ldr	r3, [r3, #0]
 8005728:	4a23      	ldr	r2, [pc, #140]	; (80057b8 <HAL_TIM_Base_Start_IT+0xc4>)
 800572a:	4293      	cmp	r3, r2
 800572c:	d022      	beq.n	8005774 <HAL_TIM_Base_Start_IT+0x80>
 800572e:	687b      	ldr	r3, [r7, #4]
 8005730:	681b      	ldr	r3, [r3, #0]
 8005732:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005736:	d01d      	beq.n	8005774 <HAL_TIM_Base_Start_IT+0x80>
 8005738:	687b      	ldr	r3, [r7, #4]
 800573a:	681b      	ldr	r3, [r3, #0]
 800573c:	4a1f      	ldr	r2, [pc, #124]	; (80057bc <HAL_TIM_Base_Start_IT+0xc8>)
 800573e:	4293      	cmp	r3, r2
 8005740:	d018      	beq.n	8005774 <HAL_TIM_Base_Start_IT+0x80>
 8005742:	687b      	ldr	r3, [r7, #4]
 8005744:	681b      	ldr	r3, [r3, #0]
 8005746:	4a1e      	ldr	r2, [pc, #120]	; (80057c0 <HAL_TIM_Base_Start_IT+0xcc>)
 8005748:	4293      	cmp	r3, r2
 800574a:	d013      	beq.n	8005774 <HAL_TIM_Base_Start_IT+0x80>
 800574c:	687b      	ldr	r3, [r7, #4]
 800574e:	681b      	ldr	r3, [r3, #0]
 8005750:	4a1c      	ldr	r2, [pc, #112]	; (80057c4 <HAL_TIM_Base_Start_IT+0xd0>)
 8005752:	4293      	cmp	r3, r2
 8005754:	d00e      	beq.n	8005774 <HAL_TIM_Base_Start_IT+0x80>
 8005756:	687b      	ldr	r3, [r7, #4]
 8005758:	681b      	ldr	r3, [r3, #0]
 800575a:	4a1b      	ldr	r2, [pc, #108]	; (80057c8 <HAL_TIM_Base_Start_IT+0xd4>)
 800575c:	4293      	cmp	r3, r2
 800575e:	d009      	beq.n	8005774 <HAL_TIM_Base_Start_IT+0x80>
 8005760:	687b      	ldr	r3, [r7, #4]
 8005762:	681b      	ldr	r3, [r3, #0]
 8005764:	4a19      	ldr	r2, [pc, #100]	; (80057cc <HAL_TIM_Base_Start_IT+0xd8>)
 8005766:	4293      	cmp	r3, r2
 8005768:	d004      	beq.n	8005774 <HAL_TIM_Base_Start_IT+0x80>
 800576a:	687b      	ldr	r3, [r7, #4]
 800576c:	681b      	ldr	r3, [r3, #0]
 800576e:	4a18      	ldr	r2, [pc, #96]	; (80057d0 <HAL_TIM_Base_Start_IT+0xdc>)
 8005770:	4293      	cmp	r3, r2
 8005772:	d111      	bne.n	8005798 <HAL_TIM_Base_Start_IT+0xa4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8005774:	687b      	ldr	r3, [r7, #4]
 8005776:	681b      	ldr	r3, [r3, #0]
 8005778:	689b      	ldr	r3, [r3, #8]
 800577a:	f003 0307 	and.w	r3, r3, #7
 800577e:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005780:	68fb      	ldr	r3, [r7, #12]
 8005782:	2b06      	cmp	r3, #6
 8005784:	d010      	beq.n	80057a8 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 8005786:	687b      	ldr	r3, [r7, #4]
 8005788:	681b      	ldr	r3, [r3, #0]
 800578a:	681a      	ldr	r2, [r3, #0]
 800578c:	687b      	ldr	r3, [r7, #4]
 800578e:	681b      	ldr	r3, [r3, #0]
 8005790:	f042 0201 	orr.w	r2, r2, #1
 8005794:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005796:	e007      	b.n	80057a8 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8005798:	687b      	ldr	r3, [r7, #4]
 800579a:	681b      	ldr	r3, [r3, #0]
 800579c:	681a      	ldr	r2, [r3, #0]
 800579e:	687b      	ldr	r3, [r7, #4]
 80057a0:	681b      	ldr	r3, [r3, #0]
 80057a2:	f042 0201 	orr.w	r2, r2, #1
 80057a6:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80057a8:	2300      	movs	r3, #0
}
 80057aa:	4618      	mov	r0, r3
 80057ac:	3714      	adds	r7, #20
 80057ae:	46bd      	mov	sp, r7
 80057b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057b4:	4770      	bx	lr
 80057b6:	bf00      	nop
 80057b8:	40010000 	.word	0x40010000
 80057bc:	40000400 	.word	0x40000400
 80057c0:	40000800 	.word	0x40000800
 80057c4:	40000c00 	.word	0x40000c00
 80057c8:	40010400 	.word	0x40010400
 80057cc:	40014000 	.word	0x40014000
 80057d0:	40001800 	.word	0x40001800

080057d4 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80057d4:	b580      	push	{r7, lr}
 80057d6:	b082      	sub	sp, #8
 80057d8:	af00      	add	r7, sp, #0
 80057da:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 80057dc:	687b      	ldr	r3, [r7, #4]
 80057de:	681b      	ldr	r3, [r3, #0]
 80057e0:	691b      	ldr	r3, [r3, #16]
 80057e2:	f003 0302 	and.w	r3, r3, #2
 80057e6:	2b02      	cmp	r3, #2
 80057e8:	d122      	bne.n	8005830 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 80057ea:	687b      	ldr	r3, [r7, #4]
 80057ec:	681b      	ldr	r3, [r3, #0]
 80057ee:	68db      	ldr	r3, [r3, #12]
 80057f0:	f003 0302 	and.w	r3, r3, #2
 80057f4:	2b02      	cmp	r3, #2
 80057f6:	d11b      	bne.n	8005830 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 80057f8:	687b      	ldr	r3, [r7, #4]
 80057fa:	681b      	ldr	r3, [r3, #0]
 80057fc:	f06f 0202 	mvn.w	r2, #2
 8005800:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8005802:	687b      	ldr	r3, [r7, #4]
 8005804:	2201      	movs	r2, #1
 8005806:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8005808:	687b      	ldr	r3, [r7, #4]
 800580a:	681b      	ldr	r3, [r3, #0]
 800580c:	699b      	ldr	r3, [r3, #24]
 800580e:	f003 0303 	and.w	r3, r3, #3
 8005812:	2b00      	cmp	r3, #0
 8005814:	d003      	beq.n	800581e <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8005816:	6878      	ldr	r0, [r7, #4]
 8005818:	f000 f9b5 	bl	8005b86 <HAL_TIM_IC_CaptureCallback>
 800581c:	e005      	b.n	800582a <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800581e:	6878      	ldr	r0, [r7, #4]
 8005820:	f000 f9a7 	bl	8005b72 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005824:	6878      	ldr	r0, [r7, #4]
 8005826:	f000 f9b8 	bl	8005b9a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800582a:	687b      	ldr	r3, [r7, #4]
 800582c:	2200      	movs	r2, #0
 800582e:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8005830:	687b      	ldr	r3, [r7, #4]
 8005832:	681b      	ldr	r3, [r3, #0]
 8005834:	691b      	ldr	r3, [r3, #16]
 8005836:	f003 0304 	and.w	r3, r3, #4
 800583a:	2b04      	cmp	r3, #4
 800583c:	d122      	bne.n	8005884 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 800583e:	687b      	ldr	r3, [r7, #4]
 8005840:	681b      	ldr	r3, [r3, #0]
 8005842:	68db      	ldr	r3, [r3, #12]
 8005844:	f003 0304 	and.w	r3, r3, #4
 8005848:	2b04      	cmp	r3, #4
 800584a:	d11b      	bne.n	8005884 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 800584c:	687b      	ldr	r3, [r7, #4]
 800584e:	681b      	ldr	r3, [r3, #0]
 8005850:	f06f 0204 	mvn.w	r2, #4
 8005854:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8005856:	687b      	ldr	r3, [r7, #4]
 8005858:	2202      	movs	r2, #2
 800585a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800585c:	687b      	ldr	r3, [r7, #4]
 800585e:	681b      	ldr	r3, [r3, #0]
 8005860:	699b      	ldr	r3, [r3, #24]
 8005862:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8005866:	2b00      	cmp	r3, #0
 8005868:	d003      	beq.n	8005872 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800586a:	6878      	ldr	r0, [r7, #4]
 800586c:	f000 f98b 	bl	8005b86 <HAL_TIM_IC_CaptureCallback>
 8005870:	e005      	b.n	800587e <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005872:	6878      	ldr	r0, [r7, #4]
 8005874:	f000 f97d 	bl	8005b72 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005878:	6878      	ldr	r0, [r7, #4]
 800587a:	f000 f98e 	bl	8005b9a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800587e:	687b      	ldr	r3, [r7, #4]
 8005880:	2200      	movs	r2, #0
 8005882:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8005884:	687b      	ldr	r3, [r7, #4]
 8005886:	681b      	ldr	r3, [r3, #0]
 8005888:	691b      	ldr	r3, [r3, #16]
 800588a:	f003 0308 	and.w	r3, r3, #8
 800588e:	2b08      	cmp	r3, #8
 8005890:	d122      	bne.n	80058d8 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8005892:	687b      	ldr	r3, [r7, #4]
 8005894:	681b      	ldr	r3, [r3, #0]
 8005896:	68db      	ldr	r3, [r3, #12]
 8005898:	f003 0308 	and.w	r3, r3, #8
 800589c:	2b08      	cmp	r3, #8
 800589e:	d11b      	bne.n	80058d8 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 80058a0:	687b      	ldr	r3, [r7, #4]
 80058a2:	681b      	ldr	r3, [r3, #0]
 80058a4:	f06f 0208 	mvn.w	r2, #8
 80058a8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80058aa:	687b      	ldr	r3, [r7, #4]
 80058ac:	2204      	movs	r2, #4
 80058ae:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80058b0:	687b      	ldr	r3, [r7, #4]
 80058b2:	681b      	ldr	r3, [r3, #0]
 80058b4:	69db      	ldr	r3, [r3, #28]
 80058b6:	f003 0303 	and.w	r3, r3, #3
 80058ba:	2b00      	cmp	r3, #0
 80058bc:	d003      	beq.n	80058c6 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80058be:	6878      	ldr	r0, [r7, #4]
 80058c0:	f000 f961 	bl	8005b86 <HAL_TIM_IC_CaptureCallback>
 80058c4:	e005      	b.n	80058d2 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80058c6:	6878      	ldr	r0, [r7, #4]
 80058c8:	f000 f953 	bl	8005b72 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80058cc:	6878      	ldr	r0, [r7, #4]
 80058ce:	f000 f964 	bl	8005b9a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80058d2:	687b      	ldr	r3, [r7, #4]
 80058d4:	2200      	movs	r2, #0
 80058d6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 80058d8:	687b      	ldr	r3, [r7, #4]
 80058da:	681b      	ldr	r3, [r3, #0]
 80058dc:	691b      	ldr	r3, [r3, #16]
 80058de:	f003 0310 	and.w	r3, r3, #16
 80058e2:	2b10      	cmp	r3, #16
 80058e4:	d122      	bne.n	800592c <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 80058e6:	687b      	ldr	r3, [r7, #4]
 80058e8:	681b      	ldr	r3, [r3, #0]
 80058ea:	68db      	ldr	r3, [r3, #12]
 80058ec:	f003 0310 	and.w	r3, r3, #16
 80058f0:	2b10      	cmp	r3, #16
 80058f2:	d11b      	bne.n	800592c <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 80058f4:	687b      	ldr	r3, [r7, #4]
 80058f6:	681b      	ldr	r3, [r3, #0]
 80058f8:	f06f 0210 	mvn.w	r2, #16
 80058fc:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80058fe:	687b      	ldr	r3, [r7, #4]
 8005900:	2208      	movs	r2, #8
 8005902:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8005904:	687b      	ldr	r3, [r7, #4]
 8005906:	681b      	ldr	r3, [r3, #0]
 8005908:	69db      	ldr	r3, [r3, #28]
 800590a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800590e:	2b00      	cmp	r3, #0
 8005910:	d003      	beq.n	800591a <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005912:	6878      	ldr	r0, [r7, #4]
 8005914:	f000 f937 	bl	8005b86 <HAL_TIM_IC_CaptureCallback>
 8005918:	e005      	b.n	8005926 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800591a:	6878      	ldr	r0, [r7, #4]
 800591c:	f000 f929 	bl	8005b72 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005920:	6878      	ldr	r0, [r7, #4]
 8005922:	f000 f93a 	bl	8005b9a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005926:	687b      	ldr	r3, [r7, #4]
 8005928:	2200      	movs	r2, #0
 800592a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 800592c:	687b      	ldr	r3, [r7, #4]
 800592e:	681b      	ldr	r3, [r3, #0]
 8005930:	691b      	ldr	r3, [r3, #16]
 8005932:	f003 0301 	and.w	r3, r3, #1
 8005936:	2b01      	cmp	r3, #1
 8005938:	d10e      	bne.n	8005958 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 800593a:	687b      	ldr	r3, [r7, #4]
 800593c:	681b      	ldr	r3, [r3, #0]
 800593e:	68db      	ldr	r3, [r3, #12]
 8005940:	f003 0301 	and.w	r3, r3, #1
 8005944:	2b01      	cmp	r3, #1
 8005946:	d107      	bne.n	8005958 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8005948:	687b      	ldr	r3, [r7, #4]
 800594a:	681b      	ldr	r3, [r3, #0]
 800594c:	f06f 0201 	mvn.w	r2, #1
 8005950:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8005952:	6878      	ldr	r0, [r7, #4]
 8005954:	f7fc fc1a 	bl	800218c <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8005958:	687b      	ldr	r3, [r7, #4]
 800595a:	681b      	ldr	r3, [r3, #0]
 800595c:	691b      	ldr	r3, [r3, #16]
 800595e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005962:	2b80      	cmp	r3, #128	; 0x80
 8005964:	d10e      	bne.n	8005984 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8005966:	687b      	ldr	r3, [r7, #4]
 8005968:	681b      	ldr	r3, [r3, #0]
 800596a:	68db      	ldr	r3, [r3, #12]
 800596c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005970:	2b80      	cmp	r3, #128	; 0x80
 8005972:	d107      	bne.n	8005984 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8005974:	687b      	ldr	r3, [r7, #4]
 8005976:	681b      	ldr	r3, [r3, #0]
 8005978:	f06f 0280 	mvn.w	r2, #128	; 0x80
 800597c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800597e:	6878      	ldr	r0, [r7, #4]
 8005980:	f000 fae0 	bl	8005f44 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8005984:	687b      	ldr	r3, [r7, #4]
 8005986:	681b      	ldr	r3, [r3, #0]
 8005988:	691b      	ldr	r3, [r3, #16]
 800598a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800598e:	2b40      	cmp	r3, #64	; 0x40
 8005990:	d10e      	bne.n	80059b0 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8005992:	687b      	ldr	r3, [r7, #4]
 8005994:	681b      	ldr	r3, [r3, #0]
 8005996:	68db      	ldr	r3, [r3, #12]
 8005998:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800599c:	2b40      	cmp	r3, #64	; 0x40
 800599e:	d107      	bne.n	80059b0 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 80059a0:	687b      	ldr	r3, [r7, #4]
 80059a2:	681b      	ldr	r3, [r3, #0]
 80059a4:	f06f 0240 	mvn.w	r2, #64	; 0x40
 80059a8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80059aa:	6878      	ldr	r0, [r7, #4]
 80059ac:	f000 f8ff 	bl	8005bae <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 80059b0:	687b      	ldr	r3, [r7, #4]
 80059b2:	681b      	ldr	r3, [r3, #0]
 80059b4:	691b      	ldr	r3, [r3, #16]
 80059b6:	f003 0320 	and.w	r3, r3, #32
 80059ba:	2b20      	cmp	r3, #32
 80059bc:	d10e      	bne.n	80059dc <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 80059be:	687b      	ldr	r3, [r7, #4]
 80059c0:	681b      	ldr	r3, [r3, #0]
 80059c2:	68db      	ldr	r3, [r3, #12]
 80059c4:	f003 0320 	and.w	r3, r3, #32
 80059c8:	2b20      	cmp	r3, #32
 80059ca:	d107      	bne.n	80059dc <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 80059cc:	687b      	ldr	r3, [r7, #4]
 80059ce:	681b      	ldr	r3, [r3, #0]
 80059d0:	f06f 0220 	mvn.w	r2, #32
 80059d4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80059d6:	6878      	ldr	r0, [r7, #4]
 80059d8:	f000 faaa 	bl	8005f30 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80059dc:	bf00      	nop
 80059de:	3708      	adds	r7, #8
 80059e0:	46bd      	mov	sp, r7
 80059e2:	bd80      	pop	{r7, pc}

080059e4 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 80059e4:	b580      	push	{r7, lr}
 80059e6:	b084      	sub	sp, #16
 80059e8:	af00      	add	r7, sp, #0
 80059ea:	6078      	str	r0, [r7, #4]
 80059ec:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80059ee:	2300      	movs	r3, #0
 80059f0:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 80059f2:	687b      	ldr	r3, [r7, #4]
 80059f4:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80059f8:	2b01      	cmp	r3, #1
 80059fa:	d101      	bne.n	8005a00 <HAL_TIM_ConfigClockSource+0x1c>
 80059fc:	2302      	movs	r3, #2
 80059fe:	e0b4      	b.n	8005b6a <HAL_TIM_ConfigClockSource+0x186>
 8005a00:	687b      	ldr	r3, [r7, #4]
 8005a02:	2201      	movs	r2, #1
 8005a04:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8005a08:	687b      	ldr	r3, [r7, #4]
 8005a0a:	2202      	movs	r2, #2
 8005a0c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8005a10:	687b      	ldr	r3, [r7, #4]
 8005a12:	681b      	ldr	r3, [r3, #0]
 8005a14:	689b      	ldr	r3, [r3, #8]
 8005a16:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8005a18:	68bb      	ldr	r3, [r7, #8]
 8005a1a:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8005a1e:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8005a20:	68bb      	ldr	r3, [r7, #8]
 8005a22:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8005a26:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8005a28:	687b      	ldr	r3, [r7, #4]
 8005a2a:	681b      	ldr	r3, [r3, #0]
 8005a2c:	68ba      	ldr	r2, [r7, #8]
 8005a2e:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8005a30:	683b      	ldr	r3, [r7, #0]
 8005a32:	681b      	ldr	r3, [r3, #0]
 8005a34:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8005a38:	d03e      	beq.n	8005ab8 <HAL_TIM_ConfigClockSource+0xd4>
 8005a3a:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8005a3e:	f200 8087 	bhi.w	8005b50 <HAL_TIM_ConfigClockSource+0x16c>
 8005a42:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005a46:	f000 8086 	beq.w	8005b56 <HAL_TIM_ConfigClockSource+0x172>
 8005a4a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005a4e:	d87f      	bhi.n	8005b50 <HAL_TIM_ConfigClockSource+0x16c>
 8005a50:	2b70      	cmp	r3, #112	; 0x70
 8005a52:	d01a      	beq.n	8005a8a <HAL_TIM_ConfigClockSource+0xa6>
 8005a54:	2b70      	cmp	r3, #112	; 0x70
 8005a56:	d87b      	bhi.n	8005b50 <HAL_TIM_ConfigClockSource+0x16c>
 8005a58:	2b60      	cmp	r3, #96	; 0x60
 8005a5a:	d050      	beq.n	8005afe <HAL_TIM_ConfigClockSource+0x11a>
 8005a5c:	2b60      	cmp	r3, #96	; 0x60
 8005a5e:	d877      	bhi.n	8005b50 <HAL_TIM_ConfigClockSource+0x16c>
 8005a60:	2b50      	cmp	r3, #80	; 0x50
 8005a62:	d03c      	beq.n	8005ade <HAL_TIM_ConfigClockSource+0xfa>
 8005a64:	2b50      	cmp	r3, #80	; 0x50
 8005a66:	d873      	bhi.n	8005b50 <HAL_TIM_ConfigClockSource+0x16c>
 8005a68:	2b40      	cmp	r3, #64	; 0x40
 8005a6a:	d058      	beq.n	8005b1e <HAL_TIM_ConfigClockSource+0x13a>
 8005a6c:	2b40      	cmp	r3, #64	; 0x40
 8005a6e:	d86f      	bhi.n	8005b50 <HAL_TIM_ConfigClockSource+0x16c>
 8005a70:	2b30      	cmp	r3, #48	; 0x30
 8005a72:	d064      	beq.n	8005b3e <HAL_TIM_ConfigClockSource+0x15a>
 8005a74:	2b30      	cmp	r3, #48	; 0x30
 8005a76:	d86b      	bhi.n	8005b50 <HAL_TIM_ConfigClockSource+0x16c>
 8005a78:	2b20      	cmp	r3, #32
 8005a7a:	d060      	beq.n	8005b3e <HAL_TIM_ConfigClockSource+0x15a>
 8005a7c:	2b20      	cmp	r3, #32
 8005a7e:	d867      	bhi.n	8005b50 <HAL_TIM_ConfigClockSource+0x16c>
 8005a80:	2b00      	cmp	r3, #0
 8005a82:	d05c      	beq.n	8005b3e <HAL_TIM_ConfigClockSource+0x15a>
 8005a84:	2b10      	cmp	r3, #16
 8005a86:	d05a      	beq.n	8005b3e <HAL_TIM_ConfigClockSource+0x15a>
 8005a88:	e062      	b.n	8005b50 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8005a8a:	687b      	ldr	r3, [r7, #4]
 8005a8c:	6818      	ldr	r0, [r3, #0]
 8005a8e:	683b      	ldr	r3, [r7, #0]
 8005a90:	6899      	ldr	r1, [r3, #8]
 8005a92:	683b      	ldr	r3, [r7, #0]
 8005a94:	685a      	ldr	r2, [r3, #4]
 8005a96:	683b      	ldr	r3, [r7, #0]
 8005a98:	68db      	ldr	r3, [r3, #12]
 8005a9a:	f000 f9ad 	bl	8005df8 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8005a9e:	687b      	ldr	r3, [r7, #4]
 8005aa0:	681b      	ldr	r3, [r3, #0]
 8005aa2:	689b      	ldr	r3, [r3, #8]
 8005aa4:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8005aa6:	68bb      	ldr	r3, [r7, #8]
 8005aa8:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8005aac:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8005aae:	687b      	ldr	r3, [r7, #4]
 8005ab0:	681b      	ldr	r3, [r3, #0]
 8005ab2:	68ba      	ldr	r2, [r7, #8]
 8005ab4:	609a      	str	r2, [r3, #8]
      break;
 8005ab6:	e04f      	b.n	8005b58 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8005ab8:	687b      	ldr	r3, [r7, #4]
 8005aba:	6818      	ldr	r0, [r3, #0]
 8005abc:	683b      	ldr	r3, [r7, #0]
 8005abe:	6899      	ldr	r1, [r3, #8]
 8005ac0:	683b      	ldr	r3, [r7, #0]
 8005ac2:	685a      	ldr	r2, [r3, #4]
 8005ac4:	683b      	ldr	r3, [r7, #0]
 8005ac6:	68db      	ldr	r3, [r3, #12]
 8005ac8:	f000 f996 	bl	8005df8 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8005acc:	687b      	ldr	r3, [r7, #4]
 8005ace:	681b      	ldr	r3, [r3, #0]
 8005ad0:	689a      	ldr	r2, [r3, #8]
 8005ad2:	687b      	ldr	r3, [r7, #4]
 8005ad4:	681b      	ldr	r3, [r3, #0]
 8005ad6:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8005ada:	609a      	str	r2, [r3, #8]
      break;
 8005adc:	e03c      	b.n	8005b58 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8005ade:	687b      	ldr	r3, [r7, #4]
 8005ae0:	6818      	ldr	r0, [r3, #0]
 8005ae2:	683b      	ldr	r3, [r7, #0]
 8005ae4:	6859      	ldr	r1, [r3, #4]
 8005ae6:	683b      	ldr	r3, [r7, #0]
 8005ae8:	68db      	ldr	r3, [r3, #12]
 8005aea:	461a      	mov	r2, r3
 8005aec:	f000 f90a 	bl	8005d04 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8005af0:	687b      	ldr	r3, [r7, #4]
 8005af2:	681b      	ldr	r3, [r3, #0]
 8005af4:	2150      	movs	r1, #80	; 0x50
 8005af6:	4618      	mov	r0, r3
 8005af8:	f000 f963 	bl	8005dc2 <TIM_ITRx_SetConfig>
      break;
 8005afc:	e02c      	b.n	8005b58 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8005afe:	687b      	ldr	r3, [r7, #4]
 8005b00:	6818      	ldr	r0, [r3, #0]
 8005b02:	683b      	ldr	r3, [r7, #0]
 8005b04:	6859      	ldr	r1, [r3, #4]
 8005b06:	683b      	ldr	r3, [r7, #0]
 8005b08:	68db      	ldr	r3, [r3, #12]
 8005b0a:	461a      	mov	r2, r3
 8005b0c:	f000 f929 	bl	8005d62 <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8005b10:	687b      	ldr	r3, [r7, #4]
 8005b12:	681b      	ldr	r3, [r3, #0]
 8005b14:	2160      	movs	r1, #96	; 0x60
 8005b16:	4618      	mov	r0, r3
 8005b18:	f000 f953 	bl	8005dc2 <TIM_ITRx_SetConfig>
      break;
 8005b1c:	e01c      	b.n	8005b58 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8005b1e:	687b      	ldr	r3, [r7, #4]
 8005b20:	6818      	ldr	r0, [r3, #0]
 8005b22:	683b      	ldr	r3, [r7, #0]
 8005b24:	6859      	ldr	r1, [r3, #4]
 8005b26:	683b      	ldr	r3, [r7, #0]
 8005b28:	68db      	ldr	r3, [r3, #12]
 8005b2a:	461a      	mov	r2, r3
 8005b2c:	f000 f8ea 	bl	8005d04 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8005b30:	687b      	ldr	r3, [r7, #4]
 8005b32:	681b      	ldr	r3, [r3, #0]
 8005b34:	2140      	movs	r1, #64	; 0x40
 8005b36:	4618      	mov	r0, r3
 8005b38:	f000 f943 	bl	8005dc2 <TIM_ITRx_SetConfig>
      break;
 8005b3c:	e00c      	b.n	8005b58 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8005b3e:	687b      	ldr	r3, [r7, #4]
 8005b40:	681a      	ldr	r2, [r3, #0]
 8005b42:	683b      	ldr	r3, [r7, #0]
 8005b44:	681b      	ldr	r3, [r3, #0]
 8005b46:	4619      	mov	r1, r3
 8005b48:	4610      	mov	r0, r2
 8005b4a:	f000 f93a 	bl	8005dc2 <TIM_ITRx_SetConfig>
      break;
 8005b4e:	e003      	b.n	8005b58 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8005b50:	2301      	movs	r3, #1
 8005b52:	73fb      	strb	r3, [r7, #15]
      break;
 8005b54:	e000      	b.n	8005b58 <HAL_TIM_ConfigClockSource+0x174>
      break;
 8005b56:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8005b58:	687b      	ldr	r3, [r7, #4]
 8005b5a:	2201      	movs	r2, #1
 8005b5c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8005b60:	687b      	ldr	r3, [r7, #4]
 8005b62:	2200      	movs	r2, #0
 8005b64:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8005b68:	7bfb      	ldrb	r3, [r7, #15]
}
 8005b6a:	4618      	mov	r0, r3
 8005b6c:	3710      	adds	r7, #16
 8005b6e:	46bd      	mov	sp, r7
 8005b70:	bd80      	pop	{r7, pc}

08005b72 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8005b72:	b480      	push	{r7}
 8005b74:	b083      	sub	sp, #12
 8005b76:	af00      	add	r7, sp, #0
 8005b78:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8005b7a:	bf00      	nop
 8005b7c:	370c      	adds	r7, #12
 8005b7e:	46bd      	mov	sp, r7
 8005b80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b84:	4770      	bx	lr

08005b86 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8005b86:	b480      	push	{r7}
 8005b88:	b083      	sub	sp, #12
 8005b8a:	af00      	add	r7, sp, #0
 8005b8c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8005b8e:	bf00      	nop
 8005b90:	370c      	adds	r7, #12
 8005b92:	46bd      	mov	sp, r7
 8005b94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b98:	4770      	bx	lr

08005b9a <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8005b9a:	b480      	push	{r7}
 8005b9c:	b083      	sub	sp, #12
 8005b9e:	af00      	add	r7, sp, #0
 8005ba0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8005ba2:	bf00      	nop
 8005ba4:	370c      	adds	r7, #12
 8005ba6:	46bd      	mov	sp, r7
 8005ba8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005bac:	4770      	bx	lr

08005bae <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8005bae:	b480      	push	{r7}
 8005bb0:	b083      	sub	sp, #12
 8005bb2:	af00      	add	r7, sp, #0
 8005bb4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8005bb6:	bf00      	nop
 8005bb8:	370c      	adds	r7, #12
 8005bba:	46bd      	mov	sp, r7
 8005bbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005bc0:	4770      	bx	lr
	...

08005bc4 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8005bc4:	b480      	push	{r7}
 8005bc6:	b085      	sub	sp, #20
 8005bc8:	af00      	add	r7, sp, #0
 8005bca:	6078      	str	r0, [r7, #4]
 8005bcc:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8005bce:	687b      	ldr	r3, [r7, #4]
 8005bd0:	681b      	ldr	r3, [r3, #0]
 8005bd2:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8005bd4:	687b      	ldr	r3, [r7, #4]
 8005bd6:	4a40      	ldr	r2, [pc, #256]	; (8005cd8 <TIM_Base_SetConfig+0x114>)
 8005bd8:	4293      	cmp	r3, r2
 8005bda:	d013      	beq.n	8005c04 <TIM_Base_SetConfig+0x40>
 8005bdc:	687b      	ldr	r3, [r7, #4]
 8005bde:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005be2:	d00f      	beq.n	8005c04 <TIM_Base_SetConfig+0x40>
 8005be4:	687b      	ldr	r3, [r7, #4]
 8005be6:	4a3d      	ldr	r2, [pc, #244]	; (8005cdc <TIM_Base_SetConfig+0x118>)
 8005be8:	4293      	cmp	r3, r2
 8005bea:	d00b      	beq.n	8005c04 <TIM_Base_SetConfig+0x40>
 8005bec:	687b      	ldr	r3, [r7, #4]
 8005bee:	4a3c      	ldr	r2, [pc, #240]	; (8005ce0 <TIM_Base_SetConfig+0x11c>)
 8005bf0:	4293      	cmp	r3, r2
 8005bf2:	d007      	beq.n	8005c04 <TIM_Base_SetConfig+0x40>
 8005bf4:	687b      	ldr	r3, [r7, #4]
 8005bf6:	4a3b      	ldr	r2, [pc, #236]	; (8005ce4 <TIM_Base_SetConfig+0x120>)
 8005bf8:	4293      	cmp	r3, r2
 8005bfa:	d003      	beq.n	8005c04 <TIM_Base_SetConfig+0x40>
 8005bfc:	687b      	ldr	r3, [r7, #4]
 8005bfe:	4a3a      	ldr	r2, [pc, #232]	; (8005ce8 <TIM_Base_SetConfig+0x124>)
 8005c00:	4293      	cmp	r3, r2
 8005c02:	d108      	bne.n	8005c16 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8005c04:	68fb      	ldr	r3, [r7, #12]
 8005c06:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005c0a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8005c0c:	683b      	ldr	r3, [r7, #0]
 8005c0e:	685b      	ldr	r3, [r3, #4]
 8005c10:	68fa      	ldr	r2, [r7, #12]
 8005c12:	4313      	orrs	r3, r2
 8005c14:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8005c16:	687b      	ldr	r3, [r7, #4]
 8005c18:	4a2f      	ldr	r2, [pc, #188]	; (8005cd8 <TIM_Base_SetConfig+0x114>)
 8005c1a:	4293      	cmp	r3, r2
 8005c1c:	d02b      	beq.n	8005c76 <TIM_Base_SetConfig+0xb2>
 8005c1e:	687b      	ldr	r3, [r7, #4]
 8005c20:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005c24:	d027      	beq.n	8005c76 <TIM_Base_SetConfig+0xb2>
 8005c26:	687b      	ldr	r3, [r7, #4]
 8005c28:	4a2c      	ldr	r2, [pc, #176]	; (8005cdc <TIM_Base_SetConfig+0x118>)
 8005c2a:	4293      	cmp	r3, r2
 8005c2c:	d023      	beq.n	8005c76 <TIM_Base_SetConfig+0xb2>
 8005c2e:	687b      	ldr	r3, [r7, #4]
 8005c30:	4a2b      	ldr	r2, [pc, #172]	; (8005ce0 <TIM_Base_SetConfig+0x11c>)
 8005c32:	4293      	cmp	r3, r2
 8005c34:	d01f      	beq.n	8005c76 <TIM_Base_SetConfig+0xb2>
 8005c36:	687b      	ldr	r3, [r7, #4]
 8005c38:	4a2a      	ldr	r2, [pc, #168]	; (8005ce4 <TIM_Base_SetConfig+0x120>)
 8005c3a:	4293      	cmp	r3, r2
 8005c3c:	d01b      	beq.n	8005c76 <TIM_Base_SetConfig+0xb2>
 8005c3e:	687b      	ldr	r3, [r7, #4]
 8005c40:	4a29      	ldr	r2, [pc, #164]	; (8005ce8 <TIM_Base_SetConfig+0x124>)
 8005c42:	4293      	cmp	r3, r2
 8005c44:	d017      	beq.n	8005c76 <TIM_Base_SetConfig+0xb2>
 8005c46:	687b      	ldr	r3, [r7, #4]
 8005c48:	4a28      	ldr	r2, [pc, #160]	; (8005cec <TIM_Base_SetConfig+0x128>)
 8005c4a:	4293      	cmp	r3, r2
 8005c4c:	d013      	beq.n	8005c76 <TIM_Base_SetConfig+0xb2>
 8005c4e:	687b      	ldr	r3, [r7, #4]
 8005c50:	4a27      	ldr	r2, [pc, #156]	; (8005cf0 <TIM_Base_SetConfig+0x12c>)
 8005c52:	4293      	cmp	r3, r2
 8005c54:	d00f      	beq.n	8005c76 <TIM_Base_SetConfig+0xb2>
 8005c56:	687b      	ldr	r3, [r7, #4]
 8005c58:	4a26      	ldr	r2, [pc, #152]	; (8005cf4 <TIM_Base_SetConfig+0x130>)
 8005c5a:	4293      	cmp	r3, r2
 8005c5c:	d00b      	beq.n	8005c76 <TIM_Base_SetConfig+0xb2>
 8005c5e:	687b      	ldr	r3, [r7, #4]
 8005c60:	4a25      	ldr	r2, [pc, #148]	; (8005cf8 <TIM_Base_SetConfig+0x134>)
 8005c62:	4293      	cmp	r3, r2
 8005c64:	d007      	beq.n	8005c76 <TIM_Base_SetConfig+0xb2>
 8005c66:	687b      	ldr	r3, [r7, #4]
 8005c68:	4a24      	ldr	r2, [pc, #144]	; (8005cfc <TIM_Base_SetConfig+0x138>)
 8005c6a:	4293      	cmp	r3, r2
 8005c6c:	d003      	beq.n	8005c76 <TIM_Base_SetConfig+0xb2>
 8005c6e:	687b      	ldr	r3, [r7, #4]
 8005c70:	4a23      	ldr	r2, [pc, #140]	; (8005d00 <TIM_Base_SetConfig+0x13c>)
 8005c72:	4293      	cmp	r3, r2
 8005c74:	d108      	bne.n	8005c88 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8005c76:	68fb      	ldr	r3, [r7, #12]
 8005c78:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005c7c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8005c7e:	683b      	ldr	r3, [r7, #0]
 8005c80:	68db      	ldr	r3, [r3, #12]
 8005c82:	68fa      	ldr	r2, [r7, #12]
 8005c84:	4313      	orrs	r3, r2
 8005c86:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8005c88:	68fb      	ldr	r3, [r7, #12]
 8005c8a:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8005c8e:	683b      	ldr	r3, [r7, #0]
 8005c90:	695b      	ldr	r3, [r3, #20]
 8005c92:	4313      	orrs	r3, r2
 8005c94:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8005c96:	687b      	ldr	r3, [r7, #4]
 8005c98:	68fa      	ldr	r2, [r7, #12]
 8005c9a:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8005c9c:	683b      	ldr	r3, [r7, #0]
 8005c9e:	689a      	ldr	r2, [r3, #8]
 8005ca0:	687b      	ldr	r3, [r7, #4]
 8005ca2:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8005ca4:	683b      	ldr	r3, [r7, #0]
 8005ca6:	681a      	ldr	r2, [r3, #0]
 8005ca8:	687b      	ldr	r3, [r7, #4]
 8005caa:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8005cac:	687b      	ldr	r3, [r7, #4]
 8005cae:	4a0a      	ldr	r2, [pc, #40]	; (8005cd8 <TIM_Base_SetConfig+0x114>)
 8005cb0:	4293      	cmp	r3, r2
 8005cb2:	d003      	beq.n	8005cbc <TIM_Base_SetConfig+0xf8>
 8005cb4:	687b      	ldr	r3, [r7, #4]
 8005cb6:	4a0c      	ldr	r2, [pc, #48]	; (8005ce8 <TIM_Base_SetConfig+0x124>)
 8005cb8:	4293      	cmp	r3, r2
 8005cba:	d103      	bne.n	8005cc4 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8005cbc:	683b      	ldr	r3, [r7, #0]
 8005cbe:	691a      	ldr	r2, [r3, #16]
 8005cc0:	687b      	ldr	r3, [r7, #4]
 8005cc2:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8005cc4:	687b      	ldr	r3, [r7, #4]
 8005cc6:	2201      	movs	r2, #1
 8005cc8:	615a      	str	r2, [r3, #20]
}
 8005cca:	bf00      	nop
 8005ccc:	3714      	adds	r7, #20
 8005cce:	46bd      	mov	sp, r7
 8005cd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005cd4:	4770      	bx	lr
 8005cd6:	bf00      	nop
 8005cd8:	40010000 	.word	0x40010000
 8005cdc:	40000400 	.word	0x40000400
 8005ce0:	40000800 	.word	0x40000800
 8005ce4:	40000c00 	.word	0x40000c00
 8005ce8:	40010400 	.word	0x40010400
 8005cec:	40014000 	.word	0x40014000
 8005cf0:	40014400 	.word	0x40014400
 8005cf4:	40014800 	.word	0x40014800
 8005cf8:	40001800 	.word	0x40001800
 8005cfc:	40001c00 	.word	0x40001c00
 8005d00:	40002000 	.word	0x40002000

08005d04 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8005d04:	b480      	push	{r7}
 8005d06:	b087      	sub	sp, #28
 8005d08:	af00      	add	r7, sp, #0
 8005d0a:	60f8      	str	r0, [r7, #12]
 8005d0c:	60b9      	str	r1, [r7, #8]
 8005d0e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8005d10:	68fb      	ldr	r3, [r7, #12]
 8005d12:	6a1b      	ldr	r3, [r3, #32]
 8005d14:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8005d16:	68fb      	ldr	r3, [r7, #12]
 8005d18:	6a1b      	ldr	r3, [r3, #32]
 8005d1a:	f023 0201 	bic.w	r2, r3, #1
 8005d1e:	68fb      	ldr	r3, [r7, #12]
 8005d20:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005d22:	68fb      	ldr	r3, [r7, #12]
 8005d24:	699b      	ldr	r3, [r3, #24]
 8005d26:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8005d28:	693b      	ldr	r3, [r7, #16]
 8005d2a:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8005d2e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8005d30:	687b      	ldr	r3, [r7, #4]
 8005d32:	011b      	lsls	r3, r3, #4
 8005d34:	693a      	ldr	r2, [r7, #16]
 8005d36:	4313      	orrs	r3, r2
 8005d38:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8005d3a:	697b      	ldr	r3, [r7, #20]
 8005d3c:	f023 030a 	bic.w	r3, r3, #10
 8005d40:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8005d42:	697a      	ldr	r2, [r7, #20]
 8005d44:	68bb      	ldr	r3, [r7, #8]
 8005d46:	4313      	orrs	r3, r2
 8005d48:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8005d4a:	68fb      	ldr	r3, [r7, #12]
 8005d4c:	693a      	ldr	r2, [r7, #16]
 8005d4e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005d50:	68fb      	ldr	r3, [r7, #12]
 8005d52:	697a      	ldr	r2, [r7, #20]
 8005d54:	621a      	str	r2, [r3, #32]
}
 8005d56:	bf00      	nop
 8005d58:	371c      	adds	r7, #28
 8005d5a:	46bd      	mov	sp, r7
 8005d5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d60:	4770      	bx	lr

08005d62 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8005d62:	b480      	push	{r7}
 8005d64:	b087      	sub	sp, #28
 8005d66:	af00      	add	r7, sp, #0
 8005d68:	60f8      	str	r0, [r7, #12]
 8005d6a:	60b9      	str	r1, [r7, #8]
 8005d6c:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8005d6e:	68fb      	ldr	r3, [r7, #12]
 8005d70:	6a1b      	ldr	r3, [r3, #32]
 8005d72:	f023 0210 	bic.w	r2, r3, #16
 8005d76:	68fb      	ldr	r3, [r7, #12]
 8005d78:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005d7a:	68fb      	ldr	r3, [r7, #12]
 8005d7c:	699b      	ldr	r3, [r3, #24]
 8005d7e:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8005d80:	68fb      	ldr	r3, [r7, #12]
 8005d82:	6a1b      	ldr	r3, [r3, #32]
 8005d84:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8005d86:	697b      	ldr	r3, [r7, #20]
 8005d88:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8005d8c:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8005d8e:	687b      	ldr	r3, [r7, #4]
 8005d90:	031b      	lsls	r3, r3, #12
 8005d92:	697a      	ldr	r2, [r7, #20]
 8005d94:	4313      	orrs	r3, r2
 8005d96:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8005d98:	693b      	ldr	r3, [r7, #16]
 8005d9a:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8005d9e:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8005da0:	68bb      	ldr	r3, [r7, #8]
 8005da2:	011b      	lsls	r3, r3, #4
 8005da4:	693a      	ldr	r2, [r7, #16]
 8005da6:	4313      	orrs	r3, r2
 8005da8:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8005daa:	68fb      	ldr	r3, [r7, #12]
 8005dac:	697a      	ldr	r2, [r7, #20]
 8005dae:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005db0:	68fb      	ldr	r3, [r7, #12]
 8005db2:	693a      	ldr	r2, [r7, #16]
 8005db4:	621a      	str	r2, [r3, #32]
}
 8005db6:	bf00      	nop
 8005db8:	371c      	adds	r7, #28
 8005dba:	46bd      	mov	sp, r7
 8005dbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005dc0:	4770      	bx	lr

08005dc2 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8005dc2:	b480      	push	{r7}
 8005dc4:	b085      	sub	sp, #20
 8005dc6:	af00      	add	r7, sp, #0
 8005dc8:	6078      	str	r0, [r7, #4]
 8005dca:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8005dcc:	687b      	ldr	r3, [r7, #4]
 8005dce:	689b      	ldr	r3, [r3, #8]
 8005dd0:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8005dd2:	68fb      	ldr	r3, [r7, #12]
 8005dd4:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005dd8:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8005dda:	683a      	ldr	r2, [r7, #0]
 8005ddc:	68fb      	ldr	r3, [r7, #12]
 8005dde:	4313      	orrs	r3, r2
 8005de0:	f043 0307 	orr.w	r3, r3, #7
 8005de4:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8005de6:	687b      	ldr	r3, [r7, #4]
 8005de8:	68fa      	ldr	r2, [r7, #12]
 8005dea:	609a      	str	r2, [r3, #8]
}
 8005dec:	bf00      	nop
 8005dee:	3714      	adds	r7, #20
 8005df0:	46bd      	mov	sp, r7
 8005df2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005df6:	4770      	bx	lr

08005df8 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8005df8:	b480      	push	{r7}
 8005dfa:	b087      	sub	sp, #28
 8005dfc:	af00      	add	r7, sp, #0
 8005dfe:	60f8      	str	r0, [r7, #12]
 8005e00:	60b9      	str	r1, [r7, #8]
 8005e02:	607a      	str	r2, [r7, #4]
 8005e04:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8005e06:	68fb      	ldr	r3, [r7, #12]
 8005e08:	689b      	ldr	r3, [r3, #8]
 8005e0a:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8005e0c:	697b      	ldr	r3, [r7, #20]
 8005e0e:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8005e12:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8005e14:	683b      	ldr	r3, [r7, #0]
 8005e16:	021a      	lsls	r2, r3, #8
 8005e18:	687b      	ldr	r3, [r7, #4]
 8005e1a:	431a      	orrs	r2, r3
 8005e1c:	68bb      	ldr	r3, [r7, #8]
 8005e1e:	4313      	orrs	r3, r2
 8005e20:	697a      	ldr	r2, [r7, #20]
 8005e22:	4313      	orrs	r3, r2
 8005e24:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8005e26:	68fb      	ldr	r3, [r7, #12]
 8005e28:	697a      	ldr	r2, [r7, #20]
 8005e2a:	609a      	str	r2, [r3, #8]
}
 8005e2c:	bf00      	nop
 8005e2e:	371c      	adds	r7, #28
 8005e30:	46bd      	mov	sp, r7
 8005e32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e36:	4770      	bx	lr

08005e38 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8005e38:	b480      	push	{r7}
 8005e3a:	b085      	sub	sp, #20
 8005e3c:	af00      	add	r7, sp, #0
 8005e3e:	6078      	str	r0, [r7, #4]
 8005e40:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8005e42:	687b      	ldr	r3, [r7, #4]
 8005e44:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005e48:	2b01      	cmp	r3, #1
 8005e4a:	d101      	bne.n	8005e50 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8005e4c:	2302      	movs	r3, #2
 8005e4e:	e05a      	b.n	8005f06 <HAL_TIMEx_MasterConfigSynchronization+0xce>
 8005e50:	687b      	ldr	r3, [r7, #4]
 8005e52:	2201      	movs	r2, #1
 8005e54:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005e58:	687b      	ldr	r3, [r7, #4]
 8005e5a:	2202      	movs	r2, #2
 8005e5c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8005e60:	687b      	ldr	r3, [r7, #4]
 8005e62:	681b      	ldr	r3, [r3, #0]
 8005e64:	685b      	ldr	r3, [r3, #4]
 8005e66:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8005e68:	687b      	ldr	r3, [r7, #4]
 8005e6a:	681b      	ldr	r3, [r3, #0]
 8005e6c:	689b      	ldr	r3, [r3, #8]
 8005e6e:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8005e70:	68fb      	ldr	r3, [r7, #12]
 8005e72:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005e76:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8005e78:	683b      	ldr	r3, [r7, #0]
 8005e7a:	681b      	ldr	r3, [r3, #0]
 8005e7c:	68fa      	ldr	r2, [r7, #12]
 8005e7e:	4313      	orrs	r3, r2
 8005e80:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8005e82:	687b      	ldr	r3, [r7, #4]
 8005e84:	681b      	ldr	r3, [r3, #0]
 8005e86:	68fa      	ldr	r2, [r7, #12]
 8005e88:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005e8a:	687b      	ldr	r3, [r7, #4]
 8005e8c:	681b      	ldr	r3, [r3, #0]
 8005e8e:	4a21      	ldr	r2, [pc, #132]	; (8005f14 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 8005e90:	4293      	cmp	r3, r2
 8005e92:	d022      	beq.n	8005eda <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8005e94:	687b      	ldr	r3, [r7, #4]
 8005e96:	681b      	ldr	r3, [r3, #0]
 8005e98:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005e9c:	d01d      	beq.n	8005eda <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8005e9e:	687b      	ldr	r3, [r7, #4]
 8005ea0:	681b      	ldr	r3, [r3, #0]
 8005ea2:	4a1d      	ldr	r2, [pc, #116]	; (8005f18 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 8005ea4:	4293      	cmp	r3, r2
 8005ea6:	d018      	beq.n	8005eda <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8005ea8:	687b      	ldr	r3, [r7, #4]
 8005eaa:	681b      	ldr	r3, [r3, #0]
 8005eac:	4a1b      	ldr	r2, [pc, #108]	; (8005f1c <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 8005eae:	4293      	cmp	r3, r2
 8005eb0:	d013      	beq.n	8005eda <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8005eb2:	687b      	ldr	r3, [r7, #4]
 8005eb4:	681b      	ldr	r3, [r3, #0]
 8005eb6:	4a1a      	ldr	r2, [pc, #104]	; (8005f20 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 8005eb8:	4293      	cmp	r3, r2
 8005eba:	d00e      	beq.n	8005eda <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8005ebc:	687b      	ldr	r3, [r7, #4]
 8005ebe:	681b      	ldr	r3, [r3, #0]
 8005ec0:	4a18      	ldr	r2, [pc, #96]	; (8005f24 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 8005ec2:	4293      	cmp	r3, r2
 8005ec4:	d009      	beq.n	8005eda <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8005ec6:	687b      	ldr	r3, [r7, #4]
 8005ec8:	681b      	ldr	r3, [r3, #0]
 8005eca:	4a17      	ldr	r2, [pc, #92]	; (8005f28 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8005ecc:	4293      	cmp	r3, r2
 8005ece:	d004      	beq.n	8005eda <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8005ed0:	687b      	ldr	r3, [r7, #4]
 8005ed2:	681b      	ldr	r3, [r3, #0]
 8005ed4:	4a15      	ldr	r2, [pc, #84]	; (8005f2c <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 8005ed6:	4293      	cmp	r3, r2
 8005ed8:	d10c      	bne.n	8005ef4 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8005eda:	68bb      	ldr	r3, [r7, #8]
 8005edc:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8005ee0:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8005ee2:	683b      	ldr	r3, [r7, #0]
 8005ee4:	685b      	ldr	r3, [r3, #4]
 8005ee6:	68ba      	ldr	r2, [r7, #8]
 8005ee8:	4313      	orrs	r3, r2
 8005eea:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8005eec:	687b      	ldr	r3, [r7, #4]
 8005eee:	681b      	ldr	r3, [r3, #0]
 8005ef0:	68ba      	ldr	r2, [r7, #8]
 8005ef2:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8005ef4:	687b      	ldr	r3, [r7, #4]
 8005ef6:	2201      	movs	r2, #1
 8005ef8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8005efc:	687b      	ldr	r3, [r7, #4]
 8005efe:	2200      	movs	r2, #0
 8005f00:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8005f04:	2300      	movs	r3, #0
}
 8005f06:	4618      	mov	r0, r3
 8005f08:	3714      	adds	r7, #20
 8005f0a:	46bd      	mov	sp, r7
 8005f0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f10:	4770      	bx	lr
 8005f12:	bf00      	nop
 8005f14:	40010000 	.word	0x40010000
 8005f18:	40000400 	.word	0x40000400
 8005f1c:	40000800 	.word	0x40000800
 8005f20:	40000c00 	.word	0x40000c00
 8005f24:	40010400 	.word	0x40010400
 8005f28:	40014000 	.word	0x40014000
 8005f2c:	40001800 	.word	0x40001800

08005f30 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8005f30:	b480      	push	{r7}
 8005f32:	b083      	sub	sp, #12
 8005f34:	af00      	add	r7, sp, #0
 8005f36:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8005f38:	bf00      	nop
 8005f3a:	370c      	adds	r7, #12
 8005f3c:	46bd      	mov	sp, r7
 8005f3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f42:	4770      	bx	lr

08005f44 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8005f44:	b480      	push	{r7}
 8005f46:	b083      	sub	sp, #12
 8005f48:	af00      	add	r7, sp, #0
 8005f4a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8005f4c:	bf00      	nop
 8005f4e:	370c      	adds	r7, #12
 8005f50:	46bd      	mov	sp, r7
 8005f52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f56:	4770      	bx	lr

08005f58 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8005f58:	b580      	push	{r7, lr}
 8005f5a:	b082      	sub	sp, #8
 8005f5c:	af00      	add	r7, sp, #0
 8005f5e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8005f60:	687b      	ldr	r3, [r7, #4]
 8005f62:	2b00      	cmp	r3, #0
 8005f64:	d101      	bne.n	8005f6a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8005f66:	2301      	movs	r3, #1
 8005f68:	e03f      	b.n	8005fea <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8005f6a:	687b      	ldr	r3, [r7, #4]
 8005f6c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005f70:	b2db      	uxtb	r3, r3
 8005f72:	2b00      	cmp	r3, #0
 8005f74:	d106      	bne.n	8005f84 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8005f76:	687b      	ldr	r3, [r7, #4]
 8005f78:	2200      	movs	r2, #0
 8005f7a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8005f7e:	6878      	ldr	r0, [r7, #4]
 8005f80:	f7fc fb72 	bl	8002668 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8005f84:	687b      	ldr	r3, [r7, #4]
 8005f86:	2224      	movs	r2, #36	; 0x24
 8005f88:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8005f8c:	687b      	ldr	r3, [r7, #4]
 8005f8e:	681b      	ldr	r3, [r3, #0]
 8005f90:	68da      	ldr	r2, [r3, #12]
 8005f92:	687b      	ldr	r3, [r7, #4]
 8005f94:	681b      	ldr	r3, [r3, #0]
 8005f96:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8005f9a:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8005f9c:	6878      	ldr	r0, [r7, #4]
 8005f9e:	f000 fddb 	bl	8006b58 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8005fa2:	687b      	ldr	r3, [r7, #4]
 8005fa4:	681b      	ldr	r3, [r3, #0]
 8005fa6:	691a      	ldr	r2, [r3, #16]
 8005fa8:	687b      	ldr	r3, [r7, #4]
 8005faa:	681b      	ldr	r3, [r3, #0]
 8005fac:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8005fb0:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8005fb2:	687b      	ldr	r3, [r7, #4]
 8005fb4:	681b      	ldr	r3, [r3, #0]
 8005fb6:	695a      	ldr	r2, [r3, #20]
 8005fb8:	687b      	ldr	r3, [r7, #4]
 8005fba:	681b      	ldr	r3, [r3, #0]
 8005fbc:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8005fc0:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8005fc2:	687b      	ldr	r3, [r7, #4]
 8005fc4:	681b      	ldr	r3, [r3, #0]
 8005fc6:	68da      	ldr	r2, [r3, #12]
 8005fc8:	687b      	ldr	r3, [r7, #4]
 8005fca:	681b      	ldr	r3, [r3, #0]
 8005fcc:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8005fd0:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005fd2:	687b      	ldr	r3, [r7, #4]
 8005fd4:	2200      	movs	r2, #0
 8005fd6:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 8005fd8:	687b      	ldr	r3, [r7, #4]
 8005fda:	2220      	movs	r2, #32
 8005fdc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 8005fe0:	687b      	ldr	r3, [r7, #4]
 8005fe2:	2220      	movs	r2, #32
 8005fe4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8005fe8:	2300      	movs	r3, #0
}
 8005fea:	4618      	mov	r0, r3
 8005fec:	3708      	adds	r7, #8
 8005fee:	46bd      	mov	sp, r7
 8005ff0:	bd80      	pop	{r7, pc}

08005ff2 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005ff2:	b580      	push	{r7, lr}
 8005ff4:	b08a      	sub	sp, #40	; 0x28
 8005ff6:	af02      	add	r7, sp, #8
 8005ff8:	60f8      	str	r0, [r7, #12]
 8005ffa:	60b9      	str	r1, [r7, #8]
 8005ffc:	603b      	str	r3, [r7, #0]
 8005ffe:	4613      	mov	r3, r2
 8006000:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8006002:	2300      	movs	r3, #0
 8006004:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8006006:	68fb      	ldr	r3, [r7, #12]
 8006008:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800600c:	b2db      	uxtb	r3, r3
 800600e:	2b20      	cmp	r3, #32
 8006010:	d17c      	bne.n	800610c <HAL_UART_Transmit+0x11a>
  {
    if ((pData == NULL) || (Size == 0U))
 8006012:	68bb      	ldr	r3, [r7, #8]
 8006014:	2b00      	cmp	r3, #0
 8006016:	d002      	beq.n	800601e <HAL_UART_Transmit+0x2c>
 8006018:	88fb      	ldrh	r3, [r7, #6]
 800601a:	2b00      	cmp	r3, #0
 800601c:	d101      	bne.n	8006022 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 800601e:	2301      	movs	r3, #1
 8006020:	e075      	b.n	800610e <HAL_UART_Transmit+0x11c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8006022:	68fb      	ldr	r3, [r7, #12]
 8006024:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8006028:	2b01      	cmp	r3, #1
 800602a:	d101      	bne.n	8006030 <HAL_UART_Transmit+0x3e>
 800602c:	2302      	movs	r3, #2
 800602e:	e06e      	b.n	800610e <HAL_UART_Transmit+0x11c>
 8006030:	68fb      	ldr	r3, [r7, #12]
 8006032:	2201      	movs	r2, #1
 8006034:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006038:	68fb      	ldr	r3, [r7, #12]
 800603a:	2200      	movs	r2, #0
 800603c:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800603e:	68fb      	ldr	r3, [r7, #12]
 8006040:	2221      	movs	r2, #33	; 0x21
 8006042:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8006046:	f7fc fc2d 	bl	80028a4 <HAL_GetTick>
 800604a:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 800604c:	68fb      	ldr	r3, [r7, #12]
 800604e:	88fa      	ldrh	r2, [r7, #6]
 8006050:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8006052:	68fb      	ldr	r3, [r7, #12]
 8006054:	88fa      	ldrh	r2, [r7, #6]
 8006056:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8006058:	68fb      	ldr	r3, [r7, #12]
 800605a:	689b      	ldr	r3, [r3, #8]
 800605c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006060:	d108      	bne.n	8006074 <HAL_UART_Transmit+0x82>
 8006062:	68fb      	ldr	r3, [r7, #12]
 8006064:	691b      	ldr	r3, [r3, #16]
 8006066:	2b00      	cmp	r3, #0
 8006068:	d104      	bne.n	8006074 <HAL_UART_Transmit+0x82>
    {
      pdata8bits  = NULL;
 800606a:	2300      	movs	r3, #0
 800606c:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 800606e:	68bb      	ldr	r3, [r7, #8]
 8006070:	61bb      	str	r3, [r7, #24]
 8006072:	e003      	b.n	800607c <HAL_UART_Transmit+0x8a>
    }
    else
    {
      pdata8bits  = pData;
 8006074:	68bb      	ldr	r3, [r7, #8]
 8006076:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8006078:	2300      	movs	r3, #0
 800607a:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 800607c:	68fb      	ldr	r3, [r7, #12]
 800607e:	2200      	movs	r2, #0
 8006080:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    while (huart->TxXferCount > 0U)
 8006084:	e02a      	b.n	80060dc <HAL_UART_Transmit+0xea>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8006086:	683b      	ldr	r3, [r7, #0]
 8006088:	9300      	str	r3, [sp, #0]
 800608a:	697b      	ldr	r3, [r7, #20]
 800608c:	2200      	movs	r2, #0
 800608e:	2180      	movs	r1, #128	; 0x80
 8006090:	68f8      	ldr	r0, [r7, #12]
 8006092:	f000 fb1f 	bl	80066d4 <UART_WaitOnFlagUntilTimeout>
 8006096:	4603      	mov	r3, r0
 8006098:	2b00      	cmp	r3, #0
 800609a:	d001      	beq.n	80060a0 <HAL_UART_Transmit+0xae>
      {
        return HAL_TIMEOUT;
 800609c:	2303      	movs	r3, #3
 800609e:	e036      	b.n	800610e <HAL_UART_Transmit+0x11c>
      }
      if (pdata8bits == NULL)
 80060a0:	69fb      	ldr	r3, [r7, #28]
 80060a2:	2b00      	cmp	r3, #0
 80060a4:	d10b      	bne.n	80060be <HAL_UART_Transmit+0xcc>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 80060a6:	69bb      	ldr	r3, [r7, #24]
 80060a8:	881b      	ldrh	r3, [r3, #0]
 80060aa:	461a      	mov	r2, r3
 80060ac:	68fb      	ldr	r3, [r7, #12]
 80060ae:	681b      	ldr	r3, [r3, #0]
 80060b0:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80060b4:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 80060b6:	69bb      	ldr	r3, [r7, #24]
 80060b8:	3302      	adds	r3, #2
 80060ba:	61bb      	str	r3, [r7, #24]
 80060bc:	e007      	b.n	80060ce <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 80060be:	69fb      	ldr	r3, [r7, #28]
 80060c0:	781a      	ldrb	r2, [r3, #0]
 80060c2:	68fb      	ldr	r3, [r7, #12]
 80060c4:	681b      	ldr	r3, [r3, #0]
 80060c6:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 80060c8:	69fb      	ldr	r3, [r7, #28]
 80060ca:	3301      	adds	r3, #1
 80060cc:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80060ce:	68fb      	ldr	r3, [r7, #12]
 80060d0:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80060d2:	b29b      	uxth	r3, r3
 80060d4:	3b01      	subs	r3, #1
 80060d6:	b29a      	uxth	r2, r3
 80060d8:	68fb      	ldr	r3, [r7, #12]
 80060da:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 80060dc:	68fb      	ldr	r3, [r7, #12]
 80060de:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80060e0:	b29b      	uxth	r3, r3
 80060e2:	2b00      	cmp	r3, #0
 80060e4:	d1cf      	bne.n	8006086 <HAL_UART_Transmit+0x94>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80060e6:	683b      	ldr	r3, [r7, #0]
 80060e8:	9300      	str	r3, [sp, #0]
 80060ea:	697b      	ldr	r3, [r7, #20]
 80060ec:	2200      	movs	r2, #0
 80060ee:	2140      	movs	r1, #64	; 0x40
 80060f0:	68f8      	ldr	r0, [r7, #12]
 80060f2:	f000 faef 	bl	80066d4 <UART_WaitOnFlagUntilTimeout>
 80060f6:	4603      	mov	r3, r0
 80060f8:	2b00      	cmp	r3, #0
 80060fa:	d001      	beq.n	8006100 <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 80060fc:	2303      	movs	r3, #3
 80060fe:	e006      	b.n	800610e <HAL_UART_Transmit+0x11c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8006100:	68fb      	ldr	r3, [r7, #12]
 8006102:	2220      	movs	r2, #32
 8006104:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 8006108:	2300      	movs	r3, #0
 800610a:	e000      	b.n	800610e <HAL_UART_Transmit+0x11c>
  }
  else
  {
    return HAL_BUSY;
 800610c:	2302      	movs	r3, #2
  }
}
 800610e:	4618      	mov	r0, r3
 8006110:	3720      	adds	r7, #32
 8006112:	46bd      	mov	sp, r7
 8006114:	bd80      	pop	{r7, pc}

08006116 <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8006116:	b580      	push	{r7, lr}
 8006118:	b084      	sub	sp, #16
 800611a:	af00      	add	r7, sp, #0
 800611c:	60f8      	str	r0, [r7, #12]
 800611e:	60b9      	str	r1, [r7, #8]
 8006120:	4613      	mov	r3, r2
 8006122:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8006124:	68fb      	ldr	r3, [r7, #12]
 8006126:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800612a:	b2db      	uxtb	r3, r3
 800612c:	2b20      	cmp	r3, #32
 800612e:	d11d      	bne.n	800616c <HAL_UART_Receive_IT+0x56>
  {
    if ((pData == NULL) || (Size == 0U))
 8006130:	68bb      	ldr	r3, [r7, #8]
 8006132:	2b00      	cmp	r3, #0
 8006134:	d002      	beq.n	800613c <HAL_UART_Receive_IT+0x26>
 8006136:	88fb      	ldrh	r3, [r7, #6]
 8006138:	2b00      	cmp	r3, #0
 800613a:	d101      	bne.n	8006140 <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 800613c:	2301      	movs	r3, #1
 800613e:	e016      	b.n	800616e <HAL_UART_Receive_IT+0x58>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8006140:	68fb      	ldr	r3, [r7, #12]
 8006142:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8006146:	2b01      	cmp	r3, #1
 8006148:	d101      	bne.n	800614e <HAL_UART_Receive_IT+0x38>
 800614a:	2302      	movs	r3, #2
 800614c:	e00f      	b.n	800616e <HAL_UART_Receive_IT+0x58>
 800614e:	68fb      	ldr	r3, [r7, #12]
 8006150:	2201      	movs	r2, #1
 8006152:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006156:	68fb      	ldr	r3, [r7, #12]
 8006158:	2200      	movs	r2, #0
 800615a:	631a      	str	r2, [r3, #48]	; 0x30

    return (UART_Start_Receive_IT(huart, pData, Size));
 800615c:	88fb      	ldrh	r3, [r7, #6]
 800615e:	461a      	mov	r2, r3
 8006160:	68b9      	ldr	r1, [r7, #8]
 8006162:	68f8      	ldr	r0, [r7, #12]
 8006164:	f000 fb24 	bl	80067b0 <UART_Start_Receive_IT>
 8006168:	4603      	mov	r3, r0
 800616a:	e000      	b.n	800616e <HAL_UART_Receive_IT+0x58>
  }
  else
  {
    return HAL_BUSY;
 800616c:	2302      	movs	r3, #2
  }
}
 800616e:	4618      	mov	r0, r3
 8006170:	3710      	adds	r7, #16
 8006172:	46bd      	mov	sp, r7
 8006174:	bd80      	pop	{r7, pc}
	...

08006178 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8006178:	b580      	push	{r7, lr}
 800617a:	b0ba      	sub	sp, #232	; 0xe8
 800617c:	af00      	add	r7, sp, #0
 800617e:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8006180:	687b      	ldr	r3, [r7, #4]
 8006182:	681b      	ldr	r3, [r3, #0]
 8006184:	681b      	ldr	r3, [r3, #0]
 8006186:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800618a:	687b      	ldr	r3, [r7, #4]
 800618c:	681b      	ldr	r3, [r3, #0]
 800618e:	68db      	ldr	r3, [r3, #12]
 8006190:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8006194:	687b      	ldr	r3, [r7, #4]
 8006196:	681b      	ldr	r3, [r3, #0]
 8006198:	695b      	ldr	r3, [r3, #20]
 800619a:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
  uint32_t errorflags = 0x00U;
 800619e:	2300      	movs	r3, #0
 80061a0:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  uint32_t dmarequest = 0x00U;
 80061a4:	2300      	movs	r3, #0
 80061a6:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 80061aa:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80061ae:	f003 030f 	and.w	r3, r3, #15
 80061b2:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == RESET)
 80061b6:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 80061ba:	2b00      	cmp	r3, #0
 80061bc:	d10f      	bne.n	80061de <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80061be:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80061c2:	f003 0320 	and.w	r3, r3, #32
 80061c6:	2b00      	cmp	r3, #0
 80061c8:	d009      	beq.n	80061de <HAL_UART_IRQHandler+0x66>
 80061ca:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80061ce:	f003 0320 	and.w	r3, r3, #32
 80061d2:	2b00      	cmp	r3, #0
 80061d4:	d003      	beq.n	80061de <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 80061d6:	6878      	ldr	r0, [r7, #4]
 80061d8:	f000 fc03 	bl	80069e2 <UART_Receive_IT>
      return;
 80061dc:	e256      	b.n	800668c <HAL_UART_IRQHandler+0x514>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 80061de:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 80061e2:	2b00      	cmp	r3, #0
 80061e4:	f000 80de 	beq.w	80063a4 <HAL_UART_IRQHandler+0x22c>
 80061e8:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80061ec:	f003 0301 	and.w	r3, r3, #1
 80061f0:	2b00      	cmp	r3, #0
 80061f2:	d106      	bne.n	8006202 <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 80061f4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80061f8:	f403 7390 	and.w	r3, r3, #288	; 0x120
 80061fc:	2b00      	cmp	r3, #0
 80061fe:	f000 80d1 	beq.w	80063a4 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8006202:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006206:	f003 0301 	and.w	r3, r3, #1
 800620a:	2b00      	cmp	r3, #0
 800620c:	d00b      	beq.n	8006226 <HAL_UART_IRQHandler+0xae>
 800620e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8006212:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006216:	2b00      	cmp	r3, #0
 8006218:	d005      	beq.n	8006226 <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800621a:	687b      	ldr	r3, [r7, #4]
 800621c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800621e:	f043 0201 	orr.w	r2, r3, #1
 8006222:	687b      	ldr	r3, [r7, #4]
 8006224:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8006226:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800622a:	f003 0304 	and.w	r3, r3, #4
 800622e:	2b00      	cmp	r3, #0
 8006230:	d00b      	beq.n	800624a <HAL_UART_IRQHandler+0xd2>
 8006232:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8006236:	f003 0301 	and.w	r3, r3, #1
 800623a:	2b00      	cmp	r3, #0
 800623c:	d005      	beq.n	800624a <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800623e:	687b      	ldr	r3, [r7, #4]
 8006240:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006242:	f043 0202 	orr.w	r2, r3, #2
 8006246:	687b      	ldr	r3, [r7, #4]
 8006248:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800624a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800624e:	f003 0302 	and.w	r3, r3, #2
 8006252:	2b00      	cmp	r3, #0
 8006254:	d00b      	beq.n	800626e <HAL_UART_IRQHandler+0xf6>
 8006256:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800625a:	f003 0301 	and.w	r3, r3, #1
 800625e:	2b00      	cmp	r3, #0
 8006260:	d005      	beq.n	800626e <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8006262:	687b      	ldr	r3, [r7, #4]
 8006264:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006266:	f043 0204 	orr.w	r2, r3, #4
 800626a:	687b      	ldr	r3, [r7, #4]
 800626c:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 800626e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006272:	f003 0308 	and.w	r3, r3, #8
 8006276:	2b00      	cmp	r3, #0
 8006278:	d011      	beq.n	800629e <HAL_UART_IRQHandler+0x126>
 800627a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800627e:	f003 0320 	and.w	r3, r3, #32
 8006282:	2b00      	cmp	r3, #0
 8006284:	d105      	bne.n	8006292 <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 8006286:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800628a:	f003 0301 	and.w	r3, r3, #1
 800628e:	2b00      	cmp	r3, #0
 8006290:	d005      	beq.n	800629e <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8006292:	687b      	ldr	r3, [r7, #4]
 8006294:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006296:	f043 0208 	orr.w	r2, r3, #8
 800629a:	687b      	ldr	r3, [r7, #4]
 800629c:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800629e:	687b      	ldr	r3, [r7, #4]
 80062a0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80062a2:	2b00      	cmp	r3, #0
 80062a4:	f000 81ed 	beq.w	8006682 <HAL_UART_IRQHandler+0x50a>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80062a8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80062ac:	f003 0320 	and.w	r3, r3, #32
 80062b0:	2b00      	cmp	r3, #0
 80062b2:	d008      	beq.n	80062c6 <HAL_UART_IRQHandler+0x14e>
 80062b4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80062b8:	f003 0320 	and.w	r3, r3, #32
 80062bc:	2b00      	cmp	r3, #0
 80062be:	d002      	beq.n	80062c6 <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 80062c0:	6878      	ldr	r0, [r7, #4]
 80062c2:	f000 fb8e 	bl	80069e2 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 80062c6:	687b      	ldr	r3, [r7, #4]
 80062c8:	681b      	ldr	r3, [r3, #0]
 80062ca:	695b      	ldr	r3, [r3, #20]
 80062cc:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80062d0:	2b40      	cmp	r3, #64	; 0x40
 80062d2:	bf0c      	ite	eq
 80062d4:	2301      	moveq	r3, #1
 80062d6:	2300      	movne	r3, #0
 80062d8:	b2db      	uxtb	r3, r3
 80062da:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 80062de:	687b      	ldr	r3, [r7, #4]
 80062e0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80062e2:	f003 0308 	and.w	r3, r3, #8
 80062e6:	2b00      	cmp	r3, #0
 80062e8:	d103      	bne.n	80062f2 <HAL_UART_IRQHandler+0x17a>
 80062ea:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 80062ee:	2b00      	cmp	r3, #0
 80062f0:	d04f      	beq.n	8006392 <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 80062f2:	6878      	ldr	r0, [r7, #4]
 80062f4:	f000 fa96 	bl	8006824 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80062f8:	687b      	ldr	r3, [r7, #4]
 80062fa:	681b      	ldr	r3, [r3, #0]
 80062fc:	695b      	ldr	r3, [r3, #20]
 80062fe:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006302:	2b40      	cmp	r3, #64	; 0x40
 8006304:	d141      	bne.n	800638a <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8006306:	687b      	ldr	r3, [r7, #4]
 8006308:	681b      	ldr	r3, [r3, #0]
 800630a:	3314      	adds	r3, #20
 800630c:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006310:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8006314:	e853 3f00 	ldrex	r3, [r3]
 8006318:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 800631c:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8006320:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8006324:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8006328:	687b      	ldr	r3, [r7, #4]
 800632a:	681b      	ldr	r3, [r3, #0]
 800632c:	3314      	adds	r3, #20
 800632e:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 8006332:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 8006336:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800633a:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 800633e:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 8006342:	e841 2300 	strex	r3, r2, [r1]
 8006346:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 800634a:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 800634e:	2b00      	cmp	r3, #0
 8006350:	d1d9      	bne.n	8006306 <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 8006352:	687b      	ldr	r3, [r7, #4]
 8006354:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006356:	2b00      	cmp	r3, #0
 8006358:	d013      	beq.n	8006382 <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800635a:	687b      	ldr	r3, [r7, #4]
 800635c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800635e:	4a7d      	ldr	r2, [pc, #500]	; (8006554 <HAL_UART_IRQHandler+0x3dc>)
 8006360:	651a      	str	r2, [r3, #80]	; 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8006362:	687b      	ldr	r3, [r7, #4]
 8006364:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006366:	4618      	mov	r0, r3
 8006368:	f7fc fc4d 	bl	8002c06 <HAL_DMA_Abort_IT>
 800636c:	4603      	mov	r3, r0
 800636e:	2b00      	cmp	r3, #0
 8006370:	d016      	beq.n	80063a0 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8006372:	687b      	ldr	r3, [r7, #4]
 8006374:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006376:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8006378:	687a      	ldr	r2, [r7, #4]
 800637a:	6b92      	ldr	r2, [r2, #56]	; 0x38
 800637c:	4610      	mov	r0, r2
 800637e:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006380:	e00e      	b.n	80063a0 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8006382:	6878      	ldr	r0, [r7, #4]
 8006384:	f000 f990 	bl	80066a8 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006388:	e00a      	b.n	80063a0 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800638a:	6878      	ldr	r0, [r7, #4]
 800638c:	f000 f98c 	bl	80066a8 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006390:	e006      	b.n	80063a0 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8006392:	6878      	ldr	r0, [r7, #4]
 8006394:	f000 f988 	bl	80066a8 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006398:	687b      	ldr	r3, [r7, #4]
 800639a:	2200      	movs	r2, #0
 800639c:	641a      	str	r2, [r3, #64]	; 0x40
      }
    }
    return;
 800639e:	e170      	b.n	8006682 <HAL_UART_IRQHandler+0x50a>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80063a0:	bf00      	nop
    return;
 80063a2:	e16e      	b.n	8006682 <HAL_UART_IRQHandler+0x50a>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80063a4:	687b      	ldr	r3, [r7, #4]
 80063a6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80063a8:	2b01      	cmp	r3, #1
 80063aa:	f040 814a 	bne.w	8006642 <HAL_UART_IRQHandler+0x4ca>
      && ((isrflags & USART_SR_IDLE) != 0U)
 80063ae:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80063b2:	f003 0310 	and.w	r3, r3, #16
 80063b6:	2b00      	cmp	r3, #0
 80063b8:	f000 8143 	beq.w	8006642 <HAL_UART_IRQHandler+0x4ca>
      && ((cr1its & USART_SR_IDLE) != 0U))
 80063bc:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80063c0:	f003 0310 	and.w	r3, r3, #16
 80063c4:	2b00      	cmp	r3, #0
 80063c6:	f000 813c 	beq.w	8006642 <HAL_UART_IRQHandler+0x4ca>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 80063ca:	2300      	movs	r3, #0
 80063cc:	60bb      	str	r3, [r7, #8]
 80063ce:	687b      	ldr	r3, [r7, #4]
 80063d0:	681b      	ldr	r3, [r3, #0]
 80063d2:	681b      	ldr	r3, [r3, #0]
 80063d4:	60bb      	str	r3, [r7, #8]
 80063d6:	687b      	ldr	r3, [r7, #4]
 80063d8:	681b      	ldr	r3, [r3, #0]
 80063da:	685b      	ldr	r3, [r3, #4]
 80063dc:	60bb      	str	r3, [r7, #8]
 80063de:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80063e0:	687b      	ldr	r3, [r7, #4]
 80063e2:	681b      	ldr	r3, [r3, #0]
 80063e4:	695b      	ldr	r3, [r3, #20]
 80063e6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80063ea:	2b40      	cmp	r3, #64	; 0x40
 80063ec:	f040 80b4 	bne.w	8006558 <HAL_UART_IRQHandler+0x3e0>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 80063f0:	687b      	ldr	r3, [r7, #4]
 80063f2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80063f4:	681b      	ldr	r3, [r3, #0]
 80063f6:	685b      	ldr	r3, [r3, #4]
 80063f8:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 80063fc:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 8006400:	2b00      	cmp	r3, #0
 8006402:	f000 8140 	beq.w	8006686 <HAL_UART_IRQHandler+0x50e>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8006406:	687b      	ldr	r3, [r7, #4]
 8006408:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 800640a:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 800640e:	429a      	cmp	r2, r3
 8006410:	f080 8139 	bcs.w	8006686 <HAL_UART_IRQHandler+0x50e>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8006414:	687b      	ldr	r3, [r7, #4]
 8006416:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 800641a:	85da      	strh	r2, [r3, #46]	; 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 800641c:	687b      	ldr	r3, [r7, #4]
 800641e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006420:	69db      	ldr	r3, [r3, #28]
 8006422:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8006426:	f000 8088 	beq.w	800653a <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800642a:	687b      	ldr	r3, [r7, #4]
 800642c:	681b      	ldr	r3, [r3, #0]
 800642e:	330c      	adds	r3, #12
 8006430:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006434:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8006438:	e853 3f00 	ldrex	r3, [r3]
 800643c:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 8006440:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8006444:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8006448:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 800644c:	687b      	ldr	r3, [r7, #4]
 800644e:	681b      	ldr	r3, [r3, #0]
 8006450:	330c      	adds	r3, #12
 8006452:	f8d7 20b8 	ldr.w	r2, [r7, #184]	; 0xb8
 8006456:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 800645a:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800645e:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 8006462:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 8006466:	e841 2300 	strex	r3, r2, [r1]
 800646a:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 800646e:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8006472:	2b00      	cmp	r3, #0
 8006474:	d1d9      	bne.n	800642a <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006476:	687b      	ldr	r3, [r7, #4]
 8006478:	681b      	ldr	r3, [r3, #0]
 800647a:	3314      	adds	r3, #20
 800647c:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800647e:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8006480:	e853 3f00 	ldrex	r3, [r3]
 8006484:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 8006486:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8006488:	f023 0301 	bic.w	r3, r3, #1
 800648c:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8006490:	687b      	ldr	r3, [r7, #4]
 8006492:	681b      	ldr	r3, [r3, #0]
 8006494:	3314      	adds	r3, #20
 8006496:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 800649a:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 800649e:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80064a0:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 80064a2:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 80064a6:	e841 2300 	strex	r3, r2, [r1]
 80064aa:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 80064ac:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 80064ae:	2b00      	cmp	r3, #0
 80064b0:	d1e1      	bne.n	8006476 <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80064b2:	687b      	ldr	r3, [r7, #4]
 80064b4:	681b      	ldr	r3, [r3, #0]
 80064b6:	3314      	adds	r3, #20
 80064b8:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80064ba:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 80064bc:	e853 3f00 	ldrex	r3, [r3]
 80064c0:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 80064c2:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80064c4:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80064c8:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 80064cc:	687b      	ldr	r3, [r7, #4]
 80064ce:	681b      	ldr	r3, [r3, #0]
 80064d0:	3314      	adds	r3, #20
 80064d2:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 80064d6:	66fa      	str	r2, [r7, #108]	; 0x6c
 80064d8:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80064da:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 80064dc:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 80064de:	e841 2300 	strex	r3, r2, [r1]
 80064e2:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 80064e4:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 80064e6:	2b00      	cmp	r3, #0
 80064e8:	d1e3      	bne.n	80064b2 <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 80064ea:	687b      	ldr	r3, [r7, #4]
 80064ec:	2220      	movs	r2, #32
 80064ee:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80064f2:	687b      	ldr	r3, [r7, #4]
 80064f4:	2200      	movs	r2, #0
 80064f6:	631a      	str	r2, [r3, #48]	; 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80064f8:	687b      	ldr	r3, [r7, #4]
 80064fa:	681b      	ldr	r3, [r3, #0]
 80064fc:	330c      	adds	r3, #12
 80064fe:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006500:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8006502:	e853 3f00 	ldrex	r3, [r3]
 8006506:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 8006508:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800650a:	f023 0310 	bic.w	r3, r3, #16
 800650e:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 8006512:	687b      	ldr	r3, [r7, #4]
 8006514:	681b      	ldr	r3, [r3, #0]
 8006516:	330c      	adds	r3, #12
 8006518:	f8d7 20ac 	ldr.w	r2, [r7, #172]	; 0xac
 800651c:	65ba      	str	r2, [r7, #88]	; 0x58
 800651e:	657b      	str	r3, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006520:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8006522:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8006524:	e841 2300 	strex	r3, r2, [r1]
 8006528:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 800652a:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800652c:	2b00      	cmp	r3, #0
 800652e:	d1e3      	bne.n	80064f8 <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8006530:	687b      	ldr	r3, [r7, #4]
 8006532:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006534:	4618      	mov	r0, r3
 8006536:	f7fc faf6 	bl	8002b26 <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 800653a:	687b      	ldr	r3, [r7, #4]
 800653c:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 800653e:	687b      	ldr	r3, [r7, #4]
 8006540:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8006542:	b29b      	uxth	r3, r3
 8006544:	1ad3      	subs	r3, r2, r3
 8006546:	b29b      	uxth	r3, r3
 8006548:	4619      	mov	r1, r3
 800654a:	6878      	ldr	r0, [r7, #4]
 800654c:	f000 f8b6 	bl	80066bc <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8006550:	e099      	b.n	8006686 <HAL_UART_IRQHandler+0x50e>
 8006552:	bf00      	nop
 8006554:	080068eb 	.word	0x080068eb
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8006558:	687b      	ldr	r3, [r7, #4]
 800655a:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 800655c:	687b      	ldr	r3, [r7, #4]
 800655e:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8006560:	b29b      	uxth	r3, r3
 8006562:	1ad3      	subs	r3, r2, r3
 8006564:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 8006568:	687b      	ldr	r3, [r7, #4]
 800656a:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 800656c:	b29b      	uxth	r3, r3
 800656e:	2b00      	cmp	r3, #0
 8006570:	f000 808b 	beq.w	800668a <HAL_UART_IRQHandler+0x512>
          && (nb_rx_data > 0U))
 8006574:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8006578:	2b00      	cmp	r3, #0
 800657a:	f000 8086 	beq.w	800668a <HAL_UART_IRQHandler+0x512>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800657e:	687b      	ldr	r3, [r7, #4]
 8006580:	681b      	ldr	r3, [r3, #0]
 8006582:	330c      	adds	r3, #12
 8006584:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006586:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006588:	e853 3f00 	ldrex	r3, [r3]
 800658c:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 800658e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006590:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8006594:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8006598:	687b      	ldr	r3, [r7, #4]
 800659a:	681b      	ldr	r3, [r3, #0]
 800659c:	330c      	adds	r3, #12
 800659e:	f8d7 20c8 	ldr.w	r2, [r7, #200]	; 0xc8
 80065a2:	647a      	str	r2, [r7, #68]	; 0x44
 80065a4:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80065a6:	6c39      	ldr	r1, [r7, #64]	; 0x40
 80065a8:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 80065aa:	e841 2300 	strex	r3, r2, [r1]
 80065ae:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 80065b0:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80065b2:	2b00      	cmp	r3, #0
 80065b4:	d1e3      	bne.n	800657e <HAL_UART_IRQHandler+0x406>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80065b6:	687b      	ldr	r3, [r7, #4]
 80065b8:	681b      	ldr	r3, [r3, #0]
 80065ba:	3314      	adds	r3, #20
 80065bc:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80065be:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80065c0:	e853 3f00 	ldrex	r3, [r3]
 80065c4:	623b      	str	r3, [r7, #32]
   return(result);
 80065c6:	6a3b      	ldr	r3, [r7, #32]
 80065c8:	f023 0301 	bic.w	r3, r3, #1
 80065cc:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 80065d0:	687b      	ldr	r3, [r7, #4]
 80065d2:	681b      	ldr	r3, [r3, #0]
 80065d4:	3314      	adds	r3, #20
 80065d6:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 80065da:	633a      	str	r2, [r7, #48]	; 0x30
 80065dc:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80065de:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 80065e0:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80065e2:	e841 2300 	strex	r3, r2, [r1]
 80065e6:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 80065e8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80065ea:	2b00      	cmp	r3, #0
 80065ec:	d1e3      	bne.n	80065b6 <HAL_UART_IRQHandler+0x43e>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 80065ee:	687b      	ldr	r3, [r7, #4]
 80065f0:	2220      	movs	r2, #32
 80065f2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80065f6:	687b      	ldr	r3, [r7, #4]
 80065f8:	2200      	movs	r2, #0
 80065fa:	631a      	str	r2, [r3, #48]	; 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80065fc:	687b      	ldr	r3, [r7, #4]
 80065fe:	681b      	ldr	r3, [r3, #0]
 8006600:	330c      	adds	r3, #12
 8006602:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006604:	693b      	ldr	r3, [r7, #16]
 8006606:	e853 3f00 	ldrex	r3, [r3]
 800660a:	60fb      	str	r3, [r7, #12]
   return(result);
 800660c:	68fb      	ldr	r3, [r7, #12]
 800660e:	f023 0310 	bic.w	r3, r3, #16
 8006612:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8006616:	687b      	ldr	r3, [r7, #4]
 8006618:	681b      	ldr	r3, [r3, #0]
 800661a:	330c      	adds	r3, #12
 800661c:	f8d7 20c0 	ldr.w	r2, [r7, #192]	; 0xc0
 8006620:	61fa      	str	r2, [r7, #28]
 8006622:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006624:	69b9      	ldr	r1, [r7, #24]
 8006626:	69fa      	ldr	r2, [r7, #28]
 8006628:	e841 2300 	strex	r3, r2, [r1]
 800662c:	617b      	str	r3, [r7, #20]
   return(result);
 800662e:	697b      	ldr	r3, [r7, #20]
 8006630:	2b00      	cmp	r3, #0
 8006632:	d1e3      	bne.n	80065fc <HAL_UART_IRQHandler+0x484>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8006634:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8006638:	4619      	mov	r1, r3
 800663a:	6878      	ldr	r0, [r7, #4]
 800663c:	f000 f83e 	bl	80066bc <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8006640:	e023      	b.n	800668a <HAL_UART_IRQHandler+0x512>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8006642:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006646:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800664a:	2b00      	cmp	r3, #0
 800664c:	d009      	beq.n	8006662 <HAL_UART_IRQHandler+0x4ea>
 800664e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8006652:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006656:	2b00      	cmp	r3, #0
 8006658:	d003      	beq.n	8006662 <HAL_UART_IRQHandler+0x4ea>
  {
    UART_Transmit_IT(huart);
 800665a:	6878      	ldr	r0, [r7, #4]
 800665c:	f000 f959 	bl	8006912 <UART_Transmit_IT>
    return;
 8006660:	e014      	b.n	800668c <HAL_UART_IRQHandler+0x514>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8006662:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006666:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800666a:	2b00      	cmp	r3, #0
 800666c:	d00e      	beq.n	800668c <HAL_UART_IRQHandler+0x514>
 800666e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8006672:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006676:	2b00      	cmp	r3, #0
 8006678:	d008      	beq.n	800668c <HAL_UART_IRQHandler+0x514>
  {
    UART_EndTransmit_IT(huart);
 800667a:	6878      	ldr	r0, [r7, #4]
 800667c:	f000 f999 	bl	80069b2 <UART_EndTransmit_IT>
    return;
 8006680:	e004      	b.n	800668c <HAL_UART_IRQHandler+0x514>
    return;
 8006682:	bf00      	nop
 8006684:	e002      	b.n	800668c <HAL_UART_IRQHandler+0x514>
      return;
 8006686:	bf00      	nop
 8006688:	e000      	b.n	800668c <HAL_UART_IRQHandler+0x514>
      return;
 800668a:	bf00      	nop
  }
}
 800668c:	37e8      	adds	r7, #232	; 0xe8
 800668e:	46bd      	mov	sp, r7
 8006690:	bd80      	pop	{r7, pc}
 8006692:	bf00      	nop

08006694 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8006694:	b480      	push	{r7}
 8006696:	b083      	sub	sp, #12
 8006698:	af00      	add	r7, sp, #0
 800669a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 800669c:	bf00      	nop
 800669e:	370c      	adds	r7, #12
 80066a0:	46bd      	mov	sp, r7
 80066a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80066a6:	4770      	bx	lr

080066a8 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 80066a8:	b480      	push	{r7}
 80066aa:	b083      	sub	sp, #12
 80066ac:	af00      	add	r7, sp, #0
 80066ae:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 80066b0:	bf00      	nop
 80066b2:	370c      	adds	r7, #12
 80066b4:	46bd      	mov	sp, r7
 80066b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80066ba:	4770      	bx	lr

080066bc <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 80066bc:	b480      	push	{r7}
 80066be:	b083      	sub	sp, #12
 80066c0:	af00      	add	r7, sp, #0
 80066c2:	6078      	str	r0, [r7, #4]
 80066c4:	460b      	mov	r3, r1
 80066c6:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 80066c8:	bf00      	nop
 80066ca:	370c      	adds	r7, #12
 80066cc:	46bd      	mov	sp, r7
 80066ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80066d2:	4770      	bx	lr

080066d4 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 80066d4:	b580      	push	{r7, lr}
 80066d6:	b090      	sub	sp, #64	; 0x40
 80066d8:	af00      	add	r7, sp, #0
 80066da:	60f8      	str	r0, [r7, #12]
 80066dc:	60b9      	str	r1, [r7, #8]
 80066de:	603b      	str	r3, [r7, #0]
 80066e0:	4613      	mov	r3, r2
 80066e2:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80066e4:	e050      	b.n	8006788 <UART_WaitOnFlagUntilTimeout+0xb4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80066e6:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80066e8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80066ec:	d04c      	beq.n	8006788 <UART_WaitOnFlagUntilTimeout+0xb4>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 80066ee:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80066f0:	2b00      	cmp	r3, #0
 80066f2:	d007      	beq.n	8006704 <UART_WaitOnFlagUntilTimeout+0x30>
 80066f4:	f7fc f8d6 	bl	80028a4 <HAL_GetTick>
 80066f8:	4602      	mov	r2, r0
 80066fa:	683b      	ldr	r3, [r7, #0]
 80066fc:	1ad3      	subs	r3, r2, r3
 80066fe:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8006700:	429a      	cmp	r2, r3
 8006702:	d241      	bcs.n	8006788 <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8006704:	68fb      	ldr	r3, [r7, #12]
 8006706:	681b      	ldr	r3, [r3, #0]
 8006708:	330c      	adds	r3, #12
 800670a:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800670c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800670e:	e853 3f00 	ldrex	r3, [r3]
 8006712:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8006714:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006716:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 800671a:	63fb      	str	r3, [r7, #60]	; 0x3c
 800671c:	68fb      	ldr	r3, [r7, #12]
 800671e:	681b      	ldr	r3, [r3, #0]
 8006720:	330c      	adds	r3, #12
 8006722:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8006724:	637a      	str	r2, [r7, #52]	; 0x34
 8006726:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006728:	6b39      	ldr	r1, [r7, #48]	; 0x30
 800672a:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800672c:	e841 2300 	strex	r3, r2, [r1]
 8006730:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 8006732:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006734:	2b00      	cmp	r3, #0
 8006736:	d1e5      	bne.n	8006704 <UART_WaitOnFlagUntilTimeout+0x30>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006738:	68fb      	ldr	r3, [r7, #12]
 800673a:	681b      	ldr	r3, [r3, #0]
 800673c:	3314      	adds	r3, #20
 800673e:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006740:	697b      	ldr	r3, [r7, #20]
 8006742:	e853 3f00 	ldrex	r3, [r3]
 8006746:	613b      	str	r3, [r7, #16]
   return(result);
 8006748:	693b      	ldr	r3, [r7, #16]
 800674a:	f023 0301 	bic.w	r3, r3, #1
 800674e:	63bb      	str	r3, [r7, #56]	; 0x38
 8006750:	68fb      	ldr	r3, [r7, #12]
 8006752:	681b      	ldr	r3, [r3, #0]
 8006754:	3314      	adds	r3, #20
 8006756:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8006758:	623a      	str	r2, [r7, #32]
 800675a:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800675c:	69f9      	ldr	r1, [r7, #28]
 800675e:	6a3a      	ldr	r2, [r7, #32]
 8006760:	e841 2300 	strex	r3, r2, [r1]
 8006764:	61bb      	str	r3, [r7, #24]
   return(result);
 8006766:	69bb      	ldr	r3, [r7, #24]
 8006768:	2b00      	cmp	r3, #0
 800676a:	d1e5      	bne.n	8006738 <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState  = HAL_UART_STATE_READY;
 800676c:	68fb      	ldr	r3, [r7, #12]
 800676e:	2220      	movs	r2, #32
 8006770:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        huart->RxState = HAL_UART_STATE_READY;
 8006774:	68fb      	ldr	r3, [r7, #12]
 8006776:	2220      	movs	r2, #32
 8006778:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 800677c:	68fb      	ldr	r3, [r7, #12]
 800677e:	2200      	movs	r2, #0
 8006780:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_TIMEOUT;
 8006784:	2303      	movs	r3, #3
 8006786:	e00f      	b.n	80067a8 <UART_WaitOnFlagUntilTimeout+0xd4>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8006788:	68fb      	ldr	r3, [r7, #12]
 800678a:	681b      	ldr	r3, [r3, #0]
 800678c:	681a      	ldr	r2, [r3, #0]
 800678e:	68bb      	ldr	r3, [r7, #8]
 8006790:	4013      	ands	r3, r2
 8006792:	68ba      	ldr	r2, [r7, #8]
 8006794:	429a      	cmp	r2, r3
 8006796:	bf0c      	ite	eq
 8006798:	2301      	moveq	r3, #1
 800679a:	2300      	movne	r3, #0
 800679c:	b2db      	uxtb	r3, r3
 800679e:	461a      	mov	r2, r3
 80067a0:	79fb      	ldrb	r3, [r7, #7]
 80067a2:	429a      	cmp	r2, r3
 80067a4:	d09f      	beq.n	80066e6 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 80067a6:	2300      	movs	r3, #0
}
 80067a8:	4618      	mov	r0, r3
 80067aa:	3740      	adds	r7, #64	; 0x40
 80067ac:	46bd      	mov	sp, r7
 80067ae:	bd80      	pop	{r7, pc}

080067b0 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80067b0:	b480      	push	{r7}
 80067b2:	b085      	sub	sp, #20
 80067b4:	af00      	add	r7, sp, #0
 80067b6:	60f8      	str	r0, [r7, #12]
 80067b8:	60b9      	str	r1, [r7, #8]
 80067ba:	4613      	mov	r3, r2
 80067bc:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 80067be:	68fb      	ldr	r3, [r7, #12]
 80067c0:	68ba      	ldr	r2, [r7, #8]
 80067c2:	629a      	str	r2, [r3, #40]	; 0x28
  huart->RxXferSize = Size;
 80067c4:	68fb      	ldr	r3, [r7, #12]
 80067c6:	88fa      	ldrh	r2, [r7, #6]
 80067c8:	859a      	strh	r2, [r3, #44]	; 0x2c
  huart->RxXferCount = Size;
 80067ca:	68fb      	ldr	r3, [r7, #12]
 80067cc:	88fa      	ldrh	r2, [r7, #6]
 80067ce:	85da      	strh	r2, [r3, #46]	; 0x2e

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80067d0:	68fb      	ldr	r3, [r7, #12]
 80067d2:	2200      	movs	r2, #0
 80067d4:	641a      	str	r2, [r3, #64]	; 0x40
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 80067d6:	68fb      	ldr	r3, [r7, #12]
 80067d8:	2222      	movs	r2, #34	; 0x22
 80067da:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80067de:	68fb      	ldr	r3, [r7, #12]
 80067e0:	2200      	movs	r2, #0
 80067e2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Enable the UART Parity Error Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 80067e6:	68fb      	ldr	r3, [r7, #12]
 80067e8:	681b      	ldr	r3, [r3, #0]
 80067ea:	68da      	ldr	r2, [r3, #12]
 80067ec:	68fb      	ldr	r3, [r7, #12]
 80067ee:	681b      	ldr	r3, [r3, #0]
 80067f0:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80067f4:	60da      	str	r2, [r3, #12]

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 80067f6:	68fb      	ldr	r3, [r7, #12]
 80067f8:	681b      	ldr	r3, [r3, #0]
 80067fa:	695a      	ldr	r2, [r3, #20]
 80067fc:	68fb      	ldr	r3, [r7, #12]
 80067fe:	681b      	ldr	r3, [r3, #0]
 8006800:	f042 0201 	orr.w	r2, r2, #1
 8006804:	615a      	str	r2, [r3, #20]

  /* Enable the UART Data Register not empty Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 8006806:	68fb      	ldr	r3, [r7, #12]
 8006808:	681b      	ldr	r3, [r3, #0]
 800680a:	68da      	ldr	r2, [r3, #12]
 800680c:	68fb      	ldr	r3, [r7, #12]
 800680e:	681b      	ldr	r3, [r3, #0]
 8006810:	f042 0220 	orr.w	r2, r2, #32
 8006814:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 8006816:	2300      	movs	r3, #0
}
 8006818:	4618      	mov	r0, r3
 800681a:	3714      	adds	r7, #20
 800681c:	46bd      	mov	sp, r7
 800681e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006822:	4770      	bx	lr

08006824 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8006824:	b480      	push	{r7}
 8006826:	b095      	sub	sp, #84	; 0x54
 8006828:	af00      	add	r7, sp, #0
 800682a:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800682c:	687b      	ldr	r3, [r7, #4]
 800682e:	681b      	ldr	r3, [r3, #0]
 8006830:	330c      	adds	r3, #12
 8006832:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006834:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006836:	e853 3f00 	ldrex	r3, [r3]
 800683a:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 800683c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800683e:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8006842:	64fb      	str	r3, [r7, #76]	; 0x4c
 8006844:	687b      	ldr	r3, [r7, #4]
 8006846:	681b      	ldr	r3, [r3, #0]
 8006848:	330c      	adds	r3, #12
 800684a:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 800684c:	643a      	str	r2, [r7, #64]	; 0x40
 800684e:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006850:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8006852:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8006854:	e841 2300 	strex	r3, r2, [r1]
 8006858:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 800685a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800685c:	2b00      	cmp	r3, #0
 800685e:	d1e5      	bne.n	800682c <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006860:	687b      	ldr	r3, [r7, #4]
 8006862:	681b      	ldr	r3, [r3, #0]
 8006864:	3314      	adds	r3, #20
 8006866:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006868:	6a3b      	ldr	r3, [r7, #32]
 800686a:	e853 3f00 	ldrex	r3, [r3]
 800686e:	61fb      	str	r3, [r7, #28]
   return(result);
 8006870:	69fb      	ldr	r3, [r7, #28]
 8006872:	f023 0301 	bic.w	r3, r3, #1
 8006876:	64bb      	str	r3, [r7, #72]	; 0x48
 8006878:	687b      	ldr	r3, [r7, #4]
 800687a:	681b      	ldr	r3, [r3, #0]
 800687c:	3314      	adds	r3, #20
 800687e:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8006880:	62fa      	str	r2, [r7, #44]	; 0x2c
 8006882:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006884:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8006886:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8006888:	e841 2300 	strex	r3, r2, [r1]
 800688c:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 800688e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006890:	2b00      	cmp	r3, #0
 8006892:	d1e5      	bne.n	8006860 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006894:	687b      	ldr	r3, [r7, #4]
 8006896:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006898:	2b01      	cmp	r3, #1
 800689a:	d119      	bne.n	80068d0 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800689c:	687b      	ldr	r3, [r7, #4]
 800689e:	681b      	ldr	r3, [r3, #0]
 80068a0:	330c      	adds	r3, #12
 80068a2:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80068a4:	68fb      	ldr	r3, [r7, #12]
 80068a6:	e853 3f00 	ldrex	r3, [r3]
 80068aa:	60bb      	str	r3, [r7, #8]
   return(result);
 80068ac:	68bb      	ldr	r3, [r7, #8]
 80068ae:	f023 0310 	bic.w	r3, r3, #16
 80068b2:	647b      	str	r3, [r7, #68]	; 0x44
 80068b4:	687b      	ldr	r3, [r7, #4]
 80068b6:	681b      	ldr	r3, [r3, #0]
 80068b8:	330c      	adds	r3, #12
 80068ba:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 80068bc:	61ba      	str	r2, [r7, #24]
 80068be:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80068c0:	6979      	ldr	r1, [r7, #20]
 80068c2:	69ba      	ldr	r2, [r7, #24]
 80068c4:	e841 2300 	strex	r3, r2, [r1]
 80068c8:	613b      	str	r3, [r7, #16]
   return(result);
 80068ca:	693b      	ldr	r3, [r7, #16]
 80068cc:	2b00      	cmp	r3, #0
 80068ce:	d1e5      	bne.n	800689c <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80068d0:	687b      	ldr	r3, [r7, #4]
 80068d2:	2220      	movs	r2, #32
 80068d4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80068d8:	687b      	ldr	r3, [r7, #4]
 80068da:	2200      	movs	r2, #0
 80068dc:	631a      	str	r2, [r3, #48]	; 0x30
}
 80068de:	bf00      	nop
 80068e0:	3754      	adds	r7, #84	; 0x54
 80068e2:	46bd      	mov	sp, r7
 80068e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80068e8:	4770      	bx	lr

080068ea <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 80068ea:	b580      	push	{r7, lr}
 80068ec:	b084      	sub	sp, #16
 80068ee:	af00      	add	r7, sp, #0
 80068f0:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80068f2:	687b      	ldr	r3, [r7, #4]
 80068f4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80068f6:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 80068f8:	68fb      	ldr	r3, [r7, #12]
 80068fa:	2200      	movs	r2, #0
 80068fc:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 80068fe:	68fb      	ldr	r3, [r7, #12]
 8006900:	2200      	movs	r2, #0
 8006902:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8006904:	68f8      	ldr	r0, [r7, #12]
 8006906:	f7ff fecf 	bl	80066a8 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800690a:	bf00      	nop
 800690c:	3710      	adds	r7, #16
 800690e:	46bd      	mov	sp, r7
 8006910:	bd80      	pop	{r7, pc}

08006912 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8006912:	b480      	push	{r7}
 8006914:	b085      	sub	sp, #20
 8006916:	af00      	add	r7, sp, #0
 8006918:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 800691a:	687b      	ldr	r3, [r7, #4]
 800691c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006920:	b2db      	uxtb	r3, r3
 8006922:	2b21      	cmp	r3, #33	; 0x21
 8006924:	d13e      	bne.n	80069a4 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8006926:	687b      	ldr	r3, [r7, #4]
 8006928:	689b      	ldr	r3, [r3, #8]
 800692a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800692e:	d114      	bne.n	800695a <UART_Transmit_IT+0x48>
 8006930:	687b      	ldr	r3, [r7, #4]
 8006932:	691b      	ldr	r3, [r3, #16]
 8006934:	2b00      	cmp	r3, #0
 8006936:	d110      	bne.n	800695a <UART_Transmit_IT+0x48>
    {
      tmp = (uint16_t *) huart->pTxBuffPtr;
 8006938:	687b      	ldr	r3, [r7, #4]
 800693a:	6a1b      	ldr	r3, [r3, #32]
 800693c:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 800693e:	68fb      	ldr	r3, [r7, #12]
 8006940:	881b      	ldrh	r3, [r3, #0]
 8006942:	461a      	mov	r2, r3
 8006944:	687b      	ldr	r3, [r7, #4]
 8006946:	681b      	ldr	r3, [r3, #0]
 8006948:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800694c:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 800694e:	687b      	ldr	r3, [r7, #4]
 8006950:	6a1b      	ldr	r3, [r3, #32]
 8006952:	1c9a      	adds	r2, r3, #2
 8006954:	687b      	ldr	r3, [r7, #4]
 8006956:	621a      	str	r2, [r3, #32]
 8006958:	e008      	b.n	800696c <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 800695a:	687b      	ldr	r3, [r7, #4]
 800695c:	6a1b      	ldr	r3, [r3, #32]
 800695e:	1c59      	adds	r1, r3, #1
 8006960:	687a      	ldr	r2, [r7, #4]
 8006962:	6211      	str	r1, [r2, #32]
 8006964:	781a      	ldrb	r2, [r3, #0]
 8006966:	687b      	ldr	r3, [r7, #4]
 8006968:	681b      	ldr	r3, [r3, #0]
 800696a:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 800696c:	687b      	ldr	r3, [r7, #4]
 800696e:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8006970:	b29b      	uxth	r3, r3
 8006972:	3b01      	subs	r3, #1
 8006974:	b29b      	uxth	r3, r3
 8006976:	687a      	ldr	r2, [r7, #4]
 8006978:	4619      	mov	r1, r3
 800697a:	84d1      	strh	r1, [r2, #38]	; 0x26
 800697c:	2b00      	cmp	r3, #0
 800697e:	d10f      	bne.n	80069a0 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Complete Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8006980:	687b      	ldr	r3, [r7, #4]
 8006982:	681b      	ldr	r3, [r3, #0]
 8006984:	68da      	ldr	r2, [r3, #12]
 8006986:	687b      	ldr	r3, [r7, #4]
 8006988:	681b      	ldr	r3, [r3, #0]
 800698a:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800698e:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8006990:	687b      	ldr	r3, [r7, #4]
 8006992:	681b      	ldr	r3, [r3, #0]
 8006994:	68da      	ldr	r2, [r3, #12]
 8006996:	687b      	ldr	r3, [r7, #4]
 8006998:	681b      	ldr	r3, [r3, #0]
 800699a:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800699e:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 80069a0:	2300      	movs	r3, #0
 80069a2:	e000      	b.n	80069a6 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 80069a4:	2302      	movs	r3, #2
  }
}
 80069a6:	4618      	mov	r0, r3
 80069a8:	3714      	adds	r7, #20
 80069aa:	46bd      	mov	sp, r7
 80069ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80069b0:	4770      	bx	lr

080069b2 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 80069b2:	b580      	push	{r7, lr}
 80069b4:	b082      	sub	sp, #8
 80069b6:	af00      	add	r7, sp, #0
 80069b8:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 80069ba:	687b      	ldr	r3, [r7, #4]
 80069bc:	681b      	ldr	r3, [r3, #0]
 80069be:	68da      	ldr	r2, [r3, #12]
 80069c0:	687b      	ldr	r3, [r7, #4]
 80069c2:	681b      	ldr	r3, [r3, #0]
 80069c4:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80069c8:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80069ca:	687b      	ldr	r3, [r7, #4]
 80069cc:	2220      	movs	r2, #32
 80069ce:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 80069d2:	6878      	ldr	r0, [r7, #4]
 80069d4:	f7ff fe5e 	bl	8006694 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 80069d8:	2300      	movs	r3, #0
}
 80069da:	4618      	mov	r0, r3
 80069dc:	3708      	adds	r7, #8
 80069de:	46bd      	mov	sp, r7
 80069e0:	bd80      	pop	{r7, pc}

080069e2 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 80069e2:	b580      	push	{r7, lr}
 80069e4:	b08c      	sub	sp, #48	; 0x30
 80069e6:	af00      	add	r7, sp, #0
 80069e8:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 80069ea:	687b      	ldr	r3, [r7, #4]
 80069ec:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80069f0:	b2db      	uxtb	r3, r3
 80069f2:	2b22      	cmp	r3, #34	; 0x22
 80069f4:	f040 80ab 	bne.w	8006b4e <UART_Receive_IT+0x16c>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80069f8:	687b      	ldr	r3, [r7, #4]
 80069fa:	689b      	ldr	r3, [r3, #8]
 80069fc:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006a00:	d117      	bne.n	8006a32 <UART_Receive_IT+0x50>
 8006a02:	687b      	ldr	r3, [r7, #4]
 8006a04:	691b      	ldr	r3, [r3, #16]
 8006a06:	2b00      	cmp	r3, #0
 8006a08:	d113      	bne.n	8006a32 <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 8006a0a:	2300      	movs	r3, #0
 8006a0c:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 8006a0e:	687b      	ldr	r3, [r7, #4]
 8006a10:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006a12:	62bb      	str	r3, [r7, #40]	; 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8006a14:	687b      	ldr	r3, [r7, #4]
 8006a16:	681b      	ldr	r3, [r3, #0]
 8006a18:	685b      	ldr	r3, [r3, #4]
 8006a1a:	b29b      	uxth	r3, r3
 8006a1c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006a20:	b29a      	uxth	r2, r3
 8006a22:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006a24:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8006a26:	687b      	ldr	r3, [r7, #4]
 8006a28:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006a2a:	1c9a      	adds	r2, r3, #2
 8006a2c:	687b      	ldr	r3, [r7, #4]
 8006a2e:	629a      	str	r2, [r3, #40]	; 0x28
 8006a30:	e026      	b.n	8006a80 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8006a32:	687b      	ldr	r3, [r7, #4]
 8006a34:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006a36:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits  = NULL;
 8006a38:	2300      	movs	r3, #0
 8006a3a:	62bb      	str	r3, [r7, #40]	; 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8006a3c:	687b      	ldr	r3, [r7, #4]
 8006a3e:	689b      	ldr	r3, [r3, #8]
 8006a40:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006a44:	d007      	beq.n	8006a56 <UART_Receive_IT+0x74>
 8006a46:	687b      	ldr	r3, [r7, #4]
 8006a48:	689b      	ldr	r3, [r3, #8]
 8006a4a:	2b00      	cmp	r3, #0
 8006a4c:	d10a      	bne.n	8006a64 <UART_Receive_IT+0x82>
 8006a4e:	687b      	ldr	r3, [r7, #4]
 8006a50:	691b      	ldr	r3, [r3, #16]
 8006a52:	2b00      	cmp	r3, #0
 8006a54:	d106      	bne.n	8006a64 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8006a56:	687b      	ldr	r3, [r7, #4]
 8006a58:	681b      	ldr	r3, [r3, #0]
 8006a5a:	685b      	ldr	r3, [r3, #4]
 8006a5c:	b2da      	uxtb	r2, r3
 8006a5e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006a60:	701a      	strb	r2, [r3, #0]
 8006a62:	e008      	b.n	8006a76 <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8006a64:	687b      	ldr	r3, [r7, #4]
 8006a66:	681b      	ldr	r3, [r3, #0]
 8006a68:	685b      	ldr	r3, [r3, #4]
 8006a6a:	b2db      	uxtb	r3, r3
 8006a6c:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8006a70:	b2da      	uxtb	r2, r3
 8006a72:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006a74:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8006a76:	687b      	ldr	r3, [r7, #4]
 8006a78:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006a7a:	1c5a      	adds	r2, r3, #1
 8006a7c:	687b      	ldr	r3, [r7, #4]
 8006a7e:	629a      	str	r2, [r3, #40]	; 0x28
    }

    if (--huart->RxXferCount == 0U)
 8006a80:	687b      	ldr	r3, [r7, #4]
 8006a82:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8006a84:	b29b      	uxth	r3, r3
 8006a86:	3b01      	subs	r3, #1
 8006a88:	b29b      	uxth	r3, r3
 8006a8a:	687a      	ldr	r2, [r7, #4]
 8006a8c:	4619      	mov	r1, r3
 8006a8e:	85d1      	strh	r1, [r2, #46]	; 0x2e
 8006a90:	2b00      	cmp	r3, #0
 8006a92:	d15a      	bne.n	8006b4a <UART_Receive_IT+0x168>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8006a94:	687b      	ldr	r3, [r7, #4]
 8006a96:	681b      	ldr	r3, [r3, #0]
 8006a98:	68da      	ldr	r2, [r3, #12]
 8006a9a:	687b      	ldr	r3, [r7, #4]
 8006a9c:	681b      	ldr	r3, [r3, #0]
 8006a9e:	f022 0220 	bic.w	r2, r2, #32
 8006aa2:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8006aa4:	687b      	ldr	r3, [r7, #4]
 8006aa6:	681b      	ldr	r3, [r3, #0]
 8006aa8:	68da      	ldr	r2, [r3, #12]
 8006aaa:	687b      	ldr	r3, [r7, #4]
 8006aac:	681b      	ldr	r3, [r3, #0]
 8006aae:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8006ab2:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8006ab4:	687b      	ldr	r3, [r7, #4]
 8006ab6:	681b      	ldr	r3, [r3, #0]
 8006ab8:	695a      	ldr	r2, [r3, #20]
 8006aba:	687b      	ldr	r3, [r7, #4]
 8006abc:	681b      	ldr	r3, [r3, #0]
 8006abe:	f022 0201 	bic.w	r2, r2, #1
 8006ac2:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8006ac4:	687b      	ldr	r3, [r7, #4]
 8006ac6:	2220      	movs	r2, #32
 8006ac8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006acc:	687b      	ldr	r3, [r7, #4]
 8006ace:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006ad0:	2b01      	cmp	r3, #1
 8006ad2:	d135      	bne.n	8006b40 <UART_Receive_IT+0x15e>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006ad4:	687b      	ldr	r3, [r7, #4]
 8006ad6:	2200      	movs	r2, #0
 8006ad8:	631a      	str	r2, [r3, #48]	; 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006ada:	687b      	ldr	r3, [r7, #4]
 8006adc:	681b      	ldr	r3, [r3, #0]
 8006ade:	330c      	adds	r3, #12
 8006ae0:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006ae2:	697b      	ldr	r3, [r7, #20]
 8006ae4:	e853 3f00 	ldrex	r3, [r3]
 8006ae8:	613b      	str	r3, [r7, #16]
   return(result);
 8006aea:	693b      	ldr	r3, [r7, #16]
 8006aec:	f023 0310 	bic.w	r3, r3, #16
 8006af0:	627b      	str	r3, [r7, #36]	; 0x24
 8006af2:	687b      	ldr	r3, [r7, #4]
 8006af4:	681b      	ldr	r3, [r3, #0]
 8006af6:	330c      	adds	r3, #12
 8006af8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8006afa:	623a      	str	r2, [r7, #32]
 8006afc:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006afe:	69f9      	ldr	r1, [r7, #28]
 8006b00:	6a3a      	ldr	r2, [r7, #32]
 8006b02:	e841 2300 	strex	r3, r2, [r1]
 8006b06:	61bb      	str	r3, [r7, #24]
   return(result);
 8006b08:	69bb      	ldr	r3, [r7, #24]
 8006b0a:	2b00      	cmp	r3, #0
 8006b0c:	d1e5      	bne.n	8006ada <UART_Receive_IT+0xf8>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 8006b0e:	687b      	ldr	r3, [r7, #4]
 8006b10:	681b      	ldr	r3, [r3, #0]
 8006b12:	681b      	ldr	r3, [r3, #0]
 8006b14:	f003 0310 	and.w	r3, r3, #16
 8006b18:	2b10      	cmp	r3, #16
 8006b1a:	d10a      	bne.n	8006b32 <UART_Receive_IT+0x150>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 8006b1c:	2300      	movs	r3, #0
 8006b1e:	60fb      	str	r3, [r7, #12]
 8006b20:	687b      	ldr	r3, [r7, #4]
 8006b22:	681b      	ldr	r3, [r3, #0]
 8006b24:	681b      	ldr	r3, [r3, #0]
 8006b26:	60fb      	str	r3, [r7, #12]
 8006b28:	687b      	ldr	r3, [r7, #4]
 8006b2a:	681b      	ldr	r3, [r3, #0]
 8006b2c:	685b      	ldr	r3, [r3, #4]
 8006b2e:	60fb      	str	r3, [r7, #12]
 8006b30:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8006b32:	687b      	ldr	r3, [r7, #4]
 8006b34:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8006b36:	4619      	mov	r1, r3
 8006b38:	6878      	ldr	r0, [r7, #4]
 8006b3a:	f7ff fdbf 	bl	80066bc <HAL_UARTEx_RxEventCallback>
 8006b3e:	e002      	b.n	8006b46 <UART_Receive_IT+0x164>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 8006b40:	6878      	ldr	r0, [r7, #4]
 8006b42:	f7fb fd2b 	bl	800259c <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 8006b46:	2300      	movs	r3, #0
 8006b48:	e002      	b.n	8006b50 <UART_Receive_IT+0x16e>
    }
    return HAL_OK;
 8006b4a:	2300      	movs	r3, #0
 8006b4c:	e000      	b.n	8006b50 <UART_Receive_IT+0x16e>
  }
  else
  {
    return HAL_BUSY;
 8006b4e:	2302      	movs	r3, #2
  }
}
 8006b50:	4618      	mov	r0, r3
 8006b52:	3730      	adds	r7, #48	; 0x30
 8006b54:	46bd      	mov	sp, r7
 8006b56:	bd80      	pop	{r7, pc}

08006b58 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8006b58:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006b5c:	b09f      	sub	sp, #124	; 0x7c
 8006b5e:	af00      	add	r7, sp, #0
 8006b60:	66f8      	str	r0, [r7, #108]	; 0x6c
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8006b62:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8006b64:	681b      	ldr	r3, [r3, #0]
 8006b66:	691b      	ldr	r3, [r3, #16]
 8006b68:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 8006b6c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8006b6e:	68d9      	ldr	r1, [r3, #12]
 8006b70:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8006b72:	681a      	ldr	r2, [r3, #0]
 8006b74:	ea40 0301 	orr.w	r3, r0, r1
 8006b78:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8006b7a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8006b7c:	689a      	ldr	r2, [r3, #8]
 8006b7e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8006b80:	691b      	ldr	r3, [r3, #16]
 8006b82:	431a      	orrs	r2, r3
 8006b84:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8006b86:	695b      	ldr	r3, [r3, #20]
 8006b88:	431a      	orrs	r2, r3
 8006b8a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8006b8c:	69db      	ldr	r3, [r3, #28]
 8006b8e:	4313      	orrs	r3, r2
 8006b90:	673b      	str	r3, [r7, #112]	; 0x70
  MODIFY_REG(huart->Instance->CR1,
 8006b92:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8006b94:	681b      	ldr	r3, [r3, #0]
 8006b96:	68db      	ldr	r3, [r3, #12]
 8006b98:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 8006b9c:	f021 010c 	bic.w	r1, r1, #12
 8006ba0:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8006ba2:	681a      	ldr	r2, [r3, #0]
 8006ba4:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8006ba6:	430b      	orrs	r3, r1
 8006ba8:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8006baa:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8006bac:	681b      	ldr	r3, [r3, #0]
 8006bae:	695b      	ldr	r3, [r3, #20]
 8006bb0:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 8006bb4:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8006bb6:	6999      	ldr	r1, [r3, #24]
 8006bb8:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8006bba:	681a      	ldr	r2, [r3, #0]
 8006bbc:	ea40 0301 	orr.w	r3, r0, r1
 8006bc0:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8006bc2:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8006bc4:	681a      	ldr	r2, [r3, #0]
 8006bc6:	4bc5      	ldr	r3, [pc, #788]	; (8006edc <UART_SetConfig+0x384>)
 8006bc8:	429a      	cmp	r2, r3
 8006bca:	d004      	beq.n	8006bd6 <UART_SetConfig+0x7e>
 8006bcc:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8006bce:	681a      	ldr	r2, [r3, #0]
 8006bd0:	4bc3      	ldr	r3, [pc, #780]	; (8006ee0 <UART_SetConfig+0x388>)
 8006bd2:	429a      	cmp	r2, r3
 8006bd4:	d103      	bne.n	8006bde <UART_SetConfig+0x86>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8006bd6:	f7fd ff3d 	bl	8004a54 <HAL_RCC_GetPCLK2Freq>
 8006bda:	6778      	str	r0, [r7, #116]	; 0x74
 8006bdc:	e002      	b.n	8006be4 <UART_SetConfig+0x8c>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8006bde:	f7fd ff25 	bl	8004a2c <HAL_RCC_GetPCLK1Freq>
 8006be2:	6778      	str	r0, [r7, #116]	; 0x74
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8006be4:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8006be6:	69db      	ldr	r3, [r3, #28]
 8006be8:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8006bec:	f040 80b6 	bne.w	8006d5c <UART_SetConfig+0x204>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8006bf0:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8006bf2:	461c      	mov	r4, r3
 8006bf4:	f04f 0500 	mov.w	r5, #0
 8006bf8:	4622      	mov	r2, r4
 8006bfa:	462b      	mov	r3, r5
 8006bfc:	1891      	adds	r1, r2, r2
 8006bfe:	6439      	str	r1, [r7, #64]	; 0x40
 8006c00:	415b      	adcs	r3, r3
 8006c02:	647b      	str	r3, [r7, #68]	; 0x44
 8006c04:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 8006c08:	1912      	adds	r2, r2, r4
 8006c0a:	eb45 0303 	adc.w	r3, r5, r3
 8006c0e:	f04f 0000 	mov.w	r0, #0
 8006c12:	f04f 0100 	mov.w	r1, #0
 8006c16:	00d9      	lsls	r1, r3, #3
 8006c18:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8006c1c:	00d0      	lsls	r0, r2, #3
 8006c1e:	4602      	mov	r2, r0
 8006c20:	460b      	mov	r3, r1
 8006c22:	1911      	adds	r1, r2, r4
 8006c24:	6639      	str	r1, [r7, #96]	; 0x60
 8006c26:	416b      	adcs	r3, r5
 8006c28:	667b      	str	r3, [r7, #100]	; 0x64
 8006c2a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8006c2c:	685b      	ldr	r3, [r3, #4]
 8006c2e:	461a      	mov	r2, r3
 8006c30:	f04f 0300 	mov.w	r3, #0
 8006c34:	1891      	adds	r1, r2, r2
 8006c36:	63b9      	str	r1, [r7, #56]	; 0x38
 8006c38:	415b      	adcs	r3, r3
 8006c3a:	63fb      	str	r3, [r7, #60]	; 0x3c
 8006c3c:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 8006c40:	e9d7 0118 	ldrd	r0, r1, [r7, #96]	; 0x60
 8006c44:	f7f9 fb1c 	bl	8000280 <__aeabi_uldivmod>
 8006c48:	4602      	mov	r2, r0
 8006c4a:	460b      	mov	r3, r1
 8006c4c:	4ba5      	ldr	r3, [pc, #660]	; (8006ee4 <UART_SetConfig+0x38c>)
 8006c4e:	fba3 2302 	umull	r2, r3, r3, r2
 8006c52:	095b      	lsrs	r3, r3, #5
 8006c54:	011e      	lsls	r6, r3, #4
 8006c56:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8006c58:	461c      	mov	r4, r3
 8006c5a:	f04f 0500 	mov.w	r5, #0
 8006c5e:	4622      	mov	r2, r4
 8006c60:	462b      	mov	r3, r5
 8006c62:	1891      	adds	r1, r2, r2
 8006c64:	6339      	str	r1, [r7, #48]	; 0x30
 8006c66:	415b      	adcs	r3, r3
 8006c68:	637b      	str	r3, [r7, #52]	; 0x34
 8006c6a:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 8006c6e:	1912      	adds	r2, r2, r4
 8006c70:	eb45 0303 	adc.w	r3, r5, r3
 8006c74:	f04f 0000 	mov.w	r0, #0
 8006c78:	f04f 0100 	mov.w	r1, #0
 8006c7c:	00d9      	lsls	r1, r3, #3
 8006c7e:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8006c82:	00d0      	lsls	r0, r2, #3
 8006c84:	4602      	mov	r2, r0
 8006c86:	460b      	mov	r3, r1
 8006c88:	1911      	adds	r1, r2, r4
 8006c8a:	65b9      	str	r1, [r7, #88]	; 0x58
 8006c8c:	416b      	adcs	r3, r5
 8006c8e:	65fb      	str	r3, [r7, #92]	; 0x5c
 8006c90:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8006c92:	685b      	ldr	r3, [r3, #4]
 8006c94:	461a      	mov	r2, r3
 8006c96:	f04f 0300 	mov.w	r3, #0
 8006c9a:	1891      	adds	r1, r2, r2
 8006c9c:	62b9      	str	r1, [r7, #40]	; 0x28
 8006c9e:	415b      	adcs	r3, r3
 8006ca0:	62fb      	str	r3, [r7, #44]	; 0x2c
 8006ca2:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8006ca6:	e9d7 0116 	ldrd	r0, r1, [r7, #88]	; 0x58
 8006caa:	f7f9 fae9 	bl	8000280 <__aeabi_uldivmod>
 8006cae:	4602      	mov	r2, r0
 8006cb0:	460b      	mov	r3, r1
 8006cb2:	4b8c      	ldr	r3, [pc, #560]	; (8006ee4 <UART_SetConfig+0x38c>)
 8006cb4:	fba3 1302 	umull	r1, r3, r3, r2
 8006cb8:	095b      	lsrs	r3, r3, #5
 8006cba:	2164      	movs	r1, #100	; 0x64
 8006cbc:	fb01 f303 	mul.w	r3, r1, r3
 8006cc0:	1ad3      	subs	r3, r2, r3
 8006cc2:	00db      	lsls	r3, r3, #3
 8006cc4:	3332      	adds	r3, #50	; 0x32
 8006cc6:	4a87      	ldr	r2, [pc, #540]	; (8006ee4 <UART_SetConfig+0x38c>)
 8006cc8:	fba2 2303 	umull	r2, r3, r2, r3
 8006ccc:	095b      	lsrs	r3, r3, #5
 8006cce:	005b      	lsls	r3, r3, #1
 8006cd0:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8006cd4:	441e      	add	r6, r3
 8006cd6:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8006cd8:	4618      	mov	r0, r3
 8006cda:	f04f 0100 	mov.w	r1, #0
 8006cde:	4602      	mov	r2, r0
 8006ce0:	460b      	mov	r3, r1
 8006ce2:	1894      	adds	r4, r2, r2
 8006ce4:	623c      	str	r4, [r7, #32]
 8006ce6:	415b      	adcs	r3, r3
 8006ce8:	627b      	str	r3, [r7, #36]	; 0x24
 8006cea:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8006cee:	1812      	adds	r2, r2, r0
 8006cf0:	eb41 0303 	adc.w	r3, r1, r3
 8006cf4:	f04f 0400 	mov.w	r4, #0
 8006cf8:	f04f 0500 	mov.w	r5, #0
 8006cfc:	00dd      	lsls	r5, r3, #3
 8006cfe:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 8006d02:	00d4      	lsls	r4, r2, #3
 8006d04:	4622      	mov	r2, r4
 8006d06:	462b      	mov	r3, r5
 8006d08:	1814      	adds	r4, r2, r0
 8006d0a:	653c      	str	r4, [r7, #80]	; 0x50
 8006d0c:	414b      	adcs	r3, r1
 8006d0e:	657b      	str	r3, [r7, #84]	; 0x54
 8006d10:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8006d12:	685b      	ldr	r3, [r3, #4]
 8006d14:	461a      	mov	r2, r3
 8006d16:	f04f 0300 	mov.w	r3, #0
 8006d1a:	1891      	adds	r1, r2, r2
 8006d1c:	61b9      	str	r1, [r7, #24]
 8006d1e:	415b      	adcs	r3, r3
 8006d20:	61fb      	str	r3, [r7, #28]
 8006d22:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8006d26:	e9d7 0114 	ldrd	r0, r1, [r7, #80]	; 0x50
 8006d2a:	f7f9 faa9 	bl	8000280 <__aeabi_uldivmod>
 8006d2e:	4602      	mov	r2, r0
 8006d30:	460b      	mov	r3, r1
 8006d32:	4b6c      	ldr	r3, [pc, #432]	; (8006ee4 <UART_SetConfig+0x38c>)
 8006d34:	fba3 1302 	umull	r1, r3, r3, r2
 8006d38:	095b      	lsrs	r3, r3, #5
 8006d3a:	2164      	movs	r1, #100	; 0x64
 8006d3c:	fb01 f303 	mul.w	r3, r1, r3
 8006d40:	1ad3      	subs	r3, r2, r3
 8006d42:	00db      	lsls	r3, r3, #3
 8006d44:	3332      	adds	r3, #50	; 0x32
 8006d46:	4a67      	ldr	r2, [pc, #412]	; (8006ee4 <UART_SetConfig+0x38c>)
 8006d48:	fba2 2303 	umull	r2, r3, r2, r3
 8006d4c:	095b      	lsrs	r3, r3, #5
 8006d4e:	f003 0207 	and.w	r2, r3, #7
 8006d52:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8006d54:	681b      	ldr	r3, [r3, #0]
 8006d56:	4432      	add	r2, r6
 8006d58:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8006d5a:	e0b9      	b.n	8006ed0 <UART_SetConfig+0x378>
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8006d5c:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8006d5e:	461c      	mov	r4, r3
 8006d60:	f04f 0500 	mov.w	r5, #0
 8006d64:	4622      	mov	r2, r4
 8006d66:	462b      	mov	r3, r5
 8006d68:	1891      	adds	r1, r2, r2
 8006d6a:	6139      	str	r1, [r7, #16]
 8006d6c:	415b      	adcs	r3, r3
 8006d6e:	617b      	str	r3, [r7, #20]
 8006d70:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 8006d74:	1912      	adds	r2, r2, r4
 8006d76:	eb45 0303 	adc.w	r3, r5, r3
 8006d7a:	f04f 0000 	mov.w	r0, #0
 8006d7e:	f04f 0100 	mov.w	r1, #0
 8006d82:	00d9      	lsls	r1, r3, #3
 8006d84:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8006d88:	00d0      	lsls	r0, r2, #3
 8006d8a:	4602      	mov	r2, r0
 8006d8c:	460b      	mov	r3, r1
 8006d8e:	eb12 0804 	adds.w	r8, r2, r4
 8006d92:	eb43 0905 	adc.w	r9, r3, r5
 8006d96:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8006d98:	685b      	ldr	r3, [r3, #4]
 8006d9a:	4618      	mov	r0, r3
 8006d9c:	f04f 0100 	mov.w	r1, #0
 8006da0:	f04f 0200 	mov.w	r2, #0
 8006da4:	f04f 0300 	mov.w	r3, #0
 8006da8:	008b      	lsls	r3, r1, #2
 8006daa:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 8006dae:	0082      	lsls	r2, r0, #2
 8006db0:	4640      	mov	r0, r8
 8006db2:	4649      	mov	r1, r9
 8006db4:	f7f9 fa64 	bl	8000280 <__aeabi_uldivmod>
 8006db8:	4602      	mov	r2, r0
 8006dba:	460b      	mov	r3, r1
 8006dbc:	4b49      	ldr	r3, [pc, #292]	; (8006ee4 <UART_SetConfig+0x38c>)
 8006dbe:	fba3 2302 	umull	r2, r3, r3, r2
 8006dc2:	095b      	lsrs	r3, r3, #5
 8006dc4:	011e      	lsls	r6, r3, #4
 8006dc6:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8006dc8:	4618      	mov	r0, r3
 8006dca:	f04f 0100 	mov.w	r1, #0
 8006dce:	4602      	mov	r2, r0
 8006dd0:	460b      	mov	r3, r1
 8006dd2:	1894      	adds	r4, r2, r2
 8006dd4:	60bc      	str	r4, [r7, #8]
 8006dd6:	415b      	adcs	r3, r3
 8006dd8:	60fb      	str	r3, [r7, #12]
 8006dda:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8006dde:	1812      	adds	r2, r2, r0
 8006de0:	eb41 0303 	adc.w	r3, r1, r3
 8006de4:	f04f 0400 	mov.w	r4, #0
 8006de8:	f04f 0500 	mov.w	r5, #0
 8006dec:	00dd      	lsls	r5, r3, #3
 8006dee:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 8006df2:	00d4      	lsls	r4, r2, #3
 8006df4:	4622      	mov	r2, r4
 8006df6:	462b      	mov	r3, r5
 8006df8:	1814      	adds	r4, r2, r0
 8006dfa:	64bc      	str	r4, [r7, #72]	; 0x48
 8006dfc:	414b      	adcs	r3, r1
 8006dfe:	64fb      	str	r3, [r7, #76]	; 0x4c
 8006e00:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8006e02:	685b      	ldr	r3, [r3, #4]
 8006e04:	4618      	mov	r0, r3
 8006e06:	f04f 0100 	mov.w	r1, #0
 8006e0a:	f04f 0200 	mov.w	r2, #0
 8006e0e:	f04f 0300 	mov.w	r3, #0
 8006e12:	008b      	lsls	r3, r1, #2
 8006e14:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 8006e18:	0082      	lsls	r2, r0, #2
 8006e1a:	e9d7 0112 	ldrd	r0, r1, [r7, #72]	; 0x48
 8006e1e:	f7f9 fa2f 	bl	8000280 <__aeabi_uldivmod>
 8006e22:	4602      	mov	r2, r0
 8006e24:	460b      	mov	r3, r1
 8006e26:	4b2f      	ldr	r3, [pc, #188]	; (8006ee4 <UART_SetConfig+0x38c>)
 8006e28:	fba3 1302 	umull	r1, r3, r3, r2
 8006e2c:	095b      	lsrs	r3, r3, #5
 8006e2e:	2164      	movs	r1, #100	; 0x64
 8006e30:	fb01 f303 	mul.w	r3, r1, r3
 8006e34:	1ad3      	subs	r3, r2, r3
 8006e36:	011b      	lsls	r3, r3, #4
 8006e38:	3332      	adds	r3, #50	; 0x32
 8006e3a:	4a2a      	ldr	r2, [pc, #168]	; (8006ee4 <UART_SetConfig+0x38c>)
 8006e3c:	fba2 2303 	umull	r2, r3, r2, r3
 8006e40:	095b      	lsrs	r3, r3, #5
 8006e42:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8006e46:	441e      	add	r6, r3
 8006e48:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8006e4a:	4618      	mov	r0, r3
 8006e4c:	f04f 0100 	mov.w	r1, #0
 8006e50:	4602      	mov	r2, r0
 8006e52:	460b      	mov	r3, r1
 8006e54:	1894      	adds	r4, r2, r2
 8006e56:	603c      	str	r4, [r7, #0]
 8006e58:	415b      	adcs	r3, r3
 8006e5a:	607b      	str	r3, [r7, #4]
 8006e5c:	e9d7 2300 	ldrd	r2, r3, [r7]
 8006e60:	1812      	adds	r2, r2, r0
 8006e62:	eb41 0303 	adc.w	r3, r1, r3
 8006e66:	f04f 0400 	mov.w	r4, #0
 8006e6a:	f04f 0500 	mov.w	r5, #0
 8006e6e:	00dd      	lsls	r5, r3, #3
 8006e70:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 8006e74:	00d4      	lsls	r4, r2, #3
 8006e76:	4622      	mov	r2, r4
 8006e78:	462b      	mov	r3, r5
 8006e7a:	eb12 0a00 	adds.w	sl, r2, r0
 8006e7e:	eb43 0b01 	adc.w	fp, r3, r1
 8006e82:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8006e84:	685b      	ldr	r3, [r3, #4]
 8006e86:	4618      	mov	r0, r3
 8006e88:	f04f 0100 	mov.w	r1, #0
 8006e8c:	f04f 0200 	mov.w	r2, #0
 8006e90:	f04f 0300 	mov.w	r3, #0
 8006e94:	008b      	lsls	r3, r1, #2
 8006e96:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 8006e9a:	0082      	lsls	r2, r0, #2
 8006e9c:	4650      	mov	r0, sl
 8006e9e:	4659      	mov	r1, fp
 8006ea0:	f7f9 f9ee 	bl	8000280 <__aeabi_uldivmod>
 8006ea4:	4602      	mov	r2, r0
 8006ea6:	460b      	mov	r3, r1
 8006ea8:	4b0e      	ldr	r3, [pc, #56]	; (8006ee4 <UART_SetConfig+0x38c>)
 8006eaa:	fba3 1302 	umull	r1, r3, r3, r2
 8006eae:	095b      	lsrs	r3, r3, #5
 8006eb0:	2164      	movs	r1, #100	; 0x64
 8006eb2:	fb01 f303 	mul.w	r3, r1, r3
 8006eb6:	1ad3      	subs	r3, r2, r3
 8006eb8:	011b      	lsls	r3, r3, #4
 8006eba:	3332      	adds	r3, #50	; 0x32
 8006ebc:	4a09      	ldr	r2, [pc, #36]	; (8006ee4 <UART_SetConfig+0x38c>)
 8006ebe:	fba2 2303 	umull	r2, r3, r2, r3
 8006ec2:	095b      	lsrs	r3, r3, #5
 8006ec4:	f003 020f 	and.w	r2, r3, #15
 8006ec8:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8006eca:	681b      	ldr	r3, [r3, #0]
 8006ecc:	4432      	add	r2, r6
 8006ece:	609a      	str	r2, [r3, #8]
}
 8006ed0:	bf00      	nop
 8006ed2:	377c      	adds	r7, #124	; 0x7c
 8006ed4:	46bd      	mov	sp, r7
 8006ed6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006eda:	bf00      	nop
 8006edc:	40011000 	.word	0x40011000
 8006ee0:	40011400 	.word	0x40011400
 8006ee4:	51eb851f 	.word	0x51eb851f

08006ee8 <FSMC_NORSRAM_Init>:
  * @param  Device Pointer to NORSRAM device instance
  * @param  Init Pointer to NORSRAM Initialization structure   
  * @retval HAL status
  */
HAL_StatusTypeDef  FSMC_NORSRAM_Init(FSMC_NORSRAM_TypeDef *Device, FSMC_NORSRAM_InitTypeDef* Init)
{ 
 8006ee8:	b480      	push	{r7}
 8006eea:	b085      	sub	sp, #20
 8006eec:	af00      	add	r7, sp, #0
 8006eee:	6078      	str	r0, [r7, #4]
 8006ef0:	6039      	str	r1, [r7, #0]
  uint32_t tmpr = 0U;
 8006ef2:	2300      	movs	r3, #0
 8006ef4:	60fb      	str	r3, [r7, #12]
  assert_param(IS_FSMC_WRITE_FIFO(Init->WriteFifo));
  assert_param(IS_FSMC_CONTINOUS_CLOCK(Init->ContinuousClock));
#endif /* STM32F412Zx || STM32F412Vx || STM32F413xx || STM32F423xx */
  
  /* Get the BTCR register value */
  tmpr = Device->BTCR[Init->NSBank];
 8006ef6:	683b      	ldr	r3, [r7, #0]
 8006ef8:	681a      	ldr	r2, [r3, #0]
 8006efa:	687b      	ldr	r3, [r7, #4]
 8006efc:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006f00:	60fb      	str	r3, [r7, #12]

#if defined(STM32F405xx) || defined(STM32F415xx) || defined(STM32F407xx) || defined(STM32F417xx)
  /* Clear MBKEN, MUXEN, MTYP, MWID, FACCEN, BURSTEN, WAITPOL, WRAPMOD, WAITCFG, WREN,
           WAITEN, EXTMOD, ASYNCWAIT, CPSIZE and CBURSTRW bits */
  tmpr &= ((uint32_t)~(FSMC_BCR1_MBKEN     | FSMC_BCR1_MUXEN    | FSMC_BCR1_MTYP     | \
 8006f02:	68fa      	ldr	r2, [r7, #12]
 8006f04:	4b20      	ldr	r3, [pc, #128]	; (8006f88 <FSMC_NORSRAM_Init+0xa0>)
 8006f06:	4013      	ands	r3, r2
 8006f08:	60fb      	str	r3, [r7, #12]
                       FSMC_BCR1_MWID      | FSMC_BCR1_FACCEN   | FSMC_BCR1_BURSTEN  | \
                       FSMC_BCR1_WAITPOL   | FSMC_BCR1_WRAPMOD  | FSMC_BCR1_WAITCFG  | \
                       FSMC_BCR1_WREN      | FSMC_BCR1_WAITEN   | FSMC_BCR1_EXTMOD   | \
                       FSMC_BCR1_ASYNCWAIT | FSMC_BCR1_CPSIZE   | FSMC_BCR1_CBURSTRW));
  /* Set NORSRAM device control parameters */
  tmpr |= (uint32_t)(Init->DataAddressMux       |\
 8006f0a:	683b      	ldr	r3, [r7, #0]
 8006f0c:	685a      	ldr	r2, [r3, #4]
                     Init->MemoryType           |\
 8006f0e:	683b      	ldr	r3, [r7, #0]
 8006f10:	689b      	ldr	r3, [r3, #8]
  tmpr |= (uint32_t)(Init->DataAddressMux       |\
 8006f12:	431a      	orrs	r2, r3
                     Init->MemoryDataWidth      |\
 8006f14:	683b      	ldr	r3, [r7, #0]
 8006f16:	68db      	ldr	r3, [r3, #12]
                     Init->MemoryType           |\
 8006f18:	431a      	orrs	r2, r3
                     Init->BurstAccessMode      |\
 8006f1a:	683b      	ldr	r3, [r7, #0]
 8006f1c:	691b      	ldr	r3, [r3, #16]
                     Init->MemoryDataWidth      |\
 8006f1e:	431a      	orrs	r2, r3
                     Init->WaitSignalPolarity   |\
 8006f20:	683b      	ldr	r3, [r7, #0]
 8006f22:	695b      	ldr	r3, [r3, #20]
                     Init->BurstAccessMode      |\
 8006f24:	431a      	orrs	r2, r3
                     Init->WrapMode             |\
 8006f26:	683b      	ldr	r3, [r7, #0]
 8006f28:	699b      	ldr	r3, [r3, #24]
                     Init->WaitSignalPolarity   |\
 8006f2a:	431a      	orrs	r2, r3
                     Init->WaitSignalActive     |\
 8006f2c:	683b      	ldr	r3, [r7, #0]
 8006f2e:	69db      	ldr	r3, [r3, #28]
                     Init->WrapMode             |\
 8006f30:	431a      	orrs	r2, r3
                     Init->WriteOperation       |\
 8006f32:	683b      	ldr	r3, [r7, #0]
 8006f34:	6a1b      	ldr	r3, [r3, #32]
                     Init->WaitSignalActive     |\
 8006f36:	431a      	orrs	r2, r3
                     Init->WaitSignal           |\
 8006f38:	683b      	ldr	r3, [r7, #0]
 8006f3a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
                     Init->WriteOperation       |\
 8006f3c:	431a      	orrs	r2, r3
                     Init->ExtendedMode         |\
 8006f3e:	683b      	ldr	r3, [r7, #0]
 8006f40:	6a9b      	ldr	r3, [r3, #40]	; 0x28
                     Init->WaitSignal           |\
 8006f42:	431a      	orrs	r2, r3
                     Init->AsynchronousWait     |\
 8006f44:	683b      	ldr	r3, [r7, #0]
 8006f46:	6adb      	ldr	r3, [r3, #44]	; 0x2c
                     Init->ExtendedMode         |\
 8006f48:	431a      	orrs	r2, r3
                     Init->PageSize             |\
 8006f4a:	683b      	ldr	r3, [r7, #0]
 8006f4c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
                     Init->AsynchronousWait     |\
 8006f4e:	431a      	orrs	r2, r3
                     Init->WriteBurst
 8006f50:	683b      	ldr	r3, [r7, #0]
 8006f52:	6b1b      	ldr	r3, [r3, #48]	; 0x30
                     Init->PageSize             |\
 8006f54:	4313      	orrs	r3, r2
  tmpr |= (uint32_t)(Init->DataAddressMux       |\
 8006f56:	68fa      	ldr	r2, [r7, #12]
 8006f58:	4313      	orrs	r3, r2
 8006f5a:	60fb      	str	r3, [r7, #12]
                     Init->ContinuousClock      |\
                     Init->PageSize             |\
                     Init->WriteFifo);
#endif /* STM32F405xx || STM32F415xx || STM32F407xx || STM32F417xx */ 
            
  if(Init->MemoryType == FSMC_MEMORY_TYPE_NOR)
 8006f5c:	683b      	ldr	r3, [r7, #0]
 8006f5e:	689b      	ldr	r3, [r3, #8]
 8006f60:	2b08      	cmp	r3, #8
 8006f62:	d103      	bne.n	8006f6c <FSMC_NORSRAM_Init+0x84>
  {
    tmpr |= (uint32_t)FSMC_NORSRAM_FLASH_ACCESS_ENABLE;
 8006f64:	68fb      	ldr	r3, [r7, #12]
 8006f66:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8006f6a:	60fb      	str	r3, [r7, #12]
  }

  Device->BTCR[Init->NSBank] = tmpr;
 8006f6c:	683b      	ldr	r3, [r7, #0]
 8006f6e:	681a      	ldr	r2, [r3, #0]
 8006f70:	687b      	ldr	r3, [r7, #4]
 8006f72:	68f9      	ldr	r1, [r7, #12]
 8006f74:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  {
    Device->BTCR[FSMC_NORSRAM_BANK1] |= (uint32_t)(Init->WriteFifo);
  }
#endif /* STM32F412Zx || STM32F412Vx || STM32F412Rx || STM32F413xx || STM32F423xx */

  return HAL_OK;
 8006f78:	2300      	movs	r3, #0
}
 8006f7a:	4618      	mov	r0, r3
 8006f7c:	3714      	adds	r7, #20
 8006f7e:	46bd      	mov	sp, r7
 8006f80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f84:	4770      	bx	lr
 8006f86:	bf00      	nop
 8006f88:	fff00080 	.word	0xfff00080

08006f8c <FSMC_NORSRAM_Timing_Init>:
  * @param  Timing Pointer to NORSRAM Timing structure
  * @param  Bank NORSRAM bank number  
  * @retval HAL status
  */
HAL_StatusTypeDef FSMC_NORSRAM_Timing_Init(FSMC_NORSRAM_TypeDef *Device, FSMC_NORSRAM_TimingTypeDef *Timing, uint32_t Bank)
{
 8006f8c:	b480      	push	{r7}
 8006f8e:	b087      	sub	sp, #28
 8006f90:	af00      	add	r7, sp, #0
 8006f92:	60f8      	str	r0, [r7, #12]
 8006f94:	60b9      	str	r1, [r7, #8]
 8006f96:	607a      	str	r2, [r7, #4]
  uint32_t tmpr = 0U;
 8006f98:	2300      	movs	r3, #0
 8006f9a:	617b      	str	r3, [r7, #20]
  assert_param(IS_FSMC_DATA_LATENCY(Timing->DataLatency));
  assert_param(IS_FSMC_ACCESS_MODE(Timing->AccessMode));
  assert_param(IS_FSMC_NORSRAM_BANK(Bank));
  
  /* Get the BTCR register value */
  tmpr = Device->BTCR[Bank + 1U];
 8006f9c:	687b      	ldr	r3, [r7, #4]
 8006f9e:	1c5a      	adds	r2, r3, #1
 8006fa0:	68fb      	ldr	r3, [r7, #12]
 8006fa2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006fa6:	617b      	str	r3, [r7, #20]

  /* Clear ADDSET, ADDHLD, DATAST, BUSTURN, CLKDIV, DATLAT and ACCMOD bits */
  tmpr &= ((uint32_t)~(FSMC_BTR1_ADDSET  | FSMC_BTR1_ADDHLD | FSMC_BTR1_DATAST | \
 8006fa8:	697b      	ldr	r3, [r7, #20]
 8006faa:	f003 4340 	and.w	r3, r3, #3221225472	; 0xc0000000
 8006fae:	617b      	str	r3, [r7, #20]
                       FSMC_BTR1_BUSTURN | FSMC_BTR1_CLKDIV | FSMC_BTR1_DATLAT | \
                       FSMC_BTR1_ACCMOD));
  
  /* Set FSMC_NORSRAM device timing parameters */  
  tmpr |= (uint32_t)(Timing->AddressSetupTime                  |\
 8006fb0:	68bb      	ldr	r3, [r7, #8]
 8006fb2:	681a      	ldr	r2, [r3, #0]
                    ((Timing->AddressHoldTime) << 4U)          |\
 8006fb4:	68bb      	ldr	r3, [r7, #8]
 8006fb6:	685b      	ldr	r3, [r3, #4]
 8006fb8:	011b      	lsls	r3, r3, #4
  tmpr |= (uint32_t)(Timing->AddressSetupTime                  |\
 8006fba:	431a      	orrs	r2, r3
                    ((Timing->DataSetupTime) << 8U)            |\
 8006fbc:	68bb      	ldr	r3, [r7, #8]
 8006fbe:	689b      	ldr	r3, [r3, #8]
 8006fc0:	021b      	lsls	r3, r3, #8
                    ((Timing->AddressHoldTime) << 4U)          |\
 8006fc2:	431a      	orrs	r2, r3
                    ((Timing->BusTurnAroundDuration) << 16U)   |\
 8006fc4:	68bb      	ldr	r3, [r7, #8]
 8006fc6:	68db      	ldr	r3, [r3, #12]
 8006fc8:	041b      	lsls	r3, r3, #16
                    ((Timing->DataSetupTime) << 8U)            |\
 8006fca:	431a      	orrs	r2, r3
                    (((Timing->CLKDivision)-1U) << 20U)        |\
 8006fcc:	68bb      	ldr	r3, [r7, #8]
 8006fce:	691b      	ldr	r3, [r3, #16]
 8006fd0:	3b01      	subs	r3, #1
 8006fd2:	051b      	lsls	r3, r3, #20
                    ((Timing->BusTurnAroundDuration) << 16U)   |\
 8006fd4:	431a      	orrs	r2, r3
                    (((Timing->DataLatency)-2U) << 24U)        |\
 8006fd6:	68bb      	ldr	r3, [r7, #8]
 8006fd8:	695b      	ldr	r3, [r3, #20]
 8006fda:	3b02      	subs	r3, #2
 8006fdc:	061b      	lsls	r3, r3, #24
                    (((Timing->CLKDivision)-1U) << 20U)        |\
 8006fde:	431a      	orrs	r2, r3
                    (Timing->AccessMode));
 8006fe0:	68bb      	ldr	r3, [r7, #8]
 8006fe2:	699b      	ldr	r3, [r3, #24]
  tmpr |= (uint32_t)(Timing->AddressSetupTime                  |\
 8006fe4:	4313      	orrs	r3, r2
 8006fe6:	697a      	ldr	r2, [r7, #20]
 8006fe8:	4313      	orrs	r3, r2
 8006fea:	617b      	str	r3, [r7, #20]
  
  Device->BTCR[Bank + 1] = tmpr; 
 8006fec:	687b      	ldr	r3, [r7, #4]
 8006fee:	1c5a      	adds	r2, r3, #1
 8006ff0:	68fb      	ldr	r3, [r7, #12]
 8006ff2:	6979      	ldr	r1, [r7, #20]
 8006ff4:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    tmpr |= (uint32_t)(((Timing->CLKDivision)-1U) << 20U);
    Device->BTCR[FSMC_NORSRAM_BANK1 + 1U] = tmpr;
  }
#endif /* STM32F412Zx || STM32F412Vx || STM32F412Rx || STM32F413xx || STM32F423xx */

  return HAL_OK;
 8006ff8:	2300      	movs	r3, #0
}
 8006ffa:	4618      	mov	r0, r3
 8006ffc:	371c      	adds	r7, #28
 8006ffe:	46bd      	mov	sp, r7
 8007000:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007004:	4770      	bx	lr
	...

08007008 <FSMC_NORSRAM_Extended_Timing_Init>:
  * @param  Timing Pointer to NORSRAM Timing structure
  * @param  Bank NORSRAM bank number  
  * @retval HAL status
  */
HAL_StatusTypeDef  FSMC_NORSRAM_Extended_Timing_Init(FSMC_NORSRAM_EXTENDED_TypeDef *Device, FSMC_NORSRAM_TimingTypeDef *Timing, uint32_t Bank, uint32_t ExtendedMode)
{
 8007008:	b480      	push	{r7}
 800700a:	b087      	sub	sp, #28
 800700c:	af00      	add	r7, sp, #0
 800700e:	60f8      	str	r0, [r7, #12]
 8007010:	60b9      	str	r1, [r7, #8]
 8007012:	607a      	str	r2, [r7, #4]
 8007014:	603b      	str	r3, [r7, #0]
  uint32_t tmpr = 0U;
 8007016:	2300      	movs	r3, #0
 8007018:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_FSMC_EXTENDED_MODE(ExtendedMode));

  /* Set NORSRAM device timing register for write configuration, if extended mode is used */
  if(ExtendedMode == FSMC_EXTENDED_MODE_ENABLE)
 800701a:	683b      	ldr	r3, [r7, #0]
 800701c:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8007020:	d122      	bne.n	8007068 <FSMC_NORSRAM_Extended_Timing_Init+0x60>
    assert_param(IS_FSMC_TURNAROUND_TIME(Timing->BusTurnAroundDuration));
    assert_param(IS_FSMC_ACCESS_MODE(Timing->AccessMode));
    assert_param(IS_FSMC_NORSRAM_BANK(Bank));
  
    /* Get the BWTR register value */
    tmpr = Device->BWTR[Bank];
 8007022:	68fb      	ldr	r3, [r7, #12]
 8007024:	687a      	ldr	r2, [r7, #4]
 8007026:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800702a:	617b      	str	r3, [r7, #20]
    
    /* Clear ADDSET, ADDHLD, DATAST, BUSTURN and ACCMOD bits */
    tmpr &= ((uint32_t)~(FSMC_BWTR1_ADDSET  | FSMC_BWTR1_ADDHLD | FSMC_BWTR1_DATAST | \
 800702c:	697a      	ldr	r2, [r7, #20]
 800702e:	4b15      	ldr	r3, [pc, #84]	; (8007084 <FSMC_NORSRAM_Extended_Timing_Init+0x7c>)
 8007030:	4013      	ands	r3, r2
 8007032:	617b      	str	r3, [r7, #20]
                         FSMC_BWTR1_BUSTURN | FSMC_BWTR1_ACCMOD));

    tmpr |= (uint32_t)(Timing->AddressSetupTime                  |\
 8007034:	68bb      	ldr	r3, [r7, #8]
 8007036:	681a      	ldr	r2, [r3, #0]
                      ((Timing->AddressHoldTime) << 4U)          |\
 8007038:	68bb      	ldr	r3, [r7, #8]
 800703a:	685b      	ldr	r3, [r3, #4]
 800703c:	011b      	lsls	r3, r3, #4
    tmpr |= (uint32_t)(Timing->AddressSetupTime                  |\
 800703e:	431a      	orrs	r2, r3
                      ((Timing->DataSetupTime) << 8U)            |\
 8007040:	68bb      	ldr	r3, [r7, #8]
 8007042:	689b      	ldr	r3, [r3, #8]
 8007044:	021b      	lsls	r3, r3, #8
                      ((Timing->AddressHoldTime) << 4U)          |\
 8007046:	431a      	orrs	r2, r3
                      ((Timing->BusTurnAroundDuration) << 16U)   |\
 8007048:	68bb      	ldr	r3, [r7, #8]
 800704a:	68db      	ldr	r3, [r3, #12]
 800704c:	041b      	lsls	r3, r3, #16
                      ((Timing->DataSetupTime) << 8U)            |\
 800704e:	431a      	orrs	r2, r3
                      (Timing->AccessMode));
 8007050:	68bb      	ldr	r3, [r7, #8]
 8007052:	699b      	ldr	r3, [r3, #24]
                      ((Timing->BusTurnAroundDuration) << 16U)   |\
 8007054:	4313      	orrs	r3, r2
    tmpr |= (uint32_t)(Timing->AddressSetupTime                  |\
 8007056:	697a      	ldr	r2, [r7, #20]
 8007058:	4313      	orrs	r3, r2
 800705a:	617b      	str	r3, [r7, #20]
    
    Device->BWTR[Bank] = tmpr;
 800705c:	68fb      	ldr	r3, [r7, #12]
 800705e:	687a      	ldr	r2, [r7, #4]
 8007060:	6979      	ldr	r1, [r7, #20]
 8007062:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
 8007066:	e005      	b.n	8007074 <FSMC_NORSRAM_Extended_Timing_Init+0x6c>
  }
  else                                        
  {
    Device->BWTR[Bank] = 0x0FFFFFFFU;
 8007068:	68fb      	ldr	r3, [r7, #12]
 800706a:	687a      	ldr	r2, [r7, #4]
 800706c:	f06f 4170 	mvn.w	r1, #4026531840	; 0xf0000000
 8007070:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  }   
  
  return HAL_OK;  
 8007074:	2300      	movs	r3, #0
}
 8007076:	4618      	mov	r0, r3
 8007078:	371c      	adds	r7, #28
 800707a:	46bd      	mov	sp, r7
 800707c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007080:	4770      	bx	lr
 8007082:	bf00      	nop
 8007084:	cff00000 	.word	0xcff00000

08007088 <__errno>:
 8007088:	4b01      	ldr	r3, [pc, #4]	; (8007090 <__errno+0x8>)
 800708a:	6818      	ldr	r0, [r3, #0]
 800708c:	4770      	bx	lr
 800708e:	bf00      	nop
 8007090:	200003b0 	.word	0x200003b0

08007094 <__libc_init_array>:
 8007094:	b570      	push	{r4, r5, r6, lr}
 8007096:	4d0d      	ldr	r5, [pc, #52]	; (80070cc <__libc_init_array+0x38>)
 8007098:	4c0d      	ldr	r4, [pc, #52]	; (80070d0 <__libc_init_array+0x3c>)
 800709a:	1b64      	subs	r4, r4, r5
 800709c:	10a4      	asrs	r4, r4, #2
 800709e:	2600      	movs	r6, #0
 80070a0:	42a6      	cmp	r6, r4
 80070a2:	d109      	bne.n	80070b8 <__libc_init_array+0x24>
 80070a4:	4d0b      	ldr	r5, [pc, #44]	; (80070d4 <__libc_init_array+0x40>)
 80070a6:	4c0c      	ldr	r4, [pc, #48]	; (80070d8 <__libc_init_array+0x44>)
 80070a8:	f000 fc4e 	bl	8007948 <_init>
 80070ac:	1b64      	subs	r4, r4, r5
 80070ae:	10a4      	asrs	r4, r4, #2
 80070b0:	2600      	movs	r6, #0
 80070b2:	42a6      	cmp	r6, r4
 80070b4:	d105      	bne.n	80070c2 <__libc_init_array+0x2e>
 80070b6:	bd70      	pop	{r4, r5, r6, pc}
 80070b8:	f855 3b04 	ldr.w	r3, [r5], #4
 80070bc:	4798      	blx	r3
 80070be:	3601      	adds	r6, #1
 80070c0:	e7ee      	b.n	80070a0 <__libc_init_array+0xc>
 80070c2:	f855 3b04 	ldr.w	r3, [r5], #4
 80070c6:	4798      	blx	r3
 80070c8:	3601      	adds	r6, #1
 80070ca:	e7f2      	b.n	80070b2 <__libc_init_array+0x1e>
 80070cc:	0800a994 	.word	0x0800a994
 80070d0:	0800a994 	.word	0x0800a994
 80070d4:	0800a994 	.word	0x0800a994
 80070d8:	0800a998 	.word	0x0800a998

080070dc <memset>:
 80070dc:	4402      	add	r2, r0
 80070de:	4603      	mov	r3, r0
 80070e0:	4293      	cmp	r3, r2
 80070e2:	d100      	bne.n	80070e6 <memset+0xa>
 80070e4:	4770      	bx	lr
 80070e6:	f803 1b01 	strb.w	r1, [r3], #1
 80070ea:	e7f9      	b.n	80070e0 <memset+0x4>

080070ec <siprintf>:
 80070ec:	b40e      	push	{r1, r2, r3}
 80070ee:	b500      	push	{lr}
 80070f0:	b09c      	sub	sp, #112	; 0x70
 80070f2:	ab1d      	add	r3, sp, #116	; 0x74
 80070f4:	9002      	str	r0, [sp, #8]
 80070f6:	9006      	str	r0, [sp, #24]
 80070f8:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 80070fc:	4809      	ldr	r0, [pc, #36]	; (8007124 <siprintf+0x38>)
 80070fe:	9107      	str	r1, [sp, #28]
 8007100:	9104      	str	r1, [sp, #16]
 8007102:	4909      	ldr	r1, [pc, #36]	; (8007128 <siprintf+0x3c>)
 8007104:	f853 2b04 	ldr.w	r2, [r3], #4
 8007108:	9105      	str	r1, [sp, #20]
 800710a:	6800      	ldr	r0, [r0, #0]
 800710c:	9301      	str	r3, [sp, #4]
 800710e:	a902      	add	r1, sp, #8
 8007110:	f000 f868 	bl	80071e4 <_svfiprintf_r>
 8007114:	9b02      	ldr	r3, [sp, #8]
 8007116:	2200      	movs	r2, #0
 8007118:	701a      	strb	r2, [r3, #0]
 800711a:	b01c      	add	sp, #112	; 0x70
 800711c:	f85d eb04 	ldr.w	lr, [sp], #4
 8007120:	b003      	add	sp, #12
 8007122:	4770      	bx	lr
 8007124:	200003b0 	.word	0x200003b0
 8007128:	ffff0208 	.word	0xffff0208

0800712c <__ssputs_r>:
 800712c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007130:	688e      	ldr	r6, [r1, #8]
 8007132:	429e      	cmp	r6, r3
 8007134:	4682      	mov	sl, r0
 8007136:	460c      	mov	r4, r1
 8007138:	4690      	mov	r8, r2
 800713a:	461f      	mov	r7, r3
 800713c:	d838      	bhi.n	80071b0 <__ssputs_r+0x84>
 800713e:	898a      	ldrh	r2, [r1, #12]
 8007140:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8007144:	d032      	beq.n	80071ac <__ssputs_r+0x80>
 8007146:	6825      	ldr	r5, [r4, #0]
 8007148:	6909      	ldr	r1, [r1, #16]
 800714a:	eba5 0901 	sub.w	r9, r5, r1
 800714e:	6965      	ldr	r5, [r4, #20]
 8007150:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8007154:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8007158:	3301      	adds	r3, #1
 800715a:	444b      	add	r3, r9
 800715c:	106d      	asrs	r5, r5, #1
 800715e:	429d      	cmp	r5, r3
 8007160:	bf38      	it	cc
 8007162:	461d      	movcc	r5, r3
 8007164:	0553      	lsls	r3, r2, #21
 8007166:	d531      	bpl.n	80071cc <__ssputs_r+0xa0>
 8007168:	4629      	mov	r1, r5
 800716a:	f000 fb47 	bl	80077fc <_malloc_r>
 800716e:	4606      	mov	r6, r0
 8007170:	b950      	cbnz	r0, 8007188 <__ssputs_r+0x5c>
 8007172:	230c      	movs	r3, #12
 8007174:	f8ca 3000 	str.w	r3, [sl]
 8007178:	89a3      	ldrh	r3, [r4, #12]
 800717a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800717e:	81a3      	strh	r3, [r4, #12]
 8007180:	f04f 30ff 	mov.w	r0, #4294967295
 8007184:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007188:	6921      	ldr	r1, [r4, #16]
 800718a:	464a      	mov	r2, r9
 800718c:	f000 fabe 	bl	800770c <memcpy>
 8007190:	89a3      	ldrh	r3, [r4, #12]
 8007192:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8007196:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800719a:	81a3      	strh	r3, [r4, #12]
 800719c:	6126      	str	r6, [r4, #16]
 800719e:	6165      	str	r5, [r4, #20]
 80071a0:	444e      	add	r6, r9
 80071a2:	eba5 0509 	sub.w	r5, r5, r9
 80071a6:	6026      	str	r6, [r4, #0]
 80071a8:	60a5      	str	r5, [r4, #8]
 80071aa:	463e      	mov	r6, r7
 80071ac:	42be      	cmp	r6, r7
 80071ae:	d900      	bls.n	80071b2 <__ssputs_r+0x86>
 80071b0:	463e      	mov	r6, r7
 80071b2:	4632      	mov	r2, r6
 80071b4:	6820      	ldr	r0, [r4, #0]
 80071b6:	4641      	mov	r1, r8
 80071b8:	f000 fab6 	bl	8007728 <memmove>
 80071bc:	68a3      	ldr	r3, [r4, #8]
 80071be:	6822      	ldr	r2, [r4, #0]
 80071c0:	1b9b      	subs	r3, r3, r6
 80071c2:	4432      	add	r2, r6
 80071c4:	60a3      	str	r3, [r4, #8]
 80071c6:	6022      	str	r2, [r4, #0]
 80071c8:	2000      	movs	r0, #0
 80071ca:	e7db      	b.n	8007184 <__ssputs_r+0x58>
 80071cc:	462a      	mov	r2, r5
 80071ce:	f000 fb6f 	bl	80078b0 <_realloc_r>
 80071d2:	4606      	mov	r6, r0
 80071d4:	2800      	cmp	r0, #0
 80071d6:	d1e1      	bne.n	800719c <__ssputs_r+0x70>
 80071d8:	6921      	ldr	r1, [r4, #16]
 80071da:	4650      	mov	r0, sl
 80071dc:	f000 fabe 	bl	800775c <_free_r>
 80071e0:	e7c7      	b.n	8007172 <__ssputs_r+0x46>
	...

080071e4 <_svfiprintf_r>:
 80071e4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80071e8:	4698      	mov	r8, r3
 80071ea:	898b      	ldrh	r3, [r1, #12]
 80071ec:	061b      	lsls	r3, r3, #24
 80071ee:	b09d      	sub	sp, #116	; 0x74
 80071f0:	4607      	mov	r7, r0
 80071f2:	460d      	mov	r5, r1
 80071f4:	4614      	mov	r4, r2
 80071f6:	d50e      	bpl.n	8007216 <_svfiprintf_r+0x32>
 80071f8:	690b      	ldr	r3, [r1, #16]
 80071fa:	b963      	cbnz	r3, 8007216 <_svfiprintf_r+0x32>
 80071fc:	2140      	movs	r1, #64	; 0x40
 80071fe:	f000 fafd 	bl	80077fc <_malloc_r>
 8007202:	6028      	str	r0, [r5, #0]
 8007204:	6128      	str	r0, [r5, #16]
 8007206:	b920      	cbnz	r0, 8007212 <_svfiprintf_r+0x2e>
 8007208:	230c      	movs	r3, #12
 800720a:	603b      	str	r3, [r7, #0]
 800720c:	f04f 30ff 	mov.w	r0, #4294967295
 8007210:	e0d1      	b.n	80073b6 <_svfiprintf_r+0x1d2>
 8007212:	2340      	movs	r3, #64	; 0x40
 8007214:	616b      	str	r3, [r5, #20]
 8007216:	2300      	movs	r3, #0
 8007218:	9309      	str	r3, [sp, #36]	; 0x24
 800721a:	2320      	movs	r3, #32
 800721c:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8007220:	f8cd 800c 	str.w	r8, [sp, #12]
 8007224:	2330      	movs	r3, #48	; 0x30
 8007226:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 80073d0 <_svfiprintf_r+0x1ec>
 800722a:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800722e:	f04f 0901 	mov.w	r9, #1
 8007232:	4623      	mov	r3, r4
 8007234:	469a      	mov	sl, r3
 8007236:	f813 2b01 	ldrb.w	r2, [r3], #1
 800723a:	b10a      	cbz	r2, 8007240 <_svfiprintf_r+0x5c>
 800723c:	2a25      	cmp	r2, #37	; 0x25
 800723e:	d1f9      	bne.n	8007234 <_svfiprintf_r+0x50>
 8007240:	ebba 0b04 	subs.w	fp, sl, r4
 8007244:	d00b      	beq.n	800725e <_svfiprintf_r+0x7a>
 8007246:	465b      	mov	r3, fp
 8007248:	4622      	mov	r2, r4
 800724a:	4629      	mov	r1, r5
 800724c:	4638      	mov	r0, r7
 800724e:	f7ff ff6d 	bl	800712c <__ssputs_r>
 8007252:	3001      	adds	r0, #1
 8007254:	f000 80aa 	beq.w	80073ac <_svfiprintf_r+0x1c8>
 8007258:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800725a:	445a      	add	r2, fp
 800725c:	9209      	str	r2, [sp, #36]	; 0x24
 800725e:	f89a 3000 	ldrb.w	r3, [sl]
 8007262:	2b00      	cmp	r3, #0
 8007264:	f000 80a2 	beq.w	80073ac <_svfiprintf_r+0x1c8>
 8007268:	2300      	movs	r3, #0
 800726a:	f04f 32ff 	mov.w	r2, #4294967295
 800726e:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8007272:	f10a 0a01 	add.w	sl, sl, #1
 8007276:	9304      	str	r3, [sp, #16]
 8007278:	9307      	str	r3, [sp, #28]
 800727a:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800727e:	931a      	str	r3, [sp, #104]	; 0x68
 8007280:	4654      	mov	r4, sl
 8007282:	2205      	movs	r2, #5
 8007284:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007288:	4851      	ldr	r0, [pc, #324]	; (80073d0 <_svfiprintf_r+0x1ec>)
 800728a:	f7f8 ffa9 	bl	80001e0 <memchr>
 800728e:	9a04      	ldr	r2, [sp, #16]
 8007290:	b9d8      	cbnz	r0, 80072ca <_svfiprintf_r+0xe6>
 8007292:	06d0      	lsls	r0, r2, #27
 8007294:	bf44      	itt	mi
 8007296:	2320      	movmi	r3, #32
 8007298:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800729c:	0711      	lsls	r1, r2, #28
 800729e:	bf44      	itt	mi
 80072a0:	232b      	movmi	r3, #43	; 0x2b
 80072a2:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80072a6:	f89a 3000 	ldrb.w	r3, [sl]
 80072aa:	2b2a      	cmp	r3, #42	; 0x2a
 80072ac:	d015      	beq.n	80072da <_svfiprintf_r+0xf6>
 80072ae:	9a07      	ldr	r2, [sp, #28]
 80072b0:	4654      	mov	r4, sl
 80072b2:	2000      	movs	r0, #0
 80072b4:	f04f 0c0a 	mov.w	ip, #10
 80072b8:	4621      	mov	r1, r4
 80072ba:	f811 3b01 	ldrb.w	r3, [r1], #1
 80072be:	3b30      	subs	r3, #48	; 0x30
 80072c0:	2b09      	cmp	r3, #9
 80072c2:	d94e      	bls.n	8007362 <_svfiprintf_r+0x17e>
 80072c4:	b1b0      	cbz	r0, 80072f4 <_svfiprintf_r+0x110>
 80072c6:	9207      	str	r2, [sp, #28]
 80072c8:	e014      	b.n	80072f4 <_svfiprintf_r+0x110>
 80072ca:	eba0 0308 	sub.w	r3, r0, r8
 80072ce:	fa09 f303 	lsl.w	r3, r9, r3
 80072d2:	4313      	orrs	r3, r2
 80072d4:	9304      	str	r3, [sp, #16]
 80072d6:	46a2      	mov	sl, r4
 80072d8:	e7d2      	b.n	8007280 <_svfiprintf_r+0x9c>
 80072da:	9b03      	ldr	r3, [sp, #12]
 80072dc:	1d19      	adds	r1, r3, #4
 80072de:	681b      	ldr	r3, [r3, #0]
 80072e0:	9103      	str	r1, [sp, #12]
 80072e2:	2b00      	cmp	r3, #0
 80072e4:	bfbb      	ittet	lt
 80072e6:	425b      	neglt	r3, r3
 80072e8:	f042 0202 	orrlt.w	r2, r2, #2
 80072ec:	9307      	strge	r3, [sp, #28]
 80072ee:	9307      	strlt	r3, [sp, #28]
 80072f0:	bfb8      	it	lt
 80072f2:	9204      	strlt	r2, [sp, #16]
 80072f4:	7823      	ldrb	r3, [r4, #0]
 80072f6:	2b2e      	cmp	r3, #46	; 0x2e
 80072f8:	d10c      	bne.n	8007314 <_svfiprintf_r+0x130>
 80072fa:	7863      	ldrb	r3, [r4, #1]
 80072fc:	2b2a      	cmp	r3, #42	; 0x2a
 80072fe:	d135      	bne.n	800736c <_svfiprintf_r+0x188>
 8007300:	9b03      	ldr	r3, [sp, #12]
 8007302:	1d1a      	adds	r2, r3, #4
 8007304:	681b      	ldr	r3, [r3, #0]
 8007306:	9203      	str	r2, [sp, #12]
 8007308:	2b00      	cmp	r3, #0
 800730a:	bfb8      	it	lt
 800730c:	f04f 33ff 	movlt.w	r3, #4294967295
 8007310:	3402      	adds	r4, #2
 8007312:	9305      	str	r3, [sp, #20]
 8007314:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 80073e0 <_svfiprintf_r+0x1fc>
 8007318:	7821      	ldrb	r1, [r4, #0]
 800731a:	2203      	movs	r2, #3
 800731c:	4650      	mov	r0, sl
 800731e:	f7f8 ff5f 	bl	80001e0 <memchr>
 8007322:	b140      	cbz	r0, 8007336 <_svfiprintf_r+0x152>
 8007324:	2340      	movs	r3, #64	; 0x40
 8007326:	eba0 000a 	sub.w	r0, r0, sl
 800732a:	fa03 f000 	lsl.w	r0, r3, r0
 800732e:	9b04      	ldr	r3, [sp, #16]
 8007330:	4303      	orrs	r3, r0
 8007332:	3401      	adds	r4, #1
 8007334:	9304      	str	r3, [sp, #16]
 8007336:	f814 1b01 	ldrb.w	r1, [r4], #1
 800733a:	4826      	ldr	r0, [pc, #152]	; (80073d4 <_svfiprintf_r+0x1f0>)
 800733c:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8007340:	2206      	movs	r2, #6
 8007342:	f7f8 ff4d 	bl	80001e0 <memchr>
 8007346:	2800      	cmp	r0, #0
 8007348:	d038      	beq.n	80073bc <_svfiprintf_r+0x1d8>
 800734a:	4b23      	ldr	r3, [pc, #140]	; (80073d8 <_svfiprintf_r+0x1f4>)
 800734c:	bb1b      	cbnz	r3, 8007396 <_svfiprintf_r+0x1b2>
 800734e:	9b03      	ldr	r3, [sp, #12]
 8007350:	3307      	adds	r3, #7
 8007352:	f023 0307 	bic.w	r3, r3, #7
 8007356:	3308      	adds	r3, #8
 8007358:	9303      	str	r3, [sp, #12]
 800735a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800735c:	4433      	add	r3, r6
 800735e:	9309      	str	r3, [sp, #36]	; 0x24
 8007360:	e767      	b.n	8007232 <_svfiprintf_r+0x4e>
 8007362:	fb0c 3202 	mla	r2, ip, r2, r3
 8007366:	460c      	mov	r4, r1
 8007368:	2001      	movs	r0, #1
 800736a:	e7a5      	b.n	80072b8 <_svfiprintf_r+0xd4>
 800736c:	2300      	movs	r3, #0
 800736e:	3401      	adds	r4, #1
 8007370:	9305      	str	r3, [sp, #20]
 8007372:	4619      	mov	r1, r3
 8007374:	f04f 0c0a 	mov.w	ip, #10
 8007378:	4620      	mov	r0, r4
 800737a:	f810 2b01 	ldrb.w	r2, [r0], #1
 800737e:	3a30      	subs	r2, #48	; 0x30
 8007380:	2a09      	cmp	r2, #9
 8007382:	d903      	bls.n	800738c <_svfiprintf_r+0x1a8>
 8007384:	2b00      	cmp	r3, #0
 8007386:	d0c5      	beq.n	8007314 <_svfiprintf_r+0x130>
 8007388:	9105      	str	r1, [sp, #20]
 800738a:	e7c3      	b.n	8007314 <_svfiprintf_r+0x130>
 800738c:	fb0c 2101 	mla	r1, ip, r1, r2
 8007390:	4604      	mov	r4, r0
 8007392:	2301      	movs	r3, #1
 8007394:	e7f0      	b.n	8007378 <_svfiprintf_r+0x194>
 8007396:	ab03      	add	r3, sp, #12
 8007398:	9300      	str	r3, [sp, #0]
 800739a:	462a      	mov	r2, r5
 800739c:	4b0f      	ldr	r3, [pc, #60]	; (80073dc <_svfiprintf_r+0x1f8>)
 800739e:	a904      	add	r1, sp, #16
 80073a0:	4638      	mov	r0, r7
 80073a2:	f3af 8000 	nop.w
 80073a6:	1c42      	adds	r2, r0, #1
 80073a8:	4606      	mov	r6, r0
 80073aa:	d1d6      	bne.n	800735a <_svfiprintf_r+0x176>
 80073ac:	89ab      	ldrh	r3, [r5, #12]
 80073ae:	065b      	lsls	r3, r3, #25
 80073b0:	f53f af2c 	bmi.w	800720c <_svfiprintf_r+0x28>
 80073b4:	9809      	ldr	r0, [sp, #36]	; 0x24
 80073b6:	b01d      	add	sp, #116	; 0x74
 80073b8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80073bc:	ab03      	add	r3, sp, #12
 80073be:	9300      	str	r3, [sp, #0]
 80073c0:	462a      	mov	r2, r5
 80073c2:	4b06      	ldr	r3, [pc, #24]	; (80073dc <_svfiprintf_r+0x1f8>)
 80073c4:	a904      	add	r1, sp, #16
 80073c6:	4638      	mov	r0, r7
 80073c8:	f000 f87a 	bl	80074c0 <_printf_i>
 80073cc:	e7eb      	b.n	80073a6 <_svfiprintf_r+0x1c2>
 80073ce:	bf00      	nop
 80073d0:	0800a958 	.word	0x0800a958
 80073d4:	0800a962 	.word	0x0800a962
 80073d8:	00000000 	.word	0x00000000
 80073dc:	0800712d 	.word	0x0800712d
 80073e0:	0800a95e 	.word	0x0800a95e

080073e4 <_printf_common>:
 80073e4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80073e8:	4616      	mov	r6, r2
 80073ea:	4699      	mov	r9, r3
 80073ec:	688a      	ldr	r2, [r1, #8]
 80073ee:	690b      	ldr	r3, [r1, #16]
 80073f0:	f8dd 8020 	ldr.w	r8, [sp, #32]
 80073f4:	4293      	cmp	r3, r2
 80073f6:	bfb8      	it	lt
 80073f8:	4613      	movlt	r3, r2
 80073fa:	6033      	str	r3, [r6, #0]
 80073fc:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8007400:	4607      	mov	r7, r0
 8007402:	460c      	mov	r4, r1
 8007404:	b10a      	cbz	r2, 800740a <_printf_common+0x26>
 8007406:	3301      	adds	r3, #1
 8007408:	6033      	str	r3, [r6, #0]
 800740a:	6823      	ldr	r3, [r4, #0]
 800740c:	0699      	lsls	r1, r3, #26
 800740e:	bf42      	ittt	mi
 8007410:	6833      	ldrmi	r3, [r6, #0]
 8007412:	3302      	addmi	r3, #2
 8007414:	6033      	strmi	r3, [r6, #0]
 8007416:	6825      	ldr	r5, [r4, #0]
 8007418:	f015 0506 	ands.w	r5, r5, #6
 800741c:	d106      	bne.n	800742c <_printf_common+0x48>
 800741e:	f104 0a19 	add.w	sl, r4, #25
 8007422:	68e3      	ldr	r3, [r4, #12]
 8007424:	6832      	ldr	r2, [r6, #0]
 8007426:	1a9b      	subs	r3, r3, r2
 8007428:	42ab      	cmp	r3, r5
 800742a:	dc26      	bgt.n	800747a <_printf_common+0x96>
 800742c:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8007430:	1e13      	subs	r3, r2, #0
 8007432:	6822      	ldr	r2, [r4, #0]
 8007434:	bf18      	it	ne
 8007436:	2301      	movne	r3, #1
 8007438:	0692      	lsls	r2, r2, #26
 800743a:	d42b      	bmi.n	8007494 <_printf_common+0xb0>
 800743c:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8007440:	4649      	mov	r1, r9
 8007442:	4638      	mov	r0, r7
 8007444:	47c0      	blx	r8
 8007446:	3001      	adds	r0, #1
 8007448:	d01e      	beq.n	8007488 <_printf_common+0xa4>
 800744a:	6823      	ldr	r3, [r4, #0]
 800744c:	68e5      	ldr	r5, [r4, #12]
 800744e:	6832      	ldr	r2, [r6, #0]
 8007450:	f003 0306 	and.w	r3, r3, #6
 8007454:	2b04      	cmp	r3, #4
 8007456:	bf08      	it	eq
 8007458:	1aad      	subeq	r5, r5, r2
 800745a:	68a3      	ldr	r3, [r4, #8]
 800745c:	6922      	ldr	r2, [r4, #16]
 800745e:	bf0c      	ite	eq
 8007460:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8007464:	2500      	movne	r5, #0
 8007466:	4293      	cmp	r3, r2
 8007468:	bfc4      	itt	gt
 800746a:	1a9b      	subgt	r3, r3, r2
 800746c:	18ed      	addgt	r5, r5, r3
 800746e:	2600      	movs	r6, #0
 8007470:	341a      	adds	r4, #26
 8007472:	42b5      	cmp	r5, r6
 8007474:	d11a      	bne.n	80074ac <_printf_common+0xc8>
 8007476:	2000      	movs	r0, #0
 8007478:	e008      	b.n	800748c <_printf_common+0xa8>
 800747a:	2301      	movs	r3, #1
 800747c:	4652      	mov	r2, sl
 800747e:	4649      	mov	r1, r9
 8007480:	4638      	mov	r0, r7
 8007482:	47c0      	blx	r8
 8007484:	3001      	adds	r0, #1
 8007486:	d103      	bne.n	8007490 <_printf_common+0xac>
 8007488:	f04f 30ff 	mov.w	r0, #4294967295
 800748c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007490:	3501      	adds	r5, #1
 8007492:	e7c6      	b.n	8007422 <_printf_common+0x3e>
 8007494:	18e1      	adds	r1, r4, r3
 8007496:	1c5a      	adds	r2, r3, #1
 8007498:	2030      	movs	r0, #48	; 0x30
 800749a:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800749e:	4422      	add	r2, r4
 80074a0:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 80074a4:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 80074a8:	3302      	adds	r3, #2
 80074aa:	e7c7      	b.n	800743c <_printf_common+0x58>
 80074ac:	2301      	movs	r3, #1
 80074ae:	4622      	mov	r2, r4
 80074b0:	4649      	mov	r1, r9
 80074b2:	4638      	mov	r0, r7
 80074b4:	47c0      	blx	r8
 80074b6:	3001      	adds	r0, #1
 80074b8:	d0e6      	beq.n	8007488 <_printf_common+0xa4>
 80074ba:	3601      	adds	r6, #1
 80074bc:	e7d9      	b.n	8007472 <_printf_common+0x8e>
	...

080074c0 <_printf_i>:
 80074c0:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80074c4:	460c      	mov	r4, r1
 80074c6:	4691      	mov	r9, r2
 80074c8:	7e27      	ldrb	r7, [r4, #24]
 80074ca:	990c      	ldr	r1, [sp, #48]	; 0x30
 80074cc:	2f78      	cmp	r7, #120	; 0x78
 80074ce:	4680      	mov	r8, r0
 80074d0:	469a      	mov	sl, r3
 80074d2:	f104 0243 	add.w	r2, r4, #67	; 0x43
 80074d6:	d807      	bhi.n	80074e8 <_printf_i+0x28>
 80074d8:	2f62      	cmp	r7, #98	; 0x62
 80074da:	d80a      	bhi.n	80074f2 <_printf_i+0x32>
 80074dc:	2f00      	cmp	r7, #0
 80074de:	f000 80d8 	beq.w	8007692 <_printf_i+0x1d2>
 80074e2:	2f58      	cmp	r7, #88	; 0x58
 80074e4:	f000 80a3 	beq.w	800762e <_printf_i+0x16e>
 80074e8:	f104 0642 	add.w	r6, r4, #66	; 0x42
 80074ec:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 80074f0:	e03a      	b.n	8007568 <_printf_i+0xa8>
 80074f2:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 80074f6:	2b15      	cmp	r3, #21
 80074f8:	d8f6      	bhi.n	80074e8 <_printf_i+0x28>
 80074fa:	a001      	add	r0, pc, #4	; (adr r0, 8007500 <_printf_i+0x40>)
 80074fc:	f850 f023 	ldr.w	pc, [r0, r3, lsl #2]
 8007500:	08007559 	.word	0x08007559
 8007504:	0800756d 	.word	0x0800756d
 8007508:	080074e9 	.word	0x080074e9
 800750c:	080074e9 	.word	0x080074e9
 8007510:	080074e9 	.word	0x080074e9
 8007514:	080074e9 	.word	0x080074e9
 8007518:	0800756d 	.word	0x0800756d
 800751c:	080074e9 	.word	0x080074e9
 8007520:	080074e9 	.word	0x080074e9
 8007524:	080074e9 	.word	0x080074e9
 8007528:	080074e9 	.word	0x080074e9
 800752c:	08007679 	.word	0x08007679
 8007530:	0800759d 	.word	0x0800759d
 8007534:	0800765b 	.word	0x0800765b
 8007538:	080074e9 	.word	0x080074e9
 800753c:	080074e9 	.word	0x080074e9
 8007540:	0800769b 	.word	0x0800769b
 8007544:	080074e9 	.word	0x080074e9
 8007548:	0800759d 	.word	0x0800759d
 800754c:	080074e9 	.word	0x080074e9
 8007550:	080074e9 	.word	0x080074e9
 8007554:	08007663 	.word	0x08007663
 8007558:	680b      	ldr	r3, [r1, #0]
 800755a:	1d1a      	adds	r2, r3, #4
 800755c:	681b      	ldr	r3, [r3, #0]
 800755e:	600a      	str	r2, [r1, #0]
 8007560:	f104 0642 	add.w	r6, r4, #66	; 0x42
 8007564:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8007568:	2301      	movs	r3, #1
 800756a:	e0a3      	b.n	80076b4 <_printf_i+0x1f4>
 800756c:	6825      	ldr	r5, [r4, #0]
 800756e:	6808      	ldr	r0, [r1, #0]
 8007570:	062e      	lsls	r6, r5, #24
 8007572:	f100 0304 	add.w	r3, r0, #4
 8007576:	d50a      	bpl.n	800758e <_printf_i+0xce>
 8007578:	6805      	ldr	r5, [r0, #0]
 800757a:	600b      	str	r3, [r1, #0]
 800757c:	2d00      	cmp	r5, #0
 800757e:	da03      	bge.n	8007588 <_printf_i+0xc8>
 8007580:	232d      	movs	r3, #45	; 0x2d
 8007582:	426d      	negs	r5, r5
 8007584:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8007588:	485e      	ldr	r0, [pc, #376]	; (8007704 <_printf_i+0x244>)
 800758a:	230a      	movs	r3, #10
 800758c:	e019      	b.n	80075c2 <_printf_i+0x102>
 800758e:	f015 0f40 	tst.w	r5, #64	; 0x40
 8007592:	6805      	ldr	r5, [r0, #0]
 8007594:	600b      	str	r3, [r1, #0]
 8007596:	bf18      	it	ne
 8007598:	b22d      	sxthne	r5, r5
 800759a:	e7ef      	b.n	800757c <_printf_i+0xbc>
 800759c:	680b      	ldr	r3, [r1, #0]
 800759e:	6825      	ldr	r5, [r4, #0]
 80075a0:	1d18      	adds	r0, r3, #4
 80075a2:	6008      	str	r0, [r1, #0]
 80075a4:	0628      	lsls	r0, r5, #24
 80075a6:	d501      	bpl.n	80075ac <_printf_i+0xec>
 80075a8:	681d      	ldr	r5, [r3, #0]
 80075aa:	e002      	b.n	80075b2 <_printf_i+0xf2>
 80075ac:	0669      	lsls	r1, r5, #25
 80075ae:	d5fb      	bpl.n	80075a8 <_printf_i+0xe8>
 80075b0:	881d      	ldrh	r5, [r3, #0]
 80075b2:	4854      	ldr	r0, [pc, #336]	; (8007704 <_printf_i+0x244>)
 80075b4:	2f6f      	cmp	r7, #111	; 0x6f
 80075b6:	bf0c      	ite	eq
 80075b8:	2308      	moveq	r3, #8
 80075ba:	230a      	movne	r3, #10
 80075bc:	2100      	movs	r1, #0
 80075be:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 80075c2:	6866      	ldr	r6, [r4, #4]
 80075c4:	60a6      	str	r6, [r4, #8]
 80075c6:	2e00      	cmp	r6, #0
 80075c8:	bfa2      	ittt	ge
 80075ca:	6821      	ldrge	r1, [r4, #0]
 80075cc:	f021 0104 	bicge.w	r1, r1, #4
 80075d0:	6021      	strge	r1, [r4, #0]
 80075d2:	b90d      	cbnz	r5, 80075d8 <_printf_i+0x118>
 80075d4:	2e00      	cmp	r6, #0
 80075d6:	d04d      	beq.n	8007674 <_printf_i+0x1b4>
 80075d8:	4616      	mov	r6, r2
 80075da:	fbb5 f1f3 	udiv	r1, r5, r3
 80075de:	fb03 5711 	mls	r7, r3, r1, r5
 80075e2:	5dc7      	ldrb	r7, [r0, r7]
 80075e4:	f806 7d01 	strb.w	r7, [r6, #-1]!
 80075e8:	462f      	mov	r7, r5
 80075ea:	42bb      	cmp	r3, r7
 80075ec:	460d      	mov	r5, r1
 80075ee:	d9f4      	bls.n	80075da <_printf_i+0x11a>
 80075f0:	2b08      	cmp	r3, #8
 80075f2:	d10b      	bne.n	800760c <_printf_i+0x14c>
 80075f4:	6823      	ldr	r3, [r4, #0]
 80075f6:	07df      	lsls	r7, r3, #31
 80075f8:	d508      	bpl.n	800760c <_printf_i+0x14c>
 80075fa:	6923      	ldr	r3, [r4, #16]
 80075fc:	6861      	ldr	r1, [r4, #4]
 80075fe:	4299      	cmp	r1, r3
 8007600:	bfde      	ittt	le
 8007602:	2330      	movle	r3, #48	; 0x30
 8007604:	f806 3c01 	strble.w	r3, [r6, #-1]
 8007608:	f106 36ff 	addle.w	r6, r6, #4294967295
 800760c:	1b92      	subs	r2, r2, r6
 800760e:	6122      	str	r2, [r4, #16]
 8007610:	f8cd a000 	str.w	sl, [sp]
 8007614:	464b      	mov	r3, r9
 8007616:	aa03      	add	r2, sp, #12
 8007618:	4621      	mov	r1, r4
 800761a:	4640      	mov	r0, r8
 800761c:	f7ff fee2 	bl	80073e4 <_printf_common>
 8007620:	3001      	adds	r0, #1
 8007622:	d14c      	bne.n	80076be <_printf_i+0x1fe>
 8007624:	f04f 30ff 	mov.w	r0, #4294967295
 8007628:	b004      	add	sp, #16
 800762a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800762e:	4835      	ldr	r0, [pc, #212]	; (8007704 <_printf_i+0x244>)
 8007630:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 8007634:	6823      	ldr	r3, [r4, #0]
 8007636:	680e      	ldr	r6, [r1, #0]
 8007638:	061f      	lsls	r7, r3, #24
 800763a:	f856 5b04 	ldr.w	r5, [r6], #4
 800763e:	600e      	str	r6, [r1, #0]
 8007640:	d514      	bpl.n	800766c <_printf_i+0x1ac>
 8007642:	07d9      	lsls	r1, r3, #31
 8007644:	bf44      	itt	mi
 8007646:	f043 0320 	orrmi.w	r3, r3, #32
 800764a:	6023      	strmi	r3, [r4, #0]
 800764c:	b91d      	cbnz	r5, 8007656 <_printf_i+0x196>
 800764e:	6823      	ldr	r3, [r4, #0]
 8007650:	f023 0320 	bic.w	r3, r3, #32
 8007654:	6023      	str	r3, [r4, #0]
 8007656:	2310      	movs	r3, #16
 8007658:	e7b0      	b.n	80075bc <_printf_i+0xfc>
 800765a:	6823      	ldr	r3, [r4, #0]
 800765c:	f043 0320 	orr.w	r3, r3, #32
 8007660:	6023      	str	r3, [r4, #0]
 8007662:	2378      	movs	r3, #120	; 0x78
 8007664:	4828      	ldr	r0, [pc, #160]	; (8007708 <_printf_i+0x248>)
 8007666:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 800766a:	e7e3      	b.n	8007634 <_printf_i+0x174>
 800766c:	065e      	lsls	r6, r3, #25
 800766e:	bf48      	it	mi
 8007670:	b2ad      	uxthmi	r5, r5
 8007672:	e7e6      	b.n	8007642 <_printf_i+0x182>
 8007674:	4616      	mov	r6, r2
 8007676:	e7bb      	b.n	80075f0 <_printf_i+0x130>
 8007678:	680b      	ldr	r3, [r1, #0]
 800767a:	6826      	ldr	r6, [r4, #0]
 800767c:	6960      	ldr	r0, [r4, #20]
 800767e:	1d1d      	adds	r5, r3, #4
 8007680:	600d      	str	r5, [r1, #0]
 8007682:	0635      	lsls	r5, r6, #24
 8007684:	681b      	ldr	r3, [r3, #0]
 8007686:	d501      	bpl.n	800768c <_printf_i+0x1cc>
 8007688:	6018      	str	r0, [r3, #0]
 800768a:	e002      	b.n	8007692 <_printf_i+0x1d2>
 800768c:	0671      	lsls	r1, r6, #25
 800768e:	d5fb      	bpl.n	8007688 <_printf_i+0x1c8>
 8007690:	8018      	strh	r0, [r3, #0]
 8007692:	2300      	movs	r3, #0
 8007694:	6123      	str	r3, [r4, #16]
 8007696:	4616      	mov	r6, r2
 8007698:	e7ba      	b.n	8007610 <_printf_i+0x150>
 800769a:	680b      	ldr	r3, [r1, #0]
 800769c:	1d1a      	adds	r2, r3, #4
 800769e:	600a      	str	r2, [r1, #0]
 80076a0:	681e      	ldr	r6, [r3, #0]
 80076a2:	6862      	ldr	r2, [r4, #4]
 80076a4:	2100      	movs	r1, #0
 80076a6:	4630      	mov	r0, r6
 80076a8:	f7f8 fd9a 	bl	80001e0 <memchr>
 80076ac:	b108      	cbz	r0, 80076b2 <_printf_i+0x1f2>
 80076ae:	1b80      	subs	r0, r0, r6
 80076b0:	6060      	str	r0, [r4, #4]
 80076b2:	6863      	ldr	r3, [r4, #4]
 80076b4:	6123      	str	r3, [r4, #16]
 80076b6:	2300      	movs	r3, #0
 80076b8:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80076bc:	e7a8      	b.n	8007610 <_printf_i+0x150>
 80076be:	6923      	ldr	r3, [r4, #16]
 80076c0:	4632      	mov	r2, r6
 80076c2:	4649      	mov	r1, r9
 80076c4:	4640      	mov	r0, r8
 80076c6:	47d0      	blx	sl
 80076c8:	3001      	adds	r0, #1
 80076ca:	d0ab      	beq.n	8007624 <_printf_i+0x164>
 80076cc:	6823      	ldr	r3, [r4, #0]
 80076ce:	079b      	lsls	r3, r3, #30
 80076d0:	d413      	bmi.n	80076fa <_printf_i+0x23a>
 80076d2:	68e0      	ldr	r0, [r4, #12]
 80076d4:	9b03      	ldr	r3, [sp, #12]
 80076d6:	4298      	cmp	r0, r3
 80076d8:	bfb8      	it	lt
 80076da:	4618      	movlt	r0, r3
 80076dc:	e7a4      	b.n	8007628 <_printf_i+0x168>
 80076de:	2301      	movs	r3, #1
 80076e0:	4632      	mov	r2, r6
 80076e2:	4649      	mov	r1, r9
 80076e4:	4640      	mov	r0, r8
 80076e6:	47d0      	blx	sl
 80076e8:	3001      	adds	r0, #1
 80076ea:	d09b      	beq.n	8007624 <_printf_i+0x164>
 80076ec:	3501      	adds	r5, #1
 80076ee:	68e3      	ldr	r3, [r4, #12]
 80076f0:	9903      	ldr	r1, [sp, #12]
 80076f2:	1a5b      	subs	r3, r3, r1
 80076f4:	42ab      	cmp	r3, r5
 80076f6:	dcf2      	bgt.n	80076de <_printf_i+0x21e>
 80076f8:	e7eb      	b.n	80076d2 <_printf_i+0x212>
 80076fa:	2500      	movs	r5, #0
 80076fc:	f104 0619 	add.w	r6, r4, #25
 8007700:	e7f5      	b.n	80076ee <_printf_i+0x22e>
 8007702:	bf00      	nop
 8007704:	0800a969 	.word	0x0800a969
 8007708:	0800a97a 	.word	0x0800a97a

0800770c <memcpy>:
 800770c:	440a      	add	r2, r1
 800770e:	4291      	cmp	r1, r2
 8007710:	f100 33ff 	add.w	r3, r0, #4294967295
 8007714:	d100      	bne.n	8007718 <memcpy+0xc>
 8007716:	4770      	bx	lr
 8007718:	b510      	push	{r4, lr}
 800771a:	f811 4b01 	ldrb.w	r4, [r1], #1
 800771e:	f803 4f01 	strb.w	r4, [r3, #1]!
 8007722:	4291      	cmp	r1, r2
 8007724:	d1f9      	bne.n	800771a <memcpy+0xe>
 8007726:	bd10      	pop	{r4, pc}

08007728 <memmove>:
 8007728:	4288      	cmp	r0, r1
 800772a:	b510      	push	{r4, lr}
 800772c:	eb01 0402 	add.w	r4, r1, r2
 8007730:	d902      	bls.n	8007738 <memmove+0x10>
 8007732:	4284      	cmp	r4, r0
 8007734:	4623      	mov	r3, r4
 8007736:	d807      	bhi.n	8007748 <memmove+0x20>
 8007738:	1e43      	subs	r3, r0, #1
 800773a:	42a1      	cmp	r1, r4
 800773c:	d008      	beq.n	8007750 <memmove+0x28>
 800773e:	f811 2b01 	ldrb.w	r2, [r1], #1
 8007742:	f803 2f01 	strb.w	r2, [r3, #1]!
 8007746:	e7f8      	b.n	800773a <memmove+0x12>
 8007748:	4402      	add	r2, r0
 800774a:	4601      	mov	r1, r0
 800774c:	428a      	cmp	r2, r1
 800774e:	d100      	bne.n	8007752 <memmove+0x2a>
 8007750:	bd10      	pop	{r4, pc}
 8007752:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8007756:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800775a:	e7f7      	b.n	800774c <memmove+0x24>

0800775c <_free_r>:
 800775c:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800775e:	2900      	cmp	r1, #0
 8007760:	d048      	beq.n	80077f4 <_free_r+0x98>
 8007762:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8007766:	9001      	str	r0, [sp, #4]
 8007768:	2b00      	cmp	r3, #0
 800776a:	f1a1 0404 	sub.w	r4, r1, #4
 800776e:	bfb8      	it	lt
 8007770:	18e4      	addlt	r4, r4, r3
 8007772:	f000 f8d3 	bl	800791c <__malloc_lock>
 8007776:	4a20      	ldr	r2, [pc, #128]	; (80077f8 <_free_r+0x9c>)
 8007778:	9801      	ldr	r0, [sp, #4]
 800777a:	6813      	ldr	r3, [r2, #0]
 800777c:	4615      	mov	r5, r2
 800777e:	b933      	cbnz	r3, 800778e <_free_r+0x32>
 8007780:	6063      	str	r3, [r4, #4]
 8007782:	6014      	str	r4, [r2, #0]
 8007784:	b003      	add	sp, #12
 8007786:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800778a:	f000 b8cd 	b.w	8007928 <__malloc_unlock>
 800778e:	42a3      	cmp	r3, r4
 8007790:	d90b      	bls.n	80077aa <_free_r+0x4e>
 8007792:	6821      	ldr	r1, [r4, #0]
 8007794:	1862      	adds	r2, r4, r1
 8007796:	4293      	cmp	r3, r2
 8007798:	bf04      	itt	eq
 800779a:	681a      	ldreq	r2, [r3, #0]
 800779c:	685b      	ldreq	r3, [r3, #4]
 800779e:	6063      	str	r3, [r4, #4]
 80077a0:	bf04      	itt	eq
 80077a2:	1852      	addeq	r2, r2, r1
 80077a4:	6022      	streq	r2, [r4, #0]
 80077a6:	602c      	str	r4, [r5, #0]
 80077a8:	e7ec      	b.n	8007784 <_free_r+0x28>
 80077aa:	461a      	mov	r2, r3
 80077ac:	685b      	ldr	r3, [r3, #4]
 80077ae:	b10b      	cbz	r3, 80077b4 <_free_r+0x58>
 80077b0:	42a3      	cmp	r3, r4
 80077b2:	d9fa      	bls.n	80077aa <_free_r+0x4e>
 80077b4:	6811      	ldr	r1, [r2, #0]
 80077b6:	1855      	adds	r5, r2, r1
 80077b8:	42a5      	cmp	r5, r4
 80077ba:	d10b      	bne.n	80077d4 <_free_r+0x78>
 80077bc:	6824      	ldr	r4, [r4, #0]
 80077be:	4421      	add	r1, r4
 80077c0:	1854      	adds	r4, r2, r1
 80077c2:	42a3      	cmp	r3, r4
 80077c4:	6011      	str	r1, [r2, #0]
 80077c6:	d1dd      	bne.n	8007784 <_free_r+0x28>
 80077c8:	681c      	ldr	r4, [r3, #0]
 80077ca:	685b      	ldr	r3, [r3, #4]
 80077cc:	6053      	str	r3, [r2, #4]
 80077ce:	4421      	add	r1, r4
 80077d0:	6011      	str	r1, [r2, #0]
 80077d2:	e7d7      	b.n	8007784 <_free_r+0x28>
 80077d4:	d902      	bls.n	80077dc <_free_r+0x80>
 80077d6:	230c      	movs	r3, #12
 80077d8:	6003      	str	r3, [r0, #0]
 80077da:	e7d3      	b.n	8007784 <_free_r+0x28>
 80077dc:	6825      	ldr	r5, [r4, #0]
 80077de:	1961      	adds	r1, r4, r5
 80077e0:	428b      	cmp	r3, r1
 80077e2:	bf04      	itt	eq
 80077e4:	6819      	ldreq	r1, [r3, #0]
 80077e6:	685b      	ldreq	r3, [r3, #4]
 80077e8:	6063      	str	r3, [r4, #4]
 80077ea:	bf04      	itt	eq
 80077ec:	1949      	addeq	r1, r1, r5
 80077ee:	6021      	streq	r1, [r4, #0]
 80077f0:	6054      	str	r4, [r2, #4]
 80077f2:	e7c7      	b.n	8007784 <_free_r+0x28>
 80077f4:	b003      	add	sp, #12
 80077f6:	bd30      	pop	{r4, r5, pc}
 80077f8:	20000490 	.word	0x20000490

080077fc <_malloc_r>:
 80077fc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80077fe:	1ccd      	adds	r5, r1, #3
 8007800:	f025 0503 	bic.w	r5, r5, #3
 8007804:	3508      	adds	r5, #8
 8007806:	2d0c      	cmp	r5, #12
 8007808:	bf38      	it	cc
 800780a:	250c      	movcc	r5, #12
 800780c:	2d00      	cmp	r5, #0
 800780e:	4606      	mov	r6, r0
 8007810:	db01      	blt.n	8007816 <_malloc_r+0x1a>
 8007812:	42a9      	cmp	r1, r5
 8007814:	d903      	bls.n	800781e <_malloc_r+0x22>
 8007816:	230c      	movs	r3, #12
 8007818:	6033      	str	r3, [r6, #0]
 800781a:	2000      	movs	r0, #0
 800781c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800781e:	f000 f87d 	bl	800791c <__malloc_lock>
 8007822:	4921      	ldr	r1, [pc, #132]	; (80078a8 <_malloc_r+0xac>)
 8007824:	680a      	ldr	r2, [r1, #0]
 8007826:	4614      	mov	r4, r2
 8007828:	b99c      	cbnz	r4, 8007852 <_malloc_r+0x56>
 800782a:	4f20      	ldr	r7, [pc, #128]	; (80078ac <_malloc_r+0xb0>)
 800782c:	683b      	ldr	r3, [r7, #0]
 800782e:	b923      	cbnz	r3, 800783a <_malloc_r+0x3e>
 8007830:	4621      	mov	r1, r4
 8007832:	4630      	mov	r0, r6
 8007834:	f000 f862 	bl	80078fc <_sbrk_r>
 8007838:	6038      	str	r0, [r7, #0]
 800783a:	4629      	mov	r1, r5
 800783c:	4630      	mov	r0, r6
 800783e:	f000 f85d 	bl	80078fc <_sbrk_r>
 8007842:	1c43      	adds	r3, r0, #1
 8007844:	d123      	bne.n	800788e <_malloc_r+0x92>
 8007846:	230c      	movs	r3, #12
 8007848:	6033      	str	r3, [r6, #0]
 800784a:	4630      	mov	r0, r6
 800784c:	f000 f86c 	bl	8007928 <__malloc_unlock>
 8007850:	e7e3      	b.n	800781a <_malloc_r+0x1e>
 8007852:	6823      	ldr	r3, [r4, #0]
 8007854:	1b5b      	subs	r3, r3, r5
 8007856:	d417      	bmi.n	8007888 <_malloc_r+0x8c>
 8007858:	2b0b      	cmp	r3, #11
 800785a:	d903      	bls.n	8007864 <_malloc_r+0x68>
 800785c:	6023      	str	r3, [r4, #0]
 800785e:	441c      	add	r4, r3
 8007860:	6025      	str	r5, [r4, #0]
 8007862:	e004      	b.n	800786e <_malloc_r+0x72>
 8007864:	6863      	ldr	r3, [r4, #4]
 8007866:	42a2      	cmp	r2, r4
 8007868:	bf0c      	ite	eq
 800786a:	600b      	streq	r3, [r1, #0]
 800786c:	6053      	strne	r3, [r2, #4]
 800786e:	4630      	mov	r0, r6
 8007870:	f000 f85a 	bl	8007928 <__malloc_unlock>
 8007874:	f104 000b 	add.w	r0, r4, #11
 8007878:	1d23      	adds	r3, r4, #4
 800787a:	f020 0007 	bic.w	r0, r0, #7
 800787e:	1ac2      	subs	r2, r0, r3
 8007880:	d0cc      	beq.n	800781c <_malloc_r+0x20>
 8007882:	1a1b      	subs	r3, r3, r0
 8007884:	50a3      	str	r3, [r4, r2]
 8007886:	e7c9      	b.n	800781c <_malloc_r+0x20>
 8007888:	4622      	mov	r2, r4
 800788a:	6864      	ldr	r4, [r4, #4]
 800788c:	e7cc      	b.n	8007828 <_malloc_r+0x2c>
 800788e:	1cc4      	adds	r4, r0, #3
 8007890:	f024 0403 	bic.w	r4, r4, #3
 8007894:	42a0      	cmp	r0, r4
 8007896:	d0e3      	beq.n	8007860 <_malloc_r+0x64>
 8007898:	1a21      	subs	r1, r4, r0
 800789a:	4630      	mov	r0, r6
 800789c:	f000 f82e 	bl	80078fc <_sbrk_r>
 80078a0:	3001      	adds	r0, #1
 80078a2:	d1dd      	bne.n	8007860 <_malloc_r+0x64>
 80078a4:	e7cf      	b.n	8007846 <_malloc_r+0x4a>
 80078a6:	bf00      	nop
 80078a8:	20000490 	.word	0x20000490
 80078ac:	20000494 	.word	0x20000494

080078b0 <_realloc_r>:
 80078b0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80078b2:	4607      	mov	r7, r0
 80078b4:	4614      	mov	r4, r2
 80078b6:	460e      	mov	r6, r1
 80078b8:	b921      	cbnz	r1, 80078c4 <_realloc_r+0x14>
 80078ba:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 80078be:	4611      	mov	r1, r2
 80078c0:	f7ff bf9c 	b.w	80077fc <_malloc_r>
 80078c4:	b922      	cbnz	r2, 80078d0 <_realloc_r+0x20>
 80078c6:	f7ff ff49 	bl	800775c <_free_r>
 80078ca:	4625      	mov	r5, r4
 80078cc:	4628      	mov	r0, r5
 80078ce:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80078d0:	f000 f830 	bl	8007934 <_malloc_usable_size_r>
 80078d4:	42a0      	cmp	r0, r4
 80078d6:	d20f      	bcs.n	80078f8 <_realloc_r+0x48>
 80078d8:	4621      	mov	r1, r4
 80078da:	4638      	mov	r0, r7
 80078dc:	f7ff ff8e 	bl	80077fc <_malloc_r>
 80078e0:	4605      	mov	r5, r0
 80078e2:	2800      	cmp	r0, #0
 80078e4:	d0f2      	beq.n	80078cc <_realloc_r+0x1c>
 80078e6:	4631      	mov	r1, r6
 80078e8:	4622      	mov	r2, r4
 80078ea:	f7ff ff0f 	bl	800770c <memcpy>
 80078ee:	4631      	mov	r1, r6
 80078f0:	4638      	mov	r0, r7
 80078f2:	f7ff ff33 	bl	800775c <_free_r>
 80078f6:	e7e9      	b.n	80078cc <_realloc_r+0x1c>
 80078f8:	4635      	mov	r5, r6
 80078fa:	e7e7      	b.n	80078cc <_realloc_r+0x1c>

080078fc <_sbrk_r>:
 80078fc:	b538      	push	{r3, r4, r5, lr}
 80078fe:	4d06      	ldr	r5, [pc, #24]	; (8007918 <_sbrk_r+0x1c>)
 8007900:	2300      	movs	r3, #0
 8007902:	4604      	mov	r4, r0
 8007904:	4608      	mov	r0, r1
 8007906:	602b      	str	r3, [r5, #0]
 8007908:	f7fa fd66 	bl	80023d8 <_sbrk>
 800790c:	1c43      	adds	r3, r0, #1
 800790e:	d102      	bne.n	8007916 <_sbrk_r+0x1a>
 8007910:	682b      	ldr	r3, [r5, #0]
 8007912:	b103      	cbz	r3, 8007916 <_sbrk_r+0x1a>
 8007914:	6023      	str	r3, [r4, #0]
 8007916:	bd38      	pop	{r3, r4, r5, pc}
 8007918:	20000f28 	.word	0x20000f28

0800791c <__malloc_lock>:
 800791c:	4801      	ldr	r0, [pc, #4]	; (8007924 <__malloc_lock+0x8>)
 800791e:	f000 b811 	b.w	8007944 <__retarget_lock_acquire_recursive>
 8007922:	bf00      	nop
 8007924:	20000f30 	.word	0x20000f30

08007928 <__malloc_unlock>:
 8007928:	4801      	ldr	r0, [pc, #4]	; (8007930 <__malloc_unlock+0x8>)
 800792a:	f000 b80c 	b.w	8007946 <__retarget_lock_release_recursive>
 800792e:	bf00      	nop
 8007930:	20000f30 	.word	0x20000f30

08007934 <_malloc_usable_size_r>:
 8007934:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8007938:	1f18      	subs	r0, r3, #4
 800793a:	2b00      	cmp	r3, #0
 800793c:	bfbc      	itt	lt
 800793e:	580b      	ldrlt	r3, [r1, r0]
 8007940:	18c0      	addlt	r0, r0, r3
 8007942:	4770      	bx	lr

08007944 <__retarget_lock_acquire_recursive>:
 8007944:	4770      	bx	lr

08007946 <__retarget_lock_release_recursive>:
 8007946:	4770      	bx	lr

08007948 <_init>:
 8007948:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800794a:	bf00      	nop
 800794c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800794e:	bc08      	pop	{r3}
 8007950:	469e      	mov	lr, r3
 8007952:	4770      	bx	lr

08007954 <_fini>:
 8007954:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007956:	bf00      	nop
 8007958:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800795a:	bc08      	pop	{r3}
 800795c:	469e      	mov	lr, r3
 800795e:	4770      	bx	lr
