#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Tue Aug 25 11:40:35 2020
# Process ID: 2148
# Current directory: C:/Users/edoardo antonaci/Desktop/SW
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent6416 C:\Users\edoardo antonaci\Desktop\SW\SW.xpr
# Log file: C:/Users/edoardo antonaci/Desktop/SW/vivado.log
# Journal file: C:/Users/edoardo antonaci/Desktop/SW\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {C:/Users/edoardo antonaci/Desktop/SW/SW.xpr}
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.3/data/ip'.
open_project: Time (s): cpu = 00:00:23 ; elapsed = 00:00:12 . Memory (MB): peak = 786.539 ; gain = 197.980
update_compile_order -fileset sources_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/edoardo antonaci/Desktop/SW/SW.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_stopwatch' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/edoardo antonaci/Desktop/SW/SW.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_stopwatch_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/edoardo antonaci/Desktop/SW/SW.srcs/sources_1/new/stopwatch.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'stopwatch'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/edoardo antonaci/Desktop/SW/SW.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto e6b532848ca941419edb48ba7d4189a2 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_stopwatch_behav xil_defaultlib.tb_stopwatch -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.stopwatch [stopwatch_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_stopwatch
Built simulation snapshot tb_stopwatch_behav

****** Webtalk v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source C:/Users/edoardo -notrace
couldn't read file "C:/Users/edoardo": no such file or directory
INFO: [Common 17-206] Exiting Webtalk at Tue Aug 25 11:53:02 2020...
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/edoardo antonaci/Desktop/SW/SW.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_stopwatch_behav -key {Behavioral:sim_1:Functional:tb_stopwatch} -tclbatch {tb_stopwatch.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source tb_stopwatch.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_stopwatch_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 851.891 ; gain = 19.559
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/edoardo antonaci/Desktop/SW/SW.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_stopwatch' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/edoardo antonaci/Desktop/SW/SW.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_stopwatch_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/edoardo antonaci/Desktop/SW/SW.srcs/sources_1/new/stopwatch.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'stopwatch'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/edoardo antonaci/Desktop/SW/SW.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto e6b532848ca941419edb48ba7d4189a2 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_stopwatch_behav xil_defaultlib.tb_stopwatch -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.stopwatch [stopwatch_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_stopwatch
Built simulation snapshot tb_stopwatch_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/edoardo antonaci/Desktop/SW/SW.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_stopwatch_behav -key {Behavioral:sim_1:Functional:tb_stopwatch} -tclbatch {tb_stopwatch.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source tb_stopwatch.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_stopwatch_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 854.238 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Tue Aug 25 13:42:17 2020...
