

================================================================
== Synthesis Summary Report of 'neuron'
================================================================
+ General Information: 
    * Date:           Fri Nov  8 14:24:53 2024
    * Version:        2022.2 (Build 3670227 on Oct 13 2022)
    * Project:        neuron
    * Solution:       solution1 (Vivado IP Flow Target)
    * Product family: artix7
    * Target device:  xc7a35t-cpg236-1
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +------------------------------------+------+------+---------+-----------+----------+---------+------+----------+------+----------+-----------+-----------+-----+
    |               Modules              | Issue|      | Latency |  Latency  | Iteration|         | Trip |          |      |          |           |           |     |
    |               & Loops              | Type | Slack| (cycles)|    (ns)   |  Latency | Interval| Count| Pipelined| BRAM |    DSP   |     FF    |    LUT    | URAM|
    +------------------------------------+------+------+---------+-----------+----------+---------+------+----------+------+----------+-----------+-----------+-----+
    |+ neuron                            |     -|  0.20|      110|  1.100e+03|         -|      111|     -|        no|     -|  10 (11%)|  1531 (3%)|  1414 (6%)|    -|
    | + neuron_Pipeline_VITIS_LOOP_15_1  |     -|  1.23|       79|    790.000|         -|       79|     -|        no|     -|    6 (6%)|   789 (1%)|   637 (3%)|    -|
    |  o VITIS_LOOP_15_1                 |    II|  7.30|       77|    770.000|        18|       15|     5|       yes|     -|         -|          -|          -|    -|
    +------------------------------------+------+------+---------+-----------+----------+---------+------+----------+------+----------+-----------+-----------+-----+


================================================================
== HW Interfaces
================================================================
* Other Ports
+-----------+---------+----------+
| Interface | Mode    | Bitwidth |
+-----------+---------+----------+
| angle     | ap_none | 32       |
| ap_return |         | 32       |
| sel       | ap_none | 32       |
+-----------+---------+----------+

* TOP LEVEL CONTROL
+-----------+------------+-----------------------------------+
| Interface | Type       | Ports                             |
+-----------+------------+-----------------------------------+
| ap_clk    | clock      | ap_clk                            |
| ap_rst    | reset      | ap_rst                            |
| ap_ctrl   | ap_ctrl_hs | ap_done ap_idle ap_ready ap_start |
+-----------+------------+-----------------------------------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+----------+-----------+----------+
| Argument | Direction | Datatype |
+----------+-----------+----------+
| angle    | in        | float    |
| sel      | in        | int      |
| return   | out       | float    |
+----------+-----------+----------+

* SW-to-HW Mapping
+----------+--------------+---------+
| Argument | HW Interface | HW Type |
+----------+--------------+---------+
| angle    | angle        | port    |
| sel      | sel          | port    |
| return   | ap_return    | port    |
+----------+--------------+---------+


================================================================
== Bind Op Report
================================================================
+------------------------------------------+-----+--------+----------------+------+---------+---------+
| Name                                     | DSP | Pragma | Variable       | Op   | Impl    | Latency |
+------------------------------------------+-----+--------+----------------+------+---------+---------+
| + neuron                                 | 10  |        |                |      |         |         |
|   fdiv_32ns_32ns_32_16_no_dsp_1_U14      | -   |        | tan_hyperbolic | fdiv | fabric  | 15      |
|   faddfsub_32ns_32ns_32_7_full_dsp_1_U12 | 2   |        | add8           | fadd | fulldsp | 6       |
|   faddfsub_32ns_32ns_32_7_full_dsp_1_U12 | 2   |        | add9           | fadd | fulldsp | 6       |
|   fadd_32ns_32ns_32_7_full_dsp_1_U13     | 2   |        | add1           | fadd | fulldsp | 6       |
|   fdiv_32ns_32ns_32_16_no_dsp_1_U14      | -   |        | sigmoid        | fdiv | fabric  | 15      |
|  + neuron_Pipeline_VITIS_LOOP_15_1       | 6   |        |                |      |         |         |
|    add_ln15_fu_183_p2                    | -   |        | add_ln15       | add  | fabric  | 0       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U3      | 3   |        | mul            | fmul | maxdsp  | 3       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U3      | 3   |        | mul2           | fmul | maxdsp  | 3       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U4      | 3   |        | mul3           | fmul | maxdsp  | 3       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U4      | 3   |        | mul4           | fmul | maxdsp  | 3       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U3      | 3   |        | mul6           | fmul | maxdsp  | 3       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U3      | 3   |        | pow_1          | fmul | maxdsp  | 3       |
+------------------------------------------+-----+--------+----------------+------+---------+---------+


================================================================
== Bind Storage Report
================================================================
+------------------------------------+------+------+--------+----------------+---------+------+---------+
| Name                               | BRAM | URAM | Pragma | Variable       | Storage | Impl | Latency |
+------------------------------------+------+------+--------+----------------+---------+------+---------+
| + neuron                           | 0    | 0    |        |                |         |      |         |
|  + neuron_Pipeline_VITIS_LOOP_15_1 | 0    | 0    |        |                |         |      |         |
|    neuron_tanh_in_U                | -    | -    |        | neuron_tanh_in | rom_1p  | auto | 1       |
+------------------------------------+------+------+--------+----------------+---------+------+---------+


================================================================
== Pragma Report
================================================================
  No pragmas found

