Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Thu Jun 18 11:01:25 2020
| Host         : DESKTOP-J26TQC9 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file TOP_RB_timing_summary_routed.rpt -pb TOP_RB_timing_summary_routed.pb -rpx TOP_RB_timing_summary_routed.rpx -warn_on_violation
| Design       : TOP_RB
| Device       : 7z100-ffg900
| Speed File   : -2  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 15 register/latch pins with no clock driven by root clock pin: GTXQ_P (HIGH)

 There are 280 register/latch pins with no clock driven by root clock pin: sys_clk_p (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 875 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.900        0.000                      0                27015        0.061        0.000                      0                26999        1.700        0.000                       0                 15928  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                                                                                                                        Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                                                                                                                        ------------         ----------      --------------
aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/aurora_64b66b_0_multi_gt_i/aurora_64b66b_0_gtx_inst/gtxe2_i/RXOUTCLK  {0.000 3.200}        6.400           156.250         
aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/aurora_64b66b_0_multi_gt_i/aurora_64b66b_0_gtx_inst/gtxe2_i/TXOUTCLK  {0.000 3.200}        6.400           156.250         
  clkfbout                                                                                                                                   {0.000 3.200}        6.400           156.250         
  sync_clk_i                                                                                                                                 {0.000 3.200}        6.400           156.250         
  user_clk_i                                                                                                                                 {0.000 6.400}        12.800          78.125          
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK                                                   {0.000 16.500}       33.000          30.303          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                                                                                                                            WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                                                                                                                            -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/aurora_64b66b_0_multi_gt_i/aurora_64b66b_0_gtx_inst/gtxe2_i/RXOUTCLK        3.900        0.000                      0                 1181        0.070        0.000                      0                 1181        2.558        0.000                       0                   613  
aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/aurora_64b66b_0_multi_gt_i/aurora_64b66b_0_gtx_inst/gtxe2_i/TXOUTCLK                                                                                                                                                    1.700        0.000                       0                     3  
  clkfbout                                                                                                                                                                                                                                                                                     5.329        0.000                       0                     2  
  sync_clk_i                                                                                                                                       3.928        0.000                      0                   64        0.108        0.000                      0                   64        2.800        0.000                       0                    36  
  user_clk_i                                                                                                                                       4.206        0.000                      0                23648        0.068        0.000                      0                23648        5.632        0.000                       0                 14779  
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK                                                        29.377        0.000                      0                  943        0.061        0.000                      0                  943       15.732        0.000                       0                   495  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                                                                                  To Clock                                                                                        WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                                                                  --------                                                                                        -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  user_clk_i                                                                                       32.350        0.000                      0                    8                                                                        
user_clk_i                                                                                  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK       12.145        0.000                      0                    8                                                                        


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                                                                                  From Clock                                                                                  To Clock                                                                                        WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                                                                  ----------                                                                                  --------                                                                                        -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**                                                                           dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK       30.226        0.000                      0                  100        0.265        0.000                      0                  100  
**async_default**                                                                           user_clk_i                                                                                  user_clk_i                                                                                        4.011        0.000                      0                 1063        0.245        0.000                      0                 1063  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/aurora_64b66b_0_multi_gt_i/aurora_64b66b_0_gtx_inst/gtxe2_i/RXOUTCLK
  To Clock:  aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/aurora_64b66b_0_multi_gt_i/aurora_64b66b_0_gtx_inst/gtxe2_i/RXOUTCLK

Setup :            0  Failing Endpoints,  Worst Slack        3.900ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.070ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.558ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.900ns  (required time - arrival time)
  Source:                 aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/common_reset_cbcc_i/cbcc_fifo_reset_wr_clk_reg/C
                            (rising edge-triggered cell FDRE clocked by aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/aurora_64b66b_0_multi_gt_i/aurora_64b66b_0_gtx_inst/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/cbcc_gtx0_i/wdth_conv_1stage_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/aurora_64b66b_0_multi_gt_i/aurora_64b66b_0_gtx_inst/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/aurora_64b66b_0_multi_gt_i/aurora_64b66b_0_gtx_inst/gtxe2_i/RXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/aurora_64b66b_0_multi_gt_i/aurora_64b66b_0_gtx_inst/gtxe2_i/RXOUTCLK rise@6.400ns - aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/aurora_64b66b_0_multi_gt_i/aurora_64b66b_0_gtx_inst/gtxe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        2.073ns  (logic 0.236ns (11.386%)  route 1.837ns (88.614%))
  Logic Levels:           0  
  Clock Path Skew:        -0.005ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.725ns = ( 9.125 - 6.400 ) 
    Source Clock Delay      (SCD):    2.892ns
    Clock Pessimism Removal (CPR):    0.162ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/aurora_64b66b_0_multi_gt_i/aurora_64b66b_0_gtx_inst/gtxe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/aurora_64b66b_0_multi_gt_i/aurora_64b66b_0_gtx_inst/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           1.298     1.298    aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/rxrecclk_from_gtx_i
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     1.391 r  aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/rxrecclk_bufg_i/O
                         net (fo=611, routed)         1.501     2.892    aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/common_reset_cbcc_i/stg2_reg
    SLICE_X180Y94        FDRE                                         r  aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/common_reset_cbcc_i/cbcc_fifo_reset_wr_clk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X180Y94        FDRE (Prop_fdre_C_Q)         0.236     3.128 r  aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/common_reset_cbcc_i/cbcc_fifo_reset_wr_clk_reg/Q
                         net (fo=136, routed)         1.837     4.965    aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/cbcc_gtx0_i/cbcc_fifo_reset_wr_clk
    SLICE_X188Y90        FDRE                                         r  aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/cbcc_gtx0_i/wdth_conv_1stage_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/aurora_64b66b_0_multi_gt_i/aurora_64b66b_0_gtx_inst/gtxe2_i/RXOUTCLK rise edge)
                                                      6.400     6.400 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     6.400 r  aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/aurora_64b66b_0_multi_gt_i/aurora_64b66b_0_gtx_inst/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           1.234     7.634    aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/rxrecclk_from_gtx_i
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083     7.717 r  aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/rxrecclk_bufg_i/O
                         net (fo=611, routed)         1.408     9.125    aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/cbcc_gtx0_i/out
    SLICE_X188Y90        FDRE                                         r  aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/cbcc_gtx0_i/wdth_conv_1stage_reg[11]/C
                         clock pessimism              0.162     9.287    
                         clock uncertainty           -0.035     9.252    
    SLICE_X188Y90        FDRE (Setup_fdre_C_R)       -0.387     8.865    aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/cbcc_gtx0_i/wdth_conv_1stage_reg[11]
  -------------------------------------------------------------------
                         required time                          8.865    
                         arrival time                          -4.965    
  -------------------------------------------------------------------
                         slack                                  3.900    

Slack (MET) :             3.900ns  (required time - arrival time)
  Source:                 aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/common_reset_cbcc_i/cbcc_fifo_reset_wr_clk_reg/C
                            (rising edge-triggered cell FDRE clocked by aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/aurora_64b66b_0_multi_gt_i/aurora_64b66b_0_gtx_inst/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/cbcc_gtx0_i/wdth_conv_1stage_reg[23]/R
                            (rising edge-triggered cell FDRE clocked by aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/aurora_64b66b_0_multi_gt_i/aurora_64b66b_0_gtx_inst/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/aurora_64b66b_0_multi_gt_i/aurora_64b66b_0_gtx_inst/gtxe2_i/RXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/aurora_64b66b_0_multi_gt_i/aurora_64b66b_0_gtx_inst/gtxe2_i/RXOUTCLK rise@6.400ns - aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/aurora_64b66b_0_multi_gt_i/aurora_64b66b_0_gtx_inst/gtxe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        2.073ns  (logic 0.236ns (11.386%)  route 1.837ns (88.614%))
  Logic Levels:           0  
  Clock Path Skew:        -0.005ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.725ns = ( 9.125 - 6.400 ) 
    Source Clock Delay      (SCD):    2.892ns
    Clock Pessimism Removal (CPR):    0.162ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/aurora_64b66b_0_multi_gt_i/aurora_64b66b_0_gtx_inst/gtxe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/aurora_64b66b_0_multi_gt_i/aurora_64b66b_0_gtx_inst/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           1.298     1.298    aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/rxrecclk_from_gtx_i
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     1.391 r  aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/rxrecclk_bufg_i/O
                         net (fo=611, routed)         1.501     2.892    aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/common_reset_cbcc_i/stg2_reg
    SLICE_X180Y94        FDRE                                         r  aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/common_reset_cbcc_i/cbcc_fifo_reset_wr_clk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X180Y94        FDRE (Prop_fdre_C_Q)         0.236     3.128 r  aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/common_reset_cbcc_i/cbcc_fifo_reset_wr_clk_reg/Q
                         net (fo=136, routed)         1.837     4.965    aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/cbcc_gtx0_i/cbcc_fifo_reset_wr_clk
    SLICE_X188Y90        FDRE                                         r  aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/cbcc_gtx0_i/wdth_conv_1stage_reg[23]/R
  -------------------------------------------------------------------    -------------------

                         (clock aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/aurora_64b66b_0_multi_gt_i/aurora_64b66b_0_gtx_inst/gtxe2_i/RXOUTCLK rise edge)
                                                      6.400     6.400 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     6.400 r  aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/aurora_64b66b_0_multi_gt_i/aurora_64b66b_0_gtx_inst/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           1.234     7.634    aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/rxrecclk_from_gtx_i
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083     7.717 r  aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/rxrecclk_bufg_i/O
                         net (fo=611, routed)         1.408     9.125    aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/cbcc_gtx0_i/out
    SLICE_X188Y90        FDRE                                         r  aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/cbcc_gtx0_i/wdth_conv_1stage_reg[23]/C
                         clock pessimism              0.162     9.287    
                         clock uncertainty           -0.035     9.252    
    SLICE_X188Y90        FDRE (Setup_fdre_C_R)       -0.387     8.865    aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/cbcc_gtx0_i/wdth_conv_1stage_reg[23]
  -------------------------------------------------------------------
                         required time                          8.865    
                         arrival time                          -4.965    
  -------------------------------------------------------------------
                         slack                                  3.900    

Slack (MET) :             3.900ns  (required time - arrival time)
  Source:                 aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/common_reset_cbcc_i/cbcc_fifo_reset_wr_clk_reg/C
                            (rising edge-triggered cell FDRE clocked by aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/aurora_64b66b_0_multi_gt_i/aurora_64b66b_0_gtx_inst/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/cbcc_gtx0_i/wdth_conv_1stage_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/aurora_64b66b_0_multi_gt_i/aurora_64b66b_0_gtx_inst/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/aurora_64b66b_0_multi_gt_i/aurora_64b66b_0_gtx_inst/gtxe2_i/RXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/aurora_64b66b_0_multi_gt_i/aurora_64b66b_0_gtx_inst/gtxe2_i/RXOUTCLK rise@6.400ns - aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/aurora_64b66b_0_multi_gt_i/aurora_64b66b_0_gtx_inst/gtxe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        2.073ns  (logic 0.236ns (11.386%)  route 1.837ns (88.614%))
  Logic Levels:           0  
  Clock Path Skew:        -0.005ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.725ns = ( 9.125 - 6.400 ) 
    Source Clock Delay      (SCD):    2.892ns
    Clock Pessimism Removal (CPR):    0.162ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/aurora_64b66b_0_multi_gt_i/aurora_64b66b_0_gtx_inst/gtxe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/aurora_64b66b_0_multi_gt_i/aurora_64b66b_0_gtx_inst/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           1.298     1.298    aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/rxrecclk_from_gtx_i
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     1.391 r  aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/rxrecclk_bufg_i/O
                         net (fo=611, routed)         1.501     2.892    aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/common_reset_cbcc_i/stg2_reg
    SLICE_X180Y94        FDRE                                         r  aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/common_reset_cbcc_i/cbcc_fifo_reset_wr_clk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X180Y94        FDRE (Prop_fdre_C_Q)         0.236     3.128 r  aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/common_reset_cbcc_i/cbcc_fifo_reset_wr_clk_reg/Q
                         net (fo=136, routed)         1.837     4.965    aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/cbcc_gtx0_i/cbcc_fifo_reset_wr_clk
    SLICE_X188Y90        FDRE                                         r  aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/cbcc_gtx0_i/wdth_conv_1stage_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/aurora_64b66b_0_multi_gt_i/aurora_64b66b_0_gtx_inst/gtxe2_i/RXOUTCLK rise edge)
                                                      6.400     6.400 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     6.400 r  aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/aurora_64b66b_0_multi_gt_i/aurora_64b66b_0_gtx_inst/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           1.234     7.634    aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/rxrecclk_from_gtx_i
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083     7.717 r  aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/rxrecclk_bufg_i/O
                         net (fo=611, routed)         1.408     9.125    aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/cbcc_gtx0_i/out
    SLICE_X188Y90        FDRE                                         r  aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/cbcc_gtx0_i/wdth_conv_1stage_reg[2]/C
                         clock pessimism              0.162     9.287    
                         clock uncertainty           -0.035     9.252    
    SLICE_X188Y90        FDRE (Setup_fdre_C_R)       -0.387     8.865    aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/cbcc_gtx0_i/wdth_conv_1stage_reg[2]
  -------------------------------------------------------------------
                         required time                          8.865    
                         arrival time                          -4.965    
  -------------------------------------------------------------------
                         slack                                  3.900    

Slack (MET) :             3.900ns  (required time - arrival time)
  Source:                 aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/common_reset_cbcc_i/cbcc_fifo_reset_wr_clk_reg/C
                            (rising edge-triggered cell FDRE clocked by aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/aurora_64b66b_0_multi_gt_i/aurora_64b66b_0_gtx_inst/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/cbcc_gtx0_i/wdth_conv_1stage_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/aurora_64b66b_0_multi_gt_i/aurora_64b66b_0_gtx_inst/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/aurora_64b66b_0_multi_gt_i/aurora_64b66b_0_gtx_inst/gtxe2_i/RXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/aurora_64b66b_0_multi_gt_i/aurora_64b66b_0_gtx_inst/gtxe2_i/RXOUTCLK rise@6.400ns - aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/aurora_64b66b_0_multi_gt_i/aurora_64b66b_0_gtx_inst/gtxe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        2.073ns  (logic 0.236ns (11.386%)  route 1.837ns (88.614%))
  Logic Levels:           0  
  Clock Path Skew:        -0.005ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.725ns = ( 9.125 - 6.400 ) 
    Source Clock Delay      (SCD):    2.892ns
    Clock Pessimism Removal (CPR):    0.162ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/aurora_64b66b_0_multi_gt_i/aurora_64b66b_0_gtx_inst/gtxe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/aurora_64b66b_0_multi_gt_i/aurora_64b66b_0_gtx_inst/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           1.298     1.298    aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/rxrecclk_from_gtx_i
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     1.391 r  aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/rxrecclk_bufg_i/O
                         net (fo=611, routed)         1.501     2.892    aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/common_reset_cbcc_i/stg2_reg
    SLICE_X180Y94        FDRE                                         r  aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/common_reset_cbcc_i/cbcc_fifo_reset_wr_clk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X180Y94        FDRE (Prop_fdre_C_Q)         0.236     3.128 r  aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/common_reset_cbcc_i/cbcc_fifo_reset_wr_clk_reg/Q
                         net (fo=136, routed)         1.837     4.965    aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/cbcc_gtx0_i/cbcc_fifo_reset_wr_clk
    SLICE_X188Y90        FDRE                                         r  aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/cbcc_gtx0_i/wdth_conv_1stage_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/aurora_64b66b_0_multi_gt_i/aurora_64b66b_0_gtx_inst/gtxe2_i/RXOUTCLK rise edge)
                                                      6.400     6.400 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     6.400 r  aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/aurora_64b66b_0_multi_gt_i/aurora_64b66b_0_gtx_inst/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           1.234     7.634    aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/rxrecclk_from_gtx_i
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083     7.717 r  aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/rxrecclk_bufg_i/O
                         net (fo=611, routed)         1.408     9.125    aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/cbcc_gtx0_i/out
    SLICE_X188Y90        FDRE                                         r  aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/cbcc_gtx0_i/wdth_conv_1stage_reg[3]/C
                         clock pessimism              0.162     9.287    
                         clock uncertainty           -0.035     9.252    
    SLICE_X188Y90        FDRE (Setup_fdre_C_R)       -0.387     8.865    aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/cbcc_gtx0_i/wdth_conv_1stage_reg[3]
  -------------------------------------------------------------------
                         required time                          8.865    
                         arrival time                          -4.965    
  -------------------------------------------------------------------
                         slack                                  3.900    

Slack (MET) :             3.900ns  (required time - arrival time)
  Source:                 aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/common_reset_cbcc_i/cbcc_fifo_reset_wr_clk_reg/C
                            (rising edge-triggered cell FDRE clocked by aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/aurora_64b66b_0_multi_gt_i/aurora_64b66b_0_gtx_inst/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/cbcc_gtx0_i/wdth_conv_1stage_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/aurora_64b66b_0_multi_gt_i/aurora_64b66b_0_gtx_inst/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/aurora_64b66b_0_multi_gt_i/aurora_64b66b_0_gtx_inst/gtxe2_i/RXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/aurora_64b66b_0_multi_gt_i/aurora_64b66b_0_gtx_inst/gtxe2_i/RXOUTCLK rise@6.400ns - aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/aurora_64b66b_0_multi_gt_i/aurora_64b66b_0_gtx_inst/gtxe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        2.073ns  (logic 0.236ns (11.386%)  route 1.837ns (88.614%))
  Logic Levels:           0  
  Clock Path Skew:        -0.005ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.725ns = ( 9.125 - 6.400 ) 
    Source Clock Delay      (SCD):    2.892ns
    Clock Pessimism Removal (CPR):    0.162ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/aurora_64b66b_0_multi_gt_i/aurora_64b66b_0_gtx_inst/gtxe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/aurora_64b66b_0_multi_gt_i/aurora_64b66b_0_gtx_inst/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           1.298     1.298    aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/rxrecclk_from_gtx_i
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     1.391 r  aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/rxrecclk_bufg_i/O
                         net (fo=611, routed)         1.501     2.892    aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/common_reset_cbcc_i/stg2_reg
    SLICE_X180Y94        FDRE                                         r  aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/common_reset_cbcc_i/cbcc_fifo_reset_wr_clk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X180Y94        FDRE (Prop_fdre_C_Q)         0.236     3.128 r  aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/common_reset_cbcc_i/cbcc_fifo_reset_wr_clk_reg/Q
                         net (fo=136, routed)         1.837     4.965    aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/cbcc_gtx0_i/cbcc_fifo_reset_wr_clk
    SLICE_X188Y90        FDRE                                         r  aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/cbcc_gtx0_i/wdth_conv_1stage_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/aurora_64b66b_0_multi_gt_i/aurora_64b66b_0_gtx_inst/gtxe2_i/RXOUTCLK rise edge)
                                                      6.400     6.400 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     6.400 r  aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/aurora_64b66b_0_multi_gt_i/aurora_64b66b_0_gtx_inst/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           1.234     7.634    aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/rxrecclk_from_gtx_i
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083     7.717 r  aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/rxrecclk_bufg_i/O
                         net (fo=611, routed)         1.408     9.125    aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/cbcc_gtx0_i/out
    SLICE_X188Y90        FDRE                                         r  aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/cbcc_gtx0_i/wdth_conv_1stage_reg[5]/C
                         clock pessimism              0.162     9.287    
                         clock uncertainty           -0.035     9.252    
    SLICE_X188Y90        FDRE (Setup_fdre_C_R)       -0.387     8.865    aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/cbcc_gtx0_i/wdth_conv_1stage_reg[5]
  -------------------------------------------------------------------
                         required time                          8.865    
                         arrival time                          -4.965    
  -------------------------------------------------------------------
                         slack                                  3.900    

Slack (MET) :             3.900ns  (required time - arrival time)
  Source:                 aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/common_reset_cbcc_i/cbcc_fifo_reset_wr_clk_reg/C
                            (rising edge-triggered cell FDRE clocked by aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/aurora_64b66b_0_multi_gt_i/aurora_64b66b_0_gtx_inst/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/cbcc_gtx0_i/wdth_conv_1stage_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/aurora_64b66b_0_multi_gt_i/aurora_64b66b_0_gtx_inst/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/aurora_64b66b_0_multi_gt_i/aurora_64b66b_0_gtx_inst/gtxe2_i/RXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/aurora_64b66b_0_multi_gt_i/aurora_64b66b_0_gtx_inst/gtxe2_i/RXOUTCLK rise@6.400ns - aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/aurora_64b66b_0_multi_gt_i/aurora_64b66b_0_gtx_inst/gtxe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        2.073ns  (logic 0.236ns (11.386%)  route 1.837ns (88.614%))
  Logic Levels:           0  
  Clock Path Skew:        -0.005ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.725ns = ( 9.125 - 6.400 ) 
    Source Clock Delay      (SCD):    2.892ns
    Clock Pessimism Removal (CPR):    0.162ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/aurora_64b66b_0_multi_gt_i/aurora_64b66b_0_gtx_inst/gtxe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/aurora_64b66b_0_multi_gt_i/aurora_64b66b_0_gtx_inst/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           1.298     1.298    aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/rxrecclk_from_gtx_i
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     1.391 r  aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/rxrecclk_bufg_i/O
                         net (fo=611, routed)         1.501     2.892    aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/common_reset_cbcc_i/stg2_reg
    SLICE_X180Y94        FDRE                                         r  aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/common_reset_cbcc_i/cbcc_fifo_reset_wr_clk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X180Y94        FDRE (Prop_fdre_C_Q)         0.236     3.128 r  aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/common_reset_cbcc_i/cbcc_fifo_reset_wr_clk_reg/Q
                         net (fo=136, routed)         1.837     4.965    aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/cbcc_gtx0_i/cbcc_fifo_reset_wr_clk
    SLICE_X188Y90        FDRE                                         r  aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/cbcc_gtx0_i/wdth_conv_1stage_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/aurora_64b66b_0_multi_gt_i/aurora_64b66b_0_gtx_inst/gtxe2_i/RXOUTCLK rise edge)
                                                      6.400     6.400 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     6.400 r  aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/aurora_64b66b_0_multi_gt_i/aurora_64b66b_0_gtx_inst/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           1.234     7.634    aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/rxrecclk_from_gtx_i
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083     7.717 r  aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/rxrecclk_bufg_i/O
                         net (fo=611, routed)         1.408     9.125    aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/cbcc_gtx0_i/out
    SLICE_X188Y90        FDRE                                         r  aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/cbcc_gtx0_i/wdth_conv_1stage_reg[7]/C
                         clock pessimism              0.162     9.287    
                         clock uncertainty           -0.035     9.252    
    SLICE_X188Y90        FDRE (Setup_fdre_C_R)       -0.387     8.865    aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/cbcc_gtx0_i/wdth_conv_1stage_reg[7]
  -------------------------------------------------------------------
                         required time                          8.865    
                         arrival time                          -4.965    
  -------------------------------------------------------------------
                         slack                                  3.900    

Slack (MET) :             3.900ns  (required time - arrival time)
  Source:                 aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/common_reset_cbcc_i/cbcc_fifo_reset_wr_clk_reg/C
                            (rising edge-triggered cell FDRE clocked by aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/aurora_64b66b_0_multi_gt_i/aurora_64b66b_0_gtx_inst/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/cbcc_gtx0_i/wdth_conv_1stage_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/aurora_64b66b_0_multi_gt_i/aurora_64b66b_0_gtx_inst/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/aurora_64b66b_0_multi_gt_i/aurora_64b66b_0_gtx_inst/gtxe2_i/RXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/aurora_64b66b_0_multi_gt_i/aurora_64b66b_0_gtx_inst/gtxe2_i/RXOUTCLK rise@6.400ns - aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/aurora_64b66b_0_multi_gt_i/aurora_64b66b_0_gtx_inst/gtxe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        2.073ns  (logic 0.236ns (11.386%)  route 1.837ns (88.614%))
  Logic Levels:           0  
  Clock Path Skew:        -0.005ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.725ns = ( 9.125 - 6.400 ) 
    Source Clock Delay      (SCD):    2.892ns
    Clock Pessimism Removal (CPR):    0.162ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/aurora_64b66b_0_multi_gt_i/aurora_64b66b_0_gtx_inst/gtxe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/aurora_64b66b_0_multi_gt_i/aurora_64b66b_0_gtx_inst/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           1.298     1.298    aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/rxrecclk_from_gtx_i
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     1.391 r  aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/rxrecclk_bufg_i/O
                         net (fo=611, routed)         1.501     2.892    aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/common_reset_cbcc_i/stg2_reg
    SLICE_X180Y94        FDRE                                         r  aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/common_reset_cbcc_i/cbcc_fifo_reset_wr_clk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X180Y94        FDRE (Prop_fdre_C_Q)         0.236     3.128 r  aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/common_reset_cbcc_i/cbcc_fifo_reset_wr_clk_reg/Q
                         net (fo=136, routed)         1.837     4.965    aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/cbcc_gtx0_i/cbcc_fifo_reset_wr_clk
    SLICE_X188Y90        FDRE                                         r  aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/cbcc_gtx0_i/wdth_conv_1stage_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/aurora_64b66b_0_multi_gt_i/aurora_64b66b_0_gtx_inst/gtxe2_i/RXOUTCLK rise edge)
                                                      6.400     6.400 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     6.400 r  aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/aurora_64b66b_0_multi_gt_i/aurora_64b66b_0_gtx_inst/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           1.234     7.634    aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/rxrecclk_from_gtx_i
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083     7.717 r  aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/rxrecclk_bufg_i/O
                         net (fo=611, routed)         1.408     9.125    aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/cbcc_gtx0_i/out
    SLICE_X188Y90        FDRE                                         r  aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/cbcc_gtx0_i/wdth_conv_1stage_reg[9]/C
                         clock pessimism              0.162     9.287    
                         clock uncertainty           -0.035     9.252    
    SLICE_X188Y90        FDRE (Setup_fdre_C_R)       -0.387     8.865    aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/cbcc_gtx0_i/wdth_conv_1stage_reg[9]
  -------------------------------------------------------------------
                         required time                          8.865    
                         arrival time                          -4.965    
  -------------------------------------------------------------------
                         slack                                  3.900    

Slack (MET) :             3.902ns  (required time - arrival time)
  Source:                 aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/common_reset_cbcc_i/cbcc_fifo_reset_wr_clk_reg/C
                            (rising edge-triggered cell FDRE clocked by aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/aurora_64b66b_0_multi_gt_i/aurora_64b66b_0_gtx_inst/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/cbcc_gtx0_i/wdth_conv_1stage_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/aurora_64b66b_0_multi_gt_i/aurora_64b66b_0_gtx_inst/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/aurora_64b66b_0_multi_gt_i/aurora_64b66b_0_gtx_inst/gtxe2_i/RXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/aurora_64b66b_0_multi_gt_i/aurora_64b66b_0_gtx_inst/gtxe2_i/RXOUTCLK rise@6.400ns - aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/aurora_64b66b_0_multi_gt_i/aurora_64b66b_0_gtx_inst/gtxe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        2.071ns  (logic 0.236ns (11.397%)  route 1.835ns (88.603%))
  Logic Levels:           0  
  Clock Path Skew:        -0.005ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.725ns = ( 9.125 - 6.400 ) 
    Source Clock Delay      (SCD):    2.892ns
    Clock Pessimism Removal (CPR):    0.162ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/aurora_64b66b_0_multi_gt_i/aurora_64b66b_0_gtx_inst/gtxe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/aurora_64b66b_0_multi_gt_i/aurora_64b66b_0_gtx_inst/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           1.298     1.298    aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/rxrecclk_from_gtx_i
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     1.391 r  aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/rxrecclk_bufg_i/O
                         net (fo=611, routed)         1.501     2.892    aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/common_reset_cbcc_i/stg2_reg
    SLICE_X180Y94        FDRE                                         r  aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/common_reset_cbcc_i/cbcc_fifo_reset_wr_clk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X180Y94        FDRE (Prop_fdre_C_Q)         0.236     3.128 r  aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/common_reset_cbcc_i/cbcc_fifo_reset_wr_clk_reg/Q
                         net (fo=136, routed)         1.835     4.963    aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/cbcc_gtx0_i/cbcc_fifo_reset_wr_clk
    SLICE_X189Y90        FDRE                                         r  aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/cbcc_gtx0_i/wdth_conv_1stage_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/aurora_64b66b_0_multi_gt_i/aurora_64b66b_0_gtx_inst/gtxe2_i/RXOUTCLK rise edge)
                                                      6.400     6.400 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     6.400 r  aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/aurora_64b66b_0_multi_gt_i/aurora_64b66b_0_gtx_inst/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           1.234     7.634    aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/rxrecclk_from_gtx_i
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083     7.717 r  aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/rxrecclk_bufg_i/O
                         net (fo=611, routed)         1.408     9.125    aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/cbcc_gtx0_i/out
    SLICE_X189Y90        FDRE                                         r  aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/cbcc_gtx0_i/wdth_conv_1stage_reg[13]/C
                         clock pessimism              0.162     9.287    
                         clock uncertainty           -0.035     9.252    
    SLICE_X189Y90        FDRE (Setup_fdre_C_R)       -0.387     8.865    aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/cbcc_gtx0_i/wdth_conv_1stage_reg[13]
  -------------------------------------------------------------------
                         required time                          8.865    
                         arrival time                          -4.963    
  -------------------------------------------------------------------
                         slack                                  3.902    

Slack (MET) :             3.902ns  (required time - arrival time)
  Source:                 aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/common_reset_cbcc_i/cbcc_fifo_reset_wr_clk_reg/C
                            (rising edge-triggered cell FDRE clocked by aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/aurora_64b66b_0_multi_gt_i/aurora_64b66b_0_gtx_inst/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/cbcc_gtx0_i/wdth_conv_1stage_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/aurora_64b66b_0_multi_gt_i/aurora_64b66b_0_gtx_inst/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/aurora_64b66b_0_multi_gt_i/aurora_64b66b_0_gtx_inst/gtxe2_i/RXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/aurora_64b66b_0_multi_gt_i/aurora_64b66b_0_gtx_inst/gtxe2_i/RXOUTCLK rise@6.400ns - aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/aurora_64b66b_0_multi_gt_i/aurora_64b66b_0_gtx_inst/gtxe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        2.071ns  (logic 0.236ns (11.397%)  route 1.835ns (88.603%))
  Logic Levels:           0  
  Clock Path Skew:        -0.005ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.725ns = ( 9.125 - 6.400 ) 
    Source Clock Delay      (SCD):    2.892ns
    Clock Pessimism Removal (CPR):    0.162ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/aurora_64b66b_0_multi_gt_i/aurora_64b66b_0_gtx_inst/gtxe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/aurora_64b66b_0_multi_gt_i/aurora_64b66b_0_gtx_inst/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           1.298     1.298    aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/rxrecclk_from_gtx_i
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     1.391 r  aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/rxrecclk_bufg_i/O
                         net (fo=611, routed)         1.501     2.892    aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/common_reset_cbcc_i/stg2_reg
    SLICE_X180Y94        FDRE                                         r  aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/common_reset_cbcc_i/cbcc_fifo_reset_wr_clk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X180Y94        FDRE (Prop_fdre_C_Q)         0.236     3.128 r  aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/common_reset_cbcc_i/cbcc_fifo_reset_wr_clk_reg/Q
                         net (fo=136, routed)         1.835     4.963    aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/cbcc_gtx0_i/cbcc_fifo_reset_wr_clk
    SLICE_X189Y90        FDRE                                         r  aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/cbcc_gtx0_i/wdth_conv_1stage_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/aurora_64b66b_0_multi_gt_i/aurora_64b66b_0_gtx_inst/gtxe2_i/RXOUTCLK rise edge)
                                                      6.400     6.400 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     6.400 r  aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/aurora_64b66b_0_multi_gt_i/aurora_64b66b_0_gtx_inst/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           1.234     7.634    aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/rxrecclk_from_gtx_i
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083     7.717 r  aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/rxrecclk_bufg_i/O
                         net (fo=611, routed)         1.408     9.125    aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/cbcc_gtx0_i/out
    SLICE_X189Y90        FDRE                                         r  aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/cbcc_gtx0_i/wdth_conv_1stage_reg[15]/C
                         clock pessimism              0.162     9.287    
                         clock uncertainty           -0.035     9.252    
    SLICE_X189Y90        FDRE (Setup_fdre_C_R)       -0.387     8.865    aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/cbcc_gtx0_i/wdth_conv_1stage_reg[15]
  -------------------------------------------------------------------
                         required time                          8.865    
                         arrival time                          -4.963    
  -------------------------------------------------------------------
                         slack                                  3.902    

Slack (MET) :             3.902ns  (required time - arrival time)
  Source:                 aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/common_reset_cbcc_i/cbcc_fifo_reset_wr_clk_reg/C
                            (rising edge-triggered cell FDRE clocked by aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/aurora_64b66b_0_multi_gt_i/aurora_64b66b_0_gtx_inst/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/cbcc_gtx0_i/wdth_conv_1stage_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/aurora_64b66b_0_multi_gt_i/aurora_64b66b_0_gtx_inst/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/aurora_64b66b_0_multi_gt_i/aurora_64b66b_0_gtx_inst/gtxe2_i/RXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/aurora_64b66b_0_multi_gt_i/aurora_64b66b_0_gtx_inst/gtxe2_i/RXOUTCLK rise@6.400ns - aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/aurora_64b66b_0_multi_gt_i/aurora_64b66b_0_gtx_inst/gtxe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        2.071ns  (logic 0.236ns (11.397%)  route 1.835ns (88.603%))
  Logic Levels:           0  
  Clock Path Skew:        -0.005ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.725ns = ( 9.125 - 6.400 ) 
    Source Clock Delay      (SCD):    2.892ns
    Clock Pessimism Removal (CPR):    0.162ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/aurora_64b66b_0_multi_gt_i/aurora_64b66b_0_gtx_inst/gtxe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/aurora_64b66b_0_multi_gt_i/aurora_64b66b_0_gtx_inst/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           1.298     1.298    aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/rxrecclk_from_gtx_i
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     1.391 r  aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/rxrecclk_bufg_i/O
                         net (fo=611, routed)         1.501     2.892    aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/common_reset_cbcc_i/stg2_reg
    SLICE_X180Y94        FDRE                                         r  aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/common_reset_cbcc_i/cbcc_fifo_reset_wr_clk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X180Y94        FDRE (Prop_fdre_C_Q)         0.236     3.128 r  aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/common_reset_cbcc_i/cbcc_fifo_reset_wr_clk_reg/Q
                         net (fo=136, routed)         1.835     4.963    aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/cbcc_gtx0_i/cbcc_fifo_reset_wr_clk
    SLICE_X189Y90        FDRE                                         r  aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/cbcc_gtx0_i/wdth_conv_1stage_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/aurora_64b66b_0_multi_gt_i/aurora_64b66b_0_gtx_inst/gtxe2_i/RXOUTCLK rise edge)
                                                      6.400     6.400 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     6.400 r  aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/aurora_64b66b_0_multi_gt_i/aurora_64b66b_0_gtx_inst/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           1.234     7.634    aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/rxrecclk_from_gtx_i
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083     7.717 r  aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/rxrecclk_bufg_i/O
                         net (fo=611, routed)         1.408     9.125    aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/cbcc_gtx0_i/out
    SLICE_X189Y90        FDRE                                         r  aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/cbcc_gtx0_i/wdth_conv_1stage_reg[4]/C
                         clock pessimism              0.162     9.287    
                         clock uncertainty           -0.035     9.252    
    SLICE_X189Y90        FDRE (Setup_fdre_C_R)       -0.387     8.865    aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/cbcc_gtx0_i/wdth_conv_1stage_reg[4]
  -------------------------------------------------------------------
                         required time                          8.865    
                         arrival time                          -4.963    
  -------------------------------------------------------------------
                         slack                                  3.902    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/common_reset_cbcc_i/u_rst_sync_reset_wr_clk/stg3_reg/C
                            (rising edge-triggered cell FDRE clocked by aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/aurora_64b66b_0_multi_gt_i/aurora_64b66b_0_gtx_inst/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/common_reset_cbcc_i/u_rst_sync_reset_wr_clk/stg5_reg_srl2/D
                            (rising edge-triggered cell SRL16E clocked by aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/aurora_64b66b_0_multi_gt_i/aurora_64b66b_0_gtx_inst/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/aurora_64b66b_0_multi_gt_i/aurora_64b66b_0_gtx_inst/gtxe2_i/RXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/aurora_64b66b_0_multi_gt_i/aurora_64b66b_0_gtx_inst/gtxe2_i/RXOUTCLK rise@0.000ns - aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/aurora_64b66b_0_multi_gt_i/aurora_64b66b_0_gtx_inst/gtxe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        0.144ns  (logic 0.091ns (63.065%)  route 0.053ns (36.935%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.527ns
    Source Clock Delay      (SCD):    1.260ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/aurora_64b66b_0_multi_gt_i/aurora_64b66b_0_gtx_inst/gtxe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/aurora_64b66b_0_multi_gt_i/aurora_64b66b_0_gtx_inst/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.574     0.574    aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/rxrecclk_from_gtx_i
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.600 r  aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/rxrecclk_bufg_i/O
                         net (fo=611, routed)         0.660     1.260    aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/common_reset_cbcc_i/u_rst_sync_reset_wr_clk/stg2_reg_0
    SLICE_X181Y94        FDRE                                         r  aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/common_reset_cbcc_i/u_rst_sync_reset_wr_clk/stg3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X181Y94        FDRE (Prop_fdre_C_Q)         0.091     1.351 r  aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/common_reset_cbcc_i/u_rst_sync_reset_wr_clk/stg3_reg/Q
                         net (fo=1, routed)           0.053     1.404    aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/common_reset_cbcc_i/u_rst_sync_reset_wr_clk/stg3
    SLICE_X180Y94        SRL16E                                       r  aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/common_reset_cbcc_i/u_rst_sync_reset_wr_clk/stg5_reg_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/aurora_64b66b_0_multi_gt_i/aurora_64b66b_0_gtx_inst/gtxe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/aurora_64b66b_0_multi_gt_i/aurora_64b66b_0_gtx_inst/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.615     0.615    aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/rxrecclk_from_gtx_i
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     0.645 r  aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/rxrecclk_bufg_i/O
                         net (fo=611, routed)         0.882     1.527    aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/common_reset_cbcc_i/u_rst_sync_reset_wr_clk/stg2_reg_0
    SLICE_X180Y94        SRL16E                                       r  aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/common_reset_cbcc_i/u_rst_sync_reset_wr_clk/stg5_reg_srl2/CLK
                         clock pessimism             -0.256     1.271    
    SLICE_X180Y94        SRL16E (Hold_srl16e_CLK_D)
                                                      0.063     1.334    aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/common_reset_cbcc_i/u_rst_sync_reset_wr_clk/stg5_reg_srl2
  -------------------------------------------------------------------
                         required time                         -1.334    
                         arrival time                           1.404    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/descrambler_64b66b_gtx0_i/unscrambled_data_i_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/aurora_64b66b_0_multi_gt_i/aurora_64b66b_0_gtx_inst/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/cbcc_gtx0_i/srlc32e[24].SRLC32E_inst_1/D
                            (rising edge-triggered cell SRL16E clocked by aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/aurora_64b66b_0_multi_gt_i/aurora_64b66b_0_gtx_inst/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/aurora_64b66b_0_multi_gt_i/aurora_64b66b_0_gtx_inst/gtxe2_i/RXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/aurora_64b66b_0_multi_gt_i/aurora_64b66b_0_gtx_inst/gtxe2_i/RXOUTCLK rise@0.000ns - aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/aurora_64b66b_0_multi_gt_i/aurora_64b66b_0_gtx_inst/gtxe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        0.208ns  (logic 0.100ns (48.133%)  route 0.108ns (51.867%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.554ns
    Source Clock Delay      (SCD):    1.287ns
    Clock Pessimism Removal (CPR):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/aurora_64b66b_0_multi_gt_i/aurora_64b66b_0_gtx_inst/gtxe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/aurora_64b66b_0_multi_gt_i/aurora_64b66b_0_gtx_inst/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.574     0.574    aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/rxrecclk_from_gtx_i
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.600 r  aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/rxrecclk_bufg_i/O
                         net (fo=611, routed)         0.687     1.287    aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/descrambler_64b66b_gtx0_i/out
    SLICE_X193Y92        FDRE                                         r  aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/descrambler_64b66b_gtx0_i/unscrambled_data_i_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X193Y92        FDRE (Prop_fdre_C_Q)         0.100     1.387 r  aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/descrambler_64b66b_gtx0_i/unscrambled_data_i_reg[24]/Q
                         net (fo=2, routed)           0.108     1.495    aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/cbcc_gtx0_i/UNSCRAMBLED_DATA_OUT[24]
    SLICE_X190Y92        SRL16E                                       r  aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/cbcc_gtx0_i/srlc32e[24].SRLC32E_inst_1/D
  -------------------------------------------------------------------    -------------------

                         (clock aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/aurora_64b66b_0_multi_gt_i/aurora_64b66b_0_gtx_inst/gtxe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/aurora_64b66b_0_multi_gt_i/aurora_64b66b_0_gtx_inst/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.615     0.615    aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/rxrecclk_from_gtx_i
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     0.645 r  aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/rxrecclk_bufg_i/O
                         net (fo=611, routed)         0.909     1.554    aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/cbcc_gtx0_i/out
    SLICE_X190Y92        SRL16E                                       r  aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/cbcc_gtx0_i/srlc32e[24].SRLC32E_inst_1/CLK
                         clock pessimism             -0.233     1.321    
    SLICE_X190Y92        SRL16E (Hold_srl16e_CLK_D)
                                                      0.092     1.413    aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/cbcc_gtx0_i/srlc32e[24].SRLC32E_inst_1
  -------------------------------------------------------------------
                         required time                         -1.413    
                         arrival time                           1.495    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/cbcc_gtx0_i/wdth_conv_1stage_reg[33]/C
                            (rising edge-triggered cell FDRE clocked by aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/aurora_64b66b_0_multi_gt_i/aurora_64b66b_0_gtx_inst/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/cbcc_gtx0_i/wdth_conv_2stage_reg[33]/D
                            (rising edge-triggered cell FDRE clocked by aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/aurora_64b66b_0_multi_gt_i/aurora_64b66b_0_gtx_inst/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/aurora_64b66b_0_multi_gt_i/aurora_64b66b_0_gtx_inst/gtxe2_i/RXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/aurora_64b66b_0_multi_gt_i/aurora_64b66b_0_gtx_inst/gtxe2_i/RXOUTCLK rise@0.000ns - aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/aurora_64b66b_0_multi_gt_i/aurora_64b66b_0_gtx_inst/gtxe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        0.154ns  (logic 0.100ns (65.134%)  route 0.054ns (34.866%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.553ns
    Source Clock Delay      (SCD):    1.285ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/aurora_64b66b_0_multi_gt_i/aurora_64b66b_0_gtx_inst/gtxe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/aurora_64b66b_0_multi_gt_i/aurora_64b66b_0_gtx_inst/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.574     0.574    aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/rxrecclk_from_gtx_i
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.600 r  aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/rxrecclk_bufg_i/O
                         net (fo=611, routed)         0.685     1.285    aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/cbcc_gtx0_i/out
    SLICE_X187Y90        FDRE                                         r  aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/cbcc_gtx0_i/wdth_conv_1stage_reg[33]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X187Y90        FDRE (Prop_fdre_C_Q)         0.100     1.385 r  aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/cbcc_gtx0_i/wdth_conv_1stage_reg[33]/Q
                         net (fo=1, routed)           0.054     1.439    aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/cbcc_gtx0_i/wdth_conv_1stage[33]
    SLICE_X186Y90        FDRE                                         r  aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/cbcc_gtx0_i/wdth_conv_2stage_reg[33]/D
  -------------------------------------------------------------------    -------------------

                         (clock aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/aurora_64b66b_0_multi_gt_i/aurora_64b66b_0_gtx_inst/gtxe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/aurora_64b66b_0_multi_gt_i/aurora_64b66b_0_gtx_inst/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.615     0.615    aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/rxrecclk_from_gtx_i
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     0.645 r  aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/rxrecclk_bufg_i/O
                         net (fo=611, routed)         0.908     1.553    aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/cbcc_gtx0_i/out
    SLICE_X186Y90        FDRE                                         r  aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/cbcc_gtx0_i/wdth_conv_2stage_reg[33]/C
                         clock pessimism             -0.257     1.296    
    SLICE_X186Y90        FDRE (Hold_fdre_C_D)         0.059     1.355    aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/cbcc_gtx0_i/wdth_conv_2stage_reg[33]
  -------------------------------------------------------------------
                         required time                         -1.355    
                         arrival time                           1.439    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/rxresetfsm_i/u_rst_sync_rx_reset/stg5_reg/C
                            (rising edge-triggered cell FDRE clocked by aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/aurora_64b66b_0_multi_gt_i/aurora_64b66b_0_gtx_inst/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/rxresetfsm_i/FABRIC_PCS_RESET_reg/D
                            (rising edge-triggered cell FDRE clocked by aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/aurora_64b66b_0_multi_gt_i/aurora_64b66b_0_gtx_inst/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/aurora_64b66b_0_multi_gt_i/aurora_64b66b_0_gtx_inst/gtxe2_i/RXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/aurora_64b66b_0_multi_gt_i/aurora_64b66b_0_gtx_inst/gtxe2_i/RXOUTCLK rise@0.000ns - aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/aurora_64b66b_0_multi_gt_i/aurora_64b66b_0_gtx_inst/gtxe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        0.183ns  (logic 0.128ns (70.125%)  route 0.055ns (29.875%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.555ns
    Source Clock Delay      (SCD):    1.287ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/aurora_64b66b_0_multi_gt_i/aurora_64b66b_0_gtx_inst/gtxe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/aurora_64b66b_0_multi_gt_i/aurora_64b66b_0_gtx_inst/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.574     0.574    aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/rxrecclk_from_gtx_i
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.600 r  aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/rxrecclk_bufg_i/O
                         net (fo=611, routed)         0.687     1.287    aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/rxresetfsm_i/u_rst_sync_rx_reset/stg5_reg_0
    SLICE_X187Y98        FDRE                                         r  aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/rxresetfsm_i/u_rst_sync_rx_reset/stg5_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X187Y98        FDRE (Prop_fdre_C_Q)         0.100     1.387 r  aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/rxresetfsm_i/u_rst_sync_rx_reset/stg5_reg/Q
                         net (fo=1, routed)           0.055     1.442    aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/rxresetfsm_i/u_rst_sync_system_reset/rx_reset_r3
    SLICE_X186Y98        LUT2 (Prop_lut2_I1_O)        0.028     1.470 r  aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/rxresetfsm_i/u_rst_sync_system_reset/FABRIC_PCS_RESET_i_1/O
                         net (fo=1, routed)           0.000     1.470    aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/rxresetfsm_i/u_rst_sync_system_reset_n_0
    SLICE_X186Y98        FDRE                                         r  aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/rxresetfsm_i/FABRIC_PCS_RESET_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/aurora_64b66b_0_multi_gt_i/aurora_64b66b_0_gtx_inst/gtxe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/aurora_64b66b_0_multi_gt_i/aurora_64b66b_0_gtx_inst/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.615     0.615    aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/rxrecclk_from_gtx_i
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     0.645 r  aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/rxrecclk_bufg_i/O
                         net (fo=611, routed)         0.910     1.555    aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/rxresetfsm_i/stg4_reg_0
    SLICE_X186Y98        FDRE                                         r  aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/rxresetfsm_i/FABRIC_PCS_RESET_reg/C
                         clock pessimism             -0.257     1.298    
    SLICE_X186Y98        FDRE (Hold_fdre_C_D)         0.087     1.385    aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/rxresetfsm_i/FABRIC_PCS_RESET_reg
  -------------------------------------------------------------------
                         required time                         -1.385    
                         arrival time                           1.470    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/block_sync_sm_gtx0_i/slip_count_i_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/aurora_64b66b_0_multi_gt_i/aurora_64b66b_0_gtx_inst/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/block_sync_sm_gtx0_i/slip_count_i_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/aurora_64b66b_0_multi_gt_i/aurora_64b66b_0_gtx_inst/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/aurora_64b66b_0_multi_gt_i/aurora_64b66b_0_gtx_inst/gtxe2_i/RXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/aurora_64b66b_0_multi_gt_i/aurora_64b66b_0_gtx_inst/gtxe2_i/RXOUTCLK rise@0.000ns - aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/aurora_64b66b_0_multi_gt_i/aurora_64b66b_0_gtx_inst/gtxe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        0.156ns  (logic 0.100ns (64.296%)  route 0.056ns (35.704%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.559ns
    Source Clock Delay      (SCD):    1.291ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/aurora_64b66b_0_multi_gt_i/aurora_64b66b_0_gtx_inst/gtxe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/aurora_64b66b_0_multi_gt_i/aurora_64b66b_0_gtx_inst/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.574     0.574    aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/rxrecclk_from_gtx_i
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.600 r  aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/rxrecclk_bufg_i/O
                         net (fo=611, routed)         0.691     1.291    aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/block_sync_sm_gtx0_i/out
    SLICE_X197Y98        FDRE                                         r  aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/block_sync_sm_gtx0_i/slip_count_i_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X197Y98        FDRE (Prop_fdre_C_Q)         0.100     1.391 r  aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/block_sync_sm_gtx0_i/slip_count_i_reg[2]/Q
                         net (fo=1, routed)           0.056     1.447    aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/block_sync_sm_gtx0_i/slip_count_i_reg_n_0_[2]
    SLICE_X196Y98        FDRE                                         r  aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/block_sync_sm_gtx0_i/slip_count_i_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/aurora_64b66b_0_multi_gt_i/aurora_64b66b_0_gtx_inst/gtxe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/aurora_64b66b_0_multi_gt_i/aurora_64b66b_0_gtx_inst/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.615     0.615    aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/rxrecclk_from_gtx_i
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     0.645 r  aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/rxrecclk_bufg_i/O
                         net (fo=611, routed)         0.914     1.559    aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/block_sync_sm_gtx0_i/out
    SLICE_X196Y98        FDRE                                         r  aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/block_sync_sm_gtx0_i/slip_count_i_reg[3]/C
                         clock pessimism             -0.257     1.302    
    SLICE_X196Y98        FDRE (Hold_fdre_C_D)         0.059     1.361    aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/block_sync_sm_gtx0_i/slip_count_i_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.361    
                         arrival time                           1.447    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/descrambler_64b66b_gtx0_i/unscrambled_data_i_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/aurora_64b66b_0_multi_gt_i/aurora_64b66b_0_gtx_inst/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/cbcc_gtx0_i/srlc32e[12].SRLC32E_inst_1/D
                            (rising edge-triggered cell SRL16E clocked by aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/aurora_64b66b_0_multi_gt_i/aurora_64b66b_0_gtx_inst/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/aurora_64b66b_0_multi_gt_i/aurora_64b66b_0_gtx_inst/gtxe2_i/RXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/aurora_64b66b_0_multi_gt_i/aurora_64b66b_0_gtx_inst/gtxe2_i/RXOUTCLK rise@0.000ns - aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/aurora_64b66b_0_multi_gt_i/aurora_64b66b_0_gtx_inst/gtxe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.100ns (51.054%)  route 0.096ns (48.946%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.555ns
    Source Clock Delay      (SCD):    1.287ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/aurora_64b66b_0_multi_gt_i/aurora_64b66b_0_gtx_inst/gtxe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/aurora_64b66b_0_multi_gt_i/aurora_64b66b_0_gtx_inst/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.574     0.574    aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/rxrecclk_from_gtx_i
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.600 r  aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/rxrecclk_bufg_i/O
                         net (fo=611, routed)         0.687     1.287    aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/descrambler_64b66b_gtx0_i/out
    SLICE_X195Y92        FDRE                                         r  aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/descrambler_64b66b_gtx0_i/unscrambled_data_i_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X195Y92        FDRE (Prop_fdre_C_Q)         0.100     1.387 r  aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/descrambler_64b66b_gtx0_i/unscrambled_data_i_reg[12]/Q
                         net (fo=1, routed)           0.096     1.483    aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/cbcc_gtx0_i/UNSCRAMBLED_DATA_OUT[12]
    SLICE_X194Y92        SRL16E                                       r  aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/cbcc_gtx0_i/srlc32e[12].SRLC32E_inst_1/D
  -------------------------------------------------------------------    -------------------

                         (clock aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/aurora_64b66b_0_multi_gt_i/aurora_64b66b_0_gtx_inst/gtxe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/aurora_64b66b_0_multi_gt_i/aurora_64b66b_0_gtx_inst/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.615     0.615    aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/rxrecclk_from_gtx_i
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     0.645 r  aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/rxrecclk_bufg_i/O
                         net (fo=611, routed)         0.910     1.555    aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/cbcc_gtx0_i/out
    SLICE_X194Y92        SRL16E                                       r  aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/cbcc_gtx0_i/srlc32e[12].SRLC32E_inst_1/CLK
                         clock pessimism             -0.257     1.298    
    SLICE_X194Y92        SRL16E (Hold_srl16e_CLK_D)
                                                      0.095     1.393    aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/cbcc_gtx0_i/srlc32e[12].SRLC32E_inst_1
  -------------------------------------------------------------------
                         required time                         -1.393    
                         arrival time                           1.483    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/descrambler_64b66b_gtx0_i/unscrambled_data_i_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/aurora_64b66b_0_multi_gt_i/aurora_64b66b_0_gtx_inst/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/cbcc_gtx0_i/srlc32e[18].SRLC32E_inst_1/D
                            (rising edge-triggered cell SRL16E clocked by aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/aurora_64b66b_0_multi_gt_i/aurora_64b66b_0_gtx_inst/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/aurora_64b66b_0_multi_gt_i/aurora_64b66b_0_gtx_inst/gtxe2_i/RXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/aurora_64b66b_0_multi_gt_i/aurora_64b66b_0_gtx_inst/gtxe2_i/RXOUTCLK rise@0.000ns - aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/aurora_64b66b_0_multi_gt_i/aurora_64b66b_0_gtx_inst/gtxe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        0.202ns  (logic 0.100ns (49.389%)  route 0.102ns (50.611%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.555ns
    Source Clock Delay      (SCD):    1.287ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/aurora_64b66b_0_multi_gt_i/aurora_64b66b_0_gtx_inst/gtxe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/aurora_64b66b_0_multi_gt_i/aurora_64b66b_0_gtx_inst/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.574     0.574    aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/rxrecclk_from_gtx_i
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.600 r  aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/rxrecclk_bufg_i/O
                         net (fo=611, routed)         0.687     1.287    aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/descrambler_64b66b_gtx0_i/out
    SLICE_X195Y92        FDRE                                         r  aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/descrambler_64b66b_gtx0_i/unscrambled_data_i_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X195Y92        FDRE (Prop_fdre_C_Q)         0.100     1.387 r  aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/descrambler_64b66b_gtx0_i/unscrambled_data_i_reg[18]/Q
                         net (fo=2, routed)           0.102     1.489    aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/cbcc_gtx0_i/UNSCRAMBLED_DATA_OUT[18]
    SLICE_X194Y91        SRL16E                                       r  aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/cbcc_gtx0_i/srlc32e[18].SRLC32E_inst_1/D
  -------------------------------------------------------------------    -------------------

                         (clock aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/aurora_64b66b_0_multi_gt_i/aurora_64b66b_0_gtx_inst/gtxe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/aurora_64b66b_0_multi_gt_i/aurora_64b66b_0_gtx_inst/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.615     0.615    aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/rxrecclk_from_gtx_i
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     0.645 r  aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/rxrecclk_bufg_i/O
                         net (fo=611, routed)         0.910     1.555    aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/cbcc_gtx0_i/out
    SLICE_X194Y91        SRL16E                                       r  aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/cbcc_gtx0_i/srlc32e[18].SRLC32E_inst_1/CLK
                         clock pessimism             -0.254     1.301    
    SLICE_X194Y91        SRL16E (Hold_srl16e_CLK_D)
                                                      0.098     1.399    aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/cbcc_gtx0_i/srlc32e[18].SRLC32E_inst_1
  -------------------------------------------------------------------
                         required time                         -1.399    
                         arrival time                           1.489    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/descrambler_64b66b_gtx0_i/unscrambled_data_i_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/aurora_64b66b_0_multi_gt_i/aurora_64b66b_0_gtx_inst/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/cbcc_gtx0_i/srlc32e[3].SRLC32E_inst_1/D
                            (rising edge-triggered cell SRL16E clocked by aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/aurora_64b66b_0_multi_gt_i/aurora_64b66b_0_gtx_inst/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/aurora_64b66b_0_multi_gt_i/aurora_64b66b_0_gtx_inst/gtxe2_i/RXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/aurora_64b66b_0_multi_gt_i/aurora_64b66b_0_gtx_inst/gtxe2_i/RXOUTCLK rise@0.000ns - aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/aurora_64b66b_0_multi_gt_i/aurora_64b66b_0_gtx_inst/gtxe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        0.195ns  (logic 0.091ns (46.662%)  route 0.104ns (53.338%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.555ns
    Source Clock Delay      (SCD):    1.288ns
    Clock Pessimism Removal (CPR):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/aurora_64b66b_0_multi_gt_i/aurora_64b66b_0_gtx_inst/gtxe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/aurora_64b66b_0_multi_gt_i/aurora_64b66b_0_gtx_inst/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.574     0.574    aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/rxrecclk_from_gtx_i
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.600 r  aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/rxrecclk_bufg_i/O
                         net (fo=611, routed)         0.688     1.288    aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/descrambler_64b66b_gtx0_i/out
    SLICE_X193Y93        FDRE                                         r  aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/descrambler_64b66b_gtx0_i/unscrambled_data_i_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X193Y93        FDRE (Prop_fdre_C_Q)         0.091     1.379 r  aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/descrambler_64b66b_gtx0_i/unscrambled_data_i_reg[3]/Q
                         net (fo=1, routed)           0.104     1.483    aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/cbcc_gtx0_i/UNSCRAMBLED_DATA_OUT[3]
    SLICE_X190Y93        SRL16E                                       r  aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/cbcc_gtx0_i/srlc32e[3].SRLC32E_inst_1/D
  -------------------------------------------------------------------    -------------------

                         (clock aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/aurora_64b66b_0_multi_gt_i/aurora_64b66b_0_gtx_inst/gtxe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/aurora_64b66b_0_multi_gt_i/aurora_64b66b_0_gtx_inst/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.615     0.615    aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/rxrecclk_from_gtx_i
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     0.645 r  aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/rxrecclk_bufg_i/O
                         net (fo=611, routed)         0.910     1.555    aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/cbcc_gtx0_i/out
    SLICE_X190Y93        SRL16E                                       r  aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/cbcc_gtx0_i/srlc32e[3].SRLC32E_inst_1/CLK
                         clock pessimism             -0.233     1.322    
    SLICE_X190Y93        SRL16E (Hold_srl16e_CLK_D)
                                                      0.066     1.388    aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/cbcc_gtx0_i/srlc32e[3].SRLC32E_inst_1
  -------------------------------------------------------------------
                         required time                         -1.388    
                         arrival time                           1.483    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/descrambler_64b66b_gtx0_i/unscrambled_data_i_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/aurora_64b66b_0_multi_gt_i/aurora_64b66b_0_gtx_inst/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/cbcc_gtx0_i/srlc32e[17].SRLC32E_inst_1/D
                            (rising edge-triggered cell SRL16E clocked by aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/aurora_64b66b_0_multi_gt_i/aurora_64b66b_0_gtx_inst/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/aurora_64b66b_0_multi_gt_i/aurora_64b66b_0_gtx_inst/gtxe2_i/RXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/aurora_64b66b_0_multi_gt_i/aurora_64b66b_0_gtx_inst/gtxe2_i/RXOUTCLK rise@0.000ns - aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/aurora_64b66b_0_multi_gt_i/aurora_64b66b_0_gtx_inst/gtxe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        0.204ns  (logic 0.100ns (48.994%)  route 0.104ns (51.006%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.555ns
    Source Clock Delay      (SCD):    1.287ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/aurora_64b66b_0_multi_gt_i/aurora_64b66b_0_gtx_inst/gtxe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/aurora_64b66b_0_multi_gt_i/aurora_64b66b_0_gtx_inst/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.574     0.574    aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/rxrecclk_from_gtx_i
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.600 r  aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/rxrecclk_bufg_i/O
                         net (fo=611, routed)         0.687     1.287    aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/descrambler_64b66b_gtx0_i/out
    SLICE_X193Y92        FDRE                                         r  aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/descrambler_64b66b_gtx0_i/unscrambled_data_i_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X193Y92        FDRE (Prop_fdre_C_Q)         0.100     1.387 r  aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/descrambler_64b66b_gtx0_i/unscrambled_data_i_reg[17]/Q
                         net (fo=2, routed)           0.104     1.491    aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/cbcc_gtx0_i/UNSCRAMBLED_DATA_OUT[17]
    SLICE_X194Y91        SRL16E                                       r  aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/cbcc_gtx0_i/srlc32e[17].SRLC32E_inst_1/D
  -------------------------------------------------------------------    -------------------

                         (clock aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/aurora_64b66b_0_multi_gt_i/aurora_64b66b_0_gtx_inst/gtxe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/aurora_64b66b_0_multi_gt_i/aurora_64b66b_0_gtx_inst/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.615     0.615    aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/rxrecclk_from_gtx_i
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     0.645 r  aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/rxrecclk_bufg_i/O
                         net (fo=611, routed)         0.910     1.555    aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/cbcc_gtx0_i/out
    SLICE_X194Y91        SRL16E                                       r  aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/cbcc_gtx0_i/srlc32e[17].SRLC32E_inst_1/CLK
                         clock pessimism             -0.254     1.301    
    SLICE_X194Y91        SRL16E (Hold_srl16e_CLK_D)
                                                      0.092     1.393    aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/cbcc_gtx0_i/srlc32e[17].SRLC32E_inst_1
  -------------------------------------------------------------------
                         required time                         -1.393    
                         arrival time                           1.491    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/common_reset_cbcc_i/cb_bit_err_ext_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/aurora_64b66b_0_multi_gt_i/aurora_64b66b_0_gtx_inst/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/common_reset_cbcc_i/reset_cbcc_comb_reg/D
                            (rising edge-triggered cell FDRE clocked by aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/aurora_64b66b_0_multi_gt_i/aurora_64b66b_0_gtx_inst/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/aurora_64b66b_0_multi_gt_i/aurora_64b66b_0_gtx_inst/gtxe2_i/RXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/aurora_64b66b_0_multi_gt_i/aurora_64b66b_0_gtx_inst/gtxe2_i/RXOUTCLK rise@0.000ns - aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/aurora_64b66b_0_multi_gt_i/aurora_64b66b_0_gtx_inst/gtxe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        0.202ns  (logic 0.128ns (63.495%)  route 0.074ns (36.505%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.528ns
    Source Clock Delay      (SCD):    1.261ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/aurora_64b66b_0_multi_gt_i/aurora_64b66b_0_gtx_inst/gtxe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/aurora_64b66b_0_multi_gt_i/aurora_64b66b_0_gtx_inst/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.574     0.574    aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/rxrecclk_from_gtx_i
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.600 r  aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/rxrecclk_bufg_i/O
                         net (fo=611, routed)         0.661     1.261    aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/common_reset_cbcc_i/stg2_reg
    SLICE_X183Y97        FDRE                                         r  aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/common_reset_cbcc_i/cb_bit_err_ext_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X183Y97        FDRE (Prop_fdre_C_Q)         0.100     1.361 r  aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/common_reset_cbcc_i/cb_bit_err_ext_cnt_reg[2]/Q
                         net (fo=5, routed)           0.074     1.435    aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/common_reset_cbcc_i/u_cdc_chan_bond_reset/Q[2]
    SLICE_X182Y97        LUT6 (Prop_lut6_I1_O)        0.028     1.463 r  aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/common_reset_cbcc_i/u_cdc_chan_bond_reset/reset_cbcc_comb_i_1/O
                         net (fo=1, routed)           0.000     1.463    aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/common_reset_cbcc_i/u_cdc_chan_bond_reset_n_0
    SLICE_X182Y97        FDRE                                         r  aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/common_reset_cbcc_i/reset_cbcc_comb_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/aurora_64b66b_0_multi_gt_i/aurora_64b66b_0_gtx_inst/gtxe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/aurora_64b66b_0_multi_gt_i/aurora_64b66b_0_gtx_inst/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.615     0.615    aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/rxrecclk_from_gtx_i
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     0.645 r  aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/rxrecclk_bufg_i/O
                         net (fo=611, routed)         0.883     1.528    aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/common_reset_cbcc_i/stg2_reg
    SLICE_X182Y97        FDRE                                         r  aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/common_reset_cbcc_i/reset_cbcc_comb_reg/C
                         clock pessimism             -0.256     1.272    
    SLICE_X182Y97        FDRE (Hold_fdre_C_D)         0.087     1.359    aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/common_reset_cbcc_i/reset_cbcc_comb_reg
  -------------------------------------------------------------------
                         required time                         -1.359    
                         arrival time                           1.463    
  -------------------------------------------------------------------
                         slack                                  0.104    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/aurora_64b66b_0_multi_gt_i/aurora_64b66b_0_gtx_inst/gtxe2_i/RXOUTCLK
Waveform(ns):       { 0.000 3.200 }
Period(ns):         6.400
Sources:            { aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/aurora_64b66b_0_multi_gt_i/aurora_64b66b_0_gtx_inst/gtxe2_i/RXOUTCLK }

Check Type        Corner  Lib Pin                  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location            Pin
Min Period        n/a     GTXE2_CHANNEL/RXUSRCLK   n/a            3.102         6.400       3.298      GTXE2_CHANNEL_X0Y7  aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/aurora_64b66b_0_multi_gt_i/aurora_64b66b_0_gtx_inst/gtxe2_i/RXUSRCLK
Min Period        n/a     GTXE2_CHANNEL/RXUSRCLK2  n/a            3.102         6.400       3.298      GTXE2_CHANNEL_X0Y7  aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/aurora_64b66b_0_multi_gt_i/aurora_64b66b_0_gtx_inst/gtxe2_i/RXUSRCLK2
Min Period        n/a     GTXE2_CHANNEL/RXOUTCLK   n/a            2.424         6.400       3.976      GTXE2_CHANNEL_X0Y7  aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/aurora_64b66b_0_multi_gt_i/aurora_64b66b_0_gtx_inst/gtxe2_i/RXOUTCLK
Min Period        n/a     FIFO36E1/WRCLK           n/a            1.839         6.400       4.561      RAMB36_X9Y17        aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/cbcc_gtx0_i/data_fifo/WRCLK
Min Period        n/a     BUFGCTRL/I0              n/a            1.409         6.400       4.992      BUFGCTRL_X0Y1       aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/rxrecclk_bufg_i/I0
Min Period        n/a     FDRE/C                   n/a            0.750         6.400       5.650      SLICE_X191Y91       aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/cbcc_gtx0_i/raw_data_r_r_reg[24]/C
Min Period        n/a     FDRE/C                   n/a            0.750         6.400       5.650      SLICE_X187Y92       aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/cbcc_gtx0_i/raw_data_r_r_reg[29]/C
Min Period        n/a     FDRE/C                   n/a            0.750         6.400       5.650      SLICE_X189Y91       aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/cbcc_gtx0_i/raw_data_r_r_reg[6]/C
Min Period        n/a     FDRE/C                   n/a            0.750         6.400       5.650      SLICE_X194Y92       aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/cbcc_gtx0_i/raw_data_r_reg[13]/C
Min Period        n/a     FDRE/C                   n/a            0.750         6.400       5.650      SLICE_X194Y92       aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/cbcc_gtx0_i/raw_data_r_reg[14]/C
Low Pulse Width   Slow    SRL16E/CLK               n/a            0.642         3.200       2.558      SLICE_X190Y92       aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/cbcc_gtx0_i/srlc32e[24].SRLC32E_inst_1/CLK
Low Pulse Width   Slow    SRL16E/CLK               n/a            0.642         3.200       2.558      SLICE_X190Y92       aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/cbcc_gtx0_i/srlc32e[25].SRLC32E_inst_1/CLK
Low Pulse Width   Slow    SRL16E/CLK               n/a            0.642         3.200       2.558      SLICE_X190Y92       aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/cbcc_gtx0_i/srlc32e[26].SRLC32E_inst_1/CLK
Low Pulse Width   Slow    SRL16E/CLK               n/a            0.642         3.200       2.558      SLICE_X190Y92       aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/cbcc_gtx0_i/srlc32e[27].SRLC32E_inst_1/CLK
Low Pulse Width   Slow    SRL16E/CLK               n/a            0.642         3.200       2.558      SLICE_X190Y92       aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/cbcc_gtx0_i/srlc32e[28].SRLC32E_inst_1/CLK
Low Pulse Width   Slow    SRL16E/CLK               n/a            0.642         3.200       2.558      SLICE_X190Y92       aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/cbcc_gtx0_i/srlc32e[29].SRLC32E_inst_1/CLK
Low Pulse Width   Slow    SRL16E/CLK               n/a            0.642         3.200       2.558      SLICE_X190Y92       aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/cbcc_gtx0_i/srlc32e[2].SRLC32E_inst_1/CLK
Low Pulse Width   Slow    SRL16E/CLK               n/a            0.642         3.200       2.558      SLICE_X190Y92       aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/cbcc_gtx0_i/srlc32e[30].SRLC32E_inst_1/CLK
Low Pulse Width   Slow    SRL16E/CLK               n/a            0.642         3.200       2.558      SLICE_X190Y93       aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/cbcc_gtx0_i/srlc32e[31].SRLC32E_inst_1/CLK
Low Pulse Width   Slow    SRL16E/CLK               n/a            0.642         3.200       2.558      SLICE_X190Y93       aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/cbcc_gtx0_i/srlc32e[32].SRLC32E_inst_1/CLK
High Pulse Width  Fast    SRL16E/CLK               n/a            0.642         3.200       2.558      SLICE_X190Y92       aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/cbcc_gtx0_i/srlc32e[24].SRLC32E_inst_1/CLK
High Pulse Width  Fast    SRL16E/CLK               n/a            0.642         3.200       2.558      SLICE_X190Y92       aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/cbcc_gtx0_i/srlc32e[25].SRLC32E_inst_1/CLK
High Pulse Width  Fast    SRL16E/CLK               n/a            0.642         3.200       2.558      SLICE_X190Y92       aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/cbcc_gtx0_i/srlc32e[26].SRLC32E_inst_1/CLK
High Pulse Width  Fast    SRL16E/CLK               n/a            0.642         3.200       2.558      SLICE_X190Y92       aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/cbcc_gtx0_i/srlc32e[27].SRLC32E_inst_1/CLK
High Pulse Width  Fast    SRL16E/CLK               n/a            0.642         3.200       2.558      SLICE_X190Y92       aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/cbcc_gtx0_i/srlc32e[28].SRLC32E_inst_1/CLK
High Pulse Width  Fast    SRL16E/CLK               n/a            0.642         3.200       2.558      SLICE_X190Y92       aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/cbcc_gtx0_i/srlc32e[29].SRLC32E_inst_1/CLK
High Pulse Width  Fast    SRL16E/CLK               n/a            0.642         3.200       2.558      SLICE_X190Y92       aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/cbcc_gtx0_i/srlc32e[2].SRLC32E_inst_1/CLK
High Pulse Width  Fast    SRL16E/CLK               n/a            0.642         3.200       2.558      SLICE_X190Y92       aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/cbcc_gtx0_i/srlc32e[30].SRLC32E_inst_1/CLK
High Pulse Width  Fast    SRL16E/CLK               n/a            0.642         3.200       2.558      SLICE_X186Y94       aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/cbcc_gtx0_i/wait_for_wr_en_wr3_reg[0]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK               n/a            0.642         3.200       2.558      SLICE_X186Y94       aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/cbcc_gtx0_i/wait_for_wr_en_wr3_reg[1]_srl3/CLK



---------------------------------------------------------------------------------------------------
From Clock:  aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/aurora_64b66b_0_multi_gt_i/aurora_64b66b_0_gtx_inst/gtxe2_i/TXOUTCLK
  To Clock:  aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/aurora_64b66b_0_multi_gt_i/aurora_64b66b_0_gtx_inst/gtxe2_i/TXOUTCLK

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.700ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/aurora_64b66b_0_multi_gt_i/aurora_64b66b_0_gtx_inst/gtxe2_i/TXOUTCLK
Waveform(ns):       { 0.000 3.200 }
Period(ns):         6.400
Sources:            { aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/aurora_64b66b_0_multi_gt_i/aurora_64b66b_0_gtx_inst/gtxe2_i/TXOUTCLK }

Check Type        Corner  Lib Pin                 Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location            Pin
Min Period        n/a     GTXE2_CHANNEL/TXOUTCLK  n/a            2.424         6.400       3.976      GTXE2_CHANNEL_X0Y7  aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/aurora_64b66b_0_multi_gt_i/aurora_64b66b_0_gtx_inst/gtxe2_i/TXOUTCLK
Min Period        n/a     BUFG/I                  n/a            1.409         6.400       4.992      BUFGCTRL_X0Y4       aurora_64b66b_rb/inst/clock_module_i/txout_clock_net_i/I
Min Period        n/a     MMCME2_ADV/CLKIN1       n/a            1.071         6.400       5.329      MMCME2_ADV_X0Y2     aurora_64b66b_rb/inst/clock_module_i/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1       n/a            100.000       6.400       93.600     MMCME2_ADV_X0Y2     aurora_64b66b_rb/inst/clock_module_i/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1       n/a            1.500         3.200       1.700      MMCME2_ADV_X0Y2     aurora_64b66b_rb/inst/clock_module_i/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1       n/a            1.500         3.200       1.700      MMCME2_ADV_X0Y2     aurora_64b66b_rb/inst/clock_module_i/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1       n/a            1.500         3.200       1.700      MMCME2_ADV_X0Y2     aurora_64b66b_rb/inst/clock_module_i/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1       n/a            1.500         3.200       1.700      MMCME2_ADV_X0Y2     aurora_64b66b_rb/inst/clock_module_i/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout
  To Clock:  clkfbout

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        5.329ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout
Waveform(ns):       { 0.000 3.200 }
Period(ns):         6.400
Sources:            { aurora_64b66b_rb/inst/clock_module_i/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.071         6.400       5.329      MMCME2_ADV_X0Y2  aurora_64b66b_rb/inst/clock_module_i/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.071         6.400       5.329      MMCME2_ADV_X0Y2  aurora_64b66b_rb/inst/clock_module_i/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       6.400       93.600     MMCME2_ADV_X0Y2  aurora_64b66b_rb/inst/clock_module_i/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       6.400       206.960    MMCME2_ADV_X0Y2  aurora_64b66b_rb/inst/clock_module_i/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sync_clk_i
  To Clock:  sync_clk_i

Setup :            0  Failing Endpoints,  Worst Slack        3.928ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.108ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.800ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.928ns  (required time - arrival time)
  Source:                 aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sync_clk_i  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[16]/CE
                            (rising edge-triggered cell FDRE clocked by sync_clk_i  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             sync_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (sync_clk_i rise@6.400ns - sync_clk_i rise@0.000ns)
  Data Path Delay:        2.089ns  (logic 0.403ns (19.288%)  route 1.686ns (80.712%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.488ns = ( 11.888 - 6.400 ) 
    Source Clock Delay      (SCD):    5.989ns
    Clock Pessimism Removal (CPR):    0.475ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.104ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sync_clk_i rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/aurora_64b66b_0_multi_gt_i/aurora_64b66b_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.298     1.298    aurora_64b66b_rb/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     1.391 r  aurora_64b66b_rb/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           1.505     2.896    aurora_64b66b_rb/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     2.973 r  aurora_64b66b_rb/inst/clock_module_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.549     4.522    aurora_64b66b_rb/inst/clock_module_i/sync_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     4.615 r  aurora_64b66b_rb/inst/clock_module_i/sync_clock_net_i/O
                         net (fo=34, routed)          1.374     5.989    aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/txresetfsm_i/stg4_reg
    SLICE_X192Y110       FDRE                                         r  aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X192Y110       FDRE (Prop_fdre_C_Q)         0.223     6.212 f  aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[11]/Q
                         net (fo=2, routed)           0.440     6.652    aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[11]
    SLICE_X193Y111       LUT4 (Prop_lut4_I0_O)        0.043     6.695 r  aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/txresetfsm_i/wait_bypass_count[0]_i_8/O
                         net (fo=1, routed)           0.342     7.037    aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/txresetfsm_i/wait_bypass_count[0]_i_8_n_0
    SLICE_X193Y110       LUT5 (Prop_lut5_I4_O)        0.043     7.080 r  aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/txresetfsm_i/wait_bypass_count[0]_i_7/O
                         net (fo=1, routed)           0.229     7.308    aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/txresetfsm_i/wait_bypass_count[0]_i_7_n_0
    SLICE_X193Y109       LUT6 (Prop_lut6_I5_O)        0.043     7.351 r  aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/txresetfsm_i/wait_bypass_count[0]_i_4/O
                         net (fo=2, routed)           0.350     7.701    aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_fsm_rst_done/time_out_wait_bypass_reg_0
    SLICE_X191Y109       LUT2 (Prop_lut2_I0_O)        0.051     7.752 r  aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_fsm_rst_done/wait_bypass_count[0]_i_2/O
                         net (fo=17, routed)          0.327     8.078    aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_fsm_rst_done_n_1
    SLICE_X192Y112       FDRE                                         r  aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[16]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sync_clk_i rise edge)
                                                      6.400     6.400 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     6.400 r  aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/aurora_64b66b_0_multi_gt_i/aurora_64b66b_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.234     7.634    aurora_64b66b_rb/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083     7.717 r  aurora_64b66b_rb/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           1.347     9.064    aurora_64b66b_rb/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073     9.137 r  aurora_64b66b_rb/inst/clock_module_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.431    10.568    aurora_64b66b_rb/inst/clock_module_i/sync_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    10.651 r  aurora_64b66b_rb/inst/clock_module_i/sync_clock_net_i/O
                         net (fo=34, routed)          1.237    11.888    aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/txresetfsm_i/stg4_reg
    SLICE_X192Y112       FDRE                                         r  aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[16]/C
                         clock pessimism              0.475    12.363    
                         clock uncertainty           -0.063    12.300    
    SLICE_X192Y112       FDRE (Setup_fdre_C_CE)      -0.294    12.006    aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[16]
  -------------------------------------------------------------------
                         required time                         12.006    
                         arrival time                          -8.078    
  -------------------------------------------------------------------
                         slack                                  3.928    

Slack (MET) :             3.942ns  (required time - arrival time)
  Source:                 aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sync_clk_i  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by sync_clk_i  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             sync_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (sync_clk_i rise@6.400ns - sync_clk_i rise@0.000ns)
  Data Path Delay:        2.076ns  (logic 0.403ns (19.408%)  route 1.673ns (80.592%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.490ns = ( 11.890 - 6.400 ) 
    Source Clock Delay      (SCD):    5.989ns
    Clock Pessimism Removal (CPR):    0.475ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.104ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sync_clk_i rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/aurora_64b66b_0_multi_gt_i/aurora_64b66b_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.298     1.298    aurora_64b66b_rb/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     1.391 r  aurora_64b66b_rb/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           1.505     2.896    aurora_64b66b_rb/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     2.973 r  aurora_64b66b_rb/inst/clock_module_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.549     4.522    aurora_64b66b_rb/inst/clock_module_i/sync_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     4.615 r  aurora_64b66b_rb/inst/clock_module_i/sync_clock_net_i/O
                         net (fo=34, routed)          1.374     5.989    aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/txresetfsm_i/stg4_reg
    SLICE_X192Y110       FDRE                                         r  aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X192Y110       FDRE (Prop_fdre_C_Q)         0.223     6.212 f  aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[11]/Q
                         net (fo=2, routed)           0.440     6.652    aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[11]
    SLICE_X193Y111       LUT4 (Prop_lut4_I0_O)        0.043     6.695 r  aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/txresetfsm_i/wait_bypass_count[0]_i_8/O
                         net (fo=1, routed)           0.342     7.037    aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/txresetfsm_i/wait_bypass_count[0]_i_8_n_0
    SLICE_X193Y110       LUT5 (Prop_lut5_I4_O)        0.043     7.080 r  aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/txresetfsm_i/wait_bypass_count[0]_i_7/O
                         net (fo=1, routed)           0.229     7.308    aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/txresetfsm_i/wait_bypass_count[0]_i_7_n_0
    SLICE_X193Y109       LUT6 (Prop_lut6_I5_O)        0.043     7.351 r  aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/txresetfsm_i/wait_bypass_count[0]_i_4/O
                         net (fo=2, routed)           0.350     7.701    aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_fsm_rst_done/time_out_wait_bypass_reg_0
    SLICE_X191Y109       LUT2 (Prop_lut2_I0_O)        0.051     7.752 r  aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_fsm_rst_done/wait_bypass_count[0]_i_2/O
                         net (fo=17, routed)          0.314     8.065    aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_fsm_rst_done_n_1
    SLICE_X192Y109       FDRE                                         r  aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sync_clk_i rise edge)
                                                      6.400     6.400 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     6.400 r  aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/aurora_64b66b_0_multi_gt_i/aurora_64b66b_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.234     7.634    aurora_64b66b_rb/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083     7.717 r  aurora_64b66b_rb/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           1.347     9.064    aurora_64b66b_rb/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073     9.137 r  aurora_64b66b_rb/inst/clock_module_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.431    10.568    aurora_64b66b_rb/inst/clock_module_i/sync_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    10.651 r  aurora_64b66b_rb/inst/clock_module_i/sync_clock_net_i/O
                         net (fo=34, routed)          1.239    11.890    aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/txresetfsm_i/stg4_reg
    SLICE_X192Y109       FDRE                                         r  aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[4]/C
                         clock pessimism              0.475    12.365    
                         clock uncertainty           -0.063    12.302    
    SLICE_X192Y109       FDRE (Setup_fdre_C_CE)      -0.294    12.008    aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[4]
  -------------------------------------------------------------------
                         required time                         12.008    
                         arrival time                          -8.065    
  -------------------------------------------------------------------
                         slack                                  3.942    

Slack (MET) :             3.942ns  (required time - arrival time)
  Source:                 aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sync_clk_i  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by sync_clk_i  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             sync_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (sync_clk_i rise@6.400ns - sync_clk_i rise@0.000ns)
  Data Path Delay:        2.076ns  (logic 0.403ns (19.408%)  route 1.673ns (80.592%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.490ns = ( 11.890 - 6.400 ) 
    Source Clock Delay      (SCD):    5.989ns
    Clock Pessimism Removal (CPR):    0.475ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.104ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sync_clk_i rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/aurora_64b66b_0_multi_gt_i/aurora_64b66b_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.298     1.298    aurora_64b66b_rb/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     1.391 r  aurora_64b66b_rb/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           1.505     2.896    aurora_64b66b_rb/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     2.973 r  aurora_64b66b_rb/inst/clock_module_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.549     4.522    aurora_64b66b_rb/inst/clock_module_i/sync_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     4.615 r  aurora_64b66b_rb/inst/clock_module_i/sync_clock_net_i/O
                         net (fo=34, routed)          1.374     5.989    aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/txresetfsm_i/stg4_reg
    SLICE_X192Y110       FDRE                                         r  aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X192Y110       FDRE (Prop_fdre_C_Q)         0.223     6.212 f  aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[11]/Q
                         net (fo=2, routed)           0.440     6.652    aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[11]
    SLICE_X193Y111       LUT4 (Prop_lut4_I0_O)        0.043     6.695 r  aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/txresetfsm_i/wait_bypass_count[0]_i_8/O
                         net (fo=1, routed)           0.342     7.037    aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/txresetfsm_i/wait_bypass_count[0]_i_8_n_0
    SLICE_X193Y110       LUT5 (Prop_lut5_I4_O)        0.043     7.080 r  aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/txresetfsm_i/wait_bypass_count[0]_i_7/O
                         net (fo=1, routed)           0.229     7.308    aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/txresetfsm_i/wait_bypass_count[0]_i_7_n_0
    SLICE_X193Y109       LUT6 (Prop_lut6_I5_O)        0.043     7.351 r  aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/txresetfsm_i/wait_bypass_count[0]_i_4/O
                         net (fo=2, routed)           0.350     7.701    aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_fsm_rst_done/time_out_wait_bypass_reg_0
    SLICE_X191Y109       LUT2 (Prop_lut2_I0_O)        0.051     7.752 r  aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_fsm_rst_done/wait_bypass_count[0]_i_2/O
                         net (fo=17, routed)          0.314     8.065    aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_fsm_rst_done_n_1
    SLICE_X192Y109       FDRE                                         r  aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sync_clk_i rise edge)
                                                      6.400     6.400 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     6.400 r  aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/aurora_64b66b_0_multi_gt_i/aurora_64b66b_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.234     7.634    aurora_64b66b_rb/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083     7.717 r  aurora_64b66b_rb/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           1.347     9.064    aurora_64b66b_rb/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073     9.137 r  aurora_64b66b_rb/inst/clock_module_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.431    10.568    aurora_64b66b_rb/inst/clock_module_i/sync_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    10.651 r  aurora_64b66b_rb/inst/clock_module_i/sync_clock_net_i/O
                         net (fo=34, routed)          1.239    11.890    aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/txresetfsm_i/stg4_reg
    SLICE_X192Y109       FDRE                                         r  aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[5]/C
                         clock pessimism              0.475    12.365    
                         clock uncertainty           -0.063    12.302    
    SLICE_X192Y109       FDRE (Setup_fdre_C_CE)      -0.294    12.008    aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[5]
  -------------------------------------------------------------------
                         required time                         12.008    
                         arrival time                          -8.065    
  -------------------------------------------------------------------
                         slack                                  3.942    

Slack (MET) :             3.942ns  (required time - arrival time)
  Source:                 aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sync_clk_i  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by sync_clk_i  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             sync_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (sync_clk_i rise@6.400ns - sync_clk_i rise@0.000ns)
  Data Path Delay:        2.076ns  (logic 0.403ns (19.408%)  route 1.673ns (80.592%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.490ns = ( 11.890 - 6.400 ) 
    Source Clock Delay      (SCD):    5.989ns
    Clock Pessimism Removal (CPR):    0.475ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.104ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sync_clk_i rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/aurora_64b66b_0_multi_gt_i/aurora_64b66b_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.298     1.298    aurora_64b66b_rb/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     1.391 r  aurora_64b66b_rb/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           1.505     2.896    aurora_64b66b_rb/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     2.973 r  aurora_64b66b_rb/inst/clock_module_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.549     4.522    aurora_64b66b_rb/inst/clock_module_i/sync_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     4.615 r  aurora_64b66b_rb/inst/clock_module_i/sync_clock_net_i/O
                         net (fo=34, routed)          1.374     5.989    aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/txresetfsm_i/stg4_reg
    SLICE_X192Y110       FDRE                                         r  aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X192Y110       FDRE (Prop_fdre_C_Q)         0.223     6.212 f  aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[11]/Q
                         net (fo=2, routed)           0.440     6.652    aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[11]
    SLICE_X193Y111       LUT4 (Prop_lut4_I0_O)        0.043     6.695 r  aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/txresetfsm_i/wait_bypass_count[0]_i_8/O
                         net (fo=1, routed)           0.342     7.037    aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/txresetfsm_i/wait_bypass_count[0]_i_8_n_0
    SLICE_X193Y110       LUT5 (Prop_lut5_I4_O)        0.043     7.080 r  aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/txresetfsm_i/wait_bypass_count[0]_i_7/O
                         net (fo=1, routed)           0.229     7.308    aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/txresetfsm_i/wait_bypass_count[0]_i_7_n_0
    SLICE_X193Y109       LUT6 (Prop_lut6_I5_O)        0.043     7.351 r  aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/txresetfsm_i/wait_bypass_count[0]_i_4/O
                         net (fo=2, routed)           0.350     7.701    aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_fsm_rst_done/time_out_wait_bypass_reg_0
    SLICE_X191Y109       LUT2 (Prop_lut2_I0_O)        0.051     7.752 r  aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_fsm_rst_done/wait_bypass_count[0]_i_2/O
                         net (fo=17, routed)          0.314     8.065    aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_fsm_rst_done_n_1
    SLICE_X192Y109       FDRE                                         r  aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sync_clk_i rise edge)
                                                      6.400     6.400 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     6.400 r  aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/aurora_64b66b_0_multi_gt_i/aurora_64b66b_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.234     7.634    aurora_64b66b_rb/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083     7.717 r  aurora_64b66b_rb/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           1.347     9.064    aurora_64b66b_rb/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073     9.137 r  aurora_64b66b_rb/inst/clock_module_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.431    10.568    aurora_64b66b_rb/inst/clock_module_i/sync_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    10.651 r  aurora_64b66b_rb/inst/clock_module_i/sync_clock_net_i/O
                         net (fo=34, routed)          1.239    11.890    aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/txresetfsm_i/stg4_reg
    SLICE_X192Y109       FDRE                                         r  aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[6]/C
                         clock pessimism              0.475    12.365    
                         clock uncertainty           -0.063    12.302    
    SLICE_X192Y109       FDRE (Setup_fdre_C_CE)      -0.294    12.008    aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[6]
  -------------------------------------------------------------------
                         required time                         12.008    
                         arrival time                          -8.065    
  -------------------------------------------------------------------
                         slack                                  3.942    

Slack (MET) :             3.942ns  (required time - arrival time)
  Source:                 aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sync_clk_i  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by sync_clk_i  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             sync_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (sync_clk_i rise@6.400ns - sync_clk_i rise@0.000ns)
  Data Path Delay:        2.076ns  (logic 0.403ns (19.408%)  route 1.673ns (80.592%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.490ns = ( 11.890 - 6.400 ) 
    Source Clock Delay      (SCD):    5.989ns
    Clock Pessimism Removal (CPR):    0.475ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.104ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sync_clk_i rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/aurora_64b66b_0_multi_gt_i/aurora_64b66b_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.298     1.298    aurora_64b66b_rb/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     1.391 r  aurora_64b66b_rb/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           1.505     2.896    aurora_64b66b_rb/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     2.973 r  aurora_64b66b_rb/inst/clock_module_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.549     4.522    aurora_64b66b_rb/inst/clock_module_i/sync_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     4.615 r  aurora_64b66b_rb/inst/clock_module_i/sync_clock_net_i/O
                         net (fo=34, routed)          1.374     5.989    aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/txresetfsm_i/stg4_reg
    SLICE_X192Y110       FDRE                                         r  aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X192Y110       FDRE (Prop_fdre_C_Q)         0.223     6.212 f  aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[11]/Q
                         net (fo=2, routed)           0.440     6.652    aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[11]
    SLICE_X193Y111       LUT4 (Prop_lut4_I0_O)        0.043     6.695 r  aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/txresetfsm_i/wait_bypass_count[0]_i_8/O
                         net (fo=1, routed)           0.342     7.037    aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/txresetfsm_i/wait_bypass_count[0]_i_8_n_0
    SLICE_X193Y110       LUT5 (Prop_lut5_I4_O)        0.043     7.080 r  aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/txresetfsm_i/wait_bypass_count[0]_i_7/O
                         net (fo=1, routed)           0.229     7.308    aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/txresetfsm_i/wait_bypass_count[0]_i_7_n_0
    SLICE_X193Y109       LUT6 (Prop_lut6_I5_O)        0.043     7.351 r  aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/txresetfsm_i/wait_bypass_count[0]_i_4/O
                         net (fo=2, routed)           0.350     7.701    aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_fsm_rst_done/time_out_wait_bypass_reg_0
    SLICE_X191Y109       LUT2 (Prop_lut2_I0_O)        0.051     7.752 r  aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_fsm_rst_done/wait_bypass_count[0]_i_2/O
                         net (fo=17, routed)          0.314     8.065    aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_fsm_rst_done_n_1
    SLICE_X192Y109       FDRE                                         r  aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sync_clk_i rise edge)
                                                      6.400     6.400 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     6.400 r  aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/aurora_64b66b_0_multi_gt_i/aurora_64b66b_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.234     7.634    aurora_64b66b_rb/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083     7.717 r  aurora_64b66b_rb/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           1.347     9.064    aurora_64b66b_rb/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073     9.137 r  aurora_64b66b_rb/inst/clock_module_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.431    10.568    aurora_64b66b_rb/inst/clock_module_i/sync_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    10.651 r  aurora_64b66b_rb/inst/clock_module_i/sync_clock_net_i/O
                         net (fo=34, routed)          1.239    11.890    aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/txresetfsm_i/stg4_reg
    SLICE_X192Y109       FDRE                                         r  aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[7]/C
                         clock pessimism              0.475    12.365    
                         clock uncertainty           -0.063    12.302    
    SLICE_X192Y109       FDRE (Setup_fdre_C_CE)      -0.294    12.008    aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[7]
  -------------------------------------------------------------------
                         required time                         12.008    
                         arrival time                          -8.065    
  -------------------------------------------------------------------
                         slack                                  3.942    

Slack (MET) :             3.947ns  (required time - arrival time)
  Source:                 aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sync_clk_i  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by sync_clk_i  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             sync_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (sync_clk_i rise@6.400ns - sync_clk_i rise@0.000ns)
  Data Path Delay:        2.070ns  (logic 0.403ns (19.473%)  route 1.667ns (80.527%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.488ns = ( 11.888 - 6.400 ) 
    Source Clock Delay      (SCD):    5.989ns
    Clock Pessimism Removal (CPR):    0.475ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.104ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sync_clk_i rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/aurora_64b66b_0_multi_gt_i/aurora_64b66b_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.298     1.298    aurora_64b66b_rb/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     1.391 r  aurora_64b66b_rb/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           1.505     2.896    aurora_64b66b_rb/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     2.973 r  aurora_64b66b_rb/inst/clock_module_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.549     4.522    aurora_64b66b_rb/inst/clock_module_i/sync_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     4.615 r  aurora_64b66b_rb/inst/clock_module_i/sync_clock_net_i/O
                         net (fo=34, routed)          1.374     5.989    aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/txresetfsm_i/stg4_reg
    SLICE_X192Y110       FDRE                                         r  aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X192Y110       FDRE (Prop_fdre_C_Q)         0.223     6.212 f  aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[11]/Q
                         net (fo=2, routed)           0.440     6.652    aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[11]
    SLICE_X193Y111       LUT4 (Prop_lut4_I0_O)        0.043     6.695 r  aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/txresetfsm_i/wait_bypass_count[0]_i_8/O
                         net (fo=1, routed)           0.342     7.037    aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/txresetfsm_i/wait_bypass_count[0]_i_8_n_0
    SLICE_X193Y110       LUT5 (Prop_lut5_I4_O)        0.043     7.080 r  aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/txresetfsm_i/wait_bypass_count[0]_i_7/O
                         net (fo=1, routed)           0.229     7.308    aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/txresetfsm_i/wait_bypass_count[0]_i_7_n_0
    SLICE_X193Y109       LUT6 (Prop_lut6_I5_O)        0.043     7.351 r  aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/txresetfsm_i/wait_bypass_count[0]_i_4/O
                         net (fo=2, routed)           0.350     7.701    aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_fsm_rst_done/time_out_wait_bypass_reg_0
    SLICE_X191Y109       LUT2 (Prop_lut2_I0_O)        0.051     7.752 r  aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_fsm_rst_done/wait_bypass_count[0]_i_2/O
                         net (fo=17, routed)          0.307     8.059    aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_fsm_rst_done_n_1
    SLICE_X192Y111       FDRE                                         r  aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sync_clk_i rise edge)
                                                      6.400     6.400 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     6.400 r  aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/aurora_64b66b_0_multi_gt_i/aurora_64b66b_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.234     7.634    aurora_64b66b_rb/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083     7.717 r  aurora_64b66b_rb/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           1.347     9.064    aurora_64b66b_rb/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073     9.137 r  aurora_64b66b_rb/inst/clock_module_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.431    10.568    aurora_64b66b_rb/inst/clock_module_i/sync_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    10.651 r  aurora_64b66b_rb/inst/clock_module_i/sync_clock_net_i/O
                         net (fo=34, routed)          1.237    11.888    aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/txresetfsm_i/stg4_reg
    SLICE_X192Y111       FDRE                                         r  aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[12]/C
                         clock pessimism              0.475    12.363    
                         clock uncertainty           -0.063    12.300    
    SLICE_X192Y111       FDRE (Setup_fdre_C_CE)      -0.294    12.006    aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[12]
  -------------------------------------------------------------------
                         required time                         12.006    
                         arrival time                          -8.059    
  -------------------------------------------------------------------
                         slack                                  3.947    

Slack (MET) :             3.947ns  (required time - arrival time)
  Source:                 aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sync_clk_i  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by sync_clk_i  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             sync_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (sync_clk_i rise@6.400ns - sync_clk_i rise@0.000ns)
  Data Path Delay:        2.070ns  (logic 0.403ns (19.473%)  route 1.667ns (80.527%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.488ns = ( 11.888 - 6.400 ) 
    Source Clock Delay      (SCD):    5.989ns
    Clock Pessimism Removal (CPR):    0.475ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.104ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sync_clk_i rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/aurora_64b66b_0_multi_gt_i/aurora_64b66b_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.298     1.298    aurora_64b66b_rb/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     1.391 r  aurora_64b66b_rb/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           1.505     2.896    aurora_64b66b_rb/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     2.973 r  aurora_64b66b_rb/inst/clock_module_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.549     4.522    aurora_64b66b_rb/inst/clock_module_i/sync_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     4.615 r  aurora_64b66b_rb/inst/clock_module_i/sync_clock_net_i/O
                         net (fo=34, routed)          1.374     5.989    aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/txresetfsm_i/stg4_reg
    SLICE_X192Y110       FDRE                                         r  aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X192Y110       FDRE (Prop_fdre_C_Q)         0.223     6.212 f  aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[11]/Q
                         net (fo=2, routed)           0.440     6.652    aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[11]
    SLICE_X193Y111       LUT4 (Prop_lut4_I0_O)        0.043     6.695 r  aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/txresetfsm_i/wait_bypass_count[0]_i_8/O
                         net (fo=1, routed)           0.342     7.037    aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/txresetfsm_i/wait_bypass_count[0]_i_8_n_0
    SLICE_X193Y110       LUT5 (Prop_lut5_I4_O)        0.043     7.080 r  aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/txresetfsm_i/wait_bypass_count[0]_i_7/O
                         net (fo=1, routed)           0.229     7.308    aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/txresetfsm_i/wait_bypass_count[0]_i_7_n_0
    SLICE_X193Y109       LUT6 (Prop_lut6_I5_O)        0.043     7.351 r  aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/txresetfsm_i/wait_bypass_count[0]_i_4/O
                         net (fo=2, routed)           0.350     7.701    aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_fsm_rst_done/time_out_wait_bypass_reg_0
    SLICE_X191Y109       LUT2 (Prop_lut2_I0_O)        0.051     7.752 r  aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_fsm_rst_done/wait_bypass_count[0]_i_2/O
                         net (fo=17, routed)          0.307     8.059    aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_fsm_rst_done_n_1
    SLICE_X192Y111       FDRE                                         r  aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sync_clk_i rise edge)
                                                      6.400     6.400 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     6.400 r  aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/aurora_64b66b_0_multi_gt_i/aurora_64b66b_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.234     7.634    aurora_64b66b_rb/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083     7.717 r  aurora_64b66b_rb/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           1.347     9.064    aurora_64b66b_rb/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073     9.137 r  aurora_64b66b_rb/inst/clock_module_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.431    10.568    aurora_64b66b_rb/inst/clock_module_i/sync_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    10.651 r  aurora_64b66b_rb/inst/clock_module_i/sync_clock_net_i/O
                         net (fo=34, routed)          1.237    11.888    aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/txresetfsm_i/stg4_reg
    SLICE_X192Y111       FDRE                                         r  aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[13]/C
                         clock pessimism              0.475    12.363    
                         clock uncertainty           -0.063    12.300    
    SLICE_X192Y111       FDRE (Setup_fdre_C_CE)      -0.294    12.006    aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[13]
  -------------------------------------------------------------------
                         required time                         12.006    
                         arrival time                          -8.059    
  -------------------------------------------------------------------
                         slack                                  3.947    

Slack (MET) :             3.947ns  (required time - arrival time)
  Source:                 aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sync_clk_i  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[14]/CE
                            (rising edge-triggered cell FDRE clocked by sync_clk_i  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             sync_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (sync_clk_i rise@6.400ns - sync_clk_i rise@0.000ns)
  Data Path Delay:        2.070ns  (logic 0.403ns (19.473%)  route 1.667ns (80.527%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.488ns = ( 11.888 - 6.400 ) 
    Source Clock Delay      (SCD):    5.989ns
    Clock Pessimism Removal (CPR):    0.475ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.104ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sync_clk_i rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/aurora_64b66b_0_multi_gt_i/aurora_64b66b_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.298     1.298    aurora_64b66b_rb/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     1.391 r  aurora_64b66b_rb/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           1.505     2.896    aurora_64b66b_rb/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     2.973 r  aurora_64b66b_rb/inst/clock_module_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.549     4.522    aurora_64b66b_rb/inst/clock_module_i/sync_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     4.615 r  aurora_64b66b_rb/inst/clock_module_i/sync_clock_net_i/O
                         net (fo=34, routed)          1.374     5.989    aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/txresetfsm_i/stg4_reg
    SLICE_X192Y110       FDRE                                         r  aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X192Y110       FDRE (Prop_fdre_C_Q)         0.223     6.212 f  aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[11]/Q
                         net (fo=2, routed)           0.440     6.652    aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[11]
    SLICE_X193Y111       LUT4 (Prop_lut4_I0_O)        0.043     6.695 r  aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/txresetfsm_i/wait_bypass_count[0]_i_8/O
                         net (fo=1, routed)           0.342     7.037    aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/txresetfsm_i/wait_bypass_count[0]_i_8_n_0
    SLICE_X193Y110       LUT5 (Prop_lut5_I4_O)        0.043     7.080 r  aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/txresetfsm_i/wait_bypass_count[0]_i_7/O
                         net (fo=1, routed)           0.229     7.308    aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/txresetfsm_i/wait_bypass_count[0]_i_7_n_0
    SLICE_X193Y109       LUT6 (Prop_lut6_I5_O)        0.043     7.351 r  aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/txresetfsm_i/wait_bypass_count[0]_i_4/O
                         net (fo=2, routed)           0.350     7.701    aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_fsm_rst_done/time_out_wait_bypass_reg_0
    SLICE_X191Y109       LUT2 (Prop_lut2_I0_O)        0.051     7.752 r  aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_fsm_rst_done/wait_bypass_count[0]_i_2/O
                         net (fo=17, routed)          0.307     8.059    aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_fsm_rst_done_n_1
    SLICE_X192Y111       FDRE                                         r  aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sync_clk_i rise edge)
                                                      6.400     6.400 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     6.400 r  aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/aurora_64b66b_0_multi_gt_i/aurora_64b66b_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.234     7.634    aurora_64b66b_rb/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083     7.717 r  aurora_64b66b_rb/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           1.347     9.064    aurora_64b66b_rb/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073     9.137 r  aurora_64b66b_rb/inst/clock_module_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.431    10.568    aurora_64b66b_rb/inst/clock_module_i/sync_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    10.651 r  aurora_64b66b_rb/inst/clock_module_i/sync_clock_net_i/O
                         net (fo=34, routed)          1.237    11.888    aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/txresetfsm_i/stg4_reg
    SLICE_X192Y111       FDRE                                         r  aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[14]/C
                         clock pessimism              0.475    12.363    
                         clock uncertainty           -0.063    12.300    
    SLICE_X192Y111       FDRE (Setup_fdre_C_CE)      -0.294    12.006    aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[14]
  -------------------------------------------------------------------
                         required time                         12.006    
                         arrival time                          -8.059    
  -------------------------------------------------------------------
                         slack                                  3.947    

Slack (MET) :             3.947ns  (required time - arrival time)
  Source:                 aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sync_clk_i  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[15]/CE
                            (rising edge-triggered cell FDRE clocked by sync_clk_i  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             sync_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (sync_clk_i rise@6.400ns - sync_clk_i rise@0.000ns)
  Data Path Delay:        2.070ns  (logic 0.403ns (19.473%)  route 1.667ns (80.527%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.488ns = ( 11.888 - 6.400 ) 
    Source Clock Delay      (SCD):    5.989ns
    Clock Pessimism Removal (CPR):    0.475ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.104ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sync_clk_i rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/aurora_64b66b_0_multi_gt_i/aurora_64b66b_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.298     1.298    aurora_64b66b_rb/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     1.391 r  aurora_64b66b_rb/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           1.505     2.896    aurora_64b66b_rb/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     2.973 r  aurora_64b66b_rb/inst/clock_module_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.549     4.522    aurora_64b66b_rb/inst/clock_module_i/sync_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     4.615 r  aurora_64b66b_rb/inst/clock_module_i/sync_clock_net_i/O
                         net (fo=34, routed)          1.374     5.989    aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/txresetfsm_i/stg4_reg
    SLICE_X192Y110       FDRE                                         r  aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X192Y110       FDRE (Prop_fdre_C_Q)         0.223     6.212 f  aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[11]/Q
                         net (fo=2, routed)           0.440     6.652    aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[11]
    SLICE_X193Y111       LUT4 (Prop_lut4_I0_O)        0.043     6.695 r  aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/txresetfsm_i/wait_bypass_count[0]_i_8/O
                         net (fo=1, routed)           0.342     7.037    aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/txresetfsm_i/wait_bypass_count[0]_i_8_n_0
    SLICE_X193Y110       LUT5 (Prop_lut5_I4_O)        0.043     7.080 r  aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/txresetfsm_i/wait_bypass_count[0]_i_7/O
                         net (fo=1, routed)           0.229     7.308    aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/txresetfsm_i/wait_bypass_count[0]_i_7_n_0
    SLICE_X193Y109       LUT6 (Prop_lut6_I5_O)        0.043     7.351 r  aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/txresetfsm_i/wait_bypass_count[0]_i_4/O
                         net (fo=2, routed)           0.350     7.701    aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_fsm_rst_done/time_out_wait_bypass_reg_0
    SLICE_X191Y109       LUT2 (Prop_lut2_I0_O)        0.051     7.752 r  aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_fsm_rst_done/wait_bypass_count[0]_i_2/O
                         net (fo=17, routed)          0.307     8.059    aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_fsm_rst_done_n_1
    SLICE_X192Y111       FDRE                                         r  aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sync_clk_i rise edge)
                                                      6.400     6.400 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     6.400 r  aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/aurora_64b66b_0_multi_gt_i/aurora_64b66b_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.234     7.634    aurora_64b66b_rb/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083     7.717 r  aurora_64b66b_rb/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           1.347     9.064    aurora_64b66b_rb/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073     9.137 r  aurora_64b66b_rb/inst/clock_module_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.431    10.568    aurora_64b66b_rb/inst/clock_module_i/sync_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    10.651 r  aurora_64b66b_rb/inst/clock_module_i/sync_clock_net_i/O
                         net (fo=34, routed)          1.237    11.888    aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/txresetfsm_i/stg4_reg
    SLICE_X192Y111       FDRE                                         r  aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[15]/C
                         clock pessimism              0.475    12.363    
                         clock uncertainty           -0.063    12.300    
    SLICE_X192Y111       FDRE (Setup_fdre_C_CE)      -0.294    12.006    aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[15]
  -------------------------------------------------------------------
                         required time                         12.006    
                         arrival time                          -8.059    
  -------------------------------------------------------------------
                         slack                                  3.947    

Slack (MET) :             4.037ns  (required time - arrival time)
  Source:                 aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sync_clk_i  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sync_clk_i  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             sync_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (sync_clk_i rise@6.400ns - sync_clk_i rise@0.000ns)
  Data Path Delay:        1.982ns  (logic 0.403ns (20.333%)  route 1.579ns (79.667%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.490ns = ( 11.890 - 6.400 ) 
    Source Clock Delay      (SCD):    5.989ns
    Clock Pessimism Removal (CPR):    0.475ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.104ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sync_clk_i rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/aurora_64b66b_0_multi_gt_i/aurora_64b66b_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.298     1.298    aurora_64b66b_rb/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     1.391 r  aurora_64b66b_rb/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           1.505     2.896    aurora_64b66b_rb/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     2.973 r  aurora_64b66b_rb/inst/clock_module_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.549     4.522    aurora_64b66b_rb/inst/clock_module_i/sync_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     4.615 r  aurora_64b66b_rb/inst/clock_module_i/sync_clock_net_i/O
                         net (fo=34, routed)          1.374     5.989    aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/txresetfsm_i/stg4_reg
    SLICE_X192Y110       FDRE                                         r  aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X192Y110       FDRE (Prop_fdre_C_Q)         0.223     6.212 f  aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[11]/Q
                         net (fo=2, routed)           0.440     6.652    aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[11]
    SLICE_X193Y111       LUT4 (Prop_lut4_I0_O)        0.043     6.695 r  aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/txresetfsm_i/wait_bypass_count[0]_i_8/O
                         net (fo=1, routed)           0.342     7.037    aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/txresetfsm_i/wait_bypass_count[0]_i_8_n_0
    SLICE_X193Y110       LUT5 (Prop_lut5_I4_O)        0.043     7.080 r  aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/txresetfsm_i/wait_bypass_count[0]_i_7/O
                         net (fo=1, routed)           0.229     7.308    aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/txresetfsm_i/wait_bypass_count[0]_i_7_n_0
    SLICE_X193Y109       LUT6 (Prop_lut6_I5_O)        0.043     7.351 r  aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/txresetfsm_i/wait_bypass_count[0]_i_4/O
                         net (fo=2, routed)           0.350     7.701    aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_fsm_rst_done/time_out_wait_bypass_reg_0
    SLICE_X191Y109       LUT2 (Prop_lut2_I0_O)        0.051     7.752 r  aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_fsm_rst_done/wait_bypass_count[0]_i_2/O
                         net (fo=17, routed)          0.219     7.971    aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_fsm_rst_done_n_1
    SLICE_X192Y108       FDRE                                         r  aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sync_clk_i rise edge)
                                                      6.400     6.400 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     6.400 r  aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/aurora_64b66b_0_multi_gt_i/aurora_64b66b_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.234     7.634    aurora_64b66b_rb/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083     7.717 r  aurora_64b66b_rb/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           1.347     9.064    aurora_64b66b_rb/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073     9.137 r  aurora_64b66b_rb/inst/clock_module_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.431    10.568    aurora_64b66b_rb/inst/clock_module_i/sync_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    10.651 r  aurora_64b66b_rb/inst/clock_module_i/sync_clock_net_i/O
                         net (fo=34, routed)          1.239    11.890    aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/txresetfsm_i/stg4_reg
    SLICE_X192Y108       FDRE                                         r  aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[0]/C
                         clock pessimism              0.475    12.365    
                         clock uncertainty           -0.063    12.302    
    SLICE_X192Y108       FDRE (Setup_fdre_C_CE)      -0.294    12.008    aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[0]
  -------------------------------------------------------------------
                         required time                         12.008    
                         arrival time                          -7.971    
  -------------------------------------------------------------------
                         slack                                  4.037    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_fsm_rst_done/stg1_aurora_64b66b_0_cdc_to_reg/C
                            (rising edge-triggered cell FDRE clocked by sync_clk_i  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_fsm_rst_done/stg2_reg/D
                            (rising edge-triggered cell FDRE clocked by sync_clk_i  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             sync_clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sync_clk_i rise@0.000ns - sync_clk_i rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.121ns
    Source Clock Delay      (SCD):    2.584ns
    Clock Pessimism Removal (CPR):    0.537ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sync_clk_i rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/aurora_64b66b_0_multi_gt_i/aurora_64b66b_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.574     0.574    aurora_64b66b_rb/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.600 r  aurora_64b66b_rb/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           0.655     1.255    aurora_64b66b_rb/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.305 r  aurora_64b66b_rb/inst/clock_module_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.619     1.924    aurora_64b66b_rb/inst/clock_module_i/sync_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.950 r  aurora_64b66b_rb/inst/clock_module_i/sync_clock_net_i/O
                         net (fo=34, routed)          0.634     2.584    aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_fsm_rst_done/stg4_reg_0
    SLICE_X191Y108       FDRE                                         r  aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_fsm_rst_done/stg1_aurora_64b66b_0_cdc_to_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X191Y108       FDRE (Prop_fdre_C_Q)         0.100     2.684 r  aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_fsm_rst_done/stg1_aurora_64b66b_0_cdc_to_reg/Q
                         net (fo=1, routed)           0.055     2.739    aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_fsm_rst_done/stg1_aurora_64b66b_0_cdc_to
    SLICE_X191Y108       FDRE                                         r  aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_fsm_rst_done/stg2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sync_clk_i rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/aurora_64b66b_0_multi_gt_i/aurora_64b66b_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.615     0.615    aurora_64b66b_rb/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     0.645 r  aurora_64b66b_rb/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           0.867     1.512    aurora_64b66b_rb/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.565 r  aurora_64b66b_rb/inst/clock_module_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.689     2.254    aurora_64b66b_rb/inst/clock_module_i/sync_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     2.284 r  aurora_64b66b_rb/inst/clock_module_i/sync_clock_net_i/O
                         net (fo=34, routed)          0.837     3.121    aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_fsm_rst_done/stg4_reg_0
    SLICE_X191Y108       FDRE                                         r  aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_fsm_rst_done/stg2_reg/C
                         clock pessimism             -0.537     2.584    
    SLICE_X191Y108       FDRE (Hold_fdre_C_D)         0.047     2.631    aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_fsm_rst_done/stg2_reg
  -------------------------------------------------------------------
                         required time                         -2.631    
                         arrival time                           2.739    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/txresetfsm_i/u_rst_sync_run_phase_align/stg1_aurora_64b66b_0_cdc_to_reg/C
                            (rising edge-triggered cell FDRE clocked by sync_clk_i  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/txresetfsm_i/u_rst_sync_run_phase_align/stg2_reg/D
                            (rising edge-triggered cell FDRE clocked by sync_clk_i  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             sync_clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sync_clk_i rise@0.000ns - sync_clk_i rise@0.000ns)
  Data Path Delay:        0.173ns  (logic 0.118ns (68.255%)  route 0.055ns (31.745%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.124ns
    Source Clock Delay      (SCD):    2.587ns
    Clock Pessimism Removal (CPR):    0.537ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sync_clk_i rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/aurora_64b66b_0_multi_gt_i/aurora_64b66b_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.574     0.574    aurora_64b66b_rb/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.600 r  aurora_64b66b_rb/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           0.655     1.255    aurora_64b66b_rb/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.305 r  aurora_64b66b_rb/inst/clock_module_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.619     1.924    aurora_64b66b_rb/inst/clock_module_i/sync_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.950 r  aurora_64b66b_rb/inst/clock_module_i/sync_clock_net_i/O
                         net (fo=34, routed)          0.637     2.587    aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/txresetfsm_i/u_rst_sync_run_phase_align/stg4_reg_0
    SLICE_X196Y109       FDRE                                         r  aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/txresetfsm_i/u_rst_sync_run_phase_align/stg1_aurora_64b66b_0_cdc_to_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X196Y109       FDRE (Prop_fdre_C_Q)         0.118     2.705 r  aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/txresetfsm_i/u_rst_sync_run_phase_align/stg1_aurora_64b66b_0_cdc_to_reg/Q
                         net (fo=1, routed)           0.055     2.760    aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/txresetfsm_i/u_rst_sync_run_phase_align/stg1_aurora_64b66b_0_cdc_to
    SLICE_X196Y109       FDRE                                         r  aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/txresetfsm_i/u_rst_sync_run_phase_align/stg2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sync_clk_i rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/aurora_64b66b_0_multi_gt_i/aurora_64b66b_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.615     0.615    aurora_64b66b_rb/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     0.645 r  aurora_64b66b_rb/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           0.867     1.512    aurora_64b66b_rb/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.565 r  aurora_64b66b_rb/inst/clock_module_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.689     2.254    aurora_64b66b_rb/inst/clock_module_i/sync_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     2.284 r  aurora_64b66b_rb/inst/clock_module_i/sync_clock_net_i/O
                         net (fo=34, routed)          0.840     3.124    aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/txresetfsm_i/u_rst_sync_run_phase_align/stg4_reg_0
    SLICE_X196Y109       FDRE                                         r  aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/txresetfsm_i/u_rst_sync_run_phase_align/stg2_reg/C
                         clock pessimism             -0.537     2.587    
    SLICE_X196Y109       FDRE (Hold_fdre_C_D)         0.042     2.629    aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/txresetfsm_i/u_rst_sync_run_phase_align/stg2_reg
  -------------------------------------------------------------------
                         required time                         -2.629    
                         arrival time                           2.760    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_seq_scram_rst/stg1_aurora_64b66b_0_cdc_to_reg/C
                            (rising edge-triggered cell FDRE clocked by sync_clk_i  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_seq_scram_rst/stg2_reg/D
                            (rising edge-triggered cell FDRE clocked by sync_clk_i  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             sync_clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sync_clk_i rise@0.000ns - sync_clk_i rise@0.000ns)
  Data Path Delay:        0.173ns  (logic 0.118ns (68.255%)  route 0.055ns (31.745%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.125ns
    Source Clock Delay      (SCD):    2.588ns
    Clock Pessimism Removal (CPR):    0.537ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sync_clk_i rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/aurora_64b66b_0_multi_gt_i/aurora_64b66b_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.574     0.574    aurora_64b66b_rb/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.600 r  aurora_64b66b_rb/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           0.655     1.255    aurora_64b66b_rb/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.305 r  aurora_64b66b_rb/inst/clock_module_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.619     1.924    aurora_64b66b_rb/inst/clock_module_i/sync_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.950 r  aurora_64b66b_rb/inst/clock_module_i/sync_clock_net_i/O
                         net (fo=34, routed)          0.638     2.588    aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_seq_scram_rst/stg4_reg_0
    SLICE_X200Y105       FDRE                                         r  aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_seq_scram_rst/stg1_aurora_64b66b_0_cdc_to_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X200Y105       FDRE (Prop_fdre_C_Q)         0.118     2.706 r  aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_seq_scram_rst/stg1_aurora_64b66b_0_cdc_to_reg/Q
                         net (fo=1, routed)           0.055     2.761    aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_seq_scram_rst/stg1_aurora_64b66b_0_cdc_to
    SLICE_X200Y105       FDRE                                         r  aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_seq_scram_rst/stg2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sync_clk_i rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/aurora_64b66b_0_multi_gt_i/aurora_64b66b_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.615     0.615    aurora_64b66b_rb/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     0.645 r  aurora_64b66b_rb/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           0.867     1.512    aurora_64b66b_rb/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.565 r  aurora_64b66b_rb/inst/clock_module_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.689     2.254    aurora_64b66b_rb/inst/clock_module_i/sync_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     2.284 r  aurora_64b66b_rb/inst/clock_module_i/sync_clock_net_i/O
                         net (fo=34, routed)          0.841     3.125    aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_seq_scram_rst/stg4_reg_0
    SLICE_X200Y105       FDRE                                         r  aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_seq_scram_rst/stg2_reg/C
                         clock pessimism             -0.537     2.588    
    SLICE_X200Y105       FDRE (Hold_fdre_C_D)         0.042     2.630    aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_seq_scram_rst/stg2_reg
  -------------------------------------------------------------------
                         required time                         -2.630    
                         arrival time                           2.761    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_fsm_rst_done/stg4_reg/C
                            (rising edge-triggered cell FDRE clocked by sync_clk_i  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_fsm_rst_done/stg5_reg/D
                            (rising edge-triggered cell FDRE clocked by sync_clk_i  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             sync_clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sync_clk_i rise@0.000ns - sync_clk_i rise@0.000ns)
  Data Path Delay:        0.207ns  (logic 0.100ns (48.254%)  route 0.107ns (51.746%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.121ns
    Source Clock Delay      (SCD):    2.584ns
    Clock Pessimism Removal (CPR):    0.537ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sync_clk_i rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/aurora_64b66b_0_multi_gt_i/aurora_64b66b_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.574     0.574    aurora_64b66b_rb/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.600 r  aurora_64b66b_rb/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           0.655     1.255    aurora_64b66b_rb/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.305 r  aurora_64b66b_rb/inst/clock_module_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.619     1.924    aurora_64b66b_rb/inst/clock_module_i/sync_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.950 r  aurora_64b66b_rb/inst/clock_module_i/sync_clock_net_i/O
                         net (fo=34, routed)          0.634     2.584    aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_fsm_rst_done/stg4_reg_0
    SLICE_X191Y109       FDRE                                         r  aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_fsm_rst_done/stg4_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X191Y109       FDRE (Prop_fdre_C_Q)         0.100     2.684 r  aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_fsm_rst_done/stg4_reg/Q
                         net (fo=1, routed)           0.107     2.791    aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_fsm_rst_done/stg4_reg_n_0
    SLICE_X191Y109       FDRE                                         r  aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_fsm_rst_done/stg5_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sync_clk_i rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/aurora_64b66b_0_multi_gt_i/aurora_64b66b_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.615     0.615    aurora_64b66b_rb/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     0.645 r  aurora_64b66b_rb/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           0.867     1.512    aurora_64b66b_rb/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.565 r  aurora_64b66b_rb/inst/clock_module_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.689     2.254    aurora_64b66b_rb/inst/clock_module_i/sync_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     2.284 r  aurora_64b66b_rb/inst/clock_module_i/sync_clock_net_i/O
                         net (fo=34, routed)          0.837     3.121    aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_fsm_rst_done/stg4_reg_0
    SLICE_X191Y109       FDRE                                         r  aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_fsm_rst_done/stg5_reg/C
                         clock pessimism             -0.537     2.584    
    SLICE_X191Y109       FDRE (Hold_fdre_C_D)         0.044     2.628    aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_fsm_rst_done/stg5_reg
  -------------------------------------------------------------------
                         required time                         -2.628    
                         arrival time                           2.791    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_fsm_rst_done/stg3_reg/C
                            (rising edge-triggered cell FDRE clocked by sync_clk_i  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_fsm_rst_done/stg4_reg/D
                            (rising edge-triggered cell FDRE clocked by sync_clk_i  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             sync_clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sync_clk_i rise@0.000ns - sync_clk_i rise@0.000ns)
  Data Path Delay:        0.187ns  (logic 0.091ns (48.634%)  route 0.096ns (51.366%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.121ns
    Source Clock Delay      (SCD):    2.584ns
    Clock Pessimism Removal (CPR):    0.523ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sync_clk_i rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/aurora_64b66b_0_multi_gt_i/aurora_64b66b_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.574     0.574    aurora_64b66b_rb/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.600 r  aurora_64b66b_rb/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           0.655     1.255    aurora_64b66b_rb/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.305 r  aurora_64b66b_rb/inst/clock_module_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.619     1.924    aurora_64b66b_rb/inst/clock_module_i/sync_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.950 r  aurora_64b66b_rb/inst/clock_module_i/sync_clock_net_i/O
                         net (fo=34, routed)          0.634     2.584    aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_fsm_rst_done/stg4_reg_0
    SLICE_X191Y108       FDRE                                         r  aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_fsm_rst_done/stg3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X191Y108       FDRE (Prop_fdre_C_Q)         0.091     2.675 r  aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_fsm_rst_done/stg3_reg/Q
                         net (fo=1, routed)           0.096     2.771    aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_fsm_rst_done/stg3
    SLICE_X191Y109       FDRE                                         r  aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_fsm_rst_done/stg4_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sync_clk_i rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/aurora_64b66b_0_multi_gt_i/aurora_64b66b_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.615     0.615    aurora_64b66b_rb/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     0.645 r  aurora_64b66b_rb/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           0.867     1.512    aurora_64b66b_rb/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.565 r  aurora_64b66b_rb/inst/clock_module_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.689     2.254    aurora_64b66b_rb/inst/clock_module_i/sync_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     2.284 r  aurora_64b66b_rb/inst/clock_module_i/sync_clock_net_i/O
                         net (fo=34, routed)          0.837     3.121    aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_fsm_rst_done/stg4_reg_0
    SLICE_X191Y109       FDRE                                         r  aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_fsm_rst_done/stg4_reg/C
                         clock pessimism             -0.523     2.598    
    SLICE_X191Y109       FDRE (Hold_fdre_C_D)         0.007     2.605    aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_fsm_rst_done/stg4_reg
  -------------------------------------------------------------------
                         required time                         -2.605    
                         arrival time                           2.771    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_fsm_rst_done/stg2_reg/C
                            (rising edge-triggered cell FDRE clocked by sync_clk_i  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_fsm_rst_done/stg3_reg/D
                            (rising edge-triggered cell FDRE clocked by sync_clk_i  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             sync_clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sync_clk_i rise@0.000ns - sync_clk_i rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.091ns (46.112%)  route 0.106ns (53.888%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.121ns
    Source Clock Delay      (SCD):    2.584ns
    Clock Pessimism Removal (CPR):    0.537ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sync_clk_i rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/aurora_64b66b_0_multi_gt_i/aurora_64b66b_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.574     0.574    aurora_64b66b_rb/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.600 r  aurora_64b66b_rb/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           0.655     1.255    aurora_64b66b_rb/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.305 r  aurora_64b66b_rb/inst/clock_module_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.619     1.924    aurora_64b66b_rb/inst/clock_module_i/sync_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.950 r  aurora_64b66b_rb/inst/clock_module_i/sync_clock_net_i/O
                         net (fo=34, routed)          0.634     2.584    aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_fsm_rst_done/stg4_reg_0
    SLICE_X191Y108       FDRE                                         r  aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_fsm_rst_done/stg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X191Y108       FDRE (Prop_fdre_C_Q)         0.091     2.675 r  aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_fsm_rst_done/stg2_reg/Q
                         net (fo=1, routed)           0.106     2.781    aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_fsm_rst_done/stg2
    SLICE_X191Y108       FDRE                                         r  aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_fsm_rst_done/stg3_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sync_clk_i rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/aurora_64b66b_0_multi_gt_i/aurora_64b66b_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.615     0.615    aurora_64b66b_rb/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     0.645 r  aurora_64b66b_rb/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           0.867     1.512    aurora_64b66b_rb/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.565 r  aurora_64b66b_rb/inst/clock_module_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.689     2.254    aurora_64b66b_rb/inst/clock_module_i/sync_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     2.284 r  aurora_64b66b_rb/inst/clock_module_i/sync_clock_net_i/O
                         net (fo=34, routed)          0.837     3.121    aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_fsm_rst_done/stg4_reg_0
    SLICE_X191Y108       FDRE                                         r  aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_fsm_rst_done/stg3_reg/C
                         clock pessimism             -0.537     2.584    
    SLICE_X191Y108       FDRE (Hold_fdre_C_D)         0.006     2.590    aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_fsm_rst_done/stg3_reg
  -------------------------------------------------------------------
                         required time                         -2.590    
                         arrival time                           2.781    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/txresetfsm_i/u_rst_sync_run_phase_align/stg2_reg/C
                            (rising edge-triggered cell FDRE clocked by sync_clk_i  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/txresetfsm_i/u_rst_sync_run_phase_align/stg3_reg/D
                            (rising edge-triggered cell FDRE clocked by sync_clk_i  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             sync_clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sync_clk_i rise@0.000ns - sync_clk_i rise@0.000ns)
  Data Path Delay:        0.212ns  (logic 0.107ns (50.369%)  route 0.105ns (49.631%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.124ns
    Source Clock Delay      (SCD):    2.587ns
    Clock Pessimism Removal (CPR):    0.537ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sync_clk_i rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/aurora_64b66b_0_multi_gt_i/aurora_64b66b_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.574     0.574    aurora_64b66b_rb/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.600 r  aurora_64b66b_rb/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           0.655     1.255    aurora_64b66b_rb/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.305 r  aurora_64b66b_rb/inst/clock_module_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.619     1.924    aurora_64b66b_rb/inst/clock_module_i/sync_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.950 r  aurora_64b66b_rb/inst/clock_module_i/sync_clock_net_i/O
                         net (fo=34, routed)          0.637     2.587    aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/txresetfsm_i/u_rst_sync_run_phase_align/stg4_reg_0
    SLICE_X196Y109       FDRE                                         r  aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/txresetfsm_i/u_rst_sync_run_phase_align/stg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X196Y109       FDRE (Prop_fdre_C_Q)         0.107     2.694 r  aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/txresetfsm_i/u_rst_sync_run_phase_align/stg2_reg/Q
                         net (fo=1, routed)           0.105     2.799    aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/txresetfsm_i/u_rst_sync_run_phase_align/stg2
    SLICE_X196Y109       FDRE                                         r  aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/txresetfsm_i/u_rst_sync_run_phase_align/stg3_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sync_clk_i rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/aurora_64b66b_0_multi_gt_i/aurora_64b66b_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.615     0.615    aurora_64b66b_rb/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     0.645 r  aurora_64b66b_rb/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           0.867     1.512    aurora_64b66b_rb/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.565 r  aurora_64b66b_rb/inst/clock_module_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.689     2.254    aurora_64b66b_rb/inst/clock_module_i/sync_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     2.284 r  aurora_64b66b_rb/inst/clock_module_i/sync_clock_net_i/O
                         net (fo=34, routed)          0.840     3.124    aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/txresetfsm_i/u_rst_sync_run_phase_align/stg4_reg_0
    SLICE_X196Y109       FDRE                                         r  aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/txresetfsm_i/u_rst_sync_run_phase_align/stg3_reg/C
                         clock pessimism             -0.537     2.587    
    SLICE_X196Y109       FDRE (Hold_fdre_C_D)         0.002     2.589    aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/txresetfsm_i/u_rst_sync_run_phase_align/stg3_reg
  -------------------------------------------------------------------
                         required time                         -2.589    
                         arrival time                           2.799    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.219ns  (arrival time - required time)
  Source:                 aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/txresetfsm_i/u_rst_sync_run_phase_align/stg4_reg/C
                            (rising edge-triggered cell FDRE clocked by sync_clk_i  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/txresetfsm_i/u_rst_sync_run_phase_align/stg5_reg/D
                            (rising edge-triggered cell FDRE clocked by sync_clk_i  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             sync_clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sync_clk_i rise@0.000ns - sync_clk_i rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.100ns (38.522%)  route 0.160ns (61.478%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.121ns
    Source Clock Delay      (SCD):    2.584ns
    Clock Pessimism Removal (CPR):    0.537ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sync_clk_i rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/aurora_64b66b_0_multi_gt_i/aurora_64b66b_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.574     0.574    aurora_64b66b_rb/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.600 r  aurora_64b66b_rb/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           0.655     1.255    aurora_64b66b_rb/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.305 r  aurora_64b66b_rb/inst/clock_module_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.619     1.924    aurora_64b66b_rb/inst/clock_module_i/sync_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.950 r  aurora_64b66b_rb/inst/clock_module_i/sync_clock_net_i/O
                         net (fo=34, routed)          0.634     2.584    aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/txresetfsm_i/u_rst_sync_run_phase_align/stg4_reg_0
    SLICE_X191Y109       FDRE                                         r  aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/txresetfsm_i/u_rst_sync_run_phase_align/stg4_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X191Y109       FDRE (Prop_fdre_C_Q)         0.100     2.684 r  aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/txresetfsm_i/u_rst_sync_run_phase_align/stg4_reg/Q
                         net (fo=1, routed)           0.160     2.844    aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/txresetfsm_i/u_rst_sync_run_phase_align/stg4_reg_n_0
    SLICE_X191Y109       FDRE                                         r  aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/txresetfsm_i/u_rst_sync_run_phase_align/stg5_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sync_clk_i rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/aurora_64b66b_0_multi_gt_i/aurora_64b66b_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.615     0.615    aurora_64b66b_rb/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     0.645 r  aurora_64b66b_rb/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           0.867     1.512    aurora_64b66b_rb/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.565 r  aurora_64b66b_rb/inst/clock_module_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.689     2.254    aurora_64b66b_rb/inst/clock_module_i/sync_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     2.284 r  aurora_64b66b_rb/inst/clock_module_i/sync_clock_net_i/O
                         net (fo=34, routed)          0.837     3.121    aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/txresetfsm_i/u_rst_sync_run_phase_align/stg4_reg_0
    SLICE_X191Y109       FDRE                                         r  aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/txresetfsm_i/u_rst_sync_run_phase_align/stg5_reg/C
                         clock pessimism             -0.537     2.584    
    SLICE_X191Y109       FDRE (Hold_fdre_C_D)         0.041     2.625    aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/txresetfsm_i/u_rst_sync_run_phase_align/stg5_reg
  -------------------------------------------------------------------
                         required time                         -2.625    
                         arrival time                           2.844    
  -------------------------------------------------------------------
                         slack                                  0.219    

Slack (MET) :             0.228ns  (arrival time - required time)
  Source:                 aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sync_clk_i  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sync_clk_i  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             sync_clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sync_clk_i rise@0.000ns - sync_clk_i rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.179ns (59.868%)  route 0.120ns (40.132%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.121ns
    Source Clock Delay      (SCD):    2.584ns
    Clock Pessimism Removal (CPR):    0.537ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sync_clk_i rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/aurora_64b66b_0_multi_gt_i/aurora_64b66b_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.574     0.574    aurora_64b66b_rb/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.600 r  aurora_64b66b_rb/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           0.655     1.255    aurora_64b66b_rb/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.305 r  aurora_64b66b_rb/inst/clock_module_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.619     1.924    aurora_64b66b_rb/inst/clock_module_i/sync_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.950 r  aurora_64b66b_rb/inst/clock_module_i/sync_clock_net_i/O
                         net (fo=34, routed)          0.634     2.584    aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/txresetfsm_i/stg4_reg
    SLICE_X192Y110       FDRE                                         r  aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X192Y110       FDRE (Prop_fdre_C_Q)         0.100     2.684 r  aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[10]/Q
                         net (fo=2, routed)           0.120     2.804    aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[10]
    SLICE_X192Y110       CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.079     2.883 r  aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.883    aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[8]_i_1_n_5
    SLICE_X192Y110       FDRE                                         r  aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sync_clk_i rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/aurora_64b66b_0_multi_gt_i/aurora_64b66b_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.615     0.615    aurora_64b66b_rb/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     0.645 r  aurora_64b66b_rb/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           0.867     1.512    aurora_64b66b_rb/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.565 r  aurora_64b66b_rb/inst/clock_module_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.689     2.254    aurora_64b66b_rb/inst/clock_module_i/sync_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     2.284 r  aurora_64b66b_rb/inst/clock_module_i/sync_clock_net_i/O
                         net (fo=34, routed)          0.837     3.121    aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/txresetfsm_i/stg4_reg
    SLICE_X192Y110       FDRE                                         r  aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[10]/C
                         clock pessimism             -0.537     2.584    
    SLICE_X192Y110       FDRE (Hold_fdre_C_D)         0.071     2.655    aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[10]
  -------------------------------------------------------------------
                         required time                         -2.655    
                         arrival time                           2.883    
  -------------------------------------------------------------------
                         slack                                  0.228    

Slack (MET) :             0.228ns  (arrival time - required time)
  Source:                 aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sync_clk_i  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sync_clk_i  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             sync_clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sync_clk_i rise@0.000ns - sync_clk_i rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.179ns (59.868%)  route 0.120ns (40.132%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.121ns
    Source Clock Delay      (SCD):    2.584ns
    Clock Pessimism Removal (CPR):    0.537ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sync_clk_i rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/aurora_64b66b_0_multi_gt_i/aurora_64b66b_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.574     0.574    aurora_64b66b_rb/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.600 r  aurora_64b66b_rb/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           0.655     1.255    aurora_64b66b_rb/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.305 r  aurora_64b66b_rb/inst/clock_module_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.619     1.924    aurora_64b66b_rb/inst/clock_module_i/sync_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.950 r  aurora_64b66b_rb/inst/clock_module_i/sync_clock_net_i/O
                         net (fo=34, routed)          0.634     2.584    aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/txresetfsm_i/stg4_reg
    SLICE_X192Y111       FDRE                                         r  aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X192Y111       FDRE (Prop_fdre_C_Q)         0.100     2.684 r  aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[14]/Q
                         net (fo=2, routed)           0.120     2.804    aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[14]
    SLICE_X192Y111       CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.079     2.883 r  aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.883    aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[12]_i_1_n_5
    SLICE_X192Y111       FDRE                                         r  aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sync_clk_i rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/aurora_64b66b_0_multi_gt_i/aurora_64b66b_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.615     0.615    aurora_64b66b_rb/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     0.645 r  aurora_64b66b_rb/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           0.867     1.512    aurora_64b66b_rb/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.565 r  aurora_64b66b_rb/inst/clock_module_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.689     2.254    aurora_64b66b_rb/inst/clock_module_i/sync_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     2.284 r  aurora_64b66b_rb/inst/clock_module_i/sync_clock_net_i/O
                         net (fo=34, routed)          0.837     3.121    aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/txresetfsm_i/stg4_reg
    SLICE_X192Y111       FDRE                                         r  aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[14]/C
                         clock pessimism             -0.537     2.584    
    SLICE_X192Y111       FDRE (Hold_fdre_C_D)         0.071     2.655    aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[14]
  -------------------------------------------------------------------
                         required time                         -2.655    
                         arrival time                           2.883    
  -------------------------------------------------------------------
                         slack                                  0.228    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sync_clk_i
Waveform(ns):       { 0.000 3.200 }
Period(ns):         6.400
Sources:            { aurora_64b66b_rb/inst/clock_module_i/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin                 Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location            Pin
Min Period        n/a     GTXE2_CHANNEL/TXUSRCLK  n/a            3.102         6.400       3.298      GTXE2_CHANNEL_X0Y7  aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/aurora_64b66b_0_multi_gt_i/aurora_64b66b_0_gtx_inst/gtxe2_i/TXUSRCLK
Min Period        n/a     BUFG/I                  n/a            1.409         6.400       4.992      BUFGCTRL_X0Y2       aurora_64b66b_rb/inst/clock_module_i/sync_clock_net_i/I
Min Period        n/a     MMCME2_ADV/CLKOUT1      n/a            1.071         6.400       5.329      MMCME2_ADV_X0Y2     aurora_64b66b_rb/inst/clock_module_i/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDRE/C                  n/a            0.750         6.400       5.650      SLICE_X196Y109      aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/txresetfsm_i/u_rst_sync_run_phase_align/stg2_reg/C
Min Period        n/a     FDRE/C                  n/a            0.750         6.400       5.650      SLICE_X196Y109      aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/txresetfsm_i/u_rst_sync_run_phase_align/stg3_reg/C
Min Period        n/a     FDRE/C                  n/a            0.750         6.400       5.650      SLICE_X191Y108      aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_fsm_rst_done/stg2_reg/C
Min Period        n/a     FDRE/C                  n/a            0.750         6.400       5.650      SLICE_X191Y108      aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_fsm_rst_done/stg3_reg/C
Min Period        n/a     FDRE/C                  n/a            0.750         6.400       5.650      SLICE_X191Y109      aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_fsm_rst_done/stg5_reg/C
Min Period        n/a     FDRE/C                  n/a            0.750         6.400       5.650      SLICE_X200Y105      aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_seq_scram_rst/stg2_reg/C
Min Period        n/a     FDRE/C                  n/a            0.750         6.400       5.650      SLICE_X200Y105      aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_seq_scram_rst/stg3_reg/C
Max Period        n/a     MMCME2_ADV/CLKOUT1      n/a            213.360       6.400       206.960    MMCME2_ADV_X0Y2     aurora_64b66b_rb/inst/clock_module_i/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    FDRE/C                  n/a            0.400         3.200       2.800      SLICE_X191Y108      aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_fsm_rst_done/stg2_reg/C
Low Pulse Width   Slow    FDRE/C                  n/a            0.400         3.200       2.800      SLICE_X191Y108      aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_fsm_rst_done/stg3_reg/C
Low Pulse Width   Slow    FDRE/C                  n/a            0.400         3.200       2.800      SLICE_X191Y109      aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_fsm_rst_done/stg5_reg/C
Low Pulse Width   Slow    FDRE/C                  n/a            0.400         3.200       2.800      SLICE_X200Y105      aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_seq_scram_rst/stg2_reg/C
Low Pulse Width   Slow    FDRE/C                  n/a            0.400         3.200       2.800      SLICE_X200Y105      aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_seq_scram_rst/stg3_reg/C
Low Pulse Width   Slow    FDRE/C                  n/a            0.400         3.200       2.800      SLICE_X196Y109      aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/txresetfsm_i/u_rst_sync_run_phase_align/stg2_reg/C
Low Pulse Width   Slow    FDRE/C                  n/a            0.400         3.200       2.800      SLICE_X196Y109      aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/txresetfsm_i/u_rst_sync_run_phase_align/stg3_reg/C
Low Pulse Width   Fast    FDRE/C                  n/a            0.400         3.200       2.800      SLICE_X200Y105      aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_seq_scram_rst/stg2_reg/C
Low Pulse Width   Fast    FDRE/C                  n/a            0.400         3.200       2.800      SLICE_X200Y105      aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_seq_scram_rst/stg3_reg/C
Low Pulse Width   Fast    FDRE/C                  n/a            0.400         3.200       2.800      SLICE_X196Y109      aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/txresetfsm_i/u_rst_sync_run_phase_align/stg2_reg/C
High Pulse Width  Fast    FDRE/C                  n/a            0.350         3.200       2.850      SLICE_X191Y109      aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/txresetfsm_i/time_out_wait_bypass_reg/C
High Pulse Width  Fast    FDRE/C                  n/a            0.350         3.200       2.850      SLICE_X191Y109      aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/txresetfsm_i/u_rst_sync_run_phase_align/stg4_reg/C
High Pulse Width  Fast    FDRE/C                  n/a            0.350         3.200       2.850      SLICE_X191Y109      aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/txresetfsm_i/u_rst_sync_run_phase_align/stg5_reg/C
High Pulse Width  Fast    FDRE/C                  n/a            0.350         3.200       2.850      SLICE_X191Y108      aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_fsm_rst_done/stg1_aurora_64b66b_0_cdc_to_reg/C
High Pulse Width  Fast    FDRE/C                  n/a            0.350         3.200       2.850      SLICE_X191Y108      aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_fsm_rst_done/stg2_reg/C
High Pulse Width  Fast    FDRE/C                  n/a            0.350         3.200       2.850      SLICE_X191Y108      aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_fsm_rst_done/stg3_reg/C
High Pulse Width  Fast    FDRE/C                  n/a            0.350         3.200       2.850      SLICE_X191Y109      aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_fsm_rst_done/stg4_reg/C
High Pulse Width  Fast    FDRE/C                  n/a            0.350         3.200       2.850      SLICE_X191Y109      aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_fsm_rst_done/stg5_reg/C
High Pulse Width  Fast    FDRE/C                  n/a            0.350         3.200       2.850      SLICE_X192Y108      aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[0]/C
High Pulse Width  Fast    FDRE/C                  n/a            0.350         3.200       2.850      SLICE_X192Y108      aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[1]/C



---------------------------------------------------------------------------------------------------
From Clock:  user_clk_i
  To Clock:  user_clk_i

Setup :            0  Failing Endpoints,  Worst Slack        4.206ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.068ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        5.632ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.206ns  (required time - arrival time)
  Source:                 aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/core_reset_logic_i/SYSTEM_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by user_clk_i  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            DATA_IN_reg[4][20]_C/D
                            (rising edge-triggered cell FDCE clocked by user_clk_i  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             user_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.800ns  (user_clk_i rise@12.800ns - user_clk_i rise@0.000ns)
  Data Path Delay:        8.612ns  (logic 0.821ns (9.534%)  route 7.791ns (90.466%))
  Logic Levels:           4  (LDCE=1 LUT2=1 LUT3=1 LUT5=1)
  Clock Path Skew:        0.089ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.703ns = ( 18.503 - 12.800 ) 
    Source Clock Delay      (SCD):    5.991ns
    Clock Pessimism Removal (CPR):    0.377ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock user_clk_i rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/aurora_64b66b_0_multi_gt_i/aurora_64b66b_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.298     1.298    aurora_64b66b_rb/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     1.391 r  aurora_64b66b_rb/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           1.505     2.896    aurora_64b66b_rb/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.973 r  aurora_64b66b_rb/inst/clock_module_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.549     4.522    aurora_64b66b_rb/inst/clock_module_i/user_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     4.615 r  aurora_64b66b_rb/inst/clock_module_i/user_clk_net_i/O
                         net (fo=14777, routed)       1.376     5.991    aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/core_reset_logic_i/out
    SLICE_X189Y103       FDRE                                         r  aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/core_reset_logic_i/SYSTEM_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X189Y103       FDRE (Prop_fdre_C_Q)         0.223     6.214 r  aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/core_reset_logic_i/SYSTEM_RESET_reg/Q
                         net (fo=987, routed)         6.476    12.690    sys_reset_out
    SLICE_X134Y32        LUT2 (Prop_lut2_I0_O)        0.043    12.733 r  DATA_IN_reg[4][20]_LDC_i_2/O
                         net (fo=2, routed)           0.401    13.134    DATA_IN_reg[4][20]_LDC_i_2_n_0
    SLICE_X134Y31        LDCE (SetClr_ldce_CLR_Q)     0.469    13.603 f  DATA_IN_reg[4][20]_LDC/Q
                         net (fo=1, routed)           0.278    13.881    DATA_IN_reg[4][20]_LDC_n_0
    SLICE_X134Y31        LUT3 (Prop_lut3_I1_O)        0.043    13.924 r  DATA_IN[4]_inferred_i_44/O
                         net (fo=5, routed)           0.342    14.266    DATA_IN[4]__0[20]
    SLICE_X133Y32        LUT5 (Prop_lut5_I3_O)        0.043    14.309 r  DATA_IN[4][20]_C_i_1/O
                         net (fo=2, routed)           0.294    14.603    DATA_IN[4][20]_C_i_1_n_0
    SLICE_X134Y32        FDCE                                         r  DATA_IN_reg[4][20]_C/D
  -------------------------------------------------------------------    -------------------

                         (clock user_clk_i rise edge)
                                                     12.800    12.800 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000    12.800 r  aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/aurora_64b66b_0_multi_gt_i/aurora_64b66b_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.234    14.034    aurora_64b66b_rb/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    14.117 r  aurora_64b66b_rb/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           1.347    15.464    aurora_64b66b_rb/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    15.537 r  aurora_64b66b_rb/inst/clock_module_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.431    16.968    aurora_64b66b_rb/inst/clock_module_i/user_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    17.051 r  aurora_64b66b_rb/inst/clock_module_i/user_clk_net_i/O
                         net (fo=14777, routed)       1.452    18.503    user_clk_out
    SLICE_X134Y32        FDCE                                         r  DATA_IN_reg[4][20]_C/C
                         clock pessimism              0.377    18.880    
                         clock uncertainty           -0.069    18.811    
    SLICE_X134Y32        FDCE (Setup_fdce_C_D)       -0.002    18.809    DATA_IN_reg[4][20]_C
  -------------------------------------------------------------------
                         required time                         18.809    
                         arrival time                         -14.603    
  -------------------------------------------------------------------
                         slack                                  4.206    

Slack (MET) :             4.261ns  (required time - arrival time)
  Source:                 aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/core_reset_logic_i/SYSTEM_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by user_clk_i  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            ila_1_rx/inst/ila_core_inst/shifted_data_in_reg[7][298]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by user_clk_i  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             user_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.800ns  (user_clk_i rise@12.800ns - user_clk_i rise@0.000ns)
  Data Path Delay:        8.507ns  (logic 0.771ns (9.063%)  route 7.736ns (90.937%))
  Logic Levels:           3  (LDCE=1 LUT2=1 LUT3=1)
  Clock Path Skew:        0.084ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.698ns = ( 18.498 - 12.800 ) 
    Source Clock Delay      (SCD):    5.991ns
    Clock Pessimism Removal (CPR):    0.377ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock user_clk_i rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/aurora_64b66b_0_multi_gt_i/aurora_64b66b_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.298     1.298    aurora_64b66b_rb/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     1.391 r  aurora_64b66b_rb/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           1.505     2.896    aurora_64b66b_rb/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.973 r  aurora_64b66b_rb/inst/clock_module_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.549     4.522    aurora_64b66b_rb/inst/clock_module_i/user_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     4.615 r  aurora_64b66b_rb/inst/clock_module_i/user_clk_net_i/O
                         net (fo=14777, routed)       1.376     5.991    aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/core_reset_logic_i/out
    SLICE_X189Y103       FDRE                                         r  aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/core_reset_logic_i/SYSTEM_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X189Y103       FDRE (Prop_fdre_C_Q)         0.223     6.214 r  aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/core_reset_logic_i/SYSTEM_RESET_reg/Q
                         net (fo=987, routed)         6.600    12.814    sys_reset_out
    SLICE_X136Y29        LUT2 (Prop_lut2_I0_O)        0.043    12.857 r  DATA_IN_reg[4][9]_LDC_i_2/O
                         net (fo=2, routed)           0.217    13.074    DATA_IN_reg[4][9]_LDC_i_2_n_0
    SLICE_X136Y28        LDCE (SetClr_ldce_CLR_Q)     0.462    13.536 f  DATA_IN_reg[4][9]_LDC/Q
                         net (fo=1, routed)           0.242    13.778    DATA_IN_reg[4][9]_LDC_n_0
    SLICE_X136Y29        LUT3 (Prop_lut3_I1_O)        0.043    13.821 r  DATA_IN[4]_inferred_i_55/O
                         net (fo=5, routed)           0.677    14.498    ila_1_rx/inst/ila_core_inst/probe8[9]
    SLICE_X126Y31        SRL16E                                       r  ila_1_rx/inst/ila_core_inst/shifted_data_in_reg[7][298]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock user_clk_i rise edge)
                                                     12.800    12.800 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000    12.800 r  aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/aurora_64b66b_0_multi_gt_i/aurora_64b66b_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.234    14.034    aurora_64b66b_rb/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    14.117 r  aurora_64b66b_rb/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           1.347    15.464    aurora_64b66b_rb/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    15.537 r  aurora_64b66b_rb/inst/clock_module_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.431    16.968    aurora_64b66b_rb/inst/clock_module_i/user_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    17.051 r  aurora_64b66b_rb/inst/clock_module_i/user_clk_net_i/O
                         net (fo=14777, routed)       1.447    18.498    ila_1_rx/inst/ila_core_inst/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg
    SLICE_X126Y31        SRL16E                                       r  ila_1_rx/inst/ila_core_inst/shifted_data_in_reg[7][298]_srl8/CLK
                         clock pessimism              0.377    18.875    
                         clock uncertainty           -0.069    18.806    
    SLICE_X126Y31        SRL16E (Setup_srl16e_CLK_D)
                                                     -0.047    18.759    ila_1_rx/inst/ila_core_inst/shifted_data_in_reg[7][298]_srl8
  -------------------------------------------------------------------
                         required time                         18.759    
                         arrival time                         -14.498    
  -------------------------------------------------------------------
                         slack                                  4.261    

Slack (MET) :             4.280ns  (required time - arrival time)
  Source:                 aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/core_reset_logic_i/SYSTEM_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by user_clk_i  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            DATA_IN_reg[4][1]_C/D
                            (rising edge-triggered cell FDCE clocked by user_clk_i  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             user_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.800ns  (user_clk_i rise@12.800ns - user_clk_i rise@0.000ns)
  Data Path Delay:        8.533ns  (logic 0.821ns (9.622%)  route 7.712ns (90.378%))
  Logic Levels:           4  (LDCE=1 LUT2=1 LUT3=1 LUT5=1)
  Clock Path Skew:        0.084ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.698ns = ( 18.498 - 12.800 ) 
    Source Clock Delay      (SCD):    5.991ns
    Clock Pessimism Removal (CPR):    0.377ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock user_clk_i rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/aurora_64b66b_0_multi_gt_i/aurora_64b66b_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.298     1.298    aurora_64b66b_rb/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     1.391 r  aurora_64b66b_rb/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           1.505     2.896    aurora_64b66b_rb/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.973 r  aurora_64b66b_rb/inst/clock_module_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.549     4.522    aurora_64b66b_rb/inst/clock_module_i/user_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     4.615 r  aurora_64b66b_rb/inst/clock_module_i/user_clk_net_i/O
                         net (fo=14777, routed)       1.376     5.991    aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/core_reset_logic_i/out
    SLICE_X189Y103       FDRE                                         r  aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/core_reset_logic_i/SYSTEM_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X189Y103       FDRE (Prop_fdre_C_Q)         0.223     6.214 r  aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/core_reset_logic_i/SYSTEM_RESET_reg/Q
                         net (fo=987, routed)         6.653    12.867    sys_reset_out
    SLICE_X128Y29        LUT2 (Prop_lut2_I0_O)        0.043    12.910 r  DATA_IN_reg[4][1]_LDC_i_2/O
                         net (fo=2, routed)           0.300    13.210    DATA_IN_reg[4][1]_LDC_i_2_n_0
    SLICE_X128Y30        LDCE (SetClr_ldce_CLR_Q)     0.469    13.679 f  DATA_IN_reg[4][1]_LDC/Q
                         net (fo=1, routed)           0.192    13.871    DATA_IN_reg[4][1]_LDC_n_0
    SLICE_X128Y29        LUT3 (Prop_lut3_I1_O)        0.043    13.914 r  DATA_IN[4]_inferred_i_63/O
                         net (fo=5, routed)           0.458    14.371    DATA_IN[4]__0[1]
    SLICE_X129Y29        LUT5 (Prop_lut5_I3_O)        0.043    14.414 r  DATA_IN[4][1]_C_i_1/O
                         net (fo=2, routed)           0.109    14.524    DATA_IN[4][1]_C_i_1_n_0
    SLICE_X128Y29        FDCE                                         r  DATA_IN_reg[4][1]_C/D
  -------------------------------------------------------------------    -------------------

                         (clock user_clk_i rise edge)
                                                     12.800    12.800 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000    12.800 r  aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/aurora_64b66b_0_multi_gt_i/aurora_64b66b_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.234    14.034    aurora_64b66b_rb/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    14.117 r  aurora_64b66b_rb/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           1.347    15.464    aurora_64b66b_rb/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    15.537 r  aurora_64b66b_rb/inst/clock_module_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.431    16.968    aurora_64b66b_rb/inst/clock_module_i/user_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    17.051 r  aurora_64b66b_rb/inst/clock_module_i/user_clk_net_i/O
                         net (fo=14777, routed)       1.447    18.498    user_clk_out
    SLICE_X128Y29        FDCE                                         r  DATA_IN_reg[4][1]_C/C
                         clock pessimism              0.377    18.875    
                         clock uncertainty           -0.069    18.806    
    SLICE_X128Y29        FDCE (Setup_fdce_C_D)       -0.002    18.804    DATA_IN_reg[4][1]_C
  -------------------------------------------------------------------
                         required time                         18.804    
                         arrival time                         -14.524    
  -------------------------------------------------------------------
                         slack                                  4.280    

Slack (MET) :             4.282ns  (required time - arrival time)
  Source:                 aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/core_reset_logic_i/SYSTEM_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by user_clk_i  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            DATA_IN_reg[4][20]_P/D
                            (rising edge-triggered cell FDPE clocked by user_clk_i  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             user_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.800ns  (user_clk_i rise@12.800ns - user_clk_i rise@0.000ns)
  Data Path Delay:        8.514ns  (logic 0.821ns (9.643%)  route 7.693ns (90.357%))
  Logic Levels:           4  (LDCE=1 LUT2=1 LUT3=1 LUT5=1)
  Clock Path Skew:        0.087ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.701ns = ( 18.501 - 12.800 ) 
    Source Clock Delay      (SCD):    5.991ns
    Clock Pessimism Removal (CPR):    0.377ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock user_clk_i rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/aurora_64b66b_0_multi_gt_i/aurora_64b66b_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.298     1.298    aurora_64b66b_rb/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     1.391 r  aurora_64b66b_rb/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           1.505     2.896    aurora_64b66b_rb/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.973 r  aurora_64b66b_rb/inst/clock_module_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.549     4.522    aurora_64b66b_rb/inst/clock_module_i/user_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     4.615 r  aurora_64b66b_rb/inst/clock_module_i/user_clk_net_i/O
                         net (fo=14777, routed)       1.376     5.991    aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/core_reset_logic_i/out
    SLICE_X189Y103       FDRE                                         r  aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/core_reset_logic_i/SYSTEM_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X189Y103       FDRE (Prop_fdre_C_Q)         0.223     6.214 r  aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/core_reset_logic_i/SYSTEM_RESET_reg/Q
                         net (fo=987, routed)         6.476    12.690    sys_reset_out
    SLICE_X134Y32        LUT2 (Prop_lut2_I0_O)        0.043    12.733 r  DATA_IN_reg[4][20]_LDC_i_2/O
                         net (fo=2, routed)           0.401    13.134    DATA_IN_reg[4][20]_LDC_i_2_n_0
    SLICE_X134Y31        LDCE (SetClr_ldce_CLR_Q)     0.469    13.603 f  DATA_IN_reg[4][20]_LDC/Q
                         net (fo=1, routed)           0.278    13.881    DATA_IN_reg[4][20]_LDC_n_0
    SLICE_X134Y31        LUT3 (Prop_lut3_I1_O)        0.043    13.924 r  DATA_IN[4]_inferred_i_44/O
                         net (fo=5, routed)           0.342    14.266    DATA_IN[4]__0[20]
    SLICE_X133Y32        LUT5 (Prop_lut5_I3_O)        0.043    14.309 r  DATA_IN[4][20]_C_i_1/O
                         net (fo=2, routed)           0.196    14.505    DATA_IN[4][20]_C_i_1_n_0
    SLICE_X133Y31        FDPE                                         r  DATA_IN_reg[4][20]_P/D
  -------------------------------------------------------------------    -------------------

                         (clock user_clk_i rise edge)
                                                     12.800    12.800 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000    12.800 r  aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/aurora_64b66b_0_multi_gt_i/aurora_64b66b_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.234    14.034    aurora_64b66b_rb/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    14.117 r  aurora_64b66b_rb/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           1.347    15.464    aurora_64b66b_rb/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    15.537 r  aurora_64b66b_rb/inst/clock_module_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.431    16.968    aurora_64b66b_rb/inst/clock_module_i/user_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    17.051 r  aurora_64b66b_rb/inst/clock_module_i/user_clk_net_i/O
                         net (fo=14777, routed)       1.450    18.501    user_clk_out
    SLICE_X133Y31        FDPE                                         r  DATA_IN_reg[4][20]_P/C
                         clock pessimism              0.377    18.878    
                         clock uncertainty           -0.069    18.809    
    SLICE_X133Y31        FDPE (Setup_fdpe_C_D)       -0.022    18.787    DATA_IN_reg[4][20]_P
  -------------------------------------------------------------------
                         required time                         18.787    
                         arrival time                         -14.505    
  -------------------------------------------------------------------
                         slack                                  4.282    

Slack (MET) :             4.309ns  (required time - arrival time)
  Source:                 aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/core_reset_logic_i/SYSTEM_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by user_clk_i  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            DATA_IN_reg[4][5]_C/D
                            (rising edge-triggered cell FDCE clocked by user_clk_i  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             user_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.800ns  (user_clk_i rise@12.800ns - user_clk_i rise@0.000ns)
  Data Path Delay:        8.506ns  (logic 0.821ns (9.653%)  route 7.685ns (90.347%))
  Logic Levels:           4  (LDCE=1 LUT2=1 LUT3=1 LUT5=1)
  Clock Path Skew:        0.086ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.700ns = ( 18.500 - 12.800 ) 
    Source Clock Delay      (SCD):    5.991ns
    Clock Pessimism Removal (CPR):    0.377ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock user_clk_i rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/aurora_64b66b_0_multi_gt_i/aurora_64b66b_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.298     1.298    aurora_64b66b_rb/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     1.391 r  aurora_64b66b_rb/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           1.505     2.896    aurora_64b66b_rb/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.973 r  aurora_64b66b_rb/inst/clock_module_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.549     4.522    aurora_64b66b_rb/inst/clock_module_i/user_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     4.615 r  aurora_64b66b_rb/inst/clock_module_i/user_clk_net_i/O
                         net (fo=14777, routed)       1.376     5.991    aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/core_reset_logic_i/out
    SLICE_X189Y103       FDRE                                         r  aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/core_reset_logic_i/SYSTEM_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X189Y103       FDRE (Prop_fdre_C_Q)         0.223     6.214 r  aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/core_reset_logic_i/SYSTEM_RESET_reg/Q
                         net (fo=987, routed)         6.544    12.758    sys_reset_out
    SLICE_X130Y29        LUT2 (Prop_lut2_I0_O)        0.043    12.801 r  DATA_IN_reg[4][5]_LDC_i_2/O
                         net (fo=2, routed)           0.332    13.134    DATA_IN_reg[4][5]_LDC_i_2_n_0
    SLICE_X130Y30        LDCE (SetClr_ldce_CLR_Q)     0.469    13.603 f  DATA_IN_reg[4][5]_LDC/Q
                         net (fo=1, routed)           0.241    13.843    DATA_IN_reg[4][5]_LDC_n_0
    SLICE_X130Y29        LUT3 (Prop_lut3_I1_O)        0.043    13.886 r  DATA_IN[4]_inferred_i_59/O
                         net (fo=5, routed)           0.458    14.344    DATA_IN[4]__0[5]
    SLICE_X131Y29        LUT5 (Prop_lut5_I3_O)        0.043    14.387 r  DATA_IN[4][5]_C_i_1/O
                         net (fo=2, routed)           0.109    14.497    DATA_IN[4][5]_C_i_1_n_0
    SLICE_X130Y29        FDCE                                         r  DATA_IN_reg[4][5]_C/D
  -------------------------------------------------------------------    -------------------

                         (clock user_clk_i rise edge)
                                                     12.800    12.800 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000    12.800 r  aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/aurora_64b66b_0_multi_gt_i/aurora_64b66b_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.234    14.034    aurora_64b66b_rb/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    14.117 r  aurora_64b66b_rb/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           1.347    15.464    aurora_64b66b_rb/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    15.537 r  aurora_64b66b_rb/inst/clock_module_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.431    16.968    aurora_64b66b_rb/inst/clock_module_i/user_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    17.051 r  aurora_64b66b_rb/inst/clock_module_i/user_clk_net_i/O
                         net (fo=14777, routed)       1.449    18.500    user_clk_out
    SLICE_X130Y29        FDCE                                         r  DATA_IN_reg[4][5]_C/C
                         clock pessimism              0.377    18.877    
                         clock uncertainty           -0.069    18.808    
    SLICE_X130Y29        FDCE (Setup_fdce_C_D)       -0.002    18.806    DATA_IN_reg[4][5]_C
  -------------------------------------------------------------------
                         required time                         18.806    
                         arrival time                         -14.497    
  -------------------------------------------------------------------
                         slack                                  4.309    

Slack (MET) :             4.357ns  (required time - arrival time)
  Source:                 aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/core_reset_logic_i/SYSTEM_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by user_clk_i  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            DATA_IN_reg[4][9]_C/D
                            (rising edge-triggered cell FDCE clocked by user_clk_i  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             user_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.800ns  (user_clk_i rise@12.800ns - user_clk_i rise@0.000ns)
  Data Path Delay:        8.439ns  (logic 0.814ns (9.646%)  route 7.625ns (90.354%))
  Logic Levels:           4  (LDCE=1 LUT2=1 LUT3=1 LUT5=1)
  Clock Path Skew:        0.087ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.701ns = ( 18.501 - 12.800 ) 
    Source Clock Delay      (SCD):    5.991ns
    Clock Pessimism Removal (CPR):    0.377ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock user_clk_i rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/aurora_64b66b_0_multi_gt_i/aurora_64b66b_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.298     1.298    aurora_64b66b_rb/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     1.391 r  aurora_64b66b_rb/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           1.505     2.896    aurora_64b66b_rb/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.973 r  aurora_64b66b_rb/inst/clock_module_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.549     4.522    aurora_64b66b_rb/inst/clock_module_i/user_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     4.615 r  aurora_64b66b_rb/inst/clock_module_i/user_clk_net_i/O
                         net (fo=14777, routed)       1.376     5.991    aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/core_reset_logic_i/out
    SLICE_X189Y103       FDRE                                         r  aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/core_reset_logic_i/SYSTEM_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X189Y103       FDRE (Prop_fdre_C_Q)         0.223     6.214 r  aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/core_reset_logic_i/SYSTEM_RESET_reg/Q
                         net (fo=987, routed)         6.600    12.814    sys_reset_out
    SLICE_X136Y29        LUT2 (Prop_lut2_I0_O)        0.043    12.857 r  DATA_IN_reg[4][9]_LDC_i_2/O
                         net (fo=2, routed)           0.217    13.074    DATA_IN_reg[4][9]_LDC_i_2_n_0
    SLICE_X136Y28        LDCE (SetClr_ldce_CLR_Q)     0.462    13.536 f  DATA_IN_reg[4][9]_LDC/Q
                         net (fo=1, routed)           0.242    13.778    DATA_IN_reg[4][9]_LDC_n_0
    SLICE_X136Y29        LUT3 (Prop_lut3_I1_O)        0.043    13.821 r  DATA_IN[4]_inferred_i_55/O
                         net (fo=5, routed)           0.454    14.274    DATA_IN[4]__0[9]
    SLICE_X137Y29        LUT5 (Prop_lut5_I3_O)        0.043    14.317 r  DATA_IN[4][9]_C_i_1/O
                         net (fo=2, routed)           0.112    14.430    DATA_IN[4][9]_C_i_1_n_0
    SLICE_X136Y29        FDCE                                         r  DATA_IN_reg[4][9]_C/D
  -------------------------------------------------------------------    -------------------

                         (clock user_clk_i rise edge)
                                                     12.800    12.800 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000    12.800 r  aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/aurora_64b66b_0_multi_gt_i/aurora_64b66b_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.234    14.034    aurora_64b66b_rb/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    14.117 r  aurora_64b66b_rb/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           1.347    15.464    aurora_64b66b_rb/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    15.537 r  aurora_64b66b_rb/inst/clock_module_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.431    16.968    aurora_64b66b_rb/inst/clock_module_i/user_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    17.051 r  aurora_64b66b_rb/inst/clock_module_i/user_clk_net_i/O
                         net (fo=14777, routed)       1.450    18.501    user_clk_out
    SLICE_X136Y29        FDCE                                         r  DATA_IN_reg[4][9]_C/C
                         clock pessimism              0.377    18.878    
                         clock uncertainty           -0.069    18.809    
    SLICE_X136Y29        FDCE (Setup_fdce_C_D)       -0.022    18.787    DATA_IN_reg[4][9]_C
  -------------------------------------------------------------------
                         required time                         18.787    
                         arrival time                         -14.430    
  -------------------------------------------------------------------
                         slack                                  4.357    

Slack (MET) :             4.390ns  (required time - arrival time)
  Source:                 aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/core_reset_logic_i/SYSTEM_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by user_clk_i  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            ila_1_rx/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[8].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by user_clk_i  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             user_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.800ns  (user_clk_i rise@12.800ns - user_clk_i rise@0.000ns)
  Data Path Delay:        8.410ns  (logic 0.778ns (9.251%)  route 7.632ns (90.749%))
  Logic Levels:           3  (LDCE=1 LUT2=1 LUT3=1)
  Clock Path Skew:        0.089ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.703ns = ( 18.503 - 12.800 ) 
    Source Clock Delay      (SCD):    5.991ns
    Clock Pessimism Removal (CPR):    0.377ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock user_clk_i rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/aurora_64b66b_0_multi_gt_i/aurora_64b66b_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.298     1.298    aurora_64b66b_rb/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     1.391 r  aurora_64b66b_rb/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           1.505     2.896    aurora_64b66b_rb/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.973 r  aurora_64b66b_rb/inst/clock_module_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.549     4.522    aurora_64b66b_rb/inst/clock_module_i/user_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     4.615 r  aurora_64b66b_rb/inst/clock_module_i/user_clk_net_i/O
                         net (fo=14777, routed)       1.376     5.991    aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/core_reset_logic_i/out
    SLICE_X189Y103       FDRE                                         r  aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/core_reset_logic_i/SYSTEM_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X189Y103       FDRE (Prop_fdre_C_Q)         0.223     6.214 r  aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/core_reset_logic_i/SYSTEM_RESET_reg/Q
                         net (fo=987, routed)         6.476    12.690    sys_reset_out
    SLICE_X134Y32        LUT2 (Prop_lut2_I0_O)        0.043    12.733 r  DATA_IN_reg[4][20]_LDC_i_2/O
                         net (fo=2, routed)           0.401    13.134    DATA_IN_reg[4][20]_LDC_i_2_n_0
    SLICE_X134Y31        LDCE (SetClr_ldce_CLR_Q)     0.469    13.603 f  DATA_IN_reg[4][20]_LDC/Q
                         net (fo=1, routed)           0.278    13.881    DATA_IN_reg[4][20]_LDC_n_0
    SLICE_X134Y31        LUT3 (Prop_lut3_I1_O)        0.043    13.924 r  DATA_IN[4]_inferred_i_44/O
                         net (fo=5, routed)           0.478    14.401    ila_1_rx/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[8].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probe8[20]
    SLICE_X131Y33        FDRE                                         r  ila_1_rx/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[8].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock user_clk_i rise edge)
                                                     12.800    12.800 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000    12.800 r  aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/aurora_64b66b_0_multi_gt_i/aurora_64b66b_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.234    14.034    aurora_64b66b_rb/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    14.117 r  aurora_64b66b_rb/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           1.347    15.464    aurora_64b66b_rb/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    15.537 r  aurora_64b66b_rb/inst/clock_module_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.431    16.968    aurora_64b66b_rb/inst/clock_module_i/user_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    17.051 r  aurora_64b66b_rb/inst/clock_module_i/user_clk_net_i/O
                         net (fo=14777, routed)       1.452    18.503    ila_1_rx/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[8].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg_0
    SLICE_X131Y33        FDRE                                         r  ila_1_rx/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[8].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[20]/C
                         clock pessimism              0.377    18.880    
                         clock uncertainty           -0.069    18.811    
    SLICE_X131Y33        FDRE (Setup_fdre_C_D)       -0.019    18.792    ila_1_rx/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[8].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[20]
  -------------------------------------------------------------------
                         required time                         18.792    
                         arrival time                         -14.401    
  -------------------------------------------------------------------
                         slack                                  4.390    

Slack (MET) :             4.425ns  (required time - arrival time)
  Source:                 aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/core_reset_logic_i/SYSTEM_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by user_clk_i  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            DATA_IN_reg[4][1]_P/D
                            (rising edge-triggered cell FDPE clocked by user_clk_i  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             user_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.800ns  (user_clk_i rise@12.800ns - user_clk_i rise@0.000ns)
  Data Path Delay:        8.423ns  (logic 0.821ns (9.747%)  route 7.602ns (90.253%))
  Logic Levels:           4  (LDCE=1 LUT2=1 LUT3=1 LUT5=1)
  Clock Path Skew:        0.084ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.698ns = ( 18.498 - 12.800 ) 
    Source Clock Delay      (SCD):    5.991ns
    Clock Pessimism Removal (CPR):    0.377ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock user_clk_i rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/aurora_64b66b_0_multi_gt_i/aurora_64b66b_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.298     1.298    aurora_64b66b_rb/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     1.391 r  aurora_64b66b_rb/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           1.505     2.896    aurora_64b66b_rb/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.973 r  aurora_64b66b_rb/inst/clock_module_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.549     4.522    aurora_64b66b_rb/inst/clock_module_i/user_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     4.615 r  aurora_64b66b_rb/inst/clock_module_i/user_clk_net_i/O
                         net (fo=14777, routed)       1.376     5.991    aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/core_reset_logic_i/out
    SLICE_X189Y103       FDRE                                         r  aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/core_reset_logic_i/SYSTEM_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X189Y103       FDRE (Prop_fdre_C_Q)         0.223     6.214 r  aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/core_reset_logic_i/SYSTEM_RESET_reg/Q
                         net (fo=987, routed)         6.653    12.867    sys_reset_out
    SLICE_X128Y29        LUT2 (Prop_lut2_I0_O)        0.043    12.910 r  DATA_IN_reg[4][1]_LDC_i_2/O
                         net (fo=2, routed)           0.300    13.210    DATA_IN_reg[4][1]_LDC_i_2_n_0
    SLICE_X128Y30        LDCE (SetClr_ldce_CLR_Q)     0.469    13.679 f  DATA_IN_reg[4][1]_LDC/Q
                         net (fo=1, routed)           0.192    13.871    DATA_IN_reg[4][1]_LDC_n_0
    SLICE_X128Y29        LUT3 (Prop_lut3_I1_O)        0.043    13.914 r  DATA_IN[4]_inferred_i_63/O
                         net (fo=5, routed)           0.458    14.371    DATA_IN[4]__0[1]
    SLICE_X129Y29        LUT5 (Prop_lut5_I3_O)        0.043    14.414 r  DATA_IN[4][1]_C_i_1/O
                         net (fo=2, routed)           0.000    14.414    DATA_IN[4][1]_C_i_1_n_0
    SLICE_X129Y29        FDPE                                         r  DATA_IN_reg[4][1]_P/D
  -------------------------------------------------------------------    -------------------

                         (clock user_clk_i rise edge)
                                                     12.800    12.800 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000    12.800 r  aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/aurora_64b66b_0_multi_gt_i/aurora_64b66b_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.234    14.034    aurora_64b66b_rb/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    14.117 r  aurora_64b66b_rb/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           1.347    15.464    aurora_64b66b_rb/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    15.537 r  aurora_64b66b_rb/inst/clock_module_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.431    16.968    aurora_64b66b_rb/inst/clock_module_i/user_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    17.051 r  aurora_64b66b_rb/inst/clock_module_i/user_clk_net_i/O
                         net (fo=14777, routed)       1.447    18.498    user_clk_out
    SLICE_X129Y29        FDPE                                         r  DATA_IN_reg[4][1]_P/C
                         clock pessimism              0.377    18.875    
                         clock uncertainty           -0.069    18.806    
    SLICE_X129Y29        FDPE (Setup_fdpe_C_D)        0.034    18.840    DATA_IN_reg[4][1]_P
  -------------------------------------------------------------------
                         required time                         18.840    
                         arrival time                         -14.414    
  -------------------------------------------------------------------
                         slack                                  4.425    

Slack (MET) :             4.454ns  (required time - arrival time)
  Source:                 aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/core_reset_logic_i/SYSTEM_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by user_clk_i  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            DATA_IN_reg[4][5]_P/D
                            (rising edge-triggered cell FDPE clocked by user_clk_i  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             user_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.800ns  (user_clk_i rise@12.800ns - user_clk_i rise@0.000ns)
  Data Path Delay:        8.396ns  (logic 0.821ns (9.778%)  route 7.575ns (90.222%))
  Logic Levels:           4  (LDCE=1 LUT2=1 LUT3=1 LUT5=1)
  Clock Path Skew:        0.086ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.700ns = ( 18.500 - 12.800 ) 
    Source Clock Delay      (SCD):    5.991ns
    Clock Pessimism Removal (CPR):    0.377ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock user_clk_i rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/aurora_64b66b_0_multi_gt_i/aurora_64b66b_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.298     1.298    aurora_64b66b_rb/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     1.391 r  aurora_64b66b_rb/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           1.505     2.896    aurora_64b66b_rb/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.973 r  aurora_64b66b_rb/inst/clock_module_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.549     4.522    aurora_64b66b_rb/inst/clock_module_i/user_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     4.615 r  aurora_64b66b_rb/inst/clock_module_i/user_clk_net_i/O
                         net (fo=14777, routed)       1.376     5.991    aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/core_reset_logic_i/out
    SLICE_X189Y103       FDRE                                         r  aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/core_reset_logic_i/SYSTEM_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X189Y103       FDRE (Prop_fdre_C_Q)         0.223     6.214 r  aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/core_reset_logic_i/SYSTEM_RESET_reg/Q
                         net (fo=987, routed)         6.544    12.758    sys_reset_out
    SLICE_X130Y29        LUT2 (Prop_lut2_I0_O)        0.043    12.801 r  DATA_IN_reg[4][5]_LDC_i_2/O
                         net (fo=2, routed)           0.332    13.134    DATA_IN_reg[4][5]_LDC_i_2_n_0
    SLICE_X130Y30        LDCE (SetClr_ldce_CLR_Q)     0.469    13.603 f  DATA_IN_reg[4][5]_LDC/Q
                         net (fo=1, routed)           0.241    13.843    DATA_IN_reg[4][5]_LDC_n_0
    SLICE_X130Y29        LUT3 (Prop_lut3_I1_O)        0.043    13.886 r  DATA_IN[4]_inferred_i_59/O
                         net (fo=5, routed)           0.458    14.344    DATA_IN[4]__0[5]
    SLICE_X131Y29        LUT5 (Prop_lut5_I3_O)        0.043    14.387 r  DATA_IN[4][5]_C_i_1/O
                         net (fo=2, routed)           0.000    14.387    DATA_IN[4][5]_C_i_1_n_0
    SLICE_X131Y29        FDPE                                         r  DATA_IN_reg[4][5]_P/D
  -------------------------------------------------------------------    -------------------

                         (clock user_clk_i rise edge)
                                                     12.800    12.800 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000    12.800 r  aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/aurora_64b66b_0_multi_gt_i/aurora_64b66b_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.234    14.034    aurora_64b66b_rb/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    14.117 r  aurora_64b66b_rb/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           1.347    15.464    aurora_64b66b_rb/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    15.537 r  aurora_64b66b_rb/inst/clock_module_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.431    16.968    aurora_64b66b_rb/inst/clock_module_i/user_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    17.051 r  aurora_64b66b_rb/inst/clock_module_i/user_clk_net_i/O
                         net (fo=14777, routed)       1.449    18.500    user_clk_out
    SLICE_X131Y29        FDPE                                         r  DATA_IN_reg[4][5]_P/C
                         clock pessimism              0.377    18.877    
                         clock uncertainty           -0.069    18.808    
    SLICE_X131Y29        FDPE (Setup_fdpe_C_D)        0.034    18.842    DATA_IN_reg[4][5]_P
  -------------------------------------------------------------------
                         required time                         18.842    
                         arrival time                         -14.387    
  -------------------------------------------------------------------
                         slack                                  4.454    

Slack (MET) :             4.472ns  (required time - arrival time)
  Source:                 aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/core_reset_logic_i/SYSTEM_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by user_clk_i  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            ila_1_rx/inst/ila_core_inst/shifted_data_in_reg[7][294]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by user_clk_i  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             user_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.800ns  (user_clk_i rise@12.800ns - user_clk_i rise@0.000ns)
  Data Path Delay:        8.306ns  (logic 0.778ns (9.366%)  route 7.528ns (90.634%))
  Logic Levels:           3  (LDCE=1 LUT2=1 LUT3=1)
  Clock Path Skew:        0.084ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.698ns = ( 18.498 - 12.800 ) 
    Source Clock Delay      (SCD):    5.991ns
    Clock Pessimism Removal (CPR):    0.377ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock user_clk_i rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/aurora_64b66b_0_multi_gt_i/aurora_64b66b_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.298     1.298    aurora_64b66b_rb/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     1.391 r  aurora_64b66b_rb/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           1.505     2.896    aurora_64b66b_rb/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.973 r  aurora_64b66b_rb/inst/clock_module_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.549     4.522    aurora_64b66b_rb/inst/clock_module_i/user_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     4.615 r  aurora_64b66b_rb/inst/clock_module_i/user_clk_net_i/O
                         net (fo=14777, routed)       1.376     5.991    aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/core_reset_logic_i/out
    SLICE_X189Y103       FDRE                                         r  aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/core_reset_logic_i/SYSTEM_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X189Y103       FDRE (Prop_fdre_C_Q)         0.223     6.214 r  aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/core_reset_logic_i/SYSTEM_RESET_reg/Q
                         net (fo=987, routed)         6.544    12.758    sys_reset_out
    SLICE_X130Y29        LUT2 (Prop_lut2_I0_O)        0.043    12.801 r  DATA_IN_reg[4][5]_LDC_i_2/O
                         net (fo=2, routed)           0.332    13.134    DATA_IN_reg[4][5]_LDC_i_2_n_0
    SLICE_X130Y30        LDCE (SetClr_ldce_CLR_Q)     0.469    13.603 f  DATA_IN_reg[4][5]_LDC/Q
                         net (fo=1, routed)           0.241    13.843    DATA_IN_reg[4][5]_LDC_n_0
    SLICE_X130Y29        LUT3 (Prop_lut3_I1_O)        0.043    13.886 r  DATA_IN[4]_inferred_i_59/O
                         net (fo=5, routed)           0.411    14.297    ila_1_rx/inst/ila_core_inst/probe8[5]
    SLICE_X126Y30        SRL16E                                       r  ila_1_rx/inst/ila_core_inst/shifted_data_in_reg[7][294]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock user_clk_i rise edge)
                                                     12.800    12.800 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000    12.800 r  aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/aurora_64b66b_0_multi_gt_i/aurora_64b66b_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.234    14.034    aurora_64b66b_rb/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    14.117 r  aurora_64b66b_rb/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           1.347    15.464    aurora_64b66b_rb/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    15.537 r  aurora_64b66b_rb/inst/clock_module_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.431    16.968    aurora_64b66b_rb/inst/clock_module_i/user_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    17.051 r  aurora_64b66b_rb/inst/clock_module_i/user_clk_net_i/O
                         net (fo=14777, routed)       1.447    18.498    ila_1_rx/inst/ila_core_inst/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg
    SLICE_X126Y30        SRL16E                                       r  ila_1_rx/inst/ila_core_inst/shifted_data_in_reg[7][294]_srl8/CLK
                         clock pessimism              0.377    18.875    
                         clock uncertainty           -0.069    18.806    
    SLICE_X126Y30        SRL16E (Setup_srl16e_CLK_D)
                                                     -0.036    18.770    ila_1_rx/inst/ila_core_inst/shifted_data_in_reg[7][294]_srl8
  -------------------------------------------------------------------
                         required time                         18.770    
                         arrival time                         -14.297    
  -------------------------------------------------------------------
                         slack                                  4.472    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 ila_tX/inst/ila_core_inst/shifted_data_in_reg[8][75]/C
                            (rising edge-triggered cell FDRE clocked by user_clk_i  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            ila_tX/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[27]
                            (rising edge-triggered cell RAMB36E1 clocked by user_clk_i  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             user_clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (user_clk_i rise@0.000ns - user_clk_i rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.118ns (44.443%)  route 0.148ns (55.557%))
  Logic Levels:           0  
  Clock Path Skew:        0.043ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.218ns
    Source Clock Delay      (SCD):    2.632ns
    Clock Pessimism Removal (CPR):    0.543ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock user_clk_i rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/aurora_64b66b_0_multi_gt_i/aurora_64b66b_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.574     0.574    aurora_64b66b_rb/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.600 r  aurora_64b66b_rb/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           0.655     1.255    aurora_64b66b_rb/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.305 r  aurora_64b66b_rb/inst/clock_module_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.619     1.924    aurora_64b66b_rb/inst/clock_module_i/user_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.950 r  aurora_64b66b_rb/inst/clock_module_i/user_clk_net_i/O
                         net (fo=14777, routed)       0.682     2.632    ila_tX/inst/ila_core_inst/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg
    SLICE_X186Y64        FDRE                                         r  ila_tX/inst/ila_core_inst/shifted_data_in_reg[8][75]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X186Y64        FDRE (Prop_fdre_C_Q)         0.118     2.750 r  ila_tX/inst/ila_core_inst/shifted_data_in_reg[8][75]/Q
                         net (fo=1, routed)           0.148     2.898    ila_tX/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_3[21]
    RAMB36_X9Y12         RAMB36E1                                     r  ila_tX/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[27]
  -------------------------------------------------------------------    -------------------

                         (clock user_clk_i rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/aurora_64b66b_0_multi_gt_i/aurora_64b66b_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.615     0.615    aurora_64b66b_rb/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     0.645 r  aurora_64b66b_rb/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           0.867     1.512    aurora_64b66b_rb/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.565 r  aurora_64b66b_rb/inst/clock_module_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.689     2.254    aurora_64b66b_rb/inst/clock_module_i/user_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.284 r  aurora_64b66b_rb/inst/clock_module_i/user_clk_net_i/O
                         net (fo=14777, routed)       0.934     3.218    ila_tX/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0
    RAMB36_X9Y12         RAMB36E1                                     r  ila_tX/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.543     2.675    
    RAMB36_X9Y12         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[27])
                                                      0.155     2.830    ila_tX/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -2.830    
                         arrival time                           2.898    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 ila_1_tx/inst/ila_core_inst/shifted_data_in_reg[8][299]/C
                            (rising edge-triggered cell FDRE clocked by user_clk_i  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            ila_1_tx/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[10]
                            (rising edge-triggered cell RAMB36E1 clocked by user_clk_i  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             user_clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (user_clk_i rise@0.000ns - user_clk_i rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.118ns (44.007%)  route 0.150ns (55.993%))
  Logic Levels:           0  
  Clock Path Skew:        0.044ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.296ns
    Source Clock Delay      (SCD):    2.689ns
    Clock Pessimism Removal (CPR):    0.563ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock user_clk_i rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/aurora_64b66b_0_multi_gt_i/aurora_64b66b_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.574     0.574    aurora_64b66b_rb/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.600 r  aurora_64b66b_rb/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           0.655     1.255    aurora_64b66b_rb/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.305 r  aurora_64b66b_rb/inst/clock_module_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.619     1.924    aurora_64b66b_rb/inst/clock_module_i/user_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.950 r  aurora_64b66b_rb/inst/clock_module_i/user_clk_net_i/O
                         net (fo=14777, routed)       0.739     2.689    ila_1_tx/inst/ila_core_inst/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg
    SLICE_X186Y47        FDRE                                         r  ila_1_tx/inst/ila_core_inst/shifted_data_in_reg[8][299]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X186Y47        FDRE (Prop_fdre_C_Q)         0.118     2.807 r  ila_1_tx/inst/ila_core_inst/shifted_data_in_reg[8][299]/Q
                         net (fo=1, routed)           0.150     2.957    ila_1_tx/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_4[10]
    RAMB36_X9Y9          RAMB36E1                                     r  ila_1_tx/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[10]
  -------------------------------------------------------------------    -------------------

                         (clock user_clk_i rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/aurora_64b66b_0_multi_gt_i/aurora_64b66b_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.615     0.615    aurora_64b66b_rb/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     0.645 r  aurora_64b66b_rb/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           0.867     1.512    aurora_64b66b_rb/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.565 r  aurora_64b66b_rb/inst/clock_module_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.689     2.254    aurora_64b66b_rb/inst/clock_module_i/user_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.284 r  aurora_64b66b_rb/inst/clock_module_i/user_clk_net_i/O
                         net (fo=14777, routed)       1.012     3.296    ila_1_tx/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0
    RAMB36_X9Y9          RAMB36E1                                     r  ila_1_tx/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.563     2.733    
    RAMB36_X9Y9          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[10])
                                                      0.155     2.888    ila_1_tx/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -2.888    
                         arrival time                           2.957    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 ila_tX/inst/ila_core_inst/shifted_data_in_reg[8][59]/C
                            (rising edge-triggered cell FDRE clocked by user_clk_i  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            ila_tX/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[5]
                            (rising edge-triggered cell RAMB36E1 clocked by user_clk_i  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             user_clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (user_clk_i rise@0.000ns - user_clk_i rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.118ns (44.277%)  route 0.149ns (55.723%))
  Logic Levels:           0  
  Clock Path Skew:        0.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.218ns
    Source Clock Delay      (SCD):    2.633ns
    Clock Pessimism Removal (CPR):    0.543ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock user_clk_i rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/aurora_64b66b_0_multi_gt_i/aurora_64b66b_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.574     0.574    aurora_64b66b_rb/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.600 r  aurora_64b66b_rb/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           0.655     1.255    aurora_64b66b_rb/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.305 r  aurora_64b66b_rb/inst/clock_module_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.619     1.924    aurora_64b66b_rb/inst/clock_module_i/user_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.950 r  aurora_64b66b_rb/inst/clock_module_i/user_clk_net_i/O
                         net (fo=14777, routed)       0.683     2.633    ila_tX/inst/ila_core_inst/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg
    SLICE_X186Y62        FDRE                                         r  ila_tX/inst/ila_core_inst/shifted_data_in_reg[8][59]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X186Y62        FDRE (Prop_fdre_C_Q)         0.118     2.751 r  ila_tX/inst/ila_core_inst/shifted_data_in_reg[8][59]/Q
                         net (fo=1, routed)           0.149     2.900    ila_tX/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_3[5]
    RAMB36_X9Y12         RAMB36E1                                     r  ila_tX/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[5]
  -------------------------------------------------------------------    -------------------

                         (clock user_clk_i rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/aurora_64b66b_0_multi_gt_i/aurora_64b66b_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.615     0.615    aurora_64b66b_rb/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     0.645 r  aurora_64b66b_rb/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           0.867     1.512    aurora_64b66b_rb/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.565 r  aurora_64b66b_rb/inst/clock_module_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.689     2.254    aurora_64b66b_rb/inst/clock_module_i/user_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.284 r  aurora_64b66b_rb/inst/clock_module_i/user_clk_net_i/O
                         net (fo=14777, routed)       0.934     3.218    ila_tX/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0
    RAMB36_X9Y12         RAMB36E1                                     r  ila_tX/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.543     2.675    
    RAMB36_X9Y12         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[5])
                                                      0.155     2.830    ila_tX/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -2.830    
                         arrival time                           2.900    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 ila_1_tx/inst/ila_core_inst/shifted_data_in_reg[8][237]/C
                            (rising edge-triggered cell FDRE clocked by user_clk_i  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            ila_1_tx/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[19]
                            (rising edge-triggered cell RAMB36E1 clocked by user_clk_i  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             user_clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (user_clk_i rise@0.000ns - user_clk_i rise@0.000ns)
  Data Path Delay:        0.252ns  (logic 0.107ns (42.383%)  route 0.145ns (57.617%))
  Logic Levels:           0  
  Clock Path Skew:        0.065ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.295ns
    Source Clock Delay      (SCD):    2.688ns
    Clock Pessimism Removal (CPR):    0.542ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock user_clk_i rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/aurora_64b66b_0_multi_gt_i/aurora_64b66b_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.574     0.574    aurora_64b66b_rb/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.600 r  aurora_64b66b_rb/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           0.655     1.255    aurora_64b66b_rb/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.305 r  aurora_64b66b_rb/inst/clock_module_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.619     1.924    aurora_64b66b_rb/inst/clock_module_i/user_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.950 r  aurora_64b66b_rb/inst/clock_module_i/user_clk_net_i/O
                         net (fo=14777, routed)       0.738     2.688    ila_1_tx/inst/ila_core_inst/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg
    SLICE_X190Y42        FDRE                                         r  ila_1_tx/inst/ila_core_inst/shifted_data_in_reg[8][237]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X190Y42        FDRE (Prop_fdre_C_Q)         0.107     2.795 r  ila_1_tx/inst/ila_core_inst/shifted_data_in_reg[8][237]/Q
                         net (fo=1, routed)           0.145     2.940    ila_1_tx/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_4[19]
    RAMB36_X9Y8          RAMB36E1                                     r  ila_1_tx/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[19]
  -------------------------------------------------------------------    -------------------

                         (clock user_clk_i rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/aurora_64b66b_0_multi_gt_i/aurora_64b66b_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.615     0.615    aurora_64b66b_rb/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     0.645 r  aurora_64b66b_rb/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           0.867     1.512    aurora_64b66b_rb/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.565 r  aurora_64b66b_rb/inst/clock_module_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.689     2.254    aurora_64b66b_rb/inst/clock_module_i/user_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.284 r  aurora_64b66b_rb/inst/clock_module_i/user_clk_net_i/O
                         net (fo=14777, routed)       1.011     3.295    ila_1_tx/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0
    RAMB36_X9Y8          RAMB36E1                                     r  ila_1_tx/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.542     2.753    
    RAMB36_X9Y8          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[19])
                                                      0.117     2.870    ila_1_tx/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -2.870    
                         arrival time                           2.940    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 ila_1_tx/inst/ila_core_inst/shifted_data_in_reg[8][226]/C
                            (rising edge-triggered cell FDRE clocked by user_clk_i  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            ila_1_tx/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[9]
                            (rising edge-triggered cell RAMB36E1 clocked by user_clk_i  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             user_clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (user_clk_i rise@0.000ns - user_clk_i rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.118ns (43.681%)  route 0.152ns (56.319%))
  Logic Levels:           0  
  Clock Path Skew:        0.044ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.295ns
    Source Clock Delay      (SCD):    2.688ns
    Clock Pessimism Removal (CPR):    0.563ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock user_clk_i rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/aurora_64b66b_0_multi_gt_i/aurora_64b66b_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.574     0.574    aurora_64b66b_rb/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.600 r  aurora_64b66b_rb/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           0.655     1.255    aurora_64b66b_rb/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.305 r  aurora_64b66b_rb/inst/clock_module_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.619     1.924    aurora_64b66b_rb/inst/clock_module_i/user_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.950 r  aurora_64b66b_rb/inst/clock_module_i/user_clk_net_i/O
                         net (fo=14777, routed)       0.738     2.688    ila_1_tx/inst/ila_core_inst/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg
    SLICE_X186Y43        FDRE                                         r  ila_1_tx/inst/ila_core_inst/shifted_data_in_reg[8][226]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X186Y43        FDRE (Prop_fdre_C_Q)         0.118     2.806 r  ila_1_tx/inst/ila_core_inst/shifted_data_in_reg[8][226]/Q
                         net (fo=1, routed)           0.152     2.958    ila_1_tx/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_4[9]
    RAMB36_X9Y8          RAMB36E1                                     r  ila_1_tx/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[9]
  -------------------------------------------------------------------    -------------------

                         (clock user_clk_i rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/aurora_64b66b_0_multi_gt_i/aurora_64b66b_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.615     0.615    aurora_64b66b_rb/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     0.645 r  aurora_64b66b_rb/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           0.867     1.512    aurora_64b66b_rb/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.565 r  aurora_64b66b_rb/inst/clock_module_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.689     2.254    aurora_64b66b_rb/inst/clock_module_i/user_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.284 r  aurora_64b66b_rb/inst/clock_module_i/user_clk_net_i/O
                         net (fo=14777, routed)       1.011     3.295    ila_1_tx/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0
    RAMB36_X9Y8          RAMB36E1                                     r  ila_1_tx/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.563     2.732    
    RAMB36_X9Y8          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[9])
                                                      0.155     2.887    ila_1_tx/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -2.887    
                         arrival time                           2.958    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 ila_1_rx/inst/ila_core_inst/shifted_data_in_reg[8][373]/C
                            (rising edge-triggered cell FDRE clocked by user_clk_i  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            ila_1_rx/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[12]
                            (rising edge-triggered cell RAMB36E1 clocked by user_clk_i  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             user_clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (user_clk_i rise@0.000ns - user_clk_i rise@0.000ns)
  Data Path Delay:        0.252ns  (logic 0.107ns (42.492%)  route 0.145ns (57.508%))
  Logic Levels:           0  
  Clock Path Skew:        0.063ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.215ns
    Source Clock Delay      (SCD):    2.610ns
    Clock Pessimism Removal (CPR):    0.542ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock user_clk_i rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/aurora_64b66b_0_multi_gt_i/aurora_64b66b_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.574     0.574    aurora_64b66b_rb/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.600 r  aurora_64b66b_rb/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           0.655     1.255    aurora_64b66b_rb/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.305 r  aurora_64b66b_rb/inst/clock_module_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.619     1.924    aurora_64b66b_rb/inst/clock_module_i/user_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.950 r  aurora_64b66b_rb/inst/clock_module_i/user_clk_net_i/O
                         net (fo=14777, routed)       0.660     2.610    ila_1_rx/inst/ila_core_inst/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg
    SLICE_X128Y37        FDRE                                         r  ila_1_rx/inst/ila_core_inst/shifted_data_in_reg[8][373]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X128Y37        FDRE (Prop_fdre_C_Q)         0.107     2.717 r  ila_1_rx/inst/ila_core_inst/shifted_data_in_reg[8][373]/Q
                         net (fo=1, routed)           0.145     2.862    ila_1_rx/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_4[12]
    RAMB36_X6Y7          RAMB36E1                                     r  ila_1_rx/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[12]
  -------------------------------------------------------------------    -------------------

                         (clock user_clk_i rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/aurora_64b66b_0_multi_gt_i/aurora_64b66b_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.615     0.615    aurora_64b66b_rb/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     0.645 r  aurora_64b66b_rb/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           0.867     1.512    aurora_64b66b_rb/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.565 r  aurora_64b66b_rb/inst/clock_module_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.689     2.254    aurora_64b66b_rb/inst/clock_module_i/user_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.284 r  aurora_64b66b_rb/inst/clock_module_i/user_clk_net_i/O
                         net (fo=14777, routed)       0.931     3.215    ila_1_rx/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0
    RAMB36_X6Y7          RAMB36E1                                     r  ila_1_rx/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.542     2.673    
    RAMB36_X6Y7          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[12])
                                                      0.117     2.790    ila_1_rx/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -2.790    
                         arrival time                           2.862    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 ila_1_rx/inst/ila_core_inst/shifted_data_in_reg[8][349]/C
                            (rising edge-triggered cell FDRE clocked by user_clk_i  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            ila_1_rx/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[23]
                            (rising edge-triggered cell RAMB36E1 clocked by user_clk_i  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             user_clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (user_clk_i rise@0.000ns - user_clk_i rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.107ns (42.639%)  route 0.144ns (57.361%))
  Logic Levels:           0  
  Clock Path Skew:        0.062ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.217ns
    Source Clock Delay      (SCD):    2.613ns
    Clock Pessimism Removal (CPR):    0.542ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock user_clk_i rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/aurora_64b66b_0_multi_gt_i/aurora_64b66b_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.574     0.574    aurora_64b66b_rb/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.600 r  aurora_64b66b_rb/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           0.655     1.255    aurora_64b66b_rb/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.305 r  aurora_64b66b_rb/inst/clock_module_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.619     1.924    aurora_64b66b_rb/inst/clock_module_i/user_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.950 r  aurora_64b66b_rb/inst/clock_module_i/user_clk_net_i/O
                         net (fo=14777, routed)       0.663     2.613    ila_1_rx/inst/ila_core_inst/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg
    SLICE_X128Y43        FDRE                                         r  ila_1_rx/inst/ila_core_inst/shifted_data_in_reg[8][349]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X128Y43        FDRE (Prop_fdre_C_Q)         0.107     2.720 r  ila_1_rx/inst/ila_core_inst/shifted_data_in_reg[8][349]/Q
                         net (fo=1, routed)           0.144     2.864    ila_1_rx/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_4[23]
    RAMB36_X6Y8          RAMB36E1                                     r  ila_1_rx/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[23]
  -------------------------------------------------------------------    -------------------

                         (clock user_clk_i rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/aurora_64b66b_0_multi_gt_i/aurora_64b66b_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.615     0.615    aurora_64b66b_rb/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     0.645 r  aurora_64b66b_rb/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           0.867     1.512    aurora_64b66b_rb/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.565 r  aurora_64b66b_rb/inst/clock_module_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.689     2.254    aurora_64b66b_rb/inst/clock_module_i/user_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.284 r  aurora_64b66b_rb/inst/clock_module_i/user_clk_net_i/O
                         net (fo=14777, routed)       0.933     3.217    ila_1_rx/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0
    RAMB36_X6Y8          RAMB36E1                                     r  ila_1_rx/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.542     2.675    
    RAMB36_X6Y8          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[23])
                                                      0.117     2.792    ila_1_rx/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -2.792    
                         arrival time                           2.864    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 ila_1_tx/inst/ila_core_inst/shifted_data_in_reg[8][261]/C
                            (rising edge-triggered cell FDRE clocked by user_clk_i  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            ila_1_tx/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[8]
                            (rising edge-triggered cell RAMB36E1 clocked by user_clk_i  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             user_clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (user_clk_i rise@0.000ns - user_clk_i rise@0.000ns)
  Data Path Delay:        0.252ns  (logic 0.107ns (42.383%)  route 0.145ns (57.617%))
  Logic Levels:           0  
  Clock Path Skew:        0.063ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.222ns
    Source Clock Delay      (SCD):    2.637ns
    Clock Pessimism Removal (CPR):    0.522ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock user_clk_i rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/aurora_64b66b_0_multi_gt_i/aurora_64b66b_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.574     0.574    aurora_64b66b_rb/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.600 r  aurora_64b66b_rb/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           0.655     1.255    aurora_64b66b_rb/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.305 r  aurora_64b66b_rb/inst/clock_module_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.619     1.924    aurora_64b66b_rb/inst/clock_module_i/user_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.950 r  aurora_64b66b_rb/inst/clock_module_i/user_clk_net_i/O
                         net (fo=14777, routed)       0.687     2.637    ila_1_tx/inst/ila_core_inst/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg
    SLICE_X190Y55        FDRE                                         r  ila_1_tx/inst/ila_core_inst/shifted_data_in_reg[8][261]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X190Y55        FDRE (Prop_fdre_C_Q)         0.107     2.744 r  ila_1_tx/inst/ila_core_inst/shifted_data_in_reg[8][261]/Q
                         net (fo=1, routed)           0.145     2.889    ila_1_tx/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_4[8]
    RAMB36_X9Y11         RAMB36E1                                     r  ila_1_tx/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[8]
  -------------------------------------------------------------------    -------------------

                         (clock user_clk_i rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/aurora_64b66b_0_multi_gt_i/aurora_64b66b_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.615     0.615    aurora_64b66b_rb/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     0.645 r  aurora_64b66b_rb/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           0.867     1.512    aurora_64b66b_rb/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.565 r  aurora_64b66b_rb/inst/clock_module_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.689     2.254    aurora_64b66b_rb/inst/clock_module_i/user_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.284 r  aurora_64b66b_rb/inst/clock_module_i/user_clk_net_i/O
                         net (fo=14777, routed)       0.938     3.222    ila_1_tx/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0
    RAMB36_X9Y11         RAMB36E1                                     r  ila_1_tx/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.522     2.700    
    RAMB36_X9Y11         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[8])
                                                      0.117     2.817    ila_1_tx/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -2.817    
                         arrival time                           2.889    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 ila_1_tx/inst/ila_core_inst/shifted_data_in_reg[8][228]/C
                            (rising edge-triggered cell FDRE clocked by user_clk_i  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            ila_1_tx/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[11]
                            (rising edge-triggered cell RAMB36E1 clocked by user_clk_i  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             user_clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (user_clk_i rise@0.000ns - user_clk_i rise@0.000ns)
  Data Path Delay:        0.241ns  (logic 0.107ns (44.412%)  route 0.134ns (55.588%))
  Logic Levels:           0  
  Clock Path Skew:        0.044ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.295ns
    Source Clock Delay      (SCD):    2.688ns
    Clock Pessimism Removal (CPR):    0.563ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock user_clk_i rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/aurora_64b66b_0_multi_gt_i/aurora_64b66b_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.574     0.574    aurora_64b66b_rb/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.600 r  aurora_64b66b_rb/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           0.655     1.255    aurora_64b66b_rb/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.305 r  aurora_64b66b_rb/inst/clock_module_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.619     1.924    aurora_64b66b_rb/inst/clock_module_i/user_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.950 r  aurora_64b66b_rb/inst/clock_module_i/user_clk_net_i/O
                         net (fo=14777, routed)       0.738     2.688    ila_1_tx/inst/ila_core_inst/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg
    SLICE_X186Y43        FDRE                                         r  ila_1_tx/inst/ila_core_inst/shifted_data_in_reg[8][228]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X186Y43        FDRE (Prop_fdre_C_Q)         0.107     2.795 r  ila_1_tx/inst/ila_core_inst/shifted_data_in_reg[8][228]/Q
                         net (fo=1, routed)           0.134     2.929    ila_1_tx/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_4[11]
    RAMB36_X9Y8          RAMB36E1                                     r  ila_1_tx/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[11]
  -------------------------------------------------------------------    -------------------

                         (clock user_clk_i rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/aurora_64b66b_0_multi_gt_i/aurora_64b66b_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.615     0.615    aurora_64b66b_rb/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     0.645 r  aurora_64b66b_rb/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           0.867     1.512    aurora_64b66b_rb/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.565 r  aurora_64b66b_rb/inst/clock_module_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.689     2.254    aurora_64b66b_rb/inst/clock_module_i/user_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.284 r  aurora_64b66b_rb/inst/clock_module_i/user_clk_net_i/O
                         net (fo=14777, routed)       1.011     3.295    ila_1_tx/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0
    RAMB36_X9Y8          RAMB36E1                                     r  ila_1_tx/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.563     2.732    
    RAMB36_X9Y8          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[11])
                                                      0.119     2.851    ila_1_tx/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -2.851    
                         arrival time                           2.929    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 ila_1_tx/inst/ila_core_inst/shifted_data_in_reg[8][179]/C
                            (rising edge-triggered cell FDRE clocked by user_clk_i  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            ila_1_tx/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIPADIP[3]
                            (rising edge-triggered cell RAMB36E1 clocked by user_clk_i  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             user_clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (user_clk_i rise@0.000ns - user_clk_i rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.118ns (42.784%)  route 0.158ns (57.216%))
  Logic Levels:           0  
  Clock Path Skew:        0.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.288ns
    Source Clock Delay      (SCD):    2.683ns
    Clock Pessimism Removal (CPR):    0.563ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock user_clk_i rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/aurora_64b66b_0_multi_gt_i/aurora_64b66b_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.574     0.574    aurora_64b66b_rb/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.600 r  aurora_64b66b_rb/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           0.655     1.255    aurora_64b66b_rb/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.305 r  aurora_64b66b_rb/inst/clock_module_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.619     1.924    aurora_64b66b_rb/inst/clock_module_i/user_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.950 r  aurora_64b66b_rb/inst/clock_module_i/user_clk_net_i/O
                         net (fo=14777, routed)       0.733     2.683    ila_1_tx/inst/ila_core_inst/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg
    SLICE_X186Y33        FDRE                                         r  ila_1_tx/inst/ila_core_inst/shifted_data_in_reg[8][179]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X186Y33        FDRE (Prop_fdre_C_Q)         0.118     2.801 r  ila_1_tx/inst/ila_core_inst/shifted_data_in_reg[8][179]/Q
                         net (fo=1, routed)           0.158     2.959    ila_1_tx/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_5[3]
    RAMB36_X9Y6          RAMB36E1                                     r  ila_1_tx/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIPADIP[3]
  -------------------------------------------------------------------    -------------------

                         (clock user_clk_i rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/aurora_64b66b_0_multi_gt_i/aurora_64b66b_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.615     0.615    aurora_64b66b_rb/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     0.645 r  aurora_64b66b_rb/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           0.867     1.512    aurora_64b66b_rb/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.565 r  aurora_64b66b_rb/inst/clock_module_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.689     2.254    aurora_64b66b_rb/inst/clock_module_i/user_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.284 r  aurora_64b66b_rb/inst/clock_module_i/user_clk_net_i/O
                         net (fo=14777, routed)       1.004     3.288    ila_1_tx/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0
    RAMB36_X9Y6          RAMB36E1                                     r  ila_1_tx/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.563     2.725    
    RAMB36_X9Y6          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIPADIP[3])
                                                      0.155     2.880    ila_1_tx/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -2.880    
                         arrival time                           2.959    
  -------------------------------------------------------------------
                         slack                                  0.079    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         user_clk_i
Waveform(ns):       { 0.000 6.400 }
Period(ns):         12.800
Sources:            { aurora_64b66b_rb/inst/clock_module_i/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin                  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location            Pin
Min Period        n/a     GTXE2_CHANNEL/TXUSRCLK2  n/a            6.204         12.800      6.596      GTXE2_CHANNEL_X0Y7  aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/aurora_64b66b_0_multi_gt_i/aurora_64b66b_0_gtx_inst/gtxe2_i/TXUSRCLK2
Min Period        n/a     RAMB36E1/CLKARDCLK       n/a            2.095         12.800      10.705     RAMB36_X6Y3         ila_1_rx/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK       n/a            2.095         12.800      10.705     RAMB36_X6Y3         ila_1_rx/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK       n/a            2.095         12.800      10.705     RAMB36_X7Y10        ila_1_tx/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK       n/a            2.095         12.800      10.705     RAMB36_X7Y10        ila_1_tx/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK       n/a            2.095         12.800      10.705     RAMB36_X9Y11        ila_1_tx/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK       n/a            2.095         12.800      10.705     RAMB36_X9Y11        ila_1_tx/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK       n/a            2.095         12.800      10.705     RAMB36_X6Y4         ila_1_rx/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK       n/a            2.095         12.800      10.705     RAMB36_X6Y4         ila_1_rx/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK       n/a            2.095         12.800      10.705     RAMB36_X7Y9         ila_1_tx/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0       n/a            213.360       12.800      200.560    MMCME2_ADV_X0Y2     aurora_64b66b_rb/inst/clock_module_i/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    RAMD32/CLK               n/a            0.768         6.400       5.632      SLICE_X160Y86       dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK               n/a            0.768         6.400       5.632      SLICE_X160Y86       dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK               n/a            0.768         6.400       5.632      SLICE_X160Y86       dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK               n/a            0.768         6.400       5.632      SLICE_X160Y86       dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK               n/a            0.768         6.400       5.632      SLICE_X160Y86       dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK               n/a            0.768         6.400       5.632      SLICE_X160Y86       dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK               n/a            0.768         6.400       5.632      SLICE_X160Y86       dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK               n/a            0.768         6.400       5.632      SLICE_X160Y86       dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK               n/a            0.768         6.400       5.632      SLICE_X162Y86       dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK               n/a            0.768         6.400       5.632      SLICE_X162Y86       dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK               n/a            0.768         6.400       5.632      SLICE_X160Y86       dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK               n/a            0.768         6.400       5.632      SLICE_X160Y86       dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK               n/a            0.768         6.400       5.632      SLICE_X160Y86       dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK               n/a            0.768         6.400       5.632      SLICE_X160Y86       dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK               n/a            0.768         6.400       5.632      SLICE_X160Y86       dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK               n/a            0.768         6.400       5.632      SLICE_X160Y86       dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC_D1/CLK
High Pulse Width  Fast    RAMS32/CLK               n/a            0.768         6.400       5.632      SLICE_X160Y86       dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD/CLK
High Pulse Width  Fast    RAMS32/CLK               n/a            0.768         6.400       5.632      SLICE_X160Y86       dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD_D1/CLK
High Pulse Width  Fast    RAMD32/CLK               n/a            0.768         6.400       5.632      SLICE_X162Y86       dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK               n/a            0.768         6.400       5.632      SLICE_X162Y86       dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK

Setup :            0  Failing Endpoints,  Worst Slack       29.377ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.061ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       15.732ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             29.377ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.632ns  (logic 0.779ns (21.448%)  route 2.853ns (78.552%))
  Logic Levels:           6  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.521ns = ( 37.521 - 33.000 ) 
    Source Clock Delay      (SCD):    5.282ns
    Clock Pessimism Removal (CPR):    0.741ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.878     3.878    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     3.971 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=494, routed)         1.311     5.282    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X169Y120       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X169Y120       FDRE (Prop_fdre_C_Q)         0.204     5.486 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=50, routed)          1.037     6.523    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X168Y115       LUT4 (Prop_lut4_I1_O)        0.126     6.649 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_20/O
                         net (fo=2, routed)           0.545     7.193    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[12]
    SLICE_X167Y117       LUT6 (Prop_lut6_I4_O)        0.043     7.236 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_11/O
                         net (fo=1, routed)           0.000     7.236    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_11_n_0
    SLICE_X167Y117       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     7.503 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.503    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4_n_0
    SLICE_X167Y118       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.556 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           0.431     7.988    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X169Y120       LUT5 (Prop_lut5_I1_O)        0.043     8.031 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.840     8.871    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X170Y117       LUT3 (Prop_lut3_I1_O)        0.043     8.914 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[1]_i_1/O
                         net (fo=1, routed)           0.000     8.914    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[1]_i_1_n_0
    SLICE_X170Y117       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.257    36.257    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    36.340 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=494, routed)         1.181    37.521    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X170Y117       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[1]/C
                         clock pessimism              0.741    38.262    
                         clock uncertainty           -0.035    38.227    
    SLICE_X170Y117       FDRE (Setup_fdre_C_D)        0.064    38.291    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[1]
  -------------------------------------------------------------------
                         required time                         38.291    
                         arrival time                          -8.914    
  -------------------------------------------------------------------
                         slack                                 29.377    

Slack (MET) :             29.382ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.628ns  (logic 0.779ns (21.472%)  route 2.849ns (78.528%))
  Logic Levels:           6  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.521ns = ( 37.521 - 33.000 ) 
    Source Clock Delay      (SCD):    5.282ns
    Clock Pessimism Removal (CPR):    0.741ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.878     3.878    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     3.971 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=494, routed)         1.311     5.282    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X169Y120       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X169Y120       FDRE (Prop_fdre_C_Q)         0.204     5.486 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=50, routed)          1.037     6.523    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X168Y115       LUT4 (Prop_lut4_I1_O)        0.126     6.649 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_20/O
                         net (fo=2, routed)           0.545     7.193    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[12]
    SLICE_X167Y117       LUT6 (Prop_lut6_I4_O)        0.043     7.236 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_11/O
                         net (fo=1, routed)           0.000     7.236    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_11_n_0
    SLICE_X167Y117       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     7.503 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.503    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4_n_0
    SLICE_X167Y118       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.556 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           0.431     7.988    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X169Y120       LUT5 (Prop_lut5_I1_O)        0.043     8.031 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.836     8.867    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X170Y117       LUT3 (Prop_lut3_I1_O)        0.043     8.910 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[3]_i_1/O
                         net (fo=1, routed)           0.000     8.910    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[3]_i_1_n_0
    SLICE_X170Y117       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.257    36.257    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    36.340 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=494, routed)         1.181    37.521    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X170Y117       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[3]/C
                         clock pessimism              0.741    38.262    
                         clock uncertainty           -0.035    38.227    
    SLICE_X170Y117       FDRE (Setup_fdre_C_D)        0.065    38.292    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[3]
  -------------------------------------------------------------------
                         required time                         38.292    
                         arrival time                          -8.910    
  -------------------------------------------------------------------
                         slack                                 29.382    

Slack (MET) :             29.399ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.321ns  (logic 0.416ns (12.527%)  route 2.905ns (87.473%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.697ns = ( 37.697 - 33.000 ) 
    Source Clock Delay      (SCD):    5.282ns
    Clock Pessimism Removal (CPR):    0.644ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.878     3.878    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     3.971 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=494, routed)         1.311     5.282    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X169Y120       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X169Y120       FDRE (Prop_fdre_C_Q)         0.204     5.486 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=50, routed)          1.263     6.749    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X164Y116       LUT5 (Prop_lut5_I1_O)        0.126     6.875 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           0.897     7.772    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X165Y100       LUT4 (Prop_lut4_I1_O)        0.043     7.815 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.265     8.081    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X164Y100       LUT5 (Prop_lut5_I4_O)        0.043     8.124 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.479     8.603    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X164Y99        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.257    36.257    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    36.340 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=494, routed)         1.357    37.697    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X164Y99        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]/C
                         clock pessimism              0.644    38.341    
                         clock uncertainty           -0.035    38.306    
    SLICE_X164Y99        FDRE (Setup_fdre_C_R)       -0.304    38.002    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]
  -------------------------------------------------------------------
                         required time                         38.002    
                         arrival time                          -8.603    
  -------------------------------------------------------------------
                         slack                                 29.399    

Slack (MET) :             29.399ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.321ns  (logic 0.416ns (12.527%)  route 2.905ns (87.473%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.697ns = ( 37.697 - 33.000 ) 
    Source Clock Delay      (SCD):    5.282ns
    Clock Pessimism Removal (CPR):    0.644ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.878     3.878    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     3.971 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=494, routed)         1.311     5.282    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X169Y120       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X169Y120       FDRE (Prop_fdre_C_Q)         0.204     5.486 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=50, routed)          1.263     6.749    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X164Y116       LUT5 (Prop_lut5_I1_O)        0.126     6.875 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           0.897     7.772    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X165Y100       LUT4 (Prop_lut4_I1_O)        0.043     7.815 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.265     8.081    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X164Y100       LUT5 (Prop_lut5_I4_O)        0.043     8.124 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.479     8.603    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X164Y99        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.257    36.257    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    36.340 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=494, routed)         1.357    37.697    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X164Y99        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[1]/C
                         clock pessimism              0.644    38.341    
                         clock uncertainty           -0.035    38.306    
    SLICE_X164Y99        FDRE (Setup_fdre_C_R)       -0.304    38.002    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[1]
  -------------------------------------------------------------------
                         required time                         38.002    
                         arrival time                          -8.603    
  -------------------------------------------------------------------
                         slack                                 29.399    

Slack (MET) :             29.399ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.321ns  (logic 0.416ns (12.527%)  route 2.905ns (87.473%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.697ns = ( 37.697 - 33.000 ) 
    Source Clock Delay      (SCD):    5.282ns
    Clock Pessimism Removal (CPR):    0.644ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.878     3.878    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     3.971 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=494, routed)         1.311     5.282    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X169Y120       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X169Y120       FDRE (Prop_fdre_C_Q)         0.204     5.486 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=50, routed)          1.263     6.749    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X164Y116       LUT5 (Prop_lut5_I1_O)        0.126     6.875 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           0.897     7.772    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X165Y100       LUT4 (Prop_lut4_I1_O)        0.043     7.815 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.265     8.081    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X164Y100       LUT5 (Prop_lut5_I4_O)        0.043     8.124 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.479     8.603    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X164Y99        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.257    36.257    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    36.340 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=494, routed)         1.357    37.697    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X164Y99        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[2]/C
                         clock pessimism              0.644    38.341    
                         clock uncertainty           -0.035    38.306    
    SLICE_X164Y99        FDRE (Setup_fdre_C_R)       -0.304    38.002    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[2]
  -------------------------------------------------------------------
                         required time                         38.002    
                         arrival time                          -8.603    
  -------------------------------------------------------------------
                         slack                                 29.399    

Slack (MET) :             29.399ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.321ns  (logic 0.416ns (12.527%)  route 2.905ns (87.473%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.697ns = ( 37.697 - 33.000 ) 
    Source Clock Delay      (SCD):    5.282ns
    Clock Pessimism Removal (CPR):    0.644ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.878     3.878    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     3.971 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=494, routed)         1.311     5.282    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X169Y120       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X169Y120       FDRE (Prop_fdre_C_Q)         0.204     5.486 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=50, routed)          1.263     6.749    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X164Y116       LUT5 (Prop_lut5_I1_O)        0.126     6.875 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           0.897     7.772    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X165Y100       LUT4 (Prop_lut4_I1_O)        0.043     7.815 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.265     8.081    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X164Y100       LUT5 (Prop_lut5_I4_O)        0.043     8.124 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.479     8.603    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X164Y99        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.257    36.257    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    36.340 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=494, routed)         1.357    37.697    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X164Y99        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[3]/C
                         clock pessimism              0.644    38.341    
                         clock uncertainty           -0.035    38.306    
    SLICE_X164Y99        FDRE (Setup_fdre_C_R)       -0.304    38.002    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[3]
  -------------------------------------------------------------------
                         required time                         38.002    
                         arrival time                          -8.603    
  -------------------------------------------------------------------
                         slack                                 29.399    

Slack (MET) :             29.399ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.321ns  (logic 0.416ns (12.527%)  route 2.905ns (87.473%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.697ns = ( 37.697 - 33.000 ) 
    Source Clock Delay      (SCD):    5.282ns
    Clock Pessimism Removal (CPR):    0.644ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.878     3.878    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     3.971 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=494, routed)         1.311     5.282    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X169Y120       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X169Y120       FDRE (Prop_fdre_C_Q)         0.204     5.486 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=50, routed)          1.263     6.749    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X164Y116       LUT5 (Prop_lut5_I1_O)        0.126     6.875 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           0.897     7.772    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X165Y100       LUT4 (Prop_lut4_I1_O)        0.043     7.815 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.265     8.081    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X164Y100       LUT5 (Prop_lut5_I4_O)        0.043     8.124 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.479     8.603    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X164Y99        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.257    36.257    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    36.340 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=494, routed)         1.357    37.697    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X164Y99        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[4]/C
                         clock pessimism              0.644    38.341    
                         clock uncertainty           -0.035    38.306    
    SLICE_X164Y99        FDRE (Setup_fdre_C_R)       -0.304    38.002    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[4]
  -------------------------------------------------------------------
                         required time                         38.002    
                         arrival time                          -8.603    
  -------------------------------------------------------------------
                         slack                                 29.399    

Slack (MET) :             29.399ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.321ns  (logic 0.416ns (12.527%)  route 2.905ns (87.473%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.697ns = ( 37.697 - 33.000 ) 
    Source Clock Delay      (SCD):    5.282ns
    Clock Pessimism Removal (CPR):    0.644ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.878     3.878    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     3.971 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=494, routed)         1.311     5.282    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X169Y120       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X169Y120       FDRE (Prop_fdre_C_Q)         0.204     5.486 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=50, routed)          1.263     6.749    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X164Y116       LUT5 (Prop_lut5_I1_O)        0.126     6.875 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           0.897     7.772    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X165Y100       LUT4 (Prop_lut4_I1_O)        0.043     7.815 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.265     8.081    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X164Y100       LUT5 (Prop_lut5_I4_O)        0.043     8.124 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.479     8.603    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X164Y99        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.257    36.257    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    36.340 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=494, routed)         1.357    37.697    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X164Y99        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[5]/C
                         clock pessimism              0.644    38.341    
                         clock uncertainty           -0.035    38.306    
    SLICE_X164Y99        FDRE (Setup_fdre_C_R)       -0.304    38.002    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[5]
  -------------------------------------------------------------------
                         required time                         38.002    
                         arrival time                          -8.603    
  -------------------------------------------------------------------
                         slack                                 29.399    

Slack (MET) :             29.501ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.510ns  (logic 0.779ns (22.195%)  route 2.731ns (77.805%))
  Logic Levels:           6  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.521ns = ( 37.521 - 33.000 ) 
    Source Clock Delay      (SCD):    5.282ns
    Clock Pessimism Removal (CPR):    0.741ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.878     3.878    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     3.971 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=494, routed)         1.311     5.282    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X169Y120       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X169Y120       FDRE (Prop_fdre_C_Q)         0.204     5.486 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=50, routed)          1.037     6.523    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X168Y115       LUT4 (Prop_lut4_I1_O)        0.126     6.649 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_20/O
                         net (fo=2, routed)           0.545     7.193    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[12]
    SLICE_X167Y117       LUT6 (Prop_lut6_I4_O)        0.043     7.236 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_11/O
                         net (fo=1, routed)           0.000     7.236    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_11_n_0
    SLICE_X167Y117       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     7.503 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.503    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4_n_0
    SLICE_X167Y118       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.556 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           0.431     7.988    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X169Y120       LUT5 (Prop_lut5_I1_O)        0.043     8.031 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.718     8.749    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X170Y117       LUT3 (Prop_lut3_I1_O)        0.043     8.792 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_1/O
                         net (fo=1, routed)           0.000     8.792    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_1_n_0
    SLICE_X170Y117       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.257    36.257    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    36.340 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=494, routed)         1.181    37.521    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X170Y117       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]/C
                         clock pessimism              0.741    38.262    
                         clock uncertainty           -0.035    38.227    
    SLICE_X170Y117       FDRE (Setup_fdre_C_D)        0.066    38.293    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]
  -------------------------------------------------------------------
                         required time                         38.293    
                         arrival time                          -8.792    
  -------------------------------------------------------------------
                         slack                                 29.501    

Slack (MET) :             29.586ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.425ns  (logic 0.779ns (22.745%)  route 2.646ns (77.255%))
  Logic Levels:           6  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.521ns = ( 37.521 - 33.000 ) 
    Source Clock Delay      (SCD):    5.282ns
    Clock Pessimism Removal (CPR):    0.741ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.878     3.878    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     3.971 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=494, routed)         1.311     5.282    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X169Y120       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X169Y120       FDRE (Prop_fdre_C_Q)         0.204     5.486 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=50, routed)          1.037     6.523    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X168Y115       LUT4 (Prop_lut4_I1_O)        0.126     6.649 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_20/O
                         net (fo=2, routed)           0.545     7.193    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[12]
    SLICE_X167Y117       LUT6 (Prop_lut6_I4_O)        0.043     7.236 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_11/O
                         net (fo=1, routed)           0.000     7.236    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_11_n_0
    SLICE_X167Y117       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     7.503 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.503    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4_n_0
    SLICE_X167Y118       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.556 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           0.431     7.988    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X169Y120       LUT5 (Prop_lut5_I1_O)        0.043     8.031 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.633     8.664    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X170Y117       LUT3 (Prop_lut3_I1_O)        0.043     8.707 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[4]_i_1/O
                         net (fo=1, routed)           0.000     8.707    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[4]_i_1_n_0
    SLICE_X170Y117       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.257    36.257    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    36.340 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=494, routed)         1.181    37.521    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X170Y117       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[4]/C
                         clock pessimism              0.741    38.262    
                         clock uncertainty           -0.035    38.227    
    SLICE_X170Y117       FDRE (Setup_fdre_C_D)        0.066    38.293    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[4]
  -------------------------------------------------------------------
                         required time                         38.293    
                         arrival time                          -8.707    
  -------------------------------------------------------------------
                         slack                                 29.586    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.203ns  (logic 0.100ns (49.147%)  route 0.103ns (50.853%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.306ns
    Source Clock Delay      (SCD):    2.702ns
    Clock Pessimism Removal (CPR):    0.593ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.023     2.023    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     2.049 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=494, routed)         0.653     2.702    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X173Y87        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X173Y87        FDCE (Prop_fdce_C_Q)         0.100     2.802 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[1]/Q
                         net (fo=2, routed)           0.103     2.905    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/DIA0
    SLICE_X172Y87        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.402     2.402    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     2.432 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=494, routed)         0.874     3.306    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X172Y87        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
                         clock pessimism             -0.593     2.713    
    SLICE_X172Y87        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.131     2.844    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA
  -------------------------------------------------------------------
                         required time                         -2.844    
                         arrival time                           2.905    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC/I
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.203ns  (logic 0.100ns (49.191%)  route 0.103ns (50.809%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.306ns
    Source Clock Delay      (SCD):    2.703ns
    Clock Pessimism Removal (CPR):    0.591ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.023     2.023    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     2.049 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=494, routed)         0.654     2.703    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X175Y87        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X175Y87        FDCE (Prop_fdce_C_Q)         0.100     2.803 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[11]/Q
                         net (fo=2, routed)           0.103     2.906    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/DIC0
    SLICE_X174Y86        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.402     2.402    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     2.432 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=494, routed)         0.874     3.306    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X174Y86        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC/CLK
                         clock pessimism             -0.591     2.715    
    SLICE_X174Y86        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.129     2.844    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC
  -------------------------------------------------------------------
                         required time                         -2.844    
                         arrival time                           2.906    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.199ns  (logic 0.128ns (64.431%)  route 0.071ns (35.569%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.229ns
    Source Clock Delay      (SCD):    2.646ns
    Clock Pessimism Removal (CPR):    0.572ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.023     2.023    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     2.049 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=494, routed)         0.597     2.646    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X169Y117       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X169Y117       FDRE (Prop_fdre_C_Q)         0.100     2.746 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[9]/Q
                         net (fo=3, routed)           0.071     2.817    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[9]
    SLICE_X168Y117       LUT5 (Prop_lut5_I2_O)        0.028     2.845 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[8]_i_1/O
                         net (fo=1, routed)           0.000     2.845    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[8]_i_1_n_0
    SLICE_X168Y117       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.402     2.402    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     2.432 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=494, routed)         0.797     3.229    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X168Y117       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[8]/C
                         clock pessimism             -0.572     2.657    
    SLICE_X168Y117       FDRE (Hold_fdre_C_D)         0.087     2.744    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[8]
  -------------------------------------------------------------------
                         required time                         -2.744    
                         arrival time                           2.845    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/I
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.193ns  (logic 0.091ns (47.202%)  route 0.102ns (52.798%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.306ns
    Source Clock Delay      (SCD):    2.702ns
    Clock Pessimism Removal (CPR):    0.593ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.023     2.023    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     2.049 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=494, routed)         0.653     2.702    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X173Y87        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X173Y87        FDCE (Prop_fdce_C_Q)         0.091     2.793 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[4]/Q
                         net (fo=2, routed)           0.102     2.895    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/DIB1
    SLICE_X172Y87        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.402     2.402    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     2.432 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=494, routed)         0.874     3.306    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X172Y87        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
                         clock pessimism             -0.593     2.713    
    SLICE_X172Y87        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.079     2.792    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -2.792    
                         arrival time                           2.895    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.310ns
    Source Clock Delay      (SCD):    2.705ns
    Clock Pessimism Removal (CPR):    0.605ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.023     2.023    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     2.049 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=494, routed)         0.656     2.705    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/wr_clk
    SLICE_X173Y93        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X173Y93        FDCE (Prop_fdce_C_Q)         0.100     2.805 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/Q
                         net (fo=1, routed)           0.055     2.860    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[3]_0[3]
    SLICE_X173Y93        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.402     2.402    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     2.432 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=494, routed)         0.878     3.310    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/wr_clk
    SLICE_X173Y93        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[3]/C
                         clock pessimism             -0.605     2.705    
    SLICE_X173Y93        FDCE (Hold_fdce_C_D)         0.047     2.752    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.752    
                         arrival time                           2.860    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.304ns
    Source Clock Delay      (SCD):    2.699ns
    Clock Pessimism Removal (CPR):    0.605ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.023     2.023    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     2.049 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=494, routed)         0.650     2.699    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X159Y93        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X159Y93        FDRE (Prop_fdre_C_Q)         0.100     2.799 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[11]/Q
                         net (fo=2, routed)           0.055     2.854    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in[11]
    SLICE_X159Y93        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.402     2.402    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     2.432 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=494, routed)         0.872     3.304    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X159Y93        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[10]/C
                         clock pessimism             -0.605     2.699    
    SLICE_X159Y93        FDRE (Hold_fdre_C_D)         0.047     2.746    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[10]
  -------------------------------------------------------------------
                         required time                         -2.746    
                         arrival time                           2.854    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.304ns
    Source Clock Delay      (SCD):    2.699ns
    Clock Pessimism Removal (CPR):    0.605ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.023     2.023    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     2.049 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=494, routed)         0.650     2.699    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X159Y93        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X159Y93        FDRE (Prop_fdre_C_Q)         0.100     2.799 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[7]/Q
                         net (fo=2, routed)           0.055     2.854    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in[7]
    SLICE_X159Y93        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.402     2.402    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     2.432 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=494, routed)         0.872     3.304    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X159Y93        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[6]/C
                         clock pessimism             -0.605     2.699    
    SLICE_X159Y93        FDRE (Hold_fdre_C_D)         0.047     2.746    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[6]
  -------------------------------------------------------------------
                         required time                         -2.746    
                         arrival time                           2.854    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.309ns
    Source Clock Delay      (SCD):    2.704ns
    Clock Pessimism Removal (CPR):    0.605ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.023     2.023    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     2.049 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=494, routed)         0.655     2.704    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/wr_clk
    SLICE_X173Y92        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X173Y92        FDCE (Prop_fdce_C_Q)         0.100     2.804 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/Q
                         net (fo=1, routed)           0.055     2.859    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[3]_0[2]
    SLICE_X173Y92        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.402     2.402    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     2.432 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=494, routed)         0.877     3.309    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/wr_clk
    SLICE_X173Y92        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[2]/C
                         clock pessimism             -0.605     2.704    
    SLICE_X173Y92        FDCE (Hold_fdce_C_D)         0.047     2.751    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.751    
                         arrival time                           2.859    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/D
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.310ns
    Source Clock Delay      (SCD):    2.705ns
    Clock Pessimism Removal (CPR):    0.605ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.023     2.023    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     2.049 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=494, routed)         0.656     2.705    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X175Y92        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X175Y92        FDPE (Prop_fdpe_C_Q)         0.100     2.805 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/Q
                         net (fo=1, routed)           0.055     2.860    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg1
    SLICE_X175Y92        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.402     2.402    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     2.432 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=494, routed)         0.878     3.310    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X175Y92        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
                         clock pessimism             -0.605     2.705    
    SLICE_X175Y92        FDPE (Hold_fdpe_C_D)         0.047     2.752    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg
  -------------------------------------------------------------------
                         required time                         -2.752    
                         arrival time                           2.860    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.310ns
    Source Clock Delay      (SCD):    2.705ns
    Clock Pessimism Removal (CPR):    0.605ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.023     2.023    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     2.049 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=494, routed)         0.656     2.705    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/wr_clk
    SLICE_X173Y93        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X173Y93        FDCE (Prop_fdce_C_Q)         0.100     2.805 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/Q
                         net (fo=1, routed)           0.055     2.860    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[3]_0[1]
    SLICE_X173Y93        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.402     2.402    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     2.432 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=494, routed)         0.878     3.310    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/wr_clk
    SLICE_X173Y93        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[1]/C
                         clock pessimism             -0.605     2.705    
    SLICE_X173Y93        FDCE (Hold_fdce_C_D)         0.044     2.749    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.749    
                         arrival time                           2.860    
  -------------------------------------------------------------------
                         slack                                  0.111    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
Waveform(ns):       { 0.000 16.500 }
Period(ns):         33.000
Sources:            { dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I      n/a            1.409         33.000      31.591     BUFGCTRL_X0Y3  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/I
Min Period        n/a     FDRE/C      n/a            0.750         33.000      32.250     SLICE_X158Y89  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/shift_reg_in_reg[1]/C
Min Period        n/a     FDRE/C      n/a            0.750         33.000      32.250     SLICE_X158Y89  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/shift_reg_in_reg[2]/C
Min Period        n/a     FDRE/C      n/a            0.750         33.000      32.250     SLICE_X158Y89  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/shift_reg_in_reg[4]/C
Min Period        n/a     FDRE/C      n/a            0.750         33.000      32.250     SLICE_X163Y98  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/shift_reg_in_reg[3]/C
Min Period        n/a     FDRE/C      n/a            0.750         33.000      32.250     SLICE_X162Y96  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[0]/C
Min Period        n/a     FDRE/C      n/a            0.750         33.000      32.250     SLICE_X164Y96  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[1]/C
Min Period        n/a     FDRE/C      n/a            0.750         33.000      32.250     SLICE_X165Y98  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[2]/C
Min Period        n/a     FDRE/C      n/a            0.750         33.000      32.250     SLICE_X164Y98  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[3]/C
Min Period        n/a     FDRE/C      n/a            0.750         33.000      32.250     SLICE_X156Y97  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/shift_reg_in_reg[5]/C
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X172Y86  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X172Y86  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X172Y86  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X172Y86  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X172Y86  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X172Y86  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMC_D1/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            0.768         16.500      15.732     SLICE_X172Y86  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMD/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            0.768         16.500      15.732     SLICE_X172Y86  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X172Y87  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X172Y87  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X172Y87  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X172Y87  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X172Y87  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X172Y87  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X172Y87  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X172Y87  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X172Y87  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X172Y87  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X172Y87  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X172Y87  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK



---------------------------------------------------------------------------------------------------
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  To Clock:  user_clk_i

Setup :            0  Failing Endpoints,  Worst Slack       32.350ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             32.350ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by user_clk_i  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             user_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.560ns  (logic 0.204ns (36.424%)  route 0.356ns (63.576%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X164Y89                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
    SLICE_X164Y89        FDCE (Prop_fdce_C_Q)         0.204     0.204 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.356     0.560    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[3]
    SLICE_X163Y90        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X163Y90        FDCE (Setup_fdce_C_D)       -0.090    32.910    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         32.910    
                         arrival time                          -0.560    
  -------------------------------------------------------------------
                         slack                                 32.350    

Slack (MET) :             32.378ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by user_clk_i  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             user_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.563ns  (logic 0.204ns (36.232%)  route 0.359ns (63.768%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X173Y92                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
    SLICE_X173Y92        FDCE (Prop_fdce_C_Q)         0.204     0.204 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.359     0.563    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[3]
    SLICE_X172Y92        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X172Y92        FDCE (Setup_fdce_C_D)       -0.059    32.941    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         32.941    
                         arrival time                          -0.563    
  -------------------------------------------------------------------
                         slack                                 32.378    

Slack (MET) :             32.386ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by user_clk_i  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             user_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.605ns  (logic 0.223ns (36.845%)  route 0.382ns (63.155%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X164Y89                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
    SLICE_X164Y89        FDCE (Prop_fdce_C_Q)         0.223     0.223 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.382     0.605    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[1]
    SLICE_X163Y90        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X163Y90        FDCE (Setup_fdce_C_D)       -0.009    32.991    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         32.991    
                         arrival time                          -0.605    
  -------------------------------------------------------------------
                         slack                                 32.386    

Slack (MET) :             32.455ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by user_clk_i  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             user_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.487ns  (logic 0.204ns (41.858%)  route 0.283ns (58.142%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X164Y90                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
    SLICE_X164Y90        FDCE (Prop_fdce_C_Q)         0.204     0.204 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.283     0.487    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[2]
    SLICE_X162Y90        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X162Y90        FDCE (Setup_fdce_C_D)       -0.058    32.942    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         32.942    
                         arrival time                          -0.487    
  -------------------------------------------------------------------
                         slack                                 32.455    

Slack (MET) :             32.456ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by user_clk_i  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             user_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.483ns  (logic 0.204ns (42.231%)  route 0.279ns (57.769%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X164Y89                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
    SLICE_X164Y89        FDCE (Prop_fdce_C_Q)         0.204     0.204 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.279     0.483    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[0]
    SLICE_X162Y90        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X162Y90        FDCE (Setup_fdce_C_D)       -0.061    32.939    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         32.939    
                         arrival time                          -0.483    
  -------------------------------------------------------------------
                         slack                                 32.456    

Slack (MET) :             32.462ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by user_clk_i  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             user_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.480ns  (logic 0.204ns (42.458%)  route 0.276ns (57.542%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X173Y92                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
    SLICE_X173Y92        FDCE (Prop_fdce_C_Q)         0.204     0.204 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.276     0.480    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[2]
    SLICE_X172Y91        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X172Y91        FDCE (Setup_fdce_C_D)       -0.058    32.942    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         32.942    
                         arrival time                          -0.480    
  -------------------------------------------------------------------
                         slack                                 32.462    

Slack (MET) :             32.496ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by user_clk_i  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             user_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.525ns  (logic 0.223ns (42.482%)  route 0.302ns (57.518%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X173Y92                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
    SLICE_X173Y92        FDCE (Prop_fdce_C_Q)         0.223     0.223 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.302     0.525    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[0]
    SLICE_X172Y91        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X172Y91        FDCE (Setup_fdce_C_D)        0.021    33.021    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         33.021    
                         arrival time                          -0.525    
  -------------------------------------------------------------------
                         slack                                 32.496    

Slack (MET) :             32.511ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by user_clk_i  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             user_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.511ns  (logic 0.223ns (43.624%)  route 0.288ns (56.376%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X173Y92                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
    SLICE_X173Y92        FDCE (Prop_fdce_C_Q)         0.223     0.223 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.288     0.511    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[1]
    SLICE_X172Y91        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X172Y91        FDCE (Setup_fdce_C_D)        0.022    33.022    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         33.022    
                         arrival time                          -0.511    
  -------------------------------------------------------------------
                         slack                                 32.511    





---------------------------------------------------------------------------------------------------
From Clock:  user_clk_i
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK

Setup :            0  Failing Endpoints,  Worst Slack       12.145ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             12.145ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by user_clk_i  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.800ns  (MaxDelay Path 12.800ns)
  Data Path Delay:        0.564ns  (logic 0.204ns (36.164%)  route 0.360ns (63.836%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 12.800ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y90                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
    SLICE_X163Y90        FDCE (Prop_fdce_C_Q)         0.204     0.204 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.360     0.564    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[2]
    SLICE_X164Y90        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   12.800    12.800    
    SLICE_X164Y90        FDCE (Setup_fdce_C_D)       -0.091    12.709    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         12.709    
                         arrival time                          -0.564    
  -------------------------------------------------------------------
                         slack                                 12.145    

Slack (MET) :             12.164ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by user_clk_i  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.800ns  (MaxDelay Path 12.800ns)
  Data Path Delay:        0.627ns  (logic 0.259ns (41.302%)  route 0.368ns (58.698%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 12.800ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y91                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
    SLICE_X162Y91        FDCE (Prop_fdce_C_Q)         0.259     0.259 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.368     0.627    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[0]
    SLICE_X164Y91        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   12.800    12.800    
    SLICE_X164Y91        FDCE (Setup_fdce_C_D)       -0.009    12.791    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         12.791    
                         arrival time                          -0.627    
  -------------------------------------------------------------------
                         slack                                 12.164    

Slack (MET) :             12.190ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by user_clk_i  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.800ns  (MaxDelay Path 12.800ns)
  Data Path Delay:        0.520ns  (logic 0.236ns (45.394%)  route 0.284ns (54.606%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 12.800ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y91                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
    SLICE_X162Y91        FDCE (Prop_fdce_C_Q)         0.236     0.236 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.284     0.520    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[3]
    SLICE_X164Y91        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   12.800    12.800    
    SLICE_X164Y91        FDCE (Setup_fdce_C_D)       -0.090    12.710    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         12.710    
                         arrival time                          -0.520    
  -------------------------------------------------------------------
                         slack                                 12.190    

Slack (MET) :             12.216ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by user_clk_i  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.800ns  (MaxDelay Path 12.800ns)
  Data Path Delay:        0.492ns  (logic 0.204ns (41.476%)  route 0.288ns (58.524%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 12.800ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X171Y91                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
    SLICE_X171Y91        FDCE (Prop_fdce_C_Q)         0.204     0.204 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.288     0.492    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[2]
    SLICE_X173Y92        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   12.800    12.800    
    SLICE_X173Y92        FDCE (Setup_fdce_C_D)       -0.092    12.708    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         12.708    
                         arrival time                          -0.492    
  -------------------------------------------------------------------
                         slack                                 12.216    

Slack (MET) :             12.241ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by user_clk_i  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.800ns  (MaxDelay Path 12.800ns)
  Data Path Delay:        0.467ns  (logic 0.204ns (43.678%)  route 0.263ns (56.322%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 12.800ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X173Y91                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
    SLICE_X173Y91        FDCE (Prop_fdce_C_Q)         0.204     0.204 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.263     0.467    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[3]
    SLICE_X173Y93        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   12.800    12.800    
    SLICE_X173Y93        FDCE (Setup_fdce_C_D)       -0.092    12.708    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         12.708    
                         arrival time                          -0.467    
  -------------------------------------------------------------------
                         slack                                 12.241    

Slack (MET) :             12.282ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by user_clk_i  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.800ns  (MaxDelay Path 12.800ns)
  Data Path Delay:        0.509ns  (logic 0.223ns (43.782%)  route 0.286ns (56.218%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 12.800ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y90                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
    SLICE_X163Y90        FDCE (Prop_fdce_C_Q)         0.223     0.223 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.286     0.509    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[1]
    SLICE_X164Y90        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   12.800    12.800    
    SLICE_X164Y90        FDCE (Setup_fdce_C_D)       -0.009    12.791    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         12.791    
                         arrival time                          -0.509    
  -------------------------------------------------------------------
                         slack                                 12.282    

Slack (MET) :             12.290ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by user_clk_i  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.800ns  (MaxDelay Path 12.800ns)
  Data Path Delay:        0.500ns  (logic 0.223ns (44.567%)  route 0.277ns (55.433%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 12.800ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X173Y91                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
    SLICE_X173Y91        FDCE (Prop_fdce_C_Q)         0.223     0.223 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.277     0.500    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[1]
    SLICE_X173Y93        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   12.800    12.800    
    SLICE_X173Y93        FDCE (Setup_fdce_C_D)       -0.010    12.790    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         12.790    
                         arrival time                          -0.500    
  -------------------------------------------------------------------
                         slack                                 12.290    

Slack (MET) :             12.326ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by user_clk_i  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.800ns  (MaxDelay Path 12.800ns)
  Data Path Delay:        0.500ns  (logic 0.259ns (51.833%)  route 0.241ns (48.167%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 12.800ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X172Y92                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
    SLICE_X172Y92        FDCE (Prop_fdce_C_Q)         0.259     0.259 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.241     0.500    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[0]
    SLICE_X172Y93        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   12.800    12.800    
    SLICE_X172Y93        FDCE (Setup_fdce_C_D)        0.026    12.826    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         12.826    
                         arrival time                          -0.500    
  -------------------------------------------------------------------
                         slack                                 12.326    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK

Setup :            0  Failing Endpoints,  Worst Slack       30.226ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.265ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             30.226ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.488ns  (logic 0.373ns (14.990%)  route 2.115ns (85.010%))
  Logic Levels:           2  (LUT1=1 LUT4=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.527ns = ( 37.527 - 33.000 ) 
    Source Clock Delay      (SCD):    5.282ns
    Clock Pessimism Removal (CPR):    0.717ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.878     3.878    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     3.971 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=494, routed)         1.311     5.282    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X169Y120       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X169Y120       FDRE (Prop_fdre_C_Q)         0.204     5.486 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=50, routed)          1.059     6.545    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X164Y115       LUT4 (Prop_lut4_I1_O)        0.126     6.671 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.631     7.302    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X164Y104       LUT1 (Prop_lut1_I0_O)        0.043     7.345 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.425     7.770    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X164Y100       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.257    36.257    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    36.340 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=494, routed)         1.187    37.527    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X164Y100       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/C
                         clock pessimism              0.717    38.244    
                         clock uncertainty           -0.035    38.209    
    SLICE_X164Y100       FDCE (Recov_fdce_C_CLR)     -0.212    37.997    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]
  -------------------------------------------------------------------
                         required time                         37.997    
                         arrival time                          -7.770    
  -------------------------------------------------------------------
                         slack                                 30.226    

Slack (MET) :             30.226ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.488ns  (logic 0.373ns (14.990%)  route 2.115ns (85.010%))
  Logic Levels:           2  (LUT1=1 LUT4=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.527ns = ( 37.527 - 33.000 ) 
    Source Clock Delay      (SCD):    5.282ns
    Clock Pessimism Removal (CPR):    0.717ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.878     3.878    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     3.971 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=494, routed)         1.311     5.282    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X169Y120       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X169Y120       FDRE (Prop_fdre_C_Q)         0.204     5.486 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=50, routed)          1.059     6.545    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X164Y115       LUT4 (Prop_lut4_I1_O)        0.126     6.671 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.631     7.302    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X164Y104       LUT1 (Prop_lut1_I0_O)        0.043     7.345 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.425     7.770    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X164Y100       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.257    36.257    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    36.340 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=494, routed)         1.187    37.527    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X164Y100       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/C
                         clock pessimism              0.717    38.244    
                         clock uncertainty           -0.035    38.209    
    SLICE_X164Y100       FDCE (Recov_fdce_C_CLR)     -0.212    37.997    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]
  -------------------------------------------------------------------
                         required time                         37.997    
                         arrival time                          -7.770    
  -------------------------------------------------------------------
                         slack                                 30.226    

Slack (MET) :             30.226ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.488ns  (logic 0.373ns (14.990%)  route 2.115ns (85.010%))
  Logic Levels:           2  (LUT1=1 LUT4=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.527ns = ( 37.527 - 33.000 ) 
    Source Clock Delay      (SCD):    5.282ns
    Clock Pessimism Removal (CPR):    0.717ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.878     3.878    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     3.971 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=494, routed)         1.311     5.282    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X169Y120       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X169Y120       FDRE (Prop_fdre_C_Q)         0.204     5.486 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=50, routed)          1.059     6.545    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X164Y115       LUT4 (Prop_lut4_I1_O)        0.126     6.671 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.631     7.302    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X164Y104       LUT1 (Prop_lut1_I0_O)        0.043     7.345 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.425     7.770    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X164Y100       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.257    36.257    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    36.340 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=494, routed)         1.187    37.527    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X164Y100       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/C
                         clock pessimism              0.717    38.244    
                         clock uncertainty           -0.035    38.209    
    SLICE_X164Y100       FDCE (Recov_fdce_C_CLR)     -0.212    37.997    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]
  -------------------------------------------------------------------
                         required time                         37.997    
                         arrival time                          -7.770    
  -------------------------------------------------------------------
                         slack                                 30.226    

Slack (MET) :             30.226ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.488ns  (logic 0.373ns (14.990%)  route 2.115ns (85.010%))
  Logic Levels:           2  (LUT1=1 LUT4=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.527ns = ( 37.527 - 33.000 ) 
    Source Clock Delay      (SCD):    5.282ns
    Clock Pessimism Removal (CPR):    0.717ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.878     3.878    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     3.971 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=494, routed)         1.311     5.282    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X169Y120       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X169Y120       FDRE (Prop_fdre_C_Q)         0.204     5.486 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=50, routed)          1.059     6.545    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X164Y115       LUT4 (Prop_lut4_I1_O)        0.126     6.671 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.631     7.302    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X164Y104       LUT1 (Prop_lut1_I0_O)        0.043     7.345 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.425     7.770    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X164Y100       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.257    36.257    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    36.340 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=494, routed)         1.187    37.527    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X164Y100       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/C
                         clock pessimism              0.717    38.244    
                         clock uncertainty           -0.035    38.209    
    SLICE_X164Y100       FDCE (Recov_fdce_C_CLR)     -0.212    37.997    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]
  -------------------------------------------------------------------
                         required time                         37.997    
                         arrival time                          -7.770    
  -------------------------------------------------------------------
                         slack                                 30.226    

Slack (MET) :             30.228ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.486ns  (logic 0.373ns (15.002%)  route 2.113ns (84.998%))
  Logic Levels:           2  (LUT1=1 LUT4=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.527ns = ( 37.527 - 33.000 ) 
    Source Clock Delay      (SCD):    5.282ns
    Clock Pessimism Removal (CPR):    0.717ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.878     3.878    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     3.971 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=494, routed)         1.311     5.282    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X169Y120       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X169Y120       FDRE (Prop_fdre_C_Q)         0.204     5.486 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=50, routed)          1.059     6.545    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X164Y115       LUT4 (Prop_lut4_I1_O)        0.126     6.671 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.631     7.302    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X164Y104       LUT1 (Prop_lut1_I0_O)        0.043     7.345 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.423     7.768    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X165Y100       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.257    36.257    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    36.340 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=494, routed)         1.187    37.527    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X165Y100       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/C
                         clock pessimism              0.717    38.244    
                         clock uncertainty           -0.035    38.209    
    SLICE_X165Y100       FDCE (Recov_fdce_C_CLR)     -0.212    37.997    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]
  -------------------------------------------------------------------
                         required time                         37.997    
                         arrival time                          -7.768    
  -------------------------------------------------------------------
                         slack                                 30.228    

Slack (MET) :             30.228ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.486ns  (logic 0.373ns (15.002%)  route 2.113ns (84.998%))
  Logic Levels:           2  (LUT1=1 LUT4=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.527ns = ( 37.527 - 33.000 ) 
    Source Clock Delay      (SCD):    5.282ns
    Clock Pessimism Removal (CPR):    0.717ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.878     3.878    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     3.971 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=494, routed)         1.311     5.282    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X169Y120       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X169Y120       FDRE (Prop_fdre_C_Q)         0.204     5.486 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=50, routed)          1.059     6.545    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X164Y115       LUT4 (Prop_lut4_I1_O)        0.126     6.671 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.631     7.302    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X164Y104       LUT1 (Prop_lut1_I0_O)        0.043     7.345 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.423     7.768    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X165Y100       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.257    36.257    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    36.340 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=494, routed)         1.187    37.527    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X165Y100       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/C
                         clock pessimism              0.717    38.244    
                         clock uncertainty           -0.035    38.209    
    SLICE_X165Y100       FDCE (Recov_fdce_C_CLR)     -0.212    37.997    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]
  -------------------------------------------------------------------
                         required time                         37.997    
                         arrival time                          -7.768    
  -------------------------------------------------------------------
                         slack                                 30.228    

Slack (MET) :             30.228ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.486ns  (logic 0.373ns (15.002%)  route 2.113ns (84.998%))
  Logic Levels:           2  (LUT1=1 LUT4=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.527ns = ( 37.527 - 33.000 ) 
    Source Clock Delay      (SCD):    5.282ns
    Clock Pessimism Removal (CPR):    0.717ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.878     3.878    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     3.971 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=494, routed)         1.311     5.282    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X169Y120       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X169Y120       FDRE (Prop_fdre_C_Q)         0.204     5.486 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=50, routed)          1.059     6.545    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X164Y115       LUT4 (Prop_lut4_I1_O)        0.126     6.671 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.631     7.302    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X164Y104       LUT1 (Prop_lut1_I0_O)        0.043     7.345 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.423     7.768    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X165Y100       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.257    36.257    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    36.340 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=494, routed)         1.187    37.527    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X165Y100       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/C
                         clock pessimism              0.717    38.244    
                         clock uncertainty           -0.035    38.209    
    SLICE_X165Y100       FDCE (Recov_fdce_C_CLR)     -0.212    37.997    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]
  -------------------------------------------------------------------
                         required time                         37.997    
                         arrival time                          -7.768    
  -------------------------------------------------------------------
                         slack                                 30.228    

Slack (MET) :             30.228ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.486ns  (logic 0.373ns (15.002%)  route 2.113ns (84.998%))
  Logic Levels:           2  (LUT1=1 LUT4=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.527ns = ( 37.527 - 33.000 ) 
    Source Clock Delay      (SCD):    5.282ns
    Clock Pessimism Removal (CPR):    0.717ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.878     3.878    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     3.971 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=494, routed)         1.311     5.282    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X169Y120       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X169Y120       FDRE (Prop_fdre_C_Q)         0.204     5.486 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=50, routed)          1.059     6.545    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X164Y115       LUT4 (Prop_lut4_I1_O)        0.126     6.671 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.631     7.302    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X164Y104       LUT1 (Prop_lut1_I0_O)        0.043     7.345 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.423     7.768    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X165Y100       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.257    36.257    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    36.340 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=494, routed)         1.187    37.527    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X165Y100       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/C
                         clock pessimism              0.717    38.244    
                         clock uncertainty           -0.035    38.209    
    SLICE_X165Y100       FDCE (Recov_fdce_C_CLR)     -0.212    37.997    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]
  -------------------------------------------------------------------
                         required time                         37.997    
                         arrival time                          -7.768    
  -------------------------------------------------------------------
                         slack                                 30.228    

Slack (MET) :             30.228ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.486ns  (logic 0.373ns (15.002%)  route 2.113ns (84.998%))
  Logic Levels:           2  (LUT1=1 LUT4=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.527ns = ( 37.527 - 33.000 ) 
    Source Clock Delay      (SCD):    5.282ns
    Clock Pessimism Removal (CPR):    0.717ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.878     3.878    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     3.971 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=494, routed)         1.311     5.282    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X169Y120       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X169Y120       FDRE (Prop_fdre_C_Q)         0.204     5.486 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=50, routed)          1.059     6.545    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X164Y115       LUT4 (Prop_lut4_I1_O)        0.126     6.671 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.631     7.302    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X164Y104       LUT1 (Prop_lut1_I0_O)        0.043     7.345 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.423     7.768    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X165Y100       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.257    36.257    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    36.340 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=494, routed)         1.187    37.527    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X165Y100       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/C
                         clock pessimism              0.717    38.244    
                         clock uncertainty           -0.035    38.209    
    SLICE_X165Y100       FDCE (Recov_fdce_C_CLR)     -0.212    37.997    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]
  -------------------------------------------------------------------
                         required time                         37.997    
                         arrival time                          -7.768    
  -------------------------------------------------------------------
                         slack                                 30.228    

Slack (MET) :             30.228ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.486ns  (logic 0.373ns (15.002%)  route 2.113ns (84.998%))
  Logic Levels:           2  (LUT1=1 LUT4=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.527ns = ( 37.527 - 33.000 ) 
    Source Clock Delay      (SCD):    5.282ns
    Clock Pessimism Removal (CPR):    0.717ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.878     3.878    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     3.971 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=494, routed)         1.311     5.282    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X169Y120       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X169Y120       FDRE (Prop_fdre_C_Q)         0.204     5.486 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=50, routed)          1.059     6.545    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X164Y115       LUT4 (Prop_lut4_I1_O)        0.126     6.671 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.631     7.302    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X164Y104       LUT1 (Prop_lut1_I0_O)        0.043     7.345 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.423     7.768    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X165Y100       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.257    36.257    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    36.340 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=494, routed)         1.187    37.527    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X165Y100       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/C
                         clock pessimism              0.717    38.244    
                         clock uncertainty           -0.035    38.209    
    SLICE_X165Y100       FDCE (Recov_fdce_C_CLR)     -0.212    37.997    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]
  -------------------------------------------------------------------
                         required time                         37.997    
                         arrival time                          -7.768    
  -------------------------------------------------------------------
                         slack                                 30.228    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/PRE
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.229ns  (logic 0.100ns (43.654%)  route 0.129ns (56.346%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.310ns
    Source Clock Delay      (SCD):    2.703ns
    Clock Pessimism Removal (CPR):    0.571ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.023     2.023    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     2.049 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=494, routed)         0.654     2.703    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/m_bscan_tck[0]
    SLICE_X169Y92        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X169Y92        FDRE (Prop_fdre_C_Q)         0.100     2.803 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/Q
                         net (fo=20, routed)          0.129     2.932    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst
    SLICE_X175Y92        FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.402     2.402    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     2.432 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=494, routed)         0.878     3.310    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X175Y92        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/C
                         clock pessimism             -0.571     2.739    
    SLICE_X175Y92        FDPE (Remov_fdpe_C_PRE)     -0.072     2.667    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg
  -------------------------------------------------------------------
                         required time                         -2.667    
                         arrival time                           2.932    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/PRE
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.229ns  (logic 0.100ns (43.654%)  route 0.129ns (56.346%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.310ns
    Source Clock Delay      (SCD):    2.703ns
    Clock Pessimism Removal (CPR):    0.571ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.023     2.023    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     2.049 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=494, routed)         0.654     2.703    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/m_bscan_tck[0]
    SLICE_X169Y92        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X169Y92        FDRE (Prop_fdre_C_Q)         0.100     2.803 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/Q
                         net (fo=20, routed)          0.129     2.932    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst
    SLICE_X175Y92        FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.402     2.402    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     2.432 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=494, routed)         0.878     3.310    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X175Y92        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
                         clock pessimism             -0.571     2.739    
    SLICE_X175Y92        FDPE (Remov_fdpe_C_PRE)     -0.072     2.667    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg
  -------------------------------------------------------------------
                         required time                         -2.667    
                         arrival time                           2.932    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.277ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.222ns  (logic 0.118ns (53.210%)  route 0.104ns (46.790%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.307ns
    Source Clock Delay      (SCD):    2.702ns
    Clock Pessimism Removal (CPR):    0.591ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.023     2.023    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     2.049 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=494, routed)         0.653     2.702    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X166Y90        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X166Y90        FDPE (Prop_fdpe_C_Q)         0.118     2.820 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.104     2.924    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]_0[0]
    SLICE_X164Y90        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.402     2.402    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     2.432 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=494, routed)         0.875     3.307    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X164Y90        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/C
                         clock pessimism             -0.591     2.716    
    SLICE_X164Y90        FDCE (Remov_fdce_C_CLR)     -0.069     2.647    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.647    
                         arrival time                           2.924    
  -------------------------------------------------------------------
                         slack                                  0.277    

Slack (MET) :             0.277ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.222ns  (logic 0.118ns (53.210%)  route 0.104ns (46.790%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.307ns
    Source Clock Delay      (SCD):    2.702ns
    Clock Pessimism Removal (CPR):    0.591ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.023     2.023    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     2.049 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=494, routed)         0.653     2.702    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X166Y90        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X166Y90        FDPE (Prop_fdpe_C_Q)         0.118     2.820 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.104     2.924    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]_0[0]
    SLICE_X164Y90        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.402     2.402    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     2.432 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=494, routed)         0.875     3.307    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X164Y90        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/C
                         clock pessimism             -0.591     2.716    
    SLICE_X164Y90        FDCE (Remov_fdce_C_CLR)     -0.069     2.647    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.647    
                         arrival time                           2.924    
  -------------------------------------------------------------------
                         slack                                  0.277    

Slack (MET) :             0.277ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[1]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.222ns  (logic 0.118ns (53.210%)  route 0.104ns (46.790%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.307ns
    Source Clock Delay      (SCD):    2.702ns
    Clock Pessimism Removal (CPR):    0.591ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.023     2.023    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     2.049 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=494, routed)         0.653     2.702    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X166Y90        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X166Y90        FDPE (Prop_fdpe_C_Q)         0.118     2.820 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.104     2.924    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]_0[0]
    SLICE_X164Y90        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.402     2.402    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     2.432 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=494, routed)         0.875     3.307    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/rd_clk
    SLICE_X164Y90        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[1]/C
                         clock pessimism             -0.591     2.716    
    SLICE_X164Y90        FDCE (Remov_fdce_C_CLR)     -0.069     2.647    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.647    
                         arrival time                           2.924    
  -------------------------------------------------------------------
                         slack                                  0.277    

Slack (MET) :             0.277ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.222ns  (logic 0.118ns (53.210%)  route 0.104ns (46.790%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.307ns
    Source Clock Delay      (SCD):    2.702ns
    Clock Pessimism Removal (CPR):    0.591ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.023     2.023    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     2.049 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=494, routed)         0.653     2.702    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X166Y90        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X166Y90        FDPE (Prop_fdpe_C_Q)         0.118     2.820 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.104     2.924    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]_0[0]
    SLICE_X164Y90        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.402     2.402    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     2.432 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=494, routed)         0.875     3.307    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/rd_clk
    SLICE_X164Y90        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]/C
                         clock pessimism             -0.591     2.716    
    SLICE_X164Y90        FDCE (Remov_fdce_C_CLR)     -0.069     2.647    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.647    
                         arrival time                           2.924    
  -------------------------------------------------------------------
                         slack                                  0.277    

Slack (MET) :             0.277ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.222ns  (logic 0.118ns (53.210%)  route 0.104ns (46.790%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.307ns
    Source Clock Delay      (SCD):    2.702ns
    Clock Pessimism Removal (CPR):    0.591ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.023     2.023    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     2.049 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=494, routed)         0.653     2.702    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X166Y90        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X166Y90        FDPE (Prop_fdpe_C_Q)         0.118     2.820 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.104     2.924    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Q_reg_reg[0][0]
    SLICE_X164Y90        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.402     2.402    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     2.432 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=494, routed)         0.875     3.307    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X164Y90        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
                         clock pessimism             -0.591     2.716    
    SLICE_X164Y90        FDCE (Remov_fdce_C_CLR)     -0.069     2.647    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.647    
                         arrival time                           2.924    
  -------------------------------------------------------------------
                         slack                                  0.277    

Slack (MET) :             0.277ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[0]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.222ns  (logic 0.118ns (53.210%)  route 0.104ns (46.790%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.307ns
    Source Clock Delay      (SCD):    2.702ns
    Clock Pessimism Removal (CPR):    0.591ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.023     2.023    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     2.049 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=494, routed)         0.653     2.702    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X166Y90        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X166Y90        FDPE (Prop_fdpe_C_Q)         0.118     2.820 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.104     2.924    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Q_reg_reg[0][0]
    SLICE_X164Y90        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.402     2.402    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     2.432 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=494, routed)         0.875     3.307    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X164Y90        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[0]/C
                         clock pessimism             -0.591     2.716    
    SLICE_X164Y90        FDCE (Remov_fdce_C_CLR)     -0.069     2.647    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.647    
                         arrival time                           2.924    
  -------------------------------------------------------------------
                         slack                                  0.277    

Slack (MET) :             0.277ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[1]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.222ns  (logic 0.118ns (53.210%)  route 0.104ns (46.790%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.307ns
    Source Clock Delay      (SCD):    2.702ns
    Clock Pessimism Removal (CPR):    0.591ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.023     2.023    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     2.049 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=494, routed)         0.653     2.702    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X166Y90        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X166Y90        FDPE (Prop_fdpe_C_Q)         0.118     2.820 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.104     2.924    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Q_reg_reg[0][0]
    SLICE_X164Y90        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.402     2.402    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     2.432 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=494, routed)         0.875     3.307    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X164Y90        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[1]/C
                         clock pessimism             -0.591     2.716    
    SLICE_X164Y90        FDCE (Remov_fdce_C_CLR)     -0.069     2.647    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.647    
                         arrival time                           2.924    
  -------------------------------------------------------------------
                         slack                                  0.277    

Slack (MET) :             0.305ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.287ns  (logic 0.100ns (34.787%)  route 0.187ns (65.213%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.311ns
    Source Clock Delay      (SCD):    2.708ns
    Clock Pessimism Removal (CPR):    0.571ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.023     2.023    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     2.049 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=494, routed)         0.659     2.708    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X176Y93        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X176Y93        FDPE (Prop_fdpe_C_Q)         0.100     2.808 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.187     2.995    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X174Y93        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.402     2.402    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     2.432 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=494, routed)         0.879     3.311    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X174Y93        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/C
                         clock pessimism             -0.571     2.740    
    SLICE_X174Y93        FDCE (Remov_fdce_C_CLR)     -0.050     2.690    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.690    
                         arrival time                           2.995    
  -------------------------------------------------------------------
                         slack                                  0.305    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  user_clk_i
  To Clock:  user_clk_i

Setup :            0  Failing Endpoints,  Worst Slack        4.011ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.245ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.011ns  (required time - arrival time)
  Source:                 aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/core_reset_logic_i/SYSTEM_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by user_clk_i  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            DATA_IN_reg[4][20]_P/PRE
                            (recovery check against rising-edge clock user_clk_i  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.800ns  (user_clk_i rise@12.800ns - user_clk_i rise@0.000ns)
  Data Path Delay:        8.629ns  (logic 0.821ns (9.515%)  route 7.808ns (90.485%))
  Logic Levels:           4  (LDCE=1 LUT2=2 LUT3=1)
  Clock Path Skew:        0.087ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.701ns = ( 18.501 - 12.800 ) 
    Source Clock Delay      (SCD):    5.991ns
    Clock Pessimism Removal (CPR):    0.377ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock user_clk_i rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/aurora_64b66b_0_multi_gt_i/aurora_64b66b_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.298     1.298    aurora_64b66b_rb/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     1.391 r  aurora_64b66b_rb/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           1.505     2.896    aurora_64b66b_rb/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.973 r  aurora_64b66b_rb/inst/clock_module_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.549     4.522    aurora_64b66b_rb/inst/clock_module_i/user_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     4.615 r  aurora_64b66b_rb/inst/clock_module_i/user_clk_net_i/O
                         net (fo=14777, routed)       1.376     5.991    aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/core_reset_logic_i/out
    SLICE_X189Y103       FDRE                                         r  aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/core_reset_logic_i/SYSTEM_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X189Y103       FDRE (Prop_fdre_C_Q)         0.223     6.214 r  aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/core_reset_logic_i/SYSTEM_RESET_reg/Q
                         net (fo=987, routed)         6.476    12.690    sys_reset_out
    SLICE_X134Y32        LUT2 (Prop_lut2_I0_O)        0.043    12.733 r  DATA_IN_reg[4][20]_LDC_i_2/O
                         net (fo=2, routed)           0.401    13.134    DATA_IN_reg[4][20]_LDC_i_2_n_0
    SLICE_X134Y31        LDCE (SetClr_ldce_CLR_Q)     0.469    13.603 f  DATA_IN_reg[4][20]_LDC/Q
                         net (fo=1, routed)           0.278    13.881    DATA_IN_reg[4][20]_LDC_n_0
    SLICE_X134Y31        LUT3 (Prop_lut3_I1_O)        0.043    13.924 f  DATA_IN[4]_inferred_i_44/O
                         net (fo=5, routed)           0.295    14.219    DATA_IN[4]__0[20]
    SLICE_X133Y31        LUT2 (Prop_lut2_I1_O)        0.043    14.262 f  DATA_IN_reg[4][20]_LDC_i_1/O
                         net (fo=2, routed)           0.358    14.620    DATA_IN_reg[4][20]_LDC_i_1_n_0
    SLICE_X133Y31        FDPE                                         f  DATA_IN_reg[4][20]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock user_clk_i rise edge)
                                                     12.800    12.800 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000    12.800 r  aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/aurora_64b66b_0_multi_gt_i/aurora_64b66b_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.234    14.034    aurora_64b66b_rb/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    14.117 r  aurora_64b66b_rb/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           1.347    15.464    aurora_64b66b_rb/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    15.537 r  aurora_64b66b_rb/inst/clock_module_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.431    16.968    aurora_64b66b_rb/inst/clock_module_i/user_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    17.051 r  aurora_64b66b_rb/inst/clock_module_i/user_clk_net_i/O
                         net (fo=14777, routed)       1.450    18.501    user_clk_out
    SLICE_X133Y31        FDPE                                         r  DATA_IN_reg[4][20]_P/C
                         clock pessimism              0.377    18.878    
                         clock uncertainty           -0.069    18.809    
    SLICE_X133Y31        FDPE (Recov_fdpe_C_PRE)     -0.178    18.631    DATA_IN_reg[4][20]_P
  -------------------------------------------------------------------
                         required time                         18.631    
                         arrival time                         -14.620    
  -------------------------------------------------------------------
                         slack                                  4.011    

Slack (MET) :             4.228ns  (required time - arrival time)
  Source:                 aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/core_reset_logic_i/SYSTEM_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by user_clk_i  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            DATA_IN_reg[4][1]_P/PRE
                            (recovery check against rising-edge clock user_clk_i  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.800ns  (user_clk_i rise@12.800ns - user_clk_i rise@0.000ns)
  Data Path Delay:        8.408ns  (logic 0.821ns (9.764%)  route 7.587ns (90.236%))
  Logic Levels:           4  (LDCE=1 LUT2=2 LUT3=1)
  Clock Path Skew:        0.084ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.698ns = ( 18.498 - 12.800 ) 
    Source Clock Delay      (SCD):    5.991ns
    Clock Pessimism Removal (CPR):    0.377ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock user_clk_i rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/aurora_64b66b_0_multi_gt_i/aurora_64b66b_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.298     1.298    aurora_64b66b_rb/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     1.391 r  aurora_64b66b_rb/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           1.505     2.896    aurora_64b66b_rb/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.973 r  aurora_64b66b_rb/inst/clock_module_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.549     4.522    aurora_64b66b_rb/inst/clock_module_i/user_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     4.615 r  aurora_64b66b_rb/inst/clock_module_i/user_clk_net_i/O
                         net (fo=14777, routed)       1.376     5.991    aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/core_reset_logic_i/out
    SLICE_X189Y103       FDRE                                         r  aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/core_reset_logic_i/SYSTEM_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X189Y103       FDRE (Prop_fdre_C_Q)         0.223     6.214 r  aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/core_reset_logic_i/SYSTEM_RESET_reg/Q
                         net (fo=987, routed)         6.653    12.867    sys_reset_out
    SLICE_X128Y29        LUT2 (Prop_lut2_I0_O)        0.043    12.910 r  DATA_IN_reg[4][1]_LDC_i_2/O
                         net (fo=2, routed)           0.300    13.210    DATA_IN_reg[4][1]_LDC_i_2_n_0
    SLICE_X128Y30        LDCE (SetClr_ldce_CLR_Q)     0.469    13.679 f  DATA_IN_reg[4][1]_LDC/Q
                         net (fo=1, routed)           0.192    13.871    DATA_IN_reg[4][1]_LDC_n_0
    SLICE_X128Y29        LUT3 (Prop_lut3_I1_O)        0.043    13.914 f  DATA_IN[4]_inferred_i_63/O
                         net (fo=5, routed)           0.202    14.115    DATA_IN[4]__0[1]
    SLICE_X129Y29        LUT2 (Prop_lut2_I1_O)        0.043    14.158 f  DATA_IN_reg[4][1]_LDC_i_1/O
                         net (fo=2, routed)           0.241    14.399    DATA_IN_reg[4][1]_LDC_i_1_n_0
    SLICE_X129Y29        FDPE                                         f  DATA_IN_reg[4][1]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock user_clk_i rise edge)
                                                     12.800    12.800 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000    12.800 r  aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/aurora_64b66b_0_multi_gt_i/aurora_64b66b_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.234    14.034    aurora_64b66b_rb/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    14.117 r  aurora_64b66b_rb/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           1.347    15.464    aurora_64b66b_rb/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    15.537 r  aurora_64b66b_rb/inst/clock_module_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.431    16.968    aurora_64b66b_rb/inst/clock_module_i/user_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    17.051 r  aurora_64b66b_rb/inst/clock_module_i/user_clk_net_i/O
                         net (fo=14777, routed)       1.447    18.498    user_clk_out
    SLICE_X129Y29        FDPE                                         r  DATA_IN_reg[4][1]_P/C
                         clock pessimism              0.377    18.875    
                         clock uncertainty           -0.069    18.806    
    SLICE_X129Y29        FDPE (Recov_fdpe_C_PRE)     -0.178    18.628    DATA_IN_reg[4][1]_P
  -------------------------------------------------------------------
                         required time                         18.628    
                         arrival time                         -14.399    
  -------------------------------------------------------------------
                         slack                                  4.228    

Slack (MET) :             4.257ns  (required time - arrival time)
  Source:                 aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/core_reset_logic_i/SYSTEM_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by user_clk_i  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            DATA_IN_reg[4][5]_P/PRE
                            (recovery check against rising-edge clock user_clk_i  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.800ns  (user_clk_i rise@12.800ns - user_clk_i rise@0.000ns)
  Data Path Delay:        8.382ns  (logic 0.821ns (9.795%)  route 7.561ns (90.205%))
  Logic Levels:           4  (LDCE=1 LUT2=2 LUT3=1)
  Clock Path Skew:        0.086ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.700ns = ( 18.500 - 12.800 ) 
    Source Clock Delay      (SCD):    5.991ns
    Clock Pessimism Removal (CPR):    0.377ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock user_clk_i rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/aurora_64b66b_0_multi_gt_i/aurora_64b66b_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.298     1.298    aurora_64b66b_rb/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     1.391 r  aurora_64b66b_rb/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           1.505     2.896    aurora_64b66b_rb/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.973 r  aurora_64b66b_rb/inst/clock_module_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.549     4.522    aurora_64b66b_rb/inst/clock_module_i/user_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     4.615 r  aurora_64b66b_rb/inst/clock_module_i/user_clk_net_i/O
                         net (fo=14777, routed)       1.376     5.991    aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/core_reset_logic_i/out
    SLICE_X189Y103       FDRE                                         r  aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/core_reset_logic_i/SYSTEM_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X189Y103       FDRE (Prop_fdre_C_Q)         0.223     6.214 r  aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/core_reset_logic_i/SYSTEM_RESET_reg/Q
                         net (fo=987, routed)         6.544    12.758    sys_reset_out
    SLICE_X130Y29        LUT2 (Prop_lut2_I0_O)        0.043    12.801 r  DATA_IN_reg[4][5]_LDC_i_2/O
                         net (fo=2, routed)           0.332    13.134    DATA_IN_reg[4][5]_LDC_i_2_n_0
    SLICE_X130Y30        LDCE (SetClr_ldce_CLR_Q)     0.469    13.603 f  DATA_IN_reg[4][5]_LDC/Q
                         net (fo=1, routed)           0.241    13.843    DATA_IN_reg[4][5]_LDC_n_0
    SLICE_X130Y29        LUT3 (Prop_lut3_I1_O)        0.043    13.886 f  DATA_IN[4]_inferred_i_59/O
                         net (fo=5, routed)           0.202    14.088    DATA_IN[4]__0[5]
    SLICE_X131Y29        LUT2 (Prop_lut2_I1_O)        0.043    14.131 f  DATA_IN_reg[4][5]_LDC_i_1/O
                         net (fo=2, routed)           0.241    14.373    DATA_IN_reg[4][5]_LDC_i_1_n_0
    SLICE_X131Y29        FDPE                                         f  DATA_IN_reg[4][5]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock user_clk_i rise edge)
                                                     12.800    12.800 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000    12.800 r  aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/aurora_64b66b_0_multi_gt_i/aurora_64b66b_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.234    14.034    aurora_64b66b_rb/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    14.117 r  aurora_64b66b_rb/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           1.347    15.464    aurora_64b66b_rb/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    15.537 r  aurora_64b66b_rb/inst/clock_module_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.431    16.968    aurora_64b66b_rb/inst/clock_module_i/user_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    17.051 r  aurora_64b66b_rb/inst/clock_module_i/user_clk_net_i/O
                         net (fo=14777, routed)       1.449    18.500    user_clk_out
    SLICE_X131Y29        FDPE                                         r  DATA_IN_reg[4][5]_P/C
                         clock pessimism              0.377    18.877    
                         clock uncertainty           -0.069    18.808    
    SLICE_X131Y29        FDPE (Recov_fdpe_C_PRE)     -0.178    18.630    DATA_IN_reg[4][5]_P
  -------------------------------------------------------------------
                         required time                         18.630    
                         arrival time                         -14.373    
  -------------------------------------------------------------------
                         slack                                  4.257    

Slack (MET) :             4.334ns  (required time - arrival time)
  Source:                 aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/core_reset_logic_i/SYSTEM_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by user_clk_i  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            DATA_IN_reg[4][9]_P/PRE
                            (recovery check against rising-edge clock user_clk_i  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.800ns  (user_clk_i rise@12.800ns - user_clk_i rise@0.000ns)
  Data Path Delay:        8.306ns  (logic 0.814ns (9.801%)  route 7.492ns (90.199%))
  Logic Levels:           4  (LDCE=1 LUT2=2 LUT3=1)
  Clock Path Skew:        0.087ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.701ns = ( 18.501 - 12.800 ) 
    Source Clock Delay      (SCD):    5.991ns
    Clock Pessimism Removal (CPR):    0.377ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock user_clk_i rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/aurora_64b66b_0_multi_gt_i/aurora_64b66b_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.298     1.298    aurora_64b66b_rb/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     1.391 r  aurora_64b66b_rb/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           1.505     2.896    aurora_64b66b_rb/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.973 r  aurora_64b66b_rb/inst/clock_module_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.549     4.522    aurora_64b66b_rb/inst/clock_module_i/user_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     4.615 r  aurora_64b66b_rb/inst/clock_module_i/user_clk_net_i/O
                         net (fo=14777, routed)       1.376     5.991    aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/core_reset_logic_i/out
    SLICE_X189Y103       FDRE                                         r  aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/core_reset_logic_i/SYSTEM_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X189Y103       FDRE (Prop_fdre_C_Q)         0.223     6.214 r  aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/core_reset_logic_i/SYSTEM_RESET_reg/Q
                         net (fo=987, routed)         6.600    12.814    sys_reset_out
    SLICE_X136Y29        LUT2 (Prop_lut2_I0_O)        0.043    12.857 r  DATA_IN_reg[4][9]_LDC_i_2/O
                         net (fo=2, routed)           0.217    13.074    DATA_IN_reg[4][9]_LDC_i_2_n_0
    SLICE_X136Y28        LDCE (SetClr_ldce_CLR_Q)     0.462    13.536 f  DATA_IN_reg[4][9]_LDC/Q
                         net (fo=1, routed)           0.242    13.778    DATA_IN_reg[4][9]_LDC_n_0
    SLICE_X136Y29        LUT3 (Prop_lut3_I1_O)        0.043    13.821 f  DATA_IN[4]_inferred_i_55/O
                         net (fo=5, routed)           0.198    14.018    DATA_IN[4]__0[9]
    SLICE_X137Y29        LUT2 (Prop_lut2_I1_O)        0.043    14.061 f  DATA_IN_reg[4][9]_LDC_i_1/O
                         net (fo=2, routed)           0.235    14.297    DATA_IN_reg[4][9]_LDC_i_1_n_0
    SLICE_X137Y29        FDPE                                         f  DATA_IN_reg[4][9]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock user_clk_i rise edge)
                                                     12.800    12.800 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000    12.800 r  aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/aurora_64b66b_0_multi_gt_i/aurora_64b66b_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.234    14.034    aurora_64b66b_rb/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    14.117 r  aurora_64b66b_rb/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           1.347    15.464    aurora_64b66b_rb/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    15.537 r  aurora_64b66b_rb/inst/clock_module_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.431    16.968    aurora_64b66b_rb/inst/clock_module_i/user_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    17.051 r  aurora_64b66b_rb/inst/clock_module_i/user_clk_net_i/O
                         net (fo=14777, routed)       1.450    18.501    user_clk_out
    SLICE_X137Y29        FDPE                                         r  DATA_IN_reg[4][9]_P/C
                         clock pessimism              0.377    18.878    
                         clock uncertainty           -0.069    18.809    
    SLICE_X137Y29        FDPE (Recov_fdpe_C_PRE)     -0.178    18.631    DATA_IN_reg[4][9]_P
  -------------------------------------------------------------------
                         required time                         18.631    
                         arrival time                         -14.297    
  -------------------------------------------------------------------
                         slack                                  4.334    

Slack (MET) :             4.378ns  (required time - arrival time)
  Source:                 aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/core_reset_logic_i/SYSTEM_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by user_clk_i  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            DATA_IN_reg[4][7]_P/PRE
                            (recovery check against rising-edge clock user_clk_i  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.800ns  (user_clk_i rise@12.800ns - user_clk_i rise@0.000ns)
  Data Path Delay:        8.262ns  (logic 0.814ns (9.852%)  route 7.448ns (90.148%))
  Logic Levels:           4  (LDCE=1 LUT2=2 LUT3=1)
  Clock Path Skew:        0.087ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.701ns = ( 18.501 - 12.800 ) 
    Source Clock Delay      (SCD):    5.991ns
    Clock Pessimism Removal (CPR):    0.377ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock user_clk_i rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/aurora_64b66b_0_multi_gt_i/aurora_64b66b_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.298     1.298    aurora_64b66b_rb/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     1.391 r  aurora_64b66b_rb/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           1.505     2.896    aurora_64b66b_rb/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.973 r  aurora_64b66b_rb/inst/clock_module_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.549     4.522    aurora_64b66b_rb/inst/clock_module_i/user_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     4.615 r  aurora_64b66b_rb/inst/clock_module_i/user_clk_net_i/O
                         net (fo=14777, routed)       1.376     5.991    aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/core_reset_logic_i/out
    SLICE_X189Y103       FDRE                                         r  aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/core_reset_logic_i/SYSTEM_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X189Y103       FDRE (Prop_fdre_C_Q)         0.223     6.214 r  aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/core_reset_logic_i/SYSTEM_RESET_reg/Q
                         net (fo=987, routed)         6.493    12.707    sys_reset_out
    SLICE_X131Y30        LUT2 (Prop_lut2_I0_O)        0.043    12.750 r  DATA_IN_reg[4][7]_LDC_i_2/O
                         net (fo=2, routed)           0.323    13.073    DATA_IN_reg[4][7]_LDC_i_2_n_0
    SLICE_X131Y30        LDCE (SetClr_ldce_CLR_Q)     0.462    13.535 f  DATA_IN_reg[4][7]_LDC/Q
                         net (fo=1, routed)           0.192    13.727    DATA_IN_reg[4][7]_LDC_n_0
    SLICE_X132Y30        LUT3 (Prop_lut3_I1_O)        0.043    13.770 f  DATA_IN[4]_inferred_i_57/O
                         net (fo=5, routed)           0.198    13.969    DATA_IN[4]__0[7]
    SLICE_X133Y30        LUT2 (Prop_lut2_I1_O)        0.043    14.012 f  DATA_IN_reg[4][7]_LDC_i_1/O
                         net (fo=2, routed)           0.241    14.253    DATA_IN_reg[4][7]_LDC_i_1_n_0
    SLICE_X133Y30        FDPE                                         f  DATA_IN_reg[4][7]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock user_clk_i rise edge)
                                                     12.800    12.800 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000    12.800 r  aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/aurora_64b66b_0_multi_gt_i/aurora_64b66b_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.234    14.034    aurora_64b66b_rb/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    14.117 r  aurora_64b66b_rb/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           1.347    15.464    aurora_64b66b_rb/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    15.537 r  aurora_64b66b_rb/inst/clock_module_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.431    16.968    aurora_64b66b_rb/inst/clock_module_i/user_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    17.051 r  aurora_64b66b_rb/inst/clock_module_i/user_clk_net_i/O
                         net (fo=14777, routed)       1.450    18.501    user_clk_out
    SLICE_X133Y30        FDPE                                         r  DATA_IN_reg[4][7]_P/C
                         clock pessimism              0.377    18.878    
                         clock uncertainty           -0.069    18.809    
    SLICE_X133Y30        FDPE (Recov_fdpe_C_PRE)     -0.178    18.631    DATA_IN_reg[4][7]_P
  -------------------------------------------------------------------
                         required time                         18.631    
                         arrival time                         -14.253    
  -------------------------------------------------------------------
                         slack                                  4.378    

Slack (MET) :             4.436ns  (required time - arrival time)
  Source:                 aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/core_reset_logic_i/SYSTEM_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by user_clk_i  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            DATA_IN_reg[4][11]_P/PRE
                            (recovery check against rising-edge clock user_clk_i  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.800ns  (user_clk_i rise@12.800ns - user_clk_i rise@0.000ns)
  Data Path Delay:        8.205ns  (logic 0.814ns (9.921%)  route 7.391ns (90.079%))
  Logic Levels:           4  (LDCE=1 LUT2=2 LUT3=1)
  Clock Path Skew:        0.088ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.702ns = ( 18.502 - 12.800 ) 
    Source Clock Delay      (SCD):    5.991ns
    Clock Pessimism Removal (CPR):    0.377ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock user_clk_i rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/aurora_64b66b_0_multi_gt_i/aurora_64b66b_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.298     1.298    aurora_64b66b_rb/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     1.391 r  aurora_64b66b_rb/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           1.505     2.896    aurora_64b66b_rb/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.973 r  aurora_64b66b_rb/inst/clock_module_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.549     4.522    aurora_64b66b_rb/inst/clock_module_i/user_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     4.615 r  aurora_64b66b_rb/inst/clock_module_i/user_clk_net_i/O
                         net (fo=14777, routed)       1.376     5.991    aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/core_reset_logic_i/out
    SLICE_X189Y103       FDRE                                         r  aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/core_reset_logic_i/SYSTEM_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X189Y103       FDRE (Prop_fdre_C_Q)         0.223     6.214 r  aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/core_reset_logic_i/SYSTEM_RESET_reg/Q
                         net (fo=987, routed)         6.395    12.609    sys_reset_out
    SLICE_X136Y30        LUT2 (Prop_lut2_I0_O)        0.043    12.652 r  DATA_IN_reg[4][11]_LDC_i_2/O
                         net (fo=2, routed)           0.322    12.974    DATA_IN_reg[4][11]_LDC_i_2_n_0
    SLICE_X135Y30        LDCE (SetClr_ldce_CLR_Q)     0.462    13.436 f  DATA_IN_reg[4][11]_LDC/Q
                         net (fo=1, routed)           0.189    13.625    DATA_IN_reg[4][11]_LDC_n_0
    SLICE_X136Y30        LUT3 (Prop_lut3_I1_O)        0.043    13.668 f  DATA_IN[4]_inferred_i_53/O
                         net (fo=5, routed)           0.131    13.799    DATA_IN[4]__0[11]
    SLICE_X136Y30        LUT2 (Prop_lut2_I1_O)        0.043    13.842 f  DATA_IN_reg[4][11]_LDC_i_1/O
                         net (fo=2, routed)           0.354    14.196    DATA_IN_reg[4][11]_LDC_i_1_n_0
    SLICE_X136Y30        FDPE                                         f  DATA_IN_reg[4][11]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock user_clk_i rise edge)
                                                     12.800    12.800 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000    12.800 r  aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/aurora_64b66b_0_multi_gt_i/aurora_64b66b_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.234    14.034    aurora_64b66b_rb/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    14.117 r  aurora_64b66b_rb/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           1.347    15.464    aurora_64b66b_rb/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    15.537 r  aurora_64b66b_rb/inst/clock_module_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.431    16.968    aurora_64b66b_rb/inst/clock_module_i/user_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    17.051 r  aurora_64b66b_rb/inst/clock_module_i/user_clk_net_i/O
                         net (fo=14777, routed)       1.451    18.502    user_clk_out
    SLICE_X136Y30        FDPE                                         r  DATA_IN_reg[4][11]_P/C
                         clock pessimism              0.377    18.879    
                         clock uncertainty           -0.069    18.810    
    SLICE_X136Y30        FDPE (Recov_fdpe_C_PRE)     -0.178    18.632    DATA_IN_reg[4][11]_P
  -------------------------------------------------------------------
                         required time                         18.632    
                         arrival time                         -14.196    
  -------------------------------------------------------------------
                         slack                                  4.436    

Slack (MET) :             4.484ns  (required time - arrival time)
  Source:                 aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/core_reset_logic_i/SYSTEM_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by user_clk_i  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            DATA_IN_reg[4][8]_P/PRE
                            (recovery check against rising-edge clock user_clk_i  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.800ns  (user_clk_i rise@12.800ns - user_clk_i rise@0.000ns)
  Data Path Delay:        8.153ns  (logic 0.814ns (9.984%)  route 7.339ns (90.016%))
  Logic Levels:           4  (LDCE=1 LUT2=2 LUT3=1)
  Clock Path Skew:        0.085ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.699ns = ( 18.499 - 12.800 ) 
    Source Clock Delay      (SCD):    5.991ns
    Clock Pessimism Removal (CPR):    0.377ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock user_clk_i rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/aurora_64b66b_0_multi_gt_i/aurora_64b66b_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.298     1.298    aurora_64b66b_rb/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     1.391 r  aurora_64b66b_rb/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           1.505     2.896    aurora_64b66b_rb/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.973 r  aurora_64b66b_rb/inst/clock_module_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.549     4.522    aurora_64b66b_rb/inst/clock_module_i/user_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     4.615 r  aurora_64b66b_rb/inst/clock_module_i/user_clk_net_i/O
                         net (fo=14777, routed)       1.376     5.991    aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/core_reset_logic_i/out
    SLICE_X189Y103       FDRE                                         r  aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/core_reset_logic_i/SYSTEM_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X189Y103       FDRE (Prop_fdre_C_Q)         0.223     6.214 r  aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/core_reset_logic_i/SYSTEM_RESET_reg/Q
                         net (fo=987, routed)         6.165    12.379    sys_reset_out
    SLICE_X135Y28        LUT2 (Prop_lut2_I0_O)        0.043    12.422 r  DATA_IN_reg[4][8]_LDC_i_2/O
                         net (fo=2, routed)           0.310    12.731    DATA_IN_reg[4][8]_LDC_i_2_n_0
    SLICE_X135Y27        LDCE (SetClr_ldce_CLR_Q)     0.462    13.193 f  DATA_IN_reg[4][8]_LDC/Q
                         net (fo=1, routed)           0.351    13.544    DATA_IN_reg[4][8]_LDC_n_0
    SLICE_X135Y28        LUT3 (Prop_lut3_I1_O)        0.043    13.587 f  DATA_IN[4]_inferred_i_56/O
                         net (fo=5, routed)           0.120    13.707    DATA_IN[4]__0[8]
    SLICE_X135Y28        LUT2 (Prop_lut2_I1_O)        0.043    13.750 f  DATA_IN_reg[4][8]_LDC_i_1/O
                         net (fo=2, routed)           0.394    14.144    DATA_IN_reg[4][8]_LDC_i_1_n_0
    SLICE_X135Y28        FDPE                                         f  DATA_IN_reg[4][8]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock user_clk_i rise edge)
                                                     12.800    12.800 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000    12.800 r  aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/aurora_64b66b_0_multi_gt_i/aurora_64b66b_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.234    14.034    aurora_64b66b_rb/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    14.117 r  aurora_64b66b_rb/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           1.347    15.464    aurora_64b66b_rb/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    15.537 r  aurora_64b66b_rb/inst/clock_module_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.431    16.968    aurora_64b66b_rb/inst/clock_module_i/user_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    17.051 r  aurora_64b66b_rb/inst/clock_module_i/user_clk_net_i/O
                         net (fo=14777, routed)       1.448    18.499    user_clk_out
    SLICE_X135Y28        FDPE                                         r  DATA_IN_reg[4][8]_P/C
                         clock pessimism              0.377    18.876    
                         clock uncertainty           -0.069    18.807    
    SLICE_X135Y28        FDPE (Recov_fdpe_C_PRE)     -0.178    18.629    DATA_IN_reg[4][8]_P
  -------------------------------------------------------------------
                         required time                         18.629    
                         arrival time                         -14.144    
  -------------------------------------------------------------------
                         slack                                  4.484    

Slack (MET) :             4.533ns  (required time - arrival time)
  Source:                 aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/core_reset_logic_i/SYSTEM_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by user_clk_i  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            idataInCtrl_reg[2][21]_P/PRE
                            (recovery check against rising-edge clock user_clk_i  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.800ns  (user_clk_i rise@12.800ns - user_clk_i rise@0.000ns)
  Data Path Delay:        8.117ns  (logic 0.814ns (10.028%)  route 7.303ns (89.972%))
  Logic Levels:           4  (LDCE=1 LUT2=2 LUT3=1)
  Clock Path Skew:        0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.712ns = ( 18.512 - 12.800 ) 
    Source Clock Delay      (SCD):    5.991ns
    Clock Pessimism Removal (CPR):    0.377ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock user_clk_i rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/aurora_64b66b_0_multi_gt_i/aurora_64b66b_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.298     1.298    aurora_64b66b_rb/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     1.391 r  aurora_64b66b_rb/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           1.505     2.896    aurora_64b66b_rb/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.973 r  aurora_64b66b_rb/inst/clock_module_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.549     4.522    aurora_64b66b_rb/inst/clock_module_i/user_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     4.615 r  aurora_64b66b_rb/inst/clock_module_i/user_clk_net_i/O
                         net (fo=14777, routed)       1.376     5.991    aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/core_reset_logic_i/out
    SLICE_X189Y103       FDRE                                         r  aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/core_reset_logic_i/SYSTEM_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X189Y103       FDRE (Prop_fdre_C_Q)         0.223     6.214 r  aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/core_reset_logic_i/SYSTEM_RESET_reg/Q
                         net (fo=987, routed)         5.799    12.013    sys_reset_out
    SLICE_X153Y43        LUT2 (Prop_lut2_I0_O)        0.043    12.056 r  idataInCtrl_reg[2][21]_LDC_i_2/O
                         net (fo=2, routed)           0.336    12.392    idataInCtrl_reg[2][21]_LDC_i_2_n_0
    SLICE_X153Y43        LDCE (SetClr_ldce_CLR_Q)     0.462    12.854 f  idataInCtrl_reg[2][21]_LDC/Q
                         net (fo=1, routed)           0.368    13.221    idataInCtrl_reg[2][21]_LDC_n_0
    SLICE_X152Y39        LUT3 (Prop_lut3_I1_O)        0.043    13.264 f  idataInCtrl[2]_inferred_i_11/O
                         net (fo=6, routed)           0.388    13.653    idataInCtrl[2][21]
    SLICE_X153Y43        LUT2 (Prop_lut2_I1_O)        0.043    13.696 f  idataInCtrl_reg[2][21]_LDC_i_1/O
                         net (fo=2, routed)           0.413    14.108    idataInCtrl_reg[2][21]_LDC_i_1_n_0
    SLICE_X151Y43        FDPE                                         f  idataInCtrl_reg[2][21]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock user_clk_i rise edge)
                                                     12.800    12.800 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000    12.800 r  aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/aurora_64b66b_0_multi_gt_i/aurora_64b66b_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.234    14.034    aurora_64b66b_rb/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    14.117 r  aurora_64b66b_rb/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           1.347    15.464    aurora_64b66b_rb/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    15.537 r  aurora_64b66b_rb/inst/clock_module_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.431    16.968    aurora_64b66b_rb/inst/clock_module_i/user_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    17.051 r  aurora_64b66b_rb/inst/clock_module_i/user_clk_net_i/O
                         net (fo=14777, routed)       1.461    18.512    user_clk_out
    SLICE_X151Y43        FDPE                                         r  idataInCtrl_reg[2][21]_P/C
                         clock pessimism              0.377    18.889    
                         clock uncertainty           -0.069    18.820    
    SLICE_X151Y43        FDPE (Recov_fdpe_C_PRE)     -0.178    18.642    idataInCtrl_reg[2][21]_P
  -------------------------------------------------------------------
                         required time                         18.642    
                         arrival time                         -14.108    
  -------------------------------------------------------------------
                         slack                                  4.533    

Slack (MET) :             4.554ns  (required time - arrival time)
  Source:                 aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/core_reset_logic_i/SYSTEM_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by user_clk_i  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            DATA_IN_reg[4][15]_P/PRE
                            (recovery check against rising-edge clock user_clk_i  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.800ns  (user_clk_i rise@12.800ns - user_clk_i rise@0.000ns)
  Data Path Delay:        8.086ns  (logic 0.821ns (10.153%)  route 7.265ns (89.847%))
  Logic Levels:           4  (LDCE=1 LUT2=2 LUT3=1)
  Clock Path Skew:        0.088ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.702ns = ( 18.502 - 12.800 ) 
    Source Clock Delay      (SCD):    5.991ns
    Clock Pessimism Removal (CPR):    0.377ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock user_clk_i rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/aurora_64b66b_0_multi_gt_i/aurora_64b66b_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.298     1.298    aurora_64b66b_rb/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     1.391 r  aurora_64b66b_rb/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           1.505     2.896    aurora_64b66b_rb/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.973 r  aurora_64b66b_rb/inst/clock_module_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.549     4.522    aurora_64b66b_rb/inst/clock_module_i/user_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     4.615 r  aurora_64b66b_rb/inst/clock_module_i/user_clk_net_i/O
                         net (fo=14777, routed)       1.376     5.991    aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/core_reset_logic_i/out
    SLICE_X189Y103       FDRE                                         r  aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/core_reset_logic_i/SYSTEM_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X189Y103       FDRE (Prop_fdre_C_Q)         0.223     6.214 r  aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/core_reset_logic_i/SYSTEM_RESET_reg/Q
                         net (fo=987, routed)         6.197    12.411    sys_reset_out
    SLICE_X138Y31        LUT2 (Prop_lut2_I0_O)        0.043    12.454 r  DATA_IN_reg[4][15]_LDC_i_2/O
                         net (fo=2, routed)           0.216    12.669    DATA_IN_reg[4][15]_LDC_i_2_n_0
    SLICE_X138Y30        LDCE (SetClr_ldce_CLR_Q)     0.469    13.138 f  DATA_IN_reg[4][15]_LDC/Q
                         net (fo=1, routed)           0.244    13.382    DATA_IN_reg[4][15]_LDC_n_0
    SLICE_X138Y31        LUT3 (Prop_lut3_I1_O)        0.043    13.425 f  DATA_IN[4]_inferred_i_49/O
                         net (fo=5, routed)           0.287    13.712    DATA_IN[4]__0[15]
    SLICE_X139Y31        LUT2 (Prop_lut2_I1_O)        0.043    13.755 f  DATA_IN_reg[4][15]_LDC_i_1/O
                         net (fo=2, routed)           0.322    14.077    DATA_IN_reg[4][15]_LDC_i_1_n_0
    SLICE_X139Y30        FDPE                                         f  DATA_IN_reg[4][15]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock user_clk_i rise edge)
                                                     12.800    12.800 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000    12.800 r  aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/aurora_64b66b_0_multi_gt_i/aurora_64b66b_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.234    14.034    aurora_64b66b_rb/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    14.117 r  aurora_64b66b_rb/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           1.347    15.464    aurora_64b66b_rb/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    15.537 r  aurora_64b66b_rb/inst/clock_module_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.431    16.968    aurora_64b66b_rb/inst/clock_module_i/user_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    17.051 r  aurora_64b66b_rb/inst/clock_module_i/user_clk_net_i/O
                         net (fo=14777, routed)       1.451    18.502    user_clk_out
    SLICE_X139Y30        FDPE                                         r  DATA_IN_reg[4][15]_P/C
                         clock pessimism              0.377    18.879    
                         clock uncertainty           -0.069    18.810    
    SLICE_X139Y30        FDPE (Recov_fdpe_C_PRE)     -0.178    18.632    DATA_IN_reg[4][15]_P
  -------------------------------------------------------------------
                         required time                         18.632    
                         arrival time                         -14.077    
  -------------------------------------------------------------------
                         slack                                  4.554    

Slack (MET) :             4.653ns  (required time - arrival time)
  Source:                 aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/core_reset_logic_i/SYSTEM_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by user_clk_i  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            DATA_IN_reg[4][10]_P/PRE
                            (recovery check against rising-edge clock user_clk_i  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.800ns  (user_clk_i rise@12.800ns - user_clk_i rise@0.000ns)
  Data Path Delay:        7.988ns  (logic 0.814ns (10.191%)  route 7.174ns (89.809%))
  Logic Levels:           4  (LDCE=1 LUT2=2 LUT3=1)
  Clock Path Skew:        0.088ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.702ns = ( 18.502 - 12.800 ) 
    Source Clock Delay      (SCD):    5.991ns
    Clock Pessimism Removal (CPR):    0.377ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock user_clk_i rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/aurora_64b66b_0_multi_gt_i/aurora_64b66b_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.298     1.298    aurora_64b66b_rb/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     1.391 r  aurora_64b66b_rb/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           1.505     2.896    aurora_64b66b_rb/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.973 r  aurora_64b66b_rb/inst/clock_module_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.549     4.522    aurora_64b66b_rb/inst/clock_module_i/user_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     4.615 r  aurora_64b66b_rb/inst/clock_module_i/user_clk_net_i/O
                         net (fo=14777, routed)       1.376     5.991    aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/core_reset_logic_i/out
    SLICE_X189Y103       FDRE                                         r  aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/core_reset_logic_i/SYSTEM_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X189Y103       FDRE (Prop_fdre_C_Q)         0.223     6.214 r  aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/core_reset_logic_i/SYSTEM_RESET_reg/Q
                         net (fo=987, routed)         6.327    12.541    sys_reset_out
    SLICE_X136Y31        LUT2 (Prop_lut2_I0_O)        0.043    12.584 r  DATA_IN_reg[4][10]_LDC_i_2/O
                         net (fo=2, routed)           0.213    12.797    DATA_IN_reg[4][10]_LDC_i_2_n_0
    SLICE_X135Y31        LDCE (SetClr_ldce_CLR_Q)     0.462    13.259 f  DATA_IN_reg[4][10]_LDC/Q
                         net (fo=1, routed)           0.190    13.449    DATA_IN_reg[4][10]_LDC_n_0
    SLICE_X136Y31        LUT3 (Prop_lut3_I1_O)        0.043    13.492 f  DATA_IN[4]_inferred_i_54/O
                         net (fo=5, routed)           0.203    13.694    DATA_IN[4]__0[10]
    SLICE_X137Y31        LUT2 (Prop_lut2_I1_O)        0.043    13.737 f  DATA_IN_reg[4][10]_LDC_i_1/O
                         net (fo=2, routed)           0.241    13.979    DATA_IN_reg[4][10]_LDC_i_1_n_0
    SLICE_X137Y31        FDPE                                         f  DATA_IN_reg[4][10]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock user_clk_i rise edge)
                                                     12.800    12.800 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000    12.800 r  aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/aurora_64b66b_0_multi_gt_i/aurora_64b66b_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.234    14.034    aurora_64b66b_rb/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    14.117 r  aurora_64b66b_rb/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           1.347    15.464    aurora_64b66b_rb/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    15.537 r  aurora_64b66b_rb/inst/clock_module_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.431    16.968    aurora_64b66b_rb/inst/clock_module_i/user_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    17.051 r  aurora_64b66b_rb/inst/clock_module_i/user_clk_net_i/O
                         net (fo=14777, routed)       1.451    18.502    user_clk_out
    SLICE_X137Y31        FDPE                                         r  DATA_IN_reg[4][10]_P/C
                         clock pessimism              0.377    18.879    
                         clock uncertainty           -0.069    18.810    
    SLICE_X137Y31        FDPE (Recov_fdpe_C_PRE)     -0.178    18.632    DATA_IN_reg[4][10]_P
  -------------------------------------------------------------------
                         required time                         18.632    
                         arrival time                         -13.979    
  -------------------------------------------------------------------
                         slack                                  4.653    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.245ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by user_clk_i  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/CLR
                            (removal check against rising-edge clock user_clk_i  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (user_clk_i rise@0.000ns - user_clk_i rise@0.000ns)
  Data Path Delay:        0.208ns  (logic 0.100ns (48.147%)  route 0.108ns (51.853%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.157ns
    Source Clock Delay      (SCD):    2.603ns
    Clock Pessimism Removal (CPR):    0.522ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock user_clk_i rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/aurora_64b66b_0_multi_gt_i/aurora_64b66b_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.574     0.574    aurora_64b66b_rb/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.600 r  aurora_64b66b_rb/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           0.655     1.255    aurora_64b66b_rb/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.305 r  aurora_64b66b_rb/inst/clock_module_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.619     1.924    aurora_64b66b_rb/inst/clock_module_i/user_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.950 r  aurora_64b66b_rb/inst/clock_module_i/user_clk_net_i/O
                         net (fo=14777, routed)       0.653     2.603    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X165Y91        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X165Y91        FDPE (Prop_fdpe_C_Q)         0.100     2.703 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.108     2.811    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X163Y91        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock user_clk_i rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/aurora_64b66b_0_multi_gt_i/aurora_64b66b_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.615     0.615    aurora_64b66b_rb/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     0.645 r  aurora_64b66b_rb/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           0.867     1.512    aurora_64b66b_rb/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.565 r  aurora_64b66b_rb/inst/clock_module_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.689     2.254    aurora_64b66b_rb/inst/clock_module_i/user_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.284 r  aurora_64b66b_rb/inst/clock_module_i/user_clk_net_i/O
                         net (fo=14777, routed)       0.873     3.157    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X163Y91        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/C
                         clock pessimism             -0.522     2.635    
    SLICE_X163Y91        FDCE (Remov_fdce_C_CLR)     -0.069     2.566    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.566    
                         arrival time                           2.811    
  -------------------------------------------------------------------
                         slack                                  0.245    

Slack (MET) :             0.245ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by user_clk_i  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/CLR
                            (removal check against rising-edge clock user_clk_i  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (user_clk_i rise@0.000ns - user_clk_i rise@0.000ns)
  Data Path Delay:        0.208ns  (logic 0.100ns (48.147%)  route 0.108ns (51.853%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.157ns
    Source Clock Delay      (SCD):    2.603ns
    Clock Pessimism Removal (CPR):    0.522ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock user_clk_i rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/aurora_64b66b_0_multi_gt_i/aurora_64b66b_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.574     0.574    aurora_64b66b_rb/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.600 r  aurora_64b66b_rb/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           0.655     1.255    aurora_64b66b_rb/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.305 r  aurora_64b66b_rb/inst/clock_module_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.619     1.924    aurora_64b66b_rb/inst/clock_module_i/user_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.950 r  aurora_64b66b_rb/inst/clock_module_i/user_clk_net_i/O
                         net (fo=14777, routed)       0.653     2.603    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X165Y91        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X165Y91        FDPE (Prop_fdpe_C_Q)         0.100     2.703 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.108     2.811    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X163Y91        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock user_clk_i rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/aurora_64b66b_0_multi_gt_i/aurora_64b66b_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.615     0.615    aurora_64b66b_rb/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     0.645 r  aurora_64b66b_rb/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           0.867     1.512    aurora_64b66b_rb/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.565 r  aurora_64b66b_rb/inst/clock_module_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.689     2.254    aurora_64b66b_rb/inst/clock_module_i/user_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.284 r  aurora_64b66b_rb/inst/clock_module_i/user_clk_net_i/O
                         net (fo=14777, routed)       0.873     3.157    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X163Y91        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/C
                         clock pessimism             -0.522     2.635    
    SLICE_X163Y91        FDCE (Remov_fdce_C_CLR)     -0.069     2.566    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.566    
                         arrival time                           2.811    
  -------------------------------------------------------------------
                         slack                                  0.245    

Slack (MET) :             0.245ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by user_clk_i  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/CLR
                            (removal check against rising-edge clock user_clk_i  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (user_clk_i rise@0.000ns - user_clk_i rise@0.000ns)
  Data Path Delay:        0.208ns  (logic 0.100ns (48.147%)  route 0.108ns (51.853%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.157ns
    Source Clock Delay      (SCD):    2.603ns
    Clock Pessimism Removal (CPR):    0.522ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock user_clk_i rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/aurora_64b66b_0_multi_gt_i/aurora_64b66b_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.574     0.574    aurora_64b66b_rb/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.600 r  aurora_64b66b_rb/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           0.655     1.255    aurora_64b66b_rb/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.305 r  aurora_64b66b_rb/inst/clock_module_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.619     1.924    aurora_64b66b_rb/inst/clock_module_i/user_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.950 r  aurora_64b66b_rb/inst/clock_module_i/user_clk_net_i/O
                         net (fo=14777, routed)       0.653     2.603    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X165Y91        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X165Y91        FDPE (Prop_fdpe_C_Q)         0.100     2.703 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.108     2.811    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X163Y91        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock user_clk_i rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/aurora_64b66b_0_multi_gt_i/aurora_64b66b_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.615     0.615    aurora_64b66b_rb/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     0.645 r  aurora_64b66b_rb/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           0.867     1.512    aurora_64b66b_rb/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.565 r  aurora_64b66b_rb/inst/clock_module_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.689     2.254    aurora_64b66b_rb/inst/clock_module_i/user_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.284 r  aurora_64b66b_rb/inst/clock_module_i/user_clk_net_i/O
                         net (fo=14777, routed)       0.873     3.157    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X163Y91        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
                         clock pessimism             -0.522     2.635    
    SLICE_X163Y91        FDCE (Remov_fdce_C_CLR)     -0.069     2.566    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.566    
                         arrival time                           2.811    
  -------------------------------------------------------------------
                         slack                                  0.245    

Slack (MET) :             0.245ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by user_clk_i  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/CLR
                            (removal check against rising-edge clock user_clk_i  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (user_clk_i rise@0.000ns - user_clk_i rise@0.000ns)
  Data Path Delay:        0.208ns  (logic 0.100ns (48.147%)  route 0.108ns (51.853%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.157ns
    Source Clock Delay      (SCD):    2.603ns
    Clock Pessimism Removal (CPR):    0.522ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock user_clk_i rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/aurora_64b66b_0_multi_gt_i/aurora_64b66b_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.574     0.574    aurora_64b66b_rb/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.600 r  aurora_64b66b_rb/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           0.655     1.255    aurora_64b66b_rb/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.305 r  aurora_64b66b_rb/inst/clock_module_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.619     1.924    aurora_64b66b_rb/inst/clock_module_i/user_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.950 r  aurora_64b66b_rb/inst/clock_module_i/user_clk_net_i/O
                         net (fo=14777, routed)       0.653     2.603    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X165Y91        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X165Y91        FDPE (Prop_fdpe_C_Q)         0.100     2.703 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.108     2.811    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X163Y91        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock user_clk_i rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/aurora_64b66b_0_multi_gt_i/aurora_64b66b_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.615     0.615    aurora_64b66b_rb/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     0.645 r  aurora_64b66b_rb/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           0.867     1.512    aurora_64b66b_rb/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.565 r  aurora_64b66b_rb/inst/clock_module_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.689     2.254    aurora_64b66b_rb/inst/clock_module_i/user_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.284 r  aurora_64b66b_rb/inst/clock_module_i/user_clk_net_i/O
                         net (fo=14777, routed)       0.873     3.157    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X163Y91        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
                         clock pessimism             -0.522     2.635    
    SLICE_X163Y91        FDCE (Remov_fdce_C_CLR)     -0.069     2.566    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.566    
                         arrival time                           2.811    
  -------------------------------------------------------------------
                         slack                                  0.245    

Slack (MET) :             0.245ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by user_clk_i  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/CLR
                            (removal check against rising-edge clock user_clk_i  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (user_clk_i rise@0.000ns - user_clk_i rise@0.000ns)
  Data Path Delay:        0.208ns  (logic 0.100ns (48.147%)  route 0.108ns (51.853%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.157ns
    Source Clock Delay      (SCD):    2.603ns
    Clock Pessimism Removal (CPR):    0.522ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock user_clk_i rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/aurora_64b66b_0_multi_gt_i/aurora_64b66b_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.574     0.574    aurora_64b66b_rb/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.600 r  aurora_64b66b_rb/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           0.655     1.255    aurora_64b66b_rb/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.305 r  aurora_64b66b_rb/inst/clock_module_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.619     1.924    aurora_64b66b_rb/inst/clock_module_i/user_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.950 r  aurora_64b66b_rb/inst/clock_module_i/user_clk_net_i/O
                         net (fo=14777, routed)       0.653     2.603    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X165Y91        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X165Y91        FDPE (Prop_fdpe_C_Q)         0.100     2.703 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.108     2.811    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X163Y91        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock user_clk_i rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/aurora_64b66b_0_multi_gt_i/aurora_64b66b_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.615     0.615    aurora_64b66b_rb/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     0.645 r  aurora_64b66b_rb/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           0.867     1.512    aurora_64b66b_rb/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.565 r  aurora_64b66b_rb/inst/clock_module_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.689     2.254    aurora_64b66b_rb/inst/clock_module_i/user_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.284 r  aurora_64b66b_rb/inst/clock_module_i/user_clk_net_i/O
                         net (fo=14777, routed)       0.873     3.157    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X163Y91        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
                         clock pessimism             -0.522     2.635    
    SLICE_X163Y91        FDCE (Remov_fdce_C_CLR)     -0.069     2.566    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.566    
                         arrival time                           2.811    
  -------------------------------------------------------------------
                         slack                                  0.245    

Slack (MET) :             0.245ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by user_clk_i  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/CLR
                            (removal check against rising-edge clock user_clk_i  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (user_clk_i rise@0.000ns - user_clk_i rise@0.000ns)
  Data Path Delay:        0.208ns  (logic 0.100ns (48.147%)  route 0.108ns (51.853%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.157ns
    Source Clock Delay      (SCD):    2.603ns
    Clock Pessimism Removal (CPR):    0.522ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock user_clk_i rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/aurora_64b66b_0_multi_gt_i/aurora_64b66b_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.574     0.574    aurora_64b66b_rb/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.600 r  aurora_64b66b_rb/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           0.655     1.255    aurora_64b66b_rb/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.305 r  aurora_64b66b_rb/inst/clock_module_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.619     1.924    aurora_64b66b_rb/inst/clock_module_i/user_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.950 r  aurora_64b66b_rb/inst/clock_module_i/user_clk_net_i/O
                         net (fo=14777, routed)       0.653     2.603    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X165Y91        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X165Y91        FDPE (Prop_fdpe_C_Q)         0.100     2.703 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.108     2.811    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X163Y91        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock user_clk_i rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/aurora_64b66b_0_multi_gt_i/aurora_64b66b_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.615     0.615    aurora_64b66b_rb/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     0.645 r  aurora_64b66b_rb/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           0.867     1.512    aurora_64b66b_rb/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.565 r  aurora_64b66b_rb/inst/clock_module_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.689     2.254    aurora_64b66b_rb/inst/clock_module_i/user_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.284 r  aurora_64b66b_rb/inst/clock_module_i/user_clk_net_i/O
                         net (fo=14777, routed)       0.873     3.157    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X163Y91        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/C
                         clock pessimism             -0.522     2.635    
    SLICE_X163Y91        FDCE (Remov_fdce_C_CLR)     -0.069     2.566    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.566    
                         arrival time                           2.811    
  -------------------------------------------------------------------
                         slack                                  0.245    

Slack (MET) :             0.245ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by user_clk_i  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]/CLR
                            (removal check against rising-edge clock user_clk_i  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (user_clk_i rise@0.000ns - user_clk_i rise@0.000ns)
  Data Path Delay:        0.208ns  (logic 0.100ns (48.147%)  route 0.108ns (51.853%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.157ns
    Source Clock Delay      (SCD):    2.603ns
    Clock Pessimism Removal (CPR):    0.522ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock user_clk_i rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/aurora_64b66b_0_multi_gt_i/aurora_64b66b_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.574     0.574    aurora_64b66b_rb/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.600 r  aurora_64b66b_rb/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           0.655     1.255    aurora_64b66b_rb/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.305 r  aurora_64b66b_rb/inst/clock_module_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.619     1.924    aurora_64b66b_rb/inst/clock_module_i/user_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.950 r  aurora_64b66b_rb/inst/clock_module_i/user_clk_net_i/O
                         net (fo=14777, routed)       0.653     2.603    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X165Y91        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X165Y91        FDPE (Prop_fdpe_C_Q)         0.100     2.703 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.108     2.811    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X163Y91        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock user_clk_i rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/aurora_64b66b_0_multi_gt_i/aurora_64b66b_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.615     0.615    aurora_64b66b_rb/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     0.645 r  aurora_64b66b_rb/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           0.867     1.512    aurora_64b66b_rb/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.565 r  aurora_64b66b_rb/inst/clock_module_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.689     2.254    aurora_64b66b_rb/inst/clock_module_i/user_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.284 r  aurora_64b66b_rb/inst/clock_module_i/user_clk_net_i/O
                         net (fo=14777, routed)       0.873     3.157    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X163Y91        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]/C
                         clock pessimism             -0.522     2.635    
    SLICE_X163Y91        FDCE (Remov_fdce_C_CLR)     -0.069     2.566    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.566    
                         arrival time                           2.811    
  -------------------------------------------------------------------
                         slack                                  0.245    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by user_clk_i  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/CLR
                            (removal check against rising-edge clock user_clk_i  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (user_clk_i rise@0.000ns - user_clk_i rise@0.000ns)
  Data Path Delay:        0.250ns  (logic 0.100ns (40.040%)  route 0.150ns (59.960%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.157ns
    Source Clock Delay      (SCD):    2.603ns
    Clock Pessimism Removal (CPR):    0.522ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock user_clk_i rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/aurora_64b66b_0_multi_gt_i/aurora_64b66b_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.574     0.574    aurora_64b66b_rb/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.600 r  aurora_64b66b_rb/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           0.655     1.255    aurora_64b66b_rb/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.305 r  aurora_64b66b_rb/inst/clock_module_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.619     1.924    aurora_64b66b_rb/inst/clock_module_i/user_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.950 r  aurora_64b66b_rb/inst/clock_module_i/user_clk_net_i/O
                         net (fo=14777, routed)       0.653     2.603    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X165Y91        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X165Y91        FDPE (Prop_fdpe_C_Q)         0.100     2.703 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.150     2.853    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X162Y92        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock user_clk_i rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/aurora_64b66b_0_multi_gt_i/aurora_64b66b_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.615     0.615    aurora_64b66b_rb/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     0.645 r  aurora_64b66b_rb/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           0.867     1.512    aurora_64b66b_rb/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.565 r  aurora_64b66b_rb/inst/clock_module_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.689     2.254    aurora_64b66b_rb/inst/clock_module_i/user_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.284 r  aurora_64b66b_rb/inst/clock_module_i/user_clk_net_i/O
                         net (fo=14777, routed)       0.873     3.157    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X162Y92        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/C
                         clock pessimism             -0.522     2.635    
    SLICE_X162Y92        FDCE (Remov_fdce_C_CLR)     -0.050     2.585    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.585    
                         arrival time                           2.853    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by user_clk_i  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/CLR
                            (removal check against rising-edge clock user_clk_i  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (user_clk_i rise@0.000ns - user_clk_i rise@0.000ns)
  Data Path Delay:        0.250ns  (logic 0.100ns (40.040%)  route 0.150ns (59.960%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.157ns
    Source Clock Delay      (SCD):    2.603ns
    Clock Pessimism Removal (CPR):    0.522ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock user_clk_i rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/aurora_64b66b_0_multi_gt_i/aurora_64b66b_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.574     0.574    aurora_64b66b_rb/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.600 r  aurora_64b66b_rb/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           0.655     1.255    aurora_64b66b_rb/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.305 r  aurora_64b66b_rb/inst/clock_module_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.619     1.924    aurora_64b66b_rb/inst/clock_module_i/user_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.950 r  aurora_64b66b_rb/inst/clock_module_i/user_clk_net_i/O
                         net (fo=14777, routed)       0.653     2.603    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X165Y91        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X165Y91        FDPE (Prop_fdpe_C_Q)         0.100     2.703 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.150     2.853    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X162Y92        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock user_clk_i rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/aurora_64b66b_0_multi_gt_i/aurora_64b66b_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.615     0.615    aurora_64b66b_rb/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     0.645 r  aurora_64b66b_rb/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           0.867     1.512    aurora_64b66b_rb/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.565 r  aurora_64b66b_rb/inst/clock_module_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.689     2.254    aurora_64b66b_rb/inst/clock_module_i/user_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.284 r  aurora_64b66b_rb/inst/clock_module_i/user_clk_net_i/O
                         net (fo=14777, routed)       0.873     3.157    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X162Y92        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
                         clock pessimism             -0.522     2.635    
    SLICE_X162Y92        FDCE (Remov_fdce_C_CLR)     -0.050     2.585    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.585    
                         arrival time                           2.853    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by user_clk_i  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/CLR
                            (removal check against rising-edge clock user_clk_i  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (user_clk_i rise@0.000ns - user_clk_i rise@0.000ns)
  Data Path Delay:        0.250ns  (logic 0.100ns (40.040%)  route 0.150ns (59.960%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.157ns
    Source Clock Delay      (SCD):    2.603ns
    Clock Pessimism Removal (CPR):    0.522ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock user_clk_i rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/aurora_64b66b_0_multi_gt_i/aurora_64b66b_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.574     0.574    aurora_64b66b_rb/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.600 r  aurora_64b66b_rb/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           0.655     1.255    aurora_64b66b_rb/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.305 r  aurora_64b66b_rb/inst/clock_module_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.619     1.924    aurora_64b66b_rb/inst/clock_module_i/user_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.950 r  aurora_64b66b_rb/inst/clock_module_i/user_clk_net_i/O
                         net (fo=14777, routed)       0.653     2.603    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X165Y91        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X165Y91        FDPE (Prop_fdpe_C_Q)         0.100     2.703 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.150     2.853    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X162Y92        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock user_clk_i rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/aurora_64b66b_0_multi_gt_i/aurora_64b66b_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.615     0.615    aurora_64b66b_rb/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     0.645 r  aurora_64b66b_rb/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           0.867     1.512    aurora_64b66b_rb/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.565 r  aurora_64b66b_rb/inst/clock_module_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.689     2.254    aurora_64b66b_rb/inst/clock_module_i/user_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.284 r  aurora_64b66b_rb/inst/clock_module_i/user_clk_net_i/O
                         net (fo=14777, routed)       0.873     3.157    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X162Y92        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/C
                         clock pessimism             -0.522     2.635    
    SLICE_X162Y92        FDCE (Remov_fdce_C_CLR)     -0.050     2.585    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.585    
                         arrival time                           2.853    
  -------------------------------------------------------------------
                         slack                                  0.268    





