
*** Running vivado
    with args -log top_block_RESET_INST_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source top_block_RESET_INST_0_0.tcl


****** Vivado v2022.2 (64-bit)
  **** SW Build 3671981 on Fri Oct 14 04:59:54 MDT 2022
  **** IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source top_block_RESET_INST_0_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2022.2/data/ip'.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: top_block_RESET_INST_0_0
Command: synth_design -top top_block_RESET_INST_0_0 -part xcau15p-sbvb484-1-i -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xcau15p'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xcau15p'
INFO: [Device 21-403] Loading part xcau15p-sbvb484-1-i
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 4180898
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [/opt/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
INFO: [Synth 8-11241] undeclared symbol 'clk125MHz', assumed default net type 'wire' [/home/nagafusa/work/spadi/Fakernet/SAMIDARE/samidare.srcs/sources_1/new/RESET_INST.v:35]
INFO: [Synth 8-11241] undeclared symbol 'o_reset_pulse', assumed default net type 'wire' [/home/nagafusa/work/spadi/Fakernet/SAMIDARE/samidare.srcs/sources_1/new/RESET_INST.v:44]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2148.594 ; gain = 365.727 ; free physical = 26107 ; free virtual = 48013
Synthesis current peak Physical Memory [PSS] (MB): peak = 1432.671; parent = 1272.628; children = 160.043
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3121.070; parent = 2152.566; children = 968.504
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top_block_RESET_INST_0_0' [/home/nagafusa/work/spadi/Fakernet/SAMIDARE/samidare.gen/sources_1/bd/top_block/ip/top_block_RESET_INST_0_0/synth/top_block_RESET_INST_0_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'RESET_INST' [/home/nagafusa/work/spadi/Fakernet/SAMIDARE/samidare.srcs/sources_1/new/RESET_INST.v:23]
INFO: [Synth 8-6157] synthesizing module 'FDS' [/opt/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:38831]
INFO: [Synth 8-6155] done synthesizing module 'FDS' (0#1) [/opt/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:38831]
INFO: [Synth 8-6157] synthesizing module 'FD' [/opt/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:38467]
INFO: [Synth 8-6155] done synthesizing module 'FD' (0#1) [/opt/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:38467]
INFO: [Synth 8-6155] done synthesizing module 'RESET_INST' (0#1) [/home/nagafusa/work/spadi/Fakernet/SAMIDARE/samidare.srcs/sources_1/new/RESET_INST.v:23]
INFO: [Synth 8-6155] done synthesizing module 'top_block_RESET_INST_0_0' (0#1) [/home/nagafusa/work/spadi/Fakernet/SAMIDARE/samidare.gen/sources_1/bd/top_block/ip/top_block_RESET_INST_0_0/synth/top_block_RESET_INST_0_0.v:53]
WARNING: [Synth 8-3848] Net clk125MHz in module/entity RESET_INST does not have driver. [/home/nagafusa/work/spadi/Fakernet/SAMIDARE/samidare.srcs/sources_1/new/RESET_INST.v:35]
WARNING: [Synth 8-3848] Net clk125MHz in module/entity RESET_INST does not have driver. [/home/nagafusa/work/spadi/Fakernet/SAMIDARE/samidare.srcs/sources_1/new/RESET_INST.v:35]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2219.531 ; gain = 436.664 ; free physical = 26195 ; free virtual = 48102
Synthesis current peak Physical Memory [PSS] (MB): peak = 1432.671; parent = 1272.628; children = 160.043
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3188.039; parent = 2219.535; children = 968.504
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 2237.344 ; gain = 454.477 ; free physical = 26197 ; free virtual = 48103
Synthesis current peak Physical Memory [PSS] (MB): peak = 1432.671; parent = 1272.628; children = 160.043
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3205.852; parent = 2237.348; children = 968.504
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 2237.344 ; gain = 454.477 ; free physical = 26197 ; free virtual = 48103
Synthesis current peak Physical Memory [PSS] (MB): peak = 1432.671; parent = 1272.628; children = 160.043
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3205.852; parent = 2237.348; children = 968.504
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2243.281 ; gain = 0.000 ; free physical = 26192 ; free virtual = 48099
INFO: [Netlist 29-17] Analyzing 5 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2350.281 ; gain = 0.000 ; free physical = 26168 ; free virtual = 48074
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 5 instances were transformed.
  FD => FDRE: 4 instances
  FDS => FDSE: 1 instance 

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2369.094 ; gain = 18.812 ; free physical = 26168 ; free virtual = 48074
INFO: [Designutils 20-5008] Incremental synthesis strategy off
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [/opt/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 2369.094 ; gain = 586.227 ; free physical = 26175 ; free virtual = 48082
Synthesis current peak Physical Memory [PSS] (MB): peak = 1432.671; parent = 1272.628; children = 160.043
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3305.586; parent = 2337.082; children = 968.504
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xcau15p-sbvb484-1-i
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 2369.094 ; gain = 586.227 ; free physical = 26175 ; free virtual = 48082
Synthesis current peak Physical Memory [PSS] (MB): peak = 1432.671; parent = 1272.628; children = 160.043
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3305.586; parent = 2337.082; children = 968.504
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 2369.094 ; gain = 586.227 ; free physical = 26177 ; free virtual = 48083
Synthesis current peak Physical Memory [PSS] (MB): peak = 1432.671; parent = 1272.628; children = 160.043
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3305.586; parent = 2337.082; children = 968.504
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 2369.094 ; gain = 586.227 ; free physical = 26170 ; free virtual = 48078
Synthesis current peak Physical Memory [PSS] (MB): peak = 1432.671; parent = 1272.628; children = 160.043
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3305.586; parent = 2337.082; children = 968.504
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 7     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 576 (col length:72)
BRAMs: 288 (col length: RAMB18 72 RAMB36 36)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2369.094 ; gain = 586.227 ; free physical = 26156 ; free virtual = 48067
Synthesis current peak Physical Memory [PSS] (MB): peak = 1432.671; parent = 1272.628; children = 160.043
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3305.586; parent = 2337.082; children = 968.504
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 2415.836 ; gain = 632.969 ; free physical = 25931 ; free virtual = 47842
Synthesis current peak Physical Memory [PSS] (MB): peak = 1619.882; parent = 1460.163; children = 160.043
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3384.344; parent = 2415.840; children = 968.504
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 2415.836 ; gain = 632.969 ; free physical = 25931 ; free virtual = 47842
Synthesis current peak Physical Memory [PSS] (MB): peak = 1619.890; parent = 1460.171; children = 160.043
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3384.344; parent = 2415.840; children = 968.504
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-3332] Sequential element (inst/SFP_FDS) is unused and will be removed from module top_block_RESET_INST_0_0.
INFO: [Synth 8-3332] Sequential element (inst/SFP_FD0) is unused and will be removed from module top_block_RESET_INST_0_0.
INFO: [Synth 8-3332] Sequential element (inst/SFP_FD1) is unused and will be removed from module top_block_RESET_INST_0_0.
INFO: [Synth 8-3332] Sequential element (inst/SFP_FD2) is unused and will be removed from module top_block_RESET_INST_0_0.
INFO: [Synth 8-3332] Sequential element (inst/SFP_FD3) is unused and will be removed from module top_block_RESET_INST_0_0.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 2434.867 ; gain = 652.000 ; free physical = 25930 ; free virtual = 47841
Synthesis current peak Physical Memory [PSS] (MB): peak = 1620.237; parent = 1460.519; children = 160.043
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3403.375; parent = 2434.871; children = 968.504
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 2434.867 ; gain = 652.000 ; free physical = 25930 ; free virtual = 47841
Synthesis current peak Physical Memory [PSS] (MB): peak = 1620.413; parent = 1460.694; children = 160.043
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3403.375; parent = 2434.871; children = 968.504
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 2434.867 ; gain = 652.000 ; free physical = 25930 ; free virtual = 47841
Synthesis current peak Physical Memory [PSS] (MB): peak = 1620.429; parent = 1460.710; children = 160.043
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3403.375; parent = 2434.871; children = 968.504
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 2434.867 ; gain = 652.000 ; free physical = 25930 ; free virtual = 47841
Synthesis current peak Physical Memory [PSS] (MB): peak = 1620.448; parent = 1460.729; children = 160.043
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3403.375; parent = 2434.871; children = 968.504
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 2434.867 ; gain = 652.000 ; free physical = 25930 ; free virtual = 47841
Synthesis current peak Physical Memory [PSS] (MB): peak = 1620.448; parent = 1460.729; children = 160.043
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3403.375; parent = 2434.871; children = 968.504
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 2434.867 ; gain = 652.000 ; free physical = 25930 ; free virtual = 47841
Synthesis current peak Physical Memory [PSS] (MB): peak = 1620.448; parent = 1460.729; children = 160.043
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3403.375; parent = 2434.871; children = 968.504
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 2434.867 ; gain = 652.000 ; free physical = 25930 ; free virtual = 47841
Synthesis current peak Physical Memory [PSS] (MB): peak = 1620.464; parent = 1460.745; children = 160.043
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3403.375; parent = 2434.871; children = 968.504
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |FDRE |     2|
+------+-----+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 2434.867 ; gain = 652.000 ; free physical = 25930 ; free virtual = 47841
Synthesis current peak Physical Memory [PSS] (MB): peak = 1620.495; parent = 1460.776; children = 160.043
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3403.375; parent = 2434.871; children = 968.504
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 2434.867 ; gain = 520.250 ; free physical = 25945 ; free virtual = 47856
Synthesis Optimization Complete : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 2434.875 ; gain = 652.000 ; free physical = 25945 ; free virtual = 47856
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2434.875 ; gain = 0.000 ; free physical = 25938 ; free virtual = 47849
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2461.648 ; gain = 0.000 ; free physical = 26012 ; free virtual = 47923
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: 795ad776
INFO: [Common 17-83] Releasing license: Synthesis
37 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2461.648 ; gain = 1167.660 ; free physical = 26227 ; free virtual = 48138
INFO: [Common 17-1381] The checkpoint '/home/nagafusa/work/spadi/Fakernet/SAMIDARE/samidare.runs/top_block_RESET_INST_0_0_synth_1/top_block_RESET_INST_0_0.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP top_block_RESET_INST_0_0, cache-ID = c910d02a7f817965
INFO: [Common 17-1381] The checkpoint '/home/nagafusa/work/spadi/Fakernet/SAMIDARE/samidare.runs/top_block_RESET_INST_0_0_synth_1/top_block_RESET_INST_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file top_block_RESET_INST_0_0_utilization_synth.rpt -pb top_block_RESET_INST_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Jul  4 14:54:44 2024...
