// Mem file initialization records.
//
// SW Build 3526262 on Mon Apr 18 15:47:01 MDT 2022
// Vivado v2022.1 (64-bit)
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Created on Saturday November 16, 2024 - 12:59:38 am, from:
//
//     Map file     - /home/parallels/A7T100_Vivado/A7T100_Vivado.gen/sources_1/bd/Ece253_BlockDesign/Ece253_BlockDesign.bmm
//     Data file(s) - /home/parallels/A7T100_Vivado/A7T100_Vivado.gen/sources_1/bd/Ece253_BlockDesign/ip/Ece253_BlockDesign_microblaze_0_0/data/mb_bootloop_le.elf
//
// Address space 'Ece253_BlockDesign_i_microblaze_0.Ece253_BlockDesign_i_microblaze_0_local_memory_lmb_bram_ADDR_SPACE', bit lane [31:0].
//
// Bus width = 32 bits, number of bus blocks = 1.

@00000000
    B8000000
