

================================================================
== Vivado HLS Report for 'image_filter'
================================================================
* Date:           Fri Dec 13 11:11:28 2019

* Version:        2017.4 (Build 2086221 on Fri Dec 15 21:13:33 MST 2017)
* Project:        sobel_1212
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      8.75|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+----------+
    |  Latency  |  Interval | Pipeline |
    | min | max | min | max |   Type   |
    +-----+-----+-----+-----+----------+
    |    ?|    ?|    ?|    ?| dataflow |
    +-----+-----+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 14
* Pipeline : 0
* Dataflow Pipeline: 1
  DF-Pipeline-0: Size = 14, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 }

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
	13  / true
13 --> 
	14  / true
14 --> 

* FSM state operations: 

 <State 1> : 4.63ns
ST_1 : Operation 15 [1/1] (1.00ns)   --->   "%out_V_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %out_V)"   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 16 [1/1] (1.00ns)   --->   "%in_V_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %in_V)"   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%out_V_c = alloca i32, align 4"   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.59> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 6> <FIFO>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%in_stream_V_V = alloca i32, align 4" [sobel_1212/core.cpp:21]   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.59> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 6> <FIFO>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%gray_stream_V_V = alloca i8, align 1" [sobel_1212/core.cpp:23]   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.59> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 6> <FIFO>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%gaussian_stream_x_V_s = alloca i8, align 1" [sobel_1212/core.cpp:25]   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.59> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 6> <FIFO>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%gaussian_stream_y_V_s = alloca i8, align 1" [sobel_1212/core.cpp:26]   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.59> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 6> <FIFO>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%sobel_stream_x_V_V = alloca i8, align 1" [sobel_1212/core.cpp:28]   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.59> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 6> <FIFO>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%sobel_stream_y_V_V = alloca i8, align 1" [sobel_1212/core.cpp:29]   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.59> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 6> <FIFO>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%addWeight_stream_V_V = alloca i8, align 1" [sobel_1212/core.cpp:31]   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.59> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 6> <FIFO>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%out_stream_V_V = alloca i32, align 4" [sobel_1212/core.cpp:33]   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.59> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 6> <FIFO>
ST_1 : Operation 26 [2/2] (3.63ns)   --->   "call fastcc void @Mem2Stream_Batch9(i32* %hostmem_1, i32 %in_V_read, i32* %in_stream_V_V, i32 %out_V_read, i32* %out_V_c)"   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

 <State 2> : 0.00ns
ST_2 : Operation 27 [1/2] (0.00ns)   --->   "call fastcc void @Mem2Stream_Batch9(i32* %hostmem_1, i32 %in_V_read, i32* %in_stream_V_V, i32 %out_V_read, i32* %out_V_c)"   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

 <State 3> : 0.00ns
ST_3 : Operation 28 [2/2] (0.00ns)   --->   "call fastcc void @bgr2gray(i32* %in_stream_V_V, i8* %gray_stream_V_V)" [sobel_1212/core.cpp:49]   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

 <State 4> : 0.00ns
ST_4 : Operation 29 [1/2] (0.00ns)   --->   "call fastcc void @bgr2gray(i32* %in_stream_V_V, i8* %gray_stream_V_V)" [sobel_1212/core.cpp:49]   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

 <State 5> : 0.00ns
ST_5 : Operation 30 [2/2] (0.00ns)   --->   "call fastcc void @gaussianBlur(i8* %gray_stream_V_V, i8* %gaussian_stream_x_V_s, i8* %gaussian_stream_y_V_s)" [sobel_1212/core.cpp:52]   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

 <State 6> : 0.00ns
ST_6 : Operation 31 [1/2] (0.00ns)   --->   "call fastcc void @gaussianBlur(i8* %gray_stream_V_V, i8* %gaussian_stream_x_V_s, i8* %gaussian_stream_y_V_s)" [sobel_1212/core.cpp:52]   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

 <State 7> : 0.00ns
ST_7 : Operation 32 [2/2] (0.00ns)   --->   "call fastcc void @sobel_x(i8* %gaussian_stream_x_V_s, i8* %sobel_stream_x_V_V)" [sobel_1212/core.cpp:54]   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 33 [2/2] (0.00ns)   --->   "call fastcc void @sobel_y(i8* %gaussian_stream_y_V_s, i8* %sobel_stream_y_V_V)" [sobel_1212/core.cpp:55]   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

 <State 8> : 0.00ns
ST_8 : Operation 34 [1/2] (0.00ns)   --->   "call fastcc void @sobel_x(i8* %gaussian_stream_x_V_s, i8* %sobel_stream_x_V_V)" [sobel_1212/core.cpp:54]   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 35 [1/2] (0.00ns)   --->   "call fastcc void @sobel_y(i8* %gaussian_stream_y_V_s, i8* %sobel_stream_y_V_V)" [sobel_1212/core.cpp:55]   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

 <State 9> : 0.00ns
ST_9 : Operation 36 [2/2] (0.00ns)   --->   "call fastcc void @addWeighted(i8* %sobel_stream_x_V_V, i8* %sobel_stream_y_V_V, i8* %addWeight_stream_V_V)" [sobel_1212/core.cpp:57]   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

 <State 10> : 0.00ns
ST_10 : Operation 37 [1/2] (0.00ns)   --->   "call fastcc void @addWeighted(i8* %sobel_stream_x_V_V, i8* %sobel_stream_y_V_V, i8* %addWeight_stream_V_V)" [sobel_1212/core.cpp:57]   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

 <State 11> : 0.00ns
ST_11 : Operation 38 [2/2] (0.00ns)   --->   "call fastcc void @gray2bgr(i8* %addWeight_stream_V_V, i32* %out_stream_V_V)" [sobel_1212/core.cpp:59]   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

 <State 12> : 0.00ns
ST_12 : Operation 39 [1/2] (0.00ns)   --->   "call fastcc void @gray2bgr(i8* %addWeight_stream_V_V, i32* %out_stream_V_V)" [sobel_1212/core.cpp:59]   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

 <State 13> : 0.00ns
ST_13 : Operation 40 [2/2] (0.00ns)   --->   "call fastcc void @Stream2Mem_Batch(i32* %out_stream_V_V, i32* %hostmem_2, i32* nocapture %out_V_c)" [sobel_1212/core.cpp:61]   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

 <State 14> : 0.00ns
ST_14 : Operation 41 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %hostmem_2), !map !154"
ST_14 : Operation 42 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %hostmem_1), !map !160"
ST_14 : Operation 43 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecDataflowPipeline(i32 -1, [1 x i8]* @p_str2) nounwind" [sobel_1212/core.cpp:17]
ST_14 : Operation 44 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 %rows), !map !164"
ST_14 : Operation 45 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 %cols), !map !170"
ST_14 : Operation 46 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([13 x i8]* @image_filter_str) nounwind"
ST_14 : Operation 47 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecChannel([14 x i8]* @in_stream_OC_V_OC_V_s, i32 1, [1 x i8]* @p_str118, [1 x i8]* @p_str118, i32 128, i32 128, i32* %in_stream_V_V, i32* %in_stream_V_V)"
ST_14 : Operation 48 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %in_stream_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str119, i32 0, i32 0, [1 x i8]* @p_str120, [1 x i8]* @p_str121, [1 x i8]* @p_str122, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str123, [1 x i8]* @p_str124)"
ST_14 : Operation 49 [1/1] (0.00ns)   --->   "%empty_19 = call i32 (...)* @_ssdm_op_SpecChannel([16 x i8]* @gray_stream_OC_V_OC_s, i32 1, [1 x i8]* @p_str125, [1 x i8]* @p_str125, i32 128, i32 128, i8* %gray_stream_V_V, i8* %gray_stream_V_V)"
ST_14 : Operation 50 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %gray_stream_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str126, i32 0, i32 0, [1 x i8]* @p_str127, [1 x i8]* @p_str128, [1 x i8]* @p_str129, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str130, [1 x i8]* @p_str131)"
ST_14 : Operation 51 [1/1] (0.00ns)   --->   "%empty_20 = call i32 (...)* @_ssdm_op_SpecChannel([22 x i8]* @gaussian_stream_x_OC, i32 1, [1 x i8]* @p_str132, [1 x i8]* @p_str132, i32 128, i32 128, i8* %gaussian_stream_x_V_s, i8* %gaussian_stream_x_V_s)"
ST_14 : Operation 52 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %gaussian_stream_x_V_s, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str133, i32 0, i32 0, [1 x i8]* @p_str134, [1 x i8]* @p_str135, [1 x i8]* @p_str136, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str137, [1 x i8]* @p_str138)"
ST_14 : Operation 53 [1/1] (0.00ns)   --->   "%empty_21 = call i32 (...)* @_ssdm_op_SpecChannel([22 x i8]* @gaussian_stream_y_OC, i32 1, [1 x i8]* @p_str139, [1 x i8]* @p_str139, i32 128, i32 128, i8* %gaussian_stream_y_V_s, i8* %gaussian_stream_y_V_s)"
ST_14 : Operation 54 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %gaussian_stream_y_V_s, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str140, i32 0, i32 0, [1 x i8]* @p_str141, [1 x i8]* @p_str142, [1 x i8]* @p_str143, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str144, [1 x i8]* @p_str145)"
ST_14 : Operation 55 [1/1] (0.00ns)   --->   "%empty_22 = call i32 (...)* @_ssdm_op_SpecChannel([19 x i8]* @sobel_stream_x_OC_V_s, i32 1, [1 x i8]* @p_str146, [1 x i8]* @p_str146, i32 128, i32 128, i8* %sobel_stream_x_V_V, i8* %sobel_stream_x_V_V)"
ST_14 : Operation 56 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %sobel_stream_x_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str147, i32 0, i32 0, [1 x i8]* @p_str148, [1 x i8]* @p_str149, [1 x i8]* @p_str150, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str151, [1 x i8]* @p_str152)"
ST_14 : Operation 57 [1/1] (0.00ns)   --->   "%empty_23 = call i32 (...)* @_ssdm_op_SpecChannel([19 x i8]* @sobel_stream_y_OC_V_s, i32 1, [1 x i8]* @p_str153, [1 x i8]* @p_str153, i32 128, i32 128, i8* %sobel_stream_y_V_V, i8* %sobel_stream_y_V_V)"
ST_14 : Operation 58 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %sobel_stream_y_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str154, i32 0, i32 0, [1 x i8]* @p_str155, [1 x i8]* @p_str156, [1 x i8]* @p_str157, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str158, [1 x i8]* @p_str159)"
ST_14 : Operation 59 [1/1] (0.00ns)   --->   "%empty_24 = call i32 (...)* @_ssdm_op_SpecChannel([21 x i8]* @addWeight_stream_OC_s, i32 1, [1 x i8]* @p_str160, [1 x i8]* @p_str160, i32 128, i32 128, i8* %addWeight_stream_V_V, i8* %addWeight_stream_V_V)"
ST_14 : Operation 60 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %addWeight_stream_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str161, i32 0, i32 0, [1 x i8]* @p_str162, [1 x i8]* @p_str163, [1 x i8]* @p_str164, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str165, [1 x i8]* @p_str166)"
ST_14 : Operation 61 [1/1] (0.00ns)   --->   "%empty_25 = call i32 (...)* @_ssdm_op_SpecChannel([15 x i8]* @out_stream_OC_V_OC_V, i32 1, [1 x i8]* @p_str167, [1 x i8]* @p_str167, i32 128, i32 128, i32* %out_stream_V_V, i32* %out_stream_V_V)"
ST_14 : Operation 62 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %out_stream_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str168, i32 0, i32 0, [1 x i8]* @p_str169, [1 x i8]* @p_str170, [1 x i8]* @p_str171, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str172, [1 x i8]* @p_str173)"
ST_14 : Operation 63 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 %rows, [10 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str2, i32 0, i32 0, [12 x i8]* @p_str3, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind" [sobel_1212/core.cpp:8]
ST_14 : Operation 64 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 %cols, [10 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str2, i32 0, i32 0, [12 x i8]* @p_str3, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind" [sobel_1212/core.cpp:9]
ST_14 : Operation 65 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 0, [10 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str2, i32 0, i32 0, [12 x i8]* @p_str3, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind" [sobel_1212/core.cpp:10]
ST_14 : Operation 66 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %hostmem_1, [6 x i8]* @p_str4, i32 0, i32 0, [1 x i8]* @p_str2, i32 0, i32 256, [10 x i8]* @p_str5, [6 x i8]* @p_str6, [1 x i8]* @p_str2, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind" [sobel_1212/core.cpp:12]
ST_14 : Operation 67 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 %in_V, [10 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str2, i32 0, i32 0, [12 x i8]* @p_str3, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind" [sobel_1212/core.cpp:13]
ST_14 : Operation 68 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %hostmem_2, [6 x i8]* @p_str4, i32 0, i32 0, [1 x i8]* @p_str2, i32 0, i32 256, [10 x i8]* @p_str7, [6 x i8]* @p_str6, [1 x i8]* @p_str2, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind" [sobel_1212/core.cpp:14]
ST_14 : Operation 69 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 %out_V, [10 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str2, i32 0, i32 0, [12 x i8]* @p_str3, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind" [sobel_1212/core.cpp:15]
ST_14 : Operation 70 [1/1] (0.00ns)   --->   "%empty_26 = call i32 (...)* @_ssdm_op_SpecChannel([8 x i8]* @out_OC_V_c_str, i32 1, [1 x i8]* @p_str24, [1 x i8]* @p_str24, i32 6, i32 0, i32* %out_V_c, i32* %out_V_c)"
ST_14 : Operation 71 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %out_V_c, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str25, i32 0, i32 0, [1 x i8]* @p_str26, [1 x i8]* @p_str27, [1 x i8]* @p_str28, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str29, [1 x i8]* @p_str30)"
ST_14 : Operation 72 [1/2] (0.00ns)   --->   "call fastcc void @Stream2Mem_Batch(i32* %out_stream_V_V, i32* %hostmem_2, i32* nocapture %out_V_c)" [sobel_1212/core.cpp:61]   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_14 : Operation 73 [1/1] (0.00ns)   --->   "ret void" [sobel_1212/core.cpp:72]


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 4.63ns
The critical path consists of the following:
	s_axi read on port 'out_V' [7]  (1 ns)
	'call' operation to 'Mem2Stream_Batch9' [49]  (3.63 ns)

 <State 2>: 0ns
The critical path consists of the following:

 <State 3>: 0ns
The critical path consists of the following:

 <State 4>: 0ns
The critical path consists of the following:

 <State 5>: 0ns
The critical path consists of the following:

 <State 6>: 0ns
The critical path consists of the following:

 <State 7>: 0ns
The critical path consists of the following:

 <State 8>: 0ns
The critical path consists of the following:

 <State 9>: 0ns
The critical path consists of the following:

 <State 10>: 0ns
The critical path consists of the following:

 <State 11>: 0ns
The critical path consists of the following:

 <State 12>: 0ns
The critical path consists of the following:

 <State 13>: 0ns
The critical path consists of the following:

 <State 14>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
