<stg><name>polyvecl_uniform_gam</name>


<trans_list>

<trans id="211" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="212" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="213" from="3" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln362" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="214" from="3" to="4">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln362" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="215" from="4" to="8">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln416" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="216" from="4" to="5">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln416" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="217" from="5" to="6">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="218" from="5" to="7">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="220" from="6" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="222" from="7" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="224" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="225" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="226" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="227" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="228" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="229" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="230" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="231" from="15" to="16">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln854" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="238" from="15" to="2">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln854" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="233" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="234" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="235" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="236" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="237" from="20" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:0  %nonce_read = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %nonce)

]]></Node>
<StgValue><ssdm name="nonce_read"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="8" op_0_bw="64">
<![CDATA[
:1  %buf = alloca [680 x i8], align 16

]]></Node>
<StgValue><ssdm name="buf"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="64" op_0_bw="64">
<![CDATA[
:2  %state_s = alloca [25 x i64], align 8

]]></Node>
<StgValue><ssdm name="state_s"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:3  %shl_ln47 = shl i16 %nonce_read, 2

]]></Node>
<StgValue><ssdm name="shl_ln47"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="6" op_0_bw="16">
<![CDATA[
:4  %trunc_ln47 = trunc i16 %nonce_read to i6

]]></Node>
<StgValue><ssdm name="trunc_ln47"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="8" op_0_bw="8" op_1_bw="6" op_2_bw="2">
<![CDATA[
:5  %trunc_ln = call i8 @_ssdm_op_BitConcatenate.i8.i6.i2(i6 %trunc_ln47, i2 0)

]]></Node>
<StgValue><ssdm name="trunc_ln"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="5" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:6  %state_s_addr = getelementptr [25 x i64]* %state_s, i64 0, i64 16

]]></Node>
<StgValue><ssdm name="state_s_addr"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="0">
<![CDATA[
:7  br label %polyz_unpack.exit

]]></Node>
<StgValue><ssdm name="br_ln46"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="29" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
polyz_unpack.exit:0  %i_0 = phi i3 [ 0, %0 ], [ %i, %polyz_unpack.exit.loopexit ]

]]></Node>
<StgValue><ssdm name="i_0"/></StgValue>
</operation>

<operation id="30" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
polyz_unpack.exit:1  %icmp_ln46 = icmp eq i3 %i_0, -4

]]></Node>
<StgValue><ssdm name="icmp_ln46"/></StgValue>
</operation>

<operation id="31" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
polyz_unpack.exit:2  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="32" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
polyz_unpack.exit:3  %i = add i3 %i_0, 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="33" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
polyz_unpack.exit:4  br i1 %icmp_ln46, label %9, label %1

]]></Node>
<StgValue><ssdm name="br_ln46"/></StgValue>
</operation>

<operation id="34" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="21" bw="16" op_0_bw="3">
<![CDATA[
:0  %zext_ln47 = zext i3 %i_0 to i16

]]></Node>
<StgValue><ssdm name="zext_ln47"/></StgValue>
</operation>

<operation id="35" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="22" bw="8" op_0_bw="3">
<![CDATA[
:1  %zext_ln47_1 = zext i3 %i_0 to i8

]]></Node>
<StgValue><ssdm name="zext_ln47_1"/></StgValue>
</operation>

<operation id="36" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="23" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:2  %add_ln47 = add i16 %shl_ln47, %zext_ln47

]]></Node>
<StgValue><ssdm name="add_ln47"/></StgValue>
</operation>

<operation id="37" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="24" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:3  %t_0 = add i8 %zext_ln47_1, %trunc_ln

]]></Node>
<StgValue><ssdm name="t_0"/></StgValue>
</operation>

<operation id="38" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="25" bw="8" op_0_bw="8" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
:4  %t_1 = call i8 @_ssdm_op_PartSelect.i8.i16.i32.i32(i16 %add_ln47, i32 8, i32 15)

]]></Node>
<StgValue><ssdm name="t_1"/></StgValue>
</operation>

<operation id="39" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %2

]]></Node>
<StgValue><ssdm name="br_ln362"/></StgValue>
</operation>

<operation id="40" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="195" bw="0">
<![CDATA[
:0  ret void

]]></Node>
<StgValue><ssdm name="ret_ln48"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="41" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0">
<![CDATA[
:0  %i_0_i_i_i_i = phi i5 [ 0, %1 ], [ %i_11, %3 ]

]]></Node>
<StgValue><ssdm name="i_0_i_i_i_i"/></StgValue>
</operation>

<operation id="42" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
:1  %icmp_ln362 = icmp eq i5 %i_0_i_i_i_i, -7

]]></Node>
<StgValue><ssdm name="icmp_ln362"/></StgValue>
</operation>

<operation id="43" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  %empty_28 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 25, i64 25, i64 25)

]]></Node>
<StgValue><ssdm name="empty_28"/></StgValue>
</operation>

<operation id="44" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:3  %i_11 = add i5 %i_0_i_i_i_i, 1

]]></Node>
<StgValue><ssdm name="i_11"/></StgValue>
</operation>

<operation id="45" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %icmp_ln362, label %.preheader.i.preheader, label %3

]]></Node>
<StgValue><ssdm name="br_ln362"/></StgValue>
</operation>

<operation id="46" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln362" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="64" op_0_bw="5">
<![CDATA[
:0  %zext_ln363 = zext i5 %i_0_i_i_i_i to i64

]]></Node>
<StgValue><ssdm name="zext_ln363"/></StgValue>
</operation>

<operation id="47" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln362" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="5" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %state_s_addr_1 = getelementptr [25 x i64]* %state_s, i64 0, i64 %zext_ln363

]]></Node>
<StgValue><ssdm name="state_s_addr_1"/></StgValue>
</operation>

<operation id="48" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln362" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="0" op_0_bw="64" op_1_bw="5">
<![CDATA[
:2  store i64 0, i64* %state_s_addr_1, align 8

]]></Node>
<StgValue><ssdm name="store_ln363"/></StgValue>
</operation>

<operation id="49" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln362" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %2

]]></Node>
<StgValue><ssdm name="br_ln362"/></StgValue>
</operation>

<operation id="50" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln362" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="0" op_0_bw="0">
<![CDATA[
.preheader.i.preheader:0  br label %.preheader.i

]]></Node>
<StgValue><ssdm name="br_ln416"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="51" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
.preheader.i:0  %i_3_i = phi i3 [ %add_ln416, %load64.1.exit14.i ], [ 0, %.preheader.i.preheader ]

]]></Node>
<StgValue><ssdm name="i_3_i"/></StgValue>
</operation>

<operation id="52" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="64" op_0_bw="3">
<![CDATA[
.preheader.i:1  %zext_ln416 = zext i3 %i_3_i to i64

]]></Node>
<StgValue><ssdm name="zext_ln416"/></StgValue>
</operation>

<operation id="53" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader.i:2  %empty_29 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 6, i64 6, i64 6)

]]></Node>
<StgValue><ssdm name="empty_29"/></StgValue>
</operation>

<operation id="54" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader.i:3  %icmp_ln416 = icmp eq i3 %i_3_i, -2

]]></Node>
<StgValue><ssdm name="icmp_ln416"/></StgValue>
</operation>

<operation id="55" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader.i:4  %add_ln416 = add i3 %i_3_i, 1

]]></Node>
<StgValue><ssdm name="add_ln416"/></StgValue>
</operation>

<operation id="56" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader.i:5  br i1 %icmp_ln416, label %keccak_absorb.3199.exit, label %4

]]></Node>
<StgValue><ssdm name="br_ln416"/></StgValue>
</operation>

<operation id="57" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln416" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="6" op_0_bw="6" op_1_bw="3" op_2_bw="3">
<![CDATA[
:0  %shl_ln7 = call i6 @_ssdm_op_BitConcatenate.i6.i3.i3(i3 %i_3_i, i3 0)

]]></Node>
<StgValue><ssdm name="shl_ln7"/></StgValue>
</operation>

<operation id="58" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln416" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="8" op_0_bw="6">
<![CDATA[
:1  %zext_ln26 = zext i6 %shl_ln7 to i8

]]></Node>
<StgValue><ssdm name="zext_ln26"/></StgValue>
</operation>

<operation id="59" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln416" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %5

]]></Node>
<StgValue><ssdm name="br_ln30"/></StgValue>
</operation>

<operation id="60" st_id="4" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln416" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="9" op_3_bw="7" op_4_bw="8" op_5_bw="8" op_6_bw="64">
<![CDATA[
keccak_absorb.3199.exit:0  %state_pos_write_assi = call fastcc i32 @keccak_absorb([25 x i64]* %state_s, i9 136, i7 48, i8 %t_0, i8 %t_1)

]]></Node>
<StgValue><ssdm name="state_pos_write_assi"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="61" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
:0  %i_0_i1_i = phi i4 [ 0, %4 ], [ %i_13, %6 ]

]]></Node>
<StgValue><ssdm name="i_0_i1_i"/></StgValue>
</operation>

<operation id="62" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="64" op_0_bw="64" op_1_bw="0" op_2_bw="64" op_3_bw="0">
<![CDATA[
:1  %r_0_i2_i = phi i64 [ 0, %4 ], [ %r, %6 ]

]]></Node>
<StgValue><ssdm name="r_0_i2_i"/></StgValue>
</operation>

<operation id="63" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:2  %icmp_ln30 = icmp eq i4 %i_0_i1_i, -8

]]></Node>
<StgValue><ssdm name="icmp_ln30"/></StgValue>
</operation>

<operation id="64" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:3  %empty_30 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8)

]]></Node>
<StgValue><ssdm name="empty_30"/></StgValue>
</operation>

<operation id="65" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:4  %i_13 = add i4 %i_0_i1_i, 1

]]></Node>
<StgValue><ssdm name="i_13"/></StgValue>
</operation>

<operation id="66" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5  br i1 %icmp_ln30, label %load64.1.exit14.i, label %6

]]></Node>
<StgValue><ssdm name="br_ln30"/></StgValue>
</operation>

<operation id="67" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="8" op_0_bw="8" op_1_bw="4" op_2_bw="4">
<![CDATA[
:0  %or_ln = call i8 @_ssdm_op_BitConcatenate.i8.i4.i4(i4 -6, i4 %i_0_i1_i)

]]></Node>
<StgValue><ssdm name="or_ln"/></StgValue>
</operation>

<operation id="68" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:1  %add_ln31 = add i8 %zext_ln26, %or_ln

]]></Node>
<StgValue><ssdm name="add_ln31"/></StgValue>
</operation>

<operation id="69" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="64" op_0_bw="8">
<![CDATA[
:2  %zext_ln31 = zext i8 %add_ln31 to i64

]]></Node>
<StgValue><ssdm name="zext_ln31"/></StgValue>
</operation>

<operation id="70" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %seed_addr = getelementptr [208 x i8]* %seed, i64 0, i64 %zext_ln31

]]></Node>
<StgValue><ssdm name="seed_addr"/></StgValue>
</operation>

<operation id="71" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="8" op_0_bw="8">
<![CDATA[
:4  %seed_load = load i8* %seed_addr, align 1

]]></Node>
<StgValue><ssdm name="seed_load"/></StgValue>
</operation>

<operation id="72" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="5" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
load64.1.exit14.i:0  %state_s_addr_3 = getelementptr [25 x i64]* %state_s, i64 0, i64 %zext_ln416

]]></Node>
<StgValue><ssdm name="state_s_addr_3"/></StgValue>
</operation>

<operation id="73" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="64" op_0_bw="5">
<![CDATA[
load64.1.exit14.i:1  %state_s_load_2 = load i64* %state_s_addr_3, align 8

]]></Node>
<StgValue><ssdm name="state_s_load_2"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="74" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="8" op_0_bw="8">
<![CDATA[
:4  %seed_load = load i8* %seed_addr, align 1

]]></Node>
<StgValue><ssdm name="seed_load"/></StgValue>
</operation>

<operation id="75" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="64" op_0_bw="8">
<![CDATA[
:5  %zext_ln31_1 = zext i8 %seed_load to i64

]]></Node>
<StgValue><ssdm name="zext_ln31_1"/></StgValue>
</operation>

<operation id="76" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="3" op_0_bw="4">
<![CDATA[
:6  %trunc_ln31 = trunc i4 %i_0_i1_i to i3

]]></Node>
<StgValue><ssdm name="trunc_ln31"/></StgValue>
</operation>

<operation id="77" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="6" op_0_bw="6" op_1_bw="3" op_2_bw="3">
<![CDATA[
:7  %shl_ln2 = call i6 @_ssdm_op_BitConcatenate.i6.i3.i3(i3 %trunc_ln31, i3 0)

]]></Node>
<StgValue><ssdm name="shl_ln2"/></StgValue>
</operation>

<operation id="78" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="64" op_0_bw="6">
<![CDATA[
:8  %zext_ln31_2 = zext i6 %shl_ln2 to i64

]]></Node>
<StgValue><ssdm name="zext_ln31_2"/></StgValue>
</operation>

<operation id="79" st_id="6" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:9  %shl_ln31 = shl i64 %zext_ln31_1, %zext_ln31_2

]]></Node>
<StgValue><ssdm name="shl_ln31"/></StgValue>
</operation>

<operation id="80" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:10  %r = or i64 %shl_ln31, %r_0_i2_i

]]></Node>
<StgValue><ssdm name="r"/></StgValue>
</operation>

<operation id="81" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="0" op_0_bw="0">
<![CDATA[
:11  br label %5

]]></Node>
<StgValue><ssdm name="br_ln30"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="82" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="64" op_0_bw="5">
<![CDATA[
load64.1.exit14.i:1  %state_s_load_2 = load i64* %state_s_addr_3, align 8

]]></Node>
<StgValue><ssdm name="state_s_load_2"/></StgValue>
</operation>

<operation id="83" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
load64.1.exit14.i:2  %xor_ln417 = xor i64 %state_s_load_2, %r_0_i2_i

]]></Node>
<StgValue><ssdm name="xor_ln417"/></StgValue>
</operation>

<operation id="84" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="0" op_0_bw="64" op_1_bw="5" op_2_bw="64">
<![CDATA[
load64.1.exit14.i:3  store i64 %xor_ln417, i64* %state_s_addr_3, align 8

]]></Node>
<StgValue><ssdm name="store_ln417"/></StgValue>
</operation>

<operation id="85" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="0" op_0_bw="0">
<![CDATA[
load64.1.exit14.i:4  br label %.preheader.i

]]></Node>
<StgValue><ssdm name="br_ln416"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="86" st_id="8" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="9" op_3_bw="7" op_4_bw="8" op_5_bw="8" op_6_bw="64">
<![CDATA[
keccak_absorb.3199.exit:0  %state_pos_write_assi = call fastcc i32 @keccak_absorb([25 x i64]* %state_s, i9 136, i7 48, i8 %t_0, i8 %t_1)

]]></Node>
<StgValue><ssdm name="state_pos_write_assi"/></StgValue>
</operation>

<operation id="87" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="29" op_0_bw="29" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
keccak_absorb.3199.exit:1  %i_s = call i29 @_ssdm_op_PartSelect.i29.i32.i32.i32(i32 %state_pos_write_assi, i32 3, i32 31)

]]></Node>
<StgValue><ssdm name="i_s"/></StgValue>
</operation>

<operation id="88" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="64" op_0_bw="29">
<![CDATA[
keccak_absorb.3199.exit:6  %zext_ln450_1 = zext i29 %i_s to i64

]]></Node>
<StgValue><ssdm name="zext_ln450_1"/></StgValue>
</operation>

<operation id="89" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="5" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
keccak_absorb.3199.exit:7  %state_s_addr_2 = getelementptr [25 x i64]* %state_s, i64 0, i64 %zext_ln450_1

]]></Node>
<StgValue><ssdm name="state_s_addr_2"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="90" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="64" op_0_bw="5" op_1_bw="32">
<![CDATA[
keccak_absorb.3199.exit:8  %state_s_load_1 = load i64* %state_s_addr_2, align 8

]]></Node>
<StgValue><ssdm name="state_s_load_1"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="91" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="3" op_0_bw="32">
<![CDATA[
keccak_absorb.3199.exit:2  %trunc_ln450 = trunc i32 %state_pos_write_assi to i3

]]></Node>
<StgValue><ssdm name="trunc_ln450"/></StgValue>
</operation>

<operation id="92" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="6" op_0_bw="6" op_1_bw="3" op_2_bw="3">
<![CDATA[
keccak_absorb.3199.exit:3  %shl_ln6 = call i6 @_ssdm_op_BitConcatenate.i6.i3.i3(i3 %trunc_ln450, i3 0)

]]></Node>
<StgValue><ssdm name="shl_ln6"/></StgValue>
</operation>

<operation id="93" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="64" op_0_bw="6">
<![CDATA[
keccak_absorb.3199.exit:4  %zext_ln450 = zext i6 %shl_ln6 to i64

]]></Node>
<StgValue><ssdm name="zext_ln450"/></StgValue>
</operation>

<operation id="94" st_id="10" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
keccak_absorb.3199.exit:5  %shl_ln450 = shl i64 31, %zext_ln450

]]></Node>
<StgValue><ssdm name="shl_ln450"/></StgValue>
</operation>

<operation id="95" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="64" op_0_bw="5" op_1_bw="32">
<![CDATA[
keccak_absorb.3199.exit:8  %state_s_load_1 = load i64* %state_s_addr_2, align 8

]]></Node>
<StgValue><ssdm name="state_s_load_1"/></StgValue>
</operation>

<operation id="96" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
keccak_absorb.3199.exit:9  %xor_ln450 = xor i64 %state_s_load_1, %shl_ln450

]]></Node>
<StgValue><ssdm name="xor_ln450"/></StgValue>
</operation>

<operation id="97" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="0" op_0_bw="64" op_1_bw="5" op_2_bw="64">
<![CDATA[
keccak_absorb.3199.exit:10  store i64 %xor_ln450, i64* %state_s_addr_2, align 8

]]></Node>
<StgValue><ssdm name="store_ln450"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="98" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="64" op_0_bw="5" op_1_bw="0">
<![CDATA[
keccak_absorb.3199.exit:11  %state_s_load = load i64* %state_s_addr, align 8

]]></Node>
<StgValue><ssdm name="state_s_load"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="99" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="64" op_0_bw="5" op_1_bw="0">
<![CDATA[
keccak_absorb.3199.exit:11  %state_s_load = load i64* %state_s_addr, align 8

]]></Node>
<StgValue><ssdm name="state_s_load"/></StgValue>
</operation>

<operation id="100" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
keccak_absorb.3199.exit:12  %xor_ln451 = xor i64 %state_s_load, -9223372036854775808

]]></Node>
<StgValue><ssdm name="xor_ln451"/></StgValue>
</operation>

<operation id="101" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="0" op_0_bw="64" op_1_bw="5" op_2_bw="64">
<![CDATA[
keccak_absorb.3199.exit:13  store i64 %xor_ln451, i64* %state_s_addr, align 8

]]></Node>
<StgValue><ssdm name="store_ln451"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="102" st_id="13" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="64" op_3_bw="64" op_4_bw="0" op_5_bw="32">
<![CDATA[
keccak_absorb.3199.exit:14  call fastcc void @keccak_squeezeblocks.1([680 x i8]* %buf, [25 x i64]* %state_s)

]]></Node>
<StgValue><ssdm name="call_ln694"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="103" st_id="14" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="64" op_3_bw="64" op_4_bw="0" op_5_bw="32">
<![CDATA[
keccak_absorb.3199.exit:14  call fastcc void @keccak_squeezeblocks.1([680 x i8]* %buf, [25 x i64]* %state_s)

]]></Node>
<StgValue><ssdm name="call_ln694"/></StgValue>
</operation>

<operation id="104" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="0" op_0_bw="0">
<![CDATA[
keccak_absorb.3199.exit:15  br label %7

]]></Node>
<StgValue><ssdm name="br_ln854"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="105" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="7" op_0_bw="7" op_1_bw="0" op_2_bw="7" op_3_bw="0">
<![CDATA[
:0  %i_0_i = phi i7 [ 0, %keccak_absorb.3199.exit ], [ %i_12, %8 ]

]]></Node>
<StgValue><ssdm name="i_0_i"/></StgValue>
</operation>

<operation id="106" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="10" op_0_bw="7">
<![CDATA[
:1  %zext_ln854 = zext i7 %i_0_i to i10

]]></Node>
<StgValue><ssdm name="zext_ln854"/></StgValue>
</operation>

<operation id="107" st_id="15" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
:2  %icmp_ln854 = icmp eq i7 %i_0_i, -64

]]></Node>
<StgValue><ssdm name="icmp_ln854"/></StgValue>
</operation>

<operation id="108" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:3  %empty_31 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 64, i64 64, i64 64)

]]></Node>
<StgValue><ssdm name="empty_31"/></StgValue>
</operation>

<operation id="109" st_id="15" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:4  %i_12 = add i7 %i_0_i, 1

]]></Node>
<StgValue><ssdm name="i_12"/></StgValue>
</operation>

<operation id="110" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5  br i1 %icmp_ln854, label %polyz_unpack.exit.loopexit, label %8

]]></Node>
<StgValue><ssdm name="br_ln854"/></StgValue>
</operation>

<operation id="111" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln854" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="6" op_0_bw="7">
<![CDATA[
:0  %trunc_ln855 = trunc i7 %i_0_i to i6

]]></Node>
<StgValue><ssdm name="trunc_ln855"/></StgValue>
</operation>

<operation id="112" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln854" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="9" op_0_bw="9" op_1_bw="6" op_2_bw="3">
<![CDATA[
:1  %shl_ln8 = call i9 @_ssdm_op_BitConcatenate.i9.i6.i3(i6 %trunc_ln855, i3 0)

]]></Node>
<StgValue><ssdm name="shl_ln8"/></StgValue>
</operation>

<operation id="113" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln854" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="10" op_0_bw="9">
<![CDATA[
:2  %zext_ln855 = zext i9 %shl_ln8 to i10

]]></Node>
<StgValue><ssdm name="zext_ln855"/></StgValue>
</operation>

<operation id="114" st_id="15" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln854" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:3  %add_ln855 = add i10 %zext_ln855, %zext_ln854

]]></Node>
<StgValue><ssdm name="add_ln855"/></StgValue>
</operation>

<operation id="115" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln854" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="64" op_0_bw="10">
<![CDATA[
:4  %zext_ln855_1 = zext i10 %add_ln855 to i64

]]></Node>
<StgValue><ssdm name="zext_ln855_1"/></StgValue>
</operation>

<operation id="116" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln854" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:5  %buf_addr = getelementptr [680 x i8]* %buf, i64 0, i64 %zext_ln855_1

]]></Node>
<StgValue><ssdm name="buf_addr"/></StgValue>
</operation>

<operation id="117" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln854" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="8" op_0_bw="10">
<![CDATA[
:6  %buf_load = load i8* %buf_addr, align 1

]]></Node>
<StgValue><ssdm name="buf_load"/></StgValue>
</operation>

<operation id="118" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln854" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="193" bw="0" op_0_bw="0">
<![CDATA[
polyz_unpack.exit.loopexit:0  br label %polyz_unpack.exit

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="119" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="8" op_0_bw="10">
<![CDATA[
:6  %buf_load = load i8* %buf_addr, align 1

]]></Node>
<StgValue><ssdm name="buf_load"/></StgValue>
</operation>

<operation id="120" st_id="16" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:11  %add_ln856 = add i10 1, %add_ln855

]]></Node>
<StgValue><ssdm name="add_ln856"/></StgValue>
</operation>

<operation id="121" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="64" op_0_bw="10">
<![CDATA[
:12  %zext_ln856 = zext i10 %add_ln856 to i64

]]></Node>
<StgValue><ssdm name="zext_ln856"/></StgValue>
</operation>

<operation id="122" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:13  %buf_addr_3 = getelementptr [680 x i8]* %buf, i64 0, i64 %zext_ln856

]]></Node>
<StgValue><ssdm name="buf_addr_3"/></StgValue>
</operation>

<operation id="123" st_id="16" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="8" op_0_bw="10">
<![CDATA[
:14  %buf_load_3 = load i8* %buf_addr_3, align 1

]]></Node>
<StgValue><ssdm name="buf_load_3"/></StgValue>
</operation>

<operation id="124" st_id="16" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:15  %add_ln857 = add i10 2, %add_ln855

]]></Node>
<StgValue><ssdm name="add_ln857"/></StgValue>
</operation>

<operation id="125" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="64" op_0_bw="10">
<![CDATA[
:16  %zext_ln857 = zext i10 %add_ln857 to i64

]]></Node>
<StgValue><ssdm name="zext_ln857"/></StgValue>
</operation>

<operation id="126" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:17  %buf_addr_4 = getelementptr [680 x i8]* %buf, i64 0, i64 %zext_ln857

]]></Node>
<StgValue><ssdm name="buf_addr_4"/></StgValue>
</operation>

<operation id="127" st_id="16" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="8" op_0_bw="10">
<![CDATA[
:18  %buf_load_4 = load i8* %buf_addr_4, align 1

]]></Node>
<StgValue><ssdm name="buf_load_4"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="128" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="11" op_0_bw="11" op_1_bw="3" op_2_bw="6" op_3_bw="2">
<![CDATA[
:8  %tmp_s = call i11 @_ssdm_op_BitConcatenate.i11.i3.i6.i2(i3 %i_0, i6 %trunc_ln855, i2 0)

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="129" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="64" op_0_bw="11">
<![CDATA[
:9  %zext_ln855_2 = zext i11 %tmp_s to i64

]]></Node>
<StgValue><ssdm name="zext_ln855_2"/></StgValue>
</operation>

<operation id="130" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="10" op_0_bw="19" op_1_bw="64" op_2_bw="64">
<![CDATA[
:10  %v_vec_coeffs_addr = getelementptr [1024 x i19]* %v_vec_coeffs, i64 0, i64 %zext_ln855_2

]]></Node>
<StgValue><ssdm name="v_vec_coeffs_addr"/></StgValue>
</operation>

<operation id="131" st_id="17" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="8" op_0_bw="10">
<![CDATA[
:14  %buf_load_3 = load i8* %buf_addr_3, align 1

]]></Node>
<StgValue><ssdm name="buf_load_3"/></StgValue>
</operation>

<operation id="132" st_id="17" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="8" op_0_bw="10">
<![CDATA[
:18  %buf_load_4 = load i8* %buf_addr_4, align 1

]]></Node>
<StgValue><ssdm name="buf_load_4"/></StgValue>
</operation>

<operation id="133" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="2" op_0_bw="8">
<![CDATA[
:19  %trunc_ln858 = trunc i8 %buf_load_4 to i2

]]></Node>
<StgValue><ssdm name="trunc_ln858"/></StgValue>
</operation>

<operation id="134" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="18" op_0_bw="18" op_1_bw="2" op_2_bw="8" op_3_bw="8">
<![CDATA[
:20  %tmp_2_i = call i18 @_ssdm_op_BitConcatenate.i18.i2.i8.i8(i2 %trunc_ln858, i8 %buf_load_3, i8 %buf_load)

]]></Node>
<StgValue><ssdm name="tmp_2_i"/></StgValue>
</operation>

<operation id="135" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="19" op_0_bw="18">
<![CDATA[
:21  %zext_ln860 = zext i18 %tmp_2_i to i19

]]></Node>
<StgValue><ssdm name="zext_ln860"/></StgValue>
</operation>

<operation id="136" st_id="17" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:28  %add_ln861 = add i10 3, %add_ln855

]]></Node>
<StgValue><ssdm name="add_ln861"/></StgValue>
</operation>

<operation id="137" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="64" op_0_bw="10">
<![CDATA[
:29  %zext_ln861 = zext i10 %add_ln861 to i64

]]></Node>
<StgValue><ssdm name="zext_ln861"/></StgValue>
</operation>

<operation id="138" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:30  %buf_addr_5 = getelementptr [680 x i8]* %buf, i64 0, i64 %zext_ln861

]]></Node>
<StgValue><ssdm name="buf_addr_5"/></StgValue>
</operation>

<operation id="139" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="8" op_0_bw="10">
<![CDATA[
:31  %buf_load_5 = load i8* %buf_addr_5, align 1

]]></Node>
<StgValue><ssdm name="buf_load_5"/></StgValue>
</operation>

<operation id="140" st_id="17" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:33  %add_ln862 = add i10 4, %add_ln855

]]></Node>
<StgValue><ssdm name="add_ln862"/></StgValue>
</operation>

<operation id="141" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="64" op_0_bw="10">
<![CDATA[
:34  %zext_ln862 = zext i10 %add_ln862 to i64

]]></Node>
<StgValue><ssdm name="zext_ln862"/></StgValue>
</operation>

<operation id="142" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:35  %buf_addr_6 = getelementptr [680 x i8]* %buf, i64 0, i64 %zext_ln862

]]></Node>
<StgValue><ssdm name="buf_addr_6"/></StgValue>
</operation>

<operation id="143" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="8" op_0_bw="10">
<![CDATA[
:36  %buf_load_6 = load i8* %buf_addr_6, align 1

]]></Node>
<StgValue><ssdm name="buf_load_6"/></StgValue>
</operation>

<operation id="144" st_id="17" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
:81  %sub_ln875 = sub i19 131072, %zext_ln860

]]></Node>
<StgValue><ssdm name="sub_ln875"/></StgValue>
</operation>

<operation id="145" st_id="17" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="0" op_0_bw="19" op_1_bw="10">
<![CDATA[
:82  store i19 %sub_ln875, i19* %v_vec_coeffs_addr, align 4

]]></Node>
<StgValue><ssdm name="store_ln875"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="146" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="8" op_0_bw="8" op_1_bw="6" op_2_bw="2">
<![CDATA[
:7  %shl_ln855_1 = call i8 @_ssdm_op_BitConcatenate.i8.i6.i2(i6 %trunc_ln855, i2 0)

]]></Node>
<StgValue><ssdm name="shl_ln855_1"/></StgValue>
</operation>

<operation id="147" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="6" op_0_bw="6" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
:22  %lshr_ln = call i6 @_ssdm_op_PartSelect.i6.i8.i32.i32(i8 %buf_load_4, i32 2, i32 7)

]]></Node>
<StgValue><ssdm name="lshr_ln"/></StgValue>
</operation>

<operation id="148" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="8" op_0_bw="6">
<![CDATA[
:23  %zext_ln860_1 = zext i6 %lshr_ln to i8

]]></Node>
<StgValue><ssdm name="zext_ln860_1"/></StgValue>
</operation>

<operation id="149" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:24  %or_ln860 = or i8 %shl_ln855_1, 1

]]></Node>
<StgValue><ssdm name="or_ln860"/></StgValue>
</operation>

<operation id="150" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="11" op_0_bw="11" op_1_bw="3" op_2_bw="8">
<![CDATA[
:25  %tmp_2 = call i11 @_ssdm_op_BitConcatenate.i11.i3.i8(i3 %i_0, i8 %or_ln860)

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="151" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="64" op_0_bw="11">
<![CDATA[
:26  %zext_ln860_2 = zext i11 %tmp_2 to i64

]]></Node>
<StgValue><ssdm name="zext_ln860_2"/></StgValue>
</operation>

<operation id="152" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="10" op_0_bw="19" op_1_bw="64" op_2_bw="64">
<![CDATA[
:27  %v_vec_coeffs_addr_1 = getelementptr [1024 x i19]* %v_vec_coeffs, i64 0, i64 %zext_ln860_2

]]></Node>
<StgValue><ssdm name="v_vec_coeffs_addr_1"/></StgValue>
</operation>

<operation id="153" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="8" op_0_bw="10">
<![CDATA[
:31  %buf_load_5 = load i8* %buf_addr_5, align 1

]]></Node>
<StgValue><ssdm name="buf_load_5"/></StgValue>
</operation>

<operation id="154" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="14" op_0_bw="14" op_1_bw="8" op_2_bw="6">
<![CDATA[
:32  %shl_ln9 = call i14 @_ssdm_op_BitConcatenate.i14.i8.i6(i8 %buf_load_5, i6 0)

]]></Node>
<StgValue><ssdm name="shl_ln9"/></StgValue>
</operation>

<operation id="155" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="8" op_0_bw="10">
<![CDATA[
:36  %buf_load_6 = load i8* %buf_addr_6, align 1

]]></Node>
<StgValue><ssdm name="buf_load_6"/></StgValue>
</operation>

<operation id="156" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="4" op_0_bw="8">
<![CDATA[
:37  %trunc_ln863 = trunc i8 %buf_load_6 to i4

]]></Node>
<StgValue><ssdm name="trunc_ln863"/></StgValue>
</operation>

<operation id="157" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="14" op_0_bw="14" op_1_bw="6" op_2_bw="8">
<![CDATA[
:38  %tmp_1 = call i14 @_ssdm_op_BitConcatenate.i14.i6.i8(i6 0, i8 %zext_ln860_1)

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="158" st_id="18" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:39  %or_ln863 = or i14 %tmp_1, %shl_ln9

]]></Node>
<StgValue><ssdm name="or_ln863"/></StgValue>
</operation>

<operation id="159" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="18" op_0_bw="18" op_1_bw="4" op_2_bw="14">
<![CDATA[
:40  %or_ln863_i = call i18 @_ssdm_op_BitConcatenate.i18.i4.i14(i4 %trunc_ln863, i14 %or_ln863)

]]></Node>
<StgValue><ssdm name="or_ln863_i"/></StgValue>
</operation>

<operation id="160" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="19" op_0_bw="18">
<![CDATA[
:41  %zext_ln863 = zext i18 %or_ln863_i to i19

]]></Node>
<StgValue><ssdm name="zext_ln863"/></StgValue>
</operation>

<operation id="161" st_id="18" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:48  %add_ln866 = add i10 5, %add_ln855

]]></Node>
<StgValue><ssdm name="add_ln866"/></StgValue>
</operation>

<operation id="162" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="64" op_0_bw="10">
<![CDATA[
:49  %zext_ln866 = zext i10 %add_ln866 to i64

]]></Node>
<StgValue><ssdm name="zext_ln866"/></StgValue>
</operation>

<operation id="163" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:50  %buf_addr_7 = getelementptr [680 x i8]* %buf, i64 0, i64 %zext_ln866

]]></Node>
<StgValue><ssdm name="buf_addr_7"/></StgValue>
</operation>

<operation id="164" st_id="18" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="8" op_0_bw="10">
<![CDATA[
:51  %buf_load_7 = load i8* %buf_addr_7, align 1

]]></Node>
<StgValue><ssdm name="buf_load_7"/></StgValue>
</operation>

<operation id="165" st_id="18" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:53  %add_ln867 = add i10 6, %add_ln855

]]></Node>
<StgValue><ssdm name="add_ln867"/></StgValue>
</operation>

<operation id="166" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="64" op_0_bw="10">
<![CDATA[
:54  %zext_ln867 = zext i10 %add_ln867 to i64

]]></Node>
<StgValue><ssdm name="zext_ln867"/></StgValue>
</operation>

<operation id="167" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:55  %buf_addr_8 = getelementptr [680 x i8]* %buf, i64 0, i64 %zext_ln867

]]></Node>
<StgValue><ssdm name="buf_addr_8"/></StgValue>
</operation>

<operation id="168" st_id="18" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="8" op_0_bw="10">
<![CDATA[
:56  %buf_load_8 = load i8* %buf_addr_8, align 1

]]></Node>
<StgValue><ssdm name="buf_load_8"/></StgValue>
</operation>

<operation id="169" st_id="18" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
:83  %sub_ln876 = sub i19 131072, %zext_ln863

]]></Node>
<StgValue><ssdm name="sub_ln876"/></StgValue>
</operation>

<operation id="170" st_id="18" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="0" op_0_bw="19" op_1_bw="10">
<![CDATA[
:84  store i19 %sub_ln876, i19* %v_vec_coeffs_addr_1, align 4

]]></Node>
<StgValue><ssdm name="store_ln876"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="171" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="4" op_0_bw="4" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
:42  %lshr_ln1 = call i4 @_ssdm_op_PartSelect.i4.i8.i32.i32(i8 %buf_load_6, i32 4, i32 7)

]]></Node>
<StgValue><ssdm name="lshr_ln1"/></StgValue>
</operation>

<operation id="172" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="8" op_0_bw="4">
<![CDATA[
:43  %zext_ln865 = zext i4 %lshr_ln1 to i8

]]></Node>
<StgValue><ssdm name="zext_ln865"/></StgValue>
</operation>

<operation id="173" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:44  %or_ln865 = or i8 %shl_ln855_1, 2

]]></Node>
<StgValue><ssdm name="or_ln865"/></StgValue>
</operation>

<operation id="174" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="11" op_0_bw="11" op_1_bw="3" op_2_bw="8">
<![CDATA[
:45  %tmp_5 = call i11 @_ssdm_op_BitConcatenate.i11.i3.i8(i3 %i_0, i8 %or_ln865)

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="175" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="64" op_0_bw="11">
<![CDATA[
:46  %zext_ln865_1 = zext i11 %tmp_5 to i64

]]></Node>
<StgValue><ssdm name="zext_ln865_1"/></StgValue>
</operation>

<operation id="176" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="10" op_0_bw="19" op_1_bw="64" op_2_bw="64">
<![CDATA[
:47  %v_vec_coeffs_addr_2 = getelementptr [1024 x i19]* %v_vec_coeffs, i64 0, i64 %zext_ln865_1

]]></Node>
<StgValue><ssdm name="v_vec_coeffs_addr_2"/></StgValue>
</operation>

<operation id="177" st_id="19" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="8" op_0_bw="10">
<![CDATA[
:51  %buf_load_7 = load i8* %buf_addr_7, align 1

]]></Node>
<StgValue><ssdm name="buf_load_7"/></StgValue>
</operation>

<operation id="178" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="12" op_0_bw="12" op_1_bw="8" op_2_bw="4">
<![CDATA[
:52  %shl_ln = call i12 @_ssdm_op_BitConcatenate.i12.i8.i4(i8 %buf_load_7, i4 0)

]]></Node>
<StgValue><ssdm name="shl_ln"/></StgValue>
</operation>

<operation id="179" st_id="19" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="8" op_0_bw="10">
<![CDATA[
:56  %buf_load_8 = load i8* %buf_addr_8, align 1

]]></Node>
<StgValue><ssdm name="buf_load_8"/></StgValue>
</operation>

<operation id="180" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="6" op_0_bw="8">
<![CDATA[
:57  %trunc_ln868 = trunc i8 %buf_load_8 to i6

]]></Node>
<StgValue><ssdm name="trunc_ln868"/></StgValue>
</operation>

<operation id="181" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="12" op_0_bw="12" op_1_bw="4" op_2_bw="8">
<![CDATA[
:58  %tmp_3 = call i12 @_ssdm_op_BitConcatenate.i12.i4.i8(i4 0, i8 %zext_ln865)

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="182" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:59  %or_ln868 = or i12 %tmp_3, %shl_ln

]]></Node>
<StgValue><ssdm name="or_ln868"/></StgValue>
</operation>

<operation id="183" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="18" op_0_bw="18" op_1_bw="6" op_2_bw="12">
<![CDATA[
:60  %or_ln868_i = call i18 @_ssdm_op_BitConcatenate.i18.i6.i12(i6 %trunc_ln868, i12 %or_ln868)

]]></Node>
<StgValue><ssdm name="or_ln868_i"/></StgValue>
</operation>

<operation id="184" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="19" op_0_bw="18">
<![CDATA[
:61  %zext_ln868 = zext i18 %or_ln868_i to i19

]]></Node>
<StgValue><ssdm name="zext_ln868"/></StgValue>
</operation>

<operation id="185" st_id="19" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:68  %add_ln871 = add i10 7, %add_ln855

]]></Node>
<StgValue><ssdm name="add_ln871"/></StgValue>
</operation>

<operation id="186" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="64" op_0_bw="10">
<![CDATA[
:69  %zext_ln871 = zext i10 %add_ln871 to i64

]]></Node>
<StgValue><ssdm name="zext_ln871"/></StgValue>
</operation>

<operation id="187" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:70  %buf_addr_9 = getelementptr [680 x i8]* %buf, i64 0, i64 %zext_ln871

]]></Node>
<StgValue><ssdm name="buf_addr_9"/></StgValue>
</operation>

<operation id="188" st_id="19" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="8" op_0_bw="10">
<![CDATA[
:71  %buf_load_9 = load i8* %buf_addr_9, align 1

]]></Node>
<StgValue><ssdm name="buf_load_9"/></StgValue>
</operation>

<operation id="189" st_id="19" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:73  %add_ln872 = add i10 8, %add_ln855

]]></Node>
<StgValue><ssdm name="add_ln872"/></StgValue>
</operation>

<operation id="190" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="64" op_0_bw="10">
<![CDATA[
:74  %zext_ln872 = zext i10 %add_ln872 to i64

]]></Node>
<StgValue><ssdm name="zext_ln872"/></StgValue>
</operation>

<operation id="191" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:75  %buf_addr_10 = getelementptr [680 x i8]* %buf, i64 0, i64 %zext_ln872

]]></Node>
<StgValue><ssdm name="buf_addr_10"/></StgValue>
</operation>

<operation id="192" st_id="19" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="8" op_0_bw="10">
<![CDATA[
:76  %buf_load_10 = load i8* %buf_addr_10, align 1

]]></Node>
<StgValue><ssdm name="buf_load_10"/></StgValue>
</operation>

<operation id="193" st_id="19" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
:85  %sub_ln877 = sub i19 131072, %zext_ln868

]]></Node>
<StgValue><ssdm name="sub_ln877"/></StgValue>
</operation>

<operation id="194" st_id="19" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="0" op_0_bw="19" op_1_bw="10">
<![CDATA[
:86  store i19 %sub_ln877, i19* %v_vec_coeffs_addr_2, align 4

]]></Node>
<StgValue><ssdm name="store_ln877"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="195" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="2" op_0_bw="2" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
:62  %lshr_ln2 = call i2 @_ssdm_op_PartSelect.i2.i8.i32.i32(i8 %buf_load_8, i32 6, i32 7)

]]></Node>
<StgValue><ssdm name="lshr_ln2"/></StgValue>
</operation>

<operation id="196" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="8" op_0_bw="2">
<![CDATA[
:63  %zext_ln870 = zext i2 %lshr_ln2 to i8

]]></Node>
<StgValue><ssdm name="zext_ln870"/></StgValue>
</operation>

<operation id="197" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:64  %or_ln870 = or i8 %shl_ln855_1, 3

]]></Node>
<StgValue><ssdm name="or_ln870"/></StgValue>
</operation>

<operation id="198" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="11" op_0_bw="11" op_1_bw="3" op_2_bw="8">
<![CDATA[
:65  %tmp_6 = call i11 @_ssdm_op_BitConcatenate.i11.i3.i8(i3 %i_0, i8 %or_ln870)

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="199" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="64" op_0_bw="11">
<![CDATA[
:66  %zext_ln870_1 = zext i11 %tmp_6 to i64

]]></Node>
<StgValue><ssdm name="zext_ln870_1"/></StgValue>
</operation>

<operation id="200" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="10" op_0_bw="19" op_1_bw="64" op_2_bw="64">
<![CDATA[
:67  %v_vec_coeffs_addr_3 = getelementptr [1024 x i19]* %v_vec_coeffs, i64 0, i64 %zext_ln870_1

]]></Node>
<StgValue><ssdm name="v_vec_coeffs_addr_3"/></StgValue>
</operation>

<operation id="201" st_id="20" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="8" op_0_bw="10">
<![CDATA[
:71  %buf_load_9 = load i8* %buf_addr_9, align 1

]]></Node>
<StgValue><ssdm name="buf_load_9"/></StgValue>
</operation>

<operation id="202" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="10" op_0_bw="10" op_1_bw="8" op_2_bw="2">
<![CDATA[
:72  %shl_ln1 = call i10 @_ssdm_op_BitConcatenate.i10.i8.i2(i8 %buf_load_9, i2 0)

]]></Node>
<StgValue><ssdm name="shl_ln1"/></StgValue>
</operation>

<operation id="203" st_id="20" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="8" op_0_bw="10">
<![CDATA[
:76  %buf_load_10 = load i8* %buf_addr_10, align 1

]]></Node>
<StgValue><ssdm name="buf_load_10"/></StgValue>
</operation>

<operation id="204" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="10" op_0_bw="10" op_1_bw="2" op_2_bw="8">
<![CDATA[
:77  %tmp_4 = call i10 @_ssdm_op_BitConcatenate.i10.i2.i8(i2 0, i8 %zext_ln870)

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="205" st_id="20" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:78  %or_ln872 = or i10 %tmp_4, %shl_ln1

]]></Node>
<StgValue><ssdm name="or_ln872"/></StgValue>
</operation>

<operation id="206" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="18" op_0_bw="18" op_1_bw="8" op_2_bw="10">
<![CDATA[
:79  %or_ln872_i = call i18 @_ssdm_op_BitConcatenate.i18.i8.i10(i8 %buf_load_10, i10 %or_ln872)

]]></Node>
<StgValue><ssdm name="or_ln872_i"/></StgValue>
</operation>

<operation id="207" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="19" op_0_bw="18">
<![CDATA[
:80  %zext_ln872_1 = zext i18 %or_ln872_i to i19

]]></Node>
<StgValue><ssdm name="zext_ln872_1"/></StgValue>
</operation>

<operation id="208" st_id="20" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="189" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
:87  %sub_ln878 = sub i19 131072, %zext_ln872_1

]]></Node>
<StgValue><ssdm name="sub_ln878"/></StgValue>
</operation>

<operation id="209" st_id="20" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="0" op_0_bw="19" op_1_bw="10">
<![CDATA[
:88  store i19 %sub_ln878, i19* %v_vec_coeffs_addr_3, align 4

]]></Node>
<StgValue><ssdm name="store_ln878"/></StgValue>
</operation>

<operation id="210" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="0" op_0_bw="0">
<![CDATA[
:89  br label %7

]]></Node>
<StgValue><ssdm name="br_ln854"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
