

================================================================
== Vivado HLS Report for 'get_result'
================================================================
* Date:           Tue Apr  3 14:51:54 2018

* Version:        2017.4 (Build 2086221 on Fri Dec 15 21:13:33 MST 2017)
* Project:        exact_dot_product
* Solution:       base
* Product family: zynq
* Target device:  xc7z020clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   5.00|      4.11|        0.62|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+----------+
    |  Latency  |  Interval | Pipeline |
    | min | max | min | max |   Type   |
    +-----+-----+-----+-----+----------+
    |    4|    4|    1|    1| function |
    +-----+-----+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 5


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 1
  Pipeline-0 : II = 1, D = 5, States = { 1 2 3 4 5 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 

* FSM state operations: 

 <State 1> : 4.06ns
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%CompleteRegister_m_c = call i128 @_ssdm_op_Read.ap_auto.i128(i128 %CompleteRegister_m_cr_V_read)"
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%p_Repl2_2 = call i1 @_ssdm_op_BitSelect.i1.i128.i32(i128 %CompleteRegister_m_c, i32 127)" [exact_dot_product/complete_register.cpp:19]
ST_1 : Operation 8 [1/1] (1.08ns)   --->   "%flipped_V = xor i128 %CompleteRegister_m_c, -1" [exact_dot_product/complete_register.cpp:25]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%p_Result_s = call i64 @_ssdm_op_PartSelect.i64.i128.i32.i32(i128 %flipped_V, i32 64, i32 127)" [exact_dot_product/complete_register.cpp:26]
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%p_Result_3 = call i64 @_ssdm_op_PartSelect.i64.i128.i32.i32(i128 %CompleteRegister_m_c, i32 64, i32 127)" [exact_dot_product/complete_register.cpp:28]
ST_1 : Operation 11 [1/1] (4.06ns)   --->   "%tmp_29 = call i64 @llvm.ctlz.i64(i64 %p_Result_3, i1 true) nounwind" [exact_dot_product/complete_register.cpp:28]   --->   Core 59 'CTLZ' <Latency = 0> <II = 1> <Delay = 4.06> <FuncUnit> <Opcode : 'ctlz'> <InPorts = 1> <OutPorts = 1>
ST_1 : Operation 12 [1/1] (2.77ns)   --->   "%tmp_34 = icmp eq i64 %p_Result_3, 0" [exact_dot_product/complete_register.cpp:28]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%p_Result_s_22 = trunc i128 %flipped_V to i64" [exact_dot_product/complete_register.cpp:26]
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%p_Result_2 = trunc i128 %CompleteRegister_m_c to i64" [exact_dot_product/complete_register.cpp:28]
ST_1 : Operation 15 [1/1] (4.06ns)   --->   "%tmp_27 = call i64 @llvm.ctlz.i64(i64 %p_Result_2, i1 true) nounwind" [exact_dot_product/complete_register.cpp:28]   --->   Core 59 'CTLZ' <Latency = 0> <II = 1> <Delay = 4.06> <FuncUnit> <Opcode : 'ctlz'> <InPorts = 1> <OutPorts = 1>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%tmp_39 = trunc i64 %tmp_27 to i8" [exact_dot_product/complete_register.cpp:28]
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%tmp_40 = trunc i64 %tmp_29 to i8" [exact_dot_product/complete_register.cpp:28]

 <State 2> : 4.06ns
ST_2 : Operation 18 [1/1] (4.06ns)   --->   "%tmp_32 = call i64 @llvm.ctlz.i64(i64 %p_Result_s, i1 true) nounwind" [exact_dot_product/complete_register.cpp:26]   --->   Core 59 'CTLZ' <Latency = 0> <II = 1> <Delay = 4.06> <FuncUnit> <Opcode : 'ctlz'> <InPorts = 1> <OutPorts = 1>
ST_2 : Operation 19 [1/1] (2.77ns)   --->   "%tmp_33 = icmp eq i64 %p_Result_s, 0" [exact_dot_product/complete_register.cpp:26]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 20 [1/1] (4.06ns)   --->   "%tmp_s = call i64 @llvm.ctlz.i64(i64 %p_Result_s_22, i1 true) nounwind" [exact_dot_product/complete_register.cpp:26]   --->   Core 59 'CTLZ' <Latency = 0> <II = 1> <Delay = 4.06> <FuncUnit> <Opcode : 'ctlz'> <InPorts = 1> <OutPorts = 1>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%tmp = trunc i64 %tmp_s to i8" [exact_dot_product/complete_register.cpp:26]
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%tmp_36 = trunc i64 %tmp_32 to i8" [exact_dot_product/complete_register.cpp:26]
ST_2 : Operation 23 [1/1] (1.91ns)   --->   "%tmp_38 = add i8 %tmp_39, %tmp_40" [exact_dot_product/complete_register.cpp:28]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 24 [1/1] (1.37ns)   --->   "%leading_signs_V_1 = select i1 %tmp_34, i8 %tmp_38, i8 %tmp_40" [exact_dot_product/complete_register.cpp:28]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

 <State 3> : 3.29ns
ST_3 : Operation 25 [1/1] (1.91ns)   --->   "%tmp_37 = add i8 %tmp, %tmp_36" [exact_dot_product/complete_register.cpp:26]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 26 [1/1] (0.00ns) (grouped into LUT with out node leading_signs_V_2)   --->   "%leading_signs_V = select i1 %tmp_33, i8 %tmp_37, i8 %tmp_36" [exact_dot_product/complete_register.cpp:26]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 27 [1/1] (1.55ns)   --->   "%tmp_31 = icmp eq i8 %leading_signs_V_1, -128" [exact_dot_product/complete_register.cpp:29]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 28 [1/1] (1.37ns) (out node of the LUT)   --->   "%leading_signs_V_2 = select i1 %p_Repl2_2, i8 %leading_signs_V, i8 %leading_signs_V_1" [exact_dot_product/complete_register.cpp:19]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 29 [1/1] (0.00ns)   --->   "%tmp_41 = trunc i8 %leading_signs_V_2 to i5" [exact_dot_product/complete_register.cpp:35]

 <State 4> : 3.85ns
ST_4 : Operation 30 [1/1] (1.78ns)   --->   "%tmp_35 = sub i5 0, %tmp_41" [exact_dot_product/complete_register.cpp:35]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 31 [1/1] (0.00ns)   --->   "%rhs_V_cast = zext i8 %leading_signs_V_2 to i9" [exact_dot_product/complete_register.cpp:40]
ST_4 : Operation 32 [1/1] (1.91ns)   --->   "%addconv = sub i9 126, %rhs_V_cast" [exact_dot_product/complete_register.cpp:40]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 33 [1/1] (0.00ns)   --->   "%tmp_37_cast = sext i9 %addconv to i32" [exact_dot_product/complete_register.cpp:42]
ST_4 : Operation 34 [1/1] (0.00ns)   --->   "%tmp_42 = call i1 @_ssdm_op_BitSelect.i1.i9.i32(i9 %addconv, i32 8)" [exact_dot_product/complete_register.cpp:40]
ST_4 : Operation 35 [1/1] (0.00ns)   --->   "%tmp_43 = call i1 @_ssdm_op_BitSelect.i1.i128.i32(i128 %CompleteRegister_m_c, i32 %tmp_37_cast)" [exact_dot_product/complete_register.cpp:42]
ST_4 : Operation 36 [1/1] (1.66ns)   --->   "%tmp_46_1 = icmp sgt i9 %addconv, 0" [exact_dot_product/complete_register.cpp:40]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 37 [1/1] (1.93ns)   --->   "%index_assign_1_1 = add i9 -1, %addconv" [exact_dot_product/complete_register.cpp:42]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 38 [1/1] (0.00ns)   --->   "%index_assign_1_1_cas = sext i9 %index_assign_1_1 to i32" [exact_dot_product/complete_register.cpp:42]
ST_4 : Operation 39 [1/1] (0.00ns)   --->   "%tmp_44 = call i1 @_ssdm_op_BitSelect.i1.i128.i32(i128 %CompleteRegister_m_c, i32 %index_assign_1_1_cas)" [exact_dot_product/complete_register.cpp:42]
ST_4 : Operation 40 [1/1] (1.93ns)   --->   "%r_V_2 = add i9 -2, %addconv" [exact_dot_product/complete_register.cpp:40]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 41 [1/1] (0.00ns)   --->   "%tmp_46 = call i1 @_ssdm_op_BitSelect.i1.i9.i32(i9 %r_V_2, i32 8)" [exact_dot_product/complete_register.cpp:40]
ST_4 : Operation 42 [1/1] (0.00ns)   --->   "%index_assign_1_2_cas = sext i9 %r_V_2 to i32" [exact_dot_product/complete_register.cpp:42]
ST_4 : Operation 43 [1/1] (0.00ns)   --->   "%tmp_47 = call i1 @_ssdm_op_BitSelect.i1.i128.i32(i128 %CompleteRegister_m_c, i32 %index_assign_1_2_cas)" [exact_dot_product/complete_register.cpp:42]
ST_4 : Operation 44 [1/1] (1.93ns)   --->   "%r_V_3 = add i9 -3, %addconv" [exact_dot_product/complete_register.cpp:40]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 45 [1/1] (0.00ns)   --->   "%tmp_49 = call i1 @_ssdm_op_BitSelect.i1.i9.i32(i9 %r_V_3, i32 8)" [exact_dot_product/complete_register.cpp:40]
ST_4 : Operation 46 [1/1] (0.00ns)   --->   "%index_assign_1_3_cas = sext i9 %r_V_3 to i32" [exact_dot_product/complete_register.cpp:42]
ST_4 : Operation 47 [1/1] (0.00ns)   --->   "%tmp_51 = call i1 @_ssdm_op_BitSelect.i1.i128.i32(i128 %CompleteRegister_m_c, i32 %index_assign_1_3_cas)" [exact_dot_product/complete_register.cpp:42]
ST_4 : Operation 48 [1/1] (1.93ns)   --->   "%r_V_4 = add i9 -4, %addconv" [exact_dot_product/complete_register.cpp:40]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 49 [1/1] (0.00ns)   --->   "%tmp_53 = call i1 @_ssdm_op_BitSelect.i1.i9.i32(i9 %r_V_4, i32 8)" [exact_dot_product/complete_register.cpp:40]
ST_4 : Operation 50 [1/1] (0.00ns)   --->   "%index_assign_1_4_cas = sext i9 %r_V_4 to i32" [exact_dot_product/complete_register.cpp:42]
ST_4 : Operation 51 [1/1] (0.00ns)   --->   "%tmp_54 = call i1 @_ssdm_op_BitSelect.i1.i128.i32(i128 %CompleteRegister_m_c, i32 %index_assign_1_4_cas)" [exact_dot_product/complete_register.cpp:42]
ST_4 : Operation 52 [1/1] (1.93ns)   --->   "%r_V_5 = add i9 -5, %addconv" [exact_dot_product/complete_register.cpp:40]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 53 [1/1] (0.00ns)   --->   "%tmp_56 = call i1 @_ssdm_op_BitSelect.i1.i9.i32(i9 %r_V_5, i32 8)" [exact_dot_product/complete_register.cpp:40]
ST_4 : Operation 54 [1/1] (0.00ns)   --->   "%index_assign_1_5_cas = sext i9 %r_V_5 to i32" [exact_dot_product/complete_register.cpp:42]
ST_4 : Operation 55 [1/1] (0.00ns)   --->   "%tmp_57 = call i1 @_ssdm_op_BitSelect.i1.i128.i32(i128 %CompleteRegister_m_c, i32 %index_assign_1_5_cas)" [exact_dot_product/complete_register.cpp:42]
ST_4 : Operation 56 [1/1] (1.93ns)   --->   "%r_V_6 = add i9 -6, %addconv" [exact_dot_product/complete_register.cpp:40]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 57 [1/1] (0.00ns)   --->   "%tmp_64 = call i1 @_ssdm_op_BitSelect.i1.i9.i32(i9 %r_V_6, i32 8)" [exact_dot_product/complete_register.cpp:40]
ST_4 : Operation 58 [1/1] (0.00ns)   --->   "%index_assign_1_6_cas = sext i9 %r_V_6 to i32" [exact_dot_product/complete_register.cpp:42]
ST_4 : Operation 59 [1/1] (0.00ns)   --->   "%tmp_65 = call i1 @_ssdm_op_BitSelect.i1.i128.i32(i128 %CompleteRegister_m_c, i32 %index_assign_1_6_cas)" [exact_dot_product/complete_register.cpp:42]
ST_4 : Operation 60 [1/1] (1.93ns)   --->   "%r_V_7 = add i9 -7, %addconv" [exact_dot_product/complete_register.cpp:40]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 61 [1/1] (0.00ns)   --->   "%tmp_66 = call i1 @_ssdm_op_BitSelect.i1.i9.i32(i9 %r_V_7, i32 8)" [exact_dot_product/complete_register.cpp:40]
ST_4 : Operation 62 [1/1] (0.00ns)   --->   "%index_assign_1_7_cas = sext i9 %r_V_7 to i32" [exact_dot_product/complete_register.cpp:42]
ST_4 : Operation 63 [1/1] (0.00ns)   --->   "%tmp_67 = call i1 @_ssdm_op_BitSelect.i1.i128.i32(i128 %CompleteRegister_m_c, i32 %index_assign_1_7_cas)" [exact_dot_product/complete_register.cpp:42]
ST_4 : Operation 64 [1/1] (1.93ns)   --->   "%r_V_8 = add i9 -8, %addconv" [exact_dot_product/complete_register.cpp:40]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 65 [1/1] (0.00ns)   --->   "%tmp_68 = call i1 @_ssdm_op_BitSelect.i1.i9.i32(i9 %r_V_8, i32 8)" [exact_dot_product/complete_register.cpp:40]
ST_4 : Operation 66 [1/1] (0.00ns)   --->   "%index_assign_1_8_cas = sext i9 %r_V_8 to i32" [exact_dot_product/complete_register.cpp:42]
ST_4 : Operation 67 [1/1] (0.00ns)   --->   "%tmp_69 = call i1 @_ssdm_op_BitSelect.i1.i128.i32(i128 %CompleteRegister_m_c, i32 %index_assign_1_8_cas)" [exact_dot_product/complete_register.cpp:42]
ST_4 : Operation 68 [1/1] (1.93ns)   --->   "%r_V_9 = add i9 -9, %addconv" [exact_dot_product/complete_register.cpp:40]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 69 [1/1] (0.00ns)   --->   "%tmp_70 = call i1 @_ssdm_op_BitSelect.i1.i9.i32(i9 %r_V_9, i32 8)" [exact_dot_product/complete_register.cpp:40]
ST_4 : Operation 70 [1/1] (0.00ns)   --->   "%index_assign_1_9_cas = sext i9 %r_V_9 to i32" [exact_dot_product/complete_register.cpp:42]
ST_4 : Operation 71 [1/1] (0.00ns)   --->   "%tmp_71 = call i1 @_ssdm_op_BitSelect.i1.i128.i32(i128 %CompleteRegister_m_c, i32 %index_assign_1_9_cas)" [exact_dot_product/complete_register.cpp:42]

 <State 5> : 4.11ns
ST_5 : Operation 72 [1/1] (0.00ns) (grouped into LUT with out node p_Result_5)   --->   "%exponent_V = xor i5 %tmp_35, -16" [exact_dot_product/complete_register.cpp:35]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 73 [1/1] (0.00ns)   --->   "%p_Result_4 = call i10 @_ssdm_op_BitConcatenate.i10.i1.i9(i1 %tmp_43, i9 0)" [exact_dot_product/complete_register.cpp:42]
ST_5 : Operation 74 [1/1] (1.37ns)   --->   "%p_0265_1 = select i1 %tmp_42, i10 0, i10 %p_Result_4" [exact_dot_product/complete_register.cpp:40]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 75 [1/1] (0.93ns)   --->   "%tmp_45 = and i1 %tmp_46_1, %tmp_44" [exact_dot_product/complete_register.cpp:40]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 76 [1/1] (0.00ns) (grouped into LUT with out node p_Result_5)   --->   "%rev5 = xor i1 %tmp_46, true" [exact_dot_product/complete_register.cpp:40]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 77 [1/1] (0.00ns) (grouped into LUT with out node p_Result_5)   --->   "%tmp_48 = and i1 %tmp_47, %rev5" [exact_dot_product/complete_register.cpp:42]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 78 [1/1] (0.00ns) (grouped into LUT with out node p_Result_5)   --->   "%rev8 = xor i1 %tmp_49, true" [exact_dot_product/complete_register.cpp:40]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 79 [1/1] (0.00ns) (grouped into LUT with out node p_Result_5)   --->   "%tmp_52 = and i1 %tmp_51, %rev8" [exact_dot_product/complete_register.cpp:42]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 80 [1/1] (0.00ns) (grouped into LUT with out node p_Result_5)   --->   "%rev = xor i1 %tmp_53, true" [exact_dot_product/complete_register.cpp:40]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 81 [1/1] (0.00ns) (grouped into LUT with out node p_Result_5)   --->   "%tmp_55 = and i1 %tmp_54, %rev" [exact_dot_product/complete_register.cpp:42]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 82 [1/1] (0.00ns) (grouped into LUT with out node p_Result_5)   --->   "%rev1 = xor i1 %tmp_56, true" [exact_dot_product/complete_register.cpp:40]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 83 [1/1] (0.00ns) (grouped into LUT with out node p_Result_5)   --->   "%tmp_58 = and i1 %tmp_57, %rev1" [exact_dot_product/complete_register.cpp:42]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 84 [1/1] (0.00ns) (grouped into LUT with out node p_Result_5)   --->   "%rev2 = xor i1 %tmp_64, true" [exact_dot_product/complete_register.cpp:40]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 85 [1/1] (0.00ns) (grouped into LUT with out node p_Result_5)   --->   "%tmp_59 = and i1 %tmp_65, %rev2" [exact_dot_product/complete_register.cpp:42]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 86 [1/1] (0.00ns) (grouped into LUT with out node p_Result_5)   --->   "%rev3 = xor i1 %tmp_66, true" [exact_dot_product/complete_register.cpp:40]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 87 [1/1] (0.00ns) (grouped into LUT with out node p_Result_5)   --->   "%tmp_60 = and i1 %tmp_67, %rev3" [exact_dot_product/complete_register.cpp:42]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 88 [1/1] (0.00ns) (grouped into LUT with out node p_Result_5)   --->   "%rev4 = xor i1 %tmp_68, true" [exact_dot_product/complete_register.cpp:40]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 89 [1/1] (0.00ns) (grouped into LUT with out node p_Result_5)   --->   "%tmp_61 = and i1 %tmp_69, %rev4" [exact_dot_product/complete_register.cpp:42]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 90 [1/1] (0.00ns) (grouped into LUT with out node p_Result_5)   --->   "%rev6 = xor i1 %tmp_70, true" [exact_dot_product/complete_register.cpp:40]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 91 [1/1] (0.00ns) (grouped into LUT with out node p_Result_5)   --->   "%tmp_62 = and i1 %tmp_71, %rev6" [exact_dot_product/complete_register.cpp:42]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 92 [1/1] (0.00ns) (grouped into LUT with out node p_Result_5)   --->   "%tmp_63 = call i9 @_ssdm_op_BitConcatenate.i9.i1.i1.i1.i1.i1.i1.i1.i1.i1(i1 %tmp_45, i1 %tmp_48, i1 %tmp_52, i1 %tmp_55, i1 %tmp_58, i1 %tmp_59, i1 %tmp_60, i1 %tmp_61, i1 %tmp_62)" [exact_dot_product/complete_register.cpp:40]
ST_5 : Operation 93 [1/1] (0.00ns) (grouped into LUT with out node p_Result_5)   --->   "%p_0265_1_9 = call i10 @_ssdm_op_PartSet.i10.i10.i9.i32.i32(i10 %p_0265_1, i9 %tmp_63, i32 0, i32 8)" [exact_dot_product/complete_register.cpp:40]
ST_5 : Operation 94 [1/1] (0.00ns) (grouped into LUT with out node p_Result_5)   --->   "%p_not = xor i1 %tmp_71, true" [exact_dot_product/complete_register.cpp:42]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 95 [1/1] (0.00ns) (grouped into LUT with out node p_Result_5)   --->   "%tmp_50 = or i1 %tmp_70, %p_not" [exact_dot_product/complete_register.cpp:40]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 96 [1/1] (0.00ns) (grouped into LUT with out node p_Result_5)   --->   "%p_not1 = xor i1 %tmp_69, true" [exact_dot_product/complete_register.cpp:42]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 97 [1/1] (0.00ns) (grouped into LUT with out node p_Result_5)   --->   "%tmp_49_1 = or i1 %tmp_68, %p_not1" [exact_dot_product/complete_register.cpp:40]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 98 [1/1] (0.00ns) (grouped into LUT with out node p_Result_5)   --->   "%p_not2 = xor i1 %tmp_67, true" [exact_dot_product/complete_register.cpp:42]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 99 [1/1] (0.00ns) (grouped into LUT with out node p_Result_5)   --->   "%tmp_49_2 = or i1 %tmp_66, %p_not2" [exact_dot_product/complete_register.cpp:40]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 100 [1/1] (0.00ns) (grouped into LUT with out node p_Result_5)   --->   "%p_not3 = xor i1 %tmp_65, true" [exact_dot_product/complete_register.cpp:42]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 101 [1/1] (0.00ns) (grouped into LUT with out node p_Result_5)   --->   "%tmp_49_3 = or i1 %tmp_64, %p_not3" [exact_dot_product/complete_register.cpp:40]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 102 [1/1] (0.00ns) (grouped into LUT with out node p_Result_5)   --->   "%p_not4 = xor i1 %tmp_57, true" [exact_dot_product/complete_register.cpp:42]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 103 [1/1] (0.00ns) (grouped into LUT with out node p_Result_5)   --->   "%tmp_49_4 = or i1 %tmp_56, %p_not4" [exact_dot_product/complete_register.cpp:40]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 104 [1/1] (0.00ns) (grouped into LUT with out node p_Result_5)   --->   "%p_not5 = xor i1 %tmp_54, true" [exact_dot_product/complete_register.cpp:42]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 105 [1/1] (0.00ns) (grouped into LUT with out node p_Result_5)   --->   "%tmp_49_5 = or i1 %tmp_53, %p_not5" [exact_dot_product/complete_register.cpp:40]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 106 [1/1] (0.00ns) (grouped into LUT with out node p_Result_5)   --->   "%p_not6 = xor i1 %tmp_51, true" [exact_dot_product/complete_register.cpp:42]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 107 [1/1] (0.00ns) (grouped into LUT with out node p_Result_5)   --->   "%tmp_49_6 = or i1 %tmp_49, %p_not6" [exact_dot_product/complete_register.cpp:40]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 108 [1/1] (0.00ns) (grouped into LUT with out node p_Result_5)   --->   "%p_not7 = xor i1 %tmp_47, true" [exact_dot_product/complete_register.cpp:42]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 109 [1/1] (0.00ns) (grouped into LUT with out node p_Result_5)   --->   "%tmp_49_7 = or i1 %tmp_46, %p_not7" [exact_dot_product/complete_register.cpp:40]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 110 [1/1] (0.00ns) (grouped into LUT with out node p_Result_5)   --->   "%tmp_49_8 = xor i1 %tmp_45, true" [exact_dot_product/complete_register.cpp:40]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 111 [1/1] (0.00ns) (grouped into LUT with out node p_Result_5)   --->   "%tmp_72 = call i1 @_ssdm_op_BitSelect.i1.i10.i32(i10 %p_0265_1, i32 9)" [exact_dot_product/complete_register.cpp:50]
ST_5 : Operation 112 [1/1] (0.00ns) (grouped into LUT with out node p_Result_5)   --->   "%tmp_49_9 = xor i1 %tmp_72, true" [exact_dot_product/complete_register.cpp:50]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 113 [1/1] (0.00ns) (grouped into LUT with out node p_Result_5)   --->   "%p_Result_28_9 = call i10 @_ssdm_op_BitConcatenate.i10.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1(i1 %tmp_49_9, i1 %tmp_49_8, i1 %tmp_49_7, i1 %tmp_49_6, i1 %tmp_49_5, i1 %tmp_49_4, i1 %tmp_49_3, i1 %tmp_49_2, i1 %tmp_49_1, i1 %tmp_50)" [exact_dot_product/complete_register.cpp:50]
ST_5 : Operation 114 [1/1] (0.00ns) (grouped into LUT with out node p_Result_5)   --->   "%p_Repl2_s = select i1 %p_Repl2_2, i10 %p_Result_28_9, i10 %p_0265_1_9" [exact_dot_product/complete_register.cpp:54]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 115 [1/1] (1.37ns) (out node of the LUT)   --->   "%p_Result_5 = call i16 @_ssdm_op_BitConcatenate.i16.i1.i5.i10(i1 %p_Repl2_2, i5 %exponent_V, i10 %p_Repl2_s)" [exact_dot_product/complete_register.cpp:54]
ST_5 : Operation 116 [1/1] (0.00ns) (grouped into LUT with out node agg_result_V)   --->   "%sel_tmp = xor i1 %p_Repl2_2, true" [exact_dot_product/complete_register.cpp:19]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 117 [1/1] (0.00ns) (grouped into LUT with out node agg_result_V)   --->   "%sel_tmp1 = and i1 %tmp_31, %sel_tmp" [exact_dot_product/complete_register.cpp:29]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 118 [1/1] (1.37ns) (out node of the LUT)   --->   "%agg_result_V = select i1 %sel_tmp1, i16 0, i16 %p_Result_5" [exact_dot_product/complete_register.cpp:29]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 119 [1/1] (0.00ns)   --->   "ret i16 %agg_result_V" [exact_dot_product/complete_register.cpp:57]


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 1
- Is pipelined: 1
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ CompleteRegister_m_cr_V_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
CompleteRegister_m_c (read          ) [ 011110]
p_Repl2_2            (bitselect     ) [ 011111]
flipped_V            (xor           ) [ 000000]
p_Result_s           (partselect    ) [ 011000]
p_Result_3           (partselect    ) [ 000000]
tmp_29               (ctlz          ) [ 000000]
tmp_34               (icmp          ) [ 011000]
p_Result_s_22        (trunc         ) [ 011000]
p_Result_2           (trunc         ) [ 000000]
tmp_27               (ctlz          ) [ 000000]
tmp_39               (trunc         ) [ 011000]
tmp_40               (trunc         ) [ 011000]
tmp_32               (ctlz          ) [ 000000]
tmp_33               (icmp          ) [ 010100]
tmp_s                (ctlz          ) [ 000000]
tmp                  (trunc         ) [ 010100]
tmp_36               (trunc         ) [ 010100]
tmp_38               (add           ) [ 000000]
leading_signs_V_1    (select        ) [ 010100]
tmp_37               (add           ) [ 000000]
leading_signs_V      (select        ) [ 000000]
tmp_31               (icmp          ) [ 010011]
leading_signs_V_2    (select        ) [ 010010]
tmp_41               (trunc         ) [ 010010]
tmp_35               (sub           ) [ 010001]
rhs_V_cast           (zext          ) [ 000000]
addconv              (sub           ) [ 000000]
tmp_37_cast          (sext          ) [ 000000]
tmp_42               (bitselect     ) [ 010001]
tmp_43               (bitselect     ) [ 010001]
tmp_46_1             (icmp          ) [ 010001]
index_assign_1_1     (add           ) [ 000000]
index_assign_1_1_cas (sext          ) [ 000000]
tmp_44               (bitselect     ) [ 010001]
r_V_2                (add           ) [ 000000]
tmp_46               (bitselect     ) [ 010001]
index_assign_1_2_cas (sext          ) [ 000000]
tmp_47               (bitselect     ) [ 010001]
r_V_3                (add           ) [ 000000]
tmp_49               (bitselect     ) [ 010001]
index_assign_1_3_cas (sext          ) [ 000000]
tmp_51               (bitselect     ) [ 010001]
r_V_4                (add           ) [ 000000]
tmp_53               (bitselect     ) [ 010001]
index_assign_1_4_cas (sext          ) [ 000000]
tmp_54               (bitselect     ) [ 010001]
r_V_5                (add           ) [ 000000]
tmp_56               (bitselect     ) [ 010001]
index_assign_1_5_cas (sext          ) [ 000000]
tmp_57               (bitselect     ) [ 010001]
r_V_6                (add           ) [ 000000]
tmp_64               (bitselect     ) [ 010001]
index_assign_1_6_cas (sext          ) [ 000000]
tmp_65               (bitselect     ) [ 010001]
r_V_7                (add           ) [ 000000]
tmp_66               (bitselect     ) [ 010001]
index_assign_1_7_cas (sext          ) [ 000000]
tmp_67               (bitselect     ) [ 010001]
r_V_8                (add           ) [ 000000]
tmp_68               (bitselect     ) [ 010001]
index_assign_1_8_cas (sext          ) [ 000000]
tmp_69               (bitselect     ) [ 010001]
r_V_9                (add           ) [ 000000]
tmp_70               (bitselect     ) [ 010001]
index_assign_1_9_cas (sext          ) [ 000000]
tmp_71               (bitselect     ) [ 010001]
exponent_V           (xor           ) [ 000000]
p_Result_4           (bitconcatenate) [ 000000]
p_0265_1             (select        ) [ 000000]
tmp_45               (and           ) [ 000000]
rev5                 (xor           ) [ 000000]
tmp_48               (and           ) [ 000000]
rev8                 (xor           ) [ 000000]
tmp_52               (and           ) [ 000000]
rev                  (xor           ) [ 000000]
tmp_55               (and           ) [ 000000]
rev1                 (xor           ) [ 000000]
tmp_58               (and           ) [ 000000]
rev2                 (xor           ) [ 000000]
tmp_59               (and           ) [ 000000]
rev3                 (xor           ) [ 000000]
tmp_60               (and           ) [ 000000]
rev4                 (xor           ) [ 000000]
tmp_61               (and           ) [ 000000]
rev6                 (xor           ) [ 000000]
tmp_62               (and           ) [ 000000]
tmp_63               (bitconcatenate) [ 000000]
p_0265_1_9           (partset       ) [ 000000]
p_not                (xor           ) [ 000000]
tmp_50               (or            ) [ 000000]
p_not1               (xor           ) [ 000000]
tmp_49_1             (or            ) [ 000000]
p_not2               (xor           ) [ 000000]
tmp_49_2             (or            ) [ 000000]
p_not3               (xor           ) [ 000000]
tmp_49_3             (or            ) [ 000000]
p_not4               (xor           ) [ 000000]
tmp_49_4             (or            ) [ 000000]
p_not5               (xor           ) [ 000000]
tmp_49_5             (or            ) [ 000000]
p_not6               (xor           ) [ 000000]
tmp_49_6             (or            ) [ 000000]
p_not7               (xor           ) [ 000000]
tmp_49_7             (or            ) [ 000000]
tmp_49_8             (xor           ) [ 000000]
tmp_72               (bitselect     ) [ 000000]
tmp_49_9             (xor           ) [ 000000]
p_Result_28_9        (bitconcatenate) [ 000000]
p_Repl2_s            (select        ) [ 000000]
p_Result_5           (bitconcatenate) [ 000000]
sel_tmp              (xor           ) [ 000000]
sel_tmp1             (and           ) [ 000000]
agg_result_V         (select        ) [ 000000]
StgValue_119         (ret           ) [ 000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="CompleteRegister_m_cr_V_read">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="CompleteRegister_m_cr_V_read"/></StgValue>
</bind>
</comp>

<comp id="2" class="1001" name="const_2">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i128"/></StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i128.i32"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i64.i128.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="llvm.ctlz.i64"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i9.i32"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i10.i1.i9"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i9.i1.i1.i1.i1.i1.i1.i1.i1.i1"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSet.i10.i10.i9.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i10.i32"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i10.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i16.i1.i5.i10"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1004" name="CompleteRegister_m_c_read_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="128" slack="0"/>
<pin id="74" dir="0" index="1" bw="128" slack="0"/>
<pin id="75" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="CompleteRegister_m_c/1 "/>
</bind>
</comp>

<comp id="78" class="1004" name="p_Repl2_2_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="1" slack="0"/>
<pin id="80" dir="0" index="1" bw="128" slack="0"/>
<pin id="81" dir="0" index="2" bw="8" slack="0"/>
<pin id="82" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Repl2_2/1 "/>
</bind>
</comp>

<comp id="86" class="1004" name="flipped_V_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="128" slack="0"/>
<pin id="88" dir="0" index="1" bw="1" slack="0"/>
<pin id="89" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="flipped_V/1 "/>
</bind>
</comp>

<comp id="92" class="1004" name="p_Result_s_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="64" slack="0"/>
<pin id="94" dir="0" index="1" bw="128" slack="0"/>
<pin id="95" dir="0" index="2" bw="8" slack="0"/>
<pin id="96" dir="0" index="3" bw="8" slack="0"/>
<pin id="97" dir="1" index="4" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_s/1 "/>
</bind>
</comp>

<comp id="102" class="1004" name="p_Result_3_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="64" slack="0"/>
<pin id="104" dir="0" index="1" bw="128" slack="0"/>
<pin id="105" dir="0" index="2" bw="8" slack="0"/>
<pin id="106" dir="0" index="3" bw="8" slack="0"/>
<pin id="107" dir="1" index="4" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_3/1 "/>
</bind>
</comp>

<comp id="112" class="1004" name="tmp_29_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="64" slack="0"/>
<pin id="114" dir="0" index="1" bw="64" slack="0"/>
<pin id="115" dir="0" index="2" bw="1" slack="0"/>
<pin id="116" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="ctlz(523) " fcode="ctlz"/>
<opset="tmp_29/1 "/>
</bind>
</comp>

<comp id="120" class="1004" name="tmp_34_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="64" slack="0"/>
<pin id="122" dir="0" index="1" bw="1" slack="0"/>
<pin id="123" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_34/1 "/>
</bind>
</comp>

<comp id="126" class="1004" name="p_Result_s_22_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="128" slack="0"/>
<pin id="128" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="p_Result_s_22/1 "/>
</bind>
</comp>

<comp id="130" class="1004" name="p_Result_2_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="128" slack="0"/>
<pin id="132" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="p_Result_2/1 "/>
</bind>
</comp>

<comp id="134" class="1004" name="tmp_27_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="64" slack="0"/>
<pin id="136" dir="0" index="1" bw="64" slack="0"/>
<pin id="137" dir="0" index="2" bw="1" slack="0"/>
<pin id="138" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="ctlz(523) " fcode="ctlz"/>
<opset="tmp_27/1 "/>
</bind>
</comp>

<comp id="142" class="1004" name="tmp_39_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="64" slack="0"/>
<pin id="144" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_39/1 "/>
</bind>
</comp>

<comp id="146" class="1004" name="tmp_40_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="64" slack="0"/>
<pin id="148" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_40/1 "/>
</bind>
</comp>

<comp id="150" class="1004" name="tmp_32_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="64" slack="0"/>
<pin id="152" dir="0" index="1" bw="64" slack="1"/>
<pin id="153" dir="0" index="2" bw="1" slack="0"/>
<pin id="154" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="ctlz(523) " fcode="ctlz"/>
<opset="tmp_32/2 "/>
</bind>
</comp>

<comp id="157" class="1004" name="tmp_33_fu_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="64" slack="1"/>
<pin id="159" dir="0" index="1" bw="1" slack="0"/>
<pin id="160" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_33/2 "/>
</bind>
</comp>

<comp id="162" class="1004" name="tmp_s_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="64" slack="0"/>
<pin id="164" dir="0" index="1" bw="64" slack="1"/>
<pin id="165" dir="0" index="2" bw="1" slack="0"/>
<pin id="166" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="ctlz(523) " fcode="ctlz"/>
<opset="tmp_s/2 "/>
</bind>
</comp>

<comp id="169" class="1004" name="tmp_fu_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="64" slack="0"/>
<pin id="171" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="173" class="1004" name="tmp_36_fu_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="64" slack="0"/>
<pin id="175" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_36/2 "/>
</bind>
</comp>

<comp id="177" class="1004" name="tmp_38_fu_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="8" slack="1"/>
<pin id="179" dir="0" index="1" bw="8" slack="1"/>
<pin id="180" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_38/2 "/>
</bind>
</comp>

<comp id="181" class="1004" name="leading_signs_V_1_fu_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="1" slack="1"/>
<pin id="183" dir="0" index="1" bw="8" slack="0"/>
<pin id="184" dir="0" index="2" bw="8" slack="1"/>
<pin id="185" dir="1" index="3" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="leading_signs_V_1/2 "/>
</bind>
</comp>

<comp id="187" class="1004" name="tmp_37_fu_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="8" slack="1"/>
<pin id="189" dir="0" index="1" bw="8" slack="1"/>
<pin id="190" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_37/3 "/>
</bind>
</comp>

<comp id="191" class="1004" name="leading_signs_V_fu_191">
<pin_list>
<pin id="192" dir="0" index="0" bw="1" slack="1"/>
<pin id="193" dir="0" index="1" bw="8" slack="0"/>
<pin id="194" dir="0" index="2" bw="8" slack="1"/>
<pin id="195" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="leading_signs_V/3 "/>
</bind>
</comp>

<comp id="197" class="1004" name="tmp_31_fu_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="8" slack="1"/>
<pin id="199" dir="0" index="1" bw="8" slack="0"/>
<pin id="200" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_31/3 "/>
</bind>
</comp>

<comp id="202" class="1004" name="leading_signs_V_2_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="1" slack="2"/>
<pin id="204" dir="0" index="1" bw="8" slack="0"/>
<pin id="205" dir="0" index="2" bw="8" slack="1"/>
<pin id="206" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="leading_signs_V_2/3 "/>
</bind>
</comp>

<comp id="208" class="1004" name="tmp_41_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="8" slack="0"/>
<pin id="210" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_41/3 "/>
</bind>
</comp>

<comp id="212" class="1004" name="tmp_35_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="1" slack="0"/>
<pin id="214" dir="0" index="1" bw="5" slack="1"/>
<pin id="215" dir="1" index="2" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_35/4 "/>
</bind>
</comp>

<comp id="217" class="1004" name="rhs_V_cast_fu_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="8" slack="1"/>
<pin id="219" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="rhs_V_cast/4 "/>
</bind>
</comp>

<comp id="220" class="1004" name="addconv_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="8" slack="0"/>
<pin id="222" dir="0" index="1" bw="8" slack="0"/>
<pin id="223" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="addconv/4 "/>
</bind>
</comp>

<comp id="226" class="1004" name="tmp_37_cast_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="9" slack="0"/>
<pin id="228" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_37_cast/4 "/>
</bind>
</comp>

<comp id="230" class="1004" name="tmp_42_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="1" slack="0"/>
<pin id="232" dir="0" index="1" bw="9" slack="0"/>
<pin id="233" dir="0" index="2" bw="5" slack="0"/>
<pin id="234" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_42/4 "/>
</bind>
</comp>

<comp id="238" class="1004" name="tmp_43_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="1" slack="0"/>
<pin id="240" dir="0" index="1" bw="128" slack="3"/>
<pin id="241" dir="0" index="2" bw="9" slack="0"/>
<pin id="242" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_43/4 "/>
</bind>
</comp>

<comp id="245" class="1004" name="tmp_46_1_fu_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="9" slack="0"/>
<pin id="247" dir="0" index="1" bw="1" slack="0"/>
<pin id="248" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_46_1/4 "/>
</bind>
</comp>

<comp id="251" class="1004" name="index_assign_1_1_fu_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="1" slack="0"/>
<pin id="253" dir="0" index="1" bw="9" slack="0"/>
<pin id="254" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="index_assign_1_1/4 "/>
</bind>
</comp>

<comp id="257" class="1004" name="index_assign_1_1_cas_fu_257">
<pin_list>
<pin id="258" dir="0" index="0" bw="9" slack="0"/>
<pin id="259" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="index_assign_1_1_cas/4 "/>
</bind>
</comp>

<comp id="261" class="1004" name="tmp_44_fu_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="1" slack="0"/>
<pin id="263" dir="0" index="1" bw="128" slack="3"/>
<pin id="264" dir="0" index="2" bw="9" slack="0"/>
<pin id="265" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_44/4 "/>
</bind>
</comp>

<comp id="268" class="1004" name="r_V_2_fu_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="2" slack="0"/>
<pin id="270" dir="0" index="1" bw="9" slack="0"/>
<pin id="271" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="r_V_2/4 "/>
</bind>
</comp>

<comp id="274" class="1004" name="tmp_46_fu_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="1" slack="0"/>
<pin id="276" dir="0" index="1" bw="9" slack="0"/>
<pin id="277" dir="0" index="2" bw="5" slack="0"/>
<pin id="278" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_46/4 "/>
</bind>
</comp>

<comp id="282" class="1004" name="index_assign_1_2_cas_fu_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="9" slack="0"/>
<pin id="284" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="index_assign_1_2_cas/4 "/>
</bind>
</comp>

<comp id="286" class="1004" name="tmp_47_fu_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="1" slack="0"/>
<pin id="288" dir="0" index="1" bw="128" slack="3"/>
<pin id="289" dir="0" index="2" bw="9" slack="0"/>
<pin id="290" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_47/4 "/>
</bind>
</comp>

<comp id="293" class="1004" name="r_V_3_fu_293">
<pin_list>
<pin id="294" dir="0" index="0" bw="3" slack="0"/>
<pin id="295" dir="0" index="1" bw="9" slack="0"/>
<pin id="296" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="r_V_3/4 "/>
</bind>
</comp>

<comp id="299" class="1004" name="tmp_49_fu_299">
<pin_list>
<pin id="300" dir="0" index="0" bw="1" slack="0"/>
<pin id="301" dir="0" index="1" bw="9" slack="0"/>
<pin id="302" dir="0" index="2" bw="5" slack="0"/>
<pin id="303" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_49/4 "/>
</bind>
</comp>

<comp id="307" class="1004" name="index_assign_1_3_cas_fu_307">
<pin_list>
<pin id="308" dir="0" index="0" bw="9" slack="0"/>
<pin id="309" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="index_assign_1_3_cas/4 "/>
</bind>
</comp>

<comp id="311" class="1004" name="tmp_51_fu_311">
<pin_list>
<pin id="312" dir="0" index="0" bw="1" slack="0"/>
<pin id="313" dir="0" index="1" bw="128" slack="3"/>
<pin id="314" dir="0" index="2" bw="9" slack="0"/>
<pin id="315" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_51/4 "/>
</bind>
</comp>

<comp id="318" class="1004" name="r_V_4_fu_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="3" slack="0"/>
<pin id="320" dir="0" index="1" bw="9" slack="0"/>
<pin id="321" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="r_V_4/4 "/>
</bind>
</comp>

<comp id="324" class="1004" name="tmp_53_fu_324">
<pin_list>
<pin id="325" dir="0" index="0" bw="1" slack="0"/>
<pin id="326" dir="0" index="1" bw="9" slack="0"/>
<pin id="327" dir="0" index="2" bw="5" slack="0"/>
<pin id="328" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_53/4 "/>
</bind>
</comp>

<comp id="332" class="1004" name="index_assign_1_4_cas_fu_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="9" slack="0"/>
<pin id="334" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="index_assign_1_4_cas/4 "/>
</bind>
</comp>

<comp id="336" class="1004" name="tmp_54_fu_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="1" slack="0"/>
<pin id="338" dir="0" index="1" bw="128" slack="3"/>
<pin id="339" dir="0" index="2" bw="9" slack="0"/>
<pin id="340" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_54/4 "/>
</bind>
</comp>

<comp id="343" class="1004" name="r_V_5_fu_343">
<pin_list>
<pin id="344" dir="0" index="0" bw="4" slack="0"/>
<pin id="345" dir="0" index="1" bw="9" slack="0"/>
<pin id="346" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="r_V_5/4 "/>
</bind>
</comp>

<comp id="349" class="1004" name="tmp_56_fu_349">
<pin_list>
<pin id="350" dir="0" index="0" bw="1" slack="0"/>
<pin id="351" dir="0" index="1" bw="9" slack="0"/>
<pin id="352" dir="0" index="2" bw="5" slack="0"/>
<pin id="353" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_56/4 "/>
</bind>
</comp>

<comp id="357" class="1004" name="index_assign_1_5_cas_fu_357">
<pin_list>
<pin id="358" dir="0" index="0" bw="9" slack="0"/>
<pin id="359" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="index_assign_1_5_cas/4 "/>
</bind>
</comp>

<comp id="361" class="1004" name="tmp_57_fu_361">
<pin_list>
<pin id="362" dir="0" index="0" bw="1" slack="0"/>
<pin id="363" dir="0" index="1" bw="128" slack="3"/>
<pin id="364" dir="0" index="2" bw="9" slack="0"/>
<pin id="365" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_57/4 "/>
</bind>
</comp>

<comp id="368" class="1004" name="r_V_6_fu_368">
<pin_list>
<pin id="369" dir="0" index="0" bw="4" slack="0"/>
<pin id="370" dir="0" index="1" bw="9" slack="0"/>
<pin id="371" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="r_V_6/4 "/>
</bind>
</comp>

<comp id="374" class="1004" name="tmp_64_fu_374">
<pin_list>
<pin id="375" dir="0" index="0" bw="1" slack="0"/>
<pin id="376" dir="0" index="1" bw="9" slack="0"/>
<pin id="377" dir="0" index="2" bw="5" slack="0"/>
<pin id="378" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_64/4 "/>
</bind>
</comp>

<comp id="382" class="1004" name="index_assign_1_6_cas_fu_382">
<pin_list>
<pin id="383" dir="0" index="0" bw="9" slack="0"/>
<pin id="384" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="index_assign_1_6_cas/4 "/>
</bind>
</comp>

<comp id="386" class="1004" name="tmp_65_fu_386">
<pin_list>
<pin id="387" dir="0" index="0" bw="1" slack="0"/>
<pin id="388" dir="0" index="1" bw="128" slack="3"/>
<pin id="389" dir="0" index="2" bw="9" slack="0"/>
<pin id="390" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_65/4 "/>
</bind>
</comp>

<comp id="393" class="1004" name="r_V_7_fu_393">
<pin_list>
<pin id="394" dir="0" index="0" bw="4" slack="0"/>
<pin id="395" dir="0" index="1" bw="9" slack="0"/>
<pin id="396" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="r_V_7/4 "/>
</bind>
</comp>

<comp id="399" class="1004" name="tmp_66_fu_399">
<pin_list>
<pin id="400" dir="0" index="0" bw="1" slack="0"/>
<pin id="401" dir="0" index="1" bw="9" slack="0"/>
<pin id="402" dir="0" index="2" bw="5" slack="0"/>
<pin id="403" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_66/4 "/>
</bind>
</comp>

<comp id="407" class="1004" name="index_assign_1_7_cas_fu_407">
<pin_list>
<pin id="408" dir="0" index="0" bw="9" slack="0"/>
<pin id="409" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="index_assign_1_7_cas/4 "/>
</bind>
</comp>

<comp id="411" class="1004" name="tmp_67_fu_411">
<pin_list>
<pin id="412" dir="0" index="0" bw="1" slack="0"/>
<pin id="413" dir="0" index="1" bw="128" slack="3"/>
<pin id="414" dir="0" index="2" bw="9" slack="0"/>
<pin id="415" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_67/4 "/>
</bind>
</comp>

<comp id="418" class="1004" name="r_V_8_fu_418">
<pin_list>
<pin id="419" dir="0" index="0" bw="4" slack="0"/>
<pin id="420" dir="0" index="1" bw="9" slack="0"/>
<pin id="421" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="r_V_8/4 "/>
</bind>
</comp>

<comp id="424" class="1004" name="tmp_68_fu_424">
<pin_list>
<pin id="425" dir="0" index="0" bw="1" slack="0"/>
<pin id="426" dir="0" index="1" bw="9" slack="0"/>
<pin id="427" dir="0" index="2" bw="5" slack="0"/>
<pin id="428" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_68/4 "/>
</bind>
</comp>

<comp id="432" class="1004" name="index_assign_1_8_cas_fu_432">
<pin_list>
<pin id="433" dir="0" index="0" bw="9" slack="0"/>
<pin id="434" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="index_assign_1_8_cas/4 "/>
</bind>
</comp>

<comp id="436" class="1004" name="tmp_69_fu_436">
<pin_list>
<pin id="437" dir="0" index="0" bw="1" slack="0"/>
<pin id="438" dir="0" index="1" bw="128" slack="3"/>
<pin id="439" dir="0" index="2" bw="9" slack="0"/>
<pin id="440" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_69/4 "/>
</bind>
</comp>

<comp id="443" class="1004" name="r_V_9_fu_443">
<pin_list>
<pin id="444" dir="0" index="0" bw="5" slack="0"/>
<pin id="445" dir="0" index="1" bw="9" slack="0"/>
<pin id="446" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="r_V_9/4 "/>
</bind>
</comp>

<comp id="449" class="1004" name="tmp_70_fu_449">
<pin_list>
<pin id="450" dir="0" index="0" bw="1" slack="0"/>
<pin id="451" dir="0" index="1" bw="9" slack="0"/>
<pin id="452" dir="0" index="2" bw="5" slack="0"/>
<pin id="453" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_70/4 "/>
</bind>
</comp>

<comp id="457" class="1004" name="index_assign_1_9_cas_fu_457">
<pin_list>
<pin id="458" dir="0" index="0" bw="9" slack="0"/>
<pin id="459" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="index_assign_1_9_cas/4 "/>
</bind>
</comp>

<comp id="461" class="1004" name="tmp_71_fu_461">
<pin_list>
<pin id="462" dir="0" index="0" bw="1" slack="0"/>
<pin id="463" dir="0" index="1" bw="128" slack="3"/>
<pin id="464" dir="0" index="2" bw="9" slack="0"/>
<pin id="465" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_71/4 "/>
</bind>
</comp>

<comp id="468" class="1004" name="exponent_V_fu_468">
<pin_list>
<pin id="469" dir="0" index="0" bw="5" slack="1"/>
<pin id="470" dir="0" index="1" bw="5" slack="0"/>
<pin id="471" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="exponent_V/5 "/>
</bind>
</comp>

<comp id="473" class="1004" name="p_Result_4_fu_473">
<pin_list>
<pin id="474" dir="0" index="0" bw="10" slack="0"/>
<pin id="475" dir="0" index="1" bw="1" slack="1"/>
<pin id="476" dir="0" index="2" bw="1" slack="0"/>
<pin id="477" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Result_4/5 "/>
</bind>
</comp>

<comp id="480" class="1004" name="p_0265_1_fu_480">
<pin_list>
<pin id="481" dir="0" index="0" bw="1" slack="1"/>
<pin id="482" dir="0" index="1" bw="1" slack="0"/>
<pin id="483" dir="0" index="2" bw="10" slack="0"/>
<pin id="484" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_0265_1/5 "/>
</bind>
</comp>

<comp id="487" class="1004" name="tmp_45_fu_487">
<pin_list>
<pin id="488" dir="0" index="0" bw="1" slack="1"/>
<pin id="489" dir="0" index="1" bw="1" slack="1"/>
<pin id="490" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="tmp_45/5 "/>
</bind>
</comp>

<comp id="491" class="1004" name="rev5_fu_491">
<pin_list>
<pin id="492" dir="0" index="0" bw="1" slack="1"/>
<pin id="493" dir="0" index="1" bw="1" slack="0"/>
<pin id="494" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="rev5/5 "/>
</bind>
</comp>

<comp id="496" class="1004" name="tmp_48_fu_496">
<pin_list>
<pin id="497" dir="0" index="0" bw="1" slack="1"/>
<pin id="498" dir="0" index="1" bw="1" slack="0"/>
<pin id="499" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="tmp_48/5 "/>
</bind>
</comp>

<comp id="501" class="1004" name="rev8_fu_501">
<pin_list>
<pin id="502" dir="0" index="0" bw="1" slack="1"/>
<pin id="503" dir="0" index="1" bw="1" slack="0"/>
<pin id="504" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="rev8/5 "/>
</bind>
</comp>

<comp id="506" class="1004" name="tmp_52_fu_506">
<pin_list>
<pin id="507" dir="0" index="0" bw="1" slack="1"/>
<pin id="508" dir="0" index="1" bw="1" slack="0"/>
<pin id="509" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="tmp_52/5 "/>
</bind>
</comp>

<comp id="511" class="1004" name="rev_fu_511">
<pin_list>
<pin id="512" dir="0" index="0" bw="1" slack="1"/>
<pin id="513" dir="0" index="1" bw="1" slack="0"/>
<pin id="514" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="rev/5 "/>
</bind>
</comp>

<comp id="516" class="1004" name="tmp_55_fu_516">
<pin_list>
<pin id="517" dir="0" index="0" bw="1" slack="1"/>
<pin id="518" dir="0" index="1" bw="1" slack="0"/>
<pin id="519" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="tmp_55/5 "/>
</bind>
</comp>

<comp id="521" class="1004" name="rev1_fu_521">
<pin_list>
<pin id="522" dir="0" index="0" bw="1" slack="1"/>
<pin id="523" dir="0" index="1" bw="1" slack="0"/>
<pin id="524" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="rev1/5 "/>
</bind>
</comp>

<comp id="526" class="1004" name="tmp_58_fu_526">
<pin_list>
<pin id="527" dir="0" index="0" bw="1" slack="1"/>
<pin id="528" dir="0" index="1" bw="1" slack="0"/>
<pin id="529" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="tmp_58/5 "/>
</bind>
</comp>

<comp id="531" class="1004" name="rev2_fu_531">
<pin_list>
<pin id="532" dir="0" index="0" bw="1" slack="1"/>
<pin id="533" dir="0" index="1" bw="1" slack="0"/>
<pin id="534" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="rev2/5 "/>
</bind>
</comp>

<comp id="536" class="1004" name="tmp_59_fu_536">
<pin_list>
<pin id="537" dir="0" index="0" bw="1" slack="1"/>
<pin id="538" dir="0" index="1" bw="1" slack="0"/>
<pin id="539" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="tmp_59/5 "/>
</bind>
</comp>

<comp id="541" class="1004" name="rev3_fu_541">
<pin_list>
<pin id="542" dir="0" index="0" bw="1" slack="1"/>
<pin id="543" dir="0" index="1" bw="1" slack="0"/>
<pin id="544" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="rev3/5 "/>
</bind>
</comp>

<comp id="546" class="1004" name="tmp_60_fu_546">
<pin_list>
<pin id="547" dir="0" index="0" bw="1" slack="1"/>
<pin id="548" dir="0" index="1" bw="1" slack="0"/>
<pin id="549" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="tmp_60/5 "/>
</bind>
</comp>

<comp id="551" class="1004" name="rev4_fu_551">
<pin_list>
<pin id="552" dir="0" index="0" bw="1" slack="1"/>
<pin id="553" dir="0" index="1" bw="1" slack="0"/>
<pin id="554" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="rev4/5 "/>
</bind>
</comp>

<comp id="556" class="1004" name="tmp_61_fu_556">
<pin_list>
<pin id="557" dir="0" index="0" bw="1" slack="1"/>
<pin id="558" dir="0" index="1" bw="1" slack="0"/>
<pin id="559" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="tmp_61/5 "/>
</bind>
</comp>

<comp id="561" class="1004" name="rev6_fu_561">
<pin_list>
<pin id="562" dir="0" index="0" bw="1" slack="1"/>
<pin id="563" dir="0" index="1" bw="1" slack="0"/>
<pin id="564" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="rev6/5 "/>
</bind>
</comp>

<comp id="566" class="1004" name="tmp_62_fu_566">
<pin_list>
<pin id="567" dir="0" index="0" bw="1" slack="1"/>
<pin id="568" dir="0" index="1" bw="1" slack="0"/>
<pin id="569" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="tmp_62/5 "/>
</bind>
</comp>

<comp id="571" class="1004" name="tmp_63_fu_571">
<pin_list>
<pin id="572" dir="0" index="0" bw="9" slack="0"/>
<pin id="573" dir="0" index="1" bw="1" slack="0"/>
<pin id="574" dir="0" index="2" bw="1" slack="0"/>
<pin id="575" dir="0" index="3" bw="1" slack="0"/>
<pin id="576" dir="0" index="4" bw="1" slack="0"/>
<pin id="577" dir="0" index="5" bw="1" slack="0"/>
<pin id="578" dir="0" index="6" bw="1" slack="0"/>
<pin id="579" dir="0" index="7" bw="1" slack="0"/>
<pin id="580" dir="0" index="8" bw="1" slack="0"/>
<pin id="581" dir="0" index="9" bw="1" slack="0"/>
<pin id="582" dir="1" index="10" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_63/5 "/>
</bind>
</comp>

<comp id="593" class="1004" name="p_0265_1_9_fu_593">
<pin_list>
<pin id="594" dir="0" index="0" bw="10" slack="0"/>
<pin id="595" dir="0" index="1" bw="10" slack="0"/>
<pin id="596" dir="0" index="2" bw="9" slack="0"/>
<pin id="597" dir="0" index="3" bw="1" slack="0"/>
<pin id="598" dir="0" index="4" bw="5" slack="0"/>
<pin id="599" dir="1" index="5" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="partset(1003) " fcode="partset"/>
<opset="p_0265_1_9/5 "/>
</bind>
</comp>

<comp id="605" class="1004" name="p_not_fu_605">
<pin_list>
<pin id="606" dir="0" index="0" bw="1" slack="1"/>
<pin id="607" dir="0" index="1" bw="1" slack="0"/>
<pin id="608" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="p_not/5 "/>
</bind>
</comp>

<comp id="610" class="1004" name="tmp_50_fu_610">
<pin_list>
<pin id="611" dir="0" index="0" bw="1" slack="1"/>
<pin id="612" dir="0" index="1" bw="1" slack="0"/>
<pin id="613" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_50/5 "/>
</bind>
</comp>

<comp id="615" class="1004" name="p_not1_fu_615">
<pin_list>
<pin id="616" dir="0" index="0" bw="1" slack="1"/>
<pin id="617" dir="0" index="1" bw="1" slack="0"/>
<pin id="618" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="p_not1/5 "/>
</bind>
</comp>

<comp id="620" class="1004" name="tmp_49_1_fu_620">
<pin_list>
<pin id="621" dir="0" index="0" bw="1" slack="1"/>
<pin id="622" dir="0" index="1" bw="1" slack="0"/>
<pin id="623" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_49_1/5 "/>
</bind>
</comp>

<comp id="625" class="1004" name="p_not2_fu_625">
<pin_list>
<pin id="626" dir="0" index="0" bw="1" slack="1"/>
<pin id="627" dir="0" index="1" bw="1" slack="0"/>
<pin id="628" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="p_not2/5 "/>
</bind>
</comp>

<comp id="630" class="1004" name="tmp_49_2_fu_630">
<pin_list>
<pin id="631" dir="0" index="0" bw="1" slack="1"/>
<pin id="632" dir="0" index="1" bw="1" slack="0"/>
<pin id="633" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_49_2/5 "/>
</bind>
</comp>

<comp id="635" class="1004" name="p_not3_fu_635">
<pin_list>
<pin id="636" dir="0" index="0" bw="1" slack="1"/>
<pin id="637" dir="0" index="1" bw="1" slack="0"/>
<pin id="638" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="p_not3/5 "/>
</bind>
</comp>

<comp id="640" class="1004" name="tmp_49_3_fu_640">
<pin_list>
<pin id="641" dir="0" index="0" bw="1" slack="1"/>
<pin id="642" dir="0" index="1" bw="1" slack="0"/>
<pin id="643" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_49_3/5 "/>
</bind>
</comp>

<comp id="645" class="1004" name="p_not4_fu_645">
<pin_list>
<pin id="646" dir="0" index="0" bw="1" slack="1"/>
<pin id="647" dir="0" index="1" bw="1" slack="0"/>
<pin id="648" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="p_not4/5 "/>
</bind>
</comp>

<comp id="650" class="1004" name="tmp_49_4_fu_650">
<pin_list>
<pin id="651" dir="0" index="0" bw="1" slack="1"/>
<pin id="652" dir="0" index="1" bw="1" slack="0"/>
<pin id="653" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_49_4/5 "/>
</bind>
</comp>

<comp id="655" class="1004" name="p_not5_fu_655">
<pin_list>
<pin id="656" dir="0" index="0" bw="1" slack="1"/>
<pin id="657" dir="0" index="1" bw="1" slack="0"/>
<pin id="658" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="p_not5/5 "/>
</bind>
</comp>

<comp id="660" class="1004" name="tmp_49_5_fu_660">
<pin_list>
<pin id="661" dir="0" index="0" bw="1" slack="1"/>
<pin id="662" dir="0" index="1" bw="1" slack="0"/>
<pin id="663" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_49_5/5 "/>
</bind>
</comp>

<comp id="665" class="1004" name="p_not6_fu_665">
<pin_list>
<pin id="666" dir="0" index="0" bw="1" slack="1"/>
<pin id="667" dir="0" index="1" bw="1" slack="0"/>
<pin id="668" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="p_not6/5 "/>
</bind>
</comp>

<comp id="670" class="1004" name="tmp_49_6_fu_670">
<pin_list>
<pin id="671" dir="0" index="0" bw="1" slack="1"/>
<pin id="672" dir="0" index="1" bw="1" slack="0"/>
<pin id="673" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_49_6/5 "/>
</bind>
</comp>

<comp id="675" class="1004" name="p_not7_fu_675">
<pin_list>
<pin id="676" dir="0" index="0" bw="1" slack="1"/>
<pin id="677" dir="0" index="1" bw="1" slack="0"/>
<pin id="678" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="p_not7/5 "/>
</bind>
</comp>

<comp id="680" class="1004" name="tmp_49_7_fu_680">
<pin_list>
<pin id="681" dir="0" index="0" bw="1" slack="1"/>
<pin id="682" dir="0" index="1" bw="1" slack="0"/>
<pin id="683" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_49_7/5 "/>
</bind>
</comp>

<comp id="685" class="1004" name="tmp_49_8_fu_685">
<pin_list>
<pin id="686" dir="0" index="0" bw="1" slack="0"/>
<pin id="687" dir="0" index="1" bw="1" slack="0"/>
<pin id="688" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="tmp_49_8/5 "/>
</bind>
</comp>

<comp id="691" class="1004" name="tmp_72_fu_691">
<pin_list>
<pin id="692" dir="0" index="0" bw="1" slack="0"/>
<pin id="693" dir="0" index="1" bw="10" slack="0"/>
<pin id="694" dir="0" index="2" bw="5" slack="0"/>
<pin id="695" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_72/5 "/>
</bind>
</comp>

<comp id="699" class="1004" name="tmp_49_9_fu_699">
<pin_list>
<pin id="700" dir="0" index="0" bw="1" slack="0"/>
<pin id="701" dir="0" index="1" bw="1" slack="0"/>
<pin id="702" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="tmp_49_9/5 "/>
</bind>
</comp>

<comp id="705" class="1004" name="p_Result_28_9_fu_705">
<pin_list>
<pin id="706" dir="0" index="0" bw="10" slack="0"/>
<pin id="707" dir="0" index="1" bw="1" slack="0"/>
<pin id="708" dir="0" index="2" bw="1" slack="0"/>
<pin id="709" dir="0" index="3" bw="1" slack="0"/>
<pin id="710" dir="0" index="4" bw="1" slack="0"/>
<pin id="711" dir="0" index="5" bw="1" slack="0"/>
<pin id="712" dir="0" index="6" bw="1" slack="0"/>
<pin id="713" dir="0" index="7" bw="1" slack="0"/>
<pin id="714" dir="0" index="8" bw="1" slack="0"/>
<pin id="715" dir="0" index="9" bw="1" slack="0"/>
<pin id="716" dir="0" index="10" bw="1" slack="0"/>
<pin id="717" dir="1" index="11" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Result_28_9/5 "/>
</bind>
</comp>

<comp id="729" class="1004" name="p_Repl2_s_fu_729">
<pin_list>
<pin id="730" dir="0" index="0" bw="1" slack="4"/>
<pin id="731" dir="0" index="1" bw="10" slack="0"/>
<pin id="732" dir="0" index="2" bw="10" slack="0"/>
<pin id="733" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_Repl2_s/5 "/>
</bind>
</comp>

<comp id="736" class="1004" name="p_Result_5_fu_736">
<pin_list>
<pin id="737" dir="0" index="0" bw="16" slack="0"/>
<pin id="738" dir="0" index="1" bw="1" slack="4"/>
<pin id="739" dir="0" index="2" bw="5" slack="0"/>
<pin id="740" dir="0" index="3" bw="10" slack="0"/>
<pin id="741" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Result_5/5 "/>
</bind>
</comp>

<comp id="745" class="1004" name="sel_tmp_fu_745">
<pin_list>
<pin id="746" dir="0" index="0" bw="1" slack="4"/>
<pin id="747" dir="0" index="1" bw="1" slack="0"/>
<pin id="748" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="sel_tmp/5 "/>
</bind>
</comp>

<comp id="750" class="1004" name="sel_tmp1_fu_750">
<pin_list>
<pin id="751" dir="0" index="0" bw="1" slack="2"/>
<pin id="752" dir="0" index="1" bw="1" slack="0"/>
<pin id="753" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="sel_tmp1/5 "/>
</bind>
</comp>

<comp id="755" class="1004" name="agg_result_V_fu_755">
<pin_list>
<pin id="756" dir="0" index="0" bw="1" slack="0"/>
<pin id="757" dir="0" index="1" bw="1" slack="0"/>
<pin id="758" dir="0" index="2" bw="16" slack="0"/>
<pin id="759" dir="1" index="3" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="agg_result_V/5 "/>
</bind>
</comp>

<comp id="763" class="1005" name="CompleteRegister_m_c_reg_763">
<pin_list>
<pin id="764" dir="0" index="0" bw="128" slack="3"/>
<pin id="765" dir="1" index="1" bw="128" slack="3"/>
</pin_list>
<bind>
<opset="CompleteRegister_m_c "/>
</bind>
</comp>

<comp id="777" class="1005" name="p_Repl2_2_reg_777">
<pin_list>
<pin id="778" dir="0" index="0" bw="1" slack="1"/>
<pin id="779" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="p_Repl2_2 "/>
</bind>
</comp>

<comp id="785" class="1005" name="p_Result_s_reg_785">
<pin_list>
<pin id="786" dir="0" index="0" bw="64" slack="1"/>
<pin id="787" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_s "/>
</bind>
</comp>

<comp id="791" class="1005" name="tmp_34_reg_791">
<pin_list>
<pin id="792" dir="0" index="0" bw="1" slack="1"/>
<pin id="793" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_34 "/>
</bind>
</comp>

<comp id="796" class="1005" name="p_Result_s_22_reg_796">
<pin_list>
<pin id="797" dir="0" index="0" bw="64" slack="1"/>
<pin id="798" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_s_22 "/>
</bind>
</comp>

<comp id="801" class="1005" name="tmp_39_reg_801">
<pin_list>
<pin id="802" dir="0" index="0" bw="8" slack="1"/>
<pin id="803" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tmp_39 "/>
</bind>
</comp>

<comp id="806" class="1005" name="tmp_40_reg_806">
<pin_list>
<pin id="807" dir="0" index="0" bw="8" slack="1"/>
<pin id="808" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tmp_40 "/>
</bind>
</comp>

<comp id="812" class="1005" name="tmp_33_reg_812">
<pin_list>
<pin id="813" dir="0" index="0" bw="1" slack="1"/>
<pin id="814" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_33 "/>
</bind>
</comp>

<comp id="817" class="1005" name="tmp_reg_817">
<pin_list>
<pin id="818" dir="0" index="0" bw="8" slack="1"/>
<pin id="819" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="822" class="1005" name="tmp_36_reg_822">
<pin_list>
<pin id="823" dir="0" index="0" bw="8" slack="1"/>
<pin id="824" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tmp_36 "/>
</bind>
</comp>

<comp id="828" class="1005" name="leading_signs_V_1_reg_828">
<pin_list>
<pin id="829" dir="0" index="0" bw="8" slack="1"/>
<pin id="830" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="leading_signs_V_1 "/>
</bind>
</comp>

<comp id="834" class="1005" name="tmp_31_reg_834">
<pin_list>
<pin id="835" dir="0" index="0" bw="1" slack="2"/>
<pin id="836" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="tmp_31 "/>
</bind>
</comp>

<comp id="839" class="1005" name="leading_signs_V_2_reg_839">
<pin_list>
<pin id="840" dir="0" index="0" bw="8" slack="1"/>
<pin id="841" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="leading_signs_V_2 "/>
</bind>
</comp>

<comp id="844" class="1005" name="tmp_41_reg_844">
<pin_list>
<pin id="845" dir="0" index="0" bw="5" slack="1"/>
<pin id="846" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="tmp_41 "/>
</bind>
</comp>

<comp id="849" class="1005" name="tmp_35_reg_849">
<pin_list>
<pin id="850" dir="0" index="0" bw="5" slack="1"/>
<pin id="851" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="tmp_35 "/>
</bind>
</comp>

<comp id="854" class="1005" name="tmp_42_reg_854">
<pin_list>
<pin id="855" dir="0" index="0" bw="1" slack="1"/>
<pin id="856" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_42 "/>
</bind>
</comp>

<comp id="859" class="1005" name="tmp_43_reg_859">
<pin_list>
<pin id="860" dir="0" index="0" bw="1" slack="1"/>
<pin id="861" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_43 "/>
</bind>
</comp>

<comp id="864" class="1005" name="tmp_46_1_reg_864">
<pin_list>
<pin id="865" dir="0" index="0" bw="1" slack="1"/>
<pin id="866" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_46_1 "/>
</bind>
</comp>

<comp id="869" class="1005" name="tmp_44_reg_869">
<pin_list>
<pin id="870" dir="0" index="0" bw="1" slack="1"/>
<pin id="871" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_44 "/>
</bind>
</comp>

<comp id="874" class="1005" name="tmp_46_reg_874">
<pin_list>
<pin id="875" dir="0" index="0" bw="1" slack="1"/>
<pin id="876" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_46 "/>
</bind>
</comp>

<comp id="880" class="1005" name="tmp_47_reg_880">
<pin_list>
<pin id="881" dir="0" index="0" bw="1" slack="1"/>
<pin id="882" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_47 "/>
</bind>
</comp>

<comp id="886" class="1005" name="tmp_49_reg_886">
<pin_list>
<pin id="887" dir="0" index="0" bw="1" slack="1"/>
<pin id="888" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_49 "/>
</bind>
</comp>

<comp id="892" class="1005" name="tmp_51_reg_892">
<pin_list>
<pin id="893" dir="0" index="0" bw="1" slack="1"/>
<pin id="894" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_51 "/>
</bind>
</comp>

<comp id="898" class="1005" name="tmp_53_reg_898">
<pin_list>
<pin id="899" dir="0" index="0" bw="1" slack="1"/>
<pin id="900" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_53 "/>
</bind>
</comp>

<comp id="904" class="1005" name="tmp_54_reg_904">
<pin_list>
<pin id="905" dir="0" index="0" bw="1" slack="1"/>
<pin id="906" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_54 "/>
</bind>
</comp>

<comp id="910" class="1005" name="tmp_56_reg_910">
<pin_list>
<pin id="911" dir="0" index="0" bw="1" slack="1"/>
<pin id="912" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_56 "/>
</bind>
</comp>

<comp id="916" class="1005" name="tmp_57_reg_916">
<pin_list>
<pin id="917" dir="0" index="0" bw="1" slack="1"/>
<pin id="918" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_57 "/>
</bind>
</comp>

<comp id="922" class="1005" name="tmp_64_reg_922">
<pin_list>
<pin id="923" dir="0" index="0" bw="1" slack="1"/>
<pin id="924" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_64 "/>
</bind>
</comp>

<comp id="928" class="1005" name="tmp_65_reg_928">
<pin_list>
<pin id="929" dir="0" index="0" bw="1" slack="1"/>
<pin id="930" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_65 "/>
</bind>
</comp>

<comp id="934" class="1005" name="tmp_66_reg_934">
<pin_list>
<pin id="935" dir="0" index="0" bw="1" slack="1"/>
<pin id="936" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_66 "/>
</bind>
</comp>

<comp id="940" class="1005" name="tmp_67_reg_940">
<pin_list>
<pin id="941" dir="0" index="0" bw="1" slack="1"/>
<pin id="942" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_67 "/>
</bind>
</comp>

<comp id="946" class="1005" name="tmp_68_reg_946">
<pin_list>
<pin id="947" dir="0" index="0" bw="1" slack="1"/>
<pin id="948" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_68 "/>
</bind>
</comp>

<comp id="952" class="1005" name="tmp_69_reg_952">
<pin_list>
<pin id="953" dir="0" index="0" bw="1" slack="1"/>
<pin id="954" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_69 "/>
</bind>
</comp>

<comp id="958" class="1005" name="tmp_70_reg_958">
<pin_list>
<pin id="959" dir="0" index="0" bw="1" slack="1"/>
<pin id="960" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_70 "/>
</bind>
</comp>

<comp id="964" class="1005" name="tmp_71_reg_964">
<pin_list>
<pin id="965" dir="0" index="0" bw="1" slack="1"/>
<pin id="966" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_71 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="76"><net_src comp="2" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="77"><net_src comp="0" pin="0"/><net_sink comp="72" pin=1"/></net>

<net id="83"><net_src comp="4" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="84"><net_src comp="72" pin="2"/><net_sink comp="78" pin=1"/></net>

<net id="85"><net_src comp="6" pin="0"/><net_sink comp="78" pin=2"/></net>

<net id="90"><net_src comp="72" pin="2"/><net_sink comp="86" pin=0"/></net>

<net id="91"><net_src comp="8" pin="0"/><net_sink comp="86" pin=1"/></net>

<net id="98"><net_src comp="10" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="99"><net_src comp="86" pin="2"/><net_sink comp="92" pin=1"/></net>

<net id="100"><net_src comp="12" pin="0"/><net_sink comp="92" pin=2"/></net>

<net id="101"><net_src comp="6" pin="0"/><net_sink comp="92" pin=3"/></net>

<net id="108"><net_src comp="10" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="109"><net_src comp="72" pin="2"/><net_sink comp="102" pin=1"/></net>

<net id="110"><net_src comp="12" pin="0"/><net_sink comp="102" pin=2"/></net>

<net id="111"><net_src comp="6" pin="0"/><net_sink comp="102" pin=3"/></net>

<net id="117"><net_src comp="14" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="118"><net_src comp="102" pin="4"/><net_sink comp="112" pin=1"/></net>

<net id="119"><net_src comp="16" pin="0"/><net_sink comp="112" pin=2"/></net>

<net id="124"><net_src comp="102" pin="4"/><net_sink comp="120" pin=0"/></net>

<net id="125"><net_src comp="18" pin="0"/><net_sink comp="120" pin=1"/></net>

<net id="129"><net_src comp="86" pin="2"/><net_sink comp="126" pin=0"/></net>

<net id="133"><net_src comp="72" pin="2"/><net_sink comp="130" pin=0"/></net>

<net id="139"><net_src comp="14" pin="0"/><net_sink comp="134" pin=0"/></net>

<net id="140"><net_src comp="130" pin="1"/><net_sink comp="134" pin=1"/></net>

<net id="141"><net_src comp="16" pin="0"/><net_sink comp="134" pin=2"/></net>

<net id="145"><net_src comp="134" pin="3"/><net_sink comp="142" pin=0"/></net>

<net id="149"><net_src comp="112" pin="3"/><net_sink comp="146" pin=0"/></net>

<net id="155"><net_src comp="14" pin="0"/><net_sink comp="150" pin=0"/></net>

<net id="156"><net_src comp="16" pin="0"/><net_sink comp="150" pin=2"/></net>

<net id="161"><net_src comp="18" pin="0"/><net_sink comp="157" pin=1"/></net>

<net id="167"><net_src comp="14" pin="0"/><net_sink comp="162" pin=0"/></net>

<net id="168"><net_src comp="16" pin="0"/><net_sink comp="162" pin=2"/></net>

<net id="172"><net_src comp="162" pin="3"/><net_sink comp="169" pin=0"/></net>

<net id="176"><net_src comp="150" pin="3"/><net_sink comp="173" pin=0"/></net>

<net id="186"><net_src comp="177" pin="2"/><net_sink comp="181" pin=1"/></net>

<net id="196"><net_src comp="187" pin="2"/><net_sink comp="191" pin=1"/></net>

<net id="201"><net_src comp="20" pin="0"/><net_sink comp="197" pin=1"/></net>

<net id="207"><net_src comp="191" pin="3"/><net_sink comp="202" pin=1"/></net>

<net id="211"><net_src comp="202" pin="3"/><net_sink comp="208" pin=0"/></net>

<net id="216"><net_src comp="22" pin="0"/><net_sink comp="212" pin=0"/></net>

<net id="224"><net_src comp="24" pin="0"/><net_sink comp="220" pin=0"/></net>

<net id="225"><net_src comp="217" pin="1"/><net_sink comp="220" pin=1"/></net>

<net id="229"><net_src comp="220" pin="2"/><net_sink comp="226" pin=0"/></net>

<net id="235"><net_src comp="26" pin="0"/><net_sink comp="230" pin=0"/></net>

<net id="236"><net_src comp="220" pin="2"/><net_sink comp="230" pin=1"/></net>

<net id="237"><net_src comp="28" pin="0"/><net_sink comp="230" pin=2"/></net>

<net id="243"><net_src comp="4" pin="0"/><net_sink comp="238" pin=0"/></net>

<net id="244"><net_src comp="226" pin="1"/><net_sink comp="238" pin=2"/></net>

<net id="249"><net_src comp="220" pin="2"/><net_sink comp="245" pin=0"/></net>

<net id="250"><net_src comp="30" pin="0"/><net_sink comp="245" pin=1"/></net>

<net id="255"><net_src comp="32" pin="0"/><net_sink comp="251" pin=0"/></net>

<net id="256"><net_src comp="220" pin="2"/><net_sink comp="251" pin=1"/></net>

<net id="260"><net_src comp="251" pin="2"/><net_sink comp="257" pin=0"/></net>

<net id="266"><net_src comp="4" pin="0"/><net_sink comp="261" pin=0"/></net>

<net id="267"><net_src comp="257" pin="1"/><net_sink comp="261" pin=2"/></net>

<net id="272"><net_src comp="34" pin="0"/><net_sink comp="268" pin=0"/></net>

<net id="273"><net_src comp="220" pin="2"/><net_sink comp="268" pin=1"/></net>

<net id="279"><net_src comp="26" pin="0"/><net_sink comp="274" pin=0"/></net>

<net id="280"><net_src comp="268" pin="2"/><net_sink comp="274" pin=1"/></net>

<net id="281"><net_src comp="28" pin="0"/><net_sink comp="274" pin=2"/></net>

<net id="285"><net_src comp="268" pin="2"/><net_sink comp="282" pin=0"/></net>

<net id="291"><net_src comp="4" pin="0"/><net_sink comp="286" pin=0"/></net>

<net id="292"><net_src comp="282" pin="1"/><net_sink comp="286" pin=2"/></net>

<net id="297"><net_src comp="36" pin="0"/><net_sink comp="293" pin=0"/></net>

<net id="298"><net_src comp="220" pin="2"/><net_sink comp="293" pin=1"/></net>

<net id="304"><net_src comp="26" pin="0"/><net_sink comp="299" pin=0"/></net>

<net id="305"><net_src comp="293" pin="2"/><net_sink comp="299" pin=1"/></net>

<net id="306"><net_src comp="28" pin="0"/><net_sink comp="299" pin=2"/></net>

<net id="310"><net_src comp="293" pin="2"/><net_sink comp="307" pin=0"/></net>

<net id="316"><net_src comp="4" pin="0"/><net_sink comp="311" pin=0"/></net>

<net id="317"><net_src comp="307" pin="1"/><net_sink comp="311" pin=2"/></net>

<net id="322"><net_src comp="38" pin="0"/><net_sink comp="318" pin=0"/></net>

<net id="323"><net_src comp="220" pin="2"/><net_sink comp="318" pin=1"/></net>

<net id="329"><net_src comp="26" pin="0"/><net_sink comp="324" pin=0"/></net>

<net id="330"><net_src comp="318" pin="2"/><net_sink comp="324" pin=1"/></net>

<net id="331"><net_src comp="28" pin="0"/><net_sink comp="324" pin=2"/></net>

<net id="335"><net_src comp="318" pin="2"/><net_sink comp="332" pin=0"/></net>

<net id="341"><net_src comp="4" pin="0"/><net_sink comp="336" pin=0"/></net>

<net id="342"><net_src comp="332" pin="1"/><net_sink comp="336" pin=2"/></net>

<net id="347"><net_src comp="40" pin="0"/><net_sink comp="343" pin=0"/></net>

<net id="348"><net_src comp="220" pin="2"/><net_sink comp="343" pin=1"/></net>

<net id="354"><net_src comp="26" pin="0"/><net_sink comp="349" pin=0"/></net>

<net id="355"><net_src comp="343" pin="2"/><net_sink comp="349" pin=1"/></net>

<net id="356"><net_src comp="28" pin="0"/><net_sink comp="349" pin=2"/></net>

<net id="360"><net_src comp="343" pin="2"/><net_sink comp="357" pin=0"/></net>

<net id="366"><net_src comp="4" pin="0"/><net_sink comp="361" pin=0"/></net>

<net id="367"><net_src comp="357" pin="1"/><net_sink comp="361" pin=2"/></net>

<net id="372"><net_src comp="42" pin="0"/><net_sink comp="368" pin=0"/></net>

<net id="373"><net_src comp="220" pin="2"/><net_sink comp="368" pin=1"/></net>

<net id="379"><net_src comp="26" pin="0"/><net_sink comp="374" pin=0"/></net>

<net id="380"><net_src comp="368" pin="2"/><net_sink comp="374" pin=1"/></net>

<net id="381"><net_src comp="28" pin="0"/><net_sink comp="374" pin=2"/></net>

<net id="385"><net_src comp="368" pin="2"/><net_sink comp="382" pin=0"/></net>

<net id="391"><net_src comp="4" pin="0"/><net_sink comp="386" pin=0"/></net>

<net id="392"><net_src comp="382" pin="1"/><net_sink comp="386" pin=2"/></net>

<net id="397"><net_src comp="44" pin="0"/><net_sink comp="393" pin=0"/></net>

<net id="398"><net_src comp="220" pin="2"/><net_sink comp="393" pin=1"/></net>

<net id="404"><net_src comp="26" pin="0"/><net_sink comp="399" pin=0"/></net>

<net id="405"><net_src comp="393" pin="2"/><net_sink comp="399" pin=1"/></net>

<net id="406"><net_src comp="28" pin="0"/><net_sink comp="399" pin=2"/></net>

<net id="410"><net_src comp="393" pin="2"/><net_sink comp="407" pin=0"/></net>

<net id="416"><net_src comp="4" pin="0"/><net_sink comp="411" pin=0"/></net>

<net id="417"><net_src comp="407" pin="1"/><net_sink comp="411" pin=2"/></net>

<net id="422"><net_src comp="46" pin="0"/><net_sink comp="418" pin=0"/></net>

<net id="423"><net_src comp="220" pin="2"/><net_sink comp="418" pin=1"/></net>

<net id="429"><net_src comp="26" pin="0"/><net_sink comp="424" pin=0"/></net>

<net id="430"><net_src comp="418" pin="2"/><net_sink comp="424" pin=1"/></net>

<net id="431"><net_src comp="28" pin="0"/><net_sink comp="424" pin=2"/></net>

<net id="435"><net_src comp="418" pin="2"/><net_sink comp="432" pin=0"/></net>

<net id="441"><net_src comp="4" pin="0"/><net_sink comp="436" pin=0"/></net>

<net id="442"><net_src comp="432" pin="1"/><net_sink comp="436" pin=2"/></net>

<net id="447"><net_src comp="48" pin="0"/><net_sink comp="443" pin=0"/></net>

<net id="448"><net_src comp="220" pin="2"/><net_sink comp="443" pin=1"/></net>

<net id="454"><net_src comp="26" pin="0"/><net_sink comp="449" pin=0"/></net>

<net id="455"><net_src comp="443" pin="2"/><net_sink comp="449" pin=1"/></net>

<net id="456"><net_src comp="28" pin="0"/><net_sink comp="449" pin=2"/></net>

<net id="460"><net_src comp="443" pin="2"/><net_sink comp="457" pin=0"/></net>

<net id="466"><net_src comp="4" pin="0"/><net_sink comp="461" pin=0"/></net>

<net id="467"><net_src comp="457" pin="1"/><net_sink comp="461" pin=2"/></net>

<net id="472"><net_src comp="50" pin="0"/><net_sink comp="468" pin=1"/></net>

<net id="478"><net_src comp="52" pin="0"/><net_sink comp="473" pin=0"/></net>

<net id="479"><net_src comp="30" pin="0"/><net_sink comp="473" pin=2"/></net>

<net id="485"><net_src comp="54" pin="0"/><net_sink comp="480" pin=1"/></net>

<net id="486"><net_src comp="473" pin="3"/><net_sink comp="480" pin=2"/></net>

<net id="495"><net_src comp="16" pin="0"/><net_sink comp="491" pin=1"/></net>

<net id="500"><net_src comp="491" pin="2"/><net_sink comp="496" pin=1"/></net>

<net id="505"><net_src comp="16" pin="0"/><net_sink comp="501" pin=1"/></net>

<net id="510"><net_src comp="501" pin="2"/><net_sink comp="506" pin=1"/></net>

<net id="515"><net_src comp="16" pin="0"/><net_sink comp="511" pin=1"/></net>

<net id="520"><net_src comp="511" pin="2"/><net_sink comp="516" pin=1"/></net>

<net id="525"><net_src comp="16" pin="0"/><net_sink comp="521" pin=1"/></net>

<net id="530"><net_src comp="521" pin="2"/><net_sink comp="526" pin=1"/></net>

<net id="535"><net_src comp="16" pin="0"/><net_sink comp="531" pin=1"/></net>

<net id="540"><net_src comp="531" pin="2"/><net_sink comp="536" pin=1"/></net>

<net id="545"><net_src comp="16" pin="0"/><net_sink comp="541" pin=1"/></net>

<net id="550"><net_src comp="541" pin="2"/><net_sink comp="546" pin=1"/></net>

<net id="555"><net_src comp="16" pin="0"/><net_sink comp="551" pin=1"/></net>

<net id="560"><net_src comp="551" pin="2"/><net_sink comp="556" pin=1"/></net>

<net id="565"><net_src comp="16" pin="0"/><net_sink comp="561" pin=1"/></net>

<net id="570"><net_src comp="561" pin="2"/><net_sink comp="566" pin=1"/></net>

<net id="583"><net_src comp="56" pin="0"/><net_sink comp="571" pin=0"/></net>

<net id="584"><net_src comp="487" pin="2"/><net_sink comp="571" pin=1"/></net>

<net id="585"><net_src comp="496" pin="2"/><net_sink comp="571" pin=2"/></net>

<net id="586"><net_src comp="506" pin="2"/><net_sink comp="571" pin=3"/></net>

<net id="587"><net_src comp="516" pin="2"/><net_sink comp="571" pin=4"/></net>

<net id="588"><net_src comp="526" pin="2"/><net_sink comp="571" pin=5"/></net>

<net id="589"><net_src comp="536" pin="2"/><net_sink comp="571" pin=6"/></net>

<net id="590"><net_src comp="546" pin="2"/><net_sink comp="571" pin=7"/></net>

<net id="591"><net_src comp="556" pin="2"/><net_sink comp="571" pin=8"/></net>

<net id="592"><net_src comp="566" pin="2"/><net_sink comp="571" pin=9"/></net>

<net id="600"><net_src comp="58" pin="0"/><net_sink comp="593" pin=0"/></net>

<net id="601"><net_src comp="480" pin="3"/><net_sink comp="593" pin=1"/></net>

<net id="602"><net_src comp="571" pin="10"/><net_sink comp="593" pin=2"/></net>

<net id="603"><net_src comp="60" pin="0"/><net_sink comp="593" pin=3"/></net>

<net id="604"><net_src comp="28" pin="0"/><net_sink comp="593" pin=4"/></net>

<net id="609"><net_src comp="16" pin="0"/><net_sink comp="605" pin=1"/></net>

<net id="614"><net_src comp="605" pin="2"/><net_sink comp="610" pin=1"/></net>

<net id="619"><net_src comp="16" pin="0"/><net_sink comp="615" pin=1"/></net>

<net id="624"><net_src comp="615" pin="2"/><net_sink comp="620" pin=1"/></net>

<net id="629"><net_src comp="16" pin="0"/><net_sink comp="625" pin=1"/></net>

<net id="634"><net_src comp="625" pin="2"/><net_sink comp="630" pin=1"/></net>

<net id="639"><net_src comp="16" pin="0"/><net_sink comp="635" pin=1"/></net>

<net id="644"><net_src comp="635" pin="2"/><net_sink comp="640" pin=1"/></net>

<net id="649"><net_src comp="16" pin="0"/><net_sink comp="645" pin=1"/></net>

<net id="654"><net_src comp="645" pin="2"/><net_sink comp="650" pin=1"/></net>

<net id="659"><net_src comp="16" pin="0"/><net_sink comp="655" pin=1"/></net>

<net id="664"><net_src comp="655" pin="2"/><net_sink comp="660" pin=1"/></net>

<net id="669"><net_src comp="16" pin="0"/><net_sink comp="665" pin=1"/></net>

<net id="674"><net_src comp="665" pin="2"/><net_sink comp="670" pin=1"/></net>

<net id="679"><net_src comp="16" pin="0"/><net_sink comp="675" pin=1"/></net>

<net id="684"><net_src comp="675" pin="2"/><net_sink comp="680" pin=1"/></net>

<net id="689"><net_src comp="487" pin="2"/><net_sink comp="685" pin=0"/></net>

<net id="690"><net_src comp="16" pin="0"/><net_sink comp="685" pin=1"/></net>

<net id="696"><net_src comp="62" pin="0"/><net_sink comp="691" pin=0"/></net>

<net id="697"><net_src comp="480" pin="3"/><net_sink comp="691" pin=1"/></net>

<net id="698"><net_src comp="64" pin="0"/><net_sink comp="691" pin=2"/></net>

<net id="703"><net_src comp="691" pin="3"/><net_sink comp="699" pin=0"/></net>

<net id="704"><net_src comp="16" pin="0"/><net_sink comp="699" pin=1"/></net>

<net id="718"><net_src comp="66" pin="0"/><net_sink comp="705" pin=0"/></net>

<net id="719"><net_src comp="699" pin="2"/><net_sink comp="705" pin=1"/></net>

<net id="720"><net_src comp="685" pin="2"/><net_sink comp="705" pin=2"/></net>

<net id="721"><net_src comp="680" pin="2"/><net_sink comp="705" pin=3"/></net>

<net id="722"><net_src comp="670" pin="2"/><net_sink comp="705" pin=4"/></net>

<net id="723"><net_src comp="660" pin="2"/><net_sink comp="705" pin=5"/></net>

<net id="724"><net_src comp="650" pin="2"/><net_sink comp="705" pin=6"/></net>

<net id="725"><net_src comp="640" pin="2"/><net_sink comp="705" pin=7"/></net>

<net id="726"><net_src comp="630" pin="2"/><net_sink comp="705" pin=8"/></net>

<net id="727"><net_src comp="620" pin="2"/><net_sink comp="705" pin=9"/></net>

<net id="728"><net_src comp="610" pin="2"/><net_sink comp="705" pin=10"/></net>

<net id="734"><net_src comp="705" pin="11"/><net_sink comp="729" pin=1"/></net>

<net id="735"><net_src comp="593" pin="5"/><net_sink comp="729" pin=2"/></net>

<net id="742"><net_src comp="68" pin="0"/><net_sink comp="736" pin=0"/></net>

<net id="743"><net_src comp="468" pin="2"/><net_sink comp="736" pin=2"/></net>

<net id="744"><net_src comp="729" pin="3"/><net_sink comp="736" pin=3"/></net>

<net id="749"><net_src comp="16" pin="0"/><net_sink comp="745" pin=1"/></net>

<net id="754"><net_src comp="745" pin="2"/><net_sink comp="750" pin=1"/></net>

<net id="760"><net_src comp="750" pin="2"/><net_sink comp="755" pin=0"/></net>

<net id="761"><net_src comp="70" pin="0"/><net_sink comp="755" pin=1"/></net>

<net id="762"><net_src comp="736" pin="4"/><net_sink comp="755" pin=2"/></net>

<net id="766"><net_src comp="72" pin="2"/><net_sink comp="763" pin=0"/></net>

<net id="767"><net_src comp="763" pin="1"/><net_sink comp="238" pin=1"/></net>

<net id="768"><net_src comp="763" pin="1"/><net_sink comp="261" pin=1"/></net>

<net id="769"><net_src comp="763" pin="1"/><net_sink comp="286" pin=1"/></net>

<net id="770"><net_src comp="763" pin="1"/><net_sink comp="311" pin=1"/></net>

<net id="771"><net_src comp="763" pin="1"/><net_sink comp="336" pin=1"/></net>

<net id="772"><net_src comp="763" pin="1"/><net_sink comp="361" pin=1"/></net>

<net id="773"><net_src comp="763" pin="1"/><net_sink comp="386" pin=1"/></net>

<net id="774"><net_src comp="763" pin="1"/><net_sink comp="411" pin=1"/></net>

<net id="775"><net_src comp="763" pin="1"/><net_sink comp="436" pin=1"/></net>

<net id="776"><net_src comp="763" pin="1"/><net_sink comp="461" pin=1"/></net>

<net id="780"><net_src comp="78" pin="3"/><net_sink comp="777" pin=0"/></net>

<net id="781"><net_src comp="777" pin="1"/><net_sink comp="202" pin=0"/></net>

<net id="782"><net_src comp="777" pin="1"/><net_sink comp="729" pin=0"/></net>

<net id="783"><net_src comp="777" pin="1"/><net_sink comp="736" pin=1"/></net>

<net id="784"><net_src comp="777" pin="1"/><net_sink comp="745" pin=0"/></net>

<net id="788"><net_src comp="92" pin="4"/><net_sink comp="785" pin=0"/></net>

<net id="789"><net_src comp="785" pin="1"/><net_sink comp="150" pin=1"/></net>

<net id="790"><net_src comp="785" pin="1"/><net_sink comp="157" pin=0"/></net>

<net id="794"><net_src comp="120" pin="2"/><net_sink comp="791" pin=0"/></net>

<net id="795"><net_src comp="791" pin="1"/><net_sink comp="181" pin=0"/></net>

<net id="799"><net_src comp="126" pin="1"/><net_sink comp="796" pin=0"/></net>

<net id="800"><net_src comp="796" pin="1"/><net_sink comp="162" pin=1"/></net>

<net id="804"><net_src comp="142" pin="1"/><net_sink comp="801" pin=0"/></net>

<net id="805"><net_src comp="801" pin="1"/><net_sink comp="177" pin=0"/></net>

<net id="809"><net_src comp="146" pin="1"/><net_sink comp="806" pin=0"/></net>

<net id="810"><net_src comp="806" pin="1"/><net_sink comp="177" pin=1"/></net>

<net id="811"><net_src comp="806" pin="1"/><net_sink comp="181" pin=2"/></net>

<net id="815"><net_src comp="157" pin="2"/><net_sink comp="812" pin=0"/></net>

<net id="816"><net_src comp="812" pin="1"/><net_sink comp="191" pin=0"/></net>

<net id="820"><net_src comp="169" pin="1"/><net_sink comp="817" pin=0"/></net>

<net id="821"><net_src comp="817" pin="1"/><net_sink comp="187" pin=0"/></net>

<net id="825"><net_src comp="173" pin="1"/><net_sink comp="822" pin=0"/></net>

<net id="826"><net_src comp="822" pin="1"/><net_sink comp="187" pin=1"/></net>

<net id="827"><net_src comp="822" pin="1"/><net_sink comp="191" pin=2"/></net>

<net id="831"><net_src comp="181" pin="3"/><net_sink comp="828" pin=0"/></net>

<net id="832"><net_src comp="828" pin="1"/><net_sink comp="197" pin=0"/></net>

<net id="833"><net_src comp="828" pin="1"/><net_sink comp="202" pin=2"/></net>

<net id="837"><net_src comp="197" pin="2"/><net_sink comp="834" pin=0"/></net>

<net id="838"><net_src comp="834" pin="1"/><net_sink comp="750" pin=0"/></net>

<net id="842"><net_src comp="202" pin="3"/><net_sink comp="839" pin=0"/></net>

<net id="843"><net_src comp="839" pin="1"/><net_sink comp="217" pin=0"/></net>

<net id="847"><net_src comp="208" pin="1"/><net_sink comp="844" pin=0"/></net>

<net id="848"><net_src comp="844" pin="1"/><net_sink comp="212" pin=1"/></net>

<net id="852"><net_src comp="212" pin="2"/><net_sink comp="849" pin=0"/></net>

<net id="853"><net_src comp="849" pin="1"/><net_sink comp="468" pin=0"/></net>

<net id="857"><net_src comp="230" pin="3"/><net_sink comp="854" pin=0"/></net>

<net id="858"><net_src comp="854" pin="1"/><net_sink comp="480" pin=0"/></net>

<net id="862"><net_src comp="238" pin="3"/><net_sink comp="859" pin=0"/></net>

<net id="863"><net_src comp="859" pin="1"/><net_sink comp="473" pin=1"/></net>

<net id="867"><net_src comp="245" pin="2"/><net_sink comp="864" pin=0"/></net>

<net id="868"><net_src comp="864" pin="1"/><net_sink comp="487" pin=0"/></net>

<net id="872"><net_src comp="261" pin="3"/><net_sink comp="869" pin=0"/></net>

<net id="873"><net_src comp="869" pin="1"/><net_sink comp="487" pin=1"/></net>

<net id="877"><net_src comp="274" pin="3"/><net_sink comp="874" pin=0"/></net>

<net id="878"><net_src comp="874" pin="1"/><net_sink comp="491" pin=0"/></net>

<net id="879"><net_src comp="874" pin="1"/><net_sink comp="680" pin=0"/></net>

<net id="883"><net_src comp="286" pin="3"/><net_sink comp="880" pin=0"/></net>

<net id="884"><net_src comp="880" pin="1"/><net_sink comp="496" pin=0"/></net>

<net id="885"><net_src comp="880" pin="1"/><net_sink comp="675" pin=0"/></net>

<net id="889"><net_src comp="299" pin="3"/><net_sink comp="886" pin=0"/></net>

<net id="890"><net_src comp="886" pin="1"/><net_sink comp="501" pin=0"/></net>

<net id="891"><net_src comp="886" pin="1"/><net_sink comp="670" pin=0"/></net>

<net id="895"><net_src comp="311" pin="3"/><net_sink comp="892" pin=0"/></net>

<net id="896"><net_src comp="892" pin="1"/><net_sink comp="506" pin=0"/></net>

<net id="897"><net_src comp="892" pin="1"/><net_sink comp="665" pin=0"/></net>

<net id="901"><net_src comp="324" pin="3"/><net_sink comp="898" pin=0"/></net>

<net id="902"><net_src comp="898" pin="1"/><net_sink comp="511" pin=0"/></net>

<net id="903"><net_src comp="898" pin="1"/><net_sink comp="660" pin=0"/></net>

<net id="907"><net_src comp="336" pin="3"/><net_sink comp="904" pin=0"/></net>

<net id="908"><net_src comp="904" pin="1"/><net_sink comp="516" pin=0"/></net>

<net id="909"><net_src comp="904" pin="1"/><net_sink comp="655" pin=0"/></net>

<net id="913"><net_src comp="349" pin="3"/><net_sink comp="910" pin=0"/></net>

<net id="914"><net_src comp="910" pin="1"/><net_sink comp="521" pin=0"/></net>

<net id="915"><net_src comp="910" pin="1"/><net_sink comp="650" pin=0"/></net>

<net id="919"><net_src comp="361" pin="3"/><net_sink comp="916" pin=0"/></net>

<net id="920"><net_src comp="916" pin="1"/><net_sink comp="526" pin=0"/></net>

<net id="921"><net_src comp="916" pin="1"/><net_sink comp="645" pin=0"/></net>

<net id="925"><net_src comp="374" pin="3"/><net_sink comp="922" pin=0"/></net>

<net id="926"><net_src comp="922" pin="1"/><net_sink comp="531" pin=0"/></net>

<net id="927"><net_src comp="922" pin="1"/><net_sink comp="640" pin=0"/></net>

<net id="931"><net_src comp="386" pin="3"/><net_sink comp="928" pin=0"/></net>

<net id="932"><net_src comp="928" pin="1"/><net_sink comp="536" pin=0"/></net>

<net id="933"><net_src comp="928" pin="1"/><net_sink comp="635" pin=0"/></net>

<net id="937"><net_src comp="399" pin="3"/><net_sink comp="934" pin=0"/></net>

<net id="938"><net_src comp="934" pin="1"/><net_sink comp="541" pin=0"/></net>

<net id="939"><net_src comp="934" pin="1"/><net_sink comp="630" pin=0"/></net>

<net id="943"><net_src comp="411" pin="3"/><net_sink comp="940" pin=0"/></net>

<net id="944"><net_src comp="940" pin="1"/><net_sink comp="546" pin=0"/></net>

<net id="945"><net_src comp="940" pin="1"/><net_sink comp="625" pin=0"/></net>

<net id="949"><net_src comp="424" pin="3"/><net_sink comp="946" pin=0"/></net>

<net id="950"><net_src comp="946" pin="1"/><net_sink comp="551" pin=0"/></net>

<net id="951"><net_src comp="946" pin="1"/><net_sink comp="620" pin=0"/></net>

<net id="955"><net_src comp="436" pin="3"/><net_sink comp="952" pin=0"/></net>

<net id="956"><net_src comp="952" pin="1"/><net_sink comp="556" pin=0"/></net>

<net id="957"><net_src comp="952" pin="1"/><net_sink comp="615" pin=0"/></net>

<net id="961"><net_src comp="449" pin="3"/><net_sink comp="958" pin=0"/></net>

<net id="962"><net_src comp="958" pin="1"/><net_sink comp="561" pin=0"/></net>

<net id="963"><net_src comp="958" pin="1"/><net_sink comp="610" pin=0"/></net>

<net id="967"><net_src comp="461" pin="3"/><net_sink comp="964" pin=0"/></net>

<net id="968"><net_src comp="964" pin="1"/><net_sink comp="566" pin=0"/></net>

<net id="969"><net_src comp="964" pin="1"/><net_sink comp="605" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
 - Input state : 
	Port: get_result : CompleteRegister_m_cr_V_read | {1 }
  - Chain level:
	State 1
		tmp_29 : 1
		tmp_34 : 1
		tmp_27 : 1
		tmp_39 : 2
		tmp_40 : 2
	State 2
		tmp : 1
		tmp_36 : 1
		leading_signs_V_1 : 1
	State 3
		leading_signs_V : 1
		leading_signs_V_2 : 2
		tmp_41 : 3
	State 4
		addconv : 1
		tmp_37_cast : 2
		tmp_42 : 2
		tmp_43 : 3
		tmp_46_1 : 2
		index_assign_1_1 : 2
		index_assign_1_1_cas : 3
		tmp_44 : 4
		r_V_2 : 2
		tmp_46 : 3
		index_assign_1_2_cas : 3
		tmp_47 : 4
		r_V_3 : 2
		tmp_49 : 3
		index_assign_1_3_cas : 3
		tmp_51 : 4
		r_V_4 : 2
		tmp_53 : 3
		index_assign_1_4_cas : 3
		tmp_54 : 4
		r_V_5 : 2
		tmp_56 : 3
		index_assign_1_5_cas : 3
		tmp_57 : 4
		r_V_6 : 2
		tmp_64 : 3
		index_assign_1_6_cas : 3
		tmp_65 : 4
		r_V_7 : 2
		tmp_66 : 3
		index_assign_1_7_cas : 3
		tmp_67 : 4
		r_V_8 : 2
		tmp_68 : 3
		index_assign_1_8_cas : 3
		tmp_69 : 4
		r_V_9 : 2
		tmp_70 : 3
		index_assign_1_9_cas : 3
		tmp_71 : 4
	State 5
		p_0265_1 : 1
		p_0265_1_9 : 1
		tmp_72 : 2
		tmp_49_9 : 3
		p_Result_28_9 : 3
		p_Repl2_s : 4
		p_Result_5 : 5
		agg_result_V : 6
		StgValue_119 : 7


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------------|---------|---------|
| Operation|         Functional Unit         |    FF   |   LUT   |
|----------|---------------------------------|---------|---------|
|          |          tmp_29_fu_112          |    73   |    71   |
|   ctlz   |          tmp_27_fu_134          |    73   |    71   |
|          |          tmp_32_fu_150          |    73   |    71   |
|          |           tmp_s_fu_162          |    73   |    71   |
|----------|---------------------------------|---------|---------|
|          |         flipped_V_fu_86         |    0    |   135   |
|          |        exponent_V_fu_468        |    0    |    12   |
|          |           rev5_fu_491           |    0    |    8    |
|          |           rev8_fu_501           |    0    |    8    |
|          |            rev_fu_511           |    0    |    8    |
|          |           rev1_fu_521           |    0    |    8    |
|          |           rev2_fu_531           |    0    |    8    |
|          |           rev3_fu_541           |    0    |    8    |
|          |           rev4_fu_551           |    0    |    8    |
|          |           rev6_fu_561           |    0    |    8    |
|    xor   |           p_not_fu_605          |    0    |    8    |
|          |          p_not1_fu_615          |    0    |    8    |
|          |          p_not2_fu_625          |    0    |    8    |
|          |          p_not3_fu_635          |    0    |    8    |
|          |          p_not4_fu_645          |    0    |    8    |
|          |          p_not5_fu_655          |    0    |    8    |
|          |          p_not6_fu_665          |    0    |    8    |
|          |          p_not7_fu_675          |    0    |    8    |
|          |         tmp_49_8_fu_685         |    0    |    8    |
|          |         tmp_49_9_fu_699         |    0    |    8    |
|          |          sel_tmp_fu_745         |    0    |    8    |
|----------|---------------------------------|---------|---------|
|          |          tmp_38_fu_177          |    0    |    15   |
|          |          tmp_37_fu_187          |    0    |    15   |
|          |     index_assign_1_1_fu_251     |    0    |    16   |
|          |           r_V_2_fu_268          |    0    |    16   |
|          |           r_V_3_fu_293          |    0    |    16   |
|    add   |           r_V_4_fu_318          |    0    |    16   |
|          |           r_V_5_fu_343          |    0    |    16   |
|          |           r_V_6_fu_368          |    0    |    16   |
|          |           r_V_7_fu_393          |    0    |    16   |
|          |           r_V_8_fu_418          |    0    |    16   |
|          |           r_V_9_fu_443          |    0    |    16   |
|----------|---------------------------------|---------|---------|
|          |          tmp_34_fu_120          |    0    |    29   |
|   icmp   |          tmp_33_fu_157          |    0    |    29   |
|          |          tmp_31_fu_197          |    0    |    11   |
|          |         tmp_46_1_fu_245         |    0    |    13   |
|----------|---------------------------------|---------|---------|
|          |          tmp_45_fu_487          |    0    |    8    |
|          |          tmp_48_fu_496          |    0    |    8    |
|          |          tmp_52_fu_506          |    0    |    8    |
|          |          tmp_55_fu_516          |    0    |    8    |
|    and   |          tmp_58_fu_526          |    0    |    8    |
|          |          tmp_59_fu_536          |    0    |    8    |
|          |          tmp_60_fu_546          |    0    |    8    |
|          |          tmp_61_fu_556          |    0    |    8    |
|          |          tmp_62_fu_566          |    0    |    8    |
|          |         sel_tmp1_fu_750         |    0    |    8    |
|----------|---------------------------------|---------|---------|
|          |          tmp_50_fu_610          |    0    |    8    |
|          |         tmp_49_1_fu_620         |    0    |    8    |
|          |         tmp_49_2_fu_630         |    0    |    8    |
|    or    |         tmp_49_3_fu_640         |    0    |    8    |
|          |         tmp_49_4_fu_650         |    0    |    8    |
|          |         tmp_49_5_fu_660         |    0    |    8    |
|          |         tmp_49_6_fu_670         |    0    |    8    |
|          |         tmp_49_7_fu_680         |    0    |    8    |
|----------|---------------------------------|---------|---------|
|          |     leading_signs_V_1_fu_181    |    0    |    8    |
|          |      leading_signs_V_fu_191     |    0    |    8    |
|  select  |     leading_signs_V_2_fu_202    |    0    |    8    |
|          |         p_0265_1_fu_480         |    0    |    10   |
|          |         p_Repl2_s_fu_729        |    0    |    10   |
|          |       agg_result_V_fu_755       |    0    |    16   |
|----------|---------------------------------|---------|---------|
|    sub   |          tmp_35_fu_212          |    0    |    15   |
|          |          addconv_fu_220         |    0    |    15   |
|----------|---------------------------------|---------|---------|
|   read   | CompleteRegister_m_c_read_fu_72 |    0    |    0    |
|----------|---------------------------------|---------|---------|
|          |         p_Repl2_2_fu_78         |    0    |    0    |
|          |          tmp_42_fu_230          |    0    |    0    |
|          |          tmp_43_fu_238          |    0    |    0    |
|          |          tmp_44_fu_261          |    0    |    0    |
|          |          tmp_46_fu_274          |    0    |    0    |
|          |          tmp_47_fu_286          |    0    |    0    |
|          |          tmp_49_fu_299          |    0    |    0    |
|          |          tmp_51_fu_311          |    0    |    0    |
|          |          tmp_53_fu_324          |    0    |    0    |
|          |          tmp_54_fu_336          |    0    |    0    |
| bitselect|          tmp_56_fu_349          |    0    |    0    |
|          |          tmp_57_fu_361          |    0    |    0    |
|          |          tmp_64_fu_374          |    0    |    0    |
|          |          tmp_65_fu_386          |    0    |    0    |
|          |          tmp_66_fu_399          |    0    |    0    |
|          |          tmp_67_fu_411          |    0    |    0    |
|          |          tmp_68_fu_424          |    0    |    0    |
|          |          tmp_69_fu_436          |    0    |    0    |
|          |          tmp_70_fu_449          |    0    |    0    |
|          |          tmp_71_fu_461          |    0    |    0    |
|          |          tmp_72_fu_691          |    0    |    0    |
|----------|---------------------------------|---------|---------|
|partselect|         p_Result_s_fu_92        |    0    |    0    |
|          |        p_Result_3_fu_102        |    0    |    0    |
|----------|---------------------------------|---------|---------|
|          |       p_Result_s_22_fu_126      |    0    |    0    |
|          |        p_Result_2_fu_130        |    0    |    0    |
|          |          tmp_39_fu_142          |    0    |    0    |
|   trunc  |          tmp_40_fu_146          |    0    |    0    |
|          |            tmp_fu_169           |    0    |    0    |
|          |          tmp_36_fu_173          |    0    |    0    |
|          |          tmp_41_fu_208          |    0    |    0    |
|----------|---------------------------------|---------|---------|
|   zext   |        rhs_V_cast_fu_217        |    0    |    0    |
|----------|---------------------------------|---------|---------|
|          |        tmp_37_cast_fu_226       |    0    |    0    |
|          |   index_assign_1_1_cas_fu_257   |    0    |    0    |
|          |   index_assign_1_2_cas_fu_282   |    0    |    0    |
|          |   index_assign_1_3_cas_fu_307   |    0    |    0    |
|   sext   |   index_assign_1_4_cas_fu_332   |    0    |    0    |
|          |   index_assign_1_5_cas_fu_357   |    0    |    0    |
|          |   index_assign_1_6_cas_fu_382   |    0    |    0    |
|          |   index_assign_1_7_cas_fu_407   |    0    |    0    |
|          |   index_assign_1_8_cas_fu_432   |    0    |    0    |
|          |   index_assign_1_9_cas_fu_457   |    0    |    0    |
|----------|---------------------------------|---------|---------|
|          |        p_Result_4_fu_473        |    0    |    0    |
|bitconcatenate|          tmp_63_fu_571          |    0    |    0    |
|          |       p_Result_28_9_fu_705      |    0    |    0    |
|          |        p_Result_5_fu_736        |    0    |    0    |
|----------|---------------------------------|---------|---------|
|  partset |        p_0265_1_9_fu_593        |    0    |    0    |
|----------|---------------------------------|---------|---------|
|   Total  |                                 |   292   |   1073  |
|----------|---------------------------------|---------|---------|

Memories:
N/A

* Register list:
+----------------------------+--------+
|                            |   FF   |
+----------------------------+--------+
|CompleteRegister_m_c_reg_763|   128  |
|  leading_signs_V_1_reg_828 |    8   |
|  leading_signs_V_2_reg_839 |    8   |
|      p_Repl2_2_reg_777     |    1   |
|    p_Result_s_22_reg_796   |   64   |
|     p_Result_s_reg_785     |   64   |
|       tmp_31_reg_834       |    1   |
|       tmp_33_reg_812       |    1   |
|       tmp_34_reg_791       |    1   |
|       tmp_35_reg_849       |    5   |
|       tmp_36_reg_822       |    8   |
|       tmp_39_reg_801       |    8   |
|       tmp_40_reg_806       |    8   |
|       tmp_41_reg_844       |    5   |
|       tmp_42_reg_854       |    1   |
|       tmp_43_reg_859       |    1   |
|       tmp_44_reg_869       |    1   |
|      tmp_46_1_reg_864      |    1   |
|       tmp_46_reg_874       |    1   |
|       tmp_47_reg_880       |    1   |
|       tmp_49_reg_886       |    1   |
|       tmp_51_reg_892       |    1   |
|       tmp_53_reg_898       |    1   |
|       tmp_54_reg_904       |    1   |
|       tmp_56_reg_910       |    1   |
|       tmp_57_reg_916       |    1   |
|       tmp_64_reg_922       |    1   |
|       tmp_65_reg_928       |    1   |
|       tmp_66_reg_934       |    1   |
|       tmp_67_reg_940       |    1   |
|       tmp_68_reg_946       |    1   |
|       tmp_69_reg_952       |    1   |
|       tmp_70_reg_958       |    1   |
|       tmp_71_reg_964       |    1   |
|         tmp_reg_817        |    8   |
+----------------------------+--------+
|            Total           |   338  |
+----------------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |   292  |  1073  |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |   338  |    -   |
+-----------+--------+--------+
|   Total   |   630  |  1073  |
+-----------+--------+--------+
