{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1437531086811 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Full Version " "Version 13.0.0 Build 156 04/24/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1437531086811 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jul 22 10:11:26 2015 " "Processing started: Wed Jul 22 10:11:26 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1437531086811 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1437531086811 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off AL_MC245 -c fifo_mst_top " "Command: quartus_map --read_settings_files=on --write_settings_files=off AL_MC245 -c fifo_mst_top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1437531086811 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1437531087011 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "define_conf.v 0 0 " "Found 0 design units, including 0 entities, in source file define_conf.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1437531087041 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/svn/ft600/project/trunk/fifo_masters/altera_eval_board/mc245_16bits/rtl/timer_cntr.v 1 1 " "Found 1 design units, including 1 entities, in source file /svn/ft600/project/trunk/fifo_masters/altera_eval_board/mc245_16bits/rtl/timer_cntr.v" { { "Info" "ISGN_ENTITY_NAME" "1 timer_cntr " "Found entity 1: timer_cntr" {  } { { "../RTL/timer_cntr.v" "" { Text "C:/SVN/FT600/Project/trunk/fifo_masters/Altera_eval_board/MC245_16bits/RTL/timer_cntr.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1437531087051 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1437531087051 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/svn/ft600/project/trunk/fifo_masters/altera_eval_board/mc245_16bits/rtl/mem_sp_xkx32.al.v 2 2 " "Found 2 design units, including 2 entities, in source file /svn/ft600/project/trunk/fifo_masters/altera_eval_board/mc245_16bits/rtl/mem_sp_xkx32.al.v" { { "Info" "ISGN_ENTITY_NAME" "1 C5_SP_4Kx32 " "Found entity 1: C5_SP_4Kx32" {  } { { "../RTL/memory/C5_SP_4Kx32.v" "" { Text "C:/SVN/FT600/Project/trunk/fifo_masters/Altera_eval_board/MC245_16bits/RTL/memory/C5_SP_4Kx32.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1437531087061 ""} { "Info" "ISGN_ENTITY_NAME" "2 MEM_SP_xKx32 " "Found entity 2: MEM_SP_xKx32" {  } { { "../RTL/MEM_SP_xKx32.AL.v" "" { Text "C:/SVN/FT600/Project/trunk/fifo_masters/Altera_eval_board/MC245_16bits/RTL/MEM_SP_xKx32.AL.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1437531087061 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1437531087061 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/svn/ft600/project/trunk/fifo_masters/altera_eval_board/mc245_16bits/rtl/fifo_mst_ram.v 1 1 " "Found 1 design units, including 1 entities, in source file /svn/ft600/project/trunk/fifo_masters/altera_eval_board/mc245_16bits/rtl/fifo_mst_ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 fifo_mst_ram " "Found entity 1: fifo_mst_ram" {  } { { "../RTL/fifo_mst_ram.v" "" { Text "C:/SVN/FT600/Project/trunk/fifo_masters/Altera_eval_board/MC245_16bits/RTL/fifo_mst_ram.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1437531087061 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1437531087061 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/svn/ft600/project/trunk/fifo_masters/altera_eval_board/mc245_16bits/rtl/fifo_mst_io.v 1 1 " "Found 1 design units, including 1 entities, in source file /svn/ft600/project/trunk/fifo_masters/altera_eval_board/mc245_16bits/rtl/fifo_mst_io.v" { { "Info" "ISGN_ENTITY_NAME" "1 fifo_mst_io " "Found entity 1: fifo_mst_io" {  } { { "../RTL/fifo_mst_io.v" "" { Text "C:/SVN/FT600/Project/trunk/fifo_masters/Altera_eval_board/MC245_16bits/RTL/fifo_mst_io.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1437531087061 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1437531087061 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/svn/ft600/project/trunk/fifo_masters/altera_eval_board/mc245_16bits/rtl/fifo_mst_fsm.m245.v 1 1 " "Found 1 design units, including 1 entities, in source file /svn/ft600/project/trunk/fifo_masters/altera_eval_board/mc245_16bits/rtl/fifo_mst_fsm.m245.v" { { "Info" "ISGN_ENTITY_NAME" "1 fifo_mst_fsm " "Found entity 1: fifo_mst_fsm" {  } { { "../RTL/fifo_mst_fsm.M245.v" "" { Text "C:/SVN/FT600/Project/trunk/fifo_masters/Altera_eval_board/MC245_16bits/RTL/fifo_mst_fsm.M245.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1437531087071 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1437531087071 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/svn/ft600/project/trunk/fifo_masters/altera_eval_board/mc245_16bits/rtl/fifo_mst_dpath.v 1 1 " "Found 1 design units, including 1 entities, in source file /svn/ft600/project/trunk/fifo_masters/altera_eval_board/mc245_16bits/rtl/fifo_mst_dpath.v" { { "Info" "ISGN_ENTITY_NAME" "1 fifo_mst_dpath " "Found entity 1: fifo_mst_dpath" {  } { { "../RTL/fifo_mst_dpath.v" "" { Text "C:/SVN/FT600/Project/trunk/fifo_masters/Altera_eval_board/MC245_16bits/RTL/fifo_mst_dpath.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1437531087071 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1437531087071 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/svn/ft600/project/trunk/fifo_masters/altera_eval_board/mc245_16bits/rtl/fifo_mst_arb.v 1 1 " "Found 1 design units, including 1 entities, in source file /svn/ft600/project/trunk/fifo_masters/altera_eval_board/mc245_16bits/rtl/fifo_mst_arb.v" { { "Info" "ISGN_ENTITY_NAME" "1 fifo_mst_arb " "Found entity 1: fifo_mst_arb" {  } { { "../RTL/fifo_mst_arb.v" "" { Text "C:/SVN/FT600/Project/trunk/fifo_masters/Altera_eval_board/MC245_16bits/RTL/fifo_mst_arb.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1437531087081 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1437531087081 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "EP_NUM ep_num fifo_ep_mst.v(24) " "Verilog HDL Declaration information at fifo_ep_mst.v(24): object \"EP_NUM\" differs only in case from object \"ep_num\" in the same scope" {  } { { "../RTL/fifo_ep_mst.v" "" { Text "C:/SVN/FT600/Project/trunk/fifo_masters/Altera_eval_board/MC245_16bits/RTL/fifo_ep_mst.v" 24 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1437531087081 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/svn/ft600/project/trunk/fifo_masters/altera_eval_board/mc245_16bits/rtl/fifo_ep_mst.v 1 1 " "Found 1 design units, including 1 entities, in source file /svn/ft600/project/trunk/fifo_masters/altera_eval_board/mc245_16bits/rtl/fifo_ep_mst.v" { { "Info" "ISGN_ENTITY_NAME" "1 fifo_ep_mst " "Found entity 1: fifo_ep_mst" {  } { { "../RTL/fifo_ep_mst.v" "" { Text "C:/SVN/FT600/Project/trunk/fifo_masters/Altera_eval_board/MC245_16bits/RTL/fifo_ep_mst.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1437531087081 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1437531087081 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/svn/ft600/project/trunk/fifo_masters/altera_eval_board/mc245_16bits/rtl/fifo_mst_top.m245.v 1 1 " "Found 1 design units, including 1 entities, in source file /svn/ft600/project/trunk/fifo_masters/altera_eval_board/mc245_16bits/rtl/fifo_mst_top.m245.v" { { "Info" "ISGN_ENTITY_NAME" "1 fifo_mst_top " "Found entity 1: fifo_mst_top" {  } { { "../RTL/fifo_mst_top.M245.v" "" { Text "C:/SVN/FT600/Project/trunk/fifo_masters/Altera_eval_board/MC245_16bits/RTL/fifo_mst_top.M245.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1437531087081 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1437531087081 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "tc_txe_det fifo_mst_fsm.M245.v(225) " "Verilog HDL Implicit Net warning at fifo_mst_fsm.M245.v(225): created implicit net for \"tc_txe_det\"" {  } { { "../RTL/fifo_mst_fsm.M245.v" "" { Text "C:/SVN/FT600/Project/trunk/fifo_masters/Altera_eval_board/MC245_16bits/RTL/fifo_mst_fsm.M245.v" 225 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1437531087081 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "i_mode fifo_mst_top.M245.v(108) " "Verilog HDL Implicit Net warning at fifo_mst_top.M245.v(108): created implicit net for \"i_mode\"" {  } { { "../RTL/fifo_mst_top.M245.v" "" { Text "C:/SVN/FT600/Project/trunk/fifo_masters/Altera_eval_board/MC245_16bits/RTL/fifo_mst_top.M245.v" 108 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1437531087081 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "tc_txe_n_d1 fifo_mst_fsm.M245.v(220) " "Verilog HDL error at fifo_mst_fsm.M245.v(220): object \"tc_txe_n_d1\" is not declared" {  } { { "../RTL/fifo_mst_fsm.M245.v" "" { Text "C:/SVN/FT600/Project/trunk/fifo_masters/Altera_eval_board/MC245_16bits/RTL/fifo_mst_fsm.M245.v" 220 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared" 0 0 "Quartus II" 0 -1 1437531087081 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "tc_txe_n_d1 fifo_mst_fsm.M245.v(222) " "Verilog HDL error at fifo_mst_fsm.M245.v(222): object \"tc_txe_n_d1\" is not declared" {  } { { "../RTL/fifo_mst_fsm.M245.v" "" { Text "C:/SVN/FT600/Project/trunk/fifo_masters/Altera_eval_board/MC245_16bits/RTL/fifo_mst_fsm.M245.v" 222 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared" 0 0 "Quartus II" 0 -1 1437531087081 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "tc_txe_n_d1 fifo_mst_fsm.M245.v(225) " "Verilog HDL error at fifo_mst_fsm.M245.v(225): object \"tc_txe_n_d1\" is not declared" {  } { { "../RTL/fifo_mst_fsm.M245.v" "" { Text "C:/SVN/FT600/Project/trunk/fifo_masters/Altera_eval_board/MC245_16bits/RTL/fifo_mst_fsm.M245.v" 225 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared" 0 0 "Quartus II" 0 -1 1437531087081 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/SVN/FT600/Project/trunk/fifo_masters/Altera_eval_board/MC245_16bits/AL_MC245/fifo_mst_top.map.smsg " "Generated suppressed messages file C:/SVN/FT600/Project/trunk/fifo_masters/Altera_eval_board/MC245_16bits/AL_MC245/fifo_mst_top.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1437531087101 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 3 s 2 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 3 errors, 2 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "448 " "Peak virtual memory: 448 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1437531087131 ""} { "Error" "EQEXE_END_BANNER_TIME" "Wed Jul 22 10:11:27 2015 " "Processing ended: Wed Jul 22 10:11:27 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1437531087131 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1437531087131 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1437531087131 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1437531087131 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 5 s 2 s " "Quartus II Full Compilation was unsuccessful. 5 errors, 2 warnings" {  } {  } 0 293001 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1437531087701 ""}
