 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : DT
Version: O-2018.06
Date   : Mon Mar 24 02:05:13 2025
****************************************

Operating Conditions: slow   Library: slow
Wire Load Model Mode: top

  Startpoint: sti_di[15] (input port clocked by clk)
  Endpoint: res_addr_reg[13]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  DT                 tsmc13_wl10           slow

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.50       0.50
  input external delay                     2.00       2.50 f
  sti_di[15] (in)                          0.02       2.52 f
  U294/Y (NAND2X4)                         0.06       2.58 r
  U285/Y (NAND2X4)                         0.10       2.68 f
  U568/Y (NOR2X8)                          0.10       2.78 r
  U566/Y (NAND3X8)                         0.10       2.87 f
  U561/Y (INVX16)                          0.08       2.96 r
  U616/Y (NAND3X8)                         0.09       3.04 f
  U565/Y (NAND2X8)                         0.11       3.16 r
  U454/Y (AND2X8)                          0.19       3.35 r
  U348/Y (INVX16)                          0.10       3.45 f
  U734/Y (AOI2BB2X2)                       0.23       3.68 f
  U446/Y (NAND2X2)                         0.26       3.94 r
  U469/Y (NOR2X2)                          0.15       4.09 f
  U560/Y (OAI22X4)                         0.13       4.22 r
  res_addr_reg[13]/D (DFFRX2)              0.00       4.22 r
  data arrival time                                   4.22

  clock clk (rise edge)                    4.00       4.00
  clock network delay (ideal)              0.50       4.50
  clock uncertainty                       -0.10       4.40
  res_addr_reg[13]/CK (DFFRX2)             0.00       4.40 r
  library setup time                      -0.18       4.22
  data required time                                  4.22
  -----------------------------------------------------------
  data required time                                  4.22
  data arrival time                                  -4.22
  -----------------------------------------------------------
  slack (MET)                                         0.00


1
