
#####################################################
## Nitro Reference Flow : Clock Stage              ##
## Version : 2019.1.R2                             ##
## Loads design from place stage, prepares for     ##
## and then runs run_clock_timing                  ##
#####################################################

Nitro-SoC> # fk_msg -set_prompt NRF
Nitro-SoC> # new_config_flow -name flow_msg_prompt -quiet
Nitro-SoC> # new_config_flow -name flow_msg_prompt -value NRF -descr Flow prefix - will appear in all messages printed by flow_msg -quiet
Nitro-SoC> # source flow_variables.tcl
info UI33: performed source of flow_variables.tcl for 0 sec (CPU time: 0 sec; MEM: RSS - 415M, CVMEM - 1904M, PVMEM - 2637M)
Nitro-SoC> # source scr/kit_utils.tcl
info UI33: performed source of scr/kit_utils.tcl for 0 sec (CPU time: 0 sec; MEM: RSS - 415M, CVMEM - 1904M, PVMEM - 2637M)
Nitro-SoC> # load_utils -name nrf_utils 
Nitro-SoC> # config_messages -message_id UI33 -max_message 0
Loading utility util::nrf_utils
Nitro-SoC> # source /home/vlsi/Installation/Nitro/nitroPack-2019.1.R2a/nitro/utils/tcl/nrf_utils.tcl
Nitro-SoC> # config_messages -message_id UI33 -max_message 10
Nitro-SoC> # load_utils -name save_vars
Nitro-SoC> # config_messages -message_id UI33 -max_message 0
  util::save_vars already loaded.  Use -force true to overwrite
Nitro-SoC> # config_messages -message_id UI33 -max_message 10
Nitro-SoC> # load_utils -name db_utils
Nitro-SoC> # config_messages -message_id UI33 -max_message 0
Loading utility util::db_utils
Nitro-SoC> # source /home/vlsi/Installation/Nitro/nitroPack-2019.1.R2a/nitro/utils/tcl/db_utils.tcl
Nitro-SoC> # create_command -force -name util::update_split_db \
	-script db::update_split_db \
	-desc "Update lib and design DBs to 2.5.  Old DBs will be renamed with _deprecated suffix."
Nitro-SoC> # create_argument -command util::update_split_db -name lib_db -type string -required -desc "Name of library DB file."
Nitro-SoC> # create_argument -command util::update_split_db -name design_db -type string -required  -desc "Name of design DB file."
Nitro-SoC> # create_command -force -name util::update_lib_db \
	-script db::update_lib_db \
	-desc "Update lib DB to 2.5.  Old DB will be renamed with _deprecated suffix."
Nitro-SoC> # create_argument -command util::update_lib_db -name lib_db -type string -required -desc "Name of library DB file."
Nitro-SoC> # create_command -force -name util::update_full_db \
	-script db::update_full_db \
	-desc "Update full design DB to 2.5.  Old DB will be renamed with _deprecated suffix."
Nitro-SoC> # create_argument -command util::update_full_db -name design_db -type string -required  -desc "Name of design DB file."
Nitro-SoC> # config_messages -message_id UI33 -max_message 10
Nitro-SoC> # config_application -cpus $MGC_cpus
Nitro-SoC> # config_timing -cpus $MGC_cpus
Nitro-SoC> # get_top_partition
Nitro-SoC> # config_shell -echo false
NRF info: Checking flow variables for clock
NRF info: Verifying user input for clock
Nitro-SoC> # util::save_vars
Nitro-SoC> # config_shell -echo false
Storing TCL variables as db root property
Nitro-SoC> # check_design 
info CHK10: Checking technology...
info CHK10: Checking libraries...
info CHK10: Checking design...
info CHK10: Checking partition...
info CHK10: Checking cells...
info CHK10: Checking nets...
info CHK10: Checking pins...
info CHK10: Checking placement...
info Found 2952 movable and 0 fixed cells in partition integrationMult
info DP136: Found 0 moveable cells and 0 fixed cells to be illegal.
info CHK10: Checking floorplan...
-------------------------------------------------------------------------------------------
|                                       Pin Errors                                        |
|----------------------+-------+---------+------------------------------------------------|
| Name                 | Count | Status  | Description                                    | 
|----------------------+-------+---------+------------------------------------------------|
| not_connected        | 128   | Warning | Pin is not connected to any net                | 
|----------------------+-------+---------+------------------------------------------------|
| pg_not_connected     | 0     | Passed  | PG core pin is not connected to any supply net | 
|----------------------+-------+---------+------------------------------------------------|
| no_leaf_pin_geometry | 4     | Warning | Leaf pin doesn't have geometry or not placed.  | 
-------------------------------------------------------------------------------------------


-----------------------------------------------------------------------------------------------------------------
|                                               Floorplan Errors                                                |
|---------------------------+-------+---------+-----------------------------------------------------------------|
| Name                      | Count | Status  | Description                                                     | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| no_tracks                 | 0     | Passed  | No preferred direction routing tracks on the layer.             | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| track_step_too_small      | 0     | Passed  | Step of routing tracks is smaller then via-wire spacing.        | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| track_step_too_big        | 0     | Passed  | Step of routing tracks is bigger then via-wire spacing.         | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| diff_track_step           | 0     | Passed  | Different step of preferred direction routing tracks.           | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| tracks_not_cover_pin      | 0     | Passed  | Routing tracks do not cover pin.                                | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| tracks_not_masked         | 0     | Passed  | Routing tracks shall have mask on masked layer.                 | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| tracks_incorrectly_masked | 0     | Passed  | Routing tracks masks shall interlace.                           | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| no_macro_pin_access       | 0     | Passed  | Macro pin doesn't have routing access.                          | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| macro_pin_blocked         | 0     | Passed  | Macro pin may be blocked by nearby objects.                     | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| no_port_access            | 0     | Passed  | Partition port doesn't have routing access.                     | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| not_aligned_pin           | 0     | Passed  | Macro/top pin is not aligned to manufacturing grid.             | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| offgrid_core_access       | 0     | Passed  | Library core pin has only offgird routing access.               | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| no_core_access            | 0     | Passed  | Library core pin doesn't have routing access.                   | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| no_port_geometry          | 0     | Passed  | Port doesn't have geometry or not placed.                       | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| port_outside_partition    | 0     | Passed  | Port is placed outside partition.                               | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| port_min_area             | 0     | Passed  | Port has insufficient minimum area.                             | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| port_short                | 0     | Passed  | Port has intersection with other one.                           | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| port_spacing              | 0     | Passed  | Port has insufficient spacing with other one.                   | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| port_above_max_layer      | 0     | Passed  | Port is above of max layer.                                     | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| region_overlaps           | 0     | Passed  | Region overlaps other region.                                   | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| cell_outside_region       | 0     | Passed  | Cell outside of region with member_hard requirement. Will       | 
|                           |       |         | cause pin assignment to fail.                                   | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| cell_inside_region        | 0     | Passed  | Foreign cell is inside region with non_member_hard requirement. | 
|                           |       |         | Will cause pin assignment to fail                               | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| region_off_mfg_grid       | 0     | Passed  | Region is not on manufacturing grid                             | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| region_off_fp_grid        | 0     | Passed  | Region is not on floorplan grid.                                | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| excessive_region_blockage | 0     | Passed  | Placement blockages cover more than 70% of region. Run          | 
|                           |       |         | report_region_utilization to verify placeability.               | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| macro_off_mfg             | 0     | Passed  | Macro off manufacturing grid.                                   | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| missing_cell_rows         | 0     | Passed  | No cell rows are found in the design. Placer will fail          | 
|                           |       |         | without rows.                                                   | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| partition_overlap         | 0     | Passed  | Partition overlaps other partition.                             | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| partition_off_fp_grid     | 0     | Passed  | Partition is not on floorplan grid.                             | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| endcap_alignment          | 0     | Passed  | Cell is not aligned with the cell row.                          | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| row_without_endcaps       | 154   | Warning | Row has no endcap cells at ends.                                | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| no_pin_mask               | 0     | Passed  | Port shape does not have a mask on a masked layer.              | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| narrow_pin_misalignment   | 0     | Passed  | Narrow port shape mask, on masked layer, doesn't match          | 
|                           |       |         | track mask.                                                     | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| wide_pin_misalignment     | 0     | Passed  | Wide port shape mask, on masked layer, should be on alternate   | 
|                           |       |         | mask to reduce routing congestion.                              | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| short_placement_width     | 0     | Passed  | The width of the placement rectangle is short.                  | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| object_off_floorplan_grid | 0     | Passed  | Objects are off floorplan grid.                                 | 
-----------------------------------------------------------------------------------------------------------------


info UI33: performed design checks for 0 sec (CPU time: 0 sec; MEM: RSS - 414M, CVMEM - 1904M, PVMEM - 2637M)
Nitro-SoC> # config_shell -echo_script true
Info: Tcl var '::cts_intrinsic_repeater_delay_new' set to 'true' : Compute intrinsic repeater delay using the same method than the ideal slew routine
Nitro-SoC> # config_event_handler -append -command compile_cts -event start_command -script {
	set ::cts_vr_cdm_overlap_free true
	RCTU::Cts::AddHalo
}
Nitro-SoC> # get_config -name process -param node
Nitro-SoC> # config_lib_vias -use_generated true -create true -select true -use_asymmetrical true -use_4cut true
Routing lib vias have been created
Routing lib vias have been selected
Nitro-SoC> # config_name_rules -cell CLOCK
Nitro-SoC> # config_name_rules -net CLOCK
Nitro-SoC> # config_timing -use_annotated_cts_offsets false
Nitro-SoC> # config_route_global -category user_defined

No User-Defined Parameters are Set for 'config_route_global'

Nitro-SoC> # fk_msg "Applying NRF non-default GR settings"
Nitro-SoC> # new_config_flow -name flow_msg_prompt -quiet
Nitro-SoC> # new_config_flow -name verbose_level
NRF info: Applying NRF non-default GR settings
Nitro-SoC> # config_route_global -name gr_full_timing_update_thresh -value 0.0
Nitro-SoC> # config_shell -echo false
NRF info: Configuring MCMM scenarios for clock
-------------------------------------------
| Mode     | Enable | System | Corners    | 
|----------+--------+--------+------------|
| default  | false  | true   | <all>      | 
|----------+--------+--------+------------|
| new_mode | true   | false  | corner_0_0 | 
-------------------------------------------


--------------------------------------------------------------------------------------------------------------------------------------------------------------
| Corner     | Enable | Setup | Hold  | CRPR       | SI   | Power   | EM   | Voltage Drop | DRC        | Process                    | RC Temp | Scale Factor | 
|------------+--------+-------+-------+------------+------+---------+------+--------------+------------+----------------------------+---------+--------------|
| slow       | false  | true  | false | setup_hold | none | leakage | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
|------------+--------+-------+-------+------------+------+---------+------+--------------+------------+----------------------------+---------+--------------|
| fast       | false  | false | false | setup_hold | none | leakage | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
|------------+--------+-------+-------+------------+------+---------+------+--------------+------------+----------------------------+---------+--------------|
| corner_0_0 | true   | true  | true  | setup_hold | none | none    | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
--------------------------------------------------------------------------------------------------------------------------------------------------------------


Nitro-SoC> # config_shell -echo false
NRF info: Configuring target libraries for clock
NRF info: There are no user defined dont_use cells
Nitro-SoC> # config_shell -echo false
NRF info: Configuring routing layers
info UI49: updated global design rule(s): max_layer
NRF info: Top and bottom CTS layers are not set. Selecting CTS layers based on RC
---------------------------------------------------------------
|                        Layer ranges                         |
|---------+-----------+-----------+-------------+-------------|
|         | Bot metal | Top metal | Bot res     | Top res     | 
|---------+-----------+-----------+-------------+-------------|
| Range 1 | metal1    | metal3    | 5.42857e-07 | 3.57143e-07 | 
|---------+-----------+-----------+-------------+-------------|
| Range 2 | metal4    | metal6    | 1.5e-07     | 1.5e-07     | 
|---------+-----------+-----------+-------------+-------------|
| Range 3 | metal7    | metal8    | 1.875e-08   | 1.875e-08   | 
|---------+-----------+-----------+-------------+-------------|
| Range 4 | metal9    | metal10   | 3.75e-09    | 3.75e-09    | 
---------------------------------------------------------------


---------------------------------------
|            Clock layers             |
|--------+------------+-------+-------|
| Layer  | Direction  | Width | Pitch | 
|--------+------------+-------+-------|
| metal7 | horizontal | 4000  | 8000  | 
|--------+------------+-------+-------|
| metal8 | vertical   | 4000  | 8000  | 
---------------------------------------


Nitro-SoC> # source scr/ocv.tcl
info UI33: performed source of scr/ocv.tcl for 0 sec (CPU time: 0 sec; MEM: RSS - 348M, CVMEM - 1812M, PVMEM - 2637M)
Nitro-SoC> # set_crpr_spec -crpr_threshold $MGC_crpr_threshold
Nitro-SoC> # source scr/config.tcl
Nitro-SoC> # config_timing -rc_degrade_min_slew_when_rd_less_than_rnet false
Nitro-SoC> # config_timing -disable_recovery_removal false
Nitro-SoC> # config_timing -enable_exception_proxy true
Nitro-SoC> # config_timing -disable_time_borrow false
Nitro-SoC> # config_timing -disable_annotation_factor_calc true
Nitro-SoC> # config_timing -enable_clock_propagation_through_three_state_enable_pins false
Nitro-SoC> # config_timing -disable_internal_inout_cell_paths true
Nitro-SoC> # config_timing -enable_cond_arcs_with_default true 
Nitro-SoC> # config_timing -enable_default_for_cond_arcs true
Nitro-SoC> # config_timing -enable_setup_independent_hold_checks true
Nitro-SoC> # config_timing -enable_ideal_clock_data_tags true
Nitro-SoC> # config_timing -enable_clock_gating_propagate true
Nitro-SoC> # config_timing -disable_seq_case_analysis true
Nitro-SoC> # config_timing -early_launch_at_borrowing_latches false
Nitro-SoC> # config_timing -enable_preset_clear_arcs false
Nitro-SoC> # config_timing -enable_non_unate_clock_paths true
Nitro-SoC> # config_timing -pt_min_max_compatibility on_chip_variation
Nitro-SoC> # config_timing -enable_non_unate_clock_paths true
Nitro-SoC> # config_timing -disable_sequential_generation_of_waveform_preserving_clocks false
Nitro-SoC> # config_timing -capacitance_violation_threshold 0
Nitro-SoC> # config_timing -disable_clock_gating_checks false
Nitro-SoC> # config_timing -enable_default_input_delay false
Nitro-SoC> # config_extraction -gr_short_route_gcell_span 3
Nitro-SoC> # config_extraction -search_distance_multiple 15
Nitro-SoC> # config_extraction -use_thickness_variation false
Nitro-SoC> # config_extraction -use_thickness_variation_for_cap false
Nitro-SoC> # config_extraction -use_thickness_variation_for_res true
Nitro-SoC> # config_extraction -coupling_abs_threshold 0.1f
Nitro-SoC> # config_extraction -coupling_rel_threshold 1.0
Nitro-SoC> # ta_debug -cc_ratio 0
info UI33: performed source of scr/config.tcl for 0 sec (CPU time: 0 sec; MEM: RSS - 348M, CVMEM - 1812M, PVMEM - 2637M)
Nitro-SoC> # get_lib_cells $MGC_DLY_cells
Nitro-SoC> # set_property -name is_dont_use -value true -objects [get_lib_cells $MGC_DLY_cells]
warning UI705: 'set_property -value' specified value was ignored.
Nitro-SoC> # get_lib_cells $MGC_DLY_cells 
Nitro-SoC> # config_flows -hold_opt_cell_list [ get_lib_cells $MGC_DLY_cells ]
Nitro-SoC> # config_shell -echo false
Nitro-SoC> # config_cts -corner corner_0_0 -min_route_layer metal7 -max_route_layer metal8 -max_transition 0.25n -max_leaf_transition 0.25n -max_skew 0.2n -max_length 400u -enable_port_clock_leaves false
Nitro-SoC> # fk_msg -type info Automatic selection of cts inverters
Nitro-SoC> # new_config_flow -name flow_msg_prompt -quiet
Nitro-SoC> # new_config_flow -name verbose_level
NRF info: Automatic selection of cts inverters
Nitro-SoC> # get_lib_cells -filter @is_inverter && !@is_always_on && !@is_dont_use && !@is_level_shifter && !@is_isolation_cell
Nitro-SoC> # get_property -name area -obj INV_X8 INV_X4 INV_X32 INV_X2 INV_X16 INV_X1
Nitro-SoC> # get_minimal_lib_cell_set -object INV_X8 -value_metric delay -bin_metric area -resolution 0.239
info TA_CMDS6300: Running Multi-Core Timing Analysis using 2 CPUs.
info EXTR538: The corner corner_0_0 check passed!
info EXTR540: The extraction technology check passed!
Nitro-SoC> # prune_cts_cells -type repeaters INV_X1 INV_X2 INV_X4 INV_X8 INV_X16 INV_X32
Nitro-SoC> # get_lib_cells -filter @is_inverter && @is_always_on && !@is_dont_use && !@is_level_shifter && !@is_isolation_cell
info UI34: no objects were found for '*'
Nitro-SoC> # fk_msg -type info      set  MGC_ck_inv_cell_list INV_X32 INV_X16 INV_X8 INV_X4
Nitro-SoC> # new_config_flow -name flow_msg_prompt -quiet
Nitro-SoC> # new_config_flow -name verbose_level
NRF info: set  MGC_ck_inv_cell_list INV_X32 INV_X16 INV_X8 INV_X4
Nitro-SoC> # fk_msg -type info Automatic selection of cts buffers
Nitro-SoC> # new_config_flow -name flow_msg_prompt -quiet
Nitro-SoC> # new_config_flow -name verbose_level
NRF info: Automatic selection of cts buffers
Nitro-SoC> # get_lib_cells -filter @is_buffer && !@is_always_on && !@is_dont_use && !@is_level_shifter && !@is_isolation_cell
Nitro-SoC> # get_property -name area -obj CLKBUF_X3 CLKBUF_X2 CLKBUF_X1 BUF_X8 BUF_X4 BUF_X32 BUF_X2 BUF_X16 BUF_X1
Nitro-SoC> # get_minimal_lib_cell_set -object CLKBUF_X3 -value_metric delay -bin_metric area -resolution 0.239
Nitro-SoC> # prune_cts_cells -type repeaters BUF_X1 BUF_X2 CLKBUF_X3 BUF_X4 BUF_X8 BUF_X16 BUF_X32
Nitro-SoC> # get_lib_cells -filter @is_buffer && @is_always_on && !@is_dont_use && !@is_level_shifter && !@is_isolation_cell
info UI34: no objects were found for '*'
Nitro-SoC> # fk_msg -type info      set  MGC_ck_buf_cell_list BUF_X32 BUF_X16 BUF_X8 BUF_X4 CLKBUF_X3
Nitro-SoC> # new_config_flow -name flow_msg_prompt -quiet
Nitro-SoC> # new_config_flow -name verbose_level
NRF info: set  MGC_ck_buf_cell_list BUF_X32 BUF_X16 BUF_X8 BUF_X4 CLKBUF_X3
Nitro-SoC> # config_cts -use_inverters true -buffers BUF_X32 BUF_X16 BUF_X8 BUF_X4 CLKBUF_X3 -inverters INV_X32 INV_X16 INV_X8 INV_X4
Nitro-SoC> # update_timing -stage mark_clocks
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 367M, CVMEM - 1812M, PVMEM - 2637M)
Nitro-SoC> # get_pins -leaf -filter is_clock && is_out
Nitro-SoC> # get_cells -of outA/clk_gate_out_reg/GCK outB/clk_gate_out_reg/GCK regB/clk_gate_out_reg/GCK regA/clk_gate_out_reg/GCK -filter !@is_buffer && !@is_inverter && !@is_macro && !@is_physical && @type!=pad
Nitro-SoC> # get_lib_cells -of outA/clk_gate_out_reg outB/clk_gate_out_reg regB/clk_gate_out_reg regA/clk_gate_out_reg
Nitro-SoC> # get_equiv_lib_cells -lib_cell CLKGATETST_X1
Nitro-SoC> # add_to_collection CLKGATETST_X1 -add CLKGATETST_X1 CLKGATETST_X2 CLKGATETST_X4 CLKGATETST_X8
Nitro-SoC> # get_lib_cells * -filter !@is_buffer && !@is_inverter && !@is_macro && !@is_physical && @type!=pad
Nitro-SoC> # add_to_collection  -add CLKGATETST_X8
Nitro-SoC> # add_to_collection CLKGATETST_X8 -add CLKGATETST_X4
Nitro-SoC> # add_to_collection CLKGATETST_X8 CLKGATETST_X4 -add CLKGATETST_X2
Nitro-SoC> # add_to_collection CLKGATETST_X8 CLKGATETST_X4 CLKGATETST_X2 -add CLKGATETST_X1
Nitro-SoC> # fk_msg -type info Usage of dont_use libcells: false
Nitro-SoC> # new_config_flow -name flow_msg_prompt -quiet
Nitro-SoC> # new_config_flow -name verbose_level
NRF info: Usage of dont_use libcells: false
Nitro-SoC> # get_lib_cells CLKGATETST_X8 CLKGATETST_X4 CLKGATETST_X2 CLKGATETST_X1
Nitro-SoC> # filter_collection CLKGATETST_X8 CLKGATETST_X4 CLKGATETST_X2 CLKGATETST_X1 -expression !@is_dont_use
Nitro-SoC> # fk_msg -type info CG Pruning enabled: true
Nitro-SoC> # new_config_flow -name flow_msg_prompt -quiet
Nitro-SoC> # new_config_flow -name verbose_level
NRF info: CG Pruning enabled: true
Nitro-SoC> # prune_cts_cells -type clock_gates CLKGATETST_X8 CLKGATETST_X4 CLKGATETST_X2 CLKGATETST_X1
Nitro-SoC> # sizeof_collection 
Nitro-SoC> # fk_msg -type info Selected 0 libcells for CTS CG Optimization.
Nitro-SoC> # new_config_flow -name flow_msg_prompt -quiet
Nitro-SoC> # new_config_flow -name verbose_level
NRF info: Selected 0 libcells for CTS CG Optimization.
Nitro-SoC> # sizeof_collection 
Nitro-SoC> # fk_msg -type warning No usable libcell for CG sizing found. CG Sizing will be disabled during CTS
Nitro-SoC> # new_config_flow -name flow_msg_prompt -quiet
Nitro-SoC> # new_config_flow -name verbose_level
NRF warning: No usable libcell for CG sizing found. CG Sizing will be disabled during CTS
Nitro-SoC> # report_cts_spec -quiet -name CTS

Reporting modified CTS Tcl variables 
---------------------------------------------------------------------------------------------
 Name                                       | Value      | Default    | Type    | Description
---------------------------------------------------------------------------------------------
 cts_intrinsic_repeater_delay_new           | true       | true       | Boolean | Compute intrinsic repeater delay using the same method than the ideal slew routine
---------------------------------------------------------------------------------------------
warning CTS604: no cts specs found
Nitro-SoC> # get_report_value -name CTS -table config_cts_report -row opt_clock_gates
Nitro-SoC> # config_cts -opt_clock_gates latency move 
Nitro-SoC> # config_cts
------------------------------------------------------------------------------------
|                              config_cts properties                               |
|----------------------------------------+-----------------------------------------|
| Name                                   | Value                                   | 
|----------------------------------------+-----------------------------------------|
| name                                   | config_cts                              | 
|----------------------------------------+-----------------------------------------|
| max_transition                         | 0.2500                                  | 
|----------------------------------------+-----------------------------------------|
| max_leaf_transition                    | 0.2500                                  | 
|----------------------------------------+-----------------------------------------|
| max_capacitance                        | 2.1e+09                                 | 
|----------------------------------------+-----------------------------------------|
| max_wire_capacitance                   | 2.1e+09                                 | 
|----------------------------------------+-----------------------------------------|
| max_length                             | 4000000                                 | 
|----------------------------------------+-----------------------------------------|
| max_fanout                             | 64                                      | 
|----------------------------------------+-----------------------------------------|
| max_skew                               | 0.2000                                  | 
|----------------------------------------+-----------------------------------------|
| max_net_skew                           | 0.1000                                  | 
|----------------------------------------+-----------------------------------------|
| min_delay                              | -2147483.6480                           | 
|----------------------------------------+-----------------------------------------|
| max_delay                              | 2147483.6470                            | 
|----------------------------------------+-----------------------------------------|
| opt_clock_gates                        | latency move                            | 
|----------------------------------------+-----------------------------------------|
| cell_name_prefix                       | CTS                                     | 
|----------------------------------------+-----------------------------------------|
| port_name_prefix                       | CTS                                     | 
|----------------------------------------+-----------------------------------------|
| net_name_prefix                        | CTS                                     | 
|----------------------------------------+-----------------------------------------|
| use_inverters                          | true                                    | 
|----------------------------------------+-----------------------------------------|
| buffers                                | BUF_X32 BUF_X16 BUF_X8 BUF_X4 CLKBUF_X3 | 
|----------------------------------------+-----------------------------------------|
| inverters                              | INV_X32 INV_X16 INV_X8 INV_X4           | 
|----------------------------------------+-----------------------------------------|
| lib_cell_list                          | all_available                           | 
|----------------------------------------+-----------------------------------------|
| corner                                 | corner_0_0                              | 
|----------------------------------------+-----------------------------------------|
| verbosity                              | 1                                       | 
|----------------------------------------+-----------------------------------------|
| use_regular_timer_for_report_and_check | false                                   | 
|----------------------------------------+-----------------------------------------|
| pruning_mode_corner                    | true                                    | 
|----------------------------------------+-----------------------------------------|
| pruning_mode_corner_percent            | 30                                      | 
|----------------------------------------+-----------------------------------------|
| useful_skew                            | false                                   | 
|----------------------------------------+-----------------------------------------|
| minimize_level_skew                    | false                                   | 
|----------------------------------------+-----------------------------------------|
| min_layer                              | metal7                                  | 
|----------------------------------------+-----------------------------------------|
| max_layer                              | metal8                                  | 
|----------------------------------------+-----------------------------------------|
| mvcts_physical_feedthrough             | false                                   | 
|----------------------------------------+-----------------------------------------|
| mvcts_promote_physical_feedthrough     | false                                   | 
|----------------------------------------+-----------------------------------------|
| enable_port_clock_leaves               | false                                   | 
|----------------------------------------+-----------------------------------------|
| enable_branchpoint_optimization        | true                                    | 
|----------------------------------------+-----------------------------------------|
| strict_cts_repeater_lists              | false                                   | 
|----------------------------------------+-----------------------------------------|
| enable_multi_cpu_mode                  | true                                    | 
|----------------------------------------+-----------------------------------------|
| low_effort                             | false                                   | 
|----------------------------------------+-----------------------------------------|
| turbo                                  | false                                   | 
|----------------------------------------+-----------------------------------------|
| congestion_aware                       | false                                   | 
------------------------------------------------------------------------------------


Nitro-SoC> # config_clock_timing -name refine_cts -value $MGC_clock_refine_cts
Nitro-SoC> # fk_msg Delay, Timing, Parasitic, CRPR Configs Report
Nitro-SoC> # new_config_flow -name flow_msg_prompt -quiet
Nitro-SoC> # new_config_flow -name verbose_level
NRF info: Delay, Timing, Parasitic, CRPR Configs Report
Nitro-SoC> # config_timing -report
-----------------------------------------------------------------------------------------
| Name                                                        | Value      | Default    | 
|-------------------------------------------------------------+------------+------------|
| cpus                                                        | 2          | 4          | 
|-------------------------------------------------------------+------------+------------|
| create_io_path_groups                                       | true       | false      | 
|-------------------------------------------------------------+------------+------------|
| create_clock_check_path_group                               | false      | false      | 
|-------------------------------------------------------------+------------+------------|
| derate_annotated_delays                                     | true       | true       | 
|-------------------------------------------------------------+------------+------------|
| disable_auto_clock_gating_checks                            | false      | false      | 
|-------------------------------------------------------------+------------+------------|
| disable_case_analysis                                       | false      | false      | 
|-------------------------------------------------------------+------------+------------|
| disable_clock_gating_checks                                 | false      | false      | 
|-------------------------------------------------------------+------------+------------|
| disable_recovery_removal_checks                             | false      | false      | 
|-------------------------------------------------------------+------------+------------|
| disable_seq_case_analysis                                   | true       | true       | 
|-------------------------------------------------------------+------------+------------|
| enable_clock_gating_propagate                               | true       | true       | 
|-------------------------------------------------------------+------------+------------|
| early_launch_at_borrowing_latches                           | false      | true       | 
|-------------------------------------------------------------+------------+------------|
| enable_default_for_cond_arcs                                | true       | true       | 
|-------------------------------------------------------------+------------+------------|
| enable_default_input_delays                                 | false      | true       | 
|-------------------------------------------------------------+------------+------------|
| enable_non_unate_clock_paths                                | true       | true       | 
|-------------------------------------------------------------+------------+------------|
| enable_path_segmentation                                    | true       | true       | 
|-------------------------------------------------------------+------------+------------|
| enable_port_clock_leaves                                    | false      | false      | 
|-------------------------------------------------------------+------------+------------|
| enable_preset_clear_arcs                                    | false      | false      | 
|-------------------------------------------------------------+------------+------------|
| enable_setup_independent_hold_checks                        | true       | true       | 
|-------------------------------------------------------------+------------+------------|
| estimated_delays                                            | false      | false      | 
|-------------------------------------------------------------+------------+------------|
| ignore_driving_cell_for_annotated_delays                    | true       | true       | 
|-------------------------------------------------------------+------------+------------|
| sdf_includes_si_delays                                      | false      | false      | 
|-------------------------------------------------------------+------------+------------|
| report_unconstrained_path                                   | false      | false      | 
|-------------------------------------------------------------+------------+------------|
| use_si_slew_for_max_transition                              | false      | false      | 
|-------------------------------------------------------------+------------+------------|
| zero_rc_delays                                              | false      | false      | 
|-------------------------------------------------------------+------------+------------|
| ignore_driving_cell_for_clock_ports                         | false      | false      | 
|-------------------------------------------------------------+------------+------------|
| use_annotated_cts_offsets                                   | false      | false      | 
|-------------------------------------------------------------+------------+------------|
| enable_skew_estimation                                      | false      | false      | 
|-------------------------------------------------------------+------------+------------|
| valid_skew_estimation                                       | false      | false      | 
|-------------------------------------------------------------+------------+------------|
| enable_ideal_clock_data_tags                                | true       | true       | 
|-------------------------------------------------------------+------------+------------|
| enable_clock_propagation_through_three_state_enable_pins    | false      | false      | 
|-------------------------------------------------------------+------------+------------|
| disable_sequential_generation_of_waveform_preserving_clocks | false      | false      | 
|-------------------------------------------------------------+------------+------------|
| capacitance_violation_threshold                             | 0          | -2         | 
|-------------------------------------------------------------+------------+------------|
| derate_output_delay                                         | false      | false      | 
|-------------------------------------------------------------+------------+------------|
| additive_regular_ocv_for_advanced_ocv                       | false      | false      | 
|-------------------------------------------------------------+------------+------------|
| clock_source_use_driver_arc                                 | true       | true       | 
|-------------------------------------------------------------+------------+------------|
| use_pin_specific_clock_latency_and_propagation              | true       | true       | 
|-------------------------------------------------------------+------------+------------|
| sdf_is_derated                                              | false      | false      | 
|-------------------------------------------------------------+------------+------------|
| use_worst_constraint_from_all_slew_permutations             | true       | true       | 
|-------------------------------------------------------------+------------+------------|
| use_worst_of_early_and_late_libs_constraint                 | true       | true       | 
|-------------------------------------------------------------+------------+------------|
| clock_enable_separate_rise_fall_pin_capacitance             | false      | false      | 
|-------------------------------------------------------------+------------+------------|
| data_enable_separate_rise_fall_pin_capacitance              | false      | false      | 
|-------------------------------------------------------------+------------+------------|
| timing_slew_propagation_mode                                | worst_slew | worst_slew | 
|-------------------------------------------------------------+------------+------------|
| gclock_source_network_num_master_registers                  | 1000000    | 1000000    | 
|-------------------------------------------------------------+------------+------------|
| alpine_timing_mode                                          | -1         | -1         | 
|-------------------------------------------------------------+------------+------------|
| parametric_ocv                                              | false      | false      | 
|-------------------------------------------------------------+------------+------------|
| parametric_ocv_corner_sigma                                 | 3          | 3          | 
|-------------------------------------------------------------+------------+------------|
| enforce_explicit_library_association_to_corners             | false      | false      | 
|-------------------------------------------------------------+------------+------------|
| enable_slew_variation                                       | true       | true       | 
|-------------------------------------------------------------+------------+------------|
| low_geometry                                                | false      | false      | 
|-------------------------------------------------------------+------------+------------|
| precise_waveform_analysis                                   | false      | false      | 
-----------------------------------------------------------------------------------------


Nitro-SoC> # config_extraction -report
------------------------------------------------------------------------
| Name                                     | Value       | Default     | 
|------------------------------------------+-------------+-------------|
| max_segment_length                       | 1000000     | 1000000     | 
|------------------------------------------+-------------+-------------|
| virtual_max_segment_length               | 200000      | 200000      | 
|------------------------------------------+-------------+-------------|
| min_segment_resistance                   | 0           | 0           | 
|------------------------------------------+-------------+-------------|
| shrink_factor                            | 1           | 1           | 
|------------------------------------------+-------------+-------------|
| use_thickness_variation                  | false       | false       | 
|------------------------------------------+-------------+-------------|
| use_thickness_variation_for_res          | true        | false       | 
|------------------------------------------+-------------+-------------|
| use_thickness_variation_for_cap          | false       | false       | 
|------------------------------------------+-------------+-------------|
| coupling_abs_threshold                   | 0.1         | 3           | 
|------------------------------------------+-------------+-------------|
| coupling_rel_threshold                   | 1           | 0.03        | 
|------------------------------------------+-------------+-------------|
| coupling_avg_threshold                   | 3.40282e+38 | 3.40282e+38 | 
|------------------------------------------+-------------+-------------|
| persistent_internal_parasitic_extraction | true        | true        | 
|------------------------------------------+-------------+-------------|
| gr_use_coaxial_shielding_for_clks        | false       | false       | 
|------------------------------------------+-------------+-------------|
| color_awareness                          | no_coloring | no_coloring | 
|------------------------------------------+-------------+-------------|
| ideal_net_cap                            | 10          | 10          | 
|------------------------------------------+-------------+-------------|
| skip_tcs_for_resistance                  | false       | false       | 
|------------------------------------------+-------------+-------------|
| use_new_extractor                        | false       | false       | 
|------------------------------------------+-------------+-------------|
| break_shorts                             | false       | false       | 
------------------------------------------------------------------------


Nitro-SoC> # report_delay_model
------------------------------
| Name  | Model | Base Model | 
|-------+-------+------------|
| Data  | fast  | voltage    | 
|-------+-------+------------|
| Clock | fast  | voltage    | 
------------------------------


Nitro-SoC> # report_parasitic_model
--------------------------------------------------
| Wiring       | Clock Coupling | Data  Coupling | 
|--------------+----------------+----------------|
| Global Route | Predictive     | Predictive     | 
|--------------+----------------+----------------|
| Detail Route | Predictive     | Predictive     | 
--------------------------------------------------


Nitro-SoC> # set_crpr_spec -report
------------------------------------------------------------
| Name                   | Value          | Default        | 
|------------------------+----------------+----------------|
| transition             | any_transition | any_transition | 
|------------------------+----------------+----------------|
| xtalk_cycle            | zero_cycle     | zero_cycle     | 
|------------------------+----------------+----------------|
| setup_slack_cutoff     | 100            | 100            | 
|------------------------+----------------+----------------|
| hold_slack_cutoff      | 100            | 100            | 
|------------------------+----------------+----------------|
| stage_threshold        | 0              | 0              | 
|------------------------+----------------+----------------|
| method                 | margin_based   | margin_based   | 
|------------------------+----------------+----------------|
| trim_effort            | none           | none           | 
|------------------------+----------------+----------------|
| crpr_backward_grouping | false          | false          | 
|------------------------+----------------+----------------|
| crpr_min_threshold     | 5              | 20             | 
|------------------------+----------------+----------------|
| crpr_max_threshold     | 5              | 20             | 
------------------------------------------------------------


Nitro-SoC> # config_clock_timing -name preserve_rcd_models -value true
Nitro-SoC> # config_clock_timing -name enable_optimize_clock_tree -value $MGC_enable_clock_data_opt
Nitro-SoC> # config_clock_timing -name dont_prune_corners
Nitro-SoC> # get_corners $current_excluded_corners_for_pruning
Nitro-SoC> # get_corners $::MGC_activeCorners(clock:ref)
Nitro-SoC> # add_to_collection -unique true -object [get_corners $current_excluded_corners_for_pruning] -add [get_corners $::MGC_activeCorners(clock:ref)]
Nitro-SoC> # config_clock_timing -name dont_prune_corners -value [add_to_collection -unique true -object [get_corners $current_excluded_corners_for_pruning] -add [get_corners $::MGC_activeCorners(clock:ref)]]
Nitro-SoC> # config_optimize -buffer_removal_max_length_limit $MGC_maxLengthParam
Nitro-SoC> # source nrf_customization.tcl
info UI33: performed source of nrf_customization.tcl for 0 sec (CPU time: 0 sec; MEM: RSS - 367M, CVMEM - 1812M, PVMEM - 2637M)
Nitro-SoC> # run_clock_timing -cpus $MGC_cpus
Nitro-SoC> # config_place_timing -name clock_tree_latency_estimation
Nitro-SoC> # config_application -cpu 2
Nitro-SoC> # config_timing -cpu 2
Nitro-SoC> # fk_msg -set_prompt RCT
Nitro-SoC> # new_config_flow -name flow_msg_prompt -quiet
Nitro-SoC> # new_config_flow -name flow_msg_prompt -value RCT -descr Flow prefix - will appear in all messages printed by flow_msg -quiet
Nitro-SoC> # get_objects -type root
Nitro-SoC> # report_property -cat all root -output names
Nitro-SoC> # create_property -name rct_last_stage -data_type string -object_type root -storage sparse -persistent true
Nitro-SoC> # get_objects -type root
Nitro-SoC> # set_property -objects root -name rct_last_stage -value 
Nitro-SoC> # get_objects -type root
Nitro-SoC> # report_property -cat all root -output names
Nitro-SoC> # create_property -name rct_clock_opt_ran -data_type bool -object_type root -storage sparse -persistent true
Nitro-SoC> # get_objects -type root
Nitro-SoC> # set_property -objects root -name rct_clock_opt_ran -value false
Nitro-SoC> # config_shell -echo_script false
info UI34: no objects were found for '*'
Nitro-SoC> # get_modes
Nitro-SoC> # get_property -name enable default
Nitro-SoC> # get_property -name enable new_mode
Nitro-SoC> # get_corners
Nitro-SoC> # get_property -name enable slow
Nitro-SoC> # get_property -name hold slow
Nitro-SoC> # get_property -name setup slow
Nitro-SoC> # get_property -name enable fast
Nitro-SoC> # get_property -name hold fast
Nitro-SoC> # get_property -name setup fast
Nitro-SoC> # get_property -name enable corner_0_0
Nitro-SoC> # get_property -name hold corner_0_0
Nitro-SoC> # get_property -name setup corner_0_0
Nitro-SoC> # get_modes
Nitro-SoC> # get_corners -of_object new_mode
Nitro-SoC> # config_messages -message_id UI33 -max_message 0
Nitro-SoC> # fk_msg Adjusting TNS range
Nitro-SoC> # new_config_flow -name flow_msg_prompt -quiet
Nitro-SoC> # new_config_flow -name verbose_level
RCT info: Adjusting TNS range
Nitro-SoC> # config_units -for input -value_type time -units pico
Nitro-SoC> # config_units -for output -value_type time -units pico
Nitro-SoC> # get_path_groups -filter is_qor==true
Nitro-SoC> # get_property -name tns_range **default**
Nitro-SoC> # group_path -name **default** -tns_range 10000
Nitro-SoC> # get_property -name tns_range **async**
Nitro-SoC> # group_path -name **async** -tns_range 10000
Nitro-SoC> # get_property -name tns_range **clock_gating**
Nitro-SoC> # group_path -name **clock_gating** -tns_range 10000
Nitro-SoC> # get_property -name tns_range **inputs**
Nitro-SoC> # group_path -name **inputs** -tns_range 10000
Nitro-SoC> # get_property -name tns_range **outputs**
Nitro-SoC> # group_path -name **outputs** -tns_range 10000
Nitro-SoC> # get_property -name tns_range **feedthroughs**
Nitro-SoC> # group_path -name **feedthroughs** -tns_range 10000
Nitro-SoC> # get_property -name tns_range **output_budget_0**
Nitro-SoC> # get_property -name tns_range vsysclk_new_mode
Nitro-SoC> # group_path -name vsysclk_new_mode -tns_range 10000
Nitro-SoC> # config_units -for input -value_type time -units nano
Nitro-SoC> # config_units -for output -value_type time -units nano
Nitro-SoC> # config_messages -message_id UI33 -max_message 10
Nitro-SoC> # fk_msg Preserving USER-Specified RCD settings
Nitro-SoC> # new_config_flow -name flow_msg_prompt -quiet
Nitro-SoC> # new_config_flow -name verbose_level
RCT info: Preserving USER-Specified RCD settings
Nitro-SoC> # set_rcd_models -mode report_only
Parasitic models:
Nitro-SoC> # report_parasitic_model
--------------------------------------------------
| Wiring       | Clock Coupling | Data  Coupling | 
|--------------+----------------+----------------|
| Global Route | Predictive     | Predictive     | 
|--------------+----------------+----------------|
| Detail Route | Predictive     | Predictive     | 
--------------------------------------------------


Delay models:
Nitro-SoC> # report_delay_model
------------------------------
| Name  | Model | Base Model | 
|-------+-------+------------|
| Data  | fast  | voltage    | 
|-------+-------+------------|
| Clock | fast  | voltage    | 
------------------------------


Nitro-SoC> # report_parasitic_derate
----------------------------------------------------------------------------------------------------------------------------------------------------
| Corner     | R- clock | R+ clock | R- data | R+ data | Cc- clock | Cc+ clock | Cc- data | Cc+ data | Cg- clock | Cg+ clock | Cg- data | Cg+ data | 
|------------+----------+----------+---------+---------+-----------+-----------+----------+----------+-----------+-----------+----------+----------|
| slow       | 1        | 1        | 1       | 1       | 1         | 1         | 1        | 1        | 1         | 1         | 1        | 1        | 
|------------+----------+----------+---------+---------+-----------+-----------+----------+----------+-----------+-----------+----------+----------|
| fast       | 1        | 1        | 1       | 1       | 1         | 1         | 1        | 1        | 1         | 1         | 1        | 1        | 
|------------+----------+----------+---------+---------+-----------+-----------+----------+----------+-----------+-----------+----------+----------|
| corner_0_0 | 1        | 1        | 1       | 1       | 1         | 1         | 1        | 1        | 1         | 1         | 1        | 1        | 
----------------------------------------------------------------------------------------------------------------------------------------------------


Nitro-SoC> # get_config -name config_optimize -param preserve_congestion -properties is_modified
Nitro-SoC> # config_units -for output -value_type time -units pico
Nitro-SoC> # config_shell -echo_script false
Report 'tmp_name': Application Report
Generated on Fri Dec 23 13:59:31 2022
  
-------------------------------------------------------------------------------------------
|                      Application CPU time and memory usage status                       |
|--------------------------+--------------------------------------------------------------|
| Total memory (MBytes)    | 1812                                                         | 
|--------------------------+--------------------------------------------------------------|
| Heap memory (MBytes)     | 1215                                                         | 
|--------------------------+--------------------------------------------------------------|
| Resident memory (MBytes) | 367                                                          | 
|--------------------------+--------------------------------------------------------------|
| CPU time (minutes)       | 2.93                                                         | 
|--------------------------+--------------------------------------------------------------|
| Elapsed time (minutes)   | 9.43                                                         | 
|--------------------------+--------------------------------------------------------------|
| Load Averages            | 0.16 0.48 0.39                                               | 
|--------------------------+--------------------------------------------------------------|
| Build                    | 1.68700.2.290                                                | 
|--------------------------+--------------------------------------------------------------|
| Version                  | version 2019.1.R2 1.68700.2.290 Fri Nov 29 21:06:00 PST 2019 | 
|--------------------------+--------------------------------------------------------------|
| Calibre Version          | Calibre library v2019.2_14.13                                | 
|--------------------------+--------------------------------------------------------------|
| Computer Name            | localhost.localdomain                                        | 
|--------------------------+--------------------------------------------------------------|
| Cores                    | 4                                                            | 
|--------------------------+--------------------------------------------------------------|
| Frequency (GHz)          | 2.6                                                          | 
|--------------------------+--------------------------------------------------------------|
| Execution mode           | 64                                                           | 
|--------------------------+--------------------------------------------------------------|
| Process id               | 4753                                                         | 
|--------------------------+--------------------------------------------------------------|
| Interaction mode         | window                                                       | 
|--------------------------+--------------------------------------------------------------|
| Log file                 | nitro.log                                                    | 
|--------------------------+--------------------------------------------------------------|
| Journal file             | nitro.jou                                                    | 
|--------------------------+--------------------------------------------------------------|
| Working directory        | /home/vlsi/Desktop/verilogMul/work/.nitro_tmp_localhost.loca | 
|                          | ldomain_4753                                                 | 
-------------------------------------------------------------------------------------------


info UI78: report 'tmp_name' was removed
Report 'tmp_name': Route Congestion Report
Generated on Fri Dec 23 13:59:31 2022
  
----------------------------------------------------------------------
|                       Congestion Statistics                        |
|----------------+-------------+-----------+-----------+-------------|
|                | X           | Y         | Via       | Total       | 
|----------------+-------------+-----------+-----------+-------------|
| Edge Count     | 2052        | 2080      | 3780      | 7912        | 
|----------------+-------------+-----------+-----------+-------------|
| Overflow Edges | 0           | 50        | 0         | 50          | 
|----------------+-------------+-----------+-----------+-------------|
| Overflow as %  | 0           | 0.631951  | 0         | 0.631951    | 
|----------------+-------------+-----------+-----------+-------------|
| Worst          | 1           | 3.8       | 0.761905  | 3.8         | 
|----------------+-------------+-----------+-----------+-------------|
| Average        | 0.343116    | 0.0374644 | 0.0669864 | 0.105565    | 
|----------------+-------------+-----------+-----------+-------------|
| Overflow Nodes | 0           | 15        | -1        | 15          | 
|----------------+-------------+-----------+-----------+-------------|
| Wire Length    | 3.01932e+08 | 1.666e+08 | 11024     | 4.68532e+08 | 
----------------------------------------------------------------------


info UI78: report 'tmp_name' was removed
Report 'tmp_name': QoR Report
Generated on Fri Dec 23 13:59:31 2022
  
-----------------------------------
|        Design Statistics        |
|-----------------------+---------|
|                       | Value   | 
|-----------------------+---------|
| Cell count            | 2958    | 
|-----------------------+---------|
| Net count             | 4415    | 
|-----------------------+---------|
| Hier count            | 7       | 
|-----------------------+---------|
| Area (sq micron)      | 6014.26 | 
|-----------------------+---------|
| Ideal Nets Count      | 0       | 
|-----------------------+---------|
| User Ideal Nets Count | 0       | 
|-----------------------+---------|
| Utilization (%)       | 51.87   | 
-----------------------------------


  
---------------------------------------
|          Timing Statistics          |
|----------------------+-------+------|
|                      | Setup | Hold | 
|----------------------+-------+------|
| Violations Count     | 0     | 0    | 
|----------------------+-------+------|
| Total Negative Slack | 0     | 0    | 
|----------------------+-------+------|
| Worst Negative Slack | 0     | 0    | 
|----------------------+-------+------|
| Worst Violator       | N/A   | N/A  | 
|----------------------+-------+------|
| Required Time        | 0     | 0    | 
|----------------------+-------+------|
| Arrival Time         | 0     | 0    | 
---------------------------------------


  
----------------------------------------------------------------
|                    Design Rule Statistics                    |
|---------------------------+----------------+-----------------|
|                           | Max Transition | Max Capacitance | 
|---------------------------+----------------+-----------------|
| Violations Count          | 0              | 0               | 
|---------------------------+----------------+-----------------|
| Total Cost                | 0              | 0               | 
|---------------------------+----------------+-----------------|
| Worst Violation           | 0              | 0               | 
|---------------------------+----------------+-----------------|
| Worst Violator            | N/A            | N/A             | 
|---------------------------+----------------+-----------------|
| Worst Violator Constraint | 0              | 0               | 
|---------------------------+----------------+-----------------|
| Worst Violator Actual     | 0              | 0               | 
----------------------------------------------------------------


info UI33: performed quality of results report for 0 sec (CPU time: 0 sec; MEM: RSS - 367M, CVMEM - 1812M, PVMEM - 2637M)
info UI78: report 'tmp_name' was removed
Nitro-SoC> # config_units -for output -value_type time -units nano
Nitro-SoC> # config_clock_timing -name optimize_effort_level
Nitro-SoC> # fk_msg Running cts_init
Nitro-SoC> # new_config_flow -name flow_msg_prompt -quiet
Nitro-SoC> # new_config_flow -name verbose_level
RCT info: Running cts_init
Nitro-SoC> # fk_msg entering context cts
Nitro-SoC> # new_config_flow -name flow_msg_prompt -quiet
Nitro-SoC> # new_config_flow -name verbose_level
RCT info: entering context cts
Nitro-SoC> # fk_msg  Stage cts MCMM : 
Nitro-SoC> # new_config_flow -name flow_msg_prompt -quiet
Nitro-SoC> # new_config_flow -name verbose_level
RCT info: Stage cts MCMM :
Nitro-SoC> # report_mcmm_scenarios
Report 'report_mcmm_scenarios': MCMM Scenarios
Generated on Fri Dec 23 13:59:32 2022
  
-------------------------
|    MCMM Scenarios     |
|------------+----------|
|            | new_mode | 
|------------+----------|
| corner_0_0 | B        | 
-------------------------


info UI33: performed report_mcmm_scenarios for 0 sec (CPU time: 0 sec; MEM: RSS - 367M, CVMEM - 1812M, PVMEM - 2637M)
Nitro-SoC> # route_global -flow turbo -repair -timing_effort none -congestion_effort none
info CHK10: Checking technology...
info CHK10: Checking libraries...
info CHK10: Checking routing...
info CHK10: Checking floorplan...
info UI30: performing global routing on partition integrationMult (started at Fri Dec 23 13:59:32 2022)
--------------------------------
| Technology property | metal8 | 
|---------------------+--------|
| Partition property  | metal8 | 
|---------------------+--------|
| Actual max layer    | metal8 | 
--------------------------------


---------------------------------------------------------------------------------------------------------------------------------
|                                    Non-default Parameter Values for 'config_route_global'                                     |
|-------------------------------+--------------------------------------------------------------+-------+---------+--------------|
| Name                          | Description                                                  | Value | Default | User Defined | 
|-------------------------------+--------------------------------------------------------------+-------+---------+--------------|
| gr_full_timing_update_thresh* | threshold proportion of net routes that triggers full timing | 0     | 0.3     | true         | 
|                               |  update                                                      |       |         |              | 
---------------------------------------------------------------------------------------------------------------------------------


gr_full_timing_update_thresh
Setting up data structures; grid size small
Partition 'integrationMult' qualifies for soft timing-driven layer assignment.
Gathering obstacles for metal layers 1 through 8

Instantiated routing nodes at 4320 of 4320 (100 %) potential locations.
Completed initial data structure setup   (0 seconds elapsed)
 xOrig 0 xHi 1096304 xStep 57000 colHi 20
 yOrig 0 yHi 1106004 yStep 42000 rowHi 27

Congestion effort = none
Timing effort     = none

Start repair & refine global routing with  2  CPUs 

Built 2521 nets   (0 seconds elapsed)

Will perform 'repair' routing on 100 nets: 
        100 without global routing
          0 with open pins  
          0 with antenna wires
          0 with blocked gcell edges 
          0 corrupted
.
Cleaned up Congestion Map loads   (0 seconds elapsed)

Repair Routed 100 nets       (0 seconds elapsed)
    Edge Overflows = 50 (0.6320 %),  Macro Overflows = 0,  Node Overflows = 15 (0.3472 %) 

Report 'route_congestion': Route Congestion Report
Generated on Fri Dec 23 13:59:32 2022
  
----------------------------------------------------------------------
|                       Congestion Statistics                        |
|----------------+-------------+-----------+-----------+-------------|
|                | X           | Y         | Via       | Total       | 
|----------------+-------------+-----------+-----------+-------------|
| Edge Count     | 2052        | 2080      | 3780      | 7912        | 
|----------------+-------------+-----------+-----------+-------------|
| Overflow Edges | 0           | 50        | 0         | 50          | 
|----------------+-------------+-----------+-----------+-------------|
| Overflow as %  | 0           | 0.631951  | 0         | 0.631951    | 
|----------------+-------------+-----------+-----------+-------------|
| Worst          | 1           | 3.8       | 0.761905  | 3.8         | 
|----------------+-------------+-----------+-----------+-------------|
| Average        | 0.343116    | 0.0374644 | 0.0669864 | 0.105565    | 
|----------------+-------------+-----------+-----------+-------------|
| Overflow Nodes | 0           | 15        | -1        | 15          | 
|----------------+-------------+-----------+-----------+-------------|
| Wire Length    | 3.01932e+08 | 1.666e+08 | 11024     | 4.68532e+08 | 
----------------------------------------------------------------------


Report 'routing': Global Routing Report
Generated on Fri Dec 23 13:59:32 2022
  
-------------------------------------------------------------------------------------------------------------------------------------
|                                                         Wires statistics                                                          |
|-------------------------------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
|                               | TOTAL  | metal1 | metal2 | metal3 | metal4 | metal5 | metal6 | metal7 | metal8 | metal9 | metal10 | 
|-------------------------------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Wire length (millimeter)      | 46.85  | 1.84   | 15.91  | 28.35  | 0.75   | 0.00   | 0.00   | 0.00   | 0.00   | 0.00   | 0.00    | 
|-------------------------------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Wire length (%)               | 100.00 | 3.92   | 33.96  | 60.52  | 1.60   | 0.00   | 0.00   | 0.00   | 0.00   | 0.00   | 0.00    | 
|-------------------------------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Non preferred wire length (%) | 0.00   | 0.00   | 0.00   | 0.00   | 0.00   | 0.00   | 0.00   | 0.00   | 0.00   | 0.00   | 0.00    | 
|-------------------------------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Number of wires  (thousand)   | 6.10   | 0.28   | 3.32   | 2.42   | 0.09   | 0.00   | 0.00   | 0.00   | 0.00   | 0.00   | 0.00    | 
-------------------------------------------------------------------------------------------------------------------------------------


  
------------------------------------------------------------------------------------------------------------
|                                             Vias statistics                                              |
|----------------------------+--------+--------+--------+--------+------+------+------+------+------+------|
|                            | TOTAL  | via1   | via2   | via3   | via4 | via5 | via6 | via7 | via8 | via9 | 
|----------------------------+--------+--------+--------+--------+------+------+------+------+------+------|
| Number of vias  (thousand) | 11.02  | 6.39   | 4.46   | 0.18   | 0.00 | 0.00 | 0.00 | 0.00 | 0.00 | 0.00 | 
|----------------------------+--------+--------+--------+--------+------+------+------+------+------+------|
| Vias (%)                   | 100.00 | 57.94  | 40.42  | 1.64   | 0.00 | 0.00 | 0.00 | 0.00 | 0.00 | 0.00 | 
|----------------------------+--------+--------+--------+--------+------+------+------+------+------+------|
| Single vias (%)            | 100.00 | 100.00 | 100.00 | 100.00 | 0    | 0    | 0    | 0    | 0    | 0    | 
|----------------------------+--------+--------+--------+--------+------+------+------+------+------+------|
| Double vias (%)            | 0.00   | 0.00   | 0.00   | 0.00   | 0    | 0    | 0    | 0    | 0    | 0    | 
|----------------------------+--------+--------+--------+--------+------+------+------+------+------+------|
| Multi vias (%)             | 0.00   | 0.00   | 0.00   | 0.00   | 0    | 0    | 0    | 0    | 0    | 0    | 
------------------------------------------------------------------------------------------------------------


info UI30: performing congestion analysis on partition integrationMult (started at Fri Dec 23 13:59:32 2022)

Congestion ratio stats: min = 0.10, max = 1.40, mean = 0.43 
At threshold 1.17, found 0 hot spots, consisting of 0 grid-cells (0.00 pct of total)
At threshold 0.99, found 0 hot spots, consisting of 0 grid-cells (0.00 pct of total)
At threshold 0.87, found 0 hot spots, consisting of 0 grid-cells (0.00 pct of total)

-------------------------------------------------
| Grade = A; the partition should route easily. |
-------------------------------------------------

info UI33: performed global routing for 0 sec (CPU time: 0 sec; MEM: RSS - 368M, CVMEM - 1843M, PVMEM - 2637M)
Nitro-SoC> # fk_msg Configuring the timer for Estimated CTS Optimization
Nitro-SoC> # new_config_flow -name flow_msg_prompt -quiet
Nitro-SoC> # new_config_flow -name verbose_level
RCT info: Configuring the timer for Estimated CTS Optimization
Nitro-SoC> # set_rcd_models -stage post_cts
Nitro-SoC> # config_shell -echo false
#################################################################################################################
INFO: Setting the auto_ideal_fanout_threshold ==> 1024

 Auto Ideal Fanout Threshold for design 'integrationMult'
--------------------------------
| auto_ideal_fanout_threshold* | 
|------------------------------|
| 1024                         | 
--------------------------------


#################################################################################################################
#################################################################################################################
warning EXTR600: Extraction configuration 'use_thickness_variation_for_res' value is changed from 'true' to 'false'.
warning EXTR600: Extraction configuration 'coupling_abs_threshold' value is changed from '0.1' to '3'.
warning EXTR600: Extraction configuration 'coupling_rel_threshold' value is changed from '1' to '0.03'.
warning EXTR600: Extraction configuration 'search_distance_multiple' value is changed from '15' to '6'.
INFO: Resetting the config_extraction to default.
#################################################################################################################
Setting the Parasitic and Delay models for a (Full GR) -OR- (DR+GR mix) Extraction & Timing...

Parasitic models:
--------------------------------------------------
| Wiring       | Clock Coupling | Data  Coupling | 
|--------------+----------------+----------------|
| Global Route | Full           | Predictive     | 
|--------------+----------------+----------------|
| Detail Route | Full           | Predictive     | 
--------------------------------------------------


Delay models:
---------------------------------
| Name  | Model    | Base Model | 
|-------+----------+------------|
| Data  | adaptive | voltage    | 
|-------+----------+------------|
| Clock | accurate | voltage    | 
---------------------------------


Nitro-SoC> # get_clocks -filter @is_virtual==false
Nitro-SoC> # remove_propagated_clock vsysclk_new_mode
Nitro-SoC> # config_timing -use_pin_specific_clock_latency_and_propagation false
Nitro-SoC> # fk_msg Disabling CRPR
Nitro-SoC> # new_config_flow -name flow_msg_prompt -quiet
Nitro-SoC> # new_config_flow -name verbose_level
RCT info: Disabling CRPR
Nitro-SoC> # get_corners
Nitro-SoC> # get_property -name crpr -object slow
Nitro-SoC> # set_analysis_corner slow -crpr none
Nitro-SoC> # get_property -name crpr -object fast
Nitro-SoC> # set_analysis_corner fast -crpr none
Nitro-SoC> # get_property -name crpr -object corner_0_0
Nitro-SoC> # set_analysis_corner corner_0_0 -crpr none
Nitro-SoC> # set_crpr_spec -method margin_based
Nitro-SoC> # fk_msg Initial Timing
Nitro-SoC> # new_config_flow -name flow_msg_prompt -quiet
Nitro-SoC> # new_config_flow -name verbose_level
RCT info: Initial Timing
Nitro-SoC> # report_path_group -viol -sort wns
info TA_CMDS6300: Running Multi-Core Timing Analysis using 2 CPUs.
info EXTR538: The corner corner_0_0 check passed!
info EXTR540: The extraction technology check passed!
Report 'report_path_group': Path Group
Generated on Fri Dec 23 13:59:32 2022
  
-----------------------------------------------------------------------------------------------------------
|                                       PATH GROUPS (SETUP) (nano)                                        |
|-----+--------+--------+-----------+-----------+---------------------+-----------------------+-----+-----|
| QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS | TNS | 
-----------------------------------------------------------------------------------------------------------


info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 379M, CVMEM - 1843M, PVMEM - 2637M)
Nitro-SoC> # report_path_group -viol -sort wns -min
Report 'report_path_group': Path Group
Generated on Fri Dec 23 13:59:32 2022
  
-----------------------------------------------------------------------------------------------------------
|                                        PATH GROUPS (HOLD) (nano)                                        |
|-----+--------+--------+-----------+-----------+---------------------+-----------------------+-----+-----|
| QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS | TNS | 
-----------------------------------------------------------------------------------------------------------


info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 379M, CVMEM - 1843M, PVMEM - 2637M)
Nitro-SoC> # report_variability
Nitro-SoC> # config_shell -echo false
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 379M, CVMEM - 1843M, PVMEM - 2637M)
warning UI705: 'report_power -name' specified value was ignored.
warning UI705: 'report_power -name' specified value was ignored.
---------------------------------------------------------------------------------
|          MCMM variability report for design 'integrationMult' (nano)          |
|-----------------------+--------+--------+---------+--------+--------+---------|
|                       | WNS    | TNS    | #Endpts | WHS    | THS    | #Endpts | 
|-----------------------+--------+--------+---------+--------+--------+---------|
| new_mode (corner_0_0) | 0.5310 | 0.0000 | 0       | 0.1100 | 0.0000 | 0       | 
---------------------------------------------------------------------------------


"-ne-" : Not Enabled
Nitro-SoC> # get_modes -filter @enable
Nitro-SoC> # get_corners -filter @setup&&@enable -of new_mode
Nitro-SoC> # get_corners -filter @hold&&@enable -of new_mode
Nitro-SoC> # get_modes -filter @enable
Nitro-SoC> # get_corners -filter @setup&&@enable -of new_mode
Nitro-SoC> # get_modes -filter @enable
Nitro-SoC> # get_corners -filter @hold&&@enable -of new_mode
Nitro-SoC> # fk_msg cts : new_mode:corner_0_0:late new_mode:corner_0_0:early
Nitro-SoC> # new_config_flow -name flow_msg_prompt -quiet
Nitro-SoC> # new_config_flow -name verbose_level
RCT info: cts : new_mode:corner_0_0:late new_mode:corner_0_0:early
Nitro-SoC> # fk_msg Not met scenario prunning criteria : original/dominant scenarios 2/2
Nitro-SoC> # new_config_flow -name flow_msg_prompt -quiet
Nitro-SoC> # new_config_flow -name verbose_level
RCT info: Not met scenario prunning criteria : original/dominant scenarios 2/2
Nitro-SoC> # get_modes
Nitro-SoC> # get_modes default
Nitro-SoC> # get_property -name enable default
Nitro-SoC> # get_modes new_mode
Nitro-SoC> # get_property -name enable new_mode
Nitro-SoC> # get_corners
Nitro-SoC> # get_corners slow
Nitro-SoC> # get_property -name enable slow
Nitro-SoC> # get_corners slow
Nitro-SoC> # get_property -name setup slow
Nitro-SoC> # get_corners slow
Nitro-SoC> # get_property -name hold slow
Nitro-SoC> # get_corners fast
Nitro-SoC> # get_property -name enable fast
Nitro-SoC> # get_corners fast
Nitro-SoC> # get_property -name setup fast
Nitro-SoC> # get_corners fast
Nitro-SoC> # get_property -name hold fast
Nitro-SoC> # get_corners corner_0_0
Nitro-SoC> # get_property -name enable corner_0_0
Nitro-SoC> # get_corners corner_0_0
Nitro-SoC> # get_property -name setup corner_0_0
Nitro-SoC> # get_corners corner_0_0
Nitro-SoC> # get_property -name hold corner_0_0
Nitro-SoC> # fk_msg Restored Initially Activated Modes and Corners
Nitro-SoC> # new_config_flow -name flow_msg_prompt -quiet
Nitro-SoC> # new_config_flow -name verbose_level
RCT info: Restored Initially Activated Modes and Corners
Nitro-SoC> # config_nitro_flow -name power_corner
Nitro-SoC> # get_config -name ref_flows/power_corner
Nitro-SoC> # report_design_mode
-------------------------------------------
| Mode     | Enable | System | Corners    | 
|----------+--------+--------+------------|
| default  | false  | true   | <all>      | 
|----------+--------+--------+------------|
| new_mode | true   | false  | corner_0_0 | 
-------------------------------------------


Nitro-SoC> # report_analysis_corner
--------------------------------------------------------------------------------------------------------------------------------------------------------
| Corner     | Enable | Setup | Hold  | CRPR | SI   | Power   | EM   | Voltage Drop | DRC        | Process                    | RC Temp | Scale Factor | 
|------------+--------+-------+-------+------+------+---------+------+--------------+------------+----------------------------+---------+--------------|
| slow       | false  | true  | false | none | none | leakage | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
|------------+--------+-------+-------+------+------+---------+------+--------------+------------+----------------------------+---------+--------------|
| fast       | false  | false | false | none | none | leakage | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
|------------+--------+-------+-------+------+------+---------+------+--------------+------------+----------------------------+---------+--------------|
| corner_0_0 | true   | true  | true  | none | none | none    | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
--------------------------------------------------------------------------------------------------------------------------------------------------------


Nitro-SoC> # fk_msg  Stage cts MCMM : 
Nitro-SoC> # new_config_flow -name flow_msg_prompt -quiet
Nitro-SoC> # new_config_flow -name verbose_level
RCT info: Stage cts MCMM :
Nitro-SoC> # report_mcmm_scenarios
Report 'report_mcmm_scenarios': MCMM Scenarios
Generated on Fri Dec 23 13:59:32 2022
  
-------------------------
|    MCMM Scenarios     |
|------------+----------|
|            | new_mode | 
|------------+----------|
| corner_0_0 | B        | 
-------------------------


info UI33: performed report_mcmm_scenarios for 0 sec (CPU time: 0 sec; MEM: RSS - 379M, CVMEM - 1843M, PVMEM - 2637M)
Nitro-SoC> # fk_msg Prunned MCMM Timing
Nitro-SoC> # new_config_flow -name flow_msg_prompt -quiet
Nitro-SoC> # new_config_flow -name verbose_level
RCT info: Prunned MCMM Timing
Nitro-SoC> # report_path_group -viol -sort wns
Report 'report_path_group': Path Group
Generated on Fri Dec 23 13:59:32 2022
  
-----------------------------------------------------------------------------------------------------------
|                                       PATH GROUPS (SETUP) (nano)                                        |
|-----+--------+--------+-----------+-----------+---------------------+-----------------------+-----+-----|
| QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS | TNS | 
-----------------------------------------------------------------------------------------------------------


info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 379M, CVMEM - 1843M, PVMEM - 2637M)
Nitro-SoC> # report_path_group -viol -sort wns -min
Report 'report_path_group': Path Group
Generated on Fri Dec 23 13:59:32 2022
  
-----------------------------------------------------------------------------------------------------------
|                                        PATH GROUPS (HOLD) (nano)                                        |
|-----+--------+--------+-----------+-----------+---------------------+-----------------------+-----+-----|
| QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS | TNS | 
-----------------------------------------------------------------------------------------------------------


info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 379M, CVMEM - 1843M, PVMEM - 2637M)
Nitro-SoC> # report_variability
Nitro-SoC> # config_shell -echo false
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 379M, CVMEM - 1843M, PVMEM - 2637M)
warning UI705: 'report_power -name' specified value was ignored.
warning UI705: 'report_power -name' specified value was ignored.
---------------------------------------------------------------------------------
|          MCMM variability report for design 'integrationMult' (nano)          |
|-----------------------+--------+--------+---------+--------+--------+---------|
|                       | WNS    | TNS    | #Endpts | WHS    | THS    | #Endpts | 
|-----------------------+--------+--------+---------+--------+--------+---------|
| new_mode (corner_0_0) | 0.5310 | 0.0000 | 0       | 0.1100 | 0.0000 | 0       | 
---------------------------------------------------------------------------------


"-ne-" : Not Enabled
Nitro-SoC> # fk_msg cts_init complete
Nitro-SoC> # new_config_flow -name flow_msg_prompt -quiet
Nitro-SoC> # new_config_flow -name verbose_level
RCT info: cts_init complete
Nitro-SoC> # get_objects -type root
Nitro-SoC> # set_property -objects root -name rct_last_stage -value cts_init
Nitro-SoC> # config_clock_timing -name optimize_effort_level
Nitro-SoC> # fk_msg Running cts_opt_off
Nitro-SoC> # new_config_flow -name flow_msg_prompt -quiet
Nitro-SoC> # new_config_flow -name verbose_level
RCT info: Running cts_opt_off
Nitro-SoC> # get_pins -filter cts_pin_delay_offset!=""
info UI34: no objects were found for '*/*'
Nitro-SoC> # fk_msg No cts pin offsets. Skipping
Nitro-SoC> # new_config_flow -name flow_msg_prompt -quiet
Nitro-SoC> # new_config_flow -name verbose_level
RCT info: No cts pin offsets. Skipping
Nitro-SoC> # fk_msg cts_opt_off complete
Nitro-SoC> # new_config_flow -name flow_msg_prompt -quiet
Nitro-SoC> # new_config_flow -name verbose_level
RCT info: cts_opt_off complete
Nitro-SoC> # get_objects -type root
Nitro-SoC> # set_property -objects root -name rct_last_stage -value cts_opt_off
Nitro-SoC> # config_clock_timing -name optimize_effort_level
Nitro-SoC> # fk_msg Running cts_mcmm
Nitro-SoC> # new_config_flow -name flow_msg_prompt -quiet
Nitro-SoC> # new_config_flow -name verbose_level
RCT info: Running cts_mcmm
Nitro-SoC> # get_modes
Nitro-SoC> # get_modes default
Nitro-SoC> # get_property -name enable default
Nitro-SoC> # get_modes new_mode
Nitro-SoC> # get_property -name enable new_mode
Nitro-SoC> # get_corners
Nitro-SoC> # get_corners slow
Nitro-SoC> # get_property -name enable slow
Nitro-SoC> # get_corners slow
Nitro-SoC> # get_property -name setup slow
Nitro-SoC> # get_corners slow
Nitro-SoC> # get_property -name hold slow
Nitro-SoC> # get_corners fast
Nitro-SoC> # get_property -name enable fast
Nitro-SoC> # get_corners fast
Nitro-SoC> # get_property -name setup fast
Nitro-SoC> # get_corners fast
Nitro-SoC> # get_property -name hold fast
Nitro-SoC> # get_corners corner_0_0
Nitro-SoC> # get_property -name enable corner_0_0
Nitro-SoC> # get_corners corner_0_0
Nitro-SoC> # get_property -name setup corner_0_0
Nitro-SoC> # get_corners corner_0_0
Nitro-SoC> # get_property -name hold corner_0_0
Nitro-SoC> # fk_msg Restored Initially Activated Modes and Corners
Nitro-SoC> # new_config_flow -name flow_msg_prompt -quiet
Nitro-SoC> # new_config_flow -name verbose_level
RCT info: Restored Initially Activated Modes and Corners
Nitro-SoC> # fk_msg cts_mcmm complete
Nitro-SoC> # new_config_flow -name flow_msg_prompt -quiet
Nitro-SoC> # new_config_flow -name verbose_level
RCT info: cts_mcmm complete
Nitro-SoC> # get_objects -type root
Nitro-SoC> # set_property -objects root -name rct_last_stage -value cts_mcmm
Nitro-SoC> # config_clock_timing -name optimize_effort_level
Nitro-SoC> # fk_msg Running cts_time_cts
Nitro-SoC> # new_config_flow -name flow_msg_prompt -quiet
Nitro-SoC> # new_config_flow -name verbose_level
RCT info: Running cts_time_cts
Nitro-SoC> # fk_msg Configuring the timer for CTS
Nitro-SoC> # new_config_flow -name flow_msg_prompt -quiet
Nitro-SoC> # new_config_flow -name verbose_level
RCT info: Configuring the timer for CTS
Nitro-SoC> # set_rcd_models -stage cts
Nitro-SoC> # config_shell -echo false
#################################################################################################################
INFO: Resetting the config_extraction to default.
#################################################################################################################
Setting the Parasitic and Delay models for Extraction & Timing during CTS...

Parasitic models:
--------------------------------------------------
| Wiring       | Clock Coupling | Data  Coupling | 
|--------------+----------------+----------------|
| Global Route | Full           | Predictive     | 
|--------------+----------------+----------------|
| Detail Route | Full           | Predictive     | 
--------------------------------------------------


Delay models:
------------------------------
| Name  | Model | Base Model | 
|-------+-------+------------|
| Data  | fast  | voltage    | 
|-------+-------+------------|
| Clock | fast  | voltage    | 
------------------------------


Nitro-SoC> # get_clocks -filter @is_virtual==false
Nitro-SoC> # remove_propagated_clock vsysclk_new_mode
Nitro-SoC> # config_timing -enable_skew_estimation false
Nitro-SoC> # fk_msg cts_time_cts complete
Nitro-SoC> # new_config_flow -name flow_msg_prompt -quiet
Nitro-SoC> # new_config_flow -name verbose_level
RCT info: cts_time_cts complete
Nitro-SoC> # get_objects -type root
Nitro-SoC> # set_property -objects root -name rct_last_stage -value cts_time_cts
Nitro-SoC> # config_clock_timing -name optimize_effort_level
Nitro-SoC> # fk_msg Running cts_compile
Nitro-SoC> # new_config_flow -name flow_msg_prompt -quiet
Nitro-SoC> # new_config_flow -name verbose_level
RCT info: Running cts_compile
Nitro-SoC> # config_shell -echo_script false
RCT info: Cleaning up NRF-generated pre-existing NDR/Shield rules on clock nets before CTS Buffering. Custom rules, if any,  are kept.
info TA_CMDS6300: Running Multi-Core Timing Analysis using 2 CPUs.
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 378M, CVMEM - 1812M, PVMEM - 2637M)
Nitro-SoC> # get_cts_specs
info UI34: no objects were found for '*'
Nitro-SoC> # remove_objects 
warning UI160: Clear all variables that may contain removed objects.
info UI40: removed 0 objects (out of 0 objects)
Nitro-SoC> # fk_msg Enabling Timing Constrained Placement of Clock Gates
Nitro-SoC> # new_config_flow -name flow_msg_prompt -quiet
Nitro-SoC> # new_config_flow -name verbose_level
RCT info: Enabling Timing Constrained Placement of Clock Gates
Nitro-SoC> # config_messages -message_id CTS604 -max_message 0
Nitro-SoC> # report_cts_spec -name spec_report -quiet

Reporting modified CTS Tcl variables 
---------------------------------------------------------------------------------------------
 Name                                       | Value      | Default    | Type    | Description
---------------------------------------------------------------------------------------------
 cts_intrinsic_repeater_delay_new           | true       | true       | Boolean | Compute intrinsic repeater delay using the same method than the ideal slew routine
---------------------------------------------------------------------------------------------
Nitro-SoC> # config_messages -message_id CTS604 -max_message 10
Nitro-SoC> # get_report_value -name spec_report -table config_cts_report -row 11 -col 0
Nitro-SoC> # config_cts -opt_clock_gates timing move
Nitro-SoC> # config_default_value -command compile_cts -argument legalize -value false
Nitro-SoC> # current_design
Nitro-SoC> # config_clock_timing -name enable_compile_cts_mode_corner_pruning
Nitro-SoC> # config_cts -pruning_mode_corner true
Nitro-SoC> # report_application -name _rct_pid -quiet
Nitro-SoC> # get_report_value -name _rct_pid -table application_status -row process_id
Nitro-SoC> # analyze_clocks -outfile scr/integrationMult_auto_cts_spec.tcl
info TA_CMDS6300: Running Multi-Core Timing Analysis using 2 CPUs.
info EXTR538: The corner corner_0_0 check passed!
info EXTR540: The extraction technology check passed!
Nitro-SoC> # source scr/integrationMult_auto_cts_spec.tcl
Nitro-SoC> # get_clocks  vsysclk_new_mode  
Nitro-SoC> # get_pins -of [get_clocks  vsysclk_new_mode  ]
Nitro-SoC> # create_cts_spec -name cts_vsysclk_new_mode \
  -balance_roots false \
  -root_pins [get_pins -of [get_clocks  vsysclk_new_mode  ]]
Nitro-SoC> # check_cts_constraints -write_repair scr/cts_repair_4753_1671796772.tcl -cts_spec { cts_vsysclk_new_mode }

Reporting modified CTS Tcl variables 
---------------------------------------------------------------------------------------------
 Name                                       | Value      | Default    | Type    | Description
---------------------------------------------------------------------------------------------
 cts_intrinsic_repeater_delay_new           | true       | true       | Boolean | Compute intrinsic repeater delay using the same method than the ideal slew routine
---------------------------------------------------------------------------------------------
info TA_CMDS6300: Running Multi-Core Timing Analysis using 2 CPUs.
info TA_CMDS6300: Running Multi-Core Timing Analysis using 2 CPUs.
info EXTR538: The corner corner_0_0 check passed!
info EXTR540: The extraction technology check passed!
info CTS303: A 220um clock net has a latency lower bound of 8ps in mode new_mode corner corner_0_0 using NangateOpenCellLibrary.macro:BUF_X32 library cell and MGC_CLK_NDR_1.0w2.0s NDR.
info CTS303: A 220um clock net has a latency lower bound of 7ps in mode new_mode corner corner_0_0 using NangateOpenCellLibrary.macro:INV_X32 library cell and MGC_CLK_NDR_1.0w2.0s NDR.
info CTS297: Initialization: CPU time(0 seconds)  Heap(1721M)
warning CTS684: The CTS spec 'config_cts' does not have shield rules.
warning CTS684: The CTS spec 'cts_vsysclk_new_mode' does not have non-default rules and shield rules.
warning CTS611: Pin outB/clk_gate_out_reg/CK has a set maximum transition constraint tighter than the CTS constraint.
warning CTS611: Pin regB/clk_gate_out_reg/CK has a set maximum transition constraint tighter than the CTS constraint.
warning CTS611: Pin regA/clk_gate_out_reg/CK has a set maximum transition constraint tighter than the CTS constraint.
warning CTS611: Pin outA/clk_gate_out_reg/CK has a set maximum transition constraint tighter than the CTS constraint.
Info IPO-advanced CDM: Utilization is adjusted in 80 bins (with avg = 0.00975 and max = 0.01)
warning CTS611: Pin outA/clk_gate_out_reg/GCK has a set maximum transition constraint tighter than the CTS constraint.
warning CTS611: Pin outA/out_reg[9]/CK has a set maximum transition constraint tighter than the CTS constraint.
warning CTS611: Pin outA/out_reg[8]/CK has a set maximum transition constraint tighter than the CTS constraint.
warning CTS611: Pin outA/out_reg[7]/CK has a set maximum transition constraint tighter than the CTS constraint.
warning CTS611: Pin outA/out_reg[6]/CK has a set maximum transition constraint tighter than the CTS constraint.
warning CTS611: Pin outA/out_reg[5]/CK has a set maximum transition constraint tighter than the CTS constraint.
warning CTS611: Pin outA/out_reg[4]/CK has a set maximum transition constraint tighter than the CTS constraint.
warning CTS611: Pin outA/out_reg[3]/CK has a set maximum transition constraint tighter than the CTS constraint.
warning CTS611: Pin outA/out_reg[31]/CK has a set maximum transition constraint tighter than the CTS constraint.
warning CTS611: Pin outA/out_reg[30]/CK has a set maximum transition constraint tighter than the CTS constraint.
warning CTS611: Pin outA/out_reg[2]/CK has a set maximum transition constraint tighter than the CTS constraint.
warning CTS611: Pin outA/out_reg[29]/CK has a set maximum transition constraint tighter than the CTS constraint.
warning CTS611: Pin outA/out_reg[28]/CK has a set maximum transition constraint tighter than the CTS constraint.
warning CTS611: Pin outA/out_reg[27]/CK has a set maximum transition constraint tighter than the CTS constraint.
warning CTS611: Pin outA/out_reg[26]/CK has a set maximum transition constraint tighter than the CTS constraint.
warning CTS611: Pin outA/out_reg[25]/CK has a set maximum transition constraint tighter than the CTS constraint.
warning TA_CMDS30: Cannot rebuild timing graph from hierarchy 'registerNbits'. This is not the top hierarchy. Continuing with current timing graph.
warning TA_CMDS30: Cannot rebuild timing graph from hierarchy 'registerNbits__0_9'. This is not the top hierarchy. Continuing with current timing graph.
warning TA_CMDS30: Cannot rebuild timing graph from hierarchy 'registerNbits__0_6'. This is not the top hierarchy. Continuing with current timing graph.
warning TA_CMDS30: Cannot rebuild timing graph from hierarchy 'registerNbits__0_3'. This is not the top hierarchy. Continuing with current timing graph.
--------------------------------------------------------------------------------------------------------------
|                                                 CTS Errors                                                 |
|--------------------------+-------+---------+---------------------------------------------------------------|
| Name                     | Count | Status  | Description                                                   | 
|--------------------------+-------+---------+---------------------------------------------------------------|
| no_cts_routing_rules     | 1     | Warning | No shield or routing rules are defined                        | 
|--------------------------+-------+---------+---------------------------------------------------------------|
| tight_pin_max_transition | 136   | Warning | Pin specific set_max_transition present which is tighter than | 
|                          |       |         | the CTS constraint                                            | 
--------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
| Written repairs in file scr/cts_repair_4753_1671796772.tcl |
|----------------+--------+----------------------------------|
| Error ID       | Number | Repair description               | 
|----------------+--------+----------------------------------|
| None were done |        |                                  | 
--------------------------------------------------------------


info CTS407: CTS constraints check came up with '0' information, '138' warning and '0' error messages.
info UI33: performed check CTS constraints and design conformity for 0 sec (CPU time: 0 sec; MEM: RSS - 443M, CVMEM - 1843M, PVMEM - 2637M)
Nitro-SoC> # read_constraints -context scr/cts_repair_4753_1671796772.tcl
info Reading constraint file scr/cts_repair_4753_1671796772.tcl
info Applicable mode(s) : All
info Applicable corner(s) : All
info Clock suffix : 
warning TA_CMDS7401: No clock suffix defined for lib_clocks option.
info UI33: performed read constraints of scr/cts_repair_4753_1671796772.tcl for 0 sec (CPU time: 0 sec; MEM: RSS - 443M, CVMEM - 1843M, PVMEM - 2637M)
Nitro-SoC> # compile_cts -cts_spec { cts_vsysclk_new_mode }
info Executing <start_command_event> handler for <compile_cts> command
Info: Tcl var '::cts_vr_cdm_overlap_free' set to 'true' : Enable the Overlap-Free feature of VR::CDM to avoid overlaps between CTS cells
info End execution of <start_command_event> handler for <compile_cts> command
info UI32: performing clock tree synthesis  (started at Fri Dec 23 13:59:33 2022)

Reporting modified CTS Tcl variables 
---------------------------------------------------------------------------------------------
 Name                                       | Value      | Default    | Type    | Description
---------------------------------------------------------------------------------------------
 cts_intrinsic_repeater_delay_new           | true       | true       | Boolean | Compute intrinsic repeater delay using the same method than the ideal slew routine
*cts_vr_cdm_overlap_free                    | true       | false      | Boolean | Enable the Overlap-Free feature of VR::CDM to avoid overlaps between CTS cells
---------------------------------------------------------------------------------------------
info CTS545: Running Multi-Core Clock Tree Synthesis using 2 cpus.
Report 'cts': shield and NDR report
Generated on Fri Dec 23 13:59:33 2022
  
--------------------------------------------------
|       config_cts_nondefault_rule_report        |
|-------------+-----------+----------------------|
| from_height | to_height | rule_name            | 
|-------------+-----------+----------------------|
| 2           |           | MGC_CLK_NDR_1.0w2.0s | 
--------------------------------------------------


info CTS520: Branch point optimization enabled.
info CTS556: Branch point optimization will NOT use data-path slack information.
info TA_CMDS6300: Running Multi-Core Timing Analysis using 2 CPUs.
info EXTR538: The corner corner_0_0 check passed!
info EXTR540: The extraction technology check passed!
info TA_CMDS6300: Running Multi-Core Timing Analysis using 2 CPUs.
info TA_CMDS6300: Running Multi-Core Timing Analysis using 2 CPUs.
info EXTR538: The corner corner_0_0 check passed!
info EXTR540: The extraction technology check passed!
info CTS303: A 220um clock net has a latency lower bound of 8ps in mode new_mode corner corner_0_0 using NangateOpenCellLibrary.macro:BUF_X32 library cell and MGC_CLK_NDR_1.0w2.0s NDR.
info CTS303: A 220um clock net has a latency lower bound of 7ps in mode new_mode corner corner_0_0 using NangateOpenCellLibrary.macro:INV_X32 library cell and MGC_CLK_NDR_1.0w2.0s NDR.
info CTS297: Initialization: CPU time(0 seconds)  Heap(1721M)
info CTS531: BPO will be used on 0 drivers with geo-clustering only and 0 drivers with H-tree and geo-clustering, out of 5 drivers analyzed.
info Found 132 movable and 0 fixed cells in partition integrationMult
info DP136: Found 0 moveable cells and 0 fixed cells to be illegal.
info CTS297: Check Cell Legality: CPU time(0 seconds)  Heap(1752M)
info CTS115: Removing buffer/inverter trees.
info CTS148: Removing buffer/inverter tree(s) under cts spec root 'clk'.
info CTS145: Removing buffer/inverter tree with root pin 'regA/clk_gate_out_reg/GCK'.
info CTS145: Removing buffer/inverter tree with root pin 'regB/clk_gate_out_reg/GCK'.
info CTS145: Removing buffer/inverter tree with root pin 'outB/clk_gate_out_reg/GCK'.
info CTS145: Removing buffer/inverter tree with root pin 'outA/clk_gate_out_reg/GCK'.
info CTS145: Removing buffer/inverter tree with root pin 'clk'.
info CTS146: Removed #buffers(0) #inverters(0).
info CTS179:  Synthesizing clock network for cts spec 'cts_vsysclk_new_mode' with root pin 'clk'.

Partition 'integrationMult' qualifies for soft timing-driven layer assignment.
Info IPO-advanced CDM: Utilization is adjusted in 80 bins (with avg = 0.00975 and max = 0.01)
info CTS105:   Synthesizing net with driver pin 'regB/clk_gate_out_reg/GCK'.
info CTS585:     Net is covered by one spec: 'cts_vsysclk_new_mode '
info CTS562: The intrinsic repeater delay is 20 in scenario [new_mode/corner_0_0/default].
info CTS135:     #+ve leaves(32) #-ve leaves(0) #excluded +ve leaves(0) #excluded -ve leaves(0) #feedback(0).
info CTS143:     Moving cell 'regB/clk_gate_out_reg'.
info CTS143:     Moving cell 'regB/clk_gate_out_reg'.
info CTS131:     Net driver: mode(new_mode) corner(corner_0_0) skew group(default) rise latency(0.0040) rise skew(0.0040) fall latency(0.0040) fall skew(0.0040) height(1).
info CTS202:     Initial(Root): worst skew mode(new_mode) corner(corner_0_0) rise latency(0.0040) rise skew(0.0040) fall latency(0.0040) fall skew(0.0040).
info CTS203:     Initial(Tree driver): worst skew mode(new_mode) corner(corner_0_0) rise latency(0.0040) rise skew(0.0040) fall latency(0.0040) fall skew(0.0040).
info CTS204:     Final(Root): worst skew mode(new_mode) corner(corner_0_0) rise latency(0.0040) rise skew(0.0040) fall latency(0.0040) fall skew(0.0040).
info CTS205:     Final(Tree driver): worst skew mode(new_mode) corner(corner_0_0) rise latency(0.0040) rise skew(0.0040) fall latency(0.0040) fall skew(0.0040).
info CTS137:     Inserted #buffers(0) #inverters(0).
info CTS519:     Local height 0.
info CTS151:     Elapsed CPU time(0 seconds) Total heap(1782M)
info CTS105:   Synthesizing net with driver pin 'regA/clk_gate_out_reg/GCK'.
info CTS585:     Net is covered by one spec: 'cts_vsysclk_new_mode '
info CTS286: Moved clock gate regA/clk_gate_out_reg from (141100, 1032000) to (114500, 1046000).
info CTS135:     #+ve leaves(32) #-ve leaves(0) #excluded +ve leaves(0) #excluded -ve leaves(0) #feedback(0).
info CTS143:     Moving cell 'regA/clk_gate_out_reg'.
info CTS132:     Min leaf(regA/out_reg[9]/CK) mode(new_mode) corner(corner_0_0) skew group(default) rise latency(0) rise skew(0) fall latency(0) fall skew(0).
info CTS133:     Max leaf(regA/out_reg[0]/CK) mode(new_mode) corner(corner_0_0) skew group(default) rise latency(0) rise skew(0) fall latency(0) fall skew(0).
info CTS131:     Net driver: mode(new_mode) corner(corner_0_0) skew group(default) rise latency(0.0130) rise skew(0.0120) fall latency(0.0130) fall skew(0.0120) height(1).
info CTS202:     Initial(Root): worst skew mode(new_mode) corner(corner_0_0) rise latency(0.0130) rise skew(0.0120) fall latency(0.0130) fall skew(0.0120).
info CTS203:     Initial(Tree driver): worst skew mode(new_mode) corner(corner_0_0) rise latency(0.0130) rise skew(0.0120) fall latency(0.0130) fall skew(0.0120).
info CTS204:     Final(Root): worst skew mode(new_mode) corner(corner_0_0) rise latency(0.0130) rise skew(0.0120) fall latency(0.0130) fall skew(0.0120).
info CTS205:     Final(Tree driver): worst skew mode(new_mode) corner(corner_0_0) rise latency(0.0130) rise skew(0.0120) fall latency(0.0130) fall skew(0.0120).
info CTS137:     Inserted #buffers(0) #inverters(0).
info CTS519:     Local height 0.
info CTS151:     Elapsed CPU time(0 seconds) Total heap(1782M)
info CTS105:   Synthesizing net with driver pin 'outB/clk_gate_out_reg/GCK'.
info CTS585:     Net is covered by one spec: 'cts_vsysclk_new_mode '
info CTS135:     #+ve leaves(32) #-ve leaves(0) #excluded +ve leaves(0) #excluded -ve leaves(0) #feedback(0).
info CTS143:     Moving cell 'outB/clk_gate_out_reg'.
info CTS132:     Min leaf(outB/out_reg[9]/CK) mode(new_mode) corner(corner_0_0) skew group(default) rise latency(0) rise skew(0) fall latency(0) fall skew(0).
info CTS133:     Max leaf(outB/out_reg[0]/CK) mode(new_mode) corner(corner_0_0) skew group(default) rise latency(0) rise skew(0) fall latency(0) fall skew(0).
info CTS131:     Net driver: mode(new_mode) corner(corner_0_0) skew group(default) rise latency(0.0090) rise skew(0.0070) fall latency(0.0090) fall skew(0.0070) height(1).
info CTS202:     Initial(Root): worst skew mode(new_mode) corner(corner_0_0) rise latency(0.0090) rise skew(0.0070) fall latency(0.0090) fall skew(0.0070).
info CTS203:     Initial(Tree driver): worst skew mode(new_mode) corner(corner_0_0) rise latency(0.0090) rise skew(0.0070) fall latency(0.0090) fall skew(0.0070).
info CTS204:     Final(Root): worst skew mode(new_mode) corner(corner_0_0) rise latency(0.0090) rise skew(0.0070) fall latency(0.0090) fall skew(0.0070).
info CTS205:     Final(Tree driver): worst skew mode(new_mode) corner(corner_0_0) rise latency(0.0090) rise skew(0.0070) fall latency(0.0090) fall skew(0.0070).
info CTS137:     Inserted #buffers(0) #inverters(0).
info CTS519:     Local height 0.
info CTS151:     Elapsed CPU time(0 seconds) Total heap(1782M)
info CTS105:   Synthesizing net with driver pin 'outA/clk_gate_out_reg/GCK'.
info CTS585:     Net is covered by one spec: 'cts_vsysclk_new_mode '
info CTS135:     #+ve leaves(32) #-ve leaves(0) #excluded +ve leaves(0) #excluded -ve leaves(0) #feedback(0).
info CTS143:     Moving cell 'outA/clk_gate_out_reg'.
info CTS143:     Moving cell 'outA/clk_gate_out_reg'.
info CTS131:     Net driver: mode(new_mode) corner(corner_0_0) skew group(default) rise latency(0.0040) rise skew(0.0030) fall latency(0.0040) fall skew(0.0030) height(1).
info CTS202:     Initial(Root): worst skew mode(new_mode) corner(corner_0_0) rise latency(0.0040) rise skew(0.0030) fall latency(0.0040) fall skew(0.0030).
info CTS203:     Initial(Tree driver): worst skew mode(new_mode) corner(corner_0_0) rise latency(0.0040) rise skew(0.0030) fall latency(0.0040) fall skew(0.0030).
info CTS204:     Final(Root): worst skew mode(new_mode) corner(corner_0_0) rise latency(0.0040) rise skew(0.0030) fall latency(0.0040) fall skew(0.0030).
info CTS205:     Final(Tree driver): worst skew mode(new_mode) corner(corner_0_0) rise latency(0.0040) rise skew(0.0030) fall latency(0.0040) fall skew(0.0030).
info CTS137:     Inserted #buffers(0) #inverters(0).
info CTS519:     Local height 0.
info CTS151:     Elapsed CPU time(0 seconds) Total heap(1782M)
info CTS105:   Synthesizing net with driver pin 'clk'.
info CTS585:     Net is covered by one spec: 'cts_vsysclk_new_mode '
info CTS135:     #+ve leaves(4) #-ve leaves(0) #excluded +ve leaves(0) #excluded -ve leaves(0) #feedback(0).
info CTS153:     Not moving/sizing 'integrationMult' as it is not a standard cell.
info CTS132:     Min leaf(outB/clk_gate_out_reg/CK) mode(new_mode) corner(corner_0_0) skew group(default) rise latency(0.0620) rise skew(0.0070) fall latency(0.0760) fall skew(0.0070).
info CTS133:     Max leaf(regB/clk_gate_out_reg/CK) mode(new_mode) corner(corner_0_0) skew group(default) rise latency(0.1710) rise skew(0.0040) fall latency(0.1930) fall skew(0.0040).
info CTS153:     Not moving/sizing 'integrationMult' as it is not a standard cell.
info CTS153:     Not moving/sizing 'integrationMult' as it is not a standard cell.
info CTS153:     Not moving/sizing 'integrationMult' as it is not a standard cell.
info CTS131:     Net driver: mode(new_mode) corner(corner_0_0) skew group(default) rise latency(0.2430) rise skew(0.0590) fall latency(0.3050) fall skew(0.0630) height(6).
info CTS202:     Initial(Root): worst skew mode(new_mode) corner(corner_0_0) rise latency(0.2430) rise skew(0.0590) fall latency(0.3050) fall skew(0.0630).
info CTS203:     Initial(Tree driver): worst skew mode(new_mode) corner(corner_0_0) rise latency(0.2430) rise skew(0.0590) fall latency(0.3050) fall skew(0.0630).
info CTS204:     Final(Root): worst skew mode(new_mode) corner(corner_0_0) rise latency(0.2430) rise skew(0.0590) fall latency(0.3050) fall skew(0.0630).
info CTS205:     Final(Tree driver): worst skew mode(new_mode) corner(corner_0_0) rise latency(0.2430) rise skew(0.0590) fall latency(0.3050) fall skew(0.0630).
info CTS202:     Initial(Root): worst skew mode(new_mode) corner(corner_0_0) rise latency(0.2430) rise skew(0.0590) fall latency(0.3050) fall skew(0.0630).
info CTS203:     Initial(Tree driver): worst skew mode(new_mode) corner(corner_0_0) rise latency(0.2430) rise skew(0.0590) fall latency(0.3050) fall skew(0.0630).
info CTS204:     Final(Root): worst skew mode(new_mode) corner(corner_0_0) rise latency(0.2370) rise skew(0.0590) fall latency(0.3000) fall skew(0.0630).
info CTS205:     Final(Tree driver): worst skew mode(new_mode) corner(corner_0_0) rise latency(0.2370) rise skew(0.0590) fall latency(0.3000) fall skew(0.0630).
info CTS137:     Inserted #buffers(2) #inverters(2).
info CTS519:     Local height 4.
info CTS151:     Elapsed CPU time(0 seconds) Total heap(1782M)
info TA_CMDS6300: Running Multi-Core Timing Analysis using 2 CPUs.
info EXTR538: The corner corner_0_0 check passed!
info EXTR540: The extraction technology check passed!
info CTS558: Buffering excluding TA: 1 seconds (CPU time: 1 seconds).
info CTS297: Buffering: CPU time(1 seconds)  Heap(1721M)
info CTS185: Setting 'is_def_clock' property on all clock nets.
info CTS116: Generating reports.
Report 'nitro_compile_cts': CTS Report
Generated on Fri Dec 23 13:59:35 2022
active mode(s):  new_mode 
used corner(s):  corner_0_0 
cts report for specs:  cts_vsysclk_new_mode 
number of root pins:  1
number of skew groups:  0
  
-------------------------------------------------------------------------------------------------------------------------------------
|                                                  timing summary for root pin clk                                                  |
|-----------+-------------+-----------------+-----------------+--------------+-----------+--------------+-----------+---------------|
| mode name | corner name | skew group name | skew group size | rise latency | rise skew | fall latency | fall skew | leaves number | 
|-----------+-------------+-----------------+-----------------+--------------+-----------+--------------+-----------+---------------|
| new_mode  | corner_0_0  | default         | 128             | 0.2370       | 0.0600    | 0.3000       | 0.0640    | 128           | 
|-----------+-------------+-----------------+-----------------+--------------+-----------+--------------+-----------+---------------|
| new_mode  |             | Excluded        | 0               |              |           |              |           | 128           | 
-------------------------------------------------------------------------------------------------------------------------------------


  
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
|                                                                                                              critical leaves for root pin clk                                                                                                               |
|-----------+-------------+-----------------+----------------------------------------------------+---------------------------------------------------+----------------------------------------------------+---------------------------------------------------|
| mode name | corner name | skew group name | min rise latency leaf                              | max rise latency leaf                             | min fall latency leaf                              | max fall latency leaf                             | 
|-----------+-------------+-----------------+----------------------------------------------------+---------------------------------------------------+----------------------------------------------------+---------------------------------------------------|
| new_mode  | corner_0_0  | default         | { outB/out_reg[14]/CK ... } (List has 10 elements) | { regB/out_reg[1]/CK ... } (List has 10 elements) | { outB/out_reg[14]/CK ... } (List has 10 elements) | { regB/out_reg[1]/CK ... } (List has 10 elements) | 
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------


  
-----------------------------------------------------------
|                summary for root pin clk                 |
|---------------------------------+-----------------------|
| pin name                        | clk                   | 
|---------------------------------+-----------------------|
| spec name(s)                    | cts_vsysclk_new_mode  | 
|---------------------------------+-----------------------|
| clock name(s)                   | vsysclk_new_mode      | 
|---------------------------------+-----------------------|
| max leaf level                  | 6                     | 
|---------------------------------+-----------------------|
| level skew                      | 1                     | 
|---------------------------------+-----------------------|
| mode name                       | new_mode              | 
|---------------------------------+-----------------------|
| corner name                     | corner_0_0            | 
|---------------------------------+-----------------------|
| skew group name                 | default               | 
|---------------------------------+-----------------------|
| rise latency                    | 0.2370                | 
|---------------------------------+-----------------------|
| average rise latency            | 0.2080                | 
|---------------------------------+-----------------------|
| std deviation rise latency      | 0.0230                | 
|---------------------------------+-----------------------|
| rise skew                       | 0.0600                | 
|---------------------------------+-----------------------|
| fall latency                    | 0.3000                | 
|---------------------------------+-----------------------|
| average fall latency            | 0.2690                | 
|---------------------------------+-----------------------|
| std deviation fall latency      | 0.0250                | 
|---------------------------------+-----------------------|
| fall skew                       | 0.0640                | 
|---------------------------------+-----------------------|
| skew violation                  | 0                     | 
|---------------------------------+-----------------------|
| wire/gate variation pct         | 156                   | 
|---------------------------------+-----------------------|
| average rise leaf slew          | 0.0760                | 
|---------------------------------+-----------------------|
| std deviation rise leaf slew    | 0.0510                | 
|---------------------------------+-----------------------|
| average fall leaf slew          | 0.0750                | 
|---------------------------------+-----------------------|
| std deviation fall leaf slew    | 0.0510                | 
|---------------------------------+-----------------------|
| farthest leaf                   | outA/out_reg[31]/CK   | 
|---------------------------------+-----------------------|
| distance to farthest leaf       | 2153450.0000          | 
|---------------------------------+-----------------------|
| estimated critical leaf         | outA/out_reg[31]/CK   | 
|---------------------------------+-----------------------|
| distance to critical leaf       | 2153450.0000          | 
|---------------------------------+-----------------------|
| estimated delay lower bound     | 0.0070                | 
|---------------------------------+-----------------------|
| rise latency min leaf           | outB/out_reg[13]/CK   | 
|---------------------------------+-----------------------|
| rise latency max leaf           | regB/out_reg[1]/CK    | 
|---------------------------------+-----------------------|
| fall latency min leaf           | outB/out_reg[13]/CK   | 
|---------------------------------+-----------------------|
| fall latency max leaf           | regB/out_reg[1]/CK    | 
|---------------------------------+-----------------------|
| buffer count                    | 2                     | 
|---------------------------------+-----------------------|
| inverter count                  | 2                     | 
|---------------------------------+-----------------------|
| repeater area                   | 6.916                 | 
|---------------------------------+-----------------------|
| clock gate area                 | 23.408                | 
|---------------------------------+-----------------------|
| total area                      | 30.324                | 
|---------------------------------+-----------------------|
| num of trees                    | 5                     | 
|---------------------------------+-----------------------|
| trees covered by multiple specs | 0                     | 
|---------------------------------+-----------------------|
| wire length                     | 11129306.0000         | 
|---------------------------------+-----------------------|
| num of missing routes           | 1                     | 
|---------------------------------+-----------------------|
| num of slew violators           | 1                     | 
|---------------------------------+-----------------------|
| num of cap violators            | 0                     | 
|---------------------------------+-----------------------|
| num of explicit leaves          | 0                     | 
|---------------------------------+-----------------------|
| num of implicit leaves          | 0                     | 
|---------------------------------+-----------------------|
| num of excluded leaves          | 0                     | 
|---------------------------------+-----------------------|
| num of total leaves             | 128                   | 
|---------------------------------+-----------------------|
| positive polarity leaves        | 128                   | 
|---------------------------------+-----------------------|
| negative polarity leaves        | 0                     | 
|---------------------------------+-----------------------|
| both polarity leaves            | 0                     | 
|---------------------------------+-----------------------|
| total capacitance               | 3.4e+02               | 
|---------------------------------+-----------------------|
| total pin capacitance           | 1.6e+02               | 
|---------------------------------+-----------------------|
| total wire capacitance          | 1.8e+02               | 
|---------------------------------+-----------------------|
| leaf pin capacitance            | 1.2e+02               | 
|---------------------------------+-----------------------|
| leaf wire capacitance           | 1.4e+02               | 
|---------------------------------+-----------------------|
| total power                     | 0                     | 
|---------------------------------+-----------------------|
| total wire-length violation     | 0                     | 
-----------------------------------------------------------


slew violators for root pin clk:  { clk }
cap violators for root pin clk:  { }
wire_length violators for root pin clk:  { }
missing_route violators for root pin clk:  { CLOCK_n_tid0_89 }
  
---------------------------------------------
|  wire-length violators for root pin clk   |
|-----+------------+------------+-----------|
| pin | wirelength | constraint | violation | 
---------------------------------------------


  
-----------------------------------------------------------
| leaf level histogram for root pin clk for mode new_mode |
|---------+-----------------------------------------------|
| level 5 | 64                                            | 
|---------+-----------------------------------------------|
| level 6 | 64                                            | 
-----------------------------------------------------------


  
-------------------------------------------
| rise latency histogram for root pin clk |
|------+------+---------------------------|
| From | To   | Value                     | 
|------+------+---------------------------|
| -inf | 177  | 0                         | 
|------+------+---------------------------|
| 177  | 183  | 27                        | 
|------+------+---------------------------|
| 183  | 189  | 9                         | 
|------+------+---------------------------|
| 189  | 195  | 28                        | 
|------+------+---------------------------|
| 195  | 201  | 0                         | 
|------+------+---------------------------|
| 201  | 207  | 0                         | 
|------+------+---------------------------|
| 207  | 213  | 0                         | 
|------+------+---------------------------|
| 213  | 219  | 0                         | 
|------+------+---------------------------|
| 219  | 225  | 0                         | 
|------+------+---------------------------|
| 225  | 231  | 32                        | 
|------+------+---------------------------|
| 231  | 237  | 24                        | 
|------+------+---------------------------|
| 237  | +inf | 8                         | 
-------------------------------------------


  
-------------------------------------------
| fall latency histogram for root pin clk |
|-------+-------+-------------------------|
| From  | To    | Value                   | 
|-------+-------+-------------------------|
| -inf  | 236   | 0                       | 
|-------+-------+-------------------------|
| 236   | 242.4 | 31                      | 
|-------+-------+-------------------------|
| 242.4 | 248.8 | 8                       | 
|-------+-------+-------------------------|
| 248.8 | 255.2 | 25                      | 
|-------+-------+-------------------------|
| 255.2 | 261.6 | 0                       | 
|-------+-------+-------------------------|
| 261.6 | 268   | 0                       | 
|-------+-------+-------------------------|
| 268   | 274.4 | 0                       | 
|-------+-------+-------------------------|
| 274.4 | 280.8 | 0                       | 
|-------+-------+-------------------------|
| 280.8 | 287.2 | 0                       | 
|-------+-------+-------------------------|
| 287.2 | 293.6 | 32                      | 
|-------+-------+-------------------------|
| 293.6 | 300   | 24                      | 
|-------+-------+-------------------------|
| 300   | +inf  | 8                       | 
-------------------------------------------


  
---------------------------------------------
| rise leaf slew histogram for root pin clk |
|------+------+-----------------------------|
| From | To   | Value                       | 
|------+------+-----------------------------|
| -inf | 0    | 0                           | 
|------+------+-----------------------------|
| 0    | 25   | 32                          | 
|------+------+-----------------------------|
| 25   | 50   | 32                          | 
|------+------+-----------------------------|
| 50   | 75   | 0                           | 
|------+------+-----------------------------|
| 75   | 100  | 0                           | 
|------+------+-----------------------------|
| 100  | 125  | 32                          | 
|------+------+-----------------------------|
| 125  | 150  | 32                          | 
|------+------+-----------------------------|
| 150  | 175  | 0                           | 
|------+------+-----------------------------|
| 175  | 200  | 0                           | 
|------+------+-----------------------------|
| 200  | 225  | 0                           | 
|------+------+-----------------------------|
| 225  | 250  | 0                           | 
|------+------+-----------------------------|
| 250  | +inf | 0                           | 
---------------------------------------------


  
---------------------------------------------
| fall leaf slew histogram for root pin clk |
|------+------+-----------------------------|
| From | To   | Value                       | 
|------+------+-----------------------------|
| -inf | 0    | 0                           | 
|------+------+-----------------------------|
| 0    | 25   | 32                          | 
|------+------+-----------------------------|
| 25   | 50   | 32                          | 
|------+------+-----------------------------|
| 50   | 75   | 0                           | 
|------+------+-----------------------------|
| 75   | 100  | 0                           | 
|------+------+-----------------------------|
| 100  | 125  | 32                          | 
|------+------+-----------------------------|
| 125  | 150  | 32                          | 
|------+------+-----------------------------|
| 150  | 175  | 0                           | 
|------+------+-----------------------------|
| 175  | 200  | 0                           | 
|------+------+-----------------------------|
| 200  | 225  | 0                           | 
|------+------+-----------------------------|
| 225  | 250  | 0                           | 
|------+------+-----------------------------|
| 250  | +inf | 0                           | 
---------------------------------------------


  
---------------------------------------------------------------------------------------------
|                             cell density report for cts cells                             |
|------------------------+------------------------------------------------------------------|
| partition              | integrationMult                                                  | 
|------------------------+------------------------------------------------------------------|
| hot spot utilization % | 31.68                                                            | 
|------------------------+------------------------------------------------------------------|
| hot spot center        | (560000, 560000)                                                 | 
|------------------------+------------------------------------------------------------------|
| hot spot cells         | regA/out_reg[2] regB/out_reg[3] regB/out_reg[4] regB/out_reg[30] | 
|                        | regB/out_reg[9] regB/out_reg[0] regB/out_reg[7] regB/out_reg[6]  | 
|                        | regA/out_reg[7] regB/out_reg[10]                                 | 
---------------------------------------------------------------------------------------------


  
--------------------------------------------------------------
|         GR congestion report for cts_compiled nets         |
|-----------------+-------------+-----------+----------------|
| partition name  | wirelength  | overflows | overflows as % | 
|-----------------+-------------+-----------+----------------|
| integrationMult | 1.10033e+07 | 0         | 0              | 
--------------------------------------------------------------


route channels on clock nets:  { CTS_COARSE_BLKG_integrationMult_L7_L8_X1644450_Y1659000 CTS_LAYER_L7_L8 }
info CTS297: Report: CPU time(0 seconds)  Heap(1721M)

info UI33: performed clock tree synthesis for 2 sec (CPU time: 2 sec; MEM: RSS - 412M, CVMEM - 1843M, PVMEM - 2637M)
Nitro-SoC> # remove_timing -type context
info UI33: performed source of scr/integrationMult_auto_cts_spec.tcl for 2 sec (CPU time: 2 sec; MEM: RSS - 355M, CVMEM - 1782M, PVMEM - 2637M)
Nitro-SoC> # config_default_value -command compile_cts -argument legalize -value true
Nitro-SoC> # fk_msg cts_compile complete
Nitro-SoC> # new_config_flow -name flow_msg_prompt -quiet
Nitro-SoC> # new_config_flow -name verbose_level
RCT info: cts_compile complete
Nitro-SoC> # get_objects -type root
Nitro-SoC> # set_property -objects root -name rct_last_stage -value cts_compile
Nitro-SoC> # config_clock_timing -name optimize_effort_level
Nitro-SoC> # fk_msg Running cts_legalize
Nitro-SoC> # new_config_flow -name flow_msg_prompt -quiet
Nitro-SoC> # new_config_flow -name verbose_level
RCT info: Running cts_legalize
Nitro-SoC> # collect_clock_nets
Nitro-SoC> # config_shell -echo false
info TA_CMDS6300: Running Multi-Core Timing Analysis using 2 CPUs.
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 355M, CVMEM - 1812M, PVMEM - 2637M)
Nitro-SoC> # get_pins -leaf -of outB/clk_CTS_0_PP_0 outB/clk_CTS_0_PP_1 CLOCK_n_tid0_89 clk outA/n_0 outB/CTS_n_tid0_25 outB/CTS_n_tid0_34 regB/n_0 regA/CTS_n_tid1_29 -filter @direction==out
Nitro-SoC> # get_cells -leaf -of outB/CTS_L4_c_tid0_27/Z outB/CTS_L3_c_tid0_29/ZN CTS_L1_tid0__c1_tid0__c31/Z outA/clk_gate_out_reg/GCK outB/clk_gate_out_reg/GCK outB/CTS_L2_c_tid0_30/ZN regB/clk_gate_out_reg/GCK regA/clk_gate_out_reg/GCK -filter !@is_macro && @type!=pad && logic_type!='flip-flop'
Nitro-SoC> # config_shell -echo_script false
RCT info: Found 0 objects of type cell meeting the criteria @is_physical==true&&@is_fixed==true
Nitro-SoC> # get_cells -filter is_physical && is_fixed
info UI34: no objects were found for '*'
Nitro-SoC> # set_property -name placed -value unplaced 
warning UI705: 'set_property -value' specified value was ignored.
Nitro-SoC> # fk_msg -type info Converting CTS libcell-based halo constraints to instance-based ones
Nitro-SoC> # new_config_flow -name flow_msg_prompt -quiet
Nitro-SoC> # new_config_flow -name verbose_level
RCT info: Converting CTS libcell-based halo constraints to instance-based ones
Nitro-SoC> # place_detail -cells_only outB/CTS_L4_c_tid0_27 outB/CTS_L3_c_tid0_29 CTS_L1_tid0__c1_tid0__c31 outA/clk_gate_out_reg outB/clk_gate_out_reg outB/CTS_L2_c_tid0_30 regB/clk_gate_out_reg regA/clk_gate_out_reg
info CHK10: Checking placement...
info UI30: performing detailed placement on partition integrationMult (started at Fri Dec 23 13:59:36 2022)

All Parameters are Set to Default Values for 'config_place_detail'

-------------------------------------------------------------------------------------------------------------------------
|                                    Non-default Parameter Values for 'place_detail'                                    |
|------------+-----------------------------------------------------------+---------------------+---------+--------------|
| Name       | Description                                               | Value               | Default | User Defined | 
|------------+-----------------------------------------------------------+---------------------+---------+--------------|
| cells_only | Instructs the placer that only the specified cells are to | [list of 8 objects] |         | true         | 
|            | be legalized.                                             |                     |         |              | 
-------------------------------------------------------------------------------------------------------------------------


cells_only 
info Found 8 movable and 0 fixed cells in partition integrationMult
info DP107: Legalizer for site FreePDK45_38x28_10R_NP_162NW_34O, has 77 cut rows, with average utilization 0.261576%, utilization with cell bloats 0.261576%.
info DP116: Legalizer has initial 2 illegal movable cells and 0 illegal fixed cells.
info DP128: Legalizer has 2 illegal moveable cells after fix orientation only step.
info DP117: Iteration 1 (without drc) has 0 illegal movable cells.
info DP118: Finished placing cells without drc: total movable cells: 8, cells moved: 1, total movement: 0.95, max movement: 0.95, average movement: 0.95.
info DP115: Iteration 2 (with drc) has 0 illegal movable cells.
info Optimize displacement: 0 (0.0%) cells are moved and 0 (0.0%) cells are flipped.
info DP113: Finished legalization after 2 iterations, all movable and fixed cells are legal.
info Number of moved cells: 1. First few cells with largest displacements:
info DP110: 0.95 rows, from {53700 1074000, N} to {40400 1074000, N}, cell CTS_L1_tid0__c1_tid0__c31.
info DP111: Legalization summary: total movable cells: 8, cells moved: 1, total movement: 0.95, max movement: 0.95, average movement: 0.95.
------------------------------------------------------------------------------------------------
|                                     Legalization Summary                                     |
|---------------------+-------------+------------------------+--------------+------------------|
| Total Movable Cells | Cells Moved | Total Movement in Rows | Max Movement | Average Movement | 
|---------------------+-------------+------------------------+--------------+------------------|
| 8                   | 1           | 0.95                   | 0.95         | 0.95             | 
------------------------------------------------------------------------------------------------


info DUM207: place_detail: re-initialized cell-density map for partition integrationMult old bin-size 8x8 rows new bin-size 8x8 rows.
info DUM203: place_detail: created cell-density map for partition integrationMult with max-util 100 and bin-size 8x8 rows.
info UI33: performed detailed placement for 0 sec (CPU time: 0 sec; MEM: RSS - 356M, CVMEM - 1843M, PVMEM - 2637M)
Nitro-SoC> # config_shell -echo_script false
Nitro-SoC> # place_detail -cells_only outB/CTS_L4_c_tid0_27 outB/CTS_L3_c_tid0_29 CTS_L1_tid0__c1_tid0__c31 outA/clk_gate_out_reg outB/clk_gate_out_reg outB/CTS_L2_c_tid0_30 regB/clk_gate_out_reg regA/clk_gate_out_reg
info CHK10: Checking placement...
info UI30: performing detailed placement on partition integrationMult (started at Fri Dec 23 13:59:36 2022)

All Parameters are Set to Default Values for 'config_place_detail'

-------------------------------------------------------------------------------------------------------------------------
|                                    Non-default Parameter Values for 'place_detail'                                    |
|------------+-----------------------------------------------------------+---------------------+---------+--------------|
| Name       | Description                                               | Value               | Default | User Defined | 
|------------+-----------------------------------------------------------+---------------------+---------+--------------|
| cells_only | Instructs the placer that only the specified cells are to | [list of 8 objects] |         | true         | 
|            | be legalized.                                             |                     |         |              | 
-------------------------------------------------------------------------------------------------------------------------


cells_only 
info Found 8 movable and 0 fixed cells in partition integrationMult
info DP107: Legalizer for site FreePDK45_38x28_10R_NP_162NW_34O, has 77 cut rows, with average utilization 0.261576%, utilization with cell bloats 0.261576%.
info DP116: Legalizer has initial 0 illegal movable cells and 0 illegal fixed cells.
info DP113: Finished legalization after 0 iterations, all movable and fixed cells are legal.
info DP111: Legalization summary: total movable cells: 8, cells moved: 0, total movement: 0, max movement: 0, average movement: 0.
------------------------------------------------------------------------------------------------
|                  Final Legalization Summary After Honoring Soft Constraints                  |
|---------------------+-------------+------------------------+--------------+------------------|
| Total Movable Cells | Cells Moved | Total Movement in Rows | Max Movement | Average Movement | 
|---------------------+-------------+------------------------+--------------+------------------|
| 8                   | 0           | 0                      | 0            | 0                | 
------------------------------------------------------------------------------------------------


info DUM207: place_detail: re-initialized cell-density map for partition integrationMult old bin-size 8x8 rows new bin-size 8x8 rows.
info DUM203: place_detail: created cell-density map for partition integrationMult with max-util 100 and bin-size 8x8 rows.
info UI33: performed detailed placement for 0 sec (CPU time: 0 sec; MEM: RSS - 356M, CVMEM - 1843M, PVMEM - 2637M)
Nitro-SoC> # get_cells outB/CTS_L4_c_tid0_27 outB/CTS_L3_c_tid0_29 CTS_L1_tid0__c1_tid0__c31 outA/clk_gate_out_reg outB/clk_gate_out_reg outB/CTS_L2_c_tid0_30 regB/clk_gate_out_reg regA/clk_gate_out_reg
Nitro-SoC> # set_property -name placed -value fixed outB/CTS_L4_c_tid0_27 outB/CTS_L3_c_tid0_29 CTS_L1_tid0__c1_tid0__c31 outA/clk_gate_out_reg outB/clk_gate_out_reg outB/CTS_L2_c_tid0_30 regB/clk_gate_out_reg regA/clk_gate_out_reg
Nitro-SoC> # fk_msg -type info Removing CTS instance-based halo constraints
Nitro-SoC> # new_config_flow -name flow_msg_prompt -quiet
Nitro-SoC> # new_config_flow -name verbose_level
RCT info: Removing CTS instance-based halo constraints
Nitro-SoC> # place_detail
info CHK10: Checking placement...
info UI30: performing detailed placement on partition integrationMult (started at Fri Dec 23 13:59:36 2022)

All Parameters are Set to Default Values for 'config_place_detail'

info Found 2948 movable and 8 fixed cells in partition integrationMult
info DP107: Legalizer for site FreePDK45_38x28_10R_NP_162NW_34O, has 84 cut rows, with average utilization 51.8772%, utilization with cell bloats 51.8772%.
info DP116: Legalizer has initial 10 illegal movable cells and 7 illegal fixed cells.
info DP128: Legalizer has 10 illegal moveable cells after fix orientation only step.
info DP117: Iteration 1 (without drc) has 1 illegal movable cells.
info DP117: Iteration 2 (without drc) has 1 illegal movable cells.
info DP117: Iteration 3 (without drc) has 0 illegal movable cells.
info DP118: Finished placing cells without drc: total movable cells: 2956, cells moved: 37, total movement: 28.3357, max movement: 2.08571, average movement: 0.76583.
info DP115: Iteration 4 (with drc) has 0 illegal movable cells.
info Optimize displacement: 0 (0.0%) cells are moved and 0 (0.0%) cells are flipped.
info DP113: Finished legalization after 4 iterations, all movable and fixed cells are legal.
info Number of moved cells: 37. First few cells with largest displacements:
info DP110: 2.09 rows, from {25200 1074000, N} to {10000 1060000, FS}, cell outB/out_reg[20].
info DP110: 1.36 rows, from {528700 794000, N} to {547700 794000, N}, cell regB/out_reg[20].
info DP110: 1.36 rows, from {549600 780000, FS} to {568600 780000, FS}, cell regB/out_reg[17].
info DP110: 1.14 rows, from {581900 780000, S} to {580000 794000, N}, cell multiplier/i_0/i_1582.
info DP110: 1.00 rows, from {65100 640000, FS} to {65100 654000, N}, cell multiplier/i_0/i_2053.
info DP111: Legalization summary: total movable cells: 2948, cells moved: 37, total movement: 28.3357, max movement: 2.08571, average movement: 0.76583.
------------------------------------------------------------------------------------------------
|                                     Legalization Summary                                     |
|---------------------+-------------+------------------------+--------------+------------------|
| Total Movable Cells | Cells Moved | Total Movement in Rows | Max Movement | Average Movement | 
|---------------------+-------------+------------------------+--------------+------------------|
| 2948                | 37          | 28.3357                | 2.08571      | 0.76583          | 
------------------------------------------------------------------------------------------------


info DUM207: place_detail: re-initialized cell-density map for partition integrationMult old bin-size 8x8 rows new bin-size 8x8 rows.
info DUM203: place_detail: created cell-density map for partition integrationMult with max-util 100 and bin-size 8x8 rows.
info UI33: performed detailed placement for 0 sec (CPU time: 0 sec; MEM: RSS - 358M, CVMEM - 1843M, PVMEM - 2637M)
Nitro-SoC> # config_clock_timing -name perform_checks
Nitro-SoC> # fk_msg cts_legalize complete
Nitro-SoC> # new_config_flow -name flow_msg_prompt -quiet
Nitro-SoC> # new_config_flow -name verbose_level
RCT info: cts_legalize complete
Nitro-SoC> # get_objects -type root
Nitro-SoC> # set_property -objects root -name rct_last_stage -value cts_legalize
Nitro-SoC> # config_clock_timing -name optimize_effort_level
Nitro-SoC> # fk_msg Running cts_route
Nitro-SoC> # new_config_flow -name flow_msg_prompt -quiet
Nitro-SoC> # new_config_flow -name verbose_level
RCT info: Running cts_route
Nitro-SoC> # run_route_timing -mode clock -dump_qor_stages 
Nitro-SoC> # help run_route_timing -return
Nitro-SoC> # print_table -title Start run_route_timing flow -column_names Argument Value -values cpus 0 messages default timing_mode si preserve_clocks auto save_db_stages {} stop_after false start_from false resume false skip_stages {} run_stages {} mode clock trial false dump_qor_stages {} user_params {}
-------------------------------
| Start run_route_timing flow |
|-----------------+-----------|
| Argument        | Value     | 
|-----------------+-----------|
| cpus            | 0         | 
|-----------------+-----------|
| messages        | default   | 
|-----------------+-----------|
| timing_mode     | si        | 
|-----------------+-----------|
| preserve_clocks | auto      | 
|-----------------+-----------|
| save_db_stages  |           | 
|-----------------+-----------|
| stop_after      | false     | 
|-----------------+-----------|
| start_from      | false     | 
|-----------------+-----------|
| resume          | false     | 
|-----------------+-----------|
| skip_stages     |           | 
|-----------------+-----------|
| run_stages      |           | 
|-----------------+-----------|
| mode            | clock     | 
|-----------------+-----------|
| trial           | false     | 
|-----------------+-----------|
| dump_qor_stages |           | 
|-----------------+-----------|
| user_params     |           | 
-------------------------------


Nitro-SoC> # fk_msg Setting up run_route_timing flow ...

Nitro-SoC> # new_config_flow -name flow_msg_prompt -quiet
Nitro-SoC> # new_config_flow -name verbose_level
RCT info: Setting up run_route_timing flow ...

Nitro-SoC> # config_messages -message_id UI24 -max_messages 0
Nitro-SoC> # config_messages -message_id UI24 -max_log_messages 0
Nitro-SoC> # config_messages -message_id UI34 -max_messages 0
Nitro-SoC> # config_messages -message_id UI34 -max_log_messages 0
Nitro-SoC> # config_messages -message_id UI54 -max_messages 0
Nitro-SoC> # config_messages -message_id UI54 -max_log_messages 0
Nitro-SoC> # config_messages -message_id UI705 -max_messages 0
Nitro-SoC> # config_messages -message_id UI705 -max_log_messages 0
Nitro-SoC> # config_messages -message_id UI156 -max_messages 0
Nitro-SoC> # config_messages -message_id UI156 -max_log_messages 0
Nitro-SoC> # config_messages -message_id config1 -max_messages 0
Nitro-SoC> # config_messages -message_id config1 -max_log_messages 0
Nitro-SoC> # config_messages -message_id config3 -max_messages 0
Nitro-SoC> # config_messages -message_id config3 -max_log_messages 0
Nitro-SoC> # config_messages -message_id config5 -max_messages 0
Nitro-SoC> # config_messages -message_id config5 -max_log_messages 0
Nitro-SoC> # config_messages -message_id CSDB57 -max_messages 0
Nitro-SoC> # config_messages -message_id CSDB57 -max_log_messages 0
Nitro-SoC> # config_messages -message_id CSDB87 -max_messages 0
Nitro-SoC> # config_messages -message_id CSDB87 -max_log_messages 0
Nitro-SoC> # config_messages -message_id TA_CMDS1618 -max_messages 0
Nitro-SoC> # config_messages -message_id TA_CMDS1618 -max_log_messages 0
Nitro-SoC> # config_messages -message_id TA_CMDS1619 -max_messages 0
Nitro-SoC> # config_messages -message_id TA_CMDS1619 -max_log_messages 0
Nitro-SoC> # config_messages -message_id TA_CMDS7412 -max_messages 0
Nitro-SoC> # config_messages -message_id TA_CMDS7412 -max_log_messages 0
Nitro-SoC> # config_messages -message_id SDB43 -max_messages 0
Nitro-SoC> # config_messages -message_id SDB43 -max_log_messages 0
Nitro-SoC> # config_messages -message_id CSDB45 -max_messages 0
Nitro-SoC> # config_messages -message_id CSDB45 -max_log_messages 0
Nitro-SoC> # create_property -name tdro_last_stage -object_type root -data_type string -storage sparse -persistent true -init_value null
Nitro-SoC> # create_property -name follow_gr -object_type net -data_type integer -storage sparse -persistent true -init_value 0
Nitro-SoC> # create_property -name preserve_layer -object_type net -data_type integer -storage sparse -persistent true -init_value 0
Nitro-SoC> # create_property -name preserve_channel -object_type net -data_type integer -storage sparse -persistent true -init_value 0
Nitro-SoC> # fk_msg -set_prompt RRT
Nitro-SoC> # new_config_flow -name flow_msg_prompt -quiet
Nitro-SoC> # new_config_flow -name flow_msg_prompt -value RRT -descr Flow prefix - will appear in all messages printed by flow_msg -quiet
Nitro-SoC> # config_shell -level _d%ve_
Nitro-SoC> # fk_msg -set_verbosity_filter info
Nitro-SoC> # new_config_flow -name verbose_level
Nitro-SoC> # new_config_flow -name verbose_level -value info -quiet
Nitro-SoC> # config_shell -echo false
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 358M, CVMEM - 1843M, PVMEM - 2637M, PRSS - 351M)
Identifying nets for shielding ...
warning   NO nets specified have shield rule

RRT info: Set 'is_dont_route' and 'is_dont_modify' properties of '9' clock nets to 'false'
Routing lib vias have been created
Routing lib vias have been selected
info UI30: performing congestion analysis on partition integrationMult (started at Fri Dec 23 13:59:36 2022)

Congestion ratio stats: min = 0.11, max = 1.40, mean = 0.42 
At threshold 1.17, found 0 hot spots, consisting of 0 grid-cells (0.00 pct of total)
At threshold 0.99, found 0 hot spots, consisting of 0 grid-cells (0.00 pct of total)
At threshold 0.87, found 0 hot spots, consisting of 0 grid-cells (0.00 pct of total)

-------------------------------------------------
| Grade = A; the partition should route easily. |
-------------------------------------------------

info UI33: performed congestion analysis for 0 sec (CPU time: 0 sec; MEM: RSS - 358M, CVMEM - 1843M, PVMEM - 2637M, PRSS - 351M)
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
|                                                                           Current Parameter Values for 'config_route_timing'                                                                            |
|--------------------------+-----------------------------------------------------------------+------------+------------+----------+------------+--------------------------------+------------+------------|
| Name                     | Description                                                     | Value      | Default    | Modified | Value_type | Enum                           | Persistent | User_level | 
|--------------------------+-----------------------------------------------------------------+------------+------------+----------+------------+--------------------------------+------------+------------|
| tr_preserve_gr_channel   | Specifies effort to preserve channel for follow_gr nets in      | 90         | 0          | true     | N/A        |                                | true       | advanced   | 
|                          | route_track (0-100)                                             |            |            |          |            |                                |            |            | 
|--------------------------+-----------------------------------------------------------------+------------+------------+----------+------------+--------------------------------+------------+------------|
| tr_preserve_gr_layer     | Specifies effort to preserve layer for follow_gr nets in        | 100        | 0          | true     | N/A        |                                | true       | advanced   | 
|                          | route_track (0-100)                                             |            |            |          |            |                                |            |            | 
|--------------------------+-----------------------------------------------------------------+------------+------------+----------+------------+--------------------------------+------------+------------|
| fr_topo_cri_priority     | Specifies priority value for topology critical nets in          | 0          | 50         | true     | N/A        |                                | true       | developer  | 
|                          | route_final (0-100)                                             |            |            |          |            |                                |            |            | 
|--------------------------+-----------------------------------------------------------------+------------+------------+----------+------------+--------------------------------+------------+------------|
| opt_cdm_model            | Specifies advanced CDM model                                    | delta_area | delta_area | true     | N/A        | delta_area dynamic_bloat none  | true       | developer  | 
|--------------------------+-----------------------------------------------------------------+------------+------------+----------+------------+--------------------------------+------------+------------|
| opt_cpus                 | Specifies number of cpus for optimizer ('0' - distributed)      | 4          | 4          | true     | N/A        |                                | true       | developer  | 
|--------------------------+-----------------------------------------------------------------+------------+------------+----------+------------+--------------------------------+------------+------------|
| si_mcmm                  | Specifies to look at all the enabled corners in si_delay_repair | true       | false      | true     | N/A        |                                | true       | developer  | 
|--------------------------+-----------------------------------------------------------------+------------+------------+----------+------------+--------------------------------+------------+------------|
| tr_preserve_all_gr_layer | Specifies effort to preserve layer for all the nets in          | 100        | 0          | true     | N/A        |                                | true       | developer  | 
|                          | route_track (0-100)                                             |            |            |          |            |                                |            |            | 
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------



RRT info: Running run_route_timing in 'clock' mode ...

RRT info: Start stage 'check'
-----------------------------
|  Check routing lib vias   |
|-------+---------+---------|
| layer | regular | minarea | 
|-------+---------+---------|
| via1  | ok      | none    | 
|-------+---------+---------|
| via2  | ok      | none    | 
|-------+---------+---------|
| via3  | ok      | none    | 
|-------+---------+---------|
| via4  | ok      | none    | 
|-------+---------+---------|
| via5  | ok      | none    | 
|-------+---------+---------|
| via6  | ok      | none    | 
|-------+---------+---------|
| via7  | ok      | none    | 
-----------------------------


RRT info: Stage 'check' completed successfully
RRT info: Start stage 'clock'
Identifying nets for shielding ...
warning   NO nets specified have shield rule

RRT info: Set 'is_dont_route' and 'is_dont_modify' properties of '9' clock nets to 'false'
RRT info: Set routing priority of '9' clock nets to '0'

RRT info: Analyzing existing clock detail routing ...


Clocks total number    : 9
Clocks to global route : 0
Clocks to track route  : 9
Clocks to shield route : 0
Clocks shielded        : 0


RRT info: Performing track routing on '9' clock nets ...

info UI30: performing track routing on partition integrationMult (started at Fri Dec 23 13:59:36 2022)
Starting route_track for technology class A
Settings initialization ...
-----------------------------------
|         Nets statistics         |
|-------------------+------+------|
|                   | Nets | Pins | 
|-------------------+------+------|
| Total (specified) | 9    | 145  | 
|-------------------+------+------|
| To be routed :    | 9    | 145  | 
|-------------------+------+------|
|   - signal        | 9    | 145  | 
|-------------------+------+------|
| To be skipped :   | 0    | 0    | 
-----------------------------------


Cpu time: 00:00:00, Elapsed time: 00:00:00, Memory: 1.8G

Initialization ...
Reading nets: 11% 22% 33% 44% 55% 66% 77% 88% 100%
Cpu time: 00:00:00, Elapsed time: 00:00:00, Memory: 1.8G

WARNING: Layers range (M7,M8) of NDR rule MGC_CLK_NDR_1.0w2.0s is too small
Initial Track Assignment: 1 2 3 4 done
Cpu time: 00:00:00, Elapsed time: 00:00:00, Memory: 1.8G

Run(1) ...
Result=end(begin): viols=4(65), notes=50(15)
Cpu time: 00:00:02, Elapsed time: 00:00:01, Memory: 1.8G

Run(2) ...
Result=end(begin): viols=2(4), notes=51(46)
Cpu time: 00:00:02, Elapsed time: 00:00:02, Memory: 1.8G

Run(3) ...
Result=end(begin): viols=1(2), notes=53(52)
Cpu time: 00:00:02, Elapsed time: 00:00:02, Memory: 1.8G

Run(4) ...
Result=end(begin): viols=1(1), notes=53(53)
Cpu time: 00:00:01, Elapsed time: 00:00:00, Memory: 1.8G

Total: 483 vias and 493 wires with length 1.301 (0.026 in non-prefer direction)
info UI33: performed track routing for 5 sec (CPU time: 6 sec; MEM: RSS - 375M, CVMEM - 1843M, PVMEM - 2637M, PRSS - 368M)

RRT info: Performing final routing on all (9) clock nets ...

info UI30: performing final routing on partition integrationMult (started at Fri Dec 23 13:59:42 2022)
Start Final Routing in full DRC mode on 2 cpus

-----------------------------------
|         Nets statistics         |
|-------------------+------+------|
|                   | Nets | Pins | 
|-------------------+------+------|
| Total (specified) | 9    | 145  | 
|-------------------+------+------|
| To be routed :    | 9    | 145  | 
|-------------------+------+------|
|   - signal        | 9    | 145  | 
|-------------------+------+------|
|   - tieoff        | 0    | 0    | 
|-------------------+------+------|
| To be skipped :   | 0    | 0    | 
-----------------------------------


Check opens ...
Total opens=0 (nets=0)

Check routing ...

Initialization finished
Cpu time: 00:00:00, Elapsed time: 00:00:00, Memory: 1.8G


Check violations (4 windows)...
Total viols=7
Cpu time: 00:00:00, Elapsed time: 00:00:01, Memory: 1.9G

Run(1) 'Objective: fix opens'   ...
Skipped

Run(4) 'Objective: fix easy violations'   ...
Result=end(begin): opens=0(0), viols=0(7)
Cpu time: 00:00:00, Elapsed time: 00:00:00, Memory: 1.8G


Check violations (4 windows)...
Total viols=0
Cpu time: 00:00:00, Elapsed time: 00:00:00, Memory: 1.9G

Finish Final Routing ...
Number of touched nets: 1
Number of changed nets: 1

info UI33: performed final routing for 0 sec (CPU time: 0 sec; MEM: RSS - 375M, CVMEM - 1843M, PVMEM - 2637M, PRSS - 369M)
Identifying nets for shielding ...
warning   NO nets specified have shield rule

RRT info: Set 'is_dont_route' and 'is_dont_modify' properties of '9' clock nets to 'false'
RRT info: Set routing priority of '9' clock nets to '100'
RRT info: Stage 'clock' completed successfully
Identifying nets for shielding ...
warning   NO nets specified have shield rule

RRT info: Set 'is_dont_route' and 'is_dont_modify' properties of '9' clock nets to 'false'
Nitro-SoC> # config_shell -ignore_errors false
Nitro-SoC> # config_default_value -command route_global -argument check -value  technology libraries routing 
Nitro-SoC> # config_default_value -command route_track -argument check -value  technology libraries routing 
Nitro-SoC> # config_default_value -command route_final -argument check -value  technology libraries routing 
Nitro-SoC> # config_default_value -command route_si_repair -argument check -value  
Nitro-SoC> # config_route_final -opt_strict_drc false
Nitro-SoC> # config_clock_timing -name perform_checks
Nitro-SoC> # fk_msg cts_route complete
Nitro-SoC> # new_config_flow -name flow_msg_prompt -quiet
Nitro-SoC> # new_config_flow -name verbose_level
RCT info: cts_route complete
Nitro-SoC> # get_objects -type root
Nitro-SoC> # set_property -objects root -name rct_last_stage -value cts_route
Nitro-SoC> # config_clock_timing -name optimize_effort_level
Nitro-SoC> # fk_msg Running cts_time_pco
Nitro-SoC> # new_config_flow -name flow_msg_prompt -quiet
Nitro-SoC> # new_config_flow -name verbose_level
RCT info: Running cts_time_pco
Nitro-SoC> # config_clock_timing -name align_virtual_clocks
Nitro-SoC> # fk_msg Propagating Real Clocks and Re-Aligning Virtual Clocks. "set_io_bias" constraints will be added in the design constraints modeling the virtual clock alignment.
Nitro-SoC> # new_config_flow -name flow_msg_prompt -quiet
Nitro-SoC> # new_config_flow -name verbose_level
RCT info: Propagating Real Clocks and Re-Aligning Virtual Clocks. "set_io_bias" constraints will be added in the design constraints modeling the virtual clock alignment.
Nitro-SoC> # align_virtual_clocks -method fast
info CTS643: No Virtual Clocks Constraining IO Ports Found
warning UI705: 'align_virtual_clocks -method' specified value was ignored.
info UI33: performed Virtual Clock Alignment for 0 sec (CPU time: 0 sec; MEM: RSS - 375M, CVMEM - 1843M, PVMEM - 2637M)
Nitro-SoC> # get_clocks -filter @is_propagate==false && @is_virtual==false
Nitro-SoC> # get_clocks -filter @is_virtual==false
Nitro-SoC> # set_propagated_clock vsysclk_new_mode
Nitro-SoC> # fk_msg cts_time_pco complete
Nitro-SoC> # new_config_flow -name flow_msg_prompt -quiet
Nitro-SoC> # new_config_flow -name verbose_level
RCT info: cts_time_pco complete
Nitro-SoC> # get_objects -type root
Nitro-SoC> # set_property -objects root -name rct_last_stage -value cts_time_pco
Nitro-SoC> # config_clock_timing -name optimize_effort_level
Nitro-SoC> # fk_msg Running cts_gr
Nitro-SoC> # new_config_flow -name flow_msg_prompt -quiet
Nitro-SoC> # new_config_flow -name verbose_level
RCT info: Running cts_gr
Nitro-SoC> # route_global -flow turbo -repair
info CHK10: Checking technology...
info CHK10: Checking libraries...
info CHK10: Checking routing...
-------------------------------------------------------------------------------------------------------
|                                          Technology Errors                                          |
|---------------------+-------+--------+--------------------------------------------------------------|
| Name                | Count | Status | Description                                                  | 
|---------------------+-------+--------+--------------------------------------------------------------|
| wrong_ndr_min_layer | 0     | Passed | Nondefault rule min layer is higher than partition max layer | 
|---------------------+-------+--------+--------------------------------------------------------------|
| wrong_ndr_max_layer | 0     | Passed | Nondefault rule max layer is higher than partition max layer | 
|---------------------+-------+--------+--------------------------------------------------------------|
| ndr_duplicated      | 0     | Passed | Nondefault rule has duplication in different libraries       | 
|---------------------+-------+--------+--------------------------------------------------------------|
| wrong_layer_dir     | 0     | Passed | Direction of the layer is not reversed to below layer        | 
|---------------------+-------+--------+--------------------------------------------------------------|
| wrong_layer_order   | 0     | Passed | Order of layer is wrong, should be metal-cut-metal-...-metal | 
|---------------------+-------+--------+--------------------------------------------------------------|
| max_metal           | 0     | Passed | Top metal is too wide for routing                            | 
-------------------------------------------------------------------------------------------------------


----------------------------------------------------------------------------------------------
|                                       Library Errors                                       |
|----------------+-------+--------+----------------------------------------------------------|
| Name           | Count | Status | Description                                              | 
|----------------+-------+--------+----------------------------------------------------------|
| many_blockages | 0     | Passed | too many (>10k) blockages in block/pad/sub-partition     | 
|----------------+-------+--------+----------------------------------------------------------|
| many_pg_pins   | 0     | Passed | too many (>10k) PG pin shapes in block/pad/sub-partition | 
----------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------
|                                   Routing Errors                                    |
|--------------------+-------+--------+-----------------------------------------------|
| Name               | Count | Status | Description                                   | 
|--------------------+-------+--------+-----------------------------------------------|
| global_param_error | 0     | Passed | The grid is too large for this partiton       | 
|--------------------+-------+--------+-----------------------------------------------|
| no_geom_lib_pin    | 0     | Passed | Library cell pin does not have valid geometry | 
---------------------------------------------------------------------------------------


info UI30: performing global routing on partition integrationMult (started at Fri Dec 23 13:59:43 2022)
--------------------------------
| Technology property | metal8 | 
|---------------------+--------|
| Partition property  | metal8 | 
|---------------------+--------|
| Actual max layer    | metal8 | 
--------------------------------


---------------------------------------------------------------------------------------------------------------------------------
|                                    Non-default Parameter Values for 'config_route_global'                                     |
|-------------------------------+--------------------------------------------------------------+-------+---------+--------------|
| Name                          | Description                                                  | Value | Default | User Defined | 
|-------------------------------+--------------------------------------------------------------+-------+---------+--------------|
| gr_full_timing_update_thresh* | threshold proportion of net routes that triggers full timing | 0     | 0.3     | true         | 
|                               |  update                                                      |       |         |              | 
---------------------------------------------------------------------------------------------------------------------------------


gr_full_timing_update_thresh
Setting up data structures; grid size small
Partition 'integrationMult' qualifies for soft timing-driven layer assignment.
info TA_CMDS6300: Running Multi-Core Timing Analysis using 2 CPUs.
info EXTR538: The corner corner_0_0 check passed!
info EXTR540: The extraction technology check passed!
Updated timing   (0 seconds elapsed)
Gathering obstacles for metal layers 1 through 8

Instantiated routing nodes at 4320 of 4320 (100 %) potential locations.
Ignoring 5 CTS route-channels 
Completed initial data structure setup   (0 seconds elapsed)
 xOrig 0 xHi 1096304 xStep 57000 colHi 20
 yOrig 0 yHi 1106004 yStep 42000 rowHi 27

Congestion effort = medium
Timing effort     = medium

Start repair & refine global routing with  2  CPUs 

Deleted global routing from 8 nets with detailed wiring. 
Removed stale global wiring from 2 nets.
Built 2520 nets   (0 seconds elapsed)

Will perform 'repair' routing on 119 nets: 
        106 without global routing
         12 with open pins  
          1 with antenna wires
          0 with blocked gcell edges 
          0 corrupted
.
Cleaned up Congestion Map loads   (0 seconds elapsed)

Layer assignment conditions are met for Metal-7 and above. 
With slack cutoff = 1000ps, found 0 possibly layer assigned nets. 

    Updated timing:   WNS =     0,  TNS =          0    (0 seconds elapsed)
Will apply soft layer assignment to 0 repair nets ( 0.0 pct of length)   (0 seconds elapsed)

Repair Routed 119 nets       (0 seconds elapsed)
    WNS =     0,  TNS =          0 
    Edge Overflows = 62 (0.7836 %),  Macro Overflows = 0,  Node Overflows = 24 (0.5556 %) 
Analyzed lengths for soft layer assignment.   (0 seconds elapsed)

Congestion pass 1: may reroute upto 218 nets (may degrade timing)...
    WNS =     0,  TNS =          0 
    Edge Overflows = 59 (0.7457 %),  Macro Overflows = 0,  Node Overflows = 23 (0.5324 %) 
    Routing net stats:     1 skipped,    196 unimproved,     21 routed   (0 seconds elapsed)

Congestion pass 2: may reroute upto 212 nets (may degrade timing)...
    WNS =     0,  TNS =          0 
    Edge Overflows = 59 (0.7457 %),  Macro Overflows = 0,  Node Overflows = 23 (0.5324 %) 
    Routing net stats:     0 skipped,    206 unimproved,      6 routed   (0 seconds elapsed)

Congestion pass 3: may reroute upto 212 nets (may degrade timing)...
    WNS =     0,  TNS =          0 
    Edge Overflows = 59 (0.7457 %),  Macro Overflows = 0,  Node Overflows = 25 (0.5787 %) 
    Routing net stats:     0 skipped,    202 unimproved,     10 routed   (0 seconds elapsed)

Report 'route_congestion': Route Congestion Report
Generated on Fri Dec 23 13:59:44 2022
  
------------------------------------------------------------------------
|                        Congestion Statistics                         |
|----------------+-------------+-------------+-----------+-------------|
|                | X           | Y           | Via       | Total       | 
|----------------+-------------+-------------+-----------+-------------|
| Edge Count     | 2052        | 2080        | 3780      | 7912        | 
|----------------+-------------+-------------+-----------+-------------|
| Overflow Edges | 0           | 59          | 0         | 59          | 
|----------------+-------------+-------------+-----------+-------------|
| Overflow as %  | 0           | 0.745703    | 0         | 0.745703    | 
|----------------+-------------+-------------+-----------+-------------|
| Worst          | 0.916667    | 4.75        | 0.736842  | 4.75        | 
|----------------+-------------+-------------+-----------+-------------|
| Average        | 0.354096    | 0.0363454   | 0.0669034 | 0.106798    | 
|----------------+-------------+-------------+-----------+-------------|
| Overflow Nodes | 0           | 25          | -1        | 25          | 
|----------------+-------------+-------------+-----------+-------------|
| Wire Length    | 3.06673e+08 | 1.64682e+08 | 10881     | 4.71355e+08 | 
------------------------------------------------------------------------


Report 'routing': Global Routing Report
Generated on Fri Dec 23 13:59:44 2022
  
-------------------------------------------------------------------------------------------------------------------------------------
|                                                         Wires statistics                                                          |
|-------------------------------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
|                               | TOTAL  | metal1 | metal2 | metal3 | metal4 | metal5 | metal6 | metal7 | metal8 | metal9 | metal10 | 
|-------------------------------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Wire length (millimeter)      | 47.14  | 1.83   | 15.72  | 28.84  | 0.75   | 0.00   | 0.00   | 0.00   | 0.00   | 0.00   | 0.00    | 
|-------------------------------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Wire length (%)               | 100.00 | 3.88   | 33.35  | 61.18  | 1.58   | 0.00   | 0.00   | 0.00   | 0.00   | 0.00   | 0.00    | 
|-------------------------------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Non preferred wire length (%) | 0.00   | 0.00   | 0.00   | 0.00   | 0.00   | 0.00   | 0.00   | 0.00   | 0.00   | 0.00   | 0.00    | 
|-------------------------------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Number of wires  (thousand)   | 6.03   | 0.28   | 3.29   | 2.38   | 0.09   | 0.00   | 0.00   | 0.00   | 0.00   | 0.00   | 0.00    | 
-------------------------------------------------------------------------------------------------------------------------------------


  
------------------------------------------------------------------------------------------------------------
|                                             Vias statistics                                              |
|----------------------------+--------+--------+--------+--------+------+------+------+------+------+------|
|                            | TOTAL  | via1   | via2   | via3   | via4 | via5 | via6 | via7 | via8 | via9 | 
|----------------------------+--------+--------+--------+--------+------+------+------+------+------+------|
| Number of vias  (thousand) | 10.88  | 6.31   | 4.38   | 0.18   | 0.00 | 0.00 | 0.00 | 0.00 | 0.00 | 0.00 | 
|----------------------------+--------+--------+--------+--------+------+------+------+------+------+------|
| Vias (%)                   | 100.00 | 58.02  | 40.28  | 1.70   | 0.00 | 0.00 | 0.00 | 0.00 | 0.00 | 0.00 | 
|----------------------------+--------+--------+--------+--------+------+------+------+------+------+------|
| Single vias (%)            | 100.00 | 100.00 | 100.00 | 100.00 | 0    | 0    | 0    | 0    | 0    | 0    | 
|----------------------------+--------+--------+--------+--------+------+------+------+------+------+------|
| Double vias (%)            | 0.00   | 0.00   | 0.00   | 0.00   | 0    | 0    | 0    | 0    | 0    | 0    | 
|----------------------------+--------+--------+--------+--------+------+------+------+------+------+------|
| Multi vias (%)             | 0.00   | 0.00   | 0.00   | 0.00   | 0    | 0    | 0    | 0    | 0    | 0    | 
------------------------------------------------------------------------------------------------------------


info UI30: performing congestion analysis on partition integrationMult (started at Fri Dec 23 13:59:44 2022)

Congestion ratio stats: min = 0.08, max = 1.45, mean = 0.44 
At threshold 1.17, found 0 hot spots, consisting of 0 grid-cells (0.00 pct of total)
At threshold 0.99, found 0 hot spots, consisting of 0 grid-cells (0.00 pct of total)
At threshold 0.87, found 0 hot spots, consisting of 0 grid-cells (0.00 pct of total)

-------------------------------------------------
| Grade = A; the partition should route easily. |
-------------------------------------------------

info UI33: performed global routing for 1 sec (CPU time: 1 sec; MEM: RSS - 393M, CVMEM - 1843M, PVMEM - 2637M)
Nitro-SoC> # analyze_congestion
info UI30: performing congestion analysis on partition integrationMult (started at Fri Dec 23 13:59:44 2022)

Congestion ratio stats: min = 0.08, max = 1.45, mean = 0.44 
At threshold 1.17, found 0 hot spots, consisting of 0 grid-cells (0.00 pct of total)
At threshold 0.99, found 0 hot spots, consisting of 0 grid-cells (0.00 pct of total)
At threshold 0.87, found 0 hot spots, consisting of 0 grid-cells (0.00 pct of total)

-------------------------------------------------
| Grade = A; the partition should route easily. |
-------------------------------------------------

info UI33: performed congestion analysis for 0 sec (CPU time: 0 sec; MEM: RSS - 393M, CVMEM - 1843M, PVMEM - 2637M)
Nitro-SoC> # fk_msg cts_gr complete
Nitro-SoC> # new_config_flow -name flow_msg_prompt -quiet
Nitro-SoC> # new_config_flow -name verbose_level
RCT info: cts_gr complete
Nitro-SoC> # get_objects -type root
Nitro-SoC> # set_property -objects root -name rct_last_stage -value cts_gr
Nitro-SoC> # config_clock_timing -name optimize_effort_level
Nitro-SoC> # fk_msg Running cts_refine
Nitro-SoC> # new_config_flow -name flow_msg_prompt -quiet
Nitro-SoC> # new_config_flow -name verbose_level
RCT info: Running cts_refine
Nitro-SoC> # config_clock_timing -name refine_cts
Nitro-SoC> # fk_msg cts_refine complete
Nitro-SoC> # new_config_flow -name flow_msg_prompt -quiet
Nitro-SoC> # new_config_flow -name verbose_level
RCT info: cts_refine complete
Nitro-SoC> # config_units -for output -value_type time -units pico
Nitro-SoC> # config_shell -echo_script false
Report 'tmp_name': Application Report
Generated on Fri Dec 23 13:59:44 2022
  
-------------------------------------------------------------------------------------------
|                      Application CPU time and memory usage status                       |
|--------------------------+--------------------------------------------------------------|
| Total memory (MBytes)    | 1843                                                         | 
|--------------------------+--------------------------------------------------------------|
| Heap memory (MBytes)     | 1245                                                         | 
|--------------------------+--------------------------------------------------------------|
| Resident memory (MBytes) | 393                                                          | 
|--------------------------+--------------------------------------------------------------|
| CPU time (minutes)       | 3.17                                                         | 
|--------------------------+--------------------------------------------------------------|
| Elapsed time (minutes)   | 9.63                                                         | 
|--------------------------+--------------------------------------------------------------|
| Load Averages            | 0.37 0.51 0.40                                               | 
|--------------------------+--------------------------------------------------------------|
| Build                    | 1.68700.2.290                                                | 
|--------------------------+--------------------------------------------------------------|
| Version                  | version 2019.1.R2 1.68700.2.290 Fri Nov 29 21:06:00 PST 2019 | 
|--------------------------+--------------------------------------------------------------|
| Calibre Version          | Calibre library v2019.2_14.13                                | 
|--------------------------+--------------------------------------------------------------|
| Computer Name            | localhost.localdomain                                        | 
|--------------------------+--------------------------------------------------------------|
| Cores                    | 4                                                            | 
|--------------------------+--------------------------------------------------------------|
| Frequency (GHz)          | 2.6                                                          | 
|--------------------------+--------------------------------------------------------------|
| Execution mode           | 64                                                           | 
|--------------------------+--------------------------------------------------------------|
| Process id               | 4753                                                         | 
|--------------------------+--------------------------------------------------------------|
| Interaction mode         | window                                                       | 
|--------------------------+--------------------------------------------------------------|
| Log file                 | nitro.log                                                    | 
|--------------------------+--------------------------------------------------------------|
| Journal file             | nitro.jou                                                    | 
|--------------------------+--------------------------------------------------------------|
| Working directory        | /home/vlsi/Desktop/verilogMul/work/.nitro_tmp_localhost.loca | 
|                          | ldomain_4753                                                 | 
-------------------------------------------------------------------------------------------


info UI78: report 'tmp_name' was removed
Report 'tmp_name': Route Congestion Report
Generated on Fri Dec 23 13:59:44 2022
  
------------------------------------------------------------------------
|                        Congestion Statistics                         |
|----------------+-------------+-------------+-----------+-------------|
|                | X           | Y           | Via       | Total       | 
|----------------+-------------+-------------+-----------+-------------|
| Edge Count     | 2052        | 2080        | 3780      | 7912        | 
|----------------+-------------+-------------+-----------+-------------|
| Overflow Edges | 0           | 59          | 0         | 59          | 
|----------------+-------------+-------------+-----------+-------------|
| Overflow as %  | 0           | 0.745703    | 0         | 0.745703    | 
|----------------+-------------+-------------+-----------+-------------|
| Worst          | 0.916667    | 4.75        | 0.736842  | 4.75        | 
|----------------+-------------+-------------+-----------+-------------|
| Average        | 0.354096    | 0.0363454   | 0.0669034 | 0.106798    | 
|----------------+-------------+-------------+-----------+-------------|
| Overflow Nodes | 0           | 25          | -1        | 25          | 
|----------------+-------------+-------------+-----------+-------------|
| Wire Length    | 3.06673e+08 | 1.64682e+08 | 10881     | 4.71355e+08 | 
------------------------------------------------------------------------


info UI78: report 'tmp_name' was removed
Report 'tmp_name': QoR Report
Generated on Fri Dec 23 13:59:44 2022
  
-----------------------------------
|        Design Statistics        |
|-----------------------+---------|
|                       | Value   | 
|-----------------------+---------|
| Cell count            | 2962    | 
|-----------------------+---------|
| Net count             | 4421    | 
|-----------------------+---------|
| Hier count            | 7       | 
|-----------------------+---------|
| Area (sq micron)      | 6028.62 | 
|-----------------------+---------|
| Ideal Nets Count      | 0       | 
|-----------------------+---------|
| User Ideal Nets Count | 0       | 
|-----------------------+---------|
| Utilization (%)       | 52      | 
-----------------------------------


  
-----------------------------------------------------
|                 Timing Statistics                 |
|----------------------+-------+--------------------|
|                      | Setup | Hold               | 
|----------------------+-------+--------------------|
| Violations Count     | 0     | 23                 | 
|----------------------+-------+--------------------|
| Total Negative Slack | 0     | -517               | 
|----------------------+-------+--------------------|
| Worst Negative Slack | 0     | -28                | 
|----------------------+-------+--------------------|
| Worst Violator       | N/A   | regB/out_reg[26]/D | 
|----------------------+-------+--------------------|
| Required Time        | 0     | 256                | 
|----------------------+-------+--------------------|
| Arrival Time         | 0     | 228                | 
-----------------------------------------------------


  
----------------------------------------------------------------
|                    Design Rule Statistics                    |
|---------------------------+----------------+-----------------|
|                           | Max Transition | Max Capacitance | 
|---------------------------+----------------+-----------------|
| Violations Count          | 0              | 0               | 
|---------------------------+----------------+-----------------|
| Total Cost                | 0              | 0               | 
|---------------------------+----------------+-----------------|
| Worst Violation           | 0              | 0               | 
|---------------------------+----------------+-----------------|
| Worst Violator            | N/A            | N/A             | 
|---------------------------+----------------+-----------------|
| Worst Violator Constraint | 0              | 0               | 
|---------------------------+----------------+-----------------|
| Worst Violator Actual     | 0              | 0               | 
----------------------------------------------------------------


info UI33: performed quality of results report for 0 sec (CPU time: 0 sec; MEM: RSS - 393M, CVMEM - 1843M, PVMEM - 2637M)
info UI78: report 'tmp_name' was removed
Nitro-SoC> # config_units -for output -value_type time -units nano
Nitro-SoC> # get_objects -type root
Nitro-SoC> # set_property -objects root -name rct_last_stage -value cts_refine
Nitro-SoC> # config_clock_timing -name optimize_effort_level
Nitro-SoC> # fk_msg Running setup_init
Nitro-SoC> # new_config_flow -name flow_msg_prompt -quiet
Nitro-SoC> # new_config_flow -name verbose_level
RCT info: Running setup_init
Nitro-SoC> # fk_msg Configuring the timer for OPT
Nitro-SoC> # new_config_flow -name flow_msg_prompt -quiet
Nitro-SoC> # new_config_flow -name verbose_level
RCT info: Configuring the timer for OPT
Nitro-SoC> # set_rcd_models -stage post_cts
Nitro-SoC> # config_shell -echo false
#################################################################################################################

 Auto Ideal Fanout Threshold for design 'integrationMult'
--------------------------------
| auto_ideal_fanout_threshold* | 
|------------------------------|
| 1024                         | 
--------------------------------


#################################################################################################################
#################################################################################################################
INFO: Resetting the config_extraction to default.
#################################################################################################################
Setting the Parasitic and Delay models for a (Full GR) -OR- (DR+GR mix) Extraction & Timing...

Parasitic models:
--------------------------------------------------
| Wiring       | Clock Coupling | Data  Coupling | 
|--------------+----------------+----------------|
| Global Route | Full           | Predictive     | 
|--------------+----------------+----------------|
| Detail Route | Full           | Predictive     | 
--------------------------------------------------


Delay models:
---------------------------------
| Name  | Model    | Base Model | 
|-------+----------+------------|
| Data  | adaptive | voltage    | 
|-------+----------+------------|
| Clock | accurate | voltage    | 
---------------------------------


Nitro-SoC> # config_timing -use_pin_specific_clock_latency_and_propagation false
Nitro-SoC> # config_timing -disable_clock_gating_checks false
Nitro-SoC> # config_timing -enable_skew_estimation false
Nitro-SoC> # get_clocks -filter @is_propagate==false && @is_virtual==false
info UI34: no objects were found for '*'
Nitro-SoC> # set_analysis_corner slow -crpr setup_hold
Nitro-SoC> # set_analysis_corner fast -crpr setup_hold
Nitro-SoC> # set_analysis_corner corner_0_0 -crpr setup_hold
Nitro-SoC> # set_crpr_spec -method graph_based
Nitro-SoC> # fk_msg Dominant Scenarios Per Context
Nitro-SoC> # new_config_flow -name flow_msg_prompt -quiet
Nitro-SoC> # new_config_flow -name verbose_level
RCT info: Dominant Scenarios Per Context
Nitro-SoC> # get_modes -filter @enable
Nitro-SoC> # get_corners -filter @setup&&@enable -of new_mode
Nitro-SoC> # get_corners -filter @hold&&@enable -of new_mode
Nitro-SoC> # get_modes -filter @enable
Nitro-SoC> # get_corners -filter @setup&&@enable -of new_mode
Nitro-SoC> # fk_msg setup : new_mode:corner_0_0:late
Nitro-SoC> # new_config_flow -name flow_msg_prompt -quiet
Nitro-SoC> # new_config_flow -name verbose_level
RCT info: setup : new_mode:corner_0_0:late
Nitro-SoC> # fk_msg Met scenario prunning criteria : original/dominant scenarios 2/1
Nitro-SoC> # new_config_flow -name flow_msg_prompt -quiet
Nitro-SoC> # new_config_flow -name verbose_level
RCT info: Met scenario prunning criteria : original/dominant scenarios 2/1
Nitro-SoC> # get_modes -filter @enable
Nitro-SoC> # get_corners -filter @setup&&@enable -of new_mode
Nitro-SoC> # get_corners -filter @hold&&@enable -of new_mode
Nitro-SoC> # get_modes -filter @enable
Nitro-SoC> # get_corners -filter @setup&&@enable -of new_mode
Nitro-SoC> # get_modes -filter @enable
Nitro-SoC> # get_corners -filter @hold&&@enable -of new_mode
Nitro-SoC> # fk_msg hold : new_mode:corner_0_0:late new_mode:corner_0_0:early
Nitro-SoC> # new_config_flow -name flow_msg_prompt -quiet
Nitro-SoC> # new_config_flow -name verbose_level
RCT info: hold : new_mode:corner_0_0:late new_mode:corner_0_0:early
Nitro-SoC> # fk_msg Not met scenario prunning criteria : original/dominant scenarios 2/2
Nitro-SoC> # new_config_flow -name flow_msg_prompt -quiet
Nitro-SoC> # new_config_flow -name verbose_level
RCT info: Not met scenario prunning criteria : original/dominant scenarios 2/2
Nitro-SoC> # config_clock_timing -name optimize_effort_level
Nitro-SoC> # get_timing_endpoints -setup -type negative_slack
info TA_CMDS6300: Running Multi-Core Timing Analysis using 2 CPUs.
info EXTR538: The corner corner_0_0 check passed!
info EXTR540: The extraction technology check passed!
info UI33: performed get_timing_endpoints for 0 sec (CPU time: 0 sec; MEM: RSS - 406M, CVMEM - 1812M, PVMEM - 2637M)
Nitro-SoC> # config_clock_timing -name optimize_effort_level -value low
Nitro-SoC> # config_clock_timing -name optimize_effort_level
Nitro-SoC> # fk_msg run_clock_timing : effort level set to low
Nitro-SoC> # new_config_flow -name flow_msg_prompt -quiet
Nitro-SoC> # new_config_flow -name verbose_level
RCT info: run_clock_timing : effort level set to low
Nitro-SoC> # config_clock_timing -name skip_dominant_scenario_pruning
Nitro-SoC> # set_ds -dominant_scenarios new_mode:corner_0_0:late
info UI33: performed prune_mcmm_dominated_scenarios for 0 sec (CPU time: 0 sec; MEM: RSS - 374M, CVMEM - 1812M, PVMEM - 2637M)
Nitro-SoC> # config_nitro_flow -name power_corner
Nitro-SoC> # get_config -name ref_flows/power_corner
Nitro-SoC> # report_design_mode
-------------------------------------------
| Mode     | Enable | System | Corners    | 
|----------+--------+--------+------------|
| default  | false  | true   |            | 
|----------+--------+--------+------------|
| new_mode | true   | false  | corner_0_0 | 
-------------------------------------------


Nitro-SoC> # report_analysis_corner
----------------------------------------------------------------------------------------------------------------------------------------------------------------
| Corner     | Enable | Setup  | Hold   | CRPR       | SI   | Power   | EM   | Voltage Drop | DRC        | Process                    | RC Temp | Scale Factor | 
|------------+--------+--------+--------+------------+------+---------+------+--------------+------------+----------------------------+---------+--------------|
| slow       | false  | pruned | false  | setup_hold | none | leakage | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
|------------+--------+--------+--------+------------+------+---------+------+--------------+------------+----------------------------+---------+--------------|
| fast       | false  | false  | false  | setup_hold | none | leakage | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
|------------+--------+--------+--------+------------+------+---------+------+--------------+------------+----------------------------+---------+--------------|
| corner_0_0 | true   | true   | pruned | setup_hold | none | none    | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
----------------------------------------------------------------------------------------------------------------------------------------------------------------


Nitro-SoC> # get_corners
Nitro-SoC> # fk_msg  Stage setup MCMM : 
Nitro-SoC> # new_config_flow -name flow_msg_prompt -quiet
Nitro-SoC> # new_config_flow -name verbose_level
RCT info: Stage setup MCMM :
Nitro-SoC> # report_mcmm_scenarios
Report 'report_mcmm_scenarios': MCMM Scenarios
Generated on Fri Dec 23 13:59:45 2022
  
-------------------------
|    MCMM Scenarios     |
|------------+----------|
|            | new_mode | 
|------------+----------|
| corner_0_0 | S        | 
-------------------------


info UI33: performed report_mcmm_scenarios for 0 sec (CPU time: 0 sec; MEM: RSS - 374M, CVMEM - 1812M, PVMEM - 2637M)
Nitro-SoC> # fk_msg setup_init complete
Nitro-SoC> # new_config_flow -name flow_msg_prompt -quiet
Nitro-SoC> # new_config_flow -name verbose_level
RCT info: setup_init complete
Nitro-SoC> # get_objects -type root
Nitro-SoC> # set_property -objects root -name rct_last_stage -value setup_init
Nitro-SoC> # config_clock_timing -name optimize_effort_level
Nitro-SoC> # fk_msg Running setup_reg_lock
Nitro-SoC> # new_config_flow -name flow_msg_prompt -quiet
Nitro-SoC> # new_config_flow -name verbose_level
RCT info: Running setup_reg_lock
Nitro-SoC> # set_clock_network -allow_reg size
Nitro-SoC> # config_shell -echo false

Setting all clock networks in partition(s) 'integrationMult':
----------------------------------------------------------

Reading networks for clocks '*' ...

info TA_CMDS6300: Running Multi-Core Timing Analysis using 2 CPUs.
-----------------------------------------
|   Clock Tree Stats for clock(s) '*'   |
|-------------------------------+-------|
|                               | Count | 
|-------------------------------+-------|
| Total Clock Nets              | 15    | 
|-------------------------------+-------|
| Total Sequential cells        | 128   | 
|-------------------------------+-------|
| Tree Elements (Combinational) | 8     | 
|-------------------------------+-------|
| Tree Elements (Sequential)    | 0     | 
|-------------------------------+-------|
| Tree Elements (Clock Sources) | 0     | 
|-------------------------------+-------|
| Tree Elements (Total)         | 8     | 
-----------------------------------------


Found 8 pre-existing "fixed" Clock Tree Elements (buff+inv+comb)
 8 Clock Tree Elements (buff+inv+comb):
 Will be dont_modify for optimization

RCT info: Found 0 pre-existing "fixed" Sequential leaf cells of clock networks
 128 Sequential leaf cells of clock networks :
 May be optimized (sized) during optimization 


All Clock networks set for partition integrationMult.

Nitro-SoC> # get_cells -filter rct_fixed_cell==true
info UI34: no objects were found for '*'
Nitro-SoC> # set_property -name is_fixed -value true -object 
warning UI705: 'set_property -value' specified value was ignored.
Nitro-SoC> # fk_msg setup_reg_lock complete
Nitro-SoC> # new_config_flow -name flow_msg_prompt -quiet
Nitro-SoC> # new_config_flow -name verbose_level
RCT info: setup_reg_lock complete
Nitro-SoC> # get_objects -type root
Nitro-SoC> # set_property -objects root -name rct_last_stage -value setup_reg_lock
Nitro-SoC> # config_clock_timing -name optimize_effort_level
Nitro-SoC> # fk_msg Running setup_long_net
Nitro-SoC> # new_config_flow -name flow_msg_prompt -quiet
Nitro-SoC> # new_config_flow -name verbose_level
RCT info: Running setup_long_net
Nitro-SoC> # config_clock_timing -name enable_long_net_fixing_in_setup
Nitro-SoC> # ipo_sweep_drc -max_radius 1000u
info UI32: performing ipo drc fixing  (started at Fri Dec 23 13:59:45 2022)
Info IPO-advanced CDM: Utilization is adjusted in 88 bins (with avg = 0.00946 and max = 0.015)
info IPO: Procesing high fanout nets
info IPO: Fixing drc
info UI33: performed ipo drc fixing for 0 sec (CPU time: 0 sec; MEM: RSS - 374M, CVMEM - 1812M, PVMEM - 2637M)
Nitro-SoC> # fk_msg setup_long_net complete
Nitro-SoC> # new_config_flow -name flow_msg_prompt -quiet
Nitro-SoC> # new_config_flow -name verbose_level
RCT info: setup_long_net complete
Nitro-SoC> # get_objects -type root
Nitro-SoC> # set_property -objects root -name rct_last_stage -value setup_long_net
Nitro-SoC> # config_clock_timing -name low_effort_io_optimization
Nitro-SoC> # config_clock_timing -name optimize_effort_level
Nitro-SoC> # fk_msg Running setup_global
Nitro-SoC> # new_config_flow -name flow_msg_prompt -quiet
Nitro-SoC> # new_config_flow -name verbose_level
RCT info: Running setup_global
Nitro-SoC> # get_top_partition
Nitro-SoC> # get_property -objects integrationMult -name optimize_max_util
Nitro-SoC> # get_top_partition
Nitro-SoC> # set_property -objects integrationMult -name optimize_max_util -value 115
Nitro-SoC> # config_nitro_flow -name enable_leakage_control
Nitro-SoC> # get_config -name ref_flows/enable_leakage_control
Nitro-SoC> # optimize -mode global -obj wns tns drc
Nitro-SoC> # config_shell -echo false
warning OPT307: Limited number of parallel processes in optimization to 2 based on application settings (requested 4 processes).
info CHK10: Checking placement...
info UI32: performing optimize in global mode  (started at Fri Dec 23 13:59:45 2022)
Report 'integrationMult': Design Report
Generated on Fri Dec 23 13:59:45 2022
  
--------------------------
|  Hierarchy Statistics  |
|----------------+-------|
|                | Count | 
|----------------+-------|
| Hier Cells     | 6     | 
| Constant Cells | 4     | 
| Spare Cells    | 0     | 
| Clock Cells    | 4     | 
| Scan Cells     | N/A   | 
| Leaf Cells     | 2956  | 
| Unplaced Cells | 0     | 
--------------------------


  
---------------------------------------
|        Leaf Cells Statistics        |
|----------------+-------+------------|
|                | Count | Percentage | 
|----------------+-------+------------|
| Buffers        | 5     | 0.16       | 
| Inverters      | 149   | 5.04       | 
| Registers      | 132   | 4.46       | 
| Latches        | 0     | 0          | 
| Complex Cells  | 1126  | 38.09      | 
| Filler Cells   | 0     | 0          | 
| Physical Cells | 0     | 0          | 
| Logical Cells  | 2956  | 100        | 
---------------------------------------


  
-----------------------------------------------------------------
|                   Placement Area Statistics                   |
|--------------------+------------------------+-----------------|
|                    | Area (sq-micro (e-12)) | Utilization (%) | 
|--------------------+------------------------+-----------------|
| Standard Cells     | 6028.62                | 52              | 
| Buffers, Inverters | 105.602                | 0.91            | 
| Filler Cells       | 0                      | 0               | 
| Physical Cells     | 0                      | 0               | 
| Placeable Row Area | 11592.8                | 100             | 
-----------------------------------------------------------------


  
----------------------------------------
|         Flat Nets Statistics         |
|-----------------+-------+------------|
|                 | Count | Percentage | 
|-----------------+-------+------------|
| All             | 3886  | 100        | 
| Orphaned        | 2     | 0.05       | 
| Multi Driver    | 0     | 0          | 
| 1 Fanout        | 3175  | 81.7       | 
| 2 Fanouts       | 417   | 10.73      | 
| 3-30 Fanouts    | 237   | 6.09       | 
| 30-127 Fanouts  | 55    | 1.41       | 
| 128-500 Fanouts | 0     | 0          | 
| > 500 Fanouts   | 0     | 0          | 
----------------------------------------


Report 'gr_config': GR Config Report
Generated on Fri Dec 23 13:59:45 2022
  
---------------------------------------------------------------
|                      GR Configuration                       |
|-----------------+----------+--------+-----------+-----------|
|                 | Mode     | Tracks | Min Layer | Max Layer | 
|-----------------+----------+--------+-----------+-----------|
| integrationMult | unfolded | 30     | 1         | 8         | 
---------------------------------------------------------------


info OPT221: The optimizer only reports negative slack path groups (SETUP)
info TA_CMDS6300: Running Multi-Core Timing Analysis using 2 CPUs.
info EXTR538: The corner corner_0_0 check passed!
info EXTR540: The extraction technology check passed!
--------------------------------------------------
| Wiring       | Clock Coupling | Data  Coupling | 
|--------------+----------------+----------------|
| Global Route | Full           | Predictive     | 
|--------------+----------------+----------------|
| Detail Route | Full           | Predictive     | 
--------------------------------------------------


Cell Density Map Utilization - 97 objects 
    --- get_objects -type cell_density_rect -of [get_objects cell_density_ma --->
25  |============ 4
30  |================== 6
35  |=== 1
40  |========= 3
45  |============================== 10
50  |===================================================================== 23
55  |======================================================================== 24
60  |========================================================= 19
65  |===================== 7
70  | 0
75  | 0
80  | 0
85  | 0
90  | 0
95  | 0
100 | 0
105 | 0
110 | 0
115 | 0
120 | 0
125 | 0
130 | 0
135 | 0
140 | 0
145 | 0
150 |
    V      get_property -name utilization -object %object%


info OPT1: Analyzing design integrationMult.
info OPT24: optimize_max_util is set to 115% in partition integrationMult (0 density boxes are currently over utilized: max=69.3806%).

WNS:0 TNS:0 SLEW:0 CAP:0.0 AREA:6028.62


Partition 'integrationMult' qualifies for soft timing-driven layer assignment.
WNS:0 TNS:0 SLEW:0 CAP:0.0 AREA:6028.62

info OPT24: optimize_max_util is set to 115% in partition integrationMult (0 density boxes are currently over utilized: max=69.3806%).


info DUM207: optimize: re-initialized cell-density map for partition integrationMult old bin-size 8x8 rows new bin-size 8x8 rows.
info DUM204: optimize: re-initialized cell-density map for partition integrationMult old max-util 100 new max-util 100.
Report 'integrationMult': Design Report
Generated on Fri Dec 23 13:59:45 2022
  
--------------------------
|  Hierarchy Statistics  |
|----------------+-------|
|                | Count | 
|----------------+-------|
| Hier Cells     | 6     | 
| Constant Cells | 4     | 
| Spare Cells    | 0     | 
| Clock Cells    | 4     | 
| Scan Cells     | N/A   | 
| Leaf Cells     | 2956  | 
| Unplaced Cells | 0     | 
--------------------------


  
---------------------------------------
|        Leaf Cells Statistics        |
|----------------+-------+------------|
|                | Count | Percentage | 
|----------------+-------+------------|
| Buffers        | 5     | 0.16       | 
| Inverters      | 149   | 5.04       | 
| Registers      | 132   | 4.46       | 
| Latches        | 0     | 0          | 
| Complex Cells  | 1126  | 38.09      | 
| Filler Cells   | 0     | 0          | 
| Physical Cells | 0     | 0          | 
| Logical Cells  | 2956  | 100        | 
---------------------------------------


  
-----------------------------------------------------------------
|                   Placement Area Statistics                   |
|--------------------+------------------------+-----------------|
|                    | Area (sq-micro (e-12)) | Utilization (%) | 
|--------------------+------------------------+-----------------|
| Standard Cells     | 6028.62                | 52              | 
| Buffers, Inverters | 105.602                | 0.91            | 
| Filler Cells       | 0                      | 0               | 
| Physical Cells     | 0                      | 0               | 
| Placeable Row Area | 11592.8                | 100             | 
-----------------------------------------------------------------


  
----------------------------------------
|         Flat Nets Statistics         |
|-----------------+-------+------------|
|                 | Count | Percentage | 
|-----------------+-------+------------|
| All             | 3886  | 100        | 
| Orphaned        | 2     | 0.05       | 
| Multi Driver    | 0     | 0          | 
| 1 Fanout        | 3175  | 81.7       | 
| 2 Fanouts       | 417   | 10.73      | 
| 3-30 Fanouts    | 237   | 6.09       | 
| 30-127 Fanouts  | 55    | 1.41       | 
| 128-500 Fanouts | 0     | 0          | 
| > 500 Fanouts   | 0     | 0          | 
----------------------------------------


info OPT221: The optimizer only reports negative slack path groups (SETUP)
Cell Density Map Utilization - 97 objects 
    --- get_objects -type cell_density_rect -of [get_objects cell_density_ma --->
25  |============ 4
30  |================== 6
35  |=== 1
40  |========= 3
45  |============================== 10
50  |===================================================================== 23
55  |======================================================================== 24
60  |========================================================= 19
65  |===================== 7
70  | 0
75  | 0
80  | 0
85  | 0
90  | 0
95  | 0
100 | 0
105 | 0
110 | 0
115 | 0
120 | 0
125 | 0
130 | 0
135 | 0
140 | 0
145 | 0
150 |
    V      get_property -name utilization -object %object%

warning UI160: Clear all variables that may contain removed objects.
info UI33: performed optimize in global mode for 0 sec (CPU time: 0 sec; MEM: RSS - 392M, CVMEM - 1843M, PVMEM - 2637M)
Nitro-SoC> # config_nitro_flow -name enable_leakage_control
Nitro-SoC> # get_config -name ref_flows/enable_leakage_control
Nitro-SoC> # get_config -name config_auto_learning -param enable_wns_local_optimize
Nitro-SoC> # optimize -mode local -obj wns tns -effort fast
Nitro-SoC> # config_shell -echo false
warning OPT307: Limited number of parallel processes in optimization to 2 based on application settings (requested 4 processes).
info CHK10: Checking placement...
info UI32: performing optimize in local mode  (started at Fri Dec 23 13:59:45 2022)
Report 'integrationMult': Design Report
Generated on Fri Dec 23 13:59:45 2022
  
--------------------------
|  Hierarchy Statistics  |
|----------------+-------|
|                | Count | 
|----------------+-------|
| Hier Cells     | 6     | 
| Constant Cells | 4     | 
| Spare Cells    | 0     | 
| Clock Cells    | 4     | 
| Scan Cells     | N/A   | 
| Leaf Cells     | 2956  | 
| Unplaced Cells | 0     | 
--------------------------


  
---------------------------------------
|        Leaf Cells Statistics        |
|----------------+-------+------------|
|                | Count | Percentage | 
|----------------+-------+------------|
| Buffers        | 5     | 0.16       | 
| Inverters      | 149   | 5.04       | 
| Registers      | 132   | 4.46       | 
| Latches        | 0     | 0          | 
| Complex Cells  | 1126  | 38.09      | 
| Filler Cells   | 0     | 0          | 
| Physical Cells | 0     | 0          | 
| Logical Cells  | 2956  | 100        | 
---------------------------------------


  
-----------------------------------------------------------------
|                   Placement Area Statistics                   |
|--------------------+------------------------+-----------------|
|                    | Area (sq-micro (e-12)) | Utilization (%) | 
|--------------------+------------------------+-----------------|
| Standard Cells     | 6028.62                | 52              | 
| Buffers, Inverters | 105.602                | 0.91            | 
| Filler Cells       | 0                      | 0               | 
| Physical Cells     | 0                      | 0               | 
| Placeable Row Area | 11592.8                | 100             | 
-----------------------------------------------------------------


  
----------------------------------------
|         Flat Nets Statistics         |
|-----------------+-------+------------|
|                 | Count | Percentage | 
|-----------------+-------+------------|
| All             | 3886  | 100        | 
| Orphaned        | 2     | 0.05       | 
| Multi Driver    | 0     | 0          | 
| 1 Fanout        | 3175  | 81.7       | 
| 2 Fanouts       | 417   | 10.73      | 
| 3-30 Fanouts    | 237   | 6.09       | 
| 30-127 Fanouts  | 55    | 1.41       | 
| 128-500 Fanouts | 0     | 0          | 
| > 500 Fanouts   | 0     | 0          | 
----------------------------------------


Report 'gr_config': GR Config Report
Generated on Fri Dec 23 13:59:45 2022
  
---------------------------------------------------------------
|                      GR Configuration                       |
|-----------------+----------+--------+-----------+-----------|
|                 | Mode     | Tracks | Min Layer | Max Layer | 
|-----------------+----------+--------+-----------+-----------|
| integrationMult | unfolded | 30     | 1         | 8         | 
---------------------------------------------------------------


info OPT221: The optimizer only reports negative slack path groups (SETUP)
--------------------------------------------------
| Wiring       | Clock Coupling | Data  Coupling | 
|--------------+----------------+----------------|
| Global Route | Full           | Predictive     | 
|--------------+----------------+----------------|
| Detail Route | Full           | Predictive     | 
--------------------------------------------------


Cell Density Map Utilization - 97 objects 
    --- get_objects -type cell_density_rect -of [get_objects cell_density_ma --->
25  |============ 4
30  |================== 6
35  |=== 1
40  |========= 3
45  |============================== 10
50  |===================================================================== 23
55  |======================================================================== 24
60  |========================================================= 19
65  |===================== 7
70  | 0
75  | 0
80  | 0
85  | 0
90  | 0
95  | 0
100 | 0
105 | 0
110 | 0
115 | 0
120 | 0
125 | 0
130 | 0
135 | 0
140 | 0
145 | 0
150 |
    V      get_property -name utilization -object %object%


info OPT1: Analyzing design integrationMult.
info OPT24: optimize_max_util is set to 115% in partition integrationMult (0 density boxes are currently over utilized: max=69.3806%).

WNS:0 TNS:0 SLEW:0 CAP:0.0 AREA:6028.62

INFO :: Running optimization in FAST effort level

Partition 'integrationMult' qualifies for soft timing-driven layer assignment.
WNS:0 TNS:0 SLEW:0 CAP:0.0 AREA:6028.62

info OPT24: optimize_max_util is set to 115% in partition integrationMult (0 density boxes are currently over utilized: max=69.3806%).


info DUM207: optimize: re-initialized cell-density map for partition integrationMult old bin-size 8x8 rows new bin-size 8x8 rows.
info DUM204: optimize: re-initialized cell-density map for partition integrationMult old max-util 100 new max-util 100.
Report 'integrationMult': Design Report
Generated on Fri Dec 23 13:59:45 2022
  
--------------------------
|  Hierarchy Statistics  |
|----------------+-------|
|                | Count | 
|----------------+-------|
| Hier Cells     | 6     | 
| Constant Cells | 4     | 
| Spare Cells    | 0     | 
| Clock Cells    | 4     | 
| Scan Cells     | N/A   | 
| Leaf Cells     | 2956  | 
| Unplaced Cells | 0     | 
--------------------------


  
---------------------------------------
|        Leaf Cells Statistics        |
|----------------+-------+------------|
|                | Count | Percentage | 
|----------------+-------+------------|
| Buffers        | 5     | 0.16       | 
| Inverters      | 149   | 5.04       | 
| Registers      | 132   | 4.46       | 
| Latches        | 0     | 0          | 
| Complex Cells  | 1126  | 38.09      | 
| Filler Cells   | 0     | 0          | 
| Physical Cells | 0     | 0          | 
| Logical Cells  | 2956  | 100        | 
---------------------------------------


  
-----------------------------------------------------------------
|                   Placement Area Statistics                   |
|--------------------+------------------------+-----------------|
|                    | Area (sq-micro (e-12)) | Utilization (%) | 
|--------------------+------------------------+-----------------|
| Standard Cells     | 6028.62                | 52              | 
| Buffers, Inverters | 105.602                | 0.91            | 
| Filler Cells       | 0                      | 0               | 
| Physical Cells     | 0                      | 0               | 
| Placeable Row Area | 11592.8                | 100             | 
-----------------------------------------------------------------


  
----------------------------------------
|         Flat Nets Statistics         |
|-----------------+-------+------------|
|                 | Count | Percentage | 
|-----------------+-------+------------|
| All             | 3886  | 100        | 
| Orphaned        | 2     | 0.05       | 
| Multi Driver    | 0     | 0          | 
| 1 Fanout        | 3175  | 81.7       | 
| 2 Fanouts       | 417   | 10.73      | 
| 3-30 Fanouts    | 237   | 6.09       | 
| 30-127 Fanouts  | 55    | 1.41       | 
| 128-500 Fanouts | 0     | 0          | 
| > 500 Fanouts   | 0     | 0          | 
----------------------------------------


info OPT221: The optimizer only reports negative slack path groups (SETUP)
Cell Density Map Utilization - 97 objects 
    --- get_objects -type cell_density_rect -of [get_objects cell_density_ma --->
25  |============ 4
30  |================== 6
35  |=== 1
40  |========= 3
45  |============================== 10
50  |===================================================================== 23
55  |======================================================================== 24
60  |========================================================= 19
65  |===================== 7
70  | 0
75  | 0
80  | 0
85  | 0
90  | 0
95  | 0
100 | 0
105 | 0
110 | 0
115 | 0
120 | 0
125 | 0
130 | 0
135 | 0
140 | 0
145 | 0
150 |
    V      get_property -name utilization -object %object%

warning UI160: Clear all variables that may contain removed objects.
info UI33: performed optimize in local mode for 0 sec (CPU time: 0 sec; MEM: RSS - 392M, CVMEM - 1843M, PVMEM - 2637M)
Nitro-SoC> # get_top_partition
Nitro-SoC> # set_property -objects integrationMult -name optimize_max_util -value 100.0
Nitro-SoC> # fk_msg setup_global complete
Nitro-SoC> # new_config_flow -name flow_msg_prompt -quiet
Nitro-SoC> # new_config_flow -name verbose_level
RCT info: setup_global complete
Nitro-SoC> # get_objects -type root
Nitro-SoC> # set_property -objects root -name rct_last_stage -value setup_global
Nitro-SoC> # config_clock_timing -name low_effort_io_optimization
Nitro-SoC> # config_clock_timing -name optimize_effort_level
Nitro-SoC> # fk_msg Running setup_area
Nitro-SoC> # new_config_flow -name flow_msg_prompt -quiet
Nitro-SoC> # new_config_flow -name verbose_level
RCT info: Running setup_area
Nitro-SoC> # get_top_partition
Nitro-SoC> # get_property -objects integrationMult -name optimize_max_util
Nitro-SoC> # get_top_partition
Nitro-SoC> # set_property -objects integrationMult -name optimize_max_util -value 100
Nitro-SoC> # config_clock_timing -name low_power_effort
Nitro-SoC> # config_clock_timing -name enable_area_optimization
Nitro-SoC> # report_placement -name plc
Report 'plc': Placement Report
Generated on Fri Dec 23 13:59:45 2022
  
----------------------------------------------------------------------------
|    Placement Bounding Box Statistics [integrationMult] length units:     |
|                                 angstrom                                 |
|-----------+--------------+----------------+----------------+-------------|
| Pin Count | Average      | Number Of Nets | Total Length   | Deviation   | 
|-----------+--------------+----------------+----------------+-------------|
| All       | 91132.6227   | 3893           | 354779300.0000 | 184953.0946 | 
|-----------+--------------+----------------+----------------+-------------|
| 2         | 66140.3713   | 3178           | 210194100.0000 | 70653.6224  | 
|-----------+--------------+----------------+----------------+-------------|
| 3         | 65222.0694   | 418            | 27262825.0000  | 75281.3913  | 
|-----------+--------------+----------------+----------------+-------------|
| 4         | 92666.6667   | 195            | 18070000.0000  | 115894.9557 | 
|-----------+--------------+----------------+----------------+-------------|
| 5         | 153104.8077  | 26             | 3980725.0000   | 189134.1024 | 
|-----------+--------------+----------------+----------------+-------------|
| >=6       | 1253574.3421 | 76             | 95271650.0000  | 290997.3899 | 
----------------------------------------------------------------------------


Pin Count Statistics, Min:  2
Pin Count Statistics, Max:  34
Pin Count Statistics, Avg:  2.79116
Pin Count Statistics, Sum:  10866
  
--------------------------------------------------
|           Placement Area Statistics            |
|--------------------------------------+---------|
|                                      | Value   | 
|--------------------------------------+---------|
| Total Instance count                 | 2962    | 
|--------------------------------------+---------|
| Total Leaf-cells in the netlist      | 2956    | 
|--------------------------------------+---------|
| Total Number of Buf+Inv              | 154     | 
|--------------------------------------+---------|
| Total Number of Macros               | 0       | 
|--------------------------------------+---------|
| Total Number of Pads                 | 0       | 
|--------------------------------------+---------|
| Total Utilized Area (sq micron)      | 6028.62 | 
|--------------------------------------+---------|
| Total Macro+Pad Area (sq micron)     | 0       | 
|--------------------------------------+---------|
| Total Logic Area (sq micron)         | 6028.62 | 
|--------------------------------------+---------|
| Total Physical-Only Area (sq micron) | 0       | 
|--------------------------------------+---------|
| Total Buf+Inv Area (sq micron)       | 105.602 | 
|--------------------------------------+---------|
| Total Placeable Row Area (sq micron) | 11592.8 | 
|--------------------------------------+---------|
| Logic Cell Utilization (%)           | 52      | 
|--------------------------------------+---------|
| Silicon Area Utilization (%)         | 49.72   | 
--------------------------------------------------


  
-----------------------------------------------------------------------------------------------------------
|                                      Cell and Row Site Statistics                                       |
|----------------------------------+-----------+------------+--------------+-------------+----------------|
| Site Name                        | Row Count | Site Count | Placed Cells | Fixed Cells | Unplaced Cells | 
|----------------------------------+-----------+------------+--------------+-------------+----------------|
| FreePDK45_38x28_10R_NP_162NW_34O | 77        | 43582      | 2948         | 8           | 0              | 
-----------------------------------------------------------------------------------------------------------


  
Cell Density Map Utilization - 100 objects 
    --- get_objects cell_density_rect -of [get_objects cell_density_map] -fi --->
0   | 0
5   | 0
10  |=== 1
15  |=== 1
20  |=== 1
25  |============ 4
30  |================== 6
35  |=== 1
40  |========= 3
45  |============================== 10
50  |===================================================================== 23
55  |======================================================================== 24
60  |========================================================= 19
65  |===================== 7
70  | 0
75  | 0
80  | 0
85  | 0
90  | 0
95  | 0
100 | 0
105 | 0
110 | 0
115 | 0
120 | 0
125 | 0
130 | 0
135 | 0
140 | 0
145 | 0
150 |
    V      get_property -name utilization -object %object%

Nitro-SoC> # get_report_value -name plc -table area_stats -row logic_utilization
Nitro-SoC> # remove_report -name plc
info UI78: report 'plc' was removed
Nitro-SoC> # config_optimize -density_recovery_threshold 10
Nitro-SoC> # optimize -mode local -objective density
Nitro-SoC> # config_shell -echo false
warning OPT307: Limited number of parallel processes in optimization to 2 based on application settings (requested 4 processes).
info CHK10: Checking placement...
info UI32: performing optimize in local mode  (started at Fri Dec 23 13:59:45 2022)
Report 'integrationMult': Design Report
Generated on Fri Dec 23 13:59:45 2022
  
--------------------------
|  Hierarchy Statistics  |
|----------------+-------|
|                | Count | 
|----------------+-------|
| Hier Cells     | 6     | 
| Constant Cells | 4     | 
| Spare Cells    | 0     | 
| Clock Cells    | 4     | 
| Scan Cells     | N/A   | 
| Leaf Cells     | 2956  | 
| Unplaced Cells | 0     | 
--------------------------


  
---------------------------------------
|        Leaf Cells Statistics        |
|----------------+-------+------------|
|                | Count | Percentage | 
|----------------+-------+------------|
| Buffers        | 5     | 0.16       | 
| Inverters      | 149   | 5.04       | 
| Registers      | 132   | 4.46       | 
| Latches        | 0     | 0          | 
| Complex Cells  | 1126  | 38.09      | 
| Filler Cells   | 0     | 0          | 
| Physical Cells | 0     | 0          | 
| Logical Cells  | 2956  | 100        | 
---------------------------------------


  
-----------------------------------------------------------------
|                   Placement Area Statistics                   |
|--------------------+------------------------+-----------------|
|                    | Area (sq-micro (e-12)) | Utilization (%) | 
|--------------------+------------------------+-----------------|
| Standard Cells     | 6028.62                | 52              | 
| Buffers, Inverters | 105.602                | 0.91            | 
| Filler Cells       | 0                      | 0               | 
| Physical Cells     | 0                      | 0               | 
| Placeable Row Area | 11592.8                | 100             | 
-----------------------------------------------------------------


  
----------------------------------------
|         Flat Nets Statistics         |
|-----------------+-------+------------|
|                 | Count | Percentage | 
|-----------------+-------+------------|
| All             | 3886  | 100        | 
| Orphaned        | 2     | 0.05       | 
| Multi Driver    | 0     | 0          | 
| 1 Fanout        | 3175  | 81.7       | 
| 2 Fanouts       | 417   | 10.73      | 
| 3-30 Fanouts    | 237   | 6.09       | 
| 30-127 Fanouts  | 55    | 1.41       | 
| 128-500 Fanouts | 0     | 0          | 
| > 500 Fanouts   | 0     | 0          | 
----------------------------------------


Report 'gr_config': GR Config Report
Generated on Fri Dec 23 13:59:46 2022
  
---------------------------------------------------------------
|                      GR Configuration                       |
|-----------------+----------+--------+-----------+-----------|
|                 | Mode     | Tracks | Min Layer | Max Layer | 
|-----------------+----------+--------+-----------+-----------|
| integrationMult | unfolded | 30     | 1         | 8         | 
---------------------------------------------------------------


info OPT221: The optimizer only reports negative slack path groups (SETUP)
--------------------------------------------------
| Wiring       | Clock Coupling | Data  Coupling | 
|--------------+----------------+----------------|
| Global Route | Full           | Predictive     | 
|--------------+----------------+----------------|
| Detail Route | Full           | Predictive     | 
--------------------------------------------------


Cell Density Map Utilization - 97 objects 
    --- get_objects -type cell_density_rect -of [get_objects cell_density_ma --->
25  |============ 4
30  |================== 6
35  |=== 1
40  |========= 3
45  |============================== 10
50  |===================================================================== 23
55  |======================================================================== 24
60  |========================================================= 19
65  |===================== 7
70  | 0
75  | 0
80  | 0
85  | 0
90  | 0
95  | 0
100 | 0
105 | 0
110 | 0
115 | 0
120 | 0
125 | 0
130 | 0
135 | 0
140 | 0
145 | 0
150 |
    V      get_property -name utilization -object %object%


info OPT1: Analyzing design integrationMult.
info OPT24: optimize_max_util is set to 100% in partition integrationMult (0 density boxes are currently over utilized: max=69.3806%).

WNS:0 TNS:0 SLEW:0 CAP:0.0 AREA:6028.62


Partition 'integrationMult' qualifies for soft timing-driven layer assignment.
info OPT5: Optimizing objective DENSITY.
info OPT7: Setting timing endpoints with negative slack (TPNS) to zero slack to allow optimization to use timing slack on sub-critical timing paths.
info OPT226: Running optimization with 2 processes.
info OPT23: Collected 0 targets from 0 bins with utilization greater than 90% within partition integrationMult.
info OPT225: Completed optimization in local mode with DENSITY objective and DENSITY step in 0 sec (CPU time: 0 sec; MEM: RSS - 400M, CVMEM - 1843M, PVMEM - 2637M)
info OPT8: Restoring correct timing at timing endpoints with negative slack (TPNS).
WNS:0 TNS:0 SLEW:0 CAP:0.0 AREA:6028.62

info OPT24: optimize_max_util is set to 100% in partition integrationMult (0 density boxes are currently over utilized: max=69.3806%).


info DUM207: optimize: re-initialized cell-density map for partition integrationMult old bin-size 8x8 rows new bin-size 8x8 rows.
info DUM204: optimize: re-initialized cell-density map for partition integrationMult old max-util 100 new max-util 100.
Report 'integrationMult': Design Report
Generated on Fri Dec 23 13:59:46 2022
  
--------------------------
|  Hierarchy Statistics  |
|----------------+-------|
|                | Count | 
|----------------+-------|
| Hier Cells     | 6     | 
| Constant Cells | 4     | 
| Spare Cells    | 0     | 
| Clock Cells    | 4     | 
| Scan Cells     | N/A   | 
| Leaf Cells     | 2956  | 
| Unplaced Cells | 0     | 
--------------------------


  
---------------------------------------
|        Leaf Cells Statistics        |
|----------------+-------+------------|
|                | Count | Percentage | 
|----------------+-------+------------|
| Buffers        | 5     | 0.16       | 
| Inverters      | 149   | 5.04       | 
| Registers      | 132   | 4.46       | 
| Latches        | 0     | 0          | 
| Complex Cells  | 1126  | 38.09      | 
| Filler Cells   | 0     | 0          | 
| Physical Cells | 0     | 0          | 
| Logical Cells  | 2956  | 100        | 
---------------------------------------


  
-----------------------------------------------------------------
|                   Placement Area Statistics                   |
|--------------------+------------------------+-----------------|
|                    | Area (sq-micro (e-12)) | Utilization (%) | 
|--------------------+------------------------+-----------------|
| Standard Cells     | 6028.62                | 52              | 
| Buffers, Inverters | 105.602                | 0.91            | 
| Filler Cells       | 0                      | 0               | 
| Physical Cells     | 0                      | 0               | 
| Placeable Row Area | 11592.8                | 100             | 
-----------------------------------------------------------------


  
----------------------------------------
|         Flat Nets Statistics         |
|-----------------+-------+------------|
|                 | Count | Percentage | 
|-----------------+-------+------------|
| All             | 3886  | 100        | 
| Orphaned        | 2     | 0.05       | 
| Multi Driver    | 0     | 0          | 
| 1 Fanout        | 3175  | 81.7       | 
| 2 Fanouts       | 417   | 10.73      | 
| 3-30 Fanouts    | 237   | 6.09       | 
| 30-127 Fanouts  | 55    | 1.41       | 
| 128-500 Fanouts | 0     | 0          | 
| > 500 Fanouts   | 0     | 0          | 
----------------------------------------


info OPT221: The optimizer only reports negative slack path groups (SETUP)
Cell Density Map Utilization - 97 objects 
    --- get_objects -type cell_density_rect -of [get_objects cell_density_ma --->
25  |============ 4
30  |================== 6
35  |=== 1
40  |========= 3
45  |============================== 10
50  |===================================================================== 23
55  |======================================================================== 24
60  |========================================================= 19
65  |===================== 7
70  | 0
75  | 0
80  | 0
85  | 0
90  | 0
95  | 0
100 | 0
105 | 0
110 | 0
115 | 0
120 | 0
125 | 0
130 | 0
135 | 0
140 | 0
145 | 0
150 |
    V      get_property -name utilization -object %object%

warning UI160: Clear all variables that may contain removed objects.
info UI33: performed optimize in local mode for 0 sec (CPU time: 0 sec; MEM: RSS - 392M, CVMEM - 1843M, PVMEM - 2637M)
Nitro-SoC> # config_clock_timing -name utilization_threshold_for_area_optimization
Nitro-SoC> # fk_msg Utilization 52.0 is < 65.000000 . Optimizing for density.
Nitro-SoC> # new_config_flow -name flow_msg_prompt -quiet
Nitro-SoC> # new_config_flow -name verbose_level
RCT info: Utilization 52.0 is < 65.000000 . Optimizing for density.
Nitro-SoC> # get_top_partition
Nitro-SoC> # set_property -objects integrationMult -name optimize_max_util -value 100.0
Nitro-SoC> # fk_msg setup_area complete
Nitro-SoC> # new_config_flow -name flow_msg_prompt -quiet
Nitro-SoC> # new_config_flow -name verbose_level
RCT info: setup_area complete
Nitro-SoC> # get_objects -type root
Nitro-SoC> # set_property -objects root -name rct_last_stage -value setup_area
Nitro-SoC> # config_clock_timing -name low_effort_io_optimization
Nitro-SoC> # config_clock_timing -name optimize_effort_level
Nitro-SoC> # fk_msg Running setup_local
Nitro-SoC> # new_config_flow -name flow_msg_prompt -quiet
Nitro-SoC> # new_config_flow -name verbose_level
RCT info: Running setup_local
Nitro-SoC> # get_top_partition
Nitro-SoC> # get_property -objects integrationMult -name optimize_max_util
Nitro-SoC> # get_top_partition
Nitro-SoC> # set_property -objects integrationMult -name optimize_max_util -value 100
Nitro-SoC> # get_config -name config_auto_learning -param enable_wns_local_optimize
Nitro-SoC> # optimize -mode local -obj wns tns
Nitro-SoC> # config_shell -echo false
warning OPT307: Limited number of parallel processes in optimization to 2 based on application settings (requested 4 processes).
info CHK10: Checking placement...
info UI32: performing optimize in local mode  (started at Fri Dec 23 13:59:46 2022)
Report 'integrationMult': Design Report
Generated on Fri Dec 23 13:59:46 2022
  
--------------------------
|  Hierarchy Statistics  |
|----------------+-------|
|                | Count | 
|----------------+-------|
| Hier Cells     | 6     | 
| Constant Cells | 4     | 
| Spare Cells    | 0     | 
| Clock Cells    | 4     | 
| Scan Cells     | N/A   | 
| Leaf Cells     | 2956  | 
| Unplaced Cells | 0     | 
--------------------------


  
---------------------------------------
|        Leaf Cells Statistics        |
|----------------+-------+------------|
|                | Count | Percentage | 
|----------------+-------+------------|
| Buffers        | 5     | 0.16       | 
| Inverters      | 149   | 5.04       | 
| Registers      | 132   | 4.46       | 
| Latches        | 0     | 0          | 
| Complex Cells  | 1126  | 38.09      | 
| Filler Cells   | 0     | 0          | 
| Physical Cells | 0     | 0          | 
| Logical Cells  | 2956  | 100        | 
---------------------------------------


  
-----------------------------------------------------------------
|                   Placement Area Statistics                   |
|--------------------+------------------------+-----------------|
|                    | Area (sq-micro (e-12)) | Utilization (%) | 
|--------------------+------------------------+-----------------|
| Standard Cells     | 6028.62                | 52              | 
| Buffers, Inverters | 105.602                | 0.91            | 
| Filler Cells       | 0                      | 0               | 
| Physical Cells     | 0                      | 0               | 
| Placeable Row Area | 11592.8                | 100             | 
-----------------------------------------------------------------


  
----------------------------------------
|         Flat Nets Statistics         |
|-----------------+-------+------------|
|                 | Count | Percentage | 
|-----------------+-------+------------|
| All             | 3886  | 100        | 
| Orphaned        | 2     | 0.05       | 
| Multi Driver    | 0     | 0          | 
| 1 Fanout        | 3175  | 81.7       | 
| 2 Fanouts       | 417   | 10.73      | 
| 3-30 Fanouts    | 237   | 6.09       | 
| 30-127 Fanouts  | 55    | 1.41       | 
| 128-500 Fanouts | 0     | 0          | 
| > 500 Fanouts   | 0     | 0          | 
----------------------------------------


Report 'gr_config': GR Config Report
Generated on Fri Dec 23 13:59:46 2022
  
---------------------------------------------------------------
|                      GR Configuration                       |
|-----------------+----------+--------+-----------+-----------|
|                 | Mode     | Tracks | Min Layer | Max Layer | 
|-----------------+----------+--------+-----------+-----------|
| integrationMult | unfolded | 30     | 1         | 8         | 
---------------------------------------------------------------


info OPT221: The optimizer only reports negative slack path groups (SETUP)
--------------------------------------------------
| Wiring       | Clock Coupling | Data  Coupling | 
|--------------+----------------+----------------|
| Global Route | Full           | Predictive     | 
|--------------+----------------+----------------|
| Detail Route | Full           | Predictive     | 
--------------------------------------------------


Cell Density Map Utilization - 97 objects 
    --- get_objects -type cell_density_rect -of [get_objects cell_density_ma --->
25  |============ 4
30  |================== 6
35  |=== 1
40  |========= 3
45  |============================== 10
50  |===================================================================== 23
55  |======================================================================== 24
60  |========================================================= 19
65  |===================== 7
70  | 0
75  | 0
80  | 0
85  | 0
90  | 0
95  | 0
100 | 0
105 | 0
110 | 0
115 | 0
120 | 0
125 | 0
130 | 0
135 | 0
140 | 0
145 | 0
150 |
    V      get_property -name utilization -object %object%


info OPT1: Analyzing design integrationMult.
info OPT24: optimize_max_util is set to 100% in partition integrationMult (0 density boxes are currently over utilized: max=69.3806%).

WNS:0 TNS:0 SLEW:0 CAP:0.0 AREA:6028.62


Partition 'integrationMult' qualifies for soft timing-driven layer assignment.
WNS:0 TNS:0 SLEW:0 CAP:0.0 AREA:6028.62

info OPT24: optimize_max_util is set to 100% in partition integrationMult (0 density boxes are currently over utilized: max=69.3806%).


info DUM207: optimize: re-initialized cell-density map for partition integrationMult old bin-size 8x8 rows new bin-size 8x8 rows.
info DUM204: optimize: re-initialized cell-density map for partition integrationMult old max-util 100 new max-util 100.
Report 'integrationMult': Design Report
Generated on Fri Dec 23 13:59:46 2022
  
--------------------------
|  Hierarchy Statistics  |
|----------------+-------|
|                | Count | 
|----------------+-------|
| Hier Cells     | 6     | 
| Constant Cells | 4     | 
| Spare Cells    | 0     | 
| Clock Cells    | 4     | 
| Scan Cells     | N/A   | 
| Leaf Cells     | 2956  | 
| Unplaced Cells | 0     | 
--------------------------


  
---------------------------------------
|        Leaf Cells Statistics        |
|----------------+-------+------------|
|                | Count | Percentage | 
|----------------+-------+------------|
| Buffers        | 5     | 0.16       | 
| Inverters      | 149   | 5.04       | 
| Registers      | 132   | 4.46       | 
| Latches        | 0     | 0          | 
| Complex Cells  | 1126  | 38.09      | 
| Filler Cells   | 0     | 0          | 
| Physical Cells | 0     | 0          | 
| Logical Cells  | 2956  | 100        | 
---------------------------------------


  
-----------------------------------------------------------------
|                   Placement Area Statistics                   |
|--------------------+------------------------+-----------------|
|                    | Area (sq-micro (e-12)) | Utilization (%) | 
|--------------------+------------------------+-----------------|
| Standard Cells     | 6028.62                | 52              | 
| Buffers, Inverters | 105.602                | 0.91            | 
| Filler Cells       | 0                      | 0               | 
| Physical Cells     | 0                      | 0               | 
| Placeable Row Area | 11592.8                | 100             | 
-----------------------------------------------------------------


  
----------------------------------------
|         Flat Nets Statistics         |
|-----------------+-------+------------|
|                 | Count | Percentage | 
|-----------------+-------+------------|
| All             | 3886  | 100        | 
| Orphaned        | 2     | 0.05       | 
| Multi Driver    | 0     | 0          | 
| 1 Fanout        | 3175  | 81.7       | 
| 2 Fanouts       | 417   | 10.73      | 
| 3-30 Fanouts    | 237   | 6.09       | 
| 30-127 Fanouts  | 55    | 1.41       | 
| 128-500 Fanouts | 0     | 0          | 
| > 500 Fanouts   | 0     | 0          | 
----------------------------------------


info OPT221: The optimizer only reports negative slack path groups (SETUP)
Cell Density Map Utilization - 97 objects 
    --- get_objects -type cell_density_rect -of [get_objects cell_density_ma --->
25  |============ 4
30  |================== 6
35  |=== 1
40  |========= 3
45  |============================== 10
50  |===================================================================== 23
55  |======================================================================== 24
60  |========================================================= 19
65  |===================== 7
70  | 0
75  | 0
80  | 0
85  | 0
90  | 0
95  | 0
100 | 0
105 | 0
110 | 0
115 | 0
120 | 0
125 | 0
130 | 0
135 | 0
140 | 0
145 | 0
150 |
    V      get_property -name utilization -object %object%

warning UI160: Clear all variables that may contain removed objects.
info UI33: performed optimize in local mode for 0 sec (CPU time: 0 sec; MEM: RSS - 392M, CVMEM - 1843M, PVMEM - 2637M)
Nitro-SoC> # get_top_partition
Nitro-SoC> # set_property -objects integrationMult -name optimize_max_util -value 100.0
Nitro-SoC> # fk_msg setup_local complete
Nitro-SoC> # new_config_flow -name flow_msg_prompt -quiet
Nitro-SoC> # new_config_flow -name verbose_level
RCT info: setup_local complete
Nitro-SoC> # get_objects -type root
Nitro-SoC> # set_property -objects root -name rct_last_stage -value setup_local
Nitro-SoC> # config_clock_timing -name low_effort_io_optimization
Nitro-SoC> # config_clock_timing -name optimize_effort_level
Nitro-SoC> # fk_msg Running setup_conv
Nitro-SoC> # new_config_flow -name flow_msg_prompt -quiet
Nitro-SoC> # new_config_flow -name verbose_level
RCT info: Running setup_conv
Nitro-SoC> # fk_msg Skipping stage setup_conv due to low effort execution
Nitro-SoC> # new_config_flow -name flow_msg_prompt -quiet
Nitro-SoC> # new_config_flow -name verbose_level
RCT info: Skipping stage setup_conv due to low effort execution
Nitro-SoC> # fk_msg setup_conv complete
Nitro-SoC> # new_config_flow -name flow_msg_prompt -quiet
Nitro-SoC> # new_config_flow -name verbose_level
RCT info: setup_conv complete
Nitro-SoC> # config_units -for output -value_type time -units pico
Nitro-SoC> # config_shell -echo_script false
Report 'tmp_name': Application Report
Generated on Fri Dec 23 13:59:46 2022
  
-------------------------------------------------------------------------------------------
|                      Application CPU time and memory usage status                       |
|--------------------------+--------------------------------------------------------------|
| Total memory (MBytes)    | 1843                                                         | 
|--------------------------+--------------------------------------------------------------|
| Heap memory (MBytes)     | 1245                                                         | 
|--------------------------+--------------------------------------------------------------|
| Resident memory (MBytes) | 392                                                          | 
|--------------------------+--------------------------------------------------------------|
| CPU time (minutes)       | 3.2                                                          | 
|--------------------------+--------------------------------------------------------------|
| Elapsed time (minutes)   | 9.67                                                         | 
|--------------------------+--------------------------------------------------------------|
| Load Averages            | 0.42 0.52 0.41                                               | 
|--------------------------+--------------------------------------------------------------|
| Build                    | 1.68700.2.290                                                | 
|--------------------------+--------------------------------------------------------------|
| Version                  | version 2019.1.R2 1.68700.2.290 Fri Nov 29 21:06:00 PST 2019 | 
|--------------------------+--------------------------------------------------------------|
| Calibre Version          | Calibre library v2019.2_14.13                                | 
|--------------------------+--------------------------------------------------------------|
| Computer Name            | localhost.localdomain                                        | 
|--------------------------+--------------------------------------------------------------|
| Cores                    | 4                                                            | 
|--------------------------+--------------------------------------------------------------|
| Frequency (GHz)          | 2.6                                                          | 
|--------------------------+--------------------------------------------------------------|
| Execution mode           | 64                                                           | 
|--------------------------+--------------------------------------------------------------|
| Process id               | 4753                                                         | 
|--------------------------+--------------------------------------------------------------|
| Interaction mode         | window                                                       | 
|--------------------------+--------------------------------------------------------------|
| Log file                 | nitro.log                                                    | 
|--------------------------+--------------------------------------------------------------|
| Journal file             | nitro.jou                                                    | 
|--------------------------+--------------------------------------------------------------|
| Working directory        | /home/vlsi/Desktop/verilogMul/work/.nitro_tmp_localhost.loca | 
|                          | ldomain_4753                                                 | 
-------------------------------------------------------------------------------------------


info UI78: report 'tmp_name' was removed
Report 'tmp_name': Route Congestion Report
Generated on Fri Dec 23 13:59:46 2022
  
------------------------------------------------------------------------
|                        Congestion Statistics                         |
|----------------+-------------+-------------+-----------+-------------|
|                | X           | Y           | Via       | Total       | 
|----------------+-------------+-------------+-----------+-------------|
| Edge Count     | 2052        | 2080        | 3780      | 7912        | 
|----------------+-------------+-------------+-----------+-------------|
| Overflow Edges | 0           | 59          | 0         | 59          | 
|----------------+-------------+-------------+-----------+-------------|
| Overflow as %  | 0           | 0.745703    | 0         | 0.745703    | 
|----------------+-------------+-------------+-----------+-------------|
| Worst          | 0.916667    | 4.75        | 0.736842  | 4.75        | 
|----------------+-------------+-------------+-----------+-------------|
| Average        | 0.354096    | 0.0363454   | 0.0669034 | 0.106798    | 
|----------------+-------------+-------------+-----------+-------------|
| Overflow Nodes | 0           | 25          | -1        | 25          | 
|----------------+-------------+-------------+-----------+-------------|
| Wire Length    | 3.06673e+08 | 1.64682e+08 | 10881     | 4.71355e+08 | 
------------------------------------------------------------------------


info UI78: report 'tmp_name' was removed
Report 'tmp_name': QoR Report
Generated on Fri Dec 23 13:59:46 2022
  
-----------------------------------
|        Design Statistics        |
|-----------------------+---------|
|                       | Value   | 
|-----------------------+---------|
| Cell count            | 2962    | 
|-----------------------+---------|
| Net count             | 4421    | 
|-----------------------+---------|
| Hier count            | 7       | 
|-----------------------+---------|
| Area (sq micron)      | 6028.62 | 
|-----------------------+---------|
| Ideal Nets Count      | 0       | 
|-----------------------+---------|
| User Ideal Nets Count | 0       | 
|-----------------------+---------|
| Utilization (%)       | 52      | 
-----------------------------------


  
---------------------------------------
|          Timing Statistics          |
|----------------------+-------+------|
|                      | Setup | Hold | 
|----------------------+-------+------|
| Violations Count     | 0     | 0    | 
|----------------------+-------+------|
| Total Negative Slack | 0     | 0    | 
|----------------------+-------+------|
| Worst Negative Slack | 0     | 0    | 
|----------------------+-------+------|
| Worst Violator       | N/A   | N/A  | 
|----------------------+-------+------|
| Required Time        | 0     | 0    | 
|----------------------+-------+------|
| Arrival Time         | 0     | 0    | 
---------------------------------------


  
----------------------------------------------------------------
|                    Design Rule Statistics                    |
|---------------------------+----------------+-----------------|
|                           | Max Transition | Max Capacitance | 
|---------------------------+----------------+-----------------|
| Violations Count          | 0              | 0               | 
|---------------------------+----------------+-----------------|
| Total Cost                | 0              | 0               | 
|---------------------------+----------------+-----------------|
| Worst Violation           | 0              | 0               | 
|---------------------------+----------------+-----------------|
| Worst Violator            | N/A            | N/A             | 
|---------------------------+----------------+-----------------|
| Worst Violator Constraint | 0              | 0               | 
|---------------------------+----------------+-----------------|
| Worst Violator Actual     | 0              | 0               | 
----------------------------------------------------------------


info UI33: performed quality of results report for 0 sec (CPU time: 0 sec; MEM: RSS - 392M, CVMEM - 1843M, PVMEM - 2637M)
info UI78: report 'tmp_name' was removed
Nitro-SoC> # config_units -for output -value_type time -units nano
Nitro-SoC> # get_objects -type root
Nitro-SoC> # set_property -objects root -name rct_last_stage -value setup_conv
Nitro-SoC> # config_clock_timing -name low_effort_io_optimization
Nitro-SoC> # config_clock_timing -name optimize_effort_level
Nitro-SoC> # fk_msg Running hold_init
Nitro-SoC> # new_config_flow -name flow_msg_prompt -quiet
Nitro-SoC> # new_config_flow -name verbose_level
RCT info: Running hold_init
Nitro-SoC> # fk_msg Configuring the timer for OPT
Nitro-SoC> # new_config_flow -name flow_msg_prompt -quiet
Nitro-SoC> # new_config_flow -name verbose_level
RCT info: Configuring the timer for OPT
Nitro-SoC> # set_rcd_models -stage post_cts
Nitro-SoC> # config_shell -echo false
#################################################################################################################

 Auto Ideal Fanout Threshold for design 'integrationMult'
--------------------------------
| auto_ideal_fanout_threshold* | 
|------------------------------|
| 1024                         | 
--------------------------------


#################################################################################################################
#################################################################################################################
INFO: Resetting the config_extraction to default.
#################################################################################################################
Setting the Parasitic and Delay models for a (Full GR) -OR- (DR+GR mix) Extraction & Timing...

Parasitic models:
--------------------------------------------------
| Wiring       | Clock Coupling | Data  Coupling | 
|--------------+----------------+----------------|
| Global Route | Full           | Predictive     | 
|--------------+----------------+----------------|
| Detail Route | Full           | Predictive     | 
--------------------------------------------------


Delay models:
---------------------------------
| Name  | Model    | Base Model | 
|-------+----------+------------|
| Data  | adaptive | voltage    | 
|-------+----------+------------|
| Clock | accurate | voltage    | 
---------------------------------


Nitro-SoC> # config_timing -use_pin_specific_clock_latency_and_propagation false
Nitro-SoC> # config_timing -disable_clock_gating_checks false
Nitro-SoC> # config_timing -enable_skew_estimation false
Nitro-SoC> # get_clocks -filter @is_propagate==false && @is_virtual==false
info UI34: no objects were found for '*'
Nitro-SoC> # set_ds -remove
info UI33: performed prune_mcmm_dominated_scenarios for 0 sec (CPU time: 0 sec; MEM: RSS - 373M, CVMEM - 1812M, PVMEM - 2637M)
Nitro-SoC> # get_modes
Nitro-SoC> # get_modes default
Nitro-SoC> # get_property -name enable default
Nitro-SoC> # get_modes new_mode
Nitro-SoC> # get_property -name enable new_mode
Nitro-SoC> # get_corners
Nitro-SoC> # get_corners slow
Nitro-SoC> # get_property -name enable slow
Nitro-SoC> # get_corners slow
Nitro-SoC> # get_property -name setup slow
Nitro-SoC> # get_corners slow
Nitro-SoC> # get_property -name hold slow
Nitro-SoC> # get_corners fast
Nitro-SoC> # get_property -name enable fast
Nitro-SoC> # get_corners fast
Nitro-SoC> # get_property -name setup fast
Nitro-SoC> # get_corners fast
Nitro-SoC> # get_property -name hold fast
Nitro-SoC> # get_corners corner_0_0
Nitro-SoC> # get_property -name enable corner_0_0
Nitro-SoC> # get_corners corner_0_0
Nitro-SoC> # get_property -name setup corner_0_0
Nitro-SoC> # get_corners corner_0_0
Nitro-SoC> # get_property -name hold corner_0_0
Nitro-SoC> # fk_msg Restored Initially Activated Modes and Corners
Nitro-SoC> # new_config_flow -name flow_msg_prompt -quiet
Nitro-SoC> # new_config_flow -name verbose_level
RCT info: Restored Initially Activated Modes and Corners
Nitro-SoC> # config_nitro_flow -name power_corner
Nitro-SoC> # get_config -name ref_flows/power_corner
Nitro-SoC> # report_design_mode
-------------------------------------------
| Mode     | Enable | System | Corners    | 
|----------+--------+--------+------------|
| default  | false  | true   | slow       | 
|          |        |        | fast       | 
|          |        |        | corner_0_0 | 
|----------+--------+--------+------------|
| new_mode | true   | false  | corner_0_0 | 
-------------------------------------------


Nitro-SoC> # report_analysis_corner
--------------------------------------------------------------------------------------------------------------------------------------------------------------
| Corner     | Enable | Setup | Hold  | CRPR       | SI   | Power   | EM   | Voltage Drop | DRC        | Process                    | RC Temp | Scale Factor | 
|------------+--------+-------+-------+------------+------+---------+------+--------------+------------+----------------------------+---------+--------------|
| slow       | false  | true  | false | setup_hold | none | leakage | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
|------------+--------+-------+-------+------------+------+---------+------+--------------+------------+----------------------------+---------+--------------|
| fast       | false  | false | false | setup_hold | none | leakage | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
|------------+--------+-------+-------+------------+------+---------+------+--------------+------------+----------------------------+---------+--------------|
| corner_0_0 | true   | true  | true  | setup_hold | none | none    | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
--------------------------------------------------------------------------------------------------------------------------------------------------------------


Nitro-SoC> # get_corners
Nitro-SoC> # fk_msg  Stage hold MCMM : 
Nitro-SoC> # new_config_flow -name flow_msg_prompt -quiet
Nitro-SoC> # new_config_flow -name verbose_level
RCT info: Stage hold MCMM :
Nitro-SoC> # report_mcmm_scenarios
Report 'report_mcmm_scenarios': MCMM Scenarios
Generated on Fri Dec 23 13:59:46 2022
  
-------------------------
|    MCMM Scenarios     |
|------------+----------|
|            | new_mode | 
|------------+----------|
| corner_0_0 | B        | 
-------------------------


info UI33: performed report_mcmm_scenarios for 0 sec (CPU time: 0 sec; MEM: RSS - 373M, CVMEM - 1812M, PVMEM - 2637M)
Nitro-SoC> # fk_msg hold_init complete
Nitro-SoC> # new_config_flow -name flow_msg_prompt -quiet
Nitro-SoC> # new_config_flow -name verbose_level
RCT info: hold_init complete
Nitro-SoC> # get_objects -type root
Nitro-SoC> # set_property -objects root -name rct_last_stage -value hold_init
Nitro-SoC> # config_clock_timing -name low_effort_io_optimization
Nitro-SoC> # config_clock_timing -name optimize_effort_level
Nitro-SoC> # fk_msg Running hold_sweep
Nitro-SoC> # new_config_flow -name flow_msg_prompt -quiet
Nitro-SoC> # new_config_flow -name verbose_level
RCT info: Running hold_sweep
Nitro-SoC> # fk_msg Skipping stage hold_sweep due to low effort execution
Nitro-SoC> # new_config_flow -name flow_msg_prompt -quiet
Nitro-SoC> # new_config_flow -name verbose_level
RCT info: Skipping stage hold_sweep due to low effort execution
Nitro-SoC> # fk_msg hold_sweep complete
Nitro-SoC> # new_config_flow -name flow_msg_prompt -quiet
Nitro-SoC> # new_config_flow -name verbose_level
RCT info: hold_sweep complete
Nitro-SoC> # get_objects -type root
Nitro-SoC> # set_property -objects root -name rct_last_stage -value hold_sweep
Nitro-SoC> # config_clock_timing -name low_effort_io_optimization
Nitro-SoC> # config_clock_timing -name optimize_effort_level
Nitro-SoC> # fk_msg Running hold_setup
Nitro-SoC> # new_config_flow -name flow_msg_prompt -quiet
Nitro-SoC> # new_config_flow -name verbose_level
RCT info: Running hold_setup
Nitro-SoC> # fk_msg Skipping stage hold_setup due to low effort execution
Nitro-SoC> # new_config_flow -name flow_msg_prompt -quiet
Nitro-SoC> # new_config_flow -name verbose_level
RCT info: Skipping stage hold_setup due to low effort execution
Nitro-SoC> # fk_msg hold_setup complete
Nitro-SoC> # new_config_flow -name flow_msg_prompt -quiet
Nitro-SoC> # new_config_flow -name verbose_level
RCT info: hold_setup complete
Nitro-SoC> # get_objects -type root
Nitro-SoC> # set_property -objects root -name rct_last_stage -value hold_setup
Nitro-SoC> # config_clock_timing -name low_effort_io_optimization
Nitro-SoC> # config_clock_timing -name optimize_effort_level
Nitro-SoC> # fk_msg Running hold_local
Nitro-SoC> # new_config_flow -name flow_msg_prompt -quiet
Nitro-SoC> # new_config_flow -name verbose_level
RCT info: Running hold_local
Nitro-SoC> # get_top_partition
Nitro-SoC> # get_property -objects integrationMult -name optimize_max_util
Nitro-SoC> # get_top_partition
Nitro-SoC> # set_property -objects integrationMult -name optimize_max_util -value 100
Nitro-SoC> # config_optimize -enable_area_leakage_tradeoff_in_hold_opt true
Nitro-SoC> # config_clock_timing -name holdopt_repeater_list
Nitro-SoC> # config_flows -action get -hold_opt_cell_list 
Nitro-SoC> # config_shell -echo false
Nitro-SoC> # fk_msg -type warning No explicit cells were specified for hold optimization
Nitro-SoC> # new_config_flow -name flow_msg_prompt -quiet
Nitro-SoC> # new_config_flow -name verbose_level
RCT warning: No explicit cells were specified for hold optimization
Nitro-SoC> # get_config -name config_auto_learning -param reserve_white_space_for_hold
Nitro-SoC> # config_power_optimize -dont_increase_area true
Nitro-SoC> # optimize -mode local -objective hold
Nitro-SoC> # config_shell -echo false
warning OPT307: Limited number of parallel processes in optimization to 2 based on application settings (requested 4 processes).
info CHK10: Checking placement...
info UI32: performing optimize in local mode  (started at Fri Dec 23 13:59:46 2022)
Report 'integrationMult': Design Report
Generated on Fri Dec 23 13:59:46 2022
  
--------------------------
|  Hierarchy Statistics  |
|----------------+-------|
|                | Count | 
|----------------+-------|
| Hier Cells     | 6     | 
| Constant Cells | 4     | 
| Spare Cells    | 0     | 
| Clock Cells    | 0     | 
| Scan Cells     | N/A   | 
| Leaf Cells     | 2956  | 
| Unplaced Cells | 0     | 
--------------------------


  
---------------------------------------
|        Leaf Cells Statistics        |
|----------------+-------+------------|
|                | Count | Percentage | 
|----------------+-------+------------|
| Buffers        | 5     | 0.16       | 
| Inverters      | 149   | 5.04       | 
| Registers      | 132   | 4.46       | 
| Latches        | 0     | 0          | 
| Complex Cells  | 1126  | 38.09      | 
| Filler Cells   | 0     | 0          | 
| Physical Cells | 0     | 0          | 
| Logical Cells  | 2956  | 100        | 
---------------------------------------


  
-----------------------------------------------------------------
|                   Placement Area Statistics                   |
|--------------------+------------------------+-----------------|
|                    | Area (sq-micro (e-12)) | Utilization (%) | 
|--------------------+------------------------+-----------------|
| Standard Cells     | 6028.62                | 52              | 
| Buffers, Inverters | 105.602                | 0.91            | 
| Filler Cells       | 0                      | 0               | 
| Physical Cells     | 0                      | 0               | 
| Placeable Row Area | 11592.8                | 100             | 
-----------------------------------------------------------------


  
----------------------------------------
|         Flat Nets Statistics         |
|-----------------+-------+------------|
|                 | Count | Percentage | 
|-----------------+-------+------------|
| All             | 3895  | 100        | 
| Orphaned        | 2     | 0.05       | 
| Multi Driver    | 0     | 0          | 
| 1 Fanout        | 3178  | 81.59      | 
| 2 Fanouts       | 418   | 10.73      | 
| 3-30 Fanouts    | 238   | 6.11       | 
| 30-127 Fanouts  | 59    | 1.51       | 
| 128-500 Fanouts | 0     | 0          | 
| > 500 Fanouts   | 0     | 0          | 
----------------------------------------


Report 'gr_config': GR Config Report
Generated on Fri Dec 23 13:59:46 2022
  
---------------------------------------------------------------
|                      GR Configuration                       |
|-----------------+----------+--------+-----------+-----------|
|                 | Mode     | Tracks | Min Layer | Max Layer | 
|-----------------+----------+--------+-----------+-----------|
| integrationMult | unfolded | 30     | 1         | 8         | 
---------------------------------------------------------------


info OPT221: The optimizer only reports negative slack path groups (SETUP)
info TA_CMDS6300: Running Multi-Core Timing Analysis using 2 CPUs.
info EXTR538: The corner corner_0_0 check passed!
info EXTR540: The extraction technology check passed!
info OPT221: The optimizer only reports negative slack path groups (HOLD)
Report 'report_path_group': Path Group
Generated on Fri Dec 23 13:59:46 2022
  
--------------------------------------------------------------------------------------------------------------------------------
|                                                  PATH GROUPS (HOLD) (nano)                                                   |
|------------+-----+--------+--------+-----------+-----------+---------------------+-----------------------+---------+---------|
|            | QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS     | TNS     | 
|------------+-----+--------+--------+-----------+-----------+---------------------+-----------------------+---------+---------|
| **global** |     | 1      |        | 10.0000   | 196       | 23                  | 12                    | -0.0270 | -0.4840 | 
|------------+-----+--------+--------+-----------+-----------+---------------------+-----------------------+---------+---------|
| **qor**    |     | 1      |        | 10.0000   | 196       | 23                  | 12                    | -0.0270 | -0.4840 | 
|------------+-----+--------+--------+-----------+-----------+---------------------+-----------------------+---------+---------|
| **inputs** | *   | 1      |        | 10.0000   | 128       | 23                  | 18                    | -0.0270 | -0.4840 | 
--------------------------------------------------------------------------------------------------------------------------------


info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 392M, CVMEM - 1843M, PVMEM - 2637M)
--------------------------------------------------
| Wiring       | Clock Coupling | Data  Coupling | 
|--------------+----------------+----------------|
| Global Route | Full           | Predictive     | 
|--------------+----------------+----------------|
| Detail Route | Full           | Predictive     | 
--------------------------------------------------


Cell Density Map Utilization - 97 objects 
    --- get_objects -type cell_density_rect -of [get_objects cell_density_ma --->
25  |============ 4
30  |================== 6
35  |=== 1
40  |========= 3
45  |============================== 10
50  |===================================================================== 23
55  |======================================================================== 24
60  |========================================================= 19
65  |===================== 7
70  | 0
75  | 0
80  | 0
85  | 0
90  | 0
95  | 0
100 | 0
105 | 0
110 | 0
115 | 0
120 | 0
125 | 0
130 | 0
135 | 0
140 | 0
145 | 0
150 |
    V      get_property -name utilization -object %object%


info OPT1: Analyzing design integrationMult.
info OPT24: optimize_max_util is set to 100% in partition integrationMult (0 density boxes are currently over utilized: max=69.3806%).

WNS:0 TNS:0 WHS:-27 THS:-484 SLEW:0 CAP:0.0 AREA:6028.62


Partition 'integrationMult' qualifies for soft timing-driven layer assignment.
info OPT226: Running optimization with 2 processes.
info OPT5: Optimizing objective AREA for HOLD.
warning No default leakage corner enabled for area optimization, leakage power may increase after the optimization
SLEW:0 CAP:0.0 AREA:6028.62

info OPT10: optimized 3946 targets
SLEW:0 CAP:0.0 AREA:6028.62

info OPT9: total 3946 nets optimized
info OPT24: optimize_max_util is set to 100% in partition integrationMult (0 density boxes are currently over utilized: max=69.3806%).

info OPT6: cpu [0h:0m:0s] memory [1g:697m:692k]
info OPT225: Completed optimization in local mode with HOLD objective and HOLD sweep step in 0 sec (CPU time: 0 sec; MEM: RSS - 400M, CVMEM - 1812M, PVMEM - 2637M)
info OPT5: Optimizing objective HOLD.
info OPT223: Performing area aware hold fixing
info No default leakage corner enabled for hold optimization, disabling leakage aware and using area aware instead
info DDR: Performing initial density recovery
info DDR: Performed initial density recovery in 0 seconds (CPU: 0 seconds)
WNS:0 TNS:0 WHS:-27 THS:-484 SLEW:0 CAP:0.0 AREA:6028.62
info OPT226: Running optimization with 2 processes.
info OPT2: Pass 1 optimization.
WNS:0 TNS:0 WHS:0 THS:0 SLEW:0 CAP:0.0 AREA:6050.17
WNS:0 TNS:0 WHS:0 THS:0 SLEW:0 CAP:0.0 AREA:6050.17

info OPT3: 23 nets evaluated, 23 optimized in this pass.
info OPT24: optimize_max_util is set to 100% in partition integrationMult (0 density boxes are currently over utilized: max=69.3806%).

info OPT6: cpu [0h:0m:0s] memory [1g:697m:708k]
info OPT4: Total 23 nets evaluated, 23 optimized.
info OPT6: cpu [0h:0m:0s] memory [1g:697m:672k]
info OPT225: Completed optimization in local mode with HOLD objective and HOLD step in 0 sec (CPU time: 0 sec; MEM: RSS - 401M, CVMEM - 1812M, PVMEM - 2637M)
WNS:0 TNS:0 WHS:0 THS:0 SLEW:0 CAP:0.0 AREA:6050.17

info OPT24: optimize_max_util is set to 100% in partition integrationMult (0 density boxes are currently over utilized: max=69.3806%).


info DUM207: optimize: re-initialized cell-density map for partition integrationMult old bin-size 8x8 rows new bin-size 8x8 rows.
info DUM204: optimize: re-initialized cell-density map for partition integrationMult old max-util 100 new max-util 100.
Report 'integrationMult': Design Report
Generated on Fri Dec 23 13:59:47 2022
  
--------------------------
|  Hierarchy Statistics  |
|----------------+-------|
|                | Count | 
|----------------+-------|
| Hier Cells     | 6     | 
| Constant Cells | 4     | 
| Spare Cells    | 0     | 
| Clock Cells    | 4     | 
| Scan Cells     | N/A   | 
| Leaf Cells     | 2983  | 
| Unplaced Cells | 0     | 
--------------------------


  
---------------------------------------
|        Leaf Cells Statistics        |
|----------------+-------+------------|
|                | Count | Percentage | 
|----------------+-------+------------|
| Buffers        | 32    | 1.07       | 
| Inverters      | 149   | 4.99       | 
| Registers      | 132   | 4.42       | 
| Latches        | 0     | 0          | 
| Complex Cells  | 1126  | 37.74      | 
| Filler Cells   | 0     | 0          | 
| Physical Cells | 0     | 0          | 
| Logical Cells  | 2983  | 100        | 
---------------------------------------


  
-----------------------------------------------------------------
|                   Placement Area Statistics                   |
|--------------------+------------------------+-----------------|
|                    | Area (sq-micro (e-12)) | Utilization (%) | 
|--------------------+------------------------+-----------------|
| Standard Cells     | 6050.17                | 52.18           | 
| Buffers, Inverters | 127.148                | 1.09            | 
| Filler Cells       | 0                      | 0               | 
| Physical Cells     | 0                      | 0               | 
| Placeable Row Area | 11592.8                | 100             | 
-----------------------------------------------------------------


  
----------------------------------------
|         Flat Nets Statistics         |
|-----------------+-------+------------|
|                 | Count | Percentage | 
|-----------------+-------+------------|
| All             | 3913  | 100        | 
| Orphaned        | 2     | 0.05       | 
| Multi Driver    | 0     | 0          | 
| 1 Fanout        | 3202  | 81.82      | 
| 2 Fanouts       | 417   | 10.65      | 
| 3-30 Fanouts    | 237   | 6.05       | 
| 30-127 Fanouts  | 55    | 1.4        | 
| 128-500 Fanouts | 0     | 0          | 
| > 500 Fanouts   | 0     | 0          | 
----------------------------------------


info OPT221: The optimizer only reports negative slack path groups (SETUP)
info OPT221: The optimizer only reports negative slack path groups (HOLD)
Cell Density Map Utilization - 97 objects 
    --- get_objects -type cell_density_rect -of [get_objects cell_density_ma --->
25  |=========== 4
30  |================ 6
35  |== 1
40  |======== 3
45  |======================== 9
50  |============================================================ 22
55  |======================================================================== 26
60  |================================================= 18
65  |====================== 8
70  | 0
75  | 0
80  | 0
85  | 0
90  | 0
95  | 0
100 | 0
105 | 0
110 | 0
115 | 0
120 | 0
125 | 0
130 | 0
135 | 0
140 | 0
145 | 0
150 |
    V      get_property -name utilization -object %object%

warning UI160: Clear all variables that may contain removed objects.
info UI33: performed optimize in local mode for 0 sec (CPU time: 0 sec; MEM: RSS - 393M, CVMEM - 1843M, PVMEM - 2637M)
Nitro-SoC> # config_power_optimize -dont_increase_area false
Nitro-SoC> # get_top_partition
Nitro-SoC> # set_property -objects integrationMult -name optimize_max_util -value 100.0
Nitro-SoC> # fk_msg hold_local complete
Nitro-SoC> # new_config_flow -name flow_msg_prompt -quiet
Nitro-SoC> # new_config_flow -name verbose_level
RCT info: hold_local complete
Nitro-SoC> # get_objects -type root
Nitro-SoC> # set_property -objects root -name rct_last_stage -value hold_local
Nitro-SoC> # config_clock_timing -name low_effort_io_optimization
Nitro-SoC> # config_clock_timing -name optimize_effort_level
Nitro-SoC> # fk_msg Running hold_incr
Nitro-SoC> # new_config_flow -name flow_msg_prompt -quiet
Nitro-SoC> # new_config_flow -name verbose_level
RCT info: Running hold_incr
Nitro-SoC> # config_units -for output -value_type time -units pico
Nitro-SoC> # get_slack -wns -min
Nitro-SoC> # config_units -for output -value_type time -units nano
Nitro-SoC> # get_timing_endpoints -hold -type negative_slack
info UI33: performed get_timing_endpoints for 0 sec (CPU time: 0 sec; MEM: RSS - 393M, CVMEM - 1843M, PVMEM - 2637M)
Nitro-SoC> # get_top_partition
Nitro-SoC> # get_property -objects integrationMult -name optimize_max_util
Nitro-SoC> # get_top_partition
Nitro-SoC> # set_property -objects integrationMult -name optimize_max_util -value 100
Nitro-SoC> # config_optimize -density_recovery_threshold 20
Nitro-SoC> # optimize -mode local -objective density
Nitro-SoC> # config_shell -echo false
warning OPT307: Limited number of parallel processes in optimization to 2 based on application settings (requested 4 processes).
info CHK10: Checking placement...
info UI32: performing optimize in local mode  (started at Fri Dec 23 13:59:47 2022)
Report 'integrationMult': Design Report
Generated on Fri Dec 23 13:59:47 2022
  
--------------------------
|  Hierarchy Statistics  |
|----------------+-------|
|                | Count | 
|----------------+-------|
| Hier Cells     | 6     | 
| Constant Cells | 4     | 
| Spare Cells    | 0     | 
| Clock Cells    | 4     | 
| Scan Cells     | N/A   | 
| Leaf Cells     | 2983  | 
| Unplaced Cells | 0     | 
--------------------------


  
---------------------------------------
|        Leaf Cells Statistics        |
|----------------+-------+------------|
|                | Count | Percentage | 
|----------------+-------+------------|
| Buffers        | 32    | 1.07       | 
| Inverters      | 149   | 4.99       | 
| Registers      | 132   | 4.42       | 
| Latches        | 0     | 0          | 
| Complex Cells  | 1126  | 37.74      | 
| Filler Cells   | 0     | 0          | 
| Physical Cells | 0     | 0          | 
| Logical Cells  | 2983  | 100        | 
---------------------------------------


  
-----------------------------------------------------------------
|                   Placement Area Statistics                   |
|--------------------+------------------------+-----------------|
|                    | Area (sq-micro (e-12)) | Utilization (%) | 
|--------------------+------------------------+-----------------|
| Standard Cells     | 6050.17                | 52.18           | 
| Buffers, Inverters | 127.148                | 1.09            | 
| Filler Cells       | 0                      | 0               | 
| Physical Cells     | 0                      | 0               | 
| Placeable Row Area | 11592.8                | 100             | 
-----------------------------------------------------------------


  
----------------------------------------
|         Flat Nets Statistics         |
|-----------------+-------+------------|
|                 | Count | Percentage | 
|-----------------+-------+------------|
| All             | 3913  | 100        | 
| Orphaned        | 2     | 0.05       | 
| Multi Driver    | 0     | 0          | 
| 1 Fanout        | 3202  | 81.82      | 
| 2 Fanouts       | 417   | 10.65      | 
| 3-30 Fanouts    | 237   | 6.05       | 
| 30-127 Fanouts  | 55    | 1.4        | 
| 128-500 Fanouts | 0     | 0          | 
| > 500 Fanouts   | 0     | 0          | 
----------------------------------------


Report 'gr_config': GR Config Report
Generated on Fri Dec 23 13:59:47 2022
  
---------------------------------------------------------------
|                      GR Configuration                       |
|-----------------+----------+--------+-----------+-----------|
|                 | Mode     | Tracks | Min Layer | Max Layer | 
|-----------------+----------+--------+-----------+-----------|
| integrationMult | unfolded | 30     | 1         | 8         | 
---------------------------------------------------------------


info OPT221: The optimizer only reports negative slack path groups (SETUP)
info OPT221: The optimizer only reports negative slack path groups (HOLD)
--------------------------------------------------
| Wiring       | Clock Coupling | Data  Coupling | 
|--------------+----------------+----------------|
| Global Route | Full           | Predictive     | 
|--------------+----------------+----------------|
| Detail Route | Full           | Predictive     | 
--------------------------------------------------


Cell Density Map Utilization - 97 objects 
    --- get_objects -type cell_density_rect -of [get_objects cell_density_ma --->
25  |=========== 4
30  |================ 6
35  |== 1
40  |======== 3
45  |======================== 9
50  |============================================================ 22
55  |======================================================================== 26
60  |================================================= 18
65  |====================== 8
70  | 0
75  | 0
80  | 0
85  | 0
90  | 0
95  | 0
100 | 0
105 | 0
110 | 0
115 | 0
120 | 0
125 | 0
130 | 0
135 | 0
140 | 0
145 | 0
150 |
    V      get_property -name utilization -object %object%


info OPT1: Analyzing design integrationMult.
info OPT24: optimize_max_util is set to 100% in partition integrationMult (0 density boxes are currently over utilized: max=69.3806%).

WNS:0 TNS:0 WHS:0 THS:0 SLEW:0 CAP:0.0 AREA:6050.17


Partition 'integrationMult' qualifies for soft timing-driven layer assignment.
info OPT5: Optimizing objective DENSITY.
info OPT7: Setting timing endpoints with negative slack (TPNS) to zero slack to allow optimization to use timing slack on sub-critical timing paths.
info OPT226: Running optimization with 2 processes.
info OPT23: Collected 0 targets from 0 bins with utilization greater than 80% within partition integrationMult.
info OPT225: Completed optimization in local mode with DENSITY objective and DENSITY step in 0 sec (CPU time: 0 sec; MEM: RSS - 401M, CVMEM - 1843M, PVMEM - 2637M)
info OPT8: Restoring correct timing at timing endpoints with negative slack (TPNS).
WNS:0 TNS:0 WHS:0 THS:0 SLEW:0 CAP:0.0 AREA:6050.17

info OPT24: optimize_max_util is set to 100% in partition integrationMult (0 density boxes are currently over utilized: max=69.3806%).


info DUM207: optimize: re-initialized cell-density map for partition integrationMult old bin-size 8x8 rows new bin-size 8x8 rows.
info DUM204: optimize: re-initialized cell-density map for partition integrationMult old max-util 100 new max-util 100.
Report 'integrationMult': Design Report
Generated on Fri Dec 23 13:59:47 2022
  
--------------------------
|  Hierarchy Statistics  |
|----------------+-------|
|                | Count | 
|----------------+-------|
| Hier Cells     | 6     | 
| Constant Cells | 4     | 
| Spare Cells    | 0     | 
| Clock Cells    | 4     | 
| Scan Cells     | N/A   | 
| Leaf Cells     | 2983  | 
| Unplaced Cells | 0     | 
--------------------------


  
---------------------------------------
|        Leaf Cells Statistics        |
|----------------+-------+------------|
|                | Count | Percentage | 
|----------------+-------+------------|
| Buffers        | 32    | 1.07       | 
| Inverters      | 149   | 4.99       | 
| Registers      | 132   | 4.42       | 
| Latches        | 0     | 0          | 
| Complex Cells  | 1126  | 37.74      | 
| Filler Cells   | 0     | 0          | 
| Physical Cells | 0     | 0          | 
| Logical Cells  | 2983  | 100        | 
---------------------------------------


  
-----------------------------------------------------------------
|                   Placement Area Statistics                   |
|--------------------+------------------------+-----------------|
|                    | Area (sq-micro (e-12)) | Utilization (%) | 
|--------------------+------------------------+-----------------|
| Standard Cells     | 6050.17                | 52.18           | 
| Buffers, Inverters | 127.148                | 1.09            | 
| Filler Cells       | 0                      | 0               | 
| Physical Cells     | 0                      | 0               | 
| Placeable Row Area | 11592.8                | 100             | 
-----------------------------------------------------------------


  
----------------------------------------
|         Flat Nets Statistics         |
|-----------------+-------+------------|
|                 | Count | Percentage | 
|-----------------+-------+------------|
| All             | 3913  | 100        | 
| Orphaned        | 2     | 0.05       | 
| Multi Driver    | 0     | 0          | 
| 1 Fanout        | 3202  | 81.82      | 
| 2 Fanouts       | 417   | 10.65      | 
| 3-30 Fanouts    | 237   | 6.05       | 
| 30-127 Fanouts  | 55    | 1.4        | 
| 128-500 Fanouts | 0     | 0          | 
| > 500 Fanouts   | 0     | 0          | 
----------------------------------------


info OPT221: The optimizer only reports negative slack path groups (SETUP)
info OPT221: The optimizer only reports negative slack path groups (HOLD)
Cell Density Map Utilization - 97 objects 
    --- get_objects -type cell_density_rect -of [get_objects cell_density_ma --->
25  |=========== 4
30  |================ 6
35  |== 1
40  |======== 3
45  |======================== 9
50  |============================================================ 22
55  |======================================================================== 26
60  |================================================= 18
65  |====================== 8
70  | 0
75  | 0
80  | 0
85  | 0
90  | 0
95  | 0
100 | 0
105 | 0
110 | 0
115 | 0
120 | 0
125 | 0
130 | 0
135 | 0
140 | 0
145 | 0
150 |
    V      get_property -name utilization -object %object%

warning UI160: Clear all variables that may contain removed objects.
info UI33: performed optimize in local mode for 0 sec (CPU time: 0 sec; MEM: RSS - 393M, CVMEM - 1843M, PVMEM - 2637M)
Nitro-SoC> # get_top_partition
Nitro-SoC> # set_property -objects integrationMult -name optimize_max_util -value 100.0
Nitro-SoC> # get_top_partition
Nitro-SoC> # get_property -objects integrationMult -name optimize_max_util
Nitro-SoC> # get_top_partition
Nitro-SoC> # set_property -objects integrationMult -name optimize_max_util -value 100
Nitro-SoC> # config_optimize -enable_area_leakage_tradeoff_in_hold_opt true
Nitro-SoC> # config_clock_timing -name holdopt_repeater_list
Nitro-SoC> # config_flows -action get -hold_opt_cell_list 
Nitro-SoC> # config_shell -echo false
Nitro-SoC> # fk_msg -type warning No explicit cells were specified for hold optimization
Nitro-SoC> # new_config_flow -name flow_msg_prompt -quiet
Nitro-SoC> # new_config_flow -name verbose_level
RCT warning: No explicit cells were specified for hold optimization
Nitro-SoC> # get_config -name config_auto_learning -param reserve_white_space_for_hold
Nitro-SoC> # config_power_optimize -dont_increase_area true
Nitro-SoC> # optimize -mode local -objective hold
Nitro-SoC> # config_shell -echo false
warning OPT307: Limited number of parallel processes in optimization to 2 based on application settings (requested 4 processes).
info CHK10: Checking placement...
info UI32: performing optimize in local mode  (started at Fri Dec 23 13:59:47 2022)
Report 'integrationMult': Design Report
Generated on Fri Dec 23 13:59:47 2022
  
--------------------------
|  Hierarchy Statistics  |
|----------------+-------|
|                | Count | 
|----------------+-------|
| Hier Cells     | 6     | 
| Constant Cells | 4     | 
| Spare Cells    | 0     | 
| Clock Cells    | 4     | 
| Scan Cells     | N/A   | 
| Leaf Cells     | 2983  | 
| Unplaced Cells | 0     | 
--------------------------


  
---------------------------------------
|        Leaf Cells Statistics        |
|----------------+-------+------------|
|                | Count | Percentage | 
|----------------+-------+------------|
| Buffers        | 32    | 1.07       | 
| Inverters      | 149   | 4.99       | 
| Registers      | 132   | 4.42       | 
| Latches        | 0     | 0          | 
| Complex Cells  | 1126  | 37.74      | 
| Filler Cells   | 0     | 0          | 
| Physical Cells | 0     | 0          | 
| Logical Cells  | 2983  | 100        | 
---------------------------------------


  
-----------------------------------------------------------------
|                   Placement Area Statistics                   |
|--------------------+------------------------+-----------------|
|                    | Area (sq-micro (e-12)) | Utilization (%) | 
|--------------------+------------------------+-----------------|
| Standard Cells     | 6050.17                | 52.18           | 
| Buffers, Inverters | 127.148                | 1.09            | 
| Filler Cells       | 0                      | 0               | 
| Physical Cells     | 0                      | 0               | 
| Placeable Row Area | 11592.8                | 100             | 
-----------------------------------------------------------------


  
----------------------------------------
|         Flat Nets Statistics         |
|-----------------+-------+------------|
|                 | Count | Percentage | 
|-----------------+-------+------------|
| All             | 3913  | 100        | 
| Orphaned        | 2     | 0.05       | 
| Multi Driver    | 0     | 0          | 
| 1 Fanout        | 3202  | 81.82      | 
| 2 Fanouts       | 417   | 10.65      | 
| 3-30 Fanouts    | 237   | 6.05       | 
| 30-127 Fanouts  | 55    | 1.4        | 
| 128-500 Fanouts | 0     | 0          | 
| > 500 Fanouts   | 0     | 0          | 
----------------------------------------


Report 'gr_config': GR Config Report
Generated on Fri Dec 23 13:59:47 2022
  
---------------------------------------------------------------
|                      GR Configuration                       |
|-----------------+----------+--------+-----------+-----------|
|                 | Mode     | Tracks | Min Layer | Max Layer | 
|-----------------+----------+--------+-----------+-----------|
| integrationMult | unfolded | 30     | 1         | 8         | 
---------------------------------------------------------------


info OPT221: The optimizer only reports negative slack path groups (SETUP)
info OPT221: The optimizer only reports negative slack path groups (HOLD)
--------------------------------------------------
| Wiring       | Clock Coupling | Data  Coupling | 
|--------------+----------------+----------------|
| Global Route | Full           | Predictive     | 
|--------------+----------------+----------------|
| Detail Route | Full           | Predictive     | 
--------------------------------------------------


Cell Density Map Utilization - 97 objects 
    --- get_objects -type cell_density_rect -of [get_objects cell_density_ma --->
25  |=========== 4
30  |================ 6
35  |== 1
40  |======== 3
45  |======================== 9
50  |============================================================ 22
55  |======================================================================== 26
60  |================================================= 18
65  |====================== 8
70  | 0
75  | 0
80  | 0
85  | 0
90  | 0
95  | 0
100 | 0
105 | 0
110 | 0
115 | 0
120 | 0
125 | 0
130 | 0
135 | 0
140 | 0
145 | 0
150 |
    V      get_property -name utilization -object %object%


info OPT1: Analyzing design integrationMult.
info OPT24: optimize_max_util is set to 100% in partition integrationMult (0 density boxes are currently over utilized: max=69.3806%).

WNS:0 TNS:0 WHS:0 THS:0 SLEW:0 CAP:0.0 AREA:6050.17


Partition 'integrationMult' qualifies for soft timing-driven layer assignment.
WNS:0 TNS:0 WHS:0 THS:0 SLEW:0 CAP:0.0 AREA:6050.17

info OPT24: optimize_max_util is set to 100% in partition integrationMult (0 density boxes are currently over utilized: max=69.3806%).


info DUM207: optimize: re-initialized cell-density map for partition integrationMult old bin-size 8x8 rows new bin-size 8x8 rows.
info DUM204: optimize: re-initialized cell-density map for partition integrationMult old max-util 100 new max-util 100.
Report 'integrationMult': Design Report
Generated on Fri Dec 23 13:59:47 2022
  
--------------------------
|  Hierarchy Statistics  |
|----------------+-------|
|                | Count | 
|----------------+-------|
| Hier Cells     | 6     | 
| Constant Cells | 4     | 
| Spare Cells    | 0     | 
| Clock Cells    | 4     | 
| Scan Cells     | N/A   | 
| Leaf Cells     | 2983  | 
| Unplaced Cells | 0     | 
--------------------------


  
---------------------------------------
|        Leaf Cells Statistics        |
|----------------+-------+------------|
|                | Count | Percentage | 
|----------------+-------+------------|
| Buffers        | 32    | 1.07       | 
| Inverters      | 149   | 4.99       | 
| Registers      | 132   | 4.42       | 
| Latches        | 0     | 0          | 
| Complex Cells  | 1126  | 37.74      | 
| Filler Cells   | 0     | 0          | 
| Physical Cells | 0     | 0          | 
| Logical Cells  | 2983  | 100        | 
---------------------------------------


  
-----------------------------------------------------------------
|                   Placement Area Statistics                   |
|--------------------+------------------------+-----------------|
|                    | Area (sq-micro (e-12)) | Utilization (%) | 
|--------------------+------------------------+-----------------|
| Standard Cells     | 6050.17                | 52.18           | 
| Buffers, Inverters | 127.148                | 1.09            | 
| Filler Cells       | 0                      | 0               | 
| Physical Cells     | 0                      | 0               | 
| Placeable Row Area | 11592.8                | 100             | 
-----------------------------------------------------------------


  
----------------------------------------
|         Flat Nets Statistics         |
|-----------------+-------+------------|
|                 | Count | Percentage | 
|-----------------+-------+------------|
| All             | 3913  | 100        | 
| Orphaned        | 2     | 0.05       | 
| Multi Driver    | 0     | 0          | 
| 1 Fanout        | 3202  | 81.82      | 
| 2 Fanouts       | 417   | 10.65      | 
| 3-30 Fanouts    | 237   | 6.05       | 
| 30-127 Fanouts  | 55    | 1.4        | 
| 128-500 Fanouts | 0     | 0          | 
| > 500 Fanouts   | 0     | 0          | 
----------------------------------------


info OPT221: The optimizer only reports negative slack path groups (SETUP)
info OPT221: The optimizer only reports negative slack path groups (HOLD)
Cell Density Map Utilization - 97 objects 
    --- get_objects -type cell_density_rect -of [get_objects cell_density_ma --->
25  |=========== 4
30  |================ 6
35  |== 1
40  |======== 3
45  |======================== 9
50  |============================================================ 22
55  |======================================================================== 26
60  |================================================= 18
65  |====================== 8
70  | 0
75  | 0
80  | 0
85  | 0
90  | 0
95  | 0
100 | 0
105 | 0
110 | 0
115 | 0
120 | 0
125 | 0
130 | 0
135 | 0
140 | 0
145 | 0
150 |
    V      get_property -name utilization -object %object%

warning UI160: Clear all variables that may contain removed objects.
info UI33: performed optimize in local mode for 0 sec (CPU time: 0 sec; MEM: RSS - 393M, CVMEM - 1843M, PVMEM - 2637M)
Nitro-SoC> # config_power_optimize -dont_increase_area false
Nitro-SoC> # get_top_partition
Nitro-SoC> # set_property -objects integrationMult -name optimize_max_util -value 100.0
Nitro-SoC> # fk_msg hold_incr complete
Nitro-SoC> # new_config_flow -name flow_msg_prompt -quiet
Nitro-SoC> # new_config_flow -name verbose_level
RCT info: hold_incr complete
Nitro-SoC> # get_objects -type root
Nitro-SoC> # set_property -objects root -name rct_last_stage -value hold_incr
Nitro-SoC> # config_clock_timing -name low_effort_io_optimization
Nitro-SoC> # config_clock_timing -name optimize_effort_level
Nitro-SoC> # fk_msg Running hold_legalize_clock
Nitro-SoC> # new_config_flow -name flow_msg_prompt -quiet
Nitro-SoC> # new_config_flow -name verbose_level
RCT info: Running hold_legalize_clock
Nitro-SoC> # fk_msg Skipping stage hold_legalize_clock due to low effort execution
Nitro-SoC> # new_config_flow -name flow_msg_prompt -quiet
Nitro-SoC> # new_config_flow -name verbose_level
RCT info: Skipping stage hold_legalize_clock due to low effort execution
Nitro-SoC> # fk_msg hold_legalize_clock complete
Nitro-SoC> # new_config_flow -name flow_msg_prompt -quiet
Nitro-SoC> # new_config_flow -name verbose_level
RCT info: hold_legalize_clock complete
Nitro-SoC> # config_units -for output -value_type time -units pico
Nitro-SoC> # config_shell -echo_script false
Report 'tmp_name': Application Report
Generated on Fri Dec 23 13:59:47 2022
  
-------------------------------------------------------------------------------------------
|                      Application CPU time and memory usage status                       |
|--------------------------+--------------------------------------------------------------|
| Total memory (MBytes)    | 1843                                                         | 
|--------------------------+--------------------------------------------------------------|
| Heap memory (MBytes)     | 1245                                                         | 
|--------------------------+--------------------------------------------------------------|
| Resident memory (MBytes) | 393                                                          | 
|--------------------------+--------------------------------------------------------------|
| CPU time (minutes)       | 3.22                                                         | 
|--------------------------+--------------------------------------------------------------|
| Elapsed time (minutes)   | 9.68                                                         | 
|--------------------------+--------------------------------------------------------------|
| Load Averages            | 0.42 0.52 0.41                                               | 
|--------------------------+--------------------------------------------------------------|
| Build                    | 1.68700.2.290                                                | 
|--------------------------+--------------------------------------------------------------|
| Version                  | version 2019.1.R2 1.68700.2.290 Fri Nov 29 21:06:00 PST 2019 | 
|--------------------------+--------------------------------------------------------------|
| Calibre Version          | Calibre library v2019.2_14.13                                | 
|--------------------------+--------------------------------------------------------------|
| Computer Name            | localhost.localdomain                                        | 
|--------------------------+--------------------------------------------------------------|
| Cores                    | 4                                                            | 
|--------------------------+--------------------------------------------------------------|
| Frequency (GHz)          | 2.6                                                          | 
|--------------------------+--------------------------------------------------------------|
| Execution mode           | 64                                                           | 
|--------------------------+--------------------------------------------------------------|
| Process id               | 4753                                                         | 
|--------------------------+--------------------------------------------------------------|
| Interaction mode         | window                                                       | 
|--------------------------+--------------------------------------------------------------|
| Log file                 | nitro.log                                                    | 
|--------------------------+--------------------------------------------------------------|
| Journal file             | nitro.jou                                                    | 
|--------------------------+--------------------------------------------------------------|
| Working directory        | /home/vlsi/Desktop/verilogMul/work/.nitro_tmp_localhost.loca | 
|                          | ldomain_4753                                                 | 
-------------------------------------------------------------------------------------------


info UI78: report 'tmp_name' was removed
warning UI1254: Congest map on partition 'integrationMult' is out dated.
Report 'tmp_name': Route Congestion Report
Generated on Fri Dec 23 13:59:47 2022
  
------------------------------------------------------------------------
|                        Congestion Statistics                         |
|----------------+-------------+-------------+-----------+-------------|
|                | X           | Y           | Via       | Total       | 
|----------------+-------------+-------------+-----------+-------------|
| Edge Count     | 2052        | 2080        | 3780      | 7912        | 
|----------------+-------------+-------------+-----------+-------------|
| Overflow Edges | 0           | 59          | 0         | 59          | 
|----------------+-------------+-------------+-----------+-------------|
| Overflow as %  | 0           | 0.745703    | 0         | 0.745703    | 
|----------------+-------------+-------------+-----------+-------------|
| Worst          | 0.916667    | 4.75        | 0.736842  | 4.75        | 
|----------------+-------------+-------------+-----------+-------------|
| Average        | 0.354096    | 0.0363454   | 0.0669034 | 0.106798    | 
|----------------+-------------+-------------+-----------+-------------|
| Overflow Nodes | 0           | 25          | -1        | 25          | 
|----------------+-------------+-------------+-----------+-------------|
| Wire Length    | 3.06673e+08 | 1.64682e+08 | 10881     | 4.71355e+08 | 
------------------------------------------------------------------------


warning UI1254: Congest map on partition 'integrationMult' is out dated.
info UI78: report 'tmp_name' was removed
Report 'tmp_name': QoR Report
Generated on Fri Dec 23 13:59:47 2022
  
-----------------------------------
|        Design Statistics        |
|-----------------------+---------|
|                       | Value   | 
|-----------------------+---------|
| Cell count            | 2989    | 
|-----------------------+---------|
| Net count             | 4448    | 
|-----------------------+---------|
| Hier count            | 7       | 
|-----------------------+---------|
| Area (sq micron)      | 6050.17 | 
|-----------------------+---------|
| Ideal Nets Count      | 0       | 
|-----------------------+---------|
| User Ideal Nets Count | 0       | 
|-----------------------+---------|
| Utilization (%)       | 52.18   | 
-----------------------------------


  
---------------------------------------
|          Timing Statistics          |
|----------------------+-------+------|
|                      | Setup | Hold | 
|----------------------+-------+------|
| Violations Count     | 0     | 0    | 
|----------------------+-------+------|
| Total Negative Slack | 0     | 0    | 
|----------------------+-------+------|
| Worst Negative Slack | 0     | 0    | 
|----------------------+-------+------|
| Worst Violator       | N/A   | N/A  | 
|----------------------+-------+------|
| Required Time        | 0     | 0    | 
|----------------------+-------+------|
| Arrival Time         | 0     | 0    | 
---------------------------------------


  
----------------------------------------------------------------
|                    Design Rule Statistics                    |
|---------------------------+----------------+-----------------|
|                           | Max Transition | Max Capacitance | 
|---------------------------+----------------+-----------------|
| Violations Count          | 0              | 0               | 
|---------------------------+----------------+-----------------|
| Total Cost                | 0              | 0               | 
|---------------------------+----------------+-----------------|
| Worst Violation           | 0              | 0               | 
|---------------------------+----------------+-----------------|
| Worst Violator            | N/A            | N/A             | 
|---------------------------+----------------+-----------------|
| Worst Violator Constraint | 0              | 0               | 
|---------------------------+----------------+-----------------|
| Worst Violator Actual     | 0              | 0               | 
----------------------------------------------------------------


info UI33: performed quality of results report for 0 sec (CPU time: 0 sec; MEM: RSS - 393M, CVMEM - 1843M, PVMEM - 2637M)
info UI78: report 'tmp_name' was removed
Nitro-SoC> # config_units -for output -value_type time -units nano
Nitro-SoC> # get_objects -type root
Nitro-SoC> # set_property -objects root -name rct_last_stage -value hold_legalize_clock
Nitro-SoC> # config_clock_timing -name low_effort_io_optimization
Nitro-SoC> # config_clock_timing -name optimize_effort_level
Nitro-SoC> # fk_msg Running converge_init
Nitro-SoC> # new_config_flow -name flow_msg_prompt -quiet
Nitro-SoC> # new_config_flow -name verbose_level
RCT info: Running converge_init
Nitro-SoC> # fk_msg Configuring the timer for OPT
Nitro-SoC> # new_config_flow -name flow_msg_prompt -quiet
Nitro-SoC> # new_config_flow -name verbose_level
RCT info: Configuring the timer for OPT
Nitro-SoC> # set_rcd_models -stage post_cts
Nitro-SoC> # config_shell -echo false
#################################################################################################################

 Auto Ideal Fanout Threshold for design 'integrationMult'
--------------------------------
| auto_ideal_fanout_threshold* | 
|------------------------------|
| 1024                         | 
--------------------------------


#################################################################################################################
#################################################################################################################
INFO: Resetting the config_extraction to default.
#################################################################################################################
Setting the Parasitic and Delay models for a (Full GR) -OR- (DR+GR mix) Extraction & Timing...

Parasitic models:
--------------------------------------------------
| Wiring       | Clock Coupling | Data  Coupling | 
|--------------+----------------+----------------|
| Global Route | Full           | Predictive     | 
|--------------+----------------+----------------|
| Detail Route | Full           | Predictive     | 
--------------------------------------------------


Delay models:
---------------------------------
| Name  | Model    | Base Model | 
|-------+----------+------------|
| Data  | adaptive | voltage    | 
|-------+----------+------------|
| Clock | accurate | voltage    | 
---------------------------------


Nitro-SoC> # config_timing -use_pin_specific_clock_latency_and_propagation false
Nitro-SoC> # config_timing -disable_clock_gating_checks false
Nitro-SoC> # config_timing -enable_skew_estimation false
Nitro-SoC> # get_clocks -filter @is_propagate==false && @is_virtual==false
info UI34: no objects were found for '*'
Nitro-SoC> # get_modes
Nitro-SoC> # get_modes default
Nitro-SoC> # get_property -name enable default
Nitro-SoC> # get_modes new_mode
Nitro-SoC> # get_property -name enable new_mode
Nitro-SoC> # get_corners
Nitro-SoC> # get_corners slow
Nitro-SoC> # get_property -name enable slow
Nitro-SoC> # get_corners slow
Nitro-SoC> # get_property -name setup slow
Nitro-SoC> # get_corners slow
Nitro-SoC> # get_property -name hold slow
Nitro-SoC> # get_corners fast
Nitro-SoC> # get_property -name enable fast
Nitro-SoC> # get_corners fast
Nitro-SoC> # get_property -name setup fast
Nitro-SoC> # get_corners fast
Nitro-SoC> # get_property -name hold fast
Nitro-SoC> # get_corners corner_0_0
Nitro-SoC> # get_property -name enable corner_0_0
Nitro-SoC> # get_corners corner_0_0
Nitro-SoC> # get_property -name setup corner_0_0
Nitro-SoC> # get_corners corner_0_0
Nitro-SoC> # get_property -name hold corner_0_0
Nitro-SoC> # fk_msg Restored Initially Activated Modes and Corners
Nitro-SoC> # new_config_flow -name flow_msg_prompt -quiet
Nitro-SoC> # new_config_flow -name verbose_level
RCT info: Restored Initially Activated Modes and Corners
Nitro-SoC> # fk_msg  Stage converge MCMM : 
Nitro-SoC> # new_config_flow -name flow_msg_prompt -quiet
Nitro-SoC> # new_config_flow -name verbose_level
RCT info: Stage converge MCMM :
Nitro-SoC> # report_mcmm_scenarios
Report 'report_mcmm_scenarios': MCMM Scenarios
Generated on Fri Dec 23 13:59:47 2022
  
-------------------------
|    MCMM Scenarios     |
|------------+----------|
|            | new_mode | 
|------------+----------|
| corner_0_0 | B        | 
-------------------------


info UI33: performed report_mcmm_scenarios for 0 sec (CPU time: 0 sec; MEM: RSS - 393M, CVMEM - 1843M, PVMEM - 2637M)
Nitro-SoC> # get_corners
Nitro-SoC> # fk_msg converge_init complete
Nitro-SoC> # new_config_flow -name flow_msg_prompt -quiet
Nitro-SoC> # new_config_flow -name verbose_level
RCT info: converge_init complete
Nitro-SoC> # get_objects -type root
Nitro-SoC> # set_property -objects root -name rct_last_stage -value converge_init
Nitro-SoC> # config_clock_timing -name low_effort_io_optimization
Nitro-SoC> # config_clock_timing -name optimize_effort_level
Nitro-SoC> # fk_msg Running converge_vclk_bal
Nitro-SoC> # new_config_flow -name flow_msg_prompt -quiet
Nitro-SoC> # new_config_flow -name verbose_level
RCT info: Running converge_vclk_bal
Nitro-SoC> # config_clock_timing -name balance_virtual_clocks
Nitro-SoC> # fk_msg Balancing virtual clocks
Nitro-SoC> # new_config_flow -name flow_msg_prompt -quiet
Nitro-SoC> # new_config_flow -name verbose_level
RCT info: Balancing virtual clocks
Nitro-SoC> # get_clocks -filter is_virtual
info UI34: no objects were found for '*'
Nitro-SoC> # fk_msg Skipping virtual clock balancing due to absence of virtual clocks
Nitro-SoC> # new_config_flow -name flow_msg_prompt -quiet
Nitro-SoC> # new_config_flow -name verbose_level
RCT info: Skipping virtual clock balancing due to absence of virtual clocks
Nitro-SoC> # fk_msg converge_vclk_bal complete
Nitro-SoC> # new_config_flow -name flow_msg_prompt -quiet
Nitro-SoC> # new_config_flow -name verbose_level
RCT info: converge_vclk_bal complete
Nitro-SoC> # get_objects -type root
Nitro-SoC> # set_property -objects root -name rct_last_stage -value converge_vclk_bal
Nitro-SoC> # config_clock_timing -name low_effort_io_optimization
Nitro-SoC> # config_clock_timing -name optimize_effort_level
Nitro-SoC> # fk_msg Running converge_clock_opt
Nitro-SoC> # new_config_flow -name flow_msg_prompt -quiet
Nitro-SoC> # new_config_flow -name verbose_level
RCT info: Running converge_clock_opt
Nitro-SoC> # fk_msg Skipping stage converge_clock_opt due to low effort execution
Nitro-SoC> # new_config_flow -name flow_msg_prompt -quiet
Nitro-SoC> # new_config_flow -name verbose_level
RCT info: Skipping stage converge_clock_opt due to low effort execution
Nitro-SoC> # fk_msg converge_clock_opt complete
Nitro-SoC> # new_config_flow -name flow_msg_prompt -quiet
Nitro-SoC> # new_config_flow -name verbose_level
RCT info: converge_clock_opt complete
Nitro-SoC> # get_objects -type root
Nitro-SoC> # set_property -objects root -name rct_last_stage -value converge_clock_opt
Nitro-SoC> # config_clock_timing -name low_effort_io_optimization
Nitro-SoC> # config_clock_timing -name optimize_effort_level
Nitro-SoC> # fk_msg Running converge_hold
Nitro-SoC> # new_config_flow -name flow_msg_prompt -quiet
Nitro-SoC> # new_config_flow -name verbose_level
RCT info: Running converge_hold
Nitro-SoC> # fk_msg Skipping stage converge_hold due to low effort execution
Nitro-SoC> # new_config_flow -name flow_msg_prompt -quiet
Nitro-SoC> # new_config_flow -name verbose_level
RCT info: Skipping stage converge_hold due to low effort execution
Nitro-SoC> # fk_msg converge_hold complete
Nitro-SoC> # new_config_flow -name flow_msg_prompt -quiet
Nitro-SoC> # new_config_flow -name verbose_level
RCT info: converge_hold complete
Nitro-SoC> # get_objects -type root
Nitro-SoC> # set_property -objects root -name rct_last_stage -value converge_hold
Nitro-SoC> # config_clock_timing -name low_effort_io_optimization
Nitro-SoC> # config_clock_timing -name optimize_effort_level
Nitro-SoC> # fk_msg Running converge_legalize_clock
Nitro-SoC> # new_config_flow -name flow_msg_prompt -quiet
Nitro-SoC> # new_config_flow -name verbose_level
RCT info: Running converge_legalize_clock
Nitro-SoC> # get_objects -type root
Nitro-SoC> # get_property -objects root -name rct_clock_opt_ran
Nitro-SoC> # set_clock_network -allow_tree fix -allow_reg move -nets clear_dont_modify clear_dont_route
Nitro-SoC> # config_shell -echo false
warning CSDB45: Property 'is_original_fixed_registers' already created.
warning CSDB45: Property 'is_original_fixed_tree_elements' already created.

Setting all clock networks in partition(s) 'integrationMult':
----------------------------------------------------------

Reading networks for clocks '*' ...

-----------------------------------------
|   Clock Tree Stats for clock(s) '*'   |
|-------------------------------+-------|
|                               | Count | 
|-------------------------------+-------|
| Total Clock Nets              | 15    | 
|-------------------------------+-------|
| Total Sequential cells        | 128   | 
|-------------------------------+-------|
| Tree Elements (Combinational) | 8     | 
|-------------------------------+-------|
| Tree Elements (Sequential)    | 0     | 
|-------------------------------+-------|
| Tree Elements (Clock Sources) | 0     | 
|-------------------------------+-------|
| Tree Elements (Total)         | 8     | 
-----------------------------------------


Found 8 pre-existing "fixed" Clock Tree Elements (buff+inv+comb)
 8 Clock Tree Elements (buff+inv+comb):
 Will be dont_modify for optimization

RCT info: Found 0 pre-existing "fixed" Sequential leaf cells of clock networks
 128 Sequential leaf cells of clock networks :
 Move during legalization

Clearing dont_modify property from 15 clock nets
Clearing dont_route property from 15 clock nets

All Clock networks set for partition integrationMult.

Nitro-SoC> # get_cells -filter rct_fixed_cell==true
info UI34: no objects were found for '*'
Nitro-SoC> # set_property -name is_fixed -value true -object 
warning UI705: 'set_property -value' specified value was ignored.
Nitro-SoC> # place_detail
info CHK10: Checking placement...
info UI30: performing detailed placement on partition integrationMult (started at Fri Dec 23 13:59:47 2022)
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
|                                                                   Non-default Parameter Values for 'config_place_detail'                                                                   |
|----------------------------------+---------------------------------------------------------------+-----------+--------------------------------------------------------------+--------------|
| Name                             | Description                                                   | Value     | Default                                                      | User Defined | 
|----------------------------------+---------------------------------------------------------------+-----------+--------------------------------------------------------------+--------------|
| incremental_steps*               | place_detail to do mask swapping if specified, and/or honor   | mask_swap | mask_swap fix_soft_edge_spacing fix_soft_edge_spacing_even_i | true         | 
|                                  | incrementally soft edge spacing constraints on an already     |           | f_hard_constraints_are_not_met                               |              | 
|                                  | legal placement, specify one or more of (mask_swap fix_soft_  |           |                                                              |              | 
|                                  | edge_spacing fix_soft_edge_spacing_even_if_hard_constraints_  |           |                                                              |              | 
|                                  | are_not_met)                                                  |           |                                                              |              | 
|----------------------------------+---------------------------------------------------------------+-----------+--------------------------------------------------------------+--------------|
| optimize_displacement_threshold* | This option is only used when optimize_for option is set to   | 0         | 40                                                           | true         | 
|                                  | DISP. The swapping to improve displacement process is invoked |           |                                                              |              | 
|                                  | if and only if the maximum displacement after legalization is |           |                                                              |              | 
|                                  | more than or equal the specified threshold. The unit is row   |           |                                                              |              | 
|                                  | height.                                                       |           |                                                              |              | 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------


incremental_steps optimize_displacement_threshold
List has 2 elements
info Found 2975 movable and 8 fixed cells in partition integrationMult
info DP107: Legalizer for site FreePDK45_38x28_10R_NP_162NW_34O, has 84 cut rows, with average utilization 52.0636%, utilization with cell bloats 52.0636%.
info Preplacing cells: able to preplace all 128 fixed_origin cells.
info Displacement: num_cells=128 num_moved=0 max_disp=0 total_disp=0 total_disp/num_moved=0.
info DP116: Legalizer has initial 52 illegal movable cells and 0 illegal fixed cells.
info DP128: Legalizer has 52 illegal moveable cells after fix orientation only step.
info DP117: Iteration 1 (without drc) has 2 illegal movable cells.
info DP117: Iteration 2 (without drc) has 1 illegal movable cells.
info DP117: Iteration 3 (without drc) has 1 illegal movable cells.
info DP117: Iteration 4 (without drc) has 0 illegal movable cells.
info DP118: Finished placing cells without drc: total movable cells: 2983, cells moved: 42, total movement: 17.2143, max movement: 1.54286, average movement: 0.409864.
info DP115: Iteration 5 (with drc) has 0 illegal movable cells.
info Optimize displacement: 5 (0.2%) cells are moved and 3 (0.1%) cells are flipped.
info DP113: Finished legalization after 5 iterations, all movable and fixed cells are legal.
info Number of moved cells: 42. First few cells with largest displacements:
info DP110: 1.14 rows, from {578100 1046000, N} to {576200 1060000, FS}, cell regB/CLOCK_slh__c15.
info DP110: 1.00 rows, from {547700 1074000, N} to {547700 1060000, FS}, cell regB/i_0_1.
info DP110: 1.00 rows, from {587600 1046000, N} to {587600 1060000, FS}, cell regB/CLOCK_slh__c48.
info DP110: 1.00 rows, from {540100 1074000, N} to {540100 1060000, FS}, cell regB/CLOCK_slh__c26.
info DP110: 0.95 rows, from {574300 1046000, FN} to {561000 1046000, N}, cell regB/i_0_31.
info DP164: None of 128 fixed-origin cells were moved.
info DP111: Legalization summary: total movable cells: 2975, cells moved: 42, total movement: 15.6714, max movement: 1.13571, average movement: 0.373129.
------------------------------------------------------------------------------------------------
|                                     Legalization Summary                                     |
|---------------------+-------------+------------------------+--------------+------------------|
| Total Movable Cells | Cells Moved | Total Movement in Rows | Max Movement | Average Movement | 
|---------------------+-------------+------------------------+--------------+------------------|
| 2975                | 42          | 15.6714                | 1.13571      | 0.373129         | 
------------------------------------------------------------------------------------------------


info DUM207: place_detail: re-initialized cell-density map for partition integrationMult old bin-size 8x8 rows new bin-size 8x8 rows.
info DUM203: place_detail: created cell-density map for partition integrationMult with max-util 100 and bin-size 8x8 rows.
info UI33: performed detailed placement for 0 sec (CPU time: 0 sec; MEM: RSS - 393M, CVMEM - 1843M, PVMEM - 2637M)
Nitro-SoC> # run_route_timing -mode clock -dump_qor_stages  -user_params -clock_effort low
Nitro-SoC> # help run_route_timing -return
Nitro-SoC> # print_table -title Start run_route_timing flow -column_names Argument Value -values cpus 0 messages default timing_mode si preserve_clocks auto save_db_stages {} stop_after false start_from false resume false skip_stages {} run_stages {} mode clock trial false dump_qor_stages {} user_params {-clock_effort low}
warning UI1291: The size of '-column_names' does not equal to the number of columns in '-values' arg.
-----------------------------------
|   Start run_route_timing flow   |
|-----------------+---------------|
| Argument        | Value         | 
|-----------------+---------------|
| cpus            | 0             | 
|-----------------+---------------|
| messages        | default       | 
|-----------------+---------------|
| timing_mode     | si            | 
|-----------------+---------------|
| preserve_clocks | auto          | 
|-----------------+---------------|
| save_db_stages  |               | 
|-----------------+---------------|
| stop_after      | false         | 
|-----------------+---------------|
| start_from      | false         | 
|-----------------+---------------|
| resume          | false         | 
|-----------------+---------------|
| skip_stages     |               | 
|-----------------+---------------|
| run_stages      |               | 
|-----------------+---------------|
| mode            | clock         | 
|-----------------+---------------|
| trial           | false         | 
|-----------------+---------------|
| dump_qor_stages |               | 
|-----------------+---------------|
| user_params     | -clock_effort | 
-----------------------------------


Nitro-SoC> # fk_msg Setting up run_route_timing flow ...

Nitro-SoC> # new_config_flow -name flow_msg_prompt -quiet
Nitro-SoC> # new_config_flow -name verbose_level
RCT info: Setting up run_route_timing flow ...

Nitro-SoC> # config_messages -message_id UI24 -max_messages 0
Nitro-SoC> # config_messages -message_id UI24 -max_log_messages 0
Nitro-SoC> # config_messages -message_id UI34 -max_messages 0
Nitro-SoC> # config_messages -message_id UI34 -max_log_messages 0
Nitro-SoC> # config_messages -message_id UI54 -max_messages 0
Nitro-SoC> # config_messages -message_id UI54 -max_log_messages 0
Nitro-SoC> # config_messages -message_id UI705 -max_messages 0
Nitro-SoC> # config_messages -message_id UI705 -max_log_messages 0
Nitro-SoC> # config_messages -message_id UI156 -max_messages 0
Nitro-SoC> # config_messages -message_id UI156 -max_log_messages 0
Nitro-SoC> # config_messages -message_id config1 -max_messages 0
Nitro-SoC> # config_messages -message_id config1 -max_log_messages 0
Nitro-SoC> # config_messages -message_id config3 -max_messages 0
Nitro-SoC> # config_messages -message_id config3 -max_log_messages 0
Nitro-SoC> # config_messages -message_id config5 -max_messages 0
Nitro-SoC> # config_messages -message_id config5 -max_log_messages 0
Nitro-SoC> # config_messages -message_id CSDB57 -max_messages 0
Nitro-SoC> # config_messages -message_id CSDB57 -max_log_messages 0
Nitro-SoC> # config_messages -message_id CSDB87 -max_messages 0
Nitro-SoC> # config_messages -message_id CSDB87 -max_log_messages 0
Nitro-SoC> # config_messages -message_id TA_CMDS1618 -max_messages 0
Nitro-SoC> # config_messages -message_id TA_CMDS1618 -max_log_messages 0
Nitro-SoC> # config_messages -message_id TA_CMDS1619 -max_messages 0
Nitro-SoC> # config_messages -message_id TA_CMDS1619 -max_log_messages 0
Nitro-SoC> # config_messages -message_id TA_CMDS7412 -max_messages 0
Nitro-SoC> # config_messages -message_id TA_CMDS7412 -max_log_messages 0
Nitro-SoC> # config_messages -message_id SDB43 -max_messages 0
Nitro-SoC> # config_messages -message_id SDB43 -max_log_messages 0
Nitro-SoC> # config_messages -message_id CSDB45 -max_messages 0
Nitro-SoC> # config_messages -message_id CSDB45 -max_log_messages 0
Nitro-SoC> # create_property -name tdro_last_stage -object_type root -data_type string -storage sparse -persistent true -init_value null
Nitro-SoC> # create_property -name follow_gr -object_type net -data_type integer -storage sparse -persistent true -init_value 0
Nitro-SoC> # create_property -name preserve_layer -object_type net -data_type integer -storage sparse -persistent true -init_value 0
Nitro-SoC> # create_property -name preserve_channel -object_type net -data_type integer -storage sparse -persistent true -init_value 0
Nitro-SoC> # fk_msg -set_prompt RRT
Nitro-SoC> # new_config_flow -name flow_msg_prompt -quiet
Nitro-SoC> # new_config_flow -name flow_msg_prompt -value RRT -descr Flow prefix - will appear in all messages printed by flow_msg -quiet
Nitro-SoC> # config_shell -level _d%ve_
Nitro-SoC> # fk_msg -set_verbosity_filter info
Nitro-SoC> # new_config_flow -name verbose_level
Nitro-SoC> # new_config_flow -name verbose_level -value info -quiet
Nitro-SoC> # config_shell -echo false
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 393M, CVMEM - 1843M, PVMEM - 2637M, PRSS - 387M)
Identifying nets for shielding ...
warning   NO nets specified have shield rule

RRT info: Set 'is_dont_route' and 'is_dont_modify' properties of '9' clock nets to 'false'
Routing lib vias have been created
Routing lib vias have been selected
info UI30: performing congestion analysis on partition integrationMult (started at Fri Dec 23 13:59:48 2022)

Congestion ratio stats: min = 0.08, max = 1.45, mean = 0.44 
At threshold 1.17, found 0 hot spots, consisting of 0 grid-cells (0.00 pct of total)
At threshold 0.99, found 0 hot spots, consisting of 0 grid-cells (0.00 pct of total)
At threshold 0.87, found 0 hot spots, consisting of 0 grid-cells (0.00 pct of total)

-------------------------------------------------
| Grade = A; the partition should route easily. |
-------------------------------------------------

info UI33: performed congestion analysis for 0 sec (CPU time: 0 sec; MEM: RSS - 393M, CVMEM - 1843M, PVMEM - 2637M, PRSS - 387M)
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
|                                                                           Current Parameter Values for 'config_route_timing'                                                                            |
|--------------------------+-----------------------------------------------------------------+------------+------------+----------+------------+--------------------------------+------------+------------|
| Name                     | Description                                                     | Value      | Default    | Modified | Value_type | Enum                           | Persistent | User_level | 
|--------------------------+-----------------------------------------------------------------+------------+------------+----------+------------+--------------------------------+------------+------------|
| tr_preserve_gr_channel   | Specifies effort to preserve channel for follow_gr nets in      | 90         | 0          | true     | N/A        |                                | true       | advanced   | 
|                          | route_track (0-100)                                             |            |            |          |            |                                |            |            | 
|--------------------------+-----------------------------------------------------------------+------------+------------+----------+------------+--------------------------------+------------+------------|
| tr_preserve_gr_layer     | Specifies effort to preserve layer for follow_gr nets in        | 100        | 0          | true     | N/A        |                                | true       | advanced   | 
|                          | route_track (0-100)                                             |            |            |          |            |                                |            |            | 
|--------------------------+-----------------------------------------------------------------+------------+------------+----------+------------+--------------------------------+------------+------------|
| fr_topo_cri_priority     | Specifies priority value for topology critical nets in          | 0          | 50         | true     | N/A        |                                | true       | developer  | 
|                          | route_final (0-100)                                             |            |            |          |            |                                |            |            | 
|--------------------------+-----------------------------------------------------------------+------------+------------+----------+------------+--------------------------------+------------+------------|
| opt_cdm_model            | Specifies advanced CDM model                                    | delta_area | delta_area | true     | N/A        | delta_area dynamic_bloat none  | true       | developer  | 
|--------------------------+-----------------------------------------------------------------+------------+------------+----------+------------+--------------------------------+------------+------------|
| opt_cpus                 | Specifies number of cpus for optimizer ('0' - distributed)      | 4          | 4          | true     | N/A        |                                | true       | developer  | 
|--------------------------+-----------------------------------------------------------------+------------+------------+----------+------------+--------------------------------+------------+------------|
| si_mcmm                  | Specifies to look at all the enabled corners in si_delay_repair | true       | false      | true     | N/A        |                                | true       | developer  | 
|--------------------------+-----------------------------------------------------------------+------------+------------+----------+------------+--------------------------------+------------+------------|
| tr_preserve_all_gr_layer | Specifies effort to preserve layer for all the nets in          | 100        | 0          | true     | N/A        |                                | true       | developer  | 
|                          | route_track (0-100)                                             |            |            |          |            |                                |            |            | 
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------



RRT info: Running run_route_timing in 'clock' mode ...

RRT info: Start stage 'check'
-----------------------------
|  Check routing lib vias   |
|-------+---------+---------|
| layer | regular | minarea | 
|-------+---------+---------|
| via1  | ok      | none    | 
|-------+---------+---------|
| via2  | ok      | none    | 
|-------+---------+---------|
| via3  | ok      | none    | 
|-------+---------+---------|
| via4  | ok      | none    | 
|-------+---------+---------|
| via5  | ok      | none    | 
|-------+---------+---------|
| via6  | ok      | none    | 
|-------+---------+---------|
| via7  | ok      | none    | 
-----------------------------


RRT info: Stage 'check' completed successfully
RRT info: Start stage 'clock'
RRT warning: User-specified value 'low' for option 'clock_effort' overrides previous 'medium'
Identifying nets for shielding ...
warning   NO nets specified have shield rule

RRT info: Set 'is_dont_route' and 'is_dont_modify' properties of '9' clock nets to 'false'
RRT info: Set routing priority of '9' clock nets to '0'
info UI30: performing final routing on partition integrationMult (started at Fri Dec 23 13:59:48 2022)
Start Final Routing in full DRC mode on 2 cpus

-----------------------------------
|         Nets statistics         |
|-------------------+------+------|
|                   | Nets | Pins | 
|-------------------+------+------|
| Total (specified) | 9    | 145  | 
|-------------------+------+------|
| To be routed :    | 9    | 145  | 
|-------------------+------+------|
|   - signal        | 9    | 145  | 
|-------------------+------+------|
|   - tieoff        | 0    | 0    | 
|-------------------+------+------|
| To be skipped :   | 0    | 0    | 
-----------------------------------


Check opens ...
Total opens=0 (nets=0)

Check routing ...

Initialization finished
Cpu time: 00:00:00, Elapsed time: 00:00:00, Memory: 1.8G


Check violations (4 windows)...
Total viols=0
Cpu time: 00:00:00, Elapsed time: 00:00:01, Memory: 1.9G


Check violations (4 windows)...
Total viols=0
Cpu time: 00:00:01, Elapsed time: 00:00:00, Memory: 1.8G

Finish Final Routing ...
info UI33: performed final routing for 0 sec (CPU time: 0 sec; MEM: RSS - 397M, CVMEM - 1843M, PVMEM - 2637M, PRSS - 387M)
Identifying nets for shielding ...
warning   NO nets specified have shield rule

RRT info: Set 'is_dont_route' and 'is_dont_modify' properties of '9' clock nets to 'false'
RRT info: Set routing priority of '9' clock nets to '100'
RRT info: Stage 'clock' completed successfully
Identifying nets for shielding ...
warning   NO nets specified have shield rule

RRT info: Set 'is_dont_route' and 'is_dont_modify' properties of '9' clock nets to 'false'
Nitro-SoC> # config_shell -ignore_errors false
Nitro-SoC> # config_default_value -command route_global -argument check -value  technology libraries routing 
Nitro-SoC> # config_default_value -command route_track -argument check -value  technology libraries routing 
Nitro-SoC> # config_default_value -command route_final -argument check -value  technology libraries routing 
Nitro-SoC> # config_default_value -command route_si_repair -argument check -value  
Nitro-SoC> # config_route_final -opt_strict_drc false
Nitro-SoC> # fk_msg -set_prompt RCT
Nitro-SoC> # new_config_flow -name flow_msg_prompt -quiet
Nitro-SoC> # new_config_flow -name flow_msg_prompt -value RCT -descr Flow prefix - will appear in all messages printed by flow_msg -quiet
Nitro-SoC> # config_shell -level normal
Nitro-SoC> # fk_msg -set_verbosity_filter info
Nitro-SoC> # new_config_flow -name verbose_level
Nitro-SoC> # new_config_flow -name verbose_level -value info -quiet
Nitro-SoC> # config_shell -echo true
Nitro-SoC> # config_shell -ignore_errors false
Nitro-SoC> # config_default_value -command route_global -argument check -value  technology libraries routing 
Nitro-SoC> # config_default_value -command route_track -argument check -value  technology libraries routing 
Nitro-SoC> # config_default_value -command route_final -argument check -value  technology libraries routing 
Nitro-SoC> # config_default_value -command route_si_repair -argument check -value  
Nitro-SoC> # config_route_final -opt_strict_drc false
Nitro-SoC> # config_clock_timing -name perform_checks
Nitro-SoC> # route_global -flow turbo -repair
info CHK10: Checking technology...
info CHK10: Checking libraries...
info CHK10: Checking routing...
-------------------------------------------------------------------------------------------------------
|                                          Technology Errors                                          |
|---------------------+-------+--------+--------------------------------------------------------------|
| Name                | Count | Status | Description                                                  | 
|---------------------+-------+--------+--------------------------------------------------------------|
| wrong_ndr_min_layer | 0     | Passed | Nondefault rule min layer is higher than partition max layer | 
|---------------------+-------+--------+--------------------------------------------------------------|
| wrong_ndr_max_layer | 0     | Passed | Nondefault rule max layer is higher than partition max layer | 
|---------------------+-------+--------+--------------------------------------------------------------|
| ndr_duplicated      | 0     | Passed | Nondefault rule has duplication in different libraries       | 
|---------------------+-------+--------+--------------------------------------------------------------|
| wrong_layer_dir     | 0     | Passed | Direction of the layer is not reversed to below layer        | 
|---------------------+-------+--------+--------------------------------------------------------------|
| wrong_layer_order   | 0     | Passed | Order of layer is wrong, should be metal-cut-metal-...-metal | 
|---------------------+-------+--------+--------------------------------------------------------------|
| max_metal           | 0     | Passed | Top metal is too wide for routing                            | 
-------------------------------------------------------------------------------------------------------


----------------------------------------------------------------------------------------------
|                                       Library Errors                                       |
|----------------+-------+--------+----------------------------------------------------------|
| Name           | Count | Status | Description                                              | 
|----------------+-------+--------+----------------------------------------------------------|
| many_blockages | 0     | Passed | too many (>10k) blockages in block/pad/sub-partition     | 
|----------------+-------+--------+----------------------------------------------------------|
| many_pg_pins   | 0     | Passed | too many (>10k) PG pin shapes in block/pad/sub-partition | 
----------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------
|                                   Routing Errors                                    |
|--------------------+-------+--------+-----------------------------------------------|
| Name               | Count | Status | Description                                   | 
|--------------------+-------+--------+-----------------------------------------------|
| global_param_error | 0     | Passed | The grid is too large for this partiton       | 
|--------------------+-------+--------+-----------------------------------------------|
| no_geom_lib_pin    | 0     | Passed | Library cell pin does not have valid geometry | 
---------------------------------------------------------------------------------------


info UI30: performing global routing on partition integrationMult (started at Fri Dec 23 13:59:48 2022)
--------------------------------
| Technology property | metal8 | 
|---------------------+--------|
| Partition property  | metal8 | 
|---------------------+--------|
| Actual max layer    | metal8 | 
--------------------------------


---------------------------------------------------------------------------------------------------------------------------------
|                                    Non-default Parameter Values for 'config_route_global'                                     |
|-------------------------------+--------------------------------------------------------------+-------+---------+--------------|
| Name                          | Description                                                  | Value | Default | User Defined | 
|-------------------------------+--------------------------------------------------------------+-------+---------+--------------|
| gr_full_timing_update_thresh* | threshold proportion of net routes that triggers full timing | 0     | 0.3     | true         | 
|                               |  update                                                      |       |         |              | 
---------------------------------------------------------------------------------------------------------------------------------


gr_full_timing_update_thresh
Setting up data structures; grid size small
Partition 'integrationMult' qualifies for soft timing-driven layer assignment.
Updated timing   (0 seconds elapsed)
Gathering obstacles for metal layers 1 through 8

Instantiated routing nodes at 4320 of 4320 (100 %) potential locations.
Completed initial data structure setup   (1 seconds elapsed)
 xOrig 0 xHi 1096304 xStep 57000 colHi 20
 yOrig 0 yHi 1106004 yStep 42000 rowHi 27

Congestion effort = medium
Timing effort     = medium

Start repair & refine global routing with  2  CPUs 

Removed stale global wiring from 1 nets.
Built 2523 nets   (0 seconds elapsed)

Will perform 'repair' routing on 109 nets: 
        105 without global routing
          4 with open pins  
          0 with antenna wires
          0 with blocked gcell edges 
          0 corrupted
.
Cleaned up Congestion Map loads   (0 seconds elapsed)

Layer assignment conditions are met for Metal-7 and above. 
With slack cutoff = 1000ps, found 0 possibly layer assigned nets. 

    Updated timing:   WNS =     0,  TNS =          0    (0 seconds elapsed)
Will apply soft layer assignment to 0 repair nets ( 0.0 pct of length)   (0 seconds elapsed)

Repair Routed 109 nets       (0 seconds elapsed)
    WNS =     0,  TNS =          0 
    Edge Overflows = 59 (0.7457 %),  Macro Overflows = 0,  Node Overflows = 25 (0.5787 %) 
Analyzed lengths for soft layer assignment.   (0 seconds elapsed)

Congestion pass 1: may reroute upto 212 nets (may degrade timing)...
    WNS =     0,  TNS =          0 
    Edge Overflows = 59 (0.7457 %),  Macro Overflows = 0,  Node Overflows = 23 (0.5324 %) 
    Routing net stats:     0 skipped,    209 unimproved,      3 routed   (0 seconds elapsed)

Congestion pass 2: may reroute upto 212 nets (may degrade timing)...
    WNS =     0,  TNS =          0 
    Edge Overflows = 59 (0.7457 %),  Macro Overflows = 0,  Node Overflows = 23 (0.5324 %) 
    Routing net stats:     0 skipped,    211 unimproved,      1 routed   (0 seconds elapsed)

Congestion pass 3: may reroute upto 212 nets (may degrade timing)...
    WNS =     0,  TNS =          0 
    Edge Overflows = 59 (0.7457 %),  Macro Overflows = 0,  Node Overflows = 23 (0.5324 %) 
    Routing net stats:     0 skipped,    210 unimproved,      2 routed   (0 seconds elapsed)

Report 'route_congestion': Route Congestion Report
Generated on Fri Dec 23 13:59:49 2022
  
------------------------------------------------------------------------
|                        Congestion Statistics                         |
|----------------+-------------+-------------+-----------+-------------|
|                | X           | Y           | Via       | Total       | 
|----------------+-------------+-------------+-----------+-------------|
| Edge Count     | 2052        | 2080        | 3780      | 7912        | 
|----------------+-------------+-------------+-----------+-------------|
| Overflow Edges | 0           | 59          | 0         | 59          | 
|----------------+-------------+-------------+-----------+-------------|
| Overflow as %  | 0           | 0.745703    | 0         | 0.745703    | 
|----------------+-------------+-------------+-----------+-------------|
| Worst          | 0.958333    | 5           | 0.736842  | 5           | 
|----------------+-------------+-------------+-----------+-------------|
| Average        | 0.354356    | 0.0363454   | 0.0670145 | 0.106933    | 
|----------------+-------------+-------------+-----------+-------------|
| Overflow Nodes | 0           | 23          | -1        | 23          | 
|----------------+-------------+-------------+-----------+-------------|
| Wire Length    | 3.06988e+08 | 1.64724e+08 | 10892     | 4.71712e+08 | 
------------------------------------------------------------------------


Report 'routing': Global Routing Report
Generated on Fri Dec 23 13:59:49 2022
  
-------------------------------------------------------------------------------------------------------------------------------------
|                                                         Wires statistics                                                          |
|-------------------------------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
|                               | TOTAL  | metal1 | metal2 | metal3 | metal4 | metal5 | metal6 | metal7 | metal8 | metal9 | metal10 | 
|-------------------------------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Wire length (millimeter)      | 47.17  | 1.82   | 15.73  | 28.88  | 0.75   | 0.00   | 0.00   | 0.00   | 0.00   | 0.00   | 0.00    | 
|-------------------------------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Wire length (%)               | 100.00 | 3.85   | 33.34  | 61.23  | 1.58   | 0.00   | 0.00   | 0.00   | 0.00   | 0.00   | 0.00    | 
|-------------------------------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Non preferred wire length (%) | 0.00   | 0.00   | 0.00   | 0.00   | 0.00   | 0.00   | 0.00   | 0.00   | 0.00   | 0.00   | 0.00    | 
|-------------------------------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Number of wires  (thousand)   | 6.04   | 0.27   | 3.29   | 2.38   | 0.09   | 0.00   | 0.00   | 0.00   | 0.00   | 0.00   | 0.00    | 
-------------------------------------------------------------------------------------------------------------------------------------


  
------------------------------------------------------------------------------------------------------------
|                                             Vias statistics                                              |
|----------------------------+--------+--------+--------+--------+------+------+------+------+------+------|
|                            | TOTAL  | via1   | via2   | via3   | via4 | via5 | via6 | via7 | via8 | via9 | 
|----------------------------+--------+--------+--------+--------+------+------+------+------+------+------|
| Number of vias  (thousand) | 10.89  | 6.32   | 4.39   | 0.18   | 0.00 | 0.00 | 0.00 | 0.00 | 0.00 | 0.00 | 
|----------------------------+--------+--------+--------+--------+------+------+------+------+------+------|
| Vias (%)                   | 100.00 | 57.99  | 40.31  | 1.70   | 0.00 | 0.00 | 0.00 | 0.00 | 0.00 | 0.00 | 
|----------------------------+--------+--------+--------+--------+------+------+------+------+------+------|
| Single vias (%)            | 100.00 | 100.00 | 100.00 | 100.00 | 0    | 0    | 0    | 0    | 0    | 0    | 
|----------------------------+--------+--------+--------+--------+------+------+------+------+------+------|
| Double vias (%)            | 0.00   | 0.00   | 0.00   | 0.00   | 0    | 0    | 0    | 0    | 0    | 0    | 
|----------------------------+--------+--------+--------+--------+------+------+------+------+------+------|
| Multi vias (%)             | 0.00   | 0.00   | 0.00   | 0.00   | 0    | 0    | 0    | 0    | 0    | 0    | 
------------------------------------------------------------------------------------------------------------


info UI30: performing congestion analysis on partition integrationMult (started at Fri Dec 23 13:59:49 2022)

Congestion ratio stats: min = 0.08, max = 1.39, mean = 0.44 
At threshold 1.17, found 0 hot spots, consisting of 0 grid-cells (0.00 pct of total)
At threshold 0.99, found 0 hot spots, consisting of 0 grid-cells (0.00 pct of total)
At threshold 0.87, found 0 hot spots, consisting of 0 grid-cells (0.00 pct of total)

-------------------------------------------------
| Grade = A; the partition should route easily. |
-------------------------------------------------

info UI33: performed global routing for 0 sec (CPU time: 0 sec; MEM: RSS - 397M, CVMEM - 1843M, PVMEM - 2637M)
Nitro-SoC> # analyze_congestion
info UI30: performing congestion analysis on partition integrationMult (started at Fri Dec 23 13:59:49 2022)

Congestion ratio stats: min = 0.08, max = 1.39, mean = 0.44 
At threshold 1.17, found 0 hot spots, consisting of 0 grid-cells (0.00 pct of total)
At threshold 0.99, found 0 hot spots, consisting of 0 grid-cells (0.00 pct of total)
At threshold 0.87, found 0 hot spots, consisting of 0 grid-cells (0.00 pct of total)

-------------------------------------------------
| Grade = A; the partition should route easily. |
-------------------------------------------------

info UI33: performed congestion analysis for 0 sec (CPU time: 0 sec; MEM: RSS - 397M, CVMEM - 1843M, PVMEM - 2637M)
Nitro-SoC> # set_clock_network -allow_reg fix -allow_tree_elements fix -nets dont_route dont_modify
Nitro-SoC> # config_shell -echo false
warning CSDB45: Property 'is_original_fixed_registers' already created.
warning CSDB45: Property 'is_original_fixed_tree_elements' already created.

Setting all clock networks in partition(s) 'integrationMult':
----------------------------------------------------------

Reading networks for clocks '*' ...

-----------------------------------------
|   Clock Tree Stats for clock(s) '*'   |
|-------------------------------+-------|
|                               | Count | 
|-------------------------------+-------|
| Total Clock Nets              | 15    | 
|-------------------------------+-------|
| Total Sequential cells        | 128   | 
|-------------------------------+-------|
| Tree Elements (Combinational) | 8     | 
|-------------------------------+-------|
| Tree Elements (Sequential)    | 0     | 
|-------------------------------+-------|
| Tree Elements (Clock Sources) | 0     | 
|-------------------------------+-------|
| Tree Elements (Total)         | 8     | 
-----------------------------------------


Found 8 pre-existing "fixed" Clock Tree Elements (buff+inv+comb)
 8 Clock Tree Elements (buff+inv+comb):
 Will be dont_modify for optimization

RCT info: Found 0 pre-existing "fixed" Sequential leaf cells of clock networks
 128 Sequential leaf cells of clock networks :
 Will be dont_modify for optimization

15 Clock nets are marked 'dont_modify'
15 Clock nets are marked 'dont_route'

All Clock networks set for partition integrationMult.

Nitro-SoC> # fk_msg converge_legalize_clock complete
Nitro-SoC> # new_config_flow -name flow_msg_prompt -quiet
Nitro-SoC> # new_config_flow -name verbose_level
RCT info: converge_legalize_clock complete
Nitro-SoC> # get_objects -type root
Nitro-SoC> # set_property -objects root -name rct_last_stage -value converge_legalize_clock
Nitro-SoC> # config_clock_timing -name low_effort_io_optimization
Nitro-SoC> # config_clock_timing -name optimize_effort_level
Nitro-SoC> # fk_msg Running converge_pro_opt
Nitro-SoC> # new_config_flow -name flow_msg_prompt -quiet
Nitro-SoC> # new_config_flow -name verbose_level
RCT info: Running converge_pro_opt
Nitro-SoC> # get_top_partition
Nitro-SoC> # get_property -objects integrationMult -name optimize_max_util
Nitro-SoC> # get_top_partition
Nitro-SoC> # set_property -objects integrationMult -name optimize_max_util -value 100
Nitro-SoC> # config_cost -objective MAX_SLEW -limit_objective HOLD -margin 0
Nitro-SoC> # config_shell -echo false
Nitro-SoC> # config_shell -echo false
Nitro-SoC> # config_cost -objective MAX_SLEW -limit_objective WNS -margin 0
Nitro-SoC> # config_shell -echo false
Nitro-SoC> # config_shell -echo false
Nitro-SoC> # config_shell -echo false
Nitro-SoC> # config_shell -echo false
Nitro-SoC> # config_shell -echo false
Nitro-SoC> # config_cost -objective MAX_SLEW -limit_objective TNS -margin 1
Nitro-SoC> # config_shell -echo false
Nitro-SoC> # config_shell -echo false
Nitro-SoC> # config_cost -objective MAX_SLEW -limit_objective MAX_CAP -margin 0
Nitro-SoC> # config_shell -echo false
Nitro-SoC> # config_shell -echo false
Nitro-SoC> # config_cost -objective MAX_CAP -limit_objective HOLD -margin 0
Nitro-SoC> # config_shell -echo false
Nitro-SoC> # config_shell -echo false
Nitro-SoC> # config_cost -objective MAX_CAP -limit_objective WNS -margin 0
Nitro-SoC> # config_shell -echo false
Nitro-SoC> # config_shell -echo false
Nitro-SoC> # config_shell -echo false
Nitro-SoC> # config_shell -echo false
Nitro-SoC> # config_shell -echo false
Nitro-SoC> # config_shell -echo false
Nitro-SoC> # config_cost -objective MAX_CAP -limit_objective TNS -margin 1
Nitro-SoC> # config_shell -echo false
Nitro-SoC> # config_shell -echo false
Nitro-SoC> # config_cost -objective MAX_CAP -limit_objective MAX_SLEW -margin 0
Nitro-SoC> # config_shell -echo false
Nitro-SoC> # config_shell -echo false
Nitro-SoC> # config_cost -objective HOLD -limit_objective WNS -margin 0
Nitro-SoC> # config_shell -echo false
Nitro-SoC> # config_shell -echo false
Nitro-SoC> # config_shell -echo false
Nitro-SoC> # config_shell -echo false
Nitro-SoC> # config_shell -echo false
Nitro-SoC> # config_shell -echo false
Nitro-SoC> # config_cost -objective TNS -limit_objective WNS -margin 0
Nitro-SoC> # config_shell -echo false
Nitro-SoC> # config_shell -echo false
Nitro-SoC> # config_shell -echo false
Nitro-SoC> # config_shell -echo false
Nitro-SoC> # config_shell -echo false
Nitro-SoC> # config_cost -objective TNS -limit_objective HOLD -margin 0
Nitro-SoC> # config_shell -echo false
Nitro-SoC> # config_shell -echo false
Nitro-SoC> # config_cost -objective TNS -limit_objective MAX_SLEW -margin 0
Nitro-SoC> # config_shell -echo false
Nitro-SoC> # config_shell -echo false
Nitro-SoC> # config_cost -objective TNS -limit_objective MAX_CAP -margin 0
Nitro-SoC> # config_shell -echo false
Nitro-SoC> # config_shell -echo false
Nitro-SoC> # config_cost -objective WNS -limit_objective TNS -margin 15
Nitro-SoC> # config_shell -echo false
Nitro-SoC> # config_shell -echo false
Nitro-SoC> # config_cost -objective WNS -limit_objective HOLD -margin 5
Nitro-SoC> # config_shell -echo false
Nitro-SoC> # config_shell -echo false
Nitro-SoC> # config_cost -objective WNS -limit_objective MAX_SLEW -margin 15
Nitro-SoC> # config_shell -echo false
Nitro-SoC> # config_shell -echo false
Nitro-SoC> # config_cost -objective WNS -limit_objective MAX_CAP -margin 15
Nitro-SoC> # config_shell -echo false
Nitro-SoC> # config_shell -echo false
Nitro-SoC> # optimize -mode post_route -obj wns tns hold drc -post_route_driven_by white_space
Nitro-SoC> # config_shell -echo false
warning OPT307: Limited number of parallel processes in optimization to 2 based on application settings (requested 4 processes).
info CHK10: Checking placement...
info UI32: performing optimize in post_route mode  (started at Fri Dec 23 13:59:49 2022)
Report 'integrationMult': Design Report
Generated on Fri Dec 23 13:59:49 2022
  
--------------------------
|  Hierarchy Statistics  |
|----------------+-------|
|                | Count | 
|----------------+-------|
| Hier Cells     | 6     | 
| Constant Cells | 4     | 
| Spare Cells    | 0     | 
| Clock Cells    | 4     | 
| Scan Cells     | N/A   | 
| Leaf Cells     | 2983  | 
| Unplaced Cells | 0     | 
--------------------------


  
---------------------------------------
|        Leaf Cells Statistics        |
|----------------+-------+------------|
|                | Count | Percentage | 
|----------------+-------+------------|
| Buffers        | 32    | 1.07       | 
| Inverters      | 149   | 4.99       | 
| Registers      | 132   | 4.42       | 
| Latches        | 0     | 0          | 
| Complex Cells  | 1126  | 37.74      | 
| Filler Cells   | 0     | 0          | 
| Physical Cells | 0     | 0          | 
| Logical Cells  | 2983  | 100        | 
---------------------------------------


  
-----------------------------------------------------------------
|                   Placement Area Statistics                   |
|--------------------+------------------------+-----------------|
|                    | Area (sq-micro (e-12)) | Utilization (%) | 
|--------------------+------------------------+-----------------|
| Standard Cells     | 6050.17                | 52.18           | 
| Buffers, Inverters | 127.148                | 1.09            | 
| Filler Cells       | 0                      | 0               | 
| Physical Cells     | 0                      | 0               | 
| Placeable Row Area | 11592.8                | 100             | 
-----------------------------------------------------------------


  
----------------------------------------
|         Flat Nets Statistics         |
|-----------------+-------+------------|
|                 | Count | Percentage | 
|-----------------+-------+------------|
| All             | 3913  | 100        | 
| Orphaned        | 2     | 0.05       | 
| Multi Driver    | 0     | 0          | 
| 1 Fanout        | 3202  | 81.82      | 
| 2 Fanouts       | 417   | 10.65      | 
| 3-30 Fanouts    | 237   | 6.05       | 
| 30-127 Fanouts  | 55    | 1.4        | 
| 128-500 Fanouts | 0     | 0          | 
| > 500 Fanouts   | 0     | 0          | 
----------------------------------------


Report 'gr_config': GR Config Report
Generated on Fri Dec 23 13:59:49 2022
  
---------------------------------------------------------------
|                      GR Configuration                       |
|-----------------+----------+--------+-----------+-----------|
|                 | Mode     | Tracks | Min Layer | Max Layer | 
|-----------------+----------+--------+-----------+-----------|
| integrationMult | unfolded | 30     | 1         | 8         | 
---------------------------------------------------------------


info OPT221: The optimizer only reports negative slack path groups (SETUP)
info OPT221: The optimizer only reports negative slack path groups (HOLD)
--------------------------------------------------
| Wiring       | Clock Coupling | Data  Coupling | 
|--------------+----------------+----------------|
| Global Route | Full           | Predictive     | 
|--------------+----------------+----------------|
| Detail Route | Full           | Predictive     | 
--------------------------------------------------


Cell Density Map Utilization - 97 objects 
    --- get_objects -type cell_density_rect -of [get_objects cell_density_ma --->
25  |=========== 4
30  |================= 6
35  |== 1
40  |======== 3
45  |========================= 9
50  |=============================================================== 22
55  |======================================================================== 25
60  |====================================================== 19
65  |======================= 8
70  | 0
75  | 0
80  | 0
85  | 0
90  | 0
95  | 0
100 | 0
105 | 0
110 | 0
115 | 0
120 | 0
125 | 0
130 | 0
135 | 0
140 | 0
145 | 0
150 |
    V      get_property -name utilization -object %object%


info OPT1: Analyzing design integrationMult.
info OPT24: optimize_max_util is set to 100% in partition integrationMult (0 density boxes are currently over utilized: max=69.3806%).

WNS:0 TNS:0 WHS:0 THS:0 SLEW:0 CAP:0.0 AREA:6050.17

--------------------------------------------------------------------------------------------------------------------------
|                                                         LIMITS                                                         |
|---------+-----------+-----------+----------------+---------------+-----------+------------+------------+---------------|
|         | limit_WNS | limit_TNS | limit_MAX_SLEW | limit_MAX_CAP | limit_WHS | limit_HOLD | limit_AREA | limit_LEAKAGE | 
|---------+-----------+-----------+----------------+---------------+-----------+------------+------------+---------------|
| opt_WNS | NA        | 15.0%     | 15.0%          | 15.0%         | --        | 5.0%       | --         | --            | 
--------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------------------------------------------
|                                                         LIMITS                                                         |
|---------+-----------+-----------+----------------+---------------+-----------+------------+------------+---------------|
|         | limit_WNS | limit_TNS | limit_MAX_SLEW | limit_MAX_CAP | limit_WHS | limit_HOLD | limit_AREA | limit_LEAKAGE | 
|---------+-----------+-----------+----------------+---------------+-----------+------------+------------+---------------|
| opt_TNS | 0         | NA        | 0              | 0             | --        | 0          | --         | --            | 
--------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------------------------------------------------------------------------
|                                                           LIMITS                                                            |
|--------------+-----------+-----------+----------------+---------------+-----------+------------+------------+---------------|
|              | limit_WNS | limit_TNS | limit_MAX_SLEW | limit_MAX_CAP | limit_WHS | limit_HOLD | limit_AREA | limit_LEAKAGE | 
|--------------+-----------+-----------+----------------+---------------+-----------+------------+------------+---------------|
| opt_MAX_SLEW | 0         | 1.0%      | NA             | 0             | --        | 0          | --         | --            | 
-------------------------------------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------------------------------------
|                                                           LIMITS                                                           |
|-------------+-----------+-----------+----------------+---------------+-----------+------------+------------+---------------|
|             | limit_WNS | limit_TNS | limit_MAX_SLEW | limit_MAX_CAP | limit_WHS | limit_HOLD | limit_AREA | limit_LEAKAGE | 
|-------------+-----------+-----------+----------------+---------------+-----------+------------+------------+---------------|
| opt_MAX_CAP | 0         | 1.0%      | 0              | NA            | --        | 0          | --         | --            | 
------------------------------------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------------------------------
|                                                         LIMITS                                                          |
|----------+-----------+-----------+----------------+---------------+-----------+------------+------------+---------------|
|          | limit_WNS | limit_TNS | limit_MAX_SLEW | limit_MAX_CAP | limit_WHS | limit_HOLD | limit_AREA | limit_LEAKAGE | 
|----------+-----------+-----------+----------------+---------------+-----------+------------+------------+---------------|
| opt_HOLD | 0         | --        | --             | --            | 0         | NA         | --         | --            | 
---------------------------------------------------------------------------------------------------------------------------



Partition 'integrationMult' qualifies for soft timing-driven layer assignment.
WNS:0 TNS:0 WHS:0 THS:0 SLEW:0 CAP:0.0 AREA:6050.17
info OPT227: Small number of overlapping cells expected after this whitespace driven optimize call. Run place_detail to legalize.
WNS:0 TNS:0 WHS:0 THS:0 SLEW:0 CAP:0.0 AREA:6050.17

info OPT24: optimize_max_util is set to 100% in partition integrationMult (0 density boxes are currently over utilized: max=69.3806%).


info DUM207: optimize: re-initialized cell-density map for partition integrationMult old bin-size 8x8 rows new bin-size 8x8 rows.
info DUM204: optimize: re-initialized cell-density map for partition integrationMult old max-util 100 new max-util 100.
Report 'integrationMult': Design Report
Generated on Fri Dec 23 13:59:49 2022
  
--------------------------
|  Hierarchy Statistics  |
|----------------+-------|
|                | Count | 
|----------------+-------|
| Hier Cells     | 6     | 
| Constant Cells | 4     | 
| Spare Cells    | 0     | 
| Clock Cells    | 4     | 
| Scan Cells     | N/A   | 
| Leaf Cells     | 2983  | 
| Unplaced Cells | 0     | 
--------------------------


  
---------------------------------------
|        Leaf Cells Statistics        |
|----------------+-------+------------|
|                | Count | Percentage | 
|----------------+-------+------------|
| Buffers        | 32    | 1.07       | 
| Inverters      | 149   | 4.99       | 
| Registers      | 132   | 4.42       | 
| Latches        | 0     | 0          | 
| Complex Cells  | 1126  | 37.74      | 
| Filler Cells   | 0     | 0          | 
| Physical Cells | 0     | 0          | 
| Logical Cells  | 2983  | 100        | 
---------------------------------------


  
-----------------------------------------------------------------
|                   Placement Area Statistics                   |
|--------------------+------------------------+-----------------|
|                    | Area (sq-micro (e-12)) | Utilization (%) | 
|--------------------+------------------------+-----------------|
| Standard Cells     | 6050.17                | 52.18           | 
| Buffers, Inverters | 127.148                | 1.09            | 
| Filler Cells       | 0                      | 0               | 
| Physical Cells     | 0                      | 0               | 
| Placeable Row Area | 11592.8                | 100             | 
-----------------------------------------------------------------


  
----------------------------------------
|         Flat Nets Statistics         |
|-----------------+-------+------------|
|                 | Count | Percentage | 
|-----------------+-------+------------|
| All             | 3913  | 100        | 
| Orphaned        | 2     | 0.05       | 
| Multi Driver    | 0     | 0          | 
| 1 Fanout        | 3202  | 81.82      | 
| 2 Fanouts       | 417   | 10.65      | 
| 3-30 Fanouts    | 237   | 6.05       | 
| 30-127 Fanouts  | 55    | 1.4        | 
| 128-500 Fanouts | 0     | 0          | 
| > 500 Fanouts   | 0     | 0          | 
----------------------------------------


info OPT221: The optimizer only reports negative slack path groups (SETUP)
info OPT221: The optimizer only reports negative slack path groups (HOLD)
Cell Density Map Utilization - 97 objects 
    --- get_objects -type cell_density_rect -of [get_objects cell_density_ma --->
25  |=========== 4
30  |================= 6
35  |== 1
40  |======== 3
45  |========================= 9
50  |=============================================================== 22
55  |======================================================================== 25
60  |====================================================== 19
65  |======================= 8
70  | 0
75  | 0
80  | 0
85  | 0
90  | 0
95  | 0
100 | 0
105 | 0
110 | 0
115 | 0
120 | 0
125 | 0
130 | 0
135 | 0
140 | 0
145 | 0
150 |
    V      get_property -name utilization -object %object%

warning UI160: Clear all variables that may contain removed objects.
info UI33: performed optimize in post_route mode for 0 sec (CPU time: 0 sec; MEM: RSS - 397M, CVMEM - 1843M, PVMEM - 2637M)
Nitro-SoC> # config_cost -reset
Nitro-SoC> # config_shell -echo false
Nitro-SoC> # config_shell -echo false
Nitro-SoC> # config_shell -echo false
Nitro-SoC> # config_shell -echo false
Nitro-SoC> # config_shell -echo false
Nitro-SoC> # route_global -flow turbo -repair -enforce_max_length false
info CHK10: Checking technology...
info CHK10: Checking libraries...
info CHK10: Checking routing...
-------------------------------------------------------------------------------------------------------
|                                          Technology Errors                                          |
|---------------------+-------+--------+--------------------------------------------------------------|
| Name                | Count | Status | Description                                                  | 
|---------------------+-------+--------+--------------------------------------------------------------|
| wrong_ndr_min_layer | 0     | Passed | Nondefault rule min layer is higher than partition max layer | 
|---------------------+-------+--------+--------------------------------------------------------------|
| wrong_ndr_max_layer | 0     | Passed | Nondefault rule max layer is higher than partition max layer | 
|---------------------+-------+--------+--------------------------------------------------------------|
| ndr_duplicated      | 0     | Passed | Nondefault rule has duplication in different libraries       | 
|---------------------+-------+--------+--------------------------------------------------------------|
| wrong_layer_dir     | 0     | Passed | Direction of the layer is not reversed to below layer        | 
|---------------------+-------+--------+--------------------------------------------------------------|
| wrong_layer_order   | 0     | Passed | Order of layer is wrong, should be metal-cut-metal-...-metal | 
|---------------------+-------+--------+--------------------------------------------------------------|
| max_metal           | 0     | Passed | Top metal is too wide for routing                            | 
-------------------------------------------------------------------------------------------------------


----------------------------------------------------------------------------------------------
|                                       Library Errors                                       |
|----------------+-------+--------+----------------------------------------------------------|
| Name           | Count | Status | Description                                              | 
|----------------+-------+--------+----------------------------------------------------------|
| many_blockages | 0     | Passed | too many (>10k) blockages in block/pad/sub-partition     | 
|----------------+-------+--------+----------------------------------------------------------|
| many_pg_pins   | 0     | Passed | too many (>10k) PG pin shapes in block/pad/sub-partition | 
----------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------
|                                   Routing Errors                                    |
|--------------------+-------+--------+-----------------------------------------------|
| Name               | Count | Status | Description                                   | 
|--------------------+-------+--------+-----------------------------------------------|
| global_param_error | 0     | Passed | The grid is too large for this partiton       | 
|--------------------+-------+--------+-----------------------------------------------|
| no_geom_lib_pin    | 0     | Passed | Library cell pin does not have valid geometry | 
---------------------------------------------------------------------------------------


info UI30: performing global routing on partition integrationMult (started at Fri Dec 23 13:59:49 2022)
--------------------------------
| Technology property | metal8 | 
|---------------------+--------|
| Partition property  | metal8 | 
|---------------------+--------|
| Actual max layer    | metal8 | 
--------------------------------


---------------------------------------------------------------------------------------------------------------------------------
|                                    Non-default Parameter Values for 'config_route_global'                                     |
|-------------------------------+--------------------------------------------------------------+-------+---------+--------------|
| Name                          | Description                                                  | Value | Default | User Defined | 
|-------------------------------+--------------------------------------------------------------+-------+---------+--------------|
| gr_full_timing_update_thresh* | threshold proportion of net routes that triggers full timing | 0     | 0.3     | true         | 
|                               |  update                                                      |       |         |              | 
---------------------------------------------------------------------------------------------------------------------------------


gr_full_timing_update_thresh
Setting up data structures; grid size small
Partition 'integrationMult' qualifies for soft timing-driven layer assignment.
Updated timing   (0 seconds elapsed)
Gathering obstacles for metal layers 1 through 8

Instantiated routing nodes at 4320 of 4320 (100 %) potential locations.
Completed initial data structure setup   (0 seconds elapsed)
 xOrig 0 xHi 1096304 xStep 57000 colHi 20
 yOrig 0 yHi 1106004 yStep 42000 rowHi 27

Congestion effort = medium
Timing effort     = medium

Start repair & refine global routing with  2  CPUs 

Built 2523 nets   (0 seconds elapsed)

Will perform 'repair' routing on 101 nets: 
        101 without global routing
          0 with open pins  
          0 with antenna wires
          0 with blocked gcell edges 
          0 corrupted
.
Cleaned up Congestion Map loads   (0 seconds elapsed)

Layer assignment conditions are met for Metal-7 and above. 
With slack cutoff = 1000ps, found 0 possibly layer assigned nets. 

    Updated timing:   WNS =     0,  TNS =          0    (0 seconds elapsed)
Will apply soft layer assignment to 0 repair nets ( 0.0 pct of length)   (0 seconds elapsed)

Repair Routed 101 nets       (0 seconds elapsed)
    WNS =     0,  TNS =          0 
    Edge Overflows = 59 (0.7457 %),  Macro Overflows = 0,  Node Overflows = 23 (0.5324 %) 
Analyzed lengths for soft layer assignment.   (0 seconds elapsed)

Congestion pass 1: may reroute upto 212 nets (may degrade timing)...
    WNS =     0,  TNS =          0 
    Edge Overflows = 59 (0.7457 %),  Macro Overflows = 0,  Node Overflows = 23 (0.5324 %) 
    Routing net stats:     0 skipped,    209 unimproved,      3 routed   (0 seconds elapsed)

Congestion pass 2: may reroute upto 212 nets (may degrade timing)...
    WNS =     0,  TNS =          0 
    Edge Overflows = 59 (0.7457 %),  Macro Overflows = 0,  Node Overflows = 23 (0.5324 %) 
    Routing net stats:     0 skipped,    212 unimproved,      0 routed   (0 seconds elapsed)

Congestion pass 3: may reroute upto 212 nets (may degrade timing)...
    WNS =     0,  TNS =          0 
    Edge Overflows = 59 (0.7457 %),  Macro Overflows = 0,  Node Overflows = 23 (0.5324 %) 
    Routing net stats:     0 skipped,    210 unimproved,      2 routed   (1 seconds elapsed)

Report 'route_congestion': Route Congestion Report
Generated on Fri Dec 23 13:59:50 2022
  
------------------------------------------------------------------------
|                        Congestion Statistics                         |
|----------------+-------------+-------------+-----------+-------------|
|                | X           | Y           | Via       | Total       | 
|----------------+-------------+-------------+-----------+-------------|
| Edge Count     | 2052        | 2080        | 3780      | 7912        | 
|----------------+-------------+-------------+-----------+-------------|
| Overflow Edges | 0           | 59          | 0         | 59          | 
|----------------+-------------+-------------+-----------+-------------|
| Overflow as %  | 0           | 0.745703    | 0         | 0.745703    | 
|----------------+-------------+-------------+-----------+-------------|
| Worst          | 0.916667    | 5           | 0.736842  | 5           | 
|----------------+-------------+-------------+-----------+-------------|
| Average        | 0.354421    | 0.0363454   | 0.0669863 | 0.106923    | 
|----------------+-------------+-------------+-----------+-------------|
| Overflow Nodes | 0           | 23          | -1        | 23          | 
|----------------+-------------+-------------+-----------+-------------|
| Wire Length    | 3.07045e+08 | 1.64808e+08 | 10890     | 4.71853e+08 | 
------------------------------------------------------------------------


Report 'routing': Global Routing Report
Generated on Fri Dec 23 13:59:50 2022
  
-------------------------------------------------------------------------------------------------------------------------------------
|                                                         Wires statistics                                                          |
|-------------------------------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
|                               | TOTAL  | metal1 | metal2 | metal3 | metal4 | metal5 | metal6 | metal7 | metal8 | metal9 | metal10 | 
|-------------------------------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Wire length (millimeter)      | 47.19  | 1.83   | 15.73  | 28.88  | 0.75   | 0.00   | 0.00   | 0.00   | 0.00   | 0.00   | 0.00    | 
|-------------------------------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Wire length (%)               | 100.00 | 3.88   | 33.35  | 61.20  | 1.58   | 0.00   | 0.00   | 0.00   | 0.00   | 0.00   | 0.00    | 
|-------------------------------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Non preferred wire length (%) | 0.00   | 0.00   | 0.00   | 0.00   | 0.00   | 0.00   | 0.00   | 0.00   | 0.00   | 0.00   | 0.00    | 
|-------------------------------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Number of wires  (thousand)   | 6.04   | 0.28   | 3.29   | 2.38   | 0.09   | 0.00   | 0.00   | 0.00   | 0.00   | 0.00   | 0.00    | 
-------------------------------------------------------------------------------------------------------------------------------------


  
------------------------------------------------------------------------------------------------------------
|                                             Vias statistics                                              |
|----------------------------+--------+--------+--------+--------+------+------+------+------+------+------|
|                            | TOTAL  | via1   | via2   | via3   | via4 | via5 | via6 | via7 | via8 | via9 | 
|----------------------------+--------+--------+--------+--------+------+------+------+------+------+------|
| Number of vias  (thousand) | 10.89  | 6.32   | 4.39   | 0.18   | 0.00 | 0.00 | 0.00 | 0.00 | 0.00 | 0.00 | 
|----------------------------+--------+--------+--------+--------+------+------+------+------+------+------|
| Vias (%)                   | 100.00 | 58.03  | 40.28  | 1.70   | 0.00 | 0.00 | 0.00 | 0.00 | 0.00 | 0.00 | 
|----------------------------+--------+--------+--------+--------+------+------+------+------+------+------|
| Single vias (%)            | 100.00 | 100.00 | 100.00 | 100.00 | 0    | 0    | 0    | 0    | 0    | 0    | 
|----------------------------+--------+--------+--------+--------+------+------+------+------+------+------|
| Double vias (%)            | 0.00   | 0.00   | 0.00   | 0.00   | 0    | 0    | 0    | 0    | 0    | 0    | 
|----------------------------+--------+--------+--------+--------+------+------+------+------+------+------|
| Multi vias (%)             | 0.00   | 0.00   | 0.00   | 0.00   | 0    | 0    | 0    | 0    | 0    | 0    | 
------------------------------------------------------------------------------------------------------------


info UI30: performing congestion analysis on partition integrationMult (started at Fri Dec 23 13:59:50 2022)

Congestion ratio stats: min = 0.08, max = 1.39, mean = 0.44 
At threshold 1.17, found 0 hot spots, consisting of 0 grid-cells (0.00 pct of total)
At threshold 0.99, found 0 hot spots, consisting of 0 grid-cells (0.00 pct of total)
At threshold 0.87, found 0 hot spots, consisting of 0 grid-cells (0.00 pct of total)

-------------------------------------------------
| Grade = A; the partition should route easily. |
-------------------------------------------------

info UI33: performed global routing for 0 sec (CPU time: 0 sec; MEM: RSS - 397M, CVMEM - 1843M, PVMEM - 2637M)
Nitro-SoC> # get_objects -type root
Nitro-SoC> # report_property -cat all root -output names
Nitro-SoC> # get_top_partition
Nitro-SoC> # set_property -objects integrationMult -name optimize_max_util -value 100.0
Nitro-SoC> # fk_msg converge_pro_opt complete
Nitro-SoC> # new_config_flow -name flow_msg_prompt -quiet
Nitro-SoC> # new_config_flow -name verbose_level
RCT info: converge_pro_opt complete
Nitro-SoC> # get_objects -type root
Nitro-SoC> # set_property -objects root -name rct_last_stage -value converge_pro_opt
Nitro-SoC> # config_clock_timing -name low_effort_io_optimization
Nitro-SoC> # config_clock_timing -name optimize_effort_level
Nitro-SoC> # fk_msg Running converge_tie_ins
Nitro-SoC> # new_config_flow -name flow_msg_prompt -quiet
Nitro-SoC> # new_config_flow -name verbose_level
RCT info: Running converge_tie_ins
Nitro-SoC> # config_clock_timing -name add_tie_cells
Nitro-SoC> # fk_msg Tie Insertion Skipped
Nitro-SoC> # new_config_flow -name flow_msg_prompt -quiet
Nitro-SoC> # new_config_flow -name verbose_level
RCT info: Tie Insertion Skipped
Nitro-SoC> # fk_msg converge_tie_ins complete
Nitro-SoC> # new_config_flow -name flow_msg_prompt -quiet
Nitro-SoC> # new_config_flow -name verbose_level
RCT info: converge_tie_ins complete
Nitro-SoC> # config_units -for output -value_type time -units pico
Nitro-SoC> # config_shell -echo_script false
Report 'tmp_name': Application Report
Generated on Fri Dec 23 13:59:50 2022
  
-------------------------------------------------------------------------------------------
|                      Application CPU time and memory usage status                       |
|--------------------------+--------------------------------------------------------------|
| Total memory (MBytes)    | 1843                                                         | 
|--------------------------+--------------------------------------------------------------|
| Heap memory (MBytes)     | 1245                                                         | 
|--------------------------+--------------------------------------------------------------|
| Resident memory (MBytes) | 397                                                          | 
|--------------------------+--------------------------------------------------------------|
| CPU time (minutes)       | 3.27                                                         | 
|--------------------------+--------------------------------------------------------------|
| Elapsed time (minutes)   | 9.73                                                         | 
|--------------------------+--------------------------------------------------------------|
| Load Averages            | 0.42 0.52 0.41                                               | 
|--------------------------+--------------------------------------------------------------|
| Build                    | 1.68700.2.290                                                | 
|--------------------------+--------------------------------------------------------------|
| Version                  | version 2019.1.R2 1.68700.2.290 Fri Nov 29 21:06:00 PST 2019 | 
|--------------------------+--------------------------------------------------------------|
| Calibre Version          | Calibre library v2019.2_14.13                                | 
|--------------------------+--------------------------------------------------------------|
| Computer Name            | localhost.localdomain                                        | 
|--------------------------+--------------------------------------------------------------|
| Cores                    | 4                                                            | 
|--------------------------+--------------------------------------------------------------|
| Frequency (GHz)          | 2.6                                                          | 
|--------------------------+--------------------------------------------------------------|
| Execution mode           | 64                                                           | 
|--------------------------+--------------------------------------------------------------|
| Process id               | 4753                                                         | 
|--------------------------+--------------------------------------------------------------|
| Interaction mode         | window                                                       | 
|--------------------------+--------------------------------------------------------------|
| Log file                 | nitro.log                                                    | 
|--------------------------+--------------------------------------------------------------|
| Journal file             | nitro.jou                                                    | 
|--------------------------+--------------------------------------------------------------|
| Working directory        | /home/vlsi/Desktop/verilogMul/work/.nitro_tmp_localhost.loca | 
|                          | ldomain_4753                                                 | 
-------------------------------------------------------------------------------------------


info UI78: report 'tmp_name' was removed
Report 'tmp_name': Route Congestion Report
Generated on Fri Dec 23 13:59:50 2022
  
------------------------------------------------------------------------
|                        Congestion Statistics                         |
|----------------+-------------+-------------+-----------+-------------|
|                | X           | Y           | Via       | Total       | 
|----------------+-------------+-------------+-----------+-------------|
| Edge Count     | 2052        | 2080        | 3780      | 7912        | 
|----------------+-------------+-------------+-----------+-------------|
| Overflow Edges | 0           | 59          | 0         | 59          | 
|----------------+-------------+-------------+-----------+-------------|
| Overflow as %  | 0           | 0.745703    | 0         | 0.745703    | 
|----------------+-------------+-------------+-----------+-------------|
| Worst          | 0.916667    | 5           | 0.736842  | 5           | 
|----------------+-------------+-------------+-----------+-------------|
| Average        | 0.354421    | 0.0363454   | 0.0669863 | 0.106923    | 
|----------------+-------------+-------------+-----------+-------------|
| Overflow Nodes | 0           | 23          | -1        | 23          | 
|----------------+-------------+-------------+-----------+-------------|
| Wire Length    | 3.07045e+08 | 1.64808e+08 | 10890     | 4.71853e+08 | 
------------------------------------------------------------------------


info UI78: report 'tmp_name' was removed
Report 'tmp_name': QoR Report
Generated on Fri Dec 23 13:59:50 2022
  
-----------------------------------
|        Design Statistics        |
|-----------------------+---------|
|                       | Value   | 
|-----------------------+---------|
| Cell count            | 2989    | 
|-----------------------+---------|
| Net count             | 4448    | 
|-----------------------+---------|
| Hier count            | 7       | 
|-----------------------+---------|
| Area (sq micron)      | 6050.17 | 
|-----------------------+---------|
| Ideal Nets Count      | 0       | 
|-----------------------+---------|
| User Ideal Nets Count | 0       | 
|-----------------------+---------|
| Utilization (%)       | 52.18   | 
-----------------------------------


  
---------------------------------------
|          Timing Statistics          |
|----------------------+-------+------|
|                      | Setup | Hold | 
|----------------------+-------+------|
| Violations Count     | 0     | 0    | 
|----------------------+-------+------|
| Total Negative Slack | 0     | 0    | 
|----------------------+-------+------|
| Worst Negative Slack | 0     | 0    | 
|----------------------+-------+------|
| Worst Violator       | N/A   | N/A  | 
|----------------------+-------+------|
| Required Time        | 0     | 0    | 
|----------------------+-------+------|
| Arrival Time         | 0     | 0    | 
---------------------------------------


  
----------------------------------------------------------------
|                    Design Rule Statistics                    |
|---------------------------+----------------+-----------------|
|                           | Max Transition | Max Capacitance | 
|---------------------------+----------------+-----------------|
| Violations Count          | 0              | 0               | 
|---------------------------+----------------+-----------------|
| Total Cost                | 0              | 0               | 
|---------------------------+----------------+-----------------|
| Worst Violation           | 0              | 0               | 
|---------------------------+----------------+-----------------|
| Worst Violator            | N/A            | N/A             | 
|---------------------------+----------------+-----------------|
| Worst Violator Constraint | 0              | 0               | 
|---------------------------+----------------+-----------------|
| Worst Violator Actual     | 0              | 0               | 
----------------------------------------------------------------


info UI33: performed quality of results report for 0 sec (CPU time: 0 sec; MEM: RSS - 397M, CVMEM - 1843M, PVMEM - 2637M)
info UI78: report 'tmp_name' was removed
Nitro-SoC> # config_units -for output -value_type time -units nano
Nitro-SoC> # get_objects -type root
Nitro-SoC> # set_property -objects root -name rct_last_stage -value converge_tie_ins
Nitro-SoC> # config_clock_timing -name low_effort_io_optimization
Nitro-SoC> # config_messages -message_id UI33 -max_message 0
Nitro-SoC> # config_units -for input -value_type time -units pico
Nitro-SoC> # config_units -for output -value_type time -units pico
Nitro-SoC> # group_path -name vsysclk_new_mode -tns_range 300
Nitro-SoC> # group_path -name **feedthroughs** -reset_tns_range true
Nitro-SoC> # group_path -name **outputs** -tns_range 300
Nitro-SoC> # group_path -name **clock_gating** -tns_range 300
Nitro-SoC> # group_path -name **default** -reset_tns_range true
Nitro-SoC> # group_path -name **output_budget_0** -tns_range 10000000
Nitro-SoC> # group_path -name **async** -reset_tns_range true
Nitro-SoC> # group_path -name **inputs** -tns_range 300
Nitro-SoC> # config_units -for input -value_type time -units nano
Nitro-SoC> # config_units -for output -value_type time -units nano
Nitro-SoC> # config_messages -message_id UI33 -max_message 10
Nitro-SoC> # fk_msg -set_prompt NRF
Nitro-SoC> # new_config_flow -name flow_msg_prompt -quiet
Nitro-SoC> # new_config_flow -name flow_msg_prompt -value NRF -descr Flow prefix - will appear in all messages printed by flow_msg -quiet
2
Nitro-SoC> # config_application -cpu 2
2
Nitro-SoC> # config_timing -cpu 2
Nitro-SoC> # config_units -for output -value_type time -units pico
Nitro-SoC> # config_shell -echo_script false
Report 'tmp_name': Application Report
Generated on Fri Dec 23 13:59:50 2022
  
-------------------------------------------------------------------------------------------
|                      Application CPU time and memory usage status                       |
|--------------------------+--------------------------------------------------------------|
| Total memory (MBytes)    | 1843                                                         | 
|--------------------------+--------------------------------------------------------------|
| Heap memory (MBytes)     | 1245                                                         | 
|--------------------------+--------------------------------------------------------------|
| Resident memory (MBytes) | 397                                                          | 
|--------------------------+--------------------------------------------------------------|
| CPU time (minutes)       | 3.27                                                         | 
|--------------------------+--------------------------------------------------------------|
| Elapsed time (minutes)   | 9.73                                                         | 
|--------------------------+--------------------------------------------------------------|
| Load Averages            | 0.42 0.52 0.41                                               | 
|--------------------------+--------------------------------------------------------------|
| Build                    | 1.68700.2.290                                                | 
|--------------------------+--------------------------------------------------------------|
| Version                  | version 2019.1.R2 1.68700.2.290 Fri Nov 29 21:06:00 PST 2019 | 
|--------------------------+--------------------------------------------------------------|
| Calibre Version          | Calibre library v2019.2_14.13                                | 
|--------------------------+--------------------------------------------------------------|
| Computer Name            | localhost.localdomain                                        | 
|--------------------------+--------------------------------------------------------------|
| Cores                    | 4                                                            | 
|--------------------------+--------------------------------------------------------------|
| Frequency (GHz)          | 2.6                                                          | 
|--------------------------+--------------------------------------------------------------|
| Execution mode           | 64                                                           | 
|--------------------------+--------------------------------------------------------------|
| Process id               | 4753                                                         | 
|--------------------------+--------------------------------------------------------------|
| Interaction mode         | window                                                       | 
|--------------------------+--------------------------------------------------------------|
| Log file                 | nitro.log                                                    | 
|--------------------------+--------------------------------------------------------------|
| Journal file             | nitro.jou                                                    | 
|--------------------------+--------------------------------------------------------------|
| Working directory        | /home/vlsi/Desktop/verilogMul/work/.nitro_tmp_localhost.loca | 
|                          | ldomain_4753                                                 | 
-------------------------------------------------------------------------------------------


info UI78: report 'tmp_name' was removed
Report 'tmp_name': Route Congestion Report
Generated on Fri Dec 23 13:59:50 2022
  
------------------------------------------------------------------------
|                        Congestion Statistics                         |
|----------------+-------------+-------------+-----------+-------------|
|                | X           | Y           | Via       | Total       | 
|----------------+-------------+-------------+-----------+-------------|
| Edge Count     | 2052        | 2080        | 3780      | 7912        | 
|----------------+-------------+-------------+-----------+-------------|
| Overflow Edges | 0           | 59          | 0         | 59          | 
|----------------+-------------+-------------+-----------+-------------|
| Overflow as %  | 0           | 0.745703    | 0         | 0.745703    | 
|----------------+-------------+-------------+-----------+-------------|
| Worst          | 0.916667    | 5           | 0.736842  | 5           | 
|----------------+-------------+-------------+-----------+-------------|
| Average        | 0.354421    | 0.0363454   | 0.0669863 | 0.106923    | 
|----------------+-------------+-------------+-----------+-------------|
| Overflow Nodes | 0           | 23          | -1        | 23          | 
|----------------+-------------+-------------+-----------+-------------|
| Wire Length    | 3.07045e+08 | 1.64808e+08 | 10890     | 4.71853e+08 | 
------------------------------------------------------------------------


info UI78: report 'tmp_name' was removed
Report 'tmp_name': QoR Report
Generated on Fri Dec 23 13:59:50 2022
  
-----------------------------------
|        Design Statistics        |
|-----------------------+---------|
|                       | Value   | 
|-----------------------+---------|
| Cell count            | 2989    | 
|-----------------------+---------|
| Net count             | 4448    | 
|-----------------------+---------|
| Hier count            | 7       | 
|-----------------------+---------|
| Area (sq micron)      | 6050.17 | 
|-----------------------+---------|
| Ideal Nets Count      | 0       | 
|-----------------------+---------|
| User Ideal Nets Count | 0       | 
|-----------------------+---------|
| Utilization (%)       | 52.18   | 
-----------------------------------


  
---------------------------------------
|          Timing Statistics          |
|----------------------+-------+------|
|                      | Setup | Hold | 
|----------------------+-------+------|
| Violations Count     | 0     | 0    | 
|----------------------+-------+------|
| Total Negative Slack | 0     | 0    | 
|----------------------+-------+------|
| Worst Negative Slack | 0     | 0    | 
|----------------------+-------+------|
| Worst Violator       | N/A   | N/A  | 
|----------------------+-------+------|
| Required Time        | 0     | 0    | 
|----------------------+-------+------|
| Arrival Time         | 0     | 0    | 
---------------------------------------


  
----------------------------------------------------------------
|                    Design Rule Statistics                    |
|---------------------------+----------------+-----------------|
|                           | Max Transition | Max Capacitance | 
|---------------------------+----------------+-----------------|
| Violations Count          | 0              | 0               | 
|---------------------------+----------------+-----------------|
| Total Cost                | 0              | 0               | 
|---------------------------+----------------+-----------------|
| Worst Violation           | 0              | 0               | 
|---------------------------+----------------+-----------------|
| Worst Violator            | N/A            | N/A             | 
|---------------------------+----------------+-----------------|
| Worst Violator Constraint | 0              | 0               | 
|---------------------------+----------------+-----------------|
| Worst Violator Actual     | 0              | 0               | 
----------------------------------------------------------------


info UI33: performed quality of results report for 0 sec (CPU time: 0 sec; MEM: RSS - 397M, CVMEM - 1843M, PVMEM - 2637M)
info UI78: report 'tmp_name' was removed
Nitro-SoC> # config_units -for output -value_type time -units nano
Nitro-SoC> # config_clock_timing -name low_effort_io_optimization
Nitro-SoC> # print_table -title run_clock_timing QoR Progress Summary -column_names Stage WNS TNS WHS THS Utilization Congestion {Total Runtime (min)} Memory -values Initial 0.00 0.00 0.00 0.00 51.87 0.632 9.43 1215 CTS 0.00 0.00 -28.00 -517.00 52 0.746 9.63 1245 Setup 0.00 0.00 0.00 0.00 52 0.746 9.67 1245 Hold 0.00 0.00 0.00 0.00 52.18 0.746 9.68 1245 Converge 0.00 0.00 0.00 0.00 52.18 0.746 9.73 1245 Final 0.00 0.00 0.00 0.00 52.18 0.746 9.73 1245
-------------------------------------------------------------------------------------------------------
|                                run_clock_timing QoR Progress Summary                                |
|----------+------+------+--------+---------+-------------+------------+---------------------+--------|
| Stage    | WNS  | TNS  | WHS    | THS     | Utilization | Congestion | Total Runtime (min) | Memory | 
|----------+------+------+--------+---------+-------------+------------+---------------------+--------|
| Initial  | 0.00 | 0.00 | 0.00   | 0.00    | 51.87       | 0.632      | 9.43                | 1215   | 
|----------+------+------+--------+---------+-------------+------------+---------------------+--------|
| CTS      | 0.00 | 0.00 | -28.00 | -517.00 | 52          | 0.746      | 9.63                | 1245   | 
|----------+------+------+--------+---------+-------------+------------+---------------------+--------|
| Setup    | 0.00 | 0.00 | 0.00   | 0.00    | 52          | 0.746      | 9.67                | 1245   | 
|----------+------+------+--------+---------+-------------+------------+---------------------+--------|
| Hold     | 0.00 | 0.00 | 0.00   | 0.00    | 52.18       | 0.746      | 9.68                | 1245   | 
|----------+------+------+--------+---------+-------------+------------+---------------------+--------|
| Converge | 0.00 | 0.00 | 0.00   | 0.00    | 52.18       | 0.746      | 9.73                | 1245   | 
|----------+------+------+--------+---------+-------------+------------+---------------------+--------|
| Final    | 0.00 | 0.00 | 0.00   | 0.00    | 52.18       | 0.746      | 9.73                | 1245   | 
-------------------------------------------------------------------------------------------------------


Nitro-SoC> # config_clock_timing -name optimize_effort_level
=================================
Optimization Effort Used :    low
=================================
For better QoR at the expense of runtime a higher effort
level can be enforced with "config_clock_timing -name optimize_effort_level"
Nitro-SoC> # config_name_rules -cell c
Nitro-SoC> # config_name_rules -net n
Nitro-SoC> # write_db -data design -file dbs/clock.db
Nitro-SoC> # save_db -directory dbs/clock.db -overwrite true -data design -cpus 4 -description 
info UI36: Writing folded database file '/home/vlsi/Desktop/verilogMul/work/dbs/clock.db'.
info Writing design...
info Writing partitions...
info Writing timer configuration...
info Writing SI configuration...
info Writing Parasitic Models and Extractor configuration...
info Writing Scan data
info Writing Trailing data
info UI33: performed database save for 0 sec (CPU time: 0 sec; MEM: RSS - 397M, CVMEM - 1843M, PVMEM - 2637M)
Nitro-SoC> # config_shell -echo false
NRF info: Reports started Fri Dec 23 13:59:50 EET 2022
Report 'application': Application Report
Generated on Fri Dec 23 13:59:50 2022
  
-------------------------------------------------------------------------------------------
|                      Application CPU time and memory usage status                       |
|-----------------------------------------------------------------------------------------|
| Total memory (MBytes)    | 1843                                                         | 
| Heap memory (MBytes)     | 1245                                                         | 
| Resident memory (MBytes) | 397                                                          | 
| CPU time (minutes)       | 3.27                                                         | 
| Elapsed time (minutes)   | 9.73                                                         | 
| Load Averages            | 0.42 0.52 0.41                                               | 
| Build                    | 1.68700.2.290                                                | 
| Version                  | version 2019.1.R2 1.68700.2.290 Fri Nov 29 21:06:00 PST 2019 | 
| Calibre Version          | Calibre library v2019.2_14.13                                | 
| Computer Name            | localhost.localdomain                                        | 
| Cores                    | 4                                                            | 
| Frequency (GHz)          | 2.6                                                          | 
| Execution mode           | 64                                                           | 
| Process id               | 4753                                                         | 
| Interaction mode         | window                                                       | 
| Log file                 | nitro.log                                                    | 
| Journal file             | nitro.jou                                                    | 
| Working directory        | /home/vlsi/Desktop/verilogMul/work/.nitro_tmp_localhost.loca | 
|                          ldomain_4753                                                 | 
-------------------------------------------------------------------------------------------


-----------------------------------------------------------------------------------------
| Name                                                        | Value      | Default    | 
|-------------------------------------------------------------+------------+------------|
| cpus                                                        | 2          | 4          | 
| create_io_path_groups                                       | true       | false      | 
| create_clock_check_path_group                               | false      | false      | 
| derate_annotated_delays                                     | true       | true       | 
| disable_auto_clock_gating_checks                            | false      | false      | 
| disable_case_analysis                                       | false      | false      | 
| disable_clock_gating_checks                                 | false      | false      | 
| disable_recovery_removal_checks                             | false      | false      | 
| disable_seq_case_analysis                                   | true       | true       | 
| enable_clock_gating_propagate                               | true       | true       | 
| early_launch_at_borrowing_latches                           | false      | true       | 
| enable_default_for_cond_arcs                                | true       | true       | 
| enable_default_input_delays                                 | false      | true       | 
| enable_non_unate_clock_paths                                | true       | true       | 
| enable_path_segmentation                                    | true       | true       | 
| enable_port_clock_leaves                                    | false      | false      | 
| enable_preset_clear_arcs                                    | false      | false      | 
| enable_setup_independent_hold_checks                        | true       | true       | 
| estimated_delays                                            | false      | false      | 
| ignore_driving_cell_for_annotated_delays                    | true       | true       | 
| sdf_includes_si_delays                                      | false      | false      | 
| report_unconstrained_path                                   | false      | false      | 
| use_si_slew_for_max_transition                              | false      | false      | 
| zero_rc_delays                                              | false      | false      | 
| ignore_driving_cell_for_clock_ports                         | false      | false      | 
| use_annotated_cts_offsets                                   | false      | false      | 
| enable_skew_estimation                                      | false      | false      | 
| valid_skew_estimation                                       | false      | false      | 
| enable_ideal_clock_data_tags                                | true       | true       | 
| enable_clock_propagation_through_three_state_enable_pins    | false      | false      | 
| disable_sequential_generation_of_waveform_preserving_clocks | false      | false      | 
| capacitance_violation_threshold                             | 0          | -2         | 
| derate_output_delay                                         | false      | false      | 
| additive_regular_ocv_for_advanced_ocv                       | false      | false      | 
| clock_source_use_driver_arc                                 | true       | true       | 
| use_pin_specific_clock_latency_and_propagation              | false      | true       | 
| sdf_is_derated                                              | false      | false      | 
| use_worst_constraint_from_all_slew_permutations             | true       | true       | 
| use_worst_of_early_and_late_libs_constraint                 | true       | true       | 
| clock_enable_separate_rise_fall_pin_capacitance             | false      | false      | 
| data_enable_separate_rise_fall_pin_capacitance              | false      | false      | 
| timing_slew_propagation_mode                                | worst_slew | worst_slew | 
| gclock_source_network_num_master_registers                  | 1000000    | 1000000    | 
| alpine_timing_mode                                          | -1         | -1         | 
| parametric_ocv                                              | false      | false      | 
| parametric_ocv_corner_sigma                                 | 3          | 3          | 
| enforce_explicit_library_association_to_corners             | false      | false      | 
| enable_slew_variation                                       | true       | true       | 
| low_geometry                                                | false      | false      | 
| precise_waveform_analysis                                   | false      | false      | 
-----------------------------------------------------------------------------------------


NRF info: Writing Timing Summary Reports Fri Dec 23 13:59:50 EET 2022
NRF info: Writing Detailed Setup Timing Path Reports Fri Dec 23 13:59:50 EET 2022
NRF info: Writing Detailed Hold Timing Path Reports Fri Dec 23 13:59:50 EET 2022
NRF info: Writing Timing Drc Reports Fri Dec 23 13:59:50 EET 2022
NRF info: Writing Physical Reports Fri Dec 23 13:59:50 EET 2022
NRF info: Reports completed Fri Dec 23 13:59:51 EET 2022
Nitro-SoC> # get_config -name config_auto_learning -param store_hold_violations
info UI33: performed source of flow_scripts/2_clock.tcl for 20 sec (CPU time: 22 sec; MEM: RSS - 399M, CVMEM - 1843M, PVMEM - 2637M)
