// Seed: 856346601
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  output wire id_3;
  input wire id_2;
  input wire id_1;
  id_5(
      .id_0(id_6),
      .id_1(1),
      .id_2(id_2),
      .id_3(id_4 < 1),
      .id_4(1),
      .id_5(1),
      .id_6(id_6),
      .id_7(id_1++)
  );
endmodule
module module_1 (
    output tri id_0,
    input uwire id_1,
    input supply0 id_2
);
  wire id_4;
  module_0 modCall_1 (
      id_4,
      id_4,
      id_4,
      id_4
  );
  wire id_5;
endmodule
