<!DOCTYPE html><html lang="en"><head><meta charset="utf-8"><meta name="viewport" content="width=device-width, initial-scale=1.0"><meta name="generator" content="rustdoc"><meta name="description" content="Interrupt request register."><meta name="keywords" content="rust, rustlang, rust-lang, intr"><title>psoc6_01_pac::sar::intr - Rust</title><link rel="stylesheet" type="text/css" href="../../../normalize.css"><link rel="stylesheet" type="text/css" href="../../../rustdoc.css" id="mainThemeStyle"><link rel="stylesheet" type="text/css" href="../../../light.css"  id="themeStyle"><link rel="stylesheet" type="text/css" href="../../../dark.css" disabled ><link rel="stylesheet" type="text/css" href="../../../ayu.css" disabled ><script id="default-settings"></script><script src="../../../storage.js"></script><script src="../../../crates.js"></script><noscript><link rel="stylesheet" href="../../../noscript.css"></noscript><link rel="icon" type="image/svg+xml" href="../../../favicon.svg">
<link rel="alternate icon" type="image/png" href="../../../favicon-16x16.png">
<link rel="alternate icon" type="image/png" href="../../../favicon-32x32.png"><style type="text/css">#crate-search{background-image:url("../../../down-arrow.svg");}</style></head><body class="rustdoc mod"><!--[if lte IE 11]><div class="warning">This old browser is unsupported and will most likely display funky things.</div><![endif]--><nav class="sidebar"><div class="sidebar-menu" role="button">&#9776;</div><a href='../../../psoc6_01_pac/index.html'><div class='logo-container rust-logo'><img src='../../../rust-logo.png' alt='logo'></div></a><h2 class="location">Module intr</h2><div class="sidebar-elems"><div class="block items"><ul><li><a href="#structs">Structs</a></li></ul></div><div id="sidebar-vars" data-name="intr" data-ty="mod" data-relpath="./"></div><script defer src="./sidebar-items.js"></script></div></nav><div class="theme-picker"><button id="theme-picker" aria-label="Pick another theme!" aria-haspopup="menu" title="themes"><img src="../../../brush.svg" width="18" height="18" alt="Pick another theme!"></button><div id="theme-choices" role="menu"></div></div><nav class="sub"><form class="search-form"><div class="search-container"><div><select id="crate-search"><option value="All crates">All crates</option></select><input class="search-input" name="search" disabled autocomplete="off" spellcheck="false" placeholder="Click or press ‘S’ to search, ‘?’ for more options…" type="search"></div><button type="button" id="help-button" title="help">?</button><a id="settings-menu" href="../../../settings.html" title="settings"><img src="../../../wheel.svg" width="18" height="18" alt="Change settings"></a></div></form></nav><section id="main" class="content"><h1 class="fqn"><span class="in-band">Module <a href="../../index.html">psoc6_01_pac</a>::<wbr><a href="../index.html">sar</a>::<wbr><a class="mod" href="#">intr</a><button id="copy-path" onclick="copy_path(this)" title="copy path"><img src="../../../clipboard.svg" width="19" height="18" alt="Copy item import" title="Copy item import to clipboard"></button></span><span class="out-of-band"><span id="render-detail"><a id="toggle-all-docs" href="javascript:void(0)" title="collapse all docs">[<span class="inner">&#x2212;</span>]</a></span><a class="srclink" href="../../../src/psoc6_01_pac/sar/intr.rs.html#1-434" title="goto source code">[src]</a></span></h1><details class="rustdoc-toggle top-doc" open><summary class="hideme"><span>Expand description</span></summary><div class="docblock"><p>Interrupt request register.</p>
</div></details><h2 id="structs" class="section-header"><a href="#structs">Structs</a></h2>
<table><tr class="module-item"><td><a class="struct" href="struct.DSI_COLLISION_INTR_R.html" title="psoc6_01_pac::sar::intr::DSI_COLLISION_INTR_R struct">DSI_COLLISION_INTR_R</a></td><td class="docblock-short"><p>Field <code>DSI_COLLISION_INTR</code> reader - DSI Collision Interrupt: hardware sets this interrupt when the DSI trigger signal is asserted while the SAR is BUSY. Raising this interrupt is delayed to when the scan caused by the DSI trigger has been completed, i.e. not when the preceding scan with which this trigger collided is completed. When this interrupt is set it implies that the channels were sampled later than was intended (jitter). Write with ‘1’ to clear bit.</p>
</td></tr><tr class="module-item"><td><a class="struct" href="struct.DSI_COLLISION_INTR_W.html" title="psoc6_01_pac::sar::intr::DSI_COLLISION_INTR_W struct">DSI_COLLISION_INTR_W</a></td><td class="docblock-short"><p>Field <code>DSI_COLLISION_INTR</code> writer - DSI Collision Interrupt: hardware sets this interrupt when the DSI trigger signal is asserted while the SAR is BUSY. Raising this interrupt is delayed to when the scan caused by the DSI trigger has been completed, i.e. not when the preceding scan with which this trigger collided is completed. When this interrupt is set it implies that the channels were sampled later than was intended (jitter). Write with ‘1’ to clear bit.</p>
</td></tr><tr class="module-item"><td><a class="struct" href="struct.EOS_INTR_R.html" title="psoc6_01_pac::sar::intr::EOS_INTR_R struct">EOS_INTR_R</a></td><td class="docblock-short"><p>Field <code>EOS_INTR</code> reader - End Of Scan Interrupt: hardware sets this interrupt after completing a scan of all the enabled channels. Write with ‘1’ to clear bit.</p>
</td></tr><tr class="module-item"><td><a class="struct" href="struct.EOS_INTR_W.html" title="psoc6_01_pac::sar::intr::EOS_INTR_W struct">EOS_INTR_W</a></td><td class="docblock-short"><p>Field <code>EOS_INTR</code> writer - End Of Scan Interrupt: hardware sets this interrupt after completing a scan of all the enabled channels. Write with ‘1’ to clear bit.</p>
</td></tr><tr class="module-item"><td><a class="struct" href="struct.FW_COLLISION_INTR_R.html" title="psoc6_01_pac::sar::intr::FW_COLLISION_INTR_R struct">FW_COLLISION_INTR_R</a></td><td class="docblock-short"><p>Field <code>FW_COLLISION_INTR</code> reader - Firmware Collision Interrupt: hardware sets this interrupt when FW_TRIGGER is asserted while the SAR is BUSY. Raising this interrupt is delayed to when the scan caused by the FW_TRIGGER has been completed, i.e. not when the preceding scan with which this trigger collided is completed. When this interrupt is set it implies that the channels were sampled later than was intended (jitter). Write with ‘1’ to clear bit.</p>
</td></tr><tr class="module-item"><td><a class="struct" href="struct.FW_COLLISION_INTR_W.html" title="psoc6_01_pac::sar::intr::FW_COLLISION_INTR_W struct">FW_COLLISION_INTR_W</a></td><td class="docblock-short"><p>Field <code>FW_COLLISION_INTR</code> writer - Firmware Collision Interrupt: hardware sets this interrupt when FW_TRIGGER is asserted while the SAR is BUSY. Raising this interrupt is delayed to when the scan caused by the FW_TRIGGER has been completed, i.e. not when the preceding scan with which this trigger collided is completed. When this interrupt is set it implies that the channels were sampled later than was intended (jitter). Write with ‘1’ to clear bit.</p>
</td></tr><tr class="module-item"><td><a class="struct" href="struct.INJ_COLLISION_INTR_R.html" title="psoc6_01_pac::sar::intr::INJ_COLLISION_INTR_R struct">INJ_COLLISION_INTR_R</a></td><td class="docblock-short"><p>Field <code>INJ_COLLISION_INTR</code> reader - Injection Collision Interrupt: hardware sets this interrupt when the injection trigger signal is asserted (INJ_START_EN==1 &amp;&amp; INJ_TAILGATING==0) while the SAR is BUSY. Raising this interrupt is delayed to when the sampling of the injection channel has been completed, i.e. not when the preceding scan with which this trigger collided is completed. When this interrupt is set it implies that the injection channel was sampled later than was intended. Write with ‘1’ to clear bit.</p>
</td></tr><tr class="module-item"><td><a class="struct" href="struct.INJ_COLLISION_INTR_W.html" title="psoc6_01_pac::sar::intr::INJ_COLLISION_INTR_W struct">INJ_COLLISION_INTR_W</a></td><td class="docblock-short"><p>Field <code>INJ_COLLISION_INTR</code> writer - Injection Collision Interrupt: hardware sets this interrupt when the injection trigger signal is asserted (INJ_START_EN==1 &amp;&amp; INJ_TAILGATING==0) while the SAR is BUSY. Raising this interrupt is delayed to when the sampling of the injection channel has been completed, i.e. not when the preceding scan with which this trigger collided is completed. When this interrupt is set it implies that the injection channel was sampled later than was intended. Write with ‘1’ to clear bit.</p>
</td></tr><tr class="module-item"><td><a class="struct" href="struct.INJ_EOC_INTR_R.html" title="psoc6_01_pac::sar::intr::INJ_EOC_INTR_R struct">INJ_EOC_INTR_R</a></td><td class="docblock-short"><p>Field <code>INJ_EOC_INTR</code> reader - Injection End of Conversion Interrupt: hardware sets this interrupt after completing the conversion for the injection channel (irrespective of if tailgating was used). Write with ‘1’ to clear bit.</p>
</td></tr><tr class="module-item"><td><a class="struct" href="struct.INJ_EOC_INTR_W.html" title="psoc6_01_pac::sar::intr::INJ_EOC_INTR_W struct">INJ_EOC_INTR_W</a></td><td class="docblock-short"><p>Field <code>INJ_EOC_INTR</code> writer - Injection End of Conversion Interrupt: hardware sets this interrupt after completing the conversion for the injection channel (irrespective of if tailgating was used). Write with ‘1’ to clear bit.</p>
</td></tr><tr class="module-item"><td><a class="struct" href="struct.INJ_RANGE_INTR_R.html" title="psoc6_01_pac::sar::intr::INJ_RANGE_INTR_R struct">INJ_RANGE_INTR_R</a></td><td class="docblock-short"><p>Field <code>INJ_RANGE_INTR</code> reader - Injection Range detect Interrupt: hardware sets this interrupt if the injection conversion result (after averaging) met the condition specified by the SAR_RANGE registers. Write with ‘1’ to clear bit.</p>
</td></tr><tr class="module-item"><td><a class="struct" href="struct.INJ_RANGE_INTR_W.html" title="psoc6_01_pac::sar::intr::INJ_RANGE_INTR_W struct">INJ_RANGE_INTR_W</a></td><td class="docblock-short"><p>Field <code>INJ_RANGE_INTR</code> writer - Injection Range detect Interrupt: hardware sets this interrupt if the injection conversion result (after averaging) met the condition specified by the SAR_RANGE registers. Write with ‘1’ to clear bit.</p>
</td></tr><tr class="module-item"><td><a class="struct" href="struct.INJ_SATURATE_INTR_R.html" title="psoc6_01_pac::sar::intr::INJ_SATURATE_INTR_R struct">INJ_SATURATE_INTR_R</a></td><td class="docblock-short"><p>Field <code>INJ_SATURATE_INTR</code> reader - Injection Saturation Interrupt: hardware sets this interrupt if an injection conversion result (before averaging) is either 0x000 or 0xFFF, this is an indication that the ADC likely saturated. Write with ‘1’ to clear bit.</p>
</td></tr><tr class="module-item"><td><a class="struct" href="struct.INJ_SATURATE_INTR_W.html" title="psoc6_01_pac::sar::intr::INJ_SATURATE_INTR_W struct">INJ_SATURATE_INTR_W</a></td><td class="docblock-short"><p>Field <code>INJ_SATURATE_INTR</code> writer - Injection Saturation Interrupt: hardware sets this interrupt if an injection conversion result (before averaging) is either 0x000 or 0xFFF, this is an indication that the ADC likely saturated. Write with ‘1’ to clear bit.</p>
</td></tr><tr class="module-item"><td><a class="struct" href="struct.INTR_SPEC.html" title="psoc6_01_pac::sar::intr::INTR_SPEC struct">INTR_SPEC</a></td><td class="docblock-short"><p>Interrupt request register.</p>
</td></tr><tr class="module-item"><td><a class="struct" href="struct.OVERFLOW_INTR_R.html" title="psoc6_01_pac::sar::intr::OVERFLOW_INTR_R struct">OVERFLOW_INTR_R</a></td><td class="docblock-short"><p>Field <code>OVERFLOW_INTR</code> reader - Overflow Interrupt: hardware sets this interrupt when it sets a new EOS_INTR while that bit was not yet cleared by the firmware. Write with ‘1’ to clear bit.</p>
</td></tr><tr class="module-item"><td><a class="struct" href="struct.OVERFLOW_INTR_W.html" title="psoc6_01_pac::sar::intr::OVERFLOW_INTR_W struct">OVERFLOW_INTR_W</a></td><td class="docblock-short"><p>Field <code>OVERFLOW_INTR</code> writer - Overflow Interrupt: hardware sets this interrupt when it sets a new EOS_INTR while that bit was not yet cleared by the firmware. Write with ‘1’ to clear bit.</p>
</td></tr><tr class="module-item"><td><a class="struct" href="struct.R.html" title="psoc6_01_pac::sar::intr::R struct">R</a></td><td class="docblock-short"><p>Register <code>INTR</code> reader</p>
</td></tr><tr class="module-item"><td><a class="struct" href="struct.W.html" title="psoc6_01_pac::sar::intr::W struct">W</a></td><td class="docblock-short"><p>Register <code>INTR</code> writer</p>
</td></tr></table></section><section id="search" class="content hidden"></section><div id="rustdoc-vars" data-root-path="../../../" data-current-crate="psoc6_01_pac" data-search-index-js="../../../search-index.js" data-search-js="../../../search.js"></div><script src="../../../main.js"></script></body></html>