TimeQuest Timing Analyzer report for vgacontroller
Fri Oct 02 22:40:17 2015
Quartus II 32-bit Version 13.0.0 Build 156 04/24/2013 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'pll0|altpll_component|auto_generated|pll1|clk[0]'
 13. Slow 1200mV 85C Model Setup: 'myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx'
 14. Slow 1200mV 85C Model Hold: 'myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx'
 15. Slow 1200mV 85C Model Hold: 'pll0|altpll_component|auto_generated|pll1|clk[0]'
 16. Slow 1200mV 85C Model Minimum Pulse Width: 'myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx'
 17. Slow 1200mV 85C Model Minimum Pulse Width: 'CLOCK_50'
 18. Slow 1200mV 85C Model Minimum Pulse Width: 'pll0|altpll_component|auto_generated|pll1|clk[0]'
 19. Clock to Output Times
 20. Minimum Clock to Output Times
 21. Slow 1200mV 85C Model Metastability Report
 22. Slow 1200mV 0C Model Fmax Summary
 23. Slow 1200mV 0C Model Setup Summary
 24. Slow 1200mV 0C Model Hold Summary
 25. Slow 1200mV 0C Model Recovery Summary
 26. Slow 1200mV 0C Model Removal Summary
 27. Slow 1200mV 0C Model Minimum Pulse Width Summary
 28. Slow 1200mV 0C Model Setup: 'pll0|altpll_component|auto_generated|pll1|clk[0]'
 29. Slow 1200mV 0C Model Setup: 'myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx'
 30. Slow 1200mV 0C Model Hold: 'myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx'
 31. Slow 1200mV 0C Model Hold: 'pll0|altpll_component|auto_generated|pll1|clk[0]'
 32. Slow 1200mV 0C Model Minimum Pulse Width: 'myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx'
 33. Slow 1200mV 0C Model Minimum Pulse Width: 'CLOCK_50'
 34. Slow 1200mV 0C Model Minimum Pulse Width: 'pll0|altpll_component|auto_generated|pll1|clk[0]'
 35. Clock to Output Times
 36. Minimum Clock to Output Times
 37. Slow 1200mV 0C Model Metastability Report
 38. Fast 1200mV 0C Model Setup Summary
 39. Fast 1200mV 0C Model Hold Summary
 40. Fast 1200mV 0C Model Recovery Summary
 41. Fast 1200mV 0C Model Removal Summary
 42. Fast 1200mV 0C Model Minimum Pulse Width Summary
 43. Fast 1200mV 0C Model Setup: 'pll0|altpll_component|auto_generated|pll1|clk[0]'
 44. Fast 1200mV 0C Model Setup: 'myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx'
 45. Fast 1200mV 0C Model Hold: 'myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx'
 46. Fast 1200mV 0C Model Hold: 'pll0|altpll_component|auto_generated|pll1|clk[0]'
 47. Fast 1200mV 0C Model Minimum Pulse Width: 'myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx'
 48. Fast 1200mV 0C Model Minimum Pulse Width: 'CLOCK_50'
 49. Fast 1200mV 0C Model Minimum Pulse Width: 'pll0|altpll_component|auto_generated|pll1|clk[0]'
 50. Clock to Output Times
 51. Minimum Clock to Output Times
 52. Fast 1200mV 0C Model Metastability Report
 53. Multicorner Timing Analysis Summary
 54. Clock to Output Times
 55. Minimum Clock to Output Times
 56. Board Trace Model Assignments
 57. Input Transition Times
 58. Signal Integrity Metrics (Slow 1200mv 0c Model)
 59. Signal Integrity Metrics (Slow 1200mv 85c Model)
 60. Signal Integrity Metrics (Fast 1200mv 0c Model)
 61. Setup Transfers
 62. Hold Transfers
 63. Report TCCS
 64. Report RSKM
 65. Unconstrained Paths
 66. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                        ;
+--------------------+-----------------------------------------------------+
; Quartus II Version ; Version 13.0.0 Build 156 04/24/2013 SJ Full Version ;
; Revision Name      ; vgacontroller                                       ;
; Device Family      ; Cyclone IV E                                        ;
; Device Name        ; EP4CE115F29C7                                       ;
; Timing Models      ; Final                                               ;
; Delay Model        ; Combined                                            ;
; Rise/Fall Delays   ; Enabled                                             ;
+--------------------+-----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 2           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ; < 0.1%      ;
+----------------------------+-------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                                  ;
+--------------------------------------------------+-----------+--------+------------+--------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+----------------------------------------------------+------------------------------------------------------+
; Clock Name                                       ; Type      ; Period ; Frequency  ; Rise   ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master   ; Source                                             ; Targets                                              ;
+--------------------------------------------------+-----------+--------+------------+--------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+----------------------------------------------------+------------------------------------------------------+
; CLOCK_50                                         ; Base      ; 20.000 ; 50.0 MHz   ; 0.000  ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;          ;                                                    ; { CLOCK_50 }                                         ;
; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx  ; Base      ; 1.000  ; 1000.0 MHz ; 0.000  ; 0.500  ;            ;           ;             ;       ;        ;           ;            ;          ;          ;                                                    ; { myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx }  ;
; pll0|altpll_component|auto_generated|pll1|clk[0] ; Generated ; 39.729 ; 25.17 MHz  ; 0.000  ; 19.864 ; 50.00      ; 147       ; 74          ;       ;        ;           ;            ; false    ; CLOCK_50 ; pll0|altpll_component|auto_generated|pll1|inclk[0] ; { pll0|altpll_component|auto_generated|pll1|clk[0] } ;
; pll0|altpll_component|auto_generated|pll1|clk[1] ; Generated ; 39.729 ; 25.17 MHz  ; 19.864 ; 39.728 ; 50.00      ; 147       ; 74          ; 180.0 ;        ;           ;            ; false    ; CLOCK_50 ; pll0|altpll_component|auto_generated|pll1|inclk[0] ; { pll0|altpll_component|auto_generated|pll1|clk[1] } ;
+--------------------------------------------------+-----------+--------+------------+--------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+----------------------------------------------------+------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                                         ;
+-------------+-----------------+--------------------------------------------------+-------------------------+
; Fmax        ; Restricted Fmax ; Clock Name                                       ; Note                    ;
+-------------+-----------------+--------------------------------------------------+-------------------------+
; 170.97 MHz  ; 170.97 MHz      ; pll0|altpll_component|auto_generated|pll1|clk[0] ;                         ;
; 1162.79 MHz ; 144.72 MHz      ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx  ; limit due to hold check ;
+-------------+-----------------+--------------------------------------------------+-------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+---------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                                       ;
+--------------------------------------------------+--------+---------------+
; Clock                                            ; Slack  ; End Point TNS ;
+--------------------------------------------------+--------+---------------+
; pll0|altpll_component|auto_generated|pll1|clk[0] ; -8.917 ; -426.758      ;
; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx  ; -1.000 ; -2.862        ;
+--------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                                        ;
+--------------------------------------------------+--------+---------------+
; Clock                                            ; Slack  ; End Point TNS ;
+--------------------------------------------------+--------+---------------+
; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx  ; -3.754 ; -45.697       ;
; pll0|altpll_component|auto_generated|pll1|clk[0] ; -0.127 ; -0.127        ;
+--------------------------------------------------+--------+---------------+


------------------------------------------
; Slow 1200mV 85C Model Recovery Summary ;
------------------------------------------
No paths to report.


-----------------------------------------
; Slow 1200mV 85C Model Removal Summary ;
-----------------------------------------
No paths to report.


+---------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                         ;
+--------------------------------------------------+--------+---------------+
; Clock                                            ; Slack  ; End Point TNS ;
+--------------------------------------------------+--------+---------------+
; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx  ; 0.331  ; 0.000         ;
; CLOCK_50                                         ; 9.819  ; 0.000         ;
; pll0|altpll_component|auto_generated|pll1|clk[0] ; 19.570 ; 0.000         ;
+--------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'pll0|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                 ;
+--------+---------------------------------------------------+----------------------------------------------------------------------------------------------------------------------+-------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                         ; To Node                                                                                                              ; Launch Clock                                    ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------+----------------------------------------------------------------------------------------------------------------------+-------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; -8.917 ; myvga:myvga0|stage1:s1|address_cal:u5|address[18] ; myvga:myvga0|vmem:s2|altsyncram:altsyncram_component|altsyncram_g691:auto_generated|ram_block1a15~porta_address_reg0 ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -5.488     ; 3.418      ;
; -8.900 ; myvga:myvga0|stage1:s1|address_cal:u5|address[18] ; myvga:myvga0|vmem:s2|altsyncram:altsyncram_component|altsyncram_g691:auto_generated|ram_block1a14~porta_address_reg0 ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -5.475     ; 3.414      ;
; -8.891 ; myvga:myvga0|stage1:s1|address_cal:u5|address[17] ; myvga:myvga0|vmem:s2|altsyncram:altsyncram_component|altsyncram_g691:auto_generated|ram_block1a41~porta_address_reg0 ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -5.475     ; 3.405      ;
; -8.889 ; myvga:myvga0|stage1:s1|address_cal:u5|address[17] ; myvga:myvga0|vmem:s2|altsyncram:altsyncram_component|altsyncram_g691:auto_generated|ram_block1a37~porta_address_reg0 ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -5.479     ; 3.399      ;
; -8.880 ; myvga:myvga0|stage1:s1|address_cal:u5|address[17] ; myvga:myvga0|vmem:s2|altsyncram:altsyncram_component|altsyncram_g691:auto_generated|ram_block1a27~porta_address_reg0 ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -5.495     ; 3.374      ;
; -8.878 ; myvga:myvga0|stage1:s1|address_cal:u5|address[17] ; myvga:myvga0|vmem:s2|altsyncram:altsyncram_component|altsyncram_g691:auto_generated|ram_block1a43~porta_address_reg0 ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -5.476     ; 3.391      ;
; -8.874 ; myvga:myvga0|stage1:s1|address_cal:u5|address[17] ; myvga:myvga0|vmem:s2|altsyncram:altsyncram_component|altsyncram_g691:auto_generated|ram_block1a36~porta_address_reg0 ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -5.476     ; 3.387      ;
; -8.870 ; myvga:myvga0|stage1:s1|address_cal:u5|address[18] ; myvga:myvga0|vmem:s2|altsyncram:altsyncram_component|altsyncram_g691:auto_generated|ram_block1a41~porta_address_reg0 ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -5.477     ; 3.382      ;
; -8.865 ; myvga:myvga0|stage1:s1|address_cal:u5|address[17] ; myvga:myvga0|vmem:s2|altsyncram:altsyncram_component|altsyncram_g691:auto_generated|ram_block1a39~porta_address_reg0 ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -5.481     ; 3.373      ;
; -8.860 ; myvga:myvga0|stage1:s1|address_cal:u5|address[18] ; myvga:myvga0|vmem:s2|altsyncram:altsyncram_component|altsyncram_g691:auto_generated|ram_block1a43~porta_address_reg0 ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -5.478     ; 3.371      ;
; -8.854 ; myvga:myvga0|stage1:s1|address_cal:u5|address[18] ; myvga:myvga0|vmem:s2|altsyncram:altsyncram_component|altsyncram_g691:auto_generated|ram_block1a36~porta_address_reg0 ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -5.478     ; 3.365      ;
; -8.853 ; myvga:myvga0|stage1:s1|address_cal:u5|address[17] ; myvga:myvga0|vmem:s2|altsyncram:altsyncram_component|altsyncram_g691:auto_generated|ram_block1a8~porta_address_reg0  ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -5.480     ; 3.362      ;
; -8.845 ; myvga:myvga0|stage1:s1|address_cal:u5|address[18] ; myvga:myvga0|vmem:s2|altsyncram:altsyncram_component|altsyncram_g691:auto_generated|ram_block1a37~porta_address_reg0 ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -5.481     ; 3.353      ;
; -8.839 ; myvga:myvga0|stage1:s1|address_cal:u5|address[18] ; myvga:myvga0|vmem:s2|altsyncram:altsyncram_component|altsyncram_g691:auto_generated|ram_block1a39~porta_address_reg0 ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -5.483     ; 3.345      ;
; -8.819 ; myvga:myvga0|stage1:s1|address_cal:u5|address[17] ; myvga:myvga0|vmem:s2|altsyncram:altsyncram_component|altsyncram_g691:auto_generated|ram_block1a1~porta_address_reg0  ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -5.488     ; 3.320      ;
; -8.803 ; myvga:myvga0|stage1:s1|address_cal:u5|address[17] ; myvga:myvga0|vmem:s2|altsyncram:altsyncram_component|altsyncram_g691:auto_generated|ram_block1a4~porta_address_reg0  ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -5.470     ; 3.322      ;
; -8.779 ; myvga:myvga0|stage1:s1|address_cal:u5|address[18] ; myvga:myvga0|vmem:s2|altsyncram:altsyncram_component|altsyncram_g691:auto_generated|ram_block1a9~porta_address_reg0  ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -5.478     ; 3.290      ;
; -8.774 ; myvga:myvga0|stage1:s1|address_cal:u5|address[17] ; myvga:myvga0|vmem:s2|altsyncram:altsyncram_component|altsyncram_g691:auto_generated|ram_block1a0~porta_address_reg0  ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -5.462     ; 3.301      ;
; -8.768 ; myvga:myvga0|stage1:s1|address_cal:u5|address[18] ; myvga:myvga0|vmem:s2|altsyncram:altsyncram_component|altsyncram_g691:auto_generated|ram_block1a10~porta_address_reg0 ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -5.473     ; 3.284      ;
; -8.763 ; myvga:myvga0|stage1:s1|address_cal:u5|address[17] ; myvga:myvga0|vmem:s2|altsyncram:altsyncram_component|altsyncram_g691:auto_generated|ram_block1a15~porta_address_reg0 ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -5.486     ; 3.266      ;
; -8.746 ; myvga:myvga0|stage1:s1|address_cal:u5|address[17] ; myvga:myvga0|vmem:s2|altsyncram:altsyncram_component|altsyncram_g691:auto_generated|ram_block1a14~porta_address_reg0 ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -5.473     ; 3.262      ;
; -8.738 ; myvga:myvga0|stage1:s1|address_cal:u5|address[17] ; myvga:myvga0|vmem:s2|altsyncram:altsyncram_component|altsyncram_g691:auto_generated|ram_block1a29~porta_address_reg0 ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -5.483     ; 3.244      ;
; -8.736 ; myvga:myvga0|stage1:s1|address_cal:u5|address[17] ; myvga:myvga0|vmem:s2|altsyncram:altsyncram_component|altsyncram_g691:auto_generated|ram_block1a31~porta_address_reg0 ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -5.481     ; 3.244      ;
; -8.732 ; myvga:myvga0|stage1:s1|address_cal:u5|address[18] ; myvga:myvga0|vmem:s2|altsyncram:altsyncram_component|altsyncram_g691:auto_generated|ram_block1a13~porta_address_reg0 ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -5.459     ; 3.262      ;
; -8.725 ; myvga:myvga0|stage1:s1|address_cal:u5|address[18] ; myvga:myvga0|vmem:s2|altsyncram:altsyncram_component|altsyncram_g691:auto_generated|ram_block1a27~porta_address_reg0 ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -5.497     ; 3.217      ;
; -8.715 ; myvga:myvga0|stage1:s1|address_cal:u5|address[18] ; myvga:myvga0|vmem:s2|altsyncram:altsyncram_component|altsyncram_g691:auto_generated|ram_block1a26~porta_address_reg0 ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -5.464     ; 3.240      ;
; -8.701 ; myvga:myvga0|stage1:s1|address_cal:u5|address[17] ; myvga:myvga0|vmem:s2|altsyncram:altsyncram_component|altsyncram_g691:auto_generated|ram_block1a6~porta_address_reg0  ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -5.467     ; 3.223      ;
; -8.700 ; myvga:myvga0|stage1:s1|address_cal:u5|address[16] ; myvga:myvga0|vmem:s2|altsyncram:altsyncram_component|altsyncram_g691:auto_generated|ram_block1a26~porta_address_reg0 ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -5.464     ; 3.225      ;
; -8.697 ; myvga:myvga0|stage1:s1|address_cal:u5|address[18] ; myvga:myvga0|vmem:s2|altsyncram:altsyncram_component|altsyncram_g691:auto_generated|ram_block1a19~porta_address_reg0 ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -5.450     ; 3.236      ;
; -8.682 ; myvga:myvga0|stage1:s1|address_cal:u5|address[16] ; myvga:myvga0|vmem:s2|altsyncram:altsyncram_component|altsyncram_g691:auto_generated|ram_block1a19~porta_address_reg0 ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -5.450     ; 3.221      ;
; -8.659 ; myvga:myvga0|stage1:s1|address_cal:u5|address[18] ; myvga:myvga0|vmem:s2|altsyncram:altsyncram_component|altsyncram_g691:auto_generated|ram_block1a20~porta_address_reg0 ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -5.494     ; 3.154      ;
; -8.647 ; myvga:myvga0|stage1:s1|address_cal:u5|address[16] ; myvga:myvga0|vmem:s2|altsyncram:altsyncram_component|altsyncram_g691:auto_generated|ram_block1a20~porta_address_reg0 ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -5.494     ; 3.142      ;
; -8.642 ; myvga:myvga0|stage1:s1|address_cal:u5|address[17] ; myvga:myvga0|vmem:s2|altsyncram:altsyncram_component|altsyncram_g691:auto_generated|ram_block1a30~porta_address_reg0 ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -5.472     ; 3.159      ;
; -8.636 ; myvga:myvga0|stage1:s1|address_cal:u5|address[18] ; myvga:myvga0|vmem:s2|altsyncram:altsyncram_component|altsyncram_g691:auto_generated|ram_block1a12~porta_address_reg0 ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -5.487     ; 3.138      ;
; -8.632 ; myvga:myvga0|stage1:s1|address_cal:u5|address[16] ; myvga:myvga0|vmem:s2|altsyncram:altsyncram_component|altsyncram_g691:auto_generated|ram_block1a15~porta_address_reg0 ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -5.488     ; 3.133      ;
; -8.630 ; myvga:myvga0|stage1:s1|address_cal:u5|address[18] ; myvga:myvga0|vmem:s2|altsyncram:altsyncram_component|altsyncram_g691:auto_generated|ram_block1a31~porta_address_reg0 ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -5.483     ; 3.136      ;
; -8.629 ; myvga:myvga0|stage1:s1|address_cal:u5|address[18] ; myvga:myvga0|vmem:s2|altsyncram:altsyncram_component|altsyncram_g691:auto_generated|ram_block1a29~porta_address_reg0 ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -5.485     ; 3.133      ;
; -8.625 ; myvga:myvga0|stage1:s1|address_cal:u5|address[17] ; myvga:myvga0|vmem:s2|altsyncram:altsyncram_component|altsyncram_g691:auto_generated|ram_block1a9~porta_address_reg0  ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -5.476     ; 3.138      ;
; -8.624 ; myvga:myvga0|stage1:s1|address_cal:u5|address[18] ; myvga:myvga0|vmem:s2|altsyncram:altsyncram_component|altsyncram_g691:auto_generated|ram_block1a8~porta_address_reg0  ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -5.482     ; 3.131      ;
; -8.623 ; myvga:myvga0|stage1:s1|address_cal:u5|address[18] ; myvga:myvga0|vmem:s2|altsyncram:altsyncram_component|altsyncram_g691:auto_generated|ram_block1a24~porta_address_reg0 ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -5.476     ; 3.136      ;
; -8.615 ; myvga:myvga0|stage1:s1|address_cal:u5|address[16] ; myvga:myvga0|vmem:s2|altsyncram:altsyncram_component|altsyncram_g691:auto_generated|ram_block1a24~porta_address_reg0 ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -5.476     ; 3.128      ;
; -8.615 ; myvga:myvga0|stage1:s1|address_cal:u5|address[16] ; myvga:myvga0|vmem:s2|altsyncram:altsyncram_component|altsyncram_g691:auto_generated|ram_block1a14~porta_address_reg0 ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -5.475     ; 3.129      ;
; -8.614 ; myvga:myvga0|stage1:s1|address_cal:u5|address[18] ; myvga:myvga0|vmem:s2|altsyncram:altsyncram_component|altsyncram_g691:auto_generated|ram_block1a16~porta_address_reg0 ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -5.490     ; 3.113      ;
; -8.614 ; myvga:myvga0|stage1:s1|address_cal:u5|address[17] ; myvga:myvga0|vmem:s2|altsyncram:altsyncram_component|altsyncram_g691:auto_generated|ram_block1a10~porta_address_reg0 ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -5.471     ; 3.132      ;
; -8.591 ; myvga:myvga0|stage1:s1|address_cal:u5|address[16] ; myvga:myvga0|vmem:s2|altsyncram:altsyncram_component|altsyncram_g691:auto_generated|ram_block1a27~porta_address_reg0 ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -5.497     ; 3.083      ;
; -8.590 ; myvga:myvga0|stage1:s1|address_cal:u5|address[18] ; myvga:myvga0|vmem:s2|altsyncram:altsyncram_component|altsyncram_g691:auto_generated|ram_block1a1~porta_address_reg0  ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -5.490     ; 3.089      ;
; -8.587 ; myvga:myvga0|stage1:s1|address_cal:u5|address[17] ; myvga:myvga0|vmem:s2|altsyncram:altsyncram_component|altsyncram_g691:auto_generated|ram_block1a42~porta_address_reg0 ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -5.477     ; 3.099      ;
; -8.578 ; myvga:myvga0|stage1:s1|address_cal:u5|address[18] ; myvga:myvga0|vmem:s2|altsyncram:altsyncram_component|altsyncram_g691:auto_generated|ram_block1a42~porta_address_reg0 ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -5.479     ; 3.088      ;
; -8.578 ; myvga:myvga0|stage1:s1|address_cal:u5|address[17] ; myvga:myvga0|vmem:s2|altsyncram:altsyncram_component|altsyncram_g691:auto_generated|ram_block1a13~porta_address_reg0 ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -5.457     ; 3.110      ;
; -8.574 ; myvga:myvga0|stage1:s1|address_cal:u5|address[18] ; myvga:myvga0|vmem:s2|altsyncram:altsyncram_component|altsyncram_g691:auto_generated|ram_block1a4~porta_address_reg0  ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -5.472     ; 3.091      ;
; -8.568 ; myvga:myvga0|stage1:s1|address_cal:u5|address[17] ; myvga:myvga0|vmem:s2|altsyncram:altsyncram_component|altsyncram_g691:auto_generated|ram_block1a26~porta_address_reg0 ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -5.462     ; 3.095      ;
; -8.557 ; myvga:myvga0|stage1:s1|address_cal:u5|address[18] ; myvga:myvga0|vmem:s2|altsyncram:altsyncram_component|altsyncram_g691:auto_generated|ram_block1a11~porta_address_reg0 ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -5.473     ; 3.073      ;
; -8.550 ; myvga:myvga0|stage1:s1|address_cal:u5|address[16] ; myvga:myvga0|vmem:s2|altsyncram:altsyncram_component|altsyncram_g691:auto_generated|ram_block1a41~porta_address_reg0 ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -5.477     ; 3.062      ;
; -8.550 ; myvga:myvga0|stage1:s1|address_cal:u5|address[17] ; myvga:myvga0|vmem:s2|altsyncram:altsyncram_component|altsyncram_g691:auto_generated|ram_block1a19~porta_address_reg0 ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -5.448     ; 3.091      ;
; -8.549 ; myvga:myvga0|stage1:s1|address_cal:u5|address[18] ; myvga:myvga0|vmem:s2|altsyncram:altsyncram_component|altsyncram_g691:auto_generated|ram_block1a30~porta_address_reg0 ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -5.474     ; 3.064      ;
; -8.548 ; myvga:myvga0|stage1:s1|address_cal:u5|address[16] ; myvga:myvga0|vmem:s2|altsyncram:altsyncram_component|altsyncram_g691:auto_generated|ram_block1a37~porta_address_reg0 ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -5.481     ; 3.056      ;
; -8.545 ; myvga:myvga0|stage1:s1|address_cal:u5|address[18] ; myvga:myvga0|vmem:s2|altsyncram:altsyncram_component|altsyncram_g691:auto_generated|ram_block1a0~porta_address_reg0  ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -5.464     ; 3.070      ;
; -8.537 ; myvga:myvga0|stage1:s1|address_cal:u5|address[16] ; myvga:myvga0|vmem:s2|altsyncram:altsyncram_component|altsyncram_g691:auto_generated|ram_block1a43~porta_address_reg0 ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -5.478     ; 3.048      ;
; -8.533 ; myvga:myvga0|stage1:s1|address_cal:u5|address[16] ; myvga:myvga0|vmem:s2|altsyncram:altsyncram_component|altsyncram_g691:auto_generated|ram_block1a36~porta_address_reg0 ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -5.478     ; 3.044      ;
; -8.527 ; myvga:myvga0|stage1:s1|address_cal:u5|address[17] ; myvga:myvga0|vmem:s2|altsyncram:altsyncram_component|altsyncram_g691:auto_generated|ram_block1a44~porta_address_reg0 ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -5.459     ; 3.057      ;
; -8.525 ; myvga:myvga0|stage1:s1|address_cal:u5|address[17] ; myvga:myvga0|vmem:s2|altsyncram:altsyncram_component|altsyncram_g691:auto_generated|ram_block1a20~porta_address_reg0 ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -5.492     ; 3.022      ;
; -8.524 ; myvga:myvga0|stage1:s1|address_cal:u5|address[16] ; myvga:myvga0|vmem:s2|altsyncram:altsyncram_component|altsyncram_g691:auto_generated|ram_block1a39~porta_address_reg0 ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -5.483     ; 3.030      ;
; -8.505 ; myvga:myvga0|stage1:s1|address_cal:u5|address[17] ; myvga:myvga0|vmem:s2|altsyncram:altsyncram_component|altsyncram_g691:auto_generated|ram_block1a7~porta_address_reg0  ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -5.463     ; 3.031      ;
; -8.501 ; myvga:myvga0|stage1:s1|address_cal:u5|address[16] ; myvga:myvga0|vmem:s2|altsyncram:altsyncram_component|altsyncram_g691:auto_generated|ram_block1a8~porta_address_reg0  ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -5.482     ; 3.008      ;
; -8.497 ; myvga:myvga0|stage1:s1|address_cal:u5|address[17] ; myvga:myvga0|vmem:s2|altsyncram:altsyncram_component|altsyncram_g691:auto_generated|ram_block1a2~porta_address_reg0  ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -5.458     ; 3.028      ;
; -8.495 ; myvga:myvga0|stage1:s1|address_cal:u5|address[17] ; myvga:myvga0|vmem:s2|altsyncram:altsyncram_component|altsyncram_g691:auto_generated|ram_block1a38~porta_address_reg0 ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -5.466     ; 3.018      ;
; -8.493 ; myvga:myvga0|stage1:s1|address_cal:u5|address[17] ; myvga:myvga0|vmem:s2|altsyncram:altsyncram_component|altsyncram_g691:auto_generated|ram_block1a24~porta_address_reg0 ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -5.474     ; 3.008      ;
; -8.482 ; myvga:myvga0|stage1:s1|address_cal:u5|address[17] ; myvga:myvga0|vmem:s2|altsyncram:altsyncram_component|altsyncram_g691:auto_generated|ram_block1a12~porta_address_reg0 ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -5.485     ; 2.986      ;
; -8.474 ; myvga:myvga0|stage1:s1|address_cal:u5|address[17] ; myvga:myvga0|vmem:s2|altsyncram:altsyncram_component|altsyncram_g691:auto_generated|ram_block1a3~porta_address_reg0  ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -5.457     ; 3.006      ;
; -8.472 ; myvga:myvga0|stage1:s1|address_cal:u5|address[18] ; myvga:myvga0|vmem:s2|altsyncram:altsyncram_component|altsyncram_g691:auto_generated|ram_block1a6~porta_address_reg0  ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -5.469     ; 2.992      ;
; -8.471 ; myvga:myvga0|stage1:s1|address_cal:u5|address[16] ; myvga:myvga0|vmem:s2|altsyncram:altsyncram_component|altsyncram_g691:auto_generated|ram_block1a31~porta_address_reg0 ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -5.483     ; 2.977      ;
; -8.470 ; myvga:myvga0|stage1:s1|address_cal:u5|address[16] ; myvga:myvga0|vmem:s2|altsyncram:altsyncram_component|altsyncram_g691:auto_generated|ram_block1a29~porta_address_reg0 ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -5.485     ; 2.974      ;
; -8.469 ; myvga:myvga0|stage1:s1|address_cal:u5|address[18] ; myvga:myvga0|vmem:s2|altsyncram:altsyncram_component|altsyncram_g691:auto_generated|ram_block1a44~porta_address_reg0 ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -5.461     ; 2.997      ;
; -8.467 ; myvga:myvga0|stage1:s1|address_cal:u5|address[16] ; myvga:myvga0|vmem:s2|altsyncram:altsyncram_component|altsyncram_g691:auto_generated|ram_block1a1~porta_address_reg0  ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -5.490     ; 2.966      ;
; -8.460 ; myvga:myvga0|stage1:s1|address_cal:u5|address[17] ; myvga:myvga0|vmem:s2|altsyncram:altsyncram_component|altsyncram_g691:auto_generated|ram_block1a16~porta_address_reg0 ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -5.488     ; 2.961      ;
; -8.459 ; myvga:myvga0|stage1:s1|address_cal:u5|address[16] ; myvga:myvga0|vmem:s2|altsyncram:altsyncram_component|altsyncram_g691:auto_generated|ram_block1a9~porta_address_reg0  ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -5.478     ; 2.970      ;
; -8.451 ; myvga:myvga0|stage1:s1|address_cal:u5|address[17] ; myvga:myvga0|vmem:s2|altsyncram:altsyncram_component|altsyncram_g691:auto_generated|ram_block1a5~porta_address_reg0  ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -5.451     ; 2.989      ;
; -8.451 ; myvga:myvga0|stage1:s1|address_cal:u5|address[16] ; myvga:myvga0|vmem:s2|altsyncram:altsyncram_component|altsyncram_g691:auto_generated|ram_block1a4~porta_address_reg0  ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -5.472     ; 2.968      ;
; -8.449 ; myvga:myvga0|stage1:s1|address_cal:u5|address[18] ; myvga:myvga0|vmem:s2|altsyncram:altsyncram_component|altsyncram_g691:auto_generated|ram_block1a21~porta_address_reg0 ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -5.474     ; 2.964      ;
; -8.448 ; myvga:myvga0|stage1:s1|address_cal:u5|address[16] ; myvga:myvga0|vmem:s2|altsyncram:altsyncram_component|altsyncram_g691:auto_generated|ram_block1a10~porta_address_reg0 ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -5.473     ; 2.964      ;
; -8.434 ; myvga:myvga0|stage1:s1|address_cal:u5|address[16] ; myvga:myvga0|vmem:s2|altsyncram:altsyncram_component|altsyncram_g691:auto_generated|ram_block1a21~porta_address_reg0 ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -5.474     ; 2.949      ;
; -8.432 ; myvga:myvga0|stage1:s1|address_cal:u5|address[18] ; myvga:myvga0|vmem:s2|altsyncram:altsyncram_component|altsyncram_g691:auto_generated|ram_block1a38~porta_address_reg0 ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -5.468     ; 2.953      ;
; -8.422 ; myvga:myvga0|stage1:s1|address_cal:u5|address[18] ; myvga:myvga0|vmem:s2|altsyncram:altsyncram_component|altsyncram_g691:auto_generated|ram_block1a17~porta_address_reg0 ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -5.471     ; 2.940      ;
; -8.422 ; myvga:myvga0|stage1:s1|address_cal:u5|address[16] ; myvga:myvga0|vmem:s2|altsyncram:altsyncram_component|altsyncram_g691:auto_generated|ram_block1a0~porta_address_reg0  ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -5.464     ; 2.947      ;
; -8.412 ; myvga:myvga0|stage1:s1|address_cal:u5|address[16] ; myvga:myvga0|vmem:s2|altsyncram:altsyncram_component|altsyncram_g691:auto_generated|ram_block1a13~porta_address_reg0 ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -5.459     ; 2.942      ;
; -8.403 ; myvga:myvga0|stage1:s1|address_cal:u5|address[17] ; myvga:myvga0|vmem:s2|altsyncram:altsyncram_component|altsyncram_g691:auto_generated|ram_block1a11~porta_address_reg0 ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -5.471     ; 2.921      ;
; -8.402 ; myvga:myvga0|stage1:s1|address_cal:u5|address[18] ; myvga:myvga0|vmem:s2|altsyncram:altsyncram_component|altsyncram_g691:auto_generated|ram_block1a18~porta_address_reg0 ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -5.462     ; 2.929      ;
; -8.390 ; myvga:myvga0|stage1:s1|address_cal:u5|address[16] ; myvga:myvga0|vmem:s2|altsyncram:altsyncram_component|altsyncram_g691:auto_generated|ram_block1a30~porta_address_reg0 ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -5.474     ; 2.905      ;
; -8.387 ; myvga:myvga0|stage1:s1|address_cal:u5|address[16] ; myvga:myvga0|vmem:s2|altsyncram:altsyncram_component|altsyncram_g691:auto_generated|ram_block1a18~porta_address_reg0 ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -5.462     ; 2.914      ;
; -8.385 ; myvga:myvga0|stage1:s1|address_cal:u5|address[17] ; myvga:myvga0|vmem:s2|altsyncram:altsyncram_component|altsyncram_g691:auto_generated|ram_block1a35~porta_address_reg0 ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -5.463     ; 2.911      ;
; -8.383 ; myvga:myvga0|stage1:s1|address_cal:u5|address[18] ; myvga:myvga0|vmem:s2|altsyncram:altsyncram_component|altsyncram_g691:auto_generated|ram_block1a25~porta_address_reg0 ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -5.452     ; 2.920      ;
; -8.382 ; myvga:myvga0|stage1:s1|address_cal:u5|address[18] ; myvga:myvga0|vmem:s2|altsyncram:altsyncram_component|altsyncram_g691:auto_generated|ram_block1a22~porta_address_reg0 ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -5.457     ; 2.914      ;
; -8.368 ; myvga:myvga0|stage1:s1|address_cal:u5|address[16] ; myvga:myvga0|vmem:s2|altsyncram:altsyncram_component|altsyncram_g691:auto_generated|ram_block1a25~porta_address_reg0 ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -5.452     ; 2.905      ;
; -8.367 ; myvga:myvga0|stage1:s1|address_cal:u5|address[16] ; myvga:myvga0|vmem:s2|altsyncram:altsyncram_component|altsyncram_g691:auto_generated|ram_block1a22~porta_address_reg0 ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -5.457     ; 2.899      ;
; -8.359 ; myvga:myvga0|stage1:s1|address_cal:u5|address[18] ; myvga:myvga0|vmem:s2|altsyncram:altsyncram_component|altsyncram_g691:auto_generated|ram_block1a23~porta_address_reg0 ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -5.451     ; 2.897      ;
; -8.355 ; myvga:myvga0|stage1:s1|address_cal:u5|address[17] ; myvga:myvga0|vmem:s2|altsyncram:altsyncram_component|altsyncram_g691:auto_generated|ram_block1a33~porta_address_reg0 ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -5.460     ; 2.884      ;
; -8.351 ; myvga:myvga0|stage1:s1|address_cal:u5|address[16] ; myvga:myvga0|vmem:s2|altsyncram:altsyncram_component|altsyncram_g691:auto_generated|ram_block1a12~porta_address_reg0 ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -5.487     ; 2.853      ;
; -8.349 ; myvga:myvga0|stage1:s1|address_cal:u5|address[16] ; myvga:myvga0|vmem:s2|altsyncram:altsyncram_component|altsyncram_g691:auto_generated|ram_block1a6~porta_address_reg0  ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -5.469     ; 2.869      ;
; -8.344 ; myvga:myvga0|stage1:s1|address_cal:u5|address[16] ; myvga:myvga0|vmem:s2|altsyncram:altsyncram_component|altsyncram_g691:auto_generated|ram_block1a23~porta_address_reg0 ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -5.451     ; 2.882      ;
; -8.336 ; myvga:myvga0|stage1:s1|address_cal:u5|address[17] ; myvga:myvga0|vmem:s2|altsyncram:altsyncram_component|altsyncram_g691:auto_generated|ram_block1a32~porta_address_reg0 ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -5.460     ; 2.865      ;
+--------+---------------------------------------------------+----------------------------------------------------------------------------------------------------------------------+-------------------------------------------------+--------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx'                                                                                                                                                                                           ;
+--------+---------------------------------------------------------------+---------------------------------------------------+--------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                     ; To Node                                           ; Launch Clock                                     ; Latch Clock                                     ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------+---------------------------------------------------+--------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; -1.000 ; myvga:myvga0|stage1:s1|counter524:u1|\G1:7:dffx               ; myvga:myvga0|stage1:s1|address_cal:u5|address[18] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; 0.001        ; 5.107      ; 5.271      ;
; -0.939 ; myvga:myvga0|stage1:s1|counter524:u1|\G1:8:dffx               ; myvga:myvga0|stage1:s1|address_cal:u5|address[17] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; 0.001        ; 5.105      ; 5.199      ;
; -0.930 ; myvga:myvga0|stage1:s1|counter524:u1|\G1:8:dffx               ; myvga:myvga0|stage1:s1|address_cal:u5|address[18] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; 0.001        ; 5.107      ; 5.201      ;
; -0.923 ; myvga:myvga0|stage1:s1|counter524:u1|\G1:7:dffx               ; myvga:myvga0|stage1:s1|address_cal:u5|address[16] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; 0.001        ; 5.107      ; 5.090      ;
; -0.920 ; myvga:myvga0|stage1:s1|counter524:u1|\G1:3:dffx               ; myvga:myvga0|stage1:s1|address_cal:u5|address[18] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; 0.001        ; 5.107      ; 5.191      ;
; -0.903 ; myvga:myvga0|stage1:s1|counter524:u1|\G1:9:dffx               ; myvga:myvga0|stage1:s1|address_cal:u5|address[18] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; 0.001        ; 5.107      ; 5.174      ;
; -0.882 ; myvga:myvga0|stage1:s1|counter524:u1|\G1:7:dffx               ; myvga:myvga0|stage1:s1|address_cal:u5|address[17] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; 0.001        ; 5.105      ; 5.142      ;
; -0.846 ; myvga:myvga0|stage1:s1|counter524:u1|\G1:6:dffx               ; myvga:myvga0|stage1:s1|address_cal:u5|address[17] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; 0.001        ; 5.104      ; 5.105      ;
; -0.843 ; myvga:myvga0|stage1:s1|counter524:u1|\G1:3:dffx               ; myvga:myvga0|stage1:s1|address_cal:u5|address[16] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; 0.001        ; 5.107      ; 5.010      ;
; -0.802 ; myvga:myvga0|stage1:s1|counter524:u1|\G1:3:dffx               ; myvga:myvga0|stage1:s1|address_cal:u5|address[17] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; 0.001        ; 5.105      ; 5.062      ;
; -0.790 ; myvga:myvga0|stage1:s1|counter524:u1|\G1:6:dffx               ; myvga:myvga0|stage1:s1|address_cal:u5|address[18] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; 0.001        ; 5.106      ; 5.060      ;
; -0.778 ; myvga:myvga0|stage1:s1|counter524:u1|\G1:4:dffx               ; myvga:myvga0|stage1:s1|address_cal:u5|address[17] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; 0.001        ; 5.104      ; 5.037      ;
; -0.730 ; myvga:myvga0|stage1:s1|counter524:u1|\G1:4:dffx               ; myvga:myvga0|stage1:s1|address_cal:u5|address[18] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; 0.001        ; 5.106      ; 5.000      ;
; -0.689 ; myvga:myvga0|stage1:s1|counter524:u1|\G1:1:dffx               ; myvga:myvga0|stage1:s1|address_cal:u5|address[18] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; 0.001        ; 5.106      ; 4.959      ;
; -0.653 ; myvga:myvga0|stage1:s1|counter524:u1|\G1:4:dffx               ; myvga:myvga0|stage1:s1|address_cal:u5|address[16] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; 0.001        ; 5.106      ; 4.819      ;
; -0.627 ; myvga:myvga0|stage1:s1|counter524:u1|\G1:6:dffx               ; myvga:myvga0|stage1:s1|address_cal:u5|address[16] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; 0.001        ; 5.106      ; 4.793      ;
; -0.612 ; myvga:myvga0|stage1:s1|counter524:u1|\G1:1:dffx               ; myvga:myvga0|stage1:s1|address_cal:u5|address[16] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; 0.001        ; 5.106      ; 4.778      ;
; -0.592 ; myvga:myvga0|stage1:s1|counter524:u1|\G1:2:dffx               ; myvga:myvga0|stage1:s1|address_cal:u5|address[18] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; 0.001        ; 5.106      ; 4.862      ;
; -0.584 ; myvga:myvga0|stage1:s1|counter524:u1|\G1:2:dffx               ; myvga:myvga0|stage1:s1|address_cal:u5|address[17] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; 0.001        ; 5.104      ; 4.843      ;
; -0.584 ; myvga:myvga0|stage1:s1|counter524:u1|\G1:0:dffx               ; myvga:myvga0|stage1:s1|address_cal:u5|address[18] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; 0.001        ; 5.106      ; 4.854      ;
; -0.571 ; myvga:myvga0|stage1:s1|counter524:u1|\G1:1:dffx               ; myvga:myvga0|stage1:s1|address_cal:u5|address[17] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; 0.001        ; 5.104      ; 4.830      ;
; -0.571 ; myvga:myvga0|stage1:s1|counter524:u1|\G1:0:dffx               ; myvga:myvga0|stage1:s1|address_cal:u5|address[17] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; 0.001        ; 5.104      ; 4.830      ;
; -0.515 ; myvga:myvga0|stage1:s1|counter524:u1|\G1:2:dffx               ; myvga:myvga0|stage1:s1|address_cal:u5|address[16] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; 0.001        ; 5.106      ; 4.681      ;
; -0.507 ; myvga:myvga0|stage1:s1|counter524:u1|\G1:0:dffx               ; myvga:myvga0|stage1:s1|address_cal:u5|address[16] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; 0.001        ; 5.106      ; 4.673      ;
; -0.478 ; myvga:myvga0|stage1:s1|counter524:u1|\G1:8:dffx               ; myvga:myvga0|stage1:s1|address_cal:u5|address[16] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; 0.001        ; 5.107      ; 4.645      ;
; -0.355 ; myvga:myvga0|stage1:s1|counter524:u1|\G1:9:dffx               ; myvga:myvga0|stage1:s1|address_cal:u5|address[17] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; 0.001        ; 5.105      ; 4.615      ;
; -0.059 ; myvga:myvga0|stage1:s1|counter524:u1|counter800:u1|\G1:9:dffx ; myvga:myvga0|stage1:s1|address_cal:u5|address[18] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; 0.001        ; 5.108      ; 4.331      ;
; -0.058 ; myvga:myvga0|stage1:s1|counter524:u1|counter800:u1|\G1:9:dffx ; myvga:myvga0|stage1:s1|address_cal:u5|address[16] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; 0.001        ; 5.108      ; 4.226      ;
; -0.045 ; myvga:myvga0|stage1:s1|counter524:u1|counter800:u1|\G1:8:dffx ; myvga:myvga0|stage1:s1|address_cal:u5|address[17] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; 0.001        ; 5.106      ; 4.306      ;
; 0.011  ; myvga:myvga0|stage1:s1|counter524:u1|counter800:u1|\G1:8:dffx ; myvga:myvga0|stage1:s1|address_cal:u5|address[18] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; 0.001        ; 5.108      ; 4.261      ;
; 0.022  ; myvga:myvga0|stage1:s1|counter524:u1|counter800:u1|\G1:8:dffx ; myvga:myvga0|stage1:s1|address_cal:u5|address[16] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; 0.001        ; 5.108      ; 4.146      ;
; 0.059  ; myvga:myvga0|stage1:s1|counter524:u1|counter800:u1|\G1:9:dffx ; myvga:myvga0|stage1:s1|address_cal:u5|address[17] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; 0.001        ; 5.106      ; 4.202      ;
; 0.070  ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx               ; myvga:myvga0|stage1:s1|address_cal:u5|address[18] ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx  ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; 0.500        ; 5.385      ; 5.290      ;
; 0.136  ; myvga:myvga0|stage1:s1|counter524:u1|\G1:9:dffx               ; myvga:myvga0|stage1:s1|address_cal:u5|address[16] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; 0.001        ; 5.107      ; 4.031      ;
; 0.141  ; myvga:myvga0|stage1:s1|counter524:u1|counter800:u1|\G1:7:dffx ; myvga:myvga0|stage1:s1|address_cal:u5|address[18] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; 0.001        ; 5.108      ; 4.131      ;
; 0.142  ; myvga:myvga0|stage1:s1|counter524:u1|counter800:u1|\G1:7:dffx ; myvga:myvga0|stage1:s1|address_cal:u5|address[16] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; 0.001        ; 5.108      ; 4.026      ;
; 0.147  ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx               ; myvga:myvga0|stage1:s1|address_cal:u5|address[16] ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx  ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; 0.500        ; 5.385      ; 5.109      ;
; 0.188  ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx               ; myvga:myvga0|stage1:s1|address_cal:u5|address[17] ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx  ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; 0.500        ; 5.383      ; 5.161      ;
; 0.216  ; myvga:myvga0|stage1:s1|counter524:u1|counter800:u1|\G1:6:dffx ; myvga:myvga0|stage1:s1|address_cal:u5|address[6]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; 0.001        ; 5.110      ; 3.964      ;
; 0.258  ; myvga:myvga0|stage1:s1|counter524:u1|\G1:3:dffx               ; myvga:myvga0|stage1:s1|address_cal:u5|address[13] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; 0.001        ; 5.094      ; 3.931      ;
; 0.259  ; myvga:myvga0|stage1:s1|counter524:u1|counter800:u1|\G1:7:dffx ; myvga:myvga0|stage1:s1|address_cal:u5|address[17] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; 0.001        ; 5.106      ; 4.002      ;
; 0.271  ; myvga:myvga0|stage1:s1|counter524:u1|\G1:3:dffx               ; myvga:myvga0|stage1:s1|address_cal:u5|address[12] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; 0.001        ; 5.093      ; 3.887      ;
; 0.289  ; myvga:myvga0|stage1:s1|counter524:u1|\G1:1:dffx               ; myvga:myvga0|stage1:s1|address_cal:u5|address[9]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; 0.001        ; 5.238      ; 4.136      ;
; 0.309  ; myvga:myvga0|stage1:s1|counter524:u1|\G1:3:dffx               ; myvga:myvga0|stage1:s1|address_cal:u5|address[14] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; 0.001        ; 5.269      ; 3.857      ;
; 0.324  ; myvga:myvga0|stage1:s1|counter524:u1|counter800:u1|\G1:4:dffx ; myvga:myvga0|stage1:s1|address_cal:u5|address[4]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; 0.001        ; 5.110      ; 3.857      ;
; 0.335  ; myvga:myvga0|stage1:s1|counter524:u1|\G1:3:dffx               ; myvga:myvga0|stage1:s1|address_cal:u5|address[15] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; 0.001        ; 5.269      ; 3.826      ;
; 0.336  ; myvga:myvga0|stage1:s1|counter524:u1|counter800:u1|\G1:3:dffx ; myvga:myvga0|stage1:s1|address_cal:u5|address[3]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; 0.001        ; 5.108      ; 3.862      ;
; 0.347  ; myvga:myvga0|stage1:s1|counter524:u1|counter800:u1|\G1:7:dffx ; myvga:myvga0|stage1:s1|address_cal:u5|address[8]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; 0.001        ; 5.095      ; 3.841      ;
; 0.350  ; myvga:myvga0|stage1:s1|counter524:u1|\G1:4:dffx               ; myvga:myvga0|stage1:s1|address_cal:u5|address[13] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; 0.001        ; 5.093      ; 3.838      ;
; 0.359  ; myvga:myvga0|stage1:s1|counter524:u1|\G1:4:dffx               ; myvga:myvga0|stage1:s1|address_cal:u5|address[15] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; 0.001        ; 5.268      ; 3.801      ;
; 0.374  ; myvga:myvga0|stage1:s1|counter524:u1|counter800:u1|\G1:5:dffx ; myvga:myvga0|stage1:s1|address_cal:u5|address[5]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; 0.001        ; 5.093      ; 3.785      ;
; 0.375  ; myvga:myvga0|stage1:s1|counter524:u1|\G1:2:dffx               ; myvga:myvga0|stage1:s1|address_cal:u5|address[13] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; 0.001        ; 5.093      ; 3.813      ;
; 0.388  ; myvga:myvga0|stage1:s1|counter524:u1|\G1:1:dffx               ; myvga:myvga0|stage1:s1|address_cal:u5|address[13] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; 0.001        ; 5.093      ; 3.800      ;
; 0.388  ; myvga:myvga0|stage1:s1|counter524:u1|\G1:0:dffx               ; myvga:myvga0|stage1:s1|address_cal:u5|address[13] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; 0.001        ; 5.093      ; 3.800      ;
; 0.401  ; myvga:myvga0|stage1:s1|counter524:u1|\G1:1:dffx               ; myvga:myvga0|stage1:s1|address_cal:u5|address[12] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; 0.001        ; 5.092      ; 3.756      ;
; 0.403  ; myvga:myvga0|stage1:s1|counter524:u1|\G1:0:dffx               ; myvga:myvga0|stage1:s1|address_cal:u5|address[8]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; 0.001        ; 5.093      ; 3.783      ;
; 0.408  ; myvga:myvga0|stage1:s1|counter524:u1|\G1:2:dffx               ; myvga:myvga0|stage1:s1|address_cal:u5|address[11] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; 0.001        ; 5.266      ; 3.756      ;
; 0.411  ; myvga:myvga0|stage1:s1|counter524:u1|\G1:6:dffx               ; myvga:myvga0|stage1:s1|address_cal:u5|address[15] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; 0.001        ; 5.268      ; 3.749      ;
; 0.413  ; myvga:myvga0|stage1:s1|counter524:u1|counter800:u1|\G1:8:dffx ; myvga:myvga0|stage1:s1|address_cal:u5|address[9]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; 0.001        ; 5.240      ; 4.014      ;
; 0.415  ; myvga:myvga0|stage1:s1|counter524:u1|\G1:2:dffx               ; myvga:myvga0|stage1:s1|address_cal:u5|address[10] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; 0.001        ; 5.117      ; 3.883      ;
; 0.421  ; myvga:myvga0|stage1:s1|counter524:u1|\G1:0:dffx               ; myvga:myvga0|stage1:s1|address_cal:u5|address[11] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; 0.001        ; 5.266      ; 3.743      ;
; 0.432  ; myvga:myvga0|stage1:s1|counter524:u1|\G1:0:dffx               ; myvga:myvga0|stage1:s1|address_cal:u5|address[10] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; 0.001        ; 5.117      ; 3.866      ;
; 0.438  ; myvga:myvga0|stage1:s1|counter524:u1|\G1:1:dffx               ; myvga:myvga0|stage1:s1|address_cal:u5|address[10] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; 0.001        ; 5.117      ; 3.860      ;
; 0.465  ; myvga:myvga0|stage1:s1|counter524:u1|counter800:u1|\G1:7:dffx ; myvga:myvga0|stage1:s1|address_cal:u5|address[7]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; 0.001        ; 5.096      ; 3.812      ;
; 0.470  ; myvga:myvga0|stage1:s1|counter524:u1|\G1:7:dffx               ; myvga:myvga0|stage1:s1|address_cal:u5|address[15] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; 0.001        ; 5.269      ; 3.691      ;
; 0.480  ; myvga:myvga0|stage1:s1|counter524:u1|counter800:u1|\G1:9:dffx ; myvga:myvga0|stage1:s1|address_cal:u5|address[10] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; 0.001        ; 5.119      ; 3.820      ;
; 0.498  ; myvga:myvga0|stage1:s1|counter524:u1|\G1:2:dffx               ; myvga:myvga0|stage1:s1|address_cal:u5|address[12] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; 0.001        ; 5.092      ; 3.659      ;
; 0.506  ; myvga:myvga0|stage1:s1|counter524:u1|\G1:0:dffx               ; myvga:myvga0|stage1:s1|address_cal:u5|address[12] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; 0.001        ; 5.092      ; 3.651      ;
; 0.531  ; myvga:myvga0|stage1:s1|counter524:u1|\G1:1:dffx               ; myvga:myvga0|stage1:s1|address_cal:u5|address[11] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; 0.001        ; 5.266      ; 3.633      ;
; 0.532  ; myvga:myvga0|stage1:s1|counter524:u1|\G1:0:dffx               ; myvga:myvga0|stage1:s1|address_cal:u5|address[7]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; 0.001        ; 5.094      ; 3.743      ;
; 0.540  ; myvga:myvga0|stage1:s1|counter524:u1|\G1:1:dffx               ; myvga:myvga0|stage1:s1|address_cal:u5|address[14] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; 0.001        ; 5.268      ; 3.625      ;
; 0.547  ; myvga:myvga0|stage1:s1|counter524:u1|\G1:1:dffx               ; myvga:myvga0|stage1:s1|address_cal:u5|address[8]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; 0.001        ; 5.093      ; 3.639      ;
; 0.550  ; myvga:myvga0|stage1:s1|counter524:u1|\G1:2:dffx               ; myvga:myvga0|stage1:s1|address_cal:u5|address[15] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; 0.001        ; 5.268      ; 3.610      ;
; 0.562  ; myvga:myvga0|stage1:s1|counter524:u1|counter800:u1|\G1:8:dffx ; myvga:myvga0|stage1:s1|address_cal:u5|address[10] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; 0.001        ; 5.119      ; 3.738      ;
; 0.563  ; myvga:myvga0|stage1:s1|counter524:u1|\G1:1:dffx               ; myvga:myvga0|stage1:s1|address_cal:u5|address[15] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; 0.001        ; 5.268      ; 3.597      ;
; 0.563  ; myvga:myvga0|stage1:s1|counter524:u1|\G1:0:dffx               ; myvga:myvga0|stage1:s1|address_cal:u5|address[15] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; 0.001        ; 5.268      ; 3.597      ;
; 0.626  ; myvga:myvga0|stage1:s1|counter524:u1|counter800:u1|\G1:8:dffx ; myvga:myvga0|stage1:s1|address_cal:u5|address[13] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; 0.001        ; 5.095      ; 3.564      ;
; 0.628  ; myvga:myvga0|stage1:s1|counter524:u1|\G1:4:dffx               ; myvga:myvga0|stage1:s1|address_cal:u5|address[14] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; 0.001        ; 5.268      ; 3.537      ;
; 0.637  ; myvga:myvga0|stage1:s1|counter524:u1|\G1:2:dffx               ; myvga:myvga0|stage1:s1|address_cal:u5|address[14] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; 0.001        ; 5.268      ; 3.528      ;
; 0.645  ; myvga:myvga0|stage1:s1|counter524:u1|\G1:0:dffx               ; myvga:myvga0|stage1:s1|address_cal:u5|address[14] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; 0.001        ; 5.268      ; 3.520      ;
; 0.655  ; myvga:myvga0|stage1:s1|counter524:u1|counter800:u1|\G1:8:dffx ; myvga:myvga0|stage1:s1|address_cal:u5|address[11] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; 0.001        ; 5.268      ; 3.511      ;
; 0.670  ; myvga:myvga0|stage1:s1|counter524:u1|counter800:u1|\G1:8:dffx ; myvga:myvga0|stage1:s1|address_cal:u5|address[8]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; 0.001        ; 5.095      ; 3.518      ;
; 0.680  ; myvga:myvga0|stage1:s1|counter524:u1|counter800:u1|\G1:7:dffx ; myvga:myvga0|stage1:s1|address_cal:u5|address[10] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; 0.001        ; 5.119      ; 3.620      ;
; 0.708  ; myvga:myvga0|stage1:s1|counter524:u1|counter800:u1|\G1:9:dffx ; myvga:myvga0|stage1:s1|address_cal:u5|address[12] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; 0.001        ; 5.094      ; 3.451      ;
; 0.731  ; myvga:myvga0|stage1:s1|counter524:u1|counter800:u1|\G1:7:dffx ; myvga:myvga0|stage1:s1|address_cal:u5|address[9]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; 0.001        ; 5.240      ; 3.696      ;
; 0.735  ; myvga:myvga0|stage1:s1|counter524:u1|counter800:u1|\G1:9:dffx ; myvga:myvga0|stage1:s1|address_cal:u5|address[13] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; 0.001        ; 5.095      ; 3.455      ;
; 0.752  ; myvga:myvga0|stage1:s1|counter524:u1|\G1:3:dffx               ; myvga:myvga0|stage1:s1|address_cal:u5|address[11] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; 0.001        ; 5.267      ; 3.413      ;
; 0.752  ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx               ; myvga:myvga0|stage1:s1|address_cal:u5|address[17] ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx  ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; 1.000        ; 5.383      ; 5.097      ;
; 0.764  ; myvga:myvga0|stage1:s1|counter524:u1|counter800:u1|\G1:9:dffx ; myvga:myvga0|stage1:s1|address_cal:u5|address[11] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; 0.001        ; 5.268      ; 3.402      ;
; 0.789  ; myvga:myvga0|stage1:s1|counter524:u1|counter800:u1|\G1:8:dffx ; myvga:myvga0|stage1:s1|address_cal:u5|address[12] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; 0.001        ; 5.094      ; 3.370      ;
; 0.796  ; myvga:myvga0|stage1:s1|counter524:u1|\G1:0:dffx               ; myvga:myvga0|stage1:s1|address_cal:u5|address[9]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; 0.001        ; 5.238      ; 3.629      ;
; 0.801  ; myvga:myvga0|stage1:s1|counter524:u1|counter800:u1|\G1:8:dffx ; myvga:myvga0|stage1:s1|address_cal:u5|address[15] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; 0.001        ; 5.270      ; 3.361      ;
; 0.808  ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx               ; myvga:myvga0|stage1:s1|address_cal:u5|address[18] ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx  ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; 1.000        ; 5.385      ; 5.052      ;
; 0.882  ; myvga:myvga0|stage1:s1|counter524:u1|\G1:2:dffx               ; myvga:myvga0|stage1:s1|address_cal:u5|address[9]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; 0.001        ; 5.238      ; 3.543      ;
; 0.886  ; myvga:myvga0|stage1:s1|counter524:u1|counter800:u1|\G1:9:dffx ; myvga:myvga0|stage1:s1|address_cal:u5|address[14] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; 0.001        ; 5.270      ; 3.281      ;
; 0.908  ; myvga:myvga0|stage1:s1|counter524:u1|counter800:u1|\G1:7:dffx ; myvga:myvga0|stage1:s1|address_cal:u5|address[12] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; 0.001        ; 5.094      ; 3.251      ;
; 0.910  ; myvga:myvga0|stage1:s1|counter524:u1|counter800:u1|\G1:9:dffx ; myvga:myvga0|stage1:s1|address_cal:u5|address[15] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; 0.001        ; 5.270      ; 3.252      ;
; 0.921  ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx               ; myvga:myvga0|stage1:s1|address_cal:u5|address[16] ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx  ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; 1.000        ; 5.385      ; 4.835      ;
; 0.934  ; myvga:myvga0|stage1:s1|counter524:u1|\G1:4:dffx               ; myvga:myvga0|stage1:s1|address_cal:u5|address[12] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; 0.001        ; 5.092      ; 3.223      ;
; 0.941  ; myvga:myvga0|stage1:s1|counter524:u1|counter800:u1|\G1:7:dffx ; myvga:myvga0|stage1:s1|address_cal:u5|address[13] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; 0.001        ; 5.095      ; 3.249      ;
+--------+---------------------------------------------------------------+---------------------------------------------------+--------------------------------------------------+-------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx'                                                                                                                                                                                            ;
+--------+---------------------------------------------------------------+---------------------------------------------------+--------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                     ; To Node                                           ; Launch Clock                                     ; Latch Clock                                     ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------+---------------------------------------------------+--------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; -3.754 ; myvga:myvga0|stage1:s1|counter524:u1|\G1:2:dffx               ; myvga:myvga0|stage1:s1|address_cal:u5|address[11] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; 0.000        ; 5.983      ; 2.299      ;
; -3.694 ; myvga:myvga0|stage1:s1|counter524:u1|\G1:2:dffx               ; myvga:myvga0|stage1:s1|address_cal:u5|address[14] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; 0.000        ; 5.985      ; 2.361      ;
; -3.673 ; myvga:myvga0|stage1:s1|counter524:u1|\G1:2:dffx               ; myvga:myvga0|stage1:s1|address_cal:u5|address[15] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; 0.000        ; 5.985      ; 2.382      ;
; -3.602 ; myvga:myvga0|stage1:s1|counter524:u1|\G1:4:dffx               ; myvga:myvga0|stage1:s1|address_cal:u5|address[11] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; 0.000        ; 5.983      ; 2.451      ;
; -3.599 ; myvga:myvga0|stage1:s1|counter524:u1|\G1:1:dffx               ; myvga:myvga0|stage1:s1|address_cal:u5|address[14] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; 0.000        ; 5.985      ; 2.456      ;
; -3.580 ; myvga:myvga0|stage1:s1|counter524:u1|\G1:0:dffx               ; myvga:myvga0|stage1:s1|address_cal:u5|address[14] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; 0.000        ; 5.985      ; 2.475      ;
; -3.556 ; myvga:myvga0|stage1:s1|counter524:u1|\G1:1:dffx               ; myvga:myvga0|stage1:s1|address_cal:u5|address[15] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; 0.000        ; 5.985      ; 2.499      ;
; -3.543 ; myvga:myvga0|stage1:s1|counter524:u1|\G1:4:dffx               ; myvga:myvga0|stage1:s1|address_cal:u5|address[14] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; 0.000        ; 5.985      ; 2.512      ;
; -3.521 ; myvga:myvga0|stage1:s1|counter524:u1|\G1:4:dffx               ; myvga:myvga0|stage1:s1|address_cal:u5|address[15] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; 0.000        ; 5.985      ; 2.534      ;
; -3.512 ; myvga:myvga0|stage1:s1|counter524:u1|\G1:7:dffx               ; myvga:myvga0|stage1:s1|address_cal:u5|address[14] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; 0.000        ; 5.986      ; 2.544      ;
; -3.452 ; myvga:myvga0|stage1:s1|counter524:u1|\G1:3:dffx               ; myvga:myvga0|stage1:s1|address_cal:u5|address[14] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; 0.000        ; 5.986      ; 2.604      ;
; -3.451 ; myvga:myvga0|stage1:s1|counter524:u1|\G1:0:dffx               ; myvga:myvga0|stage1:s1|address_cal:u5|address[15] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; 0.000        ; 5.985      ; 2.604      ;
; -3.437 ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx               ; myvga:myvga0|stage1:s1|address_cal:u5|address[14] ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx  ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; 0.000        ; 5.777      ; 2.572      ;
; -3.432 ; myvga:myvga0|stage1:s1|counter524:u1|\G1:0:dffx               ; myvga:myvga0|stage1:s1|address_cal:u5|address[11] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; 0.000        ; 5.983      ; 2.621      ;
; -3.430 ; myvga:myvga0|stage1:s1|counter524:u1|\G1:6:dffx               ; myvga:myvga0|stage1:s1|address_cal:u5|address[14] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; 0.000        ; 5.985      ; 2.625      ;
; -3.429 ; myvga:myvga0|stage1:s1|counter524:u1|\G1:1:dffx               ; myvga:myvga0|stage1:s1|address_cal:u5|address[11] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; 0.000        ; 5.983      ; 2.624      ;
; -3.428 ; myvga:myvga0|stage1:s1|counter524:u1|counter800:u1|\G1:7:dffx ; myvga:myvga0|stage1:s1|address_cal:u5|address[14] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; 0.000        ; 5.987      ; 2.629      ;
; -3.413 ; myvga:myvga0|stage1:s1|counter524:u1|\G1:3:dffx               ; myvga:myvga0|stage1:s1|address_cal:u5|address[15] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; 0.000        ; 5.986      ; 2.643      ;
; -3.397 ; myvga:myvga0|stage1:s1|counter524:u1|counter800:u1|\G1:7:dffx ; myvga:myvga0|stage1:s1|address_cal:u5|address[15] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; 0.000        ; 5.987      ; 2.660      ;
; -3.371 ; myvga:myvga0|stage1:s1|counter524:u1|\G1:6:dffx               ; myvga:myvga0|stage1:s1|address_cal:u5|address[15] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; 0.000        ; 5.985      ; 2.684      ;
; -3.337 ; myvga:myvga0|stage1:s1|counter524:u1|\G1:2:dffx               ; myvga:myvga0|stage1:s1|address_cal:u5|address[12] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; 0.000        ; 5.804      ; 2.537      ;
; -3.297 ; myvga:myvga0|stage1:s1|counter524:u1|\G1:2:dffx               ; myvga:myvga0|stage1:s1|address_cal:u5|address[13] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; 0.000        ; 5.805      ; 2.578      ;
; -3.286 ; myvga:myvga0|stage1:s1|counter524:u1|\G1:3:dffx               ; myvga:myvga0|stage1:s1|address_cal:u5|address[11] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; 0.000        ; 5.984      ; 2.768      ;
; -3.270 ; myvga:myvga0|stage1:s1|counter524:u1|counter800:u1|\G1:7:dffx ; myvga:myvga0|stage1:s1|address_cal:u5|address[11] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; 0.000        ; 5.985      ; 2.785      ;
; -3.253 ; myvga:myvga0|stage1:s1|counter524:u1|\G1:1:dffx               ; myvga:myvga0|stage1:s1|address_cal:u5|address[12] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; 0.000        ; 5.804      ; 2.621      ;
; -3.252 ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx               ; myvga:myvga0|stage1:s1|address_cal:u5|address[15] ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx  ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; 0.000        ; 5.777      ; 2.757      ;
; -3.248 ; myvga:myvga0|stage1:s1|counter524:u1|\G1:3:dffx               ; myvga:myvga0|stage1:s1|address_cal:u5|address[12] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; 0.000        ; 5.805      ; 2.627      ;
; -3.246 ; myvga:myvga0|stage1:s1|counter524:u1|counter800:u1|\G1:8:dffx ; myvga:myvga0|stage1:s1|address_cal:u5|address[14] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; 0.000        ; 5.987      ; 2.811      ;
; -3.235 ; myvga:myvga0|stage1:s1|counter524:u1|\G1:1:dffx               ; myvga:myvga0|stage1:s1|address_cal:u5|address[10] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; 0.000        ; 5.830      ; 2.665      ;
; -3.234 ; myvga:myvga0|stage1:s1|counter524:u1|counter800:u1|\G1:9:dffx ; myvga:myvga0|stage1:s1|address_cal:u5|address[14] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; 0.000        ; 5.987      ; 2.823      ;
; -3.223 ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx               ; myvga:myvga0|stage1:s1|address_cal:u5|address[12] ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx  ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; 0.000        ; 5.596      ; 2.605      ;
; -3.219 ; myvga:myvga0|stage1:s1|counter524:u1|\G1:0:dffx               ; myvga:myvga0|stage1:s1|address_cal:u5|address[12] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; 0.000        ; 5.804      ; 2.655      ;
; -3.205 ; myvga:myvga0|stage1:s1|counter524:u1|counter800:u1|\G1:9:dffx ; myvga:myvga0|stage1:s1|address_cal:u5|address[15] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; 0.000        ; 5.987      ; 2.852      ;
; -3.204 ; myvga:myvga0|stage1:s1|counter524:u1|\G1:8:dffx               ; myvga:myvga0|stage1:s1|address_cal:u5|address[15] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; 0.000        ; 5.986      ; 2.852      ;
; -3.201 ; myvga:myvga0|stage1:s1|counter524:u1|\G1:6:dffx               ; myvga:myvga0|stage1:s1|address_cal:u5|address[13] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; 0.000        ; 5.805      ; 2.674      ;
; -3.198 ; myvga:myvga0|stage1:s1|counter524:u1|counter800:u1|\G1:8:dffx ; myvga:myvga0|stage1:s1|address_cal:u5|address[15] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; 0.000        ; 5.987      ; 2.859      ;
; -3.192 ; myvga:myvga0|stage1:s1|counter524:u1|\G1:7:dffx               ; myvga:myvga0|stage1:s1|address_cal:u5|address[15] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; 0.000        ; 5.986      ; 2.864      ;
; -3.185 ; myvga:myvga0|stage1:s1|counter524:u1|\G1:4:dffx               ; myvga:myvga0|stage1:s1|address_cal:u5|address[12] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; 0.000        ; 5.804      ; 2.689      ;
; -3.180 ; myvga:myvga0|stage1:s1|counter524:u1|\G1:1:dffx               ; myvga:myvga0|stage1:s1|address_cal:u5|address[13] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; 0.000        ; 5.805      ; 2.695      ;
; -3.158 ; myvga:myvga0|stage1:s1|counter524:u1|\G1:4:dffx               ; myvga:myvga0|stage1:s1|address_cal:u5|address[13] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; 0.000        ; 5.805      ; 2.717      ;
; -3.143 ; myvga:myvga0|stage1:s1|counter524:u1|\G1:0:dffx               ; myvga:myvga0|stage1:s1|address_cal:u5|address[13] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; 0.000        ; 5.805      ; 2.732      ;
; -3.092 ; myvga:myvga0|stage1:s1|counter524:u1|\G1:3:dffx               ; myvga:myvga0|stage1:s1|address_cal:u5|address[10] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; 0.000        ; 5.831      ; 2.809      ;
; -3.082 ; myvga:myvga0|stage1:s1|counter524:u1|counter800:u1|\G1:7:dffx ; myvga:myvga0|stage1:s1|address_cal:u5|address[12] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; 0.000        ; 5.806      ; 2.794      ;
; -3.078 ; myvga:myvga0|stage1:s1|counter524:u1|counter800:u1|\G1:9:dffx ; myvga:myvga0|stage1:s1|address_cal:u5|address[11] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; 0.000        ; 5.985      ; 2.977      ;
; -3.071 ; myvga:myvga0|stage1:s1|counter524:u1|counter800:u1|\G1:8:dffx ; myvga:myvga0|stage1:s1|address_cal:u5|address[11] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; 0.000        ; 5.985      ; 2.984      ;
; -3.037 ; myvga:myvga0|stage1:s1|counter524:u1|\G1:3:dffx               ; myvga:myvga0|stage1:s1|address_cal:u5|address[13] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; 0.000        ; 5.806      ; 2.839      ;
; -3.021 ; myvga:myvga0|stage1:s1|counter524:u1|counter800:u1|\G1:7:dffx ; myvga:myvga0|stage1:s1|address_cal:u5|address[13] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; 0.000        ; 5.807      ; 2.856      ;
; -2.955 ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx               ; myvga:myvga0|stage1:s1|address_cal:u5|address[14] ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx  ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; -0.500       ; 5.777      ; 2.574      ;
; -2.939 ; myvga:myvga0|stage1:s1|counter524:u1|\G1:0:dffx               ; myvga:myvga0|stage1:s1|address_cal:u5|address[10] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; 0.000        ; 5.830      ; 2.961      ;
; -2.931 ; myvga:myvga0|stage1:s1|counter524:u1|\G1:0:dffx               ; myvga:myvga0|stage1:s1|address_cal:u5|address[9]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; 0.000        ; 5.955      ; 3.094      ;
; -2.928 ; myvga:myvga0|stage1:s1|counter524:u1|\G1:2:dffx               ; myvga:myvga0|stage1:s1|address_cal:u5|address[10] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; 0.000        ; 5.830      ; 2.972      ;
; -2.919 ; myvga:myvga0|stage1:s1|counter524:u1|\G1:2:dffx               ; myvga:myvga0|stage1:s1|address_cal:u5|address[9]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; 0.000        ; 5.955      ; 3.106      ;
; -2.900 ; myvga:myvga0|stage1:s1|counter524:u1|counter800:u1|\G1:8:dffx ; myvga:myvga0|stage1:s1|address_cal:u5|address[12] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; 0.000        ; 5.806      ; 2.976      ;
; -2.888 ; myvga:myvga0|stage1:s1|counter524:u1|counter800:u1|\G1:9:dffx ; myvga:myvga0|stage1:s1|address_cal:u5|address[12] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; 0.000        ; 5.806      ; 2.988      ;
; -2.876 ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx               ; myvga:myvga0|stage1:s1|address_cal:u5|address[13] ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx  ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; 0.000        ; 5.597      ; 2.953      ;
; -2.857 ; myvga:myvga0|stage1:s1|counter524:u1|counter800:u1|\G1:9:dffx ; myvga:myvga0|stage1:s1|address_cal:u5|address[9]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; 0.000        ; 5.957      ; 3.170      ;
; -2.829 ; myvga:myvga0|stage1:s1|counter524:u1|counter800:u1|\G1:9:dffx ; myvga:myvga0|stage1:s1|address_cal:u5|address[13] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; 0.000        ; 5.807      ; 3.048      ;
; -2.826 ; myvga:myvga0|stage1:s1|counter524:u1|counter800:u1|\G1:7:dffx ; myvga:myvga0|stage1:s1|address_cal:u5|address[9]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; 0.000        ; 5.957      ; 3.201      ;
; -2.822 ; myvga:myvga0|stage1:s1|counter524:u1|counter800:u1|\G1:8:dffx ; myvga:myvga0|stage1:s1|address_cal:u5|address[13] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; 0.000        ; 5.807      ; 3.055      ;
; -2.784 ; myvga:myvga0|stage1:s1|counter524:u1|counter800:u1|\G1:7:dffx ; myvga:myvga0|stage1:s1|address_cal:u5|address[10] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; 0.000        ; 5.832      ; 3.118      ;
; -2.729 ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx               ; myvga:myvga0|stage1:s1|address_cal:u5|address[15] ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx  ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; -0.500       ; 5.777      ; 2.800      ;
; -2.708 ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx               ; myvga:myvga0|stage1:s1|address_cal:u5|address[12] ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx  ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; -0.500       ; 5.596      ; 2.640      ;
; -2.657 ; myvga:myvga0|stage1:s1|counter524:u1|\G1:2:dffx               ; myvga:myvga0|stage1:s1|address_cal:u5|address[16] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; 0.000        ; 5.818      ; 3.231      ;
; -2.630 ; myvga:myvga0|stage1:s1|counter524:u1|\G1:2:dffx               ; myvga:myvga0|stage1:s1|address_cal:u5|address[17] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; 0.000        ; 5.816      ; 3.256      ;
; -2.629 ; myvga:myvga0|stage1:s1|counter524:u1|counter800:u1|\G1:8:dffx ; myvga:myvga0|stage1:s1|address_cal:u5|address[8]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; 0.000        ; 5.807      ; 3.248      ;
; -2.627 ; myvga:myvga0|stage1:s1|counter524:u1|counter800:u1|\G1:8:dffx ; myvga:myvga0|stage1:s1|address_cal:u5|address[9]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; 0.000        ; 5.957      ; 3.400      ;
; -2.600 ; myvga:myvga0|stage1:s1|counter524:u1|counter800:u1|\G1:8:dffx ; myvga:myvga0|stage1:s1|address_cal:u5|address[10] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; 0.000        ; 5.832      ; 3.302      ;
; -2.597 ; myvga:myvga0|stage1:s1|counter524:u1|\G1:0:dffx               ; myvga:myvga0|stage1:s1|address_cal:u5|address[8]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; 0.000        ; 5.805      ; 3.278      ;
; -2.592 ; myvga:myvga0|stage1:s1|counter524:u1|counter800:u1|\G1:9:dffx ; myvga:myvga0|stage1:s1|address_cal:u5|address[10] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; 0.000        ; 5.832      ; 3.310      ;
; -2.557 ; myvga:myvga0|stage1:s1|counter524:u1|\G1:1:dffx               ; myvga:myvga0|stage1:s1|address_cal:u5|address[16] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; 0.000        ; 5.818      ; 3.331      ;
; -2.547 ; myvga:myvga0|stage1:s1|counter524:u1|\G1:2:dffx               ; myvga:myvga0|stage1:s1|address_cal:u5|address[18] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; 0.000        ; 5.818      ; 3.341      ;
; -2.529 ; myvga:myvga0|stage1:s1|counter524:u1|counter800:u1|\G1:7:dffx ; myvga:myvga0|stage1:s1|address_cal:u5|address[8]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; 0.000        ; 5.807      ; 3.348      ;
; -2.513 ; myvga:myvga0|stage1:s1|counter524:u1|\G1:1:dffx               ; myvga:myvga0|stage1:s1|address_cal:u5|address[17] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; 0.000        ; 5.816      ; 3.373      ;
; -2.505 ; myvga:myvga0|stage1:s1|counter524:u1|\G1:4:dffx               ; myvga:myvga0|stage1:s1|address_cal:u5|address[16] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; 0.000        ; 5.818      ; 3.383      ;
; -2.499 ; myvga:myvga0|stage1:s1|counter524:u1|\G1:1:dffx               ; myvga:myvga0|stage1:s1|address_cal:u5|address[8]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; 0.000        ; 5.805      ; 3.376      ;
; -2.490 ; myvga:myvga0|stage1:s1|counter524:u1|\G1:1:dffx               ; myvga:myvga0|stage1:s1|address_cal:u5|address[9]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; 0.000        ; 5.955      ; 3.535      ;
; -2.478 ; myvga:myvga0|stage1:s1|counter524:u1|\G1:4:dffx               ; myvga:myvga0|stage1:s1|address_cal:u5|address[17] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; 0.000        ; 5.816      ; 3.408      ;
; -2.457 ; myvga:myvga0|stage1:s1|counter524:u1|\G1:1:dffx               ; myvga:myvga0|stage1:s1|address_cal:u5|address[18] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; 0.000        ; 5.818      ; 3.431      ;
; -2.456 ; myvga:myvga0|stage1:s1|counter524:u1|\G1:0:dffx               ; myvga:myvga0|stage1:s1|address_cal:u5|address[16] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; 0.000        ; 5.818      ; 3.432      ;
; -2.424 ; myvga:myvga0|stage1:s1|counter524:u1|\G1:0:dffx               ; myvga:myvga0|stage1:s1|address_cal:u5|address[7]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; 0.000        ; 5.806      ; 3.452      ;
; -2.410 ; myvga:myvga0|stage1:s1|counter524:u1|\G1:3:dffx               ; myvga:myvga0|stage1:s1|address_cal:u5|address[16] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; 0.000        ; 5.819      ; 3.479      ;
; -2.408 ; myvga:myvga0|stage1:s1|counter524:u1|\G1:0:dffx               ; myvga:myvga0|stage1:s1|address_cal:u5|address[17] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; 0.000        ; 5.816      ; 3.478      ;
; -2.395 ; myvga:myvga0|stage1:s1|counter524:u1|\G1:4:dffx               ; myvga:myvga0|stage1:s1|address_cal:u5|address[18] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; 0.000        ; 5.818      ; 3.493      ;
; -2.386 ; myvga:myvga0|stage1:s1|counter524:u1|counter800:u1|\G1:7:dffx ; myvga:myvga0|stage1:s1|address_cal:u5|address[16] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; 0.000        ; 5.820      ; 3.504      ;
; -2.370 ; myvga:myvga0|stage1:s1|counter524:u1|\G1:3:dffx               ; myvga:myvga0|stage1:s1|address_cal:u5|address[17] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; 0.000        ; 5.817      ; 3.517      ;
; -2.359 ; myvga:myvga0|stage1:s1|counter524:u1|\G1:6:dffx               ; myvga:myvga0|stage1:s1|address_cal:u5|address[16] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; 0.000        ; 5.818      ; 3.529      ;
; -2.358 ; myvga:myvga0|stage1:s1|counter524:u1|counter800:u1|\G1:7:dffx ; myvga:myvga0|stage1:s1|address_cal:u5|address[7]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; 0.000        ; 5.808      ; 3.520      ;
; -2.356 ; myvga:myvga0|stage1:s1|counter524:u1|\G1:0:dffx               ; myvga:myvga0|stage1:s1|address_cal:u5|address[18] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; 0.000        ; 5.818      ; 3.532      ;
; -2.354 ; myvga:myvga0|stage1:s1|counter524:u1|counter800:u1|\G1:7:dffx ; myvga:myvga0|stage1:s1|address_cal:u5|address[17] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; 0.000        ; 5.818      ; 3.534      ;
; -2.353 ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx               ; myvga:myvga0|stage1:s1|address_cal:u5|address[13] ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx  ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; -0.500       ; 5.597      ; 2.996      ;
; -2.328 ; myvga:myvga0|stage1:s1|counter524:u1|\G1:6:dffx               ; myvga:myvga0|stage1:s1|address_cal:u5|address[17] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; 0.000        ; 5.816      ; 3.558      ;
; -2.310 ; myvga:myvga0|stage1:s1|counter524:u1|\G1:3:dffx               ; myvga:myvga0|stage1:s1|address_cal:u5|address[18] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; 0.000        ; 5.819      ; 3.579      ;
; -2.294 ; myvga:myvga0|stage1:s1|counter524:u1|counter800:u1|\G1:5:dffx ; myvga:myvga0|stage1:s1|address_cal:u5|address[5]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; 0.000        ; 5.804      ; 3.580      ;
; -2.286 ; myvga:myvga0|stage1:s1|counter524:u1|counter800:u1|\G1:7:dffx ; myvga:myvga0|stage1:s1|address_cal:u5|address[18] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; 0.000        ; 5.820      ; 3.604      ;
; -2.281 ; myvga:myvga0|stage1:s1|counter524:u1|\G1:9:dffx               ; myvga:myvga0|stage1:s1|address_cal:u5|address[16] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; 0.000        ; 5.819      ; 3.608      ;
; -2.265 ; myvga:myvga0|stage1:s1|counter524:u1|counter800:u1|\G1:3:dffx ; myvga:myvga0|stage1:s1|address_cal:u5|address[3]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; 0.000        ; 5.821      ; 3.626      ;
; -2.259 ; myvga:myvga0|stage1:s1|counter524:u1|\G1:6:dffx               ; myvga:myvga0|stage1:s1|address_cal:u5|address[18] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; 0.000        ; 5.818      ; 3.629      ;
; -2.244 ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx               ; myvga:myvga0|stage1:s1|address_cal:u5|address[16] ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx  ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; 0.000        ; 5.610      ; 3.598      ;
; -2.209 ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx               ; myvga:myvga0|stage1:s1|address_cal:u5|address[17] ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx  ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; 0.000        ; 5.608      ; 3.631      ;
; -2.204 ; myvga:myvga0|stage1:s1|counter524:u1|counter800:u1|\G1:8:dffx ; myvga:myvga0|stage1:s1|address_cal:u5|address[16] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; 0.000        ; 5.820      ; 3.686      ;
+--------+---------------------------------------------------------------+---------------------------------------------------+--------------------------------------------------+-------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'pll0|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                          ;
+--------+------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                            ; To Node                                                                                                  ; Launch Clock                                     ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; -0.127 ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx                                                      ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx                                                          ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.278      ; 0.669      ;
; -0.120 ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx                                                      ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx                                                          ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.278      ; 0.676      ;
; 0.402  ; myvga:myvga0|stage1:s1|counter524:u1|\G1:1:dffx                                                      ; myvga:myvga0|stage1:s1|counter524:u1|\G1:1:dffx                                                          ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402  ; myvga:myvga0|stage1:s1|counter524:u1|\G1:2:dffx                                                      ; myvga:myvga0|stage1:s1|counter524:u1|\G1:2:dffx                                                          ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402  ; myvga:myvga0|stage1:s1|counter524:u1|\G1:3:dffx                                                      ; myvga:myvga0|stage1:s1|counter524:u1|\G1:3:dffx                                                          ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402  ; myvga:myvga0|stage1:s1|counter524:u1|\G1:4:dffx                                                      ; myvga:myvga0|stage1:s1|counter524:u1|\G1:4:dffx                                                          ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402  ; myvga:myvga0|stage1:s1|counter524:u1|\G1:6:dffx                                                      ; myvga:myvga0|stage1:s1|counter524:u1|\G1:6:dffx                                                          ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402  ; myvga:myvga0|stage1:s1|counter524:u1|\G1:7:dffx                                                      ; myvga:myvga0|stage1:s1|counter524:u1|\G1:7:dffx                                                          ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402  ; myvga:myvga0|stage1:s1|counter524:u1|\G1:8:dffx                                                      ; myvga:myvga0|stage1:s1|counter524:u1|\G1:8:dffx                                                          ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402  ; myvga:myvga0|stage1:s1|counter524:u1|\G1:9:dffx                                                      ; myvga:myvga0|stage1:s1|counter524:u1|\G1:9:dffx                                                          ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402  ; myvga:myvga0|stage1:s1|counter524:u1|\G1:0:dffx                                                      ; myvga:myvga0|stage1:s1|counter524:u1|\G1:0:dffx                                                          ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.623  ; myvga:myvga0|stage1:s1|counter524:u1|counter800:u1|\G1:1:dffx                                        ; myvga:myvga0|stage1:s1|counter524:u1|counter800:u1|\G1:1:dffx                                            ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.099      ; 0.908      ;
; 0.642  ; myvga:myvga0|stage1:s1|counter524:u1|counter800:u1|\G1:2:dffx                                        ; myvga:myvga0|stage1:s1|counter524:u1|counter800:u1|\G1:2:dffx                                            ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.910      ;
; 0.651  ; myvga:myvga0|stage1:s1|counter524:u1|counter800:u1|\G1:0:dffx                                        ; myvga:myvga0|stage1:s1|counter524:u1|counter800:u1|\G1:0:dffx                                            ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.099      ; 0.936      ;
; 0.936  ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx                                                      ; myvga:myvga0|stage1:s1|counter524:u1|\G1:7:dffx                                                          ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.278      ; 1.732      ;
; 0.955  ; myvga:myvga0|stage1:s1|counter524:u1|counter800:u1|\G1:0:dffx                                        ; myvga:myvga0|stage1:s1|counter524:u1|counter800:u1|\G1:1:dffx                                            ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.099      ; 1.240      ;
; 0.963  ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx                                                      ; myvga:myvga0|stage1:s1|counter524:u1|\G1:7:dffx                                                          ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.278      ; 1.759      ;
; 1.037  ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx                                                      ; myvga:myvga0|stage1:s1|counter524:u1|\G1:3:dffx                                                          ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.278      ; 1.833      ;
; 1.059  ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx                                                      ; myvga:myvga0|stage1:s1|counter524:u1|\G1:9:dffx                                                          ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.278      ; 1.855      ;
; 1.083  ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx                                                      ; myvga:myvga0|stage1:s1|counter524:u1|\G1:3:dffx                                                          ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.278      ; 1.879      ;
; 1.087  ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx                                                      ; myvga:myvga0|stage1:s1|counter524:u1|\G1:9:dffx                                                          ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.278      ; 1.883      ;
; 1.104  ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx                                                      ; myvga:myvga0|stage1:s1|counter524:u1|\G1:8:dffx                                                          ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.278      ; 1.900      ;
; 1.216  ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx                                                      ; myvga:myvga0|stage1:s1|counter524:u1|\G1:8:dffx                                                          ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.278      ; 2.012      ;
; 1.230  ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx                                                      ; myvga:myvga0|stage1:s1|counter524:u1|\G1:6:dffx                                                          ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.279      ; 2.027      ;
; 1.251  ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx                                                      ; myvga:myvga0|stage1:s1|counter524:u1|\G1:1:dffx                                                          ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.279      ; 2.048      ;
; 1.252  ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx                                                      ; myvga:myvga0|stage1:s1|counter524:u1|\G1:4:dffx                                                          ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.279      ; 2.049      ;
; 1.252  ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx                                                      ; myvga:myvga0|stage1:s1|counter524:u1|\G1:0:dffx                                                          ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.279      ; 2.049      ;
; 1.253  ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx                                                      ; myvga:myvga0|stage1:s1|counter524:u1|\G1:2:dffx                                                          ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.279      ; 2.050      ;
; 1.319  ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx                                                      ; myvga:myvga0|stage1:s1|counter524:u1|\G1:1:dffx                                                          ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.279      ; 2.116      ;
; 1.319  ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx                                                      ; myvga:myvga0|stage1:s1|counter524:u1|\G1:6:dffx                                                          ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.279      ; 2.116      ;
; 1.319  ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx                                                      ; myvga:myvga0|stage1:s1|counter524:u1|\G1:0:dffx                                                          ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.279      ; 2.116      ;
; 1.320  ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx                                                      ; myvga:myvga0|stage1:s1|counter524:u1|\G1:2:dffx                                                          ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.279      ; 2.117      ;
; 1.320  ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx                                                      ; myvga:myvga0|stage1:s1|counter524:u1|\G1:4:dffx                                                          ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.279      ; 2.117      ;
; 1.391  ; myvga:myvga0|vmem:s2|altsyncram:altsyncram_component|altsyncram_g691:auto_generated|address_reg_a[0] ; myvga:myvga0|vmem:s2|altsyncram:altsyncram_component|altsyncram_g691:auto_generated|out_address_reg_a[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.332     ; 1.245      ;
; 1.402  ; myvga:myvga0|stage1:s1|counter524:u1|counter800:u1|\G1:1:dffx                                        ; myvga:myvga0|stage1:s1|counter524:u1|counter800:u1|\G1:2:dffx                                            ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.362     ; 1.226      ;
; 1.421  ; myvga:myvga0|stage1:s1|counter524:u1|counter800:u1|\G1:0:dffx                                        ; myvga:myvga0|stage1:s1|counter524:u1|counter800:u1|\G1:2:dffx                                            ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.362     ; 1.245      ;
; 1.440  ; myvga:myvga0|vmem:s2|altsyncram:altsyncram_component|altsyncram_g691:auto_generated|address_reg_a[2] ; myvga:myvga0|vmem:s2|altsyncram:altsyncram_component|altsyncram_g691:auto_generated|out_address_reg_a[2] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.335     ; 1.291      ;
; 1.445  ; myvga:myvga0|vmem:s2|altsyncram:altsyncram_component|altsyncram_g691:auto_generated|address_reg_a[1] ; myvga:myvga0|vmem:s2|altsyncram:altsyncram_component|altsyncram_g691:auto_generated|out_address_reg_a[1] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.332     ; 1.299      ;
; 1.466  ; myvga:myvga0|stage1:s1|counter524:u1|\G1:7:dffx                                                      ; myvga:myvga0|stage1:s1|counter524:u1|\G1:9:dffx                                                          ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.733      ;
; 1.491  ; myvga:myvga0|stage1:s1|counter524:u1|counter800:u1|\G1:2:dffx                                        ; myvga:myvga0|stage1:s1|counter524:u1|counter800:u1|\G1:3:dffx                                            ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.759      ;
; 1.503  ; myvga:myvga0|stage1:s1|counter524:u1|counter800:u1|\G1:6:dffx                                        ; myvga:myvga0|stage1:s1|counter524:u1|counter800:u1|\G1:6:dffx                                            ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.771      ;
; 1.507  ; myvga:myvga0|stage1:s1|counter524:u1|counter800:u1|\G1:4:dffx                                        ; myvga:myvga0|stage1:s1|counter524:u1|counter800:u1|\G1:9:dffx                                            ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.775      ;
; 1.511  ; myvga:myvga0|stage1:s1|counter524:u1|\G1:7:dffx                                                      ; myvga:myvga0|stage1:s1|counter524:u1|\G1:8:dffx                                                          ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.778      ;
; 1.536  ; myvga:myvga0|stage1:s1|counter524:u1|\G1:6:dffx                                                      ; myvga:myvga0|stage1:s1|counter524:u1|\G1:7:dffx                                                          ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.802      ;
; 1.566  ; myvga:myvga0|stage1:s1|counter524:u1|counter800:u1|\G1:9:dffx                                        ; myvga:myvga0|stage1:s1|counter524:u1|counter800:u1|\G1:9:dffx                                            ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.833      ;
; 1.601  ; myvga:myvga0|stage1:s1|counter524:u1|counter800:u1|\G1:4:dffx                                        ; myvga:myvga0|stage1:s1|counter524:u1|counter800:u1|\G1:5:dffx                                            ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 1.863      ;
; 1.618  ; myvga:myvga0|stage1:s1|counter524:u1|counter800:u1|\G1:8:dffx                                        ; myvga:myvga0|stage1:s1|counter524:u1|counter800:u1|\G1:8:dffx                                            ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.885      ;
; 1.653  ; myvga:myvga0|stage1:s1|counter524:u1|counter800:u1|\G1:2:dffx                                        ; myvga:myvga0|stage1:s1|counter524:u1|counter800:u1|\G1:4:dffx                                            ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.921      ;
; 1.659  ; myvga:myvga0|stage1:s1|counter524:u1|\G1:6:dffx                                                      ; myvga:myvga0|stage1:s1|counter524:u1|\G1:9:dffx                                                          ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.925      ;
; 1.680  ; myvga:myvga0|stage1:s1|counter524:u1|counter800:u1|\G1:6:dffx                                        ; myvga:myvga0|stage1:s1|counter524:u1|counter800:u1|\G1:8:dffx                                            ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.948      ;
; 1.704  ; myvga:myvga0|stage1:s1|counter524:u1|\G1:6:dffx                                                      ; myvga:myvga0|stage1:s1|counter524:u1|\G1:8:dffx                                                          ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.970      ;
; 1.707  ; myvga:myvga0|stage1:s1|counter524:u1|counter800:u1|\G1:6:dffx                                        ; myvga:myvga0|stage1:s1|counter524:u1|counter800:u1|\G1:9:dffx                                            ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.975      ;
; 1.717  ; myvga:myvga0|stage1:s1|counter524:u1|counter800:u1|\G1:4:dffx                                        ; myvga:myvga0|stage1:s1|counter524:u1|\G1:3:dffx                                                          ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 1.986      ;
; 1.720  ; myvga:myvga0|stage1:s1|counter524:u1|counter800:u1|\G1:4:dffx                                        ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx                                                          ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 1.989      ;
; 1.720  ; myvga:myvga0|stage1:s1|counter524:u1|counter800:u1|\G1:7:dffx                                        ; myvga:myvga0|stage1:s1|counter524:u1|counter800:u1|\G1:8:dffx                                            ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.987      ;
; 1.729  ; myvga:myvga0|stage1:s1|counter524:u1|\G1:3:dffx                                                      ; myvga:myvga0|stage1:s1|counter524:u1|\G1:7:dffx                                                          ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.996      ;
; 1.732  ; myvga:myvga0|stage1:s1|counter524:u1|counter800:u1|\G1:3:dffx                                        ; myvga:myvga0|stage1:s1|counter524:u1|counter800:u1|\G1:9:dffx                                            ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 2.000      ;
; 1.749  ; myvga:myvga0|stage1:s1|counter524:u1|counter800:u1|\G1:4:dffx                                        ; myvga:myvga0|stage1:s1|counter524:u1|counter800:u1|\G1:8:dffx                                            ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 2.017      ;
; 1.751  ; myvga:myvga0|stage1:s1|counter524:u1|counter800:u1|\G1:2:dffx                                        ; myvga:myvga0|stage1:s1|counter524:u1|counter800:u1|\G1:8:dffx                                            ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 2.019      ;
; 1.768  ; myvga:myvga0|stage1:s1|counter524:u1|counter800:u1|\G1:0:dffx                                        ; myvga:myvga0|stage1:s1|counter524:u1|counter800:u1|\G1:9:dffx                                            ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.362     ; 1.592      ;
; 1.776  ; myvga:myvga0|stage1:s1|counter524:u1|counter800:u1|\G1:4:dffx                                        ; myvga:myvga0|stage1:s1|counter524:u1|\G1:7:dffx                                                          ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 2.045      ;
; 1.776  ; myvga:myvga0|stage1:s1|counter524:u1|counter800:u1|\G1:4:dffx                                        ; myvga:myvga0|stage1:s1|counter524:u1|\G1:8:dffx                                                          ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 2.045      ;
; 1.780  ; myvga:myvga0|stage1:s1|counter524:u1|counter800:u1|\G1:4:dffx                                        ; myvga:myvga0|stage1:s1|counter524:u1|\G1:9:dffx                                                          ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 2.049      ;
; 1.780  ; myvga:myvga0|stage1:s1|counter524:u1|counter800:u1|\G1:2:dffx                                        ; myvga:myvga0|stage1:s1|counter524:u1|counter800:u1|\G1:6:dffx                                            ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 2.048      ;
; 1.781  ; myvga:myvga0|stage1:s1|counter524:u1|counter800:u1|\G1:7:dffx                                        ; myvga:myvga0|stage1:s1|counter524:u1|counter800:u1|\G1:7:dffx                                            ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 2.048      ;
; 1.801  ; myvga:myvga0|stage1:s1|counter524:u1|counter800:u1|\G1:6:dffx                                        ; myvga:myvga0|stage1:s1|counter524:u1|counter800:u1|\G1:5:dffx                                            ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 2.063      ;
; 1.812  ; myvga:myvga0|stage1:s1|counter524:u1|counter800:u1|\G1:3:dffx                                        ; myvga:myvga0|stage1:s1|counter524:u1|counter800:u1|\G1:5:dffx                                            ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 2.074      ;
; 1.825  ; myvga:myvga0|stage1:s1|counter524:u1|\G1:8:dffx                                                      ; myvga:myvga0|stage1:s1|counter524:u1|\G1:9:dffx                                                          ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 2.092      ;
; 1.848  ; myvga:myvga0|stage1:s1|counter524:u1|counter800:u1|\G1:0:dffx                                        ; myvga:myvga0|stage1:s1|counter524:u1|counter800:u1|\G1:5:dffx                                            ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.368     ; 1.666      ;
; 1.852  ; myvga:myvga0|stage1:s1|counter524:u1|\G1:3:dffx                                                      ; myvga:myvga0|stage1:s1|counter524:u1|\G1:9:dffx                                                          ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 2.119      ;
; 1.854  ; myvga:myvga0|stage1:s1|counter524:u1|counter800:u1|\G1:1:dffx                                        ; myvga:myvga0|stage1:s1|counter524:u1|counter800:u1|\G1:9:dffx                                            ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.362     ; 1.678      ;
; 1.860  ; myvga:myvga0|stage1:s1|counter524:u1|\G1:3:dffx                                                      ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx                                                          ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 2.127      ;
; 1.897  ; myvga:myvga0|stage1:s1|counter524:u1|\G1:3:dffx                                                      ; myvga:myvga0|stage1:s1|counter524:u1|\G1:8:dffx                                                          ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 2.164      ;
; 1.917  ; myvga:myvga0|stage1:s1|counter524:u1|counter800:u1|\G1:6:dffx                                        ; myvga:myvga0|stage1:s1|counter524:u1|\G1:3:dffx                                                          ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 2.186      ;
; 1.920  ; myvga:myvga0|stage1:s1|counter524:u1|counter800:u1|\G1:6:dffx                                        ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx                                                          ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 2.189      ;
; 1.934  ; myvga:myvga0|stage1:s1|counter524:u1|counter800:u1|\G1:1:dffx                                        ; myvga:myvga0|stage1:s1|counter524:u1|counter800:u1|\G1:5:dffx                                            ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.368     ; 1.752      ;
; 1.938  ; myvga:myvga0|stage1:s1|counter524:u1|counter800:u1|\G1:3:dffx                                        ; myvga:myvga0|stage1:s1|counter524:u1|\G1:3:dffx                                                          ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 2.207      ;
; 1.941  ; myvga:myvga0|stage1:s1|counter524:u1|counter800:u1|\G1:3:dffx                                        ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx                                                          ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 2.210      ;
; 1.971  ; myvga:myvga0|stage1:s1|counter524:u1|counter800:u1|\G1:7:dffx                                        ; myvga:myvga0|stage1:s1|counter524:u1|counter800:u1|\G1:9:dffx                                            ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 2.238      ;
; 1.974  ; myvga:myvga0|stage1:s1|counter524:u1|counter800:u1|\G1:0:dffx                                        ; myvga:myvga0|stage1:s1|counter524:u1|\G1:3:dffx                                                          ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.361     ; 1.799      ;
; 1.976  ; myvga:myvga0|stage1:s1|counter524:u1|counter800:u1|\G1:6:dffx                                        ; myvga:myvga0|stage1:s1|counter524:u1|\G1:7:dffx                                                          ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 2.245      ;
; 1.976  ; myvga:myvga0|stage1:s1|counter524:u1|counter800:u1|\G1:6:dffx                                        ; myvga:myvga0|stage1:s1|counter524:u1|\G1:8:dffx                                                          ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 2.245      ;
; 1.977  ; myvga:myvga0|stage1:s1|counter524:u1|counter800:u1|\G1:0:dffx                                        ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx                                                          ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.361     ; 1.802      ;
; 1.980  ; myvga:myvga0|stage1:s1|counter524:u1|counter800:u1|\G1:6:dffx                                        ; myvga:myvga0|stage1:s1|counter524:u1|\G1:9:dffx                                                          ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 2.249      ;
; 1.984  ; myvga:myvga0|stage1:s1|counter524:u1|counter800:u1|\G1:2:dffx                                        ; myvga:myvga0|stage1:s1|counter524:u1|counter800:u1|\G1:9:dffx                                            ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 2.252      ;
; 1.989  ; myvga:myvga0|stage1:s1|counter524:u1|counter800:u1|\G1:3:dffx                                        ; myvga:myvga0|stage1:s1|counter524:u1|counter800:u1|\G1:8:dffx                                            ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 2.257      ;
; 2.014  ; myvga:myvga0|stage1:s1|counter524:u1|counter800:u1|\G1:2:dffx                                        ; myvga:myvga0|stage1:s1|counter524:u1|counter800:u1|\G1:5:dffx                                            ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 2.276      ;
; 2.016  ; myvga:myvga0|stage1:s1|counter524:u1|counter800:u1|\G1:3:dffx                                        ; myvga:myvga0|stage1:s1|counter524:u1|\G1:7:dffx                                                          ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 2.285      ;
; 2.016  ; myvga:myvga0|stage1:s1|counter524:u1|counter800:u1|\G1:3:dffx                                        ; myvga:myvga0|stage1:s1|counter524:u1|\G1:8:dffx                                                          ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 2.285      ;
; 2.020  ; myvga:myvga0|stage1:s1|counter524:u1|counter800:u1|\G1:3:dffx                                        ; myvga:myvga0|stage1:s1|counter524:u1|\G1:9:dffx                                                          ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 2.289      ;
; 2.023  ; myvga:myvga0|stage1:s1|counter524:u1|\G1:3:dffx                                                      ; myvga:myvga0|stage1:s1|counter524:u1|\G1:6:dffx                                                          ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 2.291      ;
; 2.025  ; myvga:myvga0|stage1:s1|counter524:u1|counter800:u1|\G1:0:dffx                                        ; myvga:myvga0|stage1:s1|counter524:u1|counter800:u1|\G1:8:dffx                                            ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.362     ; 1.849      ;
; 2.027  ; myvga:myvga0|stage1:s1|counter524:u1|counter800:u1|\G1:6:dffx                                        ; myvga:myvga0|stage1:s1|counter524:u1|counter800:u1|\G1:7:dffx                                            ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 2.295      ;
; 2.036  ; myvga:myvga0|stage1:s1|counter524:u1|counter800:u1|\G1:5:dffx                                        ; myvga:myvga0|stage1:s1|counter524:u1|counter800:u1|\G1:5:dffx                                            ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 2.303      ;
; 2.045  ; myvga:myvga0|stage1:s1|counter524:u1|counter800:u1|\G1:1:dffx                                        ; myvga:myvga0|stage1:s1|counter524:u1|counter800:u1|\G1:3:dffx                                            ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.362     ; 1.869      ;
; 2.052  ; myvga:myvga0|stage1:s1|counter524:u1|counter800:u1|\G1:0:dffx                                        ; myvga:myvga0|stage1:s1|counter524:u1|\G1:7:dffx                                                          ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.361     ; 1.877      ;
; 2.052  ; myvga:myvga0|stage1:s1|counter524:u1|counter800:u1|\G1:0:dffx                                        ; myvga:myvga0|stage1:s1|counter524:u1|\G1:8:dffx                                                          ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.361     ; 1.877      ;
; 2.056  ; myvga:myvga0|stage1:s1|counter524:u1|counter800:u1|\G1:0:dffx                                        ; myvga:myvga0|stage1:s1|counter524:u1|\G1:9:dffx                                                          ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.361     ; 1.881      ;
; 2.060  ; myvga:myvga0|stage1:s1|counter524:u1|counter800:u1|\G1:1:dffx                                        ; myvga:myvga0|stage1:s1|counter524:u1|\G1:3:dffx                                                          ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.361     ; 1.885      ;
; 2.063  ; myvga:myvga0|stage1:s1|counter524:u1|counter800:u1|\G1:1:dffx                                        ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx                                                          ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.361     ; 1.888      ;
+--------+------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx'                                                                                ;
+-------+--------------+----------------+------------------+-------------------------------------------------+------------+---------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                           ; Clock Edge ; Target                                            ;
+-------+--------------+----------------+------------------+-------------------------------------------------+------------+---------------------------------------------------+
; 0.331 ; 0.331        ; 0.000          ; Low Pulse Width  ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; Rise       ; myvga:myvga0|stage1:s1|address_cal:u5|address[3]  ;
; 0.331 ; 0.331        ; 0.000          ; Low Pulse Width  ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; Rise       ; myvga:myvga0|stage1:s1|address_cal:u5|address[4]  ;
; 0.331 ; 0.331        ; 0.000          ; Low Pulse Width  ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; Rise       ; myvga:myvga0|stage1:s1|address_cal:u5|address[6]  ;
; 0.332 ; 0.332        ; 0.000          ; Low Pulse Width  ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; Rise       ; myvga:myvga0|stage1:s1|address_cal:u5|address[16] ;
; 0.332 ; 0.332        ; 0.000          ; Low Pulse Width  ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; Rise       ; myvga:myvga0|stage1:s1|address_cal:u5|address[17] ;
; 0.332 ; 0.332        ; 0.000          ; Low Pulse Width  ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; Rise       ; myvga:myvga0|stage1:s1|address_cal:u5|address[18] ;
; 0.334 ; 0.334        ; 0.000          ; Low Pulse Width  ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; Rise       ; myvga:myvga0|stage1:s1|address_cal:u5|address[10] ;
; 0.334 ; 0.334        ; 0.000          ; Low Pulse Width  ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; Rise       ; myvga:myvga0|stage1:s1|address_cal:u5|address[12] ;
; 0.334 ; 0.334        ; 0.000          ; Low Pulse Width  ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; Rise       ; myvga:myvga0|stage1:s1|address_cal:u5|address[13] ;
; 0.334 ; 0.334        ; 0.000          ; Low Pulse Width  ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; Rise       ; myvga:myvga0|stage1:s1|address_cal:u5|address[5]  ;
; 0.334 ; 0.334        ; 0.000          ; Low Pulse Width  ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; Rise       ; myvga:myvga0|stage1:s1|address_cal:u5|address[7]  ;
; 0.334 ; 0.334        ; 0.000          ; Low Pulse Width  ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; Rise       ; myvga:myvga0|stage1:s1|address_cal:u5|address[8]  ;
; 0.335 ; 0.335        ; 0.000          ; Low Pulse Width  ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; Rise       ; myvga0|s1|u5|address~1clkctrl|inclk[0]            ;
; 0.335 ; 0.335        ; 0.000          ; Low Pulse Width  ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; Rise       ; myvga0|s1|u5|address~1clkctrl|outclk              ;
; 0.336 ; 0.336        ; 0.000          ; Low Pulse Width  ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; Rise       ; myvga0|s1|u5|address[14]|datac                    ;
; 0.336 ; 0.336        ; 0.000          ; Low Pulse Width  ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; Rise       ; myvga0|s1|u5|address[15]|datac                    ;
; 0.337 ; 0.337        ; 0.000          ; Low Pulse Width  ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; Rise       ; myvga0|s1|u5|address[11]|datac                    ;
; 0.337 ; 0.337        ; 0.000          ; Low Pulse Width  ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; Rise       ; myvga0|s1|u5|address[9]|datac                     ;
; 0.342 ; 0.342        ; 0.000          ; Low Pulse Width  ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; Rise       ; myvga0|s1|u5|address[3]|datad                     ;
; 0.342 ; 0.342        ; 0.000          ; Low Pulse Width  ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; Rise       ; myvga0|s1|u5|address[4]|datad                     ;
; 0.342 ; 0.342        ; 0.000          ; Low Pulse Width  ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; Rise       ; myvga0|s1|u5|address[6]|datad                     ;
; 0.343 ; 0.343        ; 0.000          ; Low Pulse Width  ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; Rise       ; myvga0|s1|u5|address[16]|datad                    ;
; 0.343 ; 0.343        ; 0.000          ; Low Pulse Width  ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; Rise       ; myvga0|s1|u5|address[17]|datad                    ;
; 0.343 ; 0.343        ; 0.000          ; Low Pulse Width  ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; Rise       ; myvga0|s1|u5|address[18]|datad                    ;
; 0.343 ; 0.343        ; 0.000          ; Low Pulse Width  ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; Rise       ; myvga:myvga0|stage1:s1|address_cal:u5|address[9]  ;
; 0.345 ; 0.345        ; 0.000          ; Low Pulse Width  ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; Rise       ; myvga0|s1|u5|address[10]|datad                    ;
; 0.345 ; 0.345        ; 0.000          ; Low Pulse Width  ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; Rise       ; myvga0|s1|u5|address[12]|datad                    ;
; 0.345 ; 0.345        ; 0.000          ; Low Pulse Width  ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; Rise       ; myvga0|s1|u5|address[13]|datad                    ;
; 0.345 ; 0.345        ; 0.000          ; Low Pulse Width  ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; Rise       ; myvga0|s1|u5|address[5]|datad                     ;
; 0.345 ; 0.345        ; 0.000          ; Low Pulse Width  ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; Rise       ; myvga0|s1|u5|address[7]|datad                     ;
; 0.345 ; 0.345        ; 0.000          ; Low Pulse Width  ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; Rise       ; myvga0|s1|u5|address[8]|datad                     ;
; 0.346 ; 0.346        ; 0.000          ; Low Pulse Width  ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; Rise       ; myvga:myvga0|stage1:s1|address_cal:u5|address[14] ;
; 0.346 ; 0.346        ; 0.000          ; Low Pulse Width  ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; Rise       ; myvga:myvga0|stage1:s1|address_cal:u5|address[15] ;
; 0.347 ; 0.347        ; 0.000          ; Low Pulse Width  ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; Rise       ; myvga:myvga0|stage1:s1|address_cal:u5|address[11] ;
; 0.385 ; 0.385        ; 0.000          ; Low Pulse Width  ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; Rise       ; myvga0|s1|u5|address~1|datad                      ;
; 0.393 ; 0.393        ; 0.000          ; Low Pulse Width  ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; Rise       ; myvga0|s3|red~3|combout                           ;
; 0.407 ; 0.407        ; 0.000          ; Low Pulse Width  ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; Rise       ; myvga0|s3|red~3|dataa                             ;
; 0.415 ; 0.415        ; 0.000          ; Low Pulse Width  ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; Rise       ; myvga0|s1|u5|address~1|combout                    ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; Rise       ; myvga0|s1|u1|\G1:5:dffx|q                         ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; Rise       ; myvga0|s1|u1|\G1:5:dffx|q                         ;
; 0.582 ; 0.582        ; 0.000          ; High Pulse Width ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; Rise       ; myvga0|s1|u5|address~1|combout                    ;
; 0.590 ; 0.590        ; 0.000          ; High Pulse Width ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; Rise       ; myvga0|s3|red~3|dataa                             ;
; 0.603 ; 0.603        ; 0.000          ; High Pulse Width ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; Rise       ; myvga0|s3|red~3|combout                           ;
; 0.611 ; 0.611        ; 0.000          ; High Pulse Width ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; Rise       ; myvga0|s1|u5|address~1|datad                      ;
; 0.647 ; 0.647        ; 0.000          ; High Pulse Width ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; Rise       ; myvga:myvga0|stage1:s1|address_cal:u5|address[11] ;
; 0.647 ; 0.647        ; 0.000          ; High Pulse Width ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; Rise       ; myvga:myvga0|stage1:s1|address_cal:u5|address[14] ;
; 0.647 ; 0.647        ; 0.000          ; High Pulse Width ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; Rise       ; myvga:myvga0|stage1:s1|address_cal:u5|address[15] ;
; 0.649 ; 0.649        ; 0.000          ; High Pulse Width ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; Rise       ; myvga0|s1|u5|address[10]|datad                    ;
; 0.649 ; 0.649        ; 0.000          ; High Pulse Width ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; Rise       ; myvga0|s1|u5|address[12]|datad                    ;
; 0.649 ; 0.649        ; 0.000          ; High Pulse Width ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; Rise       ; myvga0|s1|u5|address[13]|datad                    ;
; 0.649 ; 0.649        ; 0.000          ; High Pulse Width ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; Rise       ; myvga0|s1|u5|address[5]|datad                     ;
; 0.650 ; 0.650        ; 0.000          ; High Pulse Width ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; Rise       ; myvga0|s1|u5|address[7]|datad                     ;
; 0.650 ; 0.650        ; 0.000          ; High Pulse Width ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; Rise       ; myvga0|s1|u5|address[8]|datad                     ;
; 0.651 ; 0.651        ; 0.000          ; High Pulse Width ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; Rise       ; myvga0|s1|u5|address[16]|datad                    ;
; 0.651 ; 0.651        ; 0.000          ; High Pulse Width ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; Rise       ; myvga0|s1|u5|address[17]|datad                    ;
; 0.651 ; 0.651        ; 0.000          ; High Pulse Width ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; Rise       ; myvga0|s1|u5|address[18]|datad                    ;
; 0.651 ; 0.651        ; 0.000          ; High Pulse Width ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; Rise       ; myvga:myvga0|stage1:s1|address_cal:u5|address[9]  ;
; 0.652 ; 0.652        ; 0.000          ; High Pulse Width ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; Rise       ; myvga0|s1|u5|address[3]|datad                     ;
; 0.653 ; 0.653        ; 0.000          ; High Pulse Width ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; Rise       ; myvga0|s1|u5|address[4]|datad                     ;
; 0.653 ; 0.653        ; 0.000          ; High Pulse Width ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; Rise       ; myvga0|s1|u5|address[6]|datad                     ;
; 0.657 ; 0.657        ; 0.000          ; High Pulse Width ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; Rise       ; myvga0|s1|u5|address[11]|datac                    ;
; 0.657 ; 0.657        ; 0.000          ; High Pulse Width ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; Rise       ; myvga0|s1|u5|address[14]|datac                    ;
; 0.657 ; 0.657        ; 0.000          ; High Pulse Width ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; Rise       ; myvga0|s1|u5|address[15]|datac                    ;
; 0.657 ; 0.657        ; 0.000          ; High Pulse Width ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; Rise       ; myvga0|s1|u5|address[9]|datac                     ;
; 0.659 ; 0.659        ; 0.000          ; High Pulse Width ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; Rise       ; myvga0|s1|u5|address~1clkctrl|inclk[0]            ;
; 0.659 ; 0.659        ; 0.000          ; High Pulse Width ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; Rise       ; myvga0|s1|u5|address~1clkctrl|outclk              ;
; 0.660 ; 0.660        ; 0.000          ; High Pulse Width ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; Rise       ; myvga:myvga0|stage1:s1|address_cal:u5|address[10] ;
; 0.660 ; 0.660        ; 0.000          ; High Pulse Width ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; Rise       ; myvga:myvga0|stage1:s1|address_cal:u5|address[12] ;
; 0.660 ; 0.660        ; 0.000          ; High Pulse Width ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; Rise       ; myvga:myvga0|stage1:s1|address_cal:u5|address[13] ;
; 0.660 ; 0.660        ; 0.000          ; High Pulse Width ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; Rise       ; myvga:myvga0|stage1:s1|address_cal:u5|address[5]  ;
; 0.661 ; 0.661        ; 0.000          ; High Pulse Width ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; Rise       ; myvga:myvga0|stage1:s1|address_cal:u5|address[7]  ;
; 0.661 ; 0.661        ; 0.000          ; High Pulse Width ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; Rise       ; myvga:myvga0|stage1:s1|address_cal:u5|address[8]  ;
; 0.662 ; 0.662        ; 0.000          ; High Pulse Width ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; Rise       ; myvga:myvga0|stage1:s1|address_cal:u5|address[16] ;
; 0.662 ; 0.662        ; 0.000          ; High Pulse Width ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; Rise       ; myvga:myvga0|stage1:s1|address_cal:u5|address[17] ;
; 0.662 ; 0.662        ; 0.000          ; High Pulse Width ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; Rise       ; myvga:myvga0|stage1:s1|address_cal:u5|address[18] ;
; 0.663 ; 0.663        ; 0.000          ; High Pulse Width ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; Rise       ; myvga:myvga0|stage1:s1|address_cal:u5|address[3]  ;
; 0.664 ; 0.664        ; 0.000          ; High Pulse Width ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; Rise       ; myvga:myvga0|stage1:s1|address_cal:u5|address[4]  ;
; 0.664 ; 0.664        ; 0.000          ; High Pulse Width ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; Rise       ; myvga:myvga0|stage1:s1|address_cal:u5|address[6]  ;
+-------+--------------+----------------+------------------+-------------------------------------------------+------------+---------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'CLOCK_50'                                                                                          ;
+--------+--------------+----------------+------------------+----------+------------+------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                                                     ;
+--------+--------------+----------------+------------------+----------+------------+------------------------------------------------------------+
; 9.819  ; 9.819        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50~input|o                                           ;
; 9.820  ; 9.820        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0]           ;
; 9.820  ; 9.820        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[1]           ;
; 9.820  ; 9.820        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; pll0|altpll_component|auto_generated|pll1|observablevcoout ;
; 9.837  ; 9.837        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; pll0|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50~input|i                                           ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50~input|i                                           ;
; 10.162 ; 10.162       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; pll0|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.178 ; 10.178       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0]           ;
; 10.178 ; 10.178       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[1]           ;
; 10.178 ; 10.178       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; pll0|altpll_component|auto_generated|pll1|observablevcoout ;
; 10.181 ; 10.181       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50~input|o                                           ;
; 16.000 ; 20.000       ; 4.000          ; Port Rate        ; CLOCK_50 ; Rise       ; CLOCK_50                                                   ;
+--------+--------------+----------------+------------------+----------+------------+------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'pll0|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                    ;
+--------+--------------+----------------+------------------+--------------------------------------------------+------------+----------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                            ; Clock Edge ; Target                                                                                                               ;
+--------+--------------+----------------+------------------+--------------------------------------------------+------------+----------------------------------------------------------------------------------------------------------------------+
; 19.570 ; 19.790       ; 0.220          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; myvga:myvga0|vmem:s2|altsyncram:altsyncram_component|altsyncram_g691:auto_generated|address_reg_a[0]                 ;
; 19.570 ; 19.790       ; 0.220          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; myvga:myvga0|vmem:s2|altsyncram:altsyncram_component|altsyncram_g691:auto_generated|address_reg_a[1]                 ;
; 19.570 ; 19.790       ; 0.220          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; myvga:myvga0|vmem:s2|altsyncram:altsyncram_component|altsyncram_g691:auto_generated|address_reg_a[2]                 ;
; 19.572 ; 19.792       ; 0.220          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; myvga:myvga0|vmem:s2|altsyncram:altsyncram_component|altsyncram_g691:auto_generated|out_address_reg_a[0]             ;
; 19.572 ; 19.792       ; 0.220          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; myvga:myvga0|vmem:s2|altsyncram:altsyncram_component|altsyncram_g691:auto_generated|out_address_reg_a[1]             ;
; 19.572 ; 19.792       ; 0.220          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; myvga:myvga0|vmem:s2|altsyncram:altsyncram_component|altsyncram_g691:auto_generated|out_address_reg_a[2]             ;
; 19.573 ; 19.793       ; 0.220          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; myvga:myvga0|stage1:s1|counter524:u1|counter800:u1|\G1:0:dffx                                                        ;
; 19.573 ; 19.793       ; 0.220          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; myvga:myvga0|stage1:s1|counter524:u1|counter800:u1|\G1:1:dffx                                                        ;
; 19.574 ; 19.794       ; 0.220          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; myvga:myvga0|stage1:s1|counter524:u1|\G1:0:dffx                                                                      ;
; 19.574 ; 19.794       ; 0.220          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; myvga:myvga0|stage1:s1|counter524:u1|\G1:1:dffx                                                                      ;
; 19.574 ; 19.794       ; 0.220          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; myvga:myvga0|stage1:s1|counter524:u1|\G1:2:dffx                                                                      ;
; 19.574 ; 19.794       ; 0.220          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; myvga:myvga0|stage1:s1|counter524:u1|\G1:3:dffx                                                                      ;
; 19.574 ; 19.794       ; 0.220          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; myvga:myvga0|stage1:s1|counter524:u1|\G1:4:dffx                                                                      ;
; 19.574 ; 19.794       ; 0.220          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx                                                                      ;
; 19.574 ; 19.794       ; 0.220          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; myvga:myvga0|stage1:s1|counter524:u1|\G1:6:dffx                                                                      ;
; 19.574 ; 19.794       ; 0.220          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; myvga:myvga0|stage1:s1|counter524:u1|\G1:7:dffx                                                                      ;
; 19.574 ; 19.794       ; 0.220          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; myvga:myvga0|stage1:s1|counter524:u1|\G1:8:dffx                                                                      ;
; 19.574 ; 19.794       ; 0.220          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; myvga:myvga0|stage1:s1|counter524:u1|\G1:9:dffx                                                                      ;
; 19.574 ; 19.794       ; 0.220          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; myvga:myvga0|stage1:s1|counter524:u1|counter800:u1|\G1:2:dffx                                                        ;
; 19.574 ; 19.794       ; 0.220          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; myvga:myvga0|stage1:s1|counter524:u1|counter800:u1|\G1:3:dffx                                                        ;
; 19.574 ; 19.794       ; 0.220          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; myvga:myvga0|stage1:s1|counter524:u1|counter800:u1|\G1:4:dffx                                                        ;
; 19.574 ; 19.794       ; 0.220          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; myvga:myvga0|stage1:s1|counter524:u1|counter800:u1|\G1:5:dffx                                                        ;
; 19.574 ; 19.794       ; 0.220          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; myvga:myvga0|stage1:s1|counter524:u1|counter800:u1|\G1:6:dffx                                                        ;
; 19.574 ; 19.794       ; 0.220          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; myvga:myvga0|stage1:s1|counter524:u1|counter800:u1|\G1:7:dffx                                                        ;
; 19.574 ; 19.794       ; 0.220          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; myvga:myvga0|stage1:s1|counter524:u1|counter800:u1|\G1:8:dffx                                                        ;
; 19.574 ; 19.794       ; 0.220          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; myvga:myvga0|stage1:s1|counter524:u1|counter800:u1|\G1:9:dffx                                                        ;
; 19.614 ; 19.849       ; 0.235          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; myvga:myvga0|vmem:s2|altsyncram:altsyncram_component|altsyncram_g691:auto_generated|ram_block1a1                     ;
; 19.614 ; 19.849       ; 0.235          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; myvga:myvga0|vmem:s2|altsyncram:altsyncram_component|altsyncram_g691:auto_generated|ram_block1a29                    ;
; 19.615 ; 19.850       ; 0.235          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; myvga:myvga0|vmem:s2|altsyncram:altsyncram_component|altsyncram_g691:auto_generated|ram_block1a13                    ;
; 19.615 ; 19.850       ; 0.235          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; myvga:myvga0|vmem:s2|altsyncram:altsyncram_component|altsyncram_g691:auto_generated|ram_block1a19                    ;
; 19.615 ; 19.850       ; 0.235          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; myvga:myvga0|vmem:s2|altsyncram:altsyncram_component|altsyncram_g691:auto_generated|ram_block1a32                    ;
; 19.615 ; 19.850       ; 0.235          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; myvga:myvga0|vmem:s2|altsyncram:altsyncram_component|altsyncram_g691:auto_generated|ram_block1a35                    ;
; 19.615 ; 19.850       ; 0.235          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; myvga:myvga0|vmem:s2|altsyncram:altsyncram_component|altsyncram_g691:auto_generated|ram_block1a36                    ;
; 19.615 ; 19.850       ; 0.235          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; myvga:myvga0|vmem:s2|altsyncram:altsyncram_component|altsyncram_g691:auto_generated|ram_block1a37                    ;
; 19.615 ; 19.850       ; 0.235          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; myvga:myvga0|vmem:s2|altsyncram:altsyncram_component|altsyncram_g691:auto_generated|ram_block1a40                    ;
; 19.615 ; 19.850       ; 0.235          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; myvga:myvga0|vmem:s2|altsyncram:altsyncram_component|altsyncram_g691:auto_generated|ram_block1a42                    ;
; 19.615 ; 19.850       ; 0.235          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; myvga:myvga0|vmem:s2|altsyncram:altsyncram_component|altsyncram_g691:auto_generated|ram_block1a5                     ;
; 19.615 ; 19.850       ; 0.235          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; myvga:myvga0|vmem:s2|altsyncram:altsyncram_component|altsyncram_g691:auto_generated|ram_block1a8                     ;
; 19.616 ; 19.851       ; 0.235          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; myvga:myvga0|vmem:s2|altsyncram:altsyncram_component|altsyncram_g691:auto_generated|ram_block1a12                    ;
; 19.616 ; 19.851       ; 0.235          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; myvga:myvga0|vmem:s2|altsyncram:altsyncram_component|altsyncram_g691:auto_generated|ram_block1a14                    ;
; 19.616 ; 19.851       ; 0.235          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; myvga:myvga0|vmem:s2|altsyncram:altsyncram_component|altsyncram_g691:auto_generated|ram_block1a16                    ;
; 19.616 ; 19.851       ; 0.235          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; myvga:myvga0|vmem:s2|altsyncram:altsyncram_component|altsyncram_g691:auto_generated|ram_block1a17                    ;
; 19.616 ; 19.851       ; 0.235          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; myvga:myvga0|vmem:s2|altsyncram:altsyncram_component|altsyncram_g691:auto_generated|ram_block1a1~porta_address_reg0  ;
; 19.616 ; 19.851       ; 0.235          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; myvga:myvga0|vmem:s2|altsyncram:altsyncram_component|altsyncram_g691:auto_generated|ram_block1a2                     ;
; 19.616 ; 19.851       ; 0.235          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; myvga:myvga0|vmem:s2|altsyncram:altsyncram_component|altsyncram_g691:auto_generated|ram_block1a21                    ;
; 19.616 ; 19.851       ; 0.235          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; myvga:myvga0|vmem:s2|altsyncram:altsyncram_component|altsyncram_g691:auto_generated|ram_block1a22                    ;
; 19.616 ; 19.851       ; 0.235          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; myvga:myvga0|vmem:s2|altsyncram:altsyncram_component|altsyncram_g691:auto_generated|ram_block1a23                    ;
; 19.616 ; 19.851       ; 0.235          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; myvga:myvga0|vmem:s2|altsyncram:altsyncram_component|altsyncram_g691:auto_generated|ram_block1a24                    ;
; 19.616 ; 19.851       ; 0.235          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; myvga:myvga0|vmem:s2|altsyncram:altsyncram_component|altsyncram_g691:auto_generated|ram_block1a25                    ;
; 19.616 ; 19.851       ; 0.235          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; myvga:myvga0|vmem:s2|altsyncram:altsyncram_component|altsyncram_g691:auto_generated|ram_block1a27                    ;
; 19.616 ; 19.851       ; 0.235          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; myvga:myvga0|vmem:s2|altsyncram:altsyncram_component|altsyncram_g691:auto_generated|ram_block1a28                    ;
; 19.616 ; 19.851       ; 0.235          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; myvga:myvga0|vmem:s2|altsyncram:altsyncram_component|altsyncram_g691:auto_generated|ram_block1a29~porta_address_reg0 ;
; 19.616 ; 19.851       ; 0.235          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; myvga:myvga0|vmem:s2|altsyncram:altsyncram_component|altsyncram_g691:auto_generated|ram_block1a3                     ;
; 19.616 ; 19.851       ; 0.235          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; myvga:myvga0|vmem:s2|altsyncram:altsyncram_component|altsyncram_g691:auto_generated|ram_block1a33                    ;
; 19.616 ; 19.851       ; 0.235          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; myvga:myvga0|vmem:s2|altsyncram:altsyncram_component|altsyncram_g691:auto_generated|ram_block1a34                    ;
; 19.616 ; 19.851       ; 0.235          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; myvga:myvga0|vmem:s2|altsyncram:altsyncram_component|altsyncram_g691:auto_generated|ram_block1a38                    ;
; 19.616 ; 19.851       ; 0.235          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; myvga:myvga0|vmem:s2|altsyncram:altsyncram_component|altsyncram_g691:auto_generated|ram_block1a39                    ;
; 19.616 ; 19.851       ; 0.235          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; myvga:myvga0|vmem:s2|altsyncram:altsyncram_component|altsyncram_g691:auto_generated|ram_block1a6                     ;
; 19.616 ; 19.851       ; 0.235          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; myvga:myvga0|vmem:s2|altsyncram:altsyncram_component|altsyncram_g691:auto_generated|ram_block1a7                     ;
; 19.617 ; 19.852       ; 0.235          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; myvga:myvga0|vmem:s2|altsyncram:altsyncram_component|altsyncram_g691:auto_generated|ram_block1a13~porta_address_reg0 ;
; 19.617 ; 19.852       ; 0.235          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; myvga:myvga0|vmem:s2|altsyncram:altsyncram_component|altsyncram_g691:auto_generated|ram_block1a18                    ;
; 19.617 ; 19.852       ; 0.235          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; myvga:myvga0|vmem:s2|altsyncram:altsyncram_component|altsyncram_g691:auto_generated|ram_block1a19~porta_address_reg0 ;
; 19.617 ; 19.852       ; 0.235          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; myvga:myvga0|vmem:s2|altsyncram:altsyncram_component|altsyncram_g691:auto_generated|ram_block1a20                    ;
; 19.617 ; 19.852       ; 0.235          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; myvga:myvga0|vmem:s2|altsyncram:altsyncram_component|altsyncram_g691:auto_generated|ram_block1a32~porta_address_reg0 ;
; 19.617 ; 19.852       ; 0.235          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; myvga:myvga0|vmem:s2|altsyncram:altsyncram_component|altsyncram_g691:auto_generated|ram_block1a35~porta_address_reg0 ;
; 19.617 ; 19.852       ; 0.235          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; myvga:myvga0|vmem:s2|altsyncram:altsyncram_component|altsyncram_g691:auto_generated|ram_block1a36~porta_address_reg0 ;
; 19.617 ; 19.852       ; 0.235          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; myvga:myvga0|vmem:s2|altsyncram:altsyncram_component|altsyncram_g691:auto_generated|ram_block1a37~porta_address_reg0 ;
; 19.617 ; 19.852       ; 0.235          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; myvga:myvga0|vmem:s2|altsyncram:altsyncram_component|altsyncram_g691:auto_generated|ram_block1a40~porta_address_reg0 ;
; 19.617 ; 19.852       ; 0.235          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; myvga:myvga0|vmem:s2|altsyncram:altsyncram_component|altsyncram_g691:auto_generated|ram_block1a41                    ;
; 19.617 ; 19.852       ; 0.235          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; myvga:myvga0|vmem:s2|altsyncram:altsyncram_component|altsyncram_g691:auto_generated|ram_block1a42~porta_address_reg0 ;
; 19.617 ; 19.852       ; 0.235          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; myvga:myvga0|vmem:s2|altsyncram:altsyncram_component|altsyncram_g691:auto_generated|ram_block1a43                    ;
; 19.617 ; 19.852       ; 0.235          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; myvga:myvga0|vmem:s2|altsyncram:altsyncram_component|altsyncram_g691:auto_generated|ram_block1a44                    ;
; 19.617 ; 19.852       ; 0.235          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; myvga:myvga0|vmem:s2|altsyncram:altsyncram_component|altsyncram_g691:auto_generated|ram_block1a5~porta_address_reg0  ;
; 19.617 ; 19.852       ; 0.235          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; myvga:myvga0|vmem:s2|altsyncram:altsyncram_component|altsyncram_g691:auto_generated|ram_block1a8~porta_address_reg0  ;
; 19.617 ; 19.852       ; 0.235          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; myvga:myvga0|vmem:s2|altsyncram:altsyncram_component|altsyncram_g691:auto_generated|ram_block1a9                     ;
; 19.618 ; 19.853       ; 0.235          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; myvga:myvga0|vmem:s2|altsyncram:altsyncram_component|altsyncram_g691:auto_generated|ram_block1a0                     ;
; 19.618 ; 19.853       ; 0.235          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; myvga:myvga0|vmem:s2|altsyncram:altsyncram_component|altsyncram_g691:auto_generated|ram_block1a10~porta_address_reg0 ;
; 19.618 ; 19.853       ; 0.235          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; myvga:myvga0|vmem:s2|altsyncram:altsyncram_component|altsyncram_g691:auto_generated|ram_block1a12~porta_address_reg0 ;
; 19.618 ; 19.853       ; 0.235          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; myvga:myvga0|vmem:s2|altsyncram:altsyncram_component|altsyncram_g691:auto_generated|ram_block1a14~porta_address_reg0 ;
; 19.618 ; 19.853       ; 0.235          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; myvga:myvga0|vmem:s2|altsyncram:altsyncram_component|altsyncram_g691:auto_generated|ram_block1a15                    ;
; 19.618 ; 19.853       ; 0.235          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; myvga:myvga0|vmem:s2|altsyncram:altsyncram_component|altsyncram_g691:auto_generated|ram_block1a16~porta_address_reg0 ;
; 19.618 ; 19.853       ; 0.235          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; myvga:myvga0|vmem:s2|altsyncram:altsyncram_component|altsyncram_g691:auto_generated|ram_block1a17~porta_address_reg0 ;
; 19.618 ; 19.853       ; 0.235          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; myvga:myvga0|vmem:s2|altsyncram:altsyncram_component|altsyncram_g691:auto_generated|ram_block1a21~porta_address_reg0 ;
; 19.618 ; 19.853       ; 0.235          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; myvga:myvga0|vmem:s2|altsyncram:altsyncram_component|altsyncram_g691:auto_generated|ram_block1a22~porta_address_reg0 ;
; 19.618 ; 19.853       ; 0.235          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; myvga:myvga0|vmem:s2|altsyncram:altsyncram_component|altsyncram_g691:auto_generated|ram_block1a23~porta_address_reg0 ;
; 19.618 ; 19.853       ; 0.235          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; myvga:myvga0|vmem:s2|altsyncram:altsyncram_component|altsyncram_g691:auto_generated|ram_block1a24~porta_address_reg0 ;
; 19.618 ; 19.853       ; 0.235          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; myvga:myvga0|vmem:s2|altsyncram:altsyncram_component|altsyncram_g691:auto_generated|ram_block1a25~porta_address_reg0 ;
; 19.618 ; 19.853       ; 0.235          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; myvga:myvga0|vmem:s2|altsyncram:altsyncram_component|altsyncram_g691:auto_generated|ram_block1a26~porta_address_reg0 ;
; 19.618 ; 19.853       ; 0.235          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; myvga:myvga0|vmem:s2|altsyncram:altsyncram_component|altsyncram_g691:auto_generated|ram_block1a27~porta_address_reg0 ;
; 19.618 ; 19.853       ; 0.235          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; myvga:myvga0|vmem:s2|altsyncram:altsyncram_component|altsyncram_g691:auto_generated|ram_block1a28~porta_address_reg0 ;
; 19.618 ; 19.853       ; 0.235          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; myvga:myvga0|vmem:s2|altsyncram:altsyncram_component|altsyncram_g691:auto_generated|ram_block1a2~porta_address_reg0  ;
; 19.618 ; 19.853       ; 0.235          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; myvga:myvga0|vmem:s2|altsyncram:altsyncram_component|altsyncram_g691:auto_generated|ram_block1a30                    ;
; 19.618 ; 19.853       ; 0.235          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; myvga:myvga0|vmem:s2|altsyncram:altsyncram_component|altsyncram_g691:auto_generated|ram_block1a31                    ;
; 19.618 ; 19.853       ; 0.235          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; myvga:myvga0|vmem:s2|altsyncram:altsyncram_component|altsyncram_g691:auto_generated|ram_block1a31~porta_address_reg0 ;
; 19.618 ; 19.853       ; 0.235          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; myvga:myvga0|vmem:s2|altsyncram:altsyncram_component|altsyncram_g691:auto_generated|ram_block1a33~porta_address_reg0 ;
; 19.618 ; 19.853       ; 0.235          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; myvga:myvga0|vmem:s2|altsyncram:altsyncram_component|altsyncram_g691:auto_generated|ram_block1a34~porta_address_reg0 ;
; 19.618 ; 19.853       ; 0.235          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; myvga:myvga0|vmem:s2|altsyncram:altsyncram_component|altsyncram_g691:auto_generated|ram_block1a38~porta_address_reg0 ;
; 19.618 ; 19.853       ; 0.235          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; myvga:myvga0|vmem:s2|altsyncram:altsyncram_component|altsyncram_g691:auto_generated|ram_block1a39~porta_address_reg0 ;
; 19.618 ; 19.853       ; 0.235          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; myvga:myvga0|vmem:s2|altsyncram:altsyncram_component|altsyncram_g691:auto_generated|ram_block1a3~porta_address_reg0  ;
; 19.618 ; 19.853       ; 0.235          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; myvga:myvga0|vmem:s2|altsyncram:altsyncram_component|altsyncram_g691:auto_generated|ram_block1a4                     ;
+--------+--------------+----------------+------------------+--------------------------------------------------+------------+----------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                                         ;
+-----------+-------------------------------------------------+--------+--------+------------+--------------------------------------------------+
; Data Port ; Clock Port                                      ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                  ;
+-----------+-------------------------------------------------+--------+--------+------------+--------------------------------------------------+
; VGA_B[*]  ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; 10.983 ; 10.427 ; Rise       ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx  ;
;  VGA_B[5] ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; 8.896  ; 8.476  ; Rise       ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx  ;
;  VGA_B[6] ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; 10.983 ; 10.427 ; Rise       ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx  ;
;  VGA_B[7] ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; 8.982  ; 8.509  ; Rise       ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx  ;
; VGA_G[*]  ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; 11.836 ; 11.230 ; Rise       ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx  ;
;  VGA_G[5] ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; 11.836 ; 11.230 ; Rise       ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx  ;
;  VGA_G[6] ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; 9.412  ; 8.938  ; Rise       ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx  ;
;  VGA_G[7] ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; 9.144  ; 8.750  ; Rise       ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx  ;
; VGA_R[*]  ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; 9.408  ; 9.018  ; Rise       ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx  ;
;  VGA_R[5] ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; 8.665  ; 8.205  ; Rise       ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx  ;
;  VGA_R[6] ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; 9.408  ; 9.018  ; Rise       ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx  ;
;  VGA_R[7] ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; 8.722  ; 8.302  ; Rise       ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx  ;
; VGA_VS    ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ;        ; 7.463  ; Rise       ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx  ;
; VGA_B[*]  ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; 10.646 ; 10.928 ; Fall       ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx  ;
;  VGA_B[5] ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; 8.559  ; 8.977  ; Fall       ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx  ;
;  VGA_B[6] ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; 10.646 ; 10.928 ; Fall       ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx  ;
;  VGA_B[7] ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; 8.645  ; 9.010  ; Fall       ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx  ;
; VGA_G[*]  ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; 11.499 ; 11.731 ; Fall       ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx  ;
;  VGA_G[5] ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; 11.499 ; 11.731 ; Fall       ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx  ;
;  VGA_G[6] ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; 9.075  ; 9.439  ; Fall       ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx  ;
;  VGA_G[7] ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; 8.807  ; 9.251  ; Fall       ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx  ;
; VGA_R[*]  ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; 9.071  ; 9.519  ; Fall       ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx  ;
;  VGA_R[5] ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; 8.328  ; 8.706  ; Fall       ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx  ;
;  VGA_R[6] ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; 9.071  ; 9.519  ; Fall       ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx  ;
;  VGA_R[7] ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; 8.385  ; 8.803  ; Fall       ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx  ;
; VGA_VS    ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; 7.804  ;        ; Fall       ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx  ;
; VGA_B[*]  ; CLOCK_50                                        ; 14.333 ; 14.185 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[5] ; CLOCK_50                                        ; 12.246 ; 12.234 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[6] ; CLOCK_50                                        ; 14.333 ; 14.185 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[7] ; CLOCK_50                                        ; 12.332 ; 12.267 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_G[*]  ; CLOCK_50                                        ; 15.186 ; 14.988 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[5] ; CLOCK_50                                        ; 15.186 ; 14.988 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[6] ; CLOCK_50                                        ; 12.762 ; 12.696 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[7] ; CLOCK_50                                        ; 12.494 ; 12.508 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_HS    ; CLOCK_50                                        ; 9.841  ; 9.674  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_R[*]  ; CLOCK_50                                        ; 12.758 ; 12.776 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[5] ; CLOCK_50                                        ; 12.015 ; 11.963 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[6] ; CLOCK_50                                        ; 12.758 ; 12.776 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[7] ; CLOCK_50                                        ; 12.072 ; 12.060 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_VS    ; CLOCK_50                                        ; 9.871  ; 9.627  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_CLK   ; CLOCK_50                                        ; 22.672 ;        ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[1] ;
; VGA_CLK   ; CLOCK_50                                        ;        ; 22.524 ; Fall       ; pll0|altpll_component|auto_generated|pll1|clk[1] ;
+-----------+-------------------------------------------------+--------+--------+------------+--------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                                 ;
+-----------+-------------------------------------------------+--------+--------+------------+--------------------------------------------------+
; Data Port ; Clock Port                                      ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                  ;
+-----------+-------------------------------------------------+--------+--------+------------+--------------------------------------------------+
; VGA_B[*]  ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; 8.524  ; 8.112  ; Rise       ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx  ;
;  VGA_B[5] ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; 8.524  ; 8.112  ; Rise       ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx  ;
;  VGA_B[6] ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; 10.567 ; 10.031 ; Rise       ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx  ;
;  VGA_B[7] ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; 8.646  ; 8.189  ; Rise       ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx  ;
; VGA_G[*]  ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; 8.731  ; 8.356  ; Rise       ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx  ;
;  VGA_G[5] ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; 11.388 ; 10.803 ; Rise       ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx  ;
;  VGA_G[6] ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; 9.058  ; 8.600  ; Rise       ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx  ;
;  VGA_G[7] ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; 8.731  ; 8.356  ; Rise       ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx  ;
; VGA_R[*]  ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; 8.271  ; 7.832  ; Rise       ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx  ;
;  VGA_R[5] ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; 8.271  ; 7.832  ; Rise       ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx  ;
;  VGA_R[6] ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; 8.985  ; 8.612  ; Rise       ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx  ;
;  VGA_R[7] ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; 8.396  ; 7.989  ; Rise       ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx  ;
; VGA_VS    ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ;        ; 7.184  ; Rise       ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx  ;
; VGA_B[*]  ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; 8.201  ; 8.590  ; Fall       ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx  ;
;  VGA_B[5] ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; 8.201  ; 8.590  ; Fall       ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx  ;
;  VGA_B[6] ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; 10.244 ; 10.509 ; Fall       ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx  ;
;  VGA_B[7] ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; 8.323  ; 8.667  ; Fall       ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx  ;
; VGA_G[*]  ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; 8.408  ; 8.834  ; Fall       ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx  ;
;  VGA_G[5] ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; 11.065 ; 11.281 ; Fall       ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx  ;
;  VGA_G[6] ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; 8.735  ; 9.078  ; Fall       ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx  ;
;  VGA_G[7] ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; 8.408  ; 8.834  ; Fall       ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx  ;
; VGA_R[*]  ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; 7.948  ; 8.310  ; Fall       ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx  ;
;  VGA_R[5] ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; 7.948  ; 8.310  ; Fall       ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx  ;
;  VGA_R[6] ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; 8.662  ; 9.090  ; Fall       ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx  ;
;  VGA_R[7] ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; 8.073  ; 8.467  ; Fall       ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx  ;
; VGA_VS    ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; 7.516  ;        ; Fall       ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx  ;
; VGA_B[*]  ; CLOCK_50                                        ; 5.850  ; 5.817  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[5] ; CLOCK_50                                        ; 5.850  ; 5.817  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[6] ; CLOCK_50                                        ; 8.590  ; 8.427  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[7] ; CLOCK_50                                        ; 6.105  ; 6.002  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_G[*]  ; CLOCK_50                                        ; 6.377  ; 6.345  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[5] ; CLOCK_50                                        ; 9.270  ; 9.040  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[6] ; CLOCK_50                                        ; 6.938  ; 6.835  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[7] ; CLOCK_50                                        ; 6.377  ; 6.345  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_HS    ; CLOCK_50                                        ; 5.932  ; 5.843  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_R[*]  ; CLOCK_50                                        ; 5.918  ; 5.823  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[5] ; CLOCK_50                                        ; 5.918  ; 5.823  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[6] ; CLOCK_50                                        ; 6.633  ; 6.604  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[7] ; CLOCK_50                                        ; 6.417  ; 6.384  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_VS    ; CLOCK_50                                        ; 7.187  ; 6.921  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_CLK   ; CLOCK_50                                        ; 22.127 ;        ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[1] ;
; VGA_CLK   ; CLOCK_50                                        ;        ; 21.981 ; Fall       ; pll0|altpll_component|auto_generated|pll1|clk[1] ;
+-----------+-------------------------------------------------+--------+--------+------------+--------------------------------------------------+


----------------------------------------------
; Slow 1200mV 85C Model Metastability Report ;
----------------------------------------------
No synchronizer chains to report.


+------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                                          ;
+-------------+-----------------+--------------------------------------------------+-------------------------+
; Fmax        ; Restricted Fmax ; Clock Name                                       ; Note                    ;
+-------------+-----------------+--------------------------------------------------+-------------------------+
; 185.19 MHz  ; 185.19 MHz      ; pll0|altpll_component|auto_generated|pll1|clk[0] ;                         ;
; 1373.63 MHz ; 155.62 MHz      ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx  ; limit due to hold check ;
+-------------+-----------------+--------------------------------------------------+-------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+---------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                                        ;
+--------------------------------------------------+--------+---------------+
; Clock                                            ; Slack  ; End Point TNS ;
+--------------------------------------------------+--------+---------------+
; pll0|altpll_component|auto_generated|pll1|clk[0] ; -8.073 ; -384.615      ;
; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx  ; -1.013 ; -2.870        ;
+--------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                                         ;
+--------------------------------------------------+--------+---------------+
; Clock                                            ; Slack  ; End Point TNS ;
+--------------------------------------------------+--------+---------------+
; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx  ; -3.362 ; -40.656       ;
; pll0|altpll_component|auto_generated|pll1|clk[0] ; -0.237 ; -0.237        ;
+--------------------------------------------------+--------+---------------+


-----------------------------------------
; Slow 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Slow 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+---------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                          ;
+--------------------------------------------------+--------+---------------+
; Clock                                            ; Slack  ; End Point TNS ;
+--------------------------------------------------+--------+---------------+
; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx  ; 0.416  ; 0.000         ;
; CLOCK_50                                         ; 9.799  ; 0.000         ;
; pll0|altpll_component|auto_generated|pll1|clk[0] ; 19.556 ; 0.000         ;
+--------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'pll0|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                  ;
+--------+---------------------------------------------------+----------------------------------------------------------------------------------------------------------------------+-------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                         ; To Node                                                                                                              ; Launch Clock                                    ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------+----------------------------------------------------------------------------------------------------------------------+-------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; -8.073 ; myvga:myvga0|stage1:s1|address_cal:u5|address[18] ; myvga:myvga0|vmem:s2|altsyncram:altsyncram_component|altsyncram_g691:auto_generated|ram_block1a15~porta_address_reg0 ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -4.925     ; 3.129      ;
; -8.055 ; myvga:myvga0|stage1:s1|address_cal:u5|address[18] ; myvga:myvga0|vmem:s2|altsyncram:altsyncram_component|altsyncram_g691:auto_generated|ram_block1a14~porta_address_reg0 ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -4.911     ; 3.125      ;
; -8.045 ; myvga:myvga0|stage1:s1|address_cal:u5|address[17] ; myvga:myvga0|vmem:s2|altsyncram:altsyncram_component|altsyncram_g691:auto_generated|ram_block1a41~porta_address_reg0 ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -4.910     ; 3.116      ;
; -8.033 ; myvga:myvga0|stage1:s1|address_cal:u5|address[17] ; myvga:myvga0|vmem:s2|altsyncram:altsyncram_component|altsyncram_g691:auto_generated|ram_block1a37~porta_address_reg0 ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -4.916     ; 3.098      ;
; -8.028 ; myvga:myvga0|stage1:s1|address_cal:u5|address[17] ; myvga:myvga0|vmem:s2|altsyncram:altsyncram_component|altsyncram_g691:auto_generated|ram_block1a43~porta_address_reg0 ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -4.911     ; 3.098      ;
; -8.024 ; myvga:myvga0|stage1:s1|address_cal:u5|address[17] ; myvga:myvga0|vmem:s2|altsyncram:altsyncram_component|altsyncram_g691:auto_generated|ram_block1a36~porta_address_reg0 ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -4.912     ; 3.093      ;
; -8.023 ; myvga:myvga0|stage1:s1|address_cal:u5|address[17] ; myvga:myvga0|vmem:s2|altsyncram:altsyncram_component|altsyncram_g691:auto_generated|ram_block1a39~porta_address_reg0 ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -4.919     ; 3.085      ;
; -7.999 ; myvga:myvga0|stage1:s1|address_cal:u5|address[17] ; myvga:myvga0|vmem:s2|altsyncram:altsyncram_component|altsyncram_g691:auto_generated|ram_block1a8~porta_address_reg0  ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -4.915     ; 3.065      ;
; -7.998 ; myvga:myvga0|stage1:s1|address_cal:u5|address[17] ; myvga:myvga0|vmem:s2|altsyncram:altsyncram_component|altsyncram_g691:auto_generated|ram_block1a27~porta_address_reg0 ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -4.930     ; 3.049      ;
; -7.990 ; myvga:myvga0|stage1:s1|address_cal:u5|address[18] ; myvga:myvga0|vmem:s2|altsyncram:altsyncram_component|altsyncram_g691:auto_generated|ram_block1a41~porta_address_reg0 ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -4.912     ; 3.059      ;
; -7.984 ; myvga:myvga0|stage1:s1|address_cal:u5|address[17] ; myvga:myvga0|vmem:s2|altsyncram:altsyncram_component|altsyncram_g691:auto_generated|ram_block1a1~porta_address_reg0  ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -4.924     ; 3.041      ;
; -7.978 ; myvga:myvga0|stage1:s1|address_cal:u5|address[18] ; myvga:myvga0|vmem:s2|altsyncram:altsyncram_component|altsyncram_g691:auto_generated|ram_block1a37~porta_address_reg0 ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -4.918     ; 3.041      ;
; -7.973 ; myvga:myvga0|stage1:s1|address_cal:u5|address[18] ; myvga:myvga0|vmem:s2|altsyncram:altsyncram_component|altsyncram_g691:auto_generated|ram_block1a43~porta_address_reg0 ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -4.913     ; 3.041      ;
; -7.969 ; myvga:myvga0|stage1:s1|address_cal:u5|address[18] ; myvga:myvga0|vmem:s2|altsyncram:altsyncram_component|altsyncram_g691:auto_generated|ram_block1a36~porta_address_reg0 ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -4.914     ; 3.036      ;
; -7.968 ; myvga:myvga0|stage1:s1|address_cal:u5|address[18] ; myvga:myvga0|vmem:s2|altsyncram:altsyncram_component|altsyncram_g691:auto_generated|ram_block1a39~porta_address_reg0 ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -4.921     ; 3.028      ;
; -7.965 ; myvga:myvga0|stage1:s1|address_cal:u5|address[17] ; myvga:myvga0|vmem:s2|altsyncram:altsyncram_component|altsyncram_g691:auto_generated|ram_block1a4~porta_address_reg0  ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -4.905     ; 3.041      ;
; -7.946 ; myvga:myvga0|stage1:s1|address_cal:u5|address[18] ; myvga:myvga0|vmem:s2|altsyncram:altsyncram_component|altsyncram_g691:auto_generated|ram_block1a9~porta_address_reg0  ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -4.913     ; 3.014      ;
; -7.943 ; myvga:myvga0|stage1:s1|address_cal:u5|address[17] ; myvga:myvga0|vmem:s2|altsyncram:altsyncram_component|altsyncram_g691:auto_generated|ram_block1a15~porta_address_reg0 ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -4.923     ; 3.001      ;
; -7.936 ; myvga:myvga0|stage1:s1|address_cal:u5|address[18] ; myvga:myvga0|vmem:s2|altsyncram:altsyncram_component|altsyncram_g691:auto_generated|ram_block1a10~porta_address_reg0 ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -4.908     ; 3.009      ;
; -7.925 ; myvga:myvga0|stage1:s1|address_cal:u5|address[17] ; myvga:myvga0|vmem:s2|altsyncram:altsyncram_component|altsyncram_g691:auto_generated|ram_block1a14~porta_address_reg0 ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -4.909     ; 2.997      ;
; -7.924 ; myvga:myvga0|stage1:s1|address_cal:u5|address[17] ; myvga:myvga0|vmem:s2|altsyncram:altsyncram_component|altsyncram_g691:auto_generated|ram_block1a0~porta_address_reg0  ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -4.897     ; 3.008      ;
; -7.914 ; myvga:myvga0|stage1:s1|address_cal:u5|address[17] ; myvga:myvga0|vmem:s2|altsyncram:altsyncram_component|altsyncram_g691:auto_generated|ram_block1a29~porta_address_reg0 ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -4.919     ; 2.976      ;
; -7.910 ; myvga:myvga0|stage1:s1|address_cal:u5|address[17] ; myvga:myvga0|vmem:s2|altsyncram:altsyncram_component|altsyncram_g691:auto_generated|ram_block1a31~porta_address_reg0 ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -4.915     ; 2.976      ;
; -7.909 ; myvga:myvga0|stage1:s1|address_cal:u5|address[18] ; myvga:myvga0|vmem:s2|altsyncram:altsyncram_component|altsyncram_g691:auto_generated|ram_block1a27~porta_address_reg0 ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -4.932     ; 2.958      ;
; -7.900 ; myvga:myvga0|stage1:s1|address_cal:u5|address[18] ; myvga:myvga0|vmem:s2|altsyncram:altsyncram_component|altsyncram_g691:auto_generated|ram_block1a13~porta_address_reg0 ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -4.894     ; 2.987      ;
; -7.871 ; myvga:myvga0|stage1:s1|address_cal:u5|address[18] ; myvga:myvga0|vmem:s2|altsyncram:altsyncram_component|altsyncram_g691:auto_generated|ram_block1a26~porta_address_reg0 ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -4.899     ; 2.953      ;
; -7.858 ; myvga:myvga0|stage1:s1|address_cal:u5|address[18] ; myvga:myvga0|vmem:s2|altsyncram:altsyncram_component|altsyncram_g691:auto_generated|ram_block1a19~porta_address_reg0 ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -4.886     ; 2.953      ;
; -7.857 ; myvga:myvga0|stage1:s1|address_cal:u5|address[16] ; myvga:myvga0|vmem:s2|altsyncram:altsyncram_component|altsyncram_g691:auto_generated|ram_block1a26~porta_address_reg0 ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -4.899     ; 2.939      ;
; -7.854 ; myvga:myvga0|stage1:s1|address_cal:u5|address[17] ; myvga:myvga0|vmem:s2|altsyncram:altsyncram_component|altsyncram_g691:auto_generated|ram_block1a6~porta_address_reg0  ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -4.902     ; 2.933      ;
; -7.844 ; myvga:myvga0|stage1:s1|address_cal:u5|address[16] ; myvga:myvga0|vmem:s2|altsyncram:altsyncram_component|altsyncram_g691:auto_generated|ram_block1a19~porta_address_reg0 ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -4.886     ; 2.939      ;
; -7.828 ; myvga:myvga0|stage1:s1|address_cal:u5|address[18] ; myvga:myvga0|vmem:s2|altsyncram:altsyncram_component|altsyncram_g691:auto_generated|ram_block1a20~porta_address_reg0 ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -4.930     ; 2.879      ;
; -7.825 ; myvga:myvga0|stage1:s1|address_cal:u5|address[18] ; myvga:myvga0|vmem:s2|altsyncram:altsyncram_component|altsyncram_g691:auto_generated|ram_block1a29~porta_address_reg0 ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -4.921     ; 2.885      ;
; -7.822 ; myvga:myvga0|stage1:s1|address_cal:u5|address[17] ; myvga:myvga0|vmem:s2|altsyncram:altsyncram_component|altsyncram_g691:auto_generated|ram_block1a30~porta_address_reg0 ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -4.906     ; 2.897      ;
; -7.821 ; myvga:myvga0|stage1:s1|address_cal:u5|address[18] ; myvga:myvga0|vmem:s2|altsyncram:altsyncram_component|altsyncram_g691:auto_generated|ram_block1a31~porta_address_reg0 ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -4.917     ; 2.885      ;
; -7.816 ; myvga:myvga0|stage1:s1|address_cal:u5|address[17] ; myvga:myvga0|vmem:s2|altsyncram:altsyncram_component|altsyncram_g691:auto_generated|ram_block1a9~porta_address_reg0  ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -4.911     ; 2.886      ;
; -7.814 ; myvga:myvga0|stage1:s1|address_cal:u5|address[16] ; myvga:myvga0|vmem:s2|altsyncram:altsyncram_component|altsyncram_g691:auto_generated|ram_block1a20~porta_address_reg0 ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -4.930     ; 2.865      ;
; -7.806 ; myvga:myvga0|stage1:s1|address_cal:u5|address[18] ; myvga:myvga0|vmem:s2|altsyncram:altsyncram_component|altsyncram_g691:auto_generated|ram_block1a8~porta_address_reg0  ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -4.917     ; 2.870      ;
; -7.806 ; myvga:myvga0|stage1:s1|address_cal:u5|address[17] ; myvga:myvga0|vmem:s2|altsyncram:altsyncram_component|altsyncram_g691:auto_generated|ram_block1a10~porta_address_reg0 ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -4.906     ; 2.881      ;
; -7.800 ; myvga:myvga0|stage1:s1|address_cal:u5|address[18] ; myvga:myvga0|vmem:s2|altsyncram:altsyncram_component|altsyncram_g691:auto_generated|ram_block1a12~porta_address_reg0 ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -4.923     ; 2.858      ;
; -7.799 ; myvga:myvga0|stage1:s1|address_cal:u5|address[16] ; myvga:myvga0|vmem:s2|altsyncram:altsyncram_component|altsyncram_g691:auto_generated|ram_block1a15~porta_address_reg0 ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -4.925     ; 2.855      ;
; -7.791 ; myvga:myvga0|stage1:s1|address_cal:u5|address[18] ; myvga:myvga0|vmem:s2|altsyncram:altsyncram_component|altsyncram_g691:auto_generated|ram_block1a24~porta_address_reg0 ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -4.911     ; 2.861      ;
; -7.791 ; myvga:myvga0|stage1:s1|address_cal:u5|address[18] ; myvga:myvga0|vmem:s2|altsyncram:altsyncram_component|altsyncram_g691:auto_generated|ram_block1a1~porta_address_reg0  ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -4.926     ; 2.846      ;
; -7.781 ; myvga:myvga0|stage1:s1|address_cal:u5|address[16] ; myvga:myvga0|vmem:s2|altsyncram:altsyncram_component|altsyncram_g691:auto_generated|ram_block1a14~porta_address_reg0 ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -4.911     ; 2.851      ;
; -7.780 ; myvga:myvga0|stage1:s1|address_cal:u5|address[18] ; myvga:myvga0|vmem:s2|altsyncram:altsyncram_component|altsyncram_g691:auto_generated|ram_block1a16~porta_address_reg0 ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -4.927     ; 2.834      ;
; -7.777 ; myvga:myvga0|stage1:s1|address_cal:u5|address[16] ; myvga:myvga0|vmem:s2|altsyncram:altsyncram_component|altsyncram_g691:auto_generated|ram_block1a24~porta_address_reg0 ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -4.911     ; 2.847      ;
; -7.772 ; myvga:myvga0|stage1:s1|address_cal:u5|address[18] ; myvga:myvga0|vmem:s2|altsyncram:altsyncram_component|altsyncram_g691:auto_generated|ram_block1a4~porta_address_reg0  ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -4.907     ; 2.846      ;
; -7.770 ; myvga:myvga0|stage1:s1|address_cal:u5|address[17] ; myvga:myvga0|vmem:s2|altsyncram:altsyncram_component|altsyncram_g691:auto_generated|ram_block1a13~porta_address_reg0 ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -4.892     ; 2.859      ;
; -7.768 ; myvga:myvga0|stage1:s1|address_cal:u5|address[16] ; myvga:myvga0|vmem:s2|altsyncram:altsyncram_component|altsyncram_g691:auto_generated|ram_block1a27~porta_address_reg0 ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -4.932     ; 2.817      ;
; -7.765 ; myvga:myvga0|stage1:s1|address_cal:u5|address[17] ; myvga:myvga0|vmem:s2|altsyncram:altsyncram_component|altsyncram_g691:auto_generated|ram_block1a26~porta_address_reg0 ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -4.897     ; 2.849      ;
; -7.762 ; myvga:myvga0|stage1:s1|address_cal:u5|address[17] ; myvga:myvga0|vmem:s2|altsyncram:altsyncram_component|altsyncram_g691:auto_generated|ram_block1a42~porta_address_reg0 ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -4.914     ; 2.829      ;
; -7.752 ; myvga:myvga0|stage1:s1|address_cal:u5|address[17] ; myvga:myvga0|vmem:s2|altsyncram:altsyncram_component|altsyncram_g691:auto_generated|ram_block1a19~porta_address_reg0 ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -4.884     ; 2.849      ;
; -7.744 ; myvga:myvga0|stage1:s1|address_cal:u5|address[16] ; myvga:myvga0|vmem:s2|altsyncram:altsyncram_component|altsyncram_g691:auto_generated|ram_block1a41~porta_address_reg0 ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -4.912     ; 2.813      ;
; -7.733 ; myvga:myvga0|stage1:s1|address_cal:u5|address[18] ; myvga:myvga0|vmem:s2|altsyncram:altsyncram_component|altsyncram_g691:auto_generated|ram_block1a11~porta_address_reg0 ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -4.908     ; 2.806      ;
; -7.733 ; myvga:myvga0|stage1:s1|address_cal:u5|address[18] ; myvga:myvga0|vmem:s2|altsyncram:altsyncram_component|altsyncram_g691:auto_generated|ram_block1a30~porta_address_reg0 ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -4.908     ; 2.806      ;
; -7.732 ; myvga:myvga0|stage1:s1|address_cal:u5|address[16] ; myvga:myvga0|vmem:s2|altsyncram:altsyncram_component|altsyncram_g691:auto_generated|ram_block1a37~porta_address_reg0 ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -4.918     ; 2.795      ;
; -7.731 ; myvga:myvga0|stage1:s1|address_cal:u5|address[18] ; myvga:myvga0|vmem:s2|altsyncram:altsyncram_component|altsyncram_g691:auto_generated|ram_block1a0~porta_address_reg0  ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -4.899     ; 2.813      ;
; -7.727 ; myvga:myvga0|stage1:s1|address_cal:u5|address[16] ; myvga:myvga0|vmem:s2|altsyncram:altsyncram_component|altsyncram_g691:auto_generated|ram_block1a43~porta_address_reg0 ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -4.913     ; 2.795      ;
; -7.723 ; myvga:myvga0|stage1:s1|address_cal:u5|address[16] ; myvga:myvga0|vmem:s2|altsyncram:altsyncram_component|altsyncram_g691:auto_generated|ram_block1a36~porta_address_reg0 ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -4.914     ; 2.790      ;
; -7.722 ; myvga:myvga0|stage1:s1|address_cal:u5|address[16] ; myvga:myvga0|vmem:s2|altsyncram:altsyncram_component|altsyncram_g691:auto_generated|ram_block1a39~porta_address_reg0 ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -4.921     ; 2.782      ;
; -7.722 ; myvga:myvga0|stage1:s1|address_cal:u5|address[17] ; myvga:myvga0|vmem:s2|altsyncram:altsyncram_component|altsyncram_g691:auto_generated|ram_block1a20~porta_address_reg0 ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -4.928     ; 2.775      ;
; -7.707 ; myvga:myvga0|stage1:s1|address_cal:u5|address[18] ; myvga:myvga0|vmem:s2|altsyncram:altsyncram_component|altsyncram_g691:auto_generated|ram_block1a42~porta_address_reg0 ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -4.916     ; 2.772      ;
; -7.699 ; myvga:myvga0|stage1:s1|address_cal:u5|address[17] ; myvga:myvga0|vmem:s2|altsyncram:altsyncram_component|altsyncram_g691:auto_generated|ram_block1a44~porta_address_reg0 ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -4.893     ; 2.787      ;
; -7.688 ; myvga:myvga0|stage1:s1|address_cal:u5|address[16] ; myvga:myvga0|vmem:s2|altsyncram:altsyncram_component|altsyncram_g691:auto_generated|ram_block1a8~porta_address_reg0  ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -4.917     ; 2.752      ;
; -7.685 ; myvga:myvga0|stage1:s1|address_cal:u5|address[17] ; myvga:myvga0|vmem:s2|altsyncram:altsyncram_component|altsyncram_g691:auto_generated|ram_block1a24~porta_address_reg0 ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -4.909     ; 2.757      ;
; -7.684 ; myvga:myvga0|stage1:s1|address_cal:u5|address[16] ; myvga:myvga0|vmem:s2|altsyncram:altsyncram_component|altsyncram_g691:auto_generated|ram_block1a29~porta_address_reg0 ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -4.921     ; 2.744      ;
; -7.680 ; myvga:myvga0|stage1:s1|address_cal:u5|address[16] ; myvga:myvga0|vmem:s2|altsyncram:altsyncram_component|altsyncram_g691:auto_generated|ram_block1a31~porta_address_reg0 ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -4.917     ; 2.744      ;
; -7.677 ; myvga:myvga0|stage1:s1|address_cal:u5|address[17] ; myvga:myvga0|vmem:s2|altsyncram:altsyncram_component|altsyncram_g691:auto_generated|ram_block1a38~porta_address_reg0 ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -4.901     ; 2.757      ;
; -7.674 ; myvga:myvga0|stage1:s1|address_cal:u5|address[17] ; myvga:myvga0|vmem:s2|altsyncram:altsyncram_component|altsyncram_g691:auto_generated|ram_block1a2~porta_address_reg0  ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -4.892     ; 2.763      ;
; -7.673 ; myvga:myvga0|stage1:s1|address_cal:u5|address[17] ; myvga:myvga0|vmem:s2|altsyncram:altsyncram_component|altsyncram_g691:auto_generated|ram_block1a7~porta_address_reg0  ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -4.899     ; 2.755      ;
; -7.673 ; myvga:myvga0|stage1:s1|address_cal:u5|address[16] ; myvga:myvga0|vmem:s2|altsyncram:altsyncram_component|altsyncram_g691:auto_generated|ram_block1a1~porta_address_reg0  ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -4.926     ; 2.728      ;
; -7.672 ; myvga:myvga0|stage1:s1|address_cal:u5|address[16] ; myvga:myvga0|vmem:s2|altsyncram:altsyncram_component|altsyncram_g691:auto_generated|ram_block1a9~porta_address_reg0  ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -4.913     ; 2.740      ;
; -7.670 ; myvga:myvga0|stage1:s1|address_cal:u5|address[17] ; myvga:myvga0|vmem:s2|altsyncram:altsyncram_component|altsyncram_g691:auto_generated|ram_block1a12~porta_address_reg0 ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -4.921     ; 2.730      ;
; -7.662 ; myvga:myvga0|stage1:s1|address_cal:u5|address[16] ; myvga:myvga0|vmem:s2|altsyncram:altsyncram_component|altsyncram_g691:auto_generated|ram_block1a10~porta_address_reg0 ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -4.908     ; 2.735      ;
; -7.661 ; myvga:myvga0|stage1:s1|address_cal:u5|address[18] ; myvga:myvga0|vmem:s2|altsyncram:altsyncram_component|altsyncram_g691:auto_generated|ram_block1a6~porta_address_reg0  ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -4.904     ; 2.738      ;
; -7.654 ; myvga:myvga0|stage1:s1|address_cal:u5|address[16] ; myvga:myvga0|vmem:s2|altsyncram:altsyncram_component|altsyncram_g691:auto_generated|ram_block1a4~porta_address_reg0  ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -4.907     ; 2.728      ;
; -7.650 ; myvga:myvga0|stage1:s1|address_cal:u5|address[17] ; myvga:myvga0|vmem:s2|altsyncram:altsyncram_component|altsyncram_g691:auto_generated|ram_block1a16~porta_address_reg0 ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -4.925     ; 2.706      ;
; -7.644 ; myvga:myvga0|stage1:s1|address_cal:u5|address[18] ; myvga:myvga0|vmem:s2|altsyncram:altsyncram_component|altsyncram_g691:auto_generated|ram_block1a44~porta_address_reg0 ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -4.895     ; 2.730      ;
; -7.642 ; myvga:myvga0|stage1:s1|address_cal:u5|address[17] ; myvga:myvga0|vmem:s2|altsyncram:altsyncram_component|altsyncram_g691:auto_generated|ram_block1a3~porta_address_reg0  ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -4.893     ; 2.730      ;
; -7.637 ; myvga:myvga0|stage1:s1|address_cal:u5|address[18] ; myvga:myvga0|vmem:s2|altsyncram:altsyncram_component|altsyncram_g691:auto_generated|ram_block1a21~porta_address_reg0 ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -4.910     ; 2.708      ;
; -7.626 ; myvga:myvga0|stage1:s1|address_cal:u5|address[16] ; myvga:myvga0|vmem:s2|altsyncram:altsyncram_component|altsyncram_g691:auto_generated|ram_block1a13~porta_address_reg0 ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -4.894     ; 2.713      ;
; -7.623 ; myvga:myvga0|stage1:s1|address_cal:u5|address[17] ; myvga:myvga0|vmem:s2|altsyncram:altsyncram_component|altsyncram_g691:auto_generated|ram_block1a5~porta_address_reg0  ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -4.886     ; 2.718      ;
; -7.623 ; myvga:myvga0|stage1:s1|address_cal:u5|address[16] ; myvga:myvga0|vmem:s2|altsyncram:altsyncram_component|altsyncram_g691:auto_generated|ram_block1a21~porta_address_reg0 ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -4.910     ; 2.694      ;
; -7.622 ; myvga:myvga0|stage1:s1|address_cal:u5|address[18] ; myvga:myvga0|vmem:s2|altsyncram:altsyncram_component|altsyncram_g691:auto_generated|ram_block1a38~porta_address_reg0 ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -4.903     ; 2.700      ;
; -7.615 ; myvga:myvga0|stage1:s1|address_cal:u5|address[18] ; myvga:myvga0|vmem:s2|altsyncram:altsyncram_component|altsyncram_g691:auto_generated|ram_block1a17~porta_address_reg0 ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -4.906     ; 2.690      ;
; -7.613 ; myvga:myvga0|stage1:s1|address_cal:u5|address[16] ; myvga:myvga0|vmem:s2|altsyncram:altsyncram_component|altsyncram_g691:auto_generated|ram_block1a0~porta_address_reg0  ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -4.899     ; 2.695      ;
; -7.603 ; myvga:myvga0|stage1:s1|address_cal:u5|address[17] ; myvga:myvga0|vmem:s2|altsyncram:altsyncram_component|altsyncram_g691:auto_generated|ram_block1a11~porta_address_reg0 ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -4.906     ; 2.678      ;
; -7.593 ; myvga:myvga0|stage1:s1|address_cal:u5|address[18] ; myvga:myvga0|vmem:s2|altsyncram:altsyncram_component|altsyncram_g691:auto_generated|ram_block1a18~porta_address_reg0 ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -4.896     ; 2.678      ;
; -7.592 ; myvga:myvga0|stage1:s1|address_cal:u5|address[16] ; myvga:myvga0|vmem:s2|altsyncram:altsyncram_component|altsyncram_g691:auto_generated|ram_block1a30~porta_address_reg0 ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -4.908     ; 2.665      ;
; -7.579 ; myvga:myvga0|stage1:s1|address_cal:u5|address[17] ; myvga:myvga0|vmem:s2|altsyncram:altsyncram_component|altsyncram_g691:auto_generated|ram_block1a35~porta_address_reg0 ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -4.899     ; 2.661      ;
; -7.579 ; myvga:myvga0|stage1:s1|address_cal:u5|address[16] ; myvga:myvga0|vmem:s2|altsyncram:altsyncram_component|altsyncram_g691:auto_generated|ram_block1a18~porta_address_reg0 ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -4.896     ; 2.664      ;
; -7.564 ; myvga:myvga0|stage1:s1|address_cal:u5|address[18] ; myvga:myvga0|vmem:s2|altsyncram:altsyncram_component|altsyncram_g691:auto_generated|ram_block1a25~porta_address_reg0 ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -4.887     ; 2.658      ;
; -7.563 ; myvga:myvga0|stage1:s1|address_cal:u5|address[18] ; myvga:myvga0|vmem:s2|altsyncram:altsyncram_component|altsyncram_g691:auto_generated|ram_block1a22~porta_address_reg0 ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -4.893     ; 2.651      ;
; -7.556 ; myvga:myvga0|stage1:s1|address_cal:u5|address[17] ; myvga:myvga0|vmem:s2|altsyncram:altsyncram_component|altsyncram_g691:auto_generated|ram_block1a33~porta_address_reg0 ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -4.896     ; 2.641      ;
; -7.550 ; myvga:myvga0|stage1:s1|address_cal:u5|address[16] ; myvga:myvga0|vmem:s2|altsyncram:altsyncram_component|altsyncram_g691:auto_generated|ram_block1a25~porta_address_reg0 ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -4.887     ; 2.644      ;
; -7.549 ; myvga:myvga0|stage1:s1|address_cal:u5|address[16] ; myvga:myvga0|vmem:s2|altsyncram:altsyncram_component|altsyncram_g691:auto_generated|ram_block1a22~porta_address_reg0 ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -4.893     ; 2.637      ;
; -7.546 ; myvga:myvga0|stage1:s1|address_cal:u5|address[18] ; myvga:myvga0|vmem:s2|altsyncram:altsyncram_component|altsyncram_g691:auto_generated|ram_block1a23~porta_address_reg0 ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -4.886     ; 2.641      ;
; -7.543 ; myvga:myvga0|stage1:s1|address_cal:u5|address[16] ; myvga:myvga0|vmem:s2|altsyncram:altsyncram_component|altsyncram_g691:auto_generated|ram_block1a6~porta_address_reg0  ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -4.904     ; 2.620      ;
; -7.536 ; myvga:myvga0|stage1:s1|address_cal:u5|address[17] ; myvga:myvga0|vmem:s2|altsyncram:altsyncram_component|altsyncram_g691:auto_generated|ram_block1a32~porta_address_reg0 ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -4.895     ; 2.622      ;
; -7.532 ; myvga:myvga0|stage1:s1|address_cal:u5|address[16] ; myvga:myvga0|vmem:s2|altsyncram:altsyncram_component|altsyncram_g691:auto_generated|ram_block1a23~porta_address_reg0 ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -4.886     ; 2.627      ;
; -7.531 ; myvga:myvga0|stage1:s1|address_cal:u5|address[17] ; myvga:myvga0|vmem:s2|altsyncram:altsyncram_component|altsyncram_g691:auto_generated|ram_block1a21~porta_address_reg0 ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -4.908     ; 2.604      ;
+--------+---------------------------------------------------+----------------------------------------------------------------------------------------------------------------------+-------------------------------------------------+--------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx'                                                                                                                                                                                            ;
+--------+---------------------------------------------------------------+---------------------------------------------------+--------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                     ; To Node                                           ; Launch Clock                                     ; Latch Clock                                     ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------+---------------------------------------------------+--------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; -1.013 ; myvga:myvga0|stage1:s1|counter524:u1|\G1:8:dffx               ; myvga:myvga0|stage1:s1|address_cal:u5|address[18] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; 0.001        ; 4.572      ; 4.809      ;
; -0.986 ; myvga:myvga0|stage1:s1|counter524:u1|\G1:7:dffx               ; myvga:myvga0|stage1:s1|address_cal:u5|address[18] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; 0.001        ; 4.572      ; 4.782      ;
; -0.939 ; myvga:myvga0|stage1:s1|counter524:u1|\G1:8:dffx               ; myvga:myvga0|stage1:s1|address_cal:u5|address[17] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; 0.001        ; 4.570      ; 4.727      ;
; -0.932 ; myvga:myvga0|stage1:s1|counter524:u1|\G1:9:dffx               ; myvga:myvga0|stage1:s1|address_cal:u5|address[18] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; 0.001        ; 4.572      ; 4.728      ;
; -0.918 ; myvga:myvga0|stage1:s1|counter524:u1|\G1:7:dffx               ; myvga:myvga0|stage1:s1|address_cal:u5|address[16] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; 0.001        ; 4.572      ; 4.624      ;
; -0.914 ; myvga:myvga0|stage1:s1|counter524:u1|\G1:3:dffx               ; myvga:myvga0|stage1:s1|address_cal:u5|address[18] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; 0.001        ; 4.572      ; 4.710      ;
; -0.864 ; myvga:myvga0|stage1:s1|counter524:u1|\G1:6:dffx               ; myvga:myvga0|stage1:s1|address_cal:u5|address[18] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; 0.001        ; 4.571      ; 4.659      ;
; -0.857 ; myvga:myvga0|stage1:s1|counter524:u1|\G1:6:dffx               ; myvga:myvga0|stage1:s1|address_cal:u5|address[17] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; 0.001        ; 4.569      ; 4.644      ;
; -0.846 ; myvga:myvga0|stage1:s1|counter524:u1|\G1:3:dffx               ; myvga:myvga0|stage1:s1|address_cal:u5|address[16] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; 0.001        ; 4.572      ; 4.552      ;
; -0.828 ; myvga:myvga0|stage1:s1|counter524:u1|\G1:7:dffx               ; myvga:myvga0|stage1:s1|address_cal:u5|address[17] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; 0.001        ; 4.570      ; 4.616      ;
; -0.787 ; myvga:myvga0|stage1:s1|counter524:u1|\G1:4:dffx               ; myvga:myvga0|stage1:s1|address_cal:u5|address[18] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; 0.001        ; 4.571      ; 4.582      ;
; -0.780 ; myvga:myvga0|stage1:s1|counter524:u1|\G1:4:dffx               ; myvga:myvga0|stage1:s1|address_cal:u5|address[17] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; 0.001        ; 4.569      ; 4.567      ;
; -0.756 ; myvga:myvga0|stage1:s1|counter524:u1|\G1:3:dffx               ; myvga:myvga0|stage1:s1|address_cal:u5|address[17] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; 0.001        ; 4.570      ; 4.544      ;
; -0.711 ; myvga:myvga0|stage1:s1|counter524:u1|\G1:1:dffx               ; myvga:myvga0|stage1:s1|address_cal:u5|address[18] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; 0.001        ; 4.571      ; 4.506      ;
; -0.680 ; myvga:myvga0|stage1:s1|counter524:u1|\G1:4:dffx               ; myvga:myvga0|stage1:s1|address_cal:u5|address[16] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; 0.001        ; 4.571      ; 4.385      ;
; -0.656 ; myvga:myvga0|stage1:s1|counter524:u1|\G1:6:dffx               ; myvga:myvga0|stage1:s1|address_cal:u5|address[16] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; 0.001        ; 4.571      ; 4.361      ;
; -0.643 ; myvga:myvga0|stage1:s1|counter524:u1|\G1:1:dffx               ; myvga:myvga0|stage1:s1|address_cal:u5|address[16] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; 0.001        ; 4.571      ; 4.348      ;
; -0.627 ; myvga:myvga0|stage1:s1|counter524:u1|\G1:2:dffx               ; myvga:myvga0|stage1:s1|address_cal:u5|address[18] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; 0.001        ; 4.571      ; 4.422      ;
; -0.621 ; myvga:myvga0|stage1:s1|counter524:u1|\G1:0:dffx               ; myvga:myvga0|stage1:s1|address_cal:u5|address[18] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; 0.001        ; 4.571      ; 4.416      ;
; -0.578 ; myvga:myvga0|stage1:s1|counter524:u1|\G1:2:dffx               ; myvga:myvga0|stage1:s1|address_cal:u5|address[17] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; 0.001        ; 4.569      ; 4.365      ;
; -0.567 ; myvga:myvga0|stage1:s1|counter524:u1|\G1:0:dffx               ; myvga:myvga0|stage1:s1|address_cal:u5|address[17] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; 0.001        ; 4.569      ; 4.354      ;
; -0.559 ; myvga:myvga0|stage1:s1|counter524:u1|\G1:2:dffx               ; myvga:myvga0|stage1:s1|address_cal:u5|address[16] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; 0.001        ; 4.571      ; 4.264      ;
; -0.553 ; myvga:myvga0|stage1:s1|counter524:u1|\G1:1:dffx               ; myvga:myvga0|stage1:s1|address_cal:u5|address[17] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; 0.001        ; 4.569      ; 4.340      ;
; -0.553 ; myvga:myvga0|stage1:s1|counter524:u1|\G1:0:dffx               ; myvga:myvga0|stage1:s1|address_cal:u5|address[16] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; 0.001        ; 4.571      ; 4.258      ;
; -0.541 ; myvga:myvga0|stage1:s1|counter524:u1|\G1:8:dffx               ; myvga:myvga0|stage1:s1|address_cal:u5|address[16] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; 0.001        ; 4.572      ; 4.247      ;
; -0.417 ; myvga:myvga0|stage1:s1|counter524:u1|\G1:9:dffx               ; myvga:myvga0|stage1:s1|address_cal:u5|address[17] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; 0.001        ; 4.570      ; 4.205      ;
; -0.172 ; myvga:myvga0|stage1:s1|counter524:u1|counter800:u1|\G1:9:dffx ; myvga:myvga0|stage1:s1|address_cal:u5|address[16] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; 0.001        ; 4.573      ; 3.879      ;
; -0.170 ; myvga:myvga0|stage1:s1|counter524:u1|counter800:u1|\G1:9:dffx ; myvga:myvga0|stage1:s1|address_cal:u5|address[18] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; 0.001        ; 4.573      ; 3.967      ;
; -0.097 ; myvga:myvga0|stage1:s1|counter524:u1|counter800:u1|\G1:8:dffx ; myvga:myvga0|stage1:s1|address_cal:u5|address[17] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; 0.001        ; 4.571      ; 3.886      ;
; -0.053 ; myvga:myvga0|stage1:s1|counter524:u1|counter800:u1|\G1:8:dffx ; myvga:myvga0|stage1:s1|address_cal:u5|address[16] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; 0.001        ; 4.573      ; 3.760      ;
; -0.051 ; myvga:myvga0|stage1:s1|counter524:u1|counter800:u1|\G1:8:dffx ; myvga:myvga0|stage1:s1|address_cal:u5|address[18] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; 0.001        ; 4.573      ; 3.848      ;
; -0.024 ; myvga:myvga0|stage1:s1|counter524:u1|counter800:u1|\G1:9:dffx ; myvga:myvga0|stage1:s1|address_cal:u5|address[17] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; 0.001        ; 4.571      ; 3.813      ;
; 0.017  ; myvga:myvga0|stage1:s1|counter524:u1|counter800:u1|\G1:7:dffx ; myvga:myvga0|stage1:s1|address_cal:u5|address[16] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; 0.001        ; 4.573      ; 3.690      ;
; 0.019  ; myvga:myvga0|stage1:s1|counter524:u1|counter800:u1|\G1:7:dffx ; myvga:myvga0|stage1:s1|address_cal:u5|address[18] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; 0.001        ; 4.573      ; 3.778      ;
; 0.046  ; myvga:myvga0|stage1:s1|counter524:u1|\G1:9:dffx               ; myvga:myvga0|stage1:s1|address_cal:u5|address[16] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; 0.001        ; 4.572      ; 3.660      ;
; 0.066  ; myvga:myvga0|stage1:s1|counter524:u1|counter800:u1|\G1:6:dffx ; myvga:myvga0|stage1:s1|address_cal:u5|address[6]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; 0.001        ; 4.574      ; 3.649      ;
; 0.131  ; myvga:myvga0|stage1:s1|counter524:u1|counter800:u1|\G1:4:dffx ; myvga:myvga0|stage1:s1|address_cal:u5|address[4]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; 0.001        ; 4.574      ; 3.585      ;
; 0.136  ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx               ; myvga:myvga0|stage1:s1|address_cal:u5|address[18] ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx  ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; 0.500        ; 4.922      ; 4.802      ;
; 0.165  ; myvga:myvga0|stage1:s1|counter524:u1|counter800:u1|\G1:7:dffx ; myvga:myvga0|stage1:s1|address_cal:u5|address[17] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; 0.001        ; 4.571      ; 3.624      ;
; 0.166  ; myvga:myvga0|stage1:s1|counter524:u1|counter800:u1|\G1:7:dffx ; myvga:myvga0|stage1:s1|address_cal:u5|address[8]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; 0.001        ; 4.562      ; 3.556      ;
; 0.169  ; myvga:myvga0|stage1:s1|counter524:u1|\G1:3:dffx               ; myvga:myvga0|stage1:s1|address_cal:u5|address[12] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; 0.001        ; 4.559      ; 3.527      ;
; 0.171  ; myvga:myvga0|stage1:s1|counter524:u1|counter800:u1|\G1:5:dffx ; myvga:myvga0|stage1:s1|address_cal:u5|address[5]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; 0.001        ; 4.559      ; 3.526      ;
; 0.179  ; myvga:myvga0|stage1:s1|counter524:u1|\G1:1:dffx               ; myvga:myvga0|stage1:s1|address_cal:u5|address[9]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; 0.001        ; 4.689      ; 3.755      ;
; 0.186  ; myvga:myvga0|stage1:s1|counter524:u1|\G1:3:dffx               ; myvga:myvga0|stage1:s1|address_cal:u5|address[13] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; 0.001        ; 4.560      ; 3.536      ;
; 0.196  ; myvga:myvga0|stage1:s1|counter524:u1|counter800:u1|\G1:3:dffx ; myvga:myvga0|stage1:s1|address_cal:u5|address[3]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; 0.001        ; 4.572      ; 3.535      ;
; 0.204  ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx               ; myvga:myvga0|stage1:s1|address_cal:u5|address[16] ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx  ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; 0.500        ; 4.922      ; 4.644      ;
; 0.206  ; myvga:myvga0|stage1:s1|counter524:u1|\G1:0:dffx               ; myvga:myvga0|stage1:s1|address_cal:u5|address[8]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; 0.001        ; 4.560      ; 3.514      ;
; 0.221  ; myvga:myvga0|stage1:s1|counter524:u1|\G1:3:dffx               ; myvga:myvga0|stage1:s1|address_cal:u5|address[14] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; 0.001        ; 4.720      ; 3.481      ;
; 0.234  ; myvga:myvga0|stage1:s1|counter524:u1|\G1:4:dffx               ; myvga:myvga0|stage1:s1|address_cal:u5|address[13] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; 0.001        ; 4.559      ; 3.487      ;
; 0.258  ; myvga:myvga0|stage1:s1|counter524:u1|\G1:2:dffx               ; myvga:myvga0|stage1:s1|address_cal:u5|address[10] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; 0.001        ; 4.578      ; 3.559      ;
; 0.259  ; myvga:myvga0|stage1:s1|counter524:u1|\G1:4:dffx               ; myvga:myvga0|stage1:s1|address_cal:u5|address[15] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; 0.001        ; 4.719      ; 3.439      ;
; 0.272  ; myvga:myvga0|stage1:s1|counter524:u1|\G1:0:dffx               ; myvga:myvga0|stage1:s1|address_cal:u5|address[10] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; 0.001        ; 4.578      ; 3.545      ;
; 0.273  ; myvga:myvga0|stage1:s1|counter524:u1|\G1:3:dffx               ; myvga:myvga0|stage1:s1|address_cal:u5|address[15] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; 0.001        ; 4.720      ; 3.426      ;
; 0.275  ; myvga:myvga0|stage1:s1|counter524:u1|\G1:2:dffx               ; myvga:myvga0|stage1:s1|address_cal:u5|address[13] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; 0.001        ; 4.559      ; 3.446      ;
; 0.283  ; myvga:myvga0|stage1:s1|counter524:u1|counter800:u1|\G1:7:dffx ; myvga:myvga0|stage1:s1|address_cal:u5|address[7]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; 0.001        ; 4.563      ; 3.519      ;
; 0.283  ; myvga:myvga0|stage1:s1|counter524:u1|\G1:1:dffx               ; myvga:myvga0|stage1:s1|address_cal:u5|address[12] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; 0.001        ; 4.558      ; 3.412      ;
; 0.286  ; myvga:myvga0|stage1:s1|counter524:u1|\G1:0:dffx               ; myvga:myvga0|stage1:s1|address_cal:u5|address[13] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; 0.001        ; 4.559      ; 3.435      ;
; 0.289  ; myvga:myvga0|stage1:s1|counter524:u1|counter800:u1|\G1:8:dffx ; myvga:myvga0|stage1:s1|address_cal:u5|address[9]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; 0.001        ; 4.691      ; 3.647      ;
; 0.294  ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx               ; myvga:myvga0|stage1:s1|address_cal:u5|address[17] ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx  ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; 0.500        ; 4.920      ; 4.636      ;
; 0.298  ; myvga:myvga0|stage1:s1|counter524:u1|counter800:u1|\G1:9:dffx ; myvga:myvga0|stage1:s1|address_cal:u5|address[10] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; 0.001        ; 4.580      ; 3.521      ;
; 0.298  ; myvga:myvga0|stage1:s1|counter524:u1|\G1:1:dffx               ; myvga:myvga0|stage1:s1|address_cal:u5|address[10] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; 0.001        ; 4.578      ; 3.519      ;
; 0.300  ; myvga:myvga0|stage1:s1|counter524:u1|\G1:1:dffx               ; myvga:myvga0|stage1:s1|address_cal:u5|address[13] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; 0.001        ; 4.559      ; 3.421      ;
; 0.305  ; myvga:myvga0|stage1:s1|counter524:u1|\G1:2:dffx               ; myvga:myvga0|stage1:s1|address_cal:u5|address[11] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; 0.001        ; 4.717      ; 3.395      ;
; 0.305  ; myvga:myvga0|stage1:s1|counter524:u1|\G1:6:dffx               ; myvga:myvga0|stage1:s1|address_cal:u5|address[15] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; 0.001        ; 4.719      ; 3.393      ;
; 0.316  ; myvga:myvga0|stage1:s1|counter524:u1|\G1:0:dffx               ; myvga:myvga0|stage1:s1|address_cal:u5|address[11] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; 0.001        ; 4.717      ; 3.384      ;
; 0.323  ; myvga:myvga0|stage1:s1|counter524:u1|\G1:0:dffx               ; myvga:myvga0|stage1:s1|address_cal:u5|address[7]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; 0.001        ; 4.561      ; 3.477      ;
; 0.354  ; myvga:myvga0|stage1:s1|counter524:u1|\G1:7:dffx               ; myvga:myvga0|stage1:s1|address_cal:u5|address[15] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; 0.001        ; 4.720      ; 3.345      ;
; 0.367  ; myvga:myvga0|stage1:s1|counter524:u1|\G1:2:dffx               ; myvga:myvga0|stage1:s1|address_cal:u5|address[12] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; 0.001        ; 4.558      ; 3.328      ;
; 0.373  ; myvga:myvga0|stage1:s1|counter524:u1|\G1:0:dffx               ; myvga:myvga0|stage1:s1|address_cal:u5|address[12] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; 0.001        ; 4.558      ; 3.322      ;
; 0.390  ; myvga:myvga0|stage1:s1|counter524:u1|\G1:1:dffx               ; myvga:myvga0|stage1:s1|address_cal:u5|address[8]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; 0.001        ; 4.560      ; 3.330      ;
; 0.417  ; myvga:myvga0|stage1:s1|counter524:u1|counter800:u1|\G1:8:dffx ; myvga:myvga0|stage1:s1|address_cal:u5|address[10] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; 0.001        ; 4.580      ; 3.402      ;
; 0.419  ; myvga:myvga0|stage1:s1|counter524:u1|\G1:1:dffx               ; myvga:myvga0|stage1:s1|address_cal:u5|address[11] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; 0.001        ; 4.717      ; 3.281      ;
; 0.424  ; myvga:myvga0|stage1:s1|counter524:u1|\G1:1:dffx               ; myvga:myvga0|stage1:s1|address_cal:u5|address[14] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; 0.001        ; 4.719      ; 3.277      ;
; 0.458  ; myvga:myvga0|stage1:s1|counter524:u1|\G1:2:dffx               ; myvga:myvga0|stage1:s1|address_cal:u5|address[15] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; 0.001        ; 4.719      ; 3.240      ;
; 0.469  ; myvga:myvga0|stage1:s1|counter524:u1|\G1:0:dffx               ; myvga:myvga0|stage1:s1|address_cal:u5|address[15] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; 0.001        ; 4.719      ; 3.229      ;
; 0.476  ; myvga:myvga0|stage1:s1|counter524:u1|\G1:1:dffx               ; myvga:myvga0|stage1:s1|address_cal:u5|address[15] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; 0.001        ; 4.719      ; 3.222      ;
; 0.487  ; myvga:myvga0|stage1:s1|counter524:u1|counter800:u1|\G1:7:dffx ; myvga:myvga0|stage1:s1|address_cal:u5|address[10] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; 0.001        ; 4.580      ; 3.332      ;
; 0.500  ; myvga:myvga0|stage1:s1|counter524:u1|\G1:4:dffx               ; myvga:myvga0|stage1:s1|address_cal:u5|address[14] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; 0.001        ; 4.719      ; 3.201      ;
; 0.501  ; myvga:myvga0|stage1:s1|counter524:u1|counter800:u1|\G1:8:dffx ; myvga:myvga0|stage1:s1|address_cal:u5|address[8]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; 0.001        ; 4.562      ; 3.221      ;
; 0.505  ; myvga:myvga0|stage1:s1|counter524:u1|counter800:u1|\G1:8:dffx ; myvga:myvga0|stage1:s1|address_cal:u5|address[13] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; 0.001        ; 4.561      ; 3.218      ;
; 0.508  ; myvga:myvga0|stage1:s1|counter524:u1|\G1:2:dffx               ; myvga:myvga0|stage1:s1|address_cal:u5|address[14] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; 0.001        ; 4.719      ; 3.193      ;
; 0.514  ; myvga:myvga0|stage1:s1|counter524:u1|\G1:0:dffx               ; myvga:myvga0|stage1:s1|address_cal:u5|address[14] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; 0.001        ; 4.719      ; 3.187      ;
; 0.525  ; myvga:myvga0|stage1:s1|counter524:u1|counter800:u1|\G1:9:dffx ; myvga:myvga0|stage1:s1|address_cal:u5|address[12] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; 0.001        ; 4.560      ; 3.172      ;
; 0.529  ; myvga:myvga0|stage1:s1|counter524:u1|counter800:u1|\G1:8:dffx ; myvga:myvga0|stage1:s1|address_cal:u5|address[11] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; 0.001        ; 4.719      ; 3.173      ;
; 0.551  ; myvga:myvga0|stage1:s1|counter524:u1|counter800:u1|\G1:7:dffx ; myvga:myvga0|stage1:s1|address_cal:u5|address[9]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; 0.001        ; 4.691      ; 3.385      ;
; 0.578  ; myvga:myvga0|stage1:s1|counter524:u1|counter800:u1|\G1:9:dffx ; myvga:myvga0|stage1:s1|address_cal:u5|address[13] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; 0.001        ; 4.561      ; 3.145      ;
; 0.585  ; myvga:myvga0|stage1:s1|counter524:u1|\G1:3:dffx               ; myvga:myvga0|stage1:s1|address_cal:u5|address[11] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; 0.001        ; 4.718      ; 3.116      ;
; 0.591  ; myvga:myvga0|stage1:s1|counter524:u1|\G1:0:dffx               ; myvga:myvga0|stage1:s1|address_cal:u5|address[9]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; 0.001        ; 4.689      ; 3.343      ;
; 0.602  ; myvga:myvga0|stage1:s1|counter524:u1|counter800:u1|\G1:9:dffx ; myvga:myvga0|stage1:s1|address_cal:u5|address[11] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; 0.001        ; 4.719      ; 3.100      ;
; 0.644  ; myvga:myvga0|stage1:s1|counter524:u1|counter800:u1|\G1:8:dffx ; myvga:myvga0|stage1:s1|address_cal:u5|address[12] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; 0.001        ; 4.560      ; 3.053      ;
; 0.661  ; myvga:myvga0|stage1:s1|counter524:u1|\G1:2:dffx               ; myvga:myvga0|stage1:s1|address_cal:u5|address[9]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; 0.001        ; 4.689      ; 3.273      ;
; 0.688  ; myvga:myvga0|stage1:s1|counter524:u1|counter800:u1|\G1:8:dffx ; myvga:myvga0|stage1:s1|address_cal:u5|address[15] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; 0.001        ; 4.721      ; 3.012      ;
; 0.703  ; myvga:myvga0|stage1:s1|counter524:u1|counter800:u1|\G1:9:dffx ; myvga:myvga0|stage1:s1|address_cal:u5|address[14] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; 0.001        ; 4.721      ; 3.000      ;
; 0.706  ; myvga:myvga0|stage1:s1|counter524:u1|counter800:u1|\G1:9:dffx ; myvga:myvga0|stage1:s1|address_cal:u5|address[9]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; 0.001        ; 4.691      ; 3.230      ;
; 0.714  ; myvga:myvga0|stage1:s1|counter524:u1|counter800:u1|\G1:7:dffx ; myvga:myvga0|stage1:s1|address_cal:u5|address[12] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; 0.001        ; 4.560      ; 2.983      ;
; 0.746  ; myvga:myvga0|stage1:s1|counter524:u1|\G1:4:dffx               ; myvga:myvga0|stage1:s1|address_cal:u5|address[12] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; 0.001        ; 4.558      ; 2.949      ;
; 0.755  ; myvga:myvga0|stage1:s1|counter524:u1|counter800:u1|\G1:9:dffx ; myvga:myvga0|stage1:s1|address_cal:u5|address[15] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; 0.001        ; 4.721      ; 2.945      ;
; 0.767  ; myvga:myvga0|stage1:s1|counter524:u1|counter800:u1|\G1:7:dffx ; myvga:myvga0|stage1:s1|address_cal:u5|address[13] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; 0.001        ; 4.561      ; 2.956      ;
; 0.772  ; myvga:myvga0|stage1:s1|counter524:u1|\G1:6:dffx               ; myvga:myvga0|stage1:s1|address_cal:u5|address[14] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; 0.001        ; 4.719      ; 2.929      ;
; 0.772  ; myvga:myvga0|stage1:s1|counter524:u1|\G1:8:dffx               ; myvga:myvga0|stage1:s1|address_cal:u5|address[15] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; 0.001        ; 4.720      ; 2.927      ;
+--------+---------------------------------------------------------------+---------------------------------------------------+--------------------------------------------------+-------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx'                                                                                                                                                                                             ;
+--------+---------------------------------------------------------------+---------------------------------------------------+--------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                     ; To Node                                           ; Launch Clock                                     ; Latch Clock                                     ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------+---------------------------------------------------+--------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; -3.362 ; myvga:myvga0|stage1:s1|counter524:u1|\G1:2:dffx               ; myvga:myvga0|stage1:s1|address_cal:u5|address[11] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; 0.000        ; 5.359      ; 2.067      ;
; -3.308 ; myvga:myvga0|stage1:s1|counter524:u1|\G1:2:dffx               ; myvga:myvga0|stage1:s1|address_cal:u5|address[14] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; 0.000        ; 5.361      ; 2.123      ;
; -3.249 ; myvga:myvga0|stage1:s1|counter524:u1|\G1:2:dffx               ; myvga:myvga0|stage1:s1|address_cal:u5|address[15] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; 0.000        ; 5.361      ; 2.182      ;
; -3.215 ; myvga:myvga0|stage1:s1|counter524:u1|\G1:4:dffx               ; myvga:myvga0|stage1:s1|address_cal:u5|address[11] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; 0.000        ; 5.359      ; 2.214      ;
; -3.212 ; myvga:myvga0|stage1:s1|counter524:u1|\G1:1:dffx               ; myvga:myvga0|stage1:s1|address_cal:u5|address[14] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; 0.000        ; 5.361      ; 2.219      ;
; -3.210 ; myvga:myvga0|stage1:s1|counter524:u1|\G1:0:dffx               ; myvga:myvga0|stage1:s1|address_cal:u5|address[14] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; 0.000        ; 5.361      ; 2.221      ;
; -3.161 ; myvga:myvga0|stage1:s1|counter524:u1|\G1:7:dffx               ; myvga:myvga0|stage1:s1|address_cal:u5|address[14] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; 0.000        ; 5.362      ; 2.271      ;
; -3.158 ; myvga:myvga0|stage1:s1|counter524:u1|\G1:4:dffx               ; myvga:myvga0|stage1:s1|address_cal:u5|address[14] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; 0.000        ; 5.361      ; 2.273      ;
; -3.152 ; myvga:myvga0|stage1:s1|counter524:u1|\G1:1:dffx               ; myvga:myvga0|stage1:s1|address_cal:u5|address[15] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; 0.000        ; 5.361      ; 2.279      ;
; -3.126 ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx               ; myvga:myvga0|stage1:s1|address_cal:u5|address[14] ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx  ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; 0.000        ; 5.280      ; 2.367      ;
; -3.098 ; myvga:myvga0|stage1:s1|counter524:u1|\G1:4:dffx               ; myvga:myvga0|stage1:s1|address_cal:u5|address[15] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; 0.000        ; 5.361      ; 2.333      ;
; -3.085 ; myvga:myvga0|stage1:s1|counter524:u1|counter800:u1|\G1:7:dffx ; myvga:myvga0|stage1:s1|address_cal:u5|address[14] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; 0.000        ; 5.363      ; 2.348      ;
; -3.079 ; myvga:myvga0|stage1:s1|counter524:u1|\G1:0:dffx               ; myvga:myvga0|stage1:s1|address_cal:u5|address[11] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; 0.000        ; 5.359      ; 2.350      ;
; -3.074 ; myvga:myvga0|stage1:s1|counter524:u1|\G1:1:dffx               ; myvga:myvga0|stage1:s1|address_cal:u5|address[11] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; 0.000        ; 5.359      ; 2.355      ;
; -3.070 ; myvga:myvga0|stage1:s1|counter524:u1|\G1:3:dffx               ; myvga:myvga0|stage1:s1|address_cal:u5|address[14] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; 0.000        ; 5.362      ; 2.362      ;
; -3.064 ; myvga:myvga0|stage1:s1|counter524:u1|\G1:0:dffx               ; myvga:myvga0|stage1:s1|address_cal:u5|address[15] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; 0.000        ; 5.361      ; 2.367      ;
; -3.053 ; myvga:myvga0|stage1:s1|counter524:u1|\G1:6:dffx               ; myvga:myvga0|stage1:s1|address_cal:u5|address[14] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; 0.000        ; 5.361      ; 2.378      ;
; -3.008 ; myvga:myvga0|stage1:s1|counter524:u1|\G1:3:dffx               ; myvga:myvga0|stage1:s1|address_cal:u5|address[15] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; 0.000        ; 5.362      ; 2.424      ;
; -3.003 ; myvga:myvga0|stage1:s1|counter524:u1|counter800:u1|\G1:7:dffx ; myvga:myvga0|stage1:s1|address_cal:u5|address[15] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; 0.000        ; 5.363      ; 2.430      ;
; -2.978 ; myvga:myvga0|stage1:s1|counter524:u1|\G1:2:dffx               ; myvga:myvga0|stage1:s1|address_cal:u5|address[12] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; 0.000        ; 5.195      ; 2.287      ;
; -2.977 ; myvga:myvga0|stage1:s1|counter524:u1|\G1:6:dffx               ; myvga:myvga0|stage1:s1|address_cal:u5|address[15] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; 0.000        ; 5.361      ; 2.454      ;
; -2.953 ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx               ; myvga:myvga0|stage1:s1|address_cal:u5|address[15] ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx  ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; 0.000        ; 5.280      ; 2.540      ;
; -2.933 ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx               ; myvga:myvga0|stage1:s1|address_cal:u5|address[12] ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx  ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; 0.000        ; 5.114      ; 2.394      ;
; -2.930 ; myvga:myvga0|stage1:s1|counter524:u1|\G1:3:dffx               ; myvga:myvga0|stage1:s1|address_cal:u5|address[11] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; 0.000        ; 5.360      ; 2.500      ;
; -2.911 ; myvga:myvga0|stage1:s1|counter524:u1|\G1:2:dffx               ; myvga:myvga0|stage1:s1|address_cal:u5|address[13] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; 0.000        ; 5.195      ; 2.354      ;
; -2.910 ; myvga:myvga0|stage1:s1|counter524:u1|counter800:u1|\G1:8:dffx ; myvga:myvga0|stage1:s1|address_cal:u5|address[14] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; 0.000        ; 5.363      ; 2.523      ;
; -2.903 ; myvga:myvga0|stage1:s1|counter524:u1|counter800:u1|\G1:7:dffx ; myvga:myvga0|stage1:s1|address_cal:u5|address[11] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; 0.000        ; 5.361      ; 2.528      ;
; -2.894 ; myvga:myvga0|stage1:s1|counter524:u1|counter800:u1|\G1:9:dffx ; myvga:myvga0|stage1:s1|address_cal:u5|address[14] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; 0.000        ; 5.363      ; 2.539      ;
; -2.892 ; myvga:myvga0|stage1:s1|counter524:u1|\G1:3:dffx               ; myvga:myvga0|stage1:s1|address_cal:u5|address[12] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; 0.000        ; 5.196      ; 2.374      ;
; -2.891 ; myvga:myvga0|stage1:s1|counter524:u1|\G1:8:dffx               ; myvga:myvga0|stage1:s1|address_cal:u5|address[15] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; 0.000        ; 5.362      ; 2.541      ;
; -2.885 ; myvga:myvga0|stage1:s1|counter524:u1|\G1:1:dffx               ; myvga:myvga0|stage1:s1|address_cal:u5|address[12] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; 0.000        ; 5.195      ; 2.380      ;
; -2.880 ; myvga:myvga0|stage1:s1|counter524:u1|\G1:0:dffx               ; myvga:myvga0|stage1:s1|address_cal:u5|address[12] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; 0.000        ; 5.195      ; 2.385      ;
; -2.878 ; myvga:myvga0|stage1:s1|counter524:u1|\G1:1:dffx               ; myvga:myvga0|stage1:s1|address_cal:u5|address[10] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; 0.000        ; 5.215      ; 2.407      ;
; -2.862 ; myvga:myvga0|stage1:s1|counter524:u1|\G1:6:dffx               ; myvga:myvga0|stage1:s1|address_cal:u5|address[13] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; 0.000        ; 5.195      ; 2.403      ;
; -2.840 ; myvga:myvga0|stage1:s1|counter524:u1|\G1:4:dffx               ; myvga:myvga0|stage1:s1|address_cal:u5|address[13] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; 0.000        ; 5.195      ; 2.425      ;
; -2.828 ; myvga:myvga0|stage1:s1|counter524:u1|counter800:u1|\G1:8:dffx ; myvga:myvga0|stage1:s1|address_cal:u5|address[15] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; 0.000        ; 5.363      ; 2.605      ;
; -2.828 ; myvga:myvga0|stage1:s1|counter524:u1|\G1:4:dffx               ; myvga:myvga0|stage1:s1|address_cal:u5|address[12] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; 0.000        ; 5.195      ; 2.437      ;
; -2.827 ; myvga:myvga0|stage1:s1|counter524:u1|\G1:7:dffx               ; myvga:myvga0|stage1:s1|address_cal:u5|address[15] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; 0.000        ; 5.362      ; 2.605      ;
; -2.815 ; myvga:myvga0|stage1:s1|counter524:u1|counter800:u1|\G1:9:dffx ; myvga:myvga0|stage1:s1|address_cal:u5|address[15] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; 0.000        ; 5.363      ; 2.618      ;
; -2.813 ; myvga:myvga0|stage1:s1|counter524:u1|\G1:0:dffx               ; myvga:myvga0|stage1:s1|address_cal:u5|address[13] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; 0.000        ; 5.195      ; 2.452      ;
; -2.808 ; myvga:myvga0|stage1:s1|counter524:u1|\G1:1:dffx               ; myvga:myvga0|stage1:s1|address_cal:u5|address[13] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; 0.000        ; 5.195      ; 2.457      ;
; -2.758 ; myvga:myvga0|stage1:s1|counter524:u1|counter800:u1|\G1:7:dffx ; myvga:myvga0|stage1:s1|address_cal:u5|address[12] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; 0.000        ; 5.197      ; 2.509      ;
; -2.736 ; myvga:myvga0|stage1:s1|counter524:u1|\G1:3:dffx               ; myvga:myvga0|stage1:s1|address_cal:u5|address[10] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; 0.000        ; 5.216      ; 2.550      ;
; -2.728 ; myvga:myvga0|stage1:s1|counter524:u1|counter800:u1|\G1:8:dffx ; myvga:myvga0|stage1:s1|address_cal:u5|address[11] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; 0.000        ; 5.361      ; 2.703      ;
; -2.715 ; myvga:myvga0|stage1:s1|counter524:u1|counter800:u1|\G1:9:dffx ; myvga:myvga0|stage1:s1|address_cal:u5|address[11] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; 0.000        ; 5.361      ; 2.716      ;
; -2.713 ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx               ; myvga:myvga0|stage1:s1|address_cal:u5|address[14] ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx  ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; -0.500       ; 5.280      ; 2.300      ;
; -2.664 ; myvga:myvga0|stage1:s1|counter524:u1|\G1:3:dffx               ; myvga:myvga0|stage1:s1|address_cal:u5|address[13] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; 0.000        ; 5.196      ; 2.602      ;
; -2.655 ; myvga:myvga0|stage1:s1|counter524:u1|counter800:u1|\G1:7:dffx ; myvga:myvga0|stage1:s1|address_cal:u5|address[13] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; 0.000        ; 5.197      ; 2.612      ;
; -2.631 ; myvga:myvga0|stage1:s1|counter524:u1|\G1:0:dffx               ; myvga:myvga0|stage1:s1|address_cal:u5|address[9]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; 0.000        ; 5.329      ; 2.768      ;
; -2.628 ; myvga:myvga0|stage1:s1|counter524:u1|\G1:0:dffx               ; myvga:myvga0|stage1:s1|address_cal:u5|address[10] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; 0.000        ; 5.215      ; 2.657      ;
; -2.620 ; myvga:myvga0|stage1:s1|counter524:u1|\G1:2:dffx               ; myvga:myvga0|stage1:s1|address_cal:u5|address[9]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; 0.000        ; 5.329      ; 2.779      ;
; -2.617 ; myvga:myvga0|stage1:s1|counter524:u1|\G1:2:dffx               ; myvga:myvga0|stage1:s1|address_cal:u5|address[10] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; 0.000        ; 5.215      ; 2.668      ;
; -2.613 ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx               ; myvga:myvga0|stage1:s1|address_cal:u5|address[13] ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx  ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; 0.000        ; 5.114      ; 2.714      ;
; -2.583 ; myvga:myvga0|stage1:s1|counter524:u1|counter800:u1|\G1:8:dffx ; myvga:myvga0|stage1:s1|address_cal:u5|address[12] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; 0.000        ; 5.197      ; 2.684      ;
; -2.567 ; myvga:myvga0|stage1:s1|counter524:u1|counter800:u1|\G1:9:dffx ; myvga:myvga0|stage1:s1|address_cal:u5|address[12] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; 0.000        ; 5.197      ; 2.700      ;
; -2.563 ; myvga:myvga0|stage1:s1|counter524:u1|counter800:u1|\G1:9:dffx ; myvga:myvga0|stage1:s1|address_cal:u5|address[9]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; 0.000        ; 5.331      ; 2.838      ;
; -2.510 ; myvga:myvga0|stage1:s1|counter524:u1|counter800:u1|\G1:7:dffx ; myvga:myvga0|stage1:s1|address_cal:u5|address[10] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; 0.000        ; 5.217      ; 2.777      ;
; -2.501 ; myvga:myvga0|stage1:s1|counter524:u1|counter800:u1|\G1:7:dffx ; myvga:myvga0|stage1:s1|address_cal:u5|address[9]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; 0.000        ; 5.331      ; 2.900      ;
; -2.486 ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx               ; myvga:myvga0|stage1:s1|address_cal:u5|address[12] ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx  ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; -0.500       ; 5.114      ; 2.361      ;
; -2.480 ; myvga:myvga0|stage1:s1|counter524:u1|counter800:u1|\G1:8:dffx ; myvga:myvga0|stage1:s1|address_cal:u5|address[13] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; 0.000        ; 5.197      ; 2.787      ;
; -2.479 ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx               ; myvga:myvga0|stage1:s1|address_cal:u5|address[15] ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx  ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; -0.500       ; 5.280      ; 2.534      ;
; -2.467 ; myvga:myvga0|stage1:s1|counter524:u1|counter800:u1|\G1:9:dffx ; myvga:myvga0|stage1:s1|address_cal:u5|address[13] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; 0.000        ; 5.197      ; 2.800      ;
; -2.360 ; myvga:myvga0|stage1:s1|counter524:u1|counter800:u1|\G1:8:dffx ; myvga:myvga0|stage1:s1|address_cal:u5|address[8]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; 0.000        ; 5.198      ; 2.908      ;
; -2.360 ; myvga:myvga0|stage1:s1|counter524:u1|\G1:2:dffx               ; myvga:myvga0|stage1:s1|address_cal:u5|address[16] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; 0.000        ; 5.208      ; 2.918      ;
; -2.344 ; myvga:myvga0|stage1:s1|counter524:u1|\G1:0:dffx               ; myvga:myvga0|stage1:s1|address_cal:u5|address[8]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; 0.000        ; 5.196      ; 2.922      ;
; -2.335 ; myvga:myvga0|stage1:s1|counter524:u1|counter800:u1|\G1:8:dffx ; myvga:myvga0|stage1:s1|address_cal:u5|address[10] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; 0.000        ; 5.217      ; 2.952      ;
; -2.326 ; myvga:myvga0|stage1:s1|counter524:u1|counter800:u1|\G1:8:dffx ; myvga:myvga0|stage1:s1|address_cal:u5|address[9]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; 0.000        ; 5.331      ; 3.075      ;
; -2.319 ; myvga:myvga0|stage1:s1|counter524:u1|\G1:2:dffx               ; myvga:myvga0|stage1:s1|address_cal:u5|address[17] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; 0.000        ; 5.206      ; 2.957      ;
; -2.319 ; myvga:myvga0|stage1:s1|counter524:u1|counter800:u1|\G1:9:dffx ; myvga:myvga0|stage1:s1|address_cal:u5|address[10] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; 0.000        ; 5.217      ; 2.968      ;
; -2.288 ; myvga:myvga0|stage1:s1|counter524:u1|\G1:1:dffx               ; myvga:myvga0|stage1:s1|address_cal:u5|address[16] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; 0.000        ; 5.208      ; 2.990      ;
; -2.283 ; myvga:myvga0|stage1:s1|counter524:u1|counter800:u1|\G1:7:dffx ; myvga:myvga0|stage1:s1|address_cal:u5|address[8]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; 0.000        ; 5.198      ; 2.985      ;
; -2.265 ; myvga:myvga0|stage1:s1|counter524:u1|\G1:2:dffx               ; myvga:myvga0|stage1:s1|address_cal:u5|address[18] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; 0.000        ; 5.208      ; 3.013      ;
; -2.244 ; myvga:myvga0|stage1:s1|counter524:u1|\G1:1:dffx               ; myvga:myvga0|stage1:s1|address_cal:u5|address[8]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; 0.000        ; 5.196      ; 3.022      ;
; -2.222 ; myvga:myvga0|stage1:s1|counter524:u1|\G1:1:dffx               ; myvga:myvga0|stage1:s1|address_cal:u5|address[17] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; 0.000        ; 5.206      ; 3.054      ;
; -2.222 ; myvga:myvga0|stage1:s1|counter524:u1|\G1:0:dffx               ; myvga:myvga0|stage1:s1|address_cal:u5|address[16] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; 0.000        ; 5.208      ; 3.056      ;
; -2.221 ; myvga:myvga0|stage1:s1|counter524:u1|\G1:1:dffx               ; myvga:myvga0|stage1:s1|address_cal:u5|address[9]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; 0.000        ; 5.329      ; 3.178      ;
; -2.213 ; myvga:myvga0|stage1:s1|counter524:u1|\G1:4:dffx               ; myvga:myvga0|stage1:s1|address_cal:u5|address[16] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; 0.000        ; 5.208      ; 3.065      ;
; -2.193 ; myvga:myvga0|stage1:s1|counter524:u1|\G1:1:dffx               ; myvga:myvga0|stage1:s1|address_cal:u5|address[18] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; 0.000        ; 5.208      ; 3.085      ;
; -2.179 ; myvga:myvga0|stage1:s1|counter524:u1|\G1:0:dffx               ; myvga:myvga0|stage1:s1|address_cal:u5|address[7]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; 0.000        ; 5.197      ; 3.088      ;
; -2.168 ; myvga:myvga0|stage1:s1|counter524:u1|\G1:4:dffx               ; myvga:myvga0|stage1:s1|address_cal:u5|address[17] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; 0.000        ; 5.206      ; 3.108      ;
; -2.161 ; myvga:myvga0|stage1:s1|counter524:u1|counter800:u1|\G1:7:dffx ; myvga:myvga0|stage1:s1|address_cal:u5|address[16] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; 0.000        ; 5.210      ; 3.119      ;
; -2.146 ; myvga:myvga0|stage1:s1|counter524:u1|\G1:3:dffx               ; myvga:myvga0|stage1:s1|address_cal:u5|address[16] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; 0.000        ; 5.209      ; 3.133      ;
; -2.134 ; myvga:myvga0|stage1:s1|counter524:u1|\G1:0:dffx               ; myvga:myvga0|stage1:s1|address_cal:u5|address[17] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; 0.000        ; 5.206      ; 3.142      ;
; -2.131 ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx               ; myvga:myvga0|stage1:s1|address_cal:u5|address[13] ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx  ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; -0.500       ; 5.114      ; 2.716      ;
; -2.127 ; myvga:myvga0|stage1:s1|counter524:u1|\G1:0:dffx               ; myvga:myvga0|stage1:s1|address_cal:u5|address[18] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; 0.000        ; 5.208      ; 3.151      ;
; -2.125 ; myvga:myvga0|stage1:s1|counter524:u1|counter800:u1|\G1:7:dffx ; myvga:myvga0|stage1:s1|address_cal:u5|address[7]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; 0.000        ; 5.199      ; 3.144      ;
; -2.118 ; myvga:myvga0|stage1:s1|counter524:u1|\G1:4:dffx               ; myvga:myvga0|stage1:s1|address_cal:u5|address[18] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; 0.000        ; 5.208      ; 3.160      ;
; -2.115 ; myvga:myvga0|stage1:s1|counter524:u1|\G1:6:dffx               ; myvga:myvga0|stage1:s1|address_cal:u5|address[16] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; 0.000        ; 5.208      ; 3.163      ;
; -2.084 ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx               ; myvga:myvga0|stage1:s1|address_cal:u5|address[16] ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx  ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; 0.000        ; 5.127      ; 3.256      ;
; -2.078 ; myvga:myvga0|stage1:s1|counter524:u1|\G1:3:dffx               ; myvga:myvga0|stage1:s1|address_cal:u5|address[17] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; 0.000        ; 5.207      ; 3.199      ;
; -2.073 ; myvga:myvga0|stage1:s1|counter524:u1|counter800:u1|\G1:7:dffx ; myvga:myvga0|stage1:s1|address_cal:u5|address[17] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; 0.000        ; 5.208      ; 3.205      ;
; -2.066 ; myvga:myvga0|stage1:s1|counter524:u1|counter800:u1|\G1:7:dffx ; myvga:myvga0|stage1:s1|address_cal:u5|address[18] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; 0.000        ; 5.210      ; 3.214      ;
; -2.062 ; myvga:myvga0|stage1:s1|counter524:u1|\G1:9:dffx               ; myvga:myvga0|stage1:s1|address_cal:u5|address[16] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; 0.000        ; 5.209      ; 3.217      ;
; -2.051 ; myvga:myvga0|stage1:s1|counter524:u1|\G1:3:dffx               ; myvga:myvga0|stage1:s1|address_cal:u5|address[18] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; 0.000        ; 5.209      ; 3.228      ;
; -2.050 ; myvga:myvga0|stage1:s1|counter524:u1|counter800:u1|\G1:5:dffx ; myvga:myvga0|stage1:s1|address_cal:u5|address[5]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; 0.000        ; 5.194      ; 3.214      ;
; -2.027 ; myvga:myvga0|stage1:s1|counter524:u1|\G1:6:dffx               ; myvga:myvga0|stage1:s1|address_cal:u5|address[17] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; 0.000        ; 5.206      ; 3.249      ;
; -2.023 ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx               ; myvga:myvga0|stage1:s1|address_cal:u5|address[17] ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx  ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; 0.000        ; 5.125      ; 3.315      ;
; -2.020 ; myvga:myvga0|stage1:s1|counter524:u1|\G1:6:dffx               ; myvga:myvga0|stage1:s1|address_cal:u5|address[18] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; 0.000        ; 5.208      ; 3.258      ;
; -1.989 ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx               ; myvga:myvga0|stage1:s1|address_cal:u5|address[18] ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx  ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; 0.000        ; 5.127      ; 3.351      ;
; -1.986 ; myvga:myvga0|stage1:s1|counter524:u1|counter800:u1|\G1:8:dffx ; myvga:myvga0|stage1:s1|address_cal:u5|address[16] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; 0.000        ; 5.210      ; 3.294      ;
+--------+---------------------------------------------------------------+---------------------------------------------------+--------------------------------------------------+-------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'pll0|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                           ;
+--------+------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                            ; To Node                                                                                                  ; Launch Clock                                     ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; -0.237 ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx                                                      ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx                                                          ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.350      ; 0.597      ;
; -0.222 ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx                                                      ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx                                                          ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.350      ; 0.612      ;
; 0.353  ; myvga:myvga0|stage1:s1|counter524:u1|\G1:1:dffx                                                      ; myvga:myvga0|stage1:s1|counter524:u1|\G1:1:dffx                                                          ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353  ; myvga:myvga0|stage1:s1|counter524:u1|\G1:2:dffx                                                      ; myvga:myvga0|stage1:s1|counter524:u1|\G1:2:dffx                                                          ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353  ; myvga:myvga0|stage1:s1|counter524:u1|\G1:3:dffx                                                      ; myvga:myvga0|stage1:s1|counter524:u1|\G1:3:dffx                                                          ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353  ; myvga:myvga0|stage1:s1|counter524:u1|\G1:4:dffx                                                      ; myvga:myvga0|stage1:s1|counter524:u1|\G1:4:dffx                                                          ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353  ; myvga:myvga0|stage1:s1|counter524:u1|\G1:6:dffx                                                      ; myvga:myvga0|stage1:s1|counter524:u1|\G1:6:dffx                                                          ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353  ; myvga:myvga0|stage1:s1|counter524:u1|\G1:7:dffx                                                      ; myvga:myvga0|stage1:s1|counter524:u1|\G1:7:dffx                                                          ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353  ; myvga:myvga0|stage1:s1|counter524:u1|\G1:8:dffx                                                      ; myvga:myvga0|stage1:s1|counter524:u1|\G1:8:dffx                                                          ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353  ; myvga:myvga0|stage1:s1|counter524:u1|\G1:9:dffx                                                      ; myvga:myvga0|stage1:s1|counter524:u1|\G1:9:dffx                                                          ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353  ; myvga:myvga0|stage1:s1|counter524:u1|\G1:0:dffx                                                      ; myvga:myvga0|stage1:s1|counter524:u1|\G1:0:dffx                                                          ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.570  ; myvga:myvga0|stage1:s1|counter524:u1|counter800:u1|\G1:1:dffx                                        ; myvga:myvga0|stage1:s1|counter524:u1|counter800:u1|\G1:1:dffx                                            ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 0.830      ;
; 0.587  ; myvga:myvga0|stage1:s1|counter524:u1|counter800:u1|\G1:2:dffx                                        ; myvga:myvga0|stage1:s1|counter524:u1|counter800:u1|\G1:2:dffx                                            ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.831      ;
; 0.595  ; myvga:myvga0|stage1:s1|counter524:u1|counter800:u1|\G1:0:dffx                                        ; myvga:myvga0|stage1:s1|counter524:u1|counter800:u1|\G1:0:dffx                                            ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 0.855      ;
; 0.726  ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx                                                      ; myvga:myvga0|stage1:s1|counter524:u1|\G1:7:dffx                                                          ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.350      ; 1.560      ;
; 0.757  ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx                                                      ; myvga:myvga0|stage1:s1|counter524:u1|\G1:7:dffx                                                          ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.350      ; 1.591      ;
; 0.833  ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx                                                      ; myvga:myvga0|stage1:s1|counter524:u1|\G1:9:dffx                                                          ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.350      ; 1.667      ;
; 0.834  ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx                                                      ; myvga:myvga0|stage1:s1|counter524:u1|\G1:3:dffx                                                          ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.350      ; 1.668      ;
; 0.862  ; myvga:myvga0|stage1:s1|counter524:u1|counter800:u1|\G1:0:dffx                                        ; myvga:myvga0|stage1:s1|counter524:u1|counter800:u1|\G1:1:dffx                                            ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 1.122      ;
; 0.864  ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx                                                      ; myvga:myvga0|stage1:s1|counter524:u1|\G1:9:dffx                                                          ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.350      ; 1.698      ;
; 0.872  ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx                                                      ; myvga:myvga0|stage1:s1|counter524:u1|\G1:8:dffx                                                          ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.350      ; 1.706      ;
; 0.883  ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx                                                      ; myvga:myvga0|stage1:s1|counter524:u1|\G1:3:dffx                                                          ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.350      ; 1.717      ;
; 0.958  ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx                                                      ; myvga:myvga0|stage1:s1|counter524:u1|\G1:8:dffx                                                          ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.350      ; 1.792      ;
; 1.021  ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx                                                      ; myvga:myvga0|stage1:s1|counter524:u1|\G1:6:dffx                                                          ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.351      ; 1.856      ;
; 1.023  ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx                                                      ; myvga:myvga0|stage1:s1|counter524:u1|\G1:1:dffx                                                          ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.351      ; 1.858      ;
; 1.023  ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx                                                      ; myvga:myvga0|stage1:s1|counter524:u1|\G1:0:dffx                                                          ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.351      ; 1.858      ;
; 1.024  ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx                                                      ; myvga:myvga0|stage1:s1|counter524:u1|\G1:2:dffx                                                          ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.351      ; 1.859      ;
; 1.024  ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx                                                      ; myvga:myvga0|stage1:s1|counter524:u1|\G1:4:dffx                                                          ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.351      ; 1.859      ;
; 1.103  ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx                                                      ; myvga:myvga0|stage1:s1|counter524:u1|\G1:1:dffx                                                          ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.351      ; 1.938      ;
; 1.103  ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx                                                      ; myvga:myvga0|stage1:s1|counter524:u1|\G1:6:dffx                                                          ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.351      ; 1.938      ;
; 1.103  ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx                                                      ; myvga:myvga0|stage1:s1|counter524:u1|\G1:0:dffx                                                          ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.351      ; 1.938      ;
; 1.104  ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx                                                      ; myvga:myvga0|stage1:s1|counter524:u1|\G1:2:dffx                                                          ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.351      ; 1.939      ;
; 1.104  ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx                                                      ; myvga:myvga0|stage1:s1|counter524:u1|\G1:4:dffx                                                          ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.351      ; 1.939      ;
; 1.280  ; myvga:myvga0|vmem:s2|altsyncram:altsyncram_component|altsyncram_g691:auto_generated|address_reg_a[0] ; myvga:myvga0|vmem:s2|altsyncram:altsyncram_component|altsyncram_g691:auto_generated|out_address_reg_a[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.307     ; 1.144      ;
; 1.281  ; myvga:myvga0|stage1:s1|counter524:u1|counter800:u1|\G1:1:dffx                                        ; myvga:myvga0|stage1:s1|counter524:u1|counter800:u1|\G1:2:dffx                                            ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.336     ; 1.116      ;
; 1.298  ; myvga:myvga0|stage1:s1|counter524:u1|counter800:u1|\G1:0:dffx                                        ; myvga:myvga0|stage1:s1|counter524:u1|counter800:u1|\G1:2:dffx                                            ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.336     ; 1.133      ;
; 1.318  ; myvga:myvga0|stage1:s1|counter524:u1|\G1:7:dffx                                                      ; myvga:myvga0|stage1:s1|counter524:u1|\G1:9:dffx                                                          ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.562      ;
; 1.322  ; myvga:myvga0|vmem:s2|altsyncram:altsyncram_component|altsyncram_g691:auto_generated|address_reg_a[1] ; myvga:myvga0|vmem:s2|altsyncram:altsyncram_component|altsyncram_g691:auto_generated|out_address_reg_a[1] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.307     ; 1.186      ;
; 1.334  ; myvga:myvga0|vmem:s2|altsyncram:altsyncram_component|altsyncram_g691:auto_generated|address_reg_a[2] ; myvga:myvga0|vmem:s2|altsyncram:altsyncram_component|altsyncram_g691:auto_generated|out_address_reg_a[2] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.311     ; 1.194      ;
; 1.343  ; myvga:myvga0|stage1:s1|counter524:u1|counter800:u1|\G1:4:dffx                                        ; myvga:myvga0|stage1:s1|counter524:u1|counter800:u1|\G1:9:dffx                                            ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.587      ;
; 1.357  ; myvga:myvga0|stage1:s1|counter524:u1|\G1:7:dffx                                                      ; myvga:myvga0|stage1:s1|counter524:u1|\G1:8:dffx                                                          ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.601      ;
; 1.359  ; myvga:myvga0|stage1:s1|counter524:u1|counter800:u1|\G1:2:dffx                                        ; myvga:myvga0|stage1:s1|counter524:u1|counter800:u1|\G1:3:dffx                                            ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.603      ;
; 1.389  ; myvga:myvga0|stage1:s1|counter524:u1|counter800:u1|\G1:6:dffx                                        ; myvga:myvga0|stage1:s1|counter524:u1|counter800:u1|\G1:6:dffx                                            ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.633      ;
; 1.391  ; myvga:myvga0|stage1:s1|counter524:u1|\G1:6:dffx                                                      ; myvga:myvga0|stage1:s1|counter524:u1|\G1:7:dffx                                                          ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.634      ;
; 1.430  ; myvga:myvga0|stage1:s1|counter524:u1|counter800:u1|\G1:4:dffx                                        ; myvga:myvga0|stage1:s1|counter524:u1|counter800:u1|\G1:5:dffx                                            ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.067      ; 1.668      ;
; 1.432  ; myvga:myvga0|stage1:s1|counter524:u1|counter800:u1|\G1:9:dffx                                        ; myvga:myvga0|stage1:s1|counter524:u1|counter800:u1|\G1:9:dffx                                            ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.676      ;
; 1.453  ; myvga:myvga0|stage1:s1|counter524:u1|counter800:u1|\G1:8:dffx                                        ; myvga:myvga0|stage1:s1|counter524:u1|counter800:u1|\G1:8:dffx                                            ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.697      ;
; 1.498  ; myvga:myvga0|stage1:s1|counter524:u1|\G1:6:dffx                                                      ; myvga:myvga0|stage1:s1|counter524:u1|\G1:9:dffx                                                          ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.741      ;
; 1.512  ; myvga:myvga0|stage1:s1|counter524:u1|counter800:u1|\G1:2:dffx                                        ; myvga:myvga0|stage1:s1|counter524:u1|counter800:u1|\G1:4:dffx                                            ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.756      ;
; 1.521  ; myvga:myvga0|stage1:s1|counter524:u1|counter800:u1|\G1:6:dffx                                        ; myvga:myvga0|stage1:s1|counter524:u1|counter800:u1|\G1:8:dffx                                            ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.765      ;
; 1.530  ; myvga:myvga0|stage1:s1|counter524:u1|counter800:u1|\G1:4:dffx                                        ; myvga:myvga0|stage1:s1|counter524:u1|\G1:3:dffx                                                          ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 1.775      ;
; 1.533  ; myvga:myvga0|stage1:s1|counter524:u1|counter800:u1|\G1:4:dffx                                        ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx                                                          ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 1.778      ;
; 1.544  ; myvga:myvga0|stage1:s1|counter524:u1|counter800:u1|\G1:6:dffx                                        ; myvga:myvga0|stage1:s1|counter524:u1|counter800:u1|\G1:9:dffx                                            ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.788      ;
; 1.546  ; myvga:myvga0|stage1:s1|counter524:u1|\G1:6:dffx                                                      ; myvga:myvga0|stage1:s1|counter524:u1|\G1:8:dffx                                                          ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.789      ;
; 1.557  ; myvga:myvga0|stage1:s1|counter524:u1|\G1:3:dffx                                                      ; myvga:myvga0|stage1:s1|counter524:u1|\G1:7:dffx                                                          ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.801      ;
; 1.557  ; myvga:myvga0|stage1:s1|counter524:u1|counter800:u1|\G1:4:dffx                                        ; myvga:myvga0|stage1:s1|counter524:u1|counter800:u1|\G1:8:dffx                                            ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.801      ;
; 1.562  ; myvga:myvga0|stage1:s1|counter524:u1|counter800:u1|\G1:7:dffx                                        ; myvga:myvga0|stage1:s1|counter524:u1|counter800:u1|\G1:8:dffx                                            ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.806      ;
; 1.566  ; myvga:myvga0|stage1:s1|counter524:u1|counter800:u1|\G1:2:dffx                                        ; myvga:myvga0|stage1:s1|counter524:u1|counter800:u1|\G1:8:dffx                                            ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.810      ;
; 1.567  ; myvga:myvga0|stage1:s1|counter524:u1|counter800:u1|\G1:3:dffx                                        ; myvga:myvga0|stage1:s1|counter524:u1|counter800:u1|\G1:9:dffx                                            ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.811      ;
; 1.580  ; myvga:myvga0|stage1:s1|counter524:u1|counter800:u1|\G1:4:dffx                                        ; myvga:myvga0|stage1:s1|counter524:u1|\G1:7:dffx                                                          ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 1.825      ;
; 1.580  ; myvga:myvga0|stage1:s1|counter524:u1|counter800:u1|\G1:4:dffx                                        ; myvga:myvga0|stage1:s1|counter524:u1|\G1:8:dffx                                                          ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 1.825      ;
; 1.584  ; myvga:myvga0|stage1:s1|counter524:u1|counter800:u1|\G1:4:dffx                                        ; myvga:myvga0|stage1:s1|counter524:u1|\G1:9:dffx                                                          ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 1.829      ;
; 1.613  ; myvga:myvga0|stage1:s1|counter524:u1|counter800:u1|\G1:7:dffx                                        ; myvga:myvga0|stage1:s1|counter524:u1|counter800:u1|\G1:7:dffx                                            ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.857      ;
; 1.623  ; myvga:myvga0|stage1:s1|counter524:u1|counter800:u1|\G1:2:dffx                                        ; myvga:myvga0|stage1:s1|counter524:u1|counter800:u1|\G1:6:dffx                                            ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.867      ;
; 1.631  ; myvga:myvga0|stage1:s1|counter524:u1|counter800:u1|\G1:6:dffx                                        ; myvga:myvga0|stage1:s1|counter524:u1|counter800:u1|\G1:5:dffx                                            ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.067      ; 1.869      ;
; 1.632  ; myvga:myvga0|stage1:s1|counter524:u1|counter800:u1|\G1:0:dffx                                        ; myvga:myvga0|stage1:s1|counter524:u1|counter800:u1|\G1:9:dffx                                            ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.336     ; 1.467      ;
; 1.646  ; myvga:myvga0|stage1:s1|counter524:u1|\G1:8:dffx                                                      ; myvga:myvga0|stage1:s1|counter524:u1|\G1:9:dffx                                                          ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.890      ;
; 1.654  ; myvga:myvga0|stage1:s1|counter524:u1|counter800:u1|\G1:3:dffx                                        ; myvga:myvga0|stage1:s1|counter524:u1|counter800:u1|\G1:5:dffx                                            ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.067      ; 1.892      ;
; 1.664  ; myvga:myvga0|stage1:s1|counter524:u1|\G1:3:dffx                                                      ; myvga:myvga0|stage1:s1|counter524:u1|\G1:9:dffx                                                          ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.908      ;
; 1.672  ; myvga:myvga0|stage1:s1|counter524:u1|\G1:3:dffx                                                      ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx                                                          ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.916      ;
; 1.709  ; myvga:myvga0|stage1:s1|counter524:u1|counter800:u1|\G1:1:dffx                                        ; myvga:myvga0|stage1:s1|counter524:u1|counter800:u1|\G1:9:dffx                                            ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.336     ; 1.544      ;
; 1.710  ; myvga:myvga0|stage1:s1|counter524:u1|counter800:u1|\G1:0:dffx                                        ; myvga:myvga0|stage1:s1|counter524:u1|counter800:u1|\G1:5:dffx                                            ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.342     ; 1.539      ;
; 1.710  ; myvga:myvga0|stage1:s1|counter524:u1|\G1:3:dffx                                                      ; myvga:myvga0|stage1:s1|counter524:u1|\G1:8:dffx                                                          ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.954      ;
; 1.731  ; myvga:myvga0|stage1:s1|counter524:u1|counter800:u1|\G1:6:dffx                                        ; myvga:myvga0|stage1:s1|counter524:u1|\G1:3:dffx                                                          ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 1.976      ;
; 1.734  ; myvga:myvga0|stage1:s1|counter524:u1|counter800:u1|\G1:6:dffx                                        ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx                                                          ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 1.979      ;
; 1.754  ; myvga:myvga0|stage1:s1|counter524:u1|counter800:u1|\G1:3:dffx                                        ; myvga:myvga0|stage1:s1|counter524:u1|\G1:3:dffx                                                          ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 1.999      ;
; 1.757  ; myvga:myvga0|stage1:s1|counter524:u1|counter800:u1|\G1:3:dffx                                        ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx                                                          ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 2.002      ;
; 1.771  ; myvga:myvga0|stage1:s1|counter524:u1|counter800:u1|\G1:7:dffx                                        ; myvga:myvga0|stage1:s1|counter524:u1|counter800:u1|\G1:9:dffx                                            ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 2.015      ;
; 1.781  ; myvga:myvga0|stage1:s1|counter524:u1|counter800:u1|\G1:3:dffx                                        ; myvga:myvga0|stage1:s1|counter524:u1|counter800:u1|\G1:8:dffx                                            ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 2.025      ;
; 1.781  ; myvga:myvga0|stage1:s1|counter524:u1|counter800:u1|\G1:6:dffx                                        ; myvga:myvga0|stage1:s1|counter524:u1|\G1:7:dffx                                                          ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 2.026      ;
; 1.781  ; myvga:myvga0|stage1:s1|counter524:u1|counter800:u1|\G1:6:dffx                                        ; myvga:myvga0|stage1:s1|counter524:u1|\G1:8:dffx                                                          ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 2.026      ;
; 1.785  ; myvga:myvga0|stage1:s1|counter524:u1|counter800:u1|\G1:6:dffx                                        ; myvga:myvga0|stage1:s1|counter524:u1|\G1:9:dffx                                                          ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 2.030      ;
; 1.787  ; myvga:myvga0|stage1:s1|counter524:u1|counter800:u1|\G1:1:dffx                                        ; myvga:myvga0|stage1:s1|counter524:u1|counter800:u1|\G1:5:dffx                                            ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.342     ; 1.616      ;
; 1.795  ; myvga:myvga0|stage1:s1|counter524:u1|counter800:u1|\G1:2:dffx                                        ; myvga:myvga0|stage1:s1|counter524:u1|counter800:u1|\G1:9:dffx                                            ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 2.039      ;
; 1.804  ; myvga:myvga0|stage1:s1|counter524:u1|counter800:u1|\G1:3:dffx                                        ; myvga:myvga0|stage1:s1|counter524:u1|\G1:7:dffx                                                          ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 2.049      ;
; 1.804  ; myvga:myvga0|stage1:s1|counter524:u1|counter800:u1|\G1:3:dffx                                        ; myvga:myvga0|stage1:s1|counter524:u1|\G1:8:dffx                                                          ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 2.049      ;
; 1.807  ; myvga:myvga0|stage1:s1|counter524:u1|counter800:u1|\G1:2:dffx                                        ; myvga:myvga0|stage1:s1|counter524:u1|counter800:u1|\G1:5:dffx                                            ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.067      ; 2.045      ;
; 1.808  ; myvga:myvga0|stage1:s1|counter524:u1|counter800:u1|\G1:3:dffx                                        ; myvga:myvga0|stage1:s1|counter524:u1|\G1:9:dffx                                                          ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 2.053      ;
; 1.826  ; myvga:myvga0|stage1:s1|counter524:u1|counter800:u1|\G1:0:dffx                                        ; myvga:myvga0|stage1:s1|counter524:u1|\G1:3:dffx                                                          ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.335     ; 1.662      ;
; 1.830  ; myvga:myvga0|stage1:s1|counter524:u1|counter800:u1|\G1:0:dffx                                        ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx                                                          ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.335     ; 1.666      ;
; 1.844  ; myvga:myvga0|stage1:s1|counter524:u1|counter800:u1|\G1:6:dffx                                        ; myvga:myvga0|stage1:s1|counter524:u1|counter800:u1|\G1:7:dffx                                            ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 2.088      ;
; 1.859  ; myvga:myvga0|stage1:s1|counter524:u1|\G1:3:dffx                                                      ; myvga:myvga0|stage1:s1|counter524:u1|\G1:6:dffx                                                          ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 2.104      ;
; 1.864  ; myvga:myvga0|stage1:s1|counter524:u1|counter800:u1|\G1:1:dffx                                        ; myvga:myvga0|stage1:s1|counter524:u1|counter800:u1|\G1:3:dffx                                            ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.336     ; 1.699      ;
; 1.869  ; myvga:myvga0|stage1:s1|counter524:u1|\G1:0:dffx                                                      ; myvga:myvga0|stage1:s1|counter524:u1|\G1:7:dffx                                                          ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 2.112      ;
; 1.872  ; myvga:myvga0|stage1:s1|counter524:u1|counter800:u1|\G1:5:dffx                                        ; myvga:myvga0|stage1:s1|counter524:u1|counter800:u1|\G1:5:dffx                                            ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 2.115      ;
; 1.875  ; myvga:myvga0|stage1:s1|counter524:u1|counter800:u1|\G1:0:dffx                                        ; myvga:myvga0|stage1:s1|counter524:u1|counter800:u1|\G1:8:dffx                                            ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.336     ; 1.710      ;
; 1.881  ; myvga:myvga0|stage1:s1|counter524:u1|counter800:u1|\G1:8:dffx                                        ; myvga:myvga0|stage1:s1|counter524:u1|counter800:u1|\G1:9:dffx                                            ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 2.125      ;
; 1.881  ; myvga:myvga0|stage1:s1|counter524:u1|counter800:u1|\G1:0:dffx                                        ; myvga:myvga0|stage1:s1|counter524:u1|counter800:u1|\G1:3:dffx                                            ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.336     ; 1.716      ;
; 1.887  ; myvga:myvga0|stage1:s1|counter524:u1|counter800:u1|\G1:5:dffx                                        ; myvga:myvga0|stage1:s1|counter524:u1|counter800:u1|\G1:8:dffx                                            ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 2.136      ;
; 1.889  ; myvga:myvga0|stage1:s1|counter524:u1|counter800:u1|\G1:2:dffx                                        ; myvga:myvga0|stage1:s1|counter524:u1|counter800:u1|\G1:7:dffx                                            ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 2.133      ;
+--------+------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx'                                                                                 ;
+-------+--------------+----------------+------------------+-------------------------------------------------+------------+---------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                           ; Clock Edge ; Target                                            ;
+-------+--------------+----------------+------------------+-------------------------------------------------+------------+---------------------------------------------------+
; 0.416 ; 0.416        ; 0.000          ; Low Pulse Width  ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; Rise       ; myvga0|s3|red~3|combout                           ;
; 0.422 ; 0.422        ; 0.000          ; Low Pulse Width  ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; Rise       ; myvga0|s3|red~3|dataa                             ;
; 0.433 ; 0.433        ; 0.000          ; Low Pulse Width  ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; Rise       ; myvga0|s1|u5|address~1|datad                      ;
; 0.467 ; 0.467        ; 0.000          ; Low Pulse Width  ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; Rise       ; myvga0|s1|u5|address~1|combout                    ;
; 0.468 ; 0.468        ; 0.000          ; Low Pulse Width  ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; Rise       ; myvga0|s1|u5|address~1clkctrl|inclk[0]            ;
; 0.468 ; 0.468        ; 0.000          ; Low Pulse Width  ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; Rise       ; myvga0|s1|u5|address~1clkctrl|outclk              ;
; 0.481 ; 0.481        ; 0.000          ; Low Pulse Width  ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; Rise       ; myvga0|s1|u5|address[9]|datac                     ;
; 0.481 ; 0.481        ; 0.000          ; Low Pulse Width  ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; Rise       ; myvga:myvga0|stage1:s1|address_cal:u5|address[3]  ;
; 0.481 ; 0.481        ; 0.000          ; Low Pulse Width  ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; Rise       ; myvga:myvga0|stage1:s1|address_cal:u5|address[4]  ;
; 0.481 ; 0.481        ; 0.000          ; Low Pulse Width  ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; Rise       ; myvga:myvga0|stage1:s1|address_cal:u5|address[6]  ;
; 0.482 ; 0.482        ; 0.000          ; Low Pulse Width  ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; Rise       ; myvga:myvga0|stage1:s1|address_cal:u5|address[10] ;
; 0.482 ; 0.482        ; 0.000          ; Low Pulse Width  ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; Rise       ; myvga:myvga0|stage1:s1|address_cal:u5|address[16] ;
; 0.482 ; 0.482        ; 0.000          ; Low Pulse Width  ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; Rise       ; myvga:myvga0|stage1:s1|address_cal:u5|address[17] ;
; 0.482 ; 0.482        ; 0.000          ; Low Pulse Width  ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; Rise       ; myvga:myvga0|stage1:s1|address_cal:u5|address[18] ;
; 0.483 ; 0.483        ; 0.000          ; Low Pulse Width  ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; Rise       ; myvga:myvga0|stage1:s1|address_cal:u5|address[13] ;
; 0.484 ; 0.484        ; 0.000          ; Low Pulse Width  ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; Rise       ; myvga:myvga0|stage1:s1|address_cal:u5|address[12] ;
; 0.484 ; 0.484        ; 0.000          ; Low Pulse Width  ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; Rise       ; myvga:myvga0|stage1:s1|address_cal:u5|address[5]  ;
; 0.484 ; 0.484        ; 0.000          ; Low Pulse Width  ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; Rise       ; myvga:myvga0|stage1:s1|address_cal:u5|address[7]  ;
; 0.484 ; 0.484        ; 0.000          ; Low Pulse Width  ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; Rise       ; myvga:myvga0|stage1:s1|address_cal:u5|address[8]  ;
; 0.486 ; 0.486        ; 0.000          ; Low Pulse Width  ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; Rise       ; myvga:myvga0|stage1:s1|address_cal:u5|address[9]  ;
; 0.488 ; 0.488        ; 0.000          ; Low Pulse Width  ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; Rise       ; myvga0|s1|u5|address[14]|datac                    ;
; 0.488 ; 0.488        ; 0.000          ; Low Pulse Width  ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; Rise       ; myvga0|s1|u5|address[15]|datac                    ;
; 0.489 ; 0.489        ; 0.000          ; Low Pulse Width  ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; Rise       ; myvga0|s1|u5|address[11]|datac                    ;
; 0.490 ; 0.490        ; 0.000          ; Low Pulse Width  ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; Rise       ; myvga0|s1|u5|address[3]|datad                     ;
; 0.490 ; 0.490        ; 0.000          ; Low Pulse Width  ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; Rise       ; myvga0|s1|u5|address[4]|datad                     ;
; 0.490 ; 0.490        ; 0.000          ; Low Pulse Width  ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; Rise       ; myvga0|s1|u5|address[6]|datad                     ;
; 0.491 ; 0.491        ; 0.000          ; Low Pulse Width  ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; Rise       ; myvga0|s1|u5|address[10]|datad                    ;
; 0.491 ; 0.491        ; 0.000          ; Low Pulse Width  ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; Rise       ; myvga0|s1|u5|address[16]|datad                    ;
; 0.491 ; 0.491        ; 0.000          ; Low Pulse Width  ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; Rise       ; myvga0|s1|u5|address[17]|datad                    ;
; 0.491 ; 0.491        ; 0.000          ; Low Pulse Width  ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; Rise       ; myvga0|s1|u5|address[18]|datad                    ;
; 0.492 ; 0.492        ; 0.000          ; Low Pulse Width  ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; Rise       ; myvga0|s1|u5|address[13]|datad                    ;
; 0.493 ; 0.493        ; 0.000          ; Low Pulse Width  ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; Rise       ; myvga0|s1|u5|address[12]|datad                    ;
; 0.493 ; 0.493        ; 0.000          ; Low Pulse Width  ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; Rise       ; myvga0|s1|u5|address[5]|datad                     ;
; 0.493 ; 0.493        ; 0.000          ; Low Pulse Width  ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; Rise       ; myvga0|s1|u5|address[7]|datad                     ;
; 0.493 ; 0.493        ; 0.000          ; Low Pulse Width  ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; Rise       ; myvga0|s1|u5|address[8]|datad                     ;
; 0.496 ; 0.496        ; 0.000          ; Low Pulse Width  ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; Rise       ; myvga:myvga0|stage1:s1|address_cal:u5|address[14] ;
; 0.496 ; 0.496        ; 0.000          ; Low Pulse Width  ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; Rise       ; myvga:myvga0|stage1:s1|address_cal:u5|address[15] ;
; 0.497 ; 0.497        ; 0.000          ; Low Pulse Width  ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; Rise       ; myvga:myvga0|stage1:s1|address_cal:u5|address[11] ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; Rise       ; myvga0|s1|u1|\G1:5:dffx|q                         ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; Rise       ; myvga0|s1|u1|\G1:5:dffx|q                         ;
; 0.502 ; 0.502        ; 0.000          ; High Pulse Width ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; Rise       ; myvga:myvga0|stage1:s1|address_cal:u5|address[11] ;
; 0.502 ; 0.502        ; 0.000          ; High Pulse Width ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; Rise       ; myvga:myvga0|stage1:s1|address_cal:u5|address[14] ;
; 0.502 ; 0.502        ; 0.000          ; High Pulse Width ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; Rise       ; myvga:myvga0|stage1:s1|address_cal:u5|address[15] ;
; 0.506 ; 0.506        ; 0.000          ; High Pulse Width ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; Rise       ; myvga0|s1|u5|address[12]|datad                    ;
; 0.506 ; 0.506        ; 0.000          ; High Pulse Width ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; Rise       ; myvga0|s1|u5|address[13]|datad                    ;
; 0.506 ; 0.506        ; 0.000          ; High Pulse Width ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; Rise       ; myvga0|s1|u5|address[5]|datad                     ;
; 0.506 ; 0.506        ; 0.000          ; High Pulse Width ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; Rise       ; myvga0|s1|u5|address[7]|datad                     ;
; 0.506 ; 0.506        ; 0.000          ; High Pulse Width ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; Rise       ; myvga0|s1|u5|address[8]|datad                     ;
; 0.508 ; 0.508        ; 0.000          ; High Pulse Width ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; Rise       ; myvga0|s1|u5|address[10]|datad                    ;
; 0.508 ; 0.508        ; 0.000          ; High Pulse Width ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; Rise       ; myvga0|s1|u5|address[16]|datad                    ;
; 0.508 ; 0.508        ; 0.000          ; High Pulse Width ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; Rise       ; myvga0|s1|u5|address[17]|datad                    ;
; 0.508 ; 0.508        ; 0.000          ; High Pulse Width ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; Rise       ; myvga0|s1|u5|address[18]|datad                    ;
; 0.509 ; 0.509        ; 0.000          ; High Pulse Width ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; Rise       ; myvga0|s1|u5|address[3]|datad                     ;
; 0.509 ; 0.509        ; 0.000          ; High Pulse Width ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; Rise       ; myvga0|s1|u5|address[4]|datad                     ;
; 0.509 ; 0.509        ; 0.000          ; High Pulse Width ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; Rise       ; myvga0|s1|u5|address[6]|datad                     ;
; 0.510 ; 0.510        ; 0.000          ; High Pulse Width ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; Rise       ; myvga0|s1|u5|address[11]|datac                    ;
; 0.510 ; 0.510        ; 0.000          ; High Pulse Width ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; Rise       ; myvga0|s1|u5|address[14]|datac                    ;
; 0.510 ; 0.510        ; 0.000          ; High Pulse Width ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; Rise       ; myvga0|s1|u5|address[15]|datac                    ;
; 0.511 ; 0.511        ; 0.000          ; High Pulse Width ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; Rise       ; myvga:myvga0|stage1:s1|address_cal:u5|address[9]  ;
; 0.515 ; 0.515        ; 0.000          ; High Pulse Width ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; Rise       ; myvga:myvga0|stage1:s1|address_cal:u5|address[12] ;
; 0.515 ; 0.515        ; 0.000          ; High Pulse Width ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; Rise       ; myvga:myvga0|stage1:s1|address_cal:u5|address[13] ;
; 0.515 ; 0.515        ; 0.000          ; High Pulse Width ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; Rise       ; myvga:myvga0|stage1:s1|address_cal:u5|address[5]  ;
; 0.515 ; 0.515        ; 0.000          ; High Pulse Width ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; Rise       ; myvga:myvga0|stage1:s1|address_cal:u5|address[7]  ;
; 0.515 ; 0.515        ; 0.000          ; High Pulse Width ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; Rise       ; myvga:myvga0|stage1:s1|address_cal:u5|address[8]  ;
; 0.516 ; 0.516        ; 0.000          ; High Pulse Width ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; Rise       ; myvga0|s1|u5|address[9]|datac                     ;
; 0.517 ; 0.517        ; 0.000          ; High Pulse Width ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; Rise       ; myvga:myvga0|stage1:s1|address_cal:u5|address[10] ;
; 0.517 ; 0.517        ; 0.000          ; High Pulse Width ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; Rise       ; myvga:myvga0|stage1:s1|address_cal:u5|address[16] ;
; 0.517 ; 0.517        ; 0.000          ; High Pulse Width ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; Rise       ; myvga:myvga0|stage1:s1|address_cal:u5|address[17] ;
; 0.517 ; 0.517        ; 0.000          ; High Pulse Width ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; Rise       ; myvga:myvga0|stage1:s1|address_cal:u5|address[18] ;
; 0.518 ; 0.518        ; 0.000          ; High Pulse Width ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; Rise       ; myvga:myvga0|stage1:s1|address_cal:u5|address[3]  ;
; 0.518 ; 0.518        ; 0.000          ; High Pulse Width ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; Rise       ; myvga:myvga0|stage1:s1|address_cal:u5|address[4]  ;
; 0.518 ; 0.518        ; 0.000          ; High Pulse Width ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; Rise       ; myvga:myvga0|stage1:s1|address_cal:u5|address[6]  ;
; 0.530 ; 0.530        ; 0.000          ; High Pulse Width ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; Rise       ; myvga0|s1|u5|address~1clkctrl|inclk[0]            ;
; 0.530 ; 0.530        ; 0.000          ; High Pulse Width ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; Rise       ; myvga0|s1|u5|address~1clkctrl|outclk              ;
; 0.531 ; 0.531        ; 0.000          ; High Pulse Width ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; Rise       ; myvga0|s1|u5|address~1|combout                    ;
; 0.565 ; 0.565        ; 0.000          ; High Pulse Width ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; Rise       ; myvga0|s1|u5|address~1|datad                      ;
; 0.575 ; 0.575        ; 0.000          ; High Pulse Width ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; Rise       ; myvga0|s3|red~3|dataa                             ;
; 0.581 ; 0.581        ; 0.000          ; High Pulse Width ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; Rise       ; myvga0|s3|red~3|combout                           ;
+-------+--------------+----------------+------------------+-------------------------------------------------+------------+---------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'CLOCK_50'                                                                                           ;
+--------+--------------+----------------+------------------+----------+------------+------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                                                     ;
+--------+--------------+----------------+------------------+----------+------------+------------------------------------------------------------+
; 9.799  ; 9.799        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0]           ;
; 9.799  ; 9.799        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[1]           ;
; 9.799  ; 9.799        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; pll0|altpll_component|auto_generated|pll1|observablevcoout ;
; 9.828  ; 9.828        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50~input|o                                           ;
; 9.843  ; 9.843        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; pll0|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50~input|i                                           ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50~input|i                                           ;
; 10.156 ; 10.156       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; pll0|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.172 ; 10.172       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50~input|o                                           ;
; 10.200 ; 10.200       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0]           ;
; 10.200 ; 10.200       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[1]           ;
; 10.200 ; 10.200       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; pll0|altpll_component|auto_generated|pll1|observablevcoout ;
; 16.000 ; 20.000       ; 4.000          ; Port Rate        ; CLOCK_50 ; Rise       ; CLOCK_50                                                   ;
+--------+--------------+----------------+------------------+----------+------------+------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'pll0|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                     ;
+--------+--------------+----------------+------------------+--------------------------------------------------+------------+----------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                            ; Clock Edge ; Target                                                                                                               ;
+--------+--------------+----------------+------------------+--------------------------------------------------+------------+----------------------------------------------------------------------------------------------------------------------+
; 19.556 ; 19.774       ; 0.218          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; myvga:myvga0|stage1:s1|counter524:u1|counter800:u1|\G1:0:dffx                                                        ;
; 19.556 ; 19.774       ; 0.218          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; myvga:myvga0|stage1:s1|counter524:u1|counter800:u1|\G1:1:dffx                                                        ;
; 19.557 ; 19.775       ; 0.218          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; myvga:myvga0|vmem:s2|altsyncram:altsyncram_component|altsyncram_g691:auto_generated|address_reg_a[0]                 ;
; 19.557 ; 19.775       ; 0.218          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; myvga:myvga0|vmem:s2|altsyncram:altsyncram_component|altsyncram_g691:auto_generated|address_reg_a[1]                 ;
; 19.557 ; 19.775       ; 0.218          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; myvga:myvga0|vmem:s2|altsyncram:altsyncram_component|altsyncram_g691:auto_generated|address_reg_a[2]                 ;
; 19.574 ; 19.792       ; 0.218          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; myvga:myvga0|stage1:s1|counter524:u1|\G1:0:dffx                                                                      ;
; 19.574 ; 19.792       ; 0.218          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; myvga:myvga0|stage1:s1|counter524:u1|\G1:1:dffx                                                                      ;
; 19.574 ; 19.792       ; 0.218          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; myvga:myvga0|stage1:s1|counter524:u1|\G1:2:dffx                                                                      ;
; 19.574 ; 19.792       ; 0.218          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; myvga:myvga0|stage1:s1|counter524:u1|\G1:3:dffx                                                                      ;
; 19.574 ; 19.792       ; 0.218          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; myvga:myvga0|stage1:s1|counter524:u1|\G1:4:dffx                                                                      ;
; 19.574 ; 19.792       ; 0.218          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx                                                                      ;
; 19.574 ; 19.792       ; 0.218          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; myvga:myvga0|stage1:s1|counter524:u1|\G1:6:dffx                                                                      ;
; 19.574 ; 19.792       ; 0.218          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; myvga:myvga0|stage1:s1|counter524:u1|\G1:7:dffx                                                                      ;
; 19.574 ; 19.792       ; 0.218          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; myvga:myvga0|stage1:s1|counter524:u1|\G1:8:dffx                                                                      ;
; 19.574 ; 19.792       ; 0.218          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; myvga:myvga0|stage1:s1|counter524:u1|\G1:9:dffx                                                                      ;
; 19.574 ; 19.792       ; 0.218          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; myvga:myvga0|stage1:s1|counter524:u1|counter800:u1|\G1:2:dffx                                                        ;
; 19.574 ; 19.792       ; 0.218          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; myvga:myvga0|stage1:s1|counter524:u1|counter800:u1|\G1:3:dffx                                                        ;
; 19.574 ; 19.792       ; 0.218          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; myvga:myvga0|stage1:s1|counter524:u1|counter800:u1|\G1:4:dffx                                                        ;
; 19.574 ; 19.792       ; 0.218          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; myvga:myvga0|stage1:s1|counter524:u1|counter800:u1|\G1:5:dffx                                                        ;
; 19.574 ; 19.792       ; 0.218          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; myvga:myvga0|stage1:s1|counter524:u1|counter800:u1|\G1:6:dffx                                                        ;
; 19.574 ; 19.792       ; 0.218          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; myvga:myvga0|stage1:s1|counter524:u1|counter800:u1|\G1:7:dffx                                                        ;
; 19.574 ; 19.792       ; 0.218          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; myvga:myvga0|stage1:s1|counter524:u1|counter800:u1|\G1:8:dffx                                                        ;
; 19.574 ; 19.792       ; 0.218          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; myvga:myvga0|stage1:s1|counter524:u1|counter800:u1|\G1:9:dffx                                                        ;
; 19.574 ; 19.792       ; 0.218          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; myvga:myvga0|vmem:s2|altsyncram:altsyncram_component|altsyncram_g691:auto_generated|out_address_reg_a[0]             ;
; 19.574 ; 19.792       ; 0.218          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; myvga:myvga0|vmem:s2|altsyncram:altsyncram_component|altsyncram_g691:auto_generated|out_address_reg_a[1]             ;
; 19.574 ; 19.792       ; 0.218          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; myvga:myvga0|vmem:s2|altsyncram:altsyncram_component|altsyncram_g691:auto_generated|out_address_reg_a[2]             ;
; 19.617 ; 19.850       ; 0.233          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; myvga:myvga0|vmem:s2|altsyncram:altsyncram_component|altsyncram_g691:auto_generated|ram_block1a15~porta_address_reg0 ;
; 19.618 ; 19.851       ; 0.233          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; myvga:myvga0|vmem:s2|altsyncram:altsyncram_component|altsyncram_g691:auto_generated|ram_block1a0~porta_address_reg0  ;
; 19.618 ; 19.851       ; 0.233          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; myvga:myvga0|vmem:s2|altsyncram:altsyncram_component|altsyncram_g691:auto_generated|ram_block1a10~porta_address_reg0 ;
; 19.618 ; 19.851       ; 0.233          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; myvga:myvga0|vmem:s2|altsyncram:altsyncram_component|altsyncram_g691:auto_generated|ram_block1a11~porta_address_reg0 ;
; 19.618 ; 19.851       ; 0.233          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; myvga:myvga0|vmem:s2|altsyncram:altsyncram_component|altsyncram_g691:auto_generated|ram_block1a4~porta_address_reg0  ;
; 19.619 ; 19.852       ; 0.233          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; myvga:myvga0|vmem:s2|altsyncram:altsyncram_component|altsyncram_g691:auto_generated|ram_block1a12~porta_address_reg0 ;
; 19.619 ; 19.852       ; 0.233          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; myvga:myvga0|vmem:s2|altsyncram:altsyncram_component|altsyncram_g691:auto_generated|ram_block1a14~porta_address_reg0 ;
; 19.619 ; 19.852       ; 0.233          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; myvga:myvga0|vmem:s2|altsyncram:altsyncram_component|altsyncram_g691:auto_generated|ram_block1a1~porta_address_reg0  ;
; 19.619 ; 19.852       ; 0.233          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; myvga:myvga0|vmem:s2|altsyncram:altsyncram_component|altsyncram_g691:auto_generated|ram_block1a20~porta_address_reg0 ;
; 19.619 ; 19.852       ; 0.233          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; myvga:myvga0|vmem:s2|altsyncram:altsyncram_component|altsyncram_g691:auto_generated|ram_block1a26~porta_address_reg0 ;
; 19.619 ; 19.852       ; 0.233          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; myvga:myvga0|vmem:s2|altsyncram:altsyncram_component|altsyncram_g691:auto_generated|ram_block1a27~porta_address_reg0 ;
; 19.619 ; 19.852       ; 0.233          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; myvga:myvga0|vmem:s2|altsyncram:altsyncram_component|altsyncram_g691:auto_generated|ram_block1a33~porta_address_reg0 ;
; 19.619 ; 19.852       ; 0.233          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; myvga:myvga0|vmem:s2|altsyncram:altsyncram_component|altsyncram_g691:auto_generated|ram_block1a37~porta_address_reg0 ;
; 19.619 ; 19.852       ; 0.233          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; myvga:myvga0|vmem:s2|altsyncram:altsyncram_component|altsyncram_g691:auto_generated|ram_block1a39~porta_address_reg0 ;
; 19.619 ; 19.852       ; 0.233          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; myvga:myvga0|vmem:s2|altsyncram:altsyncram_component|altsyncram_g691:auto_generated|ram_block1a41~porta_address_reg0 ;
; 19.619 ; 19.852       ; 0.233          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; myvga:myvga0|vmem:s2|altsyncram:altsyncram_component|altsyncram_g691:auto_generated|ram_block1a42~porta_address_reg0 ;
; 19.619 ; 19.852       ; 0.233          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; myvga:myvga0|vmem:s2|altsyncram:altsyncram_component|altsyncram_g691:auto_generated|ram_block1a43~porta_address_reg0 ;
; 19.620 ; 19.853       ; 0.233          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; myvga:myvga0|vmem:s2|altsyncram:altsyncram_component|altsyncram_g691:auto_generated|ram_block1a13~porta_address_reg0 ;
; 19.620 ; 19.853       ; 0.233          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; myvga:myvga0|vmem:s2|altsyncram:altsyncram_component|altsyncram_g691:auto_generated|ram_block1a16~porta_address_reg0 ;
; 19.620 ; 19.853       ; 0.233          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; myvga:myvga0|vmem:s2|altsyncram:altsyncram_component|altsyncram_g691:auto_generated|ram_block1a17~porta_address_reg0 ;
; 19.620 ; 19.853       ; 0.233          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; myvga:myvga0|vmem:s2|altsyncram:altsyncram_component|altsyncram_g691:auto_generated|ram_block1a18~porta_address_reg0 ;
; 19.620 ; 19.853       ; 0.233          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; myvga:myvga0|vmem:s2|altsyncram:altsyncram_component|altsyncram_g691:auto_generated|ram_block1a19~porta_address_reg0 ;
; 19.620 ; 19.853       ; 0.233          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; myvga:myvga0|vmem:s2|altsyncram:altsyncram_component|altsyncram_g691:auto_generated|ram_block1a23~porta_address_reg0 ;
; 19.620 ; 19.853       ; 0.233          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; myvga:myvga0|vmem:s2|altsyncram:altsyncram_component|altsyncram_g691:auto_generated|ram_block1a24~porta_address_reg0 ;
; 19.620 ; 19.853       ; 0.233          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; myvga:myvga0|vmem:s2|altsyncram:altsyncram_component|altsyncram_g691:auto_generated|ram_block1a25~porta_address_reg0 ;
; 19.620 ; 19.853       ; 0.233          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; myvga:myvga0|vmem:s2|altsyncram:altsyncram_component|altsyncram_g691:auto_generated|ram_block1a2~porta_address_reg0  ;
; 19.620 ; 19.853       ; 0.233          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; myvga:myvga0|vmem:s2|altsyncram:altsyncram_component|altsyncram_g691:auto_generated|ram_block1a31~porta_address_reg0 ;
; 19.620 ; 19.853       ; 0.233          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; myvga:myvga0|vmem:s2|altsyncram:altsyncram_component|altsyncram_g691:auto_generated|ram_block1a34~porta_address_reg0 ;
; 19.620 ; 19.853       ; 0.233          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; myvga:myvga0|vmem:s2|altsyncram:altsyncram_component|altsyncram_g691:auto_generated|ram_block1a35~porta_address_reg0 ;
; 19.620 ; 19.853       ; 0.233          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; myvga:myvga0|vmem:s2|altsyncram:altsyncram_component|altsyncram_g691:auto_generated|ram_block1a36~porta_address_reg0 ;
; 19.620 ; 19.853       ; 0.233          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; myvga:myvga0|vmem:s2|altsyncram:altsyncram_component|altsyncram_g691:auto_generated|ram_block1a38~porta_address_reg0 ;
; 19.620 ; 19.853       ; 0.233          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; myvga:myvga0|vmem:s2|altsyncram:altsyncram_component|altsyncram_g691:auto_generated|ram_block1a3~porta_address_reg0  ;
; 19.620 ; 19.853       ; 0.233          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; myvga:myvga0|vmem:s2|altsyncram:altsyncram_component|altsyncram_g691:auto_generated|ram_block1a40~porta_address_reg0 ;
; 19.620 ; 19.853       ; 0.233          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; myvga:myvga0|vmem:s2|altsyncram:altsyncram_component|altsyncram_g691:auto_generated|ram_block1a44~porta_address_reg0 ;
; 19.620 ; 19.853       ; 0.233          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; myvga:myvga0|vmem:s2|altsyncram:altsyncram_component|altsyncram_g691:auto_generated|ram_block1a6~porta_address_reg0  ;
; 19.620 ; 19.853       ; 0.233          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; myvga:myvga0|vmem:s2|altsyncram:altsyncram_component|altsyncram_g691:auto_generated|ram_block1a7~porta_address_reg0  ;
; 19.620 ; 19.853       ; 0.233          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; myvga:myvga0|vmem:s2|altsyncram:altsyncram_component|altsyncram_g691:auto_generated|ram_block1a9~porta_address_reg0  ;
; 19.621 ; 19.854       ; 0.233          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; myvga:myvga0|vmem:s2|altsyncram:altsyncram_component|altsyncram_g691:auto_generated|ram_block1a21~porta_address_reg0 ;
; 19.621 ; 19.854       ; 0.233          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; myvga:myvga0|vmem:s2|altsyncram:altsyncram_component|altsyncram_g691:auto_generated|ram_block1a22~porta_address_reg0 ;
; 19.621 ; 19.854       ; 0.233          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; myvga:myvga0|vmem:s2|altsyncram:altsyncram_component|altsyncram_g691:auto_generated|ram_block1a28~porta_address_reg0 ;
; 19.621 ; 19.854       ; 0.233          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; myvga:myvga0|vmem:s2|altsyncram:altsyncram_component|altsyncram_g691:auto_generated|ram_block1a29~porta_address_reg0 ;
; 19.621 ; 19.854       ; 0.233          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; myvga:myvga0|vmem:s2|altsyncram:altsyncram_component|altsyncram_g691:auto_generated|ram_block1a30~porta_address_reg0 ;
; 19.621 ; 19.854       ; 0.233          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; myvga:myvga0|vmem:s2|altsyncram:altsyncram_component|altsyncram_g691:auto_generated|ram_block1a32~porta_address_reg0 ;
; 19.621 ; 19.854       ; 0.233          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; myvga:myvga0|vmem:s2|altsyncram:altsyncram_component|altsyncram_g691:auto_generated|ram_block1a5~porta_address_reg0  ;
; 19.621 ; 19.854       ; 0.233          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; myvga:myvga0|vmem:s2|altsyncram:altsyncram_component|altsyncram_g691:auto_generated|ram_block1a8~porta_address_reg0  ;
; 19.622 ; 19.855       ; 0.233          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; myvga:myvga0|vmem:s2|altsyncram:altsyncram_component|altsyncram_g691:auto_generated|ram_block1a15                    ;
; 19.623 ; 19.856       ; 0.233          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; myvga:myvga0|vmem:s2|altsyncram:altsyncram_component|altsyncram_g691:auto_generated|ram_block1a0                     ;
; 19.623 ; 19.856       ; 0.233          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; myvga:myvga0|vmem:s2|altsyncram:altsyncram_component|altsyncram_g691:auto_generated|ram_block1a10                    ;
; 19.623 ; 19.856       ; 0.233          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; myvga:myvga0|vmem:s2|altsyncram:altsyncram_component|altsyncram_g691:auto_generated|ram_block1a11                    ;
; 19.623 ; 19.856       ; 0.233          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; myvga:myvga0|vmem:s2|altsyncram:altsyncram_component|altsyncram_g691:auto_generated|ram_block1a4                     ;
; 19.624 ; 19.857       ; 0.233          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; myvga:myvga0|vmem:s2|altsyncram:altsyncram_component|altsyncram_g691:auto_generated|ram_block1a1                     ;
; 19.624 ; 19.857       ; 0.233          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; myvga:myvga0|vmem:s2|altsyncram:altsyncram_component|altsyncram_g691:auto_generated|ram_block1a12                    ;
; 19.624 ; 19.857       ; 0.233          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; myvga:myvga0|vmem:s2|altsyncram:altsyncram_component|altsyncram_g691:auto_generated|ram_block1a14                    ;
; 19.624 ; 19.857       ; 0.233          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; myvga:myvga0|vmem:s2|altsyncram:altsyncram_component|altsyncram_g691:auto_generated|ram_block1a20                    ;
; 19.624 ; 19.857       ; 0.233          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; myvga:myvga0|vmem:s2|altsyncram:altsyncram_component|altsyncram_g691:auto_generated|ram_block1a26                    ;
; 19.624 ; 19.857       ; 0.233          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; myvga:myvga0|vmem:s2|altsyncram:altsyncram_component|altsyncram_g691:auto_generated|ram_block1a27                    ;
; 19.624 ; 19.857       ; 0.233          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; myvga:myvga0|vmem:s2|altsyncram:altsyncram_component|altsyncram_g691:auto_generated|ram_block1a33                    ;
; 19.624 ; 19.857       ; 0.233          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; myvga:myvga0|vmem:s2|altsyncram:altsyncram_component|altsyncram_g691:auto_generated|ram_block1a37                    ;
; 19.624 ; 19.857       ; 0.233          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; myvga:myvga0|vmem:s2|altsyncram:altsyncram_component|altsyncram_g691:auto_generated|ram_block1a39                    ;
; 19.624 ; 19.857       ; 0.233          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; myvga:myvga0|vmem:s2|altsyncram:altsyncram_component|altsyncram_g691:auto_generated|ram_block1a41                    ;
; 19.624 ; 19.857       ; 0.233          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; myvga:myvga0|vmem:s2|altsyncram:altsyncram_component|altsyncram_g691:auto_generated|ram_block1a42                    ;
; 19.624 ; 19.857       ; 0.233          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; myvga:myvga0|vmem:s2|altsyncram:altsyncram_component|altsyncram_g691:auto_generated|ram_block1a43                    ;
; 19.625 ; 19.858       ; 0.233          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; myvga:myvga0|vmem:s2|altsyncram:altsyncram_component|altsyncram_g691:auto_generated|ram_block1a13                    ;
; 19.625 ; 19.858       ; 0.233          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; myvga:myvga0|vmem:s2|altsyncram:altsyncram_component|altsyncram_g691:auto_generated|ram_block1a16                    ;
; 19.625 ; 19.858       ; 0.233          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; myvga:myvga0|vmem:s2|altsyncram:altsyncram_component|altsyncram_g691:auto_generated|ram_block1a17                    ;
; 19.625 ; 19.858       ; 0.233          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; myvga:myvga0|vmem:s2|altsyncram:altsyncram_component|altsyncram_g691:auto_generated|ram_block1a18                    ;
; 19.625 ; 19.858       ; 0.233          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; myvga:myvga0|vmem:s2|altsyncram:altsyncram_component|altsyncram_g691:auto_generated|ram_block1a19                    ;
; 19.625 ; 19.858       ; 0.233          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; myvga:myvga0|vmem:s2|altsyncram:altsyncram_component|altsyncram_g691:auto_generated|ram_block1a2                     ;
; 19.625 ; 19.858       ; 0.233          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; myvga:myvga0|vmem:s2|altsyncram:altsyncram_component|altsyncram_g691:auto_generated|ram_block1a23                    ;
; 19.625 ; 19.858       ; 0.233          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; myvga:myvga0|vmem:s2|altsyncram:altsyncram_component|altsyncram_g691:auto_generated|ram_block1a24                    ;
; 19.625 ; 19.858       ; 0.233          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; myvga:myvga0|vmem:s2|altsyncram:altsyncram_component|altsyncram_g691:auto_generated|ram_block1a25                    ;
; 19.625 ; 19.858       ; 0.233          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; myvga:myvga0|vmem:s2|altsyncram:altsyncram_component|altsyncram_g691:auto_generated|ram_block1a3                     ;
; 19.625 ; 19.858       ; 0.233          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; myvga:myvga0|vmem:s2|altsyncram:altsyncram_component|altsyncram_g691:auto_generated|ram_block1a31                    ;
; 19.625 ; 19.858       ; 0.233          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; myvga:myvga0|vmem:s2|altsyncram:altsyncram_component|altsyncram_g691:auto_generated|ram_block1a34                    ;
+--------+--------------+----------------+------------------+--------------------------------------------------+------------+----------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                                         ;
+-----------+-------------------------------------------------+--------+--------+------------+--------------------------------------------------+
; Data Port ; Clock Port                                      ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                  ;
+-----------+-------------------------------------------------+--------+--------+------------+--------------------------------------------------+
; VGA_B[*]  ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; 10.059 ; 9.468  ; Rise       ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx  ;
;  VGA_B[5] ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; 8.059  ; 7.730  ; Rise       ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx  ;
;  VGA_B[6] ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; 10.059 ; 9.468  ; Rise       ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx  ;
;  VGA_B[7] ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; 8.146  ; 7.754  ; Rise       ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx  ;
; VGA_G[*]  ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; 10.869 ; 10.202 ; Rise       ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx  ;
;  VGA_G[5] ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; 10.869 ; 10.202 ; Rise       ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx  ;
;  VGA_G[6] ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; 8.590  ; 8.120  ; Rise       ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx  ;
;  VGA_G[7] ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; 8.298  ; 7.962  ; Rise       ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx  ;
; VGA_R[*]  ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; 8.544  ; 8.200  ; Rise       ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx  ;
;  VGA_R[5] ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; 7.860  ; 7.471  ; Rise       ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx  ;
;  VGA_R[6] ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; 8.544  ; 8.200  ; Rise       ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx  ;
;  VGA_R[7] ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; 7.930  ; 7.550  ; Rise       ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx  ;
; VGA_VS    ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ;        ; 6.734  ; Rise       ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx  ;
; VGA_B[*]  ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; 9.733  ; 9.920  ; Fall       ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx  ;
;  VGA_B[5] ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; 7.733  ; 8.182  ; Fall       ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx  ;
;  VGA_B[6] ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; 9.733  ; 9.920  ; Fall       ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx  ;
;  VGA_B[7] ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; 7.820  ; 8.206  ; Fall       ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx  ;
; VGA_G[*]  ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; 10.543 ; 10.654 ; Fall       ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx  ;
;  VGA_G[5] ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; 10.543 ; 10.654 ; Fall       ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx  ;
;  VGA_G[6] ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; 8.264  ; 8.572  ; Fall       ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx  ;
;  VGA_G[7] ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; 7.972  ; 8.414  ; Fall       ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx  ;
; VGA_R[*]  ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; 8.218  ; 8.652  ; Fall       ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx  ;
;  VGA_R[5] ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; 7.534  ; 7.923  ; Fall       ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx  ;
;  VGA_R[6] ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; 8.218  ; 8.652  ; Fall       ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx  ;
;  VGA_R[7] ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; 7.604  ; 8.002  ; Fall       ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx  ;
; VGA_VS    ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; 7.136  ;        ; Fall       ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx  ;
; VGA_B[*]  ; CLOCK_50                                        ; 13.285 ; 12.932 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[5] ; CLOCK_50                                        ; 11.285 ; 11.194 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[6] ; CLOCK_50                                        ; 13.285 ; 12.932 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[7] ; CLOCK_50                                        ; 11.372 ; 11.218 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_G[*]  ; CLOCK_50                                        ; 14.095 ; 13.666 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[5] ; CLOCK_50                                        ; 14.095 ; 13.666 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[6] ; CLOCK_50                                        ; 11.816 ; 11.584 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[7] ; CLOCK_50                                        ; 11.524 ; 11.426 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_HS    ; CLOCK_50                                        ; 9.128  ; 8.899  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_R[*]  ; CLOCK_50                                        ; 11.770 ; 11.664 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[5] ; CLOCK_50                                        ; 11.086 ; 10.935 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[6] ; CLOCK_50                                        ; 11.770 ; 11.664 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[7] ; CLOCK_50                                        ; 11.156 ; 11.014 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_VS    ; CLOCK_50                                        ; 9.138  ; 8.839  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_CLK   ; CLOCK_50                                        ; 22.484 ;        ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[1] ;
; VGA_CLK   ; CLOCK_50                                        ;        ; 22.332 ; Fall       ; pll0|altpll_component|auto_generated|pll1|clk[1] ;
+-----------+-------------------------------------------------+--------+--------+------------+--------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                                 ;
+-----------+-------------------------------------------------+--------+--------+------------+--------------------------------------------------+
; Data Port ; Clock Port                                      ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                  ;
+-----------+-------------------------------------------------+--------+--------+------------+--------------------------------------------------+
; VGA_B[*]  ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; 7.703  ; 7.380  ; Rise       ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx  ;
;  VGA_B[5] ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; 7.703  ; 7.380  ; Rise       ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx  ;
;  VGA_B[6] ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; 9.658  ; 9.090  ; Rise       ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx  ;
;  VGA_B[7] ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; 7.823  ; 7.445  ; Rise       ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx  ;
; VGA_G[*]  ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; 7.906  ; 7.584  ; Rise       ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx  ;
;  VGA_G[5] ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; 10.438 ; 9.796  ; Rise       ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx  ;
;  VGA_G[6] ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; 8.248  ; 7.796  ; Rise       ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx  ;
;  VGA_G[7] ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; 7.906  ; 7.584  ; Rise       ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx  ;
; VGA_R[*]  ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; 7.484  ; 7.111  ; Rise       ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx  ;
;  VGA_R[5] ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; 7.484  ; 7.111  ; Rise       ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx  ;
;  VGA_R[6] ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; 8.140  ; 7.811  ; Rise       ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx  ;
;  VGA_R[7] ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; 7.614  ; 7.249  ; Rise       ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx  ;
; VGA_VS    ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ;        ; 6.465  ; Rise       ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx  ;
; VGA_B[*]  ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; 7.391  ; 7.814  ; Fall       ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx  ;
;  VGA_B[5] ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; 7.391  ; 7.814  ; Fall       ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx  ;
;  VGA_B[6] ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; 9.346  ; 9.524  ; Fall       ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx  ;
;  VGA_B[7] ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; 7.511  ; 7.879  ; Fall       ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx  ;
; VGA_G[*]  ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; 7.594  ; 8.018  ; Fall       ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx  ;
;  VGA_G[5] ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; 10.126 ; 10.230 ; Fall       ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx  ;
;  VGA_G[6] ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; 7.936  ; 8.230  ; Fall       ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx  ;
;  VGA_G[7] ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; 7.594  ; 8.018  ; Fall       ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx  ;
; VGA_R[*]  ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; 7.172  ; 7.545  ; Fall       ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx  ;
;  VGA_R[5] ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; 7.172  ; 7.545  ; Fall       ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx  ;
;  VGA_R[6] ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; 7.828  ; 8.245  ; Fall       ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx  ;
;  VGA_R[7] ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; 7.302  ; 7.683  ; Fall       ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx  ;
; VGA_VS    ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; 6.856  ;        ; Fall       ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx  ;
; VGA_B[*]  ; CLOCK_50                                        ; 5.448  ; 5.303  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[5] ; CLOCK_50                                        ; 5.448  ; 5.303  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[6] ; CLOCK_50                                        ; 8.040  ; 7.703  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[7] ; CLOCK_50                                        ; 5.671  ; 5.516  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_G[*]  ; CLOCK_50                                        ; 5.944  ; 5.819  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[5] ; CLOCK_50                                        ; 8.686  ; 8.259  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[6] ; CLOCK_50                                        ; 6.491  ; 6.255  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[7] ; CLOCK_50                                        ; 5.944  ; 5.819  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_HS    ; CLOCK_50                                        ; 5.549  ; 5.330  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_R[*]  ; CLOCK_50                                        ; 5.524  ; 5.347  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[5] ; CLOCK_50                                        ; 5.524  ; 5.347  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[6] ; CLOCK_50                                        ; 6.183  ; 6.048  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[7] ; CLOCK_50                                        ; 5.994  ; 5.860  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_VS    ; CLOCK_50                                        ; 6.669  ; 6.341  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_CLK   ; CLOCK_50                                        ; 21.983 ;        ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[1] ;
; VGA_CLK   ; CLOCK_50                                        ;        ; 21.833 ; Fall       ; pll0|altpll_component|auto_generated|pll1|clk[1] ;
+-----------+-------------------------------------------------+--------+--------+------------+--------------------------------------------------+


---------------------------------------------
; Slow 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+---------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                                        ;
+--------------------------------------------------+--------+---------------+
; Clock                                            ; Slack  ; End Point TNS ;
+--------------------------------------------------+--------+---------------+
; pll0|altpll_component|auto_generated|pll1|clk[0] ; -4.701 ; -223.919      ;
; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx  ; -0.379 ; -1.002        ;
+--------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                                         ;
+--------------------------------------------------+--------+---------------+
; Clock                                            ; Slack  ; End Point TNS ;
+--------------------------------------------------+--------+---------------+
; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx  ; -2.156 ; -27.202       ;
; pll0|altpll_component|auto_generated|pll1|clk[0] ; -0.011 ; -0.011        ;
+--------------------------------------------------+--------+---------------+


-----------------------------------------
; Fast 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Fast 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+---------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                          ;
+--------------------------------------------------+--------+---------------+
; Clock                                            ; Slack  ; End Point TNS ;
+--------------------------------------------------+--------+---------------+
; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx  ; 0.217  ; 0.000         ;
; CLOCK_50                                         ; 9.400  ; 0.000         ;
; pll0|altpll_component|auto_generated|pll1|clk[0] ; 19.617 ; 0.000         ;
+--------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'pll0|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                  ;
+--------+---------------------------------------------------+----------------------------------------------------------------------------------------------------------------------+-------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                         ; To Node                                                                                                              ; Launch Clock                                    ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------+----------------------------------------------------------------------------------------------------------------------+-------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; -4.701 ; myvga:myvga0|stage1:s1|address_cal:u5|address[17] ; myvga:myvga0|vmem:s2|altsyncram:altsyncram_component|altsyncram_g691:auto_generated|ram_block1a27~porta_address_reg0 ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.918     ; 1.743      ;
; -4.693 ; myvga:myvga0|stage1:s1|address_cal:u5|address[18] ; myvga:myvga0|vmem:s2|altsyncram:altsyncram_component|altsyncram_g691:auto_generated|ram_block1a15~porta_address_reg0 ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.909     ; 1.744      ;
; -4.686 ; myvga:myvga0|stage1:s1|address_cal:u5|address[18] ; myvga:myvga0|vmem:s2|altsyncram:altsyncram_component|altsyncram_g691:auto_generated|ram_block1a41~porta_address_reg0 ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.900     ; 1.746      ;
; -4.680 ; myvga:myvga0|stage1:s1|address_cal:u5|address[18] ; myvga:myvga0|vmem:s2|altsyncram:altsyncram_component|altsyncram_g691:auto_generated|ram_block1a43~porta_address_reg0 ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.901     ; 1.739      ;
; -4.680 ; myvga:myvga0|stage1:s1|address_cal:u5|address[18] ; myvga:myvga0|vmem:s2|altsyncram:altsyncram_component|altsyncram_g691:auto_generated|ram_block1a14~porta_address_reg0 ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.900     ; 1.740      ;
; -4.673 ; myvga:myvga0|stage1:s1|address_cal:u5|address[18] ; myvga:myvga0|vmem:s2|altsyncram:altsyncram_component|altsyncram_g691:auto_generated|ram_block1a36~porta_address_reg0 ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.902     ; 1.731      ;
; -4.671 ; myvga:myvga0|stage1:s1|address_cal:u5|address[18] ; myvga:myvga0|vmem:s2|altsyncram:altsyncram_component|altsyncram_g691:auto_generated|ram_block1a39~porta_address_reg0 ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.909     ; 1.722      ;
; -4.662 ; myvga:myvga0|stage1:s1|address_cal:u5|address[18] ; myvga:myvga0|vmem:s2|altsyncram:altsyncram_component|altsyncram_g691:auto_generated|ram_block1a37~porta_address_reg0 ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.906     ; 1.716      ;
; -4.662 ; myvga:myvga0|stage1:s1|address_cal:u5|address[17] ; myvga:myvga0|vmem:s2|altsyncram:altsyncram_component|altsyncram_g691:auto_generated|ram_block1a41~porta_address_reg0 ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.899     ; 1.723      ;
; -4.656 ; myvga:myvga0|stage1:s1|address_cal:u5|address[17] ; myvga:myvga0|vmem:s2|altsyncram:altsyncram_component|altsyncram_g691:auto_generated|ram_block1a43~porta_address_reg0 ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.900     ; 1.716      ;
; -4.649 ; myvga:myvga0|stage1:s1|address_cal:u5|address[17] ; myvga:myvga0|vmem:s2|altsyncram:altsyncram_component|altsyncram_g691:auto_generated|ram_block1a36~porta_address_reg0 ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.901     ; 1.708      ;
; -4.647 ; myvga:myvga0|stage1:s1|address_cal:u5|address[17] ; myvga:myvga0|vmem:s2|altsyncram:altsyncram_component|altsyncram_g691:auto_generated|ram_block1a39~porta_address_reg0 ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.908     ; 1.699      ;
; -4.638 ; myvga:myvga0|stage1:s1|address_cal:u5|address[17] ; myvga:myvga0|vmem:s2|altsyncram:altsyncram_component|altsyncram_g691:auto_generated|ram_block1a37~porta_address_reg0 ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.905     ; 1.693      ;
; -4.632 ; myvga:myvga0|stage1:s1|address_cal:u5|address[17] ; myvga:myvga0|vmem:s2|altsyncram:altsyncram_component|altsyncram_g691:auto_generated|ram_block1a15~porta_address_reg0 ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.908     ; 1.684      ;
; -4.623 ; myvga:myvga0|stage1:s1|address_cal:u5|address[17] ; myvga:myvga0|vmem:s2|altsyncram:altsyncram_component|altsyncram_g691:auto_generated|ram_block1a29~porta_address_reg0 ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.909     ; 1.674      ;
; -4.619 ; myvga:myvga0|stage1:s1|address_cal:u5|address[17] ; myvga:myvga0|vmem:s2|altsyncram:altsyncram_component|altsyncram_g691:auto_generated|ram_block1a14~porta_address_reg0 ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.899     ; 1.680      ;
; -4.616 ; myvga:myvga0|stage1:s1|address_cal:u5|address[17] ; myvga:myvga0|vmem:s2|altsyncram:altsyncram_component|altsyncram_g691:auto_generated|ram_block1a31~porta_address_reg0 ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.903     ; 1.673      ;
; -4.613 ; myvga:myvga0|stage1:s1|address_cal:u5|address[17] ; myvga:myvga0|vmem:s2|altsyncram:altsyncram_component|altsyncram_g691:auto_generated|ram_block1a8~porta_address_reg0  ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.907     ; 1.666      ;
; -4.604 ; myvga:myvga0|stage1:s1|address_cal:u5|address[17] ; myvga:myvga0|vmem:s2|altsyncram:altsyncram_component|altsyncram_g691:auto_generated|ram_block1a1~porta_address_reg0  ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.913     ; 1.651      ;
; -4.591 ; myvga:myvga0|stage1:s1|address_cal:u5|address[18] ; myvga:myvga0|vmem:s2|altsyncram:altsyncram_component|altsyncram_g691:auto_generated|ram_block1a27~porta_address_reg0 ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.919     ; 1.632      ;
; -4.589 ; myvga:myvga0|stage1:s1|address_cal:u5|address[16] ; myvga:myvga0|vmem:s2|altsyncram:altsyncram_component|altsyncram_g691:auto_generated|ram_block1a15~porta_address_reg0 ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.909     ; 1.640      ;
; -4.586 ; myvga:myvga0|stage1:s1|address_cal:u5|address[17] ; myvga:myvga0|vmem:s2|altsyncram:altsyncram_component|altsyncram_g691:auto_generated|ram_block1a4~porta_address_reg0  ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.890     ; 1.656      ;
; -4.585 ; myvga:myvga0|stage1:s1|address_cal:u5|address[18] ; myvga:myvga0|vmem:s2|altsyncram:altsyncram_component|altsyncram_g691:auto_generated|ram_block1a9~porta_address_reg0  ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.900     ; 1.645      ;
; -4.576 ; myvga:myvga0|stage1:s1|address_cal:u5|address[16] ; myvga:myvga0|vmem:s2|altsyncram:altsyncram_component|altsyncram_g691:auto_generated|ram_block1a14~porta_address_reg0 ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.900     ; 1.636      ;
; -4.568 ; myvga:myvga0|stage1:s1|address_cal:u5|address[18] ; myvga:myvga0|vmem:s2|altsyncram:altsyncram_component|altsyncram_g691:auto_generated|ram_block1a20~porta_address_reg0 ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.918     ; 1.610      ;
; -4.566 ; myvga:myvga0|stage1:s1|address_cal:u5|address[16] ; myvga:myvga0|vmem:s2|altsyncram:altsyncram_component|altsyncram_g691:auto_generated|ram_block1a20~porta_address_reg0 ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.918     ; 1.608      ;
; -4.563 ; myvga:myvga0|stage1:s1|address_cal:u5|address[18] ; myvga:myvga0|vmem:s2|altsyncram:altsyncram_component|altsyncram_g691:auto_generated|ram_block1a10~porta_address_reg0 ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.891     ; 1.632      ;
; -4.558 ; myvga:myvga0|stage1:s1|address_cal:u5|address[17] ; myvga:myvga0|vmem:s2|altsyncram:altsyncram_component|altsyncram_g691:auto_generated|ram_block1a0~porta_address_reg0  ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.885     ; 1.633      ;
; -4.557 ; myvga:myvga0|stage1:s1|address_cal:u5|address[17] ; myvga:myvga0|vmem:s2|altsyncram:altsyncram_component|altsyncram_g691:auto_generated|ram_block1a30~porta_address_reg0 ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.897     ; 1.620      ;
; -4.551 ; myvga:myvga0|stage1:s1|address_cal:u5|address[16] ; myvga:myvga0|vmem:s2|altsyncram:altsyncram_component|altsyncram_g691:auto_generated|ram_block1a27~porta_address_reg0 ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.919     ; 1.592      ;
; -4.540 ; myvga:myvga0|stage1:s1|address_cal:u5|address[18] ; myvga:myvga0|vmem:s2|altsyncram:altsyncram_component|altsyncram_g691:auto_generated|ram_block1a24~porta_address_reg0 ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.900     ; 1.600      ;
; -4.540 ; myvga:myvga0|stage1:s1|address_cal:u5|address[18] ; myvga:myvga0|vmem:s2|altsyncram:altsyncram_component|altsyncram_g691:auto_generated|ram_block1a12~porta_address_reg0 ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.911     ; 1.589      ;
; -4.538 ; myvga:myvga0|stage1:s1|address_cal:u5|address[16] ; myvga:myvga0|vmem:s2|altsyncram:altsyncram_component|altsyncram_g691:auto_generated|ram_block1a24~porta_address_reg0 ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.900     ; 1.598      ;
; -4.533 ; myvga:myvga0|stage1:s1|address_cal:u5|address[18] ; myvga:myvga0|vmem:s2|altsyncram:altsyncram_component|altsyncram_g691:auto_generated|ram_block1a26~porta_address_reg0 ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.885     ; 1.608      ;
; -4.532 ; myvga:myvga0|stage1:s1|address_cal:u5|address[18] ; myvga:myvga0|vmem:s2|altsyncram:altsyncram_component|altsyncram_g691:auto_generated|ram_block1a13~porta_address_reg0 ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.882     ; 1.610      ;
; -4.531 ; myvga:myvga0|stage1:s1|address_cal:u5|address[17] ; myvga:myvga0|vmem:s2|altsyncram:altsyncram_component|altsyncram_g691:auto_generated|ram_block1a20~porta_address_reg0 ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.917     ; 1.574      ;
; -4.531 ; myvga:myvga0|stage1:s1|address_cal:u5|address[16] ; myvga:myvga0|vmem:s2|altsyncram:altsyncram_component|altsyncram_g691:auto_generated|ram_block1a26~porta_address_reg0 ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.885     ; 1.606      ;
; -4.528 ; myvga:myvga0|stage1:s1|address_cal:u5|address[18] ; myvga:myvga0|vmem:s2|altsyncram:altsyncram_component|altsyncram_g691:auto_generated|ram_block1a16~porta_address_reg0 ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.915     ; 1.573      ;
; -4.524 ; myvga:myvga0|stage1:s1|address_cal:u5|address[17] ; myvga:myvga0|vmem:s2|altsyncram:altsyncram_component|altsyncram_g691:auto_generated|ram_block1a9~porta_address_reg0  ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.899     ; 1.585      ;
; -4.522 ; myvga:myvga0|stage1:s1|address_cal:u5|address[18] ; myvga:myvga0|vmem:s2|altsyncram:altsyncram_component|altsyncram_g691:auto_generated|ram_block1a42~porta_address_reg0 ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.905     ; 1.577      ;
; -4.513 ; myvga:myvga0|stage1:s1|address_cal:u5|address[18] ; myvga:myvga0|vmem:s2|altsyncram:altsyncram_component|altsyncram_g691:auto_generated|ram_block1a19~porta_address_reg0 ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.876     ; 1.597      ;
; -4.513 ; myvga:myvga0|stage1:s1|address_cal:u5|address[18] ; myvga:myvga0|vmem:s2|altsyncram:altsyncram_component|altsyncram_g691:auto_generated|ram_block1a29~porta_address_reg0 ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.910     ; 1.563      ;
; -4.511 ; myvga:myvga0|stage1:s1|address_cal:u5|address[16] ; myvga:myvga0|vmem:s2|altsyncram:altsyncram_component|altsyncram_g691:auto_generated|ram_block1a19~porta_address_reg0 ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.876     ; 1.595      ;
; -4.506 ; myvga:myvga0|stage1:s1|address_cal:u5|address[18] ; myvga:myvga0|vmem:s2|altsyncram:altsyncram_component|altsyncram_g691:auto_generated|ram_block1a31~porta_address_reg0 ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.904     ; 1.562      ;
; -4.503 ; myvga:myvga0|stage1:s1|address_cal:u5|address[17] ; myvga:myvga0|vmem:s2|altsyncram:altsyncram_component|altsyncram_g691:auto_generated|ram_block1a24~porta_address_reg0 ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.899     ; 1.564      ;
; -4.502 ; myvga:myvga0|stage1:s1|address_cal:u5|address[18] ; myvga:myvga0|vmem:s2|altsyncram:altsyncram_component|altsyncram_g691:auto_generated|ram_block1a8~porta_address_reg0  ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.908     ; 1.554      ;
; -4.502 ; myvga:myvga0|stage1:s1|address_cal:u5|address[17] ; myvga:myvga0|vmem:s2|altsyncram:altsyncram_component|altsyncram_g691:auto_generated|ram_block1a10~porta_address_reg0 ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.890     ; 1.572      ;
; -4.500 ; myvga:myvga0|stage1:s1|address_cal:u5|address[16] ; myvga:myvga0|vmem:s2|altsyncram:altsyncram_component|altsyncram_g691:auto_generated|ram_block1a41~porta_address_reg0 ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.900     ; 1.560      ;
; -4.498 ; myvga:myvga0|stage1:s1|address_cal:u5|address[17] ; myvga:myvga0|vmem:s2|altsyncram:altsyncram_component|altsyncram_g691:auto_generated|ram_block1a42~porta_address_reg0 ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.904     ; 1.554      ;
; -4.496 ; myvga:myvga0|stage1:s1|address_cal:u5|address[17] ; myvga:myvga0|vmem:s2|altsyncram:altsyncram_component|altsyncram_g691:auto_generated|ram_block1a26~porta_address_reg0 ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.884     ; 1.572      ;
; -4.494 ; myvga:myvga0|stage1:s1|address_cal:u5|address[16] ; myvga:myvga0|vmem:s2|altsyncram:altsyncram_component|altsyncram_g691:auto_generated|ram_block1a43~porta_address_reg0 ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.901     ; 1.553      ;
; -4.493 ; myvga:myvga0|stage1:s1|address_cal:u5|address[18] ; myvga:myvga0|vmem:s2|altsyncram:altsyncram_component|altsyncram_g691:auto_generated|ram_block1a1~porta_address_reg0  ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.914     ; 1.539      ;
; -4.491 ; myvga:myvga0|stage1:s1|address_cal:u5|address[17] ; myvga:myvga0|vmem:s2|altsyncram:altsyncram_component|altsyncram_g691:auto_generated|ram_block1a6~porta_address_reg0  ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.893     ; 1.558      ;
; -4.487 ; myvga:myvga0|stage1:s1|address_cal:u5|address[16] ; myvga:myvga0|vmem:s2|altsyncram:altsyncram_component|altsyncram_g691:auto_generated|ram_block1a36~porta_address_reg0 ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.902     ; 1.545      ;
; -4.485 ; myvga:myvga0|stage1:s1|address_cal:u5|address[16] ; myvga:myvga0|vmem:s2|altsyncram:altsyncram_component|altsyncram_g691:auto_generated|ram_block1a39~porta_address_reg0 ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.909     ; 1.536      ;
; -4.481 ; myvga:myvga0|stage1:s1|address_cal:u5|address[16] ; myvga:myvga0|vmem:s2|altsyncram:altsyncram_component|altsyncram_g691:auto_generated|ram_block1a9~porta_address_reg0  ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.900     ; 1.541      ;
; -4.479 ; myvga:myvga0|stage1:s1|address_cal:u5|address[17] ; myvga:myvga0|vmem:s2|altsyncram:altsyncram_component|altsyncram_g691:auto_generated|ram_block1a12~porta_address_reg0 ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.910     ; 1.529      ;
; -4.476 ; myvga:myvga0|stage1:s1|address_cal:u5|address[16] ; myvga:myvga0|vmem:s2|altsyncram:altsyncram_component|altsyncram_g691:auto_generated|ram_block1a37~porta_address_reg0 ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.906     ; 1.530      ;
; -4.476 ; myvga:myvga0|stage1:s1|address_cal:u5|address[17] ; myvga:myvga0|vmem:s2|altsyncram:altsyncram_component|altsyncram_g691:auto_generated|ram_block1a19~porta_address_reg0 ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.875     ; 1.561      ;
; -4.475 ; myvga:myvga0|stage1:s1|address_cal:u5|address[18] ; myvga:myvga0|vmem:s2|altsyncram:altsyncram_component|altsyncram_g691:auto_generated|ram_block1a4~porta_address_reg0  ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.891     ; 1.544      ;
; -4.473 ; myvga:myvga0|stage1:s1|address_cal:u5|address[16] ; myvga:myvga0|vmem:s2|altsyncram:altsyncram_component|altsyncram_g691:auto_generated|ram_block1a29~porta_address_reg0 ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.910     ; 1.523      ;
; -4.471 ; myvga:myvga0|stage1:s1|address_cal:u5|address[17] ; myvga:myvga0|vmem:s2|altsyncram:altsyncram_component|altsyncram_g691:auto_generated|ram_block1a13~porta_address_reg0 ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.881     ; 1.550      ;
; -4.467 ; myvga:myvga0|stage1:s1|address_cal:u5|address[17] ; myvga:myvga0|vmem:s2|altsyncram:altsyncram_component|altsyncram_g691:auto_generated|ram_block1a16~porta_address_reg0 ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.914     ; 1.513      ;
; -4.466 ; myvga:myvga0|stage1:s1|address_cal:u5|address[16] ; myvga:myvga0|vmem:s2|altsyncram:altsyncram_component|altsyncram_g691:auto_generated|ram_block1a31~porta_address_reg0 ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.904     ; 1.522      ;
; -4.459 ; myvga:myvga0|stage1:s1|address_cal:u5|address[16] ; myvga:myvga0|vmem:s2|altsyncram:altsyncram_component|altsyncram_g691:auto_generated|ram_block1a10~porta_address_reg0 ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.891     ; 1.528      ;
; -4.458 ; myvga:myvga0|stage1:s1|address_cal:u5|address[18] ; myvga:myvga0|vmem:s2|altsyncram:altsyncram_component|altsyncram_g691:auto_generated|ram_block1a11~porta_address_reg0 ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.892     ; 1.526      ;
; -4.450 ; myvga:myvga0|stage1:s1|address_cal:u5|address[18] ; myvga:myvga0|vmem:s2|altsyncram:altsyncram_component|altsyncram_g691:auto_generated|ram_block1a44~porta_address_reg0 ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.882     ; 1.528      ;
; -4.447 ; myvga:myvga0|stage1:s1|address_cal:u5|address[18] ; myvga:myvga0|vmem:s2|altsyncram:altsyncram_component|altsyncram_g691:auto_generated|ram_block1a0~porta_address_reg0  ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.886     ; 1.521      ;
; -4.447 ; myvga:myvga0|stage1:s1|address_cal:u5|address[18] ; myvga:myvga0|vmem:s2|altsyncram:altsyncram_component|altsyncram_g691:auto_generated|ram_block1a30~porta_address_reg0 ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.898     ; 1.509      ;
; -4.442 ; myvga:myvga0|stage1:s1|address_cal:u5|address[16] ; myvga:myvga0|vmem:s2|altsyncram:altsyncram_component|altsyncram_g691:auto_generated|ram_block1a8~porta_address_reg0  ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.908     ; 1.494      ;
; -4.436 ; myvga:myvga0|stage1:s1|address_cal:u5|address[16] ; myvga:myvga0|vmem:s2|altsyncram:altsyncram_component|altsyncram_g691:auto_generated|ram_block1a12~porta_address_reg0 ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.911     ; 1.485      ;
; -4.433 ; myvga:myvga0|stage1:s1|address_cal:u5|address[13] ; myvga:myvga0|vmem:s2|altsyncram:altsyncram_component|altsyncram_g691:auto_generated|ram_block1a20~porta_address_reg0 ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.914     ; 1.479      ;
; -4.433 ; myvga:myvga0|stage1:s1|address_cal:u5|address[16] ; myvga:myvga0|vmem:s2|altsyncram:altsyncram_component|altsyncram_g691:auto_generated|ram_block1a1~porta_address_reg0  ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.914     ; 1.479      ;
; -4.429 ; myvga:myvga0|stage1:s1|address_cal:u5|address[18] ; myvga:myvga0|vmem:s2|altsyncram:altsyncram_component|altsyncram_g691:auto_generated|ram_block1a38~porta_address_reg0 ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.891     ; 1.498      ;
; -4.428 ; myvga:myvga0|stage1:s1|address_cal:u5|address[16] ; myvga:myvga0|vmem:s2|altsyncram:altsyncram_component|altsyncram_g691:auto_generated|ram_block1a13~porta_address_reg0 ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.882     ; 1.506      ;
; -4.426 ; myvga:myvga0|stage1:s1|address_cal:u5|address[17] ; myvga:myvga0|vmem:s2|altsyncram:altsyncram_component|altsyncram_g691:auto_generated|ram_block1a44~porta_address_reg0 ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.881     ; 1.505      ;
; -4.424 ; myvga:myvga0|stage1:s1|address_cal:u5|address[16] ; myvga:myvga0|vmem:s2|altsyncram:altsyncram_component|altsyncram_g691:auto_generated|ram_block1a16~porta_address_reg0 ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.915     ; 1.469      ;
; -4.415 ; myvga:myvga0|stage1:s1|address_cal:u5|address[16] ; myvga:myvga0|vmem:s2|altsyncram:altsyncram_component|altsyncram_g691:auto_generated|ram_block1a4~porta_address_reg0  ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.891     ; 1.484      ;
; -4.411 ; myvga:myvga0|stage1:s1|address_cal:u5|address[17] ; myvga:myvga0|vmem:s2|altsyncram:altsyncram_component|altsyncram_g691:auto_generated|ram_block1a2~porta_address_reg0  ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.881     ; 1.490      ;
; -4.410 ; myvga:myvga0|stage1:s1|address_cal:u5|address[17] ; myvga:myvga0|vmem:s2|altsyncram:altsyncram_component|altsyncram_g691:auto_generated|ram_block1a7~porta_address_reg0  ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.890     ; 1.480      ;
; -4.407 ; myvga:myvga0|stage1:s1|address_cal:u5|address[17] ; myvga:myvga0|vmem:s2|altsyncram:altsyncram_component|altsyncram_g691:auto_generated|ram_block1a35~porta_address_reg0 ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.888     ; 1.479      ;
; -4.407 ; myvga:myvga0|stage1:s1|address_cal:u5|address[16] ; myvga:myvga0|vmem:s2|altsyncram:altsyncram_component|altsyncram_g691:auto_generated|ram_block1a30~porta_address_reg0 ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.898     ; 1.469      ;
; -4.405 ; myvga:myvga0|stage1:s1|address_cal:u5|address[17] ; myvga:myvga0|vmem:s2|altsyncram:altsyncram_component|altsyncram_g691:auto_generated|ram_block1a38~porta_address_reg0 ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.890     ; 1.475      ;
; -4.397 ; myvga:myvga0|stage1:s1|address_cal:u5|address[17] ; myvga:myvga0|vmem:s2|altsyncram:altsyncram_component|altsyncram_g691:auto_generated|ram_block1a11~porta_address_reg0 ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.891     ; 1.466      ;
; -4.391 ; myvga:myvga0|stage1:s1|address_cal:u5|address[17] ; myvga:myvga0|vmem:s2|altsyncram:altsyncram_component|altsyncram_g691:auto_generated|ram_block1a33~porta_address_reg0 ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.886     ; 1.465      ;
; -4.390 ; myvga:myvga0|stage1:s1|address_cal:u5|address[13] ; myvga:myvga0|vmem:s2|altsyncram:altsyncram_component|altsyncram_g691:auto_generated|ram_block1a12~porta_address_reg0 ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.907     ; 1.443      ;
; -4.388 ; myvga:myvga0|stage1:s1|address_cal:u5|address[18] ; myvga:myvga0|vmem:s2|altsyncram:altsyncram_component|altsyncram_g691:auto_generated|ram_block1a21~porta_address_reg0 ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.897     ; 1.451      ;
; -4.387 ; myvga:myvga0|stage1:s1|address_cal:u5|address[16] ; myvga:myvga0|vmem:s2|altsyncram:altsyncram_component|altsyncram_g691:auto_generated|ram_block1a0~porta_address_reg0  ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.886     ; 1.461      ;
; -4.386 ; myvga:myvga0|stage1:s1|address_cal:u5|address[16] ; myvga:myvga0|vmem:s2|altsyncram:altsyncram_component|altsyncram_g691:auto_generated|ram_block1a21~porta_address_reg0 ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.897     ; 1.449      ;
; -4.380 ; myvga:myvga0|stage1:s1|address_cal:u5|address[18] ; myvga:myvga0|vmem:s2|altsyncram:altsyncram_component|altsyncram_g691:auto_generated|ram_block1a6~porta_address_reg0  ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.894     ; 1.446      ;
; -4.377 ; myvga:myvga0|stage1:s1|address_cal:u5|address[17] ; myvga:myvga0|vmem:s2|altsyncram:altsyncram_component|altsyncram_g691:auto_generated|ram_block1a3~porta_address_reg0  ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.884     ; 1.453      ;
; -4.377 ; myvga:myvga0|stage1:s1|address_cal:u5|address[17] ; myvga:myvga0|vmem:s2|altsyncram:altsyncram_component|altsyncram_g691:auto_generated|ram_block1a32~porta_address_reg0 ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.884     ; 1.453      ;
; -4.366 ; myvga:myvga0|stage1:s1|address_cal:u5|address[17] ; myvga:myvga0|vmem:s2|altsyncram:altsyncram_component|altsyncram_g691:auto_generated|ram_block1a34~porta_address_reg0 ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.877     ; 1.449      ;
; -4.363 ; myvga:myvga0|stage1:s1|address_cal:u5|address[18] ; myvga:myvga0|vmem:s2|altsyncram:altsyncram_component|altsyncram_g691:auto_generated|ram_block1a17~porta_address_reg0 ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.893     ; 1.430      ;
; -4.356 ; myvga:myvga0|stage1:s1|address_cal:u5|address[17] ; myvga:myvga0|vmem:s2|altsyncram:altsyncram_component|altsyncram_g691:auto_generated|ram_block1a5~porta_address_reg0  ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.878     ; 1.438      ;
; -4.354 ; myvga:myvga0|stage1:s1|address_cal:u5|address[16] ; myvga:myvga0|vmem:s2|altsyncram:altsyncram_component|altsyncram_g691:auto_generated|ram_block1a11~porta_address_reg0 ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.892     ; 1.422      ;
; -4.351 ; myvga:myvga0|stage1:s1|address_cal:u5|address[18] ; myvga:myvga0|vmem:s2|altsyncram:altsyncram_component|altsyncram_g691:auto_generated|ram_block1a18~porta_address_reg0 ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.883     ; 1.428      ;
; -4.351 ; myvga:myvga0|stage1:s1|address_cal:u5|address[17] ; myvga:myvga0|vmem:s2|altsyncram:altsyncram_component|altsyncram_g691:auto_generated|ram_block1a21~porta_address_reg0 ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.896     ; 1.415      ;
; -4.349 ; myvga:myvga0|stage1:s1|address_cal:u5|address[16] ; myvga:myvga0|vmem:s2|altsyncram:altsyncram_component|altsyncram_g691:auto_generated|ram_block1a18~porta_address_reg0 ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.883     ; 1.426      ;
; -4.339 ; myvga:myvga0|stage1:s1|address_cal:u5|address[18] ; myvga:myvga0|vmem:s2|altsyncram:altsyncram_component|altsyncram_g691:auto_generated|ram_block1a25~porta_address_reg0 ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.877     ; 1.422      ;
+--------+---------------------------------------------------+----------------------------------------------------------------------------------------------------------------------+-------------------------------------------------+--------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx'                                                                                                                                                                                            ;
+--------+---------------------------------------------------------------+---------------------------------------------------+--------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                     ; To Node                                           ; Launch Clock                                     ; Latch Clock                                     ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------+---------------------------------------------------+--------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; -0.379 ; myvga:myvga0|stage1:s1|counter524:u1|\G1:9:dffx               ; myvga:myvga0|stage1:s1|address_cal:u5|address[18] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; 0.001        ; 2.684      ; 2.615      ;
; -0.337 ; myvga:myvga0|stage1:s1|counter524:u1|\G1:7:dffx               ; myvga:myvga0|stage1:s1|address_cal:u5|address[17] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; 0.001        ; 2.683      ; 2.568      ;
; -0.326 ; myvga:myvga0|stage1:s1|counter524:u1|\G1:7:dffx               ; myvga:myvga0|stage1:s1|address_cal:u5|address[18] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; 0.001        ; 2.684      ; 2.562      ;
; -0.303 ; myvga:myvga0|stage1:s1|counter524:u1|\G1:8:dffx               ; myvga:myvga0|stage1:s1|address_cal:u5|address[18] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; 0.001        ; 2.684      ; 2.539      ;
; -0.292 ; myvga:myvga0|stage1:s1|counter524:u1|\G1:3:dffx               ; myvga:myvga0|stage1:s1|address_cal:u5|address[17] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; 0.001        ; 2.683      ; 2.523      ;
; -0.285 ; myvga:myvga0|stage1:s1|counter524:u1|\G1:7:dffx               ; myvga:myvga0|stage1:s1|address_cal:u5|address[16] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; 0.001        ; 2.684      ; 2.463      ;
; -0.281 ; myvga:myvga0|stage1:s1|counter524:u1|\G1:3:dffx               ; myvga:myvga0|stage1:s1|address_cal:u5|address[18] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; 0.001        ; 2.684      ; 2.517      ;
; -0.269 ; myvga:myvga0|stage1:s1|counter524:u1|\G1:8:dffx               ; myvga:myvga0|stage1:s1|address_cal:u5|address[17] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; 0.001        ; 2.683      ; 2.500      ;
; -0.240 ; myvga:myvga0|stage1:s1|counter524:u1|\G1:3:dffx               ; myvga:myvga0|stage1:s1|address_cal:u5|address[16] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; 0.001        ; 2.684      ; 2.418      ;
; -0.228 ; myvga:myvga0|stage1:s1|counter524:u1|\G1:6:dffx               ; myvga:myvga0|stage1:s1|address_cal:u5|address[17] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; 0.001        ; 2.683      ; 2.459      ;
; -0.217 ; myvga:myvga0|stage1:s1|counter524:u1|\G1:6:dffx               ; myvga:myvga0|stage1:s1|address_cal:u5|address[18] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; 0.001        ; 2.684      ; 2.453      ;
; -0.207 ; myvga:myvga0|stage1:s1|counter524:u1|\G1:4:dffx               ; myvga:myvga0|stage1:s1|address_cal:u5|address[17] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; 0.001        ; 2.683      ; 2.438      ;
; -0.196 ; myvga:myvga0|stage1:s1|counter524:u1|\G1:4:dffx               ; myvga:myvga0|stage1:s1|address_cal:u5|address[18] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; 0.001        ; 2.684      ; 2.432      ;
; -0.164 ; myvga:myvga0|stage1:s1|counter524:u1|\G1:1:dffx               ; myvga:myvga0|stage1:s1|address_cal:u5|address[17] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; 0.001        ; 2.683      ; 2.395      ;
; -0.153 ; myvga:myvga0|stage1:s1|counter524:u1|\G1:1:dffx               ; myvga:myvga0|stage1:s1|address_cal:u5|address[18] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; 0.001        ; 2.684      ; 2.389      ;
; -0.148 ; myvga:myvga0|stage1:s1|counter524:u1|\G1:2:dffx               ; myvga:myvga0|stage1:s1|address_cal:u5|address[17] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; 0.001        ; 2.683      ; 2.379      ;
; -0.142 ; myvga:myvga0|stage1:s1|counter524:u1|\G1:4:dffx               ; myvga:myvga0|stage1:s1|address_cal:u5|address[16] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; 0.001        ; 2.684      ; 2.320      ;
; -0.142 ; myvga:myvga0|stage1:s1|counter524:u1|\G1:0:dffx               ; myvga:myvga0|stage1:s1|address_cal:u5|address[17] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; 0.001        ; 2.683      ; 2.373      ;
; -0.137 ; myvga:myvga0|stage1:s1|counter524:u1|\G1:2:dffx               ; myvga:myvga0|stage1:s1|address_cal:u5|address[18] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; 0.001        ; 2.684      ; 2.373      ;
; -0.131 ; myvga:myvga0|stage1:s1|counter524:u1|\G1:0:dffx               ; myvga:myvga0|stage1:s1|address_cal:u5|address[18] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; 0.001        ; 2.684      ; 2.367      ;
; -0.127 ; myvga:myvga0|stage1:s1|counter524:u1|\G1:6:dffx               ; myvga:myvga0|stage1:s1|address_cal:u5|address[16] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; 0.001        ; 2.684      ; 2.305      ;
; -0.112 ; myvga:myvga0|stage1:s1|counter524:u1|\G1:1:dffx               ; myvga:myvga0|stage1:s1|address_cal:u5|address[16] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; 0.001        ; 2.684      ; 2.290      ;
; -0.069 ; myvga:myvga0|stage1:s1|counter524:u1|\G1:9:dffx               ; myvga:myvga0|stage1:s1|address_cal:u5|address[17] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; 0.001        ; 2.683      ; 2.300      ;
; -0.064 ; myvga:myvga0|stage1:s1|counter524:u1|\G1:2:dffx               ; myvga:myvga0|stage1:s1|address_cal:u5|address[16] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; 0.001        ; 2.684      ; 2.242      ;
; -0.056 ; myvga:myvga0|stage1:s1|counter524:u1|\G1:0:dffx               ; myvga:myvga0|stage1:s1|address_cal:u5|address[16] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; 0.001        ; 2.684      ; 2.234      ;
; -0.024 ; myvga:myvga0|stage1:s1|counter524:u1|\G1:8:dffx               ; myvga:myvga0|stage1:s1|address_cal:u5|address[16] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; 0.001        ; 2.684      ; 2.202      ;
; -0.001 ; myvga:myvga0|stage1:s1|counter524:u1|counter800:u1|\G1:6:dffx ; myvga:myvga0|stage1:s1|address_cal:u5|address[6]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; 0.001        ; 2.688      ; 2.188      ;
; 0.045  ; myvga:myvga0|stage1:s1|counter524:u1|counter800:u1|\G1:8:dffx ; myvga:myvga0|stage1:s1|address_cal:u5|address[17] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; 0.001        ; 2.684      ; 2.187      ;
; 0.056  ; myvga:myvga0|stage1:s1|counter524:u1|counter800:u1|\G1:8:dffx ; myvga:myvga0|stage1:s1|address_cal:u5|address[18] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; 0.001        ; 2.685      ; 2.181      ;
; 0.059  ; myvga:myvga0|stage1:s1|counter524:u1|counter800:u1|\G1:8:dffx ; myvga:myvga0|stage1:s1|address_cal:u5|address[16] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; 0.001        ; 2.685      ; 2.120      ;
; 0.079  ; myvga:myvga0|stage1:s1|counter524:u1|counter800:u1|\G1:3:dffx ; myvga:myvga0|stage1:s1|address_cal:u5|address[3]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; 0.001        ; 2.686      ; 2.118      ;
; 0.082  ; myvga:myvga0|stage1:s1|counter524:u1|counter800:u1|\G1:9:dffx ; myvga:myvga0|stage1:s1|address_cal:u5|address[17] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; 0.001        ; 2.684      ; 2.150      ;
; 0.093  ; myvga:myvga0|stage1:s1|counter524:u1|counter800:u1|\G1:9:dffx ; myvga:myvga0|stage1:s1|address_cal:u5|address[18] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; 0.001        ; 2.685      ; 2.144      ;
; 0.094  ; myvga:myvga0|stage1:s1|counter524:u1|counter800:u1|\G1:4:dffx ; myvga:myvga0|stage1:s1|address_cal:u5|address[4]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; 0.001        ; 2.688      ; 2.093      ;
; 0.096  ; myvga:myvga0|stage1:s1|counter524:u1|counter800:u1|\G1:9:dffx ; myvga:myvga0|stage1:s1|address_cal:u5|address[16] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; 0.001        ; 2.685      ; 2.083      ;
; 0.171  ; myvga:myvga0|stage1:s1|counter524:u1|counter800:u1|\G1:5:dffx ; myvga:myvga0|stage1:s1|address_cal:u5|address[5]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; 0.001        ; 2.678      ; 2.006      ;
; 0.206  ; myvga:myvga0|stage1:s1|counter524:u1|\G1:9:dffx               ; myvga:myvga0|stage1:s1|address_cal:u5|address[16] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; 0.001        ; 2.684      ; 1.972      ;
; 0.236  ; myvga:myvga0|stage1:s1|counter524:u1|\G1:1:dffx               ; myvga:myvga0|stage1:s1|address_cal:u5|address[9]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; 0.001        ; 2.744      ; 2.076      ;
; 0.237  ; myvga:myvga0|stage1:s1|counter524:u1|counter800:u1|\G1:7:dffx ; myvga:myvga0|stage1:s1|address_cal:u5|address[17] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; 0.001        ; 2.684      ; 1.995      ;
; 0.248  ; myvga:myvga0|stage1:s1|counter524:u1|counter800:u1|\G1:7:dffx ; myvga:myvga0|stage1:s1|address_cal:u5|address[18] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; 0.001        ; 2.685      ; 1.989      ;
; 0.251  ; myvga:myvga0|stage1:s1|counter524:u1|counter800:u1|\G1:7:dffx ; myvga:myvga0|stage1:s1|address_cal:u5|address[16] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; 0.001        ; 2.685      ; 1.928      ;
; 0.264  ; myvga:myvga0|stage1:s1|counter524:u1|counter800:u1|\G1:7:dffx ; myvga:myvga0|stage1:s1|address_cal:u5|address[7]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; 0.001        ; 2.680      ; 1.978      ;
; 0.279  ; myvga:myvga0|stage1:s1|counter524:u1|\G1:3:dffx               ; myvga:myvga0|stage1:s1|address_cal:u5|address[13] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; 0.001        ; 2.680      ; 1.913      ;
; 0.290  ; myvga:myvga0|stage1:s1|counter524:u1|\G1:1:dffx               ; myvga:myvga0|stage1:s1|address_cal:u5|address[10] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; 0.001        ; 2.691      ; 1.962      ;
; 0.292  ; myvga:myvga0|stage1:s1|counter524:u1|counter800:u1|\G1:8:dffx ; myvga:myvga0|stage1:s1|address_cal:u5|address[9]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; 0.001        ; 2.745      ; 2.021      ;
; 0.292  ; myvga:myvga0|stage1:s1|counter524:u1|\G1:0:dffx               ; myvga:myvga0|stage1:s1|address_cal:u5|address[7]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; 0.001        ; 2.679      ; 1.949      ;
; 0.314  ; myvga:myvga0|stage1:s1|counter524:u1|\G1:3:dffx               ; myvga:myvga0|stage1:s1|address_cal:u5|address[15] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; 0.001        ; 2.757      ; 1.861      ;
; 0.339  ; myvga:myvga0|stage1:s1|counter524:u1|\G1:3:dffx               ; myvga:myvga0|stage1:s1|address_cal:u5|address[12] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; 0.001        ; 2.678      ; 1.837      ;
; 0.346  ; myvga:myvga0|stage1:s1|counter524:u1|counter800:u1|\G1:8:dffx ; myvga:myvga0|stage1:s1|address_cal:u5|address[10] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; 0.001        ; 2.692      ; 1.907      ;
; 0.353  ; myvga:myvga0|stage1:s1|counter524:u1|\G1:1:dffx               ; myvga:myvga0|stage1:s1|address_cal:u5|address[13] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; 0.001        ; 2.680      ; 1.839      ;
; 0.363  ; myvga:myvga0|stage1:s1|counter524:u1|\G1:3:dffx               ; myvga:myvga0|stage1:s1|address_cal:u5|address[14] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; 0.001        ; 2.757      ; 1.815      ;
; 0.363  ; myvga:myvga0|stage1:s1|counter524:u1|\G1:1:dffx               ; myvga:myvga0|stage1:s1|address_cal:u5|address[8]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; 0.001        ; 2.678      ; 1.826      ;
; 0.364  ; myvga:myvga0|stage1:s1|counter524:u1|counter800:u1|\G1:7:dffx ; myvga:myvga0|stage1:s1|address_cal:u5|address[8]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; 0.001        ; 2.679      ; 1.826      ;
; 0.369  ; myvga:myvga0|stage1:s1|counter524:u1|\G1:2:dffx               ; myvga:myvga0|stage1:s1|address_cal:u5|address[13] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; 0.001        ; 2.680      ; 1.823      ;
; 0.369  ; myvga:myvga0|stage1:s1|counter524:u1|\G1:7:dffx               ; myvga:myvga0|stage1:s1|address_cal:u5|address[15] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; 0.001        ; 2.757      ; 1.806      ;
; 0.369  ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx               ; myvga:myvga0|stage1:s1|address_cal:u5|address[17] ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx  ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; 0.500        ; 2.712      ; 2.575      ;
; 0.371  ; myvga:myvga0|stage1:s1|counter524:u1|\G1:4:dffx               ; myvga:myvga0|stage1:s1|address_cal:u5|address[13] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; 0.001        ; 2.680      ; 1.821      ;
; 0.375  ; myvga:myvga0|stage1:s1|counter524:u1|\G1:0:dffx               ; myvga:myvga0|stage1:s1|address_cal:u5|address[13] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; 0.001        ; 2.680      ; 1.817      ;
; 0.378  ; myvga:myvga0|stage1:s1|counter524:u1|\G1:1:dffx               ; myvga:myvga0|stage1:s1|address_cal:u5|address[11] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; 0.001        ; 2.755      ; 1.798      ;
; 0.380  ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx               ; myvga:myvga0|stage1:s1|address_cal:u5|address[18] ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx  ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; 0.500        ; 2.713      ; 2.569      ;
; 0.383  ; myvga:myvga0|stage1:s1|counter524:u1|counter800:u1|\G1:9:dffx ; myvga:myvga0|stage1:s1|address_cal:u5|address[10] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; 0.001        ; 2.692      ; 1.870      ;
; 0.387  ; myvga:myvga0|stage1:s1|counter524:u1|\G1:0:dffx               ; myvga:myvga0|stage1:s1|address_cal:u5|address[8]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; 0.001        ; 2.678      ; 1.802      ;
; 0.394  ; myvga:myvga0|stage1:s1|counter524:u1|\G1:2:dffx               ; myvga:myvga0|stage1:s1|address_cal:u5|address[10] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; 0.001        ; 2.691      ; 1.858      ;
; 0.395  ; myvga:myvga0|stage1:s1|counter524:u1|\G1:2:dffx               ; myvga:myvga0|stage1:s1|address_cal:u5|address[11] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; 0.001        ; 2.755      ; 1.781      ;
; 0.399  ; myvga:myvga0|stage1:s1|counter524:u1|\G1:4:dffx               ; myvga:myvga0|stage1:s1|address_cal:u5|address[15] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; 0.001        ; 2.757      ; 1.776      ;
; 0.401  ; myvga:myvga0|stage1:s1|counter524:u1|\G1:0:dffx               ; myvga:myvga0|stage1:s1|address_cal:u5|address[11] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; 0.001        ; 2.755      ; 1.775      ;
; 0.404  ; myvga:myvga0|stage1:s1|counter524:u1|\G1:0:dffx               ; myvga:myvga0|stage1:s1|address_cal:u5|address[10] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; 0.001        ; 2.691      ; 1.848      ;
; 0.411  ; myvga:myvga0|stage1:s1|counter524:u1|counter800:u1|\G1:8:dffx ; myvga:myvga0|stage1:s1|address_cal:u5|address[13] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; 0.001        ; 2.681      ; 1.782      ;
; 0.413  ; myvga:myvga0|stage1:s1|counter524:u1|\G1:1:dffx               ; myvga:myvga0|stage1:s1|address_cal:u5|address[12] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; 0.001        ; 2.678      ; 1.763      ;
; 0.416  ; myvga:myvga0|stage1:s1|counter524:u1|\G1:6:dffx               ; myvga:myvga0|stage1:s1|address_cal:u5|address[15] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; 0.001        ; 2.757      ; 1.759      ;
; 0.421  ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx               ; myvga:myvga0|stage1:s1|address_cal:u5|address[16] ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx  ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; 0.500        ; 2.713      ; 2.470      ;
; 0.425  ; myvga:myvga0|stage1:s1|counter524:u1|counter800:u1|\G1:8:dffx ; myvga:myvga0|stage1:s1|address_cal:u5|address[8]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; 0.001        ; 2.679      ; 1.765      ;
; 0.434  ; myvga:myvga0|stage1:s1|counter524:u1|counter800:u1|\G1:8:dffx ; myvga:myvga0|stage1:s1|address_cal:u5|address[11] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; 0.001        ; 2.756      ; 1.743      ;
; 0.434  ; myvga:myvga0|stage1:s1|counter524:u1|\G1:2:dffx               ; myvga:myvga0|stage1:s1|address_cal:u5|address[12] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; 0.001        ; 2.678      ; 1.742      ;
; 0.440  ; myvga:myvga0|stage1:s1|counter524:u1|\G1:1:dffx               ; myvga:myvga0|stage1:s1|address_cal:u5|address[15] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; 0.001        ; 2.757      ; 1.735      ;
; 0.440  ; myvga:myvga0|stage1:s1|counter524:u1|\G1:0:dffx               ; myvga:myvga0|stage1:s1|address_cal:u5|address[12] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; 0.001        ; 2.678      ; 1.736      ;
; 0.448  ; myvga:myvga0|stage1:s1|counter524:u1|counter800:u1|\G1:9:dffx ; myvga:myvga0|stage1:s1|address_cal:u5|address[13] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; 0.001        ; 2.681      ; 1.745      ;
; 0.456  ; myvga:myvga0|stage1:s1|counter524:u1|\G1:2:dffx               ; myvga:myvga0|stage1:s1|address_cal:u5|address[15] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; 0.001        ; 2.757      ; 1.719      ;
; 0.462  ; myvga:myvga0|stage1:s1|counter524:u1|\G1:0:dffx               ; myvga:myvga0|stage1:s1|address_cal:u5|address[15] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; 0.001        ; 2.757      ; 1.713      ;
; 0.471  ; myvga:myvga0|stage1:s1|counter524:u1|counter800:u1|\G1:9:dffx ; myvga:myvga0|stage1:s1|address_cal:u5|address[11] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; 0.001        ; 2.756      ; 1.706      ;
; 0.473  ; myvga:myvga0|stage1:s1|counter524:u1|counter800:u1|\G1:8:dffx ; myvga:myvga0|stage1:s1|address_cal:u5|address[12] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; 0.001        ; 2.679      ; 1.704      ;
; 0.484  ; myvga:myvga0|stage1:s1|counter524:u1|counter800:u1|\G1:7:dffx ; myvga:myvga0|stage1:s1|address_cal:u5|address[9]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; 0.001        ; 2.745      ; 1.829      ;
; 0.491  ; myvga:myvga0|stage1:s1|counter524:u1|\G1:1:dffx               ; myvga:myvga0|stage1:s1|address_cal:u5|address[14] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; 0.001        ; 2.757      ; 1.687      ;
; 0.498  ; myvga:myvga0|stage1:s1|counter524:u1|counter800:u1|\G1:8:dffx ; myvga:myvga0|stage1:s1|address_cal:u5|address[15] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; 0.001        ; 2.758      ; 1.678      ;
; 0.510  ; myvga:myvga0|stage1:s1|counter524:u1|counter800:u1|\G1:9:dffx ; myvga:myvga0|stage1:s1|address_cal:u5|address[12] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; 0.001        ; 2.679      ; 1.667      ;
; 0.511  ; myvga:myvga0|stage1:s1|counter524:u1|counter800:u1|\G1:9:dffx ; myvga:myvga0|stage1:s1|address_cal:u5|address[9]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; 0.001        ; 2.745      ; 1.802      ;
; 0.511  ; myvga:myvga0|stage1:s1|counter524:u1|\G1:0:dffx               ; myvga:myvga0|stage1:s1|address_cal:u5|address[9]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; 0.001        ; 2.744      ; 1.801      ;
; 0.522  ; myvga:myvga0|stage1:s1|counter524:u1|\G1:3:dffx               ; myvga:myvga0|stage1:s1|address_cal:u5|address[11] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; 0.001        ; 2.755      ; 1.654      ;
; 0.523  ; myvga:myvga0|stage1:s1|counter524:u1|\G1:2:dffx               ; myvga:myvga0|stage1:s1|address_cal:u5|address[14] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; 0.001        ; 2.757      ; 1.655      ;
; 0.525  ; myvga:myvga0|stage1:s1|counter524:u1|\G1:4:dffx               ; myvga:myvga0|stage1:s1|address_cal:u5|address[14] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; 0.001        ; 2.757      ; 1.653      ;
; 0.529  ; myvga:myvga0|stage1:s1|counter524:u1|\G1:0:dffx               ; myvga:myvga0|stage1:s1|address_cal:u5|address[14] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; 0.001        ; 2.757      ; 1.649      ;
; 0.535  ; myvga:myvga0|stage1:s1|counter524:u1|counter800:u1|\G1:9:dffx ; myvga:myvga0|stage1:s1|address_cal:u5|address[15] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; 0.001        ; 2.758      ; 1.641      ;
; 0.538  ; myvga:myvga0|stage1:s1|counter524:u1|counter800:u1|\G1:7:dffx ; myvga:myvga0|stage1:s1|address_cal:u5|address[10] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; 0.001        ; 2.692      ; 1.715      ;
; 0.541  ; myvga:myvga0|stage1:s1|counter524:u1|\G1:2:dffx               ; myvga:myvga0|stage1:s1|address_cal:u5|address[9]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; 0.001        ; 2.744      ; 1.771      ;
; 0.565  ; myvga:myvga0|stage1:s1|counter524:u1|counter800:u1|\G1:8:dffx ; myvga:myvga0|stage1:s1|address_cal:u5|address[14] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; 0.001        ; 2.758      ; 1.614      ;
; 0.602  ; myvga:myvga0|stage1:s1|counter524:u1|counter800:u1|\G1:9:dffx ; myvga:myvga0|stage1:s1|address_cal:u5|address[14] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; 0.001        ; 2.758      ; 1.577      ;
; 0.603  ; myvga:myvga0|stage1:s1|counter524:u1|counter800:u1|\G1:7:dffx ; myvga:myvga0|stage1:s1|address_cal:u5|address[13] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; 0.001        ; 2.681      ; 1.590      ;
; 0.615  ; myvga:myvga0|stage1:s1|counter524:u1|\G1:8:dffx               ; myvga:myvga0|stage1:s1|address_cal:u5|address[15] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; 0.001        ; 2.757      ; 1.560      ;
; 0.626  ; myvga:myvga0|stage1:s1|counter524:u1|counter800:u1|\G1:7:dffx ; myvga:myvga0|stage1:s1|address_cal:u5|address[11] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; 0.001        ; 2.756      ; 1.551      ;
; 0.650  ; myvga:myvga0|stage1:s1|counter524:u1|\G1:4:dffx               ; myvga:myvga0|stage1:s1|address_cal:u5|address[12] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; 0.001        ; 2.678      ; 1.526      ;
+--------+---------------------------------------------------------------+---------------------------------------------------+--------------------------------------------------+-------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx'                                                                                                                                                                                             ;
+--------+---------------------------------------------------------------+---------------------------------------------------+--------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                     ; To Node                                           ; Launch Clock                                     ; Latch Clock                                     ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------+---------------------------------------------------+--------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; -2.156 ; myvga:myvga0|stage1:s1|counter524:u1|\G1:2:dffx               ; myvga:myvga0|stage1:s1|address_cal:u5|address[11] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; 0.000        ; 3.131      ; 1.045      ;
; -2.109 ; myvga:myvga0|stage1:s1|counter524:u1|\G1:2:dffx               ; myvga:myvga0|stage1:s1|address_cal:u5|address[14] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; 0.000        ; 3.133      ; 1.094      ;
; -2.104 ; myvga:myvga0|stage1:s1|counter524:u1|\G1:2:dffx               ; myvga:myvga0|stage1:s1|address_cal:u5|address[15] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; 0.000        ; 3.133      ; 1.099      ;
; -2.095 ; myvga:myvga0|stage1:s1|counter524:u1|\G1:4:dffx               ; myvga:myvga0|stage1:s1|address_cal:u5|address[11] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; 0.000        ; 3.131      ; 1.106      ;
; -2.057 ; myvga:myvga0|stage1:s1|counter524:u1|\G1:7:dffx               ; myvga:myvga0|stage1:s1|address_cal:u5|address[14] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; 0.000        ; 3.133      ; 1.146      ;
; -2.052 ; myvga:myvga0|stage1:s1|counter524:u1|\G1:1:dffx               ; myvga:myvga0|stage1:s1|address_cal:u5|address[14] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; 0.000        ; 3.133      ; 1.151      ;
; -2.050 ; myvga:myvga0|stage1:s1|counter524:u1|\G1:0:dffx               ; myvga:myvga0|stage1:s1|address_cal:u5|address[14] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; 0.000        ; 3.133      ; 1.153      ;
; -2.048 ; myvga:myvga0|stage1:s1|counter524:u1|\G1:4:dffx               ; myvga:myvga0|stage1:s1|address_cal:u5|address[14] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; 0.000        ; 3.133      ; 1.155      ;
; -2.046 ; myvga:myvga0|stage1:s1|counter524:u1|\G1:1:dffx               ; myvga:myvga0|stage1:s1|address_cal:u5|address[15] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; 0.000        ; 3.133      ; 1.157      ;
; -2.043 ; myvga:myvga0|stage1:s1|counter524:u1|\G1:4:dffx               ; myvga:myvga0|stage1:s1|address_cal:u5|address[15] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; 0.000        ; 3.133      ; 1.160      ;
; -2.006 ; myvga:myvga0|stage1:s1|counter524:u1|\G1:6:dffx               ; myvga:myvga0|stage1:s1|address_cal:u5|address[14] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; 0.000        ; 3.133      ; 1.197      ;
; -2.003 ; myvga:myvga0|stage1:s1|counter524:u1|\G1:1:dffx               ; myvga:myvga0|stage1:s1|address_cal:u5|address[11] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; 0.000        ; 3.131      ; 1.198      ;
; -2.001 ; myvga:myvga0|stage1:s1|counter524:u1|\G1:0:dffx               ; myvga:myvga0|stage1:s1|address_cal:u5|address[11] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; 0.000        ; 3.131      ; 1.200      ;
; -1.993 ; myvga:myvga0|stage1:s1|counter524:u1|\G1:0:dffx               ; myvga:myvga0|stage1:s1|address_cal:u5|address[15] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; 0.000        ; 3.133      ; 1.210      ;
; -1.992 ; myvga:myvga0|stage1:s1|counter524:u1|\G1:3:dffx               ; myvga:myvga0|stage1:s1|address_cal:u5|address[14] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; 0.000        ; 3.133      ; 1.211      ;
; -1.987 ; myvga:myvga0|stage1:s1|counter524:u1|\G1:6:dffx               ; myvga:myvga0|stage1:s1|address_cal:u5|address[15] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; 0.000        ; 3.133      ; 1.216      ;
; -1.986 ; myvga:myvga0|stage1:s1|counter524:u1|\G1:3:dffx               ; myvga:myvga0|stage1:s1|address_cal:u5|address[15] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; 0.000        ; 3.133      ; 1.217      ;
; -1.977 ; myvga:myvga0|stage1:s1|counter524:u1|counter800:u1|\G1:7:dffx ; myvga:myvga0|stage1:s1|address_cal:u5|address[14] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; 0.000        ; 3.134      ; 1.227      ;
; -1.974 ; myvga:myvga0|stage1:s1|counter524:u1|counter800:u1|\G1:7:dffx ; myvga:myvga0|stage1:s1|address_cal:u5|address[15] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; 0.000        ; 3.134      ; 1.230      ;
; -1.960 ; myvga:myvga0|stage1:s1|counter524:u1|\G1:2:dffx               ; myvga:myvga0|stage1:s1|address_cal:u5|address[12] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; 0.000        ; 3.050      ; 1.160      ;
; -1.949 ; myvga:myvga0|stage1:s1|counter524:u1|\G1:2:dffx               ; myvga:myvga0|stage1:s1|address_cal:u5|address[13] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; 0.000        ; 3.052      ; 1.173      ;
; -1.943 ; myvga:myvga0|stage1:s1|counter524:u1|\G1:3:dffx               ; myvga:myvga0|stage1:s1|address_cal:u5|address[11] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; 0.000        ; 3.131      ; 1.258      ;
; -1.940 ; myvga:myvga0|stage1:s1|counter524:u1|\G1:3:dffx               ; myvga:myvga0|stage1:s1|address_cal:u5|address[12] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; 0.000        ; 3.050      ; 1.180      ;
; -1.931 ; myvga:myvga0|stage1:s1|counter524:u1|counter800:u1|\G1:7:dffx ; myvga:myvga0|stage1:s1|address_cal:u5|address[11] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; 0.000        ; 3.132      ; 1.271      ;
; -1.927 ; myvga:myvga0|stage1:s1|counter524:u1|\G1:6:dffx               ; myvga:myvga0|stage1:s1|address_cal:u5|address[13] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; 0.000        ; 3.052      ; 1.195      ;
; -1.916 ; myvga:myvga0|stage1:s1|counter524:u1|\G1:8:dffx               ; myvga:myvga0|stage1:s1|address_cal:u5|address[15] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; 0.000        ; 3.133      ; 1.287      ;
; -1.912 ; myvga:myvga0|stage1:s1|counter524:u1|\G1:1:dffx               ; myvga:myvga0|stage1:s1|address_cal:u5|address[10] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; 0.000        ; 3.063      ; 1.221      ;
; -1.909 ; myvga:myvga0|stage1:s1|counter524:u1|\G1:4:dffx               ; myvga:myvga0|stage1:s1|address_cal:u5|address[13] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; 0.000        ; 3.052      ; 1.213      ;
; -1.908 ; myvga:myvga0|stage1:s1|counter524:u1|\G1:7:dffx               ; myvga:myvga0|stage1:s1|address_cal:u5|address[15] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; 0.000        ; 3.133      ; 1.295      ;
; -1.903 ; myvga:myvga0|stage1:s1|counter524:u1|\G1:1:dffx               ; myvga:myvga0|stage1:s1|address_cal:u5|address[12] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; 0.000        ; 3.050      ; 1.217      ;
; -1.901 ; myvga:myvga0|stage1:s1|counter524:u1|\G1:0:dffx               ; myvga:myvga0|stage1:s1|address_cal:u5|address[12] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; 0.000        ; 3.050      ; 1.219      ;
; -1.899 ; myvga:myvga0|stage1:s1|counter524:u1|\G1:4:dffx               ; myvga:myvga0|stage1:s1|address_cal:u5|address[12] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; 0.000        ; 3.050      ; 1.221      ;
; -1.891 ; myvga:myvga0|stage1:s1|counter524:u1|\G1:1:dffx               ; myvga:myvga0|stage1:s1|address_cal:u5|address[13] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; 0.000        ; 3.052      ; 1.231      ;
; -1.875 ; myvga:myvga0|stage1:s1|counter524:u1|\G1:0:dffx               ; myvga:myvga0|stage1:s1|address_cal:u5|address[13] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; 0.000        ; 3.052      ; 1.247      ;
; -1.863 ; myvga:myvga0|stage1:s1|counter524:u1|counter800:u1|\G1:8:dffx ; myvga:myvga0|stage1:s1|address_cal:u5|address[14] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; 0.000        ; 3.134      ; 1.341      ;
; -1.860 ; myvga:myvga0|stage1:s1|counter524:u1|counter800:u1|\G1:8:dffx ; myvga:myvga0|stage1:s1|address_cal:u5|address[15] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; 0.000        ; 3.134      ; 1.344      ;
; -1.859 ; myvga:myvga0|stage1:s1|counter524:u1|counter800:u1|\G1:9:dffx ; myvga:myvga0|stage1:s1|address_cal:u5|address[14] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; 0.000        ; 3.134      ; 1.345      ;
; -1.856 ; myvga:myvga0|stage1:s1|counter524:u1|counter800:u1|\G1:9:dffx ; myvga:myvga0|stage1:s1|address_cal:u5|address[15] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; 0.000        ; 3.134      ; 1.348      ;
; -1.854 ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx               ; myvga:myvga0|stage1:s1|address_cal:u5|address[14] ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx  ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; 0.000        ; 2.903      ; 1.154      ;
; -1.852 ; myvga:myvga0|stage1:s1|counter524:u1|\G1:3:dffx               ; myvga:myvga0|stage1:s1|address_cal:u5|address[10] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; 0.000        ; 3.063      ; 1.281      ;
; -1.831 ; myvga:myvga0|stage1:s1|counter524:u1|\G1:3:dffx               ; myvga:myvga0|stage1:s1|address_cal:u5|address[13] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; 0.000        ; 3.052      ; 1.291      ;
; -1.830 ; myvga:myvga0|stage1:s1|counter524:u1|counter800:u1|\G1:7:dffx ; myvga:myvga0|stage1:s1|address_cal:u5|address[12] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; 0.000        ; 3.051      ; 1.291      ;
; -1.819 ; myvga:myvga0|stage1:s1|counter524:u1|counter800:u1|\G1:7:dffx ; myvga:myvga0|stage1:s1|address_cal:u5|address[13] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; 0.000        ; 3.053      ; 1.304      ;
; -1.817 ; myvga:myvga0|stage1:s1|counter524:u1|counter800:u1|\G1:8:dffx ; myvga:myvga0|stage1:s1|address_cal:u5|address[11] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; 0.000        ; 3.132      ; 1.385      ;
; -1.813 ; myvga:myvga0|stage1:s1|counter524:u1|counter800:u1|\G1:9:dffx ; myvga:myvga0|stage1:s1|address_cal:u5|address[11] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; 0.000        ; 3.132      ; 1.389      ;
; -1.765 ; myvga:myvga0|stage1:s1|counter524:u1|\G1:0:dffx               ; myvga:myvga0|stage1:s1|address_cal:u5|address[9]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; 0.000        ; 3.119      ; 1.424      ;
; -1.765 ; myvga:myvga0|stage1:s1|counter524:u1|\G1:0:dffx               ; myvga:myvga0|stage1:s1|address_cal:u5|address[10] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; 0.000        ; 3.063      ; 1.368      ;
; -1.760 ; myvga:myvga0|stage1:s1|counter524:u1|\G1:2:dffx               ; myvga:myvga0|stage1:s1|address_cal:u5|address[9]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; 0.000        ; 3.119      ; 1.429      ;
; -1.759 ; myvga:myvga0|stage1:s1|counter524:u1|\G1:2:dffx               ; myvga:myvga0|stage1:s1|address_cal:u5|address[10] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; 0.000        ; 3.063      ; 1.374      ;
; -1.749 ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx               ; myvga:myvga0|stage1:s1|address_cal:u5|address[12] ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx  ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; 0.000        ; 2.820      ; 1.176      ;
; -1.747 ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx               ; myvga:myvga0|stage1:s1|address_cal:u5|address[15] ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx  ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; 0.000        ; 2.903      ; 1.261      ;
; -1.731 ; myvga:myvga0|stage1:s1|counter524:u1|counter800:u1|\G1:7:dffx ; myvga:myvga0|stage1:s1|address_cal:u5|address[9]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; 0.000        ; 3.120      ; 1.459      ;
; -1.716 ; myvga:myvga0|stage1:s1|counter524:u1|counter800:u1|\G1:8:dffx ; myvga:myvga0|stage1:s1|address_cal:u5|address[12] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; 0.000        ; 3.051      ; 1.405      ;
; -1.712 ; myvga:myvga0|stage1:s1|counter524:u1|counter800:u1|\G1:9:dffx ; myvga:myvga0|stage1:s1|address_cal:u5|address[12] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; 0.000        ; 3.051      ; 1.409      ;
; -1.709 ; myvga:myvga0|stage1:s1|counter524:u1|counter800:u1|\G1:9:dffx ; myvga:myvga0|stage1:s1|address_cal:u5|address[9]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; 0.000        ; 3.120      ; 1.481      ;
; -1.705 ; myvga:myvga0|stage1:s1|counter524:u1|counter800:u1|\G1:8:dffx ; myvga:myvga0|stage1:s1|address_cal:u5|address[13] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; 0.000        ; 3.053      ; 1.418      ;
; -1.701 ; myvga:myvga0|stage1:s1|counter524:u1|counter800:u1|\G1:9:dffx ; myvga:myvga0|stage1:s1|address_cal:u5|address[13] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; 0.000        ; 3.053      ; 1.422      ;
; -1.694 ; myvga:myvga0|stage1:s1|counter524:u1|counter800:u1|\G1:7:dffx ; myvga:myvga0|stage1:s1|address_cal:u5|address[10] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; 0.000        ; 3.064      ; 1.440      ;
; -1.617 ; myvga:myvga0|stage1:s1|counter524:u1|counter800:u1|\G1:8:dffx ; myvga:myvga0|stage1:s1|address_cal:u5|address[9]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; 0.000        ; 3.120      ; 1.573      ;
; -1.611 ; myvga:myvga0|stage1:s1|counter524:u1|counter800:u1|\G1:8:dffx ; myvga:myvga0|stage1:s1|address_cal:u5|address[8]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; 0.000        ; 3.051      ; 1.510      ;
; -1.609 ; myvga:myvga0|stage1:s1|counter524:u1|\G1:2:dffx               ; myvga:myvga0|stage1:s1|address_cal:u5|address[16] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; 0.000        ; 3.056      ; 1.517      ;
; -1.604 ; myvga:myvga0|stage1:s1|counter524:u1|\G1:2:dffx               ; myvga:myvga0|stage1:s1|address_cal:u5|address[17] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; 0.000        ; 3.055      ; 1.521      ;
; -1.599 ; myvga:myvga0|stage1:s1|counter524:u1|\G1:0:dffx               ; myvga:myvga0|stage1:s1|address_cal:u5|address[8]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; 0.000        ; 3.050      ; 1.521      ;
; -1.592 ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx               ; myvga:myvga0|stage1:s1|address_cal:u5|address[13] ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx  ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; 0.000        ; 2.822      ; 1.335      ;
; -1.580 ; myvga:myvga0|stage1:s1|counter524:u1|counter800:u1|\G1:8:dffx ; myvga:myvga0|stage1:s1|address_cal:u5|address[10] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; 0.000        ; 3.064      ; 1.554      ;
; -1.580 ; myvga:myvga0|stage1:s1|counter524:u1|counter800:u1|\G1:7:dffx ; myvga:myvga0|stage1:s1|address_cal:u5|address[8]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; 0.000        ; 3.051      ; 1.541      ;
; -1.576 ; myvga:myvga0|stage1:s1|counter524:u1|counter800:u1|\G1:9:dffx ; myvga:myvga0|stage1:s1|address_cal:u5|address[10] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; 0.000        ; 3.064      ; 1.558      ;
; -1.570 ; myvga:myvga0|stage1:s1|counter524:u1|\G1:1:dffx               ; myvga:myvga0|stage1:s1|address_cal:u5|address[9]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; 0.000        ; 3.119      ; 1.619      ;
; -1.564 ; myvga:myvga0|stage1:s1|counter524:u1|\G1:1:dffx               ; myvga:myvga0|stage1:s1|address_cal:u5|address[8]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; 0.000        ; 3.050      ; 1.556      ;
; -1.551 ; myvga:myvga0|stage1:s1|counter524:u1|\G1:1:dffx               ; myvga:myvga0|stage1:s1|address_cal:u5|address[16] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; 0.000        ; 3.056      ; 1.575      ;
; -1.550 ; myvga:myvga0|stage1:s1|counter524:u1|\G1:2:dffx               ; myvga:myvga0|stage1:s1|address_cal:u5|address[18] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; 0.000        ; 3.056      ; 1.576      ;
; -1.548 ; myvga:myvga0|stage1:s1|counter524:u1|\G1:4:dffx               ; myvga:myvga0|stage1:s1|address_cal:u5|address[16] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; 0.000        ; 3.056      ; 1.578      ;
; -1.546 ; myvga:myvga0|stage1:s1|counter524:u1|\G1:1:dffx               ; myvga:myvga0|stage1:s1|address_cal:u5|address[17] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; 0.000        ; 3.055      ; 1.579      ;
; -1.543 ; myvga:myvga0|stage1:s1|counter524:u1|\G1:4:dffx               ; myvga:myvga0|stage1:s1|address_cal:u5|address[17] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; 0.000        ; 3.055      ; 1.582      ;
; -1.498 ; myvga:myvga0|stage1:s1|counter524:u1|\G1:0:dffx               ; myvga:myvga0|stage1:s1|address_cal:u5|address[16] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; 0.000        ; 3.056      ; 1.628      ;
; -1.493 ; myvga:myvga0|stage1:s1|counter524:u1|\G1:0:dffx               ; myvga:myvga0|stage1:s1|address_cal:u5|address[17] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; 0.000        ; 3.055      ; 1.632      ;
; -1.492 ; myvga:myvga0|stage1:s1|counter524:u1|\G1:1:dffx               ; myvga:myvga0|stage1:s1|address_cal:u5|address[18] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; 0.000        ; 3.056      ; 1.634      ;
; -1.492 ; myvga:myvga0|stage1:s1|counter524:u1|\G1:6:dffx               ; myvga:myvga0|stage1:s1|address_cal:u5|address[16] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; 0.000        ; 3.056      ; 1.634      ;
; -1.491 ; myvga:myvga0|stage1:s1|counter524:u1|\G1:3:dffx               ; myvga:myvga0|stage1:s1|address_cal:u5|address[16] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; 0.000        ; 3.056      ; 1.635      ;
; -1.490 ; myvga:myvga0|stage1:s1|counter524:u1|\G1:0:dffx               ; myvga:myvga0|stage1:s1|address_cal:u5|address[7]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; 0.000        ; 3.051      ; 1.631      ;
; -1.489 ; myvga:myvga0|stage1:s1|counter524:u1|\G1:4:dffx               ; myvga:myvga0|stage1:s1|address_cal:u5|address[18] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; 0.000        ; 3.056      ; 1.637      ;
; -1.487 ; myvga:myvga0|stage1:s1|counter524:u1|\G1:6:dffx               ; myvga:myvga0|stage1:s1|address_cal:u5|address[17] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; 0.000        ; 3.055      ; 1.638      ;
; -1.486 ; myvga:myvga0|stage1:s1|counter524:u1|\G1:3:dffx               ; myvga:myvga0|stage1:s1|address_cal:u5|address[17] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; 0.000        ; 3.055      ; 1.639      ;
; -1.479 ; myvga:myvga0|stage1:s1|counter524:u1|counter800:u1|\G1:7:dffx ; myvga:myvga0|stage1:s1|address_cal:u5|address[16] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; 0.000        ; 3.057      ; 1.648      ;
; -1.474 ; myvga:myvga0|stage1:s1|counter524:u1|\G1:9:dffx               ; myvga:myvga0|stage1:s1|address_cal:u5|address[16] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; 0.000        ; 3.056      ; 1.652      ;
; -1.474 ; myvga:myvga0|stage1:s1|counter524:u1|counter800:u1|\G1:7:dffx ; myvga:myvga0|stage1:s1|address_cal:u5|address[17] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; 0.000        ; 3.056      ; 1.652      ;
; -1.470 ; myvga:myvga0|stage1:s1|counter524:u1|counter800:u1|\G1:7:dffx ; myvga:myvga0|stage1:s1|address_cal:u5|address[7]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; 0.000        ; 3.052      ; 1.652      ;
; -1.439 ; myvga:myvga0|stage1:s1|counter524:u1|\G1:0:dffx               ; myvga:myvga0|stage1:s1|address_cal:u5|address[18] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; 0.000        ; 3.056      ; 1.687      ;
; -1.433 ; myvga:myvga0|stage1:s1|counter524:u1|\G1:6:dffx               ; myvga:myvga0|stage1:s1|address_cal:u5|address[18] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; 0.000        ; 3.056      ; 1.693      ;
; -1.432 ; myvga:myvga0|stage1:s1|counter524:u1|\G1:3:dffx               ; myvga:myvga0|stage1:s1|address_cal:u5|address[18] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; 0.000        ; 3.056      ; 1.694      ;
; -1.429 ; myvga:myvga0|stage1:s1|counter524:u1|\G1:7:dffx               ; myvga:myvga0|stage1:s1|address_cal:u5|address[16] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; 0.000        ; 3.056      ; 1.697      ;
; -1.420 ; myvga:myvga0|stage1:s1|counter524:u1|counter800:u1|\G1:7:dffx ; myvga:myvga0|stage1:s1|address_cal:u5|address[18] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; 0.000        ; 3.057      ; 1.707      ;
; -1.408 ; myvga:myvga0|stage1:s1|counter524:u1|\G1:7:dffx               ; myvga:myvga0|stage1:s1|address_cal:u5|address[17] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; 0.000        ; 3.055      ; 1.717      ;
; -1.393 ; myvga:myvga0|stage1:s1|counter524:u1|counter800:u1|\G1:5:dffx ; myvga:myvga0|stage1:s1|address_cal:u5|address[5]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; 0.000        ; 3.051      ; 1.728      ;
; -1.365 ; myvga:myvga0|stage1:s1|counter524:u1|counter800:u1|\G1:8:dffx ; myvga:myvga0|stage1:s1|address_cal:u5|address[16] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; 0.000        ; 3.057      ; 1.762      ;
; -1.361 ; myvga:myvga0|stage1:s1|counter524:u1|counter800:u1|\G1:9:dffx ; myvga:myvga0|stage1:s1|address_cal:u5|address[16] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; 0.000        ; 3.057      ; 1.766      ;
; -1.360 ; myvga:myvga0|stage1:s1|counter524:u1|counter800:u1|\G1:8:dffx ; myvga:myvga0|stage1:s1|address_cal:u5|address[17] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; 0.000        ; 3.056      ; 1.766      ;
; -1.356 ; myvga:myvga0|stage1:s1|counter524:u1|counter800:u1|\G1:4:dffx ; myvga:myvga0|stage1:s1|address_cal:u5|address[4]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; 0.000        ; 3.060      ; 1.774      ;
; -1.356 ; myvga:myvga0|stage1:s1|counter524:u1|counter800:u1|\G1:9:dffx ; myvga:myvga0|stage1:s1|address_cal:u5|address[17] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; 0.000        ; 3.056      ; 1.770      ;
; -1.354 ; myvga:myvga0|stage1:s1|counter524:u1|\G1:7:dffx               ; myvga:myvga0|stage1:s1|address_cal:u5|address[18] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; 0.000        ; 3.056      ; 1.772      ;
+--------+---------------------------------------------------------------+---------------------------------------------------+--------------------------------------------------+-------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'pll0|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                           ;
+--------+------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                            ; To Node                                                                                                  ; Launch Clock                                     ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; -0.011 ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx                                                      ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx                                                          ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.029      ; 0.307      ;
; -0.003 ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx                                                      ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx                                                          ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.029      ; 0.315      ;
; 0.181  ; myvga:myvga0|stage1:s1|counter524:u1|\G1:1:dffx                                                      ; myvga:myvga0|stage1:s1|counter524:u1|\G1:1:dffx                                                          ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181  ; myvga:myvga0|stage1:s1|counter524:u1|\G1:2:dffx                                                      ; myvga:myvga0|stage1:s1|counter524:u1|\G1:2:dffx                                                          ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181  ; myvga:myvga0|stage1:s1|counter524:u1|\G1:3:dffx                                                      ; myvga:myvga0|stage1:s1|counter524:u1|\G1:3:dffx                                                          ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181  ; myvga:myvga0|stage1:s1|counter524:u1|\G1:4:dffx                                                      ; myvga:myvga0|stage1:s1|counter524:u1|\G1:4:dffx                                                          ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181  ; myvga:myvga0|stage1:s1|counter524:u1|\G1:6:dffx                                                      ; myvga:myvga0|stage1:s1|counter524:u1|\G1:6:dffx                                                          ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181  ; myvga:myvga0|stage1:s1|counter524:u1|\G1:7:dffx                                                      ; myvga:myvga0|stage1:s1|counter524:u1|\G1:7:dffx                                                          ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181  ; myvga:myvga0|stage1:s1|counter524:u1|\G1:8:dffx                                                      ; myvga:myvga0|stage1:s1|counter524:u1|\G1:8:dffx                                                          ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181  ; myvga:myvga0|stage1:s1|counter524:u1|\G1:9:dffx                                                      ; myvga:myvga0|stage1:s1|counter524:u1|\G1:9:dffx                                                          ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181  ; myvga:myvga0|stage1:s1|counter524:u1|\G1:0:dffx                                                      ; myvga:myvga0|stage1:s1|counter524:u1|\G1:0:dffx                                                          ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.284  ; myvga:myvga0|stage1:s1|counter524:u1|counter800:u1|\G1:1:dffx                                        ; myvga:myvga0|stage1:s1|counter524:u1|counter800:u1|\G1:1:dffx                                            ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.051      ; 0.419      ;
; 0.293  ; myvga:myvga0|stage1:s1|counter524:u1|counter800:u1|\G1:2:dffx                                        ; myvga:myvga0|stage1:s1|counter524:u1|counter800:u1|\G1:2:dffx                                            ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.419      ;
; 0.297  ; myvga:myvga0|stage1:s1|counter524:u1|counter800:u1|\G1:0:dffx                                        ; myvga:myvga0|stage1:s1|counter524:u1|counter800:u1|\G1:0:dffx                                            ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.051      ; 0.432      ;
; 0.444  ; myvga:myvga0|stage1:s1|counter524:u1|counter800:u1|\G1:0:dffx                                        ; myvga:myvga0|stage1:s1|counter524:u1|counter800:u1|\G1:1:dffx                                            ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.051      ; 0.579      ;
; 0.490  ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx                                                      ; myvga:myvga0|stage1:s1|counter524:u1|\G1:7:dffx                                                          ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.029      ; 0.808      ;
; 0.517  ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx                                                      ; myvga:myvga0|stage1:s1|counter524:u1|\G1:7:dffx                                                          ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.029      ; 0.835      ;
; 0.551  ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx                                                      ; myvga:myvga0|stage1:s1|counter524:u1|\G1:3:dffx                                                          ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.029      ; 0.869      ;
; 0.553  ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx                                                      ; myvga:myvga0|stage1:s1|counter524:u1|\G1:9:dffx                                                          ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.029      ; 0.871      ;
; 0.560  ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx                                                      ; myvga:myvga0|stage1:s1|counter524:u1|\G1:8:dffx                                                          ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.029      ; 0.878      ;
; 0.561  ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx                                                      ; myvga:myvga0|stage1:s1|counter524:u1|\G1:3:dffx                                                          ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.029      ; 0.879      ;
; 0.580  ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx                                                      ; myvga:myvga0|stage1:s1|counter524:u1|\G1:9:dffx                                                          ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.029      ; 0.898      ;
; 0.614  ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx                                                      ; myvga:myvga0|stage1:s1|counter524:u1|\G1:6:dffx                                                          ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.029      ; 0.932      ;
; 0.620  ; myvga:myvga0|vmem:s2|altsyncram:altsyncram_component|altsyncram_g691:auto_generated|address_reg_a[0] ; myvga:myvga0|vmem:s2|altsyncram:altsyncram_component|altsyncram_g691:auto_generated|out_address_reg_a[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.153     ; 0.551      ;
; 0.640  ; myvga:myvga0|vmem:s2|altsyncram:altsyncram_component|altsyncram_g691:auto_generated|address_reg_a[1] ; myvga:myvga0|vmem:s2|altsyncram:altsyncram_component|altsyncram_g691:auto_generated|out_address_reg_a[1] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.153     ; 0.571      ;
; 0.643  ; myvga:myvga0|vmem:s2|altsyncram:altsyncram_component|altsyncram_g691:auto_generated|address_reg_a[2] ; myvga:myvga0|vmem:s2|altsyncram:altsyncram_component|altsyncram_g691:auto_generated|out_address_reg_a[2] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.154     ; 0.573      ;
; 0.647  ; myvga:myvga0|stage1:s1|counter524:u1|counter800:u1|\G1:1:dffx                                        ; myvga:myvga0|stage1:s1|counter524:u1|counter800:u1|\G1:2:dffx                                            ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.163     ; 0.568      ;
; 0.647  ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx                                                      ; myvga:myvga0|stage1:s1|counter524:u1|\G1:8:dffx                                                          ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.029      ; 0.965      ;
; 0.661  ; myvga:myvga0|stage1:s1|counter524:u1|counter800:u1|\G1:0:dffx                                        ; myvga:myvga0|stage1:s1|counter524:u1|counter800:u1|\G1:2:dffx                                            ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.163     ; 0.582      ;
; 0.665  ; myvga:myvga0|stage1:s1|counter524:u1|counter800:u1|\G1:6:dffx                                        ; myvga:myvga0|stage1:s1|counter524:u1|counter800:u1|\G1:6:dffx                                            ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.791      ;
; 0.667  ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx                                                      ; myvga:myvga0|stage1:s1|counter524:u1|\G1:1:dffx                                                          ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.029      ; 0.985      ;
; 0.668  ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx                                                      ; myvga:myvga0|stage1:s1|counter524:u1|\G1:4:dffx                                                          ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.029      ; 0.986      ;
; 0.668  ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx                                                      ; myvga:myvga0|stage1:s1|counter524:u1|\G1:6:dffx                                                          ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.029      ; 0.986      ;
; 0.668  ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx                                                      ; myvga:myvga0|stage1:s1|counter524:u1|\G1:0:dffx                                                          ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.029      ; 0.986      ;
; 0.669  ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx                                                      ; myvga:myvga0|stage1:s1|counter524:u1|\G1:2:dffx                                                          ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.029      ; 0.987      ;
; 0.672  ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx                                                      ; myvga:myvga0|stage1:s1|counter524:u1|\G1:1:dffx                                                          ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.029      ; 0.990      ;
; 0.672  ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx                                                      ; myvga:myvga0|stage1:s1|counter524:u1|\G1:0:dffx                                                          ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.029      ; 0.990      ;
; 0.673  ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx                                                      ; myvga:myvga0|stage1:s1|counter524:u1|\G1:2:dffx                                                          ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.029      ; 0.991      ;
; 0.673  ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx                                                      ; myvga:myvga0|stage1:s1|counter524:u1|\G1:4:dffx                                                          ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.029      ; 0.991      ;
; 0.676  ; myvga:myvga0|stage1:s1|counter524:u1|counter800:u1|\G1:2:dffx                                        ; myvga:myvga0|stage1:s1|counter524:u1|counter800:u1|\G1:3:dffx                                            ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.802      ;
; 0.682  ; myvga:myvga0|stage1:s1|counter524:u1|\G1:7:dffx                                                      ; myvga:myvga0|stage1:s1|counter524:u1|\G1:9:dffx                                                          ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.808      ;
; 0.684  ; myvga:myvga0|stage1:s1|counter524:u1|counter800:u1|\G1:4:dffx                                        ; myvga:myvga0|stage1:s1|counter524:u1|counter800:u1|\G1:9:dffx                                            ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.810      ;
; 0.689  ; myvga:myvga0|stage1:s1|counter524:u1|\G1:7:dffx                                                      ; myvga:myvga0|stage1:s1|counter524:u1|\G1:8:dffx                                                          ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.815      ;
; 0.697  ; myvga:myvga0|stage1:s1|counter524:u1|counter800:u1|\G1:9:dffx                                        ; myvga:myvga0|stage1:s1|counter524:u1|counter800:u1|\G1:9:dffx                                            ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.823      ;
; 0.699  ; myvga:myvga0|stage1:s1|counter524:u1|\G1:6:dffx                                                      ; myvga:myvga0|stage1:s1|counter524:u1|\G1:7:dffx                                                          ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.825      ;
; 0.721  ; myvga:myvga0|stage1:s1|counter524:u1|counter800:u1|\G1:8:dffx                                        ; myvga:myvga0|stage1:s1|counter524:u1|counter800:u1|\G1:8:dffx                                            ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.847      ;
; 0.734  ; myvga:myvga0|stage1:s1|counter524:u1|counter800:u1|\G1:4:dffx                                        ; myvga:myvga0|stage1:s1|counter524:u1|counter800:u1|\G1:5:dffx                                            ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.858      ;
; 0.747  ; myvga:myvga0|stage1:s1|counter524:u1|counter800:u1|\G1:2:dffx                                        ; myvga:myvga0|stage1:s1|counter524:u1|counter800:u1|\G1:4:dffx                                            ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.873      ;
; 0.759  ; myvga:myvga0|stage1:s1|counter524:u1|counter800:u1|\G1:6:dffx                                        ; myvga:myvga0|stage1:s1|counter524:u1|counter800:u1|\G1:8:dffx                                            ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.885      ;
; 0.762  ; myvga:myvga0|stage1:s1|counter524:u1|\G1:6:dffx                                                      ; myvga:myvga0|stage1:s1|counter524:u1|\G1:9:dffx                                                          ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.888      ;
; 0.767  ; myvga:myvga0|stage1:s1|counter524:u1|counter800:u1|\G1:7:dffx                                        ; myvga:myvga0|stage1:s1|counter524:u1|counter800:u1|\G1:8:dffx                                            ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.893      ;
; 0.769  ; myvga:myvga0|stage1:s1|counter524:u1|\G1:6:dffx                                                      ; myvga:myvga0|stage1:s1|counter524:u1|\G1:8:dffx                                                          ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.895      ;
; 0.780  ; myvga:myvga0|stage1:s1|counter524:u1|counter800:u1|\G1:4:dffx                                        ; myvga:myvga0|stage1:s1|counter524:u1|\G1:3:dffx                                                          ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.907      ;
; 0.783  ; myvga:myvga0|stage1:s1|counter524:u1|counter800:u1|\G1:4:dffx                                        ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx                                                          ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.910      ;
; 0.784  ; myvga:myvga0|stage1:s1|counter524:u1|counter800:u1|\G1:3:dffx                                        ; myvga:myvga0|stage1:s1|counter524:u1|counter800:u1|\G1:9:dffx                                            ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.910      ;
; 0.787  ; myvga:myvga0|stage1:s1|counter524:u1|counter800:u1|\G1:7:dffx                                        ; myvga:myvga0|stage1:s1|counter524:u1|counter800:u1|\G1:7:dffx                                            ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.913      ;
; 0.800  ; myvga:myvga0|stage1:s1|counter524:u1|counter800:u1|\G1:4:dffx                                        ; myvga:myvga0|stage1:s1|counter524:u1|counter800:u1|\G1:8:dffx                                            ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.926      ;
; 0.801  ; myvga:myvga0|stage1:s1|counter524:u1|\G1:3:dffx                                                      ; myvga:myvga0|stage1:s1|counter524:u1|\G1:7:dffx                                                          ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.927      ;
; 0.805  ; myvga:myvga0|stage1:s1|counter524:u1|counter800:u1|\G1:0:dffx                                        ; myvga:myvga0|stage1:s1|counter524:u1|counter800:u1|\G1:9:dffx                                            ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.163     ; 0.726      ;
; 0.812  ; myvga:myvga0|stage1:s1|counter524:u1|counter800:u1|\G1:4:dffx                                        ; myvga:myvga0|stage1:s1|counter524:u1|\G1:7:dffx                                                          ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.939      ;
; 0.812  ; myvga:myvga0|stage1:s1|counter524:u1|counter800:u1|\G1:2:dffx                                        ; myvga:myvga0|stage1:s1|counter524:u1|counter800:u1|\G1:8:dffx                                            ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.938      ;
; 0.813  ; myvga:myvga0|stage1:s1|counter524:u1|counter800:u1|\G1:4:dffx                                        ; myvga:myvga0|stage1:s1|counter524:u1|\G1:8:dffx                                                          ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.940      ;
; 0.813  ; myvga:myvga0|stage1:s1|counter524:u1|counter800:u1|\G1:2:dffx                                        ; myvga:myvga0|stage1:s1|counter524:u1|counter800:u1|\G1:6:dffx                                            ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.939      ;
; 0.816  ; myvga:myvga0|stage1:s1|counter524:u1|counter800:u1|\G1:4:dffx                                        ; myvga:myvga0|stage1:s1|counter524:u1|\G1:9:dffx                                                          ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.943      ;
; 0.824  ; myvga:myvga0|stage1:s1|counter524:u1|counter800:u1|\G1:6:dffx                                        ; myvga:myvga0|stage1:s1|counter524:u1|counter800:u1|\G1:9:dffx                                            ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.950      ;
; 0.825  ; myvga:myvga0|stage1:s1|counter524:u1|\G1:8:dffx                                                      ; myvga:myvga0|stage1:s1|counter524:u1|\G1:9:dffx                                                          ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.951      ;
; 0.834  ; myvga:myvga0|stage1:s1|counter524:u1|counter800:u1|\G1:3:dffx                                        ; myvga:myvga0|stage1:s1|counter524:u1|counter800:u1|\G1:5:dffx                                            ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.958      ;
; 0.848  ; myvga:myvga0|stage1:s1|counter524:u1|counter800:u1|\G1:1:dffx                                        ; myvga:myvga0|stage1:s1|counter524:u1|counter800:u1|\G1:9:dffx                                            ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.163     ; 0.769      ;
; 0.855  ; myvga:myvga0|stage1:s1|counter524:u1|counter800:u1|\G1:0:dffx                                        ; myvga:myvga0|stage1:s1|counter524:u1|counter800:u1|\G1:5:dffx                                            ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.165     ; 0.774      ;
; 0.855  ; myvga:myvga0|stage1:s1|counter524:u1|\G1:3:dffx                                                      ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx                                                          ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.981      ;
; 0.864  ; myvga:myvga0|stage1:s1|counter524:u1|\G1:3:dffx                                                      ; myvga:myvga0|stage1:s1|counter524:u1|\G1:9:dffx                                                          ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.990      ;
; 0.871  ; myvga:myvga0|stage1:s1|counter524:u1|\G1:3:dffx                                                      ; myvga:myvga0|stage1:s1|counter524:u1|\G1:8:dffx                                                          ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.997      ;
; 0.874  ; myvga:myvga0|stage1:s1|counter524:u1|counter800:u1|\G1:6:dffx                                        ; myvga:myvga0|stage1:s1|counter524:u1|counter800:u1|\G1:5:dffx                                            ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.998      ;
; 0.880  ; myvga:myvga0|stage1:s1|counter524:u1|counter800:u1|\G1:3:dffx                                        ; myvga:myvga0|stage1:s1|counter524:u1|\G1:3:dffx                                                          ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 1.007      ;
; 0.883  ; myvga:myvga0|stage1:s1|counter524:u1|counter800:u1|\G1:3:dffx                                        ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx                                                          ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 1.010      ;
; 0.894  ; myvga:myvga0|stage1:s1|counter524:u1|counter800:u1|\G1:7:dffx                                        ; myvga:myvga0|stage1:s1|counter524:u1|counter800:u1|\G1:9:dffx                                            ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 1.020      ;
; 0.898  ; myvga:myvga0|stage1:s1|counter524:u1|counter800:u1|\G1:1:dffx                                        ; myvga:myvga0|stage1:s1|counter524:u1|counter800:u1|\G1:5:dffx                                            ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.165     ; 0.817      ;
; 0.900  ; myvga:myvga0|stage1:s1|counter524:u1|counter800:u1|\G1:3:dffx                                        ; myvga:myvga0|stage1:s1|counter524:u1|counter800:u1|\G1:8:dffx                                            ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 1.026      ;
; 0.901  ; myvga:myvga0|stage1:s1|counter524:u1|counter800:u1|\G1:0:dffx                                        ; myvga:myvga0|stage1:s1|counter524:u1|\G1:3:dffx                                                          ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.162     ; 0.823      ;
; 0.904  ; myvga:myvga0|stage1:s1|counter524:u1|counter800:u1|\G1:0:dffx                                        ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx                                                          ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.162     ; 0.826      ;
; 0.904  ; myvga:myvga0|stage1:s1|counter524:u1|counter800:u1|\G1:2:dffx                                        ; myvga:myvga0|stage1:s1|counter524:u1|counter800:u1|\G1:9:dffx                                            ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 1.030      ;
; 0.912  ; myvga:myvga0|stage1:s1|counter524:u1|counter800:u1|\G1:3:dffx                                        ; myvga:myvga0|stage1:s1|counter524:u1|\G1:7:dffx                                                          ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 1.039      ;
; 0.913  ; myvga:myvga0|stage1:s1|counter524:u1|counter800:u1|\G1:3:dffx                                        ; myvga:myvga0|stage1:s1|counter524:u1|\G1:8:dffx                                                          ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 1.040      ;
; 0.916  ; myvga:myvga0|stage1:s1|counter524:u1|counter800:u1|\G1:3:dffx                                        ; myvga:myvga0|stage1:s1|counter524:u1|\G1:9:dffx                                                          ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 1.043      ;
; 0.920  ; myvga:myvga0|stage1:s1|counter524:u1|counter800:u1|\G1:6:dffx                                        ; myvga:myvga0|stage1:s1|counter524:u1|\G1:3:dffx                                                          ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 1.047      ;
; 0.921  ; myvga:myvga0|stage1:s1|counter524:u1|counter800:u1|\G1:0:dffx                                        ; myvga:myvga0|stage1:s1|counter524:u1|counter800:u1|\G1:8:dffx                                            ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.163     ; 0.842      ;
; 0.923  ; myvga:myvga0|stage1:s1|counter524:u1|counter800:u1|\G1:6:dffx                                        ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx                                                          ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 1.050      ;
; 0.925  ; myvga:myvga0|stage1:s1|counter524:u1|\G1:3:dffx                                                      ; myvga:myvga0|stage1:s1|counter524:u1|\G1:6:dffx                                                          ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 1.051      ;
; 0.925  ; myvga:myvga0|stage1:s1|counter524:u1|counter800:u1|\G1:6:dffx                                        ; myvga:myvga0|stage1:s1|counter524:u1|counter800:u1|\G1:7:dffx                                            ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 1.051      ;
; 0.933  ; myvga:myvga0|stage1:s1|counter524:u1|counter800:u1|\G1:0:dffx                                        ; myvga:myvga0|stage1:s1|counter524:u1|\G1:7:dffx                                                          ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.162     ; 0.855      ;
; 0.934  ; myvga:myvga0|stage1:s1|counter524:u1|counter800:u1|\G1:0:dffx                                        ; myvga:myvga0|stage1:s1|counter524:u1|\G1:8:dffx                                                          ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.162     ; 0.856      ;
; 0.935  ; myvga:myvga0|stage1:s1|counter524:u1|counter800:u1|\G1:1:dffx                                        ; myvga:myvga0|stage1:s1|counter524:u1|counter800:u1|\G1:3:dffx                                            ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.163     ; 0.856      ;
; 0.937  ; myvga:myvga0|stage1:s1|counter524:u1|counter800:u1|\G1:0:dffx                                        ; myvga:myvga0|stage1:s1|counter524:u1|\G1:9:dffx                                                          ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.162     ; 0.859      ;
; 0.943  ; myvga:myvga0|stage1:s1|counter524:u1|counter800:u1|\G1:8:dffx                                        ; myvga:myvga0|stage1:s1|counter524:u1|counter800:u1|\G1:9:dffx                                            ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 1.069      ;
; 0.944  ; myvga:myvga0|stage1:s1|counter524:u1|counter800:u1|\G1:1:dffx                                        ; myvga:myvga0|stage1:s1|counter524:u1|\G1:3:dffx                                                          ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.162     ; 0.866      ;
; 0.945  ; myvga:myvga0|stage1:s1|counter524:u1|counter800:u1|\G1:2:dffx                                        ; myvga:myvga0|stage1:s1|counter524:u1|counter800:u1|\G1:5:dffx                                            ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 1.069      ;
; 0.946  ; myvga:myvga0|stage1:s1|counter524:u1|counter800:u1|\G1:5:dffx                                        ; myvga:myvga0|stage1:s1|counter524:u1|counter800:u1|\G1:5:dffx                                            ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 1.073      ;
; 0.947  ; myvga:myvga0|stage1:s1|counter524:u1|counter800:u1|\G1:1:dffx                                        ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx                                                          ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.162     ; 0.869      ;
; 0.949  ; myvga:myvga0|stage1:s1|counter524:u1|counter800:u1|\G1:0:dffx                                        ; myvga:myvga0|stage1:s1|counter524:u1|counter800:u1|\G1:3:dffx                                            ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.163     ; 0.870      ;
; 0.952  ; myvga:myvga0|stage1:s1|counter524:u1|counter800:u1|\G1:6:dffx                                        ; myvga:myvga0|stage1:s1|counter524:u1|\G1:7:dffx                                                          ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 1.079      ;
+--------+------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx'                                                                                 ;
+-------+--------------+----------------+------------------+-------------------------------------------------+------------+---------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                           ; Clock Edge ; Target                                            ;
+-------+--------------+----------------+------------------+-------------------------------------------------+------------+---------------------------------------------------+
; 0.217 ; 0.217        ; 0.000          ; Low Pulse Width  ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; Rise       ; myvga0|s1|u5|address[14]|datac                    ;
; 0.217 ; 0.217        ; 0.000          ; Low Pulse Width  ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; Rise       ; myvga0|s1|u5|address[15]|datac                    ;
; 0.217 ; 0.217        ; 0.000          ; Low Pulse Width  ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; Rise       ; myvga:myvga0|stage1:s1|address_cal:u5|address[16] ;
; 0.217 ; 0.217        ; 0.000          ; Low Pulse Width  ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; Rise       ; myvga:myvga0|stage1:s1|address_cal:u5|address[18] ;
; 0.218 ; 0.218        ; 0.000          ; Low Pulse Width  ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; Rise       ; myvga0|s1|u5|address[11]|datac                    ;
; 0.218 ; 0.218        ; 0.000          ; Low Pulse Width  ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; Rise       ; myvga:myvga0|stage1:s1|address_cal:u5|address[17] ;
; 0.218 ; 0.218        ; 0.000          ; Low Pulse Width  ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; Rise       ; myvga:myvga0|stage1:s1|address_cal:u5|address[4]  ;
; 0.218 ; 0.218        ; 0.000          ; Low Pulse Width  ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; Rise       ; myvga:myvga0|stage1:s1|address_cal:u5|address[6]  ;
; 0.219 ; 0.219        ; 0.000          ; Low Pulse Width  ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; Rise       ; myvga:myvga0|stage1:s1|address_cal:u5|address[3]  ;
; 0.219 ; 0.219        ; 0.000          ; Low Pulse Width  ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; Rise       ; myvga:myvga0|stage1:s1|address_cal:u5|address[7]  ;
; 0.219 ; 0.219        ; 0.000          ; Low Pulse Width  ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; Rise       ; myvga:myvga0|stage1:s1|address_cal:u5|address[8]  ;
; 0.221 ; 0.221        ; 0.000          ; Low Pulse Width  ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; Rise       ; myvga:myvga0|stage1:s1|address_cal:u5|address[10] ;
; 0.222 ; 0.222        ; 0.000          ; Low Pulse Width  ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; Rise       ; myvga:myvga0|stage1:s1|address_cal:u5|address[12] ;
; 0.222 ; 0.222        ; 0.000          ; Low Pulse Width  ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; Rise       ; myvga:myvga0|stage1:s1|address_cal:u5|address[13] ;
; 0.222 ; 0.222        ; 0.000          ; Low Pulse Width  ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; Rise       ; myvga:myvga0|stage1:s1|address_cal:u5|address[5]  ;
; 0.223 ; 0.223        ; 0.000          ; Low Pulse Width  ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; Rise       ; myvga0|s1|u5|address[16]|datad                    ;
; 0.223 ; 0.223        ; 0.000          ; Low Pulse Width  ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; Rise       ; myvga0|s1|u5|address[18]|datad                    ;
; 0.223 ; 0.223        ; 0.000          ; Low Pulse Width  ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; Rise       ; myvga0|s1|u5|address[9]|datac                     ;
; 0.223 ; 0.223        ; 0.000          ; Low Pulse Width  ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; Rise       ; myvga:myvga0|stage1:s1|address_cal:u5|address[14] ;
; 0.223 ; 0.223        ; 0.000          ; Low Pulse Width  ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; Rise       ; myvga:myvga0|stage1:s1|address_cal:u5|address[15] ;
; 0.224 ; 0.224        ; 0.000          ; Low Pulse Width  ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; Rise       ; myvga0|s1|u5|address[17]|datad                    ;
; 0.224 ; 0.224        ; 0.000          ; Low Pulse Width  ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; Rise       ; myvga0|s1|u5|address[4]|datad                     ;
; 0.224 ; 0.224        ; 0.000          ; Low Pulse Width  ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; Rise       ; myvga0|s1|u5|address[6]|datad                     ;
; 0.224 ; 0.224        ; 0.000          ; Low Pulse Width  ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; Rise       ; myvga:myvga0|stage1:s1|address_cal:u5|address[11] ;
; 0.225 ; 0.225        ; 0.000          ; Low Pulse Width  ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; Rise       ; myvga0|s1|u5|address[3]|datad                     ;
; 0.225 ; 0.225        ; 0.000          ; Low Pulse Width  ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; Rise       ; myvga0|s1|u5|address[7]|datad                     ;
; 0.225 ; 0.225        ; 0.000          ; Low Pulse Width  ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; Rise       ; myvga0|s1|u5|address[8]|datad                     ;
; 0.227 ; 0.227        ; 0.000          ; Low Pulse Width  ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; Rise       ; myvga0|s1|u5|address[10]|datad                    ;
; 0.227 ; 0.227        ; 0.000          ; Low Pulse Width  ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; Rise       ; myvga:myvga0|stage1:s1|address_cal:u5|address[9]  ;
; 0.228 ; 0.228        ; 0.000          ; Low Pulse Width  ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; Rise       ; myvga0|s1|u5|address[12]|datad                    ;
; 0.228 ; 0.228        ; 0.000          ; Low Pulse Width  ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; Rise       ; myvga0|s1|u5|address[13]|datad                    ;
; 0.228 ; 0.228        ; 0.000          ; Low Pulse Width  ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; Rise       ; myvga0|s1|u5|address[5]|datad                     ;
; 0.257 ; 0.257        ; 0.000          ; Low Pulse Width  ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; Rise       ; myvga0|s1|u5|address~1clkctrl|inclk[0]            ;
; 0.257 ; 0.257        ; 0.000          ; Low Pulse Width  ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; Rise       ; myvga0|s1|u5|address~1clkctrl|outclk              ;
; 0.403 ; 0.403        ; 0.000          ; Low Pulse Width  ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; Rise       ; myvga0|s1|u5|address~1|datad                      ;
; 0.408 ; 0.408        ; 0.000          ; Low Pulse Width  ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; Rise       ; myvga0|s1|u5|address~1|combout                    ;
; 0.434 ; 0.434        ; 0.000          ; Low Pulse Width  ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; Rise       ; myvga0|s3|red~3|combout                           ;
; 0.448 ; 0.448        ; 0.000          ; Low Pulse Width  ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; Rise       ; myvga0|s3|red~3|dataa                             ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; Rise       ; myvga0|s1|u1|\G1:5:dffx|q                         ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; Rise       ; myvga0|s1|u1|\G1:5:dffx|q                         ;
; 0.551 ; 0.551        ; 0.000          ; High Pulse Width ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; Rise       ; myvga0|s3|red~3|dataa                             ;
; 0.564 ; 0.564        ; 0.000          ; High Pulse Width ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; Rise       ; myvga0|s3|red~3|combout                           ;
; 0.590 ; 0.590        ; 0.000          ; High Pulse Width ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; Rise       ; myvga0|s1|u5|address~1|combout                    ;
; 0.594 ; 0.594        ; 0.000          ; High Pulse Width ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; Rise       ; myvga0|s1|u5|address~1|datad                      ;
; 0.735 ; 0.735        ; 0.000          ; High Pulse Width ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; Rise       ; myvga0|s1|u5|address~1clkctrl|inclk[0]            ;
; 0.735 ; 0.735        ; 0.000          ; High Pulse Width ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; Rise       ; myvga0|s1|u5|address~1clkctrl|outclk              ;
; 0.762 ; 0.762        ; 0.000          ; High Pulse Width ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; Rise       ; myvga0|s1|u5|address[13]|datad                    ;
; 0.763 ; 0.763        ; 0.000          ; High Pulse Width ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; Rise       ; myvga0|s1|u5|address[10]|datad                    ;
; 0.763 ; 0.763        ; 0.000          ; High Pulse Width ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; Rise       ; myvga0|s1|u5|address[12]|datad                    ;
; 0.763 ; 0.763        ; 0.000          ; High Pulse Width ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; Rise       ; myvga0|s1|u5|address[5]|datad                     ;
; 0.763 ; 0.763        ; 0.000          ; High Pulse Width ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; Rise       ; myvga:myvga0|stage1:s1|address_cal:u5|address[9]  ;
; 0.765 ; 0.765        ; 0.000          ; High Pulse Width ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; Rise       ; myvga0|s1|u5|address[3]|datad                     ;
; 0.766 ; 0.766        ; 0.000          ; High Pulse Width ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; Rise       ; myvga0|s1|u5|address[4]|datad                     ;
; 0.766 ; 0.766        ; 0.000          ; High Pulse Width ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; Rise       ; myvga0|s1|u5|address[6]|datad                     ;
; 0.766 ; 0.766        ; 0.000          ; High Pulse Width ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; Rise       ; myvga0|s1|u5|address[7]|datad                     ;
; 0.766 ; 0.766        ; 0.000          ; High Pulse Width ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; Rise       ; myvga0|s1|u5|address[8]|datad                     ;
; 0.767 ; 0.767        ; 0.000          ; High Pulse Width ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; Rise       ; myvga0|s1|u5|address[17]|datad                    ;
; 0.767 ; 0.767        ; 0.000          ; High Pulse Width ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; Rise       ; myvga0|s1|u5|address[9]|datac                     ;
; 0.767 ; 0.767        ; 0.000          ; High Pulse Width ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; Rise       ; myvga:myvga0|stage1:s1|address_cal:u5|address[11] ;
; 0.767 ; 0.767        ; 0.000          ; High Pulse Width ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; Rise       ; myvga:myvga0|stage1:s1|address_cal:u5|address[13] ;
; 0.768 ; 0.768        ; 0.000          ; High Pulse Width ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; Rise       ; myvga0|s1|u5|address[16]|datad                    ;
; 0.768 ; 0.768        ; 0.000          ; High Pulse Width ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; Rise       ; myvga0|s1|u5|address[18]|datad                    ;
; 0.768 ; 0.768        ; 0.000          ; High Pulse Width ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; Rise       ; myvga:myvga0|stage1:s1|address_cal:u5|address[10] ;
; 0.768 ; 0.768        ; 0.000          ; High Pulse Width ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; Rise       ; myvga:myvga0|stage1:s1|address_cal:u5|address[12] ;
; 0.768 ; 0.768        ; 0.000          ; High Pulse Width ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; Rise       ; myvga:myvga0|stage1:s1|address_cal:u5|address[14] ;
; 0.768 ; 0.768        ; 0.000          ; High Pulse Width ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; Rise       ; myvga:myvga0|stage1:s1|address_cal:u5|address[15] ;
; 0.768 ; 0.768        ; 0.000          ; High Pulse Width ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; Rise       ; myvga:myvga0|stage1:s1|address_cal:u5|address[5]  ;
; 0.770 ; 0.770        ; 0.000          ; High Pulse Width ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; Rise       ; myvga:myvga0|stage1:s1|address_cal:u5|address[3]  ;
; 0.771 ; 0.771        ; 0.000          ; High Pulse Width ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; Rise       ; myvga:myvga0|stage1:s1|address_cal:u5|address[4]  ;
; 0.771 ; 0.771        ; 0.000          ; High Pulse Width ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; Rise       ; myvga:myvga0|stage1:s1|address_cal:u5|address[6]  ;
; 0.771 ; 0.771        ; 0.000          ; High Pulse Width ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; Rise       ; myvga:myvga0|stage1:s1|address_cal:u5|address[7]  ;
; 0.771 ; 0.771        ; 0.000          ; High Pulse Width ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; Rise       ; myvga:myvga0|stage1:s1|address_cal:u5|address[8]  ;
; 0.772 ; 0.772        ; 0.000          ; High Pulse Width ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; Rise       ; myvga:myvga0|stage1:s1|address_cal:u5|address[17] ;
; 0.773 ; 0.773        ; 0.000          ; High Pulse Width ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; Rise       ; myvga0|s1|u5|address[11]|datac                    ;
; 0.773 ; 0.773        ; 0.000          ; High Pulse Width ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; Rise       ; myvga:myvga0|stage1:s1|address_cal:u5|address[16] ;
; 0.773 ; 0.773        ; 0.000          ; High Pulse Width ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; Rise       ; myvga:myvga0|stage1:s1|address_cal:u5|address[18] ;
; 0.774 ; 0.774        ; 0.000          ; High Pulse Width ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; Rise       ; myvga0|s1|u5|address[14]|datac                    ;
; 0.774 ; 0.774        ; 0.000          ; High Pulse Width ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; Rise       ; myvga0|s1|u5|address[15]|datac                    ;
+-------+--------------+----------------+------------------+-------------------------------------------------+------------+---------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'CLOCK_50'                                                                                           ;
+--------+--------------+----------------+------------------+----------+------------+------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                                                     ;
+--------+--------------+----------------+------------------+----------+------------+------------------------------------------------------------+
; 9.400  ; 9.400        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0]           ;
; 9.400  ; 9.400        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[1]           ;
; 9.400  ; 9.400        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; pll0|altpll_component|auto_generated|pll1|observablevcoout ;
; 9.448  ; 9.448        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50~input|o                                           ;
; 9.451  ; 9.451        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; pll0|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50~input|i                                           ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50~input|i                                           ;
; 10.549 ; 10.549       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; pll0|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.552 ; 10.552       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50~input|o                                           ;
; 10.599 ; 10.599       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0]           ;
; 10.599 ; 10.599       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[1]           ;
; 10.599 ; 10.599       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; pll0|altpll_component|auto_generated|pll1|observablevcoout ;
; 16.000 ; 20.000       ; 4.000          ; Port Rate        ; CLOCK_50 ; Rise       ; CLOCK_50                                                   ;
+--------+--------------+----------------+------------------+----------+------------+------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'pll0|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                     ;
+--------+--------------+----------------+------------------+--------------------------------------------------+------------+----------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                            ; Clock Edge ; Target                                                                                                               ;
+--------+--------------+----------------+------------------+--------------------------------------------------+------------+----------------------------------------------------------------------------------------------------------------------+
; 19.617 ; 19.847       ; 0.230          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; myvga:myvga0|vmem:s2|altsyncram:altsyncram_component|altsyncram_g691:auto_generated|ram_block1a20~porta_address_reg0 ;
; 19.618 ; 19.848       ; 0.230          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; myvga:myvga0|vmem:s2|altsyncram:altsyncram_component|altsyncram_g691:auto_generated|ram_block1a0~porta_address_reg0  ;
; 19.618 ; 19.848       ; 0.230          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; myvga:myvga0|vmem:s2|altsyncram:altsyncram_component|altsyncram_g691:auto_generated|ram_block1a10~porta_address_reg0 ;
; 19.618 ; 19.848       ; 0.230          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; myvga:myvga0|vmem:s2|altsyncram:altsyncram_component|altsyncram_g691:auto_generated|ram_block1a11~porta_address_reg0 ;
; 19.618 ; 19.848       ; 0.230          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; myvga:myvga0|vmem:s2|altsyncram:altsyncram_component|altsyncram_g691:auto_generated|ram_block1a15~porta_address_reg0 ;
; 19.618 ; 19.848       ; 0.230          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; myvga:myvga0|vmem:s2|altsyncram:altsyncram_component|altsyncram_g691:auto_generated|ram_block1a16~porta_address_reg0 ;
; 19.618 ; 19.848       ; 0.230          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; myvga:myvga0|vmem:s2|altsyncram:altsyncram_component|altsyncram_g691:auto_generated|ram_block1a20                    ;
; 19.618 ; 19.848       ; 0.230          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; myvga:myvga0|vmem:s2|altsyncram:altsyncram_component|altsyncram_g691:auto_generated|ram_block1a21~porta_address_reg0 ;
; 19.618 ; 19.848       ; 0.230          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; myvga:myvga0|vmem:s2|altsyncram:altsyncram_component|altsyncram_g691:auto_generated|ram_block1a22~porta_address_reg0 ;
; 19.618 ; 19.848       ; 0.230          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; myvga:myvga0|vmem:s2|altsyncram:altsyncram_component|altsyncram_g691:auto_generated|ram_block1a26~porta_address_reg0 ;
; 19.618 ; 19.848       ; 0.230          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; myvga:myvga0|vmem:s2|altsyncram:altsyncram_component|altsyncram_g691:auto_generated|ram_block1a28~porta_address_reg0 ;
; 19.618 ; 19.848       ; 0.230          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; myvga:myvga0|vmem:s2|altsyncram:altsyncram_component|altsyncram_g691:auto_generated|ram_block1a29~porta_address_reg0 ;
; 19.618 ; 19.848       ; 0.230          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; myvga:myvga0|vmem:s2|altsyncram:altsyncram_component|altsyncram_g691:auto_generated|ram_block1a30~porta_address_reg0 ;
; 19.618 ; 19.848       ; 0.230          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; myvga:myvga0|vmem:s2|altsyncram:altsyncram_component|altsyncram_g691:auto_generated|ram_block1a31~porta_address_reg0 ;
; 19.618 ; 19.848       ; 0.230          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; myvga:myvga0|vmem:s2|altsyncram:altsyncram_component|altsyncram_g691:auto_generated|ram_block1a32~porta_address_reg0 ;
; 19.618 ; 19.848       ; 0.230          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; myvga:myvga0|vmem:s2|altsyncram:altsyncram_component|altsyncram_g691:auto_generated|ram_block1a35~porta_address_reg0 ;
; 19.618 ; 19.848       ; 0.230          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; myvga:myvga0|vmem:s2|altsyncram:altsyncram_component|altsyncram_g691:auto_generated|ram_block1a38~porta_address_reg0 ;
; 19.618 ; 19.848       ; 0.230          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; myvga:myvga0|vmem:s2|altsyncram:altsyncram_component|altsyncram_g691:auto_generated|ram_block1a39~porta_address_reg0 ;
; 19.618 ; 19.848       ; 0.230          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; myvga:myvga0|vmem:s2|altsyncram:altsyncram_component|altsyncram_g691:auto_generated|ram_block1a3~porta_address_reg0  ;
; 19.618 ; 19.848       ; 0.230          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; myvga:myvga0|vmem:s2|altsyncram:altsyncram_component|altsyncram_g691:auto_generated|ram_block1a40~porta_address_reg0 ;
; 19.618 ; 19.848       ; 0.230          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; myvga:myvga0|vmem:s2|altsyncram:altsyncram_component|altsyncram_g691:auto_generated|ram_block1a42~porta_address_reg0 ;
; 19.618 ; 19.848       ; 0.230          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; myvga:myvga0|vmem:s2|altsyncram:altsyncram_component|altsyncram_g691:auto_generated|ram_block1a4~porta_address_reg0  ;
; 19.618 ; 19.848       ; 0.230          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; myvga:myvga0|vmem:s2|altsyncram:altsyncram_component|altsyncram_g691:auto_generated|ram_block1a5~porta_address_reg0  ;
; 19.618 ; 19.848       ; 0.230          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; myvga:myvga0|vmem:s2|altsyncram:altsyncram_component|altsyncram_g691:auto_generated|ram_block1a6~porta_address_reg0  ;
; 19.618 ; 19.848       ; 0.230          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; myvga:myvga0|vmem:s2|altsyncram:altsyncram_component|altsyncram_g691:auto_generated|ram_block1a7~porta_address_reg0  ;
; 19.618 ; 19.848       ; 0.230          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; myvga:myvga0|vmem:s2|altsyncram:altsyncram_component|altsyncram_g691:auto_generated|ram_block1a9~porta_address_reg0  ;
; 19.619 ; 19.849       ; 0.230          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; myvga:myvga0|vmem:s2|altsyncram:altsyncram_component|altsyncram_g691:auto_generated|ram_block1a0                     ;
; 19.619 ; 19.849       ; 0.230          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; myvga:myvga0|vmem:s2|altsyncram:altsyncram_component|altsyncram_g691:auto_generated|ram_block1a10                    ;
; 19.619 ; 19.849       ; 0.230          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; myvga:myvga0|vmem:s2|altsyncram:altsyncram_component|altsyncram_g691:auto_generated|ram_block1a11                    ;
; 19.619 ; 19.849       ; 0.230          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; myvga:myvga0|vmem:s2|altsyncram:altsyncram_component|altsyncram_g691:auto_generated|ram_block1a12~porta_address_reg0 ;
; 19.619 ; 19.849       ; 0.230          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; myvga:myvga0|vmem:s2|altsyncram:altsyncram_component|altsyncram_g691:auto_generated|ram_block1a13~porta_address_reg0 ;
; 19.619 ; 19.849       ; 0.230          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; myvga:myvga0|vmem:s2|altsyncram:altsyncram_component|altsyncram_g691:auto_generated|ram_block1a14~porta_address_reg0 ;
; 19.619 ; 19.849       ; 0.230          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; myvga:myvga0|vmem:s2|altsyncram:altsyncram_component|altsyncram_g691:auto_generated|ram_block1a15                    ;
; 19.619 ; 19.849       ; 0.230          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; myvga:myvga0|vmem:s2|altsyncram:altsyncram_component|altsyncram_g691:auto_generated|ram_block1a16                    ;
; 19.619 ; 19.849       ; 0.230          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; myvga:myvga0|vmem:s2|altsyncram:altsyncram_component|altsyncram_g691:auto_generated|ram_block1a17~porta_address_reg0 ;
; 19.619 ; 19.849       ; 0.230          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; myvga:myvga0|vmem:s2|altsyncram:altsyncram_component|altsyncram_g691:auto_generated|ram_block1a19~porta_address_reg0 ;
; 19.619 ; 19.849       ; 0.230          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; myvga:myvga0|vmem:s2|altsyncram:altsyncram_component|altsyncram_g691:auto_generated|ram_block1a1~porta_address_reg0  ;
; 19.619 ; 19.849       ; 0.230          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; myvga:myvga0|vmem:s2|altsyncram:altsyncram_component|altsyncram_g691:auto_generated|ram_block1a21                    ;
; 19.619 ; 19.849       ; 0.230          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; myvga:myvga0|vmem:s2|altsyncram:altsyncram_component|altsyncram_g691:auto_generated|ram_block1a22                    ;
; 19.619 ; 19.849       ; 0.230          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; myvga:myvga0|vmem:s2|altsyncram:altsyncram_component|altsyncram_g691:auto_generated|ram_block1a24~porta_address_reg0 ;
; 19.619 ; 19.849       ; 0.230          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; myvga:myvga0|vmem:s2|altsyncram:altsyncram_component|altsyncram_g691:auto_generated|ram_block1a25~porta_address_reg0 ;
; 19.619 ; 19.849       ; 0.230          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; myvga:myvga0|vmem:s2|altsyncram:altsyncram_component|altsyncram_g691:auto_generated|ram_block1a26                    ;
; 19.619 ; 19.849       ; 0.230          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; myvga:myvga0|vmem:s2|altsyncram:altsyncram_component|altsyncram_g691:auto_generated|ram_block1a27~porta_address_reg0 ;
; 19.619 ; 19.849       ; 0.230          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; myvga:myvga0|vmem:s2|altsyncram:altsyncram_component|altsyncram_g691:auto_generated|ram_block1a28                    ;
; 19.619 ; 19.849       ; 0.230          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; myvga:myvga0|vmem:s2|altsyncram:altsyncram_component|altsyncram_g691:auto_generated|ram_block1a29                    ;
; 19.619 ; 19.849       ; 0.230          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; myvga:myvga0|vmem:s2|altsyncram:altsyncram_component|altsyncram_g691:auto_generated|ram_block1a2~porta_address_reg0  ;
; 19.619 ; 19.849       ; 0.230          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; myvga:myvga0|vmem:s2|altsyncram:altsyncram_component|altsyncram_g691:auto_generated|ram_block1a3                     ;
; 19.619 ; 19.849       ; 0.230          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; myvga:myvga0|vmem:s2|altsyncram:altsyncram_component|altsyncram_g691:auto_generated|ram_block1a30                    ;
; 19.619 ; 19.849       ; 0.230          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; myvga:myvga0|vmem:s2|altsyncram:altsyncram_component|altsyncram_g691:auto_generated|ram_block1a31                    ;
; 19.619 ; 19.849       ; 0.230          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; myvga:myvga0|vmem:s2|altsyncram:altsyncram_component|altsyncram_g691:auto_generated|ram_block1a32                    ;
; 19.619 ; 19.849       ; 0.230          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; myvga:myvga0|vmem:s2|altsyncram:altsyncram_component|altsyncram_g691:auto_generated|ram_block1a33~porta_address_reg0 ;
; 19.619 ; 19.849       ; 0.230          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; myvga:myvga0|vmem:s2|altsyncram:altsyncram_component|altsyncram_g691:auto_generated|ram_block1a34~porta_address_reg0 ;
; 19.619 ; 19.849       ; 0.230          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; myvga:myvga0|vmem:s2|altsyncram:altsyncram_component|altsyncram_g691:auto_generated|ram_block1a35                    ;
; 19.619 ; 19.849       ; 0.230          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; myvga:myvga0|vmem:s2|altsyncram:altsyncram_component|altsyncram_g691:auto_generated|ram_block1a36~porta_address_reg0 ;
; 19.619 ; 19.849       ; 0.230          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; myvga:myvga0|vmem:s2|altsyncram:altsyncram_component|altsyncram_g691:auto_generated|ram_block1a37~porta_address_reg0 ;
; 19.619 ; 19.849       ; 0.230          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; myvga:myvga0|vmem:s2|altsyncram:altsyncram_component|altsyncram_g691:auto_generated|ram_block1a38                    ;
; 19.619 ; 19.849       ; 0.230          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; myvga:myvga0|vmem:s2|altsyncram:altsyncram_component|altsyncram_g691:auto_generated|ram_block1a39                    ;
; 19.619 ; 19.849       ; 0.230          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; myvga:myvga0|vmem:s2|altsyncram:altsyncram_component|altsyncram_g691:auto_generated|ram_block1a4                     ;
; 19.619 ; 19.849       ; 0.230          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; myvga:myvga0|vmem:s2|altsyncram:altsyncram_component|altsyncram_g691:auto_generated|ram_block1a40                    ;
; 19.619 ; 19.849       ; 0.230          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; myvga:myvga0|vmem:s2|altsyncram:altsyncram_component|altsyncram_g691:auto_generated|ram_block1a42                    ;
; 19.619 ; 19.849       ; 0.230          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; myvga:myvga0|vmem:s2|altsyncram:altsyncram_component|altsyncram_g691:auto_generated|ram_block1a5                     ;
; 19.619 ; 19.849       ; 0.230          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; myvga:myvga0|vmem:s2|altsyncram:altsyncram_component|altsyncram_g691:auto_generated|ram_block1a6                     ;
; 19.619 ; 19.849       ; 0.230          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; myvga:myvga0|vmem:s2|altsyncram:altsyncram_component|altsyncram_g691:auto_generated|ram_block1a7                     ;
; 19.619 ; 19.849       ; 0.230          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; myvga:myvga0|vmem:s2|altsyncram:altsyncram_component|altsyncram_g691:auto_generated|ram_block1a8~porta_address_reg0  ;
; 19.619 ; 19.849       ; 0.230          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; myvga:myvga0|vmem:s2|altsyncram:altsyncram_component|altsyncram_g691:auto_generated|ram_block1a9                     ;
; 19.620 ; 19.850       ; 0.230          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; myvga:myvga0|vmem:s2|altsyncram:altsyncram_component|altsyncram_g691:auto_generated|ram_block1a1                     ;
; 19.620 ; 19.850       ; 0.230          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; myvga:myvga0|vmem:s2|altsyncram:altsyncram_component|altsyncram_g691:auto_generated|ram_block1a12                    ;
; 19.620 ; 19.850       ; 0.230          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; myvga:myvga0|vmem:s2|altsyncram:altsyncram_component|altsyncram_g691:auto_generated|ram_block1a13                    ;
; 19.620 ; 19.850       ; 0.230          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; myvga:myvga0|vmem:s2|altsyncram:altsyncram_component|altsyncram_g691:auto_generated|ram_block1a14                    ;
; 19.620 ; 19.850       ; 0.230          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; myvga:myvga0|vmem:s2|altsyncram:altsyncram_component|altsyncram_g691:auto_generated|ram_block1a17                    ;
; 19.620 ; 19.850       ; 0.230          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; myvga:myvga0|vmem:s2|altsyncram:altsyncram_component|altsyncram_g691:auto_generated|ram_block1a18~porta_address_reg0 ;
; 19.620 ; 19.850       ; 0.230          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; myvga:myvga0|vmem:s2|altsyncram:altsyncram_component|altsyncram_g691:auto_generated|ram_block1a19                    ;
; 19.620 ; 19.850       ; 0.230          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; myvga:myvga0|vmem:s2|altsyncram:altsyncram_component|altsyncram_g691:auto_generated|ram_block1a2                     ;
; 19.620 ; 19.850       ; 0.230          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; myvga:myvga0|vmem:s2|altsyncram:altsyncram_component|altsyncram_g691:auto_generated|ram_block1a23~porta_address_reg0 ;
; 19.620 ; 19.850       ; 0.230          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; myvga:myvga0|vmem:s2|altsyncram:altsyncram_component|altsyncram_g691:auto_generated|ram_block1a24                    ;
; 19.620 ; 19.850       ; 0.230          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; myvga:myvga0|vmem:s2|altsyncram:altsyncram_component|altsyncram_g691:auto_generated|ram_block1a25                    ;
; 19.620 ; 19.850       ; 0.230          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; myvga:myvga0|vmem:s2|altsyncram:altsyncram_component|altsyncram_g691:auto_generated|ram_block1a27                    ;
; 19.620 ; 19.850       ; 0.230          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; myvga:myvga0|vmem:s2|altsyncram:altsyncram_component|altsyncram_g691:auto_generated|ram_block1a33                    ;
; 19.620 ; 19.850       ; 0.230          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; myvga:myvga0|vmem:s2|altsyncram:altsyncram_component|altsyncram_g691:auto_generated|ram_block1a34                    ;
; 19.620 ; 19.850       ; 0.230          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; myvga:myvga0|vmem:s2|altsyncram:altsyncram_component|altsyncram_g691:auto_generated|ram_block1a36                    ;
; 19.620 ; 19.850       ; 0.230          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; myvga:myvga0|vmem:s2|altsyncram:altsyncram_component|altsyncram_g691:auto_generated|ram_block1a37                    ;
; 19.620 ; 19.850       ; 0.230          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; myvga:myvga0|vmem:s2|altsyncram:altsyncram_component|altsyncram_g691:auto_generated|ram_block1a41~porta_address_reg0 ;
; 19.620 ; 19.850       ; 0.230          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; myvga:myvga0|vmem:s2|altsyncram:altsyncram_component|altsyncram_g691:auto_generated|ram_block1a43~porta_address_reg0 ;
; 19.620 ; 19.850       ; 0.230          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; myvga:myvga0|vmem:s2|altsyncram:altsyncram_component|altsyncram_g691:auto_generated|ram_block1a44~porta_address_reg0 ;
; 19.620 ; 19.850       ; 0.230          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; myvga:myvga0|vmem:s2|altsyncram:altsyncram_component|altsyncram_g691:auto_generated|ram_block1a8                     ;
; 19.621 ; 19.851       ; 0.230          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; myvga:myvga0|vmem:s2|altsyncram:altsyncram_component|altsyncram_g691:auto_generated|ram_block1a18                    ;
; 19.621 ; 19.851       ; 0.230          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; myvga:myvga0|vmem:s2|altsyncram:altsyncram_component|altsyncram_g691:auto_generated|ram_block1a23                    ;
; 19.621 ; 19.851       ; 0.230          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; myvga:myvga0|vmem:s2|altsyncram:altsyncram_component|altsyncram_g691:auto_generated|ram_block1a41                    ;
; 19.621 ; 19.851       ; 0.230          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; myvga:myvga0|vmem:s2|altsyncram:altsyncram_component|altsyncram_g691:auto_generated|ram_block1a43                    ;
; 19.621 ; 19.851       ; 0.230          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; myvga:myvga0|vmem:s2|altsyncram:altsyncram_component|altsyncram_g691:auto_generated|ram_block1a44                    ;
; 19.643 ; 19.859       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; myvga:myvga0|stage1:s1|counter524:u1|\G1:3:dffx                                                                      ;
; 19.643 ; 19.859       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx                                                                      ;
; 19.643 ; 19.859       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; myvga:myvga0|stage1:s1|counter524:u1|\G1:7:dffx                                                                      ;
; 19.643 ; 19.859       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; myvga:myvga0|stage1:s1|counter524:u1|\G1:8:dffx                                                                      ;
; 19.643 ; 19.859       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; myvga:myvga0|stage1:s1|counter524:u1|\G1:9:dffx                                                                      ;
; 19.644 ; 19.860       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; myvga:myvga0|stage1:s1|counter524:u1|\G1:0:dffx                                                                      ;
; 19.644 ; 19.860       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; myvga:myvga0|stage1:s1|counter524:u1|\G1:1:dffx                                                                      ;
; 19.644 ; 19.860       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; myvga:myvga0|stage1:s1|counter524:u1|\G1:2:dffx                                                                      ;
; 19.644 ; 19.860       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; myvga:myvga0|stage1:s1|counter524:u1|\G1:4:dffx                                                                      ;
; 19.644 ; 19.860       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; myvga:myvga0|stage1:s1|counter524:u1|\G1:6:dffx                                                                      ;
+--------+--------------+----------------+------------------+--------------------------------------------------+------------+----------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                                         ;
+-----------+-------------------------------------------------+--------+--------+------------+--------------------------------------------------+
; Data Port ; Clock Port                                      ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                  ;
+-----------+-------------------------------------------------+--------+--------+------------+--------------------------------------------------+
; VGA_B[*]  ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; 5.709  ; 5.587  ; Rise       ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx  ;
;  VGA_B[5] ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; 4.736  ; 4.461  ; Rise       ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx  ;
;  VGA_B[6] ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; 5.709  ; 5.587  ; Rise       ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx  ;
;  VGA_B[7] ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; 4.766  ; 4.525  ; Rise       ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx  ;
; VGA_G[*]  ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; 6.148  ; 6.069  ; Rise       ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx  ;
;  VGA_G[5] ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; 6.148  ; 6.069  ; Rise       ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx  ;
;  VGA_G[6] ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; 4.915  ; 4.711  ; Rise       ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx  ;
;  VGA_G[7] ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; 4.850  ; 4.616  ; Rise       ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx  ;
; VGA_R[*]  ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; 4.952  ; 4.736  ; Rise       ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx  ;
;  VGA_R[5] ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; 4.567  ; 4.282  ; Rise       ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx  ;
;  VGA_R[6] ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; 4.952  ; 4.736  ; Rise       ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx  ;
;  VGA_R[7] ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; 4.600  ; 4.362  ; Rise       ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx  ;
; VGA_VS    ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ;        ; 4.168  ; Rise       ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx  ;
; VGA_B[*]  ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; 5.564  ; 5.846  ; Fall       ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx  ;
;  VGA_B[5] ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; 4.591  ; 4.720  ; Fall       ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx  ;
;  VGA_B[6] ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; 5.564  ; 5.846  ; Fall       ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx  ;
;  VGA_B[7] ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; 4.621  ; 4.784  ; Fall       ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx  ;
; VGA_G[*]  ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; 6.003  ; 6.328  ; Fall       ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx  ;
;  VGA_G[5] ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; 6.003  ; 6.328  ; Fall       ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx  ;
;  VGA_G[6] ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; 4.770  ; 4.970  ; Fall       ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx  ;
;  VGA_G[7] ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; 4.705  ; 4.875  ; Fall       ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx  ;
; VGA_R[*]  ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; 4.807  ; 4.995  ; Fall       ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx  ;
;  VGA_R[5] ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; 4.422  ; 4.541  ; Fall       ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx  ;
;  VGA_R[6] ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; 4.807  ; 4.995  ; Fall       ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx  ;
;  VGA_R[7] ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; 4.455  ; 4.621  ; Fall       ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx  ;
; VGA_VS    ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; 4.112  ;        ; Fall       ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx  ;
; VGA_B[*]  ; CLOCK_50                                        ; 7.196  ; 7.564  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[5] ; CLOCK_50                                        ; 6.223  ; 6.438  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[6] ; CLOCK_50                                        ; 7.196  ; 7.564  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[7] ; CLOCK_50                                        ; 6.253  ; 6.502  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_G[*]  ; CLOCK_50                                        ; 7.635  ; 8.046  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[5] ; CLOCK_50                                        ; 7.635  ; 8.046  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[6] ; CLOCK_50                                        ; 6.402  ; 6.688  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[7] ; CLOCK_50                                        ; 6.337  ; 6.593  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_HS    ; CLOCK_50                                        ; 5.152  ; 5.247  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_R[*]  ; CLOCK_50                                        ; 6.439  ; 6.713  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[5] ; CLOCK_50                                        ; 6.054  ; 6.259  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[6] ; CLOCK_50                                        ; 6.439  ; 6.713  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[7] ; CLOCK_50                                        ; 6.087  ; 6.339  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_VS    ; CLOCK_50                                        ; 5.099  ; 5.235  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_CLK   ; CLOCK_50                                        ; 21.387 ;        ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[1] ;
; VGA_CLK   ; CLOCK_50                                        ;        ; 21.361 ; Fall       ; pll0|altpll_component|auto_generated|pll1|clk[1] ;
+-----------+-------------------------------------------------+--------+--------+------------+--------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                                 ;
+-----------+-------------------------------------------------+--------+--------+------------+--------------------------------------------------+
; Data Port ; Clock Port                                      ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                  ;
+-----------+-------------------------------------------------+--------+--------+------------+--------------------------------------------------+
; VGA_B[*]  ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; 4.547  ; 4.281  ; Rise       ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx  ;
;  VGA_B[5] ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; 4.547  ; 4.281  ; Rise       ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx  ;
;  VGA_B[6] ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; 5.501  ; 5.381  ; Rise       ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx  ;
;  VGA_B[7] ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; 4.598  ; 4.361  ; Rise       ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx  ;
; VGA_G[*]  ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; 4.638  ; 4.413  ; Rise       ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx  ;
;  VGA_G[5] ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; 5.925  ; 5.846  ; Rise       ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx  ;
;  VGA_G[6] ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; 4.739  ; 4.538  ; Rise       ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx  ;
;  VGA_G[7] ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; 4.638  ; 4.413  ; Rise       ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx  ;
; VGA_R[*]  ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; 4.365  ; 4.090  ; Rise       ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx  ;
;  VGA_R[5] ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; 4.365  ; 4.090  ; Rise       ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx  ;
;  VGA_R[6] ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; 4.734  ; 4.526  ; Rise       ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx  ;
;  VGA_R[7] ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; 4.437  ; 4.204  ; Rise       ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx  ;
; VGA_VS    ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ;        ; 4.020  ; Rise       ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx  ;
; VGA_B[*]  ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; 4.408  ; 4.531  ; Fall       ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx  ;
;  VGA_B[5] ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; 4.408  ; 4.531  ; Fall       ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx  ;
;  VGA_B[6] ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; 5.362  ; 5.631  ; Fall       ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx  ;
;  VGA_B[7] ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; 4.459  ; 4.611  ; Fall       ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx  ;
; VGA_G[*]  ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; 4.499  ; 4.663  ; Fall       ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx  ;
;  VGA_G[5] ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; 5.786  ; 6.096  ; Fall       ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx  ;
;  VGA_G[6] ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; 4.600  ; 4.788  ; Fall       ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx  ;
;  VGA_G[7] ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; 4.499  ; 4.663  ; Fall       ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx  ;
; VGA_R[*]  ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; 4.226  ; 4.340  ; Fall       ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx  ;
;  VGA_R[5] ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; 4.226  ; 4.340  ; Fall       ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx  ;
;  VGA_R[6] ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; 4.595  ; 4.776  ; Fall       ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx  ;
;  VGA_R[7] ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; 4.298  ; 4.454  ; Fall       ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx  ;
; VGA_VS    ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; 3.968  ;        ; Fall       ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx  ;
; VGA_B[*]  ; CLOCK_50                                        ; 2.991  ; 3.103  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[5] ; CLOCK_50                                        ; 2.991  ; 3.103  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[6] ; CLOCK_50                                        ; 4.326  ; 4.547  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[7] ; CLOCK_50                                        ; 3.111  ; 3.226  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_G[*]  ; CLOCK_50                                        ; 3.273  ; 3.393  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[5] ; CLOCK_50                                        ; 4.678  ; 4.938  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[6] ; CLOCK_50                                        ; 3.489  ; 3.628  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[7] ; CLOCK_50                                        ; 3.273  ; 3.393  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_HS    ; CLOCK_50                                        ; 2.963  ; 3.096  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_R[*]  ; CLOCK_50                                        ; 3.002  ; 3.072  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[5] ; CLOCK_50                                        ; 3.002  ; 3.072  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[6] ; CLOCK_50                                        ; 3.372  ; 3.509  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[7] ; CLOCK_50                                        ; 3.260  ; 3.369  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_VS    ; CLOCK_50                                        ; 3.675  ; 3.754  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_CLK   ; CLOCK_50                                        ; 21.100 ;        ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[1] ;
; VGA_CLK   ; CLOCK_50                                        ;        ; 21.072 ; Fall       ; pll0|altpll_component|auto_generated|pll1|clk[1] ;
+-----------+-------------------------------------------------+--------+--------+------------+--------------------------------------------------+


---------------------------------------------
; Fast 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+-------------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                               ;
+---------------------------------------------------+----------+---------+----------+---------+---------------------+
; Clock                                             ; Setup    ; Hold    ; Recovery ; Removal ; Minimum Pulse Width ;
+---------------------------------------------------+----------+---------+----------+---------+---------------------+
; Worst-case Slack                                  ; -8.917   ; -3.754  ; N/A      ; N/A     ; 0.217               ;
;  CLOCK_50                                         ; N/A      ; N/A     ; N/A      ; N/A     ; 9.400               ;
;  myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx  ; -1.013   ; -3.754  ; N/A      ; N/A     ; 0.217               ;
;  pll0|altpll_component|auto_generated|pll1|clk[0] ; -8.917   ; -0.237  ; N/A      ; N/A     ; 19.556              ;
; Design-wide TNS                                   ; -429.62  ; -45.824 ; 0.0      ; 0.0     ; 0.0                 ;
;  CLOCK_50                                         ; N/A      ; N/A     ; N/A      ; N/A     ; 0.000               ;
;  myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx  ; -2.870   ; -45.697 ; N/A      ; N/A     ; 0.000               ;
;  pll0|altpll_component|auto_generated|pll1|clk[0] ; -426.758 ; -0.237  ; N/A      ; N/A     ; 0.000               ;
+---------------------------------------------------+----------+---------+----------+---------+---------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                                         ;
+-----------+-------------------------------------------------+--------+--------+------------+--------------------------------------------------+
; Data Port ; Clock Port                                      ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                  ;
+-----------+-------------------------------------------------+--------+--------+------------+--------------------------------------------------+
; VGA_B[*]  ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; 10.983 ; 10.427 ; Rise       ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx  ;
;  VGA_B[5] ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; 8.896  ; 8.476  ; Rise       ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx  ;
;  VGA_B[6] ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; 10.983 ; 10.427 ; Rise       ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx  ;
;  VGA_B[7] ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; 8.982  ; 8.509  ; Rise       ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx  ;
; VGA_G[*]  ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; 11.836 ; 11.230 ; Rise       ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx  ;
;  VGA_G[5] ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; 11.836 ; 11.230 ; Rise       ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx  ;
;  VGA_G[6] ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; 9.412  ; 8.938  ; Rise       ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx  ;
;  VGA_G[7] ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; 9.144  ; 8.750  ; Rise       ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx  ;
; VGA_R[*]  ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; 9.408  ; 9.018  ; Rise       ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx  ;
;  VGA_R[5] ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; 8.665  ; 8.205  ; Rise       ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx  ;
;  VGA_R[6] ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; 9.408  ; 9.018  ; Rise       ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx  ;
;  VGA_R[7] ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; 8.722  ; 8.302  ; Rise       ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx  ;
; VGA_VS    ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ;        ; 7.463  ; Rise       ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx  ;
; VGA_B[*]  ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; 10.646 ; 10.928 ; Fall       ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx  ;
;  VGA_B[5] ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; 8.559  ; 8.977  ; Fall       ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx  ;
;  VGA_B[6] ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; 10.646 ; 10.928 ; Fall       ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx  ;
;  VGA_B[7] ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; 8.645  ; 9.010  ; Fall       ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx  ;
; VGA_G[*]  ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; 11.499 ; 11.731 ; Fall       ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx  ;
;  VGA_G[5] ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; 11.499 ; 11.731 ; Fall       ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx  ;
;  VGA_G[6] ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; 9.075  ; 9.439  ; Fall       ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx  ;
;  VGA_G[7] ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; 8.807  ; 9.251  ; Fall       ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx  ;
; VGA_R[*]  ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; 9.071  ; 9.519  ; Fall       ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx  ;
;  VGA_R[5] ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; 8.328  ; 8.706  ; Fall       ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx  ;
;  VGA_R[6] ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; 9.071  ; 9.519  ; Fall       ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx  ;
;  VGA_R[7] ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; 8.385  ; 8.803  ; Fall       ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx  ;
; VGA_VS    ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; 7.804  ;        ; Fall       ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx  ;
; VGA_B[*]  ; CLOCK_50                                        ; 14.333 ; 14.185 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[5] ; CLOCK_50                                        ; 12.246 ; 12.234 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[6] ; CLOCK_50                                        ; 14.333 ; 14.185 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[7] ; CLOCK_50                                        ; 12.332 ; 12.267 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_G[*]  ; CLOCK_50                                        ; 15.186 ; 14.988 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[5] ; CLOCK_50                                        ; 15.186 ; 14.988 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[6] ; CLOCK_50                                        ; 12.762 ; 12.696 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[7] ; CLOCK_50                                        ; 12.494 ; 12.508 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_HS    ; CLOCK_50                                        ; 9.841  ; 9.674  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_R[*]  ; CLOCK_50                                        ; 12.758 ; 12.776 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[5] ; CLOCK_50                                        ; 12.015 ; 11.963 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[6] ; CLOCK_50                                        ; 12.758 ; 12.776 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[7] ; CLOCK_50                                        ; 12.072 ; 12.060 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_VS    ; CLOCK_50                                        ; 9.871  ; 9.627  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_CLK   ; CLOCK_50                                        ; 22.672 ;        ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[1] ;
; VGA_CLK   ; CLOCK_50                                        ;        ; 22.524 ; Fall       ; pll0|altpll_component|auto_generated|pll1|clk[1] ;
+-----------+-------------------------------------------------+--------+--------+------------+--------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                                 ;
+-----------+-------------------------------------------------+--------+--------+------------+--------------------------------------------------+
; Data Port ; Clock Port                                      ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                  ;
+-----------+-------------------------------------------------+--------+--------+------------+--------------------------------------------------+
; VGA_B[*]  ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; 4.547  ; 4.281  ; Rise       ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx  ;
;  VGA_B[5] ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; 4.547  ; 4.281  ; Rise       ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx  ;
;  VGA_B[6] ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; 5.501  ; 5.381  ; Rise       ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx  ;
;  VGA_B[7] ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; 4.598  ; 4.361  ; Rise       ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx  ;
; VGA_G[*]  ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; 4.638  ; 4.413  ; Rise       ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx  ;
;  VGA_G[5] ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; 5.925  ; 5.846  ; Rise       ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx  ;
;  VGA_G[6] ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; 4.739  ; 4.538  ; Rise       ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx  ;
;  VGA_G[7] ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; 4.638  ; 4.413  ; Rise       ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx  ;
; VGA_R[*]  ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; 4.365  ; 4.090  ; Rise       ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx  ;
;  VGA_R[5] ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; 4.365  ; 4.090  ; Rise       ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx  ;
;  VGA_R[6] ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; 4.734  ; 4.526  ; Rise       ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx  ;
;  VGA_R[7] ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; 4.437  ; 4.204  ; Rise       ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx  ;
; VGA_VS    ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ;        ; 4.020  ; Rise       ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx  ;
; VGA_B[*]  ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; 4.408  ; 4.531  ; Fall       ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx  ;
;  VGA_B[5] ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; 4.408  ; 4.531  ; Fall       ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx  ;
;  VGA_B[6] ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; 5.362  ; 5.631  ; Fall       ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx  ;
;  VGA_B[7] ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; 4.459  ; 4.611  ; Fall       ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx  ;
; VGA_G[*]  ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; 4.499  ; 4.663  ; Fall       ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx  ;
;  VGA_G[5] ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; 5.786  ; 6.096  ; Fall       ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx  ;
;  VGA_G[6] ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; 4.600  ; 4.788  ; Fall       ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx  ;
;  VGA_G[7] ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; 4.499  ; 4.663  ; Fall       ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx  ;
; VGA_R[*]  ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; 4.226  ; 4.340  ; Fall       ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx  ;
;  VGA_R[5] ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; 4.226  ; 4.340  ; Fall       ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx  ;
;  VGA_R[6] ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; 4.595  ; 4.776  ; Fall       ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx  ;
;  VGA_R[7] ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; 4.298  ; 4.454  ; Fall       ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx  ;
; VGA_VS    ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx ; 3.968  ;        ; Fall       ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx  ;
; VGA_B[*]  ; CLOCK_50                                        ; 2.991  ; 3.103  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[5] ; CLOCK_50                                        ; 2.991  ; 3.103  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[6] ; CLOCK_50                                        ; 4.326  ; 4.547  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[7] ; CLOCK_50                                        ; 3.111  ; 3.226  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_G[*]  ; CLOCK_50                                        ; 3.273  ; 3.393  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[5] ; CLOCK_50                                        ; 4.678  ; 4.938  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[6] ; CLOCK_50                                        ; 3.489  ; 3.628  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[7] ; CLOCK_50                                        ; 3.273  ; 3.393  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_HS    ; CLOCK_50                                        ; 2.963  ; 3.096  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_R[*]  ; CLOCK_50                                        ; 3.002  ; 3.072  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[5] ; CLOCK_50                                        ; 3.002  ; 3.072  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[6] ; CLOCK_50                                        ; 3.372  ; 3.509  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[7] ; CLOCK_50                                        ; 3.260  ; 3.369  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_VS    ; CLOCK_50                                        ; 3.675  ; 3.754  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_CLK   ; CLOCK_50                                        ; 21.100 ;        ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[1] ;
; VGA_CLK   ; CLOCK_50                                        ;        ; 21.072 ; Fall       ; pll0|altpll_component|auto_generated|pll1|clk[1] ;
+-----------+-------------------------------------------------+--------+--------+------------+--------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; VGA_R[0]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[1]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[2]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[3]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[4]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[5]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[6]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[7]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[0]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[1]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[2]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[3]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[4]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[5]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[6]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[7]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[0]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[1]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[2]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[3]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[4]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[5]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[6]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[7]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_CLK       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_BLANK     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_HS        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_VS        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_SYNC      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~ ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; KEY[1]                  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; KEY[2]                  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; KEY[3]                  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; KEY[0]                  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; CLOCK_50                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_DATA0~          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; VGA_R[0]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_R[1]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_R[2]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_R[3]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_R[4]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_R[5]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_R[6]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_R[7]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_G[0]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_G[1]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_G[2]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_G[3]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_G[4]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_G[5]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_G[6]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_G[7]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_B[0]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_B[1]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_B[2]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_B[3]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_B[4]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_B[5]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_B[6]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_B[7]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_CLK       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_BLANK     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_HS        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_VS        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_SYNC      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; ~ALTERA_DCLK~ ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.73e-09 V                   ; 3.19 V              ; -0.173 V            ; 0.152 V                              ; 0.259 V                              ; 2.79e-10 s                  ; 2.42e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 5.73e-09 V                  ; 3.19 V             ; -0.173 V           ; 0.152 V                             ; 0.259 V                             ; 2.79e-10 s                 ; 2.42e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; VGA_R[0]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_R[1]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_R[2]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_R[3]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_R[4]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_R[5]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_R[6]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_R[7]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_G[0]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_G[1]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_G[2]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_G[3]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_G[4]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_G[5]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_G[6]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_G[7]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_B[0]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_B[1]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_B[2]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_B[3]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_B[4]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_B[5]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_B[6]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_B[7]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_CLK       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_BLANK     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_HS        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_VS        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_SYNC      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; ~ALTERA_DCLK~ ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.54e-07 V                   ; 3.14 V              ; -0.115 V            ; 0.146 V                              ; 0.141 V                              ; 3.07e-10 s                  ; 3.95e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 6.54e-07 V                  ; 3.14 V             ; -0.115 V           ; 0.146 V                             ; 0.141 V                             ; 3.07e-10 s                 ; 3.95e-10 s                 ; Yes                       ; No                        ;
; ~ALTERA_nCEO~ ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; VGA_R[0]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_R[1]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_R[2]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_R[3]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_R[4]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_R[5]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_R[6]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_R[7]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_G[0]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_G[1]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_G[2]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_G[3]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_G[4]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_G[5]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_G[6]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_G[7]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_B[0]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_B[1]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_B[2]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_B[3]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_B[4]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_B[5]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_B[6]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_B[7]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_CLK       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_BLANK     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_HS        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_VS        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_SYNC      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; ~ALTERA_DCLK~ ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 6.54e-08 V                   ; 3.66 V              ; -0.258 V            ; 0.41 V                               ; 0.318 V                              ; 1.57e-10 s                  ; 2.15e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 6.54e-08 V                  ; 3.66 V             ; -0.258 V           ; 0.41 V                              ; 0.318 V                             ; 1.57e-10 s                 ; 2.15e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_nCEO~ ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                 ;
+--------------------------------------------------+--------------------------------------------------+----------+----------+----------+----------+
; From Clock                                       ; To Clock                                         ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+--------------------------------------------------+--------------------------------------------------+----------+----------+----------+----------+
; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx  ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx  ; 43       ; 43       ; 0        ; 0        ;
; pll0|altpll_component|auto_generated|pll1|clk[0] ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx  ; 453      ; 0        ; 0        ; 0        ;
; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 739      ; 16       ; 0        ; 0        ;
; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 482      ; 0        ; 0        ; 0        ;
+--------------------------------------------------+--------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                  ;
+--------------------------------------------------+--------------------------------------------------+----------+----------+----------+----------+
; From Clock                                       ; To Clock                                         ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+--------------------------------------------------+--------------------------------------------------+----------+----------+----------+----------+
; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx  ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx  ; 43       ; 43       ; 0        ; 0        ;
; pll0|altpll_component|auto_generated|pll1|clk[0] ; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx  ; 453      ; 0        ; 0        ; 0        ;
; myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 739      ; 16       ; 0        ; 0        ;
; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 482      ; 0        ; 0        ; 0        ;
+--------------------------------------------------+--------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 1     ; 1    ;
; Unconstrained Input Port Paths  ; 20    ; 20   ;
; Unconstrained Output Ports      ; 12    ; 12   ;
; Unconstrained Output Port Paths ; 215   ; 215  ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 32-bit TimeQuest Timing Analyzer
    Info: Version 13.0.0 Build 156 04/24/2013 SJ Full Version
    Info: Processing started: Fri Oct 02 22:40:12 2015
Info: Command: quartus_sta vgacontroller -c vgacontroller
Info: qsta_default_script.tcl version: #1
Info (20030): Parallel compilation is enabled and will use 2 of the 2 processors detected
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Warning (335093): TimeQuest Timing Analyzer is analyzing 16 combinational loops as latches.
Critical Warning (332012): Synopsys Design Constraints File file not found: 'vgacontroller.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained generated clocks found in the design. Calling "derive_pll_clocks -create_base_clocks"
Info (332110): Deriving PLL clocks
    Info (332110): create_clock -period 20.000 -waveform {0.000 10.000} -name CLOCK_50 CLOCK_50
    Info (332110): create_generated_clock -source {pll0|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 147 -multiply_by 74 -duty_cycle 50.00 -name {pll0|altpll_component|auto_generated|pll1|clk[0]} {pll0|altpll_component|auto_generated|pll1|clk[0]}
    Info (332110): create_generated_clock -source {pll0|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 147 -multiply_by 74 -phase 180.00 -duty_cycle 50.00 -name {pll0|altpll_component|auto_generated|pll1|clk[1]} {pll0|altpll_component|auto_generated|pll1|clk[1]}
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -8.917
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -8.917      -426.758 pll0|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    -1.000        -2.862 myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx 
Info (332146): Worst-case hold slack is -3.754
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -3.754       -45.697 myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx 
    Info (332119):    -0.127        -0.127 pll0|altpll_component|auto_generated|pll1|clk[0] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 0.331
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.331         0.000 myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx 
    Info (332119):     9.819         0.000 CLOCK_50 
    Info (332119):    19.570         0.000 pll0|altpll_component|auto_generated|pll1|clk[0] 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -8.073
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -8.073      -384.615 pll0|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    -1.013        -2.870 myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx 
Info (332146): Worst-case hold slack is -3.362
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -3.362       -40.656 myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx 
    Info (332119):    -0.237        -0.237 pll0|altpll_component|auto_generated|pll1|clk[0] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 0.416
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.416         0.000 myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx 
    Info (332119):     9.799         0.000 CLOCK_50 
    Info (332119):    19.556         0.000 pll0|altpll_component|auto_generated|pll1|clk[0] 
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -4.701
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -4.701      -223.919 pll0|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    -0.379        -1.002 myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx 
Info (332146): Worst-case hold slack is -2.156
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -2.156       -27.202 myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx 
    Info (332119):    -0.011        -0.011 pll0|altpll_component|auto_generated|pll1|clk[0] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 0.217
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.217         0.000 myvga:myvga0|stage1:s1|counter524:u1|\G1:5:dffx 
    Info (332119):     9.400         0.000 CLOCK_50 
    Info (332119):    19.617         0.000 pll0|altpll_component|auto_generated|pll1|clk[0] 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 32-bit TimeQuest Timing Analyzer was successful. 0 errors, 5 warnings
    Info: Peak virtual memory: 403 megabytes
    Info: Processing ended: Fri Oct 02 22:40:17 2015
    Info: Elapsed time: 00:00:05
    Info: Total CPU time (on all processors): 00:00:04


