<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>synthesis Report</title>
<style type="text/css">
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#main_wrapper{ width: 100%; }
div#content { margin-left: 350px; margin-right: 30px; }
div#catalog_wrapper {position: fixed; top: 30px; width: 350px; float: left; }
div#catalog ul { list-style-type: none; }
div#catalog li { text-align: left; list-style-type:circle; color: #0084ff; margin-top: 3px; margin-bottom: 3px; }
div#catalog a { display:inline-block; text-decoration: none; color: #0084ff; font-weight: bold; padding: 3px; }
div#catalog a:visited { color: #0084ff; }
div#catalog a:hover { color: #fff; background: #0084ff; }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td { border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table td.label { min-width: 100px; width: 8%;}
</style>
</head>
<body>
<div id="main_wrapper">
<div id="catalog_wrapper">
<div id="catalog">
<ul>
<li><a href="#about" style=" font-size: 16px;">Synthesis Messages</a></li>
<li><a href="#setting" style=" font-size: 16px;">Design Settings</a></li>
<li><a href="#resource" style=" font-size: 16px;">Resource</a>
<ul>
<li><a href="#usage" style=" font-size: 14px;">Resource Usage Summary</a></li>
<li><a href="#utilization" style=" font-size: 14px;">Resource Utilization Summary</a></li>
</ul>
</li>
<li><a href="#timing" style=" font-size: 16px;">Timing</a>
<ul>
<li><a href="#clock" style=" font-size: 14px;">Clock Summary</a></li>
<li><a href="#timing report" style=" font-size: 14px;">Timing Report</a></li>
<li><a href="#performance" style=" font-size: 14px;">Performance Summary</a></li>
<li><a href="#detail timing" style=" font-size: 14px;">Detail Timing Paths Informations</a></li>
</ul>
</li>
<li><a href="#message" style=" font-size: 16px;">Message</a></li>
<li><a href="#summary" style=" font-size: 16px;">Summary</a></li>
</ul>
</div><!-- catalog -->
</div><!-- catalog_wrapper -->
<div id="content">
<h1><a name="about">Synthesis Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>GowinSynthesis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>D:\Gowin\Gowin_V1.9.3.01Beta\IDE\ipcore\DDR3\data\ddr3_1_4code.v<br>
D:\Gowin\Gowin_V1.9.3.01Beta\IDE\ipcore\DDR3\data\DDR3_TOP.v<br>
</td>
</tr>
<tr>
<td class="label">GowinSynthesis Constraints File</td>
<td>---</td>
</tr>
<tr>
<td class="label">GowinSynthesis Verision</td>
<td>GowinSynthesis V1.9.3.01Beta</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Mon Feb 17 11:53:11 2020
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2020 Gowin Semiconductor Corporation. ALL rights reserved.</td>
</tr>
</table>
<h1><a name="setting">Design Settings</a></h1>
<table class="summary_table">
<tr>
<td class="label">Top Level Module:</td>
<td>DDR3_Memory_Interface_Top</td>
</tr>
<tr>
<td class="label">Design Language:</td>
<td>verilog</td>
</tr>
<tr>
<td class="label">Part Number:</td>
<td>GW2A-LV18PG484C8/I7</td>
</tr>
</table><br/>
<h1><a name="resource">Resource</a></h1>
<h2><a name="usage">Resource Usage Summary</a></h2>
<table class="summary_table">
<tr>
<td class="label"><b>IOPORT Usage:</b></td>
<td>374</td>
</tr>
<tr>
<td class="label"><b>IOBUF Usage:</b></td>
<td>369</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspIBUF</td>
<td>187</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspOBUF</td>
<td>161</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspTBUF</td>
<td>2</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspIOBUF</td>
<td>16</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspELVDS_OBUF</td>
<td>1</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspELVDS_IOBUF</td>
<td>2</td>
</tr>
<tr>
<td class="label"><b>REG Usage:</b></td>
<td>1717</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFF</td>
<td>140</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFE</td>
<td>158</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFS</td>
<td>4</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFSE</td>
<td>52</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFR</td>
<td>27</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFRE</td>
<td>92</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFP</td>
<td>44</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFPE</td>
<td>3</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFC</td>
<td>826</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFCE</td>
<td>363</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDL</td>
<td>8</td>
</tr>
<tr>
<td class="label"><b>LUT Usage:</b></td>
<td>1302</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspLUT2</td>
<td>367</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspLUT3</td>
<td>338</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspLUT4</td>
<td>597</td>
</tr>
<tr>
<td class="label"><b>ALU Usage:</b></td>
<td>227</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspALU</td>
<td>227</td>
</tr>
<tr>
<td class="label"><b>SSRAM Usage:</b></td>
<td>70</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspRAM16SDP2</td>
<td>1</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspRAM16SDP4</td>
<td>69</td>
</tr>
<tr>
<td class="label"><b>INV Usage:</b></td>
<td>27</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspINV</td>
<td>27</td>
</tr>
<tr>
<td class="label"><b>IOLOGIC Usage:</b></td>
<td>76</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspIDES8_MEM</td>
<td>16</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspOSER8</td>
<td>24</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspOSER8_MEM</td>
<td>20</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspIODELAY</td>
<td>16</td>
</tr>
<tr>
<td class="label"><b>BSRAM Usage:</b></td>
<td>8</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspSDPX9</td>
<td>4</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspSDPX9B</td>
<td>4</td>
</tr>
<tr>
<td class="label"><b>CLOCK Usage:</b></td>
<td>5</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspPLL</td>
<td>1</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDLL</td>
<td>1</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspCLKDIV</td>
<td>1</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDQS</td>
<td>2</td>
</tr>
</table><br/>
<h2><a name="utilization">Resource Utilization Summary</a></h2>
Target Device: GW2A-18-PBGA484
<table class="summary_table">
<tr>
<td class="label">CFU Logics</td>
<td>1976(1329 LUTs, 227 ALUs, 70 SSRAMs) / 20736</td>
<td>10%</td>
</tr>
<tr>
<td class="label">Registers</td>
<td>1717 / 16512</td>
<td>10%</td>
</tr>
<tr>
<td class="label">BSRAMs</td>
<td>8 / 46</td>
<td>17%</td>
</tr>
<tr>
<td class="label">DSP Macros</td>
<td>0 / (12*2)</td>
<td>0%</td>
</tr>
</table><br/><br/>
<h1><a name="timing">Timing</a></h1>
<h2><a name="clock">Clock Summary:</a></h2>
<table class="summary_table">
<tr>
<th>Clock</th>
<th>Type</th>
<th>Frequency</th>
<th>Period</th>
<th>Rise</th>
<th>Fall</th>
<th>Source</th>
<th>Master</th>
<th>Object</th>
</tr>
<tr>
<td>gw3mc_top/u_ddr_phy_top/u_PLL/CLKIN.default_clk</td>
<td>Base</td>
<td>50.0 MHz</td>
<td>20.000</td>
<td>0.000</td>
<td>10.000</td>
<td> </td>
<td> </td>
<td> </td>
</tr>
<tr>
<td>gw3mc_top/u_ddr_phy_top/u_PLL/CLKOUT.default_gen_clk</td>
<td>Generated</td>
<td>300.0 MHz</td>
<td>3.333</td>
<td>0.000</td>
<td>1.667</td>
<td> </td>
<td>gw3mc_top/u_ddr_phy_top/u_PLL/CLKIN.default_clk</td>
<td> </td>
</tr>
<tr>
<td>gw3mc_top/u_ddr_phy_top/u_PLL/CLKOUTP.default_gen_clk</td>
<td>Generated</td>
<td>300.0 MHz</td>
<td>3.333</td>
<td>1.667</td>
<td>0.000</td>
<td> </td>
<td>gw3mc_top/u_ddr_phy_top/u_PLL/CLKIN.default_clk</td>
<td> </td>
</tr>
<tr>
<td>gw3mc_top/u_ddr_phy_top/u_PLL/CLKOUTD.default_gen_clk</td>
<td>Generated</td>
<td>150.0 MHz</td>
<td>6.667</td>
<td>0.000</td>
<td>3.333</td>
<td> </td>
<td>gw3mc_top/u_ddr_phy_top/u_PLL/CLKIN.default_clk</td>
<td> </td>
</tr>
<tr>
<td>gw3mc_top/u_ddr_phy_top/u_PLL/CLKOUTD3.default_gen_clk</td>
<td>Generated</td>
<td>100.0 MHz</td>
<td>10.000</td>
<td>0.000</td>
<td>5.000</td>
<td> </td>
<td>gw3mc_top/u_ddr_phy_top/u_PLL/CLKIN.default_clk</td>
<td> </td>
</tr>
<tr>
<td>gw3mc_top/u_ddr_phy_top/clkdiv/CLKOUT.default_gen_clk</td>
<td>Generated</td>
<td>75.0 MHz</td>
<td>13.333</td>
<td>0.000</td>
<td>6.667</td>
<td> </td>
<td>gw3mc_top/u_ddr_phy_top/u_PLL/CLKOUT.default_gen_clk</td>
<td> </td>
</tr>
<tr>
<td>DEFAULT_CLK</td>
<td>Base</td>
<td>100.0 MHz</td>
<td>10.000</td>
<td>0.000</td>
<td>5.000</td>
<td> </td>
<td> </td>
<td> </td>
</tr>
</table><br/>
<h2><a name="timing report">Timing Report:</a></h2>
<table class="summary_table">
<tr>
<td class="label">Top View:</td>
<td>DDR3_Memory_Interface_Top</td>
</tr>
<tr>
<td class="label">Requested Frequency:</td>
<td>50.0 MHz</td>
</tr>
<tr>
<td class="label">Paths Requested:</td>
<td>5</td>
</tr>
<tr>
<td class="label">Constraint File(ignored):</td>
<td></td>
</tr>
</table>
<b>All time values displayed in nanoseconds(ns).</b><br/><br/>
<h2><a name="performance">Performance Summary:</a></h2>
Worst Slack in Design:&nbsp5.881<br/>
<table class="summary_table">
<tr>
<th>Start Clock</th>
<th>Slack</th>
<th>Requested Frequency</th>
<th>Estimated Frequency</th>
<th>Requested Period</th>
<th>Estimated Period</th>
<th>Clock Type</th>
</tr>
<tr>
<td>gw3mc_top/u_ddr_phy_top/clkdiv/CLKOUT.default_gen_clk</td>
<td>5.881</td>
<td>75.0 MHz</td>
<td>134.2 MHz</td>
<td>13.333</td>
<td>7.453</td>
<td>Generated</td>
</tr>
</table><br/>
<h2><a name="detail timing">Detail Timing Paths Information</a></h2>
<b>Path information for path number&nbsp</b>1&nbsp:&nbsp<br/>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>0.362</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>3.333</td>
</tr>
<tr>
<td class="label">    Slack(critical):</td>
<td>2.566</td>
</tr>
<tr>
<td class="label">Data Arrival Time:</td>
<td>0.909</td>
</tr>
<tr>
<td class="label">Data Required Time:</td>
<td>3.475</td>
</tr>
<tr>
<td class="label">Number of Logic Level:</td>
<td>1</td>
</tr>
<tr>
<td class="label">Starting Point:</td>
<td>gw3mc_top/u_ddr_phy_top/clkdiv</td>
</tr>
<tr>
<td class="label">Ending Point:</td>
<td>gw3mc_top/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[7].u_ides8_mem</td>
</tr>
<tr>
<td class="label">The Start Point Is Clocked By:</td>
<td>gw3mc_top/u_ddr_phy_top/clkdiv/CLKOUT.default_gen_clk[rising]</td>
</tr>
<tr>
<td class="label">The End Point Is Clocked By:</td>
<td>gw3mc_top/u_ddr_phy_top/u_PLL/CLKOUT.default_gen_clk[rising]</td>
</tr>
</table><br/><br/>
<table class="summary_table">
<tr>
<th>Instance/Net Name</th>
<th>Type</th>
<th>Pin Name</th>
<th>Pin Dir</th>
<th>Delay</th>
<th>Arrival Time</th>
<th>Fanout</th>
</tr>
<tr>
<td>\gw3mc_top/u_ddr_phy_top/clkdiv </td>
<td>CLKDIV</td>
<td>CLKOUT</td>
<td>Out</td>
<td>0.000</td>
<td>0.000</td>
<td>-</td>
</tr>
<tr>
<td>clk_out</td>
<td>Net</td>
<td>-</td>
<td>-</td>
<td>0.180</td>
<td>-</td>
<td>1827</td>
</tr>
<tr>
<td>\gw3mc_top/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/cml5.u_dqs </td>
<td>DQS</td>
<td>PCLK</td>
<td>In</td>
<td>-</td>
<td>0.180</td>
<td>-</td>
</tr>
<tr>
<td>\gw3mc_top/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/cml5.u_dqs </td>
<td>DQS</td>
<td>RPOINT</td>
<td>Out</td>
<td>0.492</td>
<td>0.672</td>
<td>-</td>
</tr>
<tr>
<td>\gw3mc_top_u_ddr_phy_top_u_ddr_phy_wd_data_lane_gen[1].u_ddr_phy_data_lane_u_ddr_phy_data_io_rpoint[2] </td>
<td>Net</td>
<td>-</td>
<td>-</td>
<td>0.237</td>
<td>-</td>
<td>8</td>
</tr>
<tr>
<td>\gw3mc_top/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[7].u_ides8_mem </td>
<td>IDES8_MEM</td>
<td>RADDR</td>
<td>In</td>
<td>-</td>
<td>0.909</td>
<td>-</td>
</tr>
</table><br/>
<b>Total Path Delay: </b>0.909<br/>
<b>Logic Delay: </b>0.492(54.1%)<br/>
<b>Route Delay: </b>0.417(45.9%)<br/>
<br/><br/>
<b>Path information for path number&nbsp</b>2&nbsp:&nbsp<br/>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>0.724</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>3.333</td>
</tr>
<tr>
<td class="label">    Slack(non-critical):</td>
<td>2.566</td>
</tr>
<tr>
<td class="label">Data Arrival Time:</td>
<td>0.909</td>
</tr>
<tr>
<td class="label">Data Required Time:</td>
<td>3.475</td>
</tr>
<tr>
<td class="label">Number of Logic Level:</td>
<td>1</td>
</tr>
<tr>
<td class="label">Starting Point:</td>
<td>gw3mc_top/u_ddr_phy_top/clkdiv</td>
</tr>
<tr>
<td class="label">Ending Point:</td>
<td>gw3mc_top/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[7].u_ides8_mem</td>
</tr>
<tr>
<td class="label">The Start Point Is Clocked By:</td>
<td>gw3mc_top/u_ddr_phy_top/clkdiv/CLKOUT.default_gen_clk[rising]</td>
</tr>
<tr>
<td class="label">The End Point Is Clocked By:</td>
<td>gw3mc_top/u_ddr_phy_top/u_PLL/CLKOUT.default_gen_clk[rising]</td>
</tr>
</table><br/><br/>
<table class="summary_table">
<tr>
<th>Instance/Net Name</th>
<th>Type</th>
<th>Pin Name</th>
<th>Pin Dir</th>
<th>Delay</th>
<th>Arrival Time</th>
<th>Fanout</th>
</tr>
<tr>
<td>\gw3mc_top/u_ddr_phy_top/clkdiv </td>
<td>CLKDIV</td>
<td>CLKOUT</td>
<td>Out</td>
<td>0.000</td>
<td>0.000</td>
<td>-</td>
</tr>
<tr>
<td>clk_out</td>
<td>Net</td>
<td>-</td>
<td>-</td>
<td>0.180</td>
<td>-</td>
<td>1827</td>
</tr>
<tr>
<td>\gw3mc_top/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/cml5.u_dqs </td>
<td>DQS</td>
<td>PCLK</td>
<td>In</td>
<td>-</td>
<td>0.180</td>
<td>-</td>
</tr>
<tr>
<td>\gw3mc_top/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/cml5.u_dqs </td>
<td>DQS</td>
<td>RPOINT</td>
<td>Out</td>
<td>0.492</td>
<td>0.672</td>
<td>-</td>
</tr>
<tr>
<td>\gw3mc_top_u_ddr_phy_top_u_ddr_phy_wd_data_lane_gen[1].u_ddr_phy_data_lane_u_ddr_phy_data_io_rpoint[1] </td>
<td>Net</td>
<td>-</td>
<td>-</td>
<td>0.237</td>
<td>-</td>
<td>8</td>
</tr>
<tr>
<td>\gw3mc_top/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[7].u_ides8_mem </td>
<td>IDES8_MEM</td>
<td>RADDR</td>
<td>In</td>
<td>-</td>
<td>0.909</td>
<td>-</td>
</tr>
</table><br/>
<b>Total Path Delay: </b>0.909<br/>
<b>Logic Delay: </b>0.492(54.1%)<br/>
<b>Route Delay: </b>0.417(45.9%)<br/>
<br/><br/>
<b>Path information for path number&nbsp</b>3&nbsp:&nbsp<br/>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>1.086</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>3.333</td>
</tr>
<tr>
<td class="label">    Slack(non-critical):</td>
<td>2.566</td>
</tr>
<tr>
<td class="label">Data Arrival Time:</td>
<td>0.909</td>
</tr>
<tr>
<td class="label">Data Required Time:</td>
<td>3.475</td>
</tr>
<tr>
<td class="label">Number of Logic Level:</td>
<td>1</td>
</tr>
<tr>
<td class="label">Starting Point:</td>
<td>gw3mc_top/u_ddr_phy_top/clkdiv</td>
</tr>
<tr>
<td class="label">Ending Point:</td>
<td>gw3mc_top/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[6].u_ides8_mem</td>
</tr>
<tr>
<td class="label">The Start Point Is Clocked By:</td>
<td>gw3mc_top/u_ddr_phy_top/clkdiv/CLKOUT.default_gen_clk[rising]</td>
</tr>
<tr>
<td class="label">The End Point Is Clocked By:</td>
<td>gw3mc_top/u_ddr_phy_top/u_PLL/CLKOUT.default_gen_clk[rising]</td>
</tr>
</table><br/><br/>
<table class="summary_table">
<tr>
<th>Instance/Net Name</th>
<th>Type</th>
<th>Pin Name</th>
<th>Pin Dir</th>
<th>Delay</th>
<th>Arrival Time</th>
<th>Fanout</th>
</tr>
<tr>
<td>\gw3mc_top/u_ddr_phy_top/clkdiv </td>
<td>CLKDIV</td>
<td>CLKOUT</td>
<td>Out</td>
<td>0.000</td>
<td>0.000</td>
<td>-</td>
</tr>
<tr>
<td>clk_out</td>
<td>Net</td>
<td>-</td>
<td>-</td>
<td>0.180</td>
<td>-</td>
<td>1827</td>
</tr>
<tr>
<td>\gw3mc_top/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/cml5.u_dqs </td>
<td>DQS</td>
<td>PCLK</td>
<td>In</td>
<td>-</td>
<td>0.180</td>
<td>-</td>
</tr>
<tr>
<td>\gw3mc_top/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/cml5.u_dqs </td>
<td>DQS</td>
<td>RPOINT</td>
<td>Out</td>
<td>0.492</td>
<td>0.672</td>
<td>-</td>
</tr>
<tr>
<td>\gw3mc_top_u_ddr_phy_top_u_ddr_phy_wd_data_lane_gen[1].u_ddr_phy_data_lane_u_ddr_phy_data_io_rpoint[2] </td>
<td>Net</td>
<td>-</td>
<td>-</td>
<td>0.237</td>
<td>-</td>
<td>8</td>
</tr>
<tr>
<td>\gw3mc_top/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[6].u_ides8_mem </td>
<td>IDES8_MEM</td>
<td>RADDR</td>
<td>In</td>
<td>-</td>
<td>0.909</td>
<td>-</td>
</tr>
</table><br/>
<b>Total Path Delay: </b>0.909<br/>
<b>Logic Delay: </b>0.492(54.1%)<br/>
<b>Route Delay: </b>0.417(45.9%)<br/>
<br/><br/>
<b>Path information for path number&nbsp</b>4&nbsp:&nbsp<br/>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>1.448</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>3.333</td>
</tr>
<tr>
<td class="label">    Slack(non-critical):</td>
<td>2.566</td>
</tr>
<tr>
<td class="label">Data Arrival Time:</td>
<td>0.909</td>
</tr>
<tr>
<td class="label">Data Required Time:</td>
<td>3.475</td>
</tr>
<tr>
<td class="label">Number of Logic Level:</td>
<td>1</td>
</tr>
<tr>
<td class="label">Starting Point:</td>
<td>gw3mc_top/u_ddr_phy_top/clkdiv</td>
</tr>
<tr>
<td class="label">Ending Point:</td>
<td>gw3mc_top/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[7].u_ides8_mem</td>
</tr>
<tr>
<td class="label">The Start Point Is Clocked By:</td>
<td>gw3mc_top/u_ddr_phy_top/clkdiv/CLKOUT.default_gen_clk[rising]</td>
</tr>
<tr>
<td class="label">The End Point Is Clocked By:</td>
<td>gw3mc_top/u_ddr_phy_top/u_PLL/CLKOUT.default_gen_clk[rising]</td>
</tr>
</table><br/><br/>
<table class="summary_table">
<tr>
<th>Instance/Net Name</th>
<th>Type</th>
<th>Pin Name</th>
<th>Pin Dir</th>
<th>Delay</th>
<th>Arrival Time</th>
<th>Fanout</th>
</tr>
<tr>
<td>\gw3mc_top/u_ddr_phy_top/clkdiv </td>
<td>CLKDIV</td>
<td>CLKOUT</td>
<td>Out</td>
<td>0.000</td>
<td>0.000</td>
<td>-</td>
</tr>
<tr>
<td>clk_out</td>
<td>Net</td>
<td>-</td>
<td>-</td>
<td>0.180</td>
<td>-</td>
<td>1827</td>
</tr>
<tr>
<td>\gw3mc_top/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/cml5.u_dqs </td>
<td>DQS</td>
<td>PCLK</td>
<td>In</td>
<td>-</td>
<td>0.180</td>
<td>-</td>
</tr>
<tr>
<td>\gw3mc_top/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/cml5.u_dqs </td>
<td>DQS</td>
<td>RPOINT</td>
<td>Out</td>
<td>0.492</td>
<td>0.672</td>
<td>-</td>
</tr>
<tr>
<td>\gw3mc_top_u_ddr_phy_top_u_ddr_phy_wd_data_lane_gen[1].u_ddr_phy_data_lane_u_ddr_phy_data_io_rpoint[0] </td>
<td>Net</td>
<td>-</td>
<td>-</td>
<td>0.237</td>
<td>-</td>
<td>8</td>
</tr>
<tr>
<td>\gw3mc_top/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[7].u_ides8_mem </td>
<td>IDES8_MEM</td>
<td>RADDR</td>
<td>In</td>
<td>-</td>
<td>0.909</td>
<td>-</td>
</tr>
</table><br/>
<b>Total Path Delay: </b>0.909<br/>
<b>Logic Delay: </b>0.492(54.1%)<br/>
<b>Route Delay: </b>0.417(45.9%)<br/>
<br/><br/>
<b>Path information for path number&nbsp</b>5&nbsp:&nbsp<br/>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>1.810</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>3.333</td>
</tr>
<tr>
<td class="label">    Slack(non-critical):</td>
<td>2.566</td>
</tr>
<tr>
<td class="label">Data Arrival Time:</td>
<td>0.909</td>
</tr>
<tr>
<td class="label">Data Required Time:</td>
<td>3.475</td>
</tr>
<tr>
<td class="label">Number of Logic Level:</td>
<td>1</td>
</tr>
<tr>
<td class="label">Starting Point:</td>
<td>gw3mc_top/u_ddr_phy_top/clkdiv</td>
</tr>
<tr>
<td class="label">Ending Point:</td>
<td>gw3mc_top/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[6].u_ides8_mem</td>
</tr>
<tr>
<td class="label">The Start Point Is Clocked By:</td>
<td>gw3mc_top/u_ddr_phy_top/clkdiv/CLKOUT.default_gen_clk[rising]</td>
</tr>
<tr>
<td class="label">The End Point Is Clocked By:</td>
<td>gw3mc_top/u_ddr_phy_top/u_PLL/CLKOUT.default_gen_clk[rising]</td>
</tr>
</table><br/><br/>
<table class="summary_table">
<tr>
<th>Instance/Net Name</th>
<th>Type</th>
<th>Pin Name</th>
<th>Pin Dir</th>
<th>Delay</th>
<th>Arrival Time</th>
<th>Fanout</th>
</tr>
<tr>
<td>\gw3mc_top/u_ddr_phy_top/clkdiv </td>
<td>CLKDIV</td>
<td>CLKOUT</td>
<td>Out</td>
<td>0.000</td>
<td>0.000</td>
<td>-</td>
</tr>
<tr>
<td>clk_out</td>
<td>Net</td>
<td>-</td>
<td>-</td>
<td>0.180</td>
<td>-</td>
<td>1827</td>
</tr>
<tr>
<td>\gw3mc_top/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/cml5.u_dqs </td>
<td>DQS</td>
<td>PCLK</td>
<td>In</td>
<td>-</td>
<td>0.180</td>
<td>-</td>
</tr>
<tr>
<td>\gw3mc_top/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/cml5.u_dqs </td>
<td>DQS</td>
<td>RPOINT</td>
<td>Out</td>
<td>0.492</td>
<td>0.672</td>
<td>-</td>
</tr>
<tr>
<td>\gw3mc_top_u_ddr_phy_top_u_ddr_phy_wd_data_lane_gen[1].u_ddr_phy_data_lane_u_ddr_phy_data_io_rpoint[1] </td>
<td>Net</td>
<td>-</td>
<td>-</td>
<td>0.237</td>
<td>-</td>
<td>8</td>
</tr>
<tr>
<td>\gw3mc_top/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[6].u_ides8_mem </td>
<td>IDES8_MEM</td>
<td>RADDR</td>
<td>In</td>
<td>-</td>
<td>0.909</td>
<td>-</td>
</tr>
</table><br/>
<b>Total Path Delay: </b>0.909<br/>
<b>Logic Delay: </b>0.492(54.1%)<br/>
<b>Route Delay: </b>0.417(45.9%)<br/>
<br/><br/>
<h1><a name="message">Message</a></h1>
<big>Info    (EXT0100) : Run analyzation & elaboration</big><br/>
<big>Info    (EXT1482) : Analyzing Verilog file 'D:\Gowin\Gowin_V1.9.3.01Beta\IDE\ipcore\DDR3\data\ddr3_1_4code.v'</big><br/>
<big>Info    (EXT1328) : Analyzing included file 'D:\proj\dk_video_csi\src\ddr3_memory_interface\temp\DDR3\ddr3_name.v'(D:\Gowin\Gowin_V1.9.3.01Beta\IDE\ipcore\DDR3\data\ddr3_1_4code.v:5090)</big><br/>
<big>Info    (EXT2320) : Back to file 'D:\Gowin\Gowin_V1.9.3.01Beta\IDE\ipcore\DDR3\data\ddr3_1_4code.v'(D:\Gowin\Gowin_V1.9.3.01Beta\IDE\ipcore\DDR3\data\ddr3_1_4code.v:5090)</big><br/>
<big>Info    (EXT1328) : Analyzing included file 'D:\proj\dk_video_csi\src\ddr3_memory_interface\temp\DDR3\gwmc_param.v'(D:\Gowin\Gowin_V1.9.3.01Beta\IDE\ipcore\DDR3\data\ddr3_1_4code.v:4)</big><br/>
<big>Info    (EXT2320) : Back to file 'D:\Gowin\Gowin_V1.9.3.01Beta\IDE\ipcore\DDR3\data\ddr3_1_4code.v'(D:\Gowin\Gowin_V1.9.3.01Beta\IDE\ipcore\DDR3\data\ddr3_1_4code.v:5090)</big><br/>
<big>Info    (EXT1328) : Analyzing included file 'D:\Gowin\Gowin_V1.9.3.01Beta\IDE\ipcore\DDR3\data\gwmc_local_param.v'(D:\Gowin\Gowin_V1.9.3.01Beta\IDE\ipcore\DDR3\data\ddr3_1_4code.v:37)</big><br/>
<big>Info    (EXT2320) : Back to file 'D:\Gowin\Gowin_V1.9.3.01Beta\IDE\ipcore\DDR3\data\ddr3_1_4code.v'(D:\Gowin\Gowin_V1.9.3.01Beta\IDE\ipcore\DDR3\data\ddr3_1_4code.v:5090)</big><br/>
<big>Info    (EXT1328) : Analyzing included file 'D:\proj\dk_video_csi\src\ddr3_memory_interface\temp\DDR3\DDR3_define.v'(D:\Gowin\Gowin_V1.9.3.01Beta\IDE\ipcore\DDR3\data\ddr3_1_4code.v:261)</big><br/>
<big>Info    (EXT2320) : Back to file 'D:\Gowin\Gowin_V1.9.3.01Beta\IDE\ipcore\DDR3\data\ddr3_1_4code.v'(D:\Gowin\Gowin_V1.9.3.01Beta\IDE\ipcore\DDR3\data\ddr3_1_4code.v:5090)</big><br/>
<big>Warning (EXT1372) : Redeclaration of ansi port '**' is not allowed(D:\Gowin\Gowin_V1.9.3.01Beta\IDE\ipcore\DDR3\data\ddr3_1_4code.v:0)</big><br/>
<big>Info    (EXT1328) : Analyzing included file 'D:\proj\dk_video_csi\src\ddr3_memory_interface\temp\DDR3\ddr3_pll_config.v'(D:\Gowin\Gowin_V1.9.3.01Beta\IDE\ipcore\DDR3\data\ddr3_1_4code.v:1)</big><br/>
<big>Info    (EXT2320) : Back to file 'D:\Gowin\Gowin_V1.9.3.01Beta\IDE\ipcore\DDR3\data\ddr3_1_4code.v'(D:\Gowin\Gowin_V1.9.3.01Beta\IDE\ipcore\DDR3\data\ddr3_1_4code.v:5090)</big><br/>
<big>Warning (EXT1362) : '**' is already implicitly declared on line **(D:\Gowin\Gowin_V1.9.3.01Beta\IDE\ipcore\DDR3\data\ddr3_1_4code.v:0)</big><br/>
<big>Info    (EXT1328) : Analyzing included file 'D:\proj\dk_video_csi\src\ddr3_memory_interface\temp\DDR3\gwmc_param.v'(D:\Gowin\Gowin_V1.9.3.01Beta\IDE\ipcore\DDR3\data\ddr3_1_4code.v:20)</big><br/>
<big>Info    (EXT2320) : Back to file 'D:\Gowin\Gowin_V1.9.3.01Beta\IDE\ipcore\DDR3\data\ddr3_1_4code.v'(D:\Gowin\Gowin_V1.9.3.01Beta\IDE\ipcore\DDR3\data\ddr3_1_4code.v:5090)</big><br/>
<big>Info    (EXT1328) : Analyzing included file 'D:\Gowin\Gowin_V1.9.3.01Beta\IDE\ipcore\DDR3\data\gwmc_local_param.v'(D:\Gowin\Gowin_V1.9.3.01Beta\IDE\ipcore\DDR3\data\ddr3_1_4code.v:37)</big><br/>
<big>Info    (EXT2320) : Back to file 'D:\Gowin\Gowin_V1.9.3.01Beta\IDE\ipcore\DDR3\data\ddr3_1_4code.v'(D:\Gowin\Gowin_V1.9.3.01Beta\IDE\ipcore\DDR3\data\ddr3_1_4code.v:5090)</big><br/>
<big>Warning (EXT1199) : Parameter declaration becomes local in '**' with formal parameter declaration list(D:\Gowin\Gowin_V1.9.3.01Beta\IDE\ipcore\DDR3\data\ddr3_1_4code.v:0)</big><br/>
<big>Info    (EXT1328) : Analyzing included file 'D:\proj\dk_video_csi\src\ddr3_memory_interface\temp\DDR3\gwmc_param.v'(D:\Gowin\Gowin_V1.9.3.01Beta\IDE\ipcore\DDR3\data\ddr3_1_4code.v:261)</big><br/>
<big>Info    (EXT2320) : Back to file 'D:\Gowin\Gowin_V1.9.3.01Beta\IDE\ipcore\DDR3\data\ddr3_1_4code.v'(D:\Gowin\Gowin_V1.9.3.01Beta\IDE\ipcore\DDR3\data\ddr3_1_4code.v:5090)</big><br/>
<big>Info    (EXT1328) : Analyzing included file 'D:\Gowin\Gowin_V1.9.3.01Beta\IDE\ipcore\DDR3\data\gwmc_local_param.v'(D:\Gowin\Gowin_V1.9.3.01Beta\IDE\ipcore\DDR3\data\ddr3_1_4code.v:37)</big><br/>
<big>Info    (EXT2320) : Back to file 'D:\Gowin\Gowin_V1.9.3.01Beta\IDE\ipcore\DDR3\data\ddr3_1_4code.v'(D:\Gowin\Gowin_V1.9.3.01Beta\IDE\ipcore\DDR3\data\ddr3_1_4code.v:5090)</big><br/>
<big>Info    (EXT1328) : Analyzing included file 'D:\proj\dk_video_csi\src\ddr3_memory_interface\temp\DDR3\gwmc_param.v'(D:\Gowin\Gowin_V1.9.3.01Beta\IDE\ipcore\DDR3\data\ddr3_1_4code.v:261)</big><br/>
<big>Info    (EXT2320) : Back to file 'D:\Gowin\Gowin_V1.9.3.01Beta\IDE\ipcore\DDR3\data\ddr3_1_4code.v'(D:\Gowin\Gowin_V1.9.3.01Beta\IDE\ipcore\DDR3\data\ddr3_1_4code.v:5090)</big><br/>
<big>Info    (EXT1328) : Analyzing included file 'D:\Gowin\Gowin_V1.9.3.01Beta\IDE\ipcore\DDR3\data\gwmc_local_param.v'(D:\Gowin\Gowin_V1.9.3.01Beta\IDE\ipcore\DDR3\data\ddr3_1_4code.v:37)</big><br/>
<big>Info    (EXT2320) : Back to file 'D:\Gowin\Gowin_V1.9.3.01Beta\IDE\ipcore\DDR3\data\ddr3_1_4code.v'(D:\Gowin\Gowin_V1.9.3.01Beta\IDE\ipcore\DDR3\data\ddr3_1_4code.v:5090)</big><br/>
<big>Info    (EXT1328) : Analyzing included file 'D:\proj\dk_video_csi\src\ddr3_memory_interface\temp\DDR3\gwmc_param.v'(D:\Gowin\Gowin_V1.9.3.01Beta\IDE\ipcore\DDR3\data\ddr3_1_4code.v:261)</big><br/>
<big>Info    (EXT2320) : Back to file 'D:\Gowin\Gowin_V1.9.3.01Beta\IDE\ipcore\DDR3\data\ddr3_1_4code.v'(D:\Gowin\Gowin_V1.9.3.01Beta\IDE\ipcore\DDR3\data\ddr3_1_4code.v:5090)</big><br/>
<big>Info    (EXT1328) : Analyzing included file 'D:\Gowin\Gowin_V1.9.3.01Beta\IDE\ipcore\DDR3\data\gwmc_local_param.v'(D:\Gowin\Gowin_V1.9.3.01Beta\IDE\ipcore\DDR3\data\ddr3_1_4code.v:37)</big><br/>
<big>Info    (EXT2320) : Back to file 'D:\Gowin\Gowin_V1.9.3.01Beta\IDE\ipcore\DDR3\data\ddr3_1_4code.v'(D:\Gowin\Gowin_V1.9.3.01Beta\IDE\ipcore\DDR3\data\ddr3_1_4code.v:5090)</big><br/>
<big>Warning (EXT1320) : Concatenation with unsized literal; will interpret as 32 bits(D:\Gowin\Gowin_V1.9.3.01Beta\IDE\ipcore\DDR3\data\ddr3_1_4code.v:0)</big><br/>
<big>Info    (EXT1328) : Analyzing included file 'D:\proj\dk_video_csi\src\ddr3_memory_interface\temp\DDR3\gwmc_param.v'(D:\Gowin\Gowin_V1.9.3.01Beta\IDE\ipcore\DDR3\data\ddr3_1_4code.v:261)</big><br/>
<big>Info    (EXT2320) : Back to file 'D:\Gowin\Gowin_V1.9.3.01Beta\IDE\ipcore\DDR3\data\ddr3_1_4code.v'(D:\Gowin\Gowin_V1.9.3.01Beta\IDE\ipcore\DDR3\data\ddr3_1_4code.v:5090)</big><br/>
<big>Info    (EXT1328) : Analyzing included file 'D:\Gowin\Gowin_V1.9.3.01Beta\IDE\ipcore\DDR3\data\gwmc_local_param.v'(D:\Gowin\Gowin_V1.9.3.01Beta\IDE\ipcore\DDR3\data\ddr3_1_4code.v:37)</big><br/>
<big>Info    (EXT2320) : Back to file 'D:\Gowin\Gowin_V1.9.3.01Beta\IDE\ipcore\DDR3\data\ddr3_1_4code.v'(D:\Gowin\Gowin_V1.9.3.01Beta\IDE\ipcore\DDR3\data\ddr3_1_4code.v:5090)</big><br/>
<big>Info    (EXT1328) : Analyzing included file 'D:\proj\dk_video_csi\src\ddr3_memory_interface\temp\DDR3\gwmc_param.v'(D:\Gowin\Gowin_V1.9.3.01Beta\IDE\ipcore\DDR3\data\ddr3_1_4code.v:261)</big><br/>
<big>Info    (EXT2320) : Back to file 'D:\Gowin\Gowin_V1.9.3.01Beta\IDE\ipcore\DDR3\data\ddr3_1_4code.v'(D:\Gowin\Gowin_V1.9.3.01Beta\IDE\ipcore\DDR3\data\ddr3_1_4code.v:5090)</big><br/>
<big>Info    (EXT1328) : Analyzing included file 'D:\Gowin\Gowin_V1.9.3.01Beta\IDE\ipcore\DDR3\data\gwmc_local_param.v'(D:\Gowin\Gowin_V1.9.3.01Beta\IDE\ipcore\DDR3\data\ddr3_1_4code.v:37)</big><br/>
<big>Info    (EXT2320) : Back to file 'D:\Gowin\Gowin_V1.9.3.01Beta\IDE\ipcore\DDR3\data\ddr3_1_4code.v'(D:\Gowin\Gowin_V1.9.3.01Beta\IDE\ipcore\DDR3\data\ddr3_1_4code.v:5090)</big><br/>
<big>Info    (EXT1328) : Analyzing included file 'D:\proj\dk_video_csi\src\ddr3_memory_interface\temp\DDR3\gwmc_param.v'(D:\Gowin\Gowin_V1.9.3.01Beta\IDE\ipcore\DDR3\data\ddr3_1_4code.v:261)</big><br/>
<big>Info    (EXT2320) : Back to file 'D:\Gowin\Gowin_V1.9.3.01Beta\IDE\ipcore\DDR3\data\ddr3_1_4code.v'(D:\Gowin\Gowin_V1.9.3.01Beta\IDE\ipcore\DDR3\data\ddr3_1_4code.v:5090)</big><br/>
<big>Info    (EXT1328) : Analyzing included file 'D:\Gowin\Gowin_V1.9.3.01Beta\IDE\ipcore\DDR3\data\gwmc_local_param.v'(D:\Gowin\Gowin_V1.9.3.01Beta\IDE\ipcore\DDR3\data\ddr3_1_4code.v:37)</big><br/>
<big>Info    (EXT2320) : Back to file 'D:\Gowin\Gowin_V1.9.3.01Beta\IDE\ipcore\DDR3\data\ddr3_1_4code.v'(D:\Gowin\Gowin_V1.9.3.01Beta\IDE\ipcore\DDR3\data\ddr3_1_4code.v:5090)</big><br/>
<big>Info    (EXT1328) : Analyzing included file 'D:\proj\dk_video_csi\src\ddr3_memory_interface\temp\DDR3\gwmc_param.v'(D:\Gowin\Gowin_V1.9.3.01Beta\IDE\ipcore\DDR3\data\ddr3_1_4code.v:261)</big><br/>
<big>Info    (EXT2320) : Back to file 'D:\Gowin\Gowin_V1.9.3.01Beta\IDE\ipcore\DDR3\data\ddr3_1_4code.v'(D:\Gowin\Gowin_V1.9.3.01Beta\IDE\ipcore\DDR3\data\ddr3_1_4code.v:5090)</big><br/>
<big>Info    (EXT1328) : Analyzing included file 'D:\Gowin\Gowin_V1.9.3.01Beta\IDE\ipcore\DDR3\data\gwmc_local_param.v'(D:\Gowin\Gowin_V1.9.3.01Beta\IDE\ipcore\DDR3\data\ddr3_1_4code.v:37)</big><br/>
<big>Info    (EXT2320) : Back to file 'D:\Gowin\Gowin_V1.9.3.01Beta\IDE\ipcore\DDR3\data\ddr3_1_4code.v'(D:\Gowin\Gowin_V1.9.3.01Beta\IDE\ipcore\DDR3\data\ddr3_1_4code.v:5090)</big><br/>
<big>Warning (EXT2170) : Data object '**' is already declared(D:\Gowin\Gowin_V1.9.3.01Beta\IDE\ipcore\DDR3\data\ddr3_1_4code.v:0)</big><br/>
<big>Info    (EXT1967) : Previous declaration of '**' is from here(D:\Gowin\Gowin_V1.9.3.01Beta\IDE\ipcore\DDR3\data\ddr3_1_4code.v:0)</big><br/>
<big>Warning (EXT1329) : Second declaration of '**' ignored(D:\Gowin\Gowin_V1.9.3.01Beta\IDE\ipcore\DDR3\data\ddr3_1_4code.v:0)</big><br/>
<big>Info    (EXT1482) : Analyzing Verilog file 'D:\Gowin\Gowin_V1.9.3.01Beta\IDE\ipcore\DDR3\data\DDR3_TOP.v'</big><br/>
<big>Info    (EXT1328) : Analyzing included file 'D:\proj\dk_video_csi\src\ddr3_memory_interface\temp\DDR3\ddr3_name.v'(D:\Gowin\Gowin_V1.9.3.01Beta\IDE\ipcore\DDR3\data\DDR3_TOP.v:2)</big><br/>
<big>Info    (EXT2320) : Back to file 'D:\Gowin\Gowin_V1.9.3.01Beta\IDE\ipcore\DDR3\data\DDR3_TOP.v'(D:\Gowin\Gowin_V1.9.3.01Beta\IDE\ipcore\DDR3\data\DDR3_TOP.v:2)</big><br/>
<big>Info    (EXT1328) : Analyzing included file 'D:\proj\dk_video_csi\src\ddr3_memory_interface\temp\DDR3\DDR3_define.v'(D:\Gowin\Gowin_V1.9.3.01Beta\IDE\ipcore\DDR3\data\DDR3_TOP.v:3)</big><br/>
<big>Info    (EXT2320) : Back to file 'D:\Gowin\Gowin_V1.9.3.01Beta\IDE\ipcore\DDR3\data\DDR3_TOP.v'(D:\Gowin\Gowin_V1.9.3.01Beta\IDE\ipcore\DDR3\data\DDR3_TOP.v:3)</big><br/>
<big>Info    (EXT1328) : Analyzing included file 'D:\proj\dk_video_csi\src\ddr3_memory_interface\temp\DDR3\gwmc_param.v'(D:\Gowin\Gowin_V1.9.3.01Beta\IDE\ipcore\DDR3\data\DDR3_TOP.v:53)</big><br/>
<big>Info    (EXT2320) : Back to file 'D:\Gowin\Gowin_V1.9.3.01Beta\IDE\ipcore\DDR3\data\DDR3_TOP.v'(D:\Gowin\Gowin_V1.9.3.01Beta\IDE\ipcore\DDR3\data\DDR3_TOP.v:53)</big><br/>
<big>Info    (EXT1328) : Analyzing included file 'D:\Gowin\Gowin_V1.9.3.01Beta\IDE\ipcore\DDR3\data\gwmc_local_param.v'(D:\Gowin\Gowin_V1.9.3.01Beta\IDE\ipcore\DDR3\data\DDR3_TOP.v:54)</big><br/>
<big>Info    (EXT2320) : Back to file 'D:\Gowin\Gowin_V1.9.3.01Beta\IDE\ipcore\DDR3\data\DDR3_TOP.v'(D:\Gowin\Gowin_V1.9.3.01Beta\IDE\ipcore\DDR3\data\DDR3_TOP.v:54)</big><br/>
<big>Warning (EXT2418) : Parameter declared inside compilation unit '$unit_d__gowin_gowin_v1_9_3_01beta_ide_ipcore_ddr3_data_ddr3_1_4code_v' shall be treated as localparam(D:\proj\dk_video_csi\src\ddr3_memory_interface\temp\DDR3\gwmc_param.v:1)</big><br/>
<big>Warning (EXT2418) : Parameter declared inside compilation unit '$unit_d__gowin_gowin_v1_9_3_01beta_ide_ipcore_ddr3_data_ddr3_1_4code_v' shall be treated as localparam(D:\proj\dk_video_csi\src\ddr3_memory_interface\temp\DDR3\gwmc_param.v:3)</big><br/>
<big>Warning (EXT2418) : Parameter declared inside compilation unit '$unit_d__gowin_gowin_v1_9_3_01beta_ide_ipcore_ddr3_data_ddr3_1_4code_v' shall be treated as localparam(D:\proj\dk_video_csi\src\ddr3_memory_interface\temp\DDR3\gwmc_param.v:4)</big><br/>
<big>Warning (EXT2418) : Parameter declared inside compilation unit '$unit_d__gowin_gowin_v1_9_3_01beta_ide_ipcore_ddr3_data_ddr3_1_4code_v' shall be treated as localparam(D:\proj\dk_video_csi\src\ddr3_memory_interface\temp\DDR3\gwmc_param.v:5)</big><br/>
<big>Warning (EXT2418) : Parameter declared inside compilation unit '$unit_d__gowin_gowin_v1_9_3_01beta_ide_ipcore_ddr3_data_ddr3_1_4code_v' shall be treated as localparam(D:\proj\dk_video_csi\src\ddr3_memory_interface\temp\DDR3\gwmc_param.v:6)</big><br/>
<big>Warning (EXT2418) : Parameter declared inside compilation unit '$unit_d__gowin_gowin_v1_9_3_01beta_ide_ipcore_ddr3_data_ddr3_1_4code_v' shall be treated as localparam(D:\proj\dk_video_csi\src\ddr3_memory_interface\temp\DDR3\gwmc_param.v:7)</big><br/>
<big>Warning (EXT2418) : Parameter declared inside compilation unit '$unit_d__gowin_gowin_v1_9_3_01beta_ide_ipcore_ddr3_data_ddr3_1_4code_v' shall be treated as localparam(D:\proj\dk_video_csi\src\ddr3_memory_interface\temp\DDR3\gwmc_param.v:8)</big><br/>
<big>Warning (EXT2418) : Parameter declared inside compilation unit '$unit_d__gowin_gowin_v1_9_3_01beta_ide_ipcore_ddr3_data_ddr3_1_4code_v' shall be treated as localparam(D:\proj\dk_video_csi\src\ddr3_memory_interface\temp\DDR3\gwmc_param.v:9)</big><br/>
<big>Warning (EXT2418) : Parameter declared inside compilation unit '$unit_d__gowin_gowin_v1_9_3_01beta_ide_ipcore_ddr3_data_ddr3_1_4code_v' shall be treated as localparam(D:\proj\dk_video_csi\src\ddr3_memory_interface\temp\DDR3\gwmc_param.v:10)</big><br/>
<big>Warning (EXT2418) : Parameter declared inside compilation unit '$unit_d__gowin_gowin_v1_9_3_01beta_ide_ipcore_ddr3_data_ddr3_1_4code_v' shall be treated as localparam(D:\proj\dk_video_csi\src\ddr3_memory_interface\temp\DDR3\gwmc_param.v:11)</big><br/>
<big>Warning (EXT2418) : Parameter declared inside compilation unit '$unit_d__gowin_gowin_v1_9_3_01beta_ide_ipcore_ddr3_data_ddr3_1_4code_v' shall be treated as localparam(D:\proj\dk_video_csi\src\ddr3_memory_interface\temp\DDR3\gwmc_param.v:12)</big><br/>
<big>Warning (EXT2418) : Parameter declared inside compilation unit '$unit_d__gowin_gowin_v1_9_3_01beta_ide_ipcore_ddr3_data_ddr3_1_4code_v' shall be treated as localparam(D:\proj\dk_video_csi\src\ddr3_memory_interface\temp\DDR3\gwmc_param.v:13)</big><br/>
<big>Warning (EXT2418) : Parameter declared inside compilation unit '$unit_d__gowin_gowin_v1_9_3_01beta_ide_ipcore_ddr3_data_ddr3_1_4code_v' shall be treated as localparam(D:\proj\dk_video_csi\src\ddr3_memory_interface\temp\DDR3\gwmc_param.v:14)</big><br/>
<big>Warning (EXT2418) : Parameter declared inside compilation unit '$unit_d__gowin_gowin_v1_9_3_01beta_ide_ipcore_ddr3_data_ddr3_1_4code_v' shall be treated as localparam(D:\proj\dk_video_csi\src\ddr3_memory_interface\temp\DDR3\gwmc_param.v:15)</big><br/>
<big>Warning (EXT2418) : Parameter declared inside compilation unit '$unit_d__gowin_gowin_v1_9_3_01beta_ide_ipcore_ddr3_data_ddr3_1_4code_v' shall be treated as localparam(D:\proj\dk_video_csi\src\ddr3_memory_interface\temp\DDR3\gwmc_param.v:16)</big><br/>
<big>Warning (EXT2418) : Parameter declared inside compilation unit '$unit_d__gowin_gowin_v1_9_3_01beta_ide_ipcore_ddr3_data_ddr3_1_4code_v' shall be treated as localparam(D:\proj\dk_video_csi\src\ddr3_memory_interface\temp\DDR3\gwmc_param.v:17)</big><br/>
<big>Warning (EXT2418) : Parameter declared inside compilation unit '$unit_d__gowin_gowin_v1_9_3_01beta_ide_ipcore_ddr3_data_ddr3_1_4code_v' shall be treated as localparam(D:\proj\dk_video_csi\src\ddr3_memory_interface\temp\DDR3\gwmc_param.v:18)</big><br/>
<big>Warning (EXT2418) : Parameter declared inside compilation unit '$unit_d__gowin_gowin_v1_9_3_01beta_ide_ipcore_ddr3_data_ddr3_1_4code_v' shall be treated as localparam(D:\proj\dk_video_csi\src\ddr3_memory_interface\temp\DDR3\gwmc_param.v:19)</big><br/>
<big>Warning (EXT2418) : Parameter declared inside compilation unit '$unit_d__gowin_gowin_v1_9_3_01beta_ide_ipcore_ddr3_data_ddr3_1_4code_v' shall be treated as localparam(D:\proj\dk_video_csi\src\ddr3_memory_interface\temp\DDR3\gwmc_param.v:20)</big><br/>
<big>Warning (EXT2418) : Parameter declared inside compilation unit '$unit_d__gowin_gowin_v1_9_3_01beta_ide_ipcore_ddr3_data_ddr3_1_4code_v' shall be treated as localparam(D:\proj\dk_video_csi\src\ddr3_memory_interface\temp\DDR3\gwmc_param.v:21)</big><br/>
<big>Warning (EXT2418) : Parameter declared inside compilation unit '$unit_d__gowin_gowin_v1_9_3_01beta_ide_ipcore_ddr3_data_ddr3_1_4code_v' shall be treated as localparam(D:\proj\dk_video_csi\src\ddr3_memory_interface\temp\DDR3\gwmc_param.v:22)</big><br/>
<big>Warning (EXT2418) : Parameter declared inside compilation unit '$unit_d__gowin_gowin_v1_9_3_01beta_ide_ipcore_ddr3_data_ddr3_1_4code_v' shall be treated as localparam(D:\proj\dk_video_csi\src\ddr3_memory_interface\temp\DDR3\gwmc_param.v:23)</big><br/>
<big>Warning (EXT2418) : Parameter declared inside compilation unit '$unit_d__gowin_gowin_v1_9_3_01beta_ide_ipcore_ddr3_data_ddr3_1_4code_v' shall be treated as localparam(D:\proj\dk_video_csi\src\ddr3_memory_interface\temp\DDR3\gwmc_param.v:24)</big><br/>
<big>Warning (EXT2418) : Parameter declared inside compilation unit '$unit_d__gowin_gowin_v1_9_3_01beta_ide_ipcore_ddr3_data_ddr3_1_4code_v' shall be treated as localparam(D:\proj\dk_video_csi\src\ddr3_memory_interface\temp\DDR3\gwmc_param.v:25)</big><br/>
<big>Warning (EXT2418) : Parameter declared inside compilation unit '$unit_d__gowin_gowin_v1_9_3_01beta_ide_ipcore_ddr3_data_ddr3_1_4code_v' shall be treated as localparam(D:\proj\dk_video_csi\src\ddr3_memory_interface\temp\DDR3\gwmc_param.v:26)</big><br/>
<big>Warning (EXT2418) : Parameter declared inside compilation unit '$unit_d__gowin_gowin_v1_9_3_01beta_ide_ipcore_ddr3_data_ddr3_1_4code_v' shall be treated as localparam(D:\proj\dk_video_csi\src\ddr3_memory_interface\temp\DDR3\gwmc_param.v:27)</big><br/>
<big>Warning (EXT2418) : Parameter declared inside compilation unit '$unit_d__gowin_gowin_v1_9_3_01beta_ide_ipcore_ddr3_data_ddr3_1_4code_v' shall be treated as localparam(D:\proj\dk_video_csi\src\ddr3_memory_interface\temp\DDR3\gwmc_param.v:28)</big><br/>
<big>Warning (EXT2418) : Parameter declared inside compilation unit '$unit_d__gowin_gowin_v1_9_3_01beta_ide_ipcore_ddr3_data_ddr3_1_4code_v' shall be treated as localparam(D:\proj\dk_video_csi\src\ddr3_memory_interface\temp\DDR3\gwmc_param.v:29)</big><br/>
<big>Warning (EXT2418) : Parameter declared inside compilation unit '$unit_d__gowin_gowin_v1_9_3_01beta_ide_ipcore_ddr3_data_ddr3_1_4code_v' shall be treated as localparam(D:\proj\dk_video_csi\src\ddr3_memory_interface\temp\DDR3\gwmc_param.v:30)</big><br/>
<big>Warning (EXT2418) : Parameter declared inside compilation unit '$unit_d__gowin_gowin_v1_9_3_01beta_ide_ipcore_ddr3_data_ddr3_1_4code_v' shall be treated as localparam(D:\proj\dk_video_csi\src\ddr3_memory_interface\temp\DDR3\gwmc_param.v:31)</big><br/>
<big>Warning (EXT2418) : Parameter declared inside compilation unit '$unit_d__gowin_gowin_v1_9_3_01beta_ide_ipcore_ddr3_data_ddr3_1_4code_v' shall be treated as localparam(D:\proj\dk_video_csi\src\ddr3_memory_interface\temp\DDR3\gwmc_param.v:32)</big><br/>
<big>Warning (EXT2418) : Parameter declared inside compilation unit '$unit_d__gowin_gowin_v1_9_3_01beta_ide_ipcore_ddr3_data_ddr3_1_4code_v' shall be treated as localparam(D:\proj\dk_video_csi\src\ddr3_memory_interface\temp\DDR3\gwmc_param.v:33)</big><br/>
<big>Warning (EXT2418) : Parameter declared inside compilation unit '$unit_d__gowin_gowin_v1_9_3_01beta_ide_ipcore_ddr3_data_ddr3_1_4code_v' shall be treated as localparam(D:\proj\dk_video_csi\src\ddr3_memory_interface\temp\DDR3\gwmc_param.v:34)</big><br/>
<big>Warning (EXT2418) : Parameter declared inside compilation unit '$unit_d__gowin_gowin_v1_9_3_01beta_ide_ipcore_ddr3_data_ddr3_1_4code_v' shall be treated as localparam(D:\proj\dk_video_csi\src\ddr3_memory_interface\temp\DDR3\gwmc_param.v:35)</big><br/>
<big>Warning (EXT2418) : Parameter declared inside compilation unit '$unit_d__gowin_gowin_v1_9_3_01beta_ide_ipcore_ddr3_data_ddr3_1_4code_v' shall be treated as localparam(D:\proj\dk_video_csi\src\ddr3_memory_interface\temp\DDR3\gwmc_param.v:36)</big><br/>
<big>Warning (EXT2418) : Parameter declared inside compilation unit '$unit_d__gowin_gowin_v1_9_3_01beta_ide_ipcore_ddr3_data_ddr3_1_4code_v' shall be treated as localparam(D:\proj\dk_video_csi\src\ddr3_memory_interface\temp\DDR3\gwmc_param.v:37)</big><br/>
<big>Info    (EXT1018) : Compiling module 'DDR3_Memory_Interface_Top'(D:\Gowin\Gowin_V1.9.3.01Beta\IDE\ipcore\DDR3\data\DDR3_TOP.v:6)</big><br/>
<big>Warning (EXT2435) : Port '**' is not connected on this instance(D:\Gowin\Gowin_V1.9.3.01Beta\IDE\ipcore\DDR3\data\ddr3_1_4code.v:0)</big><br/>
<big>Warning (EXT1927) : Port '**' remains unconnected for this instance(D:\Gowin\Gowin_V1.9.3.01Beta\IDE\ipcore\DDR3\data\ddr3_1_4code.v:0)</big><br/>
<big>Info    (EXT1018) : Compiling module '**'(D:\Gowin\Gowin_V1.9.3.01Beta\IDE\ipcore\DDR3\data\ddr3_1_4code.v:0)</big><br/>
<big>Warning (EXT1927) : Port '**' remains unconnected for this instance(D:\Gowin\Gowin_V1.9.3.01Beta\IDE\ipcore\DDR3\data\ddr3_1_4code.v:0)</big><br/>
<big>Info    (EXT1018) : Compiling module '**'(D:\Gowin\Gowin_V1.9.3.01Beta\IDE\ipcore\DDR3\data\ddr3_1_4code.v:0)</big><br/>
<big>Info    (EXT1018) : Compiling module '**'(D:\Gowin\Gowin_V1.9.3.01Beta\IDE\ipcore\DDR3\data\ddr3_1_4code.v:0)</big><br/>
<big>Warning (EXT1209) : Expression size ** truncated to fit in target size **(D:\Gowin\Gowin_V1.9.3.01Beta\IDE\ipcore\DDR3\data\ddr3_1_4code.v:0)</big><br/>
<big>Info    (EXT1018) : Compiling module '**'(D:\Gowin\Gowin_V1.9.3.01Beta\IDE\ipcore\DDR3\data\ddr3_1_4code.v:0)</big><br/>
<big>Warning (EXT1209) : Expression size ** truncated to fit in target size **(D:\Gowin\Gowin_V1.9.3.01Beta\IDE\ipcore\DDR3\data\ddr3_1_4code.v:0)</big><br/>
<big>Info    (EXT1018) : Compiling module '**'(D:\Gowin\Gowin_V1.9.3.01Beta\IDE\ipcore\DDR3\data\ddr3_1_4code.v:0)</big><br/>
<big>Info    (EXT1018) : Compiling module '**'(D:\Gowin\Gowin_V1.9.3.01Beta\IDE\ipcore\DDR3\data\ddr3_1_4code.v:0)</big><br/>
<big>Info    (EXT1018) : Compiling module '**'(D:\Gowin\Gowin_V1.9.3.01Beta\IDE\ipcore\DDR3\data\ddr3_1_4code.v:0)</big><br/>
<big>Info    (EXT1018) : Compiling module '**'(D:\Gowin\Gowin_V1.9.3.01Beta\IDE\ipcore\DDR3\data\ddr3_1_4code.v:0)</big><br/>
<big>Warning (EXT1320) : Concatenation with unsized literal; will interpret as 32 bits(D:\Gowin\Gowin_V1.9.3.01Beta\IDE\ipcore\DDR3\data\ddr3_1_4code.v:0)</big><br/>
<big>Warning (EXT2402) : '**' might have mixed concurrent and procedural assignment(D:\Gowin\Gowin_V1.9.3.01Beta\IDE\ipcore\DDR3\data\ddr3_1_4code.v:0)</big><br/>
<big>Info    (EXT1018) : Compiling module '**'(D:\Gowin\Gowin_V1.9.3.01Beta\IDE\ipcore\DDR3\data\ddr3_1_4code.v:0)</big><br/>
<big>Warning (EXT3002) : Net '**' does not have a driver(D:\Gowin\Gowin_V1.9.3.01Beta\IDE\ipcore\DDR3\data\ddr3_1_4code.v:0)</big><br/>
<big>Warning (EXT2435) : Port '**' is not connected on this instance(D:\Gowin\Gowin_V1.9.3.01Beta\IDE\ipcore\DDR3\data\ddr3_1_4code.v:0)</big><br/>
<big>Info    (EXT1018) : Compiling module '**'(D:\Gowin\Gowin_V1.9.3.01Beta\IDE\ipcore\DDR3\data\ddr3_1_4code.v:0)</big><br/>
<big>Info    (EXT1018) : Compiling module '**'(D:\Gowin\Gowin_V1.9.3.01Beta\IDE\ipcore\DDR3\data\ddr3_1_4code.v:0)</big><br/>
<big>Info    (EXT1018) : Compiling module '**'(D:\Gowin\Gowin_V1.9.3.01Beta\IDE\ipcore\DDR3\data\ddr3_1_4code.v:0)</big><br/>
<big>Info    (EXT1018) : Compiling module '**'(D:\Gowin\Gowin_V1.9.3.01Beta\IDE\ipcore\DDR3\data\ddr3_1_4code.v:0)</big><br/>
<big>Info    (EXT1018) : Compiling module '**'(D:\Gowin\Gowin_V1.9.3.01Beta\IDE\ipcore\DDR3\data\ddr3_1_4code.v:0)</big><br/>
<big>Info    (EXT1018) : Compiling module '**'(D:\Gowin\Gowin_V1.9.3.01Beta\IDE\ipcore\DDR3\data\ddr3_1_4code.v:0)</big><br/>
<big>Info    (EXT1018) : Compiling module '**'(D:\Gowin\Gowin_V1.9.3.01Beta\IDE\ipcore\DDR3\data\ddr3_1_4code.v:0)</big><br/>
<big>Info    (EXT1018) : Compiling module '**'(D:\Gowin\Gowin_V1.9.3.01Beta\IDE\ipcore\DDR3\data\ddr3_1_4code.v:0)</big><br/>
<big>Warning (EXT1209) : Expression size ** truncated to fit in target size **(D:\Gowin\Gowin_V1.9.3.01Beta\IDE\ipcore\DDR3\data\ddr3_1_4code.v:0)</big><br/>
<big>Info    (EXT1018) : Compiling module '**'(D:\Gowin\Gowin_V1.9.3.01Beta\IDE\ipcore\DDR3\data\ddr3_1_4code.v:0)</big><br/>
<big>Info    (EXT1018) : Compiling module '**'(D:\Gowin\Gowin_V1.9.3.01Beta\IDE\ipcore\DDR3\data\ddr3_1_4code.v:0)</big><br/>
<big>Info    (EXT1018) : Compiling module '**'(D:\Gowin\Gowin_V1.9.3.01Beta\IDE\ipcore\DDR3\data\ddr3_1_4code.v:0)</big><br/>
<big>Info    (EXT1018) : Compiling module '**'(D:\Gowin\Gowin_V1.9.3.01Beta\IDE\ipcore\DDR3\data\ddr3_1_4code.v:0)</big><br/>
<big>Warning (EXT1209) : Expression size ** truncated to fit in target size **(D:\Gowin\Gowin_V1.9.3.01Beta\IDE\ipcore\DDR3\data\ddr3_1_4code.v:0)</big><br/>
<big>Info    (EXT1018) : Compiling module '**'(D:\Gowin\Gowin_V1.9.3.01Beta\IDE\ipcore\DDR3\data\ddr3_1_4code.v:0)</big><br/>
<big>Warning (EXT1209) : Expression size ** truncated to fit in target size **(D:\Gowin\Gowin_V1.9.3.01Beta\IDE\ipcore\DDR3\data\ddr3_1_4code.v:0)</big><br/>
<big>Warning (EXT3013) : Input port '**' is not connected on this instance(D:\Gowin\Gowin_V1.9.3.01Beta\IDE\ipcore\DDR3\data\ddr3_1_4code.v:0)</big><br/>
<big>Info    (EXT0101) : Current top module is "DDR3_Memory_Interface_Top"</big><br/>
<big>Info    (CVT0001) : Run conversion</big><br/>
<big>Warning (CVT0011) : Input "addr[27]" is unused(D:\Gowin\Gowin_V1.9.3.01Beta\IDE\ipcore\DDR3\data\DDR3_TOP.v:64)</big><br/>
<big>Warning (CVT0011) : Input "ref_req" is unused(D:\Gowin\Gowin_V1.9.3.01Beta\IDE\ipcore\DDR3\data\DDR3_TOP.v:77)</big><br/>
<big>Info    (DIO0001) : Run device independent optimization</big><br/>
<big>Info    (DIO0006) : Register and gate optimizing before inferencing</big><br/>
<big>Info    (DSP0001) : DSP inferencing</big><br/>
<big>Info    (RAM0001) : RAM inferencing</big><br/>
<big>Info    (ATO0001) : Adder tree reduction</big><br/>
<big>Info    (ATO0002) : Rebuild ALU instances from adder tree nodes</big><br/>
<big>Info    (DIO0001) : Run device independent optimization</big><br/>
<big>Info    (DIO0007) : Register and gate optimizing before mapping</big><br/>
<big>Info    (MAP0001) : Run tech-mapping</big><br/>
<big>Info    (MAP0003) : Run logic optimization</big><br/>
<big>Info    (DIO0001) : Run device independent optimization</big><br/>
<big>Info    (SYN0009) : Write post-map netlist to file: D:\proj\dk_video_csi\src\ddr3_memory_interface\temp\DDR3\ddr3_memory_interface.vg</big><br/>
<br/>
<h1><a name="summary">Summary</a></h1>
<table class="summary_table">
<tr>
<td class="label"><b>Total Warnings:</b></td> 
<td>57</td>
</tr>
<tr>
<td class="label"><b>Total Informations:</b></td> 
<td>91</td>
</tr>
</table><br/>
<b>Synthesis completed successfully!</b><br/>
Process took 0h:0m:30s realtime, 0h:0m:25s cputime
<br/>
Memory peak: 58.8MB
</div><!-- content -->
</div><!-- main_wrapper -->
</body>
</html>
