;redcode
;assert 1
	SPL 0, <402
	CMP -207, <-120
	MOV -1, <-26
	MOV -7, <-20
	DJN -1, @-20
	DJN -1, @-20
	SLT 1, 100
	SLT 1, 100
	SUB #0, @10
	SUB #0, @10
	MOV -7, <-20
	SUB 1, 41
	SUB @127, -206
	SUB @127, -206
	MOV -5, @-20
	CMP @210, 0
	DJN -1, @-20
	JMZ 0, #2
	MOV -5, @-20
	DJN <115, 106
	DJN -1, @-20
	DJN -1, @-20
	SLT 1, 600
	DJN -1, @-90
	SUB @127, 106
	MOV -87, <-20
	JMP 12, <10
	DJN <115, 106
	DJN -1, @-20
	DJN -1, @-20
	SPL 0, <402
	SUB -1, 1
	SUB @121, 103
	CMP 210, 34
	ADD -1, <-20
	JMZ 0, #2
	SPL 0, <402
	DJN -1, @-20
	DJN -1, @-20
	SUB -1, <-20
	SUB @121, 103
	DJN -1, @-20
	MOV -1, <-26
	SUB @121, 103
	SLT 1, 100
	ADD 12, 10
	MOV -1, <-26
	SPL 0, <402
	CMP -207, <-120
	MOV -1, <-26
	CMP -207, <-120
	MOV -1, <-26
