VERSION {1.0}
PTDEF {instance} {pin} {cell} {edge} {clock_edge} {clock} {phase}
BANNER
  {Module} {riscv8bit}
  {Timing} {LATE}
  {Slew Propagation} {WORST}
  {Operating Condition} {slow}
  {PVT Mode} {max}
  {Tree Type} {balanced}
  {Process} {1.000}
  {Voltage} {0.950}
  {Temperature} {125.000}
  {time unit} {1.000 ns}
  {capacitance unit} {1.000 fF}
  {resistance unit} {1.000 MOhm}
  {TOOL} {v20.10-p004_1 ((64bit) 05/07/2020 20:02 (Linux 2.6.32-431.11.2.el6.x86_64))}
  {DATE} {May 29, 2022}
END_BANNER
PATH 1
  VIEW  analysis_slow
  CHECK_TYPE {Setup Check}
  REF {id_to_wb1/id_and_ex1/exmem1/alu_result_exmem_output_reg_7_} {CK}
  ENDPT {id_to_wb1/id_and_ex1/exmem1/alu_result_exmem_output_reg_7_} {D} {DFF_X1} {v} {leading} {clk} {clk(C)(P)(analysis_slow)*}
  BEGINPT {id_to_wb1/id_and_ex1/id1/idex1/alu_src_idex_output_reg} {Q} {DFF_X1} {^} {leading} {clk} {clk(D)(P)(analysis_slow)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.173}
    {-} {Setup} {0.097}
    {+} {Phase Shift} {5.000}
    {+} {CPPR Adjustment} {0.000}
    {=} {Required Time} {5.076}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {3.476}
    {=} {Slack Time} {1.600}
  END_SLK_CLC
  SLK 1.600
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.177}
    {=} {Beginpoint Arrival Time} {-0.177}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.002} {11.023} {-0.177} {1.423} {} {5} {(21.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.001} {0.000} {0.002} {11.023} {-0.176} {1.424} {} {} {} 
    INST {id_to_wb1/id_and_ex1/id1/CTS_ccl_a_buf_00022} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.166} {0.000} {0.115} {} {-0.010} {1.590} {} {35} {(37.87, 21.95) (38.23, 21.60)} 
    NET {} {} {} {} {} {id_to_wb1/id_and_ex1/id1/CTS_3} {} {0.003} {0.000} {0.115} {40.200} {-0.007} {1.593} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {id_to_wb1/id_and_ex1/id1/idex1/alu_src_idex_output_reg} {CK} {^} {Q} {^} {} {DFF_X1} {0.460} {0.000} {0.138} {} {0.453} {2.053} {} {9} {(43.09, 34.89) (41.55, 35.16)} 
    NET {} {} {} {} {} {id_to_wb1/id_and_ex1/alu_src_from_id} {} {0.000} {0.000} {0.138} {15.898} {0.453} {2.053} {} {} {} 
    INST {id_to_wb1/id_and_ex1/alu1/U31} {A} {^} {ZN} {v} {} {INV_X1} {0.105} {0.000} {0.052} {} {0.559} {2.159} {} {8} {(38.63, 32.09) (38.80, 32.47)} 
    NET {} {} {} {} {} {id_to_wb1/id_and_ex1/alu1/n13} {} {0.000} {0.000} {0.052} {12.752} {0.559} {2.159} {} {} {} 
    INST {id_to_wb1/id_and_ex1/alu1/U30} {A2} {v} {ZN} {^} {} {AOI22_X1} {0.244} {0.000} {0.181} {} {0.803} {2.403} {} {3} {(42.74, 30.24) (43.07, 29.97)} 
    NET {} {} {} {} {} {id_to_wb1/id_and_ex1/alu1/n90} {} {0.000} {0.000} {0.181} {6.564} {0.803} {2.403} {} {} {} 
    INST {id_to_wb1/id_and_ex1/alu1/U6} {A} {^} {ZN} {v} {} {INV_X1} {0.114} {0.000} {0.060} {} {0.917} {2.517} {} {6} {(36.80, 37.70) (36.63, 38.07)} 
    NET {} {} {} {} {} {id_to_wb1/id_and_ex1/alu1/n29} {} {0.001} {0.000} {0.060} {11.718} {0.918} {2.518} {} {} {} 
    INST {id_to_wb1/id_and_ex1/alu1/r367/U1} {A1} {v} {ZN} {v} {} {AND2_X1} {0.123} {0.000} {0.021} {} {1.041} {2.642} {} {1} {(23.50, 40.49) (22.95, 40.83)} 
    NET {} {} {} {} {} {id_to_wb1/id_and_ex1/alu1/r367/n1} {} {0.000} {0.000} {0.021} {2.723} {1.041} {2.642} {} {} {} 
    INST {id_to_wb1/id_and_ex1/alu1/r367/U1_1} {CI} {v} {CO} {v} {} {FA_X1} {0.269} {0.000} {0.051} {} {1.310} {2.910} {} {2} {(22.86, 41.44) (22.29, 41.22)} 
    NET {} {} {} {} {} {id_to_wb1/id_and_ex1/alu1/r367/carry[2]} {} {0.000} {0.000} {0.051} {3.327} {1.310} {2.910} {} {} {} 
    INST {id_to_wb1/id_and_ex1/alu1/r367/U1_2} {CI} {v} {CO} {v} {} {FA_X1} {0.280} {0.000} {0.050} {} {1.591} {3.191} {} {2} {(24.19, 47.04) (23.62, 46.81)} 
    NET {} {} {} {} {} {id_to_wb1/id_and_ex1/alu1/r367/carry[3]} {} {0.000} {0.000} {0.050} {3.197} {1.591} {3.191} {} {} {} 
    INST {id_to_wb1/id_and_ex1/alu1/r367/U1_3} {CI} {v} {CO} {v} {} {FA_X1} {0.278} {0.000} {0.049} {} {1.869} {3.469} {} {2} {(28.63, 49.00) (29.20, 49.23)} 
    NET {} {} {} {} {} {id_to_wb1/id_and_ex1/alu1/r367/carry[4]} {} {0.000} {0.000} {0.049} {2.977} {1.869} {3.469} {} {} {} 
    INST {id_to_wb1/id_and_ex1/alu1/r367/U1_4} {CI} {v} {CO} {v} {} {FA_X1} {0.277} {0.000} {0.049} {} {2.147} {3.747} {} {2} {(32.24, 47.04) (32.81, 46.81)} 
    NET {} {} {} {} {} {id_to_wb1/id_and_ex1/alu1/r367/carry[5]} {} {0.000} {0.000} {0.049} {2.947} {2.147} {3.747} {} {} {} 
    INST {id_to_wb1/id_and_ex1/alu1/r367/U1_5} {CI} {v} {CO} {v} {} {FA_X1} {0.277} {0.000} {0.049} {} {2.424} {4.024} {} {2} {(34.71, 49.00) (35.28, 49.23)} 
    NET {} {} {} {} {} {id_to_wb1/id_and_ex1/alu1/r367/carry[6]} {} {0.000} {0.000} {0.049} {2.924} {2.424} {4.024} {} {} {} 
    INST {id_to_wb1/id_and_ex1/alu1/r367/U1_6} {CI} {v} {CO} {v} {} {FA_X1} {0.276} {0.000} {0.049} {} {2.700} {4.300} {} {2} {(38.13, 49.84) (38.70, 49.62)} 
    NET {} {} {} {} {} {id_to_wb1/id_and_ex1/alu1/r367/carry[7]} {} {0.000} {0.000} {0.049} {2.799} {2.700} {4.301} {} {} {} 
    INST {id_to_wb1/id_and_ex1/alu1/r367/U1_7} {CI} {v} {S} {v} {} {FA_X1} {0.349} {0.000} {0.054} {} {3.049} {4.650} {} {1} {(39.77, 49.00) (42.03, 49.23)} 
    NET {} {} {} {} {} {id_to_wb1/id_and_ex1/alu1/N113} {} {0.000} {0.000} {0.054} {1.772} {3.050} {4.650} {} {} {} 
    INST {id_to_wb1/id_and_ex1/alu1/U34} {A1} {v} {ZN} {^} {} {AOI222_X1} {0.221} {0.000} {0.187} {} {3.271} {4.871} {} {1} {(40.65, 44.34) (39.83, 43.99)} 
    NET {} {} {} {} {} {id_to_wb1/id_and_ex1/alu1/n37} {} {0.000} {0.000} {0.187} {1.873} {3.271} {4.871} {} {} {} 
    INST {id_to_wb1/id_and_ex1/alu1/U32} {B2} {^} {ZN} {v} {} {AOI21_X1} {0.092} {0.000} {0.056} {} {3.363} {4.964} {} {1} {(39.84, 46.09) (39.63, 46.27)} 
    NET {} {} {} {} {} {id_to_wb1/id_and_ex1/alu_result_from_alu[7]} {} {0.000} {0.000} {0.056} {2.570} {3.364} {4.964} {} {} {} 
    INST {id_to_wb1/id_and_ex1/exmem1/U3} {A1} {v} {ZN} {v} {} {AND2_X1} {0.112} {0.000} {0.017} {} {3.476} {5.076} {} {1} {(20.84, 46.09) (20.29, 46.43)} 
    NET {} {} {} {} {} {id_to_wb1/id_and_ex1/exmem1/N10} {} {0.000} {0.000} {0.017} {1.178} {3.476} {5.076} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.002} {11.023} {0.000} {-1.600} {} {5} {(21.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.002} {11.023} {0.000} {-1.600} {} {} {} 
    INST {id_to_wb1/CTS_ccl_a_buf_00018} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.170} {0.000} {0.117} {} {0.171} {-1.430} {} {35} {(21.22, 26.50) (20.86, 26.84)} 
    NET {} {} {} {} {} {id_to_wb1/CTS_1} {} {0.002} {0.000} {0.117} {39.731} {0.173} {-1.427} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1
PATH 2
  VIEW  analysis_slow
  CHECK_TYPE {Setup Check}
  REF {id_to_wb1/id_and_ex1/exmem1/alu_result_exmem_output_reg_6_} {CK}
  ENDPT {id_to_wb1/id_and_ex1/exmem1/alu_result_exmem_output_reg_6_} {D} {DFF_X1} {v} {leading} {clk} {clk(C)(P)(analysis_slow)*}
  BEGINPT {id_to_wb1/id_and_ex1/id1/idex1/alu_src_idex_output_reg} {Q} {DFF_X1} {^} {leading} {clk} {clk(D)(P)(analysis_slow)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.173}
    {-} {Setup} {0.097}
    {+} {Phase Shift} {5.000}
    {+} {CPPR Adjustment} {0.000}
    {=} {Required Time} {5.076}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {3.262}
    {=} {Slack Time} {1.814}
  END_SLK_CLC
  SLK 1.814
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.177}
    {=} {Beginpoint Arrival Time} {-0.177}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.002} {11.023} {-0.177} {1.637} {} {5} {(21.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.001} {0.000} {0.002} {11.023} {-0.176} {1.638} {} {} {} 
    INST {id_to_wb1/id_and_ex1/id1/CTS_ccl_a_buf_00022} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.166} {0.000} {0.115} {} {-0.010} {1.804} {} {35} {(37.87, 21.95) (38.23, 21.60)} 
    NET {} {} {} {} {} {id_to_wb1/id_and_ex1/id1/CTS_3} {} {0.003} {0.000} {0.115} {40.200} {-0.007} {1.807} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {id_to_wb1/id_and_ex1/id1/idex1/alu_src_idex_output_reg} {CK} {^} {Q} {^} {} {DFF_X1} {0.460} {0.000} {0.138} {} {0.453} {2.267} {} {9} {(43.09, 34.89) (41.55, 35.16)} 
    NET {} {} {} {} {} {id_to_wb1/id_and_ex1/alu_src_from_id} {} {0.000} {0.000} {0.138} {15.898} {0.453} {2.267} {} {} {} 
    INST {id_to_wb1/id_and_ex1/alu1/U31} {A} {^} {ZN} {v} {} {INV_X1} {0.105} {0.000} {0.052} {} {0.559} {2.372} {} {8} {(38.63, 32.09) (38.80, 32.47)} 
    NET {} {} {} {} {} {id_to_wb1/id_and_ex1/alu1/n13} {} {0.000} {0.000} {0.052} {12.752} {0.559} {2.373} {} {} {} 
    INST {id_to_wb1/id_and_ex1/alu1/U30} {A2} {v} {ZN} {^} {} {AOI22_X1} {0.244} {0.000} {0.181} {} {0.803} {2.617} {} {3} {(42.74, 30.24) (43.07, 29.97)} 
    NET {} {} {} {} {} {id_to_wb1/id_and_ex1/alu1/n90} {} {0.000} {0.000} {0.181} {6.564} {0.803} {2.617} {} {} {} 
    INST {id_to_wb1/id_and_ex1/alu1/U6} {A} {^} {ZN} {v} {} {INV_X1} {0.114} {0.000} {0.060} {} {0.917} {2.731} {} {6} {(36.80, 37.70) (36.63, 38.07)} 
    NET {} {} {} {} {} {id_to_wb1/id_and_ex1/alu1/n29} {} {0.001} {0.000} {0.060} {11.718} {0.918} {2.732} {} {} {} 
    INST {id_to_wb1/id_and_ex1/alu1/r367/U1} {A1} {v} {ZN} {v} {} {AND2_X1} {0.123} {0.000} {0.021} {} {1.041} {2.855} {} {1} {(23.50, 40.49) (22.95, 40.83)} 
    NET {} {} {} {} {} {id_to_wb1/id_and_ex1/alu1/r367/n1} {} {0.000} {0.000} {0.021} {2.723} {1.041} {2.855} {} {} {} 
    INST {id_to_wb1/id_and_ex1/alu1/r367/U1_1} {CI} {v} {CO} {v} {} {FA_X1} {0.269} {0.000} {0.051} {} {1.310} {3.124} {} {2} {(22.86, 41.44) (22.29, 41.22)} 
    NET {} {} {} {} {} {id_to_wb1/id_and_ex1/alu1/r367/carry[2]} {} {0.000} {0.000} {0.051} {3.327} {1.310} {3.124} {} {} {} 
    INST {id_to_wb1/id_and_ex1/alu1/r367/U1_2} {CI} {v} {CO} {v} {} {FA_X1} {0.280} {0.000} {0.050} {} {1.591} {3.404} {} {2} {(24.19, 47.04) (23.62, 46.81)} 
    NET {} {} {} {} {} {id_to_wb1/id_and_ex1/alu1/r367/carry[3]} {} {0.000} {0.000} {0.050} {3.197} {1.591} {3.405} {} {} {} 
    INST {id_to_wb1/id_and_ex1/alu1/r367/U1_3} {CI} {v} {CO} {v} {} {FA_X1} {0.278} {0.000} {0.049} {} {1.869} {3.683} {} {2} {(28.63, 49.00) (29.20, 49.23)} 
    NET {} {} {} {} {} {id_to_wb1/id_and_ex1/alu1/r367/carry[4]} {} {0.000} {0.000} {0.049} {2.977} {1.869} {3.683} {} {} {} 
    INST {id_to_wb1/id_and_ex1/alu1/r367/U1_4} {CI} {v} {CO} {v} {} {FA_X1} {0.277} {0.000} {0.049} {} {2.147} {3.961} {} {2} {(32.24, 47.04) (32.81, 46.81)} 
    NET {} {} {} {} {} {id_to_wb1/id_and_ex1/alu1/r367/carry[5]} {} {0.000} {0.000} {0.049} {2.947} {2.147} {3.961} {} {} {} 
    INST {id_to_wb1/id_and_ex1/alu1/r367/U1_5} {CI} {v} {CO} {v} {} {FA_X1} {0.277} {0.000} {0.049} {} {2.424} {4.238} {} {2} {(34.71, 49.00) (35.28, 49.23)} 
    NET {} {} {} {} {} {id_to_wb1/id_and_ex1/alu1/r367/carry[6]} {} {0.000} {0.000} {0.049} {2.924} {2.424} {4.238} {} {} {} 
    INST {id_to_wb1/id_and_ex1/alu1/r367/U1_6} {CI} {v} {S} {v} {} {FA_X1} {0.352} {0.000} {0.055} {} {2.776} {4.590} {} {2} {(38.13, 49.84) (35.87, 49.62)} 
    NET {} {} {} {} {} {id_to_wb1/id_and_ex1/alu1/N112} {} {0.000} {0.000} {0.055} {1.993} {2.776} {4.590} {} {} {} 
    INST {id_to_wb1/id_and_ex1/alu1/U47} {B1} {v} {ZN} {^} {} {AOI221_X1} {0.288} {0.000} {0.162} {} {3.064} {4.878} {} {1} {(36.54, 47.15) (36.72, 46.77)} 
    NET {} {} {} {} {} {id_to_wb1/id_and_ex1/alu1/n48} {} {0.000} {0.000} {0.162} {1.732} {3.064} {4.878} {} {} {} 
    INST {id_to_wb1/id_and_ex1/alu1/U45} {B2} {^} {ZN} {v} {} {AOI21_X1} {0.084} {0.000} {0.054} {} {3.148} {4.962} {} {1} {(36.80, 46.09) (36.59, 46.27)} 
    NET {} {} {} {} {} {id_to_wb1/id_and_ex1/alu_result_from_alu[6]} {} {0.000} {0.000} {0.054} {2.172} {3.149} {4.962} {} {} {} 
    INST {id_to_wb1/id_and_ex1/exmem1/U6} {A1} {v} {ZN} {v} {} {AND2_X1} {0.113} {0.000} {0.018} {} {3.262} {5.076} {} {1} {(20.84, 47.15) (20.29, 46.81)} 
    NET {} {} {} {} {} {id_to_wb1/id_and_ex1/exmem1/N9} {} {0.000} {0.000} {0.018} {1.474} {3.262} {5.076} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.002} {11.023} {0.000} {-1.814} {} {5} {(21.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.002} {11.023} {0.000} {-1.813} {} {} {} 
    INST {id_to_wb1/CTS_ccl_a_buf_00018} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.170} {0.000} {0.117} {} {0.171} {-1.643} {} {35} {(21.22, 26.50) (20.86, 26.84)} 
    NET {} {} {} {} {} {id_to_wb1/CTS_1} {} {0.002} {0.000} {0.117} {39.731} {0.173} {-1.641} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 2
PATH 3
  VIEW  analysis_slow
  CHECK_TYPE {Setup Check}
  REF {id_to_wb1/id_and_ex1/exmem1/alu_result_exmem_output_reg_5_} {CK}
  ENDPT {id_to_wb1/id_and_ex1/exmem1/alu_result_exmem_output_reg_5_} {D} {DFF_X1} {v} {leading} {clk} {clk(C)(P)(analysis_slow)*}
  BEGINPT {id_to_wb1/id_and_ex1/id1/idex1/alu_src_idex_output_reg} {Q} {DFF_X1} {^} {leading} {clk} {clk(D)(P)(analysis_slow)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.173}
    {-} {Setup} {0.097}
    {+} {Phase Shift} {5.000}
    {+} {CPPR Adjustment} {0.000}
    {=} {Required Time} {5.076}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {2.983}
    {=} {Slack Time} {2.092}
  END_SLK_CLC
  SLK 2.092
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.177}
    {=} {Beginpoint Arrival Time} {-0.177}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.002} {11.023} {-0.177} {1.916} {} {5} {(21.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.001} {0.000} {0.002} {11.023} {-0.176} {1.916} {} {} {} 
    INST {id_to_wb1/id_and_ex1/id1/CTS_ccl_a_buf_00022} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.166} {0.000} {0.115} {} {-0.010} {2.083} {} {35} {(37.87, 21.95) (38.23, 21.60)} 
    NET {} {} {} {} {} {id_to_wb1/id_and_ex1/id1/CTS_3} {} {0.003} {0.000} {0.115} {40.200} {-0.007} {2.085} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {id_to_wb1/id_and_ex1/id1/idex1/alu_src_idex_output_reg} {CK} {^} {Q} {^} {} {DFF_X1} {0.460} {0.000} {0.138} {} {0.453} {2.545} {} {9} {(43.09, 34.89) (41.55, 35.16)} 
    NET {} {} {} {} {} {id_to_wb1/id_and_ex1/alu_src_from_id} {} {0.000} {0.000} {0.138} {15.898} {0.453} {2.546} {} {} {} 
    INST {id_to_wb1/id_and_ex1/alu1/U31} {A} {^} {ZN} {v} {} {INV_X1} {0.105} {0.000} {0.052} {} {0.559} {2.651} {} {8} {(38.63, 32.09) (38.80, 32.47)} 
    NET {} {} {} {} {} {id_to_wb1/id_and_ex1/alu1/n13} {} {0.000} {0.000} {0.052} {12.752} {0.559} {2.651} {} {} {} 
    INST {id_to_wb1/id_and_ex1/alu1/U30} {A2} {v} {ZN} {^} {} {AOI22_X1} {0.244} {0.000} {0.181} {} {0.803} {2.895} {} {3} {(42.74, 30.24) (43.07, 29.97)} 
    NET {} {} {} {} {} {id_to_wb1/id_and_ex1/alu1/n90} {} {0.000} {0.000} {0.181} {6.564} {0.803} {2.896} {} {} {} 
    INST {id_to_wb1/id_and_ex1/alu1/U6} {A} {^} {ZN} {v} {} {INV_X1} {0.114} {0.000} {0.060} {} {0.917} {3.010} {} {6} {(36.80, 37.70) (36.63, 38.07)} 
    NET {} {} {} {} {} {id_to_wb1/id_and_ex1/alu1/n29} {} {0.001} {0.000} {0.060} {11.718} {0.918} {3.010} {} {} {} 
    INST {id_to_wb1/id_and_ex1/alu1/r367/U1} {A1} {v} {ZN} {v} {} {AND2_X1} {0.123} {0.000} {0.021} {} {1.041} {3.134} {} {1} {(23.50, 40.49) (22.95, 40.83)} 
    NET {} {} {} {} {} {id_to_wb1/id_and_ex1/alu1/r367/n1} {} {0.000} {0.000} {0.021} {2.723} {1.041} {3.134} {} {} {} 
    INST {id_to_wb1/id_and_ex1/alu1/r367/U1_1} {CI} {v} {CO} {v} {} {FA_X1} {0.269} {0.000} {0.051} {} {1.310} {3.403} {} {2} {(22.86, 41.44) (22.29, 41.22)} 
    NET {} {} {} {} {} {id_to_wb1/id_and_ex1/alu1/r367/carry[2]} {} {0.000} {0.000} {0.051} {3.327} {1.310} {3.403} {} {} {} 
    INST {id_to_wb1/id_and_ex1/alu1/r367/U1_2} {CI} {v} {CO} {v} {} {FA_X1} {0.280} {0.000} {0.050} {} {1.591} {3.683} {} {2} {(24.19, 47.04) (23.62, 46.81)} 
    NET {} {} {} {} {} {id_to_wb1/id_and_ex1/alu1/r367/carry[3]} {} {0.000} {0.000} {0.050} {3.197} {1.591} {3.683} {} {} {} 
    INST {id_to_wb1/id_and_ex1/alu1/r367/U1_3} {CI} {v} {CO} {v} {} {FA_X1} {0.278} {0.000} {0.049} {} {1.869} {3.962} {} {2} {(28.63, 49.00) (29.20, 49.23)} 
    NET {} {} {} {} {} {id_to_wb1/id_and_ex1/alu1/r367/carry[4]} {} {0.000} {0.000} {0.049} {2.977} {1.869} {3.962} {} {} {} 
    INST {id_to_wb1/id_and_ex1/alu1/r367/U1_4} {CI} {v} {CO} {v} {} {FA_X1} {0.277} {0.000} {0.049} {} {2.147} {4.239} {} {2} {(32.24, 47.04) (32.81, 46.81)} 
    NET {} {} {} {} {} {id_to_wb1/id_and_ex1/alu1/r367/carry[5]} {} {0.000} {0.000} {0.049} {2.947} {2.147} {4.239} {} {} {} 
    INST {id_to_wb1/id_and_ex1/alu1/r367/U1_5} {CI} {v} {S} {v} {} {FA_X1} {0.352} {0.000} {0.055} {} {2.498} {4.591} {} {2} {(34.71, 49.00) (32.45, 49.23)} 
    NET {} {} {} {} {} {id_to_wb1/id_and_ex1/alu1/N111} {} {0.000} {0.000} {0.055} {1.935} {2.499} {4.591} {} {} {} 
    INST {id_to_wb1/id_and_ex1/alu1/U44} {B1} {v} {ZN} {^} {} {AOI221_X1} {0.290} {0.000} {0.164} {} {2.789} {4.881} {} {1} {(33.31, 46.09) (33.48, 46.47)} 
    NET {} {} {} {} {} {id_to_wb1/id_and_ex1/alu1/n55} {} {0.000} {0.000} {0.164} {1.800} {2.789} {4.881} {} {} {} 
    INST {id_to_wb1/id_and_ex1/alu1/U42} {B2} {^} {ZN} {v} {} {AOI21_X1} {0.082} {0.000} {0.052} {} {2.871} {4.963} {} {1} {(32.24, 46.09) (32.04, 46.27)} 
    NET {} {} {} {} {} {id_to_wb1/id_and_ex1/alu_result_from_alu[5]} {} {0.000} {0.000} {0.052} {1.931} {2.871} {4.963} {} {} {} 
    INST {id_to_wb1/id_and_ex1/exmem1/U5} {A1} {v} {ZN} {v} {} {AND2_X1} {0.112} {0.000} {0.018} {} {2.983} {5.076} {} {1} {(19.51, 47.15) (18.96, 46.81)} 
    NET {} {} {} {} {} {id_to_wb1/id_and_ex1/exmem1/N8} {} {0.000} {0.000} {0.018} {1.517} {2.983} {5.076} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.002} {11.023} {0.000} {-2.092} {} {5} {(21.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.002} {11.023} {0.000} {-2.092} {} {} {} 
    INST {id_to_wb1/CTS_ccl_a_buf_00018} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.170} {0.000} {0.117} {} {0.171} {-1.922} {} {35} {(21.22, 26.50) (20.86, 26.84)} 
    NET {} {} {} {} {} {id_to_wb1/CTS_1} {} {0.002} {0.000} {0.117} {39.731} {0.173} {-1.920} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 3
PATH 4
  VIEW  analysis_slow
  CHECK_TYPE {Setup Check}
  REF {id_to_wb1/id_and_ex1/exmem1/alu_result_exmem_output_reg_4_} {CK}
  ENDPT {id_to_wb1/id_and_ex1/exmem1/alu_result_exmem_output_reg_4_} {D} {DFF_X1} {v} {leading} {clk} {clk(C)(P)(analysis_slow)*}
  BEGINPT {id_to_wb1/id_and_ex1/id1/idex1/alu_src_idex_output_reg} {Q} {DFF_X1} {^} {leading} {clk} {clk(D)(P)(analysis_slow)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.173}
    {-} {Setup} {0.097}
    {+} {Phase Shift} {5.000}
    {+} {CPPR Adjustment} {0.000}
    {=} {Required Time} {5.076}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {2.705}
    {=} {Slack Time} {2.372}
  END_SLK_CLC
  SLK 2.372
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.177}
    {=} {Beginpoint Arrival Time} {-0.177}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.002} {11.023} {-0.177} {2.195} {} {5} {(21.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.001} {0.000} {0.002} {11.023} {-0.176} {2.195} {} {} {} 
    INST {id_to_wb1/id_and_ex1/id1/CTS_ccl_a_buf_00022} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.166} {0.000} {0.115} {} {-0.010} {2.362} {} {35} {(37.87, 21.95) (38.23, 21.60)} 
    NET {} {} {} {} {} {id_to_wb1/id_and_ex1/id1/CTS_3} {} {0.003} {0.000} {0.115} {40.200} {-0.007} {2.364} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {id_to_wb1/id_and_ex1/id1/idex1/alu_src_idex_output_reg} {CK} {^} {Q} {^} {} {DFF_X1} {0.460} {0.000} {0.138} {} {0.453} {2.824} {} {9} {(43.09, 34.89) (41.55, 35.16)} 
    NET {} {} {} {} {} {id_to_wb1/id_and_ex1/alu_src_from_id} {} {0.000} {0.000} {0.138} {15.898} {0.453} {2.825} {} {} {} 
    INST {id_to_wb1/id_and_ex1/alu1/U31} {A} {^} {ZN} {v} {} {INV_X1} {0.105} {0.000} {0.052} {} {0.559} {2.930} {} {8} {(38.63, 32.09) (38.80, 32.47)} 
    NET {} {} {} {} {} {id_to_wb1/id_and_ex1/alu1/n13} {} {0.000} {0.000} {0.052} {12.752} {0.559} {2.931} {} {} {} 
    INST {id_to_wb1/id_and_ex1/alu1/U30} {A2} {v} {ZN} {^} {} {AOI22_X1} {0.244} {0.000} {0.181} {} {0.803} {3.174} {} {3} {(42.74, 30.24) (43.07, 29.97)} 
    NET {} {} {} {} {} {id_to_wb1/id_and_ex1/alu1/n90} {} {0.000} {0.000} {0.181} {6.564} {0.803} {3.175} {} {} {} 
    INST {id_to_wb1/id_and_ex1/alu1/U6} {A} {^} {ZN} {v} {} {INV_X1} {0.114} {0.000} {0.060} {} {0.917} {3.289} {} {6} {(36.80, 37.70) (36.63, 38.07)} 
    NET {} {} {} {} {} {id_to_wb1/id_and_ex1/alu1/n29} {} {0.001} {0.000} {0.060} {11.718} {0.918} {3.290} {} {} {} 
    INST {id_to_wb1/id_and_ex1/alu1/r367/U1} {A1} {v} {ZN} {v} {} {AND2_X1} {0.123} {0.000} {0.021} {} {1.041} {3.413} {} {1} {(23.50, 40.49) (22.95, 40.83)} 
    NET {} {} {} {} {} {id_to_wb1/id_and_ex1/alu1/r367/n1} {} {0.000} {0.000} {0.021} {2.723} {1.041} {3.413} {} {} {} 
    INST {id_to_wb1/id_and_ex1/alu1/r367/U1_1} {CI} {v} {CO} {v} {} {FA_X1} {0.269} {0.000} {0.051} {} {1.310} {3.682} {} {2} {(22.86, 41.44) (22.29, 41.22)} 
    NET {} {} {} {} {} {id_to_wb1/id_and_ex1/alu1/r367/carry[2]} {} {0.000} {0.000} {0.051} {3.327} {1.310} {3.682} {} {} {} 
    INST {id_to_wb1/id_and_ex1/alu1/r367/U1_2} {CI} {v} {CO} {v} {} {FA_X1} {0.280} {0.000} {0.050} {} {1.591} {3.962} {} {2} {(24.19, 47.04) (23.62, 46.81)} 
    NET {} {} {} {} {} {id_to_wb1/id_and_ex1/alu1/r367/carry[3]} {} {0.000} {0.000} {0.050} {3.197} {1.591} {3.962} {} {} {} 
    INST {id_to_wb1/id_and_ex1/alu1/r367/U1_3} {CI} {v} {CO} {v} {} {FA_X1} {0.278} {0.000} {0.049} {} {1.869} {4.241} {} {2} {(28.63, 49.00) (29.20, 49.23)} 
    NET {} {} {} {} {} {id_to_wb1/id_and_ex1/alu1/r367/carry[4]} {} {0.000} {0.000} {0.049} {2.977} {1.869} {4.241} {} {} {} 
    INST {id_to_wb1/id_and_ex1/alu1/r367/U1_4} {CI} {v} {S} {v} {} {FA_X1} {0.355} {0.000} {0.056} {} {2.224} {4.596} {} {2} {(32.24, 47.04) (29.98, 46.81)} 
    NET {} {} {} {} {} {id_to_wb1/id_and_ex1/alu1/N110} {} {0.000} {0.000} {0.056} {2.210} {2.224} {4.596} {} {} {} 
    INST {id_to_wb1/id_and_ex1/alu1/U41} {B1} {v} {ZN} {^} {} {AOI221_X1} {0.286} {0.000} {0.161} {} {2.511} {4.882} {} {1} {(30.27, 41.55) (30.45, 41.17)} 
    NET {} {} {} {} {} {id_to_wb1/id_and_ex1/alu1/n61} {} {0.000} {0.000} {0.161} {1.672} {2.511} {4.882} {} {} {} 
    INST {id_to_wb1/id_and_ex1/alu1/U39} {B2} {^} {ZN} {v} {} {AOI21_X1} {0.082} {0.000} {0.053} {} {2.593} {4.964} {} {1} {(31.41, 41.55) (31.62, 41.38)} 
    NET {} {} {} {} {} {id_to_wb1/id_and_ex1/alu_result_from_alu[4]} {} {0.000} {0.000} {0.053} {2.027} {2.593} {4.965} {} {} {} 
    INST {id_to_wb1/id_and_ex1/exmem1/U4} {A1} {v} {ZN} {v} {} {AND2_X1} {0.111} {0.000} {0.017} {} {2.704} {5.076} {} {1} {(21.03, 41.55) (20.48, 41.21)} 
    NET {} {} {} {} {} {id_to_wb1/id_and_ex1/exmem1/N7} {} {0.000} {0.000} {0.017} {1.299} {2.705} {5.076} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.002} {11.023} {0.000} {-2.372} {} {5} {(21.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.002} {11.023} {0.000} {-2.371} {} {} {} 
    INST {id_to_wb1/CTS_ccl_a_buf_00018} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.170} {0.000} {0.117} {} {0.171} {-2.201} {} {35} {(21.22, 26.50) (20.86, 26.84)} 
    NET {} {} {} {} {} {id_to_wb1/CTS_1} {} {0.002} {0.000} {0.117} {39.731} {0.173} {-2.199} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 4
PATH 5
  VIEW  analysis_slow
  CHECK_TYPE {Setup Check}
  REF {id_to_wb1/id_and_ex1/exmem1/alu_result_exmem_output_reg_3_} {CK}
  ENDPT {id_to_wb1/id_and_ex1/exmem1/alu_result_exmem_output_reg_3_} {D} {DFF_X1} {v} {leading} {clk} {clk(C)(P)(analysis_slow)*}
  BEGINPT {id_to_wb1/id_and_ex1/id1/idex1/alu_src_idex_output_reg} {Q} {DFF_X1} {^} {leading} {clk} {clk(D)(P)(analysis_slow)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.173}
    {-} {Setup} {0.097}
    {+} {Phase Shift} {5.000}
    {+} {CPPR Adjustment} {0.000}
    {=} {Required Time} {5.076}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {2.428}
    {=} {Slack Time} {2.648}
  END_SLK_CLC
  SLK 2.648
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.177}
    {=} {Beginpoint Arrival Time} {-0.177}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.002} {11.023} {-0.177} {2.471} {} {5} {(21.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.001} {0.000} {0.002} {11.023} {-0.176} {2.471} {} {} {} 
    INST {id_to_wb1/id_and_ex1/id1/CTS_ccl_a_buf_00022} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.166} {0.000} {0.115} {} {-0.010} {2.638} {} {35} {(37.87, 21.95) (38.23, 21.60)} 
    NET {} {} {} {} {} {id_to_wb1/id_and_ex1/id1/CTS_3} {} {0.003} {0.000} {0.115} {40.200} {-0.007} {2.640} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {id_to_wb1/id_and_ex1/id1/idex1/alu_src_idex_output_reg} {CK} {^} {Q} {^} {} {DFF_X1} {0.460} {0.000} {0.138} {} {0.453} {3.100} {} {9} {(43.09, 34.89) (41.55, 35.16)} 
    NET {} {} {} {} {} {id_to_wb1/id_and_ex1/alu_src_from_id} {} {0.000} {0.000} {0.138} {15.898} {0.453} {3.101} {} {} {} 
    INST {id_to_wb1/id_and_ex1/alu1/U31} {A} {^} {ZN} {v} {} {INV_X1} {0.105} {0.000} {0.052} {} {0.559} {3.206} {} {8} {(38.63, 32.09) (38.80, 32.47)} 
    NET {} {} {} {} {} {id_to_wb1/id_and_ex1/alu1/n13} {} {0.000} {0.000} {0.052} {12.752} {0.559} {3.207} {} {} {} 
    INST {id_to_wb1/id_and_ex1/alu1/U30} {A2} {v} {ZN} {^} {} {AOI22_X1} {0.244} {0.000} {0.181} {} {0.803} {3.450} {} {3} {(42.74, 30.24) (43.07, 29.97)} 
    NET {} {} {} {} {} {id_to_wb1/id_and_ex1/alu1/n90} {} {0.000} {0.000} {0.181} {6.564} {0.803} {3.451} {} {} {} 
    INST {id_to_wb1/id_and_ex1/alu1/U6} {A} {^} {ZN} {v} {} {INV_X1} {0.114} {0.000} {0.060} {} {0.917} {3.565} {} {6} {(36.80, 37.70) (36.63, 38.07)} 
    NET {} {} {} {} {} {id_to_wb1/id_and_ex1/alu1/n29} {} {0.001} {0.000} {0.060} {11.718} {0.918} {3.566} {} {} {} 
    INST {id_to_wb1/id_and_ex1/alu1/r367/U1} {A1} {v} {ZN} {v} {} {AND2_X1} {0.123} {0.000} {0.021} {} {1.041} {3.689} {} {1} {(23.50, 40.49) (22.95, 40.83)} 
    NET {} {} {} {} {} {id_to_wb1/id_and_ex1/alu1/r367/n1} {} {0.000} {0.000} {0.021} {2.723} {1.041} {3.689} {} {} {} 
    INST {id_to_wb1/id_and_ex1/alu1/r367/U1_1} {CI} {v} {CO} {v} {} {FA_X1} {0.269} {0.000} {0.051} {} {1.310} {3.958} {} {2} {(22.86, 41.44) (22.29, 41.22)} 
    NET {} {} {} {} {} {id_to_wb1/id_and_ex1/alu1/r367/carry[2]} {} {0.000} {0.000} {0.051} {3.327} {1.310} {3.958} {} {} {} 
    INST {id_to_wb1/id_and_ex1/alu1/r367/U1_2} {CI} {v} {CO} {v} {} {FA_X1} {0.280} {0.000} {0.050} {} {1.591} {4.238} {} {2} {(24.19, 47.04) (23.62, 46.81)} 
    NET {} {} {} {} {} {id_to_wb1/id_and_ex1/alu1/r367/carry[3]} {} {0.000} {0.000} {0.050} {3.197} {1.591} {4.238} {} {} {} 
    INST {id_to_wb1/id_and_ex1/alu1/r367/U1_3} {CI} {v} {S} {v} {} {FA_X1} {0.352} {0.000} {0.055} {} {1.942} {4.590} {} {2} {(28.63, 49.00) (26.37, 49.23)} 
    NET {} {} {} {} {} {id_to_wb1/id_and_ex1/alu1/N109} {} {0.000} {0.000} {0.055} {1.905} {1.943} {4.590} {} {} {} 
    INST {id_to_wb1/id_and_ex1/alu1/U91} {B1} {v} {ZN} {^} {} {AOI221_X1} {0.300} {0.000} {0.173} {} {2.243} {4.890} {} {1} {(27.61, 46.09) (27.79, 46.47)} 
    NET {} {} {} {} {} {id_to_wb1/id_and_ex1/alu1/n67} {} {0.000} {0.000} {0.173} {2.107} {2.243} {4.890} {} {} {} 
    INST {id_to_wb1/id_and_ex1/alu1/U89} {B2} {^} {ZN} {v} {} {AOI21_X1} {0.076} {0.000} {0.048} {} {2.319} {4.966} {} {1} {(23.88, 46.09) (23.68, 46.27)} 
    NET {} {} {} {} {} {id_to_wb1/id_and_ex1/alu_result_from_alu[3]} {} {0.000} {0.000} {0.048} {1.232} {2.319} {4.966} {} {} {} 
    INST {id_to_wb1/id_and_ex1/exmem1/U10} {A1} {v} {ZN} {v} {} {AND2_X1} {0.109} {0.000} {0.018} {} {2.428} {5.076} {} {1} {(20.84, 44.34) (20.29, 44.01)} 
    NET {} {} {} {} {} {id_to_wb1/id_and_ex1/exmem1/N6} {} {0.000} {0.000} {0.018} {1.427} {2.428} {5.076} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.002} {11.023} {0.000} {-2.648} {} {5} {(21.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.002} {11.023} {0.000} {-2.647} {} {} {} 
    INST {id_to_wb1/CTS_ccl_a_buf_00018} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.170} {0.000} {0.117} {} {0.171} {-2.477} {} {35} {(21.22, 26.50) (20.86, 26.84)} 
    NET {} {} {} {} {} {id_to_wb1/CTS_1} {} {0.002} {0.000} {0.117} {39.731} {0.173} {-2.475} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 5
PATH 6
  VIEW  analysis_slow
  CHECK_TYPE {Setup Check}
  REF {id_to_wb1/id_and_ex1/exmem1/alu_result_exmem_output_reg_2_} {CK}
  ENDPT {id_to_wb1/id_and_ex1/exmem1/alu_result_exmem_output_reg_2_} {D} {DFF_X1} {v} {leading} {clk} {clk(C)(P)(analysis_slow)*}
  BEGINPT {id_to_wb1/id_and_ex1/id1/idex1/alu_src_idex_output_reg} {Q} {DFF_X1} {^} {leading} {clk} {clk(D)(P)(analysis_slow)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.173}
    {-} {Setup} {0.097}
    {+} {Phase Shift} {5.000}
    {+} {CPPR Adjustment} {0.000}
    {=} {Required Time} {5.076}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {2.144}
    {=} {Slack Time} {2.932}
  END_SLK_CLC
  SLK 2.932
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.177}
    {=} {Beginpoint Arrival Time} {-0.177}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.002} {11.023} {-0.177} {2.755} {} {5} {(21.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.001} {0.000} {0.002} {11.023} {-0.176} {2.756} {} {} {} 
    INST {id_to_wb1/id_and_ex1/id1/CTS_ccl_a_buf_00022} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.166} {0.000} {0.115} {} {-0.010} {2.922} {} {35} {(37.87, 21.95) (38.23, 21.60)} 
    NET {} {} {} {} {} {id_to_wb1/id_and_ex1/id1/CTS_3} {} {0.003} {0.000} {0.115} {40.200} {-0.007} {2.925} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {id_to_wb1/id_and_ex1/id1/idex1/alu_src_idex_output_reg} {CK} {^} {Q} {^} {} {DFF_X1} {0.460} {0.000} {0.138} {} {0.453} {3.385} {} {9} {(43.09, 34.89) (41.55, 35.16)} 
    NET {} {} {} {} {} {id_to_wb1/id_and_ex1/alu_src_from_id} {} {0.000} {0.000} {0.138} {15.898} {0.453} {3.385} {} {} {} 
    INST {id_to_wb1/id_and_ex1/alu1/U31} {A} {^} {ZN} {v} {} {INV_X1} {0.105} {0.000} {0.052} {} {0.559} {3.491} {} {8} {(38.63, 32.09) (38.80, 32.47)} 
    NET {} {} {} {} {} {id_to_wb1/id_and_ex1/alu1/n13} {} {0.000} {0.000} {0.052} {12.752} {0.559} {3.491} {} {} {} 
    INST {id_to_wb1/id_and_ex1/alu1/U30} {A2} {v} {ZN} {^} {} {AOI22_X1} {0.244} {0.000} {0.181} {} {0.803} {3.735} {} {3} {(42.74, 30.24) (43.07, 29.97)} 
    NET {} {} {} {} {} {id_to_wb1/id_and_ex1/alu1/n90} {} {0.000} {0.000} {0.181} {6.564} {0.803} {3.735} {} {} {} 
    INST {id_to_wb1/id_and_ex1/alu1/U6} {A} {^} {ZN} {v} {} {INV_X1} {0.114} {0.000} {0.060} {} {0.917} {3.849} {} {6} {(36.80, 37.70) (36.63, 38.07)} 
    NET {} {} {} {} {} {id_to_wb1/id_and_ex1/alu1/n29} {} {0.001} {0.000} {0.060} {11.718} {0.918} {3.850} {} {} {} 
    INST {id_to_wb1/id_and_ex1/alu1/r367/U1} {A1} {v} {ZN} {v} {} {AND2_X1} {0.123} {0.000} {0.021} {} {1.041} {3.974} {} {1} {(23.50, 40.49) (22.95, 40.83)} 
    NET {} {} {} {} {} {id_to_wb1/id_and_ex1/alu1/r367/n1} {} {0.000} {0.000} {0.021} {2.723} {1.041} {3.974} {} {} {} 
    INST {id_to_wb1/id_and_ex1/alu1/r367/U1_1} {CI} {v} {CO} {v} {} {FA_X1} {0.269} {0.000} {0.051} {} {1.310} {4.242} {} {2} {(22.86, 41.44) (22.29, 41.22)} 
    NET {} {} {} {} {} {id_to_wb1/id_and_ex1/alu1/r367/carry[2]} {} {0.000} {0.000} {0.051} {3.327} {1.310} {4.242} {} {} {} 
    INST {id_to_wb1/id_and_ex1/alu1/r367/U1_2} {CI} {v} {S} {v} {} {FA_X1} {0.356} {0.000} {0.056} {} {1.666} {4.598} {} {2} {(24.19, 47.04) (26.45, 46.81)} 
    NET {} {} {} {} {} {id_to_wb1/id_and_ex1/alu1/N108} {} {0.000} {0.000} {0.056} {2.262} {1.666} {4.599} {} {} {} 
    INST {id_to_wb1/id_and_ex1/alu1/U88} {B1} {v} {ZN} {^} {} {AOI221_X1} {0.296} {0.000} {0.169} {} {1.962} {4.894} {} {1} {(26.16, 43.30) (25.98, 43.67)} 
    NET {} {} {} {} {} {id_to_wb1/id_and_ex1/alu1/n73} {} {0.000} {0.000} {0.169} {1.957} {1.962} {4.894} {} {} {} 
    INST {id_to_wb1/id_and_ex1/alu1/U86} {B2} {^} {ZN} {v} {} {AOI21_X1} {0.073} {0.000} {0.047} {} {2.035} {4.967} {} {1} {(22.36, 43.30) (22.16, 43.47)} 
    NET {} {} {} {} {} {id_to_wb1/id_and_ex1/alu_result_from_alu[2]} {} {0.000} {0.000} {0.047} {1.036} {2.035} {4.967} {} {} {} 
    INST {id_to_wb1/id_and_ex1/exmem1/U9} {A1} {v} {ZN} {v} {} {AND2_X1} {0.109} {0.000} {0.018} {} {2.144} {5.076} {} {1} {(20.84, 43.30) (20.29, 43.63)} 
    NET {} {} {} {} {} {id_to_wb1/id_and_ex1/exmem1/N5} {} {0.000} {0.000} {0.018} {1.421} {2.144} {5.076} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.002} {11.023} {0.000} {-2.932} {} {5} {(21.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.002} {11.023} {0.000} {-2.932} {} {} {} 
    INST {id_to_wb1/CTS_ccl_a_buf_00018} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.170} {0.000} {0.117} {} {0.171} {-2.762} {} {35} {(21.22, 26.50) (20.86, 26.84)} 
    NET {} {} {} {} {} {id_to_wb1/CTS_1} {} {0.002} {0.000} {0.117} {39.731} {0.173} {-2.759} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 6
PATH 7
  VIEW  analysis_slow
  CHECK_TYPE {Setup Check}
  REF {id_to_wb1/id_and_ex1/id1/registerfile1/register_memory_reg_7__7_} {CK}
  ENDPT {id_to_wb1/id_and_ex1/id1/registerfile1/register_memory_reg_7__7_} {D} {DFF_X1} {^} {leading} {clk} {clk(C)(P)(analysis_slow)*}
  BEGINPT {} {rst_registerfile} {} {^} {leading} {clk} {clk(D)(P)(analysis_slow)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.166}
    {-} {Setup} {0.083}
    {+} {Phase Shift} {5.000}
    {+} {CPPR Adjustment} {0.000}
    {=} {Required Time} {5.083}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {2.114}
    {=} {Slack Time} {2.969}
  END_SLK_CLC
  SLK 2.969
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {1.000}
    {=} {Beginpoint Arrival Time} {1.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_registerfile} {^} {} {} {rst_registerfile} {} {} {} {0.100} {5.181} {1.000} {3.969} {} {2} {(19.00, 0.00) } 
    NET {} {} {} {} {} {rst_registerfile} {} {0.000} {0.000} {0.100} {5.181} {1.000} {3.969} {} {} {} 
    INST {id_to_wb1/id_and_ex1/id1/registerfile1/U30} {A2} {^} {ZN} {^} {} {OR2_X1} {0.324} {0.000} {0.233} {} {1.324} {4.293} {} {16} {(15.45, 27.55) (15.81, 27.17)} 
    NET {} {} {} {} {} {id_to_wb1/id_and_ex1/id1/registerfile1/n68} {} {0.000} {0.000} {0.233} {27.498} {1.325} {4.293} {} {} {} 
    INST {id_to_wb1/id_and_ex1/id1/registerfile1/U19} {A2} {^} {ZN} {^} {} {AND2_X1} {0.262} {0.000} {0.119} {} {1.587} {4.556} {} {8} {(16.21, 27.55) (16.57, 27.21)} 
    NET {} {} {} {} {} {id_to_wb1/id_and_ex1/id1/registerfile1/n86} {} {0.000} {0.000} {0.119} {13.363} {1.588} {4.556} {} {} {} 
    INST {id_to_wb1/id_and_ex1/id1/registerfile1/U29} {A1} {^} {ZN} {^} {} {AND2_X1} {0.357} {0.000} {0.240} {} {1.945} {4.913} {} {16} {(21.34, 26.50) (21.89, 26.83)} 
    NET {} {} {} {} {} {id_to_wb1/id_and_ex1/id1/registerfile1/n69} {} {0.003} {0.000} {0.240} {29.491} {1.948} {4.916} {} {} {} 
    INST {id_to_wb1/id_and_ex1/id1/registerfile1/U46} {A2} {^} {ZN} {v} {} {NAND2_X1} {0.086} {0.000} {0.043} {} {2.033} {5.002} {} {1} {(32.05, 12.50) (31.86, 12.67)} 
    NET {} {} {} {} {} {id_to_wb1/id_and_ex1/id1/registerfile1/n71} {} {0.000} {0.000} {0.043} {1.829} {2.033} {5.002} {} {} {} 
    INST {id_to_wb1/id_and_ex1/id1/registerfile1/U45} {A} {v} {ZN} {^} {} {OAI221_X1} {0.081} {0.000} {0.117} {} {2.114} {5.083} {} {1} {(33.19, 10.75) (33.20, 11.07)} 
    NET {} {} {} {} {} {id_to_wb1/id_and_ex1/id1/registerfile1/n110} {} {0.000} {0.000} {0.117} {1.392} {2.114} {5.083} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.002} {11.023} {0.000} {-2.969} {} {5} {(21.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.002} {11.023} {0.000} {-2.968} {} {} {} 
    INST {id_to_wb1/id_and_ex1/id1/CTS_ccl_a_buf_00020} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.164} {0.000} {0.112} {} {0.164} {-2.804} {} {33} {(24.38, 10.75) (24.75, 10.40)} 
    NET {} {} {} {} {} {id_to_wb1/id_and_ex1/id1/CTS_2} {} {0.002} {0.000} {0.112} {39.237} {0.166} {-2.803} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 7
PATH 8
  VIEW  analysis_slow
  CHECK_TYPE {Setup Check}
  REF {id_to_wb1/id_and_ex1/id1/registerfile1/register_memory_reg_7__0_} {CK}
  ENDPT {id_to_wb1/id_and_ex1/id1/registerfile1/register_memory_reg_7__0_} {D} {DFF_X1} {^} {leading} {clk} {clk(C)(P)(analysis_slow)*}
  BEGINPT {} {rst_registerfile} {} {^} {leading} {clk} {clk(D)(P)(analysis_slow)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.166}
    {-} {Setup} {0.083}
    {+} {Phase Shift} {5.000}
    {+} {CPPR Adjustment} {0.000}
    {=} {Required Time} {5.083}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {2.113}
    {=} {Slack Time} {2.970}
  END_SLK_CLC
  SLK 2.970
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {1.000}
    {=} {Beginpoint Arrival Time} {1.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_registerfile} {^} {} {} {rst_registerfile} {} {} {} {0.100} {5.181} {1.000} {3.970} {} {2} {(19.00, 0.00) } 
    NET {} {} {} {} {} {rst_registerfile} {} {0.000} {0.000} {0.100} {5.181} {1.000} {3.971} {} {} {} 
    INST {id_to_wb1/id_and_ex1/id1/registerfile1/U30} {A2} {^} {ZN} {^} {} {OR2_X1} {0.324} {0.000} {0.233} {} {1.324} {4.295} {} {16} {(15.45, 27.55) (15.81, 27.17)} 
    NET {} {} {} {} {} {id_to_wb1/id_and_ex1/id1/registerfile1/n68} {} {0.000} {0.000} {0.233} {27.498} {1.325} {4.295} {} {} {} 
    INST {id_to_wb1/id_and_ex1/id1/registerfile1/U19} {A2} {^} {ZN} {^} {} {AND2_X1} {0.262} {0.000} {0.119} {} {1.587} {4.557} {} {8} {(16.21, 27.55) (16.57, 27.21)} 
    NET {} {} {} {} {} {id_to_wb1/id_and_ex1/id1/registerfile1/n86} {} {0.000} {0.000} {0.119} {13.363} {1.587} {4.558} {} {} {} 
    INST {id_to_wb1/id_and_ex1/id1/registerfile1/U29} {A1} {^} {ZN} {^} {} {AND2_X1} {0.357} {0.000} {0.240} {} {1.945} {4.915} {} {16} {(21.34, 26.50) (21.89, 26.83)} 
    NET {} {} {} {} {} {id_to_wb1/id_and_ex1/id1/registerfile1/n69} {} {0.003} {0.000} {0.240} {29.491} {1.948} {4.918} {} {} {} 
    INST {id_to_wb1/id_and_ex1/id1/registerfile1/U32} {A2} {^} {ZN} {v} {} {NAND2_X1} {0.085} {0.000} {0.043} {} {2.033} {5.003} {} {1} {(29.51, 9.70) (29.70, 9.87)} 
    NET {} {} {} {} {} {id_to_wb1/id_and_ex1/id1/registerfile1/n85} {} {0.000} {0.000} {0.043} {1.788} {2.033} {5.003} {} {} {} 
    INST {id_to_wb1/id_and_ex1/id1/registerfile1/U31} {A} {v} {ZN} {^} {} {OAI221_X1} {0.080} {0.000} {0.115} {} {2.113} {5.083} {} {1} {(28.25, 7.95) (28.27, 8.27)} 
    NET {} {} {} {} {} {id_to_wb1/id_and_ex1/id1/registerfile1/n117} {} {0.000} {0.000} {0.115} {1.296} {2.113} {5.083} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.002} {11.023} {0.000} {-2.970} {} {5} {(21.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.002} {11.023} {0.000} {-2.970} {} {} {} 
    INST {id_to_wb1/id_and_ex1/id1/CTS_ccl_a_buf_00020} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.164} {0.000} {0.112} {} {0.164} {-2.806} {} {33} {(24.38, 10.75) (24.75, 10.40)} 
    NET {} {} {} {} {} {id_to_wb1/id_and_ex1/id1/CTS_2} {} {0.001} {0.000} {0.112} {39.237} {0.166} {-2.805} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 8
PATH 9
  VIEW  analysis_slow
  CHECK_TYPE {Setup Check}
  REF {id_to_wb1/id_and_ex1/id1/registerfile1/register_memory_reg_7__6_} {CK}
  ENDPT {id_to_wb1/id_and_ex1/id1/registerfile1/register_memory_reg_7__6_} {D} {DFF_X1} {^} {leading} {clk} {clk(C)(P)(analysis_slow)*}
  BEGINPT {} {rst_registerfile} {} {^} {leading} {clk} {clk(D)(P)(analysis_slow)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.166}
    {-} {Setup} {0.083}
    {+} {Phase Shift} {5.000}
    {+} {CPPR Adjustment} {0.000}
    {=} {Required Time} {5.083}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {2.112}
    {=} {Slack Time} {2.970}
  END_SLK_CLC
  SLK 2.970
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {1.000}
    {=} {Beginpoint Arrival Time} {1.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_registerfile} {^} {} {} {rst_registerfile} {} {} {} {0.100} {5.181} {1.000} {3.970} {} {2} {(19.00, 0.00) } 
    NET {} {} {} {} {} {rst_registerfile} {} {0.000} {0.000} {0.100} {5.181} {1.000} {3.971} {} {} {} 
    INST {id_to_wb1/id_and_ex1/id1/registerfile1/U30} {A2} {^} {ZN} {^} {} {OR2_X1} {0.324} {0.000} {0.233} {} {1.324} {4.295} {} {16} {(15.45, 27.55) (15.81, 27.17)} 
    NET {} {} {} {} {} {id_to_wb1/id_and_ex1/id1/registerfile1/n68} {} {0.000} {0.000} {0.233} {27.498} {1.325} {4.295} {} {} {} 
    INST {id_to_wb1/id_and_ex1/id1/registerfile1/U19} {A2} {^} {ZN} {^} {} {AND2_X1} {0.262} {0.000} {0.119} {} {1.587} {4.557} {} {8} {(16.21, 27.55) (16.57, 27.21)} 
    NET {} {} {} {} {} {id_to_wb1/id_and_ex1/id1/registerfile1/n86} {} {0.000} {0.000} {0.119} {13.363} {1.587} {4.558} {} {} {} 
    INST {id_to_wb1/id_and_ex1/id1/registerfile1/U29} {A1} {^} {ZN} {^} {} {AND2_X1} {0.357} {0.000} {0.240} {} {1.945} {4.915} {} {16} {(21.34, 26.50) (21.89, 26.83)} 
    NET {} {} {} {} {} {id_to_wb1/id_and_ex1/id1/registerfile1/n69} {} {0.003} {0.000} {0.240} {29.491} {1.948} {4.918} {} {} {} 
    INST {id_to_wb1/id_and_ex1/id1/registerfile1/U44} {A2} {^} {ZN} {v} {} {NAND2_X1} {0.084} {0.000} {0.043} {} {2.032} {5.002} {} {1} {(31.10, 9.70) (30.91, 9.87)} 
    NET {} {} {} {} {} {id_to_wb1/id_and_ex1/id1/registerfile1/n73} {} {0.000} {0.000} {0.043} {1.736} {2.032} {5.002} {} {} {} 
    INST {id_to_wb1/id_and_ex1/id1/registerfile1/U43} {A} {v} {ZN} {^} {} {OAI221_X1} {0.080} {0.000} {0.117} {} {2.112} {5.083} {} {1} {(32.05, 7.95) (32.06, 8.27)} 
    NET {} {} {} {} {} {id_to_wb1/id_and_ex1/id1/registerfile1/n111} {} {0.000} {0.000} {0.117} {1.361} {2.112} {5.083} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.002} {11.023} {0.000} {-2.970} {} {5} {(21.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.002} {11.023} {0.000} {-2.970} {} {} {} 
    INST {id_to_wb1/id_and_ex1/id1/CTS_ccl_a_buf_00020} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.164} {0.000} {0.112} {} {0.164} {-2.806} {} {33} {(24.38, 10.75) (24.75, 10.40)} 
    NET {} {} {} {} {} {id_to_wb1/id_and_ex1/id1/CTS_2} {} {0.001} {0.000} {0.112} {39.237} {0.166} {-2.805} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 9
PATH 10
  VIEW  analysis_slow
  CHECK_TYPE {Setup Check}
  REF {id_to_wb1/id_and_ex1/id1/registerfile1/register_memory_reg_7__3_} {CK}
  ENDPT {id_to_wb1/id_and_ex1/id1/registerfile1/register_memory_reg_7__3_} {D} {DFF_X1} {^} {leading} {clk} {clk(C)(P)(analysis_slow)*}
  BEGINPT {} {rst_registerfile} {} {^} {leading} {clk} {clk(D)(P)(analysis_slow)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.165}
    {-} {Setup} {0.083}
    {+} {Phase Shift} {5.000}
    {+} {CPPR Adjustment} {0.000}
    {=} {Required Time} {5.082}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {2.111}
    {=} {Slack Time} {2.972}
  END_SLK_CLC
  SLK 2.972
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {1.000}
    {=} {Beginpoint Arrival Time} {1.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_registerfile} {^} {} {} {rst_registerfile} {} {} {} {0.100} {5.181} {1.000} {3.972} {} {2} {(19.00, 0.00) } 
    NET {} {} {} {} {} {rst_registerfile} {} {0.000} {0.000} {0.100} {5.181} {1.000} {3.972} {} {} {} 
    INST {id_to_wb1/id_and_ex1/id1/registerfile1/U30} {A2} {^} {ZN} {^} {} {OR2_X1} {0.324} {0.000} {0.233} {} {1.324} {4.296} {} {16} {(15.45, 27.55) (15.81, 27.17)} 
    NET {} {} {} {} {} {id_to_wb1/id_and_ex1/id1/registerfile1/n68} {} {0.000} {0.000} {0.233} {27.498} {1.325} {4.296} {} {} {} 
    INST {id_to_wb1/id_and_ex1/id1/registerfile1/U19} {A2} {^} {ZN} {^} {} {AND2_X1} {0.262} {0.000} {0.119} {} {1.587} {4.559} {} {8} {(16.21, 27.55) (16.57, 27.21)} 
    NET {} {} {} {} {} {id_to_wb1/id_and_ex1/id1/registerfile1/n86} {} {0.000} {0.000} {0.119} {13.363} {1.587} {4.559} {} {} {} 
    INST {id_to_wb1/id_and_ex1/id1/registerfile1/U29} {A1} {^} {ZN} {^} {} {AND2_X1} {0.357} {0.000} {0.240} {} {1.945} {4.916} {} {16} {(21.34, 26.50) (21.89, 26.83)} 
    NET {} {} {} {} {} {id_to_wb1/id_and_ex1/id1/registerfile1/n69} {} {0.002} {0.000} {0.240} {29.491} {1.946} {4.918} {} {} {} 
    INST {id_to_wb1/id_and_ex1/id1/registerfile1/U38} {A2} {^} {ZN} {v} {} {NAND2_X1} {0.084} {0.000} {0.043} {} {2.030} {5.002} {} {1} {(23.50, 15.29) (23.31, 15.46)} 
    NET {} {} {} {} {} {id_to_wb1/id_and_ex1/id1/registerfile1/n79} {} {0.000} {0.000} {0.043} {1.698} {2.030} {5.002} {} {} {} 
    INST {id_to_wb1/id_and_ex1/id1/registerfile1/U37} {A} {v} {ZN} {^} {} {OAI221_X1} {0.080} {0.000} {0.117} {} {2.111} {5.082} {} {1} {(24.26, 15.29) (24.28, 14.97)} 
    NET {} {} {} {} {} {id_to_wb1/id_and_ex1/id1/registerfile1/n114} {} {0.000} {0.000} {0.117} {1.390} {2.111} {5.082} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.002} {11.023} {0.000} {-2.972} {} {5} {(21.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.002} {11.023} {0.000} {-2.971} {} {} {} 
    INST {id_to_wb1/id_and_ex1/id1/CTS_ccl_a_buf_00020} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.164} {0.000} {0.112} {} {0.164} {-2.807} {} {33} {(24.38, 10.75) (24.75, 10.40)} 
    NET {} {} {} {} {} {id_to_wb1/id_and_ex1/id1/CTS_2} {} {0.001} {0.000} {0.112} {39.237} {0.165} {-2.806} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 10
PATH 11
  VIEW  analysis_slow
  CHECK_TYPE {Setup Check}
  REF {id_to_wb1/id_and_ex1/id1/registerfile1/register_memory_reg_7__5_} {CK}
  ENDPT {id_to_wb1/id_and_ex1/id1/registerfile1/register_memory_reg_7__5_} {D} {DFF_X1} {^} {leading} {clk} {clk(C)(P)(analysis_slow)*}
  BEGINPT {} {rst_registerfile} {} {^} {leading} {clk} {clk(D)(P)(analysis_slow)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.169}
    {-} {Setup} {0.083}
    {+} {Phase Shift} {5.000}
    {+} {CPPR Adjustment} {0.000}
    {=} {Required Time} {5.086}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {2.111}
    {=} {Slack Time} {2.975}
  END_SLK_CLC
  SLK 2.975
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {1.000}
    {=} {Beginpoint Arrival Time} {1.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_registerfile} {^} {} {} {rst_registerfile} {} {} {} {0.100} {5.181} {1.000} {3.975} {} {2} {(19.00, 0.00) } 
    NET {} {} {} {} {} {rst_registerfile} {} {0.000} {0.000} {0.100} {5.181} {1.000} {3.975} {} {} {} 
    INST {id_to_wb1/id_and_ex1/id1/registerfile1/U30} {A2} {^} {ZN} {^} {} {OR2_X1} {0.324} {0.000} {0.233} {} {1.324} {4.299} {} {16} {(15.45, 27.55) (15.81, 27.17)} 
    NET {} {} {} {} {} {id_to_wb1/id_and_ex1/id1/registerfile1/n68} {} {0.000} {0.000} {0.233} {27.498} {1.325} {4.299} {} {} {} 
    INST {id_to_wb1/id_and_ex1/id1/registerfile1/U19} {A2} {^} {ZN} {^} {} {AND2_X1} {0.262} {0.000} {0.119} {} {1.587} {4.562} {} {8} {(16.21, 27.55) (16.57, 27.21)} 
    NET {} {} {} {} {} {id_to_wb1/id_and_ex1/id1/registerfile1/n86} {} {0.000} {0.000} {0.119} {13.363} {1.588} {4.562} {} {} {} 
    INST {id_to_wb1/id_and_ex1/id1/registerfile1/U29} {A1} {^} {ZN} {^} {} {AND2_X1} {0.357} {0.000} {0.240} {} {1.945} {4.919} {} {16} {(21.34, 26.50) (21.89, 26.83)} 
    NET {} {} {} {} {} {id_to_wb1/id_and_ex1/id1/registerfile1/n69} {} {0.002} {0.000} {0.240} {29.491} {1.946} {4.921} {} {} {} 
    INST {id_to_wb1/id_and_ex1/id1/registerfile1/U42} {A2} {^} {ZN} {v} {} {NAND2_X1} {0.084} {0.000} {0.043} {} {2.030} {5.005} {} {1} {(23.69, 13.54) (23.50, 13.38)} 
    NET {} {} {} {} {} {id_to_wb1/id_and_ex1/id1/registerfile1/n75} {} {0.000} {0.000} {0.043} {1.680} {2.030} {5.005} {} {} {} 
    INST {id_to_wb1/id_and_ex1/id1/registerfile1/U41} {A} {v} {ZN} {^} {} {OAI221_X1} {0.081} {0.000} {0.119} {} {2.111} {5.086} {} {1} {(24.26, 12.50) (24.28, 12.17)} 
    NET {} {} {} {} {} {id_to_wb1/id_and_ex1/id1/registerfile1/n112} {} {0.000} {0.000} {0.119} {1.494} {2.111} {5.086} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.002} {11.023} {0.000} {-2.975} {} {5} {(21.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.002} {11.023} {0.000} {-2.974} {} {} {} 
    INST {CTS_ccl_a_buf_00016} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.168} {0.000} {0.115} {} {0.168} {-2.806} {} {33} {(21.15, 13.54) (21.52, 13.20)} 
    NET {} {} {} {} {} {CTS_1} {} {0.001} {0.000} {0.115} {38.935} {0.169} {-2.805} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 11
PATH 12
  VIEW  analysis_slow
  CHECK_TYPE {Setup Check}
  REF {id_to_wb1/id_and_ex1/id1/registerfile1/register_memory_reg_7__2_} {CK}
  ENDPT {id_to_wb1/id_and_ex1/id1/registerfile1/register_memory_reg_7__2_} {D} {DFF_X1} {^} {leading} {clk} {clk(C)(P)(analysis_slow)*}
  BEGINPT {} {rst_registerfile} {} {^} {leading} {clk} {clk(D)(P)(analysis_slow)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.169}
    {-} {Setup} {0.083}
    {+} {Phase Shift} {5.000}
    {+} {CPPR Adjustment} {0.000}
    {=} {Required Time} {5.087}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {2.112}
    {=} {Slack Time} {2.975}
  END_SLK_CLC
  SLK 2.975
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {1.000}
    {=} {Beginpoint Arrival Time} {1.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_registerfile} {^} {} {} {rst_registerfile} {} {} {} {0.100} {5.181} {1.000} {3.975} {} {2} {(19.00, 0.00) } 
    NET {} {} {} {} {} {rst_registerfile} {} {0.000} {0.000} {0.100} {5.181} {1.000} {3.975} {} {} {} 
    INST {id_to_wb1/id_and_ex1/id1/registerfile1/U30} {A2} {^} {ZN} {^} {} {OR2_X1} {0.324} {0.000} {0.233} {} {1.324} {4.299} {} {16} {(15.45, 27.55) (15.81, 27.17)} 
    NET {} {} {} {} {} {id_to_wb1/id_and_ex1/id1/registerfile1/n68} {} {0.000} {0.000} {0.233} {27.498} {1.325} {4.300} {} {} {} 
    INST {id_to_wb1/id_and_ex1/id1/registerfile1/U19} {A2} {^} {ZN} {^} {} {AND2_X1} {0.262} {0.000} {0.119} {} {1.587} {4.562} {} {8} {(16.21, 27.55) (16.57, 27.21)} 
    NET {} {} {} {} {} {id_to_wb1/id_and_ex1/id1/registerfile1/n86} {} {0.000} {0.000} {0.119} {13.363} {1.587} {4.563} {} {} {} 
    INST {id_to_wb1/id_and_ex1/id1/registerfile1/U29} {A1} {^} {ZN} {^} {} {AND2_X1} {0.357} {0.000} {0.240} {} {1.945} {4.920} {} {16} {(21.34, 26.50) (21.89, 26.83)} 
    NET {} {} {} {} {} {id_to_wb1/id_and_ex1/id1/registerfile1/n69} {} {0.002} {0.000} {0.240} {29.491} {1.947} {4.922} {} {} {} 
    INST {id_to_wb1/id_and_ex1/id1/registerfile1/U36} {A2} {^} {ZN} {v} {} {NAND2_X1} {0.085} {0.000} {0.043} {} {2.032} {5.007} {} {1} {(20.08, 10.75) (19.89, 10.58)} 
    NET {} {} {} {} {} {id_to_wb1/id_and_ex1/id1/registerfile1/n81} {} {0.000} {0.000} {0.043} {1.784} {2.032} {5.007} {} {} {} 
    INST {id_to_wb1/id_and_ex1/id1/registerfile1/U35} {A} {v} {ZN} {^} {} {OAI221_X1} {0.080} {0.000} {0.115} {} {2.112} {5.087} {} {1} {(21.41, 9.70) (21.43, 9.37)} 
    NET {} {} {} {} {} {id_to_wb1/id_and_ex1/id1/registerfile1/n115} {} {0.000} {0.000} {0.115} {1.273} {2.112} {5.087} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.002} {11.023} {0.000} {-2.975} {} {5} {(21.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.002} {11.023} {0.000} {-2.975} {} {} {} 
    INST {CTS_ccl_a_buf_00016} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.168} {0.000} {0.115} {} {0.168} {-2.807} {} {33} {(21.15, 13.54) (21.52, 13.20)} 
    NET {} {} {} {} {} {CTS_1} {} {0.001} {0.000} {0.115} {38.935} {0.169} {-2.806} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 12
PATH 13
  VIEW  analysis_slow
  CHECK_TYPE {Setup Check}
  REF {id_to_wb1/id_and_ex1/id1/registerfile1/register_memory_reg_7__1_} {CK}
  ENDPT {id_to_wb1/id_and_ex1/id1/registerfile1/register_memory_reg_7__1_} {D} {DFF_X1} {^} {leading} {clk} {clk(C)(P)(analysis_slow)*}
  BEGINPT {} {rst_registerfile} {} {^} {leading} {clk} {clk(D)(P)(analysis_slow)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.170}
    {-} {Setup} {0.083}
    {+} {Phase Shift} {5.000}
    {+} {CPPR Adjustment} {0.000}
    {=} {Required Time} {5.087}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {2.110}
    {=} {Slack Time} {2.977}
  END_SLK_CLC
  SLK 2.977
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {1.000}
    {=} {Beginpoint Arrival Time} {1.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_registerfile} {^} {} {} {rst_registerfile} {} {} {} {0.100} {5.181} {1.000} {3.977} {} {2} {(19.00, 0.00) } 
    NET {} {} {} {} {} {rst_registerfile} {} {0.000} {0.000} {0.100} {5.181} {1.000} {3.977} {} {} {} 
    INST {id_to_wb1/id_and_ex1/id1/registerfile1/U30} {A2} {^} {ZN} {^} {} {OR2_X1} {0.324} {0.000} {0.233} {} {1.324} {4.301} {} {16} {(15.45, 27.55) (15.81, 27.17)} 
    NET {} {} {} {} {} {id_to_wb1/id_and_ex1/id1/registerfile1/n68} {} {0.000} {0.000} {0.233} {27.498} {1.325} {4.302} {} {} {} 
    INST {id_to_wb1/id_and_ex1/id1/registerfile1/U19} {A2} {^} {ZN} {^} {} {AND2_X1} {0.262} {0.000} {0.119} {} {1.587} {4.564} {} {8} {(16.21, 27.55) (16.57, 27.21)} 
    NET {} {} {} {} {} {id_to_wb1/id_and_ex1/id1/registerfile1/n86} {} {0.000} {0.000} {0.119} {13.363} {1.588} {4.565} {} {} {} 
    INST {id_to_wb1/id_and_ex1/id1/registerfile1/U29} {A1} {^} {ZN} {^} {} {AND2_X1} {0.357} {0.000} {0.240} {} {1.945} {4.922} {} {16} {(21.34, 26.50) (21.89, 26.83)} 
    NET {} {} {} {} {} {id_to_wb1/id_and_ex1/id1/registerfile1/n69} {} {0.003} {0.000} {0.240} {29.491} {1.947} {4.924} {} {} {} 
    INST {id_to_wb1/id_and_ex1/id1/registerfile1/U34} {A2} {^} {ZN} {v} {} {NAND2_X1} {0.083} {0.000} {0.042} {} {2.031} {5.008} {} {1} {(25.78, 7.95) (25.59, 7.78)} 
    NET {} {} {} {} {} {id_to_wb1/id_and_ex1/id1/registerfile1/n83} {} {0.000} {0.000} {0.042} {1.643} {2.031} {5.008} {} {} {} 
    INST {id_to_wb1/id_and_ex1/id1/registerfile1/U33} {A} {v} {ZN} {^} {} {OAI221_X1} {0.079} {0.000} {0.115} {} {2.110} {5.087} {} {1} {(26.54, 7.95) (26.55, 8.27)} 
    NET {} {} {} {} {} {id_to_wb1/id_and_ex1/id1/registerfile1/n116} {} {0.000} {0.000} {0.115} {1.243} {2.110} {5.087} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.002} {11.023} {0.000} {-2.977} {} {5} {(21.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.002} {11.023} {0.000} {-2.977} {} {} {} 
    INST {CTS_ccl_a_buf_00016} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.168} {0.000} {0.115} {} {0.168} {-2.809} {} {33} {(21.15, 13.54) (21.52, 13.20)} 
    NET {} {} {} {} {} {CTS_1} {} {0.001} {0.000} {0.115} {38.935} {0.170} {-2.808} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 13
PATH 14
  VIEW  analysis_slow
  CHECK_TYPE {Setup Check}
  REF {id_to_wb1/id_and_ex1/id1/registerfile1/register_memory_reg_7__4_} {CK}
  ENDPT {id_to_wb1/id_and_ex1/id1/registerfile1/register_memory_reg_7__4_} {D} {DFF_X1} {^} {leading} {clk} {clk(C)(P)(analysis_slow)*}
  BEGINPT {} {rst_registerfile} {} {^} {leading} {clk} {clk(D)(P)(analysis_slow)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.170}
    {-} {Setup} {0.083}
    {+} {Phase Shift} {5.000}
    {+} {CPPR Adjustment} {0.000}
    {=} {Required Time} {5.087}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {2.110}
    {=} {Slack Time} {2.977}
  END_SLK_CLC
  SLK 2.977
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {1.000}
    {=} {Beginpoint Arrival Time} {1.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_registerfile} {^} {} {} {rst_registerfile} {} {} {} {0.100} {5.181} {1.000} {3.977} {} {2} {(19.00, 0.00) } 
    NET {} {} {} {} {} {rst_registerfile} {} {0.000} {0.000} {0.100} {5.181} {1.000} {3.978} {} {} {} 
    INST {id_to_wb1/id_and_ex1/id1/registerfile1/U30} {A2} {^} {ZN} {^} {} {OR2_X1} {0.324} {0.000} {0.233} {} {1.324} {4.302} {} {16} {(15.45, 27.55) (15.81, 27.17)} 
    NET {} {} {} {} {} {id_to_wb1/id_and_ex1/id1/registerfile1/n68} {} {0.000} {0.000} {0.233} {27.498} {1.325} {4.302} {} {} {} 
    INST {id_to_wb1/id_and_ex1/id1/registerfile1/U19} {A2} {^} {ZN} {^} {} {AND2_X1} {0.262} {0.000} {0.119} {} {1.587} {4.564} {} {8} {(16.21, 27.55) (16.57, 27.21)} 
    NET {} {} {} {} {} {id_to_wb1/id_and_ex1/id1/registerfile1/n86} {} {0.000} {0.000} {0.119} {13.363} {1.588} {4.565} {} {} {} 
    INST {id_to_wb1/id_and_ex1/id1/registerfile1/U29} {A1} {^} {ZN} {^} {} {AND2_X1} {0.357} {0.000} {0.240} {} {1.945} {4.922} {} {16} {(21.34, 26.50) (21.89, 26.83)} 
    NET {} {} {} {} {} {id_to_wb1/id_and_ex1/id1/registerfile1/n69} {} {0.002} {0.000} {0.240} {29.491} {1.947} {4.924} {} {} {} 
    INST {id_to_wb1/id_and_ex1/id1/registerfile1/U40} {A2} {^} {ZN} {v} {} {NAND2_X1} {0.083} {0.000} {0.042} {} {2.030} {5.008} {} {1} {(23.62, 9.70) (23.81, 9.87)} 
    NET {} {} {} {} {} {id_to_wb1/id_and_ex1/id1/registerfile1/n77} {} {0.000} {0.000} {0.042} {1.641} {2.030} {5.008} {} {} {} 
    INST {id_to_wb1/id_and_ex1/id1/registerfile1/U39} {A} {v} {ZN} {^} {} {OAI221_X1} {0.079} {0.000} {0.115} {} {2.110} {5.087} {} {1} {(23.12, 9.70) (23.14, 9.37)} 
    NET {} {} {} {} {} {id_to_wb1/id_and_ex1/id1/registerfile1/n113} {} {0.000} {0.000} {0.115} {1.247} {2.110} {5.087} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.002} {11.023} {0.000} {-2.977} {} {5} {(21.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.002} {11.023} {0.000} {-2.977} {} {} {} 
    INST {CTS_ccl_a_buf_00016} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.168} {0.000} {0.115} {} {0.168} {-2.809} {} {33} {(21.15, 13.54) (21.52, 13.20)} 
    NET {} {} {} {} {} {CTS_1} {} {0.001} {0.000} {0.115} {38.935} {0.170} {-2.808} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 14
PATH 15
  VIEW  analysis_slow
  CHECK_TYPE {Late External Delay Assertion}
  REF {} {}
  ENDPT {} {data_from_ram[1]} {} {v} {leading} {clk} {clk(C)(P)(analysis_slow)*}
  BEGINPT {} {ram_data[1]} {} {v} {leading} {clk} {clk(D)(P)(analysis_slow)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {External Delay} {1.000}
    {+} {Phase Shift} {5.000}
    {+} {CPPR Adjustment} {0.000}
    {=} {Required Time} {4.000}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {1.000}
    {=} {Slack Time} {3.000}
  END_SLK_CLC
  SLK 3.000
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {1.000}
    {=} {Beginpoint Arrival Time} {1.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {ram_data[1]} {v} {} {} {data_from_ram[1]} {} {} {} {0.100} {3.984} {1.000} {4.000} {} {2} {(0.00, 3.00) } 
    NET {} {} {} {} {} {data_from_ram[1]} {} {0.000} {0.000} {0.100} {3.984} {1.000} {4.000} {} {} {} 
  END_DATA_PATH
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_CAP_CLK_PATH
END_PATH 15
PATH 16
  VIEW  analysis_slow
  CHECK_TYPE {Late External Delay Assertion}
  REF {} {}
  ENDPT {} {data_from_ram[2]} {} {v} {leading} {clk} {clk(C)(P)(analysis_slow)*}
  BEGINPT {} {ram_data[2]} {} {v} {leading} {clk} {clk(D)(P)(analysis_slow)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {External Delay} {1.000}
    {+} {Phase Shift} {5.000}
    {+} {CPPR Adjustment} {0.000}
    {=} {Required Time} {4.000}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {1.000}
    {=} {Slack Time} {3.000}
  END_SLK_CLC
  SLK 3.000
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {1.000}
    {=} {Beginpoint Arrival Time} {1.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {ram_data[2]} {v} {} {} {data_from_ram[2]} {} {} {} {0.100} {4.536} {1.000} {4.000} {} {2} {(0.00, 5.00) } 
    NET {} {} {} {} {} {data_from_ram[2]} {} {0.000} {0.000} {0.100} {4.536} {1.000} {4.000} {} {} {} 
  END_DATA_PATH
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_CAP_CLK_PATH
END_PATH 16
PATH 17
  VIEW  analysis_slow
  CHECK_TYPE {Late External Delay Assertion}
  REF {} {}
  ENDPT {} {data_from_ram[4]} {} {v} {leading} {clk} {clk(C)(P)(analysis_slow)*}
  BEGINPT {} {ram_data[4]} {} {v} {leading} {clk} {clk(D)(P)(analysis_slow)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {External Delay} {1.000}
    {+} {Phase Shift} {5.000}
    {+} {CPPR Adjustment} {0.000}
    {=} {Required Time} {4.000}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {1.000}
    {=} {Slack Time} {3.000}
  END_SLK_CLC
  SLK 3.000
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {1.000}
    {=} {Beginpoint Arrival Time} {1.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {ram_data[4]} {v} {} {} {data_from_ram[4]} {} {} {} {0.100} {4.284} {1.000} {4.000} {} {2} {(0.00, 9.00) } 
    NET {} {} {} {} {} {data_from_ram[4]} {} {0.000} {0.000} {0.100} {4.284} {1.000} {4.000} {} {} {} 
  END_DATA_PATH
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_CAP_CLK_PATH
END_PATH 17
PATH 18
  VIEW  analysis_slow
  CHECK_TYPE {Late External Delay Assertion}
  REF {} {}
  ENDPT {} {data_from_ram[0]} {} {v} {leading} {clk} {clk(C)(P)(analysis_slow)*}
  BEGINPT {} {ram_data[0]} {} {v} {leading} {clk} {clk(D)(P)(analysis_slow)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {External Delay} {1.000}
    {+} {Phase Shift} {5.000}
    {+} {CPPR Adjustment} {0.000}
    {=} {Required Time} {4.000}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {1.000}
    {=} {Slack Time} {3.000}
  END_SLK_CLC
  SLK 3.000
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {1.000}
    {=} {Beginpoint Arrival Time} {1.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {ram_data[0]} {v} {} {} {data_from_ram[0]} {} {} {} {0.100} {4.047} {1.000} {4.000} {} {2} {(0.00, 1.00) } 
    NET {} {} {} {} {} {data_from_ram[0]} {} {0.000} {0.000} {0.100} {4.047} {1.000} {4.000} {} {} {} 
  END_DATA_PATH
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_CAP_CLK_PATH
END_PATH 18
PATH 19
  VIEW  analysis_slow
  CHECK_TYPE {Late External Delay Assertion}
  REF {} {}
  ENDPT {} {data_from_ram[3]} {} {v} {leading} {clk} {clk(C)(P)(analysis_slow)*}
  BEGINPT {} {ram_data[3]} {} {v} {leading} {clk} {clk(D)(P)(analysis_slow)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {External Delay} {1.000}
    {+} {Phase Shift} {5.000}
    {+} {CPPR Adjustment} {0.000}
    {=} {Required Time} {4.000}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {1.000}
    {=} {Slack Time} {3.000}
  END_SLK_CLC
  SLK 3.000
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {1.000}
    {=} {Beginpoint Arrival Time} {1.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {ram_data[3]} {v} {} {} {data_from_ram[3]} {} {} {} {0.100} {4.250} {1.000} {4.000} {} {2} {(0.00, 7.00) } 
    NET {} {} {} {} {} {data_from_ram[3]} {} {0.000} {0.000} {0.100} {4.250} {1.000} {4.000} {} {} {} 
  END_DATA_PATH
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_CAP_CLK_PATH
END_PATH 19
PATH 20
  VIEW  analysis_slow
  CHECK_TYPE {Late External Delay Assertion}
  REF {} {}
  ENDPT {} {data_from_ram[6]} {} {v} {leading} {clk} {clk(C)(P)(analysis_slow)*}
  BEGINPT {} {ram_data[6]} {} {v} {leading} {clk} {clk(D)(P)(analysis_slow)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {External Delay} {1.000}
    {+} {Phase Shift} {5.000}
    {+} {CPPR Adjustment} {0.000}
    {=} {Required Time} {4.000}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {1.000}
    {=} {Slack Time} {3.000}
  END_SLK_CLC
  SLK 3.000
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {1.000}
    {=} {Beginpoint Arrival Time} {1.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {ram_data[6]} {v} {} {} {data_from_ram[6]} {} {} {} {0.100} {3.808} {1.000} {4.000} {} {2} {(0.00, 13.00) } 
    NET {} {} {} {} {} {data_from_ram[6]} {} {0.000} {0.000} {0.100} {3.808} {1.000} {4.000} {} {} {} 
  END_DATA_PATH
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_CAP_CLK_PATH
END_PATH 20
PATH 21
  VIEW  analysis_slow
  CHECK_TYPE {Late External Delay Assertion}
  REF {} {}
  ENDPT {} {data_from_ram[5]} {} {v} {leading} {clk} {clk(C)(P)(analysis_slow)*}
  BEGINPT {} {ram_data[5]} {} {v} {leading} {clk} {clk(D)(P)(analysis_slow)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {External Delay} {1.000}
    {+} {Phase Shift} {5.000}
    {+} {CPPR Adjustment} {0.000}
    {=} {Required Time} {4.000}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {1.000}
    {=} {Slack Time} {3.000}
  END_SLK_CLC
  SLK 3.000
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {1.000}
    {=} {Beginpoint Arrival Time} {1.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {ram_data[5]} {v} {} {} {data_from_ram[5]} {} {} {} {0.100} {3.963} {1.000} {4.000} {} {2} {(0.00, 11.00) } 
    NET {} {} {} {} {} {data_from_ram[5]} {} {0.000} {0.000} {0.100} {3.963} {1.000} {4.000} {} {} {} 
  END_DATA_PATH
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_CAP_CLK_PATH
END_PATH 21
PATH 22
  VIEW  analysis_slow
  CHECK_TYPE {Late External Delay Assertion}
  REF {} {}
  ENDPT {} {data_from_ram[7]} {} {v} {leading} {clk} {clk(C)(P)(analysis_slow)*}
  BEGINPT {} {ram_data[7]} {} {v} {leading} {clk} {clk(D)(P)(analysis_slow)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {External Delay} {1.000}
    {+} {Phase Shift} {5.000}
    {+} {CPPR Adjustment} {0.000}
    {=} {Required Time} {4.000}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {1.000}
    {=} {Slack Time} {3.000}
  END_SLK_CLC
  SLK 3.000
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {1.000}
    {=} {Beginpoint Arrival Time} {1.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {ram_data[7]} {v} {} {} {data_from_ram[7]} {} {} {} {0.100} {3.971} {1.000} {4.000} {} {2} {(0.00, 15.00) } 
    NET {} {} {} {} {} {data_from_ram[7]} {} {0.000} {0.000} {0.100} {3.971} {1.000} {4.000} {} {} {} 
  END_DATA_PATH
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_CAP_CLK_PATH
END_PATH 22
PATH 23
  VIEW  analysis_slow
  CHECK_TYPE {Setup Check}
  REF {id_to_wb1/id_and_ex1/id1/registerfile1/register_memory_reg_6__1_} {CK}
  ENDPT {id_to_wb1/id_and_ex1/id1/registerfile1/register_memory_reg_6__1_} {D} {DFF_X1} {v} {leading} {clk} {clk(C)(P)(analysis_slow)*}
  BEGINPT {} {rst_registerfile} {} {^} {leading} {clk} {clk(D)(P)(analysis_slow)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.168}
    {-} {Setup} {0.111}
    {+} {Phase Shift} {5.000}
    {+} {CPPR Adjustment} {0.000}
    {=} {Required Time} {5.057}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {1.930}
    {=} {Slack Time} {3.127}
  END_SLK_CLC
  SLK 3.127
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {1.000}
    {=} {Beginpoint Arrival Time} {1.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_registerfile} {^} {} {} {rst_registerfile} {} {} {} {0.100} {5.181} {1.000} {4.127} {} {2} {(19.00, 0.00) } 
    NET {} {} {} {} {} {rst_registerfile} {} {0.000} {0.000} {0.100} {5.181} {1.000} {4.127} {} {} {} 
    INST {id_to_wb1/id_and_ex1/id1/registerfile1/U30} {A2} {^} {ZN} {^} {} {OR2_X1} {0.324} {0.000} {0.233} {} {1.324} {4.451} {} {16} {(15.45, 27.55) (15.81, 27.17)} 
    NET {} {} {} {} {} {id_to_wb1/id_and_ex1/id1/registerfile1/n68} {} {0.000} {0.000} {0.233} {27.498} {1.325} {4.452} {} {} {} 
    INST {id_to_wb1/id_and_ex1/id1/registerfile1/U19} {A2} {^} {ZN} {^} {} {AND2_X1} {0.262} {0.000} {0.119} {} {1.587} {4.714} {} {8} {(16.21, 27.55) (16.57, 27.21)} 
    NET {} {} {} {} {} {id_to_wb1/id_and_ex1/id1/registerfile1/n86} {} {0.001} {0.000} {0.119} {13.363} {1.588} {4.715} {} {} {} 
    INST {id_to_wb1/id_and_ex1/id1/registerfile1/U105} {A1} {^} {ZN} {v} {} {NAND2_X1} {0.075} {0.000} {0.041} {} {1.663} {4.790} {} {2} {(20.91, 27.55) (20.77, 27.38)} 
    NET {} {} {} {} {} {id_to_wb1/id_and_ex1/id1/registerfile1/n89} {} {0.000} {0.000} {0.041} {3.154} {1.663} {4.790} {} {} {} 
    INST {id_to_wb1/id_and_ex1/id1/registerfile1/U25} {A} {v} {ZN} {^} {} {INV_X1} {0.177} {0.000} {0.141} {} {1.840} {4.967} {} {8} {(28.18, 27.55) (28.35, 27.17)} 
    NET {} {} {} {} {} {id_to_wb1/id_and_ex1/id1/registerfile1/n278} {} {0.001} {0.000} {0.141} {16.318} {1.841} {4.969} {} {} {} 
    INST {id_to_wb1/id_and_ex1/id1/registerfile1/U96} {B1} {^} {ZN} {v} {} {OAI22_X1} {0.089} {0.000} {0.043} {} {1.930} {5.057} {} {1} {(35.78, 19.14) (35.97, 19.01)} 
    NET {} {} {} {} {} {id_to_wb1/id_and_ex1/id1/registerfile1/n124} {} {0.000} {0.000} {0.043} {1.506} {1.930} {5.057} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.002} {11.023} {0.000} {-3.127} {} {5} {(21.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.001} {0.000} {0.002} {11.023} {0.001} {-3.126} {} {} {} 
    INST {id_to_wb1/id_and_ex1/id1/CTS_ccl_a_buf_00022} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.166} {0.000} {0.115} {} {0.167} {-2.960} {} {35} {(37.87, 21.95) (38.23, 21.60)} 
    NET {} {} {} {} {} {id_to_wb1/id_and_ex1/id1/CTS_3} {} {0.001} {0.000} {0.115} {40.200} {0.168} {-2.959} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 23
PATH 24
  VIEW  analysis_slow
  CHECK_TYPE {Setup Check}
  REF {id_to_wb1/id_and_ex1/id1/registerfile1/register_memory_reg_0__5_} {CK}
  ENDPT {id_to_wb1/id_and_ex1/id1/registerfile1/register_memory_reg_0__5_} {D} {DFF_X1} {v} {leading} {clk} {clk(C)(P)(analysis_slow)*}
  BEGINPT {} {rst_registerfile} {} {^} {leading} {clk} {clk(D)(P)(analysis_slow)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.165}
    {-} {Setup} {0.110}
    {+} {Phase Shift} {5.000}
    {+} {CPPR Adjustment} {0.000}
    {=} {Required Time} {5.056}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {1.928}
    {=} {Slack Time} {3.127}
  END_SLK_CLC
  SLK 3.127
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {1.000}
    {=} {Beginpoint Arrival Time} {1.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_registerfile} {^} {} {} {rst_registerfile} {} {} {} {0.100} {5.181} {1.000} {4.127} {} {2} {(19.00, 0.00) } 
    NET {} {} {} {} {} {rst_registerfile} {} {0.000} {0.000} {0.100} {5.181} {1.000} {4.128} {} {} {} 
    INST {id_to_wb1/id_and_ex1/id1/registerfile1/U30} {A2} {^} {ZN} {^} {} {OR2_X1} {0.324} {0.000} {0.233} {} {1.324} {4.452} {} {16} {(15.45, 27.55) (15.81, 27.17)} 
    NET {} {} {} {} {} {id_to_wb1/id_and_ex1/id1/registerfile1/n68} {} {0.000} {0.000} {0.233} {27.498} {1.325} {4.452} {} {} {} 
    INST {id_to_wb1/id_and_ex1/id1/registerfile1/U19} {A2} {^} {ZN} {^} {} {AND2_X1} {0.262} {0.000} {0.119} {} {1.587} {4.714} {} {8} {(16.21, 27.55) (16.57, 27.21)} 
    NET {} {} {} {} {} {id_to_wb1/id_and_ex1/id1/registerfile1/n86} {} {0.001} {0.000} {0.119} {13.363} {1.588} {4.715} {} {} {} 
    INST {id_to_wb1/id_and_ex1/id1/registerfile1/U26} {A1} {^} {ZN} {v} {} {NAND2_X1} {0.083} {0.000} {0.044} {} {1.670} {4.798} {} {2} {(22.23, 24.75) (22.10, 24.57)} 
    NET {} {} {} {} {} {id_to_wb1/id_and_ex1/id1/registerfile1/n108} {} {0.000} {0.000} {0.044} {4.052} {1.671} {4.798} {} {} {} 
    INST {id_to_wb1/id_and_ex1/id1/registerfile1/U11} {A} {v} {ZN} {^} {} {INV_X1} {0.171} {0.000} {0.133} {} {1.842} {4.969} {} {8} {(25.14, 13.54) (25.31, 13.17)} 
    NET {} {} {} {} {} {id_to_wb1/id_and_ex1/id1/registerfile1/n273} {} {0.000} {0.000} {0.133} {15.391} {1.842} {4.970} {} {} {} 
    INST {id_to_wb1/id_and_ex1/id1/registerfile1/U52} {B1} {^} {ZN} {v} {} {OAI22_X1} {0.086} {0.000} {0.040} {} {1.928} {5.056} {} {1} {(27.42, 13.54) (27.61, 13.41)} 
    NET {} {} {} {} {} {id_to_wb1/id_and_ex1/id1/registerfile1/n168} {} {0.000} {0.000} {0.040} {1.431} {1.928} {5.056} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.002} {11.023} {0.000} {-3.127} {} {5} {(21.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.002} {11.023} {0.000} {-3.127} {} {} {} 
    INST {id_to_wb1/id_and_ex1/id1/CTS_ccl_a_buf_00020} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.164} {0.000} {0.112} {} {0.164} {-2.963} {} {33} {(24.38, 10.75) (24.75, 10.40)} 
    NET {} {} {} {} {} {id_to_wb1/id_and_ex1/id1/CTS_2} {} {0.001} {0.000} {0.112} {39.237} {0.165} {-2.962} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 24
PATH 25
  VIEW  analysis_slow
  CHECK_TYPE {Setup Check}
  REF {id_to_wb1/id_and_ex1/id1/registerfile1/register_memory_reg_6__0_} {CK}
  ENDPT {id_to_wb1/id_and_ex1/id1/registerfile1/register_memory_reg_6__0_} {D} {DFF_X1} {v} {leading} {clk} {clk(C)(P)(analysis_slow)*}
  BEGINPT {} {rst_registerfile} {} {^} {leading} {clk} {clk(D)(P)(analysis_slow)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.167}
    {-} {Setup} {0.111}
    {+} {Phase Shift} {5.000}
    {+} {CPPR Adjustment} {0.000}
    {=} {Required Time} {5.057}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {1.929}
    {=} {Slack Time} {3.127}
  END_SLK_CLC
  SLK 3.127
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {1.000}
    {=} {Beginpoint Arrival Time} {1.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_registerfile} {^} {} {} {rst_registerfile} {} {} {} {0.100} {5.181} {1.000} {4.127} {} {2} {(19.00, 0.00) } 
    NET {} {} {} {} {} {rst_registerfile} {} {0.000} {0.000} {0.100} {5.181} {1.000} {4.128} {} {} {} 
    INST {id_to_wb1/id_and_ex1/id1/registerfile1/U30} {A2} {^} {ZN} {^} {} {OR2_X1} {0.324} {0.000} {0.233} {} {1.324} {4.452} {} {16} {(15.45, 27.55) (15.81, 27.17)} 
    NET {} {} {} {} {} {id_to_wb1/id_and_ex1/id1/registerfile1/n68} {} {0.000} {0.000} {0.233} {27.498} {1.325} {4.452} {} {} {} 
    INST {id_to_wb1/id_and_ex1/id1/registerfile1/U19} {A2} {^} {ZN} {^} {} {AND2_X1} {0.262} {0.000} {0.119} {} {1.587} {4.714} {} {8} {(16.21, 27.55) (16.57, 27.21)} 
    NET {} {} {} {} {} {id_to_wb1/id_and_ex1/id1/registerfile1/n86} {} {0.001} {0.000} {0.119} {13.363} {1.588} {4.715} {} {} {} 
    INST {id_to_wb1/id_and_ex1/id1/registerfile1/U105} {A1} {^} {ZN} {v} {} {NAND2_X1} {0.075} {0.000} {0.041} {} {1.663} {4.790} {} {2} {(20.91, 27.55) (20.77, 27.38)} 
    NET {} {} {} {} {} {id_to_wb1/id_and_ex1/id1/registerfile1/n89} {} {0.000} {0.000} {0.041} {3.154} {1.663} {4.790} {} {} {} 
    INST {id_to_wb1/id_and_ex1/id1/registerfile1/U25} {A} {v} {ZN} {^} {} {INV_X1} {0.177} {0.000} {0.141} {} {1.840} {4.968} {} {8} {(28.18, 27.55) (28.35, 27.17)} 
    NET {} {} {} {} {} {id_to_wb1/id_and_ex1/id1/registerfile1/n278} {} {0.002} {0.000} {0.141} {16.318} {1.842} {4.969} {} {} {} 
    INST {id_to_wb1/id_and_ex1/id1/registerfile1/U95} {B1} {^} {ZN} {v} {} {OAI22_X1} {0.087} {0.000} {0.043} {} {1.929} {5.056} {} {1} {(44.71, 16.34) (44.90, 16.21)} 
    NET {} {} {} {} {} {id_to_wb1/id_and_ex1/id1/registerfile1/n125} {} {0.000} {0.000} {0.043} {1.350} {1.929} {5.057} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.002} {11.023} {0.000} {-3.127} {} {5} {(21.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.002} {11.023} {0.000} {-3.127} {} {} {} 
    INST {id_to_wb1/id_and_ex1/id1/CTS_ccl_a_buf_00020} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.164} {0.000} {0.112} {} {0.164} {-2.963} {} {33} {(24.38, 10.75) (24.75, 10.40)} 
    NET {} {} {} {} {} {id_to_wb1/id_and_ex1/id1/CTS_2} {} {0.003} {0.000} {0.112} {39.237} {0.167} {-2.960} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 25
PATH 26
  VIEW  analysis_slow
  CHECK_TYPE {Setup Check}
  REF {id_to_wb1/id_and_ex1/id1/registerfile1/register_memory_reg_0__1_} {CK}
  ENDPT {id_to_wb1/id_and_ex1/id1/registerfile1/register_memory_reg_0__1_} {D} {DFF_X1} {v} {leading} {clk} {clk(C)(P)(analysis_slow)*}
  BEGINPT {} {rst_registerfile} {} {^} {leading} {clk} {clk(D)(P)(analysis_slow)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.166}
    {-} {Setup} {0.110}
    {+} {Phase Shift} {5.000}
    {+} {CPPR Adjustment} {0.000}
    {=} {Required Time} {5.056}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {1.929}
    {=} {Slack Time} {3.128}
  END_SLK_CLC
  SLK 3.128
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {1.000}
    {=} {Beginpoint Arrival Time} {1.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_registerfile} {^} {} {} {rst_registerfile} {} {} {} {0.100} {5.181} {1.000} {4.128} {} {2} {(19.00, 0.00) } 
    NET {} {} {} {} {} {rst_registerfile} {} {0.000} {0.000} {0.100} {5.181} {1.000} {4.128} {} {} {} 
    INST {id_to_wb1/id_and_ex1/id1/registerfile1/U30} {A2} {^} {ZN} {^} {} {OR2_X1} {0.324} {0.000} {0.233} {} {1.324} {4.452} {} {16} {(15.45, 27.55) (15.81, 27.17)} 
    NET {} {} {} {} {} {id_to_wb1/id_and_ex1/id1/registerfile1/n68} {} {0.000} {0.000} {0.233} {27.498} {1.325} {4.452} {} {} {} 
    INST {id_to_wb1/id_and_ex1/id1/registerfile1/U19} {A2} {^} {ZN} {^} {} {AND2_X1} {0.262} {0.000} {0.119} {} {1.587} {4.715} {} {8} {(16.21, 27.55) (16.57, 27.21)} 
    NET {} {} {} {} {} {id_to_wb1/id_and_ex1/id1/registerfile1/n86} {} {0.001} {0.000} {0.119} {13.363} {1.588} {4.715} {} {} {} 
    INST {id_to_wb1/id_and_ex1/id1/registerfile1/U26} {A1} {^} {ZN} {v} {} {NAND2_X1} {0.083} {0.000} {0.044} {} {1.670} {4.798} {} {2} {(22.23, 24.75) (22.10, 24.57)} 
    NET {} {} {} {} {} {id_to_wb1/id_and_ex1/id1/registerfile1/n108} {} {0.000} {0.000} {0.044} {4.052} {1.671} {4.798} {} {} {} 
    INST {id_to_wb1/id_and_ex1/id1/registerfile1/U11} {A} {v} {ZN} {^} {} {INV_X1} {0.171} {0.000} {0.133} {} {1.842} {4.969} {} {8} {(25.14, 13.54) (25.31, 13.17)} 
    NET {} {} {} {} {} {id_to_wb1/id_and_ex1/id1/registerfile1/n273} {} {0.001} {0.000} {0.133} {15.391} {1.843} {4.970} {} {} {} 
    INST {id_to_wb1/id_and_ex1/id1/registerfile1/U48} {B1} {^} {ZN} {v} {} {OAI22_X1} {0.086} {0.000} {0.040} {} {1.929} {5.056} {} {1} {(35.28, 9.70) (35.09, 9.83)} 
    NET {} {} {} {} {} {id_to_wb1/id_and_ex1/id1/registerfile1/n172} {} {0.000} {0.000} {0.040} {1.393} {1.929} {5.056} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.002} {11.023} {0.000} {-3.128} {} {5} {(21.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.002} {11.023} {0.000} {-3.127} {} {} {} 
    INST {id_to_wb1/id_and_ex1/id1/CTS_ccl_a_buf_00020} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.164} {0.000} {0.112} {} {0.164} {-2.963} {} {33} {(24.38, 10.75) (24.75, 10.40)} 
    NET {} {} {} {} {} {id_to_wb1/id_and_ex1/id1/CTS_2} {} {0.001} {0.000} {0.112} {39.237} {0.166} {-2.962} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 26
PATH 27
  VIEW  analysis_slow
  CHECK_TYPE {Setup Check}
  REF {id_to_wb1/id_and_ex1/id1/registerfile1/register_memory_reg_0__2_} {CK}
  ENDPT {id_to_wb1/id_and_ex1/id1/registerfile1/register_memory_reg_0__2_} {D} {DFF_X1} {v} {leading} {clk} {clk(C)(P)(analysis_slow)*}
  BEGINPT {} {rst_registerfile} {} {^} {leading} {clk} {clk(D)(P)(analysis_slow)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.166}
    {-} {Setup} {0.110}
    {+} {Phase Shift} {5.000}
    {+} {CPPR Adjustment} {0.000}
    {=} {Required Time} {5.056}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {1.928}
    {=} {Slack Time} {3.128}
  END_SLK_CLC
  SLK 3.128
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {1.000}
    {=} {Beginpoint Arrival Time} {1.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_registerfile} {^} {} {} {rst_registerfile} {} {} {} {0.100} {5.181} {1.000} {4.128} {} {2} {(19.00, 0.00) } 
    NET {} {} {} {} {} {rst_registerfile} {} {0.000} {0.000} {0.100} {5.181} {1.000} {4.128} {} {} {} 
    INST {id_to_wb1/id_and_ex1/id1/registerfile1/U30} {A2} {^} {ZN} {^} {} {OR2_X1} {0.324} {0.000} {0.233} {} {1.324} {4.453} {} {16} {(15.45, 27.55) (15.81, 27.17)} 
    NET {} {} {} {} {} {id_to_wb1/id_and_ex1/id1/registerfile1/n68} {} {0.000} {0.000} {0.233} {27.498} {1.325} {4.453} {} {} {} 
    INST {id_to_wb1/id_and_ex1/id1/registerfile1/U19} {A2} {^} {ZN} {^} {} {AND2_X1} {0.262} {0.000} {0.119} {} {1.587} {4.715} {} {8} {(16.21, 27.55) (16.57, 27.21)} 
    NET {} {} {} {} {} {id_to_wb1/id_and_ex1/id1/registerfile1/n86} {} {0.001} {0.000} {0.119} {13.363} {1.588} {4.716} {} {} {} 
    INST {id_to_wb1/id_and_ex1/id1/registerfile1/U26} {A1} {^} {ZN} {v} {} {NAND2_X1} {0.083} {0.000} {0.044} {} {1.670} {4.799} {} {2} {(22.23, 24.75) (22.10, 24.57)} 
    NET {} {} {} {} {} {id_to_wb1/id_and_ex1/id1/registerfile1/n108} {} {0.000} {0.000} {0.044} {4.052} {1.671} {4.799} {} {} {} 
    INST {id_to_wb1/id_and_ex1/id1/registerfile1/U11} {A} {v} {ZN} {^} {} {INV_X1} {0.171} {0.000} {0.133} {} {1.842} {4.970} {} {8} {(25.14, 13.54) (25.31, 13.17)} 
    NET {} {} {} {} {} {id_to_wb1/id_and_ex1/id1/registerfile1/n273} {} {0.000} {0.000} {0.133} {15.391} {1.842} {4.970} {} {} {} 
    INST {id_to_wb1/id_and_ex1/id1/registerfile1/U49} {B1} {^} {ZN} {v} {} {OAI22_X1} {0.086} {0.000} {0.040} {} {1.928} {5.056} {} {1} {(24.07, 10.75) (23.88, 10.61)} 
    NET {} {} {} {} {} {id_to_wb1/id_and_ex1/id1/registerfile1/n171} {} {0.000} {0.000} {0.040} {1.390} {1.928} {5.056} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.002} {11.023} {0.000} {-3.128} {} {5} {(21.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.002} {11.023} {0.000} {-3.128} {} {} {} 
    INST {id_to_wb1/id_and_ex1/id1/CTS_ccl_a_buf_00020} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.164} {0.000} {0.112} {} {0.164} {-2.964} {} {33} {(24.38, 10.75) (24.75, 10.40)} 
    NET {} {} {} {} {} {id_to_wb1/id_and_ex1/id1/CTS_2} {} {0.001} {0.000} {0.112} {39.237} {0.166} {-2.963} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 27
PATH 28
  VIEW  analysis_slow
  CHECK_TYPE {Setup Check}
  REF {id_to_wb1/id_and_ex1/id1/registerfile1/register_memory_reg_0__7_} {CK}
  ENDPT {id_to_wb1/id_and_ex1/id1/registerfile1/register_memory_reg_0__7_} {D} {DFF_X1} {v} {leading} {clk} {clk(C)(P)(analysis_slow)*}
  BEGINPT {} {rst_registerfile} {} {^} {leading} {clk} {clk(D)(P)(analysis_slow)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.167}
    {-} {Setup} {0.109}
    {+} {Phase Shift} {5.000}
    {+} {CPPR Adjustment} {0.000}
    {=} {Required Time} {5.057}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {1.929}
    {=} {Slack Time} {3.129}
  END_SLK_CLC
  SLK 3.129
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {1.000}
    {=} {Beginpoint Arrival Time} {1.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_registerfile} {^} {} {} {rst_registerfile} {} {} {} {0.100} {5.181} {1.000} {4.129} {} {2} {(19.00, 0.00) } 
    NET {} {} {} {} {} {rst_registerfile} {} {0.000} {0.000} {0.100} {5.181} {1.000} {4.129} {} {} {} 
    INST {id_to_wb1/id_and_ex1/id1/registerfile1/U30} {A2} {^} {ZN} {^} {} {OR2_X1} {0.324} {0.000} {0.233} {} {1.324} {4.453} {} {16} {(15.45, 27.55) (15.81, 27.17)} 
    NET {} {} {} {} {} {id_to_wb1/id_and_ex1/id1/registerfile1/n68} {} {0.000} {0.000} {0.233} {27.498} {1.325} {4.454} {} {} {} 
    INST {id_to_wb1/id_and_ex1/id1/registerfile1/U19} {A2} {^} {ZN} {^} {} {AND2_X1} {0.262} {0.000} {0.119} {} {1.587} {4.716} {} {8} {(16.21, 27.55) (16.57, 27.21)} 
    NET {} {} {} {} {} {id_to_wb1/id_and_ex1/id1/registerfile1/n86} {} {0.001} {0.000} {0.119} {13.363} {1.588} {4.716} {} {} {} 
    INST {id_to_wb1/id_and_ex1/id1/registerfile1/U26} {A1} {^} {ZN} {v} {} {NAND2_X1} {0.083} {0.000} {0.044} {} {1.670} {4.799} {} {2} {(22.23, 24.75) (22.10, 24.57)} 
    NET {} {} {} {} {} {id_to_wb1/id_and_ex1/id1/registerfile1/n108} {} {0.000} {0.000} {0.044} {4.052} {1.671} {4.800} {} {} {} 
    INST {id_to_wb1/id_and_ex1/id1/registerfile1/U11} {A} {v} {ZN} {^} {} {INV_X1} {0.171} {0.000} {0.133} {} {1.842} {4.971} {} {8} {(25.14, 13.54) (25.31, 13.17)} 
    NET {} {} {} {} {} {id_to_wb1/id_and_ex1/id1/registerfile1/n273} {} {0.001} {0.000} {0.133} {15.391} {1.843} {4.972} {} {} {} 
    INST {id_to_wb1/id_and_ex1/id1/registerfile1/U54} {B1} {^} {ZN} {v} {} {OAI22_X1} {0.086} {0.000} {0.040} {} {1.929} {5.057} {} {1} {(39.20, 10.75) (39.39, 10.61)} 
    NET {} {} {} {} {} {id_to_wb1/id_and_ex1/id1/registerfile1/n166} {} {0.000} {0.000} {0.040} {1.367} {1.929} {5.057} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.002} {11.023} {0.000} {-3.129} {} {5} {(21.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.002} {11.023} {0.000} {-3.129} {} {} {} 
    INST {id_to_wb1/id_and_ex1/id1/CTS_ccl_a_buf_00020} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.164} {0.000} {0.112} {} {0.164} {-2.964} {} {33} {(24.38, 10.75) (24.75, 10.40)} 
    NET {} {} {} {} {} {id_to_wb1/id_and_ex1/id1/CTS_2} {} {0.002} {0.000} {0.112} {39.237} {0.167} {-2.962} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 28
PATH 29
  VIEW  analysis_slow
  CHECK_TYPE {Setup Check}
  REF {id_to_wb1/id_and_ex1/id1/registerfile1/register_memory_reg_6__6_} {CK}
  ENDPT {id_to_wb1/id_and_ex1/id1/registerfile1/register_memory_reg_6__6_} {D} {DFF_X1} {v} {leading} {clk} {clk(C)(P)(analysis_slow)*}
  BEGINPT {} {rst_registerfile} {} {^} {leading} {clk} {clk(D)(P)(analysis_slow)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.168}
    {-} {Setup} {0.110}
    {+} {Phase Shift} {5.000}
    {+} {CPPR Adjustment} {0.000}
    {=} {Required Time} {5.058}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {1.929}
    {=} {Slack Time} {3.129}
  END_SLK_CLC
  SLK 3.129
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {1.000}
    {=} {Beginpoint Arrival Time} {1.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_registerfile} {^} {} {} {rst_registerfile} {} {} {} {0.100} {5.181} {1.000} {4.129} {} {2} {(19.00, 0.00) } 
    NET {} {} {} {} {} {rst_registerfile} {} {0.000} {0.000} {0.100} {5.181} {1.000} {4.129} {} {} {} 
    INST {id_to_wb1/id_and_ex1/id1/registerfile1/U30} {A2} {^} {ZN} {^} {} {OR2_X1} {0.324} {0.000} {0.233} {} {1.324} {4.453} {} {16} {(15.45, 27.55) (15.81, 27.17)} 
    NET {} {} {} {} {} {id_to_wb1/id_and_ex1/id1/registerfile1/n68} {} {0.000} {0.000} {0.233} {27.498} {1.325} {4.454} {} {} {} 
    INST {id_to_wb1/id_and_ex1/id1/registerfile1/U19} {A2} {^} {ZN} {^} {} {AND2_X1} {0.262} {0.000} {0.119} {} {1.587} {4.716} {} {8} {(16.21, 27.55) (16.57, 27.21)} 
    NET {} {} {} {} {} {id_to_wb1/id_and_ex1/id1/registerfile1/n86} {} {0.001} {0.000} {0.119} {13.363} {1.588} {4.717} {} {} {} 
    INST {id_to_wb1/id_and_ex1/id1/registerfile1/U105} {A1} {^} {ZN} {v} {} {NAND2_X1} {0.075} {0.000} {0.041} {} {1.663} {4.792} {} {2} {(20.91, 27.55) (20.77, 27.38)} 
    NET {} {} {} {} {} {id_to_wb1/id_and_ex1/id1/registerfile1/n89} {} {0.000} {0.000} {0.041} {3.154} {1.663} {4.792} {} {} {} 
    INST {id_to_wb1/id_and_ex1/id1/registerfile1/U25} {A} {v} {ZN} {^} {} {INV_X1} {0.177} {0.000} {0.141} {} {1.840} {4.969} {} {8} {(28.18, 27.55) (28.35, 27.17)} 
    NET {} {} {} {} {} {id_to_wb1/id_and_ex1/id1/registerfile1/n278} {} {0.001} {0.000} {0.141} {16.318} {1.842} {4.971} {} {} {} 
    INST {id_to_wb1/id_and_ex1/id1/registerfile1/U101} {B1} {^} {ZN} {v} {} {OAI22_X1} {0.087} {0.000} {0.043} {} {1.928} {5.058} {} {1} {(39.96, 21.95) (40.15, 21.81)} 
    NET {} {} {} {} {} {id_to_wb1/id_and_ex1/id1/registerfile1/n119} {} {0.000} {0.000} {0.043} {1.301} {1.929} {5.058} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.002} {11.023} {0.000} {-3.129} {} {5} {(21.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.001} {0.000} {0.002} {11.023} {0.001} {-3.128} {} {} {} 
    INST {id_to_wb1/id_and_ex1/id1/CTS_ccl_a_buf_00022} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.166} {0.000} {0.115} {} {0.167} {-2.962} {} {35} {(37.87, 21.95) (38.23, 21.60)} 
    NET {} {} {} {} {} {id_to_wb1/id_and_ex1/id1/CTS_3} {} {0.001} {0.000} {0.115} {40.200} {0.168} {-2.961} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 29
PATH 30
  VIEW  analysis_slow
  CHECK_TYPE {Setup Check}
  REF {id_to_wb1/id_and_ex1/id1/registerfile1/register_memory_reg_0__0_} {CK}
  ENDPT {id_to_wb1/id_and_ex1/id1/registerfile1/register_memory_reg_0__0_} {D} {DFF_X1} {v} {leading} {clk} {clk(C)(P)(analysis_slow)*}
  BEGINPT {} {rst_registerfile} {} {^} {leading} {clk} {clk(D)(P)(analysis_slow)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.167}
    {-} {Setup} {0.109}
    {+} {Phase Shift} {5.000}
    {+} {CPPR Adjustment} {0.000}
    {=} {Required Time} {5.058}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {1.928}
    {=} {Slack Time} {3.129}
  END_SLK_CLC
  SLK 3.129
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {1.000}
    {=} {Beginpoint Arrival Time} {1.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_registerfile} {^} {} {} {rst_registerfile} {} {} {} {0.100} {5.181} {1.000} {4.129} {} {2} {(19.00, 0.00) } 
    NET {} {} {} {} {} {rst_registerfile} {} {0.000} {0.000} {0.100} {5.181} {1.000} {4.130} {} {} {} 
    INST {id_to_wb1/id_and_ex1/id1/registerfile1/U30} {A2} {^} {ZN} {^} {} {OR2_X1} {0.324} {0.000} {0.233} {} {1.324} {4.454} {} {16} {(15.45, 27.55) (15.81, 27.17)} 
    NET {} {} {} {} {} {id_to_wb1/id_and_ex1/id1/registerfile1/n68} {} {0.000} {0.000} {0.233} {27.498} {1.325} {4.454} {} {} {} 
    INST {id_to_wb1/id_and_ex1/id1/registerfile1/U19} {A2} {^} {ZN} {^} {} {AND2_X1} {0.262} {0.000} {0.119} {} {1.587} {4.716} {} {8} {(16.21, 27.55) (16.57, 27.21)} 
    NET {} {} {} {} {} {id_to_wb1/id_and_ex1/id1/registerfile1/n86} {} {0.001} {0.000} {0.119} {13.363} {1.588} {4.717} {} {} {} 
    INST {id_to_wb1/id_and_ex1/id1/registerfile1/U26} {A1} {^} {ZN} {v} {} {NAND2_X1} {0.083} {0.000} {0.044} {} {1.671} {4.800} {} {2} {(22.23, 24.75) (22.10, 24.57)} 
    NET {} {} {} {} {} {id_to_wb1/id_and_ex1/id1/registerfile1/n108} {} {0.000} {0.000} {0.044} {4.052} {1.671} {4.800} {} {} {} 
    INST {id_to_wb1/id_and_ex1/id1/registerfile1/U11} {A} {v} {ZN} {^} {} {INV_X1} {0.171} {0.000} {0.133} {} {1.842} {4.971} {} {8} {(25.14, 13.54) (25.31, 13.17)} 
    NET {} {} {} {} {} {id_to_wb1/id_and_ex1/id1/registerfile1/n273} {} {0.001} {0.000} {0.133} {15.391} {1.843} {4.972} {} {} {} 
    INST {id_to_wb1/id_and_ex1/id1/registerfile1/U47} {B1} {^} {ZN} {v} {} {OAI22_X1} {0.085} {0.000} {0.040} {} {1.928} {5.057} {} {1} {(39.20, 9.70) (39.39, 9.83)} 
    NET {} {} {} {} {} {id_to_wb1/id_and_ex1/id1/registerfile1/n173} {} {0.000} {0.000} {0.040} {1.324} {1.928} {5.058} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.002} {11.023} {0.000} {-3.129} {} {5} {(21.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.002} {11.023} {0.000} {-3.129} {} {} {} 
    INST {id_to_wb1/id_and_ex1/id1/CTS_ccl_a_buf_00020} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.164} {0.000} {0.112} {} {0.164} {-2.965} {} {33} {(24.38, 10.75) (24.75, 10.40)} 
    NET {} {} {} {} {} {id_to_wb1/id_and_ex1/id1/CTS_2} {} {0.002} {0.000} {0.112} {39.237} {0.167} {-2.962} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 30
PATH 31
  VIEW  analysis_slow
  CHECK_TYPE {Setup Check}
  REF {id_to_wb1/id_and_ex1/id1/registerfile1/register_memory_reg_0__4_} {CK}
  ENDPT {id_to_wb1/id_and_ex1/id1/registerfile1/register_memory_reg_0__4_} {D} {DFF_X1} {v} {leading} {clk} {clk(C)(P)(analysis_slow)*}
  BEGINPT {} {rst_registerfile} {} {^} {leading} {clk} {clk(D)(P)(analysis_slow)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.167}
    {-} {Setup} {0.109}
    {+} {Phase Shift} {5.000}
    {+} {CPPR Adjustment} {0.000}
    {=} {Required Time} {5.057}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {1.928}
    {=} {Slack Time} {3.129}
  END_SLK_CLC
  SLK 3.129
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {1.000}
    {=} {Beginpoint Arrival Time} {1.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_registerfile} {^} {} {} {rst_registerfile} {} {} {} {0.100} {5.181} {1.000} {4.129} {} {2} {(19.00, 0.00) } 
    NET {} {} {} {} {} {rst_registerfile} {} {0.000} {0.000} {0.100} {5.181} {1.000} {4.130} {} {} {} 
    INST {id_to_wb1/id_and_ex1/id1/registerfile1/U30} {A2} {^} {ZN} {^} {} {OR2_X1} {0.324} {0.000} {0.233} {} {1.324} {4.454} {} {16} {(15.45, 27.55) (15.81, 27.17)} 
    NET {} {} {} {} {} {id_to_wb1/id_and_ex1/id1/registerfile1/n68} {} {0.000} {0.000} {0.233} {27.498} {1.325} {4.454} {} {} {} 
    INST {id_to_wb1/id_and_ex1/id1/registerfile1/U19} {A2} {^} {ZN} {^} {} {AND2_X1} {0.262} {0.000} {0.119} {} {1.587} {4.716} {} {8} {(16.21, 27.55) (16.57, 27.21)} 
    NET {} {} {} {} {} {id_to_wb1/id_and_ex1/id1/registerfile1/n86} {} {0.001} {0.000} {0.119} {13.363} {1.588} {4.717} {} {} {} 
    INST {id_to_wb1/id_and_ex1/id1/registerfile1/U26} {A1} {^} {ZN} {v} {} {NAND2_X1} {0.083} {0.000} {0.044} {} {1.671} {4.800} {} {2} {(22.23, 24.75) (22.10, 24.57)} 
    NET {} {} {} {} {} {id_to_wb1/id_and_ex1/id1/registerfile1/n108} {} {0.000} {0.000} {0.044} {4.052} {1.671} {4.800} {} {} {} 
    INST {id_to_wb1/id_and_ex1/id1/registerfile1/U11} {A} {v} {ZN} {^} {} {INV_X1} {0.171} {0.000} {0.133} {} {1.842} {4.971} {} {8} {(25.14, 13.54) (25.31, 13.17)} 
    NET {} {} {} {} {} {id_to_wb1/id_and_ex1/id1/registerfile1/n273} {} {0.001} {0.000} {0.133} {15.391} {1.843} {4.972} {} {} {} 
    INST {id_to_wb1/id_and_ex1/id1/registerfile1/U51} {B1} {^} {ZN} {v} {} {OAI22_X1} {0.085} {0.000} {0.040} {} {1.928} {5.057} {} {1} {(36.35, 9.70) (36.54, 9.83)} 
    NET {} {} {} {} {} {id_to_wb1/id_and_ex1/id1/registerfile1/n169} {} {0.000} {0.000} {0.040} {1.292} {1.928} {5.057} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.002} {11.023} {0.000} {-3.129} {} {5} {(21.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.002} {11.023} {0.000} {-3.129} {} {} {} 
    INST {id_to_wb1/id_and_ex1/id1/CTS_ccl_a_buf_00020} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.164} {0.000} {0.112} {} {0.164} {-2.965} {} {33} {(24.38, 10.75) (24.75, 10.40)} 
    NET {} {} {} {} {} {id_to_wb1/id_and_ex1/id1/CTS_2} {} {0.002} {0.000} {0.112} {39.237} {0.167} {-2.963} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 31
PATH 32
  VIEW  analysis_slow
  CHECK_TYPE {Setup Check}
  REF {id_to_wb1/id_and_ex1/id1/registerfile1/register_memory_reg_0__3_} {CK}
  ENDPT {id_to_wb1/id_and_ex1/id1/registerfile1/register_memory_reg_0__3_} {D} {DFF_X1} {v} {leading} {clk} {clk(C)(P)(analysis_slow)*}
  BEGINPT {} {rst_registerfile} {} {^} {leading} {clk} {clk(D)(P)(analysis_slow)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.165}
    {-} {Setup} {0.109}
    {+} {Phase Shift} {5.000}
    {+} {CPPR Adjustment} {0.000}
    {=} {Required Time} {5.056}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {1.926}
    {=} {Slack Time} {3.130}
  END_SLK_CLC
  SLK 3.130
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {1.000}
    {=} {Beginpoint Arrival Time} {1.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_registerfile} {^} {} {} {rst_registerfile} {} {} {} {0.100} {5.181} {1.000} {4.130} {} {2} {(19.00, 0.00) } 
    NET {} {} {} {} {} {rst_registerfile} {} {0.000} {0.000} {0.100} {5.181} {1.000} {4.130} {} {} {} 
    INST {id_to_wb1/id_and_ex1/id1/registerfile1/U30} {A2} {^} {ZN} {^} {} {OR2_X1} {0.324} {0.000} {0.233} {} {1.324} {4.454} {} {16} {(15.45, 27.55) (15.81, 27.17)} 
    NET {} {} {} {} {} {id_to_wb1/id_and_ex1/id1/registerfile1/n68} {} {0.000} {0.000} {0.233} {27.498} {1.325} {4.455} {} {} {} 
    INST {id_to_wb1/id_and_ex1/id1/registerfile1/U19} {A2} {^} {ZN} {^} {} {AND2_X1} {0.262} {0.000} {0.119} {} {1.587} {4.717} {} {8} {(16.21, 27.55) (16.57, 27.21)} 
    NET {} {} {} {} {} {id_to_wb1/id_and_ex1/id1/registerfile1/n86} {} {0.001} {0.000} {0.119} {13.363} {1.588} {4.717} {} {} {} 
    INST {id_to_wb1/id_and_ex1/id1/registerfile1/U26} {A1} {^} {ZN} {v} {} {NAND2_X1} {0.083} {0.000} {0.044} {} {1.671} {4.800} {} {2} {(22.23, 24.75) (22.10, 24.57)} 
    NET {} {} {} {} {} {id_to_wb1/id_and_ex1/id1/registerfile1/n108} {} {0.000} {0.000} {0.044} {4.052} {1.671} {4.801} {} {} {} 
    INST {id_to_wb1/id_and_ex1/id1/registerfile1/U11} {A} {v} {ZN} {^} {} {INV_X1} {0.171} {0.000} {0.133} {} {1.842} {4.972} {} {8} {(25.14, 13.54) (25.31, 13.17)} 
    NET {} {} {} {} {} {id_to_wb1/id_and_ex1/id1/registerfile1/n273} {} {0.000} {0.000} {0.133} {15.391} {1.842} {4.972} {} {} {} 
    INST {id_to_wb1/id_and_ex1/id1/registerfile1/U50} {B1} {^} {ZN} {v} {} {OAI22_X1} {0.084} {0.000} {0.039} {} {1.926} {5.056} {} {1} {(26.09, 13.54) (26.28, 13.41)} 
    NET {} {} {} {} {} {id_to_wb1/id_and_ex1/id1/registerfile1/n170} {} {0.000} {0.000} {0.039} {1.209} {1.926} {5.056} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.002} {11.023} {0.000} {-3.130} {} {5} {(21.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.002} {11.023} {0.000} {-3.130} {} {} {} 
    INST {id_to_wb1/id_and_ex1/id1/CTS_ccl_a_buf_00020} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.164} {0.000} {0.112} {} {0.164} {-2.965} {} {33} {(24.38, 10.75) (24.75, 10.40)} 
    NET {} {} {} {} {} {id_to_wb1/id_and_ex1/id1/CTS_2} {} {0.001} {0.000} {0.112} {39.237} {0.165} {-2.965} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 32
PATH 33
  VIEW  analysis_slow
  CHECK_TYPE {Setup Check}
  REF {id_to_wb1/id_and_ex1/id1/registerfile1/register_memory_reg_6__7_} {CK}
  ENDPT {id_to_wb1/id_and_ex1/id1/registerfile1/register_memory_reg_6__7_} {D} {DFF_X1} {v} {leading} {clk} {clk(C)(P)(analysis_slow)*}
  BEGINPT {} {rst_registerfile} {} {^} {leading} {clk} {clk(D)(P)(analysis_slow)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.169}
    {-} {Setup} {0.110}
    {+} {Phase Shift} {5.000}
    {+} {CPPR Adjustment} {0.000}
    {=} {Required Time} {5.059}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {1.929}
    {=} {Slack Time} {3.130}
  END_SLK_CLC
  SLK 3.130
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {1.000}
    {=} {Beginpoint Arrival Time} {1.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_registerfile} {^} {} {} {rst_registerfile} {} {} {} {0.100} {5.181} {1.000} {4.130} {} {2} {(19.00, 0.00) } 
    NET {} {} {} {} {} {rst_registerfile} {} {0.000} {0.000} {0.100} {5.181} {1.000} {4.130} {} {} {} 
    INST {id_to_wb1/id_and_ex1/id1/registerfile1/U30} {A2} {^} {ZN} {^} {} {OR2_X1} {0.324} {0.000} {0.233} {} {1.324} {4.454} {} {16} {(15.45, 27.55) (15.81, 27.17)} 
    NET {} {} {} {} {} {id_to_wb1/id_and_ex1/id1/registerfile1/n68} {} {0.000} {0.000} {0.233} {27.498} {1.325} {4.455} {} {} {} 
    INST {id_to_wb1/id_and_ex1/id1/registerfile1/U19} {A2} {^} {ZN} {^} {} {AND2_X1} {0.262} {0.000} {0.119} {} {1.587} {4.717} {} {8} {(16.21, 27.55) (16.57, 27.21)} 
    NET {} {} {} {} {} {id_to_wb1/id_and_ex1/id1/registerfile1/n86} {} {0.001} {0.000} {0.119} {13.363} {1.588} {4.718} {} {} {} 
    INST {id_to_wb1/id_and_ex1/id1/registerfile1/U105} {A1} {^} {ZN} {v} {} {NAND2_X1} {0.075} {0.000} {0.041} {} {1.663} {4.793} {} {2} {(20.91, 27.55) (20.77, 27.38)} 
    NET {} {} {} {} {} {id_to_wb1/id_and_ex1/id1/registerfile1/n89} {} {0.000} {0.000} {0.041} {3.154} {1.663} {4.793} {} {} {} 
    INST {id_to_wb1/id_and_ex1/id1/registerfile1/U25} {A} {v} {ZN} {^} {} {INV_X1} {0.177} {0.000} {0.141} {} {1.840} {4.970} {} {8} {(28.18, 27.55) (28.35, 27.17)} 
    NET {} {} {} {} {} {id_to_wb1/id_and_ex1/id1/registerfile1/n278} {} {0.002} {0.000} {0.141} {16.318} {1.842} {4.972} {} {} {} 
    INST {id_to_wb1/id_and_ex1/id1/registerfile1/U102} {B1} {^} {ZN} {v} {} {OAI22_X1} {0.087} {0.000} {0.043} {} {1.929} {5.059} {} {1} {(44.52, 20.89) (44.71, 21.03)} 
    NET {} {} {} {} {} {id_to_wb1/id_and_ex1/id1/registerfile1/n118} {} {0.000} {0.000} {0.043} {1.343} {1.929} {5.059} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.002} {11.023} {0.000} {-3.130} {} {5} {(21.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.001} {0.000} {0.002} {11.023} {0.001} {-3.129} {} {} {} 
    INST {id_to_wb1/id_and_ex1/id1/CTS_ccl_a_buf_00022} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.166} {0.000} {0.115} {} {0.167} {-2.963} {} {35} {(37.87, 21.95) (38.23, 21.60)} 
    NET {} {} {} {} {} {id_to_wb1/id_and_ex1/id1/CTS_3} {} {0.002} {0.000} {0.115} {40.200} {0.169} {-2.961} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 33
PATH 34
  VIEW  analysis_slow
  CHECK_TYPE {Setup Check}
  REF {id_to_wb1/id_and_ex1/id1/registerfile1/register_memory_reg_0__6_} {CK}
  ENDPT {id_to_wb1/id_and_ex1/id1/registerfile1/register_memory_reg_0__6_} {D} {DFF_X1} {v} {leading} {clk} {clk(C)(P)(analysis_slow)*}
  BEGINPT {} {rst_registerfile} {} {^} {leading} {clk} {clk(D)(P)(analysis_slow)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.167}
    {-} {Setup} {0.109}
    {+} {Phase Shift} {5.000}
    {+} {CPPR Adjustment} {0.000}
    {=} {Required Time} {5.058}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {1.927}
    {=} {Slack Time} {3.130}
  END_SLK_CLC
  SLK 3.130
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {1.000}
    {=} {Beginpoint Arrival Time} {1.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_registerfile} {^} {} {} {rst_registerfile} {} {} {} {0.100} {5.181} {1.000} {4.130} {} {2} {(19.00, 0.00) } 
    NET {} {} {} {} {} {rst_registerfile} {} {0.000} {0.000} {0.100} {5.181} {1.000} {4.131} {} {} {} 
    INST {id_to_wb1/id_and_ex1/id1/registerfile1/U30} {A2} {^} {ZN} {^} {} {OR2_X1} {0.324} {0.000} {0.233} {} {1.324} {4.455} {} {16} {(15.45, 27.55) (15.81, 27.17)} 
    NET {} {} {} {} {} {id_to_wb1/id_and_ex1/id1/registerfile1/n68} {} {0.000} {0.000} {0.233} {27.498} {1.325} {4.455} {} {} {} 
    INST {id_to_wb1/id_and_ex1/id1/registerfile1/U19} {A2} {^} {ZN} {^} {} {AND2_X1} {0.262} {0.000} {0.119} {} {1.587} {4.717} {} {8} {(16.21, 27.55) (16.57, 27.21)} 
    NET {} {} {} {} {} {id_to_wb1/id_and_ex1/id1/registerfile1/n86} {} {0.001} {0.000} {0.119} {13.363} {1.588} {4.718} {} {} {} 
    INST {id_to_wb1/id_and_ex1/id1/registerfile1/U26} {A1} {^} {ZN} {v} {} {NAND2_X1} {0.083} {0.000} {0.044} {} {1.670} {4.801} {} {2} {(22.23, 24.75) (22.10, 24.57)} 
    NET {} {} {} {} {} {id_to_wb1/id_and_ex1/id1/registerfile1/n108} {} {0.000} {0.000} {0.044} {4.052} {1.671} {4.801} {} {} {} 
    INST {id_to_wb1/id_and_ex1/id1/registerfile1/U11} {A} {v} {ZN} {^} {} {INV_X1} {0.171} {0.000} {0.133} {} {1.842} {4.972} {} {8} {(25.14, 13.54) (25.31, 13.17)} 
    NET {} {} {} {} {} {id_to_wb1/id_and_ex1/id1/registerfile1/n273} {} {0.001} {0.000} {0.133} {15.391} {1.843} {4.973} {} {} {} 
    INST {id_to_wb1/id_and_ex1/id1/registerfile1/U53} {B1} {^} {ZN} {v} {} {OAI22_X1} {0.084} {0.000} {0.039} {} {1.927} {5.058} {} {1} {(38.13, 9.70) (37.94, 9.83)} 
    NET {} {} {} {} {} {id_to_wb1/id_and_ex1/id1/registerfile1/n167} {} {0.000} {0.000} {0.039} {1.195} {1.927} {5.058} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.002} {11.023} {0.000} {-3.130} {} {5} {(21.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.002} {11.023} {0.000} {-3.130} {} {} {} 
    INST {id_to_wb1/id_and_ex1/id1/CTS_ccl_a_buf_00020} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.164} {0.000} {0.112} {} {0.164} {-2.966} {} {33} {(24.38, 10.75) (24.75, 10.40)} 
    NET {} {} {} {} {} {id_to_wb1/id_and_ex1/id1/CTS_2} {} {0.002} {0.000} {0.112} {39.237} {0.167} {-2.964} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 34
PATH 35
  VIEW  analysis_slow
  CHECK_TYPE {Setup Check}
  REF {id_to_wb1/id_and_ex1/id1/registerfile1/register_memory_reg_6__2_} {CK}
  ENDPT {id_to_wb1/id_and_ex1/id1/registerfile1/register_memory_reg_6__2_} {D} {DFF_X1} {v} {leading} {clk} {clk(C)(P)(analysis_slow)*}
  BEGINPT {} {rst_registerfile} {} {^} {leading} {clk} {clk(D)(P)(analysis_slow)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.171}
    {-} {Setup} {0.110}
    {+} {Phase Shift} {5.000}
    {+} {CPPR Adjustment} {0.000}
    {=} {Required Time} {5.061}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {1.928}
    {=} {Slack Time} {3.133}
  END_SLK_CLC
  SLK 3.133
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {1.000}
    {=} {Beginpoint Arrival Time} {1.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_registerfile} {^} {} {} {rst_registerfile} {} {} {} {0.100} {5.181} {1.000} {4.133} {} {2} {(19.00, 0.00) } 
    NET {} {} {} {} {} {rst_registerfile} {} {0.000} {0.000} {0.100} {5.181} {1.000} {4.133} {} {} {} 
    INST {id_to_wb1/id_and_ex1/id1/registerfile1/U30} {A2} {^} {ZN} {^} {} {OR2_X1} {0.324} {0.000} {0.233} {} {1.324} {4.458} {} {16} {(15.45, 27.55) (15.81, 27.17)} 
    NET {} {} {} {} {} {id_to_wb1/id_and_ex1/id1/registerfile1/n68} {} {0.000} {0.000} {0.233} {27.498} {1.325} {4.458} {} {} {} 
    INST {id_to_wb1/id_and_ex1/id1/registerfile1/U19} {A2} {^} {ZN} {^} {} {AND2_X1} {0.262} {0.000} {0.119} {} {1.587} {4.720} {} {8} {(16.21, 27.55) (16.57, 27.21)} 
    NET {} {} {} {} {} {id_to_wb1/id_and_ex1/id1/registerfile1/n86} {} {0.001} {0.000} {0.119} {13.363} {1.588} {4.721} {} {} {} 
    INST {id_to_wb1/id_and_ex1/id1/registerfile1/U105} {A1} {^} {ZN} {v} {} {NAND2_X1} {0.075} {0.000} {0.041} {} {1.663} {4.796} {} {2} {(20.91, 27.55) (20.77, 27.38)} 
    NET {} {} {} {} {} {id_to_wb1/id_and_ex1/id1/registerfile1/n89} {} {0.000} {0.000} {0.041} {3.154} {1.663} {4.796} {} {} {} 
    INST {id_to_wb1/id_and_ex1/id1/registerfile1/U25} {A} {v} {ZN} {^} {} {INV_X1} {0.177} {0.000} {0.141} {} {1.840} {4.973} {} {8} {(28.18, 27.55) (28.35, 27.17)} 
    NET {} {} {} {} {} {id_to_wb1/id_and_ex1/id1/registerfile1/n278} {} {0.001} {0.000} {0.141} {16.318} {1.842} {4.975} {} {} {} 
    INST {id_to_wb1/id_and_ex1/id1/registerfile1/U97} {B1} {^} {ZN} {v} {} {OAI22_X1} {0.086} {0.000} {0.042} {} {1.928} {5.061} {} {1} {(34.52, 21.95) (34.33, 21.81)} 
    NET {} {} {} {} {} {id_to_wb1/id_and_ex1/id1/registerfile1/n123} {} {0.000} {0.000} {0.042} {1.230} {1.928} {5.061} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.002} {11.023} {0.000} {-3.133} {} {5} {(21.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.001} {0.000} {0.002} {11.023} {0.001} {-3.133} {} {} {} 
    INST {id_to_wb1/id_and_ex1/CTS_ccl_a_buf_00024} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.169} {0.000} {0.116} {} {0.170} {-2.963} {} {33} {(32.24, 20.89) (31.88, 21.24)} 
    NET {} {} {} {} {} {id_to_wb1/id_and_ex1/CTS_1} {} {0.001} {0.000} {0.116} {39.488} {0.171} {-2.962} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 35
PATH 36
  VIEW  analysis_slow
  CHECK_TYPE {Setup Check}
  REF {id_to_wb1/id_and_ex1/id1/registerfile1/register_memory_reg_4__0_} {CK}
  ENDPT {id_to_wb1/id_and_ex1/id1/registerfile1/register_memory_reg_4__0_} {D} {DFF_X1} {v} {leading} {clk} {clk(C)(P)(analysis_slow)*}
  BEGINPT {} {rst_registerfile} {} {^} {leading} {clk} {clk(D)(P)(analysis_slow)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.169}
    {-} {Setup} {0.110}
    {+} {Phase Shift} {5.000}
    {+} {CPPR Adjustment} {0.000}
    {=} {Required Time} {5.060}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {1.926}
    {=} {Slack Time} {3.133}
  END_SLK_CLC
  SLK 3.133
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {1.000}
    {=} {Beginpoint Arrival Time} {1.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_registerfile} {^} {} {} {rst_registerfile} {} {} {} {0.100} {5.181} {1.000} {4.133} {} {2} {(19.00, 0.00) } 
    NET {} {} {} {} {} {rst_registerfile} {} {0.000} {0.000} {0.100} {5.181} {1.000} {4.134} {} {} {} 
    INST {id_to_wb1/id_and_ex1/id1/registerfile1/U30} {A2} {^} {ZN} {^} {} {OR2_X1} {0.324} {0.000} {0.233} {} {1.324} {4.458} {} {16} {(15.45, 27.55) (15.81, 27.17)} 
    NET {} {} {} {} {} {id_to_wb1/id_and_ex1/id1/registerfile1/n68} {} {0.000} {0.000} {0.233} {27.498} {1.325} {4.458} {} {} {} 
    INST {id_to_wb1/id_and_ex1/id1/registerfile1/U19} {A2} {^} {ZN} {^} {} {AND2_X1} {0.262} {0.000} {0.119} {} {1.587} {4.720} {} {8} {(16.21, 27.55) (16.57, 27.21)} 
    NET {} {} {} {} {} {id_to_wb1/id_and_ex1/id1/registerfile1/n86} {} {0.001} {0.000} {0.119} {13.363} {1.588} {4.721} {} {} {} 
    INST {id_to_wb1/id_and_ex1/id1/registerfile1/U108} {A1} {^} {ZN} {v} {} {NAND2_X1} {0.077} {0.000} {0.042} {} {1.665} {4.798} {} {2} {(22.43, 26.50) (22.29, 26.66)} 
    NET {} {} {} {} {} {id_to_wb1/id_and_ex1/id1/registerfile1/n95} {} {0.000} {0.000} {0.042} {3.356} {1.665} {4.798} {} {} {} 
    INST {id_to_wb1/id_and_ex1/id1/registerfile1/U23} {A} {v} {ZN} {^} {} {INV_X1} {0.173} {0.000} {0.137} {} {1.838} {4.972} {} {8} {(30.27, 26.50) (30.44, 26.87)} 
    NET {} {} {} {} {} {id_to_wb1/id_and_ex1/id1/registerfile1/n280} {} {0.001} {0.000} {0.137} {15.787} {1.839} {4.973} {} {} {} 
    INST {id_to_wb1/id_and_ex1/id1/registerfile1/U79} {B1} {^} {ZN} {v} {} {OAI22_X1} {0.087} {0.000} {0.042} {} {1.926} {5.060} {} {1} {(44.52, 21.95) (44.71, 21.81)} 
    NET {} {} {} {} {} {id_to_wb1/id_and_ex1/id1/registerfile1/n141} {} {0.000} {0.000} {0.042} {1.472} {1.926} {5.060} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.002} {11.023} {0.000} {-3.133} {} {5} {(21.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.001} {0.000} {0.002} {11.023} {0.001} {-3.133} {} {} {} 
    INST {id_to_wb1/id_and_ex1/id1/CTS_ccl_a_buf_00022} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.166} {0.000} {0.115} {} {0.167} {-2.966} {} {35} {(37.87, 21.95) (38.23, 21.60)} 
    NET {} {} {} {} {} {id_to_wb1/id_and_ex1/id1/CTS_3} {} {0.002} {0.000} {0.115} {40.200} {0.169} {-2.964} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 36
PATH 37
  VIEW  analysis_slow
  CHECK_TYPE {Setup Check}
  REF {id_to_wb1/id_and_ex1/id1/registerfile1/register_memory_reg_6__3_} {CK}
  ENDPT {id_to_wb1/id_and_ex1/id1/registerfile1/register_memory_reg_6__3_} {D} {DFF_X1} {v} {leading} {clk} {clk(C)(P)(analysis_slow)*}
  BEGINPT {} {rst_registerfile} {} {^} {leading} {clk} {clk(D)(P)(analysis_slow)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.172}
    {-} {Setup} {0.110}
    {+} {Phase Shift} {5.000}
    {+} {CPPR Adjustment} {0.000}
    {=} {Required Time} {5.062}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {1.928}
    {=} {Slack Time} {3.134}
  END_SLK_CLC
  SLK 3.134
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {1.000}
    {=} {Beginpoint Arrival Time} {1.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_registerfile} {^} {} {} {rst_registerfile} {} {} {} {0.100} {5.181} {1.000} {4.134} {} {2} {(19.00, 0.00) } 
    NET {} {} {} {} {} {rst_registerfile} {} {0.000} {0.000} {0.100} {5.181} {1.000} {4.134} {} {} {} 
    INST {id_to_wb1/id_and_ex1/id1/registerfile1/U30} {A2} {^} {ZN} {^} {} {OR2_X1} {0.324} {0.000} {0.233} {} {1.324} {4.458} {} {16} {(15.45, 27.55) (15.81, 27.17)} 
    NET {} {} {} {} {} {id_to_wb1/id_and_ex1/id1/registerfile1/n68} {} {0.000} {0.000} {0.233} {27.498} {1.325} {4.458} {} {} {} 
    INST {id_to_wb1/id_and_ex1/id1/registerfile1/U19} {A2} {^} {ZN} {^} {} {AND2_X1} {0.262} {0.000} {0.119} {} {1.587} {4.721} {} {8} {(16.21, 27.55) (16.57, 27.21)} 
    NET {} {} {} {} {} {id_to_wb1/id_and_ex1/id1/registerfile1/n86} {} {0.001} {0.000} {0.119} {13.363} {1.588} {4.721} {} {} {} 
    INST {id_to_wb1/id_and_ex1/id1/registerfile1/U105} {A1} {^} {ZN} {v} {} {NAND2_X1} {0.075} {0.000} {0.041} {} {1.663} {4.796} {} {2} {(20.91, 27.55) (20.77, 27.38)} 
    NET {} {} {} {} {} {id_to_wb1/id_and_ex1/id1/registerfile1/n89} {} {0.000} {0.000} {0.041} {3.154} {1.663} {4.797} {} {} {} 
    INST {id_to_wb1/id_and_ex1/id1/registerfile1/U25} {A} {v} {ZN} {^} {} {INV_X1} {0.177} {0.000} {0.141} {} {1.840} {4.974} {} {8} {(28.18, 27.55) (28.35, 27.17)} 
    NET {} {} {} {} {} {id_to_wb1/id_and_ex1/id1/registerfile1/n278} {} {0.000} {0.000} {0.141} {16.318} {1.841} {4.974} {} {} {} 
    INST {id_to_wb1/id_and_ex1/id1/registerfile1/U98} {B1} {^} {ZN} {v} {} {OAI22_X1} {0.087} {0.000} {0.043} {} {1.928} {5.062} {} {1} {(30.15, 29.30) (29.96, 29.43)} 
    NET {} {} {} {} {} {id_to_wb1/id_and_ex1/id1/registerfile1/n122} {} {0.000} {0.000} {0.043} {1.355} {1.928} {5.062} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.002} {11.023} {0.000} {-3.134} {} {5} {(21.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.001} {0.000} {0.002} {11.023} {0.001} {-3.133} {} {} {} 
    INST {id_to_wb1/id_and_ex1/CTS_ccl_a_buf_00024} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.169} {0.000} {0.116} {} {0.170} {-2.963} {} {33} {(32.24, 20.89) (31.88, 21.24)} 
    NET {} {} {} {} {} {id_to_wb1/id_and_ex1/CTS_1} {} {0.002} {0.000} {0.116} {39.488} {0.172} {-2.962} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 37
PATH 38
  VIEW  analysis_slow
  CHECK_TYPE {Setup Check}
  REF {id_to_wb1/id_and_ex1/id1/registerfile1/register_memory_reg_4__1_} {CK}
  ENDPT {id_to_wb1/id_and_ex1/id1/registerfile1/register_memory_reg_4__1_} {D} {DFF_X1} {v} {leading} {clk} {clk(C)(P)(analysis_slow)*}
  BEGINPT {} {rst_registerfile} {} {^} {leading} {clk} {clk(D)(P)(analysis_slow)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.168}
    {-} {Setup} {0.110}
    {+} {Phase Shift} {5.000}
    {+} {CPPR Adjustment} {0.000}
    {=} {Required Time} {5.059}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {1.925}
    {=} {Slack Time} {3.134}
  END_SLK_CLC
  SLK 3.134
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {1.000}
    {=} {Beginpoint Arrival Time} {1.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_registerfile} {^} {} {} {rst_registerfile} {} {} {} {0.100} {5.181} {1.000} {4.134} {} {2} {(19.00, 0.00) } 
    NET {} {} {} {} {} {rst_registerfile} {} {0.000} {0.000} {0.100} {5.181} {1.000} {4.134} {} {} {} 
    INST {id_to_wb1/id_and_ex1/id1/registerfile1/U30} {A2} {^} {ZN} {^} {} {OR2_X1} {0.324} {0.000} {0.233} {} {1.324} {4.458} {} {16} {(15.45, 27.55) (15.81, 27.17)} 
    NET {} {} {} {} {} {id_to_wb1/id_and_ex1/id1/registerfile1/n68} {} {0.000} {0.000} {0.233} {27.498} {1.325} {4.458} {} {} {} 
    INST {id_to_wb1/id_and_ex1/id1/registerfile1/U19} {A2} {^} {ZN} {^} {} {AND2_X1} {0.262} {0.000} {0.119} {} {1.587} {4.721} {} {8} {(16.21, 27.55) (16.57, 27.21)} 
    NET {} {} {} {} {} {id_to_wb1/id_and_ex1/id1/registerfile1/n86} {} {0.001} {0.000} {0.119} {13.363} {1.588} {4.721} {} {} {} 
    INST {id_to_wb1/id_and_ex1/id1/registerfile1/U108} {A1} {^} {ZN} {v} {} {NAND2_X1} {0.077} {0.000} {0.042} {} {1.665} {4.798} {} {2} {(22.43, 26.50) (22.29, 26.66)} 
    NET {} {} {} {} {} {id_to_wb1/id_and_ex1/id1/registerfile1/n95} {} {0.000} {0.000} {0.042} {3.356} {1.665} {4.798} {} {} {} 
    INST {id_to_wb1/id_and_ex1/id1/registerfile1/U23} {A} {v} {ZN} {^} {} {INV_X1} {0.173} {0.000} {0.137} {} {1.838} {4.972} {} {8} {(30.27, 26.50) (30.44, 26.87)} 
    NET {} {} {} {} {} {id_to_wb1/id_and_ex1/id1/registerfile1/n280} {} {0.001} {0.000} {0.137} {15.787} {1.839} {4.972} {} {} {} 
    INST {id_to_wb1/id_and_ex1/id1/registerfile1/U80} {B1} {^} {ZN} {v} {} {OAI22_X1} {0.087} {0.000} {0.041} {} {1.925} {5.059} {} {1} {(36.23, 24.75) (36.04, 24.61)} 
    NET {} {} {} {} {} {id_to_wb1/id_and_ex1/id1/registerfile1/n140} {} {0.000} {0.000} {0.041} {1.399} {1.925} {5.059} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.002} {11.023} {0.000} {-3.134} {} {5} {(21.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.001} {0.000} {0.002} {11.023} {0.001} {-3.133} {} {} {} 
    INST {id_to_wb1/id_and_ex1/id1/CTS_ccl_a_buf_00022} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.166} {0.000} {0.115} {} {0.167} {-2.966} {} {35} {(37.87, 21.95) (38.23, 21.60)} 
    NET {} {} {} {} {} {id_to_wb1/id_and_ex1/id1/CTS_3} {} {0.001} {0.000} {0.115} {40.200} {0.168} {-2.965} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 38
PATH 39
  VIEW  analysis_slow
  CHECK_TYPE {Setup Check}
  REF {id_to_wb1/id_and_ex1/id1/registerfile1/register_memory_reg_6__5_} {CK}
  ENDPT {id_to_wb1/id_and_ex1/id1/registerfile1/register_memory_reg_6__5_} {D} {DFF_X1} {v} {leading} {clk} {clk(C)(P)(analysis_slow)*}
  BEGINPT {} {rst_registerfile} {} {^} {leading} {clk} {clk(D)(P)(analysis_slow)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.171}
    {-} {Setup} {0.110}
    {+} {Phase Shift} {5.000}
    {+} {CPPR Adjustment} {0.000}
    {=} {Required Time} {5.061}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {1.928}
    {=} {Slack Time} {3.134}
  END_SLK_CLC
  SLK 3.134
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {1.000}
    {=} {Beginpoint Arrival Time} {1.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_registerfile} {^} {} {} {rst_registerfile} {} {} {} {0.100} {5.181} {1.000} {4.134} {} {2} {(19.00, 0.00) } 
    NET {} {} {} {} {} {rst_registerfile} {} {0.000} {0.000} {0.100} {5.181} {1.000} {4.134} {} {} {} 
    INST {id_to_wb1/id_and_ex1/id1/registerfile1/U30} {A2} {^} {ZN} {^} {} {OR2_X1} {0.324} {0.000} {0.233} {} {1.324} {4.458} {} {16} {(15.45, 27.55) (15.81, 27.17)} 
    NET {} {} {} {} {} {id_to_wb1/id_and_ex1/id1/registerfile1/n68} {} {0.000} {0.000} {0.233} {27.498} {1.325} {4.458} {} {} {} 
    INST {id_to_wb1/id_and_ex1/id1/registerfile1/U19} {A2} {^} {ZN} {^} {} {AND2_X1} {0.262} {0.000} {0.119} {} {1.587} {4.721} {} {8} {(16.21, 27.55) (16.57, 27.21)} 
    NET {} {} {} {} {} {id_to_wb1/id_and_ex1/id1/registerfile1/n86} {} {0.001} {0.000} {0.119} {13.363} {1.588} {4.721} {} {} {} 
    INST {id_to_wb1/id_and_ex1/id1/registerfile1/U105} {A1} {^} {ZN} {v} {} {NAND2_X1} {0.075} {0.000} {0.041} {} {1.663} {4.797} {} {2} {(20.91, 27.55) (20.77, 27.38)} 
    NET {} {} {} {} {} {id_to_wb1/id_and_ex1/id1/registerfile1/n89} {} {0.000} {0.000} {0.041} {3.154} {1.663} {4.797} {} {} {} 
    INST {id_to_wb1/id_and_ex1/id1/registerfile1/U25} {A} {v} {ZN} {^} {} {INV_X1} {0.177} {0.000} {0.141} {} {1.840} {4.974} {} {8} {(28.18, 27.55) (28.35, 27.17)} 
    NET {} {} {} {} {} {id_to_wb1/id_and_ex1/id1/registerfile1/n278} {} {0.000} {0.000} {0.141} {16.318} {1.841} {4.974} {} {} {} 
    INST {id_to_wb1/id_and_ex1/id1/registerfile1/U100} {B1} {^} {ZN} {v} {} {OAI22_X1} {0.087} {0.000} {0.043} {} {1.928} {5.061} {} {1} {(31.98, 27.55) (32.17, 27.41)} 
    NET {} {} {} {} {} {id_to_wb1/id_and_ex1/id1/registerfile1/n120} {} {0.000} {0.000} {0.043} {1.302} {1.928} {5.061} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.002} {11.023} {0.000} {-3.134} {} {5} {(21.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.001} {0.000} {0.002} {11.023} {0.001} {-3.133} {} {} {} 
    INST {id_to_wb1/id_and_ex1/CTS_ccl_a_buf_00024} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.169} {0.000} {0.116} {} {0.170} {-2.964} {} {33} {(32.24, 20.89) (31.88, 21.24)} 
    NET {} {} {} {} {} {id_to_wb1/id_and_ex1/CTS_1} {} {0.001} {0.000} {0.116} {39.488} {0.171} {-2.962} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 39
PATH 40
  VIEW  analysis_slow
  CHECK_TYPE {Setup Check}
  REF {id_to_wb1/id_and_ex1/id1/registerfile1/register_memory_reg_5__1_} {CK}
  ENDPT {id_to_wb1/id_and_ex1/id1/registerfile1/register_memory_reg_5__1_} {D} {DFF_X1} {v} {leading} {clk} {clk(C)(P)(analysis_slow)*}
  BEGINPT {} {rst_registerfile} {} {^} {leading} {clk} {clk(D)(P)(analysis_slow)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.165}
    {-} {Setup} {0.110}
    {+} {Phase Shift} {5.000}
    {+} {CPPR Adjustment} {0.000}
    {=} {Required Time} {5.055}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {1.921}
    {=} {Slack Time} {3.134}
  END_SLK_CLC
  SLK 3.134
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {1.000}
    {=} {Beginpoint Arrival Time} {1.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_registerfile} {^} {} {} {rst_registerfile} {} {} {} {0.100} {5.181} {1.000} {4.134} {} {2} {(19.00, 0.00) } 
    NET {} {} {} {} {} {rst_registerfile} {} {0.000} {0.000} {0.100} {5.181} {1.000} {4.134} {} {} {} 
    INST {id_to_wb1/id_and_ex1/id1/registerfile1/U30} {A2} {^} {ZN} {^} {} {OR2_X1} {0.324} {0.000} {0.233} {} {1.324} {4.458} {} {16} {(15.45, 27.55) (15.81, 27.17)} 
    NET {} {} {} {} {} {id_to_wb1/id_and_ex1/id1/registerfile1/n68} {} {0.000} {0.000} {0.233} {27.498} {1.325} {4.458} {} {} {} 
    INST {id_to_wb1/id_and_ex1/id1/registerfile1/U19} {A2} {^} {ZN} {^} {} {AND2_X1} {0.262} {0.000} {0.119} {} {1.587} {4.721} {} {8} {(16.21, 27.55) (16.57, 27.21)} 
    NET {} {} {} {} {} {id_to_wb1/id_and_ex1/id1/registerfile1/n86} {} {0.001} {0.000} {0.119} {13.363} {1.588} {4.721} {} {} {} 
    INST {id_to_wb1/id_and_ex1/id1/registerfile1/U104} {A1} {^} {ZN} {v} {} {NAND2_X1} {0.070} {0.000} {0.039} {} {1.657} {4.791} {} {2} {(21.66, 29.30) (21.53, 29.46)} 
    NET {} {} {} {} {} {id_to_wb1/id_and_ex1/id1/registerfile1/n92} {} {0.000} {0.000} {0.039} {2.560} {1.657} {4.791} {} {} {} 
    INST {id_to_wb1/id_and_ex1/id1/registerfile1/U24} {A} {v} {ZN} {^} {} {INV_X1} {0.175} {0.000} {0.140} {} {1.832} {4.966} {} {8} {(21.91, 29.30) (22.08, 29.67)} 
    NET {} {} {} {} {} {id_to_wb1/id_and_ex1/id1/registerfile1/n279} {} {0.001} {0.000} {0.140} {16.144} {1.833} {4.967} {} {} {} 
    INST {id_to_wb1/id_and_ex1/id1/registerfile1/U88} {B1} {^} {ZN} {v} {} {OAI22_X1} {0.088} {0.000} {0.042} {} {1.921} {5.055} {} {1} {(23.05, 20.89) (23.24, 21.03)} 
    NET {} {} {} {} {} {id_to_wb1/id_and_ex1/id1/registerfile1/n132} {} {0.000} {0.000} {0.042} {1.521} {1.921} {5.055} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.002} {11.023} {0.000} {-3.134} {} {5} {(21.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.002} {11.023} {0.000} {-3.133} {} {} {} 
    INST {id_to_wb1/id_and_ex1/id1/CTS_ccl_a_buf_00020} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.164} {0.000} {0.112} {} {0.164} {-2.969} {} {33} {(24.38, 10.75) (24.75, 10.40)} 
    NET {} {} {} {} {} {id_to_wb1/id_and_ex1/id1/CTS_2} {} {0.001} {0.000} {0.112} {39.237} {0.165} {-2.968} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 40
PATH 41
  VIEW  analysis_slow
  CHECK_TYPE {Setup Check}
  REF {id_to_wb1/id_and_ex1/id1/registerfile1/register_memory_reg_4__6_} {CK}
  ENDPT {id_to_wb1/id_and_ex1/id1/registerfile1/register_memory_reg_4__6_} {D} {DFF_X1} {v} {leading} {clk} {clk(C)(P)(analysis_slow)*}
  BEGINPT {} {rst_registerfile} {} {^} {leading} {clk} {clk(D)(P)(analysis_slow)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.169}
    {-} {Setup} {0.109}
    {+} {Phase Shift} {5.000}
    {+} {CPPR Adjustment} {0.000}
    {=} {Required Time} {5.060}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {1.925}
    {=} {Slack Time} {3.134}
  END_SLK_CLC
  SLK 3.134
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {1.000}
    {=} {Beginpoint Arrival Time} {1.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_registerfile} {^} {} {} {rst_registerfile} {} {} {} {0.100} {5.181} {1.000} {4.134} {} {2} {(19.00, 0.00) } 
    NET {} {} {} {} {} {rst_registerfile} {} {0.000} {0.000} {0.100} {5.181} {1.000} {4.135} {} {} {} 
    INST {id_to_wb1/id_and_ex1/id1/registerfile1/U30} {A2} {^} {ZN} {^} {} {OR2_X1} {0.324} {0.000} {0.233} {} {1.324} {4.459} {} {16} {(15.45, 27.55) (15.81, 27.17)} 
    NET {} {} {} {} {} {id_to_wb1/id_and_ex1/id1/registerfile1/n68} {} {0.000} {0.000} {0.233} {27.498} {1.325} {4.459} {} {} {} 
    INST {id_to_wb1/id_and_ex1/id1/registerfile1/U19} {A2} {^} {ZN} {^} {} {AND2_X1} {0.262} {0.000} {0.119} {} {1.587} {4.721} {} {8} {(16.21, 27.55) (16.57, 27.21)} 
    NET {} {} {} {} {} {id_to_wb1/id_and_ex1/id1/registerfile1/n86} {} {0.001} {0.000} {0.119} {13.363} {1.588} {4.722} {} {} {} 
    INST {id_to_wb1/id_and_ex1/id1/registerfile1/U108} {A1} {^} {ZN} {v} {} {NAND2_X1} {0.077} {0.000} {0.042} {} {1.665} {4.799} {} {2} {(22.43, 26.50) (22.29, 26.66)} 
    NET {} {} {} {} {} {id_to_wb1/id_and_ex1/id1/registerfile1/n95} {} {0.000} {0.000} {0.042} {3.356} {1.665} {4.799} {} {} {} 
    INST {id_to_wb1/id_and_ex1/id1/registerfile1/U23} {A} {v} {ZN} {^} {} {INV_X1} {0.173} {0.000} {0.137} {} {1.838} {4.972} {} {8} {(30.27, 26.50) (30.44, 26.87)} 
    NET {} {} {} {} {} {id_to_wb1/id_and_ex1/id1/registerfile1/n280} {} {0.001} {0.000} {0.137} {15.787} {1.839} {4.973} {} {} {} 
    INST {id_to_wb1/id_and_ex1/id1/registerfile1/U85} {B1} {^} {ZN} {v} {} {OAI22_X1} {0.086} {0.000} {0.041} {} {1.925} {5.060} {} {1} {(40.72, 24.75) (40.91, 24.61)} 
    NET {} {} {} {} {} {id_to_wb1/id_and_ex1/id1/registerfile1/n135} {} {0.000} {0.000} {0.041} {1.366} {1.925} {5.060} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.002} {11.023} {0.000} {-3.134} {} {5} {(21.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.001} {0.000} {0.002} {11.023} {0.001} {-3.134} {} {} {} 
    INST {id_to_wb1/id_and_ex1/id1/CTS_ccl_a_buf_00022} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.166} {0.000} {0.115} {} {0.167} {-2.967} {} {35} {(37.87, 21.95) (38.23, 21.60)} 
    NET {} {} {} {} {} {id_to_wb1/id_and_ex1/id1/CTS_3} {} {0.002} {0.000} {0.115} {40.200} {0.169} {-2.965} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 41
PATH 42
  VIEW  analysis_slow
  CHECK_TYPE {Setup Check}
  REF {id_to_wb1/id_and_ex1/id1/registerfile1/register_memory_reg_6__4_} {CK}
  ENDPT {id_to_wb1/id_and_ex1/id1/registerfile1/register_memory_reg_6__4_} {D} {DFF_X1} {v} {leading} {clk} {clk(C)(P)(analysis_slow)*}
  BEGINPT {} {rst_registerfile} {} {^} {leading} {clk} {clk(D)(P)(analysis_slow)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.172}
    {-} {Setup} {0.110}
    {+} {Phase Shift} {5.000}
    {+} {CPPR Adjustment} {0.000}
    {=} {Required Time} {5.062}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {1.927}
    {=} {Slack Time} {3.135}
  END_SLK_CLC
  SLK 3.135
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {1.000}
    {=} {Beginpoint Arrival Time} {1.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_registerfile} {^} {} {} {rst_registerfile} {} {} {} {0.100} {5.181} {1.000} {4.135} {} {2} {(19.00, 0.00) } 
    NET {} {} {} {} {} {rst_registerfile} {} {0.000} {0.000} {0.100} {5.181} {1.000} {4.135} {} {} {} 
    INST {id_to_wb1/id_and_ex1/id1/registerfile1/U30} {A2} {^} {ZN} {^} {} {OR2_X1} {0.324} {0.000} {0.233} {} {1.324} {4.459} {} {16} {(15.45, 27.55) (15.81, 27.17)} 
    NET {} {} {} {} {} {id_to_wb1/id_and_ex1/id1/registerfile1/n68} {} {0.000} {0.000} {0.233} {27.498} {1.325} {4.459} {} {} {} 
    INST {id_to_wb1/id_and_ex1/id1/registerfile1/U19} {A2} {^} {ZN} {^} {} {AND2_X1} {0.262} {0.000} {0.119} {} {1.587} {4.722} {} {8} {(16.21, 27.55) (16.57, 27.21)} 
    NET {} {} {} {} {} {id_to_wb1/id_and_ex1/id1/registerfile1/n86} {} {0.001} {0.000} {0.119} {13.363} {1.588} {4.722} {} {} {} 
    INST {id_to_wb1/id_and_ex1/id1/registerfile1/U105} {A1} {^} {ZN} {v} {} {NAND2_X1} {0.075} {0.000} {0.041} {} {1.663} {4.798} {} {2} {(20.91, 27.55) (20.77, 27.38)} 
    NET {} {} {} {} {} {id_to_wb1/id_and_ex1/id1/registerfile1/n89} {} {0.000} {0.000} {0.041} {3.154} {1.663} {4.798} {} {} {} 
    INST {id_to_wb1/id_and_ex1/id1/registerfile1/U25} {A} {v} {ZN} {^} {} {INV_X1} {0.177} {0.000} {0.141} {} {1.840} {4.975} {} {8} {(28.18, 27.55) (28.35, 27.17)} 
    NET {} {} {} {} {} {id_to_wb1/id_and_ex1/id1/registerfile1/n278} {} {0.001} {0.000} {0.141} {16.318} {1.841} {4.976} {} {} {} 
    INST {id_to_wb1/id_and_ex1/id1/registerfile1/U99} {B1} {^} {ZN} {v} {} {OAI22_X1} {0.086} {0.000} {0.042} {} {1.927} {5.062} {} {1} {(34.45, 27.55) (34.64, 27.41)} 
    NET {} {} {} {} {} {id_to_wb1/id_and_ex1/id1/registerfile1/n121} {} {0.000} {0.000} {0.042} {1.203} {1.927} {5.062} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.002} {11.023} {0.000} {-3.135} {} {5} {(21.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.001} {0.000} {0.002} {11.023} {0.001} {-3.134} {} {} {} 
    INST {id_to_wb1/id_and_ex1/CTS_ccl_a_buf_00024} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.169} {0.000} {0.116} {} {0.170} {-2.965} {} {33} {(32.24, 20.89) (31.88, 21.24)} 
    NET {} {} {} {} {} {id_to_wb1/id_and_ex1/CTS_1} {} {0.002} {0.000} {0.116} {39.488} {0.172} {-2.963} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 42
PATH 43
  VIEW  analysis_slow
  CHECK_TYPE {Setup Check}
  REF {id_to_wb1/id_and_ex1/id1/registerfile1/register_memory_reg_2__1_} {CK}
  ENDPT {id_to_wb1/id_and_ex1/id1/registerfile1/register_memory_reg_2__1_} {D} {DFF_X1} {v} {leading} {clk} {clk(C)(P)(analysis_slow)*}
  BEGINPT {} {rst_registerfile} {} {^} {leading} {clk} {clk(D)(P)(analysis_slow)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.166}
    {-} {Setup} {0.109}
    {+} {Phase Shift} {5.000}
    {+} {CPPR Adjustment} {0.000}
    {=} {Required Time} {5.057}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {1.922}
    {=} {Slack Time} {3.135}
  END_SLK_CLC
  SLK 3.135
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {1.000}
    {=} {Beginpoint Arrival Time} {1.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_registerfile} {^} {} {} {rst_registerfile} {} {} {} {0.100} {5.181} {1.000} {4.135} {} {2} {(19.00, 0.00) } 
    NET {} {} {} {} {} {rst_registerfile} {} {0.000} {0.000} {0.100} {5.181} {1.000} {4.135} {} {} {} 
    INST {id_to_wb1/id_and_ex1/id1/registerfile1/U30} {A2} {^} {ZN} {^} {} {OR2_X1} {0.324} {0.000} {0.233} {} {1.324} {4.459} {} {16} {(15.45, 27.55) (15.81, 27.17)} 
    NET {} {} {} {} {} {id_to_wb1/id_and_ex1/id1/registerfile1/n68} {} {0.000} {0.000} {0.233} {27.498} {1.325} {4.460} {} {} {} 
    INST {id_to_wb1/id_and_ex1/id1/registerfile1/U19} {A2} {^} {ZN} {^} {} {AND2_X1} {0.262} {0.000} {0.119} {} {1.587} {4.722} {} {8} {(16.21, 27.55) (16.57, 27.21)} 
    NET {} {} {} {} {} {id_to_wb1/id_and_ex1/id1/registerfile1/n86} {} {0.001} {0.000} {0.119} {13.363} {1.588} {4.722} {} {} {} 
    INST {id_to_wb1/id_and_ex1/id1/registerfile1/U107} {A1} {^} {ZN} {v} {} {NAND2_X1} {0.081} {0.000} {0.043} {} {1.668} {4.803} {} {2} {(23.00, 26.50) (22.86, 26.66)} 
    NET {} {} {} {} {} {id_to_wb1/id_and_ex1/id1/registerfile1/n101} {} {0.000} {0.000} {0.043} {3.778} {1.668} {4.803} {} {} {} 
    INST {id_to_wb1/id_and_ex1/id1/registerfile1/U21} {A} {v} {ZN} {^} {} {INV_X1} {0.168} {0.000} {0.131} {} {1.836} {4.971} {} {8} {(28.94, 13.54) (29.11, 13.17)} 
    NET {} {} {} {} {} {id_to_wb1/id_and_ex1/id1/registerfile1/n275} {} {0.001} {0.000} {0.131} {15.026} {1.837} {4.971} {} {} {} 
    INST {id_to_wb1/id_and_ex1/id1/registerfile1/U64} {B1} {^} {ZN} {v} {} {OAI22_X1} {0.085} {0.000} {0.040} {} {1.922} {5.057} {} {1} {(35.97, 12.50) (36.16, 12.63)} 
    NET {} {} {} {} {} {id_to_wb1/id_and_ex1/id1/registerfile1/n156} {} {0.000} {0.000} {0.040} {1.456} {1.922} {5.057} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.002} {11.023} {0.000} {-3.135} {} {5} {(21.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.002} {11.023} {0.000} {-3.135} {} {} {} 
    INST {id_to_wb1/id_and_ex1/id1/CTS_ccl_a_buf_00020} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.164} {0.000} {0.112} {} {0.164} {-2.970} {} {33} {(24.38, 10.75) (24.75, 10.40)} 
    NET {} {} {} {} {} {id_to_wb1/id_and_ex1/id1/CTS_2} {} {0.002} {0.000} {0.112} {39.237} {0.166} {-2.969} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 43
PATH 44
  VIEW  analysis_slow
  CHECK_TYPE {Setup Check}
  REF {id_to_wb1/id_and_ex1/id1/registerfile1/register_memory_reg_2__3_} {CK}
  ENDPT {id_to_wb1/id_and_ex1/id1/registerfile1/register_memory_reg_2__3_} {D} {DFF_X1} {v} {leading} {clk} {clk(C)(P)(analysis_slow)*}
  BEGINPT {} {rst_registerfile} {} {^} {leading} {clk} {clk(D)(P)(analysis_slow)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.166}
    {-} {Setup} {0.109}
    {+} {Phase Shift} {5.000}
    {+} {CPPR Adjustment} {0.000}
    {=} {Required Time} {5.057}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {1.921}
    {=} {Slack Time} {3.135}
  END_SLK_CLC
  SLK 3.135
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {1.000}
    {=} {Beginpoint Arrival Time} {1.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_registerfile} {^} {} {} {rst_registerfile} {} {} {} {0.100} {5.181} {1.000} {4.135} {} {2} {(19.00, 0.00) } 
    NET {} {} {} {} {} {rst_registerfile} {} {0.000} {0.000} {0.100} {5.181} {1.000} {4.136} {} {} {} 
    INST {id_to_wb1/id_and_ex1/id1/registerfile1/U30} {A2} {^} {ZN} {^} {} {OR2_X1} {0.324} {0.000} {0.233} {} {1.324} {4.460} {} {16} {(15.45, 27.55) (15.81, 27.17)} 
    NET {} {} {} {} {} {id_to_wb1/id_and_ex1/id1/registerfile1/n68} {} {0.000} {0.000} {0.233} {27.498} {1.325} {4.460} {} {} {} 
    INST {id_to_wb1/id_and_ex1/id1/registerfile1/U19} {A2} {^} {ZN} {^} {} {AND2_X1} {0.262} {0.000} {0.119} {} {1.587} {4.722} {} {8} {(16.21, 27.55) (16.57, 27.21)} 
    NET {} {} {} {} {} {id_to_wb1/id_and_ex1/id1/registerfile1/n86} {} {0.001} {0.000} {0.119} {13.363} {1.588} {4.723} {} {} {} 
    INST {id_to_wb1/id_and_ex1/id1/registerfile1/U107} {A1} {^} {ZN} {v} {} {NAND2_X1} {0.081} {0.000} {0.043} {} {1.668} {4.804} {} {2} {(23.00, 26.50) (22.86, 26.66)} 
    NET {} {} {} {} {} {id_to_wb1/id_and_ex1/id1/registerfile1/n101} {} {0.000} {0.000} {0.043} {3.778} {1.668} {4.804} {} {} {} 
    INST {id_to_wb1/id_and_ex1/id1/registerfile1/U21} {A} {v} {ZN} {^} {} {INV_X1} {0.168} {0.000} {0.131} {} {1.836} {4.971} {} {8} {(28.94, 13.54) (29.11, 13.17)} 
    NET {} {} {} {} {} {id_to_wb1/id_and_ex1/id1/registerfile1/n275} {} {0.000} {0.000} {0.131} {15.026} {1.836} {4.972} {} {} {} 
    INST {id_to_wb1/id_and_ex1/id1/registerfile1/U66} {B1} {^} {ZN} {v} {} {OAI22_X1} {0.085} {0.000} {0.040} {} {1.921} {5.056} {} {1} {(29.13, 12.50) (29.32, 12.63)} 
    NET {} {} {} {} {} {id_to_wb1/id_and_ex1/id1/registerfile1/n154} {} {0.000} {0.000} {0.040} {1.375} {1.921} {5.057} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.002} {11.023} {0.000} {-3.135} {} {5} {(21.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.002} {11.023} {0.000} {-3.135} {} {} {} 
    INST {id_to_wb1/id_and_ex1/id1/CTS_ccl_a_buf_00020} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.164} {0.000} {0.112} {} {0.164} {-2.971} {} {33} {(24.38, 10.75) (24.75, 10.40)} 
    NET {} {} {} {} {} {id_to_wb1/id_and_ex1/id1/CTS_2} {} {0.001} {0.000} {0.112} {39.237} {0.166} {-2.970} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 44
PATH 45
  VIEW  analysis_slow
  CHECK_TYPE {Setup Check}
  REF {id_to_wb1/id_and_ex1/id1/registerfile1/register_memory_reg_5__6_} {CK}
  ENDPT {id_to_wb1/id_and_ex1/id1/registerfile1/register_memory_reg_5__6_} {D} {DFF_X1} {v} {leading} {clk} {clk(C)(P)(analysis_slow)*}
  BEGINPT {} {rst_registerfile} {} {^} {leading} {clk} {clk(D)(P)(analysis_slow)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.165}
    {-} {Setup} {0.110}
    {+} {Phase Shift} {5.000}
    {+} {CPPR Adjustment} {0.000}
    {=} {Required Time} {5.056}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {1.920}
    {=} {Slack Time} {3.136}
  END_SLK_CLC
  SLK 3.136
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {1.000}
    {=} {Beginpoint Arrival Time} {1.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_registerfile} {^} {} {} {rst_registerfile} {} {} {} {0.100} {5.181} {1.000} {4.136} {} {2} {(19.00, 0.00) } 
    NET {} {} {} {} {} {rst_registerfile} {} {0.000} {0.000} {0.100} {5.181} {1.000} {4.136} {} {} {} 
    INST {id_to_wb1/id_and_ex1/id1/registerfile1/U30} {A2} {^} {ZN} {^} {} {OR2_X1} {0.324} {0.000} {0.233} {} {1.324} {4.460} {} {16} {(15.45, 27.55) (15.81, 27.17)} 
    NET {} {} {} {} {} {id_to_wb1/id_and_ex1/id1/registerfile1/n68} {} {0.000} {0.000} {0.233} {27.498} {1.325} {4.461} {} {} {} 
    INST {id_to_wb1/id_and_ex1/id1/registerfile1/U19} {A2} {^} {ZN} {^} {} {AND2_X1} {0.262} {0.000} {0.119} {} {1.587} {4.723} {} {8} {(16.21, 27.55) (16.57, 27.21)} 
    NET {} {} {} {} {} {id_to_wb1/id_and_ex1/id1/registerfile1/n86} {} {0.001} {0.000} {0.119} {13.363} {1.588} {4.723} {} {} {} 
    INST {id_to_wb1/id_and_ex1/id1/registerfile1/U104} {A1} {^} {ZN} {v} {} {NAND2_X1} {0.070} {0.000} {0.039} {} {1.657} {4.793} {} {2} {(21.66, 29.30) (21.53, 29.46)} 
    NET {} {} {} {} {} {id_to_wb1/id_and_ex1/id1/registerfile1/n92} {} {0.000} {0.000} {0.039} {2.560} {1.657} {4.793} {} {} {} 
    INST {id_to_wb1/id_and_ex1/id1/registerfile1/U24} {A} {v} {ZN} {^} {} {INV_X1} {0.175} {0.000} {0.140} {} {1.832} {4.968} {} {8} {(21.91, 29.30) (22.08, 29.67)} 
    NET {} {} {} {} {} {id_to_wb1/id_and_ex1/id1/registerfile1/n279} {} {0.001} {0.000} {0.140} {16.144} {1.833} {4.969} {} {} {} 
    INST {id_to_wb1/id_and_ex1/id1/registerfile1/U93} {B1} {^} {ZN} {v} {} {OAI22_X1} {0.087} {0.000} {0.041} {} {1.920} {5.055} {} {1} {(27.23, 21.95) (27.42, 21.81)} 
    NET {} {} {} {} {} {id_to_wb1/id_and_ex1/id1/registerfile1/n127} {} {0.000} {0.000} {0.041} {1.314} {1.920} {5.056} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.002} {11.023} {0.000} {-3.136} {} {5} {(21.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.002} {11.023} {0.000} {-3.136} {} {} {} 
    INST {id_to_wb1/id_and_ex1/id1/CTS_ccl_a_buf_00020} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.164} {0.000} {0.112} {} {0.164} {-2.971} {} {33} {(24.38, 10.75) (24.75, 10.40)} 
    NET {} {} {} {} {} {id_to_wb1/id_and_ex1/id1/CTS_2} {} {0.001} {0.000} {0.112} {39.237} {0.165} {-2.970} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 45
PATH 46
  VIEW  analysis_slow
  CHECK_TYPE {Setup Check}
  REF {id_to_wb1/id_and_ex1/id1/registerfile1/register_memory_reg_2__6_} {CK}
  ENDPT {id_to_wb1/id_and_ex1/id1/registerfile1/register_memory_reg_2__6_} {D} {DFF_X1} {v} {leading} {clk} {clk(C)(P)(analysis_slow)*}
  BEGINPT {} {rst_registerfile} {} {^} {leading} {clk} {clk(D)(P)(analysis_slow)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.167}
    {-} {Setup} {0.109}
    {+} {Phase Shift} {5.000}
    {+} {CPPR Adjustment} {0.000}
    {=} {Required Time} {5.058}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {1.922}
    {=} {Slack Time} {3.136}
  END_SLK_CLC
  SLK 3.136
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {1.000}
    {=} {Beginpoint Arrival Time} {1.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_registerfile} {^} {} {} {rst_registerfile} {} {} {} {0.100} {5.181} {1.000} {4.136} {} {2} {(19.00, 0.00) } 
    NET {} {} {} {} {} {rst_registerfile} {} {0.000} {0.000} {0.100} {5.181} {1.000} {4.136} {} {} {} 
    INST {id_to_wb1/id_and_ex1/id1/registerfile1/U30} {A2} {^} {ZN} {^} {} {OR2_X1} {0.324} {0.000} {0.233} {} {1.324} {4.460} {} {16} {(15.45, 27.55) (15.81, 27.17)} 
    NET {} {} {} {} {} {id_to_wb1/id_and_ex1/id1/registerfile1/n68} {} {0.000} {0.000} {0.233} {27.498} {1.325} {4.461} {} {} {} 
    INST {id_to_wb1/id_and_ex1/id1/registerfile1/U19} {A2} {^} {ZN} {^} {} {AND2_X1} {0.262} {0.000} {0.119} {} {1.587} {4.723} {} {8} {(16.21, 27.55) (16.57, 27.21)} 
    NET {} {} {} {} {} {id_to_wb1/id_and_ex1/id1/registerfile1/n86} {} {0.001} {0.000} {0.119} {13.363} {1.588} {4.724} {} {} {} 
    INST {id_to_wb1/id_and_ex1/id1/registerfile1/U107} {A1} {^} {ZN} {v} {} {NAND2_X1} {0.081} {0.000} {0.043} {} {1.668} {4.804} {} {2} {(23.00, 26.50) (22.86, 26.66)} 
    NET {} {} {} {} {} {id_to_wb1/id_and_ex1/id1/registerfile1/n101} {} {0.000} {0.000} {0.043} {3.778} {1.668} {4.804} {} {} {} 
    INST {id_to_wb1/id_and_ex1/id1/registerfile1/U21} {A} {v} {ZN} {^} {} {INV_X1} {0.168} {0.000} {0.131} {} {1.836} {4.972} {} {8} {(28.94, 13.54) (29.11, 13.17)} 
    NET {} {} {} {} {} {id_to_wb1/id_and_ex1/id1/registerfile1/n275} {} {0.001} {0.000} {0.131} {15.026} {1.837} {4.973} {} {} {} 
    INST {id_to_wb1/id_and_ex1/id1/registerfile1/U69} {B1} {^} {ZN} {v} {} {OAI22_X1} {0.085} {0.000} {0.040} {} {1.922} {5.058} {} {1} {(40.34, 13.54) (40.53, 13.41)} 
    NET {} {} {} {} {} {id_to_wb1/id_and_ex1/id1/registerfile1/n151} {} {0.000} {0.000} {0.040} {1.363} {1.922} {5.058} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.002} {11.023} {0.000} {-3.136} {} {5} {(21.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.002} {11.023} {0.000} {-3.136} {} {} {} 
    INST {id_to_wb1/id_and_ex1/id1/CTS_ccl_a_buf_00020} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.164} {0.000} {0.112} {} {0.164} {-2.971} {} {33} {(24.38, 10.75) (24.75, 10.40)} 
    NET {} {} {} {} {} {id_to_wb1/id_and_ex1/id1/CTS_2} {} {0.002} {0.000} {0.112} {39.237} {0.167} {-2.969} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 46
PATH 47
  VIEW  analysis_slow
  CHECK_TYPE {Setup Check}
  REF {id_to_wb1/id_and_ex1/id1/registerfile1/register_memory_reg_4__3_} {CK}
  ENDPT {id_to_wb1/id_and_ex1/id1/registerfile1/register_memory_reg_4__3_} {D} {DFF_X1} {v} {leading} {clk} {clk(C)(P)(analysis_slow)*}
  BEGINPT {} {rst_registerfile} {} {^} {leading} {clk} {clk(D)(P)(analysis_slow)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.171}
    {-} {Setup} {0.110}
    {+} {Phase Shift} {5.000}
    {+} {CPPR Adjustment} {0.000}
    {=} {Required Time} {5.062}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {1.926}
    {=} {Slack Time} {3.136}
  END_SLK_CLC
  SLK 3.136
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {1.000}
    {=} {Beginpoint Arrival Time} {1.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_registerfile} {^} {} {} {rst_registerfile} {} {} {} {0.100} {5.181} {1.000} {4.136} {} {2} {(19.00, 0.00) } 
    NET {} {} {} {} {} {rst_registerfile} {} {0.000} {0.000} {0.100} {5.181} {1.000} {4.136} {} {} {} 
    INST {id_to_wb1/id_and_ex1/id1/registerfile1/U30} {A2} {^} {ZN} {^} {} {OR2_X1} {0.324} {0.000} {0.233} {} {1.324} {4.460} {} {16} {(15.45, 27.55) (15.81, 27.17)} 
    NET {} {} {} {} {} {id_to_wb1/id_and_ex1/id1/registerfile1/n68} {} {0.000} {0.000} {0.233} {27.498} {1.325} {4.461} {} {} {} 
    INST {id_to_wb1/id_and_ex1/id1/registerfile1/U19} {A2} {^} {ZN} {^} {} {AND2_X1} {0.262} {0.000} {0.119} {} {1.587} {4.723} {} {8} {(16.21, 27.55) (16.57, 27.21)} 
    NET {} {} {} {} {} {id_to_wb1/id_and_ex1/id1/registerfile1/n86} {} {0.001} {0.000} {0.119} {13.363} {1.588} {4.724} {} {} {} 
    INST {id_to_wb1/id_and_ex1/id1/registerfile1/U108} {A1} {^} {ZN} {v} {} {NAND2_X1} {0.077} {0.000} {0.042} {} {1.665} {4.801} {} {2} {(22.43, 26.50) (22.29, 26.66)} 
    NET {} {} {} {} {} {id_to_wb1/id_and_ex1/id1/registerfile1/n95} {} {0.000} {0.000} {0.042} {3.356} {1.665} {4.801} {} {} {} 
    INST {id_to_wb1/id_and_ex1/id1/registerfile1/U23} {A} {v} {ZN} {^} {} {INV_X1} {0.173} {0.000} {0.137} {} {1.838} {4.974} {} {8} {(30.27, 26.50) (30.44, 26.87)} 
    NET {} {} {} {} {} {id_to_wb1/id_and_ex1/id1/registerfile1/n280} {} {0.000} {0.000} {0.137} {15.787} {1.838} {4.974} {} {} {} 
    INST {id_to_wb1/id_and_ex1/id1/registerfile1/U82} {B1} {^} {ZN} {v} {} {OAI22_X1} {0.087} {0.000} {0.042} {} {1.926} {5.062} {} {1} {(30.53, 27.55) (30.34, 27.41)} 
    NET {} {} {} {} {} {id_to_wb1/id_and_ex1/id1/registerfile1/n138} {} {0.000} {0.000} {0.042} {1.516} {1.926} {5.062} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.002} {11.023} {0.000} {-3.136} {} {5} {(21.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.001} {0.000} {0.002} {11.023} {0.001} {-3.135} {} {} {} 
    INST {id_to_wb1/id_and_ex1/CTS_ccl_a_buf_00024} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.169} {0.000} {0.116} {} {0.170} {-2.966} {} {33} {(32.24, 20.89) (31.88, 21.24)} 
    NET {} {} {} {} {} {id_to_wb1/id_and_ex1/CTS_1} {} {0.001} {0.000} {0.116} {39.488} {0.171} {-2.965} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 47
PATH 48
  VIEW  analysis_slow
  CHECK_TYPE {Setup Check}
  REF {id_to_wb1/id_and_ex1/id1/registerfile1/register_memory_reg_5__0_} {CK}
  ENDPT {id_to_wb1/id_and_ex1/id1/registerfile1/register_memory_reg_5__0_} {D} {DFF_X1} {v} {leading} {clk} {clk(C)(P)(analysis_slow)*}
  BEGINPT {} {rst_registerfile} {} {^} {leading} {clk} {clk(D)(P)(analysis_slow)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.165}
    {-} {Setup} {0.110}
    {+} {Phase Shift} {5.000}
    {+} {CPPR Adjustment} {0.000}
    {=} {Required Time} {5.056}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {1.919}
    {=} {Slack Time} {3.136}
  END_SLK_CLC
  SLK 3.136
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {1.000}
    {=} {Beginpoint Arrival Time} {1.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_registerfile} {^} {} {} {rst_registerfile} {} {} {} {0.100} {5.181} {1.000} {4.136} {} {2} {(19.00, 0.00) } 
    NET {} {} {} {} {} {rst_registerfile} {} {0.000} {0.000} {0.100} {5.181} {1.000} {4.136} {} {} {} 
    INST {id_to_wb1/id_and_ex1/id1/registerfile1/U30} {A2} {^} {ZN} {^} {} {OR2_X1} {0.324} {0.000} {0.233} {} {1.324} {4.461} {} {16} {(15.45, 27.55) (15.81, 27.17)} 
    NET {} {} {} {} {} {id_to_wb1/id_and_ex1/id1/registerfile1/n68} {} {0.000} {0.000} {0.233} {27.498} {1.325} {4.461} {} {} {} 
    INST {id_to_wb1/id_and_ex1/id1/registerfile1/U19} {A2} {^} {ZN} {^} {} {AND2_X1} {0.262} {0.000} {0.119} {} {1.587} {4.723} {} {8} {(16.21, 27.55) (16.57, 27.21)} 
    NET {} {} {} {} {} {id_to_wb1/id_and_ex1/id1/registerfile1/n86} {} {0.001} {0.000} {0.119} {13.363} {1.588} {4.724} {} {} {} 
    INST {id_to_wb1/id_and_ex1/id1/registerfile1/U104} {A1} {^} {ZN} {v} {} {NAND2_X1} {0.070} {0.000} {0.039} {} {1.657} {4.793} {} {2} {(21.66, 29.30) (21.53, 29.46)} 
    NET {} {} {} {} {} {id_to_wb1/id_and_ex1/id1/registerfile1/n92} {} {0.000} {0.000} {0.039} {2.560} {1.657} {4.793} {} {} {} 
    INST {id_to_wb1/id_and_ex1/id1/registerfile1/U24} {A} {v} {ZN} {^} {} {INV_X1} {0.175} {0.000} {0.140} {} {1.832} {4.968} {} {8} {(21.91, 29.30) (22.08, 29.67)} 
    NET {} {} {} {} {} {id_to_wb1/id_and_ex1/id1/registerfile1/n279} {} {0.001} {0.000} {0.140} {16.144} {1.833} {4.969} {} {} {} 
    INST {id_to_wb1/id_and_ex1/id1/registerfile1/U87} {B1} {^} {ZN} {v} {} {OAI22_X1} {0.087} {0.000} {0.041} {} {1.919} {5.056} {} {1} {(25.52, 21.95) (25.71, 21.81)} 
    NET {} {} {} {} {} {id_to_wb1/id_and_ex1/id1/registerfile1/n133} {} {0.000} {0.000} {0.041} {1.293} {1.919} {5.056} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.002} {11.023} {0.000} {-3.136} {} {5} {(21.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.002} {11.023} {0.000} {-3.136} {} {} {} 
    INST {id_to_wb1/id_and_ex1/id1/CTS_ccl_a_buf_00020} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.164} {0.000} {0.112} {} {0.164} {-2.972} {} {33} {(24.38, 10.75) (24.75, 10.40)} 
    NET {} {} {} {} {} {id_to_wb1/id_and_ex1/id1/CTS_2} {} {0.001} {0.000} {0.112} {39.237} {0.165} {-2.971} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 48
PATH 49
  VIEW  analysis_slow
  CHECK_TYPE {Setup Check}
  REF {id_to_wb1/id_and_ex1/id1/registerfile1/register_memory_reg_4__7_} {CK}
  ENDPT {id_to_wb1/id_and_ex1/id1/registerfile1/register_memory_reg_4__7_} {D} {DFF_X1} {v} {leading} {clk} {clk(C)(P)(analysis_slow)*}
  BEGINPT {} {rst_registerfile} {} {^} {leading} {clk} {clk(D)(P)(analysis_slow)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.169}
    {-} {Setup} {0.109}
    {+} {Phase Shift} {5.000}
    {+} {CPPR Adjustment} {0.000}
    {=} {Required Time} {5.060}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {1.924}
    {=} {Slack Time} {3.136}
  END_SLK_CLC
  SLK 3.136
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {1.000}
    {=} {Beginpoint Arrival Time} {1.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_registerfile} {^} {} {} {rst_registerfile} {} {} {} {0.100} {5.181} {1.000} {4.136} {} {2} {(19.00, 0.00) } 
    NET {} {} {} {} {} {rst_registerfile} {} {0.000} {0.000} {0.100} {5.181} {1.000} {4.137} {} {} {} 
    INST {id_to_wb1/id_and_ex1/id1/registerfile1/U30} {A2} {^} {ZN} {^} {} {OR2_X1} {0.324} {0.000} {0.233} {} {1.324} {4.461} {} {16} {(15.45, 27.55) (15.81, 27.17)} 
    NET {} {} {} {} {} {id_to_wb1/id_and_ex1/id1/registerfile1/n68} {} {0.000} {0.000} {0.233} {27.498} {1.325} {4.461} {} {} {} 
    INST {id_to_wb1/id_and_ex1/id1/registerfile1/U19} {A2} {^} {ZN} {^} {} {AND2_X1} {0.262} {0.000} {0.119} {} {1.587} {4.723} {} {8} {(16.21, 27.55) (16.57, 27.21)} 
    NET {} {} {} {} {} {id_to_wb1/id_and_ex1/id1/registerfile1/n86} {} {0.001} {0.000} {0.119} {13.363} {1.588} {4.724} {} {} {} 
    INST {id_to_wb1/id_and_ex1/id1/registerfile1/U108} {A1} {^} {ZN} {v} {} {NAND2_X1} {0.077} {0.000} {0.042} {} {1.665} {4.801} {} {2} {(22.43, 26.50) (22.29, 26.66)} 
    NET {} {} {} {} {} {id_to_wb1/id_and_ex1/id1/registerfile1/n95} {} {0.000} {0.000} {0.042} {3.356} {1.665} {4.801} {} {} {} 
    INST {id_to_wb1/id_and_ex1/id1/registerfile1/U23} {A} {v} {ZN} {^} {} {INV_X1} {0.173} {0.000} {0.137} {} {1.838} {4.974} {} {8} {(30.27, 26.50) (30.44, 26.87)} 
    NET {} {} {} {} {} {id_to_wb1/id_and_ex1/id1/registerfile1/n280} {} {0.001} {0.000} {0.137} {15.787} {1.839} {4.975} {} {} {} 
    INST {id_to_wb1/id_and_ex1/id1/registerfile1/U86} {B1} {^} {ZN} {v} {} {OAI22_X1} {0.085} {0.000} {0.041} {} {1.924} {5.060} {} {1} {(43.64, 23.70) (43.45, 23.83)} 
    NET {} {} {} {} {} {id_to_wb1/id_and_ex1/id1/registerfile1/n134} {} {0.000} {0.000} {0.041} {1.192} {1.924} {5.060} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.002} {11.023} {0.000} {-3.136} {} {5} {(21.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.001} {0.000} {0.002} {11.023} {0.001} {-3.136} {} {} {} 
    INST {id_to_wb1/id_and_ex1/id1/CTS_ccl_a_buf_00022} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.166} {0.000} {0.115} {} {0.167} {-2.969} {} {35} {(37.87, 21.95) (38.23, 21.60)} 
    NET {} {} {} {} {} {id_to_wb1/id_and_ex1/id1/CTS_3} {} {0.002} {0.000} {0.115} {40.200} {0.169} {-2.967} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 49
PATH 50
  VIEW  analysis_slow
  CHECK_TYPE {Setup Check}
  REF {id_to_wb1/id_and_ex1/id1/registerfile1/register_memory_reg_2__0_} {CK}
  ENDPT {id_to_wb1/id_and_ex1/id1/registerfile1/register_memory_reg_2__0_} {D} {DFF_X1} {v} {leading} {clk} {clk(C)(P)(analysis_slow)*}
  BEGINPT {} {rst_registerfile} {} {^} {leading} {clk} {clk(D)(P)(analysis_slow)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.167}
    {-} {Setup} {0.109}
    {+} {Phase Shift} {5.000}
    {+} {CPPR Adjustment} {0.000}
    {=} {Required Time} {5.058}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {1.922}
    {=} {Slack Time} {3.137}
  END_SLK_CLC
  SLK 3.137
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {1.000}
    {=} {Beginpoint Arrival Time} {1.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_registerfile} {^} {} {} {rst_registerfile} {} {} {} {0.100} {5.181} {1.000} {4.137} {} {2} {(19.00, 0.00) } 
    NET {} {} {} {} {} {rst_registerfile} {} {0.000} {0.000} {0.100} {5.181} {1.000} {4.137} {} {} {} 
    INST {id_to_wb1/id_and_ex1/id1/registerfile1/U30} {A2} {^} {ZN} {^} {} {OR2_X1} {0.324} {0.000} {0.233} {} {1.324} {4.461} {} {16} {(15.45, 27.55) (15.81, 27.17)} 
    NET {} {} {} {} {} {id_to_wb1/id_and_ex1/id1/registerfile1/n68} {} {0.000} {0.000} {0.233} {27.498} {1.325} {4.461} {} {} {} 
    INST {id_to_wb1/id_and_ex1/id1/registerfile1/U19} {A2} {^} {ZN} {^} {} {AND2_X1} {0.262} {0.000} {0.119} {} {1.587} {4.724} {} {8} {(16.21, 27.55) (16.57, 27.21)} 
    NET {} {} {} {} {} {id_to_wb1/id_and_ex1/id1/registerfile1/n86} {} {0.001} {0.000} {0.119} {13.363} {1.588} {4.724} {} {} {} 
    INST {id_to_wb1/id_and_ex1/id1/registerfile1/U107} {A1} {^} {ZN} {v} {} {NAND2_X1} {0.081} {0.000} {0.043} {} {1.668} {4.805} {} {2} {(23.00, 26.50) (22.86, 26.66)} 
    NET {} {} {} {} {} {id_to_wb1/id_and_ex1/id1/registerfile1/n101} {} {0.000} {0.000} {0.043} {3.778} {1.668} {4.805} {} {} {} 
    INST {id_to_wb1/id_and_ex1/id1/registerfile1/U21} {A} {v} {ZN} {^} {} {INV_X1} {0.168} {0.000} {0.131} {} {1.836} {4.973} {} {8} {(28.94, 13.54) (29.11, 13.17)} 
    NET {} {} {} {} {} {id_to_wb1/id_and_ex1/id1/registerfile1/n275} {} {0.001} {0.000} {0.131} {15.026} {1.837} {4.974} {} {} {} 
    INST {id_to_wb1/id_and_ex1/id1/registerfile1/U63} {B1} {^} {ZN} {v} {} {OAI22_X1} {0.084} {0.000} {0.040} {} {1.922} {5.058} {} {1} {(43.19, 13.54) (43.38, 13.41)} 
    NET {} {} {} {} {} {id_to_wb1/id_and_ex1/id1/registerfile1/n157} {} {0.000} {0.000} {0.040} {1.344} {1.922} {5.058} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.002} {11.023} {0.000} {-3.137} {} {5} {(21.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.002} {11.023} {0.000} {-3.136} {} {} {} 
    INST {id_to_wb1/id_and_ex1/id1/CTS_ccl_a_buf_00020} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.164} {0.000} {0.112} {} {0.164} {-2.972} {} {33} {(24.38, 10.75) (24.75, 10.40)} 
    NET {} {} {} {} {} {id_to_wb1/id_and_ex1/id1/CTS_2} {} {0.003} {0.000} {0.112} {39.237} {0.167} {-2.969} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 50
PATH 51
  VIEW  analysis_slow
  CHECK_TYPE {Setup Check}
  REF {id_to_wb1/id_and_ex1/id1/registerfile1/register_memory_reg_2__7_} {CK}
  ENDPT {id_to_wb1/id_and_ex1/id1/registerfile1/register_memory_reg_2__7_} {D} {DFF_X1} {v} {leading} {clk} {clk(C)(P)(analysis_slow)*}
  BEGINPT {} {rst_registerfile} {} {^} {leading} {clk} {clk(D)(P)(analysis_slow)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.167}
    {-} {Setup} {0.109}
    {+} {Phase Shift} {5.000}
    {+} {CPPR Adjustment} {0.000}
    {=} {Required Time} {5.058}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {1.921}
    {=} {Slack Time} {3.137}
  END_SLK_CLC
  SLK 3.137
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {1.000}
    {=} {Beginpoint Arrival Time} {1.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_registerfile} {^} {} {} {rst_registerfile} {} {} {} {0.100} {5.181} {1.000} {4.137} {} {2} {(19.00, 0.00) } 
    NET {} {} {} {} {} {rst_registerfile} {} {0.000} {0.000} {0.100} {5.181} {1.000} {4.137} {} {} {} 
    INST {id_to_wb1/id_and_ex1/id1/registerfile1/U30} {A2} {^} {ZN} {^} {} {OR2_X1} {0.324} {0.000} {0.233} {} {1.324} {4.461} {} {16} {(15.45, 27.55) (15.81, 27.17)} 
    NET {} {} {} {} {} {id_to_wb1/id_and_ex1/id1/registerfile1/n68} {} {0.000} {0.000} {0.233} {27.498} {1.325} {4.461} {} {} {} 
    INST {id_to_wb1/id_and_ex1/id1/registerfile1/U19} {A2} {^} {ZN} {^} {} {AND2_X1} {0.262} {0.000} {0.119} {} {1.587} {4.724} {} {8} {(16.21, 27.55) (16.57, 27.21)} 
    NET {} {} {} {} {} {id_to_wb1/id_and_ex1/id1/registerfile1/n86} {} {0.001} {0.000} {0.119} {13.363} {1.588} {4.724} {} {} {} 
    INST {id_to_wb1/id_and_ex1/id1/registerfile1/U107} {A1} {^} {ZN} {v} {} {NAND2_X1} {0.081} {0.000} {0.043} {} {1.668} {4.805} {} {2} {(23.00, 26.50) (22.86, 26.66)} 
    NET {} {} {} {} {} {id_to_wb1/id_and_ex1/id1/registerfile1/n101} {} {0.000} {0.000} {0.043} {3.778} {1.668} {4.805} {} {} {} 
    INST {id_to_wb1/id_and_ex1/id1/registerfile1/U21} {A} {v} {ZN} {^} {} {INV_X1} {0.168} {0.000} {0.131} {} {1.836} {4.973} {} {8} {(28.94, 13.54) (29.11, 13.17)} 
    NET {} {} {} {} {} {id_to_wb1/id_and_ex1/id1/registerfile1/n275} {} {0.001} {0.000} {0.131} {15.026} {1.837} {4.974} {} {} {} 
    INST {id_to_wb1/id_and_ex1/id1/registerfile1/U70} {B1} {^} {ZN} {v} {} {OAI22_X1} {0.084} {0.000} {0.040} {} {1.921} {5.058} {} {1} {(43.00, 12.50) (43.19, 12.63)} 
    NET {} {} {} {} {} {id_to_wb1/id_and_ex1/id1/registerfile1/n150} {} {0.000} {0.000} {0.040} {1.316} {1.921} {5.058} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.002} {11.023} {0.000} {-3.137} {} {5} {(21.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.002} {11.023} {0.000} {-3.136} {} {} {} 
    INST {id_to_wb1/id_and_ex1/id1/CTS_ccl_a_buf_00020} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.164} {0.000} {0.112} {} {0.164} {-2.972} {} {33} {(24.38, 10.75) (24.75, 10.40)} 
    NET {} {} {} {} {} {id_to_wb1/id_and_ex1/id1/CTS_2} {} {0.003} {0.000} {0.112} {39.237} {0.167} {-2.969} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 51
PATH 52
  VIEW  analysis_slow
  CHECK_TYPE {Setup Check}
  REF {id_to_wb1/id_and_ex1/id1/registerfile1/register_memory_reg_4__4_} {CK}
  ENDPT {id_to_wb1/id_and_ex1/id1/registerfile1/register_memory_reg_4__4_} {D} {DFF_X1} {v} {leading} {clk} {clk(C)(P)(analysis_slow)*}
  BEGINPT {} {rst_registerfile} {} {^} {leading} {clk} {clk(D)(P)(analysis_slow)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.172}
    {-} {Setup} {0.109}
    {+} {Phase Shift} {5.000}
    {+} {CPPR Adjustment} {0.000}
    {=} {Required Time} {5.062}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {1.926}
    {=} {Slack Time} {3.137}
  END_SLK_CLC
  SLK 3.137
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {1.000}
    {=} {Beginpoint Arrival Time} {1.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_registerfile} {^} {} {} {rst_registerfile} {} {} {} {0.100} {5.181} {1.000} {4.137} {} {2} {(19.00, 0.00) } 
    NET {} {} {} {} {} {rst_registerfile} {} {0.000} {0.000} {0.100} {5.181} {1.000} {4.137} {} {} {} 
    INST {id_to_wb1/id_and_ex1/id1/registerfile1/U30} {A2} {^} {ZN} {^} {} {OR2_X1} {0.324} {0.000} {0.233} {} {1.324} {4.461} {} {16} {(15.45, 27.55) (15.81, 27.17)} 
    NET {} {} {} {} {} {id_to_wb1/id_and_ex1/id1/registerfile1/n68} {} {0.000} {0.000} {0.233} {27.498} {1.325} {4.461} {} {} {} 
    INST {id_to_wb1/id_and_ex1/id1/registerfile1/U19} {A2} {^} {ZN} {^} {} {AND2_X1} {0.262} {0.000} {0.119} {} {1.587} {4.724} {} {8} {(16.21, 27.55) (16.57, 27.21)} 
    NET {} {} {} {} {} {id_to_wb1/id_and_ex1/id1/registerfile1/n86} {} {0.001} {0.000} {0.119} {13.363} {1.588} {4.724} {} {} {} 
    INST {id_to_wb1/id_and_ex1/id1/registerfile1/U108} {A1} {^} {ZN} {v} {} {NAND2_X1} {0.077} {0.000} {0.042} {} {1.665} {4.801} {} {2} {(22.43, 26.50) (22.29, 26.66)} 
    NET {} {} {} {} {} {id_to_wb1/id_and_ex1/id1/registerfile1/n95} {} {0.000} {0.000} {0.042} {3.356} {1.665} {4.802} {} {} {} 
    INST {id_to_wb1/id_and_ex1/id1/registerfile1/U23} {A} {v} {ZN} {^} {} {INV_X1} {0.173} {0.000} {0.137} {} {1.838} {4.975} {} {8} {(30.27, 26.50) (30.44, 26.87)} 
    NET {} {} {} {} {} {id_to_wb1/id_and_ex1/id1/registerfile1/n280} {} {0.001} {0.000} {0.137} {15.787} {1.839} {4.975} {} {} {} 
    INST {id_to_wb1/id_and_ex1/id1/registerfile1/U83} {B1} {^} {ZN} {v} {} {OAI22_X1} {0.087} {0.000} {0.041} {} {1.925} {5.062} {} {1} {(35.59, 26.50) (35.78, 26.63)} 
    NET {} {} {} {} {} {id_to_wb1/id_and_ex1/id1/registerfile1/n137} {} {0.000} {0.000} {0.041} {1.425} {1.926} {5.062} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.002} {11.023} {0.000} {-3.137} {} {5} {(21.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.001} {0.000} {0.002} {11.023} {0.001} {-3.136} {} {} {} 
    INST {id_to_wb1/id_and_ex1/CTS_ccl_a_buf_00024} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.169} {0.000} {0.116} {} {0.170} {-2.967} {} {33} {(32.24, 20.89) (31.88, 21.24)} 
    NET {} {} {} {} {} {id_to_wb1/id_and_ex1/CTS_1} {} {0.002} {0.000} {0.116} {39.488} {0.172} {-2.965} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 52
PATH 53
  VIEW  analysis_slow
  CHECK_TYPE {Setup Check}
  REF {id_to_wb1/id_and_ex1/id1/registerfile1/register_memory_reg_2__2_} {CK}
  ENDPT {id_to_wb1/id_and_ex1/id1/registerfile1/register_memory_reg_2__2_} {D} {DFF_X1} {v} {leading} {clk} {clk(C)(P)(analysis_slow)*}
  BEGINPT {} {rst_registerfile} {} {^} {leading} {clk} {clk(D)(P)(analysis_slow)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.166}
    {-} {Setup} {0.109}
    {+} {Phase Shift} {5.000}
    {+} {CPPR Adjustment} {0.000}
    {=} {Required Time} {5.057}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {1.920}
    {=} {Slack Time} {3.137}
  END_SLK_CLC
  SLK 3.137
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {1.000}
    {=} {Beginpoint Arrival Time} {1.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_registerfile} {^} {} {} {rst_registerfile} {} {} {} {0.100} {5.181} {1.000} {4.137} {} {2} {(19.00, 0.00) } 
    NET {} {} {} {} {} {rst_registerfile} {} {0.000} {0.000} {0.100} {5.181} {1.000} {4.137} {} {} {} 
    INST {id_to_wb1/id_and_ex1/id1/registerfile1/U30} {A2} {^} {ZN} {^} {} {OR2_X1} {0.324} {0.000} {0.233} {} {1.324} {4.461} {} {16} {(15.45, 27.55) (15.81, 27.17)} 
    NET {} {} {} {} {} {id_to_wb1/id_and_ex1/id1/registerfile1/n68} {} {0.000} {0.000} {0.233} {27.498} {1.325} {4.462} {} {} {} 
    INST {id_to_wb1/id_and_ex1/id1/registerfile1/U19} {A2} {^} {ZN} {^} {} {AND2_X1} {0.262} {0.000} {0.119} {} {1.587} {4.724} {} {8} {(16.21, 27.55) (16.57, 27.21)} 
    NET {} {} {} {} {} {id_to_wb1/id_and_ex1/id1/registerfile1/n86} {} {0.001} {0.000} {0.119} {13.363} {1.588} {4.725} {} {} {} 
    INST {id_to_wb1/id_and_ex1/id1/registerfile1/U107} {A1} {^} {ZN} {v} {} {NAND2_X1} {0.081} {0.000} {0.043} {} {1.668} {4.805} {} {2} {(23.00, 26.50) (22.86, 26.66)} 
    NET {} {} {} {} {} {id_to_wb1/id_and_ex1/id1/registerfile1/n101} {} {0.000} {0.000} {0.043} {3.778} {1.668} {4.805} {} {} {} 
    INST {id_to_wb1/id_and_ex1/id1/registerfile1/U21} {A} {v} {ZN} {^} {} {INV_X1} {0.168} {0.000} {0.131} {} {1.836} {4.973} {} {8} {(28.94, 13.54) (29.11, 13.17)} 
    NET {} {} {} {} {} {id_to_wb1/id_and_ex1/id1/registerfile1/n275} {} {0.001} {0.000} {0.131} {15.026} {1.837} {4.974} {} {} {} 
    INST {id_to_wb1/id_and_ex1/id1/registerfile1/U65} {B1} {^} {ZN} {v} {} {OAI22_X1} {0.084} {0.000} {0.039} {} {1.920} {5.057} {} {1} {(34.71, 10.75) (34.52, 10.61)} 
    NET {} {} {} {} {} {id_to_wb1/id_and_ex1/id1/registerfile1/n155} {} {0.000} {0.000} {0.039} {1.236} {1.920} {5.057} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.002} {11.023} {0.000} {-3.137} {} {5} {(21.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.002} {11.023} {0.000} {-3.137} {} {} {} 
    INST {id_to_wb1/id_and_ex1/id1/CTS_ccl_a_buf_00020} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.164} {0.000} {0.112} {} {0.164} {-2.973} {} {33} {(24.38, 10.75) (24.75, 10.40)} 
    NET {} {} {} {} {} {id_to_wb1/id_and_ex1/id1/CTS_2} {} {0.002} {0.000} {0.112} {39.237} {0.166} {-2.971} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 53
PATH 54
  VIEW  analysis_slow
  CHECK_TYPE {Setup Check}
  REF {id_to_wb1/id_and_ex1/id1/registerfile1/register_memory_reg_2__5_} {CK}
  ENDPT {id_to_wb1/id_and_ex1/id1/registerfile1/register_memory_reg_2__5_} {D} {DFF_X1} {v} {leading} {clk} {clk(C)(P)(analysis_slow)*}
  BEGINPT {} {rst_registerfile} {} {^} {leading} {clk} {clk(D)(P)(analysis_slow)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.166}
    {-} {Setup} {0.109}
    {+} {Phase Shift} {5.000}
    {+} {CPPR Adjustment} {0.000}
    {=} {Required Time} {5.057}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {1.920}
    {=} {Slack Time} {3.137}
  END_SLK_CLC
  SLK 3.137
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {1.000}
    {=} {Beginpoint Arrival Time} {1.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_registerfile} {^} {} {} {rst_registerfile} {} {} {} {0.100} {5.181} {1.000} {4.137} {} {2} {(19.00, 0.00) } 
    NET {} {} {} {} {} {rst_registerfile} {} {0.000} {0.000} {0.100} {5.181} {1.000} {4.137} {} {} {} 
    INST {id_to_wb1/id_and_ex1/id1/registerfile1/U30} {A2} {^} {ZN} {^} {} {OR2_X1} {0.324} {0.000} {0.233} {} {1.324} {4.461} {} {16} {(15.45, 27.55) (15.81, 27.17)} 
    NET {} {} {} {} {} {id_to_wb1/id_and_ex1/id1/registerfile1/n68} {} {0.000} {0.000} {0.233} {27.498} {1.325} {4.462} {} {} {} 
    INST {id_to_wb1/id_and_ex1/id1/registerfile1/U19} {A2} {^} {ZN} {^} {} {AND2_X1} {0.262} {0.000} {0.119} {} {1.587} {4.724} {} {8} {(16.21, 27.55) (16.57, 27.21)} 
    NET {} {} {} {} {} {id_to_wb1/id_and_ex1/id1/registerfile1/n86} {} {0.001} {0.000} {0.119} {13.363} {1.588} {4.725} {} {} {} 
    INST {id_to_wb1/id_and_ex1/id1/registerfile1/U107} {A1} {^} {ZN} {v} {} {NAND2_X1} {0.081} {0.000} {0.043} {} {1.668} {4.805} {} {2} {(23.00, 26.50) (22.86, 26.66)} 
    NET {} {} {} {} {} {id_to_wb1/id_and_ex1/id1/registerfile1/n101} {} {0.000} {0.000} {0.043} {3.778} {1.668} {4.805} {} {} {} 
    INST {id_to_wb1/id_and_ex1/id1/registerfile1/U21} {A} {v} {ZN} {^} {} {INV_X1} {0.168} {0.000} {0.131} {} {1.836} {4.973} {} {8} {(28.94, 13.54) (29.11, 13.17)} 
    NET {} {} {} {} {} {id_to_wb1/id_and_ex1/id1/registerfile1/n275} {} {0.000} {0.000} {0.131} {15.026} {1.836} {4.973} {} {} {} 
    INST {id_to_wb1/id_and_ex1/id1/registerfile1/U68} {B1} {^} {ZN} {v} {} {OAI22_X1} {0.084} {0.000} {0.039} {} {1.920} {5.057} {} {1} {(30.46, 12.50) (30.65, 12.63)} 
    NET {} {} {} {} {} {id_to_wb1/id_and_ex1/id1/registerfile1/n152} {} {0.000} {0.000} {0.039} {1.230} {1.920} {5.057} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.002} {11.023} {0.000} {-3.137} {} {5} {(21.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.002} {11.023} {0.000} {-3.137} {} {} {} 
    INST {id_to_wb1/id_and_ex1/id1/CTS_ccl_a_buf_00020} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.164} {0.000} {0.112} {} {0.164} {-2.973} {} {33} {(24.38, 10.75) (24.75, 10.40)} 
    NET {} {} {} {} {} {id_to_wb1/id_and_ex1/id1/CTS_2} {} {0.001} {0.000} {0.112} {39.237} {0.166} {-2.971} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 54
PATH 55
  VIEW  analysis_slow
  CHECK_TYPE {Setup Check}
  REF {id_to_wb1/id_and_ex1/id1/registerfile1/register_memory_reg_2__4_} {CK}
  ENDPT {id_to_wb1/id_and_ex1/id1/registerfile1/register_memory_reg_2__4_} {D} {DFF_X1} {v} {leading} {clk} {clk(C)(P)(analysis_slow)*}
  BEGINPT {} {rst_registerfile} {} {^} {leading} {clk} {clk(D)(P)(analysis_slow)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.167}
    {-} {Setup} {0.109}
    {+} {Phase Shift} {5.000}
    {+} {CPPR Adjustment} {0.000}
    {=} {Required Time} {5.058}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {1.920}
    {=} {Slack Time} {3.137}
  END_SLK_CLC
  SLK 3.137
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {1.000}
    {=} {Beginpoint Arrival Time} {1.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_registerfile} {^} {} {} {rst_registerfile} {} {} {} {0.100} {5.181} {1.000} {4.137} {} {2} {(19.00, 0.00) } 
    NET {} {} {} {} {} {rst_registerfile} {} {0.000} {0.000} {0.100} {5.181} {1.000} {4.138} {} {} {} 
    INST {id_to_wb1/id_and_ex1/id1/registerfile1/U30} {A2} {^} {ZN} {^} {} {OR2_X1} {0.324} {0.000} {0.233} {} {1.324} {4.462} {} {16} {(15.45, 27.55) (15.81, 27.17)} 
    NET {} {} {} {} {} {id_to_wb1/id_and_ex1/id1/registerfile1/n68} {} {0.000} {0.000} {0.233} {27.498} {1.325} {4.462} {} {} {} 
    INST {id_to_wb1/id_and_ex1/id1/registerfile1/U19} {A2} {^} {ZN} {^} {} {AND2_X1} {0.262} {0.000} {0.119} {} {1.587} {4.724} {} {8} {(16.21, 27.55) (16.57, 27.21)} 
    NET {} {} {} {} {} {id_to_wb1/id_and_ex1/id1/registerfile1/n86} {} {0.001} {0.000} {0.119} {13.363} {1.588} {4.725} {} {} {} 
    INST {id_to_wb1/id_and_ex1/id1/registerfile1/U107} {A1} {^} {ZN} {v} {} {NAND2_X1} {0.081} {0.000} {0.043} {} {1.668} {4.805} {} {2} {(23.00, 26.50) (22.86, 26.66)} 
    NET {} {} {} {} {} {id_to_wb1/id_and_ex1/id1/registerfile1/n101} {} {0.000} {0.000} {0.043} {3.778} {1.668} {4.806} {} {} {} 
    INST {id_to_wb1/id_and_ex1/id1/registerfile1/U21} {A} {v} {ZN} {^} {} {INV_X1} {0.168} {0.000} {0.131} {} {1.836} {4.973} {} {8} {(28.94, 13.54) (29.11, 13.17)} 
    NET {} {} {} {} {} {id_to_wb1/id_and_ex1/id1/registerfile1/n275} {} {0.001} {0.000} {0.131} {15.026} {1.837} {4.974} {} {} {} 
    INST {id_to_wb1/id_and_ex1/id1/registerfile1/U67} {B1} {^} {ZN} {v} {} {OAI22_X1} {0.084} {0.000} {0.039} {} {1.920} {5.058} {} {1} {(37.87, 12.50) (38.06, 12.63)} 
    NET {} {} {} {} {} {id_to_wb1/id_and_ex1/id1/registerfile1/n153} {} {0.000} {0.000} {0.039} {1.242} {1.920} {5.058} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.002} {11.023} {0.000} {-3.137} {} {5} {(21.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.002} {11.023} {0.000} {-3.137} {} {} {} 
    INST {id_to_wb1/id_and_ex1/id1/CTS_ccl_a_buf_00020} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.164} {0.000} {0.112} {} {0.164} {-2.973} {} {33} {(24.38, 10.75) (24.75, 10.40)} 
    NET {} {} {} {} {} {id_to_wb1/id_and_ex1/id1/CTS_2} {} {0.002} {0.000} {0.112} {39.237} {0.167} {-2.971} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 55
PATH 56
  VIEW  analysis_slow
  CHECK_TYPE {Setup Check}
  REF {id_to_wb1/id_and_ex1/id1/registerfile1/register_memory_reg_4__2_} {CK}
  ENDPT {id_to_wb1/id_and_ex1/id1/registerfile1/register_memory_reg_4__2_} {D} {DFF_X1} {v} {leading} {clk} {clk(C)(P)(analysis_slow)*}
  BEGINPT {} {rst_registerfile} {} {^} {leading} {clk} {clk(D)(P)(analysis_slow)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.171}
    {-} {Setup} {0.109}
    {+} {Phase Shift} {5.000}
    {+} {CPPR Adjustment} {0.000}
    {=} {Required Time} {5.062}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {1.924}
    {=} {Slack Time} {3.139}
  END_SLK_CLC
  SLK 3.139
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {1.000}
    {=} {Beginpoint Arrival Time} {1.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_registerfile} {^} {} {} {rst_registerfile} {} {} {} {0.100} {5.181} {1.000} {4.139} {} {2} {(19.00, 0.00) } 
    NET {} {} {} {} {} {rst_registerfile} {} {0.000} {0.000} {0.100} {5.181} {1.000} {4.139} {} {} {} 
    INST {id_to_wb1/id_and_ex1/id1/registerfile1/U30} {A2} {^} {ZN} {^} {} {OR2_X1} {0.324} {0.000} {0.233} {} {1.324} {4.463} {} {16} {(15.45, 27.55) (15.81, 27.17)} 
    NET {} {} {} {} {} {id_to_wb1/id_and_ex1/id1/registerfile1/n68} {} {0.000} {0.000} {0.233} {27.498} {1.325} {4.463} {} {} {} 
    INST {id_to_wb1/id_and_ex1/id1/registerfile1/U19} {A2} {^} {ZN} {^} {} {AND2_X1} {0.262} {0.000} {0.119} {} {1.587} {4.726} {} {8} {(16.21, 27.55) (16.57, 27.21)} 
    NET {} {} {} {} {} {id_to_wb1/id_and_ex1/id1/registerfile1/n86} {} {0.001} {0.000} {0.119} {13.363} {1.588} {4.726} {} {} {} 
    INST {id_to_wb1/id_and_ex1/id1/registerfile1/U108} {A1} {^} {ZN} {v} {} {NAND2_X1} {0.077} {0.000} {0.042} {} {1.665} {4.803} {} {2} {(22.43, 26.50) (22.29, 26.66)} 
    NET {} {} {} {} {} {id_to_wb1/id_and_ex1/id1/registerfile1/n95} {} {0.000} {0.000} {0.042} {3.356} {1.665} {4.803} {} {} {} 
    INST {id_to_wb1/id_and_ex1/id1/registerfile1/U23} {A} {v} {ZN} {^} {} {INV_X1} {0.173} {0.000} {0.137} {} {1.838} {4.977} {} {8} {(30.27, 26.50) (30.44, 26.87)} 
    NET {} {} {} {} {} {id_to_wb1/id_and_ex1/id1/registerfile1/n280} {} {0.000} {0.000} {0.137} {15.787} {1.838} {4.977} {} {} {} 
    INST {id_to_wb1/id_and_ex1/id1/registerfile1/U81} {B1} {^} {ZN} {v} {} {OAI22_X1} {0.085} {0.000} {0.041} {} {1.924} {5.062} {} {1} {(31.03, 23.70) (31.22, 23.83)} 
    NET {} {} {} {} {} {id_to_wb1/id_and_ex1/id1/registerfile1/n139} {} {0.000} {0.000} {0.041} {1.218} {1.924} {5.062} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.002} {11.023} {0.000} {-3.139} {} {5} {(21.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.001} {0.000} {0.002} {11.023} {0.001} {-3.138} {} {} {} 
    INST {id_to_wb1/id_and_ex1/CTS_ccl_a_buf_00024} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.169} {0.000} {0.116} {} {0.170} {-2.969} {} {33} {(32.24, 20.89) (31.88, 21.24)} 
    NET {} {} {} {} {} {id_to_wb1/id_and_ex1/CTS_1} {} {0.001} {0.000} {0.116} {39.488} {0.171} {-2.968} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 56
PATH 57
  VIEW  analysis_slow
  CHECK_TYPE {Setup Check}
  REF {id_to_wb1/id_and_ex1/id1/registerfile1/register_memory_reg_4__5_} {CK}
  ENDPT {id_to_wb1/id_and_ex1/id1/registerfile1/register_memory_reg_4__5_} {D} {DFF_X1} {v} {leading} {clk} {clk(C)(P)(analysis_slow)*}
  BEGINPT {} {rst_registerfile} {} {^} {leading} {clk} {clk(D)(P)(analysis_slow)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.172}
    {-} {Setup} {0.109}
    {+} {Phase Shift} {5.000}
    {+} {CPPR Adjustment} {0.000}
    {=} {Required Time} {5.063}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {1.923}
    {=} {Slack Time} {3.139}
  END_SLK_CLC
  SLK 3.139
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {1.000}
    {=} {Beginpoint Arrival Time} {1.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_registerfile} {^} {} {} {rst_registerfile} {} {} {} {0.100} {5.181} {1.000} {4.139} {} {2} {(19.00, 0.00) } 
    NET {} {} {} {} {} {rst_registerfile} {} {0.000} {0.000} {0.100} {5.181} {1.000} {4.140} {} {} {} 
    INST {id_to_wb1/id_and_ex1/id1/registerfile1/U30} {A2} {^} {ZN} {^} {} {OR2_X1} {0.324} {0.000} {0.233} {} {1.324} {4.464} {} {16} {(15.45, 27.55) (15.81, 27.17)} 
    NET {} {} {} {} {} {id_to_wb1/id_and_ex1/id1/registerfile1/n68} {} {0.000} {0.000} {0.233} {27.498} {1.325} {4.464} {} {} {} 
    INST {id_to_wb1/id_and_ex1/id1/registerfile1/U19} {A2} {^} {ZN} {^} {} {AND2_X1} {0.262} {0.000} {0.119} {} {1.587} {4.726} {} {8} {(16.21, 27.55) (16.57, 27.21)} 
    NET {} {} {} {} {} {id_to_wb1/id_and_ex1/id1/registerfile1/n86} {} {0.001} {0.000} {0.119} {13.363} {1.588} {4.727} {} {} {} 
    INST {id_to_wb1/id_and_ex1/id1/registerfile1/U108} {A1} {^} {ZN} {v} {} {NAND2_X1} {0.077} {0.000} {0.042} {} {1.665} {4.804} {} {2} {(22.43, 26.50) (22.29, 26.66)} 
    NET {} {} {} {} {} {id_to_wb1/id_and_ex1/id1/registerfile1/n95} {} {0.000} {0.000} {0.042} {3.356} {1.665} {4.804} {} {} {} 
    INST {id_to_wb1/id_and_ex1/id1/registerfile1/U23} {A} {v} {ZN} {^} {} {INV_X1} {0.173} {0.000} {0.137} {} {1.838} {4.977} {} {8} {(30.27, 26.50) (30.44, 26.87)} 
    NET {} {} {} {} {} {id_to_wb1/id_and_ex1/id1/registerfile1/n280} {} {0.000} {0.000} {0.137} {15.787} {1.838} {4.978} {} {} {} 
    INST {id_to_wb1/id_and_ex1/id1/registerfile1/U84} {B1} {^} {ZN} {v} {} {OAI22_X1} {0.085} {0.000} {0.041} {} {1.923} {5.063} {} {1} {(31.03, 29.30) (31.22, 29.43)} 
    NET {} {} {} {} {} {id_to_wb1/id_and_ex1/id1/registerfile1/n136} {} {0.000} {0.000} {0.041} {1.208} {1.923} {5.063} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.002} {11.023} {0.000} {-3.139} {} {5} {(21.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.001} {0.000} {0.002} {11.023} {0.001} {-3.139} {} {} {} 
    INST {id_to_wb1/id_and_ex1/CTS_ccl_a_buf_00024} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.169} {0.000} {0.116} {} {0.170} {-2.969} {} {33} {(32.24, 20.89) (31.88, 21.24)} 
    NET {} {} {} {} {} {id_to_wb1/id_and_ex1/CTS_1} {} {0.002} {0.000} {0.116} {39.488} {0.172} {-2.968} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 57
PATH 58
  VIEW  analysis_slow
  CHECK_TYPE {Setup Check}
  REF {id_to_wb1/id_and_ex1/id1/registerfile1/register_memory_reg_5__7_} {CK}
  ENDPT {id_to_wb1/id_and_ex1/id1/registerfile1/register_memory_reg_5__7_} {D} {DFF_X1} {v} {leading} {clk} {clk(C)(P)(analysis_slow)*}
  BEGINPT {} {rst_registerfile} {} {^} {leading} {clk} {clk(D)(P)(analysis_slow)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.171}
    {-} {Setup} {0.109}
    {+} {Phase Shift} {5.000}
    {+} {CPPR Adjustment} {0.000}
    {=} {Required Time} {5.062}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {1.921}
    {=} {Slack Time} {3.140}
  END_SLK_CLC
  SLK 3.140
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {1.000}
    {=} {Beginpoint Arrival Time} {1.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_registerfile} {^} {} {} {rst_registerfile} {} {} {} {0.100} {5.181} {1.000} {4.140} {} {2} {(19.00, 0.00) } 
    NET {} {} {} {} {} {rst_registerfile} {} {0.000} {0.000} {0.100} {5.181} {1.000} {4.141} {} {} {} 
    INST {id_to_wb1/id_and_ex1/id1/registerfile1/U30} {A2} {^} {ZN} {^} {} {OR2_X1} {0.324} {0.000} {0.233} {} {1.324} {4.465} {} {16} {(15.45, 27.55) (15.81, 27.17)} 
    NET {} {} {} {} {} {id_to_wb1/id_and_ex1/id1/registerfile1/n68} {} {0.000} {0.000} {0.233} {27.498} {1.325} {4.465} {} {} {} 
    INST {id_to_wb1/id_and_ex1/id1/registerfile1/U19} {A2} {^} {ZN} {^} {} {AND2_X1} {0.262} {0.000} {0.119} {} {1.587} {4.727} {} {8} {(16.21, 27.55) (16.57, 27.21)} 
    NET {} {} {} {} {} {id_to_wb1/id_and_ex1/id1/registerfile1/n86} {} {0.001} {0.000} {0.119} {13.363} {1.588} {4.728} {} {} {} 
    INST {id_to_wb1/id_and_ex1/id1/registerfile1/U104} {A1} {^} {ZN} {v} {} {NAND2_X1} {0.070} {0.000} {0.039} {} {1.657} {4.798} {} {2} {(21.66, 29.30) (21.53, 29.46)} 
    NET {} {} {} {} {} {id_to_wb1/id_and_ex1/id1/registerfile1/n92} {} {0.000} {0.000} {0.039} {2.560} {1.657} {4.798} {} {} {} 
    INST {id_to_wb1/id_and_ex1/id1/registerfile1/U24} {A} {v} {ZN} {^} {} {INV_X1} {0.175} {0.000} {0.140} {} {1.832} {4.972} {} {8} {(21.91, 29.30) (22.08, 29.67)} 
    NET {} {} {} {} {} {id_to_wb1/id_and_ex1/id1/registerfile1/n279} {} {0.001} {0.000} {0.140} {16.144} {1.833} {4.973} {} {} {} 
    INST {id_to_wb1/id_and_ex1/id1/registerfile1/U94} {B1} {^} {ZN} {v} {} {OAI22_X1} {0.088} {0.000} {0.042} {} {1.921} {5.061} {} {1} {(28.37, 19.14) (28.56, 19.01)} 
    NET {} {} {} {} {} {id_to_wb1/id_and_ex1/id1/registerfile1/n126} {} {0.000} {0.000} {0.042} {1.487} {1.921} {5.062} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.002} {11.023} {0.000} {-3.140} {} {5} {(21.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.001} {0.000} {0.002} {11.023} {0.001} {-3.140} {} {} {} 
    INST {id_to_wb1/id_and_ex1/CTS_ccl_a_buf_00024} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.169} {0.000} {0.116} {} {0.170} {-2.970} {} {33} {(32.24, 20.89) (31.88, 21.24)} 
    NET {} {} {} {} {} {id_to_wb1/id_and_ex1/CTS_1} {} {0.001} {0.000} {0.116} {39.488} {0.171} {-2.970} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 58
PATH 59
  VIEW  analysis_slow
  CHECK_TYPE {Setup Check}
  REF {id_to_wb1/id_and_ex1/id1/registerfile1/register_memory_reg_5__2_} {CK}
  ENDPT {id_to_wb1/id_and_ex1/id1/registerfile1/register_memory_reg_5__2_} {D} {DFF_X1} {v} {leading} {clk} {clk(C)(P)(analysis_slow)*}
  BEGINPT {} {rst_registerfile} {} {^} {leading} {clk} {clk(D)(P)(analysis_slow)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.170}
    {-} {Setup} {0.109}
    {+} {Phase Shift} {5.000}
    {+} {CPPR Adjustment} {0.000}
    {=} {Required Time} {5.061}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {1.920}
    {=} {Slack Time} {3.141}
  END_SLK_CLC
  SLK 3.141
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {1.000}
    {=} {Beginpoint Arrival Time} {1.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_registerfile} {^} {} {} {rst_registerfile} {} {} {} {0.100} {5.181} {1.000} {4.141} {} {2} {(19.00, 0.00) } 
    NET {} {} {} {} {} {rst_registerfile} {} {0.000} {0.000} {0.100} {5.181} {1.000} {4.141} {} {} {} 
    INST {id_to_wb1/id_and_ex1/id1/registerfile1/U30} {A2} {^} {ZN} {^} {} {OR2_X1} {0.324} {0.000} {0.233} {} {1.324} {4.465} {} {16} {(15.45, 27.55) (15.81, 27.17)} 
    NET {} {} {} {} {} {id_to_wb1/id_and_ex1/id1/registerfile1/n68} {} {0.000} {0.000} {0.233} {27.498} {1.325} {4.465} {} {} {} 
    INST {id_to_wb1/id_and_ex1/id1/registerfile1/U19} {A2} {^} {ZN} {^} {} {AND2_X1} {0.262} {0.000} {0.119} {} {1.587} {4.728} {} {8} {(16.21, 27.55) (16.57, 27.21)} 
    NET {} {} {} {} {} {id_to_wb1/id_and_ex1/id1/registerfile1/n86} {} {0.001} {0.000} {0.119} {13.363} {1.588} {4.728} {} {} {} 
    INST {id_to_wb1/id_and_ex1/id1/registerfile1/U104} {A1} {^} {ZN} {v} {} {NAND2_X1} {0.070} {0.000} {0.039} {} {1.657} {4.798} {} {2} {(21.66, 29.30) (21.53, 29.46)} 
    NET {} {} {} {} {} {id_to_wb1/id_and_ex1/id1/registerfile1/n92} {} {0.000} {0.000} {0.039} {2.560} {1.657} {4.798} {} {} {} 
    INST {id_to_wb1/id_and_ex1/id1/registerfile1/U24} {A} {v} {ZN} {^} {} {INV_X1} {0.175} {0.000} {0.140} {} {1.832} {4.973} {} {8} {(21.91, 29.30) (22.08, 29.67)} 
    NET {} {} {} {} {} {id_to_wb1/id_and_ex1/id1/registerfile1/n279} {} {0.001} {0.000} {0.140} {16.144} {1.833} {4.974} {} {} {} 
    INST {id_to_wb1/id_and_ex1/id1/registerfile1/U89} {B1} {^} {ZN} {v} {} {OAI22_X1} {0.087} {0.000} {0.041} {} {1.920} {5.061} {} {1} {(21.34, 21.95) (21.53, 21.81)} 
    NET {} {} {} {} {} {id_to_wb1/id_and_ex1/id1/registerfile1/n131} {} {0.000} {0.000} {0.041} {1.342} {1.920} {5.061} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.002} {11.023} {0.000} {-3.141} {} {5} {(21.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.002} {11.023} {0.000} {-3.140} {} {} {} 
    INST {CTS_ccl_a_buf_00016} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.168} {0.000} {0.115} {} {0.168} {-2.972} {} {33} {(21.15, 13.54) (21.52, 13.20)} 
    NET {} {} {} {} {} {CTS_1} {} {0.002} {0.000} {0.115} {38.935} {0.170} {-2.971} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 59
PATH 60
  VIEW  analysis_slow
  CHECK_TYPE {Setup Check}
  REF {id_to_wb1/id_and_ex1/id1/registerfile1/register_memory_reg_5__4_} {CK}
  ENDPT {id_to_wb1/id_and_ex1/id1/registerfile1/register_memory_reg_5__4_} {D} {DFF_X1} {v} {leading} {clk} {clk(C)(P)(analysis_slow)*}
  BEGINPT {} {rst_registerfile} {} {^} {leading} {clk} {clk(D)(P)(analysis_slow)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.171}
    {-} {Setup} {0.109}
    {+} {Phase Shift} {5.000}
    {+} {CPPR Adjustment} {0.000}
    {=} {Required Time} {5.062}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {1.921}
    {=} {Slack Time} {3.141}
  END_SLK_CLC
  SLK 3.141
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {1.000}
    {=} {Beginpoint Arrival Time} {1.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_registerfile} {^} {} {} {rst_registerfile} {} {} {} {0.100} {5.181} {1.000} {4.141} {} {2} {(19.00, 0.00) } 
    NET {} {} {} {} {} {rst_registerfile} {} {0.000} {0.000} {0.100} {5.181} {1.000} {4.141} {} {} {} 
    INST {id_to_wb1/id_and_ex1/id1/registerfile1/U30} {A2} {^} {ZN} {^} {} {OR2_X1} {0.324} {0.000} {0.233} {} {1.324} {4.465} {} {16} {(15.45, 27.55) (15.81, 27.17)} 
    NET {} {} {} {} {} {id_to_wb1/id_and_ex1/id1/registerfile1/n68} {} {0.000} {0.000} {0.233} {27.498} {1.325} {4.465} {} {} {} 
    INST {id_to_wb1/id_and_ex1/id1/registerfile1/U19} {A2} {^} {ZN} {^} {} {AND2_X1} {0.262} {0.000} {0.119} {} {1.587} {4.728} {} {8} {(16.21, 27.55) (16.57, 27.21)} 
    NET {} {} {} {} {} {id_to_wb1/id_and_ex1/id1/registerfile1/n86} {} {0.001} {0.000} {0.119} {13.363} {1.588} {4.728} {} {} {} 
    INST {id_to_wb1/id_and_ex1/id1/registerfile1/U104} {A1} {^} {ZN} {v} {} {NAND2_X1} {0.070} {0.000} {0.039} {} {1.657} {4.798} {} {2} {(21.66, 29.30) (21.53, 29.46)} 
    NET {} {} {} {} {} {id_to_wb1/id_and_ex1/id1/registerfile1/n92} {} {0.000} {0.000} {0.039} {2.560} {1.657} {4.798} {} {} {} 
    INST {id_to_wb1/id_and_ex1/id1/registerfile1/U24} {A} {v} {ZN} {^} {} {INV_X1} {0.175} {0.000} {0.140} {} {1.832} {4.973} {} {8} {(21.91, 29.30) (22.08, 29.67)} 
    NET {} {} {} {} {} {id_to_wb1/id_and_ex1/id1/registerfile1/n279} {} {0.001} {0.000} {0.140} {16.144} {1.833} {4.974} {} {} {} 
    INST {id_to_wb1/id_and_ex1/id1/registerfile1/U91} {B1} {^} {ZN} {v} {} {OAI22_X1} {0.088} {0.000} {0.042} {} {1.921} {5.062} {} {1} {(26.92, 24.75) (26.73, 24.61)} 
    NET {} {} {} {} {} {id_to_wb1/id_and_ex1/id1/registerfile1/n129} {} {0.000} {0.000} {0.042} {1.522} {1.921} {5.062} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.002} {11.023} {0.000} {-3.141} {} {5} {(21.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.001} {0.000} {0.002} {11.023} {0.001} {-3.140} {} {} {} 
    INST {id_to_wb1/id_and_ex1/CTS_ccl_a_buf_00024} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.169} {0.000} {0.116} {} {0.170} {-2.971} {} {33} {(32.24, 20.89) (31.88, 21.24)} 
    NET {} {} {} {} {} {id_to_wb1/id_and_ex1/CTS_1} {} {0.001} {0.000} {0.116} {39.488} {0.171} {-2.969} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 60
PATH 61
  VIEW  analysis_slow
  CHECK_TYPE {Setup Check}
  REF {id_to_wb1/id_and_ex1/id1/registerfile1/register_memory_reg_5__5_} {CK}
  ENDPT {id_to_wb1/id_and_ex1/id1/registerfile1/register_memory_reg_5__5_} {D} {DFF_X1} {v} {leading} {clk} {clk(C)(P)(analysis_slow)*}
  BEGINPT {} {rst_registerfile} {} {^} {leading} {clk} {clk(D)(P)(analysis_slow)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.172}
    {-} {Setup} {0.109}
    {+} {Phase Shift} {5.000}
    {+} {CPPR Adjustment} {0.000}
    {=} {Required Time} {5.063}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {1.920}
    {=} {Slack Time} {3.143}
  END_SLK_CLC
  SLK 3.143
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {1.000}
    {=} {Beginpoint Arrival Time} {1.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_registerfile} {^} {} {} {rst_registerfile} {} {} {} {0.100} {5.181} {1.000} {4.143} {} {2} {(19.00, 0.00) } 
    NET {} {} {} {} {} {rst_registerfile} {} {0.000} {0.000} {0.100} {5.181} {1.000} {4.143} {} {} {} 
    INST {id_to_wb1/id_and_ex1/id1/registerfile1/U30} {A2} {^} {ZN} {^} {} {OR2_X1} {0.324} {0.000} {0.233} {} {1.324} {4.467} {} {16} {(15.45, 27.55) (15.81, 27.17)} 
    NET {} {} {} {} {} {id_to_wb1/id_and_ex1/id1/registerfile1/n68} {} {0.000} {0.000} {0.233} {27.498} {1.325} {4.467} {} {} {} 
    INST {id_to_wb1/id_and_ex1/id1/registerfile1/U19} {A2} {^} {ZN} {^} {} {AND2_X1} {0.262} {0.000} {0.119} {} {1.587} {4.730} {} {8} {(16.21, 27.55) (16.57, 27.21)} 
    NET {} {} {} {} {} {id_to_wb1/id_and_ex1/id1/registerfile1/n86} {} {0.001} {0.000} {0.119} {13.363} {1.588} {4.730} {} {} {} 
    INST {id_to_wb1/id_and_ex1/id1/registerfile1/U104} {A1} {^} {ZN} {v} {} {NAND2_X1} {0.070} {0.000} {0.039} {} {1.657} {4.800} {} {2} {(21.66, 29.30) (21.53, 29.46)} 
    NET {} {} {} {} {} {id_to_wb1/id_and_ex1/id1/registerfile1/n92} {} {0.000} {0.000} {0.039} {2.560} {1.657} {4.800} {} {} {} 
    INST {id_to_wb1/id_and_ex1/id1/registerfile1/U24} {A} {v} {ZN} {^} {} {INV_X1} {0.175} {0.000} {0.140} {} {1.832} {4.975} {} {8} {(21.91, 29.30) (22.08, 29.67)} 
    NET {} {} {} {} {} {id_to_wb1/id_and_ex1/id1/registerfile1/n279} {} {0.001} {0.000} {0.140} {16.144} {1.833} {4.975} {} {} {} 
    INST {id_to_wb1/id_and_ex1/id1/registerfile1/U92} {B1} {^} {ZN} {v} {} {OAI22_X1} {0.087} {0.000} {0.041} {} {1.920} {5.062} {} {1} {(26.92, 27.55) (26.73, 27.41)} 
    NET {} {} {} {} {} {id_to_wb1/id_and_ex1/id1/registerfile1/n128} {} {0.000} {0.000} {0.041} {1.395} {1.920} {5.063} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.002} {11.023} {0.000} {-3.143} {} {5} {(21.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.001} {0.000} {0.002} {11.023} {0.001} {-3.142} {} {} {} 
    INST {id_to_wb1/id_and_ex1/CTS_ccl_a_buf_00024} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.169} {0.000} {0.116} {} {0.170} {-2.972} {} {33} {(32.24, 20.89) (31.88, 21.24)} 
    NET {} {} {} {} {} {id_to_wb1/id_and_ex1/CTS_1} {} {0.002} {0.000} {0.116} {39.488} {0.172} {-2.971} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 61
PATH 62
  VIEW  analysis_slow
  CHECK_TYPE {Setup Check}
  REF {id_to_wb1/id_and_ex1/id1/registerfile1/register_memory_reg_5__3_} {CK}
  ENDPT {id_to_wb1/id_and_ex1/id1/registerfile1/register_memory_reg_5__3_} {D} {DFF_X1} {v} {leading} {clk} {clk(C)(P)(analysis_slow)*}
  BEGINPT {} {rst_registerfile} {} {^} {leading} {clk} {clk(D)(P)(analysis_slow)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.172}
    {-} {Setup} {0.109}
    {+} {Phase Shift} {5.000}
    {+} {CPPR Adjustment} {0.000}
    {=} {Required Time} {5.063}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {1.920}
    {=} {Slack Time} {3.143}
  END_SLK_CLC
  SLK 3.143
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {1.000}
    {=} {Beginpoint Arrival Time} {1.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_registerfile} {^} {} {} {rst_registerfile} {} {} {} {0.100} {5.181} {1.000} {4.143} {} {2} {(19.00, 0.00) } 
    NET {} {} {} {} {} {rst_registerfile} {} {0.000} {0.000} {0.100} {5.181} {1.000} {4.143} {} {} {} 
    INST {id_to_wb1/id_and_ex1/id1/registerfile1/U30} {A2} {^} {ZN} {^} {} {OR2_X1} {0.324} {0.000} {0.233} {} {1.324} {4.467} {} {16} {(15.45, 27.55) (15.81, 27.17)} 
    NET {} {} {} {} {} {id_to_wb1/id_and_ex1/id1/registerfile1/n68} {} {0.000} {0.000} {0.233} {27.498} {1.325} {4.468} {} {} {} 
    INST {id_to_wb1/id_and_ex1/id1/registerfile1/U19} {A2} {^} {ZN} {^} {} {AND2_X1} {0.262} {0.000} {0.119} {} {1.587} {4.730} {} {8} {(16.21, 27.55) (16.57, 27.21)} 
    NET {} {} {} {} {} {id_to_wb1/id_and_ex1/id1/registerfile1/n86} {} {0.001} {0.000} {0.119} {13.363} {1.588} {4.731} {} {} {} 
    INST {id_to_wb1/id_and_ex1/id1/registerfile1/U104} {A1} {^} {ZN} {v} {} {NAND2_X1} {0.070} {0.000} {0.039} {} {1.657} {4.800} {} {2} {(21.66, 29.30) (21.53, 29.46)} 
    NET {} {} {} {} {} {id_to_wb1/id_and_ex1/id1/registerfile1/n92} {} {0.000} {0.000} {0.039} {2.560} {1.657} {4.800} {} {} {} 
    INST {id_to_wb1/id_and_ex1/id1/registerfile1/U24} {A} {v} {ZN} {^} {} {INV_X1} {0.175} {0.000} {0.140} {} {1.832} {4.975} {} {8} {(21.91, 29.30) (22.08, 29.67)} 
    NET {} {} {} {} {} {id_to_wb1/id_and_ex1/id1/registerfile1/n279} {} {0.000} {0.000} {0.140} {16.144} {1.832} {4.975} {} {} {} 
    INST {id_to_wb1/id_and_ex1/id1/registerfile1/U90} {B1} {^} {ZN} {v} {} {OAI22_X1} {0.087} {0.000} {0.041} {} {1.920} {5.063} {} {1} {(23.31, 27.55) (23.12, 27.41)} 
    NET {} {} {} {} {} {id_to_wb1/id_and_ex1/id1/registerfile1/n130} {} {0.000} {0.000} {0.041} {1.378} {1.920} {5.063} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.002} {11.023} {0.000} {-3.143} {} {5} {(21.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.001} {0.000} {0.002} {11.023} {0.001} {-3.142} {} {} {} 
    INST {id_to_wb1/id_and_ex1/CTS_ccl_a_buf_00024} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.169} {0.000} {0.116} {} {0.170} {-2.973} {} {33} {(32.24, 20.89) (31.88, 21.24)} 
    NET {} {} {} {} {} {id_to_wb1/id_and_ex1/CTS_1} {} {0.002} {0.000} {0.116} {39.488} {0.172} {-2.971} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 62
PATH 63
  VIEW  analysis_slow
  CHECK_TYPE {Setup Check}
  REF {id_to_wb1/id_and_ex1/id1/registerfile1/register_memory_reg_3__6_} {CK}
  ENDPT {id_to_wb1/id_and_ex1/id1/registerfile1/register_memory_reg_3__6_} {D} {DFF_X1} {v} {leading} {clk} {clk(C)(P)(analysis_slow)*}
  BEGINPT {} {rst_registerfile} {} {^} {leading} {clk} {clk(D)(P)(analysis_slow)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.170}
    {-} {Setup} {0.110}
    {+} {Phase Shift} {5.000}
    {+} {CPPR Adjustment} {0.000}
    {=} {Required Time} {5.060}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {1.916}
    {=} {Slack Time} {3.145}
  END_SLK_CLC
  SLK 3.145
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {1.000}
    {=} {Beginpoint Arrival Time} {1.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_registerfile} {^} {} {} {rst_registerfile} {} {} {} {0.100} {5.181} {1.000} {4.145} {} {2} {(19.00, 0.00) } 
    NET {} {} {} {} {} {rst_registerfile} {} {0.000} {0.000} {0.100} {5.181} {1.000} {4.145} {} {} {} 
    INST {id_to_wb1/id_and_ex1/id1/registerfile1/U30} {A2} {^} {ZN} {^} {} {OR2_X1} {0.324} {0.000} {0.233} {} {1.324} {4.469} {} {16} {(15.45, 27.55) (15.81, 27.17)} 
    NET {} {} {} {} {} {id_to_wb1/id_and_ex1/id1/registerfile1/n68} {} {0.000} {0.000} {0.233} {27.498} {1.325} {4.469} {} {} {} 
    INST {id_to_wb1/id_and_ex1/id1/registerfile1/U19} {A2} {^} {ZN} {^} {} {AND2_X1} {0.262} {0.000} {0.119} {} {1.587} {4.732} {} {8} {(16.21, 27.55) (16.57, 27.21)} 
    NET {} {} {} {} {} {id_to_wb1/id_and_ex1/id1/registerfile1/n86} {} {0.000} {0.000} {0.119} {13.363} {1.587} {4.732} {} {} {} 
    INST {id_to_wb1/id_and_ex1/id1/registerfile1/U103} {A1} {^} {ZN} {v} {} {NAND2_X1} {0.071} {0.000} {0.040} {} {1.658} {4.802} {} {2} {(16.91, 27.55) (17.04, 27.38)} 
    NET {} {} {} {} {} {id_to_wb1/id_and_ex1/id1/registerfile1/n98} {} {0.000} {0.000} {0.040} {2.671} {1.658} {4.802} {} {} {} 
    INST {id_to_wb1/id_and_ex1/id1/registerfile1/U22} {A} {v} {ZN} {^} {} {INV_X1} {0.170} {0.000} {0.135} {} {1.828} {4.972} {} {8} {(14.76, 26.50) (14.59, 26.87)} 
    NET {} {} {} {} {} {id_to_wb1/id_and_ex1/id1/registerfile1/n276} {} {0.001} {0.000} {0.135} {15.561} {1.829} {4.973} {} {} {} 
    INST {id_to_wb1/id_and_ex1/id1/registerfile1/U77} {B1} {^} {ZN} {v} {} {OAI22_X1} {0.087} {0.000} {0.041} {} {1.916} {5.060} {} {1} {(16.97, 16.34) (17.16, 16.21)} 
    NET {} {} {} {} {} {id_to_wb1/id_and_ex1/id1/registerfile1/n143} {} {0.000} {0.000} {0.041} {1.506} {1.916} {5.060} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.002} {11.023} {0.000} {-3.145} {} {5} {(21.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.002} {11.023} {0.000} {-3.144} {} {} {} 
    INST {CTS_ccl_a_buf_00016} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.168} {0.000} {0.115} {} {0.168} {-2.976} {} {33} {(21.15, 13.54) (21.52, 13.20)} 
    NET {} {} {} {} {} {CTS_1} {} {0.002} {0.000} {0.115} {38.935} {0.170} {-2.975} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 63
PATH 64
  VIEW  analysis_slow
  CHECK_TYPE {Setup Check}
  REF {id_to_wb1/id_and_ex1/id1/registerfile1/register_memory_reg_3__2_} {CK}
  ENDPT {id_to_wb1/id_and_ex1/id1/registerfile1/register_memory_reg_3__2_} {D} {DFF_X1} {v} {leading} {clk} {clk(C)(P)(analysis_slow)*}
  BEGINPT {} {rst_registerfile} {} {^} {leading} {clk} {clk(D)(P)(analysis_slow)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.170}
    {-} {Setup} {0.109}
    {+} {Phase Shift} {5.000}
    {+} {CPPR Adjustment} {0.000}
    {=} {Required Time} {5.061}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {1.915}
    {=} {Slack Time} {3.146}
  END_SLK_CLC
  SLK 3.146
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {1.000}
    {=} {Beginpoint Arrival Time} {1.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_registerfile} {^} {} {} {rst_registerfile} {} {} {} {0.100} {5.181} {1.000} {4.146} {} {2} {(19.00, 0.00) } 
    NET {} {} {} {} {} {rst_registerfile} {} {0.000} {0.000} {0.100} {5.181} {1.000} {4.146} {} {} {} 
    INST {id_to_wb1/id_and_ex1/id1/registerfile1/U30} {A2} {^} {ZN} {^} {} {OR2_X1} {0.324} {0.000} {0.233} {} {1.324} {4.470} {} {16} {(15.45, 27.55) (15.81, 27.17)} 
    NET {} {} {} {} {} {id_to_wb1/id_and_ex1/id1/registerfile1/n68} {} {0.000} {0.000} {0.233} {27.498} {1.325} {4.471} {} {} {} 
    INST {id_to_wb1/id_and_ex1/id1/registerfile1/U19} {A2} {^} {ZN} {^} {} {AND2_X1} {0.262} {0.000} {0.119} {} {1.587} {4.733} {} {8} {(16.21, 27.55) (16.57, 27.21)} 
    NET {} {} {} {} {} {id_to_wb1/id_and_ex1/id1/registerfile1/n86} {} {0.000} {0.000} {0.119} {13.363} {1.587} {4.733} {} {} {} 
    INST {id_to_wb1/id_and_ex1/id1/registerfile1/U103} {A1} {^} {ZN} {v} {} {NAND2_X1} {0.071} {0.000} {0.040} {} {1.658} {4.804} {} {2} {(16.91, 27.55) (17.04, 27.38)} 
    NET {} {} {} {} {} {id_to_wb1/id_and_ex1/id1/registerfile1/n98} {} {0.000} {0.000} {0.040} {2.671} {1.658} {4.804} {} {} {} 
    INST {id_to_wb1/id_and_ex1/id1/registerfile1/U22} {A} {v} {ZN} {^} {} {INV_X1} {0.170} {0.000} {0.135} {} {1.828} {4.974} {} {8} {(14.76, 26.50) (14.59, 26.87)} 
    NET {} {} {} {} {} {id_to_wb1/id_and_ex1/id1/registerfile1/n276} {} {0.001} {0.000} {0.135} {15.561} {1.829} {4.974} {} {} {} 
    INST {id_to_wb1/id_and_ex1/id1/registerfile1/U73} {B1} {^} {ZN} {v} {} {OAI22_X1} {0.086} {0.000} {0.041} {} {1.915} {5.061} {} {1} {(11.34, 19.14) (11.15, 19.01)} 
    NET {} {} {} {} {} {id_to_wb1/id_and_ex1/id1/registerfile1/n147} {} {0.000} {0.000} {0.041} {1.425} {1.915} {5.061} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.002} {11.023} {0.000} {-3.146} {} {5} {(21.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.002} {11.023} {0.000} {-3.146} {} {} {} 
    INST {CTS_ccl_a_buf_00016} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.168} {0.000} {0.115} {} {0.168} {-2.978} {} {33} {(21.15, 13.54) (21.52, 13.20)} 
    NET {} {} {} {} {} {CTS_1} {} {0.002} {0.000} {0.115} {38.935} {0.170} {-2.976} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 64
PATH 65
  VIEW  analysis_slow
  CHECK_TYPE {Setup Check}
  REF {id_to_wb1/id_and_ex1/id1/registerfile1/register_memory_reg_1__5_} {CK}
  ENDPT {id_to_wb1/id_and_ex1/id1/registerfile1/register_memory_reg_1__5_} {D} {DFF_X1} {v} {leading} {clk} {clk(C)(P)(analysis_slow)*}
  BEGINPT {} {rst_registerfile} {} {^} {leading} {clk} {clk(D)(P)(analysis_slow)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.170}
    {-} {Setup} {0.109}
    {+} {Phase Shift} {5.000}
    {+} {CPPR Adjustment} {0.000}
    {=} {Required Time} {5.061}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {1.914}
    {=} {Slack Time} {3.147}
  END_SLK_CLC
  SLK 3.147
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {1.000}
    {=} {Beginpoint Arrival Time} {1.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_registerfile} {^} {} {} {rst_registerfile} {} {} {} {0.100} {5.181} {1.000} {4.147} {} {2} {(19.00, 0.00) } 
    NET {} {} {} {} {} {rst_registerfile} {} {0.000} {0.000} {0.100} {5.181} {1.000} {4.147} {} {} {} 
    INST {id_to_wb1/id_and_ex1/id1/registerfile1/U30} {A2} {^} {ZN} {^} {} {OR2_X1} {0.324} {0.000} {0.233} {} {1.324} {4.471} {} {16} {(15.45, 27.55) (15.81, 27.17)} 
    NET {} {} {} {} {} {id_to_wb1/id_and_ex1/id1/registerfile1/n68} {} {0.000} {0.000} {0.233} {27.498} {1.325} {4.472} {} {} {} 
    INST {id_to_wb1/id_and_ex1/id1/registerfile1/U19} {A2} {^} {ZN} {^} {} {AND2_X1} {0.262} {0.000} {0.119} {} {1.587} {4.734} {} {8} {(16.21, 27.55) (16.57, 27.21)} 
    NET {} {} {} {} {} {id_to_wb1/id_and_ex1/id1/registerfile1/n86} {} {0.000} {0.000} {0.119} {13.363} {1.587} {4.734} {} {} {} 
    INST {id_to_wb1/id_and_ex1/id1/registerfile1/U106} {A1} {^} {ZN} {v} {} {NAND2_X1} {0.075} {0.000} {0.041} {} {1.663} {4.809} {} {2} {(17.09, 26.50) (17.23, 26.66)} 
    NET {} {} {} {} {} {id_to_wb1/id_and_ex1/id1/registerfile1/n104} {} {0.000} {0.000} {0.041} {3.174} {1.663} {4.810} {} {} {} 
    INST {id_to_wb1/id_and_ex1/id1/registerfile1/U20} {A} {v} {ZN} {^} {} {INV_X1} {0.166} {0.000} {0.130} {} {1.828} {4.975} {} {8} {(14.95, 19.14) (14.78, 18.77)} 
    NET {} {} {} {} {} {id_to_wb1/id_and_ex1/id1/registerfile1/n274} {} {0.000} {0.000} {0.130} {14.922} {1.829} {4.975} {} {} {} 
    INST {id_to_wb1/id_and_ex1/id1/registerfile1/U60} {B1} {^} {ZN} {v} {} {OAI22_X1} {0.086} {0.000} {0.040} {} {1.914} {5.061} {} {1} {(15.64, 20.89) (15.83, 21.03)} 
    NET {} {} {} {} {} {id_to_wb1/id_and_ex1/id1/registerfile1/n160} {} {0.000} {0.000} {0.040} {1.499} {1.914} {5.061} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.002} {11.023} {0.000} {-3.147} {} {5} {(21.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.002} {11.023} {0.000} {-3.147} {} {} {} 
    INST {CTS_ccl_a_buf_00016} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.168} {0.000} {0.115} {} {0.168} {-2.979} {} {33} {(21.15, 13.54) (21.52, 13.20)} 
    NET {} {} {} {} {} {CTS_1} {} {0.002} {0.000} {0.115} {38.935} {0.170} {-2.977} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 65
PATH 66
  VIEW  analysis_slow
  CHECK_TYPE {Setup Check}
  REF {id_to_wb1/id_and_ex1/id1/registerfile1/register_memory_reg_3__5_} {CK}
  ENDPT {id_to_wb1/id_and_ex1/id1/registerfile1/register_memory_reg_3__5_} {D} {DFF_X1} {v} {leading} {clk} {clk(C)(P)(analysis_slow)*}
  BEGINPT {} {rst_registerfile} {} {^} {leading} {clk} {clk(D)(P)(analysis_slow)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.170}
    {-} {Setup} {0.109}
    {+} {Phase Shift} {5.000}
    {+} {CPPR Adjustment} {0.000}
    {=} {Required Time} {5.061}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {1.914}
    {=} {Slack Time} {3.147}
  END_SLK_CLC
  SLK 3.147
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {1.000}
    {=} {Beginpoint Arrival Time} {1.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_registerfile} {^} {} {} {rst_registerfile} {} {} {} {0.100} {5.181} {1.000} {4.147} {} {2} {(19.00, 0.00) } 
    NET {} {} {} {} {} {rst_registerfile} {} {0.000} {0.000} {0.100} {5.181} {1.000} {4.148} {} {} {} 
    INST {id_to_wb1/id_and_ex1/id1/registerfile1/U30} {A2} {^} {ZN} {^} {} {OR2_X1} {0.324} {0.000} {0.233} {} {1.324} {4.472} {} {16} {(15.45, 27.55) (15.81, 27.17)} 
    NET {} {} {} {} {} {id_to_wb1/id_and_ex1/id1/registerfile1/n68} {} {0.000} {0.000} {0.233} {27.498} {1.325} {4.472} {} {} {} 
    INST {id_to_wb1/id_and_ex1/id1/registerfile1/U19} {A2} {^} {ZN} {^} {} {AND2_X1} {0.262} {0.000} {0.119} {} {1.587} {4.734} {} {8} {(16.21, 27.55) (16.57, 27.21)} 
    NET {} {} {} {} {} {id_to_wb1/id_and_ex1/id1/registerfile1/n86} {} {0.000} {0.000} {0.119} {13.363} {1.587} {4.734} {} {} {} 
    INST {id_to_wb1/id_and_ex1/id1/registerfile1/U103} {A1} {^} {ZN} {v} {} {NAND2_X1} {0.071} {0.000} {0.040} {} {1.658} {4.805} {} {2} {(16.91, 27.55) (17.04, 27.38)} 
    NET {} {} {} {} {} {id_to_wb1/id_and_ex1/id1/registerfile1/n98} {} {0.000} {0.000} {0.040} {2.671} {1.658} {4.805} {} {} {} 
    INST {id_to_wb1/id_and_ex1/id1/registerfile1/U22} {A} {v} {ZN} {^} {} {INV_X1} {0.170} {0.000} {0.135} {} {1.828} {4.975} {} {8} {(14.76, 26.50) (14.59, 26.87)} 
    NET {} {} {} {} {} {id_to_wb1/id_and_ex1/id1/registerfile1/n276} {} {0.000} {0.000} {0.135} {15.561} {1.828} {4.975} {} {} {} 
    INST {id_to_wb1/id_and_ex1/id1/registerfile1/U76} {B1} {^} {ZN} {v} {} {OAI22_X1} {0.086} {0.000} {0.041} {} {1.914} {5.061} {} {1} {(13.74, 24.75) (13.93, 24.61)} 
    NET {} {} {} {} {} {id_to_wb1/id_and_ex1/id1/registerfile1/n144} {} {0.000} {0.000} {0.041} {1.332} {1.914} {5.061} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.002} {11.023} {0.000} {-3.147} {} {5} {(21.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.002} {11.023} {0.000} {-3.147} {} {} {} 
    INST {CTS_ccl_a_buf_00016} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.168} {0.000} {0.115} {} {0.168} {-2.979} {} {33} {(21.15, 13.54) (21.52, 13.20)} 
    NET {} {} {} {} {} {CTS_1} {} {0.002} {0.000} {0.115} {38.935} {0.170} {-2.977} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 66
PATH 67
  VIEW  analysis_slow
  CHECK_TYPE {Setup Check}
  REF {id_to_wb1/id_and_ex1/id1/registerfile1/register_memory_reg_3__4_} {CK}
  ENDPT {id_to_wb1/id_and_ex1/id1/registerfile1/register_memory_reg_3__4_} {D} {DFF_X1} {v} {leading} {clk} {clk(C)(P)(analysis_slow)*}
  BEGINPT {} {rst_registerfile} {} {^} {leading} {clk} {clk(D)(P)(analysis_slow)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.170}
    {-} {Setup} {0.109}
    {+} {Phase Shift} {5.000}
    {+} {CPPR Adjustment} {0.000}
    {=} {Required Time} {5.061}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {1.913}
    {=} {Slack Time} {3.148}
  END_SLK_CLC
  SLK 3.148
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {1.000}
    {=} {Beginpoint Arrival Time} {1.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_registerfile} {^} {} {} {rst_registerfile} {} {} {} {0.100} {5.181} {1.000} {4.148} {} {2} {(19.00, 0.00) } 
    NET {} {} {} {} {} {rst_registerfile} {} {0.000} {0.000} {0.100} {5.181} {1.000} {4.148} {} {} {} 
    INST {id_to_wb1/id_and_ex1/id1/registerfile1/U30} {A2} {^} {ZN} {^} {} {OR2_X1} {0.324} {0.000} {0.233} {} {1.324} {4.472} {} {16} {(15.45, 27.55) (15.81, 27.17)} 
    NET {} {} {} {} {} {id_to_wb1/id_and_ex1/id1/registerfile1/n68} {} {0.000} {0.000} {0.233} {27.498} {1.325} {4.472} {} {} {} 
    INST {id_to_wb1/id_and_ex1/id1/registerfile1/U19} {A2} {^} {ZN} {^} {} {AND2_X1} {0.262} {0.000} {0.119} {} {1.587} {4.735} {} {8} {(16.21, 27.55) (16.57, 27.21)} 
    NET {} {} {} {} {} {id_to_wb1/id_and_ex1/id1/registerfile1/n86} {} {0.000} {0.000} {0.119} {13.363} {1.587} {4.735} {} {} {} 
    INST {id_to_wb1/id_and_ex1/id1/registerfile1/U103} {A1} {^} {ZN} {v} {} {NAND2_X1} {0.071} {0.000} {0.040} {} {1.658} {4.805} {} {2} {(16.91, 27.55) (17.04, 27.38)} 
    NET {} {} {} {} {} {id_to_wb1/id_and_ex1/id1/registerfile1/n98} {} {0.000} {0.000} {0.040} {2.671} {1.658} {4.805} {} {} {} 
    INST {id_to_wb1/id_and_ex1/id1/registerfile1/U22} {A} {v} {ZN} {^} {} {INV_X1} {0.170} {0.000} {0.135} {} {1.828} {4.975} {} {8} {(14.76, 26.50) (14.59, 26.87)} 
    NET {} {} {} {} {} {id_to_wb1/id_and_ex1/id1/registerfile1/n276} {} {0.000} {0.000} {0.135} {15.561} {1.828} {4.976} {} {} {} 
    INST {id_to_wb1/id_and_ex1/id1/registerfile1/U75} {B1} {^} {ZN} {v} {} {OAI22_X1} {0.085} {0.000} {0.041} {} {1.913} {5.061} {} {1} {(16.21, 26.50) (16.40, 26.63)} 
    NET {} {} {} {} {} {id_to_wb1/id_and_ex1/id1/registerfile1/n145} {} {0.000} {0.000} {0.041} {1.295} {1.913} {5.061} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.002} {11.023} {0.000} {-3.148} {} {5} {(21.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.002} {11.023} {0.000} {-3.147} {} {} {} 
    INST {CTS_ccl_a_buf_00016} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.168} {0.000} {0.115} {} {0.168} {-2.979} {} {33} {(21.15, 13.54) (21.52, 13.20)} 
    NET {} {} {} {} {} {CTS_1} {} {0.002} {0.000} {0.115} {38.935} {0.170} {-2.978} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 67
PATH 68
  VIEW  analysis_slow
  CHECK_TYPE {Setup Check}
  REF {id_to_wb1/id_and_ex1/id1/registerfile1/register_memory_reg_3__7_} {CK}
  ENDPT {id_to_wb1/id_and_ex1/id1/registerfile1/register_memory_reg_3__7_} {D} {DFF_X1} {v} {leading} {clk} {clk(C)(P)(analysis_slow)*}
  BEGINPT {} {rst_registerfile} {} {^} {leading} {clk} {clk(D)(P)(analysis_slow)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.170}
    {-} {Setup} {0.109}
    {+} {Phase Shift} {5.000}
    {+} {CPPR Adjustment} {0.000}
    {=} {Required Time} {5.061}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {1.913}
    {=} {Slack Time} {3.148}
  END_SLK_CLC
  SLK 3.148
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {1.000}
    {=} {Beginpoint Arrival Time} {1.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_registerfile} {^} {} {} {rst_registerfile} {} {} {} {0.100} {5.181} {1.000} {4.148} {} {2} {(19.00, 0.00) } 
    NET {} {} {} {} {} {rst_registerfile} {} {0.000} {0.000} {0.100} {5.181} {1.000} {4.148} {} {} {} 
    INST {id_to_wb1/id_and_ex1/id1/registerfile1/U30} {A2} {^} {ZN} {^} {} {OR2_X1} {0.324} {0.000} {0.233} {} {1.324} {4.472} {} {16} {(15.45, 27.55) (15.81, 27.17)} 
    NET {} {} {} {} {} {id_to_wb1/id_and_ex1/id1/registerfile1/n68} {} {0.000} {0.000} {0.233} {27.498} {1.325} {4.472} {} {} {} 
    INST {id_to_wb1/id_and_ex1/id1/registerfile1/U19} {A2} {^} {ZN} {^} {} {AND2_X1} {0.262} {0.000} {0.119} {} {1.587} {4.735} {} {8} {(16.21, 27.55) (16.57, 27.21)} 
    NET {} {} {} {} {} {id_to_wb1/id_and_ex1/id1/registerfile1/n86} {} {0.000} {0.000} {0.119} {13.363} {1.587} {4.735} {} {} {} 
    INST {id_to_wb1/id_and_ex1/id1/registerfile1/U103} {A1} {^} {ZN} {v} {} {NAND2_X1} {0.071} {0.000} {0.040} {} {1.658} {4.805} {} {2} {(16.91, 27.55) (17.04, 27.38)} 
    NET {} {} {} {} {} {id_to_wb1/id_and_ex1/id1/registerfile1/n98} {} {0.000} {0.000} {0.040} {2.671} {1.658} {4.805} {} {} {} 
    INST {id_to_wb1/id_and_ex1/id1/registerfile1/U22} {A} {v} {ZN} {^} {} {INV_X1} {0.170} {0.000} {0.135} {} {1.828} {4.975} {} {8} {(14.76, 26.50) (14.59, 26.87)} 
    NET {} {} {} {} {} {id_to_wb1/id_and_ex1/id1/registerfile1/n276} {} {0.001} {0.000} {0.135} {15.561} {1.829} {4.976} {} {} {} 
    INST {id_to_wb1/id_and_ex1/id1/registerfile1/U78} {B1} {^} {ZN} {v} {} {OAI22_X1} {0.085} {0.000} {0.040} {} {1.913} {5.061} {} {1} {(15.71, 16.34) (15.52, 16.21)} 
    NET {} {} {} {} {} {id_to_wb1/id_and_ex1/id1/registerfile1/n142} {} {0.000} {0.000} {0.040} {1.228} {1.913} {5.061} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.002} {11.023} {0.000} {-3.148} {} {5} {(21.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.002} {11.023} {0.000} {-3.147} {} {} {} 
    INST {CTS_ccl_a_buf_00016} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.168} {0.000} {0.115} {} {0.168} {-2.979} {} {33} {(21.15, 13.54) (21.52, 13.20)} 
    NET {} {} {} {} {} {CTS_1} {} {0.002} {0.000} {0.115} {38.935} {0.170} {-2.978} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 68
PATH 69
  VIEW  analysis_slow
  CHECK_TYPE {Setup Check}
  REF {id_to_wb1/id_and_ex1/id1/registerfile1/register_memory_reg_3__1_} {CK}
  ENDPT {id_to_wb1/id_and_ex1/id1/registerfile1/register_memory_reg_3__1_} {D} {DFF_X1} {v} {leading} {clk} {clk(C)(P)(analysis_slow)*}
  BEGINPT {} {rst_registerfile} {} {^} {leading} {clk} {clk(D)(P)(analysis_slow)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.170}
    {-} {Setup} {0.109}
    {+} {Phase Shift} {5.000}
    {+} {CPPR Adjustment} {0.000}
    {=} {Required Time} {5.061}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {1.913}
    {=} {Slack Time} {3.148}
  END_SLK_CLC
  SLK 3.148
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {1.000}
    {=} {Beginpoint Arrival Time} {1.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_registerfile} {^} {} {} {rst_registerfile} {} {} {} {0.100} {5.181} {1.000} {4.148} {} {2} {(19.00, 0.00) } 
    NET {} {} {} {} {} {rst_registerfile} {} {0.000} {0.000} {0.100} {5.181} {1.000} {4.148} {} {} {} 
    INST {id_to_wb1/id_and_ex1/id1/registerfile1/U30} {A2} {^} {ZN} {^} {} {OR2_X1} {0.324} {0.000} {0.233} {} {1.324} {4.472} {} {16} {(15.45, 27.55) (15.81, 27.17)} 
    NET {} {} {} {} {} {id_to_wb1/id_and_ex1/id1/registerfile1/n68} {} {0.000} {0.000} {0.233} {27.498} {1.325} {4.473} {} {} {} 
    INST {id_to_wb1/id_and_ex1/id1/registerfile1/U19} {A2} {^} {ZN} {^} {} {AND2_X1} {0.262} {0.000} {0.119} {} {1.587} {4.735} {} {8} {(16.21, 27.55) (16.57, 27.21)} 
    NET {} {} {} {} {} {id_to_wb1/id_and_ex1/id1/registerfile1/n86} {} {0.000} {0.000} {0.119} {13.363} {1.587} {4.735} {} {} {} 
    INST {id_to_wb1/id_and_ex1/id1/registerfile1/U103} {A1} {^} {ZN} {v} {} {NAND2_X1} {0.071} {0.000} {0.040} {} {1.658} {4.806} {} {2} {(16.91, 27.55) (17.04, 27.38)} 
    NET {} {} {} {} {} {id_to_wb1/id_and_ex1/id1/registerfile1/n98} {} {0.000} {0.000} {0.040} {2.671} {1.658} {4.806} {} {} {} 
    INST {id_to_wb1/id_and_ex1/id1/registerfile1/U22} {A} {v} {ZN} {^} {} {INV_X1} {0.170} {0.000} {0.135} {} {1.828} {4.976} {} {8} {(14.76, 26.50) (14.59, 26.87)} 
    NET {} {} {} {} {} {id_to_wb1/id_and_ex1/id1/registerfile1/n276} {} {0.001} {0.000} {0.135} {15.561} {1.829} {4.976} {} {} {} 
    INST {id_to_wb1/id_and_ex1/id1/registerfile1/U72} {B1} {^} {ZN} {v} {} {OAI22_X1} {0.085} {0.000} {0.040} {} {1.913} {5.061} {} {1} {(15.64, 19.14) (15.83, 19.01)} 
    NET {} {} {} {} {} {id_to_wb1/id_and_ex1/id1/registerfile1/n148} {} {0.000} {0.000} {0.040} {1.215} {1.913} {5.061} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.002} {11.023} {0.000} {-3.148} {} {5} {(21.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.002} {11.023} {0.000} {-3.148} {} {} {} 
    INST {CTS_ccl_a_buf_00016} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.168} {0.000} {0.115} {} {0.168} {-2.980} {} {33} {(21.15, 13.54) (21.52, 13.20)} 
    NET {} {} {} {} {} {CTS_1} {} {0.002} {0.000} {0.115} {38.935} {0.170} {-2.978} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 69
PATH 70
  VIEW  analysis_slow
  CHECK_TYPE {Setup Check}
  REF {id_to_wb1/id_and_ex1/id1/registerfile1/register_memory_reg_3__0_} {CK}
  ENDPT {id_to_wb1/id_and_ex1/id1/registerfile1/register_memory_reg_3__0_} {D} {DFF_X1} {v} {leading} {clk} {clk(C)(P)(analysis_slow)*}
  BEGINPT {} {rst_registerfile} {} {^} {leading} {clk} {clk(D)(P)(analysis_slow)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.170}
    {-} {Setup} {0.109}
    {+} {Phase Shift} {5.000}
    {+} {CPPR Adjustment} {0.000}
    {=} {Required Time} {5.061}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {1.913}
    {=} {Slack Time} {3.148}
  END_SLK_CLC
  SLK 3.148
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {1.000}
    {=} {Beginpoint Arrival Time} {1.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_registerfile} {^} {} {} {rst_registerfile} {} {} {} {0.100} {5.181} {1.000} {4.148} {} {2} {(19.00, 0.00) } 
    NET {} {} {} {} {} {rst_registerfile} {} {0.000} {0.000} {0.100} {5.181} {1.000} {4.148} {} {} {} 
    INST {id_to_wb1/id_and_ex1/id1/registerfile1/U30} {A2} {^} {ZN} {^} {} {OR2_X1} {0.324} {0.000} {0.233} {} {1.324} {4.472} {} {16} {(15.45, 27.55) (15.81, 27.17)} 
    NET {} {} {} {} {} {id_to_wb1/id_and_ex1/id1/registerfile1/n68} {} {0.000} {0.000} {0.233} {27.498} {1.325} {4.473} {} {} {} 
    INST {id_to_wb1/id_and_ex1/id1/registerfile1/U19} {A2} {^} {ZN} {^} {} {AND2_X1} {0.262} {0.000} {0.119} {} {1.587} {4.735} {} {8} {(16.21, 27.55) (16.57, 27.21)} 
    NET {} {} {} {} {} {id_to_wb1/id_and_ex1/id1/registerfile1/n86} {} {0.000} {0.000} {0.119} {13.363} {1.587} {4.735} {} {} {} 
    INST {id_to_wb1/id_and_ex1/id1/registerfile1/U103} {A1} {^} {ZN} {v} {} {NAND2_X1} {0.071} {0.000} {0.040} {} {1.658} {4.806} {} {2} {(16.91, 27.55) (17.04, 27.38)} 
    NET {} {} {} {} {} {id_to_wb1/id_and_ex1/id1/registerfile1/n98} {} {0.000} {0.000} {0.040} {2.671} {1.658} {4.806} {} {} {} 
    INST {id_to_wb1/id_and_ex1/id1/registerfile1/U22} {A} {v} {ZN} {^} {} {INV_X1} {0.170} {0.000} {0.135} {} {1.828} {4.976} {} {8} {(14.76, 26.50) (14.59, 26.87)} 
    NET {} {} {} {} {} {id_to_wb1/id_and_ex1/id1/registerfile1/n276} {} {0.001} {0.000} {0.135} {15.561} {1.829} {4.977} {} {} {} 
    INST {id_to_wb1/id_and_ex1/id1/registerfile1/U71} {B1} {^} {ZN} {v} {} {OAI22_X1} {0.085} {0.000} {0.040} {} {1.913} {5.061} {} {1} {(10.51, 16.34) (10.70, 16.21)} 
    NET {} {} {} {} {} {id_to_wb1/id_and_ex1/id1/registerfile1/n149} {} {0.000} {0.000} {0.040} {1.209} {1.913} {5.061} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.002} {11.023} {0.000} {-3.148} {} {5} {(21.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.002} {11.023} {0.000} {-3.148} {} {} {} 
    INST {CTS_ccl_a_buf_00016} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.168} {0.000} {0.115} {} {0.168} {-2.980} {} {33} {(21.15, 13.54) (21.52, 13.20)} 
    NET {} {} {} {} {} {CTS_1} {} {0.002} {0.000} {0.115} {38.935} {0.170} {-2.978} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 70
PATH 71
  VIEW  analysis_slow
  CHECK_TYPE {Setup Check}
  REF {id_to_wb1/id_and_ex1/id1/registerfile1/register_memory_reg_1__2_} {CK}
  ENDPT {id_to_wb1/id_and_ex1/id1/registerfile1/register_memory_reg_1__2_} {D} {DFF_X1} {v} {leading} {clk} {clk(C)(P)(analysis_slow)*}
  BEGINPT {} {rst_registerfile} {} {^} {leading} {clk} {clk(D)(P)(analysis_slow)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.170}
    {-} {Setup} {0.109}
    {+} {Phase Shift} {5.000}
    {+} {CPPR Adjustment} {0.000}
    {=} {Required Time} {5.062}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {1.913}
    {=} {Slack Time} {3.148}
  END_SLK_CLC
  SLK 3.148
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {1.000}
    {=} {Beginpoint Arrival Time} {1.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_registerfile} {^} {} {} {rst_registerfile} {} {} {} {0.100} {5.181} {1.000} {4.148} {} {2} {(19.00, 0.00) } 
    NET {} {} {} {} {} {rst_registerfile} {} {0.000} {0.000} {0.100} {5.181} {1.000} {4.149} {} {} {} 
    INST {id_to_wb1/id_and_ex1/id1/registerfile1/U30} {A2} {^} {ZN} {^} {} {OR2_X1} {0.324} {0.000} {0.233} {} {1.324} {4.473} {} {16} {(15.45, 27.55) (15.81, 27.17)} 
    NET {} {} {} {} {} {id_to_wb1/id_and_ex1/id1/registerfile1/n68} {} {0.000} {0.000} {0.233} {27.498} {1.325} {4.473} {} {} {} 
    INST {id_to_wb1/id_and_ex1/id1/registerfile1/U19} {A2} {^} {ZN} {^} {} {AND2_X1} {0.262} {0.000} {0.119} {} {1.587} {4.735} {} {8} {(16.21, 27.55) (16.57, 27.21)} 
    NET {} {} {} {} {} {id_to_wb1/id_and_ex1/id1/registerfile1/n86} {} {0.000} {0.000} {0.119} {13.363} {1.587} {4.736} {} {} {} 
    INST {id_to_wb1/id_and_ex1/id1/registerfile1/U106} {A1} {^} {ZN} {v} {} {NAND2_X1} {0.075} {0.000} {0.041} {} {1.663} {4.811} {} {2} {(17.09, 26.50) (17.23, 26.66)} 
    NET {} {} {} {} {} {id_to_wb1/id_and_ex1/id1/registerfile1/n104} {} {0.000} {0.000} {0.041} {3.174} {1.663} {4.811} {} {} {} 
    INST {id_to_wb1/id_and_ex1/id1/registerfile1/U20} {A} {v} {ZN} {^} {} {INV_X1} {0.166} {0.000} {0.130} {} {1.828} {4.977} {} {8} {(14.95, 19.14) (14.78, 18.77)} 
    NET {} {} {} {} {} {id_to_wb1/id_and_ex1/id1/registerfile1/n274} {} {0.001} {0.000} {0.130} {14.922} {1.829} {4.977} {} {} {} 
    INST {id_to_wb1/id_and_ex1/id1/registerfile1/U57} {B1} {^} {ZN} {v} {} {OAI22_X1} {0.084} {0.000} {0.039} {} {1.913} {5.062} {} {1} {(13.93, 15.29) (14.12, 15.43)} 
    NET {} {} {} {} {} {id_to_wb1/id_and_ex1/id1/registerfile1/n163} {} {0.000} {0.000} {0.039} {1.344} {1.913} {5.062} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.002} {11.023} {0.000} {-3.148} {} {5} {(21.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.002} {11.023} {0.000} {-3.148} {} {} {} 
    INST {CTS_ccl_a_buf_00016} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.168} {0.000} {0.115} {} {0.168} {-2.980} {} {33} {(21.15, 13.54) (21.52, 13.20)} 
    NET {} {} {} {} {} {CTS_1} {} {0.002} {0.000} {0.115} {38.935} {0.170} {-2.978} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 71
PATH 72
  VIEW  analysis_slow
  CHECK_TYPE {Setup Check}
  REF {id_to_wb1/id_and_ex1/id1/registerfile1/register_memory_reg_1__7_} {CK}
  ENDPT {id_to_wb1/id_and_ex1/id1/registerfile1/register_memory_reg_1__7_} {D} {DFF_X1} {v} {leading} {clk} {clk(C)(P)(analysis_slow)*}
  BEGINPT {} {rst_registerfile} {} {^} {leading} {clk} {clk(D)(P)(analysis_slow)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.169}
    {-} {Setup} {0.108}
    {+} {Phase Shift} {5.000}
    {+} {CPPR Adjustment} {0.000}
    {=} {Required Time} {5.061}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {1.913}
    {=} {Slack Time} {3.148}
  END_SLK_CLC
  SLK 3.148
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {1.000}
    {=} {Beginpoint Arrival Time} {1.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_registerfile} {^} {} {} {rst_registerfile} {} {} {} {0.100} {5.181} {1.000} {4.148} {} {2} {(19.00, 0.00) } 
    NET {} {} {} {} {} {rst_registerfile} {} {0.000} {0.000} {0.100} {5.181} {1.000} {4.149} {} {} {} 
    INST {id_to_wb1/id_and_ex1/id1/registerfile1/U30} {A2} {^} {ZN} {^} {} {OR2_X1} {0.324} {0.000} {0.233} {} {1.324} {4.473} {} {16} {(15.45, 27.55) (15.81, 27.17)} 
    NET {} {} {} {} {} {id_to_wb1/id_and_ex1/id1/registerfile1/n68} {} {0.000} {0.000} {0.233} {27.498} {1.325} {4.473} {} {} {} 
    INST {id_to_wb1/id_and_ex1/id1/registerfile1/U19} {A2} {^} {ZN} {^} {} {AND2_X1} {0.262} {0.000} {0.119} {} {1.587} {4.735} {} {8} {(16.21, 27.55) (16.57, 27.21)} 
    NET {} {} {} {} {} {id_to_wb1/id_and_ex1/id1/registerfile1/n86} {} {0.000} {0.000} {0.119} {13.363} {1.587} {4.736} {} {} {} 
    INST {id_to_wb1/id_and_ex1/id1/registerfile1/U106} {A1} {^} {ZN} {v} {} {NAND2_X1} {0.075} {0.000} {0.041} {} {1.663} {4.811} {} {2} {(17.09, 26.50) (17.23, 26.66)} 
    NET {} {} {} {} {} {id_to_wb1/id_and_ex1/id1/registerfile1/n104} {} {0.000} {0.000} {0.041} {3.174} {1.663} {4.811} {} {} {} 
    INST {id_to_wb1/id_and_ex1/id1/registerfile1/U20} {A} {v} {ZN} {^} {} {INV_X1} {0.166} {0.000} {0.130} {} {1.828} {4.977} {} {8} {(14.95, 19.14) (14.78, 18.77)} 
    NET {} {} {} {} {} {id_to_wb1/id_and_ex1/id1/registerfile1/n274} {} {0.001} {0.000} {0.130} {14.922} {1.829} {4.977} {} {} {} 
    INST {id_to_wb1/id_and_ex1/id1/registerfile1/U62} {B1} {^} {ZN} {v} {} {OAI22_X1} {0.084} {0.000} {0.039} {} {1.913} {5.061} {} {1} {(16.97, 12.50) (17.16, 12.63)} 
    NET {} {} {} {} {} {id_to_wb1/id_and_ex1/id1/registerfile1/n158} {} {0.000} {0.000} {0.039} {1.250} {1.913} {5.061} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.002} {11.023} {0.000} {-3.148} {} {5} {(21.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.002} {11.023} {0.000} {-3.148} {} {} {} 
    INST {CTS_ccl_a_buf_00016} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.168} {0.000} {0.115} {} {0.168} {-2.980} {} {33} {(21.15, 13.54) (21.52, 13.20)} 
    NET {} {} {} {} {} {CTS_1} {} {0.001} {0.000} {0.115} {38.935} {0.169} {-2.979} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 72
PATH 73
  VIEW  analysis_slow
  CHECK_TYPE {Setup Check}
  REF {id_to_wb1/id_and_ex1/id1/registerfile1/register_memory_reg_3__3_} {CK}
  ENDPT {id_to_wb1/id_and_ex1/id1/registerfile1/register_memory_reg_3__3_} {D} {DFF_X1} {v} {leading} {clk} {clk(C)(P)(analysis_slow)*}
  BEGINPT {} {rst_registerfile} {} {^} {leading} {clk} {clk(D)(P)(analysis_slow)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.170}
    {-} {Setup} {0.109}
    {+} {Phase Shift} {5.000}
    {+} {CPPR Adjustment} {0.000}
    {=} {Required Time} {5.061}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {1.913}
    {=} {Slack Time} {3.148}
  END_SLK_CLC
  SLK 3.148
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {1.000}
    {=} {Beginpoint Arrival Time} {1.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_registerfile} {^} {} {} {rst_registerfile} {} {} {} {0.100} {5.181} {1.000} {4.148} {} {2} {(19.00, 0.00) } 
    NET {} {} {} {} {} {rst_registerfile} {} {0.000} {0.000} {0.100} {5.181} {1.000} {4.149} {} {} {} 
    INST {id_to_wb1/id_and_ex1/id1/registerfile1/U30} {A2} {^} {ZN} {^} {} {OR2_X1} {0.324} {0.000} {0.233} {} {1.324} {4.473} {} {16} {(15.45, 27.55) (15.81, 27.17)} 
    NET {} {} {} {} {} {id_to_wb1/id_and_ex1/id1/registerfile1/n68} {} {0.000} {0.000} {0.233} {27.498} {1.325} {4.473} {} {} {} 
    INST {id_to_wb1/id_and_ex1/id1/registerfile1/U19} {A2} {^} {ZN} {^} {} {AND2_X1} {0.262} {0.000} {0.119} {} {1.587} {4.735} {} {8} {(16.21, 27.55) (16.57, 27.21)} 
    NET {} {} {} {} {} {id_to_wb1/id_and_ex1/id1/registerfile1/n86} {} {0.000} {0.000} {0.119} {13.363} {1.587} {4.735} {} {} {} 
    INST {id_to_wb1/id_and_ex1/id1/registerfile1/U103} {A1} {^} {ZN} {v} {} {NAND2_X1} {0.071} {0.000} {0.040} {} {1.658} {4.806} {} {2} {(16.91, 27.55) (17.04, 27.38)} 
    NET {} {} {} {} {} {id_to_wb1/id_and_ex1/id1/registerfile1/n98} {} {0.000} {0.000} {0.040} {2.671} {1.658} {4.806} {} {} {} 
    INST {id_to_wb1/id_and_ex1/id1/registerfile1/U22} {A} {v} {ZN} {^} {} {INV_X1} {0.170} {0.000} {0.135} {} {1.828} {4.976} {} {8} {(14.76, 26.50) (14.59, 26.87)} 
    NET {} {} {} {} {} {id_to_wb1/id_and_ex1/id1/registerfile1/n276} {} {0.001} {0.000} {0.135} {15.561} {1.829} {4.977} {} {} {} 
    INST {id_to_wb1/id_and_ex1/id1/registerfile1/U74} {B1} {^} {ZN} {v} {} {OAI22_X1} {0.084} {0.000} {0.040} {} {1.913} {5.061} {} {1} {(10.77, 21.95) (10.58, 21.81)} 
    NET {} {} {} {} {} {id_to_wb1/id_and_ex1/id1/registerfile1/n146} {} {0.000} {0.000} {0.040} {1.201} {1.913} {5.061} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.002} {11.023} {0.000} {-3.148} {} {5} {(21.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.002} {11.023} {0.000} {-3.148} {} {} {} 
    INST {CTS_ccl_a_buf_00016} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.168} {0.000} {0.115} {} {0.168} {-2.980} {} {33} {(21.15, 13.54) (21.52, 13.20)} 
    NET {} {} {} {} {} {CTS_1} {} {0.002} {0.000} {0.115} {38.935} {0.170} {-2.978} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 73
PATH 74
  VIEW  analysis_slow
  CHECK_TYPE {Setup Check}
  REF {id_to_wb1/id_and_ex1/id1/registerfile1/register_memory_reg_1__1_} {CK}
  ENDPT {id_to_wb1/id_and_ex1/id1/registerfile1/register_memory_reg_1__1_} {D} {DFF_X1} {v} {leading} {clk} {clk(C)(P)(analysis_slow)*}
  BEGINPT {} {rst_registerfile} {} {^} {leading} {clk} {clk(D)(P)(analysis_slow)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.170}
    {-} {Setup} {0.109}
    {+} {Phase Shift} {5.000}
    {+} {CPPR Adjustment} {0.000}
    {=} {Required Time} {5.062}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {1.913}
    {=} {Slack Time} {3.149}
  END_SLK_CLC
  SLK 3.149
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {1.000}
    {=} {Beginpoint Arrival Time} {1.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_registerfile} {^} {} {} {rst_registerfile} {} {} {} {0.100} {5.181} {1.000} {4.149} {} {2} {(19.00, 0.00) } 
    NET {} {} {} {} {} {rst_registerfile} {} {0.000} {0.000} {0.100} {5.181} {1.000} {4.149} {} {} {} 
    INST {id_to_wb1/id_and_ex1/id1/registerfile1/U30} {A2} {^} {ZN} {^} {} {OR2_X1} {0.324} {0.000} {0.233} {} {1.324} {4.473} {} {16} {(15.45, 27.55) (15.81, 27.17)} 
    NET {} {} {} {} {} {id_to_wb1/id_and_ex1/id1/registerfile1/n68} {} {0.000} {0.000} {0.233} {27.498} {1.325} {4.473} {} {} {} 
    INST {id_to_wb1/id_and_ex1/id1/registerfile1/U19} {A2} {^} {ZN} {^} {} {AND2_X1} {0.262} {0.000} {0.119} {} {1.587} {4.736} {} {8} {(16.21, 27.55) (16.57, 27.21)} 
    NET {} {} {} {} {} {id_to_wb1/id_and_ex1/id1/registerfile1/n86} {} {0.000} {0.000} {0.119} {13.363} {1.587} {4.736} {} {} {} 
    INST {id_to_wb1/id_and_ex1/id1/registerfile1/U106} {A1} {^} {ZN} {v} {} {NAND2_X1} {0.075} {0.000} {0.041} {} {1.663} {4.811} {} {2} {(17.09, 26.50) (17.23, 26.66)} 
    NET {} {} {} {} {} {id_to_wb1/id_and_ex1/id1/registerfile1/n104} {} {0.000} {0.000} {0.041} {3.174} {1.663} {4.811} {} {} {} 
    INST {id_to_wb1/id_and_ex1/id1/registerfile1/U20} {A} {v} {ZN} {^} {} {INV_X1} {0.166} {0.000} {0.130} {} {1.828} {4.977} {} {8} {(14.95, 19.14) (14.78, 18.77)} 
    NET {} {} {} {} {} {id_to_wb1/id_and_ex1/id1/registerfile1/n274} {} {0.000} {0.000} {0.130} {14.922} {1.829} {4.977} {} {} {} 
    INST {id_to_wb1/id_and_ex1/id1/registerfile1/U56} {B1} {^} {ZN} {v} {} {OAI22_X1} {0.084} {0.000} {0.039} {} {1.913} {5.062} {} {1} {(13.55, 19.14) (13.74, 19.01)} 
    NET {} {} {} {} {} {id_to_wb1/id_and_ex1/id1/registerfile1/n164} {} {0.000} {0.000} {0.039} {1.346} {1.913} {5.062} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.002} {11.023} {0.000} {-3.149} {} {5} {(21.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.002} {11.023} {0.000} {-3.148} {} {} {} 
    INST {CTS_ccl_a_buf_00016} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.168} {0.000} {0.115} {} {0.168} {-2.981} {} {33} {(21.15, 13.54) (21.52, 13.20)} 
    NET {} {} {} {} {} {CTS_1} {} {0.002} {0.000} {0.115} {38.935} {0.170} {-2.978} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 74
PATH 75
  VIEW  analysis_slow
  CHECK_TYPE {Setup Check}
  REF {id_to_wb1/id_and_ex1/id1/registerfile1/register_memory_reg_1__3_} {CK}
  ENDPT {id_to_wb1/id_and_ex1/id1/registerfile1/register_memory_reg_1__3_} {D} {DFF_X1} {v} {leading} {clk} {clk(C)(P)(analysis_slow)*}
  BEGINPT {} {rst_registerfile} {} {^} {leading} {clk} {clk(D)(P)(analysis_slow)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.170}
    {-} {Setup} {0.108}
    {+} {Phase Shift} {5.000}
    {+} {CPPR Adjustment} {0.000}
    {=} {Required Time} {5.062}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {1.913}
    {=} {Slack Time} {3.149}
  END_SLK_CLC
  SLK 3.149
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {1.000}
    {=} {Beginpoint Arrival Time} {1.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_registerfile} {^} {} {} {rst_registerfile} {} {} {} {0.100} {5.181} {1.000} {4.149} {} {2} {(19.00, 0.00) } 
    NET {} {} {} {} {} {rst_registerfile} {} {0.000} {0.000} {0.100} {5.181} {1.000} {4.149} {} {} {} 
    INST {id_to_wb1/id_and_ex1/id1/registerfile1/U30} {A2} {^} {ZN} {^} {} {OR2_X1} {0.324} {0.000} {0.233} {} {1.324} {4.473} {} {16} {(15.45, 27.55) (15.81, 27.17)} 
    NET {} {} {} {} {} {id_to_wb1/id_and_ex1/id1/registerfile1/n68} {} {0.000} {0.000} {0.233} {27.498} {1.325} {4.474} {} {} {} 
    INST {id_to_wb1/id_and_ex1/id1/registerfile1/U19} {A2} {^} {ZN} {^} {} {AND2_X1} {0.262} {0.000} {0.119} {} {1.587} {4.736} {} {8} {(16.21, 27.55) (16.57, 27.21)} 
    NET {} {} {} {} {} {id_to_wb1/id_and_ex1/id1/registerfile1/n86} {} {0.000} {0.000} {0.119} {13.363} {1.587} {4.736} {} {} {} 
    INST {id_to_wb1/id_and_ex1/id1/registerfile1/U106} {A1} {^} {ZN} {v} {} {NAND2_X1} {0.075} {0.000} {0.041} {} {1.663} {4.812} {} {2} {(17.09, 26.50) (17.23, 26.66)} 
    NET {} {} {} {} {} {id_to_wb1/id_and_ex1/id1/registerfile1/n104} {} {0.000} {0.000} {0.041} {3.174} {1.663} {4.812} {} {} {} 
    INST {id_to_wb1/id_and_ex1/id1/registerfile1/U20} {A} {v} {ZN} {^} {} {INV_X1} {0.166} {0.000} {0.130} {} {1.828} {4.977} {} {8} {(14.95, 19.14) (14.78, 18.77)} 
    NET {} {} {} {} {} {id_to_wb1/id_and_ex1/id1/registerfile1/n274} {} {0.000} {0.000} {0.130} {14.922} {1.829} {4.978} {} {} {} 
    INST {id_to_wb1/id_and_ex1/id1/registerfile1/U58} {B1} {^} {ZN} {v} {} {OAI22_X1} {0.084} {0.000} {0.039} {} {1.913} {5.062} {} {1} {(13.17, 20.89) (13.36, 21.03)} 
    NET {} {} {} {} {} {id_to_wb1/id_and_ex1/id1/registerfile1/n162} {} {0.000} {0.000} {0.039} {1.331} {1.913} {5.062} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.002} {11.023} {0.000} {-3.149} {} {5} {(21.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.002} {11.023} {0.000} {-3.149} {} {} {} 
    INST {CTS_ccl_a_buf_00016} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.168} {0.000} {0.115} {} {0.168} {-2.981} {} {33} {(21.15, 13.54) (21.52, 13.20)} 
    NET {} {} {} {} {} {CTS_1} {} {0.002} {0.000} {0.115} {38.935} {0.170} {-2.979} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 75
PATH 76
  VIEW  analysis_slow
  CHECK_TYPE {Setup Check}
  REF {id_to_wb1/id_and_ex1/id1/registerfile1/register_memory_reg_1__6_} {CK}
  ENDPT {id_to_wb1/id_and_ex1/id1/registerfile1/register_memory_reg_1__6_} {D} {DFF_X1} {v} {leading} {clk} {clk(C)(P)(analysis_slow)*}
  BEGINPT {} {rst_registerfile} {} {^} {leading} {clk} {clk(D)(P)(analysis_slow)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.170}
    {-} {Setup} {0.108}
    {+} {Phase Shift} {5.000}
    {+} {CPPR Adjustment} {0.000}
    {=} {Required Time} {5.062}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {1.912}
    {=} {Slack Time} {3.150}
  END_SLK_CLC
  SLK 3.150
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {1.000}
    {=} {Beginpoint Arrival Time} {1.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_registerfile} {^} {} {} {rst_registerfile} {} {} {} {0.100} {5.181} {1.000} {4.150} {} {2} {(19.00, 0.00) } 
    NET {} {} {} {} {} {rst_registerfile} {} {0.000} {0.000} {0.100} {5.181} {1.000} {4.150} {} {} {} 
    INST {id_to_wb1/id_and_ex1/id1/registerfile1/U30} {A2} {^} {ZN} {^} {} {OR2_X1} {0.324} {0.000} {0.233} {} {1.324} {4.474} {} {16} {(15.45, 27.55) (15.81, 27.17)} 
    NET {} {} {} {} {} {id_to_wb1/id_and_ex1/id1/registerfile1/n68} {} {0.000} {0.000} {0.233} {27.498} {1.325} {4.474} {} {} {} 
    INST {id_to_wb1/id_and_ex1/id1/registerfile1/U19} {A2} {^} {ZN} {^} {} {AND2_X1} {0.262} {0.000} {0.119} {} {1.587} {4.737} {} {8} {(16.21, 27.55) (16.57, 27.21)} 
    NET {} {} {} {} {} {id_to_wb1/id_and_ex1/id1/registerfile1/n86} {} {0.000} {0.000} {0.119} {13.363} {1.587} {4.737} {} {} {} 
    INST {id_to_wb1/id_and_ex1/id1/registerfile1/U106} {A1} {^} {ZN} {v} {} {NAND2_X1} {0.075} {0.000} {0.041} {} {1.663} {4.812} {} {2} {(17.09, 26.50) (17.23, 26.66)} 
    NET {} {} {} {} {} {id_to_wb1/id_and_ex1/id1/registerfile1/n104} {} {0.000} {0.000} {0.041} {3.174} {1.663} {4.812} {} {} {} 
    INST {id_to_wb1/id_and_ex1/id1/registerfile1/U20} {A} {v} {ZN} {^} {} {INV_X1} {0.166} {0.000} {0.130} {} {1.828} {4.978} {} {8} {(14.95, 19.14) (14.78, 18.77)} 
    NET {} {} {} {} {} {id_to_wb1/id_and_ex1/id1/registerfile1/n274} {} {0.001} {0.000} {0.130} {14.922} {1.829} {4.979} {} {} {} 
    INST {id_to_wb1/id_and_ex1/id1/registerfile1/U61} {B1} {^} {ZN} {v} {} {OAI22_X1} {0.083} {0.000} {0.039} {} {1.912} {5.062} {} {1} {(15.71, 12.50) (15.52, 12.63)} 
    NET {} {} {} {} {} {id_to_wb1/id_and_ex1/id1/registerfile1/n159} {} {0.000} {0.000} {0.039} {1.189} {1.912} {5.062} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.002} {11.023} {0.000} {-3.150} {} {5} {(21.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.002} {11.023} {0.000} {-3.149} {} {} {} 
    INST {CTS_ccl_a_buf_00016} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.168} {0.000} {0.115} {} {0.168} {-2.981} {} {33} {(21.15, 13.54) (21.52, 13.20)} 
    NET {} {} {} {} {} {CTS_1} {} {0.002} {0.000} {0.115} {38.935} {0.170} {-2.980} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 76
PATH 77
  VIEW  analysis_slow
  CHECK_TYPE {Setup Check}
  REF {id_to_wb1/id_and_ex1/id1/registerfile1/register_memory_reg_1__0_} {CK}
  ENDPT {id_to_wb1/id_and_ex1/id1/registerfile1/register_memory_reg_1__0_} {D} {DFF_X1} {v} {leading} {clk} {clk(C)(P)(analysis_slow)*}
  BEGINPT {} {rst_registerfile} {} {^} {leading} {clk} {clk(D)(P)(analysis_slow)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.170}
    {-} {Setup} {0.108}
    {+} {Phase Shift} {5.000}
    {+} {CPPR Adjustment} {0.000}
    {=} {Required Time} {5.062}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {1.912}
    {=} {Slack Time} {3.150}
  END_SLK_CLC
  SLK 3.150
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {1.000}
    {=} {Beginpoint Arrival Time} {1.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_registerfile} {^} {} {} {rst_registerfile} {} {} {} {0.100} {5.181} {1.000} {4.150} {} {2} {(19.00, 0.00) } 
    NET {} {} {} {} {} {rst_registerfile} {} {0.000} {0.000} {0.100} {5.181} {1.000} {4.150} {} {} {} 
    INST {id_to_wb1/id_and_ex1/id1/registerfile1/U30} {A2} {^} {ZN} {^} {} {OR2_X1} {0.324} {0.000} {0.233} {} {1.324} {4.474} {} {16} {(15.45, 27.55) (15.81, 27.17)} 
    NET {} {} {} {} {} {id_to_wb1/id_and_ex1/id1/registerfile1/n68} {} {0.000} {0.000} {0.233} {27.498} {1.325} {4.474} {} {} {} 
    INST {id_to_wb1/id_and_ex1/id1/registerfile1/U19} {A2} {^} {ZN} {^} {} {AND2_X1} {0.262} {0.000} {0.119} {} {1.587} {4.737} {} {8} {(16.21, 27.55) (16.57, 27.21)} 
    NET {} {} {} {} {} {id_to_wb1/id_and_ex1/id1/registerfile1/n86} {} {0.000} {0.000} {0.119} {13.363} {1.587} {4.737} {} {} {} 
    INST {id_to_wb1/id_and_ex1/id1/registerfile1/U106} {A1} {^} {ZN} {v} {} {NAND2_X1} {0.075} {0.000} {0.041} {} {1.663} {4.812} {} {2} {(17.09, 26.50) (17.23, 26.66)} 
    NET {} {} {} {} {} {id_to_wb1/id_and_ex1/id1/registerfile1/n104} {} {0.000} {0.000} {0.041} {3.174} {1.663} {4.812} {} {} {} 
    INST {id_to_wb1/id_and_ex1/id1/registerfile1/U20} {A} {v} {ZN} {^} {} {INV_X1} {0.166} {0.000} {0.130} {} {1.828} {4.978} {} {8} {(14.95, 19.14) (14.78, 18.77)} 
    NET {} {} {} {} {} {id_to_wb1/id_and_ex1/id1/registerfile1/n274} {} {0.000} {0.000} {0.130} {14.922} {1.829} {4.978} {} {} {} 
    INST {id_to_wb1/id_and_ex1/id1/registerfile1/U55} {B1} {^} {ZN} {v} {} {OAI22_X1} {0.083} {0.000} {0.039} {} {1.912} {5.062} {} {1} {(12.79, 15.29) (12.98, 15.43)} 
    NET {} {} {} {} {} {id_to_wb1/id_and_ex1/id1/registerfile1/n165} {} {0.000} {0.000} {0.039} {1.214} {1.912} {5.062} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.002} {11.023} {0.000} {-3.150} {} {5} {(21.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.002} {11.023} {0.000} {-3.149} {} {} {} 
    INST {CTS_ccl_a_buf_00016} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.168} {0.000} {0.115} {} {0.168} {-2.981} {} {33} {(21.15, 13.54) (21.52, 13.20)} 
    NET {} {} {} {} {} {CTS_1} {} {0.002} {0.000} {0.115} {38.935} {0.170} {-2.980} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 77
PATH 78
  VIEW  analysis_slow
  CHECK_TYPE {Setup Check}
  REF {id_to_wb1/id_and_ex1/id1/registerfile1/register_memory_reg_1__4_} {CK}
  ENDPT {id_to_wb1/id_and_ex1/id1/registerfile1/register_memory_reg_1__4_} {D} {DFF_X1} {v} {leading} {clk} {clk(C)(P)(analysis_slow)*}
  BEGINPT {} {rst_registerfile} {} {^} {leading} {clk} {clk(D)(P)(analysis_slow)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.170}
    {-} {Setup} {0.108}
    {+} {Phase Shift} {5.000}
    {+} {CPPR Adjustment} {0.000}
    {=} {Required Time} {5.062}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {1.912}
    {=} {Slack Time} {3.150}
  END_SLK_CLC
  SLK 3.150
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {1.000}
    {=} {Beginpoint Arrival Time} {1.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_registerfile} {^} {} {} {rst_registerfile} {} {} {} {0.100} {5.181} {1.000} {4.150} {} {2} {(19.00, 0.00) } 
    NET {} {} {} {} {} {rst_registerfile} {} {0.000} {0.000} {0.100} {5.181} {1.000} {4.150} {} {} {} 
    INST {id_to_wb1/id_and_ex1/id1/registerfile1/U30} {A2} {^} {ZN} {^} {} {OR2_X1} {0.324} {0.000} {0.233} {} {1.324} {4.474} {} {16} {(15.45, 27.55) (15.81, 27.17)} 
    NET {} {} {} {} {} {id_to_wb1/id_and_ex1/id1/registerfile1/n68} {} {0.000} {0.000} {0.233} {27.498} {1.325} {4.474} {} {} {} 
    INST {id_to_wb1/id_and_ex1/id1/registerfile1/U19} {A2} {^} {ZN} {^} {} {AND2_X1} {0.262} {0.000} {0.119} {} {1.587} {4.737} {} {8} {(16.21, 27.55) (16.57, 27.21)} 
    NET {} {} {} {} {} {id_to_wb1/id_and_ex1/id1/registerfile1/n86} {} {0.000} {0.000} {0.119} {13.363} {1.587} {4.737} {} {} {} 
    INST {id_to_wb1/id_and_ex1/id1/registerfile1/U106} {A1} {^} {ZN} {v} {} {NAND2_X1} {0.075} {0.000} {0.041} {} {1.663} {4.812} {} {2} {(17.09, 26.50) (17.23, 26.66)} 
    NET {} {} {} {} {} {id_to_wb1/id_and_ex1/id1/registerfile1/n104} {} {0.000} {0.000} {0.041} {3.174} {1.663} {4.812} {} {} {} 
    INST {id_to_wb1/id_and_ex1/id1/registerfile1/U20} {A} {v} {ZN} {^} {} {INV_X1} {0.166} {0.000} {0.130} {} {1.828} {4.978} {} {8} {(14.95, 19.14) (14.78, 18.77)} 
    NET {} {} {} {} {} {id_to_wb1/id_and_ex1/id1/registerfile1/n274} {} {0.000} {0.000} {0.130} {14.922} {1.829} {4.978} {} {} {} 
    INST {id_to_wb1/id_and_ex1/id1/registerfile1/U59} {B1} {^} {ZN} {v} {} {OAI22_X1} {0.084} {0.000} {0.039} {} {1.912} {5.062} {} {1} {(17.35, 19.14) (17.54, 19.01)} 
    NET {} {} {} {} {} {id_to_wb1/id_and_ex1/id1/registerfile1/n161} {} {0.000} {0.000} {0.039} {1.238} {1.912} {5.062} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.002} {11.023} {0.000} {-3.150} {} {5} {(21.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.002} {11.023} {0.000} {-3.149} {} {} {} 
    INST {CTS_ccl_a_buf_00016} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.168} {0.000} {0.115} {} {0.168} {-2.981} {} {33} {(21.15, 13.54) (21.52, 13.20)} 
    NET {} {} {} {} {} {CTS_1} {} {0.002} {0.000} {0.115} {38.935} {0.170} {-2.980} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 78
PATH 79
  VIEW  analysis_slow
  CHECK_TYPE {Setup Check}
  REF {id_to_wb1/id_and_ex1/exmem1/alu_result_exmem_output_reg_1_} {CK}
  ENDPT {id_to_wb1/id_and_ex1/exmem1/alu_result_exmem_output_reg_1_} {D} {DFF_X1} {v} {leading} {clk} {clk(C)(P)(analysis_slow)*}
  BEGINPT {id_to_wb1/id_and_ex1/id1/idex1/alu_src_idex_output_reg} {Q} {DFF_X1} {^} {leading} {clk} {clk(D)(P)(analysis_slow)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.173}
    {-} {Setup} {0.097}
    {+} {Phase Shift} {5.000}
    {+} {CPPR Adjustment} {0.000}
    {=} {Required Time} {5.076}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {1.862}
    {=} {Slack Time} {3.214}
  END_SLK_CLC
  SLK 3.214
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.177}
    {=} {Beginpoint Arrival Time} {-0.177}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.002} {11.023} {-0.177} {3.037} {} {5} {(21.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.001} {0.000} {0.002} {11.023} {-0.176} {3.038} {} {} {} 
    INST {id_to_wb1/id_and_ex1/id1/CTS_ccl_a_buf_00022} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.166} {0.000} {0.115} {} {-0.010} {3.204} {} {35} {(37.87, 21.95) (38.23, 21.60)} 
    NET {} {} {} {} {} {id_to_wb1/id_and_ex1/id1/CTS_3} {} {0.003} {0.000} {0.115} {40.200} {-0.007} {3.207} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {id_to_wb1/id_and_ex1/id1/idex1/alu_src_idex_output_reg} {CK} {^} {Q} {^} {} {DFF_X1} {0.460} {0.000} {0.138} {} {0.453} {3.667} {} {9} {(43.09, 34.89) (41.55, 35.16)} 
    NET {} {} {} {} {} {id_to_wb1/id_and_ex1/alu_src_from_id} {} {0.000} {0.000} {0.138} {15.898} {0.453} {3.667} {} {} {} 
    INST {id_to_wb1/id_and_ex1/alu1/U31} {A} {^} {ZN} {v} {} {INV_X1} {0.105} {0.000} {0.052} {} {0.559} {3.773} {} {8} {(38.63, 32.09) (38.80, 32.47)} 
    NET {} {} {} {} {} {id_to_wb1/id_and_ex1/alu1/n13} {} {0.000} {0.000} {0.052} {12.752} {0.559} {3.773} {} {} {} 
    INST {id_to_wb1/id_and_ex1/alu1/U30} {A2} {v} {ZN} {^} {} {AOI22_X1} {0.244} {0.000} {0.181} {} {0.803} {4.017} {} {3} {(42.74, 30.24) (43.07, 29.97)} 
    NET {} {} {} {} {} {id_to_wb1/id_and_ex1/alu1/n90} {} {0.000} {0.000} {0.181} {6.564} {0.803} {4.017} {} {} {} 
    INST {id_to_wb1/id_and_ex1/alu1/U6} {A} {^} {ZN} {v} {} {INV_X1} {0.114} {0.000} {0.060} {} {0.917} {4.131} {} {6} {(36.80, 37.70) (36.63, 38.07)} 
    NET {} {} {} {} {} {id_to_wb1/id_and_ex1/alu1/n29} {} {0.001} {0.000} {0.060} {11.718} {0.918} {4.132} {} {} {} 
    INST {id_to_wb1/id_and_ex1/alu1/r367/U1} {A1} {v} {ZN} {v} {} {AND2_X1} {0.123} {0.000} {0.021} {} {1.041} {4.255} {} {1} {(23.50, 40.49) (22.95, 40.83)} 
    NET {} {} {} {} {} {id_to_wb1/id_and_ex1/alu1/r367/n1} {} {0.000} {0.000} {0.021} {2.723} {1.041} {4.255} {} {} {} 
    INST {id_to_wb1/id_and_ex1/alu1/r367/U1_1} {CI} {v} {S} {v} {} {FA_X1} {0.343} {0.000} {0.054} {} {1.384} {4.598} {} {2} {(22.86, 41.44) (25.12, 41.22)} 
    NET {} {} {} {} {} {id_to_wb1/id_and_ex1/alu1/N107} {} {0.000} {0.000} {0.054} {1.749} {1.384} {4.598} {} {} {} 
    INST {id_to_wb1/id_and_ex1/alu1/U85} {B1} {v} {ZN} {^} {} {AOI221_X1} {0.297} {0.000} {0.171} {} {1.681} {4.895} {} {1} {(26.35, 41.55) (26.18, 41.17)} 
    NET {} {} {} {} {} {id_to_wb1/id_and_ex1/alu1/n79} {} {0.000} {0.000} {0.171} {2.021} {1.681} {4.895} {} {} {} 
    INST {id_to_wb1/id_and_ex1/alu1/U83} {B2} {^} {ZN} {v} {} {AOI21_X1} {0.073} {0.000} {0.048} {} {1.754} {4.968} {} {1} {(22.17, 41.55) (21.96, 41.38)} 
    NET {} {} {} {} {} {id_to_wb1/id_and_ex1/alu_result_from_alu[1]} {} {0.000} {0.000} {0.048} {1.036} {1.754} {4.968} {} {} {} 
    INST {id_to_wb1/id_and_ex1/exmem1/U8} {A1} {v} {ZN} {v} {} {AND2_X1} {0.108} {0.000} {0.017} {} {1.862} {5.076} {} {1} {(20.08, 41.55) (19.53, 41.21)} 
    NET {} {} {} {} {} {id_to_wb1/id_and_ex1/exmem1/N4} {} {0.000} {0.000} {0.017} {1.172} {1.862} {5.076} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.002} {11.023} {0.000} {-3.214} {} {5} {(21.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.002} {11.023} {0.000} {-3.214} {} {} {} 
    INST {id_to_wb1/CTS_ccl_a_buf_00018} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.170} {0.000} {0.117} {} {0.171} {-3.043} {} {35} {(21.22, 26.50) (20.86, 26.84)} 
    NET {} {} {} {} {} {id_to_wb1/CTS_1} {} {0.002} {0.000} {0.117} {39.731} {0.173} {-3.041} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 79
PATH 80
  VIEW  analysis_slow
  CHECK_TYPE {Setup Check}
  REF {id_to_wb1/id_and_ex1/id1/idex1/mem_write_idex_output_reg} {CK}
  ENDPT {id_to_wb1/id_and_ex1/id1/idex1/mem_write_idex_output_reg} {D} {DFF_X1} {^} {leading} {clk} {clk(C)(P)(analysis_slow)*}
  BEGINPT {} {rst} {} {v} {leading} {clk} {clk(D)(P)(analysis_slow)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.172}
    {-} {Setup} {0.051}
    {+} {Phase Shift} {5.000}
    {+} {CPPR Adjustment} {0.000}
    {=} {Required Time} {5.122}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {1.714}
    {=} {Slack Time} {3.408}
  END_SLK_CLC
  SLK 3.408
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {1.000}
    {=} {Beginpoint Arrival Time} {1.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst} {v} {} {} {rst} {} {} {} {0.100} {32.404} {1.000} {4.408} {} {15} {(17.00, 0.00) } 
    NET {} {} {} {} {} {rst} {} {0.006} {0.000} {0.100} {32.404} {1.006} {4.414} {} {} {} 
    INST {id_to_wb1/id_and_ex1/id1/control1/U11} {A2} {v} {ZN} {v} {} {OR2_X1} {0.247} {0.000} {0.038} {} {1.253} {4.661} {} {3} {(47.82, 35.95) (47.46, 35.57)} 
    NET {} {} {} {} {} {id_to_wb1/id_and_ex1/id1/control1/n7} {} {0.000} {0.000} {0.038} {4.846} {1.253} {4.661} {} {} {} 
    INST {id_to_wb1/id_and_ex1/id1/control1/U3} {A4} {v} {ZN} {^} {} {NOR4_X1} {0.312} {0.000} {0.159} {} {1.565} {4.973} {} {1} {(47.37, 34.90) (47.55, 35.27)} 
    NET {} {} {} {} {} {id_to_wb1/id_and_ex1/id1/mem_write_from_control} {} {0.000} {0.000} {0.159} {1.510} {1.565} {4.973} {} {} {} 
    INST {id_to_wb1/id_and_ex1/id1/idex1/U20} {A1} {^} {ZN} {^} {} {AND2_X1} {0.148} {0.000} {0.036} {} {1.714} {5.121} {} {1} {(41.36, 34.90) (40.81, 35.23)} 
    NET {} {} {} {} {} {id_to_wb1/id_and_ex1/id1/idex1/N5} {} {0.000} {0.000} {0.036} {2.217} {1.714} {5.122} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.002} {11.023} {0.000} {-3.408} {} {5} {(21.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.001} {0.000} {0.002} {11.023} {0.001} {-3.407} {} {} {} 
    INST {id_to_wb1/id_and_ex1/CTS_ccl_a_buf_00024} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.169} {0.000} {0.116} {} {0.170} {-3.238} {} {33} {(32.24, 20.89) (31.88, 21.24)} 
    NET {} {} {} {} {} {id_to_wb1/id_and_ex1/CTS_1} {} {0.002} {0.000} {0.116} {39.488} {0.172} {-3.235} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 80
PATH 81
  VIEW  analysis_slow
  CHECK_TYPE {Setup Check}
  REF {id_to_wb1/id_and_ex1/exmem1/alu_result_exmem_output_reg_0_} {CK}
  ENDPT {id_to_wb1/id_and_ex1/exmem1/alu_result_exmem_output_reg_0_} {D} {DFF_X1} {v} {leading} {clk} {clk(C)(P)(analysis_slow)*}
  BEGINPT {id_to_wb1/id_and_ex1/id1/idex1/alu_src_idex_output_reg} {Q} {DFF_X1} {^} {leading} {clk} {clk(D)(P)(analysis_slow)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.173}
    {-} {Setup} {0.097}
    {+} {Phase Shift} {5.000}
    {+} {CPPR Adjustment} {0.000}
    {=} {Required Time} {5.076}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {1.620}
    {=} {Slack Time} {3.456}
  END_SLK_CLC
  SLK 3.456
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.177}
    {=} {Beginpoint Arrival Time} {-0.177}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.002} {11.023} {-0.177} {3.279} {} {5} {(21.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.001} {0.000} {0.002} {11.023} {-0.176} {3.279} {} {} {} 
    INST {id_to_wb1/id_and_ex1/id1/CTS_ccl_a_buf_00022} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.166} {0.000} {0.115} {} {-0.010} {3.446} {} {35} {(37.87, 21.95) (38.23, 21.60)} 
    NET {} {} {} {} {} {id_to_wb1/id_and_ex1/id1/CTS_3} {} {0.003} {0.000} {0.115} {40.200} {-0.007} {3.449} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {id_to_wb1/id_and_ex1/id1/idex1/alu_src_idex_output_reg} {CK} {^} {Q} {^} {} {DFF_X1} {0.460} {0.000} {0.138} {} {0.453} {3.908} {} {9} {(43.09, 34.89) (41.55, 35.16)} 
    NET {} {} {} {} {} {id_to_wb1/id_and_ex1/alu_src_from_id} {} {0.000} {0.000} {0.138} {15.898} {0.453} {3.909} {} {} {} 
    INST {id_to_wb1/id_and_ex1/alu1/U31} {A} {^} {ZN} {v} {} {INV_X1} {0.105} {0.000} {0.052} {} {0.559} {4.014} {} {8} {(38.63, 32.09) (38.80, 32.47)} 
    NET {} {} {} {} {} {id_to_wb1/id_and_ex1/alu1/n13} {} {0.000} {0.000} {0.052} {12.752} {0.559} {4.015} {} {} {} 
    INST {id_to_wb1/id_and_ex1/alu1/U30} {A2} {v} {ZN} {^} {} {AOI22_X1} {0.244} {0.000} {0.181} {} {0.803} {4.259} {} {3} {(42.74, 30.24) (43.07, 29.97)} 
    NET {} {} {} {} {} {id_to_wb1/id_and_ex1/alu1/n90} {} {0.000} {0.000} {0.181} {6.564} {0.803} {4.259} {} {} {} 
    INST {id_to_wb1/id_and_ex1/alu1/U6} {A} {^} {ZN} {v} {} {INV_X1} {0.114} {0.000} {0.060} {} {0.917} {4.373} {} {6} {(36.80, 37.70) (36.63, 38.07)} 
    NET {} {} {} {} {} {id_to_wb1/id_and_ex1/alu1/n29} {} {0.001} {0.000} {0.060} {11.718} {0.918} {4.374} {} {} {} 
    INST {id_to_wb1/id_and_ex1/alu1/r368/U1} {B} {v} {Z} {v} {} {XOR2_X1} {0.219} {0.000} {0.038} {} {1.137} {4.593} {} {1} {(23.82, 39.09) (23.36, 39.26)} 
    NET {} {} {} {} {} {id_to_wb1/id_and_ex1/alu1/N114} {} {0.000} {0.000} {0.038} {1.690} {1.137} {4.593} {} {} {} 
    INST {id_to_wb1/id_and_ex1/alu1/U82} {B1} {v} {ZN} {^} {} {AOI222_X1} {0.312} {0.000} {0.191} {} {1.449} {4.904} {} {1} {(24.18, 40.49) (24.06, 40.84)} 
    NET {} {} {} {} {} {id_to_wb1/id_and_ex1/alu1/n86} {} {0.000} {0.000} {0.191} {1.994} {1.449} {4.904} {} {} {} 
    INST {id_to_wb1/id_and_ex1/alu1/U80} {B1} {^} {ZN} {v} {} {AOI21_X1} {0.064} {0.000} {0.048} {} {1.513} {4.968} {} {1} {(22.02, 40.49) (22.16, 40.66)} 
    NET {} {} {} {} {} {id_to_wb1/id_and_ex1/alu_result_from_alu[0]} {} {0.000} {0.000} {0.048} {0.960} {1.513} {4.968} {} {} {} 
    INST {id_to_wb1/id_and_ex1/exmem1/U7} {A1} {v} {ZN} {v} {} {AND2_X1} {0.107} {0.000} {0.017} {} {1.620} {5.076} {} {1} {(20.84, 40.49) (20.29, 40.83)} 
    NET {} {} {} {} {} {id_to_wb1/id_and_ex1/exmem1/N3} {} {0.000} {0.000} {0.017} {1.174} {1.620} {5.076} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.002} {11.023} {0.000} {-3.456} {} {5} {(21.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.002} {11.023} {0.000} {-3.455} {} {} {} 
    INST {id_to_wb1/CTS_ccl_a_buf_00018} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.170} {0.000} {0.117} {} {0.171} {-3.285} {} {35} {(21.22, 26.50) (20.86, 26.84)} 
    NET {} {} {} {} {} {id_to_wb1/CTS_1} {} {0.002} {0.000} {0.117} {39.731} {0.173} {-3.283} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 81
PATH 82
  VIEW  analysis_slow
  CHECK_TYPE {Setup Check}
  REF {id_to_wb1/id_and_ex1/id1/idex1/mem_to_reg_idex_output_reg} {CK}
  ENDPT {id_to_wb1/id_and_ex1/id1/idex1/mem_to_reg_idex_output_reg} {D} {DFF_X1} {^} {leading} {clk} {clk(C)(P)(analysis_slow)*}
  BEGINPT {} {rst} {} {v} {leading} {clk} {clk(D)(P)(analysis_slow)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.173}
    {-} {Setup} {0.050}
    {+} {Phase Shift} {5.000}
    {+} {CPPR Adjustment} {0.000}
    {=} {Required Time} {5.123}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {1.622}
    {=} {Slack Time} {3.500}
  END_SLK_CLC
  SLK 3.500
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {1.000}
    {=} {Beginpoint Arrival Time} {1.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst} {v} {} {} {rst} {} {} {} {0.100} {32.404} {1.000} {4.500} {} {15} {(17.00, 0.00) } 
    NET {} {} {} {} {} {rst} {} {0.006} {0.000} {0.100} {32.404} {1.006} {4.507} {} {} {} 
    INST {id_to_wb1/id_and_ex1/id1/control1/U11} {A2} {v} {ZN} {v} {} {OR2_X1} {0.247} {0.000} {0.038} {} {1.253} {4.753} {} {3} {(47.82, 35.95) (47.46, 35.57)} 
    NET {} {} {} {} {} {id_to_wb1/id_and_ex1/id1/control1/n7} {} {0.000} {0.000} {0.038} {4.846} {1.253} {4.754} {} {} {} 
    INST {id_to_wb1/id_and_ex1/id1/control1/U9} {A2} {v} {ZN} {^} {} {NOR3_X1} {0.229} {0.000} {0.145} {} {1.482} {4.982} {} {2} {(46.11, 34.90) (46.12, 35.27)} 
    NET {} {} {} {} {} {id_to_wb1/id_and_ex1/id1/mem_read_from_control} {} {0.000} {0.000} {0.145} {3.150} {1.482} {4.983} {} {} {} 
    INST {id_to_wb1/id_and_ex1/id1/idex1/U7} {A1} {^} {ZN} {^} {} {AND2_X1} {0.140} {0.000} {0.034} {} {1.622} {5.123} {} {1} {(30.72, 34.90) (30.17, 35.23)} 
    NET {} {} {} {} {} {id_to_wb1/id_and_ex1/id1/idex1/N6} {} {0.000} {0.000} {0.034} {1.800} {1.622} {5.123} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.002} {11.023} {0.000} {-3.500} {} {5} {(21.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.002} {11.023} {0.000} {-3.500} {} {} {} 
    INST {id_to_wb1/CTS_ccl_a_buf_00018} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.170} {0.000} {0.117} {} {0.171} {-3.330} {} {35} {(21.22, 26.50) (20.86, 26.84)} 
    NET {} {} {} {} {} {id_to_wb1/CTS_1} {} {0.002} {0.000} {0.117} {39.731} {0.173} {-3.328} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 82
PATH 83
  VIEW  analysis_slow
  CHECK_TYPE {Setup Check}
  REF {id_to_wb1/id_and_ex1/id1/idex1/regwrite_idex_output_reg} {CK}
  ENDPT {id_to_wb1/id_and_ex1/id1/idex1/regwrite_idex_output_reg} {D} {DFF_X1} {^} {leading} {clk} {clk(C)(P)(analysis_slow)*}
  BEGINPT {} {rst} {} {v} {leading} {clk} {clk(D)(P)(analysis_slow)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.173}
    {-} {Setup} {0.051}
    {+} {Phase Shift} {5.000}
    {+} {CPPR Adjustment} {0.000}
    {=} {Required Time} {5.121}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {1.619}
    {=} {Slack Time} {3.502}
  END_SLK_CLC
  SLK 3.502
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {1.000}
    {=} {Beginpoint Arrival Time} {1.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst} {v} {} {} {rst} {} {} {} {0.100} {32.404} {1.000} {4.502} {} {15} {(17.00, 0.00) } 
    NET {} {} {} {} {} {rst} {} {0.006} {0.000} {0.100} {32.404} {1.006} {4.509} {} {} {} 
    INST {id_to_wb1/id_and_ex1/id1/idex1/U3} {A} {v} {ZN} {^} {} {INV_X1} {0.423} {0.000} {0.343} {} {1.429} {4.931} {} {37} {(40.91, 35.95) (41.08, 35.57)} 
    NET {} {} {} {} {} {id_to_wb1/id_and_ex1/id1/idex1/n6} {} {0.000} {0.000} {0.343} {41.202} {1.429} {4.931} {} {} {} 
    INST {id_to_wb1/id_and_ex1/id1/idex1/U39} {A2} {^} {ZN} {^} {} {AND2_X1} {0.190} {0.000} {0.038} {} {1.619} {5.121} {} {1} {(41.17, 37.70) (40.81, 38.03)} 
    NET {} {} {} {} {} {id_to_wb1/id_and_ex1/id1/idex1/N3} {} {0.000} {0.000} {0.038} {2.457} {1.619} {5.121} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.002} {11.023} {0.000} {-3.502} {} {5} {(21.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.002} {11.023} {0.000} {-3.502} {} {} {} 
    INST {id_to_wb1/CTS_ccl_a_buf_00018} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.170} {0.000} {0.117} {} {0.171} {-3.332} {} {35} {(21.22, 26.50) (20.86, 26.84)} 
    NET {} {} {} {} {} {id_to_wb1/CTS_1} {} {0.002} {0.000} {0.117} {39.731} {0.173} {-3.330} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 83
PATH 84
  VIEW  analysis_slow
  CHECK_TYPE {Setup Check}
  REF {id_to_wb1/id_and_ex1/id1/idex1/mem_read_idex_output_reg} {CK}
  ENDPT {id_to_wb1/id_and_ex1/id1/idex1/mem_read_idex_output_reg} {D} {DFF_X1} {^} {leading} {clk} {clk(C)(P)(analysis_slow)*}
  BEGINPT {} {rst} {} {v} {leading} {clk} {clk(D)(P)(analysis_slow)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.172}
    {-} {Setup} {0.048}
    {+} {Phase Shift} {5.000}
    {+} {CPPR Adjustment} {0.000}
    {=} {Required Time} {5.123}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {1.618}
    {=} {Slack Time} {3.506}
  END_SLK_CLC
  SLK 3.506
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {1.000}
    {=} {Beginpoint Arrival Time} {1.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst} {v} {} {} {rst} {} {} {} {0.100} {32.404} {1.000} {4.506} {} {15} {(17.00, 0.00) } 
    NET {} {} {} {} {} {rst} {} {0.006} {0.000} {0.100} {32.404} {1.006} {4.512} {} {} {} 
    INST {id_to_wb1/id_and_ex1/id1/control1/U11} {A2} {v} {ZN} {v} {} {OR2_X1} {0.247} {0.000} {0.038} {} {1.253} {4.759} {} {3} {(47.82, 35.95) (47.46, 35.57)} 
    NET {} {} {} {} {} {id_to_wb1/id_and_ex1/id1/control1/n7} {} {0.000} {0.000} {0.038} {4.846} {1.253} {4.759} {} {} {} 
    INST {id_to_wb1/id_and_ex1/id1/control1/U9} {A2} {v} {ZN} {^} {} {NOR3_X1} {0.229} {0.000} {0.145} {} {1.482} {4.988} {} {2} {(46.11, 34.90) (46.12, 35.27)} 
    NET {} {} {} {} {} {id_to_wb1/id_and_ex1/id1/mem_read_from_control} {} {0.000} {0.000} {0.145} {3.150} {1.482} {4.988} {} {} {} 
    INST {id_to_wb1/id_and_ex1/id1/idex1/U6} {A1} {^} {ZN} {^} {} {AND2_X1} {0.136} {0.000} {0.031} {} {1.618} {5.123} {} {1} {(30.72, 35.95) (30.17, 35.61)} 
    NET {} {} {} {} {} {id_to_wb1/id_and_ex1/id1/idex1/N4} {} {0.000} {0.000} {0.031} {1.366} {1.618} {5.123} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.002} {11.023} {0.000} {-3.506} {} {5} {(21.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.001} {0.000} {0.002} {11.023} {0.001} {-3.505} {} {} {} 
    INST {id_to_wb1/id_and_ex1/CTS_ccl_a_buf_00024} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.169} {0.000} {0.116} {} {0.170} {-3.335} {} {33} {(32.24, 20.89) (31.88, 21.24)} 
    NET {} {} {} {} {} {id_to_wb1/id_and_ex1/CTS_1} {} {0.002} {0.000} {0.116} {39.488} {0.172} {-3.334} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 84
PATH 85
  VIEW  analysis_slow
  CHECK_TYPE {Setup Check}
  REF {id_to_wb1/id_and_ex1/id1/idex1/instruction_idex_output_reg_5_} {CK}
  ENDPT {id_to_wb1/id_and_ex1/id1/idex1/instruction_idex_output_reg_5_} {D} {DFF_X1} {^} {leading} {clk} {clk(C)(P)(analysis_slow)*}
  BEGINPT {} {rst} {} {v} {leading} {clk} {clk(D)(P)(analysis_slow)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.170}
    {-} {Setup} {0.049}
    {+} {Phase Shift} {5.000}
    {+} {CPPR Adjustment} {0.000}
    {=} {Required Time} {5.120}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {1.613}
    {=} {Slack Time} {3.507}
  END_SLK_CLC
  SLK 3.507
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {1.000}
    {=} {Beginpoint Arrival Time} {1.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst} {v} {} {} {rst} {} {} {} {0.100} {32.404} {1.000} {4.507} {} {15} {(17.00, 0.00) } 
    NET {} {} {} {} {} {rst} {} {0.006} {0.000} {0.100} {32.404} {1.006} {4.514} {} {} {} 
    INST {id_to_wb1/id_and_ex1/id1/idex1/U3} {A} {v} {ZN} {^} {} {INV_X1} {0.423} {0.000} {0.343} {} {1.429} {4.936} {} {37} {(40.91, 35.95) (41.08, 35.57)} 
    NET {} {} {} {} {} {id_to_wb1/id_and_ex1/id1/idex1/n6} {} {0.002} {0.000} {0.343} {41.202} {1.430} {4.938} {} {} {} 
    INST {id_to_wb1/id_and_ex1/id1/idex1/U11} {A2} {^} {ZN} {^} {} {AND2_X1} {0.182} {0.000} {0.033} {} {1.613} {5.120} {} {1} {(42.62, 26.50) (42.98, 26.83)} 
    NET {} {} {} {} {} {id_to_wb1/id_and_ex1/id1/idex1/N29} {} {0.000} {0.000} {0.033} {1.759} {1.613} {5.120} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.002} {11.023} {0.000} {-3.507} {} {5} {(21.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.001} {0.000} {0.002} {11.023} {0.001} {-3.507} {} {} {} 
    INST {id_to_wb1/id_and_ex1/id1/CTS_ccl_a_buf_00022} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.166} {0.000} {0.115} {} {0.167} {-3.340} {} {35} {(37.87, 21.95) (38.23, 21.60)} 
    NET {} {} {} {} {} {id_to_wb1/id_and_ex1/id1/CTS_3} {} {0.002} {0.000} {0.115} {40.200} {0.170} {-3.338} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 85
PATH 86
  VIEW  analysis_slow
  CHECK_TYPE {Setup Check}
  REF {id_to_wb1/id_and_ex1/id1/idex1/instruction_idex_output_reg_7_} {CK}
  ENDPT {id_to_wb1/id_and_ex1/id1/idex1/instruction_idex_output_reg_7_} {D} {DFF_X1} {^} {leading} {clk} {clk(C)(P)(analysis_slow)*}
  BEGINPT {} {rst} {} {v} {leading} {clk} {clk(D)(P)(analysis_slow)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.170}
    {-} {Setup} {0.049}
    {+} {Phase Shift} {5.000}
    {+} {CPPR Adjustment} {0.000}
    {=} {Required Time} {5.121}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {1.612}
    {=} {Slack Time} {3.509}
  END_SLK_CLC
  SLK 3.509
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {1.000}
    {=} {Beginpoint Arrival Time} {1.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst} {v} {} {} {rst} {} {} {} {0.100} {32.404} {1.000} {4.509} {} {15} {(17.00, 0.00) } 
    NET {} {} {} {} {} {rst} {} {0.006} {0.000} {0.100} {32.404} {1.006} {4.516} {} {} {} 
    INST {id_to_wb1/id_and_ex1/id1/idex1/U3} {A} {v} {ZN} {^} {} {INV_X1} {0.423} {0.000} {0.343} {} {1.429} {4.938} {} {37} {(40.91, 35.95) (41.08, 35.57)} 
    NET {} {} {} {} {} {id_to_wb1/id_and_ex1/id1/idex1/n6} {} {0.002} {0.000} {0.343} {41.202} {1.430} {4.940} {} {} {} 
    INST {id_to_wb1/id_and_ex1/id1/idex1/U15} {A2} {^} {ZN} {^} {} {AND2_X1} {0.181} {0.000} {0.033} {} {1.611} {5.121} {} {1} {(45.28, 26.50) (45.64, 26.83)} 
    NET {} {} {} {} {} {id_to_wb1/id_and_ex1/id1/idex1/N31} {} {0.000} {0.000} {0.033} {1.662} {1.612} {5.121} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.002} {11.023} {0.000} {-3.509} {} {5} {(21.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.001} {0.000} {0.002} {11.023} {0.001} {-3.509} {} {} {} 
    INST {id_to_wb1/id_and_ex1/id1/CTS_ccl_a_buf_00022} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.166} {0.000} {0.115} {} {0.167} {-3.342} {} {35} {(37.87, 21.95) (38.23, 21.60)} 
    NET {} {} {} {} {} {id_to_wb1/id_and_ex1/id1/CTS_3} {} {0.003} {0.000} {0.115} {40.200} {0.170} {-3.339} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 86
PATH 87
  VIEW  analysis_slow
  CHECK_TYPE {Setup Check}
  REF {id_to_wb1/id_and_ex1/id1/idex1/read_data_2_idex_output_reg_1_} {CK}
  ENDPT {id_to_wb1/id_and_ex1/id1/idex1/read_data_2_idex_output_reg_1_} {D} {DFF_X1} {^} {leading} {clk} {clk(C)(P)(analysis_slow)*}
  BEGINPT {} {rst} {} {v} {leading} {clk} {clk(D)(P)(analysis_slow)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.170}
    {-} {Setup} {0.049}
    {+} {Phase Shift} {5.000}
    {+} {CPPR Adjustment} {0.000}
    {=} {Required Time} {5.121}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {1.611}
    {=} {Slack Time} {3.510}
  END_SLK_CLC
  SLK 3.510
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {1.000}
    {=} {Beginpoint Arrival Time} {1.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst} {v} {} {} {rst} {} {} {} {0.100} {32.404} {1.000} {4.510} {} {15} {(17.00, 0.00) } 
    NET {} {} {} {} {} {rst} {} {0.006} {0.000} {0.100} {32.404} {1.006} {4.516} {} {} {} 
    INST {id_to_wb1/id_and_ex1/id1/idex1/U3} {A} {v} {ZN} {^} {} {INV_X1} {0.423} {0.000} {0.343} {} {1.429} {4.939} {} {37} {(40.91, 35.95) (41.08, 35.57)} 
    NET {} {} {} {} {} {id_to_wb1/id_and_ex1/id1/idex1/n6} {} {0.002} {0.000} {0.343} {41.202} {1.430} {4.940} {} {} {} 
    INST {id_to_wb1/id_and_ex1/id1/idex1/U30} {A2} {^} {ZN} {^} {} {AND2_X1} {0.180} {0.000} {0.032} {} {1.611} {5.121} {} {1} {(38.25, 26.50) (38.61, 26.83)} 
    NET {} {} {} {} {} {id_to_wb1/id_and_ex1/id1/idex1/N17} {} {0.000} {0.000} {0.032} {1.576} {1.611} {5.121} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.002} {11.023} {0.000} {-3.510} {} {5} {(21.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.001} {0.000} {0.002} {11.023} {0.001} {-3.509} {} {} {} 
    INST {id_to_wb1/id_and_ex1/id1/CTS_ccl_a_buf_00022} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.166} {0.000} {0.115} {} {0.167} {-3.343} {} {35} {(37.87, 21.95) (38.23, 21.60)} 
    NET {} {} {} {} {} {id_to_wb1/id_and_ex1/id1/CTS_3} {} {0.002} {0.000} {0.115} {40.200} {0.170} {-3.340} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 87
PATH 88
  VIEW  analysis_slow
  CHECK_TYPE {Setup Check}
  REF {id_to_wb1/id_and_ex1/id1/idex1/read_data_1_idex_output_reg_5_} {CK}
  ENDPT {id_to_wb1/id_and_ex1/id1/idex1/read_data_1_idex_output_reg_5_} {D} {DFF_X1} {^} {leading} {clk} {clk(C)(P)(analysis_slow)*}
  BEGINPT {} {rst} {} {v} {leading} {clk} {clk(D)(P)(analysis_slow)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.172}
    {-} {Setup} {0.049}
    {+} {Phase Shift} {5.000}
    {+} {CPPR Adjustment} {0.000}
    {=} {Required Time} {5.123}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {1.612}
    {=} {Slack Time} {3.510}
  END_SLK_CLC
  SLK 3.510
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {1.000}
    {=} {Beginpoint Arrival Time} {1.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst} {v} {} {} {rst} {} {} {} {0.100} {32.404} {1.000} {4.510} {} {15} {(17.00, 0.00) } 
    NET {} {} {} {} {} {rst} {} {0.006} {0.000} {0.100} {32.404} {1.006} {4.516} {} {} {} 
    INST {id_to_wb1/id_and_ex1/id1/idex1/U3} {A} {v} {ZN} {^} {} {INV_X1} {0.423} {0.000} {0.343} {} {1.429} {4.939} {} {37} {(40.91, 35.95) (41.08, 35.57)} 
    NET {} {} {} {} {} {id_to_wb1/id_and_ex1/id1/idex1/n6} {} {0.002} {0.000} {0.343} {41.202} {1.431} {4.941} {} {} {} 
    INST {id_to_wb1/id_and_ex1/id1/idex1/U26} {A2} {^} {ZN} {^} {} {AND2_X1} {0.182} {0.000} {0.033} {} {1.612} {5.122} {} {1} {(28.25, 30.34) (27.89, 30.01)} 
    NET {} {} {} {} {} {id_to_wb1/id_and_ex1/id1/idex1/N13} {} {0.000} {0.000} {0.033} {1.701} {1.612} {5.123} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.002} {11.023} {0.000} {-3.510} {} {5} {(21.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.001} {0.000} {0.002} {11.023} {0.001} {-3.510} {} {} {} 
    INST {id_to_wb1/id_and_ex1/CTS_ccl_a_buf_00024} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.169} {0.000} {0.116} {} {0.170} {-3.340} {} {33} {(32.24, 20.89) (31.88, 21.24)} 
    NET {} {} {} {} {} {id_to_wb1/id_and_ex1/CTS_1} {} {0.002} {0.000} {0.116} {39.488} {0.172} {-3.338} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 88
PATH 89
  VIEW  analysis_slow
  CHECK_TYPE {Setup Check}
  REF {id_to_wb1/id_and_ex1/id1/idex1/read_data_1_idex_output_reg_2_} {CK}
  ENDPT {id_to_wb1/id_and_ex1/id1/idex1/read_data_1_idex_output_reg_2_} {D} {DFF_X1} {^} {leading} {clk} {clk(C)(P)(analysis_slow)*}
  BEGINPT {} {rst} {} {v} {leading} {clk} {clk(D)(P)(analysis_slow)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.172}
    {-} {Setup} {0.049}
    {+} {Phase Shift} {5.000}
    {+} {CPPR Adjustment} {0.000}
    {=} {Required Time} {5.123}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {1.612}
    {=} {Slack Time} {3.511}
  END_SLK_CLC
  SLK 3.511
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {1.000}
    {=} {Beginpoint Arrival Time} {1.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst} {v} {} {} {rst} {} {} {} {0.100} {32.404} {1.000} {4.511} {} {15} {(17.00, 0.00) } 
    NET {} {} {} {} {} {rst} {} {0.006} {0.000} {0.100} {32.404} {1.006} {4.517} {} {} {} 
    INST {id_to_wb1/id_and_ex1/id1/idex1/U3} {A} {v} {ZN} {^} {} {INV_X1} {0.423} {0.000} {0.343} {} {1.429} {4.939} {} {37} {(40.91, 35.95) (41.08, 35.57)} 
    NET {} {} {} {} {} {id_to_wb1/id_and_ex1/id1/idex1/n6} {} {0.002} {0.000} {0.343} {41.202} {1.431} {4.941} {} {} {} 
    INST {id_to_wb1/id_and_ex1/id1/idex1/U23} {A2} {^} {ZN} {^} {} {AND2_X1} {0.182} {0.000} {0.033} {} {1.612} {5.123} {} {1} {(25.97, 32.09) (25.61, 32.43)} 
    NET {} {} {} {} {} {id_to_wb1/id_and_ex1/id1/idex1/N10} {} {0.000} {0.000} {0.033} {1.689} {1.612} {5.123} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.002} {11.023} {0.000} {-3.511} {} {5} {(21.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.001} {0.000} {0.002} {11.023} {0.001} {-3.510} {} {} {} 
    INST {id_to_wb1/id_and_ex1/CTS_ccl_a_buf_00024} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.169} {0.000} {0.116} {} {0.170} {-3.341} {} {33} {(32.24, 20.89) (31.88, 21.24)} 
    NET {} {} {} {} {} {id_to_wb1/id_and_ex1/CTS_1} {} {0.002} {0.000} {0.116} {39.488} {0.172} {-3.339} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 89
PATH 90
  VIEW  analysis_slow
  CHECK_TYPE {Setup Check}
  REF {id_to_wb1/id_and_ex1/id1/idex1/read_data_1_idex_output_reg_3_} {CK}
  ENDPT {id_to_wb1/id_and_ex1/id1/idex1/read_data_1_idex_output_reg_3_} {D} {DFF_X1} {^} {leading} {clk} {clk(C)(P)(analysis_slow)*}
  BEGINPT {} {rst} {} {v} {leading} {clk} {clk(D)(P)(analysis_slow)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.172}
    {-} {Setup} {0.049}
    {+} {Phase Shift} {5.000}
    {+} {CPPR Adjustment} {0.000}
    {=} {Required Time} {5.123}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {1.612}
    {=} {Slack Time} {3.511}
  END_SLK_CLC
  SLK 3.511
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {1.000}
    {=} {Beginpoint Arrival Time} {1.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst} {v} {} {} {rst} {} {} {} {0.100} {32.404} {1.000} {4.511} {} {15} {(17.00, 0.00) } 
    NET {} {} {} {} {} {rst} {} {0.006} {0.000} {0.100} {32.404} {1.006} {4.517} {} {} {} 
    INST {id_to_wb1/id_and_ex1/id1/idex1/U3} {A} {v} {ZN} {^} {} {INV_X1} {0.423} {0.000} {0.343} {} {1.429} {4.940} {} {37} {(40.91, 35.95) (41.08, 35.57)} 
    NET {} {} {} {} {} {id_to_wb1/id_and_ex1/id1/idex1/n6} {} {0.002} {0.000} {0.343} {41.202} {1.431} {4.942} {} {} {} 
    INST {id_to_wb1/id_and_ex1/id1/idex1/U24} {A2} {^} {ZN} {^} {} {AND2_X1} {0.181} {0.000} {0.033} {} {1.612} {5.123} {} {1} {(26.35, 30.34) (25.99, 30.01)} 
    NET {} {} {} {} {} {id_to_wb1/id_and_ex1/id1/idex1/N11} {} {0.000} {0.000} {0.033} {1.666} {1.612} {5.123} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.002} {11.023} {0.000} {-3.511} {} {5} {(21.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.001} {0.000} {0.002} {11.023} {0.001} {-3.510} {} {} {} 
    INST {id_to_wb1/id_and_ex1/CTS_ccl_a_buf_00024} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.169} {0.000} {0.116} {} {0.170} {-3.341} {} {33} {(32.24, 20.89) (31.88, 21.24)} 
    NET {} {} {} {} {} {id_to_wb1/id_and_ex1/CTS_1} {} {0.002} {0.000} {0.116} {39.488} {0.172} {-3.339} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 90
PATH 91
  VIEW  analysis_slow
  CHECK_TYPE {Setup Check}
  REF {id_to_wb1/id_and_ex1/id1/idex1/read_data_1_idex_output_reg_7_} {CK}
  ENDPT {id_to_wb1/id_and_ex1/id1/idex1/read_data_1_idex_output_reg_7_} {D} {DFF_X1} {^} {leading} {clk} {clk(C)(P)(analysis_slow)*}
  BEGINPT {} {rst} {} {v} {leading} {clk} {clk(D)(P)(analysis_slow)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.170}
    {-} {Setup} {0.049}
    {+} {Phase Shift} {5.000}
    {+} {CPPR Adjustment} {0.000}
    {=} {Required Time} {5.121}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {1.610}
    {=} {Slack Time} {3.512}
  END_SLK_CLC
  SLK 3.512
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {1.000}
    {=} {Beginpoint Arrival Time} {1.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst} {v} {} {} {rst} {} {} {} {0.100} {32.404} {1.000} {4.512} {} {15} {(17.00, 0.00) } 
    NET {} {} {} {} {} {rst} {} {0.006} {0.000} {0.100} {32.404} {1.006} {4.518} {} {} {} 
    INST {id_to_wb1/id_and_ex1/id1/idex1/U3} {A} {v} {ZN} {^} {} {INV_X1} {0.423} {0.000} {0.343} {} {1.429} {4.940} {} {37} {(40.91, 35.95) (41.08, 35.57)} 
    NET {} {} {} {} {} {id_to_wb1/id_and_ex1/id1/idex1/n6} {} {0.001} {0.000} {0.343} {41.202} {1.430} {4.941} {} {} {} 
    INST {id_to_wb1/id_and_ex1/id1/idex1/U28} {A2} {^} {ZN} {^} {} {AND2_X1} {0.180} {0.000} {0.032} {} {1.609} {5.121} {} {1} {(38.13, 34.90) (37.77, 35.23)} 
    NET {} {} {} {} {} {id_to_wb1/id_and_ex1/id1/idex1/N15} {} {0.000} {0.000} {0.032} {1.539} {1.610} {5.121} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.002} {11.023} {0.000} {-3.512} {} {5} {(21.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.001} {0.000} {0.002} {11.023} {0.001} {-3.511} {} {} {} 
    INST {id_to_wb1/id_and_ex1/id1/CTS_ccl_a_buf_00022} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.166} {0.000} {0.115} {} {0.167} {-3.344} {} {35} {(37.87, 21.95) (38.23, 21.60)} 
    NET {} {} {} {} {} {id_to_wb1/id_and_ex1/id1/CTS_3} {} {0.003} {0.000} {0.115} {40.200} {0.170} {-3.342} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 91
PATH 92
  VIEW  analysis_slow
  CHECK_TYPE {Setup Check}
  REF {id_to_wb1/id_and_ex1/id1/idex1/read_data_2_idex_output_reg_4_} {CK}
  ENDPT {id_to_wb1/id_and_ex1/id1/idex1/read_data_2_idex_output_reg_4_} {D} {DFF_X1} {^} {leading} {clk} {clk(C)(P)(analysis_slow)*}
  BEGINPT {} {rst} {} {v} {leading} {clk} {clk(D)(P)(analysis_slow)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.170}
    {-} {Setup} {0.049}
    {+} {Phase Shift} {5.000}
    {+} {CPPR Adjustment} {0.000}
    {=} {Required Time} {5.121}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {1.609}
    {=} {Slack Time} {3.512}
  END_SLK_CLC
  SLK 3.512
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {1.000}
    {=} {Beginpoint Arrival Time} {1.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst} {v} {} {} {rst} {} {} {} {0.100} {32.404} {1.000} {4.512} {} {15} {(17.00, 0.00) } 
    NET {} {} {} {} {} {rst} {} {0.006} {0.000} {0.100} {32.404} {1.006} {4.518} {} {} {} 
    INST {id_to_wb1/id_and_ex1/id1/idex1/U3} {A} {v} {ZN} {^} {} {INV_X1} {0.423} {0.000} {0.343} {} {1.429} {4.940} {} {37} {(40.91, 35.95) (41.08, 35.57)} 
    NET {} {} {} {} {} {id_to_wb1/id_and_ex1/id1/idex1/n6} {} {0.002} {0.000} {0.343} {41.202} {1.430} {4.942} {} {} {} 
    INST {id_to_wb1/id_and_ex1/id1/idex1/U33} {A2} {^} {ZN} {^} {} {AND2_X1} {0.179} {0.000} {0.031} {} {1.609} {5.121} {} {1} {(39.01, 26.50) (39.37, 26.83)} 
    NET {} {} {} {} {} {id_to_wb1/id_and_ex1/id1/idex1/N20} {} {0.000} {0.000} {0.031} {1.458} {1.609} {5.121} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.002} {11.023} {0.000} {-3.512} {} {5} {(21.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.001} {0.000} {0.002} {11.023} {0.001} {-3.511} {} {} {} 
    INST {id_to_wb1/id_and_ex1/id1/CTS_ccl_a_buf_00022} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.166} {0.000} {0.115} {} {0.167} {-3.344} {} {35} {(37.87, 21.95) (38.23, 21.60)} 
    NET {} {} {} {} {} {id_to_wb1/id_and_ex1/id1/CTS_3} {} {0.002} {0.000} {0.115} {40.200} {0.170} {-3.342} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 92
PATH 93
  VIEW  analysis_slow
  CHECK_TYPE {Setup Check}
  REF {id_to_wb1/id_and_ex1/id1/idex1/read_data_2_idex_output_reg_2_} {CK}
  ENDPT {id_to_wb1/id_and_ex1/id1/idex1/read_data_2_idex_output_reg_2_} {D} {DFF_X1} {^} {leading} {clk} {clk(C)(P)(analysis_slow)*}
  BEGINPT {} {rst} {} {v} {leading} {clk} {clk(D)(P)(analysis_slow)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.172}
    {-} {Setup} {0.049}
    {+} {Phase Shift} {5.000}
    {+} {CPPR Adjustment} {0.000}
    {=} {Required Time} {5.123}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {1.611}
    {=} {Slack Time} {3.512}
  END_SLK_CLC
  SLK 3.512
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {1.000}
    {=} {Beginpoint Arrival Time} {1.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst} {v} {} {} {rst} {} {} {} {0.100} {32.404} {1.000} {4.512} {} {15} {(17.00, 0.00) } 
    NET {} {} {} {} {} {rst} {} {0.006} {0.000} {0.100} {32.404} {1.006} {4.518} {} {} {} 
    INST {id_to_wb1/id_and_ex1/id1/idex1/U3} {A} {v} {ZN} {^} {} {INV_X1} {0.423} {0.000} {0.343} {} {1.429} {4.940} {} {37} {(40.91, 35.95) (41.08, 35.57)} 
    NET {} {} {} {} {} {id_to_wb1/id_and_ex1/id1/idex1/n6} {} {0.002} {0.000} {0.343} {41.202} {1.430} {4.942} {} {} {} 
    INST {id_to_wb1/id_and_ex1/id1/idex1/U31} {A2} {^} {ZN} {^} {} {AND2_X1} {0.181} {0.000} {0.032} {} {1.611} {5.123} {} {1} {(33.57, 27.55) (33.21, 27.21)} 
    NET {} {} {} {} {} {id_to_wb1/id_and_ex1/id1/idex1/N18} {} {0.000} {0.000} {0.032} {1.599} {1.611} {5.123} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.002} {11.023} {0.000} {-3.512} {} {5} {(21.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.001} {0.000} {0.002} {11.023} {0.001} {-3.511} {} {} {} 
    INST {id_to_wb1/id_and_ex1/CTS_ccl_a_buf_00024} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.169} {0.000} {0.116} {} {0.170} {-3.342} {} {33} {(32.24, 20.89) (31.88, 21.24)} 
    NET {} {} {} {} {} {id_to_wb1/id_and_ex1/CTS_1} {} {0.002} {0.000} {0.116} {39.488} {0.172} {-3.340} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 93
PATH 94
  VIEW  analysis_slow
  CHECK_TYPE {Setup Check}
  REF {id_to_wb1/id_and_ex1/id1/idex1/instruction_idex_output_reg_3_} {CK}
  ENDPT {id_to_wb1/id_and_ex1/id1/idex1/instruction_idex_output_reg_3_} {D} {DFF_X1} {^} {leading} {clk} {clk(C)(P)(analysis_slow)*}
  BEGINPT {} {rst} {} {v} {leading} {clk} {clk(D)(P)(analysis_slow)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.170}
    {-} {Setup} {0.049}
    {+} {Phase Shift} {5.000}
    {+} {CPPR Adjustment} {0.000}
    {=} {Required Time} {5.122}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {1.609}
    {=} {Slack Time} {3.512}
  END_SLK_CLC
  SLK 3.512
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {1.000}
    {=} {Beginpoint Arrival Time} {1.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst} {v} {} {} {rst} {} {} {} {0.100} {32.404} {1.000} {4.512} {} {15} {(17.00, 0.00) } 
    NET {} {} {} {} {} {rst} {} {0.006} {0.000} {0.100} {32.404} {1.006} {4.518} {} {} {} 
    INST {id_to_wb1/id_and_ex1/id1/idex1/U3} {A} {v} {ZN} {^} {} {INV_X1} {0.423} {0.000} {0.343} {} {1.429} {4.941} {} {37} {(40.91, 35.95) (41.08, 35.57)} 
    NET {} {} {} {} {} {id_to_wb1/id_and_ex1/id1/idex1/n6} {} {0.002} {0.000} {0.343} {41.202} {1.430} {4.943} {} {} {} 
    INST {id_to_wb1/id_and_ex1/id1/idex1/U44} {A2} {^} {ZN} {^} {} {AND2_X1} {0.179} {0.000} {0.031} {} {1.609} {5.121} {} {1} {(50.79, 29.30) (51.15, 29.63)} 
    NET {} {} {} {} {} {id_to_wb1/id_and_ex1/id1/idex1/N27} {} {0.000} {0.000} {0.031} {1.439} {1.609} {5.122} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.002} {11.023} {0.000} {-3.512} {} {5} {(21.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.001} {0.000} {0.002} {11.023} {0.001} {-3.512} {} {} {} 
    INST {id_to_wb1/id_and_ex1/id1/CTS_ccl_a_buf_00022} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.166} {0.000} {0.115} {} {0.167} {-3.345} {} {35} {(37.87, 21.95) (38.23, 21.60)} 
    NET {} {} {} {} {} {id_to_wb1/id_and_ex1/id1/CTS_3} {} {0.003} {0.000} {0.115} {40.200} {0.170} {-3.342} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 94
PATH 95
  VIEW  analysis_slow
  CHECK_TYPE {Setup Check}
  REF {id_to_wb1/id_and_ex1/id1/idex1/instruction_idex_output_reg_4_} {CK}
  ENDPT {id_to_wb1/id_and_ex1/id1/idex1/instruction_idex_output_reg_4_} {D} {DFF_X1} {^} {leading} {clk} {clk(C)(P)(analysis_slow)*}
  BEGINPT {} {rst} {} {v} {leading} {clk} {clk(D)(P)(analysis_slow)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.170}
    {-} {Setup} {0.048}
    {+} {Phase Shift} {5.000}
    {+} {CPPR Adjustment} {0.000}
    {=} {Required Time} {5.122}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {1.609}
    {=} {Slack Time} {3.513}
  END_SLK_CLC
  SLK 3.513
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {1.000}
    {=} {Beginpoint Arrival Time} {1.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst} {v} {} {} {rst} {} {} {} {0.100} {32.404} {1.000} {4.513} {} {15} {(17.00, 0.00) } 
    NET {} {} {} {} {} {rst} {} {0.006} {0.000} {0.100} {32.404} {1.006} {4.519} {} {} {} 
    INST {id_to_wb1/id_and_ex1/id1/idex1/U3} {A} {v} {ZN} {^} {} {INV_X1} {0.423} {0.000} {0.343} {} {1.429} {4.941} {} {37} {(40.91, 35.95) (41.08, 35.57)} 
    NET {} {} {} {} {} {id_to_wb1/id_and_ex1/id1/idex1/n6} {} {0.002} {0.000} {0.343} {41.202} {1.430} {4.943} {} {} {} 
    INST {id_to_wb1/id_and_ex1/id1/idex1/U45} {A2} {^} {ZN} {^} {} {AND2_X1} {0.179} {0.000} {0.031} {} {1.609} {5.121} {} {1} {(50.79, 24.75) (51.15, 24.41)} 
    NET {} {} {} {} {} {id_to_wb1/id_and_ex1/id1/idex1/N28} {} {0.000} {0.000} {0.031} {1.412} {1.609} {5.122} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.002} {11.023} {0.000} {-3.513} {} {5} {(21.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.001} {0.000} {0.002} {11.023} {0.001} {-3.512} {} {} {} 
    INST {id_to_wb1/id_and_ex1/id1/CTS_ccl_a_buf_00022} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.166} {0.000} {0.115} {} {0.167} {-3.345} {} {35} {(37.87, 21.95) (38.23, 21.60)} 
    NET {} {} {} {} {} {id_to_wb1/id_and_ex1/id1/CTS_3} {} {0.003} {0.000} {0.115} {40.200} {0.170} {-3.343} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 95
PATH 96
  VIEW  analysis_slow
  CHECK_TYPE {Setup Check}
  REF {id_to_wb1/id_and_ex1/id1/idex1/instruction_idex_output_reg_1_} {CK}
  ENDPT {id_to_wb1/id_and_ex1/id1/idex1/instruction_idex_output_reg_1_} {D} {DFF_X1} {^} {leading} {clk} {clk(C)(P)(analysis_slow)*}
  BEGINPT {} {rst} {} {v} {leading} {clk} {clk(D)(P)(analysis_slow)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.170}
    {-} {Setup} {0.048}
    {+} {Phase Shift} {5.000}
    {+} {CPPR Adjustment} {0.000}
    {=} {Required Time} {5.122}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {1.609}
    {=} {Slack Time} {3.513}
  END_SLK_CLC
  SLK 3.513
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {1.000}
    {=} {Beginpoint Arrival Time} {1.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst} {v} {} {} {rst} {} {} {} {0.100} {32.404} {1.000} {4.513} {} {15} {(17.00, 0.00) } 
    NET {} {} {} {} {} {rst} {} {0.006} {0.000} {0.100} {32.404} {1.006} {4.519} {} {} {} 
    INST {id_to_wb1/id_and_ex1/id1/idex1/U3} {A} {v} {ZN} {^} {} {INV_X1} {0.423} {0.000} {0.343} {} {1.429} {4.941} {} {37} {(40.91, 35.95) (41.08, 35.57)} 
    NET {} {} {} {} {} {id_to_wb1/id_and_ex1/id1/idex1/n6} {} {0.002} {0.000} {0.343} {41.202} {1.430} {4.943} {} {} {} 
    INST {id_to_wb1/id_and_ex1/id1/idex1/U42} {A2} {^} {ZN} {^} {} {AND2_X1} {0.178} {0.000} {0.031} {} {1.609} {5.121} {} {1} {(50.79, 26.50) (51.15, 26.83)} 
    NET {} {} {} {} {} {id_to_wb1/id_and_ex1/id1/idex1/N25} {} {0.000} {0.000} {0.031} {1.401} {1.609} {5.122} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.002} {11.023} {0.000} {-3.513} {} {5} {(21.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.001} {0.000} {0.002} {11.023} {0.001} {-3.512} {} {} {} 
    INST {id_to_wb1/id_and_ex1/id1/CTS_ccl_a_buf_00022} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.166} {0.000} {0.115} {} {0.167} {-3.346} {} {35} {(37.87, 21.95) (38.23, 21.60)} 
    NET {} {} {} {} {} {id_to_wb1/id_and_ex1/id1/CTS_3} {} {0.003} {0.000} {0.115} {40.200} {0.170} {-3.343} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 96
PATH 97
  VIEW  analysis_slow
  CHECK_TYPE {Setup Check}
  REF {id_to_wb1/id_and_ex1/id1/idex1/instruction_idex_output_reg_12_} {CK}
  ENDPT {id_to_wb1/id_and_ex1/id1/idex1/instruction_idex_output_reg_12_} {D} {DFF_X1} {^} {leading} {clk} {clk(C)(P)(analysis_slow)*}
  BEGINPT {} {rst} {} {v} {leading} {clk} {clk(D)(P)(analysis_slow)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.170}
    {-} {Setup} {0.049}
    {+} {Phase Shift} {5.000}
    {+} {CPPR Adjustment} {0.000}
    {=} {Required Time} {5.121}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {1.609}
    {=} {Slack Time} {3.513}
  END_SLK_CLC
  SLK 3.513
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {1.000}
    {=} {Beginpoint Arrival Time} {1.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst} {v} {} {} {rst} {} {} {} {0.100} {32.404} {1.000} {4.513} {} {15} {(17.00, 0.00) } 
    NET {} {} {} {} {} {rst} {} {0.006} {0.000} {0.100} {32.404} {1.006} {4.519} {} {} {} 
    INST {id_to_wb1/id_and_ex1/id1/idex1/U3} {A} {v} {ZN} {^} {} {INV_X1} {0.423} {0.000} {0.343} {} {1.429} {4.941} {} {37} {(40.91, 35.95) (41.08, 35.57)} 
    NET {} {} {} {} {} {id_to_wb1/id_and_ex1/id1/idex1/n6} {} {0.001} {0.000} {0.343} {41.202} {1.430} {4.943} {} {} {} 
    INST {id_to_wb1/id_and_ex1/id1/idex1/U17} {A2} {^} {ZN} {^} {} {AND2_X1} {0.179} {0.000} {0.031} {} {1.609} {5.121} {} {1} {(48.01, 38.74) (47.65, 38.41)} 
    NET {} {} {} {} {} {id_to_wb1/id_and_ex1/id1/idex1/N36} {} {0.000} {0.000} {0.031} {1.439} {1.609} {5.121} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.002} {11.023} {0.000} {-3.513} {} {5} {(21.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.001} {0.000} {0.002} {11.023} {0.001} {-3.512} {} {} {} 
    INST {id_to_wb1/id_and_ex1/id1/CTS_ccl_a_buf_00022} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.166} {0.000} {0.115} {} {0.167} {-3.346} {} {35} {(37.87, 21.95) (38.23, 21.60)} 
    NET {} {} {} {} {} {id_to_wb1/id_and_ex1/id1/CTS_3} {} {0.003} {0.000} {0.115} {40.200} {0.170} {-3.343} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 97
PATH 98
  VIEW  analysis_slow
  CHECK_TYPE {Setup Check}
  REF {id_to_wb1/id_and_ex1/id1/idex1/read_data_2_idex_output_reg_7_} {CK}
  ENDPT {id_to_wb1/id_and_ex1/id1/idex1/read_data_2_idex_output_reg_7_} {D} {DFF_X1} {^} {leading} {clk} {clk(C)(P)(analysis_slow)*}
  BEGINPT {} {rst} {} {v} {leading} {clk} {clk(D)(P)(analysis_slow)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.169}
    {-} {Setup} {0.048}
    {+} {Phase Shift} {5.000}
    {+} {CPPR Adjustment} {0.000}
    {=} {Required Time} {5.121}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {1.608}
    {=} {Slack Time} {3.513}
  END_SLK_CLC
  SLK 3.513
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {1.000}
    {=} {Beginpoint Arrival Time} {1.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst} {v} {} {} {rst} {} {} {} {0.100} {32.404} {1.000} {4.513} {} {15} {(17.00, 0.00) } 
    NET {} {} {} {} {} {rst} {} {0.006} {0.000} {0.100} {32.404} {1.006} {4.519} {} {} {} 
    INST {id_to_wb1/id_and_ex1/id1/idex1/U3} {A} {v} {ZN} {^} {} {INV_X1} {0.423} {0.000} {0.343} {} {1.429} {4.941} {} {37} {(40.91, 35.95) (41.08, 35.57)} 
    NET {} {} {} {} {} {id_to_wb1/id_and_ex1/id1/idex1/n6} {} {0.002} {0.000} {0.343} {41.202} {1.430} {4.943} {} {} {} 
    INST {id_to_wb1/id_and_ex1/id1/idex1/U36} {A2} {^} {ZN} {^} {} {AND2_X1} {0.178} {0.000} {0.031} {} {1.608} {5.121} {} {1} {(41.93, 26.50) (41.57, 26.83)} 
    NET {} {} {} {} {} {id_to_wb1/id_and_ex1/id1/idex1/N23} {} {0.000} {0.000} {0.031} {1.377} {1.608} {5.121} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.002} {11.023} {0.000} {-3.513} {} {5} {(21.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.001} {0.000} {0.002} {11.023} {0.001} {-3.512} {} {} {} 
    INST {id_to_wb1/id_and_ex1/id1/CTS_ccl_a_buf_00022} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.166} {0.000} {0.115} {} {0.167} {-3.346} {} {35} {(37.87, 21.95) (38.23, 21.60)} 
    NET {} {} {} {} {} {id_to_wb1/id_and_ex1/id1/CTS_3} {} {0.002} {0.000} {0.115} {40.200} {0.169} {-3.343} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 98
PATH 99
  VIEW  analysis_slow
  CHECK_TYPE {Setup Check}
  REF {id_to_wb1/id_and_ex1/id1/idex1/read_data_2_idex_output_reg_0_} {CK}
  ENDPT {id_to_wb1/id_and_ex1/id1/idex1/read_data_2_idex_output_reg_0_} {D} {DFF_X1} {^} {leading} {clk} {clk(C)(P)(analysis_slow)*}
  BEGINPT {} {rst} {} {v} {leading} {clk} {clk(D)(P)(analysis_slow)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.170}
    {-} {Setup} {0.048}
    {+} {Phase Shift} {5.000}
    {+} {CPPR Adjustment} {0.000}
    {=} {Required Time} {5.121}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {1.609}
    {=} {Slack Time} {3.513}
  END_SLK_CLC
  SLK 3.513
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {1.000}
    {=} {Beginpoint Arrival Time} {1.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst} {v} {} {} {rst} {} {} {} {0.100} {32.404} {1.000} {4.513} {} {15} {(17.00, 0.00) } 
    NET {} {} {} {} {} {rst} {} {0.006} {0.000} {0.100} {32.404} {1.006} {4.519} {} {} {} 
    INST {id_to_wb1/id_and_ex1/id1/idex1/U3} {A} {v} {ZN} {^} {} {INV_X1} {0.423} {0.000} {0.343} {} {1.429} {4.942} {} {37} {(40.91, 35.95) (41.08, 35.57)} 
    NET {} {} {} {} {} {id_to_wb1/id_and_ex1/id1/idex1/n6} {} {0.002} {0.000} {0.343} {41.202} {1.430} {4.943} {} {} {} 
    INST {id_to_wb1/id_and_ex1/id1/idex1/U29} {A2} {^} {ZN} {^} {} {AND2_X1} {0.178} {0.000} {0.031} {} {1.608} {5.121} {} {1} {(43.95, 26.50) (44.31, 26.83)} 
    NET {} {} {} {} {} {id_to_wb1/id_and_ex1/id1/idex1/N16} {} {0.000} {0.000} {0.031} {1.384} {1.609} {5.121} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.002} {11.023} {0.000} {-3.513} {} {5} {(21.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.001} {0.000} {0.002} {11.023} {0.001} {-3.512} {} {} {} 
    INST {id_to_wb1/id_and_ex1/id1/CTS_ccl_a_buf_00022} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.166} {0.000} {0.115} {} {0.167} {-3.346} {} {35} {(37.87, 21.95) (38.23, 21.60)} 
    NET {} {} {} {} {} {id_to_wb1/id_and_ex1/id1/CTS_3} {} {0.003} {0.000} {0.115} {40.200} {0.170} {-3.343} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 99
PATH 100
  VIEW  analysis_slow
  CHECK_TYPE {Setup Check}
  REF {id_to_wb1/id_and_ex1/id1/idex1/instruction_idex_output_reg_8_} {CK}
  ENDPT {id_to_wb1/id_and_ex1/id1/idex1/instruction_idex_output_reg_8_} {D} {DFF_X1} {^} {leading} {clk} {clk(C)(P)(analysis_slow)*}
  BEGINPT {} {rst} {} {v} {leading} {clk} {clk(D)(P)(analysis_slow)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.172}
    {-} {Setup} {0.049}
    {+} {Phase Shift} {5.000}
    {+} {CPPR Adjustment} {0.000}
    {=} {Required Time} {5.124}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {1.611}
    {=} {Slack Time} {3.513}
  END_SLK_CLC
  SLK 3.513
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {1.000}
    {=} {Beginpoint Arrival Time} {1.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst} {v} {} {} {rst} {} {} {} {0.100} {32.404} {1.000} {4.513} {} {15} {(17.00, 0.00) } 
    NET {} {} {} {} {} {rst} {} {0.006} {0.000} {0.100} {32.404} {1.006} {4.519} {} {} {} 
    INST {id_to_wb1/id_and_ex1/id1/idex1/U3} {A} {v} {ZN} {^} {} {INV_X1} {0.423} {0.000} {0.343} {} {1.429} {4.942} {} {37} {(40.91, 35.95) (41.08, 35.57)} 
    NET {} {} {} {} {} {id_to_wb1/id_and_ex1/id1/idex1/n6} {} {0.002} {0.000} {0.343} {41.202} {1.431} {4.944} {} {} {} 
    INST {id_to_wb1/id_and_ex1/id1/idex1/U12} {A2} {^} {ZN} {^} {} {AND2_X1} {0.180} {0.000} {0.032} {} {1.610} {5.123} {} {1} {(25.59, 30.34) (25.23, 30.01)} 
    NET {} {} {} {} {} {id_to_wb1/id_and_ex1/id1/idex1/N32} {} {0.000} {0.000} {0.032} {1.534} {1.611} {5.124} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.002} {11.023} {0.000} {-3.513} {} {5} {(21.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.002} {11.023} {0.000} {-3.513} {} {} {} 
    INST {id_to_wb1/CTS_ccl_a_buf_00018} {A} {^} {Z} {^} {} {CLKBUF_X3} {0.170} {0.000} {0.117} {} {0.171} {-3.342} {} {35} {(21.22, 26.50) (20.86, 26.84)} 
    NET {} {} {} {} {} {id_to_wb1/CTS_1} {} {0.002} {0.000} {0.117} {39.731} {0.172} {-3.341} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 100

