Received: from list by lists.gnu.org with archive (Exim 4.90_1)
	id 1k3dS2-0002y6-Dq
	for mharc-qemu-riscv@gnu.org; Thu, 06 Aug 2020 06:48:46 -0400
Received: from eggs.gnu.org ([2001:470:142:3::10]:40964)
 by lists.gnu.org with esmtps (TLS1.2:ECDHE_RSA_AES_256_GCM_SHA384:256)
 (Exim 4.90_1) (envelope-from <frank.chang@sifive.com>)
 id 1k3dS0-0002sG-2N
 for qemu-riscv@nongnu.org; Thu, 06 Aug 2020 06:48:44 -0400
Received: from mail-pj1-x1035.google.com ([2607:f8b0:4864:20::1035]:51835)
 by eggs.gnu.org with esmtps (TLS1.2:ECDHE_RSA_AES_128_GCM_SHA256:128)
 (Exim 4.90_1) (envelope-from <frank.chang@sifive.com>)
 id 1k3dRx-0007ti-G8
 for qemu-riscv@nongnu.org; Thu, 06 Aug 2020 06:48:43 -0400
Received: by mail-pj1-x1035.google.com with SMTP id c6so6461831pje.1
 for <qemu-riscv@nongnu.org>; Thu, 06 Aug 2020 03:48:40 -0700 (PDT)
DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=sifive.com; s=google;
 h=from:to:cc:subject:date:message-id:in-reply-to:references;
 bh=niwd/9paMqIL8hcplotNtS4oZD1k6w/rLSwgSJcTeiU=;
 b=mqYiPR/g1u8+p3+PiR+UgHWxHka6vveg8cWFqizIVPXw4tnHUtVemTy3sv+na1twsY
 R9R7ilV/rpRxX+K+W4ujAE2HMz55FvpHnFxOPJgvCJZkBViFj6c9+Fwo82N738cBHRUR
 ++MpyCSM2BdTo5Bj3oP74LTJORq6cIzcLWxAVZ2WGaiTr/im90hper9EqZYKRMJ6Cq77
 ITCTWZXwWxLOypRD6mEMZi7h6F3NvpX1c94DcN+YAqAoKzcQYBOXDhBv4veg84YCm5Wl
 4sJI7LUEIDFxlZHV4gLD5O1Xi7qXXRmSlECFkmfMwtsrDItZYntobuTxsjE4ya2kl2lU
 3SvA==
X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed;
 d=1e100.net; s=20161025;
 h=x-gm-message-state:from:to:cc:subject:date:message-id:in-reply-to
 :references;
 bh=niwd/9paMqIL8hcplotNtS4oZD1k6w/rLSwgSJcTeiU=;
 b=qKB29IC2THAbfdlXsfYp9d0/pUiw9uKD3Tk//nlnoCkwrFECNk0XmH3GPoIvAWdsaG
 8b87pMZbsEh4RuHZ/utH8/KuPuL5FWd1fDtXb+5/fNw4faeKQLqNLiojYhZnd+eEzm1j
 8nbvsl2D50qHbhM5Bec+ZntD8YeePRr/zITPglj3BMVs6nFHF2zHO1F6pCSvqeBqlbDH
 r/bBu7CMUu+twqkji81g95AmMeyUO9JVZsmfwI5wvVI/KwHcY0CXdRL2DNGQfBgcQ1P8
 rFgKAw/crkoFCiY/UOODIhDcuiHgTBLivo6SGxRPLtnZNB49Prpep8RUChsZb/XsyRqh
 Q18g==
X-Gm-Message-State: AOAM533JIytuxRGc3Wobk2eKD4IjA9ND7tyBCT4YmlGOKwbQ7fpWPNIM
 pvgZSFd7greMWoc2K4yo4mlIKQ==
X-Google-Smtp-Source: ABdhPJyRJQNqWr8Y4a81R+/cko/P8xezvuqr6h8pNUfA2gV3qvsGGaER1UY9hJ0+mYMA8Xi4g+pwfQ==
X-Received: by 2002:a17:90b:4d0f:: with SMTP id
 mw15mr7591466pjb.174.1596710920158; 
 Thu, 06 Aug 2020 03:48:40 -0700 (PDT)
Received: from frankchang-ThinkPad-T490.internal.sifive.com
 (114-34-229-221.HINET-IP.hinet.net. [114.34.229.221])
 by smtp.gmail.com with ESMTPSA id f18sm6567309pgv.84.2020.08.06.03.48.38
 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256);
 Thu, 06 Aug 2020 03:48:39 -0700 (PDT)
From: frank.chang@sifive.com
To: qemu-devel@nongnu.org,
	qemu-riscv@nongnu.org
Cc: Frank Chang <frank.chang@sifive.com>, Palmer Dabbelt <palmer@dabbelt.com>,
 Alistair Francis <Alistair.Francis@wdc.com>,
 Sagar Karandikar <sagark@eecs.berkeley.edu>,
 Bastian Koppelmann <kbastian@mail.uni-paderborn.de>
Subject: [RFC v3 32/71] target/riscv: rvv-1.0: set-X-first mask bit
 instructions
Date: Thu,  6 Aug 2020 18:46:29 +0800
Message-Id: <20200806104709.13235-33-frank.chang@sifive.com>
X-Mailer: git-send-email 2.17.1
In-Reply-To: <20200806104709.13235-1-frank.chang@sifive.com>
References: <20200806104709.13235-1-frank.chang@sifive.com>
Received-SPF: pass client-ip=2607:f8b0:4864:20::1035;
 envelope-from=frank.chang@sifive.com; helo=mail-pj1-x1035.google.com
X-detected-operating-system: by eggs.gnu.org: No matching host in p0f cache.
 That's all we know.
X-Spam_score_int: -20
X-Spam_score: -2.1
X-Spam_bar: --
X-Spam_report: (-2.1 / 5.0 requ) BAYES_00=-1.9, DKIM_SIGNED=0.1,
 DKIM_VALID=-0.1, DKIM_VALID_AU=-0.1, DKIM_VALID_EF=-0.1,
 RCVD_IN_DNSWL_NONE=-0.0001, SPF_HELO_NONE=0.001, SPF_PASS=-0.001,
 URIBL_BLOCKED=0.001 autolearn=unavailable autolearn_force=no
X-Spam_action: no action
X-BeenThere: qemu-riscv@nongnu.org
X-Mailman-Version: 2.1.23
Precedence: list
List-Id: <qemu-riscv.nongnu.org>
List-Unsubscribe: <https://lists.nongnu.org/mailman/options/qemu-riscv>,
 <mailto:qemu-riscv-request@nongnu.org?subject=unsubscribe>
List-Archive: <https://lists.nongnu.org/archive/html/qemu-riscv>
List-Post: <mailto:qemu-riscv@nongnu.org>
List-Help: <mailto:qemu-riscv-request@nongnu.org?subject=help>
List-Subscribe: <https://lists.nongnu.org/mailman/listinfo/qemu-riscv>,
 <mailto:qemu-riscv-request@nongnu.org?subject=subscribe>
X-List-Received-Date: Thu, 06 Aug 2020 10:48:44 -0000

From: Frank Chang <frank.chang@sifive.com>

Signed-off-by: Frank Chang <frank.chang@sifive.com>
Reviewed-by: Richard Henderson <richard.henderson@linaro.org>
---
 target/riscv/insn32.decode              | 6 +++---
 target/riscv/insn_trans/trans_rvv.inc.c | 5 ++++-
 target/riscv/vector_helper.c            | 4 ----
 3 files changed, 7 insertions(+), 8 deletions(-)

diff --git a/target/riscv/insn32.decode b/target/riscv/insn32.decode
index d72120cfd85..0992d6ac86d 100644
--- a/target/riscv/insn32.decode
+++ b/target/riscv/insn32.decode
@@ -593,9 +593,9 @@ vmornot_mm      011100 - ..... ..... 010 ..... 1010111 @r
 vmxnor_mm       011111 - ..... ..... 010 ..... 1010111 @r
 vpopc_m         010000 . ..... 10000 010 ..... 1010111 @r2_vm
 vfirst_m        010000 . ..... 10001 010 ..... 1010111 @r2_vm
-vmsbf_m         010110 . ..... 00001 010 ..... 1010111 @r2_vm
-vmsif_m         010110 . ..... 00011 010 ..... 1010111 @r2_vm
-vmsof_m         010110 . ..... 00010 010 ..... 1010111 @r2_vm
+vmsbf_m         010100 . ..... 00001 010 ..... 1010111 @r2_vm
+vmsif_m         010100 . ..... 00011 010 ..... 1010111 @r2_vm
+vmsof_m         010100 . ..... 00010 010 ..... 1010111 @r2_vm
 viota_m         010110 . ..... 10000 010 ..... 1010111 @r2_vm
 vid_v           010110 . 00000 10001 010 ..... 1010111 @r1_vm
 vext_x_v        001100 1 ..... ..... 010 ..... 1010111 @r
diff --git a/target/riscv/insn_trans/trans_rvv.inc.c b/target/riscv/insn_trans/trans_rvv.inc.c
index 3b781252df0..62c6b469364 100644
--- a/target/riscv/insn_trans/trans_rvv.inc.c
+++ b/target/riscv/insn_trans/trans_rvv.inc.c
@@ -2955,7 +2955,10 @@ static bool trans_vfirst_m(DisasContext *s, arg_rmr *a)
 #define GEN_M_TRANS(NAME)                                          \
 static bool trans_##NAME(DisasContext *s, arg_rmr *a)              \
 {                                                                  \
-    if (vext_check_isa_ill(s)) {                                   \
+    if (require_rvv(s) &&                                          \
+        vext_check_isa_ill(s) &&                                   \
+        require_vm(a->vm, a->rd) &&                                \
+        (a->rd != a->rs2)) {                                       \
         uint32_t data = 0;                                         \
         gen_helper_gvec_3_ptr *fn = gen_helper_##NAME;             \
         TCGLabel *over = gen_new_label();                          \
diff --git a/target/riscv/vector_helper.c b/target/riscv/vector_helper.c
index 52902b680d7..13ce6f33a9e 100644
--- a/target/riscv/vector_helper.c
+++ b/target/riscv/vector_helper.c
@@ -4511,7 +4511,6 @@ enum set_mask_type {
 static void vmsetm(void *vd, void *v0, void *vs2, CPURISCVState *env,
                    uint32_t desc, enum set_mask_type type)
 {
-    uint32_t vlmax = env_archcpu(env)->cfg.vlen;
     uint32_t vm = vext_vm(desc);
     uint32_t vl = env->vl;
     int i;
@@ -4541,9 +4540,6 @@ static void vmsetm(void *vd, void *v0, void *vs2, CPURISCVState *env,
             }
         }
     }
-    for (; i < vlmax; i++) {
-        vext_set_elem_mask(vd, i, 0);
-    }
 }
 
 void HELPER(vmsbf_m)(void *vd, void *v0, void *vs2, CPURISCVState *env,
-- 
2.17.1


