# do Lab5_run_msim_gate_vhdl.do 
# if {[file exists gate_work]} {
# 	vdel -lib gate_work -all
# }
# vlib gate_work
# vmap work gate_work
# Copying /home/david/External/altera/13.0sp1/modelsim_ase/linuxaloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# ** Warning: Copied /home/david/External/altera/13.0sp1/modelsim_ase/linuxaloem/../modelsim.ini to modelsim.ini.
#          Updated modelsim.ini.
# 
# vcom -93 -work work {Lab5.vho}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package VITAL_Timing
# -- Loading package VITAL_Primitives
# -- Loading package cycloneii_atom_pack
# -- Loading package cycloneii_components
# -- Compiling entity ALU
# -- Compiling architecture structure of ALU
# 
vsim -voptargs=+acc work.alu
# vsim -voptargs=+acc work.alu 
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.vital_timing(body)
# Loading ieee.vital_primitives(body)
# Loading cycloneii.cycloneii_atom_pack(body)
# Loading cycloneii.cycloneii_components
# Loading work.alu(structure)
# Loading cycloneii.cycloneii_lcell_comb(vital_lcell_comb)
# Loading ieee.std_logic_arith(body)
# Loading cycloneii.cycloneii_io(structure)
# Loading cycloneii.cycloneii_mux21(altvital)
# Loading cycloneii.cycloneii_dffe(behave)
# Loading cycloneii.cycloneii_asynch_io(behave)
do ../../TestBenchCreator/testALU.do
vim testALU.do
# [0m[H[2J[24;1H"testALU.do" [New File][1;1H  1 [0m                                                                            [2;1H~
# ~
# ~
# ~
# ~
# ~
# ~
# ~
# ~
# ~
# ~
# ~
# ~
# ~
# ~
# ~
# ~
# ~
# ~
# ~
# ~
# ~[0m[24;60H:b1[stata] 0,0-1 All[1;5H[24;1HVim: Error reading input, exiting...
# Vim: Finished.
# [24;1H
# Vim: Warning: Output is not to a terminal
# Vim: Warning: Input is not from a terminal
# 
# E558: Terminal entry not found in terminfo
# '$TERM' not known. Available builtin terminals are:
#     builtin_amiga
#     builtin_beos-ansi
#     builtin_ansi
#     builtin_pcansi
#     builtin_win32
#     builtin_vt320
#     builtin_vt52
#     builtin_xterm
#     builtin_iris-ansi
#     builtin_debug
#     builtin_dumb
# defaulting to 'ansi'
:q
# invalid command name ":q"
quit -sim
vsim -voptargs=+acc work.alu
# vsim -voptargs=+acc work.alu 
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.vital_timing(body)
# Loading ieee.vital_primitives(body)
# Loading cycloneii.cycloneii_atom_pack(body)
# Loading cycloneii.cycloneii_components
# Loading work.alu(structure)
# Loading cycloneii.cycloneii_lcell_comb(vital_lcell_comb)
# Loading ieee.std_logic_arith(body)
# Loading cycloneii.cycloneii_io(structure)
# Loading cycloneii.cycloneii_mux21(altvital)
# Loading cycloneii.cycloneii_dffe(behave)
# Loading cycloneii.cycloneii_asynch_io(behave)
pwd
# /home/david/External/Documents/Courses/LAST-ONE-BITCHES/CpE311/Labs/Lab 5/simulation/modelsim
