#-----------------------------------------------------------
# Vivado v2022.1 (64-bit)
# SW Build 3526262 on Mon Apr 18 15:48:16 MDT 2022
# IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022
# Start of session at: Tue Oct 11 22:29:00 2022
# Process ID: 4396
# Current directory: D:/Courses/AAHLS_lab/labA/ug871-design-files/Design_Optimization/lab2/matrixmul_prj/solution1/sim/verilog
# Command line: vivado.exe -source open_wave.tcl
# Log file: D:/Courses/AAHLS_lab/labA/ug871-design-files/Design_Optimization/lab2/matrixmul_prj/solution1/sim/verilog/vivado.log
# Journal file: D:/Courses/AAHLS_lab/labA/ug871-design-files/Design_Optimization/lab2/matrixmul_prj/solution1/sim/verilog\vivado.jou
# Running On: DESKTOP-V5N9CDE, OS: Windows, CPU Frequency: 3408 MHz, CPU Physical cores: 4, Host memory: 17088 MB
#-----------------------------------------------------------
start_gui
ssource open_wave.tcl
# current_filesetWWARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at D:/Courses/AAHLS/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.0 available at D:/Courses/AAHLS/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at D:/Courses/AAHLS/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at D:/Courses/AAHLS/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at D:/Courses/AAHLS/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at D:/Courses/AAHLS/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not availableIINFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specifiedIINFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Courses/AAHLS/Vivado/2022.1/data/ip'.current_fileset: Time (s): cpu = 00:00:19 ; elapsed = 00:00:14 . Memory (MB): peak = 1385.844 ; gain = 162.820
## open_wave_database matrixmul.wdbINFO: [Wavedata 42-564]   Found protocol instance at /apatb_matrixmul_top/AESL_inst_matrixmul/AESL_inst_matrixmul_activity
oopen_wave_config D:/Courses/AAHLS_lab/labA/ug871-design-files/Design_Optimization/lab2/matrixmul_prj/solution1/sim/verilog/matrixmul.wcfgclose_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Tue Oct 11 22:37:40 2022...
