0.6
2018.1
Apr  4 2018
19:30:32
C:/Users/vcvin/Documents/MotherboardSampleProject/MotherboardSampleProject.sim/sim_1/behav/xsim/glbl.v,1522801934,verilog,,,,glbl,,,,,,,,
C:/Users/vcvin/Documents/MotherboardSampleProject/MotherboardSampleProject.srcs/sim_1/new/tb_Motherboard.v,1528965888,verilog,,,,tb_Motherboard,,,,,,,,
C:/Users/vcvin/Documents/MotherboardSampleProject/MotherboardSampleProject.srcs/sources_1/new/GlueLogic.v,1528946926,verilog,,C:/Users/vcvin/Documents/MotherboardSampleProject/MotherboardSampleProject.srcs/sources_1/new/MIPS.v,,AND;COUNTER;DECODER;DFLIPFLOP;DLATCH;ENCODER;MUX;NAND;NOR;NOT;OR;RSLATCH;Syncronizer;TRIBUFFER;TRIDLATCH;XNOR;XOR,,,,,,,,
C:/Users/vcvin/Documents/MotherboardSampleProject/MotherboardSampleProject.srcs/sources_1/new/MIPS.v,1528947876,verilog,,C:/Users/vcvin/Documents/MotherboardSampleProject/MotherboardSampleProject.srcs/sources_1/new/Memory.v,,ADDER;ALU;DIV;IMMEDIATE_TO_ALU_CONVERTER;MIPS;MULT;PROCESSOR_DECODER;REGFILE;SHIFT_LEFT;SHIFT_RIGHT;VALUE_EXTEND,,,,,,,,
C:/Users/vcvin/Documents/MotherboardSampleProject/MotherboardSampleProject.srcs/sources_1/new/Memory.v,1528964072,verilog,,C:/Users/vcvin/Documents/MotherboardSampleProject/MotherboardSampleProject.srcs/sources_1/new/Motherboard.v,,FIFO;RAM;REGISTER;ROM;SHIFTREGISTER;STACK,,,,,,,,
C:/Users/vcvin/Documents/MotherboardSampleProject/MotherboardSampleProject.srcs/sources_1/new/Motherboard.v,1528960772,verilog,,C:/Users/vcvin/Documents/MotherboardSampleProject/MotherboardSampleProject.srcs/sim_1/new/tb_Motherboard.v,,CLOCK_GENERATOR;Motherboard,,,,,,,,
