Design Rule Check Report
------------------------

Report Written:     Monday, July 24, 2017
Project Path:       C:\users\bryanmtdt\My Documents\git\Medigray\PCB_adaptador_sensor\Adaptador_Sensor.prj
Design Path:        C:\users\bryanmtdt\My Documents\git\Medigray\PCB_adaptador_sensor\Adaptador_Sensor.pcb
Design Title:       
Created:            24/07/2017 11:08:25 a.m.
Last Saved:         24/07/2017 02:39:09 p.m.
Editing Time:       210 min
Units:              mm (precision 3)


Results
=======

Track to Pad Error (T-P) between (464.247 478.086) and (464.185 478.790) on Layer "Top Copper".
    Error between Component Pad CONN1.2 (Net 'VDD') and Track (Net 'SCK'), Gap is 0.207 needs to be 0.254.
Track to Pad Error (T-P) between (467.933 479.494) and (467.995 478.790) on Layer "Top Copper".
    Error between Component Pad CONN1.4 (Net 'GND') and Track (Net 'DATA'), Gap is 0.207 needs to be 0.254.

Number of errors found : 2


Settings
========


Spacings

=========

Tracks        Yes
Pads and Vias Yes
Shapes        Yes
Text          Yes
Board         Yes
Drills        Yes
Components    No


Manufacturing

==============

Drill Breakout                  No
Drill Backoff                   No
Silkscreen Overlap              No
Copper Text In Board            No
Min Track Width                 No
Min Annular Ring                No
Min Paste Size                  No
Vias In Pads                    No
Unplated Vias                   No
Unplated Pads With Inner Tracks No


Nets

=====

Net Completion               Yes
Dangling Tracks              Yes
Net Track Length Differences No



End Of Report.
