

================================================================
== Vivado HLS Report for 'atsc_depad_impl'
================================================================
* Date:           Sun Jun 25 00:38:09 2017

* Version:        2015.4 (Build 1412921 on Wed Nov 18 09:58:55 AM 2015)
* Project:        atsc_depad
* Solution:       solution1
* Product family: kintex7
* Target device:  xc7k410tffg900-2


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   4.67|      1.93|        0.58|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |   70|   70|   71|   71|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |          |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name| min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1  |   47|   47|         3|          1|          1|    46|    yes   |
        |- Loop 2  |   17|   17|         1|          1|          1|    17|    yes   |
        +----------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  |
+-----------------+---------+-------+--------+--------+
|DSP              |        -|      -|       -|       -|
|Expression       |        -|      -|       0|      27|
|FIFO             |        -|      -|       -|       -|
|Instance         |        -|      -|       -|       -|
|Memory           |        -|      -|       -|       -|
|Multiplexer      |        -|      -|       -|      50|
|Register         |        -|      -|     130|       -|
+-----------------+---------+-------+--------+--------+
|Total            |        0|      0|     130|      77|
+-----------------+---------+-------+--------+--------+
|Available        |     1590|   1540|  508400|  254200|
+-----------------+---------+-------+--------+--------+
|Utilization (%)  |        0|      0|   ~0   |   ~0   |
+-----------------+---------+-------+--------+--------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+-------+---+----+------------+------------+
    |     Variable Name     | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+-------+---+----+------------+------------+
    |i_1_fu_121_p2          |     +    |      0|  0|   6|           6|           1|
    |i_2_fu_133_p2          |     +    |      0|  0|   7|           7|           1|
    |ap_sig_bdd_151         |    and   |      0|  0|   1|           1|           1|
    |ap_sig_bdd_212         |    and   |      0|  0|   1|           1|           1|
    |in_arr_data_0_vld_out  |    and   |      0|  0|   1|           1|           1|
    |out_arr_data_1_ack_in  |    and   |      0|  0|   1|           1|           1|
    |out_last_V_1_sRdy      |    and   |      0|  0|   1|           1|           1|
    |exitcond1_fu_115_p2    |   icmp   |      0|  0|   3|           6|           6|
    |exitcond_fu_127_p2     |   icmp   |      0|  0|   3|           7|           8|
    |ap_sig_bdd_304         |    or    |      0|  0|   1|           1|           1|
    |in_arr_data_0_in_rdy   |    or    |      0|  0|   1|           1|           1|
    |in_last_V_0_in_rdy     |    or    |      0|  0|   1|           1|           1|
    +-----------------------+----------+-------+---+----+------------+------------+
    |Total                  |          |      0|  0|  27|          34|          24|
    +-----------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------+----+-----------+-----+-----------+
    |               Name               | LUT| Input Size| Bits| Total Bits|
    +----------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                         |   2|          8|    1|          8|
    |ap_reg_ppiten_pp0_it2             |   1|          2|    1|          2|
    |i1_reg_90                         |   7|          2|    7|         14|
    |i_reg_79                          |   6|          2|    6|         12|
    |in_arr_data_0_data_out            |  32|          2|   32|         64|
    |in_arr_data_0_has_vld_data_reg_i  |   1|          3|    1|          3|
    |in_last_V_0_has_vld_data_reg_i    |   1|          3|    1|          3|
    +----------------------------------+----+-----------+-----+-----------+
    |Total                             |  50|         22|   49|        106|
    +----------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------------+----+----+-----+-----------+
    |                  Name                  | FF | LUT| Bits| Const Bits|
    +----------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                               |   7|   0|    7|          0|
    |ap_reg_ppiten_pp0_it0                   |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it1                   |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it2                   |   1|   0|    1|          0|
    |ap_reg_ppstg_exitcond1_reg_139_pp0_it1  |   1|   0|    1|          0|
    |exitcond1_reg_139                       |   1|   0|    1|          0|
    |i1_reg_90                               |   7|   0|    7|          0|
    |i_reg_79                                |   6|   0|    6|          0|
    |in_arr_data_0_areset_d                  |   1|   0|    1|          0|
    |in_arr_data_0_data_reg                  |  32|   0|   32|          0|
    |in_arr_data_0_has_vld_data_reg          |   1|   0|    1|          0|
    |in_arr_data_0_in_rdy                    |   1|   0|    1|          0|
    |in_last_V_0_has_vld_data_reg            |   1|   0|    1|          0|
    |in_last_V_0_in_rdy                      |   1|   0|    1|          0|
    |out_arr_data_1_areset_d                 |   1|   0|    1|          0|
    |out_arr_data_1_data_reg                 |  32|   0|   32|          0|
    |out_arr_data_1_mVld                     |   1|   0|    1|          0|
    |out_last_V_1_areset_d                   |   1|   0|    1|          0|
    |out_last_V_1_data_reg                   |   0|   0|    1|          1|
    |out_last_V_1_mVld                       |   1|   0|    1|          0|
    |reg_101_0                               |  32|   0|   32|          0|
    +----------------------------------------+----+----+-----+-----------+
    |Total                                   | 130|   0|  131|          1|
    +----------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------+-----+-----+--------------+-----------------+--------------+
|  RTL Ports | Dir | Bits|   Protocol   |  Source Object  |    C Type    |
+------------+-----+-----+--------------+-----------------+--------------+
|ap_clk      |  in |    1| ap_ctrl_none | atsc_depad_impl | return value |
|ap_rst_n    |  in |    1| ap_ctrl_none | atsc_depad_impl | return value |
|in_TDATA    |  in |   32|     axis     |   in_arr_data   |    pointer   |
|in_TVALID   |  in |    1|     axis     |    in_last_V    |    pointer   |
|in_TREADY   | out |    1|     axis     |    in_last_V    |    pointer   |
|in_TLAST    |  in |    1|     axis     |    in_last_V    |    pointer   |
|out_TDATA   | out |   32|     axis     |   out_arr_data  |    pointer   |
|out_TVALID  | out |    1|     axis     |    out_last_V   |    pointer   |
|out_TREADY  |  in |    1|     axis     |    out_last_V   |    pointer   |
|out_TLAST   | out |    1|     axis     |    out_last_V   |    pointer   |
+------------+-----+-----+--------------+-----------------+--------------+

