{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sun Dec 02 23:09:13 2018 " "Info: Processing started: Sun Dec 02 23:09:13 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off openmips_min_sopc_tb -c openmips_min_sopc_tb " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off openmips_min_sopc_tb -c openmips_min_sopc_tb" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "../openmips_min_sopc.v" "" { Text "D:/prog10/Desktop/project/openmips_min_sopc.v" 40 -1 0 } } { "c:/program files/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk register openmips:openmips0\|if_id:if_id0\|id_inst\[9\] register openmips:openmips0\|id_ex:id_ex0\|ex_reg1\[9\] 119.95 MHz 8.337 ns Internal " "Info: Clock \"clk\" has Internal fmax of 119.95 MHz between source register \"openmips:openmips0\|if_id:if_id0\|id_inst\[9\]\" and destination register \"openmips:openmips0\|id_ex:id_ex0\|ex_reg1\[9\]\" (period= 8.337 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.894 ns + Longest register register " "Info: + Longest register to register delay is 7.894 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns openmips:openmips0\|if_id:if_id0\|id_inst\[9\] 1 REG LC_X8_Y4_N9 40 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X8_Y4_N9; Fanout = 40; REG Node = 'openmips:openmips0\|if_id:if_id0\|id_inst\[9\]'" {  } { { "c:/program files/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { openmips:openmips0|if_id:if_id0|id_inst[9] } "NODE_NAME" } } { "../if_id.v" "" { Text "D:/prog10/Desktop/project/if_id.v" 47 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.693 ns) + CELL(0.319 ns) 2.012 ns openmips:openmips0\|id:id0\|always1~4 2 COMB LC_X8_Y4_N6 1 " "Info: 2: + IC(1.693 ns) + CELL(0.319 ns) = 2.012 ns; Loc. = LC_X8_Y4_N6; Fanout = 1; COMB Node = 'openmips:openmips0\|id:id0\|always1~4'" {  } { { "c:/program files/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.012 ns" { openmips:openmips0|if_id:if_id0|id_inst[9] openmips:openmips0|id:id0|always1~4 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.431 ns) + CELL(0.571 ns) 3.014 ns openmips:openmips0\|id:id0\|always1~5 3 COMB LC_X8_Y4_N7 11 " "Info: 3: + IC(0.431 ns) + CELL(0.571 ns) = 3.014 ns; Loc. = LC_X8_Y4_N7; Fanout = 11; COMB Node = 'openmips:openmips0\|id:id0\|always1~5'" {  } { { "c:/program files/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.002 ns" { openmips:openmips0|id:id0|always1~4 openmips:openmips0|id:id0|always1~5 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.197 ns) + CELL(0.125 ns) 4.336 ns openmips:openmips0\|id_ex:id_ex0\|ex_reg1\[15\]~58 4 COMB LC_X8_Y6_N1 13 " "Info: 4: + IC(1.197 ns) + CELL(0.125 ns) = 4.336 ns; Loc. = LC_X8_Y6_N1; Fanout = 13; COMB Node = 'openmips:openmips0\|id_ex:id_ex0\|ex_reg1\[15\]~58'" {  } { { "c:/program files/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.322 ns" { openmips:openmips0|id:id0|always1~5 openmips:openmips0|id_ex:id_ex0|ex_reg1[15]~58 } "NODE_NAME" } } { "../id_ex.v" "" { Text "D:/prog10/Desktop/project/id_ex.v" 65 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.274 ns) + CELL(0.125 ns) 5.735 ns openmips:openmips0\|id_ex:id_ex0\|ex_reg1~63 5 COMB LC_X8_Y4_N2 8 " "Info: 5: + IC(1.274 ns) + CELL(0.125 ns) = 5.735 ns; Loc. = LC_X8_Y4_N2; Fanout = 8; COMB Node = 'openmips:openmips0\|id_ex:id_ex0\|ex_reg1~63'" {  } { { "c:/program files/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.399 ns" { openmips:openmips0|id_ex:id_ex0|ex_reg1[15]~58 openmips:openmips0|id_ex:id_ex0|ex_reg1~63 } "NODE_NAME" } } { "../id_ex.v" "" { Text "D:/prog10/Desktop/project/id_ex.v" 55 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.657 ns) + CELL(0.502 ns) 7.894 ns openmips:openmips0\|id_ex:id_ex0\|ex_reg1\[9\] 6 REG LC_X4_Y5_N4 1 " "Info: 6: + IC(1.657 ns) + CELL(0.502 ns) = 7.894 ns; Loc. = LC_X4_Y5_N4; Fanout = 1; REG Node = 'openmips:openmips0\|id_ex:id_ex0\|ex_reg1\[9\]'" {  } { { "c:/program files/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.159 ns" { openmips:openmips0|id_ex:id_ex0|ex_reg1~63 openmips:openmips0|id_ex:id_ex0|ex_reg1[9] } "NODE_NAME" } } { "../id_ex.v" "" { Text "D:/prog10/Desktop/project/id_ex.v" 65 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.642 ns ( 20.80 % ) " "Info: Total cell delay = 1.642 ns ( 20.80 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.252 ns ( 79.20 % ) " "Info: Total interconnect delay = 6.252 ns ( 79.20 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/program files/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.894 ns" { openmips:openmips0|if_id:if_id0|id_inst[9] openmips:openmips0|id:id0|always1~4 openmips:openmips0|id:id0|always1~5 openmips:openmips0|id_ex:id_ex0|ex_reg1[15]~58 openmips:openmips0|id_ex:id_ex0|ex_reg1~63 openmips:openmips0|id_ex:id_ex0|ex_reg1[9] } "NODE_NAME" } } { "c:/program files/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "7.894 ns" { openmips:openmips0|if_id:if_id0|id_inst[9] {} openmips:openmips0|id:id0|always1~4 {} openmips:openmips0|id:id0|always1~5 {} openmips:openmips0|id_ex:id_ex0|ex_reg1[15]~58 {} openmips:openmips0|id_ex:id_ex0|ex_reg1~63 {} openmips:openmips0|id_ex:id_ex0|ex_reg1[9] {} } { 0.000ns 1.693ns 0.431ns 1.197ns 1.274ns 1.657ns } { 0.000ns 0.319ns 0.571ns 0.125ns 0.125ns 0.502ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.302 ns + Shortest register " "Info: + Shortest clock path from clock \"clk\" to destination register is 2.302 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.727 ns) 0.727 ns clk 1 CLK PIN_12 149 " "Info: 1: + IC(0.000 ns) + CELL(0.727 ns) = 0.727 ns; Loc. = PIN_12; Fanout = 149; CLK Node = 'clk'" {  } { { "c:/program files/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "../openmips_min_sopc.v" "" { Text "D:/prog10/Desktop/project/openmips_min_sopc.v" 40 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.001 ns) + CELL(0.574 ns) 2.302 ns openmips:openmips0\|id_ex:id_ex0\|ex_reg1\[9\] 2 REG LC_X4_Y5_N4 1 " "Info: 2: + IC(1.001 ns) + CELL(0.574 ns) = 2.302 ns; Loc. = LC_X4_Y5_N4; Fanout = 1; REG Node = 'openmips:openmips0\|id_ex:id_ex0\|ex_reg1\[9\]'" {  } { { "c:/program files/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.575 ns" { clk openmips:openmips0|id_ex:id_ex0|ex_reg1[9] } "NODE_NAME" } } { "../id_ex.v" "" { Text "D:/prog10/Desktop/project/id_ex.v" 65 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.301 ns ( 56.52 % ) " "Info: Total cell delay = 1.301 ns ( 56.52 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.001 ns ( 43.48 % ) " "Info: Total interconnect delay = 1.001 ns ( 43.48 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/program files/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.302 ns" { clk openmips:openmips0|id_ex:id_ex0|ex_reg1[9] } "NODE_NAME" } } { "c:/program files/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.302 ns" { clk {} clk~combout {} openmips:openmips0|id_ex:id_ex0|ex_reg1[9] {} } { 0.000ns 0.000ns 1.001ns } { 0.000ns 0.727ns 0.574ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.302 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 2.302 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.727 ns) 0.727 ns clk 1 CLK PIN_12 149 " "Info: 1: + IC(0.000 ns) + CELL(0.727 ns) = 0.727 ns; Loc. = PIN_12; Fanout = 149; CLK Node = 'clk'" {  } { { "c:/program files/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "../openmips_min_sopc.v" "" { Text "D:/prog10/Desktop/project/openmips_min_sopc.v" 40 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.001 ns) + CELL(0.574 ns) 2.302 ns openmips:openmips0\|if_id:if_id0\|id_inst\[9\] 2 REG LC_X8_Y4_N9 40 " "Info: 2: + IC(1.001 ns) + CELL(0.574 ns) = 2.302 ns; Loc. = LC_X8_Y4_N9; Fanout = 40; REG Node = 'openmips:openmips0\|if_id:if_id0\|id_inst\[9\]'" {  } { { "c:/program files/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.575 ns" { clk openmips:openmips0|if_id:if_id0|id_inst[9] } "NODE_NAME" } } { "../if_id.v" "" { Text "D:/prog10/Desktop/project/if_id.v" 47 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.301 ns ( 56.52 % ) " "Info: Total cell delay = 1.301 ns ( 56.52 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.001 ns ( 43.48 % ) " "Info: Total interconnect delay = 1.001 ns ( 43.48 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/program files/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.302 ns" { clk openmips:openmips0|if_id:if_id0|id_inst[9] } "NODE_NAME" } } { "c:/program files/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.302 ns" { clk {} clk~combout {} openmips:openmips0|if_id:if_id0|id_inst[9] {} } { 0.000ns 0.000ns 1.001ns } { 0.000ns 0.727ns 0.574ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/program files/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.302 ns" { clk openmips:openmips0|id_ex:id_ex0|ex_reg1[9] } "NODE_NAME" } } { "c:/program files/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.302 ns" { clk {} clk~combout {} openmips:openmips0|id_ex:id_ex0|ex_reg1[9] {} } { 0.000ns 0.000ns 1.001ns } { 0.000ns 0.727ns 0.574ns } "" } } { "c:/program files/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.302 ns" { clk openmips:openmips0|if_id:if_id0|id_inst[9] } "NODE_NAME" } } { "c:/program files/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.302 ns" { clk {} clk~combout {} openmips:openmips0|if_id:if_id0|id_inst[9] {} } { 0.000ns 0.000ns 1.001ns } { 0.000ns 0.727ns 0.574ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.235 ns + " "Info: + Micro clock to output delay of source is 0.235 ns" {  } { { "../if_id.v" "" { Text "D:/prog10/Desktop/project/if_id.v" 47 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.208 ns + " "Info: + Micro setup delay of destination is 0.208 ns" {  } { { "../id_ex.v" "" { Text "D:/prog10/Desktop/project/id_ex.v" 65 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/program files/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.894 ns" { openmips:openmips0|if_id:if_id0|id_inst[9] openmips:openmips0|id:id0|always1~4 openmips:openmips0|id:id0|always1~5 openmips:openmips0|id_ex:id_ex0|ex_reg1[15]~58 openmips:openmips0|id_ex:id_ex0|ex_reg1~63 openmips:openmips0|id_ex:id_ex0|ex_reg1[9] } "NODE_NAME" } } { "c:/program files/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "7.894 ns" { openmips:openmips0|if_id:if_id0|id_inst[9] {} openmips:openmips0|id:id0|always1~4 {} openmips:openmips0|id:id0|always1~5 {} openmips:openmips0|id_ex:id_ex0|ex_reg1[15]~58 {} openmips:openmips0|id_ex:id_ex0|ex_reg1~63 {} openmips:openmips0|id_ex:id_ex0|ex_reg1[9] {} } { 0.000ns 1.693ns 0.431ns 1.197ns 1.274ns 1.657ns } { 0.000ns 0.319ns 0.571ns 0.125ns 0.125ns 0.502ns } "" } } { "c:/program files/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.302 ns" { clk openmips:openmips0|id_ex:id_ex0|ex_reg1[9] } "NODE_NAME" } } { "c:/program files/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.302 ns" { clk {} clk~combout {} openmips:openmips0|id_ex:id_ex0|ex_reg1[9] {} } { 0.000ns 0.000ns 1.001ns } { 0.000ns 0.727ns 0.574ns } "" } } { "c:/program files/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.302 ns" { clk openmips:openmips0|if_id:if_id0|id_inst[9] } "NODE_NAME" } } { "c:/program files/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.302 ns" { clk {} clk~combout {} openmips:openmips0|if_id:if_id0|id_inst[9] {} } { 0.000ns 0.000ns 1.001ns } { 0.000ns 0.727ns 0.574ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "openmips:openmips0\|id_ex:id_ex0\|ex_reg2\[3\] rst clk 7.820 ns register " "Info: tsu for register \"openmips:openmips0\|id_ex:id_ex0\|ex_reg2\[3\]\" (data pin = \"rst\", clock pin = \"clk\") is 7.820 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "9.914 ns + Longest pin register " "Info: + Longest pin to register delay is 9.914 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.708 ns) 0.708 ns rst 1 PIN PIN_35 163 " "Info: 1: + IC(0.000 ns) + CELL(0.708 ns) = 0.708 ns; Loc. = PIN_35; Fanout = 163; PIN Node = 'rst'" {  } { { "c:/program files/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { rst } "NODE_NAME" } } { "../openmips_min_sopc.v" "" { Text "D:/prog10/Desktop/project/openmips_min_sopc.v" 41 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.878 ns) + CELL(0.571 ns) 3.157 ns openmips:openmips0\|id:id0\|reg2_addr_o\[1\]~4 2 COMB LC_X5_Y6_N0 13 " "Info: 2: + IC(1.878 ns) + CELL(0.571 ns) = 3.157 ns; Loc. = LC_X5_Y6_N0; Fanout = 13; COMB Node = 'openmips:openmips0\|id:id0\|reg2_addr_o\[1\]~4'" {  } { { "c:/program files/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.449 ns" { rst openmips:openmips0|id:id0|reg2_addr_o[1]~4 } "NODE_NAME" } } { "../id.v" "" { Text "D:/prog10/Desktop/project/id.v" 58 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.219 ns) + CELL(0.319 ns) 4.695 ns openmips:openmips0\|regfile:regfile1\|always2~1 3 COMB LC_X8_Y7_N1 1 " "Info: 3: + IC(1.219 ns) + CELL(0.319 ns) = 4.695 ns; Loc. = LC_X8_Y7_N1; Fanout = 1; COMB Node = 'openmips:openmips0\|regfile:regfile1\|always2~1'" {  } { { "c:/program files/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.538 ns" { openmips:openmips0|id:id0|reg2_addr_o[1]~4 openmips:openmips0|regfile:regfile1|always2~1 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.191 ns) + CELL(0.125 ns) 5.011 ns openmips:openmips0\|id_ex:id_ex0\|ex_reg2\[2\]~18 4 COMB LC_X8_Y7_N2 15 " "Info: 4: + IC(0.191 ns) + CELL(0.125 ns) = 5.011 ns; Loc. = LC_X8_Y7_N2; Fanout = 15; COMB Node = 'openmips:openmips0\|id_ex:id_ex0\|ex_reg2\[2\]~18'" {  } { { "c:/program files/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.316 ns" { openmips:openmips0|regfile:regfile1|always2~1 openmips:openmips0|id_ex:id_ex0|ex_reg2[2]~18 } "NODE_NAME" } } { "../id_ex.v" "" { Text "D:/prog10/Desktop/project/id_ex.v" 65 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.481 ns) + CELL(0.125 ns) 5.617 ns openmips:openmips0\|id_ex:id_ex0\|ex_reg2\[2\]~19 5 COMB LC_X8_Y7_N0 13 " "Info: 5: + IC(0.481 ns) + CELL(0.125 ns) = 5.617 ns; Loc. = LC_X8_Y7_N0; Fanout = 13; COMB Node = 'openmips:openmips0\|id_ex:id_ex0\|ex_reg2\[2\]~19'" {  } { { "c:/program files/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.606 ns" { openmips:openmips0|id_ex:id_ex0|ex_reg2[2]~18 openmips:openmips0|id_ex:id_ex0|ex_reg2[2]~19 } "NODE_NAME" } } { "../id_ex.v" "" { Text "D:/prog10/Desktop/project/id_ex.v" 65 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.711 ns) + CELL(0.319 ns) 7.647 ns openmips:openmips0\|id_ex:id_ex0\|ex_reg2\[2\]~25 6 COMB LC_X10_Y4_N0 8 " "Info: 6: + IC(1.711 ns) + CELL(0.319 ns) = 7.647 ns; Loc. = LC_X10_Y4_N0; Fanout = 8; COMB Node = 'openmips:openmips0\|id_ex:id_ex0\|ex_reg2\[2\]~25'" {  } { { "c:/program files/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.030 ns" { openmips:openmips0|id_ex:id_ex0|ex_reg2[2]~19 openmips:openmips0|id_ex:id_ex0|ex_reg2[2]~25 } "NODE_NAME" } } { "../id_ex.v" "" { Text "D:/prog10/Desktop/project/id_ex.v" 65 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.167 ns) + CELL(1.100 ns) 9.914 ns openmips:openmips0\|id_ex:id_ex0\|ex_reg2\[3\] 7 REG LC_X11_Y2_N8 2 " "Info: 7: + IC(1.167 ns) + CELL(1.100 ns) = 9.914 ns; Loc. = LC_X11_Y2_N8; Fanout = 2; REG Node = 'openmips:openmips0\|id_ex:id_ex0\|ex_reg2\[3\]'" {  } { { "c:/program files/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.267 ns" { openmips:openmips0|id_ex:id_ex0|ex_reg2[2]~25 openmips:openmips0|id_ex:id_ex0|ex_reg2[3] } "NODE_NAME" } } { "../id_ex.v" "" { Text "D:/prog10/Desktop/project/id_ex.v" 65 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.267 ns ( 32.95 % ) " "Info: Total cell delay = 3.267 ns ( 32.95 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.647 ns ( 67.05 % ) " "Info: Total interconnect delay = 6.647 ns ( 67.05 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/program files/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.914 ns" { rst openmips:openmips0|id:id0|reg2_addr_o[1]~4 openmips:openmips0|regfile:regfile1|always2~1 openmips:openmips0|id_ex:id_ex0|ex_reg2[2]~18 openmips:openmips0|id_ex:id_ex0|ex_reg2[2]~19 openmips:openmips0|id_ex:id_ex0|ex_reg2[2]~25 openmips:openmips0|id_ex:id_ex0|ex_reg2[3] } "NODE_NAME" } } { "c:/program files/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "9.914 ns" { rst {} rst~combout {} openmips:openmips0|id:id0|reg2_addr_o[1]~4 {} openmips:openmips0|regfile:regfile1|always2~1 {} openmips:openmips0|id_ex:id_ex0|ex_reg2[2]~18 {} openmips:openmips0|id_ex:id_ex0|ex_reg2[2]~19 {} openmips:openmips0|id_ex:id_ex0|ex_reg2[2]~25 {} openmips:openmips0|id_ex:id_ex0|ex_reg2[3] {} } { 0.000ns 0.000ns 1.878ns 1.219ns 0.191ns 0.481ns 1.711ns 1.167ns } { 0.000ns 0.708ns 0.571ns 0.319ns 0.125ns 0.125ns 0.319ns 1.100ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.208 ns + " "Info: + Micro setup delay of destination is 0.208 ns" {  } { { "../id_ex.v" "" { Text "D:/prog10/Desktop/project/id_ex.v" 65 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.302 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to destination register is 2.302 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.727 ns) 0.727 ns clk 1 CLK PIN_12 149 " "Info: 1: + IC(0.000 ns) + CELL(0.727 ns) = 0.727 ns; Loc. = PIN_12; Fanout = 149; CLK Node = 'clk'" {  } { { "c:/program files/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "../openmips_min_sopc.v" "" { Text "D:/prog10/Desktop/project/openmips_min_sopc.v" 40 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.001 ns) + CELL(0.574 ns) 2.302 ns openmips:openmips0\|id_ex:id_ex0\|ex_reg2\[3\] 2 REG LC_X11_Y2_N8 2 " "Info: 2: + IC(1.001 ns) + CELL(0.574 ns) = 2.302 ns; Loc. = LC_X11_Y2_N8; Fanout = 2; REG Node = 'openmips:openmips0\|id_ex:id_ex0\|ex_reg2\[3\]'" {  } { { "c:/program files/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.575 ns" { clk openmips:openmips0|id_ex:id_ex0|ex_reg2[3] } "NODE_NAME" } } { "../id_ex.v" "" { Text "D:/prog10/Desktop/project/id_ex.v" 65 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.301 ns ( 56.52 % ) " "Info: Total cell delay = 1.301 ns ( 56.52 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.001 ns ( 43.48 % ) " "Info: Total interconnect delay = 1.001 ns ( 43.48 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/program files/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.302 ns" { clk openmips:openmips0|id_ex:id_ex0|ex_reg2[3] } "NODE_NAME" } } { "c:/program files/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.302 ns" { clk {} clk~combout {} openmips:openmips0|id_ex:id_ex0|ex_reg2[3] {} } { 0.000ns 0.000ns 1.001ns } { 0.000ns 0.727ns 0.574ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/program files/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.914 ns" { rst openmips:openmips0|id:id0|reg2_addr_o[1]~4 openmips:openmips0|regfile:regfile1|always2~1 openmips:openmips0|id_ex:id_ex0|ex_reg2[2]~18 openmips:openmips0|id_ex:id_ex0|ex_reg2[2]~19 openmips:openmips0|id_ex:id_ex0|ex_reg2[2]~25 openmips:openmips0|id_ex:id_ex0|ex_reg2[3] } "NODE_NAME" } } { "c:/program files/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "9.914 ns" { rst {} rst~combout {} openmips:openmips0|id:id0|reg2_addr_o[1]~4 {} openmips:openmips0|regfile:regfile1|always2~1 {} openmips:openmips0|id_ex:id_ex0|ex_reg2[2]~18 {} openmips:openmips0|id_ex:id_ex0|ex_reg2[2]~19 {} openmips:openmips0|id_ex:id_ex0|ex_reg2[2]~25 {} openmips:openmips0|id_ex:id_ex0|ex_reg2[3] {} } { 0.000ns 0.000ns 1.878ns 1.219ns 0.191ns 0.481ns 1.711ns 1.167ns } { 0.000ns 0.708ns 0.571ns 0.319ns 0.125ns 0.125ns 0.319ns 1.100ns } "" } } { "c:/program files/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.302 ns" { clk openmips:openmips0|id_ex:id_ex0|ex_reg2[3] } "NODE_NAME" } } { "c:/program files/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.302 ns" { clk {} clk~combout {} openmips:openmips0|id_ex:id_ex0|ex_reg2[3] {} } { 0.000ns 0.000ns 1.001ns } { 0.000ns 0.727ns 0.574ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk register1\[3\] openmips:openmips0\|regfile:regfile1\|regs\[1\]\[3\] 5.690 ns register " "Info: tco from clock \"clk\" to destination pin \"register1\[3\]\" through register \"openmips:openmips0\|regfile:regfile1\|regs\[1\]\[3\]\" is 5.690 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.302 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 2.302 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.727 ns) 0.727 ns clk 1 CLK PIN_12 149 " "Info: 1: + IC(0.000 ns) + CELL(0.727 ns) = 0.727 ns; Loc. = PIN_12; Fanout = 149; CLK Node = 'clk'" {  } { { "c:/program files/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "../openmips_min_sopc.v" "" { Text "D:/prog10/Desktop/project/openmips_min_sopc.v" 40 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.001 ns) + CELL(0.574 ns) 2.302 ns openmips:openmips0\|regfile:regfile1\|regs\[1\]\[3\] 2 REG LC_X5_Y5_N1 3 " "Info: 2: + IC(1.001 ns) + CELL(0.574 ns) = 2.302 ns; Loc. = LC_X5_Y5_N1; Fanout = 3; REG Node = 'openmips:openmips0\|regfile:regfile1\|regs\[1\]\[3\]'" {  } { { "c:/program files/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.575 ns" { clk openmips:openmips0|regfile:regfile1|regs[1][3] } "NODE_NAME" } } { "../regfile.v" "" { Text "D:/prog10/Desktop/project/regfile.v" 66 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.301 ns ( 56.52 % ) " "Info: Total cell delay = 1.301 ns ( 56.52 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.001 ns ( 43.48 % ) " "Info: Total interconnect delay = 1.001 ns ( 43.48 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/program files/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.302 ns" { clk openmips:openmips0|regfile:regfile1|regs[1][3] } "NODE_NAME" } } { "c:/program files/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.302 ns" { clk {} clk~combout {} openmips:openmips0|regfile:regfile1|regs[1][3] {} } { 0.000ns 0.000ns 1.001ns } { 0.000ns 0.727ns 0.574ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.235 ns + " "Info: + Micro clock to output delay of source is 0.235 ns" {  } { { "../regfile.v" "" { Text "D:/prog10/Desktop/project/regfile.v" 66 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.153 ns + Longest register pin " "Info: + Longest register to pin delay is 3.153 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns openmips:openmips0\|regfile:regfile1\|regs\[1\]\[3\] 1 REG LC_X5_Y5_N1 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X5_Y5_N1; Fanout = 3; REG Node = 'openmips:openmips0\|regfile:regfile1\|regs\[1\]\[3\]'" {  } { { "c:/program files/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { openmips:openmips0|regfile:regfile1|regs[1][3] } "NODE_NAME" } } { "../regfile.v" "" { Text "D:/prog10/Desktop/project/regfile.v" 66 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.699 ns) + CELL(1.454 ns) 3.153 ns register1\[3\] 2 PIN PIN_100 0 " "Info: 2: + IC(1.699 ns) + CELL(1.454 ns) = 3.153 ns; Loc. = PIN_100; Fanout = 0; PIN Node = 'register1\[3\]'" {  } { { "c:/program files/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.153 ns" { openmips:openmips0|regfile:regfile1|regs[1][3] register1[3] } "NODE_NAME" } } { "../openmips_min_sopc.v" "" { Text "D:/prog10/Desktop/project/openmips_min_sopc.v" 45 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.454 ns ( 46.11 % ) " "Info: Total cell delay = 1.454 ns ( 46.11 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.699 ns ( 53.89 % ) " "Info: Total interconnect delay = 1.699 ns ( 53.89 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/program files/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.153 ns" { openmips:openmips0|regfile:regfile1|regs[1][3] register1[3] } "NODE_NAME" } } { "c:/program files/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "3.153 ns" { openmips:openmips0|regfile:regfile1|regs[1][3] {} register1[3] {} } { 0.000ns 1.699ns } { 0.000ns 1.454ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/program files/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.302 ns" { clk openmips:openmips0|regfile:regfile1|regs[1][3] } "NODE_NAME" } } { "c:/program files/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.302 ns" { clk {} clk~combout {} openmips:openmips0|regfile:regfile1|regs[1][3] {} } { 0.000ns 0.000ns 1.001ns } { 0.000ns 0.727ns 0.574ns } "" } } { "c:/program files/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.153 ns" { openmips:openmips0|regfile:regfile1|regs[1][3] register1[3] } "NODE_NAME" } } { "c:/program files/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "3.153 ns" { openmips:openmips0|regfile:regfile1|regs[1][3] {} register1[3] {} } { 0.000ns 1.699ns } { 0.000ns 1.454ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "openmips:openmips0\|mem_wb:mem_wb0\|wb_wreg rst clk -0.883 ns register " "Info: th for register \"openmips:openmips0\|mem_wb:mem_wb0\|wb_wreg\" (data pin = \"rst\", clock pin = \"clk\") is -0.883 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.302 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 2.302 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.727 ns) 0.727 ns clk 1 CLK PIN_12 149 " "Info: 1: + IC(0.000 ns) + CELL(0.727 ns) = 0.727 ns; Loc. = PIN_12; Fanout = 149; CLK Node = 'clk'" {  } { { "c:/program files/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "../openmips_min_sopc.v" "" { Text "D:/prog10/Desktop/project/openmips_min_sopc.v" 40 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.001 ns) + CELL(0.574 ns) 2.302 ns openmips:openmips0\|mem_wb:mem_wb0\|wb_wreg 2 REG LC_X8_Y6_N2 5 " "Info: 2: + IC(1.001 ns) + CELL(0.574 ns) = 2.302 ns; Loc. = LC_X8_Y6_N2; Fanout = 5; REG Node = 'openmips:openmips0\|mem_wb:mem_wb0\|wb_wreg'" {  } { { "c:/program files/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.575 ns" { clk openmips:openmips0|mem_wb:mem_wb0|wb_wreg } "NODE_NAME" } } { "../mem_wb.v" "" { Text "D:/prog10/Desktop/project/mem_wb.v" 47 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.301 ns ( 56.52 % ) " "Info: Total cell delay = 1.301 ns ( 56.52 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.001 ns ( 43.48 % ) " "Info: Total interconnect delay = 1.001 ns ( 43.48 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/program files/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.302 ns" { clk openmips:openmips0|mem_wb:mem_wb0|wb_wreg } "NODE_NAME" } } { "c:/program files/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.302 ns" { clk {} clk~combout {} openmips:openmips0|mem_wb:mem_wb0|wb_wreg {} } { 0.000ns 0.000ns 1.001ns } { 0.000ns 0.727ns 0.574ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.138 ns + " "Info: + Micro hold delay of destination is 0.138 ns" {  } { { "../mem_wb.v" "" { Text "D:/prog10/Desktop/project/mem_wb.v" 47 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.323 ns - Shortest pin register " "Info: - Shortest pin to register delay is 3.323 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.708 ns) 0.708 ns rst 1 PIN PIN_35 163 " "Info: 1: + IC(0.000 ns) + CELL(0.708 ns) = 0.708 ns; Loc. = PIN_35; Fanout = 163; PIN Node = 'rst'" {  } { { "c:/program files/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { rst } "NODE_NAME" } } { "../openmips_min_sopc.v" "" { Text "D:/prog10/Desktop/project/openmips_min_sopc.v" 41 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.952 ns) + CELL(0.663 ns) 3.323 ns openmips:openmips0\|mem_wb:mem_wb0\|wb_wreg 2 REG LC_X8_Y6_N2 5 " "Info: 2: + IC(1.952 ns) + CELL(0.663 ns) = 3.323 ns; Loc. = LC_X8_Y6_N2; Fanout = 5; REG Node = 'openmips:openmips0\|mem_wb:mem_wb0\|wb_wreg'" {  } { { "c:/program files/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.615 ns" { rst openmips:openmips0|mem_wb:mem_wb0|wb_wreg } "NODE_NAME" } } { "../mem_wb.v" "" { Text "D:/prog10/Desktop/project/mem_wb.v" 47 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.371 ns ( 41.26 % ) " "Info: Total cell delay = 1.371 ns ( 41.26 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.952 ns ( 58.74 % ) " "Info: Total interconnect delay = 1.952 ns ( 58.74 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/program files/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.323 ns" { rst openmips:openmips0|mem_wb:mem_wb0|wb_wreg } "NODE_NAME" } } { "c:/program files/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "3.323 ns" { rst {} rst~combout {} openmips:openmips0|mem_wb:mem_wb0|wb_wreg {} } { 0.000ns 0.000ns 1.952ns } { 0.000ns 0.708ns 0.663ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/program files/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.302 ns" { clk openmips:openmips0|mem_wb:mem_wb0|wb_wreg } "NODE_NAME" } } { "c:/program files/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.302 ns" { clk {} clk~combout {} openmips:openmips0|mem_wb:mem_wb0|wb_wreg {} } { 0.000ns 0.000ns 1.001ns } { 0.000ns 0.727ns 0.574ns } "" } } { "c:/program files/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.323 ns" { rst openmips:openmips0|mem_wb:mem_wb0|wb_wreg } "NODE_NAME" } } { "c:/program files/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "3.323 ns" { rst {} rst~combout {} openmips:openmips0|mem_wb:mem_wb0|wb_wreg {} } { 0.000ns 0.000ns 1.952ns } { 0.000ns 0.708ns 0.663ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "213 " "Info: Peak virtual memory: 213 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sun Dec 02 23:09:13 2018 " "Info: Processing ended: Sun Dec 02 23:09:13 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
