v 20110115 2
C 38000 39600 0 0 0 EMBEDDEDtitle-bordered-C.sym
[
T 59000 56500 15 8 1 0 0 4 1
11
T 57000 56500 15 8 1 0 0 4 1
10
T 55000 56500 15 8 1 0 0 4 1
9
T 53000 56500 15 8 1 0 0 4 1
8
T 51000 56500 15 8 1 0 0 4 1
7
T 49000 56500 15 8 1 0 0 4 1
6
T 47000 56500 15 8 1 0 0 4 1
5
T 45000 56500 15 8 1 0 0 4 1
4
T 43000 56500 15 8 1 0 0 4 1
3
T 41000 56500 15 8 1 0 0 4 1
2
T 39000 56500 15 8 1 0 0 4 1
1
T 55000 39700 15 8 1 0 0 4 1
9
T 57000 39700 15 8 1 0 0 4 1
10
T 59000 39700 15 8 1 0 0 4 1
11
T 59900 40600 15 8 1 0 0 4 1
A
T 59900 42600 15 8 1 0 0 4 1
B
T 59900 44600 15 8 1 0 0 4 1
C
T 59900 46600 15 8 1 0 0 4 1
D
T 59900 48600 15 8 1 0 0 4 1
E
T 59900 50600 15 8 1 0 0 4 1
F
T 59900 52600 15 8 1 0 0 4 1
G
T 59900 54600 15 8 1 0 0 4 1
H
T 59900 56100 15 8 1 0 0 4 1
I
T 38100 56100 15 8 1 0 0 4 1
I
T 38100 54600 15 8 1 0 0 4 1
H
T 38100 52600 15 8 1 0 0 4 1
G
T 38100 50600 15 8 1 0 0 4 1
F
T 53000 39700 15 8 1 0 0 4 1
8
T 51000 39700 15 8 1 0 0 4 1
7
T 49000 39700 15 8 1 0 0 4 1
6
T 47000 39700 15 8 1 0 0 4 1
5
T 45000 39700 15 8 1 0 0 4 1
4
T 43000 39700 15 8 1 0 0 4 1
3
T 41000 39700 15 8 1 0 0 4 1
2
T 39000 39700 15 8 1 0 0 4 1
1
T 38100 40600 15 8 1 0 0 4 1
A
T 38100 42600 15 8 1 0 0 4 1
B
T 38100 44600 15 8 1 0 0 4 1
C
T 38100 46600 15 8 1 0 0 4 1
D
T 38100 48600 15 8 1 0 0 4 1
E
T 52300 40500 15 8 1 0 0 0 1
TITLE
T 54000 39900 15 8 1 0 0 0 1
OF
T 52300 39900 15 8 1 0 0 0 1
PAGE
T 55800 39900 15 8 1 0 0 0 1
DRAWN BY: 
T 55800 40200 15 8 1 0 0 0 1
REVISION:
T 52300 40200 15 8 1 0 0 0 1
FILE:
T 52400 41100 5 10 0 0 0 0 1
graphical=1
L 58000 56600 58000 56400 15 0 0 0 -1 -1
L 56000 56600 56000 56400 15 0 0 0 -1 -1
L 54000 56600 54000 56400 15 0 0 0 -1 -1
L 52000 56600 52000 56400 15 0 0 0 -1 -1
L 50000 56600 50000 56400 15 0 0 0 -1 -1
L 48000 56600 48000 56400 15 0 0 0 -1 -1
L 46000 56600 46000 56400 15 0 0 0 -1 -1
L 44000 56600 44000 56400 15 0 0 0 -1 -1
L 42000 56600 42000 56400 15 0 0 0 -1 -1
L 40000 56600 40000 56400 15 0 0 0 -1 -1
L 56000 39800 56000 39600 15 0 0 0 -1 -1
L 58000 39800 58000 39600 15 0 0 0 -1 -1
L 60000 41600 59800 41600 15 0 0 0 -1 -1
L 60000 43600 59800 43600 15 0 0 0 -1 -1
L 60000 45600 59800 45600 15 0 0 0 -1 -1
L 60000 47600 59800 47600 15 0 0 0 -1 -1
L 60000 49600 59800 49600 15 0 0 0 -1 -1
L 60000 51600 59800 51600 15 0 0 0 -1 -1
L 60000 53600 59800 53600 15 0 0 0 -1 -1
L 60000 55600 59800 55600 15 0 0 0 -1 -1
L 38200 55600 38000 55600 15 0 0 0 -1 -1
L 38200 53600 38000 53600 15 0 0 0 -1 -1
L 38200 51600 38000 51600 15 0 0 0 -1 -1
B 38200 39800 21600 16600 15 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
L 54000 39800 54000 39600 15 0 0 0 -1 -1
L 52000 39800 52000 39600 15 0 0 0 -1 -1
L 50000 39800 50000 39600 15 0 0 0 -1 -1
L 48000 39800 48000 39600 15 0 0 0 -1 -1
L 46000 39800 46000 39600 15 0 0 0 -1 -1
L 44000 39800 44000 39600 15 0 0 0 -1 -1
L 42000 39800 42000 39600 15 0 0 0 -1 -1
L 40000 39800 40000 39600 15 0 0 0 -1 -1
L 38200 41600 38000 41600 15 0 0 0 -1 -1
L 38200 43600 38000 43600 15 0 0 0 -1 -1
L 38200 45600 38000 45600 15 0 0 0 -1 -1
L 38200 47600 38000 47600 15 0 0 0 -1 -1
L 38200 49600 38000 49600 15 0 0 0 -1 -1
L 52200 40400 59800 40400 15 0 0 0 -1 -1
B 52200 39800 7600 1400 15 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
L 55700 40400 55700 39800 15 0 0 0 -1 -1
B 38000 39600 22000 17000 15 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
]
{
T 52900 40200 5 10 1 1 0 0 1
file=sdr_lure_pg2.sch
T 56900 39900 5 10 1 1 0 0 1
author=Eric Brombaugh / Tom King
}
C 45900 46300 1 0 0 EMBEDDEDmount_hole.sym
[
T 46695 46299 8 10 0 1 0 0 1
refdes=MH?
V 46799 46799 300 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
{
T 46799 46799 5 10 0 1 0 0 1
footprint=mount_hole
}
P 45900 46800 46500 46800 1 0 0
{
T 46300 47100 5 10 0 1 0 0 1
device=mount_hole
T 45900 46800 5 10 0 0 0 0 1
pinseq=1
T 46405 46845 5 10 0 1 0 6 1
pinnumber=1
T 46555 46795 5 10 0 1 0 0 1
pinlabel=unknown
T 45900 46800 5 10 0 0 0 0 1
pintype=unknown
}
]
{
T 46695 46299 5 10 1 1 0 0 1
refdes=MH2
T 45900 46300 5 10 0 0 0 0 1
footprint=mount_hole_125
}
C 45900 45600 1 0 0 EMBEDDEDmount_hole.sym
[
T 46695 45599 8 10 0 1 0 0 1
refdes=MH?
V 46799 46099 300 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
{
T 46799 46099 5 10 0 1 0 0 1
footprint=mount_hole
}
P 45900 46100 46500 46100 1 0 0
{
T 46300 46400 5 10 0 1 0 0 1
device=mount_hole
T 45900 46100 5 10 0 0 0 0 1
pinseq=1
T 46405 46145 5 10 0 1 0 6 1
pinnumber=1
T 46555 46095 5 10 0 1 0 0 1
pinlabel=unknown
T 45900 46100 5 10 0 0 0 0 1
pintype=unknown
}
]
{
T 46695 45599 5 10 1 1 0 0 1
refdes=MH4
T 45900 45600 5 10 0 0 0 0 1
footprint=mount_hole_125
}
C 44600 46300 1 0 0 EMBEDDEDmount_hole.sym
[
T 45395 46299 8 10 0 1 0 0 1
refdes=MH?
V 45499 46799 300 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
{
T 45499 46799 5 10 0 1 0 0 1
footprint=mount_hole
}
P 44600 46800 45200 46800 1 0 0
{
T 45000 47100 5 10 0 1 0 0 1
device=mount_hole
T 44600 46800 5 10 0 0 0 0 1
pinseq=1
T 45105 46845 5 10 0 1 0 6 1
pinnumber=1
T 45255 46795 5 10 0 1 0 0 1
pinlabel=unknown
T 44600 46800 5 10 0 0 0 0 1
pintype=unknown
}
]
{
T 45395 46299 5 10 1 1 0 0 1
refdes=MH1
T 44600 46300 5 10 0 0 0 0 1
footprint=mount_hole_125
}
C 44600 45600 1 0 0 EMBEDDEDmount_hole.sym
[
T 45395 45599 8 10 0 1 0 0 1
refdes=MH?
V 45499 46099 300 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
{
T 45499 46099 5 10 0 1 0 0 1
footprint=mount_hole
}
P 44600 46100 45200 46100 1 0 0
{
T 45000 46400 5 10 0 1 0 0 1
device=mount_hole
T 44600 46100 5 10 0 0 0 0 1
pinseq=1
T 45105 46145 5 10 0 1 0 6 1
pinnumber=1
T 45255 46095 5 10 0 1 0 0 1
pinlabel=unknown
T 44600 46100 5 10 0 0 0 0 1
pintype=unknown
}
]
{
T 45395 45599 5 10 1 1 0 0 1
refdes=MH3
T 44600 45600 5 10 0 0 0 0 1
footprint=mount_hole_125
}
N 46600 51200 47100 51200 4
{
T 46700 51200 5 10 1 1 0 0 1
netname=JC7
}
N 46600 50800 47100 50800 4
{
T 46700 50800 5 10 1 1 0 0 1
netname=JC6
}
N 46600 50400 47100 50400 4
{
T 46700 50400 5 10 1 1 0 0 1
netname=JC5
}
N 46600 50000 47100 50000 4
{
T 46700 50000 5 10 1 1 0 0 1
netname=JC4
}
N 46600 49600 47100 49600 4
{
T 46700 49600 5 10 1 1 0 0 1
netname=JB7
}
N 49200 47400 49200 47900 4
{
T 49200 47300 5 10 1 1 90 0 1
netname=SPI_MISO
}
N 49600 47400 49600 47900 4
{
T 49600 47300 5 10 1 1 90 0 1
netname=AD_CS
}
N 50000 47400 50000 47900 4
{
T 50000 47500 5 10 1 1 90 0 1
netname=JB4
}
N 50400 47400 50400 47900 4
{
T 50400 47500 5 10 1 1 90 0 1
netname=JA7
}
N 50800 47400 50800 47900 4
{
T 50800 47500 5 10 1 1 90 0 1
netname=JA6
}
N 46600 49400 47100 49400 4
{
T 46700 49400 5 10 1 1 0 0 1
netname=JA5
}
N 46600 51600 47100 51600 4
{
T 46700 51600 5 10 1 1 0 0 1
netname=JD4
}
N 46600 52000 47100 52000 4
{
T 46700 52000 5 10 1 1 0 0 1
netname=JD5
}
N 49000 53500 49000 54000 4
{
T 49000 53600 5 10 1 1 90 0 1
netname=JD7
}
N 46600 49200 47100 49200 4
{
T 46700 49200 5 10 1 1 0 0 1
netname=JA1
}
N 51000 47400 51000 47900 4
{
T 51000 47500 5 10 1 1 90 0 1
netname=JA2
}
N 50600 47400 50600 47900 4
{
T 50600 47500 5 10 1 1 90 0 1
netname=JA3
}
N 50200 47400 50200 47900 4
{
T 50200 47500 5 10 1 1 90 0 1
netname=JB0
}
N 49800 47400 49800 47900 4
{
T 49800 47500 5 10 1 1 90 0 1
netname=JB1
}
N 49400 47400 49400 47900 4
{
T 49400 47300 5 10 1 1 90 0 1
netname=SPI_SCLK
}
N 49000 47400 49000 47900 4
{
T 49000 47300 5 10 1 1 90 0 1
netname=SPI_MOSI
}
N 46600 49800 47100 49800 4
{
T 46700 49800 5 10 1 1 0 0 1
netname=JC0
}
N 46600 50200 47100 50200 4
{
T 46700 50200 5 10 1 1 0 0 1
netname=JC1
}
N 46600 50600 47100 50600 4
{
T 46700 50600 5 10 1 1 0 0 1
netname=JC2
}
N 46600 51000 47100 51000 4
{
T 46700 51000 5 10 1 1 0 0 1
netname=JC3
}
N 46600 51400 47100 51400 4
{
T 46700 51400 5 10 1 1 0 0 1
netname=JD0
}
N 46600 51800 47100 51800 4
{
T 46700 51800 5 10 1 1 0 0 1
netname=JD1
}
N 46600 52200 47100 52200 4
{
T 46700 52200 5 10 1 1 0 0 1
netname=JD2
}
C 48500 46600 1 0 0 EMBEDDEDgnd-1.sym
[
T 48800 46650 8 10 0 0 0 0 1
net=GND:1
P 48600 46700 48600 46900 1 0 1
{
T 48658 46761 5 4 0 1 0 0 1
pinnumber=1
T 48658 46761 5 4 0 0 0 0 1
pinseq=1
T 48658 46761 5 4 0 1 0 0 1
pinlabel=1
T 48658 46761 5 4 0 1 0 0 1
pintype=pwr
}
L 48500 46700 48700 46700 3 0 0 0 -1 -1
L 48555 46650 48645 46650 3 0 0 0 -1 -1
L 48580 46610 48620 46610 3 0 0 0 -1 -1
]
N 48600 47900 48600 46900 4
N 51200 47900 51200 47200 4
N 48600 47200 53100 47200 4
N 52700 52200 53100 52200 4
N 53100 47200 53100 52200 4
N 53100 52000 52700 52000 4
N 52700 51400 53100 51400 4
N 52700 50400 53100 50400 4
N 52700 49800 53100 49800 4
N 52700 49400 53100 49400 4
N 52700 49600 52900 49600 4
N 52900 49600 52900 52800 4
N 52700 50600 52900 50600 4
N 52700 51200 52900 51200 4
C 47500 53200 1 0 0 EMBEDDEDgnd-1.sym
[
T 47800 53250 8 10 0 0 0 0 1
net=GND:1
P 47600 53300 47600 53500 1 0 1
{
T 47658 53361 5 4 0 1 0 0 1
pinnumber=1
T 47658 53361 5 4 0 0 0 0 1
pinseq=1
T 47658 53361 5 4 0 1 0 0 1
pinlabel=1
T 47658 53361 5 4 0 1 0 0 1
pintype=pwr
}
L 47500 53300 47700 53300 3 0 0 0 -1 -1
L 47555 53250 47645 53250 3 0 0 0 -1 -1
L 47580 53210 47620 53210 3 0 0 0 -1 -1
]
N 50200 53500 50200 54200 4
N 50200 54200 47600 54200 4
N 47600 54200 47600 53500 4
N 49400 53500 49400 54200 4
N 48600 53500 48600 54200 4
C 47400 47900 1 0 0 EMBEDDEDgeneric-power.sym
[
T 47600 48150 8 10 0 1 0 3 1
net=Vcc:1
P 47600 47900 47600 48100 1 0 0
{
T 47650 47950 5 6 0 1 0 0 1
pintype=pwr
T 47650 47950 5 6 0 1 0 0 1
pinlabel=1
T 47650 47950 5 6 0 0 0 0 1
pinseq=1
T 47650 47950 5 6 0 1 0 0 1
pinnumber=1
}
L 47450 48100 47750 48100 3 0 0 0 -1 -1
]
{
T 47600 48150 5 10 0 1 0 3 1
net=DVDD:1
T 47400 48100 5 10 1 1 0 0 1
value=DVDD
}
N 48400 47900 47600 47900 4
C 48200 54500 1 0 0 EMBEDDEDgeneric-power.sym
[
T 48400 54750 8 10 0 1 0 3 1
net=Vcc:1
P 48400 54500 48400 54700 1 0 0
{
T 48450 54550 5 6 0 1 0 0 1
pintype=pwr
T 48450 54550 5 6 0 1 0 0 1
pinlabel=1
T 48450 54550 5 6 0 0 0 0 1
pinseq=1
T 48450 54550 5 6 0 1 0 0 1
pinnumber=1
}
L 48250 54700 48550 54700 3 0 0 0 -1 -1
]
{
T 48400 54750 5 10 0 1 0 3 1
net=DVDD:1
T 48200 54700 5 10 1 1 0 0 1
value=DVDD
}
N 48400 53500 48400 54500 4
N 48400 54400 49600 54400 4
N 49200 54400 49200 53500 4
N 49600 54400 49600 53500 4
C 51300 54600 1 90 0 EMBEDDEDcapacitor-1.sym
[
T 50600 54800 5 10 0 0 90 0 1
device=CAPACITOR
T 50800 54800 8 10 0 1 90 0 1
refdes=C?
T 50000 54800 5 10 0 0 90 0 1
description=capacitor
T 50200 54800 5 10 0 0 90 0 1
numslots=0
T 50400 54800 5 10 0 0 90 0 1
symversion=0.1
P 51100 54600 51100 54800 1 0 0
{
T 51050 54750 5 8 0 1 90 6 1
pinnumber=1
T 51150 54750 5 8 0 1 90 8 1
pinseq=1
T 51100 54800 9 8 0 1 90 0 1
pinlabel=1
T 51100 54800 5 8 0 1 90 2 1
pintype=pas
}
P 51100 55500 51100 55300 1 0 0
{
T 51050 55350 5 8 0 1 90 0 1
pinnumber=2
T 51150 55350 5 8 0 1 90 2 1
pinseq=2
T 51100 55300 9 8 0 1 90 6 1
pinlabel=2
T 51100 55300 5 8 0 1 90 8 1
pintype=pas
}
L 50900 55000 51300 55000 3 0 0 0 -1 -1
L 50900 55100 51300 55100 3 0 0 0 -1 -1
L 51100 55300 51100 55100 3 0 0 0 -1 -1
L 51100 55000 51100 54800 3 0 0 0 -1 -1
]
{
T 50600 54800 5 10 0 0 90 0 1
device=CAPACITOR
T 50400 54800 5 10 0 0 90 0 1
symversion=0.1
T 51300 54600 5 10 0 0 0 0 1
footprint=my_0402_sm
T 50800 55300 5 10 1 1 180 0 1
refdes=C111
T 50500 54900 5 10 1 1 0 0 1
value=33pf
}
C 52400 54600 1 90 0 EMBEDDEDcapacitor-1.sym
[
T 51700 54800 5 10 0 0 90 0 1
device=CAPACITOR
T 51900 54800 8 10 0 1 90 0 1
refdes=C?
T 51100 54800 5 10 0 0 90 0 1
description=capacitor
T 51300 54800 5 10 0 0 90 0 1
numslots=0
T 51500 54800 5 10 0 0 90 0 1
symversion=0.1
P 52200 54600 52200 54800 1 0 0
{
T 52150 54750 5 8 0 1 90 6 1
pinnumber=1
T 52250 54750 5 8 0 1 90 8 1
pinseq=1
T 52200 54800 9 8 0 1 90 0 1
pinlabel=1
T 52200 54800 5 8 0 1 90 2 1
pintype=pas
}
P 52200 55500 52200 55300 1 0 0
{
T 52150 55350 5 8 0 1 90 0 1
pinnumber=2
T 52250 55350 5 8 0 1 90 2 1
pinseq=2
T 52200 55300 9 8 0 1 90 6 1
pinlabel=2
T 52200 55300 5 8 0 1 90 8 1
pintype=pas
}
L 52000 55000 52400 55000 3 0 0 0 -1 -1
L 52000 55100 52400 55100 3 0 0 0 -1 -1
L 52200 55300 52200 55100 3 0 0 0 -1 -1
L 52200 55000 52200 54800 3 0 0 0 -1 -1
]
{
T 51700 54800 5 10 0 0 90 0 1
device=CAPACITOR
T 51500 54800 5 10 0 0 90 0 1
symversion=0.1
T 52400 54600 5 10 0 0 0 0 1
footprint=my_0402_sm
T 51900 55300 5 10 1 1 180 0 1
refdes=C110
T 51600 54900 5 10 1 1 0 0 1
value=33pf
}
C 51000 54300 1 0 0 EMBEDDEDgnd-1.sym
[
T 51300 54350 8 10 0 0 0 0 1
net=GND:1
P 51100 54400 51100 54600 1 0 1
{
T 51158 54461 5 4 0 1 0 0 1
pinnumber=1
T 51158 54461 5 4 0 0 0 0 1
pinseq=1
T 51158 54461 5 4 0 1 0 0 1
pinlabel=1
T 51158 54461 5 4 0 1 0 0 1
pintype=pwr
}
L 51000 54400 51200 54400 3 0 0 0 -1 -1
L 51055 54350 51145 54350 3 0 0 0 -1 -1
L 51080 54310 51120 54310 3 0 0 0 -1 -1
]
C 52100 54300 1 0 0 EMBEDDEDgnd-1.sym
[
T 52400 54350 8 10 0 0 0 0 1
net=GND:1
P 52200 54400 52200 54600 1 0 1
{
T 52258 54461 5 4 0 1 0 0 1
pinnumber=1
T 52258 54461 5 4 0 0 0 0 1
pinseq=1
T 52258 54461 5 4 0 1 0 0 1
pinlabel=1
T 52258 54461 5 4 0 1 0 0 1
pintype=pwr
}
L 52100 54400 52300 54400 3 0 0 0 -1 -1
L 52155 54350 52245 54350 3 0 0 0 -1 -1
L 52180 54310 52220 54310 3 0 0 0 -1 -1
]
N 50700 55500 51400 55500 4
{
T 50600 55500 5 10 1 1 0 0 1
netname=XTAL
}
N 51900 55500 53000 55500 4
{
T 52200 55500 5 10 1 1 0 0 1
netname=OSCIN
}
C 51400 55300 1 0 0 EMBEDDEDxtal-small.sym
[
T 51600 56200 5 10 0 0 0 0 1
numslots=0
T 51600 56400 5 10 0 0 0 0 1
description=crystal
T 51650 55700 8 8 0 1 0 4 1
refdes=X?
T 51600 56000 5 10 0 0 0 0 1
device=CRYSTAL
B 51625 55425 50 150 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
L 51600 55500 51500 55500 3 0 0 0 -1 -1
L 51800 55500 51700 55500 3 0 0 0 -1 -1
L 51700 55600 51700 55400 3 0 0 0 -1 -1
L 51600 55600 51600 55400 3 0 0 0 -1 -1
P 51900 55500 51800 55500 1 0 0
{
T 51850 55550 5 8 0 1 0 0 1
pinnumber=2
T 51850 55450 5 8 0 1 0 2 1
pinseq=2
T 51800 55500 9 8 0 1 0 6 1
pinlabel=2
T 51800 55500 5 8 0 1 0 8 1
pintype=pas
}
P 51400 55500 51500 55500 1 0 0
{
T 51550 55550 5 8 0 1 0 6 1
pinnumber=1
T 51550 55450 5 8 0 1 0 8 1
pinseq=1
T 51600 55500 9 8 0 1 0 0 1
pinlabel=1
T 51600 55500 5 8 0 1 0 2 1
pintype=pas
}
]
{
T 51600 56000 5 10 0 0 0 0 1
device=CRYSTAL
T 51400 55300 5 10 0 0 0 0 1
footprint=XTAL_7A
T 51650 55850 5 8 1 1 0 6 1
refdes=X201
T 51450 55650 5 8 1 1 0 0 1
value=40 MHz
}
N 49800 53500 49800 54900 4
{
T 49800 54500 5 10 1 1 90 0 1
netname=XTAL
}
N 50000 53500 50000 54900 4
{
T 50000 54300 5 10 1 1 90 0 1
netname=OSCIN
}
N 51200 53900 55900 53900 4
N 51200 53500 51200 53900 4
N 52700 51800 53300 51800 4
C 55400 48000 1 90 0 EMBEDDEDcapacitor-1.sym
[
T 54700 48200 5 10 0 0 90 0 1
device=CAPACITOR
T 54900 48200 8 10 0 1 90 0 1
refdes=C?
T 54100 48200 5 10 0 0 90 0 1
description=capacitor
T 54300 48200 5 10 0 0 90 0 1
numslots=0
T 54500 48200 5 10 0 0 90 0 1
symversion=0.1
P 55200 48000 55200 48200 1 0 0
{
T 55150 48150 5 8 0 1 90 6 1
pinnumber=1
T 55250 48150 5 8 0 1 90 8 1
pinseq=1
T 55200 48200 9 8 0 1 90 0 1
pinlabel=1
T 55200 48200 5 8 0 1 90 2 1
pintype=pas
}
P 55200 48900 55200 48700 1 0 0
{
T 55150 48750 5 8 0 1 90 0 1
pinnumber=2
T 55250 48750 5 8 0 1 90 2 1
pinseq=2
T 55200 48700 9 8 0 1 90 6 1
pinlabel=2
T 55200 48700 5 8 0 1 90 8 1
pintype=pas
}
L 55000 48400 55400 48400 3 0 0 0 -1 -1
L 55000 48500 55400 48500 3 0 0 0 -1 -1
L 55200 48700 55200 48500 3 0 0 0 -1 -1
L 55200 48400 55200 48200 3 0 0 0 -1 -1
]
{
T 54700 48200 5 10 0 0 90 0 1
device=CAPACITOR
T 55000 48700 5 10 1 1 180 0 1
refdes=C107
T 54300 48200 5 10 1 1 0 0 1
value=10uF 10V
T 55400 48000 5 10 0 0 0 0 1
footprint=my_0805
}
C 54200 48000 1 90 0 EMBEDDEDcapacitor-1.sym
[
T 53500 48200 5 10 0 0 90 0 1
device=CAPACITOR
T 53700 48200 8 10 0 1 90 0 1
refdes=C?
T 52900 48200 5 10 0 0 90 0 1
description=capacitor
T 53100 48200 5 10 0 0 90 0 1
numslots=0
T 53300 48200 5 10 0 0 90 0 1
symversion=0.1
P 54000 48000 54000 48200 1 0 0
{
T 53950 48150 5 8 0 1 90 6 1
pinnumber=1
T 54050 48150 5 8 0 1 90 8 1
pinseq=1
T 54000 48200 9 8 0 1 90 0 1
pinlabel=1
T 54000 48200 5 8 0 1 90 2 1
pintype=pas
}
P 54000 48900 54000 48700 1 0 0
{
T 53950 48750 5 8 0 1 90 0 1
pinnumber=2
T 54050 48750 5 8 0 1 90 2 1
pinseq=2
T 54000 48700 9 8 0 1 90 6 1
pinlabel=2
T 54000 48700 5 8 0 1 90 8 1
pintype=pas
}
L 53800 48400 54200 48400 3 0 0 0 -1 -1
L 53800 48500 54200 48500 3 0 0 0 -1 -1
L 54000 48700 54000 48500 3 0 0 0 -1 -1
L 54000 48400 54000 48200 3 0 0 0 -1 -1
]
{
T 53500 48200 5 10 0 0 90 0 1
device=CAPACITOR
T 53700 48500 5 10 1 1 180 0 1
value=0.1uf
T 54200 48000 5 10 0 0 0 0 1
footprint=my_0402_sm
T 53700 48700 5 10 1 1 180 0 1
refdes=C106
}
N 52700 49200 56300 49200 4
N 54000 49200 54000 48900 4
N 51400 47900 51400 47700 4
N 51400 47700 55500 47700 4
N 54000 47700 54000 48000 4
C 55700 46800 1 90 0 EMBEDDEDcapacitor-1.sym
[
T 55000 47000 5 10 0 0 90 0 1
device=CAPACITOR
T 55200 47000 8 10 0 1 90 0 1
refdes=C?
T 54400 47000 5 10 0 0 90 0 1
description=capacitor
T 54600 47000 5 10 0 0 90 0 1
numslots=0
T 54800 47000 5 10 0 0 90 0 1
symversion=0.1
P 55500 46800 55500 47000 1 0 0
{
T 55450 46950 5 8 0 1 90 6 1
pinnumber=1
T 55550 46950 5 8 0 1 90 8 1
pinseq=1
T 55500 47000 9 8 0 1 90 0 1
pinlabel=1
T 55500 47000 5 8 0 1 90 2 1
pintype=pas
}
P 55500 47700 55500 47500 1 0 0
{
T 55450 47550 5 8 0 1 90 0 1
pinnumber=2
T 55550 47550 5 8 0 1 90 2 1
pinseq=2
T 55500 47500 9 8 0 1 90 6 1
pinlabel=2
T 55500 47500 5 8 0 1 90 8 1
pintype=pas
}
L 55300 47200 55700 47200 3 0 0 0 -1 -1
L 55300 47300 55700 47300 3 0 0 0 -1 -1
L 55500 47500 55500 47300 3 0 0 0 -1 -1
L 55500 47200 55500 47000 3 0 0 0 -1 -1
]
{
T 55000 47000 5 10 0 0 90 0 1
device=CAPACITOR
T 55200 47300 5 10 1 1 180 0 1
value=0.1uf
T 55700 46800 5 10 0 0 0 0 1
footprint=my_0402_sm
T 55200 47500 5 10 1 1 180 0 1
refdes=C113
}
C 56500 48000 1 90 0 EMBEDDEDcapacitor-1.sym
[
T 55800 48200 5 10 0 0 90 0 1
device=CAPACITOR
T 56000 48200 8 10 0 1 90 0 1
refdes=C?
T 55200 48200 5 10 0 0 90 0 1
description=capacitor
T 55400 48200 5 10 0 0 90 0 1
numslots=0
T 55600 48200 5 10 0 0 90 0 1
symversion=0.1
P 56300 48000 56300 48200 1 0 0
{
T 56250 48150 5 8 0 1 90 6 1
pinnumber=1
T 56350 48150 5 8 0 1 90 8 1
pinseq=1
T 56300 48200 9 8 0 1 90 0 1
pinlabel=1
T 56300 48200 5 8 0 1 90 2 1
pintype=pas
}
P 56300 48900 56300 48700 1 0 0
{
T 56250 48750 5 8 0 1 90 0 1
pinnumber=2
T 56350 48750 5 8 0 1 90 2 1
pinseq=2
T 56300 48700 9 8 0 1 90 6 1
pinlabel=2
T 56300 48700 5 8 0 1 90 8 1
pintype=pas
}
L 56100 48400 56500 48400 3 0 0 0 -1 -1
L 56100 48500 56500 48500 3 0 0 0 -1 -1
L 56300 48700 56300 48500 3 0 0 0 -1 -1
L 56300 48400 56300 48200 3 0 0 0 -1 -1
]
{
T 55800 48200 5 10 0 0 90 0 1
device=CAPACITOR
T 56000 48400 5 10 1 1 180 0 1
value=0.1uf
T 56500 48000 5 10 0 0 0 0 1
footprint=my_0402_sm
T 56100 48700 5 10 1 1 180 0 1
refdes=C108
}
C 55400 46500 1 0 0 EMBEDDEDgnd-1.sym
[
T 55700 46550 8 10 0 0 0 0 1
net=GND:1
P 55500 46600 55500 46800 1 0 1
{
T 55558 46661 5 4 0 1 0 0 1
pinnumber=1
T 55558 46661 5 4 0 0 0 0 1
pinseq=1
T 55558 46661 5 4 0 1 0 0 1
pinlabel=1
T 55558 46661 5 4 0 1 0 0 1
pintype=pwr
}
L 55400 46600 55600 46600 3 0 0 0 -1 -1
L 55455 46550 55545 46550 3 0 0 0 -1 -1
L 55480 46510 55520 46510 3 0 0 0 -1 -1
]
C 56200 47700 1 0 0 EMBEDDEDgnd-1.sym
[
T 56500 47750 8 10 0 0 0 0 1
net=GND:1
P 56300 47800 56300 48000 1 0 1
{
T 56358 47861 5 4 0 1 0 0 1
pinnumber=1
T 56358 47861 5 4 0 0 0 0 1
pinseq=1
T 56358 47861 5 4 0 1 0 0 1
pinlabel=1
T 56358 47861 5 4 0 1 0 0 1
pintype=pwr
}
L 56200 47800 56400 47800 3 0 0 0 -1 -1
L 56255 47750 56345 47750 3 0 0 0 -1 -1
L 56280 47710 56320 47710 3 0 0 0 -1 -1
]
N 55200 49200 55200 48900 4
N 56300 48900 56300 49200 4
N 55200 47700 55200 48000 4
C 54100 51300 1 90 0 EMBEDDEDcapacitor-1.sym
[
T 53400 51500 5 10 0 0 90 0 1
device=CAPACITOR
T 53600 51500 8 10 0 1 90 0 1
refdes=C?
T 52800 51500 5 10 0 0 90 0 1
description=capacitor
T 53000 51500 5 10 0 0 90 0 1
numslots=0
T 53200 51500 5 10 0 0 90 0 1
symversion=0.1
P 53900 51300 53900 51500 1 0 0
{
T 53850 51450 5 8 0 1 90 6 1
pinnumber=1
T 53950 51450 5 8 0 1 90 8 1
pinseq=1
T 53900 51500 9 8 0 1 90 0 1
pinlabel=1
T 53900 51500 5 8 0 1 90 2 1
pintype=pas
}
P 53900 52200 53900 52000 1 0 0
{
T 53850 52050 5 8 0 1 90 0 1
pinnumber=2
T 53950 52050 5 8 0 1 90 2 1
pinseq=2
T 53900 52000 9 8 0 1 90 6 1
pinlabel=2
T 53900 52000 5 8 0 1 90 8 1
pintype=pas
}
L 53700 51700 54100 51700 3 0 0 0 -1 -1
L 53700 51800 54100 51800 3 0 0 0 -1 -1
L 53900 52000 53900 51800 3 0 0 0 -1 -1
L 53900 51700 53900 51500 3 0 0 0 -1 -1
]
{
T 53400 51500 5 10 0 0 90 0 1
device=CAPACITOR
T 54100 51300 5 10 0 0 0 0 1
footprint=my_0402_sm
T 54600 51700 5 10 1 1 180 0 1
value=0.1uf
T 54600 51900 5 10 1 1 180 0 1
refdes=C109
}
C 53800 51000 1 0 0 EMBEDDEDgnd-1.sym
[
T 54100 51050 8 10 0 0 0 0 1
net=GND:1
P 53900 51100 53900 51300 1 0 1
{
T 53958 51161 5 4 0 1 0 0 1
pinnumber=1
T 53958 51161 5 4 0 0 0 0 1
pinseq=1
T 53958 51161 5 4 0 1 0 0 1
pinlabel=1
T 53958 51161 5 4 0 1 0 0 1
pintype=pwr
}
L 53800 51100 54000 51100 3 0 0 0 -1 -1
L 53855 51050 53945 51050 3 0 0 0 -1 -1
L 53880 51010 53920 51010 3 0 0 0 -1 -1
]
N 52700 51000 53600 51000 4
N 52700 50800 54700 50800 4
C 54900 51000 1 0 0 EMBEDDEDgnd-1.sym
[
T 55200 51050 8 10 0 0 0 0 1
net=GND:1
P 55000 51100 55000 51300 1 0 1
{
T 55058 51161 5 4 0 1 0 0 1
pinnumber=1
T 55058 51161 5 4 0 0 0 0 1
pinseq=1
T 55058 51161 5 4 0 1 0 0 1
pinlabel=1
T 55058 51161 5 4 0 1 0 0 1
pintype=pwr
}
L 54900 51100 55100 51100 3 0 0 0 -1 -1
L 54955 51050 55045 51050 3 0 0 0 -1 -1
L 54980 51010 55020 51010 3 0 0 0 -1 -1
]
C 55100 51300 1 90 0 EMBEDDEDresistor-1.sym
[
T 54700 51600 5 10 0 0 90 0 1
device=RESISTOR
T 54800 51500 8 10 0 1 90 0 1
refdes=R?
T 55100 51300 8 10 0 1 90 0 1
pins=2
T 55100 51300 8 10 0 1 90 0 1
class=DISCRETE
L 54900 51900 55100 51800 3 0 0 0 -1 -1
L 55100 51800 54900 51700 3 0 0 0 -1 -1
L 54900 51700 55100 51600 3 0 0 0 -1 -1
L 55100 51600 54900 51500 3 0 0 0 -1 -1
L 54900 51900 55100 52000 3 0 0 0 -1 -1
L 55100 52000 55000 52050 3 0 0 0 -1 -1
P 55000 52200 55000 52050 1 0 0
{
T 54950 52100 5 8 0 1 90 0 1
pintype=pas
T 54950 52100 5 8 0 1 90 0 1
pinlabel=2
T 54950 52100 5 8 0 0 90 0 1
pinseq=2
T 54950 52100 5 8 0 1 90 0 1
pinnumber=2
}
P 55000 51300 55000 51452 1 0 0
{
T 54950 51400 5 8 0 1 90 0 1
pintype=pas
T 54950 51400 5 8 0 1 90 0 1
pinlabel=1
T 54950 51400 5 8 0 0 90 0 1
pinseq=1
T 54950 51400 5 8 0 1 90 0 1
pinnumber=1
}
L 54900 51501 55000 51450 3 0 0 0 -1 -1
]
{
T 54700 51600 5 10 0 0 90 0 1
device=RESISTOR
T 55200 51600 5 10 1 1 0 0 1
value=1.96k
T 55100 51300 5 10 0 1 0 0 1
footprint=my_0402_sm
T 55200 51800 5 10 1 1 0 0 1
refdes=R106
}
N 52700 50200 55400 50200 4
N 52700 50000 55900 50000 4
C 46300 43800 1 90 0 EMBEDDEDcapacitor-1.sym
[
T 45600 44000 5 10 0 0 90 0 1
device=CAPACITOR
T 45800 44000 8 10 0 1 90 0 1
refdes=C?
T 45000 44000 5 10 0 0 90 0 1
description=capacitor
T 45200 44000 5 10 0 0 90 0 1
numslots=0
T 45400 44000 5 10 0 0 90 0 1
symversion=0.1
P 46100 43800 46100 44000 1 0 0
{
T 46050 43950 5 8 0 1 90 6 1
pinnumber=1
T 46150 43950 5 8 0 1 90 8 1
pinseq=1
T 46100 44000 9 8 0 1 90 0 1
pinlabel=1
T 46100 44000 5 8 0 1 90 2 1
pintype=pas
}
P 46100 44700 46100 44500 1 0 0
{
T 46050 44550 5 8 0 1 90 0 1
pinnumber=2
T 46150 44550 5 8 0 1 90 2 1
pinseq=2
T 46100 44500 9 8 0 1 90 6 1
pinlabel=2
T 46100 44500 5 8 0 1 90 8 1
pintype=pas
}
L 45900 44200 46300 44200 3 0 0 0 -1 -1
L 45900 44300 46300 44300 3 0 0 0 -1 -1
L 46100 44500 46100 44300 3 0 0 0 -1 -1
L 46100 44200 46100 44000 3 0 0 0 -1 -1
]
{
T 45600 44000 5 10 0 0 90 0 1
device=CAPACITOR
T 45800 44300 5 10 1 1 180 0 1
value=0.1uf
T 46300 43800 5 10 0 0 0 0 1
footprint=my_0402_sm
T 45800 44500 5 10 1 1 180 0 1
refdes=C117
}
C 46000 43500 1 0 0 EMBEDDEDgnd-1.sym
[
T 46300 43550 8 10 0 0 0 0 1
net=GND:1
P 46100 43600 46100 43800 1 0 1
{
T 46158 43661 5 4 0 1 0 0 1
pinnumber=1
T 46158 43661 5 4 0 0 0 0 1
pinseq=1
T 46158 43661 5 4 0 1 0 0 1
pinlabel=1
T 46158 43661 5 4 0 1 0 0 1
pintype=pwr
}
L 46000 43600 46200 43600 3 0 0 0 -1 -1
L 46055 43550 46145 43550 3 0 0 0 -1 -1
L 46080 43510 46120 43510 3 0 0 0 -1 -1
]
C 47300 43800 1 90 0 EMBEDDEDcapacitor-1.sym
[
T 46600 44000 5 10 0 0 90 0 1
device=CAPACITOR
T 46800 44000 8 10 0 1 90 0 1
refdes=C?
T 46000 44000 5 10 0 0 90 0 1
description=capacitor
T 46200 44000 5 10 0 0 90 0 1
numslots=0
T 46400 44000 5 10 0 0 90 0 1
symversion=0.1
P 47100 43800 47100 44000 1 0 0
{
T 47050 43950 5 8 0 1 90 6 1
pinnumber=1
T 47150 43950 5 8 0 1 90 8 1
pinseq=1
T 47100 44000 9 8 0 1 90 0 1
pinlabel=1
T 47100 44000 5 8 0 1 90 2 1
pintype=pas
}
P 47100 44700 47100 44500 1 0 0
{
T 47050 44550 5 8 0 1 90 0 1
pinnumber=2
T 47150 44550 5 8 0 1 90 2 1
pinseq=2
T 47100 44500 9 8 0 1 90 6 1
pinlabel=2
T 47100 44500 5 8 0 1 90 8 1
pintype=pas
}
L 46900 44200 47300 44200 3 0 0 0 -1 -1
L 46900 44300 47300 44300 3 0 0 0 -1 -1
L 47100 44500 47100 44300 3 0 0 0 -1 -1
L 47100 44200 47100 44000 3 0 0 0 -1 -1
]
{
T 46600 44000 5 10 0 0 90 0 1
device=CAPACITOR
T 47300 43800 5 10 0 0 0 0 1
footprint=my_0402_sm
T 46800 44300 5 10 1 1 180 0 1
value=0.1uf
T 46800 44500 5 10 1 1 180 0 1
refdes=C118
}
C 47000 43500 1 0 0 EMBEDDEDgnd-1.sym
[
T 47300 43550 8 10 0 0 0 0 1
net=GND:1
P 47100 43600 47100 43800 1 0 1
{
T 47158 43661 5 4 0 1 0 0 1
pinnumber=1
T 47158 43661 5 4 0 0 0 0 1
pinseq=1
T 47158 43661 5 4 0 1 0 0 1
pinlabel=1
T 47158 43661 5 4 0 1 0 0 1
pintype=pwr
}
L 47000 43600 47200 43600 3 0 0 0 -1 -1
L 47055 43550 47145 43550 3 0 0 0 -1 -1
L 47080 43510 47120 43510 3 0 0 0 -1 -1
]
C 48300 43800 1 90 0 EMBEDDEDcapacitor-1.sym
[
T 47600 44000 5 10 0 0 90 0 1
device=CAPACITOR
T 47800 44000 8 10 0 1 90 0 1
refdes=C?
T 47000 44000 5 10 0 0 90 0 1
description=capacitor
T 47200 44000 5 10 0 0 90 0 1
numslots=0
T 47400 44000 5 10 0 0 90 0 1
symversion=0.1
P 48100 43800 48100 44000 1 0 0
{
T 48050 43950 5 8 0 1 90 6 1
pinnumber=1
T 48150 43950 5 8 0 1 90 8 1
pinseq=1
T 48100 44000 9 8 0 1 90 0 1
pinlabel=1
T 48100 44000 5 8 0 1 90 2 1
pintype=pas
}
P 48100 44700 48100 44500 1 0 0
{
T 48050 44550 5 8 0 1 90 0 1
pinnumber=2
T 48150 44550 5 8 0 1 90 2 1
pinseq=2
T 48100 44500 9 8 0 1 90 6 1
pinlabel=2
T 48100 44500 5 8 0 1 90 8 1
pintype=pas
}
L 47900 44200 48300 44200 3 0 0 0 -1 -1
L 47900 44300 48300 44300 3 0 0 0 -1 -1
L 48100 44500 48100 44300 3 0 0 0 -1 -1
L 48100 44200 48100 44000 3 0 0 0 -1 -1
]
{
T 47600 44000 5 10 0 0 90 0 1
device=CAPACITOR
T 48300 43800 5 10 0 0 0 0 1
footprint=my_0402_sm
T 47800 44300 5 10 1 1 180 0 1
value=0.1uf
T 47800 44500 5 10 1 1 180 0 1
refdes=C119
}
C 48000 43500 1 0 0 EMBEDDEDgnd-1.sym
[
T 48300 43550 8 10 0 0 0 0 1
net=GND:1
P 48100 43600 48100 43800 1 0 1
{
T 48158 43661 5 4 0 1 0 0 1
pinnumber=1
T 48158 43661 5 4 0 0 0 0 1
pinseq=1
T 48158 43661 5 4 0 1 0 0 1
pinlabel=1
T 48158 43661 5 4 0 1 0 0 1
pintype=pwr
}
L 48000 43600 48200 43600 3 0 0 0 -1 -1
L 48055 43550 48145 43550 3 0 0 0 -1 -1
L 48080 43510 48120 43510 3 0 0 0 -1 -1
]
C 49300 43800 1 90 0 EMBEDDEDcapacitor-1.sym
[
T 48600 44000 5 10 0 0 90 0 1
device=CAPACITOR
T 48800 44000 8 10 0 1 90 0 1
refdes=C?
T 48000 44000 5 10 0 0 90 0 1
description=capacitor
T 48200 44000 5 10 0 0 90 0 1
numslots=0
T 48400 44000 5 10 0 0 90 0 1
symversion=0.1
P 49100 43800 49100 44000 1 0 0
{
T 49050 43950 5 8 0 1 90 6 1
pinnumber=1
T 49150 43950 5 8 0 1 90 8 1
pinseq=1
T 49100 44000 9 8 0 1 90 0 1
pinlabel=1
T 49100 44000 5 8 0 1 90 2 1
pintype=pas
}
P 49100 44700 49100 44500 1 0 0
{
T 49050 44550 5 8 0 1 90 0 1
pinnumber=2
T 49150 44550 5 8 0 1 90 2 1
pinseq=2
T 49100 44500 9 8 0 1 90 6 1
pinlabel=2
T 49100 44500 5 8 0 1 90 8 1
pintype=pas
}
L 48900 44200 49300 44200 3 0 0 0 -1 -1
L 48900 44300 49300 44300 3 0 0 0 -1 -1
L 49100 44500 49100 44300 3 0 0 0 -1 -1
L 49100 44200 49100 44000 3 0 0 0 -1 -1
]
{
T 48600 44000 5 10 0 0 90 0 1
device=CAPACITOR
T 49300 43800 5 10 0 0 0 0 1
footprint=my_0402_sm
T 48800 44300 5 10 1 1 180 0 1
value=0.1uf
T 48800 44500 5 10 1 1 180 0 1
refdes=C120
}
C 49000 43500 1 0 0 EMBEDDEDgnd-1.sym
[
T 49300 43550 8 10 0 0 0 0 1
net=GND:1
P 49100 43600 49100 43800 1 0 1
{
T 49158 43661 5 4 0 1 0 0 1
pinnumber=1
T 49158 43661 5 4 0 0 0 0 1
pinseq=1
T 49158 43661 5 4 0 1 0 0 1
pinlabel=1
T 49158 43661 5 4 0 1 0 0 1
pintype=pwr
}
L 49000 43600 49200 43600 3 0 0 0 -1 -1
L 49055 43550 49145 43550 3 0 0 0 -1 -1
L 49080 43510 49120 43510 3 0 0 0 -1 -1
]
N 43800 44700 50100 44700 4
C 45100 41100 1 0 0 EMBEDDEDgnd-1.sym
[
T 45400 41150 8 10 0 0 0 0 1
net=GND:1
P 45200 41200 45200 41400 1 0 1
{
T 45258 41261 5 4 0 1 0 0 1
pinnumber=1
T 45258 41261 5 4 0 0 0 0 1
pinseq=1
T 45258 41261 5 4 0 1 0 0 1
pinlabel=1
T 45258 41261 5 4 0 1 0 0 1
pintype=pwr
}
L 45100 41200 45300 41200 3 0 0 0 -1 -1
L 45155 41150 45245 41150 3 0 0 0 -1 -1
L 45180 41110 45220 41110 3 0 0 0 -1 -1
]
C 46400 41400 1 90 0 EMBEDDEDcapacitor-1.sym
[
T 45700 41600 5 10 0 0 90 0 1
device=CAPACITOR
T 45900 41600 8 10 0 1 90 0 1
refdes=C?
T 45100 41600 5 10 0 0 90 0 1
description=capacitor
T 45300 41600 5 10 0 0 90 0 1
numslots=0
T 45500 41600 5 10 0 0 90 0 1
symversion=0.1
P 46200 41400 46200 41600 1 0 0
{
T 46150 41550 5 8 0 1 90 6 1
pinnumber=1
T 46250 41550 5 8 0 1 90 8 1
pinseq=1
T 46200 41600 9 8 0 1 90 0 1
pinlabel=1
T 46200 41600 5 8 0 1 90 2 1
pintype=pas
}
P 46200 42300 46200 42100 1 0 0
{
T 46150 42150 5 8 0 1 90 0 1
pinnumber=2
T 46250 42150 5 8 0 1 90 2 1
pinseq=2
T 46200 42100 9 8 0 1 90 6 1
pinlabel=2
T 46200 42100 5 8 0 1 90 8 1
pintype=pas
}
L 46000 41800 46400 41800 3 0 0 0 -1 -1
L 46000 41900 46400 41900 3 0 0 0 -1 -1
L 46200 42100 46200 41900 3 0 0 0 -1 -1
L 46200 41800 46200 41600 3 0 0 0 -1 -1
]
{
T 45700 41600 5 10 0 0 90 0 1
device=CAPACITOR
T 46400 41400 5 10 0 0 0 0 1
footprint=my_0402_sm
T 45900 41900 5 10 1 1 180 0 1
value=0.1uf
T 45900 42100 5 10 1 1 180 0 1
refdes=C115
}
C 46100 41100 1 0 0 EMBEDDEDgnd-1.sym
[
T 46400 41150 8 10 0 0 0 0 1
net=GND:1
P 46200 41200 46200 41400 1 0 1
{
T 46258 41261 5 4 0 1 0 0 1
pinnumber=1
T 46258 41261 5 4 0 0 0 0 1
pinseq=1
T 46258 41261 5 4 0 1 0 0 1
pinlabel=1
T 46258 41261 5 4 0 1 0 0 1
pintype=pwr
}
L 46100 41200 46300 41200 3 0 0 0 -1 -1
L 46155 41150 46245 41150 3 0 0 0 -1 -1
L 46180 41110 46220 41110 3 0 0 0 -1 -1
]
C 47400 41400 1 90 0 EMBEDDEDcapacitor-1.sym
[
T 46700 41600 5 10 0 0 90 0 1
device=CAPACITOR
T 46900 41600 8 10 0 1 90 0 1
refdes=C?
T 46100 41600 5 10 0 0 90 0 1
description=capacitor
T 46300 41600 5 10 0 0 90 0 1
numslots=0
T 46500 41600 5 10 0 0 90 0 1
symversion=0.1
P 47200 41400 47200 41600 1 0 0
{
T 47150 41550 5 8 0 1 90 6 1
pinnumber=1
T 47250 41550 5 8 0 1 90 8 1
pinseq=1
T 47200 41600 9 8 0 1 90 0 1
pinlabel=1
T 47200 41600 5 8 0 1 90 2 1
pintype=pas
}
P 47200 42300 47200 42100 1 0 0
{
T 47150 42150 5 8 0 1 90 0 1
pinnumber=2
T 47250 42150 5 8 0 1 90 2 1
pinseq=2
T 47200 42100 9 8 0 1 90 6 1
pinlabel=2
T 47200 42100 5 8 0 1 90 8 1
pintype=pas
}
L 47000 41800 47400 41800 3 0 0 0 -1 -1
L 47000 41900 47400 41900 3 0 0 0 -1 -1
L 47200 42100 47200 41900 3 0 0 0 -1 -1
L 47200 41800 47200 41600 3 0 0 0 -1 -1
]
{
T 46700 41600 5 10 0 0 90 0 1
device=CAPACITOR
T 47400 41400 5 10 0 0 0 0 1
footprint=my_0402_sm
T 46900 41900 5 10 1 1 180 0 1
value=0.1uf
T 46900 42100 5 10 1 1 180 0 1
refdes=C116
}
C 47100 41100 1 0 0 EMBEDDEDgnd-1.sym
[
T 47400 41150 8 10 0 0 0 0 1
net=GND:1
P 47200 41200 47200 41400 1 0 1
{
T 47258 41261 5 4 0 1 0 0 1
pinnumber=1
T 47258 41261 5 4 0 0 0 0 1
pinseq=1
T 47258 41261 5 4 0 1 0 0 1
pinlabel=1
T 47258 41261 5 4 0 1 0 0 1
pintype=pwr
}
L 47100 41200 47300 41200 3 0 0 0 -1 -1
L 47155 41150 47245 41150 3 0 0 0 -1 -1
L 47180 41110 47220 41110 3 0 0 0 -1 -1
]
N 47200 42300 44000 42300 4
C 45400 41400 1 90 0 EMBEDDEDcapacitor-1.sym
[
T 44700 41600 5 10 0 0 90 0 1
device=CAPACITOR
T 44900 41600 8 10 0 1 90 0 1
refdes=C?
T 44100 41600 5 10 0 0 90 0 1
description=capacitor
T 44300 41600 5 10 0 0 90 0 1
numslots=0
T 44500 41600 5 10 0 0 90 0 1
symversion=0.1
P 45200 41400 45200 41600 1 0 0
{
T 45150 41550 5 8 0 1 90 6 1
pinnumber=1
T 45250 41550 5 8 0 1 90 8 1
pinseq=1
T 45200 41600 9 8 0 1 90 0 1
pinlabel=1
T 45200 41600 5 8 0 1 90 2 1
pintype=pas
}
P 45200 42300 45200 42100 1 0 0
{
T 45150 42150 5 8 0 1 90 0 1
pinnumber=2
T 45250 42150 5 8 0 1 90 2 1
pinseq=2
T 45200 42100 9 8 0 1 90 6 1
pinlabel=2
T 45200 42100 5 8 0 1 90 8 1
pintype=pas
}
L 45000 41800 45400 41800 3 0 0 0 -1 -1
L 45000 41900 45400 41900 3 0 0 0 -1 -1
L 45200 42100 45200 41900 3 0 0 0 -1 -1
L 45200 41800 45200 41600 3 0 0 0 -1 -1
]
{
T 44700 41600 5 10 0 0 90 0 1
device=CAPACITOR
T 45400 41400 5 10 0 0 0 0 1
footprint=my_0402_sm
T 44900 41900 5 10 1 1 180 0 1
value=0.1uf
T 44900 42100 5 10 1 1 180 0 1
refdes=C114
}
C 50300 43800 1 90 0 EMBEDDEDcapacitor-1.sym
[
T 49600 44000 5 10 0 0 90 0 1
device=CAPACITOR
T 49800 44000 8 10 0 1 90 0 1
refdes=C?
T 49000 44000 5 10 0 0 90 0 1
description=capacitor
T 49200 44000 5 10 0 0 90 0 1
numslots=0
T 49400 44000 5 10 0 0 90 0 1
symversion=0.1
P 50100 43800 50100 44000 1 0 0
{
T 50100 44000 5 8 0 1 90 2 1
pintype=pas
T 50100 44000 9 8 0 1 90 0 1
pinlabel=1
T 50150 43950 5 8 0 1 90 8 1
pinseq=1
T 50050 43950 5 8 0 1 90 6 1
pinnumber=1
}
P 50100 44700 50100 44500 1 0 0
{
T 50100 44500 5 8 0 1 90 8 1
pintype=pas
T 50100 44500 9 8 0 1 90 6 1
pinlabel=2
T 50150 44550 5 8 0 1 90 2 1
pinseq=2
T 50050 44550 5 8 0 1 90 0 1
pinnumber=2
}
L 49900 44200 50300 44200 3 0 0 0 -1 -1
L 49900 44300 50300 44300 3 0 0 0 -1 -1
L 50100 44500 50100 44300 3 0 0 0 -1 -1
L 50100 44200 50100 44000 3 0 0 0 -1 -1
]
{
T 49600 44000 5 10 0 0 90 0 1
device=CAPACITOR
T 50300 43800 5 10 0 0 0 0 1
footprint=my_0402_sm
T 49800 44300 5 10 1 1 180 0 1
value=0.1uf
T 49800 44500 5 10 1 1 180 0 1
refdes=C121
}
C 50000 43500 1 0 0 EMBEDDEDgnd-1.sym
[
T 50300 43550 8 10 0 0 0 0 1
net=GND:1
P 50100 43600 50100 43800 1 0 1
{
T 50158 43661 5 4 0 1 0 0 1
pintype=pwr
T 50158 43661 5 4 0 1 0 0 1
pinlabel=1
T 50158 43661 5 4 0 0 0 0 1
pinseq=1
T 50158 43661 5 4 0 1 0 0 1
pinnumber=1
}
L 50000 43600 50200 43600 3 0 0 0 -1 -1
L 50055 43550 50145 43550 3 0 0 0 -1 -1
L 50080 43510 50120 43510 3 0 0 0 -1 -1
]
N 50600 53500 50600 54400 4
{
T 50600 53700 5 10 1 1 90 0 1
netname=MODE
}
N 50400 53500 50400 54400 4
{
T 50400 53700 5 10 1 1 90 0 1
netname=CONFIG
}
N 48800 53500 48800 55400 4
{
T 48800 55000 5 10 1 1 90 0 1
netname=PDN
}
C 56500 46100 1 0 0 EMBEDDEDio-1.sym
[
T 57400 46300 5 10 0 0 0 0 1
net=IO:1
T 56700 46700 5 10 0 0 0 0 1
device=none
T 56700 46800 5 10 0 0 0 0 1
description=I/O module port
T 57400 46200 5 10 0 1 0 1 1
value=IO
P 56500 46200 56700 46200 1 0 0
{
T 56650 46250 5 10 0 1 0 6 1
pinnumber=1
T 56750 46350 9 10 0 0 0 0 1
pinlabel=I/O
T 56750 46550 5 10 0 0 0 0 1
pinseq=1
T 56750 46450 5 10 0 0 0 0 1
pintype=io
}
L 57200 46300 57300 46200 3 0 0 0 -1 -1
L 57300 46200 57200 46100 3 0 0 0 -1 -1
L 56700 46200 56800 46100 3 0 0 0 -1 -1
L 56800 46300 56700 46200 3 0 0 0 -1 -1
L 56800 46300 57200 46300 3 0 0 0 -1 -1
L 56800 46100 57200 46100 3 0 0 0 -1 -1
]
{
T 57400 46300 5 10 0 0 0 0 1
net=PLL_REF:1
T 57400 46200 5 10 1 1 0 1 1
value=PLL_REF
}
N 48800 47900 48800 46200 4
N 48800 46200 56500 46200 4
N 55700 53300 55900 53300 4
N 55900 52700 53300 52700 4
N 55400 51200 55900 51200 4
N 53300 51800 53300 52700 4
N 54700 52200 55000 52200 4
N 53900 52200 53600 52200 4
N 55400 51200 55400 50200 4
C 57400 52600 1 0 1 EMBEDDEDTC1-1T.sym
[
T 57400 54000 8 10 0 1 0 6 1
refdes=T?
T 57400 54400 8 10 0 0 0 6 1
device=T1-1T-W38
T 57400 54600 8 10 0 0 0 6 1
footprint=MINICIRCUITS_W38
T 57100 54200 8 10 0 1 0 6 1
value=TC1-1T
A 56900 53800 98 90 180 3 0 0 0 -1 -1
A 56900 53600 98 90 180 3 0 0 0 -1 -1
A 56900 53400 98 90 180 3 0 0 0 -1 -1
A 56900 53200 100 90 180 3 0 0 0 -1 -1
A 56400 53800 98 270 180 3 0 0 0 -1 -1
A 56900 53000 98 90 180 3 0 0 0 -1 -1
A 56900 52800 98 90 180 3 0 0 0 -1 -1
A 56400 53600 98 270 180 3 0 0 0 -1 -1
A 56400 53400 98 270 180 3 0 0 0 -1 -1
A 56400 53200 98 270 180 3 0 0 0 -1 -1
A 56400 53000 98 270 180 3 0 0 0 -1 -1
A 56400 52800 98 270 180 3 0 0 0 -1 -1
L 56900 53900 57200 53900 3 0 0 0 -1 -1
L 56900 52700 57200 52700 3 0 0 0 -1 -1
L 56400 53900 56100 53900 3 0 0 0 -1 -1
L 56400 52700 56100 52700 3 0 0 0 -1 -1
L 56700 54000 56700 52600 3 0 0 0 -1 -1
L 56600 54000 56600 52600 3 0 0 0 -1 -1
P 57200 52700 57400 52700 1 0 1
{
T 57200 52700 5 10 0 1 0 6 1
pinlabel=4
T 57200 52700 5 10 0 1 0 6 1
pintype=pas
T 57100 52800 5 10 0 0 0 6 1
pinseq=4
T 57300 52800 5 10 1 1 0 6 1
pinnumber=4
}
P 57200 53900 57400 53900 1 0 1
{
T 57200 53900 5 10 0 1 0 6 1
pinlabel=6
T 57200 53900 5 10 0 0 0 6 1
pintype=pas
T 57200 53800 5 10 0 0 0 6 1
pinseq=6
T 57300 53700 5 10 1 1 0 6 1
pinnumber=6
}
P 56100 52700 55900 52700 1 0 1
{
T 56100 52700 5 10 0 1 0 6 1
pinlabel=3
T 56100 52700 5 10 0 1 0 6 1
pintype=pas
T 56100 52800 5 10 0 0 0 6 1
pinseq=3
T 56100 52800 5 10 1 1 0 6 1
pinnumber=3
}
P 56100 53900 55900 53900 1 0 1
{
T 56100 53900 5 10 0 1 0 6 1
pinlabel=1
T 56100 53900 5 10 0 1 0 6 1
pintype=pas
T 56100 53800 5 10 0 0 0 6 1
pinseq=1
T 56100 53700 5 10 1 1 0 6 1
pinnumber=1
}
L 56400 53300 56100 53300 3 0 0 0 -1 -1
P 56100 53300 55900 53300 1 0 1
{
T 56100 53300 5 10 0 1 0 6 1
pinlabel=2
T 56100 53300 5 10 0 0 0 6 1
pintype=pas
T 56100 53200 5 10 0 0 0 6 1
pinseq=2
T 56100 53400 5 10 1 1 0 6 1
pinnumber=2
}
V 56800 54050 52 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
V 56500 54050 52 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
]
{
T 57400 54000 5 10 1 1 0 6 1
refdes=T101
T 57400 54400 5 10 0 0 0 6 1
device=TC1-1T
T 57400 54600 5 10 0 0 0 6 1
footprint=MINICIRCUITS_AT1521
T 57000 54200 5 10 1 1 0 6 1
value=TC1-1T
}
C 57400 49900 1 0 1 EMBEDDEDADT8-1T.sym
[
T 57400 51300 8 10 0 1 0 6 1
refdes=T?
T 57400 51700 8 10 0 0 0 6 1
device=T1-1T-W38
T 57400 51900 8 10 0 0 0 6 1
footprint=MINICIRCUITS_W38
T 57100 51500 8 10 0 1 0 6 1
value=ADT8-1T
A 56900 51100 98 90 180 3 0 0 0 -1 -1
A 56900 50900 98 90 180 3 0 0 0 -1 -1
A 56900 50700 98 90 180 3 0 0 0 -1 -1
A 56900 50500 100 90 180 3 0 0 0 -1 -1
A 56400 51100 98 270 180 3 0 0 0 -1 -1
A 56900 50300 98 90 180 3 0 0 0 -1 -1
A 56900 50100 98 90 180 3 0 0 0 -1 -1
A 56400 50900 98 270 180 3 0 0 0 -1 -1
A 56400 50700 98 270 180 3 0 0 0 -1 -1
A 56400 50500 98 270 180 3 0 0 0 -1 -1
A 56400 50300 98 270 180 3 0 0 0 -1 -1
A 56400 50100 98 270 180 3 0 0 0 -1 -1
L 56900 51200 57200 51200 3 0 0 0 -1 -1
L 56900 50000 57200 50000 3 0 0 0 -1 -1
L 56400 51200 56100 51200 3 0 0 0 -1 -1
L 56400 50000 56100 50000 3 0 0 0 -1 -1
L 56700 51300 56700 49900 3 0 0 0 -1 -1
L 56600 51300 56600 49900 3 0 0 0 -1 -1
P 56100 51200 55900 51200 1 0 1
{
T 56155 51195 5 10 0 1 0 0 1
pinlabel=4
T 56100 51200 5 10 0 1 0 0 1
pintype=pas
T 56200 51300 5 10 0 0 0 0 1
pinseq=4
T 56105 51045 5 10 1 1 0 6 1
pinnumber=4
}
P 56100 50000 55900 50000 1 0 1
{
T 56155 49995 5 10 0 1 0 0 1
pinlabel=6
T 56100 50000 5 10 0 0 0 0 1
pintype=pas
T 56100 49900 5 10 0 0 0 0 1
pinseq=6
T 56105 50045 5 10 1 1 0 6 1
pinnumber=6
}
P 57200 51200 57400 51200 1 0 1
{
T 57145 51195 5 10 0 1 0 6 1
pinlabel=3
T 57200 51200 5 10 0 1 0 0 1
pintype=pas
T 57200 51300 5 10 0 0 0 0 1
pinseq=3
T 57195 51045 5 10 1 1 0 0 1
pinnumber=3
}
P 57200 50000 57400 50000 1 0 1
{
T 57145 49995 5 10 0 1 0 6 1
pinlabel=1
T 57200 50000 5 10 0 1 0 0 1
pintype=pas
T 57200 49900 5 10 0 0 0 0 1
pinseq=1
T 57195 50045 5 10 1 1 0 0 1
pinnumber=1
}
L 56400 50600 56100 50600 3 0 0 0 -1 -1
V 56800 51350 52 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
V 56500 51350 52 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
P 56100 50600 55900 50600 1 0 1
{
T 56105 50645 5 10 1 1 0 6 1
pinnumber=5
T 56155 50595 5 10 0 1 0 0 1
pinlabel=5
T 56100 50600 5 10 0 1 0 0 1
pintype=pas
T 56200 50700 5 10 0 0 0 0 1
pinseq=5
}
]
{
T 57400 51300 5 10 1 1 0 6 1
refdes=T102
T 57400 51700 5 10 0 0 0 6 1
device=ADT8-1T
T 57400 51900 5 10 0 0 0 6 1
footprint=MINICIRCUITS_CD637
T 57100 51500 5 10 1 1 0 6 1
value=ADT8-1T
}
C 56600 54500 1 90 0 EMBEDDEDresistor-1.sym
[
T 56200 54800 5 10 0 0 90 0 1
device=RESISTOR
T 56300 54700 8 10 0 1 90 0 1
refdes=R?
T 56600 54500 8 10 0 1 90 0 1
pins=2
T 56600 54500 8 10 0 1 90 0 1
class=DISCRETE
L 56400 55100 56600 55000 3 0 0 0 -1 -1
L 56600 55000 56400 54900 3 0 0 0 -1 -1
L 56400 54900 56600 54800 3 0 0 0 -1 -1
L 56600 54800 56400 54700 3 0 0 0 -1 -1
L 56400 55100 56600 55200 3 0 0 0 -1 -1
L 56600 55200 56500 55250 3 0 0 0 -1 -1
P 56500 55400 56500 55250 1 0 0
{
T 56450 55300 5 8 0 1 90 0 1
pintype=pas
T 56450 55300 5 8 0 1 90 0 1
pinlabel=2
T 56450 55300 5 8 0 0 90 0 1
pinseq=2
T 56450 55300 5 8 0 1 90 0 1
pinnumber=2
}
P 56500 54500 56500 54652 1 0 0
{
T 56450 54600 5 8 0 1 90 0 1
pintype=pas
T 56450 54600 5 8 0 1 90 0 1
pinlabel=1
T 56450 54600 5 8 0 0 90 0 1
pinseq=1
T 56450 54600 5 8 0 1 90 0 1
pinnumber=1
}
L 56400 54701 56500 54650 3 0 0 0 -1 -1
]
{
T 56200 54800 5 10 0 0 90 0 1
device=RESISTOR
T 56700 54800 5 10 1 1 0 0 1
value=0
T 56600 54500 5 10 0 1 0 0 1
footprint=my_0402_sm
T 56700 55000 5 10 1 1 0 0 1
refdes=R105
}
C 56300 55400 1 0 0 EMBEDDEDgeneric-power.sym
[
T 56500 55650 8 10 0 1 0 3 1
net=Vcc:1
P 56500 55400 56500 55600 1 0 0
{
T 56550 55450 5 6 0 1 0 0 1
pinnumber=1
T 56550 55450 5 6 0 0 0 0 1
pinseq=1
T 56550 55450 5 6 0 1 0 0 1
pinlabel=1
T 56550 55450 5 6 0 1 0 0 1
pintype=pwr
}
L 56350 55600 56650 55600 3 0 0 0 -1 -1
]
{
T 56500 55650 5 10 0 1 0 3 1
net=AVDD:1
T 56300 55600 5 10 1 1 0 0 1
value=AVDD
}
C 58300 54300 1 0 0 EMBEDDEDgnd-1.sym
[
T 58600 54350 8 10 0 0 0 0 1
net=GND:1
P 58400 54400 58400 54600 1 0 1
{
T 58458 54461 5 4 0 1 0 0 1
pinnumber=1
T 58458 54461 5 4 0 0 0 0 1
pinseq=1
T 58458 54461 5 4 0 1 0 0 1
pinlabel=1
T 58458 54461 5 4 0 1 0 0 1
pintype=pwr
}
L 58300 54400 58500 54400 3 0 0 0 -1 -1
L 58355 54350 58445 54350 3 0 0 0 -1 -1
L 58380 54310 58420 54310 3 0 0 0 -1 -1
]
N 55700 54500 55700 53300 4
C 58600 54500 1 90 0 EMBEDDEDcapacitor-1.sym
[
T 57900 54700 5 10 0 0 90 0 1
device=CAPACITOR
T 58100 54700 8 10 0 1 90 0 1
refdes=C?
T 57300 54700 5 10 0 0 90 0 1
description=capacitor
T 57500 54700 5 10 0 0 90 0 1
numslots=0
T 57700 54700 5 10 0 0 90 0 1
symversion=0.1
P 58400 54500 58400 54700 1 0 0
{
T 58400 54700 5 8 0 1 90 2 1
pintype=pas
T 58400 54700 9 8 0 1 90 0 1
pinlabel=1
T 58450 54650 5 8 0 1 90 8 1
pinseq=1
T 58350 54650 5 8 0 1 90 6 1
pinnumber=1
}
P 58400 55400 58400 55200 1 0 0
{
T 58400 55200 5 8 0 1 90 8 1
pintype=pas
T 58400 55200 9 8 0 1 90 6 1
pinlabel=2
T 58450 55250 5 8 0 1 90 2 1
pinseq=2
T 58350 55250 5 8 0 1 90 0 1
pinnumber=2
}
L 58200 54900 58600 54900 3 0 0 0 -1 -1
L 58200 55000 58600 55000 3 0 0 0 -1 -1
L 58400 55200 58400 55000 3 0 0 0 -1 -1
L 58400 54900 58400 54700 3 0 0 0 -1 -1
]
{
T 57900 54700 5 10 0 0 90 0 1
device=CAPACITOR
T 57700 54700 5 10 0 0 90 0 1
symversion=0.1
T 58600 54500 5 10 0 0 0 0 1
footprint=my_0402_sm
T 58100 55200 5 10 1 1 180 0 1
refdes=C112
T 57800 54800 5 10 1 1 0 0 1
value=0.1uf
}
N 58400 55400 56500 55400 4
C 52700 52800 1 0 0 EMBEDDEDgeneric-power.sym
[
T 52900 53050 8 10 0 1 0 3 1
net=Vcc:1
P 52900 52800 52900 53000 1 0 0
{
T 52950 52850 5 6 0 1 0 0 1
pinnumber=1
T 52950 52850 5 6 0 0 0 0 1
pinseq=1
T 52950 52850 5 6 0 1 0 0 1
pinlabel=1
T 52950 52850 5 6 0 1 0 0 1
pintype=pwr
}
L 52750 53000 53050 53000 3 0 0 0 -1 -1
]
{
T 52900 53050 5 10 0 1 0 3 1
net=AVDD:1
T 52700 53000 5 10 1 1 0 0 1
value=AVDD
}
C 43600 44700 1 0 0 EMBEDDEDgeneric-power.sym
[
T 43800 44950 8 10 0 1 0 3 1
net=Vcc:1
P 43800 44700 43800 44900 1 0 0
{
T 43850 44750 5 6 0 1 0 0 1
pinnumber=1
T 43850 44750 5 6 0 0 0 0 1
pinseq=1
T 43850 44750 5 6 0 1 0 0 1
pinlabel=1
T 43850 44750 5 6 0 1 0 0 1
pintype=pwr
}
L 43650 44900 43950 44900 3 0 0 0 -1 -1
]
{
T 43800 44950 5 10 0 1 0 3 1
net=DVDD:1
T 43600 44900 5 10 1 1 0 0 1
value=DVDD
}
C 43800 42300 1 0 0 EMBEDDEDgeneric-power.sym
[
T 44000 42550 8 10 0 1 0 3 1
net=Vcc:1
P 44000 42300 44000 42500 1 0 0
{
T 44050 42350 5 6 0 1 0 0 1
pinnumber=1
T 44050 42350 5 6 0 0 0 0 1
pinseq=1
T 44050 42350 5 6 0 1 0 0 1
pinlabel=1
T 44050 42350 5 6 0 1 0 0 1
pintype=pwr
}
L 43850 42500 44150 42500 3 0 0 0 -1 -1
]
{
T 44000 42550 5 10 0 1 0 3 1
net=AVDD:1
}
N 55700 54500 56500 54500 4
C 57300 49700 1 0 0 EMBEDDEDgnd-1.sym
[
T 57600 49750 8 10 0 0 0 0 1
net=GND:1
P 57400 49800 57400 50000 1 0 1
{
T 57458 49861 5 4 0 1 0 0 1
pintype=pwr
T 57458 49861 5 4 0 1 0 0 1
pinlabel=1
T 57458 49861 5 4 0 0 0 0 1
pinseq=1
T 57458 49861 5 4 0 1 0 0 1
pinnumber=1
}
L 57300 49800 57500 49800 3 0 0 0 -1 -1
L 57355 49750 57445 49750 3 0 0 0 -1 -1
L 57380 49710 57420 49710 3 0 0 0 -1 -1
]
C 57300 52400 1 0 0 EMBEDDEDgnd-1.sym
[
T 57600 52450 8 10 0 0 0 0 1
net=GND:1
P 57400 52500 57400 52700 1 0 1
{
T 57458 52561 5 4 0 1 0 0 1
pintype=pwr
T 57458 52561 5 4 0 1 0 0 1
pinlabel=1
T 57458 52561 5 4 0 0 0 0 1
pinseq=1
T 57458 52561 5 4 0 1 0 0 1
pinnumber=1
}
L 57300 52500 57500 52500 3 0 0 0 -1 -1
L 57355 52450 57445 52450 3 0 0 0 -1 -1
L 57380 52410 57420 52410 3 0 0 0 -1 -1
]
C 45100 43800 1 90 0 EMBEDDEDcapacitor-1.sym
[
T 44400 44000 5 10 0 0 90 0 1
device=CAPACITOR
T 44600 44000 8 10 0 1 90 0 1
refdes=C?
T 43800 44000 5 10 0 0 90 0 1
description=capacitor
T 44000 44000 5 10 0 0 90 0 1
numslots=0
T 44200 44000 5 10 0 0 90 0 1
symversion=0.1
P 44900 43800 44900 44000 1 0 0
{
T 44850 43950 5 8 0 1 90 6 1
pinnumber=1
T 44950 43950 5 8 0 1 90 8 1
pinseq=1
T 44900 44000 9 8 0 1 90 0 1
pinlabel=1
T 44900 44000 5 8 0 1 90 2 1
pintype=pas
}
P 44900 44700 44900 44500 1 0 0
{
T 44850 44550 5 8 0 1 90 0 1
pinnumber=2
T 44950 44550 5 8 0 1 90 2 1
pinseq=2
T 44900 44500 9 8 0 1 90 6 1
pinlabel=2
T 44900 44500 5 8 0 1 90 8 1
pintype=pas
}
L 44700 44200 45100 44200 3 0 0 0 -1 -1
L 44700 44300 45100 44300 3 0 0 0 -1 -1
L 44900 44500 44900 44300 3 0 0 0 -1 -1
L 44900 44200 44900 44000 3 0 0 0 -1 -1
]
{
T 44400 44000 5 10 0 0 90 0 1
device=CAPACITOR
T 45100 43800 5 10 0 0 0 0 1
footprint=my_0402_sm
T 44600 44300 5 10 1 1 180 0 1
value=0.1uf
T 44600 44500 5 10 1 1 180 0 1
refdes=C124
}
C 44800 43500 1 0 0 EMBEDDEDgnd-1.sym
[
T 45100 43550 8 10 0 0 0 0 1
net=GND:1
P 44900 43600 44900 43800 1 0 1
{
T 44958 43661 5 4 0 1 0 0 1
pinnumber=1
T 44958 43661 5 4 0 0 0 0 1
pinseq=1
T 44958 43661 5 4 0 1 0 0 1
pinlabel=1
T 44958 43661 5 4 0 1 0 0 1
pintype=pwr
}
L 44800 43600 45000 43600 3 0 0 0 -1 -1
L 44855 43550 44945 43550 3 0 0 0 -1 -1
L 44880 43510 44920 43510 3 0 0 0 -1 -1
]
C 47100 47900 1 0 0 EMBEDDEDad9865.sym
[
T 49795 50795 8 10 0 1 0 0 1
refdes=U?
T 46795 49295 8 10 0 1 0 0 1
footprint=LQFP48_12
T 49495 50495 8 10 0 1 0 0 1
device=AD9865
P 51900 47900 51900 48500 1 0 0
{
T 51900 47900 5 10 0 0 0 0 1
pinseq=0
T 51850 48405 5 10 1 1 90 6 1
pinnumber=65
T 51900 48555 5 10 1 1 90 0 1
pinlabel=PAD
T 51900 47900 5 10 0 0 0 0 1
pintype=unknown
}
P 50600 53500 50600 52900 1 0 0
{
T 50600 53500 5 10 0 0 270 0 1
pinseq=53
T 50550 52995 5 10 1 1 90 0 1
pinnumber=53
T 50600 52845 5 10 1 1 90 6 1
pinlabel=MODE
T 50600 53500 5 10 0 0 270 0 1
pintype=pas
}
P 50800 53500 50800 52900 1 0 0
{
T 50800 53500 5 10 0 0 270 0 1
pinseq=52
T 50750 52995 5 10 1 1 90 0 1
pinnumber=52
T 50800 52845 5 10 1 1 90 6 1
pinlabel=IOUT_P+
T 50800 53500 5 10 0 0 270 0 1
pintype=pas
}
P 51000 53500 51000 52900 1 0 0
{
T 51000 53500 5 10 0 0 270 0 1
pinseq=51
T 50950 52995 5 10 1 1 90 0 1
pinnumber=51
T 51000 52845 5 10 1 1 90 6 1
pinlabel=IOUT_P-
T 51000 53500 5 10 0 0 270 0 1
pintype=pas
}
P 51200 53500 51200 52900 1 0 0
{
T 51200 53500 5 10 0 0 270 0 1
pinseq=50
T 51150 52995 5 10 1 1 90 0 1
pinnumber=50
T 51200 52845 5 10 1 1 90 6 1
pinlabel=IOUT_N+
T 51200 53500 5 10 0 0 270 0 1
pintype=pas
}
P 52700 51800 52100 51800 1 0 0
{
T 52700 51800 5 10 0 0 180 0 1
pinseq=46
T 52195 51845 5 10 1 1 0 0 1
pinnumber=46
T 52045 51795 5 10 1 1 0 6 1
pinlabel=IOUT_N-
T 52700 51800 5 10 0 0 180 0 1
pintype=pas
}
P 52700 51400 52100 51400 1 0 0
{
T 52700 51400 5 10 0 0 180 0 1
pinseq=44
T 52195 51445 5 10 1 1 0 0 1
pinnumber=44
T 52045 51395 5 10 1 1 0 6 1
pinlabel=AVSS
T 52700 51400 5 10 0 0 180 0 1
pintype=pas
}
P 52700 51600 52100 51600 1 0 0
{
T 52700 51600 5 10 0 0 180 0 1
pinseq=45
T 52195 51645 5 10 1 1 0 0 1
pinnumber=45
T 52045 51595 5 10 1 1 0 6 1
pinlabel=IOUT_G-
T 52700 51600 5 10 0 0 180 0 1
pintype=pas
}
P 52700 51200 52100 51200 1 0 0
{
T 52700 51200 5 10 0 0 180 0 1
pinseq=43
T 52195 51245 5 10 1 1 0 0 1
pinnumber=43
T 52045 51195 5 10 1 1 0 6 1
pinlabel=AVDD
T 52700 51200 5 10 0 0 180 0 1
pintype=pas
}
P 51400 47900 51400 48500 1 0 0
{
T 51400 47900 5 10 0 0 90 0 1
pinseq=32
T 51350 48405 5 10 1 1 90 6 1
pinnumber=32
T 51400 48555 5 10 1 1 90 0 1
pinlabel=REFB
T 51400 47900 5 10 0 0 90 0 1
pintype=pas
}
P 51200 47900 51200 48500 1 0 0
{
T 51200 47900 5 10 0 0 90 0 1
pinseq=31
T 51150 48405 5 10 1 1 90 6 1
pinnumber=31
T 51200 48555 5 10 1 1 90 0 1
pinlabel=AVSS
T 51200 47900 5 10 0 0 90 0 1
pintype=pas
}
P 51000 47900 51000 48500 1 0 0
{
T 51000 47900 5 10 0 0 90 0 1
pinseq=30
T 50950 48405 5 10 1 1 90 6 1
pinnumber=30
T 51000 48555 5 10 1 1 90 0 1
pinlabel=/RESET
T 51000 47900 5 10 0 0 90 0 1
pintype=pas
}
P 50800 47900 50800 48500 1 0 0
{
T 50800 47900 5 10 0 0 90 0 1
pinseq=29
T 50750 48405 5 10 1 1 90 6 1
pinnumber=29
T 50800 48555 5 10 1 1 90 0 1
pinlabel=PGA0
T 50800 47900 5 10 0 0 90 0 1
pintype=pas
}
P 47100 49200 47700 49200 1 0 0
{
T 47100 49200 5 10 0 0 0 0 1
pinseq=16
T 47605 49245 5 10 1 1 0 6 1
pinnumber=16
T 47755 49195 5 10 1 1 0 0 1
pinlabel=RXCLK
T 47100 49200 5 10 0 0 0 0 1
pintype=pas
}
P 47100 49400 47700 49400 1 0 0
{
T 47100 49400 5 10 0 0 0 0 1
pinseq=15
T 47605 49445 5 10 1 1 0 6 1
pinnumber=15
T 47755 49395 5 10 1 1 0 0 1
pinlabel=TXCLK
T 47100 49400 5 10 0 0 0 0 1
pintype=pas
}
P 47100 49600 47700 49600 1 0 0
{
T 47100 49600 5 10 0 0 0 0 1
pinseq=14
T 47605 49645 5 10 1 1 0 6 1
pinnumber=14
T 47755 49595 5 10 1 1 0 0 1
pinlabel=TXEN
T 47100 49600 5 10 0 0 0 0 1
pintype=pas
}
P 47100 49800 47700 49800 1 0 0
{
T 47100 49800 5 10 0 0 0 0 1
pinseq=13
T 47605 49845 5 10 1 1 0 6 1
pinnumber=13
T 47755 49795 5 10 1 1 0 0 1
pinlabel=RXEN
T 47100 49800 5 10 0 0 0 0 1
pintype=pas
}
L 52100 48500 47700 48500 3 0 0 0 -1 -1
L 52100 52900 48100 52900 3 0 0 0 -1 -1
L 52100 52900 52100 48500 3 0 0 0 -1 -1
L 47700 48500 47700 52500 3 0 0 0 -1 -1
L 47700 52500 48100 52900 3 0 0 0 -1 -1
P 48400 53500 48400 52900 1 0 0
{
T 48400 53500 5 10 0 0 270 0 1
pinseq=64
T 48350 52995 5 10 1 1 90 0 1
pinnumber=64
T 48400 52845 5 10 1 1 90 6 1
pinlabel=DRVDD
T 48400 53500 5 10 0 0 270 0 1
pintype=pas
}
P 48600 53500 48600 52900 1 0 0
{
T 48600 53500 5 10 0 0 270 0 1
pinseq=63
T 48550 52995 5 10 1 1 90 0 1
pinnumber=63
T 48600 52845 5 10 1 1 90 6 1
pinlabel=DRVSS
T 48600 53500 5 10 0 0 270 0 1
pintype=pas
}
P 48800 53500 48800 52900 1 0 0
{
T 48800 53500 5 10 0 0 270 0 1
pinseq=62
T 48750 52995 5 10 1 1 90 0 1
pinnumber=62
T 48800 52845 5 10 1 1 90 6 1
pinlabel=PWR_DWN
T 48800 53500 5 10 0 0 270 0 1
pintype=pas
}
P 49000 53500 49000 52900 1 0 0
{
T 49000 53500 5 10 0 0 270 0 1
pinseq=61
T 48950 52995 5 10 1 1 90 0 1
pinnumber=61
T 49000 52845 5 10 1 1 90 6 1
pinlabel=CLKOUT2
T 49000 53500 5 10 0 0 270 0 1
pintype=pas
}
P 49200 53500 49200 52900 1 0 0
{
T 49200 53500 5 10 0 0 270 0 1
pinseq=60
T 49150 52995 5 10 1 1 90 0 1
pinnumber=60
T 49200 52845 5 10 1 1 90 6 1
pinlabel=DVDD
T 49200 53500 5 10 0 0 270 0 1
pintype=pas
}
P 49400 53500 49400 52900 1 0 0
{
T 49400 53500 5 10 0 0 270 0 1
pinseq=59
T 49350 52995 5 10 1 1 90 0 1
pinnumber=59
T 49400 52845 5 10 1 1 90 6 1
pinlabel=DVSS
T 49400 53500 5 10 0 0 270 0 1
pintype=pas
}
P 49600 53500 49600 52900 1 0 0
{
T 49600 53500 5 10 0 0 270 0 1
pinseq=58
T 49550 52995 5 10 1 1 90 0 1
pinnumber=58
T 49600 52845 5 10 1 1 90 6 1
pinlabel=CLKVDD
T 49600 53500 5 10 0 0 270 0 1
pintype=pas
}
P 49800 53500 49800 52900 1 0 0
{
T 49800 53500 5 10 0 0 270 0 1
pinseq=57
T 49750 52995 5 10 1 1 90 0 1
pinnumber=57
T 49800 52845 5 10 1 1 90 6 1
pinlabel=OSCIN
T 49800 53500 5 10 0 0 270 0 1
pintype=pas
}
P 52700 50200 52100 50200 1 0 0
{
T 52700 50200 5 10 0 0 180 0 1
pinseq=38
T 52195 50245 5 10 1 1 0 0 1
pinnumber=38
T 52045 50195 5 10 1 1 0 6 1
pinlabel=RX+
T 52700 50200 5 10 0 0 180 0 1
pintype=pas
}
P 52700 50000 52100 50000 1 0 0
{
T 52700 50000 5 10 0 0 180 0 1
pinseq=37
T 52195 50045 5 10 1 1 0 0 1
pinnumber=37
T 52045 49995 5 10 1 1 0 6 1
pinlabel=RX-
T 52700 50000 5 10 0 0 180 0 1
pintype=pas
}
P 52700 49800 52100 49800 1 0 0
{
T 52700 49800 5 10 0 0 180 0 1
pinseq=36
T 52195 49845 5 10 1 1 0 0 1
pinnumber=36
T 52045 49795 5 10 1 1 0 6 1
pinlabel=AVSS
T 52700 49800 5 10 0 0 180 0 1
pintype=pas
}
P 52700 49600 52100 49600 1 0 0
{
T 52700 49600 5 10 0 0 180 0 1
pinseq=35
T 52195 49645 5 10 1 1 0 0 1
pinnumber=35
T 52045 49595 5 10 1 1 0 6 1
pinlabel=AVDD
T 52700 49600 5 10 0 0 180 0 1
pintype=pas
}
P 52700 49400 52100 49400 1 0 0
{
T 52700 49400 5 10 0 0 180 0 1
pinseq=34
T 52195 49445 5 10 1 1 0 0 1
pinnumber=34
T 52045 49395 5 10 1 1 0 6 1
pinlabel=AVSS
T 52700 49400 5 10 0 0 180 0 1
pintype=pas
}
P 52700 49200 52100 49200 1 0 0
{
T 52700 49200 5 10 0 0 180 0 1
pinseq=33
T 52195 49245 5 10 1 1 0 0 1
pinnumber=33
T 52045 49195 5 10 1 1 0 6 1
pinlabel=REFT
T 52700 49200 5 10 0 0 180 0 1
pintype=pas
}
P 50600 47900 50600 48500 1 0 0
{
T 50600 47900 5 10 0 0 90 0 1
pinseq=28
T 50550 48405 5 10 1 1 90 6 1
pinnumber=28
T 50600 48555 5 10 1 1 90 0 1
pinlabel=PGA1
T 50600 47900 5 10 0 0 90 0 1
pintype=pas
}
P 50400 47900 50400 48500 1 0 0
{
T 50400 47900 5 10 0 0 90 0 1
pinseq=27
T 50350 48405 5 10 1 1 90 6 1
pinnumber=27
T 50400 48555 5 10 1 1 90 0 1
pinlabel=PGA2
T 50400 47900 5 10 0 0 90 0 1
pintype=pas
}
P 50200 47900 50200 48500 1 0 0
{
T 50200 47900 5 10 0 0 90 0 1
pinseq=26
T 50150 48405 5 10 1 1 90 6 1
pinnumber=26
T 50200 48555 5 10 1 1 90 0 1
pinlabel=PGA3
T 50200 47900 5 10 0 0 90 0 1
pintype=pas
}
P 50000 47900 50000 48500 1 0 0
{
T 50000 47900 5 10 0 0 90 0 1
pinseq=25
T 49950 48405 5 10 1 1 90 6 1
pinnumber=25
T 50000 48555 5 10 1 1 90 0 1
pinlabel=PGA4
T 50000 47900 5 10 0 0 90 0 1
pintype=pas
}
P 50000 53500 50000 52900 1 0 0
{
T 50000 53500 5 10 0 0 270 0 1
pinseq=56
T 49950 52995 5 10 1 1 90 0 1
pinnumber=56
T 50000 52845 5 10 1 1 90 6 1
pinlabel=XTAL
T 50000 53500 5 10 0 0 270 0 1
pintype=pas
}
P 50200 53500 50200 52900 1 0 0
{
T 50200 53500 5 10 0 0 270 0 1
pinseq=55
T 50150 52995 5 10 1 1 90 0 1
pinnumber=55
T 50200 52845 5 10 1 1 90 6 1
pinlabel=CLKVSS
T 50200 53500 5 10 0 0 270 0 1
pintype=pas
}
P 50400 53500 50400 52900 1 0 0
{
T 50400 53500 5 10 0 0 270 0 1
pinseq=54
T 50350 52995 5 10 1 1 90 0 1
pinnumber=54
T 50400 52845 5 10 1 1 90 6 1
pinlabel=CONFIG
T 50400 53500 5 10 0 0 270 0 1
pintype=pas
}
P 51400 53500 51400 52900 1 0 0
{
T 51400 53500 5 10 0 0 270 0 1
pinseq=49
T 51350 52995 5 10 1 1 90 0 1
pinnumber=49
T 51400 52845 5 10 1 1 90 6 1
pinlabel=IOUT_G+
T 51400 53500 5 10 0 0 270 0 1
pintype=pas
}
P 52700 52200 52100 52200 1 0 0
{
T 52700 52200 5 10 0 0 180 0 1
pinseq=48
T 52195 52245 5 10 1 1 0 0 1
pinnumber=48
T 52045 52195 5 10 1 1 0 6 1
pinlabel=AVSS
T 52700 52200 5 10 0 0 180 0 1
pintype=pas
}
P 52700 52000 52100 52000 1 0 0
{
T 52700 52000 5 10 0 0 180 0 1
pinseq=47
T 52195 52045 5 10 1 1 0 0 1
pinnumber=47
T 52045 51995 5 10 1 1 0 6 1
pinlabel=AVSS
T 52700 52000 5 10 0 0 180 0 1
pintype=pas
}
P 52700 51000 52100 51000 1 0 0
{
T 52700 51000 5 10 0 0 180 0 1
pinseq=42
T 52195 51045 5 10 1 1 0 0 1
pinnumber=42
T 52045 50995 5 10 1 1 0 6 1
pinlabel=REFIO
T 52700 51000 5 10 0 0 180 0 1
pintype=pas
}
P 52700 50800 52100 50800 1 0 0
{
T 52700 50800 5 10 0 0 180 0 1
pinseq=41
T 52195 50845 5 10 1 1 0 0 1
pinnumber=41
T 52045 50795 5 10 1 1 0 6 1
pinlabel=REFADJ
T 52700 50800 5 10 0 0 180 0 1
pintype=pas
}
P 52700 50600 52100 50600 1 0 0
{
T 52700 50600 5 10 0 0 180 0 1
pinseq=40
T 52195 50645 5 10 1 1 0 0 1
pinnumber=40
T 52045 50595 5 10 1 1 0 6 1
pinlabel=AVDD
T 52700 50600 5 10 0 0 180 0 1
pintype=pas
}
P 52700 50400 52100 50400 1 0 0
{
T 52700 50400 5 10 0 0 180 0 1
pinseq=39
T 52195 50445 5 10 1 1 0 0 1
pinnumber=39
T 52045 50395 5 10 1 1 0 6 1
pinlabel=AVSS
T 52700 50400 5 10 0 0 180 0 1
pintype=pas
}
P 47100 50400 47700 50400 1 0 0
{
T 47100 50400 5 10 0 0 0 0 1
pinseq=10
T 47605 50445 5 10 1 1 0 6 1
pinnumber=10
T 47755 50395 5 10 1 1 0 0 1
pinlabel=RX2
T 47100 50400 5 10 0 0 0 0 1
pintype=pas
}
P 47100 50600 47700 50600 1 0 0
{
T 47100 50600 5 10 0 0 0 0 1
pinseq=9
T 47605 50645 5 10 1 1 0 6 1
pinnumber=9
T 47755 50595 5 10 1 1 0 0 1
pinlabel=RX3
T 47100 50600 5 10 0 0 0 0 1
pintype=pas
}
P 47100 50800 47700 50800 1 0 0
{
T 47100 50800 5 10 0 0 0 0 1
pinseq=8
T 47605 50845 5 10 1 1 0 6 1
pinnumber=8
T 47755 50795 5 10 1 1 0 0 1
pinlabel=RX4
T 47100 50800 5 10 0 0 0 0 1
pintype=pas
}
P 47100 51000 47700 51000 1 0 0
{
T 47100 51000 5 10 0 0 0 0 1
pinseq=7
T 47605 51045 5 10 1 1 0 6 1
pinnumber=7
T 47755 50995 5 10 1 1 0 0 1
pinlabel=RX5
T 47100 51000 5 10 0 0 0 0 1
pintype=pas
}
P 47100 51200 47700 51200 1 0 0
{
T 47100 51200 5 10 0 0 0 0 1
pinseq=6
T 47605 51245 5 10 1 1 0 6 1
pinnumber=6
T 47755 51195 5 10 1 1 0 0 1
pinlabel=TX0
T 47100 51200 5 10 0 0 0 0 1
pintype=pas
}
P 47100 51400 47700 51400 1 0 0
{
T 47100 51400 5 10 0 0 0 0 1
pinseq=5
T 47605 51445 5 10 1 1 0 6 1
pinnumber=5
T 47755 51395 5 10 1 1 0 0 1
pinlabel=TX1
T 47100 51400 5 10 0 0 0 0 1
pintype=pas
}
P 47100 51600 47700 51600 1 0 0
{
T 47100 51600 5 10 0 0 0 0 1
pinseq=4
T 47605 51645 5 10 1 1 0 6 1
pinnumber=4
T 47755 51595 5 10 1 1 0 0 1
pinlabel=TX2
T 47100 51600 5 10 0 0 0 0 1
pintype=pas
}
P 47100 51800 47700 51800 1 0 0
{
T 47100 51800 5 10 0 0 0 0 1
pinseq=3
T 47605 51845 5 10 1 1 0 6 1
pinnumber=3
T 47755 51795 5 10 1 1 0 0 1
pinlabel=TX3
T 47100 51800 5 10 0 0 0 0 1
pintype=pas
}
P 47100 52000 47700 52000 1 0 0
{
T 47100 52000 5 10 0 0 0 0 1
pinseq=2
T 47605 52045 5 10 1 1 0 6 1
pinnumber=2
T 47755 51995 5 10 1 1 0 0 1
pinlabel=TX4
T 47100 52000 5 10 0 0 0 0 1
pintype=pas
}
P 47100 52200 47700 52200 1 0 0
{
T 47100 52200 5 10 0 0 0 0 1
pinseq=1
T 47605 52245 5 10 1 1 0 6 1
pinnumber=1
T 47755 52195 5 10 1 1 0 0 1
pinlabel=TX5
T 47100 52200 5 10 0 0 0 0 1
pintype=pas
}
P 49800 47900 49800 48500 1 0 0
{
T 49800 47900 5 10 0 0 90 0 1
pinseq=24
T 49750 48405 5 10 1 1 90 6 1
pinnumber=24
T 49800 48555 5 10 1 1 90 0 1
pinlabel=PGA5
T 49800 47900 5 10 0 0 90 0 1
pintype=pas
}
P 49600 47900 49600 48500 1 0 0
{
T 49600 47900 5 10 0 0 90 0 1
pinseq=23
T 49550 48405 5 10 1 1 90 6 1
pinnumber=23
T 49600 48555 5 10 1 1 90 0 1
pinlabel=/SEN
T 49600 47900 5 10 0 0 90 0 1
pintype=pas
}
P 49400 47900 49400 48500 1 0 0
{
T 49400 47900 5 10 0 0 90 0 1
pinseq=22
T 49350 48405 5 10 1 1 90 6 1
pinnumber=22
T 49400 48555 5 10 1 1 90 0 1
pinlabel=SCLK
T 49400 47900 5 10 0 0 90 0 1
pintype=pas
}
P 49200 47900 49200 48500 1 0 0
{
T 49200 47900 5 10 0 0 90 0 1
pinseq=21
T 49150 48405 5 10 1 1 90 6 1
pinnumber=21
T 49200 48555 5 10 1 1 90 0 1
pinlabel=SDO
T 49200 47900 5 10 0 0 90 0 1
pintype=pas
}
P 49000 47900 49000 48500 1 0 0
{
T 49000 47900 5 10 0 0 90 0 1
pinseq=20
T 48950 48405 5 10 1 1 90 6 1
pinnumber=20
T 49000 48555 5 10 1 1 90 0 1
pinlabel=SDIO
T 49000 47900 5 10 0 0 90 0 1
pintype=pas
}
P 48800 47900 48800 48500 1 0 0
{
T 48800 47900 5 10 0 0 90 0 1
pinseq=19
T 48750 48405 5 10 1 1 90 6 1
pinnumber=19
T 48800 48555 5 10 1 1 90 0 1
pinlabel=CLKOUT1
T 48800 47900 5 10 0 0 90 0 1
pintype=pas
}
P 48600 47900 48600 48500 1 0 0
{
T 48600 47900 5 10 0 0 90 0 1
pinseq=18
T 48550 48405 5 10 1 1 90 6 1
pinnumber=18
T 48600 48555 5 10 1 1 90 0 1
pinlabel=DRVSS
T 48600 47900 5 10 0 0 90 0 1
pintype=pas
}
P 48400 47900 48400 48500 1 0 0
{
T 48400 47900 5 10 0 0 90 0 1
pinseq=17
T 48350 48405 5 10 1 1 90 6 1
pinnumber=17
T 48400 48555 5 10 1 1 90 0 1
pinlabel=DRVDD
T 48400 47900 5 10 0 0 90 0 1
pintype=pas
}
P 47100 50000 47700 50000 1 0 0
{
T 47100 50000 5 10 0 0 0 0 1
pinseq=12
T 47605 50045 5 10 1 1 0 6 1
pinnumber=12
T 47755 49995 5 10 1 1 0 0 1
pinlabel=RX0
T 47100 50000 5 10 0 0 0 0 1
pintype=pas
}
P 47100 50200 47700 50200 1 0 0
{
T 47100 50200 5 10 0 0 0 0 1
pinseq=11
T 47605 50245 5 10 1 1 0 6 1
pinnumber=11
T 47755 50195 5 10 1 1 0 0 1
pinlabel=RX1
T 47100 50200 5 10 0 0 0 0 1
pintype=pas
}
]
{
T 49495 50495 5 10 1 1 0 0 1
device=AD9865
T 46795 49295 5 10 0 1 0 0 1
footprint=CP-64-3
T 49795 50795 5 10 1 1 0 0 1
refdes=U104
}
C 51800 46700 1 0 0 EMBEDDEDgnd-1.sym
[
T 52100 46750 8 10 0 0 0 0 1
net=GND:1
P 51900 46800 51900 47000 1 0 1
{
T 51958 46861 5 4 0 1 0 0 1
pinnumber=1
T 51958 46861 5 4 0 0 0 0 1
pinseq=1
T 51958 46861 5 4 0 1 0 0 1
pinlabel=1
T 51958 46861 5 4 0 1 0 0 1
pintype=pwr
}
L 51800 46800 52000 46800 3 0 0 0 -1 -1
L 51855 46750 51945 46750 3 0 0 0 -1 -1
L 51880 46710 51920 46710 3 0 0 0 -1 -1
]
N 51900 47000 51900 47900 4
C 46900 53800 1 0 0 EMBEDDEDjumper-1.sym
[
T 47200 54300 8 10 0 1 0 0 1
refdes=J?
T 47200 54300 5 8 0 0 0 0 1
device=JUMPER
B 46900 54000 200 600 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
V 47000 54100 50 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
V 47000 54500 50 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
P 47000 53800 47000 54000 1 0 0
{
T 47050 53850 5 8 0 1 0 0 1
pintype=pas
T 47050 53850 5 8 0 1 0 0 1
pinlabel=1
T 47050 53850 5 8 0 0 0 0 1
pinseq=1
T 47050 53850 5 8 1 1 0 0 1
pinnumber=1
}
P 47000 54800 47000 54600 1 0 0
{
T 47050 54650 5 8 0 1 0 0 1
pintype=pas
T 47050 54650 5 8 0 1 0 0 1
pinlabel=2
T 47050 54650 5 8 0 0 0 0 1
pinseq=2
T 47050 54650 5 8 1 1 0 0 1
pinnumber=2
}
]
{
T 47200 54300 5 8 0 0 0 0 1
device=JUMPER
T 47100 55000 5 10 1 1 0 0 1
refdes=J104
T 46900 53800 5 10 0 0 0 0 1
footprint=HEADER2_2
}
C 46900 53400 1 0 0 EMBEDDEDgnd-1.sym
[
T 47200 53450 8 10 0 0 0 0 1
net=GND:1
P 47000 53500 47000 53700 1 0 1
{
T 47058 53561 5 4 0 1 0 0 1
pintype=pwr
T 47058 53561 5 4 0 1 0 0 1
pinlabel=1
T 47058 53561 5 4 0 0 0 0 1
pinseq=1
T 47058 53561 5 4 0 1 0 0 1
pinnumber=1
}
L 46900 53500 47100 53500 3 0 0 0 -1 -1
L 46955 53450 47045 53450 3 0 0 0 -1 -1
L 46980 53410 47020 53410 3 0 0 0 -1 -1
]
N 47000 54800 46500 54800 4
{
T 46600 54800 5 10 1 1 0 0 1
netname=JA4
}
N 47000 53700 47000 53800 4
C 53500 55000 1 0 1 EMBEDDEDBNC-1.sym
[
T 53500 55000 8 10 0 1 0 6 1
pins=2
T 53500 55000 8 10 0 1 0 6 1
class=IO
T 53500 55800 8 10 0 1 0 6 1
refdes=CONN?
T 53150 55650 5 10 0 0 0 6 1
device=BNC
L 53400 55300 53396 55307 3 0 0 0 -1 -1
P 53300 55500 53000 55500 1 0 1
{
T 53150 55550 5 8 0 1 0 6 1
pintype=pas
T 53150 55550 5 8 0 1 0 6 1
pinlabel=1
T 53150 55550 5 8 0 0 0 6 1
pinseq=1
T 53150 55550 5 8 1 1 0 6 1
pinnumber=1
}
L 53300 55500 53315 55485 3 0 0 0 -1 -1
P 53400 55300 53400 55000 1 0 1
{
T 53350 55100 5 8 0 1 0 6 1
pintype=pas
T 53350 55100 5 8 0 1 0 6 1
pinlabel=2
T 53350 55100 5 8 0 0 0 6 1
pinseq=2
T 53350 55100 5 8 1 1 0 6 1
pinnumber=2
}
V 53350 55450 50 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
V 53350 55450 150 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
]
{
T 53150 55650 5 10 0 0 0 6 1
device=BNC
T 53500 55800 5 10 1 1 0 6 1
refdes=J104
T 53500 55000 5 10 0 0 0 0 1
footprint=SMA_ENDLAUNCH
}
C 53300 54700 1 0 0 EMBEDDEDgnd-1.sym
[
T 53600 54750 8 10 0 0 0 0 1
net=GND:1
P 53400 54800 53400 55000 1 0 1
{
T 53458 54861 5 4 0 1 0 0 1
pintype=pwr
T 53458 54861 5 4 0 1 0 0 1
pinlabel=1
T 53458 54861 5 4 0 0 0 0 1
pinseq=1
T 53458 54861 5 4 0 1 0 0 1
pinnumber=1
}
L 53300 54800 53500 54800 3 0 0 0 -1 -1
L 53355 54750 53445 54750 3 0 0 0 -1 -1
L 53380 54710 53420 54710 3 0 0 0 -1 -1
]
T 56900 40200 9 10 1 0 0 0 1
-
T 53300 39900 9 10 1 0 0 0 1
1
T 54700 39900 9 10 1 0 0 0 1
3
T 52900 40600 9 10 1 0 0 0 1
SDR Lure
C 52700 44900 1 0 0 EMBEDDED3.3V-plus-1.sym
[
T 52775 45150 9 8 1 0 0 0 1
+3.3V
T 53000 44900 8 8 0 0 0 0 1
net=+3.3V:1
P 52900 44900 52900 45100 1 0 0
{
T 52950 44950 5 6 0 1 0 0 1
pintype=pwr
T 52950 44950 5 6 0 1 0 0 1
pinlabel=1
T 52950 44950 5 6 0 0 0 0 1
pinseq=1
T 52950 44950 5 6 0 1 0 0 1
pinnumber=1
}
L 52750 45100 53050 45100 3 0 0 0 -1 -1
]
C 57500 44200 1 0 0 EMBEDDEDoutput-1.sym
[
T 57600 44500 5 10 0 0 0 0 1
device=OUTPUT
P 57500 44300 57700 44300 1 0 0
{
T 57750 44250 5 6 0 0 0 0 1
pinseq=1
T 57750 44250 5 6 0 1 0 0 1
pinnumber=1
}
L 57700 44400 57700 44200 3 0 0 0 -1 -1
L 57700 44400 58200 44400 3 0 0 0 -1 -1
L 58200 44400 58300 44300 3 0 0 0 -1 -1
L 58300 44300 58200 44200 3 0 0 0 -1 -1
L 58200 44200 57700 44200 3 0 0 0 -1 -1
]
{
T 57600 44500 5 10 0 0 0 0 1
device=OUTPUT
T 58400 44200 5 10 1 1 0 0 1
value=FPGA_INIT
T 57500 44200 5 10 0 1 180 0 1
net=FPGA_INIT:1
}
C 52700 44200 1 0 1 EMBEDDEDoutput-1.sym
[
T 52600 44500 5 10 0 0 0 6 1
device=OUTPUT
L 52000 44200 52500 44200 3 0 0 0 -1 -1
L 51900 44300 52000 44200 3 0 0 0 -1 -1
L 52000 44400 51900 44300 3 0 0 0 -1 -1
L 52500 44400 52000 44400 3 0 0 0 -1 -1
L 52500 44400 52500 44200 3 0 0 0 -1 -1
P 52700 44300 52500 44300 1 0 0
{
T 52450 44250 5 6 0 1 0 6 1
pinnumber=1
T 52450 44250 5 6 0 0 0 6 1
pinseq=1
}
]
{
T 52600 44500 5 10 0 0 0 6 1
device=OUTPUT
T 51800 44200 5 10 1 1 0 6 1
value=I2C2_SDA
T 52700 44200 5 10 0 1 180 6 1
net=I2C2_SDA:1
}
C 52700 44600 1 0 1 EMBEDDEDoutput-1.sym
[
T 52600 44900 5 10 0 0 0 6 1
device=OUTPUT
L 52000 44600 52500 44600 3 0 0 0 -1 -1
L 51900 44700 52000 44600 3 0 0 0 -1 -1
L 52000 44800 51900 44700 3 0 0 0 -1 -1
L 52500 44800 52000 44800 3 0 0 0 -1 -1
L 52500 44800 52500 44600 3 0 0 0 -1 -1
P 52700 44700 52500 44700 1 0 0
{
T 52450 44650 5 6 0 1 0 6 1
pinnumber=1
T 52450 44650 5 6 0 0 0 6 1
pinseq=1
}
]
{
T 52600 44900 5 10 0 0 0 6 1
device=OUTPUT
T 51800 44600 5 10 1 1 0 6 1
value=I2C2_SCL
T 52700 44600 5 10 0 1 180 6 1
net=I2C2_SCL:1
}
N 53100 44300 52700 44300 4
N 52700 44700 53300 44700 4
N 57500 44300 56200 44300 4
N 57500 44100 56200 44100 4
N 56200 43700 57500 43700 4
C 53000 42100 1 0 0 EMBEDDEDgnd-1.sym
[
T 53300 42150 8 10 0 0 0 0 1
net=GND:1
P 53100 42200 53100 42400 1 0 1
{
T 53158 42261 5 4 0 1 0 0 1
pinnumber=1
T 53158 42261 5 4 0 0 0 0 1
pinseq=1
T 53158 42261 5 4 0 1 0 0 1
pinlabel=1
T 53158 42261 5 4 0 1 0 0 1
pintype=pwr
}
L 53000 42200 53200 42200 3 0 0 0 -1 -1
L 53055 42150 53145 42150 3 0 0 0 -1 -1
L 53080 42110 53120 42110 3 0 0 0 -1 -1
]
N 53000 43100 53500 43100 4
N 52800 43300 53500 43300 4
N 53100 42700 53500 42700 4
C 52600 43300 1 0 1 EMBEDDEDcapacitor-1.sym
[
T 52400 44200 5 10 0 0 0 6 1
symversion=0.1
T 52400 44400 5 10 0 0 0 6 1
numslots=0
T 52400 44600 5 10 0 0 0 6 1
description=capacitor
T 52400 43800 8 10 0 1 0 6 1
refdes=C?
T 52400 44000 5 10 0 0 0 6 1
device=CAPACITOR
L 52200 43500 52400 43500 3 0 0 0 -1 -1
L 51900 43500 52100 43500 3 0 0 0 -1 -1
L 52100 43700 52100 43300 3 0 0 0 -1 -1
L 52200 43700 52200 43300 3 0 0 0 -1 -1
P 51700 43500 51900 43500 1 0 0
{
T 51900 43500 5 8 0 1 0 2 1
pintype=pas
T 51900 43500 9 8 0 1 0 0 1
pinlabel=2
T 51850 43450 5 8 0 1 0 8 1
pinseq=2
T 51850 43550 5 8 0 1 0 6 1
pinnumber=2
}
P 52600 43500 52400 43500 1 0 0
{
T 52400 43500 5 8 0 1 0 8 1
pintype=pas
T 52400 43500 9 8 0 1 0 6 1
pinlabel=1
T 52450 43450 5 8 0 1 0 2 1
pinseq=1
T 52450 43550 5 8 0 1 0 0 1
pinnumber=1
}
]
{
T 52400 44000 5 10 0 0 0 6 1
device=CAPACITOR
T 51800 44000 5 10 1 1 180 6 1
refdes=C105
T 52200 43700 5 10 1 1 0 6 1
value=0.1uf
T 52600 43300 5 10 0 0 270 2 1
footprint=my_0603
}
C 51800 43200 1 0 1 EMBEDDEDgnd-1.sym
[
T 51500 43250 8 10 0 0 0 6 1
net=GND:1
L 51720 43210 51680 43210 3 0 0 0 -1 -1
L 51745 43250 51655 43250 3 0 0 0 -1 -1
L 51800 43300 51600 43300 3 0 0 0 -1 -1
P 51700 43300 51700 43500 1 0 1
{
T 51642 43361 5 4 0 1 0 6 1
pintype=pwr
T 51642 43361 5 4 0 1 0 6 1
pinlabel=1
T 51642 43361 5 4 0 0 0 6 1
pinseq=1
T 51642 43361 5 4 0 1 0 6 1
pinnumber=1
}
]
C 57500 44000 1 0 0 EMBEDDEDoutput-1.sym
[
T 57600 44300 5 10 0 0 0 0 1
device=OUTPUT
L 58200 44000 57700 44000 3 0 0 0 -1 -1
L 58300 44100 58200 44000 3 0 0 0 -1 -1
L 58200 44200 58300 44100 3 0 0 0 -1 -1
L 57700 44200 58200 44200 3 0 0 0 -1 -1
L 57700 44200 57700 44000 3 0 0 0 -1 -1
P 57500 44100 57700 44100 1 0 0
{
T 57750 44050 5 6 0 0 0 0 1
pinseq=1
T 57750 44050 5 6 0 1 0 0 1
pinnumber=1
}
]
{
T 57600 44300 5 10 0 0 0 0 1
device=OUTPUT
T 58400 44000 5 10 1 1 0 0 1
value=FPGA_DONE
T 57500 44000 5 10 0 1 180 0 1
net=FPGA_DONE:1
}
C 57500 43600 1 0 0 EMBEDDEDoutput-1.sym
[
T 57600 43900 5 10 0 0 0 0 1
device=OUTPUT
P 57500 43700 57700 43700 1 0 0
{
T 57750 43650 5 6 0 0 0 0 1
pinseq=1
T 57750 43650 5 6 0 1 0 0 1
pinnumber=1
}
L 57700 43800 57700 43600 3 0 0 0 -1 -1
L 57700 43800 58200 43800 3 0 0 0 -1 -1
L 58200 43800 58300 43700 3 0 0 0 -1 -1
L 58300 43700 58200 43600 3 0 0 0 -1 -1
L 58200 43600 57700 43600 3 0 0 0 -1 -1
]
{
T 57600 43900 5 10 0 0 0 0 1
device=OUTPUT
T 58400 43600 5 10 1 1 0 0 1
value=FPGA_PROG
T 57500 43600 5 10 0 1 180 0 1
net=FPGA_PROG:1
}
C 53500 42300 1 0 0 EMBEDDEDpcf8574_ts.sym
[
T 53800 44500 5 10 0 1 0 0 1
refdes=U?
T 54900 44500 8 10 0 1 0 0 1
device=PCF8574_TS
T 53100 43400 8 10 0 1 0 0 1
footprint=TSSOP16
P 56200 44300 55900 44300 1 0 0
{
T 56200 44300 5 10 0 0 0 6 1
pinseq=20
T 55995 44345 5 10 1 1 0 0 1
pinnumber=20
T 55845 44295 5 10 1 1 0 6 1
pinlabel=P7
T 56200 44300 5 10 0 0 0 6 1
pintype=pas
}
P 56200 44100 55900 44100 1 0 0
{
T 56200 44100 5 10 0 0 0 6 1
pinseq=19
T 55995 44145 5 10 1 1 0 0 1
pinnumber=19
T 55845 44095 5 10 1 1 0 6 1
pinlabel=P6
T 56200 44100 5 10 0 0 0 6 1
pintype=pas
}
P 56200 43900 55900 43900 1 0 0
{
T 56200 43900 5 10 0 0 0 6 1
pinseq=18
T 55995 43945 5 10 1 1 0 0 1
pinnumber=18
T 55845 43895 5 10 1 1 0 6 1
pinlabel=NC
T 56200 43900 5 10 0 0 0 6 1
pintype=pas
}
P 56200 43700 55900 43700 1 0 0
{
T 56200 43700 5 10 0 0 0 6 1
pinseq=17
T 55995 43745 5 10 1 1 0 0 1
pinnumber=17
T 55845 43695 5 10 1 1 0 6 1
pinlabel=P5
T 56200 43700 5 10 0 0 0 6 1
pintype=pas
}
P 56200 43500 55900 43500 1 0 0
{
T 56200 43500 5 10 0 0 0 6 1
pinseq=16
T 55995 43545 5 10 1 1 0 0 1
pinnumber=16
T 55845 43495 5 10 1 1 0 6 1
pinlabel=P4
T 56200 43500 5 10 0 0 0 6 1
pintype=pas
}
P 56200 43300 55900 43300 1 0 0
{
T 56200 43300 5 10 0 0 0 6 1
pinseq=15
T 55995 43345 5 10 1 1 0 0 1
pinnumber=15
T 55845 43295 5 10 1 1 0 6 1
pinlabel=VSS
T 56200 43300 5 10 0 0 0 6 1
pintype=pas
}
P 56200 43100 55900 43100 1 0 0
{
T 56200 43100 5 10 0 0 0 6 1
pinseq=14
T 55995 43145 5 10 1 1 0 0 1
pinnumber=14
T 55845 43095 5 10 1 1 0 6 1
pinlabel=P3
T 56200 43100 5 10 0 0 0 6 1
pintype=pas
}
P 56200 42900 55900 42900 1 0 0
{
T 56200 42900 5 10 0 0 0 6 1
pinseq=13
T 55995 42945 5 10 1 1 0 0 1
pinnumber=13
T 55845 42895 5 10 1 1 0 6 1
pinlabel=NC
T 56200 42900 5 10 0 0 0 6 1
pintype=pas
}
P 56200 42700 55900 42700 1 0 0
{
T 56200 42700 5 10 0 0 0 6 1
pinseq=12
T 55995 42745 5 10 1 1 0 0 1
pinnumber=12
T 55845 42695 5 10 1 1 0 6 1
pinlabel=P2
T 56200 42700 5 10 0 0 0 6 1
pintype=pas
}
P 56200 42500 55900 42500 1 0 0
{
T 56200 42500 5 10 0 0 0 6 1
pinseq=11
T 55995 42545 5 10 1 1 0 0 1
pinnumber=11
T 55845 42495 5 10 1 1 0 6 1
pinlabel=P1
T 56200 42500 5 10 0 0 0 6 1
pintype=pas
}
P 53500 42500 53800 42500 1 0 0
{
T 53500 42500 5 10 0 0 0 0 1
pinseq=10
T 53705 42545 5 10 1 1 0 6 1
pinnumber=10
T 53855 42495 5 10 1 1 0 0 1
pinlabel=P0
T 53500 42500 5 10 0 0 0 0 1
pintype=pas
}
P 53500 42700 53800 42700 1 0 0
{
T 53500 42700 5 10 0 0 0 0 1
pinseq=9
T 53705 42745 5 10 1 1 0 6 1
pinnumber=9
T 53855 42695 5 10 1 1 0 0 1
pinlabel=A2
T 53500 42700 5 10 0 0 0 0 1
pintype=pas
}
P 53500 42900 53800 42900 1 0 0
{
T 53500 42900 5 10 0 0 0 0 1
pinseq=8
T 53705 42945 5 10 1 1 0 6 1
pinnumber=8
T 53855 42895 5 10 1 1 0 0 1
pinlabel=NC
T 53500 42900 5 10 0 0 0 0 1
pintype=pas
}
P 53500 43100 53800 43100 1 0 0
{
T 53500 43100 5 10 0 0 0 0 1
pinseq=7
T 53705 43145 5 10 1 1 0 6 1
pinnumber=7
T 53855 43095 5 10 1 1 0 0 1
pinlabel=A1
T 53500 43100 5 10 0 0 0 0 1
pintype=pas
}
P 53500 43300 53800 43300 1 0 0
{
T 53500 43300 5 10 0 0 0 0 1
pinseq=6
T 53705 43345 5 10 1 1 0 6 1
pinnumber=6
T 53855 43295 5 10 1 1 0 0 1
pinlabel=A0
T 53500 43300 5 10 0 0 0 0 1
pintype=pas
}
P 53500 43500 53800 43500 1 0 0
{
T 53500 43500 5 10 0 0 0 0 1
pinseq=5
T 53705 43545 5 10 1 1 0 6 1
pinnumber=5
T 53855 43495 5 10 1 1 0 0 1
pinlabel=VDD
T 53500 43500 5 10 0 0 0 0 1
pintype=pas
}
P 53500 43700 53800 43700 1 0 0
{
T 53500 43700 5 10 0 0 0 0 1
pinseq=4
T 53705 43745 5 10 1 1 0 6 1
pinnumber=4
T 53855 43695 5 10 1 1 0 0 1
pinlabel=SDA
T 53500 43700 5 10 0 0 0 0 1
pintype=pas
}
P 53500 43900 53800 43900 1 0 0
{
T 53500 43900 5 10 0 0 0 0 1
pinseq=3
T 53705 43945 5 10 1 1 0 6 1
pinnumber=3
T 53855 43895 5 10 1 1 0 0 1
pinlabel=NC
T 53500 43900 5 10 0 0 0 0 1
pintype=pas
}
P 53500 44100 53800 44100 1 0 0
{
T 53500 44100 5 10 0 0 0 0 1
pinseq=2
T 53705 44145 5 10 1 1 0 6 1
pinnumber=2
T 53855 44095 5 10 1 1 0 0 1
pinlabel=SCL
T 53500 44100 5 10 0 0 0 0 1
pintype=pas
}
P 53500 44300 53800 44300 1 0 0
{
T 53500 44300 5 10 0 0 0 0 1
pinseq=1
T 53705 44345 5 10 1 1 0 6 1
pinnumber=1
T 53855 44295 5 10 1 1 0 0 1
pinlabel=nINT
T 53500 44300 5 10 0 0 0 0 1
pintype=pas
}
B 53800 42300 2100 2200 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
]
{
T 53100 43400 5 10 0 1 0 0 1
footprint=SSOP20
T 54900 44500 5 10 1 1 0 0 1
device=PCF8574_TS
T 53800 44500 5 10 1 1 0 0 1
refdes=U105
}
N 53100 42700 53100 42400 4
N 53500 43500 52600 43500 4
N 52900 44900 52900 43500 4
N 53500 44100 53300 44100 4
N 53300 44100 53300 44700 4
N 53500 43700 53100 43700 4
N 53100 43700 53100 44300 4
N 56200 43100 56500 43100 4
C 57100 43000 1 0 0 EMBEDDEDgnd-1.sym
[
T 57400 43050 8 10 0 0 0 0 1
net=GND:1
L 57180 43010 57220 43010 3 0 0 0 -1 -1
L 57155 43050 57245 43050 3 0 0 0 -1 -1
L 57100 43100 57300 43100 3 0 0 0 -1 -1
P 57200 43100 57200 43300 1 0 1
{
T 57258 43161 5 4 0 1 0 0 1
pinnumber=1
T 57258 43161 5 4 0 0 0 0 1
pinseq=1
T 57258 43161 5 4 0 1 0 0 1
pinlabel=1
T 57258 43161 5 4 0 1 0 0 1
pintype=pwr
}
]
N 56200 43300 57200 43300 4
N 57500 42900 56500 42900 4
N 56500 42900 56500 43100 4
C 57500 42800 1 0 0 EMBEDDEDoutput-1.sym
[
T 57600 43100 5 10 0 0 0 0 1
device=OUTPUT
P 57500 42900 57700 42900 1 0 0
{
T 57750 42850 5 6 0 0 0 0 1
pinseq=1
T 57750 42850 5 6 0 1 0 0 1
pinnumber=1
}
L 57700 43000 57700 42800 3 0 0 0 -1 -1
L 57700 43000 58200 43000 3 0 0 0 -1 -1
L 58200 43000 58300 42900 3 0 0 0 -1 -1
L 58300 42900 58200 42800 3 0 0 0 -1 -1
L 58200 42800 57700 42800 3 0 0 0 -1 -1
]
{
T 57600 43100 5 10 0 0 0 0 1
device=OUTPUT
T 58400 42800 5 10 1 1 0 0 1
value=FPGA_AUX3
T 57500 42800 5 10 0 1 180 0 1
net=FPGA_AUX3:1
}
C 57500 42600 1 0 0 EMBEDDEDoutput-1.sym
[
T 57600 42900 5 10 0 0 0 0 1
device=OUTPUT
P 57500 42700 57700 42700 1 0 0
{
T 57750 42650 5 6 0 0 0 0 1
pinseq=1
T 57750 42650 5 6 0 1 0 0 1
pinnumber=1
}
L 57700 42800 57700 42600 3 0 0 0 -1 -1
L 57700 42800 58200 42800 3 0 0 0 -1 -1
L 58200 42800 58300 42700 3 0 0 0 -1 -1
L 58300 42700 58200 42600 3 0 0 0 -1 -1
L 58200 42600 57700 42600 3 0 0 0 -1 -1
]
{
T 57600 42900 5 10 0 0 0 0 1
device=OUTPUT
T 58400 42600 5 10 1 1 0 0 1
value=FPGA_AUX2
T 57500 42600 5 10 0 1 180 0 1
net=FPGA_AUX2:1
}
C 57500 42400 1 0 0 EMBEDDEDoutput-1.sym
[
T 57600 42700 5 10 0 0 0 0 1
device=OUTPUT
P 57500 42500 57700 42500 1 0 0
{
T 57750 42450 5 6 0 0 0 0 1
pinseq=1
T 57750 42450 5 6 0 1 0 0 1
pinnumber=1
}
L 57700 42600 57700 42400 3 0 0 0 -1 -1
L 57700 42600 58200 42600 3 0 0 0 -1 -1
L 58200 42600 58300 42500 3 0 0 0 -1 -1
L 58300 42500 58200 42400 3 0 0 0 -1 -1
L 58200 42400 57700 42400 3 0 0 0 -1 -1
]
{
T 57600 42700 5 10 0 0 0 0 1
device=OUTPUT
T 58400 42400 5 10 1 1 0 0 1
value=FPGA_AUX1
T 57500 42400 5 10 0 1 180 0 1
net=FPGA_AUX1:1
}
C 57500 42200 1 0 0 EMBEDDEDoutput-1.sym
[
T 57600 42500 5 10 0 0 0 0 1
device=OUTPUT
P 57500 42300 57700 42300 1 0 0
{
T 57750 42250 5 6 0 0 0 0 1
pinseq=1
T 57750 42250 5 6 0 1 0 0 1
pinnumber=1
}
L 57700 42400 57700 42200 3 0 0 0 -1 -1
L 57700 42400 58200 42400 3 0 0 0 -1 -1
L 58200 42400 58300 42300 3 0 0 0 -1 -1
L 58300 42300 58200 42200 3 0 0 0 -1 -1
L 58200 42200 57700 42200 3 0 0 0 -1 -1
]
{
T 57600 42500 5 10 0 0 0 0 1
device=OUTPUT
T 58400 42200 5 10 1 1 0 0 1
value=FPGA_AUX0
T 57500 42200 5 10 0 1 180 0 1
net=FPGA_AUX0:1
}
N 56200 42700 57500 42700 4
N 56200 42500 57500 42500 4
N 53500 42500 53500 42100 4
N 53500 42100 56500 42100 4
N 56500 42100 56500 42300 4
N 56500 42300 57500 42300 4
C 52800 42600 1 0 1 EMBEDDEDoutput-1.sym
[
T 52700 42900 5 10 0 0 0 6 1
device=OUTPUT
L 52100 42600 52600 42600 3 0 0 0 -1 -1
L 52000 42700 52100 42600 3 0 0 0 -1 -1
L 52100 42800 52000 42700 3 0 0 0 -1 -1
L 52600 42800 52100 42800 3 0 0 0 -1 -1
L 52600 42800 52600 42600 3 0 0 0 -1 -1
P 52800 42700 52600 42700 1 0 0
{
T 52550 42650 5 6 0 0 0 6 1
pinseq=1
T 52550 42650 5 6 0 1 0 6 1
pinnumber=1
}
]
{
T 52700 42900 5 10 0 0 0 6 1
device=OUTPUT
T 51900 42600 5 10 1 1 0 6 1
value=I2C_A1
T 52800 42600 5 10 0 1 180 6 1
net=I2C_A1:1
}
C 52800 42800 1 0 1 EMBEDDEDoutput-1.sym
[
T 52700 43100 5 10 0 0 0 6 1
device=OUTPUT
L 52100 42800 52600 42800 3 0 0 0 -1 -1
L 52000 42900 52100 42800 3 0 0 0 -1 -1
L 52100 43000 52000 42900 3 0 0 0 -1 -1
L 52600 43000 52100 43000 3 0 0 0 -1 -1
L 52600 43000 52600 42800 3 0 0 0 -1 -1
P 52800 42900 52600 42900 1 0 0
{
T 52550 42850 5 6 0 1 0 6 1
pinnumber=1
T 52550 42850 5 6 0 0 0 6 1
pinseq=1
}
]
{
T 52700 43100 5 10 0 0 0 6 1
device=OUTPUT
T 52800 42800 5 10 0 1 180 6 1
net=I2C_A0:1
T 51900 42800 5 10 1 1 0 6 1
value=I2C_A0
}
N 52800 42900 52800 43300 4
N 52800 42700 53000 42700 4
N 53000 42700 53000 43100 4
T 51100 42100 9 10 1 0 0 0 2
I2C Address Mapping
0 - 0x38
T 53800 44900 9 10 1 0 0 0 2
I2C Port Expander manages FPGA Config
and level-shifter direction
C 58500 53400 1 0 1 EMBEDDEDBNC-1.sym
[
T 58500 53400 8 10 0 1 0 6 1
pins=2
T 58500 53400 8 10 0 1 0 6 1
class=IO
T 58500 54200 8 10 0 1 0 6 1
refdes=CONN?
T 58150 54050 5 10 0 0 0 6 1
device=BNC
L 58400 53700 58396 53707 3 0 0 0 -1 -1
P 58300 53900 58000 53900 1 0 1
{
T 58150 53950 5 8 0 1 0 6 1
pintype=pas
T 58150 53950 5 8 0 1 0 6 1
pinlabel=1
T 58150 53950 5 8 0 0 0 6 1
pinseq=1
T 58150 53950 5 8 1 1 0 6 1
pinnumber=1
}
L 58300 53900 58315 53885 3 0 0 0 -1 -1
P 58400 53700 58400 53400 1 0 1
{
T 58350 53500 5 8 0 1 0 6 1
pintype=pas
T 58350 53500 5 8 0 1 0 6 1
pinlabel=2
T 58350 53500 5 8 0 0 0 6 1
pinseq=2
T 58350 53500 5 8 1 1 0 6 1
pinnumber=2
}
V 58350 53850 50 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
V 58350 53850 150 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
]
{
T 58150 54050 5 10 0 0 0 6 1
device=BNC
T 59100 53800 5 10 1 1 0 6 1
refdes=J102
T 58500 53400 5 10 0 0 0 0 1
footprint=SMA_ENDLAUNCH
}
C 58600 50700 1 0 1 EMBEDDEDBNC-1.sym
[
T 58600 50700 8 10 0 1 0 6 1
pins=2
T 58600 50700 8 10 0 1 0 6 1
class=IO
T 58600 51500 8 10 0 1 0 6 1
refdes=CONN?
T 58250 51350 5 10 0 0 0 6 1
device=BNC
L 58500 51000 58496 51007 3 0 0 0 -1 -1
P 58400 51200 58100 51200 1 0 1
{
T 58250 51250 5 8 0 1 0 6 1
pintype=pas
T 58250 51250 5 8 0 1 0 6 1
pinlabel=1
T 58250 51250 5 8 0 0 0 6 1
pinseq=1
T 58250 51250 5 8 1 1 0 6 1
pinnumber=1
}
L 58400 51200 58415 51185 3 0 0 0 -1 -1
P 58500 51000 58500 50700 1 0 1
{
T 58450 50800 5 8 0 1 0 6 1
pintype=pas
T 58450 50800 5 8 0 1 0 6 1
pinlabel=2
T 58450 50800 5 8 0 0 0 6 1
pinseq=2
T 58450 50800 5 8 1 1 0 6 1
pinnumber=2
}
V 58450 51150 50 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
V 58450 51150 150 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
]
{
T 58250 51350 5 10 0 0 0 6 1
device=BNC
T 59200 51100 5 10 1 1 0 6 1
refdes=J103
T 58600 50700 5 10 0 0 0 0 1
footprint=SMA_ENDLAUNCH
}
N 58400 54600 58400 54500 4
N 58000 53900 57400 53900 4
N 58100 51200 57400 51200 4
C 58300 52400 1 0 0 EMBEDDEDgnd-1.sym
[
T 58600 52450 8 10 0 0 0 0 1
net=GND:1
P 58400 52500 58400 52700 1 0 1
{
T 58458 52561 5 4 0 1 0 0 1
pinnumber=1
T 58458 52561 5 4 0 0 0 0 1
pinseq=1
T 58458 52561 5 4 0 1 0 0 1
pinlabel=1
T 58458 52561 5 4 0 1 0 0 1
pintype=pwr
}
L 58300 52500 58500 52500 3 0 0 0 -1 -1
L 58355 52450 58445 52450 3 0 0 0 -1 -1
L 58380 52410 58420 52410 3 0 0 0 -1 -1
]
N 58400 52700 58400 53400 4
C 58400 49700 1 0 0 EMBEDDEDgnd-1.sym
[
T 58700 49750 8 10 0 0 0 0 1
net=GND:1
P 58500 49800 58500 50000 1 0 1
{
T 58558 49861 5 4 0 1 0 0 1
pinnumber=1
T 58558 49861 5 4 0 0 0 0 1
pinseq=1
T 58558 49861 5 4 0 1 0 0 1
pinlabel=1
T 58558 49861 5 4 0 1 0 0 1
pintype=pwr
}
L 58400 49800 58600 49800 3 0 0 0 -1 -1
L 58455 49750 58545 49750 3 0 0 0 -1 -1
L 58480 49710 58520 49710 3 0 0 0 -1 -1
]
N 58500 50000 58500 50700 4
T 58700 53500 9 10 1 0 0 0 1
TX
T 58800 50800 9 10 1 0 0 0 1
RX
C 41900 42300 1 0 0 EMBEDDED3.3V-plus-1.sym
[
T 42200 42300 8 8 0 0 0 0 1
net=+3.3V:1
T 41975 42550 9 8 1 0 0 0 1
+3.3V
L 41950 42500 42250 42500 3 0 0 0 -1 -1
P 42100 42300 42100 42500 1 0 0
{
T 42150 42350 5 6 0 1 0 0 1
pinnumber=1
T 42150 42350 5 6 0 0 0 0 1
pinseq=1
T 42150 42350 5 6 0 1 0 0 1
pinlabel=1
T 42150 42350 5 6 0 1 0 0 1
pintype=pwr
}
]
C 39600 41700 1 270 0 EMBEDDEDcapacitor-2.sym
[
T 40500 41500 5 10 0 0 270 0 1
symversion=0.1
T 40700 41500 5 10 0 0 270 0 1
numslots=0
T 40900 41500 5 10 0 0 270 0 1
description=polarized capacitor
T 40100 41500 8 10 0 1 270 0 1
refdes=C?
T 40300 41500 5 10 0 0 270 0 1
device=POLARIZED_CAPACITOR
L 39949 41360 39949 41460 3 0 0 0 -1 -1
L 40000 41411 39900 41411 3 0 0 0 -1 -1
A 39800 40500 700 75 30 3 0 0 0 -1 -1
L 39800 41300 39800 41500 3 0 0 0 -1 -1
L 39800 41000 39800 41200 3 0 0 0 -1 -1
L 40000 41300 39600 41300 3 0 0 0 -1 -1
P 39800 40800 39800 41000 1 0 0
{
T 39850 40950 5 8 1 1 270 0 1
pinnumber=2
T 39750 41000 5 8 0 1 270 2 1
pinseq=2
T 39800 41050 9 8 0 1 270 6 1
pinlabel=-
T 39800 41050 5 8 0 1 270 8 1
pintype=pas
}
P 39800 41700 39800 41500 1 0 0
{
T 39850 41550 5 8 1 1 270 6 1
pinnumber=1
T 39750 41500 5 8 0 1 270 8 1
pinseq=1
T 39800 41450 9 8 0 1 270 0 1
pinlabel=+
T 39800 41450 5 8 0 1 270 2 1
pintype=pas
}
]
{
T 40300 41500 5 10 0 0 270 0 1
device=POLARIZED_CAPACITOR
T 39000 41400 5 10 1 1 0 0 1
refdes=C101
T 40500 41500 5 10 0 0 270 0 1
symversion=0.1
T 38700 41200 5 10 1 1 0 0 1
value=10uF 16V
T 39600 41700 5 10 0 0 0 0 1
footprint=cap-elec-ave_b
}
C 39600 47400 1 0 0 EMBEDDED5V-plus-1.sym
[
T 39900 47400 8 8 0 0 0 0 1
net=+5V:1
T 39675 47650 9 8 1 0 0 0 1
+5V
L 39650 47600 39950 47600 3 0 0 0 -1 -1
P 39800 47400 39800 47600 1 0 0
{
T 39850 47450 5 6 0 1 0 0 1
pinnumber=1
T 39850 47450 5 6 0 0 0 0 1
pinseq=1
T 39850 47450 5 6 0 1 0 0 1
pinlabel=1
T 39850 47450 5 6 0 1 0 0 1
pintype=pwr
}
]
C 39700 40300 1 0 0 EMBEDDEDgnd-1.sym
[
T 40000 40350 8 10 0 0 0 0 1
net=GND:1
L 39780 40310 39820 40310 3 0 0 0 -1 -1
L 39755 40350 39845 40350 3 0 0 0 -1 -1
L 39700 40400 39900 40400 3 0 0 0 -1 -1
P 39800 40400 39800 40600 1 0 1
{
T 39858 40461 5 4 0 1 0 0 1
pinnumber=1
T 39858 40461 5 4 0 0 0 0 1
pinseq=1
T 39858 40461 5 4 0 1 0 0 1
pinlabel=1
T 39858 40461 5 4 0 1 0 0 1
pintype=pwr
}
]
N 39800 41700 39800 46300 4
N 39800 40800 42100 40800 4
N 40000 41900 39800 41900 4
N 42100 41700 42100 42300 4
N 40800 40800 40800 41300 4
N 41600 41900 42100 41900 4
N 39600 46300 40000 46300 4
C 41900 46300 1 270 0 EMBEDDEDcapacitor-2.sym
[
T 42800 46100 5 10 0 0 270 0 1
symversion=0.1
T 43000 46100 5 10 0 0 270 0 1
numslots=0
T 43200 46100 5 10 0 0 270 0 1
description=polarized capacitor
T 42400 46100 8 10 0 1 270 0 1
refdes=C?
T 42600 46100 5 10 0 0 270 0 1
device=POLARIZED_CAPACITOR
L 42249 45960 42249 46060 3 0 0 0 -1 -1
L 42300 46011 42200 46011 3 0 0 0 -1 -1
A 42100 45100 700 75 30 3 0 0 0 -1 -1
L 42100 45900 42100 46100 3 0 0 0 -1 -1
L 42100 45600 42100 45800 3 0 0 0 -1 -1
L 42300 45900 41900 45900 3 0 0 0 -1 -1
P 42100 45400 42100 45600 1 0 0
{
T 42150 45550 5 8 1 1 270 0 1
pinnumber=2
T 42050 45600 5 8 0 1 270 2 1
pinseq=2
T 42100 45650 9 8 0 1 270 6 1
pinlabel=-
T 42100 45650 5 8 0 1 270 8 1
pintype=pas
}
P 42100 46300 42100 46100 1 0 0
{
T 42150 46150 5 8 1 1 270 6 1
pinnumber=1
T 42050 46100 5 8 0 1 270 8 1
pinseq=1
T 42100 46050 9 8 0 1 270 0 1
pinlabel=+
T 42100 46050 5 8 0 1 270 2 1
pintype=pas
}
]
{
T 42600 46100 5 10 0 0 270 0 1
device=POLARIZED_CAPACITOR
T 42400 45900 5 10 1 1 0 0 1
refdes=C103
T 42400 45700 5 10 1 1 0 0 1
value=10uF 10V
T 41900 46300 5 10 0 0 0 0 1
footprint=1206_pol
}
C 40700 45100 1 0 0 EMBEDDEDgnd-1.sym
[
T 41000 45150 8 10 0 0 0 0 1
net=GND:1
L 40780 45110 40820 45110 3 0 0 0 -1 -1
L 40755 45150 40845 45150 3 0 0 0 -1 -1
L 40700 45200 40900 45200 3 0 0 0 -1 -1
P 40800 45200 40800 45400 1 0 1
{
T 40858 45261 5 4 0 1 0 0 1
pinnumber=1
T 40858 45261 5 4 0 0 0 0 1
pinseq=1
T 40858 45261 5 4 0 1 0 0 1
pinlabel=1
T 40858 45261 5 4 0 1 0 0 1
pintype=pwr
}
]
N 40800 45700 40800 45400 4
N 42100 45400 40800 45400 4
C 43500 46200 1 0 1 EMBEDDEDinput-1.sym
[
T 43500 46500 5 10 0 0 0 6 1
device=INPUT
L 43000 46200 43500 46200 3 0 0 0 -1 -1
L 42900 46300 43000 46200 3 0 0 0 -1 -1
L 43000 46400 42900 46300 3 0 0 0 -1 -1
L 43500 46400 43000 46400 3 0 0 0 -1 -1
L 43500 46400 43500 46200 3 0 0 0 -1 -1
P 42900 46300 42700 46300 1 0 1
{
T 43050 46250 5 6 0 1 0 6 1
pinnumber=1
T 43050 46250 5 6 0 0 0 6 1
pinseq=1
}
]
{
T 43500 46500 5 10 0 0 0 6 1
device=INPUT
T 43000 46600 5 10 1 1 180 6 1
value=VCCINT
T 43500 46200 5 10 0 0 90 2 1
net=VCCINT:1
}
N 41600 46300 42700 46300 4
C 40000 45700 1 0 0 EMBEDDEDlm1117-1.sym
[
T 39995 45695 8 10 0 1 0 0 1
footprint=TO220
T 41600 46800 5 10 0 0 0 0 1
pins=3
T 41400 46700 8 10 0 1 0 6 1
refdes=U?
T 41600 47000 5 10 0 0 0 0 1
device=1117
P 41300 46300 41600 46300 1 0 1
{
T 41430 46350 5 8 1 1 0 0 1
pinnumber=2
T 41430 46350 5 8 0 0 0 0 1
pinseq=2
T 40900 46300 5 10 1 1 0 0 1
value=OUT
}
P 40800 45700 40800 46000 1 0 0
{
T 40700 45800 5 8 1 1 0 0 1
pinnumber=1
T 40700 45800 5 8 0 0 0 0 1
pinseq=1
T 40600 46100 5 10 1 1 0 0 1
value=GND
}
P 40300 46300 40000 46300 1 0 1
{
T 40100 46350 5 8 1 1 0 0 1
pinnumber=3
T 40100 46350 5 8 0 0 0 0 1
pinseq=3
T 40300 46300 5 10 1 1 0 0 1
value=IN
}
B 40300 46000 1000 600 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
]
{
T 40900 46700 5 10 1 1 0 0 1
device=ZLDO1117
T 40700 46700 5 10 1 1 0 6 1
refdes=U103
T 39995 45695 5 10 0 1 0 0 1
footprint=SOT223
T 41800 46700 5 10 1 1 0 0 1
value=1.2V
}
C 40000 41300 1 0 0 EMBEDDEDlm1117-1.sym
[
T 39995 41295 8 10 0 1 0 0 1
footprint=TO220
T 41600 42400 5 10 0 0 0 0 1
pins=3
T 41400 42300 8 10 0 1 0 6 1
refdes=U?
T 41600 42600 5 10 0 0 0 0 1
device=1117
P 41300 41900 41600 41900 1 0 1
{
T 41430 41950 5 8 1 1 0 0 1
pinnumber=2
T 41430 41950 5 8 0 0 0 0 1
pinseq=2
T 40900 41900 5 10 1 1 0 0 1
value=OUT
}
P 40800 41300 40800 41600 1 0 0
{
T 40700 41400 5 8 1 1 0 0 1
pinnumber=1
T 40700 41400 5 8 0 0 0 0 1
pinseq=1
T 40600 41700 5 10 1 1 0 0 1
value=GND
}
P 40300 41900 40000 41900 1 0 1
{
T 40100 41950 5 8 1 1 0 0 1
pinnumber=3
T 40100 41950 5 8 0 0 0 0 1
pinseq=3
T 40300 41900 5 10 1 1 0 0 1
value=IN
}
B 40300 41600 1000 600 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
]
{
T 40800 42300 5 10 1 1 0 0 1
device=LM1117
T 40700 42300 5 10 1 1 0 6 1
refdes=U101
T 39995 41295 5 10 0 1 0 0 1
footprint=SOT223
T 41500 42300 5 10 1 1 0 0 1
value=3.3V
}
C 41900 41700 1 270 0 EMBEDDEDcapacitor-2.sym
[
T 42600 41500 5 10 0 0 270 0 1
device=POLARIZED_CAPACITOR
T 42400 41500 8 10 0 1 270 0 1
refdes=C?
T 43200 41500 5 10 0 0 270 0 1
description=polarized capacitor
T 43000 41500 5 10 0 0 270 0 1
numslots=0
T 42800 41500 5 10 0 0 270 0 1
symversion=0.1
P 42100 41700 42100 41500 1 0 0
{
T 42150 41550 5 8 1 1 270 6 1
pinnumber=1
T 42050 41500 5 8 0 1 270 8 1
pinseq=1
T 42100 41450 9 8 0 1 270 0 1
pinlabel=+
T 42100 41450 5 8 0 1 270 2 1
pintype=pas
}
P 42100 40800 42100 41000 1 0 0
{
T 42150 40950 5 8 1 1 270 0 1
pinnumber=2
T 42050 41000 5 8 0 1 270 2 1
pinseq=2
T 42100 41050 9 8 0 1 270 6 1
pinlabel=-
T 42100 41050 5 8 0 1 270 8 1
pintype=pas
}
L 42300 41300 41900 41300 3 0 0 0 -1 -1
L 42100 41000 42100 41200 3 0 0 0 -1 -1
L 42100 41300 42100 41500 3 0 0 0 -1 -1
A 42100 40500 700 75 30 3 0 0 0 -1 -1
L 42300 41411 42200 41411 3 0 0 0 -1 -1
L 42249 41360 42249 41460 3 0 0 0 -1 -1
]
{
T 42600 41500 5 10 0 0 270 0 1
device=POLARIZED_CAPACITOR
T 42400 41300 5 10 1 1 0 0 1
refdes=C102
T 42400 41100 5 10 1 1 0 0 1
value=10uF 10V
T 41900 41700 5 10 0 0 0 0 1
footprint=1206_pol
}
C 38700 46200 1 0 0 EMBEDDEDcui-pj-002a.sym
[
T 37900 45700 5 10 0 0 0 0 1
device=PJ-002A-SMT
T 38700 46700 8 10 0 1 0 0 1
refdes=J?
P 39300 46300 39600 46300 1 0 1
{
T 38750 46250 5 8 1 1 0 0 1
pinnumber=2
T 38750 46250 5 8 0 0 0 0 1
pinseq=2
T 38750 46250 5 8 0 1 0 0 1
pinlabel=2
T 38750 46250 5 8 0 1 0 0 1
pintype=pas
}
P 39300 46500 39600 46500 1 0 1
{
T 38750 46450 5 8 1 1 0 0 1
pinnumber=1
T 38750 46450 5 8 0 0 0 0 1
pinseq=1
T 38750 46450 5 8 0 1 0 0 1
pinlabel=1
T 38750 46450 5 8 0 1 0 0 1
pintype=pas
}
L 39100 46300 39000 46400 3 0 0 0 -1 -1
L 39000 46400 38900 46300 3 0 0 0 -1 -1
L 39100 46300 39300 46300 3 0 0 0 -1 -1
L 38900 46500 39300 46500 3 0 0 0 -1 -1
B 38700 46200 600 400 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
P 39300 46400 39600 46400 1 0 1
{
T 38750 46350 5 8 1 1 0 0 1
pinnumber=3
T 38750 46350 5 8 0 0 0 0 1
pinseq=3
T 38750 46350 5 8 0 1 0 0 1
pinlabel=3
T 38750 46350 5 8 0 1 0 0 1
pintype=pas
}
L 39300 46400 39200 46400 3 0 0 0 -1 -1
L 39200 46400 39200 46300 3 0 0 0 -1 -1
L 39150 46350 39200 46300 3 0 0 0 -1 -1
L 39250 46350 39200 46300 3 0 0 0 -1 -1
L 39250 46350 39150 46350 3 0 0 0 -1 -1
]
{
T 37900 45700 5 10 0 0 0 0 1
device=PJ-002A-SMT
T 38700 46700 5 10 1 1 0 0 1
refdes=J101
T 38700 46200 5 10 0 0 0 0 1
footprint=cui-pj-002a
}
C 41900 44600 1 0 0 EMBEDDED3.3V-plus-1.sym
[
T 42200 44600 8 8 0 0 0 0 1
net=+3.3V:1
T 41975 44850 9 8 1 0 0 0 1
+3.3V
L 41950 44800 42250 44800 3 0 0 0 -1 -1
P 42100 44600 42100 44800 1 0 0
{
T 42150 44650 5 6 0 1 0 0 1
pinnumber=1
T 42150 44650 5 6 0 0 0 0 1
pinseq=1
T 42150 44650 5 6 0 1 0 0 1
pinlabel=1
T 42150 44650 5 6 0 1 0 0 1
pintype=pwr
}
]
N 40800 43100 42100 43100 4
N 40000 44200 39800 44200 4
N 42100 44000 42100 44600 4
N 40800 43100 40800 43600 4
N 41600 44200 42100 44200 4
C 40000 43600 1 0 0 EMBEDDEDlm1117-1.sym
[
T 39995 43595 8 10 0 1 0 0 1
footprint=TO220
T 41600 44700 5 10 0 0 0 0 1
pins=3
T 41400 44600 8 10 0 1 0 6 1
refdes=U?
T 41600 44900 5 10 0 0 0 0 1
device=1117
P 41300 44200 41600 44200 1 0 1
{
T 41430 44250 5 8 1 1 0 0 1
pinnumber=2
T 41430 44250 5 8 0 0 0 0 1
pinseq=2
T 40900 44200 5 10 1 1 0 0 1
value=OUT
}
P 40800 43600 40800 43900 1 0 0
{
T 40700 43700 5 8 1 1 0 0 1
pinnumber=1
T 40700 43700 5 8 0 0 0 0 1
pinseq=1
T 40600 44000 5 10 1 1 0 0 1
value=GND
}
P 40300 44200 40000 44200 1 0 1
{
T 40100 44250 5 8 1 1 0 0 1
pinnumber=3
T 40100 44250 5 8 0 0 0 0 1
pinseq=3
T 40300 44200 5 10 1 1 0 0 1
value=IN
}
B 40300 43900 1000 600 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
]
{
T 40800 44600 5 10 1 1 0 0 1
device=LM1117
T 40700 44600 5 10 1 1 0 6 1
refdes=U102
T 39995 43595 5 10 0 1 0 0 1
footprint=SOT223
T 41500 44600 5 10 1 1 0 0 1
value=3.3V
}
C 41900 44000 1 270 0 EMBEDDEDcapacitor-2.sym
[
T 42600 43800 5 10 0 0 270 0 1
device=POLARIZED_CAPACITOR
T 42400 43800 8 10 0 1 270 0 1
refdes=C?
T 43200 43800 5 10 0 0 270 0 1
description=polarized capacitor
T 43000 43800 5 10 0 0 270 0 1
numslots=0
T 42800 43800 5 10 0 0 270 0 1
symversion=0.1
P 42100 44000 42100 43800 1 0 0
{
T 42150 43850 5 8 1 1 270 6 1
pinnumber=1
T 42050 43800 5 8 0 1 270 8 1
pinseq=1
T 42100 43750 9 8 0 1 270 0 1
pinlabel=+
T 42100 43750 5 8 0 1 270 2 1
pintype=pas
}
P 42100 43100 42100 43300 1 0 0
{
T 42150 43250 5 8 1 1 270 0 1
pinnumber=2
T 42050 43300 5 8 0 1 270 2 1
pinseq=2
T 42100 43350 9 8 0 1 270 6 1
pinlabel=-
T 42100 43350 5 8 0 1 270 8 1
pintype=pas
}
L 42300 43600 41900 43600 3 0 0 0 -1 -1
L 42100 43300 42100 43500 3 0 0 0 -1 -1
L 42100 43600 42100 43800 3 0 0 0 -1 -1
A 42100 42800 700 75 30 3 0 0 0 -1 -1
L 42300 43711 42200 43711 3 0 0 0 -1 -1
L 42249 43660 42249 43760 3 0 0 0 -1 -1
]
{
T 42600 43800 5 10 0 0 270 0 1
device=POLARIZED_CAPACITOR
T 42400 43600 5 10 1 1 0 0 1
refdes=C104
T 42400 43400 5 10 1 1 0 0 1
value=10uF 10V
T 41900 44000 5 10 0 0 0 0 1
footprint=1206_pol
}
C 40700 42800 1 0 0 EMBEDDEDgnd-1.sym
[
T 41000 42850 8 10 0 0 0 0 1
net=GND:1
L 40780 42810 40820 42810 3 0 0 0 -1 -1
L 40755 42850 40845 42850 3 0 0 0 -1 -1
L 40700 42900 40900 42900 3 0 0 0 -1 -1
P 40800 42900 40800 43100 1 0 1
{
T 40858 42961 5 4 0 1 0 0 1
pinnumber=1
T 40858 42961 5 4 0 0 0 0 1
pinseq=1
T 40858 42961 5 4 0 1 0 0 1
pinlabel=1
T 40858 42961 5 4 0 1 0 0 1
pintype=pwr
}
]
C 43500 44100 1 0 1 EMBEDDEDinput-1.sym
[
T 43500 44400 5 10 0 0 0 6 1
device=INPUT
L 43000 44100 43500 44100 3 0 0 0 -1 -1
L 42900 44200 43000 44100 3 0 0 0 -1 -1
L 43000 44300 42900 44200 3 0 0 0 -1 -1
L 43500 44300 43000 44300 3 0 0 0 -1 -1
L 43500 44300 43500 44100 3 0 0 0 -1 -1
P 42900 44200 42700 44200 1 0 1
{
T 43050 44150 5 6 0 1 0 6 1
pinnumber=1
T 43050 44150 5 6 0 0 0 6 1
pinseq=1
}
]
{
T 43500 44400 5 10 0 0 0 6 1
device=INPUT
T 43000 44500 5 10 1 1 180 6 1
value=AVDD
T 43500 44100 5 10 0 0 90 2 1
net=AVDD:1
}
N 42700 44200 42100 44200 4
C 43500 41800 1 0 1 EMBEDDEDinput-1.sym
[
T 43500 42100 5 10 0 0 0 6 1
device=INPUT
L 43000 41800 43500 41800 3 0 0 0 -1 -1
L 42900 41900 43000 41800 3 0 0 0 -1 -1
L 43000 42000 42900 41900 3 0 0 0 -1 -1
L 43500 42000 43000 42000 3 0 0 0 -1 -1
L 43500 42000 43500 41800 3 0 0 0 -1 -1
P 42900 41900 42700 41900 1 0 1
{
T 43050 41850 5 6 0 1 0 6 1
pinnumber=1
T 43050 41850 5 6 0 0 0 6 1
pinseq=1
}
]
{
T 43500 42100 5 10 0 0 0 6 1
device=INPUT
T 43000 42200 5 10 1 1 180 6 1
value=DVDD
T 43500 41800 5 10 0 0 90 2 1
net=DVDD:1
}
N 42100 41900 42700 41900 4
C 39300 46900 1 0 0 EMBEDDEDgnd-1.sym
[
T 39600 46950 8 10 0 0 0 0 1
net=GND:1
L 39380 46910 39420 46910 3 0 0 0 -1 -1
L 39355 46950 39445 46950 3 0 0 0 -1 -1
L 39300 47000 39500 47000 3 0 0 0 -1 -1
P 39400 47000 39400 47200 1 0 1
{
T 39458 47061 5 4 0 1 0 0 1
pinnumber=1
T 39458 47061 5 4 0 0 0 0 1
pinseq=1
T 39458 47061 5 4 0 1 0 0 1
pinlabel=1
T 39458 47061 5 4 0 1 0 0 1
pintype=pwr
}
]
N 39400 47200 39700 47200 4
N 39700 47200 39700 46500 4
N 39700 46500 39600 46500 4
N 39600 46400 39800 46400 4
N 39800 40800 39800 40600 4
T 41800 46400 9 10 1 0 0 0 1
+1.2V
N 53600 52200 53600 51000 4
N 54700 52200 54700 50800 4
N 39800 46400 39800 47400 4
C 42800 54900 1 180 0 EMBEDDEDheader26-1.sym
[
P 41700 54600 41400 54600 1 0 1
{
T 41550 54550 5 8 1 1 180 0 1
pinnumber=1
T 41550 54550 5 8 0 0 180 0 1
pinseq=1
T 41550 54550 5 8 0 1 180 0 1
pinlabel=1
T 41550 54550 5 8 0 1 180 0 1
pintype=pas
}
P 42800 54600 42500 54600 1 0 0
{
T 42700 54550 5 8 1 1 180 0 1
pinnumber=2
T 42700 54550 5 8 0 0 180 0 1
pinseq=2
T 42700 54550 5 8 0 1 180 0 1
pinlabel=2
T 42700 54550 5 8 0 1 180 0 1
pintype=pas
}
P 41700 54200 41400 54200 1 0 1
{
T 41550 54150 5 8 1 1 180 0 1
pinnumber=3
T 41550 54150 5 8 0 0 180 0 1
pinseq=3
T 41550 54150 5 8 0 1 180 0 1
pinlabel=3
T 41550 54150 5 8 0 1 180 0 1
pintype=pas
}
P 42800 54200 42500 54200 1 0 0
{
T 42700 54150 5 8 1 1 180 0 1
pinnumber=4
T 42700 54150 5 8 0 0 180 0 1
pinseq=4
T 42700 54150 5 8 0 1 180 0 1
pinlabel=4
T 42700 54150 5 8 0 1 180 0 1
pintype=pas
}
P 41700 53800 41400 53800 1 0 1
{
T 41550 53750 5 8 1 1 180 0 1
pinnumber=5
T 41550 53750 5 8 0 0 180 0 1
pinseq=5
T 41550 53750 5 8 0 1 180 0 1
pinlabel=5
T 41550 53750 5 8 0 1 180 0 1
pintype=pas
}
P 42800 53800 42500 53800 1 0 0
{
T 42700 53750 5 8 1 1 180 0 1
pinnumber=6
T 42700 53750 5 8 0 0 180 0 1
pinseq=6
T 42700 53750 5 8 0 1 180 0 1
pinlabel=6
T 42700 53750 5 8 0 1 180 0 1
pintype=pas
}
P 41700 53400 41400 53400 1 0 1
{
T 41550 53350 5 8 1 1 180 0 1
pinnumber=7
T 41550 53350 5 8 0 0 180 0 1
pinseq=7
T 41550 53350 5 8 0 1 180 0 1
pinlabel=7
T 41550 53350 5 8 0 1 180 0 1
pintype=pas
}
P 42800 53400 42500 53400 1 0 0
{
T 42700 53350 5 8 1 1 180 0 1
pinnumber=8
T 42700 53350 5 8 0 0 180 0 1
pinseq=8
T 42700 53350 5 8 0 1 180 0 1
pinlabel=8
T 42700 53350 5 8 0 1 180 0 1
pintype=pas
}
P 41700 53000 41400 53000 1 0 1
{
T 41550 52950 5 8 1 1 180 0 1
pinnumber=9
T 41550 52950 5 8 0 0 180 0 1
pinseq=9
T 41550 52950 5 8 0 1 180 0 1
pinlabel=9
T 41550 52950 5 8 0 1 180 0 1
pintype=pas
}
P 42800 53000 42500 53000 1 0 0
{
T 42700 52950 5 8 1 1 180 0 1
pinnumber=10
T 42700 52950 5 8 0 0 180 0 1
pinseq=10
T 42700 52950 5 8 0 1 180 0 1
pinlabel=10
T 42700 52950 5 8 0 1 180 0 1
pintype=pas
}
P 41700 52600 41400 52600 1 0 1
{
T 41550 52550 5 8 1 1 180 0 1
pinnumber=11
T 41550 52550 5 8 0 0 180 0 1
pinseq=11
T 41550 52550 5 8 0 1 180 0 1
pinlabel=11
T 41550 52550 5 8 0 1 180 0 1
pintype=pas
}
P 42800 52600 42500 52600 1 0 0
{
T 42700 52550 5 8 1 1 180 0 1
pinnumber=12
T 42700 52550 5 8 0 0 180 0 1
pinseq=12
T 42700 52550 5 8 0 1 180 0 1
pinlabel=12
T 42700 52550 5 8 0 1 180 0 1
pintype=pas
}
P 41700 52200 41400 52200 1 0 1
{
T 41550 52150 5 8 1 1 180 0 1
pinnumber=13
T 41550 52150 5 8 0 0 180 0 1
pinseq=13
T 41550 52150 5 8 0 1 180 0 1
pinlabel=13
T 41550 52150 5 8 0 1 180 0 1
pintype=pas
}
P 42800 52200 42500 52200 1 0 0
{
T 42700 52150 5 8 1 1 180 0 1
pinnumber=14
T 42700 52150 5 8 0 0 180 0 1
pinseq=14
T 42700 52150 5 8 0 1 180 0 1
pinlabel=14
T 42700 52150 5 8 0 1 180 0 1
pintype=pas
}
P 41700 51800 41400 51800 1 0 1
{
T 41550 51750 5 8 1 1 180 0 1
pinnumber=15
T 41550 51750 5 8 0 0 180 0 1
pinseq=15
T 41550 51750 5 8 0 1 180 0 1
pinlabel=15
T 41550 51750 5 8 0 1 180 0 1
pintype=pas
}
P 42800 51800 42500 51800 1 0 0
{
T 42700 51750 5 8 1 1 180 0 1
pinnumber=16
T 42700 51750 5 8 0 0 180 0 1
pinseq=16
T 42700 51750 5 8 0 1 180 0 1
pinlabel=16
T 42700 51750 5 8 0 1 180 0 1
pintype=pas
}
P 41700 51400 41400 51400 1 0 1
{
T 41550 51350 5 8 1 1 180 0 1
pinnumber=17
T 41550 51350 5 8 0 0 180 0 1
pinseq=17
T 41550 51350 5 8 0 1 180 0 1
pinlabel=17
T 41550 51350 5 8 0 1 180 0 1
pintype=pas
}
P 42800 51400 42500 51400 1 0 0
{
T 42700 51350 5 8 1 1 180 0 1
pinnumber=18
T 42700 51350 5 8 0 0 180 0 1
pinseq=18
T 42700 51350 5 8 0 1 180 0 1
pinlabel=18
T 42700 51350 5 8 0 1 180 0 1
pintype=pas
}
P 41700 51000 41400 51000 1 0 1
{
T 41550 50950 5 8 1 1 180 0 1
pinnumber=19
T 41550 50950 5 8 0 0 180 0 1
pinseq=19
T 41550 50950 5 8 0 1 180 0 1
pinlabel=19
T 41550 50950 5 8 0 1 180 0 1
pintype=pas
}
P 42800 51000 42500 51000 1 0 0
{
T 42700 50950 5 8 1 1 180 0 1
pinnumber=20
T 42700 50950 5 8 0 0 180 0 1
pinseq=20
T 42700 50950 5 8 0 1 180 0 1
pinlabel=20
T 42700 50950 5 8 0 1 180 0 1
pintype=pas
}
P 41700 50600 41400 50600 1 0 1
{
T 41550 50550 5 8 1 1 180 0 1
pinnumber=21
T 41550 50550 5 8 0 0 180 0 1
pinseq=21
T 41550 50550 5 8 0 1 180 0 1
pinlabel=21
T 41550 50550 5 8 0 1 180 0 1
pintype=pas
}
P 42800 50600 42500 50600 1 0 0
{
T 42700 50550 5 8 1 1 180 0 1
pinnumber=22
T 42700 50550 5 8 0 0 180 0 1
pinseq=22
T 42700 50550 5 8 0 1 180 0 1
pinlabel=22
T 42700 50550 5 8 0 1 180 0 1
pintype=pas
}
P 41700 50200 41400 50200 1 0 1
{
T 41550 50150 5 8 1 1 180 0 1
pinnumber=23
T 41550 50150 5 8 0 0 180 0 1
pinseq=23
T 41550 50150 5 8 0 1 180 0 1
pinlabel=23
T 41550 50150 5 8 0 1 180 0 1
pintype=pas
}
P 42800 50200 42500 50200 1 0 0
{
T 42700 50150 5 8 1 1 180 0 1
pinnumber=24
T 42700 50150 5 8 0 0 180 0 1
pinseq=24
T 42700 50150 5 8 0 1 180 0 1
pinlabel=24
T 42700 50150 5 8 0 1 180 0 1
pintype=pas
}
P 41700 49800 41400 49800 1 0 1
{
T 41550 49750 5 8 1 1 180 0 1
pinnumber=25
T 41550 49750 5 8 0 0 180 0 1
pinseq=25
T 41550 49750 5 8 0 1 180 0 1
pinlabel=25
T 41550 49750 5 8 0 1 180 0 1
pintype=pas
}
P 42800 49800 42500 49800 1 0 0
{
T 42700 49750 5 8 1 1 180 0 1
pinnumber=26
T 42700 49750 5 8 0 0 180 0 1
pinseq=26
T 42700 49750 5 8 0 1 180 0 1
pinlabel=26
T 42700 49750 5 8 0 1 180 0 1
pintype=pas
}
B 41700 49600 800 5250 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
L 42500 52400 41700 52400 3 0 0 0 -1 -1
L 42100 49600 42100 54850 3 0 0 0 -1 -1
L 42500 54400 41700 54400 3 0 0 0 -1 -1
L 42500 53200 41700 53200 3 0 0 0 -1 -1
L 42500 53600 41700 53600 3 0 0 0 -1 -1
L 42500 52800 41700 52800 3 0 0 0 -1 -1
L 42500 54000 41700 54000 3 0 0 0 -1 -1
L 42500 51200 41700 51200 3 0 0 0 -1 -1
L 42500 51600 41700 51600 3 0 0 0 -1 -1
L 42500 50800 41700 50800 3 0 0 0 -1 -1
L 42500 50000 41700 50000 3 0 0 0 -1 -1
L 42500 50400 41700 50400 3 0 0 0 -1 -1
L 42500 52000 41700 52000 3 0 0 0 -1 -1
T 42200 49500 8 10 0 1 180 0 1
refdes=J?
T 41200 50200 8 10 0 0 180 0 1
device=HEADER26
T 41200 50000 8 10 0 0 180 0 1
class=IO
T 41200 49800 8 10 0 0 180 0 1
pins=26
]
{
T 42300 55100 5 10 1 1 180 0 1
refdes=J105
T 41200 50200 5 10 0 0 180 0 1
device=HEADER26
}
C 40400 55200 1 0 0 EMBEDDEDgnd-1.sym
[
P 40500 55300 40500 55500 1 0 1
{
T 40558 55361 5 4 0 1 0 0 1
pinnumber=1
T 40558 55361 5 4 0 0 0 0 1
pinseq=1
T 40558 55361 5 4 0 1 0 0 1
pinlabel=1
T 40558 55361 5 4 0 1 0 0 1
pintype=pwr
}
L 40400 55300 40600 55300 3 0 0 0 -1 -1
L 40455 55250 40545 55250 3 0 0 0 -1 -1
L 40480 55210 40520 55210 3 0 0 0 -1 -1
T 40700 55250 8 10 0 0 0 0 1
net=GND:1
]
N 41400 54600 41000 54600 4
N 41000 54600 41000 55500 4
N 40500 55500 43300 55500 4
N 43300 55500 43300 54600 4
N 43300 54600 42800 54600 4
C 39800 54500 1 0 0 EMBEDDED5V-plus-1.sym
[
L 39850 54700 40150 54700 3 0 0 0 -1 -1
P 40000 54500 40000 54700 1 0 0
{
T 40050 54550 5 6 0 1 0 0 1
pintype=pwr
T 40050 54550 5 6 0 1 0 0 1
pinlabel=1
T 40050 54550 5 6 0 0 0 0 1
pinseq=1
T 40050 54550 5 6 0 1 0 0 1
pinnumber=1
}
T 40100 54500 8 8 0 0 0 0 1
net=+5V:1
T 39875 54750 9 8 1 0 0 0 1
+5V
]
N 41400 54200 40000 54200 4
N 40000 54200 40000 54500 4
N 41400 53800 39700 53800 4
{
T 39900 53900 5 10 1 1 0 0 1
netname=GPIO_SPI_CS#
}
N 41400 53400 39700 53400 4
{
T 39900 53500 5 10 1 1 0 0 1
netname=GPIO_SPI_MISO
}
N 41400 53000 39700 53000 4
{
T 39900 53100 5 10 1 1 0 0 1
netname=GPIO_SPI_MOSI
}
N 41400 52600 39700 52600 4
{
T 39900 52700 5 10 1 1 0 0 1
netname=GPIO_I2C_SCL
}
N 41400 52200 39700 52200 4
N 41400 51800 40000 51800 4
N 41400 51400 40000 51400 4
N 41400 51000 40000 51000 4
N 41400 50600 40000 50600 4
N 41400 50200 40000 50200 4
N 41400 49800 40000 49800 4
N 42800 49800 44000 49800 4
N 42800 50200 44000 50200 4
N 42800 50600 44000 50600 4
N 42800 51000 44000 51000 4
N 42800 51400 44000 51400 4
N 42800 51800 44000 51800 4
N 42800 52200 44000 52200 4
N 42800 52600 44000 52600 4
N 42800 53000 44000 53000 4
N 42800 53400 44000 53400 4
N 42800 53800 44000 53800 4
N 42800 54200 44000 54200 4
N 44000 54200 44000 54500 4
