GPGPU-Sim version 4.2.0 (build gpgpu-sim_git-commit-13c67115070dc2f0876254a790d0238073ca364a-modified_590.0) configured with AccelWattch.

----------------------------------------------------------------------------
INFO - If you only care about PTX execution, ignore this message. GPGPU-Sim supports PTX execution in modern CUDA.
If you want to run PTXPLUS (sm_1x SASS) with a modern card configuration - set the envronment variable
$PTXAS_CUDA_INSTALL_PATH to point a CUDA version compabible with your card configurations (i.e. 8+ for PASCAL, 9+ for VOLTA etc..)
For example: "export $PTXAS_CUDA_INSTALL_PATH=/usr/local/cuda-9.1"

The following text describes why:
If you are using PTXPLUS, only sm_1x is supported and it requires that the app and simulator binaries are compiled in CUDA 4.2 or less.
The simulator requires it since CUDA headers desribe struct sizes in the exec which change from gen to gen.
The apps require 4.2 because new versions of CUDA tools have dropped parsing support for generating sm_1x
When running using modern config (i.e. volta) and PTXPLUS with CUDA 4.2, the $PTXAS_CUDA_INSTALL_PATH env variable is required to get proper register usage
(and hence occupancy) using a version of CUDA that knows the register usage on the real card.

----------------------------------------------------------------------------
setup_environment succeeded
Accel-Sim [build accelsim-commit-e02c99dbadefc0b9dc95317100be2a446eec142c_modified_0.0]

        *** GPGPU-Sim Simulator Version 4.2.0  [build gpgpu-sim_git-commit-13c67115070dc2f0876254a790d0238073ca364a_modified_0.0] ***


GPGPU-Sim: Configuration options:

-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-gpgpu_occupancy_sm_number                   60 # The SM number to pass to ptxas when getting register usage for computing GPU occupancy. This parameter is required in the config.
-ptx_opcode_latency_int         4,13,4,5,145 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,19,25,145,32
-ptx_opcode_latency_fp          4,13,4,5,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp         8,19,8,8,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_latency_sfu                    8 # Opcode latencies for SFU instructionsDefault 8
-ptx_opcode_latency_tesnor                   64 # Opcode latencies for Tensor instructionsDefault 64
-ptx_opcode_initiation_int            1,2,2,2,8 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,4,4,32,4
-ptx_opcode_initiation_fp            1,2,1,1,4 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp          1,2,1,1,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
-ptx_opcode_initiation_sfu                    8 # Opcode initiation intervals for sfu instructionsDefault 8
-ptx_opcode_initiation_tensor                   64 # Opcode initiation intervals for tensor instructionsDefault 64
-cdp_latency         7200,8000,100,12000,1600 # CDP API latency <cudaStreamCreateWithFlags, cudaGetParameterBufferV2_init_perWarp, cudaGetParameterBufferV2_perKernel, cudaLaunchDeviceV2_init_perWarp, cudaLaunchDevicV2_perKernel>Default 7200,8000,100,12000,1600
-network_mode                           1 # Interconnection network mode
-inter_config_file   config_fermi_islip.icnt # Interconnection network config file
-icnt_in_buffer_limit                   64 # in_buffer_limit
-icnt_out_buffer_limit                   64 # out_buffer_limit
-icnt_subnets                           2 # subnets
-icnt_arbiter_algo                      1 # arbiter_algo
-icnt_verbose                           0 # inct_verbose
-icnt_grant_cycles                      1 # grant_cycles
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-checkpoint_option                      0 #  checkpointing flag (0 = no checkpoint)
-checkpoint_kernel                      1 #  checkpointing during execution of which kernel (1- 1st kernel)
-checkpoint_CTA                         0 #  checkpointing after # of CTA (< less than total CTA)
-resume_option                          0 #  resume flag (0 = no resume)
-resume_kernel                          0 #  Resume from which kernel (1= 1st kernel)
-resume_CTA                             0 #  resume from which CTA 
-checkpoint_CTA_t                       0 #  resume from which CTA 
-checkpoint_insn_Y                      0 #  resume from which CTA 
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   60 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              2048:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  N:16:128:24,L:R:m:N:L,F:128:4,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 N:128:64:2,L:R:f:N:L,A:2:64,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     N:8:128:4,L:R:f:N:L,A:2:48,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     N:64:128:6,L:L:m:N:H,A:128:8,8 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_l1_cache_write_ratio                    0 # L1D write ratio
-gpgpu_l1_banks                         1 # The number of L1 cache banks
-gpgpu_l1_banks_byte_interleaving                   32 # l1 banks byte interleaving granularity
-gpgpu_l1_banks_hashing_function                    0 # l1 banks hashing function
-gpgpu_l1_latency                       1 # L1 Hit Latency
-gpgpu_smem_latency                     3 # smem Latency
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefShared                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_gmem_skip_L1D                    1 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                65536 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_registers_per_block                 8192 # Maximum number of registers per CTA. (default 8192)
-gpgpu_ignore_resources_limitation                    0 # gpgpu_ignore_resources_limitation (default 0)
-gpgpu_shader_cta                      32 # Maximum number of concurrent CTAs in shader (default 32)
-gpgpu_num_cta_barriers                   16 # Maximum number of named barriers per CTA (default 16)
-gpgpu_n_clusters                      20 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                    8 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_per_block                49152 # Size of shared memory per thread block or CTA (default 48kB)
-gpgpu_shmem_size                   98304 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_option                     0 # Option list of shared memory sizes
-gpgpu_unified_l1d_size                    0 # Size of unified data cache(L1D + shared memory) in KB
-gpgpu_adaptive_cache_config                    0 # adaptive_cache_config
-gpgpu_shmem_sizeDefault                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_mem_unit_ports                    1 # The number of memory transactions allowed per core cycle
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                   32 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_sub_core_model                    0 # Sub Core Volta/Pascal model (default = off)
-gpgpu_enable_specialized_operand_collector                    1 # enable_specialized_operand_collector
-gpgpu_operand_collector_num_units_sp                   20 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_dp                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_sfu                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_int                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_tensor_core                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    8 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    4 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    4 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   13 # Coalescing arch (GT200 = 13, Fermi = 20)
-gpgpu_num_sched_per_core                    2 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    2 # Max number of instructions that can be issued per warp in one cycle by scheduler (either 1 or 2)
-gpgpu_dual_issue_diff_exec_units                    1 # should dual issue use two different execution unit resources (Default = 1)
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths 4,0,0,1,1,4,0,0,1,1,6 # Pipeline widths ID_OC_SP,ID_OC_DP,ID_OC_INT,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_DP,OC_EX_INT,OC_EX_SFU,OC_EX_MEM,EX_WB,ID_OC_TENSOR_CORE,OC_EX_TENSOR_CORE
-gpgpu_tensor_core_avail                    0 # Tensor Core Available (default=0)
-gpgpu_num_sp_units                     4 # Number of SP units (default=1)
-gpgpu_num_dp_units                     0 # Number of DP units (default=0)
-gpgpu_num_int_units                    0 # Number of INT units (default=0)
-gpgpu_num_sfu_units                    1 # Number of SF units (default=1)
-gpgpu_num_tensor_core_units                    0 # Number of tensor_core units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler                      gto # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_concurrent_kernel_sm                    0 # Support concurrent kernels on a SM (default = disabled)
-gpgpu_perfect_inst_const_cache                    0 # perfect inst and const cache mode, so all inst and const hits in the cache(default = disabled)
-gpgpu_inst_fetch_throughput                    1 # the number of fetched intruction per warp each cycle
-gpgpu_reg_file_port_throughput                    1 # the number ports of the register file
-specialized_unit_1         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_2         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_3         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_4         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_5         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_6         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_7         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_8         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-gpgpu_perf_sim_memcpy                    1 # Fill the L2 cache on memcpy
-gpgpu_simple_dram_model                    0 # simple_dram_model with fixed latency and BW
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues              8:8:8:8 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     N:64:128:16,L:B:m:W:L,A:1024:1024,4:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                            8 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    1 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   64 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  116 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                    4 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                    8 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    4 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=2:RRD=6:RCD=12:RAS=28:RP=12:RC=40: CL=12:WL=4:CDLR=5:WR=12:nbkgrp=1:CCDL=0:RTPL=0 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-gpgpu_l2_rop_latency                  120 # ROP queue latency (default 85)
-dram_latency                         100 # DRAM latency (default 30)
-dram_dual_bus_interface                    0 # dual_bus_interface (default = 0) 
-dram_bnk_indexing_policy                    0 # dram_bnk_indexing_policy (0 = normal indexing, 1 = Xoring with the higher bits) (Default = 0)
-dram_bnkgrp_indexing_policy                    0 # dram_bnkgrp_indexing_policy (0 = take higher bits, 1 = take lower bits) (Default = 0)
-dram_seperate_write_queue_enable                    0 # Seperate_Write_Queue_Enable
-dram_write_queue_size             32:28:16 # Write_Queue_Size
-dram_elimnate_rw_turnaround                    0 # elimnate_rw_turnaround i.e set tWTR and tRTW = 0
-icnt_flit_size                        32 # icnt_flit_size
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.RBBBCCCC.BCCSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpgpu_memory_partition_indexing                    0 # 0 = no indexing, 1 = bitwise xoring, 2 = IPoly, 3 = custom indexing
-accelwattch_xml_file accelwattch_sass_sim.xml # AccelWattch XML file
-power_simulation_enabled                    0 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    0 # Dump detailed power output each cycle
-hw_perf_file_name            hw_perf.csv # Hardware Performance Statistics file
-hw_perf_bench_name                       # Kernel Name in Hardware Performance Statistics file
-power_simulation_mode                    0 # Switch performance counter input for power simulation (0=Sim, 1=HW, 2=HW-Sim Hybrid)
-dvfs_enabled                           0 # Turn on DVFS for power model
-aggregate_power_stats                    0 # Accumulate power across all kernels
-accelwattch_hybrid_perfsim_L1_RH                    0 # Get L1 Read Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L1_RM                    0 # Get L1 Read Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L1_WH                    0 # Get L1 Write Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L1_WM                    0 # Get L1 Write Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_RH                    0 # Get L2 Read Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_RM                    0 # Get L2 Read Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_WH                    0 # Get L2 Write Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_WM                    0 # Get L2 Write Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_CC_ACC                    0 # Get Constant Cache Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_SHARED_ACC                    0 # Get Shared Memory Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_DRAM_RD                    0 # Get DRAM Reads for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_DRAM_WR                    0 # Get DRAM Writes for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_NOC                    0 # Get Interconnect Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_PIPE_DUTY                    0 # Get Pipeline Duty Cycle Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_NUM_SM_IDLE                    0 # Get Number of Idle SMs for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_CYCLES                    0 # Get Executed Cycles for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_VOLTAGE                    0 # Get Chip Voltage for Accelwattch-Hybrid from Accel-Sim
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     6 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_completed_cta                    0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                   500 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_compute_capability_major                    7 # Major compute capability version number
-gpgpu_compute_capability_minor                    0 # Minor compute capability version number
-gpgpu_flush_l1_cache                    0 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    1 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 1607.0:2962.0:1607.0:2750.0 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                   32 # maximum kernels that can run concurrently on GPU, set this value according to max resident grids for your compute capability
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled                     0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-gpgpu_stack_size_limit                 1024 # GPU thread stack size
-gpgpu_heap_size_limit              8388608 # GPU malloc heap size 
-gpgpu_runtime_sync_depth_limit                    2 # GPU device runtime synchronize depth
-gpgpu_runtime_pending_launch_count_limit                 2048 # GPU device runtime pending launch count
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-gpgpu_kernel_launch_latency                    0 # Kernel launch latency in cycles. Default: 0
-gpgpu_cdp_enabled                      0 # Turn on CDP
-gpgpu_TB_launch_latency                    0 # thread block launch latency in cycles. Default: 0
-trace               /benchrun/accelsim-sass/cuda10-transpose/sm6_gtx1080/input-repeat1-dimx32-dimy32/results/traces/kernelslist.g # traces kernel filetraces kernel file directory
-trace_opcode_latency_initiation_int                  4,1 # Opcode latencies and initiation for integers in trace driven mode <latency,initiation>
-trace_opcode_latency_initiation_sp                  4,1 # Opcode latencies and initiation for sp in trace driven mode <latency,initiation>
-trace_opcode_latency_initiation_dp                  4,1 # Opcode latencies and initiation for dp in trace driven mode <latency,initiation>
-trace_opcode_latency_initiation_sfu                  4,1 # Opcode latencies and initiation for sfu in trace driven mode <latency,initiation>
-trace_opcode_latency_initiation_tensor                  4,1 # Opcode latencies and initiation for tensor in trace driven mode <latency,initiation>
-trace_opcode_latency_initiation_spec_op_1                  4,4 # specialized unit config <latency,initiation>
-trace_opcode_latency_initiation_spec_op_2                  4,4 # specialized unit config <latency,initiation>
-trace_opcode_latency_initiation_spec_op_3                  4,4 # specialized unit config <latency,initiation>
-trace_opcode_latency_initiation_spec_op_4                  4,4 # specialized unit config <latency,initiation>
-trace_opcode_latency_initiation_spec_op_5                  4,4 # specialized unit config <latency,initiation>
-trace_opcode_latency_initiation_spec_op_6                  4,4 # specialized unit config <latency,initiation>
-trace_opcode_latency_initiation_spec_op_7                  4,4 # specialized unit config <latency,initiation>
-trace_opcode_latency_initiation_spec_op_8                  4,4 # specialized unit config <latency,initiation>
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     2 # column to column delay
RRD                                     6 # minimal delay between activation of rows in different banks
RCD                                    12 # row to column delay
RAS                                    28 # time needed to activate row
RP                                     12 # time needed to precharge (deactivate) row
RC                                     40 # row cycle time
CDLR                                    5 # switching from write to read (changes tWTR)
WR                                     12 # last data-in to row precharge
CL                                     12 # CAS latency
WL                                      4 # Write latency
nbkgrp                                  1 # number of bank groups
CCDL                                    0 # column to column delay between accesses to different bank groups
RTPL                                    0 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 16
addr_dec_mask[CHIP]  = 0000000000000700 	high:11 low:8
addr_dec_mask[BK]    = 0000000000038080 	high:18 low:7
addr_dec_mask[ROW]   = 000000007ffc0000 	high:31 low:18
addr_dec_mask[COL]   = 000000000000787f 	high:15 low:0
addr_dec_mask[BURST] = 000000000000001f 	high:5 low:0
sub_partition_id_mask = 0000000000000080
GPGPU-Sim uArch: clock freqs: 1607000000.000000:2962000000.000000:1607000000.000000:2750000000.000000
GPGPU-Sim uArch: clock periods: 0.00000000062227753578:0.00000000033760972316:0.00000000062227753578:0.00000000036363636364
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: interconnect node map (shaderID+MemID to icntID)
GPGPU-Sim uArch: Memory nodes ID start from index: 20
GPGPU-Sim uArch:    0   1   2   3   4   5   6
GPGPU-Sim uArch:    7   8   9  10  11  12  13
GPGPU-Sim uArch:   14  15  16  17  18  19  20
GPGPU-Sim uArch:   21  22  23  24  25  26  27
GPGPU-Sim uArch:   28  29  30  31  32  33  34
GPGPU-Sim uArch:   35  36  37  38  39  40  41
GPGPU-Sim uArch:   42  43  44  45  46  47  48
GPGPU-Sim uArch:   49
GPGPU-Sim uArch: interconnect node reverse map (icntID to shaderID+MemID)
GPGPU-Sim uArch: Memory nodes start from ID: 20
GPGPU-Sim uArch:    0   1   2   3   4   5   6
GPGPU-Sim uArch:    7   8   9  10  11  12  13
GPGPU-Sim uArch:   14  15  16  17  18  19  20
GPGPU-Sim uArch:   21  22  23  24  25  26  27
GPGPU-Sim uArch:   28  29  30  31  32  33  34
GPGPU-Sim uArch:   35  36  37  38  39  40  41
GPGPU-Sim uArch:   42  43  44  45  46  47  48
GPGPU-Sim uArch:   49
GPGPU-Sim uArch: performance model initialization complete.
launching memcpy command : MemcpyHtoD,0x00007f233d500000,4096
Processing kernel /benchrun/accelsim-sass/cuda10-transpose/sm6_gtx1080/input-repeat1-dimx32-dimy32/results/traces/kernel-1.traceg
-kernel name = _Z4copyPfS_ii
-kernel id = 1
-grid dim = (2,2,1)
-block dim = (16,16,1)
-shmem = 0
-nregs = 6
-binary version = 61
-cuda stream id = 0
-shmem base_addr = 0x00007f236b000000
-local mem base_addr = 0x00007f2369000000
-nvbit version = 1.5.5
-accelsim tracer version = 3
Header info loaded for kernel command : /benchrun/accelsim-sass/cuda10-transpose/sm6_gtx1080/input-repeat1-dimx32-dimy32/results/traces/kernel-1.traceg
launching kernel name: _Z4copyPfS_ii uid: 1
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z4copyPfS_ii'
GPGPU-Sim uArch: CTA/core = 8, limited by: threads
thread block = 0,0,0
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z4copyPfS_ii'
thread block = 1,0,0
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z4copyPfS_ii'
thread block = 0,1,0
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z4copyPfS_ii'
thread block = 1,1,0
Destroy streams for kernel 1: size 0
kernel_name = _Z4copyPfS_ii 
kernel_launch_uid = 1 
gpu_sim_cycle = 1178
gpu_sim_insn = 19456
gpu_ipc =      16.5161
gpu_tot_sim_cycle = 1178
gpu_tot_sim_insn = 19456
gpu_tot_ipc =      16.5161
gpu_tot_issued_cta = 4
gpu_occupancy = 12.3375% 
gpu_tot_occupancy = 12.3375% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 14
partiton_level_parallism =       0.1154
partiton_level_parallism_total  =       0.1154
partiton_level_parallism_util =       2.4286
partiton_level_parallism_util_total  =       2.4286
L2_BW  =      10.9428 GB/Sec
L2_BW_total  =      10.9428 GB/Sec
gpu_total_sim_rate=19456

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 320
	L1I_total_cache_misses = 64
	L1I_total_cache_miss_rate = 0.2000
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 256
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 64
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 56
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 320

Total_core_cache_fail_stats:
ctas_completed 4, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 
distro:
20, 20, 20, 20, 20, 20, 20, 20, 
gpgpu_n_tot_thrd_icount = 19456
gpgpu_n_tot_w_icount = 608
gpgpu_n_stall_shd_mem = 64
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 64
gpgpu_n_mem_write_global = 64
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 1024
gpgpu_n_store_insn = 1024
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 64
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1	W0_Idle:6253	W0_Scoreboard:2368	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:608
single_issue_nums: WS0:272	WS1:272	
dual_issue_nums: WS0:16	WS1:16	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 512 {8:64,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 4608 {72:64,}
traffic_breakdown_coretomem[INST_ACC_R] = 64 {8:8,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 4608 {72:64,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 512 {8:64,}
traffic_breakdown_memtocore[INST_ACC_R] = 1088 {136:8,}
maxmflatency = 290 
max_icnt2mem_latency = 11 
maxmrqlatency = 43 
max_icnt2sh_latency = 36 
averagemflatency = 263 
avg_icnt2mem_latency = 13 
avg_mrq_latency = 12 
avg_icnt2sh_latency = 16 
mrq_lat_table:47 	7 	8 	17 	37 	14 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	26 	102 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	106 	30 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	74 	39 	13 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	0 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       595       540         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:       812       812         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:       815       813         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:       816       815         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:       819       819         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:       822       820         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:       826       824         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:       827       826         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  4.500000  4.500000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:  8.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:  8.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:  8.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:  8.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:  8.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]:  8.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]:  8.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 130/18 = 7.222222
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        20        20         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 264
min_bank_accesses = 0!
chip skew: 40/32 = 1.25
number of total write accesses:
dram[0]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 128
min_bank_accesses = 0!
chip skew: 16/16 = 1.00
average mf latency per bank:
dram[0]:         76        77    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:         84        86    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:         86        86    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:         87        87    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:         87        88    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:         87        88    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[6]:         87        88    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[7]:         88        89    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        286       290         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:        263       289         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:        286       289         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:        286       290         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:        286       288         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:        286       289         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[6]:        285       289         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[7]:        286       289         0         0         0         0         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2015 n_nop=1953 n_act=4 n_pre=2 n_ref_event=0 n_req=18 n_rd=24 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.05558
n_activity=258 dram_eff=0.4341
bk0: 20a 1867i bk1: 20a 1848i bk2: 0a 2012i bk3: 0a 2015i bk4: 0a 2015i bk5: 0a 2015i bk6: 0a 2015i bk7: 0a 2015i bk8: 0a 2015i bk9: 0a 2015i bk10: 0a 2015i bk11: 0a 2015i bk12: 0a 2015i bk13: 0a 2015i bk14: 0a 2015i bk15: 0a 2016i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.777778
Row_Buffer_Locality_read = 0.600000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.707692
Bank_Level_Parallism_Col = 1.672222
Bank_Level_Parallism_Ready = 1.410714
write_to_read_ratio_blp_rw_average = 0.291667
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.055583 
total_CMD = 2015 
util_bw = 112 
Wasted_Col = 75 
Wasted_Row = 12 
Idle = 1816 

BW Util Bottlenecks: 
RCDc_limit = 42 
RCDWRc_limit = 0 
WTRc_limit = 37 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 37 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 2015 
n_nop = 1953 
Read = 24 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 18 
total_req = 56 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 56 
Row_Bus_Util =  0.002978 
CoL_Bus_Util = 0.027792 
Either_Row_CoL_Bus_Util = 0.030769 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.189578 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.189578
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2015 n_nop=1965 n_act=2 n_pre=0 n_ref_event=0 n_req=16 n_rd=16 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.04764
n_activity=174 dram_eff=0.5517
bk0: 16a 1904i bk1: 16a 1881i bk2: 0a 2013i bk3: 0a 2015i bk4: 0a 2015i bk5: 0a 2015i bk6: 0a 2015i bk7: 0a 2015i bk8: 0a 2015i bk9: 0a 2015i bk10: 0a 2015i bk11: 0a 2015i bk12: 0a 2015i bk13: 0a 2015i bk14: 0a 2015i bk15: 0a 2016i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.825175
Bank_Level_Parallism_Col = 1.788732
Bank_Level_Parallism_Ready = 1.437500
write_to_read_ratio_blp_rw_average = 0.380282
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.047643 
total_CMD = 2015 
util_bw = 96 
Wasted_Col = 50 
Wasted_Row = 0 
Idle = 1869 

BW Util Bottlenecks: 
RCDc_limit = 18 
RCDWRc_limit = 0 
WTRc_limit = 36 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 36 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 2015 
n_nop = 1965 
Read = 16 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 16 
total_req = 48 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 48 
Row_Bus_Util =  0.000993 
CoL_Bus_Util = 0.023821 
Either_Row_CoL_Bus_Util = 0.024814 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.057568 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.0575682
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2015 n_nop=1965 n_act=2 n_pre=0 n_ref_event=0 n_req=16 n_rd=16 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.04764
n_activity=166 dram_eff=0.5783
bk0: 16a 1897i bk1: 16a 1878i bk2: 0a 2013i bk3: 0a 2015i bk4: 0a 2015i bk5: 0a 2015i bk6: 0a 2015i bk7: 0a 2015i bk8: 0a 2015i bk9: 0a 2015i bk10: 0a 2015i bk11: 0a 2015i bk12: 0a 2015i bk13: 0a 2015i bk14: 0a 2015i bk15: 0a 2016i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.868966
Bank_Level_Parallism_Col = 1.840278
Bank_Level_Parallism_Ready = 1.479167
write_to_read_ratio_blp_rw_average = 0.364583
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.047643 
total_CMD = 2015 
util_bw = 96 
Wasted_Col = 51 
Wasted_Row = 0 
Idle = 1868 

BW Util Bottlenecks: 
RCDc_limit = 18 
RCDWRc_limit = 0 
WTRc_limit = 37 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 37 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 2015 
n_nop = 1965 
Read = 16 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 16 
total_req = 48 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 48 
Row_Bus_Util =  0.000993 
CoL_Bus_Util = 0.023821 
Either_Row_CoL_Bus_Util = 0.024814 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.179653 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.179653
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2015 n_nop=1965 n_act=2 n_pre=0 n_ref_event=0 n_req=16 n_rd=16 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.04764
n_activity=165 dram_eff=0.5818
bk0: 16a 1896i bk1: 16a 1880i bk2: 0a 2013i bk3: 0a 2015i bk4: 0a 2015i bk5: 0a 2015i bk6: 0a 2015i bk7: 0a 2015i bk8: 0a 2015i bk9: 0a 2015i bk10: 0a 2015i bk11: 0a 2015i bk12: 0a 2015i bk13: 0a 2015i bk14: 0a 2015i bk15: 0a 2016i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.875000
Bank_Level_Parallism_Col = 1.846154
Bank_Level_Parallism_Ready = 1.479167
write_to_read_ratio_blp_rw_average = 0.374126
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.047643 
total_CMD = 2015 
util_bw = 96 
Wasted_Col = 50 
Wasted_Row = 0 
Idle = 1869 

BW Util Bottlenecks: 
RCDc_limit = 18 
RCDWRc_limit = 0 
WTRc_limit = 36 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 36 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 2015 
n_nop = 1965 
Read = 16 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 16 
total_req = 48 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 48 
Row_Bus_Util =  0.000993 
CoL_Bus_Util = 0.023821 
Either_Row_CoL_Bus_Util = 0.024814 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.184119 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.184119
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2015 n_nop=1965 n_act=2 n_pre=0 n_ref_event=0 n_req=16 n_rd=16 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.04764
n_activity=165 dram_eff=0.5818
bk0: 16a 1896i bk1: 16a 1879i bk2: 0a 2013i bk3: 0a 2015i bk4: 0a 2015i bk5: 0a 2015i bk6: 0a 2015i bk7: 0a 2015i bk8: 0a 2015i bk9: 0a 2015i bk10: 0a 2015i bk11: 0a 2015i bk12: 0a 2015i bk13: 0a 2015i bk14: 0a 2015i bk15: 0a 2016i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.881944
Bank_Level_Parallism_Col = 1.846154
Bank_Level_Parallism_Ready = 1.479167
write_to_read_ratio_blp_rw_average = 0.367133
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.047643 
total_CMD = 2015 
util_bw = 96 
Wasted_Col = 50 
Wasted_Row = 0 
Idle = 1869 

BW Util Bottlenecks: 
RCDc_limit = 18 
RCDWRc_limit = 0 
WTRc_limit = 36 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 36 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 2015 
n_nop = 1965 
Read = 16 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 16 
total_req = 48 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 48 
Row_Bus_Util =  0.000993 
CoL_Bus_Util = 0.023821 
Either_Row_CoL_Bus_Util = 0.024814 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.176675 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.176675
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2015 n_nop=1965 n_act=2 n_pre=0 n_ref_event=0 n_req=16 n_rd=16 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.04764
n_activity=166 dram_eff=0.5783
bk0: 16a 1897i bk1: 16a 1878i bk2: 0a 2013i bk3: 0a 2015i bk4: 0a 2015i bk5: 0a 2015i bk6: 0a 2015i bk7: 0a 2015i bk8: 0a 2015i bk9: 0a 2015i bk10: 0a 2015i bk11: 0a 2015i bk12: 0a 2015i bk13: 0a 2015i bk14: 0a 2015i bk15: 0a 2016i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.868966
Bank_Level_Parallism_Col = 1.840278
Bank_Level_Parallism_Ready = 1.479167
write_to_read_ratio_blp_rw_average = 0.364583
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.047643 
total_CMD = 2015 
util_bw = 96 
Wasted_Col = 51 
Wasted_Row = 0 
Idle = 1868 

BW Util Bottlenecks: 
RCDc_limit = 18 
RCDWRc_limit = 0 
WTRc_limit = 37 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 37 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 2015 
n_nop = 1965 
Read = 16 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 16 
total_req = 48 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 48 
Row_Bus_Util =  0.000993 
CoL_Bus_Util = 0.023821 
Either_Row_CoL_Bus_Util = 0.024814 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.176675 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.176675
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2015 n_nop=1965 n_act=2 n_pre=0 n_ref_event=0 n_req=16 n_rd=16 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.04764
n_activity=165 dram_eff=0.5818
bk0: 16a 1896i bk1: 16a 1880i bk2: 0a 2013i bk3: 0a 2015i bk4: 0a 2015i bk5: 0a 2015i bk6: 0a 2015i bk7: 0a 2015i bk8: 0a 2015i bk9: 0a 2015i bk10: 0a 2015i bk11: 0a 2015i bk12: 0a 2015i bk13: 0a 2015i bk14: 0a 2015i bk15: 0a 2016i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.875000
Bank_Level_Parallism_Col = 1.846154
Bank_Level_Parallism_Ready = 1.479167
write_to_read_ratio_blp_rw_average = 0.374126
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.047643 
total_CMD = 2015 
util_bw = 96 
Wasted_Col = 50 
Wasted_Row = 0 
Idle = 1869 

BW Util Bottlenecks: 
RCDc_limit = 18 
RCDWRc_limit = 0 
WTRc_limit = 36 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 36 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 2015 
n_nop = 1965 
Read = 16 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 16 
total_req = 48 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 48 
Row_Bus_Util =  0.000993 
CoL_Bus_Util = 0.023821 
Either_Row_CoL_Bus_Util = 0.024814 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.188089 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.188089
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2015 n_nop=1965 n_act=2 n_pre=0 n_ref_event=0 n_req=16 n_rd=16 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.04764
n_activity=165 dram_eff=0.5818
bk0: 16a 1896i bk1: 16a 1880i bk2: 0a 2013i bk3: 0a 2015i bk4: 0a 2015i bk5: 0a 2015i bk6: 0a 2015i bk7: 0a 2015i bk8: 0a 2015i bk9: 0a 2015i bk10: 0a 2015i bk11: 0a 2015i bk12: 0a 2015i bk13: 0a 2015i bk14: 0a 2015i bk15: 0a 2016i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.875000
Bank_Level_Parallism_Col = 1.846154
Bank_Level_Parallism_Ready = 1.479167
write_to_read_ratio_blp_rw_average = 0.374126
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.047643 
total_CMD = 2015 
util_bw = 96 
Wasted_Col = 50 
Wasted_Row = 0 
Idle = 1869 

BW Util Bottlenecks: 
RCDc_limit = 18 
RCDWRc_limit = 0 
WTRc_limit = 36 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 36 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 2015 
n_nop = 1965 
Read = 16 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 16 
total_req = 48 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 48 
Row_Bus_Util =  0.000993 
CoL_Bus_Util = 0.023821 
Either_Row_CoL_Bus_Util = 0.024814 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.181141 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.181141

========= L2 cache stats =========
L2_cache_bank[0]: Access = 12, Miss = 5, Miss_rate = 0.417, Pending_hits = 7, Reservation_fails = 0
L2_cache_bank[1]: Access = 12, Miss = 5, Miss_rate = 0.417, Pending_hits = 7, Reservation_fails = 0
L2_cache_bank[2]: Access = 8, Miss = 4, Miss_rate = 0.500, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[3]: Access = 8, Miss = 4, Miss_rate = 0.500, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[4]: Access = 8, Miss = 4, Miss_rate = 0.500, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[5]: Access = 8, Miss = 4, Miss_rate = 0.500, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[6]: Access = 8, Miss = 4, Miss_rate = 0.500, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[7]: Access = 8, Miss = 4, Miss_rate = 0.500, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[8]: Access = 8, Miss = 4, Miss_rate = 0.500, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[9]: Access = 8, Miss = 4, Miss_rate = 0.500, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[10]: Access = 8, Miss = 4, Miss_rate = 0.500, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[11]: Access = 8, Miss = 4, Miss_rate = 0.500, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[12]: Access = 8, Miss = 4, Miss_rate = 0.500, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[13]: Access = 8, Miss = 4, Miss_rate = 0.500, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[14]: Access = 8, Miss = 4, Miss_rate = 0.500, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[15]: Access = 8, Miss = 4, Miss_rate = 0.500, Pending_hits = 4, Reservation_fails = 0
L2_total_cache_accesses = 136
L2_total_cache_misses = 66
L2_total_cache_miss_rate = 0.4853
L2_total_cache_pending_hits = 70
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 32
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 32
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 32
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 32
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 32
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 2
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 6
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 32
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 64
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 64
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 8
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.014

icnt_total_pkts_mem_to_simt=296
icnt_total_pkts_simt_to_mem=264
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 11.9779
	minimum = 6
	maximum = 64
Network latency average = 11.1581
	minimum = 6
	maximum = 63
Slowest packet = 110
Flit latency average = 11.5107
	minimum = 6
	maximum = 61
Slowest flit = 202
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00250691
	minimum = 0 (at node 4)
	maximum = 0.0156682 (at node 0)
Accepted packet rate average = 0.00250691
	minimum = 0 (at node 4)
	maximum = 0.0156682 (at node 0)
Injected flit rate average = 0.00516129
	minimum = 0 (at node 4)
	maximum = 0.0304147 (at node 0)
Accepted flit rate average= 0.00516129
	minimum = 0 (at node 4)
	maximum = 0.0341014 (at node 0)
Injected packet length average = 2.05882
Accepted packet length average = 2.05882
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 11.9779 (1 samples)
	minimum = 6 (1 samples)
	maximum = 64 (1 samples)
Network latency average = 11.1581 (1 samples)
	minimum = 6 (1 samples)
	maximum = 63 (1 samples)
Flit latency average = 11.5107 (1 samples)
	minimum = 6 (1 samples)
	maximum = 61 (1 samples)
Fragmentation average = 0 (1 samples)
	minimum = 0 (1 samples)
	maximum = 0 (1 samples)
Injected packet rate average = 0.00250691 (1 samples)
	minimum = 0 (1 samples)
	maximum = 0.0156682 (1 samples)
Accepted packet rate average = 0.00250691 (1 samples)
	minimum = 0 (1 samples)
	maximum = 0.0156682 (1 samples)
Injected flit rate average = 0.00516129 (1 samples)
	minimum = 0 (1 samples)
	maximum = 0.0304147 (1 samples)
Accepted flit rate average = 0.00516129 (1 samples)
	minimum = 0 (1 samples)
	maximum = 0.0341014 (1 samples)
Injected packet size average = 2.05882 (1 samples)
Accepted packet size average = 2.05882 (1 samples)
Hops average = 1 (1 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 1 sec (1 sec)
gpgpu_simulation_rate = 19456 (inst/sec)
gpgpu_simulation_rate = 1178 (cycle/sec)
gpgpu_silicon_slowdown = 1364176x
Processing kernel /benchrun/accelsim-sass/cuda10-transpose/sm6_gtx1080/input-repeat1-dimx32-dimy32/results/traces/kernel-2.traceg
-kernel name = _Z4copyPfS_ii
-kernel id = 2
-grid dim = (2,2,1)
-block dim = (16,16,1)
-shmem = 0
-nregs = 6
-binary version = 61
-cuda stream id = 0
-shmem base_addr = 0x00007f236b000000
-local mem base_addr = 0x00007f2369000000
-nvbit version = 1.5.5
-accelsim tracer version = 3
Header info loaded for kernel command : /benchrun/accelsim-sass/cuda10-transpose/sm6_gtx1080/input-repeat1-dimx32-dimy32/results/traces/kernel-2.traceg
launching kernel name: _Z4copyPfS_ii uid: 2
GPGPU-Sim uArch: Shader 4 bind to kernel 2 '_Z4copyPfS_ii'
thread block = 0,0,0
GPGPU-Sim uArch: Shader 5 bind to kernel 2 '_Z4copyPfS_ii'
thread block = 1,0,0
GPGPU-Sim uArch: Shader 6 bind to kernel 2 '_Z4copyPfS_ii'
thread block = 0,1,0
GPGPU-Sim uArch: Shader 7 bind to kernel 2 '_Z4copyPfS_ii'
thread block = 1,1,0
Destroy streams for kernel 2: size 0
kernel_name = _Z4copyPfS_ii 
kernel_launch_uid = 2 
gpu_sim_cycle = 667
gpu_sim_insn = 19456
gpu_ipc =      29.1694
gpu_tot_sim_cycle = 1845
gpu_tot_sim_insn = 38912
gpu_tot_ipc =      21.0905
gpu_tot_issued_cta = 8
gpu_occupancy = 12.2090% 
gpu_tot_occupancy = 12.2906% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 14
partiton_level_parallism =       0.2039
partiton_level_parallism_total  =       0.1474
partiton_level_parallism_util =       2.0000
partiton_level_parallism_util_total  =       2.1935
L2_BW  =      19.3263 GB/Sec
L2_BW_total  =      13.9736 GB/Sec
gpu_total_sim_rate=38912

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 640
	L1I_total_cache_misses = 128
	L1I_total_cache_miss_rate = 0.2000
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 512
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 128
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 112
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 640

Total_core_cache_fail_stats:
ctas_completed 8, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 
distro:
20, 20, 20, 20, 20, 20, 20, 20, 
gpgpu_n_tot_thrd_icount = 38912
gpgpu_n_tot_w_icount = 1216
gpgpu_n_stall_shd_mem = 163
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 128
gpgpu_n_mem_write_global = 128
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 2048
gpgpu_n_store_insn = 2048
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 128
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:4	W0_Idle:9570	W0_Scoreboard:3752	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:1216
single_issue_nums: WS0:544	WS1:544	
dual_issue_nums: WS0:32	WS1:32	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 1024 {8:128,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 9216 {72:128,}
traffic_breakdown_coretomem[INST_ACC_R] = 128 {8:16,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 9216 {72:128,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1024 {8:128,}
traffic_breakdown_memtocore[INST_ACC_R] = 2176 {136:16,}
maxmflatency = 290 
max_icnt2mem_latency = 13 
maxmrqlatency = 43 
max_icnt2sh_latency = 36 
averagemflatency = 232 
avg_icnt2mem_latency = 10 
avg_mrq_latency = 12 
avg_icnt2sh_latency = 12 
mrq_lat_table:47 	7 	8 	17 	37 	14 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	154 	102 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	189 	83 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	159 	57 	38 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       595       540         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:       812       812         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:       815       813         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:       816       815         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:       819       819         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:       822       820         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:       826       824         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:       827       826         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  4.500000  4.500000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:  8.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:  8.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:  8.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:  8.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:  8.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]:  8.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]:  8.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 130/18 = 7.222222
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        20        20         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 264
min_bank_accesses = 0!
chip skew: 40/32 = 1.25
number of total write accesses:
dram[0]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 128
min_bank_accesses = 0!
chip skew: 16/16 = 1.00
average mf latency per bank:
dram[0]:        117       118    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:        130       130    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:        132       130    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:        133       131    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:        133       132    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:        134       133    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[6]:        134       136    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[7]:        134       136    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        286       290         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:        263       289         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:        286       289         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:        286       290         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:        286       288         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:        286       289         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[6]:        285       289         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[7]:        286       289         0         0         0         0         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3156 n_nop=3094 n_act=4 n_pre=2 n_ref_event=0 n_req=18 n_rd=24 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.03549
n_activity=258 dram_eff=0.4341
bk0: 20a 3008i bk1: 20a 2989i bk2: 0a 3153i bk3: 0a 3156i bk4: 0a 3156i bk5: 0a 3156i bk6: 0a 3156i bk7: 0a 3156i bk8: 0a 3156i bk9: 0a 3156i bk10: 0a 3156i bk11: 0a 3156i bk12: 0a 3156i bk13: 0a 3156i bk14: 0a 3156i bk15: 0a 3157i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.777778
Row_Buffer_Locality_read = 0.600000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.707692
Bank_Level_Parallism_Col = 1.672222
Bank_Level_Parallism_Ready = 1.410714
write_to_read_ratio_blp_rw_average = 0.291667
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.035488 
total_CMD = 3156 
util_bw = 112 
Wasted_Col = 75 
Wasted_Row = 12 
Idle = 2957 

BW Util Bottlenecks: 
RCDc_limit = 42 
RCDWRc_limit = 0 
WTRc_limit = 37 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 37 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 3156 
n_nop = 3094 
Read = 24 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 18 
total_req = 56 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 56 
Row_Bus_Util =  0.001901 
CoL_Bus_Util = 0.017744 
Either_Row_CoL_Bus_Util = 0.019645 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.121039 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.121039
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3156 n_nop=3106 n_act=2 n_pre=0 n_ref_event=0 n_req=16 n_rd=16 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.03042
n_activity=174 dram_eff=0.5517
bk0: 16a 3045i bk1: 16a 3022i bk2: 0a 3154i bk3: 0a 3156i bk4: 0a 3156i bk5: 0a 3156i bk6: 0a 3156i bk7: 0a 3156i bk8: 0a 3156i bk9: 0a 3156i bk10: 0a 3156i bk11: 0a 3156i bk12: 0a 3156i bk13: 0a 3156i bk14: 0a 3156i bk15: 0a 3157i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.825175
Bank_Level_Parallism_Col = 1.788732
Bank_Level_Parallism_Ready = 1.437500
write_to_read_ratio_blp_rw_average = 0.380282
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.030418 
total_CMD = 3156 
util_bw = 96 
Wasted_Col = 50 
Wasted_Row = 0 
Idle = 3010 

BW Util Bottlenecks: 
RCDc_limit = 18 
RCDWRc_limit = 0 
WTRc_limit = 36 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 36 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 3156 
n_nop = 3106 
Read = 16 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 16 
total_req = 48 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 48 
Row_Bus_Util =  0.000634 
CoL_Bus_Util = 0.015209 
Either_Row_CoL_Bus_Util = 0.015843 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.036755 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.0367554
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3156 n_nop=3106 n_act=2 n_pre=0 n_ref_event=0 n_req=16 n_rd=16 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.03042
n_activity=166 dram_eff=0.5783
bk0: 16a 3038i bk1: 16a 3019i bk2: 0a 3154i bk3: 0a 3156i bk4: 0a 3156i bk5: 0a 3156i bk6: 0a 3156i bk7: 0a 3156i bk8: 0a 3156i bk9: 0a 3156i bk10: 0a 3156i bk11: 0a 3156i bk12: 0a 3156i bk13: 0a 3156i bk14: 0a 3156i bk15: 0a 3157i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.868966
Bank_Level_Parallism_Col = 1.840278
Bank_Level_Parallism_Ready = 1.479167
write_to_read_ratio_blp_rw_average = 0.364583
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.030418 
total_CMD = 3156 
util_bw = 96 
Wasted_Col = 51 
Wasted_Row = 0 
Idle = 3009 

BW Util Bottlenecks: 
RCDc_limit = 18 
RCDWRc_limit = 0 
WTRc_limit = 37 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 37 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 3156 
n_nop = 3106 
Read = 16 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 16 
total_req = 48 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 48 
Row_Bus_Util =  0.000634 
CoL_Bus_Util = 0.015209 
Either_Row_CoL_Bus_Util = 0.015843 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.114702 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.114702
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3156 n_nop=3106 n_act=2 n_pre=0 n_ref_event=0 n_req=16 n_rd=16 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.03042
n_activity=165 dram_eff=0.5818
bk0: 16a 3037i bk1: 16a 3021i bk2: 0a 3154i bk3: 0a 3156i bk4: 0a 3156i bk5: 0a 3156i bk6: 0a 3156i bk7: 0a 3156i bk8: 0a 3156i bk9: 0a 3156i bk10: 0a 3156i bk11: 0a 3156i bk12: 0a 3156i bk13: 0a 3156i bk14: 0a 3156i bk15: 0a 3157i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.875000
Bank_Level_Parallism_Col = 1.846154
Bank_Level_Parallism_Ready = 1.479167
write_to_read_ratio_blp_rw_average = 0.374126
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.030418 
total_CMD = 3156 
util_bw = 96 
Wasted_Col = 50 
Wasted_Row = 0 
Idle = 3010 

BW Util Bottlenecks: 
RCDc_limit = 18 
RCDWRc_limit = 0 
WTRc_limit = 36 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 36 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 3156 
n_nop = 3106 
Read = 16 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 16 
total_req = 48 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 48 
Row_Bus_Util =  0.000634 
CoL_Bus_Util = 0.015209 
Either_Row_CoL_Bus_Util = 0.015843 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.117554 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.117554
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3156 n_nop=3106 n_act=2 n_pre=0 n_ref_event=0 n_req=16 n_rd=16 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.03042
n_activity=165 dram_eff=0.5818
bk0: 16a 3037i bk1: 16a 3020i bk2: 0a 3154i bk3: 0a 3156i bk4: 0a 3156i bk5: 0a 3156i bk6: 0a 3156i bk7: 0a 3156i bk8: 0a 3156i bk9: 0a 3156i bk10: 0a 3156i bk11: 0a 3156i bk12: 0a 3156i bk13: 0a 3156i bk14: 0a 3156i bk15: 0a 3157i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.881944
Bank_Level_Parallism_Col = 1.846154
Bank_Level_Parallism_Ready = 1.479167
write_to_read_ratio_blp_rw_average = 0.367133
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.030418 
total_CMD = 3156 
util_bw = 96 
Wasted_Col = 50 
Wasted_Row = 0 
Idle = 3010 

BW Util Bottlenecks: 
RCDc_limit = 18 
RCDWRc_limit = 0 
WTRc_limit = 36 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 36 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 3156 
n_nop = 3106 
Read = 16 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 16 
total_req = 48 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 48 
Row_Bus_Util =  0.000634 
CoL_Bus_Util = 0.015209 
Either_Row_CoL_Bus_Util = 0.015843 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.112801 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.112801
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3156 n_nop=3106 n_act=2 n_pre=0 n_ref_event=0 n_req=16 n_rd=16 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.03042
n_activity=166 dram_eff=0.5783
bk0: 16a 3038i bk1: 16a 3019i bk2: 0a 3154i bk3: 0a 3156i bk4: 0a 3156i bk5: 0a 3156i bk6: 0a 3156i bk7: 0a 3156i bk8: 0a 3156i bk9: 0a 3156i bk10: 0a 3156i bk11: 0a 3156i bk12: 0a 3156i bk13: 0a 3156i bk14: 0a 3156i bk15: 0a 3157i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.868966
Bank_Level_Parallism_Col = 1.840278
Bank_Level_Parallism_Ready = 1.479167
write_to_read_ratio_blp_rw_average = 0.364583
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.030418 
total_CMD = 3156 
util_bw = 96 
Wasted_Col = 51 
Wasted_Row = 0 
Idle = 3009 

BW Util Bottlenecks: 
RCDc_limit = 18 
RCDWRc_limit = 0 
WTRc_limit = 37 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 37 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 3156 
n_nop = 3106 
Read = 16 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 16 
total_req = 48 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 48 
Row_Bus_Util =  0.000634 
CoL_Bus_Util = 0.015209 
Either_Row_CoL_Bus_Util = 0.015843 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.112801 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.112801
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3156 n_nop=3106 n_act=2 n_pre=0 n_ref_event=0 n_req=16 n_rd=16 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.03042
n_activity=165 dram_eff=0.5818
bk0: 16a 3037i bk1: 16a 3021i bk2: 0a 3154i bk3: 0a 3156i bk4: 0a 3156i bk5: 0a 3156i bk6: 0a 3156i bk7: 0a 3156i bk8: 0a 3156i bk9: 0a 3156i bk10: 0a 3156i bk11: 0a 3156i bk12: 0a 3156i bk13: 0a 3156i bk14: 0a 3156i bk15: 0a 3157i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.875000
Bank_Level_Parallism_Col = 1.846154
Bank_Level_Parallism_Ready = 1.479167
write_to_read_ratio_blp_rw_average = 0.374126
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.030418 
total_CMD = 3156 
util_bw = 96 
Wasted_Col = 50 
Wasted_Row = 0 
Idle = 3010 

BW Util Bottlenecks: 
RCDc_limit = 18 
RCDWRc_limit = 0 
WTRc_limit = 36 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 36 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 3156 
n_nop = 3106 
Read = 16 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 16 
total_req = 48 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 48 
Row_Bus_Util =  0.000634 
CoL_Bus_Util = 0.015209 
Either_Row_CoL_Bus_Util = 0.015843 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.120089 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.120089
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3156 n_nop=3106 n_act=2 n_pre=0 n_ref_event=0 n_req=16 n_rd=16 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.03042
n_activity=165 dram_eff=0.5818
bk0: 16a 3037i bk1: 16a 3021i bk2: 0a 3154i bk3: 0a 3156i bk4: 0a 3156i bk5: 0a 3156i bk6: 0a 3156i bk7: 0a 3156i bk8: 0a 3156i bk9: 0a 3156i bk10: 0a 3156i bk11: 0a 3156i bk12: 0a 3156i bk13: 0a 3156i bk14: 0a 3156i bk15: 0a 3157i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.875000
Bank_Level_Parallism_Col = 1.846154
Bank_Level_Parallism_Ready = 1.479167
write_to_read_ratio_blp_rw_average = 0.374126
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.030418 
total_CMD = 3156 
util_bw = 96 
Wasted_Col = 50 
Wasted_Row = 0 
Idle = 3010 

BW Util Bottlenecks: 
RCDc_limit = 18 
RCDWRc_limit = 0 
WTRc_limit = 36 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 36 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 3156 
n_nop = 3106 
Read = 16 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 16 
total_req = 48 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 48 
Row_Bus_Util =  0.000634 
CoL_Bus_Util = 0.015209 
Either_Row_CoL_Bus_Util = 0.015843 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.115653 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.115653

========= L2 cache stats =========
L2_cache_bank[0]: Access = 24, Miss = 5, Miss_rate = 0.208, Pending_hits = 7, Reservation_fails = 0
L2_cache_bank[1]: Access = 24, Miss = 5, Miss_rate = 0.208, Pending_hits = 7, Reservation_fails = 0
L2_cache_bank[2]: Access = 16, Miss = 4, Miss_rate = 0.250, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[3]: Access = 16, Miss = 4, Miss_rate = 0.250, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[4]: Access = 16, Miss = 4, Miss_rate = 0.250, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[5]: Access = 16, Miss = 4, Miss_rate = 0.250, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[6]: Access = 16, Miss = 4, Miss_rate = 0.250, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[7]: Access = 16, Miss = 4, Miss_rate = 0.250, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[8]: Access = 16, Miss = 4, Miss_rate = 0.250, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[9]: Access = 16, Miss = 4, Miss_rate = 0.250, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[10]: Access = 16, Miss = 4, Miss_rate = 0.250, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[11]: Access = 16, Miss = 4, Miss_rate = 0.250, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[12]: Access = 16, Miss = 4, Miss_rate = 0.250, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[13]: Access = 16, Miss = 4, Miss_rate = 0.250, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[14]: Access = 16, Miss = 4, Miss_rate = 0.250, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[15]: Access = 16, Miss = 4, Miss_rate = 0.250, Pending_hits = 4, Reservation_fails = 0
L2_total_cache_accesses = 272
L2_total_cache_misses = 66
L2_total_cache_miss_rate = 0.2426
L2_total_cache_pending_hits = 70
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 64
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 32
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 32
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 32
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 64
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 32
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 32
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 8
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 2
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 6
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 32
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 128
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 128
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 16
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.010
L2_cache_fill_port_util = 0.009

icnt_total_pkts_mem_to_simt=592
icnt_total_pkts_simt_to_mem=528
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 12.6728
	minimum = 6
	maximum = 64
Network latency average = 11.4982
	minimum = 6
	maximum = 63
Slowest packet = 110
Flit latency average = 11.9134
	minimum = 6
	maximum = 61
Slowest flit = 202
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00320094
	minimum = 0 (at node 8)
	maximum = 0.0100029 (at node 0)
Accepted packet rate average = 0.00320094
	minimum = 0 (at node 8)
	maximum = 0.0100029 (at node 0)
Injected flit rate average = 0.00659017
	minimum = 0 (at node 8)
	maximum = 0.0211827 (at node 20)
Accepted flit rate average= 0.00659017
	minimum = 0 (at node 8)
	maximum = 0.0217711 (at node 0)
Injected packet length average = 2.05882
Accepted packet length average = 2.05882
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 12.3254 (2 samples)
	minimum = 6 (2 samples)
	maximum = 64 (2 samples)
Network latency average = 11.3281 (2 samples)
	minimum = 6 (2 samples)
	maximum = 63 (2 samples)
Flit latency average = 11.7121 (2 samples)
	minimum = 6 (2 samples)
	maximum = 61 (2 samples)
Fragmentation average = 0 (2 samples)
	minimum = 0 (2 samples)
	maximum = 0 (2 samples)
Injected packet rate average = 0.00285393 (2 samples)
	minimum = 0 (2 samples)
	maximum = 0.0128356 (2 samples)
Accepted packet rate average = 0.00285393 (2 samples)
	minimum = 0 (2 samples)
	maximum = 0.0128356 (2 samples)
Injected flit rate average = 0.00587573 (2 samples)
	minimum = 0 (2 samples)
	maximum = 0.0257987 (2 samples)
Accepted flit rate average = 0.00587573 (2 samples)
	minimum = 0 (2 samples)
	maximum = 0.0279362 (2 samples)
Injected packet size average = 2.05882 (2 samples)
Accepted packet size average = 2.05882 (2 samples)
Hops average = 1 (2 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 1 sec (1 sec)
gpgpu_simulation_rate = 38912 (inst/sec)
gpgpu_simulation_rate = 1845 (cycle/sec)
gpgpu_silicon_slowdown = 871002x
Processing kernel /benchrun/accelsim-sass/cuda10-transpose/sm6_gtx1080/input-repeat1-dimx32-dimy32/results/traces/kernel-3.traceg
-kernel name = _Z13copySharedMemPfS_ii
-kernel id = 3
-grid dim = (2,2,1)
-block dim = (16,16,1)
-shmem = 1024
-nregs = 9
-binary version = 61
-cuda stream id = 0
-shmem base_addr = 0x00007f236b000000
-local mem base_addr = 0x00007f2369000000
-nvbit version = 1.5.5
-accelsim tracer version = 3
Header info loaded for kernel command : /benchrun/accelsim-sass/cuda10-transpose/sm6_gtx1080/input-repeat1-dimx32-dimy32/results/traces/kernel-3.traceg
launching kernel name: _Z13copySharedMemPfS_ii uid: 3
GPGPU-Sim uArch: Shader 8 bind to kernel 3 '_Z13copySharedMemPfS_ii'
thread block = 0,0,0
GPGPU-Sim uArch: Shader 9 bind to kernel 3 '_Z13copySharedMemPfS_ii'
thread block = 1,0,0
GPGPU-Sim uArch: Shader 10 bind to kernel 3 '_Z13copySharedMemPfS_ii'
thread block = 0,1,0
GPGPU-Sim uArch: Shader 11 bind to kernel 3 '_Z13copySharedMemPfS_ii'
thread block = 1,1,0
Destroy streams for kernel 3: size 0
kernel_name = _Z13copySharedMemPfS_ii 
kernel_launch_uid = 3 
gpu_sim_cycle = 996
gpu_sim_insn = 35840
gpu_ipc =      35.9839
gpu_tot_sim_cycle = 2841
gpu_tot_sim_insn = 74752
gpu_tot_ipc =      26.3119
gpu_tot_issued_cta = 12
gpu_occupancy = 12.3022% 
gpu_tot_occupancy = 12.2947% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 20
partiton_level_parallism =       0.1406
partiton_level_parallism_total  =       0.1450
partiton_level_parallism_util =       1.8182
partiton_level_parallism_util_total  =       2.0498
L2_BW  =      13.3231 GB/Sec
L2_BW_total  =      13.7455 GB/Sec
gpu_total_sim_rate=74752

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 1216
	L1I_total_cache_misses = 224
	L1I_total_cache_miss_rate = 0.1842
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 992
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 224
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 196
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 1216

Total_core_cache_fail_stats:
ctas_completed 12, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 
distro:
20, 20, 20, 20, 20, 20, 20, 20, 
gpgpu_n_tot_thrd_icount = 75776
gpgpu_n_tot_w_icount = 2368
gpgpu_n_stall_shd_mem = 270
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 192
gpgpu_n_mem_write_global = 192
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 3072
gpgpu_n_store_insn = 3072
gpgpu_n_shmem_insn = 2048
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 192
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:93	W0_Idle:14983	W0_Scoreboard:5154	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:2336
single_issue_nums: WS0:1016	WS1:1024	
dual_issue_nums: WS0:84	WS1:80	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 1536 {8:192,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 13824 {72:192,}
traffic_breakdown_coretomem[INST_ACC_R] = 224 {8:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 13824 {72:192,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1536 {8:192,}
traffic_breakdown_memtocore[INST_ACC_R] = 3808 {136:28,}
maxmflatency = 290 
max_icnt2mem_latency = 14 
maxmrqlatency = 43 
max_icnt2sh_latency = 36 
averagemflatency = 195 
avg_icnt2mem_latency = 10 
avg_mrq_latency = 12 
avg_icnt2sh_latency = 11 
mrq_lat_table:48 	7 	8 	17 	37 	14 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	282 	102 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	275 	137 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	235 	90 	57 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	3 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       595       540         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:       812       812         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:       815       813         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:       816       815         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:       819       819         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:       822       820         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:       826       824         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:       827       826         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  4.500000  4.500000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:  4.500000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:  8.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:  8.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:  8.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:  8.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]:  8.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]:  8.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 131/19 = 6.894737
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        20        20         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        20        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 268
min_bank_accesses = 0!
chip skew: 40/32 = 1.25
number of total write accesses:
dram[0]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 128
min_bank_accesses = 0!
chip skew: 16/16 = 1.00
average mf latency per bank:
dram[0]:        158       159    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:        150       174    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:        177       176    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:        179       177    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:        179       178    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:        181       180    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[6]:        181       183    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[7]:        181       183    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        286       290         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:        263       289         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:        286       289         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:        286       290         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:        286       288         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:        286       289         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[6]:        285       289         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[7]:        286       289         0         0         0         0         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4860 n_nop=4798 n_act=4 n_pre=2 n_ref_event=0 n_req=18 n_rd=24 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.02305
n_activity=258 dram_eff=0.4341
bk0: 20a 4712i bk1: 20a 4693i bk2: 0a 4857i bk3: 0a 4860i bk4: 0a 4860i bk5: 0a 4860i bk6: 0a 4860i bk7: 0a 4860i bk8: 0a 4860i bk9: 0a 4860i bk10: 0a 4860i bk11: 0a 4860i bk12: 0a 4860i bk13: 0a 4860i bk14: 0a 4860i bk15: 0a 4861i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.777778
Row_Buffer_Locality_read = 0.600000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.707692
Bank_Level_Parallism_Col = 1.672222
Bank_Level_Parallism_Ready = 1.410714
write_to_read_ratio_blp_rw_average = 0.291667
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.023045 
total_CMD = 4860 
util_bw = 112 
Wasted_Col = 75 
Wasted_Row = 12 
Idle = 4661 

BW Util Bottlenecks: 
RCDc_limit = 42 
RCDWRc_limit = 0 
WTRc_limit = 37 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 37 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 4860 
n_nop = 4798 
Read = 24 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 18 
total_req = 56 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 56 
Row_Bus_Util =  0.001235 
CoL_Bus_Util = 0.011523 
Either_Row_CoL_Bus_Util = 0.012757 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.078601 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0786008
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4860 n_nop=4804 n_act=3 n_pre=1 n_ref_event=0 n_req=17 n_rd=20 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.0214
n_activity=226 dram_eff=0.4602
bk0: 20a 4719i bk1: 16a 4725i bk2: 0a 4858i bk3: 0a 4860i bk4: 0a 4860i bk5: 0a 4860i bk6: 0a 4860i bk7: 0a 4860i bk8: 0a 4860i bk9: 0a 4860i bk10: 0a 4860i bk11: 0a 4860i bk12: 0a 4860i bk13: 0a 4860i bk14: 0a 4860i bk15: 0a 4861i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.823529
Row_Buffer_Locality_read = 0.666667
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.678161
Bank_Level_Parallism_Col = 1.700000
Bank_Level_Parallism_Ready = 1.403846
write_to_read_ratio_blp_rw_average = 0.337500
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.021399 
total_CMD = 4860 
util_bw = 104 
Wasted_Col = 62 
Wasted_Row = 12 
Idle = 4682 

BW Util Bottlenecks: 
RCDc_limit = 30 
RCDWRc_limit = 0 
WTRc_limit = 36 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 36 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 4860 
n_nop = 4804 
Read = 20 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 3 
n_pre = 1 
n_ref = 0 
n_req = 17 
total_req = 52 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 52 
Row_Bus_Util =  0.000823 
CoL_Bus_Util = 0.010700 
Either_Row_CoL_Bus_Util = 0.011523 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.023868 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.0238683
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4860 n_nop=4810 n_act=2 n_pre=0 n_ref_event=0 n_req=16 n_rd=16 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.01975
n_activity=166 dram_eff=0.5783
bk0: 16a 4742i bk1: 16a 4723i bk2: 0a 4858i bk3: 0a 4860i bk4: 0a 4860i bk5: 0a 4860i bk6: 0a 4860i bk7: 0a 4860i bk8: 0a 4860i bk9: 0a 4860i bk10: 0a 4860i bk11: 0a 4860i bk12: 0a 4860i bk13: 0a 4860i bk14: 0a 4860i bk15: 0a 4861i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.868966
Bank_Level_Parallism_Col = 1.840278
Bank_Level_Parallism_Ready = 1.479167
write_to_read_ratio_blp_rw_average = 0.364583
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.019753 
total_CMD = 4860 
util_bw = 96 
Wasted_Col = 51 
Wasted_Row = 0 
Idle = 4713 

BW Util Bottlenecks: 
RCDc_limit = 18 
RCDWRc_limit = 0 
WTRc_limit = 37 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 37 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 4860 
n_nop = 4810 
Read = 16 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 16 
total_req = 48 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 48 
Row_Bus_Util =  0.000412 
CoL_Bus_Util = 0.009877 
Either_Row_CoL_Bus_Util = 0.010288 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.074486 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0744856
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4860 n_nop=4810 n_act=2 n_pre=0 n_ref_event=0 n_req=16 n_rd=16 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.01975
n_activity=165 dram_eff=0.5818
bk0: 16a 4741i bk1: 16a 4725i bk2: 0a 4858i bk3: 0a 4860i bk4: 0a 4860i bk5: 0a 4860i bk6: 0a 4860i bk7: 0a 4860i bk8: 0a 4860i bk9: 0a 4860i bk10: 0a 4860i bk11: 0a 4860i bk12: 0a 4860i bk13: 0a 4860i bk14: 0a 4860i bk15: 0a 4861i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.875000
Bank_Level_Parallism_Col = 1.846154
Bank_Level_Parallism_Ready = 1.479167
write_to_read_ratio_blp_rw_average = 0.374126
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.019753 
total_CMD = 4860 
util_bw = 96 
Wasted_Col = 50 
Wasted_Row = 0 
Idle = 4714 

BW Util Bottlenecks: 
RCDc_limit = 18 
RCDWRc_limit = 0 
WTRc_limit = 36 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 36 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 4860 
n_nop = 4810 
Read = 16 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 16 
total_req = 48 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 48 
Row_Bus_Util =  0.000412 
CoL_Bus_Util = 0.009877 
Either_Row_CoL_Bus_Util = 0.010288 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.076337 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0763374
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4860 n_nop=4810 n_act=2 n_pre=0 n_ref_event=0 n_req=16 n_rd=16 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.01975
n_activity=165 dram_eff=0.5818
bk0: 16a 4741i bk1: 16a 4724i bk2: 0a 4858i bk3: 0a 4860i bk4: 0a 4860i bk5: 0a 4860i bk6: 0a 4860i bk7: 0a 4860i bk8: 0a 4860i bk9: 0a 4860i bk10: 0a 4860i bk11: 0a 4860i bk12: 0a 4860i bk13: 0a 4860i bk14: 0a 4860i bk15: 0a 4861i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.881944
Bank_Level_Parallism_Col = 1.846154
Bank_Level_Parallism_Ready = 1.479167
write_to_read_ratio_blp_rw_average = 0.367133
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.019753 
total_CMD = 4860 
util_bw = 96 
Wasted_Col = 50 
Wasted_Row = 0 
Idle = 4714 

BW Util Bottlenecks: 
RCDc_limit = 18 
RCDWRc_limit = 0 
WTRc_limit = 36 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 36 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 4860 
n_nop = 4810 
Read = 16 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 16 
total_req = 48 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 48 
Row_Bus_Util =  0.000412 
CoL_Bus_Util = 0.009877 
Either_Row_CoL_Bus_Util = 0.010288 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.073251 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.073251
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4860 n_nop=4810 n_act=2 n_pre=0 n_ref_event=0 n_req=16 n_rd=16 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.01975
n_activity=166 dram_eff=0.5783
bk0: 16a 4742i bk1: 16a 4723i bk2: 0a 4858i bk3: 0a 4860i bk4: 0a 4860i bk5: 0a 4860i bk6: 0a 4860i bk7: 0a 4860i bk8: 0a 4860i bk9: 0a 4860i bk10: 0a 4860i bk11: 0a 4860i bk12: 0a 4860i bk13: 0a 4860i bk14: 0a 4860i bk15: 0a 4861i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.868966
Bank_Level_Parallism_Col = 1.840278
Bank_Level_Parallism_Ready = 1.479167
write_to_read_ratio_blp_rw_average = 0.364583
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.019753 
total_CMD = 4860 
util_bw = 96 
Wasted_Col = 51 
Wasted_Row = 0 
Idle = 4713 

BW Util Bottlenecks: 
RCDc_limit = 18 
RCDWRc_limit = 0 
WTRc_limit = 37 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 37 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 4860 
n_nop = 4810 
Read = 16 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 16 
total_req = 48 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 48 
Row_Bus_Util =  0.000412 
CoL_Bus_Util = 0.009877 
Either_Row_CoL_Bus_Util = 0.010288 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.073251 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.073251
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4860 n_nop=4810 n_act=2 n_pre=0 n_ref_event=0 n_req=16 n_rd=16 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.01975
n_activity=165 dram_eff=0.5818
bk0: 16a 4741i bk1: 16a 4725i bk2: 0a 4858i bk3: 0a 4860i bk4: 0a 4860i bk5: 0a 4860i bk6: 0a 4860i bk7: 0a 4860i bk8: 0a 4860i bk9: 0a 4860i bk10: 0a 4860i bk11: 0a 4860i bk12: 0a 4860i bk13: 0a 4860i bk14: 0a 4860i bk15: 0a 4861i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.875000
Bank_Level_Parallism_Col = 1.846154
Bank_Level_Parallism_Ready = 1.479167
write_to_read_ratio_blp_rw_average = 0.374126
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.019753 
total_CMD = 4860 
util_bw = 96 
Wasted_Col = 50 
Wasted_Row = 0 
Idle = 4714 

BW Util Bottlenecks: 
RCDc_limit = 18 
RCDWRc_limit = 0 
WTRc_limit = 36 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 36 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 4860 
n_nop = 4810 
Read = 16 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 16 
total_req = 48 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 48 
Row_Bus_Util =  0.000412 
CoL_Bus_Util = 0.009877 
Either_Row_CoL_Bus_Util = 0.010288 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.077984 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0779835
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4860 n_nop=4810 n_act=2 n_pre=0 n_ref_event=0 n_req=16 n_rd=16 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.01975
n_activity=165 dram_eff=0.5818
bk0: 16a 4741i bk1: 16a 4725i bk2: 0a 4858i bk3: 0a 4860i bk4: 0a 4860i bk5: 0a 4860i bk6: 0a 4860i bk7: 0a 4860i bk8: 0a 4860i bk9: 0a 4860i bk10: 0a 4860i bk11: 0a 4860i bk12: 0a 4860i bk13: 0a 4860i bk14: 0a 4860i bk15: 0a 4861i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.875000
Bank_Level_Parallism_Col = 1.846154
Bank_Level_Parallism_Ready = 1.479167
write_to_read_ratio_blp_rw_average = 0.374126
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.019753 
total_CMD = 4860 
util_bw = 96 
Wasted_Col = 50 
Wasted_Row = 0 
Idle = 4714 

BW Util Bottlenecks: 
RCDc_limit = 18 
RCDWRc_limit = 0 
WTRc_limit = 36 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 36 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 4860 
n_nop = 4810 
Read = 16 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 16 
total_req = 48 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 48 
Row_Bus_Util =  0.000412 
CoL_Bus_Util = 0.009877 
Either_Row_CoL_Bus_Util = 0.010288 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.075103 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0751029

========= L2 cache stats =========
L2_cache_bank[0]: Access = 36, Miss = 5, Miss_rate = 0.139, Pending_hits = 7, Reservation_fails = 0
L2_cache_bank[1]: Access = 36, Miss = 5, Miss_rate = 0.139, Pending_hits = 7, Reservation_fails = 0
L2_cache_bank[2]: Access = 28, Miss = 5, Miss_rate = 0.179, Pending_hits = 7, Reservation_fails = 0
L2_cache_bank[3]: Access = 24, Miss = 4, Miss_rate = 0.167, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[4]: Access = 24, Miss = 4, Miss_rate = 0.167, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[5]: Access = 24, Miss = 4, Miss_rate = 0.167, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[6]: Access = 24, Miss = 4, Miss_rate = 0.167, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[7]: Access = 24, Miss = 4, Miss_rate = 0.167, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[8]: Access = 24, Miss = 4, Miss_rate = 0.167, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[9]: Access = 24, Miss = 4, Miss_rate = 0.167, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[10]: Access = 24, Miss = 4, Miss_rate = 0.167, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[11]: Access = 24, Miss = 4, Miss_rate = 0.167, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[12]: Access = 24, Miss = 4, Miss_rate = 0.167, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[13]: Access = 24, Miss = 4, Miss_rate = 0.167, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[14]: Access = 24, Miss = 4, Miss_rate = 0.167, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[15]: Access = 24, Miss = 4, Miss_rate = 0.167, Pending_hits = 4, Reservation_fails = 0
L2_total_cache_accesses = 412
L2_total_cache_misses = 67
L2_total_cache_miss_rate = 0.1626
L2_total_cache_pending_hits = 73
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 128
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 32
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 32
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 32
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 128
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 32
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 32
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 16
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 9
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 3
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 9
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 32
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 192
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 192
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 28
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.013
L2_cache_fill_port_util = 0.006

icnt_total_pkts_mem_to_simt=908
icnt_total_pkts_simt_to_mem=796
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 12.8968
	minimum = 6
	maximum = 64
Network latency average = 11.6092
	minimum = 6
	maximum = 63
Slowest packet = 110
Flit latency average = 12.0164
	minimum = 6
	maximum = 61
Slowest flit = 202
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00314804
	minimum = 0 (at node 12)
	maximum = 0.00687679 (at node 20)
Accepted packet rate average = 0.00314804
	minimum = 0 (at node 12)
	maximum = 0.00687679 (at node 20)
Injected flit rate average = 0.00651003
	minimum = 0 (at node 12)
	maximum = 0.0206304 (at node 20)
Accepted flit rate average= 0.00651003
	minimum = 0 (at node 12)
	maximum = 0.0150907 (at node 8)
Injected packet length average = 2.06796
Accepted packet length average = 2.06796
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 12.5159 (3 samples)
	minimum = 6 (3 samples)
	maximum = 64 (3 samples)
Network latency average = 11.4218 (3 samples)
	minimum = 6 (3 samples)
	maximum = 63 (3 samples)
Flit latency average = 11.8135 (3 samples)
	minimum = 6 (3 samples)
	maximum = 61 (3 samples)
Fragmentation average = 0 (3 samples)
	minimum = 0 (3 samples)
	maximum = 0 (3 samples)
Injected packet rate average = 0.00295197 (3 samples)
	minimum = 0 (3 samples)
	maximum = 0.0108493 (3 samples)
Accepted packet rate average = 0.00295197 (3 samples)
	minimum = 0 (3 samples)
	maximum = 0.0108493 (3 samples)
Injected flit rate average = 0.00608716 (3 samples)
	minimum = 0 (3 samples)
	maximum = 0.0240759 (3 samples)
Accepted flit rate average = 0.00608716 (3 samples)
	minimum = 0 (3 samples)
	maximum = 0.0236544 (3 samples)
Injected packet size average = 2.06207 (3 samples)
Accepted packet size average = 2.06207 (3 samples)
Hops average = 1 (3 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 1 sec (1 sec)
gpgpu_simulation_rate = 74752 (inst/sec)
gpgpu_simulation_rate = 2841 (cycle/sec)
gpgpu_silicon_slowdown = 565645x
Processing kernel /benchrun/accelsim-sass/cuda10-transpose/sm6_gtx1080/input-repeat1-dimx32-dimy32/results/traces/kernel-4.traceg
-kernel name = _Z13copySharedMemPfS_ii
-kernel id = 4
-grid dim = (2,2,1)
-block dim = (16,16,1)
-shmem = 1024
-nregs = 9
-binary version = 61
-cuda stream id = 0
-shmem base_addr = 0x00007f236b000000
-local mem base_addr = 0x00007f2369000000
-nvbit version = 1.5.5
-accelsim tracer version = 3
Header info loaded for kernel command : /benchrun/accelsim-sass/cuda10-transpose/sm6_gtx1080/input-repeat1-dimx32-dimy32/results/traces/kernel-4.traceg
launching kernel name: _Z13copySharedMemPfS_ii uid: 4
GPGPU-Sim uArch: Shader 12 bind to kernel 4 '_Z13copySharedMemPfS_ii'
thread block = 0,0,0
GPGPU-Sim uArch: Shader 13 bind to kernel 4 '_Z13copySharedMemPfS_ii'
thread block = 1,0,0
GPGPU-Sim uArch: Shader 14 bind to kernel 4 '_Z13copySharedMemPfS_ii'
thread block = 0,1,0
GPGPU-Sim uArch: Shader 15 bind to kernel 4 '_Z13copySharedMemPfS_ii'
thread block = 1,1,0
Destroy streams for kernel 4: size 0
kernel_name = _Z13copySharedMemPfS_ii 
kernel_launch_uid = 4 
gpu_sim_cycle = 878
gpu_sim_insn = 35840
gpu_ipc =      40.8200
gpu_tot_sim_cycle = 3719
gpu_tot_sim_insn = 110592
gpu_tot_ipc =      29.7370
gpu_tot_issued_cta = 16
gpu_occupancy = 12.2798% 
gpu_tot_occupancy = 12.2912% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 20
partiton_level_parallism =       0.1595
partiton_level_parallism_total  =       0.1484
partiton_level_parallism_util =       1.8919
partiton_level_parallism_util_total  =       2.0073
L2_BW  =      15.1136 GB/Sec
L2_BW_total  =      14.0685 GB/Sec
gpu_total_sim_rate=110592

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 1792
	L1I_total_cache_misses = 320
	L1I_total_cache_miss_rate = 0.1786
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 1472
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 320
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 280
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 1792

Total_core_cache_fail_stats:
ctas_completed 16, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 
distro:
20, 20, 20, 20, 20, 20, 20, 20, 
gpgpu_n_tot_thrd_icount = 112640
gpgpu_n_tot_w_icount = 3520
gpgpu_n_stall_shd_mem = 380
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 256
gpgpu_n_mem_write_global = 256
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 4096
gpgpu_n_store_insn = 4096
gpgpu_n_shmem_insn = 4096
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 256
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:180	W0_Idle:19395	W0_Scoreboard:6567	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:3456
single_issue_nums: WS0:1494	WS1:1498	
dual_issue_nums: WS0:133	WS1:131	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 2048 {8:256,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 18432 {72:256,}
traffic_breakdown_coretomem[INST_ACC_R] = 320 {8:40,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 18432 {72:256,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2048 {8:256,}
traffic_breakdown_memtocore[INST_ACC_R] = 5440 {136:40,}
maxmflatency = 290 
max_icnt2mem_latency = 14 
maxmrqlatency = 43 
max_icnt2sh_latency = 36 
averagemflatency = 177 
avg_icnt2mem_latency = 9 
avg_mrq_latency = 12 
avg_icnt2sh_latency = 10 
mrq_lat_table:48 	7 	8 	17 	37 	14 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	410 	102 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	357 	195 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	314 	120 	76 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	5 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       595       540         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:       812       812         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:       815       813         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:       816       815         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:       819       819         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:       822       820         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:       826       824         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:       827       826         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  4.500000  4.500000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:  4.500000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:  8.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:  8.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:  8.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:  8.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]:  8.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]:  8.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 131/19 = 6.894737
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        20        20         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        20        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 268
min_bank_accesses = 0!
chip skew: 40/32 = 1.25
number of total write accesses:
dram[0]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 128
min_bank_accesses = 0!
chip skew: 16/16 = 1.00
average mf latency per bank:
dram[0]:        199       200    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:        190       222    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:        222       221    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:        225       222    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:        224       225    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:        227       226    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[6]:        227       229    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[7]:        227       229    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        286       290         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:        263       289         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:        286       289         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:        286       290         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:        286       288         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:        286       289         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[6]:        285       289         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[7]:        286       289         0         0         0         0         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6363 n_nop=6301 n_act=4 n_pre=2 n_ref_event=0 n_req=18 n_rd=24 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.0176
n_activity=258 dram_eff=0.4341
bk0: 20a 6215i bk1: 20a 6196i bk2: 0a 6360i bk3: 0a 6363i bk4: 0a 6363i bk5: 0a 6363i bk6: 0a 6363i bk7: 0a 6363i bk8: 0a 6363i bk9: 0a 6363i bk10: 0a 6363i bk11: 0a 6363i bk12: 0a 6363i bk13: 0a 6363i bk14: 0a 6363i bk15: 0a 6364i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.777778
Row_Buffer_Locality_read = 0.600000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.707692
Bank_Level_Parallism_Col = 1.672222
Bank_Level_Parallism_Ready = 1.410714
write_to_read_ratio_blp_rw_average = 0.291667
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.017602 
total_CMD = 6363 
util_bw = 112 
Wasted_Col = 75 
Wasted_Row = 12 
Idle = 6164 

BW Util Bottlenecks: 
RCDc_limit = 42 
RCDWRc_limit = 0 
WTRc_limit = 37 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 37 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 6363 
n_nop = 6301 
Read = 24 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 18 
total_req = 56 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 56 
Row_Bus_Util =  0.000943 
CoL_Bus_Util = 0.008801 
Either_Row_CoL_Bus_Util = 0.009744 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.060035 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0600346
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6363 n_nop=6307 n_act=3 n_pre=1 n_ref_event=0 n_req=17 n_rd=20 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.01634
n_activity=226 dram_eff=0.4602
bk0: 20a 6222i bk1: 16a 6228i bk2: 0a 6361i bk3: 0a 6363i bk4: 0a 6363i bk5: 0a 6363i bk6: 0a 6363i bk7: 0a 6363i bk8: 0a 6363i bk9: 0a 6363i bk10: 0a 6363i bk11: 0a 6363i bk12: 0a 6363i bk13: 0a 6363i bk14: 0a 6363i bk15: 0a 6364i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.823529
Row_Buffer_Locality_read = 0.666667
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.678161
Bank_Level_Parallism_Col = 1.700000
Bank_Level_Parallism_Ready = 1.403846
write_to_read_ratio_blp_rw_average = 0.337500
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.016344 
total_CMD = 6363 
util_bw = 104 
Wasted_Col = 62 
Wasted_Row = 12 
Idle = 6185 

BW Util Bottlenecks: 
RCDc_limit = 30 
RCDWRc_limit = 0 
WTRc_limit = 36 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 36 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 6363 
n_nop = 6307 
Read = 20 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 3 
n_pre = 1 
n_ref = 0 
n_req = 17 
total_req = 52 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 52 
Row_Bus_Util =  0.000629 
CoL_Bus_Util = 0.008172 
Either_Row_CoL_Bus_Util = 0.008801 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.018230 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.0182304
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6363 n_nop=6313 n_act=2 n_pre=0 n_ref_event=0 n_req=16 n_rd=16 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.01509
n_activity=166 dram_eff=0.5783
bk0: 16a 6245i bk1: 16a 6226i bk2: 0a 6361i bk3: 0a 6363i bk4: 0a 6363i bk5: 0a 6363i bk6: 0a 6363i bk7: 0a 6363i bk8: 0a 6363i bk9: 0a 6363i bk10: 0a 6363i bk11: 0a 6363i bk12: 0a 6363i bk13: 0a 6363i bk14: 0a 6363i bk15: 0a 6364i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.868966
Bank_Level_Parallism_Col = 1.840278
Bank_Level_Parallism_Ready = 1.479167
write_to_read_ratio_blp_rw_average = 0.364583
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.015087 
total_CMD = 6363 
util_bw = 96 
Wasted_Col = 51 
Wasted_Row = 0 
Idle = 6216 

BW Util Bottlenecks: 
RCDc_limit = 18 
RCDWRc_limit = 0 
WTRc_limit = 37 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 37 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 6363 
n_nop = 6313 
Read = 16 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 16 
total_req = 48 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 48 
Row_Bus_Util =  0.000314 
CoL_Bus_Util = 0.007544 
Either_Row_CoL_Bus_Util = 0.007858 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.056891 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0568914
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6363 n_nop=6313 n_act=2 n_pre=0 n_ref_event=0 n_req=16 n_rd=16 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.01509
n_activity=165 dram_eff=0.5818
bk0: 16a 6244i bk1: 16a 6228i bk2: 0a 6361i bk3: 0a 6363i bk4: 0a 6363i bk5: 0a 6363i bk6: 0a 6363i bk7: 0a 6363i bk8: 0a 6363i bk9: 0a 6363i bk10: 0a 6363i bk11: 0a 6363i bk12: 0a 6363i bk13: 0a 6363i bk14: 0a 6363i bk15: 0a 6364i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.875000
Bank_Level_Parallism_Col = 1.846154
Bank_Level_Parallism_Ready = 1.479167
write_to_read_ratio_blp_rw_average = 0.374126
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.015087 
total_CMD = 6363 
util_bw = 96 
Wasted_Col = 50 
Wasted_Row = 0 
Idle = 6217 

BW Util Bottlenecks: 
RCDc_limit = 18 
RCDWRc_limit = 0 
WTRc_limit = 36 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 36 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 6363 
n_nop = 6313 
Read = 16 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 16 
total_req = 48 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 48 
Row_Bus_Util =  0.000314 
CoL_Bus_Util = 0.007544 
Either_Row_CoL_Bus_Util = 0.007858 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.058306 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0583058
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6363 n_nop=6313 n_act=2 n_pre=0 n_ref_event=0 n_req=16 n_rd=16 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.01509
n_activity=165 dram_eff=0.5818
bk0: 16a 6244i bk1: 16a 6227i bk2: 0a 6361i bk3: 0a 6363i bk4: 0a 6363i bk5: 0a 6363i bk6: 0a 6363i bk7: 0a 6363i bk8: 0a 6363i bk9: 0a 6363i bk10: 0a 6363i bk11: 0a 6363i bk12: 0a 6363i bk13: 0a 6363i bk14: 0a 6363i bk15: 0a 6364i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.881944
Bank_Level_Parallism_Col = 1.846154
Bank_Level_Parallism_Ready = 1.479167
write_to_read_ratio_blp_rw_average = 0.367133
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.015087 
total_CMD = 6363 
util_bw = 96 
Wasted_Col = 50 
Wasted_Row = 0 
Idle = 6217 

BW Util Bottlenecks: 
RCDc_limit = 18 
RCDWRc_limit = 0 
WTRc_limit = 36 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 36 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 6363 
n_nop = 6313 
Read = 16 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 16 
total_req = 48 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 48 
Row_Bus_Util =  0.000314 
CoL_Bus_Util = 0.007544 
Either_Row_CoL_Bus_Util = 0.007858 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.055948 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0559485
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6363 n_nop=6313 n_act=2 n_pre=0 n_ref_event=0 n_req=16 n_rd=16 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.01509
n_activity=166 dram_eff=0.5783
bk0: 16a 6245i bk1: 16a 6226i bk2: 0a 6361i bk3: 0a 6363i bk4: 0a 6363i bk5: 0a 6363i bk6: 0a 6363i bk7: 0a 6363i bk8: 0a 6363i bk9: 0a 6363i bk10: 0a 6363i bk11: 0a 6363i bk12: 0a 6363i bk13: 0a 6363i bk14: 0a 6363i bk15: 0a 6364i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.868966
Bank_Level_Parallism_Col = 1.840278
Bank_Level_Parallism_Ready = 1.479167
write_to_read_ratio_blp_rw_average = 0.364583
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.015087 
total_CMD = 6363 
util_bw = 96 
Wasted_Col = 51 
Wasted_Row = 0 
Idle = 6216 

BW Util Bottlenecks: 
RCDc_limit = 18 
RCDWRc_limit = 0 
WTRc_limit = 37 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 37 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 6363 
n_nop = 6313 
Read = 16 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 16 
total_req = 48 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 48 
Row_Bus_Util =  0.000314 
CoL_Bus_Util = 0.007544 
Either_Row_CoL_Bus_Util = 0.007858 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.055948 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0559485
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6363 n_nop=6313 n_act=2 n_pre=0 n_ref_event=0 n_req=16 n_rd=16 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.01509
n_activity=165 dram_eff=0.5818
bk0: 16a 6244i bk1: 16a 6228i bk2: 0a 6361i bk3: 0a 6363i bk4: 0a 6363i bk5: 0a 6363i bk6: 0a 6363i bk7: 0a 6363i bk8: 0a 6363i bk9: 0a 6363i bk10: 0a 6363i bk11: 0a 6363i bk12: 0a 6363i bk13: 0a 6363i bk14: 0a 6363i bk15: 0a 6364i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.875000
Bank_Level_Parallism_Col = 1.846154
Bank_Level_Parallism_Ready = 1.479167
write_to_read_ratio_blp_rw_average = 0.374126
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.015087 
total_CMD = 6363 
util_bw = 96 
Wasted_Col = 50 
Wasted_Row = 0 
Idle = 6217 

BW Util Bottlenecks: 
RCDc_limit = 18 
RCDWRc_limit = 0 
WTRc_limit = 36 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 36 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 6363 
n_nop = 6313 
Read = 16 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 16 
total_req = 48 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 48 
Row_Bus_Util =  0.000314 
CoL_Bus_Util = 0.007544 
Either_Row_CoL_Bus_Util = 0.007858 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.059563 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0595631
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6363 n_nop=6313 n_act=2 n_pre=0 n_ref_event=0 n_req=16 n_rd=16 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.01509
n_activity=165 dram_eff=0.5818
bk0: 16a 6244i bk1: 16a 6228i bk2: 0a 6361i bk3: 0a 6363i bk4: 0a 6363i bk5: 0a 6363i bk6: 0a 6363i bk7: 0a 6363i bk8: 0a 6363i bk9: 0a 6363i bk10: 0a 6363i bk11: 0a 6363i bk12: 0a 6363i bk13: 0a 6363i bk14: 0a 6363i bk15: 0a 6364i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.875000
Bank_Level_Parallism_Col = 1.846154
Bank_Level_Parallism_Ready = 1.479167
write_to_read_ratio_blp_rw_average = 0.374126
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.015087 
total_CMD = 6363 
util_bw = 96 
Wasted_Col = 50 
Wasted_Row = 0 
Idle = 6217 

BW Util Bottlenecks: 
RCDc_limit = 18 
RCDWRc_limit = 0 
WTRc_limit = 36 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 36 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 6363 
n_nop = 6313 
Read = 16 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 16 
total_req = 48 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 48 
Row_Bus_Util =  0.000314 
CoL_Bus_Util = 0.007544 
Either_Row_CoL_Bus_Util = 0.007858 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.057363 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0573629

========= L2 cache stats =========
L2_cache_bank[0]: Access = 48, Miss = 5, Miss_rate = 0.104, Pending_hits = 7, Reservation_fails = 0
L2_cache_bank[1]: Access = 48, Miss = 5, Miss_rate = 0.104, Pending_hits = 7, Reservation_fails = 0
L2_cache_bank[2]: Access = 40, Miss = 5, Miss_rate = 0.125, Pending_hits = 7, Reservation_fails = 0
L2_cache_bank[3]: Access = 32, Miss = 4, Miss_rate = 0.125, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[4]: Access = 32, Miss = 4, Miss_rate = 0.125, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[5]: Access = 32, Miss = 4, Miss_rate = 0.125, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[6]: Access = 32, Miss = 4, Miss_rate = 0.125, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[7]: Access = 32, Miss = 4, Miss_rate = 0.125, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[8]: Access = 32, Miss = 4, Miss_rate = 0.125, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[9]: Access = 32, Miss = 4, Miss_rate = 0.125, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[10]: Access = 32, Miss = 4, Miss_rate = 0.125, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[11]: Access = 32, Miss = 4, Miss_rate = 0.125, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[12]: Access = 32, Miss = 4, Miss_rate = 0.125, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[13]: Access = 32, Miss = 4, Miss_rate = 0.125, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[14]: Access = 32, Miss = 4, Miss_rate = 0.125, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[15]: Access = 32, Miss = 4, Miss_rate = 0.125, Pending_hits = 4, Reservation_fails = 0
L2_total_cache_accesses = 552
L2_total_cache_misses = 67
L2_total_cache_miss_rate = 0.1214
L2_total_cache_pending_hits = 73
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 192
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 32
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 32
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 32
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 192
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 32
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 32
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 28
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 9
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 3
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 9
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 32
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 256
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 256
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 40
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.015
L2_cache_fill_port_util = 0.005

icnt_total_pkts_mem_to_simt=1224
icnt_total_pkts_simt_to_mem=1064
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 13.058
	minimum = 6
	maximum = 64
Network latency average = 11.7437
	minimum = 6
	maximum = 63
Slowest packet = 110
Flit latency average = 12.1884
	minimum = 6
	maximum = 61
Slowest flit = 202
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00322195
	minimum = 0 (at node 16)
	maximum = 0.00700423 (at node 20)
Accepted packet rate average = 0.00322195
	minimum = 0 (at node 16)
	maximum = 0.00700423 (at node 20)
Injected flit rate average = 0.00667737
	minimum = 0 (at node 16)
	maximum = 0.0210127 (at node 20)
Accepted flit rate average= 0.00667737
	minimum = 0 (at node 16)
	maximum = 0.0116737 (at node 20)
Injected packet length average = 2.07246
Accepted packet length average = 2.07246
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 12.6514 (4 samples)
	minimum = 6 (4 samples)
	maximum = 64 (4 samples)
Network latency average = 11.5023 (4 samples)
	minimum = 6 (4 samples)
	maximum = 63 (4 samples)
Flit latency average = 11.9072 (4 samples)
	minimum = 6 (4 samples)
	maximum = 61 (4 samples)
Fragmentation average = 0 (4 samples)
	minimum = 0 (4 samples)
	maximum = 0 (4 samples)
Injected packet rate average = 0.00301946 (4 samples)
	minimum = 0 (4 samples)
	maximum = 0.00988804 (4 samples)
Accepted packet rate average = 0.00301946 (4 samples)
	minimum = 0 (4 samples)
	maximum = 0.00988804 (4 samples)
Injected flit rate average = 0.00623472 (4 samples)
	minimum = 0 (4 samples)
	maximum = 0.0233101 (4 samples)
Accepted flit rate average = 0.00623472 (4 samples)
	minimum = 0 (4 samples)
	maximum = 0.0206592 (4 samples)
Injected packet size average = 2.06484 (4 samples)
Accepted packet size average = 2.06484 (4 samples)
Hops average = 1 (4 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 1 sec (1 sec)
gpgpu_simulation_rate = 110592 (inst/sec)
gpgpu_simulation_rate = 3719 (cycle/sec)
gpgpu_silicon_slowdown = 432105x
Processing kernel /benchrun/accelsim-sass/cuda10-transpose/sm6_gtx1080/input-repeat1-dimx32-dimy32/results/traces/kernel-5.traceg
-kernel name = _Z14transposeNaivePfS_ii
-kernel id = 5
-grid dim = (2,2,1)
-block dim = (16,16,1)
-shmem = 0
-nregs = 7
-binary version = 61
-cuda stream id = 0
-shmem base_addr = 0x00007f236b000000
-local mem base_addr = 0x00007f2369000000
-nvbit version = 1.5.5
-accelsim tracer version = 3
Header info loaded for kernel command : /benchrun/accelsim-sass/cuda10-transpose/sm6_gtx1080/input-repeat1-dimx32-dimy32/results/traces/kernel-5.traceg
launching kernel name: _Z14transposeNaivePfS_ii uid: 5
GPGPU-Sim uArch: Shader 16 bind to kernel 5 '_Z14transposeNaivePfS_ii'
thread block = 0,0,0
GPGPU-Sim uArch: Shader 17 bind to kernel 5 '_Z14transposeNaivePfS_ii'
thread block = 1,0,0
GPGPU-Sim uArch: Shader 18 bind to kernel 5 '_Z14transposeNaivePfS_ii'
thread block = 0,1,0
GPGPU-Sim uArch: Shader 19 bind to kernel 5 '_Z14transposeNaivePfS_ii'
thread block = 1,1,0
Destroy streams for kernel 5: size 0
kernel_name = _Z14transposeNaivePfS_ii 
kernel_launch_uid = 5 
gpu_sim_cycle = 831
gpu_sim_insn = 22528
gpu_ipc =      27.1095
gpu_tot_sim_cycle = 4550
gpu_tot_sim_insn = 133120
gpu_tot_ipc =      29.2571
gpu_tot_issued_cta = 20
gpu_occupancy = 11.1133% 
gpu_tot_occupancy = 12.0752% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 20
partiton_level_parallism =       0.7028
partiton_level_parallism_total  =       0.2497
partiton_level_parallism_util =       2.2375
partiton_level_parallism_util_total  =       2.1194
L2_BW  =      66.6111 GB/Sec
L2_BW_total  =      23.6648 GB/Sec
gpu_total_sim_rate=133120

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 2144
	L1I_total_cache_misses = 384
	L1I_total_cache_miss_rate = 0.1791
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 1760
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 384
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 336
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 2144

Total_core_cache_fail_stats:
ctas_completed 20, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 
distro:
20, 20, 20, 20, 20, 20, 20, 20, 
gpgpu_n_tot_thrd_icount = 135168
gpgpu_n_tot_w_icount = 4224
gpgpu_n_stall_shd_mem = 1172
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 320
gpgpu_n_mem_write_global = 768
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 5120
gpgpu_n_store_insn = 5120
gpgpu_n_shmem_insn = 4096
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 768
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:180	W0_Idle:24103	W0_Scoreboard:7805	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:4160
single_issue_nums: WS0:1782	WS1:1786	
dual_issue_nums: WS0:165	WS1:163	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 2560 {8:320,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 38912 {40:512,72:256,}
traffic_breakdown_coretomem[INST_ACC_R] = 384 {8:48,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 23040 {72:320,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 6144 {8:768,}
traffic_breakdown_memtocore[INST_ACC_R] = 6528 {136:48,}
maxmflatency = 290 
max_icnt2mem_latency = 15 
maxmrqlatency = 43 
max_icnt2sh_latency = 36 
averagemflatency = 166 
avg_icnt2mem_latency = 19 
avg_mrq_latency = 12 
avg_icnt2sh_latency = 12 
mrq_lat_table:48 	7 	8 	17 	37 	14 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	986 	102 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	449 	687 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	840 	151 	95 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	7 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       595       540         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:       812       812         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:       815       813         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:       816       815         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:       819       819         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:       822       820         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:       826       824         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:       827       826         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  4.500000  4.500000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:  4.500000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:  8.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:  8.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:  8.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:  8.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]:  8.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]:  8.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 131/19 = 6.894737
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        20        20         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        20        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 268
min_bank_accesses = 0!
chip skew: 40/32 = 1.25
number of total write accesses:
dram[0]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 128
min_bank_accesses = 0!
chip skew: 16/16 = 1.00
average mf latency per bank:
dram[0]:        381       381    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:        369       430    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:        432       429    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:        434       430    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:        433       434    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:        435       435    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[6]:        435       438    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[7]:        437       439    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        286       290         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:        263       289         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:        286       289         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:        286       290         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:        286       288         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:        286       289         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[6]:        285       289         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[7]:        286       289         0         0         0         0         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7785 n_nop=7723 n_act=4 n_pre=2 n_ref_event=0 n_req=18 n_rd=24 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.01439
n_activity=258 dram_eff=0.4341
bk0: 20a 7637i bk1: 20a 7618i bk2: 0a 7782i bk3: 0a 7785i bk4: 0a 7785i bk5: 0a 7785i bk6: 0a 7785i bk7: 0a 7785i bk8: 0a 7785i bk9: 0a 7785i bk10: 0a 7785i bk11: 0a 7785i bk12: 0a 7785i bk13: 0a 7785i bk14: 0a 7785i bk15: 0a 7786i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.777778
Row_Buffer_Locality_read = 0.600000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.707692
Bank_Level_Parallism_Col = 1.672222
Bank_Level_Parallism_Ready = 1.410714
write_to_read_ratio_blp_rw_average = 0.291667
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.014387 
total_CMD = 7785 
util_bw = 112 
Wasted_Col = 75 
Wasted_Row = 12 
Idle = 7586 

BW Util Bottlenecks: 
RCDc_limit = 42 
RCDWRc_limit = 0 
WTRc_limit = 37 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 37 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 7785 
n_nop = 7723 
Read = 24 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 18 
total_req = 56 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 56 
Row_Bus_Util =  0.000771 
CoL_Bus_Util = 0.007193 
Either_Row_CoL_Bus_Util = 0.007964 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.049069 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0490687
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7785 n_nop=7729 n_act=3 n_pre=1 n_ref_event=0 n_req=17 n_rd=20 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.01336
n_activity=226 dram_eff=0.4602
bk0: 20a 7644i bk1: 16a 7650i bk2: 0a 7783i bk3: 0a 7785i bk4: 0a 7785i bk5: 0a 7785i bk6: 0a 7785i bk7: 0a 7785i bk8: 0a 7785i bk9: 0a 7785i bk10: 0a 7785i bk11: 0a 7785i bk12: 0a 7785i bk13: 0a 7785i bk14: 0a 7785i bk15: 0a 7786i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.823529
Row_Buffer_Locality_read = 0.666667
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.678161
Bank_Level_Parallism_Col = 1.700000
Bank_Level_Parallism_Ready = 1.403846
write_to_read_ratio_blp_rw_average = 0.337500
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.013359 
total_CMD = 7785 
util_bw = 104 
Wasted_Col = 62 
Wasted_Row = 12 
Idle = 7607 

BW Util Bottlenecks: 
RCDc_limit = 30 
RCDWRc_limit = 0 
WTRc_limit = 36 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 36 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 7785 
n_nop = 7729 
Read = 20 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 3 
n_pre = 1 
n_ref = 0 
n_req = 17 
total_req = 52 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 52 
Row_Bus_Util =  0.000514 
CoL_Bus_Util = 0.006680 
Either_Row_CoL_Bus_Util = 0.007193 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.014900 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.0149004
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7785 n_nop=7735 n_act=2 n_pre=0 n_ref_event=0 n_req=16 n_rd=16 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.01233
n_activity=166 dram_eff=0.5783
bk0: 16a 7667i bk1: 16a 7648i bk2: 0a 7783i bk3: 0a 7785i bk4: 0a 7785i bk5: 0a 7785i bk6: 0a 7785i bk7: 0a 7785i bk8: 0a 7785i bk9: 0a 7785i bk10: 0a 7785i bk11: 0a 7785i bk12: 0a 7785i bk13: 0a 7785i bk14: 0a 7785i bk15: 0a 7786i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.868966
Bank_Level_Parallism_Col = 1.840278
Bank_Level_Parallism_Ready = 1.479167
write_to_read_ratio_blp_rw_average = 0.364583
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.012331 
total_CMD = 7785 
util_bw = 96 
Wasted_Col = 51 
Wasted_Row = 0 
Idle = 7638 

BW Util Bottlenecks: 
RCDc_limit = 18 
RCDWRc_limit = 0 
WTRc_limit = 37 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 37 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 7785 
n_nop = 7735 
Read = 16 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 16 
total_req = 48 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 48 
Row_Bus_Util =  0.000257 
CoL_Bus_Util = 0.006166 
Either_Row_CoL_Bus_Util = 0.006423 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.046500 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0464997
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7785 n_nop=7735 n_act=2 n_pre=0 n_ref_event=0 n_req=16 n_rd=16 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.01233
n_activity=165 dram_eff=0.5818
bk0: 16a 7666i bk1: 16a 7650i bk2: 0a 7783i bk3: 0a 7785i bk4: 0a 7785i bk5: 0a 7785i bk6: 0a 7785i bk7: 0a 7785i bk8: 0a 7785i bk9: 0a 7785i bk10: 0a 7785i bk11: 0a 7785i bk12: 0a 7785i bk13: 0a 7785i bk14: 0a 7785i bk15: 0a 7786i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.875000
Bank_Level_Parallism_Col = 1.846154
Bank_Level_Parallism_Ready = 1.479167
write_to_read_ratio_blp_rw_average = 0.374126
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.012331 
total_CMD = 7785 
util_bw = 96 
Wasted_Col = 50 
Wasted_Row = 0 
Idle = 7639 

BW Util Bottlenecks: 
RCDc_limit = 18 
RCDWRc_limit = 0 
WTRc_limit = 36 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 36 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 7785 
n_nop = 7735 
Read = 16 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 16 
total_req = 48 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 48 
Row_Bus_Util =  0.000257 
CoL_Bus_Util = 0.006166 
Either_Row_CoL_Bus_Util = 0.006423 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.047656 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0476558
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7785 n_nop=7735 n_act=2 n_pre=0 n_ref_event=0 n_req=16 n_rd=16 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.01233
n_activity=165 dram_eff=0.5818
bk0: 16a 7666i bk1: 16a 7649i bk2: 0a 7783i bk3: 0a 7785i bk4: 0a 7785i bk5: 0a 7785i bk6: 0a 7785i bk7: 0a 7785i bk8: 0a 7785i bk9: 0a 7785i bk10: 0a 7785i bk11: 0a 7785i bk12: 0a 7785i bk13: 0a 7785i bk14: 0a 7785i bk15: 0a 7786i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.881944
Bank_Level_Parallism_Col = 1.846154
Bank_Level_Parallism_Ready = 1.479167
write_to_read_ratio_blp_rw_average = 0.367133
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.012331 
total_CMD = 7785 
util_bw = 96 
Wasted_Col = 50 
Wasted_Row = 0 
Idle = 7639 

BW Util Bottlenecks: 
RCDc_limit = 18 
RCDWRc_limit = 0 
WTRc_limit = 36 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 36 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 7785 
n_nop = 7735 
Read = 16 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 16 
total_req = 48 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 48 
Row_Bus_Util =  0.000257 
CoL_Bus_Util = 0.006166 
Either_Row_CoL_Bus_Util = 0.006423 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.045729 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.045729
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7785 n_nop=7735 n_act=2 n_pre=0 n_ref_event=0 n_req=16 n_rd=16 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.01233
n_activity=166 dram_eff=0.5783
bk0: 16a 7667i bk1: 16a 7648i bk2: 0a 7783i bk3: 0a 7785i bk4: 0a 7785i bk5: 0a 7785i bk6: 0a 7785i bk7: 0a 7785i bk8: 0a 7785i bk9: 0a 7785i bk10: 0a 7785i bk11: 0a 7785i bk12: 0a 7785i bk13: 0a 7785i bk14: 0a 7785i bk15: 0a 7786i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.868966
Bank_Level_Parallism_Col = 1.840278
Bank_Level_Parallism_Ready = 1.479167
write_to_read_ratio_blp_rw_average = 0.364583
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.012331 
total_CMD = 7785 
util_bw = 96 
Wasted_Col = 51 
Wasted_Row = 0 
Idle = 7638 

BW Util Bottlenecks: 
RCDc_limit = 18 
RCDWRc_limit = 0 
WTRc_limit = 37 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 37 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 7785 
n_nop = 7735 
Read = 16 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 16 
total_req = 48 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 48 
Row_Bus_Util =  0.000257 
CoL_Bus_Util = 0.006166 
Either_Row_CoL_Bus_Util = 0.006423 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.045729 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.045729
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7785 n_nop=7735 n_act=2 n_pre=0 n_ref_event=0 n_req=16 n_rd=16 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.01233
n_activity=165 dram_eff=0.5818
bk0: 16a 7666i bk1: 16a 7650i bk2: 0a 7783i bk3: 0a 7785i bk4: 0a 7785i bk5: 0a 7785i bk6: 0a 7785i bk7: 0a 7785i bk8: 0a 7785i bk9: 0a 7785i bk10: 0a 7785i bk11: 0a 7785i bk12: 0a 7785i bk13: 0a 7785i bk14: 0a 7785i bk15: 0a 7786i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.875000
Bank_Level_Parallism_Col = 1.846154
Bank_Level_Parallism_Ready = 1.479167
write_to_read_ratio_blp_rw_average = 0.374126
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.012331 
total_CMD = 7785 
util_bw = 96 
Wasted_Col = 50 
Wasted_Row = 0 
Idle = 7639 

BW Util Bottlenecks: 
RCDc_limit = 18 
RCDWRc_limit = 0 
WTRc_limit = 36 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 36 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 7785 
n_nop = 7735 
Read = 16 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 16 
total_req = 48 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 48 
Row_Bus_Util =  0.000257 
CoL_Bus_Util = 0.006166 
Either_Row_CoL_Bus_Util = 0.006423 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.048683 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0486834
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7785 n_nop=7735 n_act=2 n_pre=0 n_ref_event=0 n_req=16 n_rd=16 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.01233
n_activity=165 dram_eff=0.5818
bk0: 16a 7666i bk1: 16a 7650i bk2: 0a 7783i bk3: 0a 7785i bk4: 0a 7785i bk5: 0a 7785i bk6: 0a 7785i bk7: 0a 7785i bk8: 0a 7785i bk9: 0a 7785i bk10: 0a 7785i bk11: 0a 7785i bk12: 0a 7785i bk13: 0a 7785i bk14: 0a 7785i bk15: 0a 7786i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.875000
Bank_Level_Parallism_Col = 1.846154
Bank_Level_Parallism_Ready = 1.479167
write_to_read_ratio_blp_rw_average = 0.374126
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.012331 
total_CMD = 7785 
util_bw = 96 
Wasted_Col = 50 
Wasted_Row = 0 
Idle = 7639 

BW Util Bottlenecks: 
RCDc_limit = 18 
RCDWRc_limit = 0 
WTRc_limit = 36 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 36 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 7785 
n_nop = 7735 
Read = 16 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 16 
total_req = 48 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 48 
Row_Bus_Util =  0.000257 
CoL_Bus_Util = 0.006166 
Either_Row_CoL_Bus_Util = 0.006423 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.046885 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.046885

========= L2 cache stats =========
L2_cache_bank[0]: Access = 88, Miss = 5, Miss_rate = 0.057, Pending_hits = 7, Reservation_fails = 0
L2_cache_bank[1]: Access = 88, Miss = 5, Miss_rate = 0.057, Pending_hits = 7, Reservation_fails = 0
L2_cache_bank[2]: Access = 76, Miss = 5, Miss_rate = 0.066, Pending_hits = 7, Reservation_fails = 0
L2_cache_bank[3]: Access = 68, Miss = 4, Miss_rate = 0.059, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[4]: Access = 68, Miss = 4, Miss_rate = 0.059, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[5]: Access = 68, Miss = 4, Miss_rate = 0.059, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[6]: Access = 68, Miss = 4, Miss_rate = 0.059, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[7]: Access = 68, Miss = 4, Miss_rate = 0.059, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[8]: Access = 68, Miss = 4, Miss_rate = 0.059, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[9]: Access = 68, Miss = 4, Miss_rate = 0.059, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[10]: Access = 68, Miss = 4, Miss_rate = 0.059, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[11]: Access = 68, Miss = 4, Miss_rate = 0.059, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[12]: Access = 68, Miss = 4, Miss_rate = 0.059, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[13]: Access = 68, Miss = 4, Miss_rate = 0.059, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[14]: Access = 68, Miss = 4, Miss_rate = 0.059, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[15]: Access = 68, Miss = 4, Miss_rate = 0.059, Pending_hits = 4, Reservation_fails = 0
L2_total_cache_accesses = 1136
L2_total_cache_misses = 67
L2_total_cache_miss_rate = 0.0590
L2_total_cache_pending_hits = 73
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 256
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 32
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 32
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 32
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 704
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 32
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 32
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 36
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 9
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 3
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 9
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 32
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 320
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 768
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 48
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.021
L2_cache_fill_port_util = 0.004

icnt_total_pkts_mem_to_simt=1968
icnt_total_pkts_simt_to_mem=2160
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 13.8996
	minimum = 6
	maximum = 64
Network latency average = 11.0731
	minimum = 6
	maximum = 63
Slowest packet = 110
Flit latency average = 11.804
	minimum = 6
	maximum = 61
Slowest flit = 202
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0054192
	minimum = 0 (at node 36)
	maximum = 0.017412 (at node 16)
Accepted packet rate average = 0.0054192
	minimum = 0 (at node 36)
	maximum = 0.017412 (at node 16)
Injected flit rate average = 0.00984615
	minimum = 0 (at node 36)
	maximum = 0.0326774 (at node 16)
Accepted flit rate average= 0.00984615
	minimum = 0 (at node 36)
	maximum = 0.0221825 (at node 16)
Injected packet length average = 1.8169
Accepted packet length average = 1.8169
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 12.901 (5 samples)
	minimum = 6 (5 samples)
	maximum = 64 (5 samples)
Network latency average = 11.4164 (5 samples)
	minimum = 6 (5 samples)
	maximum = 63 (5 samples)
Flit latency average = 11.8866 (5 samples)
	minimum = 6 (5 samples)
	maximum = 61 (5 samples)
Fragmentation average = 0 (5 samples)
	minimum = 0 (5 samples)
	maximum = 0 (5 samples)
Injected packet rate average = 0.00349941 (5 samples)
	minimum = 0 (5 samples)
	maximum = 0.0113928 (5 samples)
Accepted packet rate average = 0.00349941 (5 samples)
	minimum = 0 (5 samples)
	maximum = 0.0113928 (5 samples)
Injected flit rate average = 0.006957 (5 samples)
	minimum = 0 (5 samples)
	maximum = 0.0251836 (5 samples)
Accepted flit rate average = 0.006957 (5 samples)
	minimum = 0 (5 samples)
	maximum = 0.0209639 (5 samples)
Injected packet size average = 1.98805 (5 samples)
Accepted packet size average = 1.98805 (5 samples)
Hops average = 1 (5 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 1 sec (1 sec)
gpgpu_simulation_rate = 133120 (inst/sec)
gpgpu_simulation_rate = 4550 (cycle/sec)
gpgpu_silicon_slowdown = 353186x
Processing kernel /benchrun/accelsim-sass/cuda10-transpose/sm6_gtx1080/input-repeat1-dimx32-dimy32/results/traces/kernel-6.traceg
-kernel name = _Z14transposeNaivePfS_ii
-kernel id = 6
-grid dim = (2,2,1)
-block dim = (16,16,1)
-shmem = 0
-nregs = 7
-binary version = 61
-cuda stream id = 0
-shmem base_addr = 0x00007f236b000000
-local mem base_addr = 0x00007f2369000000
-nvbit version = 1.5.5
-accelsim tracer version = 3
Header info loaded for kernel command : /benchrun/accelsim-sass/cuda10-transpose/sm6_gtx1080/input-repeat1-dimx32-dimy32/results/traces/kernel-6.traceg
launching kernel name: _Z14transposeNaivePfS_ii uid: 6
GPGPU-Sim uArch: Shader 0 bind to kernel 6 '_Z14transposeNaivePfS_ii'
thread block = 0,0,0
GPGPU-Sim uArch: Shader 1 bind to kernel 6 '_Z14transposeNaivePfS_ii'
thread block = 1,0,0
GPGPU-Sim uArch: Shader 2 bind to kernel 6 '_Z14transposeNaivePfS_ii'
thread block = 0,1,0
GPGPU-Sim uArch: Shader 3 bind to kernel 6 '_Z14transposeNaivePfS_ii'
thread block = 1,1,0
Destroy streams for kernel 6: size 0
kernel_name = _Z14transposeNaivePfS_ii 
kernel_launch_uid = 6 
gpu_sim_cycle = 561
gpu_sim_insn = 22528
gpu_ipc =      40.1569
gpu_tot_sim_cycle = 5111
gpu_tot_sim_insn = 155648
gpu_tot_ipc =      30.4535
gpu_tot_issued_cta = 24
gpu_occupancy = 10.4541% 
gpu_tot_occupancy = 11.8964% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 20
partiton_level_parallism =       1.0267
partiton_level_parallism_total  =       0.3350
partiton_level_parallism_util =       2.4615
partiton_level_parallism_util_total  =       2.2234
L2_BW  =      97.3183 GB/Sec
L2_BW_total  =      31.7492 GB/Sec
gpu_total_sim_rate=155648

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 2496
	L1I_total_cache_misses = 384
	L1I_total_cache_miss_rate = 0.1538
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 2112
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 384
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 336
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 2496

Total_core_cache_fail_stats:
ctas_completed 24, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 
distro:
43, 43, 43, 43, 44, 43, 43, 43, 
gpgpu_n_tot_thrd_icount = 157696
gpgpu_n_tot_w_icount = 4928
gpgpu_n_stall_shd_mem = 1965
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 384
gpgpu_n_mem_write_global = 1280
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 6144
gpgpu_n_store_insn = 6144
gpgpu_n_shmem_insn = 4096
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 1280
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:181	W0_Idle:26632	W0_Scoreboard:9070	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:4864
single_issue_nums: WS0:2090	WS1:2096	
dual_issue_nums: WS0:187	WS1:184	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 3072 {8:384,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 59392 {40:1024,72:256,}
traffic_breakdown_coretomem[INST_ACC_R] = 384 {8:48,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 27648 {72:384,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 10240 {8:1280,}
traffic_breakdown_memtocore[INST_ACC_R] = 6528 {136:48,}
maxmflatency = 290 
max_icnt2mem_latency = 15 
maxmrqlatency = 43 
max_icnt2sh_latency = 36 
averagemflatency = 149 
avg_icnt2mem_latency = 12 
avg_mrq_latency = 12 
avg_icnt2sh_latency = 6 
mrq_lat_table:48 	7 	8 	17 	37 	14 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	1562 	102 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	526 	1186 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	1368 	179 	115 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	9 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       595       540         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:       812       812         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:       815       813         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:       816       815         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:       819       819         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:       822       820         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:       826       824         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:       827       826         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  4.500000  4.500000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:  4.500000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:  8.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:  8.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:  8.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:  8.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]:  8.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]:  8.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 131/19 = 6.894737
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        20        20         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        20        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 268
min_bank_accesses = 0!
chip skew: 40/32 = 1.25
number of total write accesses:
dram[0]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 128
min_bank_accesses = 0!
chip skew: 16/16 = 1.00
average mf latency per bank:
dram[0]:        561       562    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:        549       640    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:        643       638    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:        643       639    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:        641       643    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:        644       644    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[6]:        646       649    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[7]:        645       648    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        286       290         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:        263       289         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:        286       289         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:        286       290         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:        286       288         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:        286       289         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[6]:        285       289         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[7]:        286       289         0         0         0         0         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8745 n_nop=8683 n_act=4 n_pre=2 n_ref_event=0 n_req=18 n_rd=24 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.01281
n_activity=258 dram_eff=0.4341
bk0: 20a 8597i bk1: 20a 8578i bk2: 0a 8742i bk3: 0a 8745i bk4: 0a 8745i bk5: 0a 8745i bk6: 0a 8745i bk7: 0a 8745i bk8: 0a 8745i bk9: 0a 8745i bk10: 0a 8745i bk11: 0a 8745i bk12: 0a 8745i bk13: 0a 8745i bk14: 0a 8745i bk15: 0a 8746i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.777778
Row_Buffer_Locality_read = 0.600000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.707692
Bank_Level_Parallism_Col = 1.672222
Bank_Level_Parallism_Ready = 1.410714
write_to_read_ratio_blp_rw_average = 0.291667
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.012807 
total_CMD = 8745 
util_bw = 112 
Wasted_Col = 75 
Wasted_Row = 12 
Idle = 8546 

BW Util Bottlenecks: 
RCDc_limit = 42 
RCDWRc_limit = 0 
WTRc_limit = 37 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 37 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 8745 
n_nop = 8683 
Read = 24 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 18 
total_req = 56 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 56 
Row_Bus_Util =  0.000686 
CoL_Bus_Util = 0.006404 
Either_Row_CoL_Bus_Util = 0.007090 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.043682 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0436821
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8745 n_nop=8689 n_act=3 n_pre=1 n_ref_event=0 n_req=17 n_rd=20 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.01189
n_activity=226 dram_eff=0.4602
bk0: 20a 8604i bk1: 16a 8610i bk2: 0a 8743i bk3: 0a 8745i bk4: 0a 8745i bk5: 0a 8745i bk6: 0a 8745i bk7: 0a 8745i bk8: 0a 8745i bk9: 0a 8745i bk10: 0a 8745i bk11: 0a 8745i bk12: 0a 8745i bk13: 0a 8745i bk14: 0a 8745i bk15: 0a 8746i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.823529
Row_Buffer_Locality_read = 0.666667
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.678161
Bank_Level_Parallism_Col = 1.700000
Bank_Level_Parallism_Ready = 1.403846
write_to_read_ratio_blp_rw_average = 0.337500
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.011893 
total_CMD = 8745 
util_bw = 104 
Wasted_Col = 62 
Wasted_Row = 12 
Idle = 8567 

BW Util Bottlenecks: 
RCDc_limit = 30 
RCDWRc_limit = 0 
WTRc_limit = 36 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 36 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 8745 
n_nop = 8689 
Read = 20 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 3 
n_pre = 1 
n_ref = 0 
n_req = 17 
total_req = 52 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 52 
Row_Bus_Util =  0.000457 
CoL_Bus_Util = 0.005946 
Either_Row_CoL_Bus_Util = 0.006404 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.013265 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.0132647
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8745 n_nop=8695 n_act=2 n_pre=0 n_ref_event=0 n_req=16 n_rd=16 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.01098
n_activity=166 dram_eff=0.5783
bk0: 16a 8627i bk1: 16a 8608i bk2: 0a 8743i bk3: 0a 8745i bk4: 0a 8745i bk5: 0a 8745i bk6: 0a 8745i bk7: 0a 8745i bk8: 0a 8745i bk9: 0a 8745i bk10: 0a 8745i bk11: 0a 8745i bk12: 0a 8745i bk13: 0a 8745i bk14: 0a 8745i bk15: 0a 8746i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.868966
Bank_Level_Parallism_Col = 1.840278
Bank_Level_Parallism_Ready = 1.479167
write_to_read_ratio_blp_rw_average = 0.364583
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.010978 
total_CMD = 8745 
util_bw = 96 
Wasted_Col = 51 
Wasted_Row = 0 
Idle = 8598 

BW Util Bottlenecks: 
RCDc_limit = 18 
RCDWRc_limit = 0 
WTRc_limit = 37 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 37 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 8745 
n_nop = 8695 
Read = 16 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 16 
total_req = 48 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 48 
Row_Bus_Util =  0.000229 
CoL_Bus_Util = 0.005489 
Either_Row_CoL_Bus_Util = 0.005718 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.041395 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0413951
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8745 n_nop=8695 n_act=2 n_pre=0 n_ref_event=0 n_req=16 n_rd=16 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.01098
n_activity=165 dram_eff=0.5818
bk0: 16a 8626i bk1: 16a 8610i bk2: 0a 8743i bk3: 0a 8745i bk4: 0a 8745i bk5: 0a 8745i bk6: 0a 8745i bk7: 0a 8745i bk8: 0a 8745i bk9: 0a 8745i bk10: 0a 8745i bk11: 0a 8745i bk12: 0a 8745i bk13: 0a 8745i bk14: 0a 8745i bk15: 0a 8746i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.875000
Bank_Level_Parallism_Col = 1.846154
Bank_Level_Parallism_Ready = 1.479167
write_to_read_ratio_blp_rw_average = 0.374126
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.010978 
total_CMD = 8745 
util_bw = 96 
Wasted_Col = 50 
Wasted_Row = 0 
Idle = 8599 

BW Util Bottlenecks: 
RCDc_limit = 18 
RCDWRc_limit = 0 
WTRc_limit = 36 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 36 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 8745 
n_nop = 8695 
Read = 16 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 16 
total_req = 48 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 48 
Row_Bus_Util =  0.000229 
CoL_Bus_Util = 0.005489 
Either_Row_CoL_Bus_Util = 0.005718 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.042424 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0424242
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8745 n_nop=8695 n_act=2 n_pre=0 n_ref_event=0 n_req=16 n_rd=16 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.01098
n_activity=165 dram_eff=0.5818
bk0: 16a 8626i bk1: 16a 8609i bk2: 0a 8743i bk3: 0a 8745i bk4: 0a 8745i bk5: 0a 8745i bk6: 0a 8745i bk7: 0a 8745i bk8: 0a 8745i bk9: 0a 8745i bk10: 0a 8745i bk11: 0a 8745i bk12: 0a 8745i bk13: 0a 8745i bk14: 0a 8745i bk15: 0a 8746i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.881944
Bank_Level_Parallism_Col = 1.846154
Bank_Level_Parallism_Ready = 1.479167
write_to_read_ratio_blp_rw_average = 0.367133
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.010978 
total_CMD = 8745 
util_bw = 96 
Wasted_Col = 50 
Wasted_Row = 0 
Idle = 8599 

BW Util Bottlenecks: 
RCDc_limit = 18 
RCDWRc_limit = 0 
WTRc_limit = 36 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 36 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 8745 
n_nop = 8695 
Read = 16 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 16 
total_req = 48 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 48 
Row_Bus_Util =  0.000229 
CoL_Bus_Util = 0.005489 
Either_Row_CoL_Bus_Util = 0.005718 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.040709 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.040709
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8745 n_nop=8695 n_act=2 n_pre=0 n_ref_event=0 n_req=16 n_rd=16 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.01098
n_activity=166 dram_eff=0.5783
bk0: 16a 8627i bk1: 16a 8608i bk2: 0a 8743i bk3: 0a 8745i bk4: 0a 8745i bk5: 0a 8745i bk6: 0a 8745i bk7: 0a 8745i bk8: 0a 8745i bk9: 0a 8745i bk10: 0a 8745i bk11: 0a 8745i bk12: 0a 8745i bk13: 0a 8745i bk14: 0a 8745i bk15: 0a 8746i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.868966
Bank_Level_Parallism_Col = 1.840278
Bank_Level_Parallism_Ready = 1.479167
write_to_read_ratio_blp_rw_average = 0.364583
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.010978 
total_CMD = 8745 
util_bw = 96 
Wasted_Col = 51 
Wasted_Row = 0 
Idle = 8598 

BW Util Bottlenecks: 
RCDc_limit = 18 
RCDWRc_limit = 0 
WTRc_limit = 37 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 37 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 8745 
n_nop = 8695 
Read = 16 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 16 
total_req = 48 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 48 
Row_Bus_Util =  0.000229 
CoL_Bus_Util = 0.005489 
Either_Row_CoL_Bus_Util = 0.005718 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.040709 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.040709
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8745 n_nop=8695 n_act=2 n_pre=0 n_ref_event=0 n_req=16 n_rd=16 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.01098
n_activity=165 dram_eff=0.5818
bk0: 16a 8626i bk1: 16a 8610i bk2: 0a 8743i bk3: 0a 8745i bk4: 0a 8745i bk5: 0a 8745i bk6: 0a 8745i bk7: 0a 8745i bk8: 0a 8745i bk9: 0a 8745i bk10: 0a 8745i bk11: 0a 8745i bk12: 0a 8745i bk13: 0a 8745i bk14: 0a 8745i bk15: 0a 8746i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.875000
Bank_Level_Parallism_Col = 1.846154
Bank_Level_Parallism_Ready = 1.479167
write_to_read_ratio_blp_rw_average = 0.374126
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.010978 
total_CMD = 8745 
util_bw = 96 
Wasted_Col = 50 
Wasted_Row = 0 
Idle = 8599 

BW Util Bottlenecks: 
RCDc_limit = 18 
RCDWRc_limit = 0 
WTRc_limit = 36 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 36 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 8745 
n_nop = 8695 
Read = 16 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 16 
total_req = 48 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 48 
Row_Bus_Util =  0.000229 
CoL_Bus_Util = 0.005489 
Either_Row_CoL_Bus_Util = 0.005718 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.043339 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0433391
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8745 n_nop=8695 n_act=2 n_pre=0 n_ref_event=0 n_req=16 n_rd=16 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.01098
n_activity=165 dram_eff=0.5818
bk0: 16a 8626i bk1: 16a 8610i bk2: 0a 8743i bk3: 0a 8745i bk4: 0a 8745i bk5: 0a 8745i bk6: 0a 8745i bk7: 0a 8745i bk8: 0a 8745i bk9: 0a 8745i bk10: 0a 8745i bk11: 0a 8745i bk12: 0a 8745i bk13: 0a 8745i bk14: 0a 8745i bk15: 0a 8746i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.875000
Bank_Level_Parallism_Col = 1.846154
Bank_Level_Parallism_Ready = 1.479167
write_to_read_ratio_blp_rw_average = 0.374126
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.010978 
total_CMD = 8745 
util_bw = 96 
Wasted_Col = 50 
Wasted_Row = 0 
Idle = 8599 

BW Util Bottlenecks: 
RCDc_limit = 18 
RCDWRc_limit = 0 
WTRc_limit = 36 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 36 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 8745 
n_nop = 8695 
Read = 16 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 16 
total_req = 48 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 48 
Row_Bus_Util =  0.000229 
CoL_Bus_Util = 0.005489 
Either_Row_CoL_Bus_Util = 0.005718 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.041738 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0417381

========= L2 cache stats =========
L2_cache_bank[0]: Access = 124, Miss = 5, Miss_rate = 0.040, Pending_hits = 7, Reservation_fails = 0
L2_cache_bank[1]: Access = 124, Miss = 5, Miss_rate = 0.040, Pending_hits = 7, Reservation_fails = 0
L2_cache_bank[2]: Access = 112, Miss = 5, Miss_rate = 0.045, Pending_hits = 7, Reservation_fails = 0
L2_cache_bank[3]: Access = 104, Miss = 4, Miss_rate = 0.038, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[4]: Access = 104, Miss = 4, Miss_rate = 0.038, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[5]: Access = 104, Miss = 4, Miss_rate = 0.038, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[6]: Access = 104, Miss = 4, Miss_rate = 0.038, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[7]: Access = 104, Miss = 4, Miss_rate = 0.038, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[8]: Access = 104, Miss = 4, Miss_rate = 0.038, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[9]: Access = 104, Miss = 4, Miss_rate = 0.038, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[10]: Access = 104, Miss = 4, Miss_rate = 0.038, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[11]: Access = 104, Miss = 4, Miss_rate = 0.038, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[12]: Access = 104, Miss = 4, Miss_rate = 0.038, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[13]: Access = 104, Miss = 4, Miss_rate = 0.038, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[14]: Access = 104, Miss = 4, Miss_rate = 0.038, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[15]: Access = 104, Miss = 4, Miss_rate = 0.038, Pending_hits = 4, Reservation_fails = 0
L2_total_cache_accesses = 1712
L2_total_cache_misses = 67
L2_total_cache_miss_rate = 0.0391
L2_total_cache_pending_hits = 73
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 320
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 32
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 32
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 32
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1216
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 32
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 32
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 36
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 9
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 3
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 9
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 32
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 384
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 1280
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 48
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.027
L2_cache_fill_port_util = 0.003

icnt_total_pkts_mem_to_simt=2672
icnt_total_pkts_simt_to_mem=3248
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 14.219
	minimum = 6
	maximum = 64
Network latency average = 10.8805
	minimum = 6
	maximum = 63
Slowest packet = 110
Flit latency average = 11.6787
	minimum = 6
	maximum = 61
Slowest flit = 202
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00727041
	minimum = 0 (at node 36)
	maximum = 0.018898 (at node 0)
Accepted packet rate average = 0.00727041
	minimum = 0 (at node 36)
	maximum = 0.018898 (at node 0)
Injected flit rate average = 0.0125703
	minimum = 0 (at node 36)
	maximum = 0.0358849 (at node 0)
Accepted flit rate average= 0.0125703
	minimum = 0 (at node 36)
	maximum = 0.0265421 (at node 0)
Injected packet length average = 1.72897
Accepted packet length average = 1.72897
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 13.1207 (6 samples)
	minimum = 6 (6 samples)
	maximum = 64 (6 samples)
Network latency average = 11.3271 (6 samples)
	minimum = 6 (6 samples)
	maximum = 63 (6 samples)
Flit latency average = 11.8519 (6 samples)
	minimum = 6 (6 samples)
	maximum = 61 (6 samples)
Fragmentation average = 0 (6 samples)
	minimum = 0 (6 samples)
	maximum = 0 (6 samples)
Injected packet rate average = 0.00412791 (6 samples)
	minimum = 0 (6 samples)
	maximum = 0.0126437 (6 samples)
Accepted packet rate average = 0.00412791 (6 samples)
	minimum = 0 (6 samples)
	maximum = 0.0126437 (6 samples)
Injected flit rate average = 0.00789256 (6 samples)
	minimum = 0 (6 samples)
	maximum = 0.0269671 (6 samples)
Accepted flit rate average = 0.00789256 (6 samples)
	minimum = 0 (6 samples)
	maximum = 0.0218936 (6 samples)
Injected packet size average = 1.912 (6 samples)
Accepted packet size average = 1.912 (6 samples)
Hops average = 1 (6 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 1 sec (1 sec)
gpgpu_simulation_rate = 155648 (inst/sec)
gpgpu_simulation_rate = 5111 (cycle/sec)
gpgpu_silicon_slowdown = 314419x
Processing kernel /benchrun/accelsim-sass/cuda10-transpose/sm6_gtx1080/input-repeat1-dimx32-dimy32/results/traces/kernel-7.traceg
-kernel name = _Z18transposeCoalescedPfS_ii
-kernel id = 7
-grid dim = (2,2,1)
-block dim = (16,16,1)
-shmem = 1024
-nregs = 10
-binary version = 61
-cuda stream id = 0
-shmem base_addr = 0x00007f236b000000
-local mem base_addr = 0x00007f2369000000
-nvbit version = 1.5.5
-accelsim tracer version = 3
Header info loaded for kernel command : /benchrun/accelsim-sass/cuda10-transpose/sm6_gtx1080/input-repeat1-dimx32-dimy32/results/traces/kernel-7.traceg
launching kernel name: _Z18transposeCoalescedPfS_ii uid: 7
GPGPU-Sim uArch: Shader 4 bind to kernel 7 '_Z18transposeCoalescedPfS_ii'
thread block = 0,0,0
GPGPU-Sim uArch: Shader 5 bind to kernel 7 '_Z18transposeCoalescedPfS_ii'
thread block = 1,0,0
GPGPU-Sim uArch: Shader 6 bind to kernel 7 '_Z18transposeCoalescedPfS_ii'
thread block = 0,1,0
GPGPU-Sim uArch: Shader 7 bind to kernel 7 '_Z18transposeCoalescedPfS_ii'
thread block = 1,1,0
Destroy streams for kernel 7: size 0
kernel_name = _Z18transposeCoalescedPfS_ii 
kernel_launch_uid = 7 
gpu_sim_cycle = 516
gpu_sim_insn = 34816
gpu_ipc =      67.4729
gpu_tot_sim_cycle = 5627
gpu_tot_sim_insn = 190464
gpu_tot_ipc =      33.8482
gpu_tot_issued_cta = 28
gpu_occupancy = 12.0887% 
gpu_tot_occupancy = 11.9141% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 20
partiton_level_parallism =       0.2558
partiton_level_parallism_total  =       0.3277
partiton_level_parallism_util =       2.0625
partiton_level_parallism_util_total  =       2.2110
L2_BW  =      24.2471 GB/Sec
L2_BW_total  =      31.0613 GB/Sec
gpu_total_sim_rate=190464

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 3040
	L1I_total_cache_misses = 416
	L1I_total_cache_miss_rate = 0.1368
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 2624
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 416
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 364
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 3040

Total_core_cache_fail_stats:
ctas_completed 28, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 
distro:
43, 43, 43, 43, 44, 43, 43, 43, 
gpgpu_n_tot_thrd_icount = 192512
gpgpu_n_tot_w_icount = 6016
gpgpu_n_stall_shd_mem = 2275
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 448
gpgpu_n_mem_write_global = 1344
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 7168
gpgpu_n_store_insn = 7168
gpgpu_n_shmem_insn = 6144
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 224
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 1344
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:415	W0_Idle:28892	W0_Scoreboard:9662	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:5952
single_issue_nums: WS0:2562	WS1:2556	
dual_issue_nums: WS0:223	WS1:226	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 3584 {8:448,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 64000 {40:1024,72:320,}
traffic_breakdown_coretomem[INST_ACC_R] = 416 {8:52,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 32256 {72:448,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 10752 {8:1344,}
traffic_breakdown_memtocore[INST_ACC_R] = 7072 {136:52,}
maxmflatency = 290 
max_icnt2mem_latency = 15 
maxmrqlatency = 43 
max_icnt2sh_latency = 36 
averagemflatency = 148 
avg_icnt2mem_latency = 11 
avg_mrq_latency = 12 
avg_icnt2sh_latency = 6 
mrq_lat_table:48 	7 	8 	17 	37 	14 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	1690 	102 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	600 	1244 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	1443 	220 	127 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	11 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       595       540         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:       812       812         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:       815       813         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:       816       815         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:       819       819         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:       822       820         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:       826       824         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:       827       826         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  4.500000  4.500000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:  4.500000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:  8.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:  8.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:  8.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:  8.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]:  8.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]:  8.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 131/19 = 6.894737
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        20        20         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        20        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 268
min_bank_accesses = 0!
chip skew: 40/32 = 1.25
number of total write accesses:
dram[0]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 128
min_bank_accesses = 0!
chip skew: 16/16 = 1.00
average mf latency per bank:
dram[0]:        603       604    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:        588       685    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:        688       682    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:        689       685    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:        687       689    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:        690       691    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[6]:        692       695    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[7]:        692       696    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        286       290         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:        263       289         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:        286       289         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:        286       290         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:        286       288         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:        286       289         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[6]:        285       289         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[7]:        286       289         0         0         0         0         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9628 n_nop=9566 n_act=4 n_pre=2 n_ref_event=0 n_req=18 n_rd=24 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.01163
n_activity=258 dram_eff=0.4341
bk0: 20a 9480i bk1: 20a 9461i bk2: 0a 9625i bk3: 0a 9628i bk4: 0a 9628i bk5: 0a 9628i bk6: 0a 9628i bk7: 0a 9628i bk8: 0a 9628i bk9: 0a 9628i bk10: 0a 9628i bk11: 0a 9628i bk12: 0a 9628i bk13: 0a 9628i bk14: 0a 9628i bk15: 0a 9629i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.777778
Row_Buffer_Locality_read = 0.600000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.707692
Bank_Level_Parallism_Col = 1.672222
Bank_Level_Parallism_Ready = 1.410714
write_to_read_ratio_blp_rw_average = 0.291667
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.011633 
total_CMD = 9628 
util_bw = 112 
Wasted_Col = 75 
Wasted_Row = 12 
Idle = 9429 

BW Util Bottlenecks: 
RCDc_limit = 42 
RCDWRc_limit = 0 
WTRc_limit = 37 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 37 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 9628 
n_nop = 9566 
Read = 24 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 18 
total_req = 56 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 56 
Row_Bus_Util =  0.000623 
CoL_Bus_Util = 0.005816 
Either_Row_CoL_Bus_Util = 0.006440 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.039676 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0396759
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9628 n_nop=9572 n_act=3 n_pre=1 n_ref_event=0 n_req=17 n_rd=20 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.0108
n_activity=226 dram_eff=0.4602
bk0: 20a 9487i bk1: 16a 9493i bk2: 0a 9626i bk3: 0a 9628i bk4: 0a 9628i bk5: 0a 9628i bk6: 0a 9628i bk7: 0a 9628i bk8: 0a 9628i bk9: 0a 9628i bk10: 0a 9628i bk11: 0a 9628i bk12: 0a 9628i bk13: 0a 9628i bk14: 0a 9628i bk15: 0a 9629i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.823529
Row_Buffer_Locality_read = 0.666667
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.678161
Bank_Level_Parallism_Col = 1.700000
Bank_Level_Parallism_Ready = 1.403846
write_to_read_ratio_blp_rw_average = 0.337500
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.010802 
total_CMD = 9628 
util_bw = 104 
Wasted_Col = 62 
Wasted_Row = 12 
Idle = 9450 

BW Util Bottlenecks: 
RCDc_limit = 30 
RCDWRc_limit = 0 
WTRc_limit = 36 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 36 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 9628 
n_nop = 9572 
Read = 20 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 3 
n_pre = 1 
n_ref = 0 
n_req = 17 
total_req = 52 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 52 
Row_Bus_Util =  0.000415 
CoL_Bus_Util = 0.005401 
Either_Row_CoL_Bus_Util = 0.005816 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.012048 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.0120482
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9628 n_nop=9578 n_act=2 n_pre=0 n_ref_event=0 n_req=16 n_rd=16 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.009971
n_activity=166 dram_eff=0.5783
bk0: 16a 9510i bk1: 16a 9491i bk2: 0a 9626i bk3: 0a 9628i bk4: 0a 9628i bk5: 0a 9628i bk6: 0a 9628i bk7: 0a 9628i bk8: 0a 9628i bk9: 0a 9628i bk10: 0a 9628i bk11: 0a 9628i bk12: 0a 9628i bk13: 0a 9628i bk14: 0a 9628i bk15: 0a 9629i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.868966
Bank_Level_Parallism_Col = 1.840278
Bank_Level_Parallism_Ready = 1.479167
write_to_read_ratio_blp_rw_average = 0.364583
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.009971 
total_CMD = 9628 
util_bw = 96 
Wasted_Col = 51 
Wasted_Row = 0 
Idle = 9481 

BW Util Bottlenecks: 
RCDc_limit = 18 
RCDWRc_limit = 0 
WTRc_limit = 37 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 37 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 9628 
n_nop = 9578 
Read = 16 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 16 
total_req = 48 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 48 
Row_Bus_Util =  0.000208 
CoL_Bus_Util = 0.004985 
Either_Row_CoL_Bus_Util = 0.005193 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.037599 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0375987
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9628 n_nop=9578 n_act=2 n_pre=0 n_ref_event=0 n_req=16 n_rd=16 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.009971
n_activity=165 dram_eff=0.5818
bk0: 16a 9509i bk1: 16a 9493i bk2: 0a 9626i bk3: 0a 9628i bk4: 0a 9628i bk5: 0a 9628i bk6: 0a 9628i bk7: 0a 9628i bk8: 0a 9628i bk9: 0a 9628i bk10: 0a 9628i bk11: 0a 9628i bk12: 0a 9628i bk13: 0a 9628i bk14: 0a 9628i bk15: 0a 9629i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.875000
Bank_Level_Parallism_Col = 1.846154
Bank_Level_Parallism_Ready = 1.479167
write_to_read_ratio_blp_rw_average = 0.374126
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.009971 
total_CMD = 9628 
util_bw = 96 
Wasted_Col = 50 
Wasted_Row = 0 
Idle = 9482 

BW Util Bottlenecks: 
RCDc_limit = 18 
RCDWRc_limit = 0 
WTRc_limit = 36 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 36 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 9628 
n_nop = 9578 
Read = 16 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 16 
total_req = 48 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 48 
Row_Bus_Util =  0.000208 
CoL_Bus_Util = 0.004985 
Either_Row_CoL_Bus_Util = 0.005193 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.038533 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0385334
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9628 n_nop=9578 n_act=2 n_pre=0 n_ref_event=0 n_req=16 n_rd=16 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.009971
n_activity=165 dram_eff=0.5818
bk0: 16a 9509i bk1: 16a 9492i bk2: 0a 9626i bk3: 0a 9628i bk4: 0a 9628i bk5: 0a 9628i bk6: 0a 9628i bk7: 0a 9628i bk8: 0a 9628i bk9: 0a 9628i bk10: 0a 9628i bk11: 0a 9628i bk12: 0a 9628i bk13: 0a 9628i bk14: 0a 9628i bk15: 0a 9629i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.881944
Bank_Level_Parallism_Col = 1.846154
Bank_Level_Parallism_Ready = 1.479167
write_to_read_ratio_blp_rw_average = 0.367133
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.009971 
total_CMD = 9628 
util_bw = 96 
Wasted_Col = 50 
Wasted_Row = 0 
Idle = 9482 

BW Util Bottlenecks: 
RCDc_limit = 18 
RCDWRc_limit = 0 
WTRc_limit = 36 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 36 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 9628 
n_nop = 9578 
Read = 16 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 16 
total_req = 48 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 48 
Row_Bus_Util =  0.000208 
CoL_Bus_Util = 0.004985 
Either_Row_CoL_Bus_Util = 0.005193 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.036975 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0369755
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9628 n_nop=9578 n_act=2 n_pre=0 n_ref_event=0 n_req=16 n_rd=16 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.009971
n_activity=166 dram_eff=0.5783
bk0: 16a 9510i bk1: 16a 9491i bk2: 0a 9626i bk3: 0a 9628i bk4: 0a 9628i bk5: 0a 9628i bk6: 0a 9628i bk7: 0a 9628i bk8: 0a 9628i bk9: 0a 9628i bk10: 0a 9628i bk11: 0a 9628i bk12: 0a 9628i bk13: 0a 9628i bk14: 0a 9628i bk15: 0a 9629i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.868966
Bank_Level_Parallism_Col = 1.840278
Bank_Level_Parallism_Ready = 1.479167
write_to_read_ratio_blp_rw_average = 0.364583
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.009971 
total_CMD = 9628 
util_bw = 96 
Wasted_Col = 51 
Wasted_Row = 0 
Idle = 9481 

BW Util Bottlenecks: 
RCDc_limit = 18 
RCDWRc_limit = 0 
WTRc_limit = 37 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 37 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 9628 
n_nop = 9578 
Read = 16 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 16 
total_req = 48 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 48 
Row_Bus_Util =  0.000208 
CoL_Bus_Util = 0.004985 
Either_Row_CoL_Bus_Util = 0.005193 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.036975 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0369755
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9628 n_nop=9578 n_act=2 n_pre=0 n_ref_event=0 n_req=16 n_rd=16 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.009971
n_activity=165 dram_eff=0.5818
bk0: 16a 9509i bk1: 16a 9493i bk2: 0a 9626i bk3: 0a 9628i bk4: 0a 9628i bk5: 0a 9628i bk6: 0a 9628i bk7: 0a 9628i bk8: 0a 9628i bk9: 0a 9628i bk10: 0a 9628i bk11: 0a 9628i bk12: 0a 9628i bk13: 0a 9628i bk14: 0a 9628i bk15: 0a 9629i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.875000
Bank_Level_Parallism_Col = 1.846154
Bank_Level_Parallism_Ready = 1.479167
write_to_read_ratio_blp_rw_average = 0.374126
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.009971 
total_CMD = 9628 
util_bw = 96 
Wasted_Col = 50 
Wasted_Row = 0 
Idle = 9482 

BW Util Bottlenecks: 
RCDc_limit = 18 
RCDWRc_limit = 0 
WTRc_limit = 36 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 36 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 9628 
n_nop = 9578 
Read = 16 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 16 
total_req = 48 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 48 
Row_Bus_Util =  0.000208 
CoL_Bus_Util = 0.004985 
Either_Row_CoL_Bus_Util = 0.005193 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.039364 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0393644
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9628 n_nop=9578 n_act=2 n_pre=0 n_ref_event=0 n_req=16 n_rd=16 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.009971
n_activity=165 dram_eff=0.5818
bk0: 16a 9509i bk1: 16a 9493i bk2: 0a 9626i bk3: 0a 9628i bk4: 0a 9628i bk5: 0a 9628i bk6: 0a 9628i bk7: 0a 9628i bk8: 0a 9628i bk9: 0a 9628i bk10: 0a 9628i bk11: 0a 9628i bk12: 0a 9628i bk13: 0a 9628i bk14: 0a 9628i bk15: 0a 9629i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.875000
Bank_Level_Parallism_Col = 1.846154
Bank_Level_Parallism_Ready = 1.479167
write_to_read_ratio_blp_rw_average = 0.374126
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.009971 
total_CMD = 9628 
util_bw = 96 
Wasted_Col = 50 
Wasted_Row = 0 
Idle = 9482 

BW Util Bottlenecks: 
RCDc_limit = 18 
RCDWRc_limit = 0 
WTRc_limit = 36 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 36 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 9628 
n_nop = 9578 
Read = 16 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 16 
total_req = 48 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 48 
Row_Bus_Util =  0.000208 
CoL_Bus_Util = 0.004985 
Either_Row_CoL_Bus_Util = 0.005193 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.037910 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0379103

========= L2 cache stats =========
L2_cache_bank[0]: Access = 132, Miss = 5, Miss_rate = 0.038, Pending_hits = 7, Reservation_fails = 0
L2_cache_bank[1]: Access = 132, Miss = 5, Miss_rate = 0.038, Pending_hits = 7, Reservation_fails = 0
L2_cache_bank[2]: Access = 124, Miss = 5, Miss_rate = 0.040, Pending_hits = 7, Reservation_fails = 0
L2_cache_bank[3]: Access = 112, Miss = 4, Miss_rate = 0.036, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[4]: Access = 112, Miss = 4, Miss_rate = 0.036, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[5]: Access = 112, Miss = 4, Miss_rate = 0.036, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[6]: Access = 112, Miss = 4, Miss_rate = 0.036, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[7]: Access = 112, Miss = 4, Miss_rate = 0.036, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[8]: Access = 112, Miss = 4, Miss_rate = 0.036, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[9]: Access = 112, Miss = 4, Miss_rate = 0.036, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[10]: Access = 112, Miss = 4, Miss_rate = 0.036, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[11]: Access = 112, Miss = 4, Miss_rate = 0.036, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[12]: Access = 112, Miss = 4, Miss_rate = 0.036, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[13]: Access = 112, Miss = 4, Miss_rate = 0.036, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[14]: Access = 112, Miss = 4, Miss_rate = 0.036, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[15]: Access = 112, Miss = 4, Miss_rate = 0.036, Pending_hits = 4, Reservation_fails = 0
L2_total_cache_accesses = 1844
L2_total_cache_misses = 67
L2_total_cache_miss_rate = 0.0363
L2_total_cache_pending_hits = 73
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 384
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 32
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 32
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 32
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1280
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 32
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 32
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 40
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 9
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 3
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 9
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 32
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 448
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 1344
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 52
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.027
L2_cache_fill_port_util = 0.003

icnt_total_pkts_mem_to_simt=2948
icnt_total_pkts_simt_to_mem=3508
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 14.1575
	minimum = 6
	maximum = 64
Network latency average = 10.946
	minimum = 6
	maximum = 63
Slowest packet = 110
Flit latency average = 11.6806
	minimum = 6
	maximum = 61
Slowest flit = 202
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00711283
	minimum = 0 (at node 36)
	maximum = 0.0171649 (at node 0)
Accepted packet rate average = 0.00711283
	minimum = 0 (at node 36)
	maximum = 0.0171649 (at node 0)
Injected flit rate average = 0.0124513
	minimum = 0 (at node 36)
	maximum = 0.032594 (at node 0)
Accepted flit rate average= 0.0124513
	minimum = 0 (at node 36)
	maximum = 0.024108 (at node 0)
Injected packet length average = 1.75054
Accepted packet length average = 1.75054
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 13.2688 (7 samples)
	minimum = 6 (7 samples)
	maximum = 64 (7 samples)
Network latency average = 11.2727 (7 samples)
	minimum = 6 (7 samples)
	maximum = 63 (7 samples)
Flit latency average = 11.8275 (7 samples)
	minimum = 6 (7 samples)
	maximum = 61 (7 samples)
Fragmentation average = 0 (7 samples)
	minimum = 0 (7 samples)
	maximum = 0 (7 samples)
Injected packet rate average = 0.00455433 (7 samples)
	minimum = 0 (7 samples)
	maximum = 0.0132896 (7 samples)
Accepted packet rate average = 0.00455433 (7 samples)
	minimum = 0 (7 samples)
	maximum = 0.0132896 (7 samples)
Injected flit rate average = 0.00854381 (7 samples)
	minimum = 0 (7 samples)
	maximum = 0.027771 (7 samples)
Accepted flit rate average = 0.00854381 (7 samples)
	minimum = 0 (7 samples)
	maximum = 0.0222099 (7 samples)
Injected packet size average = 1.87598 (7 samples)
Accepted packet size average = 1.87598 (7 samples)
Hops average = 1 (7 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 1 sec (1 sec)
gpgpu_simulation_rate = 190464 (inst/sec)
gpgpu_simulation_rate = 5627 (cycle/sec)
gpgpu_silicon_slowdown = 285587x
Processing kernel /benchrun/accelsim-sass/cuda10-transpose/sm6_gtx1080/input-repeat1-dimx32-dimy32/results/traces/kernel-8.traceg
-kernel name = _Z18transposeCoalescedPfS_ii
-kernel id = 8
-grid dim = (2,2,1)
-block dim = (16,16,1)
-shmem = 1024
-nregs = 10
-binary version = 61
-cuda stream id = 0
-shmem base_addr = 0x00007f236b000000
-local mem base_addr = 0x00007f2369000000
-nvbit version = 1.5.5
-accelsim tracer version = 3
Header info loaded for kernel command : /benchrun/accelsim-sass/cuda10-transpose/sm6_gtx1080/input-repeat1-dimx32-dimy32/results/traces/kernel-8.traceg
launching kernel name: _Z18transposeCoalescedPfS_ii uid: 8
GPGPU-Sim uArch: Shader 8 bind to kernel 8 '_Z18transposeCoalescedPfS_ii'
thread block = 0,0,0
GPGPU-Sim uArch: Shader 9 bind to kernel 8 '_Z18transposeCoalescedPfS_ii'
thread block = 1,0,0
GPGPU-Sim uArch: Shader 10 bind to kernel 8 '_Z18transposeCoalescedPfS_ii'
thread block = 0,1,0
GPGPU-Sim uArch: Shader 11 bind to kernel 8 '_Z18transposeCoalescedPfS_ii'
thread block = 1,1,0
Destroy streams for kernel 8: size 0
kernel_name = _Z18transposeCoalescedPfS_ii 
kernel_launch_uid = 8 
gpu_sim_cycle = 530
gpu_sim_insn = 34816
gpu_ipc =      65.6906
gpu_tot_sim_cycle = 6157
gpu_tot_sim_insn = 225280
gpu_tot_ipc =      36.5892
gpu_tot_issued_cta = 32
gpu_occupancy = 12.0855% 
gpu_tot_occupancy = 11.9280% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 20
partiton_level_parallism =       0.2415
partiton_level_parallism_total  =       0.3203
partiton_level_parallism_util =       1.7534
partiton_level_parallism_util_total  =       2.1742
L2_BW  =      22.8912 GB/Sec
L2_BW_total  =      30.3580 GB/Sec
gpu_total_sim_rate=225280

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 3584
	L1I_total_cache_misses = 416
	L1I_total_cache_miss_rate = 0.1161
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 3168
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 416
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 364
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 3584

Total_core_cache_fail_stats:
ctas_completed 32, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 
distro:
43, 43, 43, 43, 44, 43, 43, 43, 
gpgpu_n_tot_thrd_icount = 227328
gpgpu_n_tot_w_icount = 7104
gpgpu_n_stall_shd_mem = 2583
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 512
gpgpu_n_mem_write_global = 1408
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 8192
gpgpu_n_store_insn = 8192
gpgpu_n_shmem_insn = 8192
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 448
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 1408
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:639	W0_Idle:30212	W0_Scoreboard:11037	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:7040
single_issue_nums: WS0:3028	WS1:3020	
dual_issue_nums: WS0:262	WS1:266	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 4096 {8:512,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 68608 {40:1024,72:384,}
traffic_breakdown_coretomem[INST_ACC_R] = 416 {8:52,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 36864 {72:512,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 11264 {8:1408,}
traffic_breakdown_memtocore[INST_ACC_R] = 7072 {136:52,}
maxmflatency = 290 
max_icnt2mem_latency = 15 
maxmrqlatency = 43 
max_icnt2sh_latency = 36 
averagemflatency = 147 
avg_icnt2mem_latency = 10 
avg_mrq_latency = 12 
avg_icnt2sh_latency = 6 
mrq_lat_table:48 	7 	8 	17 	37 	14 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	1818 	102 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	688 	1284 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	1525 	251 	142 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	13 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       595       540         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:       812       812         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:       815       813         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:       816       815         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:       819       819         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:       822       820         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:       826       824         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:       827       826         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  4.500000  4.500000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:  4.500000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:  8.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:  8.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:  8.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:  8.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]:  8.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]:  8.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 131/19 = 6.894737
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        20        20         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        20        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 268
min_bank_accesses = 0!
chip skew: 40/32 = 1.25
number of total write accesses:
dram[0]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 128
min_bank_accesses = 0!
chip skew: 16/16 = 1.00
average mf latency per bank:
dram[0]:        641       642    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:        627       730    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:        734       727    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:        734       731    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:        733       735    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:        737       737    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[6]:        738       742    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[7]:        737       741    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        286       290         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:        263       289         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:        286       289         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:        286       290         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:        286       288         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:        286       289         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[6]:        285       289         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[7]:        286       289         0         0         0         0         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=10535 n_nop=10473 n_act=4 n_pre=2 n_ref_event=0 n_req=18 n_rd=24 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.01063
n_activity=258 dram_eff=0.4341
bk0: 20a 10387i bk1: 20a 10368i bk2: 0a 10532i bk3: 0a 10535i bk4: 0a 10535i bk5: 0a 10535i bk6: 0a 10535i bk7: 0a 10535i bk8: 0a 10535i bk9: 0a 10535i bk10: 0a 10535i bk11: 0a 10535i bk12: 0a 10535i bk13: 0a 10535i bk14: 0a 10535i bk15: 0a 10536i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.777778
Row_Buffer_Locality_read = 0.600000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.707692
Bank_Level_Parallism_Col = 1.672222
Bank_Level_Parallism_Ready = 1.410714
write_to_read_ratio_blp_rw_average = 0.291667
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.010631 
total_CMD = 10535 
util_bw = 112 
Wasted_Col = 75 
Wasted_Row = 12 
Idle = 10336 

BW Util Bottlenecks: 
RCDc_limit = 42 
RCDWRc_limit = 0 
WTRc_limit = 37 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 37 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 10535 
n_nop = 10473 
Read = 24 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 18 
total_req = 56 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 56 
Row_Bus_Util =  0.000570 
CoL_Bus_Util = 0.005316 
Either_Row_CoL_Bus_Util = 0.005885 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.036260 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0362601
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=10535 n_nop=10479 n_act=3 n_pre=1 n_ref_event=0 n_req=17 n_rd=20 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.009872
n_activity=226 dram_eff=0.4602
bk0: 20a 10394i bk1: 16a 10400i bk2: 0a 10533i bk3: 0a 10535i bk4: 0a 10535i bk5: 0a 10535i bk6: 0a 10535i bk7: 0a 10535i bk8: 0a 10535i bk9: 0a 10535i bk10: 0a 10535i bk11: 0a 10535i bk12: 0a 10535i bk13: 0a 10535i bk14: 0a 10535i bk15: 0a 10536i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.823529
Row_Buffer_Locality_read = 0.666667
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.678161
Bank_Level_Parallism_Col = 1.700000
Bank_Level_Parallism_Ready = 1.403846
write_to_read_ratio_blp_rw_average = 0.337500
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.009872 
total_CMD = 10535 
util_bw = 104 
Wasted_Col = 62 
Wasted_Row = 12 
Idle = 10357 

BW Util Bottlenecks: 
RCDc_limit = 30 
RCDWRc_limit = 0 
WTRc_limit = 36 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 36 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 10535 
n_nop = 10479 
Read = 20 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 3 
n_pre = 1 
n_ref = 0 
n_req = 17 
total_req = 52 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 52 
Row_Bus_Util =  0.000380 
CoL_Bus_Util = 0.004936 
Either_Row_CoL_Bus_Util = 0.005316 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.011011 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.0110109
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=10535 n_nop=10485 n_act=2 n_pre=0 n_ref_event=0 n_req=16 n_rd=16 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.009112
n_activity=166 dram_eff=0.5783
bk0: 16a 10417i bk1: 16a 10398i bk2: 0a 10533i bk3: 0a 10535i bk4: 0a 10535i bk5: 0a 10535i bk6: 0a 10535i bk7: 0a 10535i bk8: 0a 10535i bk9: 0a 10535i bk10: 0a 10535i bk11: 0a 10535i bk12: 0a 10535i bk13: 0a 10535i bk14: 0a 10535i bk15: 0a 10536i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.868966
Bank_Level_Parallism_Col = 1.840278
Bank_Level_Parallism_Ready = 1.479167
write_to_read_ratio_blp_rw_average = 0.364583
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.009112 
total_CMD = 10535 
util_bw = 96 
Wasted_Col = 51 
Wasted_Row = 0 
Idle = 10388 

BW Util Bottlenecks: 
RCDc_limit = 18 
RCDWRc_limit = 0 
WTRc_limit = 37 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 37 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 10535 
n_nop = 10485 
Read = 16 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 16 
total_req = 48 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 48 
Row_Bus_Util =  0.000190 
CoL_Bus_Util = 0.004556 
Either_Row_CoL_Bus_Util = 0.004746 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.034362 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0343617
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=10535 n_nop=10485 n_act=2 n_pre=0 n_ref_event=0 n_req=16 n_rd=16 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.009112
n_activity=165 dram_eff=0.5818
bk0: 16a 10416i bk1: 16a 10400i bk2: 0a 10533i bk3: 0a 10535i bk4: 0a 10535i bk5: 0a 10535i bk6: 0a 10535i bk7: 0a 10535i bk8: 0a 10535i bk9: 0a 10535i bk10: 0a 10535i bk11: 0a 10535i bk12: 0a 10535i bk13: 0a 10535i bk14: 0a 10535i bk15: 0a 10536i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.875000
Bank_Level_Parallism_Col = 1.846154
Bank_Level_Parallism_Ready = 1.479167
write_to_read_ratio_blp_rw_average = 0.374126
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.009112 
total_CMD = 10535 
util_bw = 96 
Wasted_Col = 50 
Wasted_Row = 0 
Idle = 10389 

BW Util Bottlenecks: 
RCDc_limit = 18 
RCDWRc_limit = 0 
WTRc_limit = 36 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 36 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 10535 
n_nop = 10485 
Read = 16 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 16 
total_req = 48 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 48 
Row_Bus_Util =  0.000190 
CoL_Bus_Util = 0.004556 
Either_Row_CoL_Bus_Util = 0.004746 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.035216 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0352159
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=10535 n_nop=10485 n_act=2 n_pre=0 n_ref_event=0 n_req=16 n_rd=16 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.009112
n_activity=165 dram_eff=0.5818
bk0: 16a 10416i bk1: 16a 10399i bk2: 0a 10533i bk3: 0a 10535i bk4: 0a 10535i bk5: 0a 10535i bk6: 0a 10535i bk7: 0a 10535i bk8: 0a 10535i bk9: 0a 10535i bk10: 0a 10535i bk11: 0a 10535i bk12: 0a 10535i bk13: 0a 10535i bk14: 0a 10535i bk15: 0a 10536i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.881944
Bank_Level_Parallism_Col = 1.846154
Bank_Level_Parallism_Ready = 1.479167
write_to_read_ratio_blp_rw_average = 0.367133
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.009112 
total_CMD = 10535 
util_bw = 96 
Wasted_Col = 50 
Wasted_Row = 0 
Idle = 10389 

BW Util Bottlenecks: 
RCDc_limit = 18 
RCDWRc_limit = 0 
WTRc_limit = 36 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 36 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 10535 
n_nop = 10485 
Read = 16 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 16 
total_req = 48 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 48 
Row_Bus_Util =  0.000190 
CoL_Bus_Util = 0.004556 
Either_Row_CoL_Bus_Util = 0.004746 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.033792 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0337921
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=10535 n_nop=10485 n_act=2 n_pre=0 n_ref_event=0 n_req=16 n_rd=16 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.009112
n_activity=166 dram_eff=0.5783
bk0: 16a 10417i bk1: 16a 10398i bk2: 0a 10533i bk3: 0a 10535i bk4: 0a 10535i bk5: 0a 10535i bk6: 0a 10535i bk7: 0a 10535i bk8: 0a 10535i bk9: 0a 10535i bk10: 0a 10535i bk11: 0a 10535i bk12: 0a 10535i bk13: 0a 10535i bk14: 0a 10535i bk15: 0a 10536i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.868966
Bank_Level_Parallism_Col = 1.840278
Bank_Level_Parallism_Ready = 1.479167
write_to_read_ratio_blp_rw_average = 0.364583
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.009112 
total_CMD = 10535 
util_bw = 96 
Wasted_Col = 51 
Wasted_Row = 0 
Idle = 10388 

BW Util Bottlenecks: 
RCDc_limit = 18 
RCDWRc_limit = 0 
WTRc_limit = 37 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 37 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 10535 
n_nop = 10485 
Read = 16 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 16 
total_req = 48 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 48 
Row_Bus_Util =  0.000190 
CoL_Bus_Util = 0.004556 
Either_Row_CoL_Bus_Util = 0.004746 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.033792 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0337921
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=10535 n_nop=10485 n_act=2 n_pre=0 n_ref_event=0 n_req=16 n_rd=16 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.009112
n_activity=165 dram_eff=0.5818
bk0: 16a 10416i bk1: 16a 10400i bk2: 0a 10533i bk3: 0a 10535i bk4: 0a 10535i bk5: 0a 10535i bk6: 0a 10535i bk7: 0a 10535i bk8: 0a 10535i bk9: 0a 10535i bk10: 0a 10535i bk11: 0a 10535i bk12: 0a 10535i bk13: 0a 10535i bk14: 0a 10535i bk15: 0a 10536i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.875000
Bank_Level_Parallism_Col = 1.846154
Bank_Level_Parallism_Ready = 1.479167
write_to_read_ratio_blp_rw_average = 0.374126
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.009112 
total_CMD = 10535 
util_bw = 96 
Wasted_Col = 50 
Wasted_Row = 0 
Idle = 10389 

BW Util Bottlenecks: 
RCDc_limit = 18 
RCDWRc_limit = 0 
WTRc_limit = 36 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 36 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 10535 
n_nop = 10485 
Read = 16 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 16 
total_req = 48 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 48 
Row_Bus_Util =  0.000190 
CoL_Bus_Util = 0.004556 
Either_Row_CoL_Bus_Util = 0.004746 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.035975 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0359753
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=10535 n_nop=10485 n_act=2 n_pre=0 n_ref_event=0 n_req=16 n_rd=16 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.009112
n_activity=165 dram_eff=0.5818
bk0: 16a 10416i bk1: 16a 10400i bk2: 0a 10533i bk3: 0a 10535i bk4: 0a 10535i bk5: 0a 10535i bk6: 0a 10535i bk7: 0a 10535i bk8: 0a 10535i bk9: 0a 10535i bk10: 0a 10535i bk11: 0a 10535i bk12: 0a 10535i bk13: 0a 10535i bk14: 0a 10535i bk15: 0a 10536i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.875000
Bank_Level_Parallism_Col = 1.846154
Bank_Level_Parallism_Ready = 1.479167
write_to_read_ratio_blp_rw_average = 0.374126
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.009112 
total_CMD = 10535 
util_bw = 96 
Wasted_Col = 50 
Wasted_Row = 0 
Idle = 10389 

BW Util Bottlenecks: 
RCDc_limit = 18 
RCDWRc_limit = 0 
WTRc_limit = 36 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 36 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 10535 
n_nop = 10485 
Read = 16 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 16 
total_req = 48 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 48 
Row_Bus_Util =  0.000190 
CoL_Bus_Util = 0.004556 
Either_Row_CoL_Bus_Util = 0.004746 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.034646 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0346464

========= L2 cache stats =========
L2_cache_bank[0]: Access = 140, Miss = 5, Miss_rate = 0.036, Pending_hits = 7, Reservation_fails = 0
L2_cache_bank[1]: Access = 140, Miss = 5, Miss_rate = 0.036, Pending_hits = 7, Reservation_fails = 0
L2_cache_bank[2]: Access = 132, Miss = 5, Miss_rate = 0.038, Pending_hits = 7, Reservation_fails = 0
L2_cache_bank[3]: Access = 120, Miss = 4, Miss_rate = 0.033, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[4]: Access = 120, Miss = 4, Miss_rate = 0.033, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[5]: Access = 120, Miss = 4, Miss_rate = 0.033, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[6]: Access = 120, Miss = 4, Miss_rate = 0.033, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[7]: Access = 120, Miss = 4, Miss_rate = 0.033, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[8]: Access = 120, Miss = 4, Miss_rate = 0.033, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[9]: Access = 120, Miss = 4, Miss_rate = 0.033, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[10]: Access = 120, Miss = 4, Miss_rate = 0.033, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[11]: Access = 120, Miss = 4, Miss_rate = 0.033, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[12]: Access = 120, Miss = 4, Miss_rate = 0.033, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[13]: Access = 120, Miss = 4, Miss_rate = 0.033, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[14]: Access = 120, Miss = 4, Miss_rate = 0.033, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[15]: Access = 120, Miss = 4, Miss_rate = 0.033, Pending_hits = 4, Reservation_fails = 0
L2_total_cache_accesses = 1972
L2_total_cache_misses = 67
L2_total_cache_miss_rate = 0.0340
L2_total_cache_pending_hits = 73
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 448
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 32
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 32
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 32
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1344
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 32
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 32
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 40
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 9
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 3
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 9
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 32
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 512
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 1408
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 52
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.028
L2_cache_fill_port_util = 0.003

icnt_total_pkts_mem_to_simt=3204
icnt_total_pkts_simt_to_mem=3764
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 14.0261
	minimum = 6
	maximum = 64
Network latency average = 10.9572
	minimum = 6
	maximum = 63
Slowest packet = 110
Flit latency average = 11.682
	minimum = 6
	maximum = 61
Slowest flit = 202
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00695162
	minimum = 0 (at node 36)
	maximum = 0.015687 (at node 0)
Accepted packet rate average = 0.00695162
	minimum = 0 (at node 36)
	maximum = 0.015687 (at node 0)
Injected flit rate average = 0.0122817
	minimum = 0 (at node 36)
	maximum = 0.0297876 (at node 0)
Accepted flit rate average= 0.0122817
	minimum = 0 (at node 36)
	maximum = 0.0222085 (at node 20)
Injected packet length average = 1.76673
Accepted packet length average = 1.76673
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 13.3635 (8 samples)
	minimum = 6 (8 samples)
	maximum = 64 (8 samples)
Network latency average = 11.2332 (8 samples)
	minimum = 6 (8 samples)
	maximum = 63 (8 samples)
Flit latency average = 11.8093 (8 samples)
	minimum = 6 (8 samples)
	maximum = 61 (8 samples)
Fragmentation average = 0 (8 samples)
	minimum = 0 (8 samples)
	maximum = 0 (8 samples)
Injected packet rate average = 0.00485399 (8 samples)
	minimum = 0 (8 samples)
	maximum = 0.0135893 (8 samples)
Accepted packet rate average = 0.00485399 (8 samples)
	minimum = 0 (8 samples)
	maximum = 0.0135893 (8 samples)
Injected flit rate average = 0.00901104 (8 samples)
	minimum = 0 (8 samples)
	maximum = 0.0280231 (8 samples)
Accepted flit rate average = 0.00901104 (8 samples)
	minimum = 0 (8 samples)
	maximum = 0.0222098 (8 samples)
Injected packet size average = 1.85642 (8 samples)
Accepted packet size average = 1.85642 (8 samples)
Hops average = 1 (8 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 1 sec (1 sec)
gpgpu_simulation_rate = 225280 (inst/sec)
gpgpu_simulation_rate = 6157 (cycle/sec)
gpgpu_silicon_slowdown = 261003x
Processing kernel /benchrun/accelsim-sass/cuda10-transpose/sm6_gtx1080/input-repeat1-dimx32-dimy32/results/traces/kernel-9.traceg
-kernel name = _Z24transposeNoBankConflictsPfS_ii
-kernel id = 9
-grid dim = (2,2,1)
-block dim = (16,16,1)
-shmem = 1088
-nregs = 11
-binary version = 61
-cuda stream id = 0
-shmem base_addr = 0x00007f236b000000
-local mem base_addr = 0x00007f2369000000
-nvbit version = 1.5.5
-accelsim tracer version = 3
Header info loaded for kernel command : /benchrun/accelsim-sass/cuda10-transpose/sm6_gtx1080/input-repeat1-dimx32-dimy32/results/traces/kernel-9.traceg
launching kernel name: _Z24transposeNoBankConflictsPfS_ii uid: 9
GPGPU-Sim uArch: Shader 12 bind to kernel 9 '_Z24transposeNoBankConflictsPfS_ii'
thread block = 0,0,0
GPGPU-Sim uArch: Shader 13 bind to kernel 9 '_Z24transposeNoBankConflictsPfS_ii'
thread block = 1,0,0
GPGPU-Sim uArch: Shader 14 bind to kernel 9 '_Z24transposeNoBankConflictsPfS_ii'
thread block = 0,1,0
GPGPU-Sim uArch: Shader 15 bind to kernel 9 '_Z24transposeNoBankConflictsPfS_ii'
thread block = 1,1,0
Destroy streams for kernel 9: size 0
kernel_name = _Z24transposeNoBankConflictsPfS_ii 
kernel_launch_uid = 9 
gpu_sim_cycle = 470
gpu_sim_insn = 36864
gpu_ipc =      78.4340
gpu_tot_sim_cycle = 6627
gpu_tot_sim_insn = 262144
gpu_tot_ipc =      39.5570
gpu_tot_issued_cta = 36
gpu_occupancy = 12.0798% 
gpu_tot_occupancy = 11.9386% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 20
partiton_level_parallism =       0.2723
partiton_level_parallism_total  =       0.3169
partiton_level_parallism_util =       2.1695
partiton_level_parallism_util_total  =       2.1739
L2_BW  =      25.8135 GB/Sec
L2_BW_total  =      30.0357 GB/Sec
gpu_total_sim_rate=262144

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 4160
	L1I_total_cache_misses = 416
	L1I_total_cache_miss_rate = 0.1000
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 3744
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 416
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 364
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 4160

Total_core_cache_fail_stats:
ctas_completed 36, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 
distro:
43, 43, 43, 43, 44, 43, 43, 43, 
gpgpu_n_tot_thrd_icount = 264192
gpgpu_n_tot_w_icount = 8256
gpgpu_n_stall_shd_mem = 2748
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 576
gpgpu_n_mem_write_global = 1472
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 9216
gpgpu_n_store_insn = 9216
gpgpu_n_shmem_insn = 10240
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 512
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 1472
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:710	W0_Idle:31573	W0_Scoreboard:12150	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:8192
single_issue_nums: WS0:3530	WS1:3520	
dual_issue_nums: WS0:299	WS1:304	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 4608 {8:576,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 73216 {40:1024,72:448,}
traffic_breakdown_coretomem[INST_ACC_R] = 416 {8:52,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 41472 {72:576,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 11776 {8:1472,}
traffic_breakdown_memtocore[INST_ACC_R] = 7072 {136:52,}
maxmflatency = 290 
max_icnt2mem_latency = 15 
maxmrqlatency = 43 
max_icnt2sh_latency = 36 
averagemflatency = 147 
avg_icnt2mem_latency = 11 
avg_mrq_latency = 12 
avg_icnt2sh_latency = 6 
mrq_lat_table:48 	7 	8 	17 	37 	14 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	1946 	102 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	764 	1336 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	1607 	272 	167 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	14 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       595       540         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:       812       812         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:       815       813         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:       816       815         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:       819       819         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:       822       820         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:       826       824         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:       827       826         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  4.500000  4.500000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:  4.500000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:  8.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:  8.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:  8.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:  8.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]:  8.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]:  8.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 131/19 = 6.894737
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        20        20         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        20        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 268
min_bank_accesses = 0!
chip skew: 40/32 = 1.25
number of total write accesses:
dram[0]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 128
min_bank_accesses = 0!
chip skew: 16/16 = 1.00
average mf latency per bank:
dram[0]:        681       680    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:        665       775    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:        780       772    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:        781       776    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:        781       781    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:        783       784    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[6]:        786       790    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[7]:        783       787    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        286       290         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:        263       289         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:        286       289         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:        286       290         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:        286       288         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:        286       289         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[6]:        285       289         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[7]:        286       289         0         0         0         0         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=11339 n_nop=11277 n_act=4 n_pre=2 n_ref_event=0 n_req=18 n_rd=24 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.009877
n_activity=258 dram_eff=0.4341
bk0: 20a 11191i bk1: 20a 11172i bk2: 0a 11336i bk3: 0a 11339i bk4: 0a 11339i bk5: 0a 11339i bk6: 0a 11339i bk7: 0a 11339i bk8: 0a 11339i bk9: 0a 11339i bk10: 0a 11339i bk11: 0a 11339i bk12: 0a 11339i bk13: 0a 11339i bk14: 0a 11339i bk15: 0a 11340i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.777778
Row_Buffer_Locality_read = 0.600000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.707692
Bank_Level_Parallism_Col = 1.672222
Bank_Level_Parallism_Ready = 1.410714
write_to_read_ratio_blp_rw_average = 0.291667
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.009877 
total_CMD = 11339 
util_bw = 112 
Wasted_Col = 75 
Wasted_Row = 12 
Idle = 11140 

BW Util Bottlenecks: 
RCDc_limit = 42 
RCDWRc_limit = 0 
WTRc_limit = 37 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 37 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 11339 
n_nop = 11277 
Read = 24 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 18 
total_req = 56 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 56 
Row_Bus_Util =  0.000529 
CoL_Bus_Util = 0.004939 
Either_Row_CoL_Bus_Util = 0.005468 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.033689 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.033689
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=11339 n_nop=11283 n_act=3 n_pre=1 n_ref_event=0 n_req=17 n_rd=20 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.009172
n_activity=226 dram_eff=0.4602
bk0: 20a 11198i bk1: 16a 11204i bk2: 0a 11337i bk3: 0a 11339i bk4: 0a 11339i bk5: 0a 11339i bk6: 0a 11339i bk7: 0a 11339i bk8: 0a 11339i bk9: 0a 11339i bk10: 0a 11339i bk11: 0a 11339i bk12: 0a 11339i bk13: 0a 11339i bk14: 0a 11339i bk15: 0a 11340i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.823529
Row_Buffer_Locality_read = 0.666667
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.678161
Bank_Level_Parallism_Col = 1.700000
Bank_Level_Parallism_Ready = 1.403846
write_to_read_ratio_blp_rw_average = 0.337500
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.009172 
total_CMD = 11339 
util_bw = 104 
Wasted_Col = 62 
Wasted_Row = 12 
Idle = 11161 

BW Util Bottlenecks: 
RCDc_limit = 30 
RCDWRc_limit = 0 
WTRc_limit = 36 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 36 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 11339 
n_nop = 11283 
Read = 20 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 3 
n_pre = 1 
n_ref = 0 
n_req = 17 
total_req = 52 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 52 
Row_Bus_Util =  0.000353 
CoL_Bus_Util = 0.004586 
Either_Row_CoL_Bus_Util = 0.004939 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.010230 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.0102302
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=11339 n_nop=11289 n_act=2 n_pre=0 n_ref_event=0 n_req=16 n_rd=16 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.008466
n_activity=166 dram_eff=0.5783
bk0: 16a 11221i bk1: 16a 11202i bk2: 0a 11337i bk3: 0a 11339i bk4: 0a 11339i bk5: 0a 11339i bk6: 0a 11339i bk7: 0a 11339i bk8: 0a 11339i bk9: 0a 11339i bk10: 0a 11339i bk11: 0a 11339i bk12: 0a 11339i bk13: 0a 11339i bk14: 0a 11339i bk15: 0a 11340i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.868966
Bank_Level_Parallism_Col = 1.840278
Bank_Level_Parallism_Ready = 1.479167
write_to_read_ratio_blp_rw_average = 0.364583
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.008466 
total_CMD = 11339 
util_bw = 96 
Wasted_Col = 51 
Wasted_Row = 0 
Idle = 11192 

BW Util Bottlenecks: 
RCDc_limit = 18 
RCDWRc_limit = 0 
WTRc_limit = 37 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 37 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 11339 
n_nop = 11289 
Read = 16 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 16 
total_req = 48 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 48 
Row_Bus_Util =  0.000176 
CoL_Bus_Util = 0.004233 
Either_Row_CoL_Bus_Util = 0.004410 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.031925 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0319252
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=11339 n_nop=11289 n_act=2 n_pre=0 n_ref_event=0 n_req=16 n_rd=16 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.008466
n_activity=165 dram_eff=0.5818
bk0: 16a 11220i bk1: 16a 11204i bk2: 0a 11337i bk3: 0a 11339i bk4: 0a 11339i bk5: 0a 11339i bk6: 0a 11339i bk7: 0a 11339i bk8: 0a 11339i bk9: 0a 11339i bk10: 0a 11339i bk11: 0a 11339i bk12: 0a 11339i bk13: 0a 11339i bk14: 0a 11339i bk15: 0a 11340i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.875000
Bank_Level_Parallism_Col = 1.846154
Bank_Level_Parallism_Ready = 1.479167
write_to_read_ratio_blp_rw_average = 0.374126
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.008466 
total_CMD = 11339 
util_bw = 96 
Wasted_Col = 50 
Wasted_Row = 0 
Idle = 11193 

BW Util Bottlenecks: 
RCDc_limit = 18 
RCDWRc_limit = 0 
WTRc_limit = 36 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 36 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 11339 
n_nop = 11289 
Read = 16 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 16 
total_req = 48 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 48 
Row_Bus_Util =  0.000176 
CoL_Bus_Util = 0.004233 
Either_Row_CoL_Bus_Util = 0.004410 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.032719 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0327189
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=11339 n_nop=11289 n_act=2 n_pre=0 n_ref_event=0 n_req=16 n_rd=16 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.008466
n_activity=165 dram_eff=0.5818
bk0: 16a 11220i bk1: 16a 11203i bk2: 0a 11337i bk3: 0a 11339i bk4: 0a 11339i bk5: 0a 11339i bk6: 0a 11339i bk7: 0a 11339i bk8: 0a 11339i bk9: 0a 11339i bk10: 0a 11339i bk11: 0a 11339i bk12: 0a 11339i bk13: 0a 11339i bk14: 0a 11339i bk15: 0a 11340i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.881944
Bank_Level_Parallism_Col = 1.846154
Bank_Level_Parallism_Ready = 1.479167
write_to_read_ratio_blp_rw_average = 0.367133
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.008466 
total_CMD = 11339 
util_bw = 96 
Wasted_Col = 50 
Wasted_Row = 0 
Idle = 11193 

BW Util Bottlenecks: 
RCDc_limit = 18 
RCDWRc_limit = 0 
WTRc_limit = 36 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 36 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 11339 
n_nop = 11289 
Read = 16 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 16 
total_req = 48 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 48 
Row_Bus_Util =  0.000176 
CoL_Bus_Util = 0.004233 
Either_Row_CoL_Bus_Util = 0.004410 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.031396 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0313961
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=11339 n_nop=11289 n_act=2 n_pre=0 n_ref_event=0 n_req=16 n_rd=16 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.008466
n_activity=166 dram_eff=0.5783
bk0: 16a 11221i bk1: 16a 11202i bk2: 0a 11337i bk3: 0a 11339i bk4: 0a 11339i bk5: 0a 11339i bk6: 0a 11339i bk7: 0a 11339i bk8: 0a 11339i bk9: 0a 11339i bk10: 0a 11339i bk11: 0a 11339i bk12: 0a 11339i bk13: 0a 11339i bk14: 0a 11339i bk15: 0a 11340i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.868966
Bank_Level_Parallism_Col = 1.840278
Bank_Level_Parallism_Ready = 1.479167
write_to_read_ratio_blp_rw_average = 0.364583
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.008466 
total_CMD = 11339 
util_bw = 96 
Wasted_Col = 51 
Wasted_Row = 0 
Idle = 11192 

BW Util Bottlenecks: 
RCDc_limit = 18 
RCDWRc_limit = 0 
WTRc_limit = 37 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 37 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 11339 
n_nop = 11289 
Read = 16 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 16 
total_req = 48 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 48 
Row_Bus_Util =  0.000176 
CoL_Bus_Util = 0.004233 
Either_Row_CoL_Bus_Util = 0.004410 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.031396 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0313961
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=11339 n_nop=11289 n_act=2 n_pre=0 n_ref_event=0 n_req=16 n_rd=16 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.008466
n_activity=165 dram_eff=0.5818
bk0: 16a 11220i bk1: 16a 11204i bk2: 0a 11337i bk3: 0a 11339i bk4: 0a 11339i bk5: 0a 11339i bk6: 0a 11339i bk7: 0a 11339i bk8: 0a 11339i bk9: 0a 11339i bk10: 0a 11339i bk11: 0a 11339i bk12: 0a 11339i bk13: 0a 11339i bk14: 0a 11339i bk15: 0a 11340i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.875000
Bank_Level_Parallism_Col = 1.846154
Bank_Level_Parallism_Ready = 1.479167
write_to_read_ratio_blp_rw_average = 0.374126
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.008466 
total_CMD = 11339 
util_bw = 96 
Wasted_Col = 50 
Wasted_Row = 0 
Idle = 11193 

BW Util Bottlenecks: 
RCDc_limit = 18 
RCDWRc_limit = 0 
WTRc_limit = 36 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 36 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 11339 
n_nop = 11289 
Read = 16 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 16 
total_req = 48 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 48 
Row_Bus_Util =  0.000176 
CoL_Bus_Util = 0.004233 
Either_Row_CoL_Bus_Util = 0.004410 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.033424 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0334245
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=11339 n_nop=11289 n_act=2 n_pre=0 n_ref_event=0 n_req=16 n_rd=16 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.008466
n_activity=165 dram_eff=0.5818
bk0: 16a 11220i bk1: 16a 11204i bk2: 0a 11337i bk3: 0a 11339i bk4: 0a 11339i bk5: 0a 11339i bk6: 0a 11339i bk7: 0a 11339i bk8: 0a 11339i bk9: 0a 11339i bk10: 0a 11339i bk11: 0a 11339i bk12: 0a 11339i bk13: 0a 11339i bk14: 0a 11339i bk15: 0a 11340i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.875000
Bank_Level_Parallism_Col = 1.846154
Bank_Level_Parallism_Ready = 1.479167
write_to_read_ratio_blp_rw_average = 0.374126
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.008466 
total_CMD = 11339 
util_bw = 96 
Wasted_Col = 50 
Wasted_Row = 0 
Idle = 11193 

BW Util Bottlenecks: 
RCDc_limit = 18 
RCDWRc_limit = 0 
WTRc_limit = 36 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 36 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 11339 
n_nop = 11289 
Read = 16 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 16 
total_req = 48 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 48 
Row_Bus_Util =  0.000176 
CoL_Bus_Util = 0.004233 
Either_Row_CoL_Bus_Util = 0.004410 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.032190 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0321898

========= L2 cache stats =========
L2_cache_bank[0]: Access = 148, Miss = 5, Miss_rate = 0.034, Pending_hits = 7, Reservation_fails = 0
L2_cache_bank[1]: Access = 148, Miss = 5, Miss_rate = 0.034, Pending_hits = 7, Reservation_fails = 0
L2_cache_bank[2]: Access = 140, Miss = 5, Miss_rate = 0.036, Pending_hits = 7, Reservation_fails = 0
L2_cache_bank[3]: Access = 128, Miss = 4, Miss_rate = 0.031, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[4]: Access = 128, Miss = 4, Miss_rate = 0.031, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[5]: Access = 128, Miss = 4, Miss_rate = 0.031, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[6]: Access = 128, Miss = 4, Miss_rate = 0.031, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[7]: Access = 128, Miss = 4, Miss_rate = 0.031, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[8]: Access = 128, Miss = 4, Miss_rate = 0.031, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[9]: Access = 128, Miss = 4, Miss_rate = 0.031, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[10]: Access = 128, Miss = 4, Miss_rate = 0.031, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[11]: Access = 128, Miss = 4, Miss_rate = 0.031, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[12]: Access = 128, Miss = 4, Miss_rate = 0.031, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[13]: Access = 128, Miss = 4, Miss_rate = 0.031, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[14]: Access = 128, Miss = 4, Miss_rate = 0.031, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[15]: Access = 128, Miss = 4, Miss_rate = 0.031, Pending_hits = 4, Reservation_fails = 0
L2_total_cache_accesses = 2100
L2_total_cache_misses = 67
L2_total_cache_miss_rate = 0.0319
L2_total_cache_pending_hits = 73
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 512
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 32
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 32
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 32
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1408
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 32
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 32
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 40
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 9
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 3
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 9
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 32
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 576
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 1472
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 52
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.028
L2_cache_fill_port_util = 0.003

icnt_total_pkts_mem_to_simt=3460
icnt_total_pkts_simt_to_mem=4020
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 13.99
	minimum = 6
	maximum = 64
Network latency average = 11.0152
	minimum = 6
	maximum = 63
Slowest packet = 110
Flit latency average = 11.7496
	minimum = 6
	maximum = 61
Slowest flit = 202
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00687792
	minimum = 0 (at node 36)
	maximum = 0.0145746 (at node 0)
Accepted packet rate average = 0.00687792
	minimum = 0 (at node 36)
	maximum = 0.0145746 (at node 0)
Injected flit rate average = 0.0122492
	minimum = 0 (at node 36)
	maximum = 0.0276754 (at node 0)
Accepted flit rate average= 0.0122492
	minimum = 0 (at node 36)
	maximum = 0.0219438 (at node 20)
Injected packet length average = 1.78095
Accepted packet length average = 1.78095
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 13.4331 (9 samples)
	minimum = 6 (9 samples)
	maximum = 64 (9 samples)
Network latency average = 11.209 (9 samples)
	minimum = 6 (9 samples)
	maximum = 63 (9 samples)
Flit latency average = 11.8026 (9 samples)
	minimum = 6 (9 samples)
	maximum = 61 (9 samples)
Fragmentation average = 0 (9 samples)
	minimum = 0 (9 samples)
	maximum = 0 (9 samples)
Injected packet rate average = 0.00507887 (9 samples)
	minimum = 0 (9 samples)
	maximum = 0.0136987 (9 samples)
Accepted packet rate average = 0.00507887 (9 samples)
	minimum = 0 (9 samples)
	maximum = 0.0136987 (9 samples)
Injected flit rate average = 0.00937084 (9 samples)
	minimum = 0 (9 samples)
	maximum = 0.0279844 (9 samples)
Accepted flit rate average = 0.00937084 (9 samples)
	minimum = 0 (9 samples)
	maximum = 0.0221802 (9 samples)
Injected packet size average = 1.84506 (9 samples)
Accepted packet size average = 1.84506 (9 samples)
Hops average = 1 (9 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 1 sec (1 sec)
gpgpu_simulation_rate = 262144 (inst/sec)
gpgpu_simulation_rate = 6627 (cycle/sec)
gpgpu_silicon_slowdown = 242492x
Processing kernel /benchrun/accelsim-sass/cuda10-transpose/sm6_gtx1080/input-repeat1-dimx32-dimy32/results/traces/kernel-10.traceg
-kernel name = _Z24transposeNoBankConflictsPfS_ii
-kernel id = 10
-grid dim = (2,2,1)
-block dim = (16,16,1)
-shmem = 1088
-nregs = 11
-binary version = 61
-cuda stream id = 0
-shmem base_addr = 0x00007f236b000000
-local mem base_addr = 0x00007f2369000000
-nvbit version = 1.5.5
-accelsim tracer version = 3
Header info loaded for kernel command : /benchrun/accelsim-sass/cuda10-transpose/sm6_gtx1080/input-repeat1-dimx32-dimy32/results/traces/kernel-10.traceg
launching kernel name: _Z24transposeNoBankConflictsPfS_ii uid: 10
GPGPU-Sim uArch: Shader 16 bind to kernel 10 '_Z24transposeNoBankConflictsPfS_ii'
thread block = 0,0,0
GPGPU-Sim uArch: Shader 17 bind to kernel 10 '_Z24transposeNoBankConflictsPfS_ii'
thread block = 1,0,0
GPGPU-Sim uArch: Shader 18 bind to kernel 10 '_Z24transposeNoBankConflictsPfS_ii'
thread block = 0,1,0
GPGPU-Sim uArch: Shader 19 bind to kernel 10 '_Z24transposeNoBankConflictsPfS_ii'
thread block = 1,1,0
Destroy streams for kernel 10: size 0
kernel_name = _Z24transposeNoBankConflictsPfS_ii 
kernel_launch_uid = 10 
gpu_sim_cycle = 488
gpu_sim_insn = 36864
gpu_ipc =      75.5410
gpu_tot_sim_cycle = 7115
gpu_tot_sim_insn = 299008
gpu_tot_ipc =      42.0250
gpu_tot_issued_cta = 40
gpu_occupancy = 12.1010% 
gpu_tot_occupancy = 11.9497% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 20
partiton_level_parallism =       0.2705
partiton_level_parallism_total  =       0.3137
partiton_level_parallism_util =       1.9701
partiton_level_parallism_util_total  =       2.1607
L2_BW  =      25.6383 GB/Sec
L2_BW_total  =      29.7341 GB/Sec
gpu_total_sim_rate=299008

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 4736
	L1I_total_cache_misses = 448
	L1I_total_cache_miss_rate = 0.0946
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 4288
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 448
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 392
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 4736

Total_core_cache_fail_stats:
ctas_completed 40, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 
distro:
43, 43, 43, 43, 44, 43, 43, 43, 
gpgpu_n_tot_thrd_icount = 301056
gpgpu_n_tot_w_icount = 9408
gpgpu_n_stall_shd_mem = 2916
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 640
gpgpu_n_mem_write_global = 1536
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 10240
gpgpu_n_store_insn = 10240
gpgpu_n_shmem_insn = 12288
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 576
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 1536
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:788	W0_Idle:33432	W0_Scoreboard:12959	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:9344
single_issue_nums: WS0:4028	WS1:4022	
dual_issue_nums: WS0:338	WS1:341	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 5120 {8:640,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 77824 {40:1024,72:512,}
traffic_breakdown_coretomem[INST_ACC_R] = 448 {8:56,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 46080 {72:640,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 12288 {8:1536,}
traffic_breakdown_memtocore[INST_ACC_R] = 7616 {136:56,}
maxmflatency = 290 
max_icnt2mem_latency = 15 
maxmrqlatency = 43 
max_icnt2sh_latency = 36 
averagemflatency = 146 
avg_icnt2mem_latency = 10 
avg_mrq_latency = 12 
avg_icnt2sh_latency = 7 
mrq_lat_table:48 	7 	8 	17 	37 	14 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	2074 	102 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	842 	1390 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	1685 	296 	193 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	15 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       595       540         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:       812       812         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:       815       813         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:       816       815         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:       819       819         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:       822       820         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:       826       824         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:       827       826         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  4.500000  4.500000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:  4.500000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:  8.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:  8.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:  8.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:  8.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]:  8.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]:  8.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 131/19 = 6.894737
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        20        20         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        20        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 268
min_bank_accesses = 0!
chip skew: 40/32 = 1.25
number of total write accesses:
dram[0]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 128
min_bank_accesses = 0!
chip skew: 16/16 = 1.00
average mf latency per bank:
dram[0]:        720       719    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:        705       819    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:        826       819    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:        827       820    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:        827       827    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:        830       831    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[6]:        833       838    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[7]:        830       833    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        286       290         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:        263       289         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:        286       289         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:        286       290         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:        286       288         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:        286       289         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[6]:        285       289         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[7]:        286       289         0         0         0         0         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=12174 n_nop=12112 n_act=4 n_pre=2 n_ref_event=0 n_req=18 n_rd=24 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.0092
n_activity=258 dram_eff=0.4341
bk0: 20a 12026i bk1: 20a 12007i bk2: 0a 12171i bk3: 0a 12174i bk4: 0a 12174i bk5: 0a 12174i bk6: 0a 12174i bk7: 0a 12174i bk8: 0a 12174i bk9: 0a 12174i bk10: 0a 12174i bk11: 0a 12174i bk12: 0a 12174i bk13: 0a 12174i bk14: 0a 12174i bk15: 0a 12175i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.777778
Row_Buffer_Locality_read = 0.600000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.707692
Bank_Level_Parallism_Col = 1.672222
Bank_Level_Parallism_Ready = 1.410714
write_to_read_ratio_blp_rw_average = 0.291667
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.009200 
total_CMD = 12174 
util_bw = 112 
Wasted_Col = 75 
Wasted_Row = 12 
Idle = 11975 

BW Util Bottlenecks: 
RCDc_limit = 42 
RCDWRc_limit = 0 
WTRc_limit = 37 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 37 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 12174 
n_nop = 12112 
Read = 24 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 18 
total_req = 56 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 56 
Row_Bus_Util =  0.000493 
CoL_Bus_Util = 0.004600 
Either_Row_CoL_Bus_Util = 0.005093 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.031378 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0313783
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=12174 n_nop=12118 n_act=3 n_pre=1 n_ref_event=0 n_req=17 n_rd=20 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.008543
n_activity=226 dram_eff=0.4602
bk0: 20a 12033i bk1: 16a 12039i bk2: 0a 12172i bk3: 0a 12174i bk4: 0a 12174i bk5: 0a 12174i bk6: 0a 12174i bk7: 0a 12174i bk8: 0a 12174i bk9: 0a 12174i bk10: 0a 12174i bk11: 0a 12174i bk12: 0a 12174i bk13: 0a 12174i bk14: 0a 12174i bk15: 0a 12175i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.823529
Row_Buffer_Locality_read = 0.666667
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.678161
Bank_Level_Parallism_Col = 1.700000
Bank_Level_Parallism_Ready = 1.403846
write_to_read_ratio_blp_rw_average = 0.337500
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.008543 
total_CMD = 12174 
util_bw = 104 
Wasted_Col = 62 
Wasted_Row = 12 
Idle = 11996 

BW Util Bottlenecks: 
RCDc_limit = 30 
RCDWRc_limit = 0 
WTRc_limit = 36 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 36 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 12174 
n_nop = 12118 
Read = 20 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 3 
n_pre = 1 
n_ref = 0 
n_req = 17 
total_req = 52 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 52 
Row_Bus_Util =  0.000329 
CoL_Bus_Util = 0.004271 
Either_Row_CoL_Bus_Util = 0.004600 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.009529 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.0095285
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=12174 n_nop=12124 n_act=2 n_pre=0 n_ref_event=0 n_req=16 n_rd=16 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.007886
n_activity=166 dram_eff=0.5783
bk0: 16a 12056i bk1: 16a 12037i bk2: 0a 12172i bk3: 0a 12174i bk4: 0a 12174i bk5: 0a 12174i bk6: 0a 12174i bk7: 0a 12174i bk8: 0a 12174i bk9: 0a 12174i bk10: 0a 12174i bk11: 0a 12174i bk12: 0a 12174i bk13: 0a 12174i bk14: 0a 12174i bk15: 0a 12175i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.868966
Bank_Level_Parallism_Col = 1.840278
Bank_Level_Parallism_Ready = 1.479167
write_to_read_ratio_blp_rw_average = 0.364583
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.007886 
total_CMD = 12174 
util_bw = 96 
Wasted_Col = 51 
Wasted_Row = 0 
Idle = 12027 

BW Util Bottlenecks: 
RCDc_limit = 18 
RCDWRc_limit = 0 
WTRc_limit = 37 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 37 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 12174 
n_nop = 12124 
Read = 16 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 16 
total_req = 48 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 48 
Row_Bus_Util =  0.000164 
CoL_Bus_Util = 0.003943 
Either_Row_CoL_Bus_Util = 0.004107 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.029736 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0297355
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=12174 n_nop=12124 n_act=2 n_pre=0 n_ref_event=0 n_req=16 n_rd=16 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.007886
n_activity=165 dram_eff=0.5818
bk0: 16a 12055i bk1: 16a 12039i bk2: 0a 12172i bk3: 0a 12174i bk4: 0a 12174i bk5: 0a 12174i bk6: 0a 12174i bk7: 0a 12174i bk8: 0a 12174i bk9: 0a 12174i bk10: 0a 12174i bk11: 0a 12174i bk12: 0a 12174i bk13: 0a 12174i bk14: 0a 12174i bk15: 0a 12175i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.875000
Bank_Level_Parallism_Col = 1.846154
Bank_Level_Parallism_Ready = 1.479167
write_to_read_ratio_blp_rw_average = 0.374126
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.007886 
total_CMD = 12174 
util_bw = 96 
Wasted_Col = 50 
Wasted_Row = 0 
Idle = 12028 

BW Util Bottlenecks: 
RCDc_limit = 18 
RCDWRc_limit = 0 
WTRc_limit = 36 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 36 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 12174 
n_nop = 12124 
Read = 16 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 16 
total_req = 48 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 48 
Row_Bus_Util =  0.000164 
CoL_Bus_Util = 0.003943 
Either_Row_CoL_Bus_Util = 0.004107 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.030475 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0304748
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=12174 n_nop=12124 n_act=2 n_pre=0 n_ref_event=0 n_req=16 n_rd=16 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.007886
n_activity=165 dram_eff=0.5818
bk0: 16a 12055i bk1: 16a 12038i bk2: 0a 12172i bk3: 0a 12174i bk4: 0a 12174i bk5: 0a 12174i bk6: 0a 12174i bk7: 0a 12174i bk8: 0a 12174i bk9: 0a 12174i bk10: 0a 12174i bk11: 0a 12174i bk12: 0a 12174i bk13: 0a 12174i bk14: 0a 12174i bk15: 0a 12175i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.881944
Bank_Level_Parallism_Col = 1.846154
Bank_Level_Parallism_Ready = 1.479167
write_to_read_ratio_blp_rw_average = 0.367133
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.007886 
total_CMD = 12174 
util_bw = 96 
Wasted_Col = 50 
Wasted_Row = 0 
Idle = 12028 

BW Util Bottlenecks: 
RCDc_limit = 18 
RCDWRc_limit = 0 
WTRc_limit = 36 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 36 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 12174 
n_nop = 12124 
Read = 16 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 16 
total_req = 48 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 48 
Row_Bus_Util =  0.000164 
CoL_Bus_Util = 0.003943 
Either_Row_CoL_Bus_Util = 0.004107 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.029243 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0292426
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=12174 n_nop=12124 n_act=2 n_pre=0 n_ref_event=0 n_req=16 n_rd=16 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.007886
n_activity=166 dram_eff=0.5783
bk0: 16a 12056i bk1: 16a 12037i bk2: 0a 12172i bk3: 0a 12174i bk4: 0a 12174i bk5: 0a 12174i bk6: 0a 12174i bk7: 0a 12174i bk8: 0a 12174i bk9: 0a 12174i bk10: 0a 12174i bk11: 0a 12174i bk12: 0a 12174i bk13: 0a 12174i bk14: 0a 12174i bk15: 0a 12175i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.868966
Bank_Level_Parallism_Col = 1.840278
Bank_Level_Parallism_Ready = 1.479167
write_to_read_ratio_blp_rw_average = 0.364583
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.007886 
total_CMD = 12174 
util_bw = 96 
Wasted_Col = 51 
Wasted_Row = 0 
Idle = 12027 

BW Util Bottlenecks: 
RCDc_limit = 18 
RCDWRc_limit = 0 
WTRc_limit = 37 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 37 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 12174 
n_nop = 12124 
Read = 16 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 16 
total_req = 48 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 48 
Row_Bus_Util =  0.000164 
CoL_Bus_Util = 0.003943 
Either_Row_CoL_Bus_Util = 0.004107 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.029243 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0292426
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=12174 n_nop=12124 n_act=2 n_pre=0 n_ref_event=0 n_req=16 n_rd=16 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.007886
n_activity=165 dram_eff=0.5818
bk0: 16a 12055i bk1: 16a 12039i bk2: 0a 12172i bk3: 0a 12174i bk4: 0a 12174i bk5: 0a 12174i bk6: 0a 12174i bk7: 0a 12174i bk8: 0a 12174i bk9: 0a 12174i bk10: 0a 12174i bk11: 0a 12174i bk12: 0a 12174i bk13: 0a 12174i bk14: 0a 12174i bk15: 0a 12175i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.875000
Bank_Level_Parallism_Col = 1.846154
Bank_Level_Parallism_Ready = 1.479167
write_to_read_ratio_blp_rw_average = 0.374126
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.007886 
total_CMD = 12174 
util_bw = 96 
Wasted_Col = 50 
Wasted_Row = 0 
Idle = 12028 

BW Util Bottlenecks: 
RCDc_limit = 18 
RCDWRc_limit = 0 
WTRc_limit = 36 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 36 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 12174 
n_nop = 12124 
Read = 16 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 16 
total_req = 48 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 48 
Row_Bus_Util =  0.000164 
CoL_Bus_Util = 0.003943 
Either_Row_CoL_Bus_Util = 0.004107 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.031132 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0311319
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=12174 n_nop=12124 n_act=2 n_pre=0 n_ref_event=0 n_req=16 n_rd=16 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.007886
n_activity=165 dram_eff=0.5818
bk0: 16a 12055i bk1: 16a 12039i bk2: 0a 12172i bk3: 0a 12174i bk4: 0a 12174i bk5: 0a 12174i bk6: 0a 12174i bk7: 0a 12174i bk8: 0a 12174i bk9: 0a 12174i bk10: 0a 12174i bk11: 0a 12174i bk12: 0a 12174i bk13: 0a 12174i bk14: 0a 12174i bk15: 0a 12175i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.875000
Bank_Level_Parallism_Col = 1.846154
Bank_Level_Parallism_Ready = 1.479167
write_to_read_ratio_blp_rw_average = 0.374126
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.007886 
total_CMD = 12174 
util_bw = 96 
Wasted_Col = 50 
Wasted_Row = 0 
Idle = 12028 

BW Util Bottlenecks: 
RCDc_limit = 18 
RCDWRc_limit = 0 
WTRc_limit = 36 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 36 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 12174 
n_nop = 12124 
Read = 16 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 16 
total_req = 48 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 48 
Row_Bus_Util =  0.000164 
CoL_Bus_Util = 0.003943 
Either_Row_CoL_Bus_Util = 0.004107 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.029982 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0299819

========= L2 cache stats =========
L2_cache_bank[0]: Access = 156, Miss = 5, Miss_rate = 0.032, Pending_hits = 7, Reservation_fails = 0
L2_cache_bank[1]: Access = 156, Miss = 5, Miss_rate = 0.032, Pending_hits = 7, Reservation_fails = 0
L2_cache_bank[2]: Access = 152, Miss = 5, Miss_rate = 0.033, Pending_hits = 7, Reservation_fails = 0
L2_cache_bank[3]: Access = 136, Miss = 4, Miss_rate = 0.029, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[4]: Access = 136, Miss = 4, Miss_rate = 0.029, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[5]: Access = 136, Miss = 4, Miss_rate = 0.029, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[6]: Access = 136, Miss = 4, Miss_rate = 0.029, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[7]: Access = 136, Miss = 4, Miss_rate = 0.029, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[8]: Access = 136, Miss = 4, Miss_rate = 0.029, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[9]: Access = 136, Miss = 4, Miss_rate = 0.029, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[10]: Access = 136, Miss = 4, Miss_rate = 0.029, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[11]: Access = 136, Miss = 4, Miss_rate = 0.029, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[12]: Access = 136, Miss = 4, Miss_rate = 0.029, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[13]: Access = 136, Miss = 4, Miss_rate = 0.029, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[14]: Access = 136, Miss = 4, Miss_rate = 0.029, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[15]: Access = 136, Miss = 4, Miss_rate = 0.029, Pending_hits = 4, Reservation_fails = 0
L2_total_cache_accesses = 2232
L2_total_cache_misses = 67
L2_total_cache_miss_rate = 0.0300
L2_total_cache_pending_hits = 73
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 576
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 32
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 32
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 32
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1472
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 32
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 32
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 44
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 9
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 3
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 9
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 32
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 640
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 1536
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 56
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.029
L2_cache_fill_port_util = 0.002

icnt_total_pkts_mem_to_simt=3736
icnt_total_pkts_simt_to_mem=4280
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 13.9888
	minimum = 6
	maximum = 64
Network latency average = 11.1073
	minimum = 6
	maximum = 63
Slowest packet = 110
Flit latency average = 11.8908
	minimum = 6
	maximum = 61
Slowest flit = 202
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00680851
	minimum = 0 (at node 36)
	maximum = 0.0136506 (at node 16)
Accepted packet rate average = 0.00680851
	minimum = 0 (at node 36)
	maximum = 0.0136506 (at node 16)
Injected flit rate average = 0.012226
	minimum = 0 (at node 36)
	maximum = 0.0258522 (at node 16)
Accepted flit rate average= 0.012226
	minimum = 0 (at node 36)
	maximum = 0.0216579 (at node 20)
Injected packet length average = 1.7957
Accepted packet length average = 1.7957
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 13.4887 (10 samples)
	minimum = 6 (10 samples)
	maximum = 64 (10 samples)
Network latency average = 11.1988 (10 samples)
	minimum = 6 (10 samples)
	maximum = 63 (10 samples)
Flit latency average = 11.8115 (10 samples)
	minimum = 6 (10 samples)
	maximum = 61 (10 samples)
Fragmentation average = 0 (10 samples)
	minimum = 0 (10 samples)
	maximum = 0 (10 samples)
Injected packet rate average = 0.00525183 (10 samples)
	minimum = 0 (10 samples)
	maximum = 0.0136939 (10 samples)
Accepted packet rate average = 0.00525183 (10 samples)
	minimum = 0 (10 samples)
	maximum = 0.0136939 (10 samples)
Injected flit rate average = 0.00965636 (10 samples)
	minimum = 0 (10 samples)
	maximum = 0.0277712 (10 samples)
Accepted flit rate average = 0.00965636 (10 samples)
	minimum = 0 (10 samples)
	maximum = 0.022128 (10 samples)
Injected packet size average = 1.83866 (10 samples)
Accepted packet size average = 1.83866 (10 samples)
Hops average = 1 (10 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 1 sec (1 sec)
gpgpu_simulation_rate = 299008 (inst/sec)
gpgpu_simulation_rate = 7115 (cycle/sec)
gpgpu_silicon_slowdown = 225860x
Processing kernel /benchrun/accelsim-sass/cuda10-transpose/sm6_gtx1080/input-repeat1-dimx32-dimy32/results/traces/kernel-11.traceg
-kernel name = _Z22transposeCoarseGrainedPfS_ii
-kernel id = 11
-grid dim = (2,2,1)
-block dim = (16,16,1)
-shmem = 1088
-nregs = 10
-binary version = 61
-cuda stream id = 0
-shmem base_addr = 0x00007f236b000000
-local mem base_addr = 0x00007f2369000000
-nvbit version = 1.5.5
-accelsim tracer version = 3
Header info loaded for kernel command : /benchrun/accelsim-sass/cuda10-transpose/sm6_gtx1080/input-repeat1-dimx32-dimy32/results/traces/kernel-11.traceg
launching kernel name: _Z22transposeCoarseGrainedPfS_ii uid: 11
GPGPU-Sim uArch: Shader 0 bind to kernel 11 '_Z22transposeCoarseGrainedPfS_ii'
thread block = 0,0,0
GPGPU-Sim uArch: Shader 1 bind to kernel 11 '_Z22transposeCoarseGrainedPfS_ii'
thread block = 1,0,0
GPGPU-Sim uArch: Shader 2 bind to kernel 11 '_Z22transposeCoarseGrainedPfS_ii'
thread block = 0,1,0
GPGPU-Sim uArch: Shader 3 bind to kernel 11 '_Z22transposeCoarseGrainedPfS_ii'
thread block = 1,1,0
Destroy streams for kernel 11: size 0
kernel_name = _Z22transposeCoarseGrainedPfS_ii 
kernel_launch_uid = 11 
gpu_sim_cycle = 481
gpu_sim_insn = 33792
gpu_ipc =      70.2536
gpu_tot_sim_cycle = 7596
gpu_tot_sim_insn = 332800
gpu_tot_ipc =      43.8125
gpu_tot_issued_cta = 44
gpu_occupancy = 12.0748% 
gpu_tot_occupancy = 11.9576% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 20
partiton_level_parallism =       0.2744
partiton_level_parallism_total  =       0.3112
partiton_level_parallism_util =       2.3158
partiton_level_parallism_util_total  =       2.1688
L2_BW  =      26.0114 GB/Sec
L2_BW_total  =      29.4983 GB/Sec
gpu_total_sim_rate=166400

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 5280
	L1I_total_cache_misses = 478
	L1I_total_cache_miss_rate = 0.0905
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 4802
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 478
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 418
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 5280

Total_core_cache_fail_stats:
ctas_completed 44, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 
distro:
78, 77, 77, 77, 79, 78, 77, 78, 
gpgpu_n_tot_thrd_icount = 334848
gpgpu_n_tot_w_icount = 10464
gpgpu_n_stall_shd_mem = 3081
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 704
gpgpu_n_mem_write_global = 1600
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 11264
gpgpu_n_store_insn = 11264
gpgpu_n_shmem_insn = 14336
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 640
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 1600
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:850	W0_Idle:35286	W0_Scoreboard:13796	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:10400
single_issue_nums: WS0:4510	WS1:4506	
dual_issue_nums: WS0:361	WS1:363	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 5632 {8:704,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 82432 {40:1024,72:576,}
traffic_breakdown_coretomem[INST_ACC_R] = 480 {8:60,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 50688 {72:704,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 12800 {8:1600,}
traffic_breakdown_memtocore[INST_ACC_R] = 8160 {136:60,}
maxmflatency = 290 
max_icnt2mem_latency = 16 
maxmrqlatency = 43 
max_icnt2sh_latency = 36 
averagemflatency = 146 
avg_icnt2mem_latency = 10 
avg_mrq_latency = 12 
avg_icnt2sh_latency = 7 
mrq_lat_table:48 	7 	8 	17 	37 	14 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	2202 	102 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	924 	1438 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	1770 	319 	213 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	16 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       595       540         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:       812       812         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:       815       813         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:       816       815         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:       819       819         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:       822       820         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:       826       824         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:       827       826         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  4.500000  4.500000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:  4.500000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:  8.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:  8.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:  8.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:  8.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]:  8.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]:  8.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 131/19 = 6.894737
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        20        20         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        20        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 268
min_bank_accesses = 0!
chip skew: 40/32 = 1.25
number of total write accesses:
dram[0]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 128
min_bank_accesses = 0!
chip skew: 16/16 = 1.00
average mf latency per bank:
dram[0]:        758       758    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:        746       864    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:        874       864    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:        875       866    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:        873       874    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:        875       876    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[6]:        880       884    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[7]:        877       878    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        286       290         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:        263       289         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:        286       289         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:        286       290         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:        286       288         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:        286       289         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[6]:        285       289         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[7]:        286       289         0         0         0         0         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=12998 n_nop=12936 n_act=4 n_pre=2 n_ref_event=0 n_req=18 n_rd=24 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.008617
n_activity=258 dram_eff=0.4341
bk0: 20a 12850i bk1: 20a 12831i bk2: 0a 12995i bk3: 0a 12998i bk4: 0a 12998i bk5: 0a 12998i bk6: 0a 12998i bk7: 0a 12998i bk8: 0a 12998i bk9: 0a 12998i bk10: 0a 12998i bk11: 0a 12998i bk12: 0a 12998i bk13: 0a 12998i bk14: 0a 12998i bk15: 0a 12999i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.777778
Row_Buffer_Locality_read = 0.600000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.707692
Bank_Level_Parallism_Col = 1.672222
Bank_Level_Parallism_Ready = 1.410714
write_to_read_ratio_blp_rw_average = 0.291667
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.008617 
total_CMD = 12998 
util_bw = 112 
Wasted_Col = 75 
Wasted_Row = 12 
Idle = 12799 

BW Util Bottlenecks: 
RCDc_limit = 42 
RCDWRc_limit = 0 
WTRc_limit = 37 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 37 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 12998 
n_nop = 12936 
Read = 24 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 18 
total_req = 56 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 56 
Row_Bus_Util =  0.000462 
CoL_Bus_Util = 0.004308 
Either_Row_CoL_Bus_Util = 0.004770 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.029389 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0293891
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=12998 n_nop=12942 n_act=3 n_pre=1 n_ref_event=0 n_req=17 n_rd=20 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.008001
n_activity=226 dram_eff=0.4602
bk0: 20a 12857i bk1: 16a 12863i bk2: 0a 12996i bk3: 0a 12998i bk4: 0a 12998i bk5: 0a 12998i bk6: 0a 12998i bk7: 0a 12998i bk8: 0a 12998i bk9: 0a 12998i bk10: 0a 12998i bk11: 0a 12998i bk12: 0a 12998i bk13: 0a 12998i bk14: 0a 12998i bk15: 0a 12999i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.823529
Row_Buffer_Locality_read = 0.666667
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.678161
Bank_Level_Parallism_Col = 1.700000
Bank_Level_Parallism_Ready = 1.403846
write_to_read_ratio_blp_rw_average = 0.337500
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.008001 
total_CMD = 12998 
util_bw = 104 
Wasted_Col = 62 
Wasted_Row = 12 
Idle = 12820 

BW Util Bottlenecks: 
RCDc_limit = 30 
RCDWRc_limit = 0 
WTRc_limit = 36 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 36 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 12998 
n_nop = 12942 
Read = 20 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 3 
n_pre = 1 
n_ref = 0 
n_req = 17 
total_req = 52 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 52 
Row_Bus_Util =  0.000308 
CoL_Bus_Util = 0.004001 
Either_Row_CoL_Bus_Util = 0.004308 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.008924 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00892445
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=12998 n_nop=12948 n_act=2 n_pre=0 n_ref_event=0 n_req=16 n_rd=16 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.007386
n_activity=166 dram_eff=0.5783
bk0: 16a 12880i bk1: 16a 12861i bk2: 0a 12996i bk3: 0a 12998i bk4: 0a 12998i bk5: 0a 12998i bk6: 0a 12998i bk7: 0a 12998i bk8: 0a 12998i bk9: 0a 12998i bk10: 0a 12998i bk11: 0a 12998i bk12: 0a 12998i bk13: 0a 12998i bk14: 0a 12998i bk15: 0a 12999i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.868966
Bank_Level_Parallism_Col = 1.840278
Bank_Level_Parallism_Ready = 1.479167
write_to_read_ratio_blp_rw_average = 0.364583
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.007386 
total_CMD = 12998 
util_bw = 96 
Wasted_Col = 51 
Wasted_Row = 0 
Idle = 12851 

BW Util Bottlenecks: 
RCDc_limit = 18 
RCDWRc_limit = 0 
WTRc_limit = 37 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 37 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 12998 
n_nop = 12948 
Read = 16 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 16 
total_req = 48 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 48 
Row_Bus_Util =  0.000154 
CoL_Bus_Util = 0.003693 
Either_Row_CoL_Bus_Util = 0.003847 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.027850 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0278504
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=12998 n_nop=12948 n_act=2 n_pre=0 n_ref_event=0 n_req=16 n_rd=16 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.007386
n_activity=165 dram_eff=0.5818
bk0: 16a 12879i bk1: 16a 12863i bk2: 0a 12996i bk3: 0a 12998i bk4: 0a 12998i bk5: 0a 12998i bk6: 0a 12998i bk7: 0a 12998i bk8: 0a 12998i bk9: 0a 12998i bk10: 0a 12998i bk11: 0a 12998i bk12: 0a 12998i bk13: 0a 12998i bk14: 0a 12998i bk15: 0a 12999i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.875000
Bank_Level_Parallism_Col = 1.846154
Bank_Level_Parallism_Ready = 1.479167
write_to_read_ratio_blp_rw_average = 0.374126
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.007386 
total_CMD = 12998 
util_bw = 96 
Wasted_Col = 50 
Wasted_Row = 0 
Idle = 12852 

BW Util Bottlenecks: 
RCDc_limit = 18 
RCDWRc_limit = 0 
WTRc_limit = 36 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 36 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 12998 
n_nop = 12948 
Read = 16 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 16 
total_req = 48 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 48 
Row_Bus_Util =  0.000154 
CoL_Bus_Util = 0.003693 
Either_Row_CoL_Bus_Util = 0.003847 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.028543 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0285429
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=12998 n_nop=12948 n_act=2 n_pre=0 n_ref_event=0 n_req=16 n_rd=16 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.007386
n_activity=165 dram_eff=0.5818
bk0: 16a 12879i bk1: 16a 12862i bk2: 0a 12996i bk3: 0a 12998i bk4: 0a 12998i bk5: 0a 12998i bk6: 0a 12998i bk7: 0a 12998i bk8: 0a 12998i bk9: 0a 12998i bk10: 0a 12998i bk11: 0a 12998i bk12: 0a 12998i bk13: 0a 12998i bk14: 0a 12998i bk15: 0a 12999i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.881944
Bank_Level_Parallism_Col = 1.846154
Bank_Level_Parallism_Ready = 1.479167
write_to_read_ratio_blp_rw_average = 0.367133
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.007386 
total_CMD = 12998 
util_bw = 96 
Wasted_Col = 50 
Wasted_Row = 0 
Idle = 12852 

BW Util Bottlenecks: 
RCDc_limit = 18 
RCDWRc_limit = 0 
WTRc_limit = 36 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 36 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 12998 
n_nop = 12948 
Read = 16 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 16 
total_req = 48 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 48 
Row_Bus_Util =  0.000154 
CoL_Bus_Util = 0.003693 
Either_Row_CoL_Bus_Util = 0.003847 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.027389 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0273888
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=12998 n_nop=12948 n_act=2 n_pre=0 n_ref_event=0 n_req=16 n_rd=16 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.007386
n_activity=166 dram_eff=0.5783
bk0: 16a 12880i bk1: 16a 12861i bk2: 0a 12996i bk3: 0a 12998i bk4: 0a 12998i bk5: 0a 12998i bk6: 0a 12998i bk7: 0a 12998i bk8: 0a 12998i bk9: 0a 12998i bk10: 0a 12998i bk11: 0a 12998i bk12: 0a 12998i bk13: 0a 12998i bk14: 0a 12998i bk15: 0a 12999i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.868966
Bank_Level_Parallism_Col = 1.840278
Bank_Level_Parallism_Ready = 1.479167
write_to_read_ratio_blp_rw_average = 0.364583
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.007386 
total_CMD = 12998 
util_bw = 96 
Wasted_Col = 51 
Wasted_Row = 0 
Idle = 12851 

BW Util Bottlenecks: 
RCDc_limit = 18 
RCDWRc_limit = 0 
WTRc_limit = 37 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 37 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 12998 
n_nop = 12948 
Read = 16 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 16 
total_req = 48 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 48 
Row_Bus_Util =  0.000154 
CoL_Bus_Util = 0.003693 
Either_Row_CoL_Bus_Util = 0.003847 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.027389 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0273888
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=12998 n_nop=12948 n_act=2 n_pre=0 n_ref_event=0 n_req=16 n_rd=16 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.007386
n_activity=165 dram_eff=0.5818
bk0: 16a 12879i bk1: 16a 12863i bk2: 0a 12996i bk3: 0a 12998i bk4: 0a 12998i bk5: 0a 12998i bk6: 0a 12998i bk7: 0a 12998i bk8: 0a 12998i bk9: 0a 12998i bk10: 0a 12998i bk11: 0a 12998i bk12: 0a 12998i bk13: 0a 12998i bk14: 0a 12998i bk15: 0a 12999i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.875000
Bank_Level_Parallism_Col = 1.846154
Bank_Level_Parallism_Ready = 1.479167
write_to_read_ratio_blp_rw_average = 0.374126
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.007386 
total_CMD = 12998 
util_bw = 96 
Wasted_Col = 50 
Wasted_Row = 0 
Idle = 12852 

BW Util Bottlenecks: 
RCDc_limit = 18 
RCDWRc_limit = 0 
WTRc_limit = 36 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 36 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 12998 
n_nop = 12948 
Read = 16 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 16 
total_req = 48 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 48 
Row_Bus_Util =  0.000154 
CoL_Bus_Util = 0.003693 
Either_Row_CoL_Bus_Util = 0.003847 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.029158 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0291583
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=12998 n_nop=12948 n_act=2 n_pre=0 n_ref_event=0 n_req=16 n_rd=16 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.007386
n_activity=165 dram_eff=0.5818
bk0: 16a 12879i bk1: 16a 12863i bk2: 0a 12996i bk3: 0a 12998i bk4: 0a 12998i bk5: 0a 12998i bk6: 0a 12998i bk7: 0a 12998i bk8: 0a 12998i bk9: 0a 12998i bk10: 0a 12998i bk11: 0a 12998i bk12: 0a 12998i bk13: 0a 12998i bk14: 0a 12998i bk15: 0a 12999i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.875000
Bank_Level_Parallism_Col = 1.846154
Bank_Level_Parallism_Ready = 1.479167
write_to_read_ratio_blp_rw_average = 0.374126
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.007386 
total_CMD = 12998 
util_bw = 96 
Wasted_Col = 50 
Wasted_Row = 0 
Idle = 12852 

BW Util Bottlenecks: 
RCDc_limit = 18 
RCDWRc_limit = 0 
WTRc_limit = 36 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 36 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 12998 
n_nop = 12948 
Read = 16 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 16 
total_req = 48 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 48 
Row_Bus_Util =  0.000154 
CoL_Bus_Util = 0.003693 
Either_Row_CoL_Bus_Util = 0.003847 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.028081 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0280812

========= L2 cache stats =========
L2_cache_bank[0]: Access = 164, Miss = 5, Miss_rate = 0.030, Pending_hits = 7, Reservation_fails = 0
L2_cache_bank[1]: Access = 164, Miss = 5, Miss_rate = 0.030, Pending_hits = 7, Reservation_fails = 0
L2_cache_bank[2]: Access = 164, Miss = 5, Miss_rate = 0.030, Pending_hits = 7, Reservation_fails = 0
L2_cache_bank[3]: Access = 144, Miss = 4, Miss_rate = 0.028, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[4]: Access = 144, Miss = 4, Miss_rate = 0.028, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[5]: Access = 144, Miss = 4, Miss_rate = 0.028, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[6]: Access = 144, Miss = 4, Miss_rate = 0.028, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[7]: Access = 144, Miss = 4, Miss_rate = 0.028, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[8]: Access = 144, Miss = 4, Miss_rate = 0.028, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[9]: Access = 144, Miss = 4, Miss_rate = 0.028, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[10]: Access = 144, Miss = 4, Miss_rate = 0.028, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[11]: Access = 144, Miss = 4, Miss_rate = 0.028, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[12]: Access = 144, Miss = 4, Miss_rate = 0.028, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[13]: Access = 144, Miss = 4, Miss_rate = 0.028, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[14]: Access = 144, Miss = 4, Miss_rate = 0.028, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[15]: Access = 144, Miss = 4, Miss_rate = 0.028, Pending_hits = 4, Reservation_fails = 0
L2_total_cache_accesses = 2364
L2_total_cache_misses = 67
L2_total_cache_miss_rate = 0.0283
L2_total_cache_pending_hits = 73
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 640
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 32
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 32
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 32
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1536
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 32
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 32
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 48
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 9
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 3
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 9
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 32
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 704
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 1600
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 60
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.029
L2_cache_fill_port_util = 0.002

icnt_total_pkts_mem_to_simt=4012
icnt_total_pkts_simt_to_mem=4540
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 13.9412
	minimum = 6
	maximum = 64
Network latency average = 11.1411
	minimum = 6
	maximum = 63
Slowest packet = 110
Flit latency average = 11.9134
	minimum = 6
	maximum = 61
Slowest flit = 202
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00675477
	minimum = 0 (at node 36)
	maximum = 0.0150725 (at node 0)
Accepted packet rate average = 0.00675477
	minimum = 0 (at node 36)
	maximum = 0.0150725 (at node 0)
Injected flit rate average = 0.012218
	minimum = 0 (at node 36)
	maximum = 0.0287878 (at node 0)
Accepted flit rate average= 0.012218
	minimum = 0 (at node 36)
	maximum = 0.0227873 (at node 0)
Injected packet length average = 1.8088
Accepted packet length average = 1.8088
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 13.5298 (11 samples)
	minimum = 6 (11 samples)
	maximum = 64 (11 samples)
Network latency average = 11.1936 (11 samples)
	minimum = 6 (11 samples)
	maximum = 63 (11 samples)
Flit latency average = 11.8207 (11 samples)
	minimum = 6 (11 samples)
	maximum = 61 (11 samples)
Fragmentation average = 0 (11 samples)
	minimum = 0 (11 samples)
	maximum = 0 (11 samples)
Injected packet rate average = 0.00538846 (11 samples)
	minimum = 0 (11 samples)
	maximum = 0.0138193 (11 samples)
Accepted packet rate average = 0.00538846 (11 samples)
	minimum = 0 (11 samples)
	maximum = 0.0138193 (11 samples)
Injected flit rate average = 0.00988924 (11 samples)
	minimum = 0 (11 samples)
	maximum = 0.0278636 (11 samples)
Accepted flit rate average = 0.00988924 (11 samples)
	minimum = 0 (11 samples)
	maximum = 0.0221879 (11 samples)
Injected packet size average = 1.83526 (11 samples)
Accepted packet size average = 1.83526 (11 samples)
Hops average = 1 (11 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 2 sec (2 sec)
gpgpu_simulation_rate = 166400 (inst/sec)
gpgpu_simulation_rate = 3798 (cycle/sec)
gpgpu_silicon_slowdown = 423117x
Processing kernel /benchrun/accelsim-sass/cuda10-transpose/sm6_gtx1080/input-repeat1-dimx32-dimy32/results/traces/kernel-12.traceg
-kernel name = _Z22transposeCoarseGrainedPfS_ii
-kernel id = 12
-grid dim = (2,2,1)
-block dim = (16,16,1)
-shmem = 1088
-nregs = 10
-binary version = 61
-cuda stream id = 0
-shmem base_addr = 0x00007f236b000000
-local mem base_addr = 0x00007f2369000000
-nvbit version = 1.5.5
-accelsim tracer version = 3
Header info loaded for kernel command : /benchrun/accelsim-sass/cuda10-transpose/sm6_gtx1080/input-repeat1-dimx32-dimy32/results/traces/kernel-12.traceg
launching kernel name: _Z22transposeCoarseGrainedPfS_ii uid: 12
GPGPU-Sim uArch: Shader 4 bind to kernel 12 '_Z22transposeCoarseGrainedPfS_ii'
thread block = 0,0,0
GPGPU-Sim uArch: Shader 5 bind to kernel 12 '_Z22transposeCoarseGrainedPfS_ii'
thread block = 1,0,0
GPGPU-Sim uArch: Shader 6 bind to kernel 12 '_Z22transposeCoarseGrainedPfS_ii'
thread block = 0,1,0
GPGPU-Sim uArch: Shader 7 bind to kernel 12 '_Z22transposeCoarseGrainedPfS_ii'
thread block = 1,1,0
Destroy streams for kernel 12: size 0
kernel_name = _Z22transposeCoarseGrainedPfS_ii 
kernel_launch_uid = 12 
gpu_sim_cycle = 454
gpu_sim_insn = 33792
gpu_ipc =      74.4317
gpu_tot_sim_cycle = 8050
gpu_tot_sim_insn = 366592
gpu_tot_ipc =      45.5394
gpu_tot_issued_cta = 48
gpu_occupancy = 12.0583% 
gpu_tot_occupancy = 11.9632% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 20
partiton_level_parallism =       0.2819
partiton_level_parallism_total  =       0.3096
partiton_level_parallism_util =       2.0984
partiton_level_parallism_util_total  =       2.1651
L2_BW  =      26.7232 GB/Sec
L2_BW_total  =      29.3418 GB/Sec
gpu_total_sim_rate=183296

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 5824
	L1I_total_cache_misses = 478
	L1I_total_cache_miss_rate = 0.0821
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 5346
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 478
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 418
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 5824

Total_core_cache_fail_stats:
ctas_completed 48, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 
distro:
78, 77, 77, 77, 79, 78, 77, 78, 
gpgpu_n_tot_thrd_icount = 368640
gpgpu_n_tot_w_icount = 11520
gpgpu_n_stall_shd_mem = 3234
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 768
gpgpu_n_mem_write_global = 1664
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 12288
gpgpu_n_store_insn = 12288
gpgpu_n_shmem_insn = 16384
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 704
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 1664
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:908	W0_Idle:36577	W0_Scoreboard:14938	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:11456
single_issue_nums: WS0:5008	WS1:5018	
dual_issue_nums: WS0:376	WS1:371	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 6144 {8:768,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 87040 {40:1024,72:640,}
traffic_breakdown_coretomem[INST_ACC_R] = 480 {8:60,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 55296 {72:768,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 13312 {8:1664,}
traffic_breakdown_memtocore[INST_ACC_R] = 8160 {136:60,}
maxmflatency = 290 
max_icnt2mem_latency = 16 
maxmrqlatency = 43 
max_icnt2sh_latency = 36 
averagemflatency = 145 
avg_icnt2mem_latency = 10 
avg_mrq_latency = 12 
avg_icnt2sh_latency = 7 
mrq_lat_table:48 	7 	8 	17 	37 	14 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	2330 	102 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	1005 	1485 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	1850 	353 	227 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	17 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       595       540         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:       812       812         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:       815       813         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:       816       815         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:       819       819         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:       822       820         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:       826       824         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:       827       826         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  4.500000  4.500000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:  4.500000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:  8.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:  8.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:  8.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:  8.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]:  8.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]:  8.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 131/19 = 6.894737
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        20        20         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        20        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 268
min_bank_accesses = 0!
chip skew: 40/32 = 1.25
number of total write accesses:
dram[0]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 128
min_bank_accesses = 0!
chip skew: 16/16 = 1.00
average mf latency per bank:
dram[0]:        797       795    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:        784       909    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:        921       909    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:        921       912    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:        920       921    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:        920       922    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[6]:        926       931    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[7]:        923       924    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        286       290         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:        263       289         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:        286       289         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:        286       290         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:        286       288         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:        286       289         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[6]:        285       289         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[7]:        286       289         0         0         0         0         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=13774 n_nop=13712 n_act=4 n_pre=2 n_ref_event=0 n_req=18 n_rd=24 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.008131
n_activity=258 dram_eff=0.4341
bk0: 20a 13626i bk1: 20a 13607i bk2: 0a 13771i bk3: 0a 13774i bk4: 0a 13774i bk5: 0a 13774i bk6: 0a 13774i bk7: 0a 13774i bk8: 0a 13774i bk9: 0a 13774i bk10: 0a 13774i bk11: 0a 13774i bk12: 0a 13774i bk13: 0a 13774i bk14: 0a 13774i bk15: 0a 13775i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.777778
Row_Buffer_Locality_read = 0.600000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.707692
Bank_Level_Parallism_Col = 1.672222
Bank_Level_Parallism_Ready = 1.410714
write_to_read_ratio_blp_rw_average = 0.291667
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.008131 
total_CMD = 13774 
util_bw = 112 
Wasted_Col = 75 
Wasted_Row = 12 
Idle = 13575 

BW Util Bottlenecks: 
RCDc_limit = 42 
RCDWRc_limit = 0 
WTRc_limit = 37 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 37 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 13774 
n_nop = 13712 
Read = 24 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 18 
total_req = 56 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 56 
Row_Bus_Util =  0.000436 
CoL_Bus_Util = 0.004066 
Either_Row_CoL_Bus_Util = 0.004501 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.027733 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0277334
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=13774 n_nop=13718 n_act=3 n_pre=1 n_ref_event=0 n_req=17 n_rd=20 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.00755
n_activity=226 dram_eff=0.4602
bk0: 20a 13633i bk1: 16a 13639i bk2: 0a 13772i bk3: 0a 13774i bk4: 0a 13774i bk5: 0a 13774i bk6: 0a 13774i bk7: 0a 13774i bk8: 0a 13774i bk9: 0a 13774i bk10: 0a 13774i bk11: 0a 13774i bk12: 0a 13774i bk13: 0a 13774i bk14: 0a 13774i bk15: 0a 13775i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.823529
Row_Buffer_Locality_read = 0.666667
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.678161
Bank_Level_Parallism_Col = 1.700000
Bank_Level_Parallism_Ready = 1.403846
write_to_read_ratio_blp_rw_average = 0.337500
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.007550 
total_CMD = 13774 
util_bw = 104 
Wasted_Col = 62 
Wasted_Row = 12 
Idle = 13596 

BW Util Bottlenecks: 
RCDc_limit = 30 
RCDWRc_limit = 0 
WTRc_limit = 36 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 36 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 13774 
n_nop = 13718 
Read = 20 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 3 
n_pre = 1 
n_ref = 0 
n_req = 17 
total_req = 52 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 52 
Row_Bus_Util =  0.000290 
CoL_Bus_Util = 0.003775 
Either_Row_CoL_Bus_Util = 0.004066 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.008422 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00842166
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=13774 n_nop=13724 n_act=2 n_pre=0 n_ref_event=0 n_req=16 n_rd=16 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.00697
n_activity=166 dram_eff=0.5783
bk0: 16a 13656i bk1: 16a 13637i bk2: 0a 13772i bk3: 0a 13774i bk4: 0a 13774i bk5: 0a 13774i bk6: 0a 13774i bk7: 0a 13774i bk8: 0a 13774i bk9: 0a 13774i bk10: 0a 13774i bk11: 0a 13774i bk12: 0a 13774i bk13: 0a 13774i bk14: 0a 13774i bk15: 0a 13775i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.868966
Bank_Level_Parallism_Col = 1.840278
Bank_Level_Parallism_Ready = 1.479167
write_to_read_ratio_blp_rw_average = 0.364583
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.006970 
total_CMD = 13774 
util_bw = 96 
Wasted_Col = 51 
Wasted_Row = 0 
Idle = 13627 

BW Util Bottlenecks: 
RCDc_limit = 18 
RCDWRc_limit = 0 
WTRc_limit = 37 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 37 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 13774 
n_nop = 13724 
Read = 16 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 16 
total_req = 48 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 48 
Row_Bus_Util =  0.000145 
CoL_Bus_Util = 0.003485 
Either_Row_CoL_Bus_Util = 0.003630 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.026281 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0262814
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=13774 n_nop=13724 n_act=2 n_pre=0 n_ref_event=0 n_req=16 n_rd=16 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.00697
n_activity=165 dram_eff=0.5818
bk0: 16a 13655i bk1: 16a 13639i bk2: 0a 13772i bk3: 0a 13774i bk4: 0a 13774i bk5: 0a 13774i bk6: 0a 13774i bk7: 0a 13774i bk8: 0a 13774i bk9: 0a 13774i bk10: 0a 13774i bk11: 0a 13774i bk12: 0a 13774i bk13: 0a 13774i bk14: 0a 13774i bk15: 0a 13775i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.875000
Bank_Level_Parallism_Col = 1.846154
Bank_Level_Parallism_Ready = 1.479167
write_to_read_ratio_blp_rw_average = 0.374126
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.006970 
total_CMD = 13774 
util_bw = 96 
Wasted_Col = 50 
Wasted_Row = 0 
Idle = 13628 

BW Util Bottlenecks: 
RCDc_limit = 18 
RCDWRc_limit = 0 
WTRc_limit = 36 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 36 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 13774 
n_nop = 13724 
Read = 16 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 16 
total_req = 48 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 48 
Row_Bus_Util =  0.000145 
CoL_Bus_Util = 0.003485 
Either_Row_CoL_Bus_Util = 0.003630 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.026935 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0269348
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=13774 n_nop=13724 n_act=2 n_pre=0 n_ref_event=0 n_req=16 n_rd=16 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.00697
n_activity=165 dram_eff=0.5818
bk0: 16a 13655i bk1: 16a 13638i bk2: 0a 13772i bk3: 0a 13774i bk4: 0a 13774i bk5: 0a 13774i bk6: 0a 13774i bk7: 0a 13774i bk8: 0a 13774i bk9: 0a 13774i bk10: 0a 13774i bk11: 0a 13774i bk12: 0a 13774i bk13: 0a 13774i bk14: 0a 13774i bk15: 0a 13775i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.881944
Bank_Level_Parallism_Col = 1.846154
Bank_Level_Parallism_Ready = 1.479167
write_to_read_ratio_blp_rw_average = 0.367133
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.006970 
total_CMD = 13774 
util_bw = 96 
Wasted_Col = 50 
Wasted_Row = 0 
Idle = 13628 

BW Util Bottlenecks: 
RCDc_limit = 18 
RCDWRc_limit = 0 
WTRc_limit = 36 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 36 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 13774 
n_nop = 13724 
Read = 16 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 16 
total_req = 48 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 48 
Row_Bus_Util =  0.000145 
CoL_Bus_Util = 0.003485 
Either_Row_CoL_Bus_Util = 0.003630 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.025846 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0258458
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=13774 n_nop=13724 n_act=2 n_pre=0 n_ref_event=0 n_req=16 n_rd=16 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.00697
n_activity=166 dram_eff=0.5783
bk0: 16a 13656i bk1: 16a 13637i bk2: 0a 13772i bk3: 0a 13774i bk4: 0a 13774i bk5: 0a 13774i bk6: 0a 13774i bk7: 0a 13774i bk8: 0a 13774i bk9: 0a 13774i bk10: 0a 13774i bk11: 0a 13774i bk12: 0a 13774i bk13: 0a 13774i bk14: 0a 13774i bk15: 0a 13775i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.868966
Bank_Level_Parallism_Col = 1.840278
Bank_Level_Parallism_Ready = 1.479167
write_to_read_ratio_blp_rw_average = 0.364583
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.006970 
total_CMD = 13774 
util_bw = 96 
Wasted_Col = 51 
Wasted_Row = 0 
Idle = 13627 

BW Util Bottlenecks: 
RCDc_limit = 18 
RCDWRc_limit = 0 
WTRc_limit = 37 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 37 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 13774 
n_nop = 13724 
Read = 16 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 16 
total_req = 48 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 48 
Row_Bus_Util =  0.000145 
CoL_Bus_Util = 0.003485 
Either_Row_CoL_Bus_Util = 0.003630 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.025846 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0258458
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=13774 n_nop=13724 n_act=2 n_pre=0 n_ref_event=0 n_req=16 n_rd=16 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.00697
n_activity=165 dram_eff=0.5818
bk0: 16a 13655i bk1: 16a 13639i bk2: 0a 13772i bk3: 0a 13774i bk4: 0a 13774i bk5: 0a 13774i bk6: 0a 13774i bk7: 0a 13774i bk8: 0a 13774i bk9: 0a 13774i bk10: 0a 13774i bk11: 0a 13774i bk12: 0a 13774i bk13: 0a 13774i bk14: 0a 13774i bk15: 0a 13775i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.875000
Bank_Level_Parallism_Col = 1.846154
Bank_Level_Parallism_Ready = 1.479167
write_to_read_ratio_blp_rw_average = 0.374126
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.006970 
total_CMD = 13774 
util_bw = 96 
Wasted_Col = 50 
Wasted_Row = 0 
Idle = 13628 

BW Util Bottlenecks: 
RCDc_limit = 18 
RCDWRc_limit = 0 
WTRc_limit = 36 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 36 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 13774 
n_nop = 13724 
Read = 16 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 16 
total_req = 48 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 48 
Row_Bus_Util =  0.000145 
CoL_Bus_Util = 0.003485 
Either_Row_CoL_Bus_Util = 0.003630 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.027516 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0275156
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=13774 n_nop=13724 n_act=2 n_pre=0 n_ref_event=0 n_req=16 n_rd=16 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.00697
n_activity=165 dram_eff=0.5818
bk0: 16a 13655i bk1: 16a 13639i bk2: 0a 13772i bk3: 0a 13774i bk4: 0a 13774i bk5: 0a 13774i bk6: 0a 13774i bk7: 0a 13774i bk8: 0a 13774i bk9: 0a 13774i bk10: 0a 13774i bk11: 0a 13774i bk12: 0a 13774i bk13: 0a 13774i bk14: 0a 13774i bk15: 0a 13775i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.875000
Bank_Level_Parallism_Col = 1.846154
Bank_Level_Parallism_Ready = 1.479167
write_to_read_ratio_blp_rw_average = 0.374126
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.006970 
total_CMD = 13774 
util_bw = 96 
Wasted_Col = 50 
Wasted_Row = 0 
Idle = 13628 

BW Util Bottlenecks: 
RCDc_limit = 18 
RCDWRc_limit = 0 
WTRc_limit = 36 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 36 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 13774 
n_nop = 13724 
Read = 16 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 16 
total_req = 48 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 48 
Row_Bus_Util =  0.000145 
CoL_Bus_Util = 0.003485 
Either_Row_CoL_Bus_Util = 0.003630 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.026499 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0264992

========= L2 cache stats =========
L2_cache_bank[0]: Access = 172, Miss = 5, Miss_rate = 0.029, Pending_hits = 7, Reservation_fails = 0
L2_cache_bank[1]: Access = 172, Miss = 5, Miss_rate = 0.029, Pending_hits = 7, Reservation_fails = 0
L2_cache_bank[2]: Access = 172, Miss = 5, Miss_rate = 0.029, Pending_hits = 7, Reservation_fails = 0
L2_cache_bank[3]: Access = 152, Miss = 4, Miss_rate = 0.026, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[4]: Access = 152, Miss = 4, Miss_rate = 0.026, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[5]: Access = 152, Miss = 4, Miss_rate = 0.026, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[6]: Access = 152, Miss = 4, Miss_rate = 0.026, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[7]: Access = 152, Miss = 4, Miss_rate = 0.026, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[8]: Access = 152, Miss = 4, Miss_rate = 0.026, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[9]: Access = 152, Miss = 4, Miss_rate = 0.026, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[10]: Access = 152, Miss = 4, Miss_rate = 0.026, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[11]: Access = 152, Miss = 4, Miss_rate = 0.026, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[12]: Access = 152, Miss = 4, Miss_rate = 0.026, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[13]: Access = 152, Miss = 4, Miss_rate = 0.026, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[14]: Access = 152, Miss = 4, Miss_rate = 0.026, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[15]: Access = 152, Miss = 4, Miss_rate = 0.026, Pending_hits = 4, Reservation_fails = 0
L2_total_cache_accesses = 2492
L2_total_cache_misses = 67
L2_total_cache_miss_rate = 0.0269
L2_total_cache_pending_hits = 73
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 704
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 32
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 32
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 32
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1600
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 32
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 32
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 48
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 9
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 3
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 9
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 32
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 768
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 1664
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 60
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.029
L2_cache_fill_port_util = 0.002

icnt_total_pkts_mem_to_simt=4268
icnt_total_pkts_simt_to_mem=4796
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 13.8732
	minimum = 6
	maximum = 64
Network latency average = 11.1569
	minimum = 6
	maximum = 63
Slowest packet = 110
Flit latency average = 11.9192
	minimum = 6
	maximum = 61
Slowest flit = 202
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00671879
	minimum = 0 (at node 36)
	maximum = 0.0142222 (at node 0)
Accepted packet rate average = 0.00671879
	minimum = 0 (at node 36)
	maximum = 0.0142222 (at node 0)
Injected flit rate average = 0.0122189
	minimum = 0 (at node 36)
	maximum = 0.0271637 (at node 0)
Accepted flit rate average= 0.0122189
	minimum = 0 (at node 36)
	maximum = 0.0215018 (at node 0)
Injected packet length average = 1.81862
Accepted packet length average = 1.81862
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 13.5584 (12 samples)
	minimum = 6 (12 samples)
	maximum = 64 (12 samples)
Network latency average = 11.1905 (12 samples)
	minimum = 6 (12 samples)
	maximum = 63 (12 samples)
Flit latency average = 11.8289 (12 samples)
	minimum = 6 (12 samples)
	maximum = 61 (12 samples)
Fragmentation average = 0 (12 samples)
	minimum = 0 (12 samples)
	maximum = 0 (12 samples)
Injected packet rate average = 0.00549932 (12 samples)
	minimum = 0 (12 samples)
	maximum = 0.0138528 (12 samples)
Accepted packet rate average = 0.00549932 (12 samples)
	minimum = 0 (12 samples)
	maximum = 0.0138528 (12 samples)
Injected flit rate average = 0.0100834 (12 samples)
	minimum = 0 (12 samples)
	maximum = 0.0278053 (12 samples)
Accepted flit rate average = 0.0100834 (12 samples)
	minimum = 0 (12 samples)
	maximum = 0.0221307 (12 samples)
Injected packet size average = 1.83357 (12 samples)
Accepted packet size average = 1.83357 (12 samples)
Hops average = 1 (12 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 2 sec (2 sec)
gpgpu_simulation_rate = 183296 (inst/sec)
gpgpu_simulation_rate = 4025 (cycle/sec)
gpgpu_silicon_slowdown = 399254x
Processing kernel /benchrun/accelsim-sass/cuda10-transpose/sm6_gtx1080/input-repeat1-dimx32-dimy32/results/traces/kernel-13.traceg
-kernel name = _Z20transposeFineGrainedPfS_ii
-kernel id = 13
-grid dim = (2,2,1)
-block dim = (16,16,1)
-shmem = 1088
-nregs = 11
-binary version = 61
-cuda stream id = 0
-shmem base_addr = 0x00007f236b000000
-local mem base_addr = 0x00007f2369000000
-nvbit version = 1.5.5
-accelsim tracer version = 3
Header info loaded for kernel command : /benchrun/accelsim-sass/cuda10-transpose/sm6_gtx1080/input-repeat1-dimx32-dimy32/results/traces/kernel-13.traceg
launching kernel name: _Z20transposeFineGrainedPfS_ii uid: 13
GPGPU-Sim uArch: Shader 8 bind to kernel 13 '_Z20transposeFineGrainedPfS_ii'
thread block = 0,0,0
GPGPU-Sim uArch: Shader 9 bind to kernel 13 '_Z20transposeFineGrainedPfS_ii'
thread block = 1,0,0
GPGPU-Sim uArch: Shader 10 bind to kernel 13 '_Z20transposeFineGrainedPfS_ii'
thread block = 0,1,0
GPGPU-Sim uArch: Shader 11 bind to kernel 13 '_Z20transposeFineGrainedPfS_ii'
thread block = 1,1,0
Destroy streams for kernel 13: size 0
kernel_name = _Z20transposeFineGrainedPfS_ii 
kernel_launch_uid = 13 
gpu_sim_cycle = 451
gpu_sim_insn = 31744
gpu_ipc =      70.3858
gpu_tot_sim_cycle = 8501
gpu_tot_sim_insn = 398336
gpu_tot_ipc =      46.8575
gpu_tot_issued_cta = 52
gpu_occupancy = 12.0475% 
gpu_tot_occupancy = 11.9677% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 20
partiton_level_parallism =       0.2838
partiton_level_parallism_total  =       0.3082
partiton_level_parallism_util =       2.9091
partiton_level_parallism_util_total  =       2.1925
L2_BW  =      26.9010 GB/Sec
L2_BW_total  =      29.2123 GB/Sec
gpu_total_sim_rate=199168

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 6336
	L1I_total_cache_misses = 478
	L1I_total_cache_miss_rate = 0.0754
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 5858
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 478
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 418
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 6336

Total_core_cache_fail_stats:
ctas_completed 52, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 
distro:
78, 77, 77, 77, 79, 78, 77, 78, 
gpgpu_n_tot_thrd_icount = 400384
gpgpu_n_tot_w_icount = 12512
gpgpu_n_stall_shd_mem = 3388
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 832
gpgpu_n_mem_write_global = 1728
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 13312
gpgpu_n_store_insn = 13312
gpgpu_n_shmem_insn = 18432
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 768
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 1728
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:971	W0_Idle:37852	W0_Scoreboard:16236	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:12448
single_issue_nums: WS0:5470	WS1:5476	
dual_issue_nums: WS0:393	WS1:390	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 6656 {8:832,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 91648 {40:1024,72:704,}
traffic_breakdown_coretomem[INST_ACC_R] = 480 {8:60,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 59904 {72:832,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 13824 {8:1728,}
traffic_breakdown_memtocore[INST_ACC_R] = 8160 {136:60,}
maxmflatency = 290 
max_icnt2mem_latency = 16 
maxmrqlatency = 43 
max_icnt2sh_latency = 36 
averagemflatency = 145 
avg_icnt2mem_latency = 10 
avg_mrq_latency = 12 
avg_icnt2sh_latency = 7 
mrq_lat_table:48 	7 	8 	17 	37 	14 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	2458 	102 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	1088 	1530 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	1933 	375 	250 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	18 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       595       540         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:       812       812         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:       815       813         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:       816       815         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:       819       819         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:       822       820         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:       826       824         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:       827       826         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  4.500000  4.500000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:  4.500000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:  8.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:  8.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:  8.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:  8.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]:  8.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]:  8.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 131/19 = 6.894737
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        20        20         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        20        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 268
min_bank_accesses = 0!
chip skew: 40/32 = 1.25
number of total write accesses:
dram[0]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 128
min_bank_accesses = 0!
chip skew: 16/16 = 1.00
average mf latency per bank:
dram[0]:        837       834    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:        824       954    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:        966       954    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:        968       957    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:        967       965    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:        968       970    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[6]:        973       977    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[7]:        970       969    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        286       290         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:        263       289         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:        286       289         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:        286       290         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:        286       288         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:        286       289         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[6]:        285       289         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[7]:        286       289         0         0         0         0         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=14546 n_nop=14484 n_act=4 n_pre=2 n_ref_event=0 n_req=18 n_rd=24 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.0077
n_activity=258 dram_eff=0.4341
bk0: 20a 14398i bk1: 20a 14379i bk2: 0a 14543i bk3: 0a 14546i bk4: 0a 14546i bk5: 0a 14546i bk6: 0a 14546i bk7: 0a 14546i bk8: 0a 14546i bk9: 0a 14546i bk10: 0a 14546i bk11: 0a 14546i bk12: 0a 14546i bk13: 0a 14546i bk14: 0a 14546i bk15: 0a 14547i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.777778
Row_Buffer_Locality_read = 0.600000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.707692
Bank_Level_Parallism_Col = 1.672222
Bank_Level_Parallism_Ready = 1.410714
write_to_read_ratio_blp_rw_average = 0.291667
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.007700 
total_CMD = 14546 
util_bw = 112 
Wasted_Col = 75 
Wasted_Row = 12 
Idle = 14347 

BW Util Bottlenecks: 
RCDc_limit = 42 
RCDWRc_limit = 0 
WTRc_limit = 37 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 37 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 14546 
n_nop = 14484 
Read = 24 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 18 
total_req = 56 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 56 
Row_Bus_Util =  0.000412 
CoL_Bus_Util = 0.003850 
Either_Row_CoL_Bus_Util = 0.004262 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.026262 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0262615
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=14546 n_nop=14490 n_act=3 n_pre=1 n_ref_event=0 n_req=17 n_rd=20 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.00715
n_activity=226 dram_eff=0.4602
bk0: 20a 14405i bk1: 16a 14411i bk2: 0a 14544i bk3: 0a 14546i bk4: 0a 14546i bk5: 0a 14546i bk6: 0a 14546i bk7: 0a 14546i bk8: 0a 14546i bk9: 0a 14546i bk10: 0a 14546i bk11: 0a 14546i bk12: 0a 14546i bk13: 0a 14546i bk14: 0a 14546i bk15: 0a 14547i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.823529
Row_Buffer_Locality_read = 0.666667
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.678161
Bank_Level_Parallism_Col = 1.700000
Bank_Level_Parallism_Ready = 1.403846
write_to_read_ratio_blp_rw_average = 0.337500
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.007150 
total_CMD = 14546 
util_bw = 104 
Wasted_Col = 62 
Wasted_Row = 12 
Idle = 14368 

BW Util Bottlenecks: 
RCDc_limit = 30 
RCDWRc_limit = 0 
WTRc_limit = 36 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 36 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 14546 
n_nop = 14490 
Read = 20 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 3 
n_pre = 1 
n_ref = 0 
n_req = 17 
total_req = 52 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 52 
Row_Bus_Util =  0.000275 
CoL_Bus_Util = 0.003575 
Either_Row_CoL_Bus_Util = 0.003850 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.007975 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.0079747
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=14546 n_nop=14496 n_act=2 n_pre=0 n_ref_event=0 n_req=16 n_rd=16 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.0066
n_activity=166 dram_eff=0.5783
bk0: 16a 14428i bk1: 16a 14409i bk2: 0a 14544i bk3: 0a 14546i bk4: 0a 14546i bk5: 0a 14546i bk6: 0a 14546i bk7: 0a 14546i bk8: 0a 14546i bk9: 0a 14546i bk10: 0a 14546i bk11: 0a 14546i bk12: 0a 14546i bk13: 0a 14546i bk14: 0a 14546i bk15: 0a 14547i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.868966
Bank_Level_Parallism_Col = 1.840278
Bank_Level_Parallism_Ready = 1.479167
write_to_read_ratio_blp_rw_average = 0.364583
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.006600 
total_CMD = 14546 
util_bw = 96 
Wasted_Col = 51 
Wasted_Row = 0 
Idle = 14399 

BW Util Bottlenecks: 
RCDc_limit = 18 
RCDWRc_limit = 0 
WTRc_limit = 37 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 37 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 14546 
n_nop = 14496 
Read = 16 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 16 
total_req = 48 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 48 
Row_Bus_Util =  0.000137 
CoL_Bus_Util = 0.003300 
Either_Row_CoL_Bus_Util = 0.003437 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.024887 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0248866
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=14546 n_nop=14496 n_act=2 n_pre=0 n_ref_event=0 n_req=16 n_rd=16 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.0066
n_activity=165 dram_eff=0.5818
bk0: 16a 14427i bk1: 16a 14411i bk2: 0a 14544i bk3: 0a 14546i bk4: 0a 14546i bk5: 0a 14546i bk6: 0a 14546i bk7: 0a 14546i bk8: 0a 14546i bk9: 0a 14546i bk10: 0a 14546i bk11: 0a 14546i bk12: 0a 14546i bk13: 0a 14546i bk14: 0a 14546i bk15: 0a 14547i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.875000
Bank_Level_Parallism_Col = 1.846154
Bank_Level_Parallism_Ready = 1.479167
write_to_read_ratio_blp_rw_average = 0.374126
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.006600 
total_CMD = 14546 
util_bw = 96 
Wasted_Col = 50 
Wasted_Row = 0 
Idle = 14400 

BW Util Bottlenecks: 
RCDc_limit = 18 
RCDWRc_limit = 0 
WTRc_limit = 36 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 36 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 14546 
n_nop = 14496 
Read = 16 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 16 
total_req = 48 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 48 
Row_Bus_Util =  0.000137 
CoL_Bus_Util = 0.003300 
Either_Row_CoL_Bus_Util = 0.003437 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.025505 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0255053
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=14546 n_nop=14496 n_act=2 n_pre=0 n_ref_event=0 n_req=16 n_rd=16 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.0066
n_activity=165 dram_eff=0.5818
bk0: 16a 14427i bk1: 16a 14410i bk2: 0a 14544i bk3: 0a 14546i bk4: 0a 14546i bk5: 0a 14546i bk6: 0a 14546i bk7: 0a 14546i bk8: 0a 14546i bk9: 0a 14546i bk10: 0a 14546i bk11: 0a 14546i bk12: 0a 14546i bk13: 0a 14546i bk14: 0a 14546i bk15: 0a 14547i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.881944
Bank_Level_Parallism_Col = 1.846154
Bank_Level_Parallism_Ready = 1.479167
write_to_read_ratio_blp_rw_average = 0.367133
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.006600 
total_CMD = 14546 
util_bw = 96 
Wasted_Col = 50 
Wasted_Row = 0 
Idle = 14400 

BW Util Bottlenecks: 
RCDc_limit = 18 
RCDWRc_limit = 0 
WTRc_limit = 36 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 36 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 14546 
n_nop = 14496 
Read = 16 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 16 
total_req = 48 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 48 
Row_Bus_Util =  0.000137 
CoL_Bus_Util = 0.003300 
Either_Row_CoL_Bus_Util = 0.003437 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.024474 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0244741
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=14546 n_nop=14496 n_act=2 n_pre=0 n_ref_event=0 n_req=16 n_rd=16 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.0066
n_activity=166 dram_eff=0.5783
bk0: 16a 14428i bk1: 16a 14409i bk2: 0a 14544i bk3: 0a 14546i bk4: 0a 14546i bk5: 0a 14546i bk6: 0a 14546i bk7: 0a 14546i bk8: 0a 14546i bk9: 0a 14546i bk10: 0a 14546i bk11: 0a 14546i bk12: 0a 14546i bk13: 0a 14546i bk14: 0a 14546i bk15: 0a 14547i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.868966
Bank_Level_Parallism_Col = 1.840278
Bank_Level_Parallism_Ready = 1.479167
write_to_read_ratio_blp_rw_average = 0.364583
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.006600 
total_CMD = 14546 
util_bw = 96 
Wasted_Col = 51 
Wasted_Row = 0 
Idle = 14399 

BW Util Bottlenecks: 
RCDc_limit = 18 
RCDWRc_limit = 0 
WTRc_limit = 37 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 37 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 14546 
n_nop = 14496 
Read = 16 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 16 
total_req = 48 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 48 
Row_Bus_Util =  0.000137 
CoL_Bus_Util = 0.003300 
Either_Row_CoL_Bus_Util = 0.003437 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.024474 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0244741
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=14546 n_nop=14496 n_act=2 n_pre=0 n_ref_event=0 n_req=16 n_rd=16 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.0066
n_activity=165 dram_eff=0.5818
bk0: 16a 14427i bk1: 16a 14411i bk2: 0a 14544i bk3: 0a 14546i bk4: 0a 14546i bk5: 0a 14546i bk6: 0a 14546i bk7: 0a 14546i bk8: 0a 14546i bk9: 0a 14546i bk10: 0a 14546i bk11: 0a 14546i bk12: 0a 14546i bk13: 0a 14546i bk14: 0a 14546i bk15: 0a 14547i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.875000
Bank_Level_Parallism_Col = 1.846154
Bank_Level_Parallism_Ready = 1.479167
write_to_read_ratio_blp_rw_average = 0.374126
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.006600 
total_CMD = 14546 
util_bw = 96 
Wasted_Col = 50 
Wasted_Row = 0 
Idle = 14400 

BW Util Bottlenecks: 
RCDc_limit = 18 
RCDWRc_limit = 0 
WTRc_limit = 36 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 36 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 14546 
n_nop = 14496 
Read = 16 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 16 
total_req = 48 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 48 
Row_Bus_Util =  0.000137 
CoL_Bus_Util = 0.003300 
Either_Row_CoL_Bus_Util = 0.003437 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.026055 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0260553
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=14546 n_nop=14496 n_act=2 n_pre=0 n_ref_event=0 n_req=16 n_rd=16 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.0066
n_activity=165 dram_eff=0.5818
bk0: 16a 14427i bk1: 16a 14411i bk2: 0a 14544i bk3: 0a 14546i bk4: 0a 14546i bk5: 0a 14546i bk6: 0a 14546i bk7: 0a 14546i bk8: 0a 14546i bk9: 0a 14546i bk10: 0a 14546i bk11: 0a 14546i bk12: 0a 14546i bk13: 0a 14546i bk14: 0a 14546i bk15: 0a 14547i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.875000
Bank_Level_Parallism_Col = 1.846154
Bank_Level_Parallism_Ready = 1.479167
write_to_read_ratio_blp_rw_average = 0.374126
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.006600 
total_CMD = 14546 
util_bw = 96 
Wasted_Col = 50 
Wasted_Row = 0 
Idle = 14400 

BW Util Bottlenecks: 
RCDc_limit = 18 
RCDWRc_limit = 0 
WTRc_limit = 36 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 36 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 14546 
n_nop = 14496 
Read = 16 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 16 
total_req = 48 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 48 
Row_Bus_Util =  0.000137 
CoL_Bus_Util = 0.003300 
Either_Row_CoL_Bus_Util = 0.003437 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.025093 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0250928

========= L2 cache stats =========
L2_cache_bank[0]: Access = 180, Miss = 5, Miss_rate = 0.028, Pending_hits = 7, Reservation_fails = 0
L2_cache_bank[1]: Access = 180, Miss = 5, Miss_rate = 0.028, Pending_hits = 7, Reservation_fails = 0
L2_cache_bank[2]: Access = 180, Miss = 5, Miss_rate = 0.028, Pending_hits = 7, Reservation_fails = 0
L2_cache_bank[3]: Access = 160, Miss = 4, Miss_rate = 0.025, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[4]: Access = 160, Miss = 4, Miss_rate = 0.025, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[5]: Access = 160, Miss = 4, Miss_rate = 0.025, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[6]: Access = 160, Miss = 4, Miss_rate = 0.025, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[7]: Access = 160, Miss = 4, Miss_rate = 0.025, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[8]: Access = 160, Miss = 4, Miss_rate = 0.025, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[9]: Access = 160, Miss = 4, Miss_rate = 0.025, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[10]: Access = 160, Miss = 4, Miss_rate = 0.025, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[11]: Access = 160, Miss = 4, Miss_rate = 0.025, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[12]: Access = 160, Miss = 4, Miss_rate = 0.025, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[13]: Access = 160, Miss = 4, Miss_rate = 0.025, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[14]: Access = 160, Miss = 4, Miss_rate = 0.025, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[15]: Access = 160, Miss = 4, Miss_rate = 0.025, Pending_hits = 4, Reservation_fails = 0
L2_total_cache_accesses = 2620
L2_total_cache_misses = 67
L2_total_cache_miss_rate = 0.0256
L2_total_cache_pending_hits = 73
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 768
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 32
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 32
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 32
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1664
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 32
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 32
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 48
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 9
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 3
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 9
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 32
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 832
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 1728
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 60
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.030
L2_cache_fill_port_util = 0.002

icnt_total_pkts_mem_to_simt=4524
icnt_total_pkts_simt_to_mem=5052
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 13.8441
	minimum = 6
	maximum = 64
Network latency average = 11.1945
	minimum = 6
	maximum = 63
Slowest packet = 110
Flit latency average = 11.9608
	minimum = 6
	maximum = 61
Slowest flit = 202
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00668879
	minimum = 0 (at node 36)
	maximum = 0.0134669 (at node 0)
Accepted packet rate average = 0.00668879
	minimum = 0 (at node 36)
	maximum = 0.0134669 (at node 0)
Injected flit rate average = 0.0122236
	minimum = 0 (at node 36)
	maximum = 0.0257212 (at node 0)
Accepted flit rate average= 0.0122236
	minimum = 0 (at node 36)
	maximum = 0.0211897 (at node 20)
Injected packet length average = 1.82748
Accepted packet length average = 1.82748
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 13.5804 (13 samples)
	minimum = 6 (13 samples)
	maximum = 64 (13 samples)
Network latency average = 11.1908 (13 samples)
	minimum = 6 (13 samples)
	maximum = 63 (13 samples)
Flit latency average = 11.8391 (13 samples)
	minimum = 6 (13 samples)
	maximum = 61 (13 samples)
Fragmentation average = 0 (13 samples)
	minimum = 0 (13 samples)
	maximum = 0 (13 samples)
Injected packet rate average = 0.00559082 (13 samples)
	minimum = 0 (13 samples)
	maximum = 0.0138231 (13 samples)
Accepted packet rate average = 0.00559082 (13 samples)
	minimum = 0 (13 samples)
	maximum = 0.0138231 (13 samples)
Injected flit rate average = 0.010248 (13 samples)
	minimum = 0 (13 samples)
	maximum = 0.027645 (13 samples)
Accepted flit rate average = 0.010248 (13 samples)
	minimum = 0 (13 samples)
	maximum = 0.0220583 (13 samples)
Injected packet size average = 1.83301 (13 samples)
Accepted packet size average = 1.83301 (13 samples)
Hops average = 1 (13 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 2 sec (2 sec)
gpgpu_simulation_rate = 199168 (inst/sec)
gpgpu_simulation_rate = 4250 (cycle/sec)
gpgpu_silicon_slowdown = 378117x
Processing kernel /benchrun/accelsim-sass/cuda10-transpose/sm6_gtx1080/input-repeat1-dimx32-dimy32/results/traces/kernel-14.traceg
-kernel name = _Z20transposeFineGrainedPfS_ii
-kernel id = 14
-grid dim = (2,2,1)
-block dim = (16,16,1)
-shmem = 1088
-nregs = 11
-binary version = 61
-cuda stream id = 0
-shmem base_addr = 0x00007f236b000000
-local mem base_addr = 0x00007f2369000000
-nvbit version = 1.5.5
-accelsim tracer version = 3
Header info loaded for kernel command : /benchrun/accelsim-sass/cuda10-transpose/sm6_gtx1080/input-repeat1-dimx32-dimy32/results/traces/kernel-14.traceg
launching kernel name: _Z20transposeFineGrainedPfS_ii uid: 14
GPGPU-Sim uArch: Shader 12 bind to kernel 14 '_Z20transposeFineGrainedPfS_ii'
thread block = 0,0,0
GPGPU-Sim uArch: Shader 13 bind to kernel 14 '_Z20transposeFineGrainedPfS_ii'
thread block = 1,0,0
GPGPU-Sim uArch: Shader 14 bind to kernel 14 '_Z20transposeFineGrainedPfS_ii'
thread block = 0,1,0
GPGPU-Sim uArch: Shader 15 bind to kernel 14 '_Z20transposeFineGrainedPfS_ii'
thread block = 1,1,0
Destroy streams for kernel 14: size 0
kernel_name = _Z20transposeFineGrainedPfS_ii 
kernel_launch_uid = 14 
gpu_sim_cycle = 450
gpu_sim_insn = 31744
gpu_ipc =      70.5422
gpu_tot_sim_cycle = 8951
gpu_tot_sim_insn = 430080
gpu_tot_ipc =      48.0483
gpu_tot_issued_cta = 56
gpu_occupancy = 12.0593% 
gpu_tot_occupancy = 11.9724% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 20
partiton_level_parallism =       0.2844
partiton_level_parallism_total  =       0.3070
partiton_level_parallism_util =       2.4615
partiton_level_parallism_util_total  =       2.2037
L2_BW  =      26.9608 GB/Sec
L2_BW_total  =      29.0991 GB/Sec
gpu_total_sim_rate=215040

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 6848
	L1I_total_cache_misses = 478
	L1I_total_cache_miss_rate = 0.0698
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 6370
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 478
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 418
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 6848

Total_core_cache_fail_stats:
ctas_completed 56, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 
distro:
78, 77, 77, 77, 79, 78, 77, 78, 
gpgpu_n_tot_thrd_icount = 432128
gpgpu_n_tot_w_icount = 13504
gpgpu_n_stall_shd_mem = 3546
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 896
gpgpu_n_mem_write_global = 1792
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 14336
gpgpu_n_store_insn = 14336
gpgpu_n_shmem_insn = 20480
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 832
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 1792
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1032	W0_Idle:39135	W0_Scoreboard:17504	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:13440
single_issue_nums: WS0:5932	WS1:5934	
dual_issue_nums: WS0:410	WS1:409	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 7168 {8:896,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 96256 {40:1024,72:768,}
traffic_breakdown_coretomem[INST_ACC_R] = 480 {8:60,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 64512 {72:896,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 14336 {8:1792,}
traffic_breakdown_memtocore[INST_ACC_R] = 8160 {136:60,}
maxmflatency = 290 
max_icnt2mem_latency = 16 
maxmrqlatency = 43 
max_icnt2sh_latency = 36 
averagemflatency = 145 
avg_icnt2mem_latency = 10 
avg_mrq_latency = 12 
avg_icnt2sh_latency = 7 
mrq_lat_table:48 	7 	8 	17 	37 	14 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	2586 	102 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	1168 	1578 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	2012 	408 	266 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	19 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       595       540         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:       812       812         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:       815       813         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:       816       815         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:       819       819         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:       822       820         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:       826       824         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:       827       826         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  4.500000  4.500000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:  4.500000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:  8.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:  8.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:  8.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:  8.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]:  8.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]:  8.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 131/19 = 6.894737
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        20        20         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        20        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 268
min_bank_accesses = 0!
chip skew: 40/32 = 1.25
number of total write accesses:
dram[0]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 128
min_bank_accesses = 0!
chip skew: 16/16 = 1.00
average mf latency per bank:
dram[0]:        876       873    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:        865       998    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:       1012      1000    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:       1016      1002    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:       1013      1012    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:       1014      1016    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[6]:       1019      1023    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[7]:       1015      1014    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        286       290         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:        263       289         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:        286       289         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:        286       290         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:        286       288         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:        286       289         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[6]:        285       289         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[7]:        286       289         0         0         0         0         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15316 n_nop=15254 n_act=4 n_pre=2 n_ref_event=0 n_req=18 n_rd=24 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.007313
n_activity=258 dram_eff=0.4341
bk0: 20a 15168i bk1: 20a 15149i bk2: 0a 15313i bk3: 0a 15316i bk4: 0a 15316i bk5: 0a 15316i bk6: 0a 15316i bk7: 0a 15316i bk8: 0a 15316i bk9: 0a 15316i bk10: 0a 15316i bk11: 0a 15316i bk12: 0a 15316i bk13: 0a 15316i bk14: 0a 15316i bk15: 0a 15317i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.777778
Row_Buffer_Locality_read = 0.600000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.707692
Bank_Level_Parallism_Col = 1.672222
Bank_Level_Parallism_Ready = 1.410714
write_to_read_ratio_blp_rw_average = 0.291667
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.007313 
total_CMD = 15316 
util_bw = 112 
Wasted_Col = 75 
Wasted_Row = 12 
Idle = 15117 

BW Util Bottlenecks: 
RCDc_limit = 42 
RCDWRc_limit = 0 
WTRc_limit = 37 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 37 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 15316 
n_nop = 15254 
Read = 24 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 18 
total_req = 56 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 56 
Row_Bus_Util =  0.000392 
CoL_Bus_Util = 0.003656 
Either_Row_CoL_Bus_Util = 0.004048 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.024941 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0249412
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15316 n_nop=15260 n_act=3 n_pre=1 n_ref_event=0 n_req=17 n_rd=20 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.00679
n_activity=226 dram_eff=0.4602
bk0: 20a 15175i bk1: 16a 15181i bk2: 0a 15314i bk3: 0a 15316i bk4: 0a 15316i bk5: 0a 15316i bk6: 0a 15316i bk7: 0a 15316i bk8: 0a 15316i bk9: 0a 15316i bk10: 0a 15316i bk11: 0a 15316i bk12: 0a 15316i bk13: 0a 15316i bk14: 0a 15316i bk15: 0a 15317i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.823529
Row_Buffer_Locality_read = 0.666667
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.678161
Bank_Level_Parallism_Col = 1.700000
Bank_Level_Parallism_Ready = 1.403846
write_to_read_ratio_blp_rw_average = 0.337500
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.006790 
total_CMD = 15316 
util_bw = 104 
Wasted_Col = 62 
Wasted_Row = 12 
Idle = 15138 

BW Util Bottlenecks: 
RCDc_limit = 30 
RCDWRc_limit = 0 
WTRc_limit = 36 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 36 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 15316 
n_nop = 15260 
Read = 20 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 3 
n_pre = 1 
n_ref = 0 
n_req = 17 
total_req = 52 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 52 
Row_Bus_Util =  0.000261 
CoL_Bus_Util = 0.003395 
Either_Row_CoL_Bus_Util = 0.003656 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.007574 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00757378
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15316 n_nop=15266 n_act=2 n_pre=0 n_ref_event=0 n_req=16 n_rd=16 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.006268
n_activity=166 dram_eff=0.5783
bk0: 16a 15198i bk1: 16a 15179i bk2: 0a 15314i bk3: 0a 15316i bk4: 0a 15316i bk5: 0a 15316i bk6: 0a 15316i bk7: 0a 15316i bk8: 0a 15316i bk9: 0a 15316i bk10: 0a 15316i bk11: 0a 15316i bk12: 0a 15316i bk13: 0a 15316i bk14: 0a 15316i bk15: 0a 15317i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.868966
Bank_Level_Parallism_Col = 1.840278
Bank_Level_Parallism_Ready = 1.479167
write_to_read_ratio_blp_rw_average = 0.364583
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.006268 
total_CMD = 15316 
util_bw = 96 
Wasted_Col = 51 
Wasted_Row = 0 
Idle = 15169 

BW Util Bottlenecks: 
RCDc_limit = 18 
RCDWRc_limit = 0 
WTRc_limit = 37 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 37 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 15316 
n_nop = 15266 
Read = 16 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 16 
total_req = 48 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 48 
Row_Bus_Util =  0.000131 
CoL_Bus_Util = 0.003134 
Either_Row_CoL_Bus_Util = 0.003265 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.023635 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0236354
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15316 n_nop=15266 n_act=2 n_pre=0 n_ref_event=0 n_req=16 n_rd=16 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.006268
n_activity=165 dram_eff=0.5818
bk0: 16a 15197i bk1: 16a 15181i bk2: 0a 15314i bk3: 0a 15316i bk4: 0a 15316i bk5: 0a 15316i bk6: 0a 15316i bk7: 0a 15316i bk8: 0a 15316i bk9: 0a 15316i bk10: 0a 15316i bk11: 0a 15316i bk12: 0a 15316i bk13: 0a 15316i bk14: 0a 15316i bk15: 0a 15317i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.875000
Bank_Level_Parallism_Col = 1.846154
Bank_Level_Parallism_Ready = 1.479167
write_to_read_ratio_blp_rw_average = 0.374126
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.006268 
total_CMD = 15316 
util_bw = 96 
Wasted_Col = 50 
Wasted_Row = 0 
Idle = 15170 

BW Util Bottlenecks: 
RCDc_limit = 18 
RCDWRc_limit = 0 
WTRc_limit = 36 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 36 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 15316 
n_nop = 15266 
Read = 16 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 16 
total_req = 48 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 48 
Row_Bus_Util =  0.000131 
CoL_Bus_Util = 0.003134 
Either_Row_CoL_Bus_Util = 0.003265 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.024223 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.024223
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15316 n_nop=15266 n_act=2 n_pre=0 n_ref_event=0 n_req=16 n_rd=16 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.006268
n_activity=165 dram_eff=0.5818
bk0: 16a 15197i bk1: 16a 15180i bk2: 0a 15314i bk3: 0a 15316i bk4: 0a 15316i bk5: 0a 15316i bk6: 0a 15316i bk7: 0a 15316i bk8: 0a 15316i bk9: 0a 15316i bk10: 0a 15316i bk11: 0a 15316i bk12: 0a 15316i bk13: 0a 15316i bk14: 0a 15316i bk15: 0a 15317i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.881944
Bank_Level_Parallism_Col = 1.846154
Bank_Level_Parallism_Ready = 1.479167
write_to_read_ratio_blp_rw_average = 0.367133
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.006268 
total_CMD = 15316 
util_bw = 96 
Wasted_Col = 50 
Wasted_Row = 0 
Idle = 15170 

BW Util Bottlenecks: 
RCDc_limit = 18 
RCDWRc_limit = 0 
WTRc_limit = 36 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 36 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 15316 
n_nop = 15266 
Read = 16 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 16 
total_req = 48 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 48 
Row_Bus_Util =  0.000131 
CoL_Bus_Util = 0.003134 
Either_Row_CoL_Bus_Util = 0.003265 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.023244 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0232437
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15316 n_nop=15266 n_act=2 n_pre=0 n_ref_event=0 n_req=16 n_rd=16 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.006268
n_activity=166 dram_eff=0.5783
bk0: 16a 15198i bk1: 16a 15179i bk2: 0a 15314i bk3: 0a 15316i bk4: 0a 15316i bk5: 0a 15316i bk6: 0a 15316i bk7: 0a 15316i bk8: 0a 15316i bk9: 0a 15316i bk10: 0a 15316i bk11: 0a 15316i bk12: 0a 15316i bk13: 0a 15316i bk14: 0a 15316i bk15: 0a 15317i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.868966
Bank_Level_Parallism_Col = 1.840278
Bank_Level_Parallism_Ready = 1.479167
write_to_read_ratio_blp_rw_average = 0.364583
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.006268 
total_CMD = 15316 
util_bw = 96 
Wasted_Col = 51 
Wasted_Row = 0 
Idle = 15169 

BW Util Bottlenecks: 
RCDc_limit = 18 
RCDWRc_limit = 0 
WTRc_limit = 37 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 37 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 15316 
n_nop = 15266 
Read = 16 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 16 
total_req = 48 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 48 
Row_Bus_Util =  0.000131 
CoL_Bus_Util = 0.003134 
Either_Row_CoL_Bus_Util = 0.003265 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.023244 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0232437
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15316 n_nop=15266 n_act=2 n_pre=0 n_ref_event=0 n_req=16 n_rd=16 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.006268
n_activity=165 dram_eff=0.5818
bk0: 16a 15197i bk1: 16a 15181i bk2: 0a 15314i bk3: 0a 15316i bk4: 0a 15316i bk5: 0a 15316i bk6: 0a 15316i bk7: 0a 15316i bk8: 0a 15316i bk9: 0a 15316i bk10: 0a 15316i bk11: 0a 15316i bk12: 0a 15316i bk13: 0a 15316i bk14: 0a 15316i bk15: 0a 15317i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.875000
Bank_Level_Parallism_Col = 1.846154
Bank_Level_Parallism_Ready = 1.479167
write_to_read_ratio_blp_rw_average = 0.374126
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.006268 
total_CMD = 15316 
util_bw = 96 
Wasted_Col = 50 
Wasted_Row = 0 
Idle = 15170 

BW Util Bottlenecks: 
RCDc_limit = 18 
RCDWRc_limit = 0 
WTRc_limit = 36 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 36 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 15316 
n_nop = 15266 
Read = 16 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 16 
total_req = 48 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 48 
Row_Bus_Util =  0.000131 
CoL_Bus_Util = 0.003134 
Either_Row_CoL_Bus_Util = 0.003265 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.024745 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0247454
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15316 n_nop=15266 n_act=2 n_pre=0 n_ref_event=0 n_req=16 n_rd=16 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.006268
n_activity=165 dram_eff=0.5818
bk0: 16a 15197i bk1: 16a 15181i bk2: 0a 15314i bk3: 0a 15316i bk4: 0a 15316i bk5: 0a 15316i bk6: 0a 15316i bk7: 0a 15316i bk8: 0a 15316i bk9: 0a 15316i bk10: 0a 15316i bk11: 0a 15316i bk12: 0a 15316i bk13: 0a 15316i bk14: 0a 15316i bk15: 0a 15317i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.875000
Bank_Level_Parallism_Col = 1.846154
Bank_Level_Parallism_Ready = 1.479167
write_to_read_ratio_blp_rw_average = 0.374126
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.006268 
total_CMD = 15316 
util_bw = 96 
Wasted_Col = 50 
Wasted_Row = 0 
Idle = 15170 

BW Util Bottlenecks: 
RCDc_limit = 18 
RCDWRc_limit = 0 
WTRc_limit = 36 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 36 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 15316 
n_nop = 15266 
Read = 16 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 16 
total_req = 48 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 48 
Row_Bus_Util =  0.000131 
CoL_Bus_Util = 0.003134 
Either_Row_CoL_Bus_Util = 0.003265 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.023831 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0238313

========= L2 cache stats =========
L2_cache_bank[0]: Access = 188, Miss = 5, Miss_rate = 0.027, Pending_hits = 7, Reservation_fails = 0
L2_cache_bank[1]: Access = 188, Miss = 5, Miss_rate = 0.027, Pending_hits = 7, Reservation_fails = 0
L2_cache_bank[2]: Access = 188, Miss = 5, Miss_rate = 0.027, Pending_hits = 7, Reservation_fails = 0
L2_cache_bank[3]: Access = 168, Miss = 4, Miss_rate = 0.024, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[4]: Access = 168, Miss = 4, Miss_rate = 0.024, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[5]: Access = 168, Miss = 4, Miss_rate = 0.024, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[6]: Access = 168, Miss = 4, Miss_rate = 0.024, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[7]: Access = 168, Miss = 4, Miss_rate = 0.024, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[8]: Access = 168, Miss = 4, Miss_rate = 0.024, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[9]: Access = 168, Miss = 4, Miss_rate = 0.024, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[10]: Access = 168, Miss = 4, Miss_rate = 0.024, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[11]: Access = 168, Miss = 4, Miss_rate = 0.024, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[12]: Access = 168, Miss = 4, Miss_rate = 0.024, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[13]: Access = 168, Miss = 4, Miss_rate = 0.024, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[14]: Access = 168, Miss = 4, Miss_rate = 0.024, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[15]: Access = 168, Miss = 4, Miss_rate = 0.024, Pending_hits = 4, Reservation_fails = 0
L2_total_cache_accesses = 2748
L2_total_cache_misses = 67
L2_total_cache_miss_rate = 0.0244
L2_total_cache_pending_hits = 73
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 832
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 32
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 32
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 32
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1728
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 32
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 32
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 48
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 9
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 3
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 9
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 32
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 896
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 1792
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 60
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.030
L2_cache_fill_port_util = 0.002

icnt_total_pkts_mem_to_simt=4780
icnt_total_pkts_simt_to_mem=5308
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 13.8108
	minimum = 6
	maximum = 64
Network latency average = 11.2313
	minimum = 6
	maximum = 63
Slowest packet = 110
Flit latency average = 12.0058
	minimum = 6
	maximum = 61
Slowest flit = 202
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00666303
	minimum = 0 (at node 36)
	maximum = 0.0127902 (at node 0)
Accepted packet rate average = 0.00666303
	minimum = 0 (at node 36)
	maximum = 0.0127902 (at node 0)
Injected flit rate average = 0.0122301
	minimum = 0 (at node 36)
	maximum = 0.0244287 (at node 0)
Accepted flit rate average= 0.0122301
	minimum = 0 (at node 36)
	maximum = 0.0210947 (at node 20)
Injected packet length average = 1.83552
Accepted packet length average = 1.83552
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 13.5969 (14 samples)
	minimum = 6 (14 samples)
	maximum = 64 (14 samples)
Network latency average = 11.1937 (14 samples)
	minimum = 6 (14 samples)
	maximum = 63 (14 samples)
Flit latency average = 11.851 (14 samples)
	minimum = 6 (14 samples)
	maximum = 61 (14 samples)
Fragmentation average = 0 (14 samples)
	minimum = 0 (14 samples)
	maximum = 0 (14 samples)
Injected packet rate average = 0.00566741 (14 samples)
	minimum = 0 (14 samples)
	maximum = 0.0137494 (14 samples)
Accepted packet rate average = 0.00566741 (14 samples)
	minimum = 0 (14 samples)
	maximum = 0.0137494 (14 samples)
Injected flit rate average = 0.0103896 (14 samples)
	minimum = 0 (14 samples)
	maximum = 0.0274152 (14 samples)
Accepted flit rate average = 0.0103896 (14 samples)
	minimum = 0 (14 samples)
	maximum = 0.0219895 (14 samples)
Injected packet size average = 1.83322 (14 samples)
Accepted packet size average = 1.83322 (14 samples)
Hops average = 1 (14 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 2 sec (2 sec)
gpgpu_simulation_rate = 215040 (inst/sec)
gpgpu_simulation_rate = 4475 (cycle/sec)
gpgpu_silicon_slowdown = 359106x
Processing kernel /benchrun/accelsim-sass/cuda10-transpose/sm6_gtx1080/input-repeat1-dimx32-dimy32/results/traces/kernel-15.traceg
-kernel name = _Z17transposeDiagonalPfS_ii
-kernel id = 15
-grid dim = (2,2,1)
-block dim = (16,16,1)
-shmem = 1088
-nregs = 11
-binary version = 61
-cuda stream id = 0
-shmem base_addr = 0x00007f236b000000
-local mem base_addr = 0x00007f2369000000
-nvbit version = 1.5.5
-accelsim tracer version = 3
Header info loaded for kernel command : /benchrun/accelsim-sass/cuda10-transpose/sm6_gtx1080/input-repeat1-dimx32-dimy32/results/traces/kernel-15.traceg
launching kernel name: _Z17transposeDiagonalPfS_ii uid: 15
GPGPU-Sim uArch: Shader 16 bind to kernel 15 '_Z17transposeDiagonalPfS_ii'
thread block = 0,0,0
GPGPU-Sim uArch: Shader 17 bind to kernel 15 '_Z17transposeDiagonalPfS_ii'
thread block = 1,0,0
GPGPU-Sim uArch: Shader 18 bind to kernel 15 '_Z17transposeDiagonalPfS_ii'
thread block = 0,1,0
GPGPU-Sim uArch: Shader 19 bind to kernel 15 '_Z17transposeDiagonalPfS_ii'
thread block = 1,1,0
Destroy streams for kernel 15: size 0
kernel_name = _Z17transposeDiagonalPfS_ii 
kernel_launch_uid = 15 
gpu_sim_cycle = 2099
gpu_sim_insn = 67840
gpu_ipc =      32.3202
gpu_tot_sim_cycle = 11050
gpu_tot_sim_insn = 497920
gpu_tot_ipc =      45.0606
gpu_tot_issued_cta = 60
gpu_occupancy = 12.4047% 
gpu_tot_occupancy = 12.0556% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 57
partiton_level_parallism =       0.0724
partiton_level_parallism_total  =       0.2624
partiton_level_parallism_util =       1.7882
partiton_level_parallism_util_total  =       2.1772
L2_BW  =       6.8638 GB/Sec
L2_BW_total  =      24.8754 GB/Sec
gpu_total_sim_rate=248960

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 7968
	L1I_total_cache_misses = 670
	L1I_total_cache_miss_rate = 0.0841
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 7298
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 670
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 586
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 7968

Total_core_cache_fail_stats:
ctas_completed 60, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 
distro:
78, 77, 77, 77, 79, 78, 77, 78, 
gpgpu_n_tot_thrd_icount = 502784
gpgpu_n_tot_w_icount = 15712
gpgpu_n_stall_shd_mem = 3712
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 960
gpgpu_n_mem_write_global = 1856
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 15360
gpgpu_n_store_insn = 15360
gpgpu_n_shmem_insn = 22528
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 896
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 1856
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1175	W0_Idle:52670	W0_Scoreboard:18499	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:15560
single_issue_nums: WS0:6978	WS1:6978	
dual_issue_nums: WS0:439	WS1:439	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 7680 {8:960,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 100864 {40:1024,72:832,}
traffic_breakdown_coretomem[INST_ACC_R] = 672 {8:84,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 69120 {72:960,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 14848 {8:1856,}
traffic_breakdown_memtocore[INST_ACC_R] = 11424 {136:84,}
maxmflatency = 290 
max_icnt2mem_latency = 16 
maxmrqlatency = 43 
max_icnt2sh_latency = 36 
averagemflatency = 144 
avg_icnt2mem_latency = 9 
avg_mrq_latency = 11 
avg_icnt2sh_latency = 7 
mrq_lat_table:54 	7 	8 	17 	37 	14 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	2714 	102 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	1269 	1629 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	2089 	436 	289 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	21 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       595       540         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:       812       812         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:       815       813         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:       816       815         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:      1014       819         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:       822       820         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:       826       824         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:       827       826         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  4.500000  4.500000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:  4.500000  4.500000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:  4.500000  4.500000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:  4.500000  4.500000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:  4.500000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:  8.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]:  8.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]:  8.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 137/25 = 5.480000
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        20        20         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        20        20         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:        20        20         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:        20        20         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:        20        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 292
min_bank_accesses = 0!
chip skew: 40/32 = 1.25
number of total write accesses:
dram[0]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 128
min_bank_accesses = 0!
chip skew: 16/16 = 1.00
average mf latency per bank:
dram[0]:        915       910    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:        904       894    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:        909       896    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:        910       898    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:        908      1059    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:       1061      1062    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[6]:       1066      1069    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[7]:       1062      1061    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        286       290         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:        263       289         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:        286       289         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:        286       290         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:        286       288         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:        286       289         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[6]:        285       289         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[7]:        286       289         0         0         0         0         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=18908 n_nop=18846 n_act=4 n_pre=2 n_ref_event=0 n_req=18 n_rd=24 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.005923
n_activity=258 dram_eff=0.4341
bk0: 20a 18760i bk1: 20a 18741i bk2: 0a 18905i bk3: 0a 18908i bk4: 0a 18908i bk5: 0a 18908i bk6: 0a 18908i bk7: 0a 18908i bk8: 0a 18908i bk9: 0a 18908i bk10: 0a 18908i bk11: 0a 18908i bk12: 0a 18908i bk13: 0a 18908i bk14: 0a 18908i bk15: 0a 18909i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.777778
Row_Buffer_Locality_read = 0.600000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.707692
Bank_Level_Parallism_Col = 1.672222
Bank_Level_Parallism_Ready = 1.410714
write_to_read_ratio_blp_rw_average = 0.291667
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.005923 
total_CMD = 18908 
util_bw = 112 
Wasted_Col = 75 
Wasted_Row = 12 
Idle = 18709 

BW Util Bottlenecks: 
RCDc_limit = 42 
RCDWRc_limit = 0 
WTRc_limit = 37 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 37 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 18908 
n_nop = 18846 
Read = 24 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 18 
total_req = 56 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 56 
Row_Bus_Util =  0.000317 
CoL_Bus_Util = 0.002962 
Either_Row_CoL_Bus_Util = 0.003279 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.020203 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0202031
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=18908 n_nop=18846 n_act=4 n_pre=2 n_ref_event=0 n_req=18 n_rd=24 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.005923
n_activity=278 dram_eff=0.4029
bk0: 20a 18767i bk1: 20a 18743i bk2: 0a 18906i bk3: 0a 18908i bk4: 0a 18908i bk5: 0a 18908i bk6: 0a 18908i bk7: 0a 18908i bk8: 0a 18908i bk9: 0a 18908i bk10: 0a 18908i bk11: 0a 18908i bk12: 0a 18908i bk13: 0a 18908i bk14: 0a 18908i bk15: 0a 18909i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.777778
Row_Buffer_Locality_read = 0.600000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.575610
Bank_Level_Parallism_Col = 1.629213
Bank_Level_Parallism_Ready = 1.375000
write_to_read_ratio_blp_rw_average = 0.303371
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.005923 
total_CMD = 18908 
util_bw = 112 
Wasted_Col = 74 
Wasted_Row = 24 
Idle = 18698 

BW Util Bottlenecks: 
RCDc_limit = 42 
RCDWRc_limit = 0 
WTRc_limit = 36 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 36 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 18908 
n_nop = 18846 
Read = 24 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 18 
total_req = 56 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 56 
Row_Bus_Util =  0.000317 
CoL_Bus_Util = 0.002962 
Either_Row_CoL_Bus_Util = 0.003279 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.006135 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00613497
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=18908 n_nop=18846 n_act=4 n_pre=2 n_ref_event=0 n_req=18 n_rd=24 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.005923
n_activity=270 dram_eff=0.4148
bk0: 20a 18760i bk1: 20a 18740i bk2: 0a 18906i bk3: 0a 18908i bk4: 0a 18908i bk5: 0a 18908i bk6: 0a 18908i bk7: 0a 18908i bk8: 0a 18908i bk9: 0a 18908i bk10: 0a 18908i bk11: 0a 18908i bk12: 0a 18908i bk13: 0a 18908i bk14: 0a 18908i bk15: 0a 18909i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.777778
Row_Buffer_Locality_read = 0.600000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.608696
Bank_Level_Parallism_Col = 1.672222
Bank_Level_Parallism_Ready = 1.410714
write_to_read_ratio_blp_rw_average = 0.291667
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.005923 
total_CMD = 18908 
util_bw = 112 
Wasted_Col = 75 
Wasted_Row = 24 
Idle = 18697 

BW Util Bottlenecks: 
RCDc_limit = 42 
RCDWRc_limit = 0 
WTRc_limit = 37 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 37 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 18908 
n_nop = 18846 
Read = 24 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 18 
total_req = 56 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 56 
Row_Bus_Util =  0.000317 
CoL_Bus_Util = 0.002962 
Either_Row_CoL_Bus_Util = 0.003279 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.019145 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0191453
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=18908 n_nop=18846 n_act=4 n_pre=2 n_ref_event=0 n_req=18 n_rd=24 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.005923
n_activity=269 dram_eff=0.4164
bk0: 20a 18759i bk1: 20a 18742i bk2: 0a 18906i bk3: 0a 18908i bk4: 0a 18908i bk5: 0a 18908i bk6: 0a 18908i bk7: 0a 18908i bk8: 0a 18908i bk9: 0a 18908i bk10: 0a 18908i bk11: 0a 18908i bk12: 0a 18908i bk13: 0a 18908i bk14: 0a 18908i bk15: 0a 18909i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.777778
Row_Buffer_Locality_read = 0.600000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.611650
Bank_Level_Parallism_Col = 1.675978
Bank_Level_Parallism_Ready = 1.410714
write_to_read_ratio_blp_rw_average = 0.298883
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.005923 
total_CMD = 18908 
util_bw = 112 
Wasted_Col = 74 
Wasted_Row = 24 
Idle = 18698 

BW Util Bottlenecks: 
RCDc_limit = 42 
RCDWRc_limit = 0 
WTRc_limit = 36 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 36 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 18908 
n_nop = 18846 
Read = 24 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 18 
total_req = 56 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 56 
Row_Bus_Util =  0.000317 
CoL_Bus_Util = 0.002962 
Either_Row_CoL_Bus_Util = 0.003279 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.019621 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0196213
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=18908 n_nop=18852 n_act=3 n_pre=1 n_ref_event=0 n_req=17 n_rd=20 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.0055
n_activity=217 dram_eff=0.4793
bk0: 20a 18759i bk1: 16a 18771i bk2: 0a 18906i bk3: 0a 18908i bk4: 0a 18908i bk5: 0a 18908i bk6: 0a 18908i bk7: 0a 18908i bk8: 0a 18908i bk9: 0a 18908i bk10: 0a 18908i bk11: 0a 18908i bk12: 0a 18908i bk13: 0a 18908i bk14: 0a 18908i bk15: 0a 18909i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.823529
Row_Buffer_Locality_read = 0.666667
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.725714
Bank_Level_Parallism_Col = 1.751553
Bank_Level_Parallism_Ready = 1.442308
write_to_read_ratio_blp_rw_average = 0.326087
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.005500 
total_CMD = 18908 
util_bw = 104 
Wasted_Col = 62 
Wasted_Row = 12 
Idle = 18730 

BW Util Bottlenecks: 
RCDc_limit = 30 
RCDWRc_limit = 0 
WTRc_limit = 36 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 36 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 18908 
n_nop = 18852 
Read = 20 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 3 
n_pre = 1 
n_ref = 0 
n_req = 17 
total_req = 52 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 52 
Row_Bus_Util =  0.000212 
CoL_Bus_Util = 0.002750 
Either_Row_CoL_Bus_Util = 0.002962 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.018828 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.018828
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=18908 n_nop=18858 n_act=2 n_pre=0 n_ref_event=0 n_req=16 n_rd=16 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.005077
n_activity=166 dram_eff=0.5783
bk0: 16a 18790i bk1: 16a 18771i bk2: 0a 18906i bk3: 0a 18908i bk4: 0a 18908i bk5: 0a 18908i bk6: 0a 18908i bk7: 0a 18908i bk8: 0a 18908i bk9: 0a 18908i bk10: 0a 18908i bk11: 0a 18908i bk12: 0a 18908i bk13: 0a 18908i bk14: 0a 18908i bk15: 0a 18909i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.868966
Bank_Level_Parallism_Col = 1.840278
Bank_Level_Parallism_Ready = 1.479167
write_to_read_ratio_blp_rw_average = 0.364583
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.005077 
total_CMD = 18908 
util_bw = 96 
Wasted_Col = 51 
Wasted_Row = 0 
Idle = 18761 

BW Util Bottlenecks: 
RCDc_limit = 18 
RCDWRc_limit = 0 
WTRc_limit = 37 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 37 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 18908 
n_nop = 18858 
Read = 16 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 16 
total_req = 48 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 48 
Row_Bus_Util =  0.000106 
CoL_Bus_Util = 0.002539 
Either_Row_CoL_Bus_Util = 0.002644 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.018828 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.018828
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=18908 n_nop=18858 n_act=2 n_pre=0 n_ref_event=0 n_req=16 n_rd=16 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.005077
n_activity=165 dram_eff=0.5818
bk0: 16a 18789i bk1: 16a 18773i bk2: 0a 18906i bk3: 0a 18908i bk4: 0a 18908i bk5: 0a 18908i bk6: 0a 18908i bk7: 0a 18908i bk8: 0a 18908i bk9: 0a 18908i bk10: 0a 18908i bk11: 0a 18908i bk12: 0a 18908i bk13: 0a 18908i bk14: 0a 18908i bk15: 0a 18909i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.875000
Bank_Level_Parallism_Col = 1.846154
Bank_Level_Parallism_Ready = 1.479167
write_to_read_ratio_blp_rw_average = 0.374126
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.005077 
total_CMD = 18908 
util_bw = 96 
Wasted_Col = 50 
Wasted_Row = 0 
Idle = 18762 

BW Util Bottlenecks: 
RCDc_limit = 18 
RCDWRc_limit = 0 
WTRc_limit = 36 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 36 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 18908 
n_nop = 18858 
Read = 16 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 16 
total_req = 48 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 48 
Row_Bus_Util =  0.000106 
CoL_Bus_Util = 0.002539 
Either_Row_CoL_Bus_Util = 0.002644 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.020044 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0200444
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=18908 n_nop=18858 n_act=2 n_pre=0 n_ref_event=0 n_req=16 n_rd=16 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.005077
n_activity=165 dram_eff=0.5818
bk0: 16a 18789i bk1: 16a 18773i bk2: 0a 18906i bk3: 0a 18908i bk4: 0a 18908i bk5: 0a 18908i bk6: 0a 18908i bk7: 0a 18908i bk8: 0a 18908i bk9: 0a 18908i bk10: 0a 18908i bk11: 0a 18908i bk12: 0a 18908i bk13: 0a 18908i bk14: 0a 18908i bk15: 0a 18909i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.875000
Bank_Level_Parallism_Col = 1.846154
Bank_Level_Parallism_Ready = 1.479167
write_to_read_ratio_blp_rw_average = 0.374126
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.005077 
total_CMD = 18908 
util_bw = 96 
Wasted_Col = 50 
Wasted_Row = 0 
Idle = 18762 

BW Util Bottlenecks: 
RCDc_limit = 18 
RCDWRc_limit = 0 
WTRc_limit = 36 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 36 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 18908 
n_nop = 18858 
Read = 16 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 16 
total_req = 48 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 48 
Row_Bus_Util =  0.000106 
CoL_Bus_Util = 0.002539 
Either_Row_CoL_Bus_Util = 0.002644 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.019304 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.019304

========= L2 cache stats =========
L2_cache_bank[0]: Access = 196, Miss = 5, Miss_rate = 0.026, Pending_hits = 7, Reservation_fails = 0
L2_cache_bank[1]: Access = 196, Miss = 5, Miss_rate = 0.026, Pending_hits = 7, Reservation_fails = 0
L2_cache_bank[2]: Access = 196, Miss = 5, Miss_rate = 0.026, Pending_hits = 7, Reservation_fails = 0
L2_cache_bank[3]: Access = 180, Miss = 5, Miss_rate = 0.028, Pending_hits = 7, Reservation_fails = 0
L2_cache_bank[4]: Access = 180, Miss = 5, Miss_rate = 0.028, Pending_hits = 7, Reservation_fails = 0
L2_cache_bank[5]: Access = 180, Miss = 5, Miss_rate = 0.028, Pending_hits = 7, Reservation_fails = 0
L2_cache_bank[6]: Access = 180, Miss = 5, Miss_rate = 0.028, Pending_hits = 7, Reservation_fails = 0
L2_cache_bank[7]: Access = 180, Miss = 5, Miss_rate = 0.028, Pending_hits = 7, Reservation_fails = 0
L2_cache_bank[8]: Access = 180, Miss = 5, Miss_rate = 0.028, Pending_hits = 7, Reservation_fails = 0
L2_cache_bank[9]: Access = 176, Miss = 4, Miss_rate = 0.023, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[10]: Access = 176, Miss = 4, Miss_rate = 0.023, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[11]: Access = 176, Miss = 4, Miss_rate = 0.023, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[12]: Access = 176, Miss = 4, Miss_rate = 0.023, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[13]: Access = 176, Miss = 4, Miss_rate = 0.023, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[14]: Access = 176, Miss = 4, Miss_rate = 0.023, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[15]: Access = 176, Miss = 4, Miss_rate = 0.023, Pending_hits = 4, Reservation_fails = 0
L2_total_cache_accesses = 2900
L2_total_cache_misses = 73
L2_total_cache_miss_rate = 0.0252
L2_total_cache_pending_hits = 91
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 896
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 32
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 32
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 32
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1792
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 32
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 32
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 48
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 9
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 27
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 32
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 960
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 1856
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 84
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.026
L2_cache_fill_port_util = 0.002

icnt_total_pkts_mem_to_simt=5156
icnt_total_pkts_simt_to_mem=5588
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 13.7714
	minimum = 6
	maximum = 64
Network latency average = 11.2529
	minimum = 6
	maximum = 63
Slowest packet = 110
Flit latency average = 11.9942
	minimum = 6
	maximum = 61
Slowest flit = 202
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00569577
	minimum = 0 (at node 36)
	maximum = 0.010655 (at node 16)
Accepted packet rate average = 0.00569577
	minimum = 0 (at node 36)
	maximum = 0.010655 (at node 16)
Injected flit rate average = 0.0105509
	minimum = 0 (at node 36)
	maximum = 0.0200825 (at node 16)
Accepted flit rate average= 0.0105509
	minimum = 0 (at node 36)
	maximum = 0.0178729 (at node 20)
Injected packet length average = 1.85241
Accepted packet length average = 1.85241
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 13.6085 (15 samples)
	minimum = 6 (15 samples)
	maximum = 64 (15 samples)
Network latency average = 11.1977 (15 samples)
	minimum = 6 (15 samples)
	maximum = 63 (15 samples)
Flit latency average = 11.8605 (15 samples)
	minimum = 6 (15 samples)
	maximum = 61 (15 samples)
Fragmentation average = 0 (15 samples)
	minimum = 0 (15 samples)
	maximum = 0 (15 samples)
Injected packet rate average = 0.0056693 (15 samples)
	minimum = 0 (15 samples)
	maximum = 0.0135431 (15 samples)
Accepted packet rate average = 0.0056693 (15 samples)
	minimum = 0 (15 samples)
	maximum = 0.0135431 (15 samples)
Injected flit rate average = 0.0104003 (15 samples)
	minimum = 0 (15 samples)
	maximum = 0.0269264 (15 samples)
Accepted flit rate average = 0.0104003 (15 samples)
	minimum = 0 (15 samples)
	maximum = 0.0217151 (15 samples)
Injected packet size average = 1.8345 (15 samples)
Accepted packet size average = 1.8345 (15 samples)
Hops average = 1 (15 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 2 sec (2 sec)
gpgpu_simulation_rate = 248960 (inst/sec)
gpgpu_simulation_rate = 5525 (cycle/sec)
gpgpu_silicon_slowdown = 290859x
Processing kernel /benchrun/accelsim-sass/cuda10-transpose/sm6_gtx1080/input-repeat1-dimx32-dimy32/results/traces/kernel-16.traceg
-kernel name = _Z17transposeDiagonalPfS_ii
-kernel id = 16
-grid dim = (2,2,1)
-block dim = (16,16,1)
-shmem = 1088
-nregs = 11
-binary version = 61
-cuda stream id = 0
-shmem base_addr = 0x00007f236b000000
-local mem base_addr = 0x00007f2369000000
-nvbit version = 1.5.5
-accelsim tracer version = 3
Header info loaded for kernel command : /benchrun/accelsim-sass/cuda10-transpose/sm6_gtx1080/input-repeat1-dimx32-dimy32/results/traces/kernel-16.traceg
launching kernel name: _Z17transposeDiagonalPfS_ii uid: 16
GPGPU-Sim uArch: Shader 0 bind to kernel 16 '_Z17transposeDiagonalPfS_ii'
thread block = 0,0,0
GPGPU-Sim uArch: Shader 1 bind to kernel 16 '_Z17transposeDiagonalPfS_ii'
thread block = 1,0,0
GPGPU-Sim uArch: Shader 2 bind to kernel 16 '_Z17transposeDiagonalPfS_ii'
thread block = 0,1,0
GPGPU-Sim uArch: Shader 3 bind to kernel 16 '_Z17transposeDiagonalPfS_ii'
thread block = 1,1,0
Destroy streams for kernel 16: size 0
kernel_name = _Z17transposeDiagonalPfS_ii 
kernel_launch_uid = 16 
gpu_sim_cycle = 1331
gpu_sim_insn = 67840
gpu_ipc =      50.9692
gpu_tot_sim_cycle = 12381
gpu_tot_sim_insn = 565760
gpu_tot_ipc =      45.6958
gpu_tot_issued_cta = 64
gpu_occupancy = 12.3536% 
gpu_tot_occupancy = 12.0879% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 57
partiton_level_parallism =       0.1142
partiton_level_parallism_total  =       0.2465
partiton_level_parallism_util =       1.6889
partiton_level_parallism_util_total  =       2.1463
L2_BW  =      10.8243 GB/Sec
L2_BW_total  =      23.3649 GB/Sec
gpu_total_sim_rate=282880

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 9088
	L1I_total_cache_misses = 862
	L1I_total_cache_miss_rate = 0.0949
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 8226
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 862
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 754
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 9088

Total_core_cache_fail_stats:
ctas_completed 64, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 
distro:
149, 148, 148, 147, 150, 149, 149, 148, 
gpgpu_n_tot_thrd_icount = 573440
gpgpu_n_tot_w_icount = 17920
gpgpu_n_stall_shd_mem = 3883
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 1024
gpgpu_n_mem_write_global = 1920
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 16384
gpgpu_n_store_insn = 16384
gpgpu_n_shmem_insn = 24576
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 960
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 1920
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1319	W0_Idle:59937	W0_Scoreboard:19605	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:17680
single_issue_nums: WS0:8018	WS1:8016	
dual_issue_nums: WS0:471	WS1:472	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 8192 {8:1024,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 105472 {40:1024,72:896,}
traffic_breakdown_coretomem[INST_ACC_R] = 864 {8:108,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 73728 {72:1024,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 15360 {8:1920,}
traffic_breakdown_memtocore[INST_ACC_R] = 14688 {136:108,}
maxmflatency = 290 
max_icnt2mem_latency = 16 
maxmrqlatency = 43 
max_icnt2sh_latency = 36 
averagemflatency = 144 
avg_icnt2mem_latency = 10 
avg_mrq_latency = 11 
avg_icnt2sh_latency = 7 
mrq_lat_table:54 	7 	8 	17 	37 	14 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	2842 	102 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	1369 	1681 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	2177 	441 	324 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	22 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       595       540         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:       812       812         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:       815       813         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:       816       815         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:      1014       819         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:       822       820         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:       826       824         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:       827       826         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  4.500000  4.500000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:  4.500000  4.500000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:  4.500000  4.500000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:  4.500000  4.500000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:  4.500000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:  8.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]:  8.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]:  8.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 137/25 = 5.480000
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        20        20         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        20        20         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:        20        20         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:        20        20         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:        20        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 292
min_bank_accesses = 0!
chip skew: 40/32 = 1.25
number of total write accesses:
dram[0]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 128
min_bank_accesses = 0!
chip skew: 16/16 = 1.00
average mf latency per bank:
dram[0]:        955       948    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:        944       931    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:        949       934    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:        950       936    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:        948      1106    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:       1109      1107    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[6]:       1114      1118    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[7]:       1108      1107    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        286       290         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:        263       289         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:        286       289         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:        286       290         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:        286       288         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:        286       289         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[6]:        285       289         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[7]:        286       289         0         0         0         0         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=21186 n_nop=21124 n_act=4 n_pre=2 n_ref_event=0 n_req=18 n_rd=24 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.005287
n_activity=258 dram_eff=0.4341
bk0: 20a 21038i bk1: 20a 21019i bk2: 0a 21183i bk3: 0a 21186i bk4: 0a 21186i bk5: 0a 21186i bk6: 0a 21186i bk7: 0a 21186i bk8: 0a 21186i bk9: 0a 21186i bk10: 0a 21186i bk11: 0a 21186i bk12: 0a 21186i bk13: 0a 21186i bk14: 0a 21186i bk15: 0a 21187i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.777778
Row_Buffer_Locality_read = 0.600000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.707692
Bank_Level_Parallism_Col = 1.672222
Bank_Level_Parallism_Ready = 1.410714
write_to_read_ratio_blp_rw_average = 0.291667
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.005287 
total_CMD = 21186 
util_bw = 112 
Wasted_Col = 75 
Wasted_Row = 12 
Idle = 20987 

BW Util Bottlenecks: 
RCDc_limit = 42 
RCDWRc_limit = 0 
WTRc_limit = 37 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 37 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 21186 
n_nop = 21124 
Read = 24 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 18 
total_req = 56 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 56 
Row_Bus_Util =  0.000283 
CoL_Bus_Util = 0.002643 
Either_Row_CoL_Bus_Util = 0.002926 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.018031 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0180308
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=21186 n_nop=21124 n_act=4 n_pre=2 n_ref_event=0 n_req=18 n_rd=24 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.005287
n_activity=278 dram_eff=0.4029
bk0: 20a 21045i bk1: 20a 21021i bk2: 0a 21184i bk3: 0a 21186i bk4: 0a 21186i bk5: 0a 21186i bk6: 0a 21186i bk7: 0a 21186i bk8: 0a 21186i bk9: 0a 21186i bk10: 0a 21186i bk11: 0a 21186i bk12: 0a 21186i bk13: 0a 21186i bk14: 0a 21186i bk15: 0a 21187i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.777778
Row_Buffer_Locality_read = 0.600000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.575610
Bank_Level_Parallism_Col = 1.629213
Bank_Level_Parallism_Ready = 1.375000
write_to_read_ratio_blp_rw_average = 0.303371
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.005287 
total_CMD = 21186 
util_bw = 112 
Wasted_Col = 74 
Wasted_Row = 24 
Idle = 20976 

BW Util Bottlenecks: 
RCDc_limit = 42 
RCDWRc_limit = 0 
WTRc_limit = 36 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 36 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 21186 
n_nop = 21124 
Read = 24 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 18 
total_req = 56 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 56 
Row_Bus_Util =  0.000283 
CoL_Bus_Util = 0.002643 
Either_Row_CoL_Bus_Util = 0.002926 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.005475 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00547531
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=21186 n_nop=21124 n_act=4 n_pre=2 n_ref_event=0 n_req=18 n_rd=24 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.005287
n_activity=270 dram_eff=0.4148
bk0: 20a 21038i bk1: 20a 21018i bk2: 0a 21184i bk3: 0a 21186i bk4: 0a 21186i bk5: 0a 21186i bk6: 0a 21186i bk7: 0a 21186i bk8: 0a 21186i bk9: 0a 21186i bk10: 0a 21186i bk11: 0a 21186i bk12: 0a 21186i bk13: 0a 21186i bk14: 0a 21186i bk15: 0a 21187i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.777778
Row_Buffer_Locality_read = 0.600000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.608696
Bank_Level_Parallism_Col = 1.672222
Bank_Level_Parallism_Ready = 1.410714
write_to_read_ratio_blp_rw_average = 0.291667
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.005287 
total_CMD = 21186 
util_bw = 112 
Wasted_Col = 75 
Wasted_Row = 24 
Idle = 20975 

BW Util Bottlenecks: 
RCDc_limit = 42 
RCDWRc_limit = 0 
WTRc_limit = 37 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 37 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 21186 
n_nop = 21124 
Read = 24 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 18 
total_req = 56 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 56 
Row_Bus_Util =  0.000283 
CoL_Bus_Util = 0.002643 
Either_Row_CoL_Bus_Util = 0.002926 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.017087 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0170868
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=21186 n_nop=21124 n_act=4 n_pre=2 n_ref_event=0 n_req=18 n_rd=24 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.005287
n_activity=269 dram_eff=0.4164
bk0: 20a 21037i bk1: 20a 21020i bk2: 0a 21184i bk3: 0a 21186i bk4: 0a 21186i bk5: 0a 21186i bk6: 0a 21186i bk7: 0a 21186i bk8: 0a 21186i bk9: 0a 21186i bk10: 0a 21186i bk11: 0a 21186i bk12: 0a 21186i bk13: 0a 21186i bk14: 0a 21186i bk15: 0a 21187i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.777778
Row_Buffer_Locality_read = 0.600000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.611650
Bank_Level_Parallism_Col = 1.675978
Bank_Level_Parallism_Ready = 1.410714
write_to_read_ratio_blp_rw_average = 0.298883
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.005287 
total_CMD = 21186 
util_bw = 112 
Wasted_Col = 74 
Wasted_Row = 24 
Idle = 20976 

BW Util Bottlenecks: 
RCDc_limit = 42 
RCDWRc_limit = 0 
WTRc_limit = 36 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 36 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 21186 
n_nop = 21124 
Read = 24 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 18 
total_req = 56 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 56 
Row_Bus_Util =  0.000283 
CoL_Bus_Util = 0.002643 
Either_Row_CoL_Bus_Util = 0.002926 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.017512 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0175116
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=21186 n_nop=21130 n_act=3 n_pre=1 n_ref_event=0 n_req=17 n_rd=20 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.004909
n_activity=217 dram_eff=0.4793
bk0: 20a 21037i bk1: 16a 21049i bk2: 0a 21184i bk3: 0a 21186i bk4: 0a 21186i bk5: 0a 21186i bk6: 0a 21186i bk7: 0a 21186i bk8: 0a 21186i bk9: 0a 21186i bk10: 0a 21186i bk11: 0a 21186i bk12: 0a 21186i bk13: 0a 21186i bk14: 0a 21186i bk15: 0a 21187i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.823529
Row_Buffer_Locality_read = 0.666667
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.725714
Bank_Level_Parallism_Col = 1.751553
Bank_Level_Parallism_Ready = 1.442308
write_to_read_ratio_blp_rw_average = 0.326087
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.004909 
total_CMD = 21186 
util_bw = 104 
Wasted_Col = 62 
Wasted_Row = 12 
Idle = 21008 

BW Util Bottlenecks: 
RCDc_limit = 30 
RCDWRc_limit = 0 
WTRc_limit = 36 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 36 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 21186 
n_nop = 21130 
Read = 20 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 3 
n_pre = 1 
n_ref = 0 
n_req = 17 
total_req = 52 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 52 
Row_Bus_Util =  0.000189 
CoL_Bus_Util = 0.002454 
Either_Row_CoL_Bus_Util = 0.002643 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.016804 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0168035
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=21186 n_nop=21136 n_act=2 n_pre=0 n_ref_event=0 n_req=16 n_rd=16 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.004531
n_activity=166 dram_eff=0.5783
bk0: 16a 21068i bk1: 16a 21049i bk2: 0a 21184i bk3: 0a 21186i bk4: 0a 21186i bk5: 0a 21186i bk6: 0a 21186i bk7: 0a 21186i bk8: 0a 21186i bk9: 0a 21186i bk10: 0a 21186i bk11: 0a 21186i bk12: 0a 21186i bk13: 0a 21186i bk14: 0a 21186i bk15: 0a 21187i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.868966
Bank_Level_Parallism_Col = 1.840278
Bank_Level_Parallism_Ready = 1.479167
write_to_read_ratio_blp_rw_average = 0.364583
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.004531 
total_CMD = 21186 
util_bw = 96 
Wasted_Col = 51 
Wasted_Row = 0 
Idle = 21039 

BW Util Bottlenecks: 
RCDc_limit = 18 
RCDWRc_limit = 0 
WTRc_limit = 37 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 37 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 21186 
n_nop = 21136 
Read = 16 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 16 
total_req = 48 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 48 
Row_Bus_Util =  0.000094 
CoL_Bus_Util = 0.002266 
Either_Row_CoL_Bus_Util = 0.002360 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.016804 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0168035
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=21186 n_nop=21136 n_act=2 n_pre=0 n_ref_event=0 n_req=16 n_rd=16 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.004531
n_activity=165 dram_eff=0.5818
bk0: 16a 21067i bk1: 16a 21051i bk2: 0a 21184i bk3: 0a 21186i bk4: 0a 21186i bk5: 0a 21186i bk6: 0a 21186i bk7: 0a 21186i bk8: 0a 21186i bk9: 0a 21186i bk10: 0a 21186i bk11: 0a 21186i bk12: 0a 21186i bk13: 0a 21186i bk14: 0a 21186i bk15: 0a 21187i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.875000
Bank_Level_Parallism_Col = 1.846154
Bank_Level_Parallism_Ready = 1.479167
write_to_read_ratio_blp_rw_average = 0.374126
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.004531 
total_CMD = 21186 
util_bw = 96 
Wasted_Col = 50 
Wasted_Row = 0 
Idle = 21040 

BW Util Bottlenecks: 
RCDc_limit = 18 
RCDWRc_limit = 0 
WTRc_limit = 36 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 36 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 21186 
n_nop = 21136 
Read = 16 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 16 
total_req = 48 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 48 
Row_Bus_Util =  0.000094 
CoL_Bus_Util = 0.002266 
Either_Row_CoL_Bus_Util = 0.002360 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.017889 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0178892
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=21186 n_nop=21136 n_act=2 n_pre=0 n_ref_event=0 n_req=16 n_rd=16 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.004531
n_activity=165 dram_eff=0.5818
bk0: 16a 21067i bk1: 16a 21051i bk2: 0a 21184i bk3: 0a 21186i bk4: 0a 21186i bk5: 0a 21186i bk6: 0a 21186i bk7: 0a 21186i bk8: 0a 21186i bk9: 0a 21186i bk10: 0a 21186i bk11: 0a 21186i bk12: 0a 21186i bk13: 0a 21186i bk14: 0a 21186i bk15: 0a 21187i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.875000
Bank_Level_Parallism_Col = 1.846154
Bank_Level_Parallism_Ready = 1.479167
write_to_read_ratio_blp_rw_average = 0.374126
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.004531 
total_CMD = 21186 
util_bw = 96 
Wasted_Col = 50 
Wasted_Row = 0 
Idle = 21040 

BW Util Bottlenecks: 
RCDc_limit = 18 
RCDWRc_limit = 0 
WTRc_limit = 36 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 36 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 21186 
n_nop = 21136 
Read = 16 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 16 
total_req = 48 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 48 
Row_Bus_Util =  0.000094 
CoL_Bus_Util = 0.002266 
Either_Row_CoL_Bus_Util = 0.002360 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.017228 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0172284

========= L2 cache stats =========
L2_cache_bank[0]: Access = 204, Miss = 5, Miss_rate = 0.025, Pending_hits = 7, Reservation_fails = 0
L2_cache_bank[1]: Access = 204, Miss = 5, Miss_rate = 0.025, Pending_hits = 7, Reservation_fails = 0
L2_cache_bank[2]: Access = 204, Miss = 5, Miss_rate = 0.025, Pending_hits = 7, Reservation_fails = 0
L2_cache_bank[3]: Access = 192, Miss = 5, Miss_rate = 0.026, Pending_hits = 7, Reservation_fails = 0
L2_cache_bank[4]: Access = 192, Miss = 5, Miss_rate = 0.026, Pending_hits = 7, Reservation_fails = 0
L2_cache_bank[5]: Access = 192, Miss = 5, Miss_rate = 0.026, Pending_hits = 7, Reservation_fails = 0
L2_cache_bank[6]: Access = 192, Miss = 5, Miss_rate = 0.026, Pending_hits = 7, Reservation_fails = 0
L2_cache_bank[7]: Access = 192, Miss = 5, Miss_rate = 0.026, Pending_hits = 7, Reservation_fails = 0
L2_cache_bank[8]: Access = 192, Miss = 5, Miss_rate = 0.026, Pending_hits = 7, Reservation_fails = 0
L2_cache_bank[9]: Access = 184, Miss = 4, Miss_rate = 0.022, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[10]: Access = 184, Miss = 4, Miss_rate = 0.022, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[11]: Access = 184, Miss = 4, Miss_rate = 0.022, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[12]: Access = 184, Miss = 4, Miss_rate = 0.022, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[13]: Access = 184, Miss = 4, Miss_rate = 0.022, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[14]: Access = 184, Miss = 4, Miss_rate = 0.022, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[15]: Access = 184, Miss = 4, Miss_rate = 0.022, Pending_hits = 4, Reservation_fails = 0
L2_total_cache_accesses = 3052
L2_total_cache_misses = 73
L2_total_cache_miss_rate = 0.0239
L2_total_cache_pending_hits = 91
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 960
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 32
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 32
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 32
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1856
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 32
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 32
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 72
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 9
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 27
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 32
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1024
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 1920
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 108
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.025
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=5532
icnt_total_pkts_simt_to_mem=5868
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 13.7331
	minimum = 6
	maximum = 64
Network latency average = 11.2759
	minimum = 6
	maximum = 63
Slowest packet = 110
Flit latency average = 11.9824
	minimum = 6
	maximum = 61
Slowest flit = 202
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00534993
	minimum = 0 (at node 36)
	maximum = 0.010912 (at node 0)
Accepted packet rate average = 0.00534993
	minimum = 0 (at node 36)
	maximum = 0.010912 (at node 0)
Injected flit rate average = 0.00999167
	minimum = 0 (at node 36)
	maximum = 0.0207283 (at node 0)
Accepted flit rate average= 0.00999167
	minimum = 0 (at node 36)
	maximum = 0.018099 (at node 0)
Injected packet length average = 1.86763
Accepted packet length average = 1.86763
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 13.6163 (16 samples)
	minimum = 6 (16 samples)
	maximum = 64 (16 samples)
Network latency average = 11.2026 (16 samples)
	minimum = 6 (16 samples)
	maximum = 63 (16 samples)
Flit latency average = 11.8682 (16 samples)
	minimum = 6 (16 samples)
	maximum = 61 (16 samples)
Fragmentation average = 0 (16 samples)
	minimum = 0 (16 samples)
	maximum = 0 (16 samples)
Injected packet rate average = 0.00564934 (16 samples)
	minimum = 0 (16 samples)
	maximum = 0.0133786 (16 samples)
Accepted packet rate average = 0.00564934 (16 samples)
	minimum = 0 (16 samples)
	maximum = 0.0133786 (16 samples)
Injected flit rate average = 0.0103748 (16 samples)
	minimum = 0 (16 samples)
	maximum = 0.026539 (16 samples)
Accepted flit rate average = 0.0103748 (16 samples)
	minimum = 0 (16 samples)
	maximum = 0.0214891 (16 samples)
Injected packet size average = 1.83646 (16 samples)
Accepted packet size average = 1.83646 (16 samples)
Hops average = 1 (16 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 2 sec (2 sec)
gpgpu_simulation_rate = 282880 (inst/sec)
gpgpu_simulation_rate = 6190 (cycle/sec)
gpgpu_silicon_slowdown = 259612x
GPGPU-Sim: *** simulation thread exiting ***
GPGPU-Sim: *** exit detected ***
