Info: Starting: Create HDL design files for synthesis
Info: ip-generate --project-directory=C:\Users\user\Downloads\ao486-trunk\ao486\syn\soc --output-directory=C:\Users\user\Downloads\ao486-trunk\ao486\syn\soc\system\synthesis --file-set=QUARTUS_SYNTH --report-file=html:C:\Users\user\Downloads\ao486-trunk\ao486\syn\soc\system\system.html --report-file=sopcinfo:C:\Users\user\Downloads\ao486-trunk\ao486\syn\soc\system.sopcinfo --report-file=cmp:C:\Users\user\Downloads\ao486-trunk\ao486\syn\soc\system\system.cmp --report-file=qip:C:\Users\user\Downloads\ao486-trunk\ao486\syn\soc\system\synthesis\system.qip --report-file=svd:C:\Users\user\Downloads\ao486-trunk\ao486\syn\soc\system\synthesis\system.svd --report-file=regmap:C:\Users\user\Downloads\ao486-trunk\ao486\syn\soc\system\synthesis\system.regmap --report-file=xml:C:\Users\user\Downloads\ao486-trunk\ao486\syn\soc\system\system.xml --report-file=debuginfo:C:\Users\user\Downloads\ao486-trunk\ao486\syn\soc\system\synthesis\system.debuginfo --system-info=DEVICE_FAMILY="Cyclone IV E" --system-info=DEVICE=EP4CE115F29C7 --system-info=DEVICE_SPEEDGRADE=7 --component-file=C:\Users\user\Downloads\ao486-trunk\ao486\syn\soc\system.qsys --language=VERILOG
Progress: Loading soc/system.qsys
Progress: Reading input file
Progress: Adding clk_sys [clock_source 14.0]
Progress: Parameterizing module clk_sys
Progress: Adding ao486 [ao486 1.0]
Progress: Parameterizing module ao486
Progress: Adding nios2 [altera_nios2_qsys 14.0]
Progress: Parameterizing module nios2
Progress: Adding onchip_for_nios2 [altera_avalon_onchip_memory2 14.0]
Progress: Parameterizing module onchip_for_nios2
Progress: Adding jtag_uart [altera_avalon_jtag_uart 14.0]
Progress: Parameterizing module jtag_uart
Progress: Adding pc_bus [pc_bus 1.0]
Progress: Parameterizing module pc_bus
Progress: Adding vga [vga 1.0]
Progress: Parameterizing module vga
Progress: Adding clk_vga [clock_source 14.0]
Progress: Parameterizing module clk_vga
Progress: Adding sdram [altera_avalon_new_sdram_controller 14.0]
Progress: Parameterizing module sdram
Progress: Adding sound [sound 1.0]
Progress: Parameterizing module sound
Progress: Adding clk_sound [clock_source 14.0]
Progress: Parameterizing module clk_sound
Progress: Adding rtc [rtc 1.0]
Progress: Parameterizing module rtc
Progress: Adding pit [pit 1.0]
Progress: Parameterizing module pit
Progress: Adding pic [pic 1.0]
Progress: Parameterizing module pic
Progress: Adding hdd [hdd 1.0]
Progress: Parameterizing module hdd
Progress: Adding floppy [floppy 1.0]
Progress: Parameterizing module floppy
Progress: Adding pc_dma [pc_dma 1.0]
Progress: Parameterizing module pc_dma
Progress: Adding pio_input [altera_avalon_pio 14.0]
Progress: Parameterizing module pio_input
Progress: Adding reset_only_ao486 [altera_reset_controller 14.0]
Progress: Parameterizing module reset_only_ao486
Progress: Adding pio_output [altera_avalon_pio 14.0]
Progress: Parameterizing module pio_output
Progress: Adding reset_sys [altera_reset_controller 14.0]
Progress: Parameterizing module reset_sys
Progress: Adding driver_sound [driver_sound 1.0]
Progress: Parameterizing module driver_sound
Progress: Adding ps2 [ps2 1.0]
Progress: Parameterizing module ps2
Progress: Adding driver_sd [driver_sd 2.0]
Progress: Parameterizing module driver_sd
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: system.nios2: Please note that for early evaluation, preview versions of new Nios II Gen2 Processors are available with this release.
Info: system.pio_input: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: system: Generating system "system" for QUARTUS_SYNTH
Info: Inserting clock-crossing logic between cmd_demux.src3 and cmd_mux_003.sink0
Info: Inserting clock-crossing logic between rsp_demux_003.src0 and rsp_mux.sink3
Info: Inserting clock-crossing logic between ao486_avalon_io_to_vga_io_b_cmd_width_adapter.src and cmd_mux_019.sink0
Info: Inserting clock-crossing logic between ao486_avalon_io_to_vga_io_c_cmd_width_adapter.src and cmd_mux_020.sink0
Info: Inserting clock-crossing logic between ao486_avalon_io_to_vga_io_d_cmd_width_adapter.src and cmd_mux_021.sink0
Info: Inserting clock-crossing logic between vga_io_b_to_ao486_avalon_io_rsp_width_adapter.src and rsp_mux_007.sink4
Info: Inserting clock-crossing logic between vga_io_c_to_ao486_avalon_io_rsp_width_adapter.src and rsp_mux_007.sink5
Info: Inserting clock-crossing logic between vga_io_d_to_ao486_avalon_io_rsp_width_adapter.src and rsp_mux_007.sink6
Info: Interconnect is inserted between master pc_bus.avalon_vga_master and slave vga.mem because the master has address signal 32 bit wide, but the slave is 17 bit wide.
Info: Interconnect is inserted between master pc_bus.avalon_vga_master and slave vga.mem because the master has byteenable signal 4 bit wide, but the slave is 0 bit wide.
Info: Interconnect is inserted between master pc_bus.avalon_vga_master and slave vga.mem because the master has readdata signal 32 bit wide, but the slave is 8 bit wide.
Info: Interconnect is inserted between master pc_bus.avalon_vga_master and slave vga.mem because the master has writedata signal 32 bit wide, but the slave is 8 bit wide.
Info: Interconnect is inserted between master pc_bus.avalon_vga_master and slave vga.mem because the master has waitrequest signal 1 bit wide, but the slave is 0 bit wide.
Info: Interconnect is inserted between master pc_bus.avalon_vga_master and slave vga.mem because the master has readdatavalid signal 1 bit wide, but the slave is 0 bit wide.
Info: Interconnect is inserted between master pc_bus.avalon_vga_master and slave vga.mem because the master has burstcount signal 3 bit wide, but the slave is 0 bit wide.
Info: Interconnect is inserted between master pc_bus.avalon_vga_master and slave vga.mem because they have different clock source.
Info: Inserting clock-crossing logic between cmd_demux.src0 and cmd_mux.sink0
Info: Inserting clock-crossing logic between rsp_demux.src0 and rsp_mux.sink0
Info: Interconnect is inserted between master ao486.avalon_memory and slave pc_bus.mem because the master has address signal 32 bit wide, but the slave is 30 bit wide.
Info: Interconnect is inserted between master sound.sound_master and slave driver_sound.sound_slave because the master has address signal 3 bit wide, but the slave is 0 bit wide.
Info: Interconnect is inserted between master sound.sound_master and slave driver_sound.sound_slave because the master has waitrequest signal 1 bit wide, but the slave is 0 bit wide.
Info: Interconnect is inserted between master sound.sound_master and slave driver_sound.sound_slave because they have different clock source.
Info: Inserting clock-crossing logic between cmd_demux.src0 and cmd_mux.sink0
Info: Inserting clock-crossing logic between rsp_demux.src0 and rsp_mux.sink0
Info: ao486: "system" instantiated ao486 "ao486"
Info: nios2: Starting RTL generation for module 'system_nios2'
Info: nios2:   Generation command is [exec C:/altera/14.0/quartus/bin64/eperlcmd.exe -I C:/altera/14.0/quartus/bin64/perl/lib -I C:/altera/14.0/quartus/sopc_builder/bin/europa -I C:/altera/14.0/quartus/sopc_builder/bin/perl_lib -I C:/altera/14.0/quartus/sopc_builder/bin -I C:/altera/14.0/quartus/../ip/altera/nios2_ip/altera_nios2/cpu_lib -I C:/altera/14.0/quartus/../ip/altera/nios2_ip/altera_nios2/nios_lib -I C:/altera/14.0/quartus/../ip/altera/nios2_ip/altera_nios2 -I C:/altera/14.0/quartus/../ip/altera/nios2_ip/altera_nios2 -- C:/altera/14.0/quartus/../ip/altera/nios2_ip/altera_nios2/generate_rtl.epl --name=system_nios2 --dir=C:/Users/user/AppData/Local/Temp/alt8694_4009350518298784487.dir/0002_nios2_gen/ --quartus_bindir=C:/altera/14.0/quartus/bin64 --verilog --config=C:/Users/user/AppData/Local/Temp/alt8694_4009350518298784487.dir/0002_nios2_gen//system_nios2_processor_configuration.pl  --do_build_sim=0  ]
Info: nios2: # 2021.03.08 12:40:38 (*) Starting Nios II generation
Info: nios2: # 2021.03.08 12:40:38 (*)   Checking for plaintext license.
Info: nios2: # 2021.03.08 12:40:40 (*)   Couldn't query license setup in Quartus directory C:/altera/14.0/quartus/bin64
Info: nios2: # 2021.03.08 12:40:40 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable
Info: nios2: # 2021.03.08 12:40:40 (*)   LM_LICENSE_FILE environment variable is empty
Info: nios2: # 2021.03.08 12:40:40 (*)   Plaintext license not found.
Info: nios2: # 2021.03.08 12:40:40 (*)   No license required to generate encrypted Nios II/e.
Info: nios2: # 2021.03.08 12:40:40 (*)   Elaborating CPU configuration settings
Info: nios2: # 2021.03.08 12:40:40 (*)   Creating all objects for CPU
Info: nios2: # 2021.03.08 12:40:41 (*)   Generating RTL from CPU objects
Info: nios2: # 2021.03.08 12:40:41 (*)   Creating plain-text RTL
Info: nios2: # 2021.03.08 12:40:43 (*) Done Nios II generation
Info: nios2: Done RTL generation for module 'system_nios2'
Info: nios2: "system" instantiated altera_nios2_qsys "nios2"
Info: onchip_for_nios2: Starting RTL generation for module 'system_onchip_for_nios2'
Info: onchip_for_nios2:   Generation command is [exec C:/altera/14.0/quartus/bin64/perl/bin/perl.exe -I C:/altera/14.0/quartus/bin64/perl/lib -I C:/altera/14.0/quartus/sopc_builder/bin/europa -I C:/altera/14.0/quartus/sopc_builder/bin/perl_lib -I C:/altera/14.0/quartus/sopc_builder/bin -I C:/altera/14.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/14.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/altera/14.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=system_onchip_for_nios2 --dir=C:/Users/user/AppData/Local/Temp/alt8694_4009350518298784487.dir/0003_onchip_for_nios2_gen/ --quartus_dir=C:/altera/14.0/quartus --verilog --config=C:/Users/user/AppData/Local/Temp/alt8694_4009350518298784487.dir/0003_onchip_for_nios2_gen//system_onchip_for_nios2_component_configuration.pl  --do_build_sim=0  ]
Info: onchip_for_nios2: Done RTL generation for module 'system_onchip_for_nios2'
Info: onchip_for_nios2: "system" instantiated altera_avalon_onchip_memory2 "onchip_for_nios2"
Info: jtag_uart: Starting RTL generation for module 'system_jtag_uart'
Info: jtag_uart:   Generation command is [exec C:/altera/14.0/quartus/bin64/perl/bin/perl.exe -I C:/altera/14.0/quartus/bin64/perl/lib -I C:/altera/14.0/quartus/sopc_builder/bin/europa -I C:/altera/14.0/quartus/sopc_builder/bin/perl_lib -I C:/altera/14.0/quartus/sopc_builder/bin -I C:/altera/14.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/14.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/altera/14.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=system_jtag_uart --dir=C:/Users/user/AppData/Local/Temp/alt8694_4009350518298784487.dir/0004_jtag_uart_gen/ --quartus_dir=C:/altera/14.0/quartus --verilog --config=C:/Users/user/AppData/Local/Temp/alt8694_4009350518298784487.dir/0004_jtag_uart_gen//system_jtag_uart_component_configuration.pl  --do_build_sim=0  ]
Info: jtag_uart: Done RTL generation for module 'system_jtag_uart'
Info: jtag_uart: "system" instantiated altera_avalon_jtag_uart "jtag_uart"
Info: pc_bus: "system" instantiated pc_bus "pc_bus"
Info: vga: "system" instantiated vga "vga"
Info: sdram: Starting RTL generation for module 'system_sdram'
Info: sdram:   Generation command is [exec C:/altera/14.0/quartus/bin64/perl/bin/perl.exe -I C:/altera/14.0/quartus/bin64/perl/lib -I C:/altera/14.0/quartus/sopc_builder/bin/europa -I C:/altera/14.0/quartus/sopc_builder/bin/perl_lib -I C:/altera/14.0/quartus/sopc_builder/bin -I C:/altera/14.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/14.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller -- C:/altera/14.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller/generate_rtl.pl --name=system_sdram --dir=C:/Users/user/AppData/Local/Temp/alt8694_4009350518298784487.dir/0007_sdram_gen/ --quartus_dir=C:/altera/14.0/quartus --verilog --config=C:/Users/user/AppData/Local/Temp/alt8694_4009350518298784487.dir/0007_sdram_gen//system_sdram_component_configuration.pl  --do_build_sim=0  ]
Info: sdram: Done RTL generation for module 'system_sdram'
Info: sdram: "system" instantiated altera_avalon_new_sdram_controller "sdram"
Info: sound: "system" instantiated sound "sound"
Info: rtc: "system" instantiated rtc "rtc"
Info: pit: "system" instantiated pit "pit"
Info: pic: "system" instantiated pic "pic"
Info: hdd: "system" instantiated hdd "hdd"
Info: floppy: "system" instantiated floppy "floppy"
Info: pc_dma: "system" instantiated pc_dma "pc_dma"
Info: pio_input: Starting RTL generation for module 'system_pio_input'
Info: pio_input:   Generation command is [exec C:/altera/14.0/quartus/bin64/perl/bin/perl.exe -I C:/altera/14.0/quartus/bin64/perl/lib -I C:/altera/14.0/quartus/sopc_builder/bin/europa -I C:/altera/14.0/quartus/sopc_builder/bin/perl_lib -I C:/altera/14.0/quartus/sopc_builder/bin -I C:/altera/14.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/14.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/altera/14.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=system_pio_input --dir=C:/Users/user/AppData/Local/Temp/alt8694_4009350518298784487.dir/0015_pio_input_gen/ --quartus_dir=C:/altera/14.0/quartus --verilog --config=C:/Users/user/AppData/Local/Temp/alt8694_4009350518298784487.dir/0015_pio_input_gen//system_pio_input_component_configuration.pl  --do_build_sim=0  ]
Info: pio_input: Done RTL generation for module 'system_pio_input'
Info: pio_input: "system" instantiated altera_avalon_pio "pio_input"
Info: reset_only_ao486: "system" instantiated altera_reset_controller "reset_only_ao486"
Info: pio_output: Starting RTL generation for module 'system_pio_output'
Info: pio_output:   Generation command is [exec C:/altera/14.0/quartus/bin64/perl/bin/perl.exe -I C:/altera/14.0/quartus/bin64/perl/lib -I C:/altera/14.0/quartus/sopc_builder/bin/europa -I C:/altera/14.0/quartus/sopc_builder/bin/perl_lib -I C:/altera/14.0/quartus/sopc_builder/bin -I C:/altera/14.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/14.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/altera/14.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=system_pio_output --dir=C:/Users/user/AppData/Local/Temp/alt8694_4009350518298784487.dir/0017_pio_output_gen/ --quartus_dir=C:/altera/14.0/quartus --verilog --config=C:/Users/user/AppData/Local/Temp/alt8694_4009350518298784487.dir/0017_pio_output_gen//system_pio_output_component_configuration.pl  --do_build_sim=0  ]
Info: pio_output: Done RTL generation for module 'system_pio_output'
Info: pio_output: "system" instantiated altera_avalon_pio "pio_output"
Info: driver_sound: "system" instantiated driver_sound "driver_sound"
Info: ps2: "system" instantiated ps2 "ps2"
Info: driver_sd: "system" instantiated driver_sd "driver_sd"
Info: mm_interconnect_0: "system" instantiated altera_mm_interconnect "mm_interconnect_0"
Info: mm_interconnect_1: "system" instantiated altera_mm_interconnect "mm_interconnect_1"
Info: mm_interconnect_2: "system" instantiated altera_mm_interconnect "mm_interconnect_2"
Info: mm_interconnect_3: "system" instantiated altera_mm_interconnect "mm_interconnect_3"
Info: irq_mapper: "system" instantiated altera_irq_mapper "irq_mapper"
Info: irq_mapper_001: "system" instantiated altera_irq_mapper "irq_mapper_001"
Info: nios2_data_master_translator: "mm_interconnect_0" instantiated altera_merlin_master_translator "nios2_data_master_translator"
Info: nios2_jtag_debug_module_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "nios2_jtag_debug_module_translator"
Info: nios2_data_master_agent: "mm_interconnect_0" instantiated altera_merlin_master_agent "nios2_data_master_agent"
Info: nios2_jtag_debug_module_agent: "mm_interconnect_0" instantiated altera_merlin_slave_agent "nios2_jtag_debug_module_agent"
Info: nios2_jtag_debug_module_agent_rsp_fifo: "mm_interconnect_0" instantiated altera_avalon_sc_fifo "nios2_jtag_debug_module_agent_rsp_fifo"
Info: router: "mm_interconnect_0" instantiated altera_merlin_router "router"
Info: router_001: "mm_interconnect_0" instantiated altera_merlin_router "router_001"
Info: router_003: "mm_interconnect_0" instantiated altera_merlin_router "router_003"
Info: router_004: "mm_interconnect_0" instantiated altera_merlin_router "router_004"
Info: router_005: "mm_interconnect_0" instantiated altera_merlin_router "router_005"
Info: router_006: "mm_interconnect_0" instantiated altera_merlin_router "router_006"
Info: router_007: "mm_interconnect_0" instantiated altera_merlin_router "router_007"
Info: router_008: "mm_interconnect_0" instantiated altera_merlin_router "router_008"
Info: router_009: "mm_interconnect_0" instantiated altera_merlin_router "router_009"
Info: router_010: "mm_interconnect_0" instantiated altera_merlin_router "router_010"
Info: router_011: "mm_interconnect_0" instantiated altera_merlin_router "router_011"
Info: router_018: "mm_interconnect_0" instantiated altera_merlin_router "router_018"
Info: router_020: "mm_interconnect_0" instantiated altera_merlin_router "router_020"
Info: router_021: "mm_interconnect_0" instantiated altera_merlin_router "router_021"
Info: router_022: "mm_interconnect_0" instantiated altera_merlin_router "router_022"
Info: router_023: "mm_interconnect_0" instantiated altera_merlin_router "router_023"
Info: router_024: "mm_interconnect_0" instantiated altera_merlin_router "router_024"
Info: router_027: "mm_interconnect_0" instantiated altera_merlin_router "router_027"
Info: router_036: "mm_interconnect_0" instantiated altera_merlin_router "router_036"
Info: driver_sd_avalon_master_0_limiter: "mm_interconnect_0" instantiated altera_merlin_traffic_limiter "driver_sd_avalon_master_0_limiter"
Info: Reusing file C:/Users/user/Downloads/ao486-trunk/ao486/syn/soc/system/synthesis/submodules/altera_avalon_sc_fifo.v
Info: sdram_s1_burst_adapter: "mm_interconnect_0" instantiated altera_merlin_burst_adapter "sdram_s1_burst_adapter"
Info: Reusing file C:/Users/user/Downloads/ao486-trunk/ao486/syn/soc/system/synthesis/submodules/altera_avalon_st_pipeline_base.v
Info: cmd_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: cmd_demux_001: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux_001"
Info: cmd_demux_004: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux_004"
Info: cmd_demux_005: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux_005"
Info: cmd_demux_006: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux_006"
Info: cmd_demux_007: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux_007"
Info: cmd_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux"
Info: cmd_mux_001: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux_001"
Info: Reusing file C:/Users/user/Downloads/ao486-trunk/ao486/syn/soc/system/synthesis/submodules/altera_merlin_arbitrator.sv
Info: cmd_mux_002: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux_002"
Info: Reusing file C:/Users/user/Downloads/ao486-trunk/ao486/syn/soc/system/synthesis/submodules/altera_merlin_arbitrator.sv
Info: cmd_mux_003: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux_003"
Info: Reusing file C:/Users/user/Downloads/ao486-trunk/ao486/syn/soc/system/synthesis/submodules/altera_merlin_arbitrator.sv
Info: cmd_mux_012: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux_012"
Info: Reusing file C:/Users/user/Downloads/ao486-trunk/ao486/syn/soc/system/synthesis/submodules/altera_merlin_arbitrator.sv
Info: cmd_mux_014: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux_014"
Info: Reusing file C:/Users/user/Downloads/ao486-trunk/ao486/syn/soc/system/synthesis/submodules/altera_merlin_arbitrator.sv
Info: cmd_mux_019: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux_019"
Info: Reusing file C:/Users/user/Downloads/ao486-trunk/ao486/syn/soc/system/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_demux_001: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux_001"
Info: rsp_demux_003: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux_003"
Info: rsp_demux_012: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux_012"
Info: rsp_demux_019: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux_019"
Info: rsp_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux"
Info: Reusing file C:/Users/user/Downloads/ao486-trunk/ao486/syn/soc/system/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_mux_001: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux_001"
Info: Reusing file C:/Users/user/Downloads/ao486-trunk/ao486/syn/soc/system/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_mux_004: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux_004"
Info: Reusing file C:/Users/user/Downloads/ao486-trunk/ao486/syn/soc/system/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_mux_005: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux_005"
Info: Reusing file C:/Users/user/Downloads/ao486-trunk/ao486/syn/soc/system/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_mux_006: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux_006"
Info: Reusing file C:/Users/user/Downloads/ao486-trunk/ao486/syn/soc/system/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_mux_007: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux_007"
Info: Reusing file C:/Users/user/Downloads/ao486-trunk/ao486/syn/soc/system/synthesis/submodules/altera_merlin_arbitrator.sv
Info: pc_dma_avalon_master_to_sdram_s1_cmd_width_adapter: "mm_interconnect_0" instantiated altera_merlin_width_adapter "pc_dma_avalon_master_to_sdram_s1_cmd_width_adapter"
Info: Reusing file C:/Users/user/Downloads/ao486-trunk/ao486/syn/soc/system/synthesis/submodules/altera_merlin_address_alignment.sv
Info: Reusing file C:/Users/user/Downloads/ao486-trunk/ao486/syn/soc/system/synthesis/submodules/altera_merlin_burst_uncompressor.sv
Info: crosser: "mm_interconnect_0" instantiated altera_avalon_st_handshake_clock_crosser "crosser"
Info: Reusing file C:/Users/user/Downloads/ao486-trunk/ao486/syn/soc/system/synthesis/submodules/altera_avalon_st_pipeline_base.v
Info: router: "mm_interconnect_1" instantiated altera_merlin_router "router"
Info: router_001: "mm_interconnect_1" instantiated altera_merlin_router "router_001"
Info: cmd_demux: "mm_interconnect_1" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: cmd_mux: "mm_interconnect_1" instantiated altera_merlin_multiplexer "cmd_mux"
Info: Reusing file C:/Users/user/Downloads/ao486-trunk/ao486/syn/soc/system/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_demux: "mm_interconnect_1" instantiated altera_merlin_demultiplexer "rsp_demux"
Info: rsp_mux: "mm_interconnect_1" instantiated altera_merlin_multiplexer "rsp_mux"
Info: Reusing file C:/Users/user/Downloads/ao486-trunk/ao486/syn/soc/system/synthesis/submodules/altera_merlin_arbitrator.sv
Info: router: "mm_interconnect_3" instantiated altera_merlin_router "router"
Info: router_001: "mm_interconnect_3" instantiated altera_merlin_router "router_001"
Info: cmd_demux: "mm_interconnect_3" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: cmd_mux: "mm_interconnect_3" instantiated altera_merlin_multiplexer "cmd_mux"
Info: Reusing file C:/Users/user/Downloads/ao486-trunk/ao486/syn/soc/system/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_demux: "mm_interconnect_3" instantiated altera_merlin_demultiplexer "rsp_demux"
Info: rsp_mux: "mm_interconnect_3" instantiated altera_merlin_multiplexer "rsp_mux"
Info: Reusing file C:/Users/user/Downloads/ao486-trunk/ao486/syn/soc/system/synthesis/submodules/altera_merlin_arbitrator.sv
Info: system: Done "system" with 90 modules, 188 files
Info: ip-generate succeeded.
Info: Finished: Create HDL design files for synthesis
