\hypertarget{class_c_h_a_r2_s_t_d}{}\doxysection{CHAR2\+STD Package Reference}
\label{class_c_h_a_r2_s_t_d}\index{CHAR2STD@{CHAR2STD}}
{\bfseries Package $>$$>$ }\mbox{\hyperlink{class___c_h_a_r2_s_t_d}{CHAR2\+STD}}\newline
\doxysubsection*{Libraries}
 \begin{DoxyCompactItemize}
\item 
\mbox{\Hypertarget{class_c_h_a_r2_s_t_d_ae4f03c286607f3181e16b9aa12d0c6d4}\label{class_c_h_a_r2_s_t_d_ae4f03c286607f3181e16b9aa12d0c6d4}} 
\mbox{\hyperlink{class_c_h_a_r2_s_t_d_ae4f03c286607f3181e16b9aa12d0c6d4}{IEEE}} 
\end{DoxyCompactItemize}
\doxysubsection*{Use Clauses}
 \begin{DoxyCompactItemize}
\item 
\mbox{\Hypertarget{class_c_h_a_r2_s_t_d_aa4b2b25246a821511120e3149b003563}\label{class_c_h_a_r2_s_t_d_aa4b2b25246a821511120e3149b003563}} 
\mbox{\hyperlink{class_c_h_a_r2_s_t_d_aa4b2b25246a821511120e3149b003563}{STD\+\_\+\+LOGIC\+\_\+1164}}   
\end{DoxyCompactItemize}
\doxysubsection*{Constants}
 \doxysubsection*{Types}
 \begin{DoxyCompactItemize}
\item 
\mbox{\Hypertarget{class_c_h_a_r2_s_t_d_a62eaf74c64233db10e8f9c3a982a3e06}\label{class_c_h_a_r2_s_t_d_a62eaf74c64233db10e8f9c3a982a3e06}} 
\mbox{\hyperlink{class_c_h_a_r2_s_t_d_a62eaf74c64233db10e8f9c3a982a3e06}{T}} {\bfseries \textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{keywordtype}{CHARACTER}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{keywordflow}{range}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{NUL}\textcolor{vhdlchar}{ }\textcolor{keywordflow}{to}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{DEL}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{WORD}\textcolor{vhdlchar}{ }} 
\end{DoxyCompactItemize}
\doxysubsection*{Subtypes}
 \begin{DoxyCompactItemize}
\item 
\mbox{\Hypertarget{class_c_h_a_r2_s_t_d_afe9c3f4bf333bbbe4c7078dc7fd6662e}\label{class_c_h_a_r2_s_t_d_afe9c3f4bf333bbbe4c7078dc7fd6662e}} 
\mbox{\hyperlink{class_c_h_a_r2_s_t_d_afe9c3f4bf333bbbe4c7078dc7fd6662e}{WORD}} {\bfseries \textcolor{keywordtype}{STD\_LOGIC\_VECTOR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{7} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\end{DoxyCompactItemize}


The documentation for this design unit was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
WD6502 Computer.\+srcs/sources\+\_\+1/new/Char\+To\+Std\+Vec.\+vhd\end{DoxyCompactItemize}
