<?xml version="1.0" encoding="UTF-8"?>
<GenRun Id="synth_1" LaunchPart="xc7z020clg484-1" LaunchTime="1712355620" LaunchIncrCheckpoint="$PSRCDIR/utils_1/imports/synth_1/design_1_wrapper.dcp">
  <File Type="PA-TCL" Name="design_1_wrapper.tcl"/>
  <File Type="REPORTS-TCL" Name="design_1_wrapper_reports.tcl"/>
  <File Type="RDS-RDS" Name="design_1_wrapper.vds"/>
  <File Type="RDS-UTIL" Name="design_1_wrapper_utilization_synth.rpt"/>
  <File Type="RDS-UTIL-PB" Name="design_1_wrapper_utilization_synth.pb"/>
  <File Type="RDS-DCP" Name="design_1_wrapper.dcp"/>
  <FileSet Name="sources" Type="DesignSrcs" RelSrcDir="$PSRCDIR/sources_1" RelGenDir="$PGENDIR/sources_1">
    <Filter Type="Srcs"/>
    <File Path="$PSRCDIR/sources_1/bd/design_1/design_1.bd">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../vivado_tutorial_project_2 - Copy/vivado_tutorial_project_2.srcs/sources_1/bd/design_1/design_1.bd"/>
        <Attr Name="ImportTime" Val="1551323924"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PGENDIR/sources_1/bd/design_1/hdl/design_1_wrapper.vhd">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../SDO_LVDS/SDO_LVDS.gen/sources_1/bd/design_1/hdl/design_1_wrapper.vhd"/>
        <Attr Name="ImportTime" Val="1712355491"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <Config>
      <Option Name="DesignMode" Val="RTL"/>
      <Option Name="TopModule" Val="design_1_wrapper"/>
      <Option Name="TopAutoSet" Val="TRUE"/>
    </Config>
  </FileSet>
  <FileSet Name="constrs_in" Type="Constrs" RelSrcDir="$PSRCDIR/constrs_1" RelGenDir="$PGENDIR/constrs_1">
    <Filter Type="Constrs"/>
    <File Path="$PSRCDIR/constrs_1/new/my_constraints.xdc">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../vivado_tutorial_project_2 - Copy/vivado_tutorial_project_2.srcs/constrs_1/new/my_constraints.xdc"/>
        <Attr Name="ImportTime" Val="1551852110"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
      </FileInfo>
    </File>
    <Config>
      <Option Name="ConstrsType" Val="XDC"/>
    </Config>
  </FileSet>
  <FileSet Name="utils" Type="Utils" RelSrcDir="$PSRCDIR/utils_1" RelGenDir="$PGENDIR/utils_1">
    <Filter Type="Utils"/>
    <File Path="$PSRCDIR/utils_1/imports/synth_1/design_1_wrapper.dcp">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../zedboard_LEDs/zed_LEDs.srcs/utils_1/imports/synth_1/design_1_wrapper.dcp"/>
        <Attr Name="ImportTime" Val="1707187847"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedInSteps" Val="synth_1"/>
        <Attr Name="UsedInSteps" Val="synth_1_copy_1"/>
        <Attr Name="UsedInSteps" Val="synth_1_copy_2"/>
        <Attr Name="AutoDcp" Val="1"/>
      </FileInfo>
    </File>
    <Config>
      <Option Name="TopAutoSet" Val="TRUE"/>
    </Config>
  </FileSet>
  <Strategy Version="1" Minor="2">
    <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2018"/>
    <Step Id="synth_design"/>
  </Strategy>
  <BlockFileSet Type="BlockSrcs" Name="design_1_LVDS_Tx_0_0"/>
  <BlockFileSet Type="BlockSrcs" Name="design_1_ClockDivider_0_1"/>
  <BlockFileSet Type="BlockSrcs" Name="design_1_axi_gpio_0_0"/>
  <BlockFileSet Type="BlockSrcs" Name="design_1_processing_system7_0_0"/>
  <BlockFileSet Type="BlockSrcs" Name="design_1_axi_gpio_0_1"/>
  <BlockFileSet Type="BlockSrcs" Name="design_1_xbar_0"/>
  <BlockFileSet Type="BlockSrcs" Name="design_1_axi_gpio_0_3"/>
  <BlockFileSet Type="BlockSrcs" Name="design_1_axi_gpio_0_2"/>
  <BlockFileSet Type="BlockSrcs" Name="design_1_util_vector_logic_0_0"/>
  <BlockFileSet Type="BlockSrcs" Name="design_1_s00_mmu_0"/>
</GenRun>
