#! /usr/bin/vvp
:ivl_version "10.3 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x55cdf23f4db0 .scope module, "registerFile_tb" "registerFile_tb" 2 10;
 .timescale 0 0;
v0x55cdf241f460_0 .var "clk", 0 0;
v0x55cdf241f520_0 .var "index", 5 0;
v0x55cdf241f5e0_0 .net "rdData1", 31 0, L_0x55cdf23f0b90;  1 drivers
v0x55cdf241f6e0_0 .net "rdData2", 31 0, L_0x55cdf23f1280;  1 drivers
v0x55cdf241f7b0_0 .var "rdReg1", 4 0;
v0x55cdf241f850_0 .var "rdReg2", 4 0;
v0x55cdf241f920_0 .var "wrData", 31 0;
v0x55cdf241f9f0_0 .var "wrEnable", 0 0;
v0x55cdf241fac0_0 .var "wrReg", 4 0;
S_0x55cdf2401e70 .scope module, "regFile1" "registerFile" 2 38, 2 1 0, S_0x55cdf23f4db0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "wrEnable"
    .port_info 1 /INPUT 5 "wrReg"
    .port_info 2 /INPUT 32 "wrData"
    .port_info 3 /INPUT 5 "rdReg1"
    .port_info 4 /OUTPUT 32 "rdData1"
    .port_info 5 /INPUT 5 "rdReg2"
    .port_info 6 /OUTPUT 32 "rdData2"
    .port_info 7 /INPUT 1 "clk"
L_0x55cdf23f0b90 .functor BUFZ 32, L_0x55cdf241fb90, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x55cdf23f1280 .functor BUFZ 32, L_0x55cdf241fe70, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x55cdf2402110_0 .net *"_s0", 31 0, L_0x55cdf241fb90;  1 drivers
v0x55cdf241e750_0 .net *"_s10", 6 0, L_0x55cdf241ff10;  1 drivers
L_0x7f1a7d34f060 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x55cdf241e830_0 .net *"_s13", 1 0, L_0x7f1a7d34f060;  1 drivers
v0x55cdf241e8f0_0 .net *"_s2", 6 0, L_0x55cdf241fc90;  1 drivers
L_0x7f1a7d34f018 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x55cdf241e9d0_0 .net *"_s5", 1 0, L_0x7f1a7d34f018;  1 drivers
v0x55cdf241eb00_0 .net *"_s8", 31 0, L_0x55cdf241fe70;  1 drivers
v0x55cdf241ebe0_0 .net "clk", 0 0, v0x55cdf241f460_0;  1 drivers
v0x55cdf241eca0_0 .net "rdData1", 31 0, L_0x55cdf23f0b90;  alias, 1 drivers
v0x55cdf241ed80_0 .net "rdData2", 31 0, L_0x55cdf23f1280;  alias, 1 drivers
v0x55cdf241ee60_0 .net "rdReg1", 4 0, v0x55cdf241f7b0_0;  1 drivers
v0x55cdf241ef40_0 .net "rdReg2", 4 0, v0x55cdf241f850_0;  1 drivers
v0x55cdf241f020 .array "regFile", 0 31, 31 0;
v0x55cdf241f0e0_0 .net "wrData", 31 0, v0x55cdf241f920_0;  1 drivers
v0x55cdf241f1c0_0 .net "wrEnable", 0 0, v0x55cdf241f9f0_0;  1 drivers
v0x55cdf241f280_0 .net "wrReg", 4 0, v0x55cdf241fac0_0;  1 drivers
E_0x55cdf23ff6a0 .event posedge, v0x55cdf241ebe0_0;
L_0x55cdf241fb90 .array/port v0x55cdf241f020, L_0x55cdf241fc90;
L_0x55cdf241fc90 .concat [ 5 2 0 0], v0x55cdf241f7b0_0, L_0x7f1a7d34f018;
L_0x55cdf241fe70 .array/port v0x55cdf241f020, L_0x55cdf241ff10;
L_0x55cdf241ff10 .concat [ 5 2 0 0], v0x55cdf241f850_0, L_0x7f1a7d34f060;
    .scope S_0x55cdf2401e70;
T_0 ;
    %wait E_0x55cdf23ff6a0;
    %load/vec4 v0x55cdf241f1c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %load/vec4 v0x55cdf241f0e0_0;
    %load/vec4 v0x55cdf241f280_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55cdf241f020, 0, 4;
T_0.0 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x55cdf23f4db0;
T_1 ;
    %delay 5, 0;
    %load/vec4 v0x55cdf241f460_0;
    %inv;
    %store/vec4 v0x55cdf241f460_0, 0, 1;
    %jmp T_1;
    .thread T_1;
    .scope S_0x55cdf23f4db0;
T_2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55cdf241f460_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55cdf241f9f0_0, 0, 1;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v0x55cdf241f520_0, 0, 6;
T_2.0 ;
    %load/vec4 v0x55cdf241f520_0;
    %pad/u 32;
    %cmpi/u 10, 0, 32;
    %jmp/0xz T_2.1, 5;
    %delay 10, 0;
    %load/vec4 v0x55cdf241f520_0;
    %pad/u 5;
    %store/vec4 v0x55cdf241fac0_0, 0, 5;
    %load/vec4 v0x55cdf241f520_0;
    %pad/u 32;
    %muli 2, 0, 32;
    %store/vec4 v0x55cdf241f920_0, 0, 32;
    %vpi_call 2 28 "$display", "Write Address:%d Write Data:%d", v0x55cdf241fac0_0, v0x55cdf241f920_0 {0 0 0};
    %load/vec4 v0x55cdf241f520_0;
    %addi 1, 0, 6;
    %store/vec4 v0x55cdf241f520_0, 0, 6;
    %jmp T_2.0;
T_2.1 ;
    %vpi_call 2 29 "$display", "\012\012\012" {0 0 0};
    %delay 10, 0;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x55cdf241f7b0_0, 0, 5;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0x55cdf241f850_0, 0, 5;
    %delay 2, 0;
    %vpi_call 2 30 "$display", "Read Address1:%d ReadData1:%d \011Read Address2:%d ReadData2:%d", v0x55cdf241f7b0_0, v0x55cdf241f5e0_0, v0x55cdf241f850_0, v0x55cdf241f6e0_0 {0 0 0};
    %delay 10, 0;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x55cdf241f7b0_0, 0, 5;
    %pushi/vec4 3, 0, 5;
    %store/vec4 v0x55cdf241f850_0, 0, 5;
    %delay 2, 0;
    %vpi_call 2 31 "$display", "Read Address1:%d ReadData1:%d \011Read Address2:%d ReadData2:%d", v0x55cdf241f7b0_0, v0x55cdf241f5e0_0, v0x55cdf241f850_0, v0x55cdf241f6e0_0 {0 0 0};
    %delay 10, 0;
    %pushi/vec4 4, 0, 5;
    %store/vec4 v0x55cdf241f7b0_0, 0, 5;
    %pushi/vec4 5, 0, 5;
    %store/vec4 v0x55cdf241f850_0, 0, 5;
    %delay 2, 0;
    %vpi_call 2 32 "$display", "Read Address1:%d ReadData1:%d \011Read Address2:%d ReadData2:%d", v0x55cdf241f7b0_0, v0x55cdf241f5e0_0, v0x55cdf241f850_0, v0x55cdf241f6e0_0 {0 0 0};
    %delay 10, 0;
    %pushi/vec4 6, 0, 5;
    %store/vec4 v0x55cdf241f7b0_0, 0, 5;
    %pushi/vec4 7, 0, 5;
    %store/vec4 v0x55cdf241f850_0, 0, 5;
    %delay 2, 0;
    %vpi_call 2 33 "$display", "Read Address1:%d ReadData1:%d \011Read Address2:%d ReadData2:%d", v0x55cdf241f7b0_0, v0x55cdf241f5e0_0, v0x55cdf241f850_0, v0x55cdf241f6e0_0 {0 0 0};
    %delay 10, 0;
    %pushi/vec4 8, 0, 5;
    %store/vec4 v0x55cdf241f7b0_0, 0, 5;
    %pushi/vec4 9, 0, 5;
    %store/vec4 v0x55cdf241f850_0, 0, 5;
    %delay 2, 0;
    %vpi_call 2 34 "$display", "Read Address1:%d ReadData1:%d \011Read Address2:%d ReadData2:%d", v0x55cdf241f7b0_0, v0x55cdf241f5e0_0, v0x55cdf241f850_0, v0x55cdf241f6e0_0 {0 0 0};
    %end;
    .thread T_2;
# The file index is used to find the file name in the following table.
:file_names 3;
    "N/A";
    "<interactive>";
    "file.v";
