
<!doctype html>
<html lang="en" class="no-js">
  <head>
    
      <meta charset="utf-8">
      <meta name="viewport" content="width=device-width,initial-scale=1">
      
      
      
        <link rel="canonical" href="https://o-riscv.com/research/">
      
      
        <link rel="prev" href="../hardware/">
      
      
        <link rel="next" href="../tutorials/">
      
      
      <link rel="icon" href="../assets/o-riscv.png">
      <meta name="generator" content="mkdocs-1.6.0, mkdocs-material-9.5.24">
    
    
      
        <title>Research - O-RISC-V. Only RISC-V Resources</title>
      
    
    
      <link rel="stylesheet" href="../assets/stylesheets/main.6543a935.min.css">
      
        
        <link rel="stylesheet" href="../assets/stylesheets/palette.06af60db.min.css">
      
      


    
    
      
    
    
      
        
        
        <link rel="preconnect" href="https://fonts.gstatic.com" crossorigin>
        <link rel="stylesheet" href="https://fonts.googleapis.com/css?family=Roboto:300,300i,400,400i,700,700i%7CRoboto+Mono:400,400i,700,700i&display=fallback">
        <style>:root{--md-text-font:"Roboto";--md-code-font:"Roboto Mono"}</style>
      
    
    
      <link rel="stylesheet" href="../stylesheets/extra.css">
    
    <script>__md_scope=new URL("..",location),__md_hash=e=>[...e].reduce((e,_)=>(e<<5)-e+_.charCodeAt(0),0),__md_get=(e,_=localStorage,t=__md_scope)=>JSON.parse(_.getItem(t.pathname+"."+e)),__md_set=(e,_,t=localStorage,a=__md_scope)=>{try{t.setItem(a.pathname+"."+e,JSON.stringify(_))}catch(e){}}</script>
    
      
  


  
  

<script id="__analytics">function __md_analytics(){function n(){dataLayer.push(arguments)}window.dataLayer=window.dataLayer||[],n("js",new Date),n("config","G-KXWH4MD9EY"),document.addEventListener("DOMContentLoaded",function(){document.forms.search&&document.forms.search.query.addEventListener("blur",function(){this.value&&n("event","search",{search_term:this.value})}),document$.subscribe(function(){var a=document.forms.feedback;if(void 0!==a)for(var e of a.querySelectorAll("[type=submit]"))e.addEventListener("click",function(e){e.preventDefault();var t=document.location.pathname,e=this.getAttribute("data-md-value");n("event","feedback",{page:t,data:e}),a.firstElementChild.disabled=!0;e=a.querySelector(".md-feedback__note [data-md-value='"+e+"']");e&&(e.hidden=!1)}),a.hidden=!1}),location$.subscribe(function(e){n("config","G-KXWH4MD9EY",{page_path:e.pathname})})});var e=document.createElement("script");e.async=!0,e.src="https://www.googletagmanager.com/gtag/js?id=G-KXWH4MD9EY",document.getElementById("__analytics").insertAdjacentElement("afterEnd",e)}</script>
  
    <script>"undefined"!=typeof __md_analytics&&__md_analytics()</script>
  

    
    
      
        <meta  property="og:type"  content="website" >
      
        <meta  property="og:title"  content="Research - O-RISC-V. Only RISC-V Resources" >
      
        <meta  property="og:description"  content="None" >
      
        <meta  property="og:image"  content="https://o-riscv.com/assets/images/social/research/index.png" >
      
        <meta  property="og:image:type"  content="image/png" >
      
        <meta  property="og:image:width"  content="1200" >
      
        <meta  property="og:image:height"  content="630" >
      
        <meta  property="og:url"  content="https://o-riscv.com/research/" >
      
        <meta  name="twitter:card"  content="summary_large_image" >
      
        <meta  name="twitter:title"  content="Research - O-RISC-V. Only RISC-V Resources" >
      
        <meta  name="twitter:description"  content="None" >
      
        <meta  name="twitter:image"  content="https://o-riscv.com/assets/images/social/research/index.png" >
      
    
    
  </head>
  
  
    
    
    
    
    
    <body dir="ltr" data-md-color-scheme="slate" data-md-color-primary="blue-grey" data-md-color-accent="orange">
  
    
    <input class="md-toggle" data-md-toggle="drawer" type="checkbox" id="__drawer" autocomplete="off">
    <input class="md-toggle" data-md-toggle="search" type="checkbox" id="__search" autocomplete="off">
    <label class="md-overlay" for="__drawer"></label>
    <div data-md-component="skip">
      
        
        <a href="#research" class="md-skip">
          Skip to content
        </a>
      
    </div>
    <div data-md-component="announce">
      
    </div>
    
    
      

<header class="md-header" data-md-component="header">
  <nav class="md-header__inner md-grid" aria-label="Header">
    <a href=".." title="O-RISC-V. Only RISC-V Resources" class="md-header__button md-logo" aria-label="O-RISC-V. Only RISC-V Resources" data-md-component="logo">
      
  <img src="../assets/o-riscv.png" alt="logo">

    </a>
    <label class="md-header__button md-icon" for="__drawer">
      
      <svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 24 24"><path d="M3 6h18v2H3V6m0 5h18v2H3v-2m0 5h18v2H3v-2Z"/></svg>
    </label>
    <div class="md-header__title" data-md-component="header-title">
      <div class="md-header__ellipsis">
        <div class="md-header__topic">
          <span class="md-ellipsis">
            O-RISC-V. Only RISC-V Resources
          </span>
        </div>
        <div class="md-header__topic" data-md-component="header-topic">
          <span class="md-ellipsis">
            
              Research
            
          </span>
        </div>
      </div>
    </div>
    
      
    
    
    
    
      <label class="md-header__button md-icon" for="__search">
        
        <svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 24 24"><path d="M9.5 3A6.5 6.5 0 0 1 16 9.5c0 1.61-.59 3.09-1.56 4.23l.27.27h.79l5 5-1.5 1.5-5-5v-.79l-.27-.27A6.516 6.516 0 0 1 9.5 16 6.5 6.5 0 0 1 3 9.5 6.5 6.5 0 0 1 9.5 3m0 2C7 5 5 7 5 9.5S7 14 9.5 14 14 12 14 9.5 12 5 9.5 5Z"/></svg>
      </label>
      <div class="md-search" data-md-component="search" role="dialog">
  <label class="md-search__overlay" for="__search"></label>
  <div class="md-search__inner" role="search">
    <form class="md-search__form" name="search">
      <input type="text" class="md-search__input" name="query" aria-label="Search" placeholder="Search" autocapitalize="off" autocorrect="off" autocomplete="off" spellcheck="false" data-md-component="search-query" required>
      <label class="md-search__icon md-icon" for="__search">
        
        <svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 24 24"><path d="M9.5 3A6.5 6.5 0 0 1 16 9.5c0 1.61-.59 3.09-1.56 4.23l.27.27h.79l5 5-1.5 1.5-5-5v-.79l-.27-.27A6.516 6.516 0 0 1 9.5 16 6.5 6.5 0 0 1 3 9.5 6.5 6.5 0 0 1 9.5 3m0 2C7 5 5 7 5 9.5S7 14 9.5 14 14 12 14 9.5 12 5 9.5 5Z"/></svg>
        
        <svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 24 24"><path d="M20 11v2H8l5.5 5.5-1.42 1.42L4.16 12l7.92-7.92L13.5 5.5 8 11h12Z"/></svg>
      </label>
      <nav class="md-search__options" aria-label="Search">
        
        <button type="reset" class="md-search__icon md-icon" title="Clear" aria-label="Clear" tabindex="-1">
          
          <svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 24 24"><path d="M19 6.41 17.59 5 12 10.59 6.41 5 5 6.41 10.59 12 5 17.59 6.41 19 12 13.41 17.59 19 19 17.59 13.41 12 19 6.41Z"/></svg>
        </button>
      </nav>
      
    </form>
    <div class="md-search__output">
      <div class="md-search__scrollwrap" data-md-scrollfix>
        <div class="md-search-result" data-md-component="search-result">
          <div class="md-search-result__meta">
            Initializing search
          </div>
          <ol class="md-search-result__list" role="presentation"></ol>
        </div>
      </div>
    </div>
  </div>
</div>
    
    
      <div class="md-header__source">
        <a href="https://github.com/o-riscv/o-riscv" title="Go to repository" class="md-source" data-md-component="source">
  <div class="md-source__icon md-icon">
    
    <svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 448 512"><!--! Font Awesome Free 6.5.2 by @fontawesome - https://fontawesome.com License - https://fontawesome.com/license/free (Icons: CC BY 4.0, Fonts: SIL OFL 1.1, Code: MIT License) Copyright 2024 Fonticons, Inc.--><path d="M439.55 236.05 244 40.45a28.87 28.87 0 0 0-40.81 0l-40.66 40.63 51.52 51.52c27.06-9.14 52.68 16.77 43.39 43.68l49.66 49.66c34.23-11.8 61.18 31 35.47 56.69-26.49 26.49-70.21-2.87-56-37.34L240.22 199v121.85c25.3 12.54 22.26 41.85 9.08 55a34.34 34.34 0 0 1-48.55 0c-17.57-17.6-11.07-46.91 11.25-56v-123c-20.8-8.51-24.6-30.74-18.64-45L142.57 101 8.45 235.14a28.86 28.86 0 0 0 0 40.81l195.61 195.6a28.86 28.86 0 0 0 40.8 0l194.69-194.69a28.86 28.86 0 0 0 0-40.81z"/></svg>
  </div>
  <div class="md-source__repository">
    GitHub
  </div>
</a>
      </div>
    
  </nav>
  
</header>
    
    <div class="md-container" data-md-component="container">
      
      
        
          
            
<nav class="md-tabs" aria-label="Tabs" data-md-component="tabs">
  <div class="md-grid">
    <ul class="md-tabs__list">
      
        
  
  
  
    <li class="md-tabs__item">
      <a href=".." class="md-tabs__link">
        
  
    
  
  O-RISC-V

      </a>
    </li>
  

      
        
  
  
  
    
    
      <li class="md-tabs__item">
        <a href="../books/" class="md-tabs__link">
          
  
    
  
  Books

        </a>
      </li>
    
  

      
        
  
  
  
    
    
      <li class="md-tabs__item">
        <a href="../cloud/" class="md-tabs__link">
          
  
    
  
  Cloud

        </a>
      </li>
    
  

      
        
  
  
  
    
    
      <li class="md-tabs__item">
        <a href="../hardware/" class="md-tabs__link">
          
  
    
  
  Hardware

        </a>
      </li>
    
  

      
        
  
  
    
  
  
    
    
      <li class="md-tabs__item md-tabs__item--active">
        <a href="./" class="md-tabs__link">
          
  
    
  
  Research

        </a>
      </li>
    
  

      
        
  
  
  
    
    
      <li class="md-tabs__item">
        <a href="../tutorials/" class="md-tabs__link">
          
  
    
  
  Tutorials

        </a>
      </li>
    
  

      
    </ul>
  </div>
</nav>
          
        
      
      <main class="md-main" data-md-component="main">
        <div class="md-main__inner md-grid">
          
            
              
                
              
              <div class="md-sidebar md-sidebar--primary" data-md-component="sidebar" data-md-type="navigation" hidden>
                <div class="md-sidebar__scrollwrap">
                  <div class="md-sidebar__inner">
                    


  


<nav class="md-nav md-nav--primary md-nav--lifted" aria-label="Navigation" data-md-level="0">
  <label class="md-nav__title" for="__drawer">
    <a href=".." title="O-RISC-V. Only RISC-V Resources" class="md-nav__button md-logo" aria-label="O-RISC-V. Only RISC-V Resources" data-md-component="logo">
      
  <img src="../assets/o-riscv.png" alt="logo">

    </a>
    O-RISC-V. Only RISC-V Resources
  </label>
  
    <div class="md-nav__source">
      <a href="https://github.com/o-riscv/o-riscv" title="Go to repository" class="md-source" data-md-component="source">
  <div class="md-source__icon md-icon">
    
    <svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 448 512"><!--! Font Awesome Free 6.5.2 by @fontawesome - https://fontawesome.com License - https://fontawesome.com/license/free (Icons: CC BY 4.0, Fonts: SIL OFL 1.1, Code: MIT License) Copyright 2024 Fonticons, Inc.--><path d="M439.55 236.05 244 40.45a28.87 28.87 0 0 0-40.81 0l-40.66 40.63 51.52 51.52c27.06-9.14 52.68 16.77 43.39 43.68l49.66 49.66c34.23-11.8 61.18 31 35.47 56.69-26.49 26.49-70.21-2.87-56-37.34L240.22 199v121.85c25.3 12.54 22.26 41.85 9.08 55a34.34 34.34 0 0 1-48.55 0c-17.57-17.6-11.07-46.91 11.25-56v-123c-20.8-8.51-24.6-30.74-18.64-45L142.57 101 8.45 235.14a28.86 28.86 0 0 0 0 40.81l195.61 195.6a28.86 28.86 0 0 0 40.8 0l194.69-194.69a28.86 28.86 0 0 0 0-40.81z"/></svg>
  </div>
  <div class="md-source__repository">
    GitHub
  </div>
</a>
    </div>
  
  <ul class="md-nav__list" data-md-scrollfix>
    
      
      
  
  
  
  
    <li class="md-nav__item">
      <a href=".." class="md-nav__link">
        
  
  <span class="md-ellipsis">
    O-RISC-V
  </span>
  

      </a>
    </li>
  

    
      
      
  
  
  
  
    
    
      
        
          
        
      
    
    
      
      
        
      
    
    
    <li class="md-nav__item md-nav__item--nested">
      
        
        
          
        
        <input class="md-nav__toggle md-toggle md-toggle--indeterminate" type="checkbox" id="__nav_2" >
        
          
          
          <div class="md-nav__link md-nav__container">
            <a href="../books/" class="md-nav__link ">
              
  
  <span class="md-ellipsis">
    Books
  </span>
  

            </a>
            
          </div>
        
        <nav class="md-nav" data-md-level="1" aria-labelledby="__nav_2_label" aria-expanded="false">
          <label class="md-nav__title" for="__nav_2">
            <span class="md-nav__icon md-icon"></span>
            Books
          </label>
          <ul class="md-nav__list" data-md-scrollfix>
            
              
            
          </ul>
        </nav>
      
    </li>
  

    
      
      
  
  
  
  
    
    
      
        
          
        
      
    
    
      
      
        
      
    
    
    <li class="md-nav__item md-nav__item--nested">
      
        
        
          
        
        <input class="md-nav__toggle md-toggle md-toggle--indeterminate" type="checkbox" id="__nav_3" >
        
          
          
          <div class="md-nav__link md-nav__container">
            <a href="../cloud/" class="md-nav__link ">
              
  
  <span class="md-ellipsis">
    Cloud
  </span>
  

            </a>
            
          </div>
        
        <nav class="md-nav" data-md-level="1" aria-labelledby="__nav_3_label" aria-expanded="false">
          <label class="md-nav__title" for="__nav_3">
            <span class="md-nav__icon md-icon"></span>
            Cloud
          </label>
          <ul class="md-nav__list" data-md-scrollfix>
            
              
            
          </ul>
        </nav>
      
    </li>
  

    
      
      
  
  
  
  
    
    
      
        
          
        
      
    
    
      
      
        
      
    
    
    <li class="md-nav__item md-nav__item--nested">
      
        
        
          
        
        <input class="md-nav__toggle md-toggle md-toggle--indeterminate" type="checkbox" id="__nav_4" >
        
          
          
          <div class="md-nav__link md-nav__container">
            <a href="../hardware/" class="md-nav__link ">
              
  
  <span class="md-ellipsis">
    Hardware
  </span>
  

            </a>
            
          </div>
        
        <nav class="md-nav" data-md-level="1" aria-labelledby="__nav_4_label" aria-expanded="false">
          <label class="md-nav__title" for="__nav_4">
            <span class="md-nav__icon md-icon"></span>
            Hardware
          </label>
          <ul class="md-nav__list" data-md-scrollfix>
            
              
            
          </ul>
        </nav>
      
    </li>
  

    
      
      
  
  
    
  
  
  
    
    
      
        
          
        
      
    
    
      
        
        
      
      
        
      
    
    
    <li class="md-nav__item md-nav__item--active md-nav__item--section md-nav__item--nested">
      
        
        
        <input class="md-nav__toggle md-toggle " type="checkbox" id="__nav_5" checked>
        
          
          
          <div class="md-nav__link md-nav__container">
            <a href="./" class="md-nav__link md-nav__link--active">
              
  
  <span class="md-ellipsis">
    Research
  </span>
  

            </a>
            
          </div>
        
        <nav class="md-nav" data-md-level="1" aria-labelledby="__nav_5_label" aria-expanded="true">
          <label class="md-nav__title" for="__nav_5">
            <span class="md-nav__icon md-icon"></span>
            Research
          </label>
          <ul class="md-nav__list" data-md-scrollfix>
            
              
            
          </ul>
        </nav>
      
    </li>
  

    
      
      
  
  
  
  
    
    
      
        
          
        
      
    
    
      
      
        
      
    
    
    <li class="md-nav__item md-nav__item--nested">
      
        
        
          
        
        <input class="md-nav__toggle md-toggle md-toggle--indeterminate" type="checkbox" id="__nav_6" >
        
          
          
          <div class="md-nav__link md-nav__container">
            <a href="../tutorials/" class="md-nav__link ">
              
  
  <span class="md-ellipsis">
    Tutorials
  </span>
  

            </a>
            
          </div>
        
        <nav class="md-nav" data-md-level="1" aria-labelledby="__nav_6_label" aria-expanded="false">
          <label class="md-nav__title" for="__nav_6">
            <span class="md-nav__icon md-icon"></span>
            Tutorials
          </label>
          <ul class="md-nav__list" data-md-scrollfix>
            
              
            
          </ul>
        </nav>
      
    </li>
  

    
  </ul>
</nav>
                  </div>
                </div>
              </div>
            
            
              
                
              
              <div class="md-sidebar md-sidebar--secondary" data-md-component="sidebar" data-md-type="toc" >
                <div class="md-sidebar__scrollwrap">
                  <div class="md-sidebar__inner">
                    

<nav class="md-nav md-nav--secondary" aria-label="Table of contents">
  
  
  
    
  
  
    <label class="md-nav__title" for="__toc">
      <span class="md-nav__icon md-icon"></span>
      Table of contents
    </label>
    <ul class="md-nav__list" data-md-component="toc" data-md-scrollfix>
      
        <li class="md-nav__item">
  <a href="#risc-v-fuzzing" class="md-nav__link">
    <span class="md-ellipsis">
      RISC-V Fuzzing
    </span>
  </a>
  
</li>
      
        <li class="md-nav__item">
  <a href="#papers-with-tools" class="md-nav__link">
    <span class="md-ellipsis">
      Papers with Tools
    </span>
  </a>
  
</li>
      
        <li class="md-nav__item">
  <a href="#known-vulnerabilities-in-risc-v-designs" class="md-nav__link">
    <span class="md-ellipsis">
      Known Vulnerabilities in RISC-V Designs
    </span>
  </a>
  
</li>
      
    </ul>
  
</nav>
                  </div>
                </div>
              </div>
            
          
          
            <div class="md-content" data-md-component="content">
              <article class="md-content__inner md-typeset">
                
                  

  
  


<h1 id="research">Research<a class="headerlink" href="#research" title="Permanent link">&para;</a></h1>
<h2 id="risc-v-fuzzing">RISC-V Fuzzing<a class="headerlink" href="#risc-v-fuzzing" title="Permanent link">&para;</a></h2>
<table>
<thead>
<tr>
<th></th>
<th><a href="https://github.com/cascade-artifacts-designs/cascade-meta">Cascade</a> (2024)</th>
<th><a href="https://github.com/bu-icsg/ProcessorFuzz">ProcessorFuzz</a> (2023)</th>
<th><a href="https://github.com/googleinterns/hw-fuzzing">hw-fuzzing</a> (2022)</th>
<th><a href="https://github.com/compsec-snu/difuzz-rtl">DifuzzRTL</a> (2021)</th>
<th><a href="https://github.com/ekiwi/rfuzz?tab=readme-ov-file">RFUZZ</a> (2018)</th>
</tr>
</thead>
<tbody>
<tr>
<td><a href="https://github.com/SpinalHDL/VexRiscv">VexRiscv</a></td>
<td>🟢 (7 CVEs)</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td><a href="https://github.com/YosysHQ/picorv32">PicoRV32</a></td>
<td>🟢 (6 CVEs)</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td><a href="https://github.com/SonalPinto/kronos/tree/master/rtl/core">Kronos</a></td>
<td>🟢 (6 CVEs)</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td><a href="https://github.com/openhwgroup/cva6">CVA6</a></td>
<td>🟢 (8 CVEs)</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td><a href="https://github.com/riscv-boom/riscv-boom">BOOM</a></td>
<td>🟢 (2 CVEs)</td>
<td>🟢</td>
<td></td>
<td>🟢 (2 CVEs)</td>
<td></td>
</tr>
<tr>
<td><a href="https://github.com/chipsalliance/rocket-chip">Rocket</a></td>
<td></td>
<td>🟢</td>
<td></td>
<td>🟢</td>
<td>🟢</td>
</tr>
<tr>
<td><a href="https://github.com/openrisc/mor1kx">mor1kx</a></td>
<td></td>
<td></td>
<td></td>
<td>🟢 (3 CVEs)</td>
<td></td>
</tr>
<tr>
<td><a href="https://github.com/black-parrot/black-parrot">BlackParrot</a></td>
<td></td>
<td>🟢</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td><a href="https://github.com/ucb-bar/riscv-sodor">Sodor</a></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>🟢</td>
</tr>
<tr>
<td><a href="https://github.com/googleinterns/hw-fuzzing/tree/master/hw/opentitan">OpenTitan</a></td>
<td></td>
<td></td>
<td>🟢</td>
<td></td>
<td></td>
</tr>
</tbody>
</table>
<p>From a security standpoint, what makes RISC-V interesting is that the hardware definition of some IP cores is open source, which means that it can be formally verified and, best of all, fuzzed. Like software! The idea is "simple":</p>
<ul>
<li>compile the core into an executable format,</li>
<li>shovel it into a simulator,</li>
<li>randomize inputs (i.e., instructions and data),</li>
<li>observe execution,</li>
<li>measure coverage,</li>
<li>repeat,</li>
<li>...wait, what now?</li>
</ul>
<p>The design and implementation of such a fuzzer are quite challenging, mainly because, unlike with a traditional software program, it's difficult to define an oracle that tells us when a bug in a CPU design has been found, because a CPU just...interprets instructions based on state and data. It can't "crash". And if we observe a crash, most likely it's the simulator crashing. We don't yet have a precise way to tell whether the CPU being simulated and fuzzed is behaving according to the specs, or maybe according to the best golden model we have so far. Even in this case, is the golden model representative? What are we trying to compare against? We don't (yet!) have the choice of memory or address sanitizers like we have for fuzzers. In other words, there's a huge body of research, development, and hacking waiting to be unfolded. There exist the notion of coverage, which is good news.</p>
<h2 id="papers-with-tools">Papers with Tools<a class="headerlink" href="#papers-with-tools" title="Permanent link">&para;</a></h2>
<p>I selected the following papers because (1) the evaluation is done on RISC-V cores or a full processor, and (2) they come with code, so the results are reproducible. In some cases, they're used to continuously fuzz the RTL of the cores, like in the case of the work by Trippel et al., which, according to the authors (and <a href="https://github.com/googleinterns/hw-fuzzing">this repository</a>), their tool is used to fuzz Google's <a href="https://opentitan.org/">OpenTitan</a>.</p>
<ul>
<li>Solt et al., <a href="https://comsec.ethz.ch/research/hardware-design-security/cascade-cpu-fuzzing-via-intricate-program-generation/">Cascade: CPU Fuzzing via Intricate Program Generation</a>, USENIX Security, 2024.<ul>
<li><strong>Tool:</strong> <a href="https://github.com/cascade-artifacts-designs/cascade-meta">Cascade</a> (Docker)</li>
<li><strong>Target RISC-V:</strong><ul>
<li><a href="https://github.com/SpinalHDL/VexRiscv">VexRiscv</a> (SpinalHDL)</li>
<li><a href="https://github.com/YosysHQ/picorv32">PicoRV32</a> (Verilog)</li>
<li><a href="https://github.com/SonalPinto/kronos/tree/master/rtl/core">Kronos</a> (Verilog)</li>
<li><a href="https://github.com/openhwgroup/cva6">CVA6</a> (Verilog)</li>
<li><a href="https://github.com/riscv-boom/riscv-boom">BOOM</a> (Chisel)</li>
</ul>
</li>
</ul>
</li>
<li>Canakci et al., <a href="https://arxiv.org/pdf/2209.01789">ProcessorFuzz: Processor Fuzzing with Control and Status Registers Guidance</a>, IEEE HOST, 2023.<ul>
<li><strong>Tool:</strong> <a href="https://github.com/bu-icsg/ProcessorFuzz">ProcessorFuzz</a> (Docker)</li>
<li><strong>Target RISC-V:</strong><ul>
<li><a href="https://github.com/riscv-boom/riscv-boom">BOOM</a> (Chisel)</li>
<li><a href="https://github.com/black-parrot/black-parrot">BlackParrot</a> (Verilog)</li>
<li><a href="https://github.com/chipsalliance/rocket-chip">Rocket</a> (Verilog)</li>
</ul>
</li>
</ul>
</li>
<li>Trippel et al., <a href="https://www.usenix.org/conference/usenixsecurity22/presentation/trippel">Fuzzing Hardware Like Software</a>, USENIX Security, 2022.<ul>
<li><strong>Tool:</strong> <a href="https://github.com/googleinterns/hw-fuzzing">googleintern/hw-fuzzing</a> (Docker)</li>
<li><strong>Target RISC-V:</strong><ul>
<li><a href="https://github.com/googleinterns/hw-fuzzing/tree/master/hw/opentitan">OpenTitan</a> (AES, HMAC, KMAC, Timer)</li>
</ul>
</li>
</ul>
</li>
<li>Hur et al., <a href="https://lifeasageek.github.io/papers/jaewon-difuzzrtl.pdf">DifuzzRTL: Differential Fuzz Testing to Find CPU Bugs</a>, IEEE S&amp;P, 2021.<ul>
<li><strong>Tool:</strong> <a href="https://github.com/compsec-snu/difuzz-rtl">DifuzzRTL</a></li>
<li><strong>Target RISC-V:</strong><ul>
<li><a href="https://github.com/riscv-boom/riscv-boom">BOOM</a> (Chisel)</li>
<li><a href="https://github.com/openrisc/mor1kx">mor1kx</a> (Verilog)</li>
<li><a href="https://github.com/chipsalliance/rocket-chip">Rocket</a> (Verilog)</li>
</ul>
</li>
</ul>
</li>
<li>Laeufer et al., <a href="https://people.eecs.berkeley.edu/~ksen/papers/rfuzz.pdf">RFUZZ: Coverage-Directed Fuzz Testing of RTL on FPGAs</a>, IEEE/ACM ICCAD, 2018.<ul>
<li><strong>Tool:</strong> <a href="https://github.com/ekiwi/rfuzz?tab=readme-ov-file">RFUZZ</a> (VM)</li>
<li><strong>Target RISC-V:</strong><ul>
<li><a href="https://github.com/chipsalliance/rocket-chip">Rocket</a> (Verilog)</li>
<li><a href="https://github.com/ucb-bar/riscv-sodor">Sodor</a> (Chisel)</li>
</ul>
</li>
</ul>
</li>
</ul>
<h2 id="known-vulnerabilities-in-risc-v-designs">Known Vulnerabilities in RISC-V Designs<a class="headerlink" href="#known-vulnerabilities-in-risc-v-designs" title="Permanent link">&para;</a></h2>
<table>
<thead>
<tr>
<th style="text-align: left;">Design</th>
<th style="text-align: left;">Id</th>
<th style="text-align: left;">Bug Description</th>
<th style="text-align: left;">CWE</th>
<th style="text-align: left;">CVE</th>
<th style="text-align: left;">Researcher</th>
</tr>
</thead>
<tbody>
<tr>
<td style="text-align: left;">VexRiscv</td>
<td style="text-align: left;">V1</td>
<td style="text-align: left;">Non-deterministic conversion from single-precision <code>float</code> to <code>int</code></td>
<td style="text-align: left;">681</td>
<td style="text-align: left;"><a href="https://nvd.nist.gov/vuln/detail/CVE-2023-34885">2023-34885</a></td>
<td style="text-align: left;"><a href="https://comsec.ethz.ch/research/hardware-design-security/cascade-cpu-fuzzing-via-intricate-program-generation/">Solt et al.</a></td>
</tr>
<tr>
<td style="text-align: left;">VexRiscv</td>
<td style="text-align: left;">V2</td>
<td style="text-align: left;"><code>fmin</code> with one <code>NaN</code> does not always return the other operand</td>
<td style="text-align: left;">193</td>
<td style="text-align: left;"><a href="https://nvd.nist.gov/vuln/detail/CVE-2023-34895">2023-34895</a></td>
<td style="text-align: left;"><a href="https://comsec.ethz.ch/research/hardware-design-security/cascade-cpu-fuzzing-via-intricate-program-generation/">Solt et al.</a></td>
</tr>
<tr>
<td style="text-align: left;">VexRiscv</td>
<td style="text-align: left;">V3</td>
<td style="text-align: left;">Conversion from <code>double</code> to <code>float</code> may pollute the mantissa</td>
<td style="text-align: left;">681</td>
<td style="text-align: left;"><a href="https://nvd.nist.gov/vuln/detail/CVE-2023-34895">2023-34895</a></td>
<td style="text-align: left;"><a href="https://comsec.ethz.ch/research/hardware-design-security/cascade-cpu-fuzzing-via-intricate-program-generation/">Solt et al.</a></td>
</tr>
<tr>
<td style="text-align: left;">VexRiscv</td>
<td style="text-align: left;">V4</td>
<td style="text-align: left;">Dependent arithmetic/<code>muldiv</code> FPU operations may yield incorrect results</td>
<td style="text-align: left;">193</td>
<td style="text-align: left;"><a href="https://nvd.nist.gov/vuln/detail/CVE-2023-34887">2023-34887</a></td>
<td style="text-align: left;"><a href="https://comsec.ethz.ch/research/hardware-design-security/cascade-cpu-fuzzing-via-intricate-program-generation/">Solt et al.</a></td>
</tr>
<tr>
<td style="text-align: left;">VexRiscv</td>
<td style="text-align: left;">V5</td>
<td style="text-align: left;">Equal registers may be considered distinct by <code>fle.s</code> and <code>feq.s</code></td>
<td style="text-align: left;">697</td>
<td style="text-align: left;"><a href="https://nvd.nist.gov/vuln/detail/CVE-2023-34883">2023-34883</a></td>
<td style="text-align: left;"><a href="https://comsec.ethz.ch/research/hardware-design-security/cascade-cpu-fuzzing-via-intricate-program-generation/">Solt et al.</a></td>
</tr>
<tr>
<td style="text-align: left;">VexRiscv</td>
<td style="text-align: left;">V6</td>
<td style="text-align: left;"><code>flt.s</code> may return 1 when operands are equal</td>
<td style="text-align: left;">697</td>
<td style="text-align: left;"><a href="https://nvd.nist.gov/vuln/detail/CVE-2023-34883">2023-34883</a></td>
<td style="text-align: left;"><a href="https://comsec.ethz.ch/research/hardware-design-security/cascade-cpu-fuzzing-via-intricate-program-generation/">Solt et al.</a></td>
</tr>
<tr>
<td style="text-align: left;">VexRiscv</td>
<td style="text-align: left;">V7</td>
<td style="text-align: left;">Under some microarchitectural conditions, square root may be imprecise</td>
<td style="text-align: left;">1339</td>
<td style="text-align: left;"><a href="https://nvd.nist.gov/vuln/detail/CVE-2023-34891">2023-34891</a></td>
<td style="text-align: left;"><a href="https://comsec.ethz.ch/research/hardware-design-security/cascade-cpu-fuzzing-via-intricate-program-generation/">Solt et al.</a></td>
</tr>
<tr>
<td style="text-align: left;">VexRiscv</td>
<td style="text-align: left;">V8</td>
<td style="text-align: left;">Single-precision <code>muldiv</code> followed by conversion may pollute the mantissa</td>
<td style="text-align: left;">681</td>
<td style="text-align: left;"><a href="https://nvd.nist.gov/vuln/detail/CVE-2023-34895">2023-34895</a></td>
<td style="text-align: left;"><a href="https://comsec.ethz.ch/research/hardware-design-security/cascade-cpu-fuzzing-via-intricate-program-generation/">Solt et al.</a></td>
</tr>
<tr>
<td style="text-align: left;">VexRiscv</td>
<td style="text-align: left;">V9</td>
<td style="text-align: left;">Dependent arithmetic/<code>muldiv</code> operations may cause largely wrong output</td>
<td style="text-align: left;">682</td>
<td style="text-align: left;"><a href="https://nvd.nist.gov/vuln/detail/CVE-2023-34891">2023-34891</a></td>
<td style="text-align: left;"><a href="https://comsec.ethz.ch/research/hardware-design-security/cascade-cpu-fuzzing-via-intricate-program-generation/">Solt et al.</a></td>
</tr>
<tr>
<td style="text-align: left;">VexRiscv</td>
<td style="text-align: left;">V10</td>
<td style="text-align: left;">Operations on floating-point registers are authorized when FPU is disabled</td>
<td style="text-align: left;">1189</td>
<td style="text-align: left;"><a href="https://nvd.nist.gov/vuln/detail/CVE-2023-34885">2023-34885</a></td>
<td style="text-align: left;"><a href="https://comsec.ethz.ch/research/hardware-design-security/cascade-cpu-fuzzing-via-intricate-program-generation/">Solt et al.</a></td>
</tr>
<tr>
<td style="text-align: left;">VexRiscv</td>
<td style="text-align: left;">V11</td>
<td style="text-align: left;">Wrong access control to the FPU flags leaks information</td>
<td style="text-align: left;">1189</td>
<td style="text-align: left;"><a href="https://nvd.nist.gov/vuln/detail/CVE-2023-34885">2023-34885</a></td>
<td style="text-align: left;"><a href="https://comsec.ethz.ch/research/hardware-design-security/cascade-cpu-fuzzing-via-intricate-program-generation/">Solt et al.</a></td>
</tr>
<tr>
<td style="text-align: left;">VexRiscv</td>
<td style="text-align: left;">V12</td>
<td style="text-align: left;">Hang on speculatively executed compressed FPU instructions</td>
<td style="text-align: left;">1342</td>
<td style="text-align: left;"><a href="https://nvd.nist.gov/vuln/detail/CVE-2023-34896">2023-34896</a></td>
<td style="text-align: left;"><a href="https://comsec.ethz.ch/research/hardware-design-security/cascade-cpu-fuzzing-via-intricate-program-generation/">Solt et al.</a></td>
</tr>
<tr>
<td style="text-align: left;">VexRiscv</td>
<td style="text-align: left;">V13</td>
<td style="text-align: left;">Inaccurate instruction count when minstret is written by software</td>
<td style="text-align: left;">684</td>
<td style="text-align: left;"><a href="https://nvd.nist.gov/vuln/detail/CVE-2023-40063">2023-40063</a></td>
<td style="text-align: left;"><a href="https://comsec.ethz.ch/research/hardware-design-security/cascade-cpu-fuzzing-via-intricate-program-generation/">Solt et al.</a></td>
</tr>
<tr>
<td style="text-align: left;">VexRiscv</td>
<td style="text-align: left;">V14</td>
<td style="text-align: left;">Some register comparisons are still incorrect despite a partial fix</td>
<td style="text-align: left;">697</td>
<td style="text-align: left;"><a href="https://nvd.nist.gov/vuln/detail/CVE-2023-34883">2023-34883</a></td>
<td style="text-align: left;"><a href="https://comsec.ethz.ch/research/hardware-design-security/cascade-cpu-fuzzing-via-intricate-program-generation/">Solt et al.</a></td>
</tr>
<tr>
<td style="text-align: left;">PicoRV32</td>
<td style="text-align: left;">P1</td>
<td style="text-align: left;">Accessing a non-implemented CSR causes the CPU to hang</td>
<td style="text-align: left;">1281</td>
<td style="text-align: left;"><a href="https://nvd.nist.gov/vuln/detail/CVE-2023-34898">2023-34898</a></td>
<td style="text-align: left;"><a href="https://comsec.ethz.ch/research/hardware-design-security/cascade-cpu-fuzzing-via-intricate-program-generation/">Solt et al.</a></td>
</tr>
<tr>
<td style="text-align: left;">PicoRV32</td>
<td style="text-align: left;">P2</td>
<td style="text-align: left;">Spurious exceptions when reading mandatory CSRs</td>
<td style="text-align: left;">1281</td>
<td style="text-align: left;"><a href="https://nvd.nist.gov/vuln/detail/CVE-2023-34898">2023-34898</a></td>
<td style="text-align: left;"><a href="https://comsec.ethz.ch/research/hardware-design-security/cascade-cpu-fuzzing-via-intricate-program-generation/">Solt et al.</a></td>
</tr>
<tr>
<td style="text-align: left;">PicoRV32</td>
<td style="text-align: left;">P3</td>
<td style="text-align: left;">Performance counters are not writable</td>
<td style="text-align: left;">284</td>
<td style="text-align: left;"><a href="https://nvd.nist.gov/vuln/detail/CVE-2023-34900">2023-34900</a></td>
<td style="text-align: left;"><a href="https://comsec.ethz.ch/research/hardware-design-security/cascade-cpu-fuzzing-via-intricate-program-generation/">Solt et al.</a></td>
</tr>
<tr>
<td style="text-align: left;">PicoRV32</td>
<td style="text-align: left;">P4</td>
<td style="text-align: left;">Performance counters can only be read using some opcodes</td>
<td style="text-align: left;">284</td>
<td style="text-align: left;"><a href="https://nvd.nist.gov/vuln/detail/CVE-2023-34900">2023-34900</a></td>
<td style="text-align: left;"><a href="https://comsec.ethz.ch/research/hardware-design-security/cascade-cpu-fuzzing-via-intricate-program-generation/">Solt et al.</a></td>
</tr>
<tr>
<td style="text-align: left;">PicoRV32</td>
<td style="text-align: left;">P5</td>
<td style="text-align: left;">Performance counter addresses are incorrect</td>
<td style="text-align: left;">684</td>
<td style="text-align: left;"><a href="https://nvd.nist.gov/vuln/detail/CVE-2023-34913">2023-34913</a></td>
<td style="text-align: left;"><a href="https://comsec.ethz.ch/research/hardware-design-security/cascade-cpu-fuzzing-via-intricate-program-generation/">Solt et al.</a></td>
</tr>
<tr>
<td style="text-align: left;">PicoRV32</td>
<td style="text-align: left;">P6</td>
<td style="text-align: left;">Spurious exception when decoding fence instructions</td>
<td style="text-align: left;">705</td>
<td style="text-align: left;"><a href="https://nvd.nist.gov/vuln/detail/CVE-2023-34899">2023-34899</a></td>
<td style="text-align: left;"><a href="https://comsec.ethz.ch/research/hardware-design-security/cascade-cpu-fuzzing-via-intricate-program-generation/">Solt et al.</a></td>
</tr>
<tr>
<td style="text-align: left;">Kronos</td>
<td style="text-align: left;">K1</td>
<td style="text-align: left;">RaWaW double-hazard may cause a wrong register value to be forwarded</td>
<td style="text-align: left;">226</td>
<td style="text-align: left;"><a href="https://nvd.nist.gov/vuln/detail/CVE-2023-34906">2023-34906</a></td>
<td style="text-align: left;"><a href="https://comsec.ethz.ch/research/hardware-design-security/cascade-cpu-fuzzing-via-intricate-program-generation/">Solt et al.</a></td>
</tr>
<tr>
<td style="text-align: left;">Kronos</td>
<td style="text-align: left;">K2</td>
<td style="text-align: left;">Reading existing CSRs causes the CPU to hang in some uarch conditions</td>
<td style="text-align: left;">1281</td>
<td style="text-align: left;"><a href="https://nvd.nist.gov/vuln/detail/CVE-2023-34901">2023-34901</a></td>
<td style="text-align: left;"><a href="https://comsec.ethz.ch/research/hardware-design-security/cascade-cpu-fuzzing-via-intricate-program-generation/">Solt et al.</a></td>
</tr>
<tr>
<td style="text-align: left;">Kronos</td>
<td style="text-align: left;">K3</td>
<td style="text-align: left;">In some uarch conditions, no exception when writing inexistent CSRs</td>
<td style="text-align: left;">1281</td>
<td style="text-align: left;"><a href="https://nvd.nist.gov/vuln/detail/CVE-2023-41210">2023-41210</a></td>
<td style="text-align: left;"><a href="https://comsec.ethz.ch/research/hardware-design-security/cascade-cpu-fuzzing-via-intricate-program-generation/">Solt et al.</a></td>
</tr>
<tr>
<td style="text-align: left;">Kronos</td>
<td style="text-align: left;">K4</td>
<td style="text-align: left;">Inaccurate instruction count when minstret is written by software</td>
<td style="text-align: left;">684</td>
<td style="text-align: left;"><a href="https://nvd.nist.gov/vuln/detail/CVE-2023-40066">2023-40066</a></td>
<td style="text-align: left;"><a href="https://comsec.ethz.ch/research/hardware-design-security/cascade-cpu-fuzzing-via-intricate-program-generation/">Solt et al.</a></td>
</tr>
<tr>
<td style="text-align: left;">Kronos</td>
<td style="text-align: left;">K5</td>
<td style="text-align: left;">Incorrect decode logic for fence and <code>fence.i</code></td>
<td style="text-align: left;">684</td>
<td style="text-align: left;"><a href="https://nvd.nist.gov/vuln/detail/CVE-2023-34903">2023-34903</a></td>
<td style="text-align: left;"><a href="https://comsec.ethz.ch/research/hardware-design-security/cascade-cpu-fuzzing-via-intricate-program-generation/">Solt et al.</a></td>
</tr>
<tr>
<td style="text-align: left;">CVA6</td>
<td style="text-align: left;">C1</td>
<td style="text-align: left;">Double-precision multiplications yield wrong sign when rounding down</td>
<td style="text-align: left;">682</td>
<td style="text-align: left;"><a href="https://nvd.nist.gov/vuln/detail/CVE-2023-34904">2023-34904</a></td>
<td style="text-align: left;"><a href="https://comsec.ethz.ch/research/hardware-design-security/cascade-cpu-fuzzing-via-intricate-program-generation/">Solt et al.</a></td>
</tr>
<tr>
<td style="text-align: left;">CVA6</td>
<td style="text-align: left;">C2</td>
<td style="text-align: left;">Single-precision floating-point operations may treat NaNs as zeros</td>
<td style="text-align: left;">684</td>
<td style="text-align: left;"><a href="https://nvd.nist.gov/vuln/detail/CVE-2023-34906">2023-34906</a></td>
<td style="text-align: left;"><a href="https://comsec.ethz.ch/research/hardware-design-security/cascade-cpu-fuzzing-via-intricate-program-generation/">Solt et al.</a></td>
</tr>
<tr>
<td style="text-align: left;">CVA6</td>
<td style="text-align: left;">C3</td>
<td style="text-align: left;">Division by <code>NaN</code> incorrectly sets <code>NX</code> and <code>NV</code> flags</td>
<td style="text-align: left;">682</td>
<td style="text-align: left;"><a href="https://nvd.nist.gov/vuln/detail/CVE-2023-34905">2023-34905</a></td>
<td style="text-align: left;"><a href="https://comsec.ethz.ch/research/hardware-design-security/cascade-cpu-fuzzing-via-intricate-program-generation/">Solt et al.</a></td>
</tr>
<tr>
<td style="text-align: left;">CVA6</td>
<td style="text-align: left;">C4</td>
<td style="text-align: left;">The inexact (<code>NX</code>) flag not set in case of overflow or underflow</td>
<td style="text-align: left;">684</td>
<td style="text-align: left;"><a href="https://nvd.nist.gov/vuln/detail/CVE-2023-34905">2023-34905</a></td>
<td style="text-align: left;"><a href="https://comsec.ethz.ch/research/hardware-design-security/cascade-cpu-fuzzing-via-intricate-program-generation/">Solt et al.</a></td>
</tr>
<tr>
<td style="text-align: left;">CVA6</td>
<td style="text-align: left;">C5</td>
<td style="text-align: left;">Division of zero by zero incorrectly sets the <code>DZ</code> flag</td>
<td style="text-align: left;">684</td>
<td style="text-align: left;"><a href="https://nvd.nist.gov/vuln/detail/CVE-2023-34905">2023-34905</a></td>
<td style="text-align: left;"><a href="https://comsec.ethz.ch/research/hardware-design-security/cascade-cpu-fuzzing-via-intricate-program-generation/">Solt et al.</a></td>
</tr>
<tr>
<td style="text-align: left;">CVA6</td>
<td style="text-align: left;">C6</td>
<td style="text-align: left;">Plus and Minus infinity microarchitectural structures are inverted</td>
<td style="text-align: left;">1221</td>
<td style="text-align: left;"><a href="https://nvd.nist.gov/vuln/detail/CVE-2023-34910">2023-34910</a></td>
<td style="text-align: left;"><a href="https://comsec.ethz.ch/research/hardware-design-security/cascade-cpu-fuzzing-via-intricate-program-generation/">Solt et al.</a></td>
</tr>
<tr>
<td style="text-align: left;">CVA6</td>
<td style="text-align: left;">C7</td>
<td style="text-align: left;">Infinities are not rounded properly and stick to infinity</td>
<td style="text-align: left;">1339</td>
<td style="text-align: left;"><a href="https://nvd.nist.gov/vuln/detail/CVE-2023-34910">2023-34910</a></td>
<td style="text-align: left;"><a href="https://comsec.ethz.ch/research/hardware-design-security/cascade-cpu-fuzzing-via-intricate-program-generation/">Solt et al.</a></td>
</tr>
<tr>
<td style="text-align: left;">CVA6</td>
<td style="text-align: left;">C8</td>
<td style="text-align: left;">Spurious exceptions when reading some performance counters</td>
<td style="text-align: left;">682</td>
<td style="text-align: left;"><a href="https://nvd.nist.gov/vuln/detail/CVE-2023-34911">2023-34911</a></td>
<td style="text-align: left;"><a href="https://comsec.ethz.ch/research/hardware-design-security/cascade-cpu-fuzzing-via-intricate-program-generation/">Solt et al.</a></td>
</tr>
<tr>
<td style="text-align: left;">CVA6</td>
<td style="text-align: left;">C9</td>
<td style="text-align: left;">Wrong supervisor performance counter access control</td>
<td style="text-align: left;">684</td>
<td style="text-align: left;"><a href="https://nvd.nist.gov/vuln/detail/CVE-2023-42311">2023-42311</a></td>
<td style="text-align: left;"><a href="https://comsec.ethz.ch/research/hardware-design-security/cascade-cpu-fuzzing-via-intricate-program-generation/">Solt et al.</a></td>
</tr>
<tr>
<td style="text-align: left;">CVA6</td>
<td style="text-align: left;">C10</td>
<td style="text-align: left;">Under some microarchitectural circumstances, wrong <code>NaN</code> conversion</td>
<td style="text-align: left;">682</td>
<td style="text-align: left;"><a href="https://nvd.nist.gov/vuln/detail/CVE-2023-34908">2023-34908</a></td>
<td style="text-align: left;"><a href="https://comsec.ethz.ch/research/hardware-design-security/cascade-cpu-fuzzing-via-intricate-program-generation/">Solt et al.</a></td>
</tr>
<tr>
<td style="text-align: left;">BOOM</td>
<td style="text-align: left;">B1</td>
<td style="text-align: left;">Static rounding is ignored for fdiv.s and <code>fsqrt.s</code></td>
<td style="text-align: left;">1339</td>
<td style="text-align: left;"><a href="https://nvd.nist.gov/vuln/detail/CVE-2023-34882">2023-34882</a></td>
<td style="text-align: left;"><a href="https://comsec.ethz.ch/research/hardware-design-security/cascade-cpu-fuzzing-via-intricate-program-generation/">Solt et al.</a></td>
</tr>
<tr>
<td style="text-align: left;">BOOM</td>
<td style="text-align: left;">B2</td>
<td style="text-align: left;">Inaccurate instruction count when minstret is written by software</td>
<td style="text-align: left;">684</td>
<td style="text-align: left;"><a href="https://nvd.nist.gov/vuln/detail/CVE-2023-40063">2023-40063</a></td>
<td style="text-align: left;"><a href="https://comsec.ethz.ch/research/hardware-design-security/cascade-cpu-fuzzing-via-intricate-program-generation/">Solt et al.</a></td>
</tr>
<tr>
<td style="text-align: left;">BOOM</td>
<td style="text-align: left;">-</td>
<td style="text-align: left;"><a href="https://github.com/riscv-boom/riscv-boom/issues/504#issuecomment-736196635">Misaligned <code>lr</code> instruction on a cached line set the reservation</a></td>
<td style="text-align: left;">755</td>
<td style="text-align: left;"><a href="https://nvd.nist.gov/vuln/detail/CVE-2020-29561">2020-29561</a></td>
<td style="text-align: left;"><a href="https://lifeasageek.github.io/papers/jaewon-difuzzrtl.pdf">Hur et al.</a></td>
</tr>
<tr>
<td style="text-align: left;">BOOM</td>
<td style="text-align: left;">-</td>
<td style="text-align: left;"><a href="https://github.com/riscv-boom/riscv-boom/issues/459">Source field in <code>ProbeAckData</code> does not match the sink field of <code>ProbeRequest</code></a></td>
<td style="text-align: left;">-</td>
<td style="text-align: left;"><a href="https://nvd.nist.gov/vuln/detail/CVE-2020-13251">2020-13251</a></td>
<td style="text-align: left;"><a href="https://lifeasageek.github.io/papers/jaewon-difuzzrtl.pdf">Hur et al.</a></td>
</tr>
<tr>
<td style="text-align: left;">mor1kx</td>
<td style="text-align: left;">-</td>
<td style="text-align: left;"><a href="https://github.com/openrisc/mor1kx/issues/104">Reservation is not cancelled when there is snooping hit between <code>lwa</code> and <code>swa</code></a></td>
<td style="text-align: left;">-</td>
<td style="text-align: left;"><a href="https://nvd.nist.gov/vuln/detail/CVE-2020-13455">2020-13455</a></td>
<td style="text-align: left;"><a href="https://lifeasageek.github.io/papers/jaewon-difuzzrtl.pdf">Hur et al.</a></td>
</tr>
<tr>
<td style="text-align: left;">mor1kx</td>
<td style="text-align: left;">-</td>
<td style="text-align: left;"><a href="https://github.com/openrisc/mor1kx/issues/97">Misaligned <code>swa</code> raise exception when reservation is not set</a></td>
<td style="text-align: left;">-</td>
<td style="text-align: left;"><a href="https://nvd.nist.gov/vuln/detail/CVE-2020-13453">2020-13453</a></td>
<td style="text-align: left;"><a href="https://lifeasageek.github.io/papers/jaewon-difuzzrtl.pdf">Hur et al.</a></td>
</tr>
</tbody>
</table>
<p>Download: <a href="cves.csv"><code>cves.csv</code></a></p>







  
  



  


  



                
              </article>
            </div>
          
          
<script>var target=document.getElementById(location.hash.slice(1));target&&target.name&&(target.checked=target.name.startsWith("__tabbed_"))</script>
        </div>
        
          <button type="button" class="md-top md-icon" data-md-component="top" hidden>
  
  <svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 24 24"><path d="M13 20h-2V8l-5.5 5.5-1.42-1.42L12 4.16l7.92 7.92-1.42 1.42L13 8v12Z"/></svg>
  Back to top
</button>
        
      </main>
      
        <footer class="md-footer">
  
    
      
        
      
      <nav class="md-footer__inner md-grid" aria-label="Footer" >
        
          
          <a href="../hardware/" class="md-footer__link md-footer__link--prev" aria-label="Previous: Hardware">
            <div class="md-footer__button md-icon">
              
              <svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 24 24"><path d="M20 11v2H8l5.5 5.5-1.42 1.42L4.16 12l7.92-7.92L13.5 5.5 8 11h12Z"/></svg>
            </div>
            <div class="md-footer__title">
              <span class="md-footer__direction">
                Previous
              </span>
              <div class="md-ellipsis">
                Hardware
              </div>
            </div>
          </a>
        
        
          
          <a href="../tutorials/" class="md-footer__link md-footer__link--next" aria-label="Next: Tutorials">
            <div class="md-footer__title">
              <span class="md-footer__direction">
                Next
              </span>
              <div class="md-ellipsis">
                Tutorials
              </div>
            </div>
            <div class="md-footer__button md-icon">
              
              <svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 24 24"><path d="M4 11v2h12l-5.5 5.5 1.42 1.42L19.84 12l-7.92-7.92L10.5 5.5 16 11H4Z"/></svg>
            </div>
          </a>
        
      </nav>
    
  
  <div class="md-footer-meta md-typeset">
    <div class="md-footer-meta__inner md-grid">
      <div class="md-copyright">
  
    <div class="md-copyright__highlight">
      Copyright &copy; 2024 Federico Maggi & authors of linked resources.
    </div>
  
  
    Made with
    <a href="https://squidfunk.github.io/mkdocs-material/" target="_blank" rel="noopener">
      Material for MkDocs
    </a>
  
</div>
      
        <div class="md-social">
  
    
    
      
    
    
    
      
      
    
    <a href="https://infosec.exchange/@phretor" target="_blank" rel="noopener me" title="infosec.exchange" class="md-social__link">
      <svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 448 512"><!--! Font Awesome Free 6.5.2 by @fontawesome - https://fontawesome.com License - https://fontawesome.com/license/free (Icons: CC BY 4.0, Fonts: SIL OFL 1.1, Code: MIT License) Copyright 2024 Fonticons, Inc.--><path d="M433 179.11c0-97.2-63.71-125.7-63.71-125.7-62.52-28.7-228.56-28.4-290.48 0 0 0-63.72 28.5-63.72 125.7 0 115.7-6.6 259.4 105.63 289.1 40.51 10.7 75.32 13 103.33 11.4 50.81-2.8 79.32-18.1 79.32-18.1l-1.7-36.9s-36.31 11.4-77.12 10.1c-40.41-1.4-83-4.4-89.63-54a102.54 102.54 0 0 1-.9-13.9c85.63 20.9 158.65 9.1 178.75 6.7 56.12-6.7 105-41.3 111.23-72.9 9.8-49.8 9-121.5 9-121.5zm-75.12 125.2h-46.63v-114.2c0-49.7-64-51.6-64 6.9v62.5h-46.33V197c0-58.5-64-56.6-64-6.9v114.2H90.19c0-122.1-5.2-147.9 18.41-175 25.9-28.9 79.82-30.8 103.83 6.1l11.6 19.5 11.6-19.5c24.11-37.1 78.12-34.8 103.83-6.1 23.71 27.3 18.4 53 18.4 175z"/></svg>
    </a>
  
    
    
    
    
      
      
    
    <a href="https://twitter.com/@phretor" target="_blank" rel="noopener" title="twitter.com" class="md-social__link">
      <svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 512 512"><!--! Font Awesome Free 6.5.2 by @fontawesome - https://fontawesome.com License - https://fontawesome.com/license/free (Icons: CC BY 4.0, Fonts: SIL OFL 1.1, Code: MIT License) Copyright 2024 Fonticons, Inc.--><path d="M459.37 151.716c.325 4.548.325 9.097.325 13.645 0 138.72-105.583 298.558-298.558 298.558-59.452 0-114.68-17.219-161.137-47.106 8.447.974 16.568 1.299 25.34 1.299 49.055 0 94.213-16.568 130.274-44.832-46.132-.975-84.792-31.188-98.112-72.772 6.498.974 12.995 1.624 19.818 1.624 9.421 0 18.843-1.3 27.614-3.573-48.081-9.747-84.143-51.98-84.143-102.985v-1.299c13.969 7.797 30.214 12.67 47.431 13.319-28.264-18.843-46.781-51.005-46.781-87.391 0-19.492 5.197-37.36 14.294-52.954 51.655 63.675 129.3 105.258 216.365 109.807-1.624-7.797-2.599-15.918-2.599-24.04 0-57.828 46.782-104.934 104.934-104.934 30.213 0 57.502 12.67 76.67 33.137 23.715-4.548 46.456-13.32 66.599-25.34-7.798 24.366-24.366 44.833-46.132 57.827 21.117-2.273 41.584-8.122 60.426-16.243-14.292 20.791-32.161 39.308-52.628 54.253z"/></svg>
    </a>
  
    
    
    
    
      
      
    
    <a href="https://github.com/phretor/o-riscv" target="_blank" rel="noopener" title="github.com" class="md-social__link">
      <svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 496 512"><!--! Font Awesome Free 6.5.2 by @fontawesome - https://fontawesome.com License - https://fontawesome.com/license/free (Icons: CC BY 4.0, Fonts: SIL OFL 1.1, Code: MIT License) Copyright 2024 Fonticons, Inc.--><path d="M165.9 397.4c0 2-2.3 3.6-5.2 3.6-3.3.3-5.6-1.3-5.6-3.6 0-2 2.3-3.6 5.2-3.6 3-.3 5.6 1.3 5.6 3.6zm-31.1-4.5c-.7 2 1.3 4.3 4.3 4.9 2.6 1 5.6 0 6.2-2s-1.3-4.3-4.3-5.2c-2.6-.7-5.5.3-6.2 2.3zm44.2-1.7c-2.9.7-4.9 2.6-4.6 4.9.3 2 2.9 3.3 5.9 2.6 2.9-.7 4.9-2.6 4.6-4.6-.3-1.9-3-3.2-5.9-2.9zM244.8 8C106.1 8 0 113.3 0 252c0 110.9 69.8 205.8 169.5 239.2 12.8 2.3 17.3-5.6 17.3-12.1 0-6.2-.3-40.4-.3-61.4 0 0-70 15-84.7-29.8 0 0-11.4-29.1-27.8-36.6 0 0-22.9-15.7 1.6-15.4 0 0 24.9 2 38.6 25.8 21.9 38.6 58.6 27.5 72.9 20.9 2.3-16 8.8-27.1 16-33.7-55.9-6.2-112.3-14.3-112.3-110.5 0-27.5 7.6-41.3 23.6-58.9-2.6-6.5-11.1-33.3 2.6-67.9 20.9-6.5 69 27 69 27 20-5.6 41.5-8.5 62.8-8.5s42.8 2.9 62.8 8.5c0 0 48.1-33.6 69-27 13.7 34.7 5.2 61.4 2.6 67.9 16 17.7 25.8 31.5 25.8 58.9 0 96.5-58.9 104.2-114.8 110.5 9.2 7.9 17 22.9 17 46.4 0 33.7-.3 75.4-.3 83.6 0 6.5 4.6 14.4 17.3 12.1C428.2 457.8 496 362.9 496 252 496 113.3 383.5 8 244.8 8zM97.2 352.9c-1.3 1-1 3.3.7 5.2 1.6 1.6 3.9 2.3 5.2 1 1.3-1 1-3.3-.7-5.2-1.6-1.6-3.9-2.3-5.2-1zm-10.8-8.1c-.7 1.3.3 2.9 2.3 3.9 1.6 1 3.6.7 4.3-.7.7-1.3-.3-2.9-2.3-3.9-2-.6-3.6-.3-4.3.7zm32.4 35.6c-1.6 1.3-1 4.3 1.3 6.2 2.3 2.3 5.2 2.6 6.5 1 1.3-1.3.7-4.3-1.3-6.2-2.2-2.3-5.2-2.6-6.5-1zm-11.4-14.7c-1.6 1-1.6 3.6 0 5.9 1.6 2.3 4.3 3.3 5.6 2.3 1.6-1.3 1.6-3.9 0-6.2-1.4-2.3-4-3.3-5.6-2z"/></svg>
    </a>
  
    
    
    
    
      
      
    
    <a href="https://linkedin.com/in/phretor" target="_blank" rel="noopener" title="linkedin.com" class="md-social__link">
      <svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 448 512"><!--! Font Awesome Free 6.5.2 by @fontawesome - https://fontawesome.com License - https://fontawesome.com/license/free (Icons: CC BY 4.0, Fonts: SIL OFL 1.1, Code: MIT License) Copyright 2024 Fonticons, Inc.--><path d="M416 32H31.9C14.3 32 0 46.5 0 64.3v383.4C0 465.5 14.3 480 31.9 480H416c17.6 0 32-14.5 32-32.3V64.3c0-17.8-14.4-32.3-32-32.3zM135.4 416H69V202.2h66.5V416zm-33.2-243c-21.3 0-38.5-17.3-38.5-38.5S80.9 96 102.2 96c21.2 0 38.5 17.3 38.5 38.5 0 21.3-17.2 38.5-38.5 38.5zm282.1 243h-66.4V312c0-24.8-.5-56.7-34.5-56.7-34.6 0-39.9 27-39.9 54.9V416h-66.4V202.2h63.7v29.2h.9c8.9-16.8 30.6-34.5 62.9-34.5 67.2 0 79.7 44.3 79.7 101.9V416z"/></svg>
    </a>
  
</div>
      
    </div>
  </div>
</footer>
      
    </div>
    <div class="md-dialog" data-md-component="dialog">
      <div class="md-dialog__inner md-typeset"></div>
    </div>
    
    
    <script id="__config" type="application/json">{"base": "..", "features": ["navigation.footer", "navigation.tabs", "navigation.sections", "navigation.expand", "navigation.top", "navigation.indexes", "toc.follow"], "search": "../assets/javascripts/workers/search.b8dbb3d2.min.js", "translations": {"clipboard.copied": "Copied to clipboard", "clipboard.copy": "Copy to clipboard", "search.result.more.one": "1 more on this page", "search.result.more.other": "# more on this page", "search.result.none": "No matching documents", "search.result.one": "1 matching document", "search.result.other": "# matching documents", "search.result.placeholder": "Type to start searching", "search.result.term.missing": "Missing", "select.version": "Select version"}}</script>
    
    
      <script src="../assets/javascripts/bundle.081f42fc.min.js"></script>
      
        <script src="https://unpkg.com/tablesort@5.3.0/dist/tablesort.min.js"></script>
      
        <script src="../javascripts/tablesort.js"></script>
      
    
  </body>
</html>