#-----------------------------------------------------------
# Vivado v2016.2 (64-bit)
# SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
# IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
# Start of session at: Fri Jul 15 17:34:38 2016
# Process ID: 9872
# Current directory: C:/Users/acb610/Documents/GitHub/CS2204-Summer-2016-Research-Project/microblaze_project/microblaze_project.runs/impl_1
# Command line: vivado.exe -log microblaze_wrapper.vdi -applog -messageDb vivado.pb -mode batch -source microblaze_wrapper.tcl -notrace
# Log file: C:/Users/acb610/Documents/GitHub/CS2204-Summer-2016-Research-Project/microblaze_project/microblaze_project.runs/impl_1/microblaze_wrapper.vdi
# Journal file: C:/Users/acb610/Documents/GitHub/CS2204-Summer-2016-Research-Project/microblaze_project/microblaze_project.runs/impl_1\vivado.jou
#-----------------------------------------------------------
source microblaze_wrapper.tcl -notrace
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Netlist 29-17] Analyzing 202 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2016.2
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [c:/Users/acb610/Documents/GitHub/CS2204-Summer-2016-Research-Project/microblaze_project/microblaze_project.srcs/sources_1/bd/microblaze/ip/microblaze_microblaze_mcs_0_0/bd_0/ip/ip_0/bd_6a9c_microblaze_I_0.xdc] for cell 'microblaze_i/microblaze_mcs_0/U0/microblaze_I/U0'
Finished Parsing XDC File [c:/Users/acb610/Documents/GitHub/CS2204-Summer-2016-Research-Project/microblaze_project/microblaze_project.srcs/sources_1/bd/microblaze/ip/microblaze_microblaze_mcs_0_0/bd_0/ip/ip_0/bd_6a9c_microblaze_I_0.xdc] for cell 'microblaze_i/microblaze_mcs_0/U0/microblaze_I/U0'
Parsing XDC File [c:/Users/acb610/Documents/GitHub/CS2204-Summer-2016-Research-Project/microblaze_project/microblaze_project.srcs/sources_1/bd/microblaze/ip/microblaze_microblaze_mcs_0_0/bd_0/ip/ip_1/bd_6a9c_rst_0_0_board.xdc] for cell 'microblaze_i/microblaze_mcs_0/U0/rst_0/U0'
Finished Parsing XDC File [c:/Users/acb610/Documents/GitHub/CS2204-Summer-2016-Research-Project/microblaze_project/microblaze_project.srcs/sources_1/bd/microblaze/ip/microblaze_microblaze_mcs_0_0/bd_0/ip/ip_1/bd_6a9c_rst_0_0_board.xdc] for cell 'microblaze_i/microblaze_mcs_0/U0/rst_0/U0'
Parsing XDC File [c:/Users/acb610/Documents/GitHub/CS2204-Summer-2016-Research-Project/microblaze_project/microblaze_project.srcs/sources_1/bd/microblaze/ip/microblaze_microblaze_mcs_0_0/bd_0/ip/ip_1/bd_6a9c_rst_0_0.xdc] for cell 'microblaze_i/microblaze_mcs_0/U0/rst_0/U0'
Finished Parsing XDC File [c:/Users/acb610/Documents/GitHub/CS2204-Summer-2016-Research-Project/microblaze_project/microblaze_project.srcs/sources_1/bd/microblaze/ip/microblaze_microblaze_mcs_0_0/bd_0/ip/ip_1/bd_6a9c_rst_0_0.xdc] for cell 'microblaze_i/microblaze_mcs_0/U0/rst_0/U0'
Parsing XDC File [c:/Users/acb610/Documents/GitHub/CS2204-Summer-2016-Research-Project/microblaze_project/microblaze_project.srcs/sources_1/bd/microblaze/ip/microblaze_microblaze_mcs_0_0/bd_0/ip/ip_2/bd_6a9c_ilmb_0.xdc] for cell 'microblaze_i/microblaze_mcs_0/U0/ilmb/U0'
Finished Parsing XDC File [c:/Users/acb610/Documents/GitHub/CS2204-Summer-2016-Research-Project/microblaze_project/microblaze_project.srcs/sources_1/bd/microblaze/ip/microblaze_microblaze_mcs_0_0/bd_0/ip/ip_2/bd_6a9c_ilmb_0.xdc] for cell 'microblaze_i/microblaze_mcs_0/U0/ilmb/U0'
Parsing XDC File [c:/Users/acb610/Documents/GitHub/CS2204-Summer-2016-Research-Project/microblaze_project/microblaze_project.srcs/sources_1/bd/microblaze/ip/microblaze_microblaze_mcs_0_0/bd_0/ip/ip_3/bd_6a9c_dlmb_0.xdc] for cell 'microblaze_i/microblaze_mcs_0/U0/dlmb/U0'
Finished Parsing XDC File [c:/Users/acb610/Documents/GitHub/CS2204-Summer-2016-Research-Project/microblaze_project/microblaze_project.srcs/sources_1/bd/microblaze/ip/microblaze_microblaze_mcs_0_0/bd_0/ip/ip_3/bd_6a9c_dlmb_0.xdc] for cell 'microblaze_i/microblaze_mcs_0/U0/dlmb/U0'
Parsing XDC File [c:/Users/acb610/Documents/GitHub/CS2204-Summer-2016-Research-Project/microblaze_project/microblaze_project.srcs/sources_1/bd/microblaze/ip/microblaze_microblaze_mcs_0_0/bd_0/ip/ip_7/bd_6a9c_iomodule_0_0_board.xdc] for cell 'microblaze_i/microblaze_mcs_0/U0/iomodule_0/U0'
Finished Parsing XDC File [c:/Users/acb610/Documents/GitHub/CS2204-Summer-2016-Research-Project/microblaze_project/microblaze_project.srcs/sources_1/bd/microblaze/ip/microblaze_microblaze_mcs_0_0/bd_0/ip/ip_7/bd_6a9c_iomodule_0_0_board.xdc] for cell 'microblaze_i/microblaze_mcs_0/U0/iomodule_0/U0'
Parsing XDC File [c:/Users/acb610/Documents/GitHub/CS2204-Summer-2016-Research-Project/microblaze_project/microblaze_project.srcs/sources_1/bd/microblaze/ip/microblaze_microblaze_mcs_0_0/microblaze_microblaze_mcs_0_0_board.xdc] for cell 'microblaze_i/microblaze_mcs_0/U0'
Finished Parsing XDC File [c:/Users/acb610/Documents/GitHub/CS2204-Summer-2016-Research-Project/microblaze_project/microblaze_project.srcs/sources_1/bd/microblaze/ip/microblaze_microblaze_mcs_0_0/microblaze_microblaze_mcs_0_0_board.xdc] for cell 'microblaze_i/microblaze_mcs_0/U0'
Parsing XDC File [C:/Users/acb610/Downloads/nexys4ddr_master_xdc/Nexys4DDR_Master.xdc]
Finished Parsing XDC File [C:/Users/acb610/Downloads/nexys4ddr_master_xdc/Nexys4DDR_Master.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
WARNING: [Memdata 28-146] Could not find a netlist instance for the specified SCOPED_TO_REF value of: microblaze
Generating merged BMM file for the design top 'microblaze_wrapper'...
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 145 instances were transformed.
  LUT6_2 => LUT6_2 (LUT5, LUT6): 81 instances
  RAM32X1D => RAM32X1D (RAMD32, RAMD32): 64 instances

link_design: Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 524.336 ; gain = 282.871
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.078 . Memory (MB): peak = 524.336 ; gain = 0.000
INFO: [Timing 38-35] Done setting XDC timing constraints.

Starting Logic Optimization Task
Implement Debug Cores | Checksum: 159ce5e15

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 1 inverter(s) to 1 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 28b6be6e2

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.344 . Memory (MB): peak = 986.980 ; gain = 0.027

Phase 2 Constant Propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-10] Eliminated 151 cells.
Phase 2 Constant Propagation | Checksum: 144902b62

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.546 . Memory (MB): peak = 986.980 ; gain = 0.027

Phase 3 Sweep
INFO: [Opt 31-12] Eliminated 819 unconnected nets.
INFO: [Opt 31-11] Eliminated 748 unconnected cells.
Phase 3 Sweep | Checksum: d4df2f3c

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 986.980 ; gain = 0.027

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 986.980 ; gain = 0.000
Ending Logic Optimization Task | Checksum: d4df2f3c

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 986.980 ; gain = 0.027

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Power 33-232] No user defined clocks were found in the design!
Resolution: Please specify clocks using create_clock/create_generated_clock for sequential elements. For pure combinatorial circuits, please specify a virtual clock, otherwise the vectorless estimation might be inaccurate
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 16 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 0 newly gated: 0 Total Ports: 32
Ending PowerOpt Patch Enables Task | Checksum: d4df2f3c

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.016 . Memory (MB): peak = 1119.684 ; gain = 0.000
Ending Power Optimization Task | Checksum: d4df2f3c

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1119.684 ; gain = 132.703
INFO: [Common 17-83] Releasing license: Implementation
25 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:12 . Memory (MB): peak = 1119.684 ; gain = 595.348
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.031 . Memory (MB): peak = 1119.684 ; gain = 0.000
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/Users/acb610/Documents/GitHub/CS2204-Summer-2016-Research-Project/microblaze_project/microblaze_project.runs/impl_1/microblaze_wrapper_drc_opted.rpt.
INFO: [Chipscope 16-241] No debug cores found in the current design.
Before running the implement_debug_core command, either use the Set Up Debug wizard (GUI mode)
or use the create_debug_core and connect_debug_core Tcl commands to insert debug cores into the design.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.016 . Memory (MB): peak = 1119.684 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1119.684 ; gain = 0.000

Phase 1.1 IO Placement/ Clock Placement/ Build Placer Device

Phase 1.1.1 ParallelPlaceIOClockAndInitTop

Phase 1.1.1.1 Pre-Place Cells
Phase 1.1.1.1 Pre-Place Cells | Checksum: a317429e

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.063 . Memory (MB): peak = 1119.684 ; gain = 0.000

Phase 1.1.1.2 Constructing HAPIClkRuleMgr
Phase 1.1.1.2 Constructing HAPIClkRuleMgr | Checksum: a317429e

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.094 . Memory (MB): peak = 1119.684 ; gain = 0.000
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 1.1.1.3 IO and Clk Clean Up

Phase 1.1.1.3.1 Constructing HAPIClkRuleMgr
Phase 1.1.1.3.1 Constructing HAPIClkRuleMgr | Checksum: a317429e

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1119.684 ; gain = 0.000
Phase 1.1.1.3 IO and Clk Clean Up | Checksum: a317429e

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1119.684 ; gain = 0.000

Phase 1.1.1.4 Implementation Feasibility check On IDelay
Phase 1.1.1.4 Implementation Feasibility check On IDelay | Checksum: a317429e

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1119.684 ; gain = 0.000

Phase 1.1.1.5 Commit IO Placement
Phase 1.1.1.5 Commit IO Placement | Checksum: a0060a8d

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1119.684 ; gain = 0.000
Phase 1.1.1 ParallelPlaceIOClockAndInitTop | Checksum: a0060a8d

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1119.684 ; gain = 0.000
Phase 1.1 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 151c1b96f

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1119.684 ; gain = 0.000

Phase 1.2 Build Placer Netlist Model

Phase 1.2.1 Place Init Design

Phase 1.2.1.1 Make Others
Phase 1.2.1.1 Make Others | Checksum: 1b001dad3

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1119.684 ; gain = 0.000

Phase 1.2.1.2 Init Lut Pin Assignment
Phase 1.2.1.2 Init Lut Pin Assignment | Checksum: 1b001dad3

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1119.684 ; gain = 0.000
Phase 1.2.1 Place Init Design | Checksum: 170230578

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1119.684 ; gain = 0.000
Phase 1.2 Build Placer Netlist Model | Checksum: 170230578

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1119.684 ; gain = 0.000

Phase 1.3 Constrain Clocks/Macros
Phase 1.3 Constrain Clocks/Macros | Checksum: 170230578

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1119.684 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: 170230578

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1119.684 ; gain = 0.000

Phase 2 Global Placement
Phase 2 Global Placement | Checksum: 1257342b4

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 1119.684 ; gain = 0.000

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1257342b4

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 1119.684 ; gain = 0.000

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 174986c3f

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 1119.684 ; gain = 0.000

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1c8e28916

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 1119.684 ; gain = 0.000

Phase 3.4 Small Shape Detail Placement
Phase 3.4 Small Shape Detail Placement | Checksum: 1991a1e86

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 1119.684 ; gain = 0.000

Phase 3.5 Re-assign LUT pins
Phase 3.5 Re-assign LUT pins | Checksum: 1b8d0b3f9

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 1119.684 ; gain = 0.000

Phase 3.6 Pipeline Register Optimization
Phase 3.6 Pipeline Register Optimization | Checksum: 1b8d0b3f9

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 1119.684 ; gain = 0.000
Phase 3 Detail Placement | Checksum: 1b8d0b3f9

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 1119.684 ; gain = 0.000

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
Phase 4.1 Post Commit Optimization | Checksum: 1b8d0b3f9

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 1119.684 ; gain = 0.000

Phase 4.2 Sweep Clock Roots: Post-Placement
Phase 4.2 Sweep Clock Roots: Post-Placement | Checksum: 1b8d0b3f9

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 1119.684 ; gain = 0.000

Phase 4.3 Post Placement Cleanup
Phase 4.3 Post Placement Cleanup | Checksum: 1b8d0b3f9

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 1119.684 ; gain = 0.000

Phase 4.4 Placer Reporting
Phase 4.4 Placer Reporting | Checksum: 1b8d0b3f9

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 1119.684 ; gain = 0.000

Phase 4.5 Final Placement Cleanup
Phase 4.5 Final Placement Cleanup | Checksum: 28f42781d

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 1119.684 ; gain = 0.000
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 28f42781d

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 1119.684 ; gain = 0.000
Ending Placer Task | Checksum: 1af4a4f58

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 1119.684 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
38 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.141 . Memory (MB): peak = 1119.684 ; gain = 0.000
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.031 . Memory (MB): peak = 1119.684 ; gain = 0.000
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.031 . Memory (MB): peak = 1119.684 ; gain = 0.000
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1119.684 ; gain = 0.000
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs
Checksum: PlaceDB: be9724c7 ConstDB: 0 ShapeSum: f0b32a91 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 1109c7ecf

Time (s): cpu = 00:00:27 ; elapsed = 00:00:23 . Memory (MB): peak = 1149.984 ; gain = 30.301

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 1109c7ecf

Time (s): cpu = 00:00:27 ; elapsed = 00:00:23 . Memory (MB): peak = 1151.348 ; gain = 31.664

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 1109c7ecf

Time (s): cpu = 00:00:27 ; elapsed = 00:00:23 . Memory (MB): peak = 1159.090 ; gain = 39.406

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 1109c7ecf

Time (s): cpu = 00:00:27 ; elapsed = 00:00:23 . Memory (MB): peak = 1159.090 ; gain = 39.406
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 51caf465

Time (s): cpu = 00:00:27 ; elapsed = 00:00:24 . Memory (MB): peak = 1165.520 ; gain = 45.836
Phase 2 Router Initialization | Checksum: 51caf465

Time (s): cpu = 00:00:27 ; elapsed = 00:00:24 . Memory (MB): peak = 1165.520 ; gain = 45.836

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: aeda24d5

Time (s): cpu = 00:00:28 ; elapsed = 00:00:24 . Memory (MB): peak = 1165.520 ; gain = 45.836

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0

Phase 4.1.1 Update Timing
Phase 4.1.1 Update Timing | Checksum: aeda24d5

Time (s): cpu = 00:00:28 ; elapsed = 00:00:24 . Memory (MB): peak = 1165.520 ; gain = 45.836
WARNING: [Route 35-447] Congestion is preventing the router from routing all nets. The router will prioritize the successful completion of routing all nets over timing optimizations.
Phase 4.1 Global Iteration 0 | Checksum: aeda24d5

Time (s): cpu = 00:00:28 ; elapsed = 00:00:24 . Memory (MB): peak = 1165.520 ; gain = 45.836

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 48
 Number of Nodes with overlaps = 0

Phase 4.2.1 Update Timing
Phase 4.2.1 Update Timing | Checksum: 124e20c48

Time (s): cpu = 00:00:29 ; elapsed = 00:00:24 . Memory (MB): peak = 1165.520 ; gain = 45.836
Phase 4.2 Global Iteration 1 | Checksum: 124e20c48

Time (s): cpu = 00:00:29 ; elapsed = 00:00:24 . Memory (MB): peak = 1165.520 ; gain = 45.836
Phase 4 Rip-up And Reroute | Checksum: 124e20c48

Time (s): cpu = 00:00:29 ; elapsed = 00:00:24 . Memory (MB): peak = 1165.520 ; gain = 45.836

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 124e20c48

Time (s): cpu = 00:00:29 ; elapsed = 00:00:24 . Memory (MB): peak = 1165.520 ; gain = 45.836
Phase 5.1 Delay CleanUp | Checksum: 124e20c48

Time (s): cpu = 00:00:29 ; elapsed = 00:00:24 . Memory (MB): peak = 1165.520 ; gain = 45.836

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 124e20c48

Time (s): cpu = 00:00:29 ; elapsed = 00:00:24 . Memory (MB): peak = 1165.520 ; gain = 45.836
Phase 5 Delay and Skew Optimization | Checksum: 124e20c48

Time (s): cpu = 00:00:29 ; elapsed = 00:00:24 . Memory (MB): peak = 1165.520 ; gain = 45.836

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 124e20c48

Time (s): cpu = 00:00:29 ; elapsed = 00:00:24 . Memory (MB): peak = 1165.520 ; gain = 45.836
Phase 6.1 Hold Fix Iter | Checksum: 124e20c48

Time (s): cpu = 00:00:29 ; elapsed = 00:00:24 . Memory (MB): peak = 1165.520 ; gain = 45.836
Phase 6 Post Hold Fix | Checksum: 124e20c48

Time (s): cpu = 00:00:29 ; elapsed = 00:00:24 . Memory (MB): peak = 1165.520 ; gain = 45.836

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.224703 %
  Global Horizontal Routing Utilization  = 0.370418 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 124e20c48

Time (s): cpu = 00:00:29 ; elapsed = 00:00:24 . Memory (MB): peak = 1165.520 ; gain = 45.836

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 124e20c48

Time (s): cpu = 00:00:29 ; elapsed = 00:00:24 . Memory (MB): peak = 1165.520 ; gain = 45.836

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: dd109979

Time (s): cpu = 00:00:29 ; elapsed = 00:00:25 . Memory (MB): peak = 1165.520 ; gain = 45.836

Phase 10 Post Router Timing
Phase 10 Post Router Timing | Checksum: dd109979

Time (s): cpu = 00:00:29 ; elapsed = 00:00:25 . Memory (MB): peak = 1165.520 ; gain = 45.836
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:29 ; elapsed = 00:00:25 . Memory (MB): peak = 1165.520 ; gain = 45.836

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
45 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:29 ; elapsed = 00:00:25 . Memory (MB): peak = 1165.520 ; gain = 45.836
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.187 . Memory (MB): peak = 1165.520 ; gain = 0.000
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/Users/acb610/Documents/GitHub/CS2204-Summer-2016-Research-Project/microblaze_project/microblaze_project.runs/impl_1/microblaze_wrapper_drc_routed.rpt.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
WARNING: [Power 33-232] No user defined clocks were found in the design!
Resolution: Please specify clocks using create_clock/create_generated_clock for sequential elements. For pure combinatorial circuits, please specify a virtual clock, otherwise the vectorless estimation might be inaccurate
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
INFO: [Common 17-206] Exiting Vivado at Fri Jul 15 17:35:32 2016...
