// Code your testbench here
// or browse Examples
// Code your design here
`timescale 1ns / 1ns
module test();
	reg d;
	reg rest;
	reg CLOCK_50;
	parameter CLOCK_PERIOD = 2;
	wire q;
	register DUT(d,q,rest,CLOCK_50);
	
	initial
	begin
	d=0;
	rest=1;
	end
	
	
	initial begin
		CLOCK_50 <= 1'b0;
	end // initial
	always @ (*)
	begin : Clock_Generator
		#((CLOCK_PERIOD) / 2) CLOCK_50 <= ~CLOCK_50;
	end


	
	
	
	initial
	begin
	
	#1;d=0;
	#2;d=1;
	#1;d=0;
	#1;d=1;
	#5;rest=0;
	
	
	
	
	
	
	end
	
	
	
	initial
	begin
	#1000 $stop;
	end
	initial
  begin
    $dumpfile("dump.vcd");
    $dumpvars(1);
  end
	
	

endmodule
