$date
	Mon Mar 24 16:00:24 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module tb_mux4 $end
$var wire 8 ! dout [7:0] $end
$var reg 8 " din0 [7:0] $end
$var reg 8 # din1 [7:0] $end
$var reg 8 $ din2 [7:0] $end
$var reg 8 % din3 [7:0] $end
$var reg 2 & sel [1:0] $end
$scope module dut $end
$var wire 8 ' din0 [7:0] $end
$var wire 8 ( din1 [7:0] $end
$var wire 8 ) din2 [7:0] $end
$var wire 8 * din3 [7:0] $end
$var wire 2 + sel [1:0] $end
$var wire 8 , dout [7:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b10000 ,
b0 +
b10000000 *
b1000000 )
b100000 (
b10000 '
b0 &
b10000000 %
b1000000 $
b100000 #
b10000 "
b10000 !
$end
#10
b10000000 !
b10000000 ,
b11 &
b11 +
#20
b100000 !
b100000 ,
b1 &
b1 +
#30
b1000000 !
b1000000 ,
b10 &
b10 +
#130
