<BaliSimProject version="1.3" path="." stage="0" language="-1" name="tb_apb_wb_bridge_questa" simType="QuestaSim">
    <Source worklib="work" path="tb_apb_wb_bridge_questa/apb_wb_bridge.vhd" type="VHDL" langstandard="" include="none"/>
    <Source worklib="work" path="tb_apb_wb_bridge_questa/wb_target_mem.vhd" type="VHDL" langstandard="" include="none"/>
    <Source worklib="work" path="tb_apb_wb_bridge_questa/tb_apb_wb_bridge.vhd" type="VHDL" langstandard="" include="none"/>
    <SimLib value="pmi_work ovi_machxo2"/>
    <GlbInc value=""/>
    <Macro value=""/>
    <TopModule instance="" language="VHDL" name="apb_wb_bridge"/>
</BaliSimProject>
