Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2022.2 (lin64) Build 3671981 Fri Oct 14 04:59:54 MDT 2022
| Date              : Sat Nov 19 22:11:11 2022
| Host              : liara running 64-bit Arch Linux
| Command           : report_timing_summary -max_paths 10 -report_unconstrained -file bd_0_wrapper_timing_summary_routed.rpt -pb bd_0_wrapper_timing_summary_routed.pb -rpx bd_0_wrapper_timing_summary_routed.rpx
| Design            : bd_0_wrapper
| Device            : xczu7ev-ffvc1156
| Speed File        : -2  PRODUCTION 1.30 05-15-2022
| Temperature Grade : E
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  450         

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (190)
6. checking no_output_delay (246)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (190)
--------------------------------
 There are 190 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (246)
---------------------------------
 There are 246 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.069        0.000                      0                 7314        0.019        0.000                      0                 7314        4.458        0.000                       0                  3222  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)       Period(ns)      Frequency(MHz)
-----   ------------       ----------      --------------
ap_clk  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
ap_clk              2.069        0.000                      0                 7314        0.019        0.000                      0                 7314        4.458        0.000                       0                  3222  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        ap_clk                      
(none)                      ap_clk        


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  ap_clk
  To Clock:  ap_clk

Setup :            0  Failing Endpoints,  Worst Slack        2.069ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.019ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.458ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.069ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_142_4_fu_56/hadd_16ns_16ns_16_2_full_dsp_1_U39/din1_buf1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/reg_file_10_U/ram_reg_bram_0/DINBDIN[14]
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        7.637ns  (logic 4.423ns (57.916%)  route 3.214ns (42.084%))
  Logic Levels:           21  (CARRY8=3 DSP_ALU=2 DSP_C_DATA=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=2 DSP_PREADD=1 DSP_PREADD_DATA=2 LUT3=1 LUT4=3 LUT5=1 LUT6=3)
  Clock Path Skew:        0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.040ns = ( 10.040 - 10.000 ) 
    Source Clock Delay      (SCD):    0.029ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3221, unset)         0.029     0.029    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_142_4_fu_56/hadd_16ns_16ns_16_2_full_dsp_1_U39/ap_clk
    SLICE_X52Y83         FDRE                                         r  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_142_4_fu_56/hadd_16ns_16ns_16_2_full_dsp_1_U39/din1_buf1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y83         FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.079     0.108 r  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_142_4_fu_56/hadd_16ns_16ns_16_2_full_dsp_1_U39/din1_buf1_reg[3]/Q
                         net (fo=5, routed)           0.419     0.527    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_142_4_fu_56/hadd_16ns_16ns_16_2_full_dsp_1_U39/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.EXP/NUMB_CMP/NOT_FAST.CMP/s_axis_b_tdata[3]
    SLICE_X53Y101        LUT4 (Prop_B6LUT_SLICEM_I2_O)
                                                      0.125     0.652 r  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_142_4_fu_56/hadd_16ns_16ns_16_2_full_dsp_1_U39/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.EXP/NUMB_CMP/NOT_FAST.CMP/lut_op0_inferred__0/i_/O
                         net (fo=1, routed)           0.016     0.668    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_142_4_fu_56/hadd_16ns_16ns_16_2_full_dsp_1_U39/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/A[1]
    SLICE_X53Y101        CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[7])
                                                      0.197     0.865 f  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_142_4_fu_56/hadd_16ns_16ns_16_2_full_dsp_1_U39/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=14, routed)          0.384     1.249    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_142_4_fu_56/hadd_16ns_16ns_16_2_full_dsp_1_U39/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/INMODE[1]
    DSP48E2_X4Y42        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_INMODE[1]_PREADD_AB[22])
                                                      0.265     1.514 r  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_142_4_fu_56/hadd_16ns_16ns_16_2_full_dsp_1_U39/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA_INST/PREADD_AB[22]
                         net (fo=1, routed)           0.000     1.514    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_142_4_fu_56/hadd_16ns_16ns_16_2_full_dsp_1_U39/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA.PREADD_AB<22>
    DSP48E2_X4Y42        DSP_PREADD (Prop_DSP_PREADD_DSP48E2_PREADD_AB[22]_AD[22])
                                                      0.488     2.002 f  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_142_4_fu_56/hadd_16ns_16ns_16_2_full_dsp_1_U39/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_PREADD_INST/AD[22]
                         net (fo=1, routed)           0.000     2.002    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_142_4_fu_56/hadd_16ns_16ns_16_2_full_dsp_1_U39/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_PREADD.AD<22>
    DSP48E2_X4Y42        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_AD[22]_AD_DATA[22])
                                                      0.050     2.052 r  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_142_4_fu_56/hadd_16ns_16ns_16_2_full_dsp_1_U39/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA_INST/AD_DATA[22]
                         net (fo=1, routed)           0.000     2.052    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_142_4_fu_56/hadd_16ns_16ns_16_2_full_dsp_1_U39/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA.AD_DATA<22>
    DSP48E2_X4Y42        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_AD_DATA[22]_U[23])
                                                      0.612     2.664 f  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_142_4_fu_56/hadd_16ns_16ns_16_2_full_dsp_1_U39/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_MULTIPLIER_INST/U[23]
                         net (fo=1, routed)           0.000     2.664    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_142_4_fu_56/hadd_16ns_16ns_16_2_full_dsp_1_U39/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_MULTIPLIER.U<23>
    DSP48E2_X4Y42        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[23]_U_DATA[23])
                                                      0.047     2.711 r  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_142_4_fu_56/hadd_16ns_16ns_16_2_full_dsp_1_U39/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_M_DATA_INST/U_DATA[23]
                         net (fo=1, routed)           0.000     2.711    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_142_4_fu_56/hadd_16ns_16ns_16_2_full_dsp_1_U39/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_M_DATA.U_DATA<23>
    DSP48E2_X4Y42        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[23]_ALU_OUT[23])
                                                      0.585     3.296 r  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_142_4_fu_56/hadd_16ns_16ns_16_2_full_dsp_1_U39/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_ALU_INST/ALU_OUT[23]
                         net (fo=1, routed)           0.000     3.296    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_142_4_fu_56/hadd_16ns_16ns_16_2_full_dsp_1_U39/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_ALU.ALU_OUT<23>
    DSP48E2_X4Y42        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[23]_P[23])
                                                      0.109     3.405 f  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_142_4_fu_56/hadd_16ns_16ns_16_2_full_dsp_1_U39/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST/P[23]
                         net (fo=5, routed)           0.282     3.687    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_142_4_fu_56/hadd_16ns_16ns_16_2_full_dsp_1_U39/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.LOD/P[10]
    SLICE_X53Y109        LUT4 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.125     3.812 r  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_142_4_fu_56/hadd_16ns_16ns_16_2_full_dsp_1_U39/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.LOD/DIST_ENC[0].i_det_lut1/O
                         net (fo=1, routed)           0.016     3.828    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_142_4_fu_56/hadd_16ns_16ns_16_2_full_dsp_1_U39/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.LOD/det_lut_lzd_1
    SLICE_X53Y109        CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[5])
                                                      0.199     4.027 r  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_142_4_fu_56/hadd_16ns_16ns_16_2_full_dsp_1_U39/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.LOD/DET_GEN[0].CARRY_MUX_CARRY4_CARRY8/CO[5]
                         net (fo=5, routed)           0.138     4.165    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_142_4_fu_56/hadd_16ns_16ns_16_2_full_dsp_1_U39/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.LOD/zero_pair_lzd_6
    SLICE_X53Y110        LUT3 (Prop_D5LUT_SLICEM_I0_O)
                                                      0.110     4.275 r  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_142_4_fu_56/hadd_16ns_16ns_16_2_full_dsp_1_U39/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.LOD/gen_lut_pairs[2].lutpairmode1.lutXo6_i_1/O
                         net (fo=3, routed)           0.151     4.426    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_142_4_fu_56/hadd_16ns_16ns_16_2_full_dsp_1_U39/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.LOD/c[2]
    SLICE_X52Y110        LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.150     4.576 f  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_142_4_fu_56/hadd_16ns_16ns_16_2_full_dsp_1_U39/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.LOD/LSBaddmode1.lut0o6_i_1/O
                         net (fo=2, routed)           0.130     4.706    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_142_4_fu_56/hadd_16ns_16ns_16_2_full_dsp_1_U39/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.EXP/NOT_LOW_LATENCY_NORM_DIST.STRUCT_ADD/LSBaddmode1.lut0o6/I4
    SLICE_X52Y109        LUT5 (Prop_A5LUT_SLICEL_I4_O)
                                                      0.069     4.775 r  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_142_4_fu_56/hadd_16ns_16ns_16_2_full_dsp_1_U39/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.EXP/NOT_LOW_LATENCY_NORM_DIST.STRUCT_ADD/LSBaddmode1.lut0o6/LUT5/O
                         net (fo=3, routed)           0.255     5.030    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_142_4_fu_56/hadd_16ns_16ns_16_2_full_dsp_1_U39/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.EXP/NOT_LOW_LATENCY_NORM_DIST.STRUCT_ADD/gen_lut_pairs[1].lutpairmode1.lutXo6/I4
    SLICE_X52Y109        LUT6 (Prop_B6LUT_SLICEL_I4_O)
                                                      0.051     5.081 r  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_142_4_fu_56/hadd_16ns_16ns_16_2_full_dsp_1_U39/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.EXP/NOT_LOW_LATENCY_NORM_DIST.STRUCT_ADD/gen_lut_pairs[1].lutpairmode1.lutXo6/LUT6/O
                         net (fo=1, routed)           0.009     5.090    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_142_4_fu_56/hadd_16ns_16ns_16_2_full_dsp_1_U39/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.EXP/NOT_LOW_LATENCY_NORM_DIST.STRUCT_ADD/o6lut_i[1]
    SLICE_X52Y109        CARRY8 (Prop_CARRY8_SLICEL_S[1]_O[4])
                                                      0.200     5.290 r  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_142_4_fu_56/hadd_16ns_16ns_16_2_full_dsp_1_U39/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.EXP/NOT_LOW_LATENCY_NORM_DIST.STRUCT_ADD/gen_carry4s[0].gen_carry4.y0.mcy00_CARRY4_CARRY8/O[4]
                         net (fo=3, routed)           0.377     5.668    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_142_4_fu_56/hadd_16ns_16ns_16_2_full_dsp_1_U39/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/C[18]
    DSP48E2_X4Y44        DSP_C_DATA (Prop_DSP_C_DATA_DSP48E2_C[18]_C_DATA[18])
                                                      0.105     5.773 r  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_142_4_fu_56/hadd_16ns_16ns_16_2_full_dsp_1_U39/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/DSP_C_DATA_INST/C_DATA[18]
                         net (fo=2, routed)           0.000     5.773    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_142_4_fu_56/hadd_16ns_16ns_16_2_full_dsp_1_U39/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/DSP_C_DATA.C_DATA<18>
    DSP48E2_X4Y44        DSP_ALU (Prop_DSP_ALU_DSP48E2_C_DATA[18]_ALU_OUT[18])
                                                      0.585     6.358 f  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_142_4_fu_56/hadd_16ns_16ns_16_2_full_dsp_1_U39/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/DSP_ALU_INST/ALU_OUT[18]
                         net (fo=1, routed)           0.000     6.358    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_142_4_fu_56/hadd_16ns_16ns_16_2_full_dsp_1_U39/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/DSP_ALU.ALU_OUT<18>
    DSP48E2_X4Y44        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[18]_P[18])
                                                      0.109     6.467 r  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_142_4_fu_56/hadd_16ns_16ns_16_2_full_dsp_1_U39/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST/P[18]
                         net (fo=1, routed)           0.374     6.841    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_142_4_fu_56/hadd_16ns_16ns_16_2_full_dsp_1_U39/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.LOD/add_reg_405_reg[14][4]
    SLICE_X53Y102        LUT6 (Prop_A6LUT_SLICEM_I4_O)
                                                      0.053     6.894 r  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_142_4_fu_56/hadd_16ns_16ns_16_2_full_dsp_1_U39/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.LOD/m_axis_result_tdata[14]_INST_0/O
                         net (fo=3, routed)           0.402     7.296    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_142_4_fu_56/hadd_16ns_16ns_16_2_full_dsp_1_U39/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/D[14]
    SLICE_X53Y78         LUT4 (Prop_D5LUT_SLICEM_I1_O)
                                                      0.110     7.406 r  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_142_4_fu_56/hadd_16ns_16ns_16_2_full_dsp_1_U39/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/ram_reg_bram_0_i_41/O
                         net (fo=1, routed)           0.260     7.666    bd_0_i/hls_inst/inst/reg_file_10_U/DINBDIN[14]
    RAMB36_X1Y14         RAMB36E2                                     r  bd_0_i/hls_inst/inst/reg_file_10_U/ram_reg_bram_0/DINBDIN[14]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=3221, unset)         0.040    10.040    bd_0_i/hls_inst/inst/reg_file_10_U/ap_clk
    RAMB36_X1Y14         RAMB36E2                                     r  bd_0_i/hls_inst/inst/reg_file_10_U/ram_reg_bram_0/CLKBWRCLK
                         clock pessimism              0.000    10.040    
                         clock uncertainty           -0.035    10.005    
    RAMB36_X1Y14         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKBWRCLK_DINBDIN[14])
                                                     -0.270     9.735    bd_0_i/hls_inst/inst/reg_file_10_U/ram_reg_bram_0
  -------------------------------------------------------------------
                         required time                          9.735    
                         arrival time                          -7.666    
  -------------------------------------------------------------------
                         slack                                  2.069    

Slack (MET) :             2.136ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_142_4_fu_56/hadd_16ns_16ns_16_2_full_dsp_1_U39/din1_buf1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/reg_file_11_U/ram_reg_bram_0/DINBDIN[14]
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        7.570ns  (logic 4.412ns (58.283%)  route 3.158ns (41.717%))
  Logic Levels:           21  (CARRY8=3 DSP_ALU=2 DSP_C_DATA=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=2 DSP_PREADD=1 DSP_PREADD_DATA=2 LUT3=1 LUT4=3 LUT5=1 LUT6=3)
  Clock Path Skew:        0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.040ns = ( 10.040 - 10.000 ) 
    Source Clock Delay      (SCD):    0.029ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3221, unset)         0.029     0.029    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_142_4_fu_56/hadd_16ns_16ns_16_2_full_dsp_1_U39/ap_clk
    SLICE_X52Y83         FDRE                                         r  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_142_4_fu_56/hadd_16ns_16ns_16_2_full_dsp_1_U39/din1_buf1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y83         FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.079     0.108 r  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_142_4_fu_56/hadd_16ns_16ns_16_2_full_dsp_1_U39/din1_buf1_reg[3]/Q
                         net (fo=5, routed)           0.419     0.527    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_142_4_fu_56/hadd_16ns_16ns_16_2_full_dsp_1_U39/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.EXP/NUMB_CMP/NOT_FAST.CMP/s_axis_b_tdata[3]
    SLICE_X53Y101        LUT4 (Prop_B6LUT_SLICEM_I2_O)
                                                      0.125     0.652 r  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_142_4_fu_56/hadd_16ns_16ns_16_2_full_dsp_1_U39/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.EXP/NUMB_CMP/NOT_FAST.CMP/lut_op0_inferred__0/i_/O
                         net (fo=1, routed)           0.016     0.668    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_142_4_fu_56/hadd_16ns_16ns_16_2_full_dsp_1_U39/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/A[1]
    SLICE_X53Y101        CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[7])
                                                      0.197     0.865 f  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_142_4_fu_56/hadd_16ns_16ns_16_2_full_dsp_1_U39/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=14, routed)          0.384     1.249    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_142_4_fu_56/hadd_16ns_16ns_16_2_full_dsp_1_U39/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/INMODE[1]
    DSP48E2_X4Y42        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_INMODE[1]_PREADD_AB[22])
                                                      0.265     1.514 r  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_142_4_fu_56/hadd_16ns_16ns_16_2_full_dsp_1_U39/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA_INST/PREADD_AB[22]
                         net (fo=1, routed)           0.000     1.514    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_142_4_fu_56/hadd_16ns_16ns_16_2_full_dsp_1_U39/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA.PREADD_AB<22>
    DSP48E2_X4Y42        DSP_PREADD (Prop_DSP_PREADD_DSP48E2_PREADD_AB[22]_AD[22])
                                                      0.488     2.002 f  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_142_4_fu_56/hadd_16ns_16ns_16_2_full_dsp_1_U39/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_PREADD_INST/AD[22]
                         net (fo=1, routed)           0.000     2.002    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_142_4_fu_56/hadd_16ns_16ns_16_2_full_dsp_1_U39/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_PREADD.AD<22>
    DSP48E2_X4Y42        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_AD[22]_AD_DATA[22])
                                                      0.050     2.052 r  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_142_4_fu_56/hadd_16ns_16ns_16_2_full_dsp_1_U39/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA_INST/AD_DATA[22]
                         net (fo=1, routed)           0.000     2.052    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_142_4_fu_56/hadd_16ns_16ns_16_2_full_dsp_1_U39/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA.AD_DATA<22>
    DSP48E2_X4Y42        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_AD_DATA[22]_U[23])
                                                      0.612     2.664 f  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_142_4_fu_56/hadd_16ns_16ns_16_2_full_dsp_1_U39/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_MULTIPLIER_INST/U[23]
                         net (fo=1, routed)           0.000     2.664    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_142_4_fu_56/hadd_16ns_16ns_16_2_full_dsp_1_U39/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_MULTIPLIER.U<23>
    DSP48E2_X4Y42        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[23]_U_DATA[23])
                                                      0.047     2.711 r  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_142_4_fu_56/hadd_16ns_16ns_16_2_full_dsp_1_U39/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_M_DATA_INST/U_DATA[23]
                         net (fo=1, routed)           0.000     2.711    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_142_4_fu_56/hadd_16ns_16ns_16_2_full_dsp_1_U39/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_M_DATA.U_DATA<23>
    DSP48E2_X4Y42        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[23]_ALU_OUT[23])
                                                      0.585     3.296 r  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_142_4_fu_56/hadd_16ns_16ns_16_2_full_dsp_1_U39/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_ALU_INST/ALU_OUT[23]
                         net (fo=1, routed)           0.000     3.296    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_142_4_fu_56/hadd_16ns_16ns_16_2_full_dsp_1_U39/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_ALU.ALU_OUT<23>
    DSP48E2_X4Y42        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[23]_P[23])
                                                      0.109     3.405 f  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_142_4_fu_56/hadd_16ns_16ns_16_2_full_dsp_1_U39/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST/P[23]
                         net (fo=5, routed)           0.282     3.687    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_142_4_fu_56/hadd_16ns_16ns_16_2_full_dsp_1_U39/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.LOD/P[10]
    SLICE_X53Y109        LUT4 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.125     3.812 r  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_142_4_fu_56/hadd_16ns_16ns_16_2_full_dsp_1_U39/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.LOD/DIST_ENC[0].i_det_lut1/O
                         net (fo=1, routed)           0.016     3.828    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_142_4_fu_56/hadd_16ns_16ns_16_2_full_dsp_1_U39/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.LOD/det_lut_lzd_1
    SLICE_X53Y109        CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[5])
                                                      0.199     4.027 r  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_142_4_fu_56/hadd_16ns_16ns_16_2_full_dsp_1_U39/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.LOD/DET_GEN[0].CARRY_MUX_CARRY4_CARRY8/CO[5]
                         net (fo=5, routed)           0.138     4.165    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_142_4_fu_56/hadd_16ns_16ns_16_2_full_dsp_1_U39/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.LOD/zero_pair_lzd_6
    SLICE_X53Y110        LUT3 (Prop_D5LUT_SLICEM_I0_O)
                                                      0.110     4.275 r  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_142_4_fu_56/hadd_16ns_16ns_16_2_full_dsp_1_U39/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.LOD/gen_lut_pairs[2].lutpairmode1.lutXo6_i_1/O
                         net (fo=3, routed)           0.151     4.426    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_142_4_fu_56/hadd_16ns_16ns_16_2_full_dsp_1_U39/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.LOD/c[2]
    SLICE_X52Y110        LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.150     4.576 f  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_142_4_fu_56/hadd_16ns_16ns_16_2_full_dsp_1_U39/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.LOD/LSBaddmode1.lut0o6_i_1/O
                         net (fo=2, routed)           0.130     4.706    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_142_4_fu_56/hadd_16ns_16ns_16_2_full_dsp_1_U39/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.EXP/NOT_LOW_LATENCY_NORM_DIST.STRUCT_ADD/LSBaddmode1.lut0o6/I4
    SLICE_X52Y109        LUT5 (Prop_A5LUT_SLICEL_I4_O)
                                                      0.069     4.775 r  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_142_4_fu_56/hadd_16ns_16ns_16_2_full_dsp_1_U39/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.EXP/NOT_LOW_LATENCY_NORM_DIST.STRUCT_ADD/LSBaddmode1.lut0o6/LUT5/O
                         net (fo=3, routed)           0.255     5.030    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_142_4_fu_56/hadd_16ns_16ns_16_2_full_dsp_1_U39/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.EXP/NOT_LOW_LATENCY_NORM_DIST.STRUCT_ADD/gen_lut_pairs[1].lutpairmode1.lutXo6/I4
    SLICE_X52Y109        LUT6 (Prop_B6LUT_SLICEL_I4_O)
                                                      0.051     5.081 r  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_142_4_fu_56/hadd_16ns_16ns_16_2_full_dsp_1_U39/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.EXP/NOT_LOW_LATENCY_NORM_DIST.STRUCT_ADD/gen_lut_pairs[1].lutpairmode1.lutXo6/LUT6/O
                         net (fo=1, routed)           0.009     5.090    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_142_4_fu_56/hadd_16ns_16ns_16_2_full_dsp_1_U39/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.EXP/NOT_LOW_LATENCY_NORM_DIST.STRUCT_ADD/o6lut_i[1]
    SLICE_X52Y109        CARRY8 (Prop_CARRY8_SLICEL_S[1]_O[4])
                                                      0.200     5.290 r  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_142_4_fu_56/hadd_16ns_16ns_16_2_full_dsp_1_U39/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.EXP/NOT_LOW_LATENCY_NORM_DIST.STRUCT_ADD/gen_carry4s[0].gen_carry4.y0.mcy00_CARRY4_CARRY8/O[4]
                         net (fo=3, routed)           0.377     5.668    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_142_4_fu_56/hadd_16ns_16ns_16_2_full_dsp_1_U39/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/C[18]
    DSP48E2_X4Y44        DSP_C_DATA (Prop_DSP_C_DATA_DSP48E2_C[18]_C_DATA[18])
                                                      0.105     5.773 r  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_142_4_fu_56/hadd_16ns_16ns_16_2_full_dsp_1_U39/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/DSP_C_DATA_INST/C_DATA[18]
                         net (fo=2, routed)           0.000     5.773    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_142_4_fu_56/hadd_16ns_16ns_16_2_full_dsp_1_U39/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/DSP_C_DATA.C_DATA<18>
    DSP48E2_X4Y44        DSP_ALU (Prop_DSP_ALU_DSP48E2_C_DATA[18]_ALU_OUT[18])
                                                      0.585     6.358 f  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_142_4_fu_56/hadd_16ns_16ns_16_2_full_dsp_1_U39/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/DSP_ALU_INST/ALU_OUT[18]
                         net (fo=1, routed)           0.000     6.358    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_142_4_fu_56/hadd_16ns_16ns_16_2_full_dsp_1_U39/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/DSP_ALU.ALU_OUT<18>
    DSP48E2_X4Y44        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[18]_P[18])
                                                      0.109     6.467 r  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_142_4_fu_56/hadd_16ns_16ns_16_2_full_dsp_1_U39/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST/P[18]
                         net (fo=1, routed)           0.374     6.841    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_142_4_fu_56/hadd_16ns_16ns_16_2_full_dsp_1_U39/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.LOD/add_reg_405_reg[14][4]
    SLICE_X53Y102        LUT6 (Prop_A6LUT_SLICEM_I4_O)
                                                      0.053     6.894 r  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_142_4_fu_56/hadd_16ns_16ns_16_2_full_dsp_1_U39/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.LOD/m_axis_result_tdata[14]_INST_0/O
                         net (fo=3, routed)           0.402     7.296    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_142_4_fu_56/hadd_16ns_16ns_16_2_full_dsp_1_U39/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/D[14]
    SLICE_X53Y78         LUT4 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.099     7.395 r  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_142_4_fu_56/hadd_16ns_16ns_16_2_full_dsp_1_U39/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/ram_reg_bram_0_i_18__0/O
                         net (fo=1, routed)           0.204     7.599    bd_0_i/hls_inst/inst/reg_file_11_U/ram_reg_bram_0_2[14]
    RAMB36_X1Y15         RAMB36E2                                     r  bd_0_i/hls_inst/inst/reg_file_11_U/ram_reg_bram_0/DINBDIN[14]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=3221, unset)         0.040    10.040    bd_0_i/hls_inst/inst/reg_file_11_U/ap_clk
    RAMB36_X1Y15         RAMB36E2                                     r  bd_0_i/hls_inst/inst/reg_file_11_U/ram_reg_bram_0/CLKBWRCLK
                         clock pessimism              0.000    10.040    
                         clock uncertainty           -0.035    10.005    
    RAMB36_X1Y15         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKBWRCLK_DINBDIN[14])
                                                     -0.270     9.735    bd_0_i/hls_inst/inst/reg_file_11_U/ram_reg_bram_0
  -------------------------------------------------------------------
                         required time                          9.735    
                         arrival time                          -7.599    
  -------------------------------------------------------------------
                         slack                                  2.136    

Slack (MET) :             2.269ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_142_4_fu_56/hadd_16ns_16ns_16_2_full_dsp_1_U39/din1_buf1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/reg_file_10_U/ram_reg_bram_0/DINBDIN[13]
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        7.449ns  (logic 4.376ns (58.750%)  route 3.073ns (41.250%))
  Logic Levels:           21  (CARRY8=3 DSP_ALU=2 DSP_C_DATA=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=2 DSP_PREADD=1 DSP_PREADD_DATA=2 LUT3=1 LUT4=3 LUT5=1 LUT6=3)
  Clock Path Skew:        0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.040ns = ( 10.040 - 10.000 ) 
    Source Clock Delay      (SCD):    0.029ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3221, unset)         0.029     0.029    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_142_4_fu_56/hadd_16ns_16ns_16_2_full_dsp_1_U39/ap_clk
    SLICE_X52Y83         FDRE                                         r  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_142_4_fu_56/hadd_16ns_16ns_16_2_full_dsp_1_U39/din1_buf1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y83         FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.079     0.108 r  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_142_4_fu_56/hadd_16ns_16ns_16_2_full_dsp_1_U39/din1_buf1_reg[3]/Q
                         net (fo=5, routed)           0.419     0.527    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_142_4_fu_56/hadd_16ns_16ns_16_2_full_dsp_1_U39/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.EXP/NUMB_CMP/NOT_FAST.CMP/s_axis_b_tdata[3]
    SLICE_X53Y101        LUT4 (Prop_B6LUT_SLICEM_I2_O)
                                                      0.125     0.652 r  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_142_4_fu_56/hadd_16ns_16ns_16_2_full_dsp_1_U39/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.EXP/NUMB_CMP/NOT_FAST.CMP/lut_op0_inferred__0/i_/O
                         net (fo=1, routed)           0.016     0.668    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_142_4_fu_56/hadd_16ns_16ns_16_2_full_dsp_1_U39/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/A[1]
    SLICE_X53Y101        CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[7])
                                                      0.197     0.865 f  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_142_4_fu_56/hadd_16ns_16ns_16_2_full_dsp_1_U39/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=14, routed)          0.384     1.249    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_142_4_fu_56/hadd_16ns_16ns_16_2_full_dsp_1_U39/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/INMODE[1]
    DSP48E2_X4Y42        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_INMODE[1]_PREADD_AB[22])
                                                      0.265     1.514 r  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_142_4_fu_56/hadd_16ns_16ns_16_2_full_dsp_1_U39/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA_INST/PREADD_AB[22]
                         net (fo=1, routed)           0.000     1.514    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_142_4_fu_56/hadd_16ns_16ns_16_2_full_dsp_1_U39/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA.PREADD_AB<22>
    DSP48E2_X4Y42        DSP_PREADD (Prop_DSP_PREADD_DSP48E2_PREADD_AB[22]_AD[22])
                                                      0.488     2.002 f  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_142_4_fu_56/hadd_16ns_16ns_16_2_full_dsp_1_U39/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_PREADD_INST/AD[22]
                         net (fo=1, routed)           0.000     2.002    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_142_4_fu_56/hadd_16ns_16ns_16_2_full_dsp_1_U39/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_PREADD.AD<22>
    DSP48E2_X4Y42        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_AD[22]_AD_DATA[22])
                                                      0.050     2.052 r  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_142_4_fu_56/hadd_16ns_16ns_16_2_full_dsp_1_U39/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA_INST/AD_DATA[22]
                         net (fo=1, routed)           0.000     2.052    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_142_4_fu_56/hadd_16ns_16ns_16_2_full_dsp_1_U39/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA.AD_DATA<22>
    DSP48E2_X4Y42        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_AD_DATA[22]_U[23])
                                                      0.612     2.664 f  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_142_4_fu_56/hadd_16ns_16ns_16_2_full_dsp_1_U39/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_MULTIPLIER_INST/U[23]
                         net (fo=1, routed)           0.000     2.664    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_142_4_fu_56/hadd_16ns_16ns_16_2_full_dsp_1_U39/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_MULTIPLIER.U<23>
    DSP48E2_X4Y42        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[23]_U_DATA[23])
                                                      0.047     2.711 r  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_142_4_fu_56/hadd_16ns_16ns_16_2_full_dsp_1_U39/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_M_DATA_INST/U_DATA[23]
                         net (fo=1, routed)           0.000     2.711    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_142_4_fu_56/hadd_16ns_16ns_16_2_full_dsp_1_U39/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_M_DATA.U_DATA<23>
    DSP48E2_X4Y42        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[23]_ALU_OUT[23])
                                                      0.585     3.296 r  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_142_4_fu_56/hadd_16ns_16ns_16_2_full_dsp_1_U39/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_ALU_INST/ALU_OUT[23]
                         net (fo=1, routed)           0.000     3.296    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_142_4_fu_56/hadd_16ns_16ns_16_2_full_dsp_1_U39/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_ALU.ALU_OUT<23>
    DSP48E2_X4Y42        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[23]_P[23])
                                                      0.109     3.405 f  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_142_4_fu_56/hadd_16ns_16ns_16_2_full_dsp_1_U39/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST/P[23]
                         net (fo=5, routed)           0.282     3.687    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_142_4_fu_56/hadd_16ns_16ns_16_2_full_dsp_1_U39/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.LOD/P[10]
    SLICE_X53Y109        LUT4 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.125     3.812 r  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_142_4_fu_56/hadd_16ns_16ns_16_2_full_dsp_1_U39/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.LOD/DIST_ENC[0].i_det_lut1/O
                         net (fo=1, routed)           0.016     3.828    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_142_4_fu_56/hadd_16ns_16ns_16_2_full_dsp_1_U39/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.LOD/det_lut_lzd_1
    SLICE_X53Y109        CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[5])
                                                      0.199     4.027 r  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_142_4_fu_56/hadd_16ns_16ns_16_2_full_dsp_1_U39/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.LOD/DET_GEN[0].CARRY_MUX_CARRY4_CARRY8/CO[5]
                         net (fo=5, routed)           0.138     4.165    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_142_4_fu_56/hadd_16ns_16ns_16_2_full_dsp_1_U39/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.LOD/zero_pair_lzd_6
    SLICE_X53Y110        LUT3 (Prop_D5LUT_SLICEM_I0_O)
                                                      0.110     4.275 r  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_142_4_fu_56/hadd_16ns_16ns_16_2_full_dsp_1_U39/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.LOD/gen_lut_pairs[2].lutpairmode1.lutXo6_i_1/O
                         net (fo=3, routed)           0.151     4.426    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_142_4_fu_56/hadd_16ns_16ns_16_2_full_dsp_1_U39/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.LOD/c[2]
    SLICE_X52Y110        LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.150     4.576 f  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_142_4_fu_56/hadd_16ns_16ns_16_2_full_dsp_1_U39/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.LOD/LSBaddmode1.lut0o6_i_1/O
                         net (fo=2, routed)           0.130     4.706    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_142_4_fu_56/hadd_16ns_16ns_16_2_full_dsp_1_U39/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.EXP/NOT_LOW_LATENCY_NORM_DIST.STRUCT_ADD/LSBaddmode1.lut0o6/I4
    SLICE_X52Y109        LUT5 (Prop_A5LUT_SLICEL_I4_O)
                                                      0.069     4.775 r  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_142_4_fu_56/hadd_16ns_16ns_16_2_full_dsp_1_U39/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.EXP/NOT_LOW_LATENCY_NORM_DIST.STRUCT_ADD/LSBaddmode1.lut0o6/LUT5/O
                         net (fo=3, routed)           0.255     5.030    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_142_4_fu_56/hadd_16ns_16ns_16_2_full_dsp_1_U39/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.EXP/NOT_LOW_LATENCY_NORM_DIST.STRUCT_ADD/gen_lut_pairs[1].lutpairmode1.lutXo6/I4
    SLICE_X52Y109        LUT6 (Prop_B6LUT_SLICEL_I4_O)
                                                      0.051     5.081 r  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_142_4_fu_56/hadd_16ns_16ns_16_2_full_dsp_1_U39/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.EXP/NOT_LOW_LATENCY_NORM_DIST.STRUCT_ADD/gen_lut_pairs[1].lutpairmode1.lutXo6/LUT6/O
                         net (fo=1, routed)           0.009     5.090    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_142_4_fu_56/hadd_16ns_16ns_16_2_full_dsp_1_U39/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.EXP/NOT_LOW_LATENCY_NORM_DIST.STRUCT_ADD/o6lut_i[1]
    SLICE_X52Y109        CARRY8 (Prop_CARRY8_SLICEL_S[1]_O[3])
                                                      0.120     5.210 r  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_142_4_fu_56/hadd_16ns_16ns_16_2_full_dsp_1_U39/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.EXP/NOT_LOW_LATENCY_NORM_DIST.STRUCT_ADD/gen_carry4s[0].gen_carry4.y0.mcy00_CARRY4_CARRY8/O[3]
                         net (fo=3, routed)           0.326     5.537    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_142_4_fu_56/hadd_16ns_16ns_16_2_full_dsp_1_U39/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/C[17]
    DSP48E2_X4Y44        DSP_C_DATA (Prop_DSP_C_DATA_DSP48E2_C[17]_C_DATA[17])
                                                      0.105     5.642 r  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_142_4_fu_56/hadd_16ns_16ns_16_2_full_dsp_1_U39/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/DSP_C_DATA_INST/C_DATA[17]
                         net (fo=2, routed)           0.000     5.642    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_142_4_fu_56/hadd_16ns_16ns_16_2_full_dsp_1_U39/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/DSP_C_DATA.C_DATA<17>
    DSP48E2_X4Y44        DSP_ALU (Prop_DSP_ALU_DSP48E2_C_DATA[17]_ALU_OUT[17])
                                                      0.585     6.227 f  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_142_4_fu_56/hadd_16ns_16ns_16_2_full_dsp_1_U39/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/DSP_ALU_INST/ALU_OUT[17]
                         net (fo=1, routed)           0.000     6.227    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_142_4_fu_56/hadd_16ns_16ns_16_2_full_dsp_1_U39/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/DSP_ALU.ALU_OUT<17>
    DSP48E2_X4Y44        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[17]_P[17])
                                                      0.109     6.336 r  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_142_4_fu_56/hadd_16ns_16ns_16_2_full_dsp_1_U39/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST/P[17]
                         net (fo=1, routed)           0.363     6.699    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_142_4_fu_56/hadd_16ns_16ns_16_2_full_dsp_1_U39/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.LOD/add_reg_405_reg[14][3]
    SLICE_X53Y102        LUT6 (Prop_B6LUT_SLICEM_I4_O)
                                                      0.100     6.799 r  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_142_4_fu_56/hadd_16ns_16ns_16_2_full_dsp_1_U39/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.LOD/m_axis_result_tdata[13]_INST_0/O
                         net (fo=3, routed)           0.332     7.131    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_142_4_fu_56/hadd_16ns_16ns_16_2_full_dsp_1_U39/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/D[13]
    SLICE_X53Y80         LUT4 (Prop_H5LUT_SLICEM_I1_O)
                                                      0.096     7.227 r  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_142_4_fu_56/hadd_16ns_16ns_16_2_full_dsp_1_U39/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/ram_reg_bram_0_i_42/O
                         net (fo=1, routed)           0.251     7.478    bd_0_i/hls_inst/inst/reg_file_10_U/DINBDIN[13]
    RAMB36_X1Y14         RAMB36E2                                     r  bd_0_i/hls_inst/inst/reg_file_10_U/ram_reg_bram_0/DINBDIN[13]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=3221, unset)         0.040    10.040    bd_0_i/hls_inst/inst/reg_file_10_U/ap_clk
    RAMB36_X1Y14         RAMB36E2                                     r  bd_0_i/hls_inst/inst/reg_file_10_U/ram_reg_bram_0/CLKBWRCLK
                         clock pessimism              0.000    10.040    
                         clock uncertainty           -0.035    10.005    
    RAMB36_X1Y14         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKBWRCLK_DINBDIN[13])
                                                     -0.258     9.747    bd_0_i/hls_inst/inst/reg_file_10_U/ram_reg_bram_0
  -------------------------------------------------------------------
                         required time                          9.747    
                         arrival time                          -7.478    
  -------------------------------------------------------------------
                         slack                                  2.269    

Slack (MET) :             2.311ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_142_4_fu_56/hadd_16ns_16ns_16_2_full_dsp_1_U39/din1_buf1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/reg_file_10_U/ram_reg_bram_0/DINBDIN[4]
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        7.409ns  (logic 4.706ns (63.520%)  route 2.703ns (36.480%))
  Logic Levels:           20  (CARRY8=2 DSP_A_B_DATA=1 DSP_ALU=2 DSP_M_DATA=2 DSP_MULTIPLIER=2 DSP_OUTPUT=2 DSP_PREADD=1 DSP_PREADD_DATA=3 LUT4=4 LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.040ns = ( 10.040 - 10.000 ) 
    Source Clock Delay      (SCD):    0.029ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3221, unset)         0.029     0.029    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_142_4_fu_56/hadd_16ns_16ns_16_2_full_dsp_1_U39/ap_clk
    SLICE_X52Y83         FDRE                                         r  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_142_4_fu_56/hadd_16ns_16ns_16_2_full_dsp_1_U39/din1_buf1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y83         FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.079     0.108 r  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_142_4_fu_56/hadd_16ns_16ns_16_2_full_dsp_1_U39/din1_buf1_reg[3]/Q
                         net (fo=5, routed)           0.419     0.527    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_142_4_fu_56/hadd_16ns_16ns_16_2_full_dsp_1_U39/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.EXP/NUMB_CMP/NOT_FAST.CMP/s_axis_b_tdata[3]
    SLICE_X53Y101        LUT4 (Prop_B6LUT_SLICEM_I2_O)
                                                      0.125     0.652 r  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_142_4_fu_56/hadd_16ns_16ns_16_2_full_dsp_1_U39/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.EXP/NUMB_CMP/NOT_FAST.CMP/lut_op0_inferred__0/i_/O
                         net (fo=1, routed)           0.016     0.668    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_142_4_fu_56/hadd_16ns_16ns_16_2_full_dsp_1_U39/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/A[1]
    SLICE_X53Y101        CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[7])
                                                      0.197     0.865 f  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_142_4_fu_56/hadd_16ns_16ns_16_2_full_dsp_1_U39/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=14, routed)          0.384     1.249    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_142_4_fu_56/hadd_16ns_16ns_16_2_full_dsp_1_U39/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/INMODE[1]
    DSP48E2_X4Y42        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_INMODE[1]_PREADD_AB[22])
                                                      0.265     1.514 r  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_142_4_fu_56/hadd_16ns_16ns_16_2_full_dsp_1_U39/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA_INST/PREADD_AB[22]
                         net (fo=1, routed)           0.000     1.514    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_142_4_fu_56/hadd_16ns_16ns_16_2_full_dsp_1_U39/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA.PREADD_AB<22>
    DSP48E2_X4Y42        DSP_PREADD (Prop_DSP_PREADD_DSP48E2_PREADD_AB[22]_AD[22])
                                                      0.488     2.002 f  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_142_4_fu_56/hadd_16ns_16ns_16_2_full_dsp_1_U39/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_PREADD_INST/AD[22]
                         net (fo=1, routed)           0.000     2.002    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_142_4_fu_56/hadd_16ns_16ns_16_2_full_dsp_1_U39/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_PREADD.AD<22>
    DSP48E2_X4Y42        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_AD[22]_AD_DATA[22])
                                                      0.050     2.052 r  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_142_4_fu_56/hadd_16ns_16ns_16_2_full_dsp_1_U39/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA_INST/AD_DATA[22]
                         net (fo=1, routed)           0.000     2.052    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_142_4_fu_56/hadd_16ns_16ns_16_2_full_dsp_1_U39/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA.AD_DATA<22>
    DSP48E2_X4Y42        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_AD_DATA[22]_U[23])
                                                      0.612     2.664 f  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_142_4_fu_56/hadd_16ns_16ns_16_2_full_dsp_1_U39/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_MULTIPLIER_INST/U[23]
                         net (fo=1, routed)           0.000     2.664    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_142_4_fu_56/hadd_16ns_16ns_16_2_full_dsp_1_U39/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_MULTIPLIER.U<23>
    DSP48E2_X4Y42        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[23]_U_DATA[23])
                                                      0.047     2.711 r  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_142_4_fu_56/hadd_16ns_16ns_16_2_full_dsp_1_U39/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_M_DATA_INST/U_DATA[23]
                         net (fo=1, routed)           0.000     2.711    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_142_4_fu_56/hadd_16ns_16ns_16_2_full_dsp_1_U39/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_M_DATA.U_DATA<23>
    DSP48E2_X4Y42        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[23]_ALU_OUT[23])
                                                      0.585     3.296 r  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_142_4_fu_56/hadd_16ns_16ns_16_2_full_dsp_1_U39/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_ALU_INST/ALU_OUT[23]
                         net (fo=1, routed)           0.000     3.296    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_142_4_fu_56/hadd_16ns_16ns_16_2_full_dsp_1_U39/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_ALU.ALU_OUT<23>
    DSP48E2_X4Y42        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[23]_P[23])
                                                      0.109     3.405 f  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_142_4_fu_56/hadd_16ns_16ns_16_2_full_dsp_1_U39/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST/P[23]
                         net (fo=5, routed)           0.282     3.687    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_142_4_fu_56/hadd_16ns_16ns_16_2_full_dsp_1_U39/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.LOD/P[10]
    SLICE_X53Y109        LUT4 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.125     3.812 r  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_142_4_fu_56/hadd_16ns_16ns_16_2_full_dsp_1_U39/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.LOD/DIST_ENC[0].i_det_lut1/O
                         net (fo=1, routed)           0.016     3.828    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_142_4_fu_56/hadd_16ns_16ns_16_2_full_dsp_1_U39/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.LOD/det_lut_lzd_1
    SLICE_X53Y109        CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[3])
                                                      0.184     4.012 r  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_142_4_fu_56/hadd_16ns_16ns_16_2_full_dsp_1_U39/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.LOD/DET_GEN[0].CARRY_MUX_CARRY4_CARRY8/CO[3]
                         net (fo=9, routed)           0.190     4.202    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_142_4_fu_56/hadd_16ns_16ns_16_2_full_dsp_1_U39/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.LOD/DET_GEN[3].CARRY_MUX_0
    SLICE_X53Y110        LUT4 (Prop_G5LUT_SLICEM_I0_O)
                                                      0.068     4.270 f  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_142_4_fu_56/hadd_16ns_16ns_16_2_full_dsp_1_U39/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.LOD/i_no_versal_es1_workaround.DSP_i_6/O
                         net (fo=1, routed)           0.357     4.627    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_142_4_fu_56/hadd_16ns_16ns_16_2_full_dsp_1_U39/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/B[7]
    DSP48E2_X4Y44        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_B[7]_B2_DATA[7])
                                                      0.151     4.778 r  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_142_4_fu_56/hadd_16ns_16ns_16_2_full_dsp_1_U39/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/DSP_A_B_DATA_INST/B2_DATA[7]
                         net (fo=1, routed)           0.000     4.778    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_142_4_fu_56/hadd_16ns_16ns_16_2_full_dsp_1_U39/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/DSP_A_B_DATA.B2_DATA<7>
    DSP48E2_X4Y44        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[7]_B2B1[7])
                                                      0.073     4.851 r  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_142_4_fu_56/hadd_16ns_16ns_16_2_full_dsp_1_U39/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA_INST/B2B1[7]
                         net (fo=1, routed)           0.000     4.851    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_142_4_fu_56/hadd_16ns_16ns_16_2_full_dsp_1_U39/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA.B2B1<7>
    DSP48E2_X4Y44        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[7]_V[6])
                                                      0.609     5.460 f  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_142_4_fu_56/hadd_16ns_16ns_16_2_full_dsp_1_U39/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/DSP_MULTIPLIER_INST/V[6]
                         net (fo=1, routed)           0.000     5.460    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_142_4_fu_56/hadd_16ns_16ns_16_2_full_dsp_1_U39/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/DSP_MULTIPLIER.V<6>
    DSP48E2_X4Y44        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_V[6]_V_DATA[6])
                                                      0.046     5.506 r  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_142_4_fu_56/hadd_16ns_16ns_16_2_full_dsp_1_U39/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/DSP_M_DATA_INST/V_DATA[6]
                         net (fo=1, routed)           0.000     5.506    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_142_4_fu_56/hadd_16ns_16ns_16_2_full_dsp_1_U39/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/DSP_M_DATA.V_DATA<6>
    DSP48E2_X4Y44        DSP_ALU (Prop_DSP_ALU_DSP48E2_V_DATA[6]_ALU_OUT[6])
                                                      0.571     6.077 f  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_142_4_fu_56/hadd_16ns_16ns_16_2_full_dsp_1_U39/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/DSP_ALU_INST/ALU_OUT[6]
                         net (fo=1, routed)           0.000     6.077    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_142_4_fu_56/hadd_16ns_16ns_16_2_full_dsp_1_U39/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/DSP_ALU.ALU_OUT<6>
    DSP48E2_X4Y44        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[6]_P[6])
                                                      0.109     6.186 r  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_142_4_fu_56/hadd_16ns_16ns_16_2_full_dsp_1_U39/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST/P[6]
                         net (fo=1, routed)           0.375     6.561    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_142_4_fu_56/hadd_16ns_16ns_16_2_full_dsp_1_U39/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.EXP/NOT_LOW_LATENCY_NORM_DIST.STRUCT_ADD/P[4]
    SLICE_X53Y100        LUT6 (Prop_D6LUT_SLICEM_I5_O)
                                                      0.145     6.706 r  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_142_4_fu_56/hadd_16ns_16ns_16_2_full_dsp_1_U39/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.EXP/NOT_LOW_LATENCY_NORM_DIST.STRUCT_ADD/mant_op_inferred_i_6/O
                         net (fo=3, routed)           0.358     7.065    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_142_4_fu_56/hadd_16ns_16ns_16_2_full_dsp_1_U39/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/D[4]
    SLICE_X53Y78         LUT4 (Prop_C5LUT_SLICEM_I1_O)
                                                      0.068     7.133 r  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_142_4_fu_56/hadd_16ns_16ns_16_2_full_dsp_1_U39/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/ram_reg_bram_0_i_51/O
                         net (fo=1, routed)           0.305     7.438    bd_0_i/hls_inst/inst/reg_file_10_U/DINBDIN[4]
    RAMB36_X1Y14         RAMB36E2                                     r  bd_0_i/hls_inst/inst/reg_file_10_U/ram_reg_bram_0/DINBDIN[4]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=3221, unset)         0.040    10.040    bd_0_i/hls_inst/inst/reg_file_10_U/ap_clk
    RAMB36_X1Y14         RAMB36E2                                     r  bd_0_i/hls_inst/inst/reg_file_10_U/ram_reg_bram_0/CLKBWRCLK
                         clock pessimism              0.000    10.040    
                         clock uncertainty           -0.035    10.005    
    RAMB36_X1Y14         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKBWRCLK_DINBDIN[4])
                                                     -0.256     9.749    bd_0_i/hls_inst/inst/reg_file_10_U/ram_reg_bram_0
  -------------------------------------------------------------------
                         required time                          9.749    
                         arrival time                          -7.438    
  -------------------------------------------------------------------
                         slack                                  2.311    

Slack (MET) :             2.311ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_142_4_fu_56/hadd_16ns_16ns_16_2_full_dsp_1_U39/din1_buf1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/reg_file_10_U/ram_reg_bram_0/DINBDIN[6]
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        7.409ns  (logic 4.719ns (63.689%)  route 2.690ns (36.311%))
  Logic Levels:           20  (CARRY8=2 DSP_A_B_DATA=1 DSP_ALU=2 DSP_M_DATA=2 DSP_MULTIPLIER=2 DSP_OUTPUT=2 DSP_PREADD=1 DSP_PREADD_DATA=3 LUT4=4 LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.040ns = ( 10.040 - 10.000 ) 
    Source Clock Delay      (SCD):    0.029ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3221, unset)         0.029     0.029    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_142_4_fu_56/hadd_16ns_16ns_16_2_full_dsp_1_U39/ap_clk
    SLICE_X52Y83         FDRE                                         r  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_142_4_fu_56/hadd_16ns_16ns_16_2_full_dsp_1_U39/din1_buf1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y83         FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.079     0.108 r  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_142_4_fu_56/hadd_16ns_16ns_16_2_full_dsp_1_U39/din1_buf1_reg[3]/Q
                         net (fo=5, routed)           0.419     0.527    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_142_4_fu_56/hadd_16ns_16ns_16_2_full_dsp_1_U39/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.EXP/NUMB_CMP/NOT_FAST.CMP/s_axis_b_tdata[3]
    SLICE_X53Y101        LUT4 (Prop_B6LUT_SLICEM_I2_O)
                                                      0.125     0.652 r  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_142_4_fu_56/hadd_16ns_16ns_16_2_full_dsp_1_U39/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.EXP/NUMB_CMP/NOT_FAST.CMP/lut_op0_inferred__0/i_/O
                         net (fo=1, routed)           0.016     0.668    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_142_4_fu_56/hadd_16ns_16ns_16_2_full_dsp_1_U39/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/A[1]
    SLICE_X53Y101        CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[7])
                                                      0.197     0.865 f  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_142_4_fu_56/hadd_16ns_16ns_16_2_full_dsp_1_U39/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=14, routed)          0.384     1.249    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_142_4_fu_56/hadd_16ns_16ns_16_2_full_dsp_1_U39/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/INMODE[1]
    DSP48E2_X4Y42        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_INMODE[1]_PREADD_AB[22])
                                                      0.265     1.514 r  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_142_4_fu_56/hadd_16ns_16ns_16_2_full_dsp_1_U39/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA_INST/PREADD_AB[22]
                         net (fo=1, routed)           0.000     1.514    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_142_4_fu_56/hadd_16ns_16ns_16_2_full_dsp_1_U39/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA.PREADD_AB<22>
    DSP48E2_X4Y42        DSP_PREADD (Prop_DSP_PREADD_DSP48E2_PREADD_AB[22]_AD[22])
                                                      0.488     2.002 f  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_142_4_fu_56/hadd_16ns_16ns_16_2_full_dsp_1_U39/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_PREADD_INST/AD[22]
                         net (fo=1, routed)           0.000     2.002    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_142_4_fu_56/hadd_16ns_16ns_16_2_full_dsp_1_U39/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_PREADD.AD<22>
    DSP48E2_X4Y42        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_AD[22]_AD_DATA[22])
                                                      0.050     2.052 r  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_142_4_fu_56/hadd_16ns_16ns_16_2_full_dsp_1_U39/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA_INST/AD_DATA[22]
                         net (fo=1, routed)           0.000     2.052    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_142_4_fu_56/hadd_16ns_16ns_16_2_full_dsp_1_U39/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA.AD_DATA<22>
    DSP48E2_X4Y42        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_AD_DATA[22]_U[23])
                                                      0.612     2.664 f  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_142_4_fu_56/hadd_16ns_16ns_16_2_full_dsp_1_U39/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_MULTIPLIER_INST/U[23]
                         net (fo=1, routed)           0.000     2.664    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_142_4_fu_56/hadd_16ns_16ns_16_2_full_dsp_1_U39/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_MULTIPLIER.U<23>
    DSP48E2_X4Y42        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[23]_U_DATA[23])
                                                      0.047     2.711 r  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_142_4_fu_56/hadd_16ns_16ns_16_2_full_dsp_1_U39/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_M_DATA_INST/U_DATA[23]
                         net (fo=1, routed)           0.000     2.711    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_142_4_fu_56/hadd_16ns_16ns_16_2_full_dsp_1_U39/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_M_DATA.U_DATA<23>
    DSP48E2_X4Y42        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[23]_ALU_OUT[23])
                                                      0.585     3.296 r  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_142_4_fu_56/hadd_16ns_16ns_16_2_full_dsp_1_U39/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_ALU_INST/ALU_OUT[23]
                         net (fo=1, routed)           0.000     3.296    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_142_4_fu_56/hadd_16ns_16ns_16_2_full_dsp_1_U39/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_ALU.ALU_OUT<23>
    DSP48E2_X4Y42        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[23]_P[23])
                                                      0.109     3.405 f  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_142_4_fu_56/hadd_16ns_16ns_16_2_full_dsp_1_U39/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST/P[23]
                         net (fo=5, routed)           0.282     3.687    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_142_4_fu_56/hadd_16ns_16ns_16_2_full_dsp_1_U39/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.LOD/P[10]
    SLICE_X53Y109        LUT4 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.125     3.812 r  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_142_4_fu_56/hadd_16ns_16ns_16_2_full_dsp_1_U39/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.LOD/DIST_ENC[0].i_det_lut1/O
                         net (fo=1, routed)           0.016     3.828    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_142_4_fu_56/hadd_16ns_16ns_16_2_full_dsp_1_U39/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.LOD/det_lut_lzd_1
    SLICE_X53Y109        CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[3])
                                                      0.184     4.012 r  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_142_4_fu_56/hadd_16ns_16ns_16_2_full_dsp_1_U39/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.LOD/DET_GEN[0].CARRY_MUX_CARRY4_CARRY8/CO[3]
                         net (fo=9, routed)           0.190     4.202    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_142_4_fu_56/hadd_16ns_16ns_16_2_full_dsp_1_U39/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.LOD/DET_GEN[3].CARRY_MUX_0
    SLICE_X53Y110        LUT4 (Prop_G5LUT_SLICEM_I0_O)
                                                      0.068     4.270 f  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_142_4_fu_56/hadd_16ns_16ns_16_2_full_dsp_1_U39/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.LOD/i_no_versal_es1_workaround.DSP_i_6/O
                         net (fo=1, routed)           0.357     4.627    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_142_4_fu_56/hadd_16ns_16ns_16_2_full_dsp_1_U39/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/B[7]
    DSP48E2_X4Y44        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_B[7]_B2_DATA[7])
                                                      0.151     4.778 r  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_142_4_fu_56/hadd_16ns_16ns_16_2_full_dsp_1_U39/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/DSP_A_B_DATA_INST/B2_DATA[7]
                         net (fo=1, routed)           0.000     4.778    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_142_4_fu_56/hadd_16ns_16ns_16_2_full_dsp_1_U39/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/DSP_A_B_DATA.B2_DATA<7>
    DSP48E2_X4Y44        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[7]_B2B1[7])
                                                      0.073     4.851 r  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_142_4_fu_56/hadd_16ns_16ns_16_2_full_dsp_1_U39/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA_INST/B2B1[7]
                         net (fo=1, routed)           0.000     4.851    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_142_4_fu_56/hadd_16ns_16ns_16_2_full_dsp_1_U39/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA.B2B1<7>
    DSP48E2_X4Y44        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[7]_V[8])
                                                      0.609     5.460 f  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_142_4_fu_56/hadd_16ns_16ns_16_2_full_dsp_1_U39/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/DSP_MULTIPLIER_INST/V[8]
                         net (fo=1, routed)           0.000     5.460    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_142_4_fu_56/hadd_16ns_16ns_16_2_full_dsp_1_U39/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/DSP_MULTIPLIER.V<8>
    DSP48E2_X4Y44        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_V[8]_V_DATA[8])
                                                      0.046     5.506 r  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_142_4_fu_56/hadd_16ns_16ns_16_2_full_dsp_1_U39/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/DSP_M_DATA_INST/V_DATA[8]
                         net (fo=1, routed)           0.000     5.506    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_142_4_fu_56/hadd_16ns_16ns_16_2_full_dsp_1_U39/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/DSP_M_DATA.V_DATA<8>
    DSP48E2_X4Y44        DSP_ALU (Prop_DSP_ALU_DSP48E2_V_DATA[8]_ALU_OUT[8])
                                                      0.571     6.077 f  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_142_4_fu_56/hadd_16ns_16ns_16_2_full_dsp_1_U39/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/DSP_ALU_INST/ALU_OUT[8]
                         net (fo=1, routed)           0.000     6.077    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_142_4_fu_56/hadd_16ns_16ns_16_2_full_dsp_1_U39/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/DSP_ALU.ALU_OUT<8>
    DSP48E2_X4Y44        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[8]_P[8])
                                                      0.109     6.186 r  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_142_4_fu_56/hadd_16ns_16ns_16_2_full_dsp_1_U39/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST/P[8]
                         net (fo=1, routed)           0.370     6.556    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_142_4_fu_56/hadd_16ns_16ns_16_2_full_dsp_1_U39/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.EXP/NOT_LOW_LATENCY_NORM_DIST.STRUCT_ADD/P[6]
    SLICE_X53Y99         LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.152     6.708 r  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_142_4_fu_56/hadd_16ns_16ns_16_2_full_dsp_1_U39/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.EXP/NOT_LOW_LATENCY_NORM_DIST.STRUCT_ADD/mant_op_inferred_i_4/O
                         net (fo=3, routed)           0.411     7.119    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_142_4_fu_56/hadd_16ns_16ns_16_2_full_dsp_1_U39/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/D[6]
    SLICE_X52Y76         LUT4 (Prop_F5LUT_SLICEL_I1_O)
                                                      0.074     7.193 r  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_142_4_fu_56/hadd_16ns_16ns_16_2_full_dsp_1_U39/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/ram_reg_bram_0_i_49/O
                         net (fo=1, routed)           0.245     7.438    bd_0_i/hls_inst/inst/reg_file_10_U/DINBDIN[6]
    RAMB36_X1Y14         RAMB36E2                                     r  bd_0_i/hls_inst/inst/reg_file_10_U/ram_reg_bram_0/DINBDIN[6]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=3221, unset)         0.040    10.040    bd_0_i/hls_inst/inst/reg_file_10_U/ap_clk
    RAMB36_X1Y14         RAMB36E2                                     r  bd_0_i/hls_inst/inst/reg_file_10_U/ram_reg_bram_0/CLKBWRCLK
                         clock pessimism              0.000    10.040    
                         clock uncertainty           -0.035    10.005    
    RAMB36_X1Y14         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKBWRCLK_DINBDIN[6])
                                                     -0.255     9.750    bd_0_i/hls_inst/inst/reg_file_10_U/ram_reg_bram_0
  -------------------------------------------------------------------
                         required time                          9.750    
                         arrival time                          -7.438    
  -------------------------------------------------------------------
                         slack                                  2.311    

Slack (MET) :             2.324ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_142_4_fu_56/hadd_16ns_16ns_16_2_full_dsp_1_U39/din1_buf1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/reg_file_11_U/ram_reg_bram_0/DINBDIN[13]
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        7.394ns  (logic 4.370ns (59.106%)  route 3.024ns (40.894%))
  Logic Levels:           21  (CARRY8=3 DSP_ALU=2 DSP_C_DATA=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=2 DSP_PREADD=1 DSP_PREADD_DATA=2 LUT3=1 LUT4=3 LUT5=1 LUT6=3)
  Clock Path Skew:        0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.040ns = ( 10.040 - 10.000 ) 
    Source Clock Delay      (SCD):    0.029ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3221, unset)         0.029     0.029    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_142_4_fu_56/hadd_16ns_16ns_16_2_full_dsp_1_U39/ap_clk
    SLICE_X52Y83         FDRE                                         r  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_142_4_fu_56/hadd_16ns_16ns_16_2_full_dsp_1_U39/din1_buf1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y83         FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.079     0.108 r  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_142_4_fu_56/hadd_16ns_16ns_16_2_full_dsp_1_U39/din1_buf1_reg[3]/Q
                         net (fo=5, routed)           0.419     0.527    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_142_4_fu_56/hadd_16ns_16ns_16_2_full_dsp_1_U39/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.EXP/NUMB_CMP/NOT_FAST.CMP/s_axis_b_tdata[3]
    SLICE_X53Y101        LUT4 (Prop_B6LUT_SLICEM_I2_O)
                                                      0.125     0.652 r  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_142_4_fu_56/hadd_16ns_16ns_16_2_full_dsp_1_U39/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.EXP/NUMB_CMP/NOT_FAST.CMP/lut_op0_inferred__0/i_/O
                         net (fo=1, routed)           0.016     0.668    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_142_4_fu_56/hadd_16ns_16ns_16_2_full_dsp_1_U39/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/A[1]
    SLICE_X53Y101        CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[7])
                                                      0.197     0.865 f  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_142_4_fu_56/hadd_16ns_16ns_16_2_full_dsp_1_U39/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=14, routed)          0.384     1.249    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_142_4_fu_56/hadd_16ns_16ns_16_2_full_dsp_1_U39/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/INMODE[1]
    DSP48E2_X4Y42        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_INMODE[1]_PREADD_AB[22])
                                                      0.265     1.514 r  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_142_4_fu_56/hadd_16ns_16ns_16_2_full_dsp_1_U39/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA_INST/PREADD_AB[22]
                         net (fo=1, routed)           0.000     1.514    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_142_4_fu_56/hadd_16ns_16ns_16_2_full_dsp_1_U39/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA.PREADD_AB<22>
    DSP48E2_X4Y42        DSP_PREADD (Prop_DSP_PREADD_DSP48E2_PREADD_AB[22]_AD[22])
                                                      0.488     2.002 f  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_142_4_fu_56/hadd_16ns_16ns_16_2_full_dsp_1_U39/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_PREADD_INST/AD[22]
                         net (fo=1, routed)           0.000     2.002    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_142_4_fu_56/hadd_16ns_16ns_16_2_full_dsp_1_U39/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_PREADD.AD<22>
    DSP48E2_X4Y42        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_AD[22]_AD_DATA[22])
                                                      0.050     2.052 r  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_142_4_fu_56/hadd_16ns_16ns_16_2_full_dsp_1_U39/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA_INST/AD_DATA[22]
                         net (fo=1, routed)           0.000     2.052    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_142_4_fu_56/hadd_16ns_16ns_16_2_full_dsp_1_U39/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA.AD_DATA<22>
    DSP48E2_X4Y42        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_AD_DATA[22]_U[23])
                                                      0.612     2.664 f  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_142_4_fu_56/hadd_16ns_16ns_16_2_full_dsp_1_U39/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_MULTIPLIER_INST/U[23]
                         net (fo=1, routed)           0.000     2.664    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_142_4_fu_56/hadd_16ns_16ns_16_2_full_dsp_1_U39/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_MULTIPLIER.U<23>
    DSP48E2_X4Y42        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[23]_U_DATA[23])
                                                      0.047     2.711 r  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_142_4_fu_56/hadd_16ns_16ns_16_2_full_dsp_1_U39/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_M_DATA_INST/U_DATA[23]
                         net (fo=1, routed)           0.000     2.711    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_142_4_fu_56/hadd_16ns_16ns_16_2_full_dsp_1_U39/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_M_DATA.U_DATA<23>
    DSP48E2_X4Y42        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[23]_ALU_OUT[23])
                                                      0.585     3.296 r  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_142_4_fu_56/hadd_16ns_16ns_16_2_full_dsp_1_U39/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_ALU_INST/ALU_OUT[23]
                         net (fo=1, routed)           0.000     3.296    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_142_4_fu_56/hadd_16ns_16ns_16_2_full_dsp_1_U39/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_ALU.ALU_OUT<23>
    DSP48E2_X4Y42        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[23]_P[23])
                                                      0.109     3.405 f  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_142_4_fu_56/hadd_16ns_16ns_16_2_full_dsp_1_U39/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST/P[23]
                         net (fo=5, routed)           0.282     3.687    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_142_4_fu_56/hadd_16ns_16ns_16_2_full_dsp_1_U39/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.LOD/P[10]
    SLICE_X53Y109        LUT4 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.125     3.812 r  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_142_4_fu_56/hadd_16ns_16ns_16_2_full_dsp_1_U39/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.LOD/DIST_ENC[0].i_det_lut1/O
                         net (fo=1, routed)           0.016     3.828    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_142_4_fu_56/hadd_16ns_16ns_16_2_full_dsp_1_U39/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.LOD/det_lut_lzd_1
    SLICE_X53Y109        CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[5])
                                                      0.199     4.027 r  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_142_4_fu_56/hadd_16ns_16ns_16_2_full_dsp_1_U39/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.LOD/DET_GEN[0].CARRY_MUX_CARRY4_CARRY8/CO[5]
                         net (fo=5, routed)           0.138     4.165    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_142_4_fu_56/hadd_16ns_16ns_16_2_full_dsp_1_U39/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.LOD/zero_pair_lzd_6
    SLICE_X53Y110        LUT3 (Prop_D5LUT_SLICEM_I0_O)
                                                      0.110     4.275 r  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_142_4_fu_56/hadd_16ns_16ns_16_2_full_dsp_1_U39/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.LOD/gen_lut_pairs[2].lutpairmode1.lutXo6_i_1/O
                         net (fo=3, routed)           0.151     4.426    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_142_4_fu_56/hadd_16ns_16ns_16_2_full_dsp_1_U39/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.LOD/c[2]
    SLICE_X52Y110        LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.150     4.576 f  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_142_4_fu_56/hadd_16ns_16ns_16_2_full_dsp_1_U39/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.LOD/LSBaddmode1.lut0o6_i_1/O
                         net (fo=2, routed)           0.130     4.706    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_142_4_fu_56/hadd_16ns_16ns_16_2_full_dsp_1_U39/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.EXP/NOT_LOW_LATENCY_NORM_DIST.STRUCT_ADD/LSBaddmode1.lut0o6/I4
    SLICE_X52Y109        LUT5 (Prop_A5LUT_SLICEL_I4_O)
                                                      0.069     4.775 r  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_142_4_fu_56/hadd_16ns_16ns_16_2_full_dsp_1_U39/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.EXP/NOT_LOW_LATENCY_NORM_DIST.STRUCT_ADD/LSBaddmode1.lut0o6/LUT5/O
                         net (fo=3, routed)           0.255     5.030    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_142_4_fu_56/hadd_16ns_16ns_16_2_full_dsp_1_U39/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.EXP/NOT_LOW_LATENCY_NORM_DIST.STRUCT_ADD/gen_lut_pairs[1].lutpairmode1.lutXo6/I4
    SLICE_X52Y109        LUT6 (Prop_B6LUT_SLICEL_I4_O)
                                                      0.051     5.081 r  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_142_4_fu_56/hadd_16ns_16ns_16_2_full_dsp_1_U39/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.EXP/NOT_LOW_LATENCY_NORM_DIST.STRUCT_ADD/gen_lut_pairs[1].lutpairmode1.lutXo6/LUT6/O
                         net (fo=1, routed)           0.009     5.090    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_142_4_fu_56/hadd_16ns_16ns_16_2_full_dsp_1_U39/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.EXP/NOT_LOW_LATENCY_NORM_DIST.STRUCT_ADD/o6lut_i[1]
    SLICE_X52Y109        CARRY8 (Prop_CARRY8_SLICEL_S[1]_O[3])
                                                      0.120     5.210 r  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_142_4_fu_56/hadd_16ns_16ns_16_2_full_dsp_1_U39/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.EXP/NOT_LOW_LATENCY_NORM_DIST.STRUCT_ADD/gen_carry4s[0].gen_carry4.y0.mcy00_CARRY4_CARRY8/O[3]
                         net (fo=3, routed)           0.326     5.537    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_142_4_fu_56/hadd_16ns_16ns_16_2_full_dsp_1_U39/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/C[17]
    DSP48E2_X4Y44        DSP_C_DATA (Prop_DSP_C_DATA_DSP48E2_C[17]_C_DATA[17])
                                                      0.105     5.642 r  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_142_4_fu_56/hadd_16ns_16ns_16_2_full_dsp_1_U39/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/DSP_C_DATA_INST/C_DATA[17]
                         net (fo=2, routed)           0.000     5.642    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_142_4_fu_56/hadd_16ns_16ns_16_2_full_dsp_1_U39/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/DSP_C_DATA.C_DATA<17>
    DSP48E2_X4Y44        DSP_ALU (Prop_DSP_ALU_DSP48E2_C_DATA[17]_ALU_OUT[17])
                                                      0.585     6.227 f  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_142_4_fu_56/hadd_16ns_16ns_16_2_full_dsp_1_U39/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/DSP_ALU_INST/ALU_OUT[17]
                         net (fo=1, routed)           0.000     6.227    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_142_4_fu_56/hadd_16ns_16ns_16_2_full_dsp_1_U39/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/DSP_ALU.ALU_OUT<17>
    DSP48E2_X4Y44        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[17]_P[17])
                                                      0.109     6.336 r  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_142_4_fu_56/hadd_16ns_16ns_16_2_full_dsp_1_U39/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST/P[17]
                         net (fo=1, routed)           0.363     6.699    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_142_4_fu_56/hadd_16ns_16ns_16_2_full_dsp_1_U39/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.LOD/add_reg_405_reg[14][3]
    SLICE_X53Y102        LUT6 (Prop_B6LUT_SLICEM_I4_O)
                                                      0.100     6.799 r  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_142_4_fu_56/hadd_16ns_16ns_16_2_full_dsp_1_U39/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.LOD/m_axis_result_tdata[13]_INST_0/O
                         net (fo=3, routed)           0.332     7.131    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_142_4_fu_56/hadd_16ns_16ns_16_2_full_dsp_1_U39/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/D[13]
    SLICE_X53Y80         LUT4 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.090     7.221 r  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_142_4_fu_56/hadd_16ns_16ns_16_2_full_dsp_1_U39/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/ram_reg_bram_0_i_19__0/O
                         net (fo=1, routed)           0.202     7.423    bd_0_i/hls_inst/inst/reg_file_11_U/ram_reg_bram_0_2[13]
    RAMB36_X1Y15         RAMB36E2                                     r  bd_0_i/hls_inst/inst/reg_file_11_U/ram_reg_bram_0/DINBDIN[13]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=3221, unset)         0.040    10.040    bd_0_i/hls_inst/inst/reg_file_11_U/ap_clk
    RAMB36_X1Y15         RAMB36E2                                     r  bd_0_i/hls_inst/inst/reg_file_11_U/ram_reg_bram_0/CLKBWRCLK
                         clock pessimism              0.000    10.040    
                         clock uncertainty           -0.035    10.005    
    RAMB36_X1Y15         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKBWRCLK_DINBDIN[13])
                                                     -0.258     9.747    bd_0_i/hls_inst/inst/reg_file_11_U/ram_reg_bram_0
  -------------------------------------------------------------------
                         required time                          9.747    
                         arrival time                          -7.423    
  -------------------------------------------------------------------
                         slack                                  2.324    

Slack (MET) :             2.356ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_142_4_fu_56/hadd_16ns_16ns_16_2_full_dsp_1_U39/din1_buf1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/reg_file_10_U/ram_reg_bram_0/DINBDIN[11]
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        7.354ns  (logic 4.262ns (57.957%)  route 3.092ns (42.043%))
  Logic Levels:           21  (CARRY8=3 DSP_ALU=2 DSP_C_DATA=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=2 DSP_PREADD=1 DSP_PREADD_DATA=2 LUT3=1 LUT4=3 LUT5=1 LUT6=3)
  Clock Path Skew:        0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.040ns = ( 10.040 - 10.000 ) 
    Source Clock Delay      (SCD):    0.029ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3221, unset)         0.029     0.029    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_142_4_fu_56/hadd_16ns_16ns_16_2_full_dsp_1_U39/ap_clk
    SLICE_X52Y83         FDRE                                         r  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_142_4_fu_56/hadd_16ns_16ns_16_2_full_dsp_1_U39/din1_buf1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y83         FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.079     0.108 r  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_142_4_fu_56/hadd_16ns_16ns_16_2_full_dsp_1_U39/din1_buf1_reg[3]/Q
                         net (fo=5, routed)           0.419     0.527    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_142_4_fu_56/hadd_16ns_16ns_16_2_full_dsp_1_U39/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.EXP/NUMB_CMP/NOT_FAST.CMP/s_axis_b_tdata[3]
    SLICE_X53Y101        LUT4 (Prop_B6LUT_SLICEM_I2_O)
                                                      0.125     0.652 r  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_142_4_fu_56/hadd_16ns_16ns_16_2_full_dsp_1_U39/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.EXP/NUMB_CMP/NOT_FAST.CMP/lut_op0_inferred__0/i_/O
                         net (fo=1, routed)           0.016     0.668    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_142_4_fu_56/hadd_16ns_16ns_16_2_full_dsp_1_U39/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/A[1]
    SLICE_X53Y101        CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[7])
                                                      0.197     0.865 f  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_142_4_fu_56/hadd_16ns_16ns_16_2_full_dsp_1_U39/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=14, routed)          0.384     1.249    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_142_4_fu_56/hadd_16ns_16ns_16_2_full_dsp_1_U39/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/INMODE[1]
    DSP48E2_X4Y42        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_INMODE[1]_PREADD_AB[22])
                                                      0.265     1.514 r  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_142_4_fu_56/hadd_16ns_16ns_16_2_full_dsp_1_U39/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA_INST/PREADD_AB[22]
                         net (fo=1, routed)           0.000     1.514    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_142_4_fu_56/hadd_16ns_16ns_16_2_full_dsp_1_U39/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA.PREADD_AB<22>
    DSP48E2_X4Y42        DSP_PREADD (Prop_DSP_PREADD_DSP48E2_PREADD_AB[22]_AD[22])
                                                      0.488     2.002 f  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_142_4_fu_56/hadd_16ns_16ns_16_2_full_dsp_1_U39/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_PREADD_INST/AD[22]
                         net (fo=1, routed)           0.000     2.002    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_142_4_fu_56/hadd_16ns_16ns_16_2_full_dsp_1_U39/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_PREADD.AD<22>
    DSP48E2_X4Y42        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_AD[22]_AD_DATA[22])
                                                      0.050     2.052 r  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_142_4_fu_56/hadd_16ns_16ns_16_2_full_dsp_1_U39/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA_INST/AD_DATA[22]
                         net (fo=1, routed)           0.000     2.052    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_142_4_fu_56/hadd_16ns_16ns_16_2_full_dsp_1_U39/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA.AD_DATA<22>
    DSP48E2_X4Y42        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_AD_DATA[22]_U[23])
                                                      0.612     2.664 f  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_142_4_fu_56/hadd_16ns_16ns_16_2_full_dsp_1_U39/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_MULTIPLIER_INST/U[23]
                         net (fo=1, routed)           0.000     2.664    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_142_4_fu_56/hadd_16ns_16ns_16_2_full_dsp_1_U39/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_MULTIPLIER.U<23>
    DSP48E2_X4Y42        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[23]_U_DATA[23])
                                                      0.047     2.711 r  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_142_4_fu_56/hadd_16ns_16ns_16_2_full_dsp_1_U39/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_M_DATA_INST/U_DATA[23]
                         net (fo=1, routed)           0.000     2.711    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_142_4_fu_56/hadd_16ns_16ns_16_2_full_dsp_1_U39/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_M_DATA.U_DATA<23>
    DSP48E2_X4Y42        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[23]_ALU_OUT[23])
                                                      0.585     3.296 r  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_142_4_fu_56/hadd_16ns_16ns_16_2_full_dsp_1_U39/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_ALU_INST/ALU_OUT[23]
                         net (fo=1, routed)           0.000     3.296    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_142_4_fu_56/hadd_16ns_16ns_16_2_full_dsp_1_U39/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_ALU.ALU_OUT<23>
    DSP48E2_X4Y42        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[23]_P[23])
                                                      0.109     3.405 f  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_142_4_fu_56/hadd_16ns_16ns_16_2_full_dsp_1_U39/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST/P[23]
                         net (fo=5, routed)           0.282     3.687    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_142_4_fu_56/hadd_16ns_16ns_16_2_full_dsp_1_U39/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.LOD/P[10]
    SLICE_X53Y109        LUT4 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.125     3.812 r  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_142_4_fu_56/hadd_16ns_16ns_16_2_full_dsp_1_U39/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.LOD/DIST_ENC[0].i_det_lut1/O
                         net (fo=1, routed)           0.016     3.828    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_142_4_fu_56/hadd_16ns_16ns_16_2_full_dsp_1_U39/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.LOD/det_lut_lzd_1
    SLICE_X53Y109        CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[5])
                                                      0.199     4.027 r  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_142_4_fu_56/hadd_16ns_16ns_16_2_full_dsp_1_U39/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.LOD/DET_GEN[0].CARRY_MUX_CARRY4_CARRY8/CO[5]
                         net (fo=5, routed)           0.138     4.165    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_142_4_fu_56/hadd_16ns_16ns_16_2_full_dsp_1_U39/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.LOD/zero_pair_lzd_6
    SLICE_X53Y110        LUT3 (Prop_D5LUT_SLICEM_I0_O)
                                                      0.110     4.275 r  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_142_4_fu_56/hadd_16ns_16ns_16_2_full_dsp_1_U39/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.LOD/gen_lut_pairs[2].lutpairmode1.lutXo6_i_1/O
                         net (fo=3, routed)           0.151     4.426    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_142_4_fu_56/hadd_16ns_16ns_16_2_full_dsp_1_U39/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.LOD/c[2]
    SLICE_X52Y110        LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.150     4.576 f  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_142_4_fu_56/hadd_16ns_16ns_16_2_full_dsp_1_U39/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.LOD/LSBaddmode1.lut0o6_i_1/O
                         net (fo=2, routed)           0.130     4.706    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_142_4_fu_56/hadd_16ns_16ns_16_2_full_dsp_1_U39/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.EXP/NOT_LOW_LATENCY_NORM_DIST.STRUCT_ADD/LSBaddmode1.lut0o6/I4
    SLICE_X52Y109        LUT5 (Prop_A5LUT_SLICEL_I4_O)
                                                      0.069     4.775 r  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_142_4_fu_56/hadd_16ns_16ns_16_2_full_dsp_1_U39/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.EXP/NOT_LOW_LATENCY_NORM_DIST.STRUCT_ADD/LSBaddmode1.lut0o6/LUT5/O
                         net (fo=3, routed)           0.255     5.030    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_142_4_fu_56/hadd_16ns_16ns_16_2_full_dsp_1_U39/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.EXP/NOT_LOW_LATENCY_NORM_DIST.STRUCT_ADD/gen_lut_pairs[1].lutpairmode1.lutXo6/I4
    SLICE_X52Y109        LUT6 (Prop_B6LUT_SLICEL_I4_O)
                                                      0.051     5.081 r  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_142_4_fu_56/hadd_16ns_16ns_16_2_full_dsp_1_U39/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.EXP/NOT_LOW_LATENCY_NORM_DIST.STRUCT_ADD/gen_lut_pairs[1].lutpairmode1.lutXo6/LUT6/O
                         net (fo=1, routed)           0.009     5.090    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_142_4_fu_56/hadd_16ns_16ns_16_2_full_dsp_1_U39/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.EXP/NOT_LOW_LATENCY_NORM_DIST.STRUCT_ADD/o6lut_i[1]
    SLICE_X52Y109        CARRY8 (Prop_CARRY8_SLICEL_S[1]_O[1])
                                                      0.053     5.143 r  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_142_4_fu_56/hadd_16ns_16ns_16_2_full_dsp_1_U39/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.EXP/NOT_LOW_LATENCY_NORM_DIST.STRUCT_ADD/gen_carry4s[0].gen_carry4.y0.mcy00_CARRY4_CARRY8/O[1]
                         net (fo=3, routed)           0.325     5.469    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_142_4_fu_56/hadd_16ns_16ns_16_2_full_dsp_1_U39/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/C[15]
    DSP48E2_X4Y44        DSP_C_DATA (Prop_DSP_C_DATA_DSP48E2_C[15]_C_DATA[15])
                                                      0.105     5.574 r  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_142_4_fu_56/hadd_16ns_16ns_16_2_full_dsp_1_U39/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/DSP_C_DATA_INST/C_DATA[15]
                         net (fo=2, routed)           0.000     5.574    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_142_4_fu_56/hadd_16ns_16ns_16_2_full_dsp_1_U39/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/DSP_C_DATA.C_DATA<15>
    DSP48E2_X4Y44        DSP_ALU (Prop_DSP_ALU_DSP48E2_C_DATA[15]_ALU_OUT[15])
                                                      0.585     6.159 f  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_142_4_fu_56/hadd_16ns_16ns_16_2_full_dsp_1_U39/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/DSP_ALU_INST/ALU_OUT[15]
                         net (fo=1, routed)           0.000     6.159    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_142_4_fu_56/hadd_16ns_16ns_16_2_full_dsp_1_U39/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/DSP_ALU.ALU_OUT<15>
    DSP48E2_X4Y44        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[15]_P[15])
                                                      0.109     6.268 r  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_142_4_fu_56/hadd_16ns_16ns_16_2_full_dsp_1_U39/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST/P[15]
                         net (fo=1, routed)           0.393     6.661    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_142_4_fu_56/hadd_16ns_16ns_16_2_full_dsp_1_U39/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.LOD/add_reg_405_reg[14][1]
    SLICE_X53Y102        LUT6 (Prop_D6LUT_SLICEM_I4_O)
                                                      0.037     6.698 r  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_142_4_fu_56/hadd_16ns_16ns_16_2_full_dsp_1_U39/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.LOD/m_axis_result_tdata[11]_INST_0/O
                         net (fo=3, routed)           0.324     7.022    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_142_4_fu_56/hadd_16ns_16ns_16_2_full_dsp_1_U39/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/D[11]
    SLICE_X53Y80         LUT4 (Prop_G5LUT_SLICEM_I1_O)
                                                      0.112     7.134 r  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_142_4_fu_56/hadd_16ns_16ns_16_2_full_dsp_1_U39/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/ram_reg_bram_0_i_44/O
                         net (fo=1, routed)           0.249     7.383    bd_0_i/hls_inst/inst/reg_file_10_U/DINBDIN[11]
    RAMB36_X1Y14         RAMB36E2                                     r  bd_0_i/hls_inst/inst/reg_file_10_U/ram_reg_bram_0/DINBDIN[11]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=3221, unset)         0.040    10.040    bd_0_i/hls_inst/inst/reg_file_10_U/ap_clk
    RAMB36_X1Y14         RAMB36E2                                     r  bd_0_i/hls_inst/inst/reg_file_10_U/ram_reg_bram_0/CLKBWRCLK
                         clock pessimism              0.000    10.040    
                         clock uncertainty           -0.035    10.005    
    RAMB36_X1Y14         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKBWRCLK_DINBDIN[11])
                                                     -0.266     9.739    bd_0_i/hls_inst/inst/reg_file_10_U/ram_reg_bram_0
  -------------------------------------------------------------------
                         required time                          9.739    
                         arrival time                          -7.383    
  -------------------------------------------------------------------
                         slack                                  2.356    

Slack (MET) :             2.361ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_142_4_fu_56/hadd_16ns_16ns_16_2_full_dsp_1_U39/din1_buf1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/reg_file_10_U/ram_reg_bram_0/DINBDIN[9]
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        7.371ns  (logic 4.741ns (64.323%)  route 2.630ns (35.677%))
  Logic Levels:           20  (CARRY8=2 DSP_A_B_DATA=1 DSP_ALU=2 DSP_M_DATA=2 DSP_MULTIPLIER=2 DSP_OUTPUT=2 DSP_PREADD=1 DSP_PREADD_DATA=3 LUT4=4 LUT5=1)
  Clock Path Skew:        0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.040ns = ( 10.040 - 10.000 ) 
    Source Clock Delay      (SCD):    0.029ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3221, unset)         0.029     0.029    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_142_4_fu_56/hadd_16ns_16ns_16_2_full_dsp_1_U39/ap_clk
    SLICE_X52Y83         FDRE                                         r  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_142_4_fu_56/hadd_16ns_16ns_16_2_full_dsp_1_U39/din1_buf1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y83         FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.079     0.108 r  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_142_4_fu_56/hadd_16ns_16ns_16_2_full_dsp_1_U39/din1_buf1_reg[3]/Q
                         net (fo=5, routed)           0.419     0.527    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_142_4_fu_56/hadd_16ns_16ns_16_2_full_dsp_1_U39/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.EXP/NUMB_CMP/NOT_FAST.CMP/s_axis_b_tdata[3]
    SLICE_X53Y101        LUT4 (Prop_B6LUT_SLICEM_I2_O)
                                                      0.125     0.652 r  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_142_4_fu_56/hadd_16ns_16ns_16_2_full_dsp_1_U39/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.EXP/NUMB_CMP/NOT_FAST.CMP/lut_op0_inferred__0/i_/O
                         net (fo=1, routed)           0.016     0.668    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_142_4_fu_56/hadd_16ns_16ns_16_2_full_dsp_1_U39/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/A[1]
    SLICE_X53Y101        CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[7])
                                                      0.197     0.865 f  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_142_4_fu_56/hadd_16ns_16ns_16_2_full_dsp_1_U39/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=14, routed)          0.384     1.249    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_142_4_fu_56/hadd_16ns_16ns_16_2_full_dsp_1_U39/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/INMODE[1]
    DSP48E2_X4Y42        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_INMODE[1]_PREADD_AB[22])
                                                      0.265     1.514 r  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_142_4_fu_56/hadd_16ns_16ns_16_2_full_dsp_1_U39/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA_INST/PREADD_AB[22]
                         net (fo=1, routed)           0.000     1.514    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_142_4_fu_56/hadd_16ns_16ns_16_2_full_dsp_1_U39/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA.PREADD_AB<22>
    DSP48E2_X4Y42        DSP_PREADD (Prop_DSP_PREADD_DSP48E2_PREADD_AB[22]_AD[22])
                                                      0.488     2.002 f  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_142_4_fu_56/hadd_16ns_16ns_16_2_full_dsp_1_U39/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_PREADD_INST/AD[22]
                         net (fo=1, routed)           0.000     2.002    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_142_4_fu_56/hadd_16ns_16ns_16_2_full_dsp_1_U39/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_PREADD.AD<22>
    DSP48E2_X4Y42        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_AD[22]_AD_DATA[22])
                                                      0.050     2.052 r  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_142_4_fu_56/hadd_16ns_16ns_16_2_full_dsp_1_U39/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA_INST/AD_DATA[22]
                         net (fo=1, routed)           0.000     2.052    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_142_4_fu_56/hadd_16ns_16ns_16_2_full_dsp_1_U39/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA.AD_DATA<22>
    DSP48E2_X4Y42        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_AD_DATA[22]_U[23])
                                                      0.612     2.664 f  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_142_4_fu_56/hadd_16ns_16ns_16_2_full_dsp_1_U39/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_MULTIPLIER_INST/U[23]
                         net (fo=1, routed)           0.000     2.664    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_142_4_fu_56/hadd_16ns_16ns_16_2_full_dsp_1_U39/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_MULTIPLIER.U<23>
    DSP48E2_X4Y42        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[23]_U_DATA[23])
                                                      0.047     2.711 r  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_142_4_fu_56/hadd_16ns_16ns_16_2_full_dsp_1_U39/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_M_DATA_INST/U_DATA[23]
                         net (fo=1, routed)           0.000     2.711    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_142_4_fu_56/hadd_16ns_16ns_16_2_full_dsp_1_U39/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_M_DATA.U_DATA<23>
    DSP48E2_X4Y42        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[23]_ALU_OUT[23])
                                                      0.585     3.296 r  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_142_4_fu_56/hadd_16ns_16ns_16_2_full_dsp_1_U39/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_ALU_INST/ALU_OUT[23]
                         net (fo=1, routed)           0.000     3.296    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_142_4_fu_56/hadd_16ns_16ns_16_2_full_dsp_1_U39/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_ALU.ALU_OUT<23>
    DSP48E2_X4Y42        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[23]_P[23])
                                                      0.109     3.405 f  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_142_4_fu_56/hadd_16ns_16ns_16_2_full_dsp_1_U39/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST/P[23]
                         net (fo=5, routed)           0.282     3.687    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_142_4_fu_56/hadd_16ns_16ns_16_2_full_dsp_1_U39/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.LOD/P[10]
    SLICE_X53Y109        LUT4 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.125     3.812 r  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_142_4_fu_56/hadd_16ns_16ns_16_2_full_dsp_1_U39/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.LOD/DIST_ENC[0].i_det_lut1/O
                         net (fo=1, routed)           0.016     3.828    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_142_4_fu_56/hadd_16ns_16ns_16_2_full_dsp_1_U39/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.LOD/det_lut_lzd_1
    SLICE_X53Y109        CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[3])
                                                      0.184     4.012 r  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_142_4_fu_56/hadd_16ns_16ns_16_2_full_dsp_1_U39/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.LOD/DET_GEN[0].CARRY_MUX_CARRY4_CARRY8/CO[3]
                         net (fo=9, routed)           0.190     4.202    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_142_4_fu_56/hadd_16ns_16ns_16_2_full_dsp_1_U39/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.LOD/DET_GEN[3].CARRY_MUX_0
    SLICE_X53Y110        LUT4 (Prop_G5LUT_SLICEM_I0_O)
                                                      0.068     4.270 f  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_142_4_fu_56/hadd_16ns_16ns_16_2_full_dsp_1_U39/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.LOD/i_no_versal_es1_workaround.DSP_i_6/O
                         net (fo=1, routed)           0.357     4.627    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_142_4_fu_56/hadd_16ns_16ns_16_2_full_dsp_1_U39/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/B[7]
    DSP48E2_X4Y44        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_B[7]_B2_DATA[7])
                                                      0.151     4.778 r  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_142_4_fu_56/hadd_16ns_16ns_16_2_full_dsp_1_U39/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/DSP_A_B_DATA_INST/B2_DATA[7]
                         net (fo=1, routed)           0.000     4.778    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_142_4_fu_56/hadd_16ns_16ns_16_2_full_dsp_1_U39/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/DSP_A_B_DATA.B2_DATA<7>
    DSP48E2_X4Y44        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[7]_B2B1[7])
                                                      0.073     4.851 r  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_142_4_fu_56/hadd_16ns_16ns_16_2_full_dsp_1_U39/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA_INST/B2B1[7]
                         net (fo=1, routed)           0.000     4.851    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_142_4_fu_56/hadd_16ns_16ns_16_2_full_dsp_1_U39/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA.B2B1<7>
    DSP48E2_X4Y44        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[7]_V[11])
                                                      0.609     5.460 f  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_142_4_fu_56/hadd_16ns_16ns_16_2_full_dsp_1_U39/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/DSP_MULTIPLIER_INST/V[11]
                         net (fo=1, routed)           0.000     5.460    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_142_4_fu_56/hadd_16ns_16ns_16_2_full_dsp_1_U39/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/DSP_MULTIPLIER.V<11>
    DSP48E2_X4Y44        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_V[11]_V_DATA[11])
                                                      0.046     5.506 r  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_142_4_fu_56/hadd_16ns_16ns_16_2_full_dsp_1_U39/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/DSP_M_DATA_INST/V_DATA[11]
                         net (fo=1, routed)           0.000     5.506    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_142_4_fu_56/hadd_16ns_16ns_16_2_full_dsp_1_U39/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/DSP_M_DATA.V_DATA<11>
    DSP48E2_X4Y44        DSP_ALU (Prop_DSP_ALU_DSP48E2_V_DATA[11]_ALU_OUT[11])
                                                      0.571     6.077 f  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_142_4_fu_56/hadd_16ns_16ns_16_2_full_dsp_1_U39/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/DSP_ALU_INST/ALU_OUT[11]
                         net (fo=1, routed)           0.000     6.077    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_142_4_fu_56/hadd_16ns_16ns_16_2_full_dsp_1_U39/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/DSP_ALU.ALU_OUT<11>
    DSP48E2_X4Y44        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[11]_P[11])
                                                      0.109     6.186 r  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_142_4_fu_56/hadd_16ns_16ns_16_2_full_dsp_1_U39/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST/P[11]
                         net (fo=1, routed)           0.360     6.546    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_142_4_fu_56/hadd_16ns_16ns_16_2_full_dsp_1_U39/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.EXP/COND_DET_B/MANT_CARRY.MANT_ALL_ZERO_DET/CARRY_ZERO_DET/P[0]
    SLICE_X53Y99         LUT5 (Prop_F6LUT_SLICEM_I3_O)
                                                      0.148     6.694 r  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_142_4_fu_56/hadd_16ns_16ns_16_2_full_dsp_1_U39/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.EXP/COND_DET_B/MANT_CARRY.MANT_ALL_ZERO_DET/CARRY_ZERO_DET/mant_op_inferred_i_1/O
                         net (fo=3, routed)           0.309     7.004    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_142_4_fu_56/hadd_16ns_16ns_16_2_full_dsp_1_U39/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/D[9]
    SLICE_X53Y80         LUT4 (Prop_A5LUT_SLICEM_I1_O)
                                                      0.100     7.104 r  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_142_4_fu_56/hadd_16ns_16ns_16_2_full_dsp_1_U39/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/ram_reg_bram_0_i_46/O
                         net (fo=1, routed)           0.296     7.400    bd_0_i/hls_inst/inst/reg_file_10_U/DINBDIN[9]
    RAMB36_X1Y14         RAMB36E2                                     r  bd_0_i/hls_inst/inst/reg_file_10_U/ram_reg_bram_0/DINBDIN[9]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=3221, unset)         0.040    10.040    bd_0_i/hls_inst/inst/reg_file_10_U/ap_clk
    RAMB36_X1Y14         RAMB36E2                                     r  bd_0_i/hls_inst/inst/reg_file_10_U/ram_reg_bram_0/CLKBWRCLK
                         clock pessimism              0.000    10.040    
                         clock uncertainty           -0.035    10.005    
    RAMB36_X1Y14         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKBWRCLK_DINBDIN[9])
                                                     -0.244     9.761    bd_0_i/hls_inst/inst/reg_file_10_U/ram_reg_bram_0
  -------------------------------------------------------------------
                         required time                          9.761    
                         arrival time                          -7.400    
  -------------------------------------------------------------------
                         slack                                  2.361    

Slack (MET) :             2.368ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_142_4_fu_56/hadd_16ns_16ns_16_2_full_dsp_1_U39/din1_buf1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/reg_file_10_U/ram_reg_bram_0/DINBDIN[7]
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        7.328ns  (logic 4.649ns (63.444%)  route 2.679ns (36.556%))
  Logic Levels:           20  (CARRY8=2 DSP_A_B_DATA=1 DSP_ALU=2 DSP_M_DATA=2 DSP_MULTIPLIER=2 DSP_OUTPUT=2 DSP_PREADD=1 DSP_PREADD_DATA=3 LUT4=4 LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.040ns = ( 10.040 - 10.000 ) 
    Source Clock Delay      (SCD):    0.029ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3221, unset)         0.029     0.029    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_142_4_fu_56/hadd_16ns_16ns_16_2_full_dsp_1_U39/ap_clk
    SLICE_X52Y83         FDRE                                         r  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_142_4_fu_56/hadd_16ns_16ns_16_2_full_dsp_1_U39/din1_buf1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y83         FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.079     0.108 r  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_142_4_fu_56/hadd_16ns_16ns_16_2_full_dsp_1_U39/din1_buf1_reg[3]/Q
                         net (fo=5, routed)           0.419     0.527    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_142_4_fu_56/hadd_16ns_16ns_16_2_full_dsp_1_U39/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.EXP/NUMB_CMP/NOT_FAST.CMP/s_axis_b_tdata[3]
    SLICE_X53Y101        LUT4 (Prop_B6LUT_SLICEM_I2_O)
                                                      0.125     0.652 r  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_142_4_fu_56/hadd_16ns_16ns_16_2_full_dsp_1_U39/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.EXP/NUMB_CMP/NOT_FAST.CMP/lut_op0_inferred__0/i_/O
                         net (fo=1, routed)           0.016     0.668    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_142_4_fu_56/hadd_16ns_16ns_16_2_full_dsp_1_U39/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/A[1]
    SLICE_X53Y101        CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[7])
                                                      0.197     0.865 f  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_142_4_fu_56/hadd_16ns_16ns_16_2_full_dsp_1_U39/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=14, routed)          0.384     1.249    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_142_4_fu_56/hadd_16ns_16ns_16_2_full_dsp_1_U39/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/INMODE[1]
    DSP48E2_X4Y42        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_INMODE[1]_PREADD_AB[22])
                                                      0.265     1.514 r  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_142_4_fu_56/hadd_16ns_16ns_16_2_full_dsp_1_U39/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA_INST/PREADD_AB[22]
                         net (fo=1, routed)           0.000     1.514    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_142_4_fu_56/hadd_16ns_16ns_16_2_full_dsp_1_U39/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA.PREADD_AB<22>
    DSP48E2_X4Y42        DSP_PREADD (Prop_DSP_PREADD_DSP48E2_PREADD_AB[22]_AD[22])
                                                      0.488     2.002 f  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_142_4_fu_56/hadd_16ns_16ns_16_2_full_dsp_1_U39/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_PREADD_INST/AD[22]
                         net (fo=1, routed)           0.000     2.002    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_142_4_fu_56/hadd_16ns_16ns_16_2_full_dsp_1_U39/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_PREADD.AD<22>
    DSP48E2_X4Y42        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_AD[22]_AD_DATA[22])
                                                      0.050     2.052 r  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_142_4_fu_56/hadd_16ns_16ns_16_2_full_dsp_1_U39/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA_INST/AD_DATA[22]
                         net (fo=1, routed)           0.000     2.052    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_142_4_fu_56/hadd_16ns_16ns_16_2_full_dsp_1_U39/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA.AD_DATA<22>
    DSP48E2_X4Y42        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_AD_DATA[22]_U[23])
                                                      0.612     2.664 f  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_142_4_fu_56/hadd_16ns_16ns_16_2_full_dsp_1_U39/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_MULTIPLIER_INST/U[23]
                         net (fo=1, routed)           0.000     2.664    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_142_4_fu_56/hadd_16ns_16ns_16_2_full_dsp_1_U39/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_MULTIPLIER.U<23>
    DSP48E2_X4Y42        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[23]_U_DATA[23])
                                                      0.047     2.711 r  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_142_4_fu_56/hadd_16ns_16ns_16_2_full_dsp_1_U39/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_M_DATA_INST/U_DATA[23]
                         net (fo=1, routed)           0.000     2.711    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_142_4_fu_56/hadd_16ns_16ns_16_2_full_dsp_1_U39/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_M_DATA.U_DATA<23>
    DSP48E2_X4Y42        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[23]_ALU_OUT[23])
                                                      0.585     3.296 r  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_142_4_fu_56/hadd_16ns_16ns_16_2_full_dsp_1_U39/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_ALU_INST/ALU_OUT[23]
                         net (fo=1, routed)           0.000     3.296    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_142_4_fu_56/hadd_16ns_16ns_16_2_full_dsp_1_U39/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_ALU.ALU_OUT<23>
    DSP48E2_X4Y42        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[23]_P[23])
                                                      0.109     3.405 f  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_142_4_fu_56/hadd_16ns_16ns_16_2_full_dsp_1_U39/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST/P[23]
                         net (fo=5, routed)           0.282     3.687    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_142_4_fu_56/hadd_16ns_16ns_16_2_full_dsp_1_U39/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.LOD/P[10]
    SLICE_X53Y109        LUT4 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.125     3.812 r  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_142_4_fu_56/hadd_16ns_16ns_16_2_full_dsp_1_U39/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.LOD/DIST_ENC[0].i_det_lut1/O
                         net (fo=1, routed)           0.016     3.828    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_142_4_fu_56/hadd_16ns_16ns_16_2_full_dsp_1_U39/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.LOD/det_lut_lzd_1
    SLICE_X53Y109        CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[3])
                                                      0.184     4.012 r  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_142_4_fu_56/hadd_16ns_16ns_16_2_full_dsp_1_U39/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.LOD/DET_GEN[0].CARRY_MUX_CARRY4_CARRY8/CO[3]
                         net (fo=9, routed)           0.190     4.202    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_142_4_fu_56/hadd_16ns_16ns_16_2_full_dsp_1_U39/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.LOD/DET_GEN[3].CARRY_MUX_0
    SLICE_X53Y110        LUT4 (Prop_G5LUT_SLICEM_I0_O)
                                                      0.068     4.270 f  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_142_4_fu_56/hadd_16ns_16ns_16_2_full_dsp_1_U39/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.LOD/i_no_versal_es1_workaround.DSP_i_6/O
                         net (fo=1, routed)           0.357     4.627    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_142_4_fu_56/hadd_16ns_16ns_16_2_full_dsp_1_U39/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/B[7]
    DSP48E2_X4Y44        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_B[7]_B2_DATA[7])
                                                      0.151     4.778 r  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_142_4_fu_56/hadd_16ns_16ns_16_2_full_dsp_1_U39/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/DSP_A_B_DATA_INST/B2_DATA[7]
                         net (fo=1, routed)           0.000     4.778    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_142_4_fu_56/hadd_16ns_16ns_16_2_full_dsp_1_U39/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/DSP_A_B_DATA.B2_DATA<7>
    DSP48E2_X4Y44        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[7]_B2B1[7])
                                                      0.073     4.851 r  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_142_4_fu_56/hadd_16ns_16ns_16_2_full_dsp_1_U39/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA_INST/B2B1[7]
                         net (fo=1, routed)           0.000     4.851    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_142_4_fu_56/hadd_16ns_16ns_16_2_full_dsp_1_U39/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA.B2B1<7>
    DSP48E2_X4Y44        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[7]_V[9])
                                                      0.609     5.460 f  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_142_4_fu_56/hadd_16ns_16ns_16_2_full_dsp_1_U39/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/DSP_MULTIPLIER_INST/V[9]
                         net (fo=1, routed)           0.000     5.460    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_142_4_fu_56/hadd_16ns_16ns_16_2_full_dsp_1_U39/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/DSP_MULTIPLIER.V<9>
    DSP48E2_X4Y44        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_V[9]_V_DATA[9])
                                                      0.046     5.506 r  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_142_4_fu_56/hadd_16ns_16ns_16_2_full_dsp_1_U39/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/DSP_M_DATA_INST/V_DATA[9]
                         net (fo=1, routed)           0.000     5.506    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_142_4_fu_56/hadd_16ns_16ns_16_2_full_dsp_1_U39/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/DSP_M_DATA.V_DATA<9>
    DSP48E2_X4Y44        DSP_ALU (Prop_DSP_ALU_DSP48E2_V_DATA[9]_ALU_OUT[9])
                                                      0.571     6.077 f  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_142_4_fu_56/hadd_16ns_16ns_16_2_full_dsp_1_U39/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/DSP_ALU_INST/ALU_OUT[9]
                         net (fo=1, routed)           0.000     6.077    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_142_4_fu_56/hadd_16ns_16ns_16_2_full_dsp_1_U39/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/DSP_ALU.ALU_OUT<9>
    DSP48E2_X4Y44        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[9]_P[9])
                                                      0.109     6.186 r  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_142_4_fu_56/hadd_16ns_16ns_16_2_full_dsp_1_U39/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST/P[9]
                         net (fo=1, routed)           0.364     6.550    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_142_4_fu_56/hadd_16ns_16ns_16_2_full_dsp_1_U39/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.EXP/NOT_LOW_LATENCY_NORM_DIST.STRUCT_ADD/P[7]
    SLICE_X53Y100        LUT6 (Prop_E6LUT_SLICEM_I5_O)
                                                      0.091     6.641 r  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_142_4_fu_56/hadd_16ns_16ns_16_2_full_dsp_1_U39/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.EXP/NOT_LOW_LATENCY_NORM_DIST.STRUCT_ADD/mant_op_inferred_i_3/O
                         net (fo=3, routed)           0.429     7.071    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_142_4_fu_56/hadd_16ns_16ns_16_2_full_dsp_1_U39/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/D[7]
    SLICE_X52Y78         LUT4 (Prop_H5LUT_SLICEL_I1_O)
                                                      0.065     7.136 r  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_142_4_fu_56/hadd_16ns_16ns_16_2_full_dsp_1_U39/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/ram_reg_bram_0_i_48/O
                         net (fo=1, routed)           0.221     7.357    bd_0_i/hls_inst/inst/reg_file_10_U/DINBDIN[7]
    RAMB36_X1Y14         RAMB36E2                                     r  bd_0_i/hls_inst/inst/reg_file_10_U/ram_reg_bram_0/DINBDIN[7]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=3221, unset)         0.040    10.040    bd_0_i/hls_inst/inst/reg_file_10_U/ap_clk
    RAMB36_X1Y14         RAMB36E2                                     r  bd_0_i/hls_inst/inst/reg_file_10_U/ram_reg_bram_0/CLKBWRCLK
                         clock pessimism              0.000    10.040    
                         clock uncertainty           -0.035    10.005    
    RAMB36_X1Y14         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKBWRCLK_DINBDIN[7])
                                                     -0.280     9.725    bd_0_i/hls_inst/inst/reg_file_10_U/ram_reg_bram_0
  -------------------------------------------------------------------
                         required time                          9.725    
                         arrival time                          -7.357    
  -------------------------------------------------------------------
                         slack                                  2.368    

Slack (MET) :             2.370ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_142_4_fu_56/hadd_16ns_16ns_16_2_full_dsp_1_U39/din1_buf1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/reg_file_10_U/ram_reg_bram_0/DINBDIN[12]
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        7.350ns  (logic 4.307ns (58.598%)  route 3.043ns (41.402%))
  Logic Levels:           21  (CARRY8=3 DSP_ALU=2 DSP_C_DATA=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=2 DSP_PREADD=1 DSP_PREADD_DATA=2 LUT3=1 LUT4=3 LUT5=1 LUT6=3)
  Clock Path Skew:        0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.040ns = ( 10.040 - 10.000 ) 
    Source Clock Delay      (SCD):    0.029ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3221, unset)         0.029     0.029    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_142_4_fu_56/hadd_16ns_16ns_16_2_full_dsp_1_U39/ap_clk
    SLICE_X52Y83         FDRE                                         r  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_142_4_fu_56/hadd_16ns_16ns_16_2_full_dsp_1_U39/din1_buf1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y83         FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.079     0.108 r  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_142_4_fu_56/hadd_16ns_16ns_16_2_full_dsp_1_U39/din1_buf1_reg[3]/Q
                         net (fo=5, routed)           0.419     0.527    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_142_4_fu_56/hadd_16ns_16ns_16_2_full_dsp_1_U39/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.EXP/NUMB_CMP/NOT_FAST.CMP/s_axis_b_tdata[3]
    SLICE_X53Y101        LUT4 (Prop_B6LUT_SLICEM_I2_O)
                                                      0.125     0.652 r  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_142_4_fu_56/hadd_16ns_16ns_16_2_full_dsp_1_U39/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.EXP/NUMB_CMP/NOT_FAST.CMP/lut_op0_inferred__0/i_/O
                         net (fo=1, routed)           0.016     0.668    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_142_4_fu_56/hadd_16ns_16ns_16_2_full_dsp_1_U39/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/A[1]
    SLICE_X53Y101        CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[7])
                                                      0.197     0.865 f  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_142_4_fu_56/hadd_16ns_16ns_16_2_full_dsp_1_U39/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=14, routed)          0.384     1.249    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_142_4_fu_56/hadd_16ns_16ns_16_2_full_dsp_1_U39/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/INMODE[1]
    DSP48E2_X4Y42        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_INMODE[1]_PREADD_AB[22])
                                                      0.265     1.514 r  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_142_4_fu_56/hadd_16ns_16ns_16_2_full_dsp_1_U39/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA_INST/PREADD_AB[22]
                         net (fo=1, routed)           0.000     1.514    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_142_4_fu_56/hadd_16ns_16ns_16_2_full_dsp_1_U39/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA.PREADD_AB<22>
    DSP48E2_X4Y42        DSP_PREADD (Prop_DSP_PREADD_DSP48E2_PREADD_AB[22]_AD[22])
                                                      0.488     2.002 f  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_142_4_fu_56/hadd_16ns_16ns_16_2_full_dsp_1_U39/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_PREADD_INST/AD[22]
                         net (fo=1, routed)           0.000     2.002    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_142_4_fu_56/hadd_16ns_16ns_16_2_full_dsp_1_U39/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_PREADD.AD<22>
    DSP48E2_X4Y42        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_AD[22]_AD_DATA[22])
                                                      0.050     2.052 r  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_142_4_fu_56/hadd_16ns_16ns_16_2_full_dsp_1_U39/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA_INST/AD_DATA[22]
                         net (fo=1, routed)           0.000     2.052    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_142_4_fu_56/hadd_16ns_16ns_16_2_full_dsp_1_U39/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA.AD_DATA<22>
    DSP48E2_X4Y42        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_AD_DATA[22]_U[23])
                                                      0.612     2.664 f  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_142_4_fu_56/hadd_16ns_16ns_16_2_full_dsp_1_U39/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_MULTIPLIER_INST/U[23]
                         net (fo=1, routed)           0.000     2.664    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_142_4_fu_56/hadd_16ns_16ns_16_2_full_dsp_1_U39/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_MULTIPLIER.U<23>
    DSP48E2_X4Y42        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[23]_U_DATA[23])
                                                      0.047     2.711 r  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_142_4_fu_56/hadd_16ns_16ns_16_2_full_dsp_1_U39/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_M_DATA_INST/U_DATA[23]
                         net (fo=1, routed)           0.000     2.711    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_142_4_fu_56/hadd_16ns_16ns_16_2_full_dsp_1_U39/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_M_DATA.U_DATA<23>
    DSP48E2_X4Y42        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[23]_ALU_OUT[23])
                                                      0.585     3.296 r  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_142_4_fu_56/hadd_16ns_16ns_16_2_full_dsp_1_U39/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_ALU_INST/ALU_OUT[23]
                         net (fo=1, routed)           0.000     3.296    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_142_4_fu_56/hadd_16ns_16ns_16_2_full_dsp_1_U39/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_ALU.ALU_OUT<23>
    DSP48E2_X4Y42        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[23]_P[23])
                                                      0.109     3.405 f  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_142_4_fu_56/hadd_16ns_16ns_16_2_full_dsp_1_U39/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST/P[23]
                         net (fo=5, routed)           0.282     3.687    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_142_4_fu_56/hadd_16ns_16ns_16_2_full_dsp_1_U39/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.LOD/P[10]
    SLICE_X53Y109        LUT4 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.125     3.812 r  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_142_4_fu_56/hadd_16ns_16ns_16_2_full_dsp_1_U39/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.LOD/DIST_ENC[0].i_det_lut1/O
                         net (fo=1, routed)           0.016     3.828    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_142_4_fu_56/hadd_16ns_16ns_16_2_full_dsp_1_U39/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.LOD/det_lut_lzd_1
    SLICE_X53Y109        CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[5])
                                                      0.199     4.027 r  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_142_4_fu_56/hadd_16ns_16ns_16_2_full_dsp_1_U39/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.LOD/DET_GEN[0].CARRY_MUX_CARRY4_CARRY8/CO[5]
                         net (fo=5, routed)           0.138     4.165    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_142_4_fu_56/hadd_16ns_16ns_16_2_full_dsp_1_U39/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.LOD/zero_pair_lzd_6
    SLICE_X53Y110        LUT3 (Prop_D5LUT_SLICEM_I0_O)
                                                      0.110     4.275 r  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_142_4_fu_56/hadd_16ns_16ns_16_2_full_dsp_1_U39/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.LOD/gen_lut_pairs[2].lutpairmode1.lutXo6_i_1/O
                         net (fo=3, routed)           0.151     4.426    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_142_4_fu_56/hadd_16ns_16ns_16_2_full_dsp_1_U39/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.LOD/c[2]
    SLICE_X52Y110        LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.150     4.576 f  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_142_4_fu_56/hadd_16ns_16ns_16_2_full_dsp_1_U39/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.LOD/LSBaddmode1.lut0o6_i_1/O
                         net (fo=2, routed)           0.130     4.706    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_142_4_fu_56/hadd_16ns_16ns_16_2_full_dsp_1_U39/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.EXP/NOT_LOW_LATENCY_NORM_DIST.STRUCT_ADD/LSBaddmode1.lut0o6/I4
    SLICE_X52Y109        LUT5 (Prop_A5LUT_SLICEL_I4_O)
                                                      0.069     4.775 r  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_142_4_fu_56/hadd_16ns_16ns_16_2_full_dsp_1_U39/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.EXP/NOT_LOW_LATENCY_NORM_DIST.STRUCT_ADD/LSBaddmode1.lut0o6/LUT5/O
                         net (fo=3, routed)           0.255     5.030    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_142_4_fu_56/hadd_16ns_16ns_16_2_full_dsp_1_U39/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.EXP/NOT_LOW_LATENCY_NORM_DIST.STRUCT_ADD/gen_lut_pairs[1].lutpairmode1.lutXo6/I4
    SLICE_X52Y109        LUT6 (Prop_B6LUT_SLICEL_I4_O)
                                                      0.051     5.081 r  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_142_4_fu_56/hadd_16ns_16ns_16_2_full_dsp_1_U39/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.EXP/NOT_LOW_LATENCY_NORM_DIST.STRUCT_ADD/gen_lut_pairs[1].lutpairmode1.lutXo6/LUT6/O
                         net (fo=1, routed)           0.009     5.090    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_142_4_fu_56/hadd_16ns_16ns_16_2_full_dsp_1_U39/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.EXP/NOT_LOW_LATENCY_NORM_DIST.STRUCT_ADD/o6lut_i[1]
    SLICE_X52Y109        CARRY8 (Prop_CARRY8_SLICEL_S[1]_O[2])
                                                      0.114     5.204 r  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_142_4_fu_56/hadd_16ns_16ns_16_2_full_dsp_1_U39/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.EXP/NOT_LOW_LATENCY_NORM_DIST.STRUCT_ADD/gen_carry4s[0].gen_carry4.y0.mcy00_CARRY4_CARRY8/O[2]
                         net (fo=3, routed)           0.321     5.526    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_142_4_fu_56/hadd_16ns_16ns_16_2_full_dsp_1_U39/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/C[16]
    DSP48E2_X4Y44        DSP_C_DATA (Prop_DSP_C_DATA_DSP48E2_C[16]_C_DATA[16])
                                                      0.105     5.631 r  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_142_4_fu_56/hadd_16ns_16ns_16_2_full_dsp_1_U39/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/DSP_C_DATA_INST/C_DATA[16]
                         net (fo=2, routed)           0.000     5.631    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_142_4_fu_56/hadd_16ns_16ns_16_2_full_dsp_1_U39/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/DSP_C_DATA.C_DATA<16>
    DSP48E2_X4Y44        DSP_ALU (Prop_DSP_ALU_DSP48E2_C_DATA[16]_ALU_OUT[16])
                                                      0.585     6.216 f  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_142_4_fu_56/hadd_16ns_16ns_16_2_full_dsp_1_U39/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/DSP_ALU_INST/ALU_OUT[16]
                         net (fo=1, routed)           0.000     6.216    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_142_4_fu_56/hadd_16ns_16ns_16_2_full_dsp_1_U39/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/DSP_ALU.ALU_OUT<16>
    DSP48E2_X4Y44        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[16]_P[16])
                                                      0.109     6.325 r  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_142_4_fu_56/hadd_16ns_16ns_16_2_full_dsp_1_U39/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST/P[16]
                         net (fo=1, routed)           0.318     6.643    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_142_4_fu_56/hadd_16ns_16ns_16_2_full_dsp_1_U39/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.LOD/add_reg_405_reg[14][2]
    SLICE_X53Y102        LUT6 (Prop_C6LUT_SLICEM_I4_O)
                                                      0.037     6.680 r  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_142_4_fu_56/hadd_16ns_16ns_16_2_full_dsp_1_U39/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.LOD/m_axis_result_tdata[12]_INST_0/O
                         net (fo=3, routed)           0.384     7.064    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_142_4_fu_56/hadd_16ns_16ns_16_2_full_dsp_1_U39/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/D[12]
    SLICE_X52Y76         LUT4 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.096     7.160 r  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_142_4_fu_56/hadd_16ns_16ns_16_2_full_dsp_1_U39/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/ram_reg_bram_0_i_43/O
                         net (fo=1, routed)           0.219     7.379    bd_0_i/hls_inst/inst/reg_file_10_U/DINBDIN[12]
    RAMB36_X1Y14         RAMB36E2                                     r  bd_0_i/hls_inst/inst/reg_file_10_U/ram_reg_bram_0/DINBDIN[12]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=3221, unset)         0.040    10.040    bd_0_i/hls_inst/inst/reg_file_10_U/ap_clk
    RAMB36_X1Y14         RAMB36E2                                     r  bd_0_i/hls_inst/inst/reg_file_10_U/ram_reg_bram_0/CLKBWRCLK
                         clock pessimism              0.000    10.040    
                         clock uncertainty           -0.035    10.005    
    RAMB36_X1Y14         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKBWRCLK_DINBDIN[12])
                                                     -0.256     9.749    bd_0_i/hls_inst/inst/reg_file_10_U/ram_reg_bram_0
  -------------------------------------------------------------------
                         required time                          9.749    
                         arrival time                          -7.379    
  -------------------------------------------------------------------
                         slack                                  2.370    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.019ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/data_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/dout_reg[34]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/data_m_axi_U/load_unit/tmp_addr_reg[37]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.072ns  (logic 0.039ns (54.167%)  route 0.033ns (45.833%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3221, unset)         0.013     0.013    bd_0_i/hls_inst/inst/data_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/ap_clk
    SLICE_X62Y142        FDRE                                         r  bd_0_i/hls_inst/inst/data_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/dout_reg[34]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y142        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     0.052 r  bd_0_i/hls_inst/inst/data_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/dout_reg[34]/Q
                         net (fo=1, routed)           0.033     0.085    bd_0_i/hls_inst/inst/data_m_axi_U/load_unit/fifo_rreq_n_39
    SLICE_X62Y142        FDRE                                         r  bd_0_i/hls_inst/inst/data_m_axi_U/load_unit/tmp_addr_reg[37]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3221, unset)         0.019     0.019    bd_0_i/hls_inst/inst/data_m_axi_U/load_unit/ap_clk
    SLICE_X62Y142        FDRE                                         r  bd_0_i/hls_inst/inst/data_m_axi_U/load_unit/tmp_addr_reg[37]/C
                         clock pessimism              0.000     0.019    
    SLICE_X62Y142        FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.047     0.066    bd_0_i/hls_inst/inst/data_m_axi_U/load_unit/tmp_addr_reg[37]
  -------------------------------------------------------------------
                         required time                         -0.066    
                         arrival time                           0.085    
  -------------------------------------------------------------------
                         slack                                  0.019    

Slack (MET) :             0.019ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/data_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/dout_reg[48]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/data_m_axi_U/load_unit/tmp_addr_reg[51]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.072ns  (logic 0.039ns (54.167%)  route 0.033ns (45.833%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3221, unset)         0.013     0.013    bd_0_i/hls_inst/inst/data_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/ap_clk
    SLICE_X60Y147        FDRE                                         r  bd_0_i/hls_inst/inst/data_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/dout_reg[48]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y147        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     0.052 r  bd_0_i/hls_inst/inst/data_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/dout_reg[48]/Q
                         net (fo=1, routed)           0.033     0.085    bd_0_i/hls_inst/inst/data_m_axi_U/load_unit/fifo_rreq_n_25
    SLICE_X60Y147        FDRE                                         r  bd_0_i/hls_inst/inst/data_m_axi_U/load_unit/tmp_addr_reg[51]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3221, unset)         0.019     0.019    bd_0_i/hls_inst/inst/data_m_axi_U/load_unit/ap_clk
    SLICE_X60Y147        FDRE                                         r  bd_0_i/hls_inst/inst/data_m_axi_U/load_unit/tmp_addr_reg[51]/C
                         clock pessimism              0.000     0.019    
    SLICE_X60Y147        FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.047     0.066    bd_0_i/hls_inst/inst/data_m_axi_U/load_unit/tmp_addr_reg[51]
  -------------------------------------------------------------------
                         required time                         -0.066    
                         arrival time                           0.085    
  -------------------------------------------------------------------
                         slack                                  0.019    

Slack (MET) :             0.019ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/data_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/dout_reg[50]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/data_m_axi_U/load_unit/tmp_addr_reg[53]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.072ns  (logic 0.039ns (54.167%)  route 0.033ns (45.833%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3221, unset)         0.013     0.013    bd_0_i/hls_inst/inst/data_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/ap_clk
    SLICE_X62Y146        FDRE                                         r  bd_0_i/hls_inst/inst/data_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/dout_reg[50]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y146        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     0.052 r  bd_0_i/hls_inst/inst/data_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/dout_reg[50]/Q
                         net (fo=1, routed)           0.033     0.085    bd_0_i/hls_inst/inst/data_m_axi_U/load_unit/fifo_rreq_n_23
    SLICE_X62Y146        FDRE                                         r  bd_0_i/hls_inst/inst/data_m_axi_U/load_unit/tmp_addr_reg[53]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3221, unset)         0.019     0.019    bd_0_i/hls_inst/inst/data_m_axi_U/load_unit/ap_clk
    SLICE_X62Y146        FDRE                                         r  bd_0_i/hls_inst/inst/data_m_axi_U/load_unit/tmp_addr_reg[53]/C
                         clock pessimism              0.000     0.019    
    SLICE_X62Y146        FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.047     0.066    bd_0_i/hls_inst/inst/data_m_axi_U/load_unit/tmp_addr_reg[53]
  -------------------------------------------------------------------
                         required time                         -0.066    
                         arrival time                           0.085    
  -------------------------------------------------------------------
                         slack                                  0.019    

Slack (MET) :             0.019ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/data_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/dout_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/data_m_axi_U/store_unit/tmp_addr_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.072ns  (logic 0.039ns (54.167%)  route 0.033ns (45.833%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3221, unset)         0.013     0.013    bd_0_i/hls_inst/inst/data_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/ap_clk
    SLICE_X55Y153        FDRE                                         r  bd_0_i/hls_inst/inst/data_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/dout_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y153        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     0.052 r  bd_0_i/hls_inst/inst/data_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/dout_reg[28]/Q
                         net (fo=1, routed)           0.033     0.085    bd_0_i/hls_inst/inst/data_m_axi_U/store_unit/fifo_wreq_n_45
    SLICE_X55Y153        FDRE                                         r  bd_0_i/hls_inst/inst/data_m_axi_U/store_unit/tmp_addr_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3221, unset)         0.019     0.019    bd_0_i/hls_inst/inst/data_m_axi_U/store_unit/ap_clk
    SLICE_X55Y153        FDRE                                         r  bd_0_i/hls_inst/inst/data_m_axi_U/store_unit/tmp_addr_reg[31]/C
                         clock pessimism              0.000     0.019    
    SLICE_X55Y153        FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.047     0.066    bd_0_i/hls_inst/inst/data_m_axi_U/store_unit/tmp_addr_reg[31]
  -------------------------------------------------------------------
                         required time                         -0.066    
                         arrival time                           0.085    
  -------------------------------------------------------------------
                         slack                                  0.019    

Slack (MET) :             0.021ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/data_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/dout_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/data_m_axi_U/store_unit/tmp_addr_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.074ns  (logic 0.039ns (52.703%)  route 0.035ns (47.297%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3221, unset)         0.013     0.013    bd_0_i/hls_inst/inst/data_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/ap_clk
    SLICE_X55Y141        FDRE                                         r  bd_0_i/hls_inst/inst/data_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/dout_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y141        FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.039     0.052 r  bd_0_i/hls_inst/inst/data_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/dout_reg[1]/Q
                         net (fo=1, routed)           0.035     0.087    bd_0_i/hls_inst/inst/data_m_axi_U/store_unit/fifo_wreq_n_72
    SLICE_X55Y141        FDRE                                         r  bd_0_i/hls_inst/inst/data_m_axi_U/store_unit/tmp_addr_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3221, unset)         0.019     0.019    bd_0_i/hls_inst/inst/data_m_axi_U/store_unit/ap_clk
    SLICE_X55Y141        FDRE                                         r  bd_0_i/hls_inst/inst/data_m_axi_U/store_unit/tmp_addr_reg[4]/C
                         clock pessimism              0.000     0.019    
    SLICE_X55Y141        FDRE (Hold_EFF2_SLICEL_C_D)
                                                      0.047     0.066    bd_0_i/hls_inst/inst/data_m_axi_U/store_unit/tmp_addr_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.066    
                         arrival time                           0.087    
  -------------------------------------------------------------------
                         slack                                  0.021    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/data_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/dout_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/data_m_axi_U/store_unit/tmp_addr_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.077ns  (logic 0.039ns (50.649%)  route 0.038ns (49.351%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3221, unset)         0.013     0.013    bd_0_i/hls_inst/inst/data_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/ap_clk
    SLICE_X56Y149        FDRE                                         r  bd_0_i/hls_inst/inst/data_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/dout_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y149        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.039     0.052 r  bd_0_i/hls_inst/inst/data_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/dout_reg[16]/Q
                         net (fo=1, routed)           0.038     0.090    bd_0_i/hls_inst/inst/data_m_axi_U/store_unit/fifo_wreq_n_57
    SLICE_X56Y149        FDRE                                         r  bd_0_i/hls_inst/inst/data_m_axi_U/store_unit/tmp_addr_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3221, unset)         0.019     0.019    bd_0_i/hls_inst/inst/data_m_axi_U/store_unit/ap_clk
    SLICE_X56Y149        FDRE                                         r  bd_0_i/hls_inst/inst/data_m_axi_U/store_unit/tmp_addr_reg[19]/C
                         clock pessimism              0.000     0.019    
    SLICE_X56Y149        FDRE (Hold_HFF2_SLICEM_C_D)
                                                      0.047     0.066    bd_0_i/hls_inst/inst/data_m_axi_U/store_unit/tmp_addr_reg[19]
  -------------------------------------------------------------------
                         required time                         -0.066    
                         arrival time                           0.090    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/data_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/dout_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/data_m_axi_U/store_unit/tmp_addr_reg[32]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.077ns  (logic 0.039ns (50.649%)  route 0.038ns (49.351%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3221, unset)         0.013     0.013    bd_0_i/hls_inst/inst/data_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/ap_clk
    SLICE_X56Y151        FDRE                                         r  bd_0_i/hls_inst/inst/data_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/dout_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y151        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.039     0.052 r  bd_0_i/hls_inst/inst/data_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/dout_reg[29]/Q
                         net (fo=1, routed)           0.038     0.090    bd_0_i/hls_inst/inst/data_m_axi_U/store_unit/fifo_wreq_n_44
    SLICE_X56Y151        FDRE                                         r  bd_0_i/hls_inst/inst/data_m_axi_U/store_unit/tmp_addr_reg[32]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3221, unset)         0.019     0.019    bd_0_i/hls_inst/inst/data_m_axi_U/store_unit/ap_clk
    SLICE_X56Y151        FDRE                                         r  bd_0_i/hls_inst/inst/data_m_axi_U/store_unit/tmp_addr_reg[32]/C
                         clock pessimism              0.000     0.019    
    SLICE_X56Y151        FDRE (Hold_HFF2_SLICEM_C_D)
                                                      0.047     0.066    bd_0_i/hls_inst/inst/data_m_axi_U/store_unit/tmp_addr_reg[32]
  -------------------------------------------------------------------
                         required time                         -0.066    
                         arrival time                           0.090    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.026ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/data_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/dout_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/data_m_axi_U/store_unit/tmp_addr_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.079ns  (logic 0.038ns (48.101%)  route 0.041ns (51.899%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3221, unset)         0.013     0.013    bd_0_i/hls_inst/inst/data_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/ap_clk
    SLICE_X56Y143        FDRE                                         r  bd_0_i/hls_inst/inst/data_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/dout_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y143        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     0.051 r  bd_0_i/hls_inst/inst/data_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/dout_reg[9]/Q
                         net (fo=1, routed)           0.041     0.092    bd_0_i/hls_inst/inst/data_m_axi_U/store_unit/fifo_wreq_n_64
    SLICE_X56Y143        FDRE                                         r  bd_0_i/hls_inst/inst/data_m_axi_U/store_unit/tmp_addr_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3221, unset)         0.019     0.019    bd_0_i/hls_inst/inst/data_m_axi_U/store_unit/ap_clk
    SLICE_X56Y143        FDRE                                         r  bd_0_i/hls_inst/inst/data_m_axi_U/store_unit/tmp_addr_reg[12]/C
                         clock pessimism              0.000     0.019    
    SLICE_X56Y143        FDRE (Hold_GFF2_SLICEM_C_D)
                                                      0.047     0.066    bd_0_i/hls_inst/inst/data_m_axi_U/store_unit/tmp_addr_reg[12]
  -------------------------------------------------------------------
                         required time                         -0.066    
                         arrival time                           0.092    
  -------------------------------------------------------------------
                         slack                                  0.026    

Slack (MET) :             0.028ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/data_m_axi_U/bus_write/could_multi_bursts.awaddr_buf_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/data_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][15]_srl15/D
                            (rising edge-triggered cell SRL16E clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.097ns  (logic 0.037ns (38.269%)  route 0.060ns (61.731%))
  Logic Levels:           0  
  Clock Path Skew:        0.026ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.039ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3221, unset)         0.013     0.013    bd_0_i/hls_inst/inst/data_m_axi_U/bus_write/ap_clk
    SLICE_X53Y142        FDRE                                         r  bd_0_i/hls_inst/inst/data_m_axi_U/bus_write/could_multi_bursts.awaddr_buf_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y142        FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.037     0.050 r  bd_0_i/hls_inst/inst/data_m_axi_U/bus_write/could_multi_bursts.awaddr_buf_reg[15]/Q
                         net (fo=2, routed)           0.060     0.110    bd_0_i/hls_inst/inst/data_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/in[12]
    SLICE_X53Y141        SRL16E                                       r  bd_0_i/hls_inst/inst/data_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][15]_srl15/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3221, unset)         0.039     0.039    bd_0_i/hls_inst/inst/data_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/ap_clk
    SLICE_X53Y141        SRL16E                                       r  bd_0_i/hls_inst/inst/data_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][15]_srl15/CLK
                         clock pessimism              0.000     0.039    
    SLICE_X53Y141        SRL16E (Hold_E5LUT_SLICEM_CLK_D)
                                                      0.043     0.082    bd_0_i/hls_inst/inst/data_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][15]_srl15
  -------------------------------------------------------------------
                         required time                         -0.082    
                         arrival time                           0.110    
  -------------------------------------------------------------------
                         slack                                  0.028    

Slack (MET) :             0.028ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/data_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/dout_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/data_m_axi_U/store_unit/tmp_addr_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.081ns  (logic 0.039ns (48.148%)  route 0.042ns (51.852%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3221, unset)         0.013     0.013    bd_0_i/hls_inst/inst/data_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/ap_clk
    SLICE_X56Y143        FDRE                                         r  bd_0_i/hls_inst/inst/data_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/dout_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y143        FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.039     0.052 r  bd_0_i/hls_inst/inst/data_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/dout_reg[4]/Q
                         net (fo=1, routed)           0.042     0.094    bd_0_i/hls_inst/inst/data_m_axi_U/store_unit/fifo_wreq_n_69
    SLICE_X56Y143        FDRE                                         r  bd_0_i/hls_inst/inst/data_m_axi_U/store_unit/tmp_addr_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3221, unset)         0.019     0.019    bd_0_i/hls_inst/inst/data_m_axi_U/store_unit/ap_clk
    SLICE_X56Y143        FDRE                                         r  bd_0_i/hls_inst/inst/data_m_axi_U/store_unit/tmp_addr_reg[7]/C
                         clock pessimism              0.000     0.019    
    SLICE_X56Y143        FDRE (Hold_EFF2_SLICEM_C_D)
                                                      0.047     0.066    bd_0_i/hls_inst/inst/data_m_axi_U/store_unit/tmp_addr_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.066    
                         arrival time                           0.094    
  -------------------------------------------------------------------
                         slack                                  0.028    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ap_clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { ap_clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.569         10.000      8.431      RAMB36_X1Y17  bd_0_i/hls_inst/inst/data_m_axi_U/load_unit/buff_rdata/U_fifo_mem/mem_reg/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.569         10.000      8.431      RAMB36_X1Y17  bd_0_i/hls_inst/inst/data_m_axi_U/load_unit/buff_rdata/U_fifo_mem/mem_reg/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.569         10.000      8.431      RAMB36_X1Y13  bd_0_i/hls_inst/inst/data_m_axi_U/store_unit/buff_wdata/U_fifo_mem/mem_reg/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.569         10.000      8.431      RAMB36_X1Y13  bd_0_i/hls_inst/inst/data_m_axi_U/store_unit/buff_wdata/U_fifo_mem/mem_reg/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.569         10.000      8.431      RAMB36_X1Y14  bd_0_i/hls_inst/inst/reg_file_10_U/ram_reg_bram_0/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.569         10.000      8.431      RAMB36_X1Y14  bd_0_i/hls_inst/inst/reg_file_10_U/ram_reg_bram_0/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.569         10.000      8.431      RAMB36_X1Y15  bd_0_i/hls_inst/inst/reg_file_11_U/ram_reg_bram_0/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.569         10.000      8.431      RAMB36_X1Y15  bd_0_i/hls_inst/inst/reg_file_11_U/ram_reg_bram_0/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.569         10.000      8.431      RAMB36_X1Y8   bd_0_i/hls_inst/inst/reg_file_12_U/ram_reg_bram_0/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.569         10.000      8.431      RAMB36_X1Y8   bd_0_i/hls_inst/inst/reg_file_12_U/ram_reg_bram_0/CLKBWRCLK
Low Pulse Width   Slow    RAMB36E2/CLKARDCLK  n/a            0.542         5.000       4.458      RAMB36_X1Y17  bd_0_i/hls_inst/inst/data_m_axi_U/load_unit/buff_rdata/U_fifo_mem/mem_reg/CLKARDCLK
Low Pulse Width   Fast    RAMB36E2/CLKARDCLK  n/a            0.542         5.000       4.458      RAMB36_X1Y17  bd_0_i/hls_inst/inst/data_m_axi_U/load_unit/buff_rdata/U_fifo_mem/mem_reg/CLKARDCLK
Low Pulse Width   Slow    RAMB36E2/CLKBWRCLK  n/a            0.542         5.000       4.458      RAMB36_X1Y17  bd_0_i/hls_inst/inst/data_m_axi_U/load_unit/buff_rdata/U_fifo_mem/mem_reg/CLKBWRCLK
Low Pulse Width   Fast    RAMB36E2/CLKBWRCLK  n/a            0.542         5.000       4.458      RAMB36_X1Y17  bd_0_i/hls_inst/inst/data_m_axi_U/load_unit/buff_rdata/U_fifo_mem/mem_reg/CLKBWRCLK
Low Pulse Width   Slow    RAMB36E2/CLKARDCLK  n/a            0.542         5.000       4.458      RAMB36_X1Y13  bd_0_i/hls_inst/inst/data_m_axi_U/store_unit/buff_wdata/U_fifo_mem/mem_reg/CLKARDCLK
Low Pulse Width   Fast    RAMB36E2/CLKARDCLK  n/a            0.542         5.000       4.458      RAMB36_X1Y13  bd_0_i/hls_inst/inst/data_m_axi_U/store_unit/buff_wdata/U_fifo_mem/mem_reg/CLKARDCLK
Low Pulse Width   Slow    RAMB36E2/CLKBWRCLK  n/a            0.542         5.000       4.458      RAMB36_X1Y13  bd_0_i/hls_inst/inst/data_m_axi_U/store_unit/buff_wdata/U_fifo_mem/mem_reg/CLKBWRCLK
Low Pulse Width   Fast    RAMB36E2/CLKBWRCLK  n/a            0.542         5.000       4.458      RAMB36_X1Y13  bd_0_i/hls_inst/inst/data_m_axi_U/store_unit/buff_wdata/U_fifo_mem/mem_reg/CLKBWRCLK
Low Pulse Width   Slow    RAMB36E2/CLKARDCLK  n/a            0.542         5.000       4.458      RAMB36_X1Y14  bd_0_i/hls_inst/inst/reg_file_10_U/ram_reg_bram_0/CLKARDCLK
Low Pulse Width   Fast    RAMB36E2/CLKARDCLK  n/a            0.542         5.000       4.458      RAMB36_X1Y14  bd_0_i/hls_inst/inst/reg_file_10_U/ram_reg_bram_0/CLKARDCLK
High Pulse Width  Slow    RAMB36E2/CLKARDCLK  n/a            0.542         5.000       4.458      RAMB36_X1Y17  bd_0_i/hls_inst/inst/data_m_axi_U/load_unit/buff_rdata/U_fifo_mem/mem_reg/CLKARDCLK
High Pulse Width  Fast    RAMB36E2/CLKARDCLK  n/a            0.542         5.000       4.458      RAMB36_X1Y17  bd_0_i/hls_inst/inst/data_m_axi_U/load_unit/buff_rdata/U_fifo_mem/mem_reg/CLKARDCLK
High Pulse Width  Slow    RAMB36E2/CLKBWRCLK  n/a            0.542         5.000       4.458      RAMB36_X1Y17  bd_0_i/hls_inst/inst/data_m_axi_U/load_unit/buff_rdata/U_fifo_mem/mem_reg/CLKBWRCLK
High Pulse Width  Fast    RAMB36E2/CLKBWRCLK  n/a            0.542         5.000       4.458      RAMB36_X1Y17  bd_0_i/hls_inst/inst/data_m_axi_U/load_unit/buff_rdata/U_fifo_mem/mem_reg/CLKBWRCLK
High Pulse Width  Slow    RAMB36E2/CLKARDCLK  n/a            0.542         5.000       4.458      RAMB36_X1Y13  bd_0_i/hls_inst/inst/data_m_axi_U/store_unit/buff_wdata/U_fifo_mem/mem_reg/CLKARDCLK
High Pulse Width  Fast    RAMB36E2/CLKARDCLK  n/a            0.542         5.000       4.458      RAMB36_X1Y13  bd_0_i/hls_inst/inst/data_m_axi_U/store_unit/buff_wdata/U_fifo_mem/mem_reg/CLKARDCLK
High Pulse Width  Slow    RAMB36E2/CLKBWRCLK  n/a            0.542         5.000       4.458      RAMB36_X1Y13  bd_0_i/hls_inst/inst/data_m_axi_U/store_unit/buff_wdata/U_fifo_mem/mem_reg/CLKBWRCLK
High Pulse Width  Fast    RAMB36E2/CLKBWRCLK  n/a            0.542         5.000       4.458      RAMB36_X1Y13  bd_0_i/hls_inst/inst/data_m_axi_U/store_unit/buff_wdata/U_fifo_mem/mem_reg/CLKBWRCLK
High Pulse Width  Slow    RAMB36E2/CLKARDCLK  n/a            0.542         5.000       4.458      RAMB36_X1Y14  bd_0_i/hls_inst/inst/reg_file_10_U/ram_reg_bram_0/CLKARDCLK
High Pulse Width  Fast    RAMB36E2/CLKARDCLK  n/a            0.542         5.000       4.458      RAMB36_X1Y14  bd_0_i/hls_inst/inst/reg_file_10_U/ram_reg_bram_0/CLKARDCLK



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  ap_clk
  To Clock:  

Max Delay           246 Endpoints
Min Delay           246 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/data_m_axi_U/bus_write/wreq_throttle/flying_req_reg/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m_axi_data_wvalid
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.959ns  (logic 0.214ns (22.318%)  route 0.745ns (77.682%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3221, unset)         0.029     0.029    bd_0_i/hls_inst/inst/data_m_axi_U/bus_write/wreq_throttle/ap_clk
    SLICE_X52Y134        FDRE                                         r  bd_0_i/hls_inst/inst/data_m_axi_U/bus_write/wreq_throttle/flying_req_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y134        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     0.108 r  bd_0_i/hls_inst/inst/data_m_axi_U/bus_write/wreq_throttle/flying_req_reg/Q
                         net (fo=6, routed)           0.710     0.818    bd_0_i/hls_inst/inst/data_m_axi_U/bus_write/wreq_throttle/data_fifo/flying_req_reg
    SLICE_X50Y81         LUT3 (Prop_D5LUT_SLICEM_I0_O)
                                                      0.135     0.953 r  bd_0_i/hls_inst/inst/data_m_axi_U/bus_write/wreq_throttle/data_fifo/m_axi_data_WVALID_INST_0/O
                         net (fo=0)                   0.035     0.988    m_axi_data_wvalid
                                                                      r  m_axi_data_wvalid (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/data_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/dout_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m_axi_data_wdata[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.081ns  (logic 0.081ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3221, unset)         0.029     0.029    bd_0_i/hls_inst/inst/data_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/ap_clk
    SLICE_X51Y63         FDRE                                         r  bd_0_i/hls_inst/inst/data_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/dout_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y63         FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.081     0.110 r  bd_0_i/hls_inst/inst/data_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/dout_reg[12]/Q
                         net (fo=0)                   0.000     0.110    m_axi_data_wdata[12]
                                                                      r  m_axi_data_wdata[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/data_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/dout_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m_axi_data_wdata[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.081ns  (logic 0.081ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3221, unset)         0.029     0.029    bd_0_i/hls_inst/inst/data_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/ap_clk
    SLICE_X51Y63         FDRE                                         r  bd_0_i/hls_inst/inst/data_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/dout_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y63         FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.081     0.110 r  bd_0_i/hls_inst/inst/data_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/dout_reg[15]/Q
                         net (fo=0)                   0.000     0.110    m_axi_data_wdata[15]
                                                                      r  m_axi_data_wdata[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/data_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/dout_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m_axi_data_wdata[18]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.080ns  (logic 0.080ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3221, unset)         0.030     0.030    bd_0_i/hls_inst/inst/data_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/ap_clk
    SLICE_X50Y66         FDRE                                         r  bd_0_i/hls_inst/inst/data_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/dout_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y66         FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.080     0.110 r  bd_0_i/hls_inst/inst/data_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/dout_reg[18]/Q
                         net (fo=0)                   0.000     0.110    m_axi_data_wdata[18]
                                                                      r  m_axi_data_wdata[18] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/data_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/dout_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m_axi_data_wdata[20]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.080ns  (logic 0.080ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3221, unset)         0.030     0.030    bd_0_i/hls_inst/inst/data_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/ap_clk
    SLICE_X50Y66         FDRE                                         r  bd_0_i/hls_inst/inst/data_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/dout_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y66         FDRE (Prop_BFF2_SLICEM_C_Q)
                                                      0.080     0.110 r  bd_0_i/hls_inst/inst/data_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/dout_reg[20]/Q
                         net (fo=0)                   0.000     0.110    m_axi_data_wdata[20]
                                                                      r  m_axi_data_wdata[20] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/data_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/dout_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m_axi_data_wdata[27]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.081ns  (logic 0.081ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3221, unset)         0.029     0.029    bd_0_i/hls_inst/inst/data_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/ap_clk
    SLICE_X51Y65         FDRE                                         r  bd_0_i/hls_inst/inst/data_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/dout_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y65         FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.081     0.110 r  bd_0_i/hls_inst/inst/data_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/dout_reg[27]/Q
                         net (fo=0)                   0.000     0.110    m_axi_data_wdata[27]
                                                                      r  m_axi_data_wdata[27] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/data_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/dout_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m_axi_data_wdata[31]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.080ns  (logic 0.080ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3221, unset)         0.030     0.030    bd_0_i/hls_inst/inst/data_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/ap_clk
    SLICE_X50Y66         FDRE                                         r  bd_0_i/hls_inst/inst/data_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/dout_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y66         FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.080     0.110 r  bd_0_i/hls_inst/inst/data_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/dout_reg[31]/Q
                         net (fo=0)                   0.000     0.110    m_axi_data_wdata[31]
                                                                      r  m_axi_data_wdata[31] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/data_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/dout_reg[35]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m_axi_data_wdata[35]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.081ns  (logic 0.081ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3221, unset)         0.029     0.029    bd_0_i/hls_inst/inst/data_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/ap_clk
    SLICE_X52Y64         FDRE                                         r  bd_0_i/hls_inst/inst/data_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/dout_reg[35]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y64         FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.081     0.110 r  bd_0_i/hls_inst/inst/data_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/dout_reg[35]/Q
                         net (fo=0)                   0.000     0.110    m_axi_data_wdata[35]
                                                                      r  m_axi_data_wdata[35] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/data_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/dout_reg[39]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m_axi_data_wdata[39]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.081ns  (logic 0.081ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3221, unset)         0.029     0.029    bd_0_i/hls_inst/inst/data_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/ap_clk
    SLICE_X52Y64         FDRE                                         r  bd_0_i/hls_inst/inst/data_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/dout_reg[39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y64         FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.081     0.110 r  bd_0_i/hls_inst/inst/data_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/dout_reg[39]/Q
                         net (fo=0)                   0.000     0.110    m_axi_data_wdata[39]
                                                                      r  m_axi_data_wdata[39] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/data_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/dout_reg[43]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m_axi_data_wdata[43]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.081ns  (logic 0.081ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3221, unset)         0.029     0.029    bd_0_i/hls_inst/inst/data_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/ap_clk
    SLICE_X52Y64         FDRE                                         r  bd_0_i/hls_inst/inst/data_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/dout_reg[43]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y64         FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.081     0.110 r  bd_0_i/hls_inst/inst/data_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/dout_reg[43]/Q
                         net (fo=0)                   0.000     0.110    m_axi_data_wdata[43]
                                                                      r  m_axi_data_wdata[43] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/data_m_axi_U/bus_read/could_multi_bursts.arlen_buf_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m_axi_data_arlen[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.037ns  (logic 0.037ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3221, unset)         0.013     0.013    bd_0_i/hls_inst/inst/data_m_axi_U/bus_read/ap_clk
    SLICE_X57Y131        FDRE                                         r  bd_0_i/hls_inst/inst/data_m_axi_U/bus_read/could_multi_bursts.arlen_buf_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y131        FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.037     0.050 r  bd_0_i/hls_inst/inst/data_m_axi_U/bus_read/could_multi_bursts.arlen_buf_reg[3]/Q
                         net (fo=2, unset)            0.000     0.050    m_axi_data_arlen[3]
                                                                      r  m_axi_data_arlen[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/data_m_axi_U/bus_write/wreq_throttle/rs_req/data_p1_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m_axi_data_awaddr[29]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.037ns  (logic 0.037ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3221, unset)         0.013     0.013    bd_0_i/hls_inst/inst/data_m_axi_U/bus_write/wreq_throttle/rs_req/ap_clk
    SLICE_X50Y142        FDRE                                         r  bd_0_i/hls_inst/inst/data_m_axi_U/bus_write/wreq_throttle/rs_req/data_p1_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y142        FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.037     0.050 r  bd_0_i/hls_inst/inst/data_m_axi_U/bus_write/wreq_throttle/rs_req/data_p1_reg[29]/Q
                         net (fo=0)                   0.000     0.050    m_axi_data_awaddr[29]
                                                                      r  m_axi_data_awaddr[29] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/data_m_axi_U/bus_write/wreq_throttle/rs_req/data_p1_reg[33]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m_axi_data_awaddr[33]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.037ns  (logic 0.037ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3221, unset)         0.013     0.013    bd_0_i/hls_inst/inst/data_m_axi_U/bus_write/wreq_throttle/rs_req/ap_clk
    SLICE_X50Y144        FDRE                                         r  bd_0_i/hls_inst/inst/data_m_axi_U/bus_write/wreq_throttle/rs_req/data_p1_reg[33]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y144        FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.037     0.050 r  bd_0_i/hls_inst/inst/data_m_axi_U/bus_write/wreq_throttle/rs_req/data_p1_reg[33]/Q
                         net (fo=0)                   0.000     0.050    m_axi_data_awaddr[33]
                                                                      r  m_axi_data_awaddr[33] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/data_m_axi_U/bus_write/wreq_throttle/rs_req/data_p1_reg[43]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m_axi_data_awaddr[43]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.037ns  (logic 0.037ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3221, unset)         0.013     0.013    bd_0_i/hls_inst/inst/data_m_axi_U/bus_write/wreq_throttle/rs_req/ap_clk
    SLICE_X49Y145        FDRE                                         r  bd_0_i/hls_inst/inst/data_m_axi_U/bus_write/wreq_throttle/rs_req/data_p1_reg[43]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y145        FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.037     0.050 r  bd_0_i/hls_inst/inst/data_m_axi_U/bus_write/wreq_throttle/rs_req/data_p1_reg[43]/Q
                         net (fo=0)                   0.000     0.050    m_axi_data_awaddr[43]
                                                                      r  m_axi_data_awaddr[43] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/data_m_axi_U/bus_write/wreq_throttle/rs_req/data_p1_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m_axi_data_awaddr[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.037ns  (logic 0.037ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3221, unset)         0.013     0.013    bd_0_i/hls_inst/inst/data_m_axi_U/bus_write/wreq_throttle/rs_req/ap_clk
    SLICE_X50Y136        FDRE                                         r  bd_0_i/hls_inst/inst/data_m_axi_U/bus_write/wreq_throttle/rs_req/data_p1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y136        FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.037     0.050 r  bd_0_i/hls_inst/inst/data_m_axi_U/bus_write/wreq_throttle/rs_req/data_p1_reg[4]/Q
                         net (fo=0)                   0.000     0.050    m_axi_data_awaddr[4]
                                                                      r  m_axi_data_awaddr[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/data_m_axi_U/bus_write/wreq_throttle/rs_req/data_p1_reg[56]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m_axi_data_awaddr[56]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.037ns  (logic 0.037ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3221, unset)         0.013     0.013    bd_0_i/hls_inst/inst/data_m_axi_U/bus_write/wreq_throttle/rs_req/ap_clk
    SLICE_X53Y152        FDRE                                         r  bd_0_i/hls_inst/inst/data_m_axi_U/bus_write/wreq_throttle/rs_req/data_p1_reg[56]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y152        FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.037     0.050 r  bd_0_i/hls_inst/inst/data_m_axi_U/bus_write/wreq_throttle/rs_req/data_p1_reg[56]/Q
                         net (fo=0)                   0.000     0.050    m_axi_data_awaddr[56]
                                                                      r  m_axi_data_awaddr[56] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/data_m_axi_U/bus_write/wreq_throttle/rs_req/data_p1_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m_axi_data_awaddr[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.037ns  (logic 0.037ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3221, unset)         0.013     0.013    bd_0_i/hls_inst/inst/data_m_axi_U/bus_write/wreq_throttle/rs_req/ap_clk
    SLICE_X50Y139        FDRE                                         r  bd_0_i/hls_inst/inst/data_m_axi_U/bus_write/wreq_throttle/rs_req/data_p1_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y139        FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.037     0.050 r  bd_0_i/hls_inst/inst/data_m_axi_U/bus_write/wreq_throttle/rs_req/data_p1_reg[5]/Q
                         net (fo=0)                   0.000     0.050    m_axi_data_awaddr[5]
                                                                      r  m_axi_data_awaddr[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/data_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/dout_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m_axi_data_wdata[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.037ns  (logic 0.037ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3221, unset)         0.013     0.013    bd_0_i/hls_inst/inst/data_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/ap_clk
    SLICE_X50Y62         FDRE                                         r  bd_0_i/hls_inst/inst/data_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/dout_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y62         FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.037     0.050 r  bd_0_i/hls_inst/inst/data_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/dout_reg[13]/Q
                         net (fo=0)                   0.000     0.050    m_axi_data_wdata[13]
                                                                      r  m_axi_data_wdata[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/data_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/dout_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m_axi_data_wdata[25]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.037ns  (logic 0.037ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3221, unset)         0.013     0.013    bd_0_i/hls_inst/inst/data_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/ap_clk
    SLICE_X50Y66         FDRE                                         r  bd_0_i/hls_inst/inst/data_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/dout_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y66         FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.037     0.050 r  bd_0_i/hls_inst/inst/data_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/dout_reg[25]/Q
                         net (fo=0)                   0.000     0.050    m_axi_data_wdata[25]
                                                                      r  m_axi_data_wdata[25] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/data_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/dout_reg[36]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m_axi_data_wdata[36]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.037ns  (logic 0.037ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3221, unset)         0.013     0.013    bd_0_i/hls_inst/inst/data_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/ap_clk
    SLICE_X53Y63         FDRE                                         r  bd_0_i/hls_inst/inst/data_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/dout_reg[36]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y63         FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.037     0.050 r  bd_0_i/hls_inst/inst/data_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/dout_reg[36]/Q
                         net (fo=0)                   0.000     0.050    m_axi_data_wdata[36]
                                                                      r  m_axi_data_wdata[36] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  ap_clk

Max Delay          3135 Endpoints
Min Delay          3135 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 m_axi_data_wready
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/data_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/dout_reg[52]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.967ns  (logic 0.259ns (13.166%)  route 1.708ns (86.834%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.021ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  m_axi_data_wready (IN)
                         net (fo=2, unset)            0.000     0.000    bd_0_i/hls_inst/inst/data_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/m_axi_data_WREADY
    SLICE_X50Y81         LUT5 (Prop_G6LUT_SLICEM_I4_O)
                                                      0.037     0.037 r  bd_0_i/hls_inst/inst/data_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/last_cnt[4]_i_3/O
                         net (fo=6, routed)           0.110     0.147    bd_0_i/hls_inst/inst/data_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/p_8_in
    SLICE_X50Y82         LUT6 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.125     0.272 r  bd_0_i/hls_inst/inst/data_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/state[0]_i_3/O
                         net (fo=11, routed)          0.660     0.932    bd_0_i/hls_inst/inst/data_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/req_en__0
    SLICE_X51Y136        LUT4 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.097     1.029 r  bd_0_i/hls_inst/inst/data_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/dout[67]_i_1/O
                         net (fo=74, routed)          0.938     1.967    bd_0_i/hls_inst/inst/data_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/pop
    SLICE_X49Y149        FDRE                                         r  bd_0_i/hls_inst/inst/data_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/dout_reg[52]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3221, unset)         0.021     0.021    bd_0_i/hls_inst/inst/data_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/ap_clk
    SLICE_X49Y149        FDRE                                         r  bd_0_i/hls_inst/inst/data_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/dout_reg[52]/C

Slack:                    inf
  Source:                 m_axi_data_wready
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/data_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/dout_reg[64]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.967ns  (logic 0.259ns (13.166%)  route 1.708ns (86.834%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.021ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  m_axi_data_wready (IN)
                         net (fo=2, unset)            0.000     0.000    bd_0_i/hls_inst/inst/data_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/m_axi_data_WREADY
    SLICE_X50Y81         LUT5 (Prop_G6LUT_SLICEM_I4_O)
                                                      0.037     0.037 r  bd_0_i/hls_inst/inst/data_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/last_cnt[4]_i_3/O
                         net (fo=6, routed)           0.110     0.147    bd_0_i/hls_inst/inst/data_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/p_8_in
    SLICE_X50Y82         LUT6 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.125     0.272 r  bd_0_i/hls_inst/inst/data_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/state[0]_i_3/O
                         net (fo=11, routed)          0.660     0.932    bd_0_i/hls_inst/inst/data_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/req_en__0
    SLICE_X51Y136        LUT4 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.097     1.029 r  bd_0_i/hls_inst/inst/data_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/dout[67]_i_1/O
                         net (fo=74, routed)          0.938     1.967    bd_0_i/hls_inst/inst/data_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/pop
    SLICE_X49Y149        FDRE                                         r  bd_0_i/hls_inst/inst/data_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/dout_reg[64]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3221, unset)         0.021     0.021    bd_0_i/hls_inst/inst/data_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/ap_clk
    SLICE_X49Y149        FDRE                                         r  bd_0_i/hls_inst/inst/data_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/dout_reg[64]/C

Slack:                    inf
  Source:                 m_axi_data_wready
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/data_m_axi_U/bus_write/wreq_throttle/rs_req/data_p2_reg[15]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.930ns  (logic 0.308ns (15.960%)  route 1.622ns (84.040%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.021ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  m_axi_data_wready (IN)
                         net (fo=2, unset)            0.000     0.000    bd_0_i/hls_inst/inst/data_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/m_axi_data_WREADY
    SLICE_X50Y81         LUT5 (Prop_G6LUT_SLICEM_I4_O)
                                                      0.037     0.037 r  bd_0_i/hls_inst/inst/data_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/last_cnt[4]_i_3/O
                         net (fo=6, routed)           0.110     0.147    bd_0_i/hls_inst/inst/data_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/p_8_in
    SLICE_X50Y82         LUT6 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.125     0.272 r  bd_0_i/hls_inst/inst/data_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/state[0]_i_3/O
                         net (fo=11, routed)          0.703     0.975    bd_0_i/hls_inst/inst/data_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/req_en__0
    SLICE_X52Y134        LUT3 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.146     1.121 r  bd_0_i/hls_inst/inst/data_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/data_p2[67]_i_1/O
                         net (fo=65, routed)          0.809     1.930    bd_0_i/hls_inst/inst/data_m_axi_U/bus_write/wreq_throttle/rs_req/E[0]
    SLICE_X49Y145        FDRE                                         r  bd_0_i/hls_inst/inst/data_m_axi_U/bus_write/wreq_throttle/rs_req/data_p2_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3221, unset)         0.021     0.021    bd_0_i/hls_inst/inst/data_m_axi_U/bus_write/wreq_throttle/rs_req/ap_clk
    SLICE_X49Y145        FDRE                                         r  bd_0_i/hls_inst/inst/data_m_axi_U/bus_write/wreq_throttle/rs_req/data_p2_reg[15]/C

Slack:                    inf
  Source:                 m_axi_data_wready
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/data_m_axi_U/bus_write/wreq_throttle/rs_req/data_p2_reg[40]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.930ns  (logic 0.308ns (15.960%)  route 1.622ns (84.040%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.021ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  m_axi_data_wready (IN)
                         net (fo=2, unset)            0.000     0.000    bd_0_i/hls_inst/inst/data_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/m_axi_data_WREADY
    SLICE_X50Y81         LUT5 (Prop_G6LUT_SLICEM_I4_O)
                                                      0.037     0.037 r  bd_0_i/hls_inst/inst/data_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/last_cnt[4]_i_3/O
                         net (fo=6, routed)           0.110     0.147    bd_0_i/hls_inst/inst/data_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/p_8_in
    SLICE_X50Y82         LUT6 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.125     0.272 r  bd_0_i/hls_inst/inst/data_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/state[0]_i_3/O
                         net (fo=11, routed)          0.703     0.975    bd_0_i/hls_inst/inst/data_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/req_en__0
    SLICE_X52Y134        LUT3 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.146     1.121 r  bd_0_i/hls_inst/inst/data_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/data_p2[67]_i_1/O
                         net (fo=65, routed)          0.809     1.930    bd_0_i/hls_inst/inst/data_m_axi_U/bus_write/wreq_throttle/rs_req/E[0]
    SLICE_X49Y145        FDRE                                         r  bd_0_i/hls_inst/inst/data_m_axi_U/bus_write/wreq_throttle/rs_req/data_p2_reg[40]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3221, unset)         0.021     0.021    bd_0_i/hls_inst/inst/data_m_axi_U/bus_write/wreq_throttle/rs_req/ap_clk
    SLICE_X49Y145        FDRE                                         r  bd_0_i/hls_inst/inst/data_m_axi_U/bus_write/wreq_throttle/rs_req/data_p2_reg[40]/C

Slack:                    inf
  Source:                 m_axi_data_wready
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/data_m_axi_U/bus_write/wreq_throttle/rs_req/data_p2_reg[28]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.927ns  (logic 0.308ns (15.985%)  route 1.619ns (84.015%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.021ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  m_axi_data_wready (IN)
                         net (fo=2, unset)            0.000     0.000    bd_0_i/hls_inst/inst/data_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/m_axi_data_WREADY
    SLICE_X50Y81         LUT5 (Prop_G6LUT_SLICEM_I4_O)
                                                      0.037     0.037 r  bd_0_i/hls_inst/inst/data_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/last_cnt[4]_i_3/O
                         net (fo=6, routed)           0.110     0.147    bd_0_i/hls_inst/inst/data_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/p_8_in
    SLICE_X50Y82         LUT6 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.125     0.272 r  bd_0_i/hls_inst/inst/data_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/state[0]_i_3/O
                         net (fo=11, routed)          0.703     0.975    bd_0_i/hls_inst/inst/data_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/req_en__0
    SLICE_X52Y134        LUT3 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.146     1.121 r  bd_0_i/hls_inst/inst/data_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/data_p2[67]_i_1/O
                         net (fo=65, routed)          0.806     1.927    bd_0_i/hls_inst/inst/data_m_axi_U/bus_write/wreq_throttle/rs_req/E[0]
    SLICE_X49Y145        FDRE                                         r  bd_0_i/hls_inst/inst/data_m_axi_U/bus_write/wreq_throttle/rs_req/data_p2_reg[28]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3221, unset)         0.021     0.021    bd_0_i/hls_inst/inst/data_m_axi_U/bus_write/wreq_throttle/rs_req/ap_clk
    SLICE_X49Y145        FDRE                                         r  bd_0_i/hls_inst/inst/data_m_axi_U/bus_write/wreq_throttle/rs_req/data_p2_reg[28]/C

Slack:                    inf
  Source:                 m_axi_data_wready
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/data_m_axi_U/bus_write/wreq_throttle/rs_req/data_p2_reg[34]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.927ns  (logic 0.308ns (15.985%)  route 1.619ns (84.015%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.021ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  m_axi_data_wready (IN)
                         net (fo=2, unset)            0.000     0.000    bd_0_i/hls_inst/inst/data_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/m_axi_data_WREADY
    SLICE_X50Y81         LUT5 (Prop_G6LUT_SLICEM_I4_O)
                                                      0.037     0.037 r  bd_0_i/hls_inst/inst/data_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/last_cnt[4]_i_3/O
                         net (fo=6, routed)           0.110     0.147    bd_0_i/hls_inst/inst/data_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/p_8_in
    SLICE_X50Y82         LUT6 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.125     0.272 r  bd_0_i/hls_inst/inst/data_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/state[0]_i_3/O
                         net (fo=11, routed)          0.703     0.975    bd_0_i/hls_inst/inst/data_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/req_en__0
    SLICE_X52Y134        LUT3 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.146     1.121 r  bd_0_i/hls_inst/inst/data_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/data_p2[67]_i_1/O
                         net (fo=65, routed)          0.806     1.927    bd_0_i/hls_inst/inst/data_m_axi_U/bus_write/wreq_throttle/rs_req/E[0]
    SLICE_X49Y145        FDRE                                         r  bd_0_i/hls_inst/inst/data_m_axi_U/bus_write/wreq_throttle/rs_req/data_p2_reg[34]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3221, unset)         0.021     0.021    bd_0_i/hls_inst/inst/data_m_axi_U/bus_write/wreq_throttle/rs_req/ap_clk
    SLICE_X49Y145        FDRE                                         r  bd_0_i/hls_inst/inst/data_m_axi_U/bus_write/wreq_throttle/rs_req/data_p2_reg[34]/C

Slack:                    inf
  Source:                 m_axi_data_wready
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/data_m_axi_U/bus_write/wreq_throttle/rs_req/data_p2_reg[43]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.927ns  (logic 0.308ns (15.985%)  route 1.619ns (84.015%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.021ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  m_axi_data_wready (IN)
                         net (fo=2, unset)            0.000     0.000    bd_0_i/hls_inst/inst/data_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/m_axi_data_WREADY
    SLICE_X50Y81         LUT5 (Prop_G6LUT_SLICEM_I4_O)
                                                      0.037     0.037 r  bd_0_i/hls_inst/inst/data_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/last_cnt[4]_i_3/O
                         net (fo=6, routed)           0.110     0.147    bd_0_i/hls_inst/inst/data_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/p_8_in
    SLICE_X50Y82         LUT6 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.125     0.272 r  bd_0_i/hls_inst/inst/data_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/state[0]_i_3/O
                         net (fo=11, routed)          0.703     0.975    bd_0_i/hls_inst/inst/data_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/req_en__0
    SLICE_X52Y134        LUT3 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.146     1.121 r  bd_0_i/hls_inst/inst/data_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/data_p2[67]_i_1/O
                         net (fo=65, routed)          0.806     1.927    bd_0_i/hls_inst/inst/data_m_axi_U/bus_write/wreq_throttle/rs_req/E[0]
    SLICE_X49Y145        FDRE                                         r  bd_0_i/hls_inst/inst/data_m_axi_U/bus_write/wreq_throttle/rs_req/data_p2_reg[43]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3221, unset)         0.021     0.021    bd_0_i/hls_inst/inst/data_m_axi_U/bus_write/wreq_throttle/rs_req/ap_clk
    SLICE_X49Y145        FDRE                                         r  bd_0_i/hls_inst/inst/data_m_axi_U/bus_write/wreq_throttle/rs_req/data_p2_reg[43]/C

Slack:                    inf
  Source:                 m_axi_data_wready
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/data_m_axi_U/bus_write/wreq_throttle/rs_req/data_p2_reg[45]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.927ns  (logic 0.308ns (15.985%)  route 1.619ns (84.015%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.021ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  m_axi_data_wready (IN)
                         net (fo=2, unset)            0.000     0.000    bd_0_i/hls_inst/inst/data_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/m_axi_data_WREADY
    SLICE_X50Y81         LUT5 (Prop_G6LUT_SLICEM_I4_O)
                                                      0.037     0.037 r  bd_0_i/hls_inst/inst/data_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/last_cnt[4]_i_3/O
                         net (fo=6, routed)           0.110     0.147    bd_0_i/hls_inst/inst/data_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/p_8_in
    SLICE_X50Y82         LUT6 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.125     0.272 r  bd_0_i/hls_inst/inst/data_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/state[0]_i_3/O
                         net (fo=11, routed)          0.703     0.975    bd_0_i/hls_inst/inst/data_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/req_en__0
    SLICE_X52Y134        LUT3 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.146     1.121 r  bd_0_i/hls_inst/inst/data_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/data_p2[67]_i_1/O
                         net (fo=65, routed)          0.806     1.927    bd_0_i/hls_inst/inst/data_m_axi_U/bus_write/wreq_throttle/rs_req/E[0]
    SLICE_X49Y145        FDRE                                         r  bd_0_i/hls_inst/inst/data_m_axi_U/bus_write/wreq_throttle/rs_req/data_p2_reg[45]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3221, unset)         0.021     0.021    bd_0_i/hls_inst/inst/data_m_axi_U/bus_write/wreq_throttle/rs_req/ap_clk
    SLICE_X49Y145        FDRE                                         r  bd_0_i/hls_inst/inst/data_m_axi_U/bus_write/wreq_throttle/rs_req/data_p2_reg[45]/C

Slack:                    inf
  Source:                 m_axi_data_arready
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/data_m_axi_U/bus_read/rs_rreq/data_p1_reg[52]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.888ns  (logic 0.225ns (11.915%)  route 1.663ns (88.085%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.021ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  m_axi_data_arready (IN)
                         net (fo=9, unset)            0.000     0.000    bd_0_i/hls_inst/inst/data_m_axi_U/bus_read/fifo_rctl/m_axi_data_ARREADY
    SLICE_X57Y131        LUT6 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.124     0.124 r  bd_0_i/hls_inst/inst/data_m_axi_U/bus_read/fifo_rctl/sect_len_buf[8]_i_1/O
                         net (fo=76, routed)          0.263     0.387    bd_0_i/hls_inst/inst/data_m_axi_U/bus_read/fifo_rctl/p_14_in
    SLICE_X58Y134        LUT4 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.066     0.453 r  bd_0_i/hls_inst/inst/data_m_axi_U/bus_read/fifo_rctl/start_addr[63]_i_1/O
                         net (fo=182, routed)         0.522     0.975    bd_0_i/hls_inst/inst/data_m_axi_U/bus_read/rs_rreq/next_rreq
    SLICE_X62Y135        LUT4 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.035     1.010 r  bd_0_i/hls_inst/inst/data_m_axi_U/bus_read/rs_rreq/data_p1[95]_i_1__0/O
                         net (fo=63, routed)          0.878     1.888    bd_0_i/hls_inst/inst/data_m_axi_U/bus_read/rs_rreq/load_p1
    SLICE_X63Y146        FDRE                                         r  bd_0_i/hls_inst/inst/data_m_axi_U/bus_read/rs_rreq/data_p1_reg[52]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3221, unset)         0.021     0.021    bd_0_i/hls_inst/inst/data_m_axi_U/bus_read/rs_rreq/ap_clk
    SLICE_X63Y146        FDRE                                         r  bd_0_i/hls_inst/inst/data_m_axi_U/bus_read/rs_rreq/data_p1_reg[52]/C

Slack:                    inf
  Source:                 m_axi_data_arready
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/data_m_axi_U/bus_read/rs_rreq/data_p1_reg[53]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.888ns  (logic 0.225ns (11.915%)  route 1.663ns (88.085%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.021ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  m_axi_data_arready (IN)
                         net (fo=9, unset)            0.000     0.000    bd_0_i/hls_inst/inst/data_m_axi_U/bus_read/fifo_rctl/m_axi_data_ARREADY
    SLICE_X57Y131        LUT6 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.124     0.124 r  bd_0_i/hls_inst/inst/data_m_axi_U/bus_read/fifo_rctl/sect_len_buf[8]_i_1/O
                         net (fo=76, routed)          0.263     0.387    bd_0_i/hls_inst/inst/data_m_axi_U/bus_read/fifo_rctl/p_14_in
    SLICE_X58Y134        LUT4 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.066     0.453 r  bd_0_i/hls_inst/inst/data_m_axi_U/bus_read/fifo_rctl/start_addr[63]_i_1/O
                         net (fo=182, routed)         0.522     0.975    bd_0_i/hls_inst/inst/data_m_axi_U/bus_read/rs_rreq/next_rreq
    SLICE_X62Y135        LUT4 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.035     1.010 r  bd_0_i/hls_inst/inst/data_m_axi_U/bus_read/rs_rreq/data_p1[95]_i_1__0/O
                         net (fo=63, routed)          0.878     1.888    bd_0_i/hls_inst/inst/data_m_axi_U/bus_read/rs_rreq/load_p1
    SLICE_X63Y146        FDRE                                         r  bd_0_i/hls_inst/inst/data_m_axi_U/bus_read/rs_rreq/data_p1_reg[53]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3221, unset)         0.021     0.021    bd_0_i/hls_inst/inst/data_m_axi_U/bus_read/rs_rreq/ap_clk
    SLICE_X63Y146        FDRE                                         r  bd_0_i/hls_inst/inst/data_m_axi_U/bus_read/rs_rreq/data_p1_reg[53]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 s_axi_control_wdata[1]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/control_s_axi_U/int_ier_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.007ns  (logic 0.000ns (0.000%)  route 0.007ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  s_axi_control_wdata[1] (IN)
                         net (fo=5, unset)            0.007     0.007    bd_0_i/hls_inst/inst/control_s_axi_U/s_axi_control_WDATA[1]
    SLICE_X55Y131        FDRE                                         r  bd_0_i/hls_inst/inst/control_s_axi_U/int_ier_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3221, unset)         0.018     0.018    bd_0_i/hls_inst/inst/control_s_axi_U/ap_clk
    SLICE_X55Y131        FDRE                                         r  bd_0_i/hls_inst/inst/control_s_axi_U/int_ier_reg[1]/C

Slack:                    inf
  Source:                 m_axi_data_rdata[0]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/data_m_axi_U/bus_read/rs_rdata/data_p2_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.007ns  (logic 0.000ns (0.000%)  route 0.007ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  m_axi_data_rdata[0] (IN)
                         net (fo=1, unset)            0.007     0.007    bd_0_i/hls_inst/inst/data_m_axi_U/bus_read/rs_rdata/data_p2_reg[64]_0[0]
    SLICE_X51Y85         FDRE                                         r  bd_0_i/hls_inst/inst/data_m_axi_U/bus_read/rs_rdata/data_p2_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3221, unset)         0.019     0.019    bd_0_i/hls_inst/inst/data_m_axi_U/bus_read/rs_rdata/ap_clk
    SLICE_X51Y85         FDRE                                         r  bd_0_i/hls_inst/inst/data_m_axi_U/bus_read/rs_rdata/data_p2_reg[0]/C

Slack:                    inf
  Source:                 m_axi_data_rdata[13]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/data_m_axi_U/bus_read/rs_rdata/data_p2_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.007ns  (logic 0.000ns (0.000%)  route 0.007ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  m_axi_data_rdata[13] (IN)
                         net (fo=1, unset)            0.007     0.007    bd_0_i/hls_inst/inst/data_m_axi_U/bus_read/rs_rdata/data_p2_reg[64]_0[13]
    SLICE_X55Y89         FDRE                                         r  bd_0_i/hls_inst/inst/data_m_axi_U/bus_read/rs_rdata/data_p2_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3221, unset)         0.018     0.018    bd_0_i/hls_inst/inst/data_m_axi_U/bus_read/rs_rdata/ap_clk
    SLICE_X55Y89         FDRE                                         r  bd_0_i/hls_inst/inst/data_m_axi_U/bus_read/rs_rdata/data_p2_reg[13]/C

Slack:                    inf
  Source:                 m_axi_data_rdata[14]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/data_m_axi_U/bus_read/rs_rdata/data_p2_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.007ns  (logic 0.000ns (0.000%)  route 0.007ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  m_axi_data_rdata[14] (IN)
                         net (fo=1, unset)            0.007     0.007    bd_0_i/hls_inst/inst/data_m_axi_U/bus_read/rs_rdata/data_p2_reg[64]_0[14]
    SLICE_X52Y87         FDRE                                         r  bd_0_i/hls_inst/inst/data_m_axi_U/bus_read/rs_rdata/data_p2_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3221, unset)         0.018     0.018    bd_0_i/hls_inst/inst/data_m_axi_U/bus_read/rs_rdata/ap_clk
    SLICE_X52Y87         FDRE                                         r  bd_0_i/hls_inst/inst/data_m_axi_U/bus_read/rs_rdata/data_p2_reg[14]/C

Slack:                    inf
  Source:                 m_axi_data_rdata[15]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/data_m_axi_U/bus_read/rs_rdata/data_p2_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.007ns  (logic 0.000ns (0.000%)  route 0.007ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  m_axi_data_rdata[15] (IN)
                         net (fo=1, unset)            0.007     0.007    bd_0_i/hls_inst/inst/data_m_axi_U/bus_read/rs_rdata/data_p2_reg[64]_0[15]
    SLICE_X55Y89         FDRE                                         r  bd_0_i/hls_inst/inst/data_m_axi_U/bus_read/rs_rdata/data_p2_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3221, unset)         0.018     0.018    bd_0_i/hls_inst/inst/data_m_axi_U/bus_read/rs_rdata/ap_clk
    SLICE_X55Y89         FDRE                                         r  bd_0_i/hls_inst/inst/data_m_axi_U/bus_read/rs_rdata/data_p2_reg[15]/C

Slack:                    inf
  Source:                 m_axi_data_rdata[16]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/data_m_axi_U/bus_read/rs_rdata/data_p2_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.007ns  (logic 0.000ns (0.000%)  route 0.007ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  m_axi_data_rdata[16] (IN)
                         net (fo=1, unset)            0.007     0.007    bd_0_i/hls_inst/inst/data_m_axi_U/bus_read/rs_rdata/data_p2_reg[64]_0[16]
    SLICE_X52Y87         FDRE                                         r  bd_0_i/hls_inst/inst/data_m_axi_U/bus_read/rs_rdata/data_p2_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3221, unset)         0.019     0.019    bd_0_i/hls_inst/inst/data_m_axi_U/bus_read/rs_rdata/ap_clk
    SLICE_X52Y87         FDRE                                         r  bd_0_i/hls_inst/inst/data_m_axi_U/bus_read/rs_rdata/data_p2_reg[16]/C

Slack:                    inf
  Source:                 m_axi_data_rdata[17]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/data_m_axi_U/bus_read/rs_rdata/data_p2_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.007ns  (logic 0.000ns (0.000%)  route 0.007ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  m_axi_data_rdata[17] (IN)
                         net (fo=1, unset)            0.007     0.007    bd_0_i/hls_inst/inst/data_m_axi_U/bus_read/rs_rdata/data_p2_reg[64]_0[17]
    SLICE_X52Y87         FDRE                                         r  bd_0_i/hls_inst/inst/data_m_axi_U/bus_read/rs_rdata/data_p2_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3221, unset)         0.018     0.018    bd_0_i/hls_inst/inst/data_m_axi_U/bus_read/rs_rdata/ap_clk
    SLICE_X52Y87         FDRE                                         r  bd_0_i/hls_inst/inst/data_m_axi_U/bus_read/rs_rdata/data_p2_reg[17]/C

Slack:                    inf
  Source:                 m_axi_data_rdata[19]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/data_m_axi_U/bus_read/rs_rdata/data_p2_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.007ns  (logic 0.000ns (0.000%)  route 0.007ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  m_axi_data_rdata[19] (IN)
                         net (fo=1, unset)            0.007     0.007    bd_0_i/hls_inst/inst/data_m_axi_U/bus_read/rs_rdata/data_p2_reg[64]_0[19]
    SLICE_X53Y88         FDRE                                         r  bd_0_i/hls_inst/inst/data_m_axi_U/bus_read/rs_rdata/data_p2_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3221, unset)         0.019     0.019    bd_0_i/hls_inst/inst/data_m_axi_U/bus_read/rs_rdata/ap_clk
    SLICE_X53Y88         FDRE                                         r  bd_0_i/hls_inst/inst/data_m_axi_U/bus_read/rs_rdata/data_p2_reg[19]/C

Slack:                    inf
  Source:                 m_axi_data_rdata[1]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/data_m_axi_U/bus_read/rs_rdata/data_p2_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.007ns  (logic 0.000ns (0.000%)  route 0.007ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  m_axi_data_rdata[1] (IN)
                         net (fo=1, unset)            0.007     0.007    bd_0_i/hls_inst/inst/data_m_axi_U/bus_read/rs_rdata/data_p2_reg[64]_0[1]
    SLICE_X52Y87         FDRE                                         r  bd_0_i/hls_inst/inst/data_m_axi_U/bus_read/rs_rdata/data_p2_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3221, unset)         0.019     0.019    bd_0_i/hls_inst/inst/data_m_axi_U/bus_read/rs_rdata/ap_clk
    SLICE_X52Y87         FDRE                                         r  bd_0_i/hls_inst/inst/data_m_axi_U/bus_read/rs_rdata/data_p2_reg[1]/C

Slack:                    inf
  Source:                 m_axi_data_rdata[20]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/data_m_axi_U/bus_read/rs_rdata/data_p2_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.007ns  (logic 0.000ns (0.000%)  route 0.007ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  m_axi_data_rdata[20] (IN)
                         net (fo=1, unset)            0.007     0.007    bd_0_i/hls_inst/inst/data_m_axi_U/bus_read/rs_rdata/data_p2_reg[64]_0[20]
    SLICE_X53Y84         FDRE                                         r  bd_0_i/hls_inst/inst/data_m_axi_U/bus_read/rs_rdata/data_p2_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3221, unset)         0.019     0.019    bd_0_i/hls_inst/inst/data_m_axi_U/bus_read/rs_rdata/ap_clk
    SLICE_X53Y84         FDRE                                         r  bd_0_i/hls_inst/inst/data_m_axi_U/bus_read/rs_rdata/data_p2_reg[20]/C





