Warning (10268): Verilog HDL information at Reg_Shift.v(10): always construct contains both blocking and non-blocking assignments File: C:/Users/AhmetSalih/Desktop/EE446_Desktop/Reg_Shift.v Line: 10
