#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Mon Jul 31 15:29:34 2023
# Process ID: 20040
# Current directory: C:/Users/mafassi/Desktop/lastMODIF
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent4640 C:\Users\mafassi\Desktop\lastMODIF\Microblaze5.xpr
# Log file: C:/Users/mafassi/Desktop/lastMODIF/vivado.log
# Journal file: C:/Users/mafassi/Desktop/lastMODIF\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/mafassi/Desktop/lastMODIF/Microblaze5.xpr
INFO: [Project 1-313] Project file moved from 'C:/Users/mafassi/Desktop/13MHz_UART - Copie/Working UART at 13Mhz/Microblaze5' since last save.
INFO: [filemgmt 56-1] IP Repository Path: Directory not found as 'C:/Users/mafassi/Desktop/ip_repo/LVDS_Buffer'; using path 'C:/Users/mafassi/Desktop/13MHz_UART - Copie/Working UART at 13Mhz/ip_repo/LVDS_Buffer' instead.
INFO: [filemgmt 56-1] IP Repository Path: Directory not found as 'C:/Users/mafassi/Desktop/ip_repo/uart_axifull_1.0'; using path 'C:/Users/mafassi/Desktop/13MHz_UART - Copie/Working UART at 13Mhz/ip_repo/uart_axifull_1.0' instead.
WARNING: [filemgmt 56-2] IP Repository Path: Could not find the directory 'C:/Users/mafassi/Desktop/ip_repo/my_custom_UART_1.0', nor could it be found using path 'C:/Users/mafassi/Desktop/13MHz_UART - Copie/Working UART at 13Mhz/ip_repo/my_custom_UART_1.0'.
INFO: [filemgmt 56-1] IP Repository Path: Directory not found as 'C:/Downloads/fifo_ip'; using path 'C:/Users/mafassi/Downloads/fifo_ip' instead.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/mafassi/Desktop/13MHz_UART - Copie/Working UART at 13Mhz/ip_repo/LVDS_Buffer'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/mafassi/Desktop/13MHz_UART - Copie/Working UART at 13Mhz/ip_repo/uart_axifull_1.0'.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'c:/Users/mafassi/Desktop/ip_repo/my_custom_UART_1.0'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/mafassi/Downloads/fifo_ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2020.2/data/ip'.
WARNING: [IP_Flow 19-3664] IP 'design_1_uart_axifull_0_3' generated file not found 'c:/Users/mafassi/Desktop/lastMODIF/Microblaze5.gen/sources_1/bd/design_1/ip/design_1_uart_axifull_0_3/design_1_uart_axifull_0_3.dcp'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_uart_axifull_0_3' generated file not found 'c:/Users/mafassi/Desktop/lastMODIF/Microblaze5.gen/sources_1/bd/design_1/ip/design_1_uart_axifull_0_3/design_1_uart_axifull_0_3_stub.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_uart_axifull_0_3' generated file not found 'c:/Users/mafassi/Desktop/lastMODIF/Microblaze5.gen/sources_1/bd/design_1/ip/design_1_uart_axifull_0_3/design_1_uart_axifull_0_3_stub.vhdl'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_uart_axifull_0_3' generated file not found 'c:/Users/mafassi/Desktop/lastMODIF/Microblaze5.gen/sources_1/bd/design_1/ip/design_1_uart_axifull_0_3/design_1_uart_axifull_0_3_sim_netlist.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_uart_axifull_0_3' generated file not found 'c:/Users/mafassi/Desktop/lastMODIF/Microblaze5.gen/sources_1/bd/design_1/ip/design_1_uart_axifull_0_3/design_1_uart_axifull_0_3_sim_netlist.vhdl'. Please regenerate to continue.
open_project: Time (s): cpu = 00:00:15 ; elapsed = 00:00:08 . Memory (MB): peak = 1113.387 ; gain = 0.000
reset_run design_1_uart_axifull_0_3_synth_1
launch_runs design_1_uart_axifull_0_3_synth_1
[Mon Jul 31 15:32:59 2023] Launched design_1_uart_axifull_0_3_synth_1...
Run output will be captured here: C:/Users/mafassi/Desktop/lastMODIF/Microblaze5.runs/design_1_uart_axifull_0_3_synth_1/runme.log
wait_on_run design_1_uart_axifull_0_3_synth_1
[Mon Jul 31 15:32:59 2023] Waiting for design_1_uart_axifull_0_3_synth_1 to finish...
[Mon Jul 31 15:33:05 2023] Waiting for design_1_uart_axifull_0_3_synth_1 to finish...
[Mon Jul 31 15:33:10 2023] Waiting for design_1_uart_axifull_0_3_synth_1 to finish...
[Mon Jul 31 15:33:15 2023] Waiting for design_1_uart_axifull_0_3_synth_1 to finish...

*** Running vivado
    with args -log design_1_uart_axifull_0_3.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_uart_axifull_0_3.tcl



****** Vivado v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source design_1_uart_axifull_0_3.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/mafassi/Desktop/13MHz_UART - Copie/Working UART at 13Mhz/ip_repo/LVDS_Buffer'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/mafassi/Desktop/13MHz_UART - Copie/Working UART at 13Mhz/ip_repo/uart_axifull_1.0'.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'c:/Users/mafassi/Desktop/ip_repo/my_custom_UART_1.0'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/mafassi/Downloads/fifo_ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2020.2/data/ip'.
Command: synth_design -top design_1_uart_axifull_0_3 -part xc7a15tcpg236-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a15t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a15t'
INFO: [Device 21-403] Loading part xc7a15tcpg236-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 14188
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1114.637 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'design_1_uart_axifull_0_3' [c:/Users/mafassi/Desktop/lastMODIF/Microblaze5.gen/sources_1/bd/design_1/ip/design_1_uart_axifull_0_3/synth/design_1_uart_axifull_0_3.vhd:120]
	Parameter C_S00_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S00_AXI_ADDR_WIDTH bound to: 4 - type: integer 
	Parameter C_S01_AXI_ID_WIDTH bound to: 0 - type: integer 
	Parameter C_S01_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S01_AXI_ADDR_WIDTH bound to: 10 - type: integer 
	Parameter C_S01_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter C_S01_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter C_S01_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter C_S01_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter C_S01_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter c_clkfreq bound to: 100000000 - type: integer 
	Parameter c_baudrate bound to: 115200 - type: integer 
	Parameter c_stopbit bound to: 2 - type: integer 
INFO: [Synth 8-3491] module 'uart_axifull_v1_0' declared at 'c:/Users/mafassi/Desktop/lastMODIF/Microblaze5.gen/sources_1/bd/design_1/ipshared/aba7/hdl/uart_axifull_v1_0.vhd:5' bound to instance 'U0' of component 'uart_axifull_v1_0' [c:/Users/mafassi/Desktop/lastMODIF/Microblaze5.gen/sources_1/bd/design_1/ip/design_1_uart_axifull_0_3/synth/design_1_uart_axifull_0_3.vhd:283]
INFO: [Synth 8-638] synthesizing module 'uart_axifull_v1_0' [c:/Users/mafassi/Desktop/lastMODIF/Microblaze5.gen/sources_1/bd/design_1/ipshared/aba7/hdl/uart_axifull_v1_0.vhd:111]
	Parameter c_clkfreq bound to: 100000000 - type: integer 
	Parameter c_baudrate bound to: 115200 - type: integer 
	Parameter c_stopbit bound to: 2 - type: integer 
	Parameter C_S00_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S00_AXI_ADDR_WIDTH bound to: 4 - type: integer 
	Parameter C_S01_AXI_ID_WIDTH bound to: 0 - type: integer 
	Parameter C_S01_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S01_AXI_ADDR_WIDTH bound to: 10 - type: integer 
	Parameter C_S01_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter C_S01_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter C_S01_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter C_S01_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter C_S01_AXI_BUSER_WIDTH bound to: 0 - type: integer 
WARNING: [Synth 8-506] null port 's01_axi_awid' ignored [c:/Users/mafassi/Desktop/lastMODIF/Microblaze5.gen/sources_1/bd/design_1/ipshared/aba7/hdl/uart_axifull_v1_0.vhd:64]
WARNING: [Synth 8-506] null port 's01_axi_awuser' ignored [c:/Users/mafassi/Desktop/lastMODIF/Microblaze5.gen/sources_1/bd/design_1/ipshared/aba7/hdl/uart_axifull_v1_0.vhd:74]
WARNING: [Synth 8-506] null port 's01_axi_wuser' ignored [c:/Users/mafassi/Desktop/lastMODIF/Microblaze5.gen/sources_1/bd/design_1/ipshared/aba7/hdl/uart_axifull_v1_0.vhd:80]
WARNING: [Synth 8-506] null port 's01_axi_bid' ignored [c:/Users/mafassi/Desktop/lastMODIF/Microblaze5.gen/sources_1/bd/design_1/ipshared/aba7/hdl/uart_axifull_v1_0.vhd:83]
WARNING: [Synth 8-506] null port 's01_axi_buser' ignored [c:/Users/mafassi/Desktop/lastMODIF/Microblaze5.gen/sources_1/bd/design_1/ipshared/aba7/hdl/uart_axifull_v1_0.vhd:85]
WARNING: [Synth 8-506] null port 's01_axi_arid' ignored [c:/Users/mafassi/Desktop/lastMODIF/Microblaze5.gen/sources_1/bd/design_1/ipshared/aba7/hdl/uart_axifull_v1_0.vhd:88]
WARNING: [Synth 8-506] null port 's01_axi_aruser' ignored [c:/Users/mafassi/Desktop/lastMODIF/Microblaze5.gen/sources_1/bd/design_1/ipshared/aba7/hdl/uart_axifull_v1_0.vhd:98]
WARNING: [Synth 8-506] null port 's01_axi_rid' ignored [c:/Users/mafassi/Desktop/lastMODIF/Microblaze5.gen/sources_1/bd/design_1/ipshared/aba7/hdl/uart_axifull_v1_0.vhd:101]
WARNING: [Synth 8-506] null port 's01_axi_ruser' ignored [c:/Users/mafassi/Desktop/lastMODIF/Microblaze5.gen/sources_1/bd/design_1/ipshared/aba7/hdl/uart_axifull_v1_0.vhd:105]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'uart_axifull_v1_0_S00_AXI' declared at 'c:/Users/mafassi/Desktop/lastMODIF/Microblaze5.gen/sources_1/bd/design_1/ipshared/aba7/hdl/uart_axifull_v1_0_S00_AXI.vhd:5' bound to instance 'uart_axifull_v1_0_S00_AXI_inst' of component 'uart_axifull_v1_0_S00_AXI' [c:/Users/mafassi/Desktop/lastMODIF/Microblaze5.gen/sources_1/bd/design_1/ipshared/aba7/hdl/uart_axifull_v1_0.vhd:230]
INFO: [Synth 8-638] synthesizing module 'uart_axifull_v1_0_S00_AXI' [c:/Users/mafassi/Desktop/lastMODIF/Microblaze5.gen/sources_1/bd/design_1/ipshared/aba7/hdl/uart_axifull_v1_0_S00_AXI.vhd:90]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-226] default block is never used [c:/Users/mafassi/Desktop/lastMODIF/Microblaze5.gen/sources_1/bd/design_1/ipshared/aba7/hdl/uart_axifull_v1_0_S00_AXI.vhd:233]
INFO: [Synth 8-226] default block is never used [c:/Users/mafassi/Desktop/lastMODIF/Microblaze5.gen/sources_1/bd/design_1/ipshared/aba7/hdl/uart_axifull_v1_0_S00_AXI.vhd:363]
INFO: [Synth 8-256] done synthesizing module 'uart_axifull_v1_0_S00_AXI' (1#1) [c:/Users/mafassi/Desktop/lastMODIF/Microblaze5.gen/sources_1/bd/design_1/ipshared/aba7/hdl/uart_axifull_v1_0_S00_AXI.vhd:90]
	Parameter c_clkfreq bound to: 100000000 - type: integer 
	Parameter c_baudrate bound to: 115200 - type: integer 
	Parameter c_stopbit bound to: 2 - type: integer 
	Parameter C_S_AXI_ID_WIDTH bound to: 0 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 10 - type: integer 
	Parameter C_S_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter C_S_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter C_S_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter C_S_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter C_S_AXI_BUSER_WIDTH bound to: 0 - type: integer 
WARNING: [Synth 8-506] null port 'S_AXI_AWID' ignored [c:/Users/mafassi/Desktop/lastMODIF/Microblaze5.gen/sources_1/bd/design_1/ipshared/aba7/hdl/uart_axifull_v1_0.vhd:180]
WARNING: [Synth 8-506] null port 'S_AXI_AWUSER' ignored [c:/Users/mafassi/Desktop/lastMODIF/Microblaze5.gen/sources_1/bd/design_1/ipshared/aba7/hdl/uart_axifull_v1_0.vhd:190]
WARNING: [Synth 8-506] null port 'S_AXI_WUSER' ignored [c:/Users/mafassi/Desktop/lastMODIF/Microblaze5.gen/sources_1/bd/design_1/ipshared/aba7/hdl/uart_axifull_v1_0.vhd:196]
WARNING: [Synth 8-506] null port 'S_AXI_BID' ignored [c:/Users/mafassi/Desktop/lastMODIF/Microblaze5.gen/sources_1/bd/design_1/ipshared/aba7/hdl/uart_axifull_v1_0.vhd:199]
WARNING: [Synth 8-506] null port 'S_AXI_BUSER' ignored [c:/Users/mafassi/Desktop/lastMODIF/Microblaze5.gen/sources_1/bd/design_1/ipshared/aba7/hdl/uart_axifull_v1_0.vhd:201]
WARNING: [Synth 8-506] null port 'S_AXI_ARID' ignored [c:/Users/mafassi/Desktop/lastMODIF/Microblaze5.gen/sources_1/bd/design_1/ipshared/aba7/hdl/uart_axifull_v1_0.vhd:204]
WARNING: [Synth 8-506] null port 'S_AXI_ARUSER' ignored [c:/Users/mafassi/Desktop/lastMODIF/Microblaze5.gen/sources_1/bd/design_1/ipshared/aba7/hdl/uart_axifull_v1_0.vhd:214]
WARNING: [Synth 8-506] null port 'S_AXI_RID' ignored [c:/Users/mafassi/Desktop/lastMODIF/Microblaze5.gen/sources_1/bd/design_1/ipshared/aba7/hdl/uart_axifull_v1_0.vhd:217]
WARNING: [Synth 8-506] null port 'S_AXI_RUSER' ignored [c:/Users/mafassi/Desktop/lastMODIF/Microblaze5.gen/sources_1/bd/design_1/ipshared/aba7/hdl/uart_axifull_v1_0.vhd:221]
INFO: [Synth 8-3491] module 'uart_axifull_v1_0_S01_AXI' declared at 'c:/Users/mafassi/Desktop/lastMODIF/Microblaze5.gen/sources_1/bd/design_1/ipshared/aba7/hdl/uart_axifull_v1_0_S01_AXI.vhd:5' bound to instance 'uart_axifull_v1_0_S01_AXI_inst' of component 'uart_axifull_v1_0_S01_AXI' [c:/Users/mafassi/Desktop/lastMODIF/Microblaze5.gen/sources_1/bd/design_1/ipshared/aba7/hdl/uart_axifull_v1_0.vhd:265]
INFO: [Synth 8-638] synthesizing module 'uart_axifull_v1_0_S01_AXI' [c:/Users/mafassi/Desktop/lastMODIF/Microblaze5.gen/sources_1/bd/design_1/ipshared/aba7/hdl/uart_axifull_v1_0_S01_AXI.vhd:177]
	Parameter c_clkfreq bound to: 100000000 - type: integer 
	Parameter c_baudrate bound to: 115200 - type: integer 
	Parameter c_stopbit bound to: 2 - type: integer 
	Parameter C_S_AXI_ID_WIDTH bound to: 0 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 10 - type: integer 
	Parameter C_S_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter C_S_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter C_S_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter C_S_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter C_S_AXI_BUSER_WIDTH bound to: 0 - type: integer 
WARNING: [Synth 8-506] null port 'S_AXI_AWID' ignored [c:/Users/mafassi/Desktop/lastMODIF/Microblaze5.gen/sources_1/bd/design_1/ipshared/aba7/hdl/uart_axifull_v1_0_S01_AXI.vhd:49]
WARNING: [Synth 8-506] null port 'S_AXI_AWUSER' ignored [c:/Users/mafassi/Desktop/lastMODIF/Microblaze5.gen/sources_1/bd/design_1/ipshared/aba7/hdl/uart_axifull_v1_0_S01_AXI.vhd:76]
WARNING: [Synth 8-506] null port 'S_AXI_WUSER' ignored [c:/Users/mafassi/Desktop/lastMODIF/Microblaze5.gen/sources_1/bd/design_1/ipshared/aba7/hdl/uart_axifull_v1_0_S01_AXI.vhd:95]
WARNING: [Synth 8-506] null port 'S_AXI_BID' ignored [c:/Users/mafassi/Desktop/lastMODIF/Microblaze5.gen/sources_1/bd/design_1/ipshared/aba7/hdl/uart_axifull_v1_0_S01_AXI.vhd:104]
WARNING: [Synth 8-506] null port 'S_AXI_BUSER' ignored [c:/Users/mafassi/Desktop/lastMODIF/Microblaze5.gen/sources_1/bd/design_1/ipshared/aba7/hdl/uart_axifull_v1_0_S01_AXI.vhd:109]
WARNING: [Synth 8-506] null port 'S_AXI_ARID' ignored [c:/Users/mafassi/Desktop/lastMODIF/Microblaze5.gen/sources_1/bd/design_1/ipshared/aba7/hdl/uart_axifull_v1_0_S01_AXI.vhd:118]
WARNING: [Synth 8-506] null port 'S_AXI_ARUSER' ignored [c:/Users/mafassi/Desktop/lastMODIF/Microblaze5.gen/sources_1/bd/design_1/ipshared/aba7/hdl/uart_axifull_v1_0_S01_AXI.vhd:146]
WARNING: [Synth 8-506] null port 'S_AXI_RID' ignored [c:/Users/mafassi/Desktop/lastMODIF/Microblaze5.gen/sources_1/bd/design_1/ipshared/aba7/hdl/uart_axifull_v1_0_S01_AXI.vhd:157]
WARNING: [Synth 8-506] null port 'S_AXI_RUSER' ignored [c:/Users/mafassi/Desktop/lastMODIF/Microblaze5.gen/sources_1/bd/design_1/ipshared/aba7/hdl/uart_axifull_v1_0_S01_AXI.vhd:167]
WARNING: [Synth 8-6774] Null subtype or type declaration found [c:/Users/mafassi/Desktop/lastMODIF/Microblaze5.gen/sources_1/bd/design_1/ipshared/aba7/hdl/uart_axifull_v1_0_S01_AXI.vhd:184]
WARNING: [Synth 8-6774] Null subtype or type declaration found [c:/Users/mafassi/Desktop/lastMODIF/Microblaze5.gen/sources_1/bd/design_1/ipshared/aba7/hdl/uart_axifull_v1_0_S01_AXI.vhd:191]
	Parameter c_clkfreq bound to: 100000000 - type: integer 
	Parameter c_baudrate bound to: 115200 - type: integer 
	Parameter c_stopbit bound to: 2 - type: integer 
INFO: [Synth 8-3491] module 'uart_tx' declared at 'c:/Users/mafassi/Desktop/lastMODIF/Microblaze5.gen/sources_1/bd/design_1/ipshared/aba7/hdl/uart_tx.vhd:6' bound to instance 'I_UART_TX' of component 'uart_tx' [c:/Users/mafassi/Desktop/lastMODIF/Microblaze5.gen/sources_1/bd/design_1/ipshared/aba7/hdl/uart_axifull_v1_0_S01_AXI.vhd:600]
INFO: [Synth 8-638] synthesizing module 'uart_tx' [c:/Users/mafassi/Desktop/lastMODIF/Microblaze5.gen/sources_1/bd/design_1/ipshared/aba7/hdl/uart_tx.vhd:21]
	Parameter c_clkfreq bound to: 100000000 - type: integer 
	Parameter c_baudrate bound to: 115200 - type: integer 
	Parameter c_stopbit bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'uart_tx' (2#1) [c:/Users/mafassi/Desktop/lastMODIF/Microblaze5.gen/sources_1/bd/design_1/ipshared/aba7/hdl/uart_tx.vhd:21]
INFO: [Synth 8-256] done synthesizing module 'uart_axifull_v1_0_S01_AXI' (3#1) [c:/Users/mafassi/Desktop/lastMODIF/Microblaze5.gen/sources_1/bd/design_1/ipshared/aba7/hdl/uart_axifull_v1_0_S01_AXI.vhd:177]
WARNING: [Synth 8-6778] Component port with null array found, Will be ignored [c:/Users/mafassi/Desktop/lastMODIF/Microblaze5.gen/sources_1/bd/design_1/ipshared/aba7/hdl/uart_axifull_v1_0.vhd:289]
WARNING: [Synth 8-6778] Component port with null array found, Will be ignored [c:/Users/mafassi/Desktop/lastMODIF/Microblaze5.gen/sources_1/bd/design_1/ipshared/aba7/hdl/uart_axifull_v1_0.vhd:300]
WARNING: [Synth 8-6778] Component port with null array found, Will be ignored [c:/Users/mafassi/Desktop/lastMODIF/Microblaze5.gen/sources_1/bd/design_1/ipshared/aba7/hdl/uart_axifull_v1_0.vhd:306]
WARNING: [Synth 8-6778] Component port with null array found, Will be ignored [c:/Users/mafassi/Desktop/lastMODIF/Microblaze5.gen/sources_1/bd/design_1/ipshared/aba7/hdl/uart_axifull_v1_0.vhd:309]
WARNING: [Synth 8-6778] Component port with null array found, Will be ignored [c:/Users/mafassi/Desktop/lastMODIF/Microblaze5.gen/sources_1/bd/design_1/ipshared/aba7/hdl/uart_axifull_v1_0.vhd:311]
WARNING: [Synth 8-6778] Component port with null array found, Will be ignored [c:/Users/mafassi/Desktop/lastMODIF/Microblaze5.gen/sources_1/bd/design_1/ipshared/aba7/hdl/uart_axifull_v1_0.vhd:314]
WARNING: [Synth 8-6778] Component port with null array found, Will be ignored [c:/Users/mafassi/Desktop/lastMODIF/Microblaze5.gen/sources_1/bd/design_1/ipshared/aba7/hdl/uart_axifull_v1_0.vhd:324]
WARNING: [Synth 8-6778] Component port with null array found, Will be ignored [c:/Users/mafassi/Desktop/lastMODIF/Microblaze5.gen/sources_1/bd/design_1/ipshared/aba7/hdl/uart_axifull_v1_0.vhd:327]
WARNING: [Synth 8-6778] Component port with null array found, Will be ignored [c:/Users/mafassi/Desktop/lastMODIF/Microblaze5.gen/sources_1/bd/design_1/ipshared/aba7/hdl/uart_axifull_v1_0.vhd:331]
INFO: [Synth 8-256] done synthesizing module 'uart_axifull_v1_0' (4#1) [c:/Users/mafassi/Desktop/lastMODIF/Microblaze5.gen/sources_1/bd/design_1/ipshared/aba7/hdl/uart_axifull_v1_0.vhd:111]
ERROR: [Synth 8-549] port width mismatch for port 's01_axi_awaddr': port width = 17, actual width = 10 [c:/Users/mafassi/Desktop/lastMODIF/Microblaze5.gen/sources_1/bd/design_1/ip/design_1_uart_axifull_0_3/synth/design_1_uart_axifull_0_3.vhd:283]
ERROR: [Synth 8-549] port width mismatch for port 's01_axi_araddr': port width = 17, actual width = 10 [c:/Users/mafassi/Desktop/lastMODIF/Microblaze5.gen/sources_1/bd/design_1/ip/design_1_uart_axifull_0_3/synth/design_1_uart_axifull_0_3.vhd:283]
ERROR: [Synth 8-285] failed synthesizing module 'design_1_uart_axifull_0_3' [c:/Users/mafassi/Desktop/lastMODIF/Microblaze5.gen/sources_1/bd/design_1/ip/design_1_uart_axifull_0_3/synth/design_1_uart_axifull_0_3.vhd:120]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1155.320 ; gain = 40.684
---------------------------------------------------------------------------------
RTL Elaboration failed
INFO: [Common 17-83] Releasing license: Synthesis
26 Infos, 39 Warnings, 0 Critical Warnings and 4 Errors encountered.
synth_design failed
ERROR: [Common 17-69] Command failed: Synthesis failed - please see the console or run log file for details
INFO: [Common 17-206] Exiting Vivado at Mon Jul 31 15:33:14 2023...
[Mon Jul 31 15:33:15 2023] design_1_uart_axifull_0_3_synth_1 finished
WARNING: [Vivado 12-8222] Failed run(s) : 'design_1_uart_axifull_0_3_synth_1'
wait_on_run: Time (s): cpu = 00:00:02 ; elapsed = 00:00:15 . Memory (MB): peak = 1113.387 ; gain = 0.000
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/mafassi/Desktop/lastMODIF/Microblaze5.srcs/sources_1/bd/design_1/design_1.bd]
launch_runs design_1_uart_axifull_0_3_synth_1
[Mon Jul 31 15:33:15 2023] Launched design_1_uart_axifull_0_3_synth_1...
Run output will be captured here: C:/Users/mafassi/Desktop/lastMODIF/Microblaze5.runs/design_1_uart_axifull_0_3_synth_1/runme.log
wait_on_run design_1_uart_axifull_0_3_synth_1
[Mon Jul 31 15:33:15 2023] Waiting for design_1_uart_axifull_0_3_synth_1 to finish...
[Mon Jul 31 15:33:20 2023] Waiting for design_1_uart_axifull_0_3_synth_1 to finish...
[Mon Jul 31 15:33:25 2023] Waiting for design_1_uart_axifull_0_3_synth_1 to finish...
[Mon Jul 31 15:33:30 2023] Waiting for design_1_uart_axifull_0_3_synth_1 to finish...

*** Running vivado
    with args -log design_1_uart_axifull_0_3.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_uart_axifull_0_3.tcl



****** Vivado v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source design_1_uart_axifull_0_3.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/mafassi/Desktop/13MHz_UART - Copie/Working UART at 13Mhz/ip_repo/LVDS_Buffer'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/mafassi/Desktop/13MHz_UART - Copie/Working UART at 13Mhz/ip_repo/uart_axifull_1.0'.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'c:/Users/mafassi/Desktop/ip_repo/my_custom_UART_1.0'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/mafassi/Downloads/fifo_ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2020.2/data/ip'.
Command: synth_design -top design_1_uart_axifull_0_3 -part xc7a15tcpg236-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a15t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a15t'
INFO: [Device 21-403] Loading part xc7a15tcpg236-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 14188
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1114.637 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'design_1_uart_axifull_0_3' [c:/Users/mafassi/Desktop/lastMODIF/Microblaze5.gen/sources_1/bd/design_1/ip/design_1_uart_axifull_0_3/synth/design_1_uart_axifull_0_3.vhd:120]
	Parameter C_S00_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S00_AXI_ADDR_WIDTH bound to: 4 - type: integer 
	Parameter C_S01_AXI_ID_WIDTH bound to: 0 - type: integer 
	Parameter C_S01_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S01_AXI_ADDR_WIDTH bound to: 10 - type: integer 
	Parameter C_S01_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter C_S01_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter C_S01_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter C_S01_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter C_S01_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter c_clkfreq bound to: 100000000 - type: integer 
	Parameter c_baudrate bound to: 115200 - type: integer 
	Parameter c_stopbit bound to: 2 - type: integer 
INFO: [Synth 8-3491] module 'uart_axifull_v1_0' declared at 'c:/Users/mafassi/Desktop/lastMODIF/Microblaze5.gen/sources_1/bd/design_1/ipshared/aba7/hdl/uart_axifull_v1_0.vhd:5' bound to instance 'U0' of component 'uart_axifull_v1_0' [c:/Users/mafassi/Desktop/lastMODIF/Microblaze5.gen/sources_1/bd/design_1/ip/design_1_uart_axifull_0_3/synth/design_1_uart_axifull_0_3.vhd:283]
INFO: [Synth 8-638] synthesizing module 'uart_axifull_v1_0' [c:/Users/mafassi/Desktop/lastMODIF/Microblaze5.gen/sources_1/bd/design_1/ipshared/aba7/hdl/uart_axifull_v1_0.vhd:111]
	Parameter c_clkfreq bound to: 100000000 - type: integer 
	Parameter c_baudrate bound to: 115200 - type: integer 
	Parameter c_stopbit bound to: 2 - type: integer 
	Parameter C_S00_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S00_AXI_ADDR_WIDTH bound to: 4 - type: integer 
	Parameter C_S01_AXI_ID_WIDTH bound to: 0 - type: integer 
	Parameter C_S01_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S01_AXI_ADDR_WIDTH bound to: 10 - type: integer 
	Parameter C_S01_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter C_S01_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter C_S01_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter C_S01_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter C_S01_AXI_BUSER_WIDTH bound to: 0 - type: integer 
WARNING: [Synth 8-506] null port 's01_axi_awid' ignored [c:/Users/mafassi/Desktop/lastMODIF/Microblaze5.gen/sources_1/bd/design_1/ipshared/aba7/hdl/uart_axifull_v1_0.vhd:64]
WARNING: [Synth 8-506] null port 's01_axi_awuser' ignored [c:/Users/mafassi/Desktop/lastMODIF/Microblaze5.gen/sources_1/bd/design_1/ipshared/aba7/hdl/uart_axifull_v1_0.vhd:74]
WARNING: [Synth 8-506] null port 's01_axi_wuser' ignored [c:/Users/mafassi/Desktop/lastMODIF/Microblaze5.gen/sources_1/bd/design_1/ipshared/aba7/hdl/uart_axifull_v1_0.vhd:80]
WARNING: [Synth 8-506] null port 's01_axi_bid' ignored [c:/Users/mafassi/Desktop/lastMODIF/Microblaze5.gen/sources_1/bd/design_1/ipshared/aba7/hdl/uart_axifull_v1_0.vhd:83]
WARNING: [Synth 8-506] null port 's01_axi_buser' ignored [c:/Users/mafassi/Desktop/lastMODIF/Microblaze5.gen/sources_1/bd/design_1/ipshared/aba7/hdl/uart_axifull_v1_0.vhd:85]
WARNING: [Synth 8-506] null port 's01_axi_arid' ignored [c:/Users/mafassi/Desktop/lastMODIF/Microblaze5.gen/sources_1/bd/design_1/ipshared/aba7/hdl/uart_axifull_v1_0.vhd:88]
WARNING: [Synth 8-506] null port 's01_axi_aruser' ignored [c:/Users/mafassi/Desktop/lastMODIF/Microblaze5.gen/sources_1/bd/design_1/ipshared/aba7/hdl/uart_axifull_v1_0.vhd:98]
WARNING: [Synth 8-506] null port 's01_axi_rid' ignored [c:/Users/mafassi/Desktop/lastMODIF/Microblaze5.gen/sources_1/bd/design_1/ipshared/aba7/hdl/uart_axifull_v1_0.vhd:101]
WARNING: [Synth 8-506] null port 's01_axi_ruser' ignored [c:/Users/mafassi/Desktop/lastMODIF/Microblaze5.gen/sources_1/bd/design_1/ipshared/aba7/hdl/uart_axifull_v1_0.vhd:105]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'uart_axifull_v1_0_S00_AXI' declared at 'c:/Users/mafassi/Desktop/lastMODIF/Microblaze5.gen/sources_1/bd/design_1/ipshared/aba7/hdl/uart_axifull_v1_0_S00_AXI.vhd:5' bound to instance 'uart_axifull_v1_0_S00_AXI_inst' of component 'uart_axifull_v1_0_S00_AXI' [c:/Users/mafassi/Desktop/lastMODIF/Microblaze5.gen/sources_1/bd/design_1/ipshared/aba7/hdl/uart_axifull_v1_0.vhd:230]
INFO: [Synth 8-638] synthesizing module 'uart_axifull_v1_0_S00_AXI' [c:/Users/mafassi/Desktop/lastMODIF/Microblaze5.gen/sources_1/bd/design_1/ipshared/aba7/hdl/uart_axifull_v1_0_S00_AXI.vhd:90]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-226] default block is never used [c:/Users/mafassi/Desktop/lastMODIF/Microblaze5.gen/sources_1/bd/design_1/ipshared/aba7/hdl/uart_axifull_v1_0_S00_AXI.vhd:233]
INFO: [Synth 8-226] default block is never used [c:/Users/mafassi/Desktop/lastMODIF/Microblaze5.gen/sources_1/bd/design_1/ipshared/aba7/hdl/uart_axifull_v1_0_S00_AXI.vhd:363]
INFO: [Synth 8-256] done synthesizing module 'uart_axifull_v1_0_S00_AXI' (1#1) [c:/Users/mafassi/Desktop/lastMODIF/Microblaze5.gen/sources_1/bd/design_1/ipshared/aba7/hdl/uart_axifull_v1_0_S00_AXI.vhd:90]
	Parameter c_clkfreq bound to: 100000000 - type: integer 
	Parameter c_baudrate bound to: 115200 - type: integer 
	Parameter c_stopbit bound to: 2 - type: integer 
	Parameter C_S_AXI_ID_WIDTH bound to: 0 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 10 - type: integer 
	Parameter C_S_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter C_S_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter C_S_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter C_S_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter C_S_AXI_BUSER_WIDTH bound to: 0 - type: integer 
WARNING: [Synth 8-506] null port 'S_AXI_AWID' ignored [c:/Users/mafassi/Desktop/lastMODIF/Microblaze5.gen/sources_1/bd/design_1/ipshared/aba7/hdl/uart_axifull_v1_0.vhd:180]
WARNING: [Synth 8-506] null port 'S_AXI_AWUSER' ignored [c:/Users/mafassi/Desktop/lastMODIF/Microblaze5.gen/sources_1/bd/design_1/ipshared/aba7/hdl/uart_axifull_v1_0.vhd:190]
WARNING: [Synth 8-506] null port 'S_AXI_WUSER' ignored [c:/Users/mafassi/Desktop/lastMODIF/Microblaze5.gen/sources_1/bd/design_1/ipshared/aba7/hdl/uart_axifull_v1_0.vhd:196]
WARNING: [Synth 8-506] null port 'S_AXI_BID' ignored [c:/Users/mafassi/Desktop/lastMODIF/Microblaze5.gen/sources_1/bd/design_1/ipshared/aba7/hdl/uart_axifull_v1_0.vhd:199]
WARNING: [Synth 8-506] null port 'S_AXI_BUSER' ignored [c:/Users/mafassi/Desktop/lastMODIF/Microblaze5.gen/sources_1/bd/design_1/ipshared/aba7/hdl/uart_axifull_v1_0.vhd:201]
WARNING: [Synth 8-506] null port 'S_AXI_ARID' ignored [c:/Users/mafassi/Desktop/lastMODIF/Microblaze5.gen/sources_1/bd/design_1/ipshared/aba7/hdl/uart_axifull_v1_0.vhd:204]
WARNING: [Synth 8-506] null port 'S_AXI_ARUSER' ignored [c:/Users/mafassi/Desktop/lastMODIF/Microblaze5.gen/sources_1/bd/design_1/ipshared/aba7/hdl/uart_axifull_v1_0.vhd:214]
WARNING: [Synth 8-506] null port 'S_AXI_RID' ignored [c:/Users/mafassi/Desktop/lastMODIF/Microblaze5.gen/sources_1/bd/design_1/ipshared/aba7/hdl/uart_axifull_v1_0.vhd:217]
WARNING: [Synth 8-506] null port 'S_AXI_RUSER' ignored [c:/Users/mafassi/Desktop/lastMODIF/Microblaze5.gen/sources_1/bd/design_1/ipshared/aba7/hdl/uart_axifull_v1_0.vhd:221]
INFO: [Synth 8-3491] module 'uart_axifull_v1_0_S01_AXI' declared at 'c:/Users/mafassi/Desktop/lastMODIF/Microblaze5.gen/sources_1/bd/design_1/ipshared/aba7/hdl/uart_axifull_v1_0_S01_AXI.vhd:5' bound to instance 'uart_axifull_v1_0_S01_AXI_inst' of component 'uart_axifull_v1_0_S01_AXI' [c:/Users/mafassi/Desktop/lastMODIF/Microblaze5.gen/sources_1/bd/design_1/ipshared/aba7/hdl/uart_axifull_v1_0.vhd:265]
INFO: [Synth 8-638] synthesizing module 'uart_axifull_v1_0_S01_AXI' [c:/Users/mafassi/Desktop/lastMODIF/Microblaze5.gen/sources_1/bd/design_1/ipshared/aba7/hdl/uart_axifull_v1_0_S01_AXI.vhd:177]
	Parameter c_clkfreq bound to: 100000000 - type: integer 
	Parameter c_baudrate bound to: 115200 - type: integer 
	Parameter c_stopbit bound to: 2 - type: integer 
	Parameter C_S_AXI_ID_WIDTH bound to: 0 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 10 - type: integer 
	Parameter C_S_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter C_S_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter C_S_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter C_S_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter C_S_AXI_BUSER_WIDTH bound to: 0 - type: integer 
WARNING: [Synth 8-506] null port 'S_AXI_AWID' ignored [c:/Users/mafassi/Desktop/lastMODIF/Microblaze5.gen/sources_1/bd/design_1/ipshared/aba7/hdl/uart_axifull_v1_0_S01_AXI.vhd:49]
WARNING: [Synth 8-506] null port 'S_AXI_AWUSER' ignored [c:/Users/mafassi/Desktop/lastMODIF/Microblaze5.gen/sources_1/bd/design_1/ipshared/aba7/hdl/uart_axifull_v1_0_S01_AXI.vhd:76]
WARNING: [Synth 8-506] null port 'S_AXI_WUSER' ignored [c:/Users/mafassi/Desktop/lastMODIF/Microblaze5.gen/sources_1/bd/design_1/ipshared/aba7/hdl/uart_axifull_v1_0_S01_AXI.vhd:95]
WARNING: [Synth 8-506] null port 'S_AXI_BID' ignored [c:/Users/mafassi/Desktop/lastMODIF/Microblaze5.gen/sources_1/bd/design_1/ipshared/aba7/hdl/uart_axifull_v1_0_S01_AXI.vhd:104]
WARNING: [Synth 8-506] null port 'S_AXI_BUSER' ignored [c:/Users/mafassi/Desktop/lastMODIF/Microblaze5.gen/sources_1/bd/design_1/ipshared/aba7/hdl/uart_axifull_v1_0_S01_AXI.vhd:109]
WARNING: [Synth 8-506] null port 'S_AXI_ARID' ignored [c:/Users/mafassi/Desktop/lastMODIF/Microblaze5.gen/sources_1/bd/design_1/ipshared/aba7/hdl/uart_axifull_v1_0_S01_AXI.vhd:118]
WARNING: [Synth 8-506] null port 'S_AXI_ARUSER' ignored [c:/Users/mafassi/Desktop/lastMODIF/Microblaze5.gen/sources_1/bd/design_1/ipshared/aba7/hdl/uart_axifull_v1_0_S01_AXI.vhd:146]
WARNING: [Synth 8-506] null port 'S_AXI_RID' ignored [c:/Users/mafassi/Desktop/lastMODIF/Microblaze5.gen/sources_1/bd/design_1/ipshared/aba7/hdl/uart_axifull_v1_0_S01_AXI.vhd:157]
WARNING: [Synth 8-506] null port 'S_AXI_RUSER' ignored [c:/Users/mafassi/Desktop/lastMODIF/Microblaze5.gen/sources_1/bd/design_1/ipshared/aba7/hdl/uart_axifull_v1_0_S01_AXI.vhd:167]
WARNING: [Synth 8-6774] Null subtype or type declaration found [c:/Users/mafassi/Desktop/lastMODIF/Microblaze5.gen/sources_1/bd/design_1/ipshared/aba7/hdl/uart_axifull_v1_0_S01_AXI.vhd:184]
WARNING: [Synth 8-6774] Null subtype or type declaration found [c:/Users/mafassi/Desktop/lastMODIF/Microblaze5.gen/sources_1/bd/design_1/ipshared/aba7/hdl/uart_axifull_v1_0_S01_AXI.vhd:191]
	Parameter c_clkfreq bound to: 100000000 - type: integer 
	Parameter c_baudrate bound to: 115200 - type: integer 
	Parameter c_stopbit bound to: 2 - type: integer 
INFO: [Synth 8-3491] module 'uart_tx' declared at 'c:/Users/mafassi/Desktop/lastMODIF/Microblaze5.gen/sources_1/bd/design_1/ipshared/aba7/hdl/uart_tx.vhd:6' bound to instance 'I_UART_TX' of component 'uart_tx' [c:/Users/mafassi/Desktop/lastMODIF/Microblaze5.gen/sources_1/bd/design_1/ipshared/aba7/hdl/uart_axifull_v1_0_S01_AXI.vhd:600]
INFO: [Synth 8-638] synthesizing module 'uart_tx' [c:/Users/mafassi/Desktop/lastMODIF/Microblaze5.gen/sources_1/bd/design_1/ipshared/aba7/hdl/uart_tx.vhd:21]
	Parameter c_clkfreq bound to: 100000000 - type: integer 
	Parameter c_baudrate bound to: 115200 - type: integer 
	Parameter c_stopbit bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'uart_tx' (2#1) [c:/Users/mafassi/Desktop/lastMODIF/Microblaze5.gen/sources_1/bd/design_1/ipshared/aba7/hdl/uart_tx.vhd:21]
INFO: [Synth 8-256] done synthesizing module 'uart_axifull_v1_0_S01_AXI' (3#1) [c:/Users/mafassi/Desktop/lastMODIF/Microblaze5.gen/sources_1/bd/design_1/ipshared/aba7/hdl/uart_axifull_v1_0_S01_AXI.vhd:177]
WARNING: [Synth 8-6778] Component port with null array found, Will be ignored [c:/Users/mafassi/Desktop/lastMODIF/Microblaze5.gen/sources_1/bd/design_1/ipshared/aba7/hdl/uart_axifull_v1_0.vhd:289]
WARNING: [Synth 8-6778] Component port with null array found, Will be ignored [c:/Users/mafassi/Desktop/lastMODIF/Microblaze5.gen/sources_1/bd/design_1/ipshared/aba7/hdl/uart_axifull_v1_0.vhd:300]
WARNING: [Synth 8-6778] Component port with null array found, Will be ignored [c:/Users/mafassi/Desktop/lastMODIF/Microblaze5.gen/sources_1/bd/design_1/ipshared/aba7/hdl/uart_axifull_v1_0.vhd:306]
WARNING: [Synth 8-6778] Component port with null array found, Will be ignored [c:/Users/mafassi/Desktop/lastMODIF/Microblaze5.gen/sources_1/bd/design_1/ipshared/aba7/hdl/uart_axifull_v1_0.vhd:309]
WARNING: [Synth 8-6778] Component port with null array found, Will be ignored [c:/Users/mafassi/Desktop/lastMODIF/Microblaze5.gen/sources_1/bd/design_1/ipshared/aba7/hdl/uart_axifull_v1_0.vhd:311]
WARNING: [Synth 8-6778] Component port with null array found, Will be ignored [c:/Users/mafassi/Desktop/lastMODIF/Microblaze5.gen/sources_1/bd/design_1/ipshared/aba7/hdl/uart_axifull_v1_0.vhd:314]
WARNING: [Synth 8-6778] Component port with null array found, Will be ignored [c:/Users/mafassi/Desktop/lastMODIF/Microblaze5.gen/sources_1/bd/design_1/ipshared/aba7/hdl/uart_axifull_v1_0.vhd:324]
WARNING: [Synth 8-6778] Component port with null array found, Will be ignored [c:/Users/mafassi/Desktop/lastMODIF/Microblaze5.gen/sources_1/bd/design_1/ipshared/aba7/hdl/uart_axifull_v1_0.vhd:327]
WARNING: [Synth 8-6778] Component port with null array found, Will be ignored [c:/Users/mafassi/Desktop/lastMODIF/Microblaze5.gen/sources_1/bd/design_1/ipshared/aba7/hdl/uart_axifull_v1_0.vhd:331]
INFO: [Synth 8-256] done synthesizing module 'uart_axifull_v1_0' (4#1) [c:/Users/mafassi/Desktop/lastMODIF/Microblaze5.gen/sources_1/bd/design_1/ipshared/aba7/hdl/uart_axifull_v1_0.vhd:111]
ERROR: [Synth 8-549] port width mismatch for port 's01_axi_awaddr': port width = 17, actual width = 10 [c:/Users/mafassi/Desktop/lastMODIF/Microblaze5.gen/sources_1/bd/design_1/ip/design_1_uart_axifull_0_3/synth/design_1_uart_axifull_0_3.vhd:283]
ERROR: [Synth 8-549] port width mismatch for port 's01_axi_araddr': port width = 17, actual width = 10 [c:/Users/mafassi/Desktop/lastMODIF/Microblaze5.gen/sources_1/bd/design_1/ip/design_1_uart_axifull_0_3/synth/design_1_uart_axifull_0_3.vhd:283]
ERROR: [Synth 8-285] failed synthesizing module 'design_1_uart_axifull_0_3' [c:/Users/mafassi/Desktop/lastMODIF/Microblaze5.gen/sources_1/bd/design_1/ip/design_1_uart_axifull_0_3/synth/design_1_uart_axifull_0_3.vhd:120]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1155.320 ; gain = 40.684
---------------------------------------------------------------------------------
RTL Elaboration failed
INFO: [Common 17-83] Releasing license: Synthesis
26 Infos, 39 Warnings, 0 Critical Warnings and 4 Errors encountered.
synth_design failed
ERROR: [Common 17-69] Command failed: Synthesis failed - please see the console or run log file for details
INFO: [Common 17-206] Exiting Vivado at Mon Jul 31 15:33:14 2023...

*** Running vivado
    with args -log design_1_uart_axifull_0_3.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_uart_axifull_0_3.tcl



****** Vivado v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source design_1_uart_axifull_0_3.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/mafassi/Desktop/13MHz_UART - Copie/Working UART at 13Mhz/ip_repo/LVDS_Buffer'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/mafassi/Desktop/13MHz_UART - Copie/Working UART at 13Mhz/ip_repo/uart_axifull_1.0'.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'c:/Users/mafassi/Desktop/ip_repo/my_custom_UART_1.0'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/mafassi/Downloads/fifo_ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2020.2/data/ip'.
Command: synth_design -top design_1_uart_axifull_0_3 -part xc7a15tcpg236-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a15t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a15t'
INFO: [Device 21-403] Loading part xc7a15tcpg236-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 18292
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1115.215 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'design_1_uart_axifull_0_3' [c:/Users/mafassi/Desktop/lastMODIF/Microblaze5.gen/sources_1/bd/design_1/ip/design_1_uart_axifull_0_3/synth/design_1_uart_axifull_0_3.vhd:120]
	Parameter C_S00_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S00_AXI_ADDR_WIDTH bound to: 4 - type: integer 
	Parameter C_S01_AXI_ID_WIDTH bound to: 0 - type: integer 
	Parameter C_S01_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S01_AXI_ADDR_WIDTH bound to: 10 - type: integer 
	Parameter C_S01_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter C_S01_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter C_S01_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter C_S01_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter C_S01_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter c_clkfreq bound to: 100000000 - type: integer 
	Parameter c_baudrate bound to: 115200 - type: integer 
	Parameter c_stopbit bound to: 2 - type: integer 
INFO: [Synth 8-3491] module 'uart_axifull_v1_0' declared at 'c:/Users/mafassi/Desktop/lastMODIF/Microblaze5.gen/sources_1/bd/design_1/ipshared/aba7/hdl/uart_axifull_v1_0.vhd:5' bound to instance 'U0' of component 'uart_axifull_v1_0' [c:/Users/mafassi/Desktop/lastMODIF/Microblaze5.gen/sources_1/bd/design_1/ip/design_1_uart_axifull_0_3/synth/design_1_uart_axifull_0_3.vhd:283]
INFO: [Synth 8-638] synthesizing module 'uart_axifull_v1_0' [c:/Users/mafassi/Desktop/lastMODIF/Microblaze5.gen/sources_1/bd/design_1/ipshared/aba7/hdl/uart_axifull_v1_0.vhd:111]
	Parameter c_clkfreq bound to: 100000000 - type: integer 
	Parameter c_baudrate bound to: 115200 - type: integer 
	Parameter c_stopbit bound to: 2 - type: integer 
	Parameter C_S00_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S00_AXI_ADDR_WIDTH bound to: 4 - type: integer 
	Parameter C_S01_AXI_ID_WIDTH bound to: 0 - type: integer 
	Parameter C_S01_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S01_AXI_ADDR_WIDTH bound to: 10 - type: integer 
	Parameter C_S01_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter C_S01_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter C_S01_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter C_S01_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter C_S01_AXI_BUSER_WIDTH bound to: 0 - type: integer 
WARNING: [Synth 8-506] null port 's01_axi_awid' ignored [c:/Users/mafassi/Desktop/lastMODIF/Microblaze5.gen/sources_1/bd/design_1/ipshared/aba7/hdl/uart_axifull_v1_0.vhd:64]
WARNING: [Synth 8-506] null port 's01_axi_awuser' ignored [c:/Users/mafassi/Desktop/lastMODIF/Microblaze5.gen/sources_1/bd/design_1/ipshared/aba7/hdl/uart_axifull_v1_0.vhd:74]
WARNING: [Synth 8-506] null port 's01_axi_wuser' ignored [c:/Users/mafassi/Desktop/lastMODIF/Microblaze5.gen/sources_1/bd/design_1/ipshared/aba7/hdl/uart_axifull_v1_0.vhd:80]
WARNING: [Synth 8-506] null port 's01_axi_bid' ignored [c:/Users/mafassi/Desktop/lastMODIF/Microblaze5.gen/sources_1/bd/design_1/ipshared/aba7/hdl/uart_axifull_v1_0.vhd:83]
WARNING: [Synth 8-506] null port 's01_axi_buser' ignored [c:/Users/mafassi/Desktop/lastMODIF/Microblaze5.gen/sources_1/bd/design_1/ipshared/aba7/hdl/uart_axifull_v1_0.vhd:85]
WARNING: [Synth 8-506] null port 's01_axi_arid' ignored [c:/Users/mafassi/Desktop/lastMODIF/Microblaze5.gen/sources_1/bd/design_1/ipshared/aba7/hdl/uart_axifull_v1_0.vhd:88]
WARNING: [Synth 8-506] null port 's01_axi_aruser' ignored [c:/Users/mafassi/Desktop/lastMODIF/Microblaze5.gen/sources_1/bd/design_1/ipshared/aba7/hdl/uart_axifull_v1_0.vhd:98]
WARNING: [Synth 8-506] null port 's01_axi_rid' ignored [c:/Users/mafassi/Desktop/lastMODIF/Microblaze5.gen/sources_1/bd/design_1/ipshared/aba7/hdl/uart_axifull_v1_0.vhd:101]
WARNING: [Synth 8-506] null port 's01_axi_ruser' ignored [c:/Users/mafassi/Desktop/lastMODIF/Microblaze5.gen/sources_1/bd/design_1/ipshared/aba7/hdl/uart_axifull_v1_0.vhd:105]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'uart_axifull_v1_0_S00_AXI' declared at 'c:/Users/mafassi/Desktop/lastMODIF/Microblaze5.gen/sources_1/bd/design_1/ipshared/aba7/hdl/uart_axifull_v1_0_S00_AXI.vhd:5' bound to instance 'uart_axifull_v1_0_S00_AXI_inst' of component 'uart_axifull_v1_0_S00_AXI' [c:/Users/mafassi/Desktop/lastMODIF/Microblaze5.gen/sources_1/bd/design_1/ipshared/aba7/hdl/uart_axifull_v1_0.vhd:230]
INFO: [Synth 8-638] synthesizing module 'uart_axifull_v1_0_S00_AXI' [c:/Users/mafassi/Desktop/lastMODIF/Microblaze5.gen/sources_1/bd/design_1/ipshared/aba7/hdl/uart_axifull_v1_0_S00_AXI.vhd:90]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-226] default block is never used [c:/Users/mafassi/Desktop/lastMODIF/Microblaze5.gen/sources_1/bd/design_1/ipshared/aba7/hdl/uart_axifull_v1_0_S00_AXI.vhd:233]
INFO: [Synth 8-226] default block is never used [c:/Users/mafassi/Desktop/lastMODIF/Microblaze5.gen/sources_1/bd/design_1/ipshared/aba7/hdl/uart_axifull_v1_0_S00_AXI.vhd:363]
INFO: [Synth 8-256] done synthesizing module 'uart_axifull_v1_0_S00_AXI' (1#1) [c:/Users/mafassi/Desktop/lastMODIF/Microblaze5.gen/sources_1/bd/design_1/ipshared/aba7/hdl/uart_axifull_v1_0_S00_AXI.vhd:90]
	Parameter c_clkfreq bound to: 100000000 - type: integer 
	Parameter c_baudrate bound to: 115200 - type: integer 
	Parameter c_stopbit bound to: 2 - type: integer 
	Parameter C_S_AXI_ID_WIDTH bound to: 0 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 10 - type: integer 
	Parameter C_S_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter C_S_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter C_S_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter C_S_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter C_S_AXI_BUSER_WIDTH bound to: 0 - type: integer 
WARNING: [Synth 8-506] null port 'S_AXI_AWID' ignored [c:/Users/mafassi/Desktop/lastMODIF/Microblaze5.gen/sources_1/bd/design_1/ipshared/aba7/hdl/uart_axifull_v1_0.vhd:180]
WARNING: [Synth 8-506] null port 'S_AXI_AWUSER' ignored [c:/Users/mafassi/Desktop/lastMODIF/Microblaze5.gen/sources_1/bd/design_1/ipshared/aba7/hdl/uart_axifull_v1_0.vhd:190]
WARNING: [Synth 8-506] null port 'S_AXI_WUSER' ignored [c:/Users/mafassi/Desktop/lastMODIF/Microblaze5.gen/sources_1/bd/design_1/ipshared/aba7/hdl/uart_axifull_v1_0.vhd:196]
WARNING: [Synth 8-506] null port 'S_AXI_BID' ignored [c:/Users/mafassi/Desktop/lastMODIF/Microblaze5.gen/sources_1/bd/design_1/ipshared/aba7/hdl/uart_axifull_v1_0.vhd:199]
WARNING: [Synth 8-506] null port 'S_AXI_BUSER' ignored [c:/Users/mafassi/Desktop/lastMODIF/Microblaze5.gen/sources_1/bd/design_1/ipshared/aba7/hdl/uart_axifull_v1_0.vhd:201]
WARNING: [Synth 8-506] null port 'S_AXI_ARID' ignored [c:/Users/mafassi/Desktop/lastMODIF/Microblaze5.gen/sources_1/bd/design_1/ipshared/aba7/hdl/uart_axifull_v1_0.vhd:204]
WARNING: [Synth 8-506] null port 'S_AXI_ARUSER' ignored [c:/Users/mafassi/Desktop/lastMODIF/Microblaze5.gen/sources_1/bd/design_1/ipshared/aba7/hdl/uart_axifull_v1_0.vhd:214]
WARNING: [Synth 8-506] null port 'S_AXI_RID' ignored [c:/Users/mafassi/Desktop/lastMODIF/Microblaze5.gen/sources_1/bd/design_1/ipshared/aba7/hdl/uart_axifull_v1_0.vhd:217]
WARNING: [Synth 8-506] null port 'S_AXI_RUSER' ignored [c:/Users/mafassi/Desktop/lastMODIF/Microblaze5.gen/sources_1/bd/design_1/ipshared/aba7/hdl/uart_axifull_v1_0.vhd:221]
INFO: [Synth 8-3491] module 'uart_axifull_v1_0_S01_AXI' declared at 'c:/Users/mafassi/Desktop/lastMODIF/Microblaze5.gen/sources_1/bd/design_1/ipshared/aba7/hdl/uart_axifull_v1_0_S01_AXI.vhd:5' bound to instance 'uart_axifull_v1_0_S01_AXI_inst' of component 'uart_axifull_v1_0_S01_AXI' [c:/Users/mafassi/Desktop/lastMODIF/Microblaze5.gen/sources_1/bd/design_1/ipshared/aba7/hdl/uart_axifull_v1_0.vhd:265]
INFO: [Synth 8-638] synthesizing module 'uart_axifull_v1_0_S01_AXI' [c:/Users/mafassi/Desktop/lastMODIF/Microblaze5.gen/sources_1/bd/design_1/ipshared/aba7/hdl/uart_axifull_v1_0_S01_AXI.vhd:177]
	Parameter c_clkfreq bound to: 100000000 - type: integer 
	Parameter c_baudrate bound to: 115200 - type: integer 
	Parameter c_stopbit bound to: 2 - type: integer 
	Parameter C_S_AXI_ID_WIDTH bound to: 0 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 10 - type: integer 
	Parameter C_S_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter C_S_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter C_S_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter C_S_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter C_S_AXI_BUSER_WIDTH bound to: 0 - type: integer 
WARNING: [Synth 8-506] null port 'S_AXI_AWID' ignored [c:/Users/mafassi/Desktop/lastMODIF/Microblaze5.gen/sources_1/bd/design_1/ipshared/aba7/hdl/uart_axifull_v1_0_S01_AXI.vhd:49]
WARNING: [Synth 8-506] null port 'S_AXI_AWUSER' ignored [c:/Users/mafassi/Desktop/lastMODIF/Microblaze5.gen/sources_1/bd/design_1/ipshared/aba7/hdl/uart_axifull_v1_0_S01_AXI.vhd:76]
WARNING: [Synth 8-506] null port 'S_AXI_WUSER' ignored [c:/Users/mafassi/Desktop/lastMODIF/Microblaze5.gen/sources_1/bd/design_1/ipshared/aba7/hdl/uart_axifull_v1_0_S01_AXI.vhd:95]
WARNING: [Synth 8-506] null port 'S_AXI_BID' ignored [c:/Users/mafassi/Desktop/lastMODIF/Microblaze5.gen/sources_1/bd/design_1/ipshared/aba7/hdl/uart_axifull_v1_0_S01_AXI.vhd:104]
WARNING: [Synth 8-506] null port 'S_AXI_BUSER' ignored [c:/Users/mafassi/Desktop/lastMODIF/Microblaze5.gen/sources_1/bd/design_1/ipshared/aba7/hdl/uart_axifull_v1_0_S01_AXI.vhd:109]
WARNING: [Synth 8-506] null port 'S_AXI_ARID' ignored [c:/Users/mafassi/Desktop/lastMODIF/Microblaze5.gen/sources_1/bd/design_1/ipshared/aba7/hdl/uart_axifull_v1_0_S01_AXI.vhd:118]
WARNING: [Synth 8-506] null port 'S_AXI_ARUSER' ignored [c:/Users/mafassi/Desktop/lastMODIF/Microblaze5.gen/sources_1/bd/design_1/ipshared/aba7/hdl/uart_axifull_v1_0_S01_AXI.vhd:146]
WARNING: [Synth 8-506] null port 'S_AXI_RID' ignored [c:/Users/mafassi/Desktop/lastMODIF/Microblaze5.gen/sources_1/bd/design_1/ipshared/aba7/hdl/uart_axifull_v1_0_S01_AXI.vhd:157]
WARNING: [Synth 8-506] null port 'S_AXI_RUSER' ignored [c:/Users/mafassi/Desktop/lastMODIF/Microblaze5.gen/sources_1/bd/design_1/ipshared/aba7/hdl/uart_axifull_v1_0_S01_AXI.vhd:167]
WARNING: [Synth 8-6774] Null subtype or type declaration found [c:/Users/mafassi/Desktop/lastMODIF/Microblaze5.gen/sources_1/bd/design_1/ipshared/aba7/hdl/uart_axifull_v1_0_S01_AXI.vhd:184]
WARNING: [Synth 8-6774] Null subtype or type declaration found [c:/Users/mafassi/Desktop/lastMODIF/Microblaze5.gen/sources_1/bd/design_1/ipshared/aba7/hdl/uart_axifull_v1_0_S01_AXI.vhd:191]
	Parameter c_clkfreq bound to: 100000000 - type: integer 
	Parameter c_baudrate bound to: 115200 - type: integer 
	Parameter c_stopbit bound to: 2 - type: integer 
INFO: [Synth 8-3491] module 'uart_tx' declared at 'c:/Users/mafassi/Desktop/lastMODIF/Microblaze5.gen/sources_1/bd/design_1/ipshared/aba7/hdl/uart_tx.vhd:6' bound to instance 'I_UART_TX' of component 'uart_tx' [c:/Users/mafassi/Desktop/lastMODIF/Microblaze5.gen/sources_1/bd/design_1/ipshared/aba7/hdl/uart_axifull_v1_0_S01_AXI.vhd:600]
INFO: [Synth 8-638] synthesizing module 'uart_tx' [c:/Users/mafassi/Desktop/lastMODIF/Microblaze5.gen/sources_1/bd/design_1/ipshared/aba7/hdl/uart_tx.vhd:21]
	Parameter c_clkfreq bound to: 100000000 - type: integer 
	Parameter c_baudrate bound to: 115200 - type: integer 
	Parameter c_stopbit bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'uart_tx' (2#1) [c:/Users/mafassi/Desktop/lastMODIF/Microblaze5.gen/sources_1/bd/design_1/ipshared/aba7/hdl/uart_tx.vhd:21]
INFO: [Synth 8-256] done synthesizing module 'uart_axifull_v1_0_S01_AXI' (3#1) [c:/Users/mafassi/Desktop/lastMODIF/Microblaze5.gen/sources_1/bd/design_1/ipshared/aba7/hdl/uart_axifull_v1_0_S01_AXI.vhd:177]
WARNING: [Synth 8-6778] Component port with null array found, Will be ignored [c:/Users/mafassi/Desktop/lastMODIF/Microblaze5.gen/sources_1/bd/design_1/ipshared/aba7/hdl/uart_axifull_v1_0.vhd:289]
WARNING: [Synth 8-6778] Component port with null array found, Will be ignored [c:/Users/mafassi/Desktop/lastMODIF/Microblaze5.gen/sources_1/bd/design_1/ipshared/aba7/hdl/uart_axifull_v1_0.vhd:300]
WARNING: [Synth 8-6778] Component port with null array found, Will be ignored [c:/Users/mafassi/Desktop/lastMODIF/Microblaze5.gen/sources_1/bd/design_1/ipshared/aba7/hdl/uart_axifull_v1_0.vhd:306]
WARNING: [Synth 8-6778] Component port with null array found, Will be ignored [c:/Users/mafassi/Desktop/lastMODIF/Microblaze5.gen/sources_1/bd/design_1/ipshared/aba7/hdl/uart_axifull_v1_0.vhd:309]
WARNING: [Synth 8-6778] Component port with null array found, Will be ignored [c:/Users/mafassi/Desktop/lastMODIF/Microblaze5.gen/sources_1/bd/design_1/ipshared/aba7/hdl/uart_axifull_v1_0.vhd:311]
WARNING: [Synth 8-6778] Component port with null array found, Will be ignored [c:/Users/mafassi/Desktop/lastMODIF/Microblaze5.gen/sources_1/bd/design_1/ipshared/aba7/hdl/uart_axifull_v1_0.vhd:314]
WARNING: [Synth 8-6778] Component port with null array found, Will be ignored [c:/Users/mafassi/Desktop/lastMODIF/Microblaze5.gen/sources_1/bd/design_1/ipshared/aba7/hdl/uart_axifull_v1_0.vhd:324]
WARNING: [Synth 8-6778] Component port with null array found, Will be ignored [c:/Users/mafassi/Desktop/lastMODIF/Microblaze5.gen/sources_1/bd/design_1/ipshared/aba7/hdl/uart_axifull_v1_0.vhd:327]
WARNING: [Synth 8-6778] Component port with null array found, Will be ignored [c:/Users/mafassi/Desktop/lastMODIF/Microblaze5.gen/sources_1/bd/design_1/ipshared/aba7/hdl/uart_axifull_v1_0.vhd:331]
INFO: [Synth 8-256] done synthesizing module 'uart_axifull_v1_0' (4#1) [c:/Users/mafassi/Desktop/lastMODIF/Microblaze5.gen/sources_1/bd/design_1/ipshared/aba7/hdl/uart_axifull_v1_0.vhd:111]
ERROR: [Synth 8-549] port width mismatch for port 's01_axi_awaddr': port width = 17, actual width = 10 [c:/Users/mafassi/Desktop/lastMODIF/Microblaze5.gen/sources_1/bd/design_1/ip/design_1_uart_axifull_0_3/synth/design_1_uart_axifull_0_3.vhd:283]
ERROR: [Synth 8-549] port width mismatch for port 's01_axi_araddr': port width = 17, actual width = 10 [c:/Users/mafassi/Desktop/lastMODIF/Microblaze5.gen/sources_1/bd/design_1/ip/design_1_uart_axifull_0_3/synth/design_1_uart_axifull_0_3.vhd:283]
ERROR: [Synth 8-285] failed synthesizing module 'design_1_uart_axifull_0_3' [c:/Users/mafassi/Desktop/lastMODIF/Microblaze5.gen/sources_1/bd/design_1/ip/design_1_uart_axifull_0_3/synth/design_1_uart_axifull_0_3.vhd:120]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1155.355 ; gain = 40.141
---------------------------------------------------------------------------------
RTL Elaboration failed
INFO: [Common 17-83] Releasing license: Synthesis
26 Infos, 39 Warnings, 0 Critical Warnings and 4 Errors encountered.
synth_design failed
ERROR: [Common 17-69] Command failed: Synthesis failed - please see the console or run log file for details
INFO: [Common 17-206] Exiting Vivado at Mon Jul 31 15:33:34 2023...
[Mon Jul 31 15:33:36 2023] design_1_uart_axifull_0_3_synth_1 finished
WARNING: [Vivado 12-8222] Failed run(s) : 'design_1_uart_axifull_0_3_synth_1'
wait_on_run: Time (s): cpu = 00:00:01 ; elapsed = 00:00:20 . Memory (MB): peak = 1113.387 ; gain = 0.000
synth_design -rtl -rtl_skip_mlo -name rtl_1
Command: synth_design -rtl -rtl_skip_mlo -name rtl_1
Starting synth_design
Using part: xc7a15tcpg236-1
Top: design_1_wrapper
INFO: [Device 21-403] Loading part xc7a15tcpg236-1
1 Infos, 0 Warnings, 0 Critical Warnings and 1 Errors encountered.
synth_design failed
ERROR: [Runs 36-527] DCP does not exist: c:/Users/mafassi/Desktop/lastMODIF/Microblaze5.gen/sources_1/bd/design_1/ip/design_1_uart_axifull_0_3/design_1_uart_axifull_0_3.dcp
reset_run design_1_uart_axifull_0_3_synth_1
launch_runs design_1_uart_axifull_0_3_synth_1
[Mon Jul 31 15:57:10 2023] Launched design_1_uart_axifull_0_3_synth_1...
Run output will be captured here: C:/Users/mafassi/Desktop/lastMODIF/Microblaze5.runs/design_1_uart_axifull_0_3_synth_1/runme.log
wait_on_run design_1_uart_axifull_0_3_synth_1
[Mon Jul 31 15:57:10 2023] Waiting for design_1_uart_axifull_0_3_synth_1 to finish...
[Mon Jul 31 15:57:15 2023] Waiting for design_1_uart_axifull_0_3_synth_1 to finish...
[Mon Jul 31 15:57:20 2023] Waiting for design_1_uart_axifull_0_3_synth_1 to finish...
[Mon Jul 31 15:57:25 2023] Waiting for design_1_uart_axifull_0_3_synth_1 to finish...

*** Running vivado
    with args -log design_1_uart_axifull_0_3.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_uart_axifull_0_3.tcl



****** Vivado v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source design_1_uart_axifull_0_3.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/mafassi/Desktop/13MHz_UART - Copie/Working UART at 13Mhz/ip_repo/LVDS_Buffer'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/mafassi/Desktop/13MHz_UART - Copie/Working UART at 13Mhz/ip_repo/uart_axifull_1.0'.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'c:/Users/mafassi/Desktop/ip_repo/my_custom_UART_1.0'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/mafassi/Downloads/fifo_ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2020.2/data/ip'.
Command: synth_design -top design_1_uart_axifull_0_3 -part xc7a15tcpg236-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a15t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a15t'
INFO: [Device 21-403] Loading part xc7a15tcpg236-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 20196
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1114.664 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'design_1_uart_axifull_0_3' [c:/Users/mafassi/Desktop/lastMODIF/Microblaze5.gen/sources_1/bd/design_1/ip/design_1_uart_axifull_0_3/synth/design_1_uart_axifull_0_3.vhd:120]
	Parameter C_S00_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S00_AXI_ADDR_WIDTH bound to: 4 - type: integer 
	Parameter C_S01_AXI_ID_WIDTH bound to: 0 - type: integer 
	Parameter C_S01_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S01_AXI_ADDR_WIDTH bound to: 10 - type: integer 
	Parameter C_S01_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter C_S01_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter C_S01_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter C_S01_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter C_S01_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter c_clkfreq bound to: 100000000 - type: integer 
	Parameter c_baudrate bound to: 115200 - type: integer 
	Parameter c_stopbit bound to: 2 - type: integer 
INFO: [Synth 8-3491] module 'uart_axifull_v1_0' declared at 'c:/Users/mafassi/Desktop/lastMODIF/Microblaze5.gen/sources_1/bd/design_1/ipshared/aba7/hdl/uart_axifull_v1_0.vhd:5' bound to instance 'U0' of component 'uart_axifull_v1_0' [c:/Users/mafassi/Desktop/lastMODIF/Microblaze5.gen/sources_1/bd/design_1/ip/design_1_uart_axifull_0_3/synth/design_1_uart_axifull_0_3.vhd:283]
INFO: [Synth 8-638] synthesizing module 'uart_axifull_v1_0' [c:/Users/mafassi/Desktop/lastMODIF/Microblaze5.gen/sources_1/bd/design_1/ipshared/aba7/hdl/uart_axifull_v1_0.vhd:111]
	Parameter c_clkfreq bound to: 100000000 - type: integer 
	Parameter c_baudrate bound to: 115200 - type: integer 
	Parameter c_stopbit bound to: 2 - type: integer 
	Parameter C_S00_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S00_AXI_ADDR_WIDTH bound to: 4 - type: integer 
	Parameter C_S01_AXI_ID_WIDTH bound to: 0 - type: integer 
	Parameter C_S01_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S01_AXI_ADDR_WIDTH bound to: 10 - type: integer 
	Parameter C_S01_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter C_S01_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter C_S01_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter C_S01_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter C_S01_AXI_BUSER_WIDTH bound to: 0 - type: integer 
WARNING: [Synth 8-506] null port 's01_axi_awid' ignored [c:/Users/mafassi/Desktop/lastMODIF/Microblaze5.gen/sources_1/bd/design_1/ipshared/aba7/hdl/uart_axifull_v1_0.vhd:64]
WARNING: [Synth 8-506] null port 's01_axi_awuser' ignored [c:/Users/mafassi/Desktop/lastMODIF/Microblaze5.gen/sources_1/bd/design_1/ipshared/aba7/hdl/uart_axifull_v1_0.vhd:74]
WARNING: [Synth 8-506] null port 's01_axi_wuser' ignored [c:/Users/mafassi/Desktop/lastMODIF/Microblaze5.gen/sources_1/bd/design_1/ipshared/aba7/hdl/uart_axifull_v1_0.vhd:80]
WARNING: [Synth 8-506] null port 's01_axi_bid' ignored [c:/Users/mafassi/Desktop/lastMODIF/Microblaze5.gen/sources_1/bd/design_1/ipshared/aba7/hdl/uart_axifull_v1_0.vhd:83]
WARNING: [Synth 8-506] null port 's01_axi_buser' ignored [c:/Users/mafassi/Desktop/lastMODIF/Microblaze5.gen/sources_1/bd/design_1/ipshared/aba7/hdl/uart_axifull_v1_0.vhd:85]
WARNING: [Synth 8-506] null port 's01_axi_arid' ignored [c:/Users/mafassi/Desktop/lastMODIF/Microblaze5.gen/sources_1/bd/design_1/ipshared/aba7/hdl/uart_axifull_v1_0.vhd:88]
WARNING: [Synth 8-506] null port 's01_axi_aruser' ignored [c:/Users/mafassi/Desktop/lastMODIF/Microblaze5.gen/sources_1/bd/design_1/ipshared/aba7/hdl/uart_axifull_v1_0.vhd:98]
WARNING: [Synth 8-506] null port 's01_axi_rid' ignored [c:/Users/mafassi/Desktop/lastMODIF/Microblaze5.gen/sources_1/bd/design_1/ipshared/aba7/hdl/uart_axifull_v1_0.vhd:101]
WARNING: [Synth 8-506] null port 's01_axi_ruser' ignored [c:/Users/mafassi/Desktop/lastMODIF/Microblaze5.gen/sources_1/bd/design_1/ipshared/aba7/hdl/uart_axifull_v1_0.vhd:105]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'uart_axifull_v1_0_S00_AXI' declared at 'c:/Users/mafassi/Desktop/lastMODIF/Microblaze5.gen/sources_1/bd/design_1/ipshared/aba7/hdl/uart_axifull_v1_0_S00_AXI.vhd:5' bound to instance 'uart_axifull_v1_0_S00_AXI_inst' of component 'uart_axifull_v1_0_S00_AXI' [c:/Users/mafassi/Desktop/lastMODIF/Microblaze5.gen/sources_1/bd/design_1/ipshared/aba7/hdl/uart_axifull_v1_0.vhd:230]
INFO: [Synth 8-638] synthesizing module 'uart_axifull_v1_0_S00_AXI' [c:/Users/mafassi/Desktop/lastMODIF/Microblaze5.gen/sources_1/bd/design_1/ipshared/aba7/hdl/uart_axifull_v1_0_S00_AXI.vhd:90]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-226] default block is never used [c:/Users/mafassi/Desktop/lastMODIF/Microblaze5.gen/sources_1/bd/design_1/ipshared/aba7/hdl/uart_axifull_v1_0_S00_AXI.vhd:233]
INFO: [Synth 8-226] default block is never used [c:/Users/mafassi/Desktop/lastMODIF/Microblaze5.gen/sources_1/bd/design_1/ipshared/aba7/hdl/uart_axifull_v1_0_S00_AXI.vhd:363]
INFO: [Synth 8-256] done synthesizing module 'uart_axifull_v1_0_S00_AXI' (1#1) [c:/Users/mafassi/Desktop/lastMODIF/Microblaze5.gen/sources_1/bd/design_1/ipshared/aba7/hdl/uart_axifull_v1_0_S00_AXI.vhd:90]
	Parameter c_clkfreq bound to: 100000000 - type: integer 
	Parameter c_baudrate bound to: 115200 - type: integer 
	Parameter c_stopbit bound to: 2 - type: integer 
	Parameter C_S_AXI_ID_WIDTH bound to: 0 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 10 - type: integer 
	Parameter C_S_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter C_S_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter C_S_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter C_S_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter C_S_AXI_BUSER_WIDTH bound to: 0 - type: integer 
WARNING: [Synth 8-506] null port 'S_AXI_AWID' ignored [c:/Users/mafassi/Desktop/lastMODIF/Microblaze5.gen/sources_1/bd/design_1/ipshared/aba7/hdl/uart_axifull_v1_0.vhd:180]
WARNING: [Synth 8-506] null port 'S_AXI_AWUSER' ignored [c:/Users/mafassi/Desktop/lastMODIF/Microblaze5.gen/sources_1/bd/design_1/ipshared/aba7/hdl/uart_axifull_v1_0.vhd:190]
WARNING: [Synth 8-506] null port 'S_AXI_WUSER' ignored [c:/Users/mafassi/Desktop/lastMODIF/Microblaze5.gen/sources_1/bd/design_1/ipshared/aba7/hdl/uart_axifull_v1_0.vhd:196]
WARNING: [Synth 8-506] null port 'S_AXI_BID' ignored [c:/Users/mafassi/Desktop/lastMODIF/Microblaze5.gen/sources_1/bd/design_1/ipshared/aba7/hdl/uart_axifull_v1_0.vhd:199]
WARNING: [Synth 8-506] null port 'S_AXI_BUSER' ignored [c:/Users/mafassi/Desktop/lastMODIF/Microblaze5.gen/sources_1/bd/design_1/ipshared/aba7/hdl/uart_axifull_v1_0.vhd:201]
WARNING: [Synth 8-506] null port 'S_AXI_ARID' ignored [c:/Users/mafassi/Desktop/lastMODIF/Microblaze5.gen/sources_1/bd/design_1/ipshared/aba7/hdl/uart_axifull_v1_0.vhd:204]
WARNING: [Synth 8-506] null port 'S_AXI_ARUSER' ignored [c:/Users/mafassi/Desktop/lastMODIF/Microblaze5.gen/sources_1/bd/design_1/ipshared/aba7/hdl/uart_axifull_v1_0.vhd:214]
WARNING: [Synth 8-506] null port 'S_AXI_RID' ignored [c:/Users/mafassi/Desktop/lastMODIF/Microblaze5.gen/sources_1/bd/design_1/ipshared/aba7/hdl/uart_axifull_v1_0.vhd:217]
WARNING: [Synth 8-506] null port 'S_AXI_RUSER' ignored [c:/Users/mafassi/Desktop/lastMODIF/Microblaze5.gen/sources_1/bd/design_1/ipshared/aba7/hdl/uart_axifull_v1_0.vhd:221]
INFO: [Synth 8-3491] module 'uart_axifull_v1_0_S01_AXI' declared at 'c:/Users/mafassi/Desktop/lastMODIF/Microblaze5.gen/sources_1/bd/design_1/ipshared/aba7/hdl/uart_axifull_v1_0_S01_AXI.vhd:5' bound to instance 'uart_axifull_v1_0_S01_AXI_inst' of component 'uart_axifull_v1_0_S01_AXI' [c:/Users/mafassi/Desktop/lastMODIF/Microblaze5.gen/sources_1/bd/design_1/ipshared/aba7/hdl/uart_axifull_v1_0.vhd:265]
INFO: [Synth 8-638] synthesizing module 'uart_axifull_v1_0_S01_AXI' [c:/Users/mafassi/Desktop/lastMODIF/Microblaze5.gen/sources_1/bd/design_1/ipshared/aba7/hdl/uart_axifull_v1_0_S01_AXI.vhd:177]
	Parameter c_clkfreq bound to: 100000000 - type: integer 
	Parameter c_baudrate bound to: 115200 - type: integer 
	Parameter c_stopbit bound to: 2 - type: integer 
	Parameter C_S_AXI_ID_WIDTH bound to: 0 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 10 - type: integer 
	Parameter C_S_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter C_S_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter C_S_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter C_S_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter C_S_AXI_BUSER_WIDTH bound to: 0 - type: integer 
WARNING: [Synth 8-506] null port 'S_AXI_AWID' ignored [c:/Users/mafassi/Desktop/lastMODIF/Microblaze5.gen/sources_1/bd/design_1/ipshared/aba7/hdl/uart_axifull_v1_0_S01_AXI.vhd:49]
WARNING: [Synth 8-506] null port 'S_AXI_AWUSER' ignored [c:/Users/mafassi/Desktop/lastMODIF/Microblaze5.gen/sources_1/bd/design_1/ipshared/aba7/hdl/uart_axifull_v1_0_S01_AXI.vhd:76]
WARNING: [Synth 8-506] null port 'S_AXI_WUSER' ignored [c:/Users/mafassi/Desktop/lastMODIF/Microblaze5.gen/sources_1/bd/design_1/ipshared/aba7/hdl/uart_axifull_v1_0_S01_AXI.vhd:95]
WARNING: [Synth 8-506] null port 'S_AXI_BID' ignored [c:/Users/mafassi/Desktop/lastMODIF/Microblaze5.gen/sources_1/bd/design_1/ipshared/aba7/hdl/uart_axifull_v1_0_S01_AXI.vhd:104]
WARNING: [Synth 8-506] null port 'S_AXI_BUSER' ignored [c:/Users/mafassi/Desktop/lastMODIF/Microblaze5.gen/sources_1/bd/design_1/ipshared/aba7/hdl/uart_axifull_v1_0_S01_AXI.vhd:109]
WARNING: [Synth 8-506] null port 'S_AXI_ARID' ignored [c:/Users/mafassi/Desktop/lastMODIF/Microblaze5.gen/sources_1/bd/design_1/ipshared/aba7/hdl/uart_axifull_v1_0_S01_AXI.vhd:118]
WARNING: [Synth 8-506] null port 'S_AXI_ARUSER' ignored [c:/Users/mafassi/Desktop/lastMODIF/Microblaze5.gen/sources_1/bd/design_1/ipshared/aba7/hdl/uart_axifull_v1_0_S01_AXI.vhd:146]
WARNING: [Synth 8-506] null port 'S_AXI_RID' ignored [c:/Users/mafassi/Desktop/lastMODIF/Microblaze5.gen/sources_1/bd/design_1/ipshared/aba7/hdl/uart_axifull_v1_0_S01_AXI.vhd:157]
WARNING: [Synth 8-506] null port 'S_AXI_RUSER' ignored [c:/Users/mafassi/Desktop/lastMODIF/Microblaze5.gen/sources_1/bd/design_1/ipshared/aba7/hdl/uart_axifull_v1_0_S01_AXI.vhd:167]
WARNING: [Synth 8-6774] Null subtype or type declaration found [c:/Users/mafassi/Desktop/lastMODIF/Microblaze5.gen/sources_1/bd/design_1/ipshared/aba7/hdl/uart_axifull_v1_0_S01_AXI.vhd:184]
WARNING: [Synth 8-6774] Null subtype or type declaration found [c:/Users/mafassi/Desktop/lastMODIF/Microblaze5.gen/sources_1/bd/design_1/ipshared/aba7/hdl/uart_axifull_v1_0_S01_AXI.vhd:191]
	Parameter c_clkfreq bound to: 100000000 - type: integer 
	Parameter c_baudrate bound to: 115200 - type: integer 
	Parameter c_stopbit bound to: 2 - type: integer 
INFO: [Synth 8-3491] module 'uart_tx' declared at 'c:/Users/mafassi/Desktop/lastMODIF/Microblaze5.gen/sources_1/bd/design_1/ipshared/aba7/hdl/uart_tx.vhd:6' bound to instance 'I_UART_TX' of component 'uart_tx' [c:/Users/mafassi/Desktop/lastMODIF/Microblaze5.gen/sources_1/bd/design_1/ipshared/aba7/hdl/uart_axifull_v1_0_S01_AXI.vhd:600]
INFO: [Synth 8-638] synthesizing module 'uart_tx' [c:/Users/mafassi/Desktop/lastMODIF/Microblaze5.gen/sources_1/bd/design_1/ipshared/aba7/hdl/uart_tx.vhd:21]
	Parameter c_clkfreq bound to: 100000000 - type: integer 
	Parameter c_baudrate bound to: 115200 - type: integer 
	Parameter c_stopbit bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'uart_tx' (2#1) [c:/Users/mafassi/Desktop/lastMODIF/Microblaze5.gen/sources_1/bd/design_1/ipshared/aba7/hdl/uart_tx.vhd:21]
INFO: [Synth 8-256] done synthesizing module 'uart_axifull_v1_0_S01_AXI' (3#1) [c:/Users/mafassi/Desktop/lastMODIF/Microblaze5.gen/sources_1/bd/design_1/ipshared/aba7/hdl/uart_axifull_v1_0_S01_AXI.vhd:177]
WARNING: [Synth 8-6778] Component port with null array found, Will be ignored [c:/Users/mafassi/Desktop/lastMODIF/Microblaze5.gen/sources_1/bd/design_1/ipshared/aba7/hdl/uart_axifull_v1_0.vhd:289]
WARNING: [Synth 8-6778] Component port with null array found, Will be ignored [c:/Users/mafassi/Desktop/lastMODIF/Microblaze5.gen/sources_1/bd/design_1/ipshared/aba7/hdl/uart_axifull_v1_0.vhd:300]
WARNING: [Synth 8-6778] Component port with null array found, Will be ignored [c:/Users/mafassi/Desktop/lastMODIF/Microblaze5.gen/sources_1/bd/design_1/ipshared/aba7/hdl/uart_axifull_v1_0.vhd:306]
WARNING: [Synth 8-6778] Component port with null array found, Will be ignored [c:/Users/mafassi/Desktop/lastMODIF/Microblaze5.gen/sources_1/bd/design_1/ipshared/aba7/hdl/uart_axifull_v1_0.vhd:309]
WARNING: [Synth 8-6778] Component port with null array found, Will be ignored [c:/Users/mafassi/Desktop/lastMODIF/Microblaze5.gen/sources_1/bd/design_1/ipshared/aba7/hdl/uart_axifull_v1_0.vhd:311]
WARNING: [Synth 8-6778] Component port with null array found, Will be ignored [c:/Users/mafassi/Desktop/lastMODIF/Microblaze5.gen/sources_1/bd/design_1/ipshared/aba7/hdl/uart_axifull_v1_0.vhd:314]
WARNING: [Synth 8-6778] Component port with null array found, Will be ignored [c:/Users/mafassi/Desktop/lastMODIF/Microblaze5.gen/sources_1/bd/design_1/ipshared/aba7/hdl/uart_axifull_v1_0.vhd:324]
WARNING: [Synth 8-6778] Component port with null array found, Will be ignored [c:/Users/mafassi/Desktop/lastMODIF/Microblaze5.gen/sources_1/bd/design_1/ipshared/aba7/hdl/uart_axifull_v1_0.vhd:327]
WARNING: [Synth 8-6778] Component port with null array found, Will be ignored [c:/Users/mafassi/Desktop/lastMODIF/Microblaze5.gen/sources_1/bd/design_1/ipshared/aba7/hdl/uart_axifull_v1_0.vhd:331]
INFO: [Synth 8-256] done synthesizing module 'uart_axifull_v1_0' (4#1) [c:/Users/mafassi/Desktop/lastMODIF/Microblaze5.gen/sources_1/bd/design_1/ipshared/aba7/hdl/uart_axifull_v1_0.vhd:111]
ERROR: [Synth 8-549] port width mismatch for port 's01_axi_awaddr': port width = 17, actual width = 10 [c:/Users/mafassi/Desktop/lastMODIF/Microblaze5.gen/sources_1/bd/design_1/ip/design_1_uart_axifull_0_3/synth/design_1_uart_axifull_0_3.vhd:283]
ERROR: [Synth 8-549] port width mismatch for port 's01_axi_araddr': port width = 17, actual width = 10 [c:/Users/mafassi/Desktop/lastMODIF/Microblaze5.gen/sources_1/bd/design_1/ip/design_1_uart_axifull_0_3/synth/design_1_uart_axifull_0_3.vhd:283]
ERROR: [Synth 8-285] failed synthesizing module 'design_1_uart_axifull_0_3' [c:/Users/mafassi/Desktop/lastMODIF/Microblaze5.gen/sources_1/bd/design_1/ip/design_1_uart_axifull_0_3/synth/design_1_uart_axifull_0_3.vhd:120]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1155.590 ; gain = 40.926
---------------------------------------------------------------------------------
RTL Elaboration failed
INFO: [Common 17-83] Releasing license: Synthesis
26 Infos, 39 Warnings, 0 Critical Warnings and 4 Errors encountered.
synth_design failed
ERROR: [Common 17-69] Command failed: Synthesis failed - please see the console or run log file for details
INFO: [Common 17-206] Exiting Vivado at Mon Jul 31 15:57:26 2023...
[Mon Jul 31 15:57:30 2023] design_1_uart_axifull_0_3_synth_1 finished
WARNING: [Vivado 12-8222] Failed run(s) : 'design_1_uart_axifull_0_3_synth_1'
wait_on_run: Time (s): cpu = 00:00:02 ; elapsed = 00:00:20 . Memory (MB): peak = 1345.965 ; gain = 0.332
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/mafassi/Desktop/lastMODIF/Microblaze5.srcs/sources_1/bd/design_1/design_1.bd]
launch_runs design_1_uart_axifull_0_3_synth_1
[Mon Jul 31 15:57:31 2023] Launched design_1_uart_axifull_0_3_synth_1...
Run output will be captured here: C:/Users/mafassi/Desktop/lastMODIF/Microblaze5.runs/design_1_uart_axifull_0_3_synth_1/runme.log
wait_on_run design_1_uart_axifull_0_3_synth_1
[Mon Jul 31 15:57:31 2023] Waiting for design_1_uart_axifull_0_3_synth_1 to finish...
[Mon Jul 31 15:57:37 2023] Waiting for design_1_uart_axifull_0_3_synth_1 to finish...
[Mon Jul 31 15:57:42 2023] Waiting for design_1_uart_axifull_0_3_synth_1 to finish...
[Mon Jul 31 15:57:47 2023] Waiting for design_1_uart_axifull_0_3_synth_1 to finish...

*** Running vivado
    with args -log design_1_uart_axifull_0_3.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_uart_axifull_0_3.tcl



****** Vivado v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source design_1_uart_axifull_0_3.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/mafassi/Desktop/13MHz_UART - Copie/Working UART at 13Mhz/ip_repo/LVDS_Buffer'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/mafassi/Desktop/13MHz_UART - Copie/Working UART at 13Mhz/ip_repo/uart_axifull_1.0'.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'c:/Users/mafassi/Desktop/ip_repo/my_custom_UART_1.0'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/mafassi/Downloads/fifo_ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2020.2/data/ip'.
Command: synth_design -top design_1_uart_axifull_0_3 -part xc7a15tcpg236-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a15t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a15t'
INFO: [Device 21-403] Loading part xc7a15tcpg236-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 15272
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1115.344 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'design_1_uart_axifull_0_3' [c:/Users/mafassi/Desktop/lastMODIF/Microblaze5.gen/sources_1/bd/design_1/ip/design_1_uart_axifull_0_3/synth/design_1_uart_axifull_0_3.vhd:120]
	Parameter C_S00_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S00_AXI_ADDR_WIDTH bound to: 4 - type: integer 
	Parameter C_S01_AXI_ID_WIDTH bound to: 0 - type: integer 
	Parameter C_S01_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S01_AXI_ADDR_WIDTH bound to: 10 - type: integer 
	Parameter C_S01_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter C_S01_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter C_S01_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter C_S01_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter C_S01_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter c_clkfreq bound to: 100000000 - type: integer 
	Parameter c_baudrate bound to: 115200 - type: integer 
	Parameter c_stopbit bound to: 2 - type: integer 
INFO: [Synth 8-3491] module 'uart_axifull_v1_0' declared at 'c:/Users/mafassi/Desktop/lastMODIF/Microblaze5.gen/sources_1/bd/design_1/ipshared/aba7/hdl/uart_axifull_v1_0.vhd:5' bound to instance 'U0' of component 'uart_axifull_v1_0' [c:/Users/mafassi/Desktop/lastMODIF/Microblaze5.gen/sources_1/bd/design_1/ip/design_1_uart_axifull_0_3/synth/design_1_uart_axifull_0_3.vhd:283]
INFO: [Synth 8-638] synthesizing module 'uart_axifull_v1_0' [c:/Users/mafassi/Desktop/lastMODIF/Microblaze5.gen/sources_1/bd/design_1/ipshared/aba7/hdl/uart_axifull_v1_0.vhd:111]
	Parameter c_clkfreq bound to: 100000000 - type: integer 
	Parameter c_baudrate bound to: 115200 - type: integer 
	Parameter c_stopbit bound to: 2 - type: integer 
	Parameter C_S00_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S00_AXI_ADDR_WIDTH bound to: 4 - type: integer 
	Parameter C_S01_AXI_ID_WIDTH bound to: 0 - type: integer 
	Parameter C_S01_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S01_AXI_ADDR_WIDTH bound to: 10 - type: integer 
	Parameter C_S01_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter C_S01_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter C_S01_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter C_S01_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter C_S01_AXI_BUSER_WIDTH bound to: 0 - type: integer 
WARNING: [Synth 8-506] null port 's01_axi_awid' ignored [c:/Users/mafassi/Desktop/lastMODIF/Microblaze5.gen/sources_1/bd/design_1/ipshared/aba7/hdl/uart_axifull_v1_0.vhd:64]
WARNING: [Synth 8-506] null port 's01_axi_awuser' ignored [c:/Users/mafassi/Desktop/lastMODIF/Microblaze5.gen/sources_1/bd/design_1/ipshared/aba7/hdl/uart_axifull_v1_0.vhd:74]
WARNING: [Synth 8-506] null port 's01_axi_wuser' ignored [c:/Users/mafassi/Desktop/lastMODIF/Microblaze5.gen/sources_1/bd/design_1/ipshared/aba7/hdl/uart_axifull_v1_0.vhd:80]
WARNING: [Synth 8-506] null port 's01_axi_bid' ignored [c:/Users/mafassi/Desktop/lastMODIF/Microblaze5.gen/sources_1/bd/design_1/ipshared/aba7/hdl/uart_axifull_v1_0.vhd:83]
WARNING: [Synth 8-506] null port 's01_axi_buser' ignored [c:/Users/mafassi/Desktop/lastMODIF/Microblaze5.gen/sources_1/bd/design_1/ipshared/aba7/hdl/uart_axifull_v1_0.vhd:85]
WARNING: [Synth 8-506] null port 's01_axi_arid' ignored [c:/Users/mafassi/Desktop/lastMODIF/Microblaze5.gen/sources_1/bd/design_1/ipshared/aba7/hdl/uart_axifull_v1_0.vhd:88]
WARNING: [Synth 8-506] null port 's01_axi_aruser' ignored [c:/Users/mafassi/Desktop/lastMODIF/Microblaze5.gen/sources_1/bd/design_1/ipshared/aba7/hdl/uart_axifull_v1_0.vhd:98]
WARNING: [Synth 8-506] null port 's01_axi_rid' ignored [c:/Users/mafassi/Desktop/lastMODIF/Microblaze5.gen/sources_1/bd/design_1/ipshared/aba7/hdl/uart_axifull_v1_0.vhd:101]
WARNING: [Synth 8-506] null port 's01_axi_ruser' ignored [c:/Users/mafassi/Desktop/lastMODIF/Microblaze5.gen/sources_1/bd/design_1/ipshared/aba7/hdl/uart_axifull_v1_0.vhd:105]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'uart_axifull_v1_0_S00_AXI' declared at 'c:/Users/mafassi/Desktop/lastMODIF/Microblaze5.gen/sources_1/bd/design_1/ipshared/aba7/hdl/uart_axifull_v1_0_S00_AXI.vhd:5' bound to instance 'uart_axifull_v1_0_S00_AXI_inst' of component 'uart_axifull_v1_0_S00_AXI' [c:/Users/mafassi/Desktop/lastMODIF/Microblaze5.gen/sources_1/bd/design_1/ipshared/aba7/hdl/uart_axifull_v1_0.vhd:230]
INFO: [Synth 8-638] synthesizing module 'uart_axifull_v1_0_S00_AXI' [c:/Users/mafassi/Desktop/lastMODIF/Microblaze5.gen/sources_1/bd/design_1/ipshared/aba7/hdl/uart_axifull_v1_0_S00_AXI.vhd:90]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-226] default block is never used [c:/Users/mafassi/Desktop/lastMODIF/Microblaze5.gen/sources_1/bd/design_1/ipshared/aba7/hdl/uart_axifull_v1_0_S00_AXI.vhd:233]
INFO: [Synth 8-226] default block is never used [c:/Users/mafassi/Desktop/lastMODIF/Microblaze5.gen/sources_1/bd/design_1/ipshared/aba7/hdl/uart_axifull_v1_0_S00_AXI.vhd:363]
INFO: [Synth 8-256] done synthesizing module 'uart_axifull_v1_0_S00_AXI' (1#1) [c:/Users/mafassi/Desktop/lastMODIF/Microblaze5.gen/sources_1/bd/design_1/ipshared/aba7/hdl/uart_axifull_v1_0_S00_AXI.vhd:90]
	Parameter c_clkfreq bound to: 100000000 - type: integer 
	Parameter c_baudrate bound to: 115200 - type: integer 
	Parameter c_stopbit bound to: 2 - type: integer 
	Parameter C_S_AXI_ID_WIDTH bound to: 0 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 10 - type: integer 
	Parameter C_S_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter C_S_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter C_S_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter C_S_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter C_S_AXI_BUSER_WIDTH bound to: 0 - type: integer 
WARNING: [Synth 8-506] null port 'S_AXI_AWID' ignored [c:/Users/mafassi/Desktop/lastMODIF/Microblaze5.gen/sources_1/bd/design_1/ipshared/aba7/hdl/uart_axifull_v1_0.vhd:180]
WARNING: [Synth 8-506] null port 'S_AXI_AWUSER' ignored [c:/Users/mafassi/Desktop/lastMODIF/Microblaze5.gen/sources_1/bd/design_1/ipshared/aba7/hdl/uart_axifull_v1_0.vhd:190]
WARNING: [Synth 8-506] null port 'S_AXI_WUSER' ignored [c:/Users/mafassi/Desktop/lastMODIF/Microblaze5.gen/sources_1/bd/design_1/ipshared/aba7/hdl/uart_axifull_v1_0.vhd:196]
WARNING: [Synth 8-506] null port 'S_AXI_BID' ignored [c:/Users/mafassi/Desktop/lastMODIF/Microblaze5.gen/sources_1/bd/design_1/ipshared/aba7/hdl/uart_axifull_v1_0.vhd:199]
WARNING: [Synth 8-506] null port 'S_AXI_BUSER' ignored [c:/Users/mafassi/Desktop/lastMODIF/Microblaze5.gen/sources_1/bd/design_1/ipshared/aba7/hdl/uart_axifull_v1_0.vhd:201]
WARNING: [Synth 8-506] null port 'S_AXI_ARID' ignored [c:/Users/mafassi/Desktop/lastMODIF/Microblaze5.gen/sources_1/bd/design_1/ipshared/aba7/hdl/uart_axifull_v1_0.vhd:204]
WARNING: [Synth 8-506] null port 'S_AXI_ARUSER' ignored [c:/Users/mafassi/Desktop/lastMODIF/Microblaze5.gen/sources_1/bd/design_1/ipshared/aba7/hdl/uart_axifull_v1_0.vhd:214]
WARNING: [Synth 8-506] null port 'S_AXI_RID' ignored [c:/Users/mafassi/Desktop/lastMODIF/Microblaze5.gen/sources_1/bd/design_1/ipshared/aba7/hdl/uart_axifull_v1_0.vhd:217]
WARNING: [Synth 8-506] null port 'S_AXI_RUSER' ignored [c:/Users/mafassi/Desktop/lastMODIF/Microblaze5.gen/sources_1/bd/design_1/ipshared/aba7/hdl/uart_axifull_v1_0.vhd:221]
INFO: [Synth 8-3491] module 'uart_axifull_v1_0_S01_AXI' declared at 'c:/Users/mafassi/Desktop/lastMODIF/Microblaze5.gen/sources_1/bd/design_1/ipshared/aba7/hdl/uart_axifull_v1_0_S01_AXI.vhd:5' bound to instance 'uart_axifull_v1_0_S01_AXI_inst' of component 'uart_axifull_v1_0_S01_AXI' [c:/Users/mafassi/Desktop/lastMODIF/Microblaze5.gen/sources_1/bd/design_1/ipshared/aba7/hdl/uart_axifull_v1_0.vhd:265]
INFO: [Synth 8-638] synthesizing module 'uart_axifull_v1_0_S01_AXI' [c:/Users/mafassi/Desktop/lastMODIF/Microblaze5.gen/sources_1/bd/design_1/ipshared/aba7/hdl/uart_axifull_v1_0_S01_AXI.vhd:177]
	Parameter c_clkfreq bound to: 100000000 - type: integer 
	Parameter c_baudrate bound to: 115200 - type: integer 
	Parameter c_stopbit bound to: 2 - type: integer 
	Parameter C_S_AXI_ID_WIDTH bound to: 0 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 10 - type: integer 
	Parameter C_S_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter C_S_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter C_S_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter C_S_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter C_S_AXI_BUSER_WIDTH bound to: 0 - type: integer 
WARNING: [Synth 8-506] null port 'S_AXI_AWID' ignored [c:/Users/mafassi/Desktop/lastMODIF/Microblaze5.gen/sources_1/bd/design_1/ipshared/aba7/hdl/uart_axifull_v1_0_S01_AXI.vhd:49]
WARNING: [Synth 8-506] null port 'S_AXI_AWUSER' ignored [c:/Users/mafassi/Desktop/lastMODIF/Microblaze5.gen/sources_1/bd/design_1/ipshared/aba7/hdl/uart_axifull_v1_0_S01_AXI.vhd:76]
WARNING: [Synth 8-506] null port 'S_AXI_WUSER' ignored [c:/Users/mafassi/Desktop/lastMODIF/Microblaze5.gen/sources_1/bd/design_1/ipshared/aba7/hdl/uart_axifull_v1_0_S01_AXI.vhd:95]
WARNING: [Synth 8-506] null port 'S_AXI_BID' ignored [c:/Users/mafassi/Desktop/lastMODIF/Microblaze5.gen/sources_1/bd/design_1/ipshared/aba7/hdl/uart_axifull_v1_0_S01_AXI.vhd:104]
WARNING: [Synth 8-506] null port 'S_AXI_BUSER' ignored [c:/Users/mafassi/Desktop/lastMODIF/Microblaze5.gen/sources_1/bd/design_1/ipshared/aba7/hdl/uart_axifull_v1_0_S01_AXI.vhd:109]
WARNING: [Synth 8-506] null port 'S_AXI_ARID' ignored [c:/Users/mafassi/Desktop/lastMODIF/Microblaze5.gen/sources_1/bd/design_1/ipshared/aba7/hdl/uart_axifull_v1_0_S01_AXI.vhd:118]
WARNING: [Synth 8-506] null port 'S_AXI_ARUSER' ignored [c:/Users/mafassi/Desktop/lastMODIF/Microblaze5.gen/sources_1/bd/design_1/ipshared/aba7/hdl/uart_axifull_v1_0_S01_AXI.vhd:146]
WARNING: [Synth 8-506] null port 'S_AXI_RID' ignored [c:/Users/mafassi/Desktop/lastMODIF/Microblaze5.gen/sources_1/bd/design_1/ipshared/aba7/hdl/uart_axifull_v1_0_S01_AXI.vhd:157]
WARNING: [Synth 8-506] null port 'S_AXI_RUSER' ignored [c:/Users/mafassi/Desktop/lastMODIF/Microblaze5.gen/sources_1/bd/design_1/ipshared/aba7/hdl/uart_axifull_v1_0_S01_AXI.vhd:167]
WARNING: [Synth 8-6774] Null subtype or type declaration found [c:/Users/mafassi/Desktop/lastMODIF/Microblaze5.gen/sources_1/bd/design_1/ipshared/aba7/hdl/uart_axifull_v1_0_S01_AXI.vhd:184]
WARNING: [Synth 8-6774] Null subtype or type declaration found [c:/Users/mafassi/Desktop/lastMODIF/Microblaze5.gen/sources_1/bd/design_1/ipshared/aba7/hdl/uart_axifull_v1_0_S01_AXI.vhd:191]
	Parameter c_clkfreq bound to: 100000000 - type: integer 
	Parameter c_baudrate bound to: 115200 - type: integer 
	Parameter c_stopbit bound to: 2 - type: integer 
INFO: [Synth 8-3491] module 'uart_tx' declared at 'c:/Users/mafassi/Desktop/lastMODIF/Microblaze5.gen/sources_1/bd/design_1/ipshared/aba7/hdl/uart_tx.vhd:6' bound to instance 'I_UART_TX' of component 'uart_tx' [c:/Users/mafassi/Desktop/lastMODIF/Microblaze5.gen/sources_1/bd/design_1/ipshared/aba7/hdl/uart_axifull_v1_0_S01_AXI.vhd:600]
INFO: [Synth 8-638] synthesizing module 'uart_tx' [c:/Users/mafassi/Desktop/lastMODIF/Microblaze5.gen/sources_1/bd/design_1/ipshared/aba7/hdl/uart_tx.vhd:21]
	Parameter c_clkfreq bound to: 100000000 - type: integer 
	Parameter c_baudrate bound to: 115200 - type: integer 
	Parameter c_stopbit bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'uart_tx' (2#1) [c:/Users/mafassi/Desktop/lastMODIF/Microblaze5.gen/sources_1/bd/design_1/ipshared/aba7/hdl/uart_tx.vhd:21]
INFO: [Synth 8-256] done synthesizing module 'uart_axifull_v1_0_S01_AXI' (3#1) [c:/Users/mafassi/Desktop/lastMODIF/Microblaze5.gen/sources_1/bd/design_1/ipshared/aba7/hdl/uart_axifull_v1_0_S01_AXI.vhd:177]
WARNING: [Synth 8-6778] Component port with null array found, Will be ignored [c:/Users/mafassi/Desktop/lastMODIF/Microblaze5.gen/sources_1/bd/design_1/ipshared/aba7/hdl/uart_axifull_v1_0.vhd:289]
WARNING: [Synth 8-6778] Component port with null array found, Will be ignored [c:/Users/mafassi/Desktop/lastMODIF/Microblaze5.gen/sources_1/bd/design_1/ipshared/aba7/hdl/uart_axifull_v1_0.vhd:300]
WARNING: [Synth 8-6778] Component port with null array found, Will be ignored [c:/Users/mafassi/Desktop/lastMODIF/Microblaze5.gen/sources_1/bd/design_1/ipshared/aba7/hdl/uart_axifull_v1_0.vhd:306]
WARNING: [Synth 8-6778] Component port with null array found, Will be ignored [c:/Users/mafassi/Desktop/lastMODIF/Microblaze5.gen/sources_1/bd/design_1/ipshared/aba7/hdl/uart_axifull_v1_0.vhd:309]
WARNING: [Synth 8-6778] Component port with null array found, Will be ignored [c:/Users/mafassi/Desktop/lastMODIF/Microblaze5.gen/sources_1/bd/design_1/ipshared/aba7/hdl/uart_axifull_v1_0.vhd:311]
WARNING: [Synth 8-6778] Component port with null array found, Will be ignored [c:/Users/mafassi/Desktop/lastMODIF/Microblaze5.gen/sources_1/bd/design_1/ipshared/aba7/hdl/uart_axifull_v1_0.vhd:314]
WARNING: [Synth 8-6778] Component port with null array found, Will be ignored [c:/Users/mafassi/Desktop/lastMODIF/Microblaze5.gen/sources_1/bd/design_1/ipshared/aba7/hdl/uart_axifull_v1_0.vhd:324]
WARNING: [Synth 8-6778] Component port with null array found, Will be ignored [c:/Users/mafassi/Desktop/lastMODIF/Microblaze5.gen/sources_1/bd/design_1/ipshared/aba7/hdl/uart_axifull_v1_0.vhd:327]
WARNING: [Synth 8-6778] Component port with null array found, Will be ignored [c:/Users/mafassi/Desktop/lastMODIF/Microblaze5.gen/sources_1/bd/design_1/ipshared/aba7/hdl/uart_axifull_v1_0.vhd:331]
INFO: [Synth 8-256] done synthesizing module 'uart_axifull_v1_0' (4#1) [c:/Users/mafassi/Desktop/lastMODIF/Microblaze5.gen/sources_1/bd/design_1/ipshared/aba7/hdl/uart_axifull_v1_0.vhd:111]
ERROR: [Synth 8-549] port width mismatch for port 's01_axi_awaddr': port width = 17, actual width = 10 [c:/Users/mafassi/Desktop/lastMODIF/Microblaze5.gen/sources_1/bd/design_1/ip/design_1_uart_axifull_0_3/synth/design_1_uart_axifull_0_3.vhd:283]
ERROR: [Synth 8-549] port width mismatch for port 's01_axi_araddr': port width = 17, actual width = 10 [c:/Users/mafassi/Desktop/lastMODIF/Microblaze5.gen/sources_1/bd/design_1/ip/design_1_uart_axifull_0_3/synth/design_1_uart_axifull_0_3.vhd:283]
ERROR: [Synth 8-285] failed synthesizing module 'design_1_uart_axifull_0_3' [c:/Users/mafassi/Desktop/lastMODIF/Microblaze5.gen/sources_1/bd/design_1/ip/design_1_uart_axifull_0_3/synth/design_1_uart_axifull_0_3.vhd:120]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1154.801 ; gain = 39.457
---------------------------------------------------------------------------------
RTL Elaboration failed
INFO: [Common 17-83] Releasing license: Synthesis
26 Infos, 39 Warnings, 0 Critical Warnings and 4 Errors encountered.
synth_design failed
ERROR: [Common 17-69] Command failed: Synthesis failed - please see the console or run log file for details
INFO: [Common 17-206] Exiting Vivado at Mon Jul 31 15:57:46 2023...
[Mon Jul 31 15:57:47 2023] design_1_uart_axifull_0_3_synth_1 finished
WARNING: [Vivado 12-8222] Failed run(s) : 'design_1_uart_axifull_0_3_synth_1'
wait_on_run: Time (s): cpu = 00:00:02 ; elapsed = 00:00:16 . Memory (MB): peak = 1346.719 ; gain = 0.227
synth_design -rtl -rtl_skip_mlo -name rtl_1
Command: synth_design -rtl -rtl_skip_mlo -name rtl_1
Starting synth_design
Using part: xc7a15tcpg236-1
Top: design_1_wrapper
0 Infos, 0 Warnings, 0 Critical Warnings and 1 Errors encountered.
synth_design failed
ERROR: [Runs 36-527] DCP does not exist: c:/Users/mafassi/Desktop/lastMODIF/Microblaze5.gen/sources_1/bd/design_1/ip/design_1_uart_axifull_0_3/design_1_uart_axifull_0_3.dcp
reset_run design_1_uart_axifull_0_3_synth_1
launch_runs design_1_uart_axifull_0_3_synth_1
[Mon Jul 31 16:02:58 2023] Launched design_1_uart_axifull_0_3_synth_1...
Run output will be captured here: C:/Users/mafassi/Desktop/lastMODIF/Microblaze5.runs/design_1_uart_axifull_0_3_synth_1/runme.log
wait_on_run design_1_uart_axifull_0_3_synth_1
[Mon Jul 31 16:02:58 2023] Waiting for design_1_uart_axifull_0_3_synth_1 to finish...
[Mon Jul 31 16:03:03 2023] Waiting for design_1_uart_axifull_0_3_synth_1 to finish...
[Mon Jul 31 16:03:08 2023] Waiting for design_1_uart_axifull_0_3_synth_1 to finish...
[Mon Jul 31 16:03:13 2023] Waiting for design_1_uart_axifull_0_3_synth_1 to finish...
[Mon Jul 31 16:03:23 2023] Waiting for design_1_uart_axifull_0_3_synth_1 to finish...

*** Running vivado
    with args -log design_1_uart_axifull_0_3.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_uart_axifull_0_3.tcl



****** Vivado v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source design_1_uart_axifull_0_3.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/mafassi/Desktop/13MHz_UART - Copie/Working UART at 13Mhz/ip_repo/LVDS_Buffer'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/mafassi/Desktop/13MHz_UART - Copie/Working UART at 13Mhz/ip_repo/uart_axifull_1.0'.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'c:/Users/mafassi/Desktop/ip_repo/my_custom_UART_1.0'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/mafassi/Downloads/fifo_ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2020.2/data/ip'.
Command: synth_design -top design_1_uart_axifull_0_3 -part xc7a15tcpg236-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a15t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a15t'
INFO: [Device 21-403] Loading part xc7a15tcpg236-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 18104
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1116.887 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'design_1_uart_axifull_0_3' [c:/Users/mafassi/Desktop/lastMODIF/Microblaze5.gen/sources_1/bd/design_1/ip/design_1_uart_axifull_0_3/synth/design_1_uart_axifull_0_3.vhd:120]
	Parameter C_S00_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S00_AXI_ADDR_WIDTH bound to: 4 - type: integer 
	Parameter C_S01_AXI_ID_WIDTH bound to: 0 - type: integer 
	Parameter C_S01_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S01_AXI_ADDR_WIDTH bound to: 10 - type: integer 
	Parameter C_S01_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter C_S01_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter C_S01_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter C_S01_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter C_S01_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter c_clkfreq bound to: 100000000 - type: integer 
	Parameter c_baudrate bound to: 115200 - type: integer 
	Parameter c_stopbit bound to: 2 - type: integer 
INFO: [Synth 8-3491] module 'uart_axifull_v1_0' declared at 'c:/Users/mafassi/Desktop/lastMODIF/Microblaze5.gen/sources_1/bd/design_1/ipshared/aba7/hdl/uart_axifull_v1_0.vhd:5' bound to instance 'U0' of component 'uart_axifull_v1_0' [c:/Users/mafassi/Desktop/lastMODIF/Microblaze5.gen/sources_1/bd/design_1/ip/design_1_uart_axifull_0_3/synth/design_1_uart_axifull_0_3.vhd:283]
INFO: [Synth 8-638] synthesizing module 'uart_axifull_v1_0' [c:/Users/mafassi/Desktop/lastMODIF/Microblaze5.gen/sources_1/bd/design_1/ipshared/aba7/hdl/uart_axifull_v1_0.vhd:111]
	Parameter c_clkfreq bound to: 100000000 - type: integer 
	Parameter c_baudrate bound to: 115200 - type: integer 
	Parameter c_stopbit bound to: 2 - type: integer 
	Parameter C_S00_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S00_AXI_ADDR_WIDTH bound to: 4 - type: integer 
	Parameter C_S01_AXI_ID_WIDTH bound to: 0 - type: integer 
	Parameter C_S01_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S01_AXI_ADDR_WIDTH bound to: 10 - type: integer 
	Parameter C_S01_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter C_S01_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter C_S01_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter C_S01_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter C_S01_AXI_BUSER_WIDTH bound to: 0 - type: integer 
WARNING: [Synth 8-506] null port 's01_axi_awid' ignored [c:/Users/mafassi/Desktop/lastMODIF/Microblaze5.gen/sources_1/bd/design_1/ipshared/aba7/hdl/uart_axifull_v1_0.vhd:64]
WARNING: [Synth 8-506] null port 's01_axi_awuser' ignored [c:/Users/mafassi/Desktop/lastMODIF/Microblaze5.gen/sources_1/bd/design_1/ipshared/aba7/hdl/uart_axifull_v1_0.vhd:74]
WARNING: [Synth 8-506] null port 's01_axi_wuser' ignored [c:/Users/mafassi/Desktop/lastMODIF/Microblaze5.gen/sources_1/bd/design_1/ipshared/aba7/hdl/uart_axifull_v1_0.vhd:80]
WARNING: [Synth 8-506] null port 's01_axi_bid' ignored [c:/Users/mafassi/Desktop/lastMODIF/Microblaze5.gen/sources_1/bd/design_1/ipshared/aba7/hdl/uart_axifull_v1_0.vhd:83]
WARNING: [Synth 8-506] null port 's01_axi_buser' ignored [c:/Users/mafassi/Desktop/lastMODIF/Microblaze5.gen/sources_1/bd/design_1/ipshared/aba7/hdl/uart_axifull_v1_0.vhd:85]
WARNING: [Synth 8-506] null port 's01_axi_arid' ignored [c:/Users/mafassi/Desktop/lastMODIF/Microblaze5.gen/sources_1/bd/design_1/ipshared/aba7/hdl/uart_axifull_v1_0.vhd:88]
WARNING: [Synth 8-506] null port 's01_axi_aruser' ignored [c:/Users/mafassi/Desktop/lastMODIF/Microblaze5.gen/sources_1/bd/design_1/ipshared/aba7/hdl/uart_axifull_v1_0.vhd:98]
WARNING: [Synth 8-506] null port 's01_axi_rid' ignored [c:/Users/mafassi/Desktop/lastMODIF/Microblaze5.gen/sources_1/bd/design_1/ipshared/aba7/hdl/uart_axifull_v1_0.vhd:101]
WARNING: [Synth 8-506] null port 's01_axi_ruser' ignored [c:/Users/mafassi/Desktop/lastMODIF/Microblaze5.gen/sources_1/bd/design_1/ipshared/aba7/hdl/uart_axifull_v1_0.vhd:105]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'uart_axifull_v1_0_S00_AXI' declared at 'c:/Users/mafassi/Desktop/lastMODIF/Microblaze5.gen/sources_1/bd/design_1/ipshared/aba7/hdl/uart_axifull_v1_0_S00_AXI.vhd:5' bound to instance 'uart_axifull_v1_0_S00_AXI_inst' of component 'uart_axifull_v1_0_S00_AXI' [c:/Users/mafassi/Desktop/lastMODIF/Microblaze5.gen/sources_1/bd/design_1/ipshared/aba7/hdl/uart_axifull_v1_0.vhd:230]
INFO: [Synth 8-638] synthesizing module 'uart_axifull_v1_0_S00_AXI' [c:/Users/mafassi/Desktop/lastMODIF/Microblaze5.gen/sources_1/bd/design_1/ipshared/aba7/hdl/uart_axifull_v1_0_S00_AXI.vhd:90]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-226] default block is never used [c:/Users/mafassi/Desktop/lastMODIF/Microblaze5.gen/sources_1/bd/design_1/ipshared/aba7/hdl/uart_axifull_v1_0_S00_AXI.vhd:233]
INFO: [Synth 8-226] default block is never used [c:/Users/mafassi/Desktop/lastMODIF/Microblaze5.gen/sources_1/bd/design_1/ipshared/aba7/hdl/uart_axifull_v1_0_S00_AXI.vhd:363]
INFO: [Synth 8-256] done synthesizing module 'uart_axifull_v1_0_S00_AXI' (1#1) [c:/Users/mafassi/Desktop/lastMODIF/Microblaze5.gen/sources_1/bd/design_1/ipshared/aba7/hdl/uart_axifull_v1_0_S00_AXI.vhd:90]
	Parameter c_clkfreq bound to: 100000000 - type: integer 
	Parameter c_baudrate bound to: 115200 - type: integer 
	Parameter c_stopbit bound to: 2 - type: integer 
	Parameter C_S_AXI_ID_WIDTH bound to: 0 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 10 - type: integer 
	Parameter C_S_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter C_S_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter C_S_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter C_S_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter C_S_AXI_BUSER_WIDTH bound to: 0 - type: integer 
WARNING: [Synth 8-506] null port 'S_AXI_AWID' ignored [c:/Users/mafassi/Desktop/lastMODIF/Microblaze5.gen/sources_1/bd/design_1/ipshared/aba7/hdl/uart_axifull_v1_0.vhd:180]
WARNING: [Synth 8-506] null port 'S_AXI_AWUSER' ignored [c:/Users/mafassi/Desktop/lastMODIF/Microblaze5.gen/sources_1/bd/design_1/ipshared/aba7/hdl/uart_axifull_v1_0.vhd:190]
WARNING: [Synth 8-506] null port 'S_AXI_WUSER' ignored [c:/Users/mafassi/Desktop/lastMODIF/Microblaze5.gen/sources_1/bd/design_1/ipshared/aba7/hdl/uart_axifull_v1_0.vhd:196]
WARNING: [Synth 8-506] null port 'S_AXI_BID' ignored [c:/Users/mafassi/Desktop/lastMODIF/Microblaze5.gen/sources_1/bd/design_1/ipshared/aba7/hdl/uart_axifull_v1_0.vhd:199]
WARNING: [Synth 8-506] null port 'S_AXI_BUSER' ignored [c:/Users/mafassi/Desktop/lastMODIF/Microblaze5.gen/sources_1/bd/design_1/ipshared/aba7/hdl/uart_axifull_v1_0.vhd:201]
WARNING: [Synth 8-506] null port 'S_AXI_ARID' ignored [c:/Users/mafassi/Desktop/lastMODIF/Microblaze5.gen/sources_1/bd/design_1/ipshared/aba7/hdl/uart_axifull_v1_0.vhd:204]
WARNING: [Synth 8-506] null port 'S_AXI_ARUSER' ignored [c:/Users/mafassi/Desktop/lastMODIF/Microblaze5.gen/sources_1/bd/design_1/ipshared/aba7/hdl/uart_axifull_v1_0.vhd:214]
WARNING: [Synth 8-506] null port 'S_AXI_RID' ignored [c:/Users/mafassi/Desktop/lastMODIF/Microblaze5.gen/sources_1/bd/design_1/ipshared/aba7/hdl/uart_axifull_v1_0.vhd:217]
WARNING: [Synth 8-506] null port 'S_AXI_RUSER' ignored [c:/Users/mafassi/Desktop/lastMODIF/Microblaze5.gen/sources_1/bd/design_1/ipshared/aba7/hdl/uart_axifull_v1_0.vhd:221]
INFO: [Synth 8-3491] module 'uart_axifull_v1_0_S01_AXI' declared at 'c:/Users/mafassi/Desktop/lastMODIF/Microblaze5.gen/sources_1/bd/design_1/ipshared/aba7/hdl/uart_axifull_v1_0_S01_AXI.vhd:5' bound to instance 'uart_axifull_v1_0_S01_AXI_inst' of component 'uart_axifull_v1_0_S01_AXI' [c:/Users/mafassi/Desktop/lastMODIF/Microblaze5.gen/sources_1/bd/design_1/ipshared/aba7/hdl/uart_axifull_v1_0.vhd:265]
INFO: [Synth 8-638] synthesizing module 'uart_axifull_v1_0_S01_AXI' [c:/Users/mafassi/Desktop/lastMODIF/Microblaze5.gen/sources_1/bd/design_1/ipshared/aba7/hdl/uart_axifull_v1_0_S01_AXI.vhd:177]
	Parameter c_clkfreq bound to: 100000000 - type: integer 
	Parameter c_baudrate bound to: 115200 - type: integer 
	Parameter c_stopbit bound to: 2 - type: integer 
	Parameter C_S_AXI_ID_WIDTH bound to: 0 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 10 - type: integer 
	Parameter C_S_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter C_S_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter C_S_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter C_S_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter C_S_AXI_BUSER_WIDTH bound to: 0 - type: integer 
WARNING: [Synth 8-506] null port 'S_AXI_AWID' ignored [c:/Users/mafassi/Desktop/lastMODIF/Microblaze5.gen/sources_1/bd/design_1/ipshared/aba7/hdl/uart_axifull_v1_0_S01_AXI.vhd:49]
WARNING: [Synth 8-506] null port 'S_AXI_AWUSER' ignored [c:/Users/mafassi/Desktop/lastMODIF/Microblaze5.gen/sources_1/bd/design_1/ipshared/aba7/hdl/uart_axifull_v1_0_S01_AXI.vhd:76]
WARNING: [Synth 8-506] null port 'S_AXI_WUSER' ignored [c:/Users/mafassi/Desktop/lastMODIF/Microblaze5.gen/sources_1/bd/design_1/ipshared/aba7/hdl/uart_axifull_v1_0_S01_AXI.vhd:95]
WARNING: [Synth 8-506] null port 'S_AXI_BID' ignored [c:/Users/mafassi/Desktop/lastMODIF/Microblaze5.gen/sources_1/bd/design_1/ipshared/aba7/hdl/uart_axifull_v1_0_S01_AXI.vhd:104]
WARNING: [Synth 8-506] null port 'S_AXI_BUSER' ignored [c:/Users/mafassi/Desktop/lastMODIF/Microblaze5.gen/sources_1/bd/design_1/ipshared/aba7/hdl/uart_axifull_v1_0_S01_AXI.vhd:109]
WARNING: [Synth 8-506] null port 'S_AXI_ARID' ignored [c:/Users/mafassi/Desktop/lastMODIF/Microblaze5.gen/sources_1/bd/design_1/ipshared/aba7/hdl/uart_axifull_v1_0_S01_AXI.vhd:118]
WARNING: [Synth 8-506] null port 'S_AXI_ARUSER' ignored [c:/Users/mafassi/Desktop/lastMODIF/Microblaze5.gen/sources_1/bd/design_1/ipshared/aba7/hdl/uart_axifull_v1_0_S01_AXI.vhd:146]
WARNING: [Synth 8-506] null port 'S_AXI_RID' ignored [c:/Users/mafassi/Desktop/lastMODIF/Microblaze5.gen/sources_1/bd/design_1/ipshared/aba7/hdl/uart_axifull_v1_0_S01_AXI.vhd:157]
WARNING: [Synth 8-506] null port 'S_AXI_RUSER' ignored [c:/Users/mafassi/Desktop/lastMODIF/Microblaze5.gen/sources_1/bd/design_1/ipshared/aba7/hdl/uart_axifull_v1_0_S01_AXI.vhd:167]
WARNING: [Synth 8-6774] Null subtype or type declaration found [c:/Users/mafassi/Desktop/lastMODIF/Microblaze5.gen/sources_1/bd/design_1/ipshared/aba7/hdl/uart_axifull_v1_0_S01_AXI.vhd:184]
WARNING: [Synth 8-6774] Null subtype or type declaration found [c:/Users/mafassi/Desktop/lastMODIF/Microblaze5.gen/sources_1/bd/design_1/ipshared/aba7/hdl/uart_axifull_v1_0_S01_AXI.vhd:191]
	Parameter c_clkfreq bound to: 100000000 - type: integer 
	Parameter c_baudrate bound to: 115200 - type: integer 
	Parameter c_stopbit bound to: 2 - type: integer 
INFO: [Synth 8-3491] module 'uart_tx' declared at 'c:/Users/mafassi/Desktop/lastMODIF/Microblaze5.gen/sources_1/bd/design_1/ipshared/aba7/hdl/uart_tx.vhd:6' bound to instance 'I_UART_TX' of component 'uart_tx' [c:/Users/mafassi/Desktop/lastMODIF/Microblaze5.gen/sources_1/bd/design_1/ipshared/aba7/hdl/uart_axifull_v1_0_S01_AXI.vhd:600]
INFO: [Synth 8-638] synthesizing module 'uart_tx' [c:/Users/mafassi/Desktop/lastMODIF/Microblaze5.gen/sources_1/bd/design_1/ipshared/aba7/hdl/uart_tx.vhd:21]
	Parameter c_clkfreq bound to: 100000000 - type: integer 
	Parameter c_baudrate bound to: 115200 - type: integer 
	Parameter c_stopbit bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'uart_tx' (2#1) [c:/Users/mafassi/Desktop/lastMODIF/Microblaze5.gen/sources_1/bd/design_1/ipshared/aba7/hdl/uart_tx.vhd:21]
INFO: [Synth 8-256] done synthesizing module 'uart_axifull_v1_0_S01_AXI' (3#1) [c:/Users/mafassi/Desktop/lastMODIF/Microblaze5.gen/sources_1/bd/design_1/ipshared/aba7/hdl/uart_axifull_v1_0_S01_AXI.vhd:177]
WARNING: [Synth 8-6778] Component port with null array found, Will be ignored [c:/Users/mafassi/Desktop/lastMODIF/Microblaze5.gen/sources_1/bd/design_1/ipshared/aba7/hdl/uart_axifull_v1_0.vhd:289]
WARNING: [Synth 8-6778] Component port with null array found, Will be ignored [c:/Users/mafassi/Desktop/lastMODIF/Microblaze5.gen/sources_1/bd/design_1/ipshared/aba7/hdl/uart_axifull_v1_0.vhd:300]
WARNING: [Synth 8-6778] Component port with null array found, Will be ignored [c:/Users/mafassi/Desktop/lastMODIF/Microblaze5.gen/sources_1/bd/design_1/ipshared/aba7/hdl/uart_axifull_v1_0.vhd:306]
WARNING: [Synth 8-6778] Component port with null array found, Will be ignored [c:/Users/mafassi/Desktop/lastMODIF/Microblaze5.gen/sources_1/bd/design_1/ipshared/aba7/hdl/uart_axifull_v1_0.vhd:309]
WARNING: [Synth 8-6778] Component port with null array found, Will be ignored [c:/Users/mafassi/Desktop/lastMODIF/Microblaze5.gen/sources_1/bd/design_1/ipshared/aba7/hdl/uart_axifull_v1_0.vhd:311]
WARNING: [Synth 8-6778] Component port with null array found, Will be ignored [c:/Users/mafassi/Desktop/lastMODIF/Microblaze5.gen/sources_1/bd/design_1/ipshared/aba7/hdl/uart_axifull_v1_0.vhd:314]
WARNING: [Synth 8-6778] Component port with null array found, Will be ignored [c:/Users/mafassi/Desktop/lastMODIF/Microblaze5.gen/sources_1/bd/design_1/ipshared/aba7/hdl/uart_axifull_v1_0.vhd:324]
WARNING: [Synth 8-6778] Component port with null array found, Will be ignored [c:/Users/mafassi/Desktop/lastMODIF/Microblaze5.gen/sources_1/bd/design_1/ipshared/aba7/hdl/uart_axifull_v1_0.vhd:327]
WARNING: [Synth 8-6778] Component port with null array found, Will be ignored [c:/Users/mafassi/Desktop/lastMODIF/Microblaze5.gen/sources_1/bd/design_1/ipshared/aba7/hdl/uart_axifull_v1_0.vhd:331]
INFO: [Synth 8-256] done synthesizing module 'uart_axifull_v1_0' (4#1) [c:/Users/mafassi/Desktop/lastMODIF/Microblaze5.gen/sources_1/bd/design_1/ipshared/aba7/hdl/uart_axifull_v1_0.vhd:111]
INFO: [Synth 8-256] done synthesizing module 'design_1_uart_axifull_0_3' (5#1) [c:/Users/mafassi/Desktop/lastMODIF/Microblaze5.gen/sources_1/bd/design_1/ip/design_1_uart_axifull_0_3/synth/design_1_uart_axifull_0_3.vhd:120]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1155.160 ; gain = 38.273
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1155.160 ; gain = 38.273
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1155.160 ; gain = 38.273
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.015 . Memory (MB): peak = 1155.160 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1254.590 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.026 . Memory (MB): peak = 1254.590 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1254.590 ; gain = 137.703
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a15tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1254.590 ; gain = 137.703
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1254.590 ; gain = 137.703
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'uart_tx'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  s_idle |                               00 |                               00
                 s_start |                               01 |                               01
                  s_data |                               10 |                               10
                  s_stop |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'uart_tx'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1254.590 ; gain = 137.703
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   32 Bit       Adders := 1     
	   2 Input   17 Bit       Adders := 1     
	   3 Input   17 Bit       Adders := 2     
	   2 Input   15 Bit       Adders := 3     
	   2 Input   10 Bit       Adders := 1     
	   2 Input    8 Bit       Adders := 2     
	   2 Input    3 Bit       Adders := 1     
+---XORs : 
	   2 Input     17 Bit         XORs := 2     
+---Registers : 
	               32 Bit    Registers := 7     
	               17 Bit    Registers := 6     
	               15 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                8 Bit    Registers := 14    
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 6     
	                1 Bit    Registers := 19    
+---RAMs : 
	              50K Bit	(6501 X 8 bit)          RAMs := 4     
+---Muxes : 
	   2 Input   32 Bit        Muxes := 8     
	   4 Input   32 Bit        Muxes := 4     
	   4 Input   17 Bit        Muxes := 4     
	   2 Input   17 Bit        Muxes := 6     
	   2 Input   15 Bit        Muxes := 3     
	   2 Input   13 Bit        Muxes := 2     
	   4 Input   10 Bit        Muxes := 1     
	   2 Input    3 Bit        Muxes := 1     
	   4 Input    3 Bit        Muxes := 1     
	   4 Input    2 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 45    
	   4 Input    1 Bit        Muxes := 8     
	   3 Input    1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 45 (col length:60)
BRAMs: 50 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 1254.590 ; gain = 137.703
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Block RAM: Preliminary Mapping	Report (see note below)
+--------------------------+-----------------------------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name               | RTL Object                                                                  | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+--------------------------+-----------------------------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|design_1_uart_axifull_0_3 | U0/uart_axifull_v1_0_S01_AXI_inst/BRAM_GEN[0].BYTE_BRAM_GEN[0].byte_ram_reg | 6 K x 8(READ_FIRST)    | W | R | 6 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 0      | 2      | 
|design_1_uart_axifull_0_3 | U0/uart_axifull_v1_0_S01_AXI_inst/BRAM_GEN[0].BYTE_BRAM_GEN[1].byte_ram_reg | 6 K x 8(READ_FIRST)    | W | R | 6 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 0      | 2      | 
|design_1_uart_axifull_0_3 | U0/uart_axifull_v1_0_S01_AXI_inst/BRAM_GEN[0].BYTE_BRAM_GEN[2].byte_ram_reg | 6 K x 8(READ_FIRST)    | W | R | 6 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 0      | 2      | 
|design_1_uart_axifull_0_3 | U0/uart_axifull_v1_0_S01_AXI_inst/BRAM_GEN[0].BYTE_BRAM_GEN[3].byte_ram_reg | 6 K x 8(READ_FIRST)    | W | R | 6 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 0      | 2      | 
+--------------------------+-----------------------------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 1254.590 ; gain = 137.703
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 1254.590 ; gain = 137.703
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping	Report
+--------------------------+-----------------------------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name               | RTL Object                                                                  | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+--------------------------+-----------------------------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|design_1_uart_axifull_0_3 | U0/uart_axifull_v1_0_S01_AXI_inst/BRAM_GEN[0].BYTE_BRAM_GEN[0].byte_ram_reg | 6 K x 8(READ_FIRST)    | W | R | 6 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 0      | 2      | 
|design_1_uart_axifull_0_3 | U0/uart_axifull_v1_0_S01_AXI_inst/BRAM_GEN[0].BYTE_BRAM_GEN[1].byte_ram_reg | 6 K x 8(READ_FIRST)    | W | R | 6 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 0      | 2      | 
|design_1_uart_axifull_0_3 | U0/uart_axifull_v1_0_S01_AXI_inst/BRAM_GEN[0].BYTE_BRAM_GEN[2].byte_ram_reg | 6 K x 8(READ_FIRST)    | W | R | 6 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 0      | 2      | 
|design_1_uart_axifull_0_3 | U0/uart_axifull_v1_0_S01_AXI_inst/BRAM_GEN[0].BYTE_BRAM_GEN[3].byte_ram_reg | 6 K x 8(READ_FIRST)    | W | R | 6 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 0      | 2      | 
+--------------------------+-----------------------------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-7052] The timing for the instance U0/uart_axifull_v1_0_S01_AXI_inst/BRAM_GEN[0].BYTE_BRAM_GEN[0].byte_ram_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U0/uart_axifull_v1_0_S01_AXI_inst/BRAM_GEN[0].BYTE_BRAM_GEN[0].byte_ram_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U0/uart_axifull_v1_0_S01_AXI_inst/BRAM_GEN[0].BYTE_BRAM_GEN[0].byte_ram_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U0/uart_axifull_v1_0_S01_AXI_inst/BRAM_GEN[0].BYTE_BRAM_GEN[0].byte_ram_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U0/uart_axifull_v1_0_S01_AXI_inst/BRAM_GEN[0].BYTE_BRAM_GEN[1].byte_ram_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U0/uart_axifull_v1_0_S01_AXI_inst/BRAM_GEN[0].BYTE_BRAM_GEN[1].byte_ram_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U0/uart_axifull_v1_0_S01_AXI_inst/BRAM_GEN[0].BYTE_BRAM_GEN[1].byte_ram_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U0/uart_axifull_v1_0_S01_AXI_inst/BRAM_GEN[0].BYTE_BRAM_GEN[1].byte_ram_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U0/uart_axifull_v1_0_S01_AXI_inst/BRAM_GEN[0].BYTE_BRAM_GEN[2].byte_ram_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U0/uart_axifull_v1_0_S01_AXI_inst/BRAM_GEN[0].BYTE_BRAM_GEN[2].byte_ram_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U0/uart_axifull_v1_0_S01_AXI_inst/BRAM_GEN[0].BYTE_BRAM_GEN[2].byte_ram_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U0/uart_axifull_v1_0_S01_AXI_inst/BRAM_GEN[0].BYTE_BRAM_GEN[2].byte_ram_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U0/uart_axifull_v1_0_S01_AXI_inst/BRAM_GEN[0].BYTE_BRAM_GEN[3].byte_ram_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U0/uart_axifull_v1_0_S01_AXI_inst/BRAM_GEN[0].BYTE_BRAM_GEN[3].byte_ram_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U0/uart_axifull_v1_0_S01_AXI_inst/BRAM_GEN[0].BYTE_BRAM_GEN[3].byte_ram_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U0/uart_axifull_v1_0_S01_AXI_inst/BRAM_GEN[0].BYTE_BRAM_GEN[3].byte_ram_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 1258.215 ; gain = 141.328
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 1267.188 ; gain = 150.301
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 1267.188 ; gain = 150.301
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 1267.188 ; gain = 150.301
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 1267.188 ; gain = 150.301
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 1267.188 ; gain = 150.301
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 1267.188 ; gain = 150.301
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |CARRY4   |    33|
|2     |LUT1     |     5|
|3     |LUT2     |    34|
|4     |LUT3     |    41|
|5     |LUT4     |   136|
|6     |LUT5     |    64|
|7     |LUT6     |   115|
|8     |RAMB36E1 |     8|
|9     |FDRE     |   433|
|10    |FDSE     |     3|
+------+---------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 1267.188 ; gain = 150.301
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:10 ; elapsed = 00:00:15 . Memory (MB): peak = 1267.188 ; gain = 50.871
Synthesis Optimization Complete : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 1267.188 ; gain = 150.301
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.014 . Memory (MB): peak = 1279.211 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 41 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1279.211 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
53 Infos, 39 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:18 ; elapsed = 00:00:21 . Memory (MB): peak = 1279.211 ; gain = 162.324
INFO: [Common 17-1381] The checkpoint 'C:/Users/mafassi/Desktop/lastMODIF/Microblaze5.runs/design_1_uart_axifull_0_3_synth_1/design_1_uart_axifull_0_3.dcp' has been generated.
WARNING: [Common 17-576] 'use_project_ipc' is deprecated. This option is deprecated and no longer used.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP design_1_uart_axifull_0_3, cache-ID = 01c73f9512a4df97
INFO: [Coretcl 2-1174] Renamed 4 cell refs.
INFO: [Common 17-1381] The checkpoint 'C:/Users/mafassi/Desktop/lastMODIF/Microblaze5.runs/design_1_uart_axifull_0_3_synth_1/design_1_uart_axifull_0_3.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_1_uart_axifull_0_3_utilization_synth.rpt -pb design_1_uart_axifull_0_3_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon Jul 31 16:03:26 2023...
[Mon Jul 31 16:03:28 2023] design_1_uart_axifull_0_3_synth_1 finished
wait_on_run: Time (s): cpu = 00:00:02 ; elapsed = 00:00:30 . Memory (MB): peak = 1351.094 ; gain = 0.000
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/mafassi/Desktop/lastMODIF/Microblaze5.srcs/sources_1/bd/design_1/design_1.bd]
synth_design -rtl -rtl_skip_mlo -name rtl_1
Command: synth_design -rtl -rtl_skip_mlo -name rtl_1
Starting synth_design
Using part: xc7a15tcpg236-1
Top: design_1_wrapper
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1599.137 ; gain = 248.043
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'design_1_wrapper' [C:/Users/mafassi/Desktop/lastMODIF/Microblaze5.gen/sources_1/bd/design_1/hdl/design_1_wrapper.vhd:28]
INFO: [Synth 8-3491] module 'design_1' declared at 'c:/Users/mafassi/Desktop/lastMODIF/Microblaze5.gen/sources_1/bd/design_1/synth/design_1.vhd:2402' bound to instance 'design_1_i' of component 'design_1' [C:/Users/mafassi/Desktop/lastMODIF/Microblaze5.gen/sources_1/bd/design_1/hdl/design_1_wrapper.vhd:76]
INFO: [Synth 8-638] synthesizing module 'design_1' [c:/Users/mafassi/Desktop/lastMODIF/Microblaze5.gen/sources_1/bd/design_1/synth/design_1.vhd:2430]
INFO: [Synth 8-3491] module 'design_1_LVDS_Transmitter_0_0' declared at 'C:/Users/mafassi/Desktop/lastMODIF/.Xil/Vivado-20040-SIREN-801/realtime/design_1_LVDS_Transmitter_0_0_stub.vhdl:5' bound to instance 'LVDS_Transmitter_0' of component 'design_1_LVDS_Transmitter_0_0' [c:/Users/mafassi/Desktop/lastMODIF/Microblaze5.gen/sources_1/bd/design_1/synth/design_1.vhd:2907]
INFO: [Synth 8-638] synthesizing module 'design_1_LVDS_Transmitter_0_0' [C:/Users/mafassi/Desktop/lastMODIF/.Xil/Vivado-20040-SIREN-801/realtime/design_1_LVDS_Transmitter_0_0_stub.vhdl:14]
INFO: [Synth 8-3491] module 'design_1_axi_quad_spi_0_0' declared at 'C:/Users/mafassi/Desktop/lastMODIF/.Xil/Vivado-20040-SIREN-801/realtime/design_1_axi_quad_spi_0_0_stub.vhdl:5' bound to instance 'axi_quad_spi_0' of component 'design_1_axi_quad_spi_0_0' [c:/Users/mafassi/Desktop/lastMODIF/Microblaze5.gen/sources_1/bd/design_1/synth/design_1.vhd:2913]
INFO: [Synth 8-638] synthesizing module 'design_1_axi_quad_spi_0_0' [C:/Users/mafassi/Desktop/lastMODIF/.Xil/Vivado-20040-SIREN-801/realtime/design_1_axi_quad_spi_0_0_stub.vhdl:51]
INFO: [Synth 8-3491] module 'design_1_clk_wiz_1_0' declared at 'C:/Users/mafassi/Desktop/lastMODIF/.Xil/Vivado-20040-SIREN-801/realtime/design_1_clk_wiz_1_0_stub.vhdl:5' bound to instance 'clk_wiz_1' of component 'design_1_clk_wiz_1_0' [c:/Users/mafassi/Desktop/lastMODIF/Microblaze5.gen/sources_1/bd/design_1/synth/design_1.vhd:2956]
INFO: [Synth 8-638] synthesizing module 'design_1_clk_wiz_1_0' [C:/Users/mafassi/Desktop/lastMODIF/.Xil/Vivado-20040-SIREN-801/realtime/design_1_clk_wiz_1_0_stub.vhdl:16]
INFO: [Synth 8-3491] module 'design_1_mdm_1_0' declared at 'C:/Users/mafassi/Desktop/lastMODIF/.Xil/Vivado-20040-SIREN-801/realtime/design_1_mdm_1_0_stub.vhdl:5' bound to instance 'mdm_1' of component 'design_1_mdm_1_0' [c:/Users/mafassi/Desktop/lastMODIF/Microblaze5.gen/sources_1/bd/design_1/synth/design_1.vhd:2964]
INFO: [Synth 8-638] synthesizing module 'design_1_mdm_1_0' [C:/Users/mafassi/Desktop/lastMODIF/.Xil/Vivado-20040-SIREN-801/realtime/design_1_mdm_1_0_stub.vhdl:21]
INFO: [Synth 8-3491] module 'design_1_microblaze_0_0' declared at 'C:/Users/mafassi/Desktop/lastMODIF/.Xil/Vivado-20040-SIREN-801/realtime/design_1_microblaze_0_0_stub.vhdl:5' bound to instance 'microblaze_0' of component 'design_1_microblaze_0_0' [c:/Users/mafassi/Desktop/lastMODIF/Microblaze5.gen/sources_1/bd/design_1/synth/design_1.vhd:2977]
INFO: [Synth 8-638] synthesizing module 'design_1_microblaze_0_0' [C:/Users/mafassi/Desktop/lastMODIF/.Xil/Vivado-20040-SIREN-801/realtime/design_1_microblaze_0_0_stub.vhdl:63]
INFO: [Synth 8-3491] module 'design_1_microblaze_0_axi_intc_0' declared at 'C:/Users/mafassi/Desktop/lastMODIF/.Xil/Vivado-20040-SIREN-801/realtime/design_1_microblaze_0_axi_intc_0_stub.vhdl:5' bound to instance 'microblaze_0_axi_intc' of component 'design_1_microblaze_0_axi_intc_0' [c:/Users/mafassi/Desktop/lastMODIF/Microblaze5.gen/sources_1/bd/design_1/synth/design_1.vhd:3063]
INFO: [Synth 8-638] synthesizing module 'design_1_microblaze_0_axi_intc_0' [C:/Users/mafassi/Desktop/lastMODIF/.Xil/Vivado-20040-SIREN-801/realtime/design_1_microblaze_0_axi_intc_0_stub.vhdl:36]
INFO: [Synth 8-638] synthesizing module 'design_1_microblaze_0_axi_periph_1' [c:/Users/mafassi/Desktop/lastMODIF/Microblaze5.gen/sources_1/bd/design_1/synth/design_1.vhd:1553]
INFO: [Synth 8-638] synthesizing module 'm00_couplers_imp_8RVYHO' [c:/Users/mafassi/Desktop/lastMODIF/Microblaze5.gen/sources_1/bd/design_1/synth/design_1.vhd:57]
INFO: [Synth 8-256] done synthesizing module 'm00_couplers_imp_8RVYHO' (1#1) [c:/Users/mafassi/Desktop/lastMODIF/Microblaze5.gen/sources_1/bd/design_1/synth/design_1.vhd:57]
INFO: [Synth 8-638] synthesizing module 'm01_couplers_imp_1UTB3Y5' [c:/Users/mafassi/Desktop/lastMODIF/Microblaze5.gen/sources_1/bd/design_1/synth/design_1.vhd:162]
INFO: [Synth 8-256] done synthesizing module 'm01_couplers_imp_1UTB3Y5' (2#1) [c:/Users/mafassi/Desktop/lastMODIF/Microblaze5.gen/sources_1/bd/design_1/synth/design_1.vhd:162]
INFO: [Synth 8-638] synthesizing module 'm02_couplers_imp_7ANRHB' [c:/Users/mafassi/Desktop/lastMODIF/Microblaze5.gen/sources_1/bd/design_1/synth/design_1.vhd:273]
INFO: [Synth 8-256] done synthesizing module 'm02_couplers_imp_7ANRHB' (3#1) [c:/Users/mafassi/Desktop/lastMODIF/Microblaze5.gen/sources_1/bd/design_1/synth/design_1.vhd:273]
INFO: [Synth 8-638] synthesizing module 'm03_couplers_imp_1W07O72' [c:/Users/mafassi/Desktop/lastMODIF/Microblaze5.gen/sources_1/bd/design_1/synth/design_1.vhd:380]
INFO: [Synth 8-256] done synthesizing module 'm03_couplers_imp_1W07O72' (4#1) [c:/Users/mafassi/Desktop/lastMODIF/Microblaze5.gen/sources_1/bd/design_1/synth/design_1.vhd:380]
INFO: [Synth 8-638] synthesizing module 'm04_couplers_imp_5LX7BU' [c:/Users/mafassi/Desktop/lastMODIF/Microblaze5.gen/sources_1/bd/design_1/synth/design_1.vhd:501]
INFO: [Synth 8-3491] module 'design_1_auto_pc_0' declared at 'C:/Users/mafassi/Desktop/lastMODIF/.Xil/Vivado-20040-SIREN-801/realtime/design_1_auto_pc_0_stub.vhdl:5' bound to instance 'auto_pc' of component 'design_1_auto_pc_0' [c:/Users/mafassi/Desktop/lastMODIF/Microblaze5.gen/sources_1/bd/design_1/synth/design_1.vhd:675]
INFO: [Synth 8-638] synthesizing module 'design_1_auto_pc_0' [C:/Users/mafassi/Desktop/lastMODIF/.Xil/Vivado-20040-SIREN-801/realtime/design_1_auto_pc_0_stub.vhdl:67]
INFO: [Synth 8-256] done synthesizing module 'm04_couplers_imp_5LX7BU' (5#1) [c:/Users/mafassi/Desktop/lastMODIF/Microblaze5.gen/sources_1/bd/design_1/synth/design_1.vhd:501]
INFO: [Synth 8-638] synthesizing module 's00_couplers_imp_1RZP34U' [c:/Users/mafassi/Desktop/lastMODIF/Microblaze5.gen/sources_1/bd/design_1/synth/design_1.vhd:1344]
INFO: [Synth 8-256] done synthesizing module 's00_couplers_imp_1RZP34U' (6#1) [c:/Users/mafassi/Desktop/lastMODIF/Microblaze5.gen/sources_1/bd/design_1/synth/design_1.vhd:1344]
INFO: [Synth 8-3491] module 'design_1_xbar_0' declared at 'C:/Users/mafassi/Desktop/lastMODIF/.Xil/Vivado-20040-SIREN-801/realtime/design_1_xbar_0_stub.vhdl:5' bound to instance 'xbar' of component 'design_1_xbar_0' [c:/Users/mafassi/Desktop/lastMODIF/Microblaze5.gen/sources_1/bd/design_1/synth/design_1.vhd:2245]
INFO: [Synth 8-638] synthesizing module 'design_1_xbar_0' [C:/Users/mafassi/Desktop/lastMODIF/.Xil/Vivado-20040-SIREN-801/realtime/design_1_xbar_0_stub.vhdl:51]
INFO: [Synth 8-256] done synthesizing module 'design_1_microblaze_0_axi_periph_1' (7#1) [c:/Users/mafassi/Desktop/lastMODIF/Microblaze5.gen/sources_1/bd/design_1/synth/design_1.vhd:1553]
INFO: [Synth 8-638] synthesizing module 'microblaze_0_local_memory_imp_1K0VQXK' [c:/Users/mafassi/Desktop/lastMODIF/Microblaze5.gen/sources_1/bd/design_1/synth/design_1.vhd:765]
INFO: [Synth 8-3491] module 'design_1_dlmb_bram_if_cntlr_0' declared at 'C:/Users/mafassi/Desktop/lastMODIF/.Xil/Vivado-20040-SIREN-801/realtime/design_1_dlmb_bram_if_cntlr_0_stub.vhdl:5' bound to instance 'dlmb_bram_if_cntlr' of component 'design_1_dlmb_bram_if_cntlr_0' [c:/Users/mafassi/Desktop/lastMODIF/Microblaze5.gen/sources_1/bd/design_1/synth/design_1.vhd:979]
INFO: [Synth 8-638] synthesizing module 'design_1_dlmb_bram_if_cntlr_0' [C:/Users/mafassi/Desktop/lastMODIF/.Xil/Vivado-20040-SIREN-801/realtime/design_1_dlmb_bram_if_cntlr_0_stub.vhdl:31]
INFO: [Synth 8-3491] module 'design_1_dlmb_v10_0' declared at 'C:/Users/mafassi/Desktop/lastMODIF/.Xil/Vivado-20040-SIREN-801/realtime/design_1_dlmb_v10_0_stub.vhdl:5' bound to instance 'dlmb_v10' of component 'design_1_dlmb_v10_0' [c:/Users/mafassi/Desktop/lastMODIF/Microblaze5.gen/sources_1/bd/design_1/synth/design_1.vhd:1033]
INFO: [Synth 8-638] synthesizing module 'design_1_dlmb_v10_0' [C:/Users/mafassi/Desktop/lastMODIF/.Xil/Vivado-20040-SIREN-801/realtime/design_1_dlmb_v10_0_stub.vhdl:36]
INFO: [Synth 8-3491] module 'design_1_ilmb_bram_if_cntlr_0' declared at 'C:/Users/mafassi/Desktop/lastMODIF/.Xil/Vivado-20040-SIREN-801/realtime/design_1_ilmb_bram_if_cntlr_0_stub.vhdl:5' bound to instance 'ilmb_bram_if_cntlr' of component 'design_1_ilmb_bram_if_cntlr_0' [c:/Users/mafassi/Desktop/lastMODIF/Microblaze5.gen/sources_1/bd/design_1/synth/design_1.vhd:1061]
INFO: [Synth 8-638] synthesizing module 'design_1_ilmb_bram_if_cntlr_0' [C:/Users/mafassi/Desktop/lastMODIF/.Xil/Vivado-20040-SIREN-801/realtime/design_1_ilmb_bram_if_cntlr_0_stub.vhdl:31]
INFO: [Synth 8-3491] module 'design_1_ilmb_v10_0' declared at 'C:/Users/mafassi/Desktop/lastMODIF/.Xil/Vivado-20040-SIREN-801/realtime/design_1_ilmb_v10_0_stub.vhdl:5' bound to instance 'ilmb_v10' of component 'design_1_ilmb_v10_0' [c:/Users/mafassi/Desktop/lastMODIF/Microblaze5.gen/sources_1/bd/design_1/synth/design_1.vhd:1115]
INFO: [Synth 8-638] synthesizing module 'design_1_ilmb_v10_0' [C:/Users/mafassi/Desktop/lastMODIF/.Xil/Vivado-20040-SIREN-801/realtime/design_1_ilmb_v10_0_stub.vhdl:36]
INFO: [Synth 8-3491] module 'design_1_lmb_bram_0' declared at 'C:/Users/mafassi/Desktop/lastMODIF/.Xil/Vivado-20040-SIREN-801/realtime/design_1_lmb_bram_0_stub.vhdl:5' bound to instance 'lmb_bram' of component 'design_1_lmb_bram_0' [c:/Users/mafassi/Desktop/lastMODIF/Microblaze5.gen/sources_1/bd/design_1/synth/design_1.vhd:1143]
INFO: [Synth 8-638] synthesizing module 'design_1_lmb_bram_0' [C:/Users/mafassi/Desktop/lastMODIF/.Xil/Vivado-20040-SIREN-801/realtime/design_1_lmb_bram_0_stub.vhdl:27]
INFO: [Synth 8-256] done synthesizing module 'microblaze_0_local_memory_imp_1K0VQXK' (8#1) [c:/Users/mafassi/Desktop/lastMODIF/Microblaze5.gen/sources_1/bd/design_1/synth/design_1.vhd:765]
INFO: [Synth 8-3491] module 'design_1_microblaze_0_xlconcat_0' declared at 'c:/Users/mafassi/Desktop/lastMODIF/Microblaze5.gen/sources_1/bd/design_1/ip/design_1_microblaze_0_xlconcat_0/synth/design_1_microblaze_0_xlconcat_0.v:60' bound to instance 'microblaze_0_xlconcat' of component 'design_1_microblaze_0_xlconcat_0' [c:/Users/mafassi/Desktop/lastMODIF/Microblaze5.gen/sources_1/bd/design_1/synth/design_1.vhd:3259]
INFO: [Synth 8-6157] synthesizing module 'design_1_microblaze_0_xlconcat_0' [c:/Users/mafassi/Desktop/lastMODIF/Microblaze5.gen/sources_1/bd/design_1/ip/design_1_microblaze_0_xlconcat_0/synth/design_1_microblaze_0_xlconcat_0.v:60]
INFO: [Synth 8-6157] synthesizing module 'xlconcat_v2_1_4_xlconcat' [c:/Users/mafassi/Desktop/lastMODIF/Microblaze5.gen/sources_1/bd/design_1/ipshared/4b67/hdl/xlconcat_v2_1_vl_rfs.v:14]
	Parameter IN0_WIDTH bound to: 1 - type: integer 
	Parameter IN1_WIDTH bound to: 1 - type: integer 
	Parameter IN2_WIDTH bound to: 1 - type: integer 
	Parameter IN3_WIDTH bound to: 1 - type: integer 
	Parameter IN4_WIDTH bound to: 1 - type: integer 
	Parameter IN5_WIDTH bound to: 1 - type: integer 
	Parameter IN6_WIDTH bound to: 1 - type: integer 
	Parameter IN7_WIDTH bound to: 1 - type: integer 
	Parameter IN8_WIDTH bound to: 1 - type: integer 
	Parameter IN9_WIDTH bound to: 1 - type: integer 
	Parameter IN10_WIDTH bound to: 1 - type: integer 
	Parameter IN11_WIDTH bound to: 1 - type: integer 
	Parameter IN12_WIDTH bound to: 1 - type: integer 
	Parameter IN13_WIDTH bound to: 1 - type: integer 
	Parameter IN14_WIDTH bound to: 1 - type: integer 
	Parameter IN15_WIDTH bound to: 1 - type: integer 
	Parameter IN16_WIDTH bound to: 1 - type: integer 
	Parameter IN17_WIDTH bound to: 1 - type: integer 
	Parameter IN18_WIDTH bound to: 1 - type: integer 
	Parameter IN19_WIDTH bound to: 1 - type: integer 
	Parameter IN20_WIDTH bound to: 1 - type: integer 
	Parameter IN21_WIDTH bound to: 1 - type: integer 
	Parameter IN22_WIDTH bound to: 1 - type: integer 
	Parameter IN23_WIDTH bound to: 1 - type: integer 
	Parameter IN24_WIDTH bound to: 1 - type: integer 
	Parameter IN25_WIDTH bound to: 1 - type: integer 
	Parameter IN26_WIDTH bound to: 1 - type: integer 
	Parameter IN27_WIDTH bound to: 1 - type: integer 
	Parameter IN28_WIDTH bound to: 1 - type: integer 
	Parameter IN29_WIDTH bound to: 1 - type: integer 
	Parameter IN30_WIDTH bound to: 1 - type: integer 
	Parameter IN31_WIDTH bound to: 1 - type: integer 
	Parameter IN32_WIDTH bound to: 1 - type: integer 
	Parameter IN33_WIDTH bound to: 1 - type: integer 
	Parameter IN34_WIDTH bound to: 1 - type: integer 
	Parameter IN35_WIDTH bound to: 1 - type: integer 
	Parameter IN36_WIDTH bound to: 1 - type: integer 
	Parameter IN37_WIDTH bound to: 1 - type: integer 
	Parameter IN38_WIDTH bound to: 1 - type: integer 
	Parameter IN39_WIDTH bound to: 1 - type: integer 
	Parameter IN40_WIDTH bound to: 1 - type: integer 
	Parameter IN41_WIDTH bound to: 1 - type: integer 
	Parameter IN42_WIDTH bound to: 1 - type: integer 
	Parameter IN43_WIDTH bound to: 1 - type: integer 
	Parameter IN44_WIDTH bound to: 1 - type: integer 
	Parameter IN45_WIDTH bound to: 1 - type: integer 
	Parameter IN46_WIDTH bound to: 1 - type: integer 
	Parameter IN47_WIDTH bound to: 1 - type: integer 
	Parameter IN48_WIDTH bound to: 1 - type: integer 
	Parameter IN49_WIDTH bound to: 1 - type: integer 
	Parameter IN50_WIDTH bound to: 1 - type: integer 
	Parameter IN51_WIDTH bound to: 1 - type: integer 
	Parameter IN52_WIDTH bound to: 1 - type: integer 
	Parameter IN53_WIDTH bound to: 1 - type: integer 
	Parameter IN54_WIDTH bound to: 1 - type: integer 
	Parameter IN55_WIDTH bound to: 1 - type: integer 
	Parameter IN56_WIDTH bound to: 1 - type: integer 
	Parameter IN57_WIDTH bound to: 1 - type: integer 
	Parameter IN58_WIDTH bound to: 1 - type: integer 
	Parameter IN59_WIDTH bound to: 1 - type: integer 
	Parameter IN60_WIDTH bound to: 1 - type: integer 
	Parameter IN61_WIDTH bound to: 1 - type: integer 
	Parameter IN62_WIDTH bound to: 1 - type: integer 
	Parameter IN63_WIDTH bound to: 1 - type: integer 
	Parameter IN64_WIDTH bound to: 1 - type: integer 
	Parameter IN65_WIDTH bound to: 1 - type: integer 
	Parameter IN66_WIDTH bound to: 1 - type: integer 
	Parameter IN67_WIDTH bound to: 1 - type: integer 
	Parameter IN68_WIDTH bound to: 1 - type: integer 
	Parameter IN69_WIDTH bound to: 1 - type: integer 
	Parameter IN70_WIDTH bound to: 1 - type: integer 
	Parameter IN71_WIDTH bound to: 1 - type: integer 
	Parameter IN72_WIDTH bound to: 1 - type: integer 
	Parameter IN73_WIDTH bound to: 1 - type: integer 
	Parameter IN74_WIDTH bound to: 1 - type: integer 
	Parameter IN75_WIDTH bound to: 1 - type: integer 
	Parameter IN76_WIDTH bound to: 1 - type: integer 
	Parameter IN77_WIDTH bound to: 1 - type: integer 
	Parameter IN78_WIDTH bound to: 1 - type: integer 
	Parameter IN79_WIDTH bound to: 1 - type: integer 
	Parameter IN80_WIDTH bound to: 1 - type: integer 
	Parameter IN81_WIDTH bound to: 1 - type: integer 
	Parameter IN82_WIDTH bound to: 1 - type: integer 
	Parameter IN83_WIDTH bound to: 1 - type: integer 
	Parameter IN84_WIDTH bound to: 1 - type: integer 
	Parameter IN85_WIDTH bound to: 1 - type: integer 
	Parameter IN86_WIDTH bound to: 1 - type: integer 
	Parameter IN87_WIDTH bound to: 1 - type: integer 
	Parameter IN88_WIDTH bound to: 1 - type: integer 
	Parameter IN89_WIDTH bound to: 1 - type: integer 
	Parameter IN90_WIDTH bound to: 1 - type: integer 
	Parameter IN91_WIDTH bound to: 1 - type: integer 
	Parameter IN92_WIDTH bound to: 1 - type: integer 
	Parameter IN93_WIDTH bound to: 1 - type: integer 
	Parameter IN94_WIDTH bound to: 1 - type: integer 
	Parameter IN95_WIDTH bound to: 1 - type: integer 
	Parameter IN96_WIDTH bound to: 1 - type: integer 
	Parameter IN97_WIDTH bound to: 1 - type: integer 
	Parameter IN98_WIDTH bound to: 1 - type: integer 
	Parameter IN99_WIDTH bound to: 1 - type: integer 
	Parameter IN100_WIDTH bound to: 1 - type: integer 
	Parameter IN101_WIDTH bound to: 1 - type: integer 
	Parameter IN102_WIDTH bound to: 1 - type: integer 
	Parameter IN103_WIDTH bound to: 1 - type: integer 
	Parameter IN104_WIDTH bound to: 1 - type: integer 
	Parameter IN105_WIDTH bound to: 1 - type: integer 
	Parameter IN106_WIDTH bound to: 1 - type: integer 
	Parameter IN107_WIDTH bound to: 1 - type: integer 
	Parameter IN108_WIDTH bound to: 1 - type: integer 
	Parameter IN109_WIDTH bound to: 1 - type: integer 
	Parameter IN110_WIDTH bound to: 1 - type: integer 
	Parameter IN111_WIDTH bound to: 1 - type: integer 
	Parameter IN112_WIDTH bound to: 1 - type: integer 
	Parameter IN113_WIDTH bound to: 1 - type: integer 
	Parameter IN114_WIDTH bound to: 1 - type: integer 
	Parameter IN115_WIDTH bound to: 1 - type: integer 
	Parameter IN116_WIDTH bound to: 1 - type: integer 
	Parameter IN117_WIDTH bound to: 1 - type: integer 
	Parameter IN118_WIDTH bound to: 1 - type: integer 
	Parameter IN119_WIDTH bound to: 1 - type: integer 
	Parameter IN120_WIDTH bound to: 1 - type: integer 
	Parameter IN121_WIDTH bound to: 1 - type: integer 
	Parameter IN122_WIDTH bound to: 1 - type: integer 
	Parameter IN123_WIDTH bound to: 1 - type: integer 
	Parameter IN124_WIDTH bound to: 1 - type: integer 
	Parameter IN125_WIDTH bound to: 1 - type: integer 
	Parameter IN126_WIDTH bound to: 1 - type: integer 
	Parameter IN127_WIDTH bound to: 1 - type: integer 
	Parameter dout_width bound to: 6 - type: integer 
	Parameter NUM_PORTS bound to: 6 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xlconcat_v2_1_4_xlconcat' (9#1) [c:/Users/mafassi/Desktop/lastMODIF/Microblaze5.gen/sources_1/bd/design_1/ipshared/4b67/hdl/xlconcat_v2_1_vl_rfs.v:14]
INFO: [Synth 8-6155] done synthesizing module 'design_1_microblaze_0_xlconcat_0' (10#1) [c:/Users/mafassi/Desktop/lastMODIF/Microblaze5.gen/sources_1/bd/design_1/ip/design_1_microblaze_0_xlconcat_0/synth/design_1_microblaze_0_xlconcat_0.v:60]
INFO: [Synth 8-3491] module 'design_1_rst_clk_wiz_1_100M_0' declared at 'C:/Users/mafassi/Desktop/lastMODIF/.Xil/Vivado-20040-SIREN-801/realtime/design_1_rst_clk_wiz_1_100M_0_stub.vhdl:5' bound to instance 'rst_clk_wiz_1_100M' of component 'design_1_rst_clk_wiz_1_100M_0' [c:/Users/mafassi/Desktop/lastMODIF/Microblaze5.gen/sources_1/bd/design_1/synth/design_1.vhd:3269]
INFO: [Synth 8-638] synthesizing module 'design_1_rst_clk_wiz_1_100M_0' [C:/Users/mafassi/Desktop/lastMODIF/.Xil/Vivado-20040-SIREN-801/realtime/design_1_rst_clk_wiz_1_100M_0_stub.vhdl:21]
INFO: [Synth 8-3491] module 'design_1_uart_axifull_0_3' declared at 'C:/Users/mafassi/Desktop/lastMODIF/.Xil/Vivado-20040-SIREN-801/realtime/design_1_uart_axifull_0_3_stub.vhdl:5' bound to instance 'uart_axifull_0' of component 'design_1_uart_axifull_0_3' [c:/Users/mafassi/Desktop/lastMODIF/Microblaze5.gen/sources_1/bd/design_1/synth/design_1.vhd:3282]
INFO: [Synth 8-638] synthesizing module 'design_1_uart_axifull_0_3' [C:/Users/mafassi/Desktop/lastMODIF/.Xil/Vivado-20040-SIREN-801/realtime/design_1_uart_axifull_0_3_stub.vhdl:70]
ERROR: [Synth 8-549] port width mismatch for port 's01_axi_awaddr': port width = 17, actual width = 10 [c:/Users/mafassi/Desktop/lastMODIF/Microblaze5.gen/sources_1/bd/design_1/synth/design_1.vhd:3282]
ERROR: [Synth 8-549] port width mismatch for port 's01_axi_araddr': port width = 17, actual width = 10 [c:/Users/mafassi/Desktop/lastMODIF/Microblaze5.gen/sources_1/bd/design_1/synth/design_1.vhd:3282]
ERROR: [Synth 8-285] failed synthesizing module 'design_1' [c:/Users/mafassi/Desktop/lastMODIF/Microblaze5.gen/sources_1/bd/design_1/synth/design_1.vhd:2430]
ERROR: [Synth 8-285] failed synthesizing module 'design_1_wrapper' [C:/Users/mafassi/Desktop/lastMODIF/Microblaze5.gen/sources_1/bd/design_1/hdl/design_1_wrapper.vhd:28]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1664.133 ; gain = 313.039
---------------------------------------------------------------------------------
RTL Elaboration failed
54 Infos, 0 Warnings, 0 Critical Warnings and 5 Errors encountered.
synth_design failed
ERROR: [Vivado_Tcl 4-5] Elaboration failed - please see the console for details
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/mafassi/Desktop/lastMODIF/Microblaze5.srcs/sources_1/bd/design_1/design_1.bd]
synth_design -rtl -rtl_skip_mlo -name rtl_1
Command: synth_design -rtl -rtl_skip_mlo -name rtl_1
Starting synth_design
Using part: xc7a15tcpg236-1
Top: design_1_wrapper
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1664.789 ; gain = 0.656
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'design_1_wrapper' [C:/Users/mafassi/Desktop/lastMODIF/Microblaze5.gen/sources_1/bd/design_1/hdl/design_1_wrapper.vhd:28]
INFO: [Synth 8-3491] module 'design_1' declared at 'c:/Users/mafassi/Desktop/lastMODIF/Microblaze5.gen/sources_1/bd/design_1/synth/design_1.vhd:2402' bound to instance 'design_1_i' of component 'design_1' [C:/Users/mafassi/Desktop/lastMODIF/Microblaze5.gen/sources_1/bd/design_1/hdl/design_1_wrapper.vhd:76]
INFO: [Synth 8-638] synthesizing module 'design_1' [c:/Users/mafassi/Desktop/lastMODIF/Microblaze5.gen/sources_1/bd/design_1/synth/design_1.vhd:2430]
INFO: [Synth 8-3491] module 'design_1_LVDS_Transmitter_0_0' declared at 'C:/Users/mafassi/Desktop/lastMODIF/.Xil/Vivado-20040-SIREN-801/realtime/design_1_LVDS_Transmitter_0_0_stub.vhdl:5' bound to instance 'LVDS_Transmitter_0' of component 'design_1_LVDS_Transmitter_0_0' [c:/Users/mafassi/Desktop/lastMODIF/Microblaze5.gen/sources_1/bd/design_1/synth/design_1.vhd:2907]
INFO: [Synth 8-638] synthesizing module 'design_1_LVDS_Transmitter_0_0' [C:/Users/mafassi/Desktop/lastMODIF/.Xil/Vivado-20040-SIREN-801/realtime/design_1_LVDS_Transmitter_0_0_stub.vhdl:14]
INFO: [Synth 8-3491] module 'design_1_axi_quad_spi_0_0' declared at 'C:/Users/mafassi/Desktop/lastMODIF/.Xil/Vivado-20040-SIREN-801/realtime/design_1_axi_quad_spi_0_0_stub.vhdl:5' bound to instance 'axi_quad_spi_0' of component 'design_1_axi_quad_spi_0_0' [c:/Users/mafassi/Desktop/lastMODIF/Microblaze5.gen/sources_1/bd/design_1/synth/design_1.vhd:2913]
INFO: [Synth 8-638] synthesizing module 'design_1_axi_quad_spi_0_0' [C:/Users/mafassi/Desktop/lastMODIF/.Xil/Vivado-20040-SIREN-801/realtime/design_1_axi_quad_spi_0_0_stub.vhdl:51]
INFO: [Synth 8-3491] module 'design_1_clk_wiz_1_0' declared at 'C:/Users/mafassi/Desktop/lastMODIF/.Xil/Vivado-20040-SIREN-801/realtime/design_1_clk_wiz_1_0_stub.vhdl:5' bound to instance 'clk_wiz_1' of component 'design_1_clk_wiz_1_0' [c:/Users/mafassi/Desktop/lastMODIF/Microblaze5.gen/sources_1/bd/design_1/synth/design_1.vhd:2956]
INFO: [Synth 8-638] synthesizing module 'design_1_clk_wiz_1_0' [C:/Users/mafassi/Desktop/lastMODIF/.Xil/Vivado-20040-SIREN-801/realtime/design_1_clk_wiz_1_0_stub.vhdl:16]
INFO: [Synth 8-3491] module 'design_1_mdm_1_0' declared at 'C:/Users/mafassi/Desktop/lastMODIF/.Xil/Vivado-20040-SIREN-801/realtime/design_1_mdm_1_0_stub.vhdl:5' bound to instance 'mdm_1' of component 'design_1_mdm_1_0' [c:/Users/mafassi/Desktop/lastMODIF/Microblaze5.gen/sources_1/bd/design_1/synth/design_1.vhd:2964]
INFO: [Synth 8-638] synthesizing module 'design_1_mdm_1_0' [C:/Users/mafassi/Desktop/lastMODIF/.Xil/Vivado-20040-SIREN-801/realtime/design_1_mdm_1_0_stub.vhdl:21]
INFO: [Synth 8-3491] module 'design_1_microblaze_0_0' declared at 'C:/Users/mafassi/Desktop/lastMODIF/.Xil/Vivado-20040-SIREN-801/realtime/design_1_microblaze_0_0_stub.vhdl:5' bound to instance 'microblaze_0' of component 'design_1_microblaze_0_0' [c:/Users/mafassi/Desktop/lastMODIF/Microblaze5.gen/sources_1/bd/design_1/synth/design_1.vhd:2977]
INFO: [Synth 8-638] synthesizing module 'design_1_microblaze_0_0' [C:/Users/mafassi/Desktop/lastMODIF/.Xil/Vivado-20040-SIREN-801/realtime/design_1_microblaze_0_0_stub.vhdl:63]
INFO: [Synth 8-3491] module 'design_1_microblaze_0_axi_intc_0' declared at 'C:/Users/mafassi/Desktop/lastMODIF/.Xil/Vivado-20040-SIREN-801/realtime/design_1_microblaze_0_axi_intc_0_stub.vhdl:5' bound to instance 'microblaze_0_axi_intc' of component 'design_1_microblaze_0_axi_intc_0' [c:/Users/mafassi/Desktop/lastMODIF/Microblaze5.gen/sources_1/bd/design_1/synth/design_1.vhd:3063]
INFO: [Synth 8-638] synthesizing module 'design_1_microblaze_0_axi_intc_0' [C:/Users/mafassi/Desktop/lastMODIF/.Xil/Vivado-20040-SIREN-801/realtime/design_1_microblaze_0_axi_intc_0_stub.vhdl:36]
INFO: [Synth 8-638] synthesizing module 'design_1_microblaze_0_axi_periph_1' [c:/Users/mafassi/Desktop/lastMODIF/Microblaze5.gen/sources_1/bd/design_1/synth/design_1.vhd:1553]
INFO: [Synth 8-638] synthesizing module 'm00_couplers_imp_8RVYHO' [c:/Users/mafassi/Desktop/lastMODIF/Microblaze5.gen/sources_1/bd/design_1/synth/design_1.vhd:57]
INFO: [Synth 8-256] done synthesizing module 'm00_couplers_imp_8RVYHO' (1#1) [c:/Users/mafassi/Desktop/lastMODIF/Microblaze5.gen/sources_1/bd/design_1/synth/design_1.vhd:57]
INFO: [Synth 8-638] synthesizing module 'm01_couplers_imp_1UTB3Y5' [c:/Users/mafassi/Desktop/lastMODIF/Microblaze5.gen/sources_1/bd/design_1/synth/design_1.vhd:162]
INFO: [Synth 8-256] done synthesizing module 'm01_couplers_imp_1UTB3Y5' (2#1) [c:/Users/mafassi/Desktop/lastMODIF/Microblaze5.gen/sources_1/bd/design_1/synth/design_1.vhd:162]
INFO: [Synth 8-638] synthesizing module 'm02_couplers_imp_7ANRHB' [c:/Users/mafassi/Desktop/lastMODIF/Microblaze5.gen/sources_1/bd/design_1/synth/design_1.vhd:273]
INFO: [Synth 8-256] done synthesizing module 'm02_couplers_imp_7ANRHB' (3#1) [c:/Users/mafassi/Desktop/lastMODIF/Microblaze5.gen/sources_1/bd/design_1/synth/design_1.vhd:273]
INFO: [Synth 8-638] synthesizing module 'm03_couplers_imp_1W07O72' [c:/Users/mafassi/Desktop/lastMODIF/Microblaze5.gen/sources_1/bd/design_1/synth/design_1.vhd:380]
INFO: [Synth 8-256] done synthesizing module 'm03_couplers_imp_1W07O72' (4#1) [c:/Users/mafassi/Desktop/lastMODIF/Microblaze5.gen/sources_1/bd/design_1/synth/design_1.vhd:380]
INFO: [Synth 8-638] synthesizing module 'm04_couplers_imp_5LX7BU' [c:/Users/mafassi/Desktop/lastMODIF/Microblaze5.gen/sources_1/bd/design_1/synth/design_1.vhd:501]
INFO: [Synth 8-3491] module 'design_1_auto_pc_0' declared at 'C:/Users/mafassi/Desktop/lastMODIF/.Xil/Vivado-20040-SIREN-801/realtime/design_1_auto_pc_0_stub.vhdl:5' bound to instance 'auto_pc' of component 'design_1_auto_pc_0' [c:/Users/mafassi/Desktop/lastMODIF/Microblaze5.gen/sources_1/bd/design_1/synth/design_1.vhd:675]
INFO: [Synth 8-638] synthesizing module 'design_1_auto_pc_0' [C:/Users/mafassi/Desktop/lastMODIF/.Xil/Vivado-20040-SIREN-801/realtime/design_1_auto_pc_0_stub.vhdl:67]
INFO: [Synth 8-256] done synthesizing module 'm04_couplers_imp_5LX7BU' (5#1) [c:/Users/mafassi/Desktop/lastMODIF/Microblaze5.gen/sources_1/bd/design_1/synth/design_1.vhd:501]
INFO: [Synth 8-638] synthesizing module 's00_couplers_imp_1RZP34U' [c:/Users/mafassi/Desktop/lastMODIF/Microblaze5.gen/sources_1/bd/design_1/synth/design_1.vhd:1344]
INFO: [Synth 8-256] done synthesizing module 's00_couplers_imp_1RZP34U' (6#1) [c:/Users/mafassi/Desktop/lastMODIF/Microblaze5.gen/sources_1/bd/design_1/synth/design_1.vhd:1344]
INFO: [Synth 8-3491] module 'design_1_xbar_0' declared at 'C:/Users/mafassi/Desktop/lastMODIF/.Xil/Vivado-20040-SIREN-801/realtime/design_1_xbar_0_stub.vhdl:5' bound to instance 'xbar' of component 'design_1_xbar_0' [c:/Users/mafassi/Desktop/lastMODIF/Microblaze5.gen/sources_1/bd/design_1/synth/design_1.vhd:2245]
INFO: [Synth 8-638] synthesizing module 'design_1_xbar_0' [C:/Users/mafassi/Desktop/lastMODIF/.Xil/Vivado-20040-SIREN-801/realtime/design_1_xbar_0_stub.vhdl:51]
INFO: [Synth 8-256] done synthesizing module 'design_1_microblaze_0_axi_periph_1' (7#1) [c:/Users/mafassi/Desktop/lastMODIF/Microblaze5.gen/sources_1/bd/design_1/synth/design_1.vhd:1553]
INFO: [Synth 8-638] synthesizing module 'microblaze_0_local_memory_imp_1K0VQXK' [c:/Users/mafassi/Desktop/lastMODIF/Microblaze5.gen/sources_1/bd/design_1/synth/design_1.vhd:765]
INFO: [Synth 8-3491] module 'design_1_dlmb_bram_if_cntlr_0' declared at 'C:/Users/mafassi/Desktop/lastMODIF/.Xil/Vivado-20040-SIREN-801/realtime/design_1_dlmb_bram_if_cntlr_0_stub.vhdl:5' bound to instance 'dlmb_bram_if_cntlr' of component 'design_1_dlmb_bram_if_cntlr_0' [c:/Users/mafassi/Desktop/lastMODIF/Microblaze5.gen/sources_1/bd/design_1/synth/design_1.vhd:979]
INFO: [Synth 8-638] synthesizing module 'design_1_dlmb_bram_if_cntlr_0' [C:/Users/mafassi/Desktop/lastMODIF/.Xil/Vivado-20040-SIREN-801/realtime/design_1_dlmb_bram_if_cntlr_0_stub.vhdl:31]
INFO: [Synth 8-3491] module 'design_1_dlmb_v10_0' declared at 'C:/Users/mafassi/Desktop/lastMODIF/.Xil/Vivado-20040-SIREN-801/realtime/design_1_dlmb_v10_0_stub.vhdl:5' bound to instance 'dlmb_v10' of component 'design_1_dlmb_v10_0' [c:/Users/mafassi/Desktop/lastMODIF/Microblaze5.gen/sources_1/bd/design_1/synth/design_1.vhd:1033]
INFO: [Synth 8-638] synthesizing module 'design_1_dlmb_v10_0' [C:/Users/mafassi/Desktop/lastMODIF/.Xil/Vivado-20040-SIREN-801/realtime/design_1_dlmb_v10_0_stub.vhdl:36]
INFO: [Synth 8-3491] module 'design_1_ilmb_bram_if_cntlr_0' declared at 'C:/Users/mafassi/Desktop/lastMODIF/.Xil/Vivado-20040-SIREN-801/realtime/design_1_ilmb_bram_if_cntlr_0_stub.vhdl:5' bound to instance 'ilmb_bram_if_cntlr' of component 'design_1_ilmb_bram_if_cntlr_0' [c:/Users/mafassi/Desktop/lastMODIF/Microblaze5.gen/sources_1/bd/design_1/synth/design_1.vhd:1061]
INFO: [Synth 8-638] synthesizing module 'design_1_ilmb_bram_if_cntlr_0' [C:/Users/mafassi/Desktop/lastMODIF/.Xil/Vivado-20040-SIREN-801/realtime/design_1_ilmb_bram_if_cntlr_0_stub.vhdl:31]
INFO: [Synth 8-3491] module 'design_1_ilmb_v10_0' declared at 'C:/Users/mafassi/Desktop/lastMODIF/.Xil/Vivado-20040-SIREN-801/realtime/design_1_ilmb_v10_0_stub.vhdl:5' bound to instance 'ilmb_v10' of component 'design_1_ilmb_v10_0' [c:/Users/mafassi/Desktop/lastMODIF/Microblaze5.gen/sources_1/bd/design_1/synth/design_1.vhd:1115]
INFO: [Synth 8-638] synthesizing module 'design_1_ilmb_v10_0' [C:/Users/mafassi/Desktop/lastMODIF/.Xil/Vivado-20040-SIREN-801/realtime/design_1_ilmb_v10_0_stub.vhdl:36]
INFO: [Synth 8-3491] module 'design_1_lmb_bram_0' declared at 'C:/Users/mafassi/Desktop/lastMODIF/.Xil/Vivado-20040-SIREN-801/realtime/design_1_lmb_bram_0_stub.vhdl:5' bound to instance 'lmb_bram' of component 'design_1_lmb_bram_0' [c:/Users/mafassi/Desktop/lastMODIF/Microblaze5.gen/sources_1/bd/design_1/synth/design_1.vhd:1143]
INFO: [Synth 8-638] synthesizing module 'design_1_lmb_bram_0' [C:/Users/mafassi/Desktop/lastMODIF/.Xil/Vivado-20040-SIREN-801/realtime/design_1_lmb_bram_0_stub.vhdl:27]
INFO: [Synth 8-256] done synthesizing module 'microblaze_0_local_memory_imp_1K0VQXK' (8#1) [c:/Users/mafassi/Desktop/lastMODIF/Microblaze5.gen/sources_1/bd/design_1/synth/design_1.vhd:765]
INFO: [Synth 8-3491] module 'design_1_microblaze_0_xlconcat_0' declared at 'c:/Users/mafassi/Desktop/lastMODIF/Microblaze5.gen/sources_1/bd/design_1/ip/design_1_microblaze_0_xlconcat_0/synth/design_1_microblaze_0_xlconcat_0.v:60' bound to instance 'microblaze_0_xlconcat' of component 'design_1_microblaze_0_xlconcat_0' [c:/Users/mafassi/Desktop/lastMODIF/Microblaze5.gen/sources_1/bd/design_1/synth/design_1.vhd:3259]
INFO: [Synth 8-6157] synthesizing module 'design_1_microblaze_0_xlconcat_0' [c:/Users/mafassi/Desktop/lastMODIF/Microblaze5.gen/sources_1/bd/design_1/ip/design_1_microblaze_0_xlconcat_0/synth/design_1_microblaze_0_xlconcat_0.v:60]
INFO: [Synth 8-6157] synthesizing module 'xlconcat_v2_1_4_xlconcat' [c:/Users/mafassi/Desktop/lastMODIF/Microblaze5.gen/sources_1/bd/design_1/ipshared/4b67/hdl/xlconcat_v2_1_vl_rfs.v:14]
	Parameter IN0_WIDTH bound to: 1 - type: integer 
	Parameter IN1_WIDTH bound to: 1 - type: integer 
	Parameter IN2_WIDTH bound to: 1 - type: integer 
	Parameter IN3_WIDTH bound to: 1 - type: integer 
	Parameter IN4_WIDTH bound to: 1 - type: integer 
	Parameter IN5_WIDTH bound to: 1 - type: integer 
	Parameter IN6_WIDTH bound to: 1 - type: integer 
	Parameter IN7_WIDTH bound to: 1 - type: integer 
	Parameter IN8_WIDTH bound to: 1 - type: integer 
	Parameter IN9_WIDTH bound to: 1 - type: integer 
	Parameter IN10_WIDTH bound to: 1 - type: integer 
	Parameter IN11_WIDTH bound to: 1 - type: integer 
	Parameter IN12_WIDTH bound to: 1 - type: integer 
	Parameter IN13_WIDTH bound to: 1 - type: integer 
	Parameter IN14_WIDTH bound to: 1 - type: integer 
	Parameter IN15_WIDTH bound to: 1 - type: integer 
	Parameter IN16_WIDTH bound to: 1 - type: integer 
	Parameter IN17_WIDTH bound to: 1 - type: integer 
	Parameter IN18_WIDTH bound to: 1 - type: integer 
	Parameter IN19_WIDTH bound to: 1 - type: integer 
	Parameter IN20_WIDTH bound to: 1 - type: integer 
	Parameter IN21_WIDTH bound to: 1 - type: integer 
	Parameter IN22_WIDTH bound to: 1 - type: integer 
	Parameter IN23_WIDTH bound to: 1 - type: integer 
	Parameter IN24_WIDTH bound to: 1 - type: integer 
	Parameter IN25_WIDTH bound to: 1 - type: integer 
	Parameter IN26_WIDTH bound to: 1 - type: integer 
	Parameter IN27_WIDTH bound to: 1 - type: integer 
	Parameter IN28_WIDTH bound to: 1 - type: integer 
	Parameter IN29_WIDTH bound to: 1 - type: integer 
	Parameter IN30_WIDTH bound to: 1 - type: integer 
	Parameter IN31_WIDTH bound to: 1 - type: integer 
	Parameter IN32_WIDTH bound to: 1 - type: integer 
	Parameter IN33_WIDTH bound to: 1 - type: integer 
	Parameter IN34_WIDTH bound to: 1 - type: integer 
	Parameter IN35_WIDTH bound to: 1 - type: integer 
	Parameter IN36_WIDTH bound to: 1 - type: integer 
	Parameter IN37_WIDTH bound to: 1 - type: integer 
	Parameter IN38_WIDTH bound to: 1 - type: integer 
	Parameter IN39_WIDTH bound to: 1 - type: integer 
	Parameter IN40_WIDTH bound to: 1 - type: integer 
	Parameter IN41_WIDTH bound to: 1 - type: integer 
	Parameter IN42_WIDTH bound to: 1 - type: integer 
	Parameter IN43_WIDTH bound to: 1 - type: integer 
	Parameter IN44_WIDTH bound to: 1 - type: integer 
	Parameter IN45_WIDTH bound to: 1 - type: integer 
	Parameter IN46_WIDTH bound to: 1 - type: integer 
	Parameter IN47_WIDTH bound to: 1 - type: integer 
	Parameter IN48_WIDTH bound to: 1 - type: integer 
	Parameter IN49_WIDTH bound to: 1 - type: integer 
	Parameter IN50_WIDTH bound to: 1 - type: integer 
	Parameter IN51_WIDTH bound to: 1 - type: integer 
	Parameter IN52_WIDTH bound to: 1 - type: integer 
	Parameter IN53_WIDTH bound to: 1 - type: integer 
	Parameter IN54_WIDTH bound to: 1 - type: integer 
	Parameter IN55_WIDTH bound to: 1 - type: integer 
	Parameter IN56_WIDTH bound to: 1 - type: integer 
	Parameter IN57_WIDTH bound to: 1 - type: integer 
	Parameter IN58_WIDTH bound to: 1 - type: integer 
	Parameter IN59_WIDTH bound to: 1 - type: integer 
	Parameter IN60_WIDTH bound to: 1 - type: integer 
	Parameter IN61_WIDTH bound to: 1 - type: integer 
	Parameter IN62_WIDTH bound to: 1 - type: integer 
	Parameter IN63_WIDTH bound to: 1 - type: integer 
	Parameter IN64_WIDTH bound to: 1 - type: integer 
	Parameter IN65_WIDTH bound to: 1 - type: integer 
	Parameter IN66_WIDTH bound to: 1 - type: integer 
	Parameter IN67_WIDTH bound to: 1 - type: integer 
	Parameter IN68_WIDTH bound to: 1 - type: integer 
	Parameter IN69_WIDTH bound to: 1 - type: integer 
	Parameter IN70_WIDTH bound to: 1 - type: integer 
	Parameter IN71_WIDTH bound to: 1 - type: integer 
	Parameter IN72_WIDTH bound to: 1 - type: integer 
	Parameter IN73_WIDTH bound to: 1 - type: integer 
	Parameter IN74_WIDTH bound to: 1 - type: integer 
	Parameter IN75_WIDTH bound to: 1 - type: integer 
	Parameter IN76_WIDTH bound to: 1 - type: integer 
	Parameter IN77_WIDTH bound to: 1 - type: integer 
	Parameter IN78_WIDTH bound to: 1 - type: integer 
	Parameter IN79_WIDTH bound to: 1 - type: integer 
	Parameter IN80_WIDTH bound to: 1 - type: integer 
	Parameter IN81_WIDTH bound to: 1 - type: integer 
	Parameter IN82_WIDTH bound to: 1 - type: integer 
	Parameter IN83_WIDTH bound to: 1 - type: integer 
	Parameter IN84_WIDTH bound to: 1 - type: integer 
	Parameter IN85_WIDTH bound to: 1 - type: integer 
	Parameter IN86_WIDTH bound to: 1 - type: integer 
	Parameter IN87_WIDTH bound to: 1 - type: integer 
	Parameter IN88_WIDTH bound to: 1 - type: integer 
	Parameter IN89_WIDTH bound to: 1 - type: integer 
	Parameter IN90_WIDTH bound to: 1 - type: integer 
	Parameter IN91_WIDTH bound to: 1 - type: integer 
	Parameter IN92_WIDTH bound to: 1 - type: integer 
	Parameter IN93_WIDTH bound to: 1 - type: integer 
	Parameter IN94_WIDTH bound to: 1 - type: integer 
	Parameter IN95_WIDTH bound to: 1 - type: integer 
	Parameter IN96_WIDTH bound to: 1 - type: integer 
	Parameter IN97_WIDTH bound to: 1 - type: integer 
	Parameter IN98_WIDTH bound to: 1 - type: integer 
	Parameter IN99_WIDTH bound to: 1 - type: integer 
	Parameter IN100_WIDTH bound to: 1 - type: integer 
	Parameter IN101_WIDTH bound to: 1 - type: integer 
	Parameter IN102_WIDTH bound to: 1 - type: integer 
	Parameter IN103_WIDTH bound to: 1 - type: integer 
	Parameter IN104_WIDTH bound to: 1 - type: integer 
	Parameter IN105_WIDTH bound to: 1 - type: integer 
	Parameter IN106_WIDTH bound to: 1 - type: integer 
	Parameter IN107_WIDTH bound to: 1 - type: integer 
	Parameter IN108_WIDTH bound to: 1 - type: integer 
	Parameter IN109_WIDTH bound to: 1 - type: integer 
	Parameter IN110_WIDTH bound to: 1 - type: integer 
	Parameter IN111_WIDTH bound to: 1 - type: integer 
	Parameter IN112_WIDTH bound to: 1 - type: integer 
	Parameter IN113_WIDTH bound to: 1 - type: integer 
	Parameter IN114_WIDTH bound to: 1 - type: integer 
	Parameter IN115_WIDTH bound to: 1 - type: integer 
	Parameter IN116_WIDTH bound to: 1 - type: integer 
	Parameter IN117_WIDTH bound to: 1 - type: integer 
	Parameter IN118_WIDTH bound to: 1 - type: integer 
	Parameter IN119_WIDTH bound to: 1 - type: integer 
	Parameter IN120_WIDTH bound to: 1 - type: integer 
	Parameter IN121_WIDTH bound to: 1 - type: integer 
	Parameter IN122_WIDTH bound to: 1 - type: integer 
	Parameter IN123_WIDTH bound to: 1 - type: integer 
	Parameter IN124_WIDTH bound to: 1 - type: integer 
	Parameter IN125_WIDTH bound to: 1 - type: integer 
	Parameter IN126_WIDTH bound to: 1 - type: integer 
	Parameter IN127_WIDTH bound to: 1 - type: integer 
	Parameter dout_width bound to: 6 - type: integer 
	Parameter NUM_PORTS bound to: 6 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xlconcat_v2_1_4_xlconcat' (9#1) [c:/Users/mafassi/Desktop/lastMODIF/Microblaze5.gen/sources_1/bd/design_1/ipshared/4b67/hdl/xlconcat_v2_1_vl_rfs.v:14]
INFO: [Synth 8-6155] done synthesizing module 'design_1_microblaze_0_xlconcat_0' (10#1) [c:/Users/mafassi/Desktop/lastMODIF/Microblaze5.gen/sources_1/bd/design_1/ip/design_1_microblaze_0_xlconcat_0/synth/design_1_microblaze_0_xlconcat_0.v:60]
INFO: [Synth 8-3491] module 'design_1_rst_clk_wiz_1_100M_0' declared at 'C:/Users/mafassi/Desktop/lastMODIF/.Xil/Vivado-20040-SIREN-801/realtime/design_1_rst_clk_wiz_1_100M_0_stub.vhdl:5' bound to instance 'rst_clk_wiz_1_100M' of component 'design_1_rst_clk_wiz_1_100M_0' [c:/Users/mafassi/Desktop/lastMODIF/Microblaze5.gen/sources_1/bd/design_1/synth/design_1.vhd:3269]
INFO: [Synth 8-638] synthesizing module 'design_1_rst_clk_wiz_1_100M_0' [C:/Users/mafassi/Desktop/lastMODIF/.Xil/Vivado-20040-SIREN-801/realtime/design_1_rst_clk_wiz_1_100M_0_stub.vhdl:21]
INFO: [Synth 8-3491] module 'design_1_uart_axifull_0_3' declared at 'C:/Users/mafassi/Desktop/lastMODIF/.Xil/Vivado-20040-SIREN-801/realtime/design_1_uart_axifull_0_3_stub.vhdl:5' bound to instance 'uart_axifull_0' of component 'design_1_uart_axifull_0_3' [c:/Users/mafassi/Desktop/lastMODIF/Microblaze5.gen/sources_1/bd/design_1/synth/design_1.vhd:3282]
INFO: [Synth 8-638] synthesizing module 'design_1_uart_axifull_0_3' [C:/Users/mafassi/Desktop/lastMODIF/.Xil/Vivado-20040-SIREN-801/realtime/design_1_uart_axifull_0_3_stub.vhdl:70]
INFO: [Synth 8-256] done synthesizing module 'design_1' (11#1) [c:/Users/mafassi/Desktop/lastMODIF/Microblaze5.gen/sources_1/bd/design_1/synth/design_1.vhd:2430]
INFO: [Synth 8-3491] module 'IOBUF' declared at 'C:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:36242' bound to instance 'qspi_flash_io0_iobuf' of component 'IOBUF' [C:/Users/mafassi/Desktop/lastMODIF/Microblaze5.gen/sources_1/bd/design_1/hdl/design_1_wrapper.vhd:98]
INFO: [Synth 8-6157] synthesizing module 'IOBUF' [C:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:36242]
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-6155] done synthesizing module 'IOBUF' (12#1) [C:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:36242]
INFO: [Synth 8-3491] module 'IOBUF' declared at 'C:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:36242' bound to instance 'qspi_flash_io1_iobuf' of component 'IOBUF' [C:/Users/mafassi/Desktop/lastMODIF/Microblaze5.gen/sources_1/bd/design_1/hdl/design_1_wrapper.vhd:105]
INFO: [Synth 8-3491] module 'IOBUF' declared at 'C:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:36242' bound to instance 'qspi_flash_io2_iobuf' of component 'IOBUF' [C:/Users/mafassi/Desktop/lastMODIF/Microblaze5.gen/sources_1/bd/design_1/hdl/design_1_wrapper.vhd:112]
INFO: [Synth 8-3491] module 'IOBUF' declared at 'C:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:36242' bound to instance 'qspi_flash_io3_iobuf' of component 'IOBUF' [C:/Users/mafassi/Desktop/lastMODIF/Microblaze5.gen/sources_1/bd/design_1/hdl/design_1_wrapper.vhd:119]
INFO: [Synth 8-3491] module 'IOBUF' declared at 'C:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:36242' bound to instance 'qspi_flash_ss_iobuf' of component 'IOBUF' [C:/Users/mafassi/Desktop/lastMODIF/Microblaze5.gen/sources_1/bd/design_1/hdl/design_1_wrapper.vhd:126]
INFO: [Synth 8-256] done synthesizing module 'design_1_wrapper' (13#1) [C:/Users/mafassi/Desktop/lastMODIF/Microblaze5.gen/sources_1/bd/design_1/hdl/design_1_wrapper.vhd:28]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 1673.656 ; gain = 9.523
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1696.543 ; gain = 32.410
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1696.543 ; gain = 32.410
---------------------------------------------------------------------------------
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/mafassi/Desktop/lastMODIF/Microblaze5.gen/sources_1/bd/design_1/ip/design_1_LVDS_Transmitter_0_0/design_1_LVDS_Transmitter_0_0.dcp' for cell 'design_1_i/LVDS_Transmitter_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/mafassi/Desktop/lastMODIF/Microblaze5.gen/sources_1/bd/design_1/ip/design_1_axi_quad_spi_0_0/design_1_axi_quad_spi_0_0.dcp' for cell 'design_1_i/axi_quad_spi_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/mafassi/Desktop/lastMODIF/Microblaze5.gen/sources_1/bd/design_1/ip/design_1_clk_wiz_1_0/design_1_clk_wiz_1_0.dcp' for cell 'design_1_i/clk_wiz_1'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/mafassi/Desktop/lastMODIF/Microblaze5.gen/sources_1/bd/design_1/ip/design_1_mdm_1_0/design_1_mdm_1_0.dcp' for cell 'design_1_i/mdm_1'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/mafassi/Desktop/lastMODIF/Microblaze5.gen/sources_1/bd/design_1/ip/design_1_microblaze_0_0/design_1_microblaze_0_0.dcp' for cell 'design_1_i/microblaze_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/mafassi/Desktop/lastMODIF/Microblaze5.gen/sources_1/bd/design_1/ip/design_1_microblaze_0_axi_intc_0/design_1_microblaze_0_axi_intc_0.dcp' for cell 'design_1_i/microblaze_0_axi_intc'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/mafassi/Desktop/lastMODIF/Microblaze5.gen/sources_1/bd/design_1/ip/design_1_rst_clk_wiz_1_100M_0/design_1_rst_clk_wiz_1_100M_0.dcp' for cell 'design_1_i/rst_clk_wiz_1_100M'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/mafassi/Desktop/lastMODIF/Microblaze5.gen/sources_1/bd/design_1/ip/design_1_uart_axifull_0_3/design_1_uart_axifull_0_3.dcp' for cell 'design_1_i/uart_axifull_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/mafassi/Desktop/lastMODIF/Microblaze5.gen/sources_1/bd/design_1/ip/design_1_xbar_0/design_1_xbar_0.dcp' for cell 'design_1_i/microblaze_0_axi_periph/xbar'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/mafassi/Desktop/lastMODIF/Microblaze5.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0.dcp' for cell 'design_1_i/microblaze_0_axi_periph/m04_couplers/auto_pc'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/mafassi/Desktop/lastMODIF/Microblaze5.gen/sources_1/bd/design_1/ip/design_1_dlmb_bram_if_cntlr_0/design_1_dlmb_bram_if_cntlr_0.dcp' for cell 'design_1_i/microblaze_0_local_memory/dlmb_bram_if_cntlr'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/mafassi/Desktop/lastMODIF/Microblaze5.gen/sources_1/bd/design_1/ip/design_1_dlmb_v10_0/design_1_dlmb_v10_0.dcp' for cell 'design_1_i/microblaze_0_local_memory/dlmb_v10'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/mafassi/Desktop/lastMODIF/Microblaze5.gen/sources_1/bd/design_1/ip/design_1_ilmb_bram_if_cntlr_0/design_1_ilmb_bram_if_cntlr_0.dcp' for cell 'design_1_i/microblaze_0_local_memory/ilmb_bram_if_cntlr'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/mafassi/Desktop/lastMODIF/Microblaze5.gen/sources_1/bd/design_1/ip/design_1_ilmb_v10_0/design_1_ilmb_v10_0.dcp' for cell 'design_1_i/microblaze_0_local_memory/ilmb_v10'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/mafassi/Desktop/lastMODIF/Microblaze5.gen/sources_1/bd/design_1/ip/design_1_lmb_bram_0/design_1_lmb_bram_0.dcp' for cell 'design_1_i/microblaze_0_local_memory/lmb_bram'
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.197 . Memory (MB): peak = 1727.062 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 343 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2020.2
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/mafassi/Desktop/lastMODIF/Microblaze5.gen/sources_1/bd/design_1/ip/design_1_axi_quad_spi_0_0/design_1_axi_quad_spi_0_0_board.xdc] for cell 'design_1_i/axi_quad_spi_0/U0'
Finished Parsing XDC File [c:/Users/mafassi/Desktop/lastMODIF/Microblaze5.gen/sources_1/bd/design_1/ip/design_1_axi_quad_spi_0_0/design_1_axi_quad_spi_0_0_board.xdc] for cell 'design_1_i/axi_quad_spi_0/U0'
Parsing XDC File [c:/Users/mafassi/Desktop/lastMODIF/Microblaze5.gen/sources_1/bd/design_1/ip/design_1_axi_quad_spi_0_0/design_1_axi_quad_spi_0_0.xdc] for cell 'design_1_i/axi_quad_spi_0/U0'
Finished Parsing XDC File [c:/Users/mafassi/Desktop/lastMODIF/Microblaze5.gen/sources_1/bd/design_1/ip/design_1_axi_quad_spi_0_0/design_1_axi_quad_spi_0_0.xdc] for cell 'design_1_i/axi_quad_spi_0/U0'
Parsing XDC File [c:/Users/mafassi/Desktop/lastMODIF/Microblaze5.gen/sources_1/bd/design_1/ip/design_1_clk_wiz_1_0/design_1_clk_wiz_1_0_board.xdc] for cell 'design_1_i/clk_wiz_1/inst'
Finished Parsing XDC File [c:/Users/mafassi/Desktop/lastMODIF/Microblaze5.gen/sources_1/bd/design_1/ip/design_1_clk_wiz_1_0/design_1_clk_wiz_1_0_board.xdc] for cell 'design_1_i/clk_wiz_1/inst'
Parsing XDC File [c:/Users/mafassi/Desktop/lastMODIF/Microblaze5.gen/sources_1/bd/design_1/ip/design_1_clk_wiz_1_0/design_1_clk_wiz_1_0.xdc] for cell 'design_1_i/clk_wiz_1/inst'
Finished Parsing XDC File [c:/Users/mafassi/Desktop/lastMODIF/Microblaze5.gen/sources_1/bd/design_1/ip/design_1_clk_wiz_1_0/design_1_clk_wiz_1_0.xdc] for cell 'design_1_i/clk_wiz_1/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [c:/Users/mafassi/Desktop/lastMODIF/Microblaze5.gen/sources_1/bd/design_1/ip/design_1_clk_wiz_1_0/design_1_clk_wiz_1_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/design_1_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/design_1_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [c:/Users/mafassi/Desktop/lastMODIF/Microblaze5.gen/sources_1/bd/design_1/ip/design_1_mdm_1_0/design_1_mdm_1_0.xdc] for cell 'design_1_i/mdm_1/U0'
INFO: [Timing 38-2] Deriving generated clocks [c:/Users/mafassi/Desktop/lastMODIF/Microblaze5.gen/sources_1/bd/design_1/ip/design_1_mdm_1_0/design_1_mdm_1_0.xdc:50]
Finished Parsing XDC File [c:/Users/mafassi/Desktop/lastMODIF/Microblaze5.gen/sources_1/bd/design_1/ip/design_1_mdm_1_0/design_1_mdm_1_0.xdc] for cell 'design_1_i/mdm_1/U0'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [c:/Users/mafassi/Desktop/lastMODIF/Microblaze5.gen/sources_1/bd/design_1/ip/design_1_mdm_1_0/design_1_mdm_1_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/design_1_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/design_1_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [c:/Users/mafassi/Desktop/lastMODIF/Microblaze5.gen/sources_1/bd/design_1/ip/design_1_microblaze_0_0/design_1_microblaze_0_0.xdc] for cell 'design_1_i/microblaze_0/U0'
Finished Parsing XDC File [c:/Users/mafassi/Desktop/lastMODIF/Microblaze5.gen/sources_1/bd/design_1/ip/design_1_microblaze_0_0/design_1_microblaze_0_0.xdc] for cell 'design_1_i/microblaze_0/U0'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [c:/Users/mafassi/Desktop/lastMODIF/Microblaze5.gen/sources_1/bd/design_1/ip/design_1_microblaze_0_0/design_1_microblaze_0_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/design_1_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/design_1_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [c:/Users/mafassi/Desktop/lastMODIF/Microblaze5.gen/sources_1/bd/design_1/ip/design_1_microblaze_0_axi_intc_0/design_1_microblaze_0_axi_intc_0.xdc] for cell 'design_1_i/microblaze_0_axi_intc/U0'
Finished Parsing XDC File [c:/Users/mafassi/Desktop/lastMODIF/Microblaze5.gen/sources_1/bd/design_1/ip/design_1_microblaze_0_axi_intc_0/design_1_microblaze_0_axi_intc_0.xdc] for cell 'design_1_i/microblaze_0_axi_intc/U0'
Parsing XDC File [c:/Users/mafassi/Desktop/lastMODIF/Microblaze5.gen/sources_1/bd/design_1/ip/design_1_rst_clk_wiz_1_100M_0/design_1_rst_clk_wiz_1_100M_0_board.xdc] for cell 'design_1_i/rst_clk_wiz_1_100M/U0'
Finished Parsing XDC File [c:/Users/mafassi/Desktop/lastMODIF/Microblaze5.gen/sources_1/bd/design_1/ip/design_1_rst_clk_wiz_1_100M_0/design_1_rst_clk_wiz_1_100M_0_board.xdc] for cell 'design_1_i/rst_clk_wiz_1_100M/U0'
Parsing XDC File [c:/Users/mafassi/Desktop/lastMODIF/Microblaze5.gen/sources_1/bd/design_1/ip/design_1_rst_clk_wiz_1_100M_0/design_1_rst_clk_wiz_1_100M_0.xdc] for cell 'design_1_i/rst_clk_wiz_1_100M/U0'
Finished Parsing XDC File [c:/Users/mafassi/Desktop/lastMODIF/Microblaze5.gen/sources_1/bd/design_1/ip/design_1_rst_clk_wiz_1_100M_0/design_1_rst_clk_wiz_1_100M_0.xdc] for cell 'design_1_i/rst_clk_wiz_1_100M/U0'
Parsing XDC File [C:/Users/mafassi/Desktop/lastMODIF/Microblaze5.srcs/constrs_1/new/si21225.xdc]
Finished Parsing XDC File [C:/Users/mafassi/Desktop/lastMODIF/Microblaze5.srcs/constrs_1/new/si21225.xdc]
Parsing XDC File [c:/Users/mafassi/Desktop/lastMODIF/Microblaze5.gen/sources_1/bd/design_1/ip/design_1_axi_quad_spi_0_0/design_1_axi_quad_spi_0_0_clocks.xdc] for cell 'design_1_i/axi_quad_spi_0/U0'
Finished Parsing XDC File [c:/Users/mafassi/Desktop/lastMODIF/Microblaze5.gen/sources_1/bd/design_1/ip/design_1_axi_quad_spi_0_0/design_1_axi_quad_spi_0_0_clocks.xdc] for cell 'design_1_i/axi_quad_spi_0/U0'
Parsing XDC File [c:/Users/mafassi/Desktop/lastMODIF/Microblaze5.gen/sources_1/bd/design_1/ip/design_1_microblaze_0_axi_intc_0/design_1_microblaze_0_axi_intc_0_clocks.xdc] for cell 'design_1_i/microblaze_0_axi_intc/U0'
Finished Parsing XDC File [c:/Users/mafassi/Desktop/lastMODIF/Microblaze5.gen/sources_1/bd/design_1/ip/design_1_microblaze_0_axi_intc_0/design_1_microblaze_0_axi_intc_0_clocks.xdc] for cell 'design_1_i/microblaze_0_axi_intc/U0'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/design_1_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/design_1_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/design_1_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/design_1_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Project 1-1715] 3 XPM XDC files have been applied to the design.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 1841.387 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 137 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 5 instances
  LUT6_2 => LUT6_2 (LUT5, LUT6): 80 instances
  RAM16X1D => RAM32X1D (RAMD32(x2)): 32 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 20 instances

RTL Elaboration Complete:  : Time (s): cpu = 00:00:12 ; elapsed = 00:00:09 . Memory (MB): peak = 1943.395 ; gain = 279.262
90 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:12 ; elapsed = 00:00:09 . Memory (MB): peak = 1943.395 ; gain = 279.262
reset_run synth_1
launch_runs synth_1 -jobs 10
[Mon Jul 31 16:08:05 2023] Launched synth_1...
Run output will be captured here: C:/Users/mafassi/Desktop/lastMODIF/Microblaze5.runs/synth_1/runme.log
launch_runs impl_1 -jobs 10
[Mon Jul 31 16:08:44 2023] Launched impl_1...
Run output will be captured here: C:/Users/mafassi/Desktop/lastMODIF/Microblaze5.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 10
[Mon Jul 31 16:10:01 2023] Launched impl_1...
Run output will be captured here: C:/Users/mafassi/Desktop/lastMODIF/Microblaze5.runs/impl_1/runme.log
write_hw_platform -fixed -include_bit -force -file C:/Users/mafassi/Desktop/lastMODIF/XSA_Design_TestingV6.xsa
ERROR: [Common 17-69] Command failed: write_hw_platform is only supported for synthesized, implemented, or checkpoint designs
close_design
write_hw_platform -fixed -include_bit -force -file C:/Users/mafassi/Desktop/lastMODIF/XSA_Design_TestingV6.xsa
INFO: [Vivado 12-4895] Creating Hardware Platform: C:/Users/mafassi/Desktop/lastMODIF/XSA_Design_TestingV6.xsa ...
INFO: [Hsi 55-2053] elapsed time for repository (C:/Xilinx/Vivado/2020.2/data\embeddedsw) loading 1 seconds
WARNING: [Project 1-645] Board images not set in Hardware Platform.
INFO: [Vivado 12-12467] The Hardware Platform can be used for Hardware
INFO: [Vivado 12-4896] Successfully created Hardware Platform: C:/Users/mafassi/Desktop/lastMODIF/XSA_Design_TestingV6.xsa
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


******** Xilinx cs_server v2020.2
  ****** Build date   : Nov 03 2020-22:02:56
    **** Build number : 2020.2.1604437376
      ** Copyright 2017-2020 Xilinx, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 2013.070 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210328B560D9A
set_property PROGRAM.FILE {C:/Users/mafassi/Desktop/lastMODIF/Microblaze5.runs/impl_1/design_1_wrapper.bit} [get_hw_devices xc7a15t_0]
current_hw_device [get_hw_devices xc7a15t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a15t_0] 0]
INFO: [Labtools 27-1434] Device xc7a15t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
open_project C:/Users/mafassi/Desktop/new08Copie/Microblaze5/Microblaze5.xpr
WARNING: [filemgmt 56-3] IP Repository Path: Could not find the directory 'C:/Users/mafassi/Desktop/new08Copie/ip_repo/my_custom_UART_1.0'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/mafassi/Desktop/new08Copie/ip_repo/uart_axifull_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/mafassi/Desktop/new08Copie/ip_repo/LVDS_Buffer'.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'c:/Users/mafassi/Desktop/new08Copie/ip_repo/my_custom_UART_1.0'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/mafassi/Downloads/fifo_ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2020.2/data/ip'.
WARNING: [IP_Flow 19-3664] IP 'design_1_uart_axifull_0_7' generated file not found 'c:/Users/mafassi/Desktop/new08Copie/Microblaze5/Microblaze5.gen/sources_1/bd/design_1/ip/design_1_uart_axifull_0_7/design_1_uart_axifull_0_7.dcp'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_uart_axifull_0_7' generated file not found 'c:/Users/mafassi/Desktop/new08Copie/Microblaze5/Microblaze5.gen/sources_1/bd/design_1/ip/design_1_uart_axifull_0_7/design_1_uart_axifull_0_7_stub.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_uart_axifull_0_7' generated file not found 'c:/Users/mafassi/Desktop/new08Copie/Microblaze5/Microblaze5.gen/sources_1/bd/design_1/ip/design_1_uart_axifull_0_7/design_1_uart_axifull_0_7_stub.vhdl'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_uart_axifull_0_7' generated file not found 'c:/Users/mafassi/Desktop/new08Copie/Microblaze5/Microblaze5.gen/sources_1/bd/design_1/ip/design_1_uart_axifull_0_7/design_1_uart_axifull_0_7_sim_netlist.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_uart_axifull_0_7' generated file not found 'c:/Users/mafassi/Desktop/new08Copie/Microblaze5/Microblaze5.gen/sources_1/bd/design_1/ip/design_1_uart_axifull_0_7/design_1_uart_axifull_0_7_sim_netlist.vhdl'. Please regenerate to continue.
current_project Microblaze5
close_hw_manager
current_project Microblaze5(2)
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3414] Connected to existing cs_server.
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210328B560D9A
current_hw_device [get_hw_devices xc7a15t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a15t_0] 0]
INFO: [Labtools 27-1434] Device xc7a15t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
create_hw_cfgmem -hw_device [get_hw_devices xc7a15t_0] -mem_dev [lindex [get_cfgmem_parts {mx25l3233f-spi-x1_x2_x4}] 0]
close_project
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3414] Connected to existing cs_server.
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210328B560D9A
set_property PROGRAM.FILE {C:/Users/mafassi/Desktop/lastMODIF/Microblaze5.runs/impl_1/design_1_wrapper.bit} [get_hw_devices xc7a15t_0]
current_hw_device [get_hw_devices xc7a15t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a15t_0] 0]
INFO: [Labtools 27-1434] Device xc7a15t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
create_hw_cfgmem -hw_device [lindex [get_hw_devices xc7a15t_0] 0] [lindex [get_cfgmem_parts {mx25l3233f-spi-x1_x2_x4}] 0]
set_property PROGRAM.BLANK_CHECK  0 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a15t_0] 0]]
set_property PROGRAM.ERASE  1 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a15t_0] 0]]
set_property PROGRAM.CFG_PROGRAM  1 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a15t_0] 0]]
set_property PROGRAM.VERIFY  1 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a15t_0] 0]]
set_property PROGRAM.CHECKSUM  0 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a15t_0] 0]]
refresh_hw_device [lindex [get_hw_devices xc7a15t_0] 0]
INFO: [Labtools 27-1434] Device xc7a15t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
refresh_hw_device [lindex [get_hw_devices xc7a15t_0] 0]
INFO: [Labtools 27-1434] Device xc7a15t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run impl_1 -prev_step 
launch_runs impl_1 -to_step write_bitstream -jobs 10
[Mon Jul 31 16:38:34 2023] Launched impl_1...
Run output will be captured here: C:/Users/mafassi/Desktop/lastMODIF/Microblaze5.runs/impl_1/runme.log
write_cfgmem  -format bin -size 4 -interface SPIx1 -loaddata {up 0x000E0000 "C:/Users/mafassi/Desktop/csv format-20230601T073237Z-001/new/csvtobin/csvtobin/output.bin" } -file "C:/Users/mafassi/Desktop/lastMODIF/file_into_mem.bin"
Command: write_cfgmem -format bin -size 4 -interface SPIx1 -loaddata {up 0x000E0000 "C:/Users/mafassi/Desktop/csv format-20230601T073237Z-001/new/csvtobin/csvtobin/output.bin" } -file C:/Users/mafassi/Desktop/lastMODIF/file_into_mem.bin
Creating config memory files...
Creating bitstream load up from address 0x000E0000
Loading datafile C:/Users/mafassi/Desktop/csv format-20230601T073237Z-001/new/csvtobin/csvtobin/output.bin
Writing file C:/Users/mafassi/Desktop/lastMODIF/file_into_mem.bin
Writing log file C:/Users/mafassi/Desktop/lastMODIF/file_into_mem.prm
===================================
Configuration Memory information
===================================
File Format        BIN
Interface          SPIX1
Size               4M
Start Address      0x00000000
End Address        0x003FFFFF

Addr1         Addr2         Date                    File(s)
0x000E0000    0x000E63FE    Jul 26 12:31:11 2023    C:/Users/mafassi/Desktop/csv format-20230601T073237Z-001/new/csvtobin/csvtobin/output.bin
0 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_cfgmem completed successfully
set_property PROGRAM.ADDRESS_RANGE  {use_file} [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a15t_0] 0]]
set_property PROGRAM.FILES [list "C:/Users/mafassi/Desktop/lastMODIF/file_into_mem.bin" ] [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a15t_0] 0]]
set_property PROGRAM.UNUSED_PIN_TERMINATION {pull-none} [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a15t_0] 0]]
set_property PROGRAM.BLANK_CHECK  0 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a15t_0] 0]]
set_property PROGRAM.ERASE  0 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a15t_0] 0]]
set_property PROGRAM.CFG_PROGRAM  1 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a15t_0] 0]]
set_property PROGRAM.VERIFY  1 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a15t_0] 0]]
set_property PROGRAM.CHECKSUM  0 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a15t_0] 0]]
set_property PROGRAM.ADDRESS_RANGE  {use_file} [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a15t_0] 0]]
set_property PROGRAM.FILES [list "C:/Users/mafassi/Desktop/lastMODIF/file_into_mem.bin" ] [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a15t_0] 0]]
set_property PROGRAM.UNUSED_PIN_TERMINATION {pull-none} [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a15t_0] 0]]
set_property PROGRAM.BLANK_CHECK  0 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a15t_0] 0]]
set_property PROGRAM.ERASE  0 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a15t_0] 0]]
set_property PROGRAM.CFG_PROGRAM  1 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a15t_0] 0]]
set_property PROGRAM.VERIFY  1 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a15t_0] 0]]
set_property PROGRAM.CHECKSUM  0 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a15t_0] 0]]
set_property PROGRAM.ADDRESS_RANGE  {use_file} [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a15t_0] 0]]
set_property PROGRAM.FILES [list "C:/Users/mafassi/Desktop/lastMODIF/file_into_mem.bin" ] [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a15t_0] 0]]
set_property PROGRAM.UNUSED_PIN_TERMINATION {pull-none} [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a15t_0] 0]]
set_property PROGRAM.BLANK_CHECK  0 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a15t_0] 0]]
set_property PROGRAM.ERASE  1 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a15t_0] 0]]
set_property PROGRAM.CFG_PROGRAM  1 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a15t_0] 0]]
set_property PROGRAM.VERIFY  1 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a15t_0] 0]]
set_property PROGRAM.CHECKSUM  0 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a15t_0] 0]]
set_property PROGRAM.ADDRESS_RANGE  {use_file} [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a15t_0] 0]]
set_property PROGRAM.FILES [list "C:/Users/mafassi/Desktop/lastMODIF/file_into_mem.bin" ] [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a15t_0] 0]]
set_property PROGRAM.PRM_FILE {} [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a15t_0] 0]]
set_property PROGRAM.UNUSED_PIN_TERMINATION {pull-none} [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a15t_0] 0]]
set_property PROGRAM.BLANK_CHECK  0 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a15t_0] 0]]
set_property PROGRAM.ERASE  1 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a15t_0] 0]]
set_property PROGRAM.CFG_PROGRAM  1 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a15t_0] 0]]
set_property PROGRAM.VERIFY  1 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a15t_0] 0]]
set_property PROGRAM.CHECKSUM  0 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a15t_0] 0]]
startgroup 
create_hw_bitstream -hw_device [lindex [get_hw_devices xc7a15t_0] 0] [get_property PROGRAM.HW_CFGMEM_BITFILE [ lindex [get_hw_devices xc7a15t_0] 0]]; program_hw_devices [lindex [get_hw_devices xc7a15t_0] 0]; refresh_hw_device [lindex [get_hw_devices xc7a15t_0] 0];
INFO: [Labtools 27-3164] End of startup status: HIGH
INFO: [Labtools 27-2302] Device xc7a15t (JTAG device index = 0) is programmed with a design that has 1 SPI core(s).
program_hw_cfgmem -hw_cfgmem [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a15t_0] 0]]
Mfg ID : c2   Memory Type : 20   Memory Capacity : 16   Device ID 1 : 0   Device ID 2 : 0
Performing Erase Operation...
Erase Operation successful.
Performing Program and Verify Operations...
Program/Verify Operation successful.
INFO: [Labtoolstcl 44-377] Flash programming completed successfully
program_hw_cfgmem: Time (s): cpu = 00:00:00 ; elapsed = 00:00:26 . Memory (MB): peak = 3450.383 ; gain = 0.000
endgroup
refresh_hw_device [lindex [get_hw_devices xc7a15t_0] 0]
INFO: [Labtools 27-2302] Device xc7a15t (JTAG device index = 0) is programmed with a design that has 1 SPI core(s).
write_hw_platform -fixed -include_bit -force -file C:/Users/mafassi/Desktop/lastMODIF/XSA_Design_TestingV7.xsa
INFO: [Vivado 12-4895] Creating Hardware Platform: C:/Users/mafassi/Desktop/lastMODIF/XSA_Design_TestingV7.xsa ...
WARNING: [Project 1-645] Board images not set in Hardware Platform.
INFO: [Vivado 12-12467] The Hardware Platform can be used for Hardware
INFO: [Vivado 12-4896] Successfully created Hardware Platform: C:/Users/mafassi/Desktop/lastMODIF/XSA_Design_TestingV7.xsa
close_hw_manager
open_bd_design {C:/Users/mafassi/Desktop/lastMODIF/Microblaze5.srcs/sources_1/bd/design_1/design_1.bd}
Reading block design file <C:/Users/mafassi/Desktop/lastMODIF/Microblaze5.srcs/sources_1/bd/design_1/design_1.bd>...
Adding component instance block -- xilinx.com:ip:lmb_bram_if_cntlr:4.0 - dlmb_bram_if_cntlr
Adding component instance block -- xilinx.com:ip:lmb_v10:3.0 - dlmb_v10
Adding component instance block -- xilinx.com:ip:lmb_bram_if_cntlr:4.0 - ilmb_bram_if_cntlr
Adding component instance block -- xilinx.com:ip:lmb_v10:3.0 - ilmb_v10
Adding component instance block -- xilinx.com:ip:blk_mem_gen:8.4 - lmb_bram
Adding component instance block -- Laudren.local:user:LVDS_Transmitter:1.0 - LVDS_Transmitter_0
Adding component instance block -- xilinx.com:ip:axi_quad_spi:3.2 - axi_quad_spi_0
Adding component instance block -- xilinx.com:ip:clk_wiz:6.0 - clk_wiz_1
Adding component instance block -- xilinx.com:ip:mdm:3.2 - mdm_1
Adding component instance block -- xilinx.com:ip:microblaze:11.0 - microblaze_0
Adding component instance block -- xilinx.com:ip:axi_intc:4.1 - microblaze_0_axi_intc
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - microblaze_0_axi_periph
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:xlconcat:2.1 - microblaze_0_xlconcat
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - rst_clk_wiz_1_100M
Adding component instance block -- Laudren.local:user:uart_axifull:1.0 - uart_axifull_0
Successfully read diagram <design_1> from block design file <C:/Users/mafassi/Desktop/lastMODIF/Microblaze5.srcs/sources_1/bd/design_1/design_1.bd>
open_bd_design: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 3609.051 ; gain = 6.324
update_gui_for_PARAM_VALUE.C_XIP_MODE- xip_mode: 0 spi_mode: 2 xip_perf_mode: 1
update_gui_for_PARAM_VALUE.C_XIP_PERF_MODE- xip_mode: 0 xip_perf_mode: 1 axi4_interface: 0
startgroup
set_property -dict [list CONFIG.C_SPI_MEMORY {4}] [get_bd_cells axi_quad_spi_0]
endgroup
save_bd_design
Wrote  : <C:\Users\mafassi\Desktop\lastMODIF\Microblaze5.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <C:/Users/mafassi/Desktop/lastMODIF/Microblaze5.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
reset_run synth_1
reset_run design_1_axi_quad_spi_0_0_synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 10
CRITICAL WARNING: [BD 41-1367] The port name 'Input' of cell '/LVDS_Transmitter_0' is a reserved keyword in a Hardware Description Language. Please consider renaming the port.
WARNING: [IP_Flow 19-3374] An attempt to modify the value of disabled parameter 'PRIM_IN_FREQ' from '12.000' to '100.000' has been ignored for IP 'clk_wiz_1'
WARNING: [IP_Flow 19-3374] An attempt to modify the value of disabled parameter 'PRIM_IN_FREQ' from '12.000' to '100.000' has been ignored for IP 'clk_wiz_1'
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /clk_wiz_1 clk_wiz propagate
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /clk_wiz_1 clk_wiz propagate
INFO: [xilinx.com:ip:axi_quad_spi:3.2-1] /axi_quad_spi_0 
                  ########################################################################################
                  INFO: AXI Quad SPI core's AXI Lite Clock and EXT SPI CLK are asynchronous to each other.
                  ########################################################################################
INFO: [xilinx.com:ip:axi_quad_spi:3.2-1] /axi_quad_spi_0 
                  ########################################################################################
                  INFO: AXI Quad SPI core's AXI Lite Clock and EXT SPI CLK are asynchronous to each other.
                  ########################################################################################
INFO: [xilinx.com:ip:axi_intc:4.1-1] /microblaze_0_axi_intc: The AXI INTC core has been configured to operate with synchronous clocks.
INFO: [xilinx.com:ip:axi_intc:4.1-1] /microblaze_0_axi_intc: The AXI INTC core has been configured to operate with synchronous clocks.
WARNING: [xilinx.com:ip:axi_intc:4.1-6] /microblaze_0_axi_intc: Property SENSITIVITY = "NULL" for interrupt input 4 not recognized - using default interrupt type Rising Edge. Please change this manually if necessary.
WARNING: [xilinx.com:ip:axi_intc:4.1-6] /microblaze_0_axi_intc: Property SENSITIVITY = "NULL" for interrupt input 3 not recognized - using default interrupt type Rising Edge. Please change this manually if necessary.
WARNING: [xilinx.com:ip:axi_intc:4.1-6] /microblaze_0_axi_intc: Property SENSITIVITY = "NULL" for interrupt input 2 not recognized - using default interrupt type Rising Edge. Please change this manually if necessary.
WARNING: [xilinx.com:ip:axi_intc:4.1-6] /microblaze_0_axi_intc: Property SENSITIVITY = "NULL" for interrupt input 1 not recognized - using default interrupt type Rising Edge. Please change this manually if necessary.
WARNING: [xilinx.com:ip:axi_intc:4.1-6] /microblaze_0_axi_intc: Property SENSITIVITY = "NULL" for interrupt input 0 not recognized - using default interrupt type Rising Edge. Please change this manually if necessary.
Wrote  : <C:\Users\mafassi\Desktop\lastMODIF\Microblaze5.srcs\sources_1\bd\design_1\design_1.bd> 
VHDL Output written to : c:/Users/mafassi/Desktop/lastMODIF/Microblaze5.gen/sources_1/bd/design_1/synth/design_1.vhd
VHDL Output written to : c:/Users/mafassi/Desktop/lastMODIF/Microblaze5.gen/sources_1/bd/design_1/sim/design_1.vhd
VHDL Output written to : c:/Users/mafassi/Desktop/lastMODIF/Microblaze5.gen/sources_1/bd/design_1/hdl/design_1_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_quad_spi_0 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/mafassi/Desktop/lastMODIF/Microblaze5.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_ooc.xdc'
WARNING: [IP_Flow 19-5160] IP 'design_1_auto_pc_0' detected simulation language mismatch. Simulation type 'rtl' does not support 'VHDL' outputs (see project's "simulator_language" property), delivering 'Verilog' outputs instead.
WARNING: [IP_Flow 19-5160] IP 'design_1_auto_pc_0' detected simulation language mismatch. Simulation type 'tlm' does not support 'VHDL' outputs (see project's "simulator_language" property), delivering 'SystemC' outputs instead.
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_axi_periph/m04_couplers/auto_pc .
Exporting to file c:/Users/mafassi/Desktop/lastMODIF/Microblaze5.gen/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file c:/Users/mafassi/Desktop/lastMODIF/Microblaze5.gen/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File c:/Users/mafassi/Desktop/lastMODIF/Microblaze5.gen/sources_1/bd/design_1/synth/design_1.hwdef
INFO: [IP_Flow 19-7066] Running IP cache check for IP design_1_auto_pc_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP design_1_axi_quad_spi_0_0
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_auto_pc_0, cache-ID = d6b6d36f006ffe8d; cache size = 212.424 MB.
[Mon Jul 31 16:50:30 2023] Launched design_1_axi_quad_spi_0_0_synth_1, synth_1...
Run output will be captured here:
design_1_axi_quad_spi_0_0_synth_1: C:/Users/mafassi/Desktop/lastMODIF/Microblaze5.runs/design_1_axi_quad_spi_0_0_synth_1/runme.log
synth_1: C:/Users/mafassi/Desktop/lastMODIF/Microblaze5.runs/synth_1/runme.log
[Mon Jul 31 16:50:30 2023] Launched impl_1...
Run output will be captured here: C:/Users/mafassi/Desktop/lastMODIF/Microblaze5.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 3650.043 ; gain = 40.992
reset_run synth_1
launch_runs synth_1 -jobs 10
[Mon Jul 31 16:52:41 2023] Launched synth_1...
Run output will be captured here: C:/Users/mafassi/Desktop/lastMODIF/Microblaze5.runs/synth_1/runme.log
launch_runs impl_1 -jobs 10
[Mon Jul 31 16:53:20 2023] Launched impl_1...
Run output will be captured here: C:/Users/mafassi/Desktop/lastMODIF/Microblaze5.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 10
[Mon Jul 31 16:56:38 2023] Launched impl_1...
Run output will be captured here: C:/Users/mafassi/Desktop/lastMODIF/Microblaze5.runs/impl_1/runme.log
ipx::edit_ip_in_project -upgrade true -name uart_axifull_v1_0_project -directory C:/Users/mafassi/Desktop/lastMODIF/Microblaze5.tmp/uart_axifull_v1_0_project {c:/Users/mafassi/Desktop/13MHz_UART - Copie/Working UART at 13Mhz/ip_repo/uart_axifull_1.0/component.xml}
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2020.2/data/ip'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/mafassi/Desktop/13MHz_UART - Copie/Working UART at 13Mhz/ip_repo/LVDS_Buffer'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/mafassi/Desktop/13MHz_UART - Copie/Working UART at 13Mhz/ip_repo/uart_axifull_1.0'.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'c:/Users/mafassi/Desktop/ip_repo/my_custom_UART_1.0'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/mafassi/Downloads/fifo_ip'.
INFO: [IP_Flow 19-795] Syncing license key meta-data
update_compile_order -fileset sources_1
ipx::merge_project_changes hdl_parameters [ipx::current_core]
WARNING: [IP_Flow 19-5226] Project source file 'c:/Users/mafassi/Desktop/13MHz_UART - Copie/Working UART at 13Mhz/ip_repo/uart_axifull_1.0/component.xml' ignored by IP packager.
WARNING: [IP_Flow 19-4300] HDL parameter 'C_S01_AXI_ADDR_WIDTH' has its value changed from '10' to '17'.
INFO: [IP_Flow 19-3166] Bus Interface 'S00_AXI': References existing memory map 'S00_AXI'.
INFO: [IP_Flow 19-3166] Bus Interface 'S01_AXI': References existing memory map 'S01_AXI'.
set_property core_revision 5 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::check_integrity [ipx::current_core]
INFO: [IP_Flow 19-2181] Payment Required is not set for this core.
INFO: [IP_Flow 19-2187] The Product Guide file is missing.
INFO: [Ipptcl 7-1486] check_integrity: Integrity check passed.
ipx::save_core [ipx::current_core]
ipx::move_temp_component_back -component [ipx::current_core]
close_project -delete
update_ip_catalog -rebuild -repo_path {c:/Users/mafassi/Desktop/13MHz_UART - Copie/Working UART at 13Mhz/ip_repo/uart_axifull_1.0}
INFO: [IP_Flow 19-725] Reloaded user IP repository 'c:/Users/mafassi/Desktop/13MHz_UART - Copie/Working UART at 13Mhz/ip_repo/uart_axifull_1.0'
report_ip_status -name ip_status 
upgrade_ip -vlnv Laudren.local:user:uart_axifull:1.0 [get_ips  design_1_uart_axifull_0_3] -log ip_upgrade.log
Upgrading 'C:/Users/mafassi/Desktop/lastMODIF/Microblaze5.srcs/sources_1/bd/design_1/design_1.bd'
WARNING: [IP_Flow 19-3374] An attempt to modify the value of disabled parameter 'C_S01_AXI_ADDR_WIDTH' from '17' to '10' has been ignored for IP 'design_1_uart_axifull_0_3'
INFO: [IP_Flow 19-3422] Upgraded design_1_uart_axifull_0_3 (uart_axifull_v1.0 1.0) from revision 4 to revision 5
WARNING: [IP_Flow 19-4706] Upgraded port 's01_axi_araddr' width 17 differs from original width 10
WARNING: [IP_Flow 19-4706] Upgraded port 's01_axi_awaddr' width 17 differs from original width 10
WARNING: [IP_Flow 19-3298] Detected external port differences while upgrading 'design_1_uart_axifull_0_3'. These changes may impact your design.
CRITICAL WARNING: [Coretcl 2-1279] The upgrade of 'design_1_uart_axifull_0_3' has identified issues that may require user intervention. Please review the upgrade log 'c:/Users/mafassi/Desktop/lastMODIF/ip_upgrade.log', and verify that the upgraded IP is correctly configured.
Wrote  : <C:\Users\mafassi\Desktop\lastMODIF\Microblaze5.srcs\sources_1\bd\design_1\design_1.bd> 
INFO: [Coretcl 2-1525] Wrote upgrade log to 'C:/Users/mafassi/Desktop/lastMODIF/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips design_1_uart_axifull_0_3] -no_script -sync -force -quiet
generate_target all [get_files  C:/Users/mafassi/Desktop/lastMODIF/Microblaze5.srcs/sources_1/bd/design_1/design_1.bd]
CRITICAL WARNING: [BD 41-1367] The port name 'Input' of cell '/LVDS_Transmitter_0' is a reserved keyword in a Hardware Description Language. Please consider renaming the port.
WARNING: [IP_Flow 19-3374] An attempt to modify the value of disabled parameter 'PRIM_IN_FREQ' from '12.000' to '100.000' has been ignored for IP 'clk_wiz_1'
WARNING: [IP_Flow 19-3374] An attempt to modify the value of disabled parameter 'PRIM_IN_FREQ' from '12.000' to '100.000' has been ignored for IP 'clk_wiz_1'
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /clk_wiz_1 clk_wiz propagate
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /clk_wiz_1 clk_wiz propagate
INFO: [xilinx.com:ip:axi_quad_spi:3.2-1] /axi_quad_spi_0 
                  ########################################################################################
                  INFO: AXI Quad SPI core's AXI Lite Clock and EXT SPI CLK are asynchronous to each other.
                  ########################################################################################
INFO: [xilinx.com:ip:axi_quad_spi:3.2-1] /axi_quad_spi_0 
                  ########################################################################################
                  INFO: AXI Quad SPI core's AXI Lite Clock and EXT SPI CLK are asynchronous to each other.
                  ########################################################################################
INFO: [xilinx.com:ip:axi_intc:4.1-1] /microblaze_0_axi_intc: The AXI INTC core has been configured to operate with synchronous clocks.
INFO: [xilinx.com:ip:axi_intc:4.1-1] /microblaze_0_axi_intc: The AXI INTC core has been configured to operate with synchronous clocks.
WARNING: [xilinx.com:ip:axi_intc:4.1-6] /microblaze_0_axi_intc: Property SENSITIVITY = "NULL" for interrupt input 4 not recognized - using default interrupt type Rising Edge. Please change this manually if necessary.
WARNING: [xilinx.com:ip:axi_intc:4.1-6] /microblaze_0_axi_intc: Property SENSITIVITY = "NULL" for interrupt input 3 not recognized - using default interrupt type Rising Edge. Please change this manually if necessary.
WARNING: [xilinx.com:ip:axi_intc:4.1-6] /microblaze_0_axi_intc: Property SENSITIVITY = "NULL" for interrupt input 2 not recognized - using default interrupt type Rising Edge. Please change this manually if necessary.
WARNING: [xilinx.com:ip:axi_intc:4.1-6] /microblaze_0_axi_intc: Property SENSITIVITY = "NULL" for interrupt input 1 not recognized - using default interrupt type Rising Edge. Please change this manually if necessary.
WARNING: [xilinx.com:ip:axi_intc:4.1-6] /microblaze_0_axi_intc: Property SENSITIVITY = "NULL" for interrupt input 0 not recognized - using default interrupt type Rising Edge. Please change this manually if necessary.
Wrote  : <C:\Users\mafassi\Desktop\lastMODIF\Microblaze5.srcs\sources_1\bd\design_1\design_1.bd> 
VHDL Output written to : c:/Users/mafassi/Desktop/lastMODIF/Microblaze5.gen/sources_1/bd/design_1/synth/design_1.vhd
VHDL Output written to : c:/Users/mafassi/Desktop/lastMODIF/Microblaze5.gen/sources_1/bd/design_1/sim/design_1.vhd
VHDL Output written to : c:/Users/mafassi/Desktop/lastMODIF/Microblaze5.gen/sources_1/bd/design_1/hdl/design_1_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block uart_axifull_0 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/mafassi/Desktop/lastMODIF/Microblaze5.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_ooc.xdc'
WARNING: [IP_Flow 19-5160] IP 'design_1_auto_pc_0' detected simulation language mismatch. Simulation type 'rtl' does not support 'VHDL' outputs (see project's "simulator_language" property), delivering 'Verilog' outputs instead.
WARNING: [IP_Flow 19-5160] IP 'design_1_auto_pc_0' detected simulation language mismatch. Simulation type 'tlm' does not support 'VHDL' outputs (see project's "simulator_language" property), delivering 'SystemC' outputs instead.
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_axi_periph/m04_couplers/auto_pc .
Exporting to file c:/Users/mafassi/Desktop/lastMODIF/Microblaze5.gen/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file c:/Users/mafassi/Desktop/lastMODIF/Microblaze5.gen/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File c:/Users/mafassi/Desktop/lastMODIF/Microblaze5.gen/sources_1/bd/design_1/synth/design_1.hwdef
generate_target: Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 3681.445 ; gain = 2.605
catch { config_ip_cache -export [get_ips -all design_1_uart_axifull_0_3] }
catch { config_ip_cache -export [get_ips -all design_1_auto_pc_0] }
export_ip_user_files -of_objects [get_files C:/Users/mafassi/Desktop/lastMODIF/Microblaze5.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/mafassi/Desktop/lastMODIF/Microblaze5.srcs/sources_1/bd/design_1/design_1.bd]
launch_runs design_1_uart_axifull_0_3_synth_1 design_1_auto_pc_0_synth_1 -jobs 10
[Mon Jul 31 16:58:19 2023] Launched design_1_uart_axifull_0_3_synth_1, design_1_auto_pc_0_synth_1...
Run output will be captured here:
design_1_uart_axifull_0_3_synth_1: C:/Users/mafassi/Desktop/lastMODIF/Microblaze5.runs/design_1_uart_axifull_0_3_synth_1/runme.log
design_1_auto_pc_0_synth_1: C:/Users/mafassi/Desktop/lastMODIF/Microblaze5.runs/design_1_auto_pc_0_synth_1/runme.log
export_simulation -of_objects [get_files C:/Users/mafassi/Desktop/lastMODIF/Microblaze5.srcs/sources_1/bd/design_1/design_1.bd] -directory C:/Users/mafassi/Desktop/lastMODIF/Microblaze5.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/mafassi/Desktop/lastMODIF/Microblaze5.ip_user_files -ipstatic_source_dir C:/Users/mafassi/Desktop/lastMODIF/Microblaze5.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/mafassi/Desktop/lastMODIF/Microblaze5.cache/compile_simlib/modelsim} {questa=C:/Users/mafassi/Desktop/lastMODIF/Microblaze5.cache/compile_simlib/questa} {riviera=C:/Users/mafassi/Desktop/lastMODIF/Microblaze5.cache/compile_simlib/riviera} {activehdl=C:/Users/mafassi/Desktop/lastMODIF/Microblaze5.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
report_ip_status -name ip_status 
reset_run synth_1
launch_runs synth_1 -jobs 10
[Mon Jul 31 16:59:04 2023] Launched synth_1...
Run output will be captured here: C:/Users/mafassi/Desktop/lastMODIF/Microblaze5.runs/synth_1/runme.log
launch_runs impl_1 -jobs 10
[Mon Jul 31 16:59:38 2023] Launched impl_1...
Run output will be captured here: C:/Users/mafassi/Desktop/lastMODIF/Microblaze5.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 10
[Mon Jul 31 17:01:07 2023] Launched impl_1...
Run output will be captured here: C:/Users/mafassi/Desktop/lastMODIF/Microblaze5.runs/impl_1/runme.log
write_hw_platform -fixed -include_bit -force -file C:/Users/mafassi/Desktop/lastMODIF/XSA_Design_TestingV8.xsa
INFO: [Vivado 12-4895] Creating Hardware Platform: C:/Users/mafassi/Desktop/lastMODIF/XSA_Design_TestingV8.xsa ...
WARNING: [Project 1-645] Board images not set in Hardware Platform.
INFO: [Vivado 12-12467] The Hardware Platform can be used for Hardware
INFO: [Vivado 12-4896] Successfully created Hardware Platform: C:/Users/mafassi/Desktop/lastMODIF/XSA_Design_TestingV8.xsa
ipx::edit_ip_in_project -upgrade true -name uart_axifull_v1_0_project -directory C:/Users/mafassi/Desktop/lastMODIF/Microblaze5.tmp/uart_axifull_v1_0_project {c:/Users/mafassi/Desktop/13MHz_UART - Copie/Working UART at 13Mhz/ip_repo/uart_axifull_1.0/component.xml}
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2020.2/data/ip'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/mafassi/Desktop/13MHz_UART - Copie/Working UART at 13Mhz/ip_repo/LVDS_Buffer'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/mafassi/Desktop/13MHz_UART - Copie/Working UART at 13Mhz/ip_repo/uart_axifull_1.0'.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'c:/Users/mafassi/Desktop/ip_repo/my_custom_UART_1.0'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/mafassi/Downloads/fifo_ip'.
INFO: [IP_Flow 19-795] Syncing license key meta-data
update_compile_order -fileset sources_1
ipx::merge_project_changes files [ipx::current_core]
WARNING: [IP_Flow 19-5226] Project source file 'c:/Users/mafassi/Desktop/13MHz_UART - Copie/Working UART at 13Mhz/ip_repo/uart_axifull_1.0/component.xml' ignored by IP packager.
set_property core_revision 6 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::check_integrity [ipx::current_core]
INFO: [IP_Flow 19-2181] Payment Required is not set for this core.
INFO: [IP_Flow 19-2187] The Product Guide file is missing.
INFO: [Ipptcl 7-1486] check_integrity: Integrity check passed.
ipx::save_core [ipx::current_core]
ipx::move_temp_component_back -component [ipx::current_core]
close_project -delete
update_ip_catalog -rebuild -repo_path {c:/Users/mafassi/Desktop/13MHz_UART - Copie/Working UART at 13Mhz/ip_repo/uart_axifull_1.0}
INFO: [IP_Flow 19-725] Reloaded user IP repository 'c:/Users/mafassi/Desktop/13MHz_UART - Copie/Working UART at 13Mhz/ip_repo/uart_axifull_1.0'
report_ip_status -name ip_status 
upgrade_ip -vlnv Laudren.local:user:uart_axifull:1.0 [get_ips  design_1_uart_axifull_0_3] -log ip_upgrade.log
Upgrading 'C:/Users/mafassi/Desktop/lastMODIF/Microblaze5.srcs/sources_1/bd/design_1/design_1.bd'
INFO: [IP_Flow 19-3422] Upgraded design_1_uart_axifull_0_3 (uart_axifull_v1.0 1.0) from revision 5 to revision 6
Wrote  : <C:\Users\mafassi\Desktop\lastMODIF\Microblaze5.srcs\sources_1\bd\design_1\design_1.bd> 
INFO: [Coretcl 2-1525] Wrote upgrade log to 'C:/Users/mafassi/Desktop/lastMODIF/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips design_1_uart_axifull_0_3] -no_script -sync -force -quiet
generate_target all [get_files  C:/Users/mafassi/Desktop/lastMODIF/Microblaze5.srcs/sources_1/bd/design_1/design_1.bd]
CRITICAL WARNING: [BD 41-1367] The port name 'Input' of cell '/LVDS_Transmitter_0' is a reserved keyword in a Hardware Description Language. Please consider renaming the port.
WARNING: [IP_Flow 19-3374] An attempt to modify the value of disabled parameter 'PRIM_IN_FREQ' from '12.000' to '100.000' has been ignored for IP 'clk_wiz_1'
WARNING: [IP_Flow 19-3374] An attempt to modify the value of disabled parameter 'PRIM_IN_FREQ' from '12.000' to '100.000' has been ignored for IP 'clk_wiz_1'
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /clk_wiz_1 clk_wiz propagate
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /clk_wiz_1 clk_wiz propagate
INFO: [xilinx.com:ip:axi_quad_spi:3.2-1] /axi_quad_spi_0 
                  ########################################################################################
                  INFO: AXI Quad SPI core's AXI Lite Clock and EXT SPI CLK are asynchronous to each other.
                  ########################################################################################
INFO: [xilinx.com:ip:axi_quad_spi:3.2-1] /axi_quad_spi_0 
                  ########################################################################################
                  INFO: AXI Quad SPI core's AXI Lite Clock and EXT SPI CLK are asynchronous to each other.
                  ########################################################################################
INFO: [xilinx.com:ip:axi_intc:4.1-1] /microblaze_0_axi_intc: The AXI INTC core has been configured to operate with synchronous clocks.
INFO: [xilinx.com:ip:axi_intc:4.1-1] /microblaze_0_axi_intc: The AXI INTC core has been configured to operate with synchronous clocks.
WARNING: [xilinx.com:ip:axi_intc:4.1-6] /microblaze_0_axi_intc: Property SENSITIVITY = "NULL" for interrupt input 4 not recognized - using default interrupt type Rising Edge. Please change this manually if necessary.
WARNING: [xilinx.com:ip:axi_intc:4.1-6] /microblaze_0_axi_intc: Property SENSITIVITY = "NULL" for interrupt input 3 not recognized - using default interrupt type Rising Edge. Please change this manually if necessary.
WARNING: [xilinx.com:ip:axi_intc:4.1-6] /microblaze_0_axi_intc: Property SENSITIVITY = "NULL" for interrupt input 2 not recognized - using default interrupt type Rising Edge. Please change this manually if necessary.
WARNING: [xilinx.com:ip:axi_intc:4.1-6] /microblaze_0_axi_intc: Property SENSITIVITY = "NULL" for interrupt input 1 not recognized - using default interrupt type Rising Edge. Please change this manually if necessary.
WARNING: [xilinx.com:ip:axi_intc:4.1-6] /microblaze_0_axi_intc: Property SENSITIVITY = "NULL" for interrupt input 0 not recognized - using default interrupt type Rising Edge. Please change this manually if necessary.
Wrote  : <C:\Users\mafassi\Desktop\lastMODIF\Microblaze5.srcs\sources_1\bd\design_1\design_1.bd> 
VHDL Output written to : c:/Users/mafassi/Desktop/lastMODIF/Microblaze5.gen/sources_1/bd/design_1/synth/design_1.vhd
VHDL Output written to : c:/Users/mafassi/Desktop/lastMODIF/Microblaze5.gen/sources_1/bd/design_1/sim/design_1.vhd
VHDL Output written to : c:/Users/mafassi/Desktop/lastMODIF/Microblaze5.gen/sources_1/bd/design_1/hdl/design_1_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block uart_axifull_0 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/mafassi/Desktop/lastMODIF/Microblaze5.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_ooc.xdc'
WARNING: [IP_Flow 19-5160] IP 'design_1_auto_pc_0' detected simulation language mismatch. Simulation type 'rtl' does not support 'VHDL' outputs (see project's "simulator_language" property), delivering 'Verilog' outputs instead.
WARNING: [IP_Flow 19-5160] IP 'design_1_auto_pc_0' detected simulation language mismatch. Simulation type 'tlm' does not support 'VHDL' outputs (see project's "simulator_language" property), delivering 'SystemC' outputs instead.
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_axi_periph/m04_couplers/auto_pc .
Exporting to file c:/Users/mafassi/Desktop/lastMODIF/Microblaze5.gen/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file c:/Users/mafassi/Desktop/lastMODIF/Microblaze5.gen/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File c:/Users/mafassi/Desktop/lastMODIF/Microblaze5.gen/sources_1/bd/design_1/synth/design_1.hwdef
generate_target: Time (s): cpu = 00:00:15 ; elapsed = 00:00:13 . Memory (MB): peak = 3890.234 ; gain = 0.000
catch { config_ip_cache -export [get_ips -all design_1_uart_axifull_0_3] }
catch { config_ip_cache -export [get_ips -all design_1_auto_pc_0] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_auto_pc_0, cache-ID = 5cebe1694b2c4106; cache size = 214.342 MB.
export_ip_user_files -of_objects [get_files C:/Users/mafassi/Desktop/lastMODIF/Microblaze5.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/mafassi/Desktop/lastMODIF/Microblaze5.srcs/sources_1/bd/design_1/design_1.bd]
launch_runs design_1_uart_axifull_0_3_synth_1 -jobs 10
[Mon Jul 31 17:15:06 2023] Launched design_1_uart_axifull_0_3_synth_1...
Run output will be captured here: C:/Users/mafassi/Desktop/lastMODIF/Microblaze5.runs/design_1_uart_axifull_0_3_synth_1/runme.log
export_simulation -of_objects [get_files C:/Users/mafassi/Desktop/lastMODIF/Microblaze5.srcs/sources_1/bd/design_1/design_1.bd] -directory C:/Users/mafassi/Desktop/lastMODIF/Microblaze5.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/mafassi/Desktop/lastMODIF/Microblaze5.ip_user_files -ipstatic_source_dir C:/Users/mafassi/Desktop/lastMODIF/Microblaze5.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/mafassi/Desktop/lastMODIF/Microblaze5.cache/compile_simlib/modelsim} {questa=C:/Users/mafassi/Desktop/lastMODIF/Microblaze5.cache/compile_simlib/questa} {riviera=C:/Users/mafassi/Desktop/lastMODIF/Microblaze5.cache/compile_simlib/riviera} {activehdl=C:/Users/mafassi/Desktop/lastMODIF/Microblaze5.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
report_ip_status -name ip_status 
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 10
[Mon Jul 31 17:15:51 2023] Launched synth_1...
Run output will be captured here: C:/Users/mafassi/Desktop/lastMODIF/Microblaze5.runs/synth_1/runme.log
[Mon Jul 31 17:15:51 2023] Launched impl_1...
Run output will be captured here: C:/Users/mafassi/Desktop/lastMODIF/Microblaze5.runs/impl_1/runme.log
write_hw_platform -fixed -include_bit -force -file C:/Users/mafassi/Desktop/lastMODIF/XSA_Design_Testing_13MHz.xsa
INFO: [Vivado 12-4895] Creating Hardware Platform: C:/Users/mafassi/Desktop/lastMODIF/XSA_Design_Testing_13MHz.xsa ...
WARNING: [Project 1-645] Board images not set in Hardware Platform.
INFO: [Vivado 12-12467] The Hardware Platform can be used for Hardware
INFO: [Vivado 12-4896] Successfully created Hardware Platform: C:/Users/mafassi/Desktop/lastMODIF/XSA_Design_Testing_13MHz.xsa
update_gui_for_PARAM_VALUE.C_XIP_MODE- xip_mode: 0 spi_mode: 2 xip_perf_mode: 1
update_gui_for_PARAM_VALUE.C_XIP_PERF_MODE- xip_mode: 0 xip_perf_mode: 1 axi4_interface: 0
update_gui_for_PARAM_VALUE.C_XIP_MODE- xip_mode: 0 spi_mode: 2 xip_perf_mode: 1
update_gui_for_PARAM_VALUE.C_XIP_PERF_MODE- xip_mode: 0 xip_perf_mode: 1 axi4_interface: 0
update_gui_for_PARAM_VALUE.C_XIP_MODE- xip_mode: 0 spi_mode: 2 xip_perf_mode: 1
update_gui_for_PARAM_VALUE.C_XIP_PERF_MODE- xip_mode: 0 xip_perf_mode: 1 axi4_interface: 0
startgroup
set_property -dict [list CONFIG.CLKOUT1_REQUESTED_OUT_FREQ {94.98305} CONFIG.CLKOUT2_REQUESTED_OUT_FREQ {100.07143} CONFIG.MMCM_CLKFBOUT_MULT_F {58.375} CONFIG.MMCM_CLKOUT0_DIVIDE_F {7.375} CONFIG.MMCM_CLKOUT1_DIVIDE {7} CONFIG.CLKOUT1_JITTER {508.522} CONFIG.CLKOUT1_PHASE_ERROR {645.797} CONFIG.CLKOUT2_JITTER {505.292} CONFIG.CLKOUT2_PHASE_ERROR {645.797}] [get_bd_cells clk_wiz_1]
endgroup
save_bd_design
Wrote  : <C:\Users\mafassi\Desktop\lastMODIF\Microblaze5.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <C:/Users/mafassi/Desktop/lastMODIF/Microblaze5.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
reset_run synth_1
reset_run design_1_clk_wiz_1_0_synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 10
CRITICAL WARNING: [BD 41-1367] The port name 'Input' of cell '/LVDS_Transmitter_0' is a reserved keyword in a Hardware Description Language. Please consider renaming the port.
WARNING: [IP_Flow 19-3374] An attempt to modify the value of disabled parameter 'PRIM_IN_FREQ' from '12.000' to '100.000' has been ignored for IP 'clk_wiz_1'
WARNING: [IP_Flow 19-3374] An attempt to modify the value of disabled parameter 'PRIM_IN_FREQ' from '12.000' to '100.000' has been ignored for IP 'clk_wiz_1'
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /clk_wiz_1 clk_wiz propagate
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /clk_wiz_1 clk_wiz propagate
INFO: [xilinx.com:ip:axi_quad_spi:3.2-1] /axi_quad_spi_0 
                  ########################################################################################
                  INFO: AXI Quad SPI core's AXI Lite Clock and EXT SPI CLK are asynchronous to each other.
                  ########################################################################################
INFO: [xilinx.com:ip:axi_quad_spi:3.2-1] /axi_quad_spi_0 
                  ########################################################################################
                  INFO: AXI Quad SPI core's AXI Lite Clock and EXT SPI CLK are asynchronous to each other.
                  ########################################################################################
INFO: [xilinx.com:ip:axi_intc:4.1-1] /microblaze_0_axi_intc: The AXI INTC core has been configured to operate with synchronous clocks.
INFO: [xilinx.com:ip:axi_intc:4.1-1] /microblaze_0_axi_intc: The AXI INTC core has been configured to operate with synchronous clocks.
WARNING: [xilinx.com:ip:axi_intc:4.1-6] /microblaze_0_axi_intc: Property SENSITIVITY = "NULL" for interrupt input 4 not recognized - using default interrupt type Rising Edge. Please change this manually if necessary.
WARNING: [xilinx.com:ip:axi_intc:4.1-6] /microblaze_0_axi_intc: Property SENSITIVITY = "NULL" for interrupt input 3 not recognized - using default interrupt type Rising Edge. Please change this manually if necessary.
WARNING: [xilinx.com:ip:axi_intc:4.1-6] /microblaze_0_axi_intc: Property SENSITIVITY = "NULL" for interrupt input 2 not recognized - using default interrupt type Rising Edge. Please change this manually if necessary.
WARNING: [xilinx.com:ip:axi_intc:4.1-6] /microblaze_0_axi_intc: Property SENSITIVITY = "NULL" for interrupt input 1 not recognized - using default interrupt type Rising Edge. Please change this manually if necessary.
WARNING: [xilinx.com:ip:axi_intc:4.1-6] /microblaze_0_axi_intc: Property SENSITIVITY = "NULL" for interrupt input 0 not recognized - using default interrupt type Rising Edge. Please change this manually if necessary.
Wrote  : <C:\Users\mafassi\Desktop\lastMODIF\Microblaze5.srcs\sources_1\bd\design_1\design_1.bd> 
VHDL Output written to : c:/Users/mafassi/Desktop/lastMODIF/Microblaze5.gen/sources_1/bd/design_1/synth/design_1.vhd
VHDL Output written to : c:/Users/mafassi/Desktop/lastMODIF/Microblaze5.gen/sources_1/bd/design_1/sim/design_1.vhd
VHDL Output written to : c:/Users/mafassi/Desktop/lastMODIF/Microblaze5.gen/sources_1/bd/design_1/hdl/design_1_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/dlmb_bram_if_cntlr .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/dlmb_v10 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/ilmb_bram_if_cntlr .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/ilmb_v10 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_axi_intc .
WARNING: [IP_Flow 19-5160] IP 'design_1_xbar_0' detected simulation language mismatch. Simulation type 'rtl' does not support 'VHDL' outputs (see project's "simulator_language" property), delivering 'Verilog' outputs instead.
WARNING: [IP_Flow 19-5160] IP 'design_1_xbar_0' detected simulation language mismatch. Simulation type 'tlm' does not support 'VHDL' outputs (see project's "simulator_language" property), delivering 'SystemC' outputs instead.
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_axi_periph/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_clk_wiz_1_100M .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/mafassi/Desktop/lastMODIF/Microblaze5.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_ooc.xdc'
WARNING: [IP_Flow 19-5160] IP 'design_1_auto_pc_0' detected simulation language mismatch. Simulation type 'rtl' does not support 'VHDL' outputs (see project's "simulator_language" property), delivering 'Verilog' outputs instead.
WARNING: [IP_Flow 19-5160] IP 'design_1_auto_pc_0' detected simulation language mismatch. Simulation type 'tlm' does not support 'VHDL' outputs (see project's "simulator_language" property), delivering 'SystemC' outputs instead.
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_axi_periph/m04_couplers/auto_pc .
Exporting to file c:/Users/mafassi/Desktop/lastMODIF/Microblaze5.gen/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file c:/Users/mafassi/Desktop/lastMODIF/Microblaze5.gen/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File c:/Users/mafassi/Desktop/lastMODIF/Microblaze5.gen/sources_1/bd/design_1/synth/design_1.hwdef
INFO: [IP_Flow 19-7066] Running IP cache check for IP design_1_auto_pc_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP design_1_clk_wiz_1_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP design_1_dlmb_bram_if_cntlr_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP design_1_dlmb_v10_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP design_1_ilmb_bram_if_cntlr_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP design_1_ilmb_v10_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP design_1_microblaze_0_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP design_1_microblaze_0_axi_intc_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP design_1_rst_clk_wiz_1_100M_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP design_1_xbar_0
[Tue Aug  1 10:56:31 2023] Launched design_1_clk_wiz_1_0_synth_1, design_1_ilmb_bram_if_cntlr_0_synth_1, design_1_dlmb_v10_0_synth_1, design_1_microblaze_0_axi_intc_0_synth_1, design_1_microblaze_0_0_synth_1, design_1_ilmb_v10_0_synth_1, design_1_rst_clk_wiz_1_100M_0_synth_1, design_1_dlmb_bram_if_cntlr_0_synth_1, design_1_xbar_0_synth_1, design_1_auto_pc_0_synth_1, synth_1...
Run output will be captured here:
design_1_clk_wiz_1_0_synth_1: C:/Users/mafassi/Desktop/lastMODIF/Microblaze5.runs/design_1_clk_wiz_1_0_synth_1/runme.log
design_1_ilmb_bram_if_cntlr_0_synth_1: C:/Users/mafassi/Desktop/lastMODIF/Microblaze5.runs/design_1_ilmb_bram_if_cntlr_0_synth_1/runme.log
design_1_dlmb_v10_0_synth_1: C:/Users/mafassi/Desktop/lastMODIF/Microblaze5.runs/design_1_dlmb_v10_0_synth_1/runme.log
design_1_microblaze_0_axi_intc_0_synth_1: C:/Users/mafassi/Desktop/lastMODIF/Microblaze5.runs/design_1_microblaze_0_axi_intc_0_synth_1/runme.log
design_1_microblaze_0_0_synth_1: C:/Users/mafassi/Desktop/lastMODIF/Microblaze5.runs/design_1_microblaze_0_0_synth_1/runme.log
design_1_ilmb_v10_0_synth_1: C:/Users/mafassi/Desktop/lastMODIF/Microblaze5.runs/design_1_ilmb_v10_0_synth_1/runme.log
design_1_rst_clk_wiz_1_100M_0_synth_1: C:/Users/mafassi/Desktop/lastMODIF/Microblaze5.runs/design_1_rst_clk_wiz_1_100M_0_synth_1/runme.log
design_1_dlmb_bram_if_cntlr_0_synth_1: C:/Users/mafassi/Desktop/lastMODIF/Microblaze5.runs/design_1_dlmb_bram_if_cntlr_0_synth_1/runme.log
design_1_xbar_0_synth_1: C:/Users/mafassi/Desktop/lastMODIF/Microblaze5.runs/design_1_xbar_0_synth_1/runme.log
design_1_auto_pc_0_synth_1: C:/Users/mafassi/Desktop/lastMODIF/Microblaze5.runs/design_1_auto_pc_0_synth_1/runme.log
synth_1: C:/Users/mafassi/Desktop/lastMODIF/Microblaze5.runs/synth_1/runme.log
[Tue Aug  1 10:56:33 2023] Launched impl_1...
Run output will be captured here: C:/Users/mafassi/Desktop/lastMODIF/Microblaze5.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:24 ; elapsed = 00:00:23 . Memory (MB): peak = 3991.254 ; gain = 0.000
write_hw_platform -fixed -include_bit -force -file C:/Users/mafassi/Desktop/lastMODIF/XSA_Design_13_54Mhz.xsa
INFO: [Vivado 12-4895] Creating Hardware Platform: C:/Users/mafassi/Desktop/lastMODIF/XSA_Design_13_54Mhz.xsa ...
WARNING: [Project 1-645] Board images not set in Hardware Platform.
INFO: [Vivado 12-12467] The Hardware Platform can be used for Hardware
INFO: [Vivado 12-4896] Successfully created Hardware Platform: C:/Users/mafassi/Desktop/lastMODIF/XSA_Design_13_54Mhz.xsa
ipx::edit_ip_in_project -upgrade true -name uart_axifull_v1_0_project -directory C:/Users/mafassi/Desktop/lastMODIF/Microblaze5.tmp/uart_axifull_v1_0_project {c:/Users/mafassi/Desktop/13MHz_UART - Copie/Working UART at 13Mhz/ip_repo/uart_axifull_1.0/component.xml}
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2020.2/data/ip'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/mafassi/Desktop/13MHz_UART - Copie/Working UART at 13Mhz/ip_repo/LVDS_Buffer'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/mafassi/Desktop/13MHz_UART - Copie/Working UART at 13Mhz/ip_repo/uart_axifull_1.0'.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'c:/Users/mafassi/Desktop/ip_repo/my_custom_UART_1.0'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/mafassi/Downloads/fifo_ip'.
INFO: [IP_Flow 19-795] Syncing license key meta-data
update_compile_order -fileset sources_1
current_project Microblaze5
startgroup
create_bd_port -dir O -type clk clk_out1
connect_bd_net [get_bd_pins /clk_wiz_1/clk_out1] [get_bd_ports clk_out1]
endgroup
validate_bd_design
CRITICAL WARNING: [BD 41-1367] The port name 'Input' of cell '/LVDS_Transmitter_0' is a reserved keyword in a Hardware Description Language. Please consider renaming the port.
WARNING: [IP_Flow 19-3374] An attempt to modify the value of disabled parameter 'PRIM_IN_FREQ' from '12.000' to '100.000' has been ignored for IP 'clk_wiz_1'
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /clk_wiz_1 clk_wiz propagate
INFO: [xilinx.com:ip:axi_quad_spi:3.2-1] /axi_quad_spi_0 
                  ########################################################################################
                  INFO: AXI Quad SPI core's AXI Lite Clock and EXT SPI CLK are asynchronous to each other.
                  ########################################################################################
INFO: [xilinx.com:ip:axi_intc:4.1-1] /microblaze_0_axi_intc: The AXI INTC core has been configured to operate with synchronous clocks.
WARNING: [xilinx.com:ip:axi_intc:4.1-6] /microblaze_0_axi_intc: Property SENSITIVITY = "NULL" for interrupt input 4 not recognized - using default interrupt type Rising Edge. Please change this manually if necessary.
WARNING: [xilinx.com:ip:axi_intc:4.1-6] /microblaze_0_axi_intc: Property SENSITIVITY = "NULL" for interrupt input 3 not recognized - using default interrupt type Rising Edge. Please change this manually if necessary.
WARNING: [xilinx.com:ip:axi_intc:4.1-6] /microblaze_0_axi_intc: Property SENSITIVITY = "NULL" for interrupt input 2 not recognized - using default interrupt type Rising Edge. Please change this manually if necessary.
WARNING: [xilinx.com:ip:axi_intc:4.1-6] /microblaze_0_axi_intc: Property SENSITIVITY = "NULL" for interrupt input 1 not recognized - using default interrupt type Rising Edge. Please change this manually if necessary.
WARNING: [xilinx.com:ip:axi_intc:4.1-6] /microblaze_0_axi_intc: Property SENSITIVITY = "NULL" for interrupt input 0 not recognized - using default interrupt type Rising Edge. Please change this manually if necessary.
validate_bd_design: Time (s): cpu = 00:00:19 ; elapsed = 00:00:14 . Memory (MB): peak = 4085.766 ; gain = 0.000
save_bd_design
Wrote  : <C:\Users\mafassi\Desktop\lastMODIF\Microblaze5.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <C:/Users/mafassi/Desktop/lastMODIF/Microblaze5.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 10
INFO: [BD 41-1662] The design 'design_1.bd' is already validated. Therefore parameter propagation will not be re-run.
VHDL Output written to : c:/Users/mafassi/Desktop/lastMODIF/Microblaze5.gen/sources_1/bd/design_1/synth/design_1.vhd
VHDL Output written to : c:/Users/mafassi/Desktop/lastMODIF/Microblaze5.gen/sources_1/bd/design_1/sim/design_1.vhd
VHDL Output written to : c:/Users/mafassi/Desktop/lastMODIF/Microblaze5.gen/sources_1/bd/design_1/hdl/design_1_wrapper.vhd
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/mafassi/Desktop/lastMODIF/Microblaze5.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_ooc.xdc'
WARNING: [IP_Flow 19-5160] IP 'design_1_auto_pc_0' detected simulation language mismatch. Simulation type 'rtl' does not support 'VHDL' outputs (see project's "simulator_language" property), delivering 'Verilog' outputs instead.
WARNING: [IP_Flow 19-5160] IP 'design_1_auto_pc_0' detected simulation language mismatch. Simulation type 'tlm' does not support 'VHDL' outputs (see project's "simulator_language" property), delivering 'SystemC' outputs instead.
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_axi_periph/m04_couplers/auto_pc .
Exporting to file c:/Users/mafassi/Desktop/lastMODIF/Microblaze5.gen/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file c:/Users/mafassi/Desktop/lastMODIF/Microblaze5.gen/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File c:/Users/mafassi/Desktop/lastMODIF/Microblaze5.gen/sources_1/bd/design_1/synth/design_1.hwdef
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_auto_pc_0, cache-ID = d23cf5e90ec73d70; cache size = 223.691 MB.
[Tue Aug  1 12:07:47 2023] Launched synth_1...
Run output will be captured here: C:/Users/mafassi/Desktop/lastMODIF/Microblaze5.runs/synth_1/runme.log
[Tue Aug  1 12:07:48 2023] Launched impl_1...
Run output will be captured here: C:/Users/mafassi/Desktop/lastMODIF/Microblaze5.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 4085.766 ; gain = 0.000
write_hw_platform -fixed -include_bit -force -file C:/Users/mafassi/Desktop/lastMODIF/XSA_Design_13_54Mhz_vlk_out.xsa
INFO: [Vivado 12-4895] Creating Hardware Platform: C:/Users/mafassi/Desktop/lastMODIF/XSA_Design_13_54Mhz_vlk_out.xsa ...
WARNING: [Project 1-645] Board images not set in Hardware Platform.
INFO: [Vivado 12-12467] The Hardware Platform can be used for Hardware
INFO: [Vivado 12-4896] Successfully created Hardware Platform: C:/Users/mafassi/Desktop/lastMODIF/XSA_Design_13_54Mhz_vlk_out.xsa
current_project uart_axifull_v1_0_project
ipx::merge_project_changes files [ipx::current_core]
WARNING: [IP_Flow 19-5226] Project source file 'c:/Users/mafassi/Desktop/13MHz_UART - Copie/Working UART at 13Mhz/ip_repo/uart_axifull_1.0/component.xml' ignored by IP packager.
set_property core_revision 7 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::check_integrity [ipx::current_core]
INFO: [IP_Flow 19-2181] Payment Required is not set for this core.
INFO: [IP_Flow 19-2187] The Product Guide file is missing.
INFO: [Ipptcl 7-1486] check_integrity: Integrity check passed.
ipx::save_core [ipx::current_core]
set_property core_revision 8 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::check_integrity [ipx::current_core]
INFO: [IP_Flow 19-2181] Payment Required is not set for this core.
INFO: [IP_Flow 19-2187] The Product Guide file is missing.
INFO: [Ipptcl 7-1486] check_integrity: Integrity check passed.
ipx::save_core [ipx::current_core]
ipx::move_temp_component_back -component [ipx::current_core]
close_project -delete
update_ip_catalog -rebuild -repo_path {c:/Users/mafassi/Desktop/13MHz_UART - Copie/Working UART at 13Mhz/ip_repo/uart_axifull_1.0}
INFO: [IP_Flow 19-725] Reloaded user IP repository 'c:/Users/mafassi/Desktop/13MHz_UART - Copie/Working UART at 13Mhz/ip_repo/uart_axifull_1.0'
startgroup
set_property -dict [list CONFIG.CLKOUT1_REQUESTED_OUT_FREQ {96} CONFIG.CLKOUT2_REQUESTED_OUT_FREQ {100} CONFIG.MMCM_CLKFBOUT_MULT_F {50.000} CONFIG.MMCM_CLKOUT0_DIVIDE_F {6.250} CONFIG.MMCM_CLKOUT1_DIVIDE {6} CONFIG.CLKOUT1_JITTER {574.205} CONFIG.CLKOUT1_PHASE_ERROR {613.025} CONFIG.CLKOUT2_JITTER {571.161} CONFIG.CLKOUT2_PHASE_ERROR {613.025}] [get_bd_cells clk_wiz_1]
endgroup
report_ip_status -name ip_status 
upgrade_ip -vlnv Laudren.local:user:uart_axifull:1.0 [get_ips  design_1_uart_axifull_0_3] -log ip_upgrade.log
Upgrading 'C:/Users/mafassi/Desktop/lastMODIF/Microblaze5.srcs/sources_1/bd/design_1/design_1.bd'
INFO: [IP_Flow 19-3422] Upgraded design_1_uart_axifull_0_3 (uart_axifull_v1.0 1.0) from revision 6 to revision 8
Wrote  : <C:\Users\mafassi\Desktop\lastMODIF\Microblaze5.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <C:/Users/mafassi/Desktop/lastMODIF/Microblaze5.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
INFO: [Coretcl 2-1525] Wrote upgrade log to 'C:/Users/mafassi/Desktop/lastMODIF/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips design_1_uart_axifull_0_3] -no_script -sync -force -quiet
generate_target all [get_files  C:/Users/mafassi/Desktop/lastMODIF/Microblaze5.srcs/sources_1/bd/design_1/design_1.bd]
CRITICAL WARNING: [BD 41-1367] The port name 'Input' of cell '/LVDS_Transmitter_0' is a reserved keyword in a Hardware Description Language. Please consider renaming the port.
WARNING: [IP_Flow 19-3374] An attempt to modify the value of disabled parameter 'PRIM_IN_FREQ' from '12.000' to '100.000' has been ignored for IP 'clk_wiz_1'
WARNING: [IP_Flow 19-3374] An attempt to modify the value of disabled parameter 'PRIM_IN_FREQ' from '12.000' to '100.000' has been ignored for IP 'clk_wiz_1'
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /clk_wiz_1 clk_wiz propagate
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /clk_wiz_1 clk_wiz propagate
INFO: [xilinx.com:ip:axi_quad_spi:3.2-1] /axi_quad_spi_0 
                  ########################################################################################
                  INFO: AXI Quad SPI core's AXI Lite Clock and EXT SPI CLK are asynchronous to each other.
                  ########################################################################################
INFO: [xilinx.com:ip:axi_quad_spi:3.2-1] /axi_quad_spi_0 
                  ########################################################################################
                  INFO: AXI Quad SPI core's AXI Lite Clock and EXT SPI CLK are asynchronous to each other.
                  ########################################################################################
INFO: [xilinx.com:ip:axi_intc:4.1-1] /microblaze_0_axi_intc: The AXI INTC core has been configured to operate with synchronous clocks.
INFO: [xilinx.com:ip:axi_intc:4.1-1] /microblaze_0_axi_intc: The AXI INTC core has been configured to operate with synchronous clocks.
WARNING: [xilinx.com:ip:axi_intc:4.1-6] /microblaze_0_axi_intc: Property SENSITIVITY = "NULL" for interrupt input 4 not recognized - using default interrupt type Rising Edge. Please change this manually if necessary.
WARNING: [xilinx.com:ip:axi_intc:4.1-6] /microblaze_0_axi_intc: Property SENSITIVITY = "NULL" for interrupt input 3 not recognized - using default interrupt type Rising Edge. Please change this manually if necessary.
WARNING: [xilinx.com:ip:axi_intc:4.1-6] /microblaze_0_axi_intc: Property SENSITIVITY = "NULL" for interrupt input 2 not recognized - using default interrupt type Rising Edge. Please change this manually if necessary.
WARNING: [xilinx.com:ip:axi_intc:4.1-6] /microblaze_0_axi_intc: Property SENSITIVITY = "NULL" for interrupt input 1 not recognized - using default interrupt type Rising Edge. Please change this manually if necessary.
WARNING: [xilinx.com:ip:axi_intc:4.1-6] /microblaze_0_axi_intc: Property SENSITIVITY = "NULL" for interrupt input 0 not recognized - using default interrupt type Rising Edge. Please change this manually if necessary.
Wrote  : <C:\Users\mafassi\Desktop\lastMODIF\Microblaze5.srcs\sources_1\bd\design_1\design_1.bd> 
VHDL Output written to : c:/Users/mafassi/Desktop/lastMODIF/Microblaze5.gen/sources_1/bd/design_1/synth/design_1.vhd
VHDL Output written to : c:/Users/mafassi/Desktop/lastMODIF/Microblaze5.gen/sources_1/bd/design_1/sim/design_1.vhd
VHDL Output written to : c:/Users/mafassi/Desktop/lastMODIF/Microblaze5.gen/sources_1/bd/design_1/hdl/design_1_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/dlmb_bram_if_cntlr .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/dlmb_v10 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/ilmb_bram_if_cntlr .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/ilmb_v10 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_axi_intc .
WARNING: [IP_Flow 19-5160] IP 'design_1_xbar_0' detected simulation language mismatch. Simulation type 'rtl' does not support 'VHDL' outputs (see project's "simulator_language" property), delivering 'Verilog' outputs instead.
WARNING: [IP_Flow 19-5160] IP 'design_1_xbar_0' detected simulation language mismatch. Simulation type 'tlm' does not support 'VHDL' outputs (see project's "simulator_language" property), delivering 'SystemC' outputs instead.
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_axi_periph/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_clk_wiz_1_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block uart_axifull_0 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/mafassi/Desktop/lastMODIF/Microblaze5.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_ooc.xdc'
WARNING: [IP_Flow 19-5160] IP 'design_1_auto_pc_0' detected simulation language mismatch. Simulation type 'rtl' does not support 'VHDL' outputs (see project's "simulator_language" property), delivering 'Verilog' outputs instead.
WARNING: [IP_Flow 19-5160] IP 'design_1_auto_pc_0' detected simulation language mismatch. Simulation type 'tlm' does not support 'VHDL' outputs (see project's "simulator_language" property), delivering 'SystemC' outputs instead.
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_axi_periph/m04_couplers/auto_pc .
Exporting to file c:/Users/mafassi/Desktop/lastMODIF/Microblaze5.gen/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file c:/Users/mafassi/Desktop/lastMODIF/Microblaze5.gen/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File c:/Users/mafassi/Desktop/lastMODIF/Microblaze5.gen/sources_1/bd/design_1/synth/design_1.hwdef
generate_target: Time (s): cpu = 00:00:27 ; elapsed = 00:00:19 . Memory (MB): peak = 4196.949 ; gain = 0.000
catch { config_ip_cache -export [get_ips -all design_1_dlmb_bram_if_cntlr_0] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_dlmb_bram_if_cntlr_0, cache-ID = 248fa1a7f24035a7; cache size = 223.691 MB.
catch { [ delete_ip_run [get_ips -all design_1_dlmb_bram_if_cntlr_0] ] }
catch { config_ip_cache -export [get_ips -all design_1_dlmb_v10_0] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_dlmb_v10_0, cache-ID = cc8aad6562a8ddcb; cache size = 223.691 MB.
catch { [ delete_ip_run [get_ips -all design_1_dlmb_v10_0] ] }
catch { config_ip_cache -export [get_ips -all design_1_ilmb_bram_if_cntlr_0] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_ilmb_bram_if_cntlr_0, cache-ID = 093d9711a6e865fe; cache size = 223.691 MB.
catch { [ delete_ip_run [get_ips -all design_1_ilmb_bram_if_cntlr_0] ] }
catch { config_ip_cache -export [get_ips -all design_1_ilmb_v10_0] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_ilmb_v10_0, cache-ID = cc8aad6562a8ddcb; cache size = 223.691 MB.
catch { [ delete_ip_run [get_ips -all design_1_ilmb_v10_0] ] }
catch { config_ip_cache -export [get_ips -all design_1_clk_wiz_1_0] }
catch { config_ip_cache -export [get_ips -all design_1_microblaze_0_0] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_microblaze_0_0, cache-ID = b37994c122a4d649; cache size = 223.691 MB.
catch { [ delete_ip_run [get_ips -all design_1_microblaze_0_0] ] }
catch { config_ip_cache -export [get_ips -all design_1_microblaze_0_axi_intc_0] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_microblaze_0_axi_intc_0, cache-ID = 11ba73a3f89487b6; cache size = 223.692 MB.
catch { [ delete_ip_run [get_ips -all design_1_microblaze_0_axi_intc_0] ] }
catch { config_ip_cache -export [get_ips -all design_1_xbar_0] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_xbar_0, cache-ID = 3a74355fe40a214b; cache size = 223.692 MB.
catch { [ delete_ip_run [get_ips -all design_1_xbar_0] ] }
catch { config_ip_cache -export [get_ips -all design_1_rst_clk_wiz_1_100M_0] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_rst_clk_wiz_1_100M_0, cache-ID = b376abc0da537b5c; cache size = 223.692 MB.
catch { [ delete_ip_run [get_ips -all design_1_rst_clk_wiz_1_100M_0] ] }
catch { config_ip_cache -export [get_ips -all design_1_uart_axifull_0_3] }
catch { config_ip_cache -export [get_ips -all design_1_auto_pc_0] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_auto_pc_0, cache-ID = 5cebe1694b2c4106; cache size = 223.692 MB.
export_ip_user_files -of_objects [get_files C:/Users/mafassi/Desktop/lastMODIF/Microblaze5.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/mafassi/Desktop/lastMODIF/Microblaze5.srcs/sources_1/bd/design_1/design_1.bd]
launch_runs design_1_clk_wiz_1_0_synth_1 design_1_uart_axifull_0_3_synth_1 -jobs 10
[Tue Aug  1 12:23:23 2023] Launched design_1_clk_wiz_1_0_synth_1, design_1_uart_axifull_0_3_synth_1...
Run output will be captured here:
design_1_clk_wiz_1_0_synth_1: C:/Users/mafassi/Desktop/lastMODIF/Microblaze5.runs/design_1_clk_wiz_1_0_synth_1/runme.log
design_1_uart_axifull_0_3_synth_1: C:/Users/mafassi/Desktop/lastMODIF/Microblaze5.runs/design_1_uart_axifull_0_3_synth_1/runme.log
export_simulation -of_objects [get_files C:/Users/mafassi/Desktop/lastMODIF/Microblaze5.srcs/sources_1/bd/design_1/design_1.bd] -directory C:/Users/mafassi/Desktop/lastMODIF/Microblaze5.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/mafassi/Desktop/lastMODIF/Microblaze5.ip_user_files -ipstatic_source_dir C:/Users/mafassi/Desktop/lastMODIF/Microblaze5.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/mafassi/Desktop/lastMODIF/Microblaze5.cache/compile_simlib/modelsim} {questa=C:/Users/mafassi/Desktop/lastMODIF/Microblaze5.cache/compile_simlib/questa} {riviera=C:/Users/mafassi/Desktop/lastMODIF/Microblaze5.cache/compile_simlib/riviera} {activehdl=C:/Users/mafassi/Desktop/lastMODIF/Microblaze5.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
report_ip_status -name ip_status 
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/mafassi/Desktop/lastMODIF/Microblaze5.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 10
INFO: [IP_Flow 19-7066] Running IP cache check for IP design_1_clk_wiz_1_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP design_1_uart_axifull_0_3
[Tue Aug  1 12:23:51 2023] Launched design_1_clk_wiz_1_0_synth_1, design_1_uart_axifull_0_3_synth_1, synth_1...
Run output will be captured here:
design_1_clk_wiz_1_0_synth_1: C:/Users/mafassi/Desktop/lastMODIF/Microblaze5.runs/design_1_clk_wiz_1_0_synth_1/runme.log
design_1_uart_axifull_0_3_synth_1: C:/Users/mafassi/Desktop/lastMODIF/Microblaze5.runs/design_1_uart_axifull_0_3_synth_1/runme.log
synth_1: C:/Users/mafassi/Desktop/lastMODIF/Microblaze5.runs/synth_1/runme.log
[Tue Aug  1 12:23:52 2023] Launched impl_1...
Run output will be captured here: C:/Users/mafassi/Desktop/lastMODIF/Microblaze5.runs/impl_1/runme.log
write_hw_platform -fixed -include_bit -force -file C:/Users/mafassi/Desktop/lastMODIF/XSA_Design_16Mhz.xsa
INFO: [Vivado 12-4895] Creating Hardware Platform: C:/Users/mafassi/Desktop/lastMODIF/XSA_Design_16Mhz.xsa ...
WARNING: [Project 1-645] Board images not set in Hardware Platform.
INFO: [Vivado 12-12467] The Hardware Platform can be used for Hardware
INFO: [Vivado 12-4896] Successfully created Hardware Platform: C:/Users/mafassi/Desktop/lastMODIF/XSA_Design_16Mhz.xsa
ipx::edit_ip_in_project -upgrade true -name uart_axifull_v1_0_project -directory C:/Users/mafassi/Desktop/lastMODIF/Microblaze5.tmp/uart_axifull_v1_0_project {c:/Users/mafassi/Desktop/13MHz_UART - Copie/Working UART at 13Mhz/ip_repo/uart_axifull_1.0/component.xml}
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2020.2/data/ip'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/mafassi/Desktop/13MHz_UART - Copie/Working UART at 13Mhz/ip_repo/LVDS_Buffer'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/mafassi/Desktop/13MHz_UART - Copie/Working UART at 13Mhz/ip_repo/uart_axifull_1.0'.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'c:/Users/mafassi/Desktop/ip_repo/my_custom_UART_1.0'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/mafassi/Downloads/fifo_ip'.
INFO: [IP_Flow 19-795] Syncing license key meta-data
update_compile_order -fileset sources_1
ipx::merge_project_changes files [ipx::current_core]
WARNING: [IP_Flow 19-5226] Project source file 'c:/Users/mafassi/Desktop/13MHz_UART - Copie/Working UART at 13Mhz/ip_repo/uart_axifull_1.0/component.xml' ignored by IP packager.
ipx::merge_project_changes hdl_parameters [ipx::current_core]
WARNING: [IP_Flow 19-5226] Project source file 'c:/Users/mafassi/Desktop/13MHz_UART - Copie/Working UART at 13Mhz/ip_repo/uart_axifull_1.0/component.xml' ignored by IP packager.
INFO: [IP_Flow 19-3166] Bus Interface 'S00_AXI': References existing memory map 'S00_AXI'.
INFO: [IP_Flow 19-3166] Bus Interface 'S01_AXI': References existing memory map 'S01_AXI'.
set_property core_revision 9 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::check_integrity [ipx::current_core]
INFO: [IP_Flow 19-2181] Payment Required is not set for this core.
INFO: [IP_Flow 19-2187] The Product Guide file is missing.
INFO: [Ipptcl 7-1486] check_integrity: Integrity check passed.
ipx::save_core [ipx::current_core]
ipx::move_temp_component_back -component [ipx::current_core]
close_project -delete
update_ip_catalog -rebuild -repo_path {c:/Users/mafassi/Desktop/13MHz_UART - Copie/Working UART at 13Mhz/ip_repo/uart_axifull_1.0}
INFO: [IP_Flow 19-725] Reloaded user IP repository 'c:/Users/mafassi/Desktop/13MHz_UART - Copie/Working UART at 13Mhz/ip_repo/uart_axifull_1.0'
report_ip_status -name ip_status 
upgrade_ip -vlnv Laudren.local:user:uart_axifull:1.0 [get_ips  design_1_uart_axifull_0_3] -log ip_upgrade.log
Upgrading 'C:/Users/mafassi/Desktop/lastMODIF/Microblaze5.srcs/sources_1/bd/design_1/design_1.bd'
INFO: [IP_Flow 19-3422] Upgraded design_1_uart_axifull_0_3 (uart_axifull_v1.0 1.0) from revision 8 to revision 9
WARNING: [IP_Flow 19-4698] Upgrade has added port 'baudrate_out'
WARNING: [IP_Flow 19-3298] Detected external port differences while upgrading 'design_1_uart_axifull_0_3'. These changes may impact your design.
CRITICAL WARNING: [Coretcl 2-1279] The upgrade of 'design_1_uart_axifull_0_3' has identified issues that may require user intervention. Please review the upgrade log 'c:/Users/mafassi/Desktop/lastMODIF/ip_upgrade.log', and verify that the upgraded IP is correctly configured.
Wrote  : <C:\Users\mafassi\Desktop\lastMODIF\Microblaze5.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <C:/Users/mafassi/Desktop/lastMODIF/Microblaze5.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
INFO: [Coretcl 2-1525] Wrote upgrade log to 'C:/Users/mafassi/Desktop/lastMODIF/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips design_1_uart_axifull_0_3] -no_script -sync -force -quiet
generate_target all [get_files  C:/Users/mafassi/Desktop/lastMODIF/Microblaze5.srcs/sources_1/bd/design_1/design_1.bd]
CRITICAL WARNING: [BD 41-1367] The port name 'Input' of cell '/LVDS_Transmitter_0' is a reserved keyword in a Hardware Description Language. Please consider renaming the port.
WARNING: [IP_Flow 19-3374] An attempt to modify the value of disabled parameter 'PRIM_IN_FREQ' from '12.000' to '100.000' has been ignored for IP 'clk_wiz_1'
WARNING: [IP_Flow 19-3374] An attempt to modify the value of disabled parameter 'PRIM_IN_FREQ' from '12.000' to '100.000' has been ignored for IP 'clk_wiz_1'
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /clk_wiz_1 clk_wiz propagate
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /clk_wiz_1 clk_wiz propagate
INFO: [xilinx.com:ip:axi_quad_spi:3.2-1] /axi_quad_spi_0 
                  ########################################################################################
                  INFO: AXI Quad SPI core's AXI Lite Clock and EXT SPI CLK are asynchronous to each other.
                  ########################################################################################
INFO: [xilinx.com:ip:axi_quad_spi:3.2-1] /axi_quad_spi_0 
                  ########################################################################################
                  INFO: AXI Quad SPI core's AXI Lite Clock and EXT SPI CLK are asynchronous to each other.
                  ########################################################################################
INFO: [xilinx.com:ip:axi_intc:4.1-1] /microblaze_0_axi_intc: The AXI INTC core has been configured to operate with synchronous clocks.
INFO: [xilinx.com:ip:axi_intc:4.1-1] /microblaze_0_axi_intc: The AXI INTC core has been configured to operate with synchronous clocks.
WARNING: [xilinx.com:ip:axi_intc:4.1-6] /microblaze_0_axi_intc: Property SENSITIVITY = "NULL" for interrupt input 4 not recognized - using default interrupt type Rising Edge. Please change this manually if necessary.
WARNING: [xilinx.com:ip:axi_intc:4.1-6] /microblaze_0_axi_intc: Property SENSITIVITY = "NULL" for interrupt input 3 not recognized - using default interrupt type Rising Edge. Please change this manually if necessary.
WARNING: [xilinx.com:ip:axi_intc:4.1-6] /microblaze_0_axi_intc: Property SENSITIVITY = "NULL" for interrupt input 2 not recognized - using default interrupt type Rising Edge. Please change this manually if necessary.
WARNING: [xilinx.com:ip:axi_intc:4.1-6] /microblaze_0_axi_intc: Property SENSITIVITY = "NULL" for interrupt input 1 not recognized - using default interrupt type Rising Edge. Please change this manually if necessary.
WARNING: [xilinx.com:ip:axi_intc:4.1-6] /microblaze_0_axi_intc: Property SENSITIVITY = "NULL" for interrupt input 0 not recognized - using default interrupt type Rising Edge. Please change this manually if necessary.
Wrote  : <C:\Users\mafassi\Desktop\lastMODIF\Microblaze5.srcs\sources_1\bd\design_1\design_1.bd> 
VHDL Output written to : c:/Users/mafassi/Desktop/lastMODIF/Microblaze5.gen/sources_1/bd/design_1/synth/design_1.vhd
VHDL Output written to : c:/Users/mafassi/Desktop/lastMODIF/Microblaze5.gen/sources_1/bd/design_1/sim/design_1.vhd
VHDL Output written to : c:/Users/mafassi/Desktop/lastMODIF/Microblaze5.gen/sources_1/bd/design_1/hdl/design_1_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block uart_axifull_0 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/mafassi/Desktop/lastMODIF/Microblaze5.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_ooc.xdc'
WARNING: [IP_Flow 19-5160] IP 'design_1_auto_pc_0' detected simulation language mismatch. Simulation type 'rtl' does not support 'VHDL' outputs (see project's "simulator_language" property), delivering 'Verilog' outputs instead.
WARNING: [IP_Flow 19-5160] IP 'design_1_auto_pc_0' detected simulation language mismatch. Simulation type 'tlm' does not support 'VHDL' outputs (see project's "simulator_language" property), delivering 'SystemC' outputs instead.
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_axi_periph/m04_couplers/auto_pc .
Exporting to file c:/Users/mafassi/Desktop/lastMODIF/Microblaze5.gen/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file c:/Users/mafassi/Desktop/lastMODIF/Microblaze5.gen/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File c:/Users/mafassi/Desktop/lastMODIF/Microblaze5.gen/sources_1/bd/design_1/synth/design_1.hwdef
generate_target: Time (s): cpu = 00:00:26 ; elapsed = 00:00:17 . Memory (MB): peak = 4334.902 ; gain = 0.000
catch { config_ip_cache -export [get_ips -all design_1_uart_axifull_0_3] }
catch { config_ip_cache -export [get_ips -all design_1_auto_pc_0] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_auto_pc_0, cache-ID = 5cebe1694b2c4106; cache size = 224.524 MB.
export_ip_user_files -of_objects [get_files C:/Users/mafassi/Desktop/lastMODIF/Microblaze5.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/mafassi/Desktop/lastMODIF/Microblaze5.srcs/sources_1/bd/design_1/design_1.bd]
launch_runs design_1_uart_axifull_0_3_synth_1 -jobs 10
[Tue Aug  1 14:51:02 2023] Launched design_1_uart_axifull_0_3_synth_1...
Run output will be captured here: C:/Users/mafassi/Desktop/lastMODIF/Microblaze5.runs/design_1_uart_axifull_0_3_synth_1/runme.log
export_simulation -of_objects [get_files C:/Users/mafassi/Desktop/lastMODIF/Microblaze5.srcs/sources_1/bd/design_1/design_1.bd] -directory C:/Users/mafassi/Desktop/lastMODIF/Microblaze5.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/mafassi/Desktop/lastMODIF/Microblaze5.ip_user_files -ipstatic_source_dir C:/Users/mafassi/Desktop/lastMODIF/Microblaze5.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/mafassi/Desktop/lastMODIF/Microblaze5.cache/compile_simlib/modelsim} {questa=C:/Users/mafassi/Desktop/lastMODIF/Microblaze5.cache/compile_simlib/questa} {riviera=C:/Users/mafassi/Desktop/lastMODIF/Microblaze5.cache/compile_simlib/riviera} {activehdl=C:/Users/mafassi/Desktop/lastMODIF/Microblaze5.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
report_ip_status -name ip_status 
startgroup
make_bd_pins_external  [get_bd_pins uart_axifull_0/baudrate_out]
endgroup
set_property name baudrate_out [get_bd_ports baudrate_out_0]
save_bd_design
Wrote  : <C:\Users\mafassi\Desktop\lastMODIF\Microblaze5.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <C:/Users/mafassi/Desktop/lastMODIF/Microblaze5.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 10
CRITICAL WARNING: [BD 41-1367] The port name 'Input' of cell '/LVDS_Transmitter_0' is a reserved keyword in a Hardware Description Language. Please consider renaming the port.
WARNING: [IP_Flow 19-3374] An attempt to modify the value of disabled parameter 'PRIM_IN_FREQ' from '12.000' to '100.000' has been ignored for IP 'clk_wiz_1'
WARNING: [IP_Flow 19-3374] An attempt to modify the value of disabled parameter 'PRIM_IN_FREQ' from '12.000' to '100.000' has been ignored for IP 'clk_wiz_1'
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /clk_wiz_1 clk_wiz propagate
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /clk_wiz_1 clk_wiz propagate
INFO: [xilinx.com:ip:axi_quad_spi:3.2-1] /axi_quad_spi_0 
                  ########################################################################################
                  INFO: AXI Quad SPI core's AXI Lite Clock and EXT SPI CLK are asynchronous to each other.
                  ########################################################################################
INFO: [xilinx.com:ip:axi_quad_spi:3.2-1] /axi_quad_spi_0 
                  ########################################################################################
                  INFO: AXI Quad SPI core's AXI Lite Clock and EXT SPI CLK are asynchronous to each other.
                  ########################################################################################
INFO: [xilinx.com:ip:axi_intc:4.1-1] /microblaze_0_axi_intc: The AXI INTC core has been configured to operate with synchronous clocks.
INFO: [xilinx.com:ip:axi_intc:4.1-1] /microblaze_0_axi_intc: The AXI INTC core has been configured to operate with synchronous clocks.
WARNING: [xilinx.com:ip:axi_intc:4.1-6] /microblaze_0_axi_intc: Property SENSITIVITY = "NULL" for interrupt input 4 not recognized - using default interrupt type Rising Edge. Please change this manually if necessary.
WARNING: [xilinx.com:ip:axi_intc:4.1-6] /microblaze_0_axi_intc: Property SENSITIVITY = "NULL" for interrupt input 3 not recognized - using default interrupt type Rising Edge. Please change this manually if necessary.
WARNING: [xilinx.com:ip:axi_intc:4.1-6] /microblaze_0_axi_intc: Property SENSITIVITY = "NULL" for interrupt input 2 not recognized - using default interrupt type Rising Edge. Please change this manually if necessary.
WARNING: [xilinx.com:ip:axi_intc:4.1-6] /microblaze_0_axi_intc: Property SENSITIVITY = "NULL" for interrupt input 1 not recognized - using default interrupt type Rising Edge. Please change this manually if necessary.
WARNING: [xilinx.com:ip:axi_intc:4.1-6] /microblaze_0_axi_intc: Property SENSITIVITY = "NULL" for interrupt input 0 not recognized - using default interrupt type Rising Edge. Please change this manually if necessary.
Wrote  : <C:\Users\mafassi\Desktop\lastMODIF\Microblaze5.srcs\sources_1\bd\design_1\design_1.bd> 
VHDL Output written to : c:/Users/mafassi/Desktop/lastMODIF/Microblaze5.gen/sources_1/bd/design_1/synth/design_1.vhd
VHDL Output written to : c:/Users/mafassi/Desktop/lastMODIF/Microblaze5.gen/sources_1/bd/design_1/sim/design_1.vhd
VHDL Output written to : c:/Users/mafassi/Desktop/lastMODIF/Microblaze5.gen/sources_1/bd/design_1/hdl/design_1_wrapper.vhd
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/mafassi/Desktop/lastMODIF/Microblaze5.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_ooc.xdc'
WARNING: [IP_Flow 19-5160] IP 'design_1_auto_pc_0' detected simulation language mismatch. Simulation type 'rtl' does not support 'VHDL' outputs (see project's "simulator_language" property), delivering 'Verilog' outputs instead.
WARNING: [IP_Flow 19-5160] IP 'design_1_auto_pc_0' detected simulation language mismatch. Simulation type 'tlm' does not support 'VHDL' outputs (see project's "simulator_language" property), delivering 'SystemC' outputs instead.
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_axi_periph/m04_couplers/auto_pc .
Exporting to file c:/Users/mafassi/Desktop/lastMODIF/Microblaze5.gen/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file c:/Users/mafassi/Desktop/lastMODIF/Microblaze5.gen/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File c:/Users/mafassi/Desktop/lastMODIF/Microblaze5.gen/sources_1/bd/design_1/synth/design_1.hwdef
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_auto_pc_0, cache-ID = 5cebe1694b2c4106; cache size = 225.294 MB.
[Tue Aug  1 14:53:48 2023] Launched synth_1...
Run output will be captured here: C:/Users/mafassi/Desktop/lastMODIF/Microblaze5.runs/synth_1/runme.log
[Tue Aug  1 14:53:48 2023] Launched impl_1...
Run output will be captured here: C:/Users/mafassi/Desktop/lastMODIF/Microblaze5.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:24 ; elapsed = 00:00:19 . Memory (MB): peak = 4334.902 ; gain = 0.000
report_ip_status -name ip_status 
write_hw_platform -fixed -include_bit -force -file C:/Users/mafassi/Desktop/lastMODIF/XSA_Design_Baudrta_and_Clk_OUT.xsa
INFO: [Vivado 12-4895] Creating Hardware Platform: C:/Users/mafassi/Desktop/lastMODIF/XSA_Design_Baudrta_and_Clk_OUT.xsa ...
WARNING: [Project 1-645] Board images not set in Hardware Platform.
INFO: [Vivado 12-12467] The Hardware Platform can be used for Hardware
INFO: [Vivado 12-4896] Successfully created Hardware Platform: C:/Users/mafassi/Desktop/lastMODIF/XSA_Design_Baudrta_and_Clk_OUT.xsa
ipx::edit_ip_in_project -upgrade true -name uart_axifull_v1_0_project -directory C:/Users/mafassi/Desktop/lastMODIF/Microblaze5.tmp/uart_axifull_v1_0_project {c:/Users/mafassi/Desktop/13MHz_UART - Copie/Working UART at 13Mhz/ip_repo/uart_axifull_1.0/component.xml}
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2020.2/data/ip'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/mafassi/Desktop/13MHz_UART - Copie/Working UART at 13Mhz/ip_repo/LVDS_Buffer'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/mafassi/Desktop/13MHz_UART - Copie/Working UART at 13Mhz/ip_repo/uart_axifull_1.0'.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'c:/Users/mafassi/Desktop/ip_repo/my_custom_UART_1.0'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/mafassi/Downloads/fifo_ip'.
INFO: [IP_Flow 19-795] Syncing license key meta-data
update_compile_order -fileset sources_1
ipx::merge_project_changes files [ipx::current_core]
WARNING: [IP_Flow 19-5226] Project source file 'c:/Users/mafassi/Desktop/13MHz_UART - Copie/Working UART at 13Mhz/ip_repo/uart_axifull_1.0/component.xml' ignored by IP packager.
set_property core_revision 10 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::check_integrity [ipx::current_core]
INFO: [IP_Flow 19-2181] Payment Required is not set for this core.
INFO: [IP_Flow 19-2187] The Product Guide file is missing.
INFO: [Ipptcl 7-1486] check_integrity: Integrity check passed.
ipx::save_core [ipx::current_core]
ipx::move_temp_component_back -component [ipx::current_core]
close_project -delete
update_ip_catalog -rebuild -repo_path {c:/Users/mafassi/Desktop/13MHz_UART - Copie/Working UART at 13Mhz/ip_repo/uart_axifull_1.0}
INFO: [IP_Flow 19-725] Reloaded user IP repository 'c:/Users/mafassi/Desktop/13MHz_UART - Copie/Working UART at 13Mhz/ip_repo/uart_axifull_1.0'
report_ip_status -name ip_status 
upgrade_ip -vlnv Laudren.local:user:uart_axifull:1.0 [get_ips  design_1_uart_axifull_0_3] -log ip_upgrade.log
Upgrading 'C:/Users/mafassi/Desktop/lastMODIF/Microblaze5.srcs/sources_1/bd/design_1/design_1.bd'
INFO: [IP_Flow 19-3422] Upgraded design_1_uart_axifull_0_3 (uart_axifull_v1.0 1.0) from revision 9 to revision 10
Wrote  : <C:\Users\mafassi\Desktop\lastMODIF\Microblaze5.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <C:/Users/mafassi/Desktop/lastMODIF/Microblaze5.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
INFO: [Coretcl 2-1525] Wrote upgrade log to 'C:/Users/mafassi/Desktop/lastMODIF/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips design_1_uart_axifull_0_3] -no_script -sync -force -quiet
generate_target all [get_files  C:/Users/mafassi/Desktop/lastMODIF/Microblaze5.srcs/sources_1/bd/design_1/design_1.bd]
CRITICAL WARNING: [BD 41-1367] The port name 'Input' of cell '/LVDS_Transmitter_0' is a reserved keyword in a Hardware Description Language. Please consider renaming the port.
WARNING: [IP_Flow 19-3374] An attempt to modify the value of disabled parameter 'PRIM_IN_FREQ' from '12.000' to '100.000' has been ignored for IP 'clk_wiz_1'
WARNING: [IP_Flow 19-3374] An attempt to modify the value of disabled parameter 'PRIM_IN_FREQ' from '12.000' to '100.000' has been ignored for IP 'clk_wiz_1'
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /clk_wiz_1 clk_wiz propagate
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /clk_wiz_1 clk_wiz propagate
INFO: [xilinx.com:ip:axi_quad_spi:3.2-1] /axi_quad_spi_0 
                  ########################################################################################
                  INFO: AXI Quad SPI core's AXI Lite Clock and EXT SPI CLK are asynchronous to each other.
                  ########################################################################################
INFO: [xilinx.com:ip:axi_quad_spi:3.2-1] /axi_quad_spi_0 
                  ########################################################################################
                  INFO: AXI Quad SPI core's AXI Lite Clock and EXT SPI CLK are asynchronous to each other.
                  ########################################################################################
INFO: [xilinx.com:ip:axi_intc:4.1-1] /microblaze_0_axi_intc: The AXI INTC core has been configured to operate with synchronous clocks.
INFO: [xilinx.com:ip:axi_intc:4.1-1] /microblaze_0_axi_intc: The AXI INTC core has been configured to operate with synchronous clocks.
WARNING: [xilinx.com:ip:axi_intc:4.1-6] /microblaze_0_axi_intc: Property SENSITIVITY = "NULL" for interrupt input 4 not recognized - using default interrupt type Rising Edge. Please change this manually if necessary.
WARNING: [xilinx.com:ip:axi_intc:4.1-6] /microblaze_0_axi_intc: Property SENSITIVITY = "NULL" for interrupt input 3 not recognized - using default interrupt type Rising Edge. Please change this manually if necessary.
WARNING: [xilinx.com:ip:axi_intc:4.1-6] /microblaze_0_axi_intc: Property SENSITIVITY = "NULL" for interrupt input 2 not recognized - using default interrupt type Rising Edge. Please change this manually if necessary.
WARNING: [xilinx.com:ip:axi_intc:4.1-6] /microblaze_0_axi_intc: Property SENSITIVITY = "NULL" for interrupt input 1 not recognized - using default interrupt type Rising Edge. Please change this manually if necessary.
WARNING: [xilinx.com:ip:axi_intc:4.1-6] /microblaze_0_axi_intc: Property SENSITIVITY = "NULL" for interrupt input 0 not recognized - using default interrupt type Rising Edge. Please change this manually if necessary.
Wrote  : <C:\Users\mafassi\Desktop\lastMODIF\Microblaze5.srcs\sources_1\bd\design_1\design_1.bd> 
VHDL Output written to : c:/Users/mafassi/Desktop/lastMODIF/Microblaze5.gen/sources_1/bd/design_1/synth/design_1.vhd
VHDL Output written to : c:/Users/mafassi/Desktop/lastMODIF/Microblaze5.gen/sources_1/bd/design_1/sim/design_1.vhd
VHDL Output written to : c:/Users/mafassi/Desktop/lastMODIF/Microblaze5.gen/sources_1/bd/design_1/hdl/design_1_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block uart_axifull_0 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/mafassi/Desktop/lastMODIF/Microblaze5.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_ooc.xdc'
WARNING: [IP_Flow 19-5160] IP 'design_1_auto_pc_0' detected simulation language mismatch. Simulation type 'rtl' does not support 'VHDL' outputs (see project's "simulator_language" property), delivering 'Verilog' outputs instead.
WARNING: [IP_Flow 19-5160] IP 'design_1_auto_pc_0' detected simulation language mismatch. Simulation type 'tlm' does not support 'VHDL' outputs (see project's "simulator_language" property), delivering 'SystemC' outputs instead.
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_axi_periph/m04_couplers/auto_pc .
Exporting to file c:/Users/mafassi/Desktop/lastMODIF/Microblaze5.gen/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file c:/Users/mafassi/Desktop/lastMODIF/Microblaze5.gen/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File c:/Users/mafassi/Desktop/lastMODIF/Microblaze5.gen/sources_1/bd/design_1/synth/design_1.hwdef
generate_target: Time (s): cpu = 00:00:32 ; elapsed = 00:00:19 . Memory (MB): peak = 4412.219 ; gain = 0.000
catch { config_ip_cache -export [get_ips -all design_1_uart_axifull_0_3] }
catch { config_ip_cache -export [get_ips -all design_1_auto_pc_0] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_auto_pc_0, cache-ID = 5cebe1694b2c4106; cache size = 225.294 MB.
export_ip_user_files -of_objects [get_files C:/Users/mafassi/Desktop/lastMODIF/Microblaze5.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/mafassi/Desktop/lastMODIF/Microblaze5.srcs/sources_1/bd/design_1/design_1.bd]
launch_runs design_1_uart_axifull_0_3_synth_1 -jobs 10
[Tue Aug  1 15:27:33 2023] Launched design_1_uart_axifull_0_3_synth_1...
Run output will be captured here: C:/Users/mafassi/Desktop/lastMODIF/Microblaze5.runs/design_1_uart_axifull_0_3_synth_1/runme.log
export_simulation -of_objects [get_files C:/Users/mafassi/Desktop/lastMODIF/Microblaze5.srcs/sources_1/bd/design_1/design_1.bd] -directory C:/Users/mafassi/Desktop/lastMODIF/Microblaze5.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/mafassi/Desktop/lastMODIF/Microblaze5.ip_user_files -ipstatic_source_dir C:/Users/mafassi/Desktop/lastMODIF/Microblaze5.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/mafassi/Desktop/lastMODIF/Microblaze5.cache/compile_simlib/modelsim} {questa=C:/Users/mafassi/Desktop/lastMODIF/Microblaze5.cache/compile_simlib/questa} {riviera=C:/Users/mafassi/Desktop/lastMODIF/Microblaze5.cache/compile_simlib/riviera} {activehdl=C:/Users/mafassi/Desktop/lastMODIF/Microblaze5.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
report_ip_status -name ip_status 
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 10
[Tue Aug  1 15:28:10 2023] Launched synth_1...
Run output will be captured here: C:/Users/mafassi/Desktop/lastMODIF/Microblaze5.runs/synth_1/runme.log
[Tue Aug  1 15:28:10 2023] Launched impl_1...
Run output will be captured here: C:/Users/mafassi/Desktop/lastMODIF/Microblaze5.runs/impl_1/runme.log
write_hw_platform -fixed -include_bit -force -file C:/Users/mafassi/Desktop/lastMODIF/XSA_Design_addedPARITY_V1.xsa
INFO: [Vivado 12-4895] Creating Hardware Platform: C:/Users/mafassi/Desktop/lastMODIF/XSA_Design_addedPARITY_V1.xsa ...
WARNING: [Project 1-645] Board images not set in Hardware Platform.
INFO: [Vivado 12-12467] The Hardware Platform can be used for Hardware
INFO: [Vivado 12-4896] Successfully created Hardware Platform: C:/Users/mafassi/Desktop/lastMODIF/XSA_Design_addedPARITY_V1.xsa
ipx::edit_ip_in_project -upgrade true -name uart_axifull_v1_0_project -directory C:/Users/mafassi/Desktop/lastMODIF/Microblaze5.tmp/uart_axifull_v1_0_project {c:/Users/mafassi/Desktop/13MHz_UART - Copie/Working UART at 13Mhz/ip_repo/uart_axifull_1.0/component.xml}
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2020.2/data/ip'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/mafassi/Desktop/13MHz_UART - Copie/Working UART at 13Mhz/ip_repo/LVDS_Buffer'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/mafassi/Desktop/13MHz_UART - Copie/Working UART at 13Mhz/ip_repo/uart_axifull_1.0'.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'c:/Users/mafassi/Desktop/ip_repo/my_custom_UART_1.0'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/mafassi/Downloads/fifo_ip'.
INFO: [IP_Flow 19-795] Syncing license key meta-data
update_compile_order -fileset sources_1
ipx::merge_project_changes files [ipx::current_core]
WARNING: [IP_Flow 19-5226] Project source file 'c:/Users/mafassi/Desktop/13MHz_UART - Copie/Working UART at 13Mhz/ip_repo/uart_axifull_1.0/component.xml' ignored by IP packager.
set_property core_revision 11 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::check_integrity [ipx::current_core]
INFO: [IP_Flow 19-2181] Payment Required is not set for this core.
INFO: [IP_Flow 19-2187] The Product Guide file is missing.
INFO: [Ipptcl 7-1486] check_integrity: Integrity check passed.
ipx::save_core [ipx::current_core]
ipx::move_temp_component_back -component [ipx::current_core]
close_project -delete
update_ip_catalog -rebuild -repo_path {c:/Users/mafassi/Desktop/13MHz_UART - Copie/Working UART at 13Mhz/ip_repo/uart_axifull_1.0}
INFO: [IP_Flow 19-725] Reloaded user IP repository 'c:/Users/mafassi/Desktop/13MHz_UART - Copie/Working UART at 13Mhz/ip_repo/uart_axifull_1.0'
startgroup
endgroup
report_ip_status -name ip_status 
upgrade_ip -vlnv Laudren.local:user:uart_axifull:1.0 [get_ips  design_1_uart_axifull_0_3] -log ip_upgrade.log
Upgrading 'C:/Users/mafassi/Desktop/lastMODIF/Microblaze5.srcs/sources_1/bd/design_1/design_1.bd'
INFO: [IP_Flow 19-3422] Upgraded design_1_uart_axifull_0_3 (uart_axifull_v1.0 1.0) from revision 10 to revision 11
Wrote  : <C:\Users\mafassi\Desktop\lastMODIF\Microblaze5.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <C:/Users/mafassi/Desktop/lastMODIF/Microblaze5.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
INFO: [Coretcl 2-1525] Wrote upgrade log to 'C:/Users/mafassi/Desktop/lastMODIF/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips design_1_uart_axifull_0_3] -no_script -sync -force -quiet
generate_target all [get_files  C:/Users/mafassi/Desktop/lastMODIF/Microblaze5.srcs/sources_1/bd/design_1/design_1.bd]
CRITICAL WARNING: [BD 41-1367] The port name 'Input' of cell '/LVDS_Transmitter_0' is a reserved keyword in a Hardware Description Language. Please consider renaming the port.
WARNING: [IP_Flow 19-3374] An attempt to modify the value of disabled parameter 'PRIM_IN_FREQ' from '12.000' to '100.000' has been ignored for IP 'clk_wiz_1'
WARNING: [IP_Flow 19-3374] An attempt to modify the value of disabled parameter 'PRIM_IN_FREQ' from '12.000' to '100.000' has been ignored for IP 'clk_wiz_1'
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /clk_wiz_1 clk_wiz propagate
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /clk_wiz_1 clk_wiz propagate
INFO: [xilinx.com:ip:axi_quad_spi:3.2-1] /axi_quad_spi_0 
                  ########################################################################################
                  INFO: AXI Quad SPI core's AXI Lite Clock and EXT SPI CLK are asynchronous to each other.
                  ########################################################################################
INFO: [xilinx.com:ip:axi_quad_spi:3.2-1] /axi_quad_spi_0 
                  ########################################################################################
                  INFO: AXI Quad SPI core's AXI Lite Clock and EXT SPI CLK are asynchronous to each other.
                  ########################################################################################
INFO: [xilinx.com:ip:axi_intc:4.1-1] /microblaze_0_axi_intc: The AXI INTC core has been configured to operate with synchronous clocks.
INFO: [xilinx.com:ip:axi_intc:4.1-1] /microblaze_0_axi_intc: The AXI INTC core has been configured to operate with synchronous clocks.
WARNING: [xilinx.com:ip:axi_intc:4.1-6] /microblaze_0_axi_intc: Property SENSITIVITY = "NULL" for interrupt input 4 not recognized - using default interrupt type Rising Edge. Please change this manually if necessary.
WARNING: [xilinx.com:ip:axi_intc:4.1-6] /microblaze_0_axi_intc: Property SENSITIVITY = "NULL" for interrupt input 3 not recognized - using default interrupt type Rising Edge. Please change this manually if necessary.
WARNING: [xilinx.com:ip:axi_intc:4.1-6] /microblaze_0_axi_intc: Property SENSITIVITY = "NULL" for interrupt input 2 not recognized - using default interrupt type Rising Edge. Please change this manually if necessary.
WARNING: [xilinx.com:ip:axi_intc:4.1-6] /microblaze_0_axi_intc: Property SENSITIVITY = "NULL" for interrupt input 1 not recognized - using default interrupt type Rising Edge. Please change this manually if necessary.
WARNING: [xilinx.com:ip:axi_intc:4.1-6] /microblaze_0_axi_intc: Property SENSITIVITY = "NULL" for interrupt input 0 not recognized - using default interrupt type Rising Edge. Please change this manually if necessary.
Wrote  : <C:\Users\mafassi\Desktop\lastMODIF\Microblaze5.srcs\sources_1\bd\design_1\design_1.bd> 
VHDL Output written to : c:/Users/mafassi/Desktop/lastMODIF/Microblaze5.gen/sources_1/bd/design_1/synth/design_1.vhd
VHDL Output written to : c:/Users/mafassi/Desktop/lastMODIF/Microblaze5.gen/sources_1/bd/design_1/sim/design_1.vhd
VHDL Output written to : c:/Users/mafassi/Desktop/lastMODIF/Microblaze5.gen/sources_1/bd/design_1/hdl/design_1_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block uart_axifull_0 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/mafassi/Desktop/lastMODIF/Microblaze5.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_ooc.xdc'
WARNING: [IP_Flow 19-5160] IP 'design_1_auto_pc_0' detected simulation language mismatch. Simulation type 'rtl' does not support 'VHDL' outputs (see project's "simulator_language" property), delivering 'Verilog' outputs instead.
WARNING: [IP_Flow 19-5160] IP 'design_1_auto_pc_0' detected simulation language mismatch. Simulation type 'tlm' does not support 'VHDL' outputs (see project's "simulator_language" property), delivering 'SystemC' outputs instead.
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_axi_periph/m04_couplers/auto_pc .
Exporting to file c:/Users/mafassi/Desktop/lastMODIF/Microblaze5.gen/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file c:/Users/mafassi/Desktop/lastMODIF/Microblaze5.gen/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File c:/Users/mafassi/Desktop/lastMODIF/Microblaze5.gen/sources_1/bd/design_1/synth/design_1.hwdef
generate_target: Time (s): cpu = 00:00:32 ; elapsed = 00:00:20 . Memory (MB): peak = 4466.852 ; gain = 0.000
catch { config_ip_cache -export [get_ips -all design_1_uart_axifull_0_3] }
catch { config_ip_cache -export [get_ips -all design_1_auto_pc_0] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_auto_pc_0, cache-ID = 5cebe1694b2c4106; cache size = 226.070 MB.
export_ip_user_files -of_objects [get_files C:/Users/mafassi/Desktop/lastMODIF/Microblaze5.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/mafassi/Desktop/lastMODIF/Microblaze5.srcs/sources_1/bd/design_1/design_1.bd]
launch_runs design_1_uart_axifull_0_3_synth_1 -jobs 10
[Tue Aug  1 16:03:37 2023] Launched design_1_uart_axifull_0_3_synth_1...
Run output will be captured here: C:/Users/mafassi/Desktop/lastMODIF/Microblaze5.runs/design_1_uart_axifull_0_3_synth_1/runme.log
export_simulation -of_objects [get_files C:/Users/mafassi/Desktop/lastMODIF/Microblaze5.srcs/sources_1/bd/design_1/design_1.bd] -directory C:/Users/mafassi/Desktop/lastMODIF/Microblaze5.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/mafassi/Desktop/lastMODIF/Microblaze5.ip_user_files -ipstatic_source_dir C:/Users/mafassi/Desktop/lastMODIF/Microblaze5.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/mafassi/Desktop/lastMODIF/Microblaze5.cache/compile_simlib/modelsim} {questa=C:/Users/mafassi/Desktop/lastMODIF/Microblaze5.cache/compile_simlib/questa} {riviera=C:/Users/mafassi/Desktop/lastMODIF/Microblaze5.cache/compile_simlib/riviera} {activehdl=C:/Users/mafassi/Desktop/lastMODIF/Microblaze5.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
report_ip_status -name ip_status 
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 10
[Tue Aug  1 16:04:38 2023] Launched synth_1...
Run output will be captured here: C:/Users/mafassi/Desktop/lastMODIF/Microblaze5.runs/synth_1/runme.log
[Tue Aug  1 16:04:38 2023] Launched impl_1...
Run output will be captured here: C:/Users/mafassi/Desktop/lastMODIF/Microblaze5.runs/impl_1/runme.log
write_hw_platform -fixed -include_bit -force -file C:/Users/mafassi/Desktop/lastMODIF/XSA_Design_addedPARITY_V2.xsa
INFO: [Vivado 12-4895] Creating Hardware Platform: C:/Users/mafassi/Desktop/lastMODIF/XSA_Design_addedPARITY_V2.xsa ...
WARNING: [Project 1-645] Board images not set in Hardware Platform.
INFO: [Vivado 12-12467] The Hardware Platform can be used for Hardware
INFO: [Vivado 12-4896] Successfully created Hardware Platform: C:/Users/mafassi/Desktop/lastMODIF/XSA_Design_addedPARITY_V2.xsa
ipx::edit_ip_in_project -upgrade true -name uart_axifull_v1_0_project -directory C:/Users/mafassi/Desktop/lastMODIF/Microblaze5.tmp/uart_axifull_v1_0_project {c:/Users/mafassi/Desktop/13MHz_UART - Copie/Working UART at 13Mhz/ip_repo/uart_axifull_1.0/component.xml}
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2020.2/data/ip'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/mafassi/Desktop/13MHz_UART - Copie/Working UART at 13Mhz/ip_repo/LVDS_Buffer'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/mafassi/Desktop/13MHz_UART - Copie/Working UART at 13Mhz/ip_repo/uart_axifull_1.0'.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'c:/Users/mafassi/Desktop/ip_repo/my_custom_UART_1.0'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/mafassi/Downloads/fifo_ip'.
INFO: [IP_Flow 19-795] Syncing license key meta-data
update_compile_order -fileset sources_1
ipx::merge_project_changes files [ipx::current_core]
WARNING: [IP_Flow 19-5226] Project source file 'c:/Users/mafassi/Desktop/13MHz_UART - Copie/Working UART at 13Mhz/ip_repo/uart_axifull_1.0/component.xml' ignored by IP packager.
set_property core_revision 12 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::check_integrity [ipx::current_core]
INFO: [IP_Flow 19-2181] Payment Required is not set for this core.
INFO: [IP_Flow 19-2187] The Product Guide file is missing.
INFO: [Ipptcl 7-1486] check_integrity: Integrity check passed.
ipx::save_core [ipx::current_core]
ipx::move_temp_component_back -component [ipx::current_core]
close_project -delete
update_ip_catalog -rebuild -repo_path {c:/Users/mafassi/Desktop/13MHz_UART - Copie/Working UART at 13Mhz/ip_repo/uart_axifull_1.0}
INFO: [IP_Flow 19-725] Reloaded user IP repository 'c:/Users/mafassi/Desktop/13MHz_UART - Copie/Working UART at 13Mhz/ip_repo/uart_axifull_1.0'
report_ip_status -name ip_status 
upgrade_ip -vlnv Laudren.local:user:uart_axifull:1.0 [get_ips  design_1_uart_axifull_0_3] -log ip_upgrade.log
Upgrading 'C:/Users/mafassi/Desktop/lastMODIF/Microblaze5.srcs/sources_1/bd/design_1/design_1.bd'
INFO: [IP_Flow 19-3422] Upgraded design_1_uart_axifull_0_3 (uart_axifull_v1.0 1.0) from revision 11 to revision 12
Wrote  : <C:\Users\mafassi\Desktop\lastMODIF\Microblaze5.srcs\sources_1\bd\design_1\design_1.bd> 
INFO: [Coretcl 2-1525] Wrote upgrade log to 'C:/Users/mafassi/Desktop/lastMODIF/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips design_1_uart_axifull_0_3] -no_script -sync -force -quiet
generate_target all [get_files  C:/Users/mafassi/Desktop/lastMODIF/Microblaze5.srcs/sources_1/bd/design_1/design_1.bd]
CRITICAL WARNING: [BD 41-1367] The port name 'Input' of cell '/LVDS_Transmitter_0' is a reserved keyword in a Hardware Description Language. Please consider renaming the port.
WARNING: [IP_Flow 19-3374] An attempt to modify the value of disabled parameter 'PRIM_IN_FREQ' from '12.000' to '100.000' has been ignored for IP 'clk_wiz_1'
WARNING: [IP_Flow 19-3374] An attempt to modify the value of disabled parameter 'PRIM_IN_FREQ' from '12.000' to '100.000' has been ignored for IP 'clk_wiz_1'
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /clk_wiz_1 clk_wiz propagate
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /clk_wiz_1 clk_wiz propagate
INFO: [xilinx.com:ip:axi_quad_spi:3.2-1] /axi_quad_spi_0 
                  ########################################################################################
                  INFO: AXI Quad SPI core's AXI Lite Clock and EXT SPI CLK are asynchronous to each other.
                  ########################################################################################
INFO: [xilinx.com:ip:axi_quad_spi:3.2-1] /axi_quad_spi_0 
                  ########################################################################################
                  INFO: AXI Quad SPI core's AXI Lite Clock and EXT SPI CLK are asynchronous to each other.
                  ########################################################################################
INFO: [xilinx.com:ip:axi_intc:4.1-1] /microblaze_0_axi_intc: The AXI INTC core has been configured to operate with synchronous clocks.
INFO: [xilinx.com:ip:axi_intc:4.1-1] /microblaze_0_axi_intc: The AXI INTC core has been configured to operate with synchronous clocks.
WARNING: [xilinx.com:ip:axi_intc:4.1-6] /microblaze_0_axi_intc: Property SENSITIVITY = "NULL" for interrupt input 4 not recognized - using default interrupt type Rising Edge. Please change this manually if necessary.
WARNING: [xilinx.com:ip:axi_intc:4.1-6] /microblaze_0_axi_intc: Property SENSITIVITY = "NULL" for interrupt input 3 not recognized - using default interrupt type Rising Edge. Please change this manually if necessary.
WARNING: [xilinx.com:ip:axi_intc:4.1-6] /microblaze_0_axi_intc: Property SENSITIVITY = "NULL" for interrupt input 2 not recognized - using default interrupt type Rising Edge. Please change this manually if necessary.
WARNING: [xilinx.com:ip:axi_intc:4.1-6] /microblaze_0_axi_intc: Property SENSITIVITY = "NULL" for interrupt input 1 not recognized - using default interrupt type Rising Edge. Please change this manually if necessary.
WARNING: [xilinx.com:ip:axi_intc:4.1-6] /microblaze_0_axi_intc: Property SENSITIVITY = "NULL" for interrupt input 0 not recognized - using default interrupt type Rising Edge. Please change this manually if necessary.
Wrote  : <C:\Users\mafassi\Desktop\lastMODIF\Microblaze5.srcs\sources_1\bd\design_1\design_1.bd> 
VHDL Output written to : c:/Users/mafassi/Desktop/lastMODIF/Microblaze5.gen/sources_1/bd/design_1/synth/design_1.vhd
VHDL Output written to : c:/Users/mafassi/Desktop/lastMODIF/Microblaze5.gen/sources_1/bd/design_1/sim/design_1.vhd
VHDL Output written to : c:/Users/mafassi/Desktop/lastMODIF/Microblaze5.gen/sources_1/bd/design_1/hdl/design_1_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block uart_axifull_0 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/mafassi/Desktop/lastMODIF/Microblaze5.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_ooc.xdc'
WARNING: [IP_Flow 19-5160] IP 'design_1_auto_pc_0' detected simulation language mismatch. Simulation type 'rtl' does not support 'VHDL' outputs (see project's "simulator_language" property), delivering 'Verilog' outputs instead.
WARNING: [IP_Flow 19-5160] IP 'design_1_auto_pc_0' detected simulation language mismatch. Simulation type 'tlm' does not support 'VHDL' outputs (see project's "simulator_language" property), delivering 'SystemC' outputs instead.
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_axi_periph/m04_couplers/auto_pc .
Exporting to file c:/Users/mafassi/Desktop/lastMODIF/Microblaze5.gen/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file c:/Users/mafassi/Desktop/lastMODIF/Microblaze5.gen/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File c:/Users/mafassi/Desktop/lastMODIF/Microblaze5.gen/sources_1/bd/design_1/synth/design_1.hwdef
generate_target: Time (s): cpu = 00:00:30 ; elapsed = 00:00:21 . Memory (MB): peak = 4537.285 ; gain = 0.000
catch { config_ip_cache -export [get_ips -all design_1_uart_axifull_0_3] }
catch { config_ip_cache -export [get_ips -all design_1_auto_pc_0] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_auto_pc_0, cache-ID = 5cebe1694b2c4106; cache size = 226.847 MB.
export_ip_user_files -of_objects [get_files C:/Users/mafassi/Desktop/lastMODIF/Microblaze5.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/mafassi/Desktop/lastMODIF/Microblaze5.srcs/sources_1/bd/design_1/design_1.bd]
launch_runs design_1_uart_axifull_0_3_synth_1 -jobs 10
[Tue Aug  1 16:23:26 2023] Launched design_1_uart_axifull_0_3_synth_1...
Run output will be captured here: C:/Users/mafassi/Desktop/lastMODIF/Microblaze5.runs/design_1_uart_axifull_0_3_synth_1/runme.log
export_simulation -of_objects [get_files C:/Users/mafassi/Desktop/lastMODIF/Microblaze5.srcs/sources_1/bd/design_1/design_1.bd] -directory C:/Users/mafassi/Desktop/lastMODIF/Microblaze5.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/mafassi/Desktop/lastMODIF/Microblaze5.ip_user_files -ipstatic_source_dir C:/Users/mafassi/Desktop/lastMODIF/Microblaze5.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/mafassi/Desktop/lastMODIF/Microblaze5.cache/compile_simlib/modelsim} {questa=C:/Users/mafassi/Desktop/lastMODIF/Microblaze5.cache/compile_simlib/questa} {riviera=C:/Users/mafassi/Desktop/lastMODIF/Microblaze5.cache/compile_simlib/riviera} {activehdl=C:/Users/mafassi/Desktop/lastMODIF/Microblaze5.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
report_ip_status -name ip_status 
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 10
[Tue Aug  1 16:24:15 2023] Launched synth_1...
Run output will be captured here: C:/Users/mafassi/Desktop/lastMODIF/Microblaze5.runs/synth_1/runme.log
[Tue Aug  1 16:24:15 2023] Launched impl_1...
Run output will be captured here: C:/Users/mafassi/Desktop/lastMODIF/Microblaze5.runs/impl_1/runme.log
write_hw_platform -fixed -include_bit -force -file C:/Users/mafassi/Desktop/lastMODIF/XSA_Design_addedPARITY_V3.xsa
INFO: [Vivado 12-4895] Creating Hardware Platform: C:/Users/mafassi/Desktop/lastMODIF/XSA_Design_addedPARITY_V3.xsa ...
WARNING: [Project 1-645] Board images not set in Hardware Platform.
INFO: [Vivado 12-12467] The Hardware Platform can be used for Hardware
INFO: [Vivado 12-4896] Successfully created Hardware Platform: C:/Users/mafassi/Desktop/lastMODIF/XSA_Design_addedPARITY_V3.xsa
ipx::edit_ip_in_project -upgrade true -name uart_axifull_v1_0_project -directory C:/Users/mafassi/Desktop/lastMODIF/Microblaze5.tmp/uart_axifull_v1_0_project {c:/Users/mafassi/Desktop/13MHz_UART - Copie/Working UART at 13Mhz/ip_repo/uart_axifull_1.0/component.xml}
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2020.2/data/ip'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/mafassi/Desktop/13MHz_UART - Copie/Working UART at 13Mhz/ip_repo/LVDS_Buffer'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/mafassi/Desktop/13MHz_UART - Copie/Working UART at 13Mhz/ip_repo/uart_axifull_1.0'.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'c:/Users/mafassi/Desktop/ip_repo/my_custom_UART_1.0'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/mafassi/Downloads/fifo_ip'.
INFO: [IP_Flow 19-795] Syncing license key meta-data
update_compile_order -fileset sources_1
ipx::merge_project_changes files [ipx::current_core]
WARNING: [IP_Flow 19-5226] Project source file 'c:/Users/mafassi/Desktop/13MHz_UART - Copie/Working UART at 13Mhz/ip_repo/uart_axifull_1.0/component.xml' ignored by IP packager.
set_property core_revision 13 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::check_integrity [ipx::current_core]
INFO: [IP_Flow 19-2181] Payment Required is not set for this core.
INFO: [IP_Flow 19-2187] The Product Guide file is missing.
INFO: [Ipptcl 7-1486] check_integrity: Integrity check passed.
ipx::save_core [ipx::current_core]
ipx::move_temp_component_back -component [ipx::current_core]
close_project -delete
update_ip_catalog -rebuild -repo_path {c:/Users/mafassi/Desktop/13MHz_UART - Copie/Working UART at 13Mhz/ip_repo/uart_axifull_1.0}
INFO: [IP_Flow 19-725] Reloaded user IP repository 'c:/Users/mafassi/Desktop/13MHz_UART - Copie/Working UART at 13Mhz/ip_repo/uart_axifull_1.0'
report_ip_status -name ip_status 
upgrade_ip -vlnv Laudren.local:user:uart_axifull:1.0 [get_ips  design_1_uart_axifull_0_3] -log ip_upgrade.log
Upgrading 'C:/Users/mafassi/Desktop/lastMODIF/Microblaze5.srcs/sources_1/bd/design_1/design_1.bd'
INFO: [IP_Flow 19-3422] Upgraded design_1_uart_axifull_0_3 (uart_axifull_v1.0 1.0) from revision 12 to revision 13
Wrote  : <C:\Users\mafassi\Desktop\lastMODIF\Microblaze5.srcs\sources_1\bd\design_1\design_1.bd> 
INFO: [Coretcl 2-1525] Wrote upgrade log to 'C:/Users/mafassi/Desktop/lastMODIF/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips design_1_uart_axifull_0_3] -no_script -sync -force -quiet
generate_target all [get_files  C:/Users/mafassi/Desktop/lastMODIF/Microblaze5.srcs/sources_1/bd/design_1/design_1.bd]
CRITICAL WARNING: [BD 41-1367] The port name 'Input' of cell '/LVDS_Transmitter_0' is a reserved keyword in a Hardware Description Language. Please consider renaming the port.
WARNING: [IP_Flow 19-3374] An attempt to modify the value of disabled parameter 'PRIM_IN_FREQ' from '12.000' to '100.000' has been ignored for IP 'clk_wiz_1'
WARNING: [IP_Flow 19-3374] An attempt to modify the value of disabled parameter 'PRIM_IN_FREQ' from '12.000' to '100.000' has been ignored for IP 'clk_wiz_1'
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /clk_wiz_1 clk_wiz propagate
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /clk_wiz_1 clk_wiz propagate
INFO: [xilinx.com:ip:axi_quad_spi:3.2-1] /axi_quad_spi_0 
                  ########################################################################################
                  INFO: AXI Quad SPI core's AXI Lite Clock and EXT SPI CLK are asynchronous to each other.
                  ########################################################################################
INFO: [xilinx.com:ip:axi_quad_spi:3.2-1] /axi_quad_spi_0 
                  ########################################################################################
                  INFO: AXI Quad SPI core's AXI Lite Clock and EXT SPI CLK are asynchronous to each other.
                  ########################################################################################
INFO: [xilinx.com:ip:axi_intc:4.1-1] /microblaze_0_axi_intc: The AXI INTC core has been configured to operate with synchronous clocks.
INFO: [xilinx.com:ip:axi_intc:4.1-1] /microblaze_0_axi_intc: The AXI INTC core has been configured to operate with synchronous clocks.
WARNING: [xilinx.com:ip:axi_intc:4.1-6] /microblaze_0_axi_intc: Property SENSITIVITY = "NULL" for interrupt input 4 not recognized - using default interrupt type Rising Edge. Please change this manually if necessary.
WARNING: [xilinx.com:ip:axi_intc:4.1-6] /microblaze_0_axi_intc: Property SENSITIVITY = "NULL" for interrupt input 3 not recognized - using default interrupt type Rising Edge. Please change this manually if necessary.
WARNING: [xilinx.com:ip:axi_intc:4.1-6] /microblaze_0_axi_intc: Property SENSITIVITY = "NULL" for interrupt input 2 not recognized - using default interrupt type Rising Edge. Please change this manually if necessary.
WARNING: [xilinx.com:ip:axi_intc:4.1-6] /microblaze_0_axi_intc: Property SENSITIVITY = "NULL" for interrupt input 1 not recognized - using default interrupt type Rising Edge. Please change this manually if necessary.
WARNING: [xilinx.com:ip:axi_intc:4.1-6] /microblaze_0_axi_intc: Property SENSITIVITY = "NULL" for interrupt input 0 not recognized - using default interrupt type Rising Edge. Please change this manually if necessary.
Wrote  : <C:\Users\mafassi\Desktop\lastMODIF\Microblaze5.srcs\sources_1\bd\design_1\design_1.bd> 
VHDL Output written to : c:/Users/mafassi/Desktop/lastMODIF/Microblaze5.gen/sources_1/bd/design_1/synth/design_1.vhd
VHDL Output written to : c:/Users/mafassi/Desktop/lastMODIF/Microblaze5.gen/sources_1/bd/design_1/sim/design_1.vhd
VHDL Output written to : c:/Users/mafassi/Desktop/lastMODIF/Microblaze5.gen/sources_1/bd/design_1/hdl/design_1_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block uart_axifull_0 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/mafassi/Desktop/lastMODIF/Microblaze5.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_ooc.xdc'
WARNING: [IP_Flow 19-5160] IP 'design_1_auto_pc_0' detected simulation language mismatch. Simulation type 'rtl' does not support 'VHDL' outputs (see project's "simulator_language" property), delivering 'Verilog' outputs instead.
WARNING: [IP_Flow 19-5160] IP 'design_1_auto_pc_0' detected simulation language mismatch. Simulation type 'tlm' does not support 'VHDL' outputs (see project's "simulator_language" property), delivering 'SystemC' outputs instead.
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_axi_periph/m04_couplers/auto_pc .
Exporting to file c:/Users/mafassi/Desktop/lastMODIF/Microblaze5.gen/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file c:/Users/mafassi/Desktop/lastMODIF/Microblaze5.gen/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File c:/Users/mafassi/Desktop/lastMODIF/Microblaze5.gen/sources_1/bd/design_1/synth/design_1.hwdef
generate_target: Time (s): cpu = 00:00:26 ; elapsed = 00:00:21 . Memory (MB): peak = 4592.809 ; gain = 0.000
catch { config_ip_cache -export [get_ips -all design_1_uart_axifull_0_3] }
catch { config_ip_cache -export [get_ips -all design_1_auto_pc_0] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_auto_pc_0, cache-ID = 5cebe1694b2c4106; cache size = 227.639 MB.
export_ip_user_files -of_objects [get_files C:/Users/mafassi/Desktop/lastMODIF/Microblaze5.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/mafassi/Desktop/lastMODIF/Microblaze5.srcs/sources_1/bd/design_1/design_1.bd]
launch_runs design_1_uart_axifull_0_3_synth_1 -jobs 10
[Tue Aug  1 16:53:27 2023] Launched design_1_uart_axifull_0_3_synth_1...
Run output will be captured here: C:/Users/mafassi/Desktop/lastMODIF/Microblaze5.runs/design_1_uart_axifull_0_3_synth_1/runme.log
export_simulation -of_objects [get_files C:/Users/mafassi/Desktop/lastMODIF/Microblaze5.srcs/sources_1/bd/design_1/design_1.bd] -directory C:/Users/mafassi/Desktop/lastMODIF/Microblaze5.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/mafassi/Desktop/lastMODIF/Microblaze5.ip_user_files -ipstatic_source_dir C:/Users/mafassi/Desktop/lastMODIF/Microblaze5.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/mafassi/Desktop/lastMODIF/Microblaze5.cache/compile_simlib/modelsim} {questa=C:/Users/mafassi/Desktop/lastMODIF/Microblaze5.cache/compile_simlib/questa} {riviera=C:/Users/mafassi/Desktop/lastMODIF/Microblaze5.cache/compile_simlib/riviera} {activehdl=C:/Users/mafassi/Desktop/lastMODIF/Microblaze5.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
report_ip_status -name ip_status 
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 10
[Tue Aug  1 16:54:31 2023] Launched synth_1...
Run output will be captured here: C:/Users/mafassi/Desktop/lastMODIF/Microblaze5.runs/synth_1/runme.log
[Tue Aug  1 16:54:31 2023] Launched impl_1...
Run output will be captured here: C:/Users/mafassi/Desktop/lastMODIF/Microblaze5.runs/impl_1/runme.log
write_hw_platform -fixed -include_bit -force -file C:/Users/mafassi/Desktop/lastMODIF/XSA_Design_addedPARITY_V4_220K.xsa
INFO: [Vivado 12-4895] Creating Hardware Platform: C:/Users/mafassi/Desktop/lastMODIF/XSA_Design_addedPARITY_V4_220K.xsa ...
WARNING: [Project 1-645] Board images not set in Hardware Platform.
INFO: [Vivado 12-12467] The Hardware Platform can be used for Hardware
INFO: [Vivado 12-4896] Successfully created Hardware Platform: C:/Users/mafassi/Desktop/lastMODIF/XSA_Design_addedPARITY_V4_220K.xsa
ipx::edit_ip_in_project -upgrade true -name uart_axifull_v1_0_project -directory C:/Users/mafassi/Desktop/lastMODIF/Microblaze5.tmp/uart_axifull_v1_0_project {c:/Users/mafassi/Desktop/13MHz_UART - Copie/Working UART at 13Mhz/ip_repo/uart_axifull_1.0/component.xml}
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2020.2/data/ip'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/mafassi/Desktop/13MHz_UART - Copie/Working UART at 13Mhz/ip_repo/LVDS_Buffer'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/mafassi/Desktop/13MHz_UART - Copie/Working UART at 13Mhz/ip_repo/uart_axifull_1.0'.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'c:/Users/mafassi/Desktop/ip_repo/my_custom_UART_1.0'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/mafassi/Downloads/fifo_ip'.
INFO: [IP_Flow 19-795] Syncing license key meta-data
update_compile_order -fileset sources_1
ipx::merge_project_changes files [ipx::current_core]
WARNING: [IP_Flow 19-5226] Project source file 'c:/Users/mafassi/Desktop/13MHz_UART - Copie/Working UART at 13Mhz/ip_repo/uart_axifull_1.0/component.xml' ignored by IP packager.
set_property core_revision 14 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::check_integrity [ipx::current_core]
INFO: [IP_Flow 19-2181] Payment Required is not set for this core.
INFO: [IP_Flow 19-2187] The Product Guide file is missing.
INFO: [Ipptcl 7-1486] check_integrity: Integrity check passed.
ipx::save_core [ipx::current_core]
ipx::move_temp_component_back -component [ipx::current_core]
close_project -delete
update_ip_catalog -rebuild -repo_path {c:/Users/mafassi/Desktop/13MHz_UART - Copie/Working UART at 13Mhz/ip_repo/uart_axifull_1.0}
INFO: [IP_Flow 19-725] Reloaded user IP repository 'c:/Users/mafassi/Desktop/13MHz_UART - Copie/Working UART at 13Mhz/ip_repo/uart_axifull_1.0'
report_ip_status -name ip_status 
upgrade_ip -vlnv Laudren.local:user:uart_axifull:1.0 [get_ips  design_1_uart_axifull_0_3] -log ip_upgrade.log
Upgrading 'C:/Users/mafassi/Desktop/lastMODIF/Microblaze5.srcs/sources_1/bd/design_1/design_1.bd'
INFO: [IP_Flow 19-3422] Upgraded design_1_uart_axifull_0_3 (uart_axifull_v1.0 1.0) from revision 13 to revision 14
Wrote  : <C:\Users\mafassi\Desktop\lastMODIF\Microblaze5.srcs\sources_1\bd\design_1\design_1.bd> 
INFO: [Coretcl 2-1525] Wrote upgrade log to 'C:/Users/mafassi/Desktop/lastMODIF/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips design_1_uart_axifull_0_3] -no_script -sync -force -quiet
generate_target all [get_files  C:/Users/mafassi/Desktop/lastMODIF/Microblaze5.srcs/sources_1/bd/design_1/design_1.bd]
CRITICAL WARNING: [BD 41-1367] The port name 'Input' of cell '/LVDS_Transmitter_0' is a reserved keyword in a Hardware Description Language. Please consider renaming the port.
WARNING: [IP_Flow 19-3374] An attempt to modify the value of disabled parameter 'PRIM_IN_FREQ' from '12.000' to '100.000' has been ignored for IP 'clk_wiz_1'
WARNING: [IP_Flow 19-3374] An attempt to modify the value of disabled parameter 'PRIM_IN_FREQ' from '12.000' to '100.000' has been ignored for IP 'clk_wiz_1'
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /clk_wiz_1 clk_wiz propagate
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /clk_wiz_1 clk_wiz propagate
INFO: [xilinx.com:ip:axi_quad_spi:3.2-1] /axi_quad_spi_0 
                  ########################################################################################
                  INFO: AXI Quad SPI core's AXI Lite Clock and EXT SPI CLK are asynchronous to each other.
                  ########################################################################################
INFO: [xilinx.com:ip:axi_quad_spi:3.2-1] /axi_quad_spi_0 
                  ########################################################################################
                  INFO: AXI Quad SPI core's AXI Lite Clock and EXT SPI CLK are asynchronous to each other.
                  ########################################################################################
INFO: [xilinx.com:ip:axi_intc:4.1-1] /microblaze_0_axi_intc: The AXI INTC core has been configured to operate with synchronous clocks.
INFO: [xilinx.com:ip:axi_intc:4.1-1] /microblaze_0_axi_intc: The AXI INTC core has been configured to operate with synchronous clocks.
WARNING: [xilinx.com:ip:axi_intc:4.1-6] /microblaze_0_axi_intc: Property SENSITIVITY = "NULL" for interrupt input 4 not recognized - using default interrupt type Rising Edge. Please change this manually if necessary.
WARNING: [xilinx.com:ip:axi_intc:4.1-6] /microblaze_0_axi_intc: Property SENSITIVITY = "NULL" for interrupt input 3 not recognized - using default interrupt type Rising Edge. Please change this manually if necessary.
WARNING: [xilinx.com:ip:axi_intc:4.1-6] /microblaze_0_axi_intc: Property SENSITIVITY = "NULL" for interrupt input 2 not recognized - using default interrupt type Rising Edge. Please change this manually if necessary.
WARNING: [xilinx.com:ip:axi_intc:4.1-6] /microblaze_0_axi_intc: Property SENSITIVITY = "NULL" for interrupt input 1 not recognized - using default interrupt type Rising Edge. Please change this manually if necessary.
WARNING: [xilinx.com:ip:axi_intc:4.1-6] /microblaze_0_axi_intc: Property SENSITIVITY = "NULL" for interrupt input 0 not recognized - using default interrupt type Rising Edge. Please change this manually if necessary.
Wrote  : <C:\Users\mafassi\Desktop\lastMODIF\Microblaze5.srcs\sources_1\bd\design_1\design_1.bd> 
VHDL Output written to : c:/Users/mafassi/Desktop/lastMODIF/Microblaze5.gen/sources_1/bd/design_1/synth/design_1.vhd
VHDL Output written to : c:/Users/mafassi/Desktop/lastMODIF/Microblaze5.gen/sources_1/bd/design_1/sim/design_1.vhd
VHDL Output written to : c:/Users/mafassi/Desktop/lastMODIF/Microblaze5.gen/sources_1/bd/design_1/hdl/design_1_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block uart_axifull_0 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/mafassi/Desktop/lastMODIF/Microblaze5.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_ooc.xdc'
WARNING: [IP_Flow 19-5160] IP 'design_1_auto_pc_0' detected simulation language mismatch. Simulation type 'rtl' does not support 'VHDL' outputs (see project's "simulator_language" property), delivering 'Verilog' outputs instead.
WARNING: [IP_Flow 19-5160] IP 'design_1_auto_pc_0' detected simulation language mismatch. Simulation type 'tlm' does not support 'VHDL' outputs (see project's "simulator_language" property), delivering 'SystemC' outputs instead.
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_axi_periph/m04_couplers/auto_pc .
Exporting to file c:/Users/mafassi/Desktop/lastMODIF/Microblaze5.gen/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file c:/Users/mafassi/Desktop/lastMODIF/Microblaze5.gen/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File c:/Users/mafassi/Desktop/lastMODIF/Microblaze5.gen/sources_1/bd/design_1/synth/design_1.hwdef
generate_target: Time (s): cpu = 00:00:36 ; elapsed = 00:00:24 . Memory (MB): peak = 4646.617 ; gain = 0.000
catch { config_ip_cache -export [get_ips -all design_1_uart_axifull_0_3] }
catch { config_ip_cache -export [get_ips -all design_1_auto_pc_0] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_auto_pc_0, cache-ID = 5cebe1694b2c4106; cache size = 228.433 MB.
export_ip_user_files -of_objects [get_files C:/Users/mafassi/Desktop/lastMODIF/Microblaze5.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/mafassi/Desktop/lastMODIF/Microblaze5.srcs/sources_1/bd/design_1/design_1.bd]
launch_runs design_1_uart_axifull_0_3_synth_1 -jobs 10
[Tue Aug  1 17:18:01 2023] Launched design_1_uart_axifull_0_3_synth_1...
Run output will be captured here: C:/Users/mafassi/Desktop/lastMODIF/Microblaze5.runs/design_1_uart_axifull_0_3_synth_1/runme.log
export_simulation -of_objects [get_files C:/Users/mafassi/Desktop/lastMODIF/Microblaze5.srcs/sources_1/bd/design_1/design_1.bd] -directory C:/Users/mafassi/Desktop/lastMODIF/Microblaze5.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/mafassi/Desktop/lastMODIF/Microblaze5.ip_user_files -ipstatic_source_dir C:/Users/mafassi/Desktop/lastMODIF/Microblaze5.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/mafassi/Desktop/lastMODIF/Microblaze5.cache/compile_simlib/modelsim} {questa=C:/Users/mafassi/Desktop/lastMODIF/Microblaze5.cache/compile_simlib/questa} {riviera=C:/Users/mafassi/Desktop/lastMODIF/Microblaze5.cache/compile_simlib/riviera} {activehdl=C:/Users/mafassi/Desktop/lastMODIF/Microblaze5.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
report_ip_status -name ip_status 
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 10
[Tue Aug  1 17:19:56 2023] Launched synth_1...
Run output will be captured here: C:/Users/mafassi/Desktop/lastMODIF/Microblaze5.runs/synth_1/runme.log
[Tue Aug  1 17:19:56 2023] Launched impl_1...
Run output will be captured here: C:/Users/mafassi/Desktop/lastMODIF/Microblaze5.runs/impl_1/runme.log
write_hw_platform -fixed -include_bit -force -file C:/Users/mafassi/Desktop/lastMODIF/XSA_Design_addedPARITY_V5.xsa
INFO: [Vivado 12-4895] Creating Hardware Platform: C:/Users/mafassi/Desktop/lastMODIF/XSA_Design_addedPARITY_V5.xsa ...
WARNING: [Project 1-645] Board images not set in Hardware Platform.
INFO: [Vivado 12-12467] The Hardware Platform can be used for Hardware
INFO: [Vivado 12-4896] Successfully created Hardware Platform: C:/Users/mafassi/Desktop/lastMODIF/XSA_Design_addedPARITY_V5.xsa
ipx::edit_ip_in_project -upgrade true -name uart_axifull_v1_0_project -directory C:/Users/mafassi/Desktop/lastMODIF/Microblaze5.tmp/uart_axifull_v1_0_project {c:/Users/mafassi/Desktop/13MHz_UART - Copie/Working UART at 13Mhz/ip_repo/uart_axifull_1.0/component.xml}
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2020.2/data/ip'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/mafassi/Desktop/13MHz_UART - Copie/Working UART at 13Mhz/ip_repo/LVDS_Buffer'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/mafassi/Desktop/13MHz_UART - Copie/Working UART at 13Mhz/ip_repo/uart_axifull_1.0'.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'c:/Users/mafassi/Desktop/ip_repo/my_custom_UART_1.0'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/mafassi/Downloads/fifo_ip'.
INFO: [IP_Flow 19-795] Syncing license key meta-data
update_compile_order -fileset sources_1
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open C:/Users/mafassi/Desktop/lastMODIF/Microblaze5.srcs/sim_1/uart_tx_tb.vhd w ]
add_files -fileset sim_1 C:/Users/mafassi/Desktop/lastMODIF/Microblaze5.srcs/sim_1/uart_tx_tb.vhd
update_compile_order -fileset sim_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'c:/users/mafassi/desktop/lastmodif/microblaze5.tmp/uart_axifull_v1_0_project/uart_axifull_v1_0_project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'uart_axifull_v1_0' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'c:/users/mafassi/desktop/lastmodif/microblaze5.tmp/uart_axifull_v1_0_project/uart_axifull_v1_0_project.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj uart_axifull_v1_0_vhdl.prj"
ERROR: [XSIM 43-3268] Logical library name '"../../../../../../../13MHz_UART - Copie/Working UART at 13Mhz/ip_repo/uart_axifull_1.0/hdl/uart_axifull_v1_0_S00_AXI.vhd"' should not contain white space, new line, /, \, = or .
ERROR: [XSIM 43-3217] uart_axifull_v1_0_vhdl.prj (line 2): Incorrect project file syntax. Correct syntax is one of: vhdl <worklib> <file>, verilog <worklib> <file> [<file> ...] [[-d <macro>] ...] [[-i <include>] ...], or NOSORT. Presence of NOSORT on a line of its own disables file order sorting.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/mafassi/Desktop/lastMODIF/Microblaze5.tmp/uart_axifull_v1_0_project/uart_axifull_v1_0_project.sim/sim_1/behav/xsim/xvhdl.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/mafassi/Desktop/lastMODIF/Microblaze5.tmp/uart_axifull_v1_0_project/uart_axifull_v1_0_project.sim/sim_1/behav/xsim/xvhdl.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
set_property top uart_tx_tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'c:/users/mafassi/desktop/lastmodif/microblaze5.tmp/uart_axifull_v1_0_project/uart_axifull_v1_0_project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'uart_tx_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'c:/users/mafassi/desktop/lastmodif/microblaze5.tmp/uart_axifull_v1_0_project/uart_axifull_v1_0_project.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj uart_tx_tb_vhdl.prj"
ERROR: [XSIM 43-3255] File name is missing.
ERROR: [XSIM 43-3217] uart_tx_tb_vhdl.prj (line 2): Incorrect project file syntax. Correct syntax is one of: vhdl <worklib> <file>, verilog <worklib> <file> [<file> ...] [[-d <macro>] ...] [[-i <include>] ...], or NOSORT. Presence of NOSORT on a line of its own disables file order sorting.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/mafassi/Desktop/lastMODIF/Microblaze5.tmp/uart_axifull_v1_0_project/uart_axifull_v1_0_project.sim/sim_1/behav/xsim/xvhdl.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/mafassi/Desktop/lastMODIF/Microblaze5.tmp/uart_axifull_v1_0_project/uart_axifull_v1_0_project.sim/sim_1/behav/xsim/xvhdl.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
set_property library xil_defaultlib [get_files  {{c:/Users/mafassi/Desktop/13MHz_UART - Copie/Working UART at 13Mhz/ip_repo/uart_axifull_1.0/hdl/uart_tx.vhd}}]
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'c:/users/mafassi/desktop/lastmodif/microblaze5.tmp/uart_axifull_v1_0_project/uart_axifull_v1_0_project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'uart_tx_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'c:/users/mafassi/desktop/lastmodif/microblaze5.tmp/uart_axifull_v1_0_project/uart_axifull_v1_0_project.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj uart_tx_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "c:/users/mafassi/desktop/13MHz_UART - Copie/Working UART at 13Mhz/ip_repo/uart_axifull_1.0/hdl/uart_tx.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'uart_tx'
INFO: [VRFC 10-163] Analyzing VHDL file "c:/users/mafassi/desktop/lastmodif/Microblaze5.srcs/sim_1/uart_tx_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'uart_tx_tb'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'c:/users/mafassi/desktop/lastmodif/microblaze5.tmp/uart_axifull_v1_0_project/uart_axifull_v1_0_project.sim/sim_1/behav/xsim'
"xelab -wto 6e95abd9ff3d4977a44eef06e1a439f7 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot uart_tx_tb_behav xil_defaultlib.uart_tx_tb -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 6e95abd9ff3d4977a44eef06e1a439f7 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot uart_tx_tb_behav xil_defaultlib.uart_tx_tb -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.uart_tx [uart_tx_default]
Compiling architecture behavioral of entity xil_defaultlib.uart_tx_tb
Built simulation snapshot uart_tx_tb_behav

****** Webtalk v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source c:/users/mafassi/desktop/lastmodif/microblaze5.tmp/uart_axifull_v1_0_project/uart_axifull_v1_0_project.sim/sim_1/behav/xsim/xsim.dir/uart_tx_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Wed Aug  2 10:19:45 2023...
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'c:/users/mafassi/desktop/lastmodif/microblaze5.tmp/uart_axifull_v1_0_project/uart_axifull_v1_0_project.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "uart_tx_tb_behav -key {Behavioral:sim_1:Functional:uart_tx_tb} -tclbatch {uart_tx_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source uart_tx_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
run: Time (s): cpu = 00:00:08 ; elapsed = 00:08:27 . Memory (MB): peak = 4733.355 ; gain = 0.000
INFO: [Common 17-344] 'run' was cancelled
INFO: [Common 17-344] 'source' was cancelled
xsim: Time (s): cpu = 00:00:13 ; elapsed = 00:08:30 . Memory (MB): peak = 4733.355 ; gain = 28.246
INFO: [Common 17-344] 'xsim' was cancelled
INFO: [Vivado 12-5357] 'simulate' step aborted
launch_simulation: Time (s): cpu = 00:00:13 ; elapsed = 00:08:35 . Memory (MB): peak = 4733.355 ; gain = 28.246
INFO: [Common 17-344] 'launch_simulation' was cancelled
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [c:\Users\mafassi\Desktop\13MHz_UART - Copie\Working UART at 13Mhz\ip_repo\uart_axifull_1.0\hdl\uart_tx.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mafassi\Desktop\lastMODIF\Microblaze5.srcs\sim_1\uart_tx_tb.vhd:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [c:\Users\mafassi\Desktop\13MHz_UART - Copie\Working UART at 13Mhz\ip_repo\uart_axifull_1.0\hdl\uart_tx.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mafassi\Desktop\lastMODIF\Microblaze5.srcs\sim_1\uart_tx_tb.vhd:]
ERROR: [Common 17-180] Spawn failed: No error
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'c:/users/mafassi/desktop/lastmodif/microblaze5.tmp/uart_axifull_v1_0_project/uart_axifull_v1_0_project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'uart_tx_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'c:/users/mafassi/desktop/lastmodif/microblaze5.tmp/uart_axifull_v1_0_project/uart_axifull_v1_0_project.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj uart_tx_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "c:/users/mafassi/desktop/lastmodif/Microblaze5.srcs/sim_1/uart_tx_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'uart_tx_tb'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'c:/users/mafassi/desktop/lastmodif/microblaze5.tmp/uart_axifull_v1_0_project/uart_axifull_v1_0_project.sim/sim_1/behav/xsim'
"xelab -wto 6e95abd9ff3d4977a44eef06e1a439f7 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot uart_tx_tb_behav xil_defaultlib.uart_tx_tb -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 6e95abd9ff3d4977a44eef06e1a439f7 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot uart_tx_tb_behav xil_defaultlib.uart_tx_tb -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.uart_tx [uart_tx_default]
Compiling architecture behavioral of entity xil_defaultlib.uart_tx_tb
Built simulation snapshot uart_tx_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'c:/users/mafassi/desktop/lastmodif/microblaze5.tmp/uart_axifull_v1_0_project/uart_axifull_v1_0_project.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "uart_tx_tb_behav -key {Behavioral:sim_1:Functional:uart_tx_tb} -tclbatch {uart_tx_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source uart_tx_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'uart_tx_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 4741.535 ; gain = 8.180
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'c:/users/mafassi/desktop/lastmodif/microblaze5.tmp/uart_axifull_v1_0_project/uart_axifull_v1_0_project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'uart_tx_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'c:/users/mafassi/desktop/lastmodif/microblaze5.tmp/uart_axifull_v1_0_project/uart_axifull_v1_0_project.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj uart_tx_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "c:/users/mafassi/desktop/lastmodif/Microblaze5.srcs/sim_1/uart_tx_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'uart_tx_tb'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'c:/users/mafassi/desktop/lastmodif/microblaze5.tmp/uart_axifull_v1_0_project/uart_axifull_v1_0_project.sim/sim_1/behav/xsim'
"xelab -wto 6e95abd9ff3d4977a44eef06e1a439f7 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot uart_tx_tb_behav xil_defaultlib.uart_tx_tb -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 6e95abd9ff3d4977a44eef06e1a439f7 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot uart_tx_tb_behav xil_defaultlib.uart_tx_tb -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.uart_tx [uart_tx_default]
Compiling architecture behavioral of entity xil_defaultlib.uart_tx_tb
Built simulation snapshot uart_tx_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'c:/users/mafassi/desktop/lastmodif/microblaze5.tmp/uart_axifull_v1_0_project/uart_axifull_v1_0_project.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "uart_tx_tb_behav -key {Behavioral:sim_1:Functional:uart_tx_tb} -tclbatch {uart_tx_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source uart_tx_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'uart_tx_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 4745.887 ; gain = 0.523
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'c:/users/mafassi/desktop/lastmodif/microblaze5.tmp/uart_axifull_v1_0_project/uart_axifull_v1_0_project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'uart_tx_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'c:/users/mafassi/desktop/lastmodif/microblaze5.tmp/uart_axifull_v1_0_project/uart_axifull_v1_0_project.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj uart_tx_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "c:/users/mafassi/desktop/lastmodif/Microblaze5.srcs/sim_1/uart_tx_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'uart_tx_tb'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'c:/users/mafassi/desktop/lastmodif/microblaze5.tmp/uart_axifull_v1_0_project/uart_axifull_v1_0_project.sim/sim_1/behav/xsim'
"xelab -wto 6e95abd9ff3d4977a44eef06e1a439f7 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot uart_tx_tb_behav xil_defaultlib.uart_tx_tb -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 6e95abd9ff3d4977a44eef06e1a439f7 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot uart_tx_tb_behav xil_defaultlib.uart_tx_tb -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.uart_tx [uart_tx_default]
Compiling architecture behavioral of entity xil_defaultlib.uart_tx_tb
Built simulation snapshot uart_tx_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'c:/users/mafassi/desktop/lastmodif/microblaze5.tmp/uart_axifull_v1_0_project/uart_axifull_v1_0_project.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "uart_tx_tb_behav -key {Behavioral:sim_1:Functional:uart_tx_tb} -tclbatch {uart_tx_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source uart_tx_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
run: Time (s): cpu = 00:00:05 ; elapsed = 00:04:06 . Memory (MB): peak = 4750.859 ; gain = 0.000
INFO: [Common 17-344] 'run' was cancelled
INFO: [Common 17-344] 'source' was cancelled
xsim: Time (s): cpu = 00:00:08 ; elapsed = 00:04:08 . Memory (MB): peak = 4750.859 ; gain = 4.973
INFO: [Common 17-344] 'xsim' was cancelled
INFO: [Vivado 12-5357] 'simulate' step aborted
launch_simulation: Time (s): cpu = 00:00:09 ; elapsed = 00:04:11 . Memory (MB): peak = 4750.859 ; gain = 4.973
INFO: [Common 17-344] 'launch_simulation' was cancelled
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'c:/users/mafassi/desktop/lastmodif/microblaze5.tmp/uart_axifull_v1_0_project/uart_axifull_v1_0_project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'uart_tx_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'c:/users/mafassi/desktop/lastmodif/microblaze5.tmp/uart_axifull_v1_0_project/uart_axifull_v1_0_project.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj uart_tx_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "c:/users/mafassi/desktop/lastmodif/Microblaze5.srcs/sim_1/uart_tx_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'uart_tx_tb'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'c:/users/mafassi/desktop/lastmodif/microblaze5.tmp/uart_axifull_v1_0_project/uart_axifull_v1_0_project.sim/sim_1/behav/xsim'
"xelab -wto 6e95abd9ff3d4977a44eef06e1a439f7 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot uart_tx_tb_behav xil_defaultlib.uart_tx_tb -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 6e95abd9ff3d4977a44eef06e1a439f7 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot uart_tx_tb_behav xil_defaultlib.uart_tx_tb -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.uart_tx [uart_tx_default]
Compiling architecture behavioral of entity xil_defaultlib.uart_tx_tb
Built simulation snapshot uart_tx_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'c:/users/mafassi/desktop/lastmodif/microblaze5.tmp/uart_axifull_v1_0_project/uart_axifull_v1_0_project.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "uart_tx_tb_behav -key {Behavioral:sim_1:Functional:uart_tx_tb} -tclbatch {uart_tx_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source uart_tx_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'uart_tx_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 4756.418 ; gain = 5.559
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'c:/users/mafassi/desktop/lastmodif/microblaze5.tmp/uart_axifull_v1_0_project/uart_axifull_v1_0_project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'uart_tx_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'c:/users/mafassi/desktop/lastmodif/microblaze5.tmp/uart_axifull_v1_0_project/uart_axifull_v1_0_project.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj uart_tx_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "c:/users/mafassi/desktop/lastmodif/Microblaze5.srcs/sim_1/uart_tx_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'uart_tx_tb'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'c:/users/mafassi/desktop/lastmodif/microblaze5.tmp/uart_axifull_v1_0_project/uart_axifull_v1_0_project.sim/sim_1/behav/xsim'
"xelab -wto 6e95abd9ff3d4977a44eef06e1a439f7 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot uart_tx_tb_behav xil_defaultlib.uart_tx_tb -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 6e95abd9ff3d4977a44eef06e1a439f7 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot uart_tx_tb_behav xil_defaultlib.uart_tx_tb -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.uart_tx [uart_tx_default]
Compiling architecture behavioral of entity xil_defaultlib.uart_tx_tb
Built simulation snapshot uart_tx_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'c:/users/mafassi/desktop/lastmodif/microblaze5.tmp/uart_axifull_v1_0_project/uart_axifull_v1_0_project.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "uart_tx_tb_behav -key {Behavioral:sim_1:Functional:uart_tx_tb} -tclbatch {uart_tx_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source uart_tx_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'uart_tx_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 4761.750 ; gain = 5.332
run 50000 ps
run 50000 ps
run all
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'c:/users/mafassi/desktop/lastmodif/microblaze5.tmp/uart_axifull_v1_0_project/uart_axifull_v1_0_project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'uart_tx_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'c:/users/mafassi/desktop/lastmodif/microblaze5.tmp/uart_axifull_v1_0_project/uart_axifull_v1_0_project.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj uart_tx_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "c:/users/mafassi/desktop/lastmodif/Microblaze5.srcs/sim_1/uart_tx_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'uart_tx_tb'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'c:/users/mafassi/desktop/lastmodif/microblaze5.tmp/uart_axifull_v1_0_project/uart_axifull_v1_0_project.sim/sim_1/behav/xsim'
"xelab -wto 6e95abd9ff3d4977a44eef06e1a439f7 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot uart_tx_tb_behav xil_defaultlib.uart_tx_tb -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 6e95abd9ff3d4977a44eef06e1a439f7 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot uart_tx_tb_behav xil_defaultlib.uart_tx_tb -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.uart_tx [uart_tx_default]
Compiling architecture behavioral of entity xil_defaultlib.uart_tx_tb
Built simulation snapshot uart_tx_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'c:/users/mafassi/desktop/lastmodif/microblaze5.tmp/uart_axifull_v1_0_project/uart_axifull_v1_0_project.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "uart_tx_tb_behav -key {Behavioral:sim_1:Functional:uart_tx_tb} -tclbatch {uart_tx_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source uart_tx_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'uart_tx_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 4766.254 ; gain = 4.461
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_runs impl_1 -to_step write_bitstream -jobs 10
[Wed Aug  2 11:01:12 2023] Launched synth_1...
Run output will be captured here: c:/users/mafassi/desktop/lastmodif/microblaze5.tmp/uart_axifull_v1_0_project/uart_axifull_v1_0_project.runs/synth_1/runme.log
[Wed Aug  2 11:01:12 2023] Launched impl_1...
Run output will be captured here: c:/users/mafassi/desktop/lastmodif/microblaze5.tmp/uart_axifull_v1_0_project/uart_axifull_v1_0_project.runs/impl_1/runme.log
set_property is_enabled false [get_files  C:/Users/mafassi/Desktop/lastMODIF/Microblaze5.srcs/sim_1/uart_tx_tb.vhd]
set_property source_mgmt_mode DisplayOnly [current_project]
reset_run impl_1 -prev_step 
launch_runs impl_1 -to_step write_bitstream -jobs 10
[Wed Aug  2 11:03:13 2023] Launched impl_1...
Run output will be captured here: c:/users/mafassi/desktop/lastmodif/microblaze5.tmp/uart_axifull_v1_0_project/uart_axifull_v1_0_project.runs/impl_1/runme.log
ipx::merge_project_changes files [ipx::current_core]
WARNING: [IP_Flow 19-5226] Project source file 'c:/Users/mafassi/Desktop/13MHz_UART - Copie/Working UART at 13Mhz/ip_repo/uart_axifull_1.0/component.xml' ignored by IP packager.
set_property core_revision 15 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::check_integrity [ipx::current_core]
INFO: [IP_Flow 19-2181] Payment Required is not set for this core.
INFO: [IP_Flow 19-2187] The Product Guide file is missing.
INFO: [Ipptcl 7-1486] check_integrity: Integrity check passed.
ipx::save_core [ipx::current_core]
ipx::move_temp_component_back -component [ipx::current_core]
close_project -delete
ERROR: [Project 1-161] Failed to remove the directory 'c:/users/mafassi/desktop/lastmodif/microblaze5.tmp/uart_axifull_v1_0_project/uart_axifull_v1_0_project.sim'. The directory might be in use by some other process.
update_ip_catalog -rebuild -scan_changes
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/mafassi/Desktop/13MHz_UART - Copie/Working UART at 13Mhz/ip_repo/LVDS_Buffer'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/mafassi/Desktop/13MHz_UART - Copie/Working UART at 13Mhz/ip_repo/uart_axifull_1.0'.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'c:/Users/mafassi/Desktop/ip_repo/my_custom_UART_1.0'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/mafassi/Downloads/fifo_ip'.
report_ip_status -name ip_status
upgrade_ip -vlnv Laudren.local:user:uart_axifull:1.0 [get_ips  design_1_uart_axifull_0_3] -log ip_upgrade.log
Upgrading 'C:/Users/mafassi/Desktop/lastMODIF/Microblaze5.srcs/sources_1/bd/design_1/design_1.bd'
INFO: [IP_Flow 19-3422] Upgraded design_1_uart_axifull_0_3 (uart_axifull_v1.0 1.0) from revision 14 to revision 15
Wrote  : <C:\Users\mafassi\Desktop\lastMODIF\Microblaze5.srcs\sources_1\bd\design_1\design_1.bd> 
INFO: [Coretcl 2-1525] Wrote upgrade log to 'C:/Users/mafassi/Desktop/lastMODIF/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips design_1_uart_axifull_0_3] -no_script -sync -force -quiet
generate_target all [get_files  C:/Users/mafassi/Desktop/lastMODIF/Microblaze5.srcs/sources_1/bd/design_1/design_1.bd]
CRITICAL WARNING: [BD 41-1367] The port name 'Input' of cell '/LVDS_Transmitter_0' is a reserved keyword in a Hardware Description Language. Please consider renaming the port.
WARNING: [IP_Flow 19-3374] An attempt to modify the value of disabled parameter 'PRIM_IN_FREQ' from '12.000' to '100.000' has been ignored for IP 'clk_wiz_1'
WARNING: [IP_Flow 19-3374] An attempt to modify the value of disabled parameter 'PRIM_IN_FREQ' from '12.000' to '100.000' has been ignored for IP 'clk_wiz_1'
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /clk_wiz_1 clk_wiz propagate
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /clk_wiz_1 clk_wiz propagate
INFO: [xilinx.com:ip:axi_quad_spi:3.2-1] /axi_quad_spi_0 
                  ########################################################################################
                  INFO: AXI Quad SPI core's AXI Lite Clock and EXT SPI CLK are asynchronous to each other.
                  ########################################################################################
INFO: [xilinx.com:ip:axi_quad_spi:3.2-1] /axi_quad_spi_0 
                  ########################################################################################
                  INFO: AXI Quad SPI core's AXI Lite Clock and EXT SPI CLK are asynchronous to each other.
                  ########################################################################################
INFO: [xilinx.com:ip:axi_intc:4.1-1] /microblaze_0_axi_intc: The AXI INTC core has been configured to operate with synchronous clocks.
INFO: [xilinx.com:ip:axi_intc:4.1-1] /microblaze_0_axi_intc: The AXI INTC core has been configured to operate with synchronous clocks.
WARNING: [xilinx.com:ip:axi_intc:4.1-6] /microblaze_0_axi_intc: Property SENSITIVITY = "NULL" for interrupt input 4 not recognized - using default interrupt type Rising Edge. Please change this manually if necessary.
WARNING: [xilinx.com:ip:axi_intc:4.1-6] /microblaze_0_axi_intc: Property SENSITIVITY = "NULL" for interrupt input 3 not recognized - using default interrupt type Rising Edge. Please change this manually if necessary.
WARNING: [xilinx.com:ip:axi_intc:4.1-6] /microblaze_0_axi_intc: Property SENSITIVITY = "NULL" for interrupt input 2 not recognized - using default interrupt type Rising Edge. Please change this manually if necessary.
WARNING: [xilinx.com:ip:axi_intc:4.1-6] /microblaze_0_axi_intc: Property SENSITIVITY = "NULL" for interrupt input 1 not recognized - using default interrupt type Rising Edge. Please change this manually if necessary.
WARNING: [xilinx.com:ip:axi_intc:4.1-6] /microblaze_0_axi_intc: Property SENSITIVITY = "NULL" for interrupt input 0 not recognized - using default interrupt type Rising Edge. Please change this manually if necessary.
Wrote  : <C:\Users\mafassi\Desktop\lastMODIF\Microblaze5.srcs\sources_1\bd\design_1\design_1.bd> 
VHDL Output written to : c:/Users/mafassi/Desktop/lastMODIF/Microblaze5.gen/sources_1/bd/design_1/synth/design_1.vhd
VHDL Output written to : c:/Users/mafassi/Desktop/lastMODIF/Microblaze5.gen/sources_1/bd/design_1/sim/design_1.vhd
VHDL Output written to : c:/Users/mafassi/Desktop/lastMODIF/Microblaze5.gen/sources_1/bd/design_1/hdl/design_1_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block uart_axifull_0 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/mafassi/Desktop/lastMODIF/Microblaze5.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_ooc.xdc'
WARNING: [IP_Flow 19-5160] IP 'design_1_auto_pc_0' detected simulation language mismatch. Simulation type 'rtl' does not support 'VHDL' outputs (see project's "simulator_language" property), delivering 'Verilog' outputs instead.
WARNING: [IP_Flow 19-5160] IP 'design_1_auto_pc_0' detected simulation language mismatch. Simulation type 'tlm' does not support 'VHDL' outputs (see project's "simulator_language" property), delivering 'SystemC' outputs instead.
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_axi_periph/m04_couplers/auto_pc .
Exporting to file c:/Users/mafassi/Desktop/lastMODIF/Microblaze5.gen/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file c:/Users/mafassi/Desktop/lastMODIF/Microblaze5.gen/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File c:/Users/mafassi/Desktop/lastMODIF/Microblaze5.gen/sources_1/bd/design_1/synth/design_1.hwdef
generate_target: Time (s): cpu = 00:00:37 ; elapsed = 00:00:24 . Memory (MB): peak = 4766.277 ; gain = 0.000
catch { config_ip_cache -export [get_ips -all design_1_uart_axifull_0_3] }
catch { config_ip_cache -export [get_ips -all design_1_auto_pc_0] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_auto_pc_0, cache-ID = 5cebe1694b2c4106; cache size = 229.231 MB.
export_ip_user_files -of_objects [get_files C:/Users/mafassi/Desktop/lastMODIF/Microblaze5.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/mafassi/Desktop/lastMODIF/Microblaze5.srcs/sources_1/bd/design_1/design_1.bd]
launch_runs design_1_uart_axifull_0_3_synth_1 -jobs 10
[Wed Aug  2 11:05:49 2023] Launched design_1_uart_axifull_0_3_synth_1...
Run output will be captured here: C:/Users/mafassi/Desktop/lastMODIF/Microblaze5.runs/design_1_uart_axifull_0_3_synth_1/runme.log
export_simulation -of_objects [get_files C:/Users/mafassi/Desktop/lastMODIF/Microblaze5.srcs/sources_1/bd/design_1/design_1.bd] -directory C:/Users/mafassi/Desktop/lastMODIF/Microblaze5.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/mafassi/Desktop/lastMODIF/Microblaze5.ip_user_files -ipstatic_source_dir C:/Users/mafassi/Desktop/lastMODIF/Microblaze5.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/mafassi/Desktop/lastMODIF/Microblaze5.cache/compile_simlib/modelsim} {questa=C:/Users/mafassi/Desktop/lastMODIF/Microblaze5.cache/compile_simlib/questa} {riviera=C:/Users/mafassi/Desktop/lastMODIF/Microblaze5.cache/compile_simlib/riviera} {activehdl=C:/Users/mafassi/Desktop/lastMODIF/Microblaze5.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
report_ip_status -name ip_status 
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 10
[Wed Aug  2 11:07:11 2023] Launched synth_1...
Run output will be captured here: C:/Users/mafassi/Desktop/lastMODIF/Microblaze5.runs/synth_1/runme.log
[Wed Aug  2 11:07:12 2023] Launched impl_1...
Run output will be captured here: C:/Users/mafassi/Desktop/lastMODIF/Microblaze5.runs/impl_1/runme.log
write_hw_platform -fixed -include_bit -force -file C:/Users/mafassi/Desktop/lastMODIF/XSA_Design_addedPARITY_V6_220K.xsa
INFO: [Vivado 12-4895] Creating Hardware Platform: C:/Users/mafassi/Desktop/lastMODIF/XSA_Design_addedPARITY_V6_220K.xsa ...
WARNING: [Project 1-645] Board images not set in Hardware Platform.
INFO: [Vivado 12-12467] The Hardware Platform can be used for Hardware
INFO: [Vivado 12-4896] Successfully created Hardware Platform: C:/Users/mafassi/Desktop/lastMODIF/XSA_Design_addedPARITY_V6_220K.xsa
ipx::edit_ip_in_project -upgrade true -name uart_axifull_v1_0_project -directory C:/Users/mafassi/Desktop/lastMODIF/Microblaze5.tmp/uart_axifull_v1_0_project {c:/Users/mafassi/Desktop/13MHz_UART - Copie/Working UART at 13Mhz/ip_repo/uart_axifull_1.0/component.xml}
ERROR: [Project 1-161] Failed to remove the directory 'c:/users/mafassi/desktop/lastmodif/microblaze5.tmp/uart_axifull_v1_0_project/uart_axifull_v1_0_project.sim'. The directory might be in use by some other process.
ERROR: [Ipptcl 7-562] Cannot create project 'uart_axifull_v1_0_project'.
ERROR: [Common 17-39] 'ipx::edit_ip_in_project' failed due to earlier errors.
ipx::edit_ip_in_project -upgrade true -name uart_axifull_v1_0_project -directory C:/Users/mafassi/Desktop/lastMODIF/Microblaze5.tmp/uart_axifull_v1_0_project {c:/Users/mafassi/Desktop/13MHz_UART - Copie/Working UART at 13Mhz/ip_repo/uart_axifull_1.0/component.xml}
ERROR: [Project 1-161] Failed to remove the directory 'c:/users/mafassi/desktop/lastmodif/microblaze5.tmp/uart_axifull_v1_0_project/uart_axifull_v1_0_project.sim'. The directory might be in use by some other process.
ERROR: [Ipptcl 7-562] Cannot create project 'uart_axifull_v1_0_project'.
ERROR: [Common 17-39] 'ipx::edit_ip_in_project' failed due to earlier errors.
ipx::edit_ip_in_project -upgrade true -name uart_axifull_v1_0_project -directory C:/Users/mafassi/Desktop/lastMODIF/Microblaze5.tmp/uart_axifull_v1_0_project {c:/Users/mafassi/Desktop/13MHz_UART - Copie/Working UART at 13Mhz/ip_repo/uart_axifull_1.0/component.xml}
ERROR: [Project 1-161] Failed to remove the directory 'c:/users/mafassi/desktop/lastmodif/microblaze5.tmp/uart_axifull_v1_0_project/uart_axifull_v1_0_project.sim'. The directory might be in use by some other process.
ERROR: [Ipptcl 7-562] Cannot create project 'uart_axifull_v1_0_project'.
ERROR: [Common 17-39] 'ipx::edit_ip_in_project' failed due to earlier errors.
ipx::edit_ip_in_project -upgrade true -name uart_axifull_v1_0_project -directory C:/Users/mafassi/Desktop/lastMODIF/Microblaze5.tmp/uart_axifull_v1_0_project {c:/Users/mafassi/Desktop/13MHz_UART - Copie/Working UART at 13Mhz/ip_repo/uart_axifull_1.0/component.xml}
ERROR: [Project 1-161] Failed to remove the directory 'c:/users/mafassi/desktop/lastmodif/microblaze5.tmp/uart_axifull_v1_0_project/uart_axifull_v1_0_project.sim'. The directory might be in use by some other process.
ERROR: [Ipptcl 7-562] Cannot create project 'uart_axifull_v1_0_project'.
ERROR: [Common 17-39] 'ipx::edit_ip_in_project' failed due to earlier errors.
ipx::edit_ip_in_project -upgrade true -name uart_axifull_v1_0_project -directory C:/Users/mafassi/Desktop/lastMODIF/Microblaze5.tmp/uart_axifull_v1_0_project {c:/Users/mafassi/Desktop/13MHz_UART - Copie/Working UART at 13Mhz/ip_repo/uart_axifull_1.0/component.xml}
ERROR: [Project 1-161] Failed to remove the directory 'c:/users/mafassi/desktop/lastmodif/microblaze5.tmp/uart_axifull_v1_0_project/uart_axifull_v1_0_project.sim'. The directory might be in use by some other process.
ERROR: [Ipptcl 7-562] Cannot create project 'uart_axifull_v1_0_project'.
ERROR: [Common 17-39] 'ipx::edit_ip_in_project' failed due to earlier errors.
exit
INFO: [Common 17-206] Exiting Vivado at Wed Aug  2 11:17:54 2023...
