

================================================================
== Vitis HLS Report for 'load_input_Pipeline_image_traverse'
================================================================
* Date:           Wed May  3 22:20:13 2023

* Version:        2022.1.2 (Build 3605665 on Fri Aug  5 22:52:02 MDT 2022)
* Project:        HLS_project_apply_watermark
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
    +---------+---------+----------+----------+-------+-------+---------+
    |    31571|    31571|  0.316 ms|  0.316 ms|  31571|  31571|       no|
    +---------+---------+----------+----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                  |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |     Loop Name    |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- image_traverse  |    31569|    31569|         3|          1|          1|  31568|       yes|
        +------------------+---------+---------+----------+-----------+-----------+-------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    239|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     99|    -|
|Register         |        -|    -|     630|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|     630|    338|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |add_ln78_fu_136_p2                |         +|   0|  0|  20|          15|           1|
    |x_1_fu_162_p2                     |         +|   0|  0|  39|          32|          11|
    |x_3_fu_193_p2                     |         +|   0|  0|  39|          32|           5|
    |y_1_fu_179_p2                     |         +|   0|  0|  39|          32|           1|
    |ap_block_state2_pp0_stage0_iter1  |       and|   0|  0|   2|           1|           1|
    |icmp_ln78_fu_130_p2               |      icmp|   0|  0|  12|          15|          12|
    |icmp_ln84_fu_156_p2               |      icmp|   0|  0|  18|          32|          10|
    |ap_block_pp0_stage0_01001         |        or|   0|  0|   2|           1|           1|
    |ap_block_state3_pp0_stage0_iter2  |        or|   0|  0|   2|           1|           1|
    |x_2_fu_168_p3                     |    select|   0|  0|  32|           1|          32|
    |yStream_din                       |    select|   0|  0|  32|           1|          32|
    |ap_enable_pp0                     |       xor|   0|  0|   2|           1|           2|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0| 239|         164|         109|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2  |   9|          2|    1|          2|
    |ap_sig_allocacmp_idx_1   |   9|          2|   15|         30|
    |ap_sig_allocacmp_x_load  |   9|          2|   32|         64|
    |gmem0_blk_n_R            |   9|          2|    1|          2|
    |idx_fu_72                |   9|          2|   15|         30|
    |inStream_blk_n           |   9|          2|    1|          2|
    |xStream_blk_n            |   9|          2|    1|          2|
    |x_fu_68                  |   9|          2|   32|         64|
    |yStream_blk_n            |   9|          2|    1|          2|
    |y_fu_64                  |   9|          2|   32|         64|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  99|         22|  132|        264|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+-----+----+-----+-----------+
    |               Name               |  FF | LUT| Bits| Const Bits|
    +----------------------------------+-----+----+-----+-----------+
    |ap_CS_fsm                         |    1|   0|    1|          0|
    |ap_done_reg                       |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |    1|   0|    1|          0|
    |gmem0_addr_read_reg_238           |  512|   0|  512|          0|
    |icmp_ln78_reg_234                 |    1|   0|    1|          0|
    |icmp_ln84_reg_243                 |    1|   0|    1|          0|
    |idx_fu_72                         |   15|   0|   15|          0|
    |x_2_reg_248                       |   32|   0|   32|          0|
    |x_fu_68                           |   32|   0|   32|          0|
    |y_fu_64                           |   32|   0|   32|          0|
    +----------------------------------+-----+----+-----+-----------+
    |Total                             |  630|   0|  630|          0|
    +----------------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------+-----+-----+------------+------------------------------------+--------------+
|        RTL Ports        | Dir | Bits|  Protocol  |            Source Object           |    C Type    |
+-------------------------+-----+-----+------------+------------------------------------+--------------+
|ap_clk                   |   in|    1|  ap_ctrl_hs|  load_input_Pipeline_image_traverse|  return value|
|ap_rst                   |   in|    1|  ap_ctrl_hs|  load_input_Pipeline_image_traverse|  return value|
|ap_start                 |   in|    1|  ap_ctrl_hs|  load_input_Pipeline_image_traverse|  return value|
|ap_done                  |  out|    1|  ap_ctrl_hs|  load_input_Pipeline_image_traverse|  return value|
|ap_idle                  |  out|    1|  ap_ctrl_hs|  load_input_Pipeline_image_traverse|  return value|
|ap_ready                 |  out|    1|  ap_ctrl_hs|  load_input_Pipeline_image_traverse|  return value|
|m_axi_gmem0_AWVALID      |  out|    1|       m_axi|                               gmem0|       pointer|
|m_axi_gmem0_AWREADY      |   in|    1|       m_axi|                               gmem0|       pointer|
|m_axi_gmem0_AWADDR       |  out|   64|       m_axi|                               gmem0|       pointer|
|m_axi_gmem0_AWID         |  out|    1|       m_axi|                               gmem0|       pointer|
|m_axi_gmem0_AWLEN        |  out|   32|       m_axi|                               gmem0|       pointer|
|m_axi_gmem0_AWSIZE       |  out|    3|       m_axi|                               gmem0|       pointer|
|m_axi_gmem0_AWBURST      |  out|    2|       m_axi|                               gmem0|       pointer|
|m_axi_gmem0_AWLOCK       |  out|    2|       m_axi|                               gmem0|       pointer|
|m_axi_gmem0_AWCACHE      |  out|    4|       m_axi|                               gmem0|       pointer|
|m_axi_gmem0_AWPROT       |  out|    3|       m_axi|                               gmem0|       pointer|
|m_axi_gmem0_AWQOS        |  out|    4|       m_axi|                               gmem0|       pointer|
|m_axi_gmem0_AWREGION     |  out|    4|       m_axi|                               gmem0|       pointer|
|m_axi_gmem0_AWUSER       |  out|    1|       m_axi|                               gmem0|       pointer|
|m_axi_gmem0_WVALID       |  out|    1|       m_axi|                               gmem0|       pointer|
|m_axi_gmem0_WREADY       |   in|    1|       m_axi|                               gmem0|       pointer|
|m_axi_gmem0_WDATA        |  out|  512|       m_axi|                               gmem0|       pointer|
|m_axi_gmem0_WSTRB        |  out|   64|       m_axi|                               gmem0|       pointer|
|m_axi_gmem0_WLAST        |  out|    1|       m_axi|                               gmem0|       pointer|
|m_axi_gmem0_WID          |  out|    1|       m_axi|                               gmem0|       pointer|
|m_axi_gmem0_WUSER        |  out|    1|       m_axi|                               gmem0|       pointer|
|m_axi_gmem0_ARVALID      |  out|    1|       m_axi|                               gmem0|       pointer|
|m_axi_gmem0_ARREADY      |   in|    1|       m_axi|                               gmem0|       pointer|
|m_axi_gmem0_ARADDR       |  out|   64|       m_axi|                               gmem0|       pointer|
|m_axi_gmem0_ARID         |  out|    1|       m_axi|                               gmem0|       pointer|
|m_axi_gmem0_ARLEN        |  out|   32|       m_axi|                               gmem0|       pointer|
|m_axi_gmem0_ARSIZE       |  out|    3|       m_axi|                               gmem0|       pointer|
|m_axi_gmem0_ARBURST      |  out|    2|       m_axi|                               gmem0|       pointer|
|m_axi_gmem0_ARLOCK       |  out|    2|       m_axi|                               gmem0|       pointer|
|m_axi_gmem0_ARCACHE      |  out|    4|       m_axi|                               gmem0|       pointer|
|m_axi_gmem0_ARPROT       |  out|    3|       m_axi|                               gmem0|       pointer|
|m_axi_gmem0_ARQOS        |  out|    4|       m_axi|                               gmem0|       pointer|
|m_axi_gmem0_ARREGION     |  out|    4|       m_axi|                               gmem0|       pointer|
|m_axi_gmem0_ARUSER       |  out|    1|       m_axi|                               gmem0|       pointer|
|m_axi_gmem0_RVALID       |   in|    1|       m_axi|                               gmem0|       pointer|
|m_axi_gmem0_RREADY       |  out|    1|       m_axi|                               gmem0|       pointer|
|m_axi_gmem0_RDATA        |   in|  512|       m_axi|                               gmem0|       pointer|
|m_axi_gmem0_RLAST        |   in|    1|       m_axi|                               gmem0|       pointer|
|m_axi_gmem0_RID          |   in|    1|       m_axi|                               gmem0|       pointer|
|m_axi_gmem0_RFIFONUM     |   in|    9|       m_axi|                               gmem0|       pointer|
|m_axi_gmem0_RUSER        |   in|    1|       m_axi|                               gmem0|       pointer|
|m_axi_gmem0_RRESP        |   in|    2|       m_axi|                               gmem0|       pointer|
|m_axi_gmem0_BVALID       |   in|    1|       m_axi|                               gmem0|       pointer|
|m_axi_gmem0_BREADY       |  out|    1|       m_axi|                               gmem0|       pointer|
|m_axi_gmem0_BRESP        |   in|    2|       m_axi|                               gmem0|       pointer|
|m_axi_gmem0_BID          |   in|    1|       m_axi|                               gmem0|       pointer|
|m_axi_gmem0_BUSER        |   in|    1|       m_axi|                               gmem0|       pointer|
|inStream_din             |  out|  512|     ap_fifo|                            inStream|       pointer|
|inStream_num_data_valid  |   in|    2|     ap_fifo|                            inStream|       pointer|
|inStream_fifo_cap        |   in|    2|     ap_fifo|                            inStream|       pointer|
|inStream_full_n          |   in|    1|     ap_fifo|                            inStream|       pointer|
|inStream_write           |  out|    1|     ap_fifo|                            inStream|       pointer|
|xStream_din              |  out|   32|     ap_fifo|                             xStream|       pointer|
|xStream_num_data_valid   |   in|    2|     ap_fifo|                             xStream|       pointer|
|xStream_fifo_cap         |   in|    2|     ap_fifo|                             xStream|       pointer|
|xStream_full_n           |   in|    1|     ap_fifo|                             xStream|       pointer|
|xStream_write            |  out|    1|     ap_fifo|                             xStream|       pointer|
|yStream_din              |  out|   32|     ap_fifo|                             yStream|       pointer|
|yStream_num_data_valid   |   in|    2|     ap_fifo|                             yStream|       pointer|
|yStream_fifo_cap         |   in|    2|     ap_fifo|                             yStream|       pointer|
|yStream_full_n           |   in|    1|     ap_fifo|                             yStream|       pointer|
|yStream_write            |  out|    1|     ap_fifo|                             yStream|       pointer|
|sext_ln78                |   in|   58|     ap_none|                           sext_ln78|        scalar|
+-------------------------+-----+-----+------------+------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.90>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%y = alloca i32 1"   --->   Operation 6 'alloca' 'y' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%x = alloca i32 1"   --->   Operation 7 'alloca' 'x' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%idx = alloca i32 1"   --->   Operation 8 'alloca' 'idx' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%sext_ln78_read = read i58 @_ssdm_op_Read.ap_auto.i58, i58 %sext_ln78"   --->   Operation 9 'read' 'sext_ln78_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%sext_ln78_cast = sext i58 %sext_ln78_read"   --->   Operation 10 'sext' 'sext_ln78_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %gmem0, void @empty_10, i32 0, i32 0, void @empty_13, i32 64, i32 31568, void @empty_1, void @empty_11, void @empty_13, i32 16, i32 16, i32 16, i32 16, void @empty_13, void @empty_13, i32 4294967295, i32 0"   --->   Operation 11 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %yStream, void @empty_5, i32 0, i32 0, void @empty_13, i32 0, i32 0, void @empty_13, void @empty_13, void @empty_13, i32 0, i32 0, i32 0, i32 0, void @empty_13, void @empty_13, i32 4294967295, i32 0"   --->   Operation 12 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %xStream, void @empty_5, i32 0, i32 0, void @empty_13, i32 0, i32 0, void @empty_13, void @empty_13, void @empty_13, i32 0, i32 0, i32 0, i32 0, void @empty_13, void @empty_13, i32 4294967295, i32 0"   --->   Operation 13 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %inStream, void @empty_5, i32 0, i32 0, void @empty_13, i32 0, i32 0, void @empty_13, void @empty_13, void @empty_13, i32 0, i32 0, i32 0, i32 0, void @empty_13, void @empty_13, i32 4294967295, i32 0"   --->   Operation 14 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (1.58ns)   --->   "%store_ln0 = store i15 0, i15 %idx"   --->   Operation 15 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 16 [1/1] (1.58ns)   --->   "%store_ln0 = store i32 0, i32 %x"   --->   Operation 16 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 17 [1/1] (1.58ns)   --->   "%store_ln0 = store i32 0, i32 %y"   --->   Operation 17 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body.i"   --->   Operation 18 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%idx_1 = load i15 %idx" [Vitis_Accel_Examples/cpp_kernels/critical_path/src/apply_watermark.cpp:78]   --->   Operation 19 'load' 'idx_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (2.31ns)   --->   "%icmp_ln78 = icmp_eq  i15 %idx_1, i15 31568" [Vitis_Accel_Examples/cpp_kernels/critical_path/src/apply_watermark.cpp:78]   --->   Operation 20 'icmp' 'icmp_ln78' <Predicate = true> <Delay = 2.31> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.31> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 21 [1/1] (1.94ns)   --->   "%add_ln78 = add i15 %idx_1, i15 1" [Vitis_Accel_Examples/cpp_kernels/critical_path/src/apply_watermark.cpp:78]   --->   Operation 21 'add' 'add_ln78' <Predicate = true> <Delay = 1.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%br_ln78 = br i1 %icmp_ln78, void %for.body.split.i, void %load_input.exit.exitStub" [Vitis_Accel_Examples/cpp_kernels/critical_path/src/apply_watermark.cpp:78]   --->   Operation 22 'br' 'br_ln78' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (1.58ns)   --->   "%store_ln78 = store i15 %add_ln78, i15 %idx" [Vitis_Accel_Examples/cpp_kernels/critical_path/src/apply_watermark.cpp:78]   --->   Operation 23 'store' 'store_ln78' <Predicate = (!icmp_ln78)> <Delay = 1.58>

State 2 <SV = 1> <Delay = 7.30>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%gmem0_addr = getelementptr i512 %gmem0, i64 %sext_ln78_cast" [Vitis_Accel_Examples/cpp_kernels/critical_path/src/apply_watermark.cpp:78]   --->   Operation 24 'getelementptr' 'gmem0_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 25 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%x_load = load i32 %x" [Vitis_Accel_Examples/cpp_kernels/critical_path/src/apply_watermark.cpp:85]   --->   Operation 26 'load' 'x_load' <Predicate = (!icmp_ln78)> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (7.30ns)   --->   "%gmem0_addr_read = read i512 @_ssdm_op_Read.m_axi.p1i512, i64 %gmem0_addr" [/tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 27 'read' 'gmem0_addr_read' <Predicate = (!icmp_ln78)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_2 : Operation 28 [1/1] (2.47ns)   --->   "%icmp_ln84 = icmp_ugt  i32 %x_load, i32 919" [Vitis_Accel_Examples/cpp_kernels/critical_path/src/apply_watermark.cpp:84]   --->   Operation 28 'icmp' 'icmp_ln84' <Predicate = (!icmp_ln78)> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 29 [1/1] (2.55ns)   --->   "%x_1 = add i32 %x_load, i32 4294966376" [Vitis_Accel_Examples/cpp_kernels/critical_path/src/apply_watermark.cpp:85]   --->   Operation 29 'add' 'x_1' <Predicate = (!icmp_ln78)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 30 [1/1] (0.69ns)   --->   "%x_2 = select i1 %icmp_ln84, i32 %x_1, i32 %x_load" [Vitis_Accel_Examples/cpp_kernels/critical_path/src/apply_watermark.cpp:84]   --->   Operation 30 'select' 'x_2' <Predicate = (!icmp_ln78)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 43 'ret' 'ret_ln0' <Predicate = (icmp_ln78)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 6.88>
ST_3 : Operation 31 [1/1] (0.00ns)   --->   "%y_load = load i32 %y" [Vitis_Accel_Examples/cpp_kernels/critical_path/src/apply_watermark.cpp:86]   --->   Operation 31 'load' 'y_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "%speclooptripcount_ln79 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 31568, i64 31568, i64 31568" [Vitis_Accel_Examples/cpp_kernels/critical_path/src/apply_watermark.cpp:79]   --->   Operation 32 'speclooptripcount' 'speclooptripcount_ln79' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "%specloopname_ln78 = specloopname void @_ssdm_op_SpecLoopName, void @empty_7" [Vitis_Accel_Examples/cpp_kernels/critical_path/src/apply_watermark.cpp:78]   --->   Operation 33 'specloopname' 'specloopname_ln78' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 34 [1/1] (3.63ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i512P0A, i512 %inStream, i512 %gmem0_addr_read" [/tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 34 'write' 'write_ln174' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 2> <FIFO>
ST_3 : Operation 35 [1/1] (2.55ns)   --->   "%y_1 = add i32 %y_load, i32 1" [Vitis_Accel_Examples/cpp_kernels/critical_path/src/apply_watermark.cpp:86]   --->   Operation 35 'add' 'y_1' <Predicate = (icmp_ln84)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 36 [1/1] (0.69ns)   --->   "%y_2 = select i1 %icmp_ln84, i32 %y_1, i32 %y_load" [Vitis_Accel_Examples/cpp_kernels/critical_path/src/apply_watermark.cpp:84]   --->   Operation 36 'select' 'y_2' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 37 [1/1] (3.63ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %xStream, i32 %x_2" [/tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 37 'write' 'write_ln174' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_3 : Operation 38 [1/1] (3.63ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %yStream, i32 %y_2" [/tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 38 'write' 'write_ln174' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_3 : Operation 39 [1/1] (2.55ns)   --->   "%x_3 = add i32 %x_2, i32 16" [Vitis_Accel_Examples/cpp_kernels/critical_path/src/apply_watermark.cpp:91]   --->   Operation 39 'add' 'x_3' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 40 [1/1] (1.58ns)   --->   "%store_ln78 = store i32 %x_3, i32 %x" [Vitis_Accel_Examples/cpp_kernels/critical_path/src/apply_watermark.cpp:78]   --->   Operation 40 'store' 'store_ln78' <Predicate = true> <Delay = 1.58>
ST_3 : Operation 41 [1/1] (1.58ns)   --->   "%store_ln78 = store i32 %y_2, i32 %y" [Vitis_Accel_Examples/cpp_kernels/critical_path/src/apply_watermark.cpp:78]   --->   Operation 41 'store' 'store_ln78' <Predicate = true> <Delay = 1.58>
ST_3 : Operation 42 [1/1] (0.00ns)   --->   "%br_ln78 = br void %for.body.i" [Vitis_Accel_Examples/cpp_kernels/critical_path/src/apply_watermark.cpp:78]   --->   Operation 42 'br' 'br_ln78' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ gmem0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ sext_ln78]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ inStream]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ xStream]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ yStream]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
y                      (alloca           ) [ 0111]
x                      (alloca           ) [ 0111]
idx                    (alloca           ) [ 0100]
sext_ln78_read         (read             ) [ 0000]
sext_ln78_cast         (sext             ) [ 0110]
specinterface_ln0      (specinterface    ) [ 0000]
specinterface_ln0      (specinterface    ) [ 0000]
specinterface_ln0      (specinterface    ) [ 0000]
specinterface_ln0      (specinterface    ) [ 0000]
store_ln0              (store            ) [ 0000]
store_ln0              (store            ) [ 0000]
store_ln0              (store            ) [ 0000]
br_ln0                 (br               ) [ 0000]
idx_1                  (load             ) [ 0000]
icmp_ln78              (icmp             ) [ 0110]
add_ln78               (add              ) [ 0000]
br_ln78                (br               ) [ 0000]
store_ln78             (store            ) [ 0000]
gmem0_addr             (getelementptr    ) [ 0000]
specpipeline_ln0       (specpipeline     ) [ 0000]
x_load                 (load             ) [ 0000]
gmem0_addr_read        (read             ) [ 0101]
icmp_ln84              (icmp             ) [ 0101]
x_1                    (add              ) [ 0000]
x_2                    (select           ) [ 0101]
y_load                 (load             ) [ 0000]
speclooptripcount_ln79 (speclooptripcount) [ 0000]
specloopname_ln78      (specloopname     ) [ 0000]
write_ln174            (write            ) [ 0000]
y_1                    (add              ) [ 0000]
y_2                    (select           ) [ 0000]
write_ln174            (write            ) [ 0000]
write_ln174            (write            ) [ 0000]
x_3                    (add              ) [ 0000]
store_ln78             (store            ) [ 0000]
store_ln78             (store            ) [ 0000]
br_ln78                (br               ) [ 0000]
ret_ln0                (ret              ) [ 0000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="gmem0">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem0"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="sext_ln78">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sext_ln78"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="inStream">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="inStream"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="xStream">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="xStream"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="yStream">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="yStream"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i58"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_10"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_13"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_11"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_5"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.m_axi.p1i512"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_7"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i512P0A"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i32P0A"/></StgValue>
</bind>
</comp>

<comp id="64" class="1004" name="y_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="1" slack="0"/>
<pin id="66" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="y/1 "/>
</bind>
</comp>

<comp id="68" class="1004" name="x_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="1" slack="0"/>
<pin id="70" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="x/1 "/>
</bind>
</comp>

<comp id="72" class="1004" name="idx_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="1" slack="0"/>
<pin id="74" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="idx/1 "/>
</bind>
</comp>

<comp id="76" class="1004" name="sext_ln78_read_read_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="58" slack="0"/>
<pin id="78" dir="0" index="1" bw="58" slack="0"/>
<pin id="79" dir="1" index="2" bw="58" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="sext_ln78_read/1 "/>
</bind>
</comp>

<comp id="82" class="1004" name="gmem0_addr_read_read_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="512" slack="0"/>
<pin id="84" dir="0" index="1" bw="512" slack="0"/>
<pin id="85" dir="1" index="2" bw="512" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="gmem0_addr_read/2 "/>
</bind>
</comp>

<comp id="87" class="1004" name="write_ln174_write_fu_87">
<pin_list>
<pin id="88" dir="0" index="0" bw="0" slack="0"/>
<pin id="89" dir="0" index="1" bw="512" slack="0"/>
<pin id="90" dir="0" index="2" bw="512" slack="1"/>
<pin id="91" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln174/3 "/>
</bind>
</comp>

<comp id="94" class="1004" name="write_ln174_write_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="0" slack="0"/>
<pin id="96" dir="0" index="1" bw="32" slack="0"/>
<pin id="97" dir="0" index="2" bw="32" slack="1"/>
<pin id="98" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln174/3 "/>
</bind>
</comp>

<comp id="101" class="1004" name="write_ln174_write_fu_101">
<pin_list>
<pin id="102" dir="0" index="0" bw="0" slack="0"/>
<pin id="103" dir="0" index="1" bw="32" slack="0"/>
<pin id="104" dir="0" index="2" bw="32" slack="0"/>
<pin id="105" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln174/3 "/>
</bind>
</comp>

<comp id="108" class="1004" name="sext_ln78_cast_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="58" slack="0"/>
<pin id="110" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln78_cast/1 "/>
</bind>
</comp>

<comp id="112" class="1004" name="store_ln0_store_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="1" slack="0"/>
<pin id="114" dir="0" index="1" bw="15" slack="0"/>
<pin id="115" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="117" class="1004" name="store_ln0_store_fu_117">
<pin_list>
<pin id="118" dir="0" index="0" bw="1" slack="0"/>
<pin id="119" dir="0" index="1" bw="32" slack="0"/>
<pin id="120" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="122" class="1004" name="store_ln0_store_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="1" slack="0"/>
<pin id="124" dir="0" index="1" bw="32" slack="0"/>
<pin id="125" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="127" class="1004" name="idx_1_load_fu_127">
<pin_list>
<pin id="128" dir="0" index="0" bw="15" slack="0"/>
<pin id="129" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="idx_1/1 "/>
</bind>
</comp>

<comp id="130" class="1004" name="icmp_ln78_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="15" slack="0"/>
<pin id="132" dir="0" index="1" bw="15" slack="0"/>
<pin id="133" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln78/1 "/>
</bind>
</comp>

<comp id="136" class="1004" name="add_ln78_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="15" slack="0"/>
<pin id="138" dir="0" index="1" bw="1" slack="0"/>
<pin id="139" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln78/1 "/>
</bind>
</comp>

<comp id="142" class="1004" name="store_ln78_store_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="15" slack="0"/>
<pin id="144" dir="0" index="1" bw="15" slack="0"/>
<pin id="145" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln78/1 "/>
</bind>
</comp>

<comp id="147" class="1004" name="gmem0_addr_fu_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="64" slack="0"/>
<pin id="149" dir="0" index="1" bw="64" slack="1"/>
<pin id="150" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem0_addr/2 "/>
</bind>
</comp>

<comp id="153" class="1004" name="x_load_load_fu_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="32" slack="1"/>
<pin id="155" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="x_load/2 "/>
</bind>
</comp>

<comp id="156" class="1004" name="icmp_ln84_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="32" slack="0"/>
<pin id="158" dir="0" index="1" bw="32" slack="0"/>
<pin id="159" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln84/2 "/>
</bind>
</comp>

<comp id="162" class="1004" name="x_1_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="32" slack="0"/>
<pin id="164" dir="0" index="1" bw="11" slack="0"/>
<pin id="165" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="x_1/2 "/>
</bind>
</comp>

<comp id="168" class="1004" name="x_2_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="1" slack="0"/>
<pin id="170" dir="0" index="1" bw="32" slack="0"/>
<pin id="171" dir="0" index="2" bw="32" slack="0"/>
<pin id="172" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="x_2/2 "/>
</bind>
</comp>

<comp id="176" class="1004" name="y_load_load_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="32" slack="2"/>
<pin id="178" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="y_load/3 "/>
</bind>
</comp>

<comp id="179" class="1004" name="y_1_fu_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="32" slack="0"/>
<pin id="181" dir="0" index="1" bw="1" slack="0"/>
<pin id="182" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="y_1/3 "/>
</bind>
</comp>

<comp id="185" class="1004" name="y_2_fu_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="1" slack="1"/>
<pin id="187" dir="0" index="1" bw="32" slack="0"/>
<pin id="188" dir="0" index="2" bw="32" slack="0"/>
<pin id="189" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="y_2/3 "/>
</bind>
</comp>

<comp id="193" class="1004" name="x_3_fu_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="32" slack="1"/>
<pin id="195" dir="0" index="1" bw="6" slack="0"/>
<pin id="196" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="x_3/3 "/>
</bind>
</comp>

<comp id="198" class="1004" name="store_ln78_store_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="32" slack="0"/>
<pin id="200" dir="0" index="1" bw="32" slack="2"/>
<pin id="201" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln78/3 "/>
</bind>
</comp>

<comp id="203" class="1004" name="store_ln78_store_fu_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="32" slack="0"/>
<pin id="205" dir="0" index="1" bw="32" slack="2"/>
<pin id="206" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln78/3 "/>
</bind>
</comp>

<comp id="208" class="1005" name="y_reg_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="32" slack="0"/>
<pin id="210" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="y "/>
</bind>
</comp>

<comp id="215" class="1005" name="x_reg_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="32" slack="0"/>
<pin id="217" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="x "/>
</bind>
</comp>

<comp id="222" class="1005" name="idx_reg_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="15" slack="0"/>
<pin id="224" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opset="idx "/>
</bind>
</comp>

<comp id="229" class="1005" name="sext_ln78_cast_reg_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="64" slack="1"/>
<pin id="231" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln78_cast "/>
</bind>
</comp>

<comp id="234" class="1005" name="icmp_ln78_reg_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="1" slack="1"/>
<pin id="236" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln78 "/>
</bind>
</comp>

<comp id="238" class="1005" name="gmem0_addr_read_reg_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="512" slack="1"/>
<pin id="240" dir="1" index="1" bw="512" slack="1"/>
</pin_list>
<bind>
<opset="gmem0_addr_read "/>
</bind>
</comp>

<comp id="243" class="1005" name="icmp_ln84_reg_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="1" slack="1"/>
<pin id="245" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln84 "/>
</bind>
</comp>

<comp id="248" class="1005" name="x_2_reg_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="32" slack="1"/>
<pin id="250" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="x_2 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="67"><net_src comp="10" pin="0"/><net_sink comp="64" pin=0"/></net>

<net id="71"><net_src comp="10" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="75"><net_src comp="10" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="80"><net_src comp="12" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="81"><net_src comp="2" pin="0"/><net_sink comp="76" pin=1"/></net>

<net id="86"><net_src comp="46" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="92"><net_src comp="60" pin="0"/><net_sink comp="87" pin=0"/></net>

<net id="93"><net_src comp="4" pin="0"/><net_sink comp="87" pin=1"/></net>

<net id="99"><net_src comp="62" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="100"><net_src comp="6" pin="0"/><net_sink comp="94" pin=1"/></net>

<net id="106"><net_src comp="62" pin="0"/><net_sink comp="101" pin=0"/></net>

<net id="107"><net_src comp="8" pin="0"/><net_sink comp="101" pin=1"/></net>

<net id="111"><net_src comp="76" pin="2"/><net_sink comp="108" pin=0"/></net>

<net id="116"><net_src comp="36" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="121"><net_src comp="18" pin="0"/><net_sink comp="117" pin=0"/></net>

<net id="126"><net_src comp="18" pin="0"/><net_sink comp="122" pin=0"/></net>

<net id="134"><net_src comp="127" pin="1"/><net_sink comp="130" pin=0"/></net>

<net id="135"><net_src comp="38" pin="0"/><net_sink comp="130" pin=1"/></net>

<net id="140"><net_src comp="127" pin="1"/><net_sink comp="136" pin=0"/></net>

<net id="141"><net_src comp="40" pin="0"/><net_sink comp="136" pin=1"/></net>

<net id="146"><net_src comp="136" pin="2"/><net_sink comp="142" pin=0"/></net>

<net id="151"><net_src comp="0" pin="0"/><net_sink comp="147" pin=0"/></net>

<net id="152"><net_src comp="147" pin="2"/><net_sink comp="82" pin=1"/></net>

<net id="160"><net_src comp="153" pin="1"/><net_sink comp="156" pin=0"/></net>

<net id="161"><net_src comp="48" pin="0"/><net_sink comp="156" pin=1"/></net>

<net id="166"><net_src comp="153" pin="1"/><net_sink comp="162" pin=0"/></net>

<net id="167"><net_src comp="50" pin="0"/><net_sink comp="162" pin=1"/></net>

<net id="173"><net_src comp="156" pin="2"/><net_sink comp="168" pin=0"/></net>

<net id="174"><net_src comp="162" pin="2"/><net_sink comp="168" pin=1"/></net>

<net id="175"><net_src comp="153" pin="1"/><net_sink comp="168" pin=2"/></net>

<net id="183"><net_src comp="176" pin="1"/><net_sink comp="179" pin=0"/></net>

<net id="184"><net_src comp="10" pin="0"/><net_sink comp="179" pin=1"/></net>

<net id="190"><net_src comp="179" pin="2"/><net_sink comp="185" pin=1"/></net>

<net id="191"><net_src comp="176" pin="1"/><net_sink comp="185" pin=2"/></net>

<net id="192"><net_src comp="185" pin="3"/><net_sink comp="101" pin=2"/></net>

<net id="197"><net_src comp="30" pin="0"/><net_sink comp="193" pin=1"/></net>

<net id="202"><net_src comp="193" pin="2"/><net_sink comp="198" pin=0"/></net>

<net id="207"><net_src comp="185" pin="3"/><net_sink comp="203" pin=0"/></net>

<net id="211"><net_src comp="64" pin="1"/><net_sink comp="208" pin=0"/></net>

<net id="212"><net_src comp="208" pin="1"/><net_sink comp="122" pin=1"/></net>

<net id="213"><net_src comp="208" pin="1"/><net_sink comp="176" pin=0"/></net>

<net id="214"><net_src comp="208" pin="1"/><net_sink comp="203" pin=1"/></net>

<net id="218"><net_src comp="68" pin="1"/><net_sink comp="215" pin=0"/></net>

<net id="219"><net_src comp="215" pin="1"/><net_sink comp="117" pin=1"/></net>

<net id="220"><net_src comp="215" pin="1"/><net_sink comp="153" pin=0"/></net>

<net id="221"><net_src comp="215" pin="1"/><net_sink comp="198" pin=1"/></net>

<net id="225"><net_src comp="72" pin="1"/><net_sink comp="222" pin=0"/></net>

<net id="226"><net_src comp="222" pin="1"/><net_sink comp="112" pin=1"/></net>

<net id="227"><net_src comp="222" pin="1"/><net_sink comp="127" pin=0"/></net>

<net id="228"><net_src comp="222" pin="1"/><net_sink comp="142" pin=1"/></net>

<net id="232"><net_src comp="108" pin="1"/><net_sink comp="229" pin=0"/></net>

<net id="233"><net_src comp="229" pin="1"/><net_sink comp="147" pin=1"/></net>

<net id="237"><net_src comp="130" pin="2"/><net_sink comp="234" pin=0"/></net>

<net id="241"><net_src comp="82" pin="2"/><net_sink comp="238" pin=0"/></net>

<net id="242"><net_src comp="238" pin="1"/><net_sink comp="87" pin=2"/></net>

<net id="246"><net_src comp="156" pin="2"/><net_sink comp="243" pin=0"/></net>

<net id="247"><net_src comp="243" pin="1"/><net_sink comp="185" pin=0"/></net>

<net id="251"><net_src comp="168" pin="3"/><net_sink comp="248" pin=0"/></net>

<net id="252"><net_src comp="248" pin="1"/><net_sink comp="94" pin=2"/></net>

<net id="253"><net_src comp="248" pin="1"/><net_sink comp="193" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: gmem0 | {}
	Port: inStream | {3 }
	Port: xStream | {3 }
	Port: yStream | {3 }
 - Input state : 
	Port: load_input_Pipeline_image_traverse : gmem0 | {2 }
	Port: load_input_Pipeline_image_traverse : sext_ln78 | {1 }
	Port: load_input_Pipeline_image_traverse : inStream | {}
	Port: load_input_Pipeline_image_traverse : xStream | {}
	Port: load_input_Pipeline_image_traverse : yStream | {}
  - Chain level:
	State 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
		idx_1 : 1
		icmp_ln78 : 2
		add_ln78 : 2
		br_ln78 : 3
		store_ln78 : 3
	State 2
		gmem0_addr_read : 1
		icmp_ln84 : 1
		x_1 : 1
		x_2 : 2
	State 3
		y_1 : 1
		y_2 : 2
		write_ln174 : 3
		store_ln78 : 1
		store_ln78 : 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------|---------|---------|
| Operation|       Functional Unit      |    FF   |   LUT   |
|----------|----------------------------|---------|---------|
|          |       add_ln78_fu_136      |    0    |    20   |
|    add   |         x_1_fu_162         |    0    |    39   |
|          |         y_1_fu_179         |    0    |    39   |
|          |         x_3_fu_193         |    0    |    39   |
|----------|----------------------------|---------|---------|
|  select  |         x_2_fu_168         |    0    |    32   |
|          |         y_2_fu_185         |    0    |    32   |
|----------|----------------------------|---------|---------|
|   icmp   |      icmp_ln78_fu_130      |    0    |    12   |
|          |      icmp_ln84_fu_156      |    0    |    18   |
|----------|----------------------------|---------|---------|
|   read   |  sext_ln78_read_read_fu_76 |    0    |    0    |
|          | gmem0_addr_read_read_fu_82 |    0    |    0    |
|----------|----------------------------|---------|---------|
|          |   write_ln174_write_fu_87  |    0    |    0    |
|   write  |   write_ln174_write_fu_94  |    0    |    0    |
|          |  write_ln174_write_fu_101  |    0    |    0    |
|----------|----------------------------|---------|---------|
|   sext   |    sext_ln78_cast_fu_108   |    0    |    0    |
|----------|----------------------------|---------|---------|
|   Total  |                            |    0    |   231   |
|----------|----------------------------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------+--------+
|                       |   FF   |
+-----------------------+--------+
|gmem0_addr_read_reg_238|   512  |
|   icmp_ln78_reg_234   |    1   |
|   icmp_ln84_reg_243   |    1   |
|      idx_reg_222      |   15   |
| sext_ln78_cast_reg_229|   64   |
|      x_2_reg_248      |   32   |
|       x_reg_215       |   32   |
|       y_reg_208       |   32   |
+-----------------------+--------+
|         Total         |   689  |
+-----------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   231  |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |   689  |    -   |
+-----------+--------+--------+
|   Total   |   689  |   231  |
+-----------+--------+--------+
