--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 3
-n 3 -fastpaths -xml TopLevel.twx TopLevel.ncd -o TopLevel.twr TopLevel.pcf
-ucf Nexys4_Master.ucf

Design file:              TopLevel.ncd
Physical constraint file: TopLevel.pcf
Device,package,speed:     xc7a100t,csg324,C,-3 (PRODUCTION 1.10 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 3100 paths analyzed, 258 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   4.772ns.
--------------------------------------------------------------------------------

Paths for end point decoder/dout0_0 (SLICE_X60Y140.SR), 126 paths
--------------------------------------------------------------------------------
Slack (setup path):     5.228ns (requirement - (data path - clock path skew + uncertainty))
  Source:               radd_0 (FF)
  Destination:          decoder/dout0_0 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.721ns (Levels of Logic = 3)
  Clock Path Skew:      -0.016ns (0.111 - 0.127)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: radd_0 to decoder/dout0_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X60Y131.AQ     Tcko                  0.393   radd<3>
                                                       radd_0
    SLICE_X58Y125.A1     net (fanout=19)       1.212   radd<0>
    SLICE_X58Y125.AMUX   Tilo                  0.375   N25
                                                       ram/Mram_my_ram8/DP.HIGH
                                                       ram/Mram_my_ram8/F7.DP
    SLICE_X59Y128.C4     net (fanout=1)        0.507   N25
    SLICE_X59Y128.CMUX   Tilo                  0.415   ram_out
                                                       inst_LPM_MUX_3
                                                       inst_LPM_MUX_2_f7
    SLICE_X63Y141.A5     net (fanout=10)       0.833   ram_out
    SLICE_X63Y141.A      Tilo                  0.097   decoder/temp_add<4>
                                                       decoder/_n00521
    SLICE_X60Y140.SR     net (fanout=3)        0.516   decoder/_n0052
    SLICE_X60Y140.CLK    Tsrck                 0.373   decoder/dout0<2>
                                                       decoder/dout0_0
    -------------------------------------------------  ---------------------------
    Total                                      4.721ns (1.653ns logic, 3.068ns route)
                                                       (35.0% logic, 65.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.241ns (requirement - (data path - clock path skew + uncertainty))
  Source:               radd_0 (FF)
  Destination:          decoder/dout0_0 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.708ns (Levels of Logic = 3)
  Clock Path Skew:      -0.016ns (0.111 - 0.127)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: radd_0 to decoder/dout0_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X60Y131.AQ     Tcko                  0.393   radd<3>
                                                       radd_0
    SLICE_X58Y125.B1     net (fanout=19)       1.203   radd<0>
    SLICE_X58Y125.AMUX   Topba                 0.371   N25
                                                       ram/Mram_my_ram8/DP.LOW
                                                       ram/Mram_my_ram8/F7.DP
    SLICE_X59Y128.C4     net (fanout=1)        0.507   N25
    SLICE_X59Y128.CMUX   Tilo                  0.415   ram_out
                                                       inst_LPM_MUX_3
                                                       inst_LPM_MUX_2_f7
    SLICE_X63Y141.A5     net (fanout=10)       0.833   ram_out
    SLICE_X63Y141.A      Tilo                  0.097   decoder/temp_add<4>
                                                       decoder/_n00521
    SLICE_X60Y140.SR     net (fanout=3)        0.516   decoder/_n0052
    SLICE_X60Y140.CLK    Tsrck                 0.373   decoder/dout0<2>
                                                       decoder/dout0_0
    -------------------------------------------------  ---------------------------
    Total                                      4.708ns (1.649ns logic, 3.059ns route)
                                                       (35.0% logic, 65.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.280ns (requirement - (data path - clock path skew + uncertainty))
  Source:               radd_2 (FF)
  Destination:          decoder/dout0_0 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.669ns (Levels of Logic = 3)
  Clock Path Skew:      -0.016ns (0.111 - 0.127)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: radd_2 to decoder/dout0_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X60Y131.CQ     Tcko                  0.393   radd<3>
                                                       radd_2
    SLICE_X58Y125.A3     net (fanout=19)       1.160   radd<2>
    SLICE_X58Y125.AMUX   Tilo                  0.375   N25
                                                       ram/Mram_my_ram8/DP.HIGH
                                                       ram/Mram_my_ram8/F7.DP
    SLICE_X59Y128.C4     net (fanout=1)        0.507   N25
    SLICE_X59Y128.CMUX   Tilo                  0.415   ram_out
                                                       inst_LPM_MUX_3
                                                       inst_LPM_MUX_2_f7
    SLICE_X63Y141.A5     net (fanout=10)       0.833   ram_out
    SLICE_X63Y141.A      Tilo                  0.097   decoder/temp_add<4>
                                                       decoder/_n00521
    SLICE_X60Y140.SR     net (fanout=3)        0.516   decoder/_n0052
    SLICE_X60Y140.CLK    Tsrck                 0.373   decoder/dout0<2>
                                                       decoder/dout0_0
    -------------------------------------------------  ---------------------------
    Total                                      4.669ns (1.653ns logic, 3.016ns route)
                                                       (35.4% logic, 64.6% route)

--------------------------------------------------------------------------------

Paths for end point decoder/dout0_1 (SLICE_X60Y140.SR), 126 paths
--------------------------------------------------------------------------------
Slack (setup path):     5.228ns (requirement - (data path - clock path skew + uncertainty))
  Source:               radd_0 (FF)
  Destination:          decoder/dout0_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.721ns (Levels of Logic = 3)
  Clock Path Skew:      -0.016ns (0.111 - 0.127)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: radd_0 to decoder/dout0_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X60Y131.AQ     Tcko                  0.393   radd<3>
                                                       radd_0
    SLICE_X58Y125.A1     net (fanout=19)       1.212   radd<0>
    SLICE_X58Y125.AMUX   Tilo                  0.375   N25
                                                       ram/Mram_my_ram8/DP.HIGH
                                                       ram/Mram_my_ram8/F7.DP
    SLICE_X59Y128.C4     net (fanout=1)        0.507   N25
    SLICE_X59Y128.CMUX   Tilo                  0.415   ram_out
                                                       inst_LPM_MUX_3
                                                       inst_LPM_MUX_2_f7
    SLICE_X63Y141.A5     net (fanout=10)       0.833   ram_out
    SLICE_X63Y141.A      Tilo                  0.097   decoder/temp_add<4>
                                                       decoder/_n00521
    SLICE_X60Y140.SR     net (fanout=3)        0.516   decoder/_n0052
    SLICE_X60Y140.CLK    Tsrck                 0.373   decoder/dout0<2>
                                                       decoder/dout0_1
    -------------------------------------------------  ---------------------------
    Total                                      4.721ns (1.653ns logic, 3.068ns route)
                                                       (35.0% logic, 65.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.241ns (requirement - (data path - clock path skew + uncertainty))
  Source:               radd_0 (FF)
  Destination:          decoder/dout0_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.708ns (Levels of Logic = 3)
  Clock Path Skew:      -0.016ns (0.111 - 0.127)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: radd_0 to decoder/dout0_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X60Y131.AQ     Tcko                  0.393   radd<3>
                                                       radd_0
    SLICE_X58Y125.B1     net (fanout=19)       1.203   radd<0>
    SLICE_X58Y125.AMUX   Topba                 0.371   N25
                                                       ram/Mram_my_ram8/DP.LOW
                                                       ram/Mram_my_ram8/F7.DP
    SLICE_X59Y128.C4     net (fanout=1)        0.507   N25
    SLICE_X59Y128.CMUX   Tilo                  0.415   ram_out
                                                       inst_LPM_MUX_3
                                                       inst_LPM_MUX_2_f7
    SLICE_X63Y141.A5     net (fanout=10)       0.833   ram_out
    SLICE_X63Y141.A      Tilo                  0.097   decoder/temp_add<4>
                                                       decoder/_n00521
    SLICE_X60Y140.SR     net (fanout=3)        0.516   decoder/_n0052
    SLICE_X60Y140.CLK    Tsrck                 0.373   decoder/dout0<2>
                                                       decoder/dout0_1
    -------------------------------------------------  ---------------------------
    Total                                      4.708ns (1.649ns logic, 3.059ns route)
                                                       (35.0% logic, 65.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.280ns (requirement - (data path - clock path skew + uncertainty))
  Source:               radd_2 (FF)
  Destination:          decoder/dout0_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.669ns (Levels of Logic = 3)
  Clock Path Skew:      -0.016ns (0.111 - 0.127)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: radd_2 to decoder/dout0_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X60Y131.CQ     Tcko                  0.393   radd<3>
                                                       radd_2
    SLICE_X58Y125.A3     net (fanout=19)       1.160   radd<2>
    SLICE_X58Y125.AMUX   Tilo                  0.375   N25
                                                       ram/Mram_my_ram8/DP.HIGH
                                                       ram/Mram_my_ram8/F7.DP
    SLICE_X59Y128.C4     net (fanout=1)        0.507   N25
    SLICE_X59Y128.CMUX   Tilo                  0.415   ram_out
                                                       inst_LPM_MUX_3
                                                       inst_LPM_MUX_2_f7
    SLICE_X63Y141.A5     net (fanout=10)       0.833   ram_out
    SLICE_X63Y141.A      Tilo                  0.097   decoder/temp_add<4>
                                                       decoder/_n00521
    SLICE_X60Y140.SR     net (fanout=3)        0.516   decoder/_n0052
    SLICE_X60Y140.CLK    Tsrck                 0.373   decoder/dout0<2>
                                                       decoder/dout0_1
    -------------------------------------------------  ---------------------------
    Total                                      4.669ns (1.653ns logic, 3.016ns route)
                                                       (35.4% logic, 64.6% route)

--------------------------------------------------------------------------------

Paths for end point decoder/dout0_2 (SLICE_X60Y140.SR), 126 paths
--------------------------------------------------------------------------------
Slack (setup path):     5.228ns (requirement - (data path - clock path skew + uncertainty))
  Source:               radd_0 (FF)
  Destination:          decoder/dout0_2 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.721ns (Levels of Logic = 3)
  Clock Path Skew:      -0.016ns (0.111 - 0.127)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: radd_0 to decoder/dout0_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X60Y131.AQ     Tcko                  0.393   radd<3>
                                                       radd_0
    SLICE_X58Y125.A1     net (fanout=19)       1.212   radd<0>
    SLICE_X58Y125.AMUX   Tilo                  0.375   N25
                                                       ram/Mram_my_ram8/DP.HIGH
                                                       ram/Mram_my_ram8/F7.DP
    SLICE_X59Y128.C4     net (fanout=1)        0.507   N25
    SLICE_X59Y128.CMUX   Tilo                  0.415   ram_out
                                                       inst_LPM_MUX_3
                                                       inst_LPM_MUX_2_f7
    SLICE_X63Y141.A5     net (fanout=10)       0.833   ram_out
    SLICE_X63Y141.A      Tilo                  0.097   decoder/temp_add<4>
                                                       decoder/_n00521
    SLICE_X60Y140.SR     net (fanout=3)        0.516   decoder/_n0052
    SLICE_X60Y140.CLK    Tsrck                 0.373   decoder/dout0<2>
                                                       decoder/dout0_2
    -------------------------------------------------  ---------------------------
    Total                                      4.721ns (1.653ns logic, 3.068ns route)
                                                       (35.0% logic, 65.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.241ns (requirement - (data path - clock path skew + uncertainty))
  Source:               radd_0 (FF)
  Destination:          decoder/dout0_2 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.708ns (Levels of Logic = 3)
  Clock Path Skew:      -0.016ns (0.111 - 0.127)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: radd_0 to decoder/dout0_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X60Y131.AQ     Tcko                  0.393   radd<3>
                                                       radd_0
    SLICE_X58Y125.B1     net (fanout=19)       1.203   radd<0>
    SLICE_X58Y125.AMUX   Topba                 0.371   N25
                                                       ram/Mram_my_ram8/DP.LOW
                                                       ram/Mram_my_ram8/F7.DP
    SLICE_X59Y128.C4     net (fanout=1)        0.507   N25
    SLICE_X59Y128.CMUX   Tilo                  0.415   ram_out
                                                       inst_LPM_MUX_3
                                                       inst_LPM_MUX_2_f7
    SLICE_X63Y141.A5     net (fanout=10)       0.833   ram_out
    SLICE_X63Y141.A      Tilo                  0.097   decoder/temp_add<4>
                                                       decoder/_n00521
    SLICE_X60Y140.SR     net (fanout=3)        0.516   decoder/_n0052
    SLICE_X60Y140.CLK    Tsrck                 0.373   decoder/dout0<2>
                                                       decoder/dout0_2
    -------------------------------------------------  ---------------------------
    Total                                      4.708ns (1.649ns logic, 3.059ns route)
                                                       (35.0% logic, 65.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.280ns (requirement - (data path - clock path skew + uncertainty))
  Source:               radd_2 (FF)
  Destination:          decoder/dout0_2 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.669ns (Levels of Logic = 3)
  Clock Path Skew:      -0.016ns (0.111 - 0.127)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: radd_2 to decoder/dout0_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X60Y131.CQ     Tcko                  0.393   radd<3>
                                                       radd_2
    SLICE_X58Y125.A3     net (fanout=19)       1.160   radd<2>
    SLICE_X58Y125.AMUX   Tilo                  0.375   N25
                                                       ram/Mram_my_ram8/DP.HIGH
                                                       ram/Mram_my_ram8/F7.DP
    SLICE_X59Y128.C4     net (fanout=1)        0.507   N25
    SLICE_X59Y128.CMUX   Tilo                  0.415   ram_out
                                                       inst_LPM_MUX_3
                                                       inst_LPM_MUX_2_f7
    SLICE_X63Y141.A5     net (fanout=10)       0.833   ram_out
    SLICE_X63Y141.A      Tilo                  0.097   decoder/temp_add<4>
                                                       decoder/_n00521
    SLICE_X60Y140.SR     net (fanout=3)        0.516   decoder/_n0052
    SLICE_X60Y140.CLK    Tsrck                 0.373   decoder/dout0<2>
                                                       decoder/dout0_2
    -------------------------------------------------  ---------------------------
    Total                                      4.669ns (1.653ns logic, 3.016ns route)
                                                       (35.4% logic, 64.6% route)

--------------------------------------------------------------------------------

Hold Paths: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point vgaram/ram1/Mram_my_ram (RAMB18_X1Y57.ADDRBWRADDR9), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.050ns (requirement - (clock path skew + uncertainty - data path))
  Source:               vgaram/radd1_6 (FF)
  Destination:          vgaram/ram1/Mram_my_ram (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.100ns (Levels of Logic = 0)
  Clock Path Skew:      0.050ns (0.121 - 0.071)
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: vgaram/radd1_6 to vgaram/ram1/Mram_my_ram
    Location                  Delay type         Delay(ns)  Physical Resource
                                                            Logical Resource(s)
    ------------------------------------------------------  -------------------
    SLICE_X63Y143.CQ          Tcko                  0.141   vgaram/radd1<7>
                                                            vgaram/radd1_6
    RAMB18_X1Y57.ADDRBWRADDR9 net (fanout=1)        0.142   vgaram/radd1<6>
    RAMB18_X1Y57.CLKBWRCLK    Trckc_ADDRB (-Th)     0.183   vgaram/ram1/Mram_my_ram
                                                            vgaram/ram1/Mram_my_ram
    ------------------------------------------------------  ---------------------------
    Total                                           0.100ns (-0.042ns logic, 0.142ns route)
                                                            (-42.0% logic, 142.0% route)

--------------------------------------------------------------------------------

Paths for end point vgaram/ram1/Mram_my_ram (RAMB18_X1Y57.ADDRBWRADDR8), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.051ns (requirement - (clock path skew + uncertainty - data path))
  Source:               vgaram/radd1_5 (FF)
  Destination:          vgaram/ram1/Mram_my_ram (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.101ns (Levels of Logic = 0)
  Clock Path Skew:      0.050ns (0.121 - 0.071)
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: vgaram/radd1_5 to vgaram/ram1/Mram_my_ram
    Location                  Delay type         Delay(ns)  Physical Resource
                                                            Logical Resource(s)
    ------------------------------------------------------  -------------------
    SLICE_X63Y143.BQ          Tcko                  0.141   vgaram/radd1<7>
                                                            vgaram/radd1_5
    RAMB18_X1Y57.ADDRBWRADDR8 net (fanout=1)        0.143   vgaram/radd1<5>
    RAMB18_X1Y57.CLKBWRCLK    Trckc_ADDRB (-Th)     0.183   vgaram/ram1/Mram_my_ram
                                                            vgaram/ram1/Mram_my_ram
    ------------------------------------------------------  ---------------------------
    Total                                           0.101ns (-0.042ns logic, 0.143ns route)
                                                            (-41.6% logic, 141.6% route)

--------------------------------------------------------------------------------

Paths for end point vgaram/ram1/Mram_my_ram (RAMB18_X1Y57.ADDRARDADDR7), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.077ns (requirement - (clock path skew + uncertainty - data path))
  Source:               decoder/temp_add_4 (FF)
  Destination:          vgaram/ram1/Mram_my_ram (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.129ns (Levels of Logic = 0)
  Clock Path Skew:      0.052ns (0.122 - 0.070)
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: decoder/temp_add_4 to vgaram/ram1/Mram_my_ram
    Location                  Delay type         Delay(ns)  Physical Resource
                                                            Logical Resource(s)
    ------------------------------------------------------  -------------------
    SLICE_X63Y141.CQ          Tcko                  0.141   decoder/temp_add<4>
                                                            decoder/temp_add_4
    RAMB18_X1Y57.ADDRARDADDR7 net (fanout=6)        0.171   decoder/temp_add<4>
    RAMB18_X1Y57.CLKARDCLK    Trckc_ADDRA (-Th)     0.183   vgaram/ram1/Mram_my_ram
                                                            vgaram/ram1/Mram_my_ram
    ------------------------------------------------------  ---------------------------
    Total                                           0.129ns (-0.042ns logic, 0.171ns route)
                                                            (-32.6% logic, 132.6% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 7.766ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 2.234ns (447.628MHz) (Trper_CLKA)
  Physical resource: vgaram/ram1/Mram_my_ram/CLKARDCLK
  Logical resource: vgaram/ram1/Mram_my_ram/CLKARDCLK
  Location pin: RAMB18_X1Y57.CLKARDCLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 7.766ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 2.234ns (447.628MHz) (Trper_CLKA)
  Physical resource: vgaram/ram3/Mram_my_ram/CLKARDCLK
  Logical resource: vgaram/ram3/Mram_my_ram/CLKARDCLK
  Location pin: RAMB18_X1Y59.CLKARDCLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 7.766ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 2.234ns (447.628MHz) (Trper_CLKA)
  Physical resource: vgaram/ram2/Mram_my_ram/CLKARDCLK
  Logical resource: vgaram/ram2/Mram_my_ram/CLKARDCLK
  Location pin: RAMB18_X1Y56.RDCLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    4.772|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 3100 paths, 0 nets, and 414 connections

Design statistics:
   Minimum period:   4.772ns{1}   (Maximum frequency: 209.556MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Fri Apr 25 22:38:55 2014 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 617 MB



