
/home/anony/Documents/anonymous--anonymous/pizzolotto-binaries//pgrep_gcc_-O2:     file format elf64-littleaarch64


Disassembly of section .init:

0000000000401548 <.init>:
  401548:	stp	x29, x30, [sp, #-16]!
  40154c:	mov	x29, sp
  401550:	bl	4022a4 <ferror@plt+0x984>
  401554:	ldp	x29, x30, [sp], #16
  401558:	ret

Disassembly of section .plt:

0000000000401560 <dev_to_tty@plt-0x20>:
  401560:	stp	x16, x30, [sp, #-16]!
  401564:	adrp	x16, 415000 <ferror@plt+0x136e0>
  401568:	ldr	x17, [x16, #4088]
  40156c:	add	x16, x16, #0xff8
  401570:	br	x17
  401574:	nop
  401578:	nop
  40157c:	nop

0000000000401580 <dev_to_tty@plt>:
  401580:	adrp	x16, 416000 <ferror@plt+0x146e0>
  401584:	ldr	x17, [x16]
  401588:	add	x16, x16, #0x0
  40158c:	br	x17

0000000000401590 <memmove@plt>:
  401590:	adrp	x16, 416000 <ferror@plt+0x146e0>
  401594:	ldr	x17, [x16, #8]
  401598:	add	x16, x16, #0x8
  40159c:	br	x17

00000000004015a0 <signal_name_to_number@plt>:
  4015a0:	adrp	x16, 416000 <ferror@plt+0x146e0>
  4015a4:	ldr	x17, [x16, #16]
  4015a8:	add	x16, x16, #0x10
  4015ac:	br	x17

00000000004015b0 <_exit@plt>:
  4015b0:	adrp	x16, 416000 <ferror@plt+0x146e0>
  4015b4:	ldr	x17, [x16, #24]
  4015b8:	add	x16, x16, #0x18
  4015bc:	br	x17

00000000004015c0 <strtoul@plt>:
  4015c0:	adrp	x16, 416000 <ferror@plt+0x146e0>
  4015c4:	ldr	x17, [x16, #32]
  4015c8:	add	x16, x16, #0x20
  4015cc:	br	x17

00000000004015d0 <strlen@plt>:
  4015d0:	adrp	x16, 416000 <ferror@plt+0x146e0>
  4015d4:	ldr	x17, [x16, #40]
  4015d8:	add	x16, x16, #0x28
  4015dc:	br	x17

00000000004015e0 <getsid@plt>:
  4015e0:	adrp	x16, 416000 <ferror@plt+0x146e0>
  4015e4:	ldr	x17, [x16, #48]
  4015e8:	add	x16, x16, #0x30
  4015ec:	br	x17

00000000004015f0 <fputs@plt>:
  4015f0:	adrp	x16, 416000 <ferror@plt+0x146e0>
  4015f4:	ldr	x17, [x16, #56]
  4015f8:	add	x16, x16, #0x38
  4015fc:	br	x17

0000000000401600 <exit@plt>:
  401600:	adrp	x16, 416000 <ferror@plt+0x146e0>
  401604:	ldr	x17, [x16, #64]
  401608:	add	x16, x16, #0x40
  40160c:	br	x17

0000000000401610 <get_ns_id@plt>:
  401610:	adrp	x16, 416000 <ferror@plt+0x146e0>
  401614:	ldr	x17, [x16, #72]
  401618:	add	x16, x16, #0x48
  40161c:	br	x17

0000000000401620 <error@plt>:
  401620:	adrp	x16, 416000 <ferror@plt+0x146e0>
  401624:	ldr	x17, [x16, #80]
  401628:	add	x16, x16, #0x50
  40162c:	br	x17

0000000000401630 <getgrnam@plt>:
  401630:	adrp	x16, 416000 <ferror@plt+0x146e0>
  401634:	ldr	x17, [x16, #88]
  401638:	add	x16, x16, #0x58
  40163c:	br	x17

0000000000401640 <sprintf@plt>:
  401640:	adrp	x16, 416000 <ferror@plt+0x146e0>
  401644:	ldr	x17, [x16, #96]
  401648:	add	x16, x16, #0x60
  40164c:	br	x17

0000000000401650 <__cxa_atexit@plt>:
  401650:	adrp	x16, 416000 <ferror@plt+0x146e0>
  401654:	ldr	x17, [x16, #104]
  401658:	add	x16, x16, #0x68
  40165c:	br	x17

0000000000401660 <kill@plt>:
  401660:	adrp	x16, 416000 <ferror@plt+0x146e0>
  401664:	ldr	x17, [x16, #112]
  401668:	add	x16, x16, #0x70
  40166c:	br	x17

0000000000401670 <__fpending@plt>:
  401670:	adrp	x16, 416000 <ferror@plt+0x146e0>
  401674:	ldr	x17, [x16, #120]
  401678:	add	x16, x16, #0x78
  40167c:	br	x17

0000000000401680 <snprintf@plt>:
  401680:	adrp	x16, 416000 <ferror@plt+0x146e0>
  401684:	ldr	x17, [x16, #128]
  401688:	add	x16, x16, #0x80
  40168c:	br	x17

0000000000401690 <fclose@plt>:
  401690:	adrp	x16, 416000 <ferror@plt+0x146e0>
  401694:	ldr	x17, [x16, #136]
  401698:	add	x16, x16, #0x88
  40169c:	br	x17

00000000004016a0 <getpid@plt>:
  4016a0:	adrp	x16, 416000 <ferror@plt+0x146e0>
  4016a4:	ldr	x17, [x16, #144]
  4016a8:	add	x16, x16, #0x90
  4016ac:	br	x17

00000000004016b0 <malloc@plt>:
  4016b0:	adrp	x16, 416000 <ferror@plt+0x146e0>
  4016b4:	ldr	x17, [x16, #152]
  4016b8:	add	x16, x16, #0x98
  4016bc:	br	x17

00000000004016c0 <open@plt>:
  4016c0:	adrp	x16, 416000 <ferror@plt+0x146e0>
  4016c4:	ldr	x17, [x16, #160]
  4016c8:	add	x16, x16, #0xa0
  4016cc:	br	x17

00000000004016d0 <bindtextdomain@plt>:
  4016d0:	adrp	x16, 416000 <ferror@plt+0x146e0>
  4016d4:	ldr	x17, [x16, #168]
  4016d8:	add	x16, x16, #0xa8
  4016dc:	br	x17

00000000004016e0 <__libc_start_main@plt>:
  4016e0:	adrp	x16, 416000 <ferror@plt+0x146e0>
  4016e4:	ldr	x17, [x16, #176]
  4016e8:	add	x16, x16, #0xb0
  4016ec:	br	x17

00000000004016f0 <flock@plt>:
  4016f0:	adrp	x16, 416000 <ferror@plt+0x146e0>
  4016f4:	ldr	x17, [x16, #184]
  4016f8:	add	x16, x16, #0xb8
  4016fc:	br	x17

0000000000401700 <memset@plt>:
  401700:	adrp	x16, 416000 <ferror@plt+0x146e0>
  401704:	ldr	x17, [x16, #192]
  401708:	add	x16, x16, #0xc0
  40170c:	br	x17

0000000000401710 <getpwnam@plt>:
  401710:	adrp	x16, 416000 <ferror@plt+0x146e0>
  401714:	ldr	x17, [x16, #200]
  401718:	add	x16, x16, #0xc8
  40171c:	br	x17

0000000000401720 <realloc@plt>:
  401720:	adrp	x16, 416000 <ferror@plt+0x146e0>
  401724:	ldr	x17, [x16, #208]
  401728:	add	x16, x16, #0xd0
  40172c:	br	x17

0000000000401730 <strdup@plt>:
  401730:	adrp	x16, 416000 <ferror@plt+0x146e0>
  401734:	ldr	x17, [x16, #216]
  401738:	add	x16, x16, #0xd8
  40173c:	br	x17

0000000000401740 <close@plt>:
  401740:	adrp	x16, 416000 <ferror@plt+0x146e0>
  401744:	ldr	x17, [x16, #224]
  401748:	add	x16, x16, #0xe0
  40174c:	br	x17

0000000000401750 <__gmon_start__@plt>:
  401750:	adrp	x16, 416000 <ferror@plt+0x146e0>
  401754:	ldr	x17, [x16, #232]
  401758:	add	x16, x16, #0xe8
  40175c:	br	x17

0000000000401760 <abort@plt>:
  401760:	adrp	x16, 416000 <ferror@plt+0x146e0>
  401764:	ldr	x17, [x16, #240]
  401768:	add	x16, x16, #0xf0
  40176c:	br	x17

0000000000401770 <textdomain@plt>:
  401770:	adrp	x16, 416000 <ferror@plt+0x146e0>
  401774:	ldr	x17, [x16, #248]
  401778:	add	x16, x16, #0xf8
  40177c:	br	x17

0000000000401780 <getopt_long@plt>:
  401780:	adrp	x16, 416000 <ferror@plt+0x146e0>
  401784:	ldr	x17, [x16, #256]
  401788:	add	x16, x16, #0x100
  40178c:	br	x17

0000000000401790 <strcmp@plt>:
  401790:	adrp	x16, 416000 <ferror@plt+0x146e0>
  401794:	ldr	x17, [x16, #264]
  401798:	add	x16, x16, #0x108
  40179c:	br	x17

00000000004017a0 <__ctype_b_loc@plt>:
  4017a0:	adrp	x16, 416000 <ferror@plt+0x146e0>
  4017a4:	ldr	x17, [x16, #272]
  4017a8:	add	x16, x16, #0x110
  4017ac:	br	x17

00000000004017b0 <get_ns_name@plt>:
  4017b0:	adrp	x16, 416000 <ferror@plt+0x146e0>
  4017b4:	ldr	x17, [x16, #280]
  4017b8:	add	x16, x16, #0x118
  4017bc:	br	x17

00000000004017c0 <strtol@plt>:
  4017c0:	adrp	x16, 416000 <ferror@plt+0x146e0>
  4017c4:	ldr	x17, [x16, #288]
  4017c8:	add	x16, x16, #0x120
  4017cc:	br	x17

00000000004017d0 <free@plt>:
  4017d0:	adrp	x16, 416000 <ferror@plt+0x146e0>
  4017d4:	ldr	x17, [x16, #296]
  4017d8:	add	x16, x16, #0x128
  4017dc:	br	x17

00000000004017e0 <getpgrp@plt>:
  4017e0:	adrp	x16, 416000 <ferror@plt+0x146e0>
  4017e4:	ldr	x17, [x16, #304]
  4017e8:	add	x16, x16, #0x130
  4017ec:	br	x17

00000000004017f0 <closeproc@plt>:
  4017f0:	adrp	x16, 416000 <ferror@plt+0x146e0>
  4017f4:	ldr	x17, [x16, #312]
  4017f8:	add	x16, x16, #0x138
  4017fc:	br	x17

0000000000401800 <strchr@plt>:
  401800:	adrp	x16, 416000 <ferror@plt+0x146e0>
  401804:	ldr	x17, [x16, #320]
  401808:	add	x16, x16, #0x140
  40180c:	br	x17

0000000000401810 <fcntl@plt>:
  401810:	adrp	x16, 416000 <ferror@plt+0x146e0>
  401814:	ldr	x17, [x16, #328]
  401818:	add	x16, x16, #0x148
  40181c:	br	x17

0000000000401820 <readproc@plt>:
  401820:	adrp	x16, 416000 <ferror@plt+0x146e0>
  401824:	ldr	x17, [x16, #336]
  401828:	add	x16, x16, #0x150
  40182c:	br	x17

0000000000401830 <openproc@plt>:
  401830:	adrp	x16, 416000 <ferror@plt+0x146e0>
  401834:	ldr	x17, [x16, #344]
  401838:	add	x16, x16, #0x158
  40183c:	br	x17

0000000000401840 <read@plt>:
  401840:	adrp	x16, 416000 <ferror@plt+0x146e0>
  401844:	ldr	x17, [x16, #352]
  401848:	add	x16, x16, #0x160
  40184c:	br	x17

0000000000401850 <__fxstat@plt>:
  401850:	adrp	x16, 416000 <ferror@plt+0x146e0>
  401854:	ldr	x17, [x16, #360]
  401858:	add	x16, x16, #0x168
  40185c:	br	x17

0000000000401860 <strstr@plt>:
  401860:	adrp	x16, 416000 <ferror@plt+0x146e0>
  401864:	ldr	x17, [x16, #368]
  401868:	add	x16, x16, #0x170
  40186c:	br	x17

0000000000401870 <dcgettext@plt>:
  401870:	adrp	x16, 416000 <ferror@plt+0x146e0>
  401874:	ldr	x17, [x16, #376]
  401878:	add	x16, x16, #0x178
  40187c:	br	x17

0000000000401880 <regexec@plt>:
  401880:	adrp	x16, 416000 <ferror@plt+0x146e0>
  401884:	ldr	x17, [x16, #384]
  401888:	add	x16, x16, #0x180
  40188c:	br	x17

0000000000401890 <regcomp@plt>:
  401890:	adrp	x16, 416000 <ferror@plt+0x146e0>
  401894:	ldr	x17, [x16, #392]
  401898:	add	x16, x16, #0x188
  40189c:	br	x17

00000000004018a0 <strncpy@plt>:
  4018a0:	adrp	x16, 416000 <ferror@plt+0x146e0>
  4018a4:	ldr	x17, [x16, #400]
  4018a8:	add	x16, x16, #0x190
  4018ac:	br	x17

00000000004018b0 <printf@plt>:
  4018b0:	adrp	x16, 416000 <ferror@plt+0x146e0>
  4018b4:	ldr	x17, [x16, #408]
  4018b8:	add	x16, x16, #0x198
  4018bc:	br	x17

00000000004018c0 <__errno_location@plt>:
  4018c0:	adrp	x16, 416000 <ferror@plt+0x146e0>
  4018c4:	ldr	x17, [x16, #416]
  4018c8:	add	x16, x16, #0x1a0
  4018cc:	br	x17

00000000004018d0 <regerror@plt>:
  4018d0:	adrp	x16, 416000 <ferror@plt+0x146e0>
  4018d4:	ldr	x17, [x16, #424]
  4018d8:	add	x16, x16, #0x1a8
  4018dc:	br	x17

00000000004018e0 <__xstat@plt>:
  4018e0:	adrp	x16, 416000 <ferror@plt+0x146e0>
  4018e4:	ldr	x17, [x16, #432]
  4018e8:	add	x16, x16, #0x1b0
  4018ec:	br	x17

00000000004018f0 <fprintf@plt>:
  4018f0:	adrp	x16, 416000 <ferror@plt+0x146e0>
  4018f4:	ldr	x17, [x16, #440]
  4018f8:	add	x16, x16, #0x1b8
  4018fc:	br	x17

0000000000401900 <readtask@plt>:
  401900:	adrp	x16, 416000 <ferror@plt+0x146e0>
  401904:	ldr	x17, [x16, #448]
  401908:	add	x16, x16, #0x1c0
  40190c:	br	x17

0000000000401910 <setlocale@plt>:
  401910:	adrp	x16, 416000 <ferror@plt+0x146e0>
  401914:	ldr	x17, [x16, #456]
  401918:	add	x16, x16, #0x1c8
  40191c:	br	x17

0000000000401920 <ferror@plt>:
  401920:	adrp	x16, 416000 <ferror@plt+0x146e0>
  401924:	ldr	x17, [x16, #464]
  401928:	add	x16, x16, #0x1d0
  40192c:	br	x17

Disassembly of section .text:

0000000000401930 <.text>:
  401930:	stp	x29, x30, [sp, #-336]!
  401934:	adrp	x2, 416000 <ferror@plt+0x146e0>
  401938:	mov	x29, sp
  40193c:	stp	x23, x24, [sp, #48]
  401940:	adrp	x24, 416000 <ferror@plt+0x146e0>
  401944:	ldr	x3, [x24, #544]
  401948:	str	x3, [x2, #504]
  40194c:	stp	x19, x20, [sp, #16]
  401950:	mov	w20, w0
  401954:	mov	w0, #0x6                   	// #6
  401958:	stp	x21, x22, [sp, #32]
  40195c:	mov	x22, x1
  401960:	adrp	x1, 403000 <ferror@plt+0x16e0>
  401964:	add	x1, x1, #0xae0
  401968:	stp	x25, x26, [sp, #64]
  40196c:	adrp	x19, 404000 <ferror@plt+0x26e0>
  401970:	stp	x27, x28, [sp, #80]
  401974:	bl	401910 <setlocale@plt>
  401978:	adrp	x1, 404000 <ferror@plt+0x26e0>
  40197c:	add	x1, x1, #0x330
  401980:	add	x19, x19, #0x348
  401984:	mov	x0, x19
  401988:	bl	4016d0 <bindtextdomain@plt>
  40198c:	mov	x0, x19
  401990:	bl	401770 <textdomain@plt>
  401994:	adrp	x0, 403000 <ferror@plt+0x16e0>
  401998:	add	x0, x0, #0x8d8
  40199c:	bl	403aa0 <ferror@plt+0x2180>
  4019a0:	stp	xzr, xzr, [sp, #144]
  4019a4:	adrp	x1, 404000 <ferror@plt+0x26e0>
  4019a8:	ldr	x0, [x24, #544]
  4019ac:	add	x1, x1, #0x358
  4019b0:	stp	xzr, xzr, [sp, #160]
  4019b4:	stp	xzr, xzr, [sp, #176]
  4019b8:	stp	xzr, xzr, [sp, #192]
  4019bc:	bl	401860 <strstr@plt>
  4019c0:	cbz	x0, 401f08 <ferror@plt+0x5e8>
  4019c4:	adrp	x0, 416000 <ferror@plt+0x146e0>
  4019c8:	mov	w1, #0x1                   	// #1
  4019cc:	cmp	w20, w1
  4019d0:	str	w1, [x0, #560]
  4019d4:	b.le	401a40 <ferror@plt+0x120>
  4019d8:	sub	w25, w20, #0x2
  4019dc:	add	x21, x22, #0x8
  4019e0:	add	x25, x25, #0x2
  4019e4:	mov	x19, #0x1                   	// #1
  4019e8:	b	4019fc <ferror@plt+0xdc>
  4019ec:	add	x19, x19, #0x1
  4019f0:	add	x21, x21, #0x8
  4019f4:	cmp	x25, x19
  4019f8:	b.eq	401a40 <ferror@plt+0x120>  // b.none
  4019fc:	ldr	x0, [x21]
  401a00:	ldrb	w1, [x0]
  401a04:	cmp	w1, #0x2d
  401a08:	b.ne	4019ec <ferror@plt+0xcc>  // b.any
  401a0c:	add	x0, x0, #0x1
  401a10:	bl	4015a0 <signal_name_to_number@plt>
  401a14:	mov	w23, w0
  401a18:	tbnz	w0, #31, 4019ec <ferror@plt+0xcc>
  401a1c:	sub	w2, w20, w19
  401a20:	adrp	x27, 416000 <ferror@plt+0x146e0>
  401a24:	add	x19, x19, #0x1
  401a28:	sub	w20, w20, #0x1
  401a2c:	mov	x0, x21
  401a30:	sbfiz	x2, x2, #3, #32
  401a34:	add	x1, x22, x19, lsl #3
  401a38:	bl	401590 <memmove@plt>
  401a3c:	str	w23, [x27, #492]
  401a40:	add	x21, sp, #0x90
  401a44:	mov	x0, x21
  401a48:	bl	4015d0 <strlen@plt>
  401a4c:	mov	w1, #0x65                  	// #101
  401a50:	strh	w1, [x21, x0]
  401a54:	mov	x0, x21
  401a58:	bl	4015d0 <strlen@plt>
  401a5c:	adrp	x1, 404000 <ferror@plt+0x26e0>
  401a60:	add	x1, x1, #0x368
  401a64:	add	x0, x21, x0
  401a68:	adrp	x25, 404000 <ferror@plt+0x26e0>
  401a6c:	adrp	x23, 404000 <ferror@plt+0x26e0>
  401a70:	adrp	x26, 402000 <ferror@plt+0x6e0>
  401a74:	ldr	x2, [x1, #16]
  401a78:	add	x25, x25, #0x7a0
  401a7c:	add	x23, x23, #0x618
  401a80:	add	x26, x26, #0xba8
  401a84:	str	x2, [x0, #16]
  401a88:	mov	w19, #0x0                   	// #0
  401a8c:	ldp	x2, x3, [x1]
  401a90:	stp	x2, x3, [x0]
  401a94:	ldur	w1, [x1, #23]
  401a98:	stur	w1, [x0, #23]
  401a9c:	mov	x3, x25
  401aa0:	mov	x2, x21
  401aa4:	mov	x1, x22
  401aa8:	mov	w0, w20
  401aac:	mov	x4, #0x0                   	// #0
  401ab0:	bl	401780 <getopt_long@plt>
  401ab4:	cmn	w0, #0x1
  401ab8:	b.eq	401b38 <ferror@plt+0x218>  // b.none
  401abc:	sub	w1, w0, #0x3f
  401ac0:	cmp	w1, #0xc3
  401ac4:	b.hi	401a9c <ferror@plt+0x17c>  // b.pmore
  401ac8:	ldrh	w1, [x23, w1, uxtw #1]
  401acc:	adr	x2, 401ad8 <ferror@plt+0x1b8>
  401ad0:	add	x1, x2, w1, sxth #2
  401ad4:	br	x1
  401ad8:	adrp	x0, 416000 <ferror@plt+0x146e0>
  401adc:	mov	x1, x26
  401ae0:	ldr	x0, [x0, #520]
  401ae4:	bl	403690 <ferror@plt+0x1d70>
  401ae8:	cbnz	x0, 401a9c <ferror@plt+0x17c>
  401aec:	mov	w0, #0x3f                  	// #63
  401af0:	bl	402420 <ferror@plt+0xb00>
  401af4:	adrp	x0, 416000 <ferror@plt+0x146e0>
  401af8:	mov	x1, #0x0                   	// #0
  401afc:	mov	w2, #0xa                   	// #10
  401b00:	ldr	x0, [x0, #520]
  401b04:	bl	4017c0 <strtol@plt>
  401b08:	adrp	x1, 416000 <ferror@plt+0x146e0>
  401b0c:	str	w0, [x1, #632]
  401b10:	cbz	w0, 401aec <ferror@plt+0x1cc>
  401b14:	add	w19, w19, #0x1
  401b18:	mov	x3, x25
  401b1c:	mov	x2, x21
  401b20:	mov	x1, x22
  401b24:	mov	w0, w20
  401b28:	mov	x4, #0x0                   	// #0
  401b2c:	bl	401780 <getopt_long@plt>
  401b30:	cmn	w0, #0x1
  401b34:	b.ne	401abc <ferror@plt+0x19c>  // b.any
  401b38:	adrp	x23, 416000 <ferror@plt+0x146e0>
  401b3c:	add	x21, x23, #0x230
  401b40:	ldr	w1, [x21, #144]
  401b44:	ldr	x0, [x21, #136]
  401b48:	cbnz	w1, 401f28 <ferror@plt+0x608>
  401b4c:	cbnz	x0, 401f2c <ferror@plt+0x60c>
  401b50:	adrp	x0, 416000 <ferror@plt+0x146e0>
  401b54:	ldr	w0, [x0, #528]
  401b58:	sub	w20, w20, w0
  401b5c:	cmp	w20, #0x1
  401b60:	b.eq	401ff0 <ferror@plt+0x6d0>  // b.none
  401b64:	b.gt	402240 <ferror@plt+0x920>
  401b68:	cbz	w19, 40222c <ferror@plt+0x90c>
  401b6c:	add	x0, sp, #0xd0
  401b70:	bl	402c38 <ferror@plt+0x1318>
  401b74:	mov	x19, x0
  401b78:	ldr	w0, [x23, #560]
  401b7c:	cbnz	w0, 401ffc <ferror@plt+0x6dc>
  401b80:	ldr	w20, [x21, #148]
  401b84:	ldr	w22, [sp, #208]
  401b88:	cbnz	w20, 4020c4 <ferror@plt+0x7a4>
  401b8c:	ldr	w2, [x21, #20]
  401b90:	adrp	x1, 416000 <ferror@plt+0x146e0>
  401b94:	ldr	w0, [x21, #120]
  401b98:	ldr	x21, [x1, #496]
  401b9c:	orr	w0, w0, w2
  401ba0:	cbz	w0, 4020e8 <ferror@plt+0x7c8>
  401ba4:	cmp	w22, #0x0
  401ba8:	b.le	401bf8 <ferror@plt+0x2d8>
  401bac:	add	w20, w20, #0x1
  401bb0:	adrp	x23, 404000 <ferror@plt+0x26e0>
  401bb4:	cmp	w22, w20
  401bb8:	add	x23, x23, #0x500
  401bbc:	b.eq	401be0 <ferror@plt+0x2c0>  // b.none
  401bc0:	ldr	x2, [x19, #8]
  401bc4:	mov	x3, x21
  401bc8:	ldr	x1, [x19], #16
  401bcc:	mov	x0, x23
  401bd0:	add	w20, w20, #0x1
  401bd4:	bl	4018b0 <printf@plt>
  401bd8:	cmp	w22, w20
  401bdc:	b.ne	401bc0 <ferror@plt+0x2a0>  // b.any
  401be0:	ldp	x1, x2, [x19]
  401be4:	mov	x0, x23
  401be8:	adrp	x3, 403000 <ferror@plt+0x16e0>
  401bec:	add	x3, x3, #0xe50
  401bf0:	bl	4018b0 <printf@plt>
  401bf4:	ldr	w22, [sp, #208]
  401bf8:	cmp	w22, #0x0
  401bfc:	cset	w0, eq  // eq = none
  401c00:	ldp	x19, x20, [sp, #16]
  401c04:	ldp	x21, x22, [sp, #32]
  401c08:	ldp	x23, x24, [sp, #48]
  401c0c:	ldp	x25, x26, [sp, #64]
  401c10:	ldp	x27, x28, [sp, #80]
  401c14:	ldp	x29, x30, [sp], #336
  401c18:	ret
  401c1c:	adrp	x28, 416000 <ferror@plt+0x146e0>
  401c20:	adrp	x27, 416000 <ferror@plt+0x146e0>
  401c24:	add	x27, x27, #0x1e8
  401c28:	ldr	x0, [x28, #520]
  401c2c:	bl	4015a0 <signal_name_to_number@plt>
  401c30:	str	w0, [x27, #4]
  401c34:	cmn	w0, #0x1
  401c38:	b.ne	401a9c <ferror@plt+0x17c>  // b.any
  401c3c:	bl	4017a0 <__ctype_b_loc@plt>
  401c40:	ldr	x1, [x28, #520]
  401c44:	ldr	x0, [x0]
  401c48:	ldrb	w2, [x1]
  401c4c:	ldrh	w0, [x0, x2, lsl #1]
  401c50:	tbz	w0, #11, 401a9c <ferror@plt+0x17c>
  401c54:	mov	x0, x1
  401c58:	mov	w2, #0xa                   	// #10
  401c5c:	mov	x1, #0x0                   	// #0
  401c60:	bl	4017c0 <strtol@plt>
  401c64:	str	w0, [x27, #4]
  401c68:	b	401a9c <ferror@plt+0x17c>
  401c6c:	adrp	x0, 416000 <ferror@plt+0x146e0>
  401c70:	mov	w1, #0x1                   	// #1
  401c74:	str	w1, [x0, #652]
  401c78:	b	401a9c <ferror@plt+0x17c>
  401c7c:	adrp	x0, 416000 <ferror@plt+0x146e0>
  401c80:	mov	w1, #0x1                   	// #1
  401c84:	str	w1, [x0, #688]
  401c88:	b	401a9c <ferror@plt+0x17c>
  401c8c:	adrp	x0, 416000 <ferror@plt+0x146e0>
  401c90:	add	x0, x0, #0x230
  401c94:	ldp	w1, w2, [x0, #40]
  401c98:	ldr	w3, [x0, #88]
  401c9c:	orr	w1, w1, w3
  401ca0:	orr	w1, w1, w2
  401ca4:	cbnz	w1, 401aec <ferror@plt+0x1cc>
  401ca8:	mov	w1, #0x1                   	// #1
  401cac:	str	w1, [x0, #88]
  401cb0:	b	401a9c <ferror@plt+0x17c>
  401cb4:	adrp	x0, 416000 <ferror@plt+0x146e0>
  401cb8:	adrp	x1, 402000 <ferror@plt+0x6e0>
  401cbc:	add	x1, x1, #0xa28
  401cc0:	ldr	x0, [x0, #520]
  401cc4:	bl	403690 <ferror@plt+0x1d70>
  401cc8:	adrp	x1, 416000 <ferror@plt+0x146e0>
  401ccc:	str	x0, [x1, #640]
  401cd0:	cbz	x0, 401aec <ferror@plt+0x1cc>
  401cd4:	add	w19, w19, #0x1
  401cd8:	b	401b18 <ferror@plt+0x1f8>
  401cdc:	adrp	x0, 416000 <ferror@plt+0x146e0>
  401ce0:	adrp	x1, 402000 <ferror@plt+0x6e0>
  401ce4:	add	x1, x1, #0xb48
  401ce8:	ldr	x0, [x0, #520]
  401cec:	bl	403690 <ferror@plt+0x1d70>
  401cf0:	adrp	x1, 416000 <ferror@plt+0x146e0>
  401cf4:	str	x0, [x1, #624]
  401cf8:	cbz	x0, 401aec <ferror@plt+0x1cc>
  401cfc:	add	w19, w19, #0x1
  401d00:	b	401b18 <ferror@plt+0x1f8>
  401d04:	adrp	x0, 416000 <ferror@plt+0x146e0>
  401d08:	adrp	x1, 402000 <ferror@plt+0x6e0>
  401d0c:	add	x1, x1, #0x8e8
  401d10:	ldr	x0, [x0, #520]
  401d14:	bl	403690 <ferror@plt+0x1d70>
  401d18:	adrp	x1, 416000 <ferror@plt+0x146e0>
  401d1c:	str	x0, [x1, #616]
  401d20:	cbz	x0, 401aec <ferror@plt+0x1cc>
  401d24:	add	w19, w19, #0x1
  401d28:	b	401b18 <ferror@plt+0x1f8>
  401d2c:	adrp	x0, 416000 <ferror@plt+0x146e0>
  401d30:	add	x0, x0, #0x230
  401d34:	ldp	w1, w2, [x0, #40]
  401d38:	ldr	w3, [x0, #88]
  401d3c:	orr	w1, w1, w3
  401d40:	orr	w1, w1, w2
  401d44:	cbnz	w1, 401aec <ferror@plt+0x1cc>
  401d48:	mov	w1, #0x1                   	// #1
  401d4c:	add	w19, w19, #0x1
  401d50:	str	w1, [x0, #40]
  401d54:	b	401a9c <ferror@plt+0x17c>
  401d58:	adrp	x0, 416000 <ferror@plt+0x146e0>
  401d5c:	add	x0, x0, #0x230
  401d60:	ldp	w1, w2, [x0, #40]
  401d64:	ldr	w3, [x0, #88]
  401d68:	orr	w1, w1, w3
  401d6c:	orr	w1, w1, w2
  401d70:	cbnz	w1, 401aec <ferror@plt+0x1cc>
  401d74:	mov	w1, #0x1                   	// #1
  401d78:	add	w19, w19, #0x1
  401d7c:	str	w1, [x0, #44]
  401d80:	b	401a9c <ferror@plt+0x17c>
  401d84:	adrp	x0, 416000 <ferror@plt+0x146e0>
  401d88:	mov	w1, #0x1                   	// #1
  401d8c:	str	w1, [x0, #680]
  401d90:	b	401a9c <ferror@plt+0x17c>
  401d94:	adrp	x0, 416000 <ferror@plt+0x146e0>
  401d98:	add	x0, x0, #0x230
  401d9c:	ldr	w1, [x0, #96]
  401da0:	cbnz	w1, 402200 <ferror@plt+0x8e0>
  401da4:	mov	w1, #0x2                   	// #2
  401da8:	str	w1, [x0, #96]
  401dac:	b	401a9c <ferror@plt+0x17c>
  401db0:	adrp	x0, 416000 <ferror@plt+0x146e0>
  401db4:	adrp	x1, 402000 <ferror@plt+0x6e0>
  401db8:	add	x1, x1, #0x988
  401dbc:	ldr	x0, [x0, #520]
  401dc0:	bl	403690 <ferror@plt+0x1d70>
  401dc4:	adrp	x1, 416000 <ferror@plt+0x146e0>
  401dc8:	str	x0, [x1, #608]
  401dcc:	cbz	x0, 401aec <ferror@plt+0x1cc>
  401dd0:	add	w19, w19, #0x1
  401dd4:	b	401b18 <ferror@plt+0x1f8>
  401dd8:	adrp	x0, 416000 <ferror@plt+0x146e0>
  401ddc:	mov	w1, #0x1                   	// #1
  401de0:	str	w1, [x0, #576]
  401de4:	b	401a9c <ferror@plt+0x17c>
  401de8:	adrp	x0, 416000 <ferror@plt+0x146e0>
  401dec:	mov	w1, #0x1                   	// #1
  401df0:	str	w1, [x0, #684]
  401df4:	b	401a9c <ferror@plt+0x17c>
  401df8:	adrp	x0, 416000 <ferror@plt+0x146e0>
  401dfc:	adrp	x27, 416000 <ferror@plt+0x146e0>
  401e00:	ldr	x0, [x0, #520]
  401e04:	bl	402800 <ferror@plt+0xee0>
  401e08:	str	x0, [x27, #496]
  401e0c:	b	401a9c <ferror@plt+0x17c>
  401e10:	adrp	x0, 416000 <ferror@plt+0x146e0>
  401e14:	mov	w1, #0x1                   	// #1
  401e18:	str	w1, [x0, #708]
  401e1c:	b	401a9c <ferror@plt+0x17c>
  401e20:	adrp	x0, 416000 <ferror@plt+0x146e0>
  401e24:	mov	w1, #0x1                   	// #1
  401e28:	str	w1, [x0, #580]
  401e2c:	b	401a9c <ferror@plt+0x17c>
  401e30:	mov	w2, #0x5                   	// #5
  401e34:	adrp	x1, 404000 <ferror@plt+0x26e0>
  401e38:	mov	x0, #0x0                   	// #0
  401e3c:	add	x1, x1, #0x388
  401e40:	bl	401870 <dcgettext@plt>
  401e44:	ldr	x1, [x24, #544]
  401e48:	adrp	x2, 404000 <ferror@plt+0x26e0>
  401e4c:	add	x2, x2, #0x398
  401e50:	bl	4018b0 <printf@plt>
  401e54:	mov	w0, #0x0                   	// #0
  401e58:	bl	401600 <exit@plt>
  401e5c:	adrp	x0, 416000 <ferror@plt+0x146e0>
  401e60:	adrp	x1, 402000 <ferror@plt+0x6e0>
  401e64:	add	x1, x1, #0xa28
  401e68:	ldr	x0, [x0, #520]
  401e6c:	bl	403690 <ferror@plt+0x1d70>
  401e70:	adrp	x1, 416000 <ferror@plt+0x146e0>
  401e74:	str	x0, [x1, #584]
  401e78:	cbz	x0, 401aec <ferror@plt+0x1cc>
  401e7c:	add	w19, w19, #0x1
  401e80:	b	401b18 <ferror@plt+0x1f8>
  401e84:	adrp	x0, 416000 <ferror@plt+0x146e0>
  401e88:	adrp	x1, 402000 <ferror@plt+0x6e0>
  401e8c:	add	x1, x1, #0x880
  401e90:	ldr	x0, [x0, #520]
  401e94:	bl	403690 <ferror@plt+0x1d70>
  401e98:	adrp	x1, 416000 <ferror@plt+0x146e0>
  401e9c:	str	x0, [x1, #664]
  401ea0:	cbz	x0, 401aec <ferror@plt+0x1cc>
  401ea4:	add	w19, w19, #0x1
  401ea8:	b	401b18 <ferror@plt+0x1f8>
  401eac:	adrp	x0, 416000 <ferror@plt+0x146e0>
  401eb0:	add	x0, x0, #0x230
  401eb4:	ldr	w1, [x0, #144]
  401eb8:	add	w1, w1, #0x1
  401ebc:	str	w1, [x0, #144]
  401ec0:	b	401a9c <ferror@plt+0x17c>
  401ec4:	adrp	x0, 416000 <ferror@plt+0x146e0>
  401ec8:	adrp	x1, 402000 <ferror@plt+0x6e0>
  401ecc:	add	x1, x1, #0xab8
  401ed0:	ldr	x0, [x0, #520]
  401ed4:	bl	403690 <ferror@plt+0x1d70>
  401ed8:	adrp	x1, 416000 <ferror@plt+0x146e0>
  401edc:	str	x0, [x1, #592]
  401ee0:	cbz	x0, 401aec <ferror@plt+0x1cc>
  401ee4:	add	w19, w19, #0x1
  401ee8:	b	401b18 <ferror@plt+0x1f8>
  401eec:	adrp	x0, 416000 <ferror@plt+0x146e0>
  401ef0:	add	w19, w19, #0x1
  401ef4:	ldr	x0, [x0, #520]
  401ef8:	bl	402800 <ferror@plt+0xee0>
  401efc:	adrp	x1, 416000 <ferror@plt+0x146e0>
  401f00:	str	x0, [x1, #696]
  401f04:	b	401a9c <ferror@plt+0x17c>
  401f08:	adrp	x0, 404000 <ferror@plt+0x26e0>
  401f0c:	add	x0, x0, #0x360
  401f10:	add	x21, sp, #0x90
  401f14:	ldr	w1, [x0]
  401f18:	ldur	w0, [x0, #3]
  401f1c:	str	w1, [sp, #144]
  401f20:	stur	w0, [sp, #147]
  401f24:	b	401a54 <ferror@plt+0x134>
  401f28:	cbz	x0, 402208 <ferror@plt+0x8e8>
  401f2c:	mov	w1, #0x900                 	// #2304
  401f30:	bl	4016c0 <open@plt>
  401f34:	mov	w25, w0
  401f38:	tbnz	w0, #31, 401fc4 <ferror@plt+0x6a4>
  401f3c:	mov	w1, w0
  401f40:	add	x2, sp, #0xd0
  401f44:	mov	w0, #0x0                   	// #0
  401f48:	bl	401850 <__fxstat@plt>
  401f4c:	cbnz	w0, 401fbc <ferror@plt+0x69c>
  401f50:	ldr	w0, [sp, #224]
  401f54:	and	w0, w0, #0xf000
  401f58:	cmp	w0, #0x8, lsl #12
  401f5c:	b.ne	401fbc <ferror@plt+0x69c>  // b.any
  401f60:	ldr	x0, [sp, #256]
  401f64:	cmp	x0, #0x0
  401f68:	b.le	401fbc <ferror@plt+0x69c>
  401f6c:	ldr	w0, [x21, #144]
  401f70:	cbnz	w0, 40214c <ferror@plt+0x82c>
  401f74:	add	x26, sp, #0x70
  401f78:	mov	x1, x26
  401f7c:	mov	w0, w25
  401f80:	mov	x2, #0xb                   	// #11
  401f84:	str	xzr, [sp, #112]
  401f88:	str	wzr, [sp, #120]
  401f8c:	bl	401840 <read@plt>
  401f90:	cmp	w0, #0x0
  401f94:	b.le	401fbc <ferror@plt+0x69c>
  401f98:	add	x1, sp, #0x68
  401f9c:	mov	x0, x26
  401fa0:	mov	w2, #0xa                   	// #10
  401fa4:	bl	4015c0 <strtoul@plt>
  401fa8:	ldr	x1, [sp, #104]
  401fac:	cmp	w0, #0x0
  401fb0:	mov	x27, x0
  401fb4:	ccmp	x26, x1, #0x2, gt
  401fb8:	b.cc	4021a4 <ferror@plt+0x884>  // b.lo, b.ul, b.last
  401fbc:	mov	w0, w25
  401fc0:	bl	401740 <close@plt>
  401fc4:	mov	w2, #0x5                   	// #5
  401fc8:	adrp	x1, 404000 <ferror@plt+0x26e0>
  401fcc:	mov	x0, #0x0                   	// #0
  401fd0:	add	x1, x1, #0x3f8
  401fd4:	str	xzr, [x21, #112]
  401fd8:	bl	401870 <dcgettext@plt>
  401fdc:	ldr	x3, [x24, #544]
  401fe0:	mov	x2, x0
  401fe4:	mov	w1, #0x0                   	// #0
  401fe8:	mov	w0, #0x1                   	// #1
  401fec:	bl	401620 <error@plt>
  401ff0:	ldr	x0, [x22, w0, sxtw #3]
  401ff4:	str	x0, [x21, #8]
  401ff8:	b	401b6c <ferror@plt+0x24c>
  401ffc:	ldr	w2, [sp, #208]
  402000:	cmp	w2, #0x0
  402004:	b.le	40219c <ferror@plt+0x87c>
  402008:	adrp	x27, 416000 <ferror@plt+0x146e0>
  40200c:	adrp	x24, 404000 <ferror@plt+0x26e0>
  402010:	adrp	x25, 404000 <ferror@plt+0x26e0>
  402014:	add	x27, x27, #0x1e8
  402018:	add	x24, x24, #0x4d8
  40201c:	add	x25, x25, #0x4c0
  402020:	mov	w23, #0x0                   	// #0
  402024:	mov	w20, #0x0                   	// #0
  402028:	ldr	w0, [x19]
  40202c:	ldr	w1, [x27, #4]
  402030:	bl	401660 <kill@plt>
  402034:	cmn	w0, #0x1
  402038:	b.eq	40208c <ferror@plt+0x76c>  // b.none
  40203c:	ldr	w0, [x21, #124]
  402040:	cbnz	w0, 402070 <ferror@plt+0x750>
  402044:	add	w23, w23, #0x1
  402048:	ldr	w2, [sp, #208]
  40204c:	add	w20, w20, #0x1
  402050:	add	x19, x19, #0x10
  402054:	cmp	w2, w20
  402058:	b.gt	402028 <ferror@plt+0x708>
  40205c:	ldr	w0, [x21, #148]
  402060:	cbnz	w0, 402134 <ferror@plt+0x814>
  402064:	cmp	w23, #0x0
  402068:	cset	w0, eq  // eq = none
  40206c:	b	401c00 <ferror@plt+0x2e0>
  402070:	mov	x1, x25
  402074:	mov	w2, #0x5                   	// #5
  402078:	mov	x0, #0x0                   	// #0
  40207c:	bl	401870 <dcgettext@plt>
  402080:	ldp	x2, x1, [x19]
  402084:	bl	4018b0 <printf@plt>
  402088:	b	402044 <ferror@plt+0x724>
  40208c:	bl	4018c0 <__errno_location@plt>
  402090:	ldr	w22, [x0]
  402094:	cmp	w22, #0x3
  402098:	b.eq	402048 <ferror@plt+0x728>  // b.none
  40209c:	mov	x1, x24
  4020a0:	mov	w2, #0x5                   	// #5
  4020a4:	mov	x0, #0x0                   	// #0
  4020a8:	bl	401870 <dcgettext@plt>
  4020ac:	ldr	x3, [x19]
  4020b0:	mov	x2, x0
  4020b4:	mov	w1, w22
  4020b8:	mov	w0, #0x0                   	// #0
  4020bc:	bl	401620 <error@plt>
  4020c0:	b	402048 <ferror@plt+0x728>
  4020c4:	adrp	x0, 416000 <ferror@plt+0x146e0>
  4020c8:	mov	w2, w22
  4020cc:	adrp	x1, 404000 <ferror@plt+0x26e0>
  4020d0:	add	x1, x1, #0x4f0
  4020d4:	ldr	x0, [x0, #536]
  4020d8:	bl	4018f0 <fprintf@plt>
  4020dc:	ldr	w22, [sp, #208]
  4020e0:	b	401bf8 <ferror@plt+0x2d8>
  4020e4:	bl	402420 <ferror@plt+0xb00>
  4020e8:	adrp	x24, 403000 <ferror@plt+0x16e0>
  4020ec:	adrp	x23, 404000 <ferror@plt+0x26e0>
  4020f0:	add	x24, x24, #0xe50
  4020f4:	add	x23, x23, #0x4f8
  4020f8:	mov	x20, #0x0                   	// #0
  4020fc:	b	402124 <ferror@plt+0x804>
  402100:	lsl	x1, x20, #4
  402104:	add	w0, w20, #0x1
  402108:	cmp	w22, w0
  40210c:	add	x20, x20, #0x1
  402110:	csel	x21, x21, x24, ne  // ne = any
  402114:	mov	x0, x23
  402118:	ldr	x1, [x19, x1]
  40211c:	mov	x2, x21
  402120:	bl	4018b0 <printf@plt>
  402124:	cmp	w22, w20
  402128:	b.gt	402100 <ferror@plt+0x7e0>
  40212c:	ldr	w22, [sp, #208]
  402130:	b	401bf8 <ferror@plt+0x2d8>
  402134:	adrp	x0, 416000 <ferror@plt+0x146e0>
  402138:	adrp	x1, 404000 <ferror@plt+0x26e0>
  40213c:	add	x1, x1, #0x4f0
  402140:	ldr	x0, [x0, #536]
  402144:	bl	4018f0 <fprintf@plt>
  402148:	b	402064 <ferror@plt+0x744>
  40214c:	mov	w0, w25
  402150:	mov	w1, #0x5                   	// #5
  402154:	add	x26, sp, #0x70
  402158:	bl	4016f0 <flock@plt>
  40215c:	cmn	w0, #0x1
  402160:	b.eq	4021ec <ferror@plt+0x8cc>  // b.none
  402164:	mov	x2, x26
  402168:	mov	w0, w25
  40216c:	mov	w1, #0x6                   	// #6
  402170:	str	wzr, [sp, #112]
  402174:	stp	xzr, xzr, [sp, #120]
  402178:	bl	401810 <fcntl@plt>
  40217c:	cmn	w0, #0x1
  402180:	b.ne	401fbc <ferror@plt+0x69c>  // b.any
  402184:	bl	4018c0 <__errno_location@plt>
  402188:	ldr	w0, [x0]
  40218c:	sub	w0, w0, #0xb
  402190:	tst	w0, #0xfffffffd
  402194:	b.ne	401fbc <ferror@plt+0x69c>  // b.any
  402198:	b	401f78 <ferror@plt+0x658>
  40219c:	mov	w23, #0x0                   	// #0
  4021a0:	b	40205c <ferror@plt+0x73c>
  4021a4:	ldrb	w26, [x1]
  4021a8:	cbz	w26, 4021c0 <ferror@plt+0x8a0>
  4021ac:	bl	4017a0 <__ctype_b_loc@plt>
  4021b0:	ubfiz	x26, x26, #1, #8
  4021b4:	ldr	x0, [x0]
  4021b8:	ldrh	w0, [x0, x26]
  4021bc:	tbz	w0, #13, 401fbc <ferror@plt+0x69c>
  4021c0:	mov	x0, #0x20                  	// #32
  4021c4:	bl	402838 <ferror@plt+0xf18>
  4021c8:	mov	x26, x0
  4021cc:	mov	x1, #0x1                   	// #1
  4021d0:	sxtw	x27, w27
  4021d4:	mov	w0, w25
  4021d8:	str	x1, [x26]
  4021dc:	str	x27, [x26, #16]
  4021e0:	bl	401740 <close@plt>
  4021e4:	str	x26, [x21, #112]
  4021e8:	b	401b50 <ferror@plt+0x230>
  4021ec:	bl	4018c0 <__errno_location@plt>
  4021f0:	ldr	w0, [x0]
  4021f4:	cmp	w0, #0xb
  4021f8:	b.ne	402164 <ferror@plt+0x844>  // b.any
  4021fc:	b	401f78 <ferror@plt+0x658>
  402200:	mov	w0, #0x69                  	// #105
  402204:	bl	402420 <ferror@plt+0xb00>
  402208:	adrp	x1, 404000 <ferror@plt+0x26e0>
  40220c:	add	x1, x1, #0x3b0
  402210:	mov	w2, #0x5                   	// #5
  402214:	bl	401870 <dcgettext@plt>
  402218:	mov	x2, x0
  40221c:	ldr	x3, [x24, #544]
  402220:	mov	w1, #0x0                   	// #0
  402224:	mov	w0, #0x2                   	// #2
  402228:	bl	401620 <error@plt>
  40222c:	adrp	x1, 404000 <ferror@plt+0x26e0>
  402230:	mov	w2, #0x5                   	// #5
  402234:	add	x1, x1, #0x478
  402238:	mov	x0, #0x0                   	// #0
  40223c:	b	402214 <ferror@plt+0x8f4>
  402240:	adrp	x1, 404000 <ferror@plt+0x26e0>
  402244:	mov	w2, #0x5                   	// #5
  402248:	add	x1, x1, #0x430
  40224c:	mov	x0, #0x0                   	// #0
  402250:	b	402214 <ferror@plt+0x8f4>
  402254:	mov	x29, #0x0                   	// #0
  402258:	mov	x30, #0x0                   	// #0
  40225c:	mov	x5, x0
  402260:	ldr	x1, [sp]
  402264:	add	x2, sp, #0x8
  402268:	mov	x6, sp
  40226c:	movz	x0, #0x0, lsl #48
  402270:	movk	x0, #0x0, lsl #32
  402274:	movk	x0, #0x40, lsl #16
  402278:	movk	x0, #0x1930
  40227c:	movz	x3, #0x0, lsl #48
  402280:	movk	x3, #0x0, lsl #32
  402284:	movk	x3, #0x40, lsl #16
  402288:	movk	x3, #0x3a18
  40228c:	movz	x4, #0x0, lsl #48
  402290:	movk	x4, #0x0, lsl #32
  402294:	movk	x4, #0x40, lsl #16
  402298:	movk	x4, #0x3a98
  40229c:	bl	4016e0 <__libc_start_main@plt>
  4022a0:	bl	401760 <abort@plt>
  4022a4:	adrp	x0, 415000 <ferror@plt+0x136e0>
  4022a8:	ldr	x0, [x0, #4064]
  4022ac:	cbz	x0, 4022b4 <ferror@plt+0x994>
  4022b0:	b	401750 <__gmon_start__@plt>
  4022b4:	ret
  4022b8:	adrp	x0, 416000 <ferror@plt+0x146e0>
  4022bc:	add	x0, x0, #0x1f8
  4022c0:	adrp	x1, 416000 <ferror@plt+0x146e0>
  4022c4:	add	x1, x1, #0x1f8
  4022c8:	cmp	x1, x0
  4022cc:	b.eq	4022e4 <ferror@plt+0x9c4>  // b.none
  4022d0:	adrp	x1, 403000 <ferror@plt+0x16e0>
  4022d4:	ldr	x1, [x1, #2760]
  4022d8:	cbz	x1, 4022e4 <ferror@plt+0x9c4>
  4022dc:	mov	x16, x1
  4022e0:	br	x16
  4022e4:	ret
  4022e8:	adrp	x0, 416000 <ferror@plt+0x146e0>
  4022ec:	add	x0, x0, #0x1f8
  4022f0:	adrp	x1, 416000 <ferror@plt+0x146e0>
  4022f4:	add	x1, x1, #0x1f8
  4022f8:	sub	x1, x1, x0
  4022fc:	lsr	x2, x1, #63
  402300:	add	x1, x2, x1, asr #3
  402304:	cmp	xzr, x1, asr #1
  402308:	asr	x1, x1, #1
  40230c:	b.eq	402324 <ferror@plt+0xa04>  // b.none
  402310:	adrp	x2, 403000 <ferror@plt+0x16e0>
  402314:	ldr	x2, [x2, #2768]
  402318:	cbz	x2, 402324 <ferror@plt+0xa04>
  40231c:	mov	x16, x2
  402320:	br	x16
  402324:	ret
  402328:	stp	x29, x30, [sp, #-32]!
  40232c:	mov	x29, sp
  402330:	str	x19, [sp, #16]
  402334:	adrp	x19, 416000 <ferror@plt+0x146e0>
  402338:	ldrb	w0, [x19, #552]
  40233c:	cbnz	w0, 40234c <ferror@plt+0xa2c>
  402340:	bl	4022b8 <ferror@plt+0x998>
  402344:	mov	w0, #0x1                   	// #1
  402348:	strb	w0, [x19, #552]
  40234c:	ldr	x19, [sp, #16]
  402350:	ldp	x29, x30, [sp], #32
  402354:	ret
  402358:	b	4022e8 <ferror@plt+0x9c8>
  40235c:	nop
  402360:	stp	x29, x30, [sp, #-48]!
  402364:	mov	x29, sp
  402368:	stp	x19, x20, [sp, #16]
  40236c:	mov	x20, x0
  402370:	stp	x21, x22, [sp, #32]
  402374:	mov	x21, x1
  402378:	ldrb	w19, [x0]
  40237c:	cmp	w19, #0x2b
  402380:	b.eq	402408 <ferror@plt+0xae8>  // b.none
  402384:	cmp	w19, #0x2d
  402388:	mov	x22, #0x1                   	// #1
  40238c:	b.eq	4023dc <ferror@plt+0xabc>  // b.none
  402390:	cbz	w19, 402418 <ferror@plt+0xaf8>
  402394:	bl	4017a0 <__ctype_b_loc@plt>
  402398:	mov	x2, #0x0                   	// #0
  40239c:	ldr	x1, [x0]
  4023a0:	b	4023ac <ferror@plt+0xa8c>
  4023a4:	ldrb	w19, [x20, #1]!
  4023a8:	cbz	w19, 4023ec <ferror@plt+0xacc>
  4023ac:	ubfiz	x0, x19, #1, #8
  4023b0:	sub	w19, w19, #0x30
  4023b4:	add	x2, x2, x2, lsl #2
  4023b8:	sxtw	x19, w19
  4023bc:	ldrh	w0, [x1, x0]
  4023c0:	add	x2, x19, x2, lsl #1
  4023c4:	tbnz	w0, #11, 4023a4 <ferror@plt+0xa84>
  4023c8:	mov	w0, #0x0                   	// #0
  4023cc:	ldp	x19, x20, [sp, #16]
  4023d0:	ldp	x21, x22, [sp, #32]
  4023d4:	ldp	x29, x30, [sp], #48
  4023d8:	ret
  4023dc:	ldrb	w19, [x0, #1]
  4023e0:	add	x20, x0, #0x1
  4023e4:	mov	x22, #0xffffffffffffffff    	// #-1
  4023e8:	b	402390 <ferror@plt+0xa70>
  4023ec:	mul	x19, x2, x22
  4023f0:	str	x19, [x21]
  4023f4:	mov	w0, #0x1                   	// #1
  4023f8:	ldp	x19, x20, [sp, #16]
  4023fc:	ldp	x21, x22, [sp, #32]
  402400:	ldp	x29, x30, [sp], #48
  402404:	ret
  402408:	mov	x22, #0x1                   	// #1
  40240c:	ldrb	w19, [x0, #1]
  402410:	add	x20, x0, x22
  402414:	b	402390 <ferror@plt+0xa70>
  402418:	mov	x19, #0x0                   	// #0
  40241c:	b	4023f0 <ferror@plt+0xad0>
  402420:	stp	x29, x30, [sp, #-48]!
  402424:	cmp	w0, #0x3f
  402428:	mov	x29, sp
  40242c:	stp	x19, x20, [sp, #16]
  402430:	str	x21, [sp, #32]
  402434:	b.eq	402724 <ferror@plt+0xe04>  // b.none
  402438:	adrp	x0, 416000 <ferror@plt+0x146e0>
  40243c:	adrp	x20, 416000 <ferror@plt+0x146e0>
  402440:	ldr	x19, [x0, #536]
  402444:	mov	w2, #0x5                   	// #5
  402448:	adrp	x1, 403000 <ferror@plt+0x16e0>
  40244c:	mov	x0, #0x0                   	// #0
  402450:	add	x1, x1, #0xad8
  402454:	bl	401870 <dcgettext@plt>
  402458:	mov	x1, x19
  40245c:	bl	4015f0 <fputs@plt>
  402460:	mov	w2, #0x5                   	// #5
  402464:	adrp	x1, 403000 <ferror@plt+0x16e0>
  402468:	mov	x0, #0x0                   	// #0
  40246c:	add	x1, x1, #0xae8
  402470:	bl	401870 <dcgettext@plt>
  402474:	mov	x1, x0
  402478:	adrp	x2, 416000 <ferror@plt+0x146e0>
  40247c:	mov	x0, x19
  402480:	adrp	x21, 416000 <ferror@plt+0x146e0>
  402484:	ldr	x2, [x2, #544]
  402488:	bl	4018f0 <fprintf@plt>
  40248c:	mov	w2, #0x5                   	// #5
  402490:	adrp	x1, 403000 <ferror@plt+0x16e0>
  402494:	mov	x0, #0x0                   	// #0
  402498:	add	x1, x1, #0xb08
  40249c:	bl	401870 <dcgettext@plt>
  4024a0:	mov	x1, x19
  4024a4:	bl	4015f0 <fputs@plt>
  4024a8:	ldr	w0, [x21, #560]
  4024ac:	cbz	w0, 402730 <ferror@plt+0xe10>
  4024b0:	cmp	w0, #0x1
  4024b4:	b.eq	4027c4 <ferror@plt+0xea4>  // b.none
  4024b8:	mov	w2, #0x5                   	// #5
  4024bc:	adrp	x1, 403000 <ferror@plt+0x16e0>
  4024c0:	mov	x0, #0x0                   	// #0
  4024c4:	add	x1, x1, #0xcb0
  4024c8:	bl	401870 <dcgettext@plt>
  4024cc:	mov	x1, x19
  4024d0:	bl	4015f0 <fputs@plt>
  4024d4:	mov	w2, #0x5                   	// #5
  4024d8:	adrp	x1, 403000 <ferror@plt+0x16e0>
  4024dc:	mov	x0, #0x0                   	// #0
  4024e0:	add	x1, x1, #0xce8
  4024e4:	bl	401870 <dcgettext@plt>
  4024e8:	mov	x1, x19
  4024ec:	bl	4015f0 <fputs@plt>
  4024f0:	mov	w2, #0x5                   	// #5
  4024f4:	adrp	x1, 403000 <ferror@plt+0x16e0>
  4024f8:	mov	x0, #0x0                   	// #0
  4024fc:	add	x1, x1, #0xd28
  402500:	bl	401870 <dcgettext@plt>
  402504:	mov	x1, x19
  402508:	bl	4015f0 <fputs@plt>
  40250c:	mov	w2, #0x5                   	// #5
  402510:	adrp	x1, 403000 <ferror@plt+0x16e0>
  402514:	mov	x0, #0x0                   	// #0
  402518:	add	x1, x1, #0xd68
  40251c:	bl	401870 <dcgettext@plt>
  402520:	mov	x1, x19
  402524:	bl	4015f0 <fputs@plt>
  402528:	mov	w2, #0x5                   	// #5
  40252c:	adrp	x1, 403000 <ferror@plt+0x16e0>
  402530:	mov	x0, #0x0                   	// #0
  402534:	add	x1, x1, #0xda0
  402538:	bl	401870 <dcgettext@plt>
  40253c:	mov	x1, x19
  402540:	bl	4015f0 <fputs@plt>
  402544:	mov	w2, #0x5                   	// #5
  402548:	adrp	x1, 403000 <ferror@plt+0x16e0>
  40254c:	mov	x0, #0x0                   	// #0
  402550:	add	x1, x1, #0xdd8
  402554:	bl	401870 <dcgettext@plt>
  402558:	mov	x1, x19
  40255c:	bl	4015f0 <fputs@plt>
  402560:	mov	w2, #0x5                   	// #5
  402564:	adrp	x1, 403000 <ferror@plt+0x16e0>
  402568:	mov	x0, #0x0                   	// #0
  40256c:	add	x1, x1, #0xe18
  402570:	bl	401870 <dcgettext@plt>
  402574:	mov	x1, x19
  402578:	bl	4015f0 <fputs@plt>
  40257c:	mov	w2, #0x5                   	// #5
  402580:	adrp	x1, 403000 <ferror@plt+0x16e0>
  402584:	mov	x0, #0x0                   	// #0
  402588:	add	x1, x1, #0xe58
  40258c:	bl	401870 <dcgettext@plt>
  402590:	mov	x1, x19
  402594:	bl	4015f0 <fputs@plt>
  402598:	mov	w2, #0x5                   	// #5
  40259c:	adrp	x1, 403000 <ferror@plt+0x16e0>
  4025a0:	mov	x0, #0x0                   	// #0
  4025a4:	add	x1, x1, #0xea8
  4025a8:	bl	401870 <dcgettext@plt>
  4025ac:	mov	x1, x19
  4025b0:	bl	4015f0 <fputs@plt>
  4025b4:	mov	w2, #0x5                   	// #5
  4025b8:	adrp	x1, 403000 <ferror@plt+0x16e0>
  4025bc:	mov	x0, #0x0                   	// #0
  4025c0:	add	x1, x1, #0xed8
  4025c4:	bl	401870 <dcgettext@plt>
  4025c8:	mov	x1, x19
  4025cc:	bl	4015f0 <fputs@plt>
  4025d0:	mov	w2, #0x5                   	// #5
  4025d4:	adrp	x1, 403000 <ferror@plt+0x16e0>
  4025d8:	mov	x0, #0x0                   	// #0
  4025dc:	add	x1, x1, #0xf18
  4025e0:	bl	401870 <dcgettext@plt>
  4025e4:	mov	x1, x19
  4025e8:	bl	4015f0 <fputs@plt>
  4025ec:	mov	w2, #0x5                   	// #5
  4025f0:	adrp	x1, 403000 <ferror@plt+0x16e0>
  4025f4:	mov	x0, #0x0                   	// #0
  4025f8:	add	x1, x1, #0xf50
  4025fc:	bl	401870 <dcgettext@plt>
  402600:	mov	x1, x19
  402604:	bl	4015f0 <fputs@plt>
  402608:	mov	w2, #0x5                   	// #5
  40260c:	adrp	x1, 403000 <ferror@plt+0x16e0>
  402610:	mov	x0, #0x0                   	// #0
  402614:	add	x1, x1, #0xf80
  402618:	bl	401870 <dcgettext@plt>
  40261c:	mov	x1, x19
  402620:	bl	4015f0 <fputs@plt>
  402624:	mov	w2, #0x5                   	// #5
  402628:	adrp	x1, 403000 <ferror@plt+0x16e0>
  40262c:	mov	x0, #0x0                   	// #0
  402630:	add	x1, x1, #0xfc0
  402634:	bl	401870 <dcgettext@plt>
  402638:	mov	x1, x19
  40263c:	bl	4015f0 <fputs@plt>
  402640:	mov	w2, #0x5                   	// #5
  402644:	adrp	x1, 403000 <ferror@plt+0x16e0>
  402648:	mov	x0, #0x0                   	// #0
  40264c:	add	x1, x1, #0xff0
  402650:	bl	401870 <dcgettext@plt>
  402654:	mov	x1, x19
  402658:	bl	4015f0 <fputs@plt>
  40265c:	mov	w2, #0x5                   	// #5
  402660:	adrp	x1, 404000 <ferror@plt+0x26e0>
  402664:	mov	x0, #0x0                   	// #0
  402668:	add	x1, x1, #0x30
  40266c:	bl	401870 <dcgettext@plt>
  402670:	mov	x1, x19
  402674:	bl	4015f0 <fputs@plt>
  402678:	mov	w2, #0x5                   	// #5
  40267c:	adrp	x1, 404000 <ferror@plt+0x26e0>
  402680:	mov	x0, #0x0                   	// #0
  402684:	add	x1, x1, #0xa8
  402688:	bl	401870 <dcgettext@plt>
  40268c:	mov	x1, x19
  402690:	bl	4015f0 <fputs@plt>
  402694:	mov	w2, #0x5                   	// #5
  402698:	adrp	x1, 403000 <ferror@plt+0x16e0>
  40269c:	mov	x0, #0x0                   	// #0
  4026a0:	add	x1, x1, #0xe50
  4026a4:	bl	401870 <dcgettext@plt>
  4026a8:	mov	x1, x19
  4026ac:	bl	4015f0 <fputs@plt>
  4026b0:	mov	w2, #0x5                   	// #5
  4026b4:	adrp	x1, 404000 <ferror@plt+0x26e0>
  4026b8:	mov	x0, #0x0                   	// #0
  4026bc:	add	x1, x1, #0x170
  4026c0:	bl	401870 <dcgettext@plt>
  4026c4:	mov	x1, x19
  4026c8:	bl	4015f0 <fputs@plt>
  4026cc:	mov	w2, #0x5                   	// #5
  4026d0:	adrp	x1, 404000 <ferror@plt+0x26e0>
  4026d4:	mov	x0, #0x0                   	// #0
  4026d8:	add	x1, x1, #0x1a0
  4026dc:	bl	401870 <dcgettext@plt>
  4026e0:	mov	x1, x19
  4026e4:	bl	4015f0 <fputs@plt>
  4026e8:	mov	w2, #0x5                   	// #5
  4026ec:	adrp	x1, 404000 <ferror@plt+0x26e0>
  4026f0:	mov	x0, #0x0                   	// #0
  4026f4:	add	x1, x1, #0x1d8
  4026f8:	bl	401870 <dcgettext@plt>
  4026fc:	mov	x1, x0
  402700:	adrp	x2, 404000 <ferror@plt+0x26e0>
  402704:	mov	x0, x19
  402708:	add	x2, x2, #0x1f8
  40270c:	bl	4018f0 <fprintf@plt>
  402710:	ldr	x0, [x20, #512]
  402714:	cmp	x0, x19
  402718:	cset	w0, eq  // eq = none
  40271c:	lsl	w0, w0, #1
  402720:	bl	401600 <exit@plt>
  402724:	adrp	x20, 416000 <ferror@plt+0x146e0>
  402728:	ldr	x19, [x20, #512]
  40272c:	b	402444 <ferror@plt+0xb24>
  402730:	mov	w2, #0x5                   	// #5
  402734:	adrp	x1, 403000 <ferror@plt+0x16e0>
  402738:	mov	x0, #0x0                   	// #0
  40273c:	add	x1, x1, #0xb18
  402740:	bl	401870 <dcgettext@plt>
  402744:	mov	x1, x19
  402748:	bl	4015f0 <fputs@plt>
  40274c:	mov	w2, #0x5                   	// #5
  402750:	adrp	x1, 403000 <ferror@plt+0x16e0>
  402754:	mov	x0, #0x0                   	// #0
  402758:	add	x1, x1, #0xb50
  40275c:	bl	401870 <dcgettext@plt>
  402760:	mov	x1, x19
  402764:	bl	4015f0 <fputs@plt>
  402768:	mov	w2, #0x5                   	// #5
  40276c:	adrp	x1, 403000 <ferror@plt+0x16e0>
  402770:	mov	x0, #0x0                   	// #0
  402774:	add	x1, x1, #0xb88
  402778:	bl	401870 <dcgettext@plt>
  40277c:	mov	x1, x19
  402780:	bl	4015f0 <fputs@plt>
  402784:	mov	w2, #0x5                   	// #5
  402788:	adrp	x1, 403000 <ferror@plt+0x16e0>
  40278c:	mov	x0, #0x0                   	// #0
  402790:	add	x1, x1, #0xbc8
  402794:	bl	401870 <dcgettext@plt>
  402798:	mov	x1, x19
  40279c:	bl	4015f0 <fputs@plt>
  4027a0:	mov	w2, #0x5                   	// #5
  4027a4:	adrp	x1, 403000 <ferror@plt+0x16e0>
  4027a8:	mov	x0, #0x0                   	// #0
  4027ac:	add	x1, x1, #0xc00
  4027b0:	bl	401870 <dcgettext@plt>
  4027b4:	mov	x1, x19
  4027b8:	bl	4015f0 <fputs@plt>
  4027bc:	ldr	w0, [x21, #560]
  4027c0:	b	4024b0 <ferror@plt+0xb90>
  4027c4:	mov	w2, #0x5                   	// #5
  4027c8:	adrp	x1, 403000 <ferror@plt+0x16e0>
  4027cc:	mov	x0, #0x0                   	// #0
  4027d0:	add	x1, x1, #0xc30
  4027d4:	bl	401870 <dcgettext@plt>
  4027d8:	mov	x1, x19
  4027dc:	bl	4015f0 <fputs@plt>
  4027e0:	mov	w2, #0x5                   	// #5
  4027e4:	adrp	x1, 403000 <ferror@plt+0x16e0>
  4027e8:	mov	x0, #0x0                   	// #0
  4027ec:	add	x1, x1, #0xc78
  4027f0:	bl	401870 <dcgettext@plt>
  4027f4:	mov	x1, x19
  4027f8:	bl	4015f0 <fputs@plt>
  4027fc:	b	4024b8 <ferror@plt+0xb98>
  402800:	cbz	x0, 40281c <ferror@plt+0xefc>
  402804:	stp	x29, x30, [sp, #-16]!
  402808:	mov	x29, sp
  40280c:	bl	401730 <strdup@plt>
  402810:	cbz	x0, 402824 <ferror@plt+0xf04>
  402814:	ldp	x29, x30, [sp], #16
  402818:	ret
  40281c:	mov	x0, #0x0                   	// #0
  402820:	ret
  402824:	adrp	x2, 404000 <ferror@plt+0x26e0>
  402828:	mov	w1, #0x0                   	// #0
  40282c:	add	x2, x2, #0x208
  402830:	mov	w0, #0x3                   	// #3
  402834:	bl	401620 <error@plt>
  402838:	stp	x29, x30, [sp, #-32]!
  40283c:	mov	x29, sp
  402840:	str	x19, [sp, #16]
  402844:	mov	x19, x0
  402848:	bl	4016b0 <malloc@plt>
  40284c:	cmp	x0, #0x0
  402850:	ccmp	x19, #0x0, #0x4, eq  // eq = none
  402854:	b.ne	402864 <ferror@plt+0xf44>  // b.any
  402858:	ldr	x19, [sp, #16]
  40285c:	ldp	x29, x30, [sp], #32
  402860:	ret
  402864:	adrp	x2, 404000 <ferror@plt+0x26e0>
  402868:	mov	x3, x19
  40286c:	add	x2, x2, #0x220
  402870:	mov	w1, #0x0                   	// #0
  402874:	mov	w0, #0x3                   	// #3
  402878:	bl	401620 <error@plt>
  40287c:	nop
  402880:	stp	x29, x30, [sp, #-32]!
  402884:	mov	x29, sp
  402888:	stp	x19, x20, [sp, #16]
  40288c:	mov	x20, x0
  402890:	mov	w19, #0x1                   	// #1
  402894:	bl	402360 <ferror@plt+0xa40>
  402898:	cbz	w0, 4028ac <ferror@plt+0xf8c>
  40289c:	mov	w0, w19
  4028a0:	ldp	x19, x20, [sp, #16]
  4028a4:	ldp	x29, x30, [sp], #32
  4028a8:	ret
  4028ac:	mov	w19, w0
  4028b0:	mov	w2, #0x5                   	// #5
  4028b4:	adrp	x1, 404000 <ferror@plt+0x26e0>
  4028b8:	mov	x0, #0x0                   	// #0
  4028bc:	add	x1, x1, #0x240
  4028c0:	bl	401870 <dcgettext@plt>
  4028c4:	mov	x3, x20
  4028c8:	mov	x2, x0
  4028cc:	mov	w1, #0x0                   	// #0
  4028d0:	mov	w0, #0x0                   	// #0
  4028d4:	bl	401620 <error@plt>
  4028d8:	mov	w0, w19
  4028dc:	ldp	x19, x20, [sp, #16]
  4028e0:	ldp	x29, x30, [sp], #32
  4028e4:	ret
  4028e8:	stp	x29, x30, [sp, #-48]!
  4028ec:	mov	x29, sp
  4028f0:	stp	x19, x20, [sp, #16]
  4028f4:	mov	x20, x1
  4028f8:	str	x21, [sp, #32]
  4028fc:	mov	x21, x0
  402900:	bl	402360 <ferror@plt+0xa40>
  402904:	cbz	w0, 402948 <ferror@plt+0x1028>
  402908:	ldr	x0, [x20]
  40290c:	mov	w19, #0x1                   	// #1
  402910:	cbz	x0, 402928 <ferror@plt+0x1008>
  402914:	mov	w0, w19
  402918:	ldp	x19, x20, [sp, #16]
  40291c:	ldr	x21, [sp, #32]
  402920:	ldp	x29, x30, [sp], #48
  402924:	ret
  402928:	bl	4015e0 <getsid@plt>
  40292c:	sxtw	x0, w0
  402930:	str	x0, [x20]
  402934:	mov	w0, w19
  402938:	ldp	x19, x20, [sp, #16]
  40293c:	ldr	x21, [sp, #32]
  402940:	ldp	x29, x30, [sp], #48
  402944:	ret
  402948:	mov	w19, w0
  40294c:	mov	w2, #0x5                   	// #5
  402950:	adrp	x1, 404000 <ferror@plt+0x26e0>
  402954:	mov	x0, #0x0                   	// #0
  402958:	add	x1, x1, #0x258
  40295c:	bl	401870 <dcgettext@plt>
  402960:	mov	x3, x21
  402964:	mov	x2, x0
  402968:	mov	w1, #0x0                   	// #0
  40296c:	mov	w0, #0x0                   	// #0
  402970:	bl	401620 <error@plt>
  402974:	mov	w0, w19
  402978:	ldp	x19, x20, [sp, #16]
  40297c:	ldr	x21, [sp, #32]
  402980:	ldp	x29, x30, [sp], #48
  402984:	ret
  402988:	stp	x29, x30, [sp, #-48]!
  40298c:	mov	x29, sp
  402990:	stp	x19, x20, [sp, #16]
  402994:	mov	x20, x1
  402998:	str	x21, [sp, #32]
  40299c:	mov	x21, x0
  4029a0:	bl	402360 <ferror@plt+0xa40>
  4029a4:	cbz	w0, 4029e8 <ferror@plt+0x10c8>
  4029a8:	ldr	x0, [x20]
  4029ac:	mov	w19, #0x1                   	// #1
  4029b0:	cbz	x0, 4029c8 <ferror@plt+0x10a8>
  4029b4:	mov	w0, w19
  4029b8:	ldp	x19, x20, [sp, #16]
  4029bc:	ldr	x21, [sp, #32]
  4029c0:	ldp	x29, x30, [sp], #48
  4029c4:	ret
  4029c8:	bl	4017e0 <getpgrp@plt>
  4029cc:	sxtw	x0, w0
  4029d0:	str	x0, [x20]
  4029d4:	mov	w0, w19
  4029d8:	ldp	x19, x20, [sp, #16]
  4029dc:	ldr	x21, [sp, #32]
  4029e0:	ldp	x29, x30, [sp], #48
  4029e4:	ret
  4029e8:	mov	w19, w0
  4029ec:	mov	w2, #0x5                   	// #5
  4029f0:	adrp	x1, 404000 <ferror@plt+0x26e0>
  4029f4:	mov	x0, #0x0                   	// #0
  4029f8:	add	x1, x1, #0x270
  4029fc:	bl	401870 <dcgettext@plt>
  402a00:	mov	x3, x21
  402a04:	mov	x2, x0
  402a08:	mov	w1, #0x0                   	// #0
  402a0c:	mov	w0, #0x0                   	// #0
  402a10:	bl	401620 <error@plt>
  402a14:	mov	w0, w19
  402a18:	ldp	x19, x20, [sp, #16]
  402a1c:	ldr	x21, [sp, #32]
  402a20:	ldp	x29, x30, [sp], #48
  402a24:	ret
  402a28:	stp	x29, x30, [sp, #-48]!
  402a2c:	mov	x29, sp
  402a30:	stp	x19, x20, [sp, #16]
  402a34:	mov	x20, x0
  402a38:	mov	w19, #0x1                   	// #1
  402a3c:	str	x21, [sp, #32]
  402a40:	mov	x21, x1
  402a44:	bl	402360 <ferror@plt+0xa40>
  402a48:	cbz	w0, 402a60 <ferror@plt+0x1140>
  402a4c:	mov	w0, w19
  402a50:	ldp	x19, x20, [sp, #16]
  402a54:	ldr	x21, [sp, #32]
  402a58:	ldp	x29, x30, [sp], #48
  402a5c:	ret
  402a60:	mov	w19, w0
  402a64:	mov	x0, x20
  402a68:	bl	401710 <getpwnam@plt>
  402a6c:	cbz	x0, 402a90 <ferror@plt+0x1170>
  402a70:	ldr	w0, [x0, #16]
  402a74:	mov	w19, #0x1                   	// #1
  402a78:	str	x0, [x21]
  402a7c:	mov	w0, w19
  402a80:	ldp	x19, x20, [sp, #16]
  402a84:	ldr	x21, [sp, #32]
  402a88:	ldp	x29, x30, [sp], #48
  402a8c:	ret
  402a90:	mov	w2, #0x5                   	// #5
  402a94:	adrp	x1, 404000 <ferror@plt+0x26e0>
  402a98:	add	x1, x1, #0x290
  402a9c:	bl	401870 <dcgettext@plt>
  402aa0:	mov	x3, x20
  402aa4:	mov	x2, x0
  402aa8:	mov	w1, #0x0                   	// #0
  402aac:	mov	w0, #0x0                   	// #0
  402ab0:	bl	401620 <error@plt>
  402ab4:	b	402a4c <ferror@plt+0x112c>
  402ab8:	stp	x29, x30, [sp, #-48]!
  402abc:	mov	x29, sp
  402ac0:	stp	x19, x20, [sp, #16]
  402ac4:	mov	x20, x0
  402ac8:	mov	w19, #0x1                   	// #1
  402acc:	str	x21, [sp, #32]
  402ad0:	mov	x21, x1
  402ad4:	bl	402360 <ferror@plt+0xa40>
  402ad8:	cbz	w0, 402af0 <ferror@plt+0x11d0>
  402adc:	mov	w0, w19
  402ae0:	ldp	x19, x20, [sp, #16]
  402ae4:	ldr	x21, [sp, #32]
  402ae8:	ldp	x29, x30, [sp], #48
  402aec:	ret
  402af0:	mov	w19, w0
  402af4:	mov	x0, x20
  402af8:	bl	401630 <getgrnam@plt>
  402afc:	cbz	x0, 402b20 <ferror@plt+0x1200>
  402b00:	ldr	w0, [x0, #16]
  402b04:	mov	w19, #0x1                   	// #1
  402b08:	str	x0, [x21]
  402b0c:	mov	w0, w19
  402b10:	ldp	x19, x20, [sp, #16]
  402b14:	ldr	x21, [sp, #32]
  402b18:	ldp	x29, x30, [sp], #48
  402b1c:	ret
  402b20:	mov	w2, #0x5                   	// #5
  402b24:	adrp	x1, 404000 <ferror@plt+0x26e0>
  402b28:	add	x1, x1, #0x2a8
  402b2c:	bl	401870 <dcgettext@plt>
  402b30:	mov	x3, x20
  402b34:	mov	x2, x0
  402b38:	mov	w1, #0x0                   	// #0
  402b3c:	mov	w0, #0x0                   	// #0
  402b40:	bl	401620 <error@plt>
  402b44:	b	402adc <ferror@plt+0x11bc>
  402b48:	stp	x29, x30, [sp, #-32]!
  402b4c:	mov	x29, sp
  402b50:	str	x19, [sp, #16]
  402b54:	mov	x19, x1
  402b58:	cbz	x0, 402b7c <ferror@plt+0x125c>
  402b5c:	bl	401730 <strdup@plt>
  402b60:	mov	x2, x0
  402b64:	cbz	x0, 402b94 <ferror@plt+0x1274>
  402b68:	str	x2, [x19, #8]
  402b6c:	mov	w0, #0x1                   	// #1
  402b70:	ldr	x19, [sp, #16]
  402b74:	ldp	x29, x30, [sp], #32
  402b78:	ret
  402b7c:	mov	x2, x0
  402b80:	str	x2, [x19, #8]
  402b84:	mov	w0, #0x1                   	// #1
  402b88:	ldr	x19, [sp, #16]
  402b8c:	ldp	x29, x30, [sp], #32
  402b90:	ret
  402b94:	adrp	x2, 404000 <ferror@plt+0x26e0>
  402b98:	mov	w1, #0x0                   	// #0
  402b9c:	add	x2, x2, #0x208
  402ba0:	mov	w0, #0x3                   	// #3
  402ba4:	bl	401620 <error@plt>
  402ba8:	stp	x29, x30, [sp, #-48]!
  402bac:	mov	x29, sp
  402bb0:	stp	x19, x20, [sp, #16]
  402bb4:	mov	x20, x1
  402bb8:	mov	x19, x0
  402bbc:	str	x21, [sp, #32]
  402bc0:	cbz	x0, 402c18 <ferror@plt+0x12f8>
  402bc4:	bl	401730 <strdup@plt>
  402bc8:	cbz	x0, 402c20 <ferror@plt+0x1300>
  402bcc:	adrp	x21, 416000 <ferror@plt+0x146e0>
  402bd0:	str	x0, [x20, #8]
  402bd4:	mov	x0, x19
  402bd8:	str	wzr, [x21, #488]
  402bdc:	bl	401610 <get_ns_id@plt>
  402be0:	mov	w2, w0
  402be4:	mov	w0, #0x0                   	// #0
  402be8:	cmn	w2, #0x1
  402bec:	b.eq	402c08 <ferror@plt+0x12e8>  // b.none
  402bf0:	ldr	w3, [x21, #488]
  402bf4:	mov	w1, #0x1                   	// #1
  402bf8:	mov	w0, w1
  402bfc:	lsl	w1, w1, w2
  402c00:	orr	w1, w1, w3
  402c04:	str	w1, [x21, #488]
  402c08:	ldp	x19, x20, [sp, #16]
  402c0c:	ldr	x21, [sp, #32]
  402c10:	ldp	x29, x30, [sp], #48
  402c14:	ret
  402c18:	mov	x0, #0x0                   	// #0
  402c1c:	b	402bcc <ferror@plt+0x12ac>
  402c20:	adrp	x2, 404000 <ferror@plt+0x26e0>
  402c24:	mov	w1, #0x0                   	// #0
  402c28:	add	x2, x2, #0x208
  402c2c:	mov	w0, #0x3                   	// #3
  402c30:	bl	401620 <error@plt>
  402c34:	nop
  402c38:	mov	x12, #0x3dc0                	// #15808
  402c3c:	sub	sp, sp, x12
  402c40:	stp	x29, x30, [sp]
  402c44:	mov	x29, sp
  402c48:	stp	x19, x20, [sp, #16]
  402c4c:	mov	w19, #0x2                   	// #2
  402c50:	stp	x21, x22, [sp, #32]
  402c54:	stp	x23, x24, [sp, #48]
  402c58:	stp	x25, x26, [sp, #64]
  402c5c:	stp	x27, x28, [sp, #80]
  402c60:	str	x0, [sp, #136]
  402c64:	bl	4016a0 <getpid@plt>
  402c68:	add	x3, sp, #0xe30
  402c6c:	mov	x2, #0xff0                 	// #4080
  402c70:	mov	w1, #0x0                   	// #0
  402c74:	str	w0, [sp, #120]
  402c78:	add	x0, sp, #0xdd0
  402c7c:	stp	xzr, xzr, [x3, #-112]
  402c80:	bl	401700 <memset@plt>
  402c84:	mov	x11, #0x1e30                	// #7728
  402c88:	add	x3, sp, x11
  402c8c:	mov	x10, #0x1dd0                	// #7632
  402c90:	mov	x2, #0xff0                 	// #4080
  402c94:	add	x0, sp, x10
  402c98:	mov	w1, #0x0                   	// #0
  402c9c:	stp	xzr, xzr, [x3, #-112]
  402ca0:	bl	401700 <memset@plt>
  402ca4:	mov	x13, #0x2e30                	// #11824
  402ca8:	add	x3, sp, x13
  402cac:	mov	x12, #0x2dd0                	// #11728
  402cb0:	mov	x2, #0xff0                 	// #4080
  402cb4:	add	x0, sp, x12
  402cb8:	mov	w1, #0x0                   	// #0
  402cbc:	stp	xzr, xzr, [x3, #-112]
  402cc0:	bl	401700 <memset@plt>
  402cc4:	adrp	x5, 416000 <ferror@plt+0x146e0>
  402cc8:	add	x28, x5, #0x230
  402ccc:	ldr	x0, [x28, #8]
  402cd0:	cbz	x0, 403588 <ferror@plt+0x1c68>
  402cd4:	ldr	x0, [x28, #24]
  402cd8:	cbz	x0, 4034d8 <ferror@plt+0x1bb8>
  402cdc:	orr	w19, w19, #0x20
  402ce0:	ldp	w0, w1, [x28, #40]
  402ce4:	orr	w0, w0, w1
  402ce8:	cbnz	w0, 402cf4 <ferror@plt+0x13d4>
  402cec:	ldr	x0, [x28, #48]
  402cf0:	cbz	x0, 403604 <ferror@plt+0x1ce4>
  402cf4:	orr	w19, w19, #0x40
  402cf8:	ldr	x20, [x28, #80]
  402cfc:	orr	w0, w19, #0x8000
  402d00:	ldr	w1, [x28, #72]
  402d04:	cmp	w1, #0x0
  402d08:	csel	w19, w0, w19, ne  // ne = any
  402d0c:	cbz	x20, 402d18 <ferror@plt+0x13f8>
  402d10:	ldr	w0, [x28, #88]
  402d14:	cbz	w0, 4035a0 <ferror@plt+0x1c80>
  402d18:	mov	w0, w19
  402d1c:	bl	401830 <openproc@plt>
  402d20:	mov	x23, x0
  402d24:	ldr	x19, [x28, #8]
  402d28:	cbz	x19, 4035fc <ferror@plt+0x1cdc>
  402d2c:	mov	x0, #0x40                  	// #64
  402d30:	bl	402838 <ferror@plt+0xf18>
  402d34:	ldr	w1, [x28, #92]
  402d38:	str	x0, [sp, #128]
  402d3c:	cbnz	w1, 4034f0 <ferror@plt+0x1bd0>
  402d40:	ldr	w3, [x28, #96]
  402d44:	mov	x1, x19
  402d48:	ldr	x0, [sp, #128]
  402d4c:	mov	w2, #0x9                   	// #9
  402d50:	orr	w2, w3, w2
  402d54:	bl	401890 <regcomp@plt>
  402d58:	mov	w20, w0
  402d5c:	ldr	w1, [x28, #92]
  402d60:	cbnz	w1, 4034e4 <ferror@plt+0x1bc4>
  402d64:	cbnz	w20, 403664 <ferror@plt+0x1d44>
  402d68:	ldp	w3, w2, [x28, #40]
  402d6c:	mov	w1, #0x7fffffff            	// #2147483647
  402d70:	ldr	w0, [x28, #72]
  402d74:	cmp	w2, #0x0
  402d78:	csetm	x2, eq  // eq = none
  402d7c:	cmp	w3, #0x0
  402d80:	csel	w1, w3, w1, eq  // eq = none
  402d84:	str	x2, [sp, #112]
  402d88:	str	w1, [sp, #124]
  402d8c:	cbnz	w0, 4034a4 <ferror@plt+0x1b84>
  402d90:	adrp	x24, 404000 <ferror@plt+0x26e0>
  402d94:	add	x24, x24, #0x2c0
  402d98:	mov	x20, #0x0                   	// #0
  402d9c:	mov	w19, #0x0                   	// #0
  402da0:	mov	w22, #0x0                   	// #0
  402da4:	mov	x2, #0x410                 	// #1040
  402da8:	mov	w1, #0x0                   	// #0
  402dac:	add	x0, sp, #0x190
  402db0:	bl	401700 <memset@plt>
  402db4:	add	x0, sp, #0x5a0
  402db8:	mov	x2, #0x410                 	// #1040
  402dbc:	mov	w1, #0x0                   	// #0
  402dc0:	bl	401700 <memset@plt>
  402dc4:	nop
  402dc8:	add	x1, sp, #0x190
  402dcc:	mov	x0, x23
  402dd0:	bl	401820 <readproc@plt>
  402dd4:	cbz	x0, 40332c <ferror@plt+0x1a0c>
  402dd8:	ldr	w0, [sp, #120]
  402ddc:	ldr	w3, [sp, #400]
  402de0:	cmp	w3, w0
  402de4:	b.eq	402dc8 <ferror@plt+0x14a8>  // b.none
  402de8:	ldr	w0, [x28, #44]
  402dec:	cbz	w0, 402e04 <ferror@plt+0x14e4>
  402df0:	ldr	x1, [sp, #112]
  402df4:	str	wzr, [sp, #108]
  402df8:	ldr	x0, [sp, #464]
  402dfc:	cmp	x0, x1
  402e00:	b.cc	402e80 <ferror@plt+0x1560>  // b.lo, b.ul, b.last
  402e04:	ldr	w0, [x28, #40]
  402e08:	cbz	w0, 402e20 <ferror@plt+0x1500>
  402e0c:	ldr	x1, [sp, #112]
  402e10:	str	wzr, [sp, #108]
  402e14:	ldr	x0, [sp, #464]
  402e18:	cmp	x0, x1
  402e1c:	b.hi	402e80 <ferror@plt+0x1560>  // b.pmore
  402e20:	ldr	x0, [x28, #104]
  402e24:	cbnz	x0, 4031cc <ferror@plt+0x18ac>
  402e28:	ldr	x0, [x28, #112]
  402e2c:	cbnz	x0, 40322c <ferror@plt+0x190c>
  402e30:	ldr	x0, [x28, #48]
  402e34:	cbnz	x0, 403278 <ferror@plt+0x1958>
  402e38:	ldr	x0, [x28, #80]
  402e3c:	cbnz	x0, 4032c8 <ferror@plt+0x19a8>
  402e40:	ldr	x0, [x28, #24]
  402e44:	cbnz	x0, 403364 <ferror@plt+0x1a44>
  402e48:	ldr	x0, [x28, #32]
  402e4c:	cbnz	x0, 4033b0 <ferror@plt+0x1a90>
  402e50:	ldr	x0, [x28, #56]
  402e54:	cbnz	x0, 4033f8 <ferror@plt+0x1ad8>
  402e58:	ldr	w0, [x28, #72]
  402e5c:	cbnz	w0, 403454 <ferror@plt+0x1b34>
  402e60:	ldr	x0, [x28, #64]
  402e64:	mov	w1, #0x1                   	// #1
  402e68:	str	w1, [sp, #108]
  402e6c:	cbz	x0, 402e80 <ferror@plt+0x1560>
  402e70:	ldr	w0, [sp, #1272]
  402e74:	str	w0, [sp, #108]
  402e78:	cbnz	w0, 403518 <ferror@plt+0x1bf8>
  402e7c:	nop
  402e80:	ldr	x2, [sp, #872]
  402e84:	ldr	w1, [x28, #20]
  402e88:	cbz	x2, 40304c <ferror@plt+0x172c>
  402e8c:	ldr	w0, [x28, #16]
  402e90:	orr	w0, w1, w0
  402e94:	cbnz	w0, 403148 <ferror@plt+0x1828>
  402e98:	ldr	w0, [x28, #120]
  402e9c:	cbnz	w0, 402eb0 <ferror@plt+0x1590>
  402ea0:	ldr	w0, [sp, #108]
  402ea4:	cbz	w0, 403088 <ferror@plt+0x1768>
  402ea8:	ldr	x0, [x28, #8]
  402eac:	cbz	x0, 4032c0 <ferror@plt+0x19a0>
  402eb0:	mov	x8, #0x2dc0                	// #11712
  402eb4:	add	x1, sp, #0x498
  402eb8:	add	x0, sp, x8
  402ebc:	mov	x2, #0xfff                 	// #4095
  402ec0:	bl	4018a0 <strncpy@plt>
  402ec4:	mov	x7, #0x3030                	// #12336
  402ec8:	add	x0, sp, x7
  402ecc:	strb	wzr, [x0, #3471]
  402ed0:	ldr	w0, [sp, #108]
  402ed4:	cbz	w0, 403088 <ferror@plt+0x1768>
  402ed8:	ldr	x0, [x28, #8]
  402edc:	cbz	x0, 4032c0 <ferror@plt+0x19a0>
  402ee0:	ldr	w0, [x28, #16]
  402ee4:	mov	x6, #0x1dc0                	// #7616
  402ee8:	mov	x2, #0xfff                 	// #4095
  402eec:	add	x3, sp, x6
  402ef0:	cbz	w0, 403218 <ferror@plt+0x18f8>
  402ef4:	ldr	x0, [sp, #872]
  402ef8:	cbz	x0, 403218 <ferror@plt+0x18f8>
  402efc:	mov	x0, x3
  402f00:	add	x1, sp, #0xdc0
  402f04:	bl	4018a0 <strncpy@plt>
  402f08:	mov	x3, x0
  402f0c:	ldr	x0, [sp, #128]
  402f10:	mov	x5, #0x2030                	// #8240
  402f14:	add	x5, sp, x5
  402f18:	mov	x1, x3
  402f1c:	mov	w4, #0x0                   	// #0
  402f20:	mov	x3, #0x0                   	// #0
  402f24:	mov	x2, #0x0                   	// #0
  402f28:	strb	wzr, [x5, #3471]
  402f2c:	bl	401880 <regexec@plt>
  402f30:	cmp	w0, #0x0
  402f34:	cset	w1, eq  // eq = none
  402f38:	ldr	w0, [x28, #88]
  402f3c:	cmp	w0, w1
  402f40:	b.eq	402dc8 <ferror@plt+0x14a8>  // b.none
  402f44:	ldr	w0, [x28, #44]
  402f48:	cbz	w0, 4030dc <ferror@plt+0x17bc>
  402f4c:	ldr	x2, [sp, #112]
  402f50:	ldr	x0, [sp, #464]
  402f54:	ldr	w1, [sp, #400]
  402f58:	cmp	x0, x2
  402f5c:	b.eq	403310 <ferror@plt+0x19f0>  // b.none
  402f60:	ldr	w22, [x28, #40]
  402f64:	cbnz	w22, 4030f8 <ferror@plt+0x17d8>
  402f68:	str	x0, [sp, #112]
  402f6c:	str	w1, [sp, #124]
  402f70:	cmp	w22, w19
  402f74:	b.eq	40310c <ferror@plt+0x17ec>  // b.none
  402f78:	cbz	x20, 403654 <ferror@plt+0x1d34>
  402f7c:	ldp	w0, w2, [x28, #120]
  402f80:	sbfiz	x21, x22, #4, #32
  402f84:	ldr	w1, [x28, #20]
  402f88:	add	w22, w22, #0x1
  402f8c:	add	x27, x20, x21
  402f90:	orr	w0, w0, w1
  402f94:	ldrsw	x1, [sp, #400]
  402f98:	str	x1, [x20, x21]
  402f9c:	orr	w0, w0, w2
  402fa0:	cbz	w0, 402fb8 <ferror@plt+0x1698>
  402fa4:	mov	x1, #0x2dc0                	// #11712
  402fa8:	add	x0, sp, x1
  402fac:	bl	401730 <strdup@plt>
  402fb0:	cbz	x0, 40361c <ferror@plt+0x1cfc>
  402fb4:	str	x0, [x27, #8]
  402fb8:	ldr	w0, [x28, #128]
  402fbc:	cbz	w0, 402dc8 <ferror@plt+0x14a8>
  402fc0:	ldr	w0, [x28]
  402fc4:	add	x21, x21, #0x10
  402fc8:	mov	w27, w22
  402fcc:	cbnz	w0, 402dc8 <ferror@plt+0x14a8>
  402fd0:	mov	w22, w27
  402fd4:	add	x2, sp, #0x5a0
  402fd8:	add	x1, sp, #0x190
  402fdc:	mov	x0, x23
  402fe0:	bl	401900 <readtask@plt>
  402fe4:	cbz	x0, 402dc8 <ferror@plt+0x14a8>
  402fe8:	ldr	w0, [sp, #400]
  402fec:	ldr	w25, [sp, #1440]
  402ff0:	cmp	w0, w25
  402ff4:	b.eq	402fd4 <ferror@plt+0x16b4>  // b.none
  402ff8:	cmp	w27, w19
  402ffc:	b.eq	403090 <ferror@plt+0x1770>  // b.none
  403000:	ldr	w1, [x28, #20]
  403004:	add	x22, x20, x21
  403008:	ldr	w0, [x28, #120]
  40300c:	orr	w0, w0, w1
  403010:	cbnz	w0, 403028 <ferror@plt+0x1708>
  403014:	sxtw	x2, w25
  403018:	str	x2, [x20, x21]
  40301c:	add	x21, x21, #0x10
  403020:	add	w27, w27, #0x1
  403024:	b	402fd0 <ferror@plt+0x16b0>
  403028:	mov	x0, #0x2dc0                	// #11712
  40302c:	add	x0, sp, x0
  403030:	bl	401730 <strdup@plt>
  403034:	cbz	x0, 40361c <ferror@plt+0x1cfc>
  403038:	sxtw	x2, w25
  40303c:	stp	x2, x0, [x22]
  403040:	b	40301c <ferror@plt+0x16fc>
  403044:	ldr	w1, [x28, #20]
  403048:	strb	wzr, [x27]
  40304c:	ldr	w0, [x28, #120]
  403050:	cbnz	w0, 4031c4 <ferror@plt+0x18a4>
  403054:	cbz	w1, 402ea0 <ferror@plt+0x1580>
  403058:	ldr	x0, [sp, #872]
  40305c:	cbz	x0, 402eb0 <ferror@plt+0x1590>
  403060:	mov	x9, #0x2dc0                	// #11712
  403064:	add	x1, sp, #0xdc0
  403068:	add	x0, sp, x9
  40306c:	mov	x2, #0xfff                 	// #4095
  403070:	bl	4018a0 <strncpy@plt>
  403074:	mov	x7, #0x3030                	// #12336
  403078:	add	x0, sp, x7
  40307c:	strb	wzr, [x0, #3471]
  403080:	ldr	w0, [sp, #108]
  403084:	cbnz	w0, 402ed8 <ferror@plt+0x15b8>
  403088:	mov	w1, #0x0                   	// #0
  40308c:	b	402f38 <ferror@plt+0x1618>
  403090:	mov	w0, #0x9998                	// #39320
  403094:	movk	w0, #0x199, lsl #16
  403098:	cmp	w27, w0
  40309c:	b.gt	403630 <ferror@plt+0x1d10>
  4030a0:	add	w19, w27, w27, lsl #2
  4030a4:	mov	x0, x20
  4030a8:	asr	w19, w19, #2
  4030ac:	add	w19, w19, #0x4
  4030b0:	sbfiz	x22, x19, #4, #32
  4030b4:	mov	x1, x22
  4030b8:	bl	401720 <realloc@plt>
  4030bc:	mov	x20, x0
  4030c0:	cbnz	x0, 403000 <ferror@plt+0x16e0>
  4030c4:	mov	x3, x22
  4030c8:	adrp	x2, 404000 <ferror@plt+0x26e0>
  4030cc:	mov	w1, #0x0                   	// #0
  4030d0:	add	x2, x2, #0x220
  4030d4:	mov	w0, #0x3                   	// #3
  4030d8:	bl	401620 <error@plt>
  4030dc:	ldr	w0, [x28, #40]
  4030e0:	cbz	w0, 402f70 <ferror@plt+0x1650>
  4030e4:	ldr	x2, [sp, #112]
  4030e8:	ldr	x0, [sp, #464]
  4030ec:	ldr	w1, [sp, #400]
  4030f0:	cmp	x0, x2
  4030f4:	b.eq	403440 <ferror@plt+0x1b20>  // b.none
  4030f8:	str	x0, [sp, #112]
  4030fc:	mov	w22, #0x0                   	// #0
  403100:	str	w1, [sp, #124]
  403104:	cmp	w22, w19
  403108:	b.ne	402f78 <ferror@plt+0x1658>  // b.any
  40310c:	mov	w0, #0x9998                	// #39320
  403110:	movk	w0, #0x199, lsl #16
  403114:	cmp	w22, w0
  403118:	b.gt	403630 <ferror@plt+0x1d10>
  40311c:	add	w19, w22, w22, lsl #2
  403120:	mov	x0, x20
  403124:	asr	w19, w19, #2
  403128:	add	w19, w19, #0x4
  40312c:	sbfiz	x21, x19, #4, #32
  403130:	mov	x1, x21
  403134:	bl	401720 <realloc@plt>
  403138:	mov	x20, x0
  40313c:	cbnz	x0, 402f7c <ferror@plt+0x165c>
  403140:	mov	x3, x21
  403144:	b	4030c8 <ferror@plt+0x17a8>
  403148:	strb	wzr, [sp, #3520]
  40314c:	ldr	x4, [x2]
  403150:	cbz	x4, 40304c <ferror@plt+0x172c>
  403154:	adrp	x3, 403000 <ferror@plt+0x16e0>
  403158:	adrp	x2, 404000 <ferror@plt+0x26e0>
  40315c:	add	x3, x3, #0xae0
  403160:	add	x21, x2, #0x300
  403164:	add	x27, sp, #0xdc0
  403168:	mov	x25, #0x8                   	// #8
  40316c:	mov	w26, #0x1000                	// #4096
  403170:	mov	x1, #0x1000                	// #4096
  403174:	b	403180 <ferror@plt+0x1860>
  403178:	sxtw	x1, w26
  40317c:	mov	x3, x24
  403180:	mov	x2, x21
  403184:	mov	x0, x27
  403188:	bl	401680 <snprintf@plt>
  40318c:	tbnz	w0, #31, 403044 <ferror@plt+0x1724>
  403190:	cmp	w0, w26
  403194:	b.ge	4031b8 <ferror@plt+0x1898>  // b.tcont
  403198:	ldr	x1, [sp, #872]
  40319c:	sub	w26, w26, w0
  4031a0:	add	x27, x27, w0, sxtw
  4031a4:	ldr	x4, [x1, x25]
  4031a8:	add	x25, x25, #0x8
  4031ac:	cmp	x4, #0x0
  4031b0:	ccmp	w26, #0x1, #0x4, ne  // ne = any
  4031b4:	b.gt	403178 <ferror@plt+0x1858>
  4031b8:	ldr	w0, [x28, #120]
  4031bc:	ldr	w1, [x28, #20]
  4031c0:	cbz	w0, 403054 <ferror@plt+0x1734>
  4031c4:	cbnz	w1, 403058 <ferror@plt+0x1738>
  4031c8:	b	402eb0 <ferror@plt+0x1590>
  4031cc:	ldr	x1, [x0]
  4031d0:	ldrsw	x4, [sp, #404]
  4031d4:	cmp	w1, #0x0
  4031d8:	b.le	403210 <ferror@plt+0x18f0>
  4031dc:	sub	w6, w1, #0x1
  4031e0:	sbfiz	x1, x1, #4, #32
  4031e4:	sub	x2, x0, #0x10
  4031e8:	add	x0, x0, x1
  4031ec:	sub	x1, x1, w6, uxtw #4
  4031f0:	add	x1, x1, x2
  4031f4:	nop
  4031f8:	ldr	x2, [x0]
  4031fc:	cmp	x4, x2
  403200:	b.eq	402e28 <ferror@plt+0x1508>  // b.none
  403204:	sub	x0, x0, #0x10
  403208:	cmp	x0, x1
  40320c:	b.ne	4031f8 <ferror@plt+0x18d8>  // b.any
  403210:	str	wzr, [sp, #108]
  403214:	b	402e80 <ferror@plt+0x1560>
  403218:	mov	x0, x3
  40321c:	add	x1, sp, #0x498
  403220:	bl	4018a0 <strncpy@plt>
  403224:	mov	x3, x0
  403228:	b	402f0c <ferror@plt+0x15ec>
  40322c:	ldr	x1, [x0]
  403230:	ldrsw	x4, [sp, #1268]
  403234:	cmp	w1, #0x0
  403238:	b.le	403210 <ferror@plt+0x18f0>
  40323c:	sub	w6, w1, #0x1
  403240:	sbfiz	x1, x1, #4, #32
  403244:	sub	x2, x0, #0x10
  403248:	add	x0, x0, x1
  40324c:	sub	x1, x1, w6, uxtw #4
  403250:	add	x1, x1, x2
  403254:	nop
  403258:	ldr	x2, [x0]
  40325c:	cmp	x4, x2
  403260:	b.eq	402e30 <ferror@plt+0x1510>  // b.none
  403264:	sub	x0, x0, #0x10
  403268:	cmp	x0, x1
  40326c:	b.ne	403258 <ferror@plt+0x1938>  // b.any
  403270:	str	wzr, [sp, #108]
  403274:	b	402e80 <ferror@plt+0x1560>
  403278:	ldr	x1, [x0]
  40327c:	ldrsw	x4, [sp, #1256]
  403280:	cmp	w1, #0x0
  403284:	b.le	403210 <ferror@plt+0x18f0>
  403288:	sub	w6, w1, #0x1
  40328c:	sbfiz	x1, x1, #4, #32
  403290:	sub	x2, x0, #0x10
  403294:	add	x0, x0, x1
  403298:	sub	x1, x1, w6, uxtw #4
  40329c:	add	x1, x1, x2
  4032a0:	ldr	x2, [x0]
  4032a4:	cmp	x4, x2
  4032a8:	b.eq	402e38 <ferror@plt+0x1518>  // b.none
  4032ac:	sub	x0, x0, #0x10
  4032b0:	cmp	x0, x1
  4032b4:	b.ne	4032a0 <ferror@plt+0x1980>  // b.any
  4032b8:	str	wzr, [sp, #108]
  4032bc:	b	402e80 <ferror@plt+0x1560>
  4032c0:	mov	w1, #0x1                   	// #1
  4032c4:	b	402f38 <ferror@plt+0x1618>
  4032c8:	ldr	x1, [x0]
  4032cc:	ldrsw	x4, [sp, #1276]
  4032d0:	cmp	w1, #0x0
  4032d4:	b.le	403210 <ferror@plt+0x18f0>
  4032d8:	sub	w6, w1, #0x1
  4032dc:	sbfiz	x1, x1, #4, #32
  4032e0:	sub	x2, x0, #0x10
  4032e4:	add	x0, x0, x1
  4032e8:	sub	x1, x1, w6, uxtw #4
  4032ec:	add	x1, x1, x2
  4032f0:	ldr	x2, [x0]
  4032f4:	cmp	x4, x2
  4032f8:	b.eq	402e40 <ferror@plt+0x1520>  // b.none
  4032fc:	sub	x0, x0, #0x10
  403300:	cmp	x0, x1
  403304:	b.ne	4032f0 <ferror@plt+0x19d0>  // b.any
  403308:	str	wzr, [sp, #108]
  40330c:	b	402e80 <ferror@plt+0x1560>
  403310:	ldr	w2, [sp, #124]
  403314:	cmp	w2, w1
  403318:	b.le	402f60 <ferror@plt+0x1640>
  40331c:	add	x1, sp, #0x190
  403320:	mov	x0, x23
  403324:	bl	401820 <readproc@plt>
  403328:	cbnz	x0, 402dd8 <ferror@plt+0x14b8>
  40332c:	mov	x0, x23
  403330:	bl	4017f0 <closeproc@plt>
  403334:	ldr	x0, [sp, #136]
  403338:	mov	x12, #0x3dc0                	// #15808
  40333c:	ldp	x29, x30, [sp]
  403340:	ldp	x23, x24, [sp, #48]
  403344:	ldp	x25, x26, [sp, #64]
  403348:	ldp	x27, x28, [sp, #80]
  40334c:	str	w22, [x0]
  403350:	mov	x0, x20
  403354:	ldp	x19, x20, [sp, #16]
  403358:	ldp	x21, x22, [sp, #32]
  40335c:	add	sp, sp, x12
  403360:	ret
  403364:	ldr	x1, [x0]
  403368:	ldrsw	x4, [sp, #1284]
  40336c:	cmp	w1, #0x0
  403370:	b.le	403210 <ferror@plt+0x18f0>
  403374:	sub	w6, w1, #0x1
  403378:	sbfiz	x1, x1, #4, #32
  40337c:	sub	x2, x0, #0x10
  403380:	add	x0, x0, x1
  403384:	sub	x1, x1, w6, uxtw #4
  403388:	add	x1, x1, x2
  40338c:	nop
  403390:	ldr	x2, [x0]
  403394:	cmp	x4, x2
  403398:	b.eq	402e48 <ferror@plt+0x1528>  // b.none
  40339c:	sub	x0, x0, #0x10
  4033a0:	cmp	x0, x1
  4033a4:	b.ne	403390 <ferror@plt+0x1a70>  // b.any
  4033a8:	str	wzr, [sp, #108]
  4033ac:	b	402e80 <ferror@plt+0x1560>
  4033b0:	ldr	x1, [x0]
  4033b4:	ldrsw	x4, [sp, #1288]
  4033b8:	cmp	w1, #0x0
  4033bc:	b.le	403210 <ferror@plt+0x18f0>
  4033c0:	sub	w6, w1, #0x1
  4033c4:	sbfiz	x1, x1, #4, #32
  4033c8:	sub	x2, x0, #0x10
  4033cc:	add	x0, x0, x1
  4033d0:	sub	x1, x1, w6, uxtw #4
  4033d4:	add	x2, x1, x2
  4033d8:	ldr	x1, [x0]
  4033dc:	cmp	x4, x1
  4033e0:	b.eq	402e50 <ferror@plt+0x1530>  // b.none
  4033e4:	sub	x0, x0, #0x10
  4033e8:	cmp	x2, x0
  4033ec:	b.ne	4033d8 <ferror@plt+0x1ab8>  // b.any
  4033f0:	str	wzr, [sp, #108]
  4033f4:	b	402e80 <ferror@plt+0x1560>
  4033f8:	ldr	x1, [x0]
  4033fc:	ldrsw	x4, [sp, #1260]
  403400:	cmp	w1, #0x0
  403404:	b.le	403210 <ferror@plt+0x18f0>
  403408:	sub	w6, w1, #0x1
  40340c:	sbfiz	x1, x1, #4, #32
  403410:	sub	x2, x0, #0x10
  403414:	add	x0, x0, x1
  403418:	sub	x1, x1, w6, uxtw #4
  40341c:	add	x1, x1, x2
  403420:	ldr	x2, [x0]
  403424:	cmp	x4, x2
  403428:	b.eq	402e58 <ferror@plt+0x1538>  // b.none
  40342c:	sub	x0, x0, #0x10
  403430:	cmp	x1, x0
  403434:	b.ne	403420 <ferror@plt+0x1b00>  // b.any
  403438:	str	wzr, [sp, #108]
  40343c:	b	402e80 <ferror@plt+0x1560>
  403440:	ldr	w0, [sp, #124]
  403444:	cmp	w0, w1
  403448:	b.lt	402dc8 <ferror@plt+0x14a8>  // b.tstop
  40344c:	mov	x0, x2
  403450:	b	4030f8 <ferror@plt+0x17d8>
  403454:	adrp	x1, 416000 <ferror@plt+0x146e0>
  403458:	mov	x0, #0x0                   	// #0
  40345c:	ldr	w2, [x1, #488]
  403460:	b	403470 <ferror@plt+0x1b50>
  403464:	add	x0, x0, #0x1
  403468:	cmp	x0, #0x6
  40346c:	b.eq	402e60 <ferror@plt+0x1540>  // b.none
  403470:	asr	w1, w2, w0
  403474:	tbz	w1, #0, 403464 <ferror@plt+0x1b44>
  403478:	lsl	x1, x0, #3
  40347c:	add	x4, sp, #0x190
  403480:	add	x5, sp, #0x9b0
  403484:	add	x4, x4, x1
  403488:	add	x1, x1, x5
  40348c:	ldr	x4, [x4, #928]
  403490:	ldr	x1, [x1, #928]
  403494:	cmp	x4, x1
  403498:	b.eq	403464 <ferror@plt+0x1b44>  // b.none
  40349c:	str	wzr, [sp, #108]
  4034a0:	b	402e80 <ferror@plt+0x1560>
  4034a4:	add	x1, sp, #0x9b0
  4034a8:	bl	403968 <ferror@plt+0x2048>
  4034ac:	cbz	w0, 402d90 <ferror@plt+0x1470>
  4034b0:	mov	w2, #0x5                   	// #5
  4034b4:	adrp	x1, 404000 <ferror@plt+0x26e0>
  4034b8:	mov	x0, #0x0                   	// #0
  4034bc:	add	x1, x1, #0x2d0
  4034c0:	bl	401870 <dcgettext@plt>
  4034c4:	adrp	x1, 416000 <ferror@plt+0x146e0>
  4034c8:	ldr	x1, [x1, #512]
  4034cc:	bl	4015f0 <fputs@plt>
  4034d0:	mov	w0, #0x3                   	// #3
  4034d4:	bl	401600 <exit@plt>
  4034d8:	ldr	x0, [x28, #32]
  4034dc:	cbnz	x0, 402cdc <ferror@plt+0x13bc>
  4034e0:	b	402ce0 <ferror@plt+0x13c0>
  4034e4:	mov	x0, x19
  4034e8:	bl	4017d0 <free@plt>
  4034ec:	b	402d64 <ferror@plt+0x1444>
  4034f0:	mov	x0, x19
  4034f4:	bl	4015d0 <strlen@plt>
  4034f8:	add	x0, x0, #0x5
  4034fc:	bl	402838 <ferror@plt+0xf18>
  403500:	mov	x2, x19
  403504:	adrp	x1, 404000 <ferror@plt+0x26e0>
  403508:	mov	x19, x0
  40350c:	add	x1, x1, #0x2c8
  403510:	bl	401640 <sprintf@plt>
  403514:	b	402d40 <ferror@plt+0x1420>
  403518:	sxtw	x2, w0
  40351c:	mov	w4, w1
  403520:	add	x0, sp, #0x90
  403524:	mov	w1, #0xff                  	// #255
  403528:	bl	401580 <dev_to_tty@plt>
  40352c:	ldr	x2, [x28, #64]
  403530:	cbz	x2, 403210 <ferror@plt+0x18f0>
  403534:	ldr	x0, [x2]
  403538:	cmp	w0, #0x0
  40353c:	b.le	403210 <ferror@plt+0x18f0>
  403540:	sub	w3, w0, #0x1
  403544:	sbfiz	x0, x0, #4, #32
  403548:	add	x1, x0, #0x8
  40354c:	sub	x21, x2, #0x8
  403550:	sub	x0, x0, w3, uxtw #4
  403554:	add	x25, x2, x1
  403558:	add	x21, x0, x21
  40355c:	b	40356c <ferror@plt+0x1c4c>
  403560:	sub	x25, x25, #0x10
  403564:	cmp	x21, x25
  403568:	b.eq	403210 <ferror@plt+0x18f0>  // b.none
  40356c:	ldr	x0, [x25]
  403570:	add	x1, sp, #0x90
  403574:	bl	401790 <strcmp@plt>
  403578:	cbnz	w0, 403560 <ferror@plt+0x1c40>
  40357c:	mov	w0, #0x1                   	// #1
  403580:	str	w0, [sp, #108]
  403584:	b	402e80 <ferror@plt+0x1560>
  403588:	ldp	w19, w1, [x28, #16]
  40358c:	mov	w0, #0x2                   	// #2
  403590:	orr	w19, w19, w1
  403594:	cmp	w19, #0x0
  403598:	csel	w19, w19, w0, eq  // eq = none
  40359c:	b	402cd4 <ferror@plt+0x13b4>
  4035a0:	ldr	x21, [x20]
  4035a4:	sbfiz	x0, x21, #2, #32
  4035a8:	bl	402838 <ferror@plt+0xf18>
  4035ac:	cmp	w21, #0x0
  4035b0:	mov	x1, x0
  4035b4:	sub	w2, w21, #0x1
  4035b8:	sxtw	x0, w21
  4035bc:	b.le	4035e8 <ferror@plt+0x1cc8>
  4035c0:	sub	x4, x0, #0x2
  4035c4:	add	x20, x20, #0x10
  4035c8:	sxtw	x0, w2
  4035cc:	sub	x4, x4, w2, uxtw
  4035d0:	lsl	x3, x0, #4
  4035d4:	ldr	x3, [x20, x3]
  4035d8:	str	w3, [x1, x0, lsl #2]
  4035dc:	sub	x0, x0, #0x1
  4035e0:	cmp	x0, x4
  4035e4:	b.ne	4035d0 <ferror@plt+0x1cb0>  // b.any
  4035e8:	mov	w2, w21
  4035ec:	orr	w0, w19, #0x4000
  4035f0:	bl	401830 <openproc@plt>
  4035f4:	mov	x23, x0
  4035f8:	b	402d24 <ferror@plt+0x1404>
  4035fc:	str	xzr, [sp, #128]
  403600:	b	402d68 <ferror@plt+0x1448>
  403604:	ldr	x0, [x28, #56]
  403608:	cbnz	x0, 402cf4 <ferror@plt+0x13d4>
  40360c:	ldr	x0, [x28, #64]
  403610:	cbnz	x0, 402cf4 <ferror@plt+0x13d4>
  403614:	orr	w19, w19, #0x20
  403618:	b	402cf8 <ferror@plt+0x13d8>
  40361c:	adrp	x2, 404000 <ferror@plt+0x26e0>
  403620:	mov	w1, #0x0                   	// #0
  403624:	add	x2, x2, #0x208
  403628:	mov	w0, #0x3                   	// #3
  40362c:	bl	401620 <error@plt>
  403630:	adrp	x1, 404000 <ferror@plt+0x26e0>
  403634:	add	x1, x1, #0x308
  403638:	mov	w2, #0x5                   	// #5
  40363c:	mov	x0, #0x0                   	// #0
  403640:	bl	401870 <dcgettext@plt>
  403644:	mov	w1, #0x0                   	// #0
  403648:	mov	x2, x0
  40364c:	mov	w0, #0x1                   	// #1
  403650:	bl	401620 <error@plt>
  403654:	adrp	x1, 404000 <ferror@plt+0x26e0>
  403658:	mov	w2, #0x5                   	// #5
  40365c:	add	x1, x1, #0x320
  403660:	b	40363c <ferror@plt+0x1d1c>
  403664:	ldr	x1, [sp, #128]
  403668:	add	x2, sp, #0x9b0
  40366c:	mov	x3, #0x100                 	// #256
  403670:	mov	w0, w20
  403674:	bl	4018d0 <regerror@plt>
  403678:	adrp	x1, 416000 <ferror@plt+0x146e0>
  40367c:	add	x0, sp, #0x9b0
  403680:	ldr	x1, [x1, #512]
  403684:	bl	4015f0 <fputs@plt>
  403688:	mov	w0, #0x2                   	// #2
  40368c:	bl	401600 <exit@plt>
  403690:	stp	x29, x30, [sp, #-80]!
  403694:	mov	x29, sp
  403698:	stp	x21, x22, [sp, #32]
  40369c:	stp	x23, x24, [sp, #48]
  4036a0:	mov	x24, x1
  4036a4:	ldrb	w1, [x0]
  4036a8:	cbz	w1, 4037ac <ferror@plt+0x1e8c>
  4036ac:	stp	x19, x20, [sp, #16]
  4036b0:	stp	x25, x26, [sp, #64]
  4036b4:	bl	401730 <strdup@plt>
  4036b8:	mov	x25, x0
  4036bc:	cbz	x0, 403830 <ferror@plt+0x1f10>
  4036c0:	mov	w26, #0x9998                	// #39320
  4036c4:	mov	w21, #0x0                   	// #0
  4036c8:	mov	w20, #0x0                   	// #0
  4036cc:	mov	x23, x0
  4036d0:	cmp	w20, w21
  4036d4:	mov	x22, #0x0                   	// #0
  4036d8:	movk	w26, #0x199, lsl #16
  4036dc:	b.eq	40371c <ferror@plt+0x1dfc>  // b.none
  4036e0:	mov	x0, x23
  4036e4:	mov	w1, #0x2c                  	// #44
  4036e8:	bl	401800 <strchr@plt>
  4036ec:	mov	x19, x0
  4036f0:	cbz	x0, 403768 <ferror@plt+0x1e48>
  4036f4:	strb	wzr, [x0]
  4036f8:	cbz	x22, 403710 <ferror@plt+0x1df0>
  4036fc:	add	w20, w20, #0x1
  403700:	mov	x0, x23
  403704:	add	x1, x22, w20, sxtw #4
  403708:	blr	x24
  40370c:	cbz	w0, 4037ec <ferror@plt+0x1ecc>
  403710:	add	x23, x19, #0x1
  403714:	cmp	w20, w21
  403718:	b.ne	4036e0 <ferror@plt+0x1dc0>  // b.any
  40371c:	cmp	w20, w26
  403720:	b.gt	4037f4 <ferror@plt+0x1ed4>
  403724:	add	w21, w20, w20, lsl #2
  403728:	mov	x0, x22
  40372c:	asr	w21, w21, #2
  403730:	add	w19, w21, #0x5
  403734:	add	w21, w21, #0x4
  403738:	sbfiz	x19, x19, #4, #32
  40373c:	mov	x1, x19
  403740:	bl	401720 <realloc@plt>
  403744:	mov	x22, x0
  403748:	cbz	x0, 403818 <ferror@plt+0x1ef8>
  40374c:	mov	x0, x23
  403750:	mov	w1, #0x2c                  	// #44
  403754:	bl	401800 <strchr@plt>
  403758:	mov	x19, x0
  40375c:	cbz	x0, 403768 <ferror@plt+0x1e48>
  403760:	strb	wzr, [x19]
  403764:	b	4036fc <ferror@plt+0x1ddc>
  403768:	cbz	x22, 4037c4 <ferror@plt+0x1ea4>
  40376c:	add	w20, w20, #0x1
  403770:	mov	x0, x23
  403774:	add	x1, x22, w20, sxtw #4
  403778:	sxtw	x20, w20
  40377c:	blr	x24
  403780:	cbz	w0, 4037ec <ferror@plt+0x1ecc>
  403784:	mov	x0, x25
  403788:	bl	4017d0 <free@plt>
  40378c:	ldp	x25, x26, [sp, #64]
  403790:	str	x20, [x22]
  403794:	mov	x0, x22
  403798:	ldp	x19, x20, [sp, #16]
  40379c:	ldp	x21, x22, [sp, #32]
  4037a0:	ldp	x23, x24, [sp, #48]
  4037a4:	ldp	x29, x30, [sp], #80
  4037a8:	ret
  4037ac:	mov	x22, #0x0                   	// #0
  4037b0:	mov	x0, x22
  4037b4:	ldp	x21, x22, [sp, #32]
  4037b8:	ldp	x23, x24, [sp, #48]
  4037bc:	ldp	x29, x30, [sp], #80
  4037c0:	ret
  4037c4:	mov	x0, x25
  4037c8:	bl	4017d0 <free@plt>
  4037cc:	cbnz	w20, 403844 <ferror@plt+0x1f24>
  4037d0:	mov	x0, x22
  4037d4:	ldp	x19, x20, [sp, #16]
  4037d8:	ldp	x21, x22, [sp, #32]
  4037dc:	ldp	x23, x24, [sp, #48]
  4037e0:	ldp	x25, x26, [sp, #64]
  4037e4:	ldp	x29, x30, [sp], #80
  4037e8:	ret
  4037ec:	mov	w0, #0x2                   	// #2
  4037f0:	bl	401600 <exit@plt>
  4037f4:	mov	w2, #0x5                   	// #5
  4037f8:	adrp	x1, 404000 <ferror@plt+0x26e0>
  4037fc:	mov	x0, #0x0                   	// #0
  403800:	add	x1, x1, #0x308
  403804:	bl	401870 <dcgettext@plt>
  403808:	mov	x2, x0
  40380c:	mov	w1, #0x0                   	// #0
  403810:	mov	w0, #0x1                   	// #1
  403814:	bl	401620 <error@plt>
  403818:	adrp	x2, 404000 <ferror@plt+0x26e0>
  40381c:	mov	x3, x19
  403820:	add	x2, x2, #0x220
  403824:	mov	w1, #0x0                   	// #0
  403828:	mov	w0, #0x3                   	// #3
  40382c:	bl	401620 <error@plt>
  403830:	adrp	x2, 404000 <ferror@plt+0x26e0>
  403834:	mov	w1, #0x0                   	// #0
  403838:	add	x2, x2, #0x208
  40383c:	mov	w0, #0x3                   	// #3
  403840:	bl	401620 <error@plt>
  403844:	sxtw	x20, w20
  403848:	b	40378c <ferror@plt+0x1e6c>
  40384c:	nop
  403850:	stp	x29, x30, [sp, #-32]!
  403854:	mov	x29, sp
  403858:	stp	x19, x20, [sp, #16]
  40385c:	mov	x19, x0
  403860:	bl	401670 <__fpending@plt>
  403864:	mov	x20, x0
  403868:	mov	x0, x19
  40386c:	bl	401920 <ferror@plt>
  403870:	mov	w1, w0
  403874:	mov	x0, x19
  403878:	mov	w19, w1
  40387c:	bl	401690 <fclose@plt>
  403880:	cbnz	w19, 4038a8 <ferror@plt+0x1f88>
  403884:	cbz	w0, 40389c <ferror@plt+0x1f7c>
  403888:	cbnz	x20, 4038cc <ferror@plt+0x1fac>
  40388c:	bl	4018c0 <__errno_location@plt>
  403890:	ldr	w0, [x0]
  403894:	cmp	w0, #0x9
  403898:	csetm	w0, ne  // ne = any
  40389c:	ldp	x19, x20, [sp, #16]
  4038a0:	ldp	x29, x30, [sp], #32
  4038a4:	ret
  4038a8:	cbnz	w0, 4038cc <ferror@plt+0x1fac>
  4038ac:	bl	4018c0 <__errno_location@plt>
  4038b0:	mov	x1, x0
  4038b4:	mov	w0, #0xffffffff            	// #-1
  4038b8:	ldr	w2, [x1]
  4038bc:	cmp	w2, #0x20
  4038c0:	b.eq	40389c <ferror@plt+0x1f7c>  // b.none
  4038c4:	str	wzr, [x1]
  4038c8:	b	40389c <ferror@plt+0x1f7c>
  4038cc:	mov	w0, #0xffffffff            	// #-1
  4038d0:	b	40389c <ferror@plt+0x1f7c>
  4038d4:	nop
  4038d8:	stp	x29, x30, [sp, #-32]!
  4038dc:	adrp	x0, 416000 <ferror@plt+0x146e0>
  4038e0:	mov	x29, sp
  4038e4:	ldr	x0, [x0, #536]
  4038e8:	bl	403850 <ferror@plt+0x1f30>
  4038ec:	cbz	w0, 40390c <ferror@plt+0x1fec>
  4038f0:	str	x19, [sp, #16]
  4038f4:	bl	4018c0 <__errno_location@plt>
  4038f8:	mov	x19, x0
  4038fc:	ldr	w0, [x0]
  403900:	cmp	w0, #0x20
  403904:	b.ne	403930 <ferror@plt+0x2010>  // b.any
  403908:	ldr	x19, [sp, #16]
  40390c:	adrp	x0, 416000 <ferror@plt+0x146e0>
  403910:	ldr	x0, [x0, #512]
  403914:	bl	403850 <ferror@plt+0x1f30>
  403918:	cbnz	w0, 403924 <ferror@plt+0x2004>
  40391c:	ldp	x29, x30, [sp], #32
  403920:	ret
  403924:	mov	w0, #0x1                   	// #1
  403928:	str	x19, [sp, #16]
  40392c:	bl	4015b0 <_exit@plt>
  403930:	mov	w2, #0x5                   	// #5
  403934:	adrp	x1, 404000 <ferror@plt+0x26e0>
  403938:	mov	x0, #0x0                   	// #0
  40393c:	add	x1, x1, #0xb00
  403940:	bl	401870 <dcgettext@plt>
  403944:	mov	x3, x0
  403948:	ldr	w1, [x19]
  40394c:	adrp	x2, 404000 <ferror@plt+0x26e0>
  403950:	add	x2, x2, #0xb10
  403954:	mov	w0, #0x0                   	// #0
  403958:	bl	401620 <error@plt>
  40395c:	mov	w0, #0x1                   	// #1
  403960:	bl	4015b0 <_exit@plt>
  403964:	nop
  403968:	stp	x29, x30, [sp, #-256]!
  40396c:	mov	x29, sp
  403970:	stp	x19, x20, [sp, #16]
  403974:	adrp	x20, 404000 <ferror@plt+0x26e0>
  403978:	mov	x19, #0x0                   	// #0
  40397c:	add	x20, x20, #0xb18
  403980:	stp	x21, x22, [sp, #32]
  403984:	mov	w21, w0
  403988:	add	x22, x1, #0x3a0
  40398c:	str	x23, [sp, #48]
  403990:	mov	w23, #0x0                   	// #0
  403994:	b	4039ac <ferror@plt+0x208c>
  403998:	ldr	x0, [sp, #136]
  40399c:	str	x0, [x22, x19, lsl #3]
  4039a0:	add	x19, x19, #0x1
  4039a4:	cmp	x19, #0x6
  4039a8:	b.eq	403a00 <ferror@plt+0x20e0>  // b.none
  4039ac:	mov	w0, w19
  4039b0:	bl	4017b0 <get_ns_name@plt>
  4039b4:	mov	w3, w21
  4039b8:	mov	x4, x0
  4039bc:	mov	x2, x20
  4039c0:	mov	x1, #0x32                  	// #50
  4039c4:	add	x0, sp, #0x48
  4039c8:	bl	401680 <snprintf@plt>
  4039cc:	add	x2, sp, #0x80
  4039d0:	add	x1, sp, #0x48
  4039d4:	mov	w0, #0x0                   	// #0
  4039d8:	bl	4018e0 <__xstat@plt>
  4039dc:	cbz	w0, 403998 <ferror@plt+0x2078>
  4039e0:	bl	4018c0 <__errno_location@plt>
  4039e4:	ldr	w0, [x0]
  4039e8:	str	xzr, [x22, x19, lsl #3]
  4039ec:	add	x19, x19, #0x1
  4039f0:	cmp	w0, #0x2
  4039f4:	csel	w23, w23, w0, eq  // eq = none
  4039f8:	cmp	x19, #0x6
  4039fc:	b.ne	4039ac <ferror@plt+0x208c>  // b.any
  403a00:	mov	w0, w23
  403a04:	ldp	x19, x20, [sp, #16]
  403a08:	ldp	x21, x22, [sp, #32]
  403a0c:	ldr	x23, [sp, #48]
  403a10:	ldp	x29, x30, [sp], #256
  403a14:	ret
  403a18:	stp	x29, x30, [sp, #-64]!
  403a1c:	mov	x29, sp
  403a20:	stp	x19, x20, [sp, #16]
  403a24:	adrp	x20, 415000 <ferror@plt+0x136e0>
  403a28:	add	x20, x20, #0xdd0
  403a2c:	stp	x21, x22, [sp, #32]
  403a30:	adrp	x21, 415000 <ferror@plt+0x136e0>
  403a34:	add	x21, x21, #0xdc8
  403a38:	sub	x20, x20, x21
  403a3c:	mov	w22, w0
  403a40:	stp	x23, x24, [sp, #48]
  403a44:	mov	x23, x1
  403a48:	mov	x24, x2
  403a4c:	bl	401548 <dev_to_tty@plt-0x38>
  403a50:	cmp	xzr, x20, asr #3
  403a54:	b.eq	403a80 <ferror@plt+0x2160>  // b.none
  403a58:	asr	x20, x20, #3
  403a5c:	mov	x19, #0x0                   	// #0
  403a60:	ldr	x3, [x21, x19, lsl #3]
  403a64:	mov	x2, x24
  403a68:	add	x19, x19, #0x1
  403a6c:	mov	x1, x23
  403a70:	mov	w0, w22
  403a74:	blr	x3
  403a78:	cmp	x20, x19
  403a7c:	b.ne	403a60 <ferror@plt+0x2140>  // b.any
  403a80:	ldp	x19, x20, [sp, #16]
  403a84:	ldp	x21, x22, [sp, #32]
  403a88:	ldp	x23, x24, [sp, #48]
  403a8c:	ldp	x29, x30, [sp], #64
  403a90:	ret
  403a94:	nop
  403a98:	ret
  403a9c:	nop
  403aa0:	adrp	x2, 416000 <ferror@plt+0x146e0>
  403aa4:	mov	x1, #0x0                   	// #0
  403aa8:	ldr	x2, [x2, #480]
  403aac:	b	401650 <__cxa_atexit@plt>

Disassembly of section .fini:

0000000000403ab0 <.fini>:
  403ab0:	stp	x29, x30, [sp, #-16]!
  403ab4:	mov	x29, sp
  403ab8:	ldp	x29, x30, [sp], #16
  403abc:	ret
