<?xml version="1.0" encoding="UTF-8"?>
<wave_config>
   <wave_state>
   </wave_state>
   <db_ref_list>
      <db_ref path="testbench_pipelinedProcessor_behav.wdb" id="1">
         <top_modules>
            <top_module name="glbl" />
            <top_module name="testbench_pipelinedProcessor" />
         </top_modules>
      </db_ref>
   </db_ref_list>
   <zoom_setting>
      <ZoomStartTime time="0fs"></ZoomStartTime>
      <ZoomEndTime time="567235fs"></ZoomEndTime>
      <Cursor1Time time="1000000fs"></Cursor1Time>
   </zoom_setting>
   <column_width_setting>
      <NameColumnWidth column_width="368"></NameColumnWidth>
      <ValueColumnWidth column_width="165"></ValueColumnWidth>
   </column_width_setting>
   <WVObjectSize size="236" />
   <wvobject fp_name="/testbench_pipelinedProcessor/clk" type="logic">
      <obj_property name="ElementShortName">clk</obj_property>
      <obj_property name="ObjectShortName">clk</obj_property>
   </wvobject>
   <wvobject fp_name="/testbench_pipelinedProcessor/reset" type="logic">
      <obj_property name="ElementShortName">reset</obj_property>
      <obj_property name="ObjectShortName">reset</obj_property>
   </wvobject>
   <wvobject fp_name="/testbench_pipelinedProcessor/PC_In" type="array">
      <obj_property name="ElementShortName">PC_In[63:0]</obj_property>
      <obj_property name="ObjectShortName">PC_In[63:0]</obj_property>
      <obj_property name="Radix">UNSIGNEDDECRADIX</obj_property>
   </wvobject>
   <wvobject fp_name="/testbench_pipelinedProcessor/PC_Out" type="array">
      <obj_property name="ElementShortName">PC_Out[63:0]</obj_property>
      <obj_property name="ObjectShortName">PC_Out[63:0]</obj_property>
      <obj_property name="Radix">UNSIGNEDDECRADIX</obj_property>
   </wvobject>
   <wvobject fp_name="/testbench_pipelinedProcessor/adder_out1" type="array">
      <obj_property name="ElementShortName">adder_out1[63:0]</obj_property>
      <obj_property name="ObjectShortName">adder_out1[63:0]</obj_property>
      <obj_property name="Radix">UNSIGNEDDECRADIX</obj_property>
   </wvobject>
   <wvobject fp_name="/testbench_pipelinedProcessor/adder_out2" type="array">
      <obj_property name="ElementShortName">adder_out2[63:0]</obj_property>
      <obj_property name="ObjectShortName">adder_out2[63:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/testbench_pipelinedProcessor/imm_data" type="array">
      <obj_property name="ElementShortName">imm_data[63:0]</obj_property>
      <obj_property name="ObjectShortName">imm_data[63:0]</obj_property>
      <obj_property name="Radix">SIGNEDDECRADIX</obj_property>
   </wvobject>
   <wvobject fp_name="/testbench_pipelinedProcessor/WriteData" type="array">
      <obj_property name="ElementShortName">WriteData[63:0]</obj_property>
      <obj_property name="ObjectShortName">WriteData[63:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/testbench_pipelinedProcessor/ReadData1" type="array">
      <obj_property name="ElementShortName">ReadData1[63:0]</obj_property>
      <obj_property name="ObjectShortName">ReadData1[63:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/testbench_pipelinedProcessor/ReadData2" type="array">
      <obj_property name="ElementShortName">ReadData2[63:0]</obj_property>
      <obj_property name="ObjectShortName">ReadData2[63:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/testbench_pipelinedProcessor/Result" type="array">
      <obj_property name="ElementShortName">Result[63:0]</obj_property>
      <obj_property name="ObjectShortName">Result[63:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/testbench_pipelinedProcessor/Read_Data" type="array">
      <obj_property name="ElementShortName">Read_Data[63:0]</obj_property>
      <obj_property name="ObjectShortName">Read_Data[63:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/testbench_pipelinedProcessor/Instruction" type="array">
      <obj_property name="ElementShortName">Instruction[31:0]</obj_property>
      <obj_property name="ObjectShortName">Instruction[31:0]</obj_property>
      <obj_property name="CustomSignalColor">#FFFF00</obj_property>
      <obj_property name="UseCustomSignalColor">true</obj_property>
      <obj_property name="Radix">HEXRADIX</obj_property>
   </wvobject>
   <wvobject fp_name="/testbench_pipelinedProcessor/pipeline/IFID/Instruction_IF_ID" type="array">
      <obj_property name="ElementShortName">Instruction_IF_ID[31:0]</obj_property>
      <obj_property name="ObjectShortName">Instruction_IF_ID[31:0]</obj_property>
      <obj_property name="CustomSignalColor">#E0FFFF</obj_property>
      <obj_property name="UseCustomSignalColor">true</obj_property>
      <obj_property name="Radix">HEXRADIX</obj_property>
   </wvobject>
   <wvobject fp_name="/testbench_pipelinedProcessor/pipeline/IFID/PC_Out_IF_ID" type="array">
      <obj_property name="ElementShortName">PC_Out_IF_ID[63:0]</obj_property>
      <obj_property name="ObjectShortName">PC_Out_IF_ID[63:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/testbench_pipelinedProcessor/pipeline/IDEX/ID_EX_PC_Out" type="array">
      <obj_property name="ElementShortName">ID_EX_PC_Out[63:0]</obj_property>
      <obj_property name="ObjectShortName">ID_EX_PC_Out[63:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/testbench_pipelinedProcessor/pipeline/IDEX/ID_EX_Imm_Data" type="array">
      <obj_property name="ElementShortName">ID_EX_Imm_Data[63:0]</obj_property>
      <obj_property name="ObjectShortName">ID_EX_Imm_Data[63:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/testbench_pipelinedProcessor/pipeline/IDEX/ID_EX_RS1" type="array">
      <obj_property name="ElementShortName">ID_EX_RS1[4:0]</obj_property>
      <obj_property name="ObjectShortName">ID_EX_RS1[4:0]</obj_property>
      <obj_property name="Radix">UNSIGNEDDECRADIX</obj_property>
   </wvobject>
   <wvobject fp_name="/testbench_pipelinedProcessor/pipeline/IDEX/ID_EX_ReadData1" type="array">
      <obj_property name="ElementShortName">ID_EX_ReadData1[63:0]</obj_property>
      <obj_property name="ObjectShortName">ID_EX_ReadData1[63:0]</obj_property>
      <obj_property name="Radix">UNSIGNEDDECRADIX</obj_property>
   </wvobject>
   <wvobject fp_name="/testbench_pipelinedProcessor/pipeline/IDEX/ID_EX_RS2" type="array">
      <obj_property name="ElementShortName">ID_EX_RS2[4:0]</obj_property>
      <obj_property name="ObjectShortName">ID_EX_RS2[4:0]</obj_property>
      <obj_property name="Radix">UNSIGNEDDECRADIX</obj_property>
   </wvobject>
   <wvobject fp_name="/testbench_pipelinedProcessor/pipeline/IDEX/ID_EX_ReadData2" type="array">
      <obj_property name="ElementShortName">ID_EX_ReadData2[63:0]</obj_property>
      <obj_property name="ObjectShortName">ID_EX_ReadData2[63:0]</obj_property>
      <obj_property name="Radix">UNSIGNEDDECRADIX</obj_property>
   </wvobject>
   <wvobject fp_name="/testbench_pipelinedProcessor/pipeline/IDEX/ID_EX_RD" type="array">
      <obj_property name="ElementShortName">ID_EX_RD[4:0]</obj_property>
      <obj_property name="ObjectShortName">ID_EX_RD[4:0]</obj_property>
      <obj_property name="Radix">UNSIGNEDDECRADIX</obj_property>
   </wvobject>
   <wvobject fp_name="/testbench_pipelinedProcessor/pipeline/FU/ID_EX_RS1" type="array">
      <obj_property name="ElementShortName">ID_EX_RS1[4:0]</obj_property>
      <obj_property name="ObjectShortName">ID_EX_RS1[4:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/testbench_pipelinedProcessor/pipeline/FU/ID_EX_RS2" type="array">
      <obj_property name="ElementShortName">ID_EX_RS2[4:0]</obj_property>
      <obj_property name="ObjectShortName">ID_EX_RS2[4:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/testbench_pipelinedProcessor/pipeline/FU/EX_MEM_RD" type="array">
      <obj_property name="ElementShortName">EX_MEM_RD[4:0]</obj_property>
      <obj_property name="ObjectShortName">EX_MEM_RD[4:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/testbench_pipelinedProcessor/pipeline/FU/MEM_WB_RD" type="array">
      <obj_property name="ElementShortName">MEM_WB_RD[4:0]</obj_property>
      <obj_property name="ObjectShortName">MEM_WB_RD[4:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/testbench_pipelinedProcessor/pipeline/FU/EX_MEM_RegWrite" type="logic">
      <obj_property name="ElementShortName">EX_MEM_RegWrite</obj_property>
      <obj_property name="ObjectShortName">EX_MEM_RegWrite</obj_property>
   </wvobject>
   <wvobject fp_name="/testbench_pipelinedProcessor/pipeline/FU/MEM_WB_RegWrite" type="logic">
      <obj_property name="ElementShortName">MEM_WB_RegWrite</obj_property>
      <obj_property name="ObjectShortName">MEM_WB_RegWrite</obj_property>
   </wvobject>
   <wvobject fp_name="/testbench_pipelinedProcessor/pipeline/FU/ForwardA" type="array">
      <obj_property name="ElementShortName">ForwardA[1:0]</obj_property>
      <obj_property name="ObjectShortName">ForwardA[1:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/testbench_pipelinedProcessor/pipeline/FU/ForwardB" type="array">
      <obj_property name="ElementShortName">ForwardB[1:0]</obj_property>
      <obj_property name="ObjectShortName">ForwardB[1:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/testbench_pipelinedProcessor/pipeline/Mux_3x1_B/A" type="array">
      <obj_property name="ElementShortName">A[63:0]</obj_property>
      <obj_property name="ObjectShortName">A[63:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/testbench_pipelinedProcessor/pipeline/Mux_3x1_B/B" type="array">
      <obj_property name="ElementShortName">B[63:0]</obj_property>
      <obj_property name="ObjectShortName">B[63:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/testbench_pipelinedProcessor/pipeline/Mux_3x1_B/C" type="array">
      <obj_property name="ElementShortName">C[63:0]</obj_property>
      <obj_property name="ObjectShortName">C[63:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/testbench_pipelinedProcessor/pipeline/Mux_3x1_A/O" type="array">
      <obj_property name="ElementShortName">O[63:0]</obj_property>
      <obj_property name="ObjectShortName">O[63:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/testbench_pipelinedProcessor/pipeline/Mux_3x1_A/sel" type="array">
      <obj_property name="ElementShortName">sel[1:0]</obj_property>
      <obj_property name="ObjectShortName">sel[1:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/testbench_pipelinedProcessor/pipeline/Mux_3x1_B/A" type="array">
      <obj_property name="ElementShortName">A[63:0]</obj_property>
      <obj_property name="ObjectShortName">A[63:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/testbench_pipelinedProcessor/pipeline/Mux_3x1_B/B" type="array">
      <obj_property name="ElementShortName">B[63:0]</obj_property>
      <obj_property name="ObjectShortName">B[63:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/testbench_pipelinedProcessor/pipeline/Mux_3x1_B/C" type="array">
      <obj_property name="ElementShortName">C[63:0]</obj_property>
      <obj_property name="ObjectShortName">C[63:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/testbench_pipelinedProcessor/pipeline/Mux_3x1_B/sel" type="array">
      <obj_property name="ElementShortName">sel[1:0]</obj_property>
      <obj_property name="ObjectShortName">sel[1:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/testbench_pipelinedProcessor/pipeline/Mux_3x1_B/O" type="array">
      <obj_property name="ElementShortName">O[63:0]</obj_property>
      <obj_property name="ObjectShortName">O[63:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/testbench_pipelinedProcessor/opcode" type="array">
      <obj_property name="ElementShortName">opcode[6:0]</obj_property>
      <obj_property name="ObjectShortName">opcode[6:0]</obj_property>
      <obj_property name="Radix">BINARYRADIX</obj_property>
   </wvobject>
   <wvobject fp_name="/testbench_pipelinedProcessor/rd" type="array">
      <obj_property name="ElementShortName">rd[4:0]</obj_property>
      <obj_property name="ObjectShortName">rd[4:0]</obj_property>
      <obj_property name="Radix">UNSIGNEDDECRADIX</obj_property>
   </wvobject>
   <wvobject fp_name="/testbench_pipelinedProcessor/rs1" type="array">
      <obj_property name="ElementShortName">rs1[4:0]</obj_property>
      <obj_property name="ObjectShortName">rs1[4:0]</obj_property>
      <obj_property name="Radix">UNSIGNEDDECRADIX</obj_property>
   </wvobject>
   <wvobject fp_name="/testbench_pipelinedProcessor/rs2" type="array">
      <obj_property name="ElementShortName">rs2[4:0]</obj_property>
      <obj_property name="ObjectShortName">rs2[4:0]</obj_property>
      <obj_property name="Radix">UNSIGNEDDECRADIX</obj_property>
   </wvobject>
   <wvobject fp_name="/testbench_pipelinedProcessor/pipeline/ALU/ALUOp" type="array">
      <obj_property name="ElementShortName">ALUOp[3:0]</obj_property>
      <obj_property name="ObjectShortName">ALUOp[3:0]</obj_property>
      <obj_property name="Radix">BINARYRADIX</obj_property>
   </wvobject>
   <wvobject fp_name="/testbench_pipelinedProcessor/pipeline/ALU/Result" type="array">
      <obj_property name="ElementShortName">Result[63:0]</obj_property>
      <obj_property name="ObjectShortName">Result[63:0]</obj_property>
      <obj_property name="Radix">UNSIGNEDDECRADIX</obj_property>
   </wvobject>
   <wvobject fp_name="/testbench_pipelinedProcessor/pipeline/rf/RS1" type="array">
      <obj_property name="ElementShortName">RS1[4:0]</obj_property>
      <obj_property name="ObjectShortName">RS1[4:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/testbench_pipelinedProcessor/pipeline/rf/ReadData1" type="array">
      <obj_property name="ElementShortName">ReadData1[63:0]</obj_property>
      <obj_property name="ObjectShortName">ReadData1[63:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/testbench_pipelinedProcessor/pipeline/rf/RS2" type="array">
      <obj_property name="ElementShortName">RS2[4:0]</obj_property>
      <obj_property name="ObjectShortName">RS2[4:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/testbench_pipelinedProcessor/pipeline/rf/ReadData2" type="array">
      <obj_property name="ElementShortName">ReadData2[63:0]</obj_property>
      <obj_property name="ObjectShortName">ReadData2[63:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/testbench_pipelinedProcessor/pipeline/rf/WriteData" type="array">
      <obj_property name="ElementShortName">WriteData[63:0]</obj_property>
      <obj_property name="ObjectShortName">WriteData[63:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/testbench_pipelinedProcessor/pipeline/Immgen/Imm" type="array">
      <obj_property name="ElementShortName">Imm[63:0]</obj_property>
      <obj_property name="ObjectShortName">Imm[63:0]</obj_property>
      <obj_property name="Radix">UNSIGNEDDECRADIX</obj_property>
   </wvobject>
   <wvobject fp_name="/testbench_pipelinedProcessor/ALUOp" type="array">
      <obj_property name="ElementShortName">ALUOp[1:0]</obj_property>
      <obj_property name="ObjectShortName">ALUOp[1:0]</obj_property>
      <obj_property name="Radix">BINARYRADIX</obj_property>
   </wvobject>
   <wvobject fp_name="/testbench_pipelinedProcessor/Branch" type="logic">
      <obj_property name="ElementShortName">Branch</obj_property>
      <obj_property name="ObjectShortName">Branch</obj_property>
   </wvobject>
   <wvobject fp_name="/testbench_pipelinedProcessor/MemRead" type="logic">
      <obj_property name="ElementShortName">MemRead</obj_property>
      <obj_property name="ObjectShortName">MemRead</obj_property>
   </wvobject>
   <wvobject fp_name="/testbench_pipelinedProcessor/MemWrite" type="logic">
      <obj_property name="ElementShortName">MemWrite</obj_property>
      <obj_property name="ObjectShortName">MemWrite</obj_property>
   </wvobject>
   <wvobject fp_name="/testbench_pipelinedProcessor/MemtoReg" type="logic">
      <obj_property name="ElementShortName">MemtoReg</obj_property>
      <obj_property name="ObjectShortName">MemtoReg</obj_property>
   </wvobject>
   <wvobject fp_name="/testbench_pipelinedProcessor/ALUSrc" type="logic">
      <obj_property name="ElementShortName">ALUSrc</obj_property>
      <obj_property name="ObjectShortName">ALUSrc</obj_property>
   </wvobject>
   <wvobject fp_name="/testbench_pipelinedProcessor/RegWrite" type="logic">
      <obj_property name="ElementShortName">RegWrite</obj_property>
      <obj_property name="ObjectShortName">RegWrite</obj_property>
   </wvobject>
   <wvobject fp_name="/testbench_pipelinedProcessor/Zero" type="logic">
      <obj_property name="ElementShortName">Zero</obj_property>
      <obj_property name="ObjectShortName">Zero</obj_property>
   </wvobject>
   <wvobject fp_name="/testbench_pipelinedProcessor/pipeline/rf/Registers" type="array">
      <obj_property name="ElementShortName">Registers[31:0][63:0]</obj_property>
      <obj_property name="ObjectShortName">Registers[31:0][63:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/testbench_pipelinedProcessor/pipeline/DM/DataMemory" type="array">
      <obj_property name="ElementShortName">DataMemory[63:0][7:0]</obj_property>
      <obj_property name="ObjectShortName">DataMemory[63:0][7:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/testbench_pipelinedProcessor/pipeline/IM/Inst_Address" type="array">
      <obj_property name="ElementShortName">Inst_Address[63:0]</obj_property>
      <obj_property name="ObjectShortName">Inst_Address[63:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/testbench_pipelinedProcessor/pipeline/IM/Instruction" type="array">
      <obj_property name="ElementShortName">Instruction[31:0]</obj_property>
      <obj_property name="ObjectShortName">Instruction[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/testbench_pipelinedProcessor/pipeline/IM/inst_mem" type="array">
      <obj_property name="ElementShortName">inst_mem[160:0][7:0]</obj_property>
      <obj_property name="ObjectShortName">inst_mem[160:0][7:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/testbench_pipelinedProcessor/pipeline/A1/A" type="array">
      <obj_property name="ElementShortName">A[63:0]</obj_property>
      <obj_property name="ObjectShortName">A[63:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/testbench_pipelinedProcessor/pipeline/A1/B" type="array">
      <obj_property name="ElementShortName">B[63:0]</obj_property>
      <obj_property name="ObjectShortName">B[63:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/testbench_pipelinedProcessor/pipeline/A1/Out" type="array">
      <obj_property name="ElementShortName">Out[63:0]</obj_property>
      <obj_property name="ObjectShortName">Out[63:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/testbench_pipelinedProcessor/pipeline/muxfirst/A" type="array">
      <obj_property name="ElementShortName">A[63:0]</obj_property>
      <obj_property name="ObjectShortName">A[63:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/testbench_pipelinedProcessor/pipeline/muxfirst/B" type="array">
      <obj_property name="ElementShortName">B[63:0]</obj_property>
      <obj_property name="ObjectShortName">B[63:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/testbench_pipelinedProcessor/pipeline/muxfirst/S" type="logic">
      <obj_property name="ElementShortName">S</obj_property>
      <obj_property name="ObjectShortName">S</obj_property>
   </wvobject>
   <wvobject fp_name="/testbench_pipelinedProcessor/pipeline/muxfirst/Out" type="array">
      <obj_property name="ElementShortName">Out[63:0]</obj_property>
      <obj_property name="ObjectShortName">Out[63:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/testbench_pipelinedProcessor/pipeline/PC/clk" type="logic">
      <obj_property name="ElementShortName">clk</obj_property>
      <obj_property name="ObjectShortName">clk</obj_property>
   </wvobject>
   <wvobject fp_name="/testbench_pipelinedProcessor/pipeline/PC/reset" type="logic">
      <obj_property name="ElementShortName">reset</obj_property>
      <obj_property name="ObjectShortName">reset</obj_property>
   </wvobject>
   <wvobject fp_name="/testbench_pipelinedProcessor/pipeline/PC/PC_In" type="array">
      <obj_property name="ElementShortName">PC_In[63:0]</obj_property>
      <obj_property name="ObjectShortName">PC_In[63:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/testbench_pipelinedProcessor/pipeline/PC/PC_Out" type="array">
      <obj_property name="ElementShortName">PC_Out[63:0]</obj_property>
      <obj_property name="ObjectShortName">PC_Out[63:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/testbench_pipelinedProcessor/pipeline/IM/Inst_Address" type="array">
      <obj_property name="ElementShortName">Inst_Address[63:0]</obj_property>
      <obj_property name="ObjectShortName">Inst_Address[63:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/testbench_pipelinedProcessor/pipeline/IM/Instruction" type="array">
      <obj_property name="ElementShortName">Instruction[31:0]</obj_property>
      <obj_property name="ObjectShortName">Instruction[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/testbench_pipelinedProcessor/pipeline/IM/inst_mem" type="array">
      <obj_property name="ElementShortName">inst_mem[160:0][7:0]</obj_property>
      <obj_property name="ObjectShortName">inst_mem[160:0][7:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/testbench_pipelinedProcessor/pipeline/IFID/clk" type="logic">
      <obj_property name="ElementShortName">clk</obj_property>
      <obj_property name="ObjectShortName">clk</obj_property>
   </wvobject>
   <wvobject fp_name="/testbench_pipelinedProcessor/pipeline/IFID/reset" type="logic">
      <obj_property name="ElementShortName">reset</obj_property>
      <obj_property name="ObjectShortName">reset</obj_property>
   </wvobject>
   <wvobject fp_name="/testbench_pipelinedProcessor/pipeline/IFID/PC_Out" type="array">
      <obj_property name="ElementShortName">PC_Out[63:0]</obj_property>
      <obj_property name="ObjectShortName">PC_Out[63:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/testbench_pipelinedProcessor/pipeline/IFID/Instruction" type="array">
      <obj_property name="ElementShortName">Instruction[31:0]</obj_property>
      <obj_property name="ObjectShortName">Instruction[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/testbench_pipelinedProcessor/pipeline/IFID/PC_Out_IF_ID" type="array">
      <obj_property name="ElementShortName">PC_Out_IF_ID[63:0]</obj_property>
      <obj_property name="ObjectShortName">PC_Out_IF_ID[63:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/testbench_pipelinedProcessor/pipeline/IFID/Instruction_IF_ID" type="array">
      <obj_property name="ElementShortName">Instruction_IF_ID[31:0]</obj_property>
      <obj_property name="ObjectShortName">Instruction_IF_ID[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/testbench_pipelinedProcessor/pipeline/IP/Instruction" type="array">
      <obj_property name="ElementShortName">Instruction[31:0]</obj_property>
      <obj_property name="ObjectShortName">Instruction[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/testbench_pipelinedProcessor/pipeline/IP/Opcode" type="array">
      <obj_property name="ElementShortName">Opcode[6:0]</obj_property>
      <obj_property name="ObjectShortName">Opcode[6:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/testbench_pipelinedProcessor/pipeline/IP/RD" type="array">
      <obj_property name="ElementShortName">RD[4:0]</obj_property>
      <obj_property name="ObjectShortName">RD[4:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/testbench_pipelinedProcessor/pipeline/IP/Funct3" type="array">
      <obj_property name="ElementShortName">Funct3[2:0]</obj_property>
      <obj_property name="ObjectShortName">Funct3[2:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/testbench_pipelinedProcessor/pipeline/IP/RS1" type="array">
      <obj_property name="ElementShortName">RS1[4:0]</obj_property>
      <obj_property name="ObjectShortName">RS1[4:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/testbench_pipelinedProcessor/pipeline/IP/RS2" type="array">
      <obj_property name="ElementShortName">RS2[4:0]</obj_property>
      <obj_property name="ObjectShortName">RS2[4:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/testbench_pipelinedProcessor/pipeline/IP/Funct7" type="array">
      <obj_property name="ElementShortName">Funct7[6:0]</obj_property>
      <obj_property name="ObjectShortName">Funct7[6:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/testbench_pipelinedProcessor/pipeline/Immgen/Instruction" type="array">
      <obj_property name="ElementShortName">Instruction[31:0]</obj_property>
      <obj_property name="ObjectShortName">Instruction[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/testbench_pipelinedProcessor/pipeline/Immgen/Imm" type="array">
      <obj_property name="ElementShortName">Imm[63:0]</obj_property>
      <obj_property name="ObjectShortName">Imm[63:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/testbench_pipelinedProcessor/pipeline/Immgen/ld_imm" type="array">
      <obj_property name="ElementShortName">ld_imm[11:0]</obj_property>
      <obj_property name="ObjectShortName">ld_imm[11:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/testbench_pipelinedProcessor/pipeline/Immgen/sd_imm" type="array">
      <obj_property name="ElementShortName">sd_imm[11:0]</obj_property>
      <obj_property name="ObjectShortName">sd_imm[11:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/testbench_pipelinedProcessor/pipeline/Immgen/br_imm" type="array">
      <obj_property name="ElementShortName">br_imm[11:0]</obj_property>
      <obj_property name="ObjectShortName">br_imm[11:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/testbench_pipelinedProcessor/pipeline/Immgen/sel" type="array">
      <obj_property name="ElementShortName">sel[1:0]</obj_property>
      <obj_property name="ObjectShortName">sel[1:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/testbench_pipelinedProcessor/pipeline/Immgen/ld_ins" type="array">
      <obj_property name="ElementShortName">ld_ins[1:0]</obj_property>
      <obj_property name="ObjectShortName">ld_ins[1:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/testbench_pipelinedProcessor/pipeline/Immgen/sd_ins" type="array">
      <obj_property name="ElementShortName">sd_ins[1:0]</obj_property>
      <obj_property name="ObjectShortName">sd_ins[1:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/testbench_pipelinedProcessor/pipeline/Immgen/br_ins" type="array">
      <obj_property name="ElementShortName">br_ins[1:0]</obj_property>
      <obj_property name="ObjectShortName">br_ins[1:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/testbench_pipelinedProcessor/pipeline/cu/Opcode" type="array">
      <obj_property name="ElementShortName">Opcode[6:0]</obj_property>
      <obj_property name="ObjectShortName">Opcode[6:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/testbench_pipelinedProcessor/pipeline/cu/ALUOp" type="array">
      <obj_property name="ElementShortName">ALUOp[1:0]</obj_property>
      <obj_property name="ObjectShortName">ALUOp[1:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/testbench_pipelinedProcessor/pipeline/cu/Branch" type="logic">
      <obj_property name="ElementShortName">Branch</obj_property>
      <obj_property name="ObjectShortName">Branch</obj_property>
   </wvobject>
   <wvobject fp_name="/testbench_pipelinedProcessor/pipeline/cu/MemRead" type="logic">
      <obj_property name="ElementShortName">MemRead</obj_property>
      <obj_property name="ObjectShortName">MemRead</obj_property>
   </wvobject>
   <wvobject fp_name="/testbench_pipelinedProcessor/pipeline/cu/MemtoReg" type="logic">
      <obj_property name="ElementShortName">MemtoReg</obj_property>
      <obj_property name="ObjectShortName">MemtoReg</obj_property>
   </wvobject>
   <wvobject fp_name="/testbench_pipelinedProcessor/pipeline/cu/MemWrite" type="logic">
      <obj_property name="ElementShortName">MemWrite</obj_property>
      <obj_property name="ObjectShortName">MemWrite</obj_property>
   </wvobject>
   <wvobject fp_name="/testbench_pipelinedProcessor/pipeline/cu/ALUSrc" type="logic">
      <obj_property name="ElementShortName">ALUSrc</obj_property>
      <obj_property name="ObjectShortName">ALUSrc</obj_property>
   </wvobject>
   <wvobject fp_name="/testbench_pipelinedProcessor/pipeline/cu/RegWrite" type="logic">
      <obj_property name="ElementShortName">RegWrite</obj_property>
      <obj_property name="ObjectShortName">RegWrite</obj_property>
   </wvobject>
   <wvobject fp_name="/testbench_pipelinedProcessor/pipeline/rf/clk" type="logic">
      <obj_property name="ElementShortName">clk</obj_property>
      <obj_property name="ObjectShortName">clk</obj_property>
   </wvobject>
   <wvobject fp_name="/testbench_pipelinedProcessor/pipeline/rf/reset" type="logic">
      <obj_property name="ElementShortName">reset</obj_property>
      <obj_property name="ObjectShortName">reset</obj_property>
   </wvobject>
   <wvobject fp_name="/testbench_pipelinedProcessor/pipeline/rf/WriteData" type="array">
      <obj_property name="ElementShortName">WriteData[63:0]</obj_property>
      <obj_property name="ObjectShortName">WriteData[63:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/testbench_pipelinedProcessor/pipeline/rf/RS1" type="array">
      <obj_property name="ElementShortName">RS1[4:0]</obj_property>
      <obj_property name="ObjectShortName">RS1[4:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/testbench_pipelinedProcessor/pipeline/rf/RS2" type="array">
      <obj_property name="ElementShortName">RS2[4:0]</obj_property>
      <obj_property name="ObjectShortName">RS2[4:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/testbench_pipelinedProcessor/pipeline/rf/RD" type="array">
      <obj_property name="ElementShortName">RD[4:0]</obj_property>
      <obj_property name="ObjectShortName">RD[4:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/testbench_pipelinedProcessor/pipeline/rf/RegWrite" type="logic">
      <obj_property name="ElementShortName">RegWrite</obj_property>
      <obj_property name="ObjectShortName">RegWrite</obj_property>
   </wvobject>
   <wvobject fp_name="/testbench_pipelinedProcessor/pipeline/rf/ReadData1" type="array">
      <obj_property name="ElementShortName">ReadData1[63:0]</obj_property>
      <obj_property name="ObjectShortName">ReadData1[63:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/testbench_pipelinedProcessor/pipeline/rf/ReadData2" type="array">
      <obj_property name="ElementShortName">ReadData2[63:0]</obj_property>
      <obj_property name="ObjectShortName">ReadData2[63:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/testbench_pipelinedProcessor/pipeline/rf/Registers" type="array">
      <obj_property name="ElementShortName">Registers[31:0][63:0]</obj_property>
      <obj_property name="ObjectShortName">Registers[31:0][63:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/testbench_pipelinedProcessor/pipeline/rf/i" type="array">
      <obj_property name="ElementShortName">i[31:0]</obj_property>
      <obj_property name="ObjectShortName">i[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/testbench_pipelinedProcessor/pipeline/IDEX/clk" type="logic">
      <obj_property name="ElementShortName">clk</obj_property>
      <obj_property name="ObjectShortName">clk</obj_property>
   </wvobject>
   <wvobject fp_name="/testbench_pipelinedProcessor/pipeline/IDEX/reset" type="logic">
      <obj_property name="ElementShortName">reset</obj_property>
      <obj_property name="ObjectShortName">reset</obj_property>
   </wvobject>
   <wvobject fp_name="/testbench_pipelinedProcessor/pipeline/IDEX/Branch" type="logic">
      <obj_property name="ElementShortName">Branch</obj_property>
      <obj_property name="ObjectShortName">Branch</obj_property>
   </wvobject>
   <wvobject fp_name="/testbench_pipelinedProcessor/pipeline/IDEX/MemRead" type="logic">
      <obj_property name="ElementShortName">MemRead</obj_property>
      <obj_property name="ObjectShortName">MemRead</obj_property>
   </wvobject>
   <wvobject fp_name="/testbench_pipelinedProcessor/pipeline/IDEX/MemWrite" type="logic">
      <obj_property name="ElementShortName">MemWrite</obj_property>
      <obj_property name="ObjectShortName">MemWrite</obj_property>
   </wvobject>
   <wvobject fp_name="/testbench_pipelinedProcessor/pipeline/IDEX/MemtoReg" type="logic">
      <obj_property name="ElementShortName">MemtoReg</obj_property>
      <obj_property name="ObjectShortName">MemtoReg</obj_property>
   </wvobject>
   <wvobject fp_name="/testbench_pipelinedProcessor/pipeline/IDEX/ALUSrc" type="logic">
      <obj_property name="ElementShortName">ALUSrc</obj_property>
      <obj_property name="ObjectShortName">ALUSrc</obj_property>
   </wvobject>
   <wvobject fp_name="/testbench_pipelinedProcessor/pipeline/IDEX/RegWrite" type="logic">
      <obj_property name="ElementShortName">RegWrite</obj_property>
      <obj_property name="ObjectShortName">RegWrite</obj_property>
   </wvobject>
   <wvobject fp_name="/testbench_pipelinedProcessor/pipeline/IDEX/ALUOp" type="array">
      <obj_property name="ElementShortName">ALUOp[1:0]</obj_property>
      <obj_property name="ObjectShortName">ALUOp[1:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/testbench_pipelinedProcessor/pipeline/IDEX/PC_Out" type="array">
      <obj_property name="ElementShortName">PC_Out[63:0]</obj_property>
      <obj_property name="ObjectShortName">PC_Out[63:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/testbench_pipelinedProcessor/pipeline/IDEX/ReadData1" type="array">
      <obj_property name="ElementShortName">ReadData1[63:0]</obj_property>
      <obj_property name="ObjectShortName">ReadData1[63:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/testbench_pipelinedProcessor/pipeline/IDEX/ReadData2" type="array">
      <obj_property name="ElementShortName">ReadData2[63:0]</obj_property>
      <obj_property name="ObjectShortName">ReadData2[63:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/testbench_pipelinedProcessor/pipeline/IDEX/Imm_Data" type="array">
      <obj_property name="ElementShortName">Imm_Data[63:0]</obj_property>
      <obj_property name="ObjectShortName">Imm_Data[63:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/testbench_pipelinedProcessor/pipeline/IDEX/RS1" type="array">
      <obj_property name="ElementShortName">RS1[4:0]</obj_property>
      <obj_property name="ObjectShortName">RS1[4:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/testbench_pipelinedProcessor/pipeline/IDEX/RS2" type="array">
      <obj_property name="ElementShortName">RS2[4:0]</obj_property>
      <obj_property name="ObjectShortName">RS2[4:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/testbench_pipelinedProcessor/pipeline/IDEX/RD" type="array">
      <obj_property name="ElementShortName">RD[4:0]</obj_property>
      <obj_property name="ObjectShortName">RD[4:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/testbench_pipelinedProcessor/pipeline/IDEX/Funct" type="array">
      <obj_property name="ElementShortName">Funct[3:0]</obj_property>
      <obj_property name="ObjectShortName">Funct[3:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/testbench_pipelinedProcessor/pipeline/IDEX/ID_EX_Branch" type="logic">
      <obj_property name="ElementShortName">ID_EX_Branch</obj_property>
      <obj_property name="ObjectShortName">ID_EX_Branch</obj_property>
   </wvobject>
   <wvobject fp_name="/testbench_pipelinedProcessor/pipeline/IDEX/ID_EX_MemRead" type="logic">
      <obj_property name="ElementShortName">ID_EX_MemRead</obj_property>
      <obj_property name="ObjectShortName">ID_EX_MemRead</obj_property>
   </wvobject>
   <wvobject fp_name="/testbench_pipelinedProcessor/pipeline/IDEX/ID_EX_MemWrite" type="logic">
      <obj_property name="ElementShortName">ID_EX_MemWrite</obj_property>
      <obj_property name="ObjectShortName">ID_EX_MemWrite</obj_property>
   </wvobject>
   <wvobject fp_name="/testbench_pipelinedProcessor/pipeline/IDEX/ID_EX_MemtoReg" type="logic">
      <obj_property name="ElementShortName">ID_EX_MemtoReg</obj_property>
      <obj_property name="ObjectShortName">ID_EX_MemtoReg</obj_property>
   </wvobject>
   <wvobject fp_name="/testbench_pipelinedProcessor/pipeline/IDEX/ID_EX_ALUSrc" type="logic">
      <obj_property name="ElementShortName">ID_EX_ALUSrc</obj_property>
      <obj_property name="ObjectShortName">ID_EX_ALUSrc</obj_property>
   </wvobject>
   <wvobject fp_name="/testbench_pipelinedProcessor/pipeline/IDEX/ID_EX_RegWrite" type="logic">
      <obj_property name="ElementShortName">ID_EX_RegWrite</obj_property>
      <obj_property name="ObjectShortName">ID_EX_RegWrite</obj_property>
   </wvobject>
   <wvobject fp_name="/testbench_pipelinedProcessor/pipeline/IDEX/ID_EX_ALUOp" type="array">
      <obj_property name="ElementShortName">ID_EX_ALUOp[1:0]</obj_property>
      <obj_property name="ObjectShortName">ID_EX_ALUOp[1:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/testbench_pipelinedProcessor/pipeline/IDEX/ID_EX_PC_Out" type="array">
      <obj_property name="ElementShortName">ID_EX_PC_Out[63:0]</obj_property>
      <obj_property name="ObjectShortName">ID_EX_PC_Out[63:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/testbench_pipelinedProcessor/pipeline/IDEX/ID_EX_ReadData1" type="array">
      <obj_property name="ElementShortName">ID_EX_ReadData1[63:0]</obj_property>
      <obj_property name="ObjectShortName">ID_EX_ReadData1[63:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/testbench_pipelinedProcessor/pipeline/IDEX/ID_EX_ReadData2" type="array">
      <obj_property name="ElementShortName">ID_EX_ReadData2[63:0]</obj_property>
      <obj_property name="ObjectShortName">ID_EX_ReadData2[63:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/testbench_pipelinedProcessor/pipeline/IDEX/ID_EX_Imm_Data" type="array">
      <obj_property name="ElementShortName">ID_EX_Imm_Data[63:0]</obj_property>
      <obj_property name="ObjectShortName">ID_EX_Imm_Data[63:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/testbench_pipelinedProcessor/pipeline/IDEX/ID_EX_RS1" type="array">
      <obj_property name="ElementShortName">ID_EX_RS1[4:0]</obj_property>
      <obj_property name="ObjectShortName">ID_EX_RS1[4:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/testbench_pipelinedProcessor/pipeline/IDEX/ID_EX_RS2" type="array">
      <obj_property name="ElementShortName">ID_EX_RS2[4:0]</obj_property>
      <obj_property name="ObjectShortName">ID_EX_RS2[4:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/testbench_pipelinedProcessor/pipeline/IDEX/ID_EX_RD" type="array">
      <obj_property name="ElementShortName">ID_EX_RD[4:0]</obj_property>
      <obj_property name="ObjectShortName">ID_EX_RD[4:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/testbench_pipelinedProcessor/pipeline/IDEX/ID_EX_Funct" type="array">
      <obj_property name="ElementShortName">ID_EX_Funct[3:0]</obj_property>
      <obj_property name="ObjectShortName">ID_EX_Funct[3:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/testbench_pipelinedProcessor/pipeline/A2/A" type="array">
      <obj_property name="ElementShortName">A[63:0]</obj_property>
      <obj_property name="ObjectShortName">A[63:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/testbench_pipelinedProcessor/pipeline/A2/B" type="array">
      <obj_property name="ElementShortName">B[63:0]</obj_property>
      <obj_property name="ObjectShortName">B[63:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/testbench_pipelinedProcessor/pipeline/A2/Out" type="array">
      <obj_property name="ElementShortName">Out[63:0]</obj_property>
      <obj_property name="ObjectShortName">Out[63:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/testbench_pipelinedProcessor/pipeline/FU/ID_EX_RS1" type="array">
      <obj_property name="ElementShortName">ID_EX_RS1[4:0]</obj_property>
      <obj_property name="ObjectShortName">ID_EX_RS1[4:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/testbench_pipelinedProcessor/pipeline/FU/ID_EX_RS2" type="array">
      <obj_property name="ElementShortName">ID_EX_RS2[4:0]</obj_property>
      <obj_property name="ObjectShortName">ID_EX_RS2[4:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/testbench_pipelinedProcessor/pipeline/FU/EX_MEM_RD" type="array">
      <obj_property name="ElementShortName">EX_MEM_RD[4:0]</obj_property>
      <obj_property name="ObjectShortName">EX_MEM_RD[4:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/testbench_pipelinedProcessor/pipeline/FU/MEM_WB_RD" type="array">
      <obj_property name="ElementShortName">MEM_WB_RD[4:0]</obj_property>
      <obj_property name="ObjectShortName">MEM_WB_RD[4:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/testbench_pipelinedProcessor/pipeline/FU/EX_MEM_RegWrite" type="logic">
      <obj_property name="ElementShortName">EX_MEM_RegWrite</obj_property>
      <obj_property name="ObjectShortName">EX_MEM_RegWrite</obj_property>
   </wvobject>
   <wvobject fp_name="/testbench_pipelinedProcessor/pipeline/FU/MEM_WB_RegWrite" type="logic">
      <obj_property name="ElementShortName">MEM_WB_RegWrite</obj_property>
      <obj_property name="ObjectShortName">MEM_WB_RegWrite</obj_property>
   </wvobject>
   <wvobject fp_name="/testbench_pipelinedProcessor/pipeline/FU/ForwardA" type="array">
      <obj_property name="ElementShortName">ForwardA[1:0]</obj_property>
      <obj_property name="ObjectShortName">ForwardA[1:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/testbench_pipelinedProcessor/pipeline/FU/ForwardB" type="array">
      <obj_property name="ElementShortName">ForwardB[1:0]</obj_property>
      <obj_property name="ObjectShortName">ForwardB[1:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/testbench_pipelinedProcessor/pipeline/Mux_3x1_A/A" type="array">
      <obj_property name="ElementShortName">A[63:0]</obj_property>
      <obj_property name="ObjectShortName">A[63:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/testbench_pipelinedProcessor/pipeline/Mux_3x1_A/B" type="array">
      <obj_property name="ElementShortName">B[63:0]</obj_property>
      <obj_property name="ObjectShortName">B[63:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/testbench_pipelinedProcessor/pipeline/Mux_3x1_A/C" type="array">
      <obj_property name="ElementShortName">C[63:0]</obj_property>
      <obj_property name="ObjectShortName">C[63:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/testbench_pipelinedProcessor/pipeline/Mux_3x1_A/sel" type="array">
      <obj_property name="ElementShortName">sel[1:0]</obj_property>
      <obj_property name="ObjectShortName">sel[1:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/testbench_pipelinedProcessor/pipeline/Mux_3x1_A/O" type="array">
      <obj_property name="ElementShortName">O[63:0]</obj_property>
      <obj_property name="ObjectShortName">O[63:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/testbench_pipelinedProcessor/pipeline/Mux_3x1_B/A" type="array">
      <obj_property name="ElementShortName">A[63:0]</obj_property>
      <obj_property name="ObjectShortName">A[63:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/testbench_pipelinedProcessor/pipeline/Mux_3x1_B/B" type="array">
      <obj_property name="ElementShortName">B[63:0]</obj_property>
      <obj_property name="ObjectShortName">B[63:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/testbench_pipelinedProcessor/pipeline/Mux_3x1_B/C" type="array">
      <obj_property name="ElementShortName">C[63:0]</obj_property>
      <obj_property name="ObjectShortName">C[63:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/testbench_pipelinedProcessor/pipeline/Mux_3x1_B/sel" type="array">
      <obj_property name="ElementShortName">sel[1:0]</obj_property>
      <obj_property name="ObjectShortName">sel[1:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/testbench_pipelinedProcessor/pipeline/Mux_3x1_B/O" type="array">
      <obj_property name="ElementShortName">O[63:0]</obj_property>
      <obj_property name="ObjectShortName">O[63:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/testbench_pipelinedProcessor/pipeline/muxmid/A" type="array">
      <obj_property name="ElementShortName">A[63:0]</obj_property>
      <obj_property name="ObjectShortName">A[63:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/testbench_pipelinedProcessor/pipeline/muxmid/B" type="array">
      <obj_property name="ElementShortName">B[63:0]</obj_property>
      <obj_property name="ObjectShortName">B[63:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/testbench_pipelinedProcessor/pipeline/muxmid/S" type="logic">
      <obj_property name="ElementShortName">S</obj_property>
      <obj_property name="ObjectShortName">S</obj_property>
   </wvobject>
   <wvobject fp_name="/testbench_pipelinedProcessor/pipeline/muxmid/Out" type="array">
      <obj_property name="ElementShortName">Out[63:0]</obj_property>
      <obj_property name="ObjectShortName">Out[63:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/testbench_pipelinedProcessor/pipeline/aluc/ALUOp" type="array">
      <obj_property name="ElementShortName">ALUOp[1:0]</obj_property>
      <obj_property name="ObjectShortName">ALUOp[1:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/testbench_pipelinedProcessor/pipeline/aluc/Funct" type="array">
      <obj_property name="ElementShortName">Funct[3:0]</obj_property>
      <obj_property name="ObjectShortName">Funct[3:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/testbench_pipelinedProcessor/pipeline/aluc/Operation" type="array">
      <obj_property name="ElementShortName">Operation[3:0]</obj_property>
      <obj_property name="ObjectShortName">Operation[3:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/testbench_pipelinedProcessor/pipeline/ALU/A" type="array">
      <obj_property name="ElementShortName">A[63:0]</obj_property>
      <obj_property name="ObjectShortName">A[63:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/testbench_pipelinedProcessor/pipeline/ALU/B" type="array">
      <obj_property name="ElementShortName">B[63:0]</obj_property>
      <obj_property name="ObjectShortName">B[63:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/testbench_pipelinedProcessor/pipeline/ALU/ALUOp" type="array">
      <obj_property name="ElementShortName">ALUOp[3:0]</obj_property>
      <obj_property name="ObjectShortName">ALUOp[3:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/testbench_pipelinedProcessor/pipeline/ALU/Zero" type="logic">
      <obj_property name="ElementShortName">Zero</obj_property>
      <obj_property name="ObjectShortName">Zero</obj_property>
   </wvobject>
   <wvobject fp_name="/testbench_pipelinedProcessor/pipeline/ALU/Result" type="array">
      <obj_property name="ElementShortName">Result[63:0]</obj_property>
      <obj_property name="ObjectShortName">Result[63:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/testbench_pipelinedProcessor/pipeline/EXMEM/clk" type="logic">
      <obj_property name="ElementShortName">clk</obj_property>
      <obj_property name="ObjectShortName">clk</obj_property>
   </wvobject>
   <wvobject fp_name="/testbench_pipelinedProcessor/pipeline/EXMEM/reset" type="logic">
      <obj_property name="ElementShortName">reset</obj_property>
      <obj_property name="ObjectShortName">reset</obj_property>
   </wvobject>
   <wvobject fp_name="/testbench_pipelinedProcessor/pipeline/EXMEM/Branch" type="logic">
      <obj_property name="ElementShortName">Branch</obj_property>
      <obj_property name="ObjectShortName">Branch</obj_property>
   </wvobject>
   <wvobject fp_name="/testbench_pipelinedProcessor/pipeline/EXMEM/Zero" type="logic">
      <obj_property name="ElementShortName">Zero</obj_property>
      <obj_property name="ObjectShortName">Zero</obj_property>
   </wvobject>
   <wvobject fp_name="/testbench_pipelinedProcessor/pipeline/EXMEM/MemRead" type="logic">
      <obj_property name="ElementShortName">MemRead</obj_property>
      <obj_property name="ObjectShortName">MemRead</obj_property>
   </wvobject>
   <wvobject fp_name="/testbench_pipelinedProcessor/pipeline/EXMEM/MemWrite" type="logic">
      <obj_property name="ElementShortName">MemWrite</obj_property>
      <obj_property name="ObjectShortName">MemWrite</obj_property>
   </wvobject>
   <wvobject fp_name="/testbench_pipelinedProcessor/pipeline/EXMEM/MemtoReg" type="logic">
      <obj_property name="ElementShortName">MemtoReg</obj_property>
      <obj_property name="ObjectShortName">MemtoReg</obj_property>
   </wvobject>
   <wvobject fp_name="/testbench_pipelinedProcessor/pipeline/EXMEM/RegWrite" type="logic">
      <obj_property name="ElementShortName">RegWrite</obj_property>
      <obj_property name="ObjectShortName">RegWrite</obj_property>
   </wvobject>
   <wvobject fp_name="/testbench_pipelinedProcessor/pipeline/EXMEM/Adder_Out_2" type="array">
      <obj_property name="ElementShortName">Adder_Out_2[63:0]</obj_property>
      <obj_property name="ObjectShortName">Adder_Out_2[63:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/testbench_pipelinedProcessor/pipeline/EXMEM/Result" type="array">
      <obj_property name="ElementShortName">Result[63:0]</obj_property>
      <obj_property name="ObjectShortName">Result[63:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/testbench_pipelinedProcessor/pipeline/EXMEM/Write_Data" type="array">
      <obj_property name="ElementShortName">Write_Data[63:0]</obj_property>
      <obj_property name="ObjectShortName">Write_Data[63:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/testbench_pipelinedProcessor/pipeline/EXMEM/RD" type="array">
      <obj_property name="ElementShortName">RD[4:0]</obj_property>
      <obj_property name="ObjectShortName">RD[4:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/testbench_pipelinedProcessor/pipeline/EXMEM/EX_MEM_Branch" type="logic">
      <obj_property name="ElementShortName">EX_MEM_Branch</obj_property>
      <obj_property name="ObjectShortName">EX_MEM_Branch</obj_property>
   </wvobject>
   <wvobject fp_name="/testbench_pipelinedProcessor/pipeline/EXMEM/EX_MEM_Zero" type="logic">
      <obj_property name="ElementShortName">EX_MEM_Zero</obj_property>
      <obj_property name="ObjectShortName">EX_MEM_Zero</obj_property>
   </wvobject>
   <wvobject fp_name="/testbench_pipelinedProcessor/pipeline/EXMEM/EX_MEM_MemRead" type="logic">
      <obj_property name="ElementShortName">EX_MEM_MemRead</obj_property>
      <obj_property name="ObjectShortName">EX_MEM_MemRead</obj_property>
   </wvobject>
   <wvobject fp_name="/testbench_pipelinedProcessor/pipeline/EXMEM/EX_MEM_MemWrite" type="logic">
      <obj_property name="ElementShortName">EX_MEM_MemWrite</obj_property>
      <obj_property name="ObjectShortName">EX_MEM_MemWrite</obj_property>
   </wvobject>
   <wvobject fp_name="/testbench_pipelinedProcessor/pipeline/EXMEM/EX_MEM_MemtoReg" type="logic">
      <obj_property name="ElementShortName">EX_MEM_MemtoReg</obj_property>
      <obj_property name="ObjectShortName">EX_MEM_MemtoReg</obj_property>
   </wvobject>
   <wvobject fp_name="/testbench_pipelinedProcessor/pipeline/EXMEM/EX_MEM_RegWrite" type="logic">
      <obj_property name="ElementShortName">EX_MEM_RegWrite</obj_property>
      <obj_property name="ObjectShortName">EX_MEM_RegWrite</obj_property>
   </wvobject>
   <wvobject fp_name="/testbench_pipelinedProcessor/pipeline/EXMEM/EX_MEM_Adder_Out_2" type="array">
      <obj_property name="ElementShortName">EX_MEM_Adder_Out_2[63:0]</obj_property>
      <obj_property name="ObjectShortName">EX_MEM_Adder_Out_2[63:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/testbench_pipelinedProcessor/pipeline/EXMEM/EX_MEM_Result" type="array">
      <obj_property name="ElementShortName">EX_MEM_Result[63:0]</obj_property>
      <obj_property name="ObjectShortName">EX_MEM_Result[63:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/testbench_pipelinedProcessor/pipeline/EXMEM/EX_MEM_Write_Data" type="array">
      <obj_property name="ElementShortName">EX_MEM_Write_Data[63:0]</obj_property>
      <obj_property name="ObjectShortName">EX_MEM_Write_Data[63:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/testbench_pipelinedProcessor/pipeline/EXMEM/EX_MEM_RD" type="array">
      <obj_property name="ElementShortName">EX_MEM_RD[4:0]</obj_property>
      <obj_property name="ObjectShortName">EX_MEM_RD[4:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/testbench_pipelinedProcessor/pipeline/DM/clk" type="logic">
      <obj_property name="ElementShortName">clk</obj_property>
      <obj_property name="ObjectShortName">clk</obj_property>
   </wvobject>
   <wvobject fp_name="/testbench_pipelinedProcessor/pipeline/DM/MemWrite" type="logic">
      <obj_property name="ElementShortName">MemWrite</obj_property>
      <obj_property name="ObjectShortName">MemWrite</obj_property>
   </wvobject>
   <wvobject fp_name="/testbench_pipelinedProcessor/pipeline/DM/MemRead" type="logic">
      <obj_property name="ElementShortName">MemRead</obj_property>
      <obj_property name="ObjectShortName">MemRead</obj_property>
   </wvobject>
   <wvobject fp_name="/testbench_pipelinedProcessor/pipeline/DM/Mem_Addr" type="array">
      <obj_property name="ElementShortName">Mem_Addr[63:0]</obj_property>
      <obj_property name="ObjectShortName">Mem_Addr[63:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/testbench_pipelinedProcessor/pipeline/DM/Write_Data" type="array">
      <obj_property name="ElementShortName">Write_Data[63:0]</obj_property>
      <obj_property name="ObjectShortName">Write_Data[63:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/testbench_pipelinedProcessor/pipeline/DM/Read_Data" type="array">
      <obj_property name="ElementShortName">Read_Data[63:0]</obj_property>
      <obj_property name="ObjectShortName">Read_Data[63:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/testbench_pipelinedProcessor/pipeline/DM/index0" type="array">
      <obj_property name="ElementShortName">index0[63:0]</obj_property>
      <obj_property name="ObjectShortName">index0[63:0]</obj_property>
      <obj_property name="CustomSignalColor">#800000</obj_property>
      <obj_property name="UseCustomSignalColor">true</obj_property>
   </wvobject>
   <wvobject fp_name="/testbench_pipelinedProcessor/pipeline/DM/index1" type="array">
      <obj_property name="ElementShortName">index1[63:0]</obj_property>
      <obj_property name="ObjectShortName">index1[63:0]</obj_property>
      <obj_property name="CustomSignalColor">#800000</obj_property>
      <obj_property name="UseCustomSignalColor">true</obj_property>
   </wvobject>
   <wvobject fp_name="/testbench_pipelinedProcessor/pipeline/DM/index2" type="array">
      <obj_property name="ElementShortName">index2[63:0]</obj_property>
      <obj_property name="ObjectShortName">index2[63:0]</obj_property>
      <obj_property name="CustomSignalColor">#800000</obj_property>
      <obj_property name="UseCustomSignalColor">true</obj_property>
   </wvobject>
   <wvobject fp_name="/testbench_pipelinedProcessor/pipeline/DM/index3" type="array">
      <obj_property name="ElementShortName">index3[63:0]</obj_property>
      <obj_property name="ObjectShortName">index3[63:0]</obj_property>
      <obj_property name="CustomSignalColor">#800000</obj_property>
      <obj_property name="UseCustomSignalColor">true</obj_property>
   </wvobject>
   <wvobject fp_name="/testbench_pipelinedProcessor/pipeline/DM/index4" type="array">
      <obj_property name="ElementShortName">index4[63:0]</obj_property>
      <obj_property name="ObjectShortName">index4[63:0]</obj_property>
      <obj_property name="CustomSignalColor">#800000</obj_property>
      <obj_property name="UseCustomSignalColor">true</obj_property>
   </wvobject>
   <wvobject fp_name="/testbench_pipelinedProcessor/pipeline/DM/DataMemory" type="array">
      <obj_property name="ElementShortName">DataMemory[63:0][7:0]</obj_property>
      <obj_property name="ObjectShortName">DataMemory[63:0][7:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/testbench_pipelinedProcessor/pipeline/DM/i" type="array">
      <obj_property name="ElementShortName">i[31:0]</obj_property>
      <obj_property name="ObjectShortName">i[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/testbench_pipelinedProcessor/pipeline/MEMWB/clk" type="logic">
      <obj_property name="ElementShortName">clk</obj_property>
      <obj_property name="ObjectShortName">clk</obj_property>
   </wvobject>
   <wvobject fp_name="/testbench_pipelinedProcessor/pipeline/MEMWB/reset" type="logic">
      <obj_property name="ElementShortName">reset</obj_property>
      <obj_property name="ObjectShortName">reset</obj_property>
   </wvobject>
   <wvobject fp_name="/testbench_pipelinedProcessor/pipeline/MEMWB/MemtoReg" type="logic">
      <obj_property name="ElementShortName">MemtoReg</obj_property>
      <obj_property name="ObjectShortName">MemtoReg</obj_property>
   </wvobject>
   <wvobject fp_name="/testbench_pipelinedProcessor/pipeline/MEMWB/RegWrite" type="logic">
      <obj_property name="ElementShortName">RegWrite</obj_property>
      <obj_property name="ObjectShortName">RegWrite</obj_property>
   </wvobject>
   <wvobject fp_name="/testbench_pipelinedProcessor/pipeline/MEMWB/Read_Data" type="array">
      <obj_property name="ElementShortName">Read_Data[63:0]</obj_property>
      <obj_property name="ObjectShortName">Read_Data[63:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/testbench_pipelinedProcessor/pipeline/MEMWB/Result_EX_MEM" type="array">
      <obj_property name="ElementShortName">Result_EX_MEM[63:0]</obj_property>
      <obj_property name="ObjectShortName">Result_EX_MEM[63:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/testbench_pipelinedProcessor/pipeline/MEMWB/Rd_EX_MEM" type="array">
      <obj_property name="ElementShortName">Rd_EX_MEM[4:0]</obj_property>
      <obj_property name="ObjectShortName">Rd_EX_MEM[4:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/testbench_pipelinedProcessor/pipeline/MEMWB/MemtoReg_MEM_WB" type="logic">
      <obj_property name="ElementShortName">MemtoReg_MEM_WB</obj_property>
      <obj_property name="ObjectShortName">MemtoReg_MEM_WB</obj_property>
   </wvobject>
   <wvobject fp_name="/testbench_pipelinedProcessor/pipeline/MEMWB/RegWrite_MEM_WB" type="logic">
      <obj_property name="ElementShortName">RegWrite_MEM_WB</obj_property>
      <obj_property name="ObjectShortName">RegWrite_MEM_WB</obj_property>
   </wvobject>
   <wvobject fp_name="/testbench_pipelinedProcessor/pipeline/MEMWB/Read_Data_MEM_WB" type="array">
      <obj_property name="ElementShortName">Read_Data_MEM_WB[63:0]</obj_property>
      <obj_property name="ObjectShortName">Read_Data_MEM_WB[63:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/testbench_pipelinedProcessor/pipeline/MEMWB/Result_MEM_WB" type="array">
      <obj_property name="ElementShortName">Result_MEM_WB[63:0]</obj_property>
      <obj_property name="ObjectShortName">Result_MEM_WB[63:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/testbench_pipelinedProcessor/pipeline/MEMWB/Rd_MEM_WB" type="array">
      <obj_property name="ElementShortName">Rd_MEM_WB[4:0]</obj_property>
      <obj_property name="ObjectShortName">Rd_MEM_WB[4:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/testbench_pipelinedProcessor/pipeline/muxlast/A" type="array">
      <obj_property name="ElementShortName">A[63:0]</obj_property>
      <obj_property name="ObjectShortName">A[63:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/testbench_pipelinedProcessor/pipeline/muxlast/B" type="array">
      <obj_property name="ElementShortName">B[63:0]</obj_property>
      <obj_property name="ObjectShortName">B[63:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/testbench_pipelinedProcessor/pipeline/muxlast/S" type="logic">
      <obj_property name="ElementShortName">S</obj_property>
      <obj_property name="ObjectShortName">S</obj_property>
   </wvobject>
   <wvobject fp_name="/testbench_pipelinedProcessor/pipeline/muxlast/Out" type="array">
      <obj_property name="ElementShortName">Out[63:0]</obj_property>
      <obj_property name="ObjectShortName">Out[63:0]</obj_property>
   </wvobject>
</wave_config>
