{"vcs1":{"timestamp_begin":1769507551.459555035, "rt":6.71, "ut":6.46, "st":0.18}}
{"vcselab":{"timestamp_begin":1769507558.219592699, "rt":0.30, "ut":0.21, "st":0.06}}
{"link":{"timestamp_begin":1769507558.563118166, "rt":0.22, "ut":0.16, "st":0.07}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1769507551.202480531}
{"VCS_COMP_START_TIME": 1769507551.202480531}
{"VCS_COMP_END_TIME": 1769507558.841699512}
{"VCS_USER_OPTIONS": "-full64 -sverilog -ntb_opts uvm -timescale=1ns/1ns -f file.f -o simv"}
{"vcs1": {"peak_mem": 350952}}
{"vcselab": {"peak_mem": 173708}}
