
---------- Begin Simulation Statistics ----------
final_tick                                 6817089500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 110690                       # Simulator instruction rate (inst/s)
host_mem_usage                                 689068                       # Number of bytes of host memory used
host_op_rate                                   190480                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                     0.90                       # Real time elapsed on the host
host_tick_rate                               79674905                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                      100013                       # Number of instructions simulated
sim_ops                                        172126                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.000072                       # Number of seconds simulated
sim_ticks                                    71999000                       # Number of ticks simulated
system.cpu.committedInsts                          11                       # Number of instructions committed
system.cpu.committedOps                            18                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                           7                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                           3                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                          14                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                               21                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                         21                       # Number of busy cycles
system.cpu.num_cc_register_reads                    4                       # number of times the CC registers were read
system.cpu.num_cc_register_writes                  10                       # number of times the CC registers were written
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                    18                       # Number of integer alu accesses
system.cpu.num_int_insts                           18                       # number of integer instructions
system.cpu.num_int_register_reads                  53                       # number of times the integer registers were read
system.cpu.num_int_register_writes                 15                       # number of times the integer registers were written
system.cpu.num_load_insts                           7                       # Number of load instructions
system.cpu.num_mem_refs                            10                       # number of memory refs
system.cpu.num_store_insts                          3                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0      0.00%      0.00% # Class of executed instruction
system.cpu.op_class::IntAlu                         8     44.44%     44.44% # Class of executed instruction
system.cpu.op_class::IntMult                        0      0.00%     44.44% # Class of executed instruction
system.cpu.op_class::IntDiv                         0      0.00%     44.44% # Class of executed instruction
system.cpu.op_class::FloatAdd                       0      0.00%     44.44% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     44.44% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     44.44% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     44.44% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     44.44% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     44.44% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     44.44% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     44.44% # Class of executed instruction
system.cpu.op_class::SimdAdd                        0      0.00%     44.44% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     44.44% # Class of executed instruction
system.cpu.op_class::SimdAlu                        0      0.00%     44.44% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     44.44% # Class of executed instruction
system.cpu.op_class::SimdCvt                        0      0.00%     44.44% # Class of executed instruction
system.cpu.op_class::SimdMisc                       0      0.00%     44.44% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     44.44% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     44.44% # Class of executed instruction
system.cpu.op_class::SimdShift                      0      0.00%     44.44% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     44.44% # Class of executed instruction
system.cpu.op_class::SimdDiv                        0      0.00%     44.44% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     44.44% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     44.44% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     44.44% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     44.44% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     44.44% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     44.44% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     44.44% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     44.44% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     44.44% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     44.44% # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0      0.00%     44.44% # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0      0.00%     44.44% # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0      0.00%     44.44% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0      0.00%     44.44% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0      0.00%     44.44% # Class of executed instruction
system.cpu.op_class::SimdAes                        0      0.00%     44.44% # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0      0.00%     44.44% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0      0.00%     44.44% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0      0.00%     44.44% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0      0.00%     44.44% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0      0.00%     44.44% # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0      0.00%     44.44% # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0      0.00%     44.44% # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0      0.00%     44.44% # Class of executed instruction
system.cpu.op_class::MemRead                        7     38.89%     83.33% # Class of executed instruction
system.cpu.op_class::MemWrite                       3     16.67%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                         18                       # Class of executed instruction
system.cpu.workload.numSyscalls                     0                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests            45                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct      0.000000                       # BTB Hit Percentage
system.switch_cpus.branchPred.BTBHits               0                       # Number of BTB hits
system.switch_cpus.branchPred.BTBLookups        15937                       # Number of BTB lookups
system.switch_cpus.branchPred.RASInCorrect           17                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.condIncorrect         1508                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.condPredicted        17487                       # Number of conditional branches predicted
system.switch_cpus.branchPred.indirectHits        10732                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectLookups        15937                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectMisses         5205                       # Number of indirect misses.
system.switch_cpus.branchPred.lookups           20336                       # Number of BP lookups
system.switch_cpus.branchPred.usedRAS            1590                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPredindirectMispredicted          798                       # Number of mispredicted indirect branches.
system.switch_cpus.cc_regfile_reads             77928                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes            90645                       # number of cc regfile writes
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.branchMispredicts         1508                       # The number of times a branch was mispredicted
system.switch_cpus.commit.branches               8583                       # Number of branches committed
system.switch_cpus.commit.bw_lim_events          2454                       # number cycles where commit BW limit reached
system.switch_cpus.commit.commitSquashedInsts        95527                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.committedInsts       100002                       # Number of instructions committed
system.switch_cpus.commit.committedOps         172108                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.committed_per_cycle::samples       129327                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     1.330797                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     1.556967                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0        41532     32.11%     32.11% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1        50420     38.99%     71.10% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2        14874     11.50%     82.60% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3        11545      8.93%     91.53% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4         5997      4.64%     96.17% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5         1511      1.17%     97.33% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6          828      0.64%     97.97% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7          166      0.13%     98.10% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8         2454      1.90%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total       129327                       # Number of insts commited each cycle
system.switch_cpus.commit.fp_insts                  0                       # Number of committed floating point instructions.
system.switch_cpus.commit.function_calls          279                       # Number of function calls committed.
system.switch_cpus.commit.int_insts            172104                       # Number of committed integer instructions.
system.switch_cpus.commit.loads                 50033                       # Number of loads committed
system.switch_cpus.commit.membars                   0                       # Number of memory barriers committed
system.switch_cpus.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu        98255     57.09%     57.09% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult            0      0.00%     57.09% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv            0      0.00%     57.09% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd            0      0.00%     57.09% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            0      0.00%     57.09% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt            0      0.00%     57.09% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            0      0.00%     57.09% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMultAcc            0      0.00%     57.09% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv            0      0.00%     57.09% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMisc            0      0.00%     57.09% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     57.09% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd            0      0.00%     57.09% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     57.09% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu            0      0.00%     57.09% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     57.09% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt            0      0.00%     57.09% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc            0      0.00%     57.09% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     57.09% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     57.09% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift            0      0.00%     57.09% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     57.09% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdDiv            0      0.00%     57.09% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     57.09% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd            0      0.00%     57.09% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     57.09% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp            0      0.00%     57.09% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt            0      0.00%     57.09% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv            0      0.00%     57.09% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     57.09% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult            0      0.00%     57.09% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     57.09% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     57.09% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAdd            0      0.00%     57.09% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAlu            0      0.00%     57.09% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceCmp            0      0.00%     57.09% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     57.09% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     57.09% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAes            0      0.00%     57.09% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAesMix            0      0.00%     57.09% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash            0      0.00%     57.09% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash2            0      0.00%     57.09% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash            0      0.00%     57.09% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash2            0      0.00%     57.09% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma2            0      0.00%     57.09% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma3            0      0.00%     57.09% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdPredAlu            0      0.00%     57.09% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead        50033     29.07%     86.16% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite        23820     13.84%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total       172108                       # Class of committed instruction
system.switch_cpus.commit.refs                  73853                       # Number of memory references committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.vec_insts                 0                       # Number of committed Vector instructions.
system.switch_cpus.committedInsts              100002                       # Number of Instructions Simulated
system.switch_cpus.committedOps                172108                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       1.439741                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 1.439741                       # CPI: Total CPI of All Threads
system.switch_cpus.decode.BlockedCycles         86902                       # Number of cycles decode is blocked
system.switch_cpus.decode.DecodedInsts         289228                       # Number of instructions handled by decode
system.switch_cpus.decode.IdleCycles            14987                       # Number of cycles decode is idle
system.switch_cpus.decode.RunCycles             20279                       # Number of cycles decode is running
system.switch_cpus.decode.SquashCycles           1766                       # Number of cycles decode is squashing
system.switch_cpus.decode.UnblockCycles         18916                       # Number of cycles decode is unblocking
system.switch_cpus.dtb.rdAccesses               58984                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses                     7                       # TLB misses on read requests
system.switch_cpus.dtb.wrAccesses               27008                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                     0                       # TLB misses on write requests
system.switch_cpus.fetch.Branches               20336                       # Number of branches that fetch encountered
system.switch_cpus.fetch.CacheLines             21867                       # Number of cache lines fetched
system.switch_cpus.fetch.Cycles                117560                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.IcacheSquashes           449                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.Insts                 172062                       # Number of instructions fetch has processed
system.switch_cpus.fetch.SquashCycles            3532                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.branchRate          0.141245                       # Number of branch fetches per cycle
system.switch_cpus.fetch.icacheStallCycles        23526                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.predictedBranches        12322                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.rate                1.195066                       # Number of inst fetches per cycle
system.switch_cpus.fetch.rateDist::samples       142852                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      2.180081                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     3.224499                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0            90832     63.58%     63.58% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1             3051      2.14%     65.72% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2             2979      2.09%     67.81% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3             4201      2.94%     70.75% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4             6850      4.80%     75.54% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5             2745      1.92%     77.46% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6             2851      2.00%     79.46% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7             3158      2.21%     81.67% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8            26185     18.33%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total       142852                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fp_regfile_writes               56                       # number of floating regfile writes
system.switch_cpus.idleCycles                    1125                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.iew.branchMispredicts         1867                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches            11316                       # Number of branches executed
system.switch_cpus.iew.exec_nop                     0                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             1.501726                       # Inst execution rate
system.switch_cpus.iew.exec_refs                85992                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores              27008                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles           12318                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts         74470                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts           60                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts        35783                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts       267694                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts         58984                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts         3613                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts        216214                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents              9                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents             2                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles           1766                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles            10                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.lsq.thread0.forwLoads        25091                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.ignoredResponses           27                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.memOrderViolation          307                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.squashedLoads        24414                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.squashedStores        11952                       # Number of stores squashed
system.switch_cpus.iew.memOrderViolationEvents          307                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect         1551                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect          316                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers            262548                       # num instructions consuming a value
system.switch_cpus.iew.wb_count                214361                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.631187                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers            165717                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               1.488856                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent                 215526                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads           370589                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes          177142                       # number of integer regfile writes
system.switch_cpus.ipc                       0.694569                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.694569                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass            6      0.00%      0.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu        132055     60.07%     60.07% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult            0      0.00%     60.07% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     60.07% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd            0      0.00%     60.07% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     60.07% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     60.07% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     60.07% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     60.07% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     60.07% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            0      0.00%     60.07% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     60.07% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     60.07% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     60.07% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu            0      0.00%     60.07% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     60.07% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     60.07% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            0      0.00%     60.07% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     60.07% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     60.07% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     60.07% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     60.07% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     60.07% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     60.07% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     60.07% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     60.07% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     60.07% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     60.07% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     60.07% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     60.07% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     60.07% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     60.07% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     60.07% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     60.07% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     60.07% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     60.07% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     60.07% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     60.07% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     60.07% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     60.07% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     60.07% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     60.07% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     60.07% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     60.07% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     60.07% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     60.07% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     60.07% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead        60268     27.42%     87.49% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite        27499     12.51%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total         219828                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses               0                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt                 682                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.003102                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu             131     19.21%     19.21% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%     19.21% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%     19.21% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%     19.21% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%     19.21% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%     19.21% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%     19.21% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%     19.21% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%     19.21% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%     19.21% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     19.21% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     19.21% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     19.21% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%     19.21% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     19.21% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%     19.21% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%     19.21% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     19.21% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     19.21% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%     19.21% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     19.21% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0      0.00%     19.21% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     19.21% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%     19.21% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     19.21% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     19.21% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     19.21% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     19.21% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     19.21% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%     19.21% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     19.21% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     19.21% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0      0.00%     19.21% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0      0.00%     19.21% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0      0.00%     19.21% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%     19.21% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%     19.21% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%     19.21% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%     19.21% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%     19.21% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%     19.21% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%     19.21% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%     19.21% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%     19.21% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%     19.21% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0      0.00%     19.21% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead            363     53.23%     72.43% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite           188     27.57%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses         220504                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads       583292                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses       214361                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes       363509                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded             267694                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued            219828                       # Number of instructions issued
system.switch_cpus.iq.iqSquashedInstsExamined        95517                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued          103                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedOperandsExamined       181392                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples       142852                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     1.538851                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     1.508587                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0        41108     28.78%     28.78% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1        42242     29.57%     58.35% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2        28407     19.89%     78.23% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3        14846     10.39%     88.63% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4         9432      6.60%     95.23% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5         3943      2.76%     97.99% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6         1748      1.22%     99.21% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7          705      0.49%     99.71% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8          421      0.29%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total       142852                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   1.526827                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses              0                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.wrAccesses               21867                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses                     3                       # TLB misses on write requests
system.switch_cpus.memDep0.conflictingLoads        61458                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores        26216                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads        74470                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores        35783                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads          114518                       # number of misc regfile reads
system.switch_cpus.misc_regfile_writes              1                       # number of misc regfile writes
system.switch_cpus.numCycles                   143977                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.rename.BlockCycles           33616                       # Number of cycles rename is blocking
system.switch_cpus.rename.CommittedMaps        225188                       # Number of HB maps that are committed
system.switch_cpus.rename.IQFullEvents          52539                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.IdleCycles            21555                       # Number of cycles rename is idle
system.switch_cpus.rename.LQFullEvents            773                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.ROBFullEvents             8                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.RenameLookups        775659                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.RenamedInsts         281196                       # Number of instructions processed by rename
system.switch_cpus.rename.RenamedOperands       349997                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RunCycles             31941                       # Number of cycles rename is running
system.switch_cpus.rename.SquashCycles           1766                       # Number of cycles rename is squashing
system.switch_cpus.rename.UnblockCycles         53972                       # Number of cycles rename is unblocking
system.switch_cpus.rename.UndoneMaps           124703                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.int_rename_lookups       505605                       # Number of integer rename lookups
system.switch_cpus.rename.serializeStallCycles            0                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.serializingInsts            0                       # count of serializing insts renamed
system.switch_cpus.rename.skidInsts            102044                       # count of insts added to the skid buffer
system.switch_cpus.rename.tempSerializingInsts            0                       # count of temporary serializing insts renamed
system.switch_cpus.rob.rob_reads               394508                       # The number of ROB reads
system.switch_cpus.rob.rob_writes              548960                       # The number of ROB writes
system.switch_cpus.timesIdled                      11                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests            1                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests           46                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops              0                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED   6817089500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                 44                       # Transaction distribution
system.membus.trans_dist::ReadExReq                 1                       # Transaction distribution
system.membus.trans_dist::ReadExResp                1                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq            44                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port           90                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total           90                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                     90                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port         2880                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total         2880                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                    2880                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples                45                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                      45    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                  45                       # Request fanout histogram
system.membus.reqLayer2.occupancy               51500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.1                       # Layer utilization (%)
system.membus.respLayer1.occupancy             226250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.3                       # Layer utilization (%)
system.switch_cpus.pwrStateResidencyTicks::OFF     71999000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED   6817089500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED   6817089500                       # Cumulative time (in ticks) in various power states
system.tol2bus.pwrStateResidencyTicks::UNDEFINED   6817089500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp                45                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq                1                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp               1                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq            31                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq           14                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side           62                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side           30                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                    92                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side         1984                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side          960                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                   2944                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                               0                       # Total snoops (count)
system.tol2bus.snoopTraffic                         0                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples               46                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.021739                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.147442                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                     45     97.83%     97.83% # Request fanout histogram
system.tol2bus.snoop_fanout::1                      1      2.17%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total                 46                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy              22000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy             21000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy             45000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.1                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED   6817089500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.switch_cpus.data            1                       # number of demand (read+write) hits
system.l2.demand_hits::total                        1                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.data            1                       # number of overall hits
system.l2.overall_hits::total                       1                       # number of overall hits
system.l2.demand_misses::.cpu.inst                  1                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data                  1                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.inst           30                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.data           13                       # number of demand (read+write) misses
system.l2.demand_misses::total                     45                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst                 1                       # number of overall misses
system.l2.overall_misses::.cpu.data                 1                       # number of overall misses
system.l2.overall_misses::.switch_cpus.inst           30                       # number of overall misses
system.l2.overall_misses::.switch_cpus.data           13                       # number of overall misses
system.l2.overall_misses::total                    45                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.inst      2231000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus.data       971500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total          3202500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.inst      2231000                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus.data       971500                       # number of overall miss cycles
system.l2.overall_miss_latency::total         3202500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst                1                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data                1                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.inst           30                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.data           14                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                   46                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst               1                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data               1                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.inst           30                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data           14                       # number of overall (read+write) accesses
system.l2.overall_accesses::total                  46                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.928571                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.978261                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.928571                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.978261                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.inst 74366.666667                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus.data 74730.769231                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 71166.666667                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.inst 74366.666667                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 74730.769231                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 71166.666667                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.demand_mshr_misses::.switch_cpus.inst           30                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus.data           13                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total                43                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.inst           30                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data           13                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total               43                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.inst      1931000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus.data       841500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total      2772500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.inst      1931000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data       841500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total      2772500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.928571                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.934783                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.928571                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.934783                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.inst 64366.666667                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 64730.769231                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 64476.744186                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.inst 64366.666667                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 64730.769231                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 64476.744186                       # average overall mshr miss latency
system.l2.replacements                              0                       # number of replacements
system.l2.ReadExReq_misses::.switch_cpus.data            1                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                   1                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data        74000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total         74000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus.data            1                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total                 1                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total                1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data        74000                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total        74000                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus.data            1                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total              1                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data        64000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total        64000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data        64000                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total        64000                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_misses::.cpu.inst            1                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.switch_cpus.inst           30                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total               31                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus.inst      2231000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total      2231000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst            1                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.switch_cpus.inst           30                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total             31                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.switch_cpus.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total             1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus.inst 74366.666667                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 71967.741935                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus.inst           30                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total           30                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus.inst      1931000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total      1931000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.967742                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus.inst 64366.666667                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 64366.666667                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data            1                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total                 1                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data            1                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.switch_cpus.data           12                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total              13                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data       897500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total       897500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data            1                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.switch_cpus.data           13                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total            14                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data            1                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.923077                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.928571                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 74791.666667                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 69038.461538                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data           12                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total           12                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data       777500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total       777500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.923077                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.857143                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 64791.666667                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 64791.666667                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED   6817089500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    42.056904                       # Cycle average of tags in use
system.l2.tags.total_refs                           0                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                         0                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                           nan                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                6745091000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.cpu.inst         0.999993                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data         0.999986                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.inst    27.504854                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data    12.552070                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.cpu.inst        0.000031                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.000031                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.inst     0.000839                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.000383                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.001283                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024            45                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           45                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.001373                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                       413                       # Number of tag accesses
system.l2.tags.data_accesses                      413                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED   6817089500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst             64                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data             64                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.inst         1920                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.data          832                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total               2880                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst           64                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus.inst         1920                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total          1984                       # Number of instructions bytes read from this memory
system.mem_ctrls.num_reads::.cpu.inst               1                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data               1                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.inst           30                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.data           13                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                  45                       # Number of read requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst            888901                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data            888901                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.inst     26667037                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.data     11555716                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              40000556                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst       888901                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus.inst     26667037                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         27555938                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst           888901                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data           888901                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.inst     26667037                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.data     11555716                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total             40000556                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.switch_cpus.inst::samples        30.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.data::samples        13.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000000036000                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState                 104                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                  0                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                          43                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                        43                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0                34                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1                 1                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4                 1                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7                 3                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9                 1                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14                3                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.64                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                       201000                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                     215000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat                 1007250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                      4674.42                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                23424.42                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                       32                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 74.42                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                    43                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                      28                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                      10                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples           11                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    250.181818                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   126.455573                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   356.859025                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127            7     63.64%     63.64% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255            1      9.09%     72.73% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383            1      9.09%     81.82% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023            1      9.09%     90.91% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151            1      9.09%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total           11                       # Bytes accessed per row activation
system.mem_ctrls.bytesReadDRAM                   2752                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                    2752                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                        38.22                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                     38.22                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.30                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.30                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                      42080500                       # Total gap between requests
system.mem_ctrls.avgGap                     978616.28                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.switch_cpus.inst         1920                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus.data          832                       # Per-master bytes read from memory
system.mem_ctrls.masterReadRate::.switch_cpus.inst 26667037.042181141675                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus.data 11555716.051611827686                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.switch_cpus.inst           30                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus.data           13                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.switch_cpus.inst       701000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus.data       306250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.inst     23366.67                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.data     23557.69                       # Per-master read average memory access latency
system.mem_ctrls.pageHitRate                    74.42                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy                28560                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy                15180                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy               28560                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     5531760.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy          5597400                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy         21971040                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy           33172500                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        460.735566                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE     59547250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF      2340000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT     10101250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy                49980                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy                26565                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy              278460                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     5531760.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy          7842630                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy         21017760                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy           34747155                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        482.606078                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE     54637750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF      2340000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT     15010750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                   2                       # Number of power state transitions
system.cpu.pwrStateResidencyTicks::UNDEFINED   6745090500                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::ON           10500                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::OFF       71988500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED   6817089500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst           13                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst        21808                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total            21821                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst           13                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst        21808                       # number of overall hits
system.cpu.icache.overall_hits::total           21821                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst            1                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus.inst           59                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total             60                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst            1                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus.inst           59                       # number of overall misses
system.cpu.icache.overall_misses::total            60                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst      3678000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total      3678000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst      3678000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total      3678000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst           14                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst        21867                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total        21881                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst           14                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst        21867                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total        21881                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.071429                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.002698                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.002742                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.071429                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.002698                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.002742                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 62338.983051                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total        61300                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 62338.983051                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total        61300                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_hits::.switch_cpus.inst           29                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total           29                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus.inst           29                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total           29                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst           30                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total           30                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst           30                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total           30                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst      2276000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total      2276000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst      2276000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total      2276000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.001372                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.001371                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.001372                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.001371                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst 75866.666667                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 75866.666667                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst 75866.666667                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 75866.666667                       # average overall mshr miss latency
system.cpu.icache.replacements                      0                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst           13                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst        21808                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total           21821                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst            1                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus.inst           59                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total            60                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst      3678000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total      3678000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst           14                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst        21867                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total        21881                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.071429                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.002698                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.002742                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 62338.983051                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total        61300                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus.inst           29                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total           29                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst           30                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total           30                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst      2276000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total      2276000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.001372                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.001371                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst 75866.666667                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 75866.666667                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED   6817089500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse             0.301009                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs                   0                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs                 0                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs                   nan                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle        6745091000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst     0.010561                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst     0.290448                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.000021                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.000567                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.000588                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024           31                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           31                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.060547                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses             43793                       # Number of tag accesses
system.cpu.icache.tags.data_accesses            43793                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED   6817089500                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED   6817089500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED   6817089500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED   6817089500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED   6817089500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED   6817089500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED   6817089500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data            9                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data        57681                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total            57690                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data            9                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data        57681                       # number of overall hits
system.cpu.dcache.overall_hits::total           57690                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data            1                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data           29                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total             30                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data            1                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data           29                       # number of overall misses
system.cpu.dcache.overall_misses::total            30                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data      1965000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total      1965000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data      1965000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total      1965000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data           10                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data        57710                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total        57720                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data           10                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data        57710                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total        57720                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.100000                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.000503                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.000520                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.100000                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.000503                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.000520                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 67758.620690                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total        65500                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 67758.620690                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total        65500                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.demand_mshr_hits::.switch_cpus.data           15                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total           15                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus.data           15                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total           15                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data           14                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data           14                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data      1004000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total      1004000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data      1004000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total      1004000                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.000243                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.000243                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.000243                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.000243                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 71714.285714                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 71714.285714                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 71714.285714                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 71714.285714                       # average overall mshr miss latency
system.cpu.dcache.replacements                      0                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data            6                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus.data        33863                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total           33869                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data            1                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data           27                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total            28                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data      1803000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total      1803000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data            7                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data        33890                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total        33897                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.142857                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.000797                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.000826                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 66777.777778                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 64392.857143                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus.data           14                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           14                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data           13                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data       928500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total       928500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.000384                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000384                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 71423.076923                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 71423.076923                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data            3                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::.switch_cpus.data        23818                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total          23821                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.switch_cpus.data            2                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total            2                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data       162000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total       162000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data            3                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data        23820                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total        23823                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.000084                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.000084                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data        81000                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total        81000                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus.data            1                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total            1                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data            1                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total            1                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data        75500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total        75500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.000042                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000042                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data        75500                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total        75500                       # average WriteReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED   6817089500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse             0.153646                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs                   0                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs                 0                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs                   nan                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle        6745091500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data     0.010561                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data     0.143084                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.000010                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.000140                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.000150                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024           15                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           15                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.014648                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses            115455                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses           115455                       # Number of data accesses

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                                 7443817500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 146555                       # Simulator instruction rate (inst/s)
host_mem_usage                                 690092                       # Number of bytes of host memory used
host_op_rate                                   253104                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                     7.51                       # Real time elapsed on the host
host_tick_rate                               83497948                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     1100011                       # Number of instructions simulated
sim_ops                                       1899768                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.000627                       # Number of seconds simulated
sim_ticks                                   626728000                       # Number of ticks simulated
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdDiv                        0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.workload.numSyscalls                     0                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests             0                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct      0.000000                       # BTB Hit Percentage
system.switch_cpus.branchPred.BTBHits               0                       # Number of BTB hits
system.switch_cpus.branchPred.BTBLookups        93377                       # Number of BTB lookups
system.switch_cpus.branchPred.RASInCorrect            0                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.condIncorrect         4198                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.condPredicted       109208                       # Number of conditional branches predicted
system.switch_cpus.branchPred.indirectHits        86458                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectLookups        93377                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectMisses         6919                       # Number of indirect misses.
system.switch_cpus.branchPred.lookups          118888                       # Number of BP lookups
system.switch_cpus.branchPred.usedRAS            5181                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPredindirectMispredicted         1338                       # Number of mispredicted indirect branches.
system.switch_cpus.cc_regfile_reads            737550                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes           870252                       # number of cc regfile writes
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.branchMispredicts         4198                       # The number of times a branch was mispredicted
system.switch_cpus.commit.branches              84111                       # Number of branches committed
system.switch_cpus.commit.bw_lim_events         24077                       # number cycles where commit BW limit reached
system.switch_cpus.commit.commitSquashedInsts       299490                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.committedInsts       999998                       # Number of instructions committed
system.switch_cpus.commit.committedOps        1727642                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.committed_per_cycle::samples      1212918                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     1.424368                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     1.544260                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0       324731     26.77%     26.77% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1       509292     41.99%     68.76% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2       148011     12.20%     80.96% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3       128828     10.62%     91.59% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4        56336      4.64%     96.23% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5        13356      1.10%     97.33% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6         6905      0.57%     97.90% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7         1382      0.11%     98.01% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8        24077      1.99%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total      1212918                       # Number of insts commited each cycle
system.switch_cpus.commit.fp_insts                  0                       # Number of committed floating point instructions.
system.switch_cpus.commit.function_calls         2741                       # Number of function calls committed.
system.switch_cpus.commit.int_insts           1727605                       # Number of committed integer instructions.
system.switch_cpus.commit.loads                505699                       # Number of loads committed
system.switch_cpus.commit.membars                   0                       # Number of memory barriers committed
system.switch_cpus.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu       979912     56.72%     56.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult            0      0.00%     56.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv            0      0.00%     56.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd            0      0.00%     56.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            0      0.00%     56.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt            0      0.00%     56.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            0      0.00%     56.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMultAcc            0      0.00%     56.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv            0      0.00%     56.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMisc            0      0.00%     56.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     56.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd            0      0.00%     56.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     56.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu            0      0.00%     56.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     56.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt            0      0.00%     56.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc            0      0.00%     56.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     56.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     56.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift            0      0.00%     56.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     56.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdDiv            0      0.00%     56.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     56.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd            0      0.00%     56.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     56.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp            0      0.00%     56.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt            0      0.00%     56.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv            0      0.00%     56.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     56.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult            0      0.00%     56.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     56.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     56.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAdd            0      0.00%     56.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAlu            0      0.00%     56.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceCmp            0      0.00%     56.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     56.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     56.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAes            0      0.00%     56.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAesMix            0      0.00%     56.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash            0      0.00%     56.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash2            0      0.00%     56.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash            0      0.00%     56.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash2            0      0.00%     56.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma2            0      0.00%     56.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma3            0      0.00%     56.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdPredAlu            0      0.00%     56.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead       505699     29.27%     85.99% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite       242031     14.01%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total      1727642                       # Class of committed instruction
system.switch_cpus.commit.refs                 747730                       # Number of memory references committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.vec_insts                 0                       # Number of committed Vector instructions.
system.switch_cpus.committedInsts              999998                       # Number of Instructions Simulated
system.switch_cpus.committedOps               1727642                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       1.253459                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 1.253459                       # CPI: Total CPI of All Threads
system.switch_cpus.decode.BlockedCycles        884436                       # Number of cycles decode is blocked
system.switch_cpus.decode.DecodedInsts        2076649                       # Number of instructions handled by decode
system.switch_cpus.decode.IdleCycles            92782                       # Number of cycles decode is idle
system.switch_cpus.decode.RunCycles             72800                       # Number of cycles decode is running
system.switch_cpus.decode.SquashCycles           4470                       # Number of cycles decode is squashing
system.switch_cpus.decode.UnblockCycles        198968                       # Number of cycles decode is unblocking
system.switch_cpus.dtb.rdAccesses              523271                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.dtb.wrAccesses              248889                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                     0                       # TLB misses on write requests
system.switch_cpus.fetch.Branches              118888                       # Number of branches that fetch encountered
system.switch_cpus.fetch.CacheLines            150702                       # Number of cache lines fetched
system.switch_cpus.fetch.Cycles               1096713                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.IcacheSquashes           930                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.Insts                1223957                       # Number of instructions fetch has processed
system.switch_cpus.fetch.SquashCycles            8940                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.branchRate          0.094848                       # Number of branch fetches per cycle
system.switch_cpus.fetch.icacheStallCycles       152273                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.predictedBranches        91639                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.rate                0.976466                       # Number of inst fetches per cycle
system.switch_cpus.fetch.rateDist::samples      1253456                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      1.733672                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     2.973901                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0           877619     70.02%     70.02% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1            24709      1.97%     71.99% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2            27155      2.17%     74.15% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3            33987      2.71%     76.87% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4            51441      4.10%     80.97% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5            19009      1.52%     82.49% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6            20108      1.60%     84.09% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7            24780      1.98%     86.07% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8           174648     13.93%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total      1253456                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.iew.branchMispredicts         5004                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches            89381                       # Number of branches executed
system.switch_cpus.iew.exec_nop                     0                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             1.470172                       # Inst execution rate
system.switch_cpus.iew.exec_refs               772160                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores             248889                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles           36068                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts        581669                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts          359                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts       279581                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts      2027136                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts        523271                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts         9285                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts       1842796                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents              0                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents             0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles           4470                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles             0                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.lsq.thread0.forwLoads       236531                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.ignoredResponses           74                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.memOrderViolation          301                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.squashedLoads        75969                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.squashedStores        37548                       # Number of stores squashed
system.switch_cpus.iew.memOrderViolationEvents          301                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect         2705                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect         2299                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers           2299959                       # num instructions consuming a value
system.switch_cpus.iew.wb_count               1840556                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.611612                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers           1406683                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               1.468385                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent                1842133                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads          3363818                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes         1503551                       # number of integer regfile writes
system.switch_cpus.ipc                       0.797793                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.797793                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu       1074201     58.00%     58.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult            0      0.00%     58.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     58.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd            0      0.00%     58.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     58.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     58.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     58.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     58.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     58.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            0      0.00%     58.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     58.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     58.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     58.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu            0      0.00%     58.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     58.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     58.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            0      0.00%     58.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     58.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     58.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     58.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     58.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     58.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     58.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     58.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     58.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     58.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     58.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     58.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     58.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     58.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     58.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     58.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     58.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     58.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     58.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     58.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     58.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     58.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     58.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     58.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     58.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     58.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     58.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     58.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     58.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     58.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead       528139     28.52%     86.52% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite       249742     13.48%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total        1852082                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses               0                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt                 918                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.000496                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu             374     40.74%     40.74% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%     40.74% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%     40.74% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%     40.74% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%     40.74% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%     40.74% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%     40.74% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%     40.74% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%     40.74% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%     40.74% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     40.74% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     40.74% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     40.74% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%     40.74% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     40.74% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%     40.74% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%     40.74% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     40.74% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     40.74% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%     40.74% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     40.74% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0      0.00%     40.74% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     40.74% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%     40.74% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     40.74% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     40.74% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     40.74% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     40.74% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     40.74% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%     40.74% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     40.74% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     40.74% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0      0.00%     40.74% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0      0.00%     40.74% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0      0.00%     40.74% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%     40.74% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%     40.74% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%     40.74% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%     40.74% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%     40.74% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%     40.74% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%     40.74% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%     40.74% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%     40.74% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%     40.74% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0      0.00%     40.74% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead            321     34.97%     75.71% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite           223     24.29%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses        1853000                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads      4958677                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses      1840556                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes      2326920                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded            2027136                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued           1852082                       # Number of instructions issued
system.switch_cpus.iq.iqSquashedInstsExamined       299490                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued          140                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedOperandsExamined       653185                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples      1253456                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     1.477580                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     1.268319                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0       287820     22.96%     22.96% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1       450626     35.95%     58.91% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2       282012     22.50%     81.41% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3       131734     10.51%     91.92% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4        75838      6.05%     97.97% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5        17633      1.41%     99.38% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6         5074      0.40%     99.78% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7         1483      0.12%     99.90% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8         1236      0.10%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total      1253456                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   1.477580                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses              0                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.wrAccesses              150702                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses                     0                       # TLB misses on write requests
system.switch_cpus.memDep0.conflictingLoads       532505                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores       238228                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads       581669                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores       279581                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads          974683                       # number of misc regfile reads
system.switch_cpus.numCycles                  1253456                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.rename.BlockCycles          281270                       # Number of cycles rename is blocking
system.switch_cpus.rename.CommittedMaps       2258520                       # Number of HB maps that are committed
system.switch_cpus.rename.IQFullEvents         594602                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.IdleCycles           155934                       # Number of cycles rename is idle
system.switch_cpus.rename.LQFullEvents           6553                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.RenameLookups       5797371                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.RenamedInsts        2054199                       # Number of instructions processed by rename
system.switch_cpus.rename.RenamedOperands      2659457                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RunCycles            203139                       # Number of cycles rename is running
system.switch_cpus.rename.SquashCycles           4470                       # Number of cycles rename is squashing
system.switch_cpus.rename.UnblockCycles        608643                       # Number of cycles rename is unblocking
system.switch_cpus.rename.UndoneMaps           400943                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.int_rename_lookups      3814934                       # Number of integer rename lookups
system.switch_cpus.rename.serializeStallCycles            0                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.serializingInsts            0                       # count of serializing insts renamed
system.switch_cpus.rename.skidInsts           1115978                       # count of insts added to the skid buffer
system.switch_cpus.rename.tempSerializingInsts            0                       # count of temporary serializing insts renamed
system.switch_cpus.rob.rob_reads              3215973                       # The number of ROB reads
system.switch_cpus.rob.rob_writes             4094861                       # The number of ROB writes
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops              0                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED    626728000                       # Cumulative time (in ticks) in various power states
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples                 0                       # Request fanout histogram
system.membus.snoop_fanout::mean                  nan                       # Request fanout histogram
system.membus.snoop_fanout::stdev                 nan                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0                       # Request fanout histogram
system.membus.snoop_fanout::0                       0                       # Request fanout histogram
system.membus.snoop_fanout::1                       0                       # Request fanout histogram
system.membus.snoop_fanout::overflows               0                       # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                   0                       # Request fanout histogram
system.switch_cpus.pwrStateResidencyTicks::OFF    626728000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED    626728000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED    626728000                       # Cumulative time (in ticks) in various power states
system.tol2bus.pwrStateResidencyTicks::UNDEFINED    626728000                       # Cumulative time (in ticks) in various power states
system.tol2bus.snoops                               0                       # Total snoops (count)
system.tol2bus.snoopTraffic                         0                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples                0                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean                 nan                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev                nan                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0                       # Request fanout histogram
system.tol2bus.snoop_fanout::0                      0                       # Request fanout histogram
system.tol2bus.snoop_fanout::1                      0                       # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0                       # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0                       # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0                       # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::total                  0                       # Request fanout histogram
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED    626728000                       # Cumulative time (in ticks) in various power states
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.replacements                              0                       # number of replacements
system.l2.tags.pwrStateResidencyTicks::UNDEFINED    626728000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                           45                       # Cycle average of tags in use
system.l2.tags.total_refs                          46                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                        45                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.022222                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.cpu.inst                1                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data                1                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.inst           30                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data           13                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.cpu.inst        0.000031                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.000031                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.inst     0.000916                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.000397                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.001373                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024            45                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2           45                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.001373                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                         0                       # Number of tag accesses
system.l2.tags.data_accesses                        0                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED    626728000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.priorityMinLatency      0.000000000000                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000000000000                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState                 160                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                  0                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                           0                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                         0                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       2.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                            0                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                          0                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat                       0                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                          nan                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                        nan                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                     nan                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                        0                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                   nan                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                     0                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesReadDRAM                      0                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                       0                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                         0.00                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                      0.00                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.00                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.00                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                             0                       # Total gap between requests
system.mem_ctrls.avgGap                           nan                       # Average gap between requests
system.mem_ctrls.pageHitRate                      nan                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy                    0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy                    0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy                   0                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     49171200.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy          8983200                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        233098560                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy          291252960                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        464.719878                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    605928000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF     20800000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy                    0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy                    0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy                   0                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     49171200.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy          8983200                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        233098560                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy          291252960                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        464.719878                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE    605928000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF     20800000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                   2                       # Number of power state transitions
system.cpu.pwrStateResidencyTicks::UNDEFINED   6745090500                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::ON           10500                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::OFF      698716500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED   7443817500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst           13                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst       172510                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           172523                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst           13                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst       172510                       # number of overall hits
system.cpu.icache.overall_hits::total          172523                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst            1                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus.inst           59                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total             60                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst            1                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus.inst           59                       # number of overall misses
system.cpu.icache.overall_misses::total            60                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst      3678000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total      3678000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst      3678000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total      3678000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst           14                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst       172569                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       172583                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst           14                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst       172569                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       172583                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.071429                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.000342                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000348                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.071429                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.000342                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000348                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 62338.983051                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total        61300                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 62338.983051                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total        61300                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_hits::.switch_cpus.inst           29                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total           29                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus.inst           29                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total           29                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst           30                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total           30                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst           30                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total           30                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst      2276000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total      2276000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst      2276000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total      2276000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.000174                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000174                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.000174                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000174                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst 75866.666667                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 75866.666667                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst 75866.666667                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 75866.666667                       # average overall mshr miss latency
system.cpu.icache.replacements                      0                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst           13                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst       172510                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          172523                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst            1                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus.inst           59                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total            60                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst      3678000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total      3678000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst           14                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst       172569                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       172583                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.071429                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.000342                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000348                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 62338.983051                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total        61300                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus.inst           29                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total           29                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst           30                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total           30                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst      2276000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total      2276000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.000174                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000174                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst 75866.666667                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 75866.666667                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED   7443817500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse             2.885693                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              172554                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs                31                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           5566.258065                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle        6745091000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst     0.093867                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst     2.791827                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.000183                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.005453                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.005636                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024           31                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           31                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.060547                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            345197                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           345197                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED   7443817500                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED   7443817500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED   7443817500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED   7443817500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED   7443817500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED   7443817500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED   7443817500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data            9                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data       586452                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           586461                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data            9                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data       586452                       # number of overall hits
system.cpu.dcache.overall_hits::total          586461                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data            1                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data           29                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total             30                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data            1                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data           29                       # number of overall misses
system.cpu.dcache.overall_misses::total            30                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data      1965000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total      1965000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data      1965000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total      1965000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data           10                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data       586481                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       586491                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data           10                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data       586481                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       586491                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.100000                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.000049                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.000051                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.100000                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.000049                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.000051                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 67758.620690                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total        65500                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 67758.620690                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total        65500                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.demand_mshr_hits::.switch_cpus.data           15                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total           15                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus.data           15                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total           15                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data           14                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data           14                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data      1004000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total      1004000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data      1004000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total      1004000                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.000024                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.000024                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.000024                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.000024                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 71714.285714                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 71714.285714                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 71714.285714                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 71714.285714                       # average overall mshr miss latency
system.cpu.dcache.replacements                      0                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data            6                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus.data       320603                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          320609                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data            1                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data           27                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total            28                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data      1803000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total      1803000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data            7                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data       320630                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       320637                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.142857                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.000084                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.000087                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 66777.777778                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 64392.857143                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus.data           14                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           14                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data           13                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data       928500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total       928500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.000041                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000041                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 71423.076923                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 71423.076923                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data            3                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::.switch_cpus.data       265849                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         265852                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.switch_cpus.data            2                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total            2                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data       162000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total       162000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data            3                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data       265851                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       265854                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.000008                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.000008                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data        81000                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total        81000                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus.data            1                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total            1                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data            1                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total            1                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data        75500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total        75500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.000004                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000004                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data        75500                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total        75500                       # average WriteReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED   7443817500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse             1.403626                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              586476                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs                15                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs          39098.400000                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle        6745091500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data     0.093867                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data     1.309760                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.000092                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.001279                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.001371                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024           15                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           15                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.014648                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           1172997                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          1172997                       # Number of data accesses

---------- End Simulation Statistics   ----------
