Running: fuse.exe -relaunch -intstyle "ise" -incremental -o "C:/Users/Jesus/Xilinx/TDComp/TOP_tb_isim_beh.exe" -prj "C:/Users/Jesus/Xilinx/TDComp/TOP_tb_beh.prj" "work.TOP_tb" 
ISim P.28xd (signature 0xa0883be4)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Parsing VHDL file "C:/Users/Jesus/Xilinx/TDComp/Reg_4bits.vhd" into library work
Parsing VHDL file "C:/Users/Jesus/Xilinx/TDComp/Mux8_4bits.vhd" into library work
Parsing VHDL file "C:/Users/Jesus/Xilinx/TDComp/FFD.vhd" into library work
Parsing VHDL file "C:/Users/Jesus/Xilinx/TDComp/Deco3to8.vhd" into library work
Parsing VHDL file "C:/Users/Jesus/Xilinx/TDComp/ALU.vhd" into library work
Parsing VHDL file "C:/Users/Jesus/Xilinx/TDComp/Reg_10bits.vhd" into library work
Parsing VHDL file "C:/Users/Jesus/Xilinx/TDComp/RAM_16x10.vhd" into library work
Parsing VHDL file "C:/Users/Jesus/Xilinx/TDComp/Mux2_4bits.vhd" into library work
Parsing VHDL file "C:/Users/Jesus/Xilinx/TDComp/Inc_4bits.vhd" into library work
Parsing VHDL file "C:/Users/Jesus/Xilinx/TDComp/Demux_RAM.vhd" into library work
Parsing VHDL file "C:/Users/Jesus/Xilinx/TDComp/Deco2to4.vhd" into library work
Parsing VHDL file "C:/Users/Jesus/Xilinx/TDComp/Deco1to2.vhd" into library work
Parsing VHDL file "C:/Users/Jesus/Xilinx/TDComp/DataPath.vhd" into library work
Parsing VHDL file "C:/Users/Jesus/Xilinx/TDComp/Banco_Registros.vhd" into library work
Parsing VHDL file "C:/Users/Jesus/Xilinx/TDComp/RAM_Banco_DataPath.vhd" into library work
Parsing VHDL file "C:/Users/Jesus/Xilinx/TDComp/Counter_4bits.vhd" into library work
Parsing VHDL file "C:/Users/Jesus/Xilinx/TDComp/PC_RAM_BancoDataPath.vhd" into library work
Parsing VHDL file "C:/Users/Jesus/Xilinx/TDComp/Disp7Seg.vhd" into library work
Parsing VHDL file "C:/Users/Jesus/Xilinx/TDComp/Counter_2bits.vhd" into library work
Parsing VHDL file "C:/Users/Jesus/Xilinx/TDComp/ControlUnit.vhd" into library work
Parsing VHDL file "C:/Users/Jesus/Xilinx/TDComp/CLK_1KHz.vhd" into library work
Parsing VHDL file "C:/Users/Jesus/Xilinx/TDComp/TDComp.vhd" into library work
Parsing VHDL file "C:/Users/Jesus/Xilinx/TDComp/RisingEdge.vhd" into library work
Parsing VHDL file "C:/Users/Jesus/Xilinx/TDComp/Display7Seg_4ON.vhd" into library work
Parsing VHDL file "C:/Users/Jesus/Xilinx/TDComp/TOP.vhd" into library work
Parsing VHDL file "C:/Users/Jesus/Xilinx/TDComp/TOP_tb.vhd" into library work
Starting static elaboration
Completed static elaboration
Compiling package standard
Compiling package std_logic_1164
Compiling architecture behavioral of entity RisingEdge [risingedge_default]
Compiling architecture behavioral of entity ControlUnit [controlunit_default]
Compiling package numeric_std
Compiling architecture behavioral of entity Inc_4bits [inc_4bits_default]
Compiling architecture behavioral of entity Reg_4bits [reg_4bits_default]
Compiling architecture behavioral of entity Mux2_4bits [mux2_4bits_default]
Compiling architecture behavioral of entity Counter_4bits [counter_4bits_default]
Compiling architecture behavioral of entity Reg_10bits [reg_10bits_default]
Compiling architecture behavioral of entity Demux_RAM [demux_ram_default]
Compiling architecture behavioral of entity RAM_16x10 [ram_16x10_default]
Compiling architecture behavioral of entity Deco1to2 [deco1to2_default]
Compiling architecture behavioral of entity ALU [alu_default]
Compiling architecture behavioral of entity FFD [ffd_default]
Compiling architecture behavioral of entity DataPath [datapath_default]
Compiling architecture behavioral of entity Deco2to4 [deco2to4_default]
Compiling architecture behavioral of entity Deco3to8 [deco3to8_default]
Compiling architecture behavioral of entity Mux8_4bits [mux8_4bits_default]
Compiling architecture behavioral of entity Banco_Registros [banco_registros_default]
Compiling architecture behavioral of entity RAM_Banco_DataPath [ram_banco_datapath_default]
Compiling architecture behavioral of entity PC_RAM_BancoDataPath [pc_ram_bancodatapath_default]
Compiling architecture behavioral of entity TDComp [tdcomp_default]
Compiling architecture behavioral of entity CLK_1KHz [clk_1khz_default]
Compiling architecture behavioral of entity Counter_2bits [counter_2bits_default]
Compiling architecture behavioral of entity Disp7Seg [disp7seg_default]
Compiling architecture behavioral of entity Display7Seg_4ON [display7seg_4on_default]
Compiling architecture behavioral of entity TOP [top_default]
Compiling architecture behavior of entity top_tb
Time Resolution for simulation is 1ps.
Waiting for 14 sub-compilation(s) to finish...
Compiled 54 VHDL Units
Built simulation executable C:/Users/Jesus/Xilinx/TDComp/TOP_tb_isim_beh.exe
Fuse Memory Usage: 38000 KB
Fuse CPU Usage: 1155 ms
