

================================================================
== Vivado HLS Report for 'matrix_mult'
================================================================
* Date:           Tue Nov  1 16:12:37 2022

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        testTPU
* Solution:       solution1
* Product family: zynquplus
* Target device:  xczu9eg-ffvb1156-2-i


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.151|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +------+------+------+------+---------+
    |   Latency   |   Interval  | Pipeline|
    |  min |  max |  min |  max |   Type  |
    +------+------+------+------+---------+
    |  4099|  4099|  4099|  4099|   none  |
    +------+------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+------+------+----------+-----------+-----------+------+----------+
        |          |   Latency   | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|  min |  max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+------+------+----------+-----------+-----------+------+----------+
        |- Loop 1  |  4097|  4097|         3|          1|          1|  4096|    yes   |
        +----------+------+------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 2 3 4 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	5  / (exitcond_flatten)
	3  / (!exitcond_flatten)
3 --> 
	4  / true
4 --> 
	2  / true
5 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.65>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([64 x i2048]* %B), !map !61"   --->   Operation 6 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([64 x i2048]* %A), !map !383"   --->   Operation 7 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([4096 x i32]* %C), !map !640"   --->   Operation 8 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1 %relu) nounwind, !map !645"   --->   Operation 9 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([12 x i8]* @matrix_mult_str) nounwind"   --->   Operation 10 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%relu_read = call i1 @_ssdm_op_Read.ap_auto.i1(i1 %relu)" [testTPU/sa.cpp:30]   --->   Operation 11 'read' 'relu_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.65ns)   --->   "br label %.preheader" [testTPU/sa.cpp:34]   --->   Operation 12 'br' <Predicate = true> <Delay = 0.65>

State 2 <SV = 1> <Delay = 2.41>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i13 [ 0, %0 ], [ %indvar_flatten_next, %2 ]"   --->   Operation 13 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%i = phi i7 [ 0, %0 ], [ %tmp_mid2_v, %2 ]" [testTPU/sa.cpp:39]   --->   Operation 14 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%j = phi i7 [ 0, %0 ], [ %j_1, %2 ]"   --->   Operation 15 'phi' 'j' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (1.00ns)   --->   "%exitcond_flatten = icmp eq i13 %indvar_flatten, -4096"   --->   Operation 16 'icmp' 'exitcond_flatten' <Predicate = true> <Delay = 1.00> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4096, i64 4096, i64 4096)"   --->   Operation 17 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.82ns)   --->   "%indvar_flatten_next = add i13 %indvar_flatten, 1"   --->   Operation 18 'add' 'indvar_flatten_next' <Predicate = true> <Delay = 0.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "br i1 %exitcond_flatten, label %3, label %.preheader.preheader"   --->   Operation 19 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.77ns)   --->   "%i_1 = add i7 1, %i" [testTPU/sa.cpp:34]   --->   Operation 20 'add' 'i_1' <Predicate = (!exitcond_flatten)> <Delay = 0.77> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 21 [1/1] (0.81ns)   --->   "%exitcond = icmp eq i7 %j, -64" [testTPU/sa.cpp:35]   --->   Operation 21 'icmp' 'exitcond' <Predicate = (!exitcond_flatten)> <Delay = 0.81> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 22 [1/1] (0.36ns)   --->   "%j_mid2 = select i1 %exitcond, i7 0, i7 %j" [testTPU/sa.cpp:35]   --->   Operation 22 'select' 'j_mid2' <Predicate = (!exitcond_flatten)> <Delay = 0.36> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 23 [1/1] (0.36ns)   --->   "%tmp_mid2_v = select i1 %exitcond, i7 %i_1, i7 %i" [testTPU/sa.cpp:39]   --->   Operation 23 'select' 'tmp_mid2_v' <Predicate = (!exitcond_flatten)> <Delay = 0.36> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%tmp_mid2 = zext i7 %tmp_mid2_v to i64" [testTPU/sa.cpp:39]   --->   Operation 24 'zext' 'tmp_mid2' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%tmp_2 = zext i7 %j_mid2 to i64" [testTPU/sa.cpp:39]   --->   Operation 25 'zext' 'tmp_2' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%A_addr = getelementptr [64 x i2048]* %A, i64 0, i64 %tmp_mid2" [testTPU/sa.cpp:39]   --->   Operation 26 'getelementptr' 'A_addr' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_2 : Operation 27 [2/2] (1.23ns)   --->   "%A_load = load i2048* %A_addr, align 8" [testTPU/sa.cpp:39]   --->   Operation 27 'load' 'A_load' <Predicate = (!exitcond_flatten)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%B_addr = getelementptr [64 x i2048]* %B, i64 0, i64 %tmp_2" [testTPU/sa.cpp:39]   --->   Operation 28 'getelementptr' 'B_addr' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_2 : Operation 29 [2/2] (1.23ns)   --->   "%B_load = load i2048* %B_addr, align 8" [testTPU/sa.cpp:39]   --->   Operation 29 'load' 'B_load' <Predicate = (!exitcond_flatten)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_2 : Operation 30 [1/1] (0.77ns)   --->   "%j_1 = add i7 %j_mid2, 1" [testTPU/sa.cpp:35]   --->   Operation 30 'add' 'j_1' <Predicate = (!exitcond_flatten)> <Delay = 0.77> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 8.15>
ST_3 : Operation 31 [1/1] (0.00ns)   --->   "%tmp = call i13 @_ssdm_op_BitConcatenate.i13.i7.i6(i7 %tmp_mid2_v, i6 0)" [testTPU/sa.cpp:39]   --->   Operation 31 'bitconcatenate' 'tmp' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "%tmp_195_cast = zext i13 %tmp to i14" [testTPU/sa.cpp:35]   --->   Operation 32 'zext' 'tmp_195_cast' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "%tmp_2_cast = zext i7 %j_mid2 to i14" [testTPU/sa.cpp:42]   --->   Operation 33 'zext' 'tmp_2_cast' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 34 [1/1] (0.82ns)   --->   "%tmp_3 = add i14 %tmp_195_cast, %tmp_2_cast" [testTPU/sa.cpp:42]   --->   Operation 34 'add' 'tmp_3' <Predicate = (!exitcond_flatten)> <Delay = 0.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "%tmp_196_cast = zext i14 %tmp_3 to i64" [testTPU/sa.cpp:42]   --->   Operation 35 'zext' 'tmp_196_cast' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "%C_addr = getelementptr [4096 x i32]* %C, i64 0, i64 %tmp_196_cast" [testTPU/sa.cpp:42]   --->   Operation 36 'getelementptr' 'C_addr' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 37 [1/2] (1.23ns)   --->   "%A_load = load i2048* %A_addr, align 8" [testTPU/sa.cpp:39]   --->   Operation 37 'load' 'A_load' <Predicate = (!exitcond_flatten)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "%tmp_4 = trunc i2048 %A_load to i32" [testTPU/sa.cpp:39]   --->   Operation 38 'trunc' 'tmp_4' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 39 [1/2] (1.23ns)   --->   "%B_load = load i2048* %B_addr, align 8" [testTPU/sa.cpp:39]   --->   Operation 39 'load' 'B_load' <Predicate = (!exitcond_flatten)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "%tmp_133 = trunc i2048 %B_load to i32" [testTPU/sa.cpp:39]   --->   Operation 40 'trunc' 'tmp_133' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 41 [1/1] (3.42ns)   --->   "%tmp_s = mul nsw i32 %tmp_4, %tmp_133" [testTPU/sa.cpp:39]   --->   Operation 41 'mul' 'tmp_s' <Predicate = (!exitcond_flatten)> <Delay = 3.42> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 42 [1/1] (0.00ns)   --->   "%tmp_5 = call i32 @_ssdm_op_PartSelect.i32.i2048.i32.i32(i2048 %A_load, i32 32, i32 63)" [testTPU/sa.cpp:39]   --->   Operation 42 'partselect' 'tmp_5' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 43 [1/1] (0.00ns)   --->   "%tmp_6 = call i32 @_ssdm_op_PartSelect.i32.i2048.i32.i32(i2048 %B_load, i32 32, i32 63)" [testTPU/sa.cpp:39]   --->   Operation 43 'partselect' 'tmp_6' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 44 [1/1] (3.42ns)   --->   "%tmp_4_1 = mul nsw i32 %tmp_5, %tmp_6" [testTPU/sa.cpp:39]   --->   Operation 44 'mul' 'tmp_4_1' <Predicate = (!exitcond_flatten)> <Delay = 3.42> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 45 [1/1] (0.00ns)   --->   "%tmp_9 = call i32 @_ssdm_op_PartSelect.i32.i2048.i32.i32(i2048 %A_load, i32 64, i32 95)" [testTPU/sa.cpp:39]   --->   Operation 45 'partselect' 'tmp_9' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 46 [1/1] (0.00ns)   --->   "%tmp_10 = call i32 @_ssdm_op_PartSelect.i32.i2048.i32.i32(i2048 %B_load, i32 64, i32 95)" [testTPU/sa.cpp:39]   --->   Operation 46 'partselect' 'tmp_10' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 47 [1/1] (3.42ns)   --->   "%tmp_4_2 = mul nsw i32 %tmp_9, %tmp_10" [testTPU/sa.cpp:39]   --->   Operation 47 'mul' 'tmp_4_2' <Predicate = (!exitcond_flatten)> <Delay = 3.42> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 48 [1/1] (0.00ns)   --->   "%tmp_11 = call i32 @_ssdm_op_PartSelect.i32.i2048.i32.i32(i2048 %A_load, i32 96, i32 127)" [testTPU/sa.cpp:39]   --->   Operation 48 'partselect' 'tmp_11' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 49 [1/1] (0.00ns)   --->   "%tmp_12 = call i32 @_ssdm_op_PartSelect.i32.i2048.i32.i32(i2048 %B_load, i32 96, i32 127)" [testTPU/sa.cpp:39]   --->   Operation 49 'partselect' 'tmp_12' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 50 [1/1] (3.42ns)   --->   "%tmp_4_3 = mul nsw i32 %tmp_11, %tmp_12" [testTPU/sa.cpp:39]   --->   Operation 50 'mul' 'tmp_4_3' <Predicate = (!exitcond_flatten)> <Delay = 3.42> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 51 [1/1] (0.00ns)   --->   "%tmp_13 = call i32 @_ssdm_op_PartSelect.i32.i2048.i32.i32(i2048 %A_load, i32 128, i32 159)" [testTPU/sa.cpp:39]   --->   Operation 51 'partselect' 'tmp_13' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 52 [1/1] (0.00ns)   --->   "%tmp_14 = call i32 @_ssdm_op_PartSelect.i32.i2048.i32.i32(i2048 %B_load, i32 128, i32 159)" [testTPU/sa.cpp:39]   --->   Operation 52 'partselect' 'tmp_14' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 53 [1/1] (3.42ns)   --->   "%tmp_4_4 = mul nsw i32 %tmp_13, %tmp_14" [testTPU/sa.cpp:39]   --->   Operation 53 'mul' 'tmp_4_4' <Predicate = (!exitcond_flatten)> <Delay = 3.42> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 54 [1/1] (0.00ns)   --->   "%tmp_15 = call i32 @_ssdm_op_PartSelect.i32.i2048.i32.i32(i2048 %A_load, i32 160, i32 191)" [testTPU/sa.cpp:39]   --->   Operation 54 'partselect' 'tmp_15' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 55 [1/1] (0.00ns)   --->   "%tmp_16 = call i32 @_ssdm_op_PartSelect.i32.i2048.i32.i32(i2048 %B_load, i32 160, i32 191)" [testTPU/sa.cpp:39]   --->   Operation 55 'partselect' 'tmp_16' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 56 [1/1] (3.42ns)   --->   "%tmp_4_5 = mul nsw i32 %tmp_15, %tmp_16" [testTPU/sa.cpp:39]   --->   Operation 56 'mul' 'tmp_4_5' <Predicate = (!exitcond_flatten)> <Delay = 3.42> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 57 [1/1] (0.00ns)   --->   "%tmp_17 = call i32 @_ssdm_op_PartSelect.i32.i2048.i32.i32(i2048 %A_load, i32 192, i32 223)" [testTPU/sa.cpp:39]   --->   Operation 57 'partselect' 'tmp_17' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 58 [1/1] (0.00ns)   --->   "%tmp_18 = call i32 @_ssdm_op_PartSelect.i32.i2048.i32.i32(i2048 %B_load, i32 192, i32 223)" [testTPU/sa.cpp:39]   --->   Operation 58 'partselect' 'tmp_18' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 59 [1/1] (3.42ns)   --->   "%tmp_4_6 = mul nsw i32 %tmp_17, %tmp_18" [testTPU/sa.cpp:39]   --->   Operation 59 'mul' 'tmp_4_6' <Predicate = (!exitcond_flatten)> <Delay = 3.42> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 60 [1/1] (0.00ns)   --->   "%tmp_19 = call i32 @_ssdm_op_PartSelect.i32.i2048.i32.i32(i2048 %A_load, i32 224, i32 255)" [testTPU/sa.cpp:39]   --->   Operation 60 'partselect' 'tmp_19' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 61 [1/1] (0.00ns)   --->   "%tmp_20 = call i32 @_ssdm_op_PartSelect.i32.i2048.i32.i32(i2048 %B_load, i32 224, i32 255)" [testTPU/sa.cpp:39]   --->   Operation 61 'partselect' 'tmp_20' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 62 [1/1] (3.42ns)   --->   "%tmp_4_7 = mul nsw i32 %tmp_19, %tmp_20" [testTPU/sa.cpp:39]   --->   Operation 62 'mul' 'tmp_4_7' <Predicate = (!exitcond_flatten)> <Delay = 3.42> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 63 [1/1] (0.00ns)   --->   "%tmp_21 = call i32 @_ssdm_op_PartSelect.i32.i2048.i32.i32(i2048 %A_load, i32 256, i32 287)" [testTPU/sa.cpp:39]   --->   Operation 63 'partselect' 'tmp_21' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 64 [1/1] (0.00ns)   --->   "%tmp_22 = call i32 @_ssdm_op_PartSelect.i32.i2048.i32.i32(i2048 %B_load, i32 256, i32 287)" [testTPU/sa.cpp:39]   --->   Operation 64 'partselect' 'tmp_22' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 65 [1/1] (3.42ns)   --->   "%tmp_4_8 = mul nsw i32 %tmp_21, %tmp_22" [testTPU/sa.cpp:39]   --->   Operation 65 'mul' 'tmp_4_8' <Predicate = (!exitcond_flatten)> <Delay = 3.42> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 66 [1/1] (0.00ns)   --->   "%tmp_23 = call i32 @_ssdm_op_PartSelect.i32.i2048.i32.i32(i2048 %A_load, i32 288, i32 319)" [testTPU/sa.cpp:39]   --->   Operation 66 'partselect' 'tmp_23' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 67 [1/1] (0.00ns)   --->   "%tmp_24 = call i32 @_ssdm_op_PartSelect.i32.i2048.i32.i32(i2048 %B_load, i32 288, i32 319)" [testTPU/sa.cpp:39]   --->   Operation 67 'partselect' 'tmp_24' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 68 [1/1] (3.42ns)   --->   "%tmp_4_9 = mul nsw i32 %tmp_23, %tmp_24" [testTPU/sa.cpp:39]   --->   Operation 68 'mul' 'tmp_4_9' <Predicate = (!exitcond_flatten)> <Delay = 3.42> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 69 [1/1] (0.00ns)   --->   "%tmp_25 = call i32 @_ssdm_op_PartSelect.i32.i2048.i32.i32(i2048 %A_load, i32 320, i32 351)" [testTPU/sa.cpp:39]   --->   Operation 69 'partselect' 'tmp_25' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 70 [1/1] (0.00ns)   --->   "%tmp_26 = call i32 @_ssdm_op_PartSelect.i32.i2048.i32.i32(i2048 %B_load, i32 320, i32 351)" [testTPU/sa.cpp:39]   --->   Operation 70 'partselect' 'tmp_26' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 71 [1/1] (3.42ns)   --->   "%tmp_4_s = mul nsw i32 %tmp_25, %tmp_26" [testTPU/sa.cpp:39]   --->   Operation 71 'mul' 'tmp_4_s' <Predicate = (!exitcond_flatten)> <Delay = 3.42> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 72 [1/1] (0.00ns)   --->   "%tmp_27 = call i32 @_ssdm_op_PartSelect.i32.i2048.i32.i32(i2048 %A_load, i32 352, i32 383)" [testTPU/sa.cpp:39]   --->   Operation 72 'partselect' 'tmp_27' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 73 [1/1] (0.00ns)   --->   "%tmp_28 = call i32 @_ssdm_op_PartSelect.i32.i2048.i32.i32(i2048 %B_load, i32 352, i32 383)" [testTPU/sa.cpp:39]   --->   Operation 73 'partselect' 'tmp_28' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 74 [1/1] (3.42ns)   --->   "%tmp_4_10 = mul nsw i32 %tmp_27, %tmp_28" [testTPU/sa.cpp:39]   --->   Operation 74 'mul' 'tmp_4_10' <Predicate = (!exitcond_flatten)> <Delay = 3.42> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 75 [1/1] (0.00ns)   --->   "%tmp_29 = call i32 @_ssdm_op_PartSelect.i32.i2048.i32.i32(i2048 %A_load, i32 384, i32 415)" [testTPU/sa.cpp:39]   --->   Operation 75 'partselect' 'tmp_29' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 76 [1/1] (0.00ns)   --->   "%tmp_30 = call i32 @_ssdm_op_PartSelect.i32.i2048.i32.i32(i2048 %B_load, i32 384, i32 415)" [testTPU/sa.cpp:39]   --->   Operation 76 'partselect' 'tmp_30' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 77 [1/1] (3.42ns)   --->   "%tmp_4_11 = mul nsw i32 %tmp_29, %tmp_30" [testTPU/sa.cpp:39]   --->   Operation 77 'mul' 'tmp_4_11' <Predicate = (!exitcond_flatten)> <Delay = 3.42> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 78 [1/1] (0.00ns)   --->   "%tmp_31 = call i32 @_ssdm_op_PartSelect.i32.i2048.i32.i32(i2048 %A_load, i32 416, i32 447)" [testTPU/sa.cpp:39]   --->   Operation 78 'partselect' 'tmp_31' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 79 [1/1] (0.00ns)   --->   "%tmp_32 = call i32 @_ssdm_op_PartSelect.i32.i2048.i32.i32(i2048 %B_load, i32 416, i32 447)" [testTPU/sa.cpp:39]   --->   Operation 79 'partselect' 'tmp_32' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 80 [1/1] (3.42ns)   --->   "%tmp_4_12 = mul nsw i32 %tmp_31, %tmp_32" [testTPU/sa.cpp:39]   --->   Operation 80 'mul' 'tmp_4_12' <Predicate = (!exitcond_flatten)> <Delay = 3.42> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 81 [1/1] (0.00ns)   --->   "%tmp_33 = call i32 @_ssdm_op_PartSelect.i32.i2048.i32.i32(i2048 %A_load, i32 448, i32 479)" [testTPU/sa.cpp:39]   --->   Operation 81 'partselect' 'tmp_33' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 82 [1/1] (0.00ns)   --->   "%tmp_34 = call i32 @_ssdm_op_PartSelect.i32.i2048.i32.i32(i2048 %B_load, i32 448, i32 479)" [testTPU/sa.cpp:39]   --->   Operation 82 'partselect' 'tmp_34' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 83 [1/1] (3.42ns)   --->   "%tmp_4_13 = mul nsw i32 %tmp_33, %tmp_34" [testTPU/sa.cpp:39]   --->   Operation 83 'mul' 'tmp_4_13' <Predicate = (!exitcond_flatten)> <Delay = 3.42> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 84 [1/1] (0.00ns)   --->   "%tmp_35 = call i32 @_ssdm_op_PartSelect.i32.i2048.i32.i32(i2048 %A_load, i32 480, i32 511)" [testTPU/sa.cpp:39]   --->   Operation 84 'partselect' 'tmp_35' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 85 [1/1] (0.00ns)   --->   "%tmp_36 = call i32 @_ssdm_op_PartSelect.i32.i2048.i32.i32(i2048 %B_load, i32 480, i32 511)" [testTPU/sa.cpp:39]   --->   Operation 85 'partselect' 'tmp_36' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 86 [1/1] (3.42ns)   --->   "%tmp_4_14 = mul nsw i32 %tmp_35, %tmp_36" [testTPU/sa.cpp:39]   --->   Operation 86 'mul' 'tmp_4_14' <Predicate = (!exitcond_flatten)> <Delay = 3.42> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 87 [1/1] (0.00ns)   --->   "%tmp_37 = call i32 @_ssdm_op_PartSelect.i32.i2048.i32.i32(i2048 %A_load, i32 512, i32 543)" [testTPU/sa.cpp:39]   --->   Operation 87 'partselect' 'tmp_37' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 88 [1/1] (0.00ns)   --->   "%tmp_38 = call i32 @_ssdm_op_PartSelect.i32.i2048.i32.i32(i2048 %B_load, i32 512, i32 543)" [testTPU/sa.cpp:39]   --->   Operation 88 'partselect' 'tmp_38' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 89 [1/1] (3.42ns)   --->   "%tmp_4_15 = mul nsw i32 %tmp_37, %tmp_38" [testTPU/sa.cpp:39]   --->   Operation 89 'mul' 'tmp_4_15' <Predicate = (!exitcond_flatten)> <Delay = 3.42> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 90 [1/1] (0.00ns)   --->   "%tmp_39 = call i32 @_ssdm_op_PartSelect.i32.i2048.i32.i32(i2048 %A_load, i32 544, i32 575)" [testTPU/sa.cpp:39]   --->   Operation 90 'partselect' 'tmp_39' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 91 [1/1] (0.00ns)   --->   "%tmp_40 = call i32 @_ssdm_op_PartSelect.i32.i2048.i32.i32(i2048 %B_load, i32 544, i32 575)" [testTPU/sa.cpp:39]   --->   Operation 91 'partselect' 'tmp_40' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 92 [1/1] (3.42ns)   --->   "%tmp_4_16 = mul nsw i32 %tmp_39, %tmp_40" [testTPU/sa.cpp:39]   --->   Operation 92 'mul' 'tmp_4_16' <Predicate = (!exitcond_flatten)> <Delay = 3.42> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 93 [1/1] (0.00ns)   --->   "%tmp_41 = call i32 @_ssdm_op_PartSelect.i32.i2048.i32.i32(i2048 %A_load, i32 576, i32 607)" [testTPU/sa.cpp:39]   --->   Operation 93 'partselect' 'tmp_41' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 94 [1/1] (0.00ns)   --->   "%tmp_42 = call i32 @_ssdm_op_PartSelect.i32.i2048.i32.i32(i2048 %B_load, i32 576, i32 607)" [testTPU/sa.cpp:39]   --->   Operation 94 'partselect' 'tmp_42' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 95 [1/1] (3.42ns)   --->   "%tmp_4_17 = mul nsw i32 %tmp_41, %tmp_42" [testTPU/sa.cpp:39]   --->   Operation 95 'mul' 'tmp_4_17' <Predicate = (!exitcond_flatten)> <Delay = 3.42> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 96 [1/1] (0.00ns)   --->   "%tmp_43 = call i32 @_ssdm_op_PartSelect.i32.i2048.i32.i32(i2048 %A_load, i32 608, i32 639)" [testTPU/sa.cpp:39]   --->   Operation 96 'partselect' 'tmp_43' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 97 [1/1] (0.00ns)   --->   "%tmp_44 = call i32 @_ssdm_op_PartSelect.i32.i2048.i32.i32(i2048 %B_load, i32 608, i32 639)" [testTPU/sa.cpp:39]   --->   Operation 97 'partselect' 'tmp_44' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 98 [1/1] (3.42ns)   --->   "%tmp_4_18 = mul nsw i32 %tmp_43, %tmp_44" [testTPU/sa.cpp:39]   --->   Operation 98 'mul' 'tmp_4_18' <Predicate = (!exitcond_flatten)> <Delay = 3.42> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 99 [1/1] (0.00ns)   --->   "%tmp_45 = call i32 @_ssdm_op_PartSelect.i32.i2048.i32.i32(i2048 %A_load, i32 640, i32 671)" [testTPU/sa.cpp:39]   --->   Operation 99 'partselect' 'tmp_45' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 100 [1/1] (0.00ns)   --->   "%tmp_46 = call i32 @_ssdm_op_PartSelect.i32.i2048.i32.i32(i2048 %B_load, i32 640, i32 671)" [testTPU/sa.cpp:39]   --->   Operation 100 'partselect' 'tmp_46' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 101 [1/1] (3.42ns)   --->   "%tmp_4_19 = mul nsw i32 %tmp_45, %tmp_46" [testTPU/sa.cpp:39]   --->   Operation 101 'mul' 'tmp_4_19' <Predicate = (!exitcond_flatten)> <Delay = 3.42> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 102 [1/1] (0.00ns)   --->   "%tmp_47 = call i32 @_ssdm_op_PartSelect.i32.i2048.i32.i32(i2048 %A_load, i32 672, i32 703)" [testTPU/sa.cpp:39]   --->   Operation 102 'partselect' 'tmp_47' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 103 [1/1] (0.00ns)   --->   "%tmp_48 = call i32 @_ssdm_op_PartSelect.i32.i2048.i32.i32(i2048 %B_load, i32 672, i32 703)" [testTPU/sa.cpp:39]   --->   Operation 103 'partselect' 'tmp_48' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 104 [1/1] (3.42ns)   --->   "%tmp_4_20 = mul nsw i32 %tmp_47, %tmp_48" [testTPU/sa.cpp:39]   --->   Operation 104 'mul' 'tmp_4_20' <Predicate = (!exitcond_flatten)> <Delay = 3.42> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 105 [1/1] (0.00ns)   --->   "%tmp_49 = call i32 @_ssdm_op_PartSelect.i32.i2048.i32.i32(i2048 %A_load, i32 704, i32 735)" [testTPU/sa.cpp:39]   --->   Operation 105 'partselect' 'tmp_49' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 106 [1/1] (0.00ns)   --->   "%tmp_50 = call i32 @_ssdm_op_PartSelect.i32.i2048.i32.i32(i2048 %B_load, i32 704, i32 735)" [testTPU/sa.cpp:39]   --->   Operation 106 'partselect' 'tmp_50' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 107 [1/1] (3.42ns)   --->   "%tmp_4_21 = mul nsw i32 %tmp_49, %tmp_50" [testTPU/sa.cpp:39]   --->   Operation 107 'mul' 'tmp_4_21' <Predicate = (!exitcond_flatten)> <Delay = 3.42> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 108 [1/1] (0.00ns)   --->   "%tmp_51 = call i32 @_ssdm_op_PartSelect.i32.i2048.i32.i32(i2048 %A_load, i32 736, i32 767)" [testTPU/sa.cpp:39]   --->   Operation 108 'partselect' 'tmp_51' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 109 [1/1] (0.00ns)   --->   "%tmp_52 = call i32 @_ssdm_op_PartSelect.i32.i2048.i32.i32(i2048 %B_load, i32 736, i32 767)" [testTPU/sa.cpp:39]   --->   Operation 109 'partselect' 'tmp_52' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 110 [1/1] (3.42ns)   --->   "%tmp_4_22 = mul nsw i32 %tmp_51, %tmp_52" [testTPU/sa.cpp:39]   --->   Operation 110 'mul' 'tmp_4_22' <Predicate = (!exitcond_flatten)> <Delay = 3.42> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 111 [1/1] (0.00ns)   --->   "%tmp_53 = call i32 @_ssdm_op_PartSelect.i32.i2048.i32.i32(i2048 %A_load, i32 768, i32 799)" [testTPU/sa.cpp:39]   --->   Operation 111 'partselect' 'tmp_53' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 112 [1/1] (0.00ns)   --->   "%tmp_54 = call i32 @_ssdm_op_PartSelect.i32.i2048.i32.i32(i2048 %B_load, i32 768, i32 799)" [testTPU/sa.cpp:39]   --->   Operation 112 'partselect' 'tmp_54' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 113 [1/1] (3.42ns)   --->   "%tmp_4_23 = mul nsw i32 %tmp_53, %tmp_54" [testTPU/sa.cpp:39]   --->   Operation 113 'mul' 'tmp_4_23' <Predicate = (!exitcond_flatten)> <Delay = 3.42> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 114 [1/1] (0.00ns)   --->   "%tmp_55 = call i32 @_ssdm_op_PartSelect.i32.i2048.i32.i32(i2048 %A_load, i32 800, i32 831)" [testTPU/sa.cpp:39]   --->   Operation 114 'partselect' 'tmp_55' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 115 [1/1] (0.00ns)   --->   "%tmp_56 = call i32 @_ssdm_op_PartSelect.i32.i2048.i32.i32(i2048 %B_load, i32 800, i32 831)" [testTPU/sa.cpp:39]   --->   Operation 115 'partselect' 'tmp_56' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 116 [1/1] (3.42ns)   --->   "%tmp_4_24 = mul nsw i32 %tmp_55, %tmp_56" [testTPU/sa.cpp:39]   --->   Operation 116 'mul' 'tmp_4_24' <Predicate = (!exitcond_flatten)> <Delay = 3.42> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 117 [1/1] (0.00ns)   --->   "%tmp_57 = call i32 @_ssdm_op_PartSelect.i32.i2048.i32.i32(i2048 %A_load, i32 832, i32 863)" [testTPU/sa.cpp:39]   --->   Operation 117 'partselect' 'tmp_57' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 118 [1/1] (0.00ns)   --->   "%tmp_58 = call i32 @_ssdm_op_PartSelect.i32.i2048.i32.i32(i2048 %B_load, i32 832, i32 863)" [testTPU/sa.cpp:39]   --->   Operation 118 'partselect' 'tmp_58' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 119 [1/1] (3.42ns)   --->   "%tmp_4_25 = mul nsw i32 %tmp_57, %tmp_58" [testTPU/sa.cpp:39]   --->   Operation 119 'mul' 'tmp_4_25' <Predicate = (!exitcond_flatten)> <Delay = 3.42> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 120 [1/1] (0.00ns)   --->   "%tmp_59 = call i32 @_ssdm_op_PartSelect.i32.i2048.i32.i32(i2048 %A_load, i32 864, i32 895)" [testTPU/sa.cpp:39]   --->   Operation 120 'partselect' 'tmp_59' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 121 [1/1] (0.00ns)   --->   "%tmp_60 = call i32 @_ssdm_op_PartSelect.i32.i2048.i32.i32(i2048 %B_load, i32 864, i32 895)" [testTPU/sa.cpp:39]   --->   Operation 121 'partselect' 'tmp_60' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 122 [1/1] (3.42ns)   --->   "%tmp_4_26 = mul nsw i32 %tmp_59, %tmp_60" [testTPU/sa.cpp:39]   --->   Operation 122 'mul' 'tmp_4_26' <Predicate = (!exitcond_flatten)> <Delay = 3.42> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 123 [1/1] (0.00ns)   --->   "%tmp_61 = call i32 @_ssdm_op_PartSelect.i32.i2048.i32.i32(i2048 %A_load, i32 896, i32 927)" [testTPU/sa.cpp:39]   --->   Operation 123 'partselect' 'tmp_61' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 124 [1/1] (0.00ns)   --->   "%tmp_62 = call i32 @_ssdm_op_PartSelect.i32.i2048.i32.i32(i2048 %B_load, i32 896, i32 927)" [testTPU/sa.cpp:39]   --->   Operation 124 'partselect' 'tmp_62' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 125 [1/1] (3.42ns)   --->   "%tmp_4_27 = mul nsw i32 %tmp_61, %tmp_62" [testTPU/sa.cpp:39]   --->   Operation 125 'mul' 'tmp_4_27' <Predicate = (!exitcond_flatten)> <Delay = 3.42> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 126 [1/1] (0.00ns)   --->   "%tmp_63 = call i32 @_ssdm_op_PartSelect.i32.i2048.i32.i32(i2048 %A_load, i32 928, i32 959)" [testTPU/sa.cpp:39]   --->   Operation 126 'partselect' 'tmp_63' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 127 [1/1] (0.00ns)   --->   "%tmp_64 = call i32 @_ssdm_op_PartSelect.i32.i2048.i32.i32(i2048 %B_load, i32 928, i32 959)" [testTPU/sa.cpp:39]   --->   Operation 127 'partselect' 'tmp_64' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 128 [1/1] (3.42ns)   --->   "%tmp_4_28 = mul nsw i32 %tmp_63, %tmp_64" [testTPU/sa.cpp:39]   --->   Operation 128 'mul' 'tmp_4_28' <Predicate = (!exitcond_flatten)> <Delay = 3.42> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 129 [1/1] (0.00ns)   --->   "%tmp_65 = call i32 @_ssdm_op_PartSelect.i32.i2048.i32.i32(i2048 %A_load, i32 960, i32 991)" [testTPU/sa.cpp:39]   --->   Operation 129 'partselect' 'tmp_65' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 130 [1/1] (0.00ns)   --->   "%tmp_66 = call i32 @_ssdm_op_PartSelect.i32.i2048.i32.i32(i2048 %B_load, i32 960, i32 991)" [testTPU/sa.cpp:39]   --->   Operation 130 'partselect' 'tmp_66' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 131 [1/1] (3.42ns)   --->   "%tmp_4_29 = mul nsw i32 %tmp_65, %tmp_66" [testTPU/sa.cpp:39]   --->   Operation 131 'mul' 'tmp_4_29' <Predicate = (!exitcond_flatten)> <Delay = 3.42> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 132 [1/1] (0.00ns)   --->   "%tmp_67 = call i32 @_ssdm_op_PartSelect.i32.i2048.i32.i32(i2048 %A_load, i32 992, i32 1023)" [testTPU/sa.cpp:39]   --->   Operation 132 'partselect' 'tmp_67' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 133 [1/1] (0.00ns)   --->   "%tmp_68 = call i32 @_ssdm_op_PartSelect.i32.i2048.i32.i32(i2048 %B_load, i32 992, i32 1023)" [testTPU/sa.cpp:39]   --->   Operation 133 'partselect' 'tmp_68' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 134 [1/1] (3.42ns)   --->   "%tmp_4_30 = mul nsw i32 %tmp_67, %tmp_68" [testTPU/sa.cpp:39]   --->   Operation 134 'mul' 'tmp_4_30' <Predicate = (!exitcond_flatten)> <Delay = 3.42> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 135 [1/1] (0.00ns)   --->   "%tmp_69 = call i32 @_ssdm_op_PartSelect.i32.i2048.i32.i32(i2048 %A_load, i32 1024, i32 1055)" [testTPU/sa.cpp:39]   --->   Operation 135 'partselect' 'tmp_69' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 136 [1/1] (0.00ns)   --->   "%tmp_70 = call i32 @_ssdm_op_PartSelect.i32.i2048.i32.i32(i2048 %B_load, i32 1024, i32 1055)" [testTPU/sa.cpp:39]   --->   Operation 136 'partselect' 'tmp_70' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 137 [1/1] (3.42ns)   --->   "%tmp_4_31 = mul nsw i32 %tmp_69, %tmp_70" [testTPU/sa.cpp:39]   --->   Operation 137 'mul' 'tmp_4_31' <Predicate = (!exitcond_flatten)> <Delay = 3.42> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 138 [1/1] (0.00ns)   --->   "%tmp_71 = call i32 @_ssdm_op_PartSelect.i32.i2048.i32.i32(i2048 %A_load, i32 1056, i32 1087)" [testTPU/sa.cpp:39]   --->   Operation 138 'partselect' 'tmp_71' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 139 [1/1] (0.00ns)   --->   "%tmp_72 = call i32 @_ssdm_op_PartSelect.i32.i2048.i32.i32(i2048 %B_load, i32 1056, i32 1087)" [testTPU/sa.cpp:39]   --->   Operation 139 'partselect' 'tmp_72' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 140 [1/1] (3.42ns)   --->   "%tmp_4_32 = mul nsw i32 %tmp_71, %tmp_72" [testTPU/sa.cpp:39]   --->   Operation 140 'mul' 'tmp_4_32' <Predicate = (!exitcond_flatten)> <Delay = 3.42> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 141 [1/1] (0.00ns)   --->   "%tmp_73 = call i32 @_ssdm_op_PartSelect.i32.i2048.i32.i32(i2048 %A_load, i32 1088, i32 1119)" [testTPU/sa.cpp:39]   --->   Operation 141 'partselect' 'tmp_73' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 142 [1/1] (0.00ns)   --->   "%tmp_74 = call i32 @_ssdm_op_PartSelect.i32.i2048.i32.i32(i2048 %B_load, i32 1088, i32 1119)" [testTPU/sa.cpp:39]   --->   Operation 142 'partselect' 'tmp_74' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 143 [1/1] (3.42ns)   --->   "%tmp_4_33 = mul nsw i32 %tmp_73, %tmp_74" [testTPU/sa.cpp:39]   --->   Operation 143 'mul' 'tmp_4_33' <Predicate = (!exitcond_flatten)> <Delay = 3.42> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 144 [1/1] (0.00ns)   --->   "%tmp_75 = call i32 @_ssdm_op_PartSelect.i32.i2048.i32.i32(i2048 %A_load, i32 1120, i32 1151)" [testTPU/sa.cpp:39]   --->   Operation 144 'partselect' 'tmp_75' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 145 [1/1] (0.00ns)   --->   "%tmp_76 = call i32 @_ssdm_op_PartSelect.i32.i2048.i32.i32(i2048 %B_load, i32 1120, i32 1151)" [testTPU/sa.cpp:39]   --->   Operation 145 'partselect' 'tmp_76' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 146 [1/1] (3.42ns)   --->   "%tmp_4_34 = mul nsw i32 %tmp_75, %tmp_76" [testTPU/sa.cpp:39]   --->   Operation 146 'mul' 'tmp_4_34' <Predicate = (!exitcond_flatten)> <Delay = 3.42> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 147 [1/1] (0.00ns)   --->   "%tmp_77 = call i32 @_ssdm_op_PartSelect.i32.i2048.i32.i32(i2048 %A_load, i32 1152, i32 1183)" [testTPU/sa.cpp:39]   --->   Operation 147 'partselect' 'tmp_77' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 148 [1/1] (0.00ns)   --->   "%tmp_78 = call i32 @_ssdm_op_PartSelect.i32.i2048.i32.i32(i2048 %B_load, i32 1152, i32 1183)" [testTPU/sa.cpp:39]   --->   Operation 148 'partselect' 'tmp_78' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 149 [1/1] (3.42ns)   --->   "%tmp_4_35 = mul nsw i32 %tmp_77, %tmp_78" [testTPU/sa.cpp:39]   --->   Operation 149 'mul' 'tmp_4_35' <Predicate = (!exitcond_flatten)> <Delay = 3.42> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 150 [1/1] (0.00ns)   --->   "%tmp_79 = call i32 @_ssdm_op_PartSelect.i32.i2048.i32.i32(i2048 %A_load, i32 1184, i32 1215)" [testTPU/sa.cpp:39]   --->   Operation 150 'partselect' 'tmp_79' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 151 [1/1] (0.00ns)   --->   "%tmp_80 = call i32 @_ssdm_op_PartSelect.i32.i2048.i32.i32(i2048 %B_load, i32 1184, i32 1215)" [testTPU/sa.cpp:39]   --->   Operation 151 'partselect' 'tmp_80' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 152 [1/1] (3.42ns)   --->   "%tmp_4_36 = mul nsw i32 %tmp_79, %tmp_80" [testTPU/sa.cpp:39]   --->   Operation 152 'mul' 'tmp_4_36' <Predicate = (!exitcond_flatten)> <Delay = 3.42> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 153 [1/1] (0.00ns)   --->   "%tmp_81 = call i32 @_ssdm_op_PartSelect.i32.i2048.i32.i32(i2048 %A_load, i32 1216, i32 1247)" [testTPU/sa.cpp:39]   --->   Operation 153 'partselect' 'tmp_81' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 154 [1/1] (0.00ns)   --->   "%tmp_82 = call i32 @_ssdm_op_PartSelect.i32.i2048.i32.i32(i2048 %B_load, i32 1216, i32 1247)" [testTPU/sa.cpp:39]   --->   Operation 154 'partselect' 'tmp_82' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 155 [1/1] (3.42ns)   --->   "%tmp_4_37 = mul nsw i32 %tmp_81, %tmp_82" [testTPU/sa.cpp:39]   --->   Operation 155 'mul' 'tmp_4_37' <Predicate = (!exitcond_flatten)> <Delay = 3.42> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 156 [1/1] (0.00ns)   --->   "%tmp_83 = call i32 @_ssdm_op_PartSelect.i32.i2048.i32.i32(i2048 %A_load, i32 1248, i32 1279)" [testTPU/sa.cpp:39]   --->   Operation 156 'partselect' 'tmp_83' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 157 [1/1] (0.00ns)   --->   "%tmp_84 = call i32 @_ssdm_op_PartSelect.i32.i2048.i32.i32(i2048 %B_load, i32 1248, i32 1279)" [testTPU/sa.cpp:39]   --->   Operation 157 'partselect' 'tmp_84' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 158 [1/1] (3.42ns)   --->   "%tmp_4_38 = mul nsw i32 %tmp_83, %tmp_84" [testTPU/sa.cpp:39]   --->   Operation 158 'mul' 'tmp_4_38' <Predicate = (!exitcond_flatten)> <Delay = 3.42> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 159 [1/1] (0.00ns)   --->   "%tmp_85 = call i32 @_ssdm_op_PartSelect.i32.i2048.i32.i32(i2048 %A_load, i32 1280, i32 1311)" [testTPU/sa.cpp:39]   --->   Operation 159 'partselect' 'tmp_85' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 160 [1/1] (0.00ns)   --->   "%tmp_86 = call i32 @_ssdm_op_PartSelect.i32.i2048.i32.i32(i2048 %B_load, i32 1280, i32 1311)" [testTPU/sa.cpp:39]   --->   Operation 160 'partselect' 'tmp_86' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 161 [1/1] (3.42ns)   --->   "%tmp_4_39 = mul nsw i32 %tmp_85, %tmp_86" [testTPU/sa.cpp:39]   --->   Operation 161 'mul' 'tmp_4_39' <Predicate = (!exitcond_flatten)> <Delay = 3.42> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 162 [1/1] (0.00ns)   --->   "%tmp_87 = call i32 @_ssdm_op_PartSelect.i32.i2048.i32.i32(i2048 %A_load, i32 1312, i32 1343)" [testTPU/sa.cpp:39]   --->   Operation 162 'partselect' 'tmp_87' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 163 [1/1] (0.00ns)   --->   "%tmp_88 = call i32 @_ssdm_op_PartSelect.i32.i2048.i32.i32(i2048 %B_load, i32 1312, i32 1343)" [testTPU/sa.cpp:39]   --->   Operation 163 'partselect' 'tmp_88' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 164 [1/1] (3.42ns)   --->   "%tmp_4_40 = mul nsw i32 %tmp_87, %tmp_88" [testTPU/sa.cpp:39]   --->   Operation 164 'mul' 'tmp_4_40' <Predicate = (!exitcond_flatten)> <Delay = 3.42> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 165 [1/1] (0.00ns)   --->   "%tmp_89 = call i32 @_ssdm_op_PartSelect.i32.i2048.i32.i32(i2048 %A_load, i32 1344, i32 1375)" [testTPU/sa.cpp:39]   --->   Operation 165 'partselect' 'tmp_89' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 166 [1/1] (0.00ns)   --->   "%tmp_90 = call i32 @_ssdm_op_PartSelect.i32.i2048.i32.i32(i2048 %B_load, i32 1344, i32 1375)" [testTPU/sa.cpp:39]   --->   Operation 166 'partselect' 'tmp_90' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 167 [1/1] (3.42ns)   --->   "%tmp_4_41 = mul nsw i32 %tmp_89, %tmp_90" [testTPU/sa.cpp:39]   --->   Operation 167 'mul' 'tmp_4_41' <Predicate = (!exitcond_flatten)> <Delay = 3.42> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 168 [1/1] (0.00ns)   --->   "%tmp_91 = call i32 @_ssdm_op_PartSelect.i32.i2048.i32.i32(i2048 %A_load, i32 1376, i32 1407)" [testTPU/sa.cpp:39]   --->   Operation 168 'partselect' 'tmp_91' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 169 [1/1] (0.00ns)   --->   "%tmp_92 = call i32 @_ssdm_op_PartSelect.i32.i2048.i32.i32(i2048 %B_load, i32 1376, i32 1407)" [testTPU/sa.cpp:39]   --->   Operation 169 'partselect' 'tmp_92' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 170 [1/1] (3.42ns)   --->   "%tmp_4_42 = mul nsw i32 %tmp_91, %tmp_92" [testTPU/sa.cpp:39]   --->   Operation 170 'mul' 'tmp_4_42' <Predicate = (!exitcond_flatten)> <Delay = 3.42> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 171 [1/1] (0.00ns)   --->   "%tmp_93 = call i32 @_ssdm_op_PartSelect.i32.i2048.i32.i32(i2048 %A_load, i32 1408, i32 1439)" [testTPU/sa.cpp:39]   --->   Operation 171 'partselect' 'tmp_93' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 172 [1/1] (0.00ns)   --->   "%tmp_94 = call i32 @_ssdm_op_PartSelect.i32.i2048.i32.i32(i2048 %B_load, i32 1408, i32 1439)" [testTPU/sa.cpp:39]   --->   Operation 172 'partselect' 'tmp_94' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 173 [1/1] (3.42ns)   --->   "%tmp_4_43 = mul nsw i32 %tmp_93, %tmp_94" [testTPU/sa.cpp:39]   --->   Operation 173 'mul' 'tmp_4_43' <Predicate = (!exitcond_flatten)> <Delay = 3.42> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 174 [1/1] (0.00ns)   --->   "%tmp_95 = call i32 @_ssdm_op_PartSelect.i32.i2048.i32.i32(i2048 %A_load, i32 1440, i32 1471)" [testTPU/sa.cpp:39]   --->   Operation 174 'partselect' 'tmp_95' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 175 [1/1] (0.00ns)   --->   "%tmp_96 = call i32 @_ssdm_op_PartSelect.i32.i2048.i32.i32(i2048 %B_load, i32 1440, i32 1471)" [testTPU/sa.cpp:39]   --->   Operation 175 'partselect' 'tmp_96' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 176 [1/1] (3.42ns)   --->   "%tmp_4_44 = mul nsw i32 %tmp_95, %tmp_96" [testTPU/sa.cpp:39]   --->   Operation 176 'mul' 'tmp_4_44' <Predicate = (!exitcond_flatten)> <Delay = 3.42> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 177 [1/1] (0.00ns)   --->   "%tmp_97 = call i32 @_ssdm_op_PartSelect.i32.i2048.i32.i32(i2048 %A_load, i32 1472, i32 1503)" [testTPU/sa.cpp:39]   --->   Operation 177 'partselect' 'tmp_97' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 178 [1/1] (0.00ns)   --->   "%tmp_98 = call i32 @_ssdm_op_PartSelect.i32.i2048.i32.i32(i2048 %B_load, i32 1472, i32 1503)" [testTPU/sa.cpp:39]   --->   Operation 178 'partselect' 'tmp_98' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 179 [1/1] (3.42ns)   --->   "%tmp_4_45 = mul nsw i32 %tmp_97, %tmp_98" [testTPU/sa.cpp:39]   --->   Operation 179 'mul' 'tmp_4_45' <Predicate = (!exitcond_flatten)> <Delay = 3.42> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 180 [1/1] (0.00ns)   --->   "%tmp_99 = call i32 @_ssdm_op_PartSelect.i32.i2048.i32.i32(i2048 %A_load, i32 1504, i32 1535)" [testTPU/sa.cpp:39]   --->   Operation 180 'partselect' 'tmp_99' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 181 [1/1] (0.00ns)   --->   "%tmp_100 = call i32 @_ssdm_op_PartSelect.i32.i2048.i32.i32(i2048 %B_load, i32 1504, i32 1535)" [testTPU/sa.cpp:39]   --->   Operation 181 'partselect' 'tmp_100' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 182 [1/1] (3.42ns)   --->   "%tmp_4_46 = mul nsw i32 %tmp_99, %tmp_100" [testTPU/sa.cpp:39]   --->   Operation 182 'mul' 'tmp_4_46' <Predicate = (!exitcond_flatten)> <Delay = 3.42> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 183 [1/1] (0.00ns)   --->   "%tmp_101 = call i32 @_ssdm_op_PartSelect.i32.i2048.i32.i32(i2048 %A_load, i32 1536, i32 1567)" [testTPU/sa.cpp:39]   --->   Operation 183 'partselect' 'tmp_101' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 184 [1/1] (0.00ns)   --->   "%tmp_102 = call i32 @_ssdm_op_PartSelect.i32.i2048.i32.i32(i2048 %B_load, i32 1536, i32 1567)" [testTPU/sa.cpp:39]   --->   Operation 184 'partselect' 'tmp_102' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 185 [1/1] (3.42ns)   --->   "%tmp_4_47 = mul nsw i32 %tmp_101, %tmp_102" [testTPU/sa.cpp:39]   --->   Operation 185 'mul' 'tmp_4_47' <Predicate = (!exitcond_flatten)> <Delay = 3.42> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 186 [1/1] (0.00ns)   --->   "%tmp_103 = call i32 @_ssdm_op_PartSelect.i32.i2048.i32.i32(i2048 %A_load, i32 1568, i32 1599)" [testTPU/sa.cpp:39]   --->   Operation 186 'partselect' 'tmp_103' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 187 [1/1] (0.00ns)   --->   "%tmp_104 = call i32 @_ssdm_op_PartSelect.i32.i2048.i32.i32(i2048 %B_load, i32 1568, i32 1599)" [testTPU/sa.cpp:39]   --->   Operation 187 'partselect' 'tmp_104' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 188 [1/1] (3.42ns)   --->   "%tmp_4_48 = mul nsw i32 %tmp_103, %tmp_104" [testTPU/sa.cpp:39]   --->   Operation 188 'mul' 'tmp_4_48' <Predicate = (!exitcond_flatten)> <Delay = 3.42> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 189 [1/1] (0.00ns)   --->   "%tmp_105 = call i32 @_ssdm_op_PartSelect.i32.i2048.i32.i32(i2048 %A_load, i32 1600, i32 1631)" [testTPU/sa.cpp:39]   --->   Operation 189 'partselect' 'tmp_105' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 190 [1/1] (0.00ns)   --->   "%tmp_106 = call i32 @_ssdm_op_PartSelect.i32.i2048.i32.i32(i2048 %B_load, i32 1600, i32 1631)" [testTPU/sa.cpp:39]   --->   Operation 190 'partselect' 'tmp_106' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 191 [1/1] (3.42ns)   --->   "%tmp_4_49 = mul nsw i32 %tmp_105, %tmp_106" [testTPU/sa.cpp:39]   --->   Operation 191 'mul' 'tmp_4_49' <Predicate = (!exitcond_flatten)> <Delay = 3.42> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 192 [1/1] (0.00ns)   --->   "%tmp_107 = call i32 @_ssdm_op_PartSelect.i32.i2048.i32.i32(i2048 %A_load, i32 1632, i32 1663)" [testTPU/sa.cpp:39]   --->   Operation 192 'partselect' 'tmp_107' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 193 [1/1] (0.00ns)   --->   "%tmp_108 = call i32 @_ssdm_op_PartSelect.i32.i2048.i32.i32(i2048 %B_load, i32 1632, i32 1663)" [testTPU/sa.cpp:39]   --->   Operation 193 'partselect' 'tmp_108' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 194 [1/1] (3.42ns)   --->   "%tmp_4_50 = mul nsw i32 %tmp_107, %tmp_108" [testTPU/sa.cpp:39]   --->   Operation 194 'mul' 'tmp_4_50' <Predicate = (!exitcond_flatten)> <Delay = 3.42> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 195 [1/1] (0.00ns)   --->   "%tmp_109 = call i32 @_ssdm_op_PartSelect.i32.i2048.i32.i32(i2048 %A_load, i32 1664, i32 1695)" [testTPU/sa.cpp:39]   --->   Operation 195 'partselect' 'tmp_109' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 196 [1/1] (0.00ns)   --->   "%tmp_110 = call i32 @_ssdm_op_PartSelect.i32.i2048.i32.i32(i2048 %B_load, i32 1664, i32 1695)" [testTPU/sa.cpp:39]   --->   Operation 196 'partselect' 'tmp_110' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 197 [1/1] (3.42ns)   --->   "%tmp_4_51 = mul nsw i32 %tmp_109, %tmp_110" [testTPU/sa.cpp:39]   --->   Operation 197 'mul' 'tmp_4_51' <Predicate = (!exitcond_flatten)> <Delay = 3.42> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 198 [1/1] (0.00ns)   --->   "%tmp_111 = call i32 @_ssdm_op_PartSelect.i32.i2048.i32.i32(i2048 %A_load, i32 1696, i32 1727)" [testTPU/sa.cpp:39]   --->   Operation 198 'partselect' 'tmp_111' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 199 [1/1] (0.00ns)   --->   "%tmp_112 = call i32 @_ssdm_op_PartSelect.i32.i2048.i32.i32(i2048 %B_load, i32 1696, i32 1727)" [testTPU/sa.cpp:39]   --->   Operation 199 'partselect' 'tmp_112' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 200 [1/1] (3.42ns)   --->   "%tmp_4_52 = mul nsw i32 %tmp_111, %tmp_112" [testTPU/sa.cpp:39]   --->   Operation 200 'mul' 'tmp_4_52' <Predicate = (!exitcond_flatten)> <Delay = 3.42> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 201 [1/1] (0.00ns)   --->   "%tmp_113 = call i32 @_ssdm_op_PartSelect.i32.i2048.i32.i32(i2048 %A_load, i32 1728, i32 1759)" [testTPU/sa.cpp:39]   --->   Operation 201 'partselect' 'tmp_113' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 202 [1/1] (0.00ns)   --->   "%tmp_114 = call i32 @_ssdm_op_PartSelect.i32.i2048.i32.i32(i2048 %B_load, i32 1728, i32 1759)" [testTPU/sa.cpp:39]   --->   Operation 202 'partselect' 'tmp_114' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 203 [1/1] (3.42ns)   --->   "%tmp_4_53 = mul nsw i32 %tmp_113, %tmp_114" [testTPU/sa.cpp:39]   --->   Operation 203 'mul' 'tmp_4_53' <Predicate = (!exitcond_flatten)> <Delay = 3.42> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 204 [1/1] (0.00ns)   --->   "%tmp_115 = call i32 @_ssdm_op_PartSelect.i32.i2048.i32.i32(i2048 %A_load, i32 1760, i32 1791)" [testTPU/sa.cpp:39]   --->   Operation 204 'partselect' 'tmp_115' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 205 [1/1] (0.00ns)   --->   "%tmp_116 = call i32 @_ssdm_op_PartSelect.i32.i2048.i32.i32(i2048 %B_load, i32 1760, i32 1791)" [testTPU/sa.cpp:39]   --->   Operation 205 'partselect' 'tmp_116' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 206 [1/1] (3.42ns)   --->   "%tmp_4_54 = mul nsw i32 %tmp_115, %tmp_116" [testTPU/sa.cpp:39]   --->   Operation 206 'mul' 'tmp_4_54' <Predicate = (!exitcond_flatten)> <Delay = 3.42> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 207 [1/1] (0.00ns)   --->   "%tmp_117 = call i32 @_ssdm_op_PartSelect.i32.i2048.i32.i32(i2048 %A_load, i32 1792, i32 1823)" [testTPU/sa.cpp:39]   --->   Operation 207 'partselect' 'tmp_117' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 208 [1/1] (0.00ns)   --->   "%tmp_118 = call i32 @_ssdm_op_PartSelect.i32.i2048.i32.i32(i2048 %B_load, i32 1792, i32 1823)" [testTPU/sa.cpp:39]   --->   Operation 208 'partselect' 'tmp_118' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 209 [1/1] (3.42ns)   --->   "%tmp_4_55 = mul nsw i32 %tmp_117, %tmp_118" [testTPU/sa.cpp:39]   --->   Operation 209 'mul' 'tmp_4_55' <Predicate = (!exitcond_flatten)> <Delay = 3.42> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 210 [1/1] (0.00ns)   --->   "%tmp_119 = call i32 @_ssdm_op_PartSelect.i32.i2048.i32.i32(i2048 %A_load, i32 1824, i32 1855)" [testTPU/sa.cpp:39]   --->   Operation 210 'partselect' 'tmp_119' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 211 [1/1] (0.00ns)   --->   "%tmp_120 = call i32 @_ssdm_op_PartSelect.i32.i2048.i32.i32(i2048 %B_load, i32 1824, i32 1855)" [testTPU/sa.cpp:39]   --->   Operation 211 'partselect' 'tmp_120' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 212 [1/1] (3.42ns)   --->   "%tmp_4_56 = mul nsw i32 %tmp_119, %tmp_120" [testTPU/sa.cpp:39]   --->   Operation 212 'mul' 'tmp_4_56' <Predicate = (!exitcond_flatten)> <Delay = 3.42> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 213 [1/1] (0.00ns)   --->   "%tmp_121 = call i32 @_ssdm_op_PartSelect.i32.i2048.i32.i32(i2048 %A_load, i32 1856, i32 1887)" [testTPU/sa.cpp:39]   --->   Operation 213 'partselect' 'tmp_121' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 214 [1/1] (0.00ns)   --->   "%tmp_122 = call i32 @_ssdm_op_PartSelect.i32.i2048.i32.i32(i2048 %B_load, i32 1856, i32 1887)" [testTPU/sa.cpp:39]   --->   Operation 214 'partselect' 'tmp_122' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 215 [1/1] (3.42ns)   --->   "%tmp_4_57 = mul nsw i32 %tmp_121, %tmp_122" [testTPU/sa.cpp:39]   --->   Operation 215 'mul' 'tmp_4_57' <Predicate = (!exitcond_flatten)> <Delay = 3.42> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 216 [1/1] (0.00ns)   --->   "%tmp_123 = call i32 @_ssdm_op_PartSelect.i32.i2048.i32.i32(i2048 %A_load, i32 1888, i32 1919)" [testTPU/sa.cpp:39]   --->   Operation 216 'partselect' 'tmp_123' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 217 [1/1] (0.00ns)   --->   "%tmp_124 = call i32 @_ssdm_op_PartSelect.i32.i2048.i32.i32(i2048 %B_load, i32 1888, i32 1919)" [testTPU/sa.cpp:39]   --->   Operation 217 'partselect' 'tmp_124' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 218 [1/1] (3.42ns)   --->   "%tmp_4_58 = mul nsw i32 %tmp_123, %tmp_124" [testTPU/sa.cpp:39]   --->   Operation 218 'mul' 'tmp_4_58' <Predicate = (!exitcond_flatten)> <Delay = 3.42> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 219 [1/1] (0.00ns)   --->   "%tmp_125 = call i32 @_ssdm_op_PartSelect.i32.i2048.i32.i32(i2048 %A_load, i32 1920, i32 1951)" [testTPU/sa.cpp:39]   --->   Operation 219 'partselect' 'tmp_125' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 220 [1/1] (0.00ns)   --->   "%tmp_126 = call i32 @_ssdm_op_PartSelect.i32.i2048.i32.i32(i2048 %B_load, i32 1920, i32 1951)" [testTPU/sa.cpp:39]   --->   Operation 220 'partselect' 'tmp_126' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 221 [1/1] (3.42ns)   --->   "%tmp_4_59 = mul nsw i32 %tmp_125, %tmp_126" [testTPU/sa.cpp:39]   --->   Operation 221 'mul' 'tmp_4_59' <Predicate = (!exitcond_flatten)> <Delay = 3.42> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 222 [1/1] (0.00ns)   --->   "%tmp_127 = call i32 @_ssdm_op_PartSelect.i32.i2048.i32.i32(i2048 %A_load, i32 1952, i32 1983)" [testTPU/sa.cpp:39]   --->   Operation 222 'partselect' 'tmp_127' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 223 [1/1] (0.00ns)   --->   "%tmp_128 = call i32 @_ssdm_op_PartSelect.i32.i2048.i32.i32(i2048 %B_load, i32 1952, i32 1983)" [testTPU/sa.cpp:39]   --->   Operation 223 'partselect' 'tmp_128' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 224 [1/1] (3.42ns)   --->   "%tmp_4_60 = mul nsw i32 %tmp_127, %tmp_128" [testTPU/sa.cpp:39]   --->   Operation 224 'mul' 'tmp_4_60' <Predicate = (!exitcond_flatten)> <Delay = 3.42> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 225 [1/1] (0.00ns)   --->   "%tmp_129 = call i32 @_ssdm_op_PartSelect.i32.i2048.i32.i32(i2048 %A_load, i32 1984, i32 2015)" [testTPU/sa.cpp:39]   --->   Operation 225 'partselect' 'tmp_129' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 226 [1/1] (0.00ns)   --->   "%tmp_130 = call i32 @_ssdm_op_PartSelect.i32.i2048.i32.i32(i2048 %B_load, i32 1984, i32 2015)" [testTPU/sa.cpp:39]   --->   Operation 226 'partselect' 'tmp_130' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 227 [1/1] (3.42ns)   --->   "%tmp_4_61 = mul nsw i32 %tmp_129, %tmp_130" [testTPU/sa.cpp:39]   --->   Operation 227 'mul' 'tmp_4_61' <Predicate = (!exitcond_flatten)> <Delay = 3.42> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 228 [1/1] (0.00ns)   --->   "%tmp_131 = call i32 @_ssdm_op_PartSelect.i32.i2048.i32.i32(i2048 %A_load, i32 2016, i32 2047)" [testTPU/sa.cpp:39]   --->   Operation 228 'partselect' 'tmp_131' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 229 [1/1] (0.00ns)   --->   "%tmp_132 = call i32 @_ssdm_op_PartSelect.i32.i2048.i32.i32(i2048 %B_load, i32 2016, i32 2047)" [testTPU/sa.cpp:39]   --->   Operation 229 'partselect' 'tmp_132' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 230 [1/1] (3.42ns)   --->   "%tmp_4_62 = mul nsw i32 %tmp_131, %tmp_132" [testTPU/sa.cpp:39]   --->   Operation 230 'mul' 'tmp_4_62' <Predicate = (!exitcond_flatten)> <Delay = 3.42> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 231 [1/1] (1.01ns)   --->   "%tmp1 = add i32 %tmp_4_60, %tmp_4_61" [testTPU/sa.cpp:39]   --->   Operation 231 'add' 'tmp1' <Predicate = (!exitcond_flatten)> <Delay = 1.01> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 232 [1/1] (1.01ns)   --->   "%tmp2 = add i32 %tmp_4_59, %tmp_4_58" [testTPU/sa.cpp:39]   --->   Operation 232 'add' 'tmp2' <Predicate = (!exitcond_flatten)> <Delay = 1.01> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 233 [1/1] (0.00ns)   --->   "%tmp_134 = trunc i32 %tmp1 to i31" [testTPU/sa.cpp:39]   --->   Operation 233 'trunc' 'tmp_134' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 234 [1/1] (0.00ns)   --->   "%tmp_135 = trunc i32 %tmp2 to i31" [testTPU/sa.cpp:39]   --->   Operation 234 'trunc' 'tmp_135' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 235 [1/1] (1.01ns)   --->   "%tmp65 = add i32 %tmp2, %tmp1" [testTPU/sa.cpp:39]   --->   Operation 235 'add' 'tmp65' <Predicate = (!exitcond_flatten)> <Delay = 1.01> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 236 [1/1] (1.01ns)   --->   "%tmp69 = add i32 %tmp_4_55, %tmp_4_54" [testTPU/sa.cpp:39]   --->   Operation 236 'add' 'tmp69' <Predicate = (!exitcond_flatten)> <Delay = 1.01> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 237 [1/1] (1.01ns)   --->   "%tmp70 = add i32 %tmp_4_57, %tmp_4_56" [testTPU/sa.cpp:39]   --->   Operation 237 'add' 'tmp70' <Predicate = (!exitcond_flatten)> <Delay = 1.01> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 238 [1/1] (0.00ns)   --->   "%tmp_136 = trunc i32 %tmp69 to i31" [testTPU/sa.cpp:39]   --->   Operation 238 'trunc' 'tmp_136' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 239 [1/1] (0.00ns)   --->   "%tmp_139 = trunc i32 %tmp70 to i31" [testTPU/sa.cpp:39]   --->   Operation 239 'trunc' 'tmp_139' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 240 [1/1] (1.01ns)   --->   "%tmp68 = add i32 %tmp70, %tmp69" [testTPU/sa.cpp:39]   --->   Operation 240 'add' 'tmp68' <Predicate = (!exitcond_flatten)> <Delay = 1.01> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 241 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp_137 = add i31 %tmp_136, %tmp_139" [testTPU/sa.cpp:39]   --->   Operation 241 'add' 'tmp_137' <Predicate = (!exitcond_flatten)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 242 [1/1] (1.00ns)   --->   "%tmp_138 = add i31 %tmp_134, %tmp_135" [testTPU/sa.cpp:39]   --->   Operation 242 'add' 'tmp_138' <Predicate = (!exitcond_flatten)> <Delay = 1.00> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 243 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp64 = add i32 %tmp68, %tmp65" [testTPU/sa.cpp:39]   --->   Operation 243 'add' 'tmp64' <Predicate = (!exitcond_flatten)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 244 [1/1] (1.01ns)   --->   "%tmp73 = add i32 %tmp_4_47, %tmp_4_46" [testTPU/sa.cpp:39]   --->   Operation 244 'add' 'tmp73' <Predicate = (!exitcond_flatten)> <Delay = 1.01> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 245 [1/1] (1.01ns)   --->   "%tmp74 = add i32 %tmp_4_49, %tmp_4_48" [testTPU/sa.cpp:39]   --->   Operation 245 'add' 'tmp74' <Predicate = (!exitcond_flatten)> <Delay = 1.01> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 246 [1/1] (0.00ns)   --->   "%tmp_140 = trunc i32 %tmp73 to i31" [testTPU/sa.cpp:39]   --->   Operation 246 'trunc' 'tmp_140' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 247 [1/1] (0.00ns)   --->   "%tmp_141 = trunc i32 %tmp74 to i31" [testTPU/sa.cpp:39]   --->   Operation 247 'trunc' 'tmp_141' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 248 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp72 = add i32 %tmp74, %tmp73" [testTPU/sa.cpp:39]   --->   Operation 248 'add' 'tmp72' <Predicate = (!exitcond_flatten)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 249 [1/1] (1.01ns)   --->   "%tmp76 = add i32 %tmp_4_51, %tmp_4_50" [testTPU/sa.cpp:39]   --->   Operation 249 'add' 'tmp76' <Predicate = (!exitcond_flatten)> <Delay = 1.01> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 250 [1/1] (1.01ns)   --->   "%tmp77 = add i32 %tmp_4_53, %tmp_4_52" [testTPU/sa.cpp:39]   --->   Operation 250 'add' 'tmp77' <Predicate = (!exitcond_flatten)> <Delay = 1.01> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 251 [1/1] (0.00ns)   --->   "%tmp_142 = trunc i32 %tmp76 to i31" [testTPU/sa.cpp:39]   --->   Operation 251 'trunc' 'tmp_142' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 252 [1/1] (0.00ns)   --->   "%tmp_147 = trunc i32 %tmp77 to i31" [testTPU/sa.cpp:39]   --->   Operation 252 'trunc' 'tmp_147' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 253 [1/1] (1.01ns)   --->   "%tmp75 = add i32 %tmp77, %tmp76" [testTPU/sa.cpp:39]   --->   Operation 253 'add' 'tmp75' <Predicate = (!exitcond_flatten)> <Delay = 1.01> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 254 [1/1] (1.00ns)   --->   "%tmp_143 = add i31 %tmp_142, %tmp_147" [testTPU/sa.cpp:39]   --->   Operation 254 'add' 'tmp_143' <Predicate = (!exitcond_flatten)> <Delay = 1.00> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 255 [1/1] (1.00ns)   --->   "%tmp_144 = add i31 %tmp_140, %tmp_141" [testTPU/sa.cpp:39]   --->   Operation 255 'add' 'tmp_144' <Predicate = (!exitcond_flatten)> <Delay = 1.00> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 256 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%tmp71 = add i32 %tmp75, %tmp72" [testTPU/sa.cpp:39]   --->   Operation 256 'add' 'tmp71' <Predicate = (!exitcond_flatten)> <Delay = 0.73> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 257 [1/1] (0.72ns) (root node of TernaryAdder)   --->   "%tmp_145 = add i31 %tmp_138, %tmp_137" [testTPU/sa.cpp:39]   --->   Operation 257 'add' 'tmp_145' <Predicate = (!exitcond_flatten)> <Delay = 0.72> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 258 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp_146 = add i31 %tmp_144, %tmp_143" [testTPU/sa.cpp:39]   --->   Operation 258 'add' 'tmp_146' <Predicate = (!exitcond_flatten)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 259 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%tmp63 = add i32 %tmp71, %tmp64" [testTPU/sa.cpp:39]   --->   Operation 259 'add' 'tmp63' <Predicate = (!exitcond_flatten)> <Delay = 0.73> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 260 [1/1] (1.01ns)   --->   "%tmp81 = add i32 %tmp_4_31, %tmp_4_30" [testTPU/sa.cpp:39]   --->   Operation 260 'add' 'tmp81' <Predicate = (!exitcond_flatten)> <Delay = 1.01> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 261 [1/1] (1.01ns)   --->   "%tmp82 = add i32 %tmp_4_33, %tmp_4_32" [testTPU/sa.cpp:39]   --->   Operation 261 'add' 'tmp82' <Predicate = (!exitcond_flatten)> <Delay = 1.01> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 262 [1/1] (0.00ns)   --->   "%tmp_148 = trunc i32 %tmp81 to i31" [testTPU/sa.cpp:39]   --->   Operation 262 'trunc' 'tmp_148' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 263 [1/1] (0.00ns)   --->   "%tmp_149 = trunc i32 %tmp82 to i31" [testTPU/sa.cpp:39]   --->   Operation 263 'trunc' 'tmp_149' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 264 [1/1] (1.01ns)   --->   "%tmp80 = add i32 %tmp82, %tmp81" [testTPU/sa.cpp:39]   --->   Operation 264 'add' 'tmp80' <Predicate = (!exitcond_flatten)> <Delay = 1.01> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 265 [1/1] (1.01ns)   --->   "%tmp84 = add i32 %tmp_4_35, %tmp_4_34" [testTPU/sa.cpp:39]   --->   Operation 265 'add' 'tmp84' <Predicate = (!exitcond_flatten)> <Delay = 1.01> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 266 [1/1] (1.01ns)   --->   "%tmp85 = add i32 %tmp_4_37, %tmp_4_36" [testTPU/sa.cpp:39]   --->   Operation 266 'add' 'tmp85' <Predicate = (!exitcond_flatten)> <Delay = 1.01> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 267 [1/1] (0.00ns)   --->   "%tmp_150 = trunc i32 %tmp84 to i31" [testTPU/sa.cpp:39]   --->   Operation 267 'trunc' 'tmp_150' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 268 [1/1] (0.00ns)   --->   "%tmp_153 = trunc i32 %tmp85 to i31" [testTPU/sa.cpp:39]   --->   Operation 268 'trunc' 'tmp_153' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 269 [1/1] (1.01ns)   --->   "%tmp83 = add i32 %tmp85, %tmp84" [testTPU/sa.cpp:39]   --->   Operation 269 'add' 'tmp83' <Predicate = (!exitcond_flatten)> <Delay = 1.01> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 270 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp_151 = add i31 %tmp_150, %tmp_153" [testTPU/sa.cpp:39]   --->   Operation 270 'add' 'tmp_151' <Predicate = (!exitcond_flatten)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 271 [1/1] (1.00ns)   --->   "%tmp_152 = add i31 %tmp_148, %tmp_149" [testTPU/sa.cpp:39]   --->   Operation 271 'add' 'tmp_152' <Predicate = (!exitcond_flatten)> <Delay = 1.00> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 272 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp79 = add i32 %tmp83, %tmp80" [testTPU/sa.cpp:39]   --->   Operation 272 'add' 'tmp79' <Predicate = (!exitcond_flatten)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 273 [1/1] (1.01ns)   --->   "%tmp88 = add i32 %tmp_4_39, %tmp_4_38" [testTPU/sa.cpp:39]   --->   Operation 273 'add' 'tmp88' <Predicate = (!exitcond_flatten)> <Delay = 1.01> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 274 [1/1] (1.01ns)   --->   "%tmp89 = add i32 %tmp_4_41, %tmp_4_40" [testTPU/sa.cpp:39]   --->   Operation 274 'add' 'tmp89' <Predicate = (!exitcond_flatten)> <Delay = 1.01> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 275 [1/1] (0.00ns)   --->   "%tmp_154 = trunc i32 %tmp88 to i31" [testTPU/sa.cpp:39]   --->   Operation 275 'trunc' 'tmp_154' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 276 [1/1] (0.00ns)   --->   "%tmp_155 = trunc i32 %tmp89 to i31" [testTPU/sa.cpp:39]   --->   Operation 276 'trunc' 'tmp_155' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 277 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp87 = add i32 %tmp89, %tmp88" [testTPU/sa.cpp:39]   --->   Operation 277 'add' 'tmp87' <Predicate = (!exitcond_flatten)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 278 [1/1] (1.01ns)   --->   "%tmp91 = add i32 %tmp_4_43, %tmp_4_42" [testTPU/sa.cpp:39]   --->   Operation 278 'add' 'tmp91' <Predicate = (!exitcond_flatten)> <Delay = 1.01> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 279 [1/1] (1.01ns)   --->   "%tmp92 = add i32 %tmp_4_45, %tmp_4_44" [testTPU/sa.cpp:39]   --->   Operation 279 'add' 'tmp92' <Predicate = (!exitcond_flatten)> <Delay = 1.01> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 280 [1/1] (0.00ns)   --->   "%tmp_156 = trunc i32 %tmp91 to i31" [testTPU/sa.cpp:39]   --->   Operation 280 'trunc' 'tmp_156' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 281 [1/1] (0.00ns)   --->   "%tmp_163 = trunc i32 %tmp92 to i31" [testTPU/sa.cpp:39]   --->   Operation 281 'trunc' 'tmp_163' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 282 [1/1] (1.01ns)   --->   "%tmp90 = add i32 %tmp92, %tmp91" [testTPU/sa.cpp:39]   --->   Operation 282 'add' 'tmp90' <Predicate = (!exitcond_flatten)> <Delay = 1.01> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 283 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp_157 = add i31 %tmp_156, %tmp_163" [testTPU/sa.cpp:39]   --->   Operation 283 'add' 'tmp_157' <Predicate = (!exitcond_flatten)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 284 [1/1] (1.00ns)   --->   "%tmp_158 = add i31 %tmp_154, %tmp_155" [testTPU/sa.cpp:39]   --->   Operation 284 'add' 'tmp_158' <Predicate = (!exitcond_flatten)> <Delay = 1.00> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 285 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%tmp86 = add i32 %tmp90, %tmp87" [testTPU/sa.cpp:39]   --->   Operation 285 'add' 'tmp86' <Predicate = (!exitcond_flatten)> <Delay = 0.73> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 286 [1/1] (0.72ns) (root node of TernaryAdder)   --->   "%tmp_159 = add i31 %tmp_152, %tmp_151" [testTPU/sa.cpp:39]   --->   Operation 286 'add' 'tmp_159' <Predicate = (!exitcond_flatten)> <Delay = 0.72> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 287 [1/1] (0.72ns) (root node of TernaryAdder)   --->   "%tmp_160 = add i31 %tmp_158, %tmp_157" [testTPU/sa.cpp:39]   --->   Operation 287 'add' 'tmp_160' <Predicate = (!exitcond_flatten)> <Delay = 0.72> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 288 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%tmp78 = add i32 %tmp86, %tmp79" [testTPU/sa.cpp:39]   --->   Operation 288 'add' 'tmp78' <Predicate = (!exitcond_flatten)> <Delay = 0.73> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 289 [1/1] (0.72ns) (root node of TernaryAdder)   --->   "%tmp_162 = add i31 %tmp_145, %tmp_146" [testTPU/sa.cpp:39]   --->   Operation 289 'add' 'tmp_162' <Predicate = (!exitcond_flatten)> <Delay = 0.72> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 290 [1/1] (1.01ns)   --->   "%tmp97 = add i32 %tmp_s, %tmp_4_2" [testTPU/sa.cpp:39]   --->   Operation 290 'add' 'tmp97' <Predicate = (!exitcond_flatten)> <Delay = 1.01> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 291 [1/1] (1.01ns)   --->   "%tmp98 = add i32 %tmp_4_1, %tmp_4_4" [testTPU/sa.cpp:39]   --->   Operation 291 'add' 'tmp98' <Predicate = (!exitcond_flatten)> <Delay = 1.01> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 292 [1/1] (0.00ns)   --->   "%tmp_164 = trunc i32 %tmp97 to i31" [testTPU/sa.cpp:39]   --->   Operation 292 'trunc' 'tmp_164' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 293 [1/1] (0.00ns)   --->   "%tmp_165 = trunc i32 %tmp98 to i31" [testTPU/sa.cpp:39]   --->   Operation 293 'trunc' 'tmp_165' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 294 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp96 = add i32 %tmp98, %tmp97" [testTPU/sa.cpp:39]   --->   Operation 294 'add' 'tmp96' <Predicate = (!exitcond_flatten)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 295 [1/1] (1.01ns)   --->   "%tmp100 = add i32 %tmp_4_3, %tmp_4_6" [testTPU/sa.cpp:39]   --->   Operation 295 'add' 'tmp100' <Predicate = (!exitcond_flatten)> <Delay = 1.01> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 296 [1/1] (1.01ns)   --->   "%tmp101 = add i32 %tmp_4_5, %tmp_4_8" [testTPU/sa.cpp:39]   --->   Operation 296 'add' 'tmp101' <Predicate = (!exitcond_flatten)> <Delay = 1.01> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 297 [1/1] (0.00ns)   --->   "%tmp_166 = trunc i32 %tmp100 to i31" [testTPU/sa.cpp:39]   --->   Operation 297 'trunc' 'tmp_166' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 298 [1/1] (0.00ns)   --->   "%tmp_169 = trunc i32 %tmp101 to i31" [testTPU/sa.cpp:39]   --->   Operation 298 'trunc' 'tmp_169' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 299 [1/1] (1.01ns)   --->   "%tmp99 = add i32 %tmp101, %tmp100" [testTPU/sa.cpp:39]   --->   Operation 299 'add' 'tmp99' <Predicate = (!exitcond_flatten)> <Delay = 1.01> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 300 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp_167 = add i31 %tmp_166, %tmp_169" [testTPU/sa.cpp:39]   --->   Operation 300 'add' 'tmp_167' <Predicate = (!exitcond_flatten)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 301 [1/1] (1.00ns)   --->   "%tmp_168 = add i31 %tmp_164, %tmp_165" [testTPU/sa.cpp:39]   --->   Operation 301 'add' 'tmp_168' <Predicate = (!exitcond_flatten)> <Delay = 1.00> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 302 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%tmp95 = add i32 %tmp99, %tmp96" [testTPU/sa.cpp:39]   --->   Operation 302 'add' 'tmp95' <Predicate = (!exitcond_flatten)> <Delay = 0.73> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 303 [1/1] (1.01ns)   --->   "%tmp104 = add i32 %tmp_4_7, %tmp_4_s" [testTPU/sa.cpp:39]   --->   Operation 303 'add' 'tmp104' <Predicate = (!exitcond_flatten)> <Delay = 1.01> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 304 [1/1] (1.01ns)   --->   "%tmp105 = add i32 %tmp_4_9, %tmp_4_11" [testTPU/sa.cpp:39]   --->   Operation 304 'add' 'tmp105' <Predicate = (!exitcond_flatten)> <Delay = 1.01> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 305 [1/1] (0.00ns)   --->   "%tmp_170 = trunc i32 %tmp104 to i31" [testTPU/sa.cpp:39]   --->   Operation 305 'trunc' 'tmp_170' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 306 [1/1] (0.00ns)   --->   "%tmp_171 = trunc i32 %tmp105 to i31" [testTPU/sa.cpp:39]   --->   Operation 306 'trunc' 'tmp_171' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 307 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp103 = add i32 %tmp105, %tmp104" [testTPU/sa.cpp:39]   --->   Operation 307 'add' 'tmp103' <Predicate = (!exitcond_flatten)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 308 [1/1] (1.01ns)   --->   "%tmp107 = add i32 %tmp_4_10, %tmp_4_13" [testTPU/sa.cpp:39]   --->   Operation 308 'add' 'tmp107' <Predicate = (!exitcond_flatten)> <Delay = 1.01> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 309 [1/1] (1.01ns)   --->   "%tmp108 = add i32 %tmp_4_12, %tmp_4_15" [testTPU/sa.cpp:39]   --->   Operation 309 'add' 'tmp108' <Predicate = (!exitcond_flatten)> <Delay = 1.01> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 310 [1/1] (0.00ns)   --->   "%tmp_172 = trunc i32 %tmp107 to i31" [testTPU/sa.cpp:39]   --->   Operation 310 'trunc' 'tmp_172' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 311 [1/1] (0.00ns)   --->   "%tmp_177 = trunc i32 %tmp108 to i31" [testTPU/sa.cpp:39]   --->   Operation 311 'trunc' 'tmp_177' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 312 [1/1] (1.01ns)   --->   "%tmp106 = add i32 %tmp108, %tmp107" [testTPU/sa.cpp:39]   --->   Operation 312 'add' 'tmp106' <Predicate = (!exitcond_flatten)> <Delay = 1.01> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 313 [1/1] (1.00ns)   --->   "%tmp_173 = add i31 %tmp_172, %tmp_177" [testTPU/sa.cpp:39]   --->   Operation 313 'add' 'tmp_173' <Predicate = (!exitcond_flatten)> <Delay = 1.00> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 314 [1/1] (1.00ns)   --->   "%tmp_174 = add i31 %tmp_170, %tmp_171" [testTPU/sa.cpp:39]   --->   Operation 314 'add' 'tmp_174' <Predicate = (!exitcond_flatten)> <Delay = 1.00> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 315 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%tmp102 = add i32 %tmp106, %tmp103" [testTPU/sa.cpp:39]   --->   Operation 315 'add' 'tmp102' <Predicate = (!exitcond_flatten)> <Delay = 0.73> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 316 [1/1] (0.72ns) (root node of TernaryAdder)   --->   "%tmp_175 = add i31 %tmp_168, %tmp_167" [testTPU/sa.cpp:39]   --->   Operation 316 'add' 'tmp_175' <Predicate = (!exitcond_flatten)> <Delay = 0.72> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 317 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp_176 = add i31 %tmp_174, %tmp_173" [testTPU/sa.cpp:39]   --->   Operation 317 'add' 'tmp_176' <Predicate = (!exitcond_flatten)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 318 [1/1] (1.01ns)   --->   "%tmp112 = add i32 %tmp_4_14, %tmp_4_17" [testTPU/sa.cpp:39]   --->   Operation 318 'add' 'tmp112' <Predicate = (!exitcond_flatten)> <Delay = 1.01> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 319 [1/1] (1.01ns)   --->   "%tmp113 = add i32 %tmp_4_16, %tmp_4_19" [testTPU/sa.cpp:39]   --->   Operation 319 'add' 'tmp113' <Predicate = (!exitcond_flatten)> <Delay = 1.01> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 320 [1/1] (0.00ns)   --->   "%tmp_178 = trunc i32 %tmp112 to i31" [testTPU/sa.cpp:39]   --->   Operation 320 'trunc' 'tmp_178' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 321 [1/1] (0.00ns)   --->   "%tmp_179 = trunc i32 %tmp113 to i31" [testTPU/sa.cpp:39]   --->   Operation 321 'trunc' 'tmp_179' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 322 [1/1] (1.01ns)   --->   "%tmp111 = add i32 %tmp113, %tmp112" [testTPU/sa.cpp:39]   --->   Operation 322 'add' 'tmp111' <Predicate = (!exitcond_flatten)> <Delay = 1.01> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 323 [1/1] (1.01ns)   --->   "%tmp115 = add i32 %tmp_4_18, %tmp_4_21" [testTPU/sa.cpp:39]   --->   Operation 323 'add' 'tmp115' <Predicate = (!exitcond_flatten)> <Delay = 1.01> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 324 [1/1] (1.01ns)   --->   "%tmp116 = add i32 %tmp_4_20, %tmp_4_23" [testTPU/sa.cpp:39]   --->   Operation 324 'add' 'tmp116' <Predicate = (!exitcond_flatten)> <Delay = 1.01> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 325 [1/1] (0.00ns)   --->   "%tmp_180 = trunc i32 %tmp115 to i31" [testTPU/sa.cpp:39]   --->   Operation 325 'trunc' 'tmp_180' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 326 [1/1] (0.00ns)   --->   "%tmp_183 = trunc i32 %tmp116 to i31" [testTPU/sa.cpp:39]   --->   Operation 326 'trunc' 'tmp_183' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 327 [1/1] (1.01ns)   --->   "%tmp114 = add i32 %tmp116, %tmp115" [testTPU/sa.cpp:39]   --->   Operation 327 'add' 'tmp114' <Predicate = (!exitcond_flatten)> <Delay = 1.01> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 328 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp_181 = add i31 %tmp_180, %tmp_183" [testTPU/sa.cpp:39]   --->   Operation 328 'add' 'tmp_181' <Predicate = (!exitcond_flatten)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 329 [1/1] (1.00ns)   --->   "%tmp_182 = add i31 %tmp_178, %tmp_179" [testTPU/sa.cpp:39]   --->   Operation 329 'add' 'tmp_182' <Predicate = (!exitcond_flatten)> <Delay = 1.00> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 330 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp110 = add i32 %tmp114, %tmp111" [testTPU/sa.cpp:39]   --->   Operation 330 'add' 'tmp110' <Predicate = (!exitcond_flatten)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 331 [1/1] (1.01ns)   --->   "%tmp119 = add i32 %tmp_4_22, %tmp_4_25" [testTPU/sa.cpp:39]   --->   Operation 331 'add' 'tmp119' <Predicate = (!exitcond_flatten)> <Delay = 1.01> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 332 [1/1] (1.01ns)   --->   "%tmp120 = add i32 %tmp_4_24, %tmp_4_27" [testTPU/sa.cpp:39]   --->   Operation 332 'add' 'tmp120' <Predicate = (!exitcond_flatten)> <Delay = 1.01> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 333 [1/1] (0.00ns)   --->   "%tmp_184 = trunc i32 %tmp119 to i31" [testTPU/sa.cpp:39]   --->   Operation 333 'trunc' 'tmp_184' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 334 [1/1] (0.00ns)   --->   "%tmp_185 = trunc i32 %tmp120 to i31" [testTPU/sa.cpp:39]   --->   Operation 334 'trunc' 'tmp_185' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 335 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp118 = add i32 %tmp120, %tmp119" [testTPU/sa.cpp:39]   --->   Operation 335 'add' 'tmp118' <Predicate = (!exitcond_flatten)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 336 [1/1] (1.01ns)   --->   "%tmp122 = add i32 %tmp_4_26, %tmp_4_29" [testTPU/sa.cpp:39]   --->   Operation 336 'add' 'tmp122' <Predicate = (!exitcond_flatten)> <Delay = 1.01> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 337 [1/1] (1.01ns)   --->   "%tmp123 = add i32 %tmp_4_28, %tmp_4_62" [testTPU/sa.cpp:39]   --->   Operation 337 'add' 'tmp123' <Predicate = (!exitcond_flatten)> <Delay = 1.01> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 338 [1/1] (0.00ns)   --->   "%tmp_186 = trunc i32 %tmp122 to i31" [testTPU/sa.cpp:39]   --->   Operation 338 'trunc' 'tmp_186' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 339 [1/1] (0.00ns)   --->   "%tmp_195 = trunc i32 %tmp123 to i31" [testTPU/sa.cpp:39]   --->   Operation 339 'trunc' 'tmp_195' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 340 [1/1] (1.01ns)   --->   "%tmp121 = add i32 %tmp123, %tmp122" [testTPU/sa.cpp:39]   --->   Operation 340 'add' 'tmp121' <Predicate = (!exitcond_flatten)> <Delay = 1.01> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 341 [1/1] (1.00ns)   --->   "%tmp_187 = add i31 %tmp_186, %tmp_195" [testTPU/sa.cpp:39]   --->   Operation 341 'add' 'tmp_187' <Predicate = (!exitcond_flatten)> <Delay = 1.00> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 342 [1/1] (1.00ns)   --->   "%tmp_188 = add i31 %tmp_184, %tmp_185" [testTPU/sa.cpp:39]   --->   Operation 342 'add' 'tmp_188' <Predicate = (!exitcond_flatten)> <Delay = 1.00> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 343 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%tmp117 = add i32 %tmp121, %tmp118" [testTPU/sa.cpp:39]   --->   Operation 343 'add' 'tmp117' <Predicate = (!exitcond_flatten)> <Delay = 0.73> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 344 [1/1] (0.72ns) (root node of TernaryAdder)   --->   "%tmp_189 = add i31 %tmp_182, %tmp_181" [testTPU/sa.cpp:39]   --->   Operation 344 'add' 'tmp_189' <Predicate = (!exitcond_flatten)> <Delay = 0.72> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 345 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp_190 = add i31 %tmp_188, %tmp_187" [testTPU/sa.cpp:39]   --->   Operation 345 'add' 'tmp_190' <Predicate = (!exitcond_flatten)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 346 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%tmp109 = add i32 %tmp117, %tmp110" [testTPU/sa.cpp:39]   --->   Operation 346 'add' 'tmp109' <Predicate = (!exitcond_flatten)> <Delay = 0.73> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 347 [1/1] (0.72ns) (root node of TernaryAdder)   --->   "%tmp_191 = add i31 %tmp_189, %tmp_190" [testTPU/sa.cpp:39]   --->   Operation 347 'add' 'tmp_191' <Predicate = (!exitcond_flatten)> <Delay = 0.72> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 348 [1/1] (0.72ns) (root node of TernaryAdder)   --->   "%tmp_192 = add i31 %tmp_175, %tmp_176" [testTPU/sa.cpp:39]   --->   Operation 348 'add' 'tmp_192' <Predicate = (!exitcond_flatten)> <Delay = 0.72> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 4 <SV = 3> <Delay = 4.76>
ST_4 : Operation 349 [1/1] (0.00ns)   --->   "%tmp_1 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str4) nounwind" [testTPU/sa.cpp:35]   --->   Operation 349 'specregionbegin' 'tmp_1' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_4 : Operation 350 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [testTPU/sa.cpp:36]   --->   Operation 350 'specpipeline' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_4 : Operation 351 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp_161 = add i31 %tmp_159, %tmp_160" [testTPU/sa.cpp:39]   --->   Operation 351 'add' 'tmp_161' <Predicate = (!exitcond_flatten)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 352 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp62 = add i32 %tmp78, %tmp63" [testTPU/sa.cpp:39]   --->   Operation 352 'add' 'tmp62' <Predicate = (!exitcond_flatten)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 353 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp94 = add i32 %tmp102, %tmp95" [testTPU/sa.cpp:39]   --->   Operation 353 'add' 'tmp94' <Predicate = (!exitcond_flatten)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 354 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%tmp93 = add i32 %tmp109, %tmp94" [testTPU/sa.cpp:39]   --->   Operation 354 'add' 'tmp93' <Predicate = (!exitcond_flatten)> <Delay = 0.73> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 355 [1/1] (0.72ns) (root node of TernaryAdder)   --->   "%tmp_193 = add i31 %tmp_162, %tmp_161" [testTPU/sa.cpp:39]   --->   Operation 355 'add' 'tmp_193' <Predicate = (!exitcond_flatten)> <Delay = 0.72> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 356 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp_194 = add i31 %tmp_192, %tmp_191" [testTPU/sa.cpp:39]   --->   Operation 356 'add' 'tmp_194' <Predicate = (!exitcond_flatten)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 357 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%temp_1_s = add nsw i32 %tmp93, %tmp62" [testTPU/sa.cpp:39]   --->   Operation 357 'add' 'temp_1_s' <Predicate = (!exitcond_flatten)> <Delay = 0.73> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 358 [1/1] (0.72ns) (root node of TernaryAdder)   --->   "%temp_1_62_cast = add i31 %tmp_193, %tmp_194" [testTPU/sa.cpp:41]   --->   Operation 358 'add' 'temp_1_62_cast' <Predicate = (!exitcond_flatten)> <Delay = 0.72> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 359 [1/1] (0.65ns)   --->   "br i1 %relu_read, label %1, label %2" [testTPU/sa.cpp:41]   --->   Operation 359 'br' <Predicate = (!exitcond_flatten)> <Delay = 0.65>
ST_4 : Operation 360 [1/1] (0.99ns)   --->   "%tmp_7 = icmp sgt i32 %temp_1_s, 0" [testTPU/sa.cpp:42]   --->   Operation 360 'icmp' 'tmp_7' <Predicate = (!exitcond_flatten & relu_read)> <Delay = 0.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 361 [1/1] (0.41ns)   --->   "%tmp_8 = select i1 %tmp_7, i31 %temp_1_62_cast, i31 0" [testTPU/sa.cpp:42]   --->   Operation 361 'select' 'tmp_8' <Predicate = (!exitcond_flatten & relu_read)> <Delay = 0.41> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 362 [1/1] (0.00ns)   --->   "%tmp_8_cast = zext i31 %tmp_8 to i32" [testTPU/sa.cpp:42]   --->   Operation 362 'zext' 'tmp_8_cast' <Predicate = (!exitcond_flatten & relu_read)> <Delay = 0.00>
ST_4 : Operation 363 [1/1] (0.65ns)   --->   "br label %2" [testTPU/sa.cpp:42]   --->   Operation 363 'br' <Predicate = (!exitcond_flatten & relu_read)> <Delay = 0.65>
ST_4 : Operation 364 [1/1] (0.00ns)   --->   "%storemerge = phi i32 [ %tmp_8_cast, %1 ], [ %temp_1_s, %.preheader.preheader ]" [testTPU/sa.cpp:42]   --->   Operation 364 'phi' 'storemerge' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_4 : Operation 365 [1/1] (1.23ns)   --->   "store i32 %storemerge, i32* %C_addr, align 4" [testTPU/sa.cpp:42]   --->   Operation 365 'store' <Predicate = (!exitcond_flatten)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_4 : Operation 366 [1/1] (0.00ns)   --->   "%empty_4 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str4, i32 %tmp_1) nounwind" [testTPU/sa.cpp:45]   --->   Operation 366 'specregionend' 'empty_4' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_4 : Operation 367 [1/1] (0.00ns)   --->   "br label %.preheader" [testTPU/sa.cpp:35]   --->   Operation 367 'br' <Predicate = (!exitcond_flatten)> <Delay = 0.00>

State 5 <SV = 2> <Delay = 0.00>
ST_5 : Operation 368 [1/1] (0.00ns)   --->   "ret void" [testTPU/sa.cpp:47]   --->   Operation 368 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 0.656ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('indvar_flatten') with incoming values : ('indvar_flatten_next') [13]  (0.656 ns)

 <State 2>: 2.41ns
The critical path consists of the following:
	'phi' operation ('j') with incoming values : ('j', testTPU/sa.cpp:35) [15]  (0 ns)
	'icmp' operation ('exitcond', testTPU/sa.cpp:35) [22]  (0.817 ns)
	'select' operation ('tmp_mid2_v', testTPU/sa.cpp:39) [24]  (0.36 ns)
	'getelementptr' operation ('A_addr', testTPU/sa.cpp:39) [35]  (0 ns)
	'load' operation ('A_load', testTPU/sa.cpp:39) on array 'A' [36]  (1.24 ns)

 <State 3>: 8.15ns
The critical path consists of the following:
	'load' operation ('A_load', testTPU/sa.cpp:39) on array 'A' [36]  (1.24 ns)
	'mul' operation ('tmp_4_51', testTPU/sa.cpp:39) [197]  (3.42 ns)
	'add' operation ('tmp76', testTPU/sa.cpp:39) [249]  (1.02 ns)
	'add' operation ('tmp75', testTPU/sa.cpp:39) [253]  (1.02 ns)
	'add' operation ('tmp71', testTPU/sa.cpp:39) [256]  (0.731 ns)
	'add' operation ('tmp63', testTPU/sa.cpp:39) [259]  (0.731 ns)

 <State 4>: 4.76ns
The critical path consists of the following:
	'add' operation ('tmp94', testTPU/sa.cpp:39) [320]  (0 ns)
	'add' operation ('tmp93', testTPU/sa.cpp:39) [352]  (0.731 ns)
	'add' operation ('temp_1_s', testTPU/sa.cpp:39) [355]  (0.731 ns)
	'icmp' operation ('tmp_7', testTPU/sa.cpp:42) [359]  (0.991 ns)
	'select' operation ('tmp_8', testTPU/sa.cpp:42) [360]  (0.418 ns)
	multiplexor before 'phi' operation ('storemerge', testTPU/sa.cpp:42) with incoming values : ('temp_1_s', testTPU/sa.cpp:39) ('tmp_8_cast', testTPU/sa.cpp:42) [364]  (0.656 ns)
	'phi' operation ('storemerge', testTPU/sa.cpp:42) with incoming values : ('temp_1_s', testTPU/sa.cpp:39) ('tmp_8_cast', testTPU/sa.cpp:42) [364]  (0 ns)
	'store' operation (testTPU/sa.cpp:42) of variable 'storemerge', testTPU/sa.cpp:42 on array 'C' [365]  (1.24 ns)

 <State 5>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
