Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.1 (lin64) Build 3247384 Thu Jun 10 19:36:07 MDT 2021
| Date         : Thu Apr 27 18:49:48 2023
| Host         : ece29 running 64-bit Ubuntu 20.04.2 LTS
| Command      : report_timing_summary -max_paths 10 -file bowling_game_wrapper_timing_summary_routed.rpt -pb bowling_game_wrapper_timing_summary_routed.pb -rpx bowling_game_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : bowling_game_wrapper
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                    Violations  
---------  ----------------  -----------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell    65          
TIMING-18  Warning           Missing input or output delay  22          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (65)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (186)
5. checking no_input_delay (1)
6. checking no_output_delay (8)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (65)
-------------------------
 There are 65 register/latch pins with no clock driven by root clock pin: bowling_game_i/clock_div_60hz_0/U0/inter_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (186)
--------------------------------------------------
 There are 186 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (8)
-------------------------------
 There are 8 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.686        0.000                      0                 1462        0.118        0.000                      0                 1462        3.500        0.000                       0                   331  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)         Period(ns)      Frequency(MHz)
-----        ------------         ----------      --------------
sys_clk_pin  {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         1.686        0.000                      0                 1462        0.118        0.000                      0                 1462        3.500        0.000                       0                   331  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        1.686ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.118ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.686ns  (required time - arrival time)
  Source:                 bowling_game_i/framebuffer_0/U0/framebuffer_memory_reg_2_2/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bowling_game_i/pixel_pusher_0/U0/R_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.171ns  (logic 3.569ns (57.833%)  route 2.602ns (42.167%))
  Logic Levels:           3  (LUT3=1 LUT6=1 RAMB36E1=1)
  Clock Path Skew:        -0.225ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.879ns = ( 12.879 - 8.000 ) 
    Source Clock Delay      (SCD):    5.395ns
    Clock Pessimism Removal (CPR):    0.291ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=330, routed)         1.726     5.395    bowling_game_i/framebuffer_0/U0/clk1
    RAMB36_X0Y1          RAMB36E1                                     r  bowling_game_i/framebuffer_0/U0/framebuffer_memory_reg_2_2/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y1          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872     8.267 r  bowling_game_i/framebuffer_0/U0/framebuffer_memory_reg_2_2/CASCADEOUTB
                         net (fo=1, routed)           0.065     8.332    bowling_game_i/framebuffer_0/U0/framebuffer_memory_reg_2_2_n_1
    RAMB36_X0Y2          RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425     8.757 r  bowling_game_i/framebuffer_0/U0/framebuffer_memory_reg_3_2/DOBDO[0]
                         net (fo=1, routed)           1.827    10.584    bowling_game_i/framebuffer_0/U0/framebuffer_memory_reg_3_2_n_67
    SLICE_X28Y25         LUT6 (Prop_lut6_I3_O)        0.124    10.708 r  bowling_game_i/framebuffer_0/U0/dout2[2]_INST_0/O
                         net (fo=1, routed)           0.710    11.418    bowling_game_i/pixel_pusher_0/U0/pixel[2]
    SLICE_X28Y26         LUT3 (Prop_lut3_I2_O)        0.148    11.566 r  bowling_game_i/pixel_pusher_0/U0/R[4]_i_1/O
                         net (fo=1, routed)           0.000    11.566    bowling_game_i/pixel_pusher_0/U0/R[4]_i_1_n_0
    SLICE_X28Y26         FDRE                                         r  bowling_game_i/pixel_pusher_0/U0/R_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=330, routed)         1.487    12.879    bowling_game_i/pixel_pusher_0/U0/clk
    SLICE_X28Y26         FDRE                                         r  bowling_game_i/pixel_pusher_0/U0/R_reg[4]/C
                         clock pessimism              0.291    13.170    
                         clock uncertainty           -0.035    13.134    
    SLICE_X28Y26         FDRE (Setup_fdre_C_D)        0.118    13.252    bowling_game_i/pixel_pusher_0/U0/R_reg[4]
  -------------------------------------------------------------------
                         required time                         13.252    
                         arrival time                         -11.566    
  -------------------------------------------------------------------
                         slack                                  1.686    

Slack (MET) :             1.822ns  (required time - arrival time)
  Source:                 bowling_game_i/framebuffer_0/U0/framebuffer_memory_reg_6_1/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bowling_game_i/pixel_pusher_0/U0/G_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.004ns  (logic 3.545ns (59.048%)  route 2.459ns (40.952%))
  Logic Levels:           3  (LUT3=1 LUT6=1 RAMB36E1=1)
  Clock Path Skew:        -0.220ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.879ns = ( 12.879 - 8.000 ) 
    Source Clock Delay      (SCD):    5.390ns
    Clock Pessimism Removal (CPR):    0.291ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=330, routed)         1.721     5.390    bowling_game_i/framebuffer_0/U0/clk1
    RAMB36_X0Y7          RAMB36E1                                     r  bowling_game_i/framebuffer_0/U0/framebuffer_memory_reg_6_1/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y7          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872     8.262 r  bowling_game_i/framebuffer_0/U0/framebuffer_memory_reg_6_1/CASCADEOUTB
                         net (fo=1, routed)           0.065     8.327    bowling_game_i/framebuffer_0/U0/framebuffer_memory_reg_6_1_n_1
    RAMB36_X0Y8          RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425     8.752 r  bowling_game_i/framebuffer_0/U0/framebuffer_memory_reg_7_1/DOBDO[0]
                         net (fo=1, routed)           2.090    10.842    bowling_game_i/framebuffer_0/U0/framebuffer_memory_reg_7_1_n_67
    SLICE_X28Y25         LUT6 (Prop_lut6_I0_O)        0.124    10.966 r  bowling_game_i/framebuffer_0/U0/dout2[1]_INST_0/O
                         net (fo=1, routed)           0.303    11.269    bowling_game_i/pixel_pusher_0/U0/pixel[1]
    SLICE_X28Y26         LUT3 (Prop_lut3_I2_O)        0.124    11.393 r  bowling_game_i/pixel_pusher_0/U0/G[5]_i_1/O
                         net (fo=1, routed)           0.000    11.393    bowling_game_i/pixel_pusher_0/U0/G[5]_i_1_n_0
    SLICE_X28Y26         FDRE                                         r  bowling_game_i/pixel_pusher_0/U0/G_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=330, routed)         1.487    12.879    bowling_game_i/pixel_pusher_0/U0/clk
    SLICE_X28Y26         FDRE                                         r  bowling_game_i/pixel_pusher_0/U0/G_reg[5]/C
                         clock pessimism              0.291    13.170    
                         clock uncertainty           -0.035    13.134    
    SLICE_X28Y26         FDRE (Setup_fdre_C_D)        0.081    13.215    bowling_game_i/pixel_pusher_0/U0/G_reg[5]
  -------------------------------------------------------------------
                         required time                         13.215    
                         arrival time                         -11.393    
  -------------------------------------------------------------------
                         slack                                  1.822    

Slack (MET) :             1.836ns  (required time - arrival time)
  Source:                 bowling_game_i/controller_0/U0/fb_addr_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bowling_game_i/framebuffer_0/U0/framebuffer_memory_reg_6_1/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.379ns  (logic 0.602ns (11.192%)  route 4.777ns (88.808%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.941ns = ( 12.941 - 8.000 ) 
    Source Clock Delay      (SCD):    5.334ns
    Clock Pessimism Removal (CPR):    0.291ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=330, routed)         1.666     5.334    bowling_game_i/controller_0/U0/clk
    SLICE_X31Y18         FDRE                                         r  bowling_game_i/controller_0/U0/fb_addr_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y18         FDRE (Prop_fdre_C_Q)         0.456     5.790 f  bowling_game_i/controller_0/U0/fb_addr_reg[15]/Q
                         net (fo=48, routed)          4.278    10.068    bowling_game_i/framebuffer_0/U0/addr1[15]
    SLICE_X6Y35          LUT3 (Prop_lut3_I2_O)        0.146    10.214 r  bowling_game_i/framebuffer_0/U0/framebuffer_memory_reg_6_1_ENARDEN_cooolgate_en_gate_43_LOPT_REMAP/O
                         net (fo=1, routed)           0.499    10.713    bowling_game_i/framebuffer_0/U0/framebuffer_memory_reg_6_1_ENARDEN_cooolgate_en_sig_24
    RAMB36_X0Y7          RAMB36E1                                     r  bowling_game_i/framebuffer_0/U0/framebuffer_memory_reg_6_1/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=330, routed)         1.549    12.941    bowling_game_i/framebuffer_0/U0/clk1
    RAMB36_X0Y7          RAMB36E1                                     r  bowling_game_i/framebuffer_0/U0/framebuffer_memory_reg_6_1/CLKARDCLK
                         clock pessimism              0.291    13.231    
                         clock uncertainty           -0.035    13.196    
    RAMB36_X0Y7          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.647    12.549    bowling_game_i/framebuffer_0/U0/framebuffer_memory_reg_6_1
  -------------------------------------------------------------------
                         required time                         12.549    
                         arrival time                         -10.713    
  -------------------------------------------------------------------
                         slack                                  1.836    

Slack (MET) :             1.976ns  (required time - arrival time)
  Source:                 bowling_game_i/controller_0/U0/fb_addr_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bowling_game_i/framebuffer_0/U0/framebuffer_memory_reg_7_1/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.222ns  (logic 0.606ns (11.605%)  route 4.616ns (88.395%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.944ns = ( 12.944 - 8.000 ) 
    Source Clock Delay      (SCD):    5.334ns
    Clock Pessimism Removal (CPR):    0.291ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=330, routed)         1.666     5.334    bowling_game_i/controller_0/U0/clk
    SLICE_X31Y18         FDRE                                         r  bowling_game_i/controller_0/U0/fb_addr_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y18         FDRE (Prop_fdre_C_Q)         0.456     5.790 r  bowling_game_i/controller_0/U0/fb_addr_reg[15]/Q
                         net (fo=48, routed)          3.876     9.667    bowling_game_i/framebuffer_0/U0/addr1[15]
    SLICE_X6Y35          LUT3 (Prop_lut3_I2_O)        0.150     9.817 r  bowling_game_i/framebuffer_0/U0/framebuffer_memory_reg_7_1_ENARDEN_cooolgate_en_gate_65_LOPT_REMAP/O
                         net (fo=1, routed)           0.739    10.556    bowling_game_i/framebuffer_0/U0/framebuffer_memory_reg_7_1_ENARDEN_cooolgate_en_sig_35
    RAMB36_X0Y8          RAMB36E1                                     r  bowling_game_i/framebuffer_0/U0/framebuffer_memory_reg_7_1/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=330, routed)         1.552    12.944    bowling_game_i/framebuffer_0/U0/clk1
    RAMB36_X0Y8          RAMB36E1                                     r  bowling_game_i/framebuffer_0/U0/framebuffer_memory_reg_7_1/CLKARDCLK
                         clock pessimism              0.291    13.234    
                         clock uncertainty           -0.035    13.199    
    RAMB36_X0Y8          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.667    12.532    bowling_game_i/framebuffer_0/U0/framebuffer_memory_reg_7_1
  -------------------------------------------------------------------
                         required time                         12.532    
                         arrival time                         -10.556    
  -------------------------------------------------------------------
                         slack                                  1.976    

Slack (MET) :             2.052ns  (required time - arrival time)
  Source:                 bowling_game_i/framebuffer_0/U0/framebuffer_memory_reg_0_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bowling_game_i/pixel_pusher_0/U0/B_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.772ns  (logic 3.545ns (61.416%)  route 2.227ns (38.584%))
  Logic Levels:           3  (LUT3=1 LUT6=1 RAMB36E1=1)
  Clock Path Skew:        -0.217ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.879ns = ( 12.879 - 8.000 ) 
    Source Clock Delay      (SCD):    5.387ns
    Clock Pessimism Removal (CPR):    0.291ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=330, routed)         1.718     5.387    bowling_game_i/framebuffer_0/U0/clk1
    RAMB36_X0Y3          RAMB36E1                                     r  bowling_game_i/framebuffer_0/U0/framebuffer_memory_reg_0_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y3          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872     8.259 r  bowling_game_i/framebuffer_0/U0/framebuffer_memory_reg_0_0/CASCADEOUTB
                         net (fo=1, routed)           0.065     8.324    bowling_game_i/framebuffer_0/U0/framebuffer_memory_reg_0_0_n_1
    RAMB36_X0Y4          RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425     8.749 r  bowling_game_i/framebuffer_0/U0/framebuffer_memory_reg_1_0/DOBDO[0]
                         net (fo=1, routed)           1.747    10.496    bowling_game_i/framebuffer_0/U0/framebuffer_memory_reg_1_0_n_67
    SLICE_X28Y25         LUT6 (Prop_lut6_I5_O)        0.124    10.620 r  bowling_game_i/framebuffer_0/U0/dout2[0]_INST_0/O
                         net (fo=1, routed)           0.415    11.035    bowling_game_i/pixel_pusher_0/U0/pixel[0]
    SLICE_X28Y26         LUT3 (Prop_lut3_I2_O)        0.124    11.159 r  bowling_game_i/pixel_pusher_0/U0/B[4]_i_1/O
                         net (fo=1, routed)           0.000    11.159    bowling_game_i/pixel_pusher_0/U0/B[4]_i_1_n_0
    SLICE_X28Y26         FDRE                                         r  bowling_game_i/pixel_pusher_0/U0/B_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=330, routed)         1.487    12.879    bowling_game_i/pixel_pusher_0/U0/clk
    SLICE_X28Y26         FDRE                                         r  bowling_game_i/pixel_pusher_0/U0/B_reg[4]/C
                         clock pessimism              0.291    13.170    
                         clock uncertainty           -0.035    13.134    
    SLICE_X28Y26         FDRE (Setup_fdre_C_D)        0.077    13.211    bowling_game_i/pixel_pusher_0/U0/B_reg[4]
  -------------------------------------------------------------------
                         required time                         13.211    
                         arrival time                         -11.159    
  -------------------------------------------------------------------
                         slack                                  2.052    

Slack (MET) :             2.101ns  (required time - arrival time)
  Source:                 bowling_game_i/controller_0/U0/fb_addr_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bowling_game_i/framebuffer_0/U0/framebuffer_memory_reg_6_2/WEA[0]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.319ns  (logic 0.580ns (10.904%)  route 4.739ns (89.096%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.931ns = ( 12.931 - 8.000 ) 
    Source Clock Delay      (SCD):    5.334ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=330, routed)         1.666     5.334    bowling_game_i/controller_0/U0/clk
    SLICE_X31Y18         FDRE                                         r  bowling_game_i/controller_0/U0/fb_addr_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y18         FDRE (Prop_fdre_C_Q)         0.456     5.790 r  bowling_game_i/controller_0/U0/fb_addr_reg[16]/Q
                         net (fo=36, routed)          2.842     8.632    bowling_game_i/framebuffer_0/U0/addr1[16]
    SLICE_X6Y35          LUT2 (Prop_lut2_I0_O)        0.124     8.756 r  bowling_game_i/framebuffer_0/U0/framebuffer_memory_reg_6_1_i_1/O
                         net (fo=2, routed)           1.897    10.653    bowling_game_i/framebuffer_0/U0/framebuffer_memory_reg_6_1_i_1_n_0
    RAMB36_X2Y6          RAMB36E1                                     r  bowling_game_i/framebuffer_0/U0/framebuffer_memory_reg_6_2/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=330, routed)         1.539    12.931    bowling_game_i/framebuffer_0/U0/clk1
    RAMB36_X2Y6          RAMB36E1                                     r  bowling_game_i/framebuffer_0/U0/framebuffer_memory_reg_6_2/CLKARDCLK
                         clock pessimism              0.391    13.322    
                         clock uncertainty           -0.035    13.286    
    RAMB36_X2Y6          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_WEA[0])
                                                     -0.532    12.754    bowling_game_i/framebuffer_0/U0/framebuffer_memory_reg_6_2
  -------------------------------------------------------------------
                         required time                         12.754    
                         arrival time                         -10.653    
  -------------------------------------------------------------------
                         slack                                  2.101    

Slack (MET) :             2.634ns  (required time - arrival time)
  Source:                 bowling_game_i/controller_0/U0/fb_addr_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bowling_game_i/framebuffer_0/U0/framebuffer_memory_reg_7_0/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.576ns  (logic 0.572ns (12.499%)  route 4.004ns (87.501%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.937ns = ( 12.937 - 8.000 ) 
    Source Clock Delay      (SCD):    5.334ns
    Clock Pessimism Removal (CPR):    0.291ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=330, routed)         1.666     5.334    bowling_game_i/controller_0/U0/clk
    SLICE_X31Y18         FDRE                                         r  bowling_game_i/controller_0/U0/fb_addr_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y18         FDRE (Prop_fdre_C_Q)         0.456     5.790 r  bowling_game_i/controller_0/U0/fb_addr_reg[15]/Q
                         net (fo=48, routed)          3.127     8.918    bowling_game_i/framebuffer_0/U0/addr1[15]
    SLICE_X6Y27          LUT3 (Prop_lut3_I2_O)        0.116     9.034 r  bowling_game_i/framebuffer_0/U0/framebuffer_memory_reg_7_0_ENARDEN_cooolgate_en_gate_63_LOPT_REMAP/O
                         net (fo=1, routed)           0.877     9.911    bowling_game_i/framebuffer_0/U0/framebuffer_memory_reg_7_0_ENARDEN_cooolgate_en_sig_34
    RAMB36_X0Y6          RAMB36E1                                     r  bowling_game_i/framebuffer_0/U0/framebuffer_memory_reg_7_0/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=330, routed)         1.545    12.937    bowling_game_i/framebuffer_0/U0/clk1
    RAMB36_X0Y6          RAMB36E1                                     r  bowling_game_i/framebuffer_0/U0/framebuffer_memory_reg_7_0/CLKARDCLK
                         clock pessimism              0.291    13.227    
                         clock uncertainty           -0.035    13.192    
    RAMB36_X0Y6          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.647    12.545    bowling_game_i/framebuffer_0/U0/framebuffer_memory_reg_7_0
  -------------------------------------------------------------------
                         required time                         12.545    
                         arrival time                          -9.911    
  -------------------------------------------------------------------
                         slack                                  2.634    

Slack (MET) :             2.638ns  (required time - arrival time)
  Source:                 bowling_game_i/pmod_joystick_0/U0/count_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bowling_game_i/pmod_joystick_0/U0/count_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.333ns  (logic 1.514ns (28.390%)  route 3.819ns (71.610%))
  Logic Levels:           4  (LUT3=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.965ns = ( 12.965 - 8.000 ) 
    Source Clock Delay      (SCD):    5.418ns
    Clock Pessimism Removal (CPR):    0.428ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=330, routed)         1.750     5.418    bowling_game_i/pmod_joystick_0/U0/clk
    SLICE_X37Y13         FDCE                                         r  bowling_game_i/pmod_joystick_0/U0/count_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y13         FDCE (Prop_fdce_C_Q)         0.419     5.837 f  bowling_game_i/pmod_joystick_0/U0/count_reg[17]/Q
                         net (fo=4, routed)           1.053     6.891    bowling_game_i/pmod_joystick_0/U0/count_reg_n_0_[17]
    SLICE_X37Y13         LUT3 (Prop_lut3_I0_O)        0.325     7.216 f  bowling_game_i/pmod_joystick_0/U0/FSM_sequential_state[2]_i_7/O
                         net (fo=2, routed)           0.977     8.193    bowling_game_i/pmod_joystick_0/U0/FSM_sequential_state[2]_i_7_n_0
    SLICE_X37Y12         LUT6 (Prop_lut6_I2_O)        0.326     8.519 f  bowling_game_i/pmod_joystick_0/U0/FSM_sequential_state[2]_i_14/O
                         net (fo=2, routed)           0.718     9.237    bowling_game_i/pmod_joystick_0/U0/FSM_sequential_state[2]_i_14_n_0
    SLICE_X36Y8          LUT5 (Prop_lut5_I1_O)        0.118     9.355 r  bowling_game_i/pmod_joystick_0/U0/count[23]_i_3/O
                         net (fo=24, routed)          1.071    10.425    bowling_game_i/pmod_joystick_0/U0/count[23]_i_3_n_0
    SLICE_X37Y14         LUT3 (Prop_lut3_I0_O)        0.326    10.751 r  bowling_game_i/pmod_joystick_0/U0/count[20]_i_1/O
                         net (fo=1, routed)           0.000    10.751    bowling_game_i/pmod_joystick_0/U0/count[20]_i_1_n_0
    SLICE_X37Y14         FDCE                                         r  bowling_game_i/pmod_joystick_0/U0/count_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=330, routed)         1.573    12.965    bowling_game_i/pmod_joystick_0/U0/clk
    SLICE_X37Y14         FDCE                                         r  bowling_game_i/pmod_joystick_0/U0/count_reg[20]/C
                         clock pessimism              0.428    13.393    
                         clock uncertainty           -0.035    13.358    
    SLICE_X37Y14         FDCE (Setup_fdce_C_D)        0.031    13.389    bowling_game_i/pmod_joystick_0/U0/count_reg[20]
  -------------------------------------------------------------------
                         required time                         13.389    
                         arrival time                         -10.751    
  -------------------------------------------------------------------
                         slack                                  2.638    

Slack (MET) :             2.640ns  (required time - arrival time)
  Source:                 bowling_game_i/pmod_joystick_0/U0/count_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bowling_game_i/pmod_joystick_0/U0/count_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.329ns  (logic 1.514ns (28.411%)  route 3.815ns (71.589%))
  Logic Levels:           4  (LUT3=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.965ns = ( 12.965 - 8.000 ) 
    Source Clock Delay      (SCD):    5.418ns
    Clock Pessimism Removal (CPR):    0.428ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=330, routed)         1.750     5.418    bowling_game_i/pmod_joystick_0/U0/clk
    SLICE_X37Y13         FDCE                                         r  bowling_game_i/pmod_joystick_0/U0/count_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y13         FDCE (Prop_fdce_C_Q)         0.419     5.837 f  bowling_game_i/pmod_joystick_0/U0/count_reg[17]/Q
                         net (fo=4, routed)           1.053     6.891    bowling_game_i/pmod_joystick_0/U0/count_reg_n_0_[17]
    SLICE_X37Y13         LUT3 (Prop_lut3_I0_O)        0.325     7.216 f  bowling_game_i/pmod_joystick_0/U0/FSM_sequential_state[2]_i_7/O
                         net (fo=2, routed)           0.977     8.193    bowling_game_i/pmod_joystick_0/U0/FSM_sequential_state[2]_i_7_n_0
    SLICE_X37Y12         LUT6 (Prop_lut6_I2_O)        0.326     8.519 f  bowling_game_i/pmod_joystick_0/U0/FSM_sequential_state[2]_i_14/O
                         net (fo=2, routed)           0.718     9.237    bowling_game_i/pmod_joystick_0/U0/FSM_sequential_state[2]_i_14_n_0
    SLICE_X36Y8          LUT5 (Prop_lut5_I1_O)        0.118     9.355 r  bowling_game_i/pmod_joystick_0/U0/count[23]_i_3/O
                         net (fo=24, routed)          1.067    10.421    bowling_game_i/pmod_joystick_0/U0/count[23]_i_3_n_0
    SLICE_X37Y14         LUT3 (Prop_lut3_I0_O)        0.326    10.747 r  bowling_game_i/pmod_joystick_0/U0/count[18]_i_1/O
                         net (fo=1, routed)           0.000    10.747    bowling_game_i/pmod_joystick_0/U0/count[18]_i_1_n_0
    SLICE_X37Y14         FDCE                                         r  bowling_game_i/pmod_joystick_0/U0/count_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=330, routed)         1.573    12.965    bowling_game_i/pmod_joystick_0/U0/clk
    SLICE_X37Y14         FDCE                                         r  bowling_game_i/pmod_joystick_0/U0/count_reg[18]/C
                         clock pessimism              0.428    13.393    
                         clock uncertainty           -0.035    13.358    
    SLICE_X37Y14         FDCE (Setup_fdce_C_D)        0.029    13.387    bowling_game_i/pmod_joystick_0/U0/count_reg[18]
  -------------------------------------------------------------------
                         required time                         13.387    
                         arrival time                         -10.747    
  -------------------------------------------------------------------
                         slack                                  2.640    

Slack (MET) :             2.641ns  (required time - arrival time)
  Source:                 bowling_game_i/pmod_joystick_0/U0/count_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bowling_game_i/pmod_joystick_0/U0/count_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.354ns  (logic 1.514ns (28.277%)  route 3.840ns (71.723%))
  Logic Levels:           4  (LUT3=2 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.965ns = ( 12.965 - 8.000 ) 
    Source Clock Delay      (SCD):    5.418ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=330, routed)         1.750     5.418    bowling_game_i/pmod_joystick_0/U0/clk
    SLICE_X37Y13         FDCE                                         r  bowling_game_i/pmod_joystick_0/U0/count_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y13         FDCE (Prop_fdce_C_Q)         0.419     5.837 f  bowling_game_i/pmod_joystick_0/U0/count_reg[17]/Q
                         net (fo=4, routed)           1.053     6.891    bowling_game_i/pmod_joystick_0/U0/count_reg_n_0_[17]
    SLICE_X37Y13         LUT3 (Prop_lut3_I0_O)        0.325     7.216 f  bowling_game_i/pmod_joystick_0/U0/FSM_sequential_state[2]_i_7/O
                         net (fo=2, routed)           0.977     8.193    bowling_game_i/pmod_joystick_0/U0/FSM_sequential_state[2]_i_7_n_0
    SLICE_X37Y12         LUT6 (Prop_lut6_I2_O)        0.326     8.519 f  bowling_game_i/pmod_joystick_0/U0/FSM_sequential_state[2]_i_14/O
                         net (fo=2, routed)           0.718     9.237    bowling_game_i/pmod_joystick_0/U0/FSM_sequential_state[2]_i_14_n_0
    SLICE_X36Y8          LUT5 (Prop_lut5_I1_O)        0.118     9.355 r  bowling_game_i/pmod_joystick_0/U0/count[23]_i_3/O
                         net (fo=24, routed)          1.092    10.447    bowling_game_i/pmod_joystick_0/U0/count[23]_i_3_n_0
    SLICE_X37Y13         LUT3 (Prop_lut3_I0_O)        0.326    10.773 r  bowling_game_i/pmod_joystick_0/U0/count[14]_i_1/O
                         net (fo=1, routed)           0.000    10.773    bowling_game_i/pmod_joystick_0/U0/count[14]_i_1_n_0
    SLICE_X37Y13         FDCE                                         r  bowling_game_i/pmod_joystick_0/U0/count_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=330, routed)         1.573    12.965    bowling_game_i/pmod_joystick_0/U0/clk
    SLICE_X37Y13         FDCE                                         r  bowling_game_i/pmod_joystick_0/U0/count_reg[14]/C
                         clock pessimism              0.453    13.418    
                         clock uncertainty           -0.035    13.383    
    SLICE_X37Y13         FDCE (Setup_fdce_C_D)        0.031    13.414    bowling_game_i/pmod_joystick_0/U0/count_reg[14]
  -------------------------------------------------------------------
                         required time                         13.414    
                         arrival time                         -10.773    
  -------------------------------------------------------------------
                         slack                                  2.641    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 bowling_game_i/clock_div_25Mhz_0/U0/inter_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bowling_game_i/vga_ctrl_0/U0/horizontal_count_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.141ns (41.373%)  route 0.200ns (58.627%))
  Logic Levels:           0  
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=330, routed)         0.558     1.470    bowling_game_i/clock_div_25Mhz_0/U0/clk
    SLICE_X21Y15         FDRE                                         r  bowling_game_i/clock_div_25Mhz_0/U0/inter_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y15         FDRE (Prop_fdre_C_Q)         0.141     1.611 r  bowling_game_i/clock_div_25Mhz_0/U0/inter_reg/Q
                         net (fo=34, routed)          0.200     1.811    bowling_game_i/vga_ctrl_0/U0/en
    SLICE_X23Y15         FDRE                                         r  bowling_game_i/vga_ctrl_0/U0/horizontal_count_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=330, routed)         0.824     1.983    bowling_game_i/vga_ctrl_0/U0/clk
    SLICE_X23Y15         FDRE                                         r  bowling_game_i/vga_ctrl_0/U0/horizontal_count_reg[6]/C
                         clock pessimism             -0.252     1.731    
    SLICE_X23Y15         FDRE (Hold_fdre_C_CE)       -0.039     1.692    bowling_game_i/vga_ctrl_0/U0/horizontal_count_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.692    
                         arrival time                           1.811    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 bowling_game_i/clock_div_60hz_0/U0/count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bowling_game_i/clock_div_60hz_0/U0/count_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.489ns  (logic 0.355ns (72.545%)  route 0.134ns (27.455%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=330, routed)         0.563     1.475    bowling_game_i/clock_div_60hz_0/U0/clk
    SLICE_X22Y49         FDRE                                         r  bowling_game_i/clock_div_60hz_0/U0/count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y49         FDRE (Prop_fdre_C_Q)         0.141     1.616 r  bowling_game_i/clock_div_60hz_0/U0/count_reg[6]/Q
                         net (fo=3, routed)           0.134     1.749    bowling_game_i/clock_div_60hz_0/U0/count_reg[6]
    SLICE_X22Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.909 r  bowling_game_i/clock_div_60hz_0/U0/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.910    bowling_game_i/clock_div_60hz_0/U0/count_reg[4]_i_1_n_0
    SLICE_X22Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.964 r  bowling_game_i/clock_div_60hz_0/U0/count_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.964    bowling_game_i/clock_div_60hz_0/U0/count_reg[8]_i_1_n_7
    SLICE_X22Y50         FDRE                                         r  bowling_game_i/clock_div_60hz_0/U0/count_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=330, routed)         0.826     1.985    bowling_game_i/clock_div_60hz_0/U0/clk
    SLICE_X22Y50         FDRE                                         r  bowling_game_i/clock_div_60hz_0/U0/count_reg[8]/C
                         clock pessimism             -0.247     1.738    
    SLICE_X22Y50         FDRE (Hold_fdre_C_D)         0.105     1.843    bowling_game_i/clock_div_60hz_0/U0/count_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.843    
                         arrival time                           1.964    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 bowling_game_i/controller_0/U0/fb_addr_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bowling_game_i/framebuffer_0/U0/framebuffer_memory_reg_1_2/ADDRARDADDR[15]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.378ns  (logic 0.141ns (37.315%)  route 0.237ns (62.685%))
  Logic Levels:           0  
  Clock Path Skew:        0.075ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=330, routed)         0.558     1.470    bowling_game_i/controller_0/U0/clk
    SLICE_X31Y18         FDRE                                         r  bowling_game_i/controller_0/U0/fb_addr_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y18         FDRE (Prop_fdre_C_Q)         0.141     1.611 r  bowling_game_i/controller_0/U0/fb_addr_reg[15]/Q
                         net (fo=48, routed)          0.237     1.848    bowling_game_i/framebuffer_0/U0/addr1[15]
    RAMB36_X1Y3          RAMB36E1                                     r  bowling_game_i/framebuffer_0/U0/framebuffer_memory_reg_1_2/ADDRARDADDR[15]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=330, routed)         0.866     2.025    bowling_game_i/framebuffer_0/U0/clk1
    RAMB36_X1Y3          RAMB36E1                                     r  bowling_game_i/framebuffer_0/U0/framebuffer_memory_reg_1_2/CLKARDCLK
                         clock pessimism             -0.480     1.545    
    RAMB36_X1Y3          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[15])
                                                      0.180     1.725    bowling_game_i/framebuffer_0/U0/framebuffer_memory_reg_1_2
  -------------------------------------------------------------------
                         required time                         -1.725    
                         arrival time                           1.848    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 bowling_game_i/controller_0/U0/fb_addr_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bowling_game_i/framebuffer_0/U0/framebuffer_memory_reg_1_2/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.141ns (36.804%)  route 0.242ns (63.196%))
  Logic Levels:           0  
  Clock Path Skew:        0.075ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=330, routed)         0.558     1.470    bowling_game_i/controller_0/U0/clk
    SLICE_X31Y18         FDRE                                         r  bowling_game_i/controller_0/U0/fb_addr_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y18         FDRE (Prop_fdre_C_Q)         0.141     1.611 r  bowling_game_i/controller_0/U0/fb_addr_reg[14]/Q
                         net (fo=24, routed)          0.242     1.853    bowling_game_i/framebuffer_0/U0/addr1[14]
    RAMB36_X1Y3          RAMB36E1                                     r  bowling_game_i/framebuffer_0/U0/framebuffer_memory_reg_1_2/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=330, routed)         0.866     2.025    bowling_game_i/framebuffer_0/U0/clk1
    RAMB36_X1Y3          RAMB36E1                                     r  bowling_game_i/framebuffer_0/U0/framebuffer_memory_reg_1_2/CLKARDCLK
                         clock pessimism             -0.480     1.545    
    RAMB36_X1Y3          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[14])
                                                      0.183     1.728    bowling_game_i/framebuffer_0/U0/framebuffer_memory_reg_1_2
  -------------------------------------------------------------------
                         required time                         -1.728    
                         arrival time                           1.853    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 bowling_game_i/controller_0/U0/fb_addr_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bowling_game_i/framebuffer_0/U0/framebuffer_memory_reg_1_2/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.141ns (36.844%)  route 0.242ns (63.156%))
  Logic Levels:           0  
  Clock Path Skew:        0.074ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=330, routed)         0.559     1.471    bowling_game_i/controller_0/U0/clk
    SLICE_X31Y17         FDRE                                         r  bowling_game_i/controller_0/U0/fb_addr_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y17         FDRE (Prop_fdre_C_Q)         0.141     1.612 r  bowling_game_i/controller_0/U0/fb_addr_reg[11]/Q
                         net (fo=24, routed)          0.242     1.853    bowling_game_i/framebuffer_0/U0/addr1[11]
    RAMB36_X1Y3          RAMB36E1                                     r  bowling_game_i/framebuffer_0/U0/framebuffer_memory_reg_1_2/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=330, routed)         0.866     2.025    bowling_game_i/framebuffer_0/U0/clk1
    RAMB36_X1Y3          RAMB36E1                                     r  bowling_game_i/framebuffer_0/U0/framebuffer_memory_reg_1_2/CLKARDCLK
                         clock pessimism             -0.480     1.545    
    RAMB36_X1Y3          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                      0.183     1.728    bowling_game_i/framebuffer_0/U0/framebuffer_memory_reg_1_2
  -------------------------------------------------------------------
                         required time                         -1.728    
                         arrival time                           1.853    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 bowling_game_i/controller_0/U0/fb_addr_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bowling_game_i/framebuffer_0/U0/framebuffer_memory_reg_1_2/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.141ns (36.678%)  route 0.243ns (63.322%))
  Logic Levels:           0  
  Clock Path Skew:        0.074ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=330, routed)         0.559     1.471    bowling_game_i/controller_0/U0/clk
    SLICE_X31Y17         FDRE                                         r  bowling_game_i/controller_0/U0/fb_addr_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y17         FDRE (Prop_fdre_C_Q)         0.141     1.612 r  bowling_game_i/controller_0/U0/fb_addr_reg[10]/Q
                         net (fo=24, routed)          0.243     1.855    bowling_game_i/framebuffer_0/U0/addr1[10]
    RAMB36_X1Y3          RAMB36E1                                     r  bowling_game_i/framebuffer_0/U0/framebuffer_memory_reg_1_2/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=330, routed)         0.866     2.025    bowling_game_i/framebuffer_0/U0/clk1
    RAMB36_X1Y3          RAMB36E1                                     r  bowling_game_i/framebuffer_0/U0/framebuffer_memory_reg_1_2/CLKARDCLK
                         clock pessimism             -0.480     1.545    
    RAMB36_X1Y3          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                      0.183     1.728    bowling_game_i/framebuffer_0/U0/framebuffer_memory_reg_1_2
  -------------------------------------------------------------------
                         required time                         -1.728    
                         arrival time                           1.855    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 bowling_game_i/controller_0/U0/fb_addr_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bowling_game_i/framebuffer_0/U0/framebuffer_memory_reg_1_2/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.141ns (36.659%)  route 0.244ns (63.341%))
  Logic Levels:           0  
  Clock Path Skew:        0.074ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=330, routed)         0.559     1.471    bowling_game_i/controller_0/U0/clk
    SLICE_X31Y17         FDRE                                         r  bowling_game_i/controller_0/U0/fb_addr_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y17         FDRE (Prop_fdre_C_Q)         0.141     1.612 r  bowling_game_i/controller_0/U0/fb_addr_reg[12]/Q
                         net (fo=24, routed)          0.244     1.855    bowling_game_i/framebuffer_0/U0/addr1[12]
    RAMB36_X1Y3          RAMB36E1                                     r  bowling_game_i/framebuffer_0/U0/framebuffer_memory_reg_1_2/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=330, routed)         0.866     2.025    bowling_game_i/framebuffer_0/U0/clk1
    RAMB36_X1Y3          RAMB36E1                                     r  bowling_game_i/framebuffer_0/U0/framebuffer_memory_reg_1_2/CLKARDCLK
                         clock pessimism             -0.480     1.545    
    RAMB36_X1Y3          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[12])
                                                      0.183     1.728    bowling_game_i/framebuffer_0/U0/framebuffer_memory_reg_1_2
  -------------------------------------------------------------------
                         required time                         -1.728    
                         arrival time                           1.855    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 bowling_game_i/controller_0/U0/fb_addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bowling_game_i/framebuffer_0/U0/framebuffer_memory_reg_5_1/ADDRARDADDR[1]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.391ns  (logic 0.141ns (36.051%)  route 0.250ns (63.949%))
  Logic Levels:           0  
  Clock Path Skew:        0.077ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=330, routed)         0.564     1.476    bowling_game_i/controller_0/U0/clk
    SLICE_X29Y7          FDRE                                         r  bowling_game_i/controller_0/U0/fb_addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y7          FDRE (Prop_fdre_C_Q)         0.141     1.617 r  bowling_game_i/controller_0/U0/fb_addr_reg[1]/Q
                         net (fo=24, routed)          0.250     1.867    bowling_game_i/framebuffer_0/U0/addr1[1]
    RAMB36_X1Y1          RAMB36E1                                     r  bowling_game_i/framebuffer_0/U0/framebuffer_memory_reg_5_1/ADDRARDADDR[1]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=330, routed)         0.874     2.033    bowling_game_i/framebuffer_0/U0/clk1
    RAMB36_X1Y1          RAMB36E1                                     r  bowling_game_i/framebuffer_0/U0/framebuffer_memory_reg_5_1/CLKARDCLK
                         clock pessimism             -0.480     1.553    
    RAMB36_X1Y1          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[1])
                                                      0.183     1.736    bowling_game_i/framebuffer_0/U0/framebuffer_memory_reg_5_1
  -------------------------------------------------------------------
                         required time                         -1.736    
                         arrival time                           1.867    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 bowling_game_i/clock_div_60hz_0/U0/count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bowling_game_i/clock_div_60hz_0/U0/count_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.500ns  (logic 0.366ns (73.149%)  route 0.134ns (26.851%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=330, routed)         0.563     1.475    bowling_game_i/clock_div_60hz_0/U0/clk
    SLICE_X22Y49         FDRE                                         r  bowling_game_i/clock_div_60hz_0/U0/count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y49         FDRE (Prop_fdre_C_Q)         0.141     1.616 r  bowling_game_i/clock_div_60hz_0/U0/count_reg[6]/Q
                         net (fo=3, routed)           0.134     1.749    bowling_game_i/clock_div_60hz_0/U0/count_reg[6]
    SLICE_X22Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.909 r  bowling_game_i/clock_div_60hz_0/U0/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.910    bowling_game_i/clock_div_60hz_0/U0/count_reg[4]_i_1_n_0
    SLICE_X22Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.975 r  bowling_game_i/clock_div_60hz_0/U0/count_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.975    bowling_game_i/clock_div_60hz_0/U0/count_reg[8]_i_1_n_5
    SLICE_X22Y50         FDRE                                         r  bowling_game_i/clock_div_60hz_0/U0/count_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=330, routed)         0.826     1.985    bowling_game_i/clock_div_60hz_0/U0/clk
    SLICE_X22Y50         FDRE                                         r  bowling_game_i/clock_div_60hz_0/U0/count_reg[10]/C
                         clock pessimism             -0.247     1.738    
    SLICE_X22Y50         FDRE (Hold_fdre_C_D)         0.105     1.843    bowling_game_i/clock_div_60hz_0/U0/count_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.843    
                         arrival time                           1.975    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 bowling_game_i/controller_0/U0/fb_addr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bowling_game_i/framebuffer_0/U0/framebuffer_memory_reg_5_1/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.397ns  (logic 0.141ns (35.504%)  route 0.256ns (64.496%))
  Logic Levels:           0  
  Clock Path Skew:        0.077ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=330, routed)         0.564     1.476    bowling_game_i/controller_0/U0/clk
    SLICE_X29Y7          FDRE                                         r  bowling_game_i/controller_0/U0/fb_addr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y7          FDRE (Prop_fdre_C_Q)         0.141     1.617 r  bowling_game_i/controller_0/U0/fb_addr_reg[4]/Q
                         net (fo=24, routed)          0.256     1.873    bowling_game_i/framebuffer_0/U0/addr1[4]
    RAMB36_X1Y1          RAMB36E1                                     r  bowling_game_i/framebuffer_0/U0/framebuffer_memory_reg_5_1/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=330, routed)         0.874     2.033    bowling_game_i/framebuffer_0/U0/clk1
    RAMB36_X1Y1          RAMB36E1                                     r  bowling_game_i/framebuffer_0/U0/framebuffer_memory_reg_5_1/CLKARDCLK
                         clock pessimism             -0.480     1.553    
    RAMB36_X1Y1          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[4])
                                                      0.183     1.736    bowling_game_i/framebuffer_0/U0/framebuffer_memory_reg_5_1
  -------------------------------------------------------------------
                         required time                         -1.736    
                         arrival time                           1.873    
  -------------------------------------------------------------------
                         slack                                  0.137    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         8.000       4.637      RAMB36_X0Y3   bowling_game_i/framebuffer_0/U0/framebuffer_memory_reg_0_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         8.000       4.637      RAMB36_X2Y2   bowling_game_i/framebuffer_0/U0/framebuffer_memory_reg_0_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         8.000       4.637      RAMB36_X1Y2   bowling_game_i/framebuffer_0/U0/framebuffer_memory_reg_0_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         8.000       4.637      RAMB36_X0Y4   bowling_game_i/framebuffer_0/U0/framebuffer_memory_reg_1_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         8.000       4.637      RAMB36_X2Y3   bowling_game_i/framebuffer_0/U0/framebuffer_memory_reg_1_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         8.000       4.637      RAMB36_X1Y3   bowling_game_i/framebuffer_0/U0/framebuffer_memory_reg_1_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         8.000       4.637      RAMB36_X1Y4   bowling_game_i/framebuffer_0/U0/framebuffer_memory_reg_2_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         8.000       4.637      RAMB36_X2Y0   bowling_game_i/framebuffer_0/U0/framebuffer_memory_reg_2_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         8.000       4.637      RAMB36_X0Y1   bowling_game_i/framebuffer_0/U0/framebuffer_memory_reg_2_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         8.000       4.637      RAMB36_X1Y5   bowling_game_i/framebuffer_0/U0/framebuffer_memory_reg_3_0/CLKARDCLK
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X18Y9   bowling_game_i/clock_div_25Mhz_0/U0/count_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X18Y9   bowling_game_i/clock_div_25Mhz_0/U0/count_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X18Y11  bowling_game_i/clock_div_25Mhz_0/U0/count_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X18Y11  bowling_game_i/clock_div_25Mhz_0/U0/count_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X18Y11  bowling_game_i/clock_div_25Mhz_0/U0/count_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X18Y11  bowling_game_i/clock_div_25Mhz_0/U0/count_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X18Y12  bowling_game_i/clock_div_25Mhz_0/U0/count_reg[12]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X18Y12  bowling_game_i/clock_div_25Mhz_0/U0/count_reg[12]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X18Y12  bowling_game_i/clock_div_25Mhz_0/U0/count_reg[13]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X18Y12  bowling_game_i/clock_div_25Mhz_0/U0/count_reg[13]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X18Y9   bowling_game_i/clock_div_25Mhz_0/U0/count_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X18Y9   bowling_game_i/clock_div_25Mhz_0/U0/count_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X18Y11  bowling_game_i/clock_div_25Mhz_0/U0/count_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X18Y11  bowling_game_i/clock_div_25Mhz_0/U0/count_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X18Y11  bowling_game_i/clock_div_25Mhz_0/U0/count_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X18Y11  bowling_game_i/clock_div_25Mhz_0/U0/count_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X18Y12  bowling_game_i/clock_div_25Mhz_0/U0/count_reg[12]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X18Y12  bowling_game_i/clock_div_25Mhz_0/U0/count_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X18Y12  bowling_game_i/clock_div_25Mhz_0/U0/count_reg[13]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X18Y12  bowling_game_i/clock_div_25Mhz_0/U0/count_reg[13]/C



