INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/klinez/ECE212_Kline_Wurm/Lab 03/project/Lab03/Lab03.srcs/sources_1/new/tconvert.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tconvert
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/klinez/ECE212_Kline_Wurm/Lab 03/project/Lab03/Lab03.srcs/sim_1/new/tconvert_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tconvert_tb
