<?xml version="1.0" encoding="UTF-8"?>
<spirit:component xmlns:xilinx="http://www.xilinx.com" xmlns:spirit="http://www.spiritconsortium.org/XMLSchema/SPIRIT/1685-2009" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance">
  <spirit:vendor>OutOfBandDevelopment.com</spirit:vendor>
  <spirit:library>ToolKit</spirit:library>
  <spirit:name>ClockDivider</spirit:name>
  <spirit:version>1.1</spirit:version>
  <spirit:model>
    <spirit:views>
      <spirit:view>
        <spirit:name>xilinx_anylanguagesynthesis</spirit:name>
        <spirit:displayName>Synthesis</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:synthesis</spirit:envIdentifier>
        <spirit:language>SystemVerilog</spirit:language>
        <spirit:modelName>ClockDivider</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_anylanguagesynthesis_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>7583f088</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_anylanguagebehavioralsimulation</spirit:name>
        <spirit:displayName>Simulation</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:simulation</spirit:envIdentifier>
        <spirit:language>SystemVerilog</spirit:language>
        <spirit:modelName>ClockDivider</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_anylanguagebehavioralsimulation_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>7583f088</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_testbench</spirit:name>
        <spirit:displayName>Test Bench</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:simulation.testbench</spirit:envIdentifier>
        <spirit:modelName>ClockDividerTestBench</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_testbench_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>ce2a9829</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_xpgui</spirit:name>
        <spirit:displayName>UI Layout</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:xgui.ui</spirit:envIdentifier>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_xpgui_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>5ac48050</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
    </spirit:views>
    <spirit:ports>
      <spirit:port>
        <spirit:name>SystemClock</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>DividedClock</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>reg</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
    </spirit:ports>
    <spirit:modelParameters>
      <spirit:modelParameter xsi:type="spirit:nameValueTypeType" spirit:dataType="integer">
        <spirit:name>DividerCount</spirit:name>
        <spirit:displayName>Dividercount</spirit:displayName>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.DividerCount">100000</spirit:value>
      </spirit:modelParameter>
    </spirit:modelParameters>
  </spirit:model>
  <spirit:fileSets>
    <spirit:fileSet>
      <spirit:name>xilinx_anylanguagesynthesis_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>src/ClockDivider.sv</spirit:name>
        <spirit:fileType>systemVerilogSource</spirit:fileType>
        <spirit:userFileType>CHECKSUM_8e220d0e</spirit:userFileType>
        <spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../../GenericFPGA/ClockDivider/ClockDivider.srcs/sources_1/new/ClockDivider.sv</spirit:name>
        <spirit:fileType>systemVerilogSource</spirit:fileType>
        <spirit:userFileType>CHECKSUM_de0ebf5a</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_anylanguagebehavioralsimulation_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>src/ClockDivider.sv</spirit:name>
        <spirit:fileType>systemVerilogSource</spirit:fileType>
        <spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../../GenericFPGA/ClockDivider/ClockDivider.srcs/sources_1/new/ClockDivider.sv</spirit:name>
        <spirit:fileType>systemVerilogSource</spirit:fileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_testbench_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>src/ClockDividerTestBench.sv</spirit:name>
        <spirit:fileType>systemVerilogSource</spirit:fileType>
        <spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
        <spirit:userFileType>USED_IN_implementation</spirit:userFileType>
        <spirit:userFileType>USED_IN_simulation</spirit:userFileType>
        <spirit:userFileType>USED_IN_synthesis</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../../GenericFPGA/ClockDivider/ClockDivider.srcs/sim_1/new/ClockDividerTestBench.sv</spirit:name>
        <spirit:fileType>systemVerilogSource</spirit:fileType>
        <spirit:userFileType>USED_IN_implementation</spirit:userFileType>
        <spirit:userFileType>USED_IN_simulation</spirit:userFileType>
        <spirit:userFileType>USED_IN_synthesis</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_xpgui_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>xgui/ClockDivider_v1_1.tcl</spirit:name>
        <spirit:fileType>tclSource</spirit:fileType>
        <spirit:userFileType>CHECKSUM_5ac48050</spirit:userFileType>
        <spirit:userFileType>XGUI_VERSION_2</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
  </spirit:fileSets>
  <spirit:description>ClockDivider_v1_1</spirit:description>
  <spirit:parameters>
    <spirit:parameter>
      <spirit:name>DividerCount</spirit:name>
      <spirit:displayName>Dividercount</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.DividerCount">100000</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>Component_Name</spirit:name>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.Component_Name" spirit:order="1">ClockDivider_v1_0</spirit:value>
    </spirit:parameter>
  </spirit:parameters>
  <spirit:vendorExtensions>
    <xilinx:coreExtensions>
      <xilinx:supportedFamilies>
        <xilinx:family xilinx:lifeCycle="Production">artix7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">artix7l</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">aartix7</xilinx:family>
      </xilinx:supportedFamilies>
      <xilinx:taxonomies>
        <xilinx:taxonomy>/Basic_Elements/ClockModifiers</xilinx:taxonomy>
      </xilinx:taxonomies>
      <xilinx:displayName>ClockDivider_v1_1</xilinx:displayName>
      <xilinx:definitionSource>package_project</xilinx:definitionSource>
      <xilinx:vendorDisplayName>Out-of-Band Development</xilinx:vendorDisplayName>
      <xilinx:coreRevision>7</xilinx:coreRevision>
      <xilinx:coreCreationDateTime>2021-03-13T16:30:46Z</xilinx:coreCreationDateTime>
      <xilinx:tags>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@9aa8c5e_ARCHIVE_LOCATION">c:/Repos/mwwhited/EmbeddedBakery/src/xilinx/IpCatalog/ClockDivider</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@838a7d3_ARCHIVE_LOCATION">c:/Repos/mwwhited/EmbeddedBakery/src/xilinx/IpCatalog/ClockDivider</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@86b61ba_ARCHIVE_LOCATION">c:/Repos/mwwhited/EmbeddedBakery/src/xilinx/IpCatalog/ClockDivider</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1dd78db6_ARCHIVE_LOCATION">c:/Repos/mwwhited/EmbeddedBakery/src/xilinx/IpCatalog/ClockDivider</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@61a2877f_ARCHIVE_LOCATION">c:/Repos/mwwhited/EmbeddedBakery/src/xilinx/IpCatalog/ClockDivider</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5360972e_ARCHIVE_LOCATION">c:/Repos/mwwhited/EmbeddedBakery/src/xilinx/IpCatalog/ClockDivider</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@76c7f206_ARCHIVE_LOCATION">c:/Repos/mwwhited/EmbeddedBakery/src/xilinx/IpCatalog/ClockDivider</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2830869_ARCHIVE_LOCATION">c:/Repos/mwwhited/EmbeddedBakery/src/xilinx/IpCatalog/ClockDivider</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5cecc9a1_ARCHIVE_LOCATION">c:/Repos/mwwhited/EmbeddedBakery/src/xilinx/IpCatalog/ClockDivider</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4763007c_ARCHIVE_LOCATION">c:/Repos/mwwhited/EmbeddedBakery/src/xilinx/IpCatalog/ClockDivider</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@334c7b27_ARCHIVE_LOCATION">c:/Repos/mwwhited/EmbeddedBakery/src/xilinx/IpCatalog/ClockDivider</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4214c81_ARCHIVE_LOCATION">c:/Repos/mwwhited/EmbeddedBakery/src/xilinx/IpCatalog/ClockDivider</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@180e919_ARCHIVE_LOCATION">c:/Repos/mwwhited/EmbeddedBakery/src/xilinx/IpCatalog/ClockDivider</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@151fe385_ARCHIVE_LOCATION">c:/Repos/mwwhited/EmbeddedBakery/src/xilinx/IpCatalog/ClockDivider</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7835235e_ARCHIVE_LOCATION">c:/Repos/mwwhited/EmbeddedBakery/src/xilinx/IpCatalog/ClockDivider</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@218d1262_ARCHIVE_LOCATION">c:/Repos/mwwhited/EmbeddedBakery/src/xilinx/IpCatalog/ClockDivider</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1dcc7d11_ARCHIVE_LOCATION">c:/Repos/mwwhited/EmbeddedBakery/src/xilinx/IpCatalog/ClockDivider</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@111216f4_ARCHIVE_LOCATION">c:/Repos/mwwhited/EmbeddedBakery/src/xilinx/IpCatalog/ClockDivider</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5b9d040_ARCHIVE_LOCATION">c:/Repos/mwwhited/EmbeddedBakery/src/xilinx/IpCatalog/ClockDivider</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3edf1fa2_ARCHIVE_LOCATION">c:/Repos/mwwhited/EmbeddedBakery/src/xilinx/IpCatalog/ClockDivider</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@51ac297d_ARCHIVE_LOCATION">c:/Repos/mwwhited/EmbeddedBakery/src/xilinx/IpCatalog/ClockDivider</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4c580676_ARCHIVE_LOCATION">c:/Repos/mwwhited/EmbeddedBakery/src/xilinx/IpCatalog/ClockDivider</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@75d9daa7_ARCHIVE_LOCATION">c:/Repos/mwwhited/EmbeddedBakery/src/xilinx/IpCatalog/ClockDivider</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@338233a4_ARCHIVE_LOCATION">c:/Repos/mwwhited/EmbeddedBakery/src/xilinx/IpCatalog/ClockDivider</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2bce6e3f_ARCHIVE_LOCATION">c:/Repos/mwwhited/EmbeddedBakery/src/xilinx/IpCatalog/ClockDivider</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@f982f35_ARCHIVE_LOCATION">c:/Repos/mwwhited/EmbeddedBakery/src/xilinx/IpCatalog/ClockDivider</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@34e5ec99_ARCHIVE_LOCATION">c:/Repos/mwwhited/EmbeddedBakery/src/xilinx/IpCatalog/ClockDivider</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7308a075_ARCHIVE_LOCATION">c:/Repos/mwwhited/EmbeddedBakery/src/xilinx/IpCatalog/ClockDivider</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1befad61_ARCHIVE_LOCATION">c:/Repos/mwwhited/EmbeddedBakery/src/xilinx/IpCatalog/ClockDivider</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1c0f7e8e_ARCHIVE_LOCATION">c:/Repos/mwwhited/EmbeddedBakery/src/xilinx/IpCatalog/ClockDivider</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1e8e4bcf_ARCHIVE_LOCATION">c:/Repos/mwwhited/EmbeddedBakery/src/xilinx/IpCatalog/ClockDivider</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@25fb32bc_ARCHIVE_LOCATION">c:/Repos/mwwhited/EmbeddedBakery/src/xilinx/IpCatalog/ClockDivider</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@135d1a84_ARCHIVE_LOCATION">c:/Repos/mwwhited/EmbeddedBakery/src/xilinx/IpCatalog/ClockDivider</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@54669aa_ARCHIVE_LOCATION">c:/Repos/mwwhited/EmbeddedBakery/src/xilinx/IpCatalog/ClockDivider</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@56a9283a_ARCHIVE_LOCATION">c:/Repos/mwwhited/EmbeddedBakery/src/xilinx/IpCatalog/ClockDivider</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1652fac5_ARCHIVE_LOCATION">c:/Repos/mwwhited/EmbeddedBakery/src/xilinx/IpCatalog/ClockDivider</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@66aea56c_ARCHIVE_LOCATION">c:/Repos/mwwhited/EmbeddedBakery/src/xilinx/IpCatalog/ClockDivider</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2eca9062_ARCHIVE_LOCATION">c:/Repos/mwwhited/EmbeddedBakery/src/xilinx/IpCatalog/ClockDivider</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1df40d2_ARCHIVE_LOCATION">c:/Repos/mwwhited/EmbeddedBakery/src/xilinx/IpCatalog/ClockDivider</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@552b1fcc_ARCHIVE_LOCATION">c:/Repos/mwwhited/EmbeddedBakery/src/xilinx/IpCatalog/ClockDivider</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@33298d7e_ARCHIVE_LOCATION">c:/Repos/mwwhited/EmbeddedBakery/src/xilinx/IpCatalog/ClockDivider</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1eddea2d_ARCHIVE_LOCATION">c:/Repos/mwwhited/EmbeddedBakery/src/xilinx/IpCatalog/ClockDivider</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1728ce6_ARCHIVE_LOCATION">c:/Repos/mwwhited/EmbeddedBakery/src/xilinx/IpCatalog/ClockDivider</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@98d9b92_ARCHIVE_LOCATION">c:/Repos/mwwhited/EmbeddedBakery/src/xilinx/IpCatalog/ClockDivider</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@657eb76b_ARCHIVE_LOCATION">c:/Repos/mwwhited/EmbeddedBakery/src/xilinx/IpCatalog/ClockDivider</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@44939906_ARCHIVE_LOCATION">c:/Repos/mwwhited/EmbeddedBakery/src/xilinx/IpCatalog/ClockDivider</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@165d4ae9_ARCHIVE_LOCATION">c:/Repos/mwwhited/EmbeddedBakery/src/xilinx/IpCatalog/ClockDivider</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@72b05d6a_ARCHIVE_LOCATION">c:/Repos/mwwhited/EmbeddedBakery/src/xilinx/IpCatalog/ClockDivider</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@384e6a35_ARCHIVE_LOCATION">c:/Repos/mwwhited/EmbeddedBakery/src/xilinx/IpCatalog/ClockDivider</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@eccbe44_ARCHIVE_LOCATION">c:/Repos/mwwhited/EmbeddedBakery/src/xilinx/IpCatalog/ClockDivider</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@b384888_ARCHIVE_LOCATION">c:/Repos/mwwhited/EmbeddedBakery/src/xilinx/IpCatalog/ClockDivider</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4e2cb24c_ARCHIVE_LOCATION">c:/Repos/mwwhited/EmbeddedBakery/src/xilinx/IpCatalog/ClockDivider</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@36686638_ARCHIVE_LOCATION">c:/Repos/mwwhited/EmbeddedBakery/src/xilinx/IpCatalog/ClockDivider</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5040a771_ARCHIVE_LOCATION">c:/Repos/mwwhited/EmbeddedBakery/src/xilinx/IpCatalog/ClockDivider</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@18cfe812_ARCHIVE_LOCATION">c:/Repos/mwwhited/EmbeddedBakery/src/xilinx/IpCatalog/ClockDivider</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5467db61_ARCHIVE_LOCATION">c:/Repos/mwwhited/EmbeddedBakery/src/xilinx/IpCatalog/ClockDivider</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3693e50d_ARCHIVE_LOCATION">c:/Repos/mwwhited/EmbeddedBakery/src/xilinx/IpCatalog/ClockDivider</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7242dae3_ARCHIVE_LOCATION">c:/Repos/mwwhited/EmbeddedBakery/src/xilinx/IpCatalog/ClockDivider</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@61234cd0_ARCHIVE_LOCATION">c:/Repos/mwwhited/EmbeddedBakery/src/xilinx/IpCatalog/ClockDivider</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4e0db753_ARCHIVE_LOCATION">c:/Repos/mwwhited/EmbeddedBakery/src/xilinx/IpCatalog/ClockDivider</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@748a0bef_ARCHIVE_LOCATION">c:/Repos/mwwhited/EmbeddedBakery/src/xilinx/IpCatalog/ClockDivider</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@37c9c09d_ARCHIVE_LOCATION">c:/Repos/mwwhited/EmbeddedBakery/src/xilinx/IpCatalog/ClockDivider</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6deb1ad0_ARCHIVE_LOCATION">c:/Repos/mwwhited/EmbeddedBakery/src/xilinx/IpCatalog/ClockDivider</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1158ef12_ARCHIVE_LOCATION">c:/Repos/mwwhited/EmbeddedBakery/src/xilinx/IpCatalog/ClockDivider</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@46993f52_ARCHIVE_LOCATION">c:/Repos/mwwhited/EmbeddedBakery/src/xilinx/IpCatalog/ClockDivider</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2e8198e0_ARCHIVE_LOCATION">c:/Repos/mwwhited/EmbeddedBakery/src/xilinx/IpCatalog/ClockDivider</xilinx:tag>
      </xilinx:tags>
    </xilinx:coreExtensions>
    <xilinx:packagingInfo>
      <xilinx:xilinxVersion>2020.2</xilinx:xilinxVersion>
      <xilinx:checksum xilinx:scope="fileGroups" xilinx:value="cfd5b090"/>
      <xilinx:checksum xilinx:scope="ports" xilinx:value="5b34bd42"/>
      <xilinx:checksum xilinx:scope="hdlParameters" xilinx:value="9bb2bd8c"/>
      <xilinx:checksum xilinx:scope="parameters" xilinx:value="55d9ac07"/>
    </xilinx:packagingInfo>
  </spirit:vendorExtensions>
</spirit:component>
