library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity conversion_degres is
    port (        
        temps_ms_i : in std_logic_vector(5 downto 0);
        degres_o : out std_logic_vector(8 downto 0)
        );
end entity conversion_degres;

architecture rtl of conversion_degres is
    signal degre_tmp : unsigned(8 downto 0);
begin

    degre_tmp <= temps_ms * 180/19; 
    degres_o <= std_logic_vector(degre_tmp);

end architecture;