
ModBus_RTU_Implement.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00007344  08000188  08000188  00010188  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00002fe0  080074cc  080074cc  000174cc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800a4ac  0800a4ac  00020230  2**0
                  CONTENTS
  4 .ARM          00000008  0800a4ac  0800a4ac  0001a4ac  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800a4b4  0800a4b4  00020230  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800a4b4  0800a4b4  0001a4b4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800a4b8  0800a4b8  0001a4b8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000230  20000000  0800a4bc  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  00020230  2**0
                  CONTENTS
 10 .bss          000007f4  20000230  20000230  00020230  2**2
                  ALLOC
 11 ._user_heap_stack 00000604  20000a24  20000a24  00020230  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  00020230  2**0
                  CONTENTS, READONLY
 13 .comment      00000043  00000000  00000000  00020260  2**0
                  CONTENTS, READONLY
 14 .debug_info   0001635f  00000000  00000000  000202a3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_abbrev 00003daa  00000000  00000000  00036602  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_aranges 00001448  00000000  00000000  0003a3b0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_rnglists 00000f94  00000000  00000000  0003b7f8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_macro  000253ef  00000000  00000000  0003c78c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_line   0001aa36  00000000  00000000  00061b7b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_str    000dd8db  00000000  00000000  0007c5b1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_frame  00005334  00000000  00000000  00159e8c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 00000052  00000000  00000000  0015f1c0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000188 <__do_global_dtors_aux>:
 8000188:	b510      	push	{r4, lr}
 800018a:	4c05      	ldr	r4, [pc, #20]	; (80001a0 <__do_global_dtors_aux+0x18>)
 800018c:	7823      	ldrb	r3, [r4, #0]
 800018e:	b933      	cbnz	r3, 800019e <__do_global_dtors_aux+0x16>
 8000190:	4b04      	ldr	r3, [pc, #16]	; (80001a4 <__do_global_dtors_aux+0x1c>)
 8000192:	b113      	cbz	r3, 800019a <__do_global_dtors_aux+0x12>
 8000194:	4804      	ldr	r0, [pc, #16]	; (80001a8 <__do_global_dtors_aux+0x20>)
 8000196:	f3af 8000 	nop.w
 800019a:	2301      	movs	r3, #1
 800019c:	7023      	strb	r3, [r4, #0]
 800019e:	bd10      	pop	{r4, pc}
 80001a0:	20000230 	.word	0x20000230
 80001a4:	00000000 	.word	0x00000000
 80001a8:	080074b4 	.word	0x080074b4

080001ac <frame_dummy>:
 80001ac:	b508      	push	{r3, lr}
 80001ae:	4b03      	ldr	r3, [pc, #12]	; (80001bc <frame_dummy+0x10>)
 80001b0:	b11b      	cbz	r3, 80001ba <frame_dummy+0xe>
 80001b2:	4903      	ldr	r1, [pc, #12]	; (80001c0 <frame_dummy+0x14>)
 80001b4:	4803      	ldr	r0, [pc, #12]	; (80001c4 <frame_dummy+0x18>)
 80001b6:	f3af 8000 	nop.w
 80001ba:	bd08      	pop	{r3, pc}
 80001bc:	00000000 	.word	0x00000000
 80001c0:	20000234 	.word	0x20000234
 80001c4:	080074b4 	.word	0x080074b4

080001c8 <__aeabi_drsub>:
 80001c8:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80001cc:	e002      	b.n	80001d4 <__adddf3>
 80001ce:	bf00      	nop

080001d0 <__aeabi_dsub>:
 80001d0:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080001d4 <__adddf3>:
 80001d4:	b530      	push	{r4, r5, lr}
 80001d6:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80001da:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80001de:	ea94 0f05 	teq	r4, r5
 80001e2:	bf08      	it	eq
 80001e4:	ea90 0f02 	teqeq	r0, r2
 80001e8:	bf1f      	itttt	ne
 80001ea:	ea54 0c00 	orrsne.w	ip, r4, r0
 80001ee:	ea55 0c02 	orrsne.w	ip, r5, r2
 80001f2:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80001f6:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80001fa:	f000 80e2 	beq.w	80003c2 <__adddf3+0x1ee>
 80001fe:	ea4f 5454 	mov.w	r4, r4, lsr #21
 8000202:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 8000206:	bfb8      	it	lt
 8000208:	426d      	neglt	r5, r5
 800020a:	dd0c      	ble.n	8000226 <__adddf3+0x52>
 800020c:	442c      	add	r4, r5
 800020e:	ea80 0202 	eor.w	r2, r0, r2
 8000212:	ea81 0303 	eor.w	r3, r1, r3
 8000216:	ea82 0000 	eor.w	r0, r2, r0
 800021a:	ea83 0101 	eor.w	r1, r3, r1
 800021e:	ea80 0202 	eor.w	r2, r0, r2
 8000222:	ea81 0303 	eor.w	r3, r1, r3
 8000226:	2d36      	cmp	r5, #54	; 0x36
 8000228:	bf88      	it	hi
 800022a:	bd30      	pophi	{r4, r5, pc}
 800022c:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000230:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000234:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000238:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 800023c:	d002      	beq.n	8000244 <__adddf3+0x70>
 800023e:	4240      	negs	r0, r0
 8000240:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000244:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000248:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800024c:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000250:	d002      	beq.n	8000258 <__adddf3+0x84>
 8000252:	4252      	negs	r2, r2
 8000254:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000258:	ea94 0f05 	teq	r4, r5
 800025c:	f000 80a7 	beq.w	80003ae <__adddf3+0x1da>
 8000260:	f1a4 0401 	sub.w	r4, r4, #1
 8000264:	f1d5 0e20 	rsbs	lr, r5, #32
 8000268:	db0d      	blt.n	8000286 <__adddf3+0xb2>
 800026a:	fa02 fc0e 	lsl.w	ip, r2, lr
 800026e:	fa22 f205 	lsr.w	r2, r2, r5
 8000272:	1880      	adds	r0, r0, r2
 8000274:	f141 0100 	adc.w	r1, r1, #0
 8000278:	fa03 f20e 	lsl.w	r2, r3, lr
 800027c:	1880      	adds	r0, r0, r2
 800027e:	fa43 f305 	asr.w	r3, r3, r5
 8000282:	4159      	adcs	r1, r3
 8000284:	e00e      	b.n	80002a4 <__adddf3+0xd0>
 8000286:	f1a5 0520 	sub.w	r5, r5, #32
 800028a:	f10e 0e20 	add.w	lr, lr, #32
 800028e:	2a01      	cmp	r2, #1
 8000290:	fa03 fc0e 	lsl.w	ip, r3, lr
 8000294:	bf28      	it	cs
 8000296:	f04c 0c02 	orrcs.w	ip, ip, #2
 800029a:	fa43 f305 	asr.w	r3, r3, r5
 800029e:	18c0      	adds	r0, r0, r3
 80002a0:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80002a4:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80002a8:	d507      	bpl.n	80002ba <__adddf3+0xe6>
 80002aa:	f04f 0e00 	mov.w	lr, #0
 80002ae:	f1dc 0c00 	rsbs	ip, ip, #0
 80002b2:	eb7e 0000 	sbcs.w	r0, lr, r0
 80002b6:	eb6e 0101 	sbc.w	r1, lr, r1
 80002ba:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80002be:	d31b      	bcc.n	80002f8 <__adddf3+0x124>
 80002c0:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80002c4:	d30c      	bcc.n	80002e0 <__adddf3+0x10c>
 80002c6:	0849      	lsrs	r1, r1, #1
 80002c8:	ea5f 0030 	movs.w	r0, r0, rrx
 80002cc:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80002d0:	f104 0401 	add.w	r4, r4, #1
 80002d4:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80002d8:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80002dc:	f080 809a 	bcs.w	8000414 <__adddf3+0x240>
 80002e0:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80002e4:	bf08      	it	eq
 80002e6:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80002ea:	f150 0000 	adcs.w	r0, r0, #0
 80002ee:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80002f2:	ea41 0105 	orr.w	r1, r1, r5
 80002f6:	bd30      	pop	{r4, r5, pc}
 80002f8:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80002fc:	4140      	adcs	r0, r0
 80002fe:	eb41 0101 	adc.w	r1, r1, r1
 8000302:	3c01      	subs	r4, #1
 8000304:	bf28      	it	cs
 8000306:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 800030a:	d2e9      	bcs.n	80002e0 <__adddf3+0x10c>
 800030c:	f091 0f00 	teq	r1, #0
 8000310:	bf04      	itt	eq
 8000312:	4601      	moveq	r1, r0
 8000314:	2000      	moveq	r0, #0
 8000316:	fab1 f381 	clz	r3, r1
 800031a:	bf08      	it	eq
 800031c:	3320      	addeq	r3, #32
 800031e:	f1a3 030b 	sub.w	r3, r3, #11
 8000322:	f1b3 0220 	subs.w	r2, r3, #32
 8000326:	da0c      	bge.n	8000342 <__adddf3+0x16e>
 8000328:	320c      	adds	r2, #12
 800032a:	dd08      	ble.n	800033e <__adddf3+0x16a>
 800032c:	f102 0c14 	add.w	ip, r2, #20
 8000330:	f1c2 020c 	rsb	r2, r2, #12
 8000334:	fa01 f00c 	lsl.w	r0, r1, ip
 8000338:	fa21 f102 	lsr.w	r1, r1, r2
 800033c:	e00c      	b.n	8000358 <__adddf3+0x184>
 800033e:	f102 0214 	add.w	r2, r2, #20
 8000342:	bfd8      	it	le
 8000344:	f1c2 0c20 	rsble	ip, r2, #32
 8000348:	fa01 f102 	lsl.w	r1, r1, r2
 800034c:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000350:	bfdc      	itt	le
 8000352:	ea41 010c 	orrle.w	r1, r1, ip
 8000356:	4090      	lslle	r0, r2
 8000358:	1ae4      	subs	r4, r4, r3
 800035a:	bfa2      	ittt	ge
 800035c:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000360:	4329      	orrge	r1, r5
 8000362:	bd30      	popge	{r4, r5, pc}
 8000364:	ea6f 0404 	mvn.w	r4, r4
 8000368:	3c1f      	subs	r4, #31
 800036a:	da1c      	bge.n	80003a6 <__adddf3+0x1d2>
 800036c:	340c      	adds	r4, #12
 800036e:	dc0e      	bgt.n	800038e <__adddf3+0x1ba>
 8000370:	f104 0414 	add.w	r4, r4, #20
 8000374:	f1c4 0220 	rsb	r2, r4, #32
 8000378:	fa20 f004 	lsr.w	r0, r0, r4
 800037c:	fa01 f302 	lsl.w	r3, r1, r2
 8000380:	ea40 0003 	orr.w	r0, r0, r3
 8000384:	fa21 f304 	lsr.w	r3, r1, r4
 8000388:	ea45 0103 	orr.w	r1, r5, r3
 800038c:	bd30      	pop	{r4, r5, pc}
 800038e:	f1c4 040c 	rsb	r4, r4, #12
 8000392:	f1c4 0220 	rsb	r2, r4, #32
 8000396:	fa20 f002 	lsr.w	r0, r0, r2
 800039a:	fa01 f304 	lsl.w	r3, r1, r4
 800039e:	ea40 0003 	orr.w	r0, r0, r3
 80003a2:	4629      	mov	r1, r5
 80003a4:	bd30      	pop	{r4, r5, pc}
 80003a6:	fa21 f004 	lsr.w	r0, r1, r4
 80003aa:	4629      	mov	r1, r5
 80003ac:	bd30      	pop	{r4, r5, pc}
 80003ae:	f094 0f00 	teq	r4, #0
 80003b2:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 80003b6:	bf06      	itte	eq
 80003b8:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80003bc:	3401      	addeq	r4, #1
 80003be:	3d01      	subne	r5, #1
 80003c0:	e74e      	b.n	8000260 <__adddf3+0x8c>
 80003c2:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003c6:	bf18      	it	ne
 80003c8:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80003cc:	d029      	beq.n	8000422 <__adddf3+0x24e>
 80003ce:	ea94 0f05 	teq	r4, r5
 80003d2:	bf08      	it	eq
 80003d4:	ea90 0f02 	teqeq	r0, r2
 80003d8:	d005      	beq.n	80003e6 <__adddf3+0x212>
 80003da:	ea54 0c00 	orrs.w	ip, r4, r0
 80003de:	bf04      	itt	eq
 80003e0:	4619      	moveq	r1, r3
 80003e2:	4610      	moveq	r0, r2
 80003e4:	bd30      	pop	{r4, r5, pc}
 80003e6:	ea91 0f03 	teq	r1, r3
 80003ea:	bf1e      	ittt	ne
 80003ec:	2100      	movne	r1, #0
 80003ee:	2000      	movne	r0, #0
 80003f0:	bd30      	popne	{r4, r5, pc}
 80003f2:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80003f6:	d105      	bne.n	8000404 <__adddf3+0x230>
 80003f8:	0040      	lsls	r0, r0, #1
 80003fa:	4149      	adcs	r1, r1
 80003fc:	bf28      	it	cs
 80003fe:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 8000402:	bd30      	pop	{r4, r5, pc}
 8000404:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000408:	bf3c      	itt	cc
 800040a:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 800040e:	bd30      	popcc	{r4, r5, pc}
 8000410:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000414:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000418:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800041c:	f04f 0000 	mov.w	r0, #0
 8000420:	bd30      	pop	{r4, r5, pc}
 8000422:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000426:	bf1a      	itte	ne
 8000428:	4619      	movne	r1, r3
 800042a:	4610      	movne	r0, r2
 800042c:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000430:	bf1c      	itt	ne
 8000432:	460b      	movne	r3, r1
 8000434:	4602      	movne	r2, r0
 8000436:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800043a:	bf06      	itte	eq
 800043c:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000440:	ea91 0f03 	teqeq	r1, r3
 8000444:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000448:	bd30      	pop	{r4, r5, pc}
 800044a:	bf00      	nop

0800044c <__aeabi_ui2d>:
 800044c:	f090 0f00 	teq	r0, #0
 8000450:	bf04      	itt	eq
 8000452:	2100      	moveq	r1, #0
 8000454:	4770      	bxeq	lr
 8000456:	b530      	push	{r4, r5, lr}
 8000458:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800045c:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000460:	f04f 0500 	mov.w	r5, #0
 8000464:	f04f 0100 	mov.w	r1, #0
 8000468:	e750      	b.n	800030c <__adddf3+0x138>
 800046a:	bf00      	nop

0800046c <__aeabi_i2d>:
 800046c:	f090 0f00 	teq	r0, #0
 8000470:	bf04      	itt	eq
 8000472:	2100      	moveq	r1, #0
 8000474:	4770      	bxeq	lr
 8000476:	b530      	push	{r4, r5, lr}
 8000478:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800047c:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000480:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 8000484:	bf48      	it	mi
 8000486:	4240      	negmi	r0, r0
 8000488:	f04f 0100 	mov.w	r1, #0
 800048c:	e73e      	b.n	800030c <__adddf3+0x138>
 800048e:	bf00      	nop

08000490 <__aeabi_f2d>:
 8000490:	0042      	lsls	r2, r0, #1
 8000492:	ea4f 01e2 	mov.w	r1, r2, asr #3
 8000496:	ea4f 0131 	mov.w	r1, r1, rrx
 800049a:	ea4f 7002 	mov.w	r0, r2, lsl #28
 800049e:	bf1f      	itttt	ne
 80004a0:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 80004a4:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80004a8:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 80004ac:	4770      	bxne	lr
 80004ae:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 80004b2:	bf08      	it	eq
 80004b4:	4770      	bxeq	lr
 80004b6:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 80004ba:	bf04      	itt	eq
 80004bc:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 80004c0:	4770      	bxeq	lr
 80004c2:	b530      	push	{r4, r5, lr}
 80004c4:	f44f 7460 	mov.w	r4, #896	; 0x380
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004cc:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80004d0:	e71c      	b.n	800030c <__adddf3+0x138>
 80004d2:	bf00      	nop

080004d4 <__aeabi_ul2d>:
 80004d4:	ea50 0201 	orrs.w	r2, r0, r1
 80004d8:	bf08      	it	eq
 80004da:	4770      	bxeq	lr
 80004dc:	b530      	push	{r4, r5, lr}
 80004de:	f04f 0500 	mov.w	r5, #0
 80004e2:	e00a      	b.n	80004fa <__aeabi_l2d+0x16>

080004e4 <__aeabi_l2d>:
 80004e4:	ea50 0201 	orrs.w	r2, r0, r1
 80004e8:	bf08      	it	eq
 80004ea:	4770      	bxeq	lr
 80004ec:	b530      	push	{r4, r5, lr}
 80004ee:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80004f2:	d502      	bpl.n	80004fa <__aeabi_l2d+0x16>
 80004f4:	4240      	negs	r0, r0
 80004f6:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80004fa:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80004fe:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000502:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 8000506:	f43f aed8 	beq.w	80002ba <__adddf3+0xe6>
 800050a:	f04f 0203 	mov.w	r2, #3
 800050e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000512:	bf18      	it	ne
 8000514:	3203      	addne	r2, #3
 8000516:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800051a:	bf18      	it	ne
 800051c:	3203      	addne	r2, #3
 800051e:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 8000522:	f1c2 0320 	rsb	r3, r2, #32
 8000526:	fa00 fc03 	lsl.w	ip, r0, r3
 800052a:	fa20 f002 	lsr.w	r0, r0, r2
 800052e:	fa01 fe03 	lsl.w	lr, r1, r3
 8000532:	ea40 000e 	orr.w	r0, r0, lr
 8000536:	fa21 f102 	lsr.w	r1, r1, r2
 800053a:	4414      	add	r4, r2
 800053c:	e6bd      	b.n	80002ba <__adddf3+0xe6>
 800053e:	bf00      	nop

08000540 <__aeabi_dmul>:
 8000540:	b570      	push	{r4, r5, r6, lr}
 8000542:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000546:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 800054a:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800054e:	bf1d      	ittte	ne
 8000550:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000554:	ea94 0f0c 	teqne	r4, ip
 8000558:	ea95 0f0c 	teqne	r5, ip
 800055c:	f000 f8de 	bleq	800071c <__aeabi_dmul+0x1dc>
 8000560:	442c      	add	r4, r5
 8000562:	ea81 0603 	eor.w	r6, r1, r3
 8000566:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 800056a:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 800056e:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 8000572:	bf18      	it	ne
 8000574:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000578:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800057c:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000580:	d038      	beq.n	80005f4 <__aeabi_dmul+0xb4>
 8000582:	fba0 ce02 	umull	ip, lr, r0, r2
 8000586:	f04f 0500 	mov.w	r5, #0
 800058a:	fbe1 e502 	umlal	lr, r5, r1, r2
 800058e:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 8000592:	fbe0 e503 	umlal	lr, r5, r0, r3
 8000596:	f04f 0600 	mov.w	r6, #0
 800059a:	fbe1 5603 	umlal	r5, r6, r1, r3
 800059e:	f09c 0f00 	teq	ip, #0
 80005a2:	bf18      	it	ne
 80005a4:	f04e 0e01 	orrne.w	lr, lr, #1
 80005a8:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 80005ac:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 80005b0:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 80005b4:	d204      	bcs.n	80005c0 <__aeabi_dmul+0x80>
 80005b6:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80005ba:	416d      	adcs	r5, r5
 80005bc:	eb46 0606 	adc.w	r6, r6, r6
 80005c0:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80005c4:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80005c8:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80005cc:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80005d0:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80005d4:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80005d8:	bf88      	it	hi
 80005da:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80005de:	d81e      	bhi.n	800061e <__aeabi_dmul+0xde>
 80005e0:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80005e4:	bf08      	it	eq
 80005e6:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80005ea:	f150 0000 	adcs.w	r0, r0, #0
 80005ee:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80005f2:	bd70      	pop	{r4, r5, r6, pc}
 80005f4:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80005f8:	ea46 0101 	orr.w	r1, r6, r1
 80005fc:	ea40 0002 	orr.w	r0, r0, r2
 8000600:	ea81 0103 	eor.w	r1, r1, r3
 8000604:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000608:	bfc2      	ittt	gt
 800060a:	ebd4 050c 	rsbsgt	r5, r4, ip
 800060e:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000612:	bd70      	popgt	{r4, r5, r6, pc}
 8000614:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000618:	f04f 0e00 	mov.w	lr, #0
 800061c:	3c01      	subs	r4, #1
 800061e:	f300 80ab 	bgt.w	8000778 <__aeabi_dmul+0x238>
 8000622:	f114 0f36 	cmn.w	r4, #54	; 0x36
 8000626:	bfde      	ittt	le
 8000628:	2000      	movle	r0, #0
 800062a:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 800062e:	bd70      	pople	{r4, r5, r6, pc}
 8000630:	f1c4 0400 	rsb	r4, r4, #0
 8000634:	3c20      	subs	r4, #32
 8000636:	da35      	bge.n	80006a4 <__aeabi_dmul+0x164>
 8000638:	340c      	adds	r4, #12
 800063a:	dc1b      	bgt.n	8000674 <__aeabi_dmul+0x134>
 800063c:	f104 0414 	add.w	r4, r4, #20
 8000640:	f1c4 0520 	rsb	r5, r4, #32
 8000644:	fa00 f305 	lsl.w	r3, r0, r5
 8000648:	fa20 f004 	lsr.w	r0, r0, r4
 800064c:	fa01 f205 	lsl.w	r2, r1, r5
 8000650:	ea40 0002 	orr.w	r0, r0, r2
 8000654:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000658:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 800065c:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000660:	fa21 f604 	lsr.w	r6, r1, r4
 8000664:	eb42 0106 	adc.w	r1, r2, r6
 8000668:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800066c:	bf08      	it	eq
 800066e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000672:	bd70      	pop	{r4, r5, r6, pc}
 8000674:	f1c4 040c 	rsb	r4, r4, #12
 8000678:	f1c4 0520 	rsb	r5, r4, #32
 800067c:	fa00 f304 	lsl.w	r3, r0, r4
 8000680:	fa20 f005 	lsr.w	r0, r0, r5
 8000684:	fa01 f204 	lsl.w	r2, r1, r4
 8000688:	ea40 0002 	orr.w	r0, r0, r2
 800068c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000690:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000694:	f141 0100 	adc.w	r1, r1, #0
 8000698:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800069c:	bf08      	it	eq
 800069e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006a2:	bd70      	pop	{r4, r5, r6, pc}
 80006a4:	f1c4 0520 	rsb	r5, r4, #32
 80006a8:	fa00 f205 	lsl.w	r2, r0, r5
 80006ac:	ea4e 0e02 	orr.w	lr, lr, r2
 80006b0:	fa20 f304 	lsr.w	r3, r0, r4
 80006b4:	fa01 f205 	lsl.w	r2, r1, r5
 80006b8:	ea43 0302 	orr.w	r3, r3, r2
 80006bc:	fa21 f004 	lsr.w	r0, r1, r4
 80006c0:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006c4:	fa21 f204 	lsr.w	r2, r1, r4
 80006c8:	ea20 0002 	bic.w	r0, r0, r2
 80006cc:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80006d0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006d4:	bf08      	it	eq
 80006d6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006da:	bd70      	pop	{r4, r5, r6, pc}
 80006dc:	f094 0f00 	teq	r4, #0
 80006e0:	d10f      	bne.n	8000702 <__aeabi_dmul+0x1c2>
 80006e2:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80006e6:	0040      	lsls	r0, r0, #1
 80006e8:	eb41 0101 	adc.w	r1, r1, r1
 80006ec:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80006f0:	bf08      	it	eq
 80006f2:	3c01      	subeq	r4, #1
 80006f4:	d0f7      	beq.n	80006e6 <__aeabi_dmul+0x1a6>
 80006f6:	ea41 0106 	orr.w	r1, r1, r6
 80006fa:	f095 0f00 	teq	r5, #0
 80006fe:	bf18      	it	ne
 8000700:	4770      	bxne	lr
 8000702:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 8000706:	0052      	lsls	r2, r2, #1
 8000708:	eb43 0303 	adc.w	r3, r3, r3
 800070c:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000710:	bf08      	it	eq
 8000712:	3d01      	subeq	r5, #1
 8000714:	d0f7      	beq.n	8000706 <__aeabi_dmul+0x1c6>
 8000716:	ea43 0306 	orr.w	r3, r3, r6
 800071a:	4770      	bx	lr
 800071c:	ea94 0f0c 	teq	r4, ip
 8000720:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000724:	bf18      	it	ne
 8000726:	ea95 0f0c 	teqne	r5, ip
 800072a:	d00c      	beq.n	8000746 <__aeabi_dmul+0x206>
 800072c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000730:	bf18      	it	ne
 8000732:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000736:	d1d1      	bne.n	80006dc <__aeabi_dmul+0x19c>
 8000738:	ea81 0103 	eor.w	r1, r1, r3
 800073c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000740:	f04f 0000 	mov.w	r0, #0
 8000744:	bd70      	pop	{r4, r5, r6, pc}
 8000746:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 800074a:	bf06      	itte	eq
 800074c:	4610      	moveq	r0, r2
 800074e:	4619      	moveq	r1, r3
 8000750:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000754:	d019      	beq.n	800078a <__aeabi_dmul+0x24a>
 8000756:	ea94 0f0c 	teq	r4, ip
 800075a:	d102      	bne.n	8000762 <__aeabi_dmul+0x222>
 800075c:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000760:	d113      	bne.n	800078a <__aeabi_dmul+0x24a>
 8000762:	ea95 0f0c 	teq	r5, ip
 8000766:	d105      	bne.n	8000774 <__aeabi_dmul+0x234>
 8000768:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 800076c:	bf1c      	itt	ne
 800076e:	4610      	movne	r0, r2
 8000770:	4619      	movne	r1, r3
 8000772:	d10a      	bne.n	800078a <__aeabi_dmul+0x24a>
 8000774:	ea81 0103 	eor.w	r1, r1, r3
 8000778:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800077c:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000780:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000784:	f04f 0000 	mov.w	r0, #0
 8000788:	bd70      	pop	{r4, r5, r6, pc}
 800078a:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 800078e:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 8000792:	bd70      	pop	{r4, r5, r6, pc}

08000794 <__aeabi_ddiv>:
 8000794:	b570      	push	{r4, r5, r6, lr}
 8000796:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800079a:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 800079e:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80007a2:	bf1d      	ittte	ne
 80007a4:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80007a8:	ea94 0f0c 	teqne	r4, ip
 80007ac:	ea95 0f0c 	teqne	r5, ip
 80007b0:	f000 f8a7 	bleq	8000902 <__aeabi_ddiv+0x16e>
 80007b4:	eba4 0405 	sub.w	r4, r4, r5
 80007b8:	ea81 0e03 	eor.w	lr, r1, r3
 80007bc:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80007c0:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80007c4:	f000 8088 	beq.w	80008d8 <__aeabi_ddiv+0x144>
 80007c8:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80007cc:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80007d0:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80007d4:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80007d8:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80007dc:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80007e0:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80007e4:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80007e8:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80007ec:	429d      	cmp	r5, r3
 80007ee:	bf08      	it	eq
 80007f0:	4296      	cmpeq	r6, r2
 80007f2:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80007f6:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80007fa:	d202      	bcs.n	8000802 <__aeabi_ddiv+0x6e>
 80007fc:	085b      	lsrs	r3, r3, #1
 80007fe:	ea4f 0232 	mov.w	r2, r2, rrx
 8000802:	1ab6      	subs	r6, r6, r2
 8000804:	eb65 0503 	sbc.w	r5, r5, r3
 8000808:	085b      	lsrs	r3, r3, #1
 800080a:	ea4f 0232 	mov.w	r2, r2, rrx
 800080e:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 8000812:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 8000816:	ebb6 0e02 	subs.w	lr, r6, r2
 800081a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800081e:	bf22      	ittt	cs
 8000820:	1ab6      	subcs	r6, r6, r2
 8000822:	4675      	movcs	r5, lr
 8000824:	ea40 000c 	orrcs.w	r0, r0, ip
 8000828:	085b      	lsrs	r3, r3, #1
 800082a:	ea4f 0232 	mov.w	r2, r2, rrx
 800082e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000832:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000836:	bf22      	ittt	cs
 8000838:	1ab6      	subcs	r6, r6, r2
 800083a:	4675      	movcs	r5, lr
 800083c:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000840:	085b      	lsrs	r3, r3, #1
 8000842:	ea4f 0232 	mov.w	r2, r2, rrx
 8000846:	ebb6 0e02 	subs.w	lr, r6, r2
 800084a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800084e:	bf22      	ittt	cs
 8000850:	1ab6      	subcs	r6, r6, r2
 8000852:	4675      	movcs	r5, lr
 8000854:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000858:	085b      	lsrs	r3, r3, #1
 800085a:	ea4f 0232 	mov.w	r2, r2, rrx
 800085e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000862:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000866:	bf22      	ittt	cs
 8000868:	1ab6      	subcs	r6, r6, r2
 800086a:	4675      	movcs	r5, lr
 800086c:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000870:	ea55 0e06 	orrs.w	lr, r5, r6
 8000874:	d018      	beq.n	80008a8 <__aeabi_ddiv+0x114>
 8000876:	ea4f 1505 	mov.w	r5, r5, lsl #4
 800087a:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 800087e:	ea4f 1606 	mov.w	r6, r6, lsl #4
 8000882:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 8000886:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 800088a:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 800088e:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 8000892:	d1c0      	bne.n	8000816 <__aeabi_ddiv+0x82>
 8000894:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000898:	d10b      	bne.n	80008b2 <__aeabi_ddiv+0x11e>
 800089a:	ea41 0100 	orr.w	r1, r1, r0
 800089e:	f04f 0000 	mov.w	r0, #0
 80008a2:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 80008a6:	e7b6      	b.n	8000816 <__aeabi_ddiv+0x82>
 80008a8:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80008ac:	bf04      	itt	eq
 80008ae:	4301      	orreq	r1, r0
 80008b0:	2000      	moveq	r0, #0
 80008b2:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80008b6:	bf88      	it	hi
 80008b8:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80008bc:	f63f aeaf 	bhi.w	800061e <__aeabi_dmul+0xde>
 80008c0:	ebb5 0c03 	subs.w	ip, r5, r3
 80008c4:	bf04      	itt	eq
 80008c6:	ebb6 0c02 	subseq.w	ip, r6, r2
 80008ca:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80008ce:	f150 0000 	adcs.w	r0, r0, #0
 80008d2:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80008d6:	bd70      	pop	{r4, r5, r6, pc}
 80008d8:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80008dc:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80008e0:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80008e4:	bfc2      	ittt	gt
 80008e6:	ebd4 050c 	rsbsgt	r5, r4, ip
 80008ea:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80008ee:	bd70      	popgt	{r4, r5, r6, pc}
 80008f0:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80008f4:	f04f 0e00 	mov.w	lr, #0
 80008f8:	3c01      	subs	r4, #1
 80008fa:	e690      	b.n	800061e <__aeabi_dmul+0xde>
 80008fc:	ea45 0e06 	orr.w	lr, r5, r6
 8000900:	e68d      	b.n	800061e <__aeabi_dmul+0xde>
 8000902:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000906:	ea94 0f0c 	teq	r4, ip
 800090a:	bf08      	it	eq
 800090c:	ea95 0f0c 	teqeq	r5, ip
 8000910:	f43f af3b 	beq.w	800078a <__aeabi_dmul+0x24a>
 8000914:	ea94 0f0c 	teq	r4, ip
 8000918:	d10a      	bne.n	8000930 <__aeabi_ddiv+0x19c>
 800091a:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800091e:	f47f af34 	bne.w	800078a <__aeabi_dmul+0x24a>
 8000922:	ea95 0f0c 	teq	r5, ip
 8000926:	f47f af25 	bne.w	8000774 <__aeabi_dmul+0x234>
 800092a:	4610      	mov	r0, r2
 800092c:	4619      	mov	r1, r3
 800092e:	e72c      	b.n	800078a <__aeabi_dmul+0x24a>
 8000930:	ea95 0f0c 	teq	r5, ip
 8000934:	d106      	bne.n	8000944 <__aeabi_ddiv+0x1b0>
 8000936:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 800093a:	f43f aefd 	beq.w	8000738 <__aeabi_dmul+0x1f8>
 800093e:	4610      	mov	r0, r2
 8000940:	4619      	mov	r1, r3
 8000942:	e722      	b.n	800078a <__aeabi_dmul+0x24a>
 8000944:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000948:	bf18      	it	ne
 800094a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800094e:	f47f aec5 	bne.w	80006dc <__aeabi_dmul+0x19c>
 8000952:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000956:	f47f af0d 	bne.w	8000774 <__aeabi_dmul+0x234>
 800095a:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 800095e:	f47f aeeb 	bne.w	8000738 <__aeabi_dmul+0x1f8>
 8000962:	e712      	b.n	800078a <__aeabi_dmul+0x24a>

08000964 <__aeabi_d2f>:
 8000964:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000968:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 800096c:	bf24      	itt	cs
 800096e:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000972:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000976:	d90d      	bls.n	8000994 <__aeabi_d2f+0x30>
 8000978:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 800097c:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000980:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000984:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000988:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 800098c:	bf08      	it	eq
 800098e:	f020 0001 	biceq.w	r0, r0, #1
 8000992:	4770      	bx	lr
 8000994:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000998:	d121      	bne.n	80009de <__aeabi_d2f+0x7a>
 800099a:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 800099e:	bfbc      	itt	lt
 80009a0:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 80009a4:	4770      	bxlt	lr
 80009a6:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009aa:	ea4f 5252 	mov.w	r2, r2, lsr #21
 80009ae:	f1c2 0218 	rsb	r2, r2, #24
 80009b2:	f1c2 0c20 	rsb	ip, r2, #32
 80009b6:	fa10 f30c 	lsls.w	r3, r0, ip
 80009ba:	fa20 f002 	lsr.w	r0, r0, r2
 80009be:	bf18      	it	ne
 80009c0:	f040 0001 	orrne.w	r0, r0, #1
 80009c4:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 80009c8:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 80009cc:	fa03 fc0c 	lsl.w	ip, r3, ip
 80009d0:	ea40 000c 	orr.w	r0, r0, ip
 80009d4:	fa23 f302 	lsr.w	r3, r3, r2
 80009d8:	ea4f 0343 	mov.w	r3, r3, lsl #1
 80009dc:	e7cc      	b.n	8000978 <__aeabi_d2f+0x14>
 80009de:	ea7f 5362 	mvns.w	r3, r2, asr #21
 80009e2:	d107      	bne.n	80009f4 <__aeabi_d2f+0x90>
 80009e4:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 80009e8:	bf1e      	ittt	ne
 80009ea:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 80009ee:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 80009f2:	4770      	bxne	lr
 80009f4:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 80009f8:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 80009fc:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000a00:	4770      	bx	lr
 8000a02:	bf00      	nop

08000a04 <__aeabi_uldivmod>:
 8000a04:	b953      	cbnz	r3, 8000a1c <__aeabi_uldivmod+0x18>
 8000a06:	b94a      	cbnz	r2, 8000a1c <__aeabi_uldivmod+0x18>
 8000a08:	2900      	cmp	r1, #0
 8000a0a:	bf08      	it	eq
 8000a0c:	2800      	cmpeq	r0, #0
 8000a0e:	bf1c      	itt	ne
 8000a10:	f04f 31ff 	movne.w	r1, #4294967295
 8000a14:	f04f 30ff 	movne.w	r0, #4294967295
 8000a18:	f000 b970 	b.w	8000cfc <__aeabi_idiv0>
 8000a1c:	f1ad 0c08 	sub.w	ip, sp, #8
 8000a20:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000a24:	f000 f806 	bl	8000a34 <__udivmoddi4>
 8000a28:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000a2c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000a30:	b004      	add	sp, #16
 8000a32:	4770      	bx	lr

08000a34 <__udivmoddi4>:
 8000a34:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000a38:	9e08      	ldr	r6, [sp, #32]
 8000a3a:	460d      	mov	r5, r1
 8000a3c:	4604      	mov	r4, r0
 8000a3e:	460f      	mov	r7, r1
 8000a40:	2b00      	cmp	r3, #0
 8000a42:	d14a      	bne.n	8000ada <__udivmoddi4+0xa6>
 8000a44:	428a      	cmp	r2, r1
 8000a46:	4694      	mov	ip, r2
 8000a48:	d965      	bls.n	8000b16 <__udivmoddi4+0xe2>
 8000a4a:	fab2 f382 	clz	r3, r2
 8000a4e:	b143      	cbz	r3, 8000a62 <__udivmoddi4+0x2e>
 8000a50:	fa02 fc03 	lsl.w	ip, r2, r3
 8000a54:	f1c3 0220 	rsb	r2, r3, #32
 8000a58:	409f      	lsls	r7, r3
 8000a5a:	fa20 f202 	lsr.w	r2, r0, r2
 8000a5e:	4317      	orrs	r7, r2
 8000a60:	409c      	lsls	r4, r3
 8000a62:	ea4f 4e1c 	mov.w	lr, ip, lsr #16
 8000a66:	fa1f f58c 	uxth.w	r5, ip
 8000a6a:	fbb7 f1fe 	udiv	r1, r7, lr
 8000a6e:	0c22      	lsrs	r2, r4, #16
 8000a70:	fb0e 7711 	mls	r7, lr, r1, r7
 8000a74:	ea42 4207 	orr.w	r2, r2, r7, lsl #16
 8000a78:	fb01 f005 	mul.w	r0, r1, r5
 8000a7c:	4290      	cmp	r0, r2
 8000a7e:	d90a      	bls.n	8000a96 <__udivmoddi4+0x62>
 8000a80:	eb1c 0202 	adds.w	r2, ip, r2
 8000a84:	f101 37ff 	add.w	r7, r1, #4294967295
 8000a88:	f080 811c 	bcs.w	8000cc4 <__udivmoddi4+0x290>
 8000a8c:	4290      	cmp	r0, r2
 8000a8e:	f240 8119 	bls.w	8000cc4 <__udivmoddi4+0x290>
 8000a92:	3902      	subs	r1, #2
 8000a94:	4462      	add	r2, ip
 8000a96:	1a12      	subs	r2, r2, r0
 8000a98:	b2a4      	uxth	r4, r4
 8000a9a:	fbb2 f0fe 	udiv	r0, r2, lr
 8000a9e:	fb0e 2210 	mls	r2, lr, r0, r2
 8000aa2:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000aa6:	fb00 f505 	mul.w	r5, r0, r5
 8000aaa:	42a5      	cmp	r5, r4
 8000aac:	d90a      	bls.n	8000ac4 <__udivmoddi4+0x90>
 8000aae:	eb1c 0404 	adds.w	r4, ip, r4
 8000ab2:	f100 32ff 	add.w	r2, r0, #4294967295
 8000ab6:	f080 8107 	bcs.w	8000cc8 <__udivmoddi4+0x294>
 8000aba:	42a5      	cmp	r5, r4
 8000abc:	f240 8104 	bls.w	8000cc8 <__udivmoddi4+0x294>
 8000ac0:	4464      	add	r4, ip
 8000ac2:	3802      	subs	r0, #2
 8000ac4:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000ac8:	1b64      	subs	r4, r4, r5
 8000aca:	2100      	movs	r1, #0
 8000acc:	b11e      	cbz	r6, 8000ad6 <__udivmoddi4+0xa2>
 8000ace:	40dc      	lsrs	r4, r3
 8000ad0:	2300      	movs	r3, #0
 8000ad2:	e9c6 4300 	strd	r4, r3, [r6]
 8000ad6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000ada:	428b      	cmp	r3, r1
 8000adc:	d908      	bls.n	8000af0 <__udivmoddi4+0xbc>
 8000ade:	2e00      	cmp	r6, #0
 8000ae0:	f000 80ed 	beq.w	8000cbe <__udivmoddi4+0x28a>
 8000ae4:	2100      	movs	r1, #0
 8000ae6:	e9c6 0500 	strd	r0, r5, [r6]
 8000aea:	4608      	mov	r0, r1
 8000aec:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000af0:	fab3 f183 	clz	r1, r3
 8000af4:	2900      	cmp	r1, #0
 8000af6:	d149      	bne.n	8000b8c <__udivmoddi4+0x158>
 8000af8:	42ab      	cmp	r3, r5
 8000afa:	d302      	bcc.n	8000b02 <__udivmoddi4+0xce>
 8000afc:	4282      	cmp	r2, r0
 8000afe:	f200 80f8 	bhi.w	8000cf2 <__udivmoddi4+0x2be>
 8000b02:	1a84      	subs	r4, r0, r2
 8000b04:	eb65 0203 	sbc.w	r2, r5, r3
 8000b08:	2001      	movs	r0, #1
 8000b0a:	4617      	mov	r7, r2
 8000b0c:	2e00      	cmp	r6, #0
 8000b0e:	d0e2      	beq.n	8000ad6 <__udivmoddi4+0xa2>
 8000b10:	e9c6 4700 	strd	r4, r7, [r6]
 8000b14:	e7df      	b.n	8000ad6 <__udivmoddi4+0xa2>
 8000b16:	b902      	cbnz	r2, 8000b1a <__udivmoddi4+0xe6>
 8000b18:	deff      	udf	#255	; 0xff
 8000b1a:	fab2 f382 	clz	r3, r2
 8000b1e:	2b00      	cmp	r3, #0
 8000b20:	f040 8090 	bne.w	8000c44 <__udivmoddi4+0x210>
 8000b24:	1a8a      	subs	r2, r1, r2
 8000b26:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000b2a:	fa1f fe8c 	uxth.w	lr, ip
 8000b2e:	2101      	movs	r1, #1
 8000b30:	fbb2 f5f7 	udiv	r5, r2, r7
 8000b34:	fb07 2015 	mls	r0, r7, r5, r2
 8000b38:	0c22      	lsrs	r2, r4, #16
 8000b3a:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
 8000b3e:	fb0e f005 	mul.w	r0, lr, r5
 8000b42:	4290      	cmp	r0, r2
 8000b44:	d908      	bls.n	8000b58 <__udivmoddi4+0x124>
 8000b46:	eb1c 0202 	adds.w	r2, ip, r2
 8000b4a:	f105 38ff 	add.w	r8, r5, #4294967295
 8000b4e:	d202      	bcs.n	8000b56 <__udivmoddi4+0x122>
 8000b50:	4290      	cmp	r0, r2
 8000b52:	f200 80cb 	bhi.w	8000cec <__udivmoddi4+0x2b8>
 8000b56:	4645      	mov	r5, r8
 8000b58:	1a12      	subs	r2, r2, r0
 8000b5a:	b2a4      	uxth	r4, r4
 8000b5c:	fbb2 f0f7 	udiv	r0, r2, r7
 8000b60:	fb07 2210 	mls	r2, r7, r0, r2
 8000b64:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000b68:	fb0e fe00 	mul.w	lr, lr, r0
 8000b6c:	45a6      	cmp	lr, r4
 8000b6e:	d908      	bls.n	8000b82 <__udivmoddi4+0x14e>
 8000b70:	eb1c 0404 	adds.w	r4, ip, r4
 8000b74:	f100 32ff 	add.w	r2, r0, #4294967295
 8000b78:	d202      	bcs.n	8000b80 <__udivmoddi4+0x14c>
 8000b7a:	45a6      	cmp	lr, r4
 8000b7c:	f200 80bb 	bhi.w	8000cf6 <__udivmoddi4+0x2c2>
 8000b80:	4610      	mov	r0, r2
 8000b82:	eba4 040e 	sub.w	r4, r4, lr
 8000b86:	ea40 4005 	orr.w	r0, r0, r5, lsl #16
 8000b8a:	e79f      	b.n	8000acc <__udivmoddi4+0x98>
 8000b8c:	f1c1 0720 	rsb	r7, r1, #32
 8000b90:	408b      	lsls	r3, r1
 8000b92:	fa22 fc07 	lsr.w	ip, r2, r7
 8000b96:	ea4c 0c03 	orr.w	ip, ip, r3
 8000b9a:	fa05 f401 	lsl.w	r4, r5, r1
 8000b9e:	fa20 f307 	lsr.w	r3, r0, r7
 8000ba2:	40fd      	lsrs	r5, r7
 8000ba4:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000ba8:	4323      	orrs	r3, r4
 8000baa:	fbb5 f8f9 	udiv	r8, r5, r9
 8000bae:	fa1f fe8c 	uxth.w	lr, ip
 8000bb2:	fb09 5518 	mls	r5, r9, r8, r5
 8000bb6:	0c1c      	lsrs	r4, r3, #16
 8000bb8:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 8000bbc:	fb08 f50e 	mul.w	r5, r8, lr
 8000bc0:	42a5      	cmp	r5, r4
 8000bc2:	fa02 f201 	lsl.w	r2, r2, r1
 8000bc6:	fa00 f001 	lsl.w	r0, r0, r1
 8000bca:	d90b      	bls.n	8000be4 <__udivmoddi4+0x1b0>
 8000bcc:	eb1c 0404 	adds.w	r4, ip, r4
 8000bd0:	f108 3aff 	add.w	sl, r8, #4294967295
 8000bd4:	f080 8088 	bcs.w	8000ce8 <__udivmoddi4+0x2b4>
 8000bd8:	42a5      	cmp	r5, r4
 8000bda:	f240 8085 	bls.w	8000ce8 <__udivmoddi4+0x2b4>
 8000bde:	f1a8 0802 	sub.w	r8, r8, #2
 8000be2:	4464      	add	r4, ip
 8000be4:	1b64      	subs	r4, r4, r5
 8000be6:	b29d      	uxth	r5, r3
 8000be8:	fbb4 f3f9 	udiv	r3, r4, r9
 8000bec:	fb09 4413 	mls	r4, r9, r3, r4
 8000bf0:	ea45 4404 	orr.w	r4, r5, r4, lsl #16
 8000bf4:	fb03 fe0e 	mul.w	lr, r3, lr
 8000bf8:	45a6      	cmp	lr, r4
 8000bfa:	d908      	bls.n	8000c0e <__udivmoddi4+0x1da>
 8000bfc:	eb1c 0404 	adds.w	r4, ip, r4
 8000c00:	f103 35ff 	add.w	r5, r3, #4294967295
 8000c04:	d26c      	bcs.n	8000ce0 <__udivmoddi4+0x2ac>
 8000c06:	45a6      	cmp	lr, r4
 8000c08:	d96a      	bls.n	8000ce0 <__udivmoddi4+0x2ac>
 8000c0a:	3b02      	subs	r3, #2
 8000c0c:	4464      	add	r4, ip
 8000c0e:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000c12:	fba3 9502 	umull	r9, r5, r3, r2
 8000c16:	eba4 040e 	sub.w	r4, r4, lr
 8000c1a:	42ac      	cmp	r4, r5
 8000c1c:	46c8      	mov	r8, r9
 8000c1e:	46ae      	mov	lr, r5
 8000c20:	d356      	bcc.n	8000cd0 <__udivmoddi4+0x29c>
 8000c22:	d053      	beq.n	8000ccc <__udivmoddi4+0x298>
 8000c24:	b156      	cbz	r6, 8000c3c <__udivmoddi4+0x208>
 8000c26:	ebb0 0208 	subs.w	r2, r0, r8
 8000c2a:	eb64 040e 	sbc.w	r4, r4, lr
 8000c2e:	fa04 f707 	lsl.w	r7, r4, r7
 8000c32:	40ca      	lsrs	r2, r1
 8000c34:	40cc      	lsrs	r4, r1
 8000c36:	4317      	orrs	r7, r2
 8000c38:	e9c6 7400 	strd	r7, r4, [r6]
 8000c3c:	4618      	mov	r0, r3
 8000c3e:	2100      	movs	r1, #0
 8000c40:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c44:	f1c3 0120 	rsb	r1, r3, #32
 8000c48:	fa02 fc03 	lsl.w	ip, r2, r3
 8000c4c:	fa20 f201 	lsr.w	r2, r0, r1
 8000c50:	fa25 f101 	lsr.w	r1, r5, r1
 8000c54:	409d      	lsls	r5, r3
 8000c56:	432a      	orrs	r2, r5
 8000c58:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000c5c:	fa1f fe8c 	uxth.w	lr, ip
 8000c60:	fbb1 f0f7 	udiv	r0, r1, r7
 8000c64:	fb07 1510 	mls	r5, r7, r0, r1
 8000c68:	0c11      	lsrs	r1, r2, #16
 8000c6a:	ea41 4105 	orr.w	r1, r1, r5, lsl #16
 8000c6e:	fb00 f50e 	mul.w	r5, r0, lr
 8000c72:	428d      	cmp	r5, r1
 8000c74:	fa04 f403 	lsl.w	r4, r4, r3
 8000c78:	d908      	bls.n	8000c8c <__udivmoddi4+0x258>
 8000c7a:	eb1c 0101 	adds.w	r1, ip, r1
 8000c7e:	f100 38ff 	add.w	r8, r0, #4294967295
 8000c82:	d22f      	bcs.n	8000ce4 <__udivmoddi4+0x2b0>
 8000c84:	428d      	cmp	r5, r1
 8000c86:	d92d      	bls.n	8000ce4 <__udivmoddi4+0x2b0>
 8000c88:	3802      	subs	r0, #2
 8000c8a:	4461      	add	r1, ip
 8000c8c:	1b49      	subs	r1, r1, r5
 8000c8e:	b292      	uxth	r2, r2
 8000c90:	fbb1 f5f7 	udiv	r5, r1, r7
 8000c94:	fb07 1115 	mls	r1, r7, r5, r1
 8000c98:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000c9c:	fb05 f10e 	mul.w	r1, r5, lr
 8000ca0:	4291      	cmp	r1, r2
 8000ca2:	d908      	bls.n	8000cb6 <__udivmoddi4+0x282>
 8000ca4:	eb1c 0202 	adds.w	r2, ip, r2
 8000ca8:	f105 38ff 	add.w	r8, r5, #4294967295
 8000cac:	d216      	bcs.n	8000cdc <__udivmoddi4+0x2a8>
 8000cae:	4291      	cmp	r1, r2
 8000cb0:	d914      	bls.n	8000cdc <__udivmoddi4+0x2a8>
 8000cb2:	3d02      	subs	r5, #2
 8000cb4:	4462      	add	r2, ip
 8000cb6:	1a52      	subs	r2, r2, r1
 8000cb8:	ea45 4100 	orr.w	r1, r5, r0, lsl #16
 8000cbc:	e738      	b.n	8000b30 <__udivmoddi4+0xfc>
 8000cbe:	4631      	mov	r1, r6
 8000cc0:	4630      	mov	r0, r6
 8000cc2:	e708      	b.n	8000ad6 <__udivmoddi4+0xa2>
 8000cc4:	4639      	mov	r1, r7
 8000cc6:	e6e6      	b.n	8000a96 <__udivmoddi4+0x62>
 8000cc8:	4610      	mov	r0, r2
 8000cca:	e6fb      	b.n	8000ac4 <__udivmoddi4+0x90>
 8000ccc:	4548      	cmp	r0, r9
 8000cce:	d2a9      	bcs.n	8000c24 <__udivmoddi4+0x1f0>
 8000cd0:	ebb9 0802 	subs.w	r8, r9, r2
 8000cd4:	eb65 0e0c 	sbc.w	lr, r5, ip
 8000cd8:	3b01      	subs	r3, #1
 8000cda:	e7a3      	b.n	8000c24 <__udivmoddi4+0x1f0>
 8000cdc:	4645      	mov	r5, r8
 8000cde:	e7ea      	b.n	8000cb6 <__udivmoddi4+0x282>
 8000ce0:	462b      	mov	r3, r5
 8000ce2:	e794      	b.n	8000c0e <__udivmoddi4+0x1da>
 8000ce4:	4640      	mov	r0, r8
 8000ce6:	e7d1      	b.n	8000c8c <__udivmoddi4+0x258>
 8000ce8:	46d0      	mov	r8, sl
 8000cea:	e77b      	b.n	8000be4 <__udivmoddi4+0x1b0>
 8000cec:	3d02      	subs	r5, #2
 8000cee:	4462      	add	r2, ip
 8000cf0:	e732      	b.n	8000b58 <__udivmoddi4+0x124>
 8000cf2:	4608      	mov	r0, r1
 8000cf4:	e70a      	b.n	8000b0c <__udivmoddi4+0xd8>
 8000cf6:	4464      	add	r4, ip
 8000cf8:	3802      	subs	r0, #2
 8000cfa:	e742      	b.n	8000b82 <__udivmoddi4+0x14e>

08000cfc <__aeabi_idiv0>:
 8000cfc:	4770      	bx	lr
 8000cfe:	bf00      	nop

08000d00 <_f_splitfloat_def>:
uint8_t rx_size;
uint8_t tx_size; // for dummy

/*PRIVATE FUNCTION START DEFINE-----------------------------------------------------------------------------------------------------------*/
static void _f_splitfloat_def(float _input, uint8_t *data)
{
 8000d00:	b480      	push	{r7}
 8000d02:	b083      	sub	sp, #12
 8000d04:	af00      	add	r7, sp, #0
 8000d06:	ed87 0a01 	vstr	s0, [r7, #4]
 8000d0a:	6038      	str	r0, [r7, #0]
	data[0] = *(((uint8_t*)&_input) + 0);
 8000d0c:	1d3b      	adds	r3, r7, #4
 8000d0e:	781a      	ldrb	r2, [r3, #0]
 8000d10:	683b      	ldr	r3, [r7, #0]
 8000d12:	701a      	strb	r2, [r3, #0]
	data[1] = *(((uint8_t*)&_input) + 1);
 8000d14:	683b      	ldr	r3, [r7, #0]
 8000d16:	3301      	adds	r3, #1
 8000d18:	797a      	ldrb	r2, [r7, #5]
 8000d1a:	701a      	strb	r2, [r3, #0]
	data[2] = *(((uint8_t*)&_input) + 2);
 8000d1c:	683b      	ldr	r3, [r7, #0]
 8000d1e:	3302      	adds	r3, #2
 8000d20:	79ba      	ldrb	r2, [r7, #6]
 8000d22:	701a      	strb	r2, [r3, #0]
	data[3] = *(((uint8_t*)&_input) + 3);
 8000d24:	683b      	ldr	r3, [r7, #0]
 8000d26:	3303      	adds	r3, #3
 8000d28:	79fa      	ldrb	r2, [r7, #7]
 8000d2a:	701a      	strb	r2, [r3, #0]
}
 8000d2c:	bf00      	nop
 8000d2e:	370c      	adds	r7, #12
 8000d30:	46bd      	mov	sp, r7
 8000d32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d36:	4770      	bx	lr

08000d38 <_f_splituint16_def>:

static void _f_splituint16_def(uint16_t input, uint8_t *higherByte, uint8_t *lowerByte)
{
 8000d38:	b480      	push	{r7}
 8000d3a:	b085      	sub	sp, #20
 8000d3c:	af00      	add	r7, sp, #0
 8000d3e:	4603      	mov	r3, r0
 8000d40:	60b9      	str	r1, [r7, #8]
 8000d42:	607a      	str	r2, [r7, #4]
 8000d44:	81fb      	strh	r3, [r7, #14]
    *higherByte = (input >> 8) & 0xFF; // Lấy 8 bit cao
 8000d46:	89fb      	ldrh	r3, [r7, #14]
 8000d48:	0a1b      	lsrs	r3, r3, #8
 8000d4a:	b29b      	uxth	r3, r3
 8000d4c:	b2da      	uxtb	r2, r3
 8000d4e:	68bb      	ldr	r3, [r7, #8]
 8000d50:	701a      	strb	r2, [r3, #0]
    *lowerByte = input & 0xFF;        // Lấy 8 bit thấp
 8000d52:	89fb      	ldrh	r3, [r7, #14]
 8000d54:	b2da      	uxtb	r2, r3
 8000d56:	687b      	ldr	r3, [r7, #4]
 8000d58:	701a      	strb	r2, [r3, #0]
}
 8000d5a:	bf00      	nop
 8000d5c:	3714      	adds	r7, #20
 8000d5e:	46bd      	mov	sp, r7
 8000d60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d64:	4770      	bx	lr
	...

08000d68 <_f_slave_read_multiple_holding_register_handler_def>:

static void _f_slave_read_multiple_holding_register_handler_def(void)
{
 8000d68:	b580      	push	{r7, lr}
 8000d6a:	b082      	sub	sp, #8
 8000d6c:	af00      	add	r7, sp, #0
	uint16_t startReg = (uint16_t)(rx_buf[2]) << 8 | (uint16_t)(rx_buf[3]);
 8000d6e:	4b22      	ldr	r3, [pc, #136]	; (8000df8 <_f_slave_read_multiple_holding_register_handler_def+0x90>)
 8000d70:	789b      	ldrb	r3, [r3, #2]
 8000d72:	021b      	lsls	r3, r3, #8
 8000d74:	b21a      	sxth	r2, r3
 8000d76:	4b20      	ldr	r3, [pc, #128]	; (8000df8 <_f_slave_read_multiple_holding_register_handler_def+0x90>)
 8000d78:	78db      	ldrb	r3, [r3, #3]
 8000d7a:	b21b      	sxth	r3, r3
 8000d7c:	4313      	orrs	r3, r2
 8000d7e:	b21b      	sxth	r3, r3
 8000d80:	807b      	strh	r3, [r7, #2]
	uint16_t numberOfReg = (uint16_t)(rx_buf[4]) << 8 | (uint16_t)(rx_buf[5]);
 8000d82:	4b1d      	ldr	r3, [pc, #116]	; (8000df8 <_f_slave_read_multiple_holding_register_handler_def+0x90>)
 8000d84:	791b      	ldrb	r3, [r3, #4]
 8000d86:	021b      	lsls	r3, r3, #8
 8000d88:	b21a      	sxth	r2, r3
 8000d8a:	4b1b      	ldr	r3, [pc, #108]	; (8000df8 <_f_slave_read_multiple_holding_register_handler_def+0x90>)
 8000d8c:	795b      	ldrb	r3, [r3, #5]
 8000d8e:	b21b      	sxth	r3, r3
 8000d90:	4313      	orrs	r3, r2
 8000d92:	b21b      	sxth	r3, r3
 8000d94:	803b      	strh	r3, [r7, #0]
	tx_buf[0] = _address_def;
 8000d96:	4b19      	ldr	r3, [pc, #100]	; (8000dfc <_f_slave_read_multiple_holding_register_handler_def+0x94>)
 8000d98:	781a      	ldrb	r2, [r3, #0]
 8000d9a:	4b19      	ldr	r3, [pc, #100]	; (8000e00 <_f_slave_read_multiple_holding_register_handler_def+0x98>)
 8000d9c:	701a      	strb	r2, [r3, #0]
	tx_buf[1] = rx_buf[1];
 8000d9e:	4b16      	ldr	r3, [pc, #88]	; (8000df8 <_f_slave_read_multiple_holding_register_handler_def+0x90>)
 8000da0:	785a      	ldrb	r2, [r3, #1]
 8000da2:	4b17      	ldr	r3, [pc, #92]	; (8000e00 <_f_slave_read_multiple_holding_register_handler_def+0x98>)
 8000da4:	705a      	strb	r2, [r3, #1]
	tx_buf[2] = numberOfReg * 2;
 8000da6:	883b      	ldrh	r3, [r7, #0]
 8000da8:	b2db      	uxtb	r3, r3
 8000daa:	005b      	lsls	r3, r3, #1
 8000dac:	b2da      	uxtb	r2, r3
 8000dae:	4b14      	ldr	r3, [pc, #80]	; (8000e00 <_f_slave_read_multiple_holding_register_handler_def+0x98>)
 8000db0:	709a      	strb	r2, [r3, #2]
	int i;
	for(i = 0; i < numberOfReg * 2; i++){
 8000db2:	2300      	movs	r3, #0
 8000db4:	607b      	str	r3, [r7, #4]
 8000db6:	e009      	b.n	8000dcc <_f_slave_read_multiple_holding_register_handler_def+0x64>
		tx_buf[i + 3] = _register_def[startReg];
 8000db8:	887a      	ldrh	r2, [r7, #2]
 8000dba:	687b      	ldr	r3, [r7, #4]
 8000dbc:	3303      	adds	r3, #3
 8000dbe:	4911      	ldr	r1, [pc, #68]	; (8000e04 <_f_slave_read_multiple_holding_register_handler_def+0x9c>)
 8000dc0:	5c89      	ldrb	r1, [r1, r2]
 8000dc2:	4a0f      	ldr	r2, [pc, #60]	; (8000e00 <_f_slave_read_multiple_holding_register_handler_def+0x98>)
 8000dc4:	54d1      	strb	r1, [r2, r3]
	for(i = 0; i < numberOfReg * 2; i++){
 8000dc6:	687b      	ldr	r3, [r7, #4]
 8000dc8:	3301      	adds	r3, #1
 8000dca:	607b      	str	r3, [r7, #4]
 8000dcc:	883b      	ldrh	r3, [r7, #0]
 8000dce:	005b      	lsls	r3, r3, #1
 8000dd0:	687a      	ldr	r2, [r7, #4]
 8000dd2:	429a      	cmp	r2, r3
 8000dd4:	dbf0      	blt.n	8000db8 <_f_slave_read_multiple_holding_register_handler_def+0x50>
	}
	tx_size = i + 3;
 8000dd6:	687b      	ldr	r3, [r7, #4]
 8000dd8:	b2db      	uxtb	r3, r3
 8000dda:	3303      	adds	r3, #3
 8000ddc:	b2da      	uxtb	r2, r3
 8000dde:	4b0a      	ldr	r3, [pc, #40]	; (8000e08 <_f_slave_read_multiple_holding_register_handler_def+0xa0>)
 8000de0:	701a      	strb	r2, [r3, #0]
	f_rs485_send_cmd(tx_buf, tx_size);
 8000de2:	4b09      	ldr	r3, [pc, #36]	; (8000e08 <_f_slave_read_multiple_holding_register_handler_def+0xa0>)
 8000de4:	781b      	ldrb	r3, [r3, #0]
 8000de6:	4619      	mov	r1, r3
 8000de8:	4805      	ldr	r0, [pc, #20]	; (8000e00 <_f_slave_read_multiple_holding_register_handler_def+0x98>)
 8000dea:	f001 fb9f 	bl	800252c <f_rs485_send_cmd>

	//	Modbus_Transmit_Slave(&slave, hDev->Address, slave.Rx_buf[1], &hDev->Register[startReg], numberOfReg * 2, 100);

	return;
 8000dee:	bf00      	nop

}
 8000df0:	3708      	adds	r7, #8
 8000df2:	46bd      	mov	sp, r7
 8000df4:	bd80      	pop	{r7, pc}
 8000df6:	bf00      	nop
 8000df8:	20000364 	.word	0x20000364
 8000dfc:	20000260 	.word	0x20000260
 8000e00:	20000264 	.word	0x20000264
 8000e04:	2000024c 	.word	0x2000024c
 8000e08:	20000466 	.word	0x20000466

08000e0c <_f_slave_read_holding_register_handler_def>:

static void _f_slave_read_holding_register_handler_def(void)
{
 8000e0c:	b480      	push	{r7}
 8000e0e:	af00      	add	r7, sp, #0
	return;
 8000e10:	bf00      	nop
}
 8000e12:	46bd      	mov	sp, r7
 8000e14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e18:	4770      	bx	lr
	...

08000e1c <_f_slave_write_holding_register_handler_def>:

static void _f_slave_write_holding_register_handler_def(void)
{
 8000e1c:	b580      	push	{r7, lr}
 8000e1e:	af00      	add	r7, sp, #0
	f_rs485_send_cmd(rx_buf, rx_size);
 8000e20:	4b07      	ldr	r3, [pc, #28]	; (8000e40 <_f_slave_write_holding_register_handler_def+0x24>)
 8000e22:	781b      	ldrb	r3, [r3, #0]
 8000e24:	4619      	mov	r1, r3
 8000e26:	4807      	ldr	r0, [pc, #28]	; (8000e44 <_f_slave_write_holding_register_handler_def+0x28>)
 8000e28:	f001 fb80 	bl	800252c <f_rs485_send_cmd>
	_register_def[LED_REGISTER_ADDRESS] = rx_buf[4];
 8000e2c:	4b05      	ldr	r3, [pc, #20]	; (8000e44 <_f_slave_write_holding_register_handler_def+0x28>)
 8000e2e:	791a      	ldrb	r2, [r3, #4]
 8000e30:	4b05      	ldr	r3, [pc, #20]	; (8000e48 <_f_slave_write_holding_register_handler_def+0x2c>)
 8000e32:	709a      	strb	r2, [r3, #2]
	_register_def[LED_REGISTER_ADDRESS + 1] = rx_buf[5];
 8000e34:	4b03      	ldr	r3, [pc, #12]	; (8000e44 <_f_slave_write_holding_register_handler_def+0x28>)
 8000e36:	795a      	ldrb	r2, [r3, #5]
 8000e38:	4b03      	ldr	r3, [pc, #12]	; (8000e48 <_f_slave_write_holding_register_handler_def+0x2c>)
 8000e3a:	70da      	strb	r2, [r3, #3]
//	uint8_t CoilState = _register_def[LED_REGISTER_ADDRESS + 1];
}
 8000e3c:	bf00      	nop
 8000e3e:	bd80      	pop	{r7, pc}
 8000e40:	20000465 	.word	0x20000465
 8000e44:	20000364 	.word	0x20000364
 8000e48:	2000024c 	.word	0x2000024c

08000e4c <_f_slave_commandparser_handler_def>:

static void _f_slave_commandparser_handler_def(void)
{
 8000e4c:	b480      	push	{r7}
 8000e4e:	af00      	add	r7, sp, #0
	switch(1){
	case SIGNAL_READ_COIL:
	{
		break;
 8000e50:	bf00      	nop
		break;
	}
	default:
		break;
	}
}
 8000e52:	bf00      	nop
 8000e54:	46bd      	mov	sp, r7
 8000e56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e5a:	4770      	bx	lr

08000e5c <_f_read_data_def>:

static void _f_read_data_def(void){
 8000e5c:	b580      	push	{r7, lr}
 8000e5e:	b084      	sub	sp, #16
 8000e60:	af00      	add	r7, sp, #0
	float tempCur = sensor_get_current();
 8000e62:	f001 fd59 	bl	8002918 <sensor_get_current>
 8000e66:	ed87 0a03 	vstr	s0, [r7, #12]
	uint16_t tempLt = sensor_get_light();
 8000e6a:	f001 fcff 	bl	800286c <sensor_get_light>
 8000e6e:	4603      	mov	r3, r0
 8000e70:	817b      	strh	r3, [r7, #10]
	uint16_t tempPt =sensor_get_potentiometer();
 8000e72:	f001 fd07 	bl	8002884 <sensor_get_potentiometer>
 8000e76:	4603      	mov	r3, r0
 8000e78:	813b      	strh	r3, [r7, #8]
	float tempT = sensor_get_temperature();
 8000e7a:	f001 fda9 	bl	80029d0 <sensor_get_temperature>
 8000e7e:	ed87 0a01 	vstr	s0, [r7, #4]
	float tempVol = sensor_get_voltage();
 8000e82:	f001 fd0d 	bl	80028a0 <sensor_get_voltage>
 8000e86:	ed87 0a00 	vstr	s0, [r7]

	// Current
	_f_splitfloat_def(tempCur, &_register_def[CURRENT_REGISTER_ADDRESS]);
 8000e8a:	480f      	ldr	r0, [pc, #60]	; (8000ec8 <_f_read_data_def+0x6c>)
 8000e8c:	ed97 0a03 	vldr	s0, [r7, #12]
 8000e90:	f7ff ff36 	bl	8000d00 <_f_splitfloat_def>
	// Temperature
	_f_splitfloat_def(tempT, &_register_def[TEMPERATURE_REGISTER_ADDRESS]);
 8000e94:	480d      	ldr	r0, [pc, #52]	; (8000ecc <_f_read_data_def+0x70>)
 8000e96:	ed97 0a01 	vldr	s0, [r7, #4]
 8000e9a:	f7ff ff31 	bl	8000d00 <_f_splitfloat_def>
	// Voltage
	_f_splitfloat_def(tempVol, &_register_def[VOLTAGE_REGISTER_ADDRESS]);
 8000e9e:	480c      	ldr	r0, [pc, #48]	; (8000ed0 <_f_read_data_def+0x74>)
 8000ea0:	ed97 0a00 	vldr	s0, [r7]
 8000ea4:	f7ff ff2c 	bl	8000d00 <_f_splitfloat_def>
	// Light
	_f_splituint16_def(tempLt, &_register_def[LIGHT_REGISTER_ADDRESS], &_register_def[LIGHT_REGISTER_ADDRESS + 1]);
 8000ea8:	897b      	ldrh	r3, [r7, #10]
 8000eaa:	4a0a      	ldr	r2, [pc, #40]	; (8000ed4 <_f_read_data_def+0x78>)
 8000eac:	490a      	ldr	r1, [pc, #40]	; (8000ed8 <_f_read_data_def+0x7c>)
 8000eae:	4618      	mov	r0, r3
 8000eb0:	f7ff ff42 	bl	8000d38 <_f_splituint16_def>
	// Potentiometer
	_f_splituint16_def(tempPt, &_register_def[POTENTIOMETER_REGISTER_ADDRESS], &_register_def[POTENTIOMETER_REGISTER_ADDRESS + 1]);
 8000eb4:	893b      	ldrh	r3, [r7, #8]
 8000eb6:	4a09      	ldr	r2, [pc, #36]	; (8000edc <_f_read_data_def+0x80>)
 8000eb8:	4909      	ldr	r1, [pc, #36]	; (8000ee0 <_f_read_data_def+0x84>)
 8000eba:	4618      	mov	r0, r3
 8000ebc:	f7ff ff3c 	bl	8000d38 <_f_splituint16_def>
}
 8000ec0:	bf00      	nop
 8000ec2:	3710      	adds	r7, #16
 8000ec4:	46bd      	mov	sp, r7
 8000ec6:	bd80      	pop	{r7, pc}
 8000ec8:	20000256 	.word	0x20000256
 8000ecc:	20000252 	.word	0x20000252
 8000ed0:	2000025a 	.word	0x2000025a
 8000ed4:	20000251 	.word	0x20000251
 8000ed8:	20000250 	.word	0x20000250
 8000edc:	2000024d 	.word	0x2000024d
 8000ee0:	2000024c 	.word	0x2000024c

08000ee4 <_f_is_flag_def>:

static uint8_t _f_is_flag_def(void){
 8000ee4:	b480      	push	{r7}
 8000ee6:	af00      	add	r7, sp, #0
	if(flag_rx){
 8000ee8:	4b07      	ldr	r3, [pc, #28]	; (8000f08 <_f_is_flag_def+0x24>)
 8000eea:	781b      	ldrb	r3, [r3, #0]
 8000eec:	2b00      	cmp	r3, #0
 8000eee:	d004      	beq.n	8000efa <_f_is_flag_def+0x16>
		flag_rx = 0;
 8000ef0:	4b05      	ldr	r3, [pc, #20]	; (8000f08 <_f_is_flag_def+0x24>)
 8000ef2:	2200      	movs	r2, #0
 8000ef4:	701a      	strb	r2, [r3, #0]
		return 1;
 8000ef6:	2301      	movs	r3, #1
 8000ef8:	e000      	b.n	8000efc <_f_is_flag_def+0x18>
	}
	return 0;
 8000efa:	2300      	movs	r3, #0
}
 8000efc:	4618      	mov	r0, r3
 8000efe:	46bd      	mov	sp, r7
 8000f00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f04:	4770      	bx	lr
 8000f06:	bf00      	nop
 8000f08:	20000464 	.word	0x20000464

08000f0c <f_slave_init_def>:
/*PRIVATE FUNCTION END DEFINE-----------------------------------------------------------------------------------------------------------*/


/*PUBLIC FUNCTION START DEFINE-----------------------------------------------------------------------------------------------------------*/
void f_slave_init_def(void)
{
 8000f0c:	b580      	push	{r7, lr}
 8000f0e:	af00      	add	r7, sp, #0
	_slave_signal_def = 0;
 8000f10:	4b0a      	ldr	r3, [pc, #40]	; (8000f3c <f_slave_init_def+0x30>)
 8000f12:	2200      	movs	r2, #0
 8000f14:	701a      	strb	r2, [r3, #0]
	_slave_state_def = STATE_IDLE;
 8000f16:	4b0a      	ldr	r3, [pc, #40]	; (8000f40 <f_slave_init_def+0x34>)
 8000f18:	2200      	movs	r2, #0
 8000f1a:	701a      	strb	r2, [r3, #0]
	_address_def = SLAVE_ADDRESS;
 8000f1c:	4b09      	ldr	r3, [pc, #36]	; (8000f44 <f_slave_init_def+0x38>)
 8000f1e:	2202      	movs	r2, #2
 8000f20:	701a      	strb	r2, [r3, #0]
	memset(_register_def, 0, sizeof(_register_def));
 8000f22:	2214      	movs	r2, #20
 8000f24:	2100      	movs	r1, #0
 8000f26:	4808      	ldr	r0, [pc, #32]	; (8000f48 <f_slave_init_def+0x3c>)
 8000f28:	f006 fa98 	bl	800745c <memset>
	f_rs485_init(&huart3, rx_buf, &flag_rx, &rx_size);
 8000f2c:	4b07      	ldr	r3, [pc, #28]	; (8000f4c <f_slave_init_def+0x40>)
 8000f2e:	4a08      	ldr	r2, [pc, #32]	; (8000f50 <f_slave_init_def+0x44>)
 8000f30:	4908      	ldr	r1, [pc, #32]	; (8000f54 <f_slave_init_def+0x48>)
 8000f32:	4809      	ldr	r0, [pc, #36]	; (8000f58 <f_slave_init_def+0x4c>)
 8000f34:	f001 fad8 	bl	80024e8 <f_rs485_init>
}
 8000f38:	bf00      	nop
 8000f3a:	bd80      	pop	{r7, pc}
 8000f3c:	20000261 	.word	0x20000261
 8000f40:	20000262 	.word	0x20000262
 8000f44:	20000260 	.word	0x20000260
 8000f48:	2000024c 	.word	0x2000024c
 8000f4c:	20000465 	.word	0x20000465
 8000f50:	20000464 	.word	0x20000464
 8000f54:	20000364 	.word	0x20000364
 8000f58:	200009d8 	.word	0x200009d8

08000f5c <f_slave_behavior_def>:

void f_slave_behavior_def(void)
{
 8000f5c:	b580      	push	{r7, lr}
 8000f5e:	af00      	add	r7, sp, #0
	switch(_slave_state_def)
 8000f60:	4b1e      	ldr	r3, [pc, #120]	; (8000fdc <f_slave_behavior_def+0x80>)
 8000f62:	781b      	ldrb	r3, [r3, #0]
 8000f64:	2b05      	cmp	r3, #5
 8000f66:	d833      	bhi.n	8000fd0 <f_slave_behavior_def+0x74>
 8000f68:	a201      	add	r2, pc, #4	; (adr r2, 8000f70 <f_slave_behavior_def+0x14>)
 8000f6a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000f6e:	bf00      	nop
 8000f70:	08000f89 	.word	0x08000f89
 8000f74:	08000f91 	.word	0x08000f91
 8000f78:	08000fa7 	.word	0x08000fa7
 8000f7c:	08000fad 	.word	0x08000fad
 8000f80:	08000fb9 	.word	0x08000fb9
 8000f84:	08000fc5 	.word	0x08000fc5
	{
	case STATE_IDLE:
	{
		if(1){
			_slave_state_def = STATE_WAITTING_FOR_CMD;
 8000f88:	4b14      	ldr	r3, [pc, #80]	; (8000fdc <f_slave_behavior_def+0x80>)
 8000f8a:	2201      	movs	r2, #1
 8000f8c:	701a      	strb	r2, [r3, #0]
		}
		break;
 8000f8e:	e022      	b.n	8000fd6 <f_slave_behavior_def+0x7a>
	}
	case STATE_WAITTING_FOR_CMD:
	{
		_f_read_data_def();
 8000f90:	f7ff ff64 	bl	8000e5c <_f_read_data_def>
		if(_f_is_flag_def()){
 8000f94:	f7ff ffa6 	bl	8000ee4 <_f_is_flag_def>
 8000f98:	4603      	mov	r3, r0
 8000f9a:	2b00      	cmp	r3, #0
 8000f9c:	d01a      	beq.n	8000fd4 <f_slave_behavior_def+0x78>
			_slave_state_def = STATE_COMMAND_PARSER;
 8000f9e:	4b0f      	ldr	r3, [pc, #60]	; (8000fdc <f_slave_behavior_def+0x80>)
 8000fa0:	2202      	movs	r2, #2
 8000fa2:	701a      	strb	r2, [r3, #0]
		}
		break;
 8000fa4:	e016      	b.n	8000fd4 <f_slave_behavior_def+0x78>
	}
	case STATE_COMMAND_PARSER:
	{
		_f_slave_commandparser_handler_def();
 8000fa6:	f7ff ff51 	bl	8000e4c <_f_slave_commandparser_handler_def>
		break;
 8000faa:	e014      	b.n	8000fd6 <f_slave_behavior_def+0x7a>
	}
	case STATE_READ_MULTIPLE_HOLDING_REGISTER_HANDLER:
	{
		_f_slave_read_multiple_holding_register_handler_def();
 8000fac:	f7ff fedc 	bl	8000d68 <_f_slave_read_multiple_holding_register_handler_def>
		if(1){
			_slave_state_def = STATE_IDLE;
 8000fb0:	4b0a      	ldr	r3, [pc, #40]	; (8000fdc <f_slave_behavior_def+0x80>)
 8000fb2:	2200      	movs	r2, #0
 8000fb4:	701a      	strb	r2, [r3, #0]
		}
		break;
 8000fb6:	e00e      	b.n	8000fd6 <f_slave_behavior_def+0x7a>
	}
	case STATE_READ_HOLDING_REGISTER_HANDLER:
	{
		_f_slave_read_holding_register_handler_def();
 8000fb8:	f7ff ff28 	bl	8000e0c <_f_slave_read_holding_register_handler_def>
		if(1){
			_slave_state_def = STATE_IDLE;
 8000fbc:	4b07      	ldr	r3, [pc, #28]	; (8000fdc <f_slave_behavior_def+0x80>)
 8000fbe:	2200      	movs	r2, #0
 8000fc0:	701a      	strb	r2, [r3, #0]
		}
		break;
 8000fc2:	e008      	b.n	8000fd6 <f_slave_behavior_def+0x7a>
	}
	case STATE_WRITE_HOLDING_REGISTER_HANDLER:
	{
		_f_slave_write_holding_register_handler_def();
 8000fc4:	f7ff ff2a 	bl	8000e1c <_f_slave_write_holding_register_handler_def>
		if(1){
			_slave_state_def = STATE_IDLE;
 8000fc8:	4b04      	ldr	r3, [pc, #16]	; (8000fdc <f_slave_behavior_def+0x80>)
 8000fca:	2200      	movs	r2, #0
 8000fcc:	701a      	strb	r2, [r3, #0]
		}
		break;
 8000fce:	e002      	b.n	8000fd6 <f_slave_behavior_def+0x7a>
	}
	default:
		break;
 8000fd0:	bf00      	nop
 8000fd2:	e000      	b.n	8000fd6 <f_slave_behavior_def+0x7a>
		break;
 8000fd4:	bf00      	nop
	}
}
 8000fd6:	bf00      	nop
 8000fd8:	bd80      	pop	{r7, pc}
 8000fda:	bf00      	nop
 8000fdc:	20000262 	.word	0x20000262

08000fe0 <MX_ADC1_Init>:
ADC_HandleTypeDef hadc1;
DMA_HandleTypeDef hdma_adc1;

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 8000fe0:	b580      	push	{r7, lr}
 8000fe2:	b084      	sub	sp, #16
 8000fe4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8000fe6:	463b      	mov	r3, r7
 8000fe8:	2200      	movs	r2, #0
 8000fea:	601a      	str	r2, [r3, #0]
 8000fec:	605a      	str	r2, [r3, #4]
 8000fee:	609a      	str	r2, [r3, #8]
 8000ff0:	60da      	str	r2, [r3, #12]

  /* USER CODE END ADC1_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 8000ff2:	4b39      	ldr	r3, [pc, #228]	; (80010d8 <MX_ADC1_Init+0xf8>)
 8000ff4:	4a39      	ldr	r2, [pc, #228]	; (80010dc <MX_ADC1_Init+0xfc>)
 8000ff6:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV2;
 8000ff8:	4b37      	ldr	r3, [pc, #220]	; (80010d8 <MX_ADC1_Init+0xf8>)
 8000ffa:	2200      	movs	r2, #0
 8000ffc:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8000ffe:	4b36      	ldr	r3, [pc, #216]	; (80010d8 <MX_ADC1_Init+0xf8>)
 8001000:	2200      	movs	r2, #0
 8001002:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = ENABLE;
 8001004:	4b34      	ldr	r3, [pc, #208]	; (80010d8 <MX_ADC1_Init+0xf8>)
 8001006:	2201      	movs	r2, #1
 8001008:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = DISABLE;
 800100a:	4b33      	ldr	r3, [pc, #204]	; (80010d8 <MX_ADC1_Init+0xf8>)
 800100c:	2200      	movs	r2, #0
 800100e:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8001010:	4b31      	ldr	r3, [pc, #196]	; (80010d8 <MX_ADC1_Init+0xf8>)
 8001012:	2200      	movs	r2, #0
 8001014:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8001018:	4b2f      	ldr	r3, [pc, #188]	; (80010d8 <MX_ADC1_Init+0xf8>)
 800101a:	2200      	movs	r2, #0
 800101c:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 800101e:	4b2e      	ldr	r3, [pc, #184]	; (80010d8 <MX_ADC1_Init+0xf8>)
 8001020:	4a2f      	ldr	r2, [pc, #188]	; (80010e0 <MX_ADC1_Init+0x100>)
 8001022:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8001024:	4b2c      	ldr	r3, [pc, #176]	; (80010d8 <MX_ADC1_Init+0xf8>)
 8001026:	2200      	movs	r2, #0
 8001028:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 5;
 800102a:	4b2b      	ldr	r3, [pc, #172]	; (80010d8 <MX_ADC1_Init+0xf8>)
 800102c:	2205      	movs	r2, #5
 800102e:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = DISABLE;
 8001030:	4b29      	ldr	r3, [pc, #164]	; (80010d8 <MX_ADC1_Init+0xf8>)
 8001032:	2200      	movs	r2, #0
 8001034:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8001038:	4b27      	ldr	r3, [pc, #156]	; (80010d8 <MX_ADC1_Init+0xf8>)
 800103a:	2201      	movs	r2, #1
 800103c:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 800103e:	4826      	ldr	r0, [pc, #152]	; (80010d8 <MX_ADC1_Init+0xf8>)
 8001040:	f002 f8b2 	bl	80031a8 <HAL_ADC_Init>
 8001044:	4603      	mov	r3, r0
 8001046:	2b00      	cmp	r3, #0
 8001048:	d001      	beq.n	800104e <MX_ADC1_Init+0x6e>
  {
    Error_Handler();
 800104a:	f001 f9eb 	bl	8002424 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_8;
 800104e:	2308      	movs	r3, #8
 8001050:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 8001052:	2301      	movs	r3, #1
 8001054:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_15CYCLES;
 8001056:	2301      	movs	r3, #1
 8001058:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800105a:	463b      	mov	r3, r7
 800105c:	4619      	mov	r1, r3
 800105e:	481e      	ldr	r0, [pc, #120]	; (80010d8 <MX_ADC1_Init+0xf8>)
 8001060:	f002 fa14 	bl	800348c <HAL_ADC_ConfigChannel>
 8001064:	4603      	mov	r3, r0
 8001066:	2b00      	cmp	r3, #0
 8001068:	d001      	beq.n	800106e <MX_ADC1_Init+0x8e>
  {
    Error_Handler();
 800106a:	f001 f9db 	bl	8002424 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Rank = 2;
 800106e:	2302      	movs	r3, #2
 8001070:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001072:	463b      	mov	r3, r7
 8001074:	4619      	mov	r1, r3
 8001076:	4818      	ldr	r0, [pc, #96]	; (80010d8 <MX_ADC1_Init+0xf8>)
 8001078:	f002 fa08 	bl	800348c <HAL_ADC_ConfigChannel>
 800107c:	4603      	mov	r3, r0
 800107e:	2b00      	cmp	r3, #0
 8001080:	d001      	beq.n	8001086 <MX_ADC1_Init+0xa6>
  {
    Error_Handler();
 8001082:	f001 f9cf 	bl	8002424 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Rank = 3;
 8001086:	2303      	movs	r3, #3
 8001088:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800108a:	463b      	mov	r3, r7
 800108c:	4619      	mov	r1, r3
 800108e:	4812      	ldr	r0, [pc, #72]	; (80010d8 <MX_ADC1_Init+0xf8>)
 8001090:	f002 f9fc 	bl	800348c <HAL_ADC_ConfigChannel>
 8001094:	4603      	mov	r3, r0
 8001096:	2b00      	cmp	r3, #0
 8001098:	d001      	beq.n	800109e <MX_ADC1_Init+0xbe>
  {
    Error_Handler();
 800109a:	f001 f9c3 	bl	8002424 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Rank = 4;
 800109e:	2304      	movs	r3, #4
 80010a0:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80010a2:	463b      	mov	r3, r7
 80010a4:	4619      	mov	r1, r3
 80010a6:	480c      	ldr	r0, [pc, #48]	; (80010d8 <MX_ADC1_Init+0xf8>)
 80010a8:	f002 f9f0 	bl	800348c <HAL_ADC_ConfigChannel>
 80010ac:	4603      	mov	r3, r0
 80010ae:	2b00      	cmp	r3, #0
 80010b0:	d001      	beq.n	80010b6 <MX_ADC1_Init+0xd6>
  {
    Error_Handler();
 80010b2:	f001 f9b7 	bl	8002424 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Rank = 5;
 80010b6:	2305      	movs	r3, #5
 80010b8:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80010ba:	463b      	mov	r3, r7
 80010bc:	4619      	mov	r1, r3
 80010be:	4806      	ldr	r0, [pc, #24]	; (80010d8 <MX_ADC1_Init+0xf8>)
 80010c0:	f002 f9e4 	bl	800348c <HAL_ADC_ConfigChannel>
 80010c4:	4603      	mov	r3, r0
 80010c6:	2b00      	cmp	r3, #0
 80010c8:	d001      	beq.n	80010ce <MX_ADC1_Init+0xee>
  {
    Error_Handler();
 80010ca:	f001 f9ab 	bl	8002424 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 80010ce:	bf00      	nop
 80010d0:	3710      	adds	r7, #16
 80010d2:	46bd      	mov	sp, r7
 80010d4:	bd80      	pop	{r7, pc}
 80010d6:	bf00      	nop
 80010d8:	20000468 	.word	0x20000468
 80010dc:	40012000 	.word	0x40012000
 80010e0:	0f000001 	.word	0x0f000001

080010e4 <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 80010e4:	b580      	push	{r7, lr}
 80010e6:	b08a      	sub	sp, #40	; 0x28
 80010e8:	af00      	add	r7, sp, #0
 80010ea:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80010ec:	f107 0314 	add.w	r3, r7, #20
 80010f0:	2200      	movs	r2, #0
 80010f2:	601a      	str	r2, [r3, #0]
 80010f4:	605a      	str	r2, [r3, #4]
 80010f6:	609a      	str	r2, [r3, #8]
 80010f8:	60da      	str	r2, [r3, #12]
 80010fa:	611a      	str	r2, [r3, #16]
  if(adcHandle->Instance==ADC1)
 80010fc:	687b      	ldr	r3, [r7, #4]
 80010fe:	681b      	ldr	r3, [r3, #0]
 8001100:	4a3c      	ldr	r2, [pc, #240]	; (80011f4 <HAL_ADC_MspInit+0x110>)
 8001102:	4293      	cmp	r3, r2
 8001104:	d171      	bne.n	80011ea <HAL_ADC_MspInit+0x106>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* ADC1 clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8001106:	2300      	movs	r3, #0
 8001108:	613b      	str	r3, [r7, #16]
 800110a:	4b3b      	ldr	r3, [pc, #236]	; (80011f8 <HAL_ADC_MspInit+0x114>)
 800110c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800110e:	4a3a      	ldr	r2, [pc, #232]	; (80011f8 <HAL_ADC_MspInit+0x114>)
 8001110:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001114:	6453      	str	r3, [r2, #68]	; 0x44
 8001116:	4b38      	ldr	r3, [pc, #224]	; (80011f8 <HAL_ADC_MspInit+0x114>)
 8001118:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800111a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800111e:	613b      	str	r3, [r7, #16]
 8001120:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001122:	2300      	movs	r3, #0
 8001124:	60fb      	str	r3, [r7, #12]
 8001126:	4b34      	ldr	r3, [pc, #208]	; (80011f8 <HAL_ADC_MspInit+0x114>)
 8001128:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800112a:	4a33      	ldr	r2, [pc, #204]	; (80011f8 <HAL_ADC_MspInit+0x114>)
 800112c:	f043 0304 	orr.w	r3, r3, #4
 8001130:	6313      	str	r3, [r2, #48]	; 0x30
 8001132:	4b31      	ldr	r3, [pc, #196]	; (80011f8 <HAL_ADC_MspInit+0x114>)
 8001134:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001136:	f003 0304 	and.w	r3, r3, #4
 800113a:	60fb      	str	r3, [r7, #12]
 800113c:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800113e:	2300      	movs	r3, #0
 8001140:	60bb      	str	r3, [r7, #8]
 8001142:	4b2d      	ldr	r3, [pc, #180]	; (80011f8 <HAL_ADC_MspInit+0x114>)
 8001144:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001146:	4a2c      	ldr	r2, [pc, #176]	; (80011f8 <HAL_ADC_MspInit+0x114>)
 8001148:	f043 0302 	orr.w	r3, r3, #2
 800114c:	6313      	str	r3, [r2, #48]	; 0x30
 800114e:	4b2a      	ldr	r3, [pc, #168]	; (80011f8 <HAL_ADC_MspInit+0x114>)
 8001150:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001152:	f003 0302 	and.w	r3, r3, #2
 8001156:	60bb      	str	r3, [r7, #8]
 8001158:	68bb      	ldr	r3, [r7, #8]
    PC1     ------> ADC1_IN11
    PC2     ------> ADC1_IN12
    PB0     ------> ADC1_IN8
    PB1     ------> ADC1_IN9
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2;
 800115a:	2307      	movs	r3, #7
 800115c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800115e:	2303      	movs	r3, #3
 8001160:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001162:	2300      	movs	r3, #0
 8001164:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001166:	f107 0314 	add.w	r3, r7, #20
 800116a:	4619      	mov	r1, r3
 800116c:	4823      	ldr	r0, [pc, #140]	; (80011fc <HAL_ADC_MspInit+0x118>)
 800116e:	f003 f941 	bl	80043f4 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8001172:	2303      	movs	r3, #3
 8001174:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001176:	2303      	movs	r3, #3
 8001178:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800117a:	2300      	movs	r3, #0
 800117c:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800117e:	f107 0314 	add.w	r3, r7, #20
 8001182:	4619      	mov	r1, r3
 8001184:	481e      	ldr	r0, [pc, #120]	; (8001200 <HAL_ADC_MspInit+0x11c>)
 8001186:	f003 f935 	bl	80043f4 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA2_Stream0;
 800118a:	4b1e      	ldr	r3, [pc, #120]	; (8001204 <HAL_ADC_MspInit+0x120>)
 800118c:	4a1e      	ldr	r2, [pc, #120]	; (8001208 <HAL_ADC_MspInit+0x124>)
 800118e:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Channel = DMA_CHANNEL_0;
 8001190:	4b1c      	ldr	r3, [pc, #112]	; (8001204 <HAL_ADC_MspInit+0x120>)
 8001192:	2200      	movs	r2, #0
 8001194:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8001196:	4b1b      	ldr	r3, [pc, #108]	; (8001204 <HAL_ADC_MspInit+0x120>)
 8001198:	2200      	movs	r2, #0
 800119a:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 800119c:	4b19      	ldr	r3, [pc, #100]	; (8001204 <HAL_ADC_MspInit+0x120>)
 800119e:	2200      	movs	r2, #0
 80011a0:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 80011a2:	4b18      	ldr	r3, [pc, #96]	; (8001204 <HAL_ADC_MspInit+0x120>)
 80011a4:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80011a8:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 80011aa:	4b16      	ldr	r3, [pc, #88]	; (8001204 <HAL_ADC_MspInit+0x120>)
 80011ac:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80011b0:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 80011b2:	4b14      	ldr	r3, [pc, #80]	; (8001204 <HAL_ADC_MspInit+0x120>)
 80011b4:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 80011b8:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 80011ba:	4b12      	ldr	r3, [pc, #72]	; (8001204 <HAL_ADC_MspInit+0x120>)
 80011bc:	f44f 7280 	mov.w	r2, #256	; 0x100
 80011c0:	61da      	str	r2, [r3, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 80011c2:	4b10      	ldr	r3, [pc, #64]	; (8001204 <HAL_ADC_MspInit+0x120>)
 80011c4:	2200      	movs	r2, #0
 80011c6:	621a      	str	r2, [r3, #32]
    hdma_adc1.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 80011c8:	4b0e      	ldr	r3, [pc, #56]	; (8001204 <HAL_ADC_MspInit+0x120>)
 80011ca:	2200      	movs	r2, #0
 80011cc:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 80011ce:	480d      	ldr	r0, [pc, #52]	; (8001204 <HAL_ADC_MspInit+0x120>)
 80011d0:	f002 fd0e 	bl	8003bf0 <HAL_DMA_Init>
 80011d4:	4603      	mov	r3, r0
 80011d6:	2b00      	cmp	r3, #0
 80011d8:	d001      	beq.n	80011de <HAL_ADC_MspInit+0xfa>
    {
      Error_Handler();
 80011da:	f001 f923 	bl	8002424 <Error_Handler>
    }

    __HAL_LINKDMA(adcHandle,DMA_Handle,hdma_adc1);
 80011de:	687b      	ldr	r3, [r7, #4]
 80011e0:	4a08      	ldr	r2, [pc, #32]	; (8001204 <HAL_ADC_MspInit+0x120>)
 80011e2:	639a      	str	r2, [r3, #56]	; 0x38
 80011e4:	4a07      	ldr	r2, [pc, #28]	; (8001204 <HAL_ADC_MspInit+0x120>)
 80011e6:	687b      	ldr	r3, [r7, #4]
 80011e8:	6393      	str	r3, [r2, #56]	; 0x38

  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }
}
 80011ea:	bf00      	nop
 80011ec:	3728      	adds	r7, #40	; 0x28
 80011ee:	46bd      	mov	sp, r7
 80011f0:	bd80      	pop	{r7, pc}
 80011f2:	bf00      	nop
 80011f4:	40012000 	.word	0x40012000
 80011f8:	40023800 	.word	0x40023800
 80011fc:	40020800 	.word	0x40020800
 8001200:	40020400 	.word	0x40020400
 8001204:	200004b0 	.word	0x200004b0
 8001208:	40026410 	.word	0x40026410

0800120c <button_scan>:
 * @brief  	Scan matrix button
 * @param  	None
 * @note  	Call every 50ms
 * @retval 	None
 */
void button_scan() {
 800120c:	b580      	push	{r7, lr}
 800120e:	b086      	sub	sp, #24
 8001210:	af00      	add	r7, sp, #0
	// Shift button input
	for (int i = 0; i < 16; i++)
 8001212:	2300      	movs	r3, #0
 8001214:	617b      	str	r3, [r7, #20]
 8001216:	e012      	b.n	800123e <button_scan+0x32>
	{
		button_count2[i] = button_count1[i];
 8001218:	4a68      	ldr	r2, [pc, #416]	; (80013bc <button_scan+0x1b0>)
 800121a:	697b      	ldr	r3, [r7, #20]
 800121c:	f832 1013 	ldrh.w	r1, [r2, r3, lsl #1]
 8001220:	4a67      	ldr	r2, [pc, #412]	; (80013c0 <button_scan+0x1b4>)
 8001222:	697b      	ldr	r3, [r7, #20]
 8001224:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
		button_count1[i] = button_count[i];
 8001228:	4a66      	ldr	r2, [pc, #408]	; (80013c4 <button_scan+0x1b8>)
 800122a:	697b      	ldr	r3, [r7, #20]
 800122c:	f832 1013 	ldrh.w	r1, [r2, r3, lsl #1]
 8001230:	4a62      	ldr	r2, [pc, #392]	; (80013bc <button_scan+0x1b0>)
 8001232:	697b      	ldr	r3, [r7, #20]
 8001234:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
	for (int i = 0; i < 16; i++)
 8001238:	697b      	ldr	r3, [r7, #20]
 800123a:	3301      	adds	r3, #1
 800123c:	617b      	str	r3, [r7, #20]
 800123e:	697b      	ldr	r3, [r7, #20]
 8001240:	2b0f      	cmp	r3, #15
 8001242:	dde9      	ble.n	8001218 <button_scan+0xc>
	}

	// Get new key input to button_count
	HAL_GPIO_WritePin(BTN_LOAD_GPIO_Port, BTN_LOAD_Pin, 0);
 8001244:	2200      	movs	r2, #0
 8001246:	2108      	movs	r1, #8
 8001248:	485f      	ldr	r0, [pc, #380]	; (80013c8 <button_scan+0x1bc>)
 800124a:	f003 fa6f 	bl	800472c <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(BTN_LOAD_GPIO_Port, BTN_LOAD_Pin, 1);
 800124e:	2201      	movs	r2, #1
 8001250:	2108      	movs	r1, #8
 8001252:	485d      	ldr	r0, [pc, #372]	; (80013c8 <button_scan+0x1bc>)
 8001254:	f003 fa6a 	bl	800472c <HAL_GPIO_WritePin>
	HAL_SPI_Receive(&hspi1, (void*) &button_spi_buffer, 2, 10);
 8001258:	230a      	movs	r3, #10
 800125a:	2202      	movs	r2, #2
 800125c:	495b      	ldr	r1, [pc, #364]	; (80013cc <button_scan+0x1c0>)
 800125e:	485c      	ldr	r0, [pc, #368]	; (80013d0 <button_scan+0x1c4>)
 8001260:	f003 ff5f 	bl	8005122 <HAL_SPI_Receive>

	int button_index = 0;
 8001264:	2300      	movs	r3, #0
 8001266:	613b      	str	r3, [r7, #16]
	uint16_t mask = 0x8000;
 8001268:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800126c:	81fb      	strh	r3, [r7, #14]
	for (int i = 0; i < 16; i++) {
 800126e:	2300      	movs	r3, #0
 8001270:	60bb      	str	r3, [r7, #8]
 8001272:	e03a      	b.n	80012ea <button_scan+0xde>
		if (i >= 0 && i <= 3) {
 8001274:	68bb      	ldr	r3, [r7, #8]
 8001276:	2b00      	cmp	r3, #0
 8001278:	db06      	blt.n	8001288 <button_scan+0x7c>
 800127a:	68bb      	ldr	r3, [r7, #8]
 800127c:	2b03      	cmp	r3, #3
 800127e:	dc03      	bgt.n	8001288 <button_scan+0x7c>
			button_index = i + 4;
 8001280:	68bb      	ldr	r3, [r7, #8]
 8001282:	3304      	adds	r3, #4
 8001284:	613b      	str	r3, [r7, #16]
 8001286:	e018      	b.n	80012ba <button_scan+0xae>
		} else if (i >= 4 && i <= 7) {
 8001288:	68bb      	ldr	r3, [r7, #8]
 800128a:	2b03      	cmp	r3, #3
 800128c:	dd07      	ble.n	800129e <button_scan+0x92>
 800128e:	68bb      	ldr	r3, [r7, #8]
 8001290:	2b07      	cmp	r3, #7
 8001292:	dc04      	bgt.n	800129e <button_scan+0x92>
			button_index = 7 - i;
 8001294:	68bb      	ldr	r3, [r7, #8]
 8001296:	f1c3 0307 	rsb	r3, r3, #7
 800129a:	613b      	str	r3, [r7, #16]
 800129c:	e00d      	b.n	80012ba <button_scan+0xae>
		} else if (i >= 8 && i <= 11) {
 800129e:	68bb      	ldr	r3, [r7, #8]
 80012a0:	2b07      	cmp	r3, #7
 80012a2:	dd06      	ble.n	80012b2 <button_scan+0xa6>
 80012a4:	68bb      	ldr	r3, [r7, #8]
 80012a6:	2b0b      	cmp	r3, #11
 80012a8:	dc03      	bgt.n	80012b2 <button_scan+0xa6>
			button_index = i + 4;
 80012aa:	68bb      	ldr	r3, [r7, #8]
 80012ac:	3304      	adds	r3, #4
 80012ae:	613b      	str	r3, [r7, #16]
 80012b0:	e003      	b.n	80012ba <button_scan+0xae>
		} else {
			button_index = 23 - i;
 80012b2:	68bb      	ldr	r3, [r7, #8]
 80012b4:	f1c3 0317 	rsb	r3, r3, #23
 80012b8:	613b      	str	r3, [r7, #16]
		}
		if (button_spi_buffer & mask)
 80012ba:	4b44      	ldr	r3, [pc, #272]	; (80013cc <button_scan+0x1c0>)
 80012bc:	881a      	ldrh	r2, [r3, #0]
 80012be:	89fb      	ldrh	r3, [r7, #14]
 80012c0:	4013      	ands	r3, r2
 80012c2:	b29b      	uxth	r3, r3
 80012c4:	2b00      	cmp	r3, #0
 80012c6:	d005      	beq.n	80012d4 <button_scan+0xc8>
			button_count[button_index] = 0;
 80012c8:	4a3e      	ldr	r2, [pc, #248]	; (80013c4 <button_scan+0x1b8>)
 80012ca:	693b      	ldr	r3, [r7, #16]
 80012cc:	2100      	movs	r1, #0
 80012ce:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
 80012d2:	e004      	b.n	80012de <button_scan+0xd2>
		else
			button_count[button_index] = 1;
 80012d4:	4a3b      	ldr	r2, [pc, #236]	; (80013c4 <button_scan+0x1b8>)
 80012d6:	693b      	ldr	r3, [r7, #16]
 80012d8:	2101      	movs	r1, #1
 80012da:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
		mask = mask >> 1;
 80012de:	89fb      	ldrh	r3, [r7, #14]
 80012e0:	085b      	lsrs	r3, r3, #1
 80012e2:	81fb      	strh	r3, [r7, #14]
	for (int i = 0; i < 16; i++) {
 80012e4:	68bb      	ldr	r3, [r7, #8]
 80012e6:	3301      	adds	r3, #1
 80012e8:	60bb      	str	r3, [r7, #8]
 80012ea:	68bb      	ldr	r3, [r7, #8]
 80012ec:	2b0f      	cmp	r3, #15
 80012ee:	ddc1      	ble.n	8001274 <button_scan+0x68>
	}

	for (int i = 0; i < 16; i++)
 80012f0:	2300      	movs	r3, #0
 80012f2:	607b      	str	r3, [r7, #4]
 80012f4:	e059      	b.n	80013aa <button_scan+0x19e>
	{
		if ((button_count[i] == button_count1[i]) && (button_count1[i] == button_count2[i]))
 80012f6:	4a33      	ldr	r2, [pc, #204]	; (80013c4 <button_scan+0x1b8>)
 80012f8:	687b      	ldr	r3, [r7, #4]
 80012fa:	f832 2013 	ldrh.w	r2, [r2, r3, lsl #1]
 80012fe:	492f      	ldr	r1, [pc, #188]	; (80013bc <button_scan+0x1b0>)
 8001300:	687b      	ldr	r3, [r7, #4]
 8001302:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 8001306:	429a      	cmp	r2, r3
 8001308:	d14c      	bne.n	80013a4 <button_scan+0x198>
 800130a:	4a2c      	ldr	r2, [pc, #176]	; (80013bc <button_scan+0x1b0>)
 800130c:	687b      	ldr	r3, [r7, #4]
 800130e:	f832 2013 	ldrh.w	r2, [r2, r3, lsl #1]
 8001312:	492b      	ldr	r1, [pc, #172]	; (80013c0 <button_scan+0x1b4>)
 8001314:	687b      	ldr	r3, [r7, #4]
 8001316:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 800131a:	429a      	cmp	r2, r3
 800131c:	d142      	bne.n	80013a4 <button_scan+0x198>
		{
			if (button_count2[i] != button_count3[i])
 800131e:	4a28      	ldr	r2, [pc, #160]	; (80013c0 <button_scan+0x1b4>)
 8001320:	687b      	ldr	r3, [r7, #4]
 8001322:	f832 2013 	ldrh.w	r2, [r2, r3, lsl #1]
 8001326:	492b      	ldr	r1, [pc, #172]	; (80013d4 <button_scan+0x1c8>)
 8001328:	687b      	ldr	r3, [r7, #4]
 800132a:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 800132e:	429a      	cmp	r2, r3
 8001330:	d018      	beq.n	8001364 <button_scan+0x158>
			{
				button_count3[i] = button_count2[i];
 8001332:	4a23      	ldr	r2, [pc, #140]	; (80013c0 <button_scan+0x1b4>)
 8001334:	687b      	ldr	r3, [r7, #4]
 8001336:	f832 1013 	ldrh.w	r1, [r2, r3, lsl #1]
 800133a:	4a26      	ldr	r2, [pc, #152]	; (80013d4 <button_scan+0x1c8>)
 800133c:	687b      	ldr	r3, [r7, #4]
 800133e:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]

				if (button_count3[i] == 1) // PRESSED
 8001342:	4a24      	ldr	r2, [pc, #144]	; (80013d4 <button_scan+0x1c8>)
 8001344:	687b      	ldr	r3, [r7, #4]
 8001346:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800134a:	2b01      	cmp	r3, #1
 800134c:	d12a      	bne.n	80013a4 <button_scan+0x198>
				{
					timeOutForPress[i] = TIME_OUT_FOR_LONG_PRESS / TI_BUTTON_SCAN_TIME;
 800134e:	4a22      	ldr	r2, [pc, #136]	; (80013d8 <button_scan+0x1cc>)
 8001350:	687b      	ldr	r3, [r7, #4]
 8001352:	2119      	movs	r1, #25
 8001354:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
					isPressed[i] = 1;
 8001358:	4a20      	ldr	r2, [pc, #128]	; (80013dc <button_scan+0x1d0>)
 800135a:	687b      	ldr	r3, [r7, #4]
 800135c:	2101      	movs	r1, #1
 800135e:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
 8001362:	e01f      	b.n	80013a4 <button_scan+0x198>
				}
			}
			else
			{
				timeOutForPress[i]--;
 8001364:	4a1c      	ldr	r2, [pc, #112]	; (80013d8 <button_scan+0x1cc>)
 8001366:	687b      	ldr	r3, [r7, #4]
 8001368:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800136c:	3b01      	subs	r3, #1
 800136e:	b299      	uxth	r1, r3
 8001370:	4a19      	ldr	r2, [pc, #100]	; (80013d8 <button_scan+0x1cc>)
 8001372:	687b      	ldr	r3, [r7, #4]
 8001374:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
				if (timeOutForPress[i] <= 0)
 8001378:	4a17      	ldr	r2, [pc, #92]	; (80013d8 <button_scan+0x1cc>)
 800137a:	687b      	ldr	r3, [r7, #4]
 800137c:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8001380:	2b00      	cmp	r3, #0
 8001382:	d10f      	bne.n	80013a4 <button_scan+0x198>
				{
					timeOutForPress[i] = TIME_OUT_FOR_LONG_PRESS / TI_BUTTON_SCAN_TIME;
 8001384:	4a14      	ldr	r2, [pc, #80]	; (80013d8 <button_scan+0x1cc>)
 8001386:	687b      	ldr	r3, [r7, #4]
 8001388:	2119      	movs	r1, #25
 800138a:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
					if (button_count3[i] == 1) // PRESSED
 800138e:	4a11      	ldr	r2, [pc, #68]	; (80013d4 <button_scan+0x1c8>)
 8001390:	687b      	ldr	r3, [r7, #4]
 8001392:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8001396:	2b01      	cmp	r3, #1
 8001398:	d104      	bne.n	80013a4 <button_scan+0x198>
					{
						isLongPressed[i] = 1;
 800139a:	4a11      	ldr	r2, [pc, #68]	; (80013e0 <button_scan+0x1d4>)
 800139c:	687b      	ldr	r3, [r7, #4]
 800139e:	2101      	movs	r1, #1
 80013a0:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
	for (int i = 0; i < 16; i++)
 80013a4:	687b      	ldr	r3, [r7, #4]
 80013a6:	3301      	adds	r3, #1
 80013a8:	607b      	str	r3, [r7, #4]
 80013aa:	687b      	ldr	r3, [r7, #4]
 80013ac:	2b0f      	cmp	r3, #15
 80013ae:	dda2      	ble.n	80012f6 <button_scan+0xea>
					}
				}
			}
		}
	}
}
 80013b0:	bf00      	nop
 80013b2:	bf00      	nop
 80013b4:	3718      	adds	r7, #24
 80013b6:	46bd      	mov	sp, r7
 80013b8:	bd80      	pop	{r7, pc}
 80013ba:	bf00      	nop
 80013bc:	20000590 	.word	0x20000590
 80013c0:	20000570 	.word	0x20000570
 80013c4:	200005b0 	.word	0x200005b0
 80013c8:	40020c00 	.word	0x40020c00
 80013cc:	200005d0 	.word	0x200005d0
 80013d0:	20000858 	.word	0x20000858
 80013d4:	20000550 	.word	0x20000550
 80013d8:	20000000 	.word	0x20000000
 80013dc:	20000510 	.word	0x20000510
 80013e0:	20000530 	.word	0x20000530

080013e4 <crc16>:
    0x4400, 0x84c1, 0x8581, 0x4540, 0x8701, 0x47c0, 0x4680, 0x8641,
    0x8201, 0x42c0, 0x4380, 0x8341, 0x4100, 0x81c1, 0x8081, 0x4040
};

uint16_t crc16(const uint8_t *data, uint16_t num_bytes)
{
 80013e4:	b480      	push	{r7}
 80013e6:	b087      	sub	sp, #28
 80013e8:	af00      	add	r7, sp, #0
 80013ea:	6078      	str	r0, [r7, #4]
 80013ec:	460b      	mov	r3, r1
 80013ee:	807b      	strh	r3, [r7, #2]

    uint16_t crc = 0xFFFF;
 80013f0:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80013f4:	82fb      	strh	r3, [r7, #22]
    const uint8_t *ptr = data;
 80013f6:	687b      	ldr	r3, [r7, #4]
 80013f8:	613b      	str	r3, [r7, #16]

    if (ptr != NULL)
 80013fa:	693b      	ldr	r3, [r7, #16]
 80013fc:	2b00      	cmp	r3, #0
 80013fe:	d018      	beq.n	8001432 <crc16+0x4e>
    {
        for (uint16_t i = 0; i < num_bytes; i++)
 8001400:	2300      	movs	r3, #0
 8001402:	81fb      	strh	r3, [r7, #14]
 8001404:	e011      	b.n	800142a <crc16+0x46>
        {
            crc = (crc >> 8) ^ crc16_lookup_table[(crc ^ (uint16_t)*ptr++) & 0x00FF];
 8001406:	8afb      	ldrh	r3, [r7, #22]
 8001408:	0a1b      	lsrs	r3, r3, #8
 800140a:	b29a      	uxth	r2, r3
 800140c:	8af9      	ldrh	r1, [r7, #22]
 800140e:	693b      	ldr	r3, [r7, #16]
 8001410:	1c58      	adds	r0, r3, #1
 8001412:	6138      	str	r0, [r7, #16]
 8001414:	781b      	ldrb	r3, [r3, #0]
 8001416:	404b      	eors	r3, r1
 8001418:	b2db      	uxtb	r3, r3
 800141a:	4909      	ldr	r1, [pc, #36]	; (8001440 <crc16+0x5c>)
 800141c:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 8001420:	4053      	eors	r3, r2
 8001422:	82fb      	strh	r3, [r7, #22]
        for (uint16_t i = 0; i < num_bytes; i++)
 8001424:	89fb      	ldrh	r3, [r7, #14]
 8001426:	3301      	adds	r3, #1
 8001428:	81fb      	strh	r3, [r7, #14]
 800142a:	89fa      	ldrh	r2, [r7, #14]
 800142c:	887b      	ldrh	r3, [r7, #2]
 800142e:	429a      	cmp	r2, r3
 8001430:	d3e9      	bcc.n	8001406 <crc16+0x22>
        }
    }

    return crc;
 8001432:	8afb      	ldrh	r3, [r7, #22]
}
 8001434:	4618      	mov	r0, r3
 8001436:	371c      	adds	r7, #28
 8001438:	46bd      	mov	sp, r7
 800143a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800143e:	4770      	bx	lr
 8001440:	20000020 	.word	0x20000020

08001444 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 8001444:	b580      	push	{r7, lr}
 8001446:	b082      	sub	sp, #8
 8001448:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();
 800144a:	2300      	movs	r3, #0
 800144c:	607b      	str	r3, [r7, #4]
 800144e:	4b0c      	ldr	r3, [pc, #48]	; (8001480 <MX_DMA_Init+0x3c>)
 8001450:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001452:	4a0b      	ldr	r2, [pc, #44]	; (8001480 <MX_DMA_Init+0x3c>)
 8001454:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8001458:	6313      	str	r3, [r2, #48]	; 0x30
 800145a:	4b09      	ldr	r3, [pc, #36]	; (8001480 <MX_DMA_Init+0x3c>)
 800145c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800145e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001462:	607b      	str	r3, [r7, #4]
 8001464:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA2_Stream0_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream0_IRQn, 0, 0);
 8001466:	2200      	movs	r2, #0
 8001468:	2100      	movs	r1, #0
 800146a:	2038      	movs	r0, #56	; 0x38
 800146c:	f002 fb89 	bl	8003b82 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream0_IRQn);
 8001470:	2038      	movs	r0, #56	; 0x38
 8001472:	f002 fba2 	bl	8003bba <HAL_NVIC_EnableIRQ>

}
 8001476:	bf00      	nop
 8001478:	3708      	adds	r7, #8
 800147a:	46bd      	mov	sp, r7
 800147c:	bd80      	pop	{r7, pc}
 800147e:	bf00      	nop
 8001480:	40023800 	.word	0x40023800

08001484 <MX_FSMC_Init>:

SRAM_HandleTypeDef hsram1;

/* FSMC initialization function */
void MX_FSMC_Init(void)
{
 8001484:	b580      	push	{r7, lr}
 8001486:	b08e      	sub	sp, #56	; 0x38
 8001488:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN FSMC_Init 0 */

  /* USER CODE END FSMC_Init 0 */

  FSMC_NORSRAM_TimingTypeDef Timing = {0};
 800148a:	f107 031c 	add.w	r3, r7, #28
 800148e:	2200      	movs	r2, #0
 8001490:	601a      	str	r2, [r3, #0]
 8001492:	605a      	str	r2, [r3, #4]
 8001494:	609a      	str	r2, [r3, #8]
 8001496:	60da      	str	r2, [r3, #12]
 8001498:	611a      	str	r2, [r3, #16]
 800149a:	615a      	str	r2, [r3, #20]
 800149c:	619a      	str	r2, [r3, #24]
  FSMC_NORSRAM_TimingTypeDef ExtTiming = {0};
 800149e:	463b      	mov	r3, r7
 80014a0:	2200      	movs	r2, #0
 80014a2:	601a      	str	r2, [r3, #0]
 80014a4:	605a      	str	r2, [r3, #4]
 80014a6:	609a      	str	r2, [r3, #8]
 80014a8:	60da      	str	r2, [r3, #12]
 80014aa:	611a      	str	r2, [r3, #16]
 80014ac:	615a      	str	r2, [r3, #20]
 80014ae:	619a      	str	r2, [r3, #24]

  /* USER CODE END FSMC_Init 1 */

  /** Perform the SRAM1 memory initialization sequence
  */
  hsram1.Instance = FSMC_NORSRAM_DEVICE;
 80014b0:	4b2f      	ldr	r3, [pc, #188]	; (8001570 <MX_FSMC_Init+0xec>)
 80014b2:	f04f 4220 	mov.w	r2, #2684354560	; 0xa0000000
 80014b6:	601a      	str	r2, [r3, #0]
  hsram1.Extended = FSMC_NORSRAM_EXTENDED_DEVICE;
 80014b8:	4b2d      	ldr	r3, [pc, #180]	; (8001570 <MX_FSMC_Init+0xec>)
 80014ba:	4a2e      	ldr	r2, [pc, #184]	; (8001574 <MX_FSMC_Init+0xf0>)
 80014bc:	605a      	str	r2, [r3, #4]
  /* hsram1.Init */
  hsram1.Init.NSBank = FSMC_NORSRAM_BANK1;
 80014be:	4b2c      	ldr	r3, [pc, #176]	; (8001570 <MX_FSMC_Init+0xec>)
 80014c0:	2200      	movs	r2, #0
 80014c2:	609a      	str	r2, [r3, #8]
  hsram1.Init.DataAddressMux = FSMC_DATA_ADDRESS_MUX_DISABLE;
 80014c4:	4b2a      	ldr	r3, [pc, #168]	; (8001570 <MX_FSMC_Init+0xec>)
 80014c6:	2200      	movs	r2, #0
 80014c8:	60da      	str	r2, [r3, #12]
  hsram1.Init.MemoryType = FSMC_MEMORY_TYPE_SRAM;
 80014ca:	4b29      	ldr	r3, [pc, #164]	; (8001570 <MX_FSMC_Init+0xec>)
 80014cc:	2200      	movs	r2, #0
 80014ce:	611a      	str	r2, [r3, #16]
  hsram1.Init.MemoryDataWidth = FSMC_NORSRAM_MEM_BUS_WIDTH_16;
 80014d0:	4b27      	ldr	r3, [pc, #156]	; (8001570 <MX_FSMC_Init+0xec>)
 80014d2:	2210      	movs	r2, #16
 80014d4:	615a      	str	r2, [r3, #20]
  hsram1.Init.BurstAccessMode = FSMC_BURST_ACCESS_MODE_DISABLE;
 80014d6:	4b26      	ldr	r3, [pc, #152]	; (8001570 <MX_FSMC_Init+0xec>)
 80014d8:	2200      	movs	r2, #0
 80014da:	619a      	str	r2, [r3, #24]
  hsram1.Init.WaitSignalPolarity = FSMC_WAIT_SIGNAL_POLARITY_LOW;
 80014dc:	4b24      	ldr	r3, [pc, #144]	; (8001570 <MX_FSMC_Init+0xec>)
 80014de:	2200      	movs	r2, #0
 80014e0:	61da      	str	r2, [r3, #28]
  hsram1.Init.WrapMode = FSMC_WRAP_MODE_DISABLE;
 80014e2:	4b23      	ldr	r3, [pc, #140]	; (8001570 <MX_FSMC_Init+0xec>)
 80014e4:	2200      	movs	r2, #0
 80014e6:	621a      	str	r2, [r3, #32]
  hsram1.Init.WaitSignalActive = FSMC_WAIT_TIMING_BEFORE_WS;
 80014e8:	4b21      	ldr	r3, [pc, #132]	; (8001570 <MX_FSMC_Init+0xec>)
 80014ea:	2200      	movs	r2, #0
 80014ec:	625a      	str	r2, [r3, #36]	; 0x24
  hsram1.Init.WriteOperation = FSMC_WRITE_OPERATION_ENABLE;
 80014ee:	4b20      	ldr	r3, [pc, #128]	; (8001570 <MX_FSMC_Init+0xec>)
 80014f0:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 80014f4:	629a      	str	r2, [r3, #40]	; 0x28
  hsram1.Init.WaitSignal = FSMC_WAIT_SIGNAL_DISABLE;
 80014f6:	4b1e      	ldr	r3, [pc, #120]	; (8001570 <MX_FSMC_Init+0xec>)
 80014f8:	2200      	movs	r2, #0
 80014fa:	62da      	str	r2, [r3, #44]	; 0x2c
  hsram1.Init.ExtendedMode = FSMC_EXTENDED_MODE_ENABLE;
 80014fc:	4b1c      	ldr	r3, [pc, #112]	; (8001570 <MX_FSMC_Init+0xec>)
 80014fe:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8001502:	631a      	str	r2, [r3, #48]	; 0x30
  hsram1.Init.AsynchronousWait = FSMC_ASYNCHRONOUS_WAIT_DISABLE;
 8001504:	4b1a      	ldr	r3, [pc, #104]	; (8001570 <MX_FSMC_Init+0xec>)
 8001506:	2200      	movs	r2, #0
 8001508:	635a      	str	r2, [r3, #52]	; 0x34
  hsram1.Init.WriteBurst = FSMC_WRITE_BURST_DISABLE;
 800150a:	4b19      	ldr	r3, [pc, #100]	; (8001570 <MX_FSMC_Init+0xec>)
 800150c:	2200      	movs	r2, #0
 800150e:	639a      	str	r2, [r3, #56]	; 0x38
  hsram1.Init.PageSize = FSMC_PAGE_SIZE_NONE;
 8001510:	4b17      	ldr	r3, [pc, #92]	; (8001570 <MX_FSMC_Init+0xec>)
 8001512:	2200      	movs	r2, #0
 8001514:	645a      	str	r2, [r3, #68]	; 0x44
  /* Timing */
  Timing.AddressSetupTime = 0xf;
 8001516:	230f      	movs	r3, #15
 8001518:	61fb      	str	r3, [r7, #28]
  Timing.AddressHoldTime = 15;
 800151a:	230f      	movs	r3, #15
 800151c:	623b      	str	r3, [r7, #32]
  Timing.DataSetupTime = 60;
 800151e:	233c      	movs	r3, #60	; 0x3c
 8001520:	627b      	str	r3, [r7, #36]	; 0x24
  Timing.BusTurnAroundDuration = 0;
 8001522:	2300      	movs	r3, #0
 8001524:	62bb      	str	r3, [r7, #40]	; 0x28
  Timing.CLKDivision = 16;
 8001526:	2310      	movs	r3, #16
 8001528:	62fb      	str	r3, [r7, #44]	; 0x2c
  Timing.DataLatency = 17;
 800152a:	2311      	movs	r3, #17
 800152c:	633b      	str	r3, [r7, #48]	; 0x30
  Timing.AccessMode = FSMC_ACCESS_MODE_A;
 800152e:	2300      	movs	r3, #0
 8001530:	637b      	str	r3, [r7, #52]	; 0x34
  /* ExtTiming */
  ExtTiming.AddressSetupTime = 8;
 8001532:	2308      	movs	r3, #8
 8001534:	603b      	str	r3, [r7, #0]
  ExtTiming.AddressHoldTime = 15;
 8001536:	230f      	movs	r3, #15
 8001538:	607b      	str	r3, [r7, #4]
  ExtTiming.DataSetupTime = 9;
 800153a:	2309      	movs	r3, #9
 800153c:	60bb      	str	r3, [r7, #8]
  ExtTiming.BusTurnAroundDuration = 0;
 800153e:	2300      	movs	r3, #0
 8001540:	60fb      	str	r3, [r7, #12]
  ExtTiming.CLKDivision = 16;
 8001542:	2310      	movs	r3, #16
 8001544:	613b      	str	r3, [r7, #16]
  ExtTiming.DataLatency = 17;
 8001546:	2311      	movs	r3, #17
 8001548:	617b      	str	r3, [r7, #20]
  ExtTiming.AccessMode = FSMC_ACCESS_MODE_A;
 800154a:	2300      	movs	r3, #0
 800154c:	61bb      	str	r3, [r7, #24]

  if (HAL_SRAM_Init(&hsram1, &Timing, &ExtTiming) != HAL_OK)
 800154e:	463a      	mov	r2, r7
 8001550:	f107 031c 	add.w	r3, r7, #28
 8001554:	4619      	mov	r1, r3
 8001556:	4806      	ldr	r0, [pc, #24]	; (8001570 <MX_FSMC_Init+0xec>)
 8001558:	f004 f9e8 	bl	800592c <HAL_SRAM_Init>
 800155c:	4603      	mov	r3, r0
 800155e:	2b00      	cmp	r3, #0
 8001560:	d001      	beq.n	8001566 <MX_FSMC_Init+0xe2>
  {
    Error_Handler( );
 8001562:	f000 ff5f 	bl	8002424 <Error_Handler>
  }

  /* USER CODE BEGIN FSMC_Init 2 */

  /* USER CODE END FSMC_Init 2 */
}
 8001566:	bf00      	nop
 8001568:	3738      	adds	r7, #56	; 0x38
 800156a:	46bd      	mov	sp, r7
 800156c:	bd80      	pop	{r7, pc}
 800156e:	bf00      	nop
 8001570:	200005d4 	.word	0x200005d4
 8001574:	a0000104 	.word	0xa0000104

08001578 <HAL_FSMC_MspInit>:

static uint32_t FSMC_Initialized = 0;

static void HAL_FSMC_MspInit(void){
 8001578:	b580      	push	{r7, lr}
 800157a:	b086      	sub	sp, #24
 800157c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN FSMC_MspInit 0 */

  /* USER CODE END FSMC_MspInit 0 */
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800157e:	1d3b      	adds	r3, r7, #4
 8001580:	2200      	movs	r2, #0
 8001582:	601a      	str	r2, [r3, #0]
 8001584:	605a      	str	r2, [r3, #4]
 8001586:	609a      	str	r2, [r3, #8]
 8001588:	60da      	str	r2, [r3, #12]
 800158a:	611a      	str	r2, [r3, #16]
  if (FSMC_Initialized) {
 800158c:	4b1c      	ldr	r3, [pc, #112]	; (8001600 <HAL_FSMC_MspInit+0x88>)
 800158e:	681b      	ldr	r3, [r3, #0]
 8001590:	2b00      	cmp	r3, #0
 8001592:	d131      	bne.n	80015f8 <HAL_FSMC_MspInit+0x80>
    return;
  }
  FSMC_Initialized = 1;
 8001594:	4b1a      	ldr	r3, [pc, #104]	; (8001600 <HAL_FSMC_MspInit+0x88>)
 8001596:	2201      	movs	r2, #1
 8001598:	601a      	str	r2, [r3, #0]

  /* Peripheral clock enable */
  __HAL_RCC_FSMC_CLK_ENABLE();
 800159a:	2300      	movs	r3, #0
 800159c:	603b      	str	r3, [r7, #0]
 800159e:	4b19      	ldr	r3, [pc, #100]	; (8001604 <HAL_FSMC_MspInit+0x8c>)
 80015a0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80015a2:	4a18      	ldr	r2, [pc, #96]	; (8001604 <HAL_FSMC_MspInit+0x8c>)
 80015a4:	f043 0301 	orr.w	r3, r3, #1
 80015a8:	6393      	str	r3, [r2, #56]	; 0x38
 80015aa:	4b16      	ldr	r3, [pc, #88]	; (8001604 <HAL_FSMC_MspInit+0x8c>)
 80015ac:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80015ae:	f003 0301 	and.w	r3, r3, #1
 80015b2:	603b      	str	r3, [r7, #0]
 80015b4:	683b      	ldr	r3, [r7, #0]
  PD4   ------> FSMC_NOE
  PD5   ------> FSMC_NWE
  PD7   ------> FSMC_NE1
  */
  /* GPIO_InitStruct */
  GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9
 80015b6:	f64f 7388 	movw	r3, #65416	; 0xff88
 80015ba:	607b      	str	r3, [r7, #4]
                          |GPIO_PIN_10|GPIO_PIN_11|GPIO_PIN_12|GPIO_PIN_13
                          |GPIO_PIN_14|GPIO_PIN_15;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80015bc:	2302      	movs	r3, #2
 80015be:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80015c0:	2300      	movs	r3, #0
 80015c2:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80015c4:	2303      	movs	r3, #3
 80015c6:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FSMC;
 80015c8:	230c      	movs	r3, #12
 80015ca:	617b      	str	r3, [r7, #20]

  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80015cc:	1d3b      	adds	r3, r7, #4
 80015ce:	4619      	mov	r1, r3
 80015d0:	480d      	ldr	r0, [pc, #52]	; (8001608 <HAL_FSMC_MspInit+0x90>)
 80015d2:	f002 ff0f 	bl	80043f4 <HAL_GPIO_Init>

  /* GPIO_InitStruct */
  GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_14
 80015d6:	f24c 73b3 	movw	r3, #51123	; 0xc7b3
 80015da:	607b      	str	r3, [r7, #4]
                          |GPIO_PIN_15|GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_4
                          |GPIO_PIN_5|GPIO_PIN_7;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80015dc:	2302      	movs	r3, #2
 80015de:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80015e0:	2300      	movs	r3, #0
 80015e2:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80015e4:	2303      	movs	r3, #3
 80015e6:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FSMC;
 80015e8:	230c      	movs	r3, #12
 80015ea:	617b      	str	r3, [r7, #20]

  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80015ec:	1d3b      	adds	r3, r7, #4
 80015ee:	4619      	mov	r1, r3
 80015f0:	4806      	ldr	r0, [pc, #24]	; (800160c <HAL_FSMC_MspInit+0x94>)
 80015f2:	f002 feff 	bl	80043f4 <HAL_GPIO_Init>
 80015f6:	e000      	b.n	80015fa <HAL_FSMC_MspInit+0x82>
    return;
 80015f8:	bf00      	nop

  /* USER CODE BEGIN FSMC_MspInit 1 */

  /* USER CODE END FSMC_MspInit 1 */
}
 80015fa:	3718      	adds	r7, #24
 80015fc:	46bd      	mov	sp, r7
 80015fe:	bd80      	pop	{r7, pc}
 8001600:	20000624 	.word	0x20000624
 8001604:	40023800 	.word	0x40023800
 8001608:	40021000 	.word	0x40021000
 800160c:	40020c00 	.word	0x40020c00

08001610 <HAL_SRAM_MspInit>:

void HAL_SRAM_MspInit(SRAM_HandleTypeDef* sramHandle){
 8001610:	b580      	push	{r7, lr}
 8001612:	b082      	sub	sp, #8
 8001614:	af00      	add	r7, sp, #0
 8001616:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN SRAM_MspInit 0 */

  /* USER CODE END SRAM_MspInit 0 */
  HAL_FSMC_MspInit();
 8001618:	f7ff ffae 	bl	8001578 <HAL_FSMC_MspInit>
  /* USER CODE BEGIN SRAM_MspInit 1 */

  /* USER CODE END SRAM_MspInit 1 */
}
 800161c:	bf00      	nop
 800161e:	3708      	adds	r7, #8
 8001620:	46bd      	mov	sp, r7
 8001622:	bd80      	pop	{r7, pc}

08001624 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8001624:	b580      	push	{r7, lr}
 8001626:	b08c      	sub	sp, #48	; 0x30
 8001628:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800162a:	f107 031c 	add.w	r3, r7, #28
 800162e:	2200      	movs	r2, #0
 8001630:	601a      	str	r2, [r3, #0]
 8001632:	605a      	str	r2, [r3, #4]
 8001634:	609a      	str	r2, [r3, #8]
 8001636:	60da      	str	r2, [r3, #12]
 8001638:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 800163a:	2300      	movs	r3, #0
 800163c:	61bb      	str	r3, [r7, #24]
 800163e:	4b63      	ldr	r3, [pc, #396]	; (80017cc <MX_GPIO_Init+0x1a8>)
 8001640:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001642:	4a62      	ldr	r2, [pc, #392]	; (80017cc <MX_GPIO_Init+0x1a8>)
 8001644:	f043 0310 	orr.w	r3, r3, #16
 8001648:	6313      	str	r3, [r2, #48]	; 0x30
 800164a:	4b60      	ldr	r3, [pc, #384]	; (80017cc <MX_GPIO_Init+0x1a8>)
 800164c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800164e:	f003 0310 	and.w	r3, r3, #16
 8001652:	61bb      	str	r3, [r7, #24]
 8001654:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001656:	2300      	movs	r3, #0
 8001658:	617b      	str	r3, [r7, #20]
 800165a:	4b5c      	ldr	r3, [pc, #368]	; (80017cc <MX_GPIO_Init+0x1a8>)
 800165c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800165e:	4a5b      	ldr	r2, [pc, #364]	; (80017cc <MX_GPIO_Init+0x1a8>)
 8001660:	f043 0304 	orr.w	r3, r3, #4
 8001664:	6313      	str	r3, [r2, #48]	; 0x30
 8001666:	4b59      	ldr	r3, [pc, #356]	; (80017cc <MX_GPIO_Init+0x1a8>)
 8001668:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800166a:	f003 0304 	and.w	r3, r3, #4
 800166e:	617b      	str	r3, [r7, #20]
 8001670:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8001672:	2300      	movs	r3, #0
 8001674:	613b      	str	r3, [r7, #16]
 8001676:	4b55      	ldr	r3, [pc, #340]	; (80017cc <MX_GPIO_Init+0x1a8>)
 8001678:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800167a:	4a54      	ldr	r2, [pc, #336]	; (80017cc <MX_GPIO_Init+0x1a8>)
 800167c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001680:	6313      	str	r3, [r2, #48]	; 0x30
 8001682:	4b52      	ldr	r3, [pc, #328]	; (80017cc <MX_GPIO_Init+0x1a8>)
 8001684:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001686:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800168a:	613b      	str	r3, [r7, #16]
 800168c:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800168e:	2300      	movs	r3, #0
 8001690:	60fb      	str	r3, [r7, #12]
 8001692:	4b4e      	ldr	r3, [pc, #312]	; (80017cc <MX_GPIO_Init+0x1a8>)
 8001694:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001696:	4a4d      	ldr	r2, [pc, #308]	; (80017cc <MX_GPIO_Init+0x1a8>)
 8001698:	f043 0301 	orr.w	r3, r3, #1
 800169c:	6313      	str	r3, [r2, #48]	; 0x30
 800169e:	4b4b      	ldr	r3, [pc, #300]	; (80017cc <MX_GPIO_Init+0x1a8>)
 80016a0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80016a2:	f003 0301 	and.w	r3, r3, #1
 80016a6:	60fb      	str	r3, [r7, #12]
 80016a8:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80016aa:	2300      	movs	r3, #0
 80016ac:	60bb      	str	r3, [r7, #8]
 80016ae:	4b47      	ldr	r3, [pc, #284]	; (80017cc <MX_GPIO_Init+0x1a8>)
 80016b0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80016b2:	4a46      	ldr	r2, [pc, #280]	; (80017cc <MX_GPIO_Init+0x1a8>)
 80016b4:	f043 0302 	orr.w	r3, r3, #2
 80016b8:	6313      	str	r3, [r2, #48]	; 0x30
 80016ba:	4b44      	ldr	r3, [pc, #272]	; (80017cc <MX_GPIO_Init+0x1a8>)
 80016bc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80016be:	f003 0302 	and.w	r3, r3, #2
 80016c2:	60bb      	str	r3, [r7, #8]
 80016c4:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80016c6:	2300      	movs	r3, #0
 80016c8:	607b      	str	r3, [r7, #4]
 80016ca:	4b40      	ldr	r3, [pc, #256]	; (80017cc <MX_GPIO_Init+0x1a8>)
 80016cc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80016ce:	4a3f      	ldr	r2, [pc, #252]	; (80017cc <MX_GPIO_Init+0x1a8>)
 80016d0:	f043 0308 	orr.w	r3, r3, #8
 80016d4:	6313      	str	r3, [r2, #48]	; 0x30
 80016d6:	4b3d      	ldr	r3, [pc, #244]	; (80017cc <MX_GPIO_Init+0x1a8>)
 80016d8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80016da:	f003 0308 	and.w	r3, r3, #8
 80016de:	607b      	str	r3, [r7, #4]
 80016e0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 80016e2:	2300      	movs	r3, #0
 80016e4:	603b      	str	r3, [r7, #0]
 80016e6:	4b39      	ldr	r3, [pc, #228]	; (80017cc <MX_GPIO_Init+0x1a8>)
 80016e8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80016ea:	4a38      	ldr	r2, [pc, #224]	; (80017cc <MX_GPIO_Init+0x1a8>)
 80016ec:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80016f0:	6313      	str	r3, [r2, #48]	; 0x30
 80016f2:	4b36      	ldr	r3, [pc, #216]	; (80017cc <MX_GPIO_Init+0x1a8>)
 80016f4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80016f6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80016fa:	603b      	str	r3, [r7, #0]
 80016fc:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, GPIO_PIN_4, GPIO_PIN_RESET);
 80016fe:	2200      	movs	r2, #0
 8001700:	2110      	movs	r1, #16
 8001702:	4833      	ldr	r0, [pc, #204]	; (80017d0 <MX_GPIO_Init+0x1ac>)
 8001704:	f003 f812 	bl	800472c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(FSMC_RES_GPIO_Port, FSMC_RES_Pin, GPIO_PIN_RESET);
 8001708:	2200      	movs	r2, #0
 800170a:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800170e:	4831      	ldr	r0, [pc, #196]	; (80017d4 <MX_GPIO_Init+0x1b0>)
 8001710:	f003 f80c 	bl	800472c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD_LATCH_GPIO_Port, LD_LATCH_Pin, GPIO_PIN_RESET);
 8001714:	2200      	movs	r2, #0
 8001716:	2140      	movs	r1, #64	; 0x40
 8001718:	482f      	ldr	r0, [pc, #188]	; (80017d8 <MX_GPIO_Init+0x1b4>)
 800171a:	f003 f807 	bl	800472c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, FSMC_BLK_Pin|EN_RS485_Pin, GPIO_PIN_RESET);
 800171e:	2200      	movs	r2, #0
 8001720:	f44f 4101 	mov.w	r1, #33024	; 0x8100
 8001724:	482d      	ldr	r0, [pc, #180]	; (80017dc <MX_GPIO_Init+0x1b8>)
 8001726:	f003 f801 	bl	800472c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(BTN_LOAD_GPIO_Port, BTN_LOAD_Pin, GPIO_PIN_RESET);
 800172a:	2200      	movs	r2, #0
 800172c:	2108      	movs	r1, #8
 800172e:	482c      	ldr	r0, [pc, #176]	; (80017e0 <MX_GPIO_Init+0x1bc>)
 8001730:	f002 fffc 	bl	800472c <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PE4 */
  GPIO_InitStruct.Pin = GPIO_PIN_4;
 8001734:	2310      	movs	r3, #16
 8001736:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001738:	2301      	movs	r3, #1
 800173a:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800173c:	2300      	movs	r3, #0
 800173e:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001740:	2300      	movs	r3, #0
 8001742:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001744:	f107 031c 	add.w	r3, r7, #28
 8001748:	4619      	mov	r1, r3
 800174a:	4821      	ldr	r0, [pc, #132]	; (80017d0 <MX_GPIO_Init+0x1ac>)
 800174c:	f002 fe52 	bl	80043f4 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = FSMC_RES_Pin;
 8001750:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001754:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001756:	2301      	movs	r3, #1
 8001758:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800175a:	2300      	movs	r3, #0
 800175c:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800175e:	2300      	movs	r3, #0
 8001760:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(FSMC_RES_GPIO_Port, &GPIO_InitStruct);
 8001762:	f107 031c 	add.w	r3, r7, #28
 8001766:	4619      	mov	r1, r3
 8001768:	481a      	ldr	r0, [pc, #104]	; (80017d4 <MX_GPIO_Init+0x1b0>)
 800176a:	f002 fe43 	bl	80043f4 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = LD_LATCH_Pin;
 800176e:	2340      	movs	r3, #64	; 0x40
 8001770:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001772:	2301      	movs	r3, #1
 8001774:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001776:	2300      	movs	r3, #0
 8001778:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800177a:	2300      	movs	r3, #0
 800177c:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(LD_LATCH_GPIO_Port, &GPIO_InitStruct);
 800177e:	f107 031c 	add.w	r3, r7, #28
 8001782:	4619      	mov	r1, r3
 8001784:	4814      	ldr	r0, [pc, #80]	; (80017d8 <MX_GPIO_Init+0x1b4>)
 8001786:	f002 fe35 	bl	80043f4 <HAL_GPIO_Init>

  /*Configure GPIO pins : PAPin PAPin */
  GPIO_InitStruct.Pin = FSMC_BLK_Pin|EN_RS485_Pin;
 800178a:	f44f 4301 	mov.w	r3, #33024	; 0x8100
 800178e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001790:	2301      	movs	r3, #1
 8001792:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001794:	2300      	movs	r3, #0
 8001796:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001798:	2300      	movs	r3, #0
 800179a:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800179c:	f107 031c 	add.w	r3, r7, #28
 80017a0:	4619      	mov	r1, r3
 80017a2:	480e      	ldr	r0, [pc, #56]	; (80017dc <MX_GPIO_Init+0x1b8>)
 80017a4:	f002 fe26 	bl	80043f4 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = BTN_LOAD_Pin;
 80017a8:	2308      	movs	r3, #8
 80017aa:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80017ac:	2301      	movs	r3, #1
 80017ae:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80017b0:	2300      	movs	r3, #0
 80017b2:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80017b4:	2300      	movs	r3, #0
 80017b6:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(BTN_LOAD_GPIO_Port, &GPIO_InitStruct);
 80017b8:	f107 031c 	add.w	r3, r7, #28
 80017bc:	4619      	mov	r1, r3
 80017be:	4808      	ldr	r0, [pc, #32]	; (80017e0 <MX_GPIO_Init+0x1bc>)
 80017c0:	f002 fe18 	bl	80043f4 <HAL_GPIO_Init>

}
 80017c4:	bf00      	nop
 80017c6:	3730      	adds	r7, #48	; 0x30
 80017c8:	46bd      	mov	sp, r7
 80017ca:	bd80      	pop	{r7, pc}
 80017cc:	40023800 	.word	0x40023800
 80017d0:	40021000 	.word	0x40021000
 80017d4:	40020800 	.word	0x40020800
 80017d8:	40021800 	.word	0x40021800
 80017dc:	40020000 	.word	0x40020000
 80017e0:	40020c00 	.word	0x40020c00

080017e4 <LCD_WR_REG>:

static void LCD_WR_DATA(uint16_t data);
static uint16_t LCD_RD_DATA(void);
static uint32_t mypow(uint8_t m, uint8_t n);

void LCD_WR_REG(uint16_t reg) {
 80017e4:	b480      	push	{r7}
 80017e6:	b083      	sub	sp, #12
 80017e8:	af00      	add	r7, sp, #0
 80017ea:	4603      	mov	r3, r0
 80017ec:	80fb      	strh	r3, [r7, #6]
	LCD->LCD_REG = reg;
 80017ee:	4a04      	ldr	r2, [pc, #16]	; (8001800 <LCD_WR_REG+0x1c>)
 80017f0:	88fb      	ldrh	r3, [r7, #6]
 80017f2:	8013      	strh	r3, [r2, #0]
}
 80017f4:	bf00      	nop
 80017f6:	370c      	adds	r7, #12
 80017f8:	46bd      	mov	sp, r7
 80017fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017fe:	4770      	bx	lr
 8001800:	600ffffe 	.word	0x600ffffe

08001804 <LCD_WR_DATA>:

void LCD_WR_DATA(uint16_t data) {
 8001804:	b480      	push	{r7}
 8001806:	b083      	sub	sp, #12
 8001808:	af00      	add	r7, sp, #0
 800180a:	4603      	mov	r3, r0
 800180c:	80fb      	strh	r3, [r7, #6]
	LCD->LCD_RAM = data;
 800180e:	4a04      	ldr	r2, [pc, #16]	; (8001820 <LCD_WR_DATA+0x1c>)
 8001810:	88fb      	ldrh	r3, [r7, #6]
 8001812:	8053      	strh	r3, [r2, #2]
}
 8001814:	bf00      	nop
 8001816:	370c      	adds	r7, #12
 8001818:	46bd      	mov	sp, r7
 800181a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800181e:	4770      	bx	lr
 8001820:	600ffffe 	.word	0x600ffffe

08001824 <LCD_RD_DATA>:

uint16_t LCD_RD_DATA(void) {
 8001824:	b480      	push	{r7}
 8001826:	b083      	sub	sp, #12
 8001828:	af00      	add	r7, sp, #0
	__IO uint16_t ram;
	ram = LCD->LCD_RAM;
 800182a:	4b06      	ldr	r3, [pc, #24]	; (8001844 <LCD_RD_DATA+0x20>)
 800182c:	885b      	ldrh	r3, [r3, #2]
 800182e:	b29b      	uxth	r3, r3
 8001830:	80fb      	strh	r3, [r7, #6]
	return ram;
 8001832:	88fb      	ldrh	r3, [r7, #6]
 8001834:	b29b      	uxth	r3, r3
}
 8001836:	4618      	mov	r0, r3
 8001838:	370c      	adds	r7, #12
 800183a:	46bd      	mov	sp, r7
 800183c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001840:	4770      	bx	lr
 8001842:	bf00      	nop
 8001844:	600ffffe 	.word	0x600ffffe

08001848 <lcd_set_address>:


void lcd_set_address(uint16_t x1, uint16_t y1, uint16_t x2, uint16_t y2) {
 8001848:	b590      	push	{r4, r7, lr}
 800184a:	b083      	sub	sp, #12
 800184c:	af00      	add	r7, sp, #0
 800184e:	4604      	mov	r4, r0
 8001850:	4608      	mov	r0, r1
 8001852:	4611      	mov	r1, r2
 8001854:	461a      	mov	r2, r3
 8001856:	4623      	mov	r3, r4
 8001858:	80fb      	strh	r3, [r7, #6]
 800185a:	4603      	mov	r3, r0
 800185c:	80bb      	strh	r3, [r7, #4]
 800185e:	460b      	mov	r3, r1
 8001860:	807b      	strh	r3, [r7, #2]
 8001862:	4613      	mov	r3, r2
 8001864:	803b      	strh	r3, [r7, #0]
	LCD_WR_REG(0x2a);
 8001866:	202a      	movs	r0, #42	; 0x2a
 8001868:	f7ff ffbc 	bl	80017e4 <LCD_WR_REG>
	LCD_WR_DATA(x1 >> 8);
 800186c:	88fb      	ldrh	r3, [r7, #6]
 800186e:	0a1b      	lsrs	r3, r3, #8
 8001870:	b29b      	uxth	r3, r3
 8001872:	4618      	mov	r0, r3
 8001874:	f7ff ffc6 	bl	8001804 <LCD_WR_DATA>
	LCD_WR_DATA(x1 & 0xff);
 8001878:	88fb      	ldrh	r3, [r7, #6]
 800187a:	b2db      	uxtb	r3, r3
 800187c:	b29b      	uxth	r3, r3
 800187e:	4618      	mov	r0, r3
 8001880:	f7ff ffc0 	bl	8001804 <LCD_WR_DATA>
	LCD_WR_DATA(x2 >> 8);
 8001884:	887b      	ldrh	r3, [r7, #2]
 8001886:	0a1b      	lsrs	r3, r3, #8
 8001888:	b29b      	uxth	r3, r3
 800188a:	4618      	mov	r0, r3
 800188c:	f7ff ffba 	bl	8001804 <LCD_WR_DATA>
	LCD_WR_DATA(x2 & 0xff);
 8001890:	887b      	ldrh	r3, [r7, #2]
 8001892:	b2db      	uxtb	r3, r3
 8001894:	b29b      	uxth	r3, r3
 8001896:	4618      	mov	r0, r3
 8001898:	f7ff ffb4 	bl	8001804 <LCD_WR_DATA>
	LCD_WR_REG(0x2b);
 800189c:	202b      	movs	r0, #43	; 0x2b
 800189e:	f7ff ffa1 	bl	80017e4 <LCD_WR_REG>
	LCD_WR_DATA(y1 >> 8);
 80018a2:	88bb      	ldrh	r3, [r7, #4]
 80018a4:	0a1b      	lsrs	r3, r3, #8
 80018a6:	b29b      	uxth	r3, r3
 80018a8:	4618      	mov	r0, r3
 80018aa:	f7ff ffab 	bl	8001804 <LCD_WR_DATA>
	LCD_WR_DATA(y1 & 0xff);
 80018ae:	88bb      	ldrh	r3, [r7, #4]
 80018b0:	b2db      	uxtb	r3, r3
 80018b2:	b29b      	uxth	r3, r3
 80018b4:	4618      	mov	r0, r3
 80018b6:	f7ff ffa5 	bl	8001804 <LCD_WR_DATA>
	LCD_WR_DATA(y2 >> 8);
 80018ba:	883b      	ldrh	r3, [r7, #0]
 80018bc:	0a1b      	lsrs	r3, r3, #8
 80018be:	b29b      	uxth	r3, r3
 80018c0:	4618      	mov	r0, r3
 80018c2:	f7ff ff9f 	bl	8001804 <LCD_WR_DATA>
	LCD_WR_DATA(y2 & 0xff);
 80018c6:	883b      	ldrh	r3, [r7, #0]
 80018c8:	b2db      	uxtb	r3, r3
 80018ca:	b29b      	uxth	r3, r3
 80018cc:	4618      	mov	r0, r3
 80018ce:	f7ff ff99 	bl	8001804 <LCD_WR_DATA>
	LCD_WR_REG(0x2c);
 80018d2:	202c      	movs	r0, #44	; 0x2c
 80018d4:	f7ff ff86 	bl	80017e4 <LCD_WR_REG>
}
 80018d8:	bf00      	nop
 80018da:	370c      	adds	r7, #12
 80018dc:	46bd      	mov	sp, r7
 80018de:	bd90      	pop	{r4, r7, pc}

080018e0 <lcd_clear>:
/**
 * @brief  Fill all pixels with a color
 * @param  color Color to fill the screen
 * @retval None
 */
void lcd_clear(uint16_t color) {
 80018e0:	b580      	push	{r7, lr}
 80018e2:	b084      	sub	sp, #16
 80018e4:	af00      	add	r7, sp, #0
 80018e6:	4603      	mov	r3, r0
 80018e8:	80fb      	strh	r3, [r7, #6]
	uint16_t i, j;
	lcd_set_address(0, 0, lcddev.width - 1, lcddev.height - 1);
 80018ea:	4b15      	ldr	r3, [pc, #84]	; (8001940 <lcd_clear+0x60>)
 80018ec:	881b      	ldrh	r3, [r3, #0]
 80018ee:	3b01      	subs	r3, #1
 80018f0:	b29a      	uxth	r2, r3
 80018f2:	4b13      	ldr	r3, [pc, #76]	; (8001940 <lcd_clear+0x60>)
 80018f4:	885b      	ldrh	r3, [r3, #2]
 80018f6:	3b01      	subs	r3, #1
 80018f8:	b29b      	uxth	r3, r3
 80018fa:	2100      	movs	r1, #0
 80018fc:	2000      	movs	r0, #0
 80018fe:	f7ff ffa3 	bl	8001848 <lcd_set_address>
	for (i = 0; i < lcddev.width; i++) {
 8001902:	2300      	movs	r3, #0
 8001904:	81fb      	strh	r3, [r7, #14]
 8001906:	e011      	b.n	800192c <lcd_clear+0x4c>
		for (j = 0; j < lcddev.height; j++) {
 8001908:	2300      	movs	r3, #0
 800190a:	81bb      	strh	r3, [r7, #12]
 800190c:	e006      	b.n	800191c <lcd_clear+0x3c>
			LCD_WR_DATA(color);
 800190e:	88fb      	ldrh	r3, [r7, #6]
 8001910:	4618      	mov	r0, r3
 8001912:	f7ff ff77 	bl	8001804 <LCD_WR_DATA>
		for (j = 0; j < lcddev.height; j++) {
 8001916:	89bb      	ldrh	r3, [r7, #12]
 8001918:	3301      	adds	r3, #1
 800191a:	81bb      	strh	r3, [r7, #12]
 800191c:	4b08      	ldr	r3, [pc, #32]	; (8001940 <lcd_clear+0x60>)
 800191e:	885b      	ldrh	r3, [r3, #2]
 8001920:	89ba      	ldrh	r2, [r7, #12]
 8001922:	429a      	cmp	r2, r3
 8001924:	d3f3      	bcc.n	800190e <lcd_clear+0x2e>
	for (i = 0; i < lcddev.width; i++) {
 8001926:	89fb      	ldrh	r3, [r7, #14]
 8001928:	3301      	adds	r3, #1
 800192a:	81fb      	strh	r3, [r7, #14]
 800192c:	4b04      	ldr	r3, [pc, #16]	; (8001940 <lcd_clear+0x60>)
 800192e:	881b      	ldrh	r3, [r3, #0]
 8001930:	89fa      	ldrh	r2, [r7, #14]
 8001932:	429a      	cmp	r2, r3
 8001934:	d3e8      	bcc.n	8001908 <lcd_clear+0x28>
		}
	}
}
 8001936:	bf00      	nop
 8001938:	bf00      	nop
 800193a:	3710      	adds	r7, #16
 800193c:	46bd      	mov	sp, r7
 800193e:	bd80      	pop	{r7, pc}
 8001940:	20000628 	.word	0x20000628

08001944 <lcd_draw_point>:
 * @param  x X coordinate
 * @param  y Y coordinate
 * @param  color Color to fill
 * @retval None
 */
void lcd_draw_point(uint16_t x, uint16_t y, uint16_t color) {
 8001944:	b580      	push	{r7, lr}
 8001946:	b082      	sub	sp, #8
 8001948:	af00      	add	r7, sp, #0
 800194a:	4603      	mov	r3, r0
 800194c:	80fb      	strh	r3, [r7, #6]
 800194e:	460b      	mov	r3, r1
 8001950:	80bb      	strh	r3, [r7, #4]
 8001952:	4613      	mov	r3, r2
 8001954:	807b      	strh	r3, [r7, #2]
	lcd_set_address(x, y, x, y);
 8001956:	88bb      	ldrh	r3, [r7, #4]
 8001958:	88fa      	ldrh	r2, [r7, #6]
 800195a:	88b9      	ldrh	r1, [r7, #4]
 800195c:	88f8      	ldrh	r0, [r7, #6]
 800195e:	f7ff ff73 	bl	8001848 <lcd_set_address>
	LCD_WR_DATA(color);
 8001962:	887b      	ldrh	r3, [r7, #2]
 8001964:	4618      	mov	r0, r3
 8001966:	f7ff ff4d 	bl	8001804 <LCD_WR_DATA>
}
 800196a:	bf00      	nop
 800196c:	3708      	adds	r7, #8
 800196e:	46bd      	mov	sp, r7
 8001970:	bd80      	pop	{r7, pc}
	...

08001974 <lcd_show_char>:
	lcd_draw_line(x1, y2, x2, y2, color);
	lcd_draw_line(x2, y1, x2, y2, color);
}

void lcd_show_char(uint16_t x, uint16_t y, uint8_t character, uint16_t fc,
		uint16_t bc, uint8_t sizey, uint8_t mode) {
 8001974:	b590      	push	{r4, r7, lr}
 8001976:	b087      	sub	sp, #28
 8001978:	af00      	add	r7, sp, #0
 800197a:	4604      	mov	r4, r0
 800197c:	4608      	mov	r0, r1
 800197e:	4611      	mov	r1, r2
 8001980:	461a      	mov	r2, r3
 8001982:	4623      	mov	r3, r4
 8001984:	80fb      	strh	r3, [r7, #6]
 8001986:	4603      	mov	r3, r0
 8001988:	80bb      	strh	r3, [r7, #4]
 800198a:	460b      	mov	r3, r1
 800198c:	70fb      	strb	r3, [r7, #3]
 800198e:	4613      	mov	r3, r2
 8001990:	803b      	strh	r3, [r7, #0]
	uint8_t temp, sizex, t, m = 0;
 8001992:	2300      	movs	r3, #0
 8001994:	757b      	strb	r3, [r7, #21]
	uint16_t i, TypefaceNum;
	uint16_t x0 = x;
 8001996:	88fb      	ldrh	r3, [r7, #6]
 8001998:	823b      	strh	r3, [r7, #16]
	sizex = sizey / 2;
 800199a:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 800199e:	085b      	lsrs	r3, r3, #1
 80019a0:	73fb      	strb	r3, [r7, #15]
	TypefaceNum = (sizex / 8 + ((sizex % 8) ? 1 : 0)) * sizey;
 80019a2:	7bfb      	ldrb	r3, [r7, #15]
 80019a4:	08db      	lsrs	r3, r3, #3
 80019a6:	b2db      	uxtb	r3, r3
 80019a8:	461a      	mov	r2, r3
 80019aa:	7bfb      	ldrb	r3, [r7, #15]
 80019ac:	f003 0307 	and.w	r3, r3, #7
 80019b0:	b2db      	uxtb	r3, r3
 80019b2:	2b00      	cmp	r3, #0
 80019b4:	bf14      	ite	ne
 80019b6:	2301      	movne	r3, #1
 80019b8:	2300      	moveq	r3, #0
 80019ba:	b2db      	uxtb	r3, r3
 80019bc:	4413      	add	r3, r2
 80019be:	b29a      	uxth	r2, r3
 80019c0:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 80019c4:	b29b      	uxth	r3, r3
 80019c6:	fb12 f303 	smulbb	r3, r2, r3
 80019ca:	81bb      	strh	r3, [r7, #12]
	character = character - ' ';
 80019cc:	78fb      	ldrb	r3, [r7, #3]
 80019ce:	3b20      	subs	r3, #32
 80019d0:	70fb      	strb	r3, [r7, #3]
	lcd_set_address(x, y, x + sizex - 1, y + sizey - 1);
 80019d2:	7bfb      	ldrb	r3, [r7, #15]
 80019d4:	b29a      	uxth	r2, r3
 80019d6:	88fb      	ldrh	r3, [r7, #6]
 80019d8:	4413      	add	r3, r2
 80019da:	b29b      	uxth	r3, r3
 80019dc:	3b01      	subs	r3, #1
 80019de:	b29c      	uxth	r4, r3
 80019e0:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 80019e4:	b29a      	uxth	r2, r3
 80019e6:	88bb      	ldrh	r3, [r7, #4]
 80019e8:	4413      	add	r3, r2
 80019ea:	b29b      	uxth	r3, r3
 80019ec:	3b01      	subs	r3, #1
 80019ee:	b29b      	uxth	r3, r3
 80019f0:	88b9      	ldrh	r1, [r7, #4]
 80019f2:	88f8      	ldrh	r0, [r7, #6]
 80019f4:	4622      	mov	r2, r4
 80019f6:	f7ff ff27 	bl	8001848 <lcd_set_address>
	for (i = 0; i < TypefaceNum; i++) {
 80019fa:	2300      	movs	r3, #0
 80019fc:	827b      	strh	r3, [r7, #18]
 80019fe:	e07a      	b.n	8001af6 <lcd_show_char+0x182>
		if (sizey == 12)
 8001a00:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 8001a04:	2b0c      	cmp	r3, #12
 8001a06:	d028      	beq.n	8001a5a <lcd_show_char+0xe6>
			;
		else if (sizey == 16)
 8001a08:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 8001a0c:	2b10      	cmp	r3, #16
 8001a0e:	d108      	bne.n	8001a22 <lcd_show_char+0xae>
			temp = ascii_1608[character][i];
 8001a10:	78fa      	ldrb	r2, [r7, #3]
 8001a12:	8a7b      	ldrh	r3, [r7, #18]
 8001a14:	493c      	ldr	r1, [pc, #240]	; (8001b08 <lcd_show_char+0x194>)
 8001a16:	0112      	lsls	r2, r2, #4
 8001a18:	440a      	add	r2, r1
 8001a1a:	4413      	add	r3, r2
 8001a1c:	781b      	ldrb	r3, [r3, #0]
 8001a1e:	75fb      	strb	r3, [r7, #23]
 8001a20:	e01b      	b.n	8001a5a <lcd_show_char+0xe6>
		else if (sizey == 24)
 8001a22:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 8001a26:	2b18      	cmp	r3, #24
 8001a28:	d10b      	bne.n	8001a42 <lcd_show_char+0xce>
			temp = ascii_2412[character][i];
 8001a2a:	78fa      	ldrb	r2, [r7, #3]
 8001a2c:	8a79      	ldrh	r1, [r7, #18]
 8001a2e:	4837      	ldr	r0, [pc, #220]	; (8001b0c <lcd_show_char+0x198>)
 8001a30:	4613      	mov	r3, r2
 8001a32:	005b      	lsls	r3, r3, #1
 8001a34:	4413      	add	r3, r2
 8001a36:	011b      	lsls	r3, r3, #4
 8001a38:	4403      	add	r3, r0
 8001a3a:	440b      	add	r3, r1
 8001a3c:	781b      	ldrb	r3, [r3, #0]
 8001a3e:	75fb      	strb	r3, [r7, #23]
 8001a40:	e00b      	b.n	8001a5a <lcd_show_char+0xe6>
		else if (sizey == 32)
 8001a42:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 8001a46:	2b20      	cmp	r3, #32
 8001a48:	d15a      	bne.n	8001b00 <lcd_show_char+0x18c>
			temp = ascii_3216[character][i];
 8001a4a:	78fa      	ldrb	r2, [r7, #3]
 8001a4c:	8a7b      	ldrh	r3, [r7, #18]
 8001a4e:	4930      	ldr	r1, [pc, #192]	; (8001b10 <lcd_show_char+0x19c>)
 8001a50:	0192      	lsls	r2, r2, #6
 8001a52:	440a      	add	r2, r1
 8001a54:	4413      	add	r3, r2
 8001a56:	781b      	ldrb	r3, [r3, #0]
 8001a58:	75fb      	strb	r3, [r7, #23]
		else
			return;
		for (t = 0; t < 8; t++) {
 8001a5a:	2300      	movs	r3, #0
 8001a5c:	75bb      	strb	r3, [r7, #22]
 8001a5e:	e044      	b.n	8001aea <lcd_show_char+0x176>
			if (!mode) {
 8001a60:	f897 3030 	ldrb.w	r3, [r7, #48]	; 0x30
 8001a64:	2b00      	cmp	r3, #0
 8001a66:	d120      	bne.n	8001aaa <lcd_show_char+0x136>
				if (temp & (0x01 << t))
 8001a68:	7dfa      	ldrb	r2, [r7, #23]
 8001a6a:	7dbb      	ldrb	r3, [r7, #22]
 8001a6c:	fa42 f303 	asr.w	r3, r2, r3
 8001a70:	f003 0301 	and.w	r3, r3, #1
 8001a74:	2b00      	cmp	r3, #0
 8001a76:	d004      	beq.n	8001a82 <lcd_show_char+0x10e>
					LCD_WR_DATA(fc);
 8001a78:	883b      	ldrh	r3, [r7, #0]
 8001a7a:	4618      	mov	r0, r3
 8001a7c:	f7ff fec2 	bl	8001804 <LCD_WR_DATA>
 8001a80:	e003      	b.n	8001a8a <lcd_show_char+0x116>
				else
					LCD_WR_DATA(bc);
 8001a82:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 8001a84:	4618      	mov	r0, r3
 8001a86:	f7ff febd 	bl	8001804 <LCD_WR_DATA>
				m++;
 8001a8a:	7d7b      	ldrb	r3, [r7, #21]
 8001a8c:	3301      	adds	r3, #1
 8001a8e:	757b      	strb	r3, [r7, #21]
				if (m % sizex == 0) {
 8001a90:	7d7b      	ldrb	r3, [r7, #21]
 8001a92:	7bfa      	ldrb	r2, [r7, #15]
 8001a94:	fbb3 f1f2 	udiv	r1, r3, r2
 8001a98:	fb01 f202 	mul.w	r2, r1, r2
 8001a9c:	1a9b      	subs	r3, r3, r2
 8001a9e:	b2db      	uxtb	r3, r3
 8001aa0:	2b00      	cmp	r3, #0
 8001aa2:	d11f      	bne.n	8001ae4 <lcd_show_char+0x170>
					m = 0;
 8001aa4:	2300      	movs	r3, #0
 8001aa6:	757b      	strb	r3, [r7, #21]
					break;
 8001aa8:	e022      	b.n	8001af0 <lcd_show_char+0x17c>
				}
			} else {
				if (temp & (0x01 << t))
 8001aaa:	7dfa      	ldrb	r2, [r7, #23]
 8001aac:	7dbb      	ldrb	r3, [r7, #22]
 8001aae:	fa42 f303 	asr.w	r3, r2, r3
 8001ab2:	f003 0301 	and.w	r3, r3, #1
 8001ab6:	2b00      	cmp	r3, #0
 8001ab8:	d005      	beq.n	8001ac6 <lcd_show_char+0x152>
					lcd_draw_point(x, y, fc);
 8001aba:	883a      	ldrh	r2, [r7, #0]
 8001abc:	88b9      	ldrh	r1, [r7, #4]
 8001abe:	88fb      	ldrh	r3, [r7, #6]
 8001ac0:	4618      	mov	r0, r3
 8001ac2:	f7ff ff3f 	bl	8001944 <lcd_draw_point>
				x++;
 8001ac6:	88fb      	ldrh	r3, [r7, #6]
 8001ac8:	3301      	adds	r3, #1
 8001aca:	80fb      	strh	r3, [r7, #6]
				if ((x - x0) == sizex) {
 8001acc:	88fa      	ldrh	r2, [r7, #6]
 8001ace:	8a3b      	ldrh	r3, [r7, #16]
 8001ad0:	1ad2      	subs	r2, r2, r3
 8001ad2:	7bfb      	ldrb	r3, [r7, #15]
 8001ad4:	429a      	cmp	r2, r3
 8001ad6:	d105      	bne.n	8001ae4 <lcd_show_char+0x170>
					x = x0;
 8001ad8:	8a3b      	ldrh	r3, [r7, #16]
 8001ada:	80fb      	strh	r3, [r7, #6]
					y++;
 8001adc:	88bb      	ldrh	r3, [r7, #4]
 8001ade:	3301      	adds	r3, #1
 8001ae0:	80bb      	strh	r3, [r7, #4]
					break;
 8001ae2:	e005      	b.n	8001af0 <lcd_show_char+0x17c>
		for (t = 0; t < 8; t++) {
 8001ae4:	7dbb      	ldrb	r3, [r7, #22]
 8001ae6:	3301      	adds	r3, #1
 8001ae8:	75bb      	strb	r3, [r7, #22]
 8001aea:	7dbb      	ldrb	r3, [r7, #22]
 8001aec:	2b07      	cmp	r3, #7
 8001aee:	d9b7      	bls.n	8001a60 <lcd_show_char+0xec>
	for (i = 0; i < TypefaceNum; i++) {
 8001af0:	8a7b      	ldrh	r3, [r7, #18]
 8001af2:	3301      	adds	r3, #1
 8001af4:	827b      	strh	r3, [r7, #18]
 8001af6:	8a7a      	ldrh	r2, [r7, #18]
 8001af8:	89bb      	ldrh	r3, [r7, #12]
 8001afa:	429a      	cmp	r2, r3
 8001afc:	d380      	bcc.n	8001a00 <lcd_show_char+0x8c>
 8001afe:	e000      	b.n	8001b02 <lcd_show_char+0x18e>
			return;
 8001b00:	bf00      	nop
				}
			}
		}
	}
}
 8001b02:	371c      	adds	r7, #28
 8001b04:	46bd      	mov	sp, r7
 8001b06:	bd90      	pop	{r4, r7, pc}
 8001b08:	0800750c 	.word	0x0800750c
 8001b0c:	08007afc 	.word	0x08007afc
 8001b10:	08008ccc 	.word	0x08008ccc

08001b14 <mypow>:

uint32_t mypow(uint8_t m, uint8_t n) {
 8001b14:	b480      	push	{r7}
 8001b16:	b085      	sub	sp, #20
 8001b18:	af00      	add	r7, sp, #0
 8001b1a:	4603      	mov	r3, r0
 8001b1c:	460a      	mov	r2, r1
 8001b1e:	71fb      	strb	r3, [r7, #7]
 8001b20:	4613      	mov	r3, r2
 8001b22:	71bb      	strb	r3, [r7, #6]
	uint32_t result = 1;
 8001b24:	2301      	movs	r3, #1
 8001b26:	60fb      	str	r3, [r7, #12]
	while (n--)
 8001b28:	e004      	b.n	8001b34 <mypow+0x20>
		result *= m;
 8001b2a:	79fa      	ldrb	r2, [r7, #7]
 8001b2c:	68fb      	ldr	r3, [r7, #12]
 8001b2e:	fb02 f303 	mul.w	r3, r2, r3
 8001b32:	60fb      	str	r3, [r7, #12]
	while (n--)
 8001b34:	79bb      	ldrb	r3, [r7, #6]
 8001b36:	1e5a      	subs	r2, r3, #1
 8001b38:	71ba      	strb	r2, [r7, #6]
 8001b3a:	2b00      	cmp	r3, #0
 8001b3c:	d1f5      	bne.n	8001b2a <mypow+0x16>
	return result;
 8001b3e:	68fb      	ldr	r3, [r7, #12]
}
 8001b40:	4618      	mov	r0, r3
 8001b42:	3714      	adds	r7, #20
 8001b44:	46bd      	mov	sp, r7
 8001b46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b4a:	4770      	bx	lr

08001b4c <lcd_show_int_num>:

void lcd_show_int_num(uint16_t x, uint16_t y, uint16_t num, uint8_t len,
		uint16_t fc, uint16_t bc, uint8_t sizey) {
 8001b4c:	b590      	push	{r4, r7, lr}
 8001b4e:	b089      	sub	sp, #36	; 0x24
 8001b50:	af04      	add	r7, sp, #16
 8001b52:	4604      	mov	r4, r0
 8001b54:	4608      	mov	r0, r1
 8001b56:	4611      	mov	r1, r2
 8001b58:	461a      	mov	r2, r3
 8001b5a:	4623      	mov	r3, r4
 8001b5c:	80fb      	strh	r3, [r7, #6]
 8001b5e:	4603      	mov	r3, r0
 8001b60:	80bb      	strh	r3, [r7, #4]
 8001b62:	460b      	mov	r3, r1
 8001b64:	807b      	strh	r3, [r7, #2]
 8001b66:	4613      	mov	r3, r2
 8001b68:	707b      	strb	r3, [r7, #1]
	uint8_t t, temp;
	uint8_t enshow = 0;
 8001b6a:	2300      	movs	r3, #0
 8001b6c:	73bb      	strb	r3, [r7, #14]
	uint8_t sizex = sizey / 2;
 8001b6e:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 8001b72:	085b      	lsrs	r3, r3, #1
 8001b74:	737b      	strb	r3, [r7, #13]
	for (t = 0; t < len; t++) {
 8001b76:	2300      	movs	r3, #0
 8001b78:	73fb      	strb	r3, [r7, #15]
 8001b7a:	e059      	b.n	8001c30 <lcd_show_int_num+0xe4>
		temp = (num / mypow(10, len - t - 1)) % 10;
 8001b7c:	887c      	ldrh	r4, [r7, #2]
 8001b7e:	787a      	ldrb	r2, [r7, #1]
 8001b80:	7bfb      	ldrb	r3, [r7, #15]
 8001b82:	1ad3      	subs	r3, r2, r3
 8001b84:	b2db      	uxtb	r3, r3
 8001b86:	3b01      	subs	r3, #1
 8001b88:	b2db      	uxtb	r3, r3
 8001b8a:	4619      	mov	r1, r3
 8001b8c:	200a      	movs	r0, #10
 8001b8e:	f7ff ffc1 	bl	8001b14 <mypow>
 8001b92:	4603      	mov	r3, r0
 8001b94:	fbb4 f1f3 	udiv	r1, r4, r3
 8001b98:	4b2a      	ldr	r3, [pc, #168]	; (8001c44 <lcd_show_int_num+0xf8>)
 8001b9a:	fba3 2301 	umull	r2, r3, r3, r1
 8001b9e:	08da      	lsrs	r2, r3, #3
 8001ba0:	4613      	mov	r3, r2
 8001ba2:	009b      	lsls	r3, r3, #2
 8001ba4:	4413      	add	r3, r2
 8001ba6:	005b      	lsls	r3, r3, #1
 8001ba8:	1aca      	subs	r2, r1, r3
 8001baa:	4613      	mov	r3, r2
 8001bac:	733b      	strb	r3, [r7, #12]
		if (enshow == 0 && t < (len - 1)) {
 8001bae:	7bbb      	ldrb	r3, [r7, #14]
 8001bb0:	2b00      	cmp	r3, #0
 8001bb2:	d121      	bne.n	8001bf8 <lcd_show_int_num+0xac>
 8001bb4:	7bfa      	ldrb	r2, [r7, #15]
 8001bb6:	787b      	ldrb	r3, [r7, #1]
 8001bb8:	3b01      	subs	r3, #1
 8001bba:	429a      	cmp	r2, r3
 8001bbc:	da1c      	bge.n	8001bf8 <lcd_show_int_num+0xac>
			if (temp == 0) {
 8001bbe:	7b3b      	ldrb	r3, [r7, #12]
 8001bc0:	2b00      	cmp	r3, #0
 8001bc2:	d117      	bne.n	8001bf4 <lcd_show_int_num+0xa8>
				lcd_show_char(x + t * sizex, y, ' ', fc, bc, sizey, 0);
 8001bc4:	7bfb      	ldrb	r3, [r7, #15]
 8001bc6:	b29a      	uxth	r2, r3
 8001bc8:	7b7b      	ldrb	r3, [r7, #13]
 8001bca:	b29b      	uxth	r3, r3
 8001bcc:	fb12 f303 	smulbb	r3, r2, r3
 8001bd0:	b29a      	uxth	r2, r3
 8001bd2:	88fb      	ldrh	r3, [r7, #6]
 8001bd4:	4413      	add	r3, r2
 8001bd6:	b298      	uxth	r0, r3
 8001bd8:	8c3a      	ldrh	r2, [r7, #32]
 8001bda:	88b9      	ldrh	r1, [r7, #4]
 8001bdc:	2300      	movs	r3, #0
 8001bde:	9302      	str	r3, [sp, #8]
 8001be0:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 8001be4:	9301      	str	r3, [sp, #4]
 8001be6:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8001be8:	9300      	str	r3, [sp, #0]
 8001bea:	4613      	mov	r3, r2
 8001bec:	2220      	movs	r2, #32
 8001bee:	f7ff fec1 	bl	8001974 <lcd_show_char>
				continue;
 8001bf2:	e01a      	b.n	8001c2a <lcd_show_int_num+0xde>
			} else
				enshow = 1;
 8001bf4:	2301      	movs	r3, #1
 8001bf6:	73bb      	strb	r3, [r7, #14]

		}
		lcd_show_char(x + t * sizex, y, temp + 48, fc, bc, sizey, 0);
 8001bf8:	7bfb      	ldrb	r3, [r7, #15]
 8001bfa:	b29a      	uxth	r2, r3
 8001bfc:	7b7b      	ldrb	r3, [r7, #13]
 8001bfe:	b29b      	uxth	r3, r3
 8001c00:	fb12 f303 	smulbb	r3, r2, r3
 8001c04:	b29a      	uxth	r2, r3
 8001c06:	88fb      	ldrh	r3, [r7, #6]
 8001c08:	4413      	add	r3, r2
 8001c0a:	b298      	uxth	r0, r3
 8001c0c:	7b3b      	ldrb	r3, [r7, #12]
 8001c0e:	3330      	adds	r3, #48	; 0x30
 8001c10:	b2da      	uxtb	r2, r3
 8001c12:	8c3c      	ldrh	r4, [r7, #32]
 8001c14:	88b9      	ldrh	r1, [r7, #4]
 8001c16:	2300      	movs	r3, #0
 8001c18:	9302      	str	r3, [sp, #8]
 8001c1a:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 8001c1e:	9301      	str	r3, [sp, #4]
 8001c20:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8001c22:	9300      	str	r3, [sp, #0]
 8001c24:	4623      	mov	r3, r4
 8001c26:	f7ff fea5 	bl	8001974 <lcd_show_char>
	for (t = 0; t < len; t++) {
 8001c2a:	7bfb      	ldrb	r3, [r7, #15]
 8001c2c:	3301      	adds	r3, #1
 8001c2e:	73fb      	strb	r3, [r7, #15]
 8001c30:	7bfa      	ldrb	r2, [r7, #15]
 8001c32:	787b      	ldrb	r3, [r7, #1]
 8001c34:	429a      	cmp	r2, r3
 8001c36:	d3a1      	bcc.n	8001b7c <lcd_show_int_num+0x30>
	}
}
 8001c38:	bf00      	nop
 8001c3a:	bf00      	nop
 8001c3c:	3714      	adds	r7, #20
 8001c3e:	46bd      	mov	sp, r7
 8001c40:	bd90      	pop	{r4, r7, pc}
 8001c42:	bf00      	nop
 8001c44:	cccccccd 	.word	0xcccccccd

08001c48 <lcd_show_float_num>:

void lcd_show_float_num(uint16_t x, uint16_t y, float num, uint8_t len,
		uint16_t fc, uint16_t bc, uint8_t sizey) {
 8001c48:	b590      	push	{r4, r7, lr}
 8001c4a:	b08b      	sub	sp, #44	; 0x2c
 8001c4c:	af04      	add	r7, sp, #16
 8001c4e:	4604      	mov	r4, r0
 8001c50:	4608      	mov	r0, r1
 8001c52:	ed87 0a02 	vstr	s0, [r7, #8]
 8001c56:	4611      	mov	r1, r2
 8001c58:	461a      	mov	r2, r3
 8001c5a:	4623      	mov	r3, r4
 8001c5c:	81fb      	strh	r3, [r7, #14]
 8001c5e:	4603      	mov	r3, r0
 8001c60:	81bb      	strh	r3, [r7, #12]
 8001c62:	460b      	mov	r3, r1
 8001c64:	71fb      	strb	r3, [r7, #7]
 8001c66:	4613      	mov	r3, r2
 8001c68:	80bb      	strh	r3, [r7, #4]
	uint8_t t, temp, sizex;
	uint16_t num1;
	sizex = sizey / 2;
 8001c6a:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 8001c6e:	085b      	lsrs	r3, r3, #1
 8001c70:	75bb      	strb	r3, [r7, #22]
	num1 = num * 100;
 8001c72:	edd7 7a02 	vldr	s15, [r7, #8]
 8001c76:	ed9f 7a36 	vldr	s14, [pc, #216]	; 8001d50 <lcd_show_float_num+0x108>
 8001c7a:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001c7e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8001c82:	ee17 3a90 	vmov	r3, s15
 8001c86:	82bb      	strh	r3, [r7, #20]
	for (t = 0; t < len; t++) {
 8001c88:	2300      	movs	r3, #0
 8001c8a:	75fb      	strb	r3, [r7, #23]
 8001c8c:	e057      	b.n	8001d3e <lcd_show_float_num+0xf6>
		temp = (num1 / mypow(10, len - t - 1)) % 10;
 8001c8e:	8abc      	ldrh	r4, [r7, #20]
 8001c90:	79fa      	ldrb	r2, [r7, #7]
 8001c92:	7dfb      	ldrb	r3, [r7, #23]
 8001c94:	1ad3      	subs	r3, r2, r3
 8001c96:	b2db      	uxtb	r3, r3
 8001c98:	3b01      	subs	r3, #1
 8001c9a:	b2db      	uxtb	r3, r3
 8001c9c:	4619      	mov	r1, r3
 8001c9e:	200a      	movs	r0, #10
 8001ca0:	f7ff ff38 	bl	8001b14 <mypow>
 8001ca4:	4603      	mov	r3, r0
 8001ca6:	fbb4 f1f3 	udiv	r1, r4, r3
 8001caa:	4b2a      	ldr	r3, [pc, #168]	; (8001d54 <lcd_show_float_num+0x10c>)
 8001cac:	fba3 2301 	umull	r2, r3, r3, r1
 8001cb0:	08da      	lsrs	r2, r3, #3
 8001cb2:	4613      	mov	r3, r2
 8001cb4:	009b      	lsls	r3, r3, #2
 8001cb6:	4413      	add	r3, r2
 8001cb8:	005b      	lsls	r3, r3, #1
 8001cba:	1aca      	subs	r2, r1, r3
 8001cbc:	4613      	mov	r3, r2
 8001cbe:	74fb      	strb	r3, [r7, #19]
		if (t == (len - 2)) {
 8001cc0:	7dfa      	ldrb	r2, [r7, #23]
 8001cc2:	79fb      	ldrb	r3, [r7, #7]
 8001cc4:	3b02      	subs	r3, #2
 8001cc6:	429a      	cmp	r2, r3
 8001cc8:	d11d      	bne.n	8001d06 <lcd_show_float_num+0xbe>
			lcd_show_char(x + (len - 2) * sizex, y, '.', fc, bc, sizey, 0);
 8001cca:	79fb      	ldrb	r3, [r7, #7]
 8001ccc:	3b02      	subs	r3, #2
 8001cce:	b29a      	uxth	r2, r3
 8001cd0:	7dbb      	ldrb	r3, [r7, #22]
 8001cd2:	b29b      	uxth	r3, r3
 8001cd4:	fb12 f303 	smulbb	r3, r2, r3
 8001cd8:	b29a      	uxth	r2, r3
 8001cda:	89fb      	ldrh	r3, [r7, #14]
 8001cdc:	4413      	add	r3, r2
 8001cde:	b298      	uxth	r0, r3
 8001ce0:	88ba      	ldrh	r2, [r7, #4]
 8001ce2:	89b9      	ldrh	r1, [r7, #12]
 8001ce4:	2300      	movs	r3, #0
 8001ce6:	9302      	str	r3, [sp, #8]
 8001ce8:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 8001cec:	9301      	str	r3, [sp, #4]
 8001cee:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 8001cf0:	9300      	str	r3, [sp, #0]
 8001cf2:	4613      	mov	r3, r2
 8001cf4:	222e      	movs	r2, #46	; 0x2e
 8001cf6:	f7ff fe3d 	bl	8001974 <lcd_show_char>
			t++;
 8001cfa:	7dfb      	ldrb	r3, [r7, #23]
 8001cfc:	3301      	adds	r3, #1
 8001cfe:	75fb      	strb	r3, [r7, #23]
			len += 1;
 8001d00:	79fb      	ldrb	r3, [r7, #7]
 8001d02:	3301      	adds	r3, #1
 8001d04:	71fb      	strb	r3, [r7, #7]
		}
		lcd_show_char(x + t * sizex, y, temp + 48, fc, bc, sizey, 0);
 8001d06:	7dfb      	ldrb	r3, [r7, #23]
 8001d08:	b29a      	uxth	r2, r3
 8001d0a:	7dbb      	ldrb	r3, [r7, #22]
 8001d0c:	b29b      	uxth	r3, r3
 8001d0e:	fb12 f303 	smulbb	r3, r2, r3
 8001d12:	b29a      	uxth	r2, r3
 8001d14:	89fb      	ldrh	r3, [r7, #14]
 8001d16:	4413      	add	r3, r2
 8001d18:	b298      	uxth	r0, r3
 8001d1a:	7cfb      	ldrb	r3, [r7, #19]
 8001d1c:	3330      	adds	r3, #48	; 0x30
 8001d1e:	b2da      	uxtb	r2, r3
 8001d20:	88bc      	ldrh	r4, [r7, #4]
 8001d22:	89b9      	ldrh	r1, [r7, #12]
 8001d24:	2300      	movs	r3, #0
 8001d26:	9302      	str	r3, [sp, #8]
 8001d28:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 8001d2c:	9301      	str	r3, [sp, #4]
 8001d2e:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 8001d30:	9300      	str	r3, [sp, #0]
 8001d32:	4623      	mov	r3, r4
 8001d34:	f7ff fe1e 	bl	8001974 <lcd_show_char>
	for (t = 0; t < len; t++) {
 8001d38:	7dfb      	ldrb	r3, [r7, #23]
 8001d3a:	3301      	adds	r3, #1
 8001d3c:	75fb      	strb	r3, [r7, #23]
 8001d3e:	7dfa      	ldrb	r2, [r7, #23]
 8001d40:	79fb      	ldrb	r3, [r7, #7]
 8001d42:	429a      	cmp	r2, r3
 8001d44:	d3a3      	bcc.n	8001c8e <lcd_show_float_num+0x46>
	}
}
 8001d46:	bf00      	nop
 8001d48:	bf00      	nop
 8001d4a:	371c      	adds	r7, #28
 8001d4c:	46bd      	mov	sp, r7
 8001d4e:	bd90      	pop	{r4, r7, pc}
 8001d50:	42c80000 	.word	0x42c80000
 8001d54:	cccccccd 	.word	0xcccccccd

08001d58 <lcd_set_direction>:
			k++;
		}
	}
}

void lcd_set_direction(uint8_t dir) {
 8001d58:	b480      	push	{r7}
 8001d5a:	b083      	sub	sp, #12
 8001d5c:	af00      	add	r7, sp, #0
 8001d5e:	4603      	mov	r3, r0
 8001d60:	71fb      	strb	r3, [r7, #7]
	if ((dir >> 4) % 4) {
 8001d62:	79fb      	ldrb	r3, [r7, #7]
 8001d64:	091b      	lsrs	r3, r3, #4
 8001d66:	b2db      	uxtb	r3, r3
 8001d68:	f003 0303 	and.w	r3, r3, #3
 8001d6c:	b2db      	uxtb	r3, r3
 8001d6e:	2b00      	cmp	r3, #0
 8001d70:	d007      	beq.n	8001d82 <lcd_set_direction+0x2a>
		lcddev.width = 320;
 8001d72:	4b0a      	ldr	r3, [pc, #40]	; (8001d9c <lcd_set_direction+0x44>)
 8001d74:	f44f 72a0 	mov.w	r2, #320	; 0x140
 8001d78:	801a      	strh	r2, [r3, #0]
		lcddev.height = 240;
 8001d7a:	4b08      	ldr	r3, [pc, #32]	; (8001d9c <lcd_set_direction+0x44>)
 8001d7c:	22f0      	movs	r2, #240	; 0xf0
 8001d7e:	805a      	strh	r2, [r3, #2]
	} else {
		lcddev.width = 240;
		lcddev.height = 320;
	}
}
 8001d80:	e006      	b.n	8001d90 <lcd_set_direction+0x38>
		lcddev.width = 240;
 8001d82:	4b06      	ldr	r3, [pc, #24]	; (8001d9c <lcd_set_direction+0x44>)
 8001d84:	22f0      	movs	r2, #240	; 0xf0
 8001d86:	801a      	strh	r2, [r3, #0]
		lcddev.height = 320;
 8001d88:	4b04      	ldr	r3, [pc, #16]	; (8001d9c <lcd_set_direction+0x44>)
 8001d8a:	f44f 72a0 	mov.w	r2, #320	; 0x140
 8001d8e:	805a      	strh	r2, [r3, #2]
}
 8001d90:	bf00      	nop
 8001d92:	370c      	adds	r7, #12
 8001d94:	46bd      	mov	sp, r7
 8001d96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d9a:	4770      	bx	lr
 8001d9c:	20000628 	.word	0x20000628

08001da0 <lcd_init>:

void lcd_init(void) {
 8001da0:	b580      	push	{r7, lr}
 8001da2:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(FSMC_RES_GPIO_Port, FSMC_RES_Pin, GPIO_PIN_RESET);
 8001da4:	2200      	movs	r2, #0
 8001da6:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001daa:	48aa      	ldr	r0, [pc, #680]	; (8002054 <lcd_init+0x2b4>)
 8001dac:	f002 fcbe 	bl	800472c <HAL_GPIO_WritePin>
	HAL_Delay(500);
 8001db0:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8001db4:	f001 f9d4 	bl	8003160 <HAL_Delay>
	HAL_GPIO_WritePin(FSMC_RES_GPIO_Port, FSMC_RES_Pin, GPIO_PIN_SET);
 8001db8:	2201      	movs	r2, #1
 8001dba:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001dbe:	48a5      	ldr	r0, [pc, #660]	; (8002054 <lcd_init+0x2b4>)
 8001dc0:	f002 fcb4 	bl	800472c <HAL_GPIO_WritePin>
	HAL_Delay(500);
 8001dc4:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8001dc8:	f001 f9ca 	bl	8003160 <HAL_Delay>
	lcd_set_direction(DFT_SCAN_DIR);
 8001dcc:	2000      	movs	r0, #0
 8001dce:	f7ff ffc3 	bl	8001d58 <lcd_set_direction>
	LCD_WR_REG(0XD3);
 8001dd2:	20d3      	movs	r0, #211	; 0xd3
 8001dd4:	f7ff fd06 	bl	80017e4 <LCD_WR_REG>
	lcddev.id = LCD_RD_DATA();
 8001dd8:	f7ff fd24 	bl	8001824 <LCD_RD_DATA>
 8001ddc:	4603      	mov	r3, r0
 8001dde:	461a      	mov	r2, r3
 8001de0:	4b9d      	ldr	r3, [pc, #628]	; (8002058 <lcd_init+0x2b8>)
 8001de2:	809a      	strh	r2, [r3, #4]
	lcddev.id = LCD_RD_DATA();
 8001de4:	f7ff fd1e 	bl	8001824 <LCD_RD_DATA>
 8001de8:	4603      	mov	r3, r0
 8001dea:	461a      	mov	r2, r3
 8001dec:	4b9a      	ldr	r3, [pc, #616]	; (8002058 <lcd_init+0x2b8>)
 8001dee:	809a      	strh	r2, [r3, #4]
	lcddev.id = LCD_RD_DATA();
 8001df0:	f7ff fd18 	bl	8001824 <LCD_RD_DATA>
 8001df4:	4603      	mov	r3, r0
 8001df6:	461a      	mov	r2, r3
 8001df8:	4b97      	ldr	r3, [pc, #604]	; (8002058 <lcd_init+0x2b8>)
 8001dfa:	809a      	strh	r2, [r3, #4]
	lcddev.id <<= 8;
 8001dfc:	4b96      	ldr	r3, [pc, #600]	; (8002058 <lcd_init+0x2b8>)
 8001dfe:	889b      	ldrh	r3, [r3, #4]
 8001e00:	021b      	lsls	r3, r3, #8
 8001e02:	b29a      	uxth	r2, r3
 8001e04:	4b94      	ldr	r3, [pc, #592]	; (8002058 <lcd_init+0x2b8>)
 8001e06:	809a      	strh	r2, [r3, #4]
	lcddev.id |= LCD_RD_DATA();
 8001e08:	f7ff fd0c 	bl	8001824 <LCD_RD_DATA>
 8001e0c:	4603      	mov	r3, r0
 8001e0e:	461a      	mov	r2, r3
 8001e10:	4b91      	ldr	r3, [pc, #580]	; (8002058 <lcd_init+0x2b8>)
 8001e12:	889b      	ldrh	r3, [r3, #4]
 8001e14:	4313      	orrs	r3, r2
 8001e16:	b29a      	uxth	r2, r3
 8001e18:	4b8f      	ldr	r3, [pc, #572]	; (8002058 <lcd_init+0x2b8>)
 8001e1a:	809a      	strh	r2, [r3, #4]

	LCD_WR_REG(0xCF);
 8001e1c:	20cf      	movs	r0, #207	; 0xcf
 8001e1e:	f7ff fce1 	bl	80017e4 <LCD_WR_REG>
	LCD_WR_DATA(0x00);
 8001e22:	2000      	movs	r0, #0
 8001e24:	f7ff fcee 	bl	8001804 <LCD_WR_DATA>
	LCD_WR_DATA(0xC1);
 8001e28:	20c1      	movs	r0, #193	; 0xc1
 8001e2a:	f7ff fceb 	bl	8001804 <LCD_WR_DATA>
	LCD_WR_DATA(0X30);
 8001e2e:	2030      	movs	r0, #48	; 0x30
 8001e30:	f7ff fce8 	bl	8001804 <LCD_WR_DATA>
	LCD_WR_REG(0xED);
 8001e34:	20ed      	movs	r0, #237	; 0xed
 8001e36:	f7ff fcd5 	bl	80017e4 <LCD_WR_REG>
	LCD_WR_DATA(0x64);
 8001e3a:	2064      	movs	r0, #100	; 0x64
 8001e3c:	f7ff fce2 	bl	8001804 <LCD_WR_DATA>
	LCD_WR_DATA(0x03);
 8001e40:	2003      	movs	r0, #3
 8001e42:	f7ff fcdf 	bl	8001804 <LCD_WR_DATA>
	LCD_WR_DATA(0X12);
 8001e46:	2012      	movs	r0, #18
 8001e48:	f7ff fcdc 	bl	8001804 <LCD_WR_DATA>
	LCD_WR_DATA(0X81);
 8001e4c:	2081      	movs	r0, #129	; 0x81
 8001e4e:	f7ff fcd9 	bl	8001804 <LCD_WR_DATA>
	LCD_WR_REG(0xE8);
 8001e52:	20e8      	movs	r0, #232	; 0xe8
 8001e54:	f7ff fcc6 	bl	80017e4 <LCD_WR_REG>
	LCD_WR_DATA(0x85);
 8001e58:	2085      	movs	r0, #133	; 0x85
 8001e5a:	f7ff fcd3 	bl	8001804 <LCD_WR_DATA>
	LCD_WR_DATA(0x10);
 8001e5e:	2010      	movs	r0, #16
 8001e60:	f7ff fcd0 	bl	8001804 <LCD_WR_DATA>
	LCD_WR_DATA(0x7A);
 8001e64:	207a      	movs	r0, #122	; 0x7a
 8001e66:	f7ff fccd 	bl	8001804 <LCD_WR_DATA>
	LCD_WR_REG(0xCB);
 8001e6a:	20cb      	movs	r0, #203	; 0xcb
 8001e6c:	f7ff fcba 	bl	80017e4 <LCD_WR_REG>
	LCD_WR_DATA(0x39);
 8001e70:	2039      	movs	r0, #57	; 0x39
 8001e72:	f7ff fcc7 	bl	8001804 <LCD_WR_DATA>
	LCD_WR_DATA(0x2C);
 8001e76:	202c      	movs	r0, #44	; 0x2c
 8001e78:	f7ff fcc4 	bl	8001804 <LCD_WR_DATA>
	LCD_WR_DATA(0x00);
 8001e7c:	2000      	movs	r0, #0
 8001e7e:	f7ff fcc1 	bl	8001804 <LCD_WR_DATA>
	LCD_WR_DATA(0x34);
 8001e82:	2034      	movs	r0, #52	; 0x34
 8001e84:	f7ff fcbe 	bl	8001804 <LCD_WR_DATA>
	LCD_WR_DATA(0x02);
 8001e88:	2002      	movs	r0, #2
 8001e8a:	f7ff fcbb 	bl	8001804 <LCD_WR_DATA>
	LCD_WR_REG(0xF7);
 8001e8e:	20f7      	movs	r0, #247	; 0xf7
 8001e90:	f7ff fca8 	bl	80017e4 <LCD_WR_REG>
	LCD_WR_DATA(0x20);
 8001e94:	2020      	movs	r0, #32
 8001e96:	f7ff fcb5 	bl	8001804 <LCD_WR_DATA>
	LCD_WR_REG(0xEA);
 8001e9a:	20ea      	movs	r0, #234	; 0xea
 8001e9c:	f7ff fca2 	bl	80017e4 <LCD_WR_REG>
	LCD_WR_DATA(0x00);
 8001ea0:	2000      	movs	r0, #0
 8001ea2:	f7ff fcaf 	bl	8001804 <LCD_WR_DATA>
	LCD_WR_DATA(0x00);
 8001ea6:	2000      	movs	r0, #0
 8001ea8:	f7ff fcac 	bl	8001804 <LCD_WR_DATA>
	LCD_WR_REG(0xC0);    //Power control
 8001eac:	20c0      	movs	r0, #192	; 0xc0
 8001eae:	f7ff fc99 	bl	80017e4 <LCD_WR_REG>
	LCD_WR_DATA(0x1B);   //VRH[5:0]
 8001eb2:	201b      	movs	r0, #27
 8001eb4:	f7ff fca6 	bl	8001804 <LCD_WR_DATA>
	LCD_WR_REG(0xC1);    //Power control
 8001eb8:	20c1      	movs	r0, #193	; 0xc1
 8001eba:	f7ff fc93 	bl	80017e4 <LCD_WR_REG>
	LCD_WR_DATA(0x01);   //SAP[2:0];BT[3:0]
 8001ebe:	2001      	movs	r0, #1
 8001ec0:	f7ff fca0 	bl	8001804 <LCD_WR_DATA>
	LCD_WR_REG(0xC5);    //VCM control
 8001ec4:	20c5      	movs	r0, #197	; 0xc5
 8001ec6:	f7ff fc8d 	bl	80017e4 <LCD_WR_REG>
	LCD_WR_DATA(0x30); 	 //3F
 8001eca:	2030      	movs	r0, #48	; 0x30
 8001ecc:	f7ff fc9a 	bl	8001804 <LCD_WR_DATA>
	LCD_WR_DATA(0x30); 	 //3C
 8001ed0:	2030      	movs	r0, #48	; 0x30
 8001ed2:	f7ff fc97 	bl	8001804 <LCD_WR_DATA>
	LCD_WR_REG(0xC7);    //VCM control2
 8001ed6:	20c7      	movs	r0, #199	; 0xc7
 8001ed8:	f7ff fc84 	bl	80017e4 <LCD_WR_REG>
	LCD_WR_DATA(0XB7);
 8001edc:	20b7      	movs	r0, #183	; 0xb7
 8001ede:	f7ff fc91 	bl	8001804 <LCD_WR_DATA>
	LCD_WR_REG(0x36);    // Memory Access Control
 8001ee2:	2036      	movs	r0, #54	; 0x36
 8001ee4:	f7ff fc7e 	bl	80017e4 <LCD_WR_REG>

	LCD_WR_DATA(0x08 | DFT_SCAN_DIR);
 8001ee8:	2008      	movs	r0, #8
 8001eea:	f7ff fc8b 	bl	8001804 <LCD_WR_DATA>
	LCD_WR_REG(0x3A);
 8001eee:	203a      	movs	r0, #58	; 0x3a
 8001ef0:	f7ff fc78 	bl	80017e4 <LCD_WR_REG>
	LCD_WR_DATA(0x55);
 8001ef4:	2055      	movs	r0, #85	; 0x55
 8001ef6:	f7ff fc85 	bl	8001804 <LCD_WR_DATA>
	LCD_WR_REG(0xB1);
 8001efa:	20b1      	movs	r0, #177	; 0xb1
 8001efc:	f7ff fc72 	bl	80017e4 <LCD_WR_REG>
	LCD_WR_DATA(0x00);
 8001f00:	2000      	movs	r0, #0
 8001f02:	f7ff fc7f 	bl	8001804 <LCD_WR_DATA>
	LCD_WR_DATA(0x1A);
 8001f06:	201a      	movs	r0, #26
 8001f08:	f7ff fc7c 	bl	8001804 <LCD_WR_DATA>
	LCD_WR_REG(0xB6);    // Display Function Control
 8001f0c:	20b6      	movs	r0, #182	; 0xb6
 8001f0e:	f7ff fc69 	bl	80017e4 <LCD_WR_REG>
	LCD_WR_DATA(0x0A);
 8001f12:	200a      	movs	r0, #10
 8001f14:	f7ff fc76 	bl	8001804 <LCD_WR_DATA>
	LCD_WR_DATA(0xA2);
 8001f18:	20a2      	movs	r0, #162	; 0xa2
 8001f1a:	f7ff fc73 	bl	8001804 <LCD_WR_DATA>
	LCD_WR_REG(0xF2);    // 3Gamma Function Disable
 8001f1e:	20f2      	movs	r0, #242	; 0xf2
 8001f20:	f7ff fc60 	bl	80017e4 <LCD_WR_REG>
	LCD_WR_DATA(0x00);
 8001f24:	2000      	movs	r0, #0
 8001f26:	f7ff fc6d 	bl	8001804 <LCD_WR_DATA>
	LCD_WR_REG(0x26);    //Gamma curve selected
 8001f2a:	2026      	movs	r0, #38	; 0x26
 8001f2c:	f7ff fc5a 	bl	80017e4 <LCD_WR_REG>
	LCD_WR_DATA(0x01);
 8001f30:	2001      	movs	r0, #1
 8001f32:	f7ff fc67 	bl	8001804 <LCD_WR_DATA>
	LCD_WR_REG(0xE0);    //Set Gamma
 8001f36:	20e0      	movs	r0, #224	; 0xe0
 8001f38:	f7ff fc54 	bl	80017e4 <LCD_WR_REG>
	LCD_WR_DATA(0x0F);
 8001f3c:	200f      	movs	r0, #15
 8001f3e:	f7ff fc61 	bl	8001804 <LCD_WR_DATA>
	LCD_WR_DATA(0x2A);
 8001f42:	202a      	movs	r0, #42	; 0x2a
 8001f44:	f7ff fc5e 	bl	8001804 <LCD_WR_DATA>
	LCD_WR_DATA(0x28);
 8001f48:	2028      	movs	r0, #40	; 0x28
 8001f4a:	f7ff fc5b 	bl	8001804 <LCD_WR_DATA>
	LCD_WR_DATA(0x08);
 8001f4e:	2008      	movs	r0, #8
 8001f50:	f7ff fc58 	bl	8001804 <LCD_WR_DATA>
	LCD_WR_DATA(0x0E);
 8001f54:	200e      	movs	r0, #14
 8001f56:	f7ff fc55 	bl	8001804 <LCD_WR_DATA>
	LCD_WR_DATA(0x08);
 8001f5a:	2008      	movs	r0, #8
 8001f5c:	f7ff fc52 	bl	8001804 <LCD_WR_DATA>
	LCD_WR_DATA(0x54);
 8001f60:	2054      	movs	r0, #84	; 0x54
 8001f62:	f7ff fc4f 	bl	8001804 <LCD_WR_DATA>
	LCD_WR_DATA(0XA9);
 8001f66:	20a9      	movs	r0, #169	; 0xa9
 8001f68:	f7ff fc4c 	bl	8001804 <LCD_WR_DATA>
	LCD_WR_DATA(0x43);
 8001f6c:	2043      	movs	r0, #67	; 0x43
 8001f6e:	f7ff fc49 	bl	8001804 <LCD_WR_DATA>
	LCD_WR_DATA(0x0A);
 8001f72:	200a      	movs	r0, #10
 8001f74:	f7ff fc46 	bl	8001804 <LCD_WR_DATA>
	LCD_WR_DATA(0x0F);
 8001f78:	200f      	movs	r0, #15
 8001f7a:	f7ff fc43 	bl	8001804 <LCD_WR_DATA>
	LCD_WR_DATA(0x00);
 8001f7e:	2000      	movs	r0, #0
 8001f80:	f7ff fc40 	bl	8001804 <LCD_WR_DATA>
	LCD_WR_DATA(0x00);
 8001f84:	2000      	movs	r0, #0
 8001f86:	f7ff fc3d 	bl	8001804 <LCD_WR_DATA>
	LCD_WR_DATA(0x00);
 8001f8a:	2000      	movs	r0, #0
 8001f8c:	f7ff fc3a 	bl	8001804 <LCD_WR_DATA>
	LCD_WR_DATA(0x00);
 8001f90:	2000      	movs	r0, #0
 8001f92:	f7ff fc37 	bl	8001804 <LCD_WR_DATA>
	LCD_WR_REG(0XE1);    //Set Gamma
 8001f96:	20e1      	movs	r0, #225	; 0xe1
 8001f98:	f7ff fc24 	bl	80017e4 <LCD_WR_REG>
	LCD_WR_DATA(0x00);
 8001f9c:	2000      	movs	r0, #0
 8001f9e:	f7ff fc31 	bl	8001804 <LCD_WR_DATA>
	LCD_WR_DATA(0x15);
 8001fa2:	2015      	movs	r0, #21
 8001fa4:	f7ff fc2e 	bl	8001804 <LCD_WR_DATA>
	LCD_WR_DATA(0x17);
 8001fa8:	2017      	movs	r0, #23
 8001faa:	f7ff fc2b 	bl	8001804 <LCD_WR_DATA>
	LCD_WR_DATA(0x07);
 8001fae:	2007      	movs	r0, #7
 8001fb0:	f7ff fc28 	bl	8001804 <LCD_WR_DATA>
	LCD_WR_DATA(0x11);
 8001fb4:	2011      	movs	r0, #17
 8001fb6:	f7ff fc25 	bl	8001804 <LCD_WR_DATA>
	LCD_WR_DATA(0x06);
 8001fba:	2006      	movs	r0, #6
 8001fbc:	f7ff fc22 	bl	8001804 <LCD_WR_DATA>
	LCD_WR_DATA(0x2B);
 8001fc0:	202b      	movs	r0, #43	; 0x2b
 8001fc2:	f7ff fc1f 	bl	8001804 <LCD_WR_DATA>
	LCD_WR_DATA(0x56);
 8001fc6:	2056      	movs	r0, #86	; 0x56
 8001fc8:	f7ff fc1c 	bl	8001804 <LCD_WR_DATA>
	LCD_WR_DATA(0x3C);
 8001fcc:	203c      	movs	r0, #60	; 0x3c
 8001fce:	f7ff fc19 	bl	8001804 <LCD_WR_DATA>
	LCD_WR_DATA(0x05);
 8001fd2:	2005      	movs	r0, #5
 8001fd4:	f7ff fc16 	bl	8001804 <LCD_WR_DATA>
	LCD_WR_DATA(0x10);
 8001fd8:	2010      	movs	r0, #16
 8001fda:	f7ff fc13 	bl	8001804 <LCD_WR_DATA>
	LCD_WR_DATA(0x0F);
 8001fde:	200f      	movs	r0, #15
 8001fe0:	f7ff fc10 	bl	8001804 <LCD_WR_DATA>
	LCD_WR_DATA(0x3F);
 8001fe4:	203f      	movs	r0, #63	; 0x3f
 8001fe6:	f7ff fc0d 	bl	8001804 <LCD_WR_DATA>
	LCD_WR_DATA(0x3F);
 8001fea:	203f      	movs	r0, #63	; 0x3f
 8001fec:	f7ff fc0a 	bl	8001804 <LCD_WR_DATA>
	LCD_WR_DATA(0x0F);
 8001ff0:	200f      	movs	r0, #15
 8001ff2:	f7ff fc07 	bl	8001804 <LCD_WR_DATA>
	LCD_WR_REG(0x2B);
 8001ff6:	202b      	movs	r0, #43	; 0x2b
 8001ff8:	f7ff fbf4 	bl	80017e4 <LCD_WR_REG>
	LCD_WR_DATA(0x00);
 8001ffc:	2000      	movs	r0, #0
 8001ffe:	f7ff fc01 	bl	8001804 <LCD_WR_DATA>
	LCD_WR_DATA(0x00);
 8002002:	2000      	movs	r0, #0
 8002004:	f7ff fbfe 	bl	8001804 <LCD_WR_DATA>
	LCD_WR_DATA(0x01);
 8002008:	2001      	movs	r0, #1
 800200a:	f7ff fbfb 	bl	8001804 <LCD_WR_DATA>
	LCD_WR_DATA(0x3f);
 800200e:	203f      	movs	r0, #63	; 0x3f
 8002010:	f7ff fbf8 	bl	8001804 <LCD_WR_DATA>
	LCD_WR_REG(0x2A);
 8002014:	202a      	movs	r0, #42	; 0x2a
 8002016:	f7ff fbe5 	bl	80017e4 <LCD_WR_REG>
	LCD_WR_DATA(0x00);
 800201a:	2000      	movs	r0, #0
 800201c:	f7ff fbf2 	bl	8001804 <LCD_WR_DATA>
	LCD_WR_DATA(0x00);
 8002020:	2000      	movs	r0, #0
 8002022:	f7ff fbef 	bl	8001804 <LCD_WR_DATA>
	LCD_WR_DATA(0x00);
 8002026:	2000      	movs	r0, #0
 8002028:	f7ff fbec 	bl	8001804 <LCD_WR_DATA>
	LCD_WR_DATA(0xef);
 800202c:	20ef      	movs	r0, #239	; 0xef
 800202e:	f7ff fbe9 	bl	8001804 <LCD_WR_DATA>
	LCD_WR_REG(0x11); // Exit Sleep
 8002032:	2011      	movs	r0, #17
 8002034:	f7ff fbd6 	bl	80017e4 <LCD_WR_REG>
	HAL_Delay(120);
 8002038:	2078      	movs	r0, #120	; 0x78
 800203a:	f001 f891 	bl	8003160 <HAL_Delay>
	LCD_WR_REG(0x29); // Display on
 800203e:	2029      	movs	r0, #41	; 0x29
 8002040:	f7ff fbd0 	bl	80017e4 <LCD_WR_REG>
	HAL_GPIO_WritePin(FSMC_BLK_GPIO_Port, FSMC_BLK_Pin, 1);
 8002044:	2201      	movs	r2, #1
 8002046:	f44f 7180 	mov.w	r1, #256	; 0x100
 800204a:	4804      	ldr	r0, [pc, #16]	; (800205c <lcd_init+0x2bc>)
 800204c:	f002 fb6e 	bl	800472c <HAL_GPIO_WritePin>
}
 8002050:	bf00      	nop
 8002052:	bd80      	pop	{r7, pc}
 8002054:	40020800 	.word	0x40020800
 8002058:	20000628 	.word	0x20000628
 800205c:	40020000 	.word	0x40020000

08002060 <lcd_show_string>:
		}
	}
}

void lcd_show_string(uint16_t x, uint16_t y, char *str, uint16_t fc, uint16_t bc,
		uint8_t sizey, uint8_t mode) {
 8002060:	b590      	push	{r4, r7, lr}
 8002062:	b08b      	sub	sp, #44	; 0x2c
 8002064:	af04      	add	r7, sp, #16
 8002066:	60ba      	str	r2, [r7, #8]
 8002068:	461a      	mov	r2, r3
 800206a:	4603      	mov	r3, r0
 800206c:	81fb      	strh	r3, [r7, #14]
 800206e:	460b      	mov	r3, r1
 8002070:	81bb      	strh	r3, [r7, #12]
 8002072:	4613      	mov	r3, r2
 8002074:	80fb      	strh	r3, [r7, #6]
	uint16_t x0 = x;
 8002076:	89fb      	ldrh	r3, [r7, #14]
 8002078:	82bb      	strh	r3, [r7, #20]
	uint8_t bHz = 0;
 800207a:	2300      	movs	r3, #0
 800207c:	75fb      	strb	r3, [r7, #23]
	while (*str != 0) {
 800207e:	e048      	b.n	8002112 <lcd_show_string+0xb2>
		if (!bHz) {
 8002080:	7dfb      	ldrb	r3, [r7, #23]
 8002082:	2b00      	cmp	r3, #0
 8002084:	d145      	bne.n	8002112 <lcd_show_string+0xb2>
			if (x > (lcddev.width - sizey / 2) || y > (lcddev.height - sizey))
 8002086:	89fa      	ldrh	r2, [r7, #14]
 8002088:	4b26      	ldr	r3, [pc, #152]	; (8002124 <lcd_show_string+0xc4>)
 800208a:	881b      	ldrh	r3, [r3, #0]
 800208c:	4619      	mov	r1, r3
 800208e:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 8002092:	085b      	lsrs	r3, r3, #1
 8002094:	b2db      	uxtb	r3, r3
 8002096:	1acb      	subs	r3, r1, r3
 8002098:	429a      	cmp	r2, r3
 800209a:	dc3f      	bgt.n	800211c <lcd_show_string+0xbc>
 800209c:	89ba      	ldrh	r2, [r7, #12]
 800209e:	4b21      	ldr	r3, [pc, #132]	; (8002124 <lcd_show_string+0xc4>)
 80020a0:	885b      	ldrh	r3, [r3, #2]
 80020a2:	4619      	mov	r1, r3
 80020a4:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 80020a8:	1acb      	subs	r3, r1, r3
 80020aa:	429a      	cmp	r2, r3
 80020ac:	dc36      	bgt.n	800211c <lcd_show_string+0xbc>
				return;
			if (*str > 0x80)
 80020ae:	68bb      	ldr	r3, [r7, #8]
 80020b0:	781b      	ldrb	r3, [r3, #0]
 80020b2:	2b80      	cmp	r3, #128	; 0x80
 80020b4:	d902      	bls.n	80020bc <lcd_show_string+0x5c>
				bHz = 1;
 80020b6:	2301      	movs	r3, #1
 80020b8:	75fb      	strb	r3, [r7, #23]
 80020ba:	e02a      	b.n	8002112 <lcd_show_string+0xb2>
			else {
				if (*str == 0x0D) {
 80020bc:	68bb      	ldr	r3, [r7, #8]
 80020be:	781b      	ldrb	r3, [r3, #0]
 80020c0:	2b0d      	cmp	r3, #13
 80020c2:	d10b      	bne.n	80020dc <lcd_show_string+0x7c>
					y += sizey;
 80020c4:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 80020c8:	b29a      	uxth	r2, r3
 80020ca:	89bb      	ldrh	r3, [r7, #12]
 80020cc:	4413      	add	r3, r2
 80020ce:	81bb      	strh	r3, [r7, #12]
					x = x0;
 80020d0:	8abb      	ldrh	r3, [r7, #20]
 80020d2:	81fb      	strh	r3, [r7, #14]
					str++;
 80020d4:	68bb      	ldr	r3, [r7, #8]
 80020d6:	3301      	adds	r3, #1
 80020d8:	60bb      	str	r3, [r7, #8]
 80020da:	e017      	b.n	800210c <lcd_show_string+0xac>
				} else {
					lcd_show_char(x, y, *str, fc, bc, sizey, mode);
 80020dc:	68bb      	ldr	r3, [r7, #8]
 80020de:	781a      	ldrb	r2, [r3, #0]
 80020e0:	88fc      	ldrh	r4, [r7, #6]
 80020e2:	89b9      	ldrh	r1, [r7, #12]
 80020e4:	89f8      	ldrh	r0, [r7, #14]
 80020e6:	f897 3030 	ldrb.w	r3, [r7, #48]	; 0x30
 80020ea:	9302      	str	r3, [sp, #8]
 80020ec:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 80020f0:	9301      	str	r3, [sp, #4]
 80020f2:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 80020f4:	9300      	str	r3, [sp, #0]
 80020f6:	4623      	mov	r3, r4
 80020f8:	f7ff fc3c 	bl	8001974 <lcd_show_char>
					x += sizey / 2;
 80020fc:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 8002100:	085b      	lsrs	r3, r3, #1
 8002102:	b2db      	uxtb	r3, r3
 8002104:	b29a      	uxth	r2, r3
 8002106:	89fb      	ldrh	r3, [r7, #14]
 8002108:	4413      	add	r3, r2
 800210a:	81fb      	strh	r3, [r7, #14]
				}
				str++;
 800210c:	68bb      	ldr	r3, [r7, #8]
 800210e:	3301      	adds	r3, #1
 8002110:	60bb      	str	r3, [r7, #8]
	while (*str != 0) {
 8002112:	68bb      	ldr	r3, [r7, #8]
 8002114:	781b      	ldrb	r3, [r3, #0]
 8002116:	2b00      	cmp	r3, #0
 8002118:	d1b2      	bne.n	8002080 <lcd_show_string+0x20>
 800211a:	e000      	b.n	800211e <lcd_show_string+0xbe>
				return;
 800211c:	bf00      	nop
			}
		}
	}
}
 800211e:	371c      	adds	r7, #28
 8002120:	46bd      	mov	sp, r7
 8002122:	bd90      	pop	{r4, r7, pc}
 8002124:	20000628 	.word	0x20000628

08002128 <HAL_TIM_PeriodElapsedCallback>:
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
void TestADC();
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim) {
 8002128:	b580      	push	{r7, lr}
 800212a:	b082      	sub	sp, #8
 800212c:	af00      	add	r7, sp, #0
 800212e:	6078      	str	r0, [r7, #4]
	if(htim->Instance == TIM3){
 8002130:	687b      	ldr	r3, [r7, #4]
 8002132:	681b      	ldr	r3, [r3, #0]
 8002134:	4a04      	ldr	r2, [pc, #16]	; (8002148 <HAL_TIM_PeriodElapsedCallback+0x20>)
 8002136:	4293      	cmp	r3, r2
 8002138:	d101      	bne.n	800213e <HAL_TIM_PeriodElapsedCallback+0x16>
		timerRun();
 800213a:	f000 fdf5 	bl	8002d28 <timerRun>
	}
}
 800213e:	bf00      	nop
 8002140:	3708      	adds	r7, #8
 8002142:	46bd      	mov	sp, r7
 8002144:	bd80      	pop	{r7, pc}
 8002146:	bf00      	nop
 8002148:	40000400 	.word	0x40000400

0800214c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800214c:	b580      	push	{r7, lr}
 800214e:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8002150:	f000 ff94 	bl	800307c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8002154:	f000 f83c 	bl	80021d0 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8002158:	f7ff fa64 	bl	8001624 <MX_GPIO_Init>
  MX_DMA_Init();
 800215c:	f7ff f972 	bl	8001444 <MX_DMA_Init>
  MX_USART3_UART_Init();
 8002160:	f000 fe7c 	bl	8002e5c <MX_USART3_UART_Init>
  MX_USART2_UART_Init();
 8002164:	f000 fe50 	bl	8002e08 <MX_USART2_UART_Init>
  MX_USART1_UART_Init();
 8002168:	f000 fe24 	bl	8002db4 <MX_USART1_UART_Init>
  MX_ADC1_Init();
 800216c:	f7fe ff38 	bl	8000fe0 <MX_ADC1_Init>
  MX_FSMC_Init();
 8002170:	f7ff f988 	bl	8001484 <MX_FSMC_Init>
  MX_SPI1_Init();
 8002174:	f000 fc4a 	bl	8002a0c <MX_SPI1_Init>
  MX_TIM3_Init();
 8002178:	f000 fd48 	bl	8002c0c <MX_TIM3_Init>
  /* USER CODE BEGIN 2 */
  lcd_init();
 800217c:	f7ff fe10 	bl	8001da0 <lcd_init>
  sensor_init();
 8002180:	f000 fb58 	bl	8002834 <sensor_init>
  lcd_clear(BLACK);
 8002184:	2000      	movs	r0, #0
 8002186:	f7ff fbab 	bl	80018e0 <lcd_clear>
  HAL_TIM_Base_Start_IT(&htim3);
 800218a:	4810      	ldr	r0, [pc, #64]	; (80021cc <main+0x80>)
 800218c:	f003 fc66 	bl	8005a5c <HAL_TIM_Base_Start_IT>
  setTimer(TI_BUTTON_SCAN_TIMER, TI_BUTTON_SCAN_TIME);
 8002190:	2114      	movs	r1, #20
 8002192:	2000      	movs	r0, #0
 8002194:	f000 fdb0 	bl	8002cf8 <setTimer>
  setTimer(TI_7SEG_SCAN_TIMER, TI_7SEG_SCAN_TIME);
 8002198:	2102      	movs	r1, #2
 800219a:	2001      	movs	r0, #1
 800219c:	f000 fdac 	bl	8002cf8 <setTimer>
  f_slave_init_def();
 80021a0:	f7fe feb4 	bl	8000f0c <f_slave_init_def>
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
#ifdef SLAVE
	  if(isFlag(TI_BUTTON_SCAN_TIMER)){
 80021a4:	2000      	movs	r0, #0
 80021a6:	f000 fdef 	bl	8002d88 <isFlag>
 80021aa:	4603      	mov	r3, r0
 80021ac:	2b00      	cmp	r3, #0
 80021ae:	d007      	beq.n	80021c0 <main+0x74>
		  TestADC();
 80021b0:	f000 f878 	bl	80022a4 <TestADC>
		  button_scan();
 80021b4:	f7ff f82a 	bl	800120c <button_scan>
		  setTimer(TI_BUTTON_SCAN_TIMER, TI_BUTTON_SCAN_TIME);
 80021b8:	2114      	movs	r1, #20
 80021ba:	2000      	movs	r0, #0
 80021bc:	f000 fd9c 	bl	8002cf8 <setTimer>
	  }
	  f_slave_behavior_def();
 80021c0:	f7fe fecc 	bl	8000f5c <f_slave_behavior_def>
	  f_rs485_fsm();
 80021c4:	f000 f9fe 	bl	80025c4 <f_rs485_fsm>
	  if(isFlag(TI_BUTTON_SCAN_TIMER)){
 80021c8:	e7ec      	b.n	80021a4 <main+0x58>
 80021ca:	bf00      	nop
 80021cc:	200008b0 	.word	0x200008b0

080021d0 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80021d0:	b580      	push	{r7, lr}
 80021d2:	b094      	sub	sp, #80	; 0x50
 80021d4:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80021d6:	f107 0320 	add.w	r3, r7, #32
 80021da:	2230      	movs	r2, #48	; 0x30
 80021dc:	2100      	movs	r1, #0
 80021de:	4618      	mov	r0, r3
 80021e0:	f005 f93c 	bl	800745c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80021e4:	f107 030c 	add.w	r3, r7, #12
 80021e8:	2200      	movs	r2, #0
 80021ea:	601a      	str	r2, [r3, #0]
 80021ec:	605a      	str	r2, [r3, #4]
 80021ee:	609a      	str	r2, [r3, #8]
 80021f0:	60da      	str	r2, [r3, #12]
 80021f2:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 80021f4:	2300      	movs	r3, #0
 80021f6:	60bb      	str	r3, [r7, #8]
 80021f8:	4b28      	ldr	r3, [pc, #160]	; (800229c <SystemClock_Config+0xcc>)
 80021fa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80021fc:	4a27      	ldr	r2, [pc, #156]	; (800229c <SystemClock_Config+0xcc>)
 80021fe:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002202:	6413      	str	r3, [r2, #64]	; 0x40
 8002204:	4b25      	ldr	r3, [pc, #148]	; (800229c <SystemClock_Config+0xcc>)
 8002206:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002208:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800220c:	60bb      	str	r3, [r7, #8]
 800220e:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8002210:	2300      	movs	r3, #0
 8002212:	607b      	str	r3, [r7, #4]
 8002214:	4b22      	ldr	r3, [pc, #136]	; (80022a0 <SystemClock_Config+0xd0>)
 8002216:	681b      	ldr	r3, [r3, #0]
 8002218:	4a21      	ldr	r2, [pc, #132]	; (80022a0 <SystemClock_Config+0xd0>)
 800221a:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800221e:	6013      	str	r3, [r2, #0]
 8002220:	4b1f      	ldr	r3, [pc, #124]	; (80022a0 <SystemClock_Config+0xd0>)
 8002222:	681b      	ldr	r3, [r3, #0]
 8002224:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002228:	607b      	str	r3, [r7, #4]
 800222a:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 800222c:	2302      	movs	r3, #2
 800222e:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8002230:	2301      	movs	r3, #1
 8002232:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8002234:	2310      	movs	r3, #16
 8002236:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8002238:	2302      	movs	r3, #2
 800223a:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 800223c:	2300      	movs	r3, #0
 800223e:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 8002240:	2308      	movs	r3, #8
 8002242:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 168;
 8002244:	23a8      	movs	r3, #168	; 0xa8
 8002246:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8002248:	2302      	movs	r3, #2
 800224a:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 800224c:	2304      	movs	r3, #4
 800224e:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8002250:	f107 0320 	add.w	r3, r7, #32
 8002254:	4618      	mov	r0, r3
 8002256:	f002 fa83 	bl	8004760 <HAL_RCC_OscConfig>
 800225a:	4603      	mov	r3, r0
 800225c:	2b00      	cmp	r3, #0
 800225e:	d001      	beq.n	8002264 <SystemClock_Config+0x94>
  {
    Error_Handler();
 8002260:	f000 f8e0 	bl	8002424 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8002264:	230f      	movs	r3, #15
 8002266:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8002268:	2302      	movs	r3, #2
 800226a:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800226c:	2300      	movs	r3, #0
 800226e:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8002270:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 8002274:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV4;
 8002276:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 800227a:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 800227c:	f107 030c 	add.w	r3, r7, #12
 8002280:	2105      	movs	r1, #5
 8002282:	4618      	mov	r0, r3
 8002284:	f002 fce4 	bl	8004c50 <HAL_RCC_ClockConfig>
 8002288:	4603      	mov	r3, r0
 800228a:	2b00      	cmp	r3, #0
 800228c:	d001      	beq.n	8002292 <SystemClock_Config+0xc2>
  {
    Error_Handler();
 800228e:	f000 f8c9 	bl	8002424 <Error_Handler>
  }
}
 8002292:	bf00      	nop
 8002294:	3750      	adds	r7, #80	; 0x50
 8002296:	46bd      	mov	sp, r7
 8002298:	bd80      	pop	{r7, pc}
 800229a:	bf00      	nop
 800229c:	40023800 	.word	0x40023800
 80022a0:	40007000 	.word	0x40007000

080022a4 <TestADC>:

/* USER CODE BEGIN 4 */
uint8_t count_adc = 0;
void TestADC() {
 80022a4:	b580      	push	{r7, lr}
 80022a6:	b084      	sub	sp, #16
 80022a8:	af04      	add	r7, sp, #16
	count_adc = (count_adc + 1) % 20;
 80022aa:	4b57      	ldr	r3, [pc, #348]	; (8002408 <TestADC+0x164>)
 80022ac:	781b      	ldrb	r3, [r3, #0]
 80022ae:	1c5a      	adds	r2, r3, #1
 80022b0:	4b56      	ldr	r3, [pc, #344]	; (800240c <TestADC+0x168>)
 80022b2:	fb83 1302 	smull	r1, r3, r3, r2
 80022b6:	10d9      	asrs	r1, r3, #3
 80022b8:	17d3      	asrs	r3, r2, #31
 80022ba:	1ac9      	subs	r1, r1, r3
 80022bc:	460b      	mov	r3, r1
 80022be:	009b      	lsls	r3, r3, #2
 80022c0:	440b      	add	r3, r1
 80022c2:	009b      	lsls	r3, r3, #2
 80022c4:	1ad1      	subs	r1, r2, r3
 80022c6:	b2ca      	uxtb	r2, r1
 80022c8:	4b4f      	ldr	r3, [pc, #316]	; (8002408 <TestADC+0x164>)
 80022ca:	701a      	strb	r2, [r3, #0]
	if (count_adc == 0) {
 80022cc:	4b4e      	ldr	r3, [pc, #312]	; (8002408 <TestADC+0x164>)
 80022ce:	781b      	ldrb	r3, [r3, #0]
 80022d0:	2b00      	cmp	r3, #0
 80022d2:	f040 8096 	bne.w	8002402 <TestADC+0x15e>
		sensor_read();
 80022d6:	f000 fabb 	bl	8002850 <sensor_read>
		lcd_show_string(10, 100, "Voltage:", RED, BLACK, 16, 0);
 80022da:	2300      	movs	r3, #0
 80022dc:	9302      	str	r3, [sp, #8]
 80022de:	2310      	movs	r3, #16
 80022e0:	9301      	str	r3, [sp, #4]
 80022e2:	2300      	movs	r3, #0
 80022e4:	9300      	str	r3, [sp, #0]
 80022e6:	f44f 4378 	mov.w	r3, #63488	; 0xf800
 80022ea:	4a49      	ldr	r2, [pc, #292]	; (8002410 <TestADC+0x16c>)
 80022ec:	2164      	movs	r1, #100	; 0x64
 80022ee:	200a      	movs	r0, #10
 80022f0:	f7ff feb6 	bl	8002060 <lcd_show_string>
		lcd_show_float_num(130, 100, sensor_get_voltage(), 4, RED, BLACK, 16);
 80022f4:	f000 fad4 	bl	80028a0 <sensor_get_voltage>
 80022f8:	eef0 7a40 	vmov.f32	s15, s0
 80022fc:	2310      	movs	r3, #16
 80022fe:	9301      	str	r3, [sp, #4]
 8002300:	2300      	movs	r3, #0
 8002302:	9300      	str	r3, [sp, #0]
 8002304:	f44f 4378 	mov.w	r3, #63488	; 0xf800
 8002308:	2204      	movs	r2, #4
 800230a:	eeb0 0a67 	vmov.f32	s0, s15
 800230e:	2164      	movs	r1, #100	; 0x64
 8002310:	2082      	movs	r0, #130	; 0x82
 8002312:	f7ff fc99 	bl	8001c48 <lcd_show_float_num>
		lcd_show_string(10, 120, "Current:", RED, BLACK, 16, 0);
 8002316:	2300      	movs	r3, #0
 8002318:	9302      	str	r3, [sp, #8]
 800231a:	2310      	movs	r3, #16
 800231c:	9301      	str	r3, [sp, #4]
 800231e:	2300      	movs	r3, #0
 8002320:	9300      	str	r3, [sp, #0]
 8002322:	f44f 4378 	mov.w	r3, #63488	; 0xf800
 8002326:	4a3b      	ldr	r2, [pc, #236]	; (8002414 <TestADC+0x170>)
 8002328:	2178      	movs	r1, #120	; 0x78
 800232a:	200a      	movs	r0, #10
 800232c:	f7ff fe98 	bl	8002060 <lcd_show_string>
		lcd_show_float_num(130, 120, sensor_get_current(), 4, RED, BLACK, 16);
 8002330:	f000 faf2 	bl	8002918 <sensor_get_current>
 8002334:	eef0 7a40 	vmov.f32	s15, s0
 8002338:	2310      	movs	r3, #16
 800233a:	9301      	str	r3, [sp, #4]
 800233c:	2300      	movs	r3, #0
 800233e:	9300      	str	r3, [sp, #0]
 8002340:	f44f 4378 	mov.w	r3, #63488	; 0xf800
 8002344:	2204      	movs	r2, #4
 8002346:	eeb0 0a67 	vmov.f32	s0, s15
 800234a:	2178      	movs	r1, #120	; 0x78
 800234c:	2082      	movs	r0, #130	; 0x82
 800234e:	f7ff fc7b 	bl	8001c48 <lcd_show_float_num>
		lcd_show_string(10, 140, "Light:", RED, BLACK, 16, 0);
 8002352:	2300      	movs	r3, #0
 8002354:	9302      	str	r3, [sp, #8]
 8002356:	2310      	movs	r3, #16
 8002358:	9301      	str	r3, [sp, #4]
 800235a:	2300      	movs	r3, #0
 800235c:	9300      	str	r3, [sp, #0]
 800235e:	f44f 4378 	mov.w	r3, #63488	; 0xf800
 8002362:	4a2d      	ldr	r2, [pc, #180]	; (8002418 <TestADC+0x174>)
 8002364:	218c      	movs	r1, #140	; 0x8c
 8002366:	200a      	movs	r0, #10
 8002368:	f7ff fe7a 	bl	8002060 <lcd_show_string>
		lcd_show_int_num(130, 140, sensor_get_light(), 4, RED, BLACK, 16);
 800236c:	f000 fa7e 	bl	800286c <sensor_get_light>
 8002370:	4603      	mov	r3, r0
 8002372:	461a      	mov	r2, r3
 8002374:	2310      	movs	r3, #16
 8002376:	9302      	str	r3, [sp, #8]
 8002378:	2300      	movs	r3, #0
 800237a:	9301      	str	r3, [sp, #4]
 800237c:	f44f 4378 	mov.w	r3, #63488	; 0xf800
 8002380:	9300      	str	r3, [sp, #0]
 8002382:	2304      	movs	r3, #4
 8002384:	218c      	movs	r1, #140	; 0x8c
 8002386:	2082      	movs	r0, #130	; 0x82
 8002388:	f7ff fbe0 	bl	8001b4c <lcd_show_int_num>
		lcd_show_string(10, 160, "Potentiometer:", RED, BLACK, 16, 0);
 800238c:	2300      	movs	r3, #0
 800238e:	9302      	str	r3, [sp, #8]
 8002390:	2310      	movs	r3, #16
 8002392:	9301      	str	r3, [sp, #4]
 8002394:	2300      	movs	r3, #0
 8002396:	9300      	str	r3, [sp, #0]
 8002398:	f44f 4378 	mov.w	r3, #63488	; 0xf800
 800239c:	4a1f      	ldr	r2, [pc, #124]	; (800241c <TestADC+0x178>)
 800239e:	21a0      	movs	r1, #160	; 0xa0
 80023a0:	200a      	movs	r0, #10
 80023a2:	f7ff fe5d 	bl	8002060 <lcd_show_string>
		lcd_show_int_num(130, 160, sensor_get_potentiometer(), 4, RED, BLACK,
 80023a6:	f000 fa6d 	bl	8002884 <sensor_get_potentiometer>
 80023aa:	4603      	mov	r3, r0
 80023ac:	461a      	mov	r2, r3
 80023ae:	2310      	movs	r3, #16
 80023b0:	9302      	str	r3, [sp, #8]
 80023b2:	2300      	movs	r3, #0
 80023b4:	9301      	str	r3, [sp, #4]
 80023b6:	f44f 4378 	mov.w	r3, #63488	; 0xf800
 80023ba:	9300      	str	r3, [sp, #0]
 80023bc:	2304      	movs	r3, #4
 80023be:	21a0      	movs	r1, #160	; 0xa0
 80023c0:	2082      	movs	r0, #130	; 0x82
 80023c2:	f7ff fbc3 	bl	8001b4c <lcd_show_int_num>
				16);
		lcd_show_string(10, 180, "Temperature:", RED, BLACK, 16, 0);
 80023c6:	2300      	movs	r3, #0
 80023c8:	9302      	str	r3, [sp, #8]
 80023ca:	2310      	movs	r3, #16
 80023cc:	9301      	str	r3, [sp, #4]
 80023ce:	2300      	movs	r3, #0
 80023d0:	9300      	str	r3, [sp, #0]
 80023d2:	f44f 4378 	mov.w	r3, #63488	; 0xf800
 80023d6:	4a12      	ldr	r2, [pc, #72]	; (8002420 <TestADC+0x17c>)
 80023d8:	21b4      	movs	r1, #180	; 0xb4
 80023da:	200a      	movs	r0, #10
 80023dc:	f7ff fe40 	bl	8002060 <lcd_show_string>
		lcd_show_float_num(130, 180, sensor_get_temperature(), 4, RED, BLACK,
 80023e0:	f000 faf6 	bl	80029d0 <sensor_get_temperature>
 80023e4:	eef0 7a40 	vmov.f32	s15, s0
 80023e8:	2310      	movs	r3, #16
 80023ea:	9301      	str	r3, [sp, #4]
 80023ec:	2300      	movs	r3, #0
 80023ee:	9300      	str	r3, [sp, #0]
 80023f0:	f44f 4378 	mov.w	r3, #63488	; 0xf800
 80023f4:	2204      	movs	r2, #4
 80023f6:	eeb0 0a67 	vmov.f32	s0, s15
 80023fa:	21b4      	movs	r1, #180	; 0xb4
 80023fc:	2082      	movs	r0, #130	; 0x82
 80023fe:	f7ff fc23 	bl	8001c48 <lcd_show_float_num>
				16);
	}
}
 8002402:	bf00      	nop
 8002404:	46bd      	mov	sp, r7
 8002406:	bd80      	pop	{r7, pc}
 8002408:	2000062e 	.word	0x2000062e
 800240c:	66666667 	.word	0x66666667
 8002410:	080074cc 	.word	0x080074cc
 8002414:	080074d8 	.word	0x080074d8
 8002418:	080074e4 	.word	0x080074e4
 800241c:	080074ec 	.word	0x080074ec
 8002420:	080074fc 	.word	0x080074fc

08002424 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8002424:	b480      	push	{r7}
 8002426:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8002428:	b672      	cpsid	i
}
 800242a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 800242c:	e7fe      	b.n	800242c <Error_Handler+0x8>
	...

08002430 <_is_character_received>:
	}
	return 0;
}

uint8_t _is_character_received()
{
 8002430:	b480      	push	{r7}
 8002432:	af00      	add	r7, sp, #0
	if (_character_received_flag == 1)
 8002434:	4b07      	ldr	r3, [pc, #28]	; (8002454 <_is_character_received+0x24>)
 8002436:	781b      	ldrb	r3, [r3, #0]
 8002438:	2b01      	cmp	r3, #1
 800243a:	d104      	bne.n	8002446 <_is_character_received+0x16>
	{
		_character_received_flag = 0;
 800243c:	4b05      	ldr	r3, [pc, #20]	; (8002454 <_is_character_received+0x24>)
 800243e:	2200      	movs	r2, #0
 8002440:	701a      	strb	r2, [r3, #0]
		return 1;
 8002442:	2301      	movs	r3, #1
 8002444:	e000      	b.n	8002448 <_is_character_received+0x18>
	}
	return 0;
 8002446:	2300      	movs	r3, #0
}
 8002448:	4618      	mov	r0, r3
 800244a:	46bd      	mov	sp, r7
 800244c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002450:	4770      	bx	lr
 8002452:	bf00      	nop
 8002454:	20000848 	.word	0x20000848

08002458 <_is_transmit>:

uint8_t _is_transmit()
{
 8002458:	b480      	push	{r7}
 800245a:	af00      	add	r7, sp, #0
	if (_transmit_flag == 1)
 800245c:	4b07      	ldr	r3, [pc, #28]	; (800247c <_is_transmit+0x24>)
 800245e:	781b      	ldrb	r3, [r3, #0]
 8002460:	2b01      	cmp	r3, #1
 8002462:	d104      	bne.n	800246e <_is_transmit+0x16>
	{
		_transmit_flag = 0;
 8002464:	4b05      	ldr	r3, [pc, #20]	; (800247c <_is_transmit+0x24>)
 8002466:	2200      	movs	r2, #0
 8002468:	701a      	strb	r2, [r3, #0]
		return 1;
 800246a:	2301      	movs	r3, #1
 800246c:	e000      	b.n	8002470 <_is_transmit+0x18>
	}
	return 0;
 800246e:	2300      	movs	r3, #0
}
 8002470:	4618      	mov	r0, r3
 8002472:	46bd      	mov	sp, r7
 8002474:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002478:	4770      	bx	lr
 800247a:	bf00      	nop
 800247c:	20000849 	.word	0x20000849

08002480 <_crc_checking>:

uint8_t _crc_checking()
{
 8002480:	b580      	push	{r7, lr}
 8002482:	b082      	sub	sp, #8
 8002484:	af00      	add	r7, sp, #0
	if (_receive_index - 2 >= 0)
 8002486:	4b16      	ldr	r3, [pc, #88]	; (80024e0 <_crc_checking+0x60>)
 8002488:	781b      	ldrb	r3, [r3, #0]
 800248a:	2b01      	cmp	r3, #1
 800248c:	d922      	bls.n	80024d4 <_crc_checking+0x54>
	{
		uint16_t crc = crc16(_receive_buffer, _receive_index - 2);
 800248e:	4b14      	ldr	r3, [pc, #80]	; (80024e0 <_crc_checking+0x60>)
 8002490:	781b      	ldrb	r3, [r3, #0]
 8002492:	b29b      	uxth	r3, r3
 8002494:	3b02      	subs	r3, #2
 8002496:	b29b      	uxth	r3, r3
 8002498:	4619      	mov	r1, r3
 800249a:	4812      	ldr	r0, [pc, #72]	; (80024e4 <_crc_checking+0x64>)
 800249c:	f7fe ffa2 	bl	80013e4 <crc16>
 80024a0:	4603      	mov	r3, r0
 80024a2:	80fb      	strh	r3, [r7, #6]
		uint8_t crc_high = (crc >> 8) & 0xFF;
 80024a4:	88fb      	ldrh	r3, [r7, #6]
 80024a6:	0a1b      	lsrs	r3, r3, #8
 80024a8:	b29b      	uxth	r3, r3
 80024aa:	717b      	strb	r3, [r7, #5]
		uint8_t crc_low = crc & 0xFF;
 80024ac:	88fb      	ldrh	r3, [r7, #6]
 80024ae:	713b      	strb	r3, [r7, #4]
		if (crc_low == _receive_buffer[_receive_index - 2] && crc_high == _receive_buffer[_receive_index - 1])
 80024b0:	4b0b      	ldr	r3, [pc, #44]	; (80024e0 <_crc_checking+0x60>)
 80024b2:	781b      	ldrb	r3, [r3, #0]
 80024b4:	3b02      	subs	r3, #2
 80024b6:	4a0b      	ldr	r2, [pc, #44]	; (80024e4 <_crc_checking+0x64>)
 80024b8:	5cd3      	ldrb	r3, [r2, r3]
 80024ba:	793a      	ldrb	r2, [r7, #4]
 80024bc:	429a      	cmp	r2, r3
 80024be:	d109      	bne.n	80024d4 <_crc_checking+0x54>
 80024c0:	4b07      	ldr	r3, [pc, #28]	; (80024e0 <_crc_checking+0x60>)
 80024c2:	781b      	ldrb	r3, [r3, #0]
 80024c4:	3b01      	subs	r3, #1
 80024c6:	4a07      	ldr	r2, [pc, #28]	; (80024e4 <_crc_checking+0x64>)
 80024c8:	5cd3      	ldrb	r3, [r2, r3]
 80024ca:	797a      	ldrb	r2, [r7, #5]
 80024cc:	429a      	cmp	r2, r3
 80024ce:	d101      	bne.n	80024d4 <_crc_checking+0x54>
		{
			return 1;
 80024d0:	2301      	movs	r3, #1
 80024d2:	e000      	b.n	80024d6 <_crc_checking+0x56>
		}
	}

	return 0;
 80024d4:	2300      	movs	r3, #0
}
 80024d6:	4618      	mov	r0, r3
 80024d8:	3708      	adds	r7, #8
 80024da:	46bd      	mov	sp, r7
 80024dc:	bd80      	pop	{r7, pc}
 80024de:	bf00      	nop
 80024e0:	20000740 	.word	0x20000740
 80024e4:	20000640 	.word	0x20000640

080024e8 <f_rs485_init>:
 * @param flag_rx: flag for receive callback fsm
 * @param rx_size: the size of receive command for callback fsm
 * @retval: None
 */
void f_rs485_init(UART_HandleTypeDef *huart, uint8_t *receive_buffer, uint8_t *flag_rx, uint16_t *rx_size)
{
 80024e8:	b480      	push	{r7}
 80024ea:	b085      	sub	sp, #20
 80024ec:	af00      	add	r7, sp, #0
 80024ee:	60f8      	str	r0, [r7, #12]
 80024f0:	60b9      	str	r1, [r7, #8]
 80024f2:	607a      	str	r2, [r7, #4]
 80024f4:	603b      	str	r3, [r7, #0]
	_huart_callback = huart;
 80024f6:	4a09      	ldr	r2, [pc, #36]	; (800251c <f_rs485_init+0x34>)
 80024f8:	68fb      	ldr	r3, [r7, #12]
 80024fa:	6013      	str	r3, [r2, #0]
	_receive_buffer_callback = receive_buffer;
 80024fc:	4a08      	ldr	r2, [pc, #32]	; (8002520 <f_rs485_init+0x38>)
 80024fe:	68bb      	ldr	r3, [r7, #8]
 8002500:	6013      	str	r3, [r2, #0]
	_flag_rx_callback = flag_rx;
 8002502:	4a08      	ldr	r2, [pc, #32]	; (8002524 <f_rs485_init+0x3c>)
 8002504:	687b      	ldr	r3, [r7, #4]
 8002506:	6013      	str	r3, [r2, #0]
	_rx_size_callback = rx_size;
 8002508:	4a07      	ldr	r2, [pc, #28]	; (8002528 <f_rs485_init+0x40>)
 800250a:	683b      	ldr	r3, [r7, #0]
 800250c:	6013      	str	r3, [r2, #0]
}
 800250e:	bf00      	nop
 8002510:	3714      	adds	r7, #20
 8002512:	46bd      	mov	sp, r7
 8002514:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002518:	4770      	bx	lr
 800251a:	bf00      	nop
 800251c:	20000630 	.word	0x20000630
 8002520:	20000634 	.word	0x20000634
 8002524:	20000638 	.word	0x20000638
 8002528:	2000063c 	.word	0x2000063c

0800252c <f_rs485_send_cmd>:
 * @param tx_buffer_without_crc: transmit buffer address, maxsize is 254
 * @param tx_size_without_crc: number of bytes transmit, max is 254
 * @retval: None
 */
void f_rs485_send_cmd(uint8_t *tx_buffer_without_crc, uint8_t tx_size_without_crc)
{
 800252c:	b580      	push	{r7, lr}
 800252e:	b084      	sub	sp, #16
 8002530:	af00      	add	r7, sp, #0
 8002532:	6078      	str	r0, [r7, #4]
 8002534:	460b      	mov	r3, r1
 8002536:	70fb      	strb	r3, [r7, #3]
	if (tx_size_without_crc > 254) return;
 8002538:	78fb      	ldrb	r3, [r7, #3]
 800253a:	2bff      	cmp	r3, #255	; 0xff
 800253c:	d038      	beq.n	80025b0 <f_rs485_send_cmd+0x84>

	for (int i = 0; i < tx_size_without_crc; i++)
 800253e:	2300      	movs	r3, #0
 8002540:	60fb      	str	r3, [r7, #12]
 8002542:	e00b      	b.n	800255c <f_rs485_send_cmd+0x30>
	{
		_transmit_buffer[i] = tx_buffer_without_crc[i];
 8002544:	68fb      	ldr	r3, [r7, #12]
 8002546:	687a      	ldr	r2, [r7, #4]
 8002548:	4413      	add	r3, r2
 800254a:	7819      	ldrb	r1, [r3, #0]
 800254c:	4a1a      	ldr	r2, [pc, #104]	; (80025b8 <f_rs485_send_cmd+0x8c>)
 800254e:	68fb      	ldr	r3, [r7, #12]
 8002550:	4413      	add	r3, r2
 8002552:	460a      	mov	r2, r1
 8002554:	701a      	strb	r2, [r3, #0]
	for (int i = 0; i < tx_size_without_crc; i++)
 8002556:	68fb      	ldr	r3, [r7, #12]
 8002558:	3301      	adds	r3, #1
 800255a:	60fb      	str	r3, [r7, #12]
 800255c:	78fb      	ldrb	r3, [r7, #3]
 800255e:	68fa      	ldr	r2, [r7, #12]
 8002560:	429a      	cmp	r2, r3
 8002562:	dbef      	blt.n	8002544 <f_rs485_send_cmd+0x18>
	}
	//	sprintf((void*)transmit_buffer,"%s",cmd_without_crc);
	_transmit_size = tx_size_without_crc;
 8002564:	4a15      	ldr	r2, [pc, #84]	; (80025bc <f_rs485_send_cmd+0x90>)
 8002566:	78fb      	ldrb	r3, [r7, #3]
 8002568:	7013      	strb	r3, [r2, #0]

	uint16_t crc = crc16(_transmit_buffer, _transmit_size);
 800256a:	4b14      	ldr	r3, [pc, #80]	; (80025bc <f_rs485_send_cmd+0x90>)
 800256c:	781b      	ldrb	r3, [r3, #0]
 800256e:	b29b      	uxth	r3, r3
 8002570:	4619      	mov	r1, r3
 8002572:	4811      	ldr	r0, [pc, #68]	; (80025b8 <f_rs485_send_cmd+0x8c>)
 8002574:	f7fe ff36 	bl	80013e4 <crc16>
 8002578:	4603      	mov	r3, r0
 800257a:	817b      	strh	r3, [r7, #10]
	_transmit_buffer[_transmit_size] = (uint8_t)(crc & 0x00FF); // CRC low
 800257c:	4b0f      	ldr	r3, [pc, #60]	; (80025bc <f_rs485_send_cmd+0x90>)
 800257e:	781b      	ldrb	r3, [r3, #0]
 8002580:	461a      	mov	r2, r3
 8002582:	897b      	ldrh	r3, [r7, #10]
 8002584:	b2d9      	uxtb	r1, r3
 8002586:	4b0c      	ldr	r3, [pc, #48]	; (80025b8 <f_rs485_send_cmd+0x8c>)
 8002588:	5499      	strb	r1, [r3, r2]
	_transmit_buffer[_transmit_size + 1] = (uint8_t)((crc >> 8) & 0x00FF); // CRC high
 800258a:	897b      	ldrh	r3, [r7, #10]
 800258c:	0a1b      	lsrs	r3, r3, #8
 800258e:	b29a      	uxth	r2, r3
 8002590:	4b0a      	ldr	r3, [pc, #40]	; (80025bc <f_rs485_send_cmd+0x90>)
 8002592:	781b      	ldrb	r3, [r3, #0]
 8002594:	3301      	adds	r3, #1
 8002596:	b2d1      	uxtb	r1, r2
 8002598:	4a07      	ldr	r2, [pc, #28]	; (80025b8 <f_rs485_send_cmd+0x8c>)
 800259a:	54d1      	strb	r1, [r2, r3]

	_transmit_size += 2;
 800259c:	4b07      	ldr	r3, [pc, #28]	; (80025bc <f_rs485_send_cmd+0x90>)
 800259e:	781b      	ldrb	r3, [r3, #0]
 80025a0:	3302      	adds	r3, #2
 80025a2:	b2da      	uxtb	r2, r3
 80025a4:	4b05      	ldr	r3, [pc, #20]	; (80025bc <f_rs485_send_cmd+0x90>)
 80025a6:	701a      	strb	r2, [r3, #0]
	_transmit_flag = 1;
 80025a8:	4b05      	ldr	r3, [pc, #20]	; (80025c0 <f_rs485_send_cmd+0x94>)
 80025aa:	2201      	movs	r2, #1
 80025ac:	701a      	strb	r2, [r3, #0]
 80025ae:	e000      	b.n	80025b2 <f_rs485_send_cmd+0x86>
	if (tx_size_without_crc > 254) return;
 80025b0:	bf00      	nop
}
 80025b2:	3710      	adds	r7, #16
 80025b4:	46bd      	mov	sp, r7
 80025b6:	bd80      	pop	{r7, pc}
 80025b8:	20000744 	.word	0x20000744
 80025bc:	20000844 	.word	0x20000844
 80025c0:	20000849 	.word	0x20000849

080025c4 <f_rs485_fsm>:
/*
 * @brief: RS485 Finite State Machine, this must be put in while loop
 * @retval: None
 */
void f_rs485_fsm()
{
 80025c4:	b580      	push	{r7, lr}
 80025c6:	af00      	add	r7, sp, #0
	switch (MODBUS485_STATE) {
 80025c8:	4b50      	ldr	r3, [pc, #320]	; (800270c <f_rs485_fsm+0x148>)
 80025ca:	781b      	ldrb	r3, [r3, #0]
 80025cc:	2b05      	cmp	r3, #5
 80025ce:	f200 8090 	bhi.w	80026f2 <f_rs485_fsm+0x12e>
 80025d2:	a201      	add	r2, pc, #4	; (adr r2, 80025d8 <f_rs485_fsm+0x14>)
 80025d4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80025d8:	080025f1 	.word	0x080025f1
 80025dc:	08002601 	.word	0x08002601
 80025e0:	08002631 	.word	0x08002631
 80025e4:	0800268b 	.word	0x0800268b
 80025e8:	080026a7 	.word	0x080026a7
 80025ec:	080026d7 	.word	0x080026d7
		case RS485_SUPER_INIT:
			_f_rs485_super_init();
 80025f0:	f000 f896 	bl	8002720 <_f_rs485_super_init>

			if (1) // CHANGE STATE -> RS485_INIT
			{
				_f_init_rs485_init();
 80025f4:	f000 f89b 	bl	800272e <_f_init_rs485_init>
				MODBUS485_STATE = RS485_INIT;
 80025f8:	4b44      	ldr	r3, [pc, #272]	; (800270c <f_rs485_fsm+0x148>)
 80025fa:	2201      	movs	r2, #1
 80025fc:	701a      	strb	r2, [r3, #0]
			}
			break;
 80025fe:	e083      	b.n	8002708 <f_rs485_fsm+0x144>
		case RS485_INIT:
			_f_rs485_init();
 8002600:	f000 f89d 	bl	800273e <_f_rs485_init>

			if (isFlag(TI_RS485_T35_TIMER)) // CHANGE STATE -> RS485_IDLE
 8002604:	2008      	movs	r0, #8
 8002606:	f000 fbbf 	bl	8002d88 <isFlag>
 800260a:	4603      	mov	r3, r0
 800260c:	2b00      	cmp	r3, #0
 800260e:	d004      	beq.n	800261a <f_rs485_fsm+0x56>
			{
				_f_init_rs485_idle();
 8002610:	f000 f89c 	bl	800274c <_f_init_rs485_idle>
				MODBUS485_STATE = RS485_IDLE;
 8002614:	4b3d      	ldr	r3, [pc, #244]	; (800270c <f_rs485_fsm+0x148>)
 8002616:	2202      	movs	r2, #2
 8002618:	701a      	strb	r2, [r3, #0]
			}
			if (_is_character_received()) // CHANGE STATE -> RS485_INIT
 800261a:	f7ff ff09 	bl	8002430 <_is_character_received>
 800261e:	4603      	mov	r3, r0
 8002620:	2b00      	cmp	r3, #0
 8002622:	d068      	beq.n	80026f6 <f_rs485_fsm+0x132>
			{
				_f_init_rs485_init();
 8002624:	f000 f883 	bl	800272e <_f_init_rs485_init>
				MODBUS485_STATE = RS485_INIT;
 8002628:	4b38      	ldr	r3, [pc, #224]	; (800270c <f_rs485_fsm+0x148>)
 800262a:	2201      	movs	r2, #1
 800262c:	701a      	strb	r2, [r3, #0]
			}
			break;
 800262e:	e062      	b.n	80026f6 <f_rs485_fsm+0x132>
		case RS485_IDLE:
			_f_rs485_idle();
 8002630:	f000 f89e 	bl	8002770 <_f_rs485_idle>

			if (_is_transmit()) // CHANGE STATE -> RS485_TRANSMIT
 8002634:	f7ff ff10 	bl	8002458 <_is_transmit>
 8002638:	4603      	mov	r3, r0
 800263a:	2b00      	cmp	r3, #0
 800263c:	d01a      	beq.n	8002674 <f_rs485_fsm+0xb0>
			{
				HAL_GPIO_WritePin(EN_RS485_GPIO_Port, EN_RS485_Pin, 1);
 800263e:	2201      	movs	r2, #1
 8002640:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8002644:	4832      	ldr	r0, [pc, #200]	; (8002710 <f_rs485_fsm+0x14c>)
 8002646:	f002 f871 	bl	800472c <HAL_GPIO_WritePin>
				HAL_UART_Transmit(_huart_callback, _transmit_buffer, _transmit_size, HAL_MAX_DELAY);
 800264a:	4b32      	ldr	r3, [pc, #200]	; (8002714 <f_rs485_fsm+0x150>)
 800264c:	6818      	ldr	r0, [r3, #0]
 800264e:	4b32      	ldr	r3, [pc, #200]	; (8002718 <f_rs485_fsm+0x154>)
 8002650:	781b      	ldrb	r3, [r3, #0]
 8002652:	b29a      	uxth	r2, r3
 8002654:	f04f 33ff 	mov.w	r3, #4294967295
 8002658:	4930      	ldr	r1, [pc, #192]	; (800271c <f_rs485_fsm+0x158>)
 800265a:	f003 fe75 	bl	8006348 <HAL_UART_Transmit>
				HAL_GPIO_WritePin(EN_RS485_GPIO_Port, EN_RS485_Pin, 0);
 800265e:	2200      	movs	r2, #0
 8002660:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8002664:	482a      	ldr	r0, [pc, #168]	; (8002710 <f_rs485_fsm+0x14c>)
 8002666:	f002 f861 	bl	800472c <HAL_GPIO_WritePin>
				_f_init_rs485_transmit();
 800266a:	f000 f888 	bl	800277e <_f_init_rs485_transmit>
				MODBUS485_STATE = RS485_TRANSMIT;
 800266e:	4b27      	ldr	r3, [pc, #156]	; (800270c <f_rs485_fsm+0x148>)
 8002670:	2203      	movs	r2, #3
 8002672:	701a      	strb	r2, [r3, #0]
			}
			if (_is_character_received()) // CHANGE STATE -> RS485_RECEIVE
 8002674:	f7ff fedc 	bl	8002430 <_is_character_received>
 8002678:	4603      	mov	r3, r0
 800267a:	2b00      	cmp	r3, #0
 800267c:	d03d      	beq.n	80026fa <f_rs485_fsm+0x136>
			{
				_f_init_rs485_receive();
 800267e:	f000 f88d 	bl	800279c <_f_init_rs485_receive>
				MODBUS485_STATE = RS485_RECEIVE;
 8002682:	4b22      	ldr	r3, [pc, #136]	; (800270c <f_rs485_fsm+0x148>)
 8002684:	2204      	movs	r2, #4
 8002686:	701a      	strb	r2, [r3, #0]
			}
			break;
 8002688:	e037      	b.n	80026fa <f_rs485_fsm+0x136>
		case RS485_TRANSMIT:
			_f_rs485_transmit();
 800268a:	f000 f880 	bl	800278e <_f_rs485_transmit>

			if (isFlag(TI_RS485_T35_TIMER)) // CHANGE STATE -> IDLE
 800268e:	2008      	movs	r0, #8
 8002690:	f000 fb7a 	bl	8002d88 <isFlag>
 8002694:	4603      	mov	r3, r0
 8002696:	2b00      	cmp	r3, #0
 8002698:	d031      	beq.n	80026fe <f_rs485_fsm+0x13a>
			{
				_f_init_rs485_idle();
 800269a:	f000 f857 	bl	800274c <_f_init_rs485_idle>
				MODBUS485_STATE = RS485_IDLE;
 800269e:	4b1b      	ldr	r3, [pc, #108]	; (800270c <f_rs485_fsm+0x148>)
 80026a0:	2202      	movs	r2, #2
 80026a2:	701a      	strb	r2, [r3, #0]
			}
			break;
 80026a4:	e02b      	b.n	80026fe <f_rs485_fsm+0x13a>
		case RS485_RECEIVE:
			_f_rs485_receive();
 80026a6:	f000 f885 	bl	80027b4 <_f_rs485_receive>

			if (_is_character_received()) // CHANGE STATE -> RS485_RECEIVE
 80026aa:	f7ff fec1 	bl	8002430 <_is_character_received>
 80026ae:	4603      	mov	r3, r0
 80026b0:	2b00      	cmp	r3, #0
 80026b2:	d004      	beq.n	80026be <f_rs485_fsm+0xfa>
			{
				_f_init_rs485_receive();
 80026b4:	f000 f872 	bl	800279c <_f_init_rs485_receive>
				MODBUS485_STATE = RS485_RECEIVE;
 80026b8:	4b14      	ldr	r3, [pc, #80]	; (800270c <f_rs485_fsm+0x148>)
 80026ba:	2204      	movs	r2, #4
 80026bc:	701a      	strb	r2, [r3, #0]
			}
			if (isFlag(TI_RS485_T15_TIMER)) // CHANGE STATE -> RS485_WAITING_CONTROL
 80026be:	2007      	movs	r0, #7
 80026c0:	f000 fb62 	bl	8002d88 <isFlag>
 80026c4:	4603      	mov	r3, r0
 80026c6:	2b00      	cmp	r3, #0
 80026c8:	d01b      	beq.n	8002702 <f_rs485_fsm+0x13e>
			{
				_f_init_rs485_waiting_control();
 80026ca:	f000 f87b 	bl	80027c4 <_f_init_rs485_waiting_control>
				MODBUS485_STATE = RS485_WAITING_CONTROL;
 80026ce:	4b0f      	ldr	r3, [pc, #60]	; (800270c <f_rs485_fsm+0x148>)
 80026d0:	2205      	movs	r2, #5
 80026d2:	701a      	strb	r2, [r3, #0]
			}
			break;
 80026d4:	e015      	b.n	8002702 <f_rs485_fsm+0x13e>
		case RS485_WAITING_CONTROL:
			_f_rs485_waiting_control();
 80026d6:	f000 f881 	bl	80027dc <_f_rs485_waiting_control>

			if (isFlag(TI_RS485_T35_TIMER)) // CHANGE STATE -> RS485_IDLE
 80026da:	2008      	movs	r0, #8
 80026dc:	f000 fb54 	bl	8002d88 <isFlag>
 80026e0:	4603      	mov	r3, r0
 80026e2:	2b00      	cmp	r3, #0
 80026e4:	d00f      	beq.n	8002706 <f_rs485_fsm+0x142>
			{
				_f_init_rs485_idle();
 80026e6:	f000 f831 	bl	800274c <_f_init_rs485_idle>
				MODBUS485_STATE = RS485_IDLE;
 80026ea:	4b08      	ldr	r3, [pc, #32]	; (800270c <f_rs485_fsm+0x148>)
 80026ec:	2202      	movs	r2, #2
 80026ee:	701a      	strb	r2, [r3, #0]
			}
			break;
 80026f0:	e009      	b.n	8002706 <f_rs485_fsm+0x142>
		default:
			break;
 80026f2:	bf00      	nop
 80026f4:	e008      	b.n	8002708 <f_rs485_fsm+0x144>
			break;
 80026f6:	bf00      	nop
 80026f8:	e006      	b.n	8002708 <f_rs485_fsm+0x144>
			break;
 80026fa:	bf00      	nop
 80026fc:	e004      	b.n	8002708 <f_rs485_fsm+0x144>
			break;
 80026fe:	bf00      	nop
 8002700:	e002      	b.n	8002708 <f_rs485_fsm+0x144>
			break;
 8002702:	bf00      	nop
 8002704:	e000      	b.n	8002708 <f_rs485_fsm+0x144>
			break;
 8002706:	bf00      	nop
	}
}
 8002708:	bf00      	nop
 800270a:	bd80      	pop	{r7, pc}
 800270c:	20000847 	.word	0x20000847
 8002710:	40020000 	.word	0x40020000
 8002714:	20000630 	.word	0x20000630
 8002718:	20000844 	.word	0x20000844
 800271c:	20000744 	.word	0x20000744

08002720 <_f_rs485_super_init>:
{
	// Do not thing
}

void _f_rs485_super_init()
{
 8002720:	b480      	push	{r7}
 8002722:	af00      	add	r7, sp, #0
	// Do not thing
}
 8002724:	bf00      	nop
 8002726:	46bd      	mov	sp, r7
 8002728:	f85d 7b04 	ldr.w	r7, [sp], #4
 800272c:	4770      	bx	lr

0800272e <_f_init_rs485_init>:

void _f_init_rs485_init()
{
 800272e:	b580      	push	{r7, lr}
 8002730:	af00      	add	r7, sp, #0
	setTimer(TI_RS485_T35_TIMER, TI_RS485_T35_TIME);
 8002732:	2104      	movs	r1, #4
 8002734:	2008      	movs	r0, #8
 8002736:	f000 fadf 	bl	8002cf8 <setTimer>
}
 800273a:	bf00      	nop
 800273c:	bd80      	pop	{r7, pc}

0800273e <_f_rs485_init>:

void _f_rs485_init()
{
 800273e:	b480      	push	{r7}
 8002740:	af00      	add	r7, sp, #0
	// Do not thing
}
 8002742:	bf00      	nop
 8002744:	46bd      	mov	sp, r7
 8002746:	f85d 7b04 	ldr.w	r7, [sp], #4
 800274a:	4770      	bx	lr

0800274c <_f_init_rs485_idle>:

void _f_init_rs485_idle()
{
 800274c:	b480      	push	{r7}
 800274e:	af00      	add	r7, sp, #0
	_transmit_flag = 0;
 8002750:	4b05      	ldr	r3, [pc, #20]	; (8002768 <_f_init_rs485_idle+0x1c>)
 8002752:	2200      	movs	r2, #0
 8002754:	701a      	strb	r2, [r3, #0]
	_receive_index = 0;
 8002756:	4b05      	ldr	r3, [pc, #20]	; (800276c <_f_init_rs485_idle+0x20>)
 8002758:	2200      	movs	r2, #0
 800275a:	701a      	strb	r2, [r3, #0]
}
 800275c:	bf00      	nop
 800275e:	46bd      	mov	sp, r7
 8002760:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002764:	4770      	bx	lr
 8002766:	bf00      	nop
 8002768:	20000849 	.word	0x20000849
 800276c:	20000740 	.word	0x20000740

08002770 <_f_rs485_idle>:

void _f_rs485_idle()
{
 8002770:	b480      	push	{r7}
 8002772:	af00      	add	r7, sp, #0
	// Do not thing
}
 8002774:	bf00      	nop
 8002776:	46bd      	mov	sp, r7
 8002778:	f85d 7b04 	ldr.w	r7, [sp], #4
 800277c:	4770      	bx	lr

0800277e <_f_init_rs485_transmit>:

void _f_init_rs485_transmit()
{
 800277e:	b580      	push	{r7, lr}
 8002780:	af00      	add	r7, sp, #0
	setTimer(TI_RS485_T35_TIMER, TI_RS485_T35_TIME);
 8002782:	2104      	movs	r1, #4
 8002784:	2008      	movs	r0, #8
 8002786:	f000 fab7 	bl	8002cf8 <setTimer>
}
 800278a:	bf00      	nop
 800278c:	bd80      	pop	{r7, pc}

0800278e <_f_rs485_transmit>:

void _f_rs485_transmit()
{
 800278e:	b480      	push	{r7}
 8002790:	af00      	add	r7, sp, #0
	// Do not thing
}
 8002792:	bf00      	nop
 8002794:	46bd      	mov	sp, r7
 8002796:	f85d 7b04 	ldr.w	r7, [sp], #4
 800279a:	4770      	bx	lr

0800279c <_f_init_rs485_receive>:

void _f_init_rs485_receive()
{
 800279c:	b580      	push	{r7, lr}
 800279e:	af00      	add	r7, sp, #0
	setTimer(TI_RS485_T35_TIMER, TI_RS485_T35_TIME);
 80027a0:	2104      	movs	r1, #4
 80027a2:	2008      	movs	r0, #8
 80027a4:	f000 faa8 	bl	8002cf8 <setTimer>
	setTimer(TI_RS485_T15_TIMER, TI_RS485_T15_TIME);
 80027a8:	2101      	movs	r1, #1
 80027aa:	2007      	movs	r0, #7
 80027ac:	f000 faa4 	bl	8002cf8 <setTimer>
}
 80027b0:	bf00      	nop
 80027b2:	bd80      	pop	{r7, pc}

080027b4 <_f_rs485_receive>:

void _f_rs485_receive()
{
 80027b4:	b480      	push	{r7}
 80027b6:	af00      	add	r7, sp, #0
	// Do not thing
}
 80027b8:	bf00      	nop
 80027ba:	46bd      	mov	sp, r7
 80027bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027c0:	4770      	bx	lr
	...

080027c4 <_f_init_rs485_waiting_control>:

void _f_init_rs485_waiting_control()
{
 80027c4:	b480      	push	{r7}
 80027c6:	af00      	add	r7, sp, #0
	_isCRCChecking = 0;
 80027c8:	4b03      	ldr	r3, [pc, #12]	; (80027d8 <_f_init_rs485_waiting_control+0x14>)
 80027ca:	2200      	movs	r2, #0
 80027cc:	701a      	strb	r2, [r3, #0]
}
 80027ce:	bf00      	nop
 80027d0:	46bd      	mov	sp, r7
 80027d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027d6:	4770      	bx	lr
 80027d8:	20000846 	.word	0x20000846

080027dc <_f_rs485_waiting_control>:

void _f_rs485_waiting_control()
{
 80027dc:	b580      	push	{r7, lr}
 80027de:	af00      	add	r7, sp, #0
	if (_is_character_received())
 80027e0:	f7ff fe26 	bl	8002430 <_is_character_received>
 80027e4:	4603      	mov	r3, r0
 80027e6:	2b00      	cmp	r3, #0
 80027e8:	d002      	beq.n	80027f0 <_f_rs485_waiting_control+0x14>
	{
		FRAME_STATUS = FRAME_NOT_OK;
 80027ea:	4b0e      	ldr	r3, [pc, #56]	; (8002824 <_f_rs485_waiting_control+0x48>)
 80027ec:	2201      	movs	r2, #1
 80027ee:	701a      	strb	r2, [r3, #0]
	}

	if (_isCRCChecking == 0)
 80027f0:	4b0d      	ldr	r3, [pc, #52]	; (8002828 <_f_rs485_waiting_control+0x4c>)
 80027f2:	781b      	ldrb	r3, [r3, #0]
 80027f4:	2b00      	cmp	r3, #0
 80027f6:	d112      	bne.n	800281e <_f_rs485_waiting_control+0x42>
	{
		// CHECK SLAVE ADDRESS if needed
		if (_crc_checking())
 80027f8:	f7ff fe42 	bl	8002480 <_crc_checking>
 80027fc:	4603      	mov	r3, r0
 80027fe:	2b00      	cmp	r3, #0
 8002800:	d003      	beq.n	800280a <_f_rs485_waiting_control+0x2e>
		{
			FRAME_STATUS = FRAME_OK;
 8002802:	4b08      	ldr	r3, [pc, #32]	; (8002824 <_f_rs485_waiting_control+0x48>)
 8002804:	2200      	movs	r2, #0
 8002806:	701a      	strb	r2, [r3, #0]
 8002808:	e002      	b.n	8002810 <_f_rs485_waiting_control+0x34>
		}
		else
		{
			FRAME_STATUS = FRAME_NOT_OK;
 800280a:	4b06      	ldr	r3, [pc, #24]	; (8002824 <_f_rs485_waiting_control+0x48>)
 800280c:	2201      	movs	r2, #1
 800280e:	701a      	strb	r2, [r3, #0]
		}
		_frame_size = _receive_index;
 8002810:	4b06      	ldr	r3, [pc, #24]	; (800282c <_f_rs485_waiting_control+0x50>)
 8002812:	781a      	ldrb	r2, [r3, #0]
 8002814:	4b06      	ldr	r3, [pc, #24]	; (8002830 <_f_rs485_waiting_control+0x54>)
 8002816:	701a      	strb	r2, [r3, #0]
		_isCRCChecking = 1;
 8002818:	4b03      	ldr	r3, [pc, #12]	; (8002828 <_f_rs485_waiting_control+0x4c>)
 800281a:	2201      	movs	r2, #1
 800281c:	701a      	strb	r2, [r3, #0]
	}
}
 800281e:	bf00      	nop
 8002820:	bd80      	pop	{r7, pc}
 8002822:	bf00      	nop
 8002824:	20000220 	.word	0x20000220
 8002828:	20000846 	.word	0x20000846
 800282c:	20000740 	.word	0x20000740
 8002830:	20000845 	.word	0x20000845

08002834 <sensor_init>:

/* Variables */
uint16_t adc_receive[5];

/* Functions */
void sensor_init() {
 8002834:	b580      	push	{r7, lr}
 8002836:	af00      	add	r7, sp, #0
	HAL_ADC_Start_DMA(&hadc1, (void*) adc_receive, 5);
 8002838:	2205      	movs	r2, #5
 800283a:	4903      	ldr	r1, [pc, #12]	; (8002848 <sensor_init+0x14>)
 800283c:	4803      	ldr	r0, [pc, #12]	; (800284c <sensor_init+0x18>)
 800283e:	f000 fcf7 	bl	8003230 <HAL_ADC_Start_DMA>
}
 8002842:	bf00      	nop
 8002844:	bd80      	pop	{r7, pc}
 8002846:	bf00      	nop
 8002848:	2000084c 	.word	0x2000084c
 800284c:	20000468 	.word	0x20000468

08002850 <sensor_read>:

void sensor_read() {
 8002850:	b580      	push	{r7, lr}
 8002852:	af00      	add	r7, sp, #0
	HAL_ADC_Start_DMA(&hadc1, (uint32_t*) adc_receive, 5);
 8002854:	2205      	movs	r2, #5
 8002856:	4903      	ldr	r1, [pc, #12]	; (8002864 <sensor_read+0x14>)
 8002858:	4803      	ldr	r0, [pc, #12]	; (8002868 <sensor_read+0x18>)
 800285a:	f000 fce9 	bl	8003230 <HAL_ADC_Start_DMA>
}
 800285e:	bf00      	nop
 8002860:	bd80      	pop	{r7, pc}
 8002862:	bf00      	nop
 8002864:	2000084c 	.word	0x2000084c
 8002868:	20000468 	.word	0x20000468

0800286c <sensor_get_light>:

uint16_t sensor_get_light() {
 800286c:	b480      	push	{r7}
 800286e:	af00      	add	r7, sp, #0
	return adc_receive[2];
 8002870:	4b03      	ldr	r3, [pc, #12]	; (8002880 <sensor_get_light+0x14>)
 8002872:	889b      	ldrh	r3, [r3, #4]
}
 8002874:	4618      	mov	r0, r3
 8002876:	46bd      	mov	sp, r7
 8002878:	f85d 7b04 	ldr.w	r7, [sp], #4
 800287c:	4770      	bx	lr
 800287e:	bf00      	nop
 8002880:	2000084c 	.word	0x2000084c

08002884 <sensor_get_potentiometer>:

uint16_t sensor_get_potentiometer() {
 8002884:	b480      	push	{r7}
 8002886:	af00      	add	r7, sp, #0
	return adc_receive[3];
 8002888:	4b03      	ldr	r3, [pc, #12]	; (8002898 <sensor_get_potentiometer+0x14>)
 800288a:	88db      	ldrh	r3, [r3, #6]
}
 800288c:	4618      	mov	r0, r3
 800288e:	46bd      	mov	sp, r7
 8002890:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002894:	4770      	bx	lr
 8002896:	bf00      	nop
 8002898:	2000084c 	.word	0x2000084c
 800289c:	00000000 	.word	0x00000000

080028a0 <sensor_get_voltage>:

float sensor_get_voltage() {
 80028a0:	b580      	push	{r7, lr}
 80028a2:	af00      	add	r7, sp, #0
	return ((float) adc_receive[0] * 3.3 * 12) / (4095 * 1.565);
 80028a4:	4b1a      	ldr	r3, [pc, #104]	; (8002910 <sensor_get_voltage+0x70>)
 80028a6:	881b      	ldrh	r3, [r3, #0]
 80028a8:	ee07 3a90 	vmov	s15, r3
 80028ac:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80028b0:	ee17 0a90 	vmov	r0, s15
 80028b4:	f7fd fdec 	bl	8000490 <__aeabi_f2d>
 80028b8:	a311      	add	r3, pc, #68	; (adr r3, 8002900 <sensor_get_voltage+0x60>)
 80028ba:	e9d3 2300 	ldrd	r2, r3, [r3]
 80028be:	f7fd fe3f 	bl	8000540 <__aeabi_dmul>
 80028c2:	4602      	mov	r2, r0
 80028c4:	460b      	mov	r3, r1
 80028c6:	4610      	mov	r0, r2
 80028c8:	4619      	mov	r1, r3
 80028ca:	f04f 0200 	mov.w	r2, #0
 80028ce:	4b11      	ldr	r3, [pc, #68]	; (8002914 <sensor_get_voltage+0x74>)
 80028d0:	f7fd fe36 	bl	8000540 <__aeabi_dmul>
 80028d4:	4602      	mov	r2, r0
 80028d6:	460b      	mov	r3, r1
 80028d8:	4610      	mov	r0, r2
 80028da:	4619      	mov	r1, r3
 80028dc:	a30a      	add	r3, pc, #40	; (adr r3, 8002908 <sensor_get_voltage+0x68>)
 80028de:	e9d3 2300 	ldrd	r2, r3, [r3]
 80028e2:	f7fd ff57 	bl	8000794 <__aeabi_ddiv>
 80028e6:	4602      	mov	r2, r0
 80028e8:	460b      	mov	r3, r1
 80028ea:	4610      	mov	r0, r2
 80028ec:	4619      	mov	r1, r3
 80028ee:	f7fe f839 	bl	8000964 <__aeabi_d2f>
 80028f2:	4603      	mov	r3, r0
 80028f4:	ee07 3a90 	vmov	s15, r3
}
 80028f8:	eeb0 0a67 	vmov.f32	s0, s15
 80028fc:	bd80      	pop	{r7, pc}
 80028fe:	bf00      	nop
 8002900:	66666666 	.word	0x66666666
 8002904:	400a6666 	.word	0x400a6666
 8002908:	cccccccd 	.word	0xcccccccd
 800290c:	40b908ac 	.word	0x40b908ac
 8002910:	2000084c 	.word	0x2000084c
 8002914:	40280000 	.word	0x40280000

08002918 <sensor_get_current>:

float sensor_get_current() {
 8002918:	b580      	push	{r7, lr}
 800291a:	af00      	add	r7, sp, #0
	return (((float) adc_receive[1] * 3.3 * 1000) / (4095 * 0.647) - 2.5) * 5
 800291c:	4b28      	ldr	r3, [pc, #160]	; (80029c0 <sensor_get_current+0xa8>)
 800291e:	885b      	ldrh	r3, [r3, #2]
 8002920:	ee07 3a90 	vmov	s15, r3
 8002924:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002928:	ee17 0a90 	vmov	r0, s15
 800292c:	f7fd fdb0 	bl	8000490 <__aeabi_f2d>
 8002930:	a31f      	add	r3, pc, #124	; (adr r3, 80029b0 <sensor_get_current+0x98>)
 8002932:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002936:	f7fd fe03 	bl	8000540 <__aeabi_dmul>
 800293a:	4602      	mov	r2, r0
 800293c:	460b      	mov	r3, r1
 800293e:	4610      	mov	r0, r2
 8002940:	4619      	mov	r1, r3
 8002942:	f04f 0200 	mov.w	r2, #0
 8002946:	4b1f      	ldr	r3, [pc, #124]	; (80029c4 <sensor_get_current+0xac>)
 8002948:	f7fd fdfa 	bl	8000540 <__aeabi_dmul>
 800294c:	4602      	mov	r2, r0
 800294e:	460b      	mov	r3, r1
 8002950:	4610      	mov	r0, r2
 8002952:	4619      	mov	r1, r3
 8002954:	a318      	add	r3, pc, #96	; (adr r3, 80029b8 <sensor_get_current+0xa0>)
 8002956:	e9d3 2300 	ldrd	r2, r3, [r3]
 800295a:	f7fd ff1b 	bl	8000794 <__aeabi_ddiv>
 800295e:	4602      	mov	r2, r0
 8002960:	460b      	mov	r3, r1
 8002962:	4610      	mov	r0, r2
 8002964:	4619      	mov	r1, r3
 8002966:	f04f 0200 	mov.w	r2, #0
 800296a:	4b17      	ldr	r3, [pc, #92]	; (80029c8 <sensor_get_current+0xb0>)
 800296c:	f7fd fc30 	bl	80001d0 <__aeabi_dsub>
 8002970:	4602      	mov	r2, r0
 8002972:	460b      	mov	r3, r1
 8002974:	4610      	mov	r0, r2
 8002976:	4619      	mov	r1, r3
 8002978:	f04f 0200 	mov.w	r2, #0
 800297c:	4b13      	ldr	r3, [pc, #76]	; (80029cc <sensor_get_current+0xb4>)
 800297e:	f7fd fddf 	bl	8000540 <__aeabi_dmul>
 8002982:	4602      	mov	r2, r0
 8002984:	460b      	mov	r3, r1
 8002986:	4610      	mov	r0, r2
 8002988:	4619      	mov	r1, r3
			/ 2.5;
 800298a:	f04f 0200 	mov.w	r2, #0
 800298e:	4b0e      	ldr	r3, [pc, #56]	; (80029c8 <sensor_get_current+0xb0>)
 8002990:	f7fd ff00 	bl	8000794 <__aeabi_ddiv>
 8002994:	4602      	mov	r2, r0
 8002996:	460b      	mov	r3, r1
 8002998:	4610      	mov	r0, r2
 800299a:	4619      	mov	r1, r3
 800299c:	f7fd ffe2 	bl	8000964 <__aeabi_d2f>
 80029a0:	4603      	mov	r3, r0
 80029a2:	ee07 3a90 	vmov	s15, r3
}
 80029a6:	eeb0 0a67 	vmov.f32	s0, s15
 80029aa:	bd80      	pop	{r7, pc}
 80029ac:	f3af 8000 	nop.w
 80029b0:	66666666 	.word	0x66666666
 80029b4:	400a6666 	.word	0x400a6666
 80029b8:	147ae148 	.word	0x147ae148
 80029bc:	40a4b2ee 	.word	0x40a4b2ee
 80029c0:	2000084c 	.word	0x2000084c
 80029c4:	408f4000 	.word	0x408f4000
 80029c8:	40040000 	.word	0x40040000
 80029cc:	40140000 	.word	0x40140000

080029d0 <sensor_get_temperature>:

float sensor_get_temperature() {
 80029d0:	b480      	push	{r7}
 80029d2:	af00      	add	r7, sp, #0
	return ((float) adc_receive[4] * 330) / (4095);
 80029d4:	4b0a      	ldr	r3, [pc, #40]	; (8002a00 <sensor_get_temperature+0x30>)
 80029d6:	891b      	ldrh	r3, [r3, #8]
 80029d8:	ee07 3a90 	vmov	s15, r3
 80029dc:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80029e0:	ed9f 7a08 	vldr	s14, [pc, #32]	; 8002a04 <sensor_get_temperature+0x34>
 80029e4:	ee67 7a87 	vmul.f32	s15, s15, s14
 80029e8:	ed9f 7a07 	vldr	s14, [pc, #28]	; 8002a08 <sensor_get_temperature+0x38>
 80029ec:	eec7 6a87 	vdiv.f32	s13, s15, s14
 80029f0:	eef0 7a66 	vmov.f32	s15, s13
}
 80029f4:	eeb0 0a67 	vmov.f32	s0, s15
 80029f8:	46bd      	mov	sp, r7
 80029fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029fe:	4770      	bx	lr
 8002a00:	2000084c 	.word	0x2000084c
 8002a04:	43a50000 	.word	0x43a50000
 8002a08:	457ff000 	.word	0x457ff000

08002a0c <MX_SPI1_Init>:

SPI_HandleTypeDef hspi1;

/* SPI1 init function */
void MX_SPI1_Init(void)
{
 8002a0c:	b580      	push	{r7, lr}
 8002a0e:	af00      	add	r7, sp, #0
  /* USER CODE END SPI1_Init 0 */

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  hspi1.Instance = SPI1;
 8002a10:	4b17      	ldr	r3, [pc, #92]	; (8002a70 <MX_SPI1_Init+0x64>)
 8002a12:	4a18      	ldr	r2, [pc, #96]	; (8002a74 <MX_SPI1_Init+0x68>)
 8002a14:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8002a16:	4b16      	ldr	r3, [pc, #88]	; (8002a70 <MX_SPI1_Init+0x64>)
 8002a18:	f44f 7282 	mov.w	r2, #260	; 0x104
 8002a1c:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8002a1e:	4b14      	ldr	r3, [pc, #80]	; (8002a70 <MX_SPI1_Init+0x64>)
 8002a20:	2200      	movs	r2, #0
 8002a22:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8002a24:	4b12      	ldr	r3, [pc, #72]	; (8002a70 <MX_SPI1_Init+0x64>)
 8002a26:	2200      	movs	r2, #0
 8002a28:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8002a2a:	4b11      	ldr	r3, [pc, #68]	; (8002a70 <MX_SPI1_Init+0x64>)
 8002a2c:	2200      	movs	r2, #0
 8002a2e:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8002a30:	4b0f      	ldr	r3, [pc, #60]	; (8002a70 <MX_SPI1_Init+0x64>)
 8002a32:	2200      	movs	r2, #0
 8002a34:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8002a36:	4b0e      	ldr	r3, [pc, #56]	; (8002a70 <MX_SPI1_Init+0x64>)
 8002a38:	f44f 7200 	mov.w	r2, #512	; 0x200
 8002a3c:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8002a3e:	4b0c      	ldr	r3, [pc, #48]	; (8002a70 <MX_SPI1_Init+0x64>)
 8002a40:	2200      	movs	r2, #0
 8002a42:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8002a44:	4b0a      	ldr	r3, [pc, #40]	; (8002a70 <MX_SPI1_Init+0x64>)
 8002a46:	2200      	movs	r2, #0
 8002a48:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8002a4a:	4b09      	ldr	r3, [pc, #36]	; (8002a70 <MX_SPI1_Init+0x64>)
 8002a4c:	2200      	movs	r2, #0
 8002a4e:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8002a50:	4b07      	ldr	r3, [pc, #28]	; (8002a70 <MX_SPI1_Init+0x64>)
 8002a52:	2200      	movs	r2, #0
 8002a54:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 10;
 8002a56:	4b06      	ldr	r3, [pc, #24]	; (8002a70 <MX_SPI1_Init+0x64>)
 8002a58:	220a      	movs	r2, #10
 8002a5a:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8002a5c:	4804      	ldr	r0, [pc, #16]	; (8002a70 <MX_SPI1_Init+0x64>)
 8002a5e:	f002 fad7 	bl	8005010 <HAL_SPI_Init>
 8002a62:	4603      	mov	r3, r0
 8002a64:	2b00      	cmp	r3, #0
 8002a66:	d001      	beq.n	8002a6c <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 8002a68:	f7ff fcdc 	bl	8002424 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8002a6c:	bf00      	nop
 8002a6e:	bd80      	pop	{r7, pc}
 8002a70:	20000858 	.word	0x20000858
 8002a74:	40013000 	.word	0x40013000

08002a78 <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 8002a78:	b580      	push	{r7, lr}
 8002a7a:	b08a      	sub	sp, #40	; 0x28
 8002a7c:	af00      	add	r7, sp, #0
 8002a7e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002a80:	f107 0314 	add.w	r3, r7, #20
 8002a84:	2200      	movs	r2, #0
 8002a86:	601a      	str	r2, [r3, #0]
 8002a88:	605a      	str	r2, [r3, #4]
 8002a8a:	609a      	str	r2, [r3, #8]
 8002a8c:	60da      	str	r2, [r3, #12]
 8002a8e:	611a      	str	r2, [r3, #16]
  if(spiHandle->Instance==SPI1)
 8002a90:	687b      	ldr	r3, [r7, #4]
 8002a92:	681b      	ldr	r3, [r3, #0]
 8002a94:	4a19      	ldr	r2, [pc, #100]	; (8002afc <HAL_SPI_MspInit+0x84>)
 8002a96:	4293      	cmp	r3, r2
 8002a98:	d12b      	bne.n	8002af2 <HAL_SPI_MspInit+0x7a>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* SPI1 clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8002a9a:	2300      	movs	r3, #0
 8002a9c:	613b      	str	r3, [r7, #16]
 8002a9e:	4b18      	ldr	r3, [pc, #96]	; (8002b00 <HAL_SPI_MspInit+0x88>)
 8002aa0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002aa2:	4a17      	ldr	r2, [pc, #92]	; (8002b00 <HAL_SPI_MspInit+0x88>)
 8002aa4:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8002aa8:	6453      	str	r3, [r2, #68]	; 0x44
 8002aaa:	4b15      	ldr	r3, [pc, #84]	; (8002b00 <HAL_SPI_MspInit+0x88>)
 8002aac:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002aae:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002ab2:	613b      	str	r3, [r7, #16]
 8002ab4:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002ab6:	2300      	movs	r3, #0
 8002ab8:	60fb      	str	r3, [r7, #12]
 8002aba:	4b11      	ldr	r3, [pc, #68]	; (8002b00 <HAL_SPI_MspInit+0x88>)
 8002abc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002abe:	4a10      	ldr	r2, [pc, #64]	; (8002b00 <HAL_SPI_MspInit+0x88>)
 8002ac0:	f043 0302 	orr.w	r3, r3, #2
 8002ac4:	6313      	str	r3, [r2, #48]	; 0x30
 8002ac6:	4b0e      	ldr	r3, [pc, #56]	; (8002b00 <HAL_SPI_MspInit+0x88>)
 8002ac8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002aca:	f003 0302 	and.w	r3, r3, #2
 8002ace:	60fb      	str	r3, [r7, #12]
 8002ad0:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PB3     ------> SPI1_SCK
    PB4     ------> SPI1_MISO
    PB5     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_5;
 8002ad2:	2338      	movs	r3, #56	; 0x38
 8002ad4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002ad6:	2302      	movs	r3, #2
 8002ad8:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002ada:	2300      	movs	r3, #0
 8002adc:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002ade:	2303      	movs	r3, #3
 8002ae0:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8002ae2:	2305      	movs	r3, #5
 8002ae4:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002ae6:	f107 0314 	add.w	r3, r7, #20
 8002aea:	4619      	mov	r1, r3
 8002aec:	4805      	ldr	r0, [pc, #20]	; (8002b04 <HAL_SPI_MspInit+0x8c>)
 8002aee:	f001 fc81 	bl	80043f4 <HAL_GPIO_Init>

  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }
}
 8002af2:	bf00      	nop
 8002af4:	3728      	adds	r7, #40	; 0x28
 8002af6:	46bd      	mov	sp, r7
 8002af8:	bd80      	pop	{r7, pc}
 8002afa:	bf00      	nop
 8002afc:	40013000 	.word	0x40013000
 8002b00:	40023800 	.word	0x40023800
 8002b04:	40020400 	.word	0x40020400

08002b08 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002b08:	b480      	push	{r7}
 8002b0a:	b083      	sub	sp, #12
 8002b0c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002b0e:	2300      	movs	r3, #0
 8002b10:	607b      	str	r3, [r7, #4]
 8002b12:	4b10      	ldr	r3, [pc, #64]	; (8002b54 <HAL_MspInit+0x4c>)
 8002b14:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002b16:	4a0f      	ldr	r2, [pc, #60]	; (8002b54 <HAL_MspInit+0x4c>)
 8002b18:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002b1c:	6453      	str	r3, [r2, #68]	; 0x44
 8002b1e:	4b0d      	ldr	r3, [pc, #52]	; (8002b54 <HAL_MspInit+0x4c>)
 8002b20:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002b22:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002b26:	607b      	str	r3, [r7, #4]
 8002b28:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8002b2a:	2300      	movs	r3, #0
 8002b2c:	603b      	str	r3, [r7, #0]
 8002b2e:	4b09      	ldr	r3, [pc, #36]	; (8002b54 <HAL_MspInit+0x4c>)
 8002b30:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002b32:	4a08      	ldr	r2, [pc, #32]	; (8002b54 <HAL_MspInit+0x4c>)
 8002b34:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002b38:	6413      	str	r3, [r2, #64]	; 0x40
 8002b3a:	4b06      	ldr	r3, [pc, #24]	; (8002b54 <HAL_MspInit+0x4c>)
 8002b3c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002b3e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002b42:	603b      	str	r3, [r7, #0]
 8002b44:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002b46:	bf00      	nop
 8002b48:	370c      	adds	r7, #12
 8002b4a:	46bd      	mov	sp, r7
 8002b4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b50:	4770      	bx	lr
 8002b52:	bf00      	nop
 8002b54:	40023800 	.word	0x40023800

08002b58 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002b58:	b480      	push	{r7}
 8002b5a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8002b5c:	e7fe      	b.n	8002b5c <NMI_Handler+0x4>

08002b5e <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002b5e:	b480      	push	{r7}
 8002b60:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002b62:	e7fe      	b.n	8002b62 <HardFault_Handler+0x4>

08002b64 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002b64:	b480      	push	{r7}
 8002b66:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002b68:	e7fe      	b.n	8002b68 <MemManage_Handler+0x4>

08002b6a <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002b6a:	b480      	push	{r7}
 8002b6c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002b6e:	e7fe      	b.n	8002b6e <BusFault_Handler+0x4>

08002b70 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002b70:	b480      	push	{r7}
 8002b72:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002b74:	e7fe      	b.n	8002b74 <UsageFault_Handler+0x4>

08002b76 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8002b76:	b480      	push	{r7}
 8002b78:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8002b7a:	bf00      	nop
 8002b7c:	46bd      	mov	sp, r7
 8002b7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b82:	4770      	bx	lr

08002b84 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002b84:	b480      	push	{r7}
 8002b86:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002b88:	bf00      	nop
 8002b8a:	46bd      	mov	sp, r7
 8002b8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b90:	4770      	bx	lr

08002b92 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8002b92:	b480      	push	{r7}
 8002b94:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8002b96:	bf00      	nop
 8002b98:	46bd      	mov	sp, r7
 8002b9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b9e:	4770      	bx	lr

08002ba0 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8002ba0:	b580      	push	{r7, lr}
 8002ba2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8002ba4:	f000 fabc 	bl	8003120 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8002ba8:	bf00      	nop
 8002baa:	bd80      	pop	{r7, pc}

08002bac <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 8002bac:	b580      	push	{r7, lr}
 8002bae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 8002bb0:	4802      	ldr	r0, [pc, #8]	; (8002bbc <TIM3_IRQHandler+0x10>)
 8002bb2:	f002 ffc3 	bl	8005b3c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 8002bb6:	bf00      	nop
 8002bb8:	bd80      	pop	{r7, pc}
 8002bba:	bf00      	nop
 8002bbc:	200008b0 	.word	0x200008b0

08002bc0 <USART3_IRQHandler>:

/**
  * @brief This function handles USART3 global interrupt.
  */
void USART3_IRQHandler(void)
{
 8002bc0:	b580      	push	{r7, lr}
 8002bc2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART3_IRQn 0 */

  /* USER CODE END USART3_IRQn 0 */
  HAL_UART_IRQHandler(&huart3);
 8002bc4:	4802      	ldr	r0, [pc, #8]	; (8002bd0 <USART3_IRQHandler+0x10>)
 8002bc6:	f003 fc4b 	bl	8006460 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART3_IRQn 1 */

  /* USER CODE END USART3_IRQn 1 */
}
 8002bca:	bf00      	nop
 8002bcc:	bd80      	pop	{r7, pc}
 8002bce:	bf00      	nop
 8002bd0:	200009d8 	.word	0x200009d8

08002bd4 <DMA2_Stream0_IRQHandler>:

/**
  * @brief This function handles DMA2 stream0 global interrupt.
  */
void DMA2_Stream0_IRQHandler(void)
{
 8002bd4:	b580      	push	{r7, lr}
 8002bd6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream0_IRQn 0 */

  /* USER CODE END DMA2_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 8002bd8:	4802      	ldr	r0, [pc, #8]	; (8002be4 <DMA2_Stream0_IRQHandler+0x10>)
 8002bda:	f001 f9a1 	bl	8003f20 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream0_IRQn 1 */

  /* USER CODE END DMA2_Stream0_IRQn 1 */
}
 8002bde:	bf00      	nop
 8002be0:	bd80      	pop	{r7, pc}
 8002be2:	bf00      	nop
 8002be4:	200004b0 	.word	0x200004b0

08002be8 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8002be8:	b480      	push	{r7}
 8002bea:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8002bec:	4b06      	ldr	r3, [pc, #24]	; (8002c08 <SystemInit+0x20>)
 8002bee:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002bf2:	4a05      	ldr	r2, [pc, #20]	; (8002c08 <SystemInit+0x20>)
 8002bf4:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8002bf8:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8002bfc:	bf00      	nop
 8002bfe:	46bd      	mov	sp, r7
 8002c00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c04:	4770      	bx	lr
 8002c06:	bf00      	nop
 8002c08:	e000ed00 	.word	0xe000ed00

08002c0c <MX_TIM3_Init>:

TIM_HandleTypeDef htim3;

/* TIM3 init function */
void MX_TIM3_Init(void)
{
 8002c0c:	b580      	push	{r7, lr}
 8002c0e:	b086      	sub	sp, #24
 8002c10:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8002c12:	f107 0308 	add.w	r3, r7, #8
 8002c16:	2200      	movs	r2, #0
 8002c18:	601a      	str	r2, [r3, #0]
 8002c1a:	605a      	str	r2, [r3, #4]
 8002c1c:	609a      	str	r2, [r3, #8]
 8002c1e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002c20:	463b      	mov	r3, r7
 8002c22:	2200      	movs	r2, #0
 8002c24:	601a      	str	r2, [r3, #0]
 8002c26:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8002c28:	4b1d      	ldr	r3, [pc, #116]	; (8002ca0 <MX_TIM3_Init+0x94>)
 8002c2a:	4a1e      	ldr	r2, [pc, #120]	; (8002ca4 <MX_TIM3_Init+0x98>)
 8002c2c:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 839;
 8002c2e:	4b1c      	ldr	r3, [pc, #112]	; (8002ca0 <MX_TIM3_Init+0x94>)
 8002c30:	f240 3247 	movw	r2, #839	; 0x347
 8002c34:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002c36:	4b1a      	ldr	r3, [pc, #104]	; (8002ca0 <MX_TIM3_Init+0x94>)
 8002c38:	2200      	movs	r2, #0
 8002c3a:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 99;
 8002c3c:	4b18      	ldr	r3, [pc, #96]	; (8002ca0 <MX_TIM3_Init+0x94>)
 8002c3e:	2263      	movs	r2, #99	; 0x63
 8002c40:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002c42:	4b17      	ldr	r3, [pc, #92]	; (8002ca0 <MX_TIM3_Init+0x94>)
 8002c44:	2200      	movs	r2, #0
 8002c46:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002c48:	4b15      	ldr	r3, [pc, #84]	; (8002ca0 <MX_TIM3_Init+0x94>)
 8002c4a:	2200      	movs	r2, #0
 8002c4c:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8002c4e:	4814      	ldr	r0, [pc, #80]	; (8002ca0 <MX_TIM3_Init+0x94>)
 8002c50:	f002 feb4 	bl	80059bc <HAL_TIM_Base_Init>
 8002c54:	4603      	mov	r3, r0
 8002c56:	2b00      	cmp	r3, #0
 8002c58:	d001      	beq.n	8002c5e <MX_TIM3_Init+0x52>
  {
    Error_Handler();
 8002c5a:	f7ff fbe3 	bl	8002424 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002c5e:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002c62:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8002c64:	f107 0308 	add.w	r3, r7, #8
 8002c68:	4619      	mov	r1, r3
 8002c6a:	480d      	ldr	r0, [pc, #52]	; (8002ca0 <MX_TIM3_Init+0x94>)
 8002c6c:	f003 f856 	bl	8005d1c <HAL_TIM_ConfigClockSource>
 8002c70:	4603      	mov	r3, r0
 8002c72:	2b00      	cmp	r3, #0
 8002c74:	d001      	beq.n	8002c7a <MX_TIM3_Init+0x6e>
  {
    Error_Handler();
 8002c76:	f7ff fbd5 	bl	8002424 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002c7a:	2300      	movs	r3, #0
 8002c7c:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002c7e:	2300      	movs	r3, #0
 8002c80:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8002c82:	463b      	mov	r3, r7
 8002c84:	4619      	mov	r1, r3
 8002c86:	4806      	ldr	r0, [pc, #24]	; (8002ca0 <MX_TIM3_Init+0x94>)
 8002c88:	f003 fa7e 	bl	8006188 <HAL_TIMEx_MasterConfigSynchronization>
 8002c8c:	4603      	mov	r3, r0
 8002c8e:	2b00      	cmp	r3, #0
 8002c90:	d001      	beq.n	8002c96 <MX_TIM3_Init+0x8a>
  {
    Error_Handler();
 8002c92:	f7ff fbc7 	bl	8002424 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 8002c96:	bf00      	nop
 8002c98:	3718      	adds	r7, #24
 8002c9a:	46bd      	mov	sp, r7
 8002c9c:	bd80      	pop	{r7, pc}
 8002c9e:	bf00      	nop
 8002ca0:	200008b0 	.word	0x200008b0
 8002ca4:	40000400 	.word	0x40000400

08002ca8 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8002ca8:	b580      	push	{r7, lr}
 8002caa:	b084      	sub	sp, #16
 8002cac:	af00      	add	r7, sp, #0
 8002cae:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM3)
 8002cb0:	687b      	ldr	r3, [r7, #4]
 8002cb2:	681b      	ldr	r3, [r3, #0]
 8002cb4:	4a0e      	ldr	r2, [pc, #56]	; (8002cf0 <HAL_TIM_Base_MspInit+0x48>)
 8002cb6:	4293      	cmp	r3, r2
 8002cb8:	d115      	bne.n	8002ce6 <HAL_TIM_Base_MspInit+0x3e>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* TIM3 clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 8002cba:	2300      	movs	r3, #0
 8002cbc:	60fb      	str	r3, [r7, #12]
 8002cbe:	4b0d      	ldr	r3, [pc, #52]	; (8002cf4 <HAL_TIM_Base_MspInit+0x4c>)
 8002cc0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002cc2:	4a0c      	ldr	r2, [pc, #48]	; (8002cf4 <HAL_TIM_Base_MspInit+0x4c>)
 8002cc4:	f043 0302 	orr.w	r3, r3, #2
 8002cc8:	6413      	str	r3, [r2, #64]	; 0x40
 8002cca:	4b0a      	ldr	r3, [pc, #40]	; (8002cf4 <HAL_TIM_Base_MspInit+0x4c>)
 8002ccc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002cce:	f003 0302 	and.w	r3, r3, #2
 8002cd2:	60fb      	str	r3, [r7, #12]
 8002cd4:	68fb      	ldr	r3, [r7, #12]

    /* TIM3 interrupt Init */
    HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 8002cd6:	2200      	movs	r2, #0
 8002cd8:	2100      	movs	r1, #0
 8002cda:	201d      	movs	r0, #29
 8002cdc:	f000 ff51 	bl	8003b82 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 8002ce0:	201d      	movs	r0, #29
 8002ce2:	f000 ff6a 	bl	8003bba <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }
}
 8002ce6:	bf00      	nop
 8002ce8:	3710      	adds	r7, #16
 8002cea:	46bd      	mov	sp, r7
 8002cec:	bd80      	pop	{r7, pc}
 8002cee:	bf00      	nop
 8002cf0:	40000400 	.word	0x40000400
 8002cf4:	40023800 	.word	0x40023800

08002cf8 <setTimer>:
#include "timer.h"

struct TimerStruct timer[10];

void setTimer(int idx, int counter)
{
 8002cf8:	b480      	push	{r7}
 8002cfa:	b083      	sub	sp, #12
 8002cfc:	af00      	add	r7, sp, #0
 8002cfe:	6078      	str	r0, [r7, #4]
 8002d00:	6039      	str	r1, [r7, #0]
	timer[idx].counter = counter / TICK;
 8002d02:	4908      	ldr	r1, [pc, #32]	; (8002d24 <setTimer+0x2c>)
 8002d04:	687b      	ldr	r3, [r7, #4]
 8002d06:	683a      	ldr	r2, [r7, #0]
 8002d08:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
	timer[idx].flag = 0;
 8002d0c:	4a05      	ldr	r2, [pc, #20]	; (8002d24 <setTimer+0x2c>)
 8002d0e:	687b      	ldr	r3, [r7, #4]
 8002d10:	00db      	lsls	r3, r3, #3
 8002d12:	4413      	add	r3, r2
 8002d14:	2200      	movs	r2, #0
 8002d16:	605a      	str	r2, [r3, #4]
}
 8002d18:	bf00      	nop
 8002d1a:	370c      	adds	r7, #12
 8002d1c:	46bd      	mov	sp, r7
 8002d1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d22:	4770      	bx	lr
 8002d24:	200008f8 	.word	0x200008f8

08002d28 <timerRun>:

void timerRun()
{
 8002d28:	b480      	push	{r7}
 8002d2a:	b083      	sub	sp, #12
 8002d2c:	af00      	add	r7, sp, #0
	for (int i = 0; i < 10; ++i)
 8002d2e:	2300      	movs	r3, #0
 8002d30:	607b      	str	r3, [r7, #4]
 8002d32:	e01d      	b.n	8002d70 <timerRun+0x48>
	{
		if (timer[i].counter > 0)
 8002d34:	4a13      	ldr	r2, [pc, #76]	; (8002d84 <timerRun+0x5c>)
 8002d36:	687b      	ldr	r3, [r7, #4]
 8002d38:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8002d3c:	2b00      	cmp	r3, #0
 8002d3e:	dd14      	ble.n	8002d6a <timerRun+0x42>
		{
			--timer[i].counter;
 8002d40:	4a10      	ldr	r2, [pc, #64]	; (8002d84 <timerRun+0x5c>)
 8002d42:	687b      	ldr	r3, [r7, #4]
 8002d44:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8002d48:	1e5a      	subs	r2, r3, #1
 8002d4a:	490e      	ldr	r1, [pc, #56]	; (8002d84 <timerRun+0x5c>)
 8002d4c:	687b      	ldr	r3, [r7, #4]
 8002d4e:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
			if (timer[i].counter <= 0)
 8002d52:	4a0c      	ldr	r2, [pc, #48]	; (8002d84 <timerRun+0x5c>)
 8002d54:	687b      	ldr	r3, [r7, #4]
 8002d56:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8002d5a:	2b00      	cmp	r3, #0
 8002d5c:	dc05      	bgt.n	8002d6a <timerRun+0x42>
			{
				timer[i].flag = 1;
 8002d5e:	4a09      	ldr	r2, [pc, #36]	; (8002d84 <timerRun+0x5c>)
 8002d60:	687b      	ldr	r3, [r7, #4]
 8002d62:	00db      	lsls	r3, r3, #3
 8002d64:	4413      	add	r3, r2
 8002d66:	2201      	movs	r2, #1
 8002d68:	605a      	str	r2, [r3, #4]
	for (int i = 0; i < 10; ++i)
 8002d6a:	687b      	ldr	r3, [r7, #4]
 8002d6c:	3301      	adds	r3, #1
 8002d6e:	607b      	str	r3, [r7, #4]
 8002d70:	687b      	ldr	r3, [r7, #4]
 8002d72:	2b09      	cmp	r3, #9
 8002d74:	ddde      	ble.n	8002d34 <timerRun+0xc>
			}
		}
	}
}
 8002d76:	bf00      	nop
 8002d78:	bf00      	nop
 8002d7a:	370c      	adds	r7, #12
 8002d7c:	46bd      	mov	sp, r7
 8002d7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d82:	4770      	bx	lr
 8002d84:	200008f8 	.word	0x200008f8

08002d88 <isFlag>:

int isFlag(int idx)
{
 8002d88:	b480      	push	{r7}
 8002d8a:	b083      	sub	sp, #12
 8002d8c:	af00      	add	r7, sp, #0
 8002d8e:	6078      	str	r0, [r7, #4]
	if (timer[idx].flag)
 8002d90:	4a07      	ldr	r2, [pc, #28]	; (8002db0 <isFlag+0x28>)
 8002d92:	687b      	ldr	r3, [r7, #4]
 8002d94:	00db      	lsls	r3, r3, #3
 8002d96:	4413      	add	r3, r2
 8002d98:	685b      	ldr	r3, [r3, #4]
 8002d9a:	2b00      	cmp	r3, #0
 8002d9c:	d001      	beq.n	8002da2 <isFlag+0x1a>
	{
		return 1;
 8002d9e:	2301      	movs	r3, #1
 8002da0:	e000      	b.n	8002da4 <isFlag+0x1c>
	}
	return 0;
 8002da2:	2300      	movs	r3, #0
}
 8002da4:	4618      	mov	r0, r3
 8002da6:	370c      	adds	r7, #12
 8002da8:	46bd      	mov	sp, r7
 8002daa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002dae:	4770      	bx	lr
 8002db0:	200008f8 	.word	0x200008f8

08002db4 <MX_USART1_UART_Init>:
UART_HandleTypeDef huart3;

/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 8002db4:	b580      	push	{r7, lr}
 8002db6:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8002db8:	4b11      	ldr	r3, [pc, #68]	; (8002e00 <MX_USART1_UART_Init+0x4c>)
 8002dba:	4a12      	ldr	r2, [pc, #72]	; (8002e04 <MX_USART1_UART_Init+0x50>)
 8002dbc:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 9600;
 8002dbe:	4b10      	ldr	r3, [pc, #64]	; (8002e00 <MX_USART1_UART_Init+0x4c>)
 8002dc0:	f44f 5216 	mov.w	r2, #9600	; 0x2580
 8002dc4:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8002dc6:	4b0e      	ldr	r3, [pc, #56]	; (8002e00 <MX_USART1_UART_Init+0x4c>)
 8002dc8:	2200      	movs	r2, #0
 8002dca:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8002dcc:	4b0c      	ldr	r3, [pc, #48]	; (8002e00 <MX_USART1_UART_Init+0x4c>)
 8002dce:	2200      	movs	r2, #0
 8002dd0:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8002dd2:	4b0b      	ldr	r3, [pc, #44]	; (8002e00 <MX_USART1_UART_Init+0x4c>)
 8002dd4:	2200      	movs	r2, #0
 8002dd6:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8002dd8:	4b09      	ldr	r3, [pc, #36]	; (8002e00 <MX_USART1_UART_Init+0x4c>)
 8002dda:	220c      	movs	r2, #12
 8002ddc:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002dde:	4b08      	ldr	r3, [pc, #32]	; (8002e00 <MX_USART1_UART_Init+0x4c>)
 8002de0:	2200      	movs	r2, #0
 8002de2:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8002de4:	4b06      	ldr	r3, [pc, #24]	; (8002e00 <MX_USART1_UART_Init+0x4c>)
 8002de6:	2200      	movs	r2, #0
 8002de8:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8002dea:	4805      	ldr	r0, [pc, #20]	; (8002e00 <MX_USART1_UART_Init+0x4c>)
 8002dec:	f003 fa5c 	bl	80062a8 <HAL_UART_Init>
 8002df0:	4603      	mov	r3, r0
 8002df2:	2b00      	cmp	r3, #0
 8002df4:	d001      	beq.n	8002dfa <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 8002df6:	f7ff fb15 	bl	8002424 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8002dfa:	bf00      	nop
 8002dfc:	bd80      	pop	{r7, pc}
 8002dfe:	bf00      	nop
 8002e00:	20000948 	.word	0x20000948
 8002e04:	40011000 	.word	0x40011000

08002e08 <MX_USART2_UART_Init>:
/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 8002e08:	b580      	push	{r7, lr}
 8002e0a:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8002e0c:	4b11      	ldr	r3, [pc, #68]	; (8002e54 <MX_USART2_UART_Init+0x4c>)
 8002e0e:	4a12      	ldr	r2, [pc, #72]	; (8002e58 <MX_USART2_UART_Init+0x50>)
 8002e10:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8002e12:	4b10      	ldr	r3, [pc, #64]	; (8002e54 <MX_USART2_UART_Init+0x4c>)
 8002e14:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8002e18:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8002e1a:	4b0e      	ldr	r3, [pc, #56]	; (8002e54 <MX_USART2_UART_Init+0x4c>)
 8002e1c:	2200      	movs	r2, #0
 8002e1e:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8002e20:	4b0c      	ldr	r3, [pc, #48]	; (8002e54 <MX_USART2_UART_Init+0x4c>)
 8002e22:	2200      	movs	r2, #0
 8002e24:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8002e26:	4b0b      	ldr	r3, [pc, #44]	; (8002e54 <MX_USART2_UART_Init+0x4c>)
 8002e28:	2200      	movs	r2, #0
 8002e2a:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8002e2c:	4b09      	ldr	r3, [pc, #36]	; (8002e54 <MX_USART2_UART_Init+0x4c>)
 8002e2e:	220c      	movs	r2, #12
 8002e30:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002e32:	4b08      	ldr	r3, [pc, #32]	; (8002e54 <MX_USART2_UART_Init+0x4c>)
 8002e34:	2200      	movs	r2, #0
 8002e36:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8002e38:	4b06      	ldr	r3, [pc, #24]	; (8002e54 <MX_USART2_UART_Init+0x4c>)
 8002e3a:	2200      	movs	r2, #0
 8002e3c:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8002e3e:	4805      	ldr	r0, [pc, #20]	; (8002e54 <MX_USART2_UART_Init+0x4c>)
 8002e40:	f003 fa32 	bl	80062a8 <HAL_UART_Init>
 8002e44:	4603      	mov	r3, r0
 8002e46:	2b00      	cmp	r3, #0
 8002e48:	d001      	beq.n	8002e4e <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 8002e4a:	f7ff faeb 	bl	8002424 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8002e4e:	bf00      	nop
 8002e50:	bd80      	pop	{r7, pc}
 8002e52:	bf00      	nop
 8002e54:	20000990 	.word	0x20000990
 8002e58:	40004400 	.word	0x40004400

08002e5c <MX_USART3_UART_Init>:
/* USART3 init function */

void MX_USART3_UART_Init(void)
{
 8002e5c:	b580      	push	{r7, lr}
 8002e5e:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8002e60:	4b11      	ldr	r3, [pc, #68]	; (8002ea8 <MX_USART3_UART_Init+0x4c>)
 8002e62:	4a12      	ldr	r2, [pc, #72]	; (8002eac <MX_USART3_UART_Init+0x50>)
 8002e64:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 9600;
 8002e66:	4b10      	ldr	r3, [pc, #64]	; (8002ea8 <MX_USART3_UART_Init+0x4c>)
 8002e68:	f44f 5216 	mov.w	r2, #9600	; 0x2580
 8002e6c:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8002e6e:	4b0e      	ldr	r3, [pc, #56]	; (8002ea8 <MX_USART3_UART_Init+0x4c>)
 8002e70:	2200      	movs	r2, #0
 8002e72:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8002e74:	4b0c      	ldr	r3, [pc, #48]	; (8002ea8 <MX_USART3_UART_Init+0x4c>)
 8002e76:	2200      	movs	r2, #0
 8002e78:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 8002e7a:	4b0b      	ldr	r3, [pc, #44]	; (8002ea8 <MX_USART3_UART_Init+0x4c>)
 8002e7c:	2200      	movs	r2, #0
 8002e7e:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8002e80:	4b09      	ldr	r3, [pc, #36]	; (8002ea8 <MX_USART3_UART_Init+0x4c>)
 8002e82:	220c      	movs	r2, #12
 8002e84:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002e86:	4b08      	ldr	r3, [pc, #32]	; (8002ea8 <MX_USART3_UART_Init+0x4c>)
 8002e88:	2200      	movs	r2, #0
 8002e8a:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8002e8c:	4b06      	ldr	r3, [pc, #24]	; (8002ea8 <MX_USART3_UART_Init+0x4c>)
 8002e8e:	2200      	movs	r2, #0
 8002e90:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8002e92:	4805      	ldr	r0, [pc, #20]	; (8002ea8 <MX_USART3_UART_Init+0x4c>)
 8002e94:	f003 fa08 	bl	80062a8 <HAL_UART_Init>
 8002e98:	4603      	mov	r3, r0
 8002e9a:	2b00      	cmp	r3, #0
 8002e9c:	d001      	beq.n	8002ea2 <MX_USART3_UART_Init+0x46>
  {
    Error_Handler();
 8002e9e:	f7ff fac1 	bl	8002424 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 8002ea2:	bf00      	nop
 8002ea4:	bd80      	pop	{r7, pc}
 8002ea6:	bf00      	nop
 8002ea8:	200009d8 	.word	0x200009d8
 8002eac:	40004800 	.word	0x40004800

08002eb0 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8002eb0:	b580      	push	{r7, lr}
 8002eb2:	b08e      	sub	sp, #56	; 0x38
 8002eb4:	af00      	add	r7, sp, #0
 8002eb6:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002eb8:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002ebc:	2200      	movs	r2, #0
 8002ebe:	601a      	str	r2, [r3, #0]
 8002ec0:	605a      	str	r2, [r3, #4]
 8002ec2:	609a      	str	r2, [r3, #8]
 8002ec4:	60da      	str	r2, [r3, #12]
 8002ec6:	611a      	str	r2, [r3, #16]
  if(uartHandle->Instance==USART1)
 8002ec8:	687b      	ldr	r3, [r7, #4]
 8002eca:	681b      	ldr	r3, [r3, #0]
 8002ecc:	4a50      	ldr	r2, [pc, #320]	; (8003010 <HAL_UART_MspInit+0x160>)
 8002ece:	4293      	cmp	r3, r2
 8002ed0:	d12d      	bne.n	8002f2e <HAL_UART_MspInit+0x7e>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* USART1 clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8002ed2:	2300      	movs	r3, #0
 8002ed4:	623b      	str	r3, [r7, #32]
 8002ed6:	4b4f      	ldr	r3, [pc, #316]	; (8003014 <HAL_UART_MspInit+0x164>)
 8002ed8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002eda:	4a4e      	ldr	r2, [pc, #312]	; (8003014 <HAL_UART_MspInit+0x164>)
 8002edc:	f043 0310 	orr.w	r3, r3, #16
 8002ee0:	6453      	str	r3, [r2, #68]	; 0x44
 8002ee2:	4b4c      	ldr	r3, [pc, #304]	; (8003014 <HAL_UART_MspInit+0x164>)
 8002ee4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002ee6:	f003 0310 	and.w	r3, r3, #16
 8002eea:	623b      	str	r3, [r7, #32]
 8002eec:	6a3b      	ldr	r3, [r7, #32]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002eee:	2300      	movs	r3, #0
 8002ef0:	61fb      	str	r3, [r7, #28]
 8002ef2:	4b48      	ldr	r3, [pc, #288]	; (8003014 <HAL_UART_MspInit+0x164>)
 8002ef4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002ef6:	4a47      	ldr	r2, [pc, #284]	; (8003014 <HAL_UART_MspInit+0x164>)
 8002ef8:	f043 0301 	orr.w	r3, r3, #1
 8002efc:	6313      	str	r3, [r2, #48]	; 0x30
 8002efe:	4b45      	ldr	r3, [pc, #276]	; (8003014 <HAL_UART_MspInit+0x164>)
 8002f00:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002f02:	f003 0301 	and.w	r3, r3, #1
 8002f06:	61fb      	str	r3, [r7, #28]
 8002f08:	69fb      	ldr	r3, [r7, #28]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 8002f0a:	f44f 63c0 	mov.w	r3, #1536	; 0x600
 8002f0e:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002f10:	2302      	movs	r3, #2
 8002f12:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002f14:	2300      	movs	r3, #0
 8002f16:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002f18:	2303      	movs	r3, #3
 8002f1a:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8002f1c:	2307      	movs	r3, #7
 8002f1e:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002f20:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002f24:	4619      	mov	r1, r3
 8002f26:	483c      	ldr	r0, [pc, #240]	; (8003018 <HAL_UART_MspInit+0x168>)
 8002f28:	f001 fa64 	bl	80043f4 <HAL_GPIO_Init>
    HAL_NVIC_EnableIRQ(USART3_IRQn);
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }
}
 8002f2c:	e06b      	b.n	8003006 <HAL_UART_MspInit+0x156>
  else if(uartHandle->Instance==USART2)
 8002f2e:	687b      	ldr	r3, [r7, #4]
 8002f30:	681b      	ldr	r3, [r3, #0]
 8002f32:	4a3a      	ldr	r2, [pc, #232]	; (800301c <HAL_UART_MspInit+0x16c>)
 8002f34:	4293      	cmp	r3, r2
 8002f36:	d12c      	bne.n	8002f92 <HAL_UART_MspInit+0xe2>
    __HAL_RCC_USART2_CLK_ENABLE();
 8002f38:	2300      	movs	r3, #0
 8002f3a:	61bb      	str	r3, [r7, #24]
 8002f3c:	4b35      	ldr	r3, [pc, #212]	; (8003014 <HAL_UART_MspInit+0x164>)
 8002f3e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002f40:	4a34      	ldr	r2, [pc, #208]	; (8003014 <HAL_UART_MspInit+0x164>)
 8002f42:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002f46:	6413      	str	r3, [r2, #64]	; 0x40
 8002f48:	4b32      	ldr	r3, [pc, #200]	; (8003014 <HAL_UART_MspInit+0x164>)
 8002f4a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002f4c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002f50:	61bb      	str	r3, [r7, #24]
 8002f52:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002f54:	2300      	movs	r3, #0
 8002f56:	617b      	str	r3, [r7, #20]
 8002f58:	4b2e      	ldr	r3, [pc, #184]	; (8003014 <HAL_UART_MspInit+0x164>)
 8002f5a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002f5c:	4a2d      	ldr	r2, [pc, #180]	; (8003014 <HAL_UART_MspInit+0x164>)
 8002f5e:	f043 0301 	orr.w	r3, r3, #1
 8002f62:	6313      	str	r3, [r2, #48]	; 0x30
 8002f64:	4b2b      	ldr	r3, [pc, #172]	; (8003014 <HAL_UART_MspInit+0x164>)
 8002f66:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002f68:	f003 0301 	and.w	r3, r3, #1
 8002f6c:	617b      	str	r3, [r7, #20]
 8002f6e:	697b      	ldr	r3, [r7, #20]
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8002f70:	230c      	movs	r3, #12
 8002f72:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002f74:	2302      	movs	r3, #2
 8002f76:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002f78:	2300      	movs	r3, #0
 8002f7a:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002f7c:	2303      	movs	r3, #3
 8002f7e:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8002f80:	2307      	movs	r3, #7
 8002f82:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002f84:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002f88:	4619      	mov	r1, r3
 8002f8a:	4823      	ldr	r0, [pc, #140]	; (8003018 <HAL_UART_MspInit+0x168>)
 8002f8c:	f001 fa32 	bl	80043f4 <HAL_GPIO_Init>
}
 8002f90:	e039      	b.n	8003006 <HAL_UART_MspInit+0x156>
  else if(uartHandle->Instance==USART3)
 8002f92:	687b      	ldr	r3, [r7, #4]
 8002f94:	681b      	ldr	r3, [r3, #0]
 8002f96:	4a22      	ldr	r2, [pc, #136]	; (8003020 <HAL_UART_MspInit+0x170>)
 8002f98:	4293      	cmp	r3, r2
 8002f9a:	d134      	bne.n	8003006 <HAL_UART_MspInit+0x156>
    __HAL_RCC_USART3_CLK_ENABLE();
 8002f9c:	2300      	movs	r3, #0
 8002f9e:	613b      	str	r3, [r7, #16]
 8002fa0:	4b1c      	ldr	r3, [pc, #112]	; (8003014 <HAL_UART_MspInit+0x164>)
 8002fa2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002fa4:	4a1b      	ldr	r2, [pc, #108]	; (8003014 <HAL_UART_MspInit+0x164>)
 8002fa6:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8002faa:	6413      	str	r3, [r2, #64]	; 0x40
 8002fac:	4b19      	ldr	r3, [pc, #100]	; (8003014 <HAL_UART_MspInit+0x164>)
 8002fae:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002fb0:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8002fb4:	613b      	str	r3, [r7, #16]
 8002fb6:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8002fb8:	2300      	movs	r3, #0
 8002fba:	60fb      	str	r3, [r7, #12]
 8002fbc:	4b15      	ldr	r3, [pc, #84]	; (8003014 <HAL_UART_MspInit+0x164>)
 8002fbe:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002fc0:	4a14      	ldr	r2, [pc, #80]	; (8003014 <HAL_UART_MspInit+0x164>)
 8002fc2:	f043 0304 	orr.w	r3, r3, #4
 8002fc6:	6313      	str	r3, [r2, #48]	; 0x30
 8002fc8:	4b12      	ldr	r3, [pc, #72]	; (8003014 <HAL_UART_MspInit+0x164>)
 8002fca:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002fcc:	f003 0304 	and.w	r3, r3, #4
 8002fd0:	60fb      	str	r3, [r7, #12]
 8002fd2:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 8002fd4:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 8002fd8:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002fda:	2302      	movs	r3, #2
 8002fdc:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002fde:	2300      	movs	r3, #0
 8002fe0:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002fe2:	2303      	movs	r3, #3
 8002fe4:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8002fe6:	2307      	movs	r3, #7
 8002fe8:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002fea:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002fee:	4619      	mov	r1, r3
 8002ff0:	480c      	ldr	r0, [pc, #48]	; (8003024 <HAL_UART_MspInit+0x174>)
 8002ff2:	f001 f9ff 	bl	80043f4 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(USART3_IRQn, 0, 0);
 8002ff6:	2200      	movs	r2, #0
 8002ff8:	2100      	movs	r1, #0
 8002ffa:	2027      	movs	r0, #39	; 0x27
 8002ffc:	f000 fdc1 	bl	8003b82 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART3_IRQn);
 8003000:	2027      	movs	r0, #39	; 0x27
 8003002:	f000 fdda 	bl	8003bba <HAL_NVIC_EnableIRQ>
}
 8003006:	bf00      	nop
 8003008:	3738      	adds	r7, #56	; 0x38
 800300a:	46bd      	mov	sp, r7
 800300c:	bd80      	pop	{r7, pc}
 800300e:	bf00      	nop
 8003010:	40011000 	.word	0x40011000
 8003014:	40023800 	.word	0x40023800
 8003018:	40020000 	.word	0x40020000
 800301c:	40004400 	.word	0x40004400
 8003020:	40004800 	.word	0x40004800
 8003024:	40020800 	.word	0x40020800

08003028 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 8003028:	f8df d034 	ldr.w	sp, [pc, #52]	; 8003060 <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 800302c:	f7ff fddc 	bl	8002be8 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8003030:	480c      	ldr	r0, [pc, #48]	; (8003064 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8003032:	490d      	ldr	r1, [pc, #52]	; (8003068 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8003034:	4a0d      	ldr	r2, [pc, #52]	; (800306c <LoopFillZerobss+0x1a>)
  movs r3, #0
 8003036:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8003038:	e002      	b.n	8003040 <LoopCopyDataInit>

0800303a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800303a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800303c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800303e:	3304      	adds	r3, #4

08003040 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8003040:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8003042:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8003044:	d3f9      	bcc.n	800303a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8003046:	4a0a      	ldr	r2, [pc, #40]	; (8003070 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8003048:	4c0a      	ldr	r4, [pc, #40]	; (8003074 <LoopFillZerobss+0x22>)
  movs r3, #0
 800304a:	2300      	movs	r3, #0
  b LoopFillZerobss
 800304c:	e001      	b.n	8003052 <LoopFillZerobss>

0800304e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800304e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8003050:	3204      	adds	r2, #4

08003052 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8003052:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8003054:	d3fb      	bcc.n	800304e <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8003056:	f004 fa09 	bl	800746c <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800305a:	f7ff f877 	bl	800214c <main>
  bx  lr    
 800305e:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8003060:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8003064:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8003068:	20000230 	.word	0x20000230
  ldr r2, =_sidata
 800306c:	0800a4bc 	.word	0x0800a4bc
  ldr r2, =_sbss
 8003070:	20000230 	.word	0x20000230
  ldr r4, =_ebss
 8003074:	20000a24 	.word	0x20000a24

08003078 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8003078:	e7fe      	b.n	8003078 <ADC_IRQHandler>
	...

0800307c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800307c:	b580      	push	{r7, lr}
 800307e:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8003080:	4b0e      	ldr	r3, [pc, #56]	; (80030bc <HAL_Init+0x40>)
 8003082:	681b      	ldr	r3, [r3, #0]
 8003084:	4a0d      	ldr	r2, [pc, #52]	; (80030bc <HAL_Init+0x40>)
 8003086:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800308a:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 800308c:	4b0b      	ldr	r3, [pc, #44]	; (80030bc <HAL_Init+0x40>)
 800308e:	681b      	ldr	r3, [r3, #0]
 8003090:	4a0a      	ldr	r2, [pc, #40]	; (80030bc <HAL_Init+0x40>)
 8003092:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8003096:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8003098:	4b08      	ldr	r3, [pc, #32]	; (80030bc <HAL_Init+0x40>)
 800309a:	681b      	ldr	r3, [r3, #0]
 800309c:	4a07      	ldr	r2, [pc, #28]	; (80030bc <HAL_Init+0x40>)
 800309e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80030a2:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80030a4:	2003      	movs	r0, #3
 80030a6:	f000 fd61 	bl	8003b6c <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80030aa:	200f      	movs	r0, #15
 80030ac:	f000 f808 	bl	80030c0 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80030b0:	f7ff fd2a 	bl	8002b08 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80030b4:	2300      	movs	r3, #0
}
 80030b6:	4618      	mov	r0, r3
 80030b8:	bd80      	pop	{r7, pc}
 80030ba:	bf00      	nop
 80030bc:	40023c00 	.word	0x40023c00

080030c0 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80030c0:	b580      	push	{r7, lr}
 80030c2:	b082      	sub	sp, #8
 80030c4:	af00      	add	r7, sp, #0
 80030c6:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80030c8:	4b12      	ldr	r3, [pc, #72]	; (8003114 <HAL_InitTick+0x54>)
 80030ca:	681a      	ldr	r2, [r3, #0]
 80030cc:	4b12      	ldr	r3, [pc, #72]	; (8003118 <HAL_InitTick+0x58>)
 80030ce:	781b      	ldrb	r3, [r3, #0]
 80030d0:	4619      	mov	r1, r3
 80030d2:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80030d6:	fbb3 f3f1 	udiv	r3, r3, r1
 80030da:	fbb2 f3f3 	udiv	r3, r2, r3
 80030de:	4618      	mov	r0, r3
 80030e0:	f000 fd79 	bl	8003bd6 <HAL_SYSTICK_Config>
 80030e4:	4603      	mov	r3, r0
 80030e6:	2b00      	cmp	r3, #0
 80030e8:	d001      	beq.n	80030ee <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80030ea:	2301      	movs	r3, #1
 80030ec:	e00e      	b.n	800310c <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80030ee:	687b      	ldr	r3, [r7, #4]
 80030f0:	2b0f      	cmp	r3, #15
 80030f2:	d80a      	bhi.n	800310a <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80030f4:	2200      	movs	r2, #0
 80030f6:	6879      	ldr	r1, [r7, #4]
 80030f8:	f04f 30ff 	mov.w	r0, #4294967295
 80030fc:	f000 fd41 	bl	8003b82 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8003100:	4a06      	ldr	r2, [pc, #24]	; (800311c <HAL_InitTick+0x5c>)
 8003102:	687b      	ldr	r3, [r7, #4]
 8003104:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8003106:	2300      	movs	r3, #0
 8003108:	e000      	b.n	800310c <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800310a:	2301      	movs	r3, #1
}
 800310c:	4618      	mov	r0, r3
 800310e:	3708      	adds	r7, #8
 8003110:	46bd      	mov	sp, r7
 8003112:	bd80      	pop	{r7, pc}
 8003114:	20000224 	.word	0x20000224
 8003118:	2000022c 	.word	0x2000022c
 800311c:	20000228 	.word	0x20000228

08003120 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8003120:	b480      	push	{r7}
 8003122:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8003124:	4b06      	ldr	r3, [pc, #24]	; (8003140 <HAL_IncTick+0x20>)
 8003126:	781b      	ldrb	r3, [r3, #0]
 8003128:	461a      	mov	r2, r3
 800312a:	4b06      	ldr	r3, [pc, #24]	; (8003144 <HAL_IncTick+0x24>)
 800312c:	681b      	ldr	r3, [r3, #0]
 800312e:	4413      	add	r3, r2
 8003130:	4a04      	ldr	r2, [pc, #16]	; (8003144 <HAL_IncTick+0x24>)
 8003132:	6013      	str	r3, [r2, #0]
}
 8003134:	bf00      	nop
 8003136:	46bd      	mov	sp, r7
 8003138:	f85d 7b04 	ldr.w	r7, [sp], #4
 800313c:	4770      	bx	lr
 800313e:	bf00      	nop
 8003140:	2000022c 	.word	0x2000022c
 8003144:	20000a20 	.word	0x20000a20

08003148 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8003148:	b480      	push	{r7}
 800314a:	af00      	add	r7, sp, #0
  return uwTick;
 800314c:	4b03      	ldr	r3, [pc, #12]	; (800315c <HAL_GetTick+0x14>)
 800314e:	681b      	ldr	r3, [r3, #0]
}
 8003150:	4618      	mov	r0, r3
 8003152:	46bd      	mov	sp, r7
 8003154:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003158:	4770      	bx	lr
 800315a:	bf00      	nop
 800315c:	20000a20 	.word	0x20000a20

08003160 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8003160:	b580      	push	{r7, lr}
 8003162:	b084      	sub	sp, #16
 8003164:	af00      	add	r7, sp, #0
 8003166:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8003168:	f7ff ffee 	bl	8003148 <HAL_GetTick>
 800316c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800316e:	687b      	ldr	r3, [r7, #4]
 8003170:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8003172:	68fb      	ldr	r3, [r7, #12]
 8003174:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003178:	d005      	beq.n	8003186 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800317a:	4b0a      	ldr	r3, [pc, #40]	; (80031a4 <HAL_Delay+0x44>)
 800317c:	781b      	ldrb	r3, [r3, #0]
 800317e:	461a      	mov	r2, r3
 8003180:	68fb      	ldr	r3, [r7, #12]
 8003182:	4413      	add	r3, r2
 8003184:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8003186:	bf00      	nop
 8003188:	f7ff ffde 	bl	8003148 <HAL_GetTick>
 800318c:	4602      	mov	r2, r0
 800318e:	68bb      	ldr	r3, [r7, #8]
 8003190:	1ad3      	subs	r3, r2, r3
 8003192:	68fa      	ldr	r2, [r7, #12]
 8003194:	429a      	cmp	r2, r3
 8003196:	d8f7      	bhi.n	8003188 <HAL_Delay+0x28>
  {
  }
}
 8003198:	bf00      	nop
 800319a:	bf00      	nop
 800319c:	3710      	adds	r7, #16
 800319e:	46bd      	mov	sp, r7
 80031a0:	bd80      	pop	{r7, pc}
 80031a2:	bf00      	nop
 80031a4:	2000022c 	.word	0x2000022c

080031a8 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 80031a8:	b580      	push	{r7, lr}
 80031aa:	b084      	sub	sp, #16
 80031ac:	af00      	add	r7, sp, #0
 80031ae:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80031b0:	2300      	movs	r3, #0
 80031b2:	73fb      	strb	r3, [r7, #15]

  /* Check ADC handle */
  if (hadc == NULL)
 80031b4:	687b      	ldr	r3, [r7, #4]
 80031b6:	2b00      	cmp	r3, #0
 80031b8:	d101      	bne.n	80031be <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 80031ba:	2301      	movs	r3, #1
 80031bc:	e033      	b.n	8003226 <HAL_ADC_Init+0x7e>
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }

  if (hadc->State == HAL_ADC_STATE_RESET)
 80031be:	687b      	ldr	r3, [r7, #4]
 80031c0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80031c2:	2b00      	cmp	r3, #0
 80031c4:	d109      	bne.n	80031da <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 80031c6:	6878      	ldr	r0, [r7, #4]
 80031c8:	f7fd ff8c 	bl	80010e4 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 80031cc:	687b      	ldr	r3, [r7, #4]
 80031ce:	2200      	movs	r2, #0
 80031d0:	645a      	str	r2, [r3, #68]	; 0x44

    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 80031d2:	687b      	ldr	r3, [r7, #4]
 80031d4:	2200      	movs	r2, #0
 80031d6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  }

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 80031da:	687b      	ldr	r3, [r7, #4]
 80031dc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80031de:	f003 0310 	and.w	r3, r3, #16
 80031e2:	2b00      	cmp	r3, #0
 80031e4:	d118      	bne.n	8003218 <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80031e6:	687b      	ldr	r3, [r7, #4]
 80031e8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80031ea:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 80031ee:	f023 0302 	bic.w	r3, r3, #2
 80031f2:	f043 0202 	orr.w	r2, r3, #2
 80031f6:	687b      	ldr	r3, [r7, #4]
 80031f8:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);

    /* Set ADC parameters */
    ADC_Init(hadc);
 80031fa:	6878      	ldr	r0, [r7, #4]
 80031fc:	f000 fa68 	bl	80036d0 <ADC_Init>

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8003200:	687b      	ldr	r3, [r7, #4]
 8003202:	2200      	movs	r2, #0
 8003204:	645a      	str	r2, [r3, #68]	; 0x44

    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8003206:	687b      	ldr	r3, [r7, #4]
 8003208:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800320a:	f023 0303 	bic.w	r3, r3, #3
 800320e:	f043 0201 	orr.w	r2, r3, #1
 8003212:	687b      	ldr	r3, [r7, #4]
 8003214:	641a      	str	r2, [r3, #64]	; 0x40
 8003216:	e001      	b.n	800321c <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8003218:	2301      	movs	r3, #1
 800321a:	73fb      	strb	r3, [r7, #15]
  }

  /* Release Lock */
  __HAL_UNLOCK(hadc);
 800321c:	687b      	ldr	r3, [r7, #4]
 800321e:	2200      	movs	r2, #0
 8003220:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Return function status */
  return tmp_hal_status;
 8003224:	7bfb      	ldrb	r3, [r7, #15]
}
 8003226:	4618      	mov	r0, r3
 8003228:	3710      	adds	r7, #16
 800322a:	46bd      	mov	sp, r7
 800322c:	bd80      	pop	{r7, pc}
	...

08003230 <HAL_ADC_Start_DMA>:
  * @param  pData The destination Buffer address.
  * @param  Length The length of data to be transferred from ADC peripheral to memory.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef *hadc, uint32_t *pData, uint32_t Length)
{
 8003230:	b580      	push	{r7, lr}
 8003232:	b086      	sub	sp, #24
 8003234:	af00      	add	r7, sp, #0
 8003236:	60f8      	str	r0, [r7, #12]
 8003238:	60b9      	str	r1, [r7, #8]
 800323a:	607a      	str	r2, [r7, #4]
  __IO uint32_t counter = 0U;
 800323c:	2300      	movs	r3, #0
 800323e:	613b      	str	r3, [r7, #16]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));

  /* Process locked */
  __HAL_LOCK(hadc);
 8003240:	68fb      	ldr	r3, [r7, #12]
 8003242:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003246:	2b01      	cmp	r3, #1
 8003248:	d101      	bne.n	800324e <HAL_ADC_Start_DMA+0x1e>
 800324a:	2302      	movs	r3, #2
 800324c:	e0e9      	b.n	8003422 <HAL_ADC_Start_DMA+0x1f2>
 800324e:	68fb      	ldr	r3, [r7, #12]
 8003250:	2201      	movs	r2, #1
 8003252:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during
  Tstab time the ADC's stabilization */
  if ((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 8003256:	68fb      	ldr	r3, [r7, #12]
 8003258:	681b      	ldr	r3, [r3, #0]
 800325a:	689b      	ldr	r3, [r3, #8]
 800325c:	f003 0301 	and.w	r3, r3, #1
 8003260:	2b01      	cmp	r3, #1
 8003262:	d018      	beq.n	8003296 <HAL_ADC_Start_DMA+0x66>
  {
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 8003264:	68fb      	ldr	r3, [r7, #12]
 8003266:	681b      	ldr	r3, [r3, #0]
 8003268:	689a      	ldr	r2, [r3, #8]
 800326a:	68fb      	ldr	r3, [r7, #12]
 800326c:	681b      	ldr	r3, [r3, #0]
 800326e:	f042 0201 	orr.w	r2, r2, #1
 8003272:	609a      	str	r2, [r3, #8]

    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8003274:	4b6d      	ldr	r3, [pc, #436]	; (800342c <HAL_ADC_Start_DMA+0x1fc>)
 8003276:	681b      	ldr	r3, [r3, #0]
 8003278:	4a6d      	ldr	r2, [pc, #436]	; (8003430 <HAL_ADC_Start_DMA+0x200>)
 800327a:	fba2 2303 	umull	r2, r3, r2, r3
 800327e:	0c9a      	lsrs	r2, r3, #18
 8003280:	4613      	mov	r3, r2
 8003282:	005b      	lsls	r3, r3, #1
 8003284:	4413      	add	r3, r2
 8003286:	613b      	str	r3, [r7, #16]
    while (counter != 0U)
 8003288:	e002      	b.n	8003290 <HAL_ADC_Start_DMA+0x60>
    {
      counter--;
 800328a:	693b      	ldr	r3, [r7, #16]
 800328c:	3b01      	subs	r3, #1
 800328e:	613b      	str	r3, [r7, #16]
    while (counter != 0U)
 8003290:	693b      	ldr	r3, [r7, #16]
 8003292:	2b00      	cmp	r3, #0
 8003294:	d1f9      	bne.n	800328a <HAL_ADC_Start_DMA+0x5a>
    }
  }

  /* Check ADC DMA Mode                                                     */
  /* - disable the DMA Mode if it is already enabled                        */
  if ((hadc->Instance->CR2 & ADC_CR2_DMA) == ADC_CR2_DMA)
 8003296:	68fb      	ldr	r3, [r7, #12]
 8003298:	681b      	ldr	r3, [r3, #0]
 800329a:	689b      	ldr	r3, [r3, #8]
 800329c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80032a0:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80032a4:	d107      	bne.n	80032b6 <HAL_ADC_Start_DMA+0x86>
  {
    CLEAR_BIT(hadc->Instance->CR2, ADC_CR2_DMA);
 80032a6:	68fb      	ldr	r3, [r7, #12]
 80032a8:	681b      	ldr	r3, [r3, #0]
 80032aa:	689a      	ldr	r2, [r3, #8]
 80032ac:	68fb      	ldr	r3, [r7, #12]
 80032ae:	681b      	ldr	r3, [r3, #0]
 80032b0:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80032b4:	609a      	str	r2, [r3, #8]
  }

  /* Start conversion if ADC is effectively enabled */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 80032b6:	68fb      	ldr	r3, [r7, #12]
 80032b8:	681b      	ldr	r3, [r3, #0]
 80032ba:	689b      	ldr	r3, [r3, #8]
 80032bc:	f003 0301 	and.w	r3, r3, #1
 80032c0:	2b01      	cmp	r3, #1
 80032c2:	f040 80a1 	bne.w	8003408 <HAL_ADC_Start_DMA+0x1d8>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 80032c6:	68fb      	ldr	r3, [r7, #12]
 80032c8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80032ca:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 80032ce:	f023 0301 	bic.w	r3, r3, #1
 80032d2:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 80032d6:	68fb      	ldr	r3, [r7, #12]
 80032d8:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);

    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 80032da:	68fb      	ldr	r3, [r7, #12]
 80032dc:	681b      	ldr	r3, [r3, #0]
 80032de:	685b      	ldr	r3, [r3, #4]
 80032e0:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80032e4:	2b00      	cmp	r3, #0
 80032e6:	d007      	beq.n	80032f8 <HAL_ADC_Start_DMA+0xc8>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 80032e8:	68fb      	ldr	r3, [r7, #12]
 80032ea:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80032ec:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 80032f0:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 80032f4:	68fb      	ldr	r3, [r7, #12]
 80032f6:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80032f8:	68fb      	ldr	r3, [r7, #12]
 80032fa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80032fc:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8003300:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003304:	d106      	bne.n	8003314 <HAL_ADC_Start_DMA+0xe4>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 8003306:	68fb      	ldr	r3, [r7, #12]
 8003308:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800330a:	f023 0206 	bic.w	r2, r3, #6
 800330e:	68fb      	ldr	r3, [r7, #12]
 8003310:	645a      	str	r2, [r3, #68]	; 0x44
 8003312:	e002      	b.n	800331a <HAL_ADC_Start_DMA+0xea>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8003314:	68fb      	ldr	r3, [r7, #12]
 8003316:	2200      	movs	r2, #0
 8003318:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 800331a:	68fb      	ldr	r3, [r7, #12]
 800331c:	2200      	movs	r2, #0
 800331e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8003322:	4b44      	ldr	r3, [pc, #272]	; (8003434 <HAL_ADC_Start_DMA+0x204>)
 8003324:	617b      	str	r3, [r7, #20]

    /* Set the DMA transfer complete callback */
    hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 8003326:	68fb      	ldr	r3, [r7, #12]
 8003328:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800332a:	4a43      	ldr	r2, [pc, #268]	; (8003438 <HAL_ADC_Start_DMA+0x208>)
 800332c:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Set the DMA half transfer complete callback */
    hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 800332e:	68fb      	ldr	r3, [r7, #12]
 8003330:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003332:	4a42      	ldr	r2, [pc, #264]	; (800343c <HAL_ADC_Start_DMA+0x20c>)
 8003334:	641a      	str	r2, [r3, #64]	; 0x40

    /* Set the DMA error callback */
    hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 8003336:	68fb      	ldr	r3, [r7, #12]
 8003338:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800333a:	4a41      	ldr	r2, [pc, #260]	; (8003440 <HAL_ADC_Start_DMA+0x210>)
 800333c:	64da      	str	r2, [r3, #76]	; 0x4c
    /* Manage ADC and DMA start: ADC overrun interruption, DMA start, ADC     */
    /* start (in case of SW start):                                           */

    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 800333e:	68fb      	ldr	r3, [r7, #12]
 8003340:	681b      	ldr	r3, [r3, #0]
 8003342:	f06f 0222 	mvn.w	r2, #34	; 0x22
 8003346:	601a      	str	r2, [r3, #0]

    /* Enable ADC overrun interrupt */
    __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 8003348:	68fb      	ldr	r3, [r7, #12]
 800334a:	681b      	ldr	r3, [r3, #0]
 800334c:	685a      	ldr	r2, [r3, #4]
 800334e:	68fb      	ldr	r3, [r7, #12]
 8003350:	681b      	ldr	r3, [r3, #0]
 8003352:	f042 6280 	orr.w	r2, r2, #67108864	; 0x4000000
 8003356:	605a      	str	r2, [r3, #4]

    /* Enable ADC DMA mode */
    hadc->Instance->CR2 |= ADC_CR2_DMA;
 8003358:	68fb      	ldr	r3, [r7, #12]
 800335a:	681b      	ldr	r3, [r3, #0]
 800335c:	689a      	ldr	r2, [r3, #8]
 800335e:	68fb      	ldr	r3, [r7, #12]
 8003360:	681b      	ldr	r3, [r3, #0]
 8003362:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8003366:	609a      	str	r2, [r3, #8]

    /* Start the DMA channel */
    HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 8003368:	68fb      	ldr	r3, [r7, #12]
 800336a:	6b98      	ldr	r0, [r3, #56]	; 0x38
 800336c:	68fb      	ldr	r3, [r7, #12]
 800336e:	681b      	ldr	r3, [r3, #0]
 8003370:	334c      	adds	r3, #76	; 0x4c
 8003372:	4619      	mov	r1, r3
 8003374:	68ba      	ldr	r2, [r7, #8]
 8003376:	687b      	ldr	r3, [r7, #4]
 8003378:	f000 fce8 	bl	8003d4c <HAL_DMA_Start_IT>

    /* Check if Multimode enabled */
    if (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_MULTI))
 800337c:	697b      	ldr	r3, [r7, #20]
 800337e:	685b      	ldr	r3, [r3, #4]
 8003380:	f003 031f 	and.w	r3, r3, #31
 8003384:	2b00      	cmp	r3, #0
 8003386:	d12a      	bne.n	80033de <HAL_ADC_Start_DMA+0x1ae>
    {
#if defined(ADC2) && defined(ADC3)
      if ((hadc->Instance == ADC1) || ((hadc->Instance == ADC2) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_0)) \
 8003388:	68fb      	ldr	r3, [r7, #12]
 800338a:	681b      	ldr	r3, [r3, #0]
 800338c:	4a2d      	ldr	r2, [pc, #180]	; (8003444 <HAL_ADC_Start_DMA+0x214>)
 800338e:	4293      	cmp	r3, r2
 8003390:	d015      	beq.n	80033be <HAL_ADC_Start_DMA+0x18e>
 8003392:	68fb      	ldr	r3, [r7, #12]
 8003394:	681b      	ldr	r3, [r3, #0]
 8003396:	4a2c      	ldr	r2, [pc, #176]	; (8003448 <HAL_ADC_Start_DMA+0x218>)
 8003398:	4293      	cmp	r3, r2
 800339a:	d105      	bne.n	80033a8 <HAL_ADC_Start_DMA+0x178>
 800339c:	4b25      	ldr	r3, [pc, #148]	; (8003434 <HAL_ADC_Start_DMA+0x204>)
 800339e:	685b      	ldr	r3, [r3, #4]
 80033a0:	f003 031f 	and.w	r3, r3, #31
 80033a4:	2b00      	cmp	r3, #0
 80033a6:	d00a      	beq.n	80033be <HAL_ADC_Start_DMA+0x18e>
          || ((hadc->Instance == ADC3) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_4)))
 80033a8:	68fb      	ldr	r3, [r7, #12]
 80033aa:	681b      	ldr	r3, [r3, #0]
 80033ac:	4a27      	ldr	r2, [pc, #156]	; (800344c <HAL_ADC_Start_DMA+0x21c>)
 80033ae:	4293      	cmp	r3, r2
 80033b0:	d136      	bne.n	8003420 <HAL_ADC_Start_DMA+0x1f0>
 80033b2:	4b20      	ldr	r3, [pc, #128]	; (8003434 <HAL_ADC_Start_DMA+0x204>)
 80033b4:	685b      	ldr	r3, [r3, #4]
 80033b6:	f003 0310 	and.w	r3, r3, #16
 80033ba:	2b00      	cmp	r3, #0
 80033bc:	d130      	bne.n	8003420 <HAL_ADC_Start_DMA+0x1f0>
      {
#endif /* ADC2 || ADC3 */
        /* if no external trigger present enable software conversion of regular channels */
        if ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET)
 80033be:	68fb      	ldr	r3, [r7, #12]
 80033c0:	681b      	ldr	r3, [r3, #0]
 80033c2:	689b      	ldr	r3, [r3, #8]
 80033c4:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 80033c8:	2b00      	cmp	r3, #0
 80033ca:	d129      	bne.n	8003420 <HAL_ADC_Start_DMA+0x1f0>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 80033cc:	68fb      	ldr	r3, [r7, #12]
 80033ce:	681b      	ldr	r3, [r3, #0]
 80033d0:	689a      	ldr	r2, [r3, #8]
 80033d2:	68fb      	ldr	r3, [r7, #12]
 80033d4:	681b      	ldr	r3, [r3, #0]
 80033d6:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 80033da:	609a      	str	r2, [r3, #8]
 80033dc:	e020      	b.n	8003420 <HAL_ADC_Start_DMA+0x1f0>
#endif /* ADC2 || ADC3 */
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if ((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 80033de:	68fb      	ldr	r3, [r7, #12]
 80033e0:	681b      	ldr	r3, [r3, #0]
 80033e2:	4a18      	ldr	r2, [pc, #96]	; (8003444 <HAL_ADC_Start_DMA+0x214>)
 80033e4:	4293      	cmp	r3, r2
 80033e6:	d11b      	bne.n	8003420 <HAL_ADC_Start_DMA+0x1f0>
 80033e8:	68fb      	ldr	r3, [r7, #12]
 80033ea:	681b      	ldr	r3, [r3, #0]
 80033ec:	689b      	ldr	r3, [r3, #8]
 80033ee:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 80033f2:	2b00      	cmp	r3, #0
 80033f4:	d114      	bne.n	8003420 <HAL_ADC_Start_DMA+0x1f0>
      {
        /* Enable the selected ADC software conversion for regular group */
        hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 80033f6:	68fb      	ldr	r3, [r7, #12]
 80033f8:	681b      	ldr	r3, [r3, #0]
 80033fa:	689a      	ldr	r2, [r3, #8]
 80033fc:	68fb      	ldr	r3, [r7, #12]
 80033fe:	681b      	ldr	r3, [r3, #0]
 8003400:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8003404:	609a      	str	r2, [r3, #8]
 8003406:	e00b      	b.n	8003420 <HAL_ADC_Start_DMA+0x1f0>
    }
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003408:	68fb      	ldr	r3, [r7, #12]
 800340a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800340c:	f043 0210 	orr.w	r2, r3, #16
 8003410:	68fb      	ldr	r3, [r7, #12]
 8003412:	641a      	str	r2, [r3, #64]	; 0x40

    /* Set ADC error code to ADC IP internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003414:	68fb      	ldr	r3, [r7, #12]
 8003416:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003418:	f043 0201 	orr.w	r2, r3, #1
 800341c:	68fb      	ldr	r3, [r7, #12]
 800341e:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Return function status */
  return HAL_OK;
 8003420:	2300      	movs	r3, #0
}
 8003422:	4618      	mov	r0, r3
 8003424:	3718      	adds	r7, #24
 8003426:	46bd      	mov	sp, r7
 8003428:	bd80      	pop	{r7, pc}
 800342a:	bf00      	nop
 800342c:	20000224 	.word	0x20000224
 8003430:	431bde83 	.word	0x431bde83
 8003434:	40012300 	.word	0x40012300
 8003438:	080038c9 	.word	0x080038c9
 800343c:	08003983 	.word	0x08003983
 8003440:	0800399f 	.word	0x0800399f
 8003444:	40012000 	.word	0x40012000
 8003448:	40012100 	.word	0x40012100
 800344c:	40012200 	.word	0x40012200

08003450 <HAL_ADC_ConvCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef *hadc)
{
 8003450:	b480      	push	{r7}
 8003452:	b083      	sub	sp, #12
 8003454:	af00      	add	r7, sp, #0
 8003456:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ConvCpltCallback could be implemented in the user file
   */
}
 8003458:	bf00      	nop
 800345a:	370c      	adds	r7, #12
 800345c:	46bd      	mov	sp, r7
 800345e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003462:	4770      	bx	lr

08003464 <HAL_ADC_ConvHalfCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef *hadc)
{
 8003464:	b480      	push	{r7}
 8003466:	b083      	sub	sp, #12
 8003468:	af00      	add	r7, sp, #0
 800346a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ConvHalfCpltCallback could be implemented in the user file
   */
}
 800346c:	bf00      	nop
 800346e:	370c      	adds	r7, #12
 8003470:	46bd      	mov	sp, r7
 8003472:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003476:	4770      	bx	lr

08003478 <HAL_ADC_ErrorCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 8003478:	b480      	push	{r7}
 800347a:	b083      	sub	sp, #12
 800347c:	af00      	add	r7, sp, #0
 800347e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ErrorCallback could be implemented in the user file
   */
}
 8003480:	bf00      	nop
 8003482:	370c      	adds	r7, #12
 8003484:	46bd      	mov	sp, r7
 8003486:	f85d 7b04 	ldr.w	r7, [sp], #4
 800348a:	4770      	bx	lr

0800348c <HAL_ADC_ConfigChannel>:
*         the configuration information for the specified ADC.
* @param  sConfig ADC configuration structure.
* @retval HAL status
*/
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *sConfig)
{
 800348c:	b480      	push	{r7}
 800348e:	b085      	sub	sp, #20
 8003490:	af00      	add	r7, sp, #0
 8003492:	6078      	str	r0, [r7, #4]
 8003494:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 8003496:	2300      	movs	r3, #0
 8003498:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));

  /* Process locked */
  __HAL_LOCK(hadc);
 800349a:	687b      	ldr	r3, [r7, #4]
 800349c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80034a0:	2b01      	cmp	r3, #1
 80034a2:	d101      	bne.n	80034a8 <HAL_ADC_ConfigChannel+0x1c>
 80034a4:	2302      	movs	r3, #2
 80034a6:	e105      	b.n	80036b4 <HAL_ADC_ConfigChannel+0x228>
 80034a8:	687b      	ldr	r3, [r7, #4]
 80034aa:	2201      	movs	r2, #1
 80034ac:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 80034b0:	683b      	ldr	r3, [r7, #0]
 80034b2:	681b      	ldr	r3, [r3, #0]
 80034b4:	2b09      	cmp	r3, #9
 80034b6:	d925      	bls.n	8003504 <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 80034b8:	687b      	ldr	r3, [r7, #4]
 80034ba:	681b      	ldr	r3, [r3, #0]
 80034bc:	68d9      	ldr	r1, [r3, #12]
 80034be:	683b      	ldr	r3, [r7, #0]
 80034c0:	681b      	ldr	r3, [r3, #0]
 80034c2:	b29b      	uxth	r3, r3
 80034c4:	461a      	mov	r2, r3
 80034c6:	4613      	mov	r3, r2
 80034c8:	005b      	lsls	r3, r3, #1
 80034ca:	4413      	add	r3, r2
 80034cc:	3b1e      	subs	r3, #30
 80034ce:	2207      	movs	r2, #7
 80034d0:	fa02 f303 	lsl.w	r3, r2, r3
 80034d4:	43da      	mvns	r2, r3
 80034d6:	687b      	ldr	r3, [r7, #4]
 80034d8:	681b      	ldr	r3, [r3, #0]
 80034da:	400a      	ands	r2, r1
 80034dc:	60da      	str	r2, [r3, #12]

    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 80034de:	687b      	ldr	r3, [r7, #4]
 80034e0:	681b      	ldr	r3, [r3, #0]
 80034e2:	68d9      	ldr	r1, [r3, #12]
 80034e4:	683b      	ldr	r3, [r7, #0]
 80034e6:	689a      	ldr	r2, [r3, #8]
 80034e8:	683b      	ldr	r3, [r7, #0]
 80034ea:	681b      	ldr	r3, [r3, #0]
 80034ec:	b29b      	uxth	r3, r3
 80034ee:	4618      	mov	r0, r3
 80034f0:	4603      	mov	r3, r0
 80034f2:	005b      	lsls	r3, r3, #1
 80034f4:	4403      	add	r3, r0
 80034f6:	3b1e      	subs	r3, #30
 80034f8:	409a      	lsls	r2, r3
 80034fa:	687b      	ldr	r3, [r7, #4]
 80034fc:	681b      	ldr	r3, [r3, #0]
 80034fe:	430a      	orrs	r2, r1
 8003500:	60da      	str	r2, [r3, #12]
 8003502:	e022      	b.n	800354a <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 8003504:	687b      	ldr	r3, [r7, #4]
 8003506:	681b      	ldr	r3, [r3, #0]
 8003508:	6919      	ldr	r1, [r3, #16]
 800350a:	683b      	ldr	r3, [r7, #0]
 800350c:	681b      	ldr	r3, [r3, #0]
 800350e:	b29b      	uxth	r3, r3
 8003510:	461a      	mov	r2, r3
 8003512:	4613      	mov	r3, r2
 8003514:	005b      	lsls	r3, r3, #1
 8003516:	4413      	add	r3, r2
 8003518:	2207      	movs	r2, #7
 800351a:	fa02 f303 	lsl.w	r3, r2, r3
 800351e:	43da      	mvns	r2, r3
 8003520:	687b      	ldr	r3, [r7, #4]
 8003522:	681b      	ldr	r3, [r3, #0]
 8003524:	400a      	ands	r2, r1
 8003526:	611a      	str	r2, [r3, #16]

    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 8003528:	687b      	ldr	r3, [r7, #4]
 800352a:	681b      	ldr	r3, [r3, #0]
 800352c:	6919      	ldr	r1, [r3, #16]
 800352e:	683b      	ldr	r3, [r7, #0]
 8003530:	689a      	ldr	r2, [r3, #8]
 8003532:	683b      	ldr	r3, [r7, #0]
 8003534:	681b      	ldr	r3, [r3, #0]
 8003536:	b29b      	uxth	r3, r3
 8003538:	4618      	mov	r0, r3
 800353a:	4603      	mov	r3, r0
 800353c:	005b      	lsls	r3, r3, #1
 800353e:	4403      	add	r3, r0
 8003540:	409a      	lsls	r2, r3
 8003542:	687b      	ldr	r3, [r7, #4]
 8003544:	681b      	ldr	r3, [r3, #0]
 8003546:	430a      	orrs	r2, r1
 8003548:	611a      	str	r2, [r3, #16]
  }

  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 800354a:	683b      	ldr	r3, [r7, #0]
 800354c:	685b      	ldr	r3, [r3, #4]
 800354e:	2b06      	cmp	r3, #6
 8003550:	d824      	bhi.n	800359c <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 8003552:	687b      	ldr	r3, [r7, #4]
 8003554:	681b      	ldr	r3, [r3, #0]
 8003556:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8003558:	683b      	ldr	r3, [r7, #0]
 800355a:	685a      	ldr	r2, [r3, #4]
 800355c:	4613      	mov	r3, r2
 800355e:	009b      	lsls	r3, r3, #2
 8003560:	4413      	add	r3, r2
 8003562:	3b05      	subs	r3, #5
 8003564:	221f      	movs	r2, #31
 8003566:	fa02 f303 	lsl.w	r3, r2, r3
 800356a:	43da      	mvns	r2, r3
 800356c:	687b      	ldr	r3, [r7, #4]
 800356e:	681b      	ldr	r3, [r3, #0]
 8003570:	400a      	ands	r2, r1
 8003572:	635a      	str	r2, [r3, #52]	; 0x34

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 8003574:	687b      	ldr	r3, [r7, #4]
 8003576:	681b      	ldr	r3, [r3, #0]
 8003578:	6b59      	ldr	r1, [r3, #52]	; 0x34
 800357a:	683b      	ldr	r3, [r7, #0]
 800357c:	681b      	ldr	r3, [r3, #0]
 800357e:	b29b      	uxth	r3, r3
 8003580:	4618      	mov	r0, r3
 8003582:	683b      	ldr	r3, [r7, #0]
 8003584:	685a      	ldr	r2, [r3, #4]
 8003586:	4613      	mov	r3, r2
 8003588:	009b      	lsls	r3, r3, #2
 800358a:	4413      	add	r3, r2
 800358c:	3b05      	subs	r3, #5
 800358e:	fa00 f203 	lsl.w	r2, r0, r3
 8003592:	687b      	ldr	r3, [r7, #4]
 8003594:	681b      	ldr	r3, [r3, #0]
 8003596:	430a      	orrs	r2, r1
 8003598:	635a      	str	r2, [r3, #52]	; 0x34
 800359a:	e04c      	b.n	8003636 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 800359c:	683b      	ldr	r3, [r7, #0]
 800359e:	685b      	ldr	r3, [r3, #4]
 80035a0:	2b0c      	cmp	r3, #12
 80035a2:	d824      	bhi.n	80035ee <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 80035a4:	687b      	ldr	r3, [r7, #4]
 80035a6:	681b      	ldr	r3, [r3, #0]
 80035a8:	6b19      	ldr	r1, [r3, #48]	; 0x30
 80035aa:	683b      	ldr	r3, [r7, #0]
 80035ac:	685a      	ldr	r2, [r3, #4]
 80035ae:	4613      	mov	r3, r2
 80035b0:	009b      	lsls	r3, r3, #2
 80035b2:	4413      	add	r3, r2
 80035b4:	3b23      	subs	r3, #35	; 0x23
 80035b6:	221f      	movs	r2, #31
 80035b8:	fa02 f303 	lsl.w	r3, r2, r3
 80035bc:	43da      	mvns	r2, r3
 80035be:	687b      	ldr	r3, [r7, #4]
 80035c0:	681b      	ldr	r3, [r3, #0]
 80035c2:	400a      	ands	r2, r1
 80035c4:	631a      	str	r2, [r3, #48]	; 0x30

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 80035c6:	687b      	ldr	r3, [r7, #4]
 80035c8:	681b      	ldr	r3, [r3, #0]
 80035ca:	6b19      	ldr	r1, [r3, #48]	; 0x30
 80035cc:	683b      	ldr	r3, [r7, #0]
 80035ce:	681b      	ldr	r3, [r3, #0]
 80035d0:	b29b      	uxth	r3, r3
 80035d2:	4618      	mov	r0, r3
 80035d4:	683b      	ldr	r3, [r7, #0]
 80035d6:	685a      	ldr	r2, [r3, #4]
 80035d8:	4613      	mov	r3, r2
 80035da:	009b      	lsls	r3, r3, #2
 80035dc:	4413      	add	r3, r2
 80035de:	3b23      	subs	r3, #35	; 0x23
 80035e0:	fa00 f203 	lsl.w	r2, r0, r3
 80035e4:	687b      	ldr	r3, [r7, #4]
 80035e6:	681b      	ldr	r3, [r3, #0]
 80035e8:	430a      	orrs	r2, r1
 80035ea:	631a      	str	r2, [r3, #48]	; 0x30
 80035ec:	e023      	b.n	8003636 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 80035ee:	687b      	ldr	r3, [r7, #4]
 80035f0:	681b      	ldr	r3, [r3, #0]
 80035f2:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 80035f4:	683b      	ldr	r3, [r7, #0]
 80035f6:	685a      	ldr	r2, [r3, #4]
 80035f8:	4613      	mov	r3, r2
 80035fa:	009b      	lsls	r3, r3, #2
 80035fc:	4413      	add	r3, r2
 80035fe:	3b41      	subs	r3, #65	; 0x41
 8003600:	221f      	movs	r2, #31
 8003602:	fa02 f303 	lsl.w	r3, r2, r3
 8003606:	43da      	mvns	r2, r3
 8003608:	687b      	ldr	r3, [r7, #4]
 800360a:	681b      	ldr	r3, [r3, #0]
 800360c:	400a      	ands	r2, r1
 800360e:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 8003610:	687b      	ldr	r3, [r7, #4]
 8003612:	681b      	ldr	r3, [r3, #0]
 8003614:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8003616:	683b      	ldr	r3, [r7, #0]
 8003618:	681b      	ldr	r3, [r3, #0]
 800361a:	b29b      	uxth	r3, r3
 800361c:	4618      	mov	r0, r3
 800361e:	683b      	ldr	r3, [r7, #0]
 8003620:	685a      	ldr	r2, [r3, #4]
 8003622:	4613      	mov	r3, r2
 8003624:	009b      	lsls	r3, r3, #2
 8003626:	4413      	add	r3, r2
 8003628:	3b41      	subs	r3, #65	; 0x41
 800362a:	fa00 f203 	lsl.w	r2, r0, r3
 800362e:	687b      	ldr	r3, [r7, #4]
 8003630:	681b      	ldr	r3, [r3, #0]
 8003632:	430a      	orrs	r2, r1
 8003634:	62da      	str	r2, [r3, #44]	; 0x2c
  }

  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8003636:	4b22      	ldr	r3, [pc, #136]	; (80036c0 <HAL_ADC_ConfigChannel+0x234>)
 8003638:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 800363a:	687b      	ldr	r3, [r7, #4]
 800363c:	681b      	ldr	r3, [r3, #0]
 800363e:	4a21      	ldr	r2, [pc, #132]	; (80036c4 <HAL_ADC_ConfigChannel+0x238>)
 8003640:	4293      	cmp	r3, r2
 8003642:	d109      	bne.n	8003658 <HAL_ADC_ConfigChannel+0x1cc>
 8003644:	683b      	ldr	r3, [r7, #0]
 8003646:	681b      	ldr	r3, [r3, #0]
 8003648:	2b12      	cmp	r3, #18
 800364a:	d105      	bne.n	8003658 <HAL_ADC_ConfigChannel+0x1cc>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 800364c:	68fb      	ldr	r3, [r7, #12]
 800364e:	685b      	ldr	r3, [r3, #4]
 8003650:	f443 0280 	orr.w	r2, r3, #4194304	; 0x400000
 8003654:	68fb      	ldr	r3, [r7, #12]
 8003656:	605a      	str	r2, [r3, #4]
  }

  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 8003658:	687b      	ldr	r3, [r7, #4]
 800365a:	681b      	ldr	r3, [r3, #0]
 800365c:	4a19      	ldr	r2, [pc, #100]	; (80036c4 <HAL_ADC_ConfigChannel+0x238>)
 800365e:	4293      	cmp	r3, r2
 8003660:	d123      	bne.n	80036aa <HAL_ADC_ConfigChannel+0x21e>
 8003662:	683b      	ldr	r3, [r7, #0]
 8003664:	681b      	ldr	r3, [r3, #0]
 8003666:	2b10      	cmp	r3, #16
 8003668:	d003      	beq.n	8003672 <HAL_ADC_ConfigChannel+0x1e6>
 800366a:	683b      	ldr	r3, [r7, #0]
 800366c:	681b      	ldr	r3, [r3, #0]
 800366e:	2b11      	cmp	r3, #17
 8003670:	d11b      	bne.n	80036aa <HAL_ADC_ConfigChannel+0x21e>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 8003672:	68fb      	ldr	r3, [r7, #12]
 8003674:	685b      	ldr	r3, [r3, #4]
 8003676:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 800367a:	68fb      	ldr	r3, [r7, #12]
 800367c:	605a      	str	r2, [r3, #4]

    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 800367e:	683b      	ldr	r3, [r7, #0]
 8003680:	681b      	ldr	r3, [r3, #0]
 8003682:	2b10      	cmp	r3, #16
 8003684:	d111      	bne.n	80036aa <HAL_ADC_ConfigChannel+0x21e>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8003686:	4b10      	ldr	r3, [pc, #64]	; (80036c8 <HAL_ADC_ConfigChannel+0x23c>)
 8003688:	681b      	ldr	r3, [r3, #0]
 800368a:	4a10      	ldr	r2, [pc, #64]	; (80036cc <HAL_ADC_ConfigChannel+0x240>)
 800368c:	fba2 2303 	umull	r2, r3, r2, r3
 8003690:	0c9a      	lsrs	r2, r3, #18
 8003692:	4613      	mov	r3, r2
 8003694:	009b      	lsls	r3, r3, #2
 8003696:	4413      	add	r3, r2
 8003698:	005b      	lsls	r3, r3, #1
 800369a:	60bb      	str	r3, [r7, #8]
      while (counter != 0U)
 800369c:	e002      	b.n	80036a4 <HAL_ADC_ConfigChannel+0x218>
      {
        counter--;
 800369e:	68bb      	ldr	r3, [r7, #8]
 80036a0:	3b01      	subs	r3, #1
 80036a2:	60bb      	str	r3, [r7, #8]
      while (counter != 0U)
 80036a4:	68bb      	ldr	r3, [r7, #8]
 80036a6:	2b00      	cmp	r3, #0
 80036a8:	d1f9      	bne.n	800369e <HAL_ADC_ConfigChannel+0x212>
      }
    }
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80036aa:	687b      	ldr	r3, [r7, #4]
 80036ac:	2200      	movs	r2, #0
 80036ae:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Return function status */
  return HAL_OK;
 80036b2:	2300      	movs	r3, #0
}
 80036b4:	4618      	mov	r0, r3
 80036b6:	3714      	adds	r7, #20
 80036b8:	46bd      	mov	sp, r7
 80036ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036be:	4770      	bx	lr
 80036c0:	40012300 	.word	0x40012300
 80036c4:	40012000 	.word	0x40012000
 80036c8:	20000224 	.word	0x20000224
 80036cc:	431bde83 	.word	0x431bde83

080036d0 <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef *hadc)
{
 80036d0:	b480      	push	{r7}
 80036d2:	b085      	sub	sp, #20
 80036d4:	af00      	add	r7, sp, #0
 80036d6:	6078      	str	r0, [r7, #4]

  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 80036d8:	4b79      	ldr	r3, [pc, #484]	; (80038c0 <ADC_Init+0x1f0>)
 80036da:	60fb      	str	r3, [r7, #12]

  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 80036dc:	68fb      	ldr	r3, [r7, #12]
 80036de:	685b      	ldr	r3, [r3, #4]
 80036e0:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 80036e4:	68fb      	ldr	r3, [r7, #12]
 80036e6:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 80036e8:	68fb      	ldr	r3, [r7, #12]
 80036ea:	685a      	ldr	r2, [r3, #4]
 80036ec:	687b      	ldr	r3, [r7, #4]
 80036ee:	685b      	ldr	r3, [r3, #4]
 80036f0:	431a      	orrs	r2, r3
 80036f2:	68fb      	ldr	r3, [r7, #12]
 80036f4:	605a      	str	r2, [r3, #4]

  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 80036f6:	687b      	ldr	r3, [r7, #4]
 80036f8:	681b      	ldr	r3, [r3, #0]
 80036fa:	685a      	ldr	r2, [r3, #4]
 80036fc:	687b      	ldr	r3, [r7, #4]
 80036fe:	681b      	ldr	r3, [r3, #0]
 8003700:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8003704:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 8003706:	687b      	ldr	r3, [r7, #4]
 8003708:	681b      	ldr	r3, [r3, #0]
 800370a:	6859      	ldr	r1, [r3, #4]
 800370c:	687b      	ldr	r3, [r7, #4]
 800370e:	691b      	ldr	r3, [r3, #16]
 8003710:	021a      	lsls	r2, r3, #8
 8003712:	687b      	ldr	r3, [r7, #4]
 8003714:	681b      	ldr	r3, [r3, #0]
 8003716:	430a      	orrs	r2, r1
 8003718:	605a      	str	r2, [r3, #4]

  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 800371a:	687b      	ldr	r3, [r7, #4]
 800371c:	681b      	ldr	r3, [r3, #0]
 800371e:	685a      	ldr	r2, [r3, #4]
 8003720:	687b      	ldr	r3, [r7, #4]
 8003722:	681b      	ldr	r3, [r3, #0]
 8003724:	f022 7240 	bic.w	r2, r2, #50331648	; 0x3000000
 8003728:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 800372a:	687b      	ldr	r3, [r7, #4]
 800372c:	681b      	ldr	r3, [r3, #0]
 800372e:	6859      	ldr	r1, [r3, #4]
 8003730:	687b      	ldr	r3, [r7, #4]
 8003732:	689a      	ldr	r2, [r3, #8]
 8003734:	687b      	ldr	r3, [r7, #4]
 8003736:	681b      	ldr	r3, [r3, #0]
 8003738:	430a      	orrs	r2, r1
 800373a:	605a      	str	r2, [r3, #4]

  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 800373c:	687b      	ldr	r3, [r7, #4]
 800373e:	681b      	ldr	r3, [r3, #0]
 8003740:	689a      	ldr	r2, [r3, #8]
 8003742:	687b      	ldr	r3, [r7, #4]
 8003744:	681b      	ldr	r3, [r3, #0]
 8003746:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800374a:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 800374c:	687b      	ldr	r3, [r7, #4]
 800374e:	681b      	ldr	r3, [r3, #0]
 8003750:	6899      	ldr	r1, [r3, #8]
 8003752:	687b      	ldr	r3, [r7, #4]
 8003754:	68da      	ldr	r2, [r3, #12]
 8003756:	687b      	ldr	r3, [r7, #4]
 8003758:	681b      	ldr	r3, [r3, #0]
 800375a:	430a      	orrs	r2, r1
 800375c:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 800375e:	687b      	ldr	r3, [r7, #4]
 8003760:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003762:	4a58      	ldr	r2, [pc, #352]	; (80038c4 <ADC_Init+0x1f4>)
 8003764:	4293      	cmp	r3, r2
 8003766:	d022      	beq.n	80037ae <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8003768:	687b      	ldr	r3, [r7, #4]
 800376a:	681b      	ldr	r3, [r3, #0]
 800376c:	689a      	ldr	r2, [r3, #8]
 800376e:	687b      	ldr	r3, [r7, #4]
 8003770:	681b      	ldr	r3, [r3, #0]
 8003772:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8003776:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 8003778:	687b      	ldr	r3, [r7, #4]
 800377a:	681b      	ldr	r3, [r3, #0]
 800377c:	6899      	ldr	r1, [r3, #8]
 800377e:	687b      	ldr	r3, [r7, #4]
 8003780:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8003782:	687b      	ldr	r3, [r7, #4]
 8003784:	681b      	ldr	r3, [r3, #0]
 8003786:	430a      	orrs	r2, r1
 8003788:	609a      	str	r2, [r3, #8]

    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 800378a:	687b      	ldr	r3, [r7, #4]
 800378c:	681b      	ldr	r3, [r3, #0]
 800378e:	689a      	ldr	r2, [r3, #8]
 8003790:	687b      	ldr	r3, [r7, #4]
 8003792:	681b      	ldr	r3, [r3, #0]
 8003794:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8003798:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 800379a:	687b      	ldr	r3, [r7, #4]
 800379c:	681b      	ldr	r3, [r3, #0]
 800379e:	6899      	ldr	r1, [r3, #8]
 80037a0:	687b      	ldr	r3, [r7, #4]
 80037a2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80037a4:	687b      	ldr	r3, [r7, #4]
 80037a6:	681b      	ldr	r3, [r3, #0]
 80037a8:	430a      	orrs	r2, r1
 80037aa:	609a      	str	r2, [r3, #8]
 80037ac:	e00f      	b.n	80037ce <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 80037ae:	687b      	ldr	r3, [r7, #4]
 80037b0:	681b      	ldr	r3, [r3, #0]
 80037b2:	689a      	ldr	r2, [r3, #8]
 80037b4:	687b      	ldr	r3, [r7, #4]
 80037b6:	681b      	ldr	r3, [r3, #0]
 80037b8:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 80037bc:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 80037be:	687b      	ldr	r3, [r7, #4]
 80037c0:	681b      	ldr	r3, [r3, #0]
 80037c2:	689a      	ldr	r2, [r3, #8]
 80037c4:	687b      	ldr	r3, [r7, #4]
 80037c6:	681b      	ldr	r3, [r3, #0]
 80037c8:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 80037cc:	609a      	str	r2, [r3, #8]
  }

  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 80037ce:	687b      	ldr	r3, [r7, #4]
 80037d0:	681b      	ldr	r3, [r3, #0]
 80037d2:	689a      	ldr	r2, [r3, #8]
 80037d4:	687b      	ldr	r3, [r7, #4]
 80037d6:	681b      	ldr	r3, [r3, #0]
 80037d8:	f022 0202 	bic.w	r2, r2, #2
 80037dc:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 80037de:	687b      	ldr	r3, [r7, #4]
 80037e0:	681b      	ldr	r3, [r3, #0]
 80037e2:	6899      	ldr	r1, [r3, #8]
 80037e4:	687b      	ldr	r3, [r7, #4]
 80037e6:	7e1b      	ldrb	r3, [r3, #24]
 80037e8:	005a      	lsls	r2, r3, #1
 80037ea:	687b      	ldr	r3, [r7, #4]
 80037ec:	681b      	ldr	r3, [r3, #0]
 80037ee:	430a      	orrs	r2, r1
 80037f0:	609a      	str	r2, [r3, #8]

  if (hadc->Init.DiscontinuousConvMode != DISABLE)
 80037f2:	687b      	ldr	r3, [r7, #4]
 80037f4:	f893 3020 	ldrb.w	r3, [r3, #32]
 80037f8:	2b00      	cmp	r3, #0
 80037fa:	d01b      	beq.n	8003834 <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));

    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 80037fc:	687b      	ldr	r3, [r7, #4]
 80037fe:	681b      	ldr	r3, [r3, #0]
 8003800:	685a      	ldr	r2, [r3, #4]
 8003802:	687b      	ldr	r3, [r7, #4]
 8003804:	681b      	ldr	r3, [r3, #0]
 8003806:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800380a:	605a      	str	r2, [r3, #4]

    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 800380c:	687b      	ldr	r3, [r7, #4]
 800380e:	681b      	ldr	r3, [r3, #0]
 8003810:	685a      	ldr	r2, [r3, #4]
 8003812:	687b      	ldr	r3, [r7, #4]
 8003814:	681b      	ldr	r3, [r3, #0]
 8003816:	f422 4260 	bic.w	r2, r2, #57344	; 0xe000
 800381a:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 800381c:	687b      	ldr	r3, [r7, #4]
 800381e:	681b      	ldr	r3, [r3, #0]
 8003820:	6859      	ldr	r1, [r3, #4]
 8003822:	687b      	ldr	r3, [r7, #4]
 8003824:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003826:	3b01      	subs	r3, #1
 8003828:	035a      	lsls	r2, r3, #13
 800382a:	687b      	ldr	r3, [r7, #4]
 800382c:	681b      	ldr	r3, [r3, #0]
 800382e:	430a      	orrs	r2, r1
 8003830:	605a      	str	r2, [r3, #4]
 8003832:	e007      	b.n	8003844 <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 8003834:	687b      	ldr	r3, [r7, #4]
 8003836:	681b      	ldr	r3, [r3, #0]
 8003838:	685a      	ldr	r2, [r3, #4]
 800383a:	687b      	ldr	r3, [r7, #4]
 800383c:	681b      	ldr	r3, [r3, #0]
 800383e:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8003842:	605a      	str	r2, [r3, #4]
  }

  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 8003844:	687b      	ldr	r3, [r7, #4]
 8003846:	681b      	ldr	r3, [r3, #0]
 8003848:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800384a:	687b      	ldr	r3, [r7, #4]
 800384c:	681b      	ldr	r3, [r3, #0]
 800384e:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
 8003852:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 8003854:	687b      	ldr	r3, [r7, #4]
 8003856:	681b      	ldr	r3, [r3, #0]
 8003858:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 800385a:	687b      	ldr	r3, [r7, #4]
 800385c:	69db      	ldr	r3, [r3, #28]
 800385e:	3b01      	subs	r3, #1
 8003860:	051a      	lsls	r2, r3, #20
 8003862:	687b      	ldr	r3, [r7, #4]
 8003864:	681b      	ldr	r3, [r3, #0]
 8003866:	430a      	orrs	r2, r1
 8003868:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 800386a:	687b      	ldr	r3, [r7, #4]
 800386c:	681b      	ldr	r3, [r3, #0]
 800386e:	689a      	ldr	r2, [r3, #8]
 8003870:	687b      	ldr	r3, [r7, #4]
 8003872:	681b      	ldr	r3, [r3, #0]
 8003874:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 8003878:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 800387a:	687b      	ldr	r3, [r7, #4]
 800387c:	681b      	ldr	r3, [r3, #0]
 800387e:	6899      	ldr	r1, [r3, #8]
 8003880:	687b      	ldr	r3, [r7, #4]
 8003882:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8003886:	025a      	lsls	r2, r3, #9
 8003888:	687b      	ldr	r3, [r7, #4]
 800388a:	681b      	ldr	r3, [r3, #0]
 800388c:	430a      	orrs	r2, r1
 800388e:	609a      	str	r2, [r3, #8]

  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 8003890:	687b      	ldr	r3, [r7, #4]
 8003892:	681b      	ldr	r3, [r3, #0]
 8003894:	689a      	ldr	r2, [r3, #8]
 8003896:	687b      	ldr	r3, [r7, #4]
 8003898:	681b      	ldr	r3, [r3, #0]
 800389a:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800389e:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 80038a0:	687b      	ldr	r3, [r7, #4]
 80038a2:	681b      	ldr	r3, [r3, #0]
 80038a4:	6899      	ldr	r1, [r3, #8]
 80038a6:	687b      	ldr	r3, [r7, #4]
 80038a8:	695b      	ldr	r3, [r3, #20]
 80038aa:	029a      	lsls	r2, r3, #10
 80038ac:	687b      	ldr	r3, [r7, #4]
 80038ae:	681b      	ldr	r3, [r3, #0]
 80038b0:	430a      	orrs	r2, r1
 80038b2:	609a      	str	r2, [r3, #8]
}
 80038b4:	bf00      	nop
 80038b6:	3714      	adds	r7, #20
 80038b8:	46bd      	mov	sp, r7
 80038ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038be:	4770      	bx	lr
 80038c0:	40012300 	.word	0x40012300
 80038c4:	0f000001 	.word	0x0f000001

080038c8 <ADC_DMAConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)
{
 80038c8:	b580      	push	{r7, lr}
 80038ca:	b084      	sub	sp, #16
 80038cc:	af00      	add	r7, sp, #0
 80038ce:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80038d0:	687b      	ldr	r3, [r7, #4]
 80038d2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80038d4:	60fb      	str	r3, [r7, #12]

  /* Update state machine on conversion status if not in error state */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA))
 80038d6:	68fb      	ldr	r3, [r7, #12]
 80038d8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80038da:	f003 0350 	and.w	r3, r3, #80	; 0x50
 80038de:	2b00      	cmp	r3, #0
 80038e0:	d13c      	bne.n	800395c <ADC_DMAConvCplt+0x94>
  {
    /* Update ADC state machine */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 80038e2:	68fb      	ldr	r3, [r7, #12]
 80038e4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80038e6:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 80038ea:	68fb      	ldr	r3, [r7, #12]
 80038ec:	641a      	str	r2, [r3, #64]	; 0x40
    /* by external trigger, continuous mode or scan sequence on going.      */
    /* Note: On STM32F4, there is no independent flag of end of sequence.   */
    /*       The test of scan sequence on going is done either with scan    */
    /*       sequence disabled or with end of conversion flag set to        */
    /*       of end of sequence.                                            */
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 80038ee:	68fb      	ldr	r3, [r7, #12]
 80038f0:	681b      	ldr	r3, [r3, #0]
 80038f2:	689b      	ldr	r3, [r3, #8]
 80038f4:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 80038f8:	2b00      	cmp	r3, #0
 80038fa:	d12b      	bne.n	8003954 <ADC_DMAConvCplt+0x8c>
        (hadc->Init.ContinuousConvMode == DISABLE)            &&
 80038fc:	68fb      	ldr	r3, [r7, #12]
 80038fe:	7e1b      	ldrb	r3, [r3, #24]
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8003900:	2b00      	cmp	r3, #0
 8003902:	d127      	bne.n	8003954 <ADC_DMAConvCplt+0x8c>
        (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 8003904:	68fb      	ldr	r3, [r7, #12]
 8003906:	681b      	ldr	r3, [r3, #0]
 8003908:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800390a:	f403 0370 	and.w	r3, r3, #15728640	; 0xf00000
        (hadc->Init.ContinuousConvMode == DISABLE)            &&
 800390e:	2b00      	cmp	r3, #0
 8003910:	d006      	beq.n	8003920 <ADC_DMAConvCplt+0x58>
         HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)))
 8003912:	68fb      	ldr	r3, [r7, #12]
 8003914:	681b      	ldr	r3, [r3, #0]
 8003916:	689b      	ldr	r3, [r3, #8]
 8003918:	f403 6380 	and.w	r3, r3, #1024	; 0x400
        (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 800391c:	2b00      	cmp	r3, #0
 800391e:	d119      	bne.n	8003954 <ADC_DMAConvCplt+0x8c>
    {
      /* Disable ADC end of single conversion interrupt on group regular */
      /* Note: Overrun interrupt was enabled with EOC interrupt in          */
      /* HAL_ADC_Start_IT(), but is not disabled here because can be used   */
      /* by overrun IRQ process below.                                      */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 8003920:	68fb      	ldr	r3, [r7, #12]
 8003922:	681b      	ldr	r3, [r3, #0]
 8003924:	685a      	ldr	r2, [r3, #4]
 8003926:	68fb      	ldr	r3, [r7, #12]
 8003928:	681b      	ldr	r3, [r3, #0]
 800392a:	f022 0220 	bic.w	r2, r2, #32
 800392e:	605a      	str	r2, [r3, #4]

      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8003930:	68fb      	ldr	r3, [r7, #12]
 8003932:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003934:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8003938:	68fb      	ldr	r3, [r7, #12]
 800393a:	641a      	str	r2, [r3, #64]	; 0x40

      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 800393c:	68fb      	ldr	r3, [r7, #12]
 800393e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003940:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8003944:	2b00      	cmp	r3, #0
 8003946:	d105      	bne.n	8003954 <ADC_DMAConvCplt+0x8c>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8003948:	68fb      	ldr	r3, [r7, #12]
 800394a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800394c:	f043 0201 	orr.w	r2, r3, #1
 8003950:	68fb      	ldr	r3, [r7, #12]
 8003952:	641a      	str	r2, [r3, #64]	; 0x40

    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8003954:	68f8      	ldr	r0, [r7, #12]
 8003956:	f7ff fd7b 	bl	8003450 <HAL_ADC_ConvCpltCallback>
    {
      /* Call DMA error callback */
      hadc->DMA_Handle->XferErrorCallback(hdma);
    }
  }
}
 800395a:	e00e      	b.n	800397a <ADC_DMAConvCplt+0xb2>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 800395c:	68fb      	ldr	r3, [r7, #12]
 800395e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003960:	f003 0310 	and.w	r3, r3, #16
 8003964:	2b00      	cmp	r3, #0
 8003966:	d003      	beq.n	8003970 <ADC_DMAConvCplt+0xa8>
      HAL_ADC_ErrorCallback(hadc);
 8003968:	68f8      	ldr	r0, [r7, #12]
 800396a:	f7ff fd85 	bl	8003478 <HAL_ADC_ErrorCallback>
}
 800396e:	e004      	b.n	800397a <ADC_DMAConvCplt+0xb2>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 8003970:	68fb      	ldr	r3, [r7, #12]
 8003972:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003974:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003976:	6878      	ldr	r0, [r7, #4]
 8003978:	4798      	blx	r3
}
 800397a:	bf00      	nop
 800397c:	3710      	adds	r7, #16
 800397e:	46bd      	mov	sp, r7
 8003980:	bd80      	pop	{r7, pc}

08003982 <ADC_DMAHalfConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)
{
 8003982:	b580      	push	{r7, lr}
 8003984:	b084      	sub	sp, #16
 8003986:	af00      	add	r7, sp, #0
 8003988:	6078      	str	r0, [r7, #4]
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800398a:	687b      	ldr	r3, [r7, #4]
 800398c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800398e:	60fb      	str	r3, [r7, #12]
  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 8003990:	68f8      	ldr	r0, [r7, #12]
 8003992:	f7ff fd67 	bl	8003464 <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8003996:	bf00      	nop
 8003998:	3710      	adds	r7, #16
 800399a:	46bd      	mov	sp, r7
 800399c:	bd80      	pop	{r7, pc}

0800399e <ADC_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAError(DMA_HandleTypeDef *hdma)
{
 800399e:	b580      	push	{r7, lr}
 80039a0:	b084      	sub	sp, #16
 80039a2:	af00      	add	r7, sp, #0
 80039a4:	6078      	str	r0, [r7, #4]
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80039a6:	687b      	ldr	r3, [r7, #4]
 80039a8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80039aa:	60fb      	str	r3, [r7, #12]
  hadc->State = HAL_ADC_STATE_ERROR_DMA;
 80039ac:	68fb      	ldr	r3, [r7, #12]
 80039ae:	2240      	movs	r2, #64	; 0x40
 80039b0:	641a      	str	r2, [r3, #64]	; 0x40
  /* Set ADC error code to DMA error */
  hadc->ErrorCode |= HAL_ADC_ERROR_DMA;
 80039b2:	68fb      	ldr	r3, [r7, #12]
 80039b4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80039b6:	f043 0204 	orr.w	r2, r3, #4
 80039ba:	68fb      	ldr	r3, [r7, #12]
 80039bc:	645a      	str	r2, [r3, #68]	; 0x44
  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 80039be:	68f8      	ldr	r0, [r7, #12]
 80039c0:	f7ff fd5a 	bl	8003478 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 80039c4:	bf00      	nop
 80039c6:	3710      	adds	r7, #16
 80039c8:	46bd      	mov	sp, r7
 80039ca:	bd80      	pop	{r7, pc}

080039cc <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80039cc:	b480      	push	{r7}
 80039ce:	b085      	sub	sp, #20
 80039d0:	af00      	add	r7, sp, #0
 80039d2:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80039d4:	687b      	ldr	r3, [r7, #4]
 80039d6:	f003 0307 	and.w	r3, r3, #7
 80039da:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80039dc:	4b0c      	ldr	r3, [pc, #48]	; (8003a10 <__NVIC_SetPriorityGrouping+0x44>)
 80039de:	68db      	ldr	r3, [r3, #12]
 80039e0:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80039e2:	68ba      	ldr	r2, [r7, #8]
 80039e4:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80039e8:	4013      	ands	r3, r2
 80039ea:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80039ec:	68fb      	ldr	r3, [r7, #12]
 80039ee:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80039f0:	68bb      	ldr	r3, [r7, #8]
 80039f2:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80039f4:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80039f8:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80039fc:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80039fe:	4a04      	ldr	r2, [pc, #16]	; (8003a10 <__NVIC_SetPriorityGrouping+0x44>)
 8003a00:	68bb      	ldr	r3, [r7, #8]
 8003a02:	60d3      	str	r3, [r2, #12]
}
 8003a04:	bf00      	nop
 8003a06:	3714      	adds	r7, #20
 8003a08:	46bd      	mov	sp, r7
 8003a0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a0e:	4770      	bx	lr
 8003a10:	e000ed00 	.word	0xe000ed00

08003a14 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8003a14:	b480      	push	{r7}
 8003a16:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8003a18:	4b04      	ldr	r3, [pc, #16]	; (8003a2c <__NVIC_GetPriorityGrouping+0x18>)
 8003a1a:	68db      	ldr	r3, [r3, #12]
 8003a1c:	0a1b      	lsrs	r3, r3, #8
 8003a1e:	f003 0307 	and.w	r3, r3, #7
}
 8003a22:	4618      	mov	r0, r3
 8003a24:	46bd      	mov	sp, r7
 8003a26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a2a:	4770      	bx	lr
 8003a2c:	e000ed00 	.word	0xe000ed00

08003a30 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003a30:	b480      	push	{r7}
 8003a32:	b083      	sub	sp, #12
 8003a34:	af00      	add	r7, sp, #0
 8003a36:	4603      	mov	r3, r0
 8003a38:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003a3a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003a3e:	2b00      	cmp	r3, #0
 8003a40:	db0b      	blt.n	8003a5a <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8003a42:	79fb      	ldrb	r3, [r7, #7]
 8003a44:	f003 021f 	and.w	r2, r3, #31
 8003a48:	4907      	ldr	r1, [pc, #28]	; (8003a68 <__NVIC_EnableIRQ+0x38>)
 8003a4a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003a4e:	095b      	lsrs	r3, r3, #5
 8003a50:	2001      	movs	r0, #1
 8003a52:	fa00 f202 	lsl.w	r2, r0, r2
 8003a56:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8003a5a:	bf00      	nop
 8003a5c:	370c      	adds	r7, #12
 8003a5e:	46bd      	mov	sp, r7
 8003a60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a64:	4770      	bx	lr
 8003a66:	bf00      	nop
 8003a68:	e000e100 	.word	0xe000e100

08003a6c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8003a6c:	b480      	push	{r7}
 8003a6e:	b083      	sub	sp, #12
 8003a70:	af00      	add	r7, sp, #0
 8003a72:	4603      	mov	r3, r0
 8003a74:	6039      	str	r1, [r7, #0]
 8003a76:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003a78:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003a7c:	2b00      	cmp	r3, #0
 8003a7e:	db0a      	blt.n	8003a96 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003a80:	683b      	ldr	r3, [r7, #0]
 8003a82:	b2da      	uxtb	r2, r3
 8003a84:	490c      	ldr	r1, [pc, #48]	; (8003ab8 <__NVIC_SetPriority+0x4c>)
 8003a86:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003a8a:	0112      	lsls	r2, r2, #4
 8003a8c:	b2d2      	uxtb	r2, r2
 8003a8e:	440b      	add	r3, r1
 8003a90:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8003a94:	e00a      	b.n	8003aac <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003a96:	683b      	ldr	r3, [r7, #0]
 8003a98:	b2da      	uxtb	r2, r3
 8003a9a:	4908      	ldr	r1, [pc, #32]	; (8003abc <__NVIC_SetPriority+0x50>)
 8003a9c:	79fb      	ldrb	r3, [r7, #7]
 8003a9e:	f003 030f 	and.w	r3, r3, #15
 8003aa2:	3b04      	subs	r3, #4
 8003aa4:	0112      	lsls	r2, r2, #4
 8003aa6:	b2d2      	uxtb	r2, r2
 8003aa8:	440b      	add	r3, r1
 8003aaa:	761a      	strb	r2, [r3, #24]
}
 8003aac:	bf00      	nop
 8003aae:	370c      	adds	r7, #12
 8003ab0:	46bd      	mov	sp, r7
 8003ab2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ab6:	4770      	bx	lr
 8003ab8:	e000e100 	.word	0xe000e100
 8003abc:	e000ed00 	.word	0xe000ed00

08003ac0 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003ac0:	b480      	push	{r7}
 8003ac2:	b089      	sub	sp, #36	; 0x24
 8003ac4:	af00      	add	r7, sp, #0
 8003ac6:	60f8      	str	r0, [r7, #12]
 8003ac8:	60b9      	str	r1, [r7, #8]
 8003aca:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8003acc:	68fb      	ldr	r3, [r7, #12]
 8003ace:	f003 0307 	and.w	r3, r3, #7
 8003ad2:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8003ad4:	69fb      	ldr	r3, [r7, #28]
 8003ad6:	f1c3 0307 	rsb	r3, r3, #7
 8003ada:	2b04      	cmp	r3, #4
 8003adc:	bf28      	it	cs
 8003ade:	2304      	movcs	r3, #4
 8003ae0:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8003ae2:	69fb      	ldr	r3, [r7, #28]
 8003ae4:	3304      	adds	r3, #4
 8003ae6:	2b06      	cmp	r3, #6
 8003ae8:	d902      	bls.n	8003af0 <NVIC_EncodePriority+0x30>
 8003aea:	69fb      	ldr	r3, [r7, #28]
 8003aec:	3b03      	subs	r3, #3
 8003aee:	e000      	b.n	8003af2 <NVIC_EncodePriority+0x32>
 8003af0:	2300      	movs	r3, #0
 8003af2:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003af4:	f04f 32ff 	mov.w	r2, #4294967295
 8003af8:	69bb      	ldr	r3, [r7, #24]
 8003afa:	fa02 f303 	lsl.w	r3, r2, r3
 8003afe:	43da      	mvns	r2, r3
 8003b00:	68bb      	ldr	r3, [r7, #8]
 8003b02:	401a      	ands	r2, r3
 8003b04:	697b      	ldr	r3, [r7, #20]
 8003b06:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8003b08:	f04f 31ff 	mov.w	r1, #4294967295
 8003b0c:	697b      	ldr	r3, [r7, #20]
 8003b0e:	fa01 f303 	lsl.w	r3, r1, r3
 8003b12:	43d9      	mvns	r1, r3
 8003b14:	687b      	ldr	r3, [r7, #4]
 8003b16:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003b18:	4313      	orrs	r3, r2
         );
}
 8003b1a:	4618      	mov	r0, r3
 8003b1c:	3724      	adds	r7, #36	; 0x24
 8003b1e:	46bd      	mov	sp, r7
 8003b20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b24:	4770      	bx	lr
	...

08003b28 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8003b28:	b580      	push	{r7, lr}
 8003b2a:	b082      	sub	sp, #8
 8003b2c:	af00      	add	r7, sp, #0
 8003b2e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8003b30:	687b      	ldr	r3, [r7, #4]
 8003b32:	3b01      	subs	r3, #1
 8003b34:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8003b38:	d301      	bcc.n	8003b3e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8003b3a:	2301      	movs	r3, #1
 8003b3c:	e00f      	b.n	8003b5e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8003b3e:	4a0a      	ldr	r2, [pc, #40]	; (8003b68 <SysTick_Config+0x40>)
 8003b40:	687b      	ldr	r3, [r7, #4]
 8003b42:	3b01      	subs	r3, #1
 8003b44:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8003b46:	210f      	movs	r1, #15
 8003b48:	f04f 30ff 	mov.w	r0, #4294967295
 8003b4c:	f7ff ff8e 	bl	8003a6c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8003b50:	4b05      	ldr	r3, [pc, #20]	; (8003b68 <SysTick_Config+0x40>)
 8003b52:	2200      	movs	r2, #0
 8003b54:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8003b56:	4b04      	ldr	r3, [pc, #16]	; (8003b68 <SysTick_Config+0x40>)
 8003b58:	2207      	movs	r2, #7
 8003b5a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8003b5c:	2300      	movs	r3, #0
}
 8003b5e:	4618      	mov	r0, r3
 8003b60:	3708      	adds	r7, #8
 8003b62:	46bd      	mov	sp, r7
 8003b64:	bd80      	pop	{r7, pc}
 8003b66:	bf00      	nop
 8003b68:	e000e010 	.word	0xe000e010

08003b6c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003b6c:	b580      	push	{r7, lr}
 8003b6e:	b082      	sub	sp, #8
 8003b70:	af00      	add	r7, sp, #0
 8003b72:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8003b74:	6878      	ldr	r0, [r7, #4]
 8003b76:	f7ff ff29 	bl	80039cc <__NVIC_SetPriorityGrouping>
}
 8003b7a:	bf00      	nop
 8003b7c:	3708      	adds	r7, #8
 8003b7e:	46bd      	mov	sp, r7
 8003b80:	bd80      	pop	{r7, pc}

08003b82 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8003b82:	b580      	push	{r7, lr}
 8003b84:	b086      	sub	sp, #24
 8003b86:	af00      	add	r7, sp, #0
 8003b88:	4603      	mov	r3, r0
 8003b8a:	60b9      	str	r1, [r7, #8]
 8003b8c:	607a      	str	r2, [r7, #4]
 8003b8e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8003b90:	2300      	movs	r3, #0
 8003b92:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8003b94:	f7ff ff3e 	bl	8003a14 <__NVIC_GetPriorityGrouping>
 8003b98:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8003b9a:	687a      	ldr	r2, [r7, #4]
 8003b9c:	68b9      	ldr	r1, [r7, #8]
 8003b9e:	6978      	ldr	r0, [r7, #20]
 8003ba0:	f7ff ff8e 	bl	8003ac0 <NVIC_EncodePriority>
 8003ba4:	4602      	mov	r2, r0
 8003ba6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003baa:	4611      	mov	r1, r2
 8003bac:	4618      	mov	r0, r3
 8003bae:	f7ff ff5d 	bl	8003a6c <__NVIC_SetPriority>
}
 8003bb2:	bf00      	nop
 8003bb4:	3718      	adds	r7, #24
 8003bb6:	46bd      	mov	sp, r7
 8003bb8:	bd80      	pop	{r7, pc}

08003bba <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003bba:	b580      	push	{r7, lr}
 8003bbc:	b082      	sub	sp, #8
 8003bbe:	af00      	add	r7, sp, #0
 8003bc0:	4603      	mov	r3, r0
 8003bc2:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8003bc4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003bc8:	4618      	mov	r0, r3
 8003bca:	f7ff ff31 	bl	8003a30 <__NVIC_EnableIRQ>
}
 8003bce:	bf00      	nop
 8003bd0:	3708      	adds	r7, #8
 8003bd2:	46bd      	mov	sp, r7
 8003bd4:	bd80      	pop	{r7, pc}

08003bd6 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8003bd6:	b580      	push	{r7, lr}
 8003bd8:	b082      	sub	sp, #8
 8003bda:	af00      	add	r7, sp, #0
 8003bdc:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8003bde:	6878      	ldr	r0, [r7, #4]
 8003be0:	f7ff ffa2 	bl	8003b28 <SysTick_Config>
 8003be4:	4603      	mov	r3, r0
}
 8003be6:	4618      	mov	r0, r3
 8003be8:	3708      	adds	r7, #8
 8003bea:	46bd      	mov	sp, r7
 8003bec:	bd80      	pop	{r7, pc}
	...

08003bf0 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8003bf0:	b580      	push	{r7, lr}
 8003bf2:	b086      	sub	sp, #24
 8003bf4:	af00      	add	r7, sp, #0
 8003bf6:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8003bf8:	2300      	movs	r3, #0
 8003bfa:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8003bfc:	f7ff faa4 	bl	8003148 <HAL_GetTick>
 8003c00:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8003c02:	687b      	ldr	r3, [r7, #4]
 8003c04:	2b00      	cmp	r3, #0
 8003c06:	d101      	bne.n	8003c0c <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8003c08:	2301      	movs	r3, #1
 8003c0a:	e099      	b.n	8003d40 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8003c0c:	687b      	ldr	r3, [r7, #4]
 8003c0e:	2202      	movs	r2, #2
 8003c10:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8003c14:	687b      	ldr	r3, [r7, #4]
 8003c16:	2200      	movs	r2, #0
 8003c18:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8003c1c:	687b      	ldr	r3, [r7, #4]
 8003c1e:	681b      	ldr	r3, [r3, #0]
 8003c20:	681a      	ldr	r2, [r3, #0]
 8003c22:	687b      	ldr	r3, [r7, #4]
 8003c24:	681b      	ldr	r3, [r3, #0]
 8003c26:	f022 0201 	bic.w	r2, r2, #1
 8003c2a:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8003c2c:	e00f      	b.n	8003c4e <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8003c2e:	f7ff fa8b 	bl	8003148 <HAL_GetTick>
 8003c32:	4602      	mov	r2, r0
 8003c34:	693b      	ldr	r3, [r7, #16]
 8003c36:	1ad3      	subs	r3, r2, r3
 8003c38:	2b05      	cmp	r3, #5
 8003c3a:	d908      	bls.n	8003c4e <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8003c3c:	687b      	ldr	r3, [r7, #4]
 8003c3e:	2220      	movs	r2, #32
 8003c40:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8003c42:	687b      	ldr	r3, [r7, #4]
 8003c44:	2203      	movs	r2, #3
 8003c46:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      return HAL_TIMEOUT;
 8003c4a:	2303      	movs	r3, #3
 8003c4c:	e078      	b.n	8003d40 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8003c4e:	687b      	ldr	r3, [r7, #4]
 8003c50:	681b      	ldr	r3, [r3, #0]
 8003c52:	681b      	ldr	r3, [r3, #0]
 8003c54:	f003 0301 	and.w	r3, r3, #1
 8003c58:	2b00      	cmp	r3, #0
 8003c5a:	d1e8      	bne.n	8003c2e <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8003c5c:	687b      	ldr	r3, [r7, #4]
 8003c5e:	681b      	ldr	r3, [r3, #0]
 8003c60:	681b      	ldr	r3, [r3, #0]
 8003c62:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8003c64:	697a      	ldr	r2, [r7, #20]
 8003c66:	4b38      	ldr	r3, [pc, #224]	; (8003d48 <HAL_DMA_Init+0x158>)
 8003c68:	4013      	ands	r3, r2
 8003c6a:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8003c6c:	687b      	ldr	r3, [r7, #4]
 8003c6e:	685a      	ldr	r2, [r3, #4]
 8003c70:	687b      	ldr	r3, [r7, #4]
 8003c72:	689b      	ldr	r3, [r3, #8]
 8003c74:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003c76:	687b      	ldr	r3, [r7, #4]
 8003c78:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8003c7a:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003c7c:	687b      	ldr	r3, [r7, #4]
 8003c7e:	691b      	ldr	r3, [r3, #16]
 8003c80:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003c82:	687b      	ldr	r3, [r7, #4]
 8003c84:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003c86:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003c88:	687b      	ldr	r3, [r7, #4]
 8003c8a:	699b      	ldr	r3, [r3, #24]
 8003c8c:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8003c8e:	687b      	ldr	r3, [r7, #4]
 8003c90:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003c92:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8003c94:	687b      	ldr	r3, [r7, #4]
 8003c96:	6a1b      	ldr	r3, [r3, #32]
 8003c98:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8003c9a:	697a      	ldr	r2, [r7, #20]
 8003c9c:	4313      	orrs	r3, r2
 8003c9e:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8003ca0:	687b      	ldr	r3, [r7, #4]
 8003ca2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003ca4:	2b04      	cmp	r3, #4
 8003ca6:	d107      	bne.n	8003cb8 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8003ca8:	687b      	ldr	r3, [r7, #4]
 8003caa:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003cac:	687b      	ldr	r3, [r7, #4]
 8003cae:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003cb0:	4313      	orrs	r3, r2
 8003cb2:	697a      	ldr	r2, [r7, #20]
 8003cb4:	4313      	orrs	r3, r2
 8003cb6:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8003cb8:	687b      	ldr	r3, [r7, #4]
 8003cba:	681b      	ldr	r3, [r3, #0]
 8003cbc:	697a      	ldr	r2, [r7, #20]
 8003cbe:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8003cc0:	687b      	ldr	r3, [r7, #4]
 8003cc2:	681b      	ldr	r3, [r3, #0]
 8003cc4:	695b      	ldr	r3, [r3, #20]
 8003cc6:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8003cc8:	697b      	ldr	r3, [r7, #20]
 8003cca:	f023 0307 	bic.w	r3, r3, #7
 8003cce:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8003cd0:	687b      	ldr	r3, [r7, #4]
 8003cd2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003cd4:	697a      	ldr	r2, [r7, #20]
 8003cd6:	4313      	orrs	r3, r2
 8003cd8:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8003cda:	687b      	ldr	r3, [r7, #4]
 8003cdc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003cde:	2b04      	cmp	r3, #4
 8003ce0:	d117      	bne.n	8003d12 <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 8003ce2:	687b      	ldr	r3, [r7, #4]
 8003ce4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003ce6:	697a      	ldr	r2, [r7, #20]
 8003ce8:	4313      	orrs	r3, r2
 8003cea:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8003cec:	687b      	ldr	r3, [r7, #4]
 8003cee:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003cf0:	2b00      	cmp	r3, #0
 8003cf2:	d00e      	beq.n	8003d12 <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8003cf4:	6878      	ldr	r0, [r7, #4]
 8003cf6:	f000 fb01 	bl	80042fc <DMA_CheckFifoParam>
 8003cfa:	4603      	mov	r3, r0
 8003cfc:	2b00      	cmp	r3, #0
 8003cfe:	d008      	beq.n	8003d12 <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8003d00:	687b      	ldr	r3, [r7, #4]
 8003d02:	2240      	movs	r2, #64	; 0x40
 8003d04:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8003d06:	687b      	ldr	r3, [r7, #4]
 8003d08:	2201      	movs	r2, #1
 8003d0a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_ERROR; 
 8003d0e:	2301      	movs	r3, #1
 8003d10:	e016      	b.n	8003d40 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 8003d12:	687b      	ldr	r3, [r7, #4]
 8003d14:	681b      	ldr	r3, [r3, #0]
 8003d16:	697a      	ldr	r2, [r7, #20]
 8003d18:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8003d1a:	6878      	ldr	r0, [r7, #4]
 8003d1c:	f000 fab8 	bl	8004290 <DMA_CalcBaseAndBitshift>
 8003d20:	4603      	mov	r3, r0
 8003d22:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8003d24:	687b      	ldr	r3, [r7, #4]
 8003d26:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003d28:	223f      	movs	r2, #63	; 0x3f
 8003d2a:	409a      	lsls	r2, r3
 8003d2c:	68fb      	ldr	r3, [r7, #12]
 8003d2e:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003d30:	687b      	ldr	r3, [r7, #4]
 8003d32:	2200      	movs	r2, #0
 8003d34:	655a      	str	r2, [r3, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8003d36:	687b      	ldr	r3, [r7, #4]
 8003d38:	2201      	movs	r2, #1
 8003d3a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 8003d3e:	2300      	movs	r3, #0
}
 8003d40:	4618      	mov	r0, r3
 8003d42:	3718      	adds	r7, #24
 8003d44:	46bd      	mov	sp, r7
 8003d46:	bd80      	pop	{r7, pc}
 8003d48:	f010803f 	.word	0xf010803f

08003d4c <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8003d4c:	b580      	push	{r7, lr}
 8003d4e:	b086      	sub	sp, #24
 8003d50:	af00      	add	r7, sp, #0
 8003d52:	60f8      	str	r0, [r7, #12]
 8003d54:	60b9      	str	r1, [r7, #8]
 8003d56:	607a      	str	r2, [r7, #4]
 8003d58:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8003d5a:	2300      	movs	r3, #0
 8003d5c:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8003d5e:	68fb      	ldr	r3, [r7, #12]
 8003d60:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003d62:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 8003d64:	68fb      	ldr	r3, [r7, #12]
 8003d66:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8003d6a:	2b01      	cmp	r3, #1
 8003d6c:	d101      	bne.n	8003d72 <HAL_DMA_Start_IT+0x26>
 8003d6e:	2302      	movs	r3, #2
 8003d70:	e040      	b.n	8003df4 <HAL_DMA_Start_IT+0xa8>
 8003d72:	68fb      	ldr	r3, [r7, #12]
 8003d74:	2201      	movs	r2, #1
 8003d76:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8003d7a:	68fb      	ldr	r3, [r7, #12]
 8003d7c:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8003d80:	b2db      	uxtb	r3, r3
 8003d82:	2b01      	cmp	r3, #1
 8003d84:	d12f      	bne.n	8003de6 <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8003d86:	68fb      	ldr	r3, [r7, #12]
 8003d88:	2202      	movs	r2, #2
 8003d8a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003d8e:	68fb      	ldr	r3, [r7, #12]
 8003d90:	2200      	movs	r2, #0
 8003d92:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8003d94:	683b      	ldr	r3, [r7, #0]
 8003d96:	687a      	ldr	r2, [r7, #4]
 8003d98:	68b9      	ldr	r1, [r7, #8]
 8003d9a:	68f8      	ldr	r0, [r7, #12]
 8003d9c:	f000 fa4a 	bl	8004234 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8003da0:	68fb      	ldr	r3, [r7, #12]
 8003da2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003da4:	223f      	movs	r2, #63	; 0x3f
 8003da6:	409a      	lsls	r2, r3
 8003da8:	693b      	ldr	r3, [r7, #16]
 8003daa:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 8003dac:	68fb      	ldr	r3, [r7, #12]
 8003dae:	681b      	ldr	r3, [r3, #0]
 8003db0:	681a      	ldr	r2, [r3, #0]
 8003db2:	68fb      	ldr	r3, [r7, #12]
 8003db4:	681b      	ldr	r3, [r3, #0]
 8003db6:	f042 0216 	orr.w	r2, r2, #22
 8003dba:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 8003dbc:	68fb      	ldr	r3, [r7, #12]
 8003dbe:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003dc0:	2b00      	cmp	r3, #0
 8003dc2:	d007      	beq.n	8003dd4 <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 8003dc4:	68fb      	ldr	r3, [r7, #12]
 8003dc6:	681b      	ldr	r3, [r3, #0]
 8003dc8:	681a      	ldr	r2, [r3, #0]
 8003dca:	68fb      	ldr	r3, [r7, #12]
 8003dcc:	681b      	ldr	r3, [r3, #0]
 8003dce:	f042 0208 	orr.w	r2, r2, #8
 8003dd2:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8003dd4:	68fb      	ldr	r3, [r7, #12]
 8003dd6:	681b      	ldr	r3, [r3, #0]
 8003dd8:	681a      	ldr	r2, [r3, #0]
 8003dda:	68fb      	ldr	r3, [r7, #12]
 8003ddc:	681b      	ldr	r3, [r3, #0]
 8003dde:	f042 0201 	orr.w	r2, r2, #1
 8003de2:	601a      	str	r2, [r3, #0]
 8003de4:	e005      	b.n	8003df2 <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 8003de6:	68fb      	ldr	r3, [r7, #12]
 8003de8:	2200      	movs	r2, #0
 8003dea:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 8003dee:	2302      	movs	r3, #2
 8003df0:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 8003df2:	7dfb      	ldrb	r3, [r7, #23]
}
 8003df4:	4618      	mov	r0, r3
 8003df6:	3718      	adds	r7, #24
 8003df8:	46bd      	mov	sp, r7
 8003dfa:	bd80      	pop	{r7, pc}

08003dfc <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8003dfc:	b580      	push	{r7, lr}
 8003dfe:	b084      	sub	sp, #16
 8003e00:	af00      	add	r7, sp, #0
 8003e02:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8003e04:	687b      	ldr	r3, [r7, #4]
 8003e06:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003e08:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 8003e0a:	f7ff f99d 	bl	8003148 <HAL_GetTick>
 8003e0e:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8003e10:	687b      	ldr	r3, [r7, #4]
 8003e12:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8003e16:	b2db      	uxtb	r3, r3
 8003e18:	2b02      	cmp	r3, #2
 8003e1a:	d008      	beq.n	8003e2e <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8003e1c:	687b      	ldr	r3, [r7, #4]
 8003e1e:	2280      	movs	r2, #128	; 0x80
 8003e20:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003e22:	687b      	ldr	r3, [r7, #4]
 8003e24:	2200      	movs	r2, #0
 8003e26:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    return HAL_ERROR;
 8003e2a:	2301      	movs	r3, #1
 8003e2c:	e052      	b.n	8003ed4 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8003e2e:	687b      	ldr	r3, [r7, #4]
 8003e30:	681b      	ldr	r3, [r3, #0]
 8003e32:	681a      	ldr	r2, [r3, #0]
 8003e34:	687b      	ldr	r3, [r7, #4]
 8003e36:	681b      	ldr	r3, [r3, #0]
 8003e38:	f022 0216 	bic.w	r2, r2, #22
 8003e3c:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 8003e3e:	687b      	ldr	r3, [r7, #4]
 8003e40:	681b      	ldr	r3, [r3, #0]
 8003e42:	695a      	ldr	r2, [r3, #20]
 8003e44:	687b      	ldr	r3, [r7, #4]
 8003e46:	681b      	ldr	r3, [r3, #0]
 8003e48:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8003e4c:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8003e4e:	687b      	ldr	r3, [r7, #4]
 8003e50:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003e52:	2b00      	cmp	r3, #0
 8003e54:	d103      	bne.n	8003e5e <HAL_DMA_Abort+0x62>
 8003e56:	687b      	ldr	r3, [r7, #4]
 8003e58:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003e5a:	2b00      	cmp	r3, #0
 8003e5c:	d007      	beq.n	8003e6e <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 8003e5e:	687b      	ldr	r3, [r7, #4]
 8003e60:	681b      	ldr	r3, [r3, #0]
 8003e62:	681a      	ldr	r2, [r3, #0]
 8003e64:	687b      	ldr	r3, [r7, #4]
 8003e66:	681b      	ldr	r3, [r3, #0]
 8003e68:	f022 0208 	bic.w	r2, r2, #8
 8003e6c:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8003e6e:	687b      	ldr	r3, [r7, #4]
 8003e70:	681b      	ldr	r3, [r3, #0]
 8003e72:	681a      	ldr	r2, [r3, #0]
 8003e74:	687b      	ldr	r3, [r7, #4]
 8003e76:	681b      	ldr	r3, [r3, #0]
 8003e78:	f022 0201 	bic.w	r2, r2, #1
 8003e7c:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8003e7e:	e013      	b.n	8003ea8 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8003e80:	f7ff f962 	bl	8003148 <HAL_GetTick>
 8003e84:	4602      	mov	r2, r0
 8003e86:	68bb      	ldr	r3, [r7, #8]
 8003e88:	1ad3      	subs	r3, r2, r3
 8003e8a:	2b05      	cmp	r3, #5
 8003e8c:	d90c      	bls.n	8003ea8 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8003e8e:	687b      	ldr	r3, [r7, #4]
 8003e90:	2220      	movs	r2, #32
 8003e92:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8003e94:	687b      	ldr	r3, [r7, #4]
 8003e96:	2203      	movs	r2, #3
 8003e98:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8003e9c:	687b      	ldr	r3, [r7, #4]
 8003e9e:	2200      	movs	r2, #0
 8003ea0:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        
        return HAL_TIMEOUT;
 8003ea4:	2303      	movs	r3, #3
 8003ea6:	e015      	b.n	8003ed4 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8003ea8:	687b      	ldr	r3, [r7, #4]
 8003eaa:	681b      	ldr	r3, [r3, #0]
 8003eac:	681b      	ldr	r3, [r3, #0]
 8003eae:	f003 0301 	and.w	r3, r3, #1
 8003eb2:	2b00      	cmp	r3, #0
 8003eb4:	d1e4      	bne.n	8003e80 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8003eb6:	687b      	ldr	r3, [r7, #4]
 8003eb8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003eba:	223f      	movs	r2, #63	; 0x3f
 8003ebc:	409a      	lsls	r2, r3
 8003ebe:	68fb      	ldr	r3, [r7, #12]
 8003ec0:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 8003ec2:	687b      	ldr	r3, [r7, #4]
 8003ec4:	2201      	movs	r2, #1
 8003ec6:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003eca:	687b      	ldr	r3, [r7, #4]
 8003ecc:	2200      	movs	r2, #0
 8003ece:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  }
  return HAL_OK;
 8003ed2:	2300      	movs	r3, #0
}
 8003ed4:	4618      	mov	r0, r3
 8003ed6:	3710      	adds	r7, #16
 8003ed8:	46bd      	mov	sp, r7
 8003eda:	bd80      	pop	{r7, pc}

08003edc <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8003edc:	b480      	push	{r7}
 8003ede:	b083      	sub	sp, #12
 8003ee0:	af00      	add	r7, sp, #0
 8003ee2:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8003ee4:	687b      	ldr	r3, [r7, #4]
 8003ee6:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8003eea:	b2db      	uxtb	r3, r3
 8003eec:	2b02      	cmp	r3, #2
 8003eee:	d004      	beq.n	8003efa <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8003ef0:	687b      	ldr	r3, [r7, #4]
 8003ef2:	2280      	movs	r2, #128	; 0x80
 8003ef4:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 8003ef6:	2301      	movs	r3, #1
 8003ef8:	e00c      	b.n	8003f14 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8003efa:	687b      	ldr	r3, [r7, #4]
 8003efc:	2205      	movs	r2, #5
 8003efe:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8003f02:	687b      	ldr	r3, [r7, #4]
 8003f04:	681b      	ldr	r3, [r3, #0]
 8003f06:	681a      	ldr	r2, [r3, #0]
 8003f08:	687b      	ldr	r3, [r7, #4]
 8003f0a:	681b      	ldr	r3, [r3, #0]
 8003f0c:	f022 0201 	bic.w	r2, r2, #1
 8003f10:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8003f12:	2300      	movs	r3, #0
}
 8003f14:	4618      	mov	r0, r3
 8003f16:	370c      	adds	r7, #12
 8003f18:	46bd      	mov	sp, r7
 8003f1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f1e:	4770      	bx	lr

08003f20 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8003f20:	b580      	push	{r7, lr}
 8003f22:	b086      	sub	sp, #24
 8003f24:	af00      	add	r7, sp, #0
 8003f26:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 8003f28:	2300      	movs	r3, #0
 8003f2a:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 8003f2c:	4b8e      	ldr	r3, [pc, #568]	; (8004168 <HAL_DMA_IRQHandler+0x248>)
 8003f2e:	681b      	ldr	r3, [r3, #0]
 8003f30:	4a8e      	ldr	r2, [pc, #568]	; (800416c <HAL_DMA_IRQHandler+0x24c>)
 8003f32:	fba2 2303 	umull	r2, r3, r2, r3
 8003f36:	0a9b      	lsrs	r3, r3, #10
 8003f38:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8003f3a:	687b      	ldr	r3, [r7, #4]
 8003f3c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003f3e:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8003f40:	693b      	ldr	r3, [r7, #16]
 8003f42:	681b      	ldr	r3, [r3, #0]
 8003f44:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8003f46:	687b      	ldr	r3, [r7, #4]
 8003f48:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003f4a:	2208      	movs	r2, #8
 8003f4c:	409a      	lsls	r2, r3
 8003f4e:	68fb      	ldr	r3, [r7, #12]
 8003f50:	4013      	ands	r3, r2
 8003f52:	2b00      	cmp	r3, #0
 8003f54:	d01a      	beq.n	8003f8c <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 8003f56:	687b      	ldr	r3, [r7, #4]
 8003f58:	681b      	ldr	r3, [r3, #0]
 8003f5a:	681b      	ldr	r3, [r3, #0]
 8003f5c:	f003 0304 	and.w	r3, r3, #4
 8003f60:	2b00      	cmp	r3, #0
 8003f62:	d013      	beq.n	8003f8c <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8003f64:	687b      	ldr	r3, [r7, #4]
 8003f66:	681b      	ldr	r3, [r3, #0]
 8003f68:	681a      	ldr	r2, [r3, #0]
 8003f6a:	687b      	ldr	r3, [r7, #4]
 8003f6c:	681b      	ldr	r3, [r3, #0]
 8003f6e:	f022 0204 	bic.w	r2, r2, #4
 8003f72:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8003f74:	687b      	ldr	r3, [r7, #4]
 8003f76:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003f78:	2208      	movs	r2, #8
 8003f7a:	409a      	lsls	r2, r3
 8003f7c:	693b      	ldr	r3, [r7, #16]
 8003f7e:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8003f80:	687b      	ldr	r3, [r7, #4]
 8003f82:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003f84:	f043 0201 	orr.w	r2, r3, #1
 8003f88:	687b      	ldr	r3, [r7, #4]
 8003f8a:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8003f8c:	687b      	ldr	r3, [r7, #4]
 8003f8e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003f90:	2201      	movs	r2, #1
 8003f92:	409a      	lsls	r2, r3
 8003f94:	68fb      	ldr	r3, [r7, #12]
 8003f96:	4013      	ands	r3, r2
 8003f98:	2b00      	cmp	r3, #0
 8003f9a:	d012      	beq.n	8003fc2 <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8003f9c:	687b      	ldr	r3, [r7, #4]
 8003f9e:	681b      	ldr	r3, [r3, #0]
 8003fa0:	695b      	ldr	r3, [r3, #20]
 8003fa2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003fa6:	2b00      	cmp	r3, #0
 8003fa8:	d00b      	beq.n	8003fc2 <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 8003faa:	687b      	ldr	r3, [r7, #4]
 8003fac:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003fae:	2201      	movs	r2, #1
 8003fb0:	409a      	lsls	r2, r3
 8003fb2:	693b      	ldr	r3, [r7, #16]
 8003fb4:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8003fb6:	687b      	ldr	r3, [r7, #4]
 8003fb8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003fba:	f043 0202 	orr.w	r2, r3, #2
 8003fbe:	687b      	ldr	r3, [r7, #4]
 8003fc0:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 8003fc2:	687b      	ldr	r3, [r7, #4]
 8003fc4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003fc6:	2204      	movs	r2, #4
 8003fc8:	409a      	lsls	r2, r3
 8003fca:	68fb      	ldr	r3, [r7, #12]
 8003fcc:	4013      	ands	r3, r2
 8003fce:	2b00      	cmp	r3, #0
 8003fd0:	d012      	beq.n	8003ff8 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 8003fd2:	687b      	ldr	r3, [r7, #4]
 8003fd4:	681b      	ldr	r3, [r3, #0]
 8003fd6:	681b      	ldr	r3, [r3, #0]
 8003fd8:	f003 0302 	and.w	r3, r3, #2
 8003fdc:	2b00      	cmp	r3, #0
 8003fde:	d00b      	beq.n	8003ff8 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8003fe0:	687b      	ldr	r3, [r7, #4]
 8003fe2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003fe4:	2204      	movs	r2, #4
 8003fe6:	409a      	lsls	r2, r3
 8003fe8:	693b      	ldr	r3, [r7, #16]
 8003fea:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8003fec:	687b      	ldr	r3, [r7, #4]
 8003fee:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003ff0:	f043 0204 	orr.w	r2, r3, #4
 8003ff4:	687b      	ldr	r3, [r7, #4]
 8003ff6:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8003ff8:	687b      	ldr	r3, [r7, #4]
 8003ffa:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003ffc:	2210      	movs	r2, #16
 8003ffe:	409a      	lsls	r2, r3
 8004000:	68fb      	ldr	r3, [r7, #12]
 8004002:	4013      	ands	r3, r2
 8004004:	2b00      	cmp	r3, #0
 8004006:	d043      	beq.n	8004090 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8004008:	687b      	ldr	r3, [r7, #4]
 800400a:	681b      	ldr	r3, [r3, #0]
 800400c:	681b      	ldr	r3, [r3, #0]
 800400e:	f003 0308 	and.w	r3, r3, #8
 8004012:	2b00      	cmp	r3, #0
 8004014:	d03c      	beq.n	8004090 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 8004016:	687b      	ldr	r3, [r7, #4]
 8004018:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800401a:	2210      	movs	r2, #16
 800401c:	409a      	lsls	r2, r3
 800401e:	693b      	ldr	r3, [r7, #16]
 8004020:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8004022:	687b      	ldr	r3, [r7, #4]
 8004024:	681b      	ldr	r3, [r3, #0]
 8004026:	681b      	ldr	r3, [r3, #0]
 8004028:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800402c:	2b00      	cmp	r3, #0
 800402e:	d018      	beq.n	8004062 <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8004030:	687b      	ldr	r3, [r7, #4]
 8004032:	681b      	ldr	r3, [r3, #0]
 8004034:	681b      	ldr	r3, [r3, #0]
 8004036:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800403a:	2b00      	cmp	r3, #0
 800403c:	d108      	bne.n	8004050 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 800403e:	687b      	ldr	r3, [r7, #4]
 8004040:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004042:	2b00      	cmp	r3, #0
 8004044:	d024      	beq.n	8004090 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8004046:	687b      	ldr	r3, [r7, #4]
 8004048:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800404a:	6878      	ldr	r0, [r7, #4]
 800404c:	4798      	blx	r3
 800404e:	e01f      	b.n	8004090 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8004050:	687b      	ldr	r3, [r7, #4]
 8004052:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004054:	2b00      	cmp	r3, #0
 8004056:	d01b      	beq.n	8004090 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8004058:	687b      	ldr	r3, [r7, #4]
 800405a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800405c:	6878      	ldr	r0, [r7, #4]
 800405e:	4798      	blx	r3
 8004060:	e016      	b.n	8004090 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8004062:	687b      	ldr	r3, [r7, #4]
 8004064:	681b      	ldr	r3, [r3, #0]
 8004066:	681b      	ldr	r3, [r3, #0]
 8004068:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800406c:	2b00      	cmp	r3, #0
 800406e:	d107      	bne.n	8004080 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8004070:	687b      	ldr	r3, [r7, #4]
 8004072:	681b      	ldr	r3, [r3, #0]
 8004074:	681a      	ldr	r2, [r3, #0]
 8004076:	687b      	ldr	r3, [r7, #4]
 8004078:	681b      	ldr	r3, [r3, #0]
 800407a:	f022 0208 	bic.w	r2, r2, #8
 800407e:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8004080:	687b      	ldr	r3, [r7, #4]
 8004082:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004084:	2b00      	cmp	r3, #0
 8004086:	d003      	beq.n	8004090 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8004088:	687b      	ldr	r3, [r7, #4]
 800408a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800408c:	6878      	ldr	r0, [r7, #4]
 800408e:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8004090:	687b      	ldr	r3, [r7, #4]
 8004092:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004094:	2220      	movs	r2, #32
 8004096:	409a      	lsls	r2, r3
 8004098:	68fb      	ldr	r3, [r7, #12]
 800409a:	4013      	ands	r3, r2
 800409c:	2b00      	cmp	r3, #0
 800409e:	f000 808f 	beq.w	80041c0 <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 80040a2:	687b      	ldr	r3, [r7, #4]
 80040a4:	681b      	ldr	r3, [r3, #0]
 80040a6:	681b      	ldr	r3, [r3, #0]
 80040a8:	f003 0310 	and.w	r3, r3, #16
 80040ac:	2b00      	cmp	r3, #0
 80040ae:	f000 8087 	beq.w	80041c0 <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 80040b2:	687b      	ldr	r3, [r7, #4]
 80040b4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80040b6:	2220      	movs	r2, #32
 80040b8:	409a      	lsls	r2, r3
 80040ba:	693b      	ldr	r3, [r7, #16]
 80040bc:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 80040be:	687b      	ldr	r3, [r7, #4]
 80040c0:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80040c4:	b2db      	uxtb	r3, r3
 80040c6:	2b05      	cmp	r3, #5
 80040c8:	d136      	bne.n	8004138 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 80040ca:	687b      	ldr	r3, [r7, #4]
 80040cc:	681b      	ldr	r3, [r3, #0]
 80040ce:	681a      	ldr	r2, [r3, #0]
 80040d0:	687b      	ldr	r3, [r7, #4]
 80040d2:	681b      	ldr	r3, [r3, #0]
 80040d4:	f022 0216 	bic.w	r2, r2, #22
 80040d8:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 80040da:	687b      	ldr	r3, [r7, #4]
 80040dc:	681b      	ldr	r3, [r3, #0]
 80040de:	695a      	ldr	r2, [r3, #20]
 80040e0:	687b      	ldr	r3, [r7, #4]
 80040e2:	681b      	ldr	r3, [r3, #0]
 80040e4:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80040e8:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 80040ea:	687b      	ldr	r3, [r7, #4]
 80040ec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80040ee:	2b00      	cmp	r3, #0
 80040f0:	d103      	bne.n	80040fa <HAL_DMA_IRQHandler+0x1da>
 80040f2:	687b      	ldr	r3, [r7, #4]
 80040f4:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80040f6:	2b00      	cmp	r3, #0
 80040f8:	d007      	beq.n	800410a <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 80040fa:	687b      	ldr	r3, [r7, #4]
 80040fc:	681b      	ldr	r3, [r3, #0]
 80040fe:	681a      	ldr	r2, [r3, #0]
 8004100:	687b      	ldr	r3, [r7, #4]
 8004102:	681b      	ldr	r3, [r3, #0]
 8004104:	f022 0208 	bic.w	r2, r2, #8
 8004108:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 800410a:	687b      	ldr	r3, [r7, #4]
 800410c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800410e:	223f      	movs	r2, #63	; 0x3f
 8004110:	409a      	lsls	r2, r3
 8004112:	693b      	ldr	r3, [r7, #16]
 8004114:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8004116:	687b      	ldr	r3, [r7, #4]
 8004118:	2201      	movs	r2, #1
 800411a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 800411e:	687b      	ldr	r3, [r7, #4]
 8004120:	2200      	movs	r2, #0
 8004122:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        if(hdma->XferAbortCallback != NULL)
 8004126:	687b      	ldr	r3, [r7, #4]
 8004128:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800412a:	2b00      	cmp	r3, #0
 800412c:	d07e      	beq.n	800422c <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 800412e:	687b      	ldr	r3, [r7, #4]
 8004130:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004132:	6878      	ldr	r0, [r7, #4]
 8004134:	4798      	blx	r3
        }
        return;
 8004136:	e079      	b.n	800422c <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8004138:	687b      	ldr	r3, [r7, #4]
 800413a:	681b      	ldr	r3, [r3, #0]
 800413c:	681b      	ldr	r3, [r3, #0]
 800413e:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8004142:	2b00      	cmp	r3, #0
 8004144:	d01d      	beq.n	8004182 <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8004146:	687b      	ldr	r3, [r7, #4]
 8004148:	681b      	ldr	r3, [r3, #0]
 800414a:	681b      	ldr	r3, [r3, #0]
 800414c:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8004150:	2b00      	cmp	r3, #0
 8004152:	d10d      	bne.n	8004170 <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8004154:	687b      	ldr	r3, [r7, #4]
 8004156:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004158:	2b00      	cmp	r3, #0
 800415a:	d031      	beq.n	80041c0 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 800415c:	687b      	ldr	r3, [r7, #4]
 800415e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004160:	6878      	ldr	r0, [r7, #4]
 8004162:	4798      	blx	r3
 8004164:	e02c      	b.n	80041c0 <HAL_DMA_IRQHandler+0x2a0>
 8004166:	bf00      	nop
 8004168:	20000224 	.word	0x20000224
 800416c:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8004170:	687b      	ldr	r3, [r7, #4]
 8004172:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004174:	2b00      	cmp	r3, #0
 8004176:	d023      	beq.n	80041c0 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 8004178:	687b      	ldr	r3, [r7, #4]
 800417a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800417c:	6878      	ldr	r0, [r7, #4]
 800417e:	4798      	blx	r3
 8004180:	e01e      	b.n	80041c0 <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8004182:	687b      	ldr	r3, [r7, #4]
 8004184:	681b      	ldr	r3, [r3, #0]
 8004186:	681b      	ldr	r3, [r3, #0]
 8004188:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800418c:	2b00      	cmp	r3, #0
 800418e:	d10f      	bne.n	80041b0 <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8004190:	687b      	ldr	r3, [r7, #4]
 8004192:	681b      	ldr	r3, [r3, #0]
 8004194:	681a      	ldr	r2, [r3, #0]
 8004196:	687b      	ldr	r3, [r7, #4]
 8004198:	681b      	ldr	r3, [r3, #0]
 800419a:	f022 0210 	bic.w	r2, r2, #16
 800419e:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 80041a0:	687b      	ldr	r3, [r7, #4]
 80041a2:	2201      	movs	r2, #1
 80041a4:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 80041a8:	687b      	ldr	r3, [r7, #4]
 80041aa:	2200      	movs	r2, #0
 80041ac:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 80041b0:	687b      	ldr	r3, [r7, #4]
 80041b2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80041b4:	2b00      	cmp	r3, #0
 80041b6:	d003      	beq.n	80041c0 <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 80041b8:	687b      	ldr	r3, [r7, #4]
 80041ba:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80041bc:	6878      	ldr	r0, [r7, #4]
 80041be:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 80041c0:	687b      	ldr	r3, [r7, #4]
 80041c2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80041c4:	2b00      	cmp	r3, #0
 80041c6:	d032      	beq.n	800422e <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 80041c8:	687b      	ldr	r3, [r7, #4]
 80041ca:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80041cc:	f003 0301 	and.w	r3, r3, #1
 80041d0:	2b00      	cmp	r3, #0
 80041d2:	d022      	beq.n	800421a <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 80041d4:	687b      	ldr	r3, [r7, #4]
 80041d6:	2205      	movs	r2, #5
 80041d8:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 80041dc:	687b      	ldr	r3, [r7, #4]
 80041de:	681b      	ldr	r3, [r3, #0]
 80041e0:	681a      	ldr	r2, [r3, #0]
 80041e2:	687b      	ldr	r3, [r7, #4]
 80041e4:	681b      	ldr	r3, [r3, #0]
 80041e6:	f022 0201 	bic.w	r2, r2, #1
 80041ea:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 80041ec:	68bb      	ldr	r3, [r7, #8]
 80041ee:	3301      	adds	r3, #1
 80041f0:	60bb      	str	r3, [r7, #8]
 80041f2:	697a      	ldr	r2, [r7, #20]
 80041f4:	429a      	cmp	r2, r3
 80041f6:	d307      	bcc.n	8004208 <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 80041f8:	687b      	ldr	r3, [r7, #4]
 80041fa:	681b      	ldr	r3, [r3, #0]
 80041fc:	681b      	ldr	r3, [r3, #0]
 80041fe:	f003 0301 	and.w	r3, r3, #1
 8004202:	2b00      	cmp	r3, #0
 8004204:	d1f2      	bne.n	80041ec <HAL_DMA_IRQHandler+0x2cc>
 8004206:	e000      	b.n	800420a <HAL_DMA_IRQHandler+0x2ea>
          break;
 8004208:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 800420a:	687b      	ldr	r3, [r7, #4]
 800420c:	2201      	movs	r2, #1
 800420e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8004212:	687b      	ldr	r3, [r7, #4]
 8004214:	2200      	movs	r2, #0
 8004216:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 800421a:	687b      	ldr	r3, [r7, #4]
 800421c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800421e:	2b00      	cmp	r3, #0
 8004220:	d005      	beq.n	800422e <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8004222:	687b      	ldr	r3, [r7, #4]
 8004224:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004226:	6878      	ldr	r0, [r7, #4]
 8004228:	4798      	blx	r3
 800422a:	e000      	b.n	800422e <HAL_DMA_IRQHandler+0x30e>
        return;
 800422c:	bf00      	nop
    }
  }
}
 800422e:	3718      	adds	r7, #24
 8004230:	46bd      	mov	sp, r7
 8004232:	bd80      	pop	{r7, pc}

08004234 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8004234:	b480      	push	{r7}
 8004236:	b085      	sub	sp, #20
 8004238:	af00      	add	r7, sp, #0
 800423a:	60f8      	str	r0, [r7, #12]
 800423c:	60b9      	str	r1, [r7, #8]
 800423e:	607a      	str	r2, [r7, #4]
 8004240:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8004242:	68fb      	ldr	r3, [r7, #12]
 8004244:	681b      	ldr	r3, [r3, #0]
 8004246:	681a      	ldr	r2, [r3, #0]
 8004248:	68fb      	ldr	r3, [r7, #12]
 800424a:	681b      	ldr	r3, [r3, #0]
 800424c:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8004250:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 8004252:	68fb      	ldr	r3, [r7, #12]
 8004254:	681b      	ldr	r3, [r3, #0]
 8004256:	683a      	ldr	r2, [r7, #0]
 8004258:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 800425a:	68fb      	ldr	r3, [r7, #12]
 800425c:	689b      	ldr	r3, [r3, #8]
 800425e:	2b40      	cmp	r3, #64	; 0x40
 8004260:	d108      	bne.n	8004274 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 8004262:	68fb      	ldr	r3, [r7, #12]
 8004264:	681b      	ldr	r3, [r3, #0]
 8004266:	687a      	ldr	r2, [r7, #4]
 8004268:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 800426a:	68fb      	ldr	r3, [r7, #12]
 800426c:	681b      	ldr	r3, [r3, #0]
 800426e:	68ba      	ldr	r2, [r7, #8]
 8004270:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 8004272:	e007      	b.n	8004284 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 8004274:	68fb      	ldr	r3, [r7, #12]
 8004276:	681b      	ldr	r3, [r3, #0]
 8004278:	68ba      	ldr	r2, [r7, #8]
 800427a:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 800427c:	68fb      	ldr	r3, [r7, #12]
 800427e:	681b      	ldr	r3, [r3, #0]
 8004280:	687a      	ldr	r2, [r7, #4]
 8004282:	60da      	str	r2, [r3, #12]
}
 8004284:	bf00      	nop
 8004286:	3714      	adds	r7, #20
 8004288:	46bd      	mov	sp, r7
 800428a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800428e:	4770      	bx	lr

08004290 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8004290:	b480      	push	{r7}
 8004292:	b085      	sub	sp, #20
 8004294:	af00      	add	r7, sp, #0
 8004296:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8004298:	687b      	ldr	r3, [r7, #4]
 800429a:	681b      	ldr	r3, [r3, #0]
 800429c:	b2db      	uxtb	r3, r3
 800429e:	3b10      	subs	r3, #16
 80042a0:	4a14      	ldr	r2, [pc, #80]	; (80042f4 <DMA_CalcBaseAndBitshift+0x64>)
 80042a2:	fba2 2303 	umull	r2, r3, r2, r3
 80042a6:	091b      	lsrs	r3, r3, #4
 80042a8:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 80042aa:	4a13      	ldr	r2, [pc, #76]	; (80042f8 <DMA_CalcBaseAndBitshift+0x68>)
 80042ac:	68fb      	ldr	r3, [r7, #12]
 80042ae:	4413      	add	r3, r2
 80042b0:	781b      	ldrb	r3, [r3, #0]
 80042b2:	461a      	mov	r2, r3
 80042b4:	687b      	ldr	r3, [r7, #4]
 80042b6:	65da      	str	r2, [r3, #92]	; 0x5c
  
  if (stream_number > 3U)
 80042b8:	68fb      	ldr	r3, [r7, #12]
 80042ba:	2b03      	cmp	r3, #3
 80042bc:	d909      	bls.n	80042d2 <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 80042be:	687b      	ldr	r3, [r7, #4]
 80042c0:	681b      	ldr	r3, [r3, #0]
 80042c2:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 80042c6:	f023 0303 	bic.w	r3, r3, #3
 80042ca:	1d1a      	adds	r2, r3, #4
 80042cc:	687b      	ldr	r3, [r7, #4]
 80042ce:	659a      	str	r2, [r3, #88]	; 0x58
 80042d0:	e007      	b.n	80042e2 <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 80042d2:	687b      	ldr	r3, [r7, #4]
 80042d4:	681b      	ldr	r3, [r3, #0]
 80042d6:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 80042da:	f023 0303 	bic.w	r3, r3, #3
 80042de:	687a      	ldr	r2, [r7, #4]
 80042e0:	6593      	str	r3, [r2, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
 80042e2:	687b      	ldr	r3, [r7, #4]
 80042e4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 80042e6:	4618      	mov	r0, r3
 80042e8:	3714      	adds	r7, #20
 80042ea:	46bd      	mov	sp, r7
 80042ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042f0:	4770      	bx	lr
 80042f2:	bf00      	nop
 80042f4:	aaaaaaab 	.word	0xaaaaaaab
 80042f8:	0800a4a4 	.word	0x0800a4a4

080042fc <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 80042fc:	b480      	push	{r7}
 80042fe:	b085      	sub	sp, #20
 8004300:	af00      	add	r7, sp, #0
 8004302:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004304:	2300      	movs	r3, #0
 8004306:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8004308:	687b      	ldr	r3, [r7, #4]
 800430a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800430c:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 800430e:	687b      	ldr	r3, [r7, #4]
 8004310:	699b      	ldr	r3, [r3, #24]
 8004312:	2b00      	cmp	r3, #0
 8004314:	d11f      	bne.n	8004356 <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 8004316:	68bb      	ldr	r3, [r7, #8]
 8004318:	2b03      	cmp	r3, #3
 800431a:	d856      	bhi.n	80043ca <DMA_CheckFifoParam+0xce>
 800431c:	a201      	add	r2, pc, #4	; (adr r2, 8004324 <DMA_CheckFifoParam+0x28>)
 800431e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004322:	bf00      	nop
 8004324:	08004335 	.word	0x08004335
 8004328:	08004347 	.word	0x08004347
 800432c:	08004335 	.word	0x08004335
 8004330:	080043cb 	.word	0x080043cb
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8004334:	687b      	ldr	r3, [r7, #4]
 8004336:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004338:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800433c:	2b00      	cmp	r3, #0
 800433e:	d046      	beq.n	80043ce <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 8004340:	2301      	movs	r3, #1
 8004342:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004344:	e043      	b.n	80043ce <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8004346:	687b      	ldr	r3, [r7, #4]
 8004348:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800434a:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 800434e:	d140      	bne.n	80043d2 <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 8004350:	2301      	movs	r3, #1
 8004352:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004354:	e03d      	b.n	80043d2 <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8004356:	687b      	ldr	r3, [r7, #4]
 8004358:	699b      	ldr	r3, [r3, #24]
 800435a:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800435e:	d121      	bne.n	80043a4 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 8004360:	68bb      	ldr	r3, [r7, #8]
 8004362:	2b03      	cmp	r3, #3
 8004364:	d837      	bhi.n	80043d6 <DMA_CheckFifoParam+0xda>
 8004366:	a201      	add	r2, pc, #4	; (adr r2, 800436c <DMA_CheckFifoParam+0x70>)
 8004368:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800436c:	0800437d 	.word	0x0800437d
 8004370:	08004383 	.word	0x08004383
 8004374:	0800437d 	.word	0x0800437d
 8004378:	08004395 	.word	0x08004395
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 800437c:	2301      	movs	r3, #1
 800437e:	73fb      	strb	r3, [r7, #15]
      break;
 8004380:	e030      	b.n	80043e4 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8004382:	687b      	ldr	r3, [r7, #4]
 8004384:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004386:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800438a:	2b00      	cmp	r3, #0
 800438c:	d025      	beq.n	80043da <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 800438e:	2301      	movs	r3, #1
 8004390:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004392:	e022      	b.n	80043da <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8004394:	687b      	ldr	r3, [r7, #4]
 8004396:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004398:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 800439c:	d11f      	bne.n	80043de <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 800439e:	2301      	movs	r3, #1
 80043a0:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 80043a2:	e01c      	b.n	80043de <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 80043a4:	68bb      	ldr	r3, [r7, #8]
 80043a6:	2b02      	cmp	r3, #2
 80043a8:	d903      	bls.n	80043b2 <DMA_CheckFifoParam+0xb6>
 80043aa:	68bb      	ldr	r3, [r7, #8]
 80043ac:	2b03      	cmp	r3, #3
 80043ae:	d003      	beq.n	80043b8 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 80043b0:	e018      	b.n	80043e4 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 80043b2:	2301      	movs	r3, #1
 80043b4:	73fb      	strb	r3, [r7, #15]
      break;
 80043b6:	e015      	b.n	80043e4 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80043b8:	687b      	ldr	r3, [r7, #4]
 80043ba:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80043bc:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80043c0:	2b00      	cmp	r3, #0
 80043c2:	d00e      	beq.n	80043e2 <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 80043c4:	2301      	movs	r3, #1
 80043c6:	73fb      	strb	r3, [r7, #15]
      break;
 80043c8:	e00b      	b.n	80043e2 <DMA_CheckFifoParam+0xe6>
      break;
 80043ca:	bf00      	nop
 80043cc:	e00a      	b.n	80043e4 <DMA_CheckFifoParam+0xe8>
      break;
 80043ce:	bf00      	nop
 80043d0:	e008      	b.n	80043e4 <DMA_CheckFifoParam+0xe8>
      break;
 80043d2:	bf00      	nop
 80043d4:	e006      	b.n	80043e4 <DMA_CheckFifoParam+0xe8>
      break;
 80043d6:	bf00      	nop
 80043d8:	e004      	b.n	80043e4 <DMA_CheckFifoParam+0xe8>
      break;
 80043da:	bf00      	nop
 80043dc:	e002      	b.n	80043e4 <DMA_CheckFifoParam+0xe8>
      break;   
 80043de:	bf00      	nop
 80043e0:	e000      	b.n	80043e4 <DMA_CheckFifoParam+0xe8>
      break;
 80043e2:	bf00      	nop
    }
  } 
  
  return status; 
 80043e4:	7bfb      	ldrb	r3, [r7, #15]
}
 80043e6:	4618      	mov	r0, r3
 80043e8:	3714      	adds	r7, #20
 80043ea:	46bd      	mov	sp, r7
 80043ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043f0:	4770      	bx	lr
 80043f2:	bf00      	nop

080043f4 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80043f4:	b480      	push	{r7}
 80043f6:	b089      	sub	sp, #36	; 0x24
 80043f8:	af00      	add	r7, sp, #0
 80043fa:	6078      	str	r0, [r7, #4]
 80043fc:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 80043fe:	2300      	movs	r3, #0
 8004400:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8004402:	2300      	movs	r3, #0
 8004404:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8004406:	2300      	movs	r3, #0
 8004408:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 800440a:	2300      	movs	r3, #0
 800440c:	61fb      	str	r3, [r7, #28]
 800440e:	e16b      	b.n	80046e8 <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8004410:	2201      	movs	r2, #1
 8004412:	69fb      	ldr	r3, [r7, #28]
 8004414:	fa02 f303 	lsl.w	r3, r2, r3
 8004418:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800441a:	683b      	ldr	r3, [r7, #0]
 800441c:	681b      	ldr	r3, [r3, #0]
 800441e:	697a      	ldr	r2, [r7, #20]
 8004420:	4013      	ands	r3, r2
 8004422:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8004424:	693a      	ldr	r2, [r7, #16]
 8004426:	697b      	ldr	r3, [r7, #20]
 8004428:	429a      	cmp	r2, r3
 800442a:	f040 815a 	bne.w	80046e2 <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800442e:	683b      	ldr	r3, [r7, #0]
 8004430:	685b      	ldr	r3, [r3, #4]
 8004432:	f003 0303 	and.w	r3, r3, #3
 8004436:	2b01      	cmp	r3, #1
 8004438:	d005      	beq.n	8004446 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800443a:	683b      	ldr	r3, [r7, #0]
 800443c:	685b      	ldr	r3, [r3, #4]
 800443e:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8004442:	2b02      	cmp	r3, #2
 8004444:	d130      	bne.n	80044a8 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8004446:	687b      	ldr	r3, [r7, #4]
 8004448:	689b      	ldr	r3, [r3, #8]
 800444a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 800444c:	69fb      	ldr	r3, [r7, #28]
 800444e:	005b      	lsls	r3, r3, #1
 8004450:	2203      	movs	r2, #3
 8004452:	fa02 f303 	lsl.w	r3, r2, r3
 8004456:	43db      	mvns	r3, r3
 8004458:	69ba      	ldr	r2, [r7, #24]
 800445a:	4013      	ands	r3, r2
 800445c:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800445e:	683b      	ldr	r3, [r7, #0]
 8004460:	68da      	ldr	r2, [r3, #12]
 8004462:	69fb      	ldr	r3, [r7, #28]
 8004464:	005b      	lsls	r3, r3, #1
 8004466:	fa02 f303 	lsl.w	r3, r2, r3
 800446a:	69ba      	ldr	r2, [r7, #24]
 800446c:	4313      	orrs	r3, r2
 800446e:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8004470:	687b      	ldr	r3, [r7, #4]
 8004472:	69ba      	ldr	r2, [r7, #24]
 8004474:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8004476:	687b      	ldr	r3, [r7, #4]
 8004478:	685b      	ldr	r3, [r3, #4]
 800447a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 800447c:	2201      	movs	r2, #1
 800447e:	69fb      	ldr	r3, [r7, #28]
 8004480:	fa02 f303 	lsl.w	r3, r2, r3
 8004484:	43db      	mvns	r3, r3
 8004486:	69ba      	ldr	r2, [r7, #24]
 8004488:	4013      	ands	r3, r2
 800448a:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800448c:	683b      	ldr	r3, [r7, #0]
 800448e:	685b      	ldr	r3, [r3, #4]
 8004490:	091b      	lsrs	r3, r3, #4
 8004492:	f003 0201 	and.w	r2, r3, #1
 8004496:	69fb      	ldr	r3, [r7, #28]
 8004498:	fa02 f303 	lsl.w	r3, r2, r3
 800449c:	69ba      	ldr	r2, [r7, #24]
 800449e:	4313      	orrs	r3, r2
 80044a0:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80044a2:	687b      	ldr	r3, [r7, #4]
 80044a4:	69ba      	ldr	r2, [r7, #24]
 80044a6:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80044a8:	683b      	ldr	r3, [r7, #0]
 80044aa:	685b      	ldr	r3, [r3, #4]
 80044ac:	f003 0303 	and.w	r3, r3, #3
 80044b0:	2b03      	cmp	r3, #3
 80044b2:	d017      	beq.n	80044e4 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80044b4:	687b      	ldr	r3, [r7, #4]
 80044b6:	68db      	ldr	r3, [r3, #12]
 80044b8:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 80044ba:	69fb      	ldr	r3, [r7, #28]
 80044bc:	005b      	lsls	r3, r3, #1
 80044be:	2203      	movs	r2, #3
 80044c0:	fa02 f303 	lsl.w	r3, r2, r3
 80044c4:	43db      	mvns	r3, r3
 80044c6:	69ba      	ldr	r2, [r7, #24]
 80044c8:	4013      	ands	r3, r2
 80044ca:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80044cc:	683b      	ldr	r3, [r7, #0]
 80044ce:	689a      	ldr	r2, [r3, #8]
 80044d0:	69fb      	ldr	r3, [r7, #28]
 80044d2:	005b      	lsls	r3, r3, #1
 80044d4:	fa02 f303 	lsl.w	r3, r2, r3
 80044d8:	69ba      	ldr	r2, [r7, #24]
 80044da:	4313      	orrs	r3, r2
 80044dc:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 80044de:	687b      	ldr	r3, [r7, #4]
 80044e0:	69ba      	ldr	r2, [r7, #24]
 80044e2:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80044e4:	683b      	ldr	r3, [r7, #0]
 80044e6:	685b      	ldr	r3, [r3, #4]
 80044e8:	f003 0303 	and.w	r3, r3, #3
 80044ec:	2b02      	cmp	r3, #2
 80044ee:	d123      	bne.n	8004538 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80044f0:	69fb      	ldr	r3, [r7, #28]
 80044f2:	08da      	lsrs	r2, r3, #3
 80044f4:	687b      	ldr	r3, [r7, #4]
 80044f6:	3208      	adds	r2, #8
 80044f8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80044fc:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80044fe:	69fb      	ldr	r3, [r7, #28]
 8004500:	f003 0307 	and.w	r3, r3, #7
 8004504:	009b      	lsls	r3, r3, #2
 8004506:	220f      	movs	r2, #15
 8004508:	fa02 f303 	lsl.w	r3, r2, r3
 800450c:	43db      	mvns	r3, r3
 800450e:	69ba      	ldr	r2, [r7, #24]
 8004510:	4013      	ands	r3, r2
 8004512:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8004514:	683b      	ldr	r3, [r7, #0]
 8004516:	691a      	ldr	r2, [r3, #16]
 8004518:	69fb      	ldr	r3, [r7, #28]
 800451a:	f003 0307 	and.w	r3, r3, #7
 800451e:	009b      	lsls	r3, r3, #2
 8004520:	fa02 f303 	lsl.w	r3, r2, r3
 8004524:	69ba      	ldr	r2, [r7, #24]
 8004526:	4313      	orrs	r3, r2
 8004528:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 800452a:	69fb      	ldr	r3, [r7, #28]
 800452c:	08da      	lsrs	r2, r3, #3
 800452e:	687b      	ldr	r3, [r7, #4]
 8004530:	3208      	adds	r2, #8
 8004532:	69b9      	ldr	r1, [r7, #24]
 8004534:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8004538:	687b      	ldr	r3, [r7, #4]
 800453a:	681b      	ldr	r3, [r3, #0]
 800453c:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 800453e:	69fb      	ldr	r3, [r7, #28]
 8004540:	005b      	lsls	r3, r3, #1
 8004542:	2203      	movs	r2, #3
 8004544:	fa02 f303 	lsl.w	r3, r2, r3
 8004548:	43db      	mvns	r3, r3
 800454a:	69ba      	ldr	r2, [r7, #24]
 800454c:	4013      	ands	r3, r2
 800454e:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8004550:	683b      	ldr	r3, [r7, #0]
 8004552:	685b      	ldr	r3, [r3, #4]
 8004554:	f003 0203 	and.w	r2, r3, #3
 8004558:	69fb      	ldr	r3, [r7, #28]
 800455a:	005b      	lsls	r3, r3, #1
 800455c:	fa02 f303 	lsl.w	r3, r2, r3
 8004560:	69ba      	ldr	r2, [r7, #24]
 8004562:	4313      	orrs	r3, r2
 8004564:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8004566:	687b      	ldr	r3, [r7, #4]
 8004568:	69ba      	ldr	r2, [r7, #24]
 800456a:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 800456c:	683b      	ldr	r3, [r7, #0]
 800456e:	685b      	ldr	r3, [r3, #4]
 8004570:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8004574:	2b00      	cmp	r3, #0
 8004576:	f000 80b4 	beq.w	80046e2 <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800457a:	2300      	movs	r3, #0
 800457c:	60fb      	str	r3, [r7, #12]
 800457e:	4b60      	ldr	r3, [pc, #384]	; (8004700 <HAL_GPIO_Init+0x30c>)
 8004580:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004582:	4a5f      	ldr	r2, [pc, #380]	; (8004700 <HAL_GPIO_Init+0x30c>)
 8004584:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8004588:	6453      	str	r3, [r2, #68]	; 0x44
 800458a:	4b5d      	ldr	r3, [pc, #372]	; (8004700 <HAL_GPIO_Init+0x30c>)
 800458c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800458e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8004592:	60fb      	str	r3, [r7, #12]
 8004594:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8004596:	4a5b      	ldr	r2, [pc, #364]	; (8004704 <HAL_GPIO_Init+0x310>)
 8004598:	69fb      	ldr	r3, [r7, #28]
 800459a:	089b      	lsrs	r3, r3, #2
 800459c:	3302      	adds	r3, #2
 800459e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80045a2:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80045a4:	69fb      	ldr	r3, [r7, #28]
 80045a6:	f003 0303 	and.w	r3, r3, #3
 80045aa:	009b      	lsls	r3, r3, #2
 80045ac:	220f      	movs	r2, #15
 80045ae:	fa02 f303 	lsl.w	r3, r2, r3
 80045b2:	43db      	mvns	r3, r3
 80045b4:	69ba      	ldr	r2, [r7, #24]
 80045b6:	4013      	ands	r3, r2
 80045b8:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80045ba:	687b      	ldr	r3, [r7, #4]
 80045bc:	4a52      	ldr	r2, [pc, #328]	; (8004708 <HAL_GPIO_Init+0x314>)
 80045be:	4293      	cmp	r3, r2
 80045c0:	d02b      	beq.n	800461a <HAL_GPIO_Init+0x226>
 80045c2:	687b      	ldr	r3, [r7, #4]
 80045c4:	4a51      	ldr	r2, [pc, #324]	; (800470c <HAL_GPIO_Init+0x318>)
 80045c6:	4293      	cmp	r3, r2
 80045c8:	d025      	beq.n	8004616 <HAL_GPIO_Init+0x222>
 80045ca:	687b      	ldr	r3, [r7, #4]
 80045cc:	4a50      	ldr	r2, [pc, #320]	; (8004710 <HAL_GPIO_Init+0x31c>)
 80045ce:	4293      	cmp	r3, r2
 80045d0:	d01f      	beq.n	8004612 <HAL_GPIO_Init+0x21e>
 80045d2:	687b      	ldr	r3, [r7, #4]
 80045d4:	4a4f      	ldr	r2, [pc, #316]	; (8004714 <HAL_GPIO_Init+0x320>)
 80045d6:	4293      	cmp	r3, r2
 80045d8:	d019      	beq.n	800460e <HAL_GPIO_Init+0x21a>
 80045da:	687b      	ldr	r3, [r7, #4]
 80045dc:	4a4e      	ldr	r2, [pc, #312]	; (8004718 <HAL_GPIO_Init+0x324>)
 80045de:	4293      	cmp	r3, r2
 80045e0:	d013      	beq.n	800460a <HAL_GPIO_Init+0x216>
 80045e2:	687b      	ldr	r3, [r7, #4]
 80045e4:	4a4d      	ldr	r2, [pc, #308]	; (800471c <HAL_GPIO_Init+0x328>)
 80045e6:	4293      	cmp	r3, r2
 80045e8:	d00d      	beq.n	8004606 <HAL_GPIO_Init+0x212>
 80045ea:	687b      	ldr	r3, [r7, #4]
 80045ec:	4a4c      	ldr	r2, [pc, #304]	; (8004720 <HAL_GPIO_Init+0x32c>)
 80045ee:	4293      	cmp	r3, r2
 80045f0:	d007      	beq.n	8004602 <HAL_GPIO_Init+0x20e>
 80045f2:	687b      	ldr	r3, [r7, #4]
 80045f4:	4a4b      	ldr	r2, [pc, #300]	; (8004724 <HAL_GPIO_Init+0x330>)
 80045f6:	4293      	cmp	r3, r2
 80045f8:	d101      	bne.n	80045fe <HAL_GPIO_Init+0x20a>
 80045fa:	2307      	movs	r3, #7
 80045fc:	e00e      	b.n	800461c <HAL_GPIO_Init+0x228>
 80045fe:	2308      	movs	r3, #8
 8004600:	e00c      	b.n	800461c <HAL_GPIO_Init+0x228>
 8004602:	2306      	movs	r3, #6
 8004604:	e00a      	b.n	800461c <HAL_GPIO_Init+0x228>
 8004606:	2305      	movs	r3, #5
 8004608:	e008      	b.n	800461c <HAL_GPIO_Init+0x228>
 800460a:	2304      	movs	r3, #4
 800460c:	e006      	b.n	800461c <HAL_GPIO_Init+0x228>
 800460e:	2303      	movs	r3, #3
 8004610:	e004      	b.n	800461c <HAL_GPIO_Init+0x228>
 8004612:	2302      	movs	r3, #2
 8004614:	e002      	b.n	800461c <HAL_GPIO_Init+0x228>
 8004616:	2301      	movs	r3, #1
 8004618:	e000      	b.n	800461c <HAL_GPIO_Init+0x228>
 800461a:	2300      	movs	r3, #0
 800461c:	69fa      	ldr	r2, [r7, #28]
 800461e:	f002 0203 	and.w	r2, r2, #3
 8004622:	0092      	lsls	r2, r2, #2
 8004624:	4093      	lsls	r3, r2
 8004626:	69ba      	ldr	r2, [r7, #24]
 8004628:	4313      	orrs	r3, r2
 800462a:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 800462c:	4935      	ldr	r1, [pc, #212]	; (8004704 <HAL_GPIO_Init+0x310>)
 800462e:	69fb      	ldr	r3, [r7, #28]
 8004630:	089b      	lsrs	r3, r3, #2
 8004632:	3302      	adds	r3, #2
 8004634:	69ba      	ldr	r2, [r7, #24]
 8004636:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800463a:	4b3b      	ldr	r3, [pc, #236]	; (8004728 <HAL_GPIO_Init+0x334>)
 800463c:	689b      	ldr	r3, [r3, #8]
 800463e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004640:	693b      	ldr	r3, [r7, #16]
 8004642:	43db      	mvns	r3, r3
 8004644:	69ba      	ldr	r2, [r7, #24]
 8004646:	4013      	ands	r3, r2
 8004648:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 800464a:	683b      	ldr	r3, [r7, #0]
 800464c:	685b      	ldr	r3, [r3, #4]
 800464e:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8004652:	2b00      	cmp	r3, #0
 8004654:	d003      	beq.n	800465e <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 8004656:	69ba      	ldr	r2, [r7, #24]
 8004658:	693b      	ldr	r3, [r7, #16]
 800465a:	4313      	orrs	r3, r2
 800465c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 800465e:	4a32      	ldr	r2, [pc, #200]	; (8004728 <HAL_GPIO_Init+0x334>)
 8004660:	69bb      	ldr	r3, [r7, #24]
 8004662:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8004664:	4b30      	ldr	r3, [pc, #192]	; (8004728 <HAL_GPIO_Init+0x334>)
 8004666:	68db      	ldr	r3, [r3, #12]
 8004668:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800466a:	693b      	ldr	r3, [r7, #16]
 800466c:	43db      	mvns	r3, r3
 800466e:	69ba      	ldr	r2, [r7, #24]
 8004670:	4013      	ands	r3, r2
 8004672:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8004674:	683b      	ldr	r3, [r7, #0]
 8004676:	685b      	ldr	r3, [r3, #4]
 8004678:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800467c:	2b00      	cmp	r3, #0
 800467e:	d003      	beq.n	8004688 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 8004680:	69ba      	ldr	r2, [r7, #24]
 8004682:	693b      	ldr	r3, [r7, #16]
 8004684:	4313      	orrs	r3, r2
 8004686:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8004688:	4a27      	ldr	r2, [pc, #156]	; (8004728 <HAL_GPIO_Init+0x334>)
 800468a:	69bb      	ldr	r3, [r7, #24]
 800468c:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 800468e:	4b26      	ldr	r3, [pc, #152]	; (8004728 <HAL_GPIO_Init+0x334>)
 8004690:	685b      	ldr	r3, [r3, #4]
 8004692:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004694:	693b      	ldr	r3, [r7, #16]
 8004696:	43db      	mvns	r3, r3
 8004698:	69ba      	ldr	r2, [r7, #24]
 800469a:	4013      	ands	r3, r2
 800469c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 800469e:	683b      	ldr	r3, [r7, #0]
 80046a0:	685b      	ldr	r3, [r3, #4]
 80046a2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80046a6:	2b00      	cmp	r3, #0
 80046a8:	d003      	beq.n	80046b2 <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 80046aa:	69ba      	ldr	r2, [r7, #24]
 80046ac:	693b      	ldr	r3, [r7, #16]
 80046ae:	4313      	orrs	r3, r2
 80046b0:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80046b2:	4a1d      	ldr	r2, [pc, #116]	; (8004728 <HAL_GPIO_Init+0x334>)
 80046b4:	69bb      	ldr	r3, [r7, #24]
 80046b6:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80046b8:	4b1b      	ldr	r3, [pc, #108]	; (8004728 <HAL_GPIO_Init+0x334>)
 80046ba:	681b      	ldr	r3, [r3, #0]
 80046bc:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80046be:	693b      	ldr	r3, [r7, #16]
 80046c0:	43db      	mvns	r3, r3
 80046c2:	69ba      	ldr	r2, [r7, #24]
 80046c4:	4013      	ands	r3, r2
 80046c6:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80046c8:	683b      	ldr	r3, [r7, #0]
 80046ca:	685b      	ldr	r3, [r3, #4]
 80046cc:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80046d0:	2b00      	cmp	r3, #0
 80046d2:	d003      	beq.n	80046dc <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 80046d4:	69ba      	ldr	r2, [r7, #24]
 80046d6:	693b      	ldr	r3, [r7, #16]
 80046d8:	4313      	orrs	r3, r2
 80046da:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 80046dc:	4a12      	ldr	r2, [pc, #72]	; (8004728 <HAL_GPIO_Init+0x334>)
 80046de:	69bb      	ldr	r3, [r7, #24]
 80046e0:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80046e2:	69fb      	ldr	r3, [r7, #28]
 80046e4:	3301      	adds	r3, #1
 80046e6:	61fb      	str	r3, [r7, #28]
 80046e8:	69fb      	ldr	r3, [r7, #28]
 80046ea:	2b0f      	cmp	r3, #15
 80046ec:	f67f ae90 	bls.w	8004410 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 80046f0:	bf00      	nop
 80046f2:	bf00      	nop
 80046f4:	3724      	adds	r7, #36	; 0x24
 80046f6:	46bd      	mov	sp, r7
 80046f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046fc:	4770      	bx	lr
 80046fe:	bf00      	nop
 8004700:	40023800 	.word	0x40023800
 8004704:	40013800 	.word	0x40013800
 8004708:	40020000 	.word	0x40020000
 800470c:	40020400 	.word	0x40020400
 8004710:	40020800 	.word	0x40020800
 8004714:	40020c00 	.word	0x40020c00
 8004718:	40021000 	.word	0x40021000
 800471c:	40021400 	.word	0x40021400
 8004720:	40021800 	.word	0x40021800
 8004724:	40021c00 	.word	0x40021c00
 8004728:	40013c00 	.word	0x40013c00

0800472c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800472c:	b480      	push	{r7}
 800472e:	b083      	sub	sp, #12
 8004730:	af00      	add	r7, sp, #0
 8004732:	6078      	str	r0, [r7, #4]
 8004734:	460b      	mov	r3, r1
 8004736:	807b      	strh	r3, [r7, #2]
 8004738:	4613      	mov	r3, r2
 800473a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 800473c:	787b      	ldrb	r3, [r7, #1]
 800473e:	2b00      	cmp	r3, #0
 8004740:	d003      	beq.n	800474a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8004742:	887a      	ldrh	r2, [r7, #2]
 8004744:	687b      	ldr	r3, [r7, #4]
 8004746:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8004748:	e003      	b.n	8004752 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 800474a:	887b      	ldrh	r3, [r7, #2]
 800474c:	041a      	lsls	r2, r3, #16
 800474e:	687b      	ldr	r3, [r7, #4]
 8004750:	619a      	str	r2, [r3, #24]
}
 8004752:	bf00      	nop
 8004754:	370c      	adds	r7, #12
 8004756:	46bd      	mov	sp, r7
 8004758:	f85d 7b04 	ldr.w	r7, [sp], #4
 800475c:	4770      	bx	lr
	...

08004760 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8004760:	b580      	push	{r7, lr}
 8004762:	b086      	sub	sp, #24
 8004764:	af00      	add	r7, sp, #0
 8004766:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8004768:	687b      	ldr	r3, [r7, #4]
 800476a:	2b00      	cmp	r3, #0
 800476c:	d101      	bne.n	8004772 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800476e:	2301      	movs	r3, #1
 8004770:	e267      	b.n	8004c42 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8004772:	687b      	ldr	r3, [r7, #4]
 8004774:	681b      	ldr	r3, [r3, #0]
 8004776:	f003 0301 	and.w	r3, r3, #1
 800477a:	2b00      	cmp	r3, #0
 800477c:	d075      	beq.n	800486a <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 800477e:	4b88      	ldr	r3, [pc, #544]	; (80049a0 <HAL_RCC_OscConfig+0x240>)
 8004780:	689b      	ldr	r3, [r3, #8]
 8004782:	f003 030c 	and.w	r3, r3, #12
 8004786:	2b04      	cmp	r3, #4
 8004788:	d00c      	beq.n	80047a4 <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800478a:	4b85      	ldr	r3, [pc, #532]	; (80049a0 <HAL_RCC_OscConfig+0x240>)
 800478c:	689b      	ldr	r3, [r3, #8]
 800478e:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8004792:	2b08      	cmp	r3, #8
 8004794:	d112      	bne.n	80047bc <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8004796:	4b82      	ldr	r3, [pc, #520]	; (80049a0 <HAL_RCC_OscConfig+0x240>)
 8004798:	685b      	ldr	r3, [r3, #4]
 800479a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800479e:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80047a2:	d10b      	bne.n	80047bc <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80047a4:	4b7e      	ldr	r3, [pc, #504]	; (80049a0 <HAL_RCC_OscConfig+0x240>)
 80047a6:	681b      	ldr	r3, [r3, #0]
 80047a8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80047ac:	2b00      	cmp	r3, #0
 80047ae:	d05b      	beq.n	8004868 <HAL_RCC_OscConfig+0x108>
 80047b0:	687b      	ldr	r3, [r7, #4]
 80047b2:	685b      	ldr	r3, [r3, #4]
 80047b4:	2b00      	cmp	r3, #0
 80047b6:	d157      	bne.n	8004868 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 80047b8:	2301      	movs	r3, #1
 80047ba:	e242      	b.n	8004c42 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80047bc:	687b      	ldr	r3, [r7, #4]
 80047be:	685b      	ldr	r3, [r3, #4]
 80047c0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80047c4:	d106      	bne.n	80047d4 <HAL_RCC_OscConfig+0x74>
 80047c6:	4b76      	ldr	r3, [pc, #472]	; (80049a0 <HAL_RCC_OscConfig+0x240>)
 80047c8:	681b      	ldr	r3, [r3, #0]
 80047ca:	4a75      	ldr	r2, [pc, #468]	; (80049a0 <HAL_RCC_OscConfig+0x240>)
 80047cc:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80047d0:	6013      	str	r3, [r2, #0]
 80047d2:	e01d      	b.n	8004810 <HAL_RCC_OscConfig+0xb0>
 80047d4:	687b      	ldr	r3, [r7, #4]
 80047d6:	685b      	ldr	r3, [r3, #4]
 80047d8:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80047dc:	d10c      	bne.n	80047f8 <HAL_RCC_OscConfig+0x98>
 80047de:	4b70      	ldr	r3, [pc, #448]	; (80049a0 <HAL_RCC_OscConfig+0x240>)
 80047e0:	681b      	ldr	r3, [r3, #0]
 80047e2:	4a6f      	ldr	r2, [pc, #444]	; (80049a0 <HAL_RCC_OscConfig+0x240>)
 80047e4:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80047e8:	6013      	str	r3, [r2, #0]
 80047ea:	4b6d      	ldr	r3, [pc, #436]	; (80049a0 <HAL_RCC_OscConfig+0x240>)
 80047ec:	681b      	ldr	r3, [r3, #0]
 80047ee:	4a6c      	ldr	r2, [pc, #432]	; (80049a0 <HAL_RCC_OscConfig+0x240>)
 80047f0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80047f4:	6013      	str	r3, [r2, #0]
 80047f6:	e00b      	b.n	8004810 <HAL_RCC_OscConfig+0xb0>
 80047f8:	4b69      	ldr	r3, [pc, #420]	; (80049a0 <HAL_RCC_OscConfig+0x240>)
 80047fa:	681b      	ldr	r3, [r3, #0]
 80047fc:	4a68      	ldr	r2, [pc, #416]	; (80049a0 <HAL_RCC_OscConfig+0x240>)
 80047fe:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8004802:	6013      	str	r3, [r2, #0]
 8004804:	4b66      	ldr	r3, [pc, #408]	; (80049a0 <HAL_RCC_OscConfig+0x240>)
 8004806:	681b      	ldr	r3, [r3, #0]
 8004808:	4a65      	ldr	r2, [pc, #404]	; (80049a0 <HAL_RCC_OscConfig+0x240>)
 800480a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800480e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8004810:	687b      	ldr	r3, [r7, #4]
 8004812:	685b      	ldr	r3, [r3, #4]
 8004814:	2b00      	cmp	r3, #0
 8004816:	d013      	beq.n	8004840 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004818:	f7fe fc96 	bl	8003148 <HAL_GetTick>
 800481c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800481e:	e008      	b.n	8004832 <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004820:	f7fe fc92 	bl	8003148 <HAL_GetTick>
 8004824:	4602      	mov	r2, r0
 8004826:	693b      	ldr	r3, [r7, #16]
 8004828:	1ad3      	subs	r3, r2, r3
 800482a:	2b64      	cmp	r3, #100	; 0x64
 800482c:	d901      	bls.n	8004832 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 800482e:	2303      	movs	r3, #3
 8004830:	e207      	b.n	8004c42 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004832:	4b5b      	ldr	r3, [pc, #364]	; (80049a0 <HAL_RCC_OscConfig+0x240>)
 8004834:	681b      	ldr	r3, [r3, #0]
 8004836:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800483a:	2b00      	cmp	r3, #0
 800483c:	d0f0      	beq.n	8004820 <HAL_RCC_OscConfig+0xc0>
 800483e:	e014      	b.n	800486a <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004840:	f7fe fc82 	bl	8003148 <HAL_GetTick>
 8004844:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004846:	e008      	b.n	800485a <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004848:	f7fe fc7e 	bl	8003148 <HAL_GetTick>
 800484c:	4602      	mov	r2, r0
 800484e:	693b      	ldr	r3, [r7, #16]
 8004850:	1ad3      	subs	r3, r2, r3
 8004852:	2b64      	cmp	r3, #100	; 0x64
 8004854:	d901      	bls.n	800485a <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8004856:	2303      	movs	r3, #3
 8004858:	e1f3      	b.n	8004c42 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800485a:	4b51      	ldr	r3, [pc, #324]	; (80049a0 <HAL_RCC_OscConfig+0x240>)
 800485c:	681b      	ldr	r3, [r3, #0]
 800485e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004862:	2b00      	cmp	r3, #0
 8004864:	d1f0      	bne.n	8004848 <HAL_RCC_OscConfig+0xe8>
 8004866:	e000      	b.n	800486a <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004868:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800486a:	687b      	ldr	r3, [r7, #4]
 800486c:	681b      	ldr	r3, [r3, #0]
 800486e:	f003 0302 	and.w	r3, r3, #2
 8004872:	2b00      	cmp	r3, #0
 8004874:	d063      	beq.n	800493e <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8004876:	4b4a      	ldr	r3, [pc, #296]	; (80049a0 <HAL_RCC_OscConfig+0x240>)
 8004878:	689b      	ldr	r3, [r3, #8]
 800487a:	f003 030c 	and.w	r3, r3, #12
 800487e:	2b00      	cmp	r3, #0
 8004880:	d00b      	beq.n	800489a <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8004882:	4b47      	ldr	r3, [pc, #284]	; (80049a0 <HAL_RCC_OscConfig+0x240>)
 8004884:	689b      	ldr	r3, [r3, #8]
 8004886:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 800488a:	2b08      	cmp	r3, #8
 800488c:	d11c      	bne.n	80048c8 <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800488e:	4b44      	ldr	r3, [pc, #272]	; (80049a0 <HAL_RCC_OscConfig+0x240>)
 8004890:	685b      	ldr	r3, [r3, #4]
 8004892:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8004896:	2b00      	cmp	r3, #0
 8004898:	d116      	bne.n	80048c8 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800489a:	4b41      	ldr	r3, [pc, #260]	; (80049a0 <HAL_RCC_OscConfig+0x240>)
 800489c:	681b      	ldr	r3, [r3, #0]
 800489e:	f003 0302 	and.w	r3, r3, #2
 80048a2:	2b00      	cmp	r3, #0
 80048a4:	d005      	beq.n	80048b2 <HAL_RCC_OscConfig+0x152>
 80048a6:	687b      	ldr	r3, [r7, #4]
 80048a8:	68db      	ldr	r3, [r3, #12]
 80048aa:	2b01      	cmp	r3, #1
 80048ac:	d001      	beq.n	80048b2 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 80048ae:	2301      	movs	r3, #1
 80048b0:	e1c7      	b.n	8004c42 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80048b2:	4b3b      	ldr	r3, [pc, #236]	; (80049a0 <HAL_RCC_OscConfig+0x240>)
 80048b4:	681b      	ldr	r3, [r3, #0]
 80048b6:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80048ba:	687b      	ldr	r3, [r7, #4]
 80048bc:	691b      	ldr	r3, [r3, #16]
 80048be:	00db      	lsls	r3, r3, #3
 80048c0:	4937      	ldr	r1, [pc, #220]	; (80049a0 <HAL_RCC_OscConfig+0x240>)
 80048c2:	4313      	orrs	r3, r2
 80048c4:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80048c6:	e03a      	b.n	800493e <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 80048c8:	687b      	ldr	r3, [r7, #4]
 80048ca:	68db      	ldr	r3, [r3, #12]
 80048cc:	2b00      	cmp	r3, #0
 80048ce:	d020      	beq.n	8004912 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80048d0:	4b34      	ldr	r3, [pc, #208]	; (80049a4 <HAL_RCC_OscConfig+0x244>)
 80048d2:	2201      	movs	r2, #1
 80048d4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80048d6:	f7fe fc37 	bl	8003148 <HAL_GetTick>
 80048da:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80048dc:	e008      	b.n	80048f0 <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80048de:	f7fe fc33 	bl	8003148 <HAL_GetTick>
 80048e2:	4602      	mov	r2, r0
 80048e4:	693b      	ldr	r3, [r7, #16]
 80048e6:	1ad3      	subs	r3, r2, r3
 80048e8:	2b02      	cmp	r3, #2
 80048ea:	d901      	bls.n	80048f0 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 80048ec:	2303      	movs	r3, #3
 80048ee:	e1a8      	b.n	8004c42 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80048f0:	4b2b      	ldr	r3, [pc, #172]	; (80049a0 <HAL_RCC_OscConfig+0x240>)
 80048f2:	681b      	ldr	r3, [r3, #0]
 80048f4:	f003 0302 	and.w	r3, r3, #2
 80048f8:	2b00      	cmp	r3, #0
 80048fa:	d0f0      	beq.n	80048de <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80048fc:	4b28      	ldr	r3, [pc, #160]	; (80049a0 <HAL_RCC_OscConfig+0x240>)
 80048fe:	681b      	ldr	r3, [r3, #0]
 8004900:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8004904:	687b      	ldr	r3, [r7, #4]
 8004906:	691b      	ldr	r3, [r3, #16]
 8004908:	00db      	lsls	r3, r3, #3
 800490a:	4925      	ldr	r1, [pc, #148]	; (80049a0 <HAL_RCC_OscConfig+0x240>)
 800490c:	4313      	orrs	r3, r2
 800490e:	600b      	str	r3, [r1, #0]
 8004910:	e015      	b.n	800493e <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8004912:	4b24      	ldr	r3, [pc, #144]	; (80049a4 <HAL_RCC_OscConfig+0x244>)
 8004914:	2200      	movs	r2, #0
 8004916:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004918:	f7fe fc16 	bl	8003148 <HAL_GetTick>
 800491c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800491e:	e008      	b.n	8004932 <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004920:	f7fe fc12 	bl	8003148 <HAL_GetTick>
 8004924:	4602      	mov	r2, r0
 8004926:	693b      	ldr	r3, [r7, #16]
 8004928:	1ad3      	subs	r3, r2, r3
 800492a:	2b02      	cmp	r3, #2
 800492c:	d901      	bls.n	8004932 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 800492e:	2303      	movs	r3, #3
 8004930:	e187      	b.n	8004c42 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004932:	4b1b      	ldr	r3, [pc, #108]	; (80049a0 <HAL_RCC_OscConfig+0x240>)
 8004934:	681b      	ldr	r3, [r3, #0]
 8004936:	f003 0302 	and.w	r3, r3, #2
 800493a:	2b00      	cmp	r3, #0
 800493c:	d1f0      	bne.n	8004920 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800493e:	687b      	ldr	r3, [r7, #4]
 8004940:	681b      	ldr	r3, [r3, #0]
 8004942:	f003 0308 	and.w	r3, r3, #8
 8004946:	2b00      	cmp	r3, #0
 8004948:	d036      	beq.n	80049b8 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 800494a:	687b      	ldr	r3, [r7, #4]
 800494c:	695b      	ldr	r3, [r3, #20]
 800494e:	2b00      	cmp	r3, #0
 8004950:	d016      	beq.n	8004980 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8004952:	4b15      	ldr	r3, [pc, #84]	; (80049a8 <HAL_RCC_OscConfig+0x248>)
 8004954:	2201      	movs	r2, #1
 8004956:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004958:	f7fe fbf6 	bl	8003148 <HAL_GetTick>
 800495c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800495e:	e008      	b.n	8004972 <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004960:	f7fe fbf2 	bl	8003148 <HAL_GetTick>
 8004964:	4602      	mov	r2, r0
 8004966:	693b      	ldr	r3, [r7, #16]
 8004968:	1ad3      	subs	r3, r2, r3
 800496a:	2b02      	cmp	r3, #2
 800496c:	d901      	bls.n	8004972 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 800496e:	2303      	movs	r3, #3
 8004970:	e167      	b.n	8004c42 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004972:	4b0b      	ldr	r3, [pc, #44]	; (80049a0 <HAL_RCC_OscConfig+0x240>)
 8004974:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004976:	f003 0302 	and.w	r3, r3, #2
 800497a:	2b00      	cmp	r3, #0
 800497c:	d0f0      	beq.n	8004960 <HAL_RCC_OscConfig+0x200>
 800497e:	e01b      	b.n	80049b8 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8004980:	4b09      	ldr	r3, [pc, #36]	; (80049a8 <HAL_RCC_OscConfig+0x248>)
 8004982:	2200      	movs	r2, #0
 8004984:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004986:	f7fe fbdf 	bl	8003148 <HAL_GetTick>
 800498a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800498c:	e00e      	b.n	80049ac <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800498e:	f7fe fbdb 	bl	8003148 <HAL_GetTick>
 8004992:	4602      	mov	r2, r0
 8004994:	693b      	ldr	r3, [r7, #16]
 8004996:	1ad3      	subs	r3, r2, r3
 8004998:	2b02      	cmp	r3, #2
 800499a:	d907      	bls.n	80049ac <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 800499c:	2303      	movs	r3, #3
 800499e:	e150      	b.n	8004c42 <HAL_RCC_OscConfig+0x4e2>
 80049a0:	40023800 	.word	0x40023800
 80049a4:	42470000 	.word	0x42470000
 80049a8:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80049ac:	4b88      	ldr	r3, [pc, #544]	; (8004bd0 <HAL_RCC_OscConfig+0x470>)
 80049ae:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80049b0:	f003 0302 	and.w	r3, r3, #2
 80049b4:	2b00      	cmp	r3, #0
 80049b6:	d1ea      	bne.n	800498e <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80049b8:	687b      	ldr	r3, [r7, #4]
 80049ba:	681b      	ldr	r3, [r3, #0]
 80049bc:	f003 0304 	and.w	r3, r3, #4
 80049c0:	2b00      	cmp	r3, #0
 80049c2:	f000 8097 	beq.w	8004af4 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 80049c6:	2300      	movs	r3, #0
 80049c8:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80049ca:	4b81      	ldr	r3, [pc, #516]	; (8004bd0 <HAL_RCC_OscConfig+0x470>)
 80049cc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80049ce:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80049d2:	2b00      	cmp	r3, #0
 80049d4:	d10f      	bne.n	80049f6 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80049d6:	2300      	movs	r3, #0
 80049d8:	60bb      	str	r3, [r7, #8]
 80049da:	4b7d      	ldr	r3, [pc, #500]	; (8004bd0 <HAL_RCC_OscConfig+0x470>)
 80049dc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80049de:	4a7c      	ldr	r2, [pc, #496]	; (8004bd0 <HAL_RCC_OscConfig+0x470>)
 80049e0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80049e4:	6413      	str	r3, [r2, #64]	; 0x40
 80049e6:	4b7a      	ldr	r3, [pc, #488]	; (8004bd0 <HAL_RCC_OscConfig+0x470>)
 80049e8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80049ea:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80049ee:	60bb      	str	r3, [r7, #8]
 80049f0:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80049f2:	2301      	movs	r3, #1
 80049f4:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80049f6:	4b77      	ldr	r3, [pc, #476]	; (8004bd4 <HAL_RCC_OscConfig+0x474>)
 80049f8:	681b      	ldr	r3, [r3, #0]
 80049fa:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80049fe:	2b00      	cmp	r3, #0
 8004a00:	d118      	bne.n	8004a34 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8004a02:	4b74      	ldr	r3, [pc, #464]	; (8004bd4 <HAL_RCC_OscConfig+0x474>)
 8004a04:	681b      	ldr	r3, [r3, #0]
 8004a06:	4a73      	ldr	r2, [pc, #460]	; (8004bd4 <HAL_RCC_OscConfig+0x474>)
 8004a08:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004a0c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8004a0e:	f7fe fb9b 	bl	8003148 <HAL_GetTick>
 8004a12:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004a14:	e008      	b.n	8004a28 <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004a16:	f7fe fb97 	bl	8003148 <HAL_GetTick>
 8004a1a:	4602      	mov	r2, r0
 8004a1c:	693b      	ldr	r3, [r7, #16]
 8004a1e:	1ad3      	subs	r3, r2, r3
 8004a20:	2b02      	cmp	r3, #2
 8004a22:	d901      	bls.n	8004a28 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8004a24:	2303      	movs	r3, #3
 8004a26:	e10c      	b.n	8004c42 <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004a28:	4b6a      	ldr	r3, [pc, #424]	; (8004bd4 <HAL_RCC_OscConfig+0x474>)
 8004a2a:	681b      	ldr	r3, [r3, #0]
 8004a2c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004a30:	2b00      	cmp	r3, #0
 8004a32:	d0f0      	beq.n	8004a16 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004a34:	687b      	ldr	r3, [r7, #4]
 8004a36:	689b      	ldr	r3, [r3, #8]
 8004a38:	2b01      	cmp	r3, #1
 8004a3a:	d106      	bne.n	8004a4a <HAL_RCC_OscConfig+0x2ea>
 8004a3c:	4b64      	ldr	r3, [pc, #400]	; (8004bd0 <HAL_RCC_OscConfig+0x470>)
 8004a3e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004a40:	4a63      	ldr	r2, [pc, #396]	; (8004bd0 <HAL_RCC_OscConfig+0x470>)
 8004a42:	f043 0301 	orr.w	r3, r3, #1
 8004a46:	6713      	str	r3, [r2, #112]	; 0x70
 8004a48:	e01c      	b.n	8004a84 <HAL_RCC_OscConfig+0x324>
 8004a4a:	687b      	ldr	r3, [r7, #4]
 8004a4c:	689b      	ldr	r3, [r3, #8]
 8004a4e:	2b05      	cmp	r3, #5
 8004a50:	d10c      	bne.n	8004a6c <HAL_RCC_OscConfig+0x30c>
 8004a52:	4b5f      	ldr	r3, [pc, #380]	; (8004bd0 <HAL_RCC_OscConfig+0x470>)
 8004a54:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004a56:	4a5e      	ldr	r2, [pc, #376]	; (8004bd0 <HAL_RCC_OscConfig+0x470>)
 8004a58:	f043 0304 	orr.w	r3, r3, #4
 8004a5c:	6713      	str	r3, [r2, #112]	; 0x70
 8004a5e:	4b5c      	ldr	r3, [pc, #368]	; (8004bd0 <HAL_RCC_OscConfig+0x470>)
 8004a60:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004a62:	4a5b      	ldr	r2, [pc, #364]	; (8004bd0 <HAL_RCC_OscConfig+0x470>)
 8004a64:	f043 0301 	orr.w	r3, r3, #1
 8004a68:	6713      	str	r3, [r2, #112]	; 0x70
 8004a6a:	e00b      	b.n	8004a84 <HAL_RCC_OscConfig+0x324>
 8004a6c:	4b58      	ldr	r3, [pc, #352]	; (8004bd0 <HAL_RCC_OscConfig+0x470>)
 8004a6e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004a70:	4a57      	ldr	r2, [pc, #348]	; (8004bd0 <HAL_RCC_OscConfig+0x470>)
 8004a72:	f023 0301 	bic.w	r3, r3, #1
 8004a76:	6713      	str	r3, [r2, #112]	; 0x70
 8004a78:	4b55      	ldr	r3, [pc, #340]	; (8004bd0 <HAL_RCC_OscConfig+0x470>)
 8004a7a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004a7c:	4a54      	ldr	r2, [pc, #336]	; (8004bd0 <HAL_RCC_OscConfig+0x470>)
 8004a7e:	f023 0304 	bic.w	r3, r3, #4
 8004a82:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8004a84:	687b      	ldr	r3, [r7, #4]
 8004a86:	689b      	ldr	r3, [r3, #8]
 8004a88:	2b00      	cmp	r3, #0
 8004a8a:	d015      	beq.n	8004ab8 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004a8c:	f7fe fb5c 	bl	8003148 <HAL_GetTick>
 8004a90:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004a92:	e00a      	b.n	8004aaa <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004a94:	f7fe fb58 	bl	8003148 <HAL_GetTick>
 8004a98:	4602      	mov	r2, r0
 8004a9a:	693b      	ldr	r3, [r7, #16]
 8004a9c:	1ad3      	subs	r3, r2, r3
 8004a9e:	f241 3288 	movw	r2, #5000	; 0x1388
 8004aa2:	4293      	cmp	r3, r2
 8004aa4:	d901      	bls.n	8004aaa <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8004aa6:	2303      	movs	r3, #3
 8004aa8:	e0cb      	b.n	8004c42 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004aaa:	4b49      	ldr	r3, [pc, #292]	; (8004bd0 <HAL_RCC_OscConfig+0x470>)
 8004aac:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004aae:	f003 0302 	and.w	r3, r3, #2
 8004ab2:	2b00      	cmp	r3, #0
 8004ab4:	d0ee      	beq.n	8004a94 <HAL_RCC_OscConfig+0x334>
 8004ab6:	e014      	b.n	8004ae2 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004ab8:	f7fe fb46 	bl	8003148 <HAL_GetTick>
 8004abc:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004abe:	e00a      	b.n	8004ad6 <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004ac0:	f7fe fb42 	bl	8003148 <HAL_GetTick>
 8004ac4:	4602      	mov	r2, r0
 8004ac6:	693b      	ldr	r3, [r7, #16]
 8004ac8:	1ad3      	subs	r3, r2, r3
 8004aca:	f241 3288 	movw	r2, #5000	; 0x1388
 8004ace:	4293      	cmp	r3, r2
 8004ad0:	d901      	bls.n	8004ad6 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8004ad2:	2303      	movs	r3, #3
 8004ad4:	e0b5      	b.n	8004c42 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004ad6:	4b3e      	ldr	r3, [pc, #248]	; (8004bd0 <HAL_RCC_OscConfig+0x470>)
 8004ad8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004ada:	f003 0302 	and.w	r3, r3, #2
 8004ade:	2b00      	cmp	r3, #0
 8004ae0:	d1ee      	bne.n	8004ac0 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8004ae2:	7dfb      	ldrb	r3, [r7, #23]
 8004ae4:	2b01      	cmp	r3, #1
 8004ae6:	d105      	bne.n	8004af4 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004ae8:	4b39      	ldr	r3, [pc, #228]	; (8004bd0 <HAL_RCC_OscConfig+0x470>)
 8004aea:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004aec:	4a38      	ldr	r2, [pc, #224]	; (8004bd0 <HAL_RCC_OscConfig+0x470>)
 8004aee:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8004af2:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8004af4:	687b      	ldr	r3, [r7, #4]
 8004af6:	699b      	ldr	r3, [r3, #24]
 8004af8:	2b00      	cmp	r3, #0
 8004afa:	f000 80a1 	beq.w	8004c40 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8004afe:	4b34      	ldr	r3, [pc, #208]	; (8004bd0 <HAL_RCC_OscConfig+0x470>)
 8004b00:	689b      	ldr	r3, [r3, #8]
 8004b02:	f003 030c 	and.w	r3, r3, #12
 8004b06:	2b08      	cmp	r3, #8
 8004b08:	d05c      	beq.n	8004bc4 <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8004b0a:	687b      	ldr	r3, [r7, #4]
 8004b0c:	699b      	ldr	r3, [r3, #24]
 8004b0e:	2b02      	cmp	r3, #2
 8004b10:	d141      	bne.n	8004b96 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004b12:	4b31      	ldr	r3, [pc, #196]	; (8004bd8 <HAL_RCC_OscConfig+0x478>)
 8004b14:	2200      	movs	r2, #0
 8004b16:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004b18:	f7fe fb16 	bl	8003148 <HAL_GetTick>
 8004b1c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004b1e:	e008      	b.n	8004b32 <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004b20:	f7fe fb12 	bl	8003148 <HAL_GetTick>
 8004b24:	4602      	mov	r2, r0
 8004b26:	693b      	ldr	r3, [r7, #16]
 8004b28:	1ad3      	subs	r3, r2, r3
 8004b2a:	2b02      	cmp	r3, #2
 8004b2c:	d901      	bls.n	8004b32 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8004b2e:	2303      	movs	r3, #3
 8004b30:	e087      	b.n	8004c42 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004b32:	4b27      	ldr	r3, [pc, #156]	; (8004bd0 <HAL_RCC_OscConfig+0x470>)
 8004b34:	681b      	ldr	r3, [r3, #0]
 8004b36:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004b3a:	2b00      	cmp	r3, #0
 8004b3c:	d1f0      	bne.n	8004b20 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8004b3e:	687b      	ldr	r3, [r7, #4]
 8004b40:	69da      	ldr	r2, [r3, #28]
 8004b42:	687b      	ldr	r3, [r7, #4]
 8004b44:	6a1b      	ldr	r3, [r3, #32]
 8004b46:	431a      	orrs	r2, r3
 8004b48:	687b      	ldr	r3, [r7, #4]
 8004b4a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004b4c:	019b      	lsls	r3, r3, #6
 8004b4e:	431a      	orrs	r2, r3
 8004b50:	687b      	ldr	r3, [r7, #4]
 8004b52:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004b54:	085b      	lsrs	r3, r3, #1
 8004b56:	3b01      	subs	r3, #1
 8004b58:	041b      	lsls	r3, r3, #16
 8004b5a:	431a      	orrs	r2, r3
 8004b5c:	687b      	ldr	r3, [r7, #4]
 8004b5e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004b60:	061b      	lsls	r3, r3, #24
 8004b62:	491b      	ldr	r1, [pc, #108]	; (8004bd0 <HAL_RCC_OscConfig+0x470>)
 8004b64:	4313      	orrs	r3, r2
 8004b66:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8004b68:	4b1b      	ldr	r3, [pc, #108]	; (8004bd8 <HAL_RCC_OscConfig+0x478>)
 8004b6a:	2201      	movs	r2, #1
 8004b6c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004b6e:	f7fe faeb 	bl	8003148 <HAL_GetTick>
 8004b72:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004b74:	e008      	b.n	8004b88 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004b76:	f7fe fae7 	bl	8003148 <HAL_GetTick>
 8004b7a:	4602      	mov	r2, r0
 8004b7c:	693b      	ldr	r3, [r7, #16]
 8004b7e:	1ad3      	subs	r3, r2, r3
 8004b80:	2b02      	cmp	r3, #2
 8004b82:	d901      	bls.n	8004b88 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8004b84:	2303      	movs	r3, #3
 8004b86:	e05c      	b.n	8004c42 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004b88:	4b11      	ldr	r3, [pc, #68]	; (8004bd0 <HAL_RCC_OscConfig+0x470>)
 8004b8a:	681b      	ldr	r3, [r3, #0]
 8004b8c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004b90:	2b00      	cmp	r3, #0
 8004b92:	d0f0      	beq.n	8004b76 <HAL_RCC_OscConfig+0x416>
 8004b94:	e054      	b.n	8004c40 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004b96:	4b10      	ldr	r3, [pc, #64]	; (8004bd8 <HAL_RCC_OscConfig+0x478>)
 8004b98:	2200      	movs	r2, #0
 8004b9a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004b9c:	f7fe fad4 	bl	8003148 <HAL_GetTick>
 8004ba0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004ba2:	e008      	b.n	8004bb6 <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004ba4:	f7fe fad0 	bl	8003148 <HAL_GetTick>
 8004ba8:	4602      	mov	r2, r0
 8004baa:	693b      	ldr	r3, [r7, #16]
 8004bac:	1ad3      	subs	r3, r2, r3
 8004bae:	2b02      	cmp	r3, #2
 8004bb0:	d901      	bls.n	8004bb6 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8004bb2:	2303      	movs	r3, #3
 8004bb4:	e045      	b.n	8004c42 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004bb6:	4b06      	ldr	r3, [pc, #24]	; (8004bd0 <HAL_RCC_OscConfig+0x470>)
 8004bb8:	681b      	ldr	r3, [r3, #0]
 8004bba:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004bbe:	2b00      	cmp	r3, #0
 8004bc0:	d1f0      	bne.n	8004ba4 <HAL_RCC_OscConfig+0x444>
 8004bc2:	e03d      	b.n	8004c40 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8004bc4:	687b      	ldr	r3, [r7, #4]
 8004bc6:	699b      	ldr	r3, [r3, #24]
 8004bc8:	2b01      	cmp	r3, #1
 8004bca:	d107      	bne.n	8004bdc <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8004bcc:	2301      	movs	r3, #1
 8004bce:	e038      	b.n	8004c42 <HAL_RCC_OscConfig+0x4e2>
 8004bd0:	40023800 	.word	0x40023800
 8004bd4:	40007000 	.word	0x40007000
 8004bd8:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8004bdc:	4b1b      	ldr	r3, [pc, #108]	; (8004c4c <HAL_RCC_OscConfig+0x4ec>)
 8004bde:	685b      	ldr	r3, [r3, #4]
 8004be0:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8004be2:	687b      	ldr	r3, [r7, #4]
 8004be4:	699b      	ldr	r3, [r3, #24]
 8004be6:	2b01      	cmp	r3, #1
 8004be8:	d028      	beq.n	8004c3c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004bea:	68fb      	ldr	r3, [r7, #12]
 8004bec:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8004bf0:	687b      	ldr	r3, [r7, #4]
 8004bf2:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8004bf4:	429a      	cmp	r2, r3
 8004bf6:	d121      	bne.n	8004c3c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8004bf8:	68fb      	ldr	r3, [r7, #12]
 8004bfa:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8004bfe:	687b      	ldr	r3, [r7, #4]
 8004c00:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004c02:	429a      	cmp	r2, r3
 8004c04:	d11a      	bne.n	8004c3c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8004c06:	68fa      	ldr	r2, [r7, #12]
 8004c08:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8004c0c:	4013      	ands	r3, r2
 8004c0e:	687a      	ldr	r2, [r7, #4]
 8004c10:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8004c12:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8004c14:	4293      	cmp	r3, r2
 8004c16:	d111      	bne.n	8004c3c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8004c18:	68fb      	ldr	r3, [r7, #12]
 8004c1a:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8004c1e:	687b      	ldr	r3, [r7, #4]
 8004c20:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004c22:	085b      	lsrs	r3, r3, #1
 8004c24:	3b01      	subs	r3, #1
 8004c26:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8004c28:	429a      	cmp	r2, r3
 8004c2a:	d107      	bne.n	8004c3c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8004c2c:	68fb      	ldr	r3, [r7, #12]
 8004c2e:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8004c32:	687b      	ldr	r3, [r7, #4]
 8004c34:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004c36:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8004c38:	429a      	cmp	r2, r3
 8004c3a:	d001      	beq.n	8004c40 <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 8004c3c:	2301      	movs	r3, #1
 8004c3e:	e000      	b.n	8004c42 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8004c40:	2300      	movs	r3, #0
}
 8004c42:	4618      	mov	r0, r3
 8004c44:	3718      	adds	r7, #24
 8004c46:	46bd      	mov	sp, r7
 8004c48:	bd80      	pop	{r7, pc}
 8004c4a:	bf00      	nop
 8004c4c:	40023800 	.word	0x40023800

08004c50 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8004c50:	b580      	push	{r7, lr}
 8004c52:	b084      	sub	sp, #16
 8004c54:	af00      	add	r7, sp, #0
 8004c56:	6078      	str	r0, [r7, #4]
 8004c58:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8004c5a:	687b      	ldr	r3, [r7, #4]
 8004c5c:	2b00      	cmp	r3, #0
 8004c5e:	d101      	bne.n	8004c64 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8004c60:	2301      	movs	r3, #1
 8004c62:	e0cc      	b.n	8004dfe <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8004c64:	4b68      	ldr	r3, [pc, #416]	; (8004e08 <HAL_RCC_ClockConfig+0x1b8>)
 8004c66:	681b      	ldr	r3, [r3, #0]
 8004c68:	f003 0307 	and.w	r3, r3, #7
 8004c6c:	683a      	ldr	r2, [r7, #0]
 8004c6e:	429a      	cmp	r2, r3
 8004c70:	d90c      	bls.n	8004c8c <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004c72:	4b65      	ldr	r3, [pc, #404]	; (8004e08 <HAL_RCC_ClockConfig+0x1b8>)
 8004c74:	683a      	ldr	r2, [r7, #0]
 8004c76:	b2d2      	uxtb	r2, r2
 8004c78:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004c7a:	4b63      	ldr	r3, [pc, #396]	; (8004e08 <HAL_RCC_ClockConfig+0x1b8>)
 8004c7c:	681b      	ldr	r3, [r3, #0]
 8004c7e:	f003 0307 	and.w	r3, r3, #7
 8004c82:	683a      	ldr	r2, [r7, #0]
 8004c84:	429a      	cmp	r2, r3
 8004c86:	d001      	beq.n	8004c8c <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8004c88:	2301      	movs	r3, #1
 8004c8a:	e0b8      	b.n	8004dfe <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004c8c:	687b      	ldr	r3, [r7, #4]
 8004c8e:	681b      	ldr	r3, [r3, #0]
 8004c90:	f003 0302 	and.w	r3, r3, #2
 8004c94:	2b00      	cmp	r3, #0
 8004c96:	d020      	beq.n	8004cda <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004c98:	687b      	ldr	r3, [r7, #4]
 8004c9a:	681b      	ldr	r3, [r3, #0]
 8004c9c:	f003 0304 	and.w	r3, r3, #4
 8004ca0:	2b00      	cmp	r3, #0
 8004ca2:	d005      	beq.n	8004cb0 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8004ca4:	4b59      	ldr	r3, [pc, #356]	; (8004e0c <HAL_RCC_ClockConfig+0x1bc>)
 8004ca6:	689b      	ldr	r3, [r3, #8]
 8004ca8:	4a58      	ldr	r2, [pc, #352]	; (8004e0c <HAL_RCC_ClockConfig+0x1bc>)
 8004caa:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8004cae:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004cb0:	687b      	ldr	r3, [r7, #4]
 8004cb2:	681b      	ldr	r3, [r3, #0]
 8004cb4:	f003 0308 	and.w	r3, r3, #8
 8004cb8:	2b00      	cmp	r3, #0
 8004cba:	d005      	beq.n	8004cc8 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8004cbc:	4b53      	ldr	r3, [pc, #332]	; (8004e0c <HAL_RCC_ClockConfig+0x1bc>)
 8004cbe:	689b      	ldr	r3, [r3, #8]
 8004cc0:	4a52      	ldr	r2, [pc, #328]	; (8004e0c <HAL_RCC_ClockConfig+0x1bc>)
 8004cc2:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8004cc6:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004cc8:	4b50      	ldr	r3, [pc, #320]	; (8004e0c <HAL_RCC_ClockConfig+0x1bc>)
 8004cca:	689b      	ldr	r3, [r3, #8]
 8004ccc:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8004cd0:	687b      	ldr	r3, [r7, #4]
 8004cd2:	689b      	ldr	r3, [r3, #8]
 8004cd4:	494d      	ldr	r1, [pc, #308]	; (8004e0c <HAL_RCC_ClockConfig+0x1bc>)
 8004cd6:	4313      	orrs	r3, r2
 8004cd8:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8004cda:	687b      	ldr	r3, [r7, #4]
 8004cdc:	681b      	ldr	r3, [r3, #0]
 8004cde:	f003 0301 	and.w	r3, r3, #1
 8004ce2:	2b00      	cmp	r3, #0
 8004ce4:	d044      	beq.n	8004d70 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8004ce6:	687b      	ldr	r3, [r7, #4]
 8004ce8:	685b      	ldr	r3, [r3, #4]
 8004cea:	2b01      	cmp	r3, #1
 8004cec:	d107      	bne.n	8004cfe <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004cee:	4b47      	ldr	r3, [pc, #284]	; (8004e0c <HAL_RCC_ClockConfig+0x1bc>)
 8004cf0:	681b      	ldr	r3, [r3, #0]
 8004cf2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004cf6:	2b00      	cmp	r3, #0
 8004cf8:	d119      	bne.n	8004d2e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004cfa:	2301      	movs	r3, #1
 8004cfc:	e07f      	b.n	8004dfe <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8004cfe:	687b      	ldr	r3, [r7, #4]
 8004d00:	685b      	ldr	r3, [r3, #4]
 8004d02:	2b02      	cmp	r3, #2
 8004d04:	d003      	beq.n	8004d0e <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8004d06:	687b      	ldr	r3, [r7, #4]
 8004d08:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8004d0a:	2b03      	cmp	r3, #3
 8004d0c:	d107      	bne.n	8004d1e <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004d0e:	4b3f      	ldr	r3, [pc, #252]	; (8004e0c <HAL_RCC_ClockConfig+0x1bc>)
 8004d10:	681b      	ldr	r3, [r3, #0]
 8004d12:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004d16:	2b00      	cmp	r3, #0
 8004d18:	d109      	bne.n	8004d2e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004d1a:	2301      	movs	r3, #1
 8004d1c:	e06f      	b.n	8004dfe <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004d1e:	4b3b      	ldr	r3, [pc, #236]	; (8004e0c <HAL_RCC_ClockConfig+0x1bc>)
 8004d20:	681b      	ldr	r3, [r3, #0]
 8004d22:	f003 0302 	and.w	r3, r3, #2
 8004d26:	2b00      	cmp	r3, #0
 8004d28:	d101      	bne.n	8004d2e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004d2a:	2301      	movs	r3, #1
 8004d2c:	e067      	b.n	8004dfe <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8004d2e:	4b37      	ldr	r3, [pc, #220]	; (8004e0c <HAL_RCC_ClockConfig+0x1bc>)
 8004d30:	689b      	ldr	r3, [r3, #8]
 8004d32:	f023 0203 	bic.w	r2, r3, #3
 8004d36:	687b      	ldr	r3, [r7, #4]
 8004d38:	685b      	ldr	r3, [r3, #4]
 8004d3a:	4934      	ldr	r1, [pc, #208]	; (8004e0c <HAL_RCC_ClockConfig+0x1bc>)
 8004d3c:	4313      	orrs	r3, r2
 8004d3e:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8004d40:	f7fe fa02 	bl	8003148 <HAL_GetTick>
 8004d44:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004d46:	e00a      	b.n	8004d5e <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004d48:	f7fe f9fe 	bl	8003148 <HAL_GetTick>
 8004d4c:	4602      	mov	r2, r0
 8004d4e:	68fb      	ldr	r3, [r7, #12]
 8004d50:	1ad3      	subs	r3, r2, r3
 8004d52:	f241 3288 	movw	r2, #5000	; 0x1388
 8004d56:	4293      	cmp	r3, r2
 8004d58:	d901      	bls.n	8004d5e <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8004d5a:	2303      	movs	r3, #3
 8004d5c:	e04f      	b.n	8004dfe <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004d5e:	4b2b      	ldr	r3, [pc, #172]	; (8004e0c <HAL_RCC_ClockConfig+0x1bc>)
 8004d60:	689b      	ldr	r3, [r3, #8]
 8004d62:	f003 020c 	and.w	r2, r3, #12
 8004d66:	687b      	ldr	r3, [r7, #4]
 8004d68:	685b      	ldr	r3, [r3, #4]
 8004d6a:	009b      	lsls	r3, r3, #2
 8004d6c:	429a      	cmp	r2, r3
 8004d6e:	d1eb      	bne.n	8004d48 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8004d70:	4b25      	ldr	r3, [pc, #148]	; (8004e08 <HAL_RCC_ClockConfig+0x1b8>)
 8004d72:	681b      	ldr	r3, [r3, #0]
 8004d74:	f003 0307 	and.w	r3, r3, #7
 8004d78:	683a      	ldr	r2, [r7, #0]
 8004d7a:	429a      	cmp	r2, r3
 8004d7c:	d20c      	bcs.n	8004d98 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004d7e:	4b22      	ldr	r3, [pc, #136]	; (8004e08 <HAL_RCC_ClockConfig+0x1b8>)
 8004d80:	683a      	ldr	r2, [r7, #0]
 8004d82:	b2d2      	uxtb	r2, r2
 8004d84:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004d86:	4b20      	ldr	r3, [pc, #128]	; (8004e08 <HAL_RCC_ClockConfig+0x1b8>)
 8004d88:	681b      	ldr	r3, [r3, #0]
 8004d8a:	f003 0307 	and.w	r3, r3, #7
 8004d8e:	683a      	ldr	r2, [r7, #0]
 8004d90:	429a      	cmp	r2, r3
 8004d92:	d001      	beq.n	8004d98 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8004d94:	2301      	movs	r3, #1
 8004d96:	e032      	b.n	8004dfe <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004d98:	687b      	ldr	r3, [r7, #4]
 8004d9a:	681b      	ldr	r3, [r3, #0]
 8004d9c:	f003 0304 	and.w	r3, r3, #4
 8004da0:	2b00      	cmp	r3, #0
 8004da2:	d008      	beq.n	8004db6 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8004da4:	4b19      	ldr	r3, [pc, #100]	; (8004e0c <HAL_RCC_ClockConfig+0x1bc>)
 8004da6:	689b      	ldr	r3, [r3, #8]
 8004da8:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8004dac:	687b      	ldr	r3, [r7, #4]
 8004dae:	68db      	ldr	r3, [r3, #12]
 8004db0:	4916      	ldr	r1, [pc, #88]	; (8004e0c <HAL_RCC_ClockConfig+0x1bc>)
 8004db2:	4313      	orrs	r3, r2
 8004db4:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004db6:	687b      	ldr	r3, [r7, #4]
 8004db8:	681b      	ldr	r3, [r3, #0]
 8004dba:	f003 0308 	and.w	r3, r3, #8
 8004dbe:	2b00      	cmp	r3, #0
 8004dc0:	d009      	beq.n	8004dd6 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8004dc2:	4b12      	ldr	r3, [pc, #72]	; (8004e0c <HAL_RCC_ClockConfig+0x1bc>)
 8004dc4:	689b      	ldr	r3, [r3, #8]
 8004dc6:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8004dca:	687b      	ldr	r3, [r7, #4]
 8004dcc:	691b      	ldr	r3, [r3, #16]
 8004dce:	00db      	lsls	r3, r3, #3
 8004dd0:	490e      	ldr	r1, [pc, #56]	; (8004e0c <HAL_RCC_ClockConfig+0x1bc>)
 8004dd2:	4313      	orrs	r3, r2
 8004dd4:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8004dd6:	f000 f821 	bl	8004e1c <HAL_RCC_GetSysClockFreq>
 8004dda:	4602      	mov	r2, r0
 8004ddc:	4b0b      	ldr	r3, [pc, #44]	; (8004e0c <HAL_RCC_ClockConfig+0x1bc>)
 8004dde:	689b      	ldr	r3, [r3, #8]
 8004de0:	091b      	lsrs	r3, r3, #4
 8004de2:	f003 030f 	and.w	r3, r3, #15
 8004de6:	490a      	ldr	r1, [pc, #40]	; (8004e10 <HAL_RCC_ClockConfig+0x1c0>)
 8004de8:	5ccb      	ldrb	r3, [r1, r3]
 8004dea:	fa22 f303 	lsr.w	r3, r2, r3
 8004dee:	4a09      	ldr	r2, [pc, #36]	; (8004e14 <HAL_RCC_ClockConfig+0x1c4>)
 8004df0:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 8004df2:	4b09      	ldr	r3, [pc, #36]	; (8004e18 <HAL_RCC_ClockConfig+0x1c8>)
 8004df4:	681b      	ldr	r3, [r3, #0]
 8004df6:	4618      	mov	r0, r3
 8004df8:	f7fe f962 	bl	80030c0 <HAL_InitTick>

  return HAL_OK;
 8004dfc:	2300      	movs	r3, #0
}
 8004dfe:	4618      	mov	r0, r3
 8004e00:	3710      	adds	r7, #16
 8004e02:	46bd      	mov	sp, r7
 8004e04:	bd80      	pop	{r7, pc}
 8004e06:	bf00      	nop
 8004e08:	40023c00 	.word	0x40023c00
 8004e0c:	40023800 	.word	0x40023800
 8004e10:	0800a48c 	.word	0x0800a48c
 8004e14:	20000224 	.word	0x20000224
 8004e18:	20000228 	.word	0x20000228

08004e1c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004e1c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8004e20:	b090      	sub	sp, #64	; 0x40
 8004e22:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8004e24:	2300      	movs	r3, #0
 8004e26:	637b      	str	r3, [r7, #52]	; 0x34
  uint32_t pllvco = 0U;
 8004e28:	2300      	movs	r3, #0
 8004e2a:	63fb      	str	r3, [r7, #60]	; 0x3c
  uint32_t pllp = 0U;
 8004e2c:	2300      	movs	r3, #0
 8004e2e:	633b      	str	r3, [r7, #48]	; 0x30
  uint32_t sysclockfreq = 0U;
 8004e30:	2300      	movs	r3, #0
 8004e32:	63bb      	str	r3, [r7, #56]	; 0x38

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8004e34:	4b59      	ldr	r3, [pc, #356]	; (8004f9c <HAL_RCC_GetSysClockFreq+0x180>)
 8004e36:	689b      	ldr	r3, [r3, #8]
 8004e38:	f003 030c 	and.w	r3, r3, #12
 8004e3c:	2b08      	cmp	r3, #8
 8004e3e:	d00d      	beq.n	8004e5c <HAL_RCC_GetSysClockFreq+0x40>
 8004e40:	2b08      	cmp	r3, #8
 8004e42:	f200 80a1 	bhi.w	8004f88 <HAL_RCC_GetSysClockFreq+0x16c>
 8004e46:	2b00      	cmp	r3, #0
 8004e48:	d002      	beq.n	8004e50 <HAL_RCC_GetSysClockFreq+0x34>
 8004e4a:	2b04      	cmp	r3, #4
 8004e4c:	d003      	beq.n	8004e56 <HAL_RCC_GetSysClockFreq+0x3a>
 8004e4e:	e09b      	b.n	8004f88 <HAL_RCC_GetSysClockFreq+0x16c>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8004e50:	4b53      	ldr	r3, [pc, #332]	; (8004fa0 <HAL_RCC_GetSysClockFreq+0x184>)
 8004e52:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 8004e54:	e09b      	b.n	8004f8e <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8004e56:	4b53      	ldr	r3, [pc, #332]	; (8004fa4 <HAL_RCC_GetSysClockFreq+0x188>)
 8004e58:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 8004e5a:	e098      	b.n	8004f8e <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8004e5c:	4b4f      	ldr	r3, [pc, #316]	; (8004f9c <HAL_RCC_GetSysClockFreq+0x180>)
 8004e5e:	685b      	ldr	r3, [r3, #4]
 8004e60:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8004e64:	637b      	str	r3, [r7, #52]	; 0x34
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8004e66:	4b4d      	ldr	r3, [pc, #308]	; (8004f9c <HAL_RCC_GetSysClockFreq+0x180>)
 8004e68:	685b      	ldr	r3, [r3, #4]
 8004e6a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8004e6e:	2b00      	cmp	r3, #0
 8004e70:	d028      	beq.n	8004ec4 <HAL_RCC_GetSysClockFreq+0xa8>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004e72:	4b4a      	ldr	r3, [pc, #296]	; (8004f9c <HAL_RCC_GetSysClockFreq+0x180>)
 8004e74:	685b      	ldr	r3, [r3, #4]
 8004e76:	099b      	lsrs	r3, r3, #6
 8004e78:	2200      	movs	r2, #0
 8004e7a:	623b      	str	r3, [r7, #32]
 8004e7c:	627a      	str	r2, [r7, #36]	; 0x24
 8004e7e:	6a3b      	ldr	r3, [r7, #32]
 8004e80:	f3c3 0008 	ubfx	r0, r3, #0, #9
 8004e84:	2100      	movs	r1, #0
 8004e86:	4b47      	ldr	r3, [pc, #284]	; (8004fa4 <HAL_RCC_GetSysClockFreq+0x188>)
 8004e88:	fb03 f201 	mul.w	r2, r3, r1
 8004e8c:	2300      	movs	r3, #0
 8004e8e:	fb00 f303 	mul.w	r3, r0, r3
 8004e92:	4413      	add	r3, r2
 8004e94:	4a43      	ldr	r2, [pc, #268]	; (8004fa4 <HAL_RCC_GetSysClockFreq+0x188>)
 8004e96:	fba0 1202 	umull	r1, r2, r0, r2
 8004e9a:	62fa      	str	r2, [r7, #44]	; 0x2c
 8004e9c:	460a      	mov	r2, r1
 8004e9e:	62ba      	str	r2, [r7, #40]	; 0x28
 8004ea0:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8004ea2:	4413      	add	r3, r2
 8004ea4:	62fb      	str	r3, [r7, #44]	; 0x2c
 8004ea6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004ea8:	2200      	movs	r2, #0
 8004eaa:	61bb      	str	r3, [r7, #24]
 8004eac:	61fa      	str	r2, [r7, #28]
 8004eae:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8004eb2:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	; 0x28
 8004eb6:	f7fb fda5 	bl	8000a04 <__aeabi_uldivmod>
 8004eba:	4602      	mov	r2, r0
 8004ebc:	460b      	mov	r3, r1
 8004ebe:	4613      	mov	r3, r2
 8004ec0:	63fb      	str	r3, [r7, #60]	; 0x3c
 8004ec2:	e053      	b.n	8004f6c <HAL_RCC_GetSysClockFreq+0x150>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004ec4:	4b35      	ldr	r3, [pc, #212]	; (8004f9c <HAL_RCC_GetSysClockFreq+0x180>)
 8004ec6:	685b      	ldr	r3, [r3, #4]
 8004ec8:	099b      	lsrs	r3, r3, #6
 8004eca:	2200      	movs	r2, #0
 8004ecc:	613b      	str	r3, [r7, #16]
 8004ece:	617a      	str	r2, [r7, #20]
 8004ed0:	693b      	ldr	r3, [r7, #16]
 8004ed2:	f3c3 0a08 	ubfx	sl, r3, #0, #9
 8004ed6:	f04f 0b00 	mov.w	fp, #0
 8004eda:	4652      	mov	r2, sl
 8004edc:	465b      	mov	r3, fp
 8004ede:	f04f 0000 	mov.w	r0, #0
 8004ee2:	f04f 0100 	mov.w	r1, #0
 8004ee6:	0159      	lsls	r1, r3, #5
 8004ee8:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8004eec:	0150      	lsls	r0, r2, #5
 8004eee:	4602      	mov	r2, r0
 8004ef0:	460b      	mov	r3, r1
 8004ef2:	ebb2 080a 	subs.w	r8, r2, sl
 8004ef6:	eb63 090b 	sbc.w	r9, r3, fp
 8004efa:	f04f 0200 	mov.w	r2, #0
 8004efe:	f04f 0300 	mov.w	r3, #0
 8004f02:	ea4f 1389 	mov.w	r3, r9, lsl #6
 8004f06:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 8004f0a:	ea4f 1288 	mov.w	r2, r8, lsl #6
 8004f0e:	ebb2 0408 	subs.w	r4, r2, r8
 8004f12:	eb63 0509 	sbc.w	r5, r3, r9
 8004f16:	f04f 0200 	mov.w	r2, #0
 8004f1a:	f04f 0300 	mov.w	r3, #0
 8004f1e:	00eb      	lsls	r3, r5, #3
 8004f20:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8004f24:	00e2      	lsls	r2, r4, #3
 8004f26:	4614      	mov	r4, r2
 8004f28:	461d      	mov	r5, r3
 8004f2a:	eb14 030a 	adds.w	r3, r4, sl
 8004f2e:	603b      	str	r3, [r7, #0]
 8004f30:	eb45 030b 	adc.w	r3, r5, fp
 8004f34:	607b      	str	r3, [r7, #4]
 8004f36:	f04f 0200 	mov.w	r2, #0
 8004f3a:	f04f 0300 	mov.w	r3, #0
 8004f3e:	e9d7 4500 	ldrd	r4, r5, [r7]
 8004f42:	4629      	mov	r1, r5
 8004f44:	028b      	lsls	r3, r1, #10
 8004f46:	4621      	mov	r1, r4
 8004f48:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8004f4c:	4621      	mov	r1, r4
 8004f4e:	028a      	lsls	r2, r1, #10
 8004f50:	4610      	mov	r0, r2
 8004f52:	4619      	mov	r1, r3
 8004f54:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004f56:	2200      	movs	r2, #0
 8004f58:	60bb      	str	r3, [r7, #8]
 8004f5a:	60fa      	str	r2, [r7, #12]
 8004f5c:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8004f60:	f7fb fd50 	bl	8000a04 <__aeabi_uldivmod>
 8004f64:	4602      	mov	r2, r0
 8004f66:	460b      	mov	r3, r1
 8004f68:	4613      	mov	r3, r2
 8004f6a:	63fb      	str	r3, [r7, #60]	; 0x3c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 8004f6c:	4b0b      	ldr	r3, [pc, #44]	; (8004f9c <HAL_RCC_GetSysClockFreq+0x180>)
 8004f6e:	685b      	ldr	r3, [r3, #4]
 8004f70:	0c1b      	lsrs	r3, r3, #16
 8004f72:	f003 0303 	and.w	r3, r3, #3
 8004f76:	3301      	adds	r3, #1
 8004f78:	005b      	lsls	r3, r3, #1
 8004f7a:	633b      	str	r3, [r7, #48]	; 0x30

      sysclockfreq = pllvco / pllp;
 8004f7c:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8004f7e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004f80:	fbb2 f3f3 	udiv	r3, r2, r3
 8004f84:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 8004f86:	e002      	b.n	8004f8e <HAL_RCC_GetSysClockFreq+0x172>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8004f88:	4b05      	ldr	r3, [pc, #20]	; (8004fa0 <HAL_RCC_GetSysClockFreq+0x184>)
 8004f8a:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 8004f8c:	bf00      	nop
    }
  }
  return sysclockfreq;
 8004f8e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
}
 8004f90:	4618      	mov	r0, r3
 8004f92:	3740      	adds	r7, #64	; 0x40
 8004f94:	46bd      	mov	sp, r7
 8004f96:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8004f9a:	bf00      	nop
 8004f9c:	40023800 	.word	0x40023800
 8004fa0:	00f42400 	.word	0x00f42400
 8004fa4:	017d7840 	.word	0x017d7840

08004fa8 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004fa8:	b480      	push	{r7}
 8004faa:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8004fac:	4b03      	ldr	r3, [pc, #12]	; (8004fbc <HAL_RCC_GetHCLKFreq+0x14>)
 8004fae:	681b      	ldr	r3, [r3, #0]
}
 8004fb0:	4618      	mov	r0, r3
 8004fb2:	46bd      	mov	sp, r7
 8004fb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004fb8:	4770      	bx	lr
 8004fba:	bf00      	nop
 8004fbc:	20000224 	.word	0x20000224

08004fc0 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8004fc0:	b580      	push	{r7, lr}
 8004fc2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8004fc4:	f7ff fff0 	bl	8004fa8 <HAL_RCC_GetHCLKFreq>
 8004fc8:	4602      	mov	r2, r0
 8004fca:	4b05      	ldr	r3, [pc, #20]	; (8004fe0 <HAL_RCC_GetPCLK1Freq+0x20>)
 8004fcc:	689b      	ldr	r3, [r3, #8]
 8004fce:	0a9b      	lsrs	r3, r3, #10
 8004fd0:	f003 0307 	and.w	r3, r3, #7
 8004fd4:	4903      	ldr	r1, [pc, #12]	; (8004fe4 <HAL_RCC_GetPCLK1Freq+0x24>)
 8004fd6:	5ccb      	ldrb	r3, [r1, r3]
 8004fd8:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004fdc:	4618      	mov	r0, r3
 8004fde:	bd80      	pop	{r7, pc}
 8004fe0:	40023800 	.word	0x40023800
 8004fe4:	0800a49c 	.word	0x0800a49c

08004fe8 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8004fe8:	b580      	push	{r7, lr}
 8004fea:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8004fec:	f7ff ffdc 	bl	8004fa8 <HAL_RCC_GetHCLKFreq>
 8004ff0:	4602      	mov	r2, r0
 8004ff2:	4b05      	ldr	r3, [pc, #20]	; (8005008 <HAL_RCC_GetPCLK2Freq+0x20>)
 8004ff4:	689b      	ldr	r3, [r3, #8]
 8004ff6:	0b5b      	lsrs	r3, r3, #13
 8004ff8:	f003 0307 	and.w	r3, r3, #7
 8004ffc:	4903      	ldr	r1, [pc, #12]	; (800500c <HAL_RCC_GetPCLK2Freq+0x24>)
 8004ffe:	5ccb      	ldrb	r3, [r1, r3]
 8005000:	fa22 f303 	lsr.w	r3, r2, r3
}
 8005004:	4618      	mov	r0, r3
 8005006:	bd80      	pop	{r7, pc}
 8005008:	40023800 	.word	0x40023800
 800500c:	0800a49c 	.word	0x0800a49c

08005010 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8005010:	b580      	push	{r7, lr}
 8005012:	b082      	sub	sp, #8
 8005014:	af00      	add	r7, sp, #0
 8005016:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8005018:	687b      	ldr	r3, [r7, #4]
 800501a:	2b00      	cmp	r3, #0
 800501c:	d101      	bne.n	8005022 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800501e:	2301      	movs	r3, #1
 8005020:	e07b      	b.n	800511a <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8005022:	687b      	ldr	r3, [r7, #4]
 8005024:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005026:	2b00      	cmp	r3, #0
 8005028:	d108      	bne.n	800503c <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 800502a:	687b      	ldr	r3, [r7, #4]
 800502c:	685b      	ldr	r3, [r3, #4]
 800502e:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8005032:	d009      	beq.n	8005048 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8005034:	687b      	ldr	r3, [r7, #4]
 8005036:	2200      	movs	r2, #0
 8005038:	61da      	str	r2, [r3, #28]
 800503a:	e005      	b.n	8005048 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 800503c:	687b      	ldr	r3, [r7, #4]
 800503e:	2200      	movs	r2, #0
 8005040:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8005042:	687b      	ldr	r3, [r7, #4]
 8005044:	2200      	movs	r2, #0
 8005046:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8005048:	687b      	ldr	r3, [r7, #4]
 800504a:	2200      	movs	r2, #0
 800504c:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 800504e:	687b      	ldr	r3, [r7, #4]
 8005050:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8005054:	b2db      	uxtb	r3, r3
 8005056:	2b00      	cmp	r3, #0
 8005058:	d106      	bne.n	8005068 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 800505a:	687b      	ldr	r3, [r7, #4]
 800505c:	2200      	movs	r2, #0
 800505e:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8005062:	6878      	ldr	r0, [r7, #4]
 8005064:	f7fd fd08 	bl	8002a78 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8005068:	687b      	ldr	r3, [r7, #4]
 800506a:	2202      	movs	r2, #2
 800506c:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8005070:	687b      	ldr	r3, [r7, #4]
 8005072:	681b      	ldr	r3, [r3, #0]
 8005074:	681a      	ldr	r2, [r3, #0]
 8005076:	687b      	ldr	r3, [r7, #4]
 8005078:	681b      	ldr	r3, [r3, #0]
 800507a:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800507e:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8005080:	687b      	ldr	r3, [r7, #4]
 8005082:	685b      	ldr	r3, [r3, #4]
 8005084:	f403 7282 	and.w	r2, r3, #260	; 0x104
 8005088:	687b      	ldr	r3, [r7, #4]
 800508a:	689b      	ldr	r3, [r3, #8]
 800508c:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 8005090:	431a      	orrs	r2, r3
 8005092:	687b      	ldr	r3, [r7, #4]
 8005094:	68db      	ldr	r3, [r3, #12]
 8005096:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800509a:	431a      	orrs	r2, r3
 800509c:	687b      	ldr	r3, [r7, #4]
 800509e:	691b      	ldr	r3, [r3, #16]
 80050a0:	f003 0302 	and.w	r3, r3, #2
 80050a4:	431a      	orrs	r2, r3
 80050a6:	687b      	ldr	r3, [r7, #4]
 80050a8:	695b      	ldr	r3, [r3, #20]
 80050aa:	f003 0301 	and.w	r3, r3, #1
 80050ae:	431a      	orrs	r2, r3
 80050b0:	687b      	ldr	r3, [r7, #4]
 80050b2:	699b      	ldr	r3, [r3, #24]
 80050b4:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80050b8:	431a      	orrs	r2, r3
 80050ba:	687b      	ldr	r3, [r7, #4]
 80050bc:	69db      	ldr	r3, [r3, #28]
 80050be:	f003 0338 	and.w	r3, r3, #56	; 0x38
 80050c2:	431a      	orrs	r2, r3
 80050c4:	687b      	ldr	r3, [r7, #4]
 80050c6:	6a1b      	ldr	r3, [r3, #32]
 80050c8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80050cc:	ea42 0103 	orr.w	r1, r2, r3
 80050d0:	687b      	ldr	r3, [r7, #4]
 80050d2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80050d4:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 80050d8:	687b      	ldr	r3, [r7, #4]
 80050da:	681b      	ldr	r3, [r3, #0]
 80050dc:	430a      	orrs	r2, r1
 80050de:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 80050e0:	687b      	ldr	r3, [r7, #4]
 80050e2:	699b      	ldr	r3, [r3, #24]
 80050e4:	0c1b      	lsrs	r3, r3, #16
 80050e6:	f003 0104 	and.w	r1, r3, #4
 80050ea:	687b      	ldr	r3, [r7, #4]
 80050ec:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80050ee:	f003 0210 	and.w	r2, r3, #16
 80050f2:	687b      	ldr	r3, [r7, #4]
 80050f4:	681b      	ldr	r3, [r3, #0]
 80050f6:	430a      	orrs	r2, r1
 80050f8:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 80050fa:	687b      	ldr	r3, [r7, #4]
 80050fc:	681b      	ldr	r3, [r3, #0]
 80050fe:	69da      	ldr	r2, [r3, #28]
 8005100:	687b      	ldr	r3, [r7, #4]
 8005102:	681b      	ldr	r3, [r3, #0]
 8005104:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8005108:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800510a:	687b      	ldr	r3, [r7, #4]
 800510c:	2200      	movs	r2, #0
 800510e:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8005110:	687b      	ldr	r3, [r7, #4]
 8005112:	2201      	movs	r2, #1
 8005114:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 8005118:	2300      	movs	r3, #0
}
 800511a:	4618      	mov	r0, r3
 800511c:	3708      	adds	r7, #8
 800511e:	46bd      	mov	sp, r7
 8005120:	bd80      	pop	{r7, pc}

08005122 <HAL_SPI_Receive>:
  * @param  Size amount of data to be received
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005122:	b580      	push	{r7, lr}
 8005124:	b088      	sub	sp, #32
 8005126:	af02      	add	r7, sp, #8
 8005128:	60f8      	str	r0, [r7, #12]
 800512a:	60b9      	str	r1, [r7, #8]
 800512c:	603b      	str	r3, [r7, #0]
 800512e:	4613      	mov	r3, r2
 8005130:	80fb      	strh	r3, [r7, #6]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */
  uint32_t tickstart;

  if (hspi->State != HAL_SPI_STATE_READY)
 8005132:	68fb      	ldr	r3, [r7, #12]
 8005134:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8005138:	b2db      	uxtb	r3, r3
 800513a:	2b01      	cmp	r3, #1
 800513c:	d001      	beq.n	8005142 <HAL_SPI_Receive+0x20>
  {
    return HAL_BUSY;
 800513e:	2302      	movs	r3, #2
 8005140:	e104      	b.n	800534c <HAL_SPI_Receive+0x22a>
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 8005142:	68fb      	ldr	r3, [r7, #12]
 8005144:	685b      	ldr	r3, [r3, #4]
 8005146:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800514a:	d112      	bne.n	8005172 <HAL_SPI_Receive+0x50>
 800514c:	68fb      	ldr	r3, [r7, #12]
 800514e:	689b      	ldr	r3, [r3, #8]
 8005150:	2b00      	cmp	r3, #0
 8005152:	d10e      	bne.n	8005172 <HAL_SPI_Receive+0x50>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 8005154:	68fb      	ldr	r3, [r7, #12]
 8005156:	2204      	movs	r2, #4
 8005158:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 800515c:	88fa      	ldrh	r2, [r7, #6]
 800515e:	683b      	ldr	r3, [r7, #0]
 8005160:	9300      	str	r3, [sp, #0]
 8005162:	4613      	mov	r3, r2
 8005164:	68ba      	ldr	r2, [r7, #8]
 8005166:	68b9      	ldr	r1, [r7, #8]
 8005168:	68f8      	ldr	r0, [r7, #12]
 800516a:	f000 f8f3 	bl	8005354 <HAL_SPI_TransmitReceive>
 800516e:	4603      	mov	r3, r0
 8005170:	e0ec      	b.n	800534c <HAL_SPI_Receive+0x22a>
  }

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8005172:	f7fd ffe9 	bl	8003148 <HAL_GetTick>
 8005176:	6178      	str	r0, [r7, #20]

  if ((pData == NULL) || (Size == 0U))
 8005178:	68bb      	ldr	r3, [r7, #8]
 800517a:	2b00      	cmp	r3, #0
 800517c:	d002      	beq.n	8005184 <HAL_SPI_Receive+0x62>
 800517e:	88fb      	ldrh	r3, [r7, #6]
 8005180:	2b00      	cmp	r3, #0
 8005182:	d101      	bne.n	8005188 <HAL_SPI_Receive+0x66>
  {
    return HAL_ERROR;
 8005184:	2301      	movs	r3, #1
 8005186:	e0e1      	b.n	800534c <HAL_SPI_Receive+0x22a>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8005188:	68fb      	ldr	r3, [r7, #12]
 800518a:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 800518e:	2b01      	cmp	r3, #1
 8005190:	d101      	bne.n	8005196 <HAL_SPI_Receive+0x74>
 8005192:	2302      	movs	r3, #2
 8005194:	e0da      	b.n	800534c <HAL_SPI_Receive+0x22a>
 8005196:	68fb      	ldr	r3, [r7, #12]
 8005198:	2201      	movs	r2, #1
 800519a:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 800519e:	68fb      	ldr	r3, [r7, #12]
 80051a0:	2204      	movs	r2, #4
 80051a2:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80051a6:	68fb      	ldr	r3, [r7, #12]
 80051a8:	2200      	movs	r2, #0
 80051aa:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 80051ac:	68fb      	ldr	r3, [r7, #12]
 80051ae:	68ba      	ldr	r2, [r7, #8]
 80051b0:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = Size;
 80051b2:	68fb      	ldr	r3, [r7, #12]
 80051b4:	88fa      	ldrh	r2, [r7, #6]
 80051b6:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = Size;
 80051b8:	68fb      	ldr	r3, [r7, #12]
 80051ba:	88fa      	ldrh	r2, [r7, #6]
 80051bc:	87da      	strh	r2, [r3, #62]	; 0x3e

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 80051be:	68fb      	ldr	r3, [r7, #12]
 80051c0:	2200      	movs	r2, #0
 80051c2:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = 0U;
 80051c4:	68fb      	ldr	r3, [r7, #12]
 80051c6:	2200      	movs	r2, #0
 80051c8:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = 0U;
 80051ca:	68fb      	ldr	r3, [r7, #12]
 80051cc:	2200      	movs	r2, #0
 80051ce:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->RxISR       = NULL;
 80051d0:	68fb      	ldr	r3, [r7, #12]
 80051d2:	2200      	movs	r2, #0
 80051d4:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 80051d6:	68fb      	ldr	r3, [r7, #12]
 80051d8:	2200      	movs	r2, #0
 80051da:	645a      	str	r2, [r3, #68]	; 0x44
    hspi->RxXferCount--;
  }
#endif /* USE_SPI_CRC */

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80051dc:	68fb      	ldr	r3, [r7, #12]
 80051de:	689b      	ldr	r3, [r3, #8]
 80051e0:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80051e4:	d10f      	bne.n	8005206 <HAL_SPI_Receive+0xe4>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 80051e6:	68fb      	ldr	r3, [r7, #12]
 80051e8:	681b      	ldr	r3, [r3, #0]
 80051ea:	681a      	ldr	r2, [r3, #0]
 80051ec:	68fb      	ldr	r3, [r7, #12]
 80051ee:	681b      	ldr	r3, [r3, #0]
 80051f0:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80051f4:	601a      	str	r2, [r3, #0]
    SPI_1LINE_RX(hspi);
 80051f6:	68fb      	ldr	r3, [r7, #12]
 80051f8:	681b      	ldr	r3, [r3, #0]
 80051fa:	681a      	ldr	r2, [r3, #0]
 80051fc:	68fb      	ldr	r3, [r7, #12]
 80051fe:	681b      	ldr	r3, [r3, #0]
 8005200:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 8005204:	601a      	str	r2, [r3, #0]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8005206:	68fb      	ldr	r3, [r7, #12]
 8005208:	681b      	ldr	r3, [r3, #0]
 800520a:	681b      	ldr	r3, [r3, #0]
 800520c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005210:	2b40      	cmp	r3, #64	; 0x40
 8005212:	d007      	beq.n	8005224 <HAL_SPI_Receive+0x102>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8005214:	68fb      	ldr	r3, [r7, #12]
 8005216:	681b      	ldr	r3, [r3, #0]
 8005218:	681a      	ldr	r2, [r3, #0]
 800521a:	68fb      	ldr	r3, [r7, #12]
 800521c:	681b      	ldr	r3, [r3, #0]
 800521e:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8005222:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 8 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_8BIT)
 8005224:	68fb      	ldr	r3, [r7, #12]
 8005226:	68db      	ldr	r3, [r3, #12]
 8005228:	2b00      	cmp	r3, #0
 800522a:	d170      	bne.n	800530e <HAL_SPI_Receive+0x1ec>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
 800522c:	e035      	b.n	800529a <HAL_SPI_Receive+0x178>
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 800522e:	68fb      	ldr	r3, [r7, #12]
 8005230:	681b      	ldr	r3, [r3, #0]
 8005232:	689b      	ldr	r3, [r3, #8]
 8005234:	f003 0301 	and.w	r3, r3, #1
 8005238:	2b01      	cmp	r3, #1
 800523a:	d115      	bne.n	8005268 <HAL_SPI_Receive+0x146>
      {
        /* read the received data */
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 800523c:	68fb      	ldr	r3, [r7, #12]
 800523e:	681b      	ldr	r3, [r3, #0]
 8005240:	f103 020c 	add.w	r2, r3, #12
 8005244:	68fb      	ldr	r3, [r7, #12]
 8005246:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005248:	7812      	ldrb	r2, [r2, #0]
 800524a:	b2d2      	uxtb	r2, r2
 800524c:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 800524e:	68fb      	ldr	r3, [r7, #12]
 8005250:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005252:	1c5a      	adds	r2, r3, #1
 8005254:	68fb      	ldr	r3, [r7, #12]
 8005256:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8005258:	68fb      	ldr	r3, [r7, #12]
 800525a:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800525c:	b29b      	uxth	r3, r3
 800525e:	3b01      	subs	r3, #1
 8005260:	b29a      	uxth	r2, r3
 8005262:	68fb      	ldr	r3, [r7, #12]
 8005264:	87da      	strh	r2, [r3, #62]	; 0x3e
 8005266:	e018      	b.n	800529a <HAL_SPI_Receive+0x178>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8005268:	f7fd ff6e 	bl	8003148 <HAL_GetTick>
 800526c:	4602      	mov	r2, r0
 800526e:	697b      	ldr	r3, [r7, #20]
 8005270:	1ad3      	subs	r3, r2, r3
 8005272:	683a      	ldr	r2, [r7, #0]
 8005274:	429a      	cmp	r2, r3
 8005276:	d803      	bhi.n	8005280 <HAL_SPI_Receive+0x15e>
 8005278:	683b      	ldr	r3, [r7, #0]
 800527a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800527e:	d102      	bne.n	8005286 <HAL_SPI_Receive+0x164>
 8005280:	683b      	ldr	r3, [r7, #0]
 8005282:	2b00      	cmp	r3, #0
 8005284:	d109      	bne.n	800529a <HAL_SPI_Receive+0x178>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8005286:	68fb      	ldr	r3, [r7, #12]
 8005288:	2201      	movs	r2, #1
 800528a:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
          __HAL_UNLOCK(hspi);
 800528e:	68fb      	ldr	r3, [r7, #12]
 8005290:	2200      	movs	r2, #0
 8005292:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
          return HAL_TIMEOUT;
 8005296:	2303      	movs	r3, #3
 8005298:	e058      	b.n	800534c <HAL_SPI_Receive+0x22a>
    while (hspi->RxXferCount > 0U)
 800529a:	68fb      	ldr	r3, [r7, #12]
 800529c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800529e:	b29b      	uxth	r3, r3
 80052a0:	2b00      	cmp	r3, #0
 80052a2:	d1c4      	bne.n	800522e <HAL_SPI_Receive+0x10c>
 80052a4:	e038      	b.n	8005318 <HAL_SPI_Receive+0x1f6>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 80052a6:	68fb      	ldr	r3, [r7, #12]
 80052a8:	681b      	ldr	r3, [r3, #0]
 80052aa:	689b      	ldr	r3, [r3, #8]
 80052ac:	f003 0301 	and.w	r3, r3, #1
 80052b0:	2b01      	cmp	r3, #1
 80052b2:	d113      	bne.n	80052dc <HAL_SPI_Receive+0x1ba>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 80052b4:	68fb      	ldr	r3, [r7, #12]
 80052b6:	681b      	ldr	r3, [r3, #0]
 80052b8:	68da      	ldr	r2, [r3, #12]
 80052ba:	68fb      	ldr	r3, [r7, #12]
 80052bc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80052be:	b292      	uxth	r2, r2
 80052c0:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 80052c2:	68fb      	ldr	r3, [r7, #12]
 80052c4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80052c6:	1c9a      	adds	r2, r3, #2
 80052c8:	68fb      	ldr	r3, [r7, #12]
 80052ca:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 80052cc:	68fb      	ldr	r3, [r7, #12]
 80052ce:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80052d0:	b29b      	uxth	r3, r3
 80052d2:	3b01      	subs	r3, #1
 80052d4:	b29a      	uxth	r2, r3
 80052d6:	68fb      	ldr	r3, [r7, #12]
 80052d8:	87da      	strh	r2, [r3, #62]	; 0x3e
 80052da:	e018      	b.n	800530e <HAL_SPI_Receive+0x1ec>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80052dc:	f7fd ff34 	bl	8003148 <HAL_GetTick>
 80052e0:	4602      	mov	r2, r0
 80052e2:	697b      	ldr	r3, [r7, #20]
 80052e4:	1ad3      	subs	r3, r2, r3
 80052e6:	683a      	ldr	r2, [r7, #0]
 80052e8:	429a      	cmp	r2, r3
 80052ea:	d803      	bhi.n	80052f4 <HAL_SPI_Receive+0x1d2>
 80052ec:	683b      	ldr	r3, [r7, #0]
 80052ee:	f1b3 3fff 	cmp.w	r3, #4294967295
 80052f2:	d102      	bne.n	80052fa <HAL_SPI_Receive+0x1d8>
 80052f4:	683b      	ldr	r3, [r7, #0]
 80052f6:	2b00      	cmp	r3, #0
 80052f8:	d109      	bne.n	800530e <HAL_SPI_Receive+0x1ec>
        {
          hspi->State = HAL_SPI_STATE_READY;
 80052fa:	68fb      	ldr	r3, [r7, #12]
 80052fc:	2201      	movs	r2, #1
 80052fe:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
          __HAL_UNLOCK(hspi);
 8005302:	68fb      	ldr	r3, [r7, #12]
 8005304:	2200      	movs	r2, #0
 8005306:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
          return HAL_TIMEOUT;
 800530a:	2303      	movs	r3, #3
 800530c:	e01e      	b.n	800534c <HAL_SPI_Receive+0x22a>
    while (hspi->RxXferCount > 0U)
 800530e:	68fb      	ldr	r3, [r7, #12]
 8005310:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005312:	b29b      	uxth	r3, r3
 8005314:	2b00      	cmp	r3, #0
 8005316:	d1c6      	bne.n	80052a6 <HAL_SPI_Receive+0x184>
    UNUSED(tmpreg);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8005318:	697a      	ldr	r2, [r7, #20]
 800531a:	6839      	ldr	r1, [r7, #0]
 800531c:	68f8      	ldr	r0, [r7, #12]
 800531e:	f000 fa4b 	bl	80057b8 <SPI_EndRxTransaction>
 8005322:	4603      	mov	r3, r0
 8005324:	2b00      	cmp	r3, #0
 8005326:	d002      	beq.n	800532e <HAL_SPI_Receive+0x20c>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8005328:	68fb      	ldr	r3, [r7, #12]
 800532a:	2220      	movs	r2, #32
 800532c:	655a      	str	r2, [r3, #84]	; 0x54
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
    __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
  }
#endif /* USE_SPI_CRC */

  hspi->State = HAL_SPI_STATE_READY;
 800532e:	68fb      	ldr	r3, [r7, #12]
 8005330:	2201      	movs	r2, #1
 8005332:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 8005336:	68fb      	ldr	r3, [r7, #12]
 8005338:	2200      	movs	r2, #0
 800533a:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800533e:	68fb      	ldr	r3, [r7, #12]
 8005340:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005342:	2b00      	cmp	r3, #0
 8005344:	d001      	beq.n	800534a <HAL_SPI_Receive+0x228>
  {
    return HAL_ERROR;
 8005346:	2301      	movs	r3, #1
 8005348:	e000      	b.n	800534c <HAL_SPI_Receive+0x22a>
  }
  else
  {
    return HAL_OK;
 800534a:	2300      	movs	r3, #0
  }
}
 800534c:	4618      	mov	r0, r3
 800534e:	3718      	adds	r7, #24
 8005350:	46bd      	mov	sp, r7
 8005352:	bd80      	pop	{r7, pc}

08005354 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, const uint8_t *pTxData, uint8_t *pRxData,
                                          uint16_t Size, uint32_t Timeout)
{
 8005354:	b580      	push	{r7, lr}
 8005356:	b08a      	sub	sp, #40	; 0x28
 8005358:	af00      	add	r7, sp, #0
 800535a:	60f8      	str	r0, [r7, #12]
 800535c:	60b9      	str	r1, [r7, #8]
 800535e:	607a      	str	r2, [r7, #4]
 8005360:	807b      	strh	r3, [r7, #2]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 8005362:	2301      	movs	r3, #1
 8005364:	627b      	str	r3, [r7, #36]	; 0x24

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8005366:	f7fd feef 	bl	8003148 <HAL_GetTick>
 800536a:	6238      	str	r0, [r7, #32]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 800536c:	68fb      	ldr	r3, [r7, #12]
 800536e:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8005372:	77fb      	strb	r3, [r7, #31]
  tmp_mode            = hspi->Init.Mode;
 8005374:	68fb      	ldr	r3, [r7, #12]
 8005376:	685b      	ldr	r3, [r3, #4]
 8005378:	61bb      	str	r3, [r7, #24]
  initial_TxXferCount = Size;
 800537a:	887b      	ldrh	r3, [r7, #2]
 800537c:	82fb      	strh	r3, [r7, #22]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 800537e:	7ffb      	ldrb	r3, [r7, #31]
 8005380:	2b01      	cmp	r3, #1
 8005382:	d00c      	beq.n	800539e <HAL_SPI_TransmitReceive+0x4a>
 8005384:	69bb      	ldr	r3, [r7, #24]
 8005386:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800538a:	d106      	bne.n	800539a <HAL_SPI_TransmitReceive+0x46>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 800538c:	68fb      	ldr	r3, [r7, #12]
 800538e:	689b      	ldr	r3, [r3, #8]
 8005390:	2b00      	cmp	r3, #0
 8005392:	d102      	bne.n	800539a <HAL_SPI_TransmitReceive+0x46>
 8005394:	7ffb      	ldrb	r3, [r7, #31]
 8005396:	2b04      	cmp	r3, #4
 8005398:	d001      	beq.n	800539e <HAL_SPI_TransmitReceive+0x4a>
  {
    return HAL_BUSY;
 800539a:	2302      	movs	r3, #2
 800539c:	e17f      	b.n	800569e <HAL_SPI_TransmitReceive+0x34a>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 800539e:	68bb      	ldr	r3, [r7, #8]
 80053a0:	2b00      	cmp	r3, #0
 80053a2:	d005      	beq.n	80053b0 <HAL_SPI_TransmitReceive+0x5c>
 80053a4:	687b      	ldr	r3, [r7, #4]
 80053a6:	2b00      	cmp	r3, #0
 80053a8:	d002      	beq.n	80053b0 <HAL_SPI_TransmitReceive+0x5c>
 80053aa:	887b      	ldrh	r3, [r7, #2]
 80053ac:	2b00      	cmp	r3, #0
 80053ae:	d101      	bne.n	80053b4 <HAL_SPI_TransmitReceive+0x60>
  {
    return HAL_ERROR;
 80053b0:	2301      	movs	r3, #1
 80053b2:	e174      	b.n	800569e <HAL_SPI_TransmitReceive+0x34a>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 80053b4:	68fb      	ldr	r3, [r7, #12]
 80053b6:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 80053ba:	2b01      	cmp	r3, #1
 80053bc:	d101      	bne.n	80053c2 <HAL_SPI_TransmitReceive+0x6e>
 80053be:	2302      	movs	r3, #2
 80053c0:	e16d      	b.n	800569e <HAL_SPI_TransmitReceive+0x34a>
 80053c2:	68fb      	ldr	r3, [r7, #12]
 80053c4:	2201      	movs	r2, #1
 80053c6:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 80053ca:	68fb      	ldr	r3, [r7, #12]
 80053cc:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80053d0:	b2db      	uxtb	r3, r3
 80053d2:	2b04      	cmp	r3, #4
 80053d4:	d003      	beq.n	80053de <HAL_SPI_TransmitReceive+0x8a>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 80053d6:	68fb      	ldr	r3, [r7, #12]
 80053d8:	2205      	movs	r2, #5
 80053da:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80053de:	68fb      	ldr	r3, [r7, #12]
 80053e0:	2200      	movs	r2, #0
 80053e2:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 80053e4:	68fb      	ldr	r3, [r7, #12]
 80053e6:	687a      	ldr	r2, [r7, #4]
 80053e8:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferCount = Size;
 80053ea:	68fb      	ldr	r3, [r7, #12]
 80053ec:	887a      	ldrh	r2, [r7, #2]
 80053ee:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->RxXferSize  = Size;
 80053f0:	68fb      	ldr	r3, [r7, #12]
 80053f2:	887a      	ldrh	r2, [r7, #2]
 80053f4:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->pTxBuffPtr  = (const uint8_t *)pTxData;
 80053f6:	68fb      	ldr	r3, [r7, #12]
 80053f8:	68ba      	ldr	r2, [r7, #8]
 80053fa:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferCount = Size;
 80053fc:	68fb      	ldr	r3, [r7, #12]
 80053fe:	887a      	ldrh	r2, [r7, #2]
 8005400:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->TxXferSize  = Size;
 8005402:	68fb      	ldr	r3, [r7, #12]
 8005404:	887a      	ldrh	r2, [r7, #2]
 8005406:	869a      	strh	r2, [r3, #52]	; 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8005408:	68fb      	ldr	r3, [r7, #12]
 800540a:	2200      	movs	r2, #0
 800540c:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 800540e:	68fb      	ldr	r3, [r7, #12]
 8005410:	2200      	movs	r2, #0
 8005412:	645a      	str	r2, [r3, #68]	; 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8005414:	68fb      	ldr	r3, [r7, #12]
 8005416:	681b      	ldr	r3, [r3, #0]
 8005418:	681b      	ldr	r3, [r3, #0]
 800541a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800541e:	2b40      	cmp	r3, #64	; 0x40
 8005420:	d007      	beq.n	8005432 <HAL_SPI_TransmitReceive+0xde>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8005422:	68fb      	ldr	r3, [r7, #12]
 8005424:	681b      	ldr	r3, [r3, #0]
 8005426:	681a      	ldr	r2, [r3, #0]
 8005428:	68fb      	ldr	r3, [r7, #12]
 800542a:	681b      	ldr	r3, [r3, #0]
 800542c:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8005430:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8005432:	68fb      	ldr	r3, [r7, #12]
 8005434:	68db      	ldr	r3, [r3, #12]
 8005436:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800543a:	d17e      	bne.n	800553a <HAL_SPI_TransmitReceive+0x1e6>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800543c:	68fb      	ldr	r3, [r7, #12]
 800543e:	685b      	ldr	r3, [r3, #4]
 8005440:	2b00      	cmp	r3, #0
 8005442:	d002      	beq.n	800544a <HAL_SPI_TransmitReceive+0xf6>
 8005444:	8afb      	ldrh	r3, [r7, #22]
 8005446:	2b01      	cmp	r3, #1
 8005448:	d16c      	bne.n	8005524 <HAL_SPI_TransmitReceive+0x1d0>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 800544a:	68fb      	ldr	r3, [r7, #12]
 800544c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800544e:	881a      	ldrh	r2, [r3, #0]
 8005450:	68fb      	ldr	r3, [r7, #12]
 8005452:	681b      	ldr	r3, [r3, #0]
 8005454:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8005456:	68fb      	ldr	r3, [r7, #12]
 8005458:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800545a:	1c9a      	adds	r2, r3, #2
 800545c:	68fb      	ldr	r3, [r7, #12]
 800545e:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8005460:	68fb      	ldr	r3, [r7, #12]
 8005462:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8005464:	b29b      	uxth	r3, r3
 8005466:	3b01      	subs	r3, #1
 8005468:	b29a      	uxth	r2, r3
 800546a:	68fb      	ldr	r3, [r7, #12]
 800546c:	86da      	strh	r2, [r3, #54]	; 0x36
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */

    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800546e:	e059      	b.n	8005524 <HAL_SPI_TransmitReceive+0x1d0>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8005470:	68fb      	ldr	r3, [r7, #12]
 8005472:	681b      	ldr	r3, [r3, #0]
 8005474:	689b      	ldr	r3, [r3, #8]
 8005476:	f003 0302 	and.w	r3, r3, #2
 800547a:	2b02      	cmp	r3, #2
 800547c:	d11b      	bne.n	80054b6 <HAL_SPI_TransmitReceive+0x162>
 800547e:	68fb      	ldr	r3, [r7, #12]
 8005480:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8005482:	b29b      	uxth	r3, r3
 8005484:	2b00      	cmp	r3, #0
 8005486:	d016      	beq.n	80054b6 <HAL_SPI_TransmitReceive+0x162>
 8005488:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800548a:	2b01      	cmp	r3, #1
 800548c:	d113      	bne.n	80054b6 <HAL_SPI_TransmitReceive+0x162>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 800548e:	68fb      	ldr	r3, [r7, #12]
 8005490:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005492:	881a      	ldrh	r2, [r3, #0]
 8005494:	68fb      	ldr	r3, [r7, #12]
 8005496:	681b      	ldr	r3, [r3, #0]
 8005498:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800549a:	68fb      	ldr	r3, [r7, #12]
 800549c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800549e:	1c9a      	adds	r2, r3, #2
 80054a0:	68fb      	ldr	r3, [r7, #12]
 80054a2:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 80054a4:	68fb      	ldr	r3, [r7, #12]
 80054a6:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80054a8:	b29b      	uxth	r3, r3
 80054aa:	3b01      	subs	r3, #1
 80054ac:	b29a      	uxth	r2, r3
 80054ae:	68fb      	ldr	r3, [r7, #12]
 80054b0:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 80054b2:	2300      	movs	r3, #0
 80054b4:	627b      	str	r3, [r7, #36]	; 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 80054b6:	68fb      	ldr	r3, [r7, #12]
 80054b8:	681b      	ldr	r3, [r3, #0]
 80054ba:	689b      	ldr	r3, [r3, #8]
 80054bc:	f003 0301 	and.w	r3, r3, #1
 80054c0:	2b01      	cmp	r3, #1
 80054c2:	d119      	bne.n	80054f8 <HAL_SPI_TransmitReceive+0x1a4>
 80054c4:	68fb      	ldr	r3, [r7, #12]
 80054c6:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80054c8:	b29b      	uxth	r3, r3
 80054ca:	2b00      	cmp	r3, #0
 80054cc:	d014      	beq.n	80054f8 <HAL_SPI_TransmitReceive+0x1a4>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 80054ce:	68fb      	ldr	r3, [r7, #12]
 80054d0:	681b      	ldr	r3, [r3, #0]
 80054d2:	68da      	ldr	r2, [r3, #12]
 80054d4:	68fb      	ldr	r3, [r7, #12]
 80054d6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80054d8:	b292      	uxth	r2, r2
 80054da:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 80054dc:	68fb      	ldr	r3, [r7, #12]
 80054de:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80054e0:	1c9a      	adds	r2, r3, #2
 80054e2:	68fb      	ldr	r3, [r7, #12]
 80054e4:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 80054e6:	68fb      	ldr	r3, [r7, #12]
 80054e8:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80054ea:	b29b      	uxth	r3, r3
 80054ec:	3b01      	subs	r3, #1
 80054ee:	b29a      	uxth	r2, r3
 80054f0:	68fb      	ldr	r3, [r7, #12]
 80054f2:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 80054f4:	2301      	movs	r3, #1
 80054f6:	627b      	str	r3, [r7, #36]	; 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 80054f8:	f7fd fe26 	bl	8003148 <HAL_GetTick>
 80054fc:	4602      	mov	r2, r0
 80054fe:	6a3b      	ldr	r3, [r7, #32]
 8005500:	1ad3      	subs	r3, r2, r3
 8005502:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8005504:	429a      	cmp	r2, r3
 8005506:	d80d      	bhi.n	8005524 <HAL_SPI_TransmitReceive+0x1d0>
 8005508:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800550a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800550e:	d009      	beq.n	8005524 <HAL_SPI_TransmitReceive+0x1d0>
      {
        hspi->State = HAL_SPI_STATE_READY;
 8005510:	68fb      	ldr	r3, [r7, #12]
 8005512:	2201      	movs	r2, #1
 8005514:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
        __HAL_UNLOCK(hspi);
 8005518:	68fb      	ldr	r3, [r7, #12]
 800551a:	2200      	movs	r2, #0
 800551c:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
        return HAL_TIMEOUT;
 8005520:	2303      	movs	r3, #3
 8005522:	e0bc      	b.n	800569e <HAL_SPI_TransmitReceive+0x34a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8005524:	68fb      	ldr	r3, [r7, #12]
 8005526:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8005528:	b29b      	uxth	r3, r3
 800552a:	2b00      	cmp	r3, #0
 800552c:	d1a0      	bne.n	8005470 <HAL_SPI_TransmitReceive+0x11c>
 800552e:	68fb      	ldr	r3, [r7, #12]
 8005530:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005532:	b29b      	uxth	r3, r3
 8005534:	2b00      	cmp	r3, #0
 8005536:	d19b      	bne.n	8005470 <HAL_SPI_TransmitReceive+0x11c>
 8005538:	e082      	b.n	8005640 <HAL_SPI_TransmitReceive+0x2ec>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800553a:	68fb      	ldr	r3, [r7, #12]
 800553c:	685b      	ldr	r3, [r3, #4]
 800553e:	2b00      	cmp	r3, #0
 8005540:	d002      	beq.n	8005548 <HAL_SPI_TransmitReceive+0x1f4>
 8005542:	8afb      	ldrh	r3, [r7, #22]
 8005544:	2b01      	cmp	r3, #1
 8005546:	d171      	bne.n	800562c <HAL_SPI_TransmitReceive+0x2d8>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8005548:	68fb      	ldr	r3, [r7, #12]
 800554a:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800554c:	68fb      	ldr	r3, [r7, #12]
 800554e:	681b      	ldr	r3, [r3, #0]
 8005550:	330c      	adds	r3, #12
 8005552:	7812      	ldrb	r2, [r2, #0]
 8005554:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8005556:	68fb      	ldr	r3, [r7, #12]
 8005558:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800555a:	1c5a      	adds	r2, r3, #1
 800555c:	68fb      	ldr	r3, [r7, #12]
 800555e:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8005560:	68fb      	ldr	r3, [r7, #12]
 8005562:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8005564:	b29b      	uxth	r3, r3
 8005566:	3b01      	subs	r3, #1
 8005568:	b29a      	uxth	r2, r3
 800556a:	68fb      	ldr	r3, [r7, #12]
 800556c:	86da      	strh	r2, [r3, #54]	; 0x36
      {
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800556e:	e05d      	b.n	800562c <HAL_SPI_TransmitReceive+0x2d8>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8005570:	68fb      	ldr	r3, [r7, #12]
 8005572:	681b      	ldr	r3, [r3, #0]
 8005574:	689b      	ldr	r3, [r3, #8]
 8005576:	f003 0302 	and.w	r3, r3, #2
 800557a:	2b02      	cmp	r3, #2
 800557c:	d11c      	bne.n	80055b8 <HAL_SPI_TransmitReceive+0x264>
 800557e:	68fb      	ldr	r3, [r7, #12]
 8005580:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8005582:	b29b      	uxth	r3, r3
 8005584:	2b00      	cmp	r3, #0
 8005586:	d017      	beq.n	80055b8 <HAL_SPI_TransmitReceive+0x264>
 8005588:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800558a:	2b01      	cmp	r3, #1
 800558c:	d114      	bne.n	80055b8 <HAL_SPI_TransmitReceive+0x264>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = *((const uint8_t *)hspi->pTxBuffPtr);
 800558e:	68fb      	ldr	r3, [r7, #12]
 8005590:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8005592:	68fb      	ldr	r3, [r7, #12]
 8005594:	681b      	ldr	r3, [r3, #0]
 8005596:	330c      	adds	r3, #12
 8005598:	7812      	ldrb	r2, [r2, #0]
 800559a:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 800559c:	68fb      	ldr	r3, [r7, #12]
 800559e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80055a0:	1c5a      	adds	r2, r3, #1
 80055a2:	68fb      	ldr	r3, [r7, #12]
 80055a4:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 80055a6:	68fb      	ldr	r3, [r7, #12]
 80055a8:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80055aa:	b29b      	uxth	r3, r3
 80055ac:	3b01      	subs	r3, #1
 80055ae:	b29a      	uxth	r2, r3
 80055b0:	68fb      	ldr	r3, [r7, #12]
 80055b2:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 80055b4:	2300      	movs	r3, #0
 80055b6:	627b      	str	r3, [r7, #36]	; 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 80055b8:	68fb      	ldr	r3, [r7, #12]
 80055ba:	681b      	ldr	r3, [r3, #0]
 80055bc:	689b      	ldr	r3, [r3, #8]
 80055be:	f003 0301 	and.w	r3, r3, #1
 80055c2:	2b01      	cmp	r3, #1
 80055c4:	d119      	bne.n	80055fa <HAL_SPI_TransmitReceive+0x2a6>
 80055c6:	68fb      	ldr	r3, [r7, #12]
 80055c8:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80055ca:	b29b      	uxth	r3, r3
 80055cc:	2b00      	cmp	r3, #0
 80055ce:	d014      	beq.n	80055fa <HAL_SPI_TransmitReceive+0x2a6>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 80055d0:	68fb      	ldr	r3, [r7, #12]
 80055d2:	681b      	ldr	r3, [r3, #0]
 80055d4:	68da      	ldr	r2, [r3, #12]
 80055d6:	68fb      	ldr	r3, [r7, #12]
 80055d8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80055da:	b2d2      	uxtb	r2, r2
 80055dc:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 80055de:	68fb      	ldr	r3, [r7, #12]
 80055e0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80055e2:	1c5a      	adds	r2, r3, #1
 80055e4:	68fb      	ldr	r3, [r7, #12]
 80055e6:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 80055e8:	68fb      	ldr	r3, [r7, #12]
 80055ea:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80055ec:	b29b      	uxth	r3, r3
 80055ee:	3b01      	subs	r3, #1
 80055f0:	b29a      	uxth	r2, r3
 80055f2:	68fb      	ldr	r3, [r7, #12]
 80055f4:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 80055f6:	2301      	movs	r3, #1
 80055f8:	627b      	str	r3, [r7, #36]	; 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 80055fa:	f7fd fda5 	bl	8003148 <HAL_GetTick>
 80055fe:	4602      	mov	r2, r0
 8005600:	6a3b      	ldr	r3, [r7, #32]
 8005602:	1ad3      	subs	r3, r2, r3
 8005604:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8005606:	429a      	cmp	r2, r3
 8005608:	d803      	bhi.n	8005612 <HAL_SPI_TransmitReceive+0x2be>
 800560a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800560c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005610:	d102      	bne.n	8005618 <HAL_SPI_TransmitReceive+0x2c4>
 8005612:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005614:	2b00      	cmp	r3, #0
 8005616:	d109      	bne.n	800562c <HAL_SPI_TransmitReceive+0x2d8>
      {
        hspi->State = HAL_SPI_STATE_READY;
 8005618:	68fb      	ldr	r3, [r7, #12]
 800561a:	2201      	movs	r2, #1
 800561c:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
        __HAL_UNLOCK(hspi);
 8005620:	68fb      	ldr	r3, [r7, #12]
 8005622:	2200      	movs	r2, #0
 8005624:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
        return HAL_TIMEOUT;
 8005628:	2303      	movs	r3, #3
 800562a:	e038      	b.n	800569e <HAL_SPI_TransmitReceive+0x34a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800562c:	68fb      	ldr	r3, [r7, #12]
 800562e:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8005630:	b29b      	uxth	r3, r3
 8005632:	2b00      	cmp	r3, #0
 8005634:	d19c      	bne.n	8005570 <HAL_SPI_TransmitReceive+0x21c>
 8005636:	68fb      	ldr	r3, [r7, #12]
 8005638:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800563a:	b29b      	uxth	r3, r3
 800563c:	2b00      	cmp	r3, #0
 800563e:	d197      	bne.n	8005570 <HAL_SPI_TransmitReceive+0x21c>
    return HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8005640:	6a3a      	ldr	r2, [r7, #32]
 8005642:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8005644:	68f8      	ldr	r0, [r7, #12]
 8005646:	f000 f91d 	bl	8005884 <SPI_EndRxTxTransaction>
 800564a:	4603      	mov	r3, r0
 800564c:	2b00      	cmp	r3, #0
 800564e:	d008      	beq.n	8005662 <HAL_SPI_TransmitReceive+0x30e>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8005650:	68fb      	ldr	r3, [r7, #12]
 8005652:	2220      	movs	r2, #32
 8005654:	655a      	str	r2, [r3, #84]	; 0x54
    __HAL_UNLOCK(hspi);
 8005656:	68fb      	ldr	r3, [r7, #12]
 8005658:	2200      	movs	r2, #0
 800565a:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
    return HAL_ERROR;
 800565e:	2301      	movs	r3, #1
 8005660:	e01d      	b.n	800569e <HAL_SPI_TransmitReceive+0x34a>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8005662:	68fb      	ldr	r3, [r7, #12]
 8005664:	689b      	ldr	r3, [r3, #8]
 8005666:	2b00      	cmp	r3, #0
 8005668:	d10a      	bne.n	8005680 <HAL_SPI_TransmitReceive+0x32c>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800566a:	2300      	movs	r3, #0
 800566c:	613b      	str	r3, [r7, #16]
 800566e:	68fb      	ldr	r3, [r7, #12]
 8005670:	681b      	ldr	r3, [r3, #0]
 8005672:	68db      	ldr	r3, [r3, #12]
 8005674:	613b      	str	r3, [r7, #16]
 8005676:	68fb      	ldr	r3, [r7, #12]
 8005678:	681b      	ldr	r3, [r3, #0]
 800567a:	689b      	ldr	r3, [r3, #8]
 800567c:	613b      	str	r3, [r7, #16]
 800567e:	693b      	ldr	r3, [r7, #16]
  }


  hspi->State = HAL_SPI_STATE_READY;
 8005680:	68fb      	ldr	r3, [r7, #12]
 8005682:	2201      	movs	r2, #1
 8005684:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 8005688:	68fb      	ldr	r3, [r7, #12]
 800568a:	2200      	movs	r2, #0
 800568c:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8005690:	68fb      	ldr	r3, [r7, #12]
 8005692:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005694:	2b00      	cmp	r3, #0
 8005696:	d001      	beq.n	800569c <HAL_SPI_TransmitReceive+0x348>
  {
    return HAL_ERROR;
 8005698:	2301      	movs	r3, #1
 800569a:	e000      	b.n	800569e <HAL_SPI_TransmitReceive+0x34a>
  }
  else
  {
    return HAL_OK;
 800569c:	2300      	movs	r3, #0
  }
}
 800569e:	4618      	mov	r0, r3
 80056a0:	3728      	adds	r7, #40	; 0x28
 80056a2:	46bd      	mov	sp, r7
 80056a4:	bd80      	pop	{r7, pc}
	...

080056a8 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 80056a8:	b580      	push	{r7, lr}
 80056aa:	b088      	sub	sp, #32
 80056ac:	af00      	add	r7, sp, #0
 80056ae:	60f8      	str	r0, [r7, #12]
 80056b0:	60b9      	str	r1, [r7, #8]
 80056b2:	603b      	str	r3, [r7, #0]
 80056b4:	4613      	mov	r3, r2
 80056b6:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 80056b8:	f7fd fd46 	bl	8003148 <HAL_GetTick>
 80056bc:	4602      	mov	r2, r0
 80056be:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80056c0:	1a9b      	subs	r3, r3, r2
 80056c2:	683a      	ldr	r2, [r7, #0]
 80056c4:	4413      	add	r3, r2
 80056c6:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 80056c8:	f7fd fd3e 	bl	8003148 <HAL_GetTick>
 80056cc:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 80056ce:	4b39      	ldr	r3, [pc, #228]	; (80057b4 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 80056d0:	681b      	ldr	r3, [r3, #0]
 80056d2:	015b      	lsls	r3, r3, #5
 80056d4:	0d1b      	lsrs	r3, r3, #20
 80056d6:	69fa      	ldr	r2, [r7, #28]
 80056d8:	fb02 f303 	mul.w	r3, r2, r3
 80056dc:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80056de:	e054      	b.n	800578a <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 80056e0:	683b      	ldr	r3, [r7, #0]
 80056e2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80056e6:	d050      	beq.n	800578a <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 80056e8:	f7fd fd2e 	bl	8003148 <HAL_GetTick>
 80056ec:	4602      	mov	r2, r0
 80056ee:	69bb      	ldr	r3, [r7, #24]
 80056f0:	1ad3      	subs	r3, r2, r3
 80056f2:	69fa      	ldr	r2, [r7, #28]
 80056f4:	429a      	cmp	r2, r3
 80056f6:	d902      	bls.n	80056fe <SPI_WaitFlagStateUntilTimeout+0x56>
 80056f8:	69fb      	ldr	r3, [r7, #28]
 80056fa:	2b00      	cmp	r3, #0
 80056fc:	d13d      	bne.n	800577a <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 80056fe:	68fb      	ldr	r3, [r7, #12]
 8005700:	681b      	ldr	r3, [r3, #0]
 8005702:	685a      	ldr	r2, [r3, #4]
 8005704:	68fb      	ldr	r3, [r7, #12]
 8005706:	681b      	ldr	r3, [r3, #0]
 8005708:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 800570c:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800570e:	68fb      	ldr	r3, [r7, #12]
 8005710:	685b      	ldr	r3, [r3, #4]
 8005712:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8005716:	d111      	bne.n	800573c <SPI_WaitFlagStateUntilTimeout+0x94>
 8005718:	68fb      	ldr	r3, [r7, #12]
 800571a:	689b      	ldr	r3, [r3, #8]
 800571c:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8005720:	d004      	beq.n	800572c <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8005722:	68fb      	ldr	r3, [r7, #12]
 8005724:	689b      	ldr	r3, [r3, #8]
 8005726:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800572a:	d107      	bne.n	800573c <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 800572c:	68fb      	ldr	r3, [r7, #12]
 800572e:	681b      	ldr	r3, [r3, #0]
 8005730:	681a      	ldr	r2, [r3, #0]
 8005732:	68fb      	ldr	r3, [r7, #12]
 8005734:	681b      	ldr	r3, [r3, #0]
 8005736:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800573a:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 800573c:	68fb      	ldr	r3, [r7, #12]
 800573e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005740:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8005744:	d10f      	bne.n	8005766 <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8005746:	68fb      	ldr	r3, [r7, #12]
 8005748:	681b      	ldr	r3, [r3, #0]
 800574a:	681a      	ldr	r2, [r3, #0]
 800574c:	68fb      	ldr	r3, [r7, #12]
 800574e:	681b      	ldr	r3, [r3, #0]
 8005750:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8005754:	601a      	str	r2, [r3, #0]
 8005756:	68fb      	ldr	r3, [r7, #12]
 8005758:	681b      	ldr	r3, [r3, #0]
 800575a:	681a      	ldr	r2, [r3, #0]
 800575c:	68fb      	ldr	r3, [r7, #12]
 800575e:	681b      	ldr	r3, [r3, #0]
 8005760:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8005764:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8005766:	68fb      	ldr	r3, [r7, #12]
 8005768:	2201      	movs	r2, #1
 800576a:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 800576e:	68fb      	ldr	r3, [r7, #12]
 8005770:	2200      	movs	r2, #0
 8005772:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        return HAL_TIMEOUT;
 8005776:	2303      	movs	r3, #3
 8005778:	e017      	b.n	80057aa <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 800577a:	697b      	ldr	r3, [r7, #20]
 800577c:	2b00      	cmp	r3, #0
 800577e:	d101      	bne.n	8005784 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 8005780:	2300      	movs	r3, #0
 8005782:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8005784:	697b      	ldr	r3, [r7, #20]
 8005786:	3b01      	subs	r3, #1
 8005788:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800578a:	68fb      	ldr	r3, [r7, #12]
 800578c:	681b      	ldr	r3, [r3, #0]
 800578e:	689a      	ldr	r2, [r3, #8]
 8005790:	68bb      	ldr	r3, [r7, #8]
 8005792:	4013      	ands	r3, r2
 8005794:	68ba      	ldr	r2, [r7, #8]
 8005796:	429a      	cmp	r2, r3
 8005798:	bf0c      	ite	eq
 800579a:	2301      	moveq	r3, #1
 800579c:	2300      	movne	r3, #0
 800579e:	b2db      	uxtb	r3, r3
 80057a0:	461a      	mov	r2, r3
 80057a2:	79fb      	ldrb	r3, [r7, #7]
 80057a4:	429a      	cmp	r2, r3
 80057a6:	d19b      	bne.n	80056e0 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 80057a8:	2300      	movs	r3, #0
}
 80057aa:	4618      	mov	r0, r3
 80057ac:	3720      	adds	r7, #32
 80057ae:	46bd      	mov	sp, r7
 80057b0:	bd80      	pop	{r7, pc}
 80057b2:	bf00      	nop
 80057b4:	20000224 	.word	0x20000224

080057b8 <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 80057b8:	b580      	push	{r7, lr}
 80057ba:	b086      	sub	sp, #24
 80057bc:	af02      	add	r7, sp, #8
 80057be:	60f8      	str	r0, [r7, #12]
 80057c0:	60b9      	str	r1, [r7, #8]
 80057c2:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80057c4:	68fb      	ldr	r3, [r7, #12]
 80057c6:	685b      	ldr	r3, [r3, #4]
 80057c8:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80057cc:	d111      	bne.n	80057f2 <SPI_EndRxTransaction+0x3a>
 80057ce:	68fb      	ldr	r3, [r7, #12]
 80057d0:	689b      	ldr	r3, [r3, #8]
 80057d2:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80057d6:	d004      	beq.n	80057e2 <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80057d8:	68fb      	ldr	r3, [r7, #12]
 80057da:	689b      	ldr	r3, [r3, #8]
 80057dc:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80057e0:	d107      	bne.n	80057f2 <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 80057e2:	68fb      	ldr	r3, [r7, #12]
 80057e4:	681b      	ldr	r3, [r3, #0]
 80057e6:	681a      	ldr	r2, [r3, #0]
 80057e8:	68fb      	ldr	r3, [r7, #12]
 80057ea:	681b      	ldr	r3, [r3, #0]
 80057ec:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80057f0:	601a      	str	r2, [r3, #0]
  }

  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 80057f2:	68fb      	ldr	r3, [r7, #12]
 80057f4:	685b      	ldr	r3, [r3, #4]
 80057f6:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80057fa:	d12a      	bne.n	8005852 <SPI_EndRxTransaction+0x9a>
  {
    if (hspi->Init.Direction != SPI_DIRECTION_2LINES_RXONLY)
 80057fc:	68fb      	ldr	r3, [r7, #12]
 80057fe:	689b      	ldr	r3, [r3, #8]
 8005800:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005804:	d012      	beq.n	800582c <SPI_EndRxTransaction+0x74>
    {
      /* Control the BSY flag */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8005806:	687b      	ldr	r3, [r7, #4]
 8005808:	9300      	str	r3, [sp, #0]
 800580a:	68bb      	ldr	r3, [r7, #8]
 800580c:	2200      	movs	r2, #0
 800580e:	2180      	movs	r1, #128	; 0x80
 8005810:	68f8      	ldr	r0, [r7, #12]
 8005812:	f7ff ff49 	bl	80056a8 <SPI_WaitFlagStateUntilTimeout>
 8005816:	4603      	mov	r3, r0
 8005818:	2b00      	cmp	r3, #0
 800581a:	d02d      	beq.n	8005878 <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800581c:	68fb      	ldr	r3, [r7, #12]
 800581e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005820:	f043 0220 	orr.w	r2, r3, #32
 8005824:	68fb      	ldr	r3, [r7, #12]
 8005826:	655a      	str	r2, [r3, #84]	; 0x54
        return HAL_TIMEOUT;
 8005828:	2303      	movs	r3, #3
 800582a:	e026      	b.n	800587a <SPI_EndRxTransaction+0xc2>
      }
    }
    else
    {
      /* Wait the RXNE reset */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 800582c:	687b      	ldr	r3, [r7, #4]
 800582e:	9300      	str	r3, [sp, #0]
 8005830:	68bb      	ldr	r3, [r7, #8]
 8005832:	2200      	movs	r2, #0
 8005834:	2101      	movs	r1, #1
 8005836:	68f8      	ldr	r0, [r7, #12]
 8005838:	f7ff ff36 	bl	80056a8 <SPI_WaitFlagStateUntilTimeout>
 800583c:	4603      	mov	r3, r0
 800583e:	2b00      	cmp	r3, #0
 8005840:	d01a      	beq.n	8005878 <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8005842:	68fb      	ldr	r3, [r7, #12]
 8005844:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005846:	f043 0220 	orr.w	r2, r3, #32
 800584a:	68fb      	ldr	r3, [r7, #12]
 800584c:	655a      	str	r2, [r3, #84]	; 0x54
        return HAL_TIMEOUT;
 800584e:	2303      	movs	r3, #3
 8005850:	e013      	b.n	800587a <SPI_EndRxTransaction+0xc2>
    }
  }
  else
  {
    /* Wait the RXNE reset */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 8005852:	687b      	ldr	r3, [r7, #4]
 8005854:	9300      	str	r3, [sp, #0]
 8005856:	68bb      	ldr	r3, [r7, #8]
 8005858:	2200      	movs	r2, #0
 800585a:	2101      	movs	r1, #1
 800585c:	68f8      	ldr	r0, [r7, #12]
 800585e:	f7ff ff23 	bl	80056a8 <SPI_WaitFlagStateUntilTimeout>
 8005862:	4603      	mov	r3, r0
 8005864:	2b00      	cmp	r3, #0
 8005866:	d007      	beq.n	8005878 <SPI_EndRxTransaction+0xc0>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8005868:	68fb      	ldr	r3, [r7, #12]
 800586a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800586c:	f043 0220 	orr.w	r2, r3, #32
 8005870:	68fb      	ldr	r3, [r7, #12]
 8005872:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 8005874:	2303      	movs	r3, #3
 8005876:	e000      	b.n	800587a <SPI_EndRxTransaction+0xc2>
    }
  }
  return HAL_OK;
 8005878:	2300      	movs	r3, #0
}
 800587a:	4618      	mov	r0, r3
 800587c:	3710      	adds	r7, #16
 800587e:	46bd      	mov	sp, r7
 8005880:	bd80      	pop	{r7, pc}
	...

08005884 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8005884:	b580      	push	{r7, lr}
 8005886:	b088      	sub	sp, #32
 8005888:	af02      	add	r7, sp, #8
 800588a:	60f8      	str	r0, [r7, #12]
 800588c:	60b9      	str	r1, [r7, #8]
 800588e:	607a      	str	r2, [r7, #4]
  /* Wait until TXE flag */
  if(SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_TXE, SET, Timeout, Tickstart) != HAL_OK)
 8005890:	687b      	ldr	r3, [r7, #4]
 8005892:	9300      	str	r3, [sp, #0]
 8005894:	68bb      	ldr	r3, [r7, #8]
 8005896:	2201      	movs	r2, #1
 8005898:	2102      	movs	r1, #2
 800589a:	68f8      	ldr	r0, [r7, #12]
 800589c:	f7ff ff04 	bl	80056a8 <SPI_WaitFlagStateUntilTimeout>
 80058a0:	4603      	mov	r3, r0
 80058a2:	2b00      	cmp	r3, #0
 80058a4:	d007      	beq.n	80058b6 <SPI_EndRxTxTransaction+0x32>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80058a6:	68fb      	ldr	r3, [r7, #12]
 80058a8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80058aa:	f043 0220 	orr.w	r2, r3, #32
 80058ae:	68fb      	ldr	r3, [r7, #12]
 80058b0:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_TIMEOUT;
 80058b2:	2303      	movs	r3, #3
 80058b4:	e032      	b.n	800591c <SPI_EndRxTxTransaction+0x98>
  }

  /* Timeout in µs */
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 80058b6:	4b1b      	ldr	r3, [pc, #108]	; (8005924 <SPI_EndRxTxTransaction+0xa0>)
 80058b8:	681b      	ldr	r3, [r3, #0]
 80058ba:	4a1b      	ldr	r2, [pc, #108]	; (8005928 <SPI_EndRxTxTransaction+0xa4>)
 80058bc:	fba2 2303 	umull	r2, r3, r2, r3
 80058c0:	0d5b      	lsrs	r3, r3, #21
 80058c2:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 80058c6:	fb02 f303 	mul.w	r3, r2, r3
 80058ca:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 80058cc:	68fb      	ldr	r3, [r7, #12]
 80058ce:	685b      	ldr	r3, [r3, #4]
 80058d0:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80058d4:	d112      	bne.n	80058fc <SPI_EndRxTxTransaction+0x78>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 80058d6:	687b      	ldr	r3, [r7, #4]
 80058d8:	9300      	str	r3, [sp, #0]
 80058da:	68bb      	ldr	r3, [r7, #8]
 80058dc:	2200      	movs	r2, #0
 80058de:	2180      	movs	r1, #128	; 0x80
 80058e0:	68f8      	ldr	r0, [r7, #12]
 80058e2:	f7ff fee1 	bl	80056a8 <SPI_WaitFlagStateUntilTimeout>
 80058e6:	4603      	mov	r3, r0
 80058e8:	2b00      	cmp	r3, #0
 80058ea:	d016      	beq.n	800591a <SPI_EndRxTxTransaction+0x96>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80058ec:	68fb      	ldr	r3, [r7, #12]
 80058ee:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80058f0:	f043 0220 	orr.w	r2, r3, #32
 80058f4:	68fb      	ldr	r3, [r7, #12]
 80058f6:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 80058f8:	2303      	movs	r3, #3
 80058fa:	e00f      	b.n	800591c <SPI_EndRxTxTransaction+0x98>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 80058fc:	697b      	ldr	r3, [r7, #20]
 80058fe:	2b00      	cmp	r3, #0
 8005900:	d00a      	beq.n	8005918 <SPI_EndRxTxTransaction+0x94>
      {
        break;
      }
      count--;
 8005902:	697b      	ldr	r3, [r7, #20]
 8005904:	3b01      	subs	r3, #1
 8005906:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 8005908:	68fb      	ldr	r3, [r7, #12]
 800590a:	681b      	ldr	r3, [r3, #0]
 800590c:	689b      	ldr	r3, [r3, #8]
 800590e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005912:	2b80      	cmp	r3, #128	; 0x80
 8005914:	d0f2      	beq.n	80058fc <SPI_EndRxTxTransaction+0x78>
 8005916:	e000      	b.n	800591a <SPI_EndRxTxTransaction+0x96>
        break;
 8005918:	bf00      	nop
  }

  return HAL_OK;
 800591a:	2300      	movs	r3, #0
}
 800591c:	4618      	mov	r0, r3
 800591e:	3718      	adds	r7, #24
 8005920:	46bd      	mov	sp, r7
 8005922:	bd80      	pop	{r7, pc}
 8005924:	20000224 	.word	0x20000224
 8005928:	165e9f81 	.word	0x165e9f81

0800592c <HAL_SRAM_Init>:
  * @param  ExtTiming Pointer to SRAM extended mode timing structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SRAM_Init(SRAM_HandleTypeDef *hsram, FMC_NORSRAM_TimingTypeDef *Timing,
                                FMC_NORSRAM_TimingTypeDef *ExtTiming)
{
 800592c:	b580      	push	{r7, lr}
 800592e:	b084      	sub	sp, #16
 8005930:	af00      	add	r7, sp, #0
 8005932:	60f8      	str	r0, [r7, #12]
 8005934:	60b9      	str	r1, [r7, #8]
 8005936:	607a      	str	r2, [r7, #4]
  /* Check the SRAM handle parameter */
  if (hsram == NULL)
 8005938:	68fb      	ldr	r3, [r7, #12]
 800593a:	2b00      	cmp	r3, #0
 800593c:	d101      	bne.n	8005942 <HAL_SRAM_Init+0x16>
  {
    return HAL_ERROR;
 800593e:	2301      	movs	r3, #1
 8005940:	e038      	b.n	80059b4 <HAL_SRAM_Init+0x88>
  }

  if (hsram->State == HAL_SRAM_STATE_RESET)
 8005942:	68fb      	ldr	r3, [r7, #12]
 8005944:	f893 3049 	ldrb.w	r3, [r3, #73]	; 0x49
 8005948:	b2db      	uxtb	r3, r3
 800594a:	2b00      	cmp	r3, #0
 800594c:	d106      	bne.n	800595c <HAL_SRAM_Init+0x30>
  {
    /* Allocate lock resource and initialize it */
    hsram->Lock = HAL_UNLOCKED;
 800594e:	68fb      	ldr	r3, [r7, #12]
 8005950:	2200      	movs	r2, #0
 8005952:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

    /* Init the low level hardware */
    hsram->MspInitCallback(hsram);
#else
    /* Initialize the low level hardware (MSP) */
    HAL_SRAM_MspInit(hsram);
 8005956:	68f8      	ldr	r0, [r7, #12]
 8005958:	f7fb fe5a 	bl	8001610 <HAL_SRAM_MspInit>
#endif /* USE_HAL_SRAM_REGISTER_CALLBACKS */
  }

  /* Initialize SRAM control Interface */
  (void)FMC_NORSRAM_Init(hsram->Instance, &(hsram->Init));
 800595c:	68fb      	ldr	r3, [r7, #12]
 800595e:	681a      	ldr	r2, [r3, #0]
 8005960:	68fb      	ldr	r3, [r7, #12]
 8005962:	3308      	adds	r3, #8
 8005964:	4619      	mov	r1, r3
 8005966:	4610      	mov	r0, r2
 8005968:	f001 fca0 	bl	80072ac <FSMC_NORSRAM_Init>

  /* Initialize SRAM timing Interface */
  (void)FMC_NORSRAM_Timing_Init(hsram->Instance, Timing, hsram->Init.NSBank);
 800596c:	68fb      	ldr	r3, [r7, #12]
 800596e:	6818      	ldr	r0, [r3, #0]
 8005970:	68fb      	ldr	r3, [r7, #12]
 8005972:	689b      	ldr	r3, [r3, #8]
 8005974:	461a      	mov	r2, r3
 8005976:	68b9      	ldr	r1, [r7, #8]
 8005978:	f001 fd02 	bl	8007380 <FSMC_NORSRAM_Timing_Init>

  /* Initialize SRAM extended mode timing Interface */
  (void)FMC_NORSRAM_Extended_Timing_Init(hsram->Extended, ExtTiming, hsram->Init.NSBank,
 800597c:	68fb      	ldr	r3, [r7, #12]
 800597e:	6858      	ldr	r0, [r3, #4]
 8005980:	68fb      	ldr	r3, [r7, #12]
 8005982:	689a      	ldr	r2, [r3, #8]
 8005984:	68fb      	ldr	r3, [r7, #12]
 8005986:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005988:	6879      	ldr	r1, [r7, #4]
 800598a:	f001 fd2f 	bl	80073ec <FSMC_NORSRAM_Extended_Timing_Init>
                                         hsram->Init.ExtendedMode);

  /* Enable the NORSRAM device */
  __FMC_NORSRAM_ENABLE(hsram->Instance, hsram->Init.NSBank);
 800598e:	68fb      	ldr	r3, [r7, #12]
 8005990:	681b      	ldr	r3, [r3, #0]
 8005992:	68fa      	ldr	r2, [r7, #12]
 8005994:	6892      	ldr	r2, [r2, #8]
 8005996:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800599a:	68fb      	ldr	r3, [r7, #12]
 800599c:	681b      	ldr	r3, [r3, #0]
 800599e:	68fa      	ldr	r2, [r7, #12]
 80059a0:	6892      	ldr	r2, [r2, #8]
 80059a2:	f041 0101 	orr.w	r1, r1, #1
 80059a6:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

  /* Initialize the SRAM controller state */
  hsram->State = HAL_SRAM_STATE_READY;
 80059aa:	68fb      	ldr	r3, [r7, #12]
 80059ac:	2201      	movs	r2, #1
 80059ae:	f883 2049 	strb.w	r2, [r3, #73]	; 0x49

  return HAL_OK;
 80059b2:	2300      	movs	r3, #0
}
 80059b4:	4618      	mov	r0, r3
 80059b6:	3710      	adds	r7, #16
 80059b8:	46bd      	mov	sp, r7
 80059ba:	bd80      	pop	{r7, pc}

080059bc <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80059bc:	b580      	push	{r7, lr}
 80059be:	b082      	sub	sp, #8
 80059c0:	af00      	add	r7, sp, #0
 80059c2:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80059c4:	687b      	ldr	r3, [r7, #4]
 80059c6:	2b00      	cmp	r3, #0
 80059c8:	d101      	bne.n	80059ce <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80059ca:	2301      	movs	r3, #1
 80059cc:	e041      	b.n	8005a52 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80059ce:	687b      	ldr	r3, [r7, #4]
 80059d0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80059d4:	b2db      	uxtb	r3, r3
 80059d6:	2b00      	cmp	r3, #0
 80059d8:	d106      	bne.n	80059e8 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80059da:	687b      	ldr	r3, [r7, #4]
 80059dc:	2200      	movs	r2, #0
 80059de:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80059e2:	6878      	ldr	r0, [r7, #4]
 80059e4:	f7fd f960 	bl	8002ca8 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80059e8:	687b      	ldr	r3, [r7, #4]
 80059ea:	2202      	movs	r2, #2
 80059ec:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80059f0:	687b      	ldr	r3, [r7, #4]
 80059f2:	681a      	ldr	r2, [r3, #0]
 80059f4:	687b      	ldr	r3, [r7, #4]
 80059f6:	3304      	adds	r3, #4
 80059f8:	4619      	mov	r1, r3
 80059fa:	4610      	mov	r0, r2
 80059fc:	f000 fa7e 	bl	8005efc <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005a00:	687b      	ldr	r3, [r7, #4]
 8005a02:	2201      	movs	r2, #1
 8005a04:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005a08:	687b      	ldr	r3, [r7, #4]
 8005a0a:	2201      	movs	r2, #1
 8005a0c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8005a10:	687b      	ldr	r3, [r7, #4]
 8005a12:	2201      	movs	r2, #1
 8005a14:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8005a18:	687b      	ldr	r3, [r7, #4]
 8005a1a:	2201      	movs	r2, #1
 8005a1c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8005a20:	687b      	ldr	r3, [r7, #4]
 8005a22:	2201      	movs	r2, #1
 8005a24:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005a28:	687b      	ldr	r3, [r7, #4]
 8005a2a:	2201      	movs	r2, #1
 8005a2c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8005a30:	687b      	ldr	r3, [r7, #4]
 8005a32:	2201      	movs	r2, #1
 8005a34:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8005a38:	687b      	ldr	r3, [r7, #4]
 8005a3a:	2201      	movs	r2, #1
 8005a3c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8005a40:	687b      	ldr	r3, [r7, #4]
 8005a42:	2201      	movs	r2, #1
 8005a44:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005a48:	687b      	ldr	r3, [r7, #4]
 8005a4a:	2201      	movs	r2, #1
 8005a4c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8005a50:	2300      	movs	r3, #0
}
 8005a52:	4618      	mov	r0, r3
 8005a54:	3708      	adds	r7, #8
 8005a56:	46bd      	mov	sp, r7
 8005a58:	bd80      	pop	{r7, pc}
	...

08005a5c <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8005a5c:	b480      	push	{r7}
 8005a5e:	b085      	sub	sp, #20
 8005a60:	af00      	add	r7, sp, #0
 8005a62:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8005a64:	687b      	ldr	r3, [r7, #4]
 8005a66:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005a6a:	b2db      	uxtb	r3, r3
 8005a6c:	2b01      	cmp	r3, #1
 8005a6e:	d001      	beq.n	8005a74 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8005a70:	2301      	movs	r3, #1
 8005a72:	e04e      	b.n	8005b12 <HAL_TIM_Base_Start_IT+0xb6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005a74:	687b      	ldr	r3, [r7, #4]
 8005a76:	2202      	movs	r2, #2
 8005a78:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8005a7c:	687b      	ldr	r3, [r7, #4]
 8005a7e:	681b      	ldr	r3, [r3, #0]
 8005a80:	68da      	ldr	r2, [r3, #12]
 8005a82:	687b      	ldr	r3, [r7, #4]
 8005a84:	681b      	ldr	r3, [r3, #0]
 8005a86:	f042 0201 	orr.w	r2, r2, #1
 8005a8a:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005a8c:	687b      	ldr	r3, [r7, #4]
 8005a8e:	681b      	ldr	r3, [r3, #0]
 8005a90:	4a23      	ldr	r2, [pc, #140]	; (8005b20 <HAL_TIM_Base_Start_IT+0xc4>)
 8005a92:	4293      	cmp	r3, r2
 8005a94:	d022      	beq.n	8005adc <HAL_TIM_Base_Start_IT+0x80>
 8005a96:	687b      	ldr	r3, [r7, #4]
 8005a98:	681b      	ldr	r3, [r3, #0]
 8005a9a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005a9e:	d01d      	beq.n	8005adc <HAL_TIM_Base_Start_IT+0x80>
 8005aa0:	687b      	ldr	r3, [r7, #4]
 8005aa2:	681b      	ldr	r3, [r3, #0]
 8005aa4:	4a1f      	ldr	r2, [pc, #124]	; (8005b24 <HAL_TIM_Base_Start_IT+0xc8>)
 8005aa6:	4293      	cmp	r3, r2
 8005aa8:	d018      	beq.n	8005adc <HAL_TIM_Base_Start_IT+0x80>
 8005aaa:	687b      	ldr	r3, [r7, #4]
 8005aac:	681b      	ldr	r3, [r3, #0]
 8005aae:	4a1e      	ldr	r2, [pc, #120]	; (8005b28 <HAL_TIM_Base_Start_IT+0xcc>)
 8005ab0:	4293      	cmp	r3, r2
 8005ab2:	d013      	beq.n	8005adc <HAL_TIM_Base_Start_IT+0x80>
 8005ab4:	687b      	ldr	r3, [r7, #4]
 8005ab6:	681b      	ldr	r3, [r3, #0]
 8005ab8:	4a1c      	ldr	r2, [pc, #112]	; (8005b2c <HAL_TIM_Base_Start_IT+0xd0>)
 8005aba:	4293      	cmp	r3, r2
 8005abc:	d00e      	beq.n	8005adc <HAL_TIM_Base_Start_IT+0x80>
 8005abe:	687b      	ldr	r3, [r7, #4]
 8005ac0:	681b      	ldr	r3, [r3, #0]
 8005ac2:	4a1b      	ldr	r2, [pc, #108]	; (8005b30 <HAL_TIM_Base_Start_IT+0xd4>)
 8005ac4:	4293      	cmp	r3, r2
 8005ac6:	d009      	beq.n	8005adc <HAL_TIM_Base_Start_IT+0x80>
 8005ac8:	687b      	ldr	r3, [r7, #4]
 8005aca:	681b      	ldr	r3, [r3, #0]
 8005acc:	4a19      	ldr	r2, [pc, #100]	; (8005b34 <HAL_TIM_Base_Start_IT+0xd8>)
 8005ace:	4293      	cmp	r3, r2
 8005ad0:	d004      	beq.n	8005adc <HAL_TIM_Base_Start_IT+0x80>
 8005ad2:	687b      	ldr	r3, [r7, #4]
 8005ad4:	681b      	ldr	r3, [r3, #0]
 8005ad6:	4a18      	ldr	r2, [pc, #96]	; (8005b38 <HAL_TIM_Base_Start_IT+0xdc>)
 8005ad8:	4293      	cmp	r3, r2
 8005ada:	d111      	bne.n	8005b00 <HAL_TIM_Base_Start_IT+0xa4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8005adc:	687b      	ldr	r3, [r7, #4]
 8005ade:	681b      	ldr	r3, [r3, #0]
 8005ae0:	689b      	ldr	r3, [r3, #8]
 8005ae2:	f003 0307 	and.w	r3, r3, #7
 8005ae6:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005ae8:	68fb      	ldr	r3, [r7, #12]
 8005aea:	2b06      	cmp	r3, #6
 8005aec:	d010      	beq.n	8005b10 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 8005aee:	687b      	ldr	r3, [r7, #4]
 8005af0:	681b      	ldr	r3, [r3, #0]
 8005af2:	681a      	ldr	r2, [r3, #0]
 8005af4:	687b      	ldr	r3, [r7, #4]
 8005af6:	681b      	ldr	r3, [r3, #0]
 8005af8:	f042 0201 	orr.w	r2, r2, #1
 8005afc:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005afe:	e007      	b.n	8005b10 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8005b00:	687b      	ldr	r3, [r7, #4]
 8005b02:	681b      	ldr	r3, [r3, #0]
 8005b04:	681a      	ldr	r2, [r3, #0]
 8005b06:	687b      	ldr	r3, [r7, #4]
 8005b08:	681b      	ldr	r3, [r3, #0]
 8005b0a:	f042 0201 	orr.w	r2, r2, #1
 8005b0e:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8005b10:	2300      	movs	r3, #0
}
 8005b12:	4618      	mov	r0, r3
 8005b14:	3714      	adds	r7, #20
 8005b16:	46bd      	mov	sp, r7
 8005b18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b1c:	4770      	bx	lr
 8005b1e:	bf00      	nop
 8005b20:	40010000 	.word	0x40010000
 8005b24:	40000400 	.word	0x40000400
 8005b28:	40000800 	.word	0x40000800
 8005b2c:	40000c00 	.word	0x40000c00
 8005b30:	40010400 	.word	0x40010400
 8005b34:	40014000 	.word	0x40014000
 8005b38:	40001800 	.word	0x40001800

08005b3c <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8005b3c:	b580      	push	{r7, lr}
 8005b3e:	b084      	sub	sp, #16
 8005b40:	af00      	add	r7, sp, #0
 8005b42:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8005b44:	687b      	ldr	r3, [r7, #4]
 8005b46:	681b      	ldr	r3, [r3, #0]
 8005b48:	68db      	ldr	r3, [r3, #12]
 8005b4a:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8005b4c:	687b      	ldr	r3, [r7, #4]
 8005b4e:	681b      	ldr	r3, [r3, #0]
 8005b50:	691b      	ldr	r3, [r3, #16]
 8005b52:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8005b54:	68bb      	ldr	r3, [r7, #8]
 8005b56:	f003 0302 	and.w	r3, r3, #2
 8005b5a:	2b00      	cmp	r3, #0
 8005b5c:	d020      	beq.n	8005ba0 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8005b5e:	68fb      	ldr	r3, [r7, #12]
 8005b60:	f003 0302 	and.w	r3, r3, #2
 8005b64:	2b00      	cmp	r3, #0
 8005b66:	d01b      	beq.n	8005ba0 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8005b68:	687b      	ldr	r3, [r7, #4]
 8005b6a:	681b      	ldr	r3, [r3, #0]
 8005b6c:	f06f 0202 	mvn.w	r2, #2
 8005b70:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8005b72:	687b      	ldr	r3, [r7, #4]
 8005b74:	2201      	movs	r2, #1
 8005b76:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8005b78:	687b      	ldr	r3, [r7, #4]
 8005b7a:	681b      	ldr	r3, [r3, #0]
 8005b7c:	699b      	ldr	r3, [r3, #24]
 8005b7e:	f003 0303 	and.w	r3, r3, #3
 8005b82:	2b00      	cmp	r3, #0
 8005b84:	d003      	beq.n	8005b8e <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8005b86:	6878      	ldr	r0, [r7, #4]
 8005b88:	f000 f999 	bl	8005ebe <HAL_TIM_IC_CaptureCallback>
 8005b8c:	e005      	b.n	8005b9a <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8005b8e:	6878      	ldr	r0, [r7, #4]
 8005b90:	f000 f98b 	bl	8005eaa <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005b94:	6878      	ldr	r0, [r7, #4]
 8005b96:	f000 f99c 	bl	8005ed2 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005b9a:	687b      	ldr	r3, [r7, #4]
 8005b9c:	2200      	movs	r2, #0
 8005b9e:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8005ba0:	68bb      	ldr	r3, [r7, #8]
 8005ba2:	f003 0304 	and.w	r3, r3, #4
 8005ba6:	2b00      	cmp	r3, #0
 8005ba8:	d020      	beq.n	8005bec <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8005baa:	68fb      	ldr	r3, [r7, #12]
 8005bac:	f003 0304 	and.w	r3, r3, #4
 8005bb0:	2b00      	cmp	r3, #0
 8005bb2:	d01b      	beq.n	8005bec <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8005bb4:	687b      	ldr	r3, [r7, #4]
 8005bb6:	681b      	ldr	r3, [r3, #0]
 8005bb8:	f06f 0204 	mvn.w	r2, #4
 8005bbc:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8005bbe:	687b      	ldr	r3, [r7, #4]
 8005bc0:	2202      	movs	r2, #2
 8005bc2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8005bc4:	687b      	ldr	r3, [r7, #4]
 8005bc6:	681b      	ldr	r3, [r3, #0]
 8005bc8:	699b      	ldr	r3, [r3, #24]
 8005bca:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8005bce:	2b00      	cmp	r3, #0
 8005bd0:	d003      	beq.n	8005bda <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005bd2:	6878      	ldr	r0, [r7, #4]
 8005bd4:	f000 f973 	bl	8005ebe <HAL_TIM_IC_CaptureCallback>
 8005bd8:	e005      	b.n	8005be6 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005bda:	6878      	ldr	r0, [r7, #4]
 8005bdc:	f000 f965 	bl	8005eaa <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005be0:	6878      	ldr	r0, [r7, #4]
 8005be2:	f000 f976 	bl	8005ed2 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005be6:	687b      	ldr	r3, [r7, #4]
 8005be8:	2200      	movs	r2, #0
 8005bea:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8005bec:	68bb      	ldr	r3, [r7, #8]
 8005bee:	f003 0308 	and.w	r3, r3, #8
 8005bf2:	2b00      	cmp	r3, #0
 8005bf4:	d020      	beq.n	8005c38 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8005bf6:	68fb      	ldr	r3, [r7, #12]
 8005bf8:	f003 0308 	and.w	r3, r3, #8
 8005bfc:	2b00      	cmp	r3, #0
 8005bfe:	d01b      	beq.n	8005c38 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8005c00:	687b      	ldr	r3, [r7, #4]
 8005c02:	681b      	ldr	r3, [r3, #0]
 8005c04:	f06f 0208 	mvn.w	r2, #8
 8005c08:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8005c0a:	687b      	ldr	r3, [r7, #4]
 8005c0c:	2204      	movs	r2, #4
 8005c0e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8005c10:	687b      	ldr	r3, [r7, #4]
 8005c12:	681b      	ldr	r3, [r3, #0]
 8005c14:	69db      	ldr	r3, [r3, #28]
 8005c16:	f003 0303 	and.w	r3, r3, #3
 8005c1a:	2b00      	cmp	r3, #0
 8005c1c:	d003      	beq.n	8005c26 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005c1e:	6878      	ldr	r0, [r7, #4]
 8005c20:	f000 f94d 	bl	8005ebe <HAL_TIM_IC_CaptureCallback>
 8005c24:	e005      	b.n	8005c32 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005c26:	6878      	ldr	r0, [r7, #4]
 8005c28:	f000 f93f 	bl	8005eaa <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005c2c:	6878      	ldr	r0, [r7, #4]
 8005c2e:	f000 f950 	bl	8005ed2 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005c32:	687b      	ldr	r3, [r7, #4]
 8005c34:	2200      	movs	r2, #0
 8005c36:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8005c38:	68bb      	ldr	r3, [r7, #8]
 8005c3a:	f003 0310 	and.w	r3, r3, #16
 8005c3e:	2b00      	cmp	r3, #0
 8005c40:	d020      	beq.n	8005c84 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8005c42:	68fb      	ldr	r3, [r7, #12]
 8005c44:	f003 0310 	and.w	r3, r3, #16
 8005c48:	2b00      	cmp	r3, #0
 8005c4a:	d01b      	beq.n	8005c84 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8005c4c:	687b      	ldr	r3, [r7, #4]
 8005c4e:	681b      	ldr	r3, [r3, #0]
 8005c50:	f06f 0210 	mvn.w	r2, #16
 8005c54:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8005c56:	687b      	ldr	r3, [r7, #4]
 8005c58:	2208      	movs	r2, #8
 8005c5a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8005c5c:	687b      	ldr	r3, [r7, #4]
 8005c5e:	681b      	ldr	r3, [r3, #0]
 8005c60:	69db      	ldr	r3, [r3, #28]
 8005c62:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8005c66:	2b00      	cmp	r3, #0
 8005c68:	d003      	beq.n	8005c72 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005c6a:	6878      	ldr	r0, [r7, #4]
 8005c6c:	f000 f927 	bl	8005ebe <HAL_TIM_IC_CaptureCallback>
 8005c70:	e005      	b.n	8005c7e <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005c72:	6878      	ldr	r0, [r7, #4]
 8005c74:	f000 f919 	bl	8005eaa <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005c78:	6878      	ldr	r0, [r7, #4]
 8005c7a:	f000 f92a 	bl	8005ed2 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005c7e:	687b      	ldr	r3, [r7, #4]
 8005c80:	2200      	movs	r2, #0
 8005c82:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8005c84:	68bb      	ldr	r3, [r7, #8]
 8005c86:	f003 0301 	and.w	r3, r3, #1
 8005c8a:	2b00      	cmp	r3, #0
 8005c8c:	d00c      	beq.n	8005ca8 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8005c8e:	68fb      	ldr	r3, [r7, #12]
 8005c90:	f003 0301 	and.w	r3, r3, #1
 8005c94:	2b00      	cmp	r3, #0
 8005c96:	d007      	beq.n	8005ca8 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8005c98:	687b      	ldr	r3, [r7, #4]
 8005c9a:	681b      	ldr	r3, [r3, #0]
 8005c9c:	f06f 0201 	mvn.w	r2, #1
 8005ca0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8005ca2:	6878      	ldr	r0, [r7, #4]
 8005ca4:	f7fc fa40 	bl	8002128 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 8005ca8:	68bb      	ldr	r3, [r7, #8]
 8005caa:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005cae:	2b00      	cmp	r3, #0
 8005cb0:	d00c      	beq.n	8005ccc <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8005cb2:	68fb      	ldr	r3, [r7, #12]
 8005cb4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005cb8:	2b00      	cmp	r3, #0
 8005cba:	d007      	beq.n	8005ccc <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 8005cbc:	687b      	ldr	r3, [r7, #4]
 8005cbe:	681b      	ldr	r3, [r3, #0]
 8005cc0:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8005cc4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8005cc6:	6878      	ldr	r0, [r7, #4]
 8005cc8:	f000 fae4 	bl	8006294 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8005ccc:	68bb      	ldr	r3, [r7, #8]
 8005cce:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005cd2:	2b00      	cmp	r3, #0
 8005cd4:	d00c      	beq.n	8005cf0 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8005cd6:	68fb      	ldr	r3, [r7, #12]
 8005cd8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005cdc:	2b00      	cmp	r3, #0
 8005cde:	d007      	beq.n	8005cf0 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8005ce0:	687b      	ldr	r3, [r7, #4]
 8005ce2:	681b      	ldr	r3, [r3, #0]
 8005ce4:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8005ce8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8005cea:	6878      	ldr	r0, [r7, #4]
 8005cec:	f000 f8fb 	bl	8005ee6 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8005cf0:	68bb      	ldr	r3, [r7, #8]
 8005cf2:	f003 0320 	and.w	r3, r3, #32
 8005cf6:	2b00      	cmp	r3, #0
 8005cf8:	d00c      	beq.n	8005d14 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8005cfa:	68fb      	ldr	r3, [r7, #12]
 8005cfc:	f003 0320 	and.w	r3, r3, #32
 8005d00:	2b00      	cmp	r3, #0
 8005d02:	d007      	beq.n	8005d14 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8005d04:	687b      	ldr	r3, [r7, #4]
 8005d06:	681b      	ldr	r3, [r3, #0]
 8005d08:	f06f 0220 	mvn.w	r2, #32
 8005d0c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8005d0e:	6878      	ldr	r0, [r7, #4]
 8005d10:	f000 fab6 	bl	8006280 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8005d14:	bf00      	nop
 8005d16:	3710      	adds	r7, #16
 8005d18:	46bd      	mov	sp, r7
 8005d1a:	bd80      	pop	{r7, pc}

08005d1c <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8005d1c:	b580      	push	{r7, lr}
 8005d1e:	b084      	sub	sp, #16
 8005d20:	af00      	add	r7, sp, #0
 8005d22:	6078      	str	r0, [r7, #4]
 8005d24:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8005d26:	2300      	movs	r3, #0
 8005d28:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8005d2a:	687b      	ldr	r3, [r7, #4]
 8005d2c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005d30:	2b01      	cmp	r3, #1
 8005d32:	d101      	bne.n	8005d38 <HAL_TIM_ConfigClockSource+0x1c>
 8005d34:	2302      	movs	r3, #2
 8005d36:	e0b4      	b.n	8005ea2 <HAL_TIM_ConfigClockSource+0x186>
 8005d38:	687b      	ldr	r3, [r7, #4]
 8005d3a:	2201      	movs	r2, #1
 8005d3c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8005d40:	687b      	ldr	r3, [r7, #4]
 8005d42:	2202      	movs	r2, #2
 8005d44:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8005d48:	687b      	ldr	r3, [r7, #4]
 8005d4a:	681b      	ldr	r3, [r3, #0]
 8005d4c:	689b      	ldr	r3, [r3, #8]
 8005d4e:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8005d50:	68bb      	ldr	r3, [r7, #8]
 8005d52:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8005d56:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8005d58:	68bb      	ldr	r3, [r7, #8]
 8005d5a:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8005d5e:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8005d60:	687b      	ldr	r3, [r7, #4]
 8005d62:	681b      	ldr	r3, [r3, #0]
 8005d64:	68ba      	ldr	r2, [r7, #8]
 8005d66:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8005d68:	683b      	ldr	r3, [r7, #0]
 8005d6a:	681b      	ldr	r3, [r3, #0]
 8005d6c:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8005d70:	d03e      	beq.n	8005df0 <HAL_TIM_ConfigClockSource+0xd4>
 8005d72:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8005d76:	f200 8087 	bhi.w	8005e88 <HAL_TIM_ConfigClockSource+0x16c>
 8005d7a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005d7e:	f000 8086 	beq.w	8005e8e <HAL_TIM_ConfigClockSource+0x172>
 8005d82:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005d86:	d87f      	bhi.n	8005e88 <HAL_TIM_ConfigClockSource+0x16c>
 8005d88:	2b70      	cmp	r3, #112	; 0x70
 8005d8a:	d01a      	beq.n	8005dc2 <HAL_TIM_ConfigClockSource+0xa6>
 8005d8c:	2b70      	cmp	r3, #112	; 0x70
 8005d8e:	d87b      	bhi.n	8005e88 <HAL_TIM_ConfigClockSource+0x16c>
 8005d90:	2b60      	cmp	r3, #96	; 0x60
 8005d92:	d050      	beq.n	8005e36 <HAL_TIM_ConfigClockSource+0x11a>
 8005d94:	2b60      	cmp	r3, #96	; 0x60
 8005d96:	d877      	bhi.n	8005e88 <HAL_TIM_ConfigClockSource+0x16c>
 8005d98:	2b50      	cmp	r3, #80	; 0x50
 8005d9a:	d03c      	beq.n	8005e16 <HAL_TIM_ConfigClockSource+0xfa>
 8005d9c:	2b50      	cmp	r3, #80	; 0x50
 8005d9e:	d873      	bhi.n	8005e88 <HAL_TIM_ConfigClockSource+0x16c>
 8005da0:	2b40      	cmp	r3, #64	; 0x40
 8005da2:	d058      	beq.n	8005e56 <HAL_TIM_ConfigClockSource+0x13a>
 8005da4:	2b40      	cmp	r3, #64	; 0x40
 8005da6:	d86f      	bhi.n	8005e88 <HAL_TIM_ConfigClockSource+0x16c>
 8005da8:	2b30      	cmp	r3, #48	; 0x30
 8005daa:	d064      	beq.n	8005e76 <HAL_TIM_ConfigClockSource+0x15a>
 8005dac:	2b30      	cmp	r3, #48	; 0x30
 8005dae:	d86b      	bhi.n	8005e88 <HAL_TIM_ConfigClockSource+0x16c>
 8005db0:	2b20      	cmp	r3, #32
 8005db2:	d060      	beq.n	8005e76 <HAL_TIM_ConfigClockSource+0x15a>
 8005db4:	2b20      	cmp	r3, #32
 8005db6:	d867      	bhi.n	8005e88 <HAL_TIM_ConfigClockSource+0x16c>
 8005db8:	2b00      	cmp	r3, #0
 8005dba:	d05c      	beq.n	8005e76 <HAL_TIM_ConfigClockSource+0x15a>
 8005dbc:	2b10      	cmp	r3, #16
 8005dbe:	d05a      	beq.n	8005e76 <HAL_TIM_ConfigClockSource+0x15a>
 8005dc0:	e062      	b.n	8005e88 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8005dc2:	687b      	ldr	r3, [r7, #4]
 8005dc4:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8005dc6:	683b      	ldr	r3, [r7, #0]
 8005dc8:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8005dca:	683b      	ldr	r3, [r7, #0]
 8005dcc:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8005dce:	683b      	ldr	r3, [r7, #0]
 8005dd0:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8005dd2:	f000 f9b9 	bl	8006148 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8005dd6:	687b      	ldr	r3, [r7, #4]
 8005dd8:	681b      	ldr	r3, [r3, #0]
 8005dda:	689b      	ldr	r3, [r3, #8]
 8005ddc:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8005dde:	68bb      	ldr	r3, [r7, #8]
 8005de0:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8005de4:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8005de6:	687b      	ldr	r3, [r7, #4]
 8005de8:	681b      	ldr	r3, [r3, #0]
 8005dea:	68ba      	ldr	r2, [r7, #8]
 8005dec:	609a      	str	r2, [r3, #8]
      break;
 8005dee:	e04f      	b.n	8005e90 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8005df0:	687b      	ldr	r3, [r7, #4]
 8005df2:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8005df4:	683b      	ldr	r3, [r7, #0]
 8005df6:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8005df8:	683b      	ldr	r3, [r7, #0]
 8005dfa:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8005dfc:	683b      	ldr	r3, [r7, #0]
 8005dfe:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8005e00:	f000 f9a2 	bl	8006148 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8005e04:	687b      	ldr	r3, [r7, #4]
 8005e06:	681b      	ldr	r3, [r3, #0]
 8005e08:	689a      	ldr	r2, [r3, #8]
 8005e0a:	687b      	ldr	r3, [r7, #4]
 8005e0c:	681b      	ldr	r3, [r3, #0]
 8005e0e:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8005e12:	609a      	str	r2, [r3, #8]
      break;
 8005e14:	e03c      	b.n	8005e90 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8005e16:	687b      	ldr	r3, [r7, #4]
 8005e18:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8005e1a:	683b      	ldr	r3, [r7, #0]
 8005e1c:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8005e1e:	683b      	ldr	r3, [r7, #0]
 8005e20:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8005e22:	461a      	mov	r2, r3
 8005e24:	f000 f916 	bl	8006054 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8005e28:	687b      	ldr	r3, [r7, #4]
 8005e2a:	681b      	ldr	r3, [r3, #0]
 8005e2c:	2150      	movs	r1, #80	; 0x50
 8005e2e:	4618      	mov	r0, r3
 8005e30:	f000 f96f 	bl	8006112 <TIM_ITRx_SetConfig>
      break;
 8005e34:	e02c      	b.n	8005e90 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8005e36:	687b      	ldr	r3, [r7, #4]
 8005e38:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8005e3a:	683b      	ldr	r3, [r7, #0]
 8005e3c:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8005e3e:	683b      	ldr	r3, [r7, #0]
 8005e40:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8005e42:	461a      	mov	r2, r3
 8005e44:	f000 f935 	bl	80060b2 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8005e48:	687b      	ldr	r3, [r7, #4]
 8005e4a:	681b      	ldr	r3, [r3, #0]
 8005e4c:	2160      	movs	r1, #96	; 0x60
 8005e4e:	4618      	mov	r0, r3
 8005e50:	f000 f95f 	bl	8006112 <TIM_ITRx_SetConfig>
      break;
 8005e54:	e01c      	b.n	8005e90 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8005e56:	687b      	ldr	r3, [r7, #4]
 8005e58:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8005e5a:	683b      	ldr	r3, [r7, #0]
 8005e5c:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8005e5e:	683b      	ldr	r3, [r7, #0]
 8005e60:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8005e62:	461a      	mov	r2, r3
 8005e64:	f000 f8f6 	bl	8006054 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8005e68:	687b      	ldr	r3, [r7, #4]
 8005e6a:	681b      	ldr	r3, [r3, #0]
 8005e6c:	2140      	movs	r1, #64	; 0x40
 8005e6e:	4618      	mov	r0, r3
 8005e70:	f000 f94f 	bl	8006112 <TIM_ITRx_SetConfig>
      break;
 8005e74:	e00c      	b.n	8005e90 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8005e76:	687b      	ldr	r3, [r7, #4]
 8005e78:	681a      	ldr	r2, [r3, #0]
 8005e7a:	683b      	ldr	r3, [r7, #0]
 8005e7c:	681b      	ldr	r3, [r3, #0]
 8005e7e:	4619      	mov	r1, r3
 8005e80:	4610      	mov	r0, r2
 8005e82:	f000 f946 	bl	8006112 <TIM_ITRx_SetConfig>
      break;
 8005e86:	e003      	b.n	8005e90 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8005e88:	2301      	movs	r3, #1
 8005e8a:	73fb      	strb	r3, [r7, #15]
      break;
 8005e8c:	e000      	b.n	8005e90 <HAL_TIM_ConfigClockSource+0x174>
      break;
 8005e8e:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8005e90:	687b      	ldr	r3, [r7, #4]
 8005e92:	2201      	movs	r2, #1
 8005e94:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8005e98:	687b      	ldr	r3, [r7, #4]
 8005e9a:	2200      	movs	r2, #0
 8005e9c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8005ea0:	7bfb      	ldrb	r3, [r7, #15]
}
 8005ea2:	4618      	mov	r0, r3
 8005ea4:	3710      	adds	r7, #16
 8005ea6:	46bd      	mov	sp, r7
 8005ea8:	bd80      	pop	{r7, pc}

08005eaa <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8005eaa:	b480      	push	{r7}
 8005eac:	b083      	sub	sp, #12
 8005eae:	af00      	add	r7, sp, #0
 8005eb0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8005eb2:	bf00      	nop
 8005eb4:	370c      	adds	r7, #12
 8005eb6:	46bd      	mov	sp, r7
 8005eb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ebc:	4770      	bx	lr

08005ebe <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8005ebe:	b480      	push	{r7}
 8005ec0:	b083      	sub	sp, #12
 8005ec2:	af00      	add	r7, sp, #0
 8005ec4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8005ec6:	bf00      	nop
 8005ec8:	370c      	adds	r7, #12
 8005eca:	46bd      	mov	sp, r7
 8005ecc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ed0:	4770      	bx	lr

08005ed2 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8005ed2:	b480      	push	{r7}
 8005ed4:	b083      	sub	sp, #12
 8005ed6:	af00      	add	r7, sp, #0
 8005ed8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8005eda:	bf00      	nop
 8005edc:	370c      	adds	r7, #12
 8005ede:	46bd      	mov	sp, r7
 8005ee0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ee4:	4770      	bx	lr

08005ee6 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8005ee6:	b480      	push	{r7}
 8005ee8:	b083      	sub	sp, #12
 8005eea:	af00      	add	r7, sp, #0
 8005eec:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8005eee:	bf00      	nop
 8005ef0:	370c      	adds	r7, #12
 8005ef2:	46bd      	mov	sp, r7
 8005ef4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ef8:	4770      	bx	lr
	...

08005efc <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8005efc:	b480      	push	{r7}
 8005efe:	b085      	sub	sp, #20
 8005f00:	af00      	add	r7, sp, #0
 8005f02:	6078      	str	r0, [r7, #4]
 8005f04:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8005f06:	687b      	ldr	r3, [r7, #4]
 8005f08:	681b      	ldr	r3, [r3, #0]
 8005f0a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8005f0c:	687b      	ldr	r3, [r7, #4]
 8005f0e:	4a46      	ldr	r2, [pc, #280]	; (8006028 <TIM_Base_SetConfig+0x12c>)
 8005f10:	4293      	cmp	r3, r2
 8005f12:	d013      	beq.n	8005f3c <TIM_Base_SetConfig+0x40>
 8005f14:	687b      	ldr	r3, [r7, #4]
 8005f16:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005f1a:	d00f      	beq.n	8005f3c <TIM_Base_SetConfig+0x40>
 8005f1c:	687b      	ldr	r3, [r7, #4]
 8005f1e:	4a43      	ldr	r2, [pc, #268]	; (800602c <TIM_Base_SetConfig+0x130>)
 8005f20:	4293      	cmp	r3, r2
 8005f22:	d00b      	beq.n	8005f3c <TIM_Base_SetConfig+0x40>
 8005f24:	687b      	ldr	r3, [r7, #4]
 8005f26:	4a42      	ldr	r2, [pc, #264]	; (8006030 <TIM_Base_SetConfig+0x134>)
 8005f28:	4293      	cmp	r3, r2
 8005f2a:	d007      	beq.n	8005f3c <TIM_Base_SetConfig+0x40>
 8005f2c:	687b      	ldr	r3, [r7, #4]
 8005f2e:	4a41      	ldr	r2, [pc, #260]	; (8006034 <TIM_Base_SetConfig+0x138>)
 8005f30:	4293      	cmp	r3, r2
 8005f32:	d003      	beq.n	8005f3c <TIM_Base_SetConfig+0x40>
 8005f34:	687b      	ldr	r3, [r7, #4]
 8005f36:	4a40      	ldr	r2, [pc, #256]	; (8006038 <TIM_Base_SetConfig+0x13c>)
 8005f38:	4293      	cmp	r3, r2
 8005f3a:	d108      	bne.n	8005f4e <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8005f3c:	68fb      	ldr	r3, [r7, #12]
 8005f3e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005f42:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8005f44:	683b      	ldr	r3, [r7, #0]
 8005f46:	685b      	ldr	r3, [r3, #4]
 8005f48:	68fa      	ldr	r2, [r7, #12]
 8005f4a:	4313      	orrs	r3, r2
 8005f4c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8005f4e:	687b      	ldr	r3, [r7, #4]
 8005f50:	4a35      	ldr	r2, [pc, #212]	; (8006028 <TIM_Base_SetConfig+0x12c>)
 8005f52:	4293      	cmp	r3, r2
 8005f54:	d02b      	beq.n	8005fae <TIM_Base_SetConfig+0xb2>
 8005f56:	687b      	ldr	r3, [r7, #4]
 8005f58:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005f5c:	d027      	beq.n	8005fae <TIM_Base_SetConfig+0xb2>
 8005f5e:	687b      	ldr	r3, [r7, #4]
 8005f60:	4a32      	ldr	r2, [pc, #200]	; (800602c <TIM_Base_SetConfig+0x130>)
 8005f62:	4293      	cmp	r3, r2
 8005f64:	d023      	beq.n	8005fae <TIM_Base_SetConfig+0xb2>
 8005f66:	687b      	ldr	r3, [r7, #4]
 8005f68:	4a31      	ldr	r2, [pc, #196]	; (8006030 <TIM_Base_SetConfig+0x134>)
 8005f6a:	4293      	cmp	r3, r2
 8005f6c:	d01f      	beq.n	8005fae <TIM_Base_SetConfig+0xb2>
 8005f6e:	687b      	ldr	r3, [r7, #4]
 8005f70:	4a30      	ldr	r2, [pc, #192]	; (8006034 <TIM_Base_SetConfig+0x138>)
 8005f72:	4293      	cmp	r3, r2
 8005f74:	d01b      	beq.n	8005fae <TIM_Base_SetConfig+0xb2>
 8005f76:	687b      	ldr	r3, [r7, #4]
 8005f78:	4a2f      	ldr	r2, [pc, #188]	; (8006038 <TIM_Base_SetConfig+0x13c>)
 8005f7a:	4293      	cmp	r3, r2
 8005f7c:	d017      	beq.n	8005fae <TIM_Base_SetConfig+0xb2>
 8005f7e:	687b      	ldr	r3, [r7, #4]
 8005f80:	4a2e      	ldr	r2, [pc, #184]	; (800603c <TIM_Base_SetConfig+0x140>)
 8005f82:	4293      	cmp	r3, r2
 8005f84:	d013      	beq.n	8005fae <TIM_Base_SetConfig+0xb2>
 8005f86:	687b      	ldr	r3, [r7, #4]
 8005f88:	4a2d      	ldr	r2, [pc, #180]	; (8006040 <TIM_Base_SetConfig+0x144>)
 8005f8a:	4293      	cmp	r3, r2
 8005f8c:	d00f      	beq.n	8005fae <TIM_Base_SetConfig+0xb2>
 8005f8e:	687b      	ldr	r3, [r7, #4]
 8005f90:	4a2c      	ldr	r2, [pc, #176]	; (8006044 <TIM_Base_SetConfig+0x148>)
 8005f92:	4293      	cmp	r3, r2
 8005f94:	d00b      	beq.n	8005fae <TIM_Base_SetConfig+0xb2>
 8005f96:	687b      	ldr	r3, [r7, #4]
 8005f98:	4a2b      	ldr	r2, [pc, #172]	; (8006048 <TIM_Base_SetConfig+0x14c>)
 8005f9a:	4293      	cmp	r3, r2
 8005f9c:	d007      	beq.n	8005fae <TIM_Base_SetConfig+0xb2>
 8005f9e:	687b      	ldr	r3, [r7, #4]
 8005fa0:	4a2a      	ldr	r2, [pc, #168]	; (800604c <TIM_Base_SetConfig+0x150>)
 8005fa2:	4293      	cmp	r3, r2
 8005fa4:	d003      	beq.n	8005fae <TIM_Base_SetConfig+0xb2>
 8005fa6:	687b      	ldr	r3, [r7, #4]
 8005fa8:	4a29      	ldr	r2, [pc, #164]	; (8006050 <TIM_Base_SetConfig+0x154>)
 8005faa:	4293      	cmp	r3, r2
 8005fac:	d108      	bne.n	8005fc0 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8005fae:	68fb      	ldr	r3, [r7, #12]
 8005fb0:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005fb4:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8005fb6:	683b      	ldr	r3, [r7, #0]
 8005fb8:	68db      	ldr	r3, [r3, #12]
 8005fba:	68fa      	ldr	r2, [r7, #12]
 8005fbc:	4313      	orrs	r3, r2
 8005fbe:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8005fc0:	68fb      	ldr	r3, [r7, #12]
 8005fc2:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8005fc6:	683b      	ldr	r3, [r7, #0]
 8005fc8:	695b      	ldr	r3, [r3, #20]
 8005fca:	4313      	orrs	r3, r2
 8005fcc:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8005fce:	687b      	ldr	r3, [r7, #4]
 8005fd0:	68fa      	ldr	r2, [r7, #12]
 8005fd2:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8005fd4:	683b      	ldr	r3, [r7, #0]
 8005fd6:	689a      	ldr	r2, [r3, #8]
 8005fd8:	687b      	ldr	r3, [r7, #4]
 8005fda:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8005fdc:	683b      	ldr	r3, [r7, #0]
 8005fde:	681a      	ldr	r2, [r3, #0]
 8005fe0:	687b      	ldr	r3, [r7, #4]
 8005fe2:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8005fe4:	687b      	ldr	r3, [r7, #4]
 8005fe6:	4a10      	ldr	r2, [pc, #64]	; (8006028 <TIM_Base_SetConfig+0x12c>)
 8005fe8:	4293      	cmp	r3, r2
 8005fea:	d003      	beq.n	8005ff4 <TIM_Base_SetConfig+0xf8>
 8005fec:	687b      	ldr	r3, [r7, #4]
 8005fee:	4a12      	ldr	r2, [pc, #72]	; (8006038 <TIM_Base_SetConfig+0x13c>)
 8005ff0:	4293      	cmp	r3, r2
 8005ff2:	d103      	bne.n	8005ffc <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8005ff4:	683b      	ldr	r3, [r7, #0]
 8005ff6:	691a      	ldr	r2, [r3, #16]
 8005ff8:	687b      	ldr	r3, [r7, #4]
 8005ffa:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8005ffc:	687b      	ldr	r3, [r7, #4]
 8005ffe:	2201      	movs	r2, #1
 8006000:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8006002:	687b      	ldr	r3, [r7, #4]
 8006004:	691b      	ldr	r3, [r3, #16]
 8006006:	f003 0301 	and.w	r3, r3, #1
 800600a:	2b01      	cmp	r3, #1
 800600c:	d105      	bne.n	800601a <TIM_Base_SetConfig+0x11e>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 800600e:	687b      	ldr	r3, [r7, #4]
 8006010:	691b      	ldr	r3, [r3, #16]
 8006012:	f023 0201 	bic.w	r2, r3, #1
 8006016:	687b      	ldr	r3, [r7, #4]
 8006018:	611a      	str	r2, [r3, #16]
  }
}
 800601a:	bf00      	nop
 800601c:	3714      	adds	r7, #20
 800601e:	46bd      	mov	sp, r7
 8006020:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006024:	4770      	bx	lr
 8006026:	bf00      	nop
 8006028:	40010000 	.word	0x40010000
 800602c:	40000400 	.word	0x40000400
 8006030:	40000800 	.word	0x40000800
 8006034:	40000c00 	.word	0x40000c00
 8006038:	40010400 	.word	0x40010400
 800603c:	40014000 	.word	0x40014000
 8006040:	40014400 	.word	0x40014400
 8006044:	40014800 	.word	0x40014800
 8006048:	40001800 	.word	0x40001800
 800604c:	40001c00 	.word	0x40001c00
 8006050:	40002000 	.word	0x40002000

08006054 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8006054:	b480      	push	{r7}
 8006056:	b087      	sub	sp, #28
 8006058:	af00      	add	r7, sp, #0
 800605a:	60f8      	str	r0, [r7, #12]
 800605c:	60b9      	str	r1, [r7, #8]
 800605e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8006060:	68fb      	ldr	r3, [r7, #12]
 8006062:	6a1b      	ldr	r3, [r3, #32]
 8006064:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8006066:	68fb      	ldr	r3, [r7, #12]
 8006068:	6a1b      	ldr	r3, [r3, #32]
 800606a:	f023 0201 	bic.w	r2, r3, #1
 800606e:	68fb      	ldr	r3, [r7, #12]
 8006070:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8006072:	68fb      	ldr	r3, [r7, #12]
 8006074:	699b      	ldr	r3, [r3, #24]
 8006076:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8006078:	693b      	ldr	r3, [r7, #16]
 800607a:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800607e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8006080:	687b      	ldr	r3, [r7, #4]
 8006082:	011b      	lsls	r3, r3, #4
 8006084:	693a      	ldr	r2, [r7, #16]
 8006086:	4313      	orrs	r3, r2
 8006088:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800608a:	697b      	ldr	r3, [r7, #20]
 800608c:	f023 030a 	bic.w	r3, r3, #10
 8006090:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8006092:	697a      	ldr	r2, [r7, #20]
 8006094:	68bb      	ldr	r3, [r7, #8]
 8006096:	4313      	orrs	r3, r2
 8006098:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800609a:	68fb      	ldr	r3, [r7, #12]
 800609c:	693a      	ldr	r2, [r7, #16]
 800609e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80060a0:	68fb      	ldr	r3, [r7, #12]
 80060a2:	697a      	ldr	r2, [r7, #20]
 80060a4:	621a      	str	r2, [r3, #32]
}
 80060a6:	bf00      	nop
 80060a8:	371c      	adds	r7, #28
 80060aa:	46bd      	mov	sp, r7
 80060ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80060b0:	4770      	bx	lr

080060b2 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80060b2:	b480      	push	{r7}
 80060b4:	b087      	sub	sp, #28
 80060b6:	af00      	add	r7, sp, #0
 80060b8:	60f8      	str	r0, [r7, #12]
 80060ba:	60b9      	str	r1, [r7, #8]
 80060bc:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 80060be:	68fb      	ldr	r3, [r7, #12]
 80060c0:	6a1b      	ldr	r3, [r3, #32]
 80060c2:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80060c4:	68fb      	ldr	r3, [r7, #12]
 80060c6:	6a1b      	ldr	r3, [r3, #32]
 80060c8:	f023 0210 	bic.w	r2, r3, #16
 80060cc:	68fb      	ldr	r3, [r7, #12]
 80060ce:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80060d0:	68fb      	ldr	r3, [r7, #12]
 80060d2:	699b      	ldr	r3, [r3, #24]
 80060d4:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80060d6:	693b      	ldr	r3, [r7, #16]
 80060d8:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 80060dc:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80060de:	687b      	ldr	r3, [r7, #4]
 80060e0:	031b      	lsls	r3, r3, #12
 80060e2:	693a      	ldr	r2, [r7, #16]
 80060e4:	4313      	orrs	r3, r2
 80060e6:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80060e8:	697b      	ldr	r3, [r7, #20]
 80060ea:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 80060ee:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 80060f0:	68bb      	ldr	r3, [r7, #8]
 80060f2:	011b      	lsls	r3, r3, #4
 80060f4:	697a      	ldr	r2, [r7, #20]
 80060f6:	4313      	orrs	r3, r2
 80060f8:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80060fa:	68fb      	ldr	r3, [r7, #12]
 80060fc:	693a      	ldr	r2, [r7, #16]
 80060fe:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8006100:	68fb      	ldr	r3, [r7, #12]
 8006102:	697a      	ldr	r2, [r7, #20]
 8006104:	621a      	str	r2, [r3, #32]
}
 8006106:	bf00      	nop
 8006108:	371c      	adds	r7, #28
 800610a:	46bd      	mov	sp, r7
 800610c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006110:	4770      	bx	lr

08006112 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8006112:	b480      	push	{r7}
 8006114:	b085      	sub	sp, #20
 8006116:	af00      	add	r7, sp, #0
 8006118:	6078      	str	r0, [r7, #4]
 800611a:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 800611c:	687b      	ldr	r3, [r7, #4]
 800611e:	689b      	ldr	r3, [r3, #8]
 8006120:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8006122:	68fb      	ldr	r3, [r7, #12]
 8006124:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006128:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800612a:	683a      	ldr	r2, [r7, #0]
 800612c:	68fb      	ldr	r3, [r7, #12]
 800612e:	4313      	orrs	r3, r2
 8006130:	f043 0307 	orr.w	r3, r3, #7
 8006134:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8006136:	687b      	ldr	r3, [r7, #4]
 8006138:	68fa      	ldr	r2, [r7, #12]
 800613a:	609a      	str	r2, [r3, #8]
}
 800613c:	bf00      	nop
 800613e:	3714      	adds	r7, #20
 8006140:	46bd      	mov	sp, r7
 8006142:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006146:	4770      	bx	lr

08006148 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8006148:	b480      	push	{r7}
 800614a:	b087      	sub	sp, #28
 800614c:	af00      	add	r7, sp, #0
 800614e:	60f8      	str	r0, [r7, #12]
 8006150:	60b9      	str	r1, [r7, #8]
 8006152:	607a      	str	r2, [r7, #4]
 8006154:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8006156:	68fb      	ldr	r3, [r7, #12]
 8006158:	689b      	ldr	r3, [r3, #8]
 800615a:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800615c:	697b      	ldr	r3, [r7, #20]
 800615e:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8006162:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8006164:	683b      	ldr	r3, [r7, #0]
 8006166:	021a      	lsls	r2, r3, #8
 8006168:	687b      	ldr	r3, [r7, #4]
 800616a:	431a      	orrs	r2, r3
 800616c:	68bb      	ldr	r3, [r7, #8]
 800616e:	4313      	orrs	r3, r2
 8006170:	697a      	ldr	r2, [r7, #20]
 8006172:	4313      	orrs	r3, r2
 8006174:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8006176:	68fb      	ldr	r3, [r7, #12]
 8006178:	697a      	ldr	r2, [r7, #20]
 800617a:	609a      	str	r2, [r3, #8]
}
 800617c:	bf00      	nop
 800617e:	371c      	adds	r7, #28
 8006180:	46bd      	mov	sp, r7
 8006182:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006186:	4770      	bx	lr

08006188 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8006188:	b480      	push	{r7}
 800618a:	b085      	sub	sp, #20
 800618c:	af00      	add	r7, sp, #0
 800618e:	6078      	str	r0, [r7, #4]
 8006190:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8006192:	687b      	ldr	r3, [r7, #4]
 8006194:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8006198:	2b01      	cmp	r3, #1
 800619a:	d101      	bne.n	80061a0 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800619c:	2302      	movs	r3, #2
 800619e:	e05a      	b.n	8006256 <HAL_TIMEx_MasterConfigSynchronization+0xce>
 80061a0:	687b      	ldr	r3, [r7, #4]
 80061a2:	2201      	movs	r2, #1
 80061a4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80061a8:	687b      	ldr	r3, [r7, #4]
 80061aa:	2202      	movs	r2, #2
 80061ac:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80061b0:	687b      	ldr	r3, [r7, #4]
 80061b2:	681b      	ldr	r3, [r3, #0]
 80061b4:	685b      	ldr	r3, [r3, #4]
 80061b6:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80061b8:	687b      	ldr	r3, [r7, #4]
 80061ba:	681b      	ldr	r3, [r3, #0]
 80061bc:	689b      	ldr	r3, [r3, #8]
 80061be:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80061c0:	68fb      	ldr	r3, [r7, #12]
 80061c2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80061c6:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80061c8:	683b      	ldr	r3, [r7, #0]
 80061ca:	681b      	ldr	r3, [r3, #0]
 80061cc:	68fa      	ldr	r2, [r7, #12]
 80061ce:	4313      	orrs	r3, r2
 80061d0:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80061d2:	687b      	ldr	r3, [r7, #4]
 80061d4:	681b      	ldr	r3, [r3, #0]
 80061d6:	68fa      	ldr	r2, [r7, #12]
 80061d8:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80061da:	687b      	ldr	r3, [r7, #4]
 80061dc:	681b      	ldr	r3, [r3, #0]
 80061de:	4a21      	ldr	r2, [pc, #132]	; (8006264 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 80061e0:	4293      	cmp	r3, r2
 80061e2:	d022      	beq.n	800622a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80061e4:	687b      	ldr	r3, [r7, #4]
 80061e6:	681b      	ldr	r3, [r3, #0]
 80061e8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80061ec:	d01d      	beq.n	800622a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80061ee:	687b      	ldr	r3, [r7, #4]
 80061f0:	681b      	ldr	r3, [r3, #0]
 80061f2:	4a1d      	ldr	r2, [pc, #116]	; (8006268 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 80061f4:	4293      	cmp	r3, r2
 80061f6:	d018      	beq.n	800622a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80061f8:	687b      	ldr	r3, [r7, #4]
 80061fa:	681b      	ldr	r3, [r3, #0]
 80061fc:	4a1b      	ldr	r2, [pc, #108]	; (800626c <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 80061fe:	4293      	cmp	r3, r2
 8006200:	d013      	beq.n	800622a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8006202:	687b      	ldr	r3, [r7, #4]
 8006204:	681b      	ldr	r3, [r3, #0]
 8006206:	4a1a      	ldr	r2, [pc, #104]	; (8006270 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 8006208:	4293      	cmp	r3, r2
 800620a:	d00e      	beq.n	800622a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800620c:	687b      	ldr	r3, [r7, #4]
 800620e:	681b      	ldr	r3, [r3, #0]
 8006210:	4a18      	ldr	r2, [pc, #96]	; (8006274 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 8006212:	4293      	cmp	r3, r2
 8006214:	d009      	beq.n	800622a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8006216:	687b      	ldr	r3, [r7, #4]
 8006218:	681b      	ldr	r3, [r3, #0]
 800621a:	4a17      	ldr	r2, [pc, #92]	; (8006278 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 800621c:	4293      	cmp	r3, r2
 800621e:	d004      	beq.n	800622a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8006220:	687b      	ldr	r3, [r7, #4]
 8006222:	681b      	ldr	r3, [r3, #0]
 8006224:	4a15      	ldr	r2, [pc, #84]	; (800627c <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 8006226:	4293      	cmp	r3, r2
 8006228:	d10c      	bne.n	8006244 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800622a:	68bb      	ldr	r3, [r7, #8]
 800622c:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8006230:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8006232:	683b      	ldr	r3, [r7, #0]
 8006234:	685b      	ldr	r3, [r3, #4]
 8006236:	68ba      	ldr	r2, [r7, #8]
 8006238:	4313      	orrs	r3, r2
 800623a:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800623c:	687b      	ldr	r3, [r7, #4]
 800623e:	681b      	ldr	r3, [r3, #0]
 8006240:	68ba      	ldr	r2, [r7, #8]
 8006242:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8006244:	687b      	ldr	r3, [r7, #4]
 8006246:	2201      	movs	r2, #1
 8006248:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800624c:	687b      	ldr	r3, [r7, #4]
 800624e:	2200      	movs	r2, #0
 8006250:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8006254:	2300      	movs	r3, #0
}
 8006256:	4618      	mov	r0, r3
 8006258:	3714      	adds	r7, #20
 800625a:	46bd      	mov	sp, r7
 800625c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006260:	4770      	bx	lr
 8006262:	bf00      	nop
 8006264:	40010000 	.word	0x40010000
 8006268:	40000400 	.word	0x40000400
 800626c:	40000800 	.word	0x40000800
 8006270:	40000c00 	.word	0x40000c00
 8006274:	40010400 	.word	0x40010400
 8006278:	40014000 	.word	0x40014000
 800627c:	40001800 	.word	0x40001800

08006280 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8006280:	b480      	push	{r7}
 8006282:	b083      	sub	sp, #12
 8006284:	af00      	add	r7, sp, #0
 8006286:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8006288:	bf00      	nop
 800628a:	370c      	adds	r7, #12
 800628c:	46bd      	mov	sp, r7
 800628e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006292:	4770      	bx	lr

08006294 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8006294:	b480      	push	{r7}
 8006296:	b083      	sub	sp, #12
 8006298:	af00      	add	r7, sp, #0
 800629a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800629c:	bf00      	nop
 800629e:	370c      	adds	r7, #12
 80062a0:	46bd      	mov	sp, r7
 80062a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80062a6:	4770      	bx	lr

080062a8 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80062a8:	b580      	push	{r7, lr}
 80062aa:	b082      	sub	sp, #8
 80062ac:	af00      	add	r7, sp, #0
 80062ae:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80062b0:	687b      	ldr	r3, [r7, #4]
 80062b2:	2b00      	cmp	r3, #0
 80062b4:	d101      	bne.n	80062ba <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80062b6:	2301      	movs	r3, #1
 80062b8:	e042      	b.n	8006340 <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 80062ba:	687b      	ldr	r3, [r7, #4]
 80062bc:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80062c0:	b2db      	uxtb	r3, r3
 80062c2:	2b00      	cmp	r3, #0
 80062c4:	d106      	bne.n	80062d4 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80062c6:	687b      	ldr	r3, [r7, #4]
 80062c8:	2200      	movs	r2, #0
 80062ca:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80062ce:	6878      	ldr	r0, [r7, #4]
 80062d0:	f7fc fdee 	bl	8002eb0 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80062d4:	687b      	ldr	r3, [r7, #4]
 80062d6:	2224      	movs	r2, #36	; 0x24
 80062d8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 80062dc:	687b      	ldr	r3, [r7, #4]
 80062de:	681b      	ldr	r3, [r3, #0]
 80062e0:	68da      	ldr	r2, [r3, #12]
 80062e2:	687b      	ldr	r3, [r7, #4]
 80062e4:	681b      	ldr	r3, [r3, #0]
 80062e6:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 80062ea:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 80062ec:	6878      	ldr	r0, [r7, #4]
 80062ee:	f000 fd69 	bl	8006dc4 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80062f2:	687b      	ldr	r3, [r7, #4]
 80062f4:	681b      	ldr	r3, [r3, #0]
 80062f6:	691a      	ldr	r2, [r3, #16]
 80062f8:	687b      	ldr	r3, [r7, #4]
 80062fa:	681b      	ldr	r3, [r3, #0]
 80062fc:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8006300:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8006302:	687b      	ldr	r3, [r7, #4]
 8006304:	681b      	ldr	r3, [r3, #0]
 8006306:	695a      	ldr	r2, [r3, #20]
 8006308:	687b      	ldr	r3, [r7, #4]
 800630a:	681b      	ldr	r3, [r3, #0]
 800630c:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8006310:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8006312:	687b      	ldr	r3, [r7, #4]
 8006314:	681b      	ldr	r3, [r3, #0]
 8006316:	68da      	ldr	r2, [r3, #12]
 8006318:	687b      	ldr	r3, [r7, #4]
 800631a:	681b      	ldr	r3, [r3, #0]
 800631c:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8006320:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006322:	687b      	ldr	r3, [r7, #4]
 8006324:	2200      	movs	r2, #0
 8006326:	645a      	str	r2, [r3, #68]	; 0x44
  huart->gState = HAL_UART_STATE_READY;
 8006328:	687b      	ldr	r3, [r7, #4]
 800632a:	2220      	movs	r2, #32
 800632c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8006330:	687b      	ldr	r3, [r7, #4]
 8006332:	2220      	movs	r2, #32
 8006334:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8006338:	687b      	ldr	r3, [r7, #4]
 800633a:	2200      	movs	r2, #0
 800633c:	635a      	str	r2, [r3, #52]	; 0x34

  return HAL_OK;
 800633e:	2300      	movs	r3, #0
}
 8006340:	4618      	mov	r0, r3
 8006342:	3708      	adds	r7, #8
 8006344:	46bd      	mov	sp, r7
 8006346:	bd80      	pop	{r7, pc}

08006348 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8006348:	b580      	push	{r7, lr}
 800634a:	b08a      	sub	sp, #40	; 0x28
 800634c:	af02      	add	r7, sp, #8
 800634e:	60f8      	str	r0, [r7, #12]
 8006350:	60b9      	str	r1, [r7, #8]
 8006352:	603b      	str	r3, [r7, #0]
 8006354:	4613      	mov	r3, r2
 8006356:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8006358:	2300      	movs	r3, #0
 800635a:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800635c:	68fb      	ldr	r3, [r7, #12]
 800635e:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8006362:	b2db      	uxtb	r3, r3
 8006364:	2b20      	cmp	r3, #32
 8006366:	d175      	bne.n	8006454 <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 8006368:	68bb      	ldr	r3, [r7, #8]
 800636a:	2b00      	cmp	r3, #0
 800636c:	d002      	beq.n	8006374 <HAL_UART_Transmit+0x2c>
 800636e:	88fb      	ldrh	r3, [r7, #6]
 8006370:	2b00      	cmp	r3, #0
 8006372:	d101      	bne.n	8006378 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8006374:	2301      	movs	r3, #1
 8006376:	e06e      	b.n	8006456 <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006378:	68fb      	ldr	r3, [r7, #12]
 800637a:	2200      	movs	r2, #0
 800637c:	645a      	str	r2, [r3, #68]	; 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800637e:	68fb      	ldr	r3, [r7, #12]
 8006380:	2221      	movs	r2, #33	; 0x21
 8006382:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8006386:	f7fc fedf 	bl	8003148 <HAL_GetTick>
 800638a:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 800638c:	68fb      	ldr	r3, [r7, #12]
 800638e:	88fa      	ldrh	r2, [r7, #6]
 8006390:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8006392:	68fb      	ldr	r3, [r7, #12]
 8006394:	88fa      	ldrh	r2, [r7, #6]
 8006396:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8006398:	68fb      	ldr	r3, [r7, #12]
 800639a:	689b      	ldr	r3, [r3, #8]
 800639c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80063a0:	d108      	bne.n	80063b4 <HAL_UART_Transmit+0x6c>
 80063a2:	68fb      	ldr	r3, [r7, #12]
 80063a4:	691b      	ldr	r3, [r3, #16]
 80063a6:	2b00      	cmp	r3, #0
 80063a8:	d104      	bne.n	80063b4 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 80063aa:	2300      	movs	r3, #0
 80063ac:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 80063ae:	68bb      	ldr	r3, [r7, #8]
 80063b0:	61bb      	str	r3, [r7, #24]
 80063b2:	e003      	b.n	80063bc <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 80063b4:	68bb      	ldr	r3, [r7, #8]
 80063b6:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80063b8:	2300      	movs	r3, #0
 80063ba:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 80063bc:	e02e      	b.n	800641c <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80063be:	683b      	ldr	r3, [r7, #0]
 80063c0:	9300      	str	r3, [sp, #0]
 80063c2:	697b      	ldr	r3, [r7, #20]
 80063c4:	2200      	movs	r2, #0
 80063c6:	2180      	movs	r1, #128	; 0x80
 80063c8:	68f8      	ldr	r0, [r7, #12]
 80063ca:	f000 fb05 	bl	80069d8 <UART_WaitOnFlagUntilTimeout>
 80063ce:	4603      	mov	r3, r0
 80063d0:	2b00      	cmp	r3, #0
 80063d2:	d005      	beq.n	80063e0 <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 80063d4:	68fb      	ldr	r3, [r7, #12]
 80063d6:	2220      	movs	r2, #32
 80063d8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

        return HAL_TIMEOUT;
 80063dc:	2303      	movs	r3, #3
 80063de:	e03a      	b.n	8006456 <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 80063e0:	69fb      	ldr	r3, [r7, #28]
 80063e2:	2b00      	cmp	r3, #0
 80063e4:	d10b      	bne.n	80063fe <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 80063e6:	69bb      	ldr	r3, [r7, #24]
 80063e8:	881b      	ldrh	r3, [r3, #0]
 80063ea:	461a      	mov	r2, r3
 80063ec:	68fb      	ldr	r3, [r7, #12]
 80063ee:	681b      	ldr	r3, [r3, #0]
 80063f0:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80063f4:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 80063f6:	69bb      	ldr	r3, [r7, #24]
 80063f8:	3302      	adds	r3, #2
 80063fa:	61bb      	str	r3, [r7, #24]
 80063fc:	e007      	b.n	800640e <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 80063fe:	69fb      	ldr	r3, [r7, #28]
 8006400:	781a      	ldrb	r2, [r3, #0]
 8006402:	68fb      	ldr	r3, [r7, #12]
 8006404:	681b      	ldr	r3, [r3, #0]
 8006406:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8006408:	69fb      	ldr	r3, [r7, #28]
 800640a:	3301      	adds	r3, #1
 800640c:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800640e:	68fb      	ldr	r3, [r7, #12]
 8006410:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8006412:	b29b      	uxth	r3, r3
 8006414:	3b01      	subs	r3, #1
 8006416:	b29a      	uxth	r2, r3
 8006418:	68fb      	ldr	r3, [r7, #12]
 800641a:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 800641c:	68fb      	ldr	r3, [r7, #12]
 800641e:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8006420:	b29b      	uxth	r3, r3
 8006422:	2b00      	cmp	r3, #0
 8006424:	d1cb      	bne.n	80063be <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8006426:	683b      	ldr	r3, [r7, #0]
 8006428:	9300      	str	r3, [sp, #0]
 800642a:	697b      	ldr	r3, [r7, #20]
 800642c:	2200      	movs	r2, #0
 800642e:	2140      	movs	r1, #64	; 0x40
 8006430:	68f8      	ldr	r0, [r7, #12]
 8006432:	f000 fad1 	bl	80069d8 <UART_WaitOnFlagUntilTimeout>
 8006436:	4603      	mov	r3, r0
 8006438:	2b00      	cmp	r3, #0
 800643a:	d005      	beq.n	8006448 <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 800643c:	68fb      	ldr	r3, [r7, #12]
 800643e:	2220      	movs	r2, #32
 8006440:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      return HAL_TIMEOUT;
 8006444:	2303      	movs	r3, #3
 8006446:	e006      	b.n	8006456 <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8006448:	68fb      	ldr	r3, [r7, #12]
 800644a:	2220      	movs	r2, #32
 800644c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    return HAL_OK;
 8006450:	2300      	movs	r3, #0
 8006452:	e000      	b.n	8006456 <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 8006454:	2302      	movs	r3, #2
  }
}
 8006456:	4618      	mov	r0, r3
 8006458:	3720      	adds	r7, #32
 800645a:	46bd      	mov	sp, r7
 800645c:	bd80      	pop	{r7, pc}
	...

08006460 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8006460:	b580      	push	{r7, lr}
 8006462:	b0ba      	sub	sp, #232	; 0xe8
 8006464:	af00      	add	r7, sp, #0
 8006466:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8006468:	687b      	ldr	r3, [r7, #4]
 800646a:	681b      	ldr	r3, [r3, #0]
 800646c:	681b      	ldr	r3, [r3, #0]
 800646e:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8006472:	687b      	ldr	r3, [r7, #4]
 8006474:	681b      	ldr	r3, [r3, #0]
 8006476:	68db      	ldr	r3, [r3, #12]
 8006478:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 800647c:	687b      	ldr	r3, [r7, #4]
 800647e:	681b      	ldr	r3, [r3, #0]
 8006480:	695b      	ldr	r3, [r3, #20]
 8006482:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
  uint32_t errorflags = 0x00U;
 8006486:	2300      	movs	r3, #0
 8006488:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  uint32_t dmarequest = 0x00U;
 800648c:	2300      	movs	r3, #0
 800648e:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8006492:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006496:	f003 030f 	and.w	r3, r3, #15
 800649a:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == RESET)
 800649e:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 80064a2:	2b00      	cmp	r3, #0
 80064a4:	d10f      	bne.n	80064c6 <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80064a6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80064aa:	f003 0320 	and.w	r3, r3, #32
 80064ae:	2b00      	cmp	r3, #0
 80064b0:	d009      	beq.n	80064c6 <HAL_UART_IRQHandler+0x66>
 80064b2:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80064b6:	f003 0320 	and.w	r3, r3, #32
 80064ba:	2b00      	cmp	r3, #0
 80064bc:	d003      	beq.n	80064c6 <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 80064be:	6878      	ldr	r0, [r7, #4]
 80064c0:	f000 fbc2 	bl	8006c48 <UART_Receive_IT>
      return;
 80064c4:	e25b      	b.n	800697e <HAL_UART_IRQHandler+0x51e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 80064c6:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 80064ca:	2b00      	cmp	r3, #0
 80064cc:	f000 80de 	beq.w	800668c <HAL_UART_IRQHandler+0x22c>
 80064d0:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80064d4:	f003 0301 	and.w	r3, r3, #1
 80064d8:	2b00      	cmp	r3, #0
 80064da:	d106      	bne.n	80064ea <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 80064dc:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80064e0:	f403 7390 	and.w	r3, r3, #288	; 0x120
 80064e4:	2b00      	cmp	r3, #0
 80064e6:	f000 80d1 	beq.w	800668c <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 80064ea:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80064ee:	f003 0301 	and.w	r3, r3, #1
 80064f2:	2b00      	cmp	r3, #0
 80064f4:	d00b      	beq.n	800650e <HAL_UART_IRQHandler+0xae>
 80064f6:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80064fa:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80064fe:	2b00      	cmp	r3, #0
 8006500:	d005      	beq.n	800650e <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8006502:	687b      	ldr	r3, [r7, #4]
 8006504:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006506:	f043 0201 	orr.w	r2, r3, #1
 800650a:	687b      	ldr	r3, [r7, #4]
 800650c:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800650e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006512:	f003 0304 	and.w	r3, r3, #4
 8006516:	2b00      	cmp	r3, #0
 8006518:	d00b      	beq.n	8006532 <HAL_UART_IRQHandler+0xd2>
 800651a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800651e:	f003 0301 	and.w	r3, r3, #1
 8006522:	2b00      	cmp	r3, #0
 8006524:	d005      	beq.n	8006532 <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8006526:	687b      	ldr	r3, [r7, #4]
 8006528:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800652a:	f043 0202 	orr.w	r2, r3, #2
 800652e:	687b      	ldr	r3, [r7, #4]
 8006530:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8006532:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006536:	f003 0302 	and.w	r3, r3, #2
 800653a:	2b00      	cmp	r3, #0
 800653c:	d00b      	beq.n	8006556 <HAL_UART_IRQHandler+0xf6>
 800653e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8006542:	f003 0301 	and.w	r3, r3, #1
 8006546:	2b00      	cmp	r3, #0
 8006548:	d005      	beq.n	8006556 <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800654a:	687b      	ldr	r3, [r7, #4]
 800654c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800654e:	f043 0204 	orr.w	r2, r3, #4
 8006552:	687b      	ldr	r3, [r7, #4]
 8006554:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 8006556:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800655a:	f003 0308 	and.w	r3, r3, #8
 800655e:	2b00      	cmp	r3, #0
 8006560:	d011      	beq.n	8006586 <HAL_UART_IRQHandler+0x126>
 8006562:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8006566:	f003 0320 	and.w	r3, r3, #32
 800656a:	2b00      	cmp	r3, #0
 800656c:	d105      	bne.n	800657a <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 800656e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8006572:	f003 0301 	and.w	r3, r3, #1
 8006576:	2b00      	cmp	r3, #0
 8006578:	d005      	beq.n	8006586 <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800657a:	687b      	ldr	r3, [r7, #4]
 800657c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800657e:	f043 0208 	orr.w	r2, r3, #8
 8006582:	687b      	ldr	r3, [r7, #4]
 8006584:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8006586:	687b      	ldr	r3, [r7, #4]
 8006588:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800658a:	2b00      	cmp	r3, #0
 800658c:	f000 81f2 	beq.w	8006974 <HAL_UART_IRQHandler+0x514>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8006590:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006594:	f003 0320 	and.w	r3, r3, #32
 8006598:	2b00      	cmp	r3, #0
 800659a:	d008      	beq.n	80065ae <HAL_UART_IRQHandler+0x14e>
 800659c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80065a0:	f003 0320 	and.w	r3, r3, #32
 80065a4:	2b00      	cmp	r3, #0
 80065a6:	d002      	beq.n	80065ae <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 80065a8:	6878      	ldr	r0, [r7, #4]
 80065aa:	f000 fb4d 	bl	8006c48 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 80065ae:	687b      	ldr	r3, [r7, #4]
 80065b0:	681b      	ldr	r3, [r3, #0]
 80065b2:	695b      	ldr	r3, [r3, #20]
 80065b4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80065b8:	2b40      	cmp	r3, #64	; 0x40
 80065ba:	bf0c      	ite	eq
 80065bc:	2301      	moveq	r3, #1
 80065be:	2300      	movne	r3, #0
 80065c0:	b2db      	uxtb	r3, r3
 80065c2:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 80065c6:	687b      	ldr	r3, [r7, #4]
 80065c8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80065ca:	f003 0308 	and.w	r3, r3, #8
 80065ce:	2b00      	cmp	r3, #0
 80065d0:	d103      	bne.n	80065da <HAL_UART_IRQHandler+0x17a>
 80065d2:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 80065d6:	2b00      	cmp	r3, #0
 80065d8:	d04f      	beq.n	800667a <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 80065da:	6878      	ldr	r0, [r7, #4]
 80065dc:	f000 fa55 	bl	8006a8a <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80065e0:	687b      	ldr	r3, [r7, #4]
 80065e2:	681b      	ldr	r3, [r3, #0]
 80065e4:	695b      	ldr	r3, [r3, #20]
 80065e6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80065ea:	2b40      	cmp	r3, #64	; 0x40
 80065ec:	d141      	bne.n	8006672 <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80065ee:	687b      	ldr	r3, [r7, #4]
 80065f0:	681b      	ldr	r3, [r3, #0]
 80065f2:	3314      	adds	r3, #20
 80065f4:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80065f8:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 80065fc:	e853 3f00 	ldrex	r3, [r3]
 8006600:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 8006604:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8006608:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800660c:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8006610:	687b      	ldr	r3, [r7, #4]
 8006612:	681b      	ldr	r3, [r3, #0]
 8006614:	3314      	adds	r3, #20
 8006616:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 800661a:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 800661e:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006622:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 8006626:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 800662a:	e841 2300 	strex	r3, r2, [r1]
 800662e:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 8006632:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8006636:	2b00      	cmp	r3, #0
 8006638:	d1d9      	bne.n	80065ee <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 800663a:	687b      	ldr	r3, [r7, #4]
 800663c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800663e:	2b00      	cmp	r3, #0
 8006640:	d013      	beq.n	800666a <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8006642:	687b      	ldr	r3, [r7, #4]
 8006644:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006646:	4a7e      	ldr	r2, [pc, #504]	; (8006840 <HAL_UART_IRQHandler+0x3e0>)
 8006648:	651a      	str	r2, [r3, #80]	; 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800664a:	687b      	ldr	r3, [r7, #4]
 800664c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800664e:	4618      	mov	r0, r3
 8006650:	f7fd fc44 	bl	8003edc <HAL_DMA_Abort_IT>
 8006654:	4603      	mov	r3, r0
 8006656:	2b00      	cmp	r3, #0
 8006658:	d016      	beq.n	8006688 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800665a:	687b      	ldr	r3, [r7, #4]
 800665c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800665e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8006660:	687a      	ldr	r2, [r7, #4]
 8006662:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 8006664:	4610      	mov	r0, r2
 8006666:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006668:	e00e      	b.n	8006688 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800666a:	6878      	ldr	r0, [r7, #4]
 800666c:	f000 f99e 	bl	80069ac <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006670:	e00a      	b.n	8006688 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8006672:	6878      	ldr	r0, [r7, #4]
 8006674:	f000 f99a 	bl	80069ac <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006678:	e006      	b.n	8006688 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800667a:	6878      	ldr	r0, [r7, #4]
 800667c:	f000 f996 	bl	80069ac <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006680:	687b      	ldr	r3, [r7, #4]
 8006682:	2200      	movs	r2, #0
 8006684:	645a      	str	r2, [r3, #68]	; 0x44
      }
    }
    return;
 8006686:	e175      	b.n	8006974 <HAL_UART_IRQHandler+0x514>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006688:	bf00      	nop
    return;
 800668a:	e173      	b.n	8006974 <HAL_UART_IRQHandler+0x514>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800668c:	687b      	ldr	r3, [r7, #4]
 800668e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006690:	2b01      	cmp	r3, #1
 8006692:	f040 814f 	bne.w	8006934 <HAL_UART_IRQHandler+0x4d4>
      && ((isrflags & USART_SR_IDLE) != 0U)
 8006696:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800669a:	f003 0310 	and.w	r3, r3, #16
 800669e:	2b00      	cmp	r3, #0
 80066a0:	f000 8148 	beq.w	8006934 <HAL_UART_IRQHandler+0x4d4>
      && ((cr1its & USART_SR_IDLE) != 0U))
 80066a4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80066a8:	f003 0310 	and.w	r3, r3, #16
 80066ac:	2b00      	cmp	r3, #0
 80066ae:	f000 8141 	beq.w	8006934 <HAL_UART_IRQHandler+0x4d4>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 80066b2:	2300      	movs	r3, #0
 80066b4:	60bb      	str	r3, [r7, #8]
 80066b6:	687b      	ldr	r3, [r7, #4]
 80066b8:	681b      	ldr	r3, [r3, #0]
 80066ba:	681b      	ldr	r3, [r3, #0]
 80066bc:	60bb      	str	r3, [r7, #8]
 80066be:	687b      	ldr	r3, [r7, #4]
 80066c0:	681b      	ldr	r3, [r3, #0]
 80066c2:	685b      	ldr	r3, [r3, #4]
 80066c4:	60bb      	str	r3, [r7, #8]
 80066c6:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80066c8:	687b      	ldr	r3, [r7, #4]
 80066ca:	681b      	ldr	r3, [r3, #0]
 80066cc:	695b      	ldr	r3, [r3, #20]
 80066ce:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80066d2:	2b40      	cmp	r3, #64	; 0x40
 80066d4:	f040 80b6 	bne.w	8006844 <HAL_UART_IRQHandler+0x3e4>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 80066d8:	687b      	ldr	r3, [r7, #4]
 80066da:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80066dc:	681b      	ldr	r3, [r3, #0]
 80066de:	685b      	ldr	r3, [r3, #4]
 80066e0:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 80066e4:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 80066e8:	2b00      	cmp	r3, #0
 80066ea:	f000 8145 	beq.w	8006978 <HAL_UART_IRQHandler+0x518>
          && (nb_remaining_rx_data < huart->RxXferSize))
 80066ee:	687b      	ldr	r3, [r7, #4]
 80066f0:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 80066f2:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 80066f6:	429a      	cmp	r2, r3
 80066f8:	f080 813e 	bcs.w	8006978 <HAL_UART_IRQHandler+0x518>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 80066fc:	687b      	ldr	r3, [r7, #4]
 80066fe:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8006702:	85da      	strh	r2, [r3, #46]	; 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8006704:	687b      	ldr	r3, [r7, #4]
 8006706:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006708:	69db      	ldr	r3, [r3, #28]
 800670a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800670e:	f000 8088 	beq.w	8006822 <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8006712:	687b      	ldr	r3, [r7, #4]
 8006714:	681b      	ldr	r3, [r3, #0]
 8006716:	330c      	adds	r3, #12
 8006718:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800671c:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8006720:	e853 3f00 	ldrex	r3, [r3]
 8006724:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 8006728:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 800672c:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8006730:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8006734:	687b      	ldr	r3, [r7, #4]
 8006736:	681b      	ldr	r3, [r3, #0]
 8006738:	330c      	adds	r3, #12
 800673a:	f8d7 20b8 	ldr.w	r2, [r7, #184]	; 0xb8
 800673e:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 8006742:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006746:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 800674a:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 800674e:	e841 2300 	strex	r3, r2, [r1]
 8006752:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 8006756:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 800675a:	2b00      	cmp	r3, #0
 800675c:	d1d9      	bne.n	8006712 <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800675e:	687b      	ldr	r3, [r7, #4]
 8006760:	681b      	ldr	r3, [r3, #0]
 8006762:	3314      	adds	r3, #20
 8006764:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006766:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8006768:	e853 3f00 	ldrex	r3, [r3]
 800676c:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 800676e:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8006770:	f023 0301 	bic.w	r3, r3, #1
 8006774:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8006778:	687b      	ldr	r3, [r7, #4]
 800677a:	681b      	ldr	r3, [r3, #0]
 800677c:	3314      	adds	r3, #20
 800677e:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 8006782:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 8006786:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006788:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 800678a:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 800678e:	e841 2300 	strex	r3, r2, [r1]
 8006792:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 8006794:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8006796:	2b00      	cmp	r3, #0
 8006798:	d1e1      	bne.n	800675e <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800679a:	687b      	ldr	r3, [r7, #4]
 800679c:	681b      	ldr	r3, [r3, #0]
 800679e:	3314      	adds	r3, #20
 80067a0:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80067a2:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 80067a4:	e853 3f00 	ldrex	r3, [r3]
 80067a8:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 80067aa:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80067ac:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80067b0:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 80067b4:	687b      	ldr	r3, [r7, #4]
 80067b6:	681b      	ldr	r3, [r3, #0]
 80067b8:	3314      	adds	r3, #20
 80067ba:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 80067be:	66fa      	str	r2, [r7, #108]	; 0x6c
 80067c0:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80067c2:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 80067c4:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 80067c6:	e841 2300 	strex	r3, r2, [r1]
 80067ca:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 80067cc:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 80067ce:	2b00      	cmp	r3, #0
 80067d0:	d1e3      	bne.n	800679a <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 80067d2:	687b      	ldr	r3, [r7, #4]
 80067d4:	2220      	movs	r2, #32
 80067d6:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80067da:	687b      	ldr	r3, [r7, #4]
 80067dc:	2200      	movs	r2, #0
 80067de:	631a      	str	r2, [r3, #48]	; 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80067e0:	687b      	ldr	r3, [r7, #4]
 80067e2:	681b      	ldr	r3, [r3, #0]
 80067e4:	330c      	adds	r3, #12
 80067e6:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80067e8:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80067ea:	e853 3f00 	ldrex	r3, [r3]
 80067ee:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 80067f0:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80067f2:	f023 0310 	bic.w	r3, r3, #16
 80067f6:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 80067fa:	687b      	ldr	r3, [r7, #4]
 80067fc:	681b      	ldr	r3, [r3, #0]
 80067fe:	330c      	adds	r3, #12
 8006800:	f8d7 20ac 	ldr.w	r2, [r7, #172]	; 0xac
 8006804:	65ba      	str	r2, [r7, #88]	; 0x58
 8006806:	657b      	str	r3, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006808:	6d79      	ldr	r1, [r7, #84]	; 0x54
 800680a:	6dba      	ldr	r2, [r7, #88]	; 0x58
 800680c:	e841 2300 	strex	r3, r2, [r1]
 8006810:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 8006812:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8006814:	2b00      	cmp	r3, #0
 8006816:	d1e3      	bne.n	80067e0 <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8006818:	687b      	ldr	r3, [r7, #4]
 800681a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800681c:	4618      	mov	r0, r3
 800681e:	f7fd faed 	bl	8003dfc <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8006822:	687b      	ldr	r3, [r7, #4]
 8006824:	2202      	movs	r2, #2
 8006826:	635a      	str	r2, [r3, #52]	; 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8006828:	687b      	ldr	r3, [r7, #4]
 800682a:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 800682c:	687b      	ldr	r3, [r7, #4]
 800682e:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8006830:	b29b      	uxth	r3, r3
 8006832:	1ad3      	subs	r3, r2, r3
 8006834:	b29b      	uxth	r3, r3
 8006836:	4619      	mov	r1, r3
 8006838:	6878      	ldr	r0, [r7, #4]
 800683a:	f000 f8c1 	bl	80069c0 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 800683e:	e09b      	b.n	8006978 <HAL_UART_IRQHandler+0x518>
 8006840:	08006b51 	.word	0x08006b51
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8006844:	687b      	ldr	r3, [r7, #4]
 8006846:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8006848:	687b      	ldr	r3, [r7, #4]
 800684a:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 800684c:	b29b      	uxth	r3, r3
 800684e:	1ad3      	subs	r3, r2, r3
 8006850:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 8006854:	687b      	ldr	r3, [r7, #4]
 8006856:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8006858:	b29b      	uxth	r3, r3
 800685a:	2b00      	cmp	r3, #0
 800685c:	f000 808e 	beq.w	800697c <HAL_UART_IRQHandler+0x51c>
          && (nb_rx_data > 0U))
 8006860:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8006864:	2b00      	cmp	r3, #0
 8006866:	f000 8089 	beq.w	800697c <HAL_UART_IRQHandler+0x51c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800686a:	687b      	ldr	r3, [r7, #4]
 800686c:	681b      	ldr	r3, [r3, #0]
 800686e:	330c      	adds	r3, #12
 8006870:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006872:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006874:	e853 3f00 	ldrex	r3, [r3]
 8006878:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 800687a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800687c:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8006880:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8006884:	687b      	ldr	r3, [r7, #4]
 8006886:	681b      	ldr	r3, [r3, #0]
 8006888:	330c      	adds	r3, #12
 800688a:	f8d7 20c8 	ldr.w	r2, [r7, #200]	; 0xc8
 800688e:	647a      	str	r2, [r7, #68]	; 0x44
 8006890:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006892:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8006894:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8006896:	e841 2300 	strex	r3, r2, [r1]
 800689a:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 800689c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800689e:	2b00      	cmp	r3, #0
 80068a0:	d1e3      	bne.n	800686a <HAL_UART_IRQHandler+0x40a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80068a2:	687b      	ldr	r3, [r7, #4]
 80068a4:	681b      	ldr	r3, [r3, #0]
 80068a6:	3314      	adds	r3, #20
 80068a8:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80068aa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80068ac:	e853 3f00 	ldrex	r3, [r3]
 80068b0:	623b      	str	r3, [r7, #32]
   return(result);
 80068b2:	6a3b      	ldr	r3, [r7, #32]
 80068b4:	f023 0301 	bic.w	r3, r3, #1
 80068b8:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 80068bc:	687b      	ldr	r3, [r7, #4]
 80068be:	681b      	ldr	r3, [r3, #0]
 80068c0:	3314      	adds	r3, #20
 80068c2:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 80068c6:	633a      	str	r2, [r7, #48]	; 0x30
 80068c8:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80068ca:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 80068cc:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80068ce:	e841 2300 	strex	r3, r2, [r1]
 80068d2:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 80068d4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80068d6:	2b00      	cmp	r3, #0
 80068d8:	d1e3      	bne.n	80068a2 <HAL_UART_IRQHandler+0x442>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 80068da:	687b      	ldr	r3, [r7, #4]
 80068dc:	2220      	movs	r2, #32
 80068de:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80068e2:	687b      	ldr	r3, [r7, #4]
 80068e4:	2200      	movs	r2, #0
 80068e6:	631a      	str	r2, [r3, #48]	; 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80068e8:	687b      	ldr	r3, [r7, #4]
 80068ea:	681b      	ldr	r3, [r3, #0]
 80068ec:	330c      	adds	r3, #12
 80068ee:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80068f0:	693b      	ldr	r3, [r7, #16]
 80068f2:	e853 3f00 	ldrex	r3, [r3]
 80068f6:	60fb      	str	r3, [r7, #12]
   return(result);
 80068f8:	68fb      	ldr	r3, [r7, #12]
 80068fa:	f023 0310 	bic.w	r3, r3, #16
 80068fe:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8006902:	687b      	ldr	r3, [r7, #4]
 8006904:	681b      	ldr	r3, [r3, #0]
 8006906:	330c      	adds	r3, #12
 8006908:	f8d7 20c0 	ldr.w	r2, [r7, #192]	; 0xc0
 800690c:	61fa      	str	r2, [r7, #28]
 800690e:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006910:	69b9      	ldr	r1, [r7, #24]
 8006912:	69fa      	ldr	r2, [r7, #28]
 8006914:	e841 2300 	strex	r3, r2, [r1]
 8006918:	617b      	str	r3, [r7, #20]
   return(result);
 800691a:	697b      	ldr	r3, [r7, #20]
 800691c:	2b00      	cmp	r3, #0
 800691e:	d1e3      	bne.n	80068e8 <HAL_UART_IRQHandler+0x488>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8006920:	687b      	ldr	r3, [r7, #4]
 8006922:	2202      	movs	r2, #2
 8006924:	635a      	str	r2, [r3, #52]	; 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8006926:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 800692a:	4619      	mov	r1, r3
 800692c:	6878      	ldr	r0, [r7, #4]
 800692e:	f000 f847 	bl	80069c0 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8006932:	e023      	b.n	800697c <HAL_UART_IRQHandler+0x51c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8006934:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006938:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800693c:	2b00      	cmp	r3, #0
 800693e:	d009      	beq.n	8006954 <HAL_UART_IRQHandler+0x4f4>
 8006940:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8006944:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006948:	2b00      	cmp	r3, #0
 800694a:	d003      	beq.n	8006954 <HAL_UART_IRQHandler+0x4f4>
  {
    UART_Transmit_IT(huart);
 800694c:	6878      	ldr	r0, [r7, #4]
 800694e:	f000 f913 	bl	8006b78 <UART_Transmit_IT>
    return;
 8006952:	e014      	b.n	800697e <HAL_UART_IRQHandler+0x51e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8006954:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006958:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800695c:	2b00      	cmp	r3, #0
 800695e:	d00e      	beq.n	800697e <HAL_UART_IRQHandler+0x51e>
 8006960:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8006964:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006968:	2b00      	cmp	r3, #0
 800696a:	d008      	beq.n	800697e <HAL_UART_IRQHandler+0x51e>
  {
    UART_EndTransmit_IT(huart);
 800696c:	6878      	ldr	r0, [r7, #4]
 800696e:	f000 f953 	bl	8006c18 <UART_EndTransmit_IT>
    return;
 8006972:	e004      	b.n	800697e <HAL_UART_IRQHandler+0x51e>
    return;
 8006974:	bf00      	nop
 8006976:	e002      	b.n	800697e <HAL_UART_IRQHandler+0x51e>
      return;
 8006978:	bf00      	nop
 800697a:	e000      	b.n	800697e <HAL_UART_IRQHandler+0x51e>
      return;
 800697c:	bf00      	nop
  }
}
 800697e:	37e8      	adds	r7, #232	; 0xe8
 8006980:	46bd      	mov	sp, r7
 8006982:	bd80      	pop	{r7, pc}

08006984 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8006984:	b480      	push	{r7}
 8006986:	b083      	sub	sp, #12
 8006988:	af00      	add	r7, sp, #0
 800698a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 800698c:	bf00      	nop
 800698e:	370c      	adds	r7, #12
 8006990:	46bd      	mov	sp, r7
 8006992:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006996:	4770      	bx	lr

08006998 <HAL_UART_RxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8006998:	b480      	push	{r7}
 800699a:	b083      	sub	sp, #12
 800699c:	af00      	add	r7, sp, #0
 800699e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxCpltCallback could be implemented in the user file
   */
}
 80069a0:	bf00      	nop
 80069a2:	370c      	adds	r7, #12
 80069a4:	46bd      	mov	sp, r7
 80069a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80069aa:	4770      	bx	lr

080069ac <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 80069ac:	b480      	push	{r7}
 80069ae:	b083      	sub	sp, #12
 80069b0:	af00      	add	r7, sp, #0
 80069b2:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 80069b4:	bf00      	nop
 80069b6:	370c      	adds	r7, #12
 80069b8:	46bd      	mov	sp, r7
 80069ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80069be:	4770      	bx	lr

080069c0 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 80069c0:	b480      	push	{r7}
 80069c2:	b083      	sub	sp, #12
 80069c4:	af00      	add	r7, sp, #0
 80069c6:	6078      	str	r0, [r7, #4]
 80069c8:	460b      	mov	r3, r1
 80069ca:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 80069cc:	bf00      	nop
 80069ce:	370c      	adds	r7, #12
 80069d0:	46bd      	mov	sp, r7
 80069d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80069d6:	4770      	bx	lr

080069d8 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 80069d8:	b580      	push	{r7, lr}
 80069da:	b086      	sub	sp, #24
 80069dc:	af00      	add	r7, sp, #0
 80069de:	60f8      	str	r0, [r7, #12]
 80069e0:	60b9      	str	r1, [r7, #8]
 80069e2:	603b      	str	r3, [r7, #0]
 80069e4:	4613      	mov	r3, r2
 80069e6:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80069e8:	e03b      	b.n	8006a62 <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80069ea:	6a3b      	ldr	r3, [r7, #32]
 80069ec:	f1b3 3fff 	cmp.w	r3, #4294967295
 80069f0:	d037      	beq.n	8006a62 <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80069f2:	f7fc fba9 	bl	8003148 <HAL_GetTick>
 80069f6:	4602      	mov	r2, r0
 80069f8:	683b      	ldr	r3, [r7, #0]
 80069fa:	1ad3      	subs	r3, r2, r3
 80069fc:	6a3a      	ldr	r2, [r7, #32]
 80069fe:	429a      	cmp	r2, r3
 8006a00:	d302      	bcc.n	8006a08 <UART_WaitOnFlagUntilTimeout+0x30>
 8006a02:	6a3b      	ldr	r3, [r7, #32]
 8006a04:	2b00      	cmp	r3, #0
 8006a06:	d101      	bne.n	8006a0c <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8006a08:	2303      	movs	r3, #3
 8006a0a:	e03a      	b.n	8006a82 <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8006a0c:	68fb      	ldr	r3, [r7, #12]
 8006a0e:	681b      	ldr	r3, [r3, #0]
 8006a10:	68db      	ldr	r3, [r3, #12]
 8006a12:	f003 0304 	and.w	r3, r3, #4
 8006a16:	2b00      	cmp	r3, #0
 8006a18:	d023      	beq.n	8006a62 <UART_WaitOnFlagUntilTimeout+0x8a>
 8006a1a:	68bb      	ldr	r3, [r7, #8]
 8006a1c:	2b80      	cmp	r3, #128	; 0x80
 8006a1e:	d020      	beq.n	8006a62 <UART_WaitOnFlagUntilTimeout+0x8a>
 8006a20:	68bb      	ldr	r3, [r7, #8]
 8006a22:	2b40      	cmp	r3, #64	; 0x40
 8006a24:	d01d      	beq.n	8006a62 <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8006a26:	68fb      	ldr	r3, [r7, #12]
 8006a28:	681b      	ldr	r3, [r3, #0]
 8006a2a:	681b      	ldr	r3, [r3, #0]
 8006a2c:	f003 0308 	and.w	r3, r3, #8
 8006a30:	2b08      	cmp	r3, #8
 8006a32:	d116      	bne.n	8006a62 <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 8006a34:	2300      	movs	r3, #0
 8006a36:	617b      	str	r3, [r7, #20]
 8006a38:	68fb      	ldr	r3, [r7, #12]
 8006a3a:	681b      	ldr	r3, [r3, #0]
 8006a3c:	681b      	ldr	r3, [r3, #0]
 8006a3e:	617b      	str	r3, [r7, #20]
 8006a40:	68fb      	ldr	r3, [r7, #12]
 8006a42:	681b      	ldr	r3, [r3, #0]
 8006a44:	685b      	ldr	r3, [r3, #4]
 8006a46:	617b      	str	r3, [r7, #20]
 8006a48:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8006a4a:	68f8      	ldr	r0, [r7, #12]
 8006a4c:	f000 f81d 	bl	8006a8a <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8006a50:	68fb      	ldr	r3, [r7, #12]
 8006a52:	2208      	movs	r2, #8
 8006a54:	645a      	str	r2, [r3, #68]	; 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8006a56:	68fb      	ldr	r3, [r7, #12]
 8006a58:	2200      	movs	r2, #0
 8006a5a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

          return HAL_ERROR;
 8006a5e:	2301      	movs	r3, #1
 8006a60:	e00f      	b.n	8006a82 <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8006a62:	68fb      	ldr	r3, [r7, #12]
 8006a64:	681b      	ldr	r3, [r3, #0]
 8006a66:	681a      	ldr	r2, [r3, #0]
 8006a68:	68bb      	ldr	r3, [r7, #8]
 8006a6a:	4013      	ands	r3, r2
 8006a6c:	68ba      	ldr	r2, [r7, #8]
 8006a6e:	429a      	cmp	r2, r3
 8006a70:	bf0c      	ite	eq
 8006a72:	2301      	moveq	r3, #1
 8006a74:	2300      	movne	r3, #0
 8006a76:	b2db      	uxtb	r3, r3
 8006a78:	461a      	mov	r2, r3
 8006a7a:	79fb      	ldrb	r3, [r7, #7]
 8006a7c:	429a      	cmp	r2, r3
 8006a7e:	d0b4      	beq.n	80069ea <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8006a80:	2300      	movs	r3, #0
}
 8006a82:	4618      	mov	r0, r3
 8006a84:	3718      	adds	r7, #24
 8006a86:	46bd      	mov	sp, r7
 8006a88:	bd80      	pop	{r7, pc}

08006a8a <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8006a8a:	b480      	push	{r7}
 8006a8c:	b095      	sub	sp, #84	; 0x54
 8006a8e:	af00      	add	r7, sp, #0
 8006a90:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8006a92:	687b      	ldr	r3, [r7, #4]
 8006a94:	681b      	ldr	r3, [r3, #0]
 8006a96:	330c      	adds	r3, #12
 8006a98:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006a9a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006a9c:	e853 3f00 	ldrex	r3, [r3]
 8006aa0:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8006aa2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006aa4:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8006aa8:	64fb      	str	r3, [r7, #76]	; 0x4c
 8006aaa:	687b      	ldr	r3, [r7, #4]
 8006aac:	681b      	ldr	r3, [r3, #0]
 8006aae:	330c      	adds	r3, #12
 8006ab0:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8006ab2:	643a      	str	r2, [r7, #64]	; 0x40
 8006ab4:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006ab6:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8006ab8:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8006aba:	e841 2300 	strex	r3, r2, [r1]
 8006abe:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8006ac0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006ac2:	2b00      	cmp	r3, #0
 8006ac4:	d1e5      	bne.n	8006a92 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006ac6:	687b      	ldr	r3, [r7, #4]
 8006ac8:	681b      	ldr	r3, [r3, #0]
 8006aca:	3314      	adds	r3, #20
 8006acc:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006ace:	6a3b      	ldr	r3, [r7, #32]
 8006ad0:	e853 3f00 	ldrex	r3, [r3]
 8006ad4:	61fb      	str	r3, [r7, #28]
   return(result);
 8006ad6:	69fb      	ldr	r3, [r7, #28]
 8006ad8:	f023 0301 	bic.w	r3, r3, #1
 8006adc:	64bb      	str	r3, [r7, #72]	; 0x48
 8006ade:	687b      	ldr	r3, [r7, #4]
 8006ae0:	681b      	ldr	r3, [r3, #0]
 8006ae2:	3314      	adds	r3, #20
 8006ae4:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8006ae6:	62fa      	str	r2, [r7, #44]	; 0x2c
 8006ae8:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006aea:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8006aec:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8006aee:	e841 2300 	strex	r3, r2, [r1]
 8006af2:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8006af4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006af6:	2b00      	cmp	r3, #0
 8006af8:	d1e5      	bne.n	8006ac6 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006afa:	687b      	ldr	r3, [r7, #4]
 8006afc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006afe:	2b01      	cmp	r3, #1
 8006b00:	d119      	bne.n	8006b36 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006b02:	687b      	ldr	r3, [r7, #4]
 8006b04:	681b      	ldr	r3, [r3, #0]
 8006b06:	330c      	adds	r3, #12
 8006b08:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006b0a:	68fb      	ldr	r3, [r7, #12]
 8006b0c:	e853 3f00 	ldrex	r3, [r3]
 8006b10:	60bb      	str	r3, [r7, #8]
   return(result);
 8006b12:	68bb      	ldr	r3, [r7, #8]
 8006b14:	f023 0310 	bic.w	r3, r3, #16
 8006b18:	647b      	str	r3, [r7, #68]	; 0x44
 8006b1a:	687b      	ldr	r3, [r7, #4]
 8006b1c:	681b      	ldr	r3, [r3, #0]
 8006b1e:	330c      	adds	r3, #12
 8006b20:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8006b22:	61ba      	str	r2, [r7, #24]
 8006b24:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006b26:	6979      	ldr	r1, [r7, #20]
 8006b28:	69ba      	ldr	r2, [r7, #24]
 8006b2a:	e841 2300 	strex	r3, r2, [r1]
 8006b2e:	613b      	str	r3, [r7, #16]
   return(result);
 8006b30:	693b      	ldr	r3, [r7, #16]
 8006b32:	2b00      	cmp	r3, #0
 8006b34:	d1e5      	bne.n	8006b02 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8006b36:	687b      	ldr	r3, [r7, #4]
 8006b38:	2220      	movs	r2, #32
 8006b3a:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006b3e:	687b      	ldr	r3, [r7, #4]
 8006b40:	2200      	movs	r2, #0
 8006b42:	631a      	str	r2, [r3, #48]	; 0x30
}
 8006b44:	bf00      	nop
 8006b46:	3754      	adds	r7, #84	; 0x54
 8006b48:	46bd      	mov	sp, r7
 8006b4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b4e:	4770      	bx	lr

08006b50 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8006b50:	b580      	push	{r7, lr}
 8006b52:	b084      	sub	sp, #16
 8006b54:	af00      	add	r7, sp, #0
 8006b56:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8006b58:	687b      	ldr	r3, [r7, #4]
 8006b5a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006b5c:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8006b5e:	68fb      	ldr	r3, [r7, #12]
 8006b60:	2200      	movs	r2, #0
 8006b62:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 8006b64:	68fb      	ldr	r3, [r7, #12]
 8006b66:	2200      	movs	r2, #0
 8006b68:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8006b6a:	68f8      	ldr	r0, [r7, #12]
 8006b6c:	f7ff ff1e 	bl	80069ac <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8006b70:	bf00      	nop
 8006b72:	3710      	adds	r7, #16
 8006b74:	46bd      	mov	sp, r7
 8006b76:	bd80      	pop	{r7, pc}

08006b78 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8006b78:	b480      	push	{r7}
 8006b7a:	b085      	sub	sp, #20
 8006b7c:	af00      	add	r7, sp, #0
 8006b7e:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8006b80:	687b      	ldr	r3, [r7, #4]
 8006b82:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8006b86:	b2db      	uxtb	r3, r3
 8006b88:	2b21      	cmp	r3, #33	; 0x21
 8006b8a:	d13e      	bne.n	8006c0a <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8006b8c:	687b      	ldr	r3, [r7, #4]
 8006b8e:	689b      	ldr	r3, [r3, #8]
 8006b90:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006b94:	d114      	bne.n	8006bc0 <UART_Transmit_IT+0x48>
 8006b96:	687b      	ldr	r3, [r7, #4]
 8006b98:	691b      	ldr	r3, [r3, #16]
 8006b9a:	2b00      	cmp	r3, #0
 8006b9c:	d110      	bne.n	8006bc0 <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 8006b9e:	687b      	ldr	r3, [r7, #4]
 8006ba0:	6a1b      	ldr	r3, [r3, #32]
 8006ba2:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8006ba4:	68fb      	ldr	r3, [r7, #12]
 8006ba6:	881b      	ldrh	r3, [r3, #0]
 8006ba8:	461a      	mov	r2, r3
 8006baa:	687b      	ldr	r3, [r7, #4]
 8006bac:	681b      	ldr	r3, [r3, #0]
 8006bae:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8006bb2:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8006bb4:	687b      	ldr	r3, [r7, #4]
 8006bb6:	6a1b      	ldr	r3, [r3, #32]
 8006bb8:	1c9a      	adds	r2, r3, #2
 8006bba:	687b      	ldr	r3, [r7, #4]
 8006bbc:	621a      	str	r2, [r3, #32]
 8006bbe:	e008      	b.n	8006bd2 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8006bc0:	687b      	ldr	r3, [r7, #4]
 8006bc2:	6a1b      	ldr	r3, [r3, #32]
 8006bc4:	1c59      	adds	r1, r3, #1
 8006bc6:	687a      	ldr	r2, [r7, #4]
 8006bc8:	6211      	str	r1, [r2, #32]
 8006bca:	781a      	ldrb	r2, [r3, #0]
 8006bcc:	687b      	ldr	r3, [r7, #4]
 8006bce:	681b      	ldr	r3, [r3, #0]
 8006bd0:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8006bd2:	687b      	ldr	r3, [r7, #4]
 8006bd4:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8006bd6:	b29b      	uxth	r3, r3
 8006bd8:	3b01      	subs	r3, #1
 8006bda:	b29b      	uxth	r3, r3
 8006bdc:	687a      	ldr	r2, [r7, #4]
 8006bde:	4619      	mov	r1, r3
 8006be0:	84d1      	strh	r1, [r2, #38]	; 0x26
 8006be2:	2b00      	cmp	r3, #0
 8006be4:	d10f      	bne.n	8006c06 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8006be6:	687b      	ldr	r3, [r7, #4]
 8006be8:	681b      	ldr	r3, [r3, #0]
 8006bea:	68da      	ldr	r2, [r3, #12]
 8006bec:	687b      	ldr	r3, [r7, #4]
 8006bee:	681b      	ldr	r3, [r3, #0]
 8006bf0:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8006bf4:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8006bf6:	687b      	ldr	r3, [r7, #4]
 8006bf8:	681b      	ldr	r3, [r3, #0]
 8006bfa:	68da      	ldr	r2, [r3, #12]
 8006bfc:	687b      	ldr	r3, [r7, #4]
 8006bfe:	681b      	ldr	r3, [r3, #0]
 8006c00:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8006c04:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8006c06:	2300      	movs	r3, #0
 8006c08:	e000      	b.n	8006c0c <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8006c0a:	2302      	movs	r3, #2
  }
}
 8006c0c:	4618      	mov	r0, r3
 8006c0e:	3714      	adds	r7, #20
 8006c10:	46bd      	mov	sp, r7
 8006c12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c16:	4770      	bx	lr

08006c18 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8006c18:	b580      	push	{r7, lr}
 8006c1a:	b082      	sub	sp, #8
 8006c1c:	af00      	add	r7, sp, #0
 8006c1e:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8006c20:	687b      	ldr	r3, [r7, #4]
 8006c22:	681b      	ldr	r3, [r3, #0]
 8006c24:	68da      	ldr	r2, [r3, #12]
 8006c26:	687b      	ldr	r3, [r7, #4]
 8006c28:	681b      	ldr	r3, [r3, #0]
 8006c2a:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8006c2e:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8006c30:	687b      	ldr	r3, [r7, #4]
 8006c32:	2220      	movs	r2, #32
 8006c34:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8006c38:	6878      	ldr	r0, [r7, #4]
 8006c3a:	f7ff fea3 	bl	8006984 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8006c3e:	2300      	movs	r3, #0
}
 8006c40:	4618      	mov	r0, r3
 8006c42:	3708      	adds	r7, #8
 8006c44:	46bd      	mov	sp, r7
 8006c46:	bd80      	pop	{r7, pc}

08006c48 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8006c48:	b580      	push	{r7, lr}
 8006c4a:	b08c      	sub	sp, #48	; 0x30
 8006c4c:	af00      	add	r7, sp, #0
 8006c4e:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8006c50:	687b      	ldr	r3, [r7, #4]
 8006c52:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8006c56:	b2db      	uxtb	r3, r3
 8006c58:	2b22      	cmp	r3, #34	; 0x22
 8006c5a:	f040 80ae 	bne.w	8006dba <UART_Receive_IT+0x172>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8006c5e:	687b      	ldr	r3, [r7, #4]
 8006c60:	689b      	ldr	r3, [r3, #8]
 8006c62:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006c66:	d117      	bne.n	8006c98 <UART_Receive_IT+0x50>
 8006c68:	687b      	ldr	r3, [r7, #4]
 8006c6a:	691b      	ldr	r3, [r3, #16]
 8006c6c:	2b00      	cmp	r3, #0
 8006c6e:	d113      	bne.n	8006c98 <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 8006c70:	2300      	movs	r3, #0
 8006c72:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 8006c74:	687b      	ldr	r3, [r7, #4]
 8006c76:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006c78:	62bb      	str	r3, [r7, #40]	; 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8006c7a:	687b      	ldr	r3, [r7, #4]
 8006c7c:	681b      	ldr	r3, [r3, #0]
 8006c7e:	685b      	ldr	r3, [r3, #4]
 8006c80:	b29b      	uxth	r3, r3
 8006c82:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006c86:	b29a      	uxth	r2, r3
 8006c88:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006c8a:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8006c8c:	687b      	ldr	r3, [r7, #4]
 8006c8e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006c90:	1c9a      	adds	r2, r3, #2
 8006c92:	687b      	ldr	r3, [r7, #4]
 8006c94:	629a      	str	r2, [r3, #40]	; 0x28
 8006c96:	e026      	b.n	8006ce6 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8006c98:	687b      	ldr	r3, [r7, #4]
 8006c9a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006c9c:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits  = NULL;
 8006c9e:	2300      	movs	r3, #0
 8006ca0:	62bb      	str	r3, [r7, #40]	; 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8006ca2:	687b      	ldr	r3, [r7, #4]
 8006ca4:	689b      	ldr	r3, [r3, #8]
 8006ca6:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006caa:	d007      	beq.n	8006cbc <UART_Receive_IT+0x74>
 8006cac:	687b      	ldr	r3, [r7, #4]
 8006cae:	689b      	ldr	r3, [r3, #8]
 8006cb0:	2b00      	cmp	r3, #0
 8006cb2:	d10a      	bne.n	8006cca <UART_Receive_IT+0x82>
 8006cb4:	687b      	ldr	r3, [r7, #4]
 8006cb6:	691b      	ldr	r3, [r3, #16]
 8006cb8:	2b00      	cmp	r3, #0
 8006cba:	d106      	bne.n	8006cca <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8006cbc:	687b      	ldr	r3, [r7, #4]
 8006cbe:	681b      	ldr	r3, [r3, #0]
 8006cc0:	685b      	ldr	r3, [r3, #4]
 8006cc2:	b2da      	uxtb	r2, r3
 8006cc4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006cc6:	701a      	strb	r2, [r3, #0]
 8006cc8:	e008      	b.n	8006cdc <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8006cca:	687b      	ldr	r3, [r7, #4]
 8006ccc:	681b      	ldr	r3, [r3, #0]
 8006cce:	685b      	ldr	r3, [r3, #4]
 8006cd0:	b2db      	uxtb	r3, r3
 8006cd2:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8006cd6:	b2da      	uxtb	r2, r3
 8006cd8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006cda:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8006cdc:	687b      	ldr	r3, [r7, #4]
 8006cde:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006ce0:	1c5a      	adds	r2, r3, #1
 8006ce2:	687b      	ldr	r3, [r7, #4]
 8006ce4:	629a      	str	r2, [r3, #40]	; 0x28
    }

    if (--huart->RxXferCount == 0U)
 8006ce6:	687b      	ldr	r3, [r7, #4]
 8006ce8:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8006cea:	b29b      	uxth	r3, r3
 8006cec:	3b01      	subs	r3, #1
 8006cee:	b29b      	uxth	r3, r3
 8006cf0:	687a      	ldr	r2, [r7, #4]
 8006cf2:	4619      	mov	r1, r3
 8006cf4:	85d1      	strh	r1, [r2, #46]	; 0x2e
 8006cf6:	2b00      	cmp	r3, #0
 8006cf8:	d15d      	bne.n	8006db6 <UART_Receive_IT+0x16e>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8006cfa:	687b      	ldr	r3, [r7, #4]
 8006cfc:	681b      	ldr	r3, [r3, #0]
 8006cfe:	68da      	ldr	r2, [r3, #12]
 8006d00:	687b      	ldr	r3, [r7, #4]
 8006d02:	681b      	ldr	r3, [r3, #0]
 8006d04:	f022 0220 	bic.w	r2, r2, #32
 8006d08:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8006d0a:	687b      	ldr	r3, [r7, #4]
 8006d0c:	681b      	ldr	r3, [r3, #0]
 8006d0e:	68da      	ldr	r2, [r3, #12]
 8006d10:	687b      	ldr	r3, [r7, #4]
 8006d12:	681b      	ldr	r3, [r3, #0]
 8006d14:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8006d18:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8006d1a:	687b      	ldr	r3, [r7, #4]
 8006d1c:	681b      	ldr	r3, [r3, #0]
 8006d1e:	695a      	ldr	r2, [r3, #20]
 8006d20:	687b      	ldr	r3, [r7, #4]
 8006d22:	681b      	ldr	r3, [r3, #0]
 8006d24:	f022 0201 	bic.w	r2, r2, #1
 8006d28:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8006d2a:	687b      	ldr	r3, [r7, #4]
 8006d2c:	2220      	movs	r2, #32
 8006d2e:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8006d32:	687b      	ldr	r3, [r7, #4]
 8006d34:	2200      	movs	r2, #0
 8006d36:	635a      	str	r2, [r3, #52]	; 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006d38:	687b      	ldr	r3, [r7, #4]
 8006d3a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006d3c:	2b01      	cmp	r3, #1
 8006d3e:	d135      	bne.n	8006dac <UART_Receive_IT+0x164>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006d40:	687b      	ldr	r3, [r7, #4]
 8006d42:	2200      	movs	r2, #0
 8006d44:	631a      	str	r2, [r3, #48]	; 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006d46:	687b      	ldr	r3, [r7, #4]
 8006d48:	681b      	ldr	r3, [r3, #0]
 8006d4a:	330c      	adds	r3, #12
 8006d4c:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006d4e:	697b      	ldr	r3, [r7, #20]
 8006d50:	e853 3f00 	ldrex	r3, [r3]
 8006d54:	613b      	str	r3, [r7, #16]
   return(result);
 8006d56:	693b      	ldr	r3, [r7, #16]
 8006d58:	f023 0310 	bic.w	r3, r3, #16
 8006d5c:	627b      	str	r3, [r7, #36]	; 0x24
 8006d5e:	687b      	ldr	r3, [r7, #4]
 8006d60:	681b      	ldr	r3, [r3, #0]
 8006d62:	330c      	adds	r3, #12
 8006d64:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8006d66:	623a      	str	r2, [r7, #32]
 8006d68:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006d6a:	69f9      	ldr	r1, [r7, #28]
 8006d6c:	6a3a      	ldr	r2, [r7, #32]
 8006d6e:	e841 2300 	strex	r3, r2, [r1]
 8006d72:	61bb      	str	r3, [r7, #24]
   return(result);
 8006d74:	69bb      	ldr	r3, [r7, #24]
 8006d76:	2b00      	cmp	r3, #0
 8006d78:	d1e5      	bne.n	8006d46 <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 8006d7a:	687b      	ldr	r3, [r7, #4]
 8006d7c:	681b      	ldr	r3, [r3, #0]
 8006d7e:	681b      	ldr	r3, [r3, #0]
 8006d80:	f003 0310 	and.w	r3, r3, #16
 8006d84:	2b10      	cmp	r3, #16
 8006d86:	d10a      	bne.n	8006d9e <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 8006d88:	2300      	movs	r3, #0
 8006d8a:	60fb      	str	r3, [r7, #12]
 8006d8c:	687b      	ldr	r3, [r7, #4]
 8006d8e:	681b      	ldr	r3, [r3, #0]
 8006d90:	681b      	ldr	r3, [r3, #0]
 8006d92:	60fb      	str	r3, [r7, #12]
 8006d94:	687b      	ldr	r3, [r7, #4]
 8006d96:	681b      	ldr	r3, [r3, #0]
 8006d98:	685b      	ldr	r3, [r3, #4]
 8006d9a:	60fb      	str	r3, [r7, #12]
 8006d9c:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8006d9e:	687b      	ldr	r3, [r7, #4]
 8006da0:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8006da2:	4619      	mov	r1, r3
 8006da4:	6878      	ldr	r0, [r7, #4]
 8006da6:	f7ff fe0b 	bl	80069c0 <HAL_UARTEx_RxEventCallback>
 8006daa:	e002      	b.n	8006db2 <UART_Receive_IT+0x16a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 8006dac:	6878      	ldr	r0, [r7, #4]
 8006dae:	f7ff fdf3 	bl	8006998 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 8006db2:	2300      	movs	r3, #0
 8006db4:	e002      	b.n	8006dbc <UART_Receive_IT+0x174>
    }
    return HAL_OK;
 8006db6:	2300      	movs	r3, #0
 8006db8:	e000      	b.n	8006dbc <UART_Receive_IT+0x174>
  }
  else
  {
    return HAL_BUSY;
 8006dba:	2302      	movs	r3, #2
  }
}
 8006dbc:	4618      	mov	r0, r3
 8006dbe:	3730      	adds	r7, #48	; 0x30
 8006dc0:	46bd      	mov	sp, r7
 8006dc2:	bd80      	pop	{r7, pc}

08006dc4 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8006dc4:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8006dc8:	b0c0      	sub	sp, #256	; 0x100
 8006dca:	af00      	add	r7, sp, #0
 8006dcc:	f8c7 00f4 	str.w	r0, [r7, #244]	; 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8006dd0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006dd4:	681b      	ldr	r3, [r3, #0]
 8006dd6:	691b      	ldr	r3, [r3, #16]
 8006dd8:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 8006ddc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006de0:	68d9      	ldr	r1, [r3, #12]
 8006de2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006de6:	681a      	ldr	r2, [r3, #0]
 8006de8:	ea40 0301 	orr.w	r3, r0, r1
 8006dec:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8006dee:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006df2:	689a      	ldr	r2, [r3, #8]
 8006df4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006df8:	691b      	ldr	r3, [r3, #16]
 8006dfa:	431a      	orrs	r2, r3
 8006dfc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006e00:	695b      	ldr	r3, [r3, #20]
 8006e02:	431a      	orrs	r2, r3
 8006e04:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006e08:	69db      	ldr	r3, [r3, #28]
 8006e0a:	4313      	orrs	r3, r2
 8006e0c:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8006e10:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006e14:	681b      	ldr	r3, [r3, #0]
 8006e16:	68db      	ldr	r3, [r3, #12]
 8006e18:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 8006e1c:	f021 010c 	bic.w	r1, r1, #12
 8006e20:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006e24:	681a      	ldr	r2, [r3, #0]
 8006e26:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 8006e2a:	430b      	orrs	r3, r1
 8006e2c:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8006e2e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006e32:	681b      	ldr	r3, [r3, #0]
 8006e34:	695b      	ldr	r3, [r3, #20]
 8006e36:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 8006e3a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006e3e:	6999      	ldr	r1, [r3, #24]
 8006e40:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006e44:	681a      	ldr	r2, [r3, #0]
 8006e46:	ea40 0301 	orr.w	r3, r0, r1
 8006e4a:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8006e4c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006e50:	681a      	ldr	r2, [r3, #0]
 8006e52:	4b8f      	ldr	r3, [pc, #572]	; (8007090 <UART_SetConfig+0x2cc>)
 8006e54:	429a      	cmp	r2, r3
 8006e56:	d005      	beq.n	8006e64 <UART_SetConfig+0xa0>
 8006e58:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006e5c:	681a      	ldr	r2, [r3, #0]
 8006e5e:	4b8d      	ldr	r3, [pc, #564]	; (8007094 <UART_SetConfig+0x2d0>)
 8006e60:	429a      	cmp	r2, r3
 8006e62:	d104      	bne.n	8006e6e <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8006e64:	f7fe f8c0 	bl	8004fe8 <HAL_RCC_GetPCLK2Freq>
 8006e68:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
 8006e6c:	e003      	b.n	8006e76 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8006e6e:	f7fe f8a7 	bl	8004fc0 <HAL_RCC_GetPCLK1Freq>
 8006e72:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8006e76:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006e7a:	69db      	ldr	r3, [r3, #28]
 8006e7c:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8006e80:	f040 810c 	bne.w	800709c <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8006e84:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8006e88:	2200      	movs	r2, #0
 8006e8a:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 8006e8e:	f8c7 20ec 	str.w	r2, [r7, #236]	; 0xec
 8006e92:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	; 0xe8
 8006e96:	4622      	mov	r2, r4
 8006e98:	462b      	mov	r3, r5
 8006e9a:	1891      	adds	r1, r2, r2
 8006e9c:	65b9      	str	r1, [r7, #88]	; 0x58
 8006e9e:	415b      	adcs	r3, r3
 8006ea0:	65fb      	str	r3, [r7, #92]	; 0x5c
 8006ea2:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 8006ea6:	4621      	mov	r1, r4
 8006ea8:	eb12 0801 	adds.w	r8, r2, r1
 8006eac:	4629      	mov	r1, r5
 8006eae:	eb43 0901 	adc.w	r9, r3, r1
 8006eb2:	f04f 0200 	mov.w	r2, #0
 8006eb6:	f04f 0300 	mov.w	r3, #0
 8006eba:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8006ebe:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8006ec2:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8006ec6:	4690      	mov	r8, r2
 8006ec8:	4699      	mov	r9, r3
 8006eca:	4623      	mov	r3, r4
 8006ecc:	eb18 0303 	adds.w	r3, r8, r3
 8006ed0:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 8006ed4:	462b      	mov	r3, r5
 8006ed6:	eb49 0303 	adc.w	r3, r9, r3
 8006eda:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 8006ede:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006ee2:	685b      	ldr	r3, [r3, #4]
 8006ee4:	2200      	movs	r2, #0
 8006ee6:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 8006eea:	f8c7 20dc 	str.w	r2, [r7, #220]	; 0xdc
 8006eee:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	; 0xd8
 8006ef2:	460b      	mov	r3, r1
 8006ef4:	18db      	adds	r3, r3, r3
 8006ef6:	653b      	str	r3, [r7, #80]	; 0x50
 8006ef8:	4613      	mov	r3, r2
 8006efa:	eb42 0303 	adc.w	r3, r2, r3
 8006efe:	657b      	str	r3, [r7, #84]	; 0x54
 8006f00:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 8006f04:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	; 0xe0
 8006f08:	f7f9 fd7c 	bl	8000a04 <__aeabi_uldivmod>
 8006f0c:	4602      	mov	r2, r0
 8006f0e:	460b      	mov	r3, r1
 8006f10:	4b61      	ldr	r3, [pc, #388]	; (8007098 <UART_SetConfig+0x2d4>)
 8006f12:	fba3 2302 	umull	r2, r3, r3, r2
 8006f16:	095b      	lsrs	r3, r3, #5
 8006f18:	011c      	lsls	r4, r3, #4
 8006f1a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8006f1e:	2200      	movs	r2, #0
 8006f20:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8006f24:	f8c7 20d4 	str.w	r2, [r7, #212]	; 0xd4
 8006f28:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	; 0xd0
 8006f2c:	4642      	mov	r2, r8
 8006f2e:	464b      	mov	r3, r9
 8006f30:	1891      	adds	r1, r2, r2
 8006f32:	64b9      	str	r1, [r7, #72]	; 0x48
 8006f34:	415b      	adcs	r3, r3
 8006f36:	64fb      	str	r3, [r7, #76]	; 0x4c
 8006f38:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 8006f3c:	4641      	mov	r1, r8
 8006f3e:	eb12 0a01 	adds.w	sl, r2, r1
 8006f42:	4649      	mov	r1, r9
 8006f44:	eb43 0b01 	adc.w	fp, r3, r1
 8006f48:	f04f 0200 	mov.w	r2, #0
 8006f4c:	f04f 0300 	mov.w	r3, #0
 8006f50:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8006f54:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8006f58:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8006f5c:	4692      	mov	sl, r2
 8006f5e:	469b      	mov	fp, r3
 8006f60:	4643      	mov	r3, r8
 8006f62:	eb1a 0303 	adds.w	r3, sl, r3
 8006f66:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8006f6a:	464b      	mov	r3, r9
 8006f6c:	eb4b 0303 	adc.w	r3, fp, r3
 8006f70:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 8006f74:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006f78:	685b      	ldr	r3, [r3, #4]
 8006f7a:	2200      	movs	r2, #0
 8006f7c:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8006f80:	f8c7 20c4 	str.w	r2, [r7, #196]	; 0xc4
 8006f84:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	; 0xc0
 8006f88:	460b      	mov	r3, r1
 8006f8a:	18db      	adds	r3, r3, r3
 8006f8c:	643b      	str	r3, [r7, #64]	; 0x40
 8006f8e:	4613      	mov	r3, r2
 8006f90:	eb42 0303 	adc.w	r3, r2, r3
 8006f94:	647b      	str	r3, [r7, #68]	; 0x44
 8006f96:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 8006f9a:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	; 0xc8
 8006f9e:	f7f9 fd31 	bl	8000a04 <__aeabi_uldivmod>
 8006fa2:	4602      	mov	r2, r0
 8006fa4:	460b      	mov	r3, r1
 8006fa6:	4611      	mov	r1, r2
 8006fa8:	4b3b      	ldr	r3, [pc, #236]	; (8007098 <UART_SetConfig+0x2d4>)
 8006faa:	fba3 2301 	umull	r2, r3, r3, r1
 8006fae:	095b      	lsrs	r3, r3, #5
 8006fb0:	2264      	movs	r2, #100	; 0x64
 8006fb2:	fb02 f303 	mul.w	r3, r2, r3
 8006fb6:	1acb      	subs	r3, r1, r3
 8006fb8:	00db      	lsls	r3, r3, #3
 8006fba:	f103 0232 	add.w	r2, r3, #50	; 0x32
 8006fbe:	4b36      	ldr	r3, [pc, #216]	; (8007098 <UART_SetConfig+0x2d4>)
 8006fc0:	fba3 2302 	umull	r2, r3, r3, r2
 8006fc4:	095b      	lsrs	r3, r3, #5
 8006fc6:	005b      	lsls	r3, r3, #1
 8006fc8:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8006fcc:	441c      	add	r4, r3
 8006fce:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8006fd2:	2200      	movs	r2, #0
 8006fd4:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8006fd8:	f8c7 20bc 	str.w	r2, [r7, #188]	; 0xbc
 8006fdc:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	; 0xb8
 8006fe0:	4642      	mov	r2, r8
 8006fe2:	464b      	mov	r3, r9
 8006fe4:	1891      	adds	r1, r2, r2
 8006fe6:	63b9      	str	r1, [r7, #56]	; 0x38
 8006fe8:	415b      	adcs	r3, r3
 8006fea:	63fb      	str	r3, [r7, #60]	; 0x3c
 8006fec:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 8006ff0:	4641      	mov	r1, r8
 8006ff2:	1851      	adds	r1, r2, r1
 8006ff4:	6339      	str	r1, [r7, #48]	; 0x30
 8006ff6:	4649      	mov	r1, r9
 8006ff8:	414b      	adcs	r3, r1
 8006ffa:	637b      	str	r3, [r7, #52]	; 0x34
 8006ffc:	f04f 0200 	mov.w	r2, #0
 8007000:	f04f 0300 	mov.w	r3, #0
 8007004:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	; 0x30
 8007008:	4659      	mov	r1, fp
 800700a:	00cb      	lsls	r3, r1, #3
 800700c:	4651      	mov	r1, sl
 800700e:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8007012:	4651      	mov	r1, sl
 8007014:	00ca      	lsls	r2, r1, #3
 8007016:	4610      	mov	r0, r2
 8007018:	4619      	mov	r1, r3
 800701a:	4603      	mov	r3, r0
 800701c:	4642      	mov	r2, r8
 800701e:	189b      	adds	r3, r3, r2
 8007020:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8007024:	464b      	mov	r3, r9
 8007026:	460a      	mov	r2, r1
 8007028:	eb42 0303 	adc.w	r3, r2, r3
 800702c:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8007030:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007034:	685b      	ldr	r3, [r3, #4]
 8007036:	2200      	movs	r2, #0
 8007038:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 800703c:	f8c7 20ac 	str.w	r2, [r7, #172]	; 0xac
 8007040:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	; 0xa8
 8007044:	460b      	mov	r3, r1
 8007046:	18db      	adds	r3, r3, r3
 8007048:	62bb      	str	r3, [r7, #40]	; 0x28
 800704a:	4613      	mov	r3, r2
 800704c:	eb42 0303 	adc.w	r3, r2, r3
 8007050:	62fb      	str	r3, [r7, #44]	; 0x2c
 8007052:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8007056:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	; 0xb0
 800705a:	f7f9 fcd3 	bl	8000a04 <__aeabi_uldivmod>
 800705e:	4602      	mov	r2, r0
 8007060:	460b      	mov	r3, r1
 8007062:	4b0d      	ldr	r3, [pc, #52]	; (8007098 <UART_SetConfig+0x2d4>)
 8007064:	fba3 1302 	umull	r1, r3, r3, r2
 8007068:	095b      	lsrs	r3, r3, #5
 800706a:	2164      	movs	r1, #100	; 0x64
 800706c:	fb01 f303 	mul.w	r3, r1, r3
 8007070:	1ad3      	subs	r3, r2, r3
 8007072:	00db      	lsls	r3, r3, #3
 8007074:	3332      	adds	r3, #50	; 0x32
 8007076:	4a08      	ldr	r2, [pc, #32]	; (8007098 <UART_SetConfig+0x2d4>)
 8007078:	fba2 2303 	umull	r2, r3, r2, r3
 800707c:	095b      	lsrs	r3, r3, #5
 800707e:	f003 0207 	and.w	r2, r3, #7
 8007082:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007086:	681b      	ldr	r3, [r3, #0]
 8007088:	4422      	add	r2, r4
 800708a:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 800708c:	e106      	b.n	800729c <UART_SetConfig+0x4d8>
 800708e:	bf00      	nop
 8007090:	40011000 	.word	0x40011000
 8007094:	40011400 	.word	0x40011400
 8007098:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 800709c:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80070a0:	2200      	movs	r2, #0
 80070a2:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 80070a6:	f8c7 20a4 	str.w	r2, [r7, #164]	; 0xa4
 80070aa:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	; 0xa0
 80070ae:	4642      	mov	r2, r8
 80070b0:	464b      	mov	r3, r9
 80070b2:	1891      	adds	r1, r2, r2
 80070b4:	6239      	str	r1, [r7, #32]
 80070b6:	415b      	adcs	r3, r3
 80070b8:	627b      	str	r3, [r7, #36]	; 0x24
 80070ba:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 80070be:	4641      	mov	r1, r8
 80070c0:	1854      	adds	r4, r2, r1
 80070c2:	4649      	mov	r1, r9
 80070c4:	eb43 0501 	adc.w	r5, r3, r1
 80070c8:	f04f 0200 	mov.w	r2, #0
 80070cc:	f04f 0300 	mov.w	r3, #0
 80070d0:	00eb      	lsls	r3, r5, #3
 80070d2:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80070d6:	00e2      	lsls	r2, r4, #3
 80070d8:	4614      	mov	r4, r2
 80070da:	461d      	mov	r5, r3
 80070dc:	4643      	mov	r3, r8
 80070de:	18e3      	adds	r3, r4, r3
 80070e0:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 80070e4:	464b      	mov	r3, r9
 80070e6:	eb45 0303 	adc.w	r3, r5, r3
 80070ea:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 80070ee:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80070f2:	685b      	ldr	r3, [r3, #4]
 80070f4:	2200      	movs	r2, #0
 80070f6:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 80070fa:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 80070fe:	f04f 0200 	mov.w	r2, #0
 8007102:	f04f 0300 	mov.w	r3, #0
 8007106:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 800710a:	4629      	mov	r1, r5
 800710c:	008b      	lsls	r3, r1, #2
 800710e:	4621      	mov	r1, r4
 8007110:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8007114:	4621      	mov	r1, r4
 8007116:	008a      	lsls	r2, r1, #2
 8007118:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	; 0x98
 800711c:	f7f9 fc72 	bl	8000a04 <__aeabi_uldivmod>
 8007120:	4602      	mov	r2, r0
 8007122:	460b      	mov	r3, r1
 8007124:	4b60      	ldr	r3, [pc, #384]	; (80072a8 <UART_SetConfig+0x4e4>)
 8007126:	fba3 2302 	umull	r2, r3, r3, r2
 800712a:	095b      	lsrs	r3, r3, #5
 800712c:	011c      	lsls	r4, r3, #4
 800712e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8007132:	2200      	movs	r2, #0
 8007134:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 8007138:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 800713c:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	; 0x88
 8007140:	4642      	mov	r2, r8
 8007142:	464b      	mov	r3, r9
 8007144:	1891      	adds	r1, r2, r2
 8007146:	61b9      	str	r1, [r7, #24]
 8007148:	415b      	adcs	r3, r3
 800714a:	61fb      	str	r3, [r7, #28]
 800714c:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8007150:	4641      	mov	r1, r8
 8007152:	1851      	adds	r1, r2, r1
 8007154:	6139      	str	r1, [r7, #16]
 8007156:	4649      	mov	r1, r9
 8007158:	414b      	adcs	r3, r1
 800715a:	617b      	str	r3, [r7, #20]
 800715c:	f04f 0200 	mov.w	r2, #0
 8007160:	f04f 0300 	mov.w	r3, #0
 8007164:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8007168:	4659      	mov	r1, fp
 800716a:	00cb      	lsls	r3, r1, #3
 800716c:	4651      	mov	r1, sl
 800716e:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8007172:	4651      	mov	r1, sl
 8007174:	00ca      	lsls	r2, r1, #3
 8007176:	4610      	mov	r0, r2
 8007178:	4619      	mov	r1, r3
 800717a:	4603      	mov	r3, r0
 800717c:	4642      	mov	r2, r8
 800717e:	189b      	adds	r3, r3, r2
 8007180:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 8007184:	464b      	mov	r3, r9
 8007186:	460a      	mov	r2, r1
 8007188:	eb42 0303 	adc.w	r3, r2, r3
 800718c:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 8007190:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007194:	685b      	ldr	r3, [r3, #4]
 8007196:	2200      	movs	r2, #0
 8007198:	67bb      	str	r3, [r7, #120]	; 0x78
 800719a:	67fa      	str	r2, [r7, #124]	; 0x7c
 800719c:	f04f 0200 	mov.w	r2, #0
 80071a0:	f04f 0300 	mov.w	r3, #0
 80071a4:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	; 0x78
 80071a8:	4649      	mov	r1, r9
 80071aa:	008b      	lsls	r3, r1, #2
 80071ac:	4641      	mov	r1, r8
 80071ae:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80071b2:	4641      	mov	r1, r8
 80071b4:	008a      	lsls	r2, r1, #2
 80071b6:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	; 0x80
 80071ba:	f7f9 fc23 	bl	8000a04 <__aeabi_uldivmod>
 80071be:	4602      	mov	r2, r0
 80071c0:	460b      	mov	r3, r1
 80071c2:	4611      	mov	r1, r2
 80071c4:	4b38      	ldr	r3, [pc, #224]	; (80072a8 <UART_SetConfig+0x4e4>)
 80071c6:	fba3 2301 	umull	r2, r3, r3, r1
 80071ca:	095b      	lsrs	r3, r3, #5
 80071cc:	2264      	movs	r2, #100	; 0x64
 80071ce:	fb02 f303 	mul.w	r3, r2, r3
 80071d2:	1acb      	subs	r3, r1, r3
 80071d4:	011b      	lsls	r3, r3, #4
 80071d6:	3332      	adds	r3, #50	; 0x32
 80071d8:	4a33      	ldr	r2, [pc, #204]	; (80072a8 <UART_SetConfig+0x4e4>)
 80071da:	fba2 2303 	umull	r2, r3, r2, r3
 80071de:	095b      	lsrs	r3, r3, #5
 80071e0:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80071e4:	441c      	add	r4, r3
 80071e6:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80071ea:	2200      	movs	r2, #0
 80071ec:	673b      	str	r3, [r7, #112]	; 0x70
 80071ee:	677a      	str	r2, [r7, #116]	; 0x74
 80071f0:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	; 0x70
 80071f4:	4642      	mov	r2, r8
 80071f6:	464b      	mov	r3, r9
 80071f8:	1891      	adds	r1, r2, r2
 80071fa:	60b9      	str	r1, [r7, #8]
 80071fc:	415b      	adcs	r3, r3
 80071fe:	60fb      	str	r3, [r7, #12]
 8007200:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8007204:	4641      	mov	r1, r8
 8007206:	1851      	adds	r1, r2, r1
 8007208:	6039      	str	r1, [r7, #0]
 800720a:	4649      	mov	r1, r9
 800720c:	414b      	adcs	r3, r1
 800720e:	607b      	str	r3, [r7, #4]
 8007210:	f04f 0200 	mov.w	r2, #0
 8007214:	f04f 0300 	mov.w	r3, #0
 8007218:	e9d7 ab00 	ldrd	sl, fp, [r7]
 800721c:	4659      	mov	r1, fp
 800721e:	00cb      	lsls	r3, r1, #3
 8007220:	4651      	mov	r1, sl
 8007222:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8007226:	4651      	mov	r1, sl
 8007228:	00ca      	lsls	r2, r1, #3
 800722a:	4610      	mov	r0, r2
 800722c:	4619      	mov	r1, r3
 800722e:	4603      	mov	r3, r0
 8007230:	4642      	mov	r2, r8
 8007232:	189b      	adds	r3, r3, r2
 8007234:	66bb      	str	r3, [r7, #104]	; 0x68
 8007236:	464b      	mov	r3, r9
 8007238:	460a      	mov	r2, r1
 800723a:	eb42 0303 	adc.w	r3, r2, r3
 800723e:	66fb      	str	r3, [r7, #108]	; 0x6c
 8007240:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007244:	685b      	ldr	r3, [r3, #4]
 8007246:	2200      	movs	r2, #0
 8007248:	663b      	str	r3, [r7, #96]	; 0x60
 800724a:	667a      	str	r2, [r7, #100]	; 0x64
 800724c:	f04f 0200 	mov.w	r2, #0
 8007250:	f04f 0300 	mov.w	r3, #0
 8007254:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	; 0x60
 8007258:	4649      	mov	r1, r9
 800725a:	008b      	lsls	r3, r1, #2
 800725c:	4641      	mov	r1, r8
 800725e:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8007262:	4641      	mov	r1, r8
 8007264:	008a      	lsls	r2, r1, #2
 8007266:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	; 0x68
 800726a:	f7f9 fbcb 	bl	8000a04 <__aeabi_uldivmod>
 800726e:	4602      	mov	r2, r0
 8007270:	460b      	mov	r3, r1
 8007272:	4b0d      	ldr	r3, [pc, #52]	; (80072a8 <UART_SetConfig+0x4e4>)
 8007274:	fba3 1302 	umull	r1, r3, r3, r2
 8007278:	095b      	lsrs	r3, r3, #5
 800727a:	2164      	movs	r1, #100	; 0x64
 800727c:	fb01 f303 	mul.w	r3, r1, r3
 8007280:	1ad3      	subs	r3, r2, r3
 8007282:	011b      	lsls	r3, r3, #4
 8007284:	3332      	adds	r3, #50	; 0x32
 8007286:	4a08      	ldr	r2, [pc, #32]	; (80072a8 <UART_SetConfig+0x4e4>)
 8007288:	fba2 2303 	umull	r2, r3, r2, r3
 800728c:	095b      	lsrs	r3, r3, #5
 800728e:	f003 020f 	and.w	r2, r3, #15
 8007292:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007296:	681b      	ldr	r3, [r3, #0]
 8007298:	4422      	add	r2, r4
 800729a:	609a      	str	r2, [r3, #8]
}
 800729c:	bf00      	nop
 800729e:	f507 7780 	add.w	r7, r7, #256	; 0x100
 80072a2:	46bd      	mov	sp, r7
 80072a4:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80072a8:	51eb851f 	.word	0x51eb851f

080072ac <FSMC_NORSRAM_Init>:
  * @param  Init Pointer to NORSRAM Initialization structure
  * @retval HAL status
  */
HAL_StatusTypeDef  FSMC_NORSRAM_Init(FSMC_NORSRAM_TypeDef *Device,
                                    FSMC_NORSRAM_InitTypeDef *Init)
{
 80072ac:	b480      	push	{r7}
 80072ae:	b087      	sub	sp, #28
 80072b0:	af00      	add	r7, sp, #0
 80072b2:	6078      	str	r0, [r7, #4]
 80072b4:	6039      	str	r1, [r7, #0]
  assert_param(IS_FSMC_WRITE_FIFO(Init->WriteFifo));
#endif /* FSMC_BCR1_WFDIS */
  assert_param(IS_FSMC_PAGESIZE(Init->PageSize));

  /* Disable NORSRAM Device */
  __FSMC_NORSRAM_DISABLE(Device, Init->NSBank);
 80072b6:	683b      	ldr	r3, [r7, #0]
 80072b8:	681a      	ldr	r2, [r3, #0]
 80072ba:	687b      	ldr	r3, [r7, #4]
 80072bc:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80072c0:	683a      	ldr	r2, [r7, #0]
 80072c2:	6812      	ldr	r2, [r2, #0]
 80072c4:	f023 0101 	bic.w	r1, r3, #1
 80072c8:	687b      	ldr	r3, [r7, #4]
 80072ca:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

  /* Set NORSRAM device control parameters */
  if (Init->MemoryType == FSMC_MEMORY_TYPE_NOR)
 80072ce:	683b      	ldr	r3, [r7, #0]
 80072d0:	689b      	ldr	r3, [r3, #8]
 80072d2:	2b08      	cmp	r3, #8
 80072d4:	d102      	bne.n	80072dc <FSMC_NORSRAM_Init+0x30>
  {
    flashaccess = FSMC_NORSRAM_FLASH_ACCESS_ENABLE;
 80072d6:	2340      	movs	r3, #64	; 0x40
 80072d8:	617b      	str	r3, [r7, #20]
 80072da:	e001      	b.n	80072e0 <FSMC_NORSRAM_Init+0x34>
  }
  else
  {
    flashaccess = FSMC_NORSRAM_FLASH_ACCESS_DISABLE;
 80072dc:	2300      	movs	r3, #0
 80072de:	617b      	str	r3, [r7, #20]
  }

  btcr_reg = (flashaccess                   | \
              Init->DataAddressMux          | \
 80072e0:	683b      	ldr	r3, [r7, #0]
 80072e2:	685a      	ldr	r2, [r3, #4]
  btcr_reg = (flashaccess                   | \
 80072e4:	697b      	ldr	r3, [r7, #20]
 80072e6:	431a      	orrs	r2, r3
              Init->MemoryType              | \
 80072e8:	683b      	ldr	r3, [r7, #0]
 80072ea:	689b      	ldr	r3, [r3, #8]
              Init->DataAddressMux          | \
 80072ec:	431a      	orrs	r2, r3
              Init->MemoryDataWidth         | \
 80072ee:	683b      	ldr	r3, [r7, #0]
 80072f0:	68db      	ldr	r3, [r3, #12]
              Init->MemoryType              | \
 80072f2:	431a      	orrs	r2, r3
              Init->BurstAccessMode         | \
 80072f4:	683b      	ldr	r3, [r7, #0]
 80072f6:	691b      	ldr	r3, [r3, #16]
              Init->MemoryDataWidth         | \
 80072f8:	431a      	orrs	r2, r3
              Init->WaitSignalPolarity      | \
 80072fa:	683b      	ldr	r3, [r7, #0]
 80072fc:	695b      	ldr	r3, [r3, #20]
              Init->BurstAccessMode         | \
 80072fe:	431a      	orrs	r2, r3
              Init->WaitSignalActive        | \
 8007300:	683b      	ldr	r3, [r7, #0]
 8007302:	69db      	ldr	r3, [r3, #28]
              Init->WaitSignalPolarity      | \
 8007304:	431a      	orrs	r2, r3
              Init->WriteOperation          | \
 8007306:	683b      	ldr	r3, [r7, #0]
 8007308:	6a1b      	ldr	r3, [r3, #32]
              Init->WaitSignalActive        | \
 800730a:	431a      	orrs	r2, r3
              Init->WaitSignal              | \
 800730c:	683b      	ldr	r3, [r7, #0]
 800730e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
              Init->WriteOperation          | \
 8007310:	431a      	orrs	r2, r3
              Init->ExtendedMode            | \
 8007312:	683b      	ldr	r3, [r7, #0]
 8007314:	6a9b      	ldr	r3, [r3, #40]	; 0x28
              Init->WaitSignal              | \
 8007316:	431a      	orrs	r2, r3
              Init->AsynchronousWait        | \
 8007318:	683b      	ldr	r3, [r7, #0]
 800731a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
              Init->ExtendedMode            | \
 800731c:	431a      	orrs	r2, r3
              Init->WriteBurst);
 800731e:	683b      	ldr	r3, [r7, #0]
 8007320:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  btcr_reg = (flashaccess                   | \
 8007322:	4313      	orrs	r3, r2
 8007324:	613b      	str	r3, [r7, #16]

#if defined(FSMC_BCR1_WRAPMOD)
  btcr_reg |= Init->WrapMode;
 8007326:	683b      	ldr	r3, [r7, #0]
 8007328:	699b      	ldr	r3, [r3, #24]
 800732a:	693a      	ldr	r2, [r7, #16]
 800732c:	4313      	orrs	r3, r2
 800732e:	613b      	str	r3, [r7, #16]
  btcr_reg |= Init->ContinuousClock;
#endif /* FSMC_BCR1_CCLKEN */
#if defined(FSMC_BCR1_WFDIS)
  btcr_reg |= Init->WriteFifo;
#endif /* FSMC_BCR1_WFDIS */
  btcr_reg |= Init->PageSize;
 8007330:	683b      	ldr	r3, [r7, #0]
 8007332:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007334:	693a      	ldr	r2, [r7, #16]
 8007336:	4313      	orrs	r3, r2
 8007338:	613b      	str	r3, [r7, #16]

  mask = (FSMC_BCR1_MBKEN                |
 800733a:	4b10      	ldr	r3, [pc, #64]	; (800737c <FSMC_NORSRAM_Init+0xd0>)
 800733c:	60fb      	str	r3, [r7, #12]
          FSMC_BCR1_EXTMOD               |
          FSMC_BCR1_ASYNCWAIT            |
          FSMC_BCR1_CBURSTRW);

#if defined(FSMC_BCR1_WRAPMOD)
  mask |= FSMC_BCR1_WRAPMOD;
 800733e:	68fb      	ldr	r3, [r7, #12]
 8007340:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8007344:	60fb      	str	r3, [r7, #12]
  mask |= FSMC_BCR1_CCLKEN;
#endif
#if defined(FSMC_BCR1_WFDIS)
  mask |= FSMC_BCR1_WFDIS;
#endif /* FSMC_BCR1_WFDIS */
  mask |= FSMC_BCR1_CPSIZE;
 8007346:	68fb      	ldr	r3, [r7, #12]
 8007348:	f443 23e0 	orr.w	r3, r3, #458752	; 0x70000
 800734c:	60fb      	str	r3, [r7, #12]

  MODIFY_REG(Device->BTCR[Init->NSBank], mask, btcr_reg);
 800734e:	683b      	ldr	r3, [r7, #0]
 8007350:	681a      	ldr	r2, [r3, #0]
 8007352:	687b      	ldr	r3, [r7, #4]
 8007354:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 8007358:	68fb      	ldr	r3, [r7, #12]
 800735a:	43db      	mvns	r3, r3
 800735c:	ea02 0103 	and.w	r1, r2, r3
 8007360:	683b      	ldr	r3, [r7, #0]
 8007362:	681a      	ldr	r2, [r3, #0]
 8007364:	693b      	ldr	r3, [r7, #16]
 8007366:	4319      	orrs	r1, r3
 8007368:	687b      	ldr	r3, [r7, #4]
 800736a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    /* Configure Write FIFO mode when Write Fifo is enabled for bank2..4 */
    SET_BIT(Device->BTCR[FSMC_NORSRAM_BANK1], (uint32_t)(Init->WriteFifo));
  }
#endif /* FSMC_BCR1_WFDIS */

  return HAL_OK;
 800736e:	2300      	movs	r3, #0
}
 8007370:	4618      	mov	r0, r3
 8007372:	371c      	adds	r7, #28
 8007374:	46bd      	mov	sp, r7
 8007376:	f85d 7b04 	ldr.w	r7, [sp], #4
 800737a:	4770      	bx	lr
 800737c:	0008fb7f 	.word	0x0008fb7f

08007380 <FSMC_NORSRAM_Timing_Init>:
  * @param  Bank NORSRAM bank number
  * @retval HAL status
  */
HAL_StatusTypeDef FSMC_NORSRAM_Timing_Init(FSMC_NORSRAM_TypeDef *Device,
                                          FSMC_NORSRAM_TimingTypeDef *Timing, uint32_t Bank)
{
 8007380:	b480      	push	{r7}
 8007382:	b085      	sub	sp, #20
 8007384:	af00      	add	r7, sp, #0
 8007386:	60f8      	str	r0, [r7, #12]
 8007388:	60b9      	str	r1, [r7, #8]
 800738a:	607a      	str	r2, [r7, #4]
  assert_param(IS_FSMC_DATA_LATENCY(Timing->DataLatency));
  assert_param(IS_FSMC_ACCESS_MODE(Timing->AccessMode));
  assert_param(IS_FSMC_NORSRAM_BANK(Bank));

  /* Set FSMC_NORSRAM device timing parameters */
  MODIFY_REG(Device->BTCR[Bank + 1U], BTR_CLEAR_MASK, (Timing->AddressSetupTime                                  |
 800738c:	687b      	ldr	r3, [r7, #4]
 800738e:	1c5a      	adds	r2, r3, #1
 8007390:	68fb      	ldr	r3, [r7, #12]
 8007392:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007396:	f003 4140 	and.w	r1, r3, #3221225472	; 0xc0000000
 800739a:	68bb      	ldr	r3, [r7, #8]
 800739c:	681a      	ldr	r2, [r3, #0]
 800739e:	68bb      	ldr	r3, [r7, #8]
 80073a0:	685b      	ldr	r3, [r3, #4]
 80073a2:	011b      	lsls	r3, r3, #4
 80073a4:	431a      	orrs	r2, r3
 80073a6:	68bb      	ldr	r3, [r7, #8]
 80073a8:	689b      	ldr	r3, [r3, #8]
 80073aa:	021b      	lsls	r3, r3, #8
 80073ac:	431a      	orrs	r2, r3
 80073ae:	68bb      	ldr	r3, [r7, #8]
 80073b0:	68db      	ldr	r3, [r3, #12]
 80073b2:	041b      	lsls	r3, r3, #16
 80073b4:	431a      	orrs	r2, r3
 80073b6:	68bb      	ldr	r3, [r7, #8]
 80073b8:	691b      	ldr	r3, [r3, #16]
 80073ba:	3b01      	subs	r3, #1
 80073bc:	051b      	lsls	r3, r3, #20
 80073be:	431a      	orrs	r2, r3
 80073c0:	68bb      	ldr	r3, [r7, #8]
 80073c2:	695b      	ldr	r3, [r3, #20]
 80073c4:	3b02      	subs	r3, #2
 80073c6:	061b      	lsls	r3, r3, #24
 80073c8:	431a      	orrs	r2, r3
 80073ca:	68bb      	ldr	r3, [r7, #8]
 80073cc:	699b      	ldr	r3, [r3, #24]
 80073ce:	4313      	orrs	r3, r2
 80073d0:	687a      	ldr	r2, [r7, #4]
 80073d2:	3201      	adds	r2, #1
 80073d4:	4319      	orrs	r1, r3
 80073d6:	68fb      	ldr	r3, [r7, #12]
 80073d8:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    tmpr |= (uint32_t)(((Timing->CLKDivision) - 1U) << FSMC_BTR1_CLKDIV_Pos);
    MODIFY_REG(Device->BTCR[FSMC_NORSRAM_BANK1 + 1U], FSMC_BTR1_CLKDIV, tmpr);
  }

#endif
  return HAL_OK;
 80073dc:	2300      	movs	r3, #0
}
 80073de:	4618      	mov	r0, r3
 80073e0:	3714      	adds	r7, #20
 80073e2:	46bd      	mov	sp, r7
 80073e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80073e8:	4770      	bx	lr
	...

080073ec <FSMC_NORSRAM_Extended_Timing_Init>:
  * @retval HAL status
  */
HAL_StatusTypeDef FSMC_NORSRAM_Extended_Timing_Init(FSMC_NORSRAM_EXTENDED_TypeDef *Device,
                                                   FSMC_NORSRAM_TimingTypeDef *Timing, uint32_t Bank,
                                                   uint32_t ExtendedMode)
{
 80073ec:	b480      	push	{r7}
 80073ee:	b085      	sub	sp, #20
 80073f0:	af00      	add	r7, sp, #0
 80073f2:	60f8      	str	r0, [r7, #12]
 80073f4:	60b9      	str	r1, [r7, #8]
 80073f6:	607a      	str	r2, [r7, #4]
 80073f8:	603b      	str	r3, [r7, #0]
  /* Check the parameters */
  assert_param(IS_FSMC_EXTENDED_MODE(ExtendedMode));

  /* Set NORSRAM device timing register for write configuration, if extended mode is used */
  if (ExtendedMode == FSMC_EXTENDED_MODE_ENABLE)
 80073fa:	683b      	ldr	r3, [r7, #0]
 80073fc:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8007400:	d11d      	bne.n	800743e <FSMC_NORSRAM_Extended_Timing_Init+0x52>
    assert_param(IS_FSMC_TURNAROUND_TIME(Timing->BusTurnAroundDuration));
    assert_param(IS_FSMC_ACCESS_MODE(Timing->AccessMode));
    assert_param(IS_FSMC_NORSRAM_BANK(Bank));

    /* Set NORSRAM device timing register for write configuration, if extended mode is used */
    MODIFY_REG(Device->BWTR[Bank], BWTR_CLEAR_MASK, (Timing->AddressSetupTime                                    |
 8007402:	68fb      	ldr	r3, [r7, #12]
 8007404:	687a      	ldr	r2, [r7, #4]
 8007406:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 800740a:	4b13      	ldr	r3, [pc, #76]	; (8007458 <FSMC_NORSRAM_Extended_Timing_Init+0x6c>)
 800740c:	4013      	ands	r3, r2
 800740e:	68ba      	ldr	r2, [r7, #8]
 8007410:	6811      	ldr	r1, [r2, #0]
 8007412:	68ba      	ldr	r2, [r7, #8]
 8007414:	6852      	ldr	r2, [r2, #4]
 8007416:	0112      	lsls	r2, r2, #4
 8007418:	4311      	orrs	r1, r2
 800741a:	68ba      	ldr	r2, [r7, #8]
 800741c:	6892      	ldr	r2, [r2, #8]
 800741e:	0212      	lsls	r2, r2, #8
 8007420:	4311      	orrs	r1, r2
 8007422:	68ba      	ldr	r2, [r7, #8]
 8007424:	6992      	ldr	r2, [r2, #24]
 8007426:	4311      	orrs	r1, r2
 8007428:	68ba      	ldr	r2, [r7, #8]
 800742a:	68d2      	ldr	r2, [r2, #12]
 800742c:	0412      	lsls	r2, r2, #16
 800742e:	430a      	orrs	r2, r1
 8007430:	ea43 0102 	orr.w	r1, r3, r2
 8007434:	68fb      	ldr	r3, [r7, #12]
 8007436:	687a      	ldr	r2, [r7, #4]
 8007438:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
 800743c:	e005      	b.n	800744a <FSMC_NORSRAM_Extended_Timing_Init+0x5e>
                                                     Timing->AccessMode                                          |
                                                     ((Timing->BusTurnAroundDuration)  << FSMC_BWTR1_BUSTURN_Pos)));
  }
  else
  {
    Device->BWTR[Bank] = 0x0FFFFFFFU;
 800743e:	68fb      	ldr	r3, [r7, #12]
 8007440:	687a      	ldr	r2, [r7, #4]
 8007442:	f06f 4170 	mvn.w	r1, #4026531840	; 0xf0000000
 8007446:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  }

  return HAL_OK;
 800744a:	2300      	movs	r3, #0
}
 800744c:	4618      	mov	r0, r3
 800744e:	3714      	adds	r7, #20
 8007450:	46bd      	mov	sp, r7
 8007452:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007456:	4770      	bx	lr
 8007458:	cff00000 	.word	0xcff00000

0800745c <memset>:
 800745c:	4402      	add	r2, r0
 800745e:	4603      	mov	r3, r0
 8007460:	4293      	cmp	r3, r2
 8007462:	d100      	bne.n	8007466 <memset+0xa>
 8007464:	4770      	bx	lr
 8007466:	f803 1b01 	strb.w	r1, [r3], #1
 800746a:	e7f9      	b.n	8007460 <memset+0x4>

0800746c <__libc_init_array>:
 800746c:	b570      	push	{r4, r5, r6, lr}
 800746e:	4d0d      	ldr	r5, [pc, #52]	; (80074a4 <__libc_init_array+0x38>)
 8007470:	4c0d      	ldr	r4, [pc, #52]	; (80074a8 <__libc_init_array+0x3c>)
 8007472:	1b64      	subs	r4, r4, r5
 8007474:	10a4      	asrs	r4, r4, #2
 8007476:	2600      	movs	r6, #0
 8007478:	42a6      	cmp	r6, r4
 800747a:	d109      	bne.n	8007490 <__libc_init_array+0x24>
 800747c:	4d0b      	ldr	r5, [pc, #44]	; (80074ac <__libc_init_array+0x40>)
 800747e:	4c0c      	ldr	r4, [pc, #48]	; (80074b0 <__libc_init_array+0x44>)
 8007480:	f000 f818 	bl	80074b4 <_init>
 8007484:	1b64      	subs	r4, r4, r5
 8007486:	10a4      	asrs	r4, r4, #2
 8007488:	2600      	movs	r6, #0
 800748a:	42a6      	cmp	r6, r4
 800748c:	d105      	bne.n	800749a <__libc_init_array+0x2e>
 800748e:	bd70      	pop	{r4, r5, r6, pc}
 8007490:	f855 3b04 	ldr.w	r3, [r5], #4
 8007494:	4798      	blx	r3
 8007496:	3601      	adds	r6, #1
 8007498:	e7ee      	b.n	8007478 <__libc_init_array+0xc>
 800749a:	f855 3b04 	ldr.w	r3, [r5], #4
 800749e:	4798      	blx	r3
 80074a0:	3601      	adds	r6, #1
 80074a2:	e7f2      	b.n	800748a <__libc_init_array+0x1e>
 80074a4:	0800a4b4 	.word	0x0800a4b4
 80074a8:	0800a4b4 	.word	0x0800a4b4
 80074ac:	0800a4b4 	.word	0x0800a4b4
 80074b0:	0800a4b8 	.word	0x0800a4b8

080074b4 <_init>:
 80074b4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80074b6:	bf00      	nop
 80074b8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80074ba:	bc08      	pop	{r3}
 80074bc:	469e      	mov	lr, r3
 80074be:	4770      	bx	lr

080074c0 <_fini>:
 80074c0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80074c2:	bf00      	nop
 80074c4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80074c6:	bc08      	pop	{r3}
 80074c8:	469e      	mov	lr, r3
 80074ca:	4770      	bx	lr
