{"drivers/pci/controller/pcie-mediatek-gen3.c": [{"patch_file_name": "drivers/pci/controller/pcie-mediatek-gen3.c", "func_decl_name": "mtk_pcie_startup_port", "is_cond": false, "line_numbers": [298, 301], "line_cids": ["", ""], "line_strs": ["\twritel_relaxed(val, port->base + PCIE_INT_ENABLE_REG);", "\tval = readl_relaxed(port->base + PCIE_RST_CTRL_REG);"]}, {"patch_file_name": "drivers/pci/controller/pcie-mediatek-gen3.c", "func_decl_name": "mtk_pcie_startup_port", "is_cond": false, "line_numbers": [298, 303], "line_cids": ["", ""], "line_strs": ["\twritel_relaxed(val, port->base + PCIE_INT_ENABLE_REG);", "\twritel_relaxed(val, port->base + PCIE_RST_CTRL_REG);"]}, {"patch_file_name": "drivers/pci/controller/pcie-mediatek-gen3.c", "func_decl_name": "mtk_pcie_startup_port", "is_cond": false, "line_numbers": [298, 301], "line_cids": ["", ""], "line_strs": ["\twritel_relaxed(val, port->base + PCIE_INT_ENABLE_REG);", "\tval = readl_relaxed(port->base + PCIE_RST_CTRL_REG);"]}, {"patch_file_name": "drivers/pci/controller/pcie-mediatek-gen3.c", "func_decl_name": "mtk_pcie_startup_port", "is_cond": false, "line_numbers": [286, 302], "line_cids": ["", ""], "line_strs": ["\tval |= PCIE_RC_MODE;", "\tval |= PCIE_MAC_RSTB | PCIE_PHY_RSTB | PCIE_BRG_RSTB | PCIE_PE_RSTB;"]}, {"patch_file_name": "drivers/pci/controller/pcie-mediatek-gen3.c", "func_decl_name": "mtk_pcie_startup_port", "is_cond": false, "line_numbers": [296, 301], "line_cids": ["", ""], "line_strs": ["\tval = readl_relaxed(port->base + PCIE_INT_ENABLE_REG);", "\tval = readl_relaxed(port->base + PCIE_RST_CTRL_REG);"]}, {"patch_file_name": "drivers/pci/controller/pcie-mediatek-gen3.c", "func_decl_name": "mtk_pcie_startup_port", "is_cond": false, "line_numbers": [286, 302], "line_cids": ["", ""], "line_strs": ["\tval |= PCIE_RC_MODE;", "\tval |= PCIE_MAC_RSTB | PCIE_PHY_RSTB | PCIE_BRG_RSTB | PCIE_PE_RSTB;"]}, {"patch_file_name": "drivers/pci/controller/pcie-mediatek-gen3.c", "func_decl_name": "mtk_pcie_startup_port", "is_cond": false, "line_numbers": [296, 301], "line_cids": ["", ""], "line_strs": ["\tval = readl_relaxed(port->base + PCIE_INT_ENABLE_REG);", "\tval = readl_relaxed(port->base + PCIE_RST_CTRL_REG);"]}, {"patch_file_name": "drivers/pci/controller/pcie-mediatek-gen3.c", "func_decl_name": "mtk_pcie_startup_port", "is_cond": false, "line_numbers": [298, 301], "line_cids": ["", ""], "line_strs": ["\twritel_relaxed(val, port->base + PCIE_INT_ENABLE_REG);", "\tval = readl_relaxed(port->base + PCIE_RST_CTRL_REG);"]}, {"patch_file_name": "drivers/pci/controller/pcie-mediatek-gen3.c", "func_decl_name": "mtk_pcie_startup_port", "is_cond": false, "line_numbers": [298, 301], "line_cids": ["", ""], "line_strs": ["\twritel_relaxed(val, port->base + PCIE_INT_ENABLE_REG);", "\tval = readl_relaxed(port->base + PCIE_RST_CTRL_REG);"]}, {"patch_file_name": "drivers/pci/controller/pcie-mediatek-gen3.c", "func_decl_name": "mtk_pcie_startup_port", "is_cond": false, "line_numbers": [298, 303], "line_cids": ["", ""], "line_strs": ["\twritel_relaxed(val, port->base + PCIE_INT_ENABLE_REG);", "\twritel_relaxed(val, port->base + PCIE_RST_CTRL_REG);"]}, {"patch_file_name": "drivers/pci/controller/pcie-mediatek-gen3.c", "func_decl_name": "mtk_pcie_startup_port", "is_cond": false, "line_numbers": [298, 301], "line_cids": ["", ""], "line_strs": ["\twritel_relaxed(val, port->base + PCIE_INT_ENABLE_REG);", "\tval = readl_relaxed(port->base + PCIE_RST_CTRL_REG);"]}, {"patch_file_name": "drivers/pci/controller/pcie-mediatek-gen3.c", "func_decl_name": "mtk_pcie_startup_port", "is_cond": false, "line_numbers": [298, 303], "line_cids": ["", ""], "line_strs": ["\twritel_relaxed(val, port->base + PCIE_INT_ENABLE_REG);", "\twritel_relaxed(val, port->base + PCIE_RST_CTRL_REG);"]}, {"patch_file_name": "drivers/pci/controller/pcie-mediatek-gen3.c", "func_decl_name": "mtk_pcie_startup_port", "is_cond": false, "line_numbers": [296, 301], "line_cids": ["", ""], "line_strs": ["\tval = readl_relaxed(port->base + PCIE_INT_ENABLE_REG);", "\tval = readl_relaxed(port->base + PCIE_RST_CTRL_REG);"]}, {"patch_file_name": "drivers/pci/controller/pcie-mediatek-gen3.c", "func_decl_name": "mtk_pcie_startup_port", "is_cond": false, "line_numbers": [298, 301], "line_cids": ["", ""], "line_strs": ["\twritel_relaxed(val, port->base + PCIE_INT_ENABLE_REG);", "\tval = readl_relaxed(port->base + PCIE_RST_CTRL_REG);"]}, {"patch_file_name": "drivers/pci/controller/pcie-mediatek-gen3.c", "func_decl_name": "mtk_pcie_startup_port", "is_cond": false, "line_numbers": [286, 302], "line_cids": ["", ""], "line_strs": ["\tval |= PCIE_RC_MODE;", "\tval |= PCIE_MAC_RSTB | PCIE_PHY_RSTB | PCIE_BRG_RSTB | PCIE_PE_RSTB;"]}, {"patch_file_name": "drivers/pci/controller/pcie-mediatek-gen3.c", "func_decl_name": "mtk_pcie_startup_port", "is_cond": false, "line_numbers": [298, 301], "line_cids": ["", ""], "line_strs": ["\twritel_relaxed(val, port->base + PCIE_INT_ENABLE_REG);", "\tval = readl_relaxed(port->base + PCIE_RST_CTRL_REG);"]}, {"patch_file_name": "drivers/pci/controller/pcie-mediatek-gen3.c", "func_decl_name": "mtk_pcie_startup_port", "is_cond": false, "line_numbers": [298, 303], "line_cids": ["", ""], "line_strs": ["\twritel_relaxed(val, port->base + PCIE_INT_ENABLE_REG);", "\twritel_relaxed(val, port->base + PCIE_RST_CTRL_REG);"]}, {"patch_file_name": "drivers/pci/controller/pcie-mediatek-gen3.c", "func_decl_name": "mtk_pcie_startup_port", "is_cond": false, "line_numbers": [296, 301], "line_cids": ["", ""], "line_strs": ["\tval = readl_relaxed(port->base + PCIE_INT_ENABLE_REG);", "\tval = readl_relaxed(port->base + PCIE_RST_CTRL_REG);"]}, {"patch_file_name": "drivers/pci/controller/pcie-mediatek-gen3.c", "func_decl_name": "mtk_pcie_startup_port", "is_cond": false, "line_numbers": [298, 301], "line_cids": ["", ""], "line_strs": ["\twritel_relaxed(val, port->base + PCIE_INT_ENABLE_REG);", "\tval = readl_relaxed(port->base + PCIE_RST_CTRL_REG);"]}, {"patch_file_name": "drivers/pci/controller/pcie-mediatek-gen3.c", "func_decl_name": "mtk_pcie_startup_port", "is_cond": false, "line_numbers": [286, 302], "line_cids": ["", ""], "line_strs": ["\tval |= PCIE_RC_MODE;", "\tval |= PCIE_MAC_RSTB | PCIE_PHY_RSTB | PCIE_BRG_RSTB | PCIE_PE_RSTB;"]}]}