#-----------------------------------------------------------
# xsim v2016.4 (64-bit)
# SW Build 1756540 on Mon Jan 23 19:11:19 MST 2017
# IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
# Start of session at: Mon Apr 10 14:41:19 2017
# Process ID: 17451
# Current directory: /home/brett/Thesis/Vivado_WS/sha256/solution1/sim/verilog
# Command line: xsim -mode tcl -source {xsim.dir/sha256/xsim_script.tcl}
# Log file: /home/brett/Thesis/Vivado_WS/sha256/solution1/sim/verilog/xsim.log
# Journal file: /home/brett/Thesis/Vivado_WS/sha256/solution1/sim/verilog/xsim.jou
#-----------------------------------------------------------
source xsim.dir/sha256/xsim_script.tcl
# xsim {sha256} -autoloadwcfg -tclbatch {sha256.tcl}
Vivado Simulator 2016.4
Time resolution is 1 ps
source sha256.tcl
## run all
////////////////////////////////////////////////////////////////////////////////////
// Inter-Transaction Progress: Completed Transaction / Total Transaction
// Intra-Transaction Progress: Measured Latency / Latency Estimation * 100%
//
// RTL Simulation : "Inter-Transaction Progress" ["Intra-Transaction Progress"] @ "Simulation Time"
////////////////////////////////////////////////////////////////////////////////////
// RTL Simulation : 0 / 5 [n/a] @ "116000"
// RTL Simulation : 1 / 5 [n/a] @ "4868000"
// RTL Simulation : 2 / 5 [n/a] @ "9804000"
// RTL Simulation : 3 / 5 [n/a] @ "20260000"
// RTL Simulation : 4 / 5 [n/a] @ "36332000"
// RTL Simulation : 5 / 5 [n/a] @ "63780000"
////////////////////////////////////////////////////////////////////////////////////
$finish called at time : 63812 ns : File "/home/brett/Thesis/Vivado_WS/sha256/solution1/sim/verilog/sha256.autotb.v" Line 493
## quit
INFO: [Common 17-206] Exiting xsim at Mon Apr 10 14:41:26 2017...
