/*
** ###################################################################
**     Processors:          MIMX94398AVKE_ca55
**                          MIMX94398AVKE_cm33_core0
**                          MIMX94398AVKE_cm33_core1
**                          MIMX94398AVKE_cm7_core0
**                          MIMX94398AVKE_cm7_core1
**                          MIMX94398AVKJ_ca55
**                          MIMX94398AVKJ_cm33_core0
**                          MIMX94398AVKJ_cm33_core1
**                          MIMX94398AVKJ_cm7_core0
**                          MIMX94398AVKJ_cm7_core1
**                          MIMX94398AVKM_ca55
**                          MIMX94398AVKM_cm33_core0
**                          MIMX94398AVKM_cm33_core1
**                          MIMX94398AVKM_cm7_core0
**                          MIMX94398AVKM_cm7_core1
**                          MIMX94398AVME_ca55
**                          MIMX94398AVME_cm33_core0
**                          MIMX94398AVME_cm33_core1
**                          MIMX94398AVME_cm7_core0
**                          MIMX94398AVME_cm7_core1
**                          MIMX94398AVMJ_ca55
**                          MIMX94398AVMJ_cm33_core0
**                          MIMX94398AVMJ_cm33_core1
**                          MIMX94398AVMJ_cm7_core0
**                          MIMX94398AVMJ_cm7_core1
**                          MIMX94398AVMM_ca55
**                          MIMX94398AVMM_cm33_core0
**                          MIMX94398AVMM_cm33_core1
**                          MIMX94398AVMM_cm7_core0
**                          MIMX94398AVMM_cm7_core1
**                          MIMX94398CVKE_ca55
**                          MIMX94398CVKE_cm33_core0
**                          MIMX94398CVKE_cm33_core1
**                          MIMX94398CVKE_cm7_core0
**                          MIMX94398CVKE_cm7_core1
**                          MIMX94398CVKJ_ca55
**                          MIMX94398CVKJ_cm33_core0
**                          MIMX94398CVKJ_cm33_core1
**                          MIMX94398CVKJ_cm7_core0
**                          MIMX94398CVKJ_cm7_core1
**                          MIMX94398CVKM_ca55
**                          MIMX94398CVKM_cm33_core0
**                          MIMX94398CVKM_cm33_core1
**                          MIMX94398CVKM_cm7_core0
**                          MIMX94398CVKM_cm7_core1
**                          MIMX94398CVME_ca55
**                          MIMX94398CVME_cm33_core0
**                          MIMX94398CVME_cm33_core1
**                          MIMX94398CVME_cm7_core0
**                          MIMX94398CVME_cm7_core1
**                          MIMX94398CVMJ_ca55
**                          MIMX94398CVMJ_cm33_core0
**                          MIMX94398CVMJ_cm33_core1
**                          MIMX94398CVMJ_cm7_core0
**                          MIMX94398CVMJ_cm7_core1
**                          MIMX94398CVMM_ca55
**                          MIMX94398CVMM_cm33_core0
**                          MIMX94398CVMM_cm33_core1
**                          MIMX94398CVMM_cm7_core0
**                          MIMX94398CVMM_cm7_core1
**                          MIMX94398DVKE_ca55
**                          MIMX94398DVKE_cm33_core0
**                          MIMX94398DVKE_cm33_core1
**                          MIMX94398DVKE_cm7_core0
**                          MIMX94398DVKE_cm7_core1
**                          MIMX94398DVKJ_ca55
**                          MIMX94398DVKJ_cm33_core0
**                          MIMX94398DVKJ_cm33_core1
**                          MIMX94398DVKJ_cm7_core0
**                          MIMX94398DVKJ_cm7_core1
**                          MIMX94398DVKM_ca55
**                          MIMX94398DVKM_cm33_core0
**                          MIMX94398DVKM_cm33_core1
**                          MIMX94398DVKM_cm7_core0
**                          MIMX94398DVKM_cm7_core1
**                          MIMX94398DVME_ca55
**                          MIMX94398DVME_cm33_core0
**                          MIMX94398DVME_cm33_core1
**                          MIMX94398DVME_cm7_core0
**                          MIMX94398DVME_cm7_core1
**                          MIMX94398DVMJ_ca55
**                          MIMX94398DVMJ_cm33_core0
**                          MIMX94398DVMJ_cm33_core1
**                          MIMX94398DVMJ_cm7_core0
**                          MIMX94398DVMJ_cm7_core1
**                          MIMX94398DVMM_ca55
**                          MIMX94398DVMM_cm33_core0
**                          MIMX94398DVMM_cm33_core1
**                          MIMX94398DVMM_cm7_core0
**                          MIMX94398DVMM_cm7_core1
**                          MIMX94398XVKE_ca55
**                          MIMX94398XVKE_cm33_core0
**                          MIMX94398XVKE_cm33_core1
**                          MIMX94398XVKE_cm7_core0
**                          MIMX94398XVKE_cm7_core1
**                          MIMX94398XVKJ_ca55
**                          MIMX94398XVKJ_cm33_core0
**                          MIMX94398XVKJ_cm33_core1
**                          MIMX94398XVKJ_cm7_core0
**                          MIMX94398XVKJ_cm7_core1
**                          MIMX94398XVKM_ca55
**                          MIMX94398XVKM_cm33_core0
**                          MIMX94398XVKM_cm33_core1
**                          MIMX94398XVKM_cm7_core0
**                          MIMX94398XVKM_cm7_core1
**                          MIMX94398XVME_ca55
**                          MIMX94398XVME_cm33_core0
**                          MIMX94398XVME_cm33_core1
**                          MIMX94398XVME_cm7_core0
**                          MIMX94398XVME_cm7_core1
**                          MIMX94398XVMJ_ca55
**                          MIMX94398XVMJ_cm33_core0
**                          MIMX94398XVMJ_cm33_core1
**                          MIMX94398XVMJ_cm7_core0
**                          MIMX94398XVMJ_cm7_core1
**                          MIMX94398XVMM_ca55
**                          MIMX94398XVMM_cm33_core0
**                          MIMX94398XVMM_cm33_core1
**                          MIMX94398XVMM_cm7_core0
**                          MIMX94398XVMM_cm7_core1
**
**     Version:             rev. 1.0, 2023-11-01
**     Build:               b250109
**
**     Abstract:
**         CMSIS Peripheral Access Layer for PCIE_DMA_IATU
**
**     Copyright 1997-2016 Freescale Semiconductor, Inc.
**     Copyright 2016-2025 NXP
**     SPDX-License-Identifier: BSD-3-Clause
**
**     http:                 www.nxp.com
**     mail:                 support@nxp.com
**
**     Revisions:
**     - rev. 1.0 (2023-11-01)
**         Initial version.
**         core name and core alias name
**         +---------------------------------------------------------------------+
**         | core name  |                  core alias name                       |
**         +---------------------------------------------------------------------+
**         | cm33_core0 | m33, cm33                                              |
**         +---------------------------------------------------------------------+
**         | cm33_core1 | m33_2, cm33_2, cm33_sync, netcmix_cm33                 |
**         +---------------------------------------------------------------------+
**         | cm7_core0  | m7, cm7                                                |
**         +---------------------------------------------------------------------+
**         | cm7_core1  | m7_2, cm7_2                                            |
**         +---------------------------------------------------------------------+
**         | ca55_core0 | a55, ca55, a55_0, ca55_0                               |
**         +---------------------------------------------------------------------+
**         | ca55_core1 | a55, ca55, a55_1, ca55_1                               |
**         +---------------------------------------------------------------------+
**         | ca55_core2 | a55, ca55, a55_2, ca55_2                               |
**         +---------------------------------------------------------------------+
**         | ca55_core3 | a55, ca55, a55_3, ca55_3                               |
**         +---------------------------------------------------------------------+
**
** ###################################################################
*/

/*!
 * @file PCIE_DMA_IATU.h
 * @version 1.0
 * @date 2023-11-01
 * @brief CMSIS Peripheral Access Layer for PCIE_DMA_IATU
 *
 * CMSIS Peripheral Access Layer for PCIE_DMA_IATU
 */

#if !defined(PCIE_DMA_IATU_H_)
#define PCIE_DMA_IATU_H_                         /**< Symbol preventing repeated inclusion */

#if (defined(CPU_MIMX94398AVKE_ca55) || defined(CPU_MIMX94398AVKJ_ca55) || defined(CPU_MIMX94398AVKM_ca55) || defined(CPU_MIMX94398AVME_ca55) || defined(CPU_MIMX94398AVMJ_ca55) || defined(CPU_MIMX94398AVMM_ca55) || defined(CPU_MIMX94398CVKE_ca55) || defined(CPU_MIMX94398CVKJ_ca55) || defined(CPU_MIMX94398CVKM_ca55) || defined(CPU_MIMX94398CVME_ca55) || defined(CPU_MIMX94398CVMJ_ca55) || defined(CPU_MIMX94398CVMM_ca55) || defined(CPU_MIMX94398DVKE_ca55) || defined(CPU_MIMX94398DVKJ_ca55) || defined(CPU_MIMX94398DVKM_ca55) || defined(CPU_MIMX94398DVME_ca55) || defined(CPU_MIMX94398DVMJ_ca55) || defined(CPU_MIMX94398DVMM_ca55) || defined(CPU_MIMX94398XVKE_ca55) || defined(CPU_MIMX94398XVKJ_ca55) || defined(CPU_MIMX94398XVKM_ca55) || defined(CPU_MIMX94398XVME_ca55) || defined(CPU_MIMX94398XVMJ_ca55) || defined(CPU_MIMX94398XVMM_ca55))
#include "MIMX94398_ca55_COMMON.h"
#elif (defined(CPU_MIMX94398AVKE_cm33_core0) || defined(CPU_MIMX94398AVKJ_cm33_core0) || defined(CPU_MIMX94398AVKM_cm33_core0) || defined(CPU_MIMX94398AVME_cm33_core0) || defined(CPU_MIMX94398AVMJ_cm33_core0) || defined(CPU_MIMX94398AVMM_cm33_core0) || defined(CPU_MIMX94398CVKE_cm33_core0) || defined(CPU_MIMX94398CVKJ_cm33_core0) || defined(CPU_MIMX94398CVKM_cm33_core0) || defined(CPU_MIMX94398CVME_cm33_core0) || defined(CPU_MIMX94398CVMJ_cm33_core0) || defined(CPU_MIMX94398CVMM_cm33_core0) || defined(CPU_MIMX94398DVKE_cm33_core0) || defined(CPU_MIMX94398DVKJ_cm33_core0) || defined(CPU_MIMX94398DVKM_cm33_core0) || defined(CPU_MIMX94398DVME_cm33_core0) || defined(CPU_MIMX94398DVMJ_cm33_core0) || defined(CPU_MIMX94398DVMM_cm33_core0) || defined(CPU_MIMX94398XVKE_cm33_core0) || defined(CPU_MIMX94398XVKJ_cm33_core0) || defined(CPU_MIMX94398XVKM_cm33_core0) || defined(CPU_MIMX94398XVME_cm33_core0) || defined(CPU_MIMX94398XVMJ_cm33_core0) || defined(CPU_MIMX94398XVMM_cm33_core0))
#include "MIMX94398_cm33_core0_COMMON.h"
#elif (defined(CPU_MIMX94398AVKE_cm33_core1) || defined(CPU_MIMX94398AVKJ_cm33_core1) || defined(CPU_MIMX94398AVKM_cm33_core1) || defined(CPU_MIMX94398AVME_cm33_core1) || defined(CPU_MIMX94398AVMJ_cm33_core1) || defined(CPU_MIMX94398AVMM_cm33_core1) || defined(CPU_MIMX94398CVKE_cm33_core1) || defined(CPU_MIMX94398CVKJ_cm33_core1) || defined(CPU_MIMX94398CVKM_cm33_core1) || defined(CPU_MIMX94398CVME_cm33_core1) || defined(CPU_MIMX94398CVMJ_cm33_core1) || defined(CPU_MIMX94398CVMM_cm33_core1) || defined(CPU_MIMX94398DVKE_cm33_core1) || defined(CPU_MIMX94398DVKJ_cm33_core1) || defined(CPU_MIMX94398DVKM_cm33_core1) || defined(CPU_MIMX94398DVME_cm33_core1) || defined(CPU_MIMX94398DVMJ_cm33_core1) || defined(CPU_MIMX94398DVMM_cm33_core1) || defined(CPU_MIMX94398XVKE_cm33_core1) || defined(CPU_MIMX94398XVKJ_cm33_core1) || defined(CPU_MIMX94398XVKM_cm33_core1) || defined(CPU_MIMX94398XVME_cm33_core1) || defined(CPU_MIMX94398XVMJ_cm33_core1) || defined(CPU_MIMX94398XVMM_cm33_core1))
#include "MIMX94398_cm33_core1_COMMON.h"
#elif (defined(CPU_MIMX94398AVKE_cm7_core0) || defined(CPU_MIMX94398AVKJ_cm7_core0) || defined(CPU_MIMX94398AVKM_cm7_core0) || defined(CPU_MIMX94398AVME_cm7_core0) || defined(CPU_MIMX94398AVMJ_cm7_core0) || defined(CPU_MIMX94398AVMM_cm7_core0) || defined(CPU_MIMX94398CVKE_cm7_core0) || defined(CPU_MIMX94398CVKJ_cm7_core0) || defined(CPU_MIMX94398CVKM_cm7_core0) || defined(CPU_MIMX94398CVME_cm7_core0) || defined(CPU_MIMX94398CVMJ_cm7_core0) || defined(CPU_MIMX94398CVMM_cm7_core0) || defined(CPU_MIMX94398DVKE_cm7_core0) || defined(CPU_MIMX94398DVKJ_cm7_core0) || defined(CPU_MIMX94398DVKM_cm7_core0) || defined(CPU_MIMX94398DVME_cm7_core0) || defined(CPU_MIMX94398DVMJ_cm7_core0) || defined(CPU_MIMX94398DVMM_cm7_core0) || defined(CPU_MIMX94398XVKE_cm7_core0) || defined(CPU_MIMX94398XVKJ_cm7_core0) || defined(CPU_MIMX94398XVKM_cm7_core0) || defined(CPU_MIMX94398XVME_cm7_core0) || defined(CPU_MIMX94398XVMJ_cm7_core0) || defined(CPU_MIMX94398XVMM_cm7_core0))
#include "MIMX94398_cm7_core0_COMMON.h"
#elif (defined(CPU_MIMX94398AVKE_cm7_core1) || defined(CPU_MIMX94398AVKJ_cm7_core1) || defined(CPU_MIMX94398AVKM_cm7_core1) || defined(CPU_MIMX94398AVME_cm7_core1) || defined(CPU_MIMX94398AVMJ_cm7_core1) || defined(CPU_MIMX94398AVMM_cm7_core1) || defined(CPU_MIMX94398CVKE_cm7_core1) || defined(CPU_MIMX94398CVKJ_cm7_core1) || defined(CPU_MIMX94398CVKM_cm7_core1) || defined(CPU_MIMX94398CVME_cm7_core1) || defined(CPU_MIMX94398CVMJ_cm7_core1) || defined(CPU_MIMX94398CVMM_cm7_core1) || defined(CPU_MIMX94398DVKE_cm7_core1) || defined(CPU_MIMX94398DVKJ_cm7_core1) || defined(CPU_MIMX94398DVKM_cm7_core1) || defined(CPU_MIMX94398DVME_cm7_core1) || defined(CPU_MIMX94398DVMJ_cm7_core1) || defined(CPU_MIMX94398DVMM_cm7_core1) || defined(CPU_MIMX94398XVKE_cm7_core1) || defined(CPU_MIMX94398XVKJ_cm7_core1) || defined(CPU_MIMX94398XVKM_cm7_core1) || defined(CPU_MIMX94398XVME_cm7_core1) || defined(CPU_MIMX94398XVMJ_cm7_core1) || defined(CPU_MIMX94398XVMM_cm7_core1))
#include "MIMX94398_cm7_core1_COMMON.h"
#else
  #error "No valid CPU defined!"
#endif

/* ----------------------------------------------------------------------------
   -- Device Peripheral Access Layer
   ---------------------------------------------------------------------------- */

/*!
 * @addtogroup Peripheral_access_layer Device Peripheral Access Layer
 * @{
 */


/*
** Start of section using anonymous unions
*/

#if defined(__ARMCC_VERSION)
  #if (__ARMCC_VERSION >= 6010050)
    #pragma clang diagnostic push
  #else
    #pragma push
    #pragma anon_unions
  #endif
#elif defined(__GNUC__)
  /* anonymous unions are enabled by default */
#elif defined(__IAR_SYSTEMS_ICC__)
  #pragma language=extended
#else
  #error Not supported compiler type
#endif

/* ----------------------------------------------------------------------------
   -- PCIE_DMA_IATU Peripheral Access Layer
   ---------------------------------------------------------------------------- */

/*!
 * @addtogroup PCIE_DMA_IATU_Peripheral_Access_Layer PCIE_DMA_IATU Peripheral Access Layer
 * @{
 */

/** PCIE_DMA_IATU - Register Layout Typedef */
typedef struct {
  __IO uint32_t IATU_REGION_CTRL_1_OFF_OUTBOUND_0; /**< iATU Region Control 1 Register., offset: 0x0 */
  __IO uint32_t IATU_REGION_CTRL_2_OFF_OUTBOUND_0; /**< iATU Region Control 2 Register., offset: 0x4 */
  __IO uint32_t IATU_LWR_BASE_ADDR_OFF_OUTBOUND_0; /**< iATU Lower Base Address Register., offset: 0x8 */
  __IO uint32_t IATU_UPPER_BASE_ADDR_OFF_OUTBOUND_0; /**< iATU Upper Base Address Register., offset: 0xC */
  __IO uint32_t IATU_LIMIT_ADDR_OFF_OUTBOUND_0;    /**< iATU Limit Address Register., offset: 0x10 */
  __IO uint32_t IATU_LWR_TARGET_ADDR_OFF_OUTBOUND_0; /**< iATU Lower Target Address Register., offset: 0x14 */
  __IO uint32_t IATU_UPPER_TARGET_ADDR_OFF_OUTBOUND_0; /**< iATU Upper Target Address Register., offset: 0x18 */
       uint8_t RESERVED_0[4];
  __IO uint32_t IATU_UPPR_LIMIT_ADDR_OFF_OUTBOUND_0; /**< iATU Upper Limit Address Register., offset: 0x20 */
       uint8_t RESERVED_1[220];
  __IO uint32_t IATU_REGION_CTRL_1_OFF_INBOUND_0;  /**< iATU Region Control 1 Register., offset: 0x100 */
  __IO uint32_t IATU_REGION_CTRL_2_OFF_INBOUND_0;  /**< iATU Region Control 2 Register., offset: 0x104 */
  __IO uint32_t IATU_LWR_BASE_ADDR_OFF_INBOUND_0;  /**< iATU Lower Base Address Register., offset: 0x108 */
  __IO uint32_t IATU_UPPER_BASE_ADDR_OFF_INBOUND_0; /**< iATU Upper Base Address Register., offset: 0x10C */
  __IO uint32_t IATU_LIMIT_ADDR_OFF_INBOUND_0;     /**< iATU Limit Address Register., offset: 0x110 */
  __IO uint32_t IATU_LWR_TARGET_ADDR_OFF_INBOUND_0; /**< iATU Lower Target Address Register., offset: 0x114 */
  __IO uint32_t IATU_UPPER_TARGET_ADDR_OFF_INBOUND_0; /**< iATU Upper Target Address Register., offset: 0x118 */
       uint8_t RESERVED_2[4];
  __IO uint32_t IATU_UPPR_LIMIT_ADDR_OFF_INBOUND_0; /**< iATU Upper Limit Address Register., offset: 0x120 */
       uint8_t RESERVED_3[220];
  __IO uint32_t IATU_REGION_CTRL_1_OFF_OUTBOUND_1; /**< iATU Region Control 1 Register., offset: 0x200 */
  __IO uint32_t IATU_REGION_CTRL_2_OFF_OUTBOUND_1; /**< iATU Region Control 2 Register., offset: 0x204 */
  __IO uint32_t IATU_LWR_BASE_ADDR_OFF_OUTBOUND_1; /**< iATU Lower Base Address Register., offset: 0x208 */
  __IO uint32_t IATU_UPPER_BASE_ADDR_OFF_OUTBOUND_1; /**< iATU Upper Base Address Register., offset: 0x20C */
  __IO uint32_t IATU_LIMIT_ADDR_OFF_OUTBOUND_1;    /**< iATU Limit Address Register., offset: 0x210 */
  __IO uint32_t IATU_LWR_TARGET_ADDR_OFF_OUTBOUND_1; /**< iATU Lower Target Address Register., offset: 0x214 */
  __IO uint32_t IATU_UPPER_TARGET_ADDR_OFF_OUTBOUND_1; /**< iATU Upper Target Address Register., offset: 0x218 */
       uint8_t RESERVED_4[4];
  __IO uint32_t IATU_UPPR_LIMIT_ADDR_OFF_OUTBOUND_1; /**< iATU Upper Limit Address Register., offset: 0x220 */
       uint8_t RESERVED_5[220];
  __IO uint32_t IATU_REGION_CTRL_1_OFF_INBOUND_1;  /**< iATU Region Control 1 Register., offset: 0x300 */
  __IO uint32_t IATU_REGION_CTRL_2_OFF_INBOUND_1;  /**< iATU Region Control 2 Register., offset: 0x304 */
  __IO uint32_t IATU_LWR_BASE_ADDR_OFF_INBOUND_1;  /**< iATU Lower Base Address Register., offset: 0x308 */
  __IO uint32_t IATU_UPPER_BASE_ADDR_OFF_INBOUND_1; /**< iATU Upper Base Address Register., offset: 0x30C */
  __IO uint32_t IATU_LIMIT_ADDR_OFF_INBOUND_1;     /**< iATU Limit Address Register., offset: 0x310 */
  __IO uint32_t IATU_LWR_TARGET_ADDR_OFF_INBOUND_1; /**< iATU Lower Target Address Register., offset: 0x314 */
  __IO uint32_t IATU_UPPER_TARGET_ADDR_OFF_INBOUND_1; /**< iATU Upper Target Address Register., offset: 0x318 */
       uint8_t RESERVED_6[4];
  __IO uint32_t IATU_UPPR_LIMIT_ADDR_OFF_INBOUND_1; /**< iATU Upper Limit Address Register., offset: 0x320 */
       uint8_t RESERVED_7[220];
  __IO uint32_t IATU_REGION_CTRL_1_OFF_OUTBOUND_2; /**< iATU Region Control 1 Register., offset: 0x400 */
  __IO uint32_t IATU_REGION_CTRL_2_OFF_OUTBOUND_2; /**< iATU Region Control 2 Register., offset: 0x404 */
  __IO uint32_t IATU_LWR_BASE_ADDR_OFF_OUTBOUND_2; /**< iATU Lower Base Address Register., offset: 0x408 */
  __IO uint32_t IATU_UPPER_BASE_ADDR_OFF_OUTBOUND_2; /**< iATU Upper Base Address Register., offset: 0x40C */
  __IO uint32_t IATU_LIMIT_ADDR_OFF_OUTBOUND_2;    /**< iATU Limit Address Register., offset: 0x410 */
  __IO uint32_t IATU_LWR_TARGET_ADDR_OFF_OUTBOUND_2; /**< iATU Lower Target Address Register., offset: 0x414 */
  __IO uint32_t IATU_UPPER_TARGET_ADDR_OFF_OUTBOUND_2; /**< iATU Upper Target Address Register., offset: 0x418 */
       uint8_t RESERVED_8[4];
  __IO uint32_t IATU_UPPR_LIMIT_ADDR_OFF_OUTBOUND_2; /**< iATU Upper Limit Address Register., offset: 0x420 */
       uint8_t RESERVED_9[220];
  __IO uint32_t IATU_REGION_CTRL_1_OFF_INBOUND_2;  /**< iATU Region Control 1 Register., offset: 0x500 */
  __IO uint32_t IATU_REGION_CTRL_2_OFF_INBOUND_2;  /**< iATU Region Control 2 Register., offset: 0x504 */
  __IO uint32_t IATU_LWR_BASE_ADDR_OFF_INBOUND_2;  /**< iATU Lower Base Address Register., offset: 0x508 */
  __IO uint32_t IATU_UPPER_BASE_ADDR_OFF_INBOUND_2; /**< iATU Upper Base Address Register., offset: 0x50C */
  __IO uint32_t IATU_LIMIT_ADDR_OFF_INBOUND_2;     /**< iATU Limit Address Register., offset: 0x510 */
  __IO uint32_t IATU_LWR_TARGET_ADDR_OFF_INBOUND_2; /**< iATU Lower Target Address Register., offset: 0x514 */
  __IO uint32_t IATU_UPPER_TARGET_ADDR_OFF_INBOUND_2; /**< iATU Upper Target Address Register., offset: 0x518 */
       uint8_t RESERVED_10[4];
  __IO uint32_t IATU_UPPR_LIMIT_ADDR_OFF_INBOUND_2; /**< iATU Upper Limit Address Register., offset: 0x520 */
       uint8_t RESERVED_11[220];
  __IO uint32_t IATU_REGION_CTRL_1_OFF_OUTBOUND_3; /**< iATU Region Control 1 Register., offset: 0x600 */
  __IO uint32_t IATU_REGION_CTRL_2_OFF_OUTBOUND_3; /**< iATU Region Control 2 Register., offset: 0x604 */
  __IO uint32_t IATU_LWR_BASE_ADDR_OFF_OUTBOUND_3; /**< iATU Lower Base Address Register., offset: 0x608 */
  __IO uint32_t IATU_UPPER_BASE_ADDR_OFF_OUTBOUND_3; /**< iATU Upper Base Address Register., offset: 0x60C */
  __IO uint32_t IATU_LIMIT_ADDR_OFF_OUTBOUND_3;    /**< iATU Limit Address Register., offset: 0x610 */
  __IO uint32_t IATU_LWR_TARGET_ADDR_OFF_OUTBOUND_3; /**< iATU Lower Target Address Register., offset: 0x614 */
  __IO uint32_t IATU_UPPER_TARGET_ADDR_OFF_OUTBOUND_3; /**< iATU Upper Target Address Register., offset: 0x618 */
       uint8_t RESERVED_12[4];
  __IO uint32_t IATU_UPPR_LIMIT_ADDR_OFF_OUTBOUND_3; /**< iATU Upper Limit Address Register., offset: 0x620 */
       uint8_t RESERVED_13[220];
  __IO uint32_t IATU_REGION_CTRL_1_OFF_INBOUND_3;  /**< iATU Region Control 1 Register., offset: 0x700 */
  __IO uint32_t IATU_REGION_CTRL_2_OFF_INBOUND_3;  /**< iATU Region Control 2 Register., offset: 0x704 */
  __IO uint32_t IATU_LWR_BASE_ADDR_OFF_INBOUND_3;  /**< iATU Lower Base Address Register., offset: 0x708 */
  __IO uint32_t IATU_UPPER_BASE_ADDR_OFF_INBOUND_3; /**< iATU Upper Base Address Register., offset: 0x70C */
  __IO uint32_t IATU_LIMIT_ADDR_OFF_INBOUND_3;     /**< iATU Limit Address Register., offset: 0x710 */
  __IO uint32_t IATU_LWR_TARGET_ADDR_OFF_INBOUND_3; /**< iATU Lower Target Address Register., offset: 0x714 */
  __IO uint32_t IATU_UPPER_TARGET_ADDR_OFF_INBOUND_3; /**< iATU Upper Target Address Register., offset: 0x718 */
       uint8_t RESERVED_14[4];
  __IO uint32_t IATU_UPPR_LIMIT_ADDR_OFF_INBOUND_3; /**< iATU Upper Limit Address Register., offset: 0x720 */
       uint8_t RESERVED_15[220];
  __IO uint32_t IATU_REGION_CTRL_1_OFF_OUTBOUND_4; /**< iATU Region Control 1 Register., offset: 0x800 */
  __IO uint32_t IATU_REGION_CTRL_2_OFF_OUTBOUND_4; /**< iATU Region Control 2 Register., offset: 0x804 */
  __IO uint32_t IATU_LWR_BASE_ADDR_OFF_OUTBOUND_4; /**< iATU Lower Base Address Register., offset: 0x808 */
  __IO uint32_t IATU_UPPER_BASE_ADDR_OFF_OUTBOUND_4; /**< iATU Upper Base Address Register., offset: 0x80C */
  __IO uint32_t IATU_LIMIT_ADDR_OFF_OUTBOUND_4;    /**< iATU Limit Address Register., offset: 0x810 */
  __IO uint32_t IATU_LWR_TARGET_ADDR_OFF_OUTBOUND_4; /**< iATU Lower Target Address Register., offset: 0x814 */
  __IO uint32_t IATU_UPPER_TARGET_ADDR_OFF_OUTBOUND_4; /**< iATU Upper Target Address Register., offset: 0x818 */
       uint8_t RESERVED_16[4];
  __IO uint32_t IATU_UPPR_LIMIT_ADDR_OFF_OUTBOUND_4; /**< iATU Upper Limit Address Register., offset: 0x820 */
       uint8_t RESERVED_17[220];
  __IO uint32_t IATU_REGION_CTRL_1_OFF_INBOUND_4;  /**< iATU Region Control 1 Register., offset: 0x900 */
  __IO uint32_t IATU_REGION_CTRL_2_OFF_INBOUND_4;  /**< iATU Region Control 2 Register., offset: 0x904 */
  __IO uint32_t IATU_LWR_BASE_ADDR_OFF_INBOUND_4;  /**< iATU Lower Base Address Register., offset: 0x908 */
  __IO uint32_t IATU_UPPER_BASE_ADDR_OFF_INBOUND_4; /**< iATU Upper Base Address Register., offset: 0x90C */
  __IO uint32_t IATU_LIMIT_ADDR_OFF_INBOUND_4;     /**< iATU Limit Address Register., offset: 0x910 */
  __IO uint32_t IATU_LWR_TARGET_ADDR_OFF_INBOUND_4; /**< iATU Lower Target Address Register., offset: 0x914 */
  __IO uint32_t IATU_UPPER_TARGET_ADDR_OFF_INBOUND_4; /**< iATU Upper Target Address Register., offset: 0x918 */
       uint8_t RESERVED_18[4];
  __IO uint32_t IATU_UPPR_LIMIT_ADDR_OFF_INBOUND_4; /**< iATU Upper Limit Address Register., offset: 0x920 */
       uint8_t RESERVED_19[220];
  __IO uint32_t IATU_REGION_CTRL_1_OFF_OUTBOUND_5; /**< iATU Region Control 1 Register., offset: 0xA00 */
  __IO uint32_t IATU_REGION_CTRL_2_OFF_OUTBOUND_5; /**< iATU Region Control 2 Register., offset: 0xA04 */
  __IO uint32_t IATU_LWR_BASE_ADDR_OFF_OUTBOUND_5; /**< iATU Lower Base Address Register., offset: 0xA08 */
  __IO uint32_t IATU_UPPER_BASE_ADDR_OFF_OUTBOUND_5; /**< iATU Upper Base Address Register., offset: 0xA0C */
  __IO uint32_t IATU_LIMIT_ADDR_OFF_OUTBOUND_5;    /**< iATU Limit Address Register., offset: 0xA10 */
  __IO uint32_t IATU_LWR_TARGET_ADDR_OFF_OUTBOUND_5; /**< iATU Lower Target Address Register., offset: 0xA14 */
  __IO uint32_t IATU_UPPER_TARGET_ADDR_OFF_OUTBOUND_5; /**< iATU Upper Target Address Register., offset: 0xA18 */
       uint8_t RESERVED_20[4];
  __IO uint32_t IATU_UPPR_LIMIT_ADDR_OFF_OUTBOUND_5; /**< iATU Upper Limit Address Register., offset: 0xA20 */
       uint8_t RESERVED_21[220];
  __IO uint32_t IATU_REGION_CTRL_1_OFF_INBOUND_5;  /**< iATU Region Control 1 Register., offset: 0xB00 */
  __IO uint32_t IATU_REGION_CTRL_2_OFF_INBOUND_5;  /**< iATU Region Control 2 Register., offset: 0xB04 */
  __IO uint32_t IATU_LWR_BASE_ADDR_OFF_INBOUND_5;  /**< iATU Lower Base Address Register., offset: 0xB08 */
  __IO uint32_t IATU_UPPER_BASE_ADDR_OFF_INBOUND_5; /**< iATU Upper Base Address Register., offset: 0xB0C */
  __IO uint32_t IATU_LIMIT_ADDR_OFF_INBOUND_5;     /**< iATU Limit Address Register., offset: 0xB10 */
  __IO uint32_t IATU_LWR_TARGET_ADDR_OFF_INBOUND_5; /**< iATU Lower Target Address Register., offset: 0xB14 */
  __IO uint32_t IATU_UPPER_TARGET_ADDR_OFF_INBOUND_5; /**< iATU Upper Target Address Register., offset: 0xB18 */
       uint8_t RESERVED_22[4];
  __IO uint32_t IATU_UPPR_LIMIT_ADDR_OFF_INBOUND_5; /**< iATU Upper Limit Address Register., offset: 0xB20 */
       uint8_t RESERVED_23[220];
  __IO uint32_t IATU_REGION_CTRL_1_OFF_OUTBOUND_6; /**< iATU Region Control 1 Register., offset: 0xC00 */
  __IO uint32_t IATU_REGION_CTRL_2_OFF_OUTBOUND_6; /**< iATU Region Control 2 Register., offset: 0xC04 */
  __IO uint32_t IATU_LWR_BASE_ADDR_OFF_OUTBOUND_6; /**< iATU Lower Base Address Register., offset: 0xC08 */
  __IO uint32_t IATU_UPPER_BASE_ADDR_OFF_OUTBOUND_6; /**< iATU Upper Base Address Register., offset: 0xC0C */
  __IO uint32_t IATU_LIMIT_ADDR_OFF_OUTBOUND_6;    /**< iATU Limit Address Register., offset: 0xC10 */
  __IO uint32_t IATU_LWR_TARGET_ADDR_OFF_OUTBOUND_6; /**< iATU Lower Target Address Register., offset: 0xC14 */
  __IO uint32_t IATU_UPPER_TARGET_ADDR_OFF_OUTBOUND_6; /**< iATU Upper Target Address Register., offset: 0xC18 */
       uint8_t RESERVED_24[4];
  __IO uint32_t IATU_UPPR_LIMIT_ADDR_OFF_OUTBOUND_6; /**< iATU Upper Limit Address Register., offset: 0xC20 */
       uint8_t RESERVED_25[220];
  __IO uint32_t IATU_REGION_CTRL_1_OFF_INBOUND_6;  /**< iATU Region Control 1 Register., offset: 0xD00 */
  __IO uint32_t IATU_REGION_CTRL_2_OFF_INBOUND_6;  /**< iATU Region Control 2 Register., offset: 0xD04 */
  __IO uint32_t IATU_LWR_BASE_ADDR_OFF_INBOUND_6;  /**< iATU Lower Base Address Register., offset: 0xD08 */
  __IO uint32_t IATU_UPPER_BASE_ADDR_OFF_INBOUND_6; /**< iATU Upper Base Address Register., offset: 0xD0C */
  __IO uint32_t IATU_LIMIT_ADDR_OFF_INBOUND_6;     /**< iATU Limit Address Register., offset: 0xD10 */
  __IO uint32_t IATU_LWR_TARGET_ADDR_OFF_INBOUND_6; /**< iATU Lower Target Address Register., offset: 0xD14 */
  __IO uint32_t IATU_UPPER_TARGET_ADDR_OFF_INBOUND_6; /**< iATU Upper Target Address Register., offset: 0xD18 */
       uint8_t RESERVED_26[4];
  __IO uint32_t IATU_UPPR_LIMIT_ADDR_OFF_INBOUND_6; /**< iATU Upper Limit Address Register., offset: 0xD20 */
       uint8_t RESERVED_27[220];
  __IO uint32_t IATU_REGION_CTRL_1_OFF_OUTBOUND_7; /**< iATU Region Control 1 Register., offset: 0xE00 */
  __IO uint32_t IATU_REGION_CTRL_2_OFF_OUTBOUND_7; /**< iATU Region Control 2 Register., offset: 0xE04 */
  __IO uint32_t IATU_LWR_BASE_ADDR_OFF_OUTBOUND_7; /**< iATU Lower Base Address Register., offset: 0xE08 */
  __IO uint32_t IATU_UPPER_BASE_ADDR_OFF_OUTBOUND_7; /**< iATU Upper Base Address Register., offset: 0xE0C */
  __IO uint32_t IATU_LIMIT_ADDR_OFF_OUTBOUND_7;    /**< iATU Limit Address Register., offset: 0xE10 */
  __IO uint32_t IATU_LWR_TARGET_ADDR_OFF_OUTBOUND_7; /**< iATU Lower Target Address Register., offset: 0xE14 */
  __IO uint32_t IATU_UPPER_TARGET_ADDR_OFF_OUTBOUND_7; /**< iATU Upper Target Address Register., offset: 0xE18 */
       uint8_t RESERVED_28[4];
  __IO uint32_t IATU_UPPR_LIMIT_ADDR_OFF_OUTBOUND_7; /**< iATU Upper Limit Address Register., offset: 0xE20 */
       uint8_t RESERVED_29[220];
  __IO uint32_t IATU_REGION_CTRL_1_OFF_INBOUND_7;  /**< iATU Region Control 1 Register., offset: 0xF00 */
  __IO uint32_t IATU_REGION_CTRL_2_OFF_INBOUND_7;  /**< iATU Region Control 2 Register., offset: 0xF04 */
  __IO uint32_t IATU_LWR_BASE_ADDR_OFF_INBOUND_7;  /**< iATU Lower Base Address Register., offset: 0xF08 */
  __IO uint32_t IATU_UPPER_BASE_ADDR_OFF_INBOUND_7; /**< iATU Upper Base Address Register., offset: 0xF0C */
  __IO uint32_t IATU_LIMIT_ADDR_OFF_INBOUND_7;     /**< iATU Limit Address Register., offset: 0xF10 */
  __IO uint32_t IATU_LWR_TARGET_ADDR_OFF_INBOUND_7; /**< iATU Lower Target Address Register., offset: 0xF14 */
  __IO uint32_t IATU_UPPER_TARGET_ADDR_OFF_INBOUND_7; /**< iATU Upper Target Address Register., offset: 0xF18 */
       uint8_t RESERVED_30[4];
  __IO uint32_t IATU_UPPR_LIMIT_ADDR_OFF_INBOUND_7; /**< iATU Upper Limit Address Register., offset: 0xF20 */
       uint8_t RESERVED_31[61660];
  __IO uint32_t DMA_CTRL_DATA_ARB_PRIOR_OFF;       /**< DMA Arbitration Scheme for TRGT1 Interface., offset: 0x10000 */
       uint8_t RESERVED_32[4];
  __IO uint32_t DMA_CTRL_OFF;                      /**< DMA Number of Channels Register., offset: 0x10008 */
  __IO uint32_t DMA_WRITE_ENGINE_EN_OFF;           /**< DMA Write Engine Enable Register., offset: 0x1000C */
  __IO uint32_t DMA_WRITE_DOORBELL_OFF;            /**< DMA Write Doorbell Register., offset: 0x10010 */
       uint8_t RESERVED_33[4];
  __IO uint32_t DMA_WRITE_CHANNEL_ARB_WEIGHT_LOW_OFF; /**< DMA Write Engine Channel Arbitration Weight Low Register., offset: 0x10018 */
       uint8_t RESERVED_34[16];
  __IO uint32_t DMA_READ_ENGINE_EN_OFF;            /**< DMA Read Engine Enable Register., offset: 0x1002C */
  __IO uint32_t DMA_READ_DOORBELL_OFF;             /**< DMA Read Doorbell Register., offset: 0x10030 */
       uint8_t RESERVED_35[4];
  __IO uint32_t DMA_READ_CHANNEL_ARB_WEIGHT_LOW_OFF; /**< DMA Read Engine Channel Arbitration Weight Low Register., offset: 0x10038 */
       uint8_t RESERVED_36[16];
  __IO uint32_t DMA_WRITE_INT_STATUS_OFF;          /**< DMA Write Interrupt Status Register., offset: 0x1004C */
       uint8_t RESERVED_37[4];
  __IO uint32_t DMA_WRITE_INT_MASK_OFF;            /**< DMA Write Interrupt Mask Register., offset: 0x10054 */
  __O  uint32_t DMA_WRITE_INT_CLEAR_OFF;           /**< DMA Write Interrupt Clear Register., offset: 0x10058 */
  __I  uint32_t DMA_WRITE_ERR_STATUS_OFF;          /**< DMA Write Error Status Register., offset: 0x1005C */
  __IO uint32_t DMA_WRITE_DONE_IMWR_LOW_OFF;       /**< DMA Write Done IMWr Address Low Register., offset: 0x10060 */
  __IO uint32_t DMA_WRITE_DONE_IMWR_HIGH_OFF;      /**< DMA Write Done IMWr Interrupt Address High Register., offset: 0x10064 */
  __IO uint32_t DMA_WRITE_ABORT_IMWR_LOW_OFF;      /**< DMA Write Abort IMWr Address Low Register., offset: 0x10068 */
  __IO uint32_t DMA_WRITE_ABORT_IMWR_HIGH_OFF;     /**< DMA Write Abort IMWr Address High Register., offset: 0x1006C */
  __IO uint32_t DMA_WRITE_CH01_IMWR_DATA_OFF;      /**< DMA Write Channel 1 and 0 IMWr Data Register., offset: 0x10070 */
  __IO uint32_t DMA_WRITE_CH23_IMWR_DATA_OFF;      /**< DMA Write Channel 3 and 2 IMWr Data Register., offset: 0x10074 */
       uint8_t RESERVED_38[24];
  __IO uint32_t DMA_WRITE_LINKED_LIST_ERR_EN_OFF;  /**< DMA Write Linked List Error Enable Register., offset: 0x10090 */
       uint8_t RESERVED_39[12];
  __IO uint32_t DMA_READ_INT_STATUS_OFF;           /**< DMA Read Interrupt Status Register., offset: 0x100A0 */
       uint8_t RESERVED_40[4];
  __IO uint32_t DMA_READ_INT_MASK_OFF;             /**< DMA Read Interrupt Mask Register., offset: 0x100A8 */
  __O  uint32_t DMA_READ_INT_CLEAR_OFF;            /**< DMA Read Interrupt Clear Register., offset: 0x100AC */
       uint8_t RESERVED_41[4];
  __I  uint32_t DMA_READ_ERR_STATUS_LOW_OFF;       /**< DMA Read Error Status Low Register., offset: 0x100B4 */
  __I  uint32_t DMA_READ_ERR_STATUS_HIGH_OFF;      /**< DMA Read Error Status High Register., offset: 0x100B8 */
       uint8_t RESERVED_42[8];
  __IO uint32_t DMA_READ_LINKED_LIST_ERR_EN_OFF;   /**< DMA Read Linked List Error Enable Register., offset: 0x100C4 */
       uint8_t RESERVED_43[4];
  __IO uint32_t DMA_READ_DONE_IMWR_LOW_OFF;        /**< DMA Read Done IMWr Address Low Register., offset: 0x100CC */
  __IO uint32_t DMA_READ_DONE_IMWR_HIGH_OFF;       /**< DMA Read Done IMWr Address High Register., offset: 0x100D0 */
  __IO uint32_t DMA_READ_ABORT_IMWR_LOW_OFF;       /**< DMA Read Abort IMWr Address Low Register., offset: 0x100D4 */
  __IO uint32_t DMA_READ_ABORT_IMWR_HIGH_OFF;      /**< DMA Read Abort IMWr Address High Register., offset: 0x100D8 */
  __IO uint32_t DMA_READ_CH01_IMWR_DATA_OFF;       /**< DMA Read Channel 1 and 0 IMWr Data Register., offset: 0x100DC */
  __IO uint32_t DMA_READ_CH23_IMWR_DATA_OFF;       /**< DMA Read Channel 3 and 2 IMWr Data Register., offset: 0x100E0 */
       uint8_t RESERVED_44[36];
  __I  uint32_t DMA_WRITE_ENGINE_HSHAKE_CNT_LOW_OFF; /**< DMA Write Engine Handshake Counter Channel 0/1/2/3 Register., offset: 0x10108 */
       uint8_t RESERVED_45[12];
  __I  uint32_t DMA_READ_ENGINE_HSHAKE_CNT_LOW_OFF; /**< DMA Read Engine Handshake Counter Channel 0/1/2/3 Register., offset: 0x10118 */
       uint8_t RESERVED_46[12];
  __IO uint32_t DMA_WRITE_CH0_PWR_EN_OFF;          /**< DMA Write Channel 0 Power Enable Register., offset: 0x10128 */
  __IO uint32_t DMA_WRITE_CH1_PWR_EN_OFF;          /**< DMA Write Channel 1 Power Enable Register., offset: 0x1012C */
  __IO uint32_t DMA_WRITE_CH2_PWR_EN_OFF;          /**< DMA Write Channel 2 Power Enable Register., offset: 0x10130 */
  __IO uint32_t DMA_WRITE_CH3_PWR_EN_OFF;          /**< DMA Write Channel 3 Power Enable Register., offset: 0x10134 */
       uint8_t RESERVED_47[48];
  __IO uint32_t DMA_READ_CH0_PWR_EN_OFF;           /**< DMA Read Channel 0 Power Enable Register., offset: 0x10168 */
  __IO uint32_t DMA_READ_CH1_PWR_EN_OFF;           /**< DMA Read Channel 1 Power Enable Register., offset: 0x1016C */
  __IO uint32_t DMA_READ_CH2_PWR_EN_OFF;           /**< DMA Read Channel 2 Power Enable Register., offset: 0x10170 */
  __IO uint32_t DMA_READ_CH3_PWR_EN_OFF;           /**< DMA Read Channel 3 Power Enable Register., offset: 0x10174 */
       uint8_t RESERVED_48[136];
  __IO uint32_t DMA_CH_CONTROL1_OFF_WRCH_0;        /**< DMA Write Channel Control 1 Register., offset: 0x10200 */
       uint8_t RESERVED_49[4];
  __IO uint32_t DMA_TRANSFER_SIZE_OFF_WRCH_0;      /**< DMA Write Transfer Size Register., offset: 0x10208 */
  __IO uint32_t DMA_SAR_LOW_OFF_WRCH_0;            /**< DMA Write SAR Low Register., offset: 0x1020C */
  __IO uint32_t DMA_SAR_HIGH_OFF_WRCH_0;           /**< DMA Write SAR High Register., offset: 0x10210 */
  __IO uint32_t DMA_DAR_LOW_OFF_WRCH_0;            /**< DMA Write DAR Low Register., offset: 0x10214 */
  __IO uint32_t DMA_DAR_HIGH_OFF_WRCH_0;           /**< DMA Write DAR High Register., offset: 0x10218 */
  __IO uint32_t DMA_LLP_LOW_OFF_WRCH_0;            /**< DMA Write Linked List Pointer Low Register., offset: 0x1021C */
  __IO uint32_t DMA_LLP_HIGH_OFF_WRCH_0;           /**< DMA Write Linked List Pointer High Register., offset: 0x10220 */
       uint8_t RESERVED_50[220];
  __IO uint32_t DMA_CH_CONTROL1_OFF_RDCH_0;        /**< DMA Read Channel Control 1 Register., offset: 0x10300 */
       uint8_t RESERVED_51[4];
  __IO uint32_t DMA_TRANSFER_SIZE_OFF_RDCH_0;      /**< DMA Read Transfer Size Register., offset: 0x10308 */
  __IO uint32_t DMA_SAR_LOW_OFF_RDCH_0;            /**< DMA Read SAR Low Register., offset: 0x1030C */
  __IO uint32_t DMA_SAR_HIGH_OFF_RDCH_0;           /**< DMA Read SAR High Register., offset: 0x10310 */
  __IO uint32_t DMA_DAR_LOW_OFF_RDCH_0;            /**< DMA Read DAR Low Register., offset: 0x10314 */
  __IO uint32_t DMA_DAR_HIGH_OFF_RDCH_0;           /**< DMA Read DAR High Register., offset: 0x10318 */
  __IO uint32_t DMA_LLP_LOW_OFF_RDCH_0;            /**< DMA Read Linked List Pointer Low Register., offset: 0x1031C */
  __IO uint32_t DMA_LLP_HIGH_OFF_RDCH_0;           /**< DMA Read Linked List Pointer High Register., offset: 0x10320 */
       uint8_t RESERVED_52[220];
  __IO uint32_t DMA_CH_CONTROL1_OFF_WRCH_1;        /**< DMA Write Channel Control 1 Register., offset: 0x10400 */
       uint8_t RESERVED_53[4];
  __IO uint32_t DMA_TRANSFER_SIZE_OFF_WRCH_1;      /**< DMA Write Transfer Size Register., offset: 0x10408 */
  __IO uint32_t DMA_SAR_LOW_OFF_WRCH_1;            /**< DMA Write SAR Low Register., offset: 0x1040C */
  __IO uint32_t DMA_SAR_HIGH_OFF_WRCH_1;           /**< DMA Write SAR High Register., offset: 0x10410 */
  __IO uint32_t DMA_DAR_LOW_OFF_WRCH_1;            /**< DMA Write DAR Low Register., offset: 0x10414 */
  __IO uint32_t DMA_DAR_HIGH_OFF_WRCH_1;           /**< DMA Write DAR High Register., offset: 0x10418 */
  __IO uint32_t DMA_LLP_LOW_OFF_WRCH_1;            /**< DMA Write Linked List Pointer Low Register., offset: 0x1041C */
  __IO uint32_t DMA_LLP_HIGH_OFF_WRCH_1;           /**< DMA Write Linked List Pointer High Register., offset: 0x10420 */
       uint8_t RESERVED_54[220];
  __IO uint32_t DMA_CH_CONTROL1_OFF_RDCH_1;        /**< DMA Read Channel Control 1 Register., offset: 0x10500 */
       uint8_t RESERVED_55[4];
  __IO uint32_t DMA_TRANSFER_SIZE_OFF_RDCH_1;      /**< DMA Read Transfer Size Register., offset: 0x10508 */
  __IO uint32_t DMA_SAR_LOW_OFF_RDCH_1;            /**< DMA Read SAR Low Register., offset: 0x1050C */
  __IO uint32_t DMA_SAR_HIGH_OFF_RDCH_1;           /**< DMA Read SAR High Register., offset: 0x10510 */
  __IO uint32_t DMA_DAR_LOW_OFF_RDCH_1;            /**< DMA Read DAR Low Register., offset: 0x10514 */
  __IO uint32_t DMA_DAR_HIGH_OFF_RDCH_1;           /**< DMA Read DAR High Register., offset: 0x10518 */
  __IO uint32_t DMA_LLP_LOW_OFF_RDCH_1;            /**< DMA Read Linked List Pointer Low Register., offset: 0x1051C */
  __IO uint32_t DMA_LLP_HIGH_OFF_RDCH_1;           /**< DMA Read Linked List Pointer High Register., offset: 0x10520 */
       uint8_t RESERVED_56[220];
  __IO uint32_t DMA_CH_CONTROL1_OFF_WRCH_2;        /**< DMA Write Channel Control 1 Register., offset: 0x10600 */
       uint8_t RESERVED_57[4];
  __IO uint32_t DMA_TRANSFER_SIZE_OFF_WRCH_2;      /**< DMA Write Transfer Size Register., offset: 0x10608 */
  __IO uint32_t DMA_SAR_LOW_OFF_WRCH_2;            /**< DMA Write SAR Low Register., offset: 0x1060C */
  __IO uint32_t DMA_SAR_HIGH_OFF_WRCH_2;           /**< DMA Write SAR High Register., offset: 0x10610 */
  __IO uint32_t DMA_DAR_LOW_OFF_WRCH_2;            /**< DMA Write DAR Low Register., offset: 0x10614 */
  __IO uint32_t DMA_DAR_HIGH_OFF_WRCH_2;           /**< DMA Write DAR High Register., offset: 0x10618 */
  __IO uint32_t DMA_LLP_LOW_OFF_WRCH_2;            /**< DMA Write Linked List Pointer Low Register., offset: 0x1061C */
  __IO uint32_t DMA_LLP_HIGH_OFF_WRCH_2;           /**< DMA Write Linked List Pointer High Register., offset: 0x10620 */
       uint8_t RESERVED_58[220];
  __IO uint32_t DMA_CH_CONTROL1_OFF_RDCH_2;        /**< DMA Read Channel Control 1 Register., offset: 0x10700 */
       uint8_t RESERVED_59[4];
  __IO uint32_t DMA_TRANSFER_SIZE_OFF_RDCH_2;      /**< DMA Read Transfer Size Register., offset: 0x10708 */
  __IO uint32_t DMA_SAR_LOW_OFF_RDCH_2;            /**< DMA Read SAR Low Register., offset: 0x1070C */
  __IO uint32_t DMA_SAR_HIGH_OFF_RDCH_2;           /**< DMA Read SAR High Register., offset: 0x10710 */
  __IO uint32_t DMA_DAR_LOW_OFF_RDCH_2;            /**< DMA Read DAR Low Register., offset: 0x10714 */
  __IO uint32_t DMA_DAR_HIGH_OFF_RDCH_2;           /**< DMA Read DAR High Register., offset: 0x10718 */
  __IO uint32_t DMA_LLP_LOW_OFF_RDCH_2;            /**< DMA Read Linked List Pointer Low Register., offset: 0x1071C */
  __IO uint32_t DMA_LLP_HIGH_OFF_RDCH_2;           /**< DMA Read Linked List Pointer High Register., offset: 0x10720 */
       uint8_t RESERVED_60[220];
  __IO uint32_t DMA_CH_CONTROL1_OFF_WRCH_3;        /**< DMA Write Channel Control 1 Register., offset: 0x10800 */
       uint8_t RESERVED_61[4];
  __IO uint32_t DMA_TRANSFER_SIZE_OFF_WRCH_3;      /**< DMA Write Transfer Size Register., offset: 0x10808 */
  __IO uint32_t DMA_SAR_LOW_OFF_WRCH_3;            /**< DMA Write SAR Low Register., offset: 0x1080C */
  __IO uint32_t DMA_SAR_HIGH_OFF_WRCH_3;           /**< DMA Write SAR High Register., offset: 0x10810 */
  __IO uint32_t DMA_DAR_LOW_OFF_WRCH_3;            /**< DMA Write DAR Low Register., offset: 0x10814 */
  __IO uint32_t DMA_DAR_HIGH_OFF_WRCH_3;           /**< DMA Write DAR High Register., offset: 0x10818 */
  __IO uint32_t DMA_LLP_LOW_OFF_WRCH_3;            /**< DMA Write Linked List Pointer Low Register., offset: 0x1081C */
  __IO uint32_t DMA_LLP_HIGH_OFF_WRCH_3;           /**< DMA Write Linked List Pointer High Register., offset: 0x10820 */
       uint8_t RESERVED_62[220];
  __IO uint32_t DMA_CH_CONTROL1_OFF_RDCH_3;        /**< DMA Read Channel Control 1 Register., offset: 0x10900 */
       uint8_t RESERVED_63[4];
  __IO uint32_t DMA_TRANSFER_SIZE_OFF_RDCH_3;      /**< DMA Read Transfer Size Register., offset: 0x10908 */
  __IO uint32_t DMA_SAR_LOW_OFF_RDCH_3;            /**< DMA Read SAR Low Register., offset: 0x1090C */
  __IO uint32_t DMA_SAR_HIGH_OFF_RDCH_3;           /**< DMA Read SAR High Register., offset: 0x10910 */
  __IO uint32_t DMA_DAR_LOW_OFF_RDCH_3;            /**< DMA Read DAR Low Register., offset: 0x10914 */
  __IO uint32_t DMA_DAR_HIGH_OFF_RDCH_3;           /**< DMA Read DAR High Register., offset: 0x10918 */
  __IO uint32_t DMA_LLP_LOW_OFF_RDCH_3;            /**< DMA Read Linked List Pointer Low Register., offset: 0x1091C */
  __IO uint32_t DMA_LLP_HIGH_OFF_RDCH_3;           /**< DMA Read Linked List Pointer High Register., offset: 0x10920 */
} PCIE_DMA_IATU_Type;

/* ----------------------------------------------------------------------------
   -- PCIE_DMA_IATU Register Masks
   ---------------------------------------------------------------------------- */

/*!
 * @addtogroup PCIE_DMA_IATU_Register_Masks PCIE_DMA_IATU Register Masks
 * @{
 */

/*! @name IATU_REGION_CTRL_1_OFF_OUTBOUND_0 - iATU Region Control 1 Register. */
/*! @{ */

#define PCIE_DMA_IATU_IATU_REGION_CTRL_1_OFF_OUTBOUND_0_TYPE_MASK (0x1FU)
#define PCIE_DMA_IATU_IATU_REGION_CTRL_1_OFF_OUTBOUND_0_TYPE_SHIFT (0U)
/*! TYPE - When the address of an outbound TLP is matched to this region, then the TYPE field of the
 *    TLP is changed to the value in this register.
 */
#define PCIE_DMA_IATU_IATU_REGION_CTRL_1_OFF_OUTBOUND_0_TYPE(x) (((uint32_t)(((uint32_t)(x)) << PCIE_DMA_IATU_IATU_REGION_CTRL_1_OFF_OUTBOUND_0_TYPE_SHIFT)) & PCIE_DMA_IATU_IATU_REGION_CTRL_1_OFF_OUTBOUND_0_TYPE_MASK)

#define PCIE_DMA_IATU_IATU_REGION_CTRL_1_OFF_OUTBOUND_0_TC_MASK (0xE0U)
#define PCIE_DMA_IATU_IATU_REGION_CTRL_1_OFF_OUTBOUND_0_TC_SHIFT (5U)
/*! TC - When the address of an outbound TLP is matched to this region, then the TC field of the TLP
 *    is changed to the value in this register.
 */
#define PCIE_DMA_IATU_IATU_REGION_CTRL_1_OFF_OUTBOUND_0_TC(x) (((uint32_t)(((uint32_t)(x)) << PCIE_DMA_IATU_IATU_REGION_CTRL_1_OFF_OUTBOUND_0_TC_SHIFT)) & PCIE_DMA_IATU_IATU_REGION_CTRL_1_OFF_OUTBOUND_0_TC_MASK)

#define PCIE_DMA_IATU_IATU_REGION_CTRL_1_OFF_OUTBOUND_0_TD_MASK (0x100U)
#define PCIE_DMA_IATU_IATU_REGION_CTRL_1_OFF_OUTBOUND_0_TD_SHIFT (8U)
/*! TD - This is a reserved field. */
#define PCIE_DMA_IATU_IATU_REGION_CTRL_1_OFF_OUTBOUND_0_TD(x) (((uint32_t)(((uint32_t)(x)) << PCIE_DMA_IATU_IATU_REGION_CTRL_1_OFF_OUTBOUND_0_TD_SHIFT)) & PCIE_DMA_IATU_IATU_REGION_CTRL_1_OFF_OUTBOUND_0_TD_MASK)

#define PCIE_DMA_IATU_IATU_REGION_CTRL_1_OFF_OUTBOUND_0_ATTR_MASK (0x600U)
#define PCIE_DMA_IATU_IATU_REGION_CTRL_1_OFF_OUTBOUND_0_ATTR_SHIFT (9U)
/*! ATTR - When the address of an outbound TLP is matched to this region, then the ATTR field of the
 *    TLP is changed to the value in this register.
 */
#define PCIE_DMA_IATU_IATU_REGION_CTRL_1_OFF_OUTBOUND_0_ATTR(x) (((uint32_t)(((uint32_t)(x)) << PCIE_DMA_IATU_IATU_REGION_CTRL_1_OFF_OUTBOUND_0_ATTR_SHIFT)) & PCIE_DMA_IATU_IATU_REGION_CTRL_1_OFF_OUTBOUND_0_ATTR_MASK)

#define PCIE_DMA_IATU_IATU_REGION_CTRL_1_OFF_OUTBOUND_0_INCREASE_REGION_SIZE_MASK (0x2000U)
#define PCIE_DMA_IATU_IATU_REGION_CTRL_1_OFF_OUTBOUND_0_INCREASE_REGION_SIZE_SHIFT (13U)
/*! INCREASE_REGION_SIZE - Increase the maximum ATU Region size.
 *  0b0..Maximum ATU Region size is 4 GB (default)
 *  0b1..Maximum ATU Region size is 1TB
 */
#define PCIE_DMA_IATU_IATU_REGION_CTRL_1_OFF_OUTBOUND_0_INCREASE_REGION_SIZE(x) (((uint32_t)(((uint32_t)(x)) << PCIE_DMA_IATU_IATU_REGION_CTRL_1_OFF_OUTBOUND_0_INCREASE_REGION_SIZE_SHIFT)) & PCIE_DMA_IATU_IATU_REGION_CTRL_1_OFF_OUTBOUND_0_INCREASE_REGION_SIZE_MASK)

#define PCIE_DMA_IATU_IATU_REGION_CTRL_1_OFF_OUTBOUND_0_CTRL_1_FUNC_NUM_MASK (0x700000U)
#define PCIE_DMA_IATU_IATU_REGION_CTRL_1_OFF_OUTBOUND_0_CTRL_1_FUNC_NUM_SHIFT (20U)
/*! CTRL_1_FUNC_NUM - Function Number. */
#define PCIE_DMA_IATU_IATU_REGION_CTRL_1_OFF_OUTBOUND_0_CTRL_1_FUNC_NUM(x) (((uint32_t)(((uint32_t)(x)) << PCIE_DMA_IATU_IATU_REGION_CTRL_1_OFF_OUTBOUND_0_CTRL_1_FUNC_NUM_SHIFT)) & PCIE_DMA_IATU_IATU_REGION_CTRL_1_OFF_OUTBOUND_0_CTRL_1_FUNC_NUM_MASK)
/*! @} */

/*! @name IATU_REGION_CTRL_2_OFF_OUTBOUND_0 - iATU Region Control 2 Register. */
/*! @{ */

#define PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_OUTBOUND_0_MSG_CODE_MASK (0xFFU)
#define PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_OUTBOUND_0_MSG_CODE_SHIFT (0U)
/*! MSG_CODE - MSG TLPs (Message Code). */
#define PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_OUTBOUND_0_MSG_CODE(x) (((uint32_t)(((uint32_t)(x)) << PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_OUTBOUND_0_MSG_CODE_SHIFT)) & PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_OUTBOUND_0_MSG_CODE_MASK)

#define PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_OUTBOUND_0_TAG_MASK (0xFF00U)
#define PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_OUTBOUND_0_TAG_SHIFT (8U)
/*! TAG - TAG. */
#define PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_OUTBOUND_0_TAG(x) (((uint32_t)(((uint32_t)(x)) << PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_OUTBOUND_0_TAG_SHIFT)) & PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_OUTBOUND_0_TAG_MASK)

#define PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_OUTBOUND_0_TAG_SUBSTITUTE_EN_MASK (0x10000U)
#define PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_OUTBOUND_0_TAG_SUBSTITUTE_EN_SHIFT (16U)
/*! TAG_SUBSTITUTE_EN - TAG Substitute Enable.
 *  0b0..Disable
 *  0b1..Enable
 */
#define PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_OUTBOUND_0_TAG_SUBSTITUTE_EN(x) (((uint32_t)(((uint32_t)(x)) << PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_OUTBOUND_0_TAG_SUBSTITUTE_EN_SHIFT)) & PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_OUTBOUND_0_TAG_SUBSTITUTE_EN_MASK)

#define PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_OUTBOUND_0_FUNC_BYPASS_MASK (0x80000U)
#define PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_OUTBOUND_0_FUNC_BYPASS_SHIFT (19U)
/*! FUNC_BYPASS - Function Number Translation Bypass.
 *  0b0..Disable
 *  0b1..Enable
 */
#define PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_OUTBOUND_0_FUNC_BYPASS(x) (((uint32_t)(((uint32_t)(x)) << PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_OUTBOUND_0_FUNC_BYPASS_SHIFT)) & PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_OUTBOUND_0_FUNC_BYPASS_MASK)

#define PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_OUTBOUND_0_SNP_MASK (0x100000U)
#define PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_OUTBOUND_0_SNP_SHIFT (20U)
/*! SNP - Serialize Non-Posted Requests.
 *  0b0..Disable
 *  0b1..Enable
 */
#define PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_OUTBOUND_0_SNP(x) (((uint32_t)(((uint32_t)(x)) << PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_OUTBOUND_0_SNP_SHIFT)) & PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_OUTBOUND_0_SNP_MASK)

#define PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_OUTBOUND_0_TLP_HEADER_FIELDS_BYPASS_MASK (0x200000U)
#define PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_OUTBOUND_0_TLP_HEADER_FIELDS_BYPASS_SHIFT (21U)
/*! TLP_HEADER_FIELDS_BYPASS - TLP Header Fields Translation Bypass. */
#define PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_OUTBOUND_0_TLP_HEADER_FIELDS_BYPASS(x) (((uint32_t)(((uint32_t)(x)) << PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_OUTBOUND_0_TLP_HEADER_FIELDS_BYPASS_SHIFT)) & PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_OUTBOUND_0_TLP_HEADER_FIELDS_BYPASS_MASK)

#define PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_OUTBOUND_0_INHIBIT_PAYLOAD_MASK (0x400000U)
#define PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_OUTBOUND_0_INHIBIT_PAYLOAD_SHIFT (22U)
/*! INHIBIT_PAYLOAD - Inhibit TLP Payload Data for TLP's in Matched Region; assign iATU region to be TLP without data.
 *  0b0..Fmt[1] =0/1 so that TLPs with or without data can be sent.
 *  0b1..Fmt[1] =0 so that only TLP type without data is sent. For example, a Msg instead of MsgD will be sent.
 */
#define PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_OUTBOUND_0_INHIBIT_PAYLOAD(x) (((uint32_t)(((uint32_t)(x)) << PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_OUTBOUND_0_INHIBIT_PAYLOAD_SHIFT)) & PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_OUTBOUND_0_INHIBIT_PAYLOAD_MASK)

#define PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_OUTBOUND_0_HEADER_SUBSTITUTE_EN_MASK (0x800000U)
#define PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_OUTBOUND_0_HEADER_SUBSTITUTE_EN_SHIFT (23U)
/*! HEADER_SUBSTITUTE_EN - Header Substitute Enable.
 *  0b0..LWR_TARGET_RW in the iATU_LWR_TARGET_ADDR_OFF_OUTBOUND_i register forms the new address of the translated region.
 *  0b1..LWR_TARGET_RW in the iATU_LWR_TARGET_ADDR_OFF_OUTBOUND_i register is used to fill bytes 8-to-11 (for 3
 *       DWORD header) or bytes 12-to-15 (for 4 DWORD header) of the translated TLP header.
 */
#define PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_OUTBOUND_0_HEADER_SUBSTITUTE_EN(x) (((uint32_t)(((uint32_t)(x)) << PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_OUTBOUND_0_HEADER_SUBSTITUTE_EN_SHIFT)) & PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_OUTBOUND_0_HEADER_SUBSTITUTE_EN_MASK)

#define PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_OUTBOUND_0_DMA_BYPASS_MASK (0x8000000U)
#define PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_OUTBOUND_0_DMA_BYPASS_SHIFT (27U)
/*! DMA_BYPASS - DMA Bypass Mode.
 *  0b0..Disable
 *  0b1..Enable
 */
#define PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_OUTBOUND_0_DMA_BYPASS(x) (((uint32_t)(((uint32_t)(x)) << PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_OUTBOUND_0_DMA_BYPASS_SHIFT)) & PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_OUTBOUND_0_DMA_BYPASS_MASK)

#define PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_OUTBOUND_0_CFG_SHIFT_MODE_MASK (0x10000000U)
#define PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_OUTBOUND_0_CFG_SHIFT_MODE_SHIFT (28U)
/*! CFG_SHIFT_MODE - CFG Shift Mode. */
#define PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_OUTBOUND_0_CFG_SHIFT_MODE(x) (((uint32_t)(((uint32_t)(x)) << PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_OUTBOUND_0_CFG_SHIFT_MODE_SHIFT)) & PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_OUTBOUND_0_CFG_SHIFT_MODE_MASK)

#define PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_OUTBOUND_0_INVERT_MODE_MASK (0x20000000U)
#define PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_OUTBOUND_0_INVERT_MODE_SHIFT (29U)
/*! INVERT_MODE - Invert Mode.
 *  0b0..Disable
 *  0b1..Enable
 */
#define PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_OUTBOUND_0_INVERT_MODE(x) (((uint32_t)(((uint32_t)(x)) << PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_OUTBOUND_0_INVERT_MODE_SHIFT)) & PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_OUTBOUND_0_INVERT_MODE_MASK)

#define PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_OUTBOUND_0_REGION_EN_MASK (0x80000000U)
#define PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_OUTBOUND_0_REGION_EN_SHIFT (31U)
/*! REGION_EN - Region Enable. */
#define PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_OUTBOUND_0_REGION_EN(x) (((uint32_t)(((uint32_t)(x)) << PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_OUTBOUND_0_REGION_EN_SHIFT)) & PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_OUTBOUND_0_REGION_EN_MASK)
/*! @} */

/*! @name IATU_LWR_BASE_ADDR_OFF_OUTBOUND_0 - iATU Lower Base Address Register. */
/*! @{ */

#define PCIE_DMA_IATU_IATU_LWR_BASE_ADDR_OFF_OUTBOUND_0_LWR_BASE_HW_MASK (0xFFFU)
#define PCIE_DMA_IATU_IATU_LWR_BASE_ADDR_OFF_OUTBOUND_0_LWR_BASE_HW_SHIFT (0U)
/*! LWR_BASE_HW - Forms bits [n-1:0] of the start address of the address region to be translated. */
#define PCIE_DMA_IATU_IATU_LWR_BASE_ADDR_OFF_OUTBOUND_0_LWR_BASE_HW(x) (((uint32_t)(((uint32_t)(x)) << PCIE_DMA_IATU_IATU_LWR_BASE_ADDR_OFF_OUTBOUND_0_LWR_BASE_HW_SHIFT)) & PCIE_DMA_IATU_IATU_LWR_BASE_ADDR_OFF_OUTBOUND_0_LWR_BASE_HW_MASK)

#define PCIE_DMA_IATU_IATU_LWR_BASE_ADDR_OFF_OUTBOUND_0_LWR_BASE_RW_MASK (0xFFFFF000U)
#define PCIE_DMA_IATU_IATU_LWR_BASE_ADDR_OFF_OUTBOUND_0_LWR_BASE_RW_SHIFT (12U)
/*! LWR_BASE_RW - Forms bits [31:n] of the start address of the address region to be translated. */
#define PCIE_DMA_IATU_IATU_LWR_BASE_ADDR_OFF_OUTBOUND_0_LWR_BASE_RW(x) (((uint32_t)(((uint32_t)(x)) << PCIE_DMA_IATU_IATU_LWR_BASE_ADDR_OFF_OUTBOUND_0_LWR_BASE_RW_SHIFT)) & PCIE_DMA_IATU_IATU_LWR_BASE_ADDR_OFF_OUTBOUND_0_LWR_BASE_RW_MASK)
/*! @} */

/*! @name IATU_UPPER_BASE_ADDR_OFF_OUTBOUND_0 - iATU Upper Base Address Register. */
/*! @{ */

#define PCIE_DMA_IATU_IATU_UPPER_BASE_ADDR_OFF_OUTBOUND_0_UPPER_BASE_RW_MASK (0xFFFFFFFFU)
#define PCIE_DMA_IATU_IATU_UPPER_BASE_ADDR_OFF_OUTBOUND_0_UPPER_BASE_RW_SHIFT (0U)
/*! UPPER_BASE_RW - Forms bits [63:32] of the start (and end) address of the address region to be translated. */
#define PCIE_DMA_IATU_IATU_UPPER_BASE_ADDR_OFF_OUTBOUND_0_UPPER_BASE_RW(x) (((uint32_t)(((uint32_t)(x)) << PCIE_DMA_IATU_IATU_UPPER_BASE_ADDR_OFF_OUTBOUND_0_UPPER_BASE_RW_SHIFT)) & PCIE_DMA_IATU_IATU_UPPER_BASE_ADDR_OFF_OUTBOUND_0_UPPER_BASE_RW_MASK)
/*! @} */

/*! @name IATU_LIMIT_ADDR_OFF_OUTBOUND_0 - iATU Limit Address Register. */
/*! @{ */

#define PCIE_DMA_IATU_IATU_LIMIT_ADDR_OFF_OUTBOUND_0_CBUF_INCR_MASK (0xFU)
#define PCIE_DMA_IATU_IATU_LIMIT_ADDR_OFF_OUTBOUND_0_CBUF_INCR_SHIFT (0U)
/*! CBUF_INCR - Circular Buffer. */
#define PCIE_DMA_IATU_IATU_LIMIT_ADDR_OFF_OUTBOUND_0_CBUF_INCR(x) (((uint32_t)(((uint32_t)(x)) << PCIE_DMA_IATU_IATU_LIMIT_ADDR_OFF_OUTBOUND_0_CBUF_INCR_SHIFT)) & PCIE_DMA_IATU_IATU_LIMIT_ADDR_OFF_OUTBOUND_0_CBUF_INCR_MASK)

#define PCIE_DMA_IATU_IATU_LIMIT_ADDR_OFF_OUTBOUND_0_LIMIT_ADDR_HW_MASK (0xFF0U)
#define PCIE_DMA_IATU_IATU_LIMIT_ADDR_OFF_OUTBOUND_0_LIMIT_ADDR_HW_SHIFT (4U)
/*! LIMIT_ADDR_HW - Forms lower bits of the end address of the address region to be translated. */
#define PCIE_DMA_IATU_IATU_LIMIT_ADDR_OFF_OUTBOUND_0_LIMIT_ADDR_HW(x) (((uint32_t)(((uint32_t)(x)) << PCIE_DMA_IATU_IATU_LIMIT_ADDR_OFF_OUTBOUND_0_LIMIT_ADDR_HW_SHIFT)) & PCIE_DMA_IATU_IATU_LIMIT_ADDR_OFF_OUTBOUND_0_LIMIT_ADDR_HW_MASK)

#define PCIE_DMA_IATU_IATU_LIMIT_ADDR_OFF_OUTBOUND_0_LIMIT_ADDR_RW_MASK (0xFFFFF000U)
#define PCIE_DMA_IATU_IATU_LIMIT_ADDR_OFF_OUTBOUND_0_LIMIT_ADDR_RW_SHIFT (12U)
/*! LIMIT_ADDR_RW - Forms upper bits of the end address of the address region to be translated. */
#define PCIE_DMA_IATU_IATU_LIMIT_ADDR_OFF_OUTBOUND_0_LIMIT_ADDR_RW(x) (((uint32_t)(((uint32_t)(x)) << PCIE_DMA_IATU_IATU_LIMIT_ADDR_OFF_OUTBOUND_0_LIMIT_ADDR_RW_SHIFT)) & PCIE_DMA_IATU_IATU_LIMIT_ADDR_OFF_OUTBOUND_0_LIMIT_ADDR_RW_MASK)
/*! @} */

/*! @name IATU_LWR_TARGET_ADDR_OFF_OUTBOUND_0 - iATU Lower Target Address Register. */
/*! @{ */

#define PCIE_DMA_IATU_IATU_LWR_TARGET_ADDR_OFF_OUTBOUND_0_LWR_TARGET_RW_OUTBOUND_MASK (0xFFFFFFFFU)
#define PCIE_DMA_IATU_IATU_LWR_TARGET_ADDR_OFF_OUTBOUND_0_LWR_TARGET_RW_OUTBOUND_SHIFT (0U)
/*! LWR_TARGET_RW_OUTBOUND - LWR_TARGET_RW_OUTBOUND */
#define PCIE_DMA_IATU_IATU_LWR_TARGET_ADDR_OFF_OUTBOUND_0_LWR_TARGET_RW_OUTBOUND(x) (((uint32_t)(((uint32_t)(x)) << PCIE_DMA_IATU_IATU_LWR_TARGET_ADDR_OFF_OUTBOUND_0_LWR_TARGET_RW_OUTBOUND_SHIFT)) & PCIE_DMA_IATU_IATU_LWR_TARGET_ADDR_OFF_OUTBOUND_0_LWR_TARGET_RW_OUTBOUND_MASK)
/*! @} */

/*! @name IATU_UPPER_TARGET_ADDR_OFF_OUTBOUND_0 - iATU Upper Target Address Register. */
/*! @{ */

#define PCIE_DMA_IATU_IATU_UPPER_TARGET_ADDR_OFF_OUTBOUND_0_UPPER_TARGET_RW_MASK (0xFFFFFFFFU)
#define PCIE_DMA_IATU_IATU_UPPER_TARGET_ADDR_OFF_OUTBOUND_0_UPPER_TARGET_RW_SHIFT (0U)
/*! UPPER_TARGET_RW - Forms bits [63:32] of the start address (Upper Target part) of the new address of the translated region. */
#define PCIE_DMA_IATU_IATU_UPPER_TARGET_ADDR_OFF_OUTBOUND_0_UPPER_TARGET_RW(x) (((uint32_t)(((uint32_t)(x)) << PCIE_DMA_IATU_IATU_UPPER_TARGET_ADDR_OFF_OUTBOUND_0_UPPER_TARGET_RW_SHIFT)) & PCIE_DMA_IATU_IATU_UPPER_TARGET_ADDR_OFF_OUTBOUND_0_UPPER_TARGET_RW_MASK)
/*! @} */

/*! @name IATU_UPPR_LIMIT_ADDR_OFF_OUTBOUND_0 - iATU Upper Limit Address Register. */
/*! @{ */

#define PCIE_DMA_IATU_IATU_UPPR_LIMIT_ADDR_OFF_OUTBOUND_0_UPPR_LIMIT_ADDR_RW_MASK (0xFFU)
#define PCIE_DMA_IATU_IATU_UPPR_LIMIT_ADDR_OFF_OUTBOUND_0_UPPR_LIMIT_ADDR_RW_SHIFT (0U)
/*! UPPR_LIMIT_ADDR_RW - Forms the LSB's of the Upper Limit part of the region "end address" to be translated. */
#define PCIE_DMA_IATU_IATU_UPPR_LIMIT_ADDR_OFF_OUTBOUND_0_UPPR_LIMIT_ADDR_RW(x) (((uint32_t)(((uint32_t)(x)) << PCIE_DMA_IATU_IATU_UPPR_LIMIT_ADDR_OFF_OUTBOUND_0_UPPR_LIMIT_ADDR_RW_SHIFT)) & PCIE_DMA_IATU_IATU_UPPR_LIMIT_ADDR_OFF_OUTBOUND_0_UPPR_LIMIT_ADDR_RW_MASK)

#define PCIE_DMA_IATU_IATU_UPPR_LIMIT_ADDR_OFF_OUTBOUND_0_UPPR_LIMIT_ADDR_HW_MASK (0xFFFFFF00U)
#define PCIE_DMA_IATU_IATU_UPPR_LIMIT_ADDR_OFF_OUTBOUND_0_UPPR_LIMIT_ADDR_HW_SHIFT (8U)
/*! UPPR_LIMIT_ADDR_HW - Forms MSB's of the Upper Limit part of the region "end address" to be translated. */
#define PCIE_DMA_IATU_IATU_UPPR_LIMIT_ADDR_OFF_OUTBOUND_0_UPPR_LIMIT_ADDR_HW(x) (((uint32_t)(((uint32_t)(x)) << PCIE_DMA_IATU_IATU_UPPR_LIMIT_ADDR_OFF_OUTBOUND_0_UPPR_LIMIT_ADDR_HW_SHIFT)) & PCIE_DMA_IATU_IATU_UPPR_LIMIT_ADDR_OFF_OUTBOUND_0_UPPR_LIMIT_ADDR_HW_MASK)
/*! @} */

/*! @name IATU_REGION_CTRL_1_OFF_INBOUND_0 - iATU Region Control 1 Register. */
/*! @{ */

#define PCIE_DMA_IATU_IATU_REGION_CTRL_1_OFF_INBOUND_0_TYPE_MASK (0x1FU)
#define PCIE_DMA_IATU_IATU_REGION_CTRL_1_OFF_INBOUND_0_TYPE_SHIFT (0U)
/*! TYPE - TYPE */
#define PCIE_DMA_IATU_IATU_REGION_CTRL_1_OFF_INBOUND_0_TYPE(x) (((uint32_t)(((uint32_t)(x)) << PCIE_DMA_IATU_IATU_REGION_CTRL_1_OFF_INBOUND_0_TYPE_SHIFT)) & PCIE_DMA_IATU_IATU_REGION_CTRL_1_OFF_INBOUND_0_TYPE_MASK)

#define PCIE_DMA_IATU_IATU_REGION_CTRL_1_OFF_INBOUND_0_TC_MASK (0xE0U)
#define PCIE_DMA_IATU_IATU_REGION_CTRL_1_OFF_INBOUND_0_TC_SHIFT (5U)
/*! TC - TC */
#define PCIE_DMA_IATU_IATU_REGION_CTRL_1_OFF_INBOUND_0_TC(x) (((uint32_t)(((uint32_t)(x)) << PCIE_DMA_IATU_IATU_REGION_CTRL_1_OFF_INBOUND_0_TC_SHIFT)) & PCIE_DMA_IATU_IATU_REGION_CTRL_1_OFF_INBOUND_0_TC_MASK)

#define PCIE_DMA_IATU_IATU_REGION_CTRL_1_OFF_INBOUND_0_TD_MASK (0x100U)
#define PCIE_DMA_IATU_IATU_REGION_CTRL_1_OFF_INBOUND_0_TD_SHIFT (8U)
/*! TD - TD */
#define PCIE_DMA_IATU_IATU_REGION_CTRL_1_OFF_INBOUND_0_TD(x) (((uint32_t)(((uint32_t)(x)) << PCIE_DMA_IATU_IATU_REGION_CTRL_1_OFF_INBOUND_0_TD_SHIFT)) & PCIE_DMA_IATU_IATU_REGION_CTRL_1_OFF_INBOUND_0_TD_MASK)

#define PCIE_DMA_IATU_IATU_REGION_CTRL_1_OFF_INBOUND_0_ATTR_MASK (0x600U)
#define PCIE_DMA_IATU_IATU_REGION_CTRL_1_OFF_INBOUND_0_ATTR_SHIFT (9U)
/*! ATTR - ATTR */
#define PCIE_DMA_IATU_IATU_REGION_CTRL_1_OFF_INBOUND_0_ATTR(x) (((uint32_t)(((uint32_t)(x)) << PCIE_DMA_IATU_IATU_REGION_CTRL_1_OFF_INBOUND_0_ATTR_SHIFT)) & PCIE_DMA_IATU_IATU_REGION_CTRL_1_OFF_INBOUND_0_ATTR_MASK)

#define PCIE_DMA_IATU_IATU_REGION_CTRL_1_OFF_INBOUND_0_INCREASE_REGION_SIZE_MASK (0x2000U)
#define PCIE_DMA_IATU_IATU_REGION_CTRL_1_OFF_INBOUND_0_INCREASE_REGION_SIZE_SHIFT (13U)
/*! INCREASE_REGION_SIZE - Increase the maximum ATU Region size.
 *  0b0..Maximum ATU Region size is 4 GB (default)
 *  0b1..Maximum ATU Region size is 1TB
 */
#define PCIE_DMA_IATU_IATU_REGION_CTRL_1_OFF_INBOUND_0_INCREASE_REGION_SIZE(x) (((uint32_t)(((uint32_t)(x)) << PCIE_DMA_IATU_IATU_REGION_CTRL_1_OFF_INBOUND_0_INCREASE_REGION_SIZE_SHIFT)) & PCIE_DMA_IATU_IATU_REGION_CTRL_1_OFF_INBOUND_0_INCREASE_REGION_SIZE_MASK)

#define PCIE_DMA_IATU_IATU_REGION_CTRL_1_OFF_INBOUND_0_CTRL_1_FUNC_NUM_MASK (0x700000U)
#define PCIE_DMA_IATU_IATU_REGION_CTRL_1_OFF_INBOUND_0_CTRL_1_FUNC_NUM_SHIFT (20U)
/*! CTRL_1_FUNC_NUM - Function Number. */
#define PCIE_DMA_IATU_IATU_REGION_CTRL_1_OFF_INBOUND_0_CTRL_1_FUNC_NUM(x) (((uint32_t)(((uint32_t)(x)) << PCIE_DMA_IATU_IATU_REGION_CTRL_1_OFF_INBOUND_0_CTRL_1_FUNC_NUM_SHIFT)) & PCIE_DMA_IATU_IATU_REGION_CTRL_1_OFF_INBOUND_0_CTRL_1_FUNC_NUM_MASK)
/*! @} */

/*! @name IATU_REGION_CTRL_2_OFF_INBOUND_0 - iATU Region Control 2 Register. */
/*! @{ */

#define PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_INBOUND_0_MSG_CODE_MASK (0xFFU)
#define PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_INBOUND_0_MSG_CODE_SHIFT (0U)
/*! MSG_CODE - MSG TLPs: (Message Code). */
#define PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_INBOUND_0_MSG_CODE(x) (((uint32_t)(((uint32_t)(x)) << PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_INBOUND_0_MSG_CODE_SHIFT)) & PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_INBOUND_0_MSG_CODE_MASK)

#define PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_INBOUND_0_BAR_NUM_MASK (0x700U)
#define PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_INBOUND_0_BAR_NUM_SHIFT (8U)
/*! BAR_NUM - BAR Number.
 *  0b000..BAR0
 *  0b001..BAR1
 *  0b010..BAR2
 *  0b011..BAR3
 *  0b100..BAR4
 *  0b101..BAR5
 *  0b110..ROM
 *  0b111..reserved
 */
#define PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_INBOUND_0_BAR_NUM(x) (((uint32_t)(((uint32_t)(x)) << PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_INBOUND_0_BAR_NUM_SHIFT)) & PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_INBOUND_0_BAR_NUM_MASK)

#define PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_INBOUND_0_MSG_TYPE_MATCH_MODE_MASK (0x2000U)
#define PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_INBOUND_0_MSG_TYPE_MATCH_MODE_SHIFT (13U)
/*! MSG_TYPE_MATCH_MODE - Message Type Match Mode.
 *  0b0..Disable
 *  0b1..Enable
 */
#define PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_INBOUND_0_MSG_TYPE_MATCH_MODE(x) (((uint32_t)(((uint32_t)(x)) << PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_INBOUND_0_MSG_TYPE_MATCH_MODE_SHIFT)) & PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_INBOUND_0_MSG_TYPE_MATCH_MODE_MASK)

#define PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_INBOUND_0_TC_MATCH_EN_MASK (0x4000U)
#define PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_INBOUND_0_TC_MATCH_EN_SHIFT (14U)
/*! TC_MATCH_EN - TC Match Enable.
 *  0b0..TC Match Disable
 *  0b1..TC Match Enable
 */
#define PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_INBOUND_0_TC_MATCH_EN(x) (((uint32_t)(((uint32_t)(x)) << PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_INBOUND_0_TC_MATCH_EN_SHIFT)) & PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_INBOUND_0_TC_MATCH_EN_MASK)

#define PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_INBOUND_0_TD_MATCH_EN_MASK (0x8000U)
#define PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_INBOUND_0_TD_MATCH_EN_SHIFT (15U)
/*! TD_MATCH_EN - TD Match Enable.
 *  0b0..TD Match Disable
 *  0b1..TD Match Enable
 */
#define PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_INBOUND_0_TD_MATCH_EN(x) (((uint32_t)(((uint32_t)(x)) << PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_INBOUND_0_TD_MATCH_EN_SHIFT)) & PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_INBOUND_0_TD_MATCH_EN_MASK)

#define PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_INBOUND_0_ATTR_MATCH_EN_MASK (0x10000U)
#define PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_INBOUND_0_ATTR_MATCH_EN_SHIFT (16U)
/*! ATTR_MATCH_EN - ATTR Match Enable.
 *  0b0..ATTR Match Disable
 *  0b1..ATTR Match Enable
 */
#define PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_INBOUND_0_ATTR_MATCH_EN(x) (((uint32_t)(((uint32_t)(x)) << PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_INBOUND_0_ATTR_MATCH_EN_SHIFT)) & PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_INBOUND_0_ATTR_MATCH_EN_MASK)

#define PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_INBOUND_0_FUNC_NUM_MATCH_EN_MASK (0x80000U)
#define PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_INBOUND_0_FUNC_NUM_MATCH_EN_SHIFT (19U)
/*! FUNC_NUM_MATCH_EN - Function Number Match Enable.
 *  0b0..Function Number Match Disable
 *  0b1..Function Number Match Enable
 */
#define PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_INBOUND_0_FUNC_NUM_MATCH_EN(x) (((uint32_t)(((uint32_t)(x)) << PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_INBOUND_0_FUNC_NUM_MATCH_EN_SHIFT)) & PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_INBOUND_0_FUNC_NUM_MATCH_EN_MASK)

#define PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_INBOUND_0_MSG_CODE_MATCH_EN_MASK (0x200000U)
#define PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_INBOUND_0_MSG_CODE_MATCH_EN_SHIFT (21U)
/*! MSG_CODE_MATCH_EN - Message Code Match Enable (Msg TLPS).
 *  0b0..Virtual Function Number Match Disable
 *  0b1..Message Code Match Enable (for Msg TLPS) or ST Match Enable (for Mem TLPs)
 */
#define PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_INBOUND_0_MSG_CODE_MATCH_EN(x) (((uint32_t)(((uint32_t)(x)) << PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_INBOUND_0_MSG_CODE_MATCH_EN_SHIFT)) & PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_INBOUND_0_MSG_CODE_MATCH_EN_MASK)

#define PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_INBOUND_0_SINGLE_ADDR_LOC_TRANS_EN_MASK (0x800000U)
#define PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_INBOUND_0_SINGLE_ADDR_LOC_TRANS_EN_SHIFT (23U)
/*! SINGLE_ADDR_LOC_TRANS_EN - Single Address Location Translate Enable.
 *  0b0..Disable
 *  0b1..Enable
 */
#define PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_INBOUND_0_SINGLE_ADDR_LOC_TRANS_EN(x) (((uint32_t)(((uint32_t)(x)) << PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_INBOUND_0_SINGLE_ADDR_LOC_TRANS_EN_SHIFT)) & PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_INBOUND_0_SINGLE_ADDR_LOC_TRANS_EN_MASK)

#define PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_INBOUND_0_RESPONSE_CODE_MASK (0x3000000U)
#define PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_INBOUND_0_RESPONSE_CODE_SHIFT (24U)
/*! RESPONSE_CODE - Response Code.
 *  0b00..Normal RADM filter response is used.
 *  0b01..Unsupported request (UR)
 *  0b10..Completer abort (CA)
 *  0b11..Not used / undefined / reserved
 */
#define PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_INBOUND_0_RESPONSE_CODE(x) (((uint32_t)(((uint32_t)(x)) << PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_INBOUND_0_RESPONSE_CODE_SHIFT)) & PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_INBOUND_0_RESPONSE_CODE_MASK)

#define PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_INBOUND_0_FUZZY_TYPE_MATCH_CODE_MASK (0x8000000U)
#define PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_INBOUND_0_FUZZY_TYPE_MATCH_CODE_SHIFT (27U)
/*! FUZZY_TYPE_MATCH_CODE - Fuzzy Type Match Enable.
 *  0b0..Fuzzy Type Match Disable
 *  0b1..Fuzzy Type Match Enable
 */
#define PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_INBOUND_0_FUZZY_TYPE_MATCH_CODE(x) (((uint32_t)(((uint32_t)(x)) << PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_INBOUND_0_FUZZY_TYPE_MATCH_CODE_SHIFT)) & PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_INBOUND_0_FUZZY_TYPE_MATCH_CODE_MASK)

#define PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_INBOUND_0_CFG_SHIFT_MODE_MASK (0x10000000U)
#define PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_INBOUND_0_CFG_SHIFT_MODE_SHIFT (28U)
/*! CFG_SHIFT_MODE - CFG Shift Enable.
 *  0b0..CFG Shift Disable
 *  0b1..CFG Shift Enable
 */
#define PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_INBOUND_0_CFG_SHIFT_MODE(x) (((uint32_t)(((uint32_t)(x)) << PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_INBOUND_0_CFG_SHIFT_MODE_SHIFT)) & PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_INBOUND_0_CFG_SHIFT_MODE_MASK)

#define PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_INBOUND_0_INVERT_MODE_MASK (0x20000000U)
#define PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_INBOUND_0_INVERT_MODE_SHIFT (29U)
/*! INVERT_MODE - Invert Mode Enable.
 *  0b0..Invert Mode Disable
 *  0b1..Invert Mode Enable
 */
#define PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_INBOUND_0_INVERT_MODE(x) (((uint32_t)(((uint32_t)(x)) << PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_INBOUND_0_INVERT_MODE_SHIFT)) & PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_INBOUND_0_INVERT_MODE_MASK)

#define PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_INBOUND_0_MATCH_MODE_MASK (0x40000000U)
#define PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_INBOUND_0_MATCH_MODE_SHIFT (30U)
/*! MATCH_MODE - Match Mode.
 *  0b0..The interpretation is dependent on TLP type, that is, MEM/IO, CFG0, or MSG/MSGD TLPs.
 *  0b1..The interpretation is dependent on TLP type, that is, MEM/IO, CFG0, or MSG/MSGD TLPs.
 */
#define PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_INBOUND_0_MATCH_MODE(x) (((uint32_t)(((uint32_t)(x)) << PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_INBOUND_0_MATCH_MODE_SHIFT)) & PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_INBOUND_0_MATCH_MODE_MASK)

#define PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_INBOUND_0_REGION_EN_MASK (0x80000000U)
#define PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_INBOUND_0_REGION_EN_SHIFT (31U)
/*! REGION_EN - Region Enable.
 *  0b0..Disable
 *  0b1..Enable
 */
#define PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_INBOUND_0_REGION_EN(x) (((uint32_t)(((uint32_t)(x)) << PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_INBOUND_0_REGION_EN_SHIFT)) & PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_INBOUND_0_REGION_EN_MASK)
/*! @} */

/*! @name IATU_LWR_BASE_ADDR_OFF_INBOUND_0 - iATU Lower Base Address Register. */
/*! @{ */

#define PCIE_DMA_IATU_IATU_LWR_BASE_ADDR_OFF_INBOUND_0_LWR_BASE_HW_MASK (0xFFFU)
#define PCIE_DMA_IATU_IATU_LWR_BASE_ADDR_OFF_INBOUND_0_LWR_BASE_HW_SHIFT (0U)
/*! LWR_BASE_HW - Forms bits [n-1:0] of the start address of the address region to be translated. */
#define PCIE_DMA_IATU_IATU_LWR_BASE_ADDR_OFF_INBOUND_0_LWR_BASE_HW(x) (((uint32_t)(((uint32_t)(x)) << PCIE_DMA_IATU_IATU_LWR_BASE_ADDR_OFF_INBOUND_0_LWR_BASE_HW_SHIFT)) & PCIE_DMA_IATU_IATU_LWR_BASE_ADDR_OFF_INBOUND_0_LWR_BASE_HW_MASK)

#define PCIE_DMA_IATU_IATU_LWR_BASE_ADDR_OFF_INBOUND_0_LWR_BASE_RW_MASK (0xFFFFF000U)
#define PCIE_DMA_IATU_IATU_LWR_BASE_ADDR_OFF_INBOUND_0_LWR_BASE_RW_SHIFT (12U)
/*! LWR_BASE_RW - Forms bits [31:n] of the start address of the address region to be translated. */
#define PCIE_DMA_IATU_IATU_LWR_BASE_ADDR_OFF_INBOUND_0_LWR_BASE_RW(x) (((uint32_t)(((uint32_t)(x)) << PCIE_DMA_IATU_IATU_LWR_BASE_ADDR_OFF_INBOUND_0_LWR_BASE_RW_SHIFT)) & PCIE_DMA_IATU_IATU_LWR_BASE_ADDR_OFF_INBOUND_0_LWR_BASE_RW_MASK)
/*! @} */

/*! @name IATU_UPPER_BASE_ADDR_OFF_INBOUND_0 - iATU Upper Base Address Register. */
/*! @{ */

#define PCIE_DMA_IATU_IATU_UPPER_BASE_ADDR_OFF_INBOUND_0_UPPER_BASE_RW_MASK (0xFFFFFFFFU)
#define PCIE_DMA_IATU_IATU_UPPER_BASE_ADDR_OFF_INBOUND_0_UPPER_BASE_RW_SHIFT (0U)
/*! UPPER_BASE_RW - Forms bits [63:32] of the start (and end) address of the address region to be translated. */
#define PCIE_DMA_IATU_IATU_UPPER_BASE_ADDR_OFF_INBOUND_0_UPPER_BASE_RW(x) (((uint32_t)(((uint32_t)(x)) << PCIE_DMA_IATU_IATU_UPPER_BASE_ADDR_OFF_INBOUND_0_UPPER_BASE_RW_SHIFT)) & PCIE_DMA_IATU_IATU_UPPER_BASE_ADDR_OFF_INBOUND_0_UPPER_BASE_RW_MASK)
/*! @} */

/*! @name IATU_LIMIT_ADDR_OFF_INBOUND_0 - iATU Limit Address Register. */
/*! @{ */

#define PCIE_DMA_IATU_IATU_LIMIT_ADDR_OFF_INBOUND_0_CBUF_INCR_MASK (0xFU)
#define PCIE_DMA_IATU_IATU_LIMIT_ADDR_OFF_INBOUND_0_CBUF_INCR_SHIFT (0U)
/*! CBUF_INCR - Circular Buffer Increment.
 *  0b0000..0 (Default; legacy Single Address Location mode)
 *  0b0001..4
 *  0b0010..8
 *  0b0011..16
 *  0b0100..32
 *  0b0101..64
 *  0b0110..128
 *  0b0111..256
 *  0b1000..512
 *  0b1001..1024
 *  0b1010..2048
 *  0b1011..4096
 *  0b1100..8192
 *  0b1101..rsvd.
 *  0b1110..rsvd.
 *  0b1111..rsvd.
 */
#define PCIE_DMA_IATU_IATU_LIMIT_ADDR_OFF_INBOUND_0_CBUF_INCR(x) (((uint32_t)(((uint32_t)(x)) << PCIE_DMA_IATU_IATU_LIMIT_ADDR_OFF_INBOUND_0_CBUF_INCR_SHIFT)) & PCIE_DMA_IATU_IATU_LIMIT_ADDR_OFF_INBOUND_0_CBUF_INCR_MASK)

#define PCIE_DMA_IATU_IATU_LIMIT_ADDR_OFF_INBOUND_0_LIMIT_ADDR_HW_MASK (0xFF0U)
#define PCIE_DMA_IATU_IATU_LIMIT_ADDR_OFF_INBOUND_0_LIMIT_ADDR_HW_SHIFT (4U)
/*! LIMIT_ADDR_HW - Forms lower bits of the end address of the address region to be translated. */
#define PCIE_DMA_IATU_IATU_LIMIT_ADDR_OFF_INBOUND_0_LIMIT_ADDR_HW(x) (((uint32_t)(((uint32_t)(x)) << PCIE_DMA_IATU_IATU_LIMIT_ADDR_OFF_INBOUND_0_LIMIT_ADDR_HW_SHIFT)) & PCIE_DMA_IATU_IATU_LIMIT_ADDR_OFF_INBOUND_0_LIMIT_ADDR_HW_MASK)

#define PCIE_DMA_IATU_IATU_LIMIT_ADDR_OFF_INBOUND_0_LIMIT_ADDR_RW_MASK (0xFFFFF000U)
#define PCIE_DMA_IATU_IATU_LIMIT_ADDR_OFF_INBOUND_0_LIMIT_ADDR_RW_SHIFT (12U)
/*! LIMIT_ADDR_RW - Forms upper bits of the end address of the address region to be translated. */
#define PCIE_DMA_IATU_IATU_LIMIT_ADDR_OFF_INBOUND_0_LIMIT_ADDR_RW(x) (((uint32_t)(((uint32_t)(x)) << PCIE_DMA_IATU_IATU_LIMIT_ADDR_OFF_INBOUND_0_LIMIT_ADDR_RW_SHIFT)) & PCIE_DMA_IATU_IATU_LIMIT_ADDR_OFF_INBOUND_0_LIMIT_ADDR_RW_MASK)
/*! @} */

/*! @name IATU_LWR_TARGET_ADDR_OFF_INBOUND_0 - iATU Lower Target Address Register. */
/*! @{ */

#define PCIE_DMA_IATU_IATU_LWR_TARGET_ADDR_OFF_INBOUND_0_LWR_TARGET_HW_MASK (0xFFFU)
#define PCIE_DMA_IATU_IATU_LWR_TARGET_ADDR_OFF_INBOUND_0_LWR_TARGET_HW_SHIFT (0U)
/*! LWR_TARGET_HW - Forms the LSB's of the Lower Target part of the new address of the translated region. */
#define PCIE_DMA_IATU_IATU_LWR_TARGET_ADDR_OFF_INBOUND_0_LWR_TARGET_HW(x) (((uint32_t)(((uint32_t)(x)) << PCIE_DMA_IATU_IATU_LWR_TARGET_ADDR_OFF_INBOUND_0_LWR_TARGET_HW_SHIFT)) & PCIE_DMA_IATU_IATU_LWR_TARGET_ADDR_OFF_INBOUND_0_LWR_TARGET_HW_MASK)

#define PCIE_DMA_IATU_IATU_LWR_TARGET_ADDR_OFF_INBOUND_0_LWR_TARGET_RW_MASK (0xFFFFF000U)
#define PCIE_DMA_IATU_IATU_LWR_TARGET_ADDR_OFF_INBOUND_0_LWR_TARGET_RW_SHIFT (12U)
/*! LWR_TARGET_RW - Forms MSB's of the Lower Target part of the new address of the translated region. */
#define PCIE_DMA_IATU_IATU_LWR_TARGET_ADDR_OFF_INBOUND_0_LWR_TARGET_RW(x) (((uint32_t)(((uint32_t)(x)) << PCIE_DMA_IATU_IATU_LWR_TARGET_ADDR_OFF_INBOUND_0_LWR_TARGET_RW_SHIFT)) & PCIE_DMA_IATU_IATU_LWR_TARGET_ADDR_OFF_INBOUND_0_LWR_TARGET_RW_MASK)
/*! @} */

/*! @name IATU_UPPER_TARGET_ADDR_OFF_INBOUND_0 - iATU Upper Target Address Register. */
/*! @{ */

#define PCIE_DMA_IATU_IATU_UPPER_TARGET_ADDR_OFF_INBOUND_0_UPPER_TARGET_RW_MASK (0xFFFFFFFFU)
#define PCIE_DMA_IATU_IATU_UPPER_TARGET_ADDR_OFF_INBOUND_0_UPPER_TARGET_RW_SHIFT (0U)
/*! UPPER_TARGET_RW - Forms bits [63:32] of the start address (Upper Target part) of the new address of the translated region. */
#define PCIE_DMA_IATU_IATU_UPPER_TARGET_ADDR_OFF_INBOUND_0_UPPER_TARGET_RW(x) (((uint32_t)(((uint32_t)(x)) << PCIE_DMA_IATU_IATU_UPPER_TARGET_ADDR_OFF_INBOUND_0_UPPER_TARGET_RW_SHIFT)) & PCIE_DMA_IATU_IATU_UPPER_TARGET_ADDR_OFF_INBOUND_0_UPPER_TARGET_RW_MASK)
/*! @} */

/*! @name IATU_UPPR_LIMIT_ADDR_OFF_INBOUND_0 - iATU Upper Limit Address Register. */
/*! @{ */

#define PCIE_DMA_IATU_IATU_UPPR_LIMIT_ADDR_OFF_INBOUND_0_UPPR_LIMIT_ADDR_RW_MASK (0xFFU)
#define PCIE_DMA_IATU_IATU_UPPR_LIMIT_ADDR_OFF_INBOUND_0_UPPR_LIMIT_ADDR_RW_SHIFT (0U)
/*! UPPR_LIMIT_ADDR_RW - Forms the LSB's of the Upper Limit part of the region "end address" to be translated. */
#define PCIE_DMA_IATU_IATU_UPPR_LIMIT_ADDR_OFF_INBOUND_0_UPPR_LIMIT_ADDR_RW(x) (((uint32_t)(((uint32_t)(x)) << PCIE_DMA_IATU_IATU_UPPR_LIMIT_ADDR_OFF_INBOUND_0_UPPR_LIMIT_ADDR_RW_SHIFT)) & PCIE_DMA_IATU_IATU_UPPR_LIMIT_ADDR_OFF_INBOUND_0_UPPR_LIMIT_ADDR_RW_MASK)

#define PCIE_DMA_IATU_IATU_UPPR_LIMIT_ADDR_OFF_INBOUND_0_UPPR_LIMIT_ADDR_HW_MASK (0xFFFFFF00U)
#define PCIE_DMA_IATU_IATU_UPPR_LIMIT_ADDR_OFF_INBOUND_0_UPPR_LIMIT_ADDR_HW_SHIFT (8U)
/*! UPPR_LIMIT_ADDR_HW - Forms MSB's of the Upper Limit part of the region "end address" to be translated. */
#define PCIE_DMA_IATU_IATU_UPPR_LIMIT_ADDR_OFF_INBOUND_0_UPPR_LIMIT_ADDR_HW(x) (((uint32_t)(((uint32_t)(x)) << PCIE_DMA_IATU_IATU_UPPR_LIMIT_ADDR_OFF_INBOUND_0_UPPR_LIMIT_ADDR_HW_SHIFT)) & PCIE_DMA_IATU_IATU_UPPR_LIMIT_ADDR_OFF_INBOUND_0_UPPR_LIMIT_ADDR_HW_MASK)
/*! @} */

/*! @name IATU_REGION_CTRL_1_OFF_OUTBOUND_1 - iATU Region Control 1 Register. */
/*! @{ */

#define PCIE_DMA_IATU_IATU_REGION_CTRL_1_OFF_OUTBOUND_1_TYPE_MASK (0x1FU)
#define PCIE_DMA_IATU_IATU_REGION_CTRL_1_OFF_OUTBOUND_1_TYPE_SHIFT (0U)
/*! TYPE - When the address of an outbound TLP is matched to this region, then the TYPE field of the
 *    TLP is changed to the value in this register.
 */
#define PCIE_DMA_IATU_IATU_REGION_CTRL_1_OFF_OUTBOUND_1_TYPE(x) (((uint32_t)(((uint32_t)(x)) << PCIE_DMA_IATU_IATU_REGION_CTRL_1_OFF_OUTBOUND_1_TYPE_SHIFT)) & PCIE_DMA_IATU_IATU_REGION_CTRL_1_OFF_OUTBOUND_1_TYPE_MASK)

#define PCIE_DMA_IATU_IATU_REGION_CTRL_1_OFF_OUTBOUND_1_TC_MASK (0xE0U)
#define PCIE_DMA_IATU_IATU_REGION_CTRL_1_OFF_OUTBOUND_1_TC_SHIFT (5U)
/*! TC - When the address of an outbound TLP is matched to this region, then the TC field of the TLP
 *    is changed to the value in this register.
 */
#define PCIE_DMA_IATU_IATU_REGION_CTRL_1_OFF_OUTBOUND_1_TC(x) (((uint32_t)(((uint32_t)(x)) << PCIE_DMA_IATU_IATU_REGION_CTRL_1_OFF_OUTBOUND_1_TC_SHIFT)) & PCIE_DMA_IATU_IATU_REGION_CTRL_1_OFF_OUTBOUND_1_TC_MASK)

#define PCIE_DMA_IATU_IATU_REGION_CTRL_1_OFF_OUTBOUND_1_TD_MASK (0x100U)
#define PCIE_DMA_IATU_IATU_REGION_CTRL_1_OFF_OUTBOUND_1_TD_SHIFT (8U)
/*! TD - This is a reserved field. */
#define PCIE_DMA_IATU_IATU_REGION_CTRL_1_OFF_OUTBOUND_1_TD(x) (((uint32_t)(((uint32_t)(x)) << PCIE_DMA_IATU_IATU_REGION_CTRL_1_OFF_OUTBOUND_1_TD_SHIFT)) & PCIE_DMA_IATU_IATU_REGION_CTRL_1_OFF_OUTBOUND_1_TD_MASK)

#define PCIE_DMA_IATU_IATU_REGION_CTRL_1_OFF_OUTBOUND_1_ATTR_MASK (0x600U)
#define PCIE_DMA_IATU_IATU_REGION_CTRL_1_OFF_OUTBOUND_1_ATTR_SHIFT (9U)
/*! ATTR - When the address of an outbound TLP is matched to this region, then the ATTR field of the
 *    TLP is changed to the value in this register.
 */
#define PCIE_DMA_IATU_IATU_REGION_CTRL_1_OFF_OUTBOUND_1_ATTR(x) (((uint32_t)(((uint32_t)(x)) << PCIE_DMA_IATU_IATU_REGION_CTRL_1_OFF_OUTBOUND_1_ATTR_SHIFT)) & PCIE_DMA_IATU_IATU_REGION_CTRL_1_OFF_OUTBOUND_1_ATTR_MASK)

#define PCIE_DMA_IATU_IATU_REGION_CTRL_1_OFF_OUTBOUND_1_INCREASE_REGION_SIZE_MASK (0x2000U)
#define PCIE_DMA_IATU_IATU_REGION_CTRL_1_OFF_OUTBOUND_1_INCREASE_REGION_SIZE_SHIFT (13U)
/*! INCREASE_REGION_SIZE - Increase the maximum ATU Region size.
 *  0b0..Maximum ATU Region size is 4 GB (default)
 *  0b1..Maximum ATU Region size is 1TB
 */
#define PCIE_DMA_IATU_IATU_REGION_CTRL_1_OFF_OUTBOUND_1_INCREASE_REGION_SIZE(x) (((uint32_t)(((uint32_t)(x)) << PCIE_DMA_IATU_IATU_REGION_CTRL_1_OFF_OUTBOUND_1_INCREASE_REGION_SIZE_SHIFT)) & PCIE_DMA_IATU_IATU_REGION_CTRL_1_OFF_OUTBOUND_1_INCREASE_REGION_SIZE_MASK)

#define PCIE_DMA_IATU_IATU_REGION_CTRL_1_OFF_OUTBOUND_1_CTRL_1_FUNC_NUM_MASK (0x700000U)
#define PCIE_DMA_IATU_IATU_REGION_CTRL_1_OFF_OUTBOUND_1_CTRL_1_FUNC_NUM_SHIFT (20U)
/*! CTRL_1_FUNC_NUM - Function Number. */
#define PCIE_DMA_IATU_IATU_REGION_CTRL_1_OFF_OUTBOUND_1_CTRL_1_FUNC_NUM(x) (((uint32_t)(((uint32_t)(x)) << PCIE_DMA_IATU_IATU_REGION_CTRL_1_OFF_OUTBOUND_1_CTRL_1_FUNC_NUM_SHIFT)) & PCIE_DMA_IATU_IATU_REGION_CTRL_1_OFF_OUTBOUND_1_CTRL_1_FUNC_NUM_MASK)
/*! @} */

/*! @name IATU_REGION_CTRL_2_OFF_OUTBOUND_1 - iATU Region Control 2 Register. */
/*! @{ */

#define PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_OUTBOUND_1_MSG_CODE_MASK (0xFFU)
#define PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_OUTBOUND_1_MSG_CODE_SHIFT (0U)
/*! MSG_CODE - MSG TLPs (Message Code). */
#define PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_OUTBOUND_1_MSG_CODE(x) (((uint32_t)(((uint32_t)(x)) << PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_OUTBOUND_1_MSG_CODE_SHIFT)) & PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_OUTBOUND_1_MSG_CODE_MASK)

#define PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_OUTBOUND_1_TAG_MASK (0xFF00U)
#define PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_OUTBOUND_1_TAG_SHIFT (8U)
/*! TAG - TAG. */
#define PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_OUTBOUND_1_TAG(x) (((uint32_t)(((uint32_t)(x)) << PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_OUTBOUND_1_TAG_SHIFT)) & PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_OUTBOUND_1_TAG_MASK)

#define PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_OUTBOUND_1_TAG_SUBSTITUTE_EN_MASK (0x10000U)
#define PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_OUTBOUND_1_TAG_SUBSTITUTE_EN_SHIFT (16U)
/*! TAG_SUBSTITUTE_EN - TAG Substitute Enable.
 *  0b0..Disable
 *  0b1..Enable
 */
#define PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_OUTBOUND_1_TAG_SUBSTITUTE_EN(x) (((uint32_t)(((uint32_t)(x)) << PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_OUTBOUND_1_TAG_SUBSTITUTE_EN_SHIFT)) & PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_OUTBOUND_1_TAG_SUBSTITUTE_EN_MASK)

#define PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_OUTBOUND_1_FUNC_BYPASS_MASK (0x80000U)
#define PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_OUTBOUND_1_FUNC_BYPASS_SHIFT (19U)
/*! FUNC_BYPASS - Function Number Translation Bypass.
 *  0b0..Disable
 *  0b1..Enable
 */
#define PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_OUTBOUND_1_FUNC_BYPASS(x) (((uint32_t)(((uint32_t)(x)) << PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_OUTBOUND_1_FUNC_BYPASS_SHIFT)) & PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_OUTBOUND_1_FUNC_BYPASS_MASK)

#define PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_OUTBOUND_1_SNP_MASK (0x100000U)
#define PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_OUTBOUND_1_SNP_SHIFT (20U)
/*! SNP - Serialize Non-Posted Requests.
 *  0b0..Disable
 *  0b1..Enable
 */
#define PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_OUTBOUND_1_SNP(x) (((uint32_t)(((uint32_t)(x)) << PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_OUTBOUND_1_SNP_SHIFT)) & PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_OUTBOUND_1_SNP_MASK)

#define PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_OUTBOUND_1_TLP_HEADER_FIELDS_BYPASS_MASK (0x200000U)
#define PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_OUTBOUND_1_TLP_HEADER_FIELDS_BYPASS_SHIFT (21U)
/*! TLP_HEADER_FIELDS_BYPASS - TLP Header Fields Translation Bypass. */
#define PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_OUTBOUND_1_TLP_HEADER_FIELDS_BYPASS(x) (((uint32_t)(((uint32_t)(x)) << PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_OUTBOUND_1_TLP_HEADER_FIELDS_BYPASS_SHIFT)) & PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_OUTBOUND_1_TLP_HEADER_FIELDS_BYPASS_MASK)

#define PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_OUTBOUND_1_INHIBIT_PAYLOAD_MASK (0x400000U)
#define PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_OUTBOUND_1_INHIBIT_PAYLOAD_SHIFT (22U)
/*! INHIBIT_PAYLOAD - Inhibit TLP Payload Data for TLP's in Matched Region; assign iATU region to be TLP without data.
 *  0b0..Fmt[1] =0/1 so that TLPs with or without data can be sent.
 *  0b1..Fmt[1] =0 so that only TLP type without data is sent. For example, a Msg instead of MsgD will be sent.
 */
#define PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_OUTBOUND_1_INHIBIT_PAYLOAD(x) (((uint32_t)(((uint32_t)(x)) << PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_OUTBOUND_1_INHIBIT_PAYLOAD_SHIFT)) & PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_OUTBOUND_1_INHIBIT_PAYLOAD_MASK)

#define PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_OUTBOUND_1_HEADER_SUBSTITUTE_EN_MASK (0x800000U)
#define PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_OUTBOUND_1_HEADER_SUBSTITUTE_EN_SHIFT (23U)
/*! HEADER_SUBSTITUTE_EN - Header Substitute Enable.
 *  0b0..LWR_TARGET_RW in the iATU_LWR_TARGET_ADDR_OFF_OUTBOUND_i register forms the new address of the translated region.
 *  0b1..LWR_TARGET_RW in the iATU_LWR_TARGET_ADDR_OFF_OUTBOUND_i register is used to fill bytes 8-to-11 (for 3
 *       DWORD header) or bytes 12-to-15 (for 4 DWORD header) of the translated TLP header.
 */
#define PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_OUTBOUND_1_HEADER_SUBSTITUTE_EN(x) (((uint32_t)(((uint32_t)(x)) << PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_OUTBOUND_1_HEADER_SUBSTITUTE_EN_SHIFT)) & PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_OUTBOUND_1_HEADER_SUBSTITUTE_EN_MASK)

#define PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_OUTBOUND_1_DMA_BYPASS_MASK (0x8000000U)
#define PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_OUTBOUND_1_DMA_BYPASS_SHIFT (27U)
/*! DMA_BYPASS - DMA Bypass Mode.
 *  0b0..Disable
 *  0b1..Enable
 */
#define PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_OUTBOUND_1_DMA_BYPASS(x) (((uint32_t)(((uint32_t)(x)) << PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_OUTBOUND_1_DMA_BYPASS_SHIFT)) & PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_OUTBOUND_1_DMA_BYPASS_MASK)

#define PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_OUTBOUND_1_CFG_SHIFT_MODE_MASK (0x10000000U)
#define PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_OUTBOUND_1_CFG_SHIFT_MODE_SHIFT (28U)
/*! CFG_SHIFT_MODE - CFG Shift Mode. */
#define PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_OUTBOUND_1_CFG_SHIFT_MODE(x) (((uint32_t)(((uint32_t)(x)) << PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_OUTBOUND_1_CFG_SHIFT_MODE_SHIFT)) & PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_OUTBOUND_1_CFG_SHIFT_MODE_MASK)

#define PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_OUTBOUND_1_INVERT_MODE_MASK (0x20000000U)
#define PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_OUTBOUND_1_INVERT_MODE_SHIFT (29U)
/*! INVERT_MODE - Invert Mode.
 *  0b0..Disable
 *  0b1..Enable
 */
#define PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_OUTBOUND_1_INVERT_MODE(x) (((uint32_t)(((uint32_t)(x)) << PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_OUTBOUND_1_INVERT_MODE_SHIFT)) & PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_OUTBOUND_1_INVERT_MODE_MASK)

#define PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_OUTBOUND_1_REGION_EN_MASK (0x80000000U)
#define PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_OUTBOUND_1_REGION_EN_SHIFT (31U)
/*! REGION_EN - Region Enable. */
#define PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_OUTBOUND_1_REGION_EN(x) (((uint32_t)(((uint32_t)(x)) << PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_OUTBOUND_1_REGION_EN_SHIFT)) & PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_OUTBOUND_1_REGION_EN_MASK)
/*! @} */

/*! @name IATU_LWR_BASE_ADDR_OFF_OUTBOUND_1 - iATU Lower Base Address Register. */
/*! @{ */

#define PCIE_DMA_IATU_IATU_LWR_BASE_ADDR_OFF_OUTBOUND_1_LWR_BASE_HW_MASK (0xFFFU)
#define PCIE_DMA_IATU_IATU_LWR_BASE_ADDR_OFF_OUTBOUND_1_LWR_BASE_HW_SHIFT (0U)
/*! LWR_BASE_HW - Forms bits [n-1:0] of the start address of the address region to be translated. */
#define PCIE_DMA_IATU_IATU_LWR_BASE_ADDR_OFF_OUTBOUND_1_LWR_BASE_HW(x) (((uint32_t)(((uint32_t)(x)) << PCIE_DMA_IATU_IATU_LWR_BASE_ADDR_OFF_OUTBOUND_1_LWR_BASE_HW_SHIFT)) & PCIE_DMA_IATU_IATU_LWR_BASE_ADDR_OFF_OUTBOUND_1_LWR_BASE_HW_MASK)

#define PCIE_DMA_IATU_IATU_LWR_BASE_ADDR_OFF_OUTBOUND_1_LWR_BASE_RW_MASK (0xFFFFF000U)
#define PCIE_DMA_IATU_IATU_LWR_BASE_ADDR_OFF_OUTBOUND_1_LWR_BASE_RW_SHIFT (12U)
/*! LWR_BASE_RW - Forms bits [31:n] of the start address of the address region to be translated. */
#define PCIE_DMA_IATU_IATU_LWR_BASE_ADDR_OFF_OUTBOUND_1_LWR_BASE_RW(x) (((uint32_t)(((uint32_t)(x)) << PCIE_DMA_IATU_IATU_LWR_BASE_ADDR_OFF_OUTBOUND_1_LWR_BASE_RW_SHIFT)) & PCIE_DMA_IATU_IATU_LWR_BASE_ADDR_OFF_OUTBOUND_1_LWR_BASE_RW_MASK)
/*! @} */

/*! @name IATU_UPPER_BASE_ADDR_OFF_OUTBOUND_1 - iATU Upper Base Address Register. */
/*! @{ */

#define PCIE_DMA_IATU_IATU_UPPER_BASE_ADDR_OFF_OUTBOUND_1_UPPER_BASE_RW_MASK (0xFFFFFFFFU)
#define PCIE_DMA_IATU_IATU_UPPER_BASE_ADDR_OFF_OUTBOUND_1_UPPER_BASE_RW_SHIFT (0U)
/*! UPPER_BASE_RW - Forms bits [63:32] of the start (and end) address of the address region to be translated. */
#define PCIE_DMA_IATU_IATU_UPPER_BASE_ADDR_OFF_OUTBOUND_1_UPPER_BASE_RW(x) (((uint32_t)(((uint32_t)(x)) << PCIE_DMA_IATU_IATU_UPPER_BASE_ADDR_OFF_OUTBOUND_1_UPPER_BASE_RW_SHIFT)) & PCIE_DMA_IATU_IATU_UPPER_BASE_ADDR_OFF_OUTBOUND_1_UPPER_BASE_RW_MASK)
/*! @} */

/*! @name IATU_LIMIT_ADDR_OFF_OUTBOUND_1 - iATU Limit Address Register. */
/*! @{ */

#define PCIE_DMA_IATU_IATU_LIMIT_ADDR_OFF_OUTBOUND_1_CBUF_INCR_MASK (0xFU)
#define PCIE_DMA_IATU_IATU_LIMIT_ADDR_OFF_OUTBOUND_1_CBUF_INCR_SHIFT (0U)
/*! CBUF_INCR - Circular Buffer. */
#define PCIE_DMA_IATU_IATU_LIMIT_ADDR_OFF_OUTBOUND_1_CBUF_INCR(x) (((uint32_t)(((uint32_t)(x)) << PCIE_DMA_IATU_IATU_LIMIT_ADDR_OFF_OUTBOUND_1_CBUF_INCR_SHIFT)) & PCIE_DMA_IATU_IATU_LIMIT_ADDR_OFF_OUTBOUND_1_CBUF_INCR_MASK)

#define PCIE_DMA_IATU_IATU_LIMIT_ADDR_OFF_OUTBOUND_1_LIMIT_ADDR_HW_MASK (0xFF0U)
#define PCIE_DMA_IATU_IATU_LIMIT_ADDR_OFF_OUTBOUND_1_LIMIT_ADDR_HW_SHIFT (4U)
/*! LIMIT_ADDR_HW - Forms lower bits of the end address of the address region to be translated. */
#define PCIE_DMA_IATU_IATU_LIMIT_ADDR_OFF_OUTBOUND_1_LIMIT_ADDR_HW(x) (((uint32_t)(((uint32_t)(x)) << PCIE_DMA_IATU_IATU_LIMIT_ADDR_OFF_OUTBOUND_1_LIMIT_ADDR_HW_SHIFT)) & PCIE_DMA_IATU_IATU_LIMIT_ADDR_OFF_OUTBOUND_1_LIMIT_ADDR_HW_MASK)

#define PCIE_DMA_IATU_IATU_LIMIT_ADDR_OFF_OUTBOUND_1_LIMIT_ADDR_RW_MASK (0xFFFFF000U)
#define PCIE_DMA_IATU_IATU_LIMIT_ADDR_OFF_OUTBOUND_1_LIMIT_ADDR_RW_SHIFT (12U)
/*! LIMIT_ADDR_RW - Forms upper bits of the end address of the address region to be translated. */
#define PCIE_DMA_IATU_IATU_LIMIT_ADDR_OFF_OUTBOUND_1_LIMIT_ADDR_RW(x) (((uint32_t)(((uint32_t)(x)) << PCIE_DMA_IATU_IATU_LIMIT_ADDR_OFF_OUTBOUND_1_LIMIT_ADDR_RW_SHIFT)) & PCIE_DMA_IATU_IATU_LIMIT_ADDR_OFF_OUTBOUND_1_LIMIT_ADDR_RW_MASK)
/*! @} */

/*! @name IATU_LWR_TARGET_ADDR_OFF_OUTBOUND_1 - iATU Lower Target Address Register. */
/*! @{ */

#define PCIE_DMA_IATU_IATU_LWR_TARGET_ADDR_OFF_OUTBOUND_1_LWR_TARGET_RW_OUTBOUND_MASK (0xFFFFFFFFU)
#define PCIE_DMA_IATU_IATU_LWR_TARGET_ADDR_OFF_OUTBOUND_1_LWR_TARGET_RW_OUTBOUND_SHIFT (0U)
/*! LWR_TARGET_RW_OUTBOUND - LWR_TARGET_RW_OUTBOUND */
#define PCIE_DMA_IATU_IATU_LWR_TARGET_ADDR_OFF_OUTBOUND_1_LWR_TARGET_RW_OUTBOUND(x) (((uint32_t)(((uint32_t)(x)) << PCIE_DMA_IATU_IATU_LWR_TARGET_ADDR_OFF_OUTBOUND_1_LWR_TARGET_RW_OUTBOUND_SHIFT)) & PCIE_DMA_IATU_IATU_LWR_TARGET_ADDR_OFF_OUTBOUND_1_LWR_TARGET_RW_OUTBOUND_MASK)
/*! @} */

/*! @name IATU_UPPER_TARGET_ADDR_OFF_OUTBOUND_1 - iATU Upper Target Address Register. */
/*! @{ */

#define PCIE_DMA_IATU_IATU_UPPER_TARGET_ADDR_OFF_OUTBOUND_1_UPPER_TARGET_RW_MASK (0xFFFFFFFFU)
#define PCIE_DMA_IATU_IATU_UPPER_TARGET_ADDR_OFF_OUTBOUND_1_UPPER_TARGET_RW_SHIFT (0U)
/*! UPPER_TARGET_RW - Forms bits [63:32] of the start address (Upper Target part) of the new address of the translated region. */
#define PCIE_DMA_IATU_IATU_UPPER_TARGET_ADDR_OFF_OUTBOUND_1_UPPER_TARGET_RW(x) (((uint32_t)(((uint32_t)(x)) << PCIE_DMA_IATU_IATU_UPPER_TARGET_ADDR_OFF_OUTBOUND_1_UPPER_TARGET_RW_SHIFT)) & PCIE_DMA_IATU_IATU_UPPER_TARGET_ADDR_OFF_OUTBOUND_1_UPPER_TARGET_RW_MASK)
/*! @} */

/*! @name IATU_UPPR_LIMIT_ADDR_OFF_OUTBOUND_1 - iATU Upper Limit Address Register. */
/*! @{ */

#define PCIE_DMA_IATU_IATU_UPPR_LIMIT_ADDR_OFF_OUTBOUND_1_UPPR_LIMIT_ADDR_RW_MASK (0xFFU)
#define PCIE_DMA_IATU_IATU_UPPR_LIMIT_ADDR_OFF_OUTBOUND_1_UPPR_LIMIT_ADDR_RW_SHIFT (0U)
/*! UPPR_LIMIT_ADDR_RW - Forms the LSB's of the Upper Limit part of the region "end address" to be translated. */
#define PCIE_DMA_IATU_IATU_UPPR_LIMIT_ADDR_OFF_OUTBOUND_1_UPPR_LIMIT_ADDR_RW(x) (((uint32_t)(((uint32_t)(x)) << PCIE_DMA_IATU_IATU_UPPR_LIMIT_ADDR_OFF_OUTBOUND_1_UPPR_LIMIT_ADDR_RW_SHIFT)) & PCIE_DMA_IATU_IATU_UPPR_LIMIT_ADDR_OFF_OUTBOUND_1_UPPR_LIMIT_ADDR_RW_MASK)

#define PCIE_DMA_IATU_IATU_UPPR_LIMIT_ADDR_OFF_OUTBOUND_1_UPPR_LIMIT_ADDR_HW_MASK (0xFFFFFF00U)
#define PCIE_DMA_IATU_IATU_UPPR_LIMIT_ADDR_OFF_OUTBOUND_1_UPPR_LIMIT_ADDR_HW_SHIFT (8U)
/*! UPPR_LIMIT_ADDR_HW - Forms MSB's of the Upper Limit part of the region "end address" to be translated. */
#define PCIE_DMA_IATU_IATU_UPPR_LIMIT_ADDR_OFF_OUTBOUND_1_UPPR_LIMIT_ADDR_HW(x) (((uint32_t)(((uint32_t)(x)) << PCIE_DMA_IATU_IATU_UPPR_LIMIT_ADDR_OFF_OUTBOUND_1_UPPR_LIMIT_ADDR_HW_SHIFT)) & PCIE_DMA_IATU_IATU_UPPR_LIMIT_ADDR_OFF_OUTBOUND_1_UPPR_LIMIT_ADDR_HW_MASK)
/*! @} */

/*! @name IATU_REGION_CTRL_1_OFF_INBOUND_1 - iATU Region Control 1 Register. */
/*! @{ */

#define PCIE_DMA_IATU_IATU_REGION_CTRL_1_OFF_INBOUND_1_TYPE_MASK (0x1FU)
#define PCIE_DMA_IATU_IATU_REGION_CTRL_1_OFF_INBOUND_1_TYPE_SHIFT (0U)
/*! TYPE - TYPE */
#define PCIE_DMA_IATU_IATU_REGION_CTRL_1_OFF_INBOUND_1_TYPE(x) (((uint32_t)(((uint32_t)(x)) << PCIE_DMA_IATU_IATU_REGION_CTRL_1_OFF_INBOUND_1_TYPE_SHIFT)) & PCIE_DMA_IATU_IATU_REGION_CTRL_1_OFF_INBOUND_1_TYPE_MASK)

#define PCIE_DMA_IATU_IATU_REGION_CTRL_1_OFF_INBOUND_1_TC_MASK (0xE0U)
#define PCIE_DMA_IATU_IATU_REGION_CTRL_1_OFF_INBOUND_1_TC_SHIFT (5U)
/*! TC - TC */
#define PCIE_DMA_IATU_IATU_REGION_CTRL_1_OFF_INBOUND_1_TC(x) (((uint32_t)(((uint32_t)(x)) << PCIE_DMA_IATU_IATU_REGION_CTRL_1_OFF_INBOUND_1_TC_SHIFT)) & PCIE_DMA_IATU_IATU_REGION_CTRL_1_OFF_INBOUND_1_TC_MASK)

#define PCIE_DMA_IATU_IATU_REGION_CTRL_1_OFF_INBOUND_1_TD_MASK (0x100U)
#define PCIE_DMA_IATU_IATU_REGION_CTRL_1_OFF_INBOUND_1_TD_SHIFT (8U)
/*! TD - TD */
#define PCIE_DMA_IATU_IATU_REGION_CTRL_1_OFF_INBOUND_1_TD(x) (((uint32_t)(((uint32_t)(x)) << PCIE_DMA_IATU_IATU_REGION_CTRL_1_OFF_INBOUND_1_TD_SHIFT)) & PCIE_DMA_IATU_IATU_REGION_CTRL_1_OFF_INBOUND_1_TD_MASK)

#define PCIE_DMA_IATU_IATU_REGION_CTRL_1_OFF_INBOUND_1_ATTR_MASK (0x600U)
#define PCIE_DMA_IATU_IATU_REGION_CTRL_1_OFF_INBOUND_1_ATTR_SHIFT (9U)
/*! ATTR - ATTR */
#define PCIE_DMA_IATU_IATU_REGION_CTRL_1_OFF_INBOUND_1_ATTR(x) (((uint32_t)(((uint32_t)(x)) << PCIE_DMA_IATU_IATU_REGION_CTRL_1_OFF_INBOUND_1_ATTR_SHIFT)) & PCIE_DMA_IATU_IATU_REGION_CTRL_1_OFF_INBOUND_1_ATTR_MASK)

#define PCIE_DMA_IATU_IATU_REGION_CTRL_1_OFF_INBOUND_1_INCREASE_REGION_SIZE_MASK (0x2000U)
#define PCIE_DMA_IATU_IATU_REGION_CTRL_1_OFF_INBOUND_1_INCREASE_REGION_SIZE_SHIFT (13U)
/*! INCREASE_REGION_SIZE - Increase the maximum ATU Region size.
 *  0b0..Maximum ATU Region size is 4 GB (default)
 *  0b1..Maximum ATU Region size is 1TB
 */
#define PCIE_DMA_IATU_IATU_REGION_CTRL_1_OFF_INBOUND_1_INCREASE_REGION_SIZE(x) (((uint32_t)(((uint32_t)(x)) << PCIE_DMA_IATU_IATU_REGION_CTRL_1_OFF_INBOUND_1_INCREASE_REGION_SIZE_SHIFT)) & PCIE_DMA_IATU_IATU_REGION_CTRL_1_OFF_INBOUND_1_INCREASE_REGION_SIZE_MASK)

#define PCIE_DMA_IATU_IATU_REGION_CTRL_1_OFF_INBOUND_1_CTRL_1_FUNC_NUM_MASK (0x700000U)
#define PCIE_DMA_IATU_IATU_REGION_CTRL_1_OFF_INBOUND_1_CTRL_1_FUNC_NUM_SHIFT (20U)
/*! CTRL_1_FUNC_NUM - Function Number. */
#define PCIE_DMA_IATU_IATU_REGION_CTRL_1_OFF_INBOUND_1_CTRL_1_FUNC_NUM(x) (((uint32_t)(((uint32_t)(x)) << PCIE_DMA_IATU_IATU_REGION_CTRL_1_OFF_INBOUND_1_CTRL_1_FUNC_NUM_SHIFT)) & PCIE_DMA_IATU_IATU_REGION_CTRL_1_OFF_INBOUND_1_CTRL_1_FUNC_NUM_MASK)
/*! @} */

/*! @name IATU_REGION_CTRL_2_OFF_INBOUND_1 - iATU Region Control 2 Register. */
/*! @{ */

#define PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_INBOUND_1_MSG_CODE_MASK (0xFFU)
#define PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_INBOUND_1_MSG_CODE_SHIFT (0U)
/*! MSG_CODE - MSG TLPs: (Message Code). */
#define PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_INBOUND_1_MSG_CODE(x) (((uint32_t)(((uint32_t)(x)) << PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_INBOUND_1_MSG_CODE_SHIFT)) & PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_INBOUND_1_MSG_CODE_MASK)

#define PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_INBOUND_1_BAR_NUM_MASK (0x700U)
#define PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_INBOUND_1_BAR_NUM_SHIFT (8U)
/*! BAR_NUM - BAR Number.
 *  0b000..BAR0
 *  0b001..BAR1
 *  0b010..BAR2
 *  0b011..BAR3
 *  0b100..BAR4
 *  0b101..BAR5
 *  0b110..ROM
 *  0b111..reserved
 */
#define PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_INBOUND_1_BAR_NUM(x) (((uint32_t)(((uint32_t)(x)) << PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_INBOUND_1_BAR_NUM_SHIFT)) & PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_INBOUND_1_BAR_NUM_MASK)

#define PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_INBOUND_1_MSG_TYPE_MATCH_MODE_MASK (0x2000U)
#define PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_INBOUND_1_MSG_TYPE_MATCH_MODE_SHIFT (13U)
/*! MSG_TYPE_MATCH_MODE - Message Type Match Mode.
 *  0b0..Disable
 *  0b1..Enable
 */
#define PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_INBOUND_1_MSG_TYPE_MATCH_MODE(x) (((uint32_t)(((uint32_t)(x)) << PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_INBOUND_1_MSG_TYPE_MATCH_MODE_SHIFT)) & PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_INBOUND_1_MSG_TYPE_MATCH_MODE_MASK)

#define PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_INBOUND_1_TC_MATCH_EN_MASK (0x4000U)
#define PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_INBOUND_1_TC_MATCH_EN_SHIFT (14U)
/*! TC_MATCH_EN - TC Match Enable.
 *  0b0..TC Match Disable
 *  0b1..TC Match Enable
 */
#define PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_INBOUND_1_TC_MATCH_EN(x) (((uint32_t)(((uint32_t)(x)) << PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_INBOUND_1_TC_MATCH_EN_SHIFT)) & PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_INBOUND_1_TC_MATCH_EN_MASK)

#define PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_INBOUND_1_TD_MATCH_EN_MASK (0x8000U)
#define PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_INBOUND_1_TD_MATCH_EN_SHIFT (15U)
/*! TD_MATCH_EN - TD Match Enable.
 *  0b0..TD Match Disable
 *  0b1..TD Match Enable
 */
#define PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_INBOUND_1_TD_MATCH_EN(x) (((uint32_t)(((uint32_t)(x)) << PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_INBOUND_1_TD_MATCH_EN_SHIFT)) & PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_INBOUND_1_TD_MATCH_EN_MASK)

#define PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_INBOUND_1_ATTR_MATCH_EN_MASK (0x10000U)
#define PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_INBOUND_1_ATTR_MATCH_EN_SHIFT (16U)
/*! ATTR_MATCH_EN - ATTR Match Enable.
 *  0b0..ATTR Match Disable
 *  0b1..ATTR Match Enable
 */
#define PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_INBOUND_1_ATTR_MATCH_EN(x) (((uint32_t)(((uint32_t)(x)) << PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_INBOUND_1_ATTR_MATCH_EN_SHIFT)) & PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_INBOUND_1_ATTR_MATCH_EN_MASK)

#define PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_INBOUND_1_FUNC_NUM_MATCH_EN_MASK (0x80000U)
#define PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_INBOUND_1_FUNC_NUM_MATCH_EN_SHIFT (19U)
/*! FUNC_NUM_MATCH_EN - Function Number Match Enable.
 *  0b0..Function Number Match Disable
 *  0b1..Function Number Match Enable
 */
#define PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_INBOUND_1_FUNC_NUM_MATCH_EN(x) (((uint32_t)(((uint32_t)(x)) << PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_INBOUND_1_FUNC_NUM_MATCH_EN_SHIFT)) & PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_INBOUND_1_FUNC_NUM_MATCH_EN_MASK)

#define PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_INBOUND_1_MSG_CODE_MATCH_EN_MASK (0x200000U)
#define PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_INBOUND_1_MSG_CODE_MATCH_EN_SHIFT (21U)
/*! MSG_CODE_MATCH_EN - Message Code Match Enable (Msg TLPS).
 *  0b0..Virtual Function Number Match Disable
 *  0b1..Message Code Match Enable (for Msg TLPS) or ST Match Enable (for Mem TLPs)
 */
#define PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_INBOUND_1_MSG_CODE_MATCH_EN(x) (((uint32_t)(((uint32_t)(x)) << PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_INBOUND_1_MSG_CODE_MATCH_EN_SHIFT)) & PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_INBOUND_1_MSG_CODE_MATCH_EN_MASK)

#define PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_INBOUND_1_SINGLE_ADDR_LOC_TRANS_EN_MASK (0x800000U)
#define PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_INBOUND_1_SINGLE_ADDR_LOC_TRANS_EN_SHIFT (23U)
/*! SINGLE_ADDR_LOC_TRANS_EN - Single Address Location Translate Enable.
 *  0b0..Disable
 *  0b1..Enable
 */
#define PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_INBOUND_1_SINGLE_ADDR_LOC_TRANS_EN(x) (((uint32_t)(((uint32_t)(x)) << PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_INBOUND_1_SINGLE_ADDR_LOC_TRANS_EN_SHIFT)) & PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_INBOUND_1_SINGLE_ADDR_LOC_TRANS_EN_MASK)

#define PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_INBOUND_1_RESPONSE_CODE_MASK (0x3000000U)
#define PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_INBOUND_1_RESPONSE_CODE_SHIFT (24U)
/*! RESPONSE_CODE - Response Code.
 *  0b00..Normal RADM filter response is used.
 *  0b01..Unsupported request (UR)
 *  0b10..Completer abort (CA)
 *  0b11..Not used / undefined / reserved
 */
#define PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_INBOUND_1_RESPONSE_CODE(x) (((uint32_t)(((uint32_t)(x)) << PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_INBOUND_1_RESPONSE_CODE_SHIFT)) & PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_INBOUND_1_RESPONSE_CODE_MASK)

#define PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_INBOUND_1_FUZZY_TYPE_MATCH_CODE_MASK (0x8000000U)
#define PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_INBOUND_1_FUZZY_TYPE_MATCH_CODE_SHIFT (27U)
/*! FUZZY_TYPE_MATCH_CODE - Fuzzy Type Match Enable.
 *  0b0..Fuzzy Type Match Disable
 *  0b1..Fuzzy Type Match Enable
 */
#define PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_INBOUND_1_FUZZY_TYPE_MATCH_CODE(x) (((uint32_t)(((uint32_t)(x)) << PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_INBOUND_1_FUZZY_TYPE_MATCH_CODE_SHIFT)) & PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_INBOUND_1_FUZZY_TYPE_MATCH_CODE_MASK)

#define PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_INBOUND_1_CFG_SHIFT_MODE_MASK (0x10000000U)
#define PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_INBOUND_1_CFG_SHIFT_MODE_SHIFT (28U)
/*! CFG_SHIFT_MODE - CFG Shift Enable.
 *  0b0..CFG Shift Disable
 *  0b1..CFG Shift Enable
 */
#define PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_INBOUND_1_CFG_SHIFT_MODE(x) (((uint32_t)(((uint32_t)(x)) << PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_INBOUND_1_CFG_SHIFT_MODE_SHIFT)) & PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_INBOUND_1_CFG_SHIFT_MODE_MASK)

#define PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_INBOUND_1_INVERT_MODE_MASK (0x20000000U)
#define PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_INBOUND_1_INVERT_MODE_SHIFT (29U)
/*! INVERT_MODE - Invert Mode Enable.
 *  0b0..Invert Mode Disable
 *  0b1..Invert Mode Enable
 */
#define PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_INBOUND_1_INVERT_MODE(x) (((uint32_t)(((uint32_t)(x)) << PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_INBOUND_1_INVERT_MODE_SHIFT)) & PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_INBOUND_1_INVERT_MODE_MASK)

#define PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_INBOUND_1_MATCH_MODE_MASK (0x40000000U)
#define PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_INBOUND_1_MATCH_MODE_SHIFT (30U)
/*! MATCH_MODE - Match Mode.
 *  0b0..The interpretation is dependent on TLP type, that is, MEM/IO, CFG0, or MSG/MSGD TLPs.
 *  0b1..The interpretation is dependent on TLP type, that is, MEM/IO, CFG0, or MSG/MSGD TLPs.
 */
#define PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_INBOUND_1_MATCH_MODE(x) (((uint32_t)(((uint32_t)(x)) << PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_INBOUND_1_MATCH_MODE_SHIFT)) & PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_INBOUND_1_MATCH_MODE_MASK)

#define PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_INBOUND_1_REGION_EN_MASK (0x80000000U)
#define PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_INBOUND_1_REGION_EN_SHIFT (31U)
/*! REGION_EN - Region Enable.
 *  0b0..Disable
 *  0b1..Enable
 */
#define PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_INBOUND_1_REGION_EN(x) (((uint32_t)(((uint32_t)(x)) << PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_INBOUND_1_REGION_EN_SHIFT)) & PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_INBOUND_1_REGION_EN_MASK)
/*! @} */

/*! @name IATU_LWR_BASE_ADDR_OFF_INBOUND_1 - iATU Lower Base Address Register. */
/*! @{ */

#define PCIE_DMA_IATU_IATU_LWR_BASE_ADDR_OFF_INBOUND_1_LWR_BASE_HW_MASK (0xFFFU)
#define PCIE_DMA_IATU_IATU_LWR_BASE_ADDR_OFF_INBOUND_1_LWR_BASE_HW_SHIFT (0U)
/*! LWR_BASE_HW - Forms bits [n-1:0] of the start address of the address region to be translated. */
#define PCIE_DMA_IATU_IATU_LWR_BASE_ADDR_OFF_INBOUND_1_LWR_BASE_HW(x) (((uint32_t)(((uint32_t)(x)) << PCIE_DMA_IATU_IATU_LWR_BASE_ADDR_OFF_INBOUND_1_LWR_BASE_HW_SHIFT)) & PCIE_DMA_IATU_IATU_LWR_BASE_ADDR_OFF_INBOUND_1_LWR_BASE_HW_MASK)

#define PCIE_DMA_IATU_IATU_LWR_BASE_ADDR_OFF_INBOUND_1_LWR_BASE_RW_MASK (0xFFFFF000U)
#define PCIE_DMA_IATU_IATU_LWR_BASE_ADDR_OFF_INBOUND_1_LWR_BASE_RW_SHIFT (12U)
/*! LWR_BASE_RW - Forms bits [31:n] of the start address of the address region to be translated. */
#define PCIE_DMA_IATU_IATU_LWR_BASE_ADDR_OFF_INBOUND_1_LWR_BASE_RW(x) (((uint32_t)(((uint32_t)(x)) << PCIE_DMA_IATU_IATU_LWR_BASE_ADDR_OFF_INBOUND_1_LWR_BASE_RW_SHIFT)) & PCIE_DMA_IATU_IATU_LWR_BASE_ADDR_OFF_INBOUND_1_LWR_BASE_RW_MASK)
/*! @} */

/*! @name IATU_UPPER_BASE_ADDR_OFF_INBOUND_1 - iATU Upper Base Address Register. */
/*! @{ */

#define PCIE_DMA_IATU_IATU_UPPER_BASE_ADDR_OFF_INBOUND_1_UPPER_BASE_RW_MASK (0xFFFFFFFFU)
#define PCIE_DMA_IATU_IATU_UPPER_BASE_ADDR_OFF_INBOUND_1_UPPER_BASE_RW_SHIFT (0U)
/*! UPPER_BASE_RW - Forms bits [63:32] of the start (and end) address of the address region to be translated. */
#define PCIE_DMA_IATU_IATU_UPPER_BASE_ADDR_OFF_INBOUND_1_UPPER_BASE_RW(x) (((uint32_t)(((uint32_t)(x)) << PCIE_DMA_IATU_IATU_UPPER_BASE_ADDR_OFF_INBOUND_1_UPPER_BASE_RW_SHIFT)) & PCIE_DMA_IATU_IATU_UPPER_BASE_ADDR_OFF_INBOUND_1_UPPER_BASE_RW_MASK)
/*! @} */

/*! @name IATU_LIMIT_ADDR_OFF_INBOUND_1 - iATU Limit Address Register. */
/*! @{ */

#define PCIE_DMA_IATU_IATU_LIMIT_ADDR_OFF_INBOUND_1_CBUF_INCR_MASK (0xFU)
#define PCIE_DMA_IATU_IATU_LIMIT_ADDR_OFF_INBOUND_1_CBUF_INCR_SHIFT (0U)
/*! CBUF_INCR - Circular Buffer Increment.
 *  0b0000..0 (Default; legacy Single Address Location mode)
 *  0b0001..4
 *  0b0010..8
 *  0b0011..16
 *  0b0100..32
 *  0b0101..64
 *  0b0110..128
 *  0b0111..256
 *  0b1000..512
 *  0b1001..1024
 *  0b1010..2048
 *  0b1011..4096
 *  0b1100..8192
 *  0b1101..rsvd.
 *  0b1110..rsvd.
 *  0b1111..rsvd.
 */
#define PCIE_DMA_IATU_IATU_LIMIT_ADDR_OFF_INBOUND_1_CBUF_INCR(x) (((uint32_t)(((uint32_t)(x)) << PCIE_DMA_IATU_IATU_LIMIT_ADDR_OFF_INBOUND_1_CBUF_INCR_SHIFT)) & PCIE_DMA_IATU_IATU_LIMIT_ADDR_OFF_INBOUND_1_CBUF_INCR_MASK)

#define PCIE_DMA_IATU_IATU_LIMIT_ADDR_OFF_INBOUND_1_LIMIT_ADDR_HW_MASK (0xFF0U)
#define PCIE_DMA_IATU_IATU_LIMIT_ADDR_OFF_INBOUND_1_LIMIT_ADDR_HW_SHIFT (4U)
/*! LIMIT_ADDR_HW - Forms lower bits of the end address of the address region to be translated. */
#define PCIE_DMA_IATU_IATU_LIMIT_ADDR_OFF_INBOUND_1_LIMIT_ADDR_HW(x) (((uint32_t)(((uint32_t)(x)) << PCIE_DMA_IATU_IATU_LIMIT_ADDR_OFF_INBOUND_1_LIMIT_ADDR_HW_SHIFT)) & PCIE_DMA_IATU_IATU_LIMIT_ADDR_OFF_INBOUND_1_LIMIT_ADDR_HW_MASK)

#define PCIE_DMA_IATU_IATU_LIMIT_ADDR_OFF_INBOUND_1_LIMIT_ADDR_RW_MASK (0xFFFFF000U)
#define PCIE_DMA_IATU_IATU_LIMIT_ADDR_OFF_INBOUND_1_LIMIT_ADDR_RW_SHIFT (12U)
/*! LIMIT_ADDR_RW - Forms upper bits of the end address of the address region to be translated. */
#define PCIE_DMA_IATU_IATU_LIMIT_ADDR_OFF_INBOUND_1_LIMIT_ADDR_RW(x) (((uint32_t)(((uint32_t)(x)) << PCIE_DMA_IATU_IATU_LIMIT_ADDR_OFF_INBOUND_1_LIMIT_ADDR_RW_SHIFT)) & PCIE_DMA_IATU_IATU_LIMIT_ADDR_OFF_INBOUND_1_LIMIT_ADDR_RW_MASK)
/*! @} */

/*! @name IATU_LWR_TARGET_ADDR_OFF_INBOUND_1 - iATU Lower Target Address Register. */
/*! @{ */

#define PCIE_DMA_IATU_IATU_LWR_TARGET_ADDR_OFF_INBOUND_1_LWR_TARGET_HW_MASK (0xFFFU)
#define PCIE_DMA_IATU_IATU_LWR_TARGET_ADDR_OFF_INBOUND_1_LWR_TARGET_HW_SHIFT (0U)
/*! LWR_TARGET_HW - Forms the LSB's of the Lower Target part of the new address of the translated region. */
#define PCIE_DMA_IATU_IATU_LWR_TARGET_ADDR_OFF_INBOUND_1_LWR_TARGET_HW(x) (((uint32_t)(((uint32_t)(x)) << PCIE_DMA_IATU_IATU_LWR_TARGET_ADDR_OFF_INBOUND_1_LWR_TARGET_HW_SHIFT)) & PCIE_DMA_IATU_IATU_LWR_TARGET_ADDR_OFF_INBOUND_1_LWR_TARGET_HW_MASK)

#define PCIE_DMA_IATU_IATU_LWR_TARGET_ADDR_OFF_INBOUND_1_LWR_TARGET_RW_MASK (0xFFFFF000U)
#define PCIE_DMA_IATU_IATU_LWR_TARGET_ADDR_OFF_INBOUND_1_LWR_TARGET_RW_SHIFT (12U)
/*! LWR_TARGET_RW - Forms MSB's of the Lower Target part of the new address of the translated region. */
#define PCIE_DMA_IATU_IATU_LWR_TARGET_ADDR_OFF_INBOUND_1_LWR_TARGET_RW(x) (((uint32_t)(((uint32_t)(x)) << PCIE_DMA_IATU_IATU_LWR_TARGET_ADDR_OFF_INBOUND_1_LWR_TARGET_RW_SHIFT)) & PCIE_DMA_IATU_IATU_LWR_TARGET_ADDR_OFF_INBOUND_1_LWR_TARGET_RW_MASK)
/*! @} */

/*! @name IATU_UPPER_TARGET_ADDR_OFF_INBOUND_1 - iATU Upper Target Address Register. */
/*! @{ */

#define PCIE_DMA_IATU_IATU_UPPER_TARGET_ADDR_OFF_INBOUND_1_UPPER_TARGET_RW_MASK (0xFFFFFFFFU)
#define PCIE_DMA_IATU_IATU_UPPER_TARGET_ADDR_OFF_INBOUND_1_UPPER_TARGET_RW_SHIFT (0U)
/*! UPPER_TARGET_RW - Forms bits [63:32] of the start address (Upper Target part) of the new address of the translated region. */
#define PCIE_DMA_IATU_IATU_UPPER_TARGET_ADDR_OFF_INBOUND_1_UPPER_TARGET_RW(x) (((uint32_t)(((uint32_t)(x)) << PCIE_DMA_IATU_IATU_UPPER_TARGET_ADDR_OFF_INBOUND_1_UPPER_TARGET_RW_SHIFT)) & PCIE_DMA_IATU_IATU_UPPER_TARGET_ADDR_OFF_INBOUND_1_UPPER_TARGET_RW_MASK)
/*! @} */

/*! @name IATU_UPPR_LIMIT_ADDR_OFF_INBOUND_1 - iATU Upper Limit Address Register. */
/*! @{ */

#define PCIE_DMA_IATU_IATU_UPPR_LIMIT_ADDR_OFF_INBOUND_1_UPPR_LIMIT_ADDR_RW_MASK (0xFFU)
#define PCIE_DMA_IATU_IATU_UPPR_LIMIT_ADDR_OFF_INBOUND_1_UPPR_LIMIT_ADDR_RW_SHIFT (0U)
/*! UPPR_LIMIT_ADDR_RW - Forms the LSB's of the Upper Limit part of the region "end address" to be translated. */
#define PCIE_DMA_IATU_IATU_UPPR_LIMIT_ADDR_OFF_INBOUND_1_UPPR_LIMIT_ADDR_RW(x) (((uint32_t)(((uint32_t)(x)) << PCIE_DMA_IATU_IATU_UPPR_LIMIT_ADDR_OFF_INBOUND_1_UPPR_LIMIT_ADDR_RW_SHIFT)) & PCIE_DMA_IATU_IATU_UPPR_LIMIT_ADDR_OFF_INBOUND_1_UPPR_LIMIT_ADDR_RW_MASK)

#define PCIE_DMA_IATU_IATU_UPPR_LIMIT_ADDR_OFF_INBOUND_1_UPPR_LIMIT_ADDR_HW_MASK (0xFFFFFF00U)
#define PCIE_DMA_IATU_IATU_UPPR_LIMIT_ADDR_OFF_INBOUND_1_UPPR_LIMIT_ADDR_HW_SHIFT (8U)
/*! UPPR_LIMIT_ADDR_HW - Forms MSB's of the Upper Limit part of the region "end address" to be translated. */
#define PCIE_DMA_IATU_IATU_UPPR_LIMIT_ADDR_OFF_INBOUND_1_UPPR_LIMIT_ADDR_HW(x) (((uint32_t)(((uint32_t)(x)) << PCIE_DMA_IATU_IATU_UPPR_LIMIT_ADDR_OFF_INBOUND_1_UPPR_LIMIT_ADDR_HW_SHIFT)) & PCIE_DMA_IATU_IATU_UPPR_LIMIT_ADDR_OFF_INBOUND_1_UPPR_LIMIT_ADDR_HW_MASK)
/*! @} */

/*! @name IATU_REGION_CTRL_1_OFF_OUTBOUND_2 - iATU Region Control 1 Register. */
/*! @{ */

#define PCIE_DMA_IATU_IATU_REGION_CTRL_1_OFF_OUTBOUND_2_TYPE_MASK (0x1FU)
#define PCIE_DMA_IATU_IATU_REGION_CTRL_1_OFF_OUTBOUND_2_TYPE_SHIFT (0U)
/*! TYPE - When the address of an outbound TLP is matched to this region, then the TYPE field of the
 *    TLP is changed to the value in this register.
 */
#define PCIE_DMA_IATU_IATU_REGION_CTRL_1_OFF_OUTBOUND_2_TYPE(x) (((uint32_t)(((uint32_t)(x)) << PCIE_DMA_IATU_IATU_REGION_CTRL_1_OFF_OUTBOUND_2_TYPE_SHIFT)) & PCIE_DMA_IATU_IATU_REGION_CTRL_1_OFF_OUTBOUND_2_TYPE_MASK)

#define PCIE_DMA_IATU_IATU_REGION_CTRL_1_OFF_OUTBOUND_2_TC_MASK (0xE0U)
#define PCIE_DMA_IATU_IATU_REGION_CTRL_1_OFF_OUTBOUND_2_TC_SHIFT (5U)
/*! TC - When the address of an outbound TLP is matched to this region, then the TC field of the TLP
 *    is changed to the value in this register.
 */
#define PCIE_DMA_IATU_IATU_REGION_CTRL_1_OFF_OUTBOUND_2_TC(x) (((uint32_t)(((uint32_t)(x)) << PCIE_DMA_IATU_IATU_REGION_CTRL_1_OFF_OUTBOUND_2_TC_SHIFT)) & PCIE_DMA_IATU_IATU_REGION_CTRL_1_OFF_OUTBOUND_2_TC_MASK)

#define PCIE_DMA_IATU_IATU_REGION_CTRL_1_OFF_OUTBOUND_2_TD_MASK (0x100U)
#define PCIE_DMA_IATU_IATU_REGION_CTRL_1_OFF_OUTBOUND_2_TD_SHIFT (8U)
/*! TD - This is a reserved field. */
#define PCIE_DMA_IATU_IATU_REGION_CTRL_1_OFF_OUTBOUND_2_TD(x) (((uint32_t)(((uint32_t)(x)) << PCIE_DMA_IATU_IATU_REGION_CTRL_1_OFF_OUTBOUND_2_TD_SHIFT)) & PCIE_DMA_IATU_IATU_REGION_CTRL_1_OFF_OUTBOUND_2_TD_MASK)

#define PCIE_DMA_IATU_IATU_REGION_CTRL_1_OFF_OUTBOUND_2_ATTR_MASK (0x600U)
#define PCIE_DMA_IATU_IATU_REGION_CTRL_1_OFF_OUTBOUND_2_ATTR_SHIFT (9U)
/*! ATTR - When the address of an outbound TLP is matched to this region, then the ATTR field of the
 *    TLP is changed to the value in this register.
 */
#define PCIE_DMA_IATU_IATU_REGION_CTRL_1_OFF_OUTBOUND_2_ATTR(x) (((uint32_t)(((uint32_t)(x)) << PCIE_DMA_IATU_IATU_REGION_CTRL_1_OFF_OUTBOUND_2_ATTR_SHIFT)) & PCIE_DMA_IATU_IATU_REGION_CTRL_1_OFF_OUTBOUND_2_ATTR_MASK)

#define PCIE_DMA_IATU_IATU_REGION_CTRL_1_OFF_OUTBOUND_2_INCREASE_REGION_SIZE_MASK (0x2000U)
#define PCIE_DMA_IATU_IATU_REGION_CTRL_1_OFF_OUTBOUND_2_INCREASE_REGION_SIZE_SHIFT (13U)
/*! INCREASE_REGION_SIZE - Increase the maximum ATU Region size.
 *  0b0..Maximum ATU Region size is 4 GB (default)
 *  0b1..Maximum ATU Region size is 1TB
 */
#define PCIE_DMA_IATU_IATU_REGION_CTRL_1_OFF_OUTBOUND_2_INCREASE_REGION_SIZE(x) (((uint32_t)(((uint32_t)(x)) << PCIE_DMA_IATU_IATU_REGION_CTRL_1_OFF_OUTBOUND_2_INCREASE_REGION_SIZE_SHIFT)) & PCIE_DMA_IATU_IATU_REGION_CTRL_1_OFF_OUTBOUND_2_INCREASE_REGION_SIZE_MASK)

#define PCIE_DMA_IATU_IATU_REGION_CTRL_1_OFF_OUTBOUND_2_CTRL_1_FUNC_NUM_MASK (0x700000U)
#define PCIE_DMA_IATU_IATU_REGION_CTRL_1_OFF_OUTBOUND_2_CTRL_1_FUNC_NUM_SHIFT (20U)
/*! CTRL_1_FUNC_NUM - Function Number. */
#define PCIE_DMA_IATU_IATU_REGION_CTRL_1_OFF_OUTBOUND_2_CTRL_1_FUNC_NUM(x) (((uint32_t)(((uint32_t)(x)) << PCIE_DMA_IATU_IATU_REGION_CTRL_1_OFF_OUTBOUND_2_CTRL_1_FUNC_NUM_SHIFT)) & PCIE_DMA_IATU_IATU_REGION_CTRL_1_OFF_OUTBOUND_2_CTRL_1_FUNC_NUM_MASK)
/*! @} */

/*! @name IATU_REGION_CTRL_2_OFF_OUTBOUND_2 - iATU Region Control 2 Register. */
/*! @{ */

#define PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_OUTBOUND_2_MSG_CODE_MASK (0xFFU)
#define PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_OUTBOUND_2_MSG_CODE_SHIFT (0U)
/*! MSG_CODE - MSG TLPs (Message Code). */
#define PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_OUTBOUND_2_MSG_CODE(x) (((uint32_t)(((uint32_t)(x)) << PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_OUTBOUND_2_MSG_CODE_SHIFT)) & PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_OUTBOUND_2_MSG_CODE_MASK)

#define PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_OUTBOUND_2_TAG_MASK (0xFF00U)
#define PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_OUTBOUND_2_TAG_SHIFT (8U)
/*! TAG - TAG. */
#define PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_OUTBOUND_2_TAG(x) (((uint32_t)(((uint32_t)(x)) << PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_OUTBOUND_2_TAG_SHIFT)) & PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_OUTBOUND_2_TAG_MASK)

#define PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_OUTBOUND_2_TAG_SUBSTITUTE_EN_MASK (0x10000U)
#define PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_OUTBOUND_2_TAG_SUBSTITUTE_EN_SHIFT (16U)
/*! TAG_SUBSTITUTE_EN - TAG Substitute Enable.
 *  0b0..Disable
 *  0b1..Enable
 */
#define PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_OUTBOUND_2_TAG_SUBSTITUTE_EN(x) (((uint32_t)(((uint32_t)(x)) << PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_OUTBOUND_2_TAG_SUBSTITUTE_EN_SHIFT)) & PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_OUTBOUND_2_TAG_SUBSTITUTE_EN_MASK)

#define PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_OUTBOUND_2_FUNC_BYPASS_MASK (0x80000U)
#define PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_OUTBOUND_2_FUNC_BYPASS_SHIFT (19U)
/*! FUNC_BYPASS - Function Number Translation Bypass.
 *  0b0..Disable
 *  0b1..Enable
 */
#define PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_OUTBOUND_2_FUNC_BYPASS(x) (((uint32_t)(((uint32_t)(x)) << PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_OUTBOUND_2_FUNC_BYPASS_SHIFT)) & PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_OUTBOUND_2_FUNC_BYPASS_MASK)

#define PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_OUTBOUND_2_SNP_MASK (0x100000U)
#define PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_OUTBOUND_2_SNP_SHIFT (20U)
/*! SNP - Serialize Non-Posted Requests.
 *  0b0..Disable
 *  0b1..Enable
 */
#define PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_OUTBOUND_2_SNP(x) (((uint32_t)(((uint32_t)(x)) << PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_OUTBOUND_2_SNP_SHIFT)) & PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_OUTBOUND_2_SNP_MASK)

#define PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_OUTBOUND_2_TLP_HEADER_FIELDS_BYPASS_MASK (0x200000U)
#define PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_OUTBOUND_2_TLP_HEADER_FIELDS_BYPASS_SHIFT (21U)
/*! TLP_HEADER_FIELDS_BYPASS - TLP Header Fields Translation Bypass. */
#define PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_OUTBOUND_2_TLP_HEADER_FIELDS_BYPASS(x) (((uint32_t)(((uint32_t)(x)) << PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_OUTBOUND_2_TLP_HEADER_FIELDS_BYPASS_SHIFT)) & PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_OUTBOUND_2_TLP_HEADER_FIELDS_BYPASS_MASK)

#define PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_OUTBOUND_2_INHIBIT_PAYLOAD_MASK (0x400000U)
#define PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_OUTBOUND_2_INHIBIT_PAYLOAD_SHIFT (22U)
/*! INHIBIT_PAYLOAD - Inhibit TLP Payload Data for TLP's in Matched Region; assign iATU region to be TLP without data.
 *  0b0..Fmt[1] =0/1 so that TLPs with or without data can be sent.
 *  0b1..Fmt[1] =0 so that only TLP type without data is sent. For example, a Msg instead of MsgD will be sent.
 */
#define PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_OUTBOUND_2_INHIBIT_PAYLOAD(x) (((uint32_t)(((uint32_t)(x)) << PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_OUTBOUND_2_INHIBIT_PAYLOAD_SHIFT)) & PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_OUTBOUND_2_INHIBIT_PAYLOAD_MASK)

#define PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_OUTBOUND_2_HEADER_SUBSTITUTE_EN_MASK (0x800000U)
#define PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_OUTBOUND_2_HEADER_SUBSTITUTE_EN_SHIFT (23U)
/*! HEADER_SUBSTITUTE_EN - Header Substitute Enable.
 *  0b0..LWR_TARGET_RW in the iATU_LWR_TARGET_ADDR_OFF_OUTBOUND_i register forms the new address of the translated region.
 *  0b1..LWR_TARGET_RW in the iATU_LWR_TARGET_ADDR_OFF_OUTBOUND_i register is used to fill bytes 8-to-11 (for 3
 *       DWORD header) or bytes 12-to-15 (for 4 DWORD header) of the translated TLP header.
 */
#define PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_OUTBOUND_2_HEADER_SUBSTITUTE_EN(x) (((uint32_t)(((uint32_t)(x)) << PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_OUTBOUND_2_HEADER_SUBSTITUTE_EN_SHIFT)) & PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_OUTBOUND_2_HEADER_SUBSTITUTE_EN_MASK)

#define PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_OUTBOUND_2_DMA_BYPASS_MASK (0x8000000U)
#define PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_OUTBOUND_2_DMA_BYPASS_SHIFT (27U)
/*! DMA_BYPASS - DMA Bypass Mode.
 *  0b0..Disable
 *  0b1..Enable
 */
#define PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_OUTBOUND_2_DMA_BYPASS(x) (((uint32_t)(((uint32_t)(x)) << PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_OUTBOUND_2_DMA_BYPASS_SHIFT)) & PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_OUTBOUND_2_DMA_BYPASS_MASK)

#define PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_OUTBOUND_2_CFG_SHIFT_MODE_MASK (0x10000000U)
#define PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_OUTBOUND_2_CFG_SHIFT_MODE_SHIFT (28U)
/*! CFG_SHIFT_MODE - CFG Shift Mode. */
#define PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_OUTBOUND_2_CFG_SHIFT_MODE(x) (((uint32_t)(((uint32_t)(x)) << PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_OUTBOUND_2_CFG_SHIFT_MODE_SHIFT)) & PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_OUTBOUND_2_CFG_SHIFT_MODE_MASK)

#define PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_OUTBOUND_2_INVERT_MODE_MASK (0x20000000U)
#define PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_OUTBOUND_2_INVERT_MODE_SHIFT (29U)
/*! INVERT_MODE - Invert Mode.
 *  0b0..Disable
 *  0b1..Enable
 */
#define PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_OUTBOUND_2_INVERT_MODE(x) (((uint32_t)(((uint32_t)(x)) << PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_OUTBOUND_2_INVERT_MODE_SHIFT)) & PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_OUTBOUND_2_INVERT_MODE_MASK)

#define PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_OUTBOUND_2_REGION_EN_MASK (0x80000000U)
#define PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_OUTBOUND_2_REGION_EN_SHIFT (31U)
/*! REGION_EN - Region Enable. */
#define PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_OUTBOUND_2_REGION_EN(x) (((uint32_t)(((uint32_t)(x)) << PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_OUTBOUND_2_REGION_EN_SHIFT)) & PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_OUTBOUND_2_REGION_EN_MASK)
/*! @} */

/*! @name IATU_LWR_BASE_ADDR_OFF_OUTBOUND_2 - iATU Lower Base Address Register. */
/*! @{ */

#define PCIE_DMA_IATU_IATU_LWR_BASE_ADDR_OFF_OUTBOUND_2_LWR_BASE_HW_MASK (0xFFFU)
#define PCIE_DMA_IATU_IATU_LWR_BASE_ADDR_OFF_OUTBOUND_2_LWR_BASE_HW_SHIFT (0U)
/*! LWR_BASE_HW - Forms bits [n-1:0] of the start address of the address region to be translated. */
#define PCIE_DMA_IATU_IATU_LWR_BASE_ADDR_OFF_OUTBOUND_2_LWR_BASE_HW(x) (((uint32_t)(((uint32_t)(x)) << PCIE_DMA_IATU_IATU_LWR_BASE_ADDR_OFF_OUTBOUND_2_LWR_BASE_HW_SHIFT)) & PCIE_DMA_IATU_IATU_LWR_BASE_ADDR_OFF_OUTBOUND_2_LWR_BASE_HW_MASK)

#define PCIE_DMA_IATU_IATU_LWR_BASE_ADDR_OFF_OUTBOUND_2_LWR_BASE_RW_MASK (0xFFFFF000U)
#define PCIE_DMA_IATU_IATU_LWR_BASE_ADDR_OFF_OUTBOUND_2_LWR_BASE_RW_SHIFT (12U)
/*! LWR_BASE_RW - Forms bits [31:n] of the start address of the address region to be translated. */
#define PCIE_DMA_IATU_IATU_LWR_BASE_ADDR_OFF_OUTBOUND_2_LWR_BASE_RW(x) (((uint32_t)(((uint32_t)(x)) << PCIE_DMA_IATU_IATU_LWR_BASE_ADDR_OFF_OUTBOUND_2_LWR_BASE_RW_SHIFT)) & PCIE_DMA_IATU_IATU_LWR_BASE_ADDR_OFF_OUTBOUND_2_LWR_BASE_RW_MASK)
/*! @} */

/*! @name IATU_UPPER_BASE_ADDR_OFF_OUTBOUND_2 - iATU Upper Base Address Register. */
/*! @{ */

#define PCIE_DMA_IATU_IATU_UPPER_BASE_ADDR_OFF_OUTBOUND_2_UPPER_BASE_RW_MASK (0xFFFFFFFFU)
#define PCIE_DMA_IATU_IATU_UPPER_BASE_ADDR_OFF_OUTBOUND_2_UPPER_BASE_RW_SHIFT (0U)
/*! UPPER_BASE_RW - Forms bits [63:32] of the start (and end) address of the address region to be translated. */
#define PCIE_DMA_IATU_IATU_UPPER_BASE_ADDR_OFF_OUTBOUND_2_UPPER_BASE_RW(x) (((uint32_t)(((uint32_t)(x)) << PCIE_DMA_IATU_IATU_UPPER_BASE_ADDR_OFF_OUTBOUND_2_UPPER_BASE_RW_SHIFT)) & PCIE_DMA_IATU_IATU_UPPER_BASE_ADDR_OFF_OUTBOUND_2_UPPER_BASE_RW_MASK)
/*! @} */

/*! @name IATU_LIMIT_ADDR_OFF_OUTBOUND_2 - iATU Limit Address Register. */
/*! @{ */

#define PCIE_DMA_IATU_IATU_LIMIT_ADDR_OFF_OUTBOUND_2_CBUF_INCR_MASK (0xFU)
#define PCIE_DMA_IATU_IATU_LIMIT_ADDR_OFF_OUTBOUND_2_CBUF_INCR_SHIFT (0U)
/*! CBUF_INCR - Circular Buffer. */
#define PCIE_DMA_IATU_IATU_LIMIT_ADDR_OFF_OUTBOUND_2_CBUF_INCR(x) (((uint32_t)(((uint32_t)(x)) << PCIE_DMA_IATU_IATU_LIMIT_ADDR_OFF_OUTBOUND_2_CBUF_INCR_SHIFT)) & PCIE_DMA_IATU_IATU_LIMIT_ADDR_OFF_OUTBOUND_2_CBUF_INCR_MASK)

#define PCIE_DMA_IATU_IATU_LIMIT_ADDR_OFF_OUTBOUND_2_LIMIT_ADDR_HW_MASK (0xFF0U)
#define PCIE_DMA_IATU_IATU_LIMIT_ADDR_OFF_OUTBOUND_2_LIMIT_ADDR_HW_SHIFT (4U)
/*! LIMIT_ADDR_HW - Forms lower bits of the end address of the address region to be translated. */
#define PCIE_DMA_IATU_IATU_LIMIT_ADDR_OFF_OUTBOUND_2_LIMIT_ADDR_HW(x) (((uint32_t)(((uint32_t)(x)) << PCIE_DMA_IATU_IATU_LIMIT_ADDR_OFF_OUTBOUND_2_LIMIT_ADDR_HW_SHIFT)) & PCIE_DMA_IATU_IATU_LIMIT_ADDR_OFF_OUTBOUND_2_LIMIT_ADDR_HW_MASK)

#define PCIE_DMA_IATU_IATU_LIMIT_ADDR_OFF_OUTBOUND_2_LIMIT_ADDR_RW_MASK (0xFFFFF000U)
#define PCIE_DMA_IATU_IATU_LIMIT_ADDR_OFF_OUTBOUND_2_LIMIT_ADDR_RW_SHIFT (12U)
/*! LIMIT_ADDR_RW - Forms upper bits of the end address of the address region to be translated. */
#define PCIE_DMA_IATU_IATU_LIMIT_ADDR_OFF_OUTBOUND_2_LIMIT_ADDR_RW(x) (((uint32_t)(((uint32_t)(x)) << PCIE_DMA_IATU_IATU_LIMIT_ADDR_OFF_OUTBOUND_2_LIMIT_ADDR_RW_SHIFT)) & PCIE_DMA_IATU_IATU_LIMIT_ADDR_OFF_OUTBOUND_2_LIMIT_ADDR_RW_MASK)
/*! @} */

/*! @name IATU_LWR_TARGET_ADDR_OFF_OUTBOUND_2 - iATU Lower Target Address Register. */
/*! @{ */

#define PCIE_DMA_IATU_IATU_LWR_TARGET_ADDR_OFF_OUTBOUND_2_LWR_TARGET_RW_OUTBOUND_MASK (0xFFFFFFFFU)
#define PCIE_DMA_IATU_IATU_LWR_TARGET_ADDR_OFF_OUTBOUND_2_LWR_TARGET_RW_OUTBOUND_SHIFT (0U)
/*! LWR_TARGET_RW_OUTBOUND - LWR_TARGET_RW_OUTBOUND */
#define PCIE_DMA_IATU_IATU_LWR_TARGET_ADDR_OFF_OUTBOUND_2_LWR_TARGET_RW_OUTBOUND(x) (((uint32_t)(((uint32_t)(x)) << PCIE_DMA_IATU_IATU_LWR_TARGET_ADDR_OFF_OUTBOUND_2_LWR_TARGET_RW_OUTBOUND_SHIFT)) & PCIE_DMA_IATU_IATU_LWR_TARGET_ADDR_OFF_OUTBOUND_2_LWR_TARGET_RW_OUTBOUND_MASK)
/*! @} */

/*! @name IATU_UPPER_TARGET_ADDR_OFF_OUTBOUND_2 - iATU Upper Target Address Register. */
/*! @{ */

#define PCIE_DMA_IATU_IATU_UPPER_TARGET_ADDR_OFF_OUTBOUND_2_UPPER_TARGET_RW_MASK (0xFFFFFFFFU)
#define PCIE_DMA_IATU_IATU_UPPER_TARGET_ADDR_OFF_OUTBOUND_2_UPPER_TARGET_RW_SHIFT (0U)
/*! UPPER_TARGET_RW - Forms bits [63:32] of the start address (Upper Target part) of the new address of the translated region. */
#define PCIE_DMA_IATU_IATU_UPPER_TARGET_ADDR_OFF_OUTBOUND_2_UPPER_TARGET_RW(x) (((uint32_t)(((uint32_t)(x)) << PCIE_DMA_IATU_IATU_UPPER_TARGET_ADDR_OFF_OUTBOUND_2_UPPER_TARGET_RW_SHIFT)) & PCIE_DMA_IATU_IATU_UPPER_TARGET_ADDR_OFF_OUTBOUND_2_UPPER_TARGET_RW_MASK)
/*! @} */

/*! @name IATU_UPPR_LIMIT_ADDR_OFF_OUTBOUND_2 - iATU Upper Limit Address Register. */
/*! @{ */

#define PCIE_DMA_IATU_IATU_UPPR_LIMIT_ADDR_OFF_OUTBOUND_2_UPPR_LIMIT_ADDR_RW_MASK (0xFFU)
#define PCIE_DMA_IATU_IATU_UPPR_LIMIT_ADDR_OFF_OUTBOUND_2_UPPR_LIMIT_ADDR_RW_SHIFT (0U)
/*! UPPR_LIMIT_ADDR_RW - Forms the LSB's of the Upper Limit part of the region "end address" to be translated. */
#define PCIE_DMA_IATU_IATU_UPPR_LIMIT_ADDR_OFF_OUTBOUND_2_UPPR_LIMIT_ADDR_RW(x) (((uint32_t)(((uint32_t)(x)) << PCIE_DMA_IATU_IATU_UPPR_LIMIT_ADDR_OFF_OUTBOUND_2_UPPR_LIMIT_ADDR_RW_SHIFT)) & PCIE_DMA_IATU_IATU_UPPR_LIMIT_ADDR_OFF_OUTBOUND_2_UPPR_LIMIT_ADDR_RW_MASK)

#define PCIE_DMA_IATU_IATU_UPPR_LIMIT_ADDR_OFF_OUTBOUND_2_UPPR_LIMIT_ADDR_HW_MASK (0xFFFFFF00U)
#define PCIE_DMA_IATU_IATU_UPPR_LIMIT_ADDR_OFF_OUTBOUND_2_UPPR_LIMIT_ADDR_HW_SHIFT (8U)
/*! UPPR_LIMIT_ADDR_HW - Forms MSB's of the Upper Limit part of the region "end address" to be translated. */
#define PCIE_DMA_IATU_IATU_UPPR_LIMIT_ADDR_OFF_OUTBOUND_2_UPPR_LIMIT_ADDR_HW(x) (((uint32_t)(((uint32_t)(x)) << PCIE_DMA_IATU_IATU_UPPR_LIMIT_ADDR_OFF_OUTBOUND_2_UPPR_LIMIT_ADDR_HW_SHIFT)) & PCIE_DMA_IATU_IATU_UPPR_LIMIT_ADDR_OFF_OUTBOUND_2_UPPR_LIMIT_ADDR_HW_MASK)
/*! @} */

/*! @name IATU_REGION_CTRL_1_OFF_INBOUND_2 - iATU Region Control 1 Register. */
/*! @{ */

#define PCIE_DMA_IATU_IATU_REGION_CTRL_1_OFF_INBOUND_2_TYPE_MASK (0x1FU)
#define PCIE_DMA_IATU_IATU_REGION_CTRL_1_OFF_INBOUND_2_TYPE_SHIFT (0U)
/*! TYPE - TYPE */
#define PCIE_DMA_IATU_IATU_REGION_CTRL_1_OFF_INBOUND_2_TYPE(x) (((uint32_t)(((uint32_t)(x)) << PCIE_DMA_IATU_IATU_REGION_CTRL_1_OFF_INBOUND_2_TYPE_SHIFT)) & PCIE_DMA_IATU_IATU_REGION_CTRL_1_OFF_INBOUND_2_TYPE_MASK)

#define PCIE_DMA_IATU_IATU_REGION_CTRL_1_OFF_INBOUND_2_TC_MASK (0xE0U)
#define PCIE_DMA_IATU_IATU_REGION_CTRL_1_OFF_INBOUND_2_TC_SHIFT (5U)
/*! TC - TC */
#define PCIE_DMA_IATU_IATU_REGION_CTRL_1_OFF_INBOUND_2_TC(x) (((uint32_t)(((uint32_t)(x)) << PCIE_DMA_IATU_IATU_REGION_CTRL_1_OFF_INBOUND_2_TC_SHIFT)) & PCIE_DMA_IATU_IATU_REGION_CTRL_1_OFF_INBOUND_2_TC_MASK)

#define PCIE_DMA_IATU_IATU_REGION_CTRL_1_OFF_INBOUND_2_TD_MASK (0x100U)
#define PCIE_DMA_IATU_IATU_REGION_CTRL_1_OFF_INBOUND_2_TD_SHIFT (8U)
/*! TD - TD */
#define PCIE_DMA_IATU_IATU_REGION_CTRL_1_OFF_INBOUND_2_TD(x) (((uint32_t)(((uint32_t)(x)) << PCIE_DMA_IATU_IATU_REGION_CTRL_1_OFF_INBOUND_2_TD_SHIFT)) & PCIE_DMA_IATU_IATU_REGION_CTRL_1_OFF_INBOUND_2_TD_MASK)

#define PCIE_DMA_IATU_IATU_REGION_CTRL_1_OFF_INBOUND_2_ATTR_MASK (0x600U)
#define PCIE_DMA_IATU_IATU_REGION_CTRL_1_OFF_INBOUND_2_ATTR_SHIFT (9U)
/*! ATTR - ATTR */
#define PCIE_DMA_IATU_IATU_REGION_CTRL_1_OFF_INBOUND_2_ATTR(x) (((uint32_t)(((uint32_t)(x)) << PCIE_DMA_IATU_IATU_REGION_CTRL_1_OFF_INBOUND_2_ATTR_SHIFT)) & PCIE_DMA_IATU_IATU_REGION_CTRL_1_OFF_INBOUND_2_ATTR_MASK)

#define PCIE_DMA_IATU_IATU_REGION_CTRL_1_OFF_INBOUND_2_INCREASE_REGION_SIZE_MASK (0x2000U)
#define PCIE_DMA_IATU_IATU_REGION_CTRL_1_OFF_INBOUND_2_INCREASE_REGION_SIZE_SHIFT (13U)
/*! INCREASE_REGION_SIZE - Increase the maximum ATU Region size.
 *  0b0..Maximum ATU Region size is 4 GB (default)
 *  0b1..Maximum ATU Region size is 1TB
 */
#define PCIE_DMA_IATU_IATU_REGION_CTRL_1_OFF_INBOUND_2_INCREASE_REGION_SIZE(x) (((uint32_t)(((uint32_t)(x)) << PCIE_DMA_IATU_IATU_REGION_CTRL_1_OFF_INBOUND_2_INCREASE_REGION_SIZE_SHIFT)) & PCIE_DMA_IATU_IATU_REGION_CTRL_1_OFF_INBOUND_2_INCREASE_REGION_SIZE_MASK)

#define PCIE_DMA_IATU_IATU_REGION_CTRL_1_OFF_INBOUND_2_CTRL_1_FUNC_NUM_MASK (0x700000U)
#define PCIE_DMA_IATU_IATU_REGION_CTRL_1_OFF_INBOUND_2_CTRL_1_FUNC_NUM_SHIFT (20U)
/*! CTRL_1_FUNC_NUM - Function Number. */
#define PCIE_DMA_IATU_IATU_REGION_CTRL_1_OFF_INBOUND_2_CTRL_1_FUNC_NUM(x) (((uint32_t)(((uint32_t)(x)) << PCIE_DMA_IATU_IATU_REGION_CTRL_1_OFF_INBOUND_2_CTRL_1_FUNC_NUM_SHIFT)) & PCIE_DMA_IATU_IATU_REGION_CTRL_1_OFF_INBOUND_2_CTRL_1_FUNC_NUM_MASK)
/*! @} */

/*! @name IATU_REGION_CTRL_2_OFF_INBOUND_2 - iATU Region Control 2 Register. */
/*! @{ */

#define PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_INBOUND_2_MSG_CODE_MASK (0xFFU)
#define PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_INBOUND_2_MSG_CODE_SHIFT (0U)
/*! MSG_CODE - MSG TLPs: (Message Code). */
#define PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_INBOUND_2_MSG_CODE(x) (((uint32_t)(((uint32_t)(x)) << PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_INBOUND_2_MSG_CODE_SHIFT)) & PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_INBOUND_2_MSG_CODE_MASK)

#define PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_INBOUND_2_BAR_NUM_MASK (0x700U)
#define PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_INBOUND_2_BAR_NUM_SHIFT (8U)
/*! BAR_NUM - BAR Number.
 *  0b000..BAR0
 *  0b001..BAR1
 *  0b010..BAR2
 *  0b011..BAR3
 *  0b100..BAR4
 *  0b101..BAR5
 *  0b110..ROM
 *  0b111..reserved
 */
#define PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_INBOUND_2_BAR_NUM(x) (((uint32_t)(((uint32_t)(x)) << PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_INBOUND_2_BAR_NUM_SHIFT)) & PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_INBOUND_2_BAR_NUM_MASK)

#define PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_INBOUND_2_MSG_TYPE_MATCH_MODE_MASK (0x2000U)
#define PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_INBOUND_2_MSG_TYPE_MATCH_MODE_SHIFT (13U)
/*! MSG_TYPE_MATCH_MODE - Message Type Match Mode.
 *  0b0..Disable
 *  0b1..Enable
 */
#define PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_INBOUND_2_MSG_TYPE_MATCH_MODE(x) (((uint32_t)(((uint32_t)(x)) << PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_INBOUND_2_MSG_TYPE_MATCH_MODE_SHIFT)) & PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_INBOUND_2_MSG_TYPE_MATCH_MODE_MASK)

#define PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_INBOUND_2_TC_MATCH_EN_MASK (0x4000U)
#define PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_INBOUND_2_TC_MATCH_EN_SHIFT (14U)
/*! TC_MATCH_EN - TC Match Enable.
 *  0b0..TC Match Disable
 *  0b1..TC Match Enable
 */
#define PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_INBOUND_2_TC_MATCH_EN(x) (((uint32_t)(((uint32_t)(x)) << PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_INBOUND_2_TC_MATCH_EN_SHIFT)) & PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_INBOUND_2_TC_MATCH_EN_MASK)

#define PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_INBOUND_2_TD_MATCH_EN_MASK (0x8000U)
#define PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_INBOUND_2_TD_MATCH_EN_SHIFT (15U)
/*! TD_MATCH_EN - TD Match Enable.
 *  0b0..TD Match Disable
 *  0b1..TD Match Enable
 */
#define PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_INBOUND_2_TD_MATCH_EN(x) (((uint32_t)(((uint32_t)(x)) << PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_INBOUND_2_TD_MATCH_EN_SHIFT)) & PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_INBOUND_2_TD_MATCH_EN_MASK)

#define PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_INBOUND_2_ATTR_MATCH_EN_MASK (0x10000U)
#define PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_INBOUND_2_ATTR_MATCH_EN_SHIFT (16U)
/*! ATTR_MATCH_EN - ATTR Match Enable.
 *  0b0..ATTR Match Disable
 *  0b1..ATTR Match Enable
 */
#define PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_INBOUND_2_ATTR_MATCH_EN(x) (((uint32_t)(((uint32_t)(x)) << PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_INBOUND_2_ATTR_MATCH_EN_SHIFT)) & PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_INBOUND_2_ATTR_MATCH_EN_MASK)

#define PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_INBOUND_2_FUNC_NUM_MATCH_EN_MASK (0x80000U)
#define PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_INBOUND_2_FUNC_NUM_MATCH_EN_SHIFT (19U)
/*! FUNC_NUM_MATCH_EN - Function Number Match Enable.
 *  0b0..Function Number Match Disable
 *  0b1..Function Number Match Enable
 */
#define PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_INBOUND_2_FUNC_NUM_MATCH_EN(x) (((uint32_t)(((uint32_t)(x)) << PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_INBOUND_2_FUNC_NUM_MATCH_EN_SHIFT)) & PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_INBOUND_2_FUNC_NUM_MATCH_EN_MASK)

#define PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_INBOUND_2_MSG_CODE_MATCH_EN_MASK (0x200000U)
#define PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_INBOUND_2_MSG_CODE_MATCH_EN_SHIFT (21U)
/*! MSG_CODE_MATCH_EN - Message Code Match Enable (Msg TLPS).
 *  0b0..Virtual Function Number Match Disable
 *  0b1..Message Code Match Enable (for Msg TLPS) or ST Match Enable (for Mem TLPs)
 */
#define PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_INBOUND_2_MSG_CODE_MATCH_EN(x) (((uint32_t)(((uint32_t)(x)) << PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_INBOUND_2_MSG_CODE_MATCH_EN_SHIFT)) & PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_INBOUND_2_MSG_CODE_MATCH_EN_MASK)

#define PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_INBOUND_2_SINGLE_ADDR_LOC_TRANS_EN_MASK (0x800000U)
#define PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_INBOUND_2_SINGLE_ADDR_LOC_TRANS_EN_SHIFT (23U)
/*! SINGLE_ADDR_LOC_TRANS_EN - Single Address Location Translate Enable.
 *  0b0..Disable
 *  0b1..Enable
 */
#define PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_INBOUND_2_SINGLE_ADDR_LOC_TRANS_EN(x) (((uint32_t)(((uint32_t)(x)) << PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_INBOUND_2_SINGLE_ADDR_LOC_TRANS_EN_SHIFT)) & PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_INBOUND_2_SINGLE_ADDR_LOC_TRANS_EN_MASK)

#define PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_INBOUND_2_RESPONSE_CODE_MASK (0x3000000U)
#define PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_INBOUND_2_RESPONSE_CODE_SHIFT (24U)
/*! RESPONSE_CODE - Response Code.
 *  0b00..Normal RADM filter response is used.
 *  0b01..Unsupported request (UR)
 *  0b10..Completer abort (CA)
 *  0b11..Not used / undefined / reserved
 */
#define PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_INBOUND_2_RESPONSE_CODE(x) (((uint32_t)(((uint32_t)(x)) << PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_INBOUND_2_RESPONSE_CODE_SHIFT)) & PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_INBOUND_2_RESPONSE_CODE_MASK)

#define PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_INBOUND_2_FUZZY_TYPE_MATCH_CODE_MASK (0x8000000U)
#define PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_INBOUND_2_FUZZY_TYPE_MATCH_CODE_SHIFT (27U)
/*! FUZZY_TYPE_MATCH_CODE - Fuzzy Type Match Enable.
 *  0b0..Fuzzy Type Match Disable
 *  0b1..Fuzzy Type Match Enable
 */
#define PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_INBOUND_2_FUZZY_TYPE_MATCH_CODE(x) (((uint32_t)(((uint32_t)(x)) << PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_INBOUND_2_FUZZY_TYPE_MATCH_CODE_SHIFT)) & PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_INBOUND_2_FUZZY_TYPE_MATCH_CODE_MASK)

#define PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_INBOUND_2_CFG_SHIFT_MODE_MASK (0x10000000U)
#define PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_INBOUND_2_CFG_SHIFT_MODE_SHIFT (28U)
/*! CFG_SHIFT_MODE - CFG Shift Enable.
 *  0b0..CFG Shift Disable
 *  0b1..CFG Shift Enable
 */
#define PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_INBOUND_2_CFG_SHIFT_MODE(x) (((uint32_t)(((uint32_t)(x)) << PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_INBOUND_2_CFG_SHIFT_MODE_SHIFT)) & PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_INBOUND_2_CFG_SHIFT_MODE_MASK)

#define PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_INBOUND_2_INVERT_MODE_MASK (0x20000000U)
#define PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_INBOUND_2_INVERT_MODE_SHIFT (29U)
/*! INVERT_MODE - Invert Mode Enable.
 *  0b0..Invert Mode Disable
 *  0b1..Invert Mode Enable
 */
#define PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_INBOUND_2_INVERT_MODE(x) (((uint32_t)(((uint32_t)(x)) << PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_INBOUND_2_INVERT_MODE_SHIFT)) & PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_INBOUND_2_INVERT_MODE_MASK)

#define PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_INBOUND_2_MATCH_MODE_MASK (0x40000000U)
#define PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_INBOUND_2_MATCH_MODE_SHIFT (30U)
/*! MATCH_MODE - Match Mode.
 *  0b0..The interpretation is dependent on TLP type, that is, MEM/IO, CFG0, or MSG/MSGD TLPs.
 *  0b1..The interpretation is dependent on TLP type, that is, MEM/IO, CFG0, or MSG/MSGD TLPs.
 */
#define PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_INBOUND_2_MATCH_MODE(x) (((uint32_t)(((uint32_t)(x)) << PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_INBOUND_2_MATCH_MODE_SHIFT)) & PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_INBOUND_2_MATCH_MODE_MASK)

#define PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_INBOUND_2_REGION_EN_MASK (0x80000000U)
#define PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_INBOUND_2_REGION_EN_SHIFT (31U)
/*! REGION_EN - Region Enable.
 *  0b0..Disable
 *  0b1..Enable
 */
#define PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_INBOUND_2_REGION_EN(x) (((uint32_t)(((uint32_t)(x)) << PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_INBOUND_2_REGION_EN_SHIFT)) & PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_INBOUND_2_REGION_EN_MASK)
/*! @} */

/*! @name IATU_LWR_BASE_ADDR_OFF_INBOUND_2 - iATU Lower Base Address Register. */
/*! @{ */

#define PCIE_DMA_IATU_IATU_LWR_BASE_ADDR_OFF_INBOUND_2_LWR_BASE_HW_MASK (0xFFFU)
#define PCIE_DMA_IATU_IATU_LWR_BASE_ADDR_OFF_INBOUND_2_LWR_BASE_HW_SHIFT (0U)
/*! LWR_BASE_HW - Forms bits [n-1:0] of the start address of the address region to be translated. */
#define PCIE_DMA_IATU_IATU_LWR_BASE_ADDR_OFF_INBOUND_2_LWR_BASE_HW(x) (((uint32_t)(((uint32_t)(x)) << PCIE_DMA_IATU_IATU_LWR_BASE_ADDR_OFF_INBOUND_2_LWR_BASE_HW_SHIFT)) & PCIE_DMA_IATU_IATU_LWR_BASE_ADDR_OFF_INBOUND_2_LWR_BASE_HW_MASK)

#define PCIE_DMA_IATU_IATU_LWR_BASE_ADDR_OFF_INBOUND_2_LWR_BASE_RW_MASK (0xFFFFF000U)
#define PCIE_DMA_IATU_IATU_LWR_BASE_ADDR_OFF_INBOUND_2_LWR_BASE_RW_SHIFT (12U)
/*! LWR_BASE_RW - Forms bits [31:n] of the start address of the address region to be translated. */
#define PCIE_DMA_IATU_IATU_LWR_BASE_ADDR_OFF_INBOUND_2_LWR_BASE_RW(x) (((uint32_t)(((uint32_t)(x)) << PCIE_DMA_IATU_IATU_LWR_BASE_ADDR_OFF_INBOUND_2_LWR_BASE_RW_SHIFT)) & PCIE_DMA_IATU_IATU_LWR_BASE_ADDR_OFF_INBOUND_2_LWR_BASE_RW_MASK)
/*! @} */

/*! @name IATU_UPPER_BASE_ADDR_OFF_INBOUND_2 - iATU Upper Base Address Register. */
/*! @{ */

#define PCIE_DMA_IATU_IATU_UPPER_BASE_ADDR_OFF_INBOUND_2_UPPER_BASE_RW_MASK (0xFFFFFFFFU)
#define PCIE_DMA_IATU_IATU_UPPER_BASE_ADDR_OFF_INBOUND_2_UPPER_BASE_RW_SHIFT (0U)
/*! UPPER_BASE_RW - Forms bits [63:32] of the start (and end) address of the address region to be translated. */
#define PCIE_DMA_IATU_IATU_UPPER_BASE_ADDR_OFF_INBOUND_2_UPPER_BASE_RW(x) (((uint32_t)(((uint32_t)(x)) << PCIE_DMA_IATU_IATU_UPPER_BASE_ADDR_OFF_INBOUND_2_UPPER_BASE_RW_SHIFT)) & PCIE_DMA_IATU_IATU_UPPER_BASE_ADDR_OFF_INBOUND_2_UPPER_BASE_RW_MASK)
/*! @} */

/*! @name IATU_LIMIT_ADDR_OFF_INBOUND_2 - iATU Limit Address Register. */
/*! @{ */

#define PCIE_DMA_IATU_IATU_LIMIT_ADDR_OFF_INBOUND_2_CBUF_INCR_MASK (0xFU)
#define PCIE_DMA_IATU_IATU_LIMIT_ADDR_OFF_INBOUND_2_CBUF_INCR_SHIFT (0U)
/*! CBUF_INCR - Circular Buffer Increment.
 *  0b0000..0 (Default; legacy Single Address Location mode)
 *  0b0001..4
 *  0b0010..8
 *  0b0011..16
 *  0b0100..32
 *  0b0101..64
 *  0b0110..128
 *  0b0111..256
 *  0b1000..512
 *  0b1001..1024
 *  0b1010..2048
 *  0b1011..4096
 *  0b1100..8192
 *  0b1101..rsvd.
 *  0b1110..rsvd.
 *  0b1111..rsvd.
 */
#define PCIE_DMA_IATU_IATU_LIMIT_ADDR_OFF_INBOUND_2_CBUF_INCR(x) (((uint32_t)(((uint32_t)(x)) << PCIE_DMA_IATU_IATU_LIMIT_ADDR_OFF_INBOUND_2_CBUF_INCR_SHIFT)) & PCIE_DMA_IATU_IATU_LIMIT_ADDR_OFF_INBOUND_2_CBUF_INCR_MASK)

#define PCIE_DMA_IATU_IATU_LIMIT_ADDR_OFF_INBOUND_2_LIMIT_ADDR_HW_MASK (0xFF0U)
#define PCIE_DMA_IATU_IATU_LIMIT_ADDR_OFF_INBOUND_2_LIMIT_ADDR_HW_SHIFT (4U)
/*! LIMIT_ADDR_HW - Forms lower bits of the end address of the address region to be translated. */
#define PCIE_DMA_IATU_IATU_LIMIT_ADDR_OFF_INBOUND_2_LIMIT_ADDR_HW(x) (((uint32_t)(((uint32_t)(x)) << PCIE_DMA_IATU_IATU_LIMIT_ADDR_OFF_INBOUND_2_LIMIT_ADDR_HW_SHIFT)) & PCIE_DMA_IATU_IATU_LIMIT_ADDR_OFF_INBOUND_2_LIMIT_ADDR_HW_MASK)

#define PCIE_DMA_IATU_IATU_LIMIT_ADDR_OFF_INBOUND_2_LIMIT_ADDR_RW_MASK (0xFFFFF000U)
#define PCIE_DMA_IATU_IATU_LIMIT_ADDR_OFF_INBOUND_2_LIMIT_ADDR_RW_SHIFT (12U)
/*! LIMIT_ADDR_RW - Forms upper bits of the end address of the address region to be translated. */
#define PCIE_DMA_IATU_IATU_LIMIT_ADDR_OFF_INBOUND_2_LIMIT_ADDR_RW(x) (((uint32_t)(((uint32_t)(x)) << PCIE_DMA_IATU_IATU_LIMIT_ADDR_OFF_INBOUND_2_LIMIT_ADDR_RW_SHIFT)) & PCIE_DMA_IATU_IATU_LIMIT_ADDR_OFF_INBOUND_2_LIMIT_ADDR_RW_MASK)
/*! @} */

/*! @name IATU_LWR_TARGET_ADDR_OFF_INBOUND_2 - iATU Lower Target Address Register. */
/*! @{ */

#define PCIE_DMA_IATU_IATU_LWR_TARGET_ADDR_OFF_INBOUND_2_LWR_TARGET_HW_MASK (0xFFFU)
#define PCIE_DMA_IATU_IATU_LWR_TARGET_ADDR_OFF_INBOUND_2_LWR_TARGET_HW_SHIFT (0U)
/*! LWR_TARGET_HW - Forms the LSB's of the Lower Target part of the new address of the translated region. */
#define PCIE_DMA_IATU_IATU_LWR_TARGET_ADDR_OFF_INBOUND_2_LWR_TARGET_HW(x) (((uint32_t)(((uint32_t)(x)) << PCIE_DMA_IATU_IATU_LWR_TARGET_ADDR_OFF_INBOUND_2_LWR_TARGET_HW_SHIFT)) & PCIE_DMA_IATU_IATU_LWR_TARGET_ADDR_OFF_INBOUND_2_LWR_TARGET_HW_MASK)

#define PCIE_DMA_IATU_IATU_LWR_TARGET_ADDR_OFF_INBOUND_2_LWR_TARGET_RW_MASK (0xFFFFF000U)
#define PCIE_DMA_IATU_IATU_LWR_TARGET_ADDR_OFF_INBOUND_2_LWR_TARGET_RW_SHIFT (12U)
/*! LWR_TARGET_RW - Forms MSB's of the Lower Target part of the new address of the translated region. */
#define PCIE_DMA_IATU_IATU_LWR_TARGET_ADDR_OFF_INBOUND_2_LWR_TARGET_RW(x) (((uint32_t)(((uint32_t)(x)) << PCIE_DMA_IATU_IATU_LWR_TARGET_ADDR_OFF_INBOUND_2_LWR_TARGET_RW_SHIFT)) & PCIE_DMA_IATU_IATU_LWR_TARGET_ADDR_OFF_INBOUND_2_LWR_TARGET_RW_MASK)
/*! @} */

/*! @name IATU_UPPER_TARGET_ADDR_OFF_INBOUND_2 - iATU Upper Target Address Register. */
/*! @{ */

#define PCIE_DMA_IATU_IATU_UPPER_TARGET_ADDR_OFF_INBOUND_2_UPPER_TARGET_RW_MASK (0xFFFFFFFFU)
#define PCIE_DMA_IATU_IATU_UPPER_TARGET_ADDR_OFF_INBOUND_2_UPPER_TARGET_RW_SHIFT (0U)
/*! UPPER_TARGET_RW - Forms bits [63:32] of the start address (Upper Target part) of the new address of the translated region. */
#define PCIE_DMA_IATU_IATU_UPPER_TARGET_ADDR_OFF_INBOUND_2_UPPER_TARGET_RW(x) (((uint32_t)(((uint32_t)(x)) << PCIE_DMA_IATU_IATU_UPPER_TARGET_ADDR_OFF_INBOUND_2_UPPER_TARGET_RW_SHIFT)) & PCIE_DMA_IATU_IATU_UPPER_TARGET_ADDR_OFF_INBOUND_2_UPPER_TARGET_RW_MASK)
/*! @} */

/*! @name IATU_UPPR_LIMIT_ADDR_OFF_INBOUND_2 - iATU Upper Limit Address Register. */
/*! @{ */

#define PCIE_DMA_IATU_IATU_UPPR_LIMIT_ADDR_OFF_INBOUND_2_UPPR_LIMIT_ADDR_RW_MASK (0xFFU)
#define PCIE_DMA_IATU_IATU_UPPR_LIMIT_ADDR_OFF_INBOUND_2_UPPR_LIMIT_ADDR_RW_SHIFT (0U)
/*! UPPR_LIMIT_ADDR_RW - Forms the LSB's of the Upper Limit part of the region "end address" to be translated. */
#define PCIE_DMA_IATU_IATU_UPPR_LIMIT_ADDR_OFF_INBOUND_2_UPPR_LIMIT_ADDR_RW(x) (((uint32_t)(((uint32_t)(x)) << PCIE_DMA_IATU_IATU_UPPR_LIMIT_ADDR_OFF_INBOUND_2_UPPR_LIMIT_ADDR_RW_SHIFT)) & PCIE_DMA_IATU_IATU_UPPR_LIMIT_ADDR_OFF_INBOUND_2_UPPR_LIMIT_ADDR_RW_MASK)

#define PCIE_DMA_IATU_IATU_UPPR_LIMIT_ADDR_OFF_INBOUND_2_UPPR_LIMIT_ADDR_HW_MASK (0xFFFFFF00U)
#define PCIE_DMA_IATU_IATU_UPPR_LIMIT_ADDR_OFF_INBOUND_2_UPPR_LIMIT_ADDR_HW_SHIFT (8U)
/*! UPPR_LIMIT_ADDR_HW - Forms MSB's of the Upper Limit part of the region "end address" to be translated. */
#define PCIE_DMA_IATU_IATU_UPPR_LIMIT_ADDR_OFF_INBOUND_2_UPPR_LIMIT_ADDR_HW(x) (((uint32_t)(((uint32_t)(x)) << PCIE_DMA_IATU_IATU_UPPR_LIMIT_ADDR_OFF_INBOUND_2_UPPR_LIMIT_ADDR_HW_SHIFT)) & PCIE_DMA_IATU_IATU_UPPR_LIMIT_ADDR_OFF_INBOUND_2_UPPR_LIMIT_ADDR_HW_MASK)
/*! @} */

/*! @name IATU_REGION_CTRL_1_OFF_OUTBOUND_3 - iATU Region Control 1 Register. */
/*! @{ */

#define PCIE_DMA_IATU_IATU_REGION_CTRL_1_OFF_OUTBOUND_3_TYPE_MASK (0x1FU)
#define PCIE_DMA_IATU_IATU_REGION_CTRL_1_OFF_OUTBOUND_3_TYPE_SHIFT (0U)
/*! TYPE - When the address of an outbound TLP is matched to this region, then the TYPE field of the
 *    TLP is changed to the value in this register.
 */
#define PCIE_DMA_IATU_IATU_REGION_CTRL_1_OFF_OUTBOUND_3_TYPE(x) (((uint32_t)(((uint32_t)(x)) << PCIE_DMA_IATU_IATU_REGION_CTRL_1_OFF_OUTBOUND_3_TYPE_SHIFT)) & PCIE_DMA_IATU_IATU_REGION_CTRL_1_OFF_OUTBOUND_3_TYPE_MASK)

#define PCIE_DMA_IATU_IATU_REGION_CTRL_1_OFF_OUTBOUND_3_TC_MASK (0xE0U)
#define PCIE_DMA_IATU_IATU_REGION_CTRL_1_OFF_OUTBOUND_3_TC_SHIFT (5U)
/*! TC - When the address of an outbound TLP is matched to this region, then the TC field of the TLP
 *    is changed to the value in this register.
 */
#define PCIE_DMA_IATU_IATU_REGION_CTRL_1_OFF_OUTBOUND_3_TC(x) (((uint32_t)(((uint32_t)(x)) << PCIE_DMA_IATU_IATU_REGION_CTRL_1_OFF_OUTBOUND_3_TC_SHIFT)) & PCIE_DMA_IATU_IATU_REGION_CTRL_1_OFF_OUTBOUND_3_TC_MASK)

#define PCIE_DMA_IATU_IATU_REGION_CTRL_1_OFF_OUTBOUND_3_TD_MASK (0x100U)
#define PCIE_DMA_IATU_IATU_REGION_CTRL_1_OFF_OUTBOUND_3_TD_SHIFT (8U)
/*! TD - This is a reserved field. */
#define PCIE_DMA_IATU_IATU_REGION_CTRL_1_OFF_OUTBOUND_3_TD(x) (((uint32_t)(((uint32_t)(x)) << PCIE_DMA_IATU_IATU_REGION_CTRL_1_OFF_OUTBOUND_3_TD_SHIFT)) & PCIE_DMA_IATU_IATU_REGION_CTRL_1_OFF_OUTBOUND_3_TD_MASK)

#define PCIE_DMA_IATU_IATU_REGION_CTRL_1_OFF_OUTBOUND_3_ATTR_MASK (0x600U)
#define PCIE_DMA_IATU_IATU_REGION_CTRL_1_OFF_OUTBOUND_3_ATTR_SHIFT (9U)
/*! ATTR - When the address of an outbound TLP is matched to this region, then the ATTR field of the
 *    TLP is changed to the value in this register.
 */
#define PCIE_DMA_IATU_IATU_REGION_CTRL_1_OFF_OUTBOUND_3_ATTR(x) (((uint32_t)(((uint32_t)(x)) << PCIE_DMA_IATU_IATU_REGION_CTRL_1_OFF_OUTBOUND_3_ATTR_SHIFT)) & PCIE_DMA_IATU_IATU_REGION_CTRL_1_OFF_OUTBOUND_3_ATTR_MASK)

#define PCIE_DMA_IATU_IATU_REGION_CTRL_1_OFF_OUTBOUND_3_INCREASE_REGION_SIZE_MASK (0x2000U)
#define PCIE_DMA_IATU_IATU_REGION_CTRL_1_OFF_OUTBOUND_3_INCREASE_REGION_SIZE_SHIFT (13U)
/*! INCREASE_REGION_SIZE - Increase the maximum ATU Region size.
 *  0b0..Maximum ATU Region size is 4 GB (default)
 *  0b1..Maximum ATU Region size is determined by 1TB
 */
#define PCIE_DMA_IATU_IATU_REGION_CTRL_1_OFF_OUTBOUND_3_INCREASE_REGION_SIZE(x) (((uint32_t)(((uint32_t)(x)) << PCIE_DMA_IATU_IATU_REGION_CTRL_1_OFF_OUTBOUND_3_INCREASE_REGION_SIZE_SHIFT)) & PCIE_DMA_IATU_IATU_REGION_CTRL_1_OFF_OUTBOUND_3_INCREASE_REGION_SIZE_MASK)

#define PCIE_DMA_IATU_IATU_REGION_CTRL_1_OFF_OUTBOUND_3_CTRL_1_FUNC_NUM_MASK (0x700000U)
#define PCIE_DMA_IATU_IATU_REGION_CTRL_1_OFF_OUTBOUND_3_CTRL_1_FUNC_NUM_SHIFT (20U)
/*! CTRL_1_FUNC_NUM - Function Number. */
#define PCIE_DMA_IATU_IATU_REGION_CTRL_1_OFF_OUTBOUND_3_CTRL_1_FUNC_NUM(x) (((uint32_t)(((uint32_t)(x)) << PCIE_DMA_IATU_IATU_REGION_CTRL_1_OFF_OUTBOUND_3_CTRL_1_FUNC_NUM_SHIFT)) & PCIE_DMA_IATU_IATU_REGION_CTRL_1_OFF_OUTBOUND_3_CTRL_1_FUNC_NUM_MASK)
/*! @} */

/*! @name IATU_REGION_CTRL_2_OFF_OUTBOUND_3 - iATU Region Control 2 Register. */
/*! @{ */

#define PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_OUTBOUND_3_MSG_CODE_MASK (0xFFU)
#define PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_OUTBOUND_3_MSG_CODE_SHIFT (0U)
/*! MSG_CODE - MSG TLPs (Message Code). */
#define PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_OUTBOUND_3_MSG_CODE(x) (((uint32_t)(((uint32_t)(x)) << PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_OUTBOUND_3_MSG_CODE_SHIFT)) & PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_OUTBOUND_3_MSG_CODE_MASK)

#define PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_OUTBOUND_3_TAG_MASK (0xFF00U)
#define PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_OUTBOUND_3_TAG_SHIFT (8U)
/*! TAG - TAG. */
#define PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_OUTBOUND_3_TAG(x) (((uint32_t)(((uint32_t)(x)) << PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_OUTBOUND_3_TAG_SHIFT)) & PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_OUTBOUND_3_TAG_MASK)

#define PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_OUTBOUND_3_TAG_SUBSTITUTE_EN_MASK (0x10000U)
#define PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_OUTBOUND_3_TAG_SUBSTITUTE_EN_SHIFT (16U)
/*! TAG_SUBSTITUTE_EN - TAG Substitute Enable.
 *  0b0..Disable
 *  0b1..Enable
 */
#define PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_OUTBOUND_3_TAG_SUBSTITUTE_EN(x) (((uint32_t)(((uint32_t)(x)) << PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_OUTBOUND_3_TAG_SUBSTITUTE_EN_SHIFT)) & PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_OUTBOUND_3_TAG_SUBSTITUTE_EN_MASK)

#define PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_OUTBOUND_3_FUNC_BYPASS_MASK (0x80000U)
#define PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_OUTBOUND_3_FUNC_BYPASS_SHIFT (19U)
/*! FUNC_BYPASS - Function Number Translation Bypass.
 *  0b0..Disable
 *  0b1..Enable
 */
#define PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_OUTBOUND_3_FUNC_BYPASS(x) (((uint32_t)(((uint32_t)(x)) << PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_OUTBOUND_3_FUNC_BYPASS_SHIFT)) & PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_OUTBOUND_3_FUNC_BYPASS_MASK)

#define PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_OUTBOUND_3_SNP_MASK (0x100000U)
#define PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_OUTBOUND_3_SNP_SHIFT (20U)
/*! SNP - Serialize Non-Posted Requests.
 *  0b0..Disable
 *  0b1..Enable
 */
#define PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_OUTBOUND_3_SNP(x) (((uint32_t)(((uint32_t)(x)) << PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_OUTBOUND_3_SNP_SHIFT)) & PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_OUTBOUND_3_SNP_MASK)

#define PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_OUTBOUND_3_TLP_HEADER_FIELDS_BYPASS_MASK (0x200000U)
#define PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_OUTBOUND_3_TLP_HEADER_FIELDS_BYPASS_SHIFT (21U)
/*! TLP_HEADER_FIELDS_BYPASS - TLP Header Fields Translation Bypass. */
#define PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_OUTBOUND_3_TLP_HEADER_FIELDS_BYPASS(x) (((uint32_t)(((uint32_t)(x)) << PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_OUTBOUND_3_TLP_HEADER_FIELDS_BYPASS_SHIFT)) & PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_OUTBOUND_3_TLP_HEADER_FIELDS_BYPASS_MASK)

#define PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_OUTBOUND_3_INHIBIT_PAYLOAD_MASK (0x400000U)
#define PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_OUTBOUND_3_INHIBIT_PAYLOAD_SHIFT (22U)
/*! INHIBIT_PAYLOAD - Inhibit TLP Payload Data for TLP's in Matched Region; assign iATU region to be TLP without data.
 *  0b0..Fmt[1] =0/1 so that TLPs with or without data can be sent.
 *  0b1..Fmt[1] =0 so that only TLP type without data is sent. For example, a Msg instead of MsgD will be sent.
 */
#define PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_OUTBOUND_3_INHIBIT_PAYLOAD(x) (((uint32_t)(((uint32_t)(x)) << PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_OUTBOUND_3_INHIBIT_PAYLOAD_SHIFT)) & PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_OUTBOUND_3_INHIBIT_PAYLOAD_MASK)

#define PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_OUTBOUND_3_HEADER_SUBSTITUTE_EN_MASK (0x800000U)
#define PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_OUTBOUND_3_HEADER_SUBSTITUTE_EN_SHIFT (23U)
/*! HEADER_SUBSTITUTE_EN - Header Substitute Enable.
 *  0b0..LWR_TARGET_RW in the iATU_LWR_TARGET_ADDR_OFF_OUTBOUND_i register forms the new address of the translated region.
 *  0b1..LWR_TARGET_RW in the iATU_LWR_TARGET_ADDR_OFF_OUTBOUND_i register is used to fill bytes 8-to-11 (for 3
 *       DWORD header) or bytes 12-to-15 (for 4 DWORD header) of the translated TLP header.
 */
#define PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_OUTBOUND_3_HEADER_SUBSTITUTE_EN(x) (((uint32_t)(((uint32_t)(x)) << PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_OUTBOUND_3_HEADER_SUBSTITUTE_EN_SHIFT)) & PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_OUTBOUND_3_HEADER_SUBSTITUTE_EN_MASK)

#define PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_OUTBOUND_3_DMA_BYPASS_MASK (0x8000000U)
#define PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_OUTBOUND_3_DMA_BYPASS_SHIFT (27U)
/*! DMA_BYPASS - DMA Bypass Mode.
 *  0b0..Disable
 *  0b1..Enable
 */
#define PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_OUTBOUND_3_DMA_BYPASS(x) (((uint32_t)(((uint32_t)(x)) << PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_OUTBOUND_3_DMA_BYPASS_SHIFT)) & PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_OUTBOUND_3_DMA_BYPASS_MASK)

#define PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_OUTBOUND_3_CFG_SHIFT_MODE_MASK (0x10000000U)
#define PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_OUTBOUND_3_CFG_SHIFT_MODE_SHIFT (28U)
/*! CFG_SHIFT_MODE - CFG Shift Mode. */
#define PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_OUTBOUND_3_CFG_SHIFT_MODE(x) (((uint32_t)(((uint32_t)(x)) << PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_OUTBOUND_3_CFG_SHIFT_MODE_SHIFT)) & PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_OUTBOUND_3_CFG_SHIFT_MODE_MASK)

#define PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_OUTBOUND_3_INVERT_MODE_MASK (0x20000000U)
#define PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_OUTBOUND_3_INVERT_MODE_SHIFT (29U)
/*! INVERT_MODE - Invert Mode.
 *  0b0..Disable
 *  0b1..Enable
 */
#define PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_OUTBOUND_3_INVERT_MODE(x) (((uint32_t)(((uint32_t)(x)) << PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_OUTBOUND_3_INVERT_MODE_SHIFT)) & PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_OUTBOUND_3_INVERT_MODE_MASK)

#define PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_OUTBOUND_3_REGION_EN_MASK (0x80000000U)
#define PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_OUTBOUND_3_REGION_EN_SHIFT (31U)
/*! REGION_EN - Region Enable. */
#define PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_OUTBOUND_3_REGION_EN(x) (((uint32_t)(((uint32_t)(x)) << PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_OUTBOUND_3_REGION_EN_SHIFT)) & PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_OUTBOUND_3_REGION_EN_MASK)
/*! @} */

/*! @name IATU_LWR_BASE_ADDR_OFF_OUTBOUND_3 - iATU Lower Base Address Register. */
/*! @{ */

#define PCIE_DMA_IATU_IATU_LWR_BASE_ADDR_OFF_OUTBOUND_3_LWR_BASE_HW_MASK (0xFFFU)
#define PCIE_DMA_IATU_IATU_LWR_BASE_ADDR_OFF_OUTBOUND_3_LWR_BASE_HW_SHIFT (0U)
/*! LWR_BASE_HW - Forms bits [n-1:0] of the start address of the address region to be translated. */
#define PCIE_DMA_IATU_IATU_LWR_BASE_ADDR_OFF_OUTBOUND_3_LWR_BASE_HW(x) (((uint32_t)(((uint32_t)(x)) << PCIE_DMA_IATU_IATU_LWR_BASE_ADDR_OFF_OUTBOUND_3_LWR_BASE_HW_SHIFT)) & PCIE_DMA_IATU_IATU_LWR_BASE_ADDR_OFF_OUTBOUND_3_LWR_BASE_HW_MASK)

#define PCIE_DMA_IATU_IATU_LWR_BASE_ADDR_OFF_OUTBOUND_3_LWR_BASE_RW_MASK (0xFFFFF000U)
#define PCIE_DMA_IATU_IATU_LWR_BASE_ADDR_OFF_OUTBOUND_3_LWR_BASE_RW_SHIFT (12U)
/*! LWR_BASE_RW - Forms bits [31:n] of the start address of the address region to be translated. */
#define PCIE_DMA_IATU_IATU_LWR_BASE_ADDR_OFF_OUTBOUND_3_LWR_BASE_RW(x) (((uint32_t)(((uint32_t)(x)) << PCIE_DMA_IATU_IATU_LWR_BASE_ADDR_OFF_OUTBOUND_3_LWR_BASE_RW_SHIFT)) & PCIE_DMA_IATU_IATU_LWR_BASE_ADDR_OFF_OUTBOUND_3_LWR_BASE_RW_MASK)
/*! @} */

/*! @name IATU_UPPER_BASE_ADDR_OFF_OUTBOUND_3 - iATU Upper Base Address Register. */
/*! @{ */

#define PCIE_DMA_IATU_IATU_UPPER_BASE_ADDR_OFF_OUTBOUND_3_UPPER_BASE_RW_MASK (0xFFFFFFFFU)
#define PCIE_DMA_IATU_IATU_UPPER_BASE_ADDR_OFF_OUTBOUND_3_UPPER_BASE_RW_SHIFT (0U)
/*! UPPER_BASE_RW - Forms bits [63:32] of the start (and end) address of the address region to be translated. */
#define PCIE_DMA_IATU_IATU_UPPER_BASE_ADDR_OFF_OUTBOUND_3_UPPER_BASE_RW(x) (((uint32_t)(((uint32_t)(x)) << PCIE_DMA_IATU_IATU_UPPER_BASE_ADDR_OFF_OUTBOUND_3_UPPER_BASE_RW_SHIFT)) & PCIE_DMA_IATU_IATU_UPPER_BASE_ADDR_OFF_OUTBOUND_3_UPPER_BASE_RW_MASK)
/*! @} */

/*! @name IATU_LIMIT_ADDR_OFF_OUTBOUND_3 - iATU Limit Address Register. */
/*! @{ */

#define PCIE_DMA_IATU_IATU_LIMIT_ADDR_OFF_OUTBOUND_3_CBUF_INCR_MASK (0xFU)
#define PCIE_DMA_IATU_IATU_LIMIT_ADDR_OFF_OUTBOUND_3_CBUF_INCR_SHIFT (0U)
/*! CBUF_INCR - Circular Buffer. */
#define PCIE_DMA_IATU_IATU_LIMIT_ADDR_OFF_OUTBOUND_3_CBUF_INCR(x) (((uint32_t)(((uint32_t)(x)) << PCIE_DMA_IATU_IATU_LIMIT_ADDR_OFF_OUTBOUND_3_CBUF_INCR_SHIFT)) & PCIE_DMA_IATU_IATU_LIMIT_ADDR_OFF_OUTBOUND_3_CBUF_INCR_MASK)

#define PCIE_DMA_IATU_IATU_LIMIT_ADDR_OFF_OUTBOUND_3_LIMIT_ADDR_HW_MASK (0xFF0U)
#define PCIE_DMA_IATU_IATU_LIMIT_ADDR_OFF_OUTBOUND_3_LIMIT_ADDR_HW_SHIFT (4U)
/*! LIMIT_ADDR_HW - Forms lower bits of the end address of the address region to be translated. */
#define PCIE_DMA_IATU_IATU_LIMIT_ADDR_OFF_OUTBOUND_3_LIMIT_ADDR_HW(x) (((uint32_t)(((uint32_t)(x)) << PCIE_DMA_IATU_IATU_LIMIT_ADDR_OFF_OUTBOUND_3_LIMIT_ADDR_HW_SHIFT)) & PCIE_DMA_IATU_IATU_LIMIT_ADDR_OFF_OUTBOUND_3_LIMIT_ADDR_HW_MASK)

#define PCIE_DMA_IATU_IATU_LIMIT_ADDR_OFF_OUTBOUND_3_LIMIT_ADDR_RW_MASK (0xFFFFF000U)
#define PCIE_DMA_IATU_IATU_LIMIT_ADDR_OFF_OUTBOUND_3_LIMIT_ADDR_RW_SHIFT (12U)
/*! LIMIT_ADDR_RW - Forms upper bits of the end address of the address region to be translated. */
#define PCIE_DMA_IATU_IATU_LIMIT_ADDR_OFF_OUTBOUND_3_LIMIT_ADDR_RW(x) (((uint32_t)(((uint32_t)(x)) << PCIE_DMA_IATU_IATU_LIMIT_ADDR_OFF_OUTBOUND_3_LIMIT_ADDR_RW_SHIFT)) & PCIE_DMA_IATU_IATU_LIMIT_ADDR_OFF_OUTBOUND_3_LIMIT_ADDR_RW_MASK)
/*! @} */

/*! @name IATU_LWR_TARGET_ADDR_OFF_OUTBOUND_3 - iATU Lower Target Address Register. */
/*! @{ */

#define PCIE_DMA_IATU_IATU_LWR_TARGET_ADDR_OFF_OUTBOUND_3_LWR_TARGET_RW_OUTBOUND_MASK (0xFFFFFFFFU)
#define PCIE_DMA_IATU_IATU_LWR_TARGET_ADDR_OFF_OUTBOUND_3_LWR_TARGET_RW_OUTBOUND_SHIFT (0U)
/*! LWR_TARGET_RW_OUTBOUND - LWR_TARGET_RW_OUTBOUND */
#define PCIE_DMA_IATU_IATU_LWR_TARGET_ADDR_OFF_OUTBOUND_3_LWR_TARGET_RW_OUTBOUND(x) (((uint32_t)(((uint32_t)(x)) << PCIE_DMA_IATU_IATU_LWR_TARGET_ADDR_OFF_OUTBOUND_3_LWR_TARGET_RW_OUTBOUND_SHIFT)) & PCIE_DMA_IATU_IATU_LWR_TARGET_ADDR_OFF_OUTBOUND_3_LWR_TARGET_RW_OUTBOUND_MASK)
/*! @} */

/*! @name IATU_UPPER_TARGET_ADDR_OFF_OUTBOUND_3 - iATU Upper Target Address Register. */
/*! @{ */

#define PCIE_DMA_IATU_IATU_UPPER_TARGET_ADDR_OFF_OUTBOUND_3_UPPER_TARGET_RW_MASK (0xFFFFFFFFU)
#define PCIE_DMA_IATU_IATU_UPPER_TARGET_ADDR_OFF_OUTBOUND_3_UPPER_TARGET_RW_SHIFT (0U)
/*! UPPER_TARGET_RW - Forms bits [63:32] of the start address (Upper Target part) of the new address of the translated region. */
#define PCIE_DMA_IATU_IATU_UPPER_TARGET_ADDR_OFF_OUTBOUND_3_UPPER_TARGET_RW(x) (((uint32_t)(((uint32_t)(x)) << PCIE_DMA_IATU_IATU_UPPER_TARGET_ADDR_OFF_OUTBOUND_3_UPPER_TARGET_RW_SHIFT)) & PCIE_DMA_IATU_IATU_UPPER_TARGET_ADDR_OFF_OUTBOUND_3_UPPER_TARGET_RW_MASK)
/*! @} */

/*! @name IATU_UPPR_LIMIT_ADDR_OFF_OUTBOUND_3 - iATU Upper Limit Address Register. */
/*! @{ */

#define PCIE_DMA_IATU_IATU_UPPR_LIMIT_ADDR_OFF_OUTBOUND_3_UPPR_LIMIT_ADDR_RW_MASK (0xFFU)
#define PCIE_DMA_IATU_IATU_UPPR_LIMIT_ADDR_OFF_OUTBOUND_3_UPPR_LIMIT_ADDR_RW_SHIFT (0U)
/*! UPPR_LIMIT_ADDR_RW - Forms the LSB's of the Upper Limit part of the region "end address" to be translated. */
#define PCIE_DMA_IATU_IATU_UPPR_LIMIT_ADDR_OFF_OUTBOUND_3_UPPR_LIMIT_ADDR_RW(x) (((uint32_t)(((uint32_t)(x)) << PCIE_DMA_IATU_IATU_UPPR_LIMIT_ADDR_OFF_OUTBOUND_3_UPPR_LIMIT_ADDR_RW_SHIFT)) & PCIE_DMA_IATU_IATU_UPPR_LIMIT_ADDR_OFF_OUTBOUND_3_UPPR_LIMIT_ADDR_RW_MASK)

#define PCIE_DMA_IATU_IATU_UPPR_LIMIT_ADDR_OFF_OUTBOUND_3_UPPR_LIMIT_ADDR_HW_MASK (0xFFFFFF00U)
#define PCIE_DMA_IATU_IATU_UPPR_LIMIT_ADDR_OFF_OUTBOUND_3_UPPR_LIMIT_ADDR_HW_SHIFT (8U)
/*! UPPR_LIMIT_ADDR_HW - Forms MSB's of the Upper Limit part of the region "end address" to be translated. */
#define PCIE_DMA_IATU_IATU_UPPR_LIMIT_ADDR_OFF_OUTBOUND_3_UPPR_LIMIT_ADDR_HW(x) (((uint32_t)(((uint32_t)(x)) << PCIE_DMA_IATU_IATU_UPPR_LIMIT_ADDR_OFF_OUTBOUND_3_UPPR_LIMIT_ADDR_HW_SHIFT)) & PCIE_DMA_IATU_IATU_UPPR_LIMIT_ADDR_OFF_OUTBOUND_3_UPPR_LIMIT_ADDR_HW_MASK)
/*! @} */

/*! @name IATU_REGION_CTRL_1_OFF_INBOUND_3 - iATU Region Control 1 Register. */
/*! @{ */

#define PCIE_DMA_IATU_IATU_REGION_CTRL_1_OFF_INBOUND_3_TYPE_MASK (0x1FU)
#define PCIE_DMA_IATU_IATU_REGION_CTRL_1_OFF_INBOUND_3_TYPE_SHIFT (0U)
/*! TYPE - TYPE */
#define PCIE_DMA_IATU_IATU_REGION_CTRL_1_OFF_INBOUND_3_TYPE(x) (((uint32_t)(((uint32_t)(x)) << PCIE_DMA_IATU_IATU_REGION_CTRL_1_OFF_INBOUND_3_TYPE_SHIFT)) & PCIE_DMA_IATU_IATU_REGION_CTRL_1_OFF_INBOUND_3_TYPE_MASK)

#define PCIE_DMA_IATU_IATU_REGION_CTRL_1_OFF_INBOUND_3_TC_MASK (0xE0U)
#define PCIE_DMA_IATU_IATU_REGION_CTRL_1_OFF_INBOUND_3_TC_SHIFT (5U)
/*! TC - TC */
#define PCIE_DMA_IATU_IATU_REGION_CTRL_1_OFF_INBOUND_3_TC(x) (((uint32_t)(((uint32_t)(x)) << PCIE_DMA_IATU_IATU_REGION_CTRL_1_OFF_INBOUND_3_TC_SHIFT)) & PCIE_DMA_IATU_IATU_REGION_CTRL_1_OFF_INBOUND_3_TC_MASK)

#define PCIE_DMA_IATU_IATU_REGION_CTRL_1_OFF_INBOUND_3_TD_MASK (0x100U)
#define PCIE_DMA_IATU_IATU_REGION_CTRL_1_OFF_INBOUND_3_TD_SHIFT (8U)
/*! TD - TD */
#define PCIE_DMA_IATU_IATU_REGION_CTRL_1_OFF_INBOUND_3_TD(x) (((uint32_t)(((uint32_t)(x)) << PCIE_DMA_IATU_IATU_REGION_CTRL_1_OFF_INBOUND_3_TD_SHIFT)) & PCIE_DMA_IATU_IATU_REGION_CTRL_1_OFF_INBOUND_3_TD_MASK)

#define PCIE_DMA_IATU_IATU_REGION_CTRL_1_OFF_INBOUND_3_ATTR_MASK (0x600U)
#define PCIE_DMA_IATU_IATU_REGION_CTRL_1_OFF_INBOUND_3_ATTR_SHIFT (9U)
/*! ATTR - ATTR */
#define PCIE_DMA_IATU_IATU_REGION_CTRL_1_OFF_INBOUND_3_ATTR(x) (((uint32_t)(((uint32_t)(x)) << PCIE_DMA_IATU_IATU_REGION_CTRL_1_OFF_INBOUND_3_ATTR_SHIFT)) & PCIE_DMA_IATU_IATU_REGION_CTRL_1_OFF_INBOUND_3_ATTR_MASK)

#define PCIE_DMA_IATU_IATU_REGION_CTRL_1_OFF_INBOUND_3_INCREASE_REGION_SIZE_MASK (0x2000U)
#define PCIE_DMA_IATU_IATU_REGION_CTRL_1_OFF_INBOUND_3_INCREASE_REGION_SIZE_SHIFT (13U)
/*! INCREASE_REGION_SIZE - Increase the maximum ATU Region size.
 *  0b0..Maximum ATU Region size is 4 GB (default)
 *  0b1..Maximum ATU Region size is determined by 1TB
 */
#define PCIE_DMA_IATU_IATU_REGION_CTRL_1_OFF_INBOUND_3_INCREASE_REGION_SIZE(x) (((uint32_t)(((uint32_t)(x)) << PCIE_DMA_IATU_IATU_REGION_CTRL_1_OFF_INBOUND_3_INCREASE_REGION_SIZE_SHIFT)) & PCIE_DMA_IATU_IATU_REGION_CTRL_1_OFF_INBOUND_3_INCREASE_REGION_SIZE_MASK)

#define PCIE_DMA_IATU_IATU_REGION_CTRL_1_OFF_INBOUND_3_CTRL_1_FUNC_NUM_MASK (0x700000U)
#define PCIE_DMA_IATU_IATU_REGION_CTRL_1_OFF_INBOUND_3_CTRL_1_FUNC_NUM_SHIFT (20U)
/*! CTRL_1_FUNC_NUM - Function Number. */
#define PCIE_DMA_IATU_IATU_REGION_CTRL_1_OFF_INBOUND_3_CTRL_1_FUNC_NUM(x) (((uint32_t)(((uint32_t)(x)) << PCIE_DMA_IATU_IATU_REGION_CTRL_1_OFF_INBOUND_3_CTRL_1_FUNC_NUM_SHIFT)) & PCIE_DMA_IATU_IATU_REGION_CTRL_1_OFF_INBOUND_3_CTRL_1_FUNC_NUM_MASK)
/*! @} */

/*! @name IATU_REGION_CTRL_2_OFF_INBOUND_3 - iATU Region Control 2 Register. */
/*! @{ */

#define PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_INBOUND_3_MSG_CODE_MASK (0xFFU)
#define PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_INBOUND_3_MSG_CODE_SHIFT (0U)
/*! MSG_CODE - MSG TLPs: (Message Code). */
#define PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_INBOUND_3_MSG_CODE(x) (((uint32_t)(((uint32_t)(x)) << PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_INBOUND_3_MSG_CODE_SHIFT)) & PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_INBOUND_3_MSG_CODE_MASK)

#define PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_INBOUND_3_BAR_NUM_MASK (0x700U)
#define PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_INBOUND_3_BAR_NUM_SHIFT (8U)
/*! BAR_NUM - BAR Number.
 *  0b000..BAR0
 *  0b001..BAR1
 *  0b010..BAR2
 *  0b011..BAR3
 *  0b100..BAR4
 *  0b101..BAR5
 *  0b110..ROM
 *  0b111..reserved
 */
#define PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_INBOUND_3_BAR_NUM(x) (((uint32_t)(((uint32_t)(x)) << PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_INBOUND_3_BAR_NUM_SHIFT)) & PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_INBOUND_3_BAR_NUM_MASK)

#define PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_INBOUND_3_MSG_TYPE_MATCH_MODE_MASK (0x2000U)
#define PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_INBOUND_3_MSG_TYPE_MATCH_MODE_SHIFT (13U)
/*! MSG_TYPE_MATCH_MODE - Message Type Match Mode.
 *  0b0..Disable
 *  0b1..Enable
 */
#define PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_INBOUND_3_MSG_TYPE_MATCH_MODE(x) (((uint32_t)(((uint32_t)(x)) << PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_INBOUND_3_MSG_TYPE_MATCH_MODE_SHIFT)) & PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_INBOUND_3_MSG_TYPE_MATCH_MODE_MASK)

#define PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_INBOUND_3_TC_MATCH_EN_MASK (0x4000U)
#define PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_INBOUND_3_TC_MATCH_EN_SHIFT (14U)
/*! TC_MATCH_EN - TC Match Enable.
 *  0b0..TC Match Disable
 *  0b1..TC Match Enable
 */
#define PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_INBOUND_3_TC_MATCH_EN(x) (((uint32_t)(((uint32_t)(x)) << PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_INBOUND_3_TC_MATCH_EN_SHIFT)) & PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_INBOUND_3_TC_MATCH_EN_MASK)

#define PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_INBOUND_3_TD_MATCH_EN_MASK (0x8000U)
#define PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_INBOUND_3_TD_MATCH_EN_SHIFT (15U)
/*! TD_MATCH_EN - TD Match Enable.
 *  0b0..TD Match Disable
 *  0b1..TD Match Enable
 */
#define PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_INBOUND_3_TD_MATCH_EN(x) (((uint32_t)(((uint32_t)(x)) << PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_INBOUND_3_TD_MATCH_EN_SHIFT)) & PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_INBOUND_3_TD_MATCH_EN_MASK)

#define PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_INBOUND_3_ATTR_MATCH_EN_MASK (0x10000U)
#define PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_INBOUND_3_ATTR_MATCH_EN_SHIFT (16U)
/*! ATTR_MATCH_EN - ATTR Match Enable.
 *  0b0..ATTR Match Disable
 *  0b1..ATTR Match Enable
 */
#define PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_INBOUND_3_ATTR_MATCH_EN(x) (((uint32_t)(((uint32_t)(x)) << PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_INBOUND_3_ATTR_MATCH_EN_SHIFT)) & PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_INBOUND_3_ATTR_MATCH_EN_MASK)

#define PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_INBOUND_3_FUNC_NUM_MATCH_EN_MASK (0x80000U)
#define PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_INBOUND_3_FUNC_NUM_MATCH_EN_SHIFT (19U)
/*! FUNC_NUM_MATCH_EN - Function Number Match Enable.
 *  0b0..Function Number Match Disable
 *  0b1..Function Number Match Enable
 */
#define PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_INBOUND_3_FUNC_NUM_MATCH_EN(x) (((uint32_t)(((uint32_t)(x)) << PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_INBOUND_3_FUNC_NUM_MATCH_EN_SHIFT)) & PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_INBOUND_3_FUNC_NUM_MATCH_EN_MASK)

#define PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_INBOUND_3_MSG_CODE_MATCH_EN_MASK (0x200000U)
#define PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_INBOUND_3_MSG_CODE_MATCH_EN_SHIFT (21U)
/*! MSG_CODE_MATCH_EN - Message Code Match Enable (Msg TLPS).
 *  0b0..Virtual Function Number Match Disable
 *  0b1..Message Code Match Enable (for Msg TLPS) or ST Match Enable (for Mem TLPs)
 */
#define PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_INBOUND_3_MSG_CODE_MATCH_EN(x) (((uint32_t)(((uint32_t)(x)) << PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_INBOUND_3_MSG_CODE_MATCH_EN_SHIFT)) & PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_INBOUND_3_MSG_CODE_MATCH_EN_MASK)

#define PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_INBOUND_3_SINGLE_ADDR_LOC_TRANS_EN_MASK (0x800000U)
#define PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_INBOUND_3_SINGLE_ADDR_LOC_TRANS_EN_SHIFT (23U)
/*! SINGLE_ADDR_LOC_TRANS_EN - Single Address Location Translate Enable.
 *  0b0..Disable
 *  0b1..Enable
 */
#define PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_INBOUND_3_SINGLE_ADDR_LOC_TRANS_EN(x) (((uint32_t)(((uint32_t)(x)) << PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_INBOUND_3_SINGLE_ADDR_LOC_TRANS_EN_SHIFT)) & PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_INBOUND_3_SINGLE_ADDR_LOC_TRANS_EN_MASK)

#define PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_INBOUND_3_RESPONSE_CODE_MASK (0x3000000U)
#define PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_INBOUND_3_RESPONSE_CODE_SHIFT (24U)
/*! RESPONSE_CODE - Response Code.
 *  0b00..Normal RADM filter response is used.
 *  0b01..Unsupported request (UR)
 *  0b10..Completer abort (CA)
 *  0b11..Not used / undefined / reserved
 */
#define PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_INBOUND_3_RESPONSE_CODE(x) (((uint32_t)(((uint32_t)(x)) << PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_INBOUND_3_RESPONSE_CODE_SHIFT)) & PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_INBOUND_3_RESPONSE_CODE_MASK)

#define PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_INBOUND_3_FUZZY_TYPE_MATCH_CODE_MASK (0x8000000U)
#define PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_INBOUND_3_FUZZY_TYPE_MATCH_CODE_SHIFT (27U)
/*! FUZZY_TYPE_MATCH_CODE - Fuzzy Type Match Enable.
 *  0b0..Fuzzy Type Match Disable
 *  0b1..Fuzzy Type Match Enable
 */
#define PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_INBOUND_3_FUZZY_TYPE_MATCH_CODE(x) (((uint32_t)(((uint32_t)(x)) << PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_INBOUND_3_FUZZY_TYPE_MATCH_CODE_SHIFT)) & PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_INBOUND_3_FUZZY_TYPE_MATCH_CODE_MASK)

#define PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_INBOUND_3_CFG_SHIFT_MODE_MASK (0x10000000U)
#define PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_INBOUND_3_CFG_SHIFT_MODE_SHIFT (28U)
/*! CFG_SHIFT_MODE - CFG Shift Enable.
 *  0b0..CFG Shift Disable
 *  0b1..CFG Shift Enable
 */
#define PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_INBOUND_3_CFG_SHIFT_MODE(x) (((uint32_t)(((uint32_t)(x)) << PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_INBOUND_3_CFG_SHIFT_MODE_SHIFT)) & PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_INBOUND_3_CFG_SHIFT_MODE_MASK)

#define PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_INBOUND_3_INVERT_MODE_MASK (0x20000000U)
#define PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_INBOUND_3_INVERT_MODE_SHIFT (29U)
/*! INVERT_MODE - Invert Mode Enable.
 *  0b0..Invert Mode Disable
 *  0b1..Invert Mode Enable
 */
#define PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_INBOUND_3_INVERT_MODE(x) (((uint32_t)(((uint32_t)(x)) << PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_INBOUND_3_INVERT_MODE_SHIFT)) & PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_INBOUND_3_INVERT_MODE_MASK)

#define PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_INBOUND_3_MATCH_MODE_MASK (0x40000000U)
#define PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_INBOUND_3_MATCH_MODE_SHIFT (30U)
/*! MATCH_MODE - Match Mode.
 *  0b0..The interpretation is dependent on TLP type, that is, MEM/IO, CFG0, or MSG/MSGD TLPs.
 *  0b1..The interpretation is dependent on TLP type, that is, MEM/IO, CFG0, or MSG/MSGD TLPs.
 */
#define PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_INBOUND_3_MATCH_MODE(x) (((uint32_t)(((uint32_t)(x)) << PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_INBOUND_3_MATCH_MODE_SHIFT)) & PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_INBOUND_3_MATCH_MODE_MASK)

#define PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_INBOUND_3_REGION_EN_MASK (0x80000000U)
#define PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_INBOUND_3_REGION_EN_SHIFT (31U)
/*! REGION_EN - Region Enable.
 *  0b0..Disable
 *  0b1..Enable
 */
#define PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_INBOUND_3_REGION_EN(x) (((uint32_t)(((uint32_t)(x)) << PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_INBOUND_3_REGION_EN_SHIFT)) & PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_INBOUND_3_REGION_EN_MASK)
/*! @} */

/*! @name IATU_LWR_BASE_ADDR_OFF_INBOUND_3 - iATU Lower Base Address Register. */
/*! @{ */

#define PCIE_DMA_IATU_IATU_LWR_BASE_ADDR_OFF_INBOUND_3_LWR_BASE_HW_MASK (0xFFFU)
#define PCIE_DMA_IATU_IATU_LWR_BASE_ADDR_OFF_INBOUND_3_LWR_BASE_HW_SHIFT (0U)
/*! LWR_BASE_HW - Forms bits [n-1:0] of the start address of the address region to be translated. */
#define PCIE_DMA_IATU_IATU_LWR_BASE_ADDR_OFF_INBOUND_3_LWR_BASE_HW(x) (((uint32_t)(((uint32_t)(x)) << PCIE_DMA_IATU_IATU_LWR_BASE_ADDR_OFF_INBOUND_3_LWR_BASE_HW_SHIFT)) & PCIE_DMA_IATU_IATU_LWR_BASE_ADDR_OFF_INBOUND_3_LWR_BASE_HW_MASK)

#define PCIE_DMA_IATU_IATU_LWR_BASE_ADDR_OFF_INBOUND_3_LWR_BASE_RW_MASK (0xFFFFF000U)
#define PCIE_DMA_IATU_IATU_LWR_BASE_ADDR_OFF_INBOUND_3_LWR_BASE_RW_SHIFT (12U)
/*! LWR_BASE_RW - Forms bits [31:n] of the start address of the address region to be translated. */
#define PCIE_DMA_IATU_IATU_LWR_BASE_ADDR_OFF_INBOUND_3_LWR_BASE_RW(x) (((uint32_t)(((uint32_t)(x)) << PCIE_DMA_IATU_IATU_LWR_BASE_ADDR_OFF_INBOUND_3_LWR_BASE_RW_SHIFT)) & PCIE_DMA_IATU_IATU_LWR_BASE_ADDR_OFF_INBOUND_3_LWR_BASE_RW_MASK)
/*! @} */

/*! @name IATU_UPPER_BASE_ADDR_OFF_INBOUND_3 - iATU Upper Base Address Register. */
/*! @{ */

#define PCIE_DMA_IATU_IATU_UPPER_BASE_ADDR_OFF_INBOUND_3_UPPER_BASE_RW_MASK (0xFFFFFFFFU)
#define PCIE_DMA_IATU_IATU_UPPER_BASE_ADDR_OFF_INBOUND_3_UPPER_BASE_RW_SHIFT (0U)
/*! UPPER_BASE_RW - Forms bits [63:32] of the start (and end) address of the address region to be translated. */
#define PCIE_DMA_IATU_IATU_UPPER_BASE_ADDR_OFF_INBOUND_3_UPPER_BASE_RW(x) (((uint32_t)(((uint32_t)(x)) << PCIE_DMA_IATU_IATU_UPPER_BASE_ADDR_OFF_INBOUND_3_UPPER_BASE_RW_SHIFT)) & PCIE_DMA_IATU_IATU_UPPER_BASE_ADDR_OFF_INBOUND_3_UPPER_BASE_RW_MASK)
/*! @} */

/*! @name IATU_LIMIT_ADDR_OFF_INBOUND_3 - iATU Limit Address Register. */
/*! @{ */

#define PCIE_DMA_IATU_IATU_LIMIT_ADDR_OFF_INBOUND_3_CBUF_INCR_MASK (0xFU)
#define PCIE_DMA_IATU_IATU_LIMIT_ADDR_OFF_INBOUND_3_CBUF_INCR_SHIFT (0U)
/*! CBUF_INCR - Circular Buffer Increment.
 *  0b0000..0 (Default; legacy Single Address Location mode)
 *  0b0001..4
 *  0b0010..8
 *  0b0011..16
 *  0b0100..32
 *  0b0101..64
 *  0b0110..128
 *  0b0111..256
 *  0b1000..512
 *  0b1001..1024
 *  0b1010..2048
 *  0b1011..4096
 *  0b1100..8192
 *  0b1101..rsvd.
 *  0b1110..rsvd.
 *  0b1111..rsvd.
 */
#define PCIE_DMA_IATU_IATU_LIMIT_ADDR_OFF_INBOUND_3_CBUF_INCR(x) (((uint32_t)(((uint32_t)(x)) << PCIE_DMA_IATU_IATU_LIMIT_ADDR_OFF_INBOUND_3_CBUF_INCR_SHIFT)) & PCIE_DMA_IATU_IATU_LIMIT_ADDR_OFF_INBOUND_3_CBUF_INCR_MASK)

#define PCIE_DMA_IATU_IATU_LIMIT_ADDR_OFF_INBOUND_3_LIMIT_ADDR_HW_MASK (0xFF0U)
#define PCIE_DMA_IATU_IATU_LIMIT_ADDR_OFF_INBOUND_3_LIMIT_ADDR_HW_SHIFT (4U)
/*! LIMIT_ADDR_HW - Forms lower bits of the end address of the address region to be translated. */
#define PCIE_DMA_IATU_IATU_LIMIT_ADDR_OFF_INBOUND_3_LIMIT_ADDR_HW(x) (((uint32_t)(((uint32_t)(x)) << PCIE_DMA_IATU_IATU_LIMIT_ADDR_OFF_INBOUND_3_LIMIT_ADDR_HW_SHIFT)) & PCIE_DMA_IATU_IATU_LIMIT_ADDR_OFF_INBOUND_3_LIMIT_ADDR_HW_MASK)

#define PCIE_DMA_IATU_IATU_LIMIT_ADDR_OFF_INBOUND_3_LIMIT_ADDR_RW_MASK (0xFFFFF000U)
#define PCIE_DMA_IATU_IATU_LIMIT_ADDR_OFF_INBOUND_3_LIMIT_ADDR_RW_SHIFT (12U)
/*! LIMIT_ADDR_RW - Forms upper bits of the end address of the address region to be translated. */
#define PCIE_DMA_IATU_IATU_LIMIT_ADDR_OFF_INBOUND_3_LIMIT_ADDR_RW(x) (((uint32_t)(((uint32_t)(x)) << PCIE_DMA_IATU_IATU_LIMIT_ADDR_OFF_INBOUND_3_LIMIT_ADDR_RW_SHIFT)) & PCIE_DMA_IATU_IATU_LIMIT_ADDR_OFF_INBOUND_3_LIMIT_ADDR_RW_MASK)
/*! @} */

/*! @name IATU_LWR_TARGET_ADDR_OFF_INBOUND_3 - iATU Lower Target Address Register. */
/*! @{ */

#define PCIE_DMA_IATU_IATU_LWR_TARGET_ADDR_OFF_INBOUND_3_LWR_TARGET_HW_MASK (0xFFFU)
#define PCIE_DMA_IATU_IATU_LWR_TARGET_ADDR_OFF_INBOUND_3_LWR_TARGET_HW_SHIFT (0U)
/*! LWR_TARGET_HW - Forms the LSB's of the Lower Target part of the new address of the translated region. */
#define PCIE_DMA_IATU_IATU_LWR_TARGET_ADDR_OFF_INBOUND_3_LWR_TARGET_HW(x) (((uint32_t)(((uint32_t)(x)) << PCIE_DMA_IATU_IATU_LWR_TARGET_ADDR_OFF_INBOUND_3_LWR_TARGET_HW_SHIFT)) & PCIE_DMA_IATU_IATU_LWR_TARGET_ADDR_OFF_INBOUND_3_LWR_TARGET_HW_MASK)

#define PCIE_DMA_IATU_IATU_LWR_TARGET_ADDR_OFF_INBOUND_3_LWR_TARGET_RW_MASK (0xFFFFF000U)
#define PCIE_DMA_IATU_IATU_LWR_TARGET_ADDR_OFF_INBOUND_3_LWR_TARGET_RW_SHIFT (12U)
/*! LWR_TARGET_RW - Forms MSB's of the Lower Target part of the new address of the translated region. */
#define PCIE_DMA_IATU_IATU_LWR_TARGET_ADDR_OFF_INBOUND_3_LWR_TARGET_RW(x) (((uint32_t)(((uint32_t)(x)) << PCIE_DMA_IATU_IATU_LWR_TARGET_ADDR_OFF_INBOUND_3_LWR_TARGET_RW_SHIFT)) & PCIE_DMA_IATU_IATU_LWR_TARGET_ADDR_OFF_INBOUND_3_LWR_TARGET_RW_MASK)
/*! @} */

/*! @name IATU_UPPER_TARGET_ADDR_OFF_INBOUND_3 - iATU Upper Target Address Register. */
/*! @{ */

#define PCIE_DMA_IATU_IATU_UPPER_TARGET_ADDR_OFF_INBOUND_3_UPPER_TARGET_RW_MASK (0xFFFFFFFFU)
#define PCIE_DMA_IATU_IATU_UPPER_TARGET_ADDR_OFF_INBOUND_3_UPPER_TARGET_RW_SHIFT (0U)
/*! UPPER_TARGET_RW - Forms bits [63:32] of the start address (Upper Target part) of the new address of the translated region. */
#define PCIE_DMA_IATU_IATU_UPPER_TARGET_ADDR_OFF_INBOUND_3_UPPER_TARGET_RW(x) (((uint32_t)(((uint32_t)(x)) << PCIE_DMA_IATU_IATU_UPPER_TARGET_ADDR_OFF_INBOUND_3_UPPER_TARGET_RW_SHIFT)) & PCIE_DMA_IATU_IATU_UPPER_TARGET_ADDR_OFF_INBOUND_3_UPPER_TARGET_RW_MASK)
/*! @} */

/*! @name IATU_UPPR_LIMIT_ADDR_OFF_INBOUND_3 - iATU Upper Limit Address Register. */
/*! @{ */

#define PCIE_DMA_IATU_IATU_UPPR_LIMIT_ADDR_OFF_INBOUND_3_UPPR_LIMIT_ADDR_RW_MASK (0xFFU)
#define PCIE_DMA_IATU_IATU_UPPR_LIMIT_ADDR_OFF_INBOUND_3_UPPR_LIMIT_ADDR_RW_SHIFT (0U)
/*! UPPR_LIMIT_ADDR_RW - Forms the LSB's of the Upper Limit part of the region "end address" to be translated. */
#define PCIE_DMA_IATU_IATU_UPPR_LIMIT_ADDR_OFF_INBOUND_3_UPPR_LIMIT_ADDR_RW(x) (((uint32_t)(((uint32_t)(x)) << PCIE_DMA_IATU_IATU_UPPR_LIMIT_ADDR_OFF_INBOUND_3_UPPR_LIMIT_ADDR_RW_SHIFT)) & PCIE_DMA_IATU_IATU_UPPR_LIMIT_ADDR_OFF_INBOUND_3_UPPR_LIMIT_ADDR_RW_MASK)

#define PCIE_DMA_IATU_IATU_UPPR_LIMIT_ADDR_OFF_INBOUND_3_UPPR_LIMIT_ADDR_HW_MASK (0xFFFFFF00U)
#define PCIE_DMA_IATU_IATU_UPPR_LIMIT_ADDR_OFF_INBOUND_3_UPPR_LIMIT_ADDR_HW_SHIFT (8U)
/*! UPPR_LIMIT_ADDR_HW - Forms MSB's of the Upper Limit part of the region "end address" to be translated. */
#define PCIE_DMA_IATU_IATU_UPPR_LIMIT_ADDR_OFF_INBOUND_3_UPPR_LIMIT_ADDR_HW(x) (((uint32_t)(((uint32_t)(x)) << PCIE_DMA_IATU_IATU_UPPR_LIMIT_ADDR_OFF_INBOUND_3_UPPR_LIMIT_ADDR_HW_SHIFT)) & PCIE_DMA_IATU_IATU_UPPR_LIMIT_ADDR_OFF_INBOUND_3_UPPR_LIMIT_ADDR_HW_MASK)
/*! @} */

/*! @name IATU_REGION_CTRL_1_OFF_OUTBOUND_4 - iATU Region Control 1 Register. */
/*! @{ */

#define PCIE_DMA_IATU_IATU_REGION_CTRL_1_OFF_OUTBOUND_4_TYPE_MASK (0x1FU)
#define PCIE_DMA_IATU_IATU_REGION_CTRL_1_OFF_OUTBOUND_4_TYPE_SHIFT (0U)
/*! TYPE - When the address of an outbound TLP is matched to this region, then the TYPE field of the
 *    TLP is changed to the value in this register.
 */
#define PCIE_DMA_IATU_IATU_REGION_CTRL_1_OFF_OUTBOUND_4_TYPE(x) (((uint32_t)(((uint32_t)(x)) << PCIE_DMA_IATU_IATU_REGION_CTRL_1_OFF_OUTBOUND_4_TYPE_SHIFT)) & PCIE_DMA_IATU_IATU_REGION_CTRL_1_OFF_OUTBOUND_4_TYPE_MASK)

#define PCIE_DMA_IATU_IATU_REGION_CTRL_1_OFF_OUTBOUND_4_TC_MASK (0xE0U)
#define PCIE_DMA_IATU_IATU_REGION_CTRL_1_OFF_OUTBOUND_4_TC_SHIFT (5U)
/*! TC - When the address of an outbound TLP is matched to this region, then the TC field of the TLP
 *    is changed to the value in this register.
 */
#define PCIE_DMA_IATU_IATU_REGION_CTRL_1_OFF_OUTBOUND_4_TC(x) (((uint32_t)(((uint32_t)(x)) << PCIE_DMA_IATU_IATU_REGION_CTRL_1_OFF_OUTBOUND_4_TC_SHIFT)) & PCIE_DMA_IATU_IATU_REGION_CTRL_1_OFF_OUTBOUND_4_TC_MASK)

#define PCIE_DMA_IATU_IATU_REGION_CTRL_1_OFF_OUTBOUND_4_TD_MASK (0x100U)
#define PCIE_DMA_IATU_IATU_REGION_CTRL_1_OFF_OUTBOUND_4_TD_SHIFT (8U)
/*! TD - This is a reserved field. */
#define PCIE_DMA_IATU_IATU_REGION_CTRL_1_OFF_OUTBOUND_4_TD(x) (((uint32_t)(((uint32_t)(x)) << PCIE_DMA_IATU_IATU_REGION_CTRL_1_OFF_OUTBOUND_4_TD_SHIFT)) & PCIE_DMA_IATU_IATU_REGION_CTRL_1_OFF_OUTBOUND_4_TD_MASK)

#define PCIE_DMA_IATU_IATU_REGION_CTRL_1_OFF_OUTBOUND_4_ATTR_MASK (0x600U)
#define PCIE_DMA_IATU_IATU_REGION_CTRL_1_OFF_OUTBOUND_4_ATTR_SHIFT (9U)
/*! ATTR - When the address of an outbound TLP is matched to this region, then the ATTR field of the
 *    TLP is changed to the value in this register.
 */
#define PCIE_DMA_IATU_IATU_REGION_CTRL_1_OFF_OUTBOUND_4_ATTR(x) (((uint32_t)(((uint32_t)(x)) << PCIE_DMA_IATU_IATU_REGION_CTRL_1_OFF_OUTBOUND_4_ATTR_SHIFT)) & PCIE_DMA_IATU_IATU_REGION_CTRL_1_OFF_OUTBOUND_4_ATTR_MASK)

#define PCIE_DMA_IATU_IATU_REGION_CTRL_1_OFF_OUTBOUND_4_INCREASE_REGION_SIZE_MASK (0x2000U)
#define PCIE_DMA_IATU_IATU_REGION_CTRL_1_OFF_OUTBOUND_4_INCREASE_REGION_SIZE_SHIFT (13U)
/*! INCREASE_REGION_SIZE - Increase the maximum ATU Region size.
 *  0b0..Maximum ATU Region size is 4 GB (default)
 *  0b1..Maximum ATU Region size is 1TB
 */
#define PCIE_DMA_IATU_IATU_REGION_CTRL_1_OFF_OUTBOUND_4_INCREASE_REGION_SIZE(x) (((uint32_t)(((uint32_t)(x)) << PCIE_DMA_IATU_IATU_REGION_CTRL_1_OFF_OUTBOUND_4_INCREASE_REGION_SIZE_SHIFT)) & PCIE_DMA_IATU_IATU_REGION_CTRL_1_OFF_OUTBOUND_4_INCREASE_REGION_SIZE_MASK)

#define PCIE_DMA_IATU_IATU_REGION_CTRL_1_OFF_OUTBOUND_4_CTRL_1_FUNC_NUM_MASK (0x700000U)
#define PCIE_DMA_IATU_IATU_REGION_CTRL_1_OFF_OUTBOUND_4_CTRL_1_FUNC_NUM_SHIFT (20U)
/*! CTRL_1_FUNC_NUM - Function Number. */
#define PCIE_DMA_IATU_IATU_REGION_CTRL_1_OFF_OUTBOUND_4_CTRL_1_FUNC_NUM(x) (((uint32_t)(((uint32_t)(x)) << PCIE_DMA_IATU_IATU_REGION_CTRL_1_OFF_OUTBOUND_4_CTRL_1_FUNC_NUM_SHIFT)) & PCIE_DMA_IATU_IATU_REGION_CTRL_1_OFF_OUTBOUND_4_CTRL_1_FUNC_NUM_MASK)
/*! @} */

/*! @name IATU_REGION_CTRL_2_OFF_OUTBOUND_4 - iATU Region Control 2 Register. */
/*! @{ */

#define PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_OUTBOUND_4_MSG_CODE_MASK (0xFFU)
#define PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_OUTBOUND_4_MSG_CODE_SHIFT (0U)
/*! MSG_CODE - MSG TLPs (Message Code). */
#define PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_OUTBOUND_4_MSG_CODE(x) (((uint32_t)(((uint32_t)(x)) << PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_OUTBOUND_4_MSG_CODE_SHIFT)) & PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_OUTBOUND_4_MSG_CODE_MASK)

#define PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_OUTBOUND_4_TAG_MASK (0xFF00U)
#define PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_OUTBOUND_4_TAG_SHIFT (8U)
/*! TAG - TAG. */
#define PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_OUTBOUND_4_TAG(x) (((uint32_t)(((uint32_t)(x)) << PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_OUTBOUND_4_TAG_SHIFT)) & PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_OUTBOUND_4_TAG_MASK)

#define PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_OUTBOUND_4_TAG_SUBSTITUTE_EN_MASK (0x10000U)
#define PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_OUTBOUND_4_TAG_SUBSTITUTE_EN_SHIFT (16U)
/*! TAG_SUBSTITUTE_EN - TAG Substitute Enable.
 *  0b0..Disable
 *  0b1..Enable
 */
#define PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_OUTBOUND_4_TAG_SUBSTITUTE_EN(x) (((uint32_t)(((uint32_t)(x)) << PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_OUTBOUND_4_TAG_SUBSTITUTE_EN_SHIFT)) & PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_OUTBOUND_4_TAG_SUBSTITUTE_EN_MASK)

#define PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_OUTBOUND_4_FUNC_BYPASS_MASK (0x80000U)
#define PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_OUTBOUND_4_FUNC_BYPASS_SHIFT (19U)
/*! FUNC_BYPASS - Function Number Translation Bypass.
 *  0b0..Disable
 *  0b1..Enable
 */
#define PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_OUTBOUND_4_FUNC_BYPASS(x) (((uint32_t)(((uint32_t)(x)) << PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_OUTBOUND_4_FUNC_BYPASS_SHIFT)) & PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_OUTBOUND_4_FUNC_BYPASS_MASK)

#define PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_OUTBOUND_4_SNP_MASK (0x100000U)
#define PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_OUTBOUND_4_SNP_SHIFT (20U)
/*! SNP - Serialize Non-Posted Requests.
 *  0b0..Disable
 *  0b1..Enable
 */
#define PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_OUTBOUND_4_SNP(x) (((uint32_t)(((uint32_t)(x)) << PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_OUTBOUND_4_SNP_SHIFT)) & PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_OUTBOUND_4_SNP_MASK)

#define PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_OUTBOUND_4_TLP_HEADER_FIELDS_BYPASS_MASK (0x200000U)
#define PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_OUTBOUND_4_TLP_HEADER_FIELDS_BYPASS_SHIFT (21U)
/*! TLP_HEADER_FIELDS_BYPASS - TLP Header Fields Translation Bypass. */
#define PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_OUTBOUND_4_TLP_HEADER_FIELDS_BYPASS(x) (((uint32_t)(((uint32_t)(x)) << PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_OUTBOUND_4_TLP_HEADER_FIELDS_BYPASS_SHIFT)) & PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_OUTBOUND_4_TLP_HEADER_FIELDS_BYPASS_MASK)

#define PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_OUTBOUND_4_INHIBIT_PAYLOAD_MASK (0x400000U)
#define PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_OUTBOUND_4_INHIBIT_PAYLOAD_SHIFT (22U)
/*! INHIBIT_PAYLOAD - Inhibit TLP Payload Data for TLP's in Matched Region; assign iATU region to be TLP without data.
 *  0b0..Fmt[1] =0/1 so that TLPs with or without data can be sent.
 *  0b1..Fmt[1] =0 so that only TLP type without data is sent. For example, a Msg instead of MsgD will be sent.
 */
#define PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_OUTBOUND_4_INHIBIT_PAYLOAD(x) (((uint32_t)(((uint32_t)(x)) << PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_OUTBOUND_4_INHIBIT_PAYLOAD_SHIFT)) & PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_OUTBOUND_4_INHIBIT_PAYLOAD_MASK)

#define PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_OUTBOUND_4_HEADER_SUBSTITUTE_EN_MASK (0x800000U)
#define PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_OUTBOUND_4_HEADER_SUBSTITUTE_EN_SHIFT (23U)
/*! HEADER_SUBSTITUTE_EN - Header Substitute Enable.
 *  0b0..LWR_TARGET_RW in the iATU_LWR_TARGET_ADDR_OFF_OUTBOUND_i register forms the new address of the translated region.
 *  0b1..LWR_TARGET_RW in the iATU_LWR_TARGET_ADDR_OFF_OUTBOUND_i register is used to fill bytes 8-to-11 (for 3
 *       DWORD header) or bytes 12-to-15 (for 4 DWORD header) of the translated TLP header.
 */
#define PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_OUTBOUND_4_HEADER_SUBSTITUTE_EN(x) (((uint32_t)(((uint32_t)(x)) << PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_OUTBOUND_4_HEADER_SUBSTITUTE_EN_SHIFT)) & PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_OUTBOUND_4_HEADER_SUBSTITUTE_EN_MASK)

#define PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_OUTBOUND_4_DMA_BYPASS_MASK (0x8000000U)
#define PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_OUTBOUND_4_DMA_BYPASS_SHIFT (27U)
/*! DMA_BYPASS - DMA Bypass Mode.
 *  0b0..Disable
 *  0b1..Enable
 */
#define PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_OUTBOUND_4_DMA_BYPASS(x) (((uint32_t)(((uint32_t)(x)) << PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_OUTBOUND_4_DMA_BYPASS_SHIFT)) & PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_OUTBOUND_4_DMA_BYPASS_MASK)

#define PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_OUTBOUND_4_CFG_SHIFT_MODE_MASK (0x10000000U)
#define PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_OUTBOUND_4_CFG_SHIFT_MODE_SHIFT (28U)
/*! CFG_SHIFT_MODE - CFG Shift Mode. */
#define PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_OUTBOUND_4_CFG_SHIFT_MODE(x) (((uint32_t)(((uint32_t)(x)) << PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_OUTBOUND_4_CFG_SHIFT_MODE_SHIFT)) & PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_OUTBOUND_4_CFG_SHIFT_MODE_MASK)

#define PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_OUTBOUND_4_INVERT_MODE_MASK (0x20000000U)
#define PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_OUTBOUND_4_INVERT_MODE_SHIFT (29U)
/*! INVERT_MODE - Invert Mode.
 *  0b0..Disable
 *  0b1..Enable
 */
#define PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_OUTBOUND_4_INVERT_MODE(x) (((uint32_t)(((uint32_t)(x)) << PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_OUTBOUND_4_INVERT_MODE_SHIFT)) & PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_OUTBOUND_4_INVERT_MODE_MASK)

#define PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_OUTBOUND_4_REGION_EN_MASK (0x80000000U)
#define PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_OUTBOUND_4_REGION_EN_SHIFT (31U)
/*! REGION_EN - Region Enable. */
#define PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_OUTBOUND_4_REGION_EN(x) (((uint32_t)(((uint32_t)(x)) << PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_OUTBOUND_4_REGION_EN_SHIFT)) & PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_OUTBOUND_4_REGION_EN_MASK)
/*! @} */

/*! @name IATU_LWR_BASE_ADDR_OFF_OUTBOUND_4 - iATU Lower Base Address Register. */
/*! @{ */

#define PCIE_DMA_IATU_IATU_LWR_BASE_ADDR_OFF_OUTBOUND_4_LWR_BASE_HW_MASK (0xFFFU)
#define PCIE_DMA_IATU_IATU_LWR_BASE_ADDR_OFF_OUTBOUND_4_LWR_BASE_HW_SHIFT (0U)
/*! LWR_BASE_HW - Forms bits [n-1:0] of the start address of the address region to be translated. */
#define PCIE_DMA_IATU_IATU_LWR_BASE_ADDR_OFF_OUTBOUND_4_LWR_BASE_HW(x) (((uint32_t)(((uint32_t)(x)) << PCIE_DMA_IATU_IATU_LWR_BASE_ADDR_OFF_OUTBOUND_4_LWR_BASE_HW_SHIFT)) & PCIE_DMA_IATU_IATU_LWR_BASE_ADDR_OFF_OUTBOUND_4_LWR_BASE_HW_MASK)

#define PCIE_DMA_IATU_IATU_LWR_BASE_ADDR_OFF_OUTBOUND_4_LWR_BASE_RW_MASK (0xFFFFF000U)
#define PCIE_DMA_IATU_IATU_LWR_BASE_ADDR_OFF_OUTBOUND_4_LWR_BASE_RW_SHIFT (12U)
/*! LWR_BASE_RW - Forms bits [31:n] of the start address of the address region to be translated. */
#define PCIE_DMA_IATU_IATU_LWR_BASE_ADDR_OFF_OUTBOUND_4_LWR_BASE_RW(x) (((uint32_t)(((uint32_t)(x)) << PCIE_DMA_IATU_IATU_LWR_BASE_ADDR_OFF_OUTBOUND_4_LWR_BASE_RW_SHIFT)) & PCIE_DMA_IATU_IATU_LWR_BASE_ADDR_OFF_OUTBOUND_4_LWR_BASE_RW_MASK)
/*! @} */

/*! @name IATU_UPPER_BASE_ADDR_OFF_OUTBOUND_4 - iATU Upper Base Address Register. */
/*! @{ */

#define PCIE_DMA_IATU_IATU_UPPER_BASE_ADDR_OFF_OUTBOUND_4_UPPER_BASE_RW_MASK (0xFFFFFFFFU)
#define PCIE_DMA_IATU_IATU_UPPER_BASE_ADDR_OFF_OUTBOUND_4_UPPER_BASE_RW_SHIFT (0U)
/*! UPPER_BASE_RW - Forms bits [63:32] of the start (and end) address of the address region to be translated. */
#define PCIE_DMA_IATU_IATU_UPPER_BASE_ADDR_OFF_OUTBOUND_4_UPPER_BASE_RW(x) (((uint32_t)(((uint32_t)(x)) << PCIE_DMA_IATU_IATU_UPPER_BASE_ADDR_OFF_OUTBOUND_4_UPPER_BASE_RW_SHIFT)) & PCIE_DMA_IATU_IATU_UPPER_BASE_ADDR_OFF_OUTBOUND_4_UPPER_BASE_RW_MASK)
/*! @} */

/*! @name IATU_LIMIT_ADDR_OFF_OUTBOUND_4 - iATU Limit Address Register. */
/*! @{ */

#define PCIE_DMA_IATU_IATU_LIMIT_ADDR_OFF_OUTBOUND_4_CBUF_INCR_MASK (0xFU)
#define PCIE_DMA_IATU_IATU_LIMIT_ADDR_OFF_OUTBOUND_4_CBUF_INCR_SHIFT (0U)
/*! CBUF_INCR - Circular Buffer. */
#define PCIE_DMA_IATU_IATU_LIMIT_ADDR_OFF_OUTBOUND_4_CBUF_INCR(x) (((uint32_t)(((uint32_t)(x)) << PCIE_DMA_IATU_IATU_LIMIT_ADDR_OFF_OUTBOUND_4_CBUF_INCR_SHIFT)) & PCIE_DMA_IATU_IATU_LIMIT_ADDR_OFF_OUTBOUND_4_CBUF_INCR_MASK)

#define PCIE_DMA_IATU_IATU_LIMIT_ADDR_OFF_OUTBOUND_4_LIMIT_ADDR_HW_MASK (0xFF0U)
#define PCIE_DMA_IATU_IATU_LIMIT_ADDR_OFF_OUTBOUND_4_LIMIT_ADDR_HW_SHIFT (4U)
/*! LIMIT_ADDR_HW - Forms lower bits of the end address of the address region to be translated. */
#define PCIE_DMA_IATU_IATU_LIMIT_ADDR_OFF_OUTBOUND_4_LIMIT_ADDR_HW(x) (((uint32_t)(((uint32_t)(x)) << PCIE_DMA_IATU_IATU_LIMIT_ADDR_OFF_OUTBOUND_4_LIMIT_ADDR_HW_SHIFT)) & PCIE_DMA_IATU_IATU_LIMIT_ADDR_OFF_OUTBOUND_4_LIMIT_ADDR_HW_MASK)

#define PCIE_DMA_IATU_IATU_LIMIT_ADDR_OFF_OUTBOUND_4_LIMIT_ADDR_RW_MASK (0xFFFFF000U)
#define PCIE_DMA_IATU_IATU_LIMIT_ADDR_OFF_OUTBOUND_4_LIMIT_ADDR_RW_SHIFT (12U)
/*! LIMIT_ADDR_RW - Forms upper bits of the end address of the address region to be translated. */
#define PCIE_DMA_IATU_IATU_LIMIT_ADDR_OFF_OUTBOUND_4_LIMIT_ADDR_RW(x) (((uint32_t)(((uint32_t)(x)) << PCIE_DMA_IATU_IATU_LIMIT_ADDR_OFF_OUTBOUND_4_LIMIT_ADDR_RW_SHIFT)) & PCIE_DMA_IATU_IATU_LIMIT_ADDR_OFF_OUTBOUND_4_LIMIT_ADDR_RW_MASK)
/*! @} */

/*! @name IATU_LWR_TARGET_ADDR_OFF_OUTBOUND_4 - iATU Lower Target Address Register. */
/*! @{ */

#define PCIE_DMA_IATU_IATU_LWR_TARGET_ADDR_OFF_OUTBOUND_4_LWR_TARGET_RW_OUTBOUND_MASK (0xFFFFFFFFU)
#define PCIE_DMA_IATU_IATU_LWR_TARGET_ADDR_OFF_OUTBOUND_4_LWR_TARGET_RW_OUTBOUND_SHIFT (0U)
/*! LWR_TARGET_RW_OUTBOUND - LWR_TARGET_RW_OUTBOUND */
#define PCIE_DMA_IATU_IATU_LWR_TARGET_ADDR_OFF_OUTBOUND_4_LWR_TARGET_RW_OUTBOUND(x) (((uint32_t)(((uint32_t)(x)) << PCIE_DMA_IATU_IATU_LWR_TARGET_ADDR_OFF_OUTBOUND_4_LWR_TARGET_RW_OUTBOUND_SHIFT)) & PCIE_DMA_IATU_IATU_LWR_TARGET_ADDR_OFF_OUTBOUND_4_LWR_TARGET_RW_OUTBOUND_MASK)
/*! @} */

/*! @name IATU_UPPER_TARGET_ADDR_OFF_OUTBOUND_4 - iATU Upper Target Address Register. */
/*! @{ */

#define PCIE_DMA_IATU_IATU_UPPER_TARGET_ADDR_OFF_OUTBOUND_4_UPPER_TARGET_RW_MASK (0xFFFFFFFFU)
#define PCIE_DMA_IATU_IATU_UPPER_TARGET_ADDR_OFF_OUTBOUND_4_UPPER_TARGET_RW_SHIFT (0U)
/*! UPPER_TARGET_RW - Forms bits [63:32] of the start address (Upper Target part) of the new address of the translated region. */
#define PCIE_DMA_IATU_IATU_UPPER_TARGET_ADDR_OFF_OUTBOUND_4_UPPER_TARGET_RW(x) (((uint32_t)(((uint32_t)(x)) << PCIE_DMA_IATU_IATU_UPPER_TARGET_ADDR_OFF_OUTBOUND_4_UPPER_TARGET_RW_SHIFT)) & PCIE_DMA_IATU_IATU_UPPER_TARGET_ADDR_OFF_OUTBOUND_4_UPPER_TARGET_RW_MASK)
/*! @} */

/*! @name IATU_UPPR_LIMIT_ADDR_OFF_OUTBOUND_4 - iATU Upper Limit Address Register. */
/*! @{ */

#define PCIE_DMA_IATU_IATU_UPPR_LIMIT_ADDR_OFF_OUTBOUND_4_UPPR_LIMIT_ADDR_RW_MASK (0xFFU)
#define PCIE_DMA_IATU_IATU_UPPR_LIMIT_ADDR_OFF_OUTBOUND_4_UPPR_LIMIT_ADDR_RW_SHIFT (0U)
/*! UPPR_LIMIT_ADDR_RW - Forms the LSB's of the Upper Limit part of the region "end address" to be translated. */
#define PCIE_DMA_IATU_IATU_UPPR_LIMIT_ADDR_OFF_OUTBOUND_4_UPPR_LIMIT_ADDR_RW(x) (((uint32_t)(((uint32_t)(x)) << PCIE_DMA_IATU_IATU_UPPR_LIMIT_ADDR_OFF_OUTBOUND_4_UPPR_LIMIT_ADDR_RW_SHIFT)) & PCIE_DMA_IATU_IATU_UPPR_LIMIT_ADDR_OFF_OUTBOUND_4_UPPR_LIMIT_ADDR_RW_MASK)

#define PCIE_DMA_IATU_IATU_UPPR_LIMIT_ADDR_OFF_OUTBOUND_4_UPPR_LIMIT_ADDR_HW_MASK (0xFFFFFF00U)
#define PCIE_DMA_IATU_IATU_UPPR_LIMIT_ADDR_OFF_OUTBOUND_4_UPPR_LIMIT_ADDR_HW_SHIFT (8U)
/*! UPPR_LIMIT_ADDR_HW - Forms MSB's of the Upper Limit part of the region "end address" to be translated. */
#define PCIE_DMA_IATU_IATU_UPPR_LIMIT_ADDR_OFF_OUTBOUND_4_UPPR_LIMIT_ADDR_HW(x) (((uint32_t)(((uint32_t)(x)) << PCIE_DMA_IATU_IATU_UPPR_LIMIT_ADDR_OFF_OUTBOUND_4_UPPR_LIMIT_ADDR_HW_SHIFT)) & PCIE_DMA_IATU_IATU_UPPR_LIMIT_ADDR_OFF_OUTBOUND_4_UPPR_LIMIT_ADDR_HW_MASK)
/*! @} */

/*! @name IATU_REGION_CTRL_1_OFF_INBOUND_4 - iATU Region Control 1 Register. */
/*! @{ */

#define PCIE_DMA_IATU_IATU_REGION_CTRL_1_OFF_INBOUND_4_TYPE_MASK (0x1FU)
#define PCIE_DMA_IATU_IATU_REGION_CTRL_1_OFF_INBOUND_4_TYPE_SHIFT (0U)
/*! TYPE - TYPE */
#define PCIE_DMA_IATU_IATU_REGION_CTRL_1_OFF_INBOUND_4_TYPE(x) (((uint32_t)(((uint32_t)(x)) << PCIE_DMA_IATU_IATU_REGION_CTRL_1_OFF_INBOUND_4_TYPE_SHIFT)) & PCIE_DMA_IATU_IATU_REGION_CTRL_1_OFF_INBOUND_4_TYPE_MASK)

#define PCIE_DMA_IATU_IATU_REGION_CTRL_1_OFF_INBOUND_4_TC_MASK (0xE0U)
#define PCIE_DMA_IATU_IATU_REGION_CTRL_1_OFF_INBOUND_4_TC_SHIFT (5U)
/*! TC - TC */
#define PCIE_DMA_IATU_IATU_REGION_CTRL_1_OFF_INBOUND_4_TC(x) (((uint32_t)(((uint32_t)(x)) << PCIE_DMA_IATU_IATU_REGION_CTRL_1_OFF_INBOUND_4_TC_SHIFT)) & PCIE_DMA_IATU_IATU_REGION_CTRL_1_OFF_INBOUND_4_TC_MASK)

#define PCIE_DMA_IATU_IATU_REGION_CTRL_1_OFF_INBOUND_4_TD_MASK (0x100U)
#define PCIE_DMA_IATU_IATU_REGION_CTRL_1_OFF_INBOUND_4_TD_SHIFT (8U)
/*! TD - TD */
#define PCIE_DMA_IATU_IATU_REGION_CTRL_1_OFF_INBOUND_4_TD(x) (((uint32_t)(((uint32_t)(x)) << PCIE_DMA_IATU_IATU_REGION_CTRL_1_OFF_INBOUND_4_TD_SHIFT)) & PCIE_DMA_IATU_IATU_REGION_CTRL_1_OFF_INBOUND_4_TD_MASK)

#define PCIE_DMA_IATU_IATU_REGION_CTRL_1_OFF_INBOUND_4_ATTR_MASK (0x600U)
#define PCIE_DMA_IATU_IATU_REGION_CTRL_1_OFF_INBOUND_4_ATTR_SHIFT (9U)
/*! ATTR - ATTR */
#define PCIE_DMA_IATU_IATU_REGION_CTRL_1_OFF_INBOUND_4_ATTR(x) (((uint32_t)(((uint32_t)(x)) << PCIE_DMA_IATU_IATU_REGION_CTRL_1_OFF_INBOUND_4_ATTR_SHIFT)) & PCIE_DMA_IATU_IATU_REGION_CTRL_1_OFF_INBOUND_4_ATTR_MASK)

#define PCIE_DMA_IATU_IATU_REGION_CTRL_1_OFF_INBOUND_4_INCREASE_REGION_SIZE_MASK (0x2000U)
#define PCIE_DMA_IATU_IATU_REGION_CTRL_1_OFF_INBOUND_4_INCREASE_REGION_SIZE_SHIFT (13U)
/*! INCREASE_REGION_SIZE - Increase the maximum ATU Region size.
 *  0b0..Maximum ATU Region size is 4 GB (default)
 *  0b1..Maximum ATU Region size is 1TB
 */
#define PCIE_DMA_IATU_IATU_REGION_CTRL_1_OFF_INBOUND_4_INCREASE_REGION_SIZE(x) (((uint32_t)(((uint32_t)(x)) << PCIE_DMA_IATU_IATU_REGION_CTRL_1_OFF_INBOUND_4_INCREASE_REGION_SIZE_SHIFT)) & PCIE_DMA_IATU_IATU_REGION_CTRL_1_OFF_INBOUND_4_INCREASE_REGION_SIZE_MASK)

#define PCIE_DMA_IATU_IATU_REGION_CTRL_1_OFF_INBOUND_4_CTRL_1_FUNC_NUM_MASK (0x700000U)
#define PCIE_DMA_IATU_IATU_REGION_CTRL_1_OFF_INBOUND_4_CTRL_1_FUNC_NUM_SHIFT (20U)
/*! CTRL_1_FUNC_NUM - Function Number. */
#define PCIE_DMA_IATU_IATU_REGION_CTRL_1_OFF_INBOUND_4_CTRL_1_FUNC_NUM(x) (((uint32_t)(((uint32_t)(x)) << PCIE_DMA_IATU_IATU_REGION_CTRL_1_OFF_INBOUND_4_CTRL_1_FUNC_NUM_SHIFT)) & PCIE_DMA_IATU_IATU_REGION_CTRL_1_OFF_INBOUND_4_CTRL_1_FUNC_NUM_MASK)
/*! @} */

/*! @name IATU_REGION_CTRL_2_OFF_INBOUND_4 - iATU Region Control 2 Register. */
/*! @{ */

#define PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_INBOUND_4_MSG_CODE_MASK (0xFFU)
#define PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_INBOUND_4_MSG_CODE_SHIFT (0U)
/*! MSG_CODE - MSG TLPs: (Message Code). */
#define PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_INBOUND_4_MSG_CODE(x) (((uint32_t)(((uint32_t)(x)) << PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_INBOUND_4_MSG_CODE_SHIFT)) & PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_INBOUND_4_MSG_CODE_MASK)

#define PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_INBOUND_4_BAR_NUM_MASK (0x700U)
#define PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_INBOUND_4_BAR_NUM_SHIFT (8U)
/*! BAR_NUM - BAR Number.
 *  0b000..BAR0
 *  0b001..BAR1
 *  0b010..BAR2
 *  0b011..BAR3
 *  0b100..BAR4
 *  0b101..BAR5
 *  0b110..ROM
 *  0b111..reserved
 */
#define PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_INBOUND_4_BAR_NUM(x) (((uint32_t)(((uint32_t)(x)) << PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_INBOUND_4_BAR_NUM_SHIFT)) & PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_INBOUND_4_BAR_NUM_MASK)

#define PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_INBOUND_4_MSG_TYPE_MATCH_MODE_MASK (0x2000U)
#define PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_INBOUND_4_MSG_TYPE_MATCH_MODE_SHIFT (13U)
/*! MSG_TYPE_MATCH_MODE - Message Type Match Mode.
 *  0b0..Disable
 *  0b1..Enable
 */
#define PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_INBOUND_4_MSG_TYPE_MATCH_MODE(x) (((uint32_t)(((uint32_t)(x)) << PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_INBOUND_4_MSG_TYPE_MATCH_MODE_SHIFT)) & PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_INBOUND_4_MSG_TYPE_MATCH_MODE_MASK)

#define PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_INBOUND_4_TC_MATCH_EN_MASK (0x4000U)
#define PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_INBOUND_4_TC_MATCH_EN_SHIFT (14U)
/*! TC_MATCH_EN - TC Match Enable.
 *  0b0..TC Match Disable
 *  0b1..TC Match Enable
 */
#define PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_INBOUND_4_TC_MATCH_EN(x) (((uint32_t)(((uint32_t)(x)) << PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_INBOUND_4_TC_MATCH_EN_SHIFT)) & PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_INBOUND_4_TC_MATCH_EN_MASK)

#define PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_INBOUND_4_TD_MATCH_EN_MASK (0x8000U)
#define PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_INBOUND_4_TD_MATCH_EN_SHIFT (15U)
/*! TD_MATCH_EN - TD Match Enable.
 *  0b0..TD Match Disable
 *  0b1..TD Match Enable
 */
#define PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_INBOUND_4_TD_MATCH_EN(x) (((uint32_t)(((uint32_t)(x)) << PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_INBOUND_4_TD_MATCH_EN_SHIFT)) & PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_INBOUND_4_TD_MATCH_EN_MASK)

#define PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_INBOUND_4_ATTR_MATCH_EN_MASK (0x10000U)
#define PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_INBOUND_4_ATTR_MATCH_EN_SHIFT (16U)
/*! ATTR_MATCH_EN - ATTR Match Enable.
 *  0b0..ATTR Match Disable
 *  0b1..ATTR Match Enable
 */
#define PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_INBOUND_4_ATTR_MATCH_EN(x) (((uint32_t)(((uint32_t)(x)) << PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_INBOUND_4_ATTR_MATCH_EN_SHIFT)) & PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_INBOUND_4_ATTR_MATCH_EN_MASK)

#define PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_INBOUND_4_FUNC_NUM_MATCH_EN_MASK (0x80000U)
#define PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_INBOUND_4_FUNC_NUM_MATCH_EN_SHIFT (19U)
/*! FUNC_NUM_MATCH_EN - Function Number Match Enable.
 *  0b0..Function Number Match Disable
 *  0b1..Function Number Match Enable
 */
#define PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_INBOUND_4_FUNC_NUM_MATCH_EN(x) (((uint32_t)(((uint32_t)(x)) << PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_INBOUND_4_FUNC_NUM_MATCH_EN_SHIFT)) & PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_INBOUND_4_FUNC_NUM_MATCH_EN_MASK)

#define PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_INBOUND_4_MSG_CODE_MATCH_EN_MASK (0x200000U)
#define PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_INBOUND_4_MSG_CODE_MATCH_EN_SHIFT (21U)
/*! MSG_CODE_MATCH_EN - Message Code Match Enable (Msg TLPS).
 *  0b0..Virtual Function Number Match Disable
 *  0b1..Message Code Match Enable (for Msg TLPS) or ST Match Enable (for Mem TLPs)
 */
#define PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_INBOUND_4_MSG_CODE_MATCH_EN(x) (((uint32_t)(((uint32_t)(x)) << PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_INBOUND_4_MSG_CODE_MATCH_EN_SHIFT)) & PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_INBOUND_4_MSG_CODE_MATCH_EN_MASK)

#define PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_INBOUND_4_SINGLE_ADDR_LOC_TRANS_EN_MASK (0x800000U)
#define PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_INBOUND_4_SINGLE_ADDR_LOC_TRANS_EN_SHIFT (23U)
/*! SINGLE_ADDR_LOC_TRANS_EN - Single Address Location Translate Enable.
 *  0b0..Disable
 *  0b1..Enable
 */
#define PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_INBOUND_4_SINGLE_ADDR_LOC_TRANS_EN(x) (((uint32_t)(((uint32_t)(x)) << PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_INBOUND_4_SINGLE_ADDR_LOC_TRANS_EN_SHIFT)) & PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_INBOUND_4_SINGLE_ADDR_LOC_TRANS_EN_MASK)

#define PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_INBOUND_4_RESPONSE_CODE_MASK (0x3000000U)
#define PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_INBOUND_4_RESPONSE_CODE_SHIFT (24U)
/*! RESPONSE_CODE - Response Code.
 *  0b00..Normal RADM filter response is used.
 *  0b01..Unsupported request (UR)
 *  0b10..Completer abort (CA)
 *  0b11..Not used / undefined / reserved
 */
#define PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_INBOUND_4_RESPONSE_CODE(x) (((uint32_t)(((uint32_t)(x)) << PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_INBOUND_4_RESPONSE_CODE_SHIFT)) & PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_INBOUND_4_RESPONSE_CODE_MASK)

#define PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_INBOUND_4_FUZZY_TYPE_MATCH_CODE_MASK (0x8000000U)
#define PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_INBOUND_4_FUZZY_TYPE_MATCH_CODE_SHIFT (27U)
/*! FUZZY_TYPE_MATCH_CODE - Fuzzy Type Match Enable.
 *  0b0..Fuzzy Type Match Disable
 *  0b1..Fuzzy Type Match Enable
 */
#define PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_INBOUND_4_FUZZY_TYPE_MATCH_CODE(x) (((uint32_t)(((uint32_t)(x)) << PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_INBOUND_4_FUZZY_TYPE_MATCH_CODE_SHIFT)) & PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_INBOUND_4_FUZZY_TYPE_MATCH_CODE_MASK)

#define PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_INBOUND_4_CFG_SHIFT_MODE_MASK (0x10000000U)
#define PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_INBOUND_4_CFG_SHIFT_MODE_SHIFT (28U)
/*! CFG_SHIFT_MODE - CFG Shift Enable.
 *  0b0..CFG Shift Disable
 *  0b1..CFG Shift Enable
 */
#define PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_INBOUND_4_CFG_SHIFT_MODE(x) (((uint32_t)(((uint32_t)(x)) << PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_INBOUND_4_CFG_SHIFT_MODE_SHIFT)) & PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_INBOUND_4_CFG_SHIFT_MODE_MASK)

#define PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_INBOUND_4_INVERT_MODE_MASK (0x20000000U)
#define PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_INBOUND_4_INVERT_MODE_SHIFT (29U)
/*! INVERT_MODE - Invert Mode Enable.
 *  0b0..Invert Mode Disable
 *  0b1..Invert Mode Enable
 */
#define PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_INBOUND_4_INVERT_MODE(x) (((uint32_t)(((uint32_t)(x)) << PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_INBOUND_4_INVERT_MODE_SHIFT)) & PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_INBOUND_4_INVERT_MODE_MASK)

#define PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_INBOUND_4_MATCH_MODE_MASK (0x40000000U)
#define PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_INBOUND_4_MATCH_MODE_SHIFT (30U)
/*! MATCH_MODE - Match Mode.
 *  0b0..The interpretation is dependent on TLP type, that is, MEM/IO, CFG0, or MSG/MSGD TLPs.
 *  0b1..The interpretation is dependent on TLP type, that is, MEM/IO, CFG0, or MSG/MSGD TLPs.
 */
#define PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_INBOUND_4_MATCH_MODE(x) (((uint32_t)(((uint32_t)(x)) << PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_INBOUND_4_MATCH_MODE_SHIFT)) & PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_INBOUND_4_MATCH_MODE_MASK)

#define PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_INBOUND_4_REGION_EN_MASK (0x80000000U)
#define PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_INBOUND_4_REGION_EN_SHIFT (31U)
/*! REGION_EN - Region Enable.
 *  0b0..Disable
 *  0b1..Enable
 */
#define PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_INBOUND_4_REGION_EN(x) (((uint32_t)(((uint32_t)(x)) << PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_INBOUND_4_REGION_EN_SHIFT)) & PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_INBOUND_4_REGION_EN_MASK)
/*! @} */

/*! @name IATU_LWR_BASE_ADDR_OFF_INBOUND_4 - iATU Lower Base Address Register. */
/*! @{ */

#define PCIE_DMA_IATU_IATU_LWR_BASE_ADDR_OFF_INBOUND_4_LWR_BASE_HW_MASK (0xFFFU)
#define PCIE_DMA_IATU_IATU_LWR_BASE_ADDR_OFF_INBOUND_4_LWR_BASE_HW_SHIFT (0U)
/*! LWR_BASE_HW - Forms bits [n-1:0] of the start address of the address region to be translated. */
#define PCIE_DMA_IATU_IATU_LWR_BASE_ADDR_OFF_INBOUND_4_LWR_BASE_HW(x) (((uint32_t)(((uint32_t)(x)) << PCIE_DMA_IATU_IATU_LWR_BASE_ADDR_OFF_INBOUND_4_LWR_BASE_HW_SHIFT)) & PCIE_DMA_IATU_IATU_LWR_BASE_ADDR_OFF_INBOUND_4_LWR_BASE_HW_MASK)

#define PCIE_DMA_IATU_IATU_LWR_BASE_ADDR_OFF_INBOUND_4_LWR_BASE_RW_MASK (0xFFFFF000U)
#define PCIE_DMA_IATU_IATU_LWR_BASE_ADDR_OFF_INBOUND_4_LWR_BASE_RW_SHIFT (12U)
/*! LWR_BASE_RW - Forms bits [31:n] of the start address of the address region to be translated. */
#define PCIE_DMA_IATU_IATU_LWR_BASE_ADDR_OFF_INBOUND_4_LWR_BASE_RW(x) (((uint32_t)(((uint32_t)(x)) << PCIE_DMA_IATU_IATU_LWR_BASE_ADDR_OFF_INBOUND_4_LWR_BASE_RW_SHIFT)) & PCIE_DMA_IATU_IATU_LWR_BASE_ADDR_OFF_INBOUND_4_LWR_BASE_RW_MASK)
/*! @} */

/*! @name IATU_UPPER_BASE_ADDR_OFF_INBOUND_4 - iATU Upper Base Address Register. */
/*! @{ */

#define PCIE_DMA_IATU_IATU_UPPER_BASE_ADDR_OFF_INBOUND_4_UPPER_BASE_RW_MASK (0xFFFFFFFFU)
#define PCIE_DMA_IATU_IATU_UPPER_BASE_ADDR_OFF_INBOUND_4_UPPER_BASE_RW_SHIFT (0U)
/*! UPPER_BASE_RW - Forms bits [63:32] of the start (and end) address of the address region to be translated. */
#define PCIE_DMA_IATU_IATU_UPPER_BASE_ADDR_OFF_INBOUND_4_UPPER_BASE_RW(x) (((uint32_t)(((uint32_t)(x)) << PCIE_DMA_IATU_IATU_UPPER_BASE_ADDR_OFF_INBOUND_4_UPPER_BASE_RW_SHIFT)) & PCIE_DMA_IATU_IATU_UPPER_BASE_ADDR_OFF_INBOUND_4_UPPER_BASE_RW_MASK)
/*! @} */

/*! @name IATU_LIMIT_ADDR_OFF_INBOUND_4 - iATU Limit Address Register. */
/*! @{ */

#define PCIE_DMA_IATU_IATU_LIMIT_ADDR_OFF_INBOUND_4_CBUF_INCR_MASK (0xFU)
#define PCIE_DMA_IATU_IATU_LIMIT_ADDR_OFF_INBOUND_4_CBUF_INCR_SHIFT (0U)
/*! CBUF_INCR - Circular Buffer Increment.
 *  0b0000..0 (Default; legacy Single Address Location mode)
 *  0b0001..4
 *  0b0010..8
 *  0b0011..16
 *  0b0100..32
 *  0b0101..64
 *  0b0110..128
 *  0b0111..256
 *  0b1000..512
 *  0b1001..1024
 *  0b1010..2048
 *  0b1011..4096
 *  0b1100..8192
 *  0b1101..rsvd.
 *  0b1110..rsvd.
 *  0b1111..rsvd.
 */
#define PCIE_DMA_IATU_IATU_LIMIT_ADDR_OFF_INBOUND_4_CBUF_INCR(x) (((uint32_t)(((uint32_t)(x)) << PCIE_DMA_IATU_IATU_LIMIT_ADDR_OFF_INBOUND_4_CBUF_INCR_SHIFT)) & PCIE_DMA_IATU_IATU_LIMIT_ADDR_OFF_INBOUND_4_CBUF_INCR_MASK)

#define PCIE_DMA_IATU_IATU_LIMIT_ADDR_OFF_INBOUND_4_LIMIT_ADDR_HW_MASK (0xFF0U)
#define PCIE_DMA_IATU_IATU_LIMIT_ADDR_OFF_INBOUND_4_LIMIT_ADDR_HW_SHIFT (4U)
/*! LIMIT_ADDR_HW - Forms lower bits of the end address of the address region to be translated. */
#define PCIE_DMA_IATU_IATU_LIMIT_ADDR_OFF_INBOUND_4_LIMIT_ADDR_HW(x) (((uint32_t)(((uint32_t)(x)) << PCIE_DMA_IATU_IATU_LIMIT_ADDR_OFF_INBOUND_4_LIMIT_ADDR_HW_SHIFT)) & PCIE_DMA_IATU_IATU_LIMIT_ADDR_OFF_INBOUND_4_LIMIT_ADDR_HW_MASK)

#define PCIE_DMA_IATU_IATU_LIMIT_ADDR_OFF_INBOUND_4_LIMIT_ADDR_RW_MASK (0xFFFFF000U)
#define PCIE_DMA_IATU_IATU_LIMIT_ADDR_OFF_INBOUND_4_LIMIT_ADDR_RW_SHIFT (12U)
/*! LIMIT_ADDR_RW - Forms upper bits of the end address of the address region to be translated. */
#define PCIE_DMA_IATU_IATU_LIMIT_ADDR_OFF_INBOUND_4_LIMIT_ADDR_RW(x) (((uint32_t)(((uint32_t)(x)) << PCIE_DMA_IATU_IATU_LIMIT_ADDR_OFF_INBOUND_4_LIMIT_ADDR_RW_SHIFT)) & PCIE_DMA_IATU_IATU_LIMIT_ADDR_OFF_INBOUND_4_LIMIT_ADDR_RW_MASK)
/*! @} */

/*! @name IATU_LWR_TARGET_ADDR_OFF_INBOUND_4 - iATU Lower Target Address Register. */
/*! @{ */

#define PCIE_DMA_IATU_IATU_LWR_TARGET_ADDR_OFF_INBOUND_4_LWR_TARGET_HW_MASK (0xFFFU)
#define PCIE_DMA_IATU_IATU_LWR_TARGET_ADDR_OFF_INBOUND_4_LWR_TARGET_HW_SHIFT (0U)
/*! LWR_TARGET_HW - Forms the LSB's of the Lower Target part of the new address of the translated region. */
#define PCIE_DMA_IATU_IATU_LWR_TARGET_ADDR_OFF_INBOUND_4_LWR_TARGET_HW(x) (((uint32_t)(((uint32_t)(x)) << PCIE_DMA_IATU_IATU_LWR_TARGET_ADDR_OFF_INBOUND_4_LWR_TARGET_HW_SHIFT)) & PCIE_DMA_IATU_IATU_LWR_TARGET_ADDR_OFF_INBOUND_4_LWR_TARGET_HW_MASK)

#define PCIE_DMA_IATU_IATU_LWR_TARGET_ADDR_OFF_INBOUND_4_LWR_TARGET_RW_MASK (0xFFFFF000U)
#define PCIE_DMA_IATU_IATU_LWR_TARGET_ADDR_OFF_INBOUND_4_LWR_TARGET_RW_SHIFT (12U)
/*! LWR_TARGET_RW - Forms MSB's of the Lower Target part of the new address of the translated region. */
#define PCIE_DMA_IATU_IATU_LWR_TARGET_ADDR_OFF_INBOUND_4_LWR_TARGET_RW(x) (((uint32_t)(((uint32_t)(x)) << PCIE_DMA_IATU_IATU_LWR_TARGET_ADDR_OFF_INBOUND_4_LWR_TARGET_RW_SHIFT)) & PCIE_DMA_IATU_IATU_LWR_TARGET_ADDR_OFF_INBOUND_4_LWR_TARGET_RW_MASK)
/*! @} */

/*! @name IATU_UPPER_TARGET_ADDR_OFF_INBOUND_4 - iATU Upper Target Address Register. */
/*! @{ */

#define PCIE_DMA_IATU_IATU_UPPER_TARGET_ADDR_OFF_INBOUND_4_UPPER_TARGET_RW_MASK (0xFFFFFFFFU)
#define PCIE_DMA_IATU_IATU_UPPER_TARGET_ADDR_OFF_INBOUND_4_UPPER_TARGET_RW_SHIFT (0U)
/*! UPPER_TARGET_RW - Forms bits [63:32] of the start address (Upper Target part) of the new address of the translated region. */
#define PCIE_DMA_IATU_IATU_UPPER_TARGET_ADDR_OFF_INBOUND_4_UPPER_TARGET_RW(x) (((uint32_t)(((uint32_t)(x)) << PCIE_DMA_IATU_IATU_UPPER_TARGET_ADDR_OFF_INBOUND_4_UPPER_TARGET_RW_SHIFT)) & PCIE_DMA_IATU_IATU_UPPER_TARGET_ADDR_OFF_INBOUND_4_UPPER_TARGET_RW_MASK)
/*! @} */

/*! @name IATU_UPPR_LIMIT_ADDR_OFF_INBOUND_4 - iATU Upper Limit Address Register. */
/*! @{ */

#define PCIE_DMA_IATU_IATU_UPPR_LIMIT_ADDR_OFF_INBOUND_4_UPPR_LIMIT_ADDR_RW_MASK (0xFFU)
#define PCIE_DMA_IATU_IATU_UPPR_LIMIT_ADDR_OFF_INBOUND_4_UPPR_LIMIT_ADDR_RW_SHIFT (0U)
/*! UPPR_LIMIT_ADDR_RW - Forms the LSB's of the Upper Limit part of the region "end address" to be translated. */
#define PCIE_DMA_IATU_IATU_UPPR_LIMIT_ADDR_OFF_INBOUND_4_UPPR_LIMIT_ADDR_RW(x) (((uint32_t)(((uint32_t)(x)) << PCIE_DMA_IATU_IATU_UPPR_LIMIT_ADDR_OFF_INBOUND_4_UPPR_LIMIT_ADDR_RW_SHIFT)) & PCIE_DMA_IATU_IATU_UPPR_LIMIT_ADDR_OFF_INBOUND_4_UPPR_LIMIT_ADDR_RW_MASK)

#define PCIE_DMA_IATU_IATU_UPPR_LIMIT_ADDR_OFF_INBOUND_4_UPPR_LIMIT_ADDR_HW_MASK (0xFFFFFF00U)
#define PCIE_DMA_IATU_IATU_UPPR_LIMIT_ADDR_OFF_INBOUND_4_UPPR_LIMIT_ADDR_HW_SHIFT (8U)
/*! UPPR_LIMIT_ADDR_HW - Forms MSB's of the Upper Limit part of the region "end address" to be translated. */
#define PCIE_DMA_IATU_IATU_UPPR_LIMIT_ADDR_OFF_INBOUND_4_UPPR_LIMIT_ADDR_HW(x) (((uint32_t)(((uint32_t)(x)) << PCIE_DMA_IATU_IATU_UPPR_LIMIT_ADDR_OFF_INBOUND_4_UPPR_LIMIT_ADDR_HW_SHIFT)) & PCIE_DMA_IATU_IATU_UPPR_LIMIT_ADDR_OFF_INBOUND_4_UPPR_LIMIT_ADDR_HW_MASK)
/*! @} */

/*! @name IATU_REGION_CTRL_1_OFF_OUTBOUND_5 - iATU Region Control 1 Register. */
/*! @{ */

#define PCIE_DMA_IATU_IATU_REGION_CTRL_1_OFF_OUTBOUND_5_TYPE_MASK (0x1FU)
#define PCIE_DMA_IATU_IATU_REGION_CTRL_1_OFF_OUTBOUND_5_TYPE_SHIFT (0U)
/*! TYPE - When the address of an outbound TLP is matched to this region, then the TYPE field of the
 *    TLP is changed to the value in this register.
 */
#define PCIE_DMA_IATU_IATU_REGION_CTRL_1_OFF_OUTBOUND_5_TYPE(x) (((uint32_t)(((uint32_t)(x)) << PCIE_DMA_IATU_IATU_REGION_CTRL_1_OFF_OUTBOUND_5_TYPE_SHIFT)) & PCIE_DMA_IATU_IATU_REGION_CTRL_1_OFF_OUTBOUND_5_TYPE_MASK)

#define PCIE_DMA_IATU_IATU_REGION_CTRL_1_OFF_OUTBOUND_5_TC_MASK (0xE0U)
#define PCIE_DMA_IATU_IATU_REGION_CTRL_1_OFF_OUTBOUND_5_TC_SHIFT (5U)
/*! TC - When the address of an outbound TLP is matched to this region, then the TC field of the TLP
 *    is changed to the value in this register.
 */
#define PCIE_DMA_IATU_IATU_REGION_CTRL_1_OFF_OUTBOUND_5_TC(x) (((uint32_t)(((uint32_t)(x)) << PCIE_DMA_IATU_IATU_REGION_CTRL_1_OFF_OUTBOUND_5_TC_SHIFT)) & PCIE_DMA_IATU_IATU_REGION_CTRL_1_OFF_OUTBOUND_5_TC_MASK)

#define PCIE_DMA_IATU_IATU_REGION_CTRL_1_OFF_OUTBOUND_5_TD_MASK (0x100U)
#define PCIE_DMA_IATU_IATU_REGION_CTRL_1_OFF_OUTBOUND_5_TD_SHIFT (8U)
/*! TD - This is a reserved field. */
#define PCIE_DMA_IATU_IATU_REGION_CTRL_1_OFF_OUTBOUND_5_TD(x) (((uint32_t)(((uint32_t)(x)) << PCIE_DMA_IATU_IATU_REGION_CTRL_1_OFF_OUTBOUND_5_TD_SHIFT)) & PCIE_DMA_IATU_IATU_REGION_CTRL_1_OFF_OUTBOUND_5_TD_MASK)

#define PCIE_DMA_IATU_IATU_REGION_CTRL_1_OFF_OUTBOUND_5_ATTR_MASK (0x600U)
#define PCIE_DMA_IATU_IATU_REGION_CTRL_1_OFF_OUTBOUND_5_ATTR_SHIFT (9U)
/*! ATTR - When the address of an outbound TLP is matched to this region, then the ATTR field of the
 *    TLP is changed to the value in this register.
 */
#define PCIE_DMA_IATU_IATU_REGION_CTRL_1_OFF_OUTBOUND_5_ATTR(x) (((uint32_t)(((uint32_t)(x)) << PCIE_DMA_IATU_IATU_REGION_CTRL_1_OFF_OUTBOUND_5_ATTR_SHIFT)) & PCIE_DMA_IATU_IATU_REGION_CTRL_1_OFF_OUTBOUND_5_ATTR_MASK)

#define PCIE_DMA_IATU_IATU_REGION_CTRL_1_OFF_OUTBOUND_5_INCREASE_REGION_SIZE_MASK (0x2000U)
#define PCIE_DMA_IATU_IATU_REGION_CTRL_1_OFF_OUTBOUND_5_INCREASE_REGION_SIZE_SHIFT (13U)
/*! INCREASE_REGION_SIZE - Increase the maximum ATU Region size.
 *  0b0..Maximum ATU Region size is 4 GB (default)
 *  0b1..Maximum ATU Region size is 1TB
 */
#define PCIE_DMA_IATU_IATU_REGION_CTRL_1_OFF_OUTBOUND_5_INCREASE_REGION_SIZE(x) (((uint32_t)(((uint32_t)(x)) << PCIE_DMA_IATU_IATU_REGION_CTRL_1_OFF_OUTBOUND_5_INCREASE_REGION_SIZE_SHIFT)) & PCIE_DMA_IATU_IATU_REGION_CTRL_1_OFF_OUTBOUND_5_INCREASE_REGION_SIZE_MASK)

#define PCIE_DMA_IATU_IATU_REGION_CTRL_1_OFF_OUTBOUND_5_CTRL_1_FUNC_NUM_MASK (0x700000U)
#define PCIE_DMA_IATU_IATU_REGION_CTRL_1_OFF_OUTBOUND_5_CTRL_1_FUNC_NUM_SHIFT (20U)
/*! CTRL_1_FUNC_NUM - Function Number. */
#define PCIE_DMA_IATU_IATU_REGION_CTRL_1_OFF_OUTBOUND_5_CTRL_1_FUNC_NUM(x) (((uint32_t)(((uint32_t)(x)) << PCIE_DMA_IATU_IATU_REGION_CTRL_1_OFF_OUTBOUND_5_CTRL_1_FUNC_NUM_SHIFT)) & PCIE_DMA_IATU_IATU_REGION_CTRL_1_OFF_OUTBOUND_5_CTRL_1_FUNC_NUM_MASK)
/*! @} */

/*! @name IATU_REGION_CTRL_2_OFF_OUTBOUND_5 - iATU Region Control 2 Register. */
/*! @{ */

#define PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_OUTBOUND_5_MSG_CODE_MASK (0xFFU)
#define PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_OUTBOUND_5_MSG_CODE_SHIFT (0U)
/*! MSG_CODE - MSG TLPs (Message Code). */
#define PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_OUTBOUND_5_MSG_CODE(x) (((uint32_t)(((uint32_t)(x)) << PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_OUTBOUND_5_MSG_CODE_SHIFT)) & PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_OUTBOUND_5_MSG_CODE_MASK)

#define PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_OUTBOUND_5_TAG_MASK (0xFF00U)
#define PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_OUTBOUND_5_TAG_SHIFT (8U)
/*! TAG - TAG. */
#define PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_OUTBOUND_5_TAG(x) (((uint32_t)(((uint32_t)(x)) << PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_OUTBOUND_5_TAG_SHIFT)) & PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_OUTBOUND_5_TAG_MASK)

#define PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_OUTBOUND_5_TAG_SUBSTITUTE_EN_MASK (0x10000U)
#define PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_OUTBOUND_5_TAG_SUBSTITUTE_EN_SHIFT (16U)
/*! TAG_SUBSTITUTE_EN - TAG Substitute Enable.
 *  0b0..Disable
 *  0b1..Enable
 */
#define PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_OUTBOUND_5_TAG_SUBSTITUTE_EN(x) (((uint32_t)(((uint32_t)(x)) << PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_OUTBOUND_5_TAG_SUBSTITUTE_EN_SHIFT)) & PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_OUTBOUND_5_TAG_SUBSTITUTE_EN_MASK)

#define PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_OUTBOUND_5_FUNC_BYPASS_MASK (0x80000U)
#define PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_OUTBOUND_5_FUNC_BYPASS_SHIFT (19U)
/*! FUNC_BYPASS - Function Number Translation Bypass.
 *  0b0..Disable
 *  0b1..Enable
 */
#define PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_OUTBOUND_5_FUNC_BYPASS(x) (((uint32_t)(((uint32_t)(x)) << PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_OUTBOUND_5_FUNC_BYPASS_SHIFT)) & PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_OUTBOUND_5_FUNC_BYPASS_MASK)

#define PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_OUTBOUND_5_SNP_MASK (0x100000U)
#define PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_OUTBOUND_5_SNP_SHIFT (20U)
/*! SNP - Serialize Non-Posted Requests.
 *  0b0..Disable
 *  0b1..Enable
 */
#define PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_OUTBOUND_5_SNP(x) (((uint32_t)(((uint32_t)(x)) << PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_OUTBOUND_5_SNP_SHIFT)) & PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_OUTBOUND_5_SNP_MASK)

#define PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_OUTBOUND_5_TLP_HEADER_FIELDS_BYPASS_MASK (0x200000U)
#define PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_OUTBOUND_5_TLP_HEADER_FIELDS_BYPASS_SHIFT (21U)
/*! TLP_HEADER_FIELDS_BYPASS - TLP Header Fields Translation Bypass. */
#define PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_OUTBOUND_5_TLP_HEADER_FIELDS_BYPASS(x) (((uint32_t)(((uint32_t)(x)) << PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_OUTBOUND_5_TLP_HEADER_FIELDS_BYPASS_SHIFT)) & PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_OUTBOUND_5_TLP_HEADER_FIELDS_BYPASS_MASK)

#define PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_OUTBOUND_5_INHIBIT_PAYLOAD_MASK (0x400000U)
#define PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_OUTBOUND_5_INHIBIT_PAYLOAD_SHIFT (22U)
/*! INHIBIT_PAYLOAD - Inhibit TLP Payload Data for TLP's in Matched Region; assign iATU region to be TLP without data.
 *  0b0..Fmt[1] =0/1 so that TLPs with or without data can be sent.
 *  0b1..Fmt[1] =0 so that only TLP type without data is sent. For example, a Msg instead of MsgD will be sent.
 */
#define PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_OUTBOUND_5_INHIBIT_PAYLOAD(x) (((uint32_t)(((uint32_t)(x)) << PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_OUTBOUND_5_INHIBIT_PAYLOAD_SHIFT)) & PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_OUTBOUND_5_INHIBIT_PAYLOAD_MASK)

#define PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_OUTBOUND_5_HEADER_SUBSTITUTE_EN_MASK (0x800000U)
#define PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_OUTBOUND_5_HEADER_SUBSTITUTE_EN_SHIFT (23U)
/*! HEADER_SUBSTITUTE_EN - Header Substitute Enable.
 *  0b0..LWR_TARGET_RW in the iATU_LWR_TARGET_ADDR_OFF_OUTBOUND_i register forms the new address of the translated region.
 *  0b1..LWR_TARGET_RW in the iATU_LWR_TARGET_ADDR_OFF_OUTBOUND_i register is used to fill bytes 8-to-11 (for 3
 *       DWORD header) or bytes 12-to-15 (for 4 DWORD header) of the translated TLP header.
 */
#define PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_OUTBOUND_5_HEADER_SUBSTITUTE_EN(x) (((uint32_t)(((uint32_t)(x)) << PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_OUTBOUND_5_HEADER_SUBSTITUTE_EN_SHIFT)) & PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_OUTBOUND_5_HEADER_SUBSTITUTE_EN_MASK)

#define PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_OUTBOUND_5_DMA_BYPASS_MASK (0x8000000U)
#define PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_OUTBOUND_5_DMA_BYPASS_SHIFT (27U)
/*! DMA_BYPASS - DMA Bypass Mode.
 *  0b0..Disable
 *  0b1..Enable
 */
#define PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_OUTBOUND_5_DMA_BYPASS(x) (((uint32_t)(((uint32_t)(x)) << PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_OUTBOUND_5_DMA_BYPASS_SHIFT)) & PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_OUTBOUND_5_DMA_BYPASS_MASK)

#define PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_OUTBOUND_5_CFG_SHIFT_MODE_MASK (0x10000000U)
#define PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_OUTBOUND_5_CFG_SHIFT_MODE_SHIFT (28U)
/*! CFG_SHIFT_MODE - CFG Shift Mode. */
#define PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_OUTBOUND_5_CFG_SHIFT_MODE(x) (((uint32_t)(((uint32_t)(x)) << PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_OUTBOUND_5_CFG_SHIFT_MODE_SHIFT)) & PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_OUTBOUND_5_CFG_SHIFT_MODE_MASK)

#define PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_OUTBOUND_5_INVERT_MODE_MASK (0x20000000U)
#define PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_OUTBOUND_5_INVERT_MODE_SHIFT (29U)
/*! INVERT_MODE - Invert Mode.
 *  0b0..Disable
 *  0b1..Enable
 */
#define PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_OUTBOUND_5_INVERT_MODE(x) (((uint32_t)(((uint32_t)(x)) << PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_OUTBOUND_5_INVERT_MODE_SHIFT)) & PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_OUTBOUND_5_INVERT_MODE_MASK)

#define PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_OUTBOUND_5_REGION_EN_MASK (0x80000000U)
#define PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_OUTBOUND_5_REGION_EN_SHIFT (31U)
/*! REGION_EN - Region Enable. */
#define PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_OUTBOUND_5_REGION_EN(x) (((uint32_t)(((uint32_t)(x)) << PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_OUTBOUND_5_REGION_EN_SHIFT)) & PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_OUTBOUND_5_REGION_EN_MASK)
/*! @} */

/*! @name IATU_LWR_BASE_ADDR_OFF_OUTBOUND_5 - iATU Lower Base Address Register. */
/*! @{ */

#define PCIE_DMA_IATU_IATU_LWR_BASE_ADDR_OFF_OUTBOUND_5_LWR_BASE_HW_MASK (0xFFFU)
#define PCIE_DMA_IATU_IATU_LWR_BASE_ADDR_OFF_OUTBOUND_5_LWR_BASE_HW_SHIFT (0U)
/*! LWR_BASE_HW - Forms bits [n-1:0] of the start address of the address region to be translated. */
#define PCIE_DMA_IATU_IATU_LWR_BASE_ADDR_OFF_OUTBOUND_5_LWR_BASE_HW(x) (((uint32_t)(((uint32_t)(x)) << PCIE_DMA_IATU_IATU_LWR_BASE_ADDR_OFF_OUTBOUND_5_LWR_BASE_HW_SHIFT)) & PCIE_DMA_IATU_IATU_LWR_BASE_ADDR_OFF_OUTBOUND_5_LWR_BASE_HW_MASK)

#define PCIE_DMA_IATU_IATU_LWR_BASE_ADDR_OFF_OUTBOUND_5_LWR_BASE_RW_MASK (0xFFFFF000U)
#define PCIE_DMA_IATU_IATU_LWR_BASE_ADDR_OFF_OUTBOUND_5_LWR_BASE_RW_SHIFT (12U)
/*! LWR_BASE_RW - Forms bits [31:n] of the start address of the address region to be translated. */
#define PCIE_DMA_IATU_IATU_LWR_BASE_ADDR_OFF_OUTBOUND_5_LWR_BASE_RW(x) (((uint32_t)(((uint32_t)(x)) << PCIE_DMA_IATU_IATU_LWR_BASE_ADDR_OFF_OUTBOUND_5_LWR_BASE_RW_SHIFT)) & PCIE_DMA_IATU_IATU_LWR_BASE_ADDR_OFF_OUTBOUND_5_LWR_BASE_RW_MASK)
/*! @} */

/*! @name IATU_UPPER_BASE_ADDR_OFF_OUTBOUND_5 - iATU Upper Base Address Register. */
/*! @{ */

#define PCIE_DMA_IATU_IATU_UPPER_BASE_ADDR_OFF_OUTBOUND_5_UPPER_BASE_RW_MASK (0xFFFFFFFFU)
#define PCIE_DMA_IATU_IATU_UPPER_BASE_ADDR_OFF_OUTBOUND_5_UPPER_BASE_RW_SHIFT (0U)
/*! UPPER_BASE_RW - Forms bits [63:32] of the start (and end) address of the address region to be translated. */
#define PCIE_DMA_IATU_IATU_UPPER_BASE_ADDR_OFF_OUTBOUND_5_UPPER_BASE_RW(x) (((uint32_t)(((uint32_t)(x)) << PCIE_DMA_IATU_IATU_UPPER_BASE_ADDR_OFF_OUTBOUND_5_UPPER_BASE_RW_SHIFT)) & PCIE_DMA_IATU_IATU_UPPER_BASE_ADDR_OFF_OUTBOUND_5_UPPER_BASE_RW_MASK)
/*! @} */

/*! @name IATU_LIMIT_ADDR_OFF_OUTBOUND_5 - iATU Limit Address Register. */
/*! @{ */

#define PCIE_DMA_IATU_IATU_LIMIT_ADDR_OFF_OUTBOUND_5_CBUF_INCR_MASK (0xFU)
#define PCIE_DMA_IATU_IATU_LIMIT_ADDR_OFF_OUTBOUND_5_CBUF_INCR_SHIFT (0U)
/*! CBUF_INCR - Circular Buffer. */
#define PCIE_DMA_IATU_IATU_LIMIT_ADDR_OFF_OUTBOUND_5_CBUF_INCR(x) (((uint32_t)(((uint32_t)(x)) << PCIE_DMA_IATU_IATU_LIMIT_ADDR_OFF_OUTBOUND_5_CBUF_INCR_SHIFT)) & PCIE_DMA_IATU_IATU_LIMIT_ADDR_OFF_OUTBOUND_5_CBUF_INCR_MASK)

#define PCIE_DMA_IATU_IATU_LIMIT_ADDR_OFF_OUTBOUND_5_LIMIT_ADDR_HW_MASK (0xFF0U)
#define PCIE_DMA_IATU_IATU_LIMIT_ADDR_OFF_OUTBOUND_5_LIMIT_ADDR_HW_SHIFT (4U)
/*! LIMIT_ADDR_HW - Forms lower bits of the end address of the address region to be translated. */
#define PCIE_DMA_IATU_IATU_LIMIT_ADDR_OFF_OUTBOUND_5_LIMIT_ADDR_HW(x) (((uint32_t)(((uint32_t)(x)) << PCIE_DMA_IATU_IATU_LIMIT_ADDR_OFF_OUTBOUND_5_LIMIT_ADDR_HW_SHIFT)) & PCIE_DMA_IATU_IATU_LIMIT_ADDR_OFF_OUTBOUND_5_LIMIT_ADDR_HW_MASK)

#define PCIE_DMA_IATU_IATU_LIMIT_ADDR_OFF_OUTBOUND_5_LIMIT_ADDR_RW_MASK (0xFFFFF000U)
#define PCIE_DMA_IATU_IATU_LIMIT_ADDR_OFF_OUTBOUND_5_LIMIT_ADDR_RW_SHIFT (12U)
/*! LIMIT_ADDR_RW - Forms upper bits of the end address of the address region to be translated. */
#define PCIE_DMA_IATU_IATU_LIMIT_ADDR_OFF_OUTBOUND_5_LIMIT_ADDR_RW(x) (((uint32_t)(((uint32_t)(x)) << PCIE_DMA_IATU_IATU_LIMIT_ADDR_OFF_OUTBOUND_5_LIMIT_ADDR_RW_SHIFT)) & PCIE_DMA_IATU_IATU_LIMIT_ADDR_OFF_OUTBOUND_5_LIMIT_ADDR_RW_MASK)
/*! @} */

/*! @name IATU_LWR_TARGET_ADDR_OFF_OUTBOUND_5 - iATU Lower Target Address Register. */
/*! @{ */

#define PCIE_DMA_IATU_IATU_LWR_TARGET_ADDR_OFF_OUTBOUND_5_LWR_TARGET_RW_OUTBOUND_MASK (0xFFFFFFFFU)
#define PCIE_DMA_IATU_IATU_LWR_TARGET_ADDR_OFF_OUTBOUND_5_LWR_TARGET_RW_OUTBOUND_SHIFT (0U)
/*! LWR_TARGET_RW_OUTBOUND - LWR_TARGET_RW_OUTBOUND */
#define PCIE_DMA_IATU_IATU_LWR_TARGET_ADDR_OFF_OUTBOUND_5_LWR_TARGET_RW_OUTBOUND(x) (((uint32_t)(((uint32_t)(x)) << PCIE_DMA_IATU_IATU_LWR_TARGET_ADDR_OFF_OUTBOUND_5_LWR_TARGET_RW_OUTBOUND_SHIFT)) & PCIE_DMA_IATU_IATU_LWR_TARGET_ADDR_OFF_OUTBOUND_5_LWR_TARGET_RW_OUTBOUND_MASK)
/*! @} */

/*! @name IATU_UPPER_TARGET_ADDR_OFF_OUTBOUND_5 - iATU Upper Target Address Register. */
/*! @{ */

#define PCIE_DMA_IATU_IATU_UPPER_TARGET_ADDR_OFF_OUTBOUND_5_UPPER_TARGET_RW_MASK (0xFFFFFFFFU)
#define PCIE_DMA_IATU_IATU_UPPER_TARGET_ADDR_OFF_OUTBOUND_5_UPPER_TARGET_RW_SHIFT (0U)
/*! UPPER_TARGET_RW - Forms bits [63:32] of the start address (Upper Target part) of the new address of the translated region. */
#define PCIE_DMA_IATU_IATU_UPPER_TARGET_ADDR_OFF_OUTBOUND_5_UPPER_TARGET_RW(x) (((uint32_t)(((uint32_t)(x)) << PCIE_DMA_IATU_IATU_UPPER_TARGET_ADDR_OFF_OUTBOUND_5_UPPER_TARGET_RW_SHIFT)) & PCIE_DMA_IATU_IATU_UPPER_TARGET_ADDR_OFF_OUTBOUND_5_UPPER_TARGET_RW_MASK)
/*! @} */

/*! @name IATU_UPPR_LIMIT_ADDR_OFF_OUTBOUND_5 - iATU Upper Limit Address Register. */
/*! @{ */

#define PCIE_DMA_IATU_IATU_UPPR_LIMIT_ADDR_OFF_OUTBOUND_5_UPPR_LIMIT_ADDR_RW_MASK (0xFFU)
#define PCIE_DMA_IATU_IATU_UPPR_LIMIT_ADDR_OFF_OUTBOUND_5_UPPR_LIMIT_ADDR_RW_SHIFT (0U)
/*! UPPR_LIMIT_ADDR_RW - Forms the LSB's of the Upper Limit part of the region "end address" to be translated. */
#define PCIE_DMA_IATU_IATU_UPPR_LIMIT_ADDR_OFF_OUTBOUND_5_UPPR_LIMIT_ADDR_RW(x) (((uint32_t)(((uint32_t)(x)) << PCIE_DMA_IATU_IATU_UPPR_LIMIT_ADDR_OFF_OUTBOUND_5_UPPR_LIMIT_ADDR_RW_SHIFT)) & PCIE_DMA_IATU_IATU_UPPR_LIMIT_ADDR_OFF_OUTBOUND_5_UPPR_LIMIT_ADDR_RW_MASK)

#define PCIE_DMA_IATU_IATU_UPPR_LIMIT_ADDR_OFF_OUTBOUND_5_UPPR_LIMIT_ADDR_HW_MASK (0xFFFFFF00U)
#define PCIE_DMA_IATU_IATU_UPPR_LIMIT_ADDR_OFF_OUTBOUND_5_UPPR_LIMIT_ADDR_HW_SHIFT (8U)
/*! UPPR_LIMIT_ADDR_HW - Forms MSB's of the Upper Limit part of the region "end address" to be translated. */
#define PCIE_DMA_IATU_IATU_UPPR_LIMIT_ADDR_OFF_OUTBOUND_5_UPPR_LIMIT_ADDR_HW(x) (((uint32_t)(((uint32_t)(x)) << PCIE_DMA_IATU_IATU_UPPR_LIMIT_ADDR_OFF_OUTBOUND_5_UPPR_LIMIT_ADDR_HW_SHIFT)) & PCIE_DMA_IATU_IATU_UPPR_LIMIT_ADDR_OFF_OUTBOUND_5_UPPR_LIMIT_ADDR_HW_MASK)
/*! @} */

/*! @name IATU_REGION_CTRL_1_OFF_INBOUND_5 - iATU Region Control 1 Register. */
/*! @{ */

#define PCIE_DMA_IATU_IATU_REGION_CTRL_1_OFF_INBOUND_5_TYPE_MASK (0x1FU)
#define PCIE_DMA_IATU_IATU_REGION_CTRL_1_OFF_INBOUND_5_TYPE_SHIFT (0U)
/*! TYPE - TYPE */
#define PCIE_DMA_IATU_IATU_REGION_CTRL_1_OFF_INBOUND_5_TYPE(x) (((uint32_t)(((uint32_t)(x)) << PCIE_DMA_IATU_IATU_REGION_CTRL_1_OFF_INBOUND_5_TYPE_SHIFT)) & PCIE_DMA_IATU_IATU_REGION_CTRL_1_OFF_INBOUND_5_TYPE_MASK)

#define PCIE_DMA_IATU_IATU_REGION_CTRL_1_OFF_INBOUND_5_TC_MASK (0xE0U)
#define PCIE_DMA_IATU_IATU_REGION_CTRL_1_OFF_INBOUND_5_TC_SHIFT (5U)
/*! TC - TC */
#define PCIE_DMA_IATU_IATU_REGION_CTRL_1_OFF_INBOUND_5_TC(x) (((uint32_t)(((uint32_t)(x)) << PCIE_DMA_IATU_IATU_REGION_CTRL_1_OFF_INBOUND_5_TC_SHIFT)) & PCIE_DMA_IATU_IATU_REGION_CTRL_1_OFF_INBOUND_5_TC_MASK)

#define PCIE_DMA_IATU_IATU_REGION_CTRL_1_OFF_INBOUND_5_TD_MASK (0x100U)
#define PCIE_DMA_IATU_IATU_REGION_CTRL_1_OFF_INBOUND_5_TD_SHIFT (8U)
/*! TD - TD */
#define PCIE_DMA_IATU_IATU_REGION_CTRL_1_OFF_INBOUND_5_TD(x) (((uint32_t)(((uint32_t)(x)) << PCIE_DMA_IATU_IATU_REGION_CTRL_1_OFF_INBOUND_5_TD_SHIFT)) & PCIE_DMA_IATU_IATU_REGION_CTRL_1_OFF_INBOUND_5_TD_MASK)

#define PCIE_DMA_IATU_IATU_REGION_CTRL_1_OFF_INBOUND_5_ATTR_MASK (0x600U)
#define PCIE_DMA_IATU_IATU_REGION_CTRL_1_OFF_INBOUND_5_ATTR_SHIFT (9U)
/*! ATTR - ATTR */
#define PCIE_DMA_IATU_IATU_REGION_CTRL_1_OFF_INBOUND_5_ATTR(x) (((uint32_t)(((uint32_t)(x)) << PCIE_DMA_IATU_IATU_REGION_CTRL_1_OFF_INBOUND_5_ATTR_SHIFT)) & PCIE_DMA_IATU_IATU_REGION_CTRL_1_OFF_INBOUND_5_ATTR_MASK)

#define PCIE_DMA_IATU_IATU_REGION_CTRL_1_OFF_INBOUND_5_INCREASE_REGION_SIZE_MASK (0x2000U)
#define PCIE_DMA_IATU_IATU_REGION_CTRL_1_OFF_INBOUND_5_INCREASE_REGION_SIZE_SHIFT (13U)
/*! INCREASE_REGION_SIZE - Increase the maximum ATU Region size.
 *  0b0..Maximum ATU Region size is 4 GB (default)
 *  0b1..Maximum ATU Region size is 1TB
 */
#define PCIE_DMA_IATU_IATU_REGION_CTRL_1_OFF_INBOUND_5_INCREASE_REGION_SIZE(x) (((uint32_t)(((uint32_t)(x)) << PCIE_DMA_IATU_IATU_REGION_CTRL_1_OFF_INBOUND_5_INCREASE_REGION_SIZE_SHIFT)) & PCIE_DMA_IATU_IATU_REGION_CTRL_1_OFF_INBOUND_5_INCREASE_REGION_SIZE_MASK)

#define PCIE_DMA_IATU_IATU_REGION_CTRL_1_OFF_INBOUND_5_CTRL_1_FUNC_NUM_MASK (0x700000U)
#define PCIE_DMA_IATU_IATU_REGION_CTRL_1_OFF_INBOUND_5_CTRL_1_FUNC_NUM_SHIFT (20U)
/*! CTRL_1_FUNC_NUM - Function Number. */
#define PCIE_DMA_IATU_IATU_REGION_CTRL_1_OFF_INBOUND_5_CTRL_1_FUNC_NUM(x) (((uint32_t)(((uint32_t)(x)) << PCIE_DMA_IATU_IATU_REGION_CTRL_1_OFF_INBOUND_5_CTRL_1_FUNC_NUM_SHIFT)) & PCIE_DMA_IATU_IATU_REGION_CTRL_1_OFF_INBOUND_5_CTRL_1_FUNC_NUM_MASK)
/*! @} */

/*! @name IATU_REGION_CTRL_2_OFF_INBOUND_5 - iATU Region Control 2 Register. */
/*! @{ */

#define PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_INBOUND_5_MSG_CODE_MASK (0xFFU)
#define PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_INBOUND_5_MSG_CODE_SHIFT (0U)
/*! MSG_CODE - MSG TLPs: (Message Code). */
#define PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_INBOUND_5_MSG_CODE(x) (((uint32_t)(((uint32_t)(x)) << PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_INBOUND_5_MSG_CODE_SHIFT)) & PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_INBOUND_5_MSG_CODE_MASK)

#define PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_INBOUND_5_BAR_NUM_MASK (0x700U)
#define PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_INBOUND_5_BAR_NUM_SHIFT (8U)
/*! BAR_NUM - BAR Number.
 *  0b000..BAR0
 *  0b001..BAR1
 *  0b010..BAR2
 *  0b011..BAR3
 *  0b100..BAR4
 *  0b101..BAR5
 *  0b110..ROM
 *  0b111..reserved
 */
#define PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_INBOUND_5_BAR_NUM(x) (((uint32_t)(((uint32_t)(x)) << PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_INBOUND_5_BAR_NUM_SHIFT)) & PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_INBOUND_5_BAR_NUM_MASK)

#define PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_INBOUND_5_MSG_TYPE_MATCH_MODE_MASK (0x2000U)
#define PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_INBOUND_5_MSG_TYPE_MATCH_MODE_SHIFT (13U)
/*! MSG_TYPE_MATCH_MODE - Message Type Match Mode.
 *  0b0..Disable
 *  0b1..Enable
 */
#define PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_INBOUND_5_MSG_TYPE_MATCH_MODE(x) (((uint32_t)(((uint32_t)(x)) << PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_INBOUND_5_MSG_TYPE_MATCH_MODE_SHIFT)) & PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_INBOUND_5_MSG_TYPE_MATCH_MODE_MASK)

#define PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_INBOUND_5_TC_MATCH_EN_MASK (0x4000U)
#define PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_INBOUND_5_TC_MATCH_EN_SHIFT (14U)
/*! TC_MATCH_EN - TC Match Enable.
 *  0b0..TC Match Disable
 *  0b1..TC Match Enable
 */
#define PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_INBOUND_5_TC_MATCH_EN(x) (((uint32_t)(((uint32_t)(x)) << PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_INBOUND_5_TC_MATCH_EN_SHIFT)) & PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_INBOUND_5_TC_MATCH_EN_MASK)

#define PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_INBOUND_5_TD_MATCH_EN_MASK (0x8000U)
#define PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_INBOUND_5_TD_MATCH_EN_SHIFT (15U)
/*! TD_MATCH_EN - TD Match Enable.
 *  0b0..TD Match Disable
 *  0b1..TD Match Enable
 */
#define PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_INBOUND_5_TD_MATCH_EN(x) (((uint32_t)(((uint32_t)(x)) << PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_INBOUND_5_TD_MATCH_EN_SHIFT)) & PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_INBOUND_5_TD_MATCH_EN_MASK)

#define PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_INBOUND_5_ATTR_MATCH_EN_MASK (0x10000U)
#define PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_INBOUND_5_ATTR_MATCH_EN_SHIFT (16U)
/*! ATTR_MATCH_EN - ATTR Match Enable.
 *  0b0..ATTR Match Disable
 *  0b1..ATTR Match Enable
 */
#define PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_INBOUND_5_ATTR_MATCH_EN(x) (((uint32_t)(((uint32_t)(x)) << PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_INBOUND_5_ATTR_MATCH_EN_SHIFT)) & PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_INBOUND_5_ATTR_MATCH_EN_MASK)

#define PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_INBOUND_5_FUNC_NUM_MATCH_EN_MASK (0x80000U)
#define PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_INBOUND_5_FUNC_NUM_MATCH_EN_SHIFT (19U)
/*! FUNC_NUM_MATCH_EN - Function Number Match Enable.
 *  0b0..Function Number Match Disable
 *  0b1..Function Number Match Enable
 */
#define PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_INBOUND_5_FUNC_NUM_MATCH_EN(x) (((uint32_t)(((uint32_t)(x)) << PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_INBOUND_5_FUNC_NUM_MATCH_EN_SHIFT)) & PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_INBOUND_5_FUNC_NUM_MATCH_EN_MASK)

#define PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_INBOUND_5_MSG_CODE_MATCH_EN_MASK (0x200000U)
#define PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_INBOUND_5_MSG_CODE_MATCH_EN_SHIFT (21U)
/*! MSG_CODE_MATCH_EN - Message Code Match Enable (Msg TLPS).
 *  0b0..Virtual Function Number Match Disable
 *  0b1..Message Code Match Enable (for Msg TLPS) or ST Match Enable (for Mem TLPs)
 */
#define PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_INBOUND_5_MSG_CODE_MATCH_EN(x) (((uint32_t)(((uint32_t)(x)) << PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_INBOUND_5_MSG_CODE_MATCH_EN_SHIFT)) & PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_INBOUND_5_MSG_CODE_MATCH_EN_MASK)

#define PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_INBOUND_5_SINGLE_ADDR_LOC_TRANS_EN_MASK (0x800000U)
#define PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_INBOUND_5_SINGLE_ADDR_LOC_TRANS_EN_SHIFT (23U)
/*! SINGLE_ADDR_LOC_TRANS_EN - Single Address Location Translate Enable.
 *  0b0..Disable
 *  0b1..Enable
 */
#define PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_INBOUND_5_SINGLE_ADDR_LOC_TRANS_EN(x) (((uint32_t)(((uint32_t)(x)) << PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_INBOUND_5_SINGLE_ADDR_LOC_TRANS_EN_SHIFT)) & PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_INBOUND_5_SINGLE_ADDR_LOC_TRANS_EN_MASK)

#define PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_INBOUND_5_RESPONSE_CODE_MASK (0x3000000U)
#define PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_INBOUND_5_RESPONSE_CODE_SHIFT (24U)
/*! RESPONSE_CODE - Response Code.
 *  0b00..Normal RADM filter response is used.
 *  0b01..Unsupported request (UR)
 *  0b10..Completer abort (CA)
 *  0b11..Not used / undefined / reserved
 */
#define PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_INBOUND_5_RESPONSE_CODE(x) (((uint32_t)(((uint32_t)(x)) << PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_INBOUND_5_RESPONSE_CODE_SHIFT)) & PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_INBOUND_5_RESPONSE_CODE_MASK)

#define PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_INBOUND_5_FUZZY_TYPE_MATCH_CODE_MASK (0x8000000U)
#define PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_INBOUND_5_FUZZY_TYPE_MATCH_CODE_SHIFT (27U)
/*! FUZZY_TYPE_MATCH_CODE - Fuzzy Type Match Enable.
 *  0b0..Fuzzy Type Match Disable
 *  0b1..Fuzzy Type Match Enable
 */
#define PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_INBOUND_5_FUZZY_TYPE_MATCH_CODE(x) (((uint32_t)(((uint32_t)(x)) << PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_INBOUND_5_FUZZY_TYPE_MATCH_CODE_SHIFT)) & PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_INBOUND_5_FUZZY_TYPE_MATCH_CODE_MASK)

#define PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_INBOUND_5_CFG_SHIFT_MODE_MASK (0x10000000U)
#define PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_INBOUND_5_CFG_SHIFT_MODE_SHIFT (28U)
/*! CFG_SHIFT_MODE - CFG Shift Enable.
 *  0b0..CFG Shift Disable
 *  0b1..CFG Shift Enable
 */
#define PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_INBOUND_5_CFG_SHIFT_MODE(x) (((uint32_t)(((uint32_t)(x)) << PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_INBOUND_5_CFG_SHIFT_MODE_SHIFT)) & PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_INBOUND_5_CFG_SHIFT_MODE_MASK)

#define PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_INBOUND_5_INVERT_MODE_MASK (0x20000000U)
#define PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_INBOUND_5_INVERT_MODE_SHIFT (29U)
/*! INVERT_MODE - Invert Mode Enable.
 *  0b0..Invert Mode Disable
 *  0b1..Invert Mode Enable
 */
#define PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_INBOUND_5_INVERT_MODE(x) (((uint32_t)(((uint32_t)(x)) << PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_INBOUND_5_INVERT_MODE_SHIFT)) & PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_INBOUND_5_INVERT_MODE_MASK)

#define PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_INBOUND_5_MATCH_MODE_MASK (0x40000000U)
#define PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_INBOUND_5_MATCH_MODE_SHIFT (30U)
/*! MATCH_MODE - Match Mode.
 *  0b0..The interpretation is dependent on TLP type, that is, MEM/IO, CFG0, or MSG/MSGD TLPs.
 *  0b1..The interpretation is dependent on TLP type, that is, MEM/IO, CFG0, or MSG/MSGD TLPs.
 */
#define PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_INBOUND_5_MATCH_MODE(x) (((uint32_t)(((uint32_t)(x)) << PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_INBOUND_5_MATCH_MODE_SHIFT)) & PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_INBOUND_5_MATCH_MODE_MASK)

#define PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_INBOUND_5_REGION_EN_MASK (0x80000000U)
#define PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_INBOUND_5_REGION_EN_SHIFT (31U)
/*! REGION_EN - Region Enable.
 *  0b0..Disable
 *  0b1..Enable
 */
#define PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_INBOUND_5_REGION_EN(x) (((uint32_t)(((uint32_t)(x)) << PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_INBOUND_5_REGION_EN_SHIFT)) & PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_INBOUND_5_REGION_EN_MASK)
/*! @} */

/*! @name IATU_LWR_BASE_ADDR_OFF_INBOUND_5 - iATU Lower Base Address Register. */
/*! @{ */

#define PCIE_DMA_IATU_IATU_LWR_BASE_ADDR_OFF_INBOUND_5_LWR_BASE_HW_MASK (0xFFFU)
#define PCIE_DMA_IATU_IATU_LWR_BASE_ADDR_OFF_INBOUND_5_LWR_BASE_HW_SHIFT (0U)
/*! LWR_BASE_HW - Forms bits [n-1:0] of the start address of the address region to be translated. */
#define PCIE_DMA_IATU_IATU_LWR_BASE_ADDR_OFF_INBOUND_5_LWR_BASE_HW(x) (((uint32_t)(((uint32_t)(x)) << PCIE_DMA_IATU_IATU_LWR_BASE_ADDR_OFF_INBOUND_5_LWR_BASE_HW_SHIFT)) & PCIE_DMA_IATU_IATU_LWR_BASE_ADDR_OFF_INBOUND_5_LWR_BASE_HW_MASK)

#define PCIE_DMA_IATU_IATU_LWR_BASE_ADDR_OFF_INBOUND_5_LWR_BASE_RW_MASK (0xFFFFF000U)
#define PCIE_DMA_IATU_IATU_LWR_BASE_ADDR_OFF_INBOUND_5_LWR_BASE_RW_SHIFT (12U)
/*! LWR_BASE_RW - Forms bits [31:n] of the start address of the address region to be translated. */
#define PCIE_DMA_IATU_IATU_LWR_BASE_ADDR_OFF_INBOUND_5_LWR_BASE_RW(x) (((uint32_t)(((uint32_t)(x)) << PCIE_DMA_IATU_IATU_LWR_BASE_ADDR_OFF_INBOUND_5_LWR_BASE_RW_SHIFT)) & PCIE_DMA_IATU_IATU_LWR_BASE_ADDR_OFF_INBOUND_5_LWR_BASE_RW_MASK)
/*! @} */

/*! @name IATU_UPPER_BASE_ADDR_OFF_INBOUND_5 - iATU Upper Base Address Register. */
/*! @{ */

#define PCIE_DMA_IATU_IATU_UPPER_BASE_ADDR_OFF_INBOUND_5_UPPER_BASE_RW_MASK (0xFFFFFFFFU)
#define PCIE_DMA_IATU_IATU_UPPER_BASE_ADDR_OFF_INBOUND_5_UPPER_BASE_RW_SHIFT (0U)
/*! UPPER_BASE_RW - Forms bits [63:32] of the start (and end) address of the address region to be translated. */
#define PCIE_DMA_IATU_IATU_UPPER_BASE_ADDR_OFF_INBOUND_5_UPPER_BASE_RW(x) (((uint32_t)(((uint32_t)(x)) << PCIE_DMA_IATU_IATU_UPPER_BASE_ADDR_OFF_INBOUND_5_UPPER_BASE_RW_SHIFT)) & PCIE_DMA_IATU_IATU_UPPER_BASE_ADDR_OFF_INBOUND_5_UPPER_BASE_RW_MASK)
/*! @} */

/*! @name IATU_LIMIT_ADDR_OFF_INBOUND_5 - iATU Limit Address Register. */
/*! @{ */

#define PCIE_DMA_IATU_IATU_LIMIT_ADDR_OFF_INBOUND_5_CBUF_INCR_MASK (0xFU)
#define PCIE_DMA_IATU_IATU_LIMIT_ADDR_OFF_INBOUND_5_CBUF_INCR_SHIFT (0U)
/*! CBUF_INCR - Circular Buffer Increment.
 *  0b0000..0 (Default; legacy Single Address Location mode)
 *  0b0001..4
 *  0b0010..8
 *  0b0011..16
 *  0b0100..32
 *  0b0101..64
 *  0b0110..128
 *  0b0111..256
 *  0b1000..512
 *  0b1001..1024
 *  0b1010..2048
 *  0b1011..4096
 *  0b1100..8192
 *  0b1101..rsvd.
 *  0b1110..rsvd.
 *  0b1111..rsvd.
 */
#define PCIE_DMA_IATU_IATU_LIMIT_ADDR_OFF_INBOUND_5_CBUF_INCR(x) (((uint32_t)(((uint32_t)(x)) << PCIE_DMA_IATU_IATU_LIMIT_ADDR_OFF_INBOUND_5_CBUF_INCR_SHIFT)) & PCIE_DMA_IATU_IATU_LIMIT_ADDR_OFF_INBOUND_5_CBUF_INCR_MASK)

#define PCIE_DMA_IATU_IATU_LIMIT_ADDR_OFF_INBOUND_5_LIMIT_ADDR_HW_MASK (0xFF0U)
#define PCIE_DMA_IATU_IATU_LIMIT_ADDR_OFF_INBOUND_5_LIMIT_ADDR_HW_SHIFT (4U)
/*! LIMIT_ADDR_HW - Forms lower bits of the end address of the address region to be translated. */
#define PCIE_DMA_IATU_IATU_LIMIT_ADDR_OFF_INBOUND_5_LIMIT_ADDR_HW(x) (((uint32_t)(((uint32_t)(x)) << PCIE_DMA_IATU_IATU_LIMIT_ADDR_OFF_INBOUND_5_LIMIT_ADDR_HW_SHIFT)) & PCIE_DMA_IATU_IATU_LIMIT_ADDR_OFF_INBOUND_5_LIMIT_ADDR_HW_MASK)

#define PCIE_DMA_IATU_IATU_LIMIT_ADDR_OFF_INBOUND_5_LIMIT_ADDR_RW_MASK (0xFFFFF000U)
#define PCIE_DMA_IATU_IATU_LIMIT_ADDR_OFF_INBOUND_5_LIMIT_ADDR_RW_SHIFT (12U)
/*! LIMIT_ADDR_RW - Forms upper bits of the end address of the address region to be translated. */
#define PCIE_DMA_IATU_IATU_LIMIT_ADDR_OFF_INBOUND_5_LIMIT_ADDR_RW(x) (((uint32_t)(((uint32_t)(x)) << PCIE_DMA_IATU_IATU_LIMIT_ADDR_OFF_INBOUND_5_LIMIT_ADDR_RW_SHIFT)) & PCIE_DMA_IATU_IATU_LIMIT_ADDR_OFF_INBOUND_5_LIMIT_ADDR_RW_MASK)
/*! @} */

/*! @name IATU_LWR_TARGET_ADDR_OFF_INBOUND_5 - iATU Lower Target Address Register. */
/*! @{ */

#define PCIE_DMA_IATU_IATU_LWR_TARGET_ADDR_OFF_INBOUND_5_LWR_TARGET_HW_MASK (0xFFFU)
#define PCIE_DMA_IATU_IATU_LWR_TARGET_ADDR_OFF_INBOUND_5_LWR_TARGET_HW_SHIFT (0U)
/*! LWR_TARGET_HW - Forms the LSB's of the Lower Target part of the new address of the translated region. */
#define PCIE_DMA_IATU_IATU_LWR_TARGET_ADDR_OFF_INBOUND_5_LWR_TARGET_HW(x) (((uint32_t)(((uint32_t)(x)) << PCIE_DMA_IATU_IATU_LWR_TARGET_ADDR_OFF_INBOUND_5_LWR_TARGET_HW_SHIFT)) & PCIE_DMA_IATU_IATU_LWR_TARGET_ADDR_OFF_INBOUND_5_LWR_TARGET_HW_MASK)

#define PCIE_DMA_IATU_IATU_LWR_TARGET_ADDR_OFF_INBOUND_5_LWR_TARGET_RW_MASK (0xFFFFF000U)
#define PCIE_DMA_IATU_IATU_LWR_TARGET_ADDR_OFF_INBOUND_5_LWR_TARGET_RW_SHIFT (12U)
/*! LWR_TARGET_RW - Forms MSB's of the Lower Target part of the new address of the translated region. */
#define PCIE_DMA_IATU_IATU_LWR_TARGET_ADDR_OFF_INBOUND_5_LWR_TARGET_RW(x) (((uint32_t)(((uint32_t)(x)) << PCIE_DMA_IATU_IATU_LWR_TARGET_ADDR_OFF_INBOUND_5_LWR_TARGET_RW_SHIFT)) & PCIE_DMA_IATU_IATU_LWR_TARGET_ADDR_OFF_INBOUND_5_LWR_TARGET_RW_MASK)
/*! @} */

/*! @name IATU_UPPER_TARGET_ADDR_OFF_INBOUND_5 - iATU Upper Target Address Register. */
/*! @{ */

#define PCIE_DMA_IATU_IATU_UPPER_TARGET_ADDR_OFF_INBOUND_5_UPPER_TARGET_RW_MASK (0xFFFFFFFFU)
#define PCIE_DMA_IATU_IATU_UPPER_TARGET_ADDR_OFF_INBOUND_5_UPPER_TARGET_RW_SHIFT (0U)
/*! UPPER_TARGET_RW - Forms bits [63:32] of the start address (Upper Target part) of the new address of the translated region. */
#define PCIE_DMA_IATU_IATU_UPPER_TARGET_ADDR_OFF_INBOUND_5_UPPER_TARGET_RW(x) (((uint32_t)(((uint32_t)(x)) << PCIE_DMA_IATU_IATU_UPPER_TARGET_ADDR_OFF_INBOUND_5_UPPER_TARGET_RW_SHIFT)) & PCIE_DMA_IATU_IATU_UPPER_TARGET_ADDR_OFF_INBOUND_5_UPPER_TARGET_RW_MASK)
/*! @} */

/*! @name IATU_UPPR_LIMIT_ADDR_OFF_INBOUND_5 - iATU Upper Limit Address Register. */
/*! @{ */

#define PCIE_DMA_IATU_IATU_UPPR_LIMIT_ADDR_OFF_INBOUND_5_UPPR_LIMIT_ADDR_RW_MASK (0xFFU)
#define PCIE_DMA_IATU_IATU_UPPR_LIMIT_ADDR_OFF_INBOUND_5_UPPR_LIMIT_ADDR_RW_SHIFT (0U)
/*! UPPR_LIMIT_ADDR_RW - Forms the LSB's of the Upper Limit part of the region "end address" to be translated. */
#define PCIE_DMA_IATU_IATU_UPPR_LIMIT_ADDR_OFF_INBOUND_5_UPPR_LIMIT_ADDR_RW(x) (((uint32_t)(((uint32_t)(x)) << PCIE_DMA_IATU_IATU_UPPR_LIMIT_ADDR_OFF_INBOUND_5_UPPR_LIMIT_ADDR_RW_SHIFT)) & PCIE_DMA_IATU_IATU_UPPR_LIMIT_ADDR_OFF_INBOUND_5_UPPR_LIMIT_ADDR_RW_MASK)

#define PCIE_DMA_IATU_IATU_UPPR_LIMIT_ADDR_OFF_INBOUND_5_UPPR_LIMIT_ADDR_HW_MASK (0xFFFFFF00U)
#define PCIE_DMA_IATU_IATU_UPPR_LIMIT_ADDR_OFF_INBOUND_5_UPPR_LIMIT_ADDR_HW_SHIFT (8U)
/*! UPPR_LIMIT_ADDR_HW - Forms MSB's of the Upper Limit part of the region "end address" to be translated. */
#define PCIE_DMA_IATU_IATU_UPPR_LIMIT_ADDR_OFF_INBOUND_5_UPPR_LIMIT_ADDR_HW(x) (((uint32_t)(((uint32_t)(x)) << PCIE_DMA_IATU_IATU_UPPR_LIMIT_ADDR_OFF_INBOUND_5_UPPR_LIMIT_ADDR_HW_SHIFT)) & PCIE_DMA_IATU_IATU_UPPR_LIMIT_ADDR_OFF_INBOUND_5_UPPR_LIMIT_ADDR_HW_MASK)
/*! @} */

/*! @name IATU_REGION_CTRL_1_OFF_OUTBOUND_6 - iATU Region Control 1 Register. */
/*! @{ */

#define PCIE_DMA_IATU_IATU_REGION_CTRL_1_OFF_OUTBOUND_6_TYPE_MASK (0x1FU)
#define PCIE_DMA_IATU_IATU_REGION_CTRL_1_OFF_OUTBOUND_6_TYPE_SHIFT (0U)
/*! TYPE - When the address of an outbound TLP is matched to this region, then the TYPE field of the
 *    TLP is changed to the value in this register.
 */
#define PCIE_DMA_IATU_IATU_REGION_CTRL_1_OFF_OUTBOUND_6_TYPE(x) (((uint32_t)(((uint32_t)(x)) << PCIE_DMA_IATU_IATU_REGION_CTRL_1_OFF_OUTBOUND_6_TYPE_SHIFT)) & PCIE_DMA_IATU_IATU_REGION_CTRL_1_OFF_OUTBOUND_6_TYPE_MASK)

#define PCIE_DMA_IATU_IATU_REGION_CTRL_1_OFF_OUTBOUND_6_TC_MASK (0xE0U)
#define PCIE_DMA_IATU_IATU_REGION_CTRL_1_OFF_OUTBOUND_6_TC_SHIFT (5U)
/*! TC - When the address of an outbound TLP is matched to this region, then the TC field of the TLP
 *    is changed to the value in this register.
 */
#define PCIE_DMA_IATU_IATU_REGION_CTRL_1_OFF_OUTBOUND_6_TC(x) (((uint32_t)(((uint32_t)(x)) << PCIE_DMA_IATU_IATU_REGION_CTRL_1_OFF_OUTBOUND_6_TC_SHIFT)) & PCIE_DMA_IATU_IATU_REGION_CTRL_1_OFF_OUTBOUND_6_TC_MASK)

#define PCIE_DMA_IATU_IATU_REGION_CTRL_1_OFF_OUTBOUND_6_TD_MASK (0x100U)
#define PCIE_DMA_IATU_IATU_REGION_CTRL_1_OFF_OUTBOUND_6_TD_SHIFT (8U)
/*! TD - This is a reserved field. */
#define PCIE_DMA_IATU_IATU_REGION_CTRL_1_OFF_OUTBOUND_6_TD(x) (((uint32_t)(((uint32_t)(x)) << PCIE_DMA_IATU_IATU_REGION_CTRL_1_OFF_OUTBOUND_6_TD_SHIFT)) & PCIE_DMA_IATU_IATU_REGION_CTRL_1_OFF_OUTBOUND_6_TD_MASK)

#define PCIE_DMA_IATU_IATU_REGION_CTRL_1_OFF_OUTBOUND_6_ATTR_MASK (0x600U)
#define PCIE_DMA_IATU_IATU_REGION_CTRL_1_OFF_OUTBOUND_6_ATTR_SHIFT (9U)
/*! ATTR - When the address of an outbound TLP is matched to this region, then the ATTR field of the
 *    TLP is changed to the value in this register.
 */
#define PCIE_DMA_IATU_IATU_REGION_CTRL_1_OFF_OUTBOUND_6_ATTR(x) (((uint32_t)(((uint32_t)(x)) << PCIE_DMA_IATU_IATU_REGION_CTRL_1_OFF_OUTBOUND_6_ATTR_SHIFT)) & PCIE_DMA_IATU_IATU_REGION_CTRL_1_OFF_OUTBOUND_6_ATTR_MASK)

#define PCIE_DMA_IATU_IATU_REGION_CTRL_1_OFF_OUTBOUND_6_INCREASE_REGION_SIZE_MASK (0x2000U)
#define PCIE_DMA_IATU_IATU_REGION_CTRL_1_OFF_OUTBOUND_6_INCREASE_REGION_SIZE_SHIFT (13U)
/*! INCREASE_REGION_SIZE - Increase the maximum ATU Region size.
 *  0b0..Maximum ATU Region size is 4 GB (default)
 *  0b1..Maximum ATU Region size is 1TB
 */
#define PCIE_DMA_IATU_IATU_REGION_CTRL_1_OFF_OUTBOUND_6_INCREASE_REGION_SIZE(x) (((uint32_t)(((uint32_t)(x)) << PCIE_DMA_IATU_IATU_REGION_CTRL_1_OFF_OUTBOUND_6_INCREASE_REGION_SIZE_SHIFT)) & PCIE_DMA_IATU_IATU_REGION_CTRL_1_OFF_OUTBOUND_6_INCREASE_REGION_SIZE_MASK)

#define PCIE_DMA_IATU_IATU_REGION_CTRL_1_OFF_OUTBOUND_6_CTRL_1_FUNC_NUM_MASK (0x700000U)
#define PCIE_DMA_IATU_IATU_REGION_CTRL_1_OFF_OUTBOUND_6_CTRL_1_FUNC_NUM_SHIFT (20U)
/*! CTRL_1_FUNC_NUM - Function Number. */
#define PCIE_DMA_IATU_IATU_REGION_CTRL_1_OFF_OUTBOUND_6_CTRL_1_FUNC_NUM(x) (((uint32_t)(((uint32_t)(x)) << PCIE_DMA_IATU_IATU_REGION_CTRL_1_OFF_OUTBOUND_6_CTRL_1_FUNC_NUM_SHIFT)) & PCIE_DMA_IATU_IATU_REGION_CTRL_1_OFF_OUTBOUND_6_CTRL_1_FUNC_NUM_MASK)
/*! @} */

/*! @name IATU_REGION_CTRL_2_OFF_OUTBOUND_6 - iATU Region Control 2 Register. */
/*! @{ */

#define PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_OUTBOUND_6_MSG_CODE_MASK (0xFFU)
#define PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_OUTBOUND_6_MSG_CODE_SHIFT (0U)
/*! MSG_CODE - MSG TLPs (Message Code). */
#define PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_OUTBOUND_6_MSG_CODE(x) (((uint32_t)(((uint32_t)(x)) << PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_OUTBOUND_6_MSG_CODE_SHIFT)) & PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_OUTBOUND_6_MSG_CODE_MASK)

#define PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_OUTBOUND_6_TAG_MASK (0xFF00U)
#define PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_OUTBOUND_6_TAG_SHIFT (8U)
/*! TAG - TAG. */
#define PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_OUTBOUND_6_TAG(x) (((uint32_t)(((uint32_t)(x)) << PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_OUTBOUND_6_TAG_SHIFT)) & PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_OUTBOUND_6_TAG_MASK)

#define PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_OUTBOUND_6_TAG_SUBSTITUTE_EN_MASK (0x10000U)
#define PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_OUTBOUND_6_TAG_SUBSTITUTE_EN_SHIFT (16U)
/*! TAG_SUBSTITUTE_EN - TAG Substitute Enable.
 *  0b0..Disable
 *  0b1..Enable
 */
#define PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_OUTBOUND_6_TAG_SUBSTITUTE_EN(x) (((uint32_t)(((uint32_t)(x)) << PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_OUTBOUND_6_TAG_SUBSTITUTE_EN_SHIFT)) & PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_OUTBOUND_6_TAG_SUBSTITUTE_EN_MASK)

#define PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_OUTBOUND_6_FUNC_BYPASS_MASK (0x80000U)
#define PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_OUTBOUND_6_FUNC_BYPASS_SHIFT (19U)
/*! FUNC_BYPASS - Function Number Translation Bypass.
 *  0b0..Disable
 *  0b1..Enable
 */
#define PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_OUTBOUND_6_FUNC_BYPASS(x) (((uint32_t)(((uint32_t)(x)) << PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_OUTBOUND_6_FUNC_BYPASS_SHIFT)) & PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_OUTBOUND_6_FUNC_BYPASS_MASK)

#define PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_OUTBOUND_6_SNP_MASK (0x100000U)
#define PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_OUTBOUND_6_SNP_SHIFT (20U)
/*! SNP - Serialize Non-Posted Requests.
 *  0b0..Disable
 *  0b1..Enable
 */
#define PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_OUTBOUND_6_SNP(x) (((uint32_t)(((uint32_t)(x)) << PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_OUTBOUND_6_SNP_SHIFT)) & PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_OUTBOUND_6_SNP_MASK)

#define PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_OUTBOUND_6_TLP_HEADER_FIELDS_BYPASS_MASK (0x200000U)
#define PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_OUTBOUND_6_TLP_HEADER_FIELDS_BYPASS_SHIFT (21U)
/*! TLP_HEADER_FIELDS_BYPASS - TLP Header Fields Translation Bypass. */
#define PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_OUTBOUND_6_TLP_HEADER_FIELDS_BYPASS(x) (((uint32_t)(((uint32_t)(x)) << PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_OUTBOUND_6_TLP_HEADER_FIELDS_BYPASS_SHIFT)) & PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_OUTBOUND_6_TLP_HEADER_FIELDS_BYPASS_MASK)

#define PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_OUTBOUND_6_INHIBIT_PAYLOAD_MASK (0x400000U)
#define PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_OUTBOUND_6_INHIBIT_PAYLOAD_SHIFT (22U)
/*! INHIBIT_PAYLOAD - Inhibit TLP Payload Data for TLP's in Matched Region; assign iATU region to be TLP without data.
 *  0b0..Fmt[1] =0/1 so that TLPs with or without data can be sent.
 *  0b1..Fmt[1] =0 so that only TLP type without data is sent. For example, a Msg instead of MsgD will be sent.
 */
#define PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_OUTBOUND_6_INHIBIT_PAYLOAD(x) (((uint32_t)(((uint32_t)(x)) << PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_OUTBOUND_6_INHIBIT_PAYLOAD_SHIFT)) & PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_OUTBOUND_6_INHIBIT_PAYLOAD_MASK)

#define PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_OUTBOUND_6_HEADER_SUBSTITUTE_EN_MASK (0x800000U)
#define PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_OUTBOUND_6_HEADER_SUBSTITUTE_EN_SHIFT (23U)
/*! HEADER_SUBSTITUTE_EN - Header Substitute Enable.
 *  0b0..LWR_TARGET_RW in the iATU_LWR_TARGET_ADDR_OFF_OUTBOUND_i register forms the new address of the translated region.
 *  0b1..LWR_TARGET_RW in the iATU_LWR_TARGET_ADDR_OFF_OUTBOUND_i register is used to fill bytes 8-to-11 (for 3
 *       DWORD header) or bytes 12-to-15 (for 4 DWORD header) of the translated TLP header.
 */
#define PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_OUTBOUND_6_HEADER_SUBSTITUTE_EN(x) (((uint32_t)(((uint32_t)(x)) << PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_OUTBOUND_6_HEADER_SUBSTITUTE_EN_SHIFT)) & PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_OUTBOUND_6_HEADER_SUBSTITUTE_EN_MASK)

#define PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_OUTBOUND_6_DMA_BYPASS_MASK (0x8000000U)
#define PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_OUTBOUND_6_DMA_BYPASS_SHIFT (27U)
/*! DMA_BYPASS - DMA Bypass Mode.
 *  0b0..Disable
 *  0b1..Enable
 */
#define PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_OUTBOUND_6_DMA_BYPASS(x) (((uint32_t)(((uint32_t)(x)) << PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_OUTBOUND_6_DMA_BYPASS_SHIFT)) & PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_OUTBOUND_6_DMA_BYPASS_MASK)

#define PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_OUTBOUND_6_CFG_SHIFT_MODE_MASK (0x10000000U)
#define PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_OUTBOUND_6_CFG_SHIFT_MODE_SHIFT (28U)
/*! CFG_SHIFT_MODE - CFG Shift Mode. */
#define PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_OUTBOUND_6_CFG_SHIFT_MODE(x) (((uint32_t)(((uint32_t)(x)) << PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_OUTBOUND_6_CFG_SHIFT_MODE_SHIFT)) & PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_OUTBOUND_6_CFG_SHIFT_MODE_MASK)

#define PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_OUTBOUND_6_INVERT_MODE_MASK (0x20000000U)
#define PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_OUTBOUND_6_INVERT_MODE_SHIFT (29U)
/*! INVERT_MODE - Invert Mode.
 *  0b0..Disable
 *  0b1..Enable
 */
#define PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_OUTBOUND_6_INVERT_MODE(x) (((uint32_t)(((uint32_t)(x)) << PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_OUTBOUND_6_INVERT_MODE_SHIFT)) & PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_OUTBOUND_6_INVERT_MODE_MASK)

#define PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_OUTBOUND_6_REGION_EN_MASK (0x80000000U)
#define PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_OUTBOUND_6_REGION_EN_SHIFT (31U)
/*! REGION_EN - Region Enable. */
#define PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_OUTBOUND_6_REGION_EN(x) (((uint32_t)(((uint32_t)(x)) << PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_OUTBOUND_6_REGION_EN_SHIFT)) & PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_OUTBOUND_6_REGION_EN_MASK)
/*! @} */

/*! @name IATU_LWR_BASE_ADDR_OFF_OUTBOUND_6 - iATU Lower Base Address Register. */
/*! @{ */

#define PCIE_DMA_IATU_IATU_LWR_BASE_ADDR_OFF_OUTBOUND_6_LWR_BASE_HW_MASK (0xFFFU)
#define PCIE_DMA_IATU_IATU_LWR_BASE_ADDR_OFF_OUTBOUND_6_LWR_BASE_HW_SHIFT (0U)
/*! LWR_BASE_HW - Forms bits [n-1:0] of the start address of the address region to be translated. */
#define PCIE_DMA_IATU_IATU_LWR_BASE_ADDR_OFF_OUTBOUND_6_LWR_BASE_HW(x) (((uint32_t)(((uint32_t)(x)) << PCIE_DMA_IATU_IATU_LWR_BASE_ADDR_OFF_OUTBOUND_6_LWR_BASE_HW_SHIFT)) & PCIE_DMA_IATU_IATU_LWR_BASE_ADDR_OFF_OUTBOUND_6_LWR_BASE_HW_MASK)

#define PCIE_DMA_IATU_IATU_LWR_BASE_ADDR_OFF_OUTBOUND_6_LWR_BASE_RW_MASK (0xFFFFF000U)
#define PCIE_DMA_IATU_IATU_LWR_BASE_ADDR_OFF_OUTBOUND_6_LWR_BASE_RW_SHIFT (12U)
/*! LWR_BASE_RW - Forms bits [31:n] of the start address of the address region to be translated. */
#define PCIE_DMA_IATU_IATU_LWR_BASE_ADDR_OFF_OUTBOUND_6_LWR_BASE_RW(x) (((uint32_t)(((uint32_t)(x)) << PCIE_DMA_IATU_IATU_LWR_BASE_ADDR_OFF_OUTBOUND_6_LWR_BASE_RW_SHIFT)) & PCIE_DMA_IATU_IATU_LWR_BASE_ADDR_OFF_OUTBOUND_6_LWR_BASE_RW_MASK)
/*! @} */

/*! @name IATU_UPPER_BASE_ADDR_OFF_OUTBOUND_6 - iATU Upper Base Address Register. */
/*! @{ */

#define PCIE_DMA_IATU_IATU_UPPER_BASE_ADDR_OFF_OUTBOUND_6_UPPER_BASE_RW_MASK (0xFFFFFFFFU)
#define PCIE_DMA_IATU_IATU_UPPER_BASE_ADDR_OFF_OUTBOUND_6_UPPER_BASE_RW_SHIFT (0U)
/*! UPPER_BASE_RW - Forms bits [63:32] of the start (and end) address of the address region to be translated. */
#define PCIE_DMA_IATU_IATU_UPPER_BASE_ADDR_OFF_OUTBOUND_6_UPPER_BASE_RW(x) (((uint32_t)(((uint32_t)(x)) << PCIE_DMA_IATU_IATU_UPPER_BASE_ADDR_OFF_OUTBOUND_6_UPPER_BASE_RW_SHIFT)) & PCIE_DMA_IATU_IATU_UPPER_BASE_ADDR_OFF_OUTBOUND_6_UPPER_BASE_RW_MASK)
/*! @} */

/*! @name IATU_LIMIT_ADDR_OFF_OUTBOUND_6 - iATU Limit Address Register. */
/*! @{ */

#define PCIE_DMA_IATU_IATU_LIMIT_ADDR_OFF_OUTBOUND_6_CBUF_INCR_MASK (0xFU)
#define PCIE_DMA_IATU_IATU_LIMIT_ADDR_OFF_OUTBOUND_6_CBUF_INCR_SHIFT (0U)
/*! CBUF_INCR - Circular Buffer. */
#define PCIE_DMA_IATU_IATU_LIMIT_ADDR_OFF_OUTBOUND_6_CBUF_INCR(x) (((uint32_t)(((uint32_t)(x)) << PCIE_DMA_IATU_IATU_LIMIT_ADDR_OFF_OUTBOUND_6_CBUF_INCR_SHIFT)) & PCIE_DMA_IATU_IATU_LIMIT_ADDR_OFF_OUTBOUND_6_CBUF_INCR_MASK)

#define PCIE_DMA_IATU_IATU_LIMIT_ADDR_OFF_OUTBOUND_6_LIMIT_ADDR_HW_MASK (0xFF0U)
#define PCIE_DMA_IATU_IATU_LIMIT_ADDR_OFF_OUTBOUND_6_LIMIT_ADDR_HW_SHIFT (4U)
/*! LIMIT_ADDR_HW - Forms lower bits of the end address of the address region to be translated. */
#define PCIE_DMA_IATU_IATU_LIMIT_ADDR_OFF_OUTBOUND_6_LIMIT_ADDR_HW(x) (((uint32_t)(((uint32_t)(x)) << PCIE_DMA_IATU_IATU_LIMIT_ADDR_OFF_OUTBOUND_6_LIMIT_ADDR_HW_SHIFT)) & PCIE_DMA_IATU_IATU_LIMIT_ADDR_OFF_OUTBOUND_6_LIMIT_ADDR_HW_MASK)

#define PCIE_DMA_IATU_IATU_LIMIT_ADDR_OFF_OUTBOUND_6_LIMIT_ADDR_RW_MASK (0xFFFFF000U)
#define PCIE_DMA_IATU_IATU_LIMIT_ADDR_OFF_OUTBOUND_6_LIMIT_ADDR_RW_SHIFT (12U)
/*! LIMIT_ADDR_RW - Forms upper bits of the end address of the address region to be translated. */
#define PCIE_DMA_IATU_IATU_LIMIT_ADDR_OFF_OUTBOUND_6_LIMIT_ADDR_RW(x) (((uint32_t)(((uint32_t)(x)) << PCIE_DMA_IATU_IATU_LIMIT_ADDR_OFF_OUTBOUND_6_LIMIT_ADDR_RW_SHIFT)) & PCIE_DMA_IATU_IATU_LIMIT_ADDR_OFF_OUTBOUND_6_LIMIT_ADDR_RW_MASK)
/*! @} */

/*! @name IATU_LWR_TARGET_ADDR_OFF_OUTBOUND_6 - iATU Lower Target Address Register. */
/*! @{ */

#define PCIE_DMA_IATU_IATU_LWR_TARGET_ADDR_OFF_OUTBOUND_6_LWR_TARGET_RW_OUTBOUND_MASK (0xFFFFFFFFU)
#define PCIE_DMA_IATU_IATU_LWR_TARGET_ADDR_OFF_OUTBOUND_6_LWR_TARGET_RW_OUTBOUND_SHIFT (0U)
/*! LWR_TARGET_RW_OUTBOUND - LWR_TARGET_RW_OUTBOUND */
#define PCIE_DMA_IATU_IATU_LWR_TARGET_ADDR_OFF_OUTBOUND_6_LWR_TARGET_RW_OUTBOUND(x) (((uint32_t)(((uint32_t)(x)) << PCIE_DMA_IATU_IATU_LWR_TARGET_ADDR_OFF_OUTBOUND_6_LWR_TARGET_RW_OUTBOUND_SHIFT)) & PCIE_DMA_IATU_IATU_LWR_TARGET_ADDR_OFF_OUTBOUND_6_LWR_TARGET_RW_OUTBOUND_MASK)
/*! @} */

/*! @name IATU_UPPER_TARGET_ADDR_OFF_OUTBOUND_6 - iATU Upper Target Address Register. */
/*! @{ */

#define PCIE_DMA_IATU_IATU_UPPER_TARGET_ADDR_OFF_OUTBOUND_6_UPPER_TARGET_RW_MASK (0xFFFFFFFFU)
#define PCIE_DMA_IATU_IATU_UPPER_TARGET_ADDR_OFF_OUTBOUND_6_UPPER_TARGET_RW_SHIFT (0U)
/*! UPPER_TARGET_RW - Forms bits [63:32] of the start address (Upper Target part) of the new address of the translated region. */
#define PCIE_DMA_IATU_IATU_UPPER_TARGET_ADDR_OFF_OUTBOUND_6_UPPER_TARGET_RW(x) (((uint32_t)(((uint32_t)(x)) << PCIE_DMA_IATU_IATU_UPPER_TARGET_ADDR_OFF_OUTBOUND_6_UPPER_TARGET_RW_SHIFT)) & PCIE_DMA_IATU_IATU_UPPER_TARGET_ADDR_OFF_OUTBOUND_6_UPPER_TARGET_RW_MASK)
/*! @} */

/*! @name IATU_UPPR_LIMIT_ADDR_OFF_OUTBOUND_6 - iATU Upper Limit Address Register. */
/*! @{ */

#define PCIE_DMA_IATU_IATU_UPPR_LIMIT_ADDR_OFF_OUTBOUND_6_UPPR_LIMIT_ADDR_RW_MASK (0xFFU)
#define PCIE_DMA_IATU_IATU_UPPR_LIMIT_ADDR_OFF_OUTBOUND_6_UPPR_LIMIT_ADDR_RW_SHIFT (0U)
/*! UPPR_LIMIT_ADDR_RW - Forms the LSB's of the Upper Limit part of the region "end address" to be translated. */
#define PCIE_DMA_IATU_IATU_UPPR_LIMIT_ADDR_OFF_OUTBOUND_6_UPPR_LIMIT_ADDR_RW(x) (((uint32_t)(((uint32_t)(x)) << PCIE_DMA_IATU_IATU_UPPR_LIMIT_ADDR_OFF_OUTBOUND_6_UPPR_LIMIT_ADDR_RW_SHIFT)) & PCIE_DMA_IATU_IATU_UPPR_LIMIT_ADDR_OFF_OUTBOUND_6_UPPR_LIMIT_ADDR_RW_MASK)

#define PCIE_DMA_IATU_IATU_UPPR_LIMIT_ADDR_OFF_OUTBOUND_6_UPPR_LIMIT_ADDR_HW_MASK (0xFFFFFF00U)
#define PCIE_DMA_IATU_IATU_UPPR_LIMIT_ADDR_OFF_OUTBOUND_6_UPPR_LIMIT_ADDR_HW_SHIFT (8U)
/*! UPPR_LIMIT_ADDR_HW - Forms MSB's of the Upper Limit part of the region "end address" to be translated. */
#define PCIE_DMA_IATU_IATU_UPPR_LIMIT_ADDR_OFF_OUTBOUND_6_UPPR_LIMIT_ADDR_HW(x) (((uint32_t)(((uint32_t)(x)) << PCIE_DMA_IATU_IATU_UPPR_LIMIT_ADDR_OFF_OUTBOUND_6_UPPR_LIMIT_ADDR_HW_SHIFT)) & PCIE_DMA_IATU_IATU_UPPR_LIMIT_ADDR_OFF_OUTBOUND_6_UPPR_LIMIT_ADDR_HW_MASK)
/*! @} */

/*! @name IATU_REGION_CTRL_1_OFF_INBOUND_6 - iATU Region Control 1 Register. */
/*! @{ */

#define PCIE_DMA_IATU_IATU_REGION_CTRL_1_OFF_INBOUND_6_TYPE_MASK (0x1FU)
#define PCIE_DMA_IATU_IATU_REGION_CTRL_1_OFF_INBOUND_6_TYPE_SHIFT (0U)
/*! TYPE - TYPE */
#define PCIE_DMA_IATU_IATU_REGION_CTRL_1_OFF_INBOUND_6_TYPE(x) (((uint32_t)(((uint32_t)(x)) << PCIE_DMA_IATU_IATU_REGION_CTRL_1_OFF_INBOUND_6_TYPE_SHIFT)) & PCIE_DMA_IATU_IATU_REGION_CTRL_1_OFF_INBOUND_6_TYPE_MASK)

#define PCIE_DMA_IATU_IATU_REGION_CTRL_1_OFF_INBOUND_6_TC_MASK (0xE0U)
#define PCIE_DMA_IATU_IATU_REGION_CTRL_1_OFF_INBOUND_6_TC_SHIFT (5U)
/*! TC - TC */
#define PCIE_DMA_IATU_IATU_REGION_CTRL_1_OFF_INBOUND_6_TC(x) (((uint32_t)(((uint32_t)(x)) << PCIE_DMA_IATU_IATU_REGION_CTRL_1_OFF_INBOUND_6_TC_SHIFT)) & PCIE_DMA_IATU_IATU_REGION_CTRL_1_OFF_INBOUND_6_TC_MASK)

#define PCIE_DMA_IATU_IATU_REGION_CTRL_1_OFF_INBOUND_6_TD_MASK (0x100U)
#define PCIE_DMA_IATU_IATU_REGION_CTRL_1_OFF_INBOUND_6_TD_SHIFT (8U)
/*! TD - TD */
#define PCIE_DMA_IATU_IATU_REGION_CTRL_1_OFF_INBOUND_6_TD(x) (((uint32_t)(((uint32_t)(x)) << PCIE_DMA_IATU_IATU_REGION_CTRL_1_OFF_INBOUND_6_TD_SHIFT)) & PCIE_DMA_IATU_IATU_REGION_CTRL_1_OFF_INBOUND_6_TD_MASK)

#define PCIE_DMA_IATU_IATU_REGION_CTRL_1_OFF_INBOUND_6_ATTR_MASK (0x600U)
#define PCIE_DMA_IATU_IATU_REGION_CTRL_1_OFF_INBOUND_6_ATTR_SHIFT (9U)
/*! ATTR - ATTR */
#define PCIE_DMA_IATU_IATU_REGION_CTRL_1_OFF_INBOUND_6_ATTR(x) (((uint32_t)(((uint32_t)(x)) << PCIE_DMA_IATU_IATU_REGION_CTRL_1_OFF_INBOUND_6_ATTR_SHIFT)) & PCIE_DMA_IATU_IATU_REGION_CTRL_1_OFF_INBOUND_6_ATTR_MASK)

#define PCIE_DMA_IATU_IATU_REGION_CTRL_1_OFF_INBOUND_6_INCREASE_REGION_SIZE_MASK (0x2000U)
#define PCIE_DMA_IATU_IATU_REGION_CTRL_1_OFF_INBOUND_6_INCREASE_REGION_SIZE_SHIFT (13U)
/*! INCREASE_REGION_SIZE - Increase the maximum ATU Region size.
 *  0b0..Maximum ATU Region size is 4 GB (default)
 *  0b1..Maximum ATU Region size is 1TB
 */
#define PCIE_DMA_IATU_IATU_REGION_CTRL_1_OFF_INBOUND_6_INCREASE_REGION_SIZE(x) (((uint32_t)(((uint32_t)(x)) << PCIE_DMA_IATU_IATU_REGION_CTRL_1_OFF_INBOUND_6_INCREASE_REGION_SIZE_SHIFT)) & PCIE_DMA_IATU_IATU_REGION_CTRL_1_OFF_INBOUND_6_INCREASE_REGION_SIZE_MASK)

#define PCIE_DMA_IATU_IATU_REGION_CTRL_1_OFF_INBOUND_6_CTRL_1_FUNC_NUM_MASK (0x700000U)
#define PCIE_DMA_IATU_IATU_REGION_CTRL_1_OFF_INBOUND_6_CTRL_1_FUNC_NUM_SHIFT (20U)
/*! CTRL_1_FUNC_NUM - Function Number. */
#define PCIE_DMA_IATU_IATU_REGION_CTRL_1_OFF_INBOUND_6_CTRL_1_FUNC_NUM(x) (((uint32_t)(((uint32_t)(x)) << PCIE_DMA_IATU_IATU_REGION_CTRL_1_OFF_INBOUND_6_CTRL_1_FUNC_NUM_SHIFT)) & PCIE_DMA_IATU_IATU_REGION_CTRL_1_OFF_INBOUND_6_CTRL_1_FUNC_NUM_MASK)
/*! @} */

/*! @name IATU_REGION_CTRL_2_OFF_INBOUND_6 - iATU Region Control 2 Register. */
/*! @{ */

#define PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_INBOUND_6_MSG_CODE_MASK (0xFFU)
#define PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_INBOUND_6_MSG_CODE_SHIFT (0U)
/*! MSG_CODE - MSG TLPs: (Message Code). */
#define PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_INBOUND_6_MSG_CODE(x) (((uint32_t)(((uint32_t)(x)) << PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_INBOUND_6_MSG_CODE_SHIFT)) & PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_INBOUND_6_MSG_CODE_MASK)

#define PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_INBOUND_6_BAR_NUM_MASK (0x700U)
#define PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_INBOUND_6_BAR_NUM_SHIFT (8U)
/*! BAR_NUM - BAR Number.
 *  0b000..BAR0
 *  0b001..BAR1
 *  0b010..BAR2
 *  0b011..BAR3
 *  0b100..BAR4
 *  0b101..BAR5
 *  0b110..ROM
 *  0b111..reserved
 */
#define PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_INBOUND_6_BAR_NUM(x) (((uint32_t)(((uint32_t)(x)) << PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_INBOUND_6_BAR_NUM_SHIFT)) & PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_INBOUND_6_BAR_NUM_MASK)

#define PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_INBOUND_6_MSG_TYPE_MATCH_MODE_MASK (0x2000U)
#define PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_INBOUND_6_MSG_TYPE_MATCH_MODE_SHIFT (13U)
/*! MSG_TYPE_MATCH_MODE - Message Type Match Mode.
 *  0b0..Disable
 *  0b1..Enable
 */
#define PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_INBOUND_6_MSG_TYPE_MATCH_MODE(x) (((uint32_t)(((uint32_t)(x)) << PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_INBOUND_6_MSG_TYPE_MATCH_MODE_SHIFT)) & PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_INBOUND_6_MSG_TYPE_MATCH_MODE_MASK)

#define PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_INBOUND_6_TC_MATCH_EN_MASK (0x4000U)
#define PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_INBOUND_6_TC_MATCH_EN_SHIFT (14U)
/*! TC_MATCH_EN - TC Match Enable.
 *  0b0..TC Match Disable
 *  0b1..TC Match Enable
 */
#define PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_INBOUND_6_TC_MATCH_EN(x) (((uint32_t)(((uint32_t)(x)) << PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_INBOUND_6_TC_MATCH_EN_SHIFT)) & PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_INBOUND_6_TC_MATCH_EN_MASK)

#define PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_INBOUND_6_TD_MATCH_EN_MASK (0x8000U)
#define PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_INBOUND_6_TD_MATCH_EN_SHIFT (15U)
/*! TD_MATCH_EN - TD Match Enable.
 *  0b0..TD Match Disable
 *  0b1..TD Match Enable
 */
#define PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_INBOUND_6_TD_MATCH_EN(x) (((uint32_t)(((uint32_t)(x)) << PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_INBOUND_6_TD_MATCH_EN_SHIFT)) & PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_INBOUND_6_TD_MATCH_EN_MASK)

#define PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_INBOUND_6_ATTR_MATCH_EN_MASK (0x10000U)
#define PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_INBOUND_6_ATTR_MATCH_EN_SHIFT (16U)
/*! ATTR_MATCH_EN - ATTR Match Enable.
 *  0b0..ATTR Match Disable
 *  0b1..ATTR Match Enable
 */
#define PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_INBOUND_6_ATTR_MATCH_EN(x) (((uint32_t)(((uint32_t)(x)) << PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_INBOUND_6_ATTR_MATCH_EN_SHIFT)) & PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_INBOUND_6_ATTR_MATCH_EN_MASK)

#define PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_INBOUND_6_FUNC_NUM_MATCH_EN_MASK (0x80000U)
#define PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_INBOUND_6_FUNC_NUM_MATCH_EN_SHIFT (19U)
/*! FUNC_NUM_MATCH_EN - Function Number Match Enable.
 *  0b0..Function Number Match Disable
 *  0b1..Function Number Match Enable
 */
#define PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_INBOUND_6_FUNC_NUM_MATCH_EN(x) (((uint32_t)(((uint32_t)(x)) << PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_INBOUND_6_FUNC_NUM_MATCH_EN_SHIFT)) & PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_INBOUND_6_FUNC_NUM_MATCH_EN_MASK)

#define PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_INBOUND_6_MSG_CODE_MATCH_EN_MASK (0x200000U)
#define PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_INBOUND_6_MSG_CODE_MATCH_EN_SHIFT (21U)
/*! MSG_CODE_MATCH_EN - Message Code Match Enable (Msg TLPS).
 *  0b0..Virtual Function Number Match Disable
 *  0b1..Message Code Match Enable (for Msg TLPS) or ST Match Enable (for Mem TLPs)
 */
#define PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_INBOUND_6_MSG_CODE_MATCH_EN(x) (((uint32_t)(((uint32_t)(x)) << PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_INBOUND_6_MSG_CODE_MATCH_EN_SHIFT)) & PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_INBOUND_6_MSG_CODE_MATCH_EN_MASK)

#define PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_INBOUND_6_SINGLE_ADDR_LOC_TRANS_EN_MASK (0x800000U)
#define PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_INBOUND_6_SINGLE_ADDR_LOC_TRANS_EN_SHIFT (23U)
/*! SINGLE_ADDR_LOC_TRANS_EN - Single Address Location Translate Enable.
 *  0b0..Disable
 *  0b1..Enable
 */
#define PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_INBOUND_6_SINGLE_ADDR_LOC_TRANS_EN(x) (((uint32_t)(((uint32_t)(x)) << PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_INBOUND_6_SINGLE_ADDR_LOC_TRANS_EN_SHIFT)) & PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_INBOUND_6_SINGLE_ADDR_LOC_TRANS_EN_MASK)

#define PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_INBOUND_6_RESPONSE_CODE_MASK (0x3000000U)
#define PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_INBOUND_6_RESPONSE_CODE_SHIFT (24U)
/*! RESPONSE_CODE - Response Code.
 *  0b00..Normal RADM filter response is used.
 *  0b01..Unsupported request (UR)
 *  0b10..Completer abort (CA)
 *  0b11..Not used / undefined / reserved
 */
#define PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_INBOUND_6_RESPONSE_CODE(x) (((uint32_t)(((uint32_t)(x)) << PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_INBOUND_6_RESPONSE_CODE_SHIFT)) & PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_INBOUND_6_RESPONSE_CODE_MASK)

#define PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_INBOUND_6_FUZZY_TYPE_MATCH_CODE_MASK (0x8000000U)
#define PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_INBOUND_6_FUZZY_TYPE_MATCH_CODE_SHIFT (27U)
/*! FUZZY_TYPE_MATCH_CODE - Fuzzy Type Match Enable.
 *  0b0..Fuzzy Type Match Disable
 *  0b1..Fuzzy Type Match Enable
 */
#define PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_INBOUND_6_FUZZY_TYPE_MATCH_CODE(x) (((uint32_t)(((uint32_t)(x)) << PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_INBOUND_6_FUZZY_TYPE_MATCH_CODE_SHIFT)) & PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_INBOUND_6_FUZZY_TYPE_MATCH_CODE_MASK)

#define PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_INBOUND_6_CFG_SHIFT_MODE_MASK (0x10000000U)
#define PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_INBOUND_6_CFG_SHIFT_MODE_SHIFT (28U)
/*! CFG_SHIFT_MODE - CFG Shift Enable.
 *  0b0..CFG Shift Disable
 *  0b1..CFG Shift Enable
 */
#define PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_INBOUND_6_CFG_SHIFT_MODE(x) (((uint32_t)(((uint32_t)(x)) << PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_INBOUND_6_CFG_SHIFT_MODE_SHIFT)) & PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_INBOUND_6_CFG_SHIFT_MODE_MASK)

#define PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_INBOUND_6_INVERT_MODE_MASK (0x20000000U)
#define PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_INBOUND_6_INVERT_MODE_SHIFT (29U)
/*! INVERT_MODE - Invert Mode Enable.
 *  0b0..Invert Mode Disable
 *  0b1..Invert Mode Enable
 */
#define PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_INBOUND_6_INVERT_MODE(x) (((uint32_t)(((uint32_t)(x)) << PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_INBOUND_6_INVERT_MODE_SHIFT)) & PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_INBOUND_6_INVERT_MODE_MASK)

#define PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_INBOUND_6_MATCH_MODE_MASK (0x40000000U)
#define PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_INBOUND_6_MATCH_MODE_SHIFT (30U)
/*! MATCH_MODE - Match Mode.
 *  0b0..The interpretation is dependent on TLP type, that is, MEM/IO, CFG0, or MSG/MSGD TLPs.
 *  0b1..The interpretation is dependent on TLP type, that is, MEM/IO, CFG0, or MSG/MSGD TLPs.
 */
#define PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_INBOUND_6_MATCH_MODE(x) (((uint32_t)(((uint32_t)(x)) << PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_INBOUND_6_MATCH_MODE_SHIFT)) & PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_INBOUND_6_MATCH_MODE_MASK)

#define PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_INBOUND_6_REGION_EN_MASK (0x80000000U)
#define PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_INBOUND_6_REGION_EN_SHIFT (31U)
/*! REGION_EN - Region Enable.
 *  0b0..Disable
 *  0b1..Enable
 */
#define PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_INBOUND_6_REGION_EN(x) (((uint32_t)(((uint32_t)(x)) << PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_INBOUND_6_REGION_EN_SHIFT)) & PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_INBOUND_6_REGION_EN_MASK)
/*! @} */

/*! @name IATU_LWR_BASE_ADDR_OFF_INBOUND_6 - iATU Lower Base Address Register. */
/*! @{ */

#define PCIE_DMA_IATU_IATU_LWR_BASE_ADDR_OFF_INBOUND_6_LWR_BASE_HW_MASK (0xFFFU)
#define PCIE_DMA_IATU_IATU_LWR_BASE_ADDR_OFF_INBOUND_6_LWR_BASE_HW_SHIFT (0U)
/*! LWR_BASE_HW - Forms bits [n-1:0] of the start address of the address region to be translated. */
#define PCIE_DMA_IATU_IATU_LWR_BASE_ADDR_OFF_INBOUND_6_LWR_BASE_HW(x) (((uint32_t)(((uint32_t)(x)) << PCIE_DMA_IATU_IATU_LWR_BASE_ADDR_OFF_INBOUND_6_LWR_BASE_HW_SHIFT)) & PCIE_DMA_IATU_IATU_LWR_BASE_ADDR_OFF_INBOUND_6_LWR_BASE_HW_MASK)

#define PCIE_DMA_IATU_IATU_LWR_BASE_ADDR_OFF_INBOUND_6_LWR_BASE_RW_MASK (0xFFFFF000U)
#define PCIE_DMA_IATU_IATU_LWR_BASE_ADDR_OFF_INBOUND_6_LWR_BASE_RW_SHIFT (12U)
/*! LWR_BASE_RW - Forms bits [31:n] of the start address of the address region to be translated. */
#define PCIE_DMA_IATU_IATU_LWR_BASE_ADDR_OFF_INBOUND_6_LWR_BASE_RW(x) (((uint32_t)(((uint32_t)(x)) << PCIE_DMA_IATU_IATU_LWR_BASE_ADDR_OFF_INBOUND_6_LWR_BASE_RW_SHIFT)) & PCIE_DMA_IATU_IATU_LWR_BASE_ADDR_OFF_INBOUND_6_LWR_BASE_RW_MASK)
/*! @} */

/*! @name IATU_UPPER_BASE_ADDR_OFF_INBOUND_6 - iATU Upper Base Address Register. */
/*! @{ */

#define PCIE_DMA_IATU_IATU_UPPER_BASE_ADDR_OFF_INBOUND_6_UPPER_BASE_RW_MASK (0xFFFFFFFFU)
#define PCIE_DMA_IATU_IATU_UPPER_BASE_ADDR_OFF_INBOUND_6_UPPER_BASE_RW_SHIFT (0U)
/*! UPPER_BASE_RW - Forms bits [63:32] of the start (and end) address of the address region to be translated. */
#define PCIE_DMA_IATU_IATU_UPPER_BASE_ADDR_OFF_INBOUND_6_UPPER_BASE_RW(x) (((uint32_t)(((uint32_t)(x)) << PCIE_DMA_IATU_IATU_UPPER_BASE_ADDR_OFF_INBOUND_6_UPPER_BASE_RW_SHIFT)) & PCIE_DMA_IATU_IATU_UPPER_BASE_ADDR_OFF_INBOUND_6_UPPER_BASE_RW_MASK)
/*! @} */

/*! @name IATU_LIMIT_ADDR_OFF_INBOUND_6 - iATU Limit Address Register. */
/*! @{ */

#define PCIE_DMA_IATU_IATU_LIMIT_ADDR_OFF_INBOUND_6_CBUF_INCR_MASK (0xFU)
#define PCIE_DMA_IATU_IATU_LIMIT_ADDR_OFF_INBOUND_6_CBUF_INCR_SHIFT (0U)
/*! CBUF_INCR - Circular Buffer Increment.
 *  0b0000..0 (Default; legacy Single Address Location mode)
 *  0b0001..4
 *  0b0010..8
 *  0b0011..16
 *  0b0100..32
 *  0b0101..64
 *  0b0110..128
 *  0b0111..256
 *  0b1000..512
 *  0b1001..1024
 *  0b1010..2048
 *  0b1011..4096
 *  0b1100..8192
 *  0b1101..rsvd.
 *  0b1110..rsvd.
 *  0b1111..rsvd.
 */
#define PCIE_DMA_IATU_IATU_LIMIT_ADDR_OFF_INBOUND_6_CBUF_INCR(x) (((uint32_t)(((uint32_t)(x)) << PCIE_DMA_IATU_IATU_LIMIT_ADDR_OFF_INBOUND_6_CBUF_INCR_SHIFT)) & PCIE_DMA_IATU_IATU_LIMIT_ADDR_OFF_INBOUND_6_CBUF_INCR_MASK)

#define PCIE_DMA_IATU_IATU_LIMIT_ADDR_OFF_INBOUND_6_LIMIT_ADDR_HW_MASK (0xFF0U)
#define PCIE_DMA_IATU_IATU_LIMIT_ADDR_OFF_INBOUND_6_LIMIT_ADDR_HW_SHIFT (4U)
/*! LIMIT_ADDR_HW - Forms lower bits of the end address of the address region to be translated. */
#define PCIE_DMA_IATU_IATU_LIMIT_ADDR_OFF_INBOUND_6_LIMIT_ADDR_HW(x) (((uint32_t)(((uint32_t)(x)) << PCIE_DMA_IATU_IATU_LIMIT_ADDR_OFF_INBOUND_6_LIMIT_ADDR_HW_SHIFT)) & PCIE_DMA_IATU_IATU_LIMIT_ADDR_OFF_INBOUND_6_LIMIT_ADDR_HW_MASK)

#define PCIE_DMA_IATU_IATU_LIMIT_ADDR_OFF_INBOUND_6_LIMIT_ADDR_RW_MASK (0xFFFFF000U)
#define PCIE_DMA_IATU_IATU_LIMIT_ADDR_OFF_INBOUND_6_LIMIT_ADDR_RW_SHIFT (12U)
/*! LIMIT_ADDR_RW - Forms upper bits of the end address of the address region to be translated. */
#define PCIE_DMA_IATU_IATU_LIMIT_ADDR_OFF_INBOUND_6_LIMIT_ADDR_RW(x) (((uint32_t)(((uint32_t)(x)) << PCIE_DMA_IATU_IATU_LIMIT_ADDR_OFF_INBOUND_6_LIMIT_ADDR_RW_SHIFT)) & PCIE_DMA_IATU_IATU_LIMIT_ADDR_OFF_INBOUND_6_LIMIT_ADDR_RW_MASK)
/*! @} */

/*! @name IATU_LWR_TARGET_ADDR_OFF_INBOUND_6 - iATU Lower Target Address Register. */
/*! @{ */

#define PCIE_DMA_IATU_IATU_LWR_TARGET_ADDR_OFF_INBOUND_6_LWR_TARGET_HW_MASK (0xFFFU)
#define PCIE_DMA_IATU_IATU_LWR_TARGET_ADDR_OFF_INBOUND_6_LWR_TARGET_HW_SHIFT (0U)
/*! LWR_TARGET_HW - Forms the LSB's of the Lower Target part of the new address of the translated region. */
#define PCIE_DMA_IATU_IATU_LWR_TARGET_ADDR_OFF_INBOUND_6_LWR_TARGET_HW(x) (((uint32_t)(((uint32_t)(x)) << PCIE_DMA_IATU_IATU_LWR_TARGET_ADDR_OFF_INBOUND_6_LWR_TARGET_HW_SHIFT)) & PCIE_DMA_IATU_IATU_LWR_TARGET_ADDR_OFF_INBOUND_6_LWR_TARGET_HW_MASK)

#define PCIE_DMA_IATU_IATU_LWR_TARGET_ADDR_OFF_INBOUND_6_LWR_TARGET_RW_MASK (0xFFFFF000U)
#define PCIE_DMA_IATU_IATU_LWR_TARGET_ADDR_OFF_INBOUND_6_LWR_TARGET_RW_SHIFT (12U)
/*! LWR_TARGET_RW - Forms MSB's of the Lower Target part of the new address of the translated region. */
#define PCIE_DMA_IATU_IATU_LWR_TARGET_ADDR_OFF_INBOUND_6_LWR_TARGET_RW(x) (((uint32_t)(((uint32_t)(x)) << PCIE_DMA_IATU_IATU_LWR_TARGET_ADDR_OFF_INBOUND_6_LWR_TARGET_RW_SHIFT)) & PCIE_DMA_IATU_IATU_LWR_TARGET_ADDR_OFF_INBOUND_6_LWR_TARGET_RW_MASK)
/*! @} */

/*! @name IATU_UPPER_TARGET_ADDR_OFF_INBOUND_6 - iATU Upper Target Address Register. */
/*! @{ */

#define PCIE_DMA_IATU_IATU_UPPER_TARGET_ADDR_OFF_INBOUND_6_UPPER_TARGET_RW_MASK (0xFFFFFFFFU)
#define PCIE_DMA_IATU_IATU_UPPER_TARGET_ADDR_OFF_INBOUND_6_UPPER_TARGET_RW_SHIFT (0U)
/*! UPPER_TARGET_RW - Forms bits [63:32] of the start address (Upper Target part) of the new address of the translated region. */
#define PCIE_DMA_IATU_IATU_UPPER_TARGET_ADDR_OFF_INBOUND_6_UPPER_TARGET_RW(x) (((uint32_t)(((uint32_t)(x)) << PCIE_DMA_IATU_IATU_UPPER_TARGET_ADDR_OFF_INBOUND_6_UPPER_TARGET_RW_SHIFT)) & PCIE_DMA_IATU_IATU_UPPER_TARGET_ADDR_OFF_INBOUND_6_UPPER_TARGET_RW_MASK)
/*! @} */

/*! @name IATU_UPPR_LIMIT_ADDR_OFF_INBOUND_6 - iATU Upper Limit Address Register. */
/*! @{ */

#define PCIE_DMA_IATU_IATU_UPPR_LIMIT_ADDR_OFF_INBOUND_6_UPPR_LIMIT_ADDR_RW_MASK (0xFFU)
#define PCIE_DMA_IATU_IATU_UPPR_LIMIT_ADDR_OFF_INBOUND_6_UPPR_LIMIT_ADDR_RW_SHIFT (0U)
/*! UPPR_LIMIT_ADDR_RW - Forms the LSB's of the Upper Limit part of the region "end address" to be translated. */
#define PCIE_DMA_IATU_IATU_UPPR_LIMIT_ADDR_OFF_INBOUND_6_UPPR_LIMIT_ADDR_RW(x) (((uint32_t)(((uint32_t)(x)) << PCIE_DMA_IATU_IATU_UPPR_LIMIT_ADDR_OFF_INBOUND_6_UPPR_LIMIT_ADDR_RW_SHIFT)) & PCIE_DMA_IATU_IATU_UPPR_LIMIT_ADDR_OFF_INBOUND_6_UPPR_LIMIT_ADDR_RW_MASK)

#define PCIE_DMA_IATU_IATU_UPPR_LIMIT_ADDR_OFF_INBOUND_6_UPPR_LIMIT_ADDR_HW_MASK (0xFFFFFF00U)
#define PCIE_DMA_IATU_IATU_UPPR_LIMIT_ADDR_OFF_INBOUND_6_UPPR_LIMIT_ADDR_HW_SHIFT (8U)
/*! UPPR_LIMIT_ADDR_HW - Forms MSB's of the Upper Limit part of the region "end address" to be translated. */
#define PCIE_DMA_IATU_IATU_UPPR_LIMIT_ADDR_OFF_INBOUND_6_UPPR_LIMIT_ADDR_HW(x) (((uint32_t)(((uint32_t)(x)) << PCIE_DMA_IATU_IATU_UPPR_LIMIT_ADDR_OFF_INBOUND_6_UPPR_LIMIT_ADDR_HW_SHIFT)) & PCIE_DMA_IATU_IATU_UPPR_LIMIT_ADDR_OFF_INBOUND_6_UPPR_LIMIT_ADDR_HW_MASK)
/*! @} */

/*! @name IATU_REGION_CTRL_1_OFF_OUTBOUND_7 - iATU Region Control 1 Register. */
/*! @{ */

#define PCIE_DMA_IATU_IATU_REGION_CTRL_1_OFF_OUTBOUND_7_TYPE_MASK (0x1FU)
#define PCIE_DMA_IATU_IATU_REGION_CTRL_1_OFF_OUTBOUND_7_TYPE_SHIFT (0U)
/*! TYPE - When the address of an outbound TLP is matched to this region, then the TYPE field of the
 *    TLP is changed to the value in this register.
 */
#define PCIE_DMA_IATU_IATU_REGION_CTRL_1_OFF_OUTBOUND_7_TYPE(x) (((uint32_t)(((uint32_t)(x)) << PCIE_DMA_IATU_IATU_REGION_CTRL_1_OFF_OUTBOUND_7_TYPE_SHIFT)) & PCIE_DMA_IATU_IATU_REGION_CTRL_1_OFF_OUTBOUND_7_TYPE_MASK)

#define PCIE_DMA_IATU_IATU_REGION_CTRL_1_OFF_OUTBOUND_7_TC_MASK (0xE0U)
#define PCIE_DMA_IATU_IATU_REGION_CTRL_1_OFF_OUTBOUND_7_TC_SHIFT (5U)
/*! TC - When the address of an outbound TLP is matched to this region, then the TC field of the TLP
 *    is changed to the value in this register.
 */
#define PCIE_DMA_IATU_IATU_REGION_CTRL_1_OFF_OUTBOUND_7_TC(x) (((uint32_t)(((uint32_t)(x)) << PCIE_DMA_IATU_IATU_REGION_CTRL_1_OFF_OUTBOUND_7_TC_SHIFT)) & PCIE_DMA_IATU_IATU_REGION_CTRL_1_OFF_OUTBOUND_7_TC_MASK)

#define PCIE_DMA_IATU_IATU_REGION_CTRL_1_OFF_OUTBOUND_7_TD_MASK (0x100U)
#define PCIE_DMA_IATU_IATU_REGION_CTRL_1_OFF_OUTBOUND_7_TD_SHIFT (8U)
/*! TD - This is a reserved field. */
#define PCIE_DMA_IATU_IATU_REGION_CTRL_1_OFF_OUTBOUND_7_TD(x) (((uint32_t)(((uint32_t)(x)) << PCIE_DMA_IATU_IATU_REGION_CTRL_1_OFF_OUTBOUND_7_TD_SHIFT)) & PCIE_DMA_IATU_IATU_REGION_CTRL_1_OFF_OUTBOUND_7_TD_MASK)

#define PCIE_DMA_IATU_IATU_REGION_CTRL_1_OFF_OUTBOUND_7_ATTR_MASK (0x600U)
#define PCIE_DMA_IATU_IATU_REGION_CTRL_1_OFF_OUTBOUND_7_ATTR_SHIFT (9U)
/*! ATTR - When the address of an outbound TLP is matched to this region, then the ATTR field of the
 *    TLP is changed to the value in this register.
 */
#define PCIE_DMA_IATU_IATU_REGION_CTRL_1_OFF_OUTBOUND_7_ATTR(x) (((uint32_t)(((uint32_t)(x)) << PCIE_DMA_IATU_IATU_REGION_CTRL_1_OFF_OUTBOUND_7_ATTR_SHIFT)) & PCIE_DMA_IATU_IATU_REGION_CTRL_1_OFF_OUTBOUND_7_ATTR_MASK)

#define PCIE_DMA_IATU_IATU_REGION_CTRL_1_OFF_OUTBOUND_7_INCREASE_REGION_SIZE_MASK (0x2000U)
#define PCIE_DMA_IATU_IATU_REGION_CTRL_1_OFF_OUTBOUND_7_INCREASE_REGION_SIZE_SHIFT (13U)
/*! INCREASE_REGION_SIZE - Increase the maximum ATU Region size.
 *  0b0..Maximum ATU Region size is 4 GB (default)
 *  0b1..Maximum ATU Region size is 1TB
 */
#define PCIE_DMA_IATU_IATU_REGION_CTRL_1_OFF_OUTBOUND_7_INCREASE_REGION_SIZE(x) (((uint32_t)(((uint32_t)(x)) << PCIE_DMA_IATU_IATU_REGION_CTRL_1_OFF_OUTBOUND_7_INCREASE_REGION_SIZE_SHIFT)) & PCIE_DMA_IATU_IATU_REGION_CTRL_1_OFF_OUTBOUND_7_INCREASE_REGION_SIZE_MASK)

#define PCIE_DMA_IATU_IATU_REGION_CTRL_1_OFF_OUTBOUND_7_CTRL_1_FUNC_NUM_MASK (0x700000U)
#define PCIE_DMA_IATU_IATU_REGION_CTRL_1_OFF_OUTBOUND_7_CTRL_1_FUNC_NUM_SHIFT (20U)
/*! CTRL_1_FUNC_NUM - Function Number. */
#define PCIE_DMA_IATU_IATU_REGION_CTRL_1_OFF_OUTBOUND_7_CTRL_1_FUNC_NUM(x) (((uint32_t)(((uint32_t)(x)) << PCIE_DMA_IATU_IATU_REGION_CTRL_1_OFF_OUTBOUND_7_CTRL_1_FUNC_NUM_SHIFT)) & PCIE_DMA_IATU_IATU_REGION_CTRL_1_OFF_OUTBOUND_7_CTRL_1_FUNC_NUM_MASK)
/*! @} */

/*! @name IATU_REGION_CTRL_2_OFF_OUTBOUND_7 - iATU Region Control 2 Register. */
/*! @{ */

#define PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_OUTBOUND_7_MSG_CODE_MASK (0xFFU)
#define PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_OUTBOUND_7_MSG_CODE_SHIFT (0U)
/*! MSG_CODE - MSG TLPs (Message Code). */
#define PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_OUTBOUND_7_MSG_CODE(x) (((uint32_t)(((uint32_t)(x)) << PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_OUTBOUND_7_MSG_CODE_SHIFT)) & PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_OUTBOUND_7_MSG_CODE_MASK)

#define PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_OUTBOUND_7_TAG_MASK (0xFF00U)
#define PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_OUTBOUND_7_TAG_SHIFT (8U)
/*! TAG - TAG. */
#define PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_OUTBOUND_7_TAG(x) (((uint32_t)(((uint32_t)(x)) << PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_OUTBOUND_7_TAG_SHIFT)) & PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_OUTBOUND_7_TAG_MASK)

#define PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_OUTBOUND_7_TAG_SUBSTITUTE_EN_MASK (0x10000U)
#define PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_OUTBOUND_7_TAG_SUBSTITUTE_EN_SHIFT (16U)
/*! TAG_SUBSTITUTE_EN - TAG Substitute Enable.
 *  0b0..Disable
 *  0b1..Enable
 */
#define PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_OUTBOUND_7_TAG_SUBSTITUTE_EN(x) (((uint32_t)(((uint32_t)(x)) << PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_OUTBOUND_7_TAG_SUBSTITUTE_EN_SHIFT)) & PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_OUTBOUND_7_TAG_SUBSTITUTE_EN_MASK)

#define PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_OUTBOUND_7_FUNC_BYPASS_MASK (0x80000U)
#define PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_OUTBOUND_7_FUNC_BYPASS_SHIFT (19U)
/*! FUNC_BYPASS - Function Number Translation Bypass.
 *  0b0..Disable
 *  0b1..Enable
 */
#define PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_OUTBOUND_7_FUNC_BYPASS(x) (((uint32_t)(((uint32_t)(x)) << PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_OUTBOUND_7_FUNC_BYPASS_SHIFT)) & PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_OUTBOUND_7_FUNC_BYPASS_MASK)

#define PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_OUTBOUND_7_SNP_MASK (0x100000U)
#define PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_OUTBOUND_7_SNP_SHIFT (20U)
/*! SNP - Serialize Non-Posted Requests.
 *  0b0..Disable
 *  0b1..Enable
 */
#define PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_OUTBOUND_7_SNP(x) (((uint32_t)(((uint32_t)(x)) << PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_OUTBOUND_7_SNP_SHIFT)) & PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_OUTBOUND_7_SNP_MASK)

#define PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_OUTBOUND_7_TLP_HEADER_FIELDS_BYPASS_MASK (0x200000U)
#define PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_OUTBOUND_7_TLP_HEADER_FIELDS_BYPASS_SHIFT (21U)
/*! TLP_HEADER_FIELDS_BYPASS - TLP Header Fields Translation Bypass. */
#define PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_OUTBOUND_7_TLP_HEADER_FIELDS_BYPASS(x) (((uint32_t)(((uint32_t)(x)) << PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_OUTBOUND_7_TLP_HEADER_FIELDS_BYPASS_SHIFT)) & PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_OUTBOUND_7_TLP_HEADER_FIELDS_BYPASS_MASK)

#define PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_OUTBOUND_7_INHIBIT_PAYLOAD_MASK (0x400000U)
#define PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_OUTBOUND_7_INHIBIT_PAYLOAD_SHIFT (22U)
/*! INHIBIT_PAYLOAD - Inhibit TLP Payload Data for TLP's in Matched Region; assign iATU region to be TLP without data.
 *  0b0..Fmt[1] =0/1 so that TLPs with or without data can be sent.
 *  0b1..Fmt[1] =0 so that only TLP type without data is sent. For example, a Msg instead of MsgD will be sent.
 */
#define PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_OUTBOUND_7_INHIBIT_PAYLOAD(x) (((uint32_t)(((uint32_t)(x)) << PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_OUTBOUND_7_INHIBIT_PAYLOAD_SHIFT)) & PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_OUTBOUND_7_INHIBIT_PAYLOAD_MASK)

#define PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_OUTBOUND_7_HEADER_SUBSTITUTE_EN_MASK (0x800000U)
#define PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_OUTBOUND_7_HEADER_SUBSTITUTE_EN_SHIFT (23U)
/*! HEADER_SUBSTITUTE_EN - Header Substitute Enable.
 *  0b0..LWR_TARGET_RW in the iATU_LWR_TARGET_ADDR_OFF_OUTBOUND_i register forms the new address of the translated region.
 *  0b1..LWR_TARGET_RW in the iATU_LWR_TARGET_ADDR_OFF_OUTBOUND_i register is used to fill bytes 8-to-11 (for 3
 *       DWORD header) or bytes 12-to-15 (for 4 DWORD header) of the translated TLP header.
 */
#define PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_OUTBOUND_7_HEADER_SUBSTITUTE_EN(x) (((uint32_t)(((uint32_t)(x)) << PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_OUTBOUND_7_HEADER_SUBSTITUTE_EN_SHIFT)) & PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_OUTBOUND_7_HEADER_SUBSTITUTE_EN_MASK)

#define PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_OUTBOUND_7_DMA_BYPASS_MASK (0x8000000U)
#define PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_OUTBOUND_7_DMA_BYPASS_SHIFT (27U)
/*! DMA_BYPASS - DMA Bypass Mode.
 *  0b0..Disable
 *  0b1..Enable
 */
#define PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_OUTBOUND_7_DMA_BYPASS(x) (((uint32_t)(((uint32_t)(x)) << PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_OUTBOUND_7_DMA_BYPASS_SHIFT)) & PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_OUTBOUND_7_DMA_BYPASS_MASK)

#define PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_OUTBOUND_7_CFG_SHIFT_MODE_MASK (0x10000000U)
#define PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_OUTBOUND_7_CFG_SHIFT_MODE_SHIFT (28U)
/*! CFG_SHIFT_MODE - CFG Shift Mode. */
#define PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_OUTBOUND_7_CFG_SHIFT_MODE(x) (((uint32_t)(((uint32_t)(x)) << PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_OUTBOUND_7_CFG_SHIFT_MODE_SHIFT)) & PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_OUTBOUND_7_CFG_SHIFT_MODE_MASK)

#define PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_OUTBOUND_7_INVERT_MODE_MASK (0x20000000U)
#define PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_OUTBOUND_7_INVERT_MODE_SHIFT (29U)
/*! INVERT_MODE - Invert Mode.
 *  0b0..Disable
 *  0b1..Enable
 */
#define PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_OUTBOUND_7_INVERT_MODE(x) (((uint32_t)(((uint32_t)(x)) << PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_OUTBOUND_7_INVERT_MODE_SHIFT)) & PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_OUTBOUND_7_INVERT_MODE_MASK)

#define PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_OUTBOUND_7_REGION_EN_MASK (0x80000000U)
#define PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_OUTBOUND_7_REGION_EN_SHIFT (31U)
/*! REGION_EN - Region Enable. */
#define PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_OUTBOUND_7_REGION_EN(x) (((uint32_t)(((uint32_t)(x)) << PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_OUTBOUND_7_REGION_EN_SHIFT)) & PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_OUTBOUND_7_REGION_EN_MASK)
/*! @} */

/*! @name IATU_LWR_BASE_ADDR_OFF_OUTBOUND_7 - iATU Lower Base Address Register. */
/*! @{ */

#define PCIE_DMA_IATU_IATU_LWR_BASE_ADDR_OFF_OUTBOUND_7_LWR_BASE_HW_MASK (0xFFFU)
#define PCIE_DMA_IATU_IATU_LWR_BASE_ADDR_OFF_OUTBOUND_7_LWR_BASE_HW_SHIFT (0U)
/*! LWR_BASE_HW - Forms bits [n-1:0] of the start address of the address region to be translated. */
#define PCIE_DMA_IATU_IATU_LWR_BASE_ADDR_OFF_OUTBOUND_7_LWR_BASE_HW(x) (((uint32_t)(((uint32_t)(x)) << PCIE_DMA_IATU_IATU_LWR_BASE_ADDR_OFF_OUTBOUND_7_LWR_BASE_HW_SHIFT)) & PCIE_DMA_IATU_IATU_LWR_BASE_ADDR_OFF_OUTBOUND_7_LWR_BASE_HW_MASK)

#define PCIE_DMA_IATU_IATU_LWR_BASE_ADDR_OFF_OUTBOUND_7_LWR_BASE_RW_MASK (0xFFFFF000U)
#define PCIE_DMA_IATU_IATU_LWR_BASE_ADDR_OFF_OUTBOUND_7_LWR_BASE_RW_SHIFT (12U)
/*! LWR_BASE_RW - Forms bits [31:n] of the start address of the address region to be translated. */
#define PCIE_DMA_IATU_IATU_LWR_BASE_ADDR_OFF_OUTBOUND_7_LWR_BASE_RW(x) (((uint32_t)(((uint32_t)(x)) << PCIE_DMA_IATU_IATU_LWR_BASE_ADDR_OFF_OUTBOUND_7_LWR_BASE_RW_SHIFT)) & PCIE_DMA_IATU_IATU_LWR_BASE_ADDR_OFF_OUTBOUND_7_LWR_BASE_RW_MASK)
/*! @} */

/*! @name IATU_UPPER_BASE_ADDR_OFF_OUTBOUND_7 - iATU Upper Base Address Register. */
/*! @{ */

#define PCIE_DMA_IATU_IATU_UPPER_BASE_ADDR_OFF_OUTBOUND_7_UPPER_BASE_RW_MASK (0xFFFFFFFFU)
#define PCIE_DMA_IATU_IATU_UPPER_BASE_ADDR_OFF_OUTBOUND_7_UPPER_BASE_RW_SHIFT (0U)
/*! UPPER_BASE_RW - Forms bits [63:32] of the start (and end) address of the address region to be translated. */
#define PCIE_DMA_IATU_IATU_UPPER_BASE_ADDR_OFF_OUTBOUND_7_UPPER_BASE_RW(x) (((uint32_t)(((uint32_t)(x)) << PCIE_DMA_IATU_IATU_UPPER_BASE_ADDR_OFF_OUTBOUND_7_UPPER_BASE_RW_SHIFT)) & PCIE_DMA_IATU_IATU_UPPER_BASE_ADDR_OFF_OUTBOUND_7_UPPER_BASE_RW_MASK)
/*! @} */

/*! @name IATU_LIMIT_ADDR_OFF_OUTBOUND_7 - iATU Limit Address Register. */
/*! @{ */

#define PCIE_DMA_IATU_IATU_LIMIT_ADDR_OFF_OUTBOUND_7_CBUF_INCR_MASK (0xFU)
#define PCIE_DMA_IATU_IATU_LIMIT_ADDR_OFF_OUTBOUND_7_CBUF_INCR_SHIFT (0U)
/*! CBUF_INCR - Circular Buffer. */
#define PCIE_DMA_IATU_IATU_LIMIT_ADDR_OFF_OUTBOUND_7_CBUF_INCR(x) (((uint32_t)(((uint32_t)(x)) << PCIE_DMA_IATU_IATU_LIMIT_ADDR_OFF_OUTBOUND_7_CBUF_INCR_SHIFT)) & PCIE_DMA_IATU_IATU_LIMIT_ADDR_OFF_OUTBOUND_7_CBUF_INCR_MASK)

#define PCIE_DMA_IATU_IATU_LIMIT_ADDR_OFF_OUTBOUND_7_LIMIT_ADDR_HW_MASK (0xFF0U)
#define PCIE_DMA_IATU_IATU_LIMIT_ADDR_OFF_OUTBOUND_7_LIMIT_ADDR_HW_SHIFT (4U)
/*! LIMIT_ADDR_HW - Forms lower bits of the end address of the address region to be translated. */
#define PCIE_DMA_IATU_IATU_LIMIT_ADDR_OFF_OUTBOUND_7_LIMIT_ADDR_HW(x) (((uint32_t)(((uint32_t)(x)) << PCIE_DMA_IATU_IATU_LIMIT_ADDR_OFF_OUTBOUND_7_LIMIT_ADDR_HW_SHIFT)) & PCIE_DMA_IATU_IATU_LIMIT_ADDR_OFF_OUTBOUND_7_LIMIT_ADDR_HW_MASK)

#define PCIE_DMA_IATU_IATU_LIMIT_ADDR_OFF_OUTBOUND_7_LIMIT_ADDR_RW_MASK (0xFFFFF000U)
#define PCIE_DMA_IATU_IATU_LIMIT_ADDR_OFF_OUTBOUND_7_LIMIT_ADDR_RW_SHIFT (12U)
/*! LIMIT_ADDR_RW - Forms upper bits of the end address of the address region to be translated. */
#define PCIE_DMA_IATU_IATU_LIMIT_ADDR_OFF_OUTBOUND_7_LIMIT_ADDR_RW(x) (((uint32_t)(((uint32_t)(x)) << PCIE_DMA_IATU_IATU_LIMIT_ADDR_OFF_OUTBOUND_7_LIMIT_ADDR_RW_SHIFT)) & PCIE_DMA_IATU_IATU_LIMIT_ADDR_OFF_OUTBOUND_7_LIMIT_ADDR_RW_MASK)
/*! @} */

/*! @name IATU_LWR_TARGET_ADDR_OFF_OUTBOUND_7 - iATU Lower Target Address Register. */
/*! @{ */

#define PCIE_DMA_IATU_IATU_LWR_TARGET_ADDR_OFF_OUTBOUND_7_LWR_TARGET_RW_OUTBOUND_MASK (0xFFFFFFFFU)
#define PCIE_DMA_IATU_IATU_LWR_TARGET_ADDR_OFF_OUTBOUND_7_LWR_TARGET_RW_OUTBOUND_SHIFT (0U)
/*! LWR_TARGET_RW_OUTBOUND - LWR_TARGET_RW_OUTBOUND */
#define PCIE_DMA_IATU_IATU_LWR_TARGET_ADDR_OFF_OUTBOUND_7_LWR_TARGET_RW_OUTBOUND(x) (((uint32_t)(((uint32_t)(x)) << PCIE_DMA_IATU_IATU_LWR_TARGET_ADDR_OFF_OUTBOUND_7_LWR_TARGET_RW_OUTBOUND_SHIFT)) & PCIE_DMA_IATU_IATU_LWR_TARGET_ADDR_OFF_OUTBOUND_7_LWR_TARGET_RW_OUTBOUND_MASK)
/*! @} */

/*! @name IATU_UPPER_TARGET_ADDR_OFF_OUTBOUND_7 - iATU Upper Target Address Register. */
/*! @{ */

#define PCIE_DMA_IATU_IATU_UPPER_TARGET_ADDR_OFF_OUTBOUND_7_UPPER_TARGET_RW_MASK (0xFFFFFFFFU)
#define PCIE_DMA_IATU_IATU_UPPER_TARGET_ADDR_OFF_OUTBOUND_7_UPPER_TARGET_RW_SHIFT (0U)
/*! UPPER_TARGET_RW - Forms bits [63:32] of the start address (Upper Target part) of the new address of the translated region. */
#define PCIE_DMA_IATU_IATU_UPPER_TARGET_ADDR_OFF_OUTBOUND_7_UPPER_TARGET_RW(x) (((uint32_t)(((uint32_t)(x)) << PCIE_DMA_IATU_IATU_UPPER_TARGET_ADDR_OFF_OUTBOUND_7_UPPER_TARGET_RW_SHIFT)) & PCIE_DMA_IATU_IATU_UPPER_TARGET_ADDR_OFF_OUTBOUND_7_UPPER_TARGET_RW_MASK)
/*! @} */

/*! @name IATU_UPPR_LIMIT_ADDR_OFF_OUTBOUND_7 - iATU Upper Limit Address Register. */
/*! @{ */

#define PCIE_DMA_IATU_IATU_UPPR_LIMIT_ADDR_OFF_OUTBOUND_7_UPPR_LIMIT_ADDR_RW_MASK (0xFFU)
#define PCIE_DMA_IATU_IATU_UPPR_LIMIT_ADDR_OFF_OUTBOUND_7_UPPR_LIMIT_ADDR_RW_SHIFT (0U)
/*! UPPR_LIMIT_ADDR_RW - Forms the LSB's of the Upper Limit part of the region "end address" to be translated. */
#define PCIE_DMA_IATU_IATU_UPPR_LIMIT_ADDR_OFF_OUTBOUND_7_UPPR_LIMIT_ADDR_RW(x) (((uint32_t)(((uint32_t)(x)) << PCIE_DMA_IATU_IATU_UPPR_LIMIT_ADDR_OFF_OUTBOUND_7_UPPR_LIMIT_ADDR_RW_SHIFT)) & PCIE_DMA_IATU_IATU_UPPR_LIMIT_ADDR_OFF_OUTBOUND_7_UPPR_LIMIT_ADDR_RW_MASK)

#define PCIE_DMA_IATU_IATU_UPPR_LIMIT_ADDR_OFF_OUTBOUND_7_UPPR_LIMIT_ADDR_HW_MASK (0xFFFFFF00U)
#define PCIE_DMA_IATU_IATU_UPPR_LIMIT_ADDR_OFF_OUTBOUND_7_UPPR_LIMIT_ADDR_HW_SHIFT (8U)
/*! UPPR_LIMIT_ADDR_HW - Forms MSB's of the Upper Limit part of the region "end address" to be translated. */
#define PCIE_DMA_IATU_IATU_UPPR_LIMIT_ADDR_OFF_OUTBOUND_7_UPPR_LIMIT_ADDR_HW(x) (((uint32_t)(((uint32_t)(x)) << PCIE_DMA_IATU_IATU_UPPR_LIMIT_ADDR_OFF_OUTBOUND_7_UPPR_LIMIT_ADDR_HW_SHIFT)) & PCIE_DMA_IATU_IATU_UPPR_LIMIT_ADDR_OFF_OUTBOUND_7_UPPR_LIMIT_ADDR_HW_MASK)
/*! @} */

/*! @name IATU_REGION_CTRL_1_OFF_INBOUND_7 - iATU Region Control 1 Register. */
/*! @{ */

#define PCIE_DMA_IATU_IATU_REGION_CTRL_1_OFF_INBOUND_7_TYPE_MASK (0x1FU)
#define PCIE_DMA_IATU_IATU_REGION_CTRL_1_OFF_INBOUND_7_TYPE_SHIFT (0U)
/*! TYPE - TYPE */
#define PCIE_DMA_IATU_IATU_REGION_CTRL_1_OFF_INBOUND_7_TYPE(x) (((uint32_t)(((uint32_t)(x)) << PCIE_DMA_IATU_IATU_REGION_CTRL_1_OFF_INBOUND_7_TYPE_SHIFT)) & PCIE_DMA_IATU_IATU_REGION_CTRL_1_OFF_INBOUND_7_TYPE_MASK)

#define PCIE_DMA_IATU_IATU_REGION_CTRL_1_OFF_INBOUND_7_TC_MASK (0xE0U)
#define PCIE_DMA_IATU_IATU_REGION_CTRL_1_OFF_INBOUND_7_TC_SHIFT (5U)
/*! TC - TC */
#define PCIE_DMA_IATU_IATU_REGION_CTRL_1_OFF_INBOUND_7_TC(x) (((uint32_t)(((uint32_t)(x)) << PCIE_DMA_IATU_IATU_REGION_CTRL_1_OFF_INBOUND_7_TC_SHIFT)) & PCIE_DMA_IATU_IATU_REGION_CTRL_1_OFF_INBOUND_7_TC_MASK)

#define PCIE_DMA_IATU_IATU_REGION_CTRL_1_OFF_INBOUND_7_TD_MASK (0x100U)
#define PCIE_DMA_IATU_IATU_REGION_CTRL_1_OFF_INBOUND_7_TD_SHIFT (8U)
/*! TD - TD */
#define PCIE_DMA_IATU_IATU_REGION_CTRL_1_OFF_INBOUND_7_TD(x) (((uint32_t)(((uint32_t)(x)) << PCIE_DMA_IATU_IATU_REGION_CTRL_1_OFF_INBOUND_7_TD_SHIFT)) & PCIE_DMA_IATU_IATU_REGION_CTRL_1_OFF_INBOUND_7_TD_MASK)

#define PCIE_DMA_IATU_IATU_REGION_CTRL_1_OFF_INBOUND_7_ATTR_MASK (0x600U)
#define PCIE_DMA_IATU_IATU_REGION_CTRL_1_OFF_INBOUND_7_ATTR_SHIFT (9U)
/*! ATTR - ATTR */
#define PCIE_DMA_IATU_IATU_REGION_CTRL_1_OFF_INBOUND_7_ATTR(x) (((uint32_t)(((uint32_t)(x)) << PCIE_DMA_IATU_IATU_REGION_CTRL_1_OFF_INBOUND_7_ATTR_SHIFT)) & PCIE_DMA_IATU_IATU_REGION_CTRL_1_OFF_INBOUND_7_ATTR_MASK)

#define PCIE_DMA_IATU_IATU_REGION_CTRL_1_OFF_INBOUND_7_INCREASE_REGION_SIZE_MASK (0x2000U)
#define PCIE_DMA_IATU_IATU_REGION_CTRL_1_OFF_INBOUND_7_INCREASE_REGION_SIZE_SHIFT (13U)
/*! INCREASE_REGION_SIZE - Increase the maximum ATU Region size.
 *  0b0..Maximum ATU Region size is 4 GB (default)
 *  0b1..Maximum ATU Region size is 1TB
 */
#define PCIE_DMA_IATU_IATU_REGION_CTRL_1_OFF_INBOUND_7_INCREASE_REGION_SIZE(x) (((uint32_t)(((uint32_t)(x)) << PCIE_DMA_IATU_IATU_REGION_CTRL_1_OFF_INBOUND_7_INCREASE_REGION_SIZE_SHIFT)) & PCIE_DMA_IATU_IATU_REGION_CTRL_1_OFF_INBOUND_7_INCREASE_REGION_SIZE_MASK)

#define PCIE_DMA_IATU_IATU_REGION_CTRL_1_OFF_INBOUND_7_CTRL_1_FUNC_NUM_MASK (0x700000U)
#define PCIE_DMA_IATU_IATU_REGION_CTRL_1_OFF_INBOUND_7_CTRL_1_FUNC_NUM_SHIFT (20U)
/*! CTRL_1_FUNC_NUM - Function Number. */
#define PCIE_DMA_IATU_IATU_REGION_CTRL_1_OFF_INBOUND_7_CTRL_1_FUNC_NUM(x) (((uint32_t)(((uint32_t)(x)) << PCIE_DMA_IATU_IATU_REGION_CTRL_1_OFF_INBOUND_7_CTRL_1_FUNC_NUM_SHIFT)) & PCIE_DMA_IATU_IATU_REGION_CTRL_1_OFF_INBOUND_7_CTRL_1_FUNC_NUM_MASK)
/*! @} */

/*! @name IATU_REGION_CTRL_2_OFF_INBOUND_7 - iATU Region Control 2 Register. */
/*! @{ */

#define PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_INBOUND_7_MSG_CODE_MASK (0xFFU)
#define PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_INBOUND_7_MSG_CODE_SHIFT (0U)
/*! MSG_CODE - MSG TLPs: (Message Code). */
#define PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_INBOUND_7_MSG_CODE(x) (((uint32_t)(((uint32_t)(x)) << PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_INBOUND_7_MSG_CODE_SHIFT)) & PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_INBOUND_7_MSG_CODE_MASK)

#define PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_INBOUND_7_BAR_NUM_MASK (0x700U)
#define PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_INBOUND_7_BAR_NUM_SHIFT (8U)
/*! BAR_NUM - BAR Number.
 *  0b000..BAR0
 *  0b001..BAR1
 *  0b010..BAR2
 *  0b011..BAR3
 *  0b100..BAR4
 *  0b101..BAR5
 *  0b110..ROM
 *  0b111..reserved
 */
#define PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_INBOUND_7_BAR_NUM(x) (((uint32_t)(((uint32_t)(x)) << PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_INBOUND_7_BAR_NUM_SHIFT)) & PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_INBOUND_7_BAR_NUM_MASK)

#define PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_INBOUND_7_MSG_TYPE_MATCH_MODE_MASK (0x2000U)
#define PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_INBOUND_7_MSG_TYPE_MATCH_MODE_SHIFT (13U)
/*! MSG_TYPE_MATCH_MODE - Message Type Match Mode.
 *  0b0..Disable
 *  0b1..Enable
 */
#define PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_INBOUND_7_MSG_TYPE_MATCH_MODE(x) (((uint32_t)(((uint32_t)(x)) << PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_INBOUND_7_MSG_TYPE_MATCH_MODE_SHIFT)) & PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_INBOUND_7_MSG_TYPE_MATCH_MODE_MASK)

#define PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_INBOUND_7_TC_MATCH_EN_MASK (0x4000U)
#define PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_INBOUND_7_TC_MATCH_EN_SHIFT (14U)
/*! TC_MATCH_EN - TC Match Enable.
 *  0b0..TC Match Disable
 *  0b1..TC Match Enable
 */
#define PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_INBOUND_7_TC_MATCH_EN(x) (((uint32_t)(((uint32_t)(x)) << PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_INBOUND_7_TC_MATCH_EN_SHIFT)) & PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_INBOUND_7_TC_MATCH_EN_MASK)

#define PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_INBOUND_7_TD_MATCH_EN_MASK (0x8000U)
#define PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_INBOUND_7_TD_MATCH_EN_SHIFT (15U)
/*! TD_MATCH_EN - TD Match Enable.
 *  0b0..TD Match Disable
 *  0b1..TD Match Enable
 */
#define PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_INBOUND_7_TD_MATCH_EN(x) (((uint32_t)(((uint32_t)(x)) << PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_INBOUND_7_TD_MATCH_EN_SHIFT)) & PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_INBOUND_7_TD_MATCH_EN_MASK)

#define PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_INBOUND_7_ATTR_MATCH_EN_MASK (0x10000U)
#define PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_INBOUND_7_ATTR_MATCH_EN_SHIFT (16U)
/*! ATTR_MATCH_EN - ATTR Match Enable.
 *  0b0..ATTR Match Disable
 *  0b1..ATTR Match Enable
 */
#define PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_INBOUND_7_ATTR_MATCH_EN(x) (((uint32_t)(((uint32_t)(x)) << PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_INBOUND_7_ATTR_MATCH_EN_SHIFT)) & PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_INBOUND_7_ATTR_MATCH_EN_MASK)

#define PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_INBOUND_7_FUNC_NUM_MATCH_EN_MASK (0x80000U)
#define PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_INBOUND_7_FUNC_NUM_MATCH_EN_SHIFT (19U)
/*! FUNC_NUM_MATCH_EN - Function Number Match Enable.
 *  0b0..Function Number Match Disable
 *  0b1..Function Number Match Enable
 */
#define PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_INBOUND_7_FUNC_NUM_MATCH_EN(x) (((uint32_t)(((uint32_t)(x)) << PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_INBOUND_7_FUNC_NUM_MATCH_EN_SHIFT)) & PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_INBOUND_7_FUNC_NUM_MATCH_EN_MASK)

#define PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_INBOUND_7_MSG_CODE_MATCH_EN_MASK (0x200000U)
#define PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_INBOUND_7_MSG_CODE_MATCH_EN_SHIFT (21U)
/*! MSG_CODE_MATCH_EN - Message Code Match Enable (Msg TLPS).
 *  0b0..Virtual Function Number Match Disable
 *  0b1..Message Code Match Enable (for Msg TLPS) or ST Match Enable (for Mem TLPs)
 */
#define PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_INBOUND_7_MSG_CODE_MATCH_EN(x) (((uint32_t)(((uint32_t)(x)) << PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_INBOUND_7_MSG_CODE_MATCH_EN_SHIFT)) & PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_INBOUND_7_MSG_CODE_MATCH_EN_MASK)

#define PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_INBOUND_7_SINGLE_ADDR_LOC_TRANS_EN_MASK (0x800000U)
#define PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_INBOUND_7_SINGLE_ADDR_LOC_TRANS_EN_SHIFT (23U)
/*! SINGLE_ADDR_LOC_TRANS_EN - Single Address Location Translate Enable.
 *  0b0..Disable
 *  0b1..Enable
 */
#define PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_INBOUND_7_SINGLE_ADDR_LOC_TRANS_EN(x) (((uint32_t)(((uint32_t)(x)) << PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_INBOUND_7_SINGLE_ADDR_LOC_TRANS_EN_SHIFT)) & PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_INBOUND_7_SINGLE_ADDR_LOC_TRANS_EN_MASK)

#define PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_INBOUND_7_RESPONSE_CODE_MASK (0x3000000U)
#define PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_INBOUND_7_RESPONSE_CODE_SHIFT (24U)
/*! RESPONSE_CODE - Response Code.
 *  0b00..Normal RADM filter response is used.
 *  0b01..Unsupported request (UR)
 *  0b10..Completer abort (CA)
 *  0b11..Not used / undefined / reserved
 */
#define PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_INBOUND_7_RESPONSE_CODE(x) (((uint32_t)(((uint32_t)(x)) << PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_INBOUND_7_RESPONSE_CODE_SHIFT)) & PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_INBOUND_7_RESPONSE_CODE_MASK)

#define PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_INBOUND_7_FUZZY_TYPE_MATCH_CODE_MASK (0x8000000U)
#define PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_INBOUND_7_FUZZY_TYPE_MATCH_CODE_SHIFT (27U)
/*! FUZZY_TYPE_MATCH_CODE - Fuzzy Type Match Enable.
 *  0b0..Fuzzy Type Match Disable
 *  0b1..Fuzzy Type Match Enable
 */
#define PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_INBOUND_7_FUZZY_TYPE_MATCH_CODE(x) (((uint32_t)(((uint32_t)(x)) << PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_INBOUND_7_FUZZY_TYPE_MATCH_CODE_SHIFT)) & PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_INBOUND_7_FUZZY_TYPE_MATCH_CODE_MASK)

#define PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_INBOUND_7_CFG_SHIFT_MODE_MASK (0x10000000U)
#define PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_INBOUND_7_CFG_SHIFT_MODE_SHIFT (28U)
/*! CFG_SHIFT_MODE - CFG Shift Enable.
 *  0b0..CFG Shift Disable
 *  0b1..CFG Shift Enable
 */
#define PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_INBOUND_7_CFG_SHIFT_MODE(x) (((uint32_t)(((uint32_t)(x)) << PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_INBOUND_7_CFG_SHIFT_MODE_SHIFT)) & PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_INBOUND_7_CFG_SHIFT_MODE_MASK)

#define PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_INBOUND_7_INVERT_MODE_MASK (0x20000000U)
#define PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_INBOUND_7_INVERT_MODE_SHIFT (29U)
/*! INVERT_MODE - Invert Mode Enable.
 *  0b0..Invert Mode Disable
 *  0b1..Invert Mode Enable
 */
#define PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_INBOUND_7_INVERT_MODE(x) (((uint32_t)(((uint32_t)(x)) << PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_INBOUND_7_INVERT_MODE_SHIFT)) & PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_INBOUND_7_INVERT_MODE_MASK)

#define PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_INBOUND_7_MATCH_MODE_MASK (0x40000000U)
#define PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_INBOUND_7_MATCH_MODE_SHIFT (30U)
/*! MATCH_MODE - Match Mode.
 *  0b0..The interpretation is dependent on TLP type, that is, MEM/IO, CFG0, or MSG/MSGD TLPs.
 *  0b1..The interpretation is dependent on TLP type, that is, MEM/IO, CFG0, or MSG/MSGD TLPs.
 */
#define PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_INBOUND_7_MATCH_MODE(x) (((uint32_t)(((uint32_t)(x)) << PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_INBOUND_7_MATCH_MODE_SHIFT)) & PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_INBOUND_7_MATCH_MODE_MASK)

#define PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_INBOUND_7_REGION_EN_MASK (0x80000000U)
#define PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_INBOUND_7_REGION_EN_SHIFT (31U)
/*! REGION_EN - Region Enable.
 *  0b0..Disable
 *  0b1..Enable
 */
#define PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_INBOUND_7_REGION_EN(x) (((uint32_t)(((uint32_t)(x)) << PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_INBOUND_7_REGION_EN_SHIFT)) & PCIE_DMA_IATU_IATU_REGION_CTRL_2_OFF_INBOUND_7_REGION_EN_MASK)
/*! @} */

/*! @name IATU_LWR_BASE_ADDR_OFF_INBOUND_7 - iATU Lower Base Address Register. */
/*! @{ */

#define PCIE_DMA_IATU_IATU_LWR_BASE_ADDR_OFF_INBOUND_7_LWR_BASE_HW_MASK (0xFFFU)
#define PCIE_DMA_IATU_IATU_LWR_BASE_ADDR_OFF_INBOUND_7_LWR_BASE_HW_SHIFT (0U)
/*! LWR_BASE_HW - Forms bits [n-1:0] of the start address of the address region to be translated. */
#define PCIE_DMA_IATU_IATU_LWR_BASE_ADDR_OFF_INBOUND_7_LWR_BASE_HW(x) (((uint32_t)(((uint32_t)(x)) << PCIE_DMA_IATU_IATU_LWR_BASE_ADDR_OFF_INBOUND_7_LWR_BASE_HW_SHIFT)) & PCIE_DMA_IATU_IATU_LWR_BASE_ADDR_OFF_INBOUND_7_LWR_BASE_HW_MASK)

#define PCIE_DMA_IATU_IATU_LWR_BASE_ADDR_OFF_INBOUND_7_LWR_BASE_RW_MASK (0xFFFFF000U)
#define PCIE_DMA_IATU_IATU_LWR_BASE_ADDR_OFF_INBOUND_7_LWR_BASE_RW_SHIFT (12U)
/*! LWR_BASE_RW - Forms bits [31:n] of the start address of the address region to be translated. */
#define PCIE_DMA_IATU_IATU_LWR_BASE_ADDR_OFF_INBOUND_7_LWR_BASE_RW(x) (((uint32_t)(((uint32_t)(x)) << PCIE_DMA_IATU_IATU_LWR_BASE_ADDR_OFF_INBOUND_7_LWR_BASE_RW_SHIFT)) & PCIE_DMA_IATU_IATU_LWR_BASE_ADDR_OFF_INBOUND_7_LWR_BASE_RW_MASK)
/*! @} */

/*! @name IATU_UPPER_BASE_ADDR_OFF_INBOUND_7 - iATU Upper Base Address Register. */
/*! @{ */

#define PCIE_DMA_IATU_IATU_UPPER_BASE_ADDR_OFF_INBOUND_7_UPPER_BASE_RW_MASK (0xFFFFFFFFU)
#define PCIE_DMA_IATU_IATU_UPPER_BASE_ADDR_OFF_INBOUND_7_UPPER_BASE_RW_SHIFT (0U)
/*! UPPER_BASE_RW - Forms bits [63:32] of the start (and end) address of the address region to be translated. */
#define PCIE_DMA_IATU_IATU_UPPER_BASE_ADDR_OFF_INBOUND_7_UPPER_BASE_RW(x) (((uint32_t)(((uint32_t)(x)) << PCIE_DMA_IATU_IATU_UPPER_BASE_ADDR_OFF_INBOUND_7_UPPER_BASE_RW_SHIFT)) & PCIE_DMA_IATU_IATU_UPPER_BASE_ADDR_OFF_INBOUND_7_UPPER_BASE_RW_MASK)
/*! @} */

/*! @name IATU_LIMIT_ADDR_OFF_INBOUND_7 - iATU Limit Address Register. */
/*! @{ */

#define PCIE_DMA_IATU_IATU_LIMIT_ADDR_OFF_INBOUND_7_CBUF_INCR_MASK (0xFU)
#define PCIE_DMA_IATU_IATU_LIMIT_ADDR_OFF_INBOUND_7_CBUF_INCR_SHIFT (0U)
/*! CBUF_INCR - Circular Buffer Increment.
 *  0b0000..0 (Default; legacy Single Address Location mode)
 *  0b0001..4
 *  0b0010..8
 *  0b0011..16
 *  0b0100..32
 *  0b0101..64
 *  0b0110..128
 *  0b0111..256
 *  0b1000..512
 *  0b1001..1024
 *  0b1010..2048
 *  0b1011..4096
 *  0b1100..8192
 *  0b1101..rsvd.
 *  0b1110..rsvd.
 *  0b1111..rsvd.
 */
#define PCIE_DMA_IATU_IATU_LIMIT_ADDR_OFF_INBOUND_7_CBUF_INCR(x) (((uint32_t)(((uint32_t)(x)) << PCIE_DMA_IATU_IATU_LIMIT_ADDR_OFF_INBOUND_7_CBUF_INCR_SHIFT)) & PCIE_DMA_IATU_IATU_LIMIT_ADDR_OFF_INBOUND_7_CBUF_INCR_MASK)

#define PCIE_DMA_IATU_IATU_LIMIT_ADDR_OFF_INBOUND_7_LIMIT_ADDR_HW_MASK (0xFF0U)
#define PCIE_DMA_IATU_IATU_LIMIT_ADDR_OFF_INBOUND_7_LIMIT_ADDR_HW_SHIFT (4U)
/*! LIMIT_ADDR_HW - Forms lower bits of the end address of the address region to be translated. */
#define PCIE_DMA_IATU_IATU_LIMIT_ADDR_OFF_INBOUND_7_LIMIT_ADDR_HW(x) (((uint32_t)(((uint32_t)(x)) << PCIE_DMA_IATU_IATU_LIMIT_ADDR_OFF_INBOUND_7_LIMIT_ADDR_HW_SHIFT)) & PCIE_DMA_IATU_IATU_LIMIT_ADDR_OFF_INBOUND_7_LIMIT_ADDR_HW_MASK)

#define PCIE_DMA_IATU_IATU_LIMIT_ADDR_OFF_INBOUND_7_LIMIT_ADDR_RW_MASK (0xFFFFF000U)
#define PCIE_DMA_IATU_IATU_LIMIT_ADDR_OFF_INBOUND_7_LIMIT_ADDR_RW_SHIFT (12U)
/*! LIMIT_ADDR_RW - Forms upper bits of the end address of the address region to be translated. */
#define PCIE_DMA_IATU_IATU_LIMIT_ADDR_OFF_INBOUND_7_LIMIT_ADDR_RW(x) (((uint32_t)(((uint32_t)(x)) << PCIE_DMA_IATU_IATU_LIMIT_ADDR_OFF_INBOUND_7_LIMIT_ADDR_RW_SHIFT)) & PCIE_DMA_IATU_IATU_LIMIT_ADDR_OFF_INBOUND_7_LIMIT_ADDR_RW_MASK)
/*! @} */

/*! @name IATU_LWR_TARGET_ADDR_OFF_INBOUND_7 - iATU Lower Target Address Register. */
/*! @{ */

#define PCIE_DMA_IATU_IATU_LWR_TARGET_ADDR_OFF_INBOUND_7_LWR_TARGET_HW_MASK (0xFFFU)
#define PCIE_DMA_IATU_IATU_LWR_TARGET_ADDR_OFF_INBOUND_7_LWR_TARGET_HW_SHIFT (0U)
/*! LWR_TARGET_HW - Forms the LSB's of the Lower Target part of the new address of the translated region. */
#define PCIE_DMA_IATU_IATU_LWR_TARGET_ADDR_OFF_INBOUND_7_LWR_TARGET_HW(x) (((uint32_t)(((uint32_t)(x)) << PCIE_DMA_IATU_IATU_LWR_TARGET_ADDR_OFF_INBOUND_7_LWR_TARGET_HW_SHIFT)) & PCIE_DMA_IATU_IATU_LWR_TARGET_ADDR_OFF_INBOUND_7_LWR_TARGET_HW_MASK)

#define PCIE_DMA_IATU_IATU_LWR_TARGET_ADDR_OFF_INBOUND_7_LWR_TARGET_RW_MASK (0xFFFFF000U)
#define PCIE_DMA_IATU_IATU_LWR_TARGET_ADDR_OFF_INBOUND_7_LWR_TARGET_RW_SHIFT (12U)
/*! LWR_TARGET_RW - Forms MSB's of the Lower Target part of the new address of the translated region. */
#define PCIE_DMA_IATU_IATU_LWR_TARGET_ADDR_OFF_INBOUND_7_LWR_TARGET_RW(x) (((uint32_t)(((uint32_t)(x)) << PCIE_DMA_IATU_IATU_LWR_TARGET_ADDR_OFF_INBOUND_7_LWR_TARGET_RW_SHIFT)) & PCIE_DMA_IATU_IATU_LWR_TARGET_ADDR_OFF_INBOUND_7_LWR_TARGET_RW_MASK)
/*! @} */

/*! @name IATU_UPPER_TARGET_ADDR_OFF_INBOUND_7 - iATU Upper Target Address Register. */
/*! @{ */

#define PCIE_DMA_IATU_IATU_UPPER_TARGET_ADDR_OFF_INBOUND_7_UPPER_TARGET_RW_MASK (0xFFFFFFFFU)
#define PCIE_DMA_IATU_IATU_UPPER_TARGET_ADDR_OFF_INBOUND_7_UPPER_TARGET_RW_SHIFT (0U)
/*! UPPER_TARGET_RW - Forms bits [63:32] of the start address (Upper Target part) of the new address of the translated region. */
#define PCIE_DMA_IATU_IATU_UPPER_TARGET_ADDR_OFF_INBOUND_7_UPPER_TARGET_RW(x) (((uint32_t)(((uint32_t)(x)) << PCIE_DMA_IATU_IATU_UPPER_TARGET_ADDR_OFF_INBOUND_7_UPPER_TARGET_RW_SHIFT)) & PCIE_DMA_IATU_IATU_UPPER_TARGET_ADDR_OFF_INBOUND_7_UPPER_TARGET_RW_MASK)
/*! @} */

/*! @name IATU_UPPR_LIMIT_ADDR_OFF_INBOUND_7 - iATU Upper Limit Address Register. */
/*! @{ */

#define PCIE_DMA_IATU_IATU_UPPR_LIMIT_ADDR_OFF_INBOUND_7_UPPR_LIMIT_ADDR_RW_MASK (0xFFU)
#define PCIE_DMA_IATU_IATU_UPPR_LIMIT_ADDR_OFF_INBOUND_7_UPPR_LIMIT_ADDR_RW_SHIFT (0U)
/*! UPPR_LIMIT_ADDR_RW - Forms the LSB's of the Upper Limit part of the region "end address" to be translated. */
#define PCIE_DMA_IATU_IATU_UPPR_LIMIT_ADDR_OFF_INBOUND_7_UPPR_LIMIT_ADDR_RW(x) (((uint32_t)(((uint32_t)(x)) << PCIE_DMA_IATU_IATU_UPPR_LIMIT_ADDR_OFF_INBOUND_7_UPPR_LIMIT_ADDR_RW_SHIFT)) & PCIE_DMA_IATU_IATU_UPPR_LIMIT_ADDR_OFF_INBOUND_7_UPPR_LIMIT_ADDR_RW_MASK)

#define PCIE_DMA_IATU_IATU_UPPR_LIMIT_ADDR_OFF_INBOUND_7_UPPR_LIMIT_ADDR_HW_MASK (0xFFFFFF00U)
#define PCIE_DMA_IATU_IATU_UPPR_LIMIT_ADDR_OFF_INBOUND_7_UPPR_LIMIT_ADDR_HW_SHIFT (8U)
/*! UPPR_LIMIT_ADDR_HW - Forms MSB's of the Upper Limit part of the region "end address" to be translated. */
#define PCIE_DMA_IATU_IATU_UPPR_LIMIT_ADDR_OFF_INBOUND_7_UPPR_LIMIT_ADDR_HW(x) (((uint32_t)(((uint32_t)(x)) << PCIE_DMA_IATU_IATU_UPPR_LIMIT_ADDR_OFF_INBOUND_7_UPPR_LIMIT_ADDR_HW_SHIFT)) & PCIE_DMA_IATU_IATU_UPPR_LIMIT_ADDR_OFF_INBOUND_7_UPPR_LIMIT_ADDR_HW_MASK)
/*! @} */

/*! @name DMA_CTRL_DATA_ARB_PRIOR_OFF - DMA Arbitration Scheme for TRGT1 Interface. */
/*! @{ */

#define PCIE_DMA_IATU_DMA_CTRL_DATA_ARB_PRIOR_OFF_RTRGT1_WEIGHT_MASK (0x7U)
#define PCIE_DMA_IATU_DMA_CTRL_DATA_ARB_PRIOR_OFF_RTRGT1_WEIGHT_SHIFT (0U)
/*! RTRGT1_WEIGHT - Non-DMA Rx Requests. */
#define PCIE_DMA_IATU_DMA_CTRL_DATA_ARB_PRIOR_OFF_RTRGT1_WEIGHT(x) (((uint32_t)(((uint32_t)(x)) << PCIE_DMA_IATU_DMA_CTRL_DATA_ARB_PRIOR_OFF_RTRGT1_WEIGHT_SHIFT)) & PCIE_DMA_IATU_DMA_CTRL_DATA_ARB_PRIOR_OFF_RTRGT1_WEIGHT_MASK)

#define PCIE_DMA_IATU_DMA_CTRL_DATA_ARB_PRIOR_OFF_WR_CTRL_TRGT_WEIGHT_MASK (0x38U)
#define PCIE_DMA_IATU_DMA_CTRL_DATA_ARB_PRIOR_OFF_WR_CTRL_TRGT_WEIGHT_SHIFT (3U)
/*! WR_CTRL_TRGT_WEIGHT - DMA Write Channel MRd Requests (for DMA data requests and LL element/descriptor access). */
#define PCIE_DMA_IATU_DMA_CTRL_DATA_ARB_PRIOR_OFF_WR_CTRL_TRGT_WEIGHT(x) (((uint32_t)(((uint32_t)(x)) << PCIE_DMA_IATU_DMA_CTRL_DATA_ARB_PRIOR_OFF_WR_CTRL_TRGT_WEIGHT_SHIFT)) & PCIE_DMA_IATU_DMA_CTRL_DATA_ARB_PRIOR_OFF_WR_CTRL_TRGT_WEIGHT_MASK)

#define PCIE_DMA_IATU_DMA_CTRL_DATA_ARB_PRIOR_OFF_RD_CTRL_TRGT_WEIGHT_MASK (0x1C0U)
#define PCIE_DMA_IATU_DMA_CTRL_DATA_ARB_PRIOR_OFF_RD_CTRL_TRGT_WEIGHT_SHIFT (6U)
/*! RD_CTRL_TRGT_WEIGHT - DMA Read Channel MRd Requests (for LL element/descriptor access). */
#define PCIE_DMA_IATU_DMA_CTRL_DATA_ARB_PRIOR_OFF_RD_CTRL_TRGT_WEIGHT(x) (((uint32_t)(((uint32_t)(x)) << PCIE_DMA_IATU_DMA_CTRL_DATA_ARB_PRIOR_OFF_RD_CTRL_TRGT_WEIGHT_SHIFT)) & PCIE_DMA_IATU_DMA_CTRL_DATA_ARB_PRIOR_OFF_RD_CTRL_TRGT_WEIGHT_MASK)

#define PCIE_DMA_IATU_DMA_CTRL_DATA_ARB_PRIOR_OFF_RDBUFF_TRGT_WEIGHT_MASK (0xE00U)
#define PCIE_DMA_IATU_DMA_CTRL_DATA_ARB_PRIOR_OFF_RDBUFF_TRGT_WEIGHT_SHIFT (9U)
/*! RDBUFF_TRGT_WEIGHT - DMA Read Channel MWr Requests. */
#define PCIE_DMA_IATU_DMA_CTRL_DATA_ARB_PRIOR_OFF_RDBUFF_TRGT_WEIGHT(x) (((uint32_t)(((uint32_t)(x)) << PCIE_DMA_IATU_DMA_CTRL_DATA_ARB_PRIOR_OFF_RDBUFF_TRGT_WEIGHT_SHIFT)) & PCIE_DMA_IATU_DMA_CTRL_DATA_ARB_PRIOR_OFF_RDBUFF_TRGT_WEIGHT_MASK)

#define PCIE_DMA_IATU_DMA_CTRL_DATA_ARB_PRIOR_OFF_VERSION_MASK (0x1F000U)
#define PCIE_DMA_IATU_DMA_CTRL_DATA_ARB_PRIOR_OFF_VERSION_SHIFT (12U)
/*! VERSION - Reports the version of Register Map of eDMA. */
#define PCIE_DMA_IATU_DMA_CTRL_DATA_ARB_PRIOR_OFF_VERSION(x) (((uint32_t)(((uint32_t)(x)) << PCIE_DMA_IATU_DMA_CTRL_DATA_ARB_PRIOR_OFF_VERSION_SHIFT)) & PCIE_DMA_IATU_DMA_CTRL_DATA_ARB_PRIOR_OFF_VERSION_MASK)
/*! @} */

/*! @name DMA_CTRL_OFF - DMA Number of Channels Register. */
/*! @{ */

#define PCIE_DMA_IATU_DMA_CTRL_OFF_NUM_DMA_WR_CHAN_MASK (0xFU)
#define PCIE_DMA_IATU_DMA_CTRL_OFF_NUM_DMA_WR_CHAN_SHIFT (0U)
/*! NUM_DMA_WR_CHAN - Number of Write Channels. */
#define PCIE_DMA_IATU_DMA_CTRL_OFF_NUM_DMA_WR_CHAN(x) (((uint32_t)(((uint32_t)(x)) << PCIE_DMA_IATU_DMA_CTRL_OFF_NUM_DMA_WR_CHAN_SHIFT)) & PCIE_DMA_IATU_DMA_CTRL_OFF_NUM_DMA_WR_CHAN_MASK)

#define PCIE_DMA_IATU_DMA_CTRL_OFF_NUM_DMA_RD_CHAN_MASK (0xF0000U)
#define PCIE_DMA_IATU_DMA_CTRL_OFF_NUM_DMA_RD_CHAN_SHIFT (16U)
/*! NUM_DMA_RD_CHAN - Number of Read Channels. */
#define PCIE_DMA_IATU_DMA_CTRL_OFF_NUM_DMA_RD_CHAN(x) (((uint32_t)(((uint32_t)(x)) << PCIE_DMA_IATU_DMA_CTRL_OFF_NUM_DMA_RD_CHAN_SHIFT)) & PCIE_DMA_IATU_DMA_CTRL_OFF_NUM_DMA_RD_CHAN_MASK)

#define PCIE_DMA_IATU_DMA_CTRL_OFF_DIS_C2W_CACHE_WR_MASK (0x1000000U)
#define PCIE_DMA_IATU_DMA_CTRL_OFF_DIS_C2W_CACHE_WR_SHIFT (24U)
/*! DIS_C2W_CACHE_WR - Disable DMA Write Channel's "completion to memory write" context cache pre-fetch function. */
#define PCIE_DMA_IATU_DMA_CTRL_OFF_DIS_C2W_CACHE_WR(x) (((uint32_t)(((uint32_t)(x)) << PCIE_DMA_IATU_DMA_CTRL_OFF_DIS_C2W_CACHE_WR_SHIFT)) & PCIE_DMA_IATU_DMA_CTRL_OFF_DIS_C2W_CACHE_WR_MASK)

#define PCIE_DMA_IATU_DMA_CTRL_OFF_DIS_C2W_CACHE_RD_MASK (0x2000000U)
#define PCIE_DMA_IATU_DMA_CTRL_OFF_DIS_C2W_CACHE_RD_SHIFT (25U)
/*! DIS_C2W_CACHE_RD - Disable DMA Read Channel's "completion to memory write" context cache pre-fetch function. */
#define PCIE_DMA_IATU_DMA_CTRL_OFF_DIS_C2W_CACHE_RD(x) (((uint32_t)(((uint32_t)(x)) << PCIE_DMA_IATU_DMA_CTRL_OFF_DIS_C2W_CACHE_RD_SHIFT)) & PCIE_DMA_IATU_DMA_CTRL_OFF_DIS_C2W_CACHE_RD_MASK)
/*! @} */

/*! @name DMA_WRITE_ENGINE_EN_OFF - DMA Write Engine Enable Register. */
/*! @{ */

#define PCIE_DMA_IATU_DMA_WRITE_ENGINE_EN_OFF_DMA_WRITE_ENGINE_MASK (0x1U)
#define PCIE_DMA_IATU_DMA_WRITE_ENGINE_EN_OFF_DMA_WRITE_ENGINE_SHIFT (0U)
/*! DMA_WRITE_ENGINE - DMA Write Engine Enable.
 *  0b0..Disable (Soft Reset)
 *  0b1..Enable
 */
#define PCIE_DMA_IATU_DMA_WRITE_ENGINE_EN_OFF_DMA_WRITE_ENGINE(x) (((uint32_t)(((uint32_t)(x)) << PCIE_DMA_IATU_DMA_WRITE_ENGINE_EN_OFF_DMA_WRITE_ENGINE_SHIFT)) & PCIE_DMA_IATU_DMA_WRITE_ENGINE_EN_OFF_DMA_WRITE_ENGINE_MASK)

#define PCIE_DMA_IATU_DMA_WRITE_ENGINE_EN_OFF_DMA_WRITE_ENGINE_EN_HSHAKE_CH0_MASK (0x10000U)
#define PCIE_DMA_IATU_DMA_WRITE_ENGINE_EN_OFF_DMA_WRITE_ENGINE_EN_HSHAKE_CH0_SHIFT (16U)
/*! DMA_WRITE_ENGINE_EN_HSHAKE_CH0 - Enable Handshake for DMA Write Engine Channel 0. */
#define PCIE_DMA_IATU_DMA_WRITE_ENGINE_EN_OFF_DMA_WRITE_ENGINE_EN_HSHAKE_CH0(x) (((uint32_t)(((uint32_t)(x)) << PCIE_DMA_IATU_DMA_WRITE_ENGINE_EN_OFF_DMA_WRITE_ENGINE_EN_HSHAKE_CH0_SHIFT)) & PCIE_DMA_IATU_DMA_WRITE_ENGINE_EN_OFF_DMA_WRITE_ENGINE_EN_HSHAKE_CH0_MASK)

#define PCIE_DMA_IATU_DMA_WRITE_ENGINE_EN_OFF_DMA_WRITE_ENGINE_EN_HSHAKE_CH1_MASK (0x20000U)
#define PCIE_DMA_IATU_DMA_WRITE_ENGINE_EN_OFF_DMA_WRITE_ENGINE_EN_HSHAKE_CH1_SHIFT (17U)
/*! DMA_WRITE_ENGINE_EN_HSHAKE_CH1 - Enable Handshake for DMA Write Engine Channel 1. */
#define PCIE_DMA_IATU_DMA_WRITE_ENGINE_EN_OFF_DMA_WRITE_ENGINE_EN_HSHAKE_CH1(x) (((uint32_t)(((uint32_t)(x)) << PCIE_DMA_IATU_DMA_WRITE_ENGINE_EN_OFF_DMA_WRITE_ENGINE_EN_HSHAKE_CH1_SHIFT)) & PCIE_DMA_IATU_DMA_WRITE_ENGINE_EN_OFF_DMA_WRITE_ENGINE_EN_HSHAKE_CH1_MASK)

#define PCIE_DMA_IATU_DMA_WRITE_ENGINE_EN_OFF_DMA_WRITE_ENGINE_EN_HSHAKE_CH2_MASK (0x40000U)
#define PCIE_DMA_IATU_DMA_WRITE_ENGINE_EN_OFF_DMA_WRITE_ENGINE_EN_HSHAKE_CH2_SHIFT (18U)
/*! DMA_WRITE_ENGINE_EN_HSHAKE_CH2 - Enable Handshake for DMA Write Engine Channel 2. */
#define PCIE_DMA_IATU_DMA_WRITE_ENGINE_EN_OFF_DMA_WRITE_ENGINE_EN_HSHAKE_CH2(x) (((uint32_t)(((uint32_t)(x)) << PCIE_DMA_IATU_DMA_WRITE_ENGINE_EN_OFF_DMA_WRITE_ENGINE_EN_HSHAKE_CH2_SHIFT)) & PCIE_DMA_IATU_DMA_WRITE_ENGINE_EN_OFF_DMA_WRITE_ENGINE_EN_HSHAKE_CH2_MASK)

#define PCIE_DMA_IATU_DMA_WRITE_ENGINE_EN_OFF_DMA_WRITE_ENGINE_EN_HSHAKE_CH3_MASK (0x80000U)
#define PCIE_DMA_IATU_DMA_WRITE_ENGINE_EN_OFF_DMA_WRITE_ENGINE_EN_HSHAKE_CH3_SHIFT (19U)
/*! DMA_WRITE_ENGINE_EN_HSHAKE_CH3 - Enable Handshake for DMA Write Engine Channel 3. */
#define PCIE_DMA_IATU_DMA_WRITE_ENGINE_EN_OFF_DMA_WRITE_ENGINE_EN_HSHAKE_CH3(x) (((uint32_t)(((uint32_t)(x)) << PCIE_DMA_IATU_DMA_WRITE_ENGINE_EN_OFF_DMA_WRITE_ENGINE_EN_HSHAKE_CH3_SHIFT)) & PCIE_DMA_IATU_DMA_WRITE_ENGINE_EN_OFF_DMA_WRITE_ENGINE_EN_HSHAKE_CH3_MASK)
/*! @} */

/*! @name DMA_WRITE_DOORBELL_OFF - DMA Write Doorbell Register. */
/*! @{ */

#define PCIE_DMA_IATU_DMA_WRITE_DOORBELL_OFF_WR_DOORBELL_NUM_MASK (0x7U)
#define PCIE_DMA_IATU_DMA_WRITE_DOORBELL_OFF_WR_DOORBELL_NUM_SHIFT (0U)
/*! WR_DOORBELL_NUM - Doorbell Number. */
#define PCIE_DMA_IATU_DMA_WRITE_DOORBELL_OFF_WR_DOORBELL_NUM(x) (((uint32_t)(((uint32_t)(x)) << PCIE_DMA_IATU_DMA_WRITE_DOORBELL_OFF_WR_DOORBELL_NUM_SHIFT)) & PCIE_DMA_IATU_DMA_WRITE_DOORBELL_OFF_WR_DOORBELL_NUM_MASK)

#define PCIE_DMA_IATU_DMA_WRITE_DOORBELL_OFF_WR_STOP_MASK (0x80000000U)
#define PCIE_DMA_IATU_DMA_WRITE_DOORBELL_OFF_WR_STOP_SHIFT (31U)
/*! WR_STOP - Stop. */
#define PCIE_DMA_IATU_DMA_WRITE_DOORBELL_OFF_WR_STOP(x) (((uint32_t)(((uint32_t)(x)) << PCIE_DMA_IATU_DMA_WRITE_DOORBELL_OFF_WR_STOP_SHIFT)) & PCIE_DMA_IATU_DMA_WRITE_DOORBELL_OFF_WR_STOP_MASK)
/*! @} */

/*! @name DMA_WRITE_CHANNEL_ARB_WEIGHT_LOW_OFF - DMA Write Engine Channel Arbitration Weight Low Register. */
/*! @{ */

#define PCIE_DMA_IATU_DMA_WRITE_CHANNEL_ARB_WEIGHT_LOW_OFF_WRITE_CHANNEL0_WEIGHT_MASK (0x1FU)
#define PCIE_DMA_IATU_DMA_WRITE_CHANNEL_ARB_WEIGHT_LOW_OFF_WRITE_CHANNEL0_WEIGHT_SHIFT (0U)
/*! WRITE_CHANNEL0_WEIGHT - Channel 0 Weight. */
#define PCIE_DMA_IATU_DMA_WRITE_CHANNEL_ARB_WEIGHT_LOW_OFF_WRITE_CHANNEL0_WEIGHT(x) (((uint32_t)(((uint32_t)(x)) << PCIE_DMA_IATU_DMA_WRITE_CHANNEL_ARB_WEIGHT_LOW_OFF_WRITE_CHANNEL0_WEIGHT_SHIFT)) & PCIE_DMA_IATU_DMA_WRITE_CHANNEL_ARB_WEIGHT_LOW_OFF_WRITE_CHANNEL0_WEIGHT_MASK)

#define PCIE_DMA_IATU_DMA_WRITE_CHANNEL_ARB_WEIGHT_LOW_OFF_WRITE_CHANNEL1_WEIGHT_MASK (0x3E0U)
#define PCIE_DMA_IATU_DMA_WRITE_CHANNEL_ARB_WEIGHT_LOW_OFF_WRITE_CHANNEL1_WEIGHT_SHIFT (5U)
/*! WRITE_CHANNEL1_WEIGHT - Channel 1 Weight. */
#define PCIE_DMA_IATU_DMA_WRITE_CHANNEL_ARB_WEIGHT_LOW_OFF_WRITE_CHANNEL1_WEIGHT(x) (((uint32_t)(((uint32_t)(x)) << PCIE_DMA_IATU_DMA_WRITE_CHANNEL_ARB_WEIGHT_LOW_OFF_WRITE_CHANNEL1_WEIGHT_SHIFT)) & PCIE_DMA_IATU_DMA_WRITE_CHANNEL_ARB_WEIGHT_LOW_OFF_WRITE_CHANNEL1_WEIGHT_MASK)

#define PCIE_DMA_IATU_DMA_WRITE_CHANNEL_ARB_WEIGHT_LOW_OFF_WRITE_CHANNEL2_WEIGHT_MASK (0x7C00U)
#define PCIE_DMA_IATU_DMA_WRITE_CHANNEL_ARB_WEIGHT_LOW_OFF_WRITE_CHANNEL2_WEIGHT_SHIFT (10U)
/*! WRITE_CHANNEL2_WEIGHT - Channel 2 Weight. */
#define PCIE_DMA_IATU_DMA_WRITE_CHANNEL_ARB_WEIGHT_LOW_OFF_WRITE_CHANNEL2_WEIGHT(x) (((uint32_t)(((uint32_t)(x)) << PCIE_DMA_IATU_DMA_WRITE_CHANNEL_ARB_WEIGHT_LOW_OFF_WRITE_CHANNEL2_WEIGHT_SHIFT)) & PCIE_DMA_IATU_DMA_WRITE_CHANNEL_ARB_WEIGHT_LOW_OFF_WRITE_CHANNEL2_WEIGHT_MASK)

#define PCIE_DMA_IATU_DMA_WRITE_CHANNEL_ARB_WEIGHT_LOW_OFF_WRITE_CHANNEL3_WEIGHT_MASK (0xF8000U)
#define PCIE_DMA_IATU_DMA_WRITE_CHANNEL_ARB_WEIGHT_LOW_OFF_WRITE_CHANNEL3_WEIGHT_SHIFT (15U)
/*! WRITE_CHANNEL3_WEIGHT - Channel 3 Weight. */
#define PCIE_DMA_IATU_DMA_WRITE_CHANNEL_ARB_WEIGHT_LOW_OFF_WRITE_CHANNEL3_WEIGHT(x) (((uint32_t)(((uint32_t)(x)) << PCIE_DMA_IATU_DMA_WRITE_CHANNEL_ARB_WEIGHT_LOW_OFF_WRITE_CHANNEL3_WEIGHT_SHIFT)) & PCIE_DMA_IATU_DMA_WRITE_CHANNEL_ARB_WEIGHT_LOW_OFF_WRITE_CHANNEL3_WEIGHT_MASK)
/*! @} */

/*! @name DMA_READ_ENGINE_EN_OFF - DMA Read Engine Enable Register. */
/*! @{ */

#define PCIE_DMA_IATU_DMA_READ_ENGINE_EN_OFF_DMA_READ_ENGINE_MASK (0x1U)
#define PCIE_DMA_IATU_DMA_READ_ENGINE_EN_OFF_DMA_READ_ENGINE_SHIFT (0U)
/*! DMA_READ_ENGINE - DMA Read Engine Enable.
 *  0b0..Disable (Soft Reset)
 *  0b1..Enable
 */
#define PCIE_DMA_IATU_DMA_READ_ENGINE_EN_OFF_DMA_READ_ENGINE(x) (((uint32_t)(((uint32_t)(x)) << PCIE_DMA_IATU_DMA_READ_ENGINE_EN_OFF_DMA_READ_ENGINE_SHIFT)) & PCIE_DMA_IATU_DMA_READ_ENGINE_EN_OFF_DMA_READ_ENGINE_MASK)

#define PCIE_DMA_IATU_DMA_READ_ENGINE_EN_OFF_DMA_READ_ENGINE_EN_HSHAKE_CH0_MASK (0x10000U)
#define PCIE_DMA_IATU_DMA_READ_ENGINE_EN_OFF_DMA_READ_ENGINE_EN_HSHAKE_CH0_SHIFT (16U)
/*! DMA_READ_ENGINE_EN_HSHAKE_CH0 - Enable Handshake for DMA Read Engine Channel 0. */
#define PCIE_DMA_IATU_DMA_READ_ENGINE_EN_OFF_DMA_READ_ENGINE_EN_HSHAKE_CH0(x) (((uint32_t)(((uint32_t)(x)) << PCIE_DMA_IATU_DMA_READ_ENGINE_EN_OFF_DMA_READ_ENGINE_EN_HSHAKE_CH0_SHIFT)) & PCIE_DMA_IATU_DMA_READ_ENGINE_EN_OFF_DMA_READ_ENGINE_EN_HSHAKE_CH0_MASK)

#define PCIE_DMA_IATU_DMA_READ_ENGINE_EN_OFF_DMA_READ_ENGINE_EN_HSHAKE_CH1_MASK (0x20000U)
#define PCIE_DMA_IATU_DMA_READ_ENGINE_EN_OFF_DMA_READ_ENGINE_EN_HSHAKE_CH1_SHIFT (17U)
/*! DMA_READ_ENGINE_EN_HSHAKE_CH1 - Enable Handshake for DMA Read Engine Channel 1. */
#define PCIE_DMA_IATU_DMA_READ_ENGINE_EN_OFF_DMA_READ_ENGINE_EN_HSHAKE_CH1(x) (((uint32_t)(((uint32_t)(x)) << PCIE_DMA_IATU_DMA_READ_ENGINE_EN_OFF_DMA_READ_ENGINE_EN_HSHAKE_CH1_SHIFT)) & PCIE_DMA_IATU_DMA_READ_ENGINE_EN_OFF_DMA_READ_ENGINE_EN_HSHAKE_CH1_MASK)

#define PCIE_DMA_IATU_DMA_READ_ENGINE_EN_OFF_DMA_READ_ENGINE_EN_HSHAKE_CH2_MASK (0x40000U)
#define PCIE_DMA_IATU_DMA_READ_ENGINE_EN_OFF_DMA_READ_ENGINE_EN_HSHAKE_CH2_SHIFT (18U)
/*! DMA_READ_ENGINE_EN_HSHAKE_CH2 - Enable Handshake for DMA Read Engine Channel 2. */
#define PCIE_DMA_IATU_DMA_READ_ENGINE_EN_OFF_DMA_READ_ENGINE_EN_HSHAKE_CH2(x) (((uint32_t)(((uint32_t)(x)) << PCIE_DMA_IATU_DMA_READ_ENGINE_EN_OFF_DMA_READ_ENGINE_EN_HSHAKE_CH2_SHIFT)) & PCIE_DMA_IATU_DMA_READ_ENGINE_EN_OFF_DMA_READ_ENGINE_EN_HSHAKE_CH2_MASK)

#define PCIE_DMA_IATU_DMA_READ_ENGINE_EN_OFF_DMA_READ_ENGINE_EN_HSHAKE_CH3_MASK (0x80000U)
#define PCIE_DMA_IATU_DMA_READ_ENGINE_EN_OFF_DMA_READ_ENGINE_EN_HSHAKE_CH3_SHIFT (19U)
/*! DMA_READ_ENGINE_EN_HSHAKE_CH3 - Enable Handshake for DMA Read Engine Channel 3. */
#define PCIE_DMA_IATU_DMA_READ_ENGINE_EN_OFF_DMA_READ_ENGINE_EN_HSHAKE_CH3(x) (((uint32_t)(((uint32_t)(x)) << PCIE_DMA_IATU_DMA_READ_ENGINE_EN_OFF_DMA_READ_ENGINE_EN_HSHAKE_CH3_SHIFT)) & PCIE_DMA_IATU_DMA_READ_ENGINE_EN_OFF_DMA_READ_ENGINE_EN_HSHAKE_CH3_MASK)
/*! @} */

/*! @name DMA_READ_DOORBELL_OFF - DMA Read Doorbell Register. */
/*! @{ */

#define PCIE_DMA_IATU_DMA_READ_DOORBELL_OFF_RD_DOORBELL_NUM_MASK (0x7U)
#define PCIE_DMA_IATU_DMA_READ_DOORBELL_OFF_RD_DOORBELL_NUM_SHIFT (0U)
/*! RD_DOORBELL_NUM - Doorbell Number. */
#define PCIE_DMA_IATU_DMA_READ_DOORBELL_OFF_RD_DOORBELL_NUM(x) (((uint32_t)(((uint32_t)(x)) << PCIE_DMA_IATU_DMA_READ_DOORBELL_OFF_RD_DOORBELL_NUM_SHIFT)) & PCIE_DMA_IATU_DMA_READ_DOORBELL_OFF_RD_DOORBELL_NUM_MASK)

#define PCIE_DMA_IATU_DMA_READ_DOORBELL_OFF_RD_STOP_MASK (0x80000000U)
#define PCIE_DMA_IATU_DMA_READ_DOORBELL_OFF_RD_STOP_SHIFT (31U)
/*! RD_STOP - Stop. */
#define PCIE_DMA_IATU_DMA_READ_DOORBELL_OFF_RD_STOP(x) (((uint32_t)(((uint32_t)(x)) << PCIE_DMA_IATU_DMA_READ_DOORBELL_OFF_RD_STOP_SHIFT)) & PCIE_DMA_IATU_DMA_READ_DOORBELL_OFF_RD_STOP_MASK)
/*! @} */

/*! @name DMA_READ_CHANNEL_ARB_WEIGHT_LOW_OFF - DMA Read Engine Channel Arbitration Weight Low Register. */
/*! @{ */

#define PCIE_DMA_IATU_DMA_READ_CHANNEL_ARB_WEIGHT_LOW_OFF_READ_CHANNEL0_WEIGHT_MASK (0x1FU)
#define PCIE_DMA_IATU_DMA_READ_CHANNEL_ARB_WEIGHT_LOW_OFF_READ_CHANNEL0_WEIGHT_SHIFT (0U)
/*! READ_CHANNEL0_WEIGHT - Channel 0 Weight. */
#define PCIE_DMA_IATU_DMA_READ_CHANNEL_ARB_WEIGHT_LOW_OFF_READ_CHANNEL0_WEIGHT(x) (((uint32_t)(((uint32_t)(x)) << PCIE_DMA_IATU_DMA_READ_CHANNEL_ARB_WEIGHT_LOW_OFF_READ_CHANNEL0_WEIGHT_SHIFT)) & PCIE_DMA_IATU_DMA_READ_CHANNEL_ARB_WEIGHT_LOW_OFF_READ_CHANNEL0_WEIGHT_MASK)

#define PCIE_DMA_IATU_DMA_READ_CHANNEL_ARB_WEIGHT_LOW_OFF_READ_CHANNEL1_WEIGHT_MASK (0x3E0U)
#define PCIE_DMA_IATU_DMA_READ_CHANNEL_ARB_WEIGHT_LOW_OFF_READ_CHANNEL1_WEIGHT_SHIFT (5U)
/*! READ_CHANNEL1_WEIGHT - Channel 1 Weight. */
#define PCIE_DMA_IATU_DMA_READ_CHANNEL_ARB_WEIGHT_LOW_OFF_READ_CHANNEL1_WEIGHT(x) (((uint32_t)(((uint32_t)(x)) << PCIE_DMA_IATU_DMA_READ_CHANNEL_ARB_WEIGHT_LOW_OFF_READ_CHANNEL1_WEIGHT_SHIFT)) & PCIE_DMA_IATU_DMA_READ_CHANNEL_ARB_WEIGHT_LOW_OFF_READ_CHANNEL1_WEIGHT_MASK)

#define PCIE_DMA_IATU_DMA_READ_CHANNEL_ARB_WEIGHT_LOW_OFF_READ_CHANNEL2_WEIGHT_MASK (0x7C00U)
#define PCIE_DMA_IATU_DMA_READ_CHANNEL_ARB_WEIGHT_LOW_OFF_READ_CHANNEL2_WEIGHT_SHIFT (10U)
/*! READ_CHANNEL2_WEIGHT - Channel 2 Weight. */
#define PCIE_DMA_IATU_DMA_READ_CHANNEL_ARB_WEIGHT_LOW_OFF_READ_CHANNEL2_WEIGHT(x) (((uint32_t)(((uint32_t)(x)) << PCIE_DMA_IATU_DMA_READ_CHANNEL_ARB_WEIGHT_LOW_OFF_READ_CHANNEL2_WEIGHT_SHIFT)) & PCIE_DMA_IATU_DMA_READ_CHANNEL_ARB_WEIGHT_LOW_OFF_READ_CHANNEL2_WEIGHT_MASK)

#define PCIE_DMA_IATU_DMA_READ_CHANNEL_ARB_WEIGHT_LOW_OFF_READ_CHANNEL3_WEIGHT_MASK (0xF8000U)
#define PCIE_DMA_IATU_DMA_READ_CHANNEL_ARB_WEIGHT_LOW_OFF_READ_CHANNEL3_WEIGHT_SHIFT (15U)
/*! READ_CHANNEL3_WEIGHT - Channel 3 Weight. */
#define PCIE_DMA_IATU_DMA_READ_CHANNEL_ARB_WEIGHT_LOW_OFF_READ_CHANNEL3_WEIGHT(x) (((uint32_t)(((uint32_t)(x)) << PCIE_DMA_IATU_DMA_READ_CHANNEL_ARB_WEIGHT_LOW_OFF_READ_CHANNEL3_WEIGHT_SHIFT)) & PCIE_DMA_IATU_DMA_READ_CHANNEL_ARB_WEIGHT_LOW_OFF_READ_CHANNEL3_WEIGHT_MASK)
/*! @} */

/*! @name DMA_WRITE_INT_STATUS_OFF - DMA Write Interrupt Status Register. */
/*! @{ */

#define PCIE_DMA_IATU_DMA_WRITE_INT_STATUS_OFF_WR_DONE_INT_STATUS_MASK (0xFU)
#define PCIE_DMA_IATU_DMA_WRITE_INT_STATUS_OFF_WR_DONE_INT_STATUS_SHIFT (0U)
/*! WR_DONE_INT_STATUS - Done Interrupt Status. */
#define PCIE_DMA_IATU_DMA_WRITE_INT_STATUS_OFF_WR_DONE_INT_STATUS(x) (((uint32_t)(((uint32_t)(x)) << PCIE_DMA_IATU_DMA_WRITE_INT_STATUS_OFF_WR_DONE_INT_STATUS_SHIFT)) & PCIE_DMA_IATU_DMA_WRITE_INT_STATUS_OFF_WR_DONE_INT_STATUS_MASK)

#define PCIE_DMA_IATU_DMA_WRITE_INT_STATUS_OFF_WR_ABORT_INT_STATUS_MASK (0xF0000U)
#define PCIE_DMA_IATU_DMA_WRITE_INT_STATUS_OFF_WR_ABORT_INT_STATUS_SHIFT (16U)
/*! WR_ABORT_INT_STATUS - Abort Interrupt Status. */
#define PCIE_DMA_IATU_DMA_WRITE_INT_STATUS_OFF_WR_ABORT_INT_STATUS(x) (((uint32_t)(((uint32_t)(x)) << PCIE_DMA_IATU_DMA_WRITE_INT_STATUS_OFF_WR_ABORT_INT_STATUS_SHIFT)) & PCIE_DMA_IATU_DMA_WRITE_INT_STATUS_OFF_WR_ABORT_INT_STATUS_MASK)
/*! @} */

/*! @name DMA_WRITE_INT_MASK_OFF - DMA Write Interrupt Mask Register. */
/*! @{ */

#define PCIE_DMA_IATU_DMA_WRITE_INT_MASK_OFF_WR_DONE_INT_MASK_MASK (0xFU)
#define PCIE_DMA_IATU_DMA_WRITE_INT_MASK_OFF_WR_DONE_INT_MASK_SHIFT (0U)
/*! WR_DONE_INT_MASK - Done Interrupt Mask. */
#define PCIE_DMA_IATU_DMA_WRITE_INT_MASK_OFF_WR_DONE_INT_MASK(x) (((uint32_t)(((uint32_t)(x)) << PCIE_DMA_IATU_DMA_WRITE_INT_MASK_OFF_WR_DONE_INT_MASK_SHIFT)) & PCIE_DMA_IATU_DMA_WRITE_INT_MASK_OFF_WR_DONE_INT_MASK_MASK)

#define PCIE_DMA_IATU_DMA_WRITE_INT_MASK_OFF_WR_ABORT_INT_MASK_MASK (0xF0000U)
#define PCIE_DMA_IATU_DMA_WRITE_INT_MASK_OFF_WR_ABORT_INT_MASK_SHIFT (16U)
/*! WR_ABORT_INT_MASK - Abort Interrupt Mask. */
#define PCIE_DMA_IATU_DMA_WRITE_INT_MASK_OFF_WR_ABORT_INT_MASK(x) (((uint32_t)(((uint32_t)(x)) << PCIE_DMA_IATU_DMA_WRITE_INT_MASK_OFF_WR_ABORT_INT_MASK_SHIFT)) & PCIE_DMA_IATU_DMA_WRITE_INT_MASK_OFF_WR_ABORT_INT_MASK_MASK)
/*! @} */

/*! @name DMA_WRITE_INT_CLEAR_OFF - DMA Write Interrupt Clear Register. */
/*! @{ */

#define PCIE_DMA_IATU_DMA_WRITE_INT_CLEAR_OFF_WR_DONE_INT_CLEAR_MASK (0xFU)
#define PCIE_DMA_IATU_DMA_WRITE_INT_CLEAR_OFF_WR_DONE_INT_CLEAR_SHIFT (0U)
/*! WR_DONE_INT_CLEAR - Done Interrupt Clear. */
#define PCIE_DMA_IATU_DMA_WRITE_INT_CLEAR_OFF_WR_DONE_INT_CLEAR(x) (((uint32_t)(((uint32_t)(x)) << PCIE_DMA_IATU_DMA_WRITE_INT_CLEAR_OFF_WR_DONE_INT_CLEAR_SHIFT)) & PCIE_DMA_IATU_DMA_WRITE_INT_CLEAR_OFF_WR_DONE_INT_CLEAR_MASK)

#define PCIE_DMA_IATU_DMA_WRITE_INT_CLEAR_OFF_WR_ABORT_INT_CLEAR_MASK (0xF0000U)
#define PCIE_DMA_IATU_DMA_WRITE_INT_CLEAR_OFF_WR_ABORT_INT_CLEAR_SHIFT (16U)
/*! WR_ABORT_INT_CLEAR - Abort Interrupt Clear. */
#define PCIE_DMA_IATU_DMA_WRITE_INT_CLEAR_OFF_WR_ABORT_INT_CLEAR(x) (((uint32_t)(((uint32_t)(x)) << PCIE_DMA_IATU_DMA_WRITE_INT_CLEAR_OFF_WR_ABORT_INT_CLEAR_SHIFT)) & PCIE_DMA_IATU_DMA_WRITE_INT_CLEAR_OFF_WR_ABORT_INT_CLEAR_MASK)
/*! @} */

/*! @name DMA_WRITE_ERR_STATUS_OFF - DMA Write Error Status Register. */
/*! @{ */

#define PCIE_DMA_IATU_DMA_WRITE_ERR_STATUS_OFF_APP_READ_ERR_DETECT_MASK (0xFFU)
#define PCIE_DMA_IATU_DMA_WRITE_ERR_STATUS_OFF_APP_READ_ERR_DETECT_SHIFT (0U)
/*! APP_READ_ERR_DETECT - Application Read Error Detected. */
#define PCIE_DMA_IATU_DMA_WRITE_ERR_STATUS_OFF_APP_READ_ERR_DETECT(x) (((uint32_t)(((uint32_t)(x)) << PCIE_DMA_IATU_DMA_WRITE_ERR_STATUS_OFF_APP_READ_ERR_DETECT_SHIFT)) & PCIE_DMA_IATU_DMA_WRITE_ERR_STATUS_OFF_APP_READ_ERR_DETECT_MASK)

#define PCIE_DMA_IATU_DMA_WRITE_ERR_STATUS_OFF_LINKLIST_ELEMENT_FETCH_ERR_DETECT_MASK (0xFF0000U)
#define PCIE_DMA_IATU_DMA_WRITE_ERR_STATUS_OFF_LINKLIST_ELEMENT_FETCH_ERR_DETECT_SHIFT (16U)
/*! LINKLIST_ELEMENT_FETCH_ERR_DETECT - Linked List Element Fetch Error Detected. */
#define PCIE_DMA_IATU_DMA_WRITE_ERR_STATUS_OFF_LINKLIST_ELEMENT_FETCH_ERR_DETECT(x) (((uint32_t)(((uint32_t)(x)) << PCIE_DMA_IATU_DMA_WRITE_ERR_STATUS_OFF_LINKLIST_ELEMENT_FETCH_ERR_DETECT_SHIFT)) & PCIE_DMA_IATU_DMA_WRITE_ERR_STATUS_OFF_LINKLIST_ELEMENT_FETCH_ERR_DETECT_MASK)
/*! @} */

/*! @name DMA_WRITE_DONE_IMWR_LOW_OFF - DMA Write Done IMWr Address Low Register. */
/*! @{ */

#define PCIE_DMA_IATU_DMA_WRITE_DONE_IMWR_LOW_OFF_DMA_WRITE_DONE_LOW_REG_MASK (0xFFFFFFFFU)
#define PCIE_DMA_IATU_DMA_WRITE_DONE_IMWR_LOW_OFF_DMA_WRITE_DONE_LOW_REG_SHIFT (0U)
/*! DMA_WRITE_DONE_LOW_REG - The DMA uses this field to generate bits [31:0] of the address field for the Done IMWr TLP. */
#define PCIE_DMA_IATU_DMA_WRITE_DONE_IMWR_LOW_OFF_DMA_WRITE_DONE_LOW_REG(x) (((uint32_t)(((uint32_t)(x)) << PCIE_DMA_IATU_DMA_WRITE_DONE_IMWR_LOW_OFF_DMA_WRITE_DONE_LOW_REG_SHIFT)) & PCIE_DMA_IATU_DMA_WRITE_DONE_IMWR_LOW_OFF_DMA_WRITE_DONE_LOW_REG_MASK)
/*! @} */

/*! @name DMA_WRITE_DONE_IMWR_HIGH_OFF - DMA Write Done IMWr Interrupt Address High Register. */
/*! @{ */

#define PCIE_DMA_IATU_DMA_WRITE_DONE_IMWR_HIGH_OFF_DMA_WRITE_DONE_HIGH_REG_MASK (0xFFFFFFFFU)
#define PCIE_DMA_IATU_DMA_WRITE_DONE_IMWR_HIGH_OFF_DMA_WRITE_DONE_HIGH_REG_SHIFT (0U)
/*! DMA_WRITE_DONE_HIGH_REG - The DMA uses this field to generate bits [63:32] of the address field for the Done IMWr TLP. */
#define PCIE_DMA_IATU_DMA_WRITE_DONE_IMWR_HIGH_OFF_DMA_WRITE_DONE_HIGH_REG(x) (((uint32_t)(((uint32_t)(x)) << PCIE_DMA_IATU_DMA_WRITE_DONE_IMWR_HIGH_OFF_DMA_WRITE_DONE_HIGH_REG_SHIFT)) & PCIE_DMA_IATU_DMA_WRITE_DONE_IMWR_HIGH_OFF_DMA_WRITE_DONE_HIGH_REG_MASK)
/*! @} */

/*! @name DMA_WRITE_ABORT_IMWR_LOW_OFF - DMA Write Abort IMWr Address Low Register. */
/*! @{ */

#define PCIE_DMA_IATU_DMA_WRITE_ABORT_IMWR_LOW_OFF_DMA_WRITE_ABORT_LOW_REG_MASK (0xFFFFFFFFU)
#define PCIE_DMA_IATU_DMA_WRITE_ABORT_IMWR_LOW_OFF_DMA_WRITE_ABORT_LOW_REG_SHIFT (0U)
/*! DMA_WRITE_ABORT_LOW_REG - The DMA uses this field to generate bits [31:0] of the address field for the Abort IMWr TLP it generates. */
#define PCIE_DMA_IATU_DMA_WRITE_ABORT_IMWR_LOW_OFF_DMA_WRITE_ABORT_LOW_REG(x) (((uint32_t)(((uint32_t)(x)) << PCIE_DMA_IATU_DMA_WRITE_ABORT_IMWR_LOW_OFF_DMA_WRITE_ABORT_LOW_REG_SHIFT)) & PCIE_DMA_IATU_DMA_WRITE_ABORT_IMWR_LOW_OFF_DMA_WRITE_ABORT_LOW_REG_MASK)
/*! @} */

/*! @name DMA_WRITE_ABORT_IMWR_HIGH_OFF - DMA Write Abort IMWr Address High Register. */
/*! @{ */

#define PCIE_DMA_IATU_DMA_WRITE_ABORT_IMWR_HIGH_OFF_DMA_WRITE_ABORT_HIGH_REG_MASK (0xFFFFFFFFU)
#define PCIE_DMA_IATU_DMA_WRITE_ABORT_IMWR_HIGH_OFF_DMA_WRITE_ABORT_HIGH_REG_SHIFT (0U)
/*! DMA_WRITE_ABORT_HIGH_REG - The DMA uses this field to generate bits [63:32] of the address field for the Abort IMWr TLP. */
#define PCIE_DMA_IATU_DMA_WRITE_ABORT_IMWR_HIGH_OFF_DMA_WRITE_ABORT_HIGH_REG(x) (((uint32_t)(((uint32_t)(x)) << PCIE_DMA_IATU_DMA_WRITE_ABORT_IMWR_HIGH_OFF_DMA_WRITE_ABORT_HIGH_REG_SHIFT)) & PCIE_DMA_IATU_DMA_WRITE_ABORT_IMWR_HIGH_OFF_DMA_WRITE_ABORT_HIGH_REG_MASK)
/*! @} */

/*! @name DMA_WRITE_CH01_IMWR_DATA_OFF - DMA Write Channel 1 and 0 IMWr Data Register. */
/*! @{ */

#define PCIE_DMA_IATU_DMA_WRITE_CH01_IMWR_DATA_OFF_WR_CHANNEL_0_DATA_MASK (0xFFFFU)
#define PCIE_DMA_IATU_DMA_WRITE_CH01_IMWR_DATA_OFF_WR_CHANNEL_0_DATA_SHIFT (0U)
/*! WR_CHANNEL_0_DATA - The DMA uses this field to generate the data field for the Done or Abort IMWr TLPs it generates for write channel 0. */
#define PCIE_DMA_IATU_DMA_WRITE_CH01_IMWR_DATA_OFF_WR_CHANNEL_0_DATA(x) (((uint32_t)(((uint32_t)(x)) << PCIE_DMA_IATU_DMA_WRITE_CH01_IMWR_DATA_OFF_WR_CHANNEL_0_DATA_SHIFT)) & PCIE_DMA_IATU_DMA_WRITE_CH01_IMWR_DATA_OFF_WR_CHANNEL_0_DATA_MASK)

#define PCIE_DMA_IATU_DMA_WRITE_CH01_IMWR_DATA_OFF_WR_CHANNEL_1_DATA_MASK (0xFFFF0000U)
#define PCIE_DMA_IATU_DMA_WRITE_CH01_IMWR_DATA_OFF_WR_CHANNEL_1_DATA_SHIFT (16U)
/*! WR_CHANNEL_1_DATA - The DMA uses this field to generate the data field for the Done or Abort IMWr TLPs it generates for write channel 1. */
#define PCIE_DMA_IATU_DMA_WRITE_CH01_IMWR_DATA_OFF_WR_CHANNEL_1_DATA(x) (((uint32_t)(((uint32_t)(x)) << PCIE_DMA_IATU_DMA_WRITE_CH01_IMWR_DATA_OFF_WR_CHANNEL_1_DATA_SHIFT)) & PCIE_DMA_IATU_DMA_WRITE_CH01_IMWR_DATA_OFF_WR_CHANNEL_1_DATA_MASK)
/*! @} */

/*! @name DMA_WRITE_CH23_IMWR_DATA_OFF - DMA Write Channel 3 and 2 IMWr Data Register. */
/*! @{ */

#define PCIE_DMA_IATU_DMA_WRITE_CH23_IMWR_DATA_OFF_WR_CHANNEL_2_DATA_MASK (0xFFFFU)
#define PCIE_DMA_IATU_DMA_WRITE_CH23_IMWR_DATA_OFF_WR_CHANNEL_2_DATA_SHIFT (0U)
/*! WR_CHANNEL_2_DATA - The DMA uses this field to generate the data field for the Done or Abort IMWr TLPs it generates for write channel 2. */
#define PCIE_DMA_IATU_DMA_WRITE_CH23_IMWR_DATA_OFF_WR_CHANNEL_2_DATA(x) (((uint32_t)(((uint32_t)(x)) << PCIE_DMA_IATU_DMA_WRITE_CH23_IMWR_DATA_OFF_WR_CHANNEL_2_DATA_SHIFT)) & PCIE_DMA_IATU_DMA_WRITE_CH23_IMWR_DATA_OFF_WR_CHANNEL_2_DATA_MASK)

#define PCIE_DMA_IATU_DMA_WRITE_CH23_IMWR_DATA_OFF_WR_CHANNEL_3_DATA_MASK (0xFFFF0000U)
#define PCIE_DMA_IATU_DMA_WRITE_CH23_IMWR_DATA_OFF_WR_CHANNEL_3_DATA_SHIFT (16U)
/*! WR_CHANNEL_3_DATA - The DMA uses this field to generate the data field for the Done or Abort IMWr TLPs it generates for write channel 3. */
#define PCIE_DMA_IATU_DMA_WRITE_CH23_IMWR_DATA_OFF_WR_CHANNEL_3_DATA(x) (((uint32_t)(((uint32_t)(x)) << PCIE_DMA_IATU_DMA_WRITE_CH23_IMWR_DATA_OFF_WR_CHANNEL_3_DATA_SHIFT)) & PCIE_DMA_IATU_DMA_WRITE_CH23_IMWR_DATA_OFF_WR_CHANNEL_3_DATA_MASK)
/*! @} */

/*! @name DMA_WRITE_LINKED_LIST_ERR_EN_OFF - DMA Write Linked List Error Enable Register. */
/*! @{ */

#define PCIE_DMA_IATU_DMA_WRITE_LINKED_LIST_ERR_EN_OFF_WR_CHANNEL_LLRAIE_MASK (0xFU)
#define PCIE_DMA_IATU_DMA_WRITE_LINKED_LIST_ERR_EN_OFF_WR_CHANNEL_LLRAIE_SHIFT (0U)
/*! WR_CHANNEL_LLRAIE - Write Channel LL Remote Abort Interrupt Enable (LLRAIE). */
#define PCIE_DMA_IATU_DMA_WRITE_LINKED_LIST_ERR_EN_OFF_WR_CHANNEL_LLRAIE(x) (((uint32_t)(((uint32_t)(x)) << PCIE_DMA_IATU_DMA_WRITE_LINKED_LIST_ERR_EN_OFF_WR_CHANNEL_LLRAIE_SHIFT)) & PCIE_DMA_IATU_DMA_WRITE_LINKED_LIST_ERR_EN_OFF_WR_CHANNEL_LLRAIE_MASK)

#define PCIE_DMA_IATU_DMA_WRITE_LINKED_LIST_ERR_EN_OFF_WR_CHANNEL_LLLAIE_MASK (0xF0000U)
#define PCIE_DMA_IATU_DMA_WRITE_LINKED_LIST_ERR_EN_OFF_WR_CHANNEL_LLLAIE_SHIFT (16U)
/*! WR_CHANNEL_LLLAIE - Write Channel LL Local Abort Interrupt Enable (LLLAIE). */
#define PCIE_DMA_IATU_DMA_WRITE_LINKED_LIST_ERR_EN_OFF_WR_CHANNEL_LLLAIE(x) (((uint32_t)(((uint32_t)(x)) << PCIE_DMA_IATU_DMA_WRITE_LINKED_LIST_ERR_EN_OFF_WR_CHANNEL_LLLAIE_SHIFT)) & PCIE_DMA_IATU_DMA_WRITE_LINKED_LIST_ERR_EN_OFF_WR_CHANNEL_LLLAIE_MASK)
/*! @} */

/*! @name DMA_READ_INT_STATUS_OFF - DMA Read Interrupt Status Register. */
/*! @{ */

#define PCIE_DMA_IATU_DMA_READ_INT_STATUS_OFF_RD_DONE_INT_STATUS_MASK (0xFU)
#define PCIE_DMA_IATU_DMA_READ_INT_STATUS_OFF_RD_DONE_INT_STATUS_SHIFT (0U)
/*! RD_DONE_INT_STATUS - Done Interrupt Status. */
#define PCIE_DMA_IATU_DMA_READ_INT_STATUS_OFF_RD_DONE_INT_STATUS(x) (((uint32_t)(((uint32_t)(x)) << PCIE_DMA_IATU_DMA_READ_INT_STATUS_OFF_RD_DONE_INT_STATUS_SHIFT)) & PCIE_DMA_IATU_DMA_READ_INT_STATUS_OFF_RD_DONE_INT_STATUS_MASK)

#define PCIE_DMA_IATU_DMA_READ_INT_STATUS_OFF_RD_ABORT_INT_STATUS_MASK (0xF0000U)
#define PCIE_DMA_IATU_DMA_READ_INT_STATUS_OFF_RD_ABORT_INT_STATUS_SHIFT (16U)
/*! RD_ABORT_INT_STATUS - Abort Interrupt Status. */
#define PCIE_DMA_IATU_DMA_READ_INT_STATUS_OFF_RD_ABORT_INT_STATUS(x) (((uint32_t)(((uint32_t)(x)) << PCIE_DMA_IATU_DMA_READ_INT_STATUS_OFF_RD_ABORT_INT_STATUS_SHIFT)) & PCIE_DMA_IATU_DMA_READ_INT_STATUS_OFF_RD_ABORT_INT_STATUS_MASK)
/*! @} */

/*! @name DMA_READ_INT_MASK_OFF - DMA Read Interrupt Mask Register. */
/*! @{ */

#define PCIE_DMA_IATU_DMA_READ_INT_MASK_OFF_RD_DONE_INT_MASK_MASK (0xFU)
#define PCIE_DMA_IATU_DMA_READ_INT_MASK_OFF_RD_DONE_INT_MASK_SHIFT (0U)
/*! RD_DONE_INT_MASK - Done Interrupt Mask. */
#define PCIE_DMA_IATU_DMA_READ_INT_MASK_OFF_RD_DONE_INT_MASK(x) (((uint32_t)(((uint32_t)(x)) << PCIE_DMA_IATU_DMA_READ_INT_MASK_OFF_RD_DONE_INT_MASK_SHIFT)) & PCIE_DMA_IATU_DMA_READ_INT_MASK_OFF_RD_DONE_INT_MASK_MASK)

#define PCIE_DMA_IATU_DMA_READ_INT_MASK_OFF_RD_ABORT_INT_MASK_MASK (0xF0000U)
#define PCIE_DMA_IATU_DMA_READ_INT_MASK_OFF_RD_ABORT_INT_MASK_SHIFT (16U)
/*! RD_ABORT_INT_MASK - Abort Interrupt Mask. */
#define PCIE_DMA_IATU_DMA_READ_INT_MASK_OFF_RD_ABORT_INT_MASK(x) (((uint32_t)(((uint32_t)(x)) << PCIE_DMA_IATU_DMA_READ_INT_MASK_OFF_RD_ABORT_INT_MASK_SHIFT)) & PCIE_DMA_IATU_DMA_READ_INT_MASK_OFF_RD_ABORT_INT_MASK_MASK)
/*! @} */

/*! @name DMA_READ_INT_CLEAR_OFF - DMA Read Interrupt Clear Register. */
/*! @{ */

#define PCIE_DMA_IATU_DMA_READ_INT_CLEAR_OFF_RD_DONE_INT_CLEAR_MASK (0xFFU)
#define PCIE_DMA_IATU_DMA_READ_INT_CLEAR_OFF_RD_DONE_INT_CLEAR_SHIFT (0U)
/*! RD_DONE_INT_CLEAR - Done Interrupt Clear. */
#define PCIE_DMA_IATU_DMA_READ_INT_CLEAR_OFF_RD_DONE_INT_CLEAR(x) (((uint32_t)(((uint32_t)(x)) << PCIE_DMA_IATU_DMA_READ_INT_CLEAR_OFF_RD_DONE_INT_CLEAR_SHIFT)) & PCIE_DMA_IATU_DMA_READ_INT_CLEAR_OFF_RD_DONE_INT_CLEAR_MASK)

#define PCIE_DMA_IATU_DMA_READ_INT_CLEAR_OFF_RD_ABORT_INT_CLEAR_MASK (0xFF0000U)
#define PCIE_DMA_IATU_DMA_READ_INT_CLEAR_OFF_RD_ABORT_INT_CLEAR_SHIFT (16U)
/*! RD_ABORT_INT_CLEAR - Abort Interrupt Clear. */
#define PCIE_DMA_IATU_DMA_READ_INT_CLEAR_OFF_RD_ABORT_INT_CLEAR(x) (((uint32_t)(((uint32_t)(x)) << PCIE_DMA_IATU_DMA_READ_INT_CLEAR_OFF_RD_ABORT_INT_CLEAR_SHIFT)) & PCIE_DMA_IATU_DMA_READ_INT_CLEAR_OFF_RD_ABORT_INT_CLEAR_MASK)
/*! @} */

/*! @name DMA_READ_ERR_STATUS_LOW_OFF - DMA Read Error Status Low Register. */
/*! @{ */

#define PCIE_DMA_IATU_DMA_READ_ERR_STATUS_LOW_OFF_APP_WR_ERR_DETECT_MASK (0xFFU)
#define PCIE_DMA_IATU_DMA_READ_ERR_STATUS_LOW_OFF_APP_WR_ERR_DETECT_SHIFT (0U)
/*! APP_WR_ERR_DETECT - Application Write Error Detected. */
#define PCIE_DMA_IATU_DMA_READ_ERR_STATUS_LOW_OFF_APP_WR_ERR_DETECT(x) (((uint32_t)(((uint32_t)(x)) << PCIE_DMA_IATU_DMA_READ_ERR_STATUS_LOW_OFF_APP_WR_ERR_DETECT_SHIFT)) & PCIE_DMA_IATU_DMA_READ_ERR_STATUS_LOW_OFF_APP_WR_ERR_DETECT_MASK)

#define PCIE_DMA_IATU_DMA_READ_ERR_STATUS_LOW_OFF_LINK_LIST_ELEMENT_FETCH_ERR_DETECT_MASK (0xFF0000U)
#define PCIE_DMA_IATU_DMA_READ_ERR_STATUS_LOW_OFF_LINK_LIST_ELEMENT_FETCH_ERR_DETECT_SHIFT (16U)
/*! LINK_LIST_ELEMENT_FETCH_ERR_DETECT - Linked List Element Fetch Error Detected. */
#define PCIE_DMA_IATU_DMA_READ_ERR_STATUS_LOW_OFF_LINK_LIST_ELEMENT_FETCH_ERR_DETECT(x) (((uint32_t)(((uint32_t)(x)) << PCIE_DMA_IATU_DMA_READ_ERR_STATUS_LOW_OFF_LINK_LIST_ELEMENT_FETCH_ERR_DETECT_SHIFT)) & PCIE_DMA_IATU_DMA_READ_ERR_STATUS_LOW_OFF_LINK_LIST_ELEMENT_FETCH_ERR_DETECT_MASK)
/*! @} */

/*! @name DMA_READ_ERR_STATUS_HIGH_OFF - DMA Read Error Status High Register. */
/*! @{ */

#define PCIE_DMA_IATU_DMA_READ_ERR_STATUS_HIGH_OFF_UNSUPPORTED_REQ_MASK (0xFFU)
#define PCIE_DMA_IATU_DMA_READ_ERR_STATUS_HIGH_OFF_UNSUPPORTED_REQ_SHIFT (0U)
/*! UNSUPPORTED_REQ - Unsupported Request. */
#define PCIE_DMA_IATU_DMA_READ_ERR_STATUS_HIGH_OFF_UNSUPPORTED_REQ(x) (((uint32_t)(((uint32_t)(x)) << PCIE_DMA_IATU_DMA_READ_ERR_STATUS_HIGH_OFF_UNSUPPORTED_REQ_SHIFT)) & PCIE_DMA_IATU_DMA_READ_ERR_STATUS_HIGH_OFF_UNSUPPORTED_REQ_MASK)

#define PCIE_DMA_IATU_DMA_READ_ERR_STATUS_HIGH_OFF_CPL_ABORT_MASK (0xFF00U)
#define PCIE_DMA_IATU_DMA_READ_ERR_STATUS_HIGH_OFF_CPL_ABORT_SHIFT (8U)
/*! CPL_ABORT - Completer Abort. */
#define PCIE_DMA_IATU_DMA_READ_ERR_STATUS_HIGH_OFF_CPL_ABORT(x) (((uint32_t)(((uint32_t)(x)) << PCIE_DMA_IATU_DMA_READ_ERR_STATUS_HIGH_OFF_CPL_ABORT_SHIFT)) & PCIE_DMA_IATU_DMA_READ_ERR_STATUS_HIGH_OFF_CPL_ABORT_MASK)

#define PCIE_DMA_IATU_DMA_READ_ERR_STATUS_HIGH_OFF_CPL_TIMEOUT_MASK (0xFF0000U)
#define PCIE_DMA_IATU_DMA_READ_ERR_STATUS_HIGH_OFF_CPL_TIMEOUT_SHIFT (16U)
/*! CPL_TIMEOUT - Completion Time Out. */
#define PCIE_DMA_IATU_DMA_READ_ERR_STATUS_HIGH_OFF_CPL_TIMEOUT(x) (((uint32_t)(((uint32_t)(x)) << PCIE_DMA_IATU_DMA_READ_ERR_STATUS_HIGH_OFF_CPL_TIMEOUT_SHIFT)) & PCIE_DMA_IATU_DMA_READ_ERR_STATUS_HIGH_OFF_CPL_TIMEOUT_MASK)

#define PCIE_DMA_IATU_DMA_READ_ERR_STATUS_HIGH_OFF_DATA_POISIONING_MASK (0xFF000000U)
#define PCIE_DMA_IATU_DMA_READ_ERR_STATUS_HIGH_OFF_DATA_POISIONING_SHIFT (24U)
/*! DATA_POISIONING - Data Poisoning. */
#define PCIE_DMA_IATU_DMA_READ_ERR_STATUS_HIGH_OFF_DATA_POISIONING(x) (((uint32_t)(((uint32_t)(x)) << PCIE_DMA_IATU_DMA_READ_ERR_STATUS_HIGH_OFF_DATA_POISIONING_SHIFT)) & PCIE_DMA_IATU_DMA_READ_ERR_STATUS_HIGH_OFF_DATA_POISIONING_MASK)
/*! @} */

/*! @name DMA_READ_LINKED_LIST_ERR_EN_OFF - DMA Read Linked List Error Enable Register. */
/*! @{ */

#define PCIE_DMA_IATU_DMA_READ_LINKED_LIST_ERR_EN_OFF_RD_CHANNEL_LLRAIE_MASK (0xFU)
#define PCIE_DMA_IATU_DMA_READ_LINKED_LIST_ERR_EN_OFF_RD_CHANNEL_LLRAIE_SHIFT (0U)
/*! RD_CHANNEL_LLRAIE - Read Channel LL Remote Abort Interrupt Enable (LLRAIE). */
#define PCIE_DMA_IATU_DMA_READ_LINKED_LIST_ERR_EN_OFF_RD_CHANNEL_LLRAIE(x) (((uint32_t)(((uint32_t)(x)) << PCIE_DMA_IATU_DMA_READ_LINKED_LIST_ERR_EN_OFF_RD_CHANNEL_LLRAIE_SHIFT)) & PCIE_DMA_IATU_DMA_READ_LINKED_LIST_ERR_EN_OFF_RD_CHANNEL_LLRAIE_MASK)

#define PCIE_DMA_IATU_DMA_READ_LINKED_LIST_ERR_EN_OFF_RD_CHANNEL_LLLAIE_MASK (0xF0000U)
#define PCIE_DMA_IATU_DMA_READ_LINKED_LIST_ERR_EN_OFF_RD_CHANNEL_LLLAIE_SHIFT (16U)
/*! RD_CHANNEL_LLLAIE - Read Channel LL Local Abort Interrupt Enable (LLLAIE). */
#define PCIE_DMA_IATU_DMA_READ_LINKED_LIST_ERR_EN_OFF_RD_CHANNEL_LLLAIE(x) (((uint32_t)(((uint32_t)(x)) << PCIE_DMA_IATU_DMA_READ_LINKED_LIST_ERR_EN_OFF_RD_CHANNEL_LLLAIE_SHIFT)) & PCIE_DMA_IATU_DMA_READ_LINKED_LIST_ERR_EN_OFF_RD_CHANNEL_LLLAIE_MASK)
/*! @} */

/*! @name DMA_READ_DONE_IMWR_LOW_OFF - DMA Read Done IMWr Address Low Register. */
/*! @{ */

#define PCIE_DMA_IATU_DMA_READ_DONE_IMWR_LOW_OFF_DMA_READ_DONE_LOW_REG_MASK (0xFFFFFFFFU)
#define PCIE_DMA_IATU_DMA_READ_DONE_IMWR_LOW_OFF_DMA_READ_DONE_LOW_REG_SHIFT (0U)
/*! DMA_READ_DONE_LOW_REG - The DMA uses this field to generate bits [31:0] of the address field for the Done IMWr TLP. */
#define PCIE_DMA_IATU_DMA_READ_DONE_IMWR_LOW_OFF_DMA_READ_DONE_LOW_REG(x) (((uint32_t)(((uint32_t)(x)) << PCIE_DMA_IATU_DMA_READ_DONE_IMWR_LOW_OFF_DMA_READ_DONE_LOW_REG_SHIFT)) & PCIE_DMA_IATU_DMA_READ_DONE_IMWR_LOW_OFF_DMA_READ_DONE_LOW_REG_MASK)
/*! @} */

/*! @name DMA_READ_DONE_IMWR_HIGH_OFF - DMA Read Done IMWr Address High Register. */
/*! @{ */

#define PCIE_DMA_IATU_DMA_READ_DONE_IMWR_HIGH_OFF_DMA_READ_DONE_HIGH_REG_MASK (0xFFFFFFFFU)
#define PCIE_DMA_IATU_DMA_READ_DONE_IMWR_HIGH_OFF_DMA_READ_DONE_HIGH_REG_SHIFT (0U)
/*! DMA_READ_DONE_HIGH_REG - The DMA uses this field to generate bits [63:32] of the address field for the Done IMWr TLP. */
#define PCIE_DMA_IATU_DMA_READ_DONE_IMWR_HIGH_OFF_DMA_READ_DONE_HIGH_REG(x) (((uint32_t)(((uint32_t)(x)) << PCIE_DMA_IATU_DMA_READ_DONE_IMWR_HIGH_OFF_DMA_READ_DONE_HIGH_REG_SHIFT)) & PCIE_DMA_IATU_DMA_READ_DONE_IMWR_HIGH_OFF_DMA_READ_DONE_HIGH_REG_MASK)
/*! @} */

/*! @name DMA_READ_ABORT_IMWR_LOW_OFF - DMA Read Abort IMWr Address Low Register. */
/*! @{ */

#define PCIE_DMA_IATU_DMA_READ_ABORT_IMWR_LOW_OFF_DMA_READ_ABORT_LOW_REG_MASK (0xFFFFFFFFU)
#define PCIE_DMA_IATU_DMA_READ_ABORT_IMWR_LOW_OFF_DMA_READ_ABORT_LOW_REG_SHIFT (0U)
/*! DMA_READ_ABORT_LOW_REG - The DMA uses this field to generate bits [31:0] of the address field for the Abort IMWr TLP. */
#define PCIE_DMA_IATU_DMA_READ_ABORT_IMWR_LOW_OFF_DMA_READ_ABORT_LOW_REG(x) (((uint32_t)(((uint32_t)(x)) << PCIE_DMA_IATU_DMA_READ_ABORT_IMWR_LOW_OFF_DMA_READ_ABORT_LOW_REG_SHIFT)) & PCIE_DMA_IATU_DMA_READ_ABORT_IMWR_LOW_OFF_DMA_READ_ABORT_LOW_REG_MASK)
/*! @} */

/*! @name DMA_READ_ABORT_IMWR_HIGH_OFF - DMA Read Abort IMWr Address High Register. */
/*! @{ */

#define PCIE_DMA_IATU_DMA_READ_ABORT_IMWR_HIGH_OFF_DMA_READ_ABORT_HIGH_REG_MASK (0xFFFFFFFFU)
#define PCIE_DMA_IATU_DMA_READ_ABORT_IMWR_HIGH_OFF_DMA_READ_ABORT_HIGH_REG_SHIFT (0U)
/*! DMA_READ_ABORT_HIGH_REG - The DMA uses this field to generate bits [63:32] of the address field for the Abort IMWr TLP. */
#define PCIE_DMA_IATU_DMA_READ_ABORT_IMWR_HIGH_OFF_DMA_READ_ABORT_HIGH_REG(x) (((uint32_t)(((uint32_t)(x)) << PCIE_DMA_IATU_DMA_READ_ABORT_IMWR_HIGH_OFF_DMA_READ_ABORT_HIGH_REG_SHIFT)) & PCIE_DMA_IATU_DMA_READ_ABORT_IMWR_HIGH_OFF_DMA_READ_ABORT_HIGH_REG_MASK)
/*! @} */

/*! @name DMA_READ_CH01_IMWR_DATA_OFF - DMA Read Channel 1 and 0 IMWr Data Register. */
/*! @{ */

#define PCIE_DMA_IATU_DMA_READ_CH01_IMWR_DATA_OFF_RD_CHANNEL_0_DATA_MASK (0xFFFFU)
#define PCIE_DMA_IATU_DMA_READ_CH01_IMWR_DATA_OFF_RD_CHANNEL_0_DATA_SHIFT (0U)
/*! RD_CHANNEL_0_DATA - The DMA uses this field to generate the data field for the Done or Abort IMWr TLPs it generates for read channel 0. */
#define PCIE_DMA_IATU_DMA_READ_CH01_IMWR_DATA_OFF_RD_CHANNEL_0_DATA(x) (((uint32_t)(((uint32_t)(x)) << PCIE_DMA_IATU_DMA_READ_CH01_IMWR_DATA_OFF_RD_CHANNEL_0_DATA_SHIFT)) & PCIE_DMA_IATU_DMA_READ_CH01_IMWR_DATA_OFF_RD_CHANNEL_0_DATA_MASK)

#define PCIE_DMA_IATU_DMA_READ_CH01_IMWR_DATA_OFF_RD_CHANNEL_1_DATA_MASK (0xFFFF0000U)
#define PCIE_DMA_IATU_DMA_READ_CH01_IMWR_DATA_OFF_RD_CHANNEL_1_DATA_SHIFT (16U)
/*! RD_CHANNEL_1_DATA - The DMA uses this field to generate the data field for the Done or Abort IMWr TLPs it generates for read channel 1. */
#define PCIE_DMA_IATU_DMA_READ_CH01_IMWR_DATA_OFF_RD_CHANNEL_1_DATA(x) (((uint32_t)(((uint32_t)(x)) << PCIE_DMA_IATU_DMA_READ_CH01_IMWR_DATA_OFF_RD_CHANNEL_1_DATA_SHIFT)) & PCIE_DMA_IATU_DMA_READ_CH01_IMWR_DATA_OFF_RD_CHANNEL_1_DATA_MASK)
/*! @} */

/*! @name DMA_READ_CH23_IMWR_DATA_OFF - DMA Read Channel 3 and 2 IMWr Data Register. */
/*! @{ */

#define PCIE_DMA_IATU_DMA_READ_CH23_IMWR_DATA_OFF_RD_CHANNEL_2_DATA_MASK (0xFFFFU)
#define PCIE_DMA_IATU_DMA_READ_CH23_IMWR_DATA_OFF_RD_CHANNEL_2_DATA_SHIFT (0U)
/*! RD_CHANNEL_2_DATA - The DMA uses this field to generate the data field for the Done or Abort IMWr TLPs it generates for read channel 2. */
#define PCIE_DMA_IATU_DMA_READ_CH23_IMWR_DATA_OFF_RD_CHANNEL_2_DATA(x) (((uint32_t)(((uint32_t)(x)) << PCIE_DMA_IATU_DMA_READ_CH23_IMWR_DATA_OFF_RD_CHANNEL_2_DATA_SHIFT)) & PCIE_DMA_IATU_DMA_READ_CH23_IMWR_DATA_OFF_RD_CHANNEL_2_DATA_MASK)

#define PCIE_DMA_IATU_DMA_READ_CH23_IMWR_DATA_OFF_RD_CHANNEL_3_DATA_MASK (0xFFFF0000U)
#define PCIE_DMA_IATU_DMA_READ_CH23_IMWR_DATA_OFF_RD_CHANNEL_3_DATA_SHIFT (16U)
/*! RD_CHANNEL_3_DATA - The DMA uses this field to generate the data field for the Done or Abort IMWr TLPs it generates for read channel 3. */
#define PCIE_DMA_IATU_DMA_READ_CH23_IMWR_DATA_OFF_RD_CHANNEL_3_DATA(x) (((uint32_t)(((uint32_t)(x)) << PCIE_DMA_IATU_DMA_READ_CH23_IMWR_DATA_OFF_RD_CHANNEL_3_DATA_SHIFT)) & PCIE_DMA_IATU_DMA_READ_CH23_IMWR_DATA_OFF_RD_CHANNEL_3_DATA_MASK)
/*! @} */

/*! @name DMA_WRITE_ENGINE_HSHAKE_CNT_LOW_OFF - DMA Write Engine Handshake Counter Channel 0/1/2/3 Register. */
/*! @{ */

#define PCIE_DMA_IATU_DMA_WRITE_ENGINE_HSHAKE_CNT_LOW_OFF_DMA_WRITE_ENGINE_HSHAKE_CNT_CH0_MASK (0x1FU)
#define PCIE_DMA_IATU_DMA_WRITE_ENGINE_HSHAKE_CNT_LOW_OFF_DMA_WRITE_ENGINE_HSHAKE_CNT_CH0_SHIFT (0U)
/*! DMA_WRITE_ENGINE_HSHAKE_CNT_CH0 - DMA handshake counter for DMA Write Engine Channel 0. */
#define PCIE_DMA_IATU_DMA_WRITE_ENGINE_HSHAKE_CNT_LOW_OFF_DMA_WRITE_ENGINE_HSHAKE_CNT_CH0(x) (((uint32_t)(((uint32_t)(x)) << PCIE_DMA_IATU_DMA_WRITE_ENGINE_HSHAKE_CNT_LOW_OFF_DMA_WRITE_ENGINE_HSHAKE_CNT_CH0_SHIFT)) & PCIE_DMA_IATU_DMA_WRITE_ENGINE_HSHAKE_CNT_LOW_OFF_DMA_WRITE_ENGINE_HSHAKE_CNT_CH0_MASK)

#define PCIE_DMA_IATU_DMA_WRITE_ENGINE_HSHAKE_CNT_LOW_OFF_DMA_WRITE_ENGINE_HSHAKE_CNT_CH1_MASK (0x1F00U)
#define PCIE_DMA_IATU_DMA_WRITE_ENGINE_HSHAKE_CNT_LOW_OFF_DMA_WRITE_ENGINE_HSHAKE_CNT_CH1_SHIFT (8U)
/*! DMA_WRITE_ENGINE_HSHAKE_CNT_CH1 - DMA handshake counter for DMA Write Engine Channel 1. */
#define PCIE_DMA_IATU_DMA_WRITE_ENGINE_HSHAKE_CNT_LOW_OFF_DMA_WRITE_ENGINE_HSHAKE_CNT_CH1(x) (((uint32_t)(((uint32_t)(x)) << PCIE_DMA_IATU_DMA_WRITE_ENGINE_HSHAKE_CNT_LOW_OFF_DMA_WRITE_ENGINE_HSHAKE_CNT_CH1_SHIFT)) & PCIE_DMA_IATU_DMA_WRITE_ENGINE_HSHAKE_CNT_LOW_OFF_DMA_WRITE_ENGINE_HSHAKE_CNT_CH1_MASK)

#define PCIE_DMA_IATU_DMA_WRITE_ENGINE_HSHAKE_CNT_LOW_OFF_DMA_WRITE_ENGINE_HSHAKE_CNT_CH2_MASK (0x1F0000U)
#define PCIE_DMA_IATU_DMA_WRITE_ENGINE_HSHAKE_CNT_LOW_OFF_DMA_WRITE_ENGINE_HSHAKE_CNT_CH2_SHIFT (16U)
/*! DMA_WRITE_ENGINE_HSHAKE_CNT_CH2 - DMA handshake counter for DMA Write Engine Channel 2. */
#define PCIE_DMA_IATU_DMA_WRITE_ENGINE_HSHAKE_CNT_LOW_OFF_DMA_WRITE_ENGINE_HSHAKE_CNT_CH2(x) (((uint32_t)(((uint32_t)(x)) << PCIE_DMA_IATU_DMA_WRITE_ENGINE_HSHAKE_CNT_LOW_OFF_DMA_WRITE_ENGINE_HSHAKE_CNT_CH2_SHIFT)) & PCIE_DMA_IATU_DMA_WRITE_ENGINE_HSHAKE_CNT_LOW_OFF_DMA_WRITE_ENGINE_HSHAKE_CNT_CH2_MASK)

#define PCIE_DMA_IATU_DMA_WRITE_ENGINE_HSHAKE_CNT_LOW_OFF_DMA_WRITE_ENGINE_HSHAKE_CNT_CH3_MASK (0x1F000000U)
#define PCIE_DMA_IATU_DMA_WRITE_ENGINE_HSHAKE_CNT_LOW_OFF_DMA_WRITE_ENGINE_HSHAKE_CNT_CH3_SHIFT (24U)
/*! DMA_WRITE_ENGINE_HSHAKE_CNT_CH3 - DMA handshake counter for DMA Write Engine Channel 3. */
#define PCIE_DMA_IATU_DMA_WRITE_ENGINE_HSHAKE_CNT_LOW_OFF_DMA_WRITE_ENGINE_HSHAKE_CNT_CH3(x) (((uint32_t)(((uint32_t)(x)) << PCIE_DMA_IATU_DMA_WRITE_ENGINE_HSHAKE_CNT_LOW_OFF_DMA_WRITE_ENGINE_HSHAKE_CNT_CH3_SHIFT)) & PCIE_DMA_IATU_DMA_WRITE_ENGINE_HSHAKE_CNT_LOW_OFF_DMA_WRITE_ENGINE_HSHAKE_CNT_CH3_MASK)
/*! @} */

/*! @name DMA_READ_ENGINE_HSHAKE_CNT_LOW_OFF - DMA Read Engine Handshake Counter Channel 0/1/2/3 Register. */
/*! @{ */

#define PCIE_DMA_IATU_DMA_READ_ENGINE_HSHAKE_CNT_LOW_OFF_DMA_READ_ENGINE_HSHAKE_CNT_CH0_MASK (0x1FU)
#define PCIE_DMA_IATU_DMA_READ_ENGINE_HSHAKE_CNT_LOW_OFF_DMA_READ_ENGINE_HSHAKE_CNT_CH0_SHIFT (0U)
/*! DMA_READ_ENGINE_HSHAKE_CNT_CH0 - DMA handshake counter for DMA Read Engine Channel 0. */
#define PCIE_DMA_IATU_DMA_READ_ENGINE_HSHAKE_CNT_LOW_OFF_DMA_READ_ENGINE_HSHAKE_CNT_CH0(x) (((uint32_t)(((uint32_t)(x)) << PCIE_DMA_IATU_DMA_READ_ENGINE_HSHAKE_CNT_LOW_OFF_DMA_READ_ENGINE_HSHAKE_CNT_CH0_SHIFT)) & PCIE_DMA_IATU_DMA_READ_ENGINE_HSHAKE_CNT_LOW_OFF_DMA_READ_ENGINE_HSHAKE_CNT_CH0_MASK)

#define PCIE_DMA_IATU_DMA_READ_ENGINE_HSHAKE_CNT_LOW_OFF_DMA_READ_ENGINE_HSHAKE_CNT_CH1_MASK (0x1F00U)
#define PCIE_DMA_IATU_DMA_READ_ENGINE_HSHAKE_CNT_LOW_OFF_DMA_READ_ENGINE_HSHAKE_CNT_CH1_SHIFT (8U)
/*! DMA_READ_ENGINE_HSHAKE_CNT_CH1 - DMA handshake counter for DMA Read Engine Channel 1. */
#define PCIE_DMA_IATU_DMA_READ_ENGINE_HSHAKE_CNT_LOW_OFF_DMA_READ_ENGINE_HSHAKE_CNT_CH1(x) (((uint32_t)(((uint32_t)(x)) << PCIE_DMA_IATU_DMA_READ_ENGINE_HSHAKE_CNT_LOW_OFF_DMA_READ_ENGINE_HSHAKE_CNT_CH1_SHIFT)) & PCIE_DMA_IATU_DMA_READ_ENGINE_HSHAKE_CNT_LOW_OFF_DMA_READ_ENGINE_HSHAKE_CNT_CH1_MASK)

#define PCIE_DMA_IATU_DMA_READ_ENGINE_HSHAKE_CNT_LOW_OFF_DMA_READ_ENGINE_HSHAKE_CNT_CH2_MASK (0x1F0000U)
#define PCIE_DMA_IATU_DMA_READ_ENGINE_HSHAKE_CNT_LOW_OFF_DMA_READ_ENGINE_HSHAKE_CNT_CH2_SHIFT (16U)
/*! DMA_READ_ENGINE_HSHAKE_CNT_CH2 - DMA handshake counter for DMA Read Engine Channel 2. */
#define PCIE_DMA_IATU_DMA_READ_ENGINE_HSHAKE_CNT_LOW_OFF_DMA_READ_ENGINE_HSHAKE_CNT_CH2(x) (((uint32_t)(((uint32_t)(x)) << PCIE_DMA_IATU_DMA_READ_ENGINE_HSHAKE_CNT_LOW_OFF_DMA_READ_ENGINE_HSHAKE_CNT_CH2_SHIFT)) & PCIE_DMA_IATU_DMA_READ_ENGINE_HSHAKE_CNT_LOW_OFF_DMA_READ_ENGINE_HSHAKE_CNT_CH2_MASK)

#define PCIE_DMA_IATU_DMA_READ_ENGINE_HSHAKE_CNT_LOW_OFF_DMA_READ_ENGINE_HSHAKE_CNT_CH3_MASK (0x1F000000U)
#define PCIE_DMA_IATU_DMA_READ_ENGINE_HSHAKE_CNT_LOW_OFF_DMA_READ_ENGINE_HSHAKE_CNT_CH3_SHIFT (24U)
/*! DMA_READ_ENGINE_HSHAKE_CNT_CH3 - DMA handshake counter for DMA Read Engine Channel 3. */
#define PCIE_DMA_IATU_DMA_READ_ENGINE_HSHAKE_CNT_LOW_OFF_DMA_READ_ENGINE_HSHAKE_CNT_CH3(x) (((uint32_t)(((uint32_t)(x)) << PCIE_DMA_IATU_DMA_READ_ENGINE_HSHAKE_CNT_LOW_OFF_DMA_READ_ENGINE_HSHAKE_CNT_CH3_SHIFT)) & PCIE_DMA_IATU_DMA_READ_ENGINE_HSHAKE_CNT_LOW_OFF_DMA_READ_ENGINE_HSHAKE_CNT_CH3_MASK)
/*! @} */

/*! @name DMA_WRITE_CH0_PWR_EN_OFF - DMA Write Channel 0 Power Enable Register. */
/*! @{ */

#define PCIE_DMA_IATU_DMA_WRITE_CH0_PWR_EN_OFF_DMA_WRITE_CH0_PWR_EN_MASK (0x1U)
#define PCIE_DMA_IATU_DMA_WRITE_CH0_PWR_EN_OFF_DMA_WRITE_CH0_PWR_EN_SHIFT (0U)
/*! DMA_WRITE_CH0_PWR_EN - DMA Write Channel 0 Power enable/disable.
 *  0b0..Disable
 *  0b1..Enable
 */
#define PCIE_DMA_IATU_DMA_WRITE_CH0_PWR_EN_OFF_DMA_WRITE_CH0_PWR_EN(x) (((uint32_t)(((uint32_t)(x)) << PCIE_DMA_IATU_DMA_WRITE_CH0_PWR_EN_OFF_DMA_WRITE_CH0_PWR_EN_SHIFT)) & PCIE_DMA_IATU_DMA_WRITE_CH0_PWR_EN_OFF_DMA_WRITE_CH0_PWR_EN_MASK)
/*! @} */

/*! @name DMA_WRITE_CH1_PWR_EN_OFF - DMA Write Channel 1 Power Enable Register. */
/*! @{ */

#define PCIE_DMA_IATU_DMA_WRITE_CH1_PWR_EN_OFF_DMA_WRITE_CH1_PWR_EN_MASK (0x1U)
#define PCIE_DMA_IATU_DMA_WRITE_CH1_PWR_EN_OFF_DMA_WRITE_CH1_PWR_EN_SHIFT (0U)
/*! DMA_WRITE_CH1_PWR_EN - DMA Write Channel 1 Power enable/disable.
 *  0b0..Disable
 *  0b1..Enable
 */
#define PCIE_DMA_IATU_DMA_WRITE_CH1_PWR_EN_OFF_DMA_WRITE_CH1_PWR_EN(x) (((uint32_t)(((uint32_t)(x)) << PCIE_DMA_IATU_DMA_WRITE_CH1_PWR_EN_OFF_DMA_WRITE_CH1_PWR_EN_SHIFT)) & PCIE_DMA_IATU_DMA_WRITE_CH1_PWR_EN_OFF_DMA_WRITE_CH1_PWR_EN_MASK)
/*! @} */

/*! @name DMA_WRITE_CH2_PWR_EN_OFF - DMA Write Channel 2 Power Enable Register. */
/*! @{ */

#define PCIE_DMA_IATU_DMA_WRITE_CH2_PWR_EN_OFF_DMA_WRITE_CH2_PWR_EN_MASK (0x1U)
#define PCIE_DMA_IATU_DMA_WRITE_CH2_PWR_EN_OFF_DMA_WRITE_CH2_PWR_EN_SHIFT (0U)
/*! DMA_WRITE_CH2_PWR_EN - DMA Write Channel 2 Power enable/disable.
 *  0b0..Disable
 *  0b1..Enable
 */
#define PCIE_DMA_IATU_DMA_WRITE_CH2_PWR_EN_OFF_DMA_WRITE_CH2_PWR_EN(x) (((uint32_t)(((uint32_t)(x)) << PCIE_DMA_IATU_DMA_WRITE_CH2_PWR_EN_OFF_DMA_WRITE_CH2_PWR_EN_SHIFT)) & PCIE_DMA_IATU_DMA_WRITE_CH2_PWR_EN_OFF_DMA_WRITE_CH2_PWR_EN_MASK)
/*! @} */

/*! @name DMA_WRITE_CH3_PWR_EN_OFF - DMA Write Channel 3 Power Enable Register. */
/*! @{ */

#define PCIE_DMA_IATU_DMA_WRITE_CH3_PWR_EN_OFF_DMA_WRITE_CH3_PWR_EN_MASK (0x1U)
#define PCIE_DMA_IATU_DMA_WRITE_CH3_PWR_EN_OFF_DMA_WRITE_CH3_PWR_EN_SHIFT (0U)
/*! DMA_WRITE_CH3_PWR_EN - DMA Write Channel 3 Power enable/disable.
 *  0b0..Disable
 *  0b1..Enable
 */
#define PCIE_DMA_IATU_DMA_WRITE_CH3_PWR_EN_OFF_DMA_WRITE_CH3_PWR_EN(x) (((uint32_t)(((uint32_t)(x)) << PCIE_DMA_IATU_DMA_WRITE_CH3_PWR_EN_OFF_DMA_WRITE_CH3_PWR_EN_SHIFT)) & PCIE_DMA_IATU_DMA_WRITE_CH3_PWR_EN_OFF_DMA_WRITE_CH3_PWR_EN_MASK)
/*! @} */

/*! @name DMA_READ_CH0_PWR_EN_OFF - DMA Read Channel 0 Power Enable Register. */
/*! @{ */

#define PCIE_DMA_IATU_DMA_READ_CH0_PWR_EN_OFF_DMA_READ_CH0_PWR_EN_MASK (0x1U)
#define PCIE_DMA_IATU_DMA_READ_CH0_PWR_EN_OFF_DMA_READ_CH0_PWR_EN_SHIFT (0U)
/*! DMA_READ_CH0_PWR_EN - DMA Read Channel 0 Power enable/disable.
 *  0b0..Disable
 *  0b1..Enable
 */
#define PCIE_DMA_IATU_DMA_READ_CH0_PWR_EN_OFF_DMA_READ_CH0_PWR_EN(x) (((uint32_t)(((uint32_t)(x)) << PCIE_DMA_IATU_DMA_READ_CH0_PWR_EN_OFF_DMA_READ_CH0_PWR_EN_SHIFT)) & PCIE_DMA_IATU_DMA_READ_CH0_PWR_EN_OFF_DMA_READ_CH0_PWR_EN_MASK)
/*! @} */

/*! @name DMA_READ_CH1_PWR_EN_OFF - DMA Read Channel 1 Power Enable Register. */
/*! @{ */

#define PCIE_DMA_IATU_DMA_READ_CH1_PWR_EN_OFF_DMA_READ_CH1_PWR_EN_MASK (0x1U)
#define PCIE_DMA_IATU_DMA_READ_CH1_PWR_EN_OFF_DMA_READ_CH1_PWR_EN_SHIFT (0U)
/*! DMA_READ_CH1_PWR_EN - DMA Read Channel 1 Power enable/disable.
 *  0b0..Disable
 *  0b1..Enable
 */
#define PCIE_DMA_IATU_DMA_READ_CH1_PWR_EN_OFF_DMA_READ_CH1_PWR_EN(x) (((uint32_t)(((uint32_t)(x)) << PCIE_DMA_IATU_DMA_READ_CH1_PWR_EN_OFF_DMA_READ_CH1_PWR_EN_SHIFT)) & PCIE_DMA_IATU_DMA_READ_CH1_PWR_EN_OFF_DMA_READ_CH1_PWR_EN_MASK)
/*! @} */

/*! @name DMA_READ_CH2_PWR_EN_OFF - DMA Read Channel 2 Power Enable Register. */
/*! @{ */

#define PCIE_DMA_IATU_DMA_READ_CH2_PWR_EN_OFF_DMA_READ_CH2_PWR_EN_MASK (0x1U)
#define PCIE_DMA_IATU_DMA_READ_CH2_PWR_EN_OFF_DMA_READ_CH2_PWR_EN_SHIFT (0U)
/*! DMA_READ_CH2_PWR_EN - DMA Read Channel 2 Power enable/disable.
 *  0b0..Disable
 *  0b1..Enable
 */
#define PCIE_DMA_IATU_DMA_READ_CH2_PWR_EN_OFF_DMA_READ_CH2_PWR_EN(x) (((uint32_t)(((uint32_t)(x)) << PCIE_DMA_IATU_DMA_READ_CH2_PWR_EN_OFF_DMA_READ_CH2_PWR_EN_SHIFT)) & PCIE_DMA_IATU_DMA_READ_CH2_PWR_EN_OFF_DMA_READ_CH2_PWR_EN_MASK)
/*! @} */

/*! @name DMA_READ_CH3_PWR_EN_OFF - DMA Read Channel 3 Power Enable Register. */
/*! @{ */

#define PCIE_DMA_IATU_DMA_READ_CH3_PWR_EN_OFF_DMA_READ_CH3_PWR_EN_MASK (0x1U)
#define PCIE_DMA_IATU_DMA_READ_CH3_PWR_EN_OFF_DMA_READ_CH3_PWR_EN_SHIFT (0U)
/*! DMA_READ_CH3_PWR_EN - DMA Read Channel 3 Power enable/disable.
 *  0b0..Disable
 *  0b1..Enable
 */
#define PCIE_DMA_IATU_DMA_READ_CH3_PWR_EN_OFF_DMA_READ_CH3_PWR_EN(x) (((uint32_t)(((uint32_t)(x)) << PCIE_DMA_IATU_DMA_READ_CH3_PWR_EN_OFF_DMA_READ_CH3_PWR_EN_SHIFT)) & PCIE_DMA_IATU_DMA_READ_CH3_PWR_EN_OFF_DMA_READ_CH3_PWR_EN_MASK)
/*! @} */

/*! @name DMA_CH_CONTROL1_OFF_WRCH_0 - DMA Write Channel Control 1 Register. */
/*! @{ */

#define PCIE_DMA_IATU_DMA_CH_CONTROL1_OFF_WRCH_0_CB_MASK (0x1U)
#define PCIE_DMA_IATU_DMA_CH_CONTROL1_OFF_WRCH_0_CB_SHIFT (0U)
/*! CB - Cycle Bit (CB). */
#define PCIE_DMA_IATU_DMA_CH_CONTROL1_OFF_WRCH_0_CB(x) (((uint32_t)(((uint32_t)(x)) << PCIE_DMA_IATU_DMA_CH_CONTROL1_OFF_WRCH_0_CB_SHIFT)) & PCIE_DMA_IATU_DMA_CH_CONTROL1_OFF_WRCH_0_CB_MASK)

#define PCIE_DMA_IATU_DMA_CH_CONTROL1_OFF_WRCH_0_TCB_MASK (0x2U)
#define PCIE_DMA_IATU_DMA_CH_CONTROL1_OFF_WRCH_0_TCB_SHIFT (1U)
/*! TCB - Toggle Cycle Bit (TCB). */
#define PCIE_DMA_IATU_DMA_CH_CONTROL1_OFF_WRCH_0_TCB(x) (((uint32_t)(((uint32_t)(x)) << PCIE_DMA_IATU_DMA_CH_CONTROL1_OFF_WRCH_0_TCB_SHIFT)) & PCIE_DMA_IATU_DMA_CH_CONTROL1_OFF_WRCH_0_TCB_MASK)

#define PCIE_DMA_IATU_DMA_CH_CONTROL1_OFF_WRCH_0_LLP_MASK (0x4U)
#define PCIE_DMA_IATU_DMA_CH_CONTROL1_OFF_WRCH_0_LLP_SHIFT (2U)
/*! LLP - Load Link Pointer (LLP). */
#define PCIE_DMA_IATU_DMA_CH_CONTROL1_OFF_WRCH_0_LLP(x) (((uint32_t)(((uint32_t)(x)) << PCIE_DMA_IATU_DMA_CH_CONTROL1_OFF_WRCH_0_LLP_SHIFT)) & PCIE_DMA_IATU_DMA_CH_CONTROL1_OFF_WRCH_0_LLP_MASK)

#define PCIE_DMA_IATU_DMA_CH_CONTROL1_OFF_WRCH_0_LIE_MASK (0x8U)
#define PCIE_DMA_IATU_DMA_CH_CONTROL1_OFF_WRCH_0_LIE_SHIFT (3U)
/*! LIE - Local Interrupt Enable (LIE). */
#define PCIE_DMA_IATU_DMA_CH_CONTROL1_OFF_WRCH_0_LIE(x) (((uint32_t)(((uint32_t)(x)) << PCIE_DMA_IATU_DMA_CH_CONTROL1_OFF_WRCH_0_LIE_SHIFT)) & PCIE_DMA_IATU_DMA_CH_CONTROL1_OFF_WRCH_0_LIE_MASK)

#define PCIE_DMA_IATU_DMA_CH_CONTROL1_OFF_WRCH_0_RIE_MASK (0x10U)
#define PCIE_DMA_IATU_DMA_CH_CONTROL1_OFF_WRCH_0_RIE_SHIFT (4U)
/*! RIE - Remote Interrupt Enable (RIE). */
#define PCIE_DMA_IATU_DMA_CH_CONTROL1_OFF_WRCH_0_RIE(x) (((uint32_t)(((uint32_t)(x)) << PCIE_DMA_IATU_DMA_CH_CONTROL1_OFF_WRCH_0_RIE_SHIFT)) & PCIE_DMA_IATU_DMA_CH_CONTROL1_OFF_WRCH_0_RIE_MASK)

#define PCIE_DMA_IATU_DMA_CH_CONTROL1_OFF_WRCH_0_CS_MASK (0x60U)
#define PCIE_DMA_IATU_DMA_CH_CONTROL1_OFF_WRCH_0_CS_SHIFT (5U)
/*! CS - Channel Status (CS).
 *  0b00..Reserved
 *  0b01..This channel is active and transferring data
 *  0b10..An error condition has been detected, and the DMA has stopped this channel
 *  0b11..The DMA has transferred all data for this channel, or you have prematurely stopped this channel by
 *        writing to the Stop field of the DMA Write Doorbell Register (DMA_WRITE_DOORBELL_OFF) or DMA Read Doorbell
 *        Register (DMA_READ_DOORBELL_OFF)
 */
#define PCIE_DMA_IATU_DMA_CH_CONTROL1_OFF_WRCH_0_CS(x) (((uint32_t)(((uint32_t)(x)) << PCIE_DMA_IATU_DMA_CH_CONTROL1_OFF_WRCH_0_CS_SHIFT)) & PCIE_DMA_IATU_DMA_CH_CONTROL1_OFF_WRCH_0_CS_MASK)

#define PCIE_DMA_IATU_DMA_CH_CONTROL1_OFF_WRCH_0_DMA_RESERVED0_MASK (0x80U)
#define PCIE_DMA_IATU_DMA_CH_CONTROL1_OFF_WRCH_0_DMA_RESERVED0_SHIFT (7U)
/*! DMA_RESERVED0 - Reserved. */
#define PCIE_DMA_IATU_DMA_CH_CONTROL1_OFF_WRCH_0_DMA_RESERVED0(x) (((uint32_t)(((uint32_t)(x)) << PCIE_DMA_IATU_DMA_CH_CONTROL1_OFF_WRCH_0_DMA_RESERVED0_SHIFT)) & PCIE_DMA_IATU_DMA_CH_CONTROL1_OFF_WRCH_0_DMA_RESERVED0_MASK)

#define PCIE_DMA_IATU_DMA_CH_CONTROL1_OFF_WRCH_0_CCS_MASK (0x100U)
#define PCIE_DMA_IATU_DMA_CH_CONTROL1_OFF_WRCH_0_CCS_SHIFT (8U)
/*! CCS - Consumer Cycle State (CCS). */
#define PCIE_DMA_IATU_DMA_CH_CONTROL1_OFF_WRCH_0_CCS(x) (((uint32_t)(((uint32_t)(x)) << PCIE_DMA_IATU_DMA_CH_CONTROL1_OFF_WRCH_0_CCS_SHIFT)) & PCIE_DMA_IATU_DMA_CH_CONTROL1_OFF_WRCH_0_CCS_MASK)

#define PCIE_DMA_IATU_DMA_CH_CONTROL1_OFF_WRCH_0_LLE_MASK (0x200U)
#define PCIE_DMA_IATU_DMA_CH_CONTROL1_OFF_WRCH_0_LLE_SHIFT (9U)
/*! LLE - Linked List Enable (LLE).
 *  0b0..Disable linked list operation
 *  0b1..Enable linked list operation
 */
#define PCIE_DMA_IATU_DMA_CH_CONTROL1_OFF_WRCH_0_LLE(x) (((uint32_t)(((uint32_t)(x)) << PCIE_DMA_IATU_DMA_CH_CONTROL1_OFF_WRCH_0_LLE_SHIFT)) & PCIE_DMA_IATU_DMA_CH_CONTROL1_OFF_WRCH_0_LLE_MASK)

#define PCIE_DMA_IATU_DMA_CH_CONTROL1_OFF_WRCH_0_DMA_RESERVED1_MASK (0xC00U)
#define PCIE_DMA_IATU_DMA_CH_CONTROL1_OFF_WRCH_0_DMA_RESERVED1_SHIFT (10U)
/*! DMA_RESERVED1 - Reserved. */
#define PCIE_DMA_IATU_DMA_CH_CONTROL1_OFF_WRCH_0_DMA_RESERVED1(x) (((uint32_t)(((uint32_t)(x)) << PCIE_DMA_IATU_DMA_CH_CONTROL1_OFF_WRCH_0_DMA_RESERVED1_SHIFT)) & PCIE_DMA_IATU_DMA_CH_CONTROL1_OFF_WRCH_0_DMA_RESERVED1_MASK)

#define PCIE_DMA_IATU_DMA_CH_CONTROL1_OFF_WRCH_0_DMA_FUNC_NUM_MASK (0x1F000U)
#define PCIE_DMA_IATU_DMA_CH_CONTROL1_OFF_WRCH_0_DMA_FUNC_NUM_SHIFT (12U)
/*! DMA_FUNC_NUM - DMA Channel Physical Function Number.
 *  0b00000..Physical Channel Function Number starts at 0.
 *  0b11111..The maximum number of Physical Functions is given by CX_NFUNC, so the maximum value of this field is CX_NFUNC-1.
 */
#define PCIE_DMA_IATU_DMA_CH_CONTROL1_OFF_WRCH_0_DMA_FUNC_NUM(x) (((uint32_t)(((uint32_t)(x)) << PCIE_DMA_IATU_DMA_CH_CONTROL1_OFF_WRCH_0_DMA_FUNC_NUM_SHIFT)) & PCIE_DMA_IATU_DMA_CH_CONTROL1_OFF_WRCH_0_DMA_FUNC_NUM_MASK)

#define PCIE_DMA_IATU_DMA_CH_CONTROL1_OFF_WRCH_0_DMA_MEM_TYPE_MASK (0x400000U)
#define PCIE_DMA_IATU_DMA_CH_CONTROL1_OFF_WRCH_0_DMA_MEM_TYPE_SHIFT (22U)
/*! DMA_MEM_TYPE - Master AXI ACE-Lite Cache Coherency Control.
 *  0b0..peripheral type
 *  0b1..memory type
 */
#define PCIE_DMA_IATU_DMA_CH_CONTROL1_OFF_WRCH_0_DMA_MEM_TYPE(x) (((uint32_t)(((uint32_t)(x)) << PCIE_DMA_IATU_DMA_CH_CONTROL1_OFF_WRCH_0_DMA_MEM_TYPE_SHIFT)) & PCIE_DMA_IATU_DMA_CH_CONTROL1_OFF_WRCH_0_DMA_MEM_TYPE_MASK)

#define PCIE_DMA_IATU_DMA_CH_CONTROL1_OFF_WRCH_0_DMA_NS_DST_MASK (0x800000U)
#define PCIE_DMA_IATU_DMA_CH_CONTROL1_OFF_WRCH_0_DMA_NS_DST_SHIFT (23U)
/*! DMA_NS_DST - Destination No Snoop TLP Header Bit. */
#define PCIE_DMA_IATU_DMA_CH_CONTROL1_OFF_WRCH_0_DMA_NS_DST(x) (((uint32_t)(((uint32_t)(x)) << PCIE_DMA_IATU_DMA_CH_CONTROL1_OFF_WRCH_0_DMA_NS_DST_SHIFT)) & PCIE_DMA_IATU_DMA_CH_CONTROL1_OFF_WRCH_0_DMA_NS_DST_MASK)

#define PCIE_DMA_IATU_DMA_CH_CONTROL1_OFF_WRCH_0_DMA_NS_SRC_MASK (0x1000000U)
#define PCIE_DMA_IATU_DMA_CH_CONTROL1_OFF_WRCH_0_DMA_NS_SRC_SHIFT (24U)
/*! DMA_NS_SRC - Source No Snoop TLP Header Bit. */
#define PCIE_DMA_IATU_DMA_CH_CONTROL1_OFF_WRCH_0_DMA_NS_SRC(x) (((uint32_t)(((uint32_t)(x)) << PCIE_DMA_IATU_DMA_CH_CONTROL1_OFF_WRCH_0_DMA_NS_SRC_SHIFT)) & PCIE_DMA_IATU_DMA_CH_CONTROL1_OFF_WRCH_0_DMA_NS_SRC_MASK)

#define PCIE_DMA_IATU_DMA_CH_CONTROL1_OFF_WRCH_0_DMA_RO_MASK (0x2000000U)
#define PCIE_DMA_IATU_DMA_CH_CONTROL1_OFF_WRCH_0_DMA_RO_SHIFT (25U)
/*! DMA_RO - Relaxed Ordering TLP Header Bit (RO). */
#define PCIE_DMA_IATU_DMA_CH_CONTROL1_OFF_WRCH_0_DMA_RO(x) (((uint32_t)(((uint32_t)(x)) << PCIE_DMA_IATU_DMA_CH_CONTROL1_OFF_WRCH_0_DMA_RO_SHIFT)) & PCIE_DMA_IATU_DMA_CH_CONTROL1_OFF_WRCH_0_DMA_RO_MASK)

#define PCIE_DMA_IATU_DMA_CH_CONTROL1_OFF_WRCH_0_DMA_RESERVED5_MASK (0x4000000U)
#define PCIE_DMA_IATU_DMA_CH_CONTROL1_OFF_WRCH_0_DMA_RESERVED5_SHIFT (26U)
/*! DMA_RESERVED5 - Reserved. */
#define PCIE_DMA_IATU_DMA_CH_CONTROL1_OFF_WRCH_0_DMA_RESERVED5(x) (((uint32_t)(((uint32_t)(x)) << PCIE_DMA_IATU_DMA_CH_CONTROL1_OFF_WRCH_0_DMA_RESERVED5_SHIFT)) & PCIE_DMA_IATU_DMA_CH_CONTROL1_OFF_WRCH_0_DMA_RESERVED5_MASK)

#define PCIE_DMA_IATU_DMA_CH_CONTROL1_OFF_WRCH_0_DMA_TC_MASK (0x38000000U)
#define PCIE_DMA_IATU_DMA_CH_CONTROL1_OFF_WRCH_0_DMA_TC_SHIFT (27U)
/*! DMA_TC - Traffic Class TLP Header Bit (TC). */
#define PCIE_DMA_IATU_DMA_CH_CONTROL1_OFF_WRCH_0_DMA_TC(x) (((uint32_t)(((uint32_t)(x)) << PCIE_DMA_IATU_DMA_CH_CONTROL1_OFF_WRCH_0_DMA_TC_SHIFT)) & PCIE_DMA_IATU_DMA_CH_CONTROL1_OFF_WRCH_0_DMA_TC_MASK)

#define PCIE_DMA_IATU_DMA_CH_CONTROL1_OFF_WRCH_0_DMA_AT_MASK (0xC0000000U)
#define PCIE_DMA_IATU_DMA_CH_CONTROL1_OFF_WRCH_0_DMA_AT_SHIFT (30U)
/*! DMA_AT - Address Translation TLP Header Bit (AT). */
#define PCIE_DMA_IATU_DMA_CH_CONTROL1_OFF_WRCH_0_DMA_AT(x) (((uint32_t)(((uint32_t)(x)) << PCIE_DMA_IATU_DMA_CH_CONTROL1_OFF_WRCH_0_DMA_AT_SHIFT)) & PCIE_DMA_IATU_DMA_CH_CONTROL1_OFF_WRCH_0_DMA_AT_MASK)
/*! @} */

/*! @name DMA_TRANSFER_SIZE_OFF_WRCH_0 - DMA Write Transfer Size Register. */
/*! @{ */

#define PCIE_DMA_IATU_DMA_TRANSFER_SIZE_OFF_WRCH_0_DMA_TRANSFER_SIZE_MASK (0xFFFFFFFFU)
#define PCIE_DMA_IATU_DMA_TRANSFER_SIZE_OFF_WRCH_0_DMA_TRANSFER_SIZE_SHIFT (0U)
/*! DMA_TRANSFER_SIZE - DMA Transfer Size. */
#define PCIE_DMA_IATU_DMA_TRANSFER_SIZE_OFF_WRCH_0_DMA_TRANSFER_SIZE(x) (((uint32_t)(((uint32_t)(x)) << PCIE_DMA_IATU_DMA_TRANSFER_SIZE_OFF_WRCH_0_DMA_TRANSFER_SIZE_SHIFT)) & PCIE_DMA_IATU_DMA_TRANSFER_SIZE_OFF_WRCH_0_DMA_TRANSFER_SIZE_MASK)
/*! @} */

/*! @name DMA_SAR_LOW_OFF_WRCH_0 - DMA Write SAR Low Register. */
/*! @{ */

#define PCIE_DMA_IATU_DMA_SAR_LOW_OFF_WRCH_0_SRC_ADDR_REG_LOW_MASK (0xFFFFFFFFU)
#define PCIE_DMA_IATU_DMA_SAR_LOW_OFF_WRCH_0_SRC_ADDR_REG_LOW_SHIFT (0U)
/*! SRC_ADDR_REG_LOW - Source Address Register (lower 32 bits). */
#define PCIE_DMA_IATU_DMA_SAR_LOW_OFF_WRCH_0_SRC_ADDR_REG_LOW(x) (((uint32_t)(((uint32_t)(x)) << PCIE_DMA_IATU_DMA_SAR_LOW_OFF_WRCH_0_SRC_ADDR_REG_LOW_SHIFT)) & PCIE_DMA_IATU_DMA_SAR_LOW_OFF_WRCH_0_SRC_ADDR_REG_LOW_MASK)
/*! @} */

/*! @name DMA_SAR_HIGH_OFF_WRCH_0 - DMA Write SAR High Register. */
/*! @{ */

#define PCIE_DMA_IATU_DMA_SAR_HIGH_OFF_WRCH_0_SRC_ADDR_REG_HIGH_MASK (0xFFFFFFFFU)
#define PCIE_DMA_IATU_DMA_SAR_HIGH_OFF_WRCH_0_SRC_ADDR_REG_HIGH_SHIFT (0U)
/*! SRC_ADDR_REG_HIGH - Source Address Register (higher 32 bits). */
#define PCIE_DMA_IATU_DMA_SAR_HIGH_OFF_WRCH_0_SRC_ADDR_REG_HIGH(x) (((uint32_t)(((uint32_t)(x)) << PCIE_DMA_IATU_DMA_SAR_HIGH_OFF_WRCH_0_SRC_ADDR_REG_HIGH_SHIFT)) & PCIE_DMA_IATU_DMA_SAR_HIGH_OFF_WRCH_0_SRC_ADDR_REG_HIGH_MASK)
/*! @} */

/*! @name DMA_DAR_LOW_OFF_WRCH_0 - DMA Write DAR Low Register. */
/*! @{ */

#define PCIE_DMA_IATU_DMA_DAR_LOW_OFF_WRCH_0_DST_ADDR_REG_LOW_MASK (0xFFFFFFFFU)
#define PCIE_DMA_IATU_DMA_DAR_LOW_OFF_WRCH_0_DST_ADDR_REG_LOW_SHIFT (0U)
/*! DST_ADDR_REG_LOW - Destination Address Register (lower 32 bits). */
#define PCIE_DMA_IATU_DMA_DAR_LOW_OFF_WRCH_0_DST_ADDR_REG_LOW(x) (((uint32_t)(((uint32_t)(x)) << PCIE_DMA_IATU_DMA_DAR_LOW_OFF_WRCH_0_DST_ADDR_REG_LOW_SHIFT)) & PCIE_DMA_IATU_DMA_DAR_LOW_OFF_WRCH_0_DST_ADDR_REG_LOW_MASK)
/*! @} */

/*! @name DMA_DAR_HIGH_OFF_WRCH_0 - DMA Write DAR High Register. */
/*! @{ */

#define PCIE_DMA_IATU_DMA_DAR_HIGH_OFF_WRCH_0_DST_ADDR_REG_HIGH_MASK (0xFFFFFFFFU)
#define PCIE_DMA_IATU_DMA_DAR_HIGH_OFF_WRCH_0_DST_ADDR_REG_HIGH_SHIFT (0U)
/*! DST_ADDR_REG_HIGH - Destination Address Register (Higher 32 bits). */
#define PCIE_DMA_IATU_DMA_DAR_HIGH_OFF_WRCH_0_DST_ADDR_REG_HIGH(x) (((uint32_t)(((uint32_t)(x)) << PCIE_DMA_IATU_DMA_DAR_HIGH_OFF_WRCH_0_DST_ADDR_REG_HIGH_SHIFT)) & PCIE_DMA_IATU_DMA_DAR_HIGH_OFF_WRCH_0_DST_ADDR_REG_HIGH_MASK)
/*! @} */

/*! @name DMA_LLP_LOW_OFF_WRCH_0 - DMA Write Linked List Pointer Low Register. */
/*! @{ */

#define PCIE_DMA_IATU_DMA_LLP_LOW_OFF_WRCH_0_LLP_LOW_MASK (0xFFFFFFFFU)
#define PCIE_DMA_IATU_DMA_LLP_LOW_OFF_WRCH_0_LLP_LOW_SHIFT (0U)
/*! LLP_LOW - Lower bits of the address of the linked list transfer list in local memory. */
#define PCIE_DMA_IATU_DMA_LLP_LOW_OFF_WRCH_0_LLP_LOW(x) (((uint32_t)(((uint32_t)(x)) << PCIE_DMA_IATU_DMA_LLP_LOW_OFF_WRCH_0_LLP_LOW_SHIFT)) & PCIE_DMA_IATU_DMA_LLP_LOW_OFF_WRCH_0_LLP_LOW_MASK)
/*! @} */

/*! @name DMA_LLP_HIGH_OFF_WRCH_0 - DMA Write Linked List Pointer High Register. */
/*! @{ */

#define PCIE_DMA_IATU_DMA_LLP_HIGH_OFF_WRCH_0_LLP_HIGH_MASK (0xFFFFFFFFU)
#define PCIE_DMA_IATU_DMA_LLP_HIGH_OFF_WRCH_0_LLP_HIGH_SHIFT (0U)
/*! LLP_HIGH - Higher 32 bits of the address of the linked list transfer list in local memory. */
#define PCIE_DMA_IATU_DMA_LLP_HIGH_OFF_WRCH_0_LLP_HIGH(x) (((uint32_t)(((uint32_t)(x)) << PCIE_DMA_IATU_DMA_LLP_HIGH_OFF_WRCH_0_LLP_HIGH_SHIFT)) & PCIE_DMA_IATU_DMA_LLP_HIGH_OFF_WRCH_0_LLP_HIGH_MASK)
/*! @} */

/*! @name DMA_CH_CONTROL1_OFF_RDCH_0 - DMA Read Channel Control 1 Register. */
/*! @{ */

#define PCIE_DMA_IATU_DMA_CH_CONTROL1_OFF_RDCH_0_CB_MASK (0x1U)
#define PCIE_DMA_IATU_DMA_CH_CONTROL1_OFF_RDCH_0_CB_SHIFT (0U)
/*! CB - Cycle Bit (CB). */
#define PCIE_DMA_IATU_DMA_CH_CONTROL1_OFF_RDCH_0_CB(x) (((uint32_t)(((uint32_t)(x)) << PCIE_DMA_IATU_DMA_CH_CONTROL1_OFF_RDCH_0_CB_SHIFT)) & PCIE_DMA_IATU_DMA_CH_CONTROL1_OFF_RDCH_0_CB_MASK)

#define PCIE_DMA_IATU_DMA_CH_CONTROL1_OFF_RDCH_0_TCB_MASK (0x2U)
#define PCIE_DMA_IATU_DMA_CH_CONTROL1_OFF_RDCH_0_TCB_SHIFT (1U)
/*! TCB - Toggle Cycle Bit (TCB). */
#define PCIE_DMA_IATU_DMA_CH_CONTROL1_OFF_RDCH_0_TCB(x) (((uint32_t)(((uint32_t)(x)) << PCIE_DMA_IATU_DMA_CH_CONTROL1_OFF_RDCH_0_TCB_SHIFT)) & PCIE_DMA_IATU_DMA_CH_CONTROL1_OFF_RDCH_0_TCB_MASK)

#define PCIE_DMA_IATU_DMA_CH_CONTROL1_OFF_RDCH_0_LLP_MASK (0x4U)
#define PCIE_DMA_IATU_DMA_CH_CONTROL1_OFF_RDCH_0_LLP_SHIFT (2U)
/*! LLP - Load Link Pointer (LLP). */
#define PCIE_DMA_IATU_DMA_CH_CONTROL1_OFF_RDCH_0_LLP(x) (((uint32_t)(((uint32_t)(x)) << PCIE_DMA_IATU_DMA_CH_CONTROL1_OFF_RDCH_0_LLP_SHIFT)) & PCIE_DMA_IATU_DMA_CH_CONTROL1_OFF_RDCH_0_LLP_MASK)

#define PCIE_DMA_IATU_DMA_CH_CONTROL1_OFF_RDCH_0_LIE_MASK (0x8U)
#define PCIE_DMA_IATU_DMA_CH_CONTROL1_OFF_RDCH_0_LIE_SHIFT (3U)
/*! LIE - Local Interrupt Enable (LIE). */
#define PCIE_DMA_IATU_DMA_CH_CONTROL1_OFF_RDCH_0_LIE(x) (((uint32_t)(((uint32_t)(x)) << PCIE_DMA_IATU_DMA_CH_CONTROL1_OFF_RDCH_0_LIE_SHIFT)) & PCIE_DMA_IATU_DMA_CH_CONTROL1_OFF_RDCH_0_LIE_MASK)

#define PCIE_DMA_IATU_DMA_CH_CONTROL1_OFF_RDCH_0_RIE_MASK (0x10U)
#define PCIE_DMA_IATU_DMA_CH_CONTROL1_OFF_RDCH_0_RIE_SHIFT (4U)
/*! RIE - Remote Interrupt Enable (RIE). */
#define PCIE_DMA_IATU_DMA_CH_CONTROL1_OFF_RDCH_0_RIE(x) (((uint32_t)(((uint32_t)(x)) << PCIE_DMA_IATU_DMA_CH_CONTROL1_OFF_RDCH_0_RIE_SHIFT)) & PCIE_DMA_IATU_DMA_CH_CONTROL1_OFF_RDCH_0_RIE_MASK)

#define PCIE_DMA_IATU_DMA_CH_CONTROL1_OFF_RDCH_0_CS_MASK (0x60U)
#define PCIE_DMA_IATU_DMA_CH_CONTROL1_OFF_RDCH_0_CS_SHIFT (5U)
/*! CS - Channel Status (CS).
 *  0b00..Reserved
 *  0b01..Running. This channel is active and transferring data.
 *  0b10..Halted. An error condition has been detected, and the DMA has stopped this channel.
 *  0b11..Stopped. The DMA has transferred all data for this channel, or you have prematurely stopped this channel
 *        by writing to the Stop field of the DMA Read Doorbell Register (DMA_WRITE_DOORBELL_OFF) or DMA Read
 *        Doorbell Register (DMA_READ_DOORBELL_OFF).
 */
#define PCIE_DMA_IATU_DMA_CH_CONTROL1_OFF_RDCH_0_CS(x) (((uint32_t)(((uint32_t)(x)) << PCIE_DMA_IATU_DMA_CH_CONTROL1_OFF_RDCH_0_CS_SHIFT)) & PCIE_DMA_IATU_DMA_CH_CONTROL1_OFF_RDCH_0_CS_MASK)

#define PCIE_DMA_IATU_DMA_CH_CONTROL1_OFF_RDCH_0_DMA_RESERVED0_MASK (0x80U)
#define PCIE_DMA_IATU_DMA_CH_CONTROL1_OFF_RDCH_0_DMA_RESERVED0_SHIFT (7U)
/*! DMA_RESERVED0 - Reserved. */
#define PCIE_DMA_IATU_DMA_CH_CONTROL1_OFF_RDCH_0_DMA_RESERVED0(x) (((uint32_t)(((uint32_t)(x)) << PCIE_DMA_IATU_DMA_CH_CONTROL1_OFF_RDCH_0_DMA_RESERVED0_SHIFT)) & PCIE_DMA_IATU_DMA_CH_CONTROL1_OFF_RDCH_0_DMA_RESERVED0_MASK)

#define PCIE_DMA_IATU_DMA_CH_CONTROL1_OFF_RDCH_0_CCS_MASK (0x100U)
#define PCIE_DMA_IATU_DMA_CH_CONTROL1_OFF_RDCH_0_CCS_SHIFT (8U)
/*! CCS - Consumer Cycle State (CCS). */
#define PCIE_DMA_IATU_DMA_CH_CONTROL1_OFF_RDCH_0_CCS(x) (((uint32_t)(((uint32_t)(x)) << PCIE_DMA_IATU_DMA_CH_CONTROL1_OFF_RDCH_0_CCS_SHIFT)) & PCIE_DMA_IATU_DMA_CH_CONTROL1_OFF_RDCH_0_CCS_MASK)

#define PCIE_DMA_IATU_DMA_CH_CONTROL1_OFF_RDCH_0_LLE_MASK (0x200U)
#define PCIE_DMA_IATU_DMA_CH_CONTROL1_OFF_RDCH_0_LLE_SHIFT (9U)
/*! LLE - Linked List Enable (LLE).
 *  0b0..Disable linked list operation
 *  0b1..Enable linked list operation
 */
#define PCIE_DMA_IATU_DMA_CH_CONTROL1_OFF_RDCH_0_LLE(x) (((uint32_t)(((uint32_t)(x)) << PCIE_DMA_IATU_DMA_CH_CONTROL1_OFF_RDCH_0_LLE_SHIFT)) & PCIE_DMA_IATU_DMA_CH_CONTROL1_OFF_RDCH_0_LLE_MASK)

#define PCIE_DMA_IATU_DMA_CH_CONTROL1_OFF_RDCH_0_DMA_RESERVED1_MASK (0xC00U)
#define PCIE_DMA_IATU_DMA_CH_CONTROL1_OFF_RDCH_0_DMA_RESERVED1_SHIFT (10U)
/*! DMA_RESERVED1 - Reserved. */
#define PCIE_DMA_IATU_DMA_CH_CONTROL1_OFF_RDCH_0_DMA_RESERVED1(x) (((uint32_t)(((uint32_t)(x)) << PCIE_DMA_IATU_DMA_CH_CONTROL1_OFF_RDCH_0_DMA_RESERVED1_SHIFT)) & PCIE_DMA_IATU_DMA_CH_CONTROL1_OFF_RDCH_0_DMA_RESERVED1_MASK)

#define PCIE_DMA_IATU_DMA_CH_CONTROL1_OFF_RDCH_0_DMA_FUNC_NUM_MASK (0x1F000U)
#define PCIE_DMA_IATU_DMA_CH_CONTROL1_OFF_RDCH_0_DMA_FUNC_NUM_SHIFT (12U)
/*! DMA_FUNC_NUM - DMA Channel Physical Function Number.
 *  0b00000..Physical Channel Function Number starts at 0.
 *  0b11111..The maximum number of Physical Functions is given by CX_NFUNC, so the maximum value of this field is CX_NFUNC-1.
 */
#define PCIE_DMA_IATU_DMA_CH_CONTROL1_OFF_RDCH_0_DMA_FUNC_NUM(x) (((uint32_t)(((uint32_t)(x)) << PCIE_DMA_IATU_DMA_CH_CONTROL1_OFF_RDCH_0_DMA_FUNC_NUM_SHIFT)) & PCIE_DMA_IATU_DMA_CH_CONTROL1_OFF_RDCH_0_DMA_FUNC_NUM_MASK)

#define PCIE_DMA_IATU_DMA_CH_CONTROL1_OFF_RDCH_0_DMA_MEM_TYPE_MASK (0x400000U)
#define PCIE_DMA_IATU_DMA_CH_CONTROL1_OFF_RDCH_0_DMA_MEM_TYPE_SHIFT (22U)
/*! DMA_MEM_TYPE - Master AXI ACE-Lite Cache Coherency Control.
 *  0b0..peripheral
 *  0b1..main memory
 */
#define PCIE_DMA_IATU_DMA_CH_CONTROL1_OFF_RDCH_0_DMA_MEM_TYPE(x) (((uint32_t)(((uint32_t)(x)) << PCIE_DMA_IATU_DMA_CH_CONTROL1_OFF_RDCH_0_DMA_MEM_TYPE_SHIFT)) & PCIE_DMA_IATU_DMA_CH_CONTROL1_OFF_RDCH_0_DMA_MEM_TYPE_MASK)

#define PCIE_DMA_IATU_DMA_CH_CONTROL1_OFF_RDCH_0_DMA_NS_DST_MASK (0x800000U)
#define PCIE_DMA_IATU_DMA_CH_CONTROL1_OFF_RDCH_0_DMA_NS_DST_SHIFT (23U)
/*! DMA_NS_DST - Destination No Snoop TLP Header Bit. */
#define PCIE_DMA_IATU_DMA_CH_CONTROL1_OFF_RDCH_0_DMA_NS_DST(x) (((uint32_t)(((uint32_t)(x)) << PCIE_DMA_IATU_DMA_CH_CONTROL1_OFF_RDCH_0_DMA_NS_DST_SHIFT)) & PCIE_DMA_IATU_DMA_CH_CONTROL1_OFF_RDCH_0_DMA_NS_DST_MASK)

#define PCIE_DMA_IATU_DMA_CH_CONTROL1_OFF_RDCH_0_DMA_NS_SRC_MASK (0x1000000U)
#define PCIE_DMA_IATU_DMA_CH_CONTROL1_OFF_RDCH_0_DMA_NS_SRC_SHIFT (24U)
/*! DMA_NS_SRC - Source No Snoop TLP Header Bit. */
#define PCIE_DMA_IATU_DMA_CH_CONTROL1_OFF_RDCH_0_DMA_NS_SRC(x) (((uint32_t)(((uint32_t)(x)) << PCIE_DMA_IATU_DMA_CH_CONTROL1_OFF_RDCH_0_DMA_NS_SRC_SHIFT)) & PCIE_DMA_IATU_DMA_CH_CONTROL1_OFF_RDCH_0_DMA_NS_SRC_MASK)

#define PCIE_DMA_IATU_DMA_CH_CONTROL1_OFF_RDCH_0_DMA_RO_MASK (0x2000000U)
#define PCIE_DMA_IATU_DMA_CH_CONTROL1_OFF_RDCH_0_DMA_RO_SHIFT (25U)
/*! DMA_RO - Relaxed Ordering TLP Header Bit (RO) */
#define PCIE_DMA_IATU_DMA_CH_CONTROL1_OFF_RDCH_0_DMA_RO(x) (((uint32_t)(((uint32_t)(x)) << PCIE_DMA_IATU_DMA_CH_CONTROL1_OFF_RDCH_0_DMA_RO_SHIFT)) & PCIE_DMA_IATU_DMA_CH_CONTROL1_OFF_RDCH_0_DMA_RO_MASK)

#define PCIE_DMA_IATU_DMA_CH_CONTROL1_OFF_RDCH_0_DMA_RESERVED5_MASK (0x4000000U)
#define PCIE_DMA_IATU_DMA_CH_CONTROL1_OFF_RDCH_0_DMA_RESERVED5_SHIFT (26U)
/*! DMA_RESERVED5 - Reserved. */
#define PCIE_DMA_IATU_DMA_CH_CONTROL1_OFF_RDCH_0_DMA_RESERVED5(x) (((uint32_t)(((uint32_t)(x)) << PCIE_DMA_IATU_DMA_CH_CONTROL1_OFF_RDCH_0_DMA_RESERVED5_SHIFT)) & PCIE_DMA_IATU_DMA_CH_CONTROL1_OFF_RDCH_0_DMA_RESERVED5_MASK)

#define PCIE_DMA_IATU_DMA_CH_CONTROL1_OFF_RDCH_0_DMA_TC_MASK (0x38000000U)
#define PCIE_DMA_IATU_DMA_CH_CONTROL1_OFF_RDCH_0_DMA_TC_SHIFT (27U)
/*! DMA_TC - Traffic Class TLP Header Bit (TC). */
#define PCIE_DMA_IATU_DMA_CH_CONTROL1_OFF_RDCH_0_DMA_TC(x) (((uint32_t)(((uint32_t)(x)) << PCIE_DMA_IATU_DMA_CH_CONTROL1_OFF_RDCH_0_DMA_TC_SHIFT)) & PCIE_DMA_IATU_DMA_CH_CONTROL1_OFF_RDCH_0_DMA_TC_MASK)

#define PCIE_DMA_IATU_DMA_CH_CONTROL1_OFF_RDCH_0_DMA_AT_MASK (0xC0000000U)
#define PCIE_DMA_IATU_DMA_CH_CONTROL1_OFF_RDCH_0_DMA_AT_SHIFT (30U)
/*! DMA_AT - Address Translation TLP Header Bit (AT). */
#define PCIE_DMA_IATU_DMA_CH_CONTROL1_OFF_RDCH_0_DMA_AT(x) (((uint32_t)(((uint32_t)(x)) << PCIE_DMA_IATU_DMA_CH_CONTROL1_OFF_RDCH_0_DMA_AT_SHIFT)) & PCIE_DMA_IATU_DMA_CH_CONTROL1_OFF_RDCH_0_DMA_AT_MASK)
/*! @} */

/*! @name DMA_TRANSFER_SIZE_OFF_RDCH_0 - DMA Read Transfer Size Register. */
/*! @{ */

#define PCIE_DMA_IATU_DMA_TRANSFER_SIZE_OFF_RDCH_0_DMA_TRANSFER_SIZE_MASK (0xFFFFFFFFU)
#define PCIE_DMA_IATU_DMA_TRANSFER_SIZE_OFF_RDCH_0_DMA_TRANSFER_SIZE_SHIFT (0U)
/*! DMA_TRANSFER_SIZE - DMA Transfer Size. */
#define PCIE_DMA_IATU_DMA_TRANSFER_SIZE_OFF_RDCH_0_DMA_TRANSFER_SIZE(x) (((uint32_t)(((uint32_t)(x)) << PCIE_DMA_IATU_DMA_TRANSFER_SIZE_OFF_RDCH_0_DMA_TRANSFER_SIZE_SHIFT)) & PCIE_DMA_IATU_DMA_TRANSFER_SIZE_OFF_RDCH_0_DMA_TRANSFER_SIZE_MASK)
/*! @} */

/*! @name DMA_SAR_LOW_OFF_RDCH_0 - DMA Read SAR Low Register. */
/*! @{ */

#define PCIE_DMA_IATU_DMA_SAR_LOW_OFF_RDCH_0_SRC_ADDR_REG_LOW_MASK (0xFFFFFFFFU)
#define PCIE_DMA_IATU_DMA_SAR_LOW_OFF_RDCH_0_SRC_ADDR_REG_LOW_SHIFT (0U)
/*! SRC_ADDR_REG_LOW - Source Address Register (Lower 32 bits). */
#define PCIE_DMA_IATU_DMA_SAR_LOW_OFF_RDCH_0_SRC_ADDR_REG_LOW(x) (((uint32_t)(((uint32_t)(x)) << PCIE_DMA_IATU_DMA_SAR_LOW_OFF_RDCH_0_SRC_ADDR_REG_LOW_SHIFT)) & PCIE_DMA_IATU_DMA_SAR_LOW_OFF_RDCH_0_SRC_ADDR_REG_LOW_MASK)
/*! @} */

/*! @name DMA_SAR_HIGH_OFF_RDCH_0 - DMA Read SAR High Register. */
/*! @{ */

#define PCIE_DMA_IATU_DMA_SAR_HIGH_OFF_RDCH_0_SRC_ADDR_REG_HIGH_MASK (0xFFFFFFFFU)
#define PCIE_DMA_IATU_DMA_SAR_HIGH_OFF_RDCH_0_SRC_ADDR_REG_HIGH_SHIFT (0U)
/*! SRC_ADDR_REG_HIGH - Source Address Register (higher 32 bits). */
#define PCIE_DMA_IATU_DMA_SAR_HIGH_OFF_RDCH_0_SRC_ADDR_REG_HIGH(x) (((uint32_t)(((uint32_t)(x)) << PCIE_DMA_IATU_DMA_SAR_HIGH_OFF_RDCH_0_SRC_ADDR_REG_HIGH_SHIFT)) & PCIE_DMA_IATU_DMA_SAR_HIGH_OFF_RDCH_0_SRC_ADDR_REG_HIGH_MASK)
/*! @} */

/*! @name DMA_DAR_LOW_OFF_RDCH_0 - DMA Read DAR Low Register. */
/*! @{ */

#define PCIE_DMA_IATU_DMA_DAR_LOW_OFF_RDCH_0_DST_ADDR_REG_LOW_MASK (0xFFFFFFFFU)
#define PCIE_DMA_IATU_DMA_DAR_LOW_OFF_RDCH_0_DST_ADDR_REG_LOW_SHIFT (0U)
/*! DST_ADDR_REG_LOW - Destination Address Register (Lower 32 bits). */
#define PCIE_DMA_IATU_DMA_DAR_LOW_OFF_RDCH_0_DST_ADDR_REG_LOW(x) (((uint32_t)(((uint32_t)(x)) << PCIE_DMA_IATU_DMA_DAR_LOW_OFF_RDCH_0_DST_ADDR_REG_LOW_SHIFT)) & PCIE_DMA_IATU_DMA_DAR_LOW_OFF_RDCH_0_DST_ADDR_REG_LOW_MASK)
/*! @} */

/*! @name DMA_DAR_HIGH_OFF_RDCH_0 - DMA Read DAR High Register. */
/*! @{ */

#define PCIE_DMA_IATU_DMA_DAR_HIGH_OFF_RDCH_0_DST_ADDR_REG_HIGH_MASK (0xFFFFFFFFU)
#define PCIE_DMA_IATU_DMA_DAR_HIGH_OFF_RDCH_0_DST_ADDR_REG_HIGH_SHIFT (0U)
/*! DST_ADDR_REG_HIGH - Destination Address Register (higher 32 bits). */
#define PCIE_DMA_IATU_DMA_DAR_HIGH_OFF_RDCH_0_DST_ADDR_REG_HIGH(x) (((uint32_t)(((uint32_t)(x)) << PCIE_DMA_IATU_DMA_DAR_HIGH_OFF_RDCH_0_DST_ADDR_REG_HIGH_SHIFT)) & PCIE_DMA_IATU_DMA_DAR_HIGH_OFF_RDCH_0_DST_ADDR_REG_HIGH_MASK)
/*! @} */

/*! @name DMA_LLP_LOW_OFF_RDCH_0 - DMA Read Linked List Pointer Low Register. */
/*! @{ */

#define PCIE_DMA_IATU_DMA_LLP_LOW_OFF_RDCH_0_LLP_LOW_MASK (0xFFFFFFFFU)
#define PCIE_DMA_IATU_DMA_LLP_LOW_OFF_RDCH_0_LLP_LOW_SHIFT (0U)
/*! LLP_LOW - Lower bits of the address of the linked list transfer list in local memory. */
#define PCIE_DMA_IATU_DMA_LLP_LOW_OFF_RDCH_0_LLP_LOW(x) (((uint32_t)(((uint32_t)(x)) << PCIE_DMA_IATU_DMA_LLP_LOW_OFF_RDCH_0_LLP_LOW_SHIFT)) & PCIE_DMA_IATU_DMA_LLP_LOW_OFF_RDCH_0_LLP_LOW_MASK)
/*! @} */

/*! @name DMA_LLP_HIGH_OFF_RDCH_0 - DMA Read Linked List Pointer High Register. */
/*! @{ */

#define PCIE_DMA_IATU_DMA_LLP_HIGH_OFF_RDCH_0_LLP_HIGH_MASK (0xFFFFFFFFU)
#define PCIE_DMA_IATU_DMA_LLP_HIGH_OFF_RDCH_0_LLP_HIGH_SHIFT (0U)
/*! LLP_HIGH - Higher 32 bits of the address of the linked list transfer list in local memory. */
#define PCIE_DMA_IATU_DMA_LLP_HIGH_OFF_RDCH_0_LLP_HIGH(x) (((uint32_t)(((uint32_t)(x)) << PCIE_DMA_IATU_DMA_LLP_HIGH_OFF_RDCH_0_LLP_HIGH_SHIFT)) & PCIE_DMA_IATU_DMA_LLP_HIGH_OFF_RDCH_0_LLP_HIGH_MASK)
/*! @} */

/*! @name DMA_CH_CONTROL1_OFF_WRCH_1 - DMA Write Channel Control 1 Register. */
/*! @{ */

#define PCIE_DMA_IATU_DMA_CH_CONTROL1_OFF_WRCH_1_CB_MASK (0x1U)
#define PCIE_DMA_IATU_DMA_CH_CONTROL1_OFF_WRCH_1_CB_SHIFT (0U)
/*! CB - Cycle Bit (CB). */
#define PCIE_DMA_IATU_DMA_CH_CONTROL1_OFF_WRCH_1_CB(x) (((uint32_t)(((uint32_t)(x)) << PCIE_DMA_IATU_DMA_CH_CONTROL1_OFF_WRCH_1_CB_SHIFT)) & PCIE_DMA_IATU_DMA_CH_CONTROL1_OFF_WRCH_1_CB_MASK)

#define PCIE_DMA_IATU_DMA_CH_CONTROL1_OFF_WRCH_1_TCB_MASK (0x2U)
#define PCIE_DMA_IATU_DMA_CH_CONTROL1_OFF_WRCH_1_TCB_SHIFT (1U)
/*! TCB - Toggle Cycle Bit (TCB). */
#define PCIE_DMA_IATU_DMA_CH_CONTROL1_OFF_WRCH_1_TCB(x) (((uint32_t)(((uint32_t)(x)) << PCIE_DMA_IATU_DMA_CH_CONTROL1_OFF_WRCH_1_TCB_SHIFT)) & PCIE_DMA_IATU_DMA_CH_CONTROL1_OFF_WRCH_1_TCB_MASK)

#define PCIE_DMA_IATU_DMA_CH_CONTROL1_OFF_WRCH_1_LLP_MASK (0x4U)
#define PCIE_DMA_IATU_DMA_CH_CONTROL1_OFF_WRCH_1_LLP_SHIFT (2U)
/*! LLP - Load Link Pointer (LLP). */
#define PCIE_DMA_IATU_DMA_CH_CONTROL1_OFF_WRCH_1_LLP(x) (((uint32_t)(((uint32_t)(x)) << PCIE_DMA_IATU_DMA_CH_CONTROL1_OFF_WRCH_1_LLP_SHIFT)) & PCIE_DMA_IATU_DMA_CH_CONTROL1_OFF_WRCH_1_LLP_MASK)

#define PCIE_DMA_IATU_DMA_CH_CONTROL1_OFF_WRCH_1_LIE_MASK (0x8U)
#define PCIE_DMA_IATU_DMA_CH_CONTROL1_OFF_WRCH_1_LIE_SHIFT (3U)
/*! LIE - Local Interrupt Enable (LIE). */
#define PCIE_DMA_IATU_DMA_CH_CONTROL1_OFF_WRCH_1_LIE(x) (((uint32_t)(((uint32_t)(x)) << PCIE_DMA_IATU_DMA_CH_CONTROL1_OFF_WRCH_1_LIE_SHIFT)) & PCIE_DMA_IATU_DMA_CH_CONTROL1_OFF_WRCH_1_LIE_MASK)

#define PCIE_DMA_IATU_DMA_CH_CONTROL1_OFF_WRCH_1_RIE_MASK (0x10U)
#define PCIE_DMA_IATU_DMA_CH_CONTROL1_OFF_WRCH_1_RIE_SHIFT (4U)
/*! RIE - Remote Interrupt Enable (RIE). */
#define PCIE_DMA_IATU_DMA_CH_CONTROL1_OFF_WRCH_1_RIE(x) (((uint32_t)(((uint32_t)(x)) << PCIE_DMA_IATU_DMA_CH_CONTROL1_OFF_WRCH_1_RIE_SHIFT)) & PCIE_DMA_IATU_DMA_CH_CONTROL1_OFF_WRCH_1_RIE_MASK)

#define PCIE_DMA_IATU_DMA_CH_CONTROL1_OFF_WRCH_1_CS_MASK (0x60U)
#define PCIE_DMA_IATU_DMA_CH_CONTROL1_OFF_WRCH_1_CS_SHIFT (5U)
/*! CS - Channel Status (CS).
 *  0b00..Reserved
 *  0b01..This channel is active and transferring data
 *  0b10..An error condition has been detected, and the DMA has stopped this channel
 *  0b11..The DMA has transferred all data for this channel, or you have prematurely stopped this channel by
 *        writing to the Stop field of the DMA Write Doorbell Register (DMA_WRITE_DOORBELL_OFF) or DMA Read Doorbell
 *        Register (DMA_READ_DOORBELL_OFF)
 */
#define PCIE_DMA_IATU_DMA_CH_CONTROL1_OFF_WRCH_1_CS(x) (((uint32_t)(((uint32_t)(x)) << PCIE_DMA_IATU_DMA_CH_CONTROL1_OFF_WRCH_1_CS_SHIFT)) & PCIE_DMA_IATU_DMA_CH_CONTROL1_OFF_WRCH_1_CS_MASK)

#define PCIE_DMA_IATU_DMA_CH_CONTROL1_OFF_WRCH_1_DMA_RESERVED0_MASK (0x80U)
#define PCIE_DMA_IATU_DMA_CH_CONTROL1_OFF_WRCH_1_DMA_RESERVED0_SHIFT (7U)
/*! DMA_RESERVED0 - Reserved. */
#define PCIE_DMA_IATU_DMA_CH_CONTROL1_OFF_WRCH_1_DMA_RESERVED0(x) (((uint32_t)(((uint32_t)(x)) << PCIE_DMA_IATU_DMA_CH_CONTROL1_OFF_WRCH_1_DMA_RESERVED0_SHIFT)) & PCIE_DMA_IATU_DMA_CH_CONTROL1_OFF_WRCH_1_DMA_RESERVED0_MASK)

#define PCIE_DMA_IATU_DMA_CH_CONTROL1_OFF_WRCH_1_CCS_MASK (0x100U)
#define PCIE_DMA_IATU_DMA_CH_CONTROL1_OFF_WRCH_1_CCS_SHIFT (8U)
/*! CCS - Consumer Cycle State (CCS). */
#define PCIE_DMA_IATU_DMA_CH_CONTROL1_OFF_WRCH_1_CCS(x) (((uint32_t)(((uint32_t)(x)) << PCIE_DMA_IATU_DMA_CH_CONTROL1_OFF_WRCH_1_CCS_SHIFT)) & PCIE_DMA_IATU_DMA_CH_CONTROL1_OFF_WRCH_1_CCS_MASK)

#define PCIE_DMA_IATU_DMA_CH_CONTROL1_OFF_WRCH_1_LLE_MASK (0x200U)
#define PCIE_DMA_IATU_DMA_CH_CONTROL1_OFF_WRCH_1_LLE_SHIFT (9U)
/*! LLE - Linked List Enable (LLE).
 *  0b0..Disable linked list operation
 *  0b1..Enable linked list operation
 */
#define PCIE_DMA_IATU_DMA_CH_CONTROL1_OFF_WRCH_1_LLE(x) (((uint32_t)(((uint32_t)(x)) << PCIE_DMA_IATU_DMA_CH_CONTROL1_OFF_WRCH_1_LLE_SHIFT)) & PCIE_DMA_IATU_DMA_CH_CONTROL1_OFF_WRCH_1_LLE_MASK)

#define PCIE_DMA_IATU_DMA_CH_CONTROL1_OFF_WRCH_1_DMA_RESERVED1_MASK (0xC00U)
#define PCIE_DMA_IATU_DMA_CH_CONTROL1_OFF_WRCH_1_DMA_RESERVED1_SHIFT (10U)
/*! DMA_RESERVED1 - Reserved. */
#define PCIE_DMA_IATU_DMA_CH_CONTROL1_OFF_WRCH_1_DMA_RESERVED1(x) (((uint32_t)(((uint32_t)(x)) << PCIE_DMA_IATU_DMA_CH_CONTROL1_OFF_WRCH_1_DMA_RESERVED1_SHIFT)) & PCIE_DMA_IATU_DMA_CH_CONTROL1_OFF_WRCH_1_DMA_RESERVED1_MASK)

#define PCIE_DMA_IATU_DMA_CH_CONTROL1_OFF_WRCH_1_DMA_FUNC_NUM_MASK (0x1F000U)
#define PCIE_DMA_IATU_DMA_CH_CONTROL1_OFF_WRCH_1_DMA_FUNC_NUM_SHIFT (12U)
/*! DMA_FUNC_NUM - DMA Channel Physical Function Number.
 *  0b00000..Physical Channel Function Number starts at 0.
 *  0b11111..The maximum number of Physical Functions is given by CX_NFUNC, so the maximum value of this field is CX_NFUNC-1.
 */
#define PCIE_DMA_IATU_DMA_CH_CONTROL1_OFF_WRCH_1_DMA_FUNC_NUM(x) (((uint32_t)(((uint32_t)(x)) << PCIE_DMA_IATU_DMA_CH_CONTROL1_OFF_WRCH_1_DMA_FUNC_NUM_SHIFT)) & PCIE_DMA_IATU_DMA_CH_CONTROL1_OFF_WRCH_1_DMA_FUNC_NUM_MASK)

#define PCIE_DMA_IATU_DMA_CH_CONTROL1_OFF_WRCH_1_DMA_MEM_TYPE_MASK (0x400000U)
#define PCIE_DMA_IATU_DMA_CH_CONTROL1_OFF_WRCH_1_DMA_MEM_TYPE_SHIFT (22U)
/*! DMA_MEM_TYPE - Master AXI ACE-Lite Cache Coherency Control.
 *  0b0..peripheral type
 *  0b1..memory type
 */
#define PCIE_DMA_IATU_DMA_CH_CONTROL1_OFF_WRCH_1_DMA_MEM_TYPE(x) (((uint32_t)(((uint32_t)(x)) << PCIE_DMA_IATU_DMA_CH_CONTROL1_OFF_WRCH_1_DMA_MEM_TYPE_SHIFT)) & PCIE_DMA_IATU_DMA_CH_CONTROL1_OFF_WRCH_1_DMA_MEM_TYPE_MASK)

#define PCIE_DMA_IATU_DMA_CH_CONTROL1_OFF_WRCH_1_DMA_NS_DST_MASK (0x800000U)
#define PCIE_DMA_IATU_DMA_CH_CONTROL1_OFF_WRCH_1_DMA_NS_DST_SHIFT (23U)
/*! DMA_NS_DST - Destination No Snoop TLP Header Bit. */
#define PCIE_DMA_IATU_DMA_CH_CONTROL1_OFF_WRCH_1_DMA_NS_DST(x) (((uint32_t)(((uint32_t)(x)) << PCIE_DMA_IATU_DMA_CH_CONTROL1_OFF_WRCH_1_DMA_NS_DST_SHIFT)) & PCIE_DMA_IATU_DMA_CH_CONTROL1_OFF_WRCH_1_DMA_NS_DST_MASK)

#define PCIE_DMA_IATU_DMA_CH_CONTROL1_OFF_WRCH_1_DMA_NS_SRC_MASK (0x1000000U)
#define PCIE_DMA_IATU_DMA_CH_CONTROL1_OFF_WRCH_1_DMA_NS_SRC_SHIFT (24U)
/*! DMA_NS_SRC - Source No Snoop TLP Header Bit. */
#define PCIE_DMA_IATU_DMA_CH_CONTROL1_OFF_WRCH_1_DMA_NS_SRC(x) (((uint32_t)(((uint32_t)(x)) << PCIE_DMA_IATU_DMA_CH_CONTROL1_OFF_WRCH_1_DMA_NS_SRC_SHIFT)) & PCIE_DMA_IATU_DMA_CH_CONTROL1_OFF_WRCH_1_DMA_NS_SRC_MASK)

#define PCIE_DMA_IATU_DMA_CH_CONTROL1_OFF_WRCH_1_DMA_RO_MASK (0x2000000U)
#define PCIE_DMA_IATU_DMA_CH_CONTROL1_OFF_WRCH_1_DMA_RO_SHIFT (25U)
/*! DMA_RO - Relaxed Ordering TLP Header Bit (RO). */
#define PCIE_DMA_IATU_DMA_CH_CONTROL1_OFF_WRCH_1_DMA_RO(x) (((uint32_t)(((uint32_t)(x)) << PCIE_DMA_IATU_DMA_CH_CONTROL1_OFF_WRCH_1_DMA_RO_SHIFT)) & PCIE_DMA_IATU_DMA_CH_CONTROL1_OFF_WRCH_1_DMA_RO_MASK)

#define PCIE_DMA_IATU_DMA_CH_CONTROL1_OFF_WRCH_1_DMA_RESERVED5_MASK (0x4000000U)
#define PCIE_DMA_IATU_DMA_CH_CONTROL1_OFF_WRCH_1_DMA_RESERVED5_SHIFT (26U)
/*! DMA_RESERVED5 - Reserved. */
#define PCIE_DMA_IATU_DMA_CH_CONTROL1_OFF_WRCH_1_DMA_RESERVED5(x) (((uint32_t)(((uint32_t)(x)) << PCIE_DMA_IATU_DMA_CH_CONTROL1_OFF_WRCH_1_DMA_RESERVED5_SHIFT)) & PCIE_DMA_IATU_DMA_CH_CONTROL1_OFF_WRCH_1_DMA_RESERVED5_MASK)

#define PCIE_DMA_IATU_DMA_CH_CONTROL1_OFF_WRCH_1_DMA_TC_MASK (0x38000000U)
#define PCIE_DMA_IATU_DMA_CH_CONTROL1_OFF_WRCH_1_DMA_TC_SHIFT (27U)
/*! DMA_TC - Traffic Class TLP Header Bit (TC). */
#define PCIE_DMA_IATU_DMA_CH_CONTROL1_OFF_WRCH_1_DMA_TC(x) (((uint32_t)(((uint32_t)(x)) << PCIE_DMA_IATU_DMA_CH_CONTROL1_OFF_WRCH_1_DMA_TC_SHIFT)) & PCIE_DMA_IATU_DMA_CH_CONTROL1_OFF_WRCH_1_DMA_TC_MASK)

#define PCIE_DMA_IATU_DMA_CH_CONTROL1_OFF_WRCH_1_DMA_AT_MASK (0xC0000000U)
#define PCIE_DMA_IATU_DMA_CH_CONTROL1_OFF_WRCH_1_DMA_AT_SHIFT (30U)
/*! DMA_AT - Address Translation TLP Header Bit (AT). */
#define PCIE_DMA_IATU_DMA_CH_CONTROL1_OFF_WRCH_1_DMA_AT(x) (((uint32_t)(((uint32_t)(x)) << PCIE_DMA_IATU_DMA_CH_CONTROL1_OFF_WRCH_1_DMA_AT_SHIFT)) & PCIE_DMA_IATU_DMA_CH_CONTROL1_OFF_WRCH_1_DMA_AT_MASK)
/*! @} */

/*! @name DMA_TRANSFER_SIZE_OFF_WRCH_1 - DMA Write Transfer Size Register. */
/*! @{ */

#define PCIE_DMA_IATU_DMA_TRANSFER_SIZE_OFF_WRCH_1_DMA_TRANSFER_SIZE_MASK (0xFFFFFFFFU)
#define PCIE_DMA_IATU_DMA_TRANSFER_SIZE_OFF_WRCH_1_DMA_TRANSFER_SIZE_SHIFT (0U)
/*! DMA_TRANSFER_SIZE - DMA Transfer Size. */
#define PCIE_DMA_IATU_DMA_TRANSFER_SIZE_OFF_WRCH_1_DMA_TRANSFER_SIZE(x) (((uint32_t)(((uint32_t)(x)) << PCIE_DMA_IATU_DMA_TRANSFER_SIZE_OFF_WRCH_1_DMA_TRANSFER_SIZE_SHIFT)) & PCIE_DMA_IATU_DMA_TRANSFER_SIZE_OFF_WRCH_1_DMA_TRANSFER_SIZE_MASK)
/*! @} */

/*! @name DMA_SAR_LOW_OFF_WRCH_1 - DMA Write SAR Low Register. */
/*! @{ */

#define PCIE_DMA_IATU_DMA_SAR_LOW_OFF_WRCH_1_SRC_ADDR_REG_LOW_MASK (0xFFFFFFFFU)
#define PCIE_DMA_IATU_DMA_SAR_LOW_OFF_WRCH_1_SRC_ADDR_REG_LOW_SHIFT (0U)
/*! SRC_ADDR_REG_LOW - Source Address Register (lower 32 bits). */
#define PCIE_DMA_IATU_DMA_SAR_LOW_OFF_WRCH_1_SRC_ADDR_REG_LOW(x) (((uint32_t)(((uint32_t)(x)) << PCIE_DMA_IATU_DMA_SAR_LOW_OFF_WRCH_1_SRC_ADDR_REG_LOW_SHIFT)) & PCIE_DMA_IATU_DMA_SAR_LOW_OFF_WRCH_1_SRC_ADDR_REG_LOW_MASK)
/*! @} */

/*! @name DMA_SAR_HIGH_OFF_WRCH_1 - DMA Write SAR High Register. */
/*! @{ */

#define PCIE_DMA_IATU_DMA_SAR_HIGH_OFF_WRCH_1_SRC_ADDR_REG_HIGH_MASK (0xFFFFFFFFU)
#define PCIE_DMA_IATU_DMA_SAR_HIGH_OFF_WRCH_1_SRC_ADDR_REG_HIGH_SHIFT (0U)
/*! SRC_ADDR_REG_HIGH - Source Address Register (higher 32 bits). */
#define PCIE_DMA_IATU_DMA_SAR_HIGH_OFF_WRCH_1_SRC_ADDR_REG_HIGH(x) (((uint32_t)(((uint32_t)(x)) << PCIE_DMA_IATU_DMA_SAR_HIGH_OFF_WRCH_1_SRC_ADDR_REG_HIGH_SHIFT)) & PCIE_DMA_IATU_DMA_SAR_HIGH_OFF_WRCH_1_SRC_ADDR_REG_HIGH_MASK)
/*! @} */

/*! @name DMA_DAR_LOW_OFF_WRCH_1 - DMA Write DAR Low Register. */
/*! @{ */

#define PCIE_DMA_IATU_DMA_DAR_LOW_OFF_WRCH_1_DST_ADDR_REG_LOW_MASK (0xFFFFFFFFU)
#define PCIE_DMA_IATU_DMA_DAR_LOW_OFF_WRCH_1_DST_ADDR_REG_LOW_SHIFT (0U)
/*! DST_ADDR_REG_LOW - Destination Address Register (lower 32 bits). */
#define PCIE_DMA_IATU_DMA_DAR_LOW_OFF_WRCH_1_DST_ADDR_REG_LOW(x) (((uint32_t)(((uint32_t)(x)) << PCIE_DMA_IATU_DMA_DAR_LOW_OFF_WRCH_1_DST_ADDR_REG_LOW_SHIFT)) & PCIE_DMA_IATU_DMA_DAR_LOW_OFF_WRCH_1_DST_ADDR_REG_LOW_MASK)
/*! @} */

/*! @name DMA_DAR_HIGH_OFF_WRCH_1 - DMA Write DAR High Register. */
/*! @{ */

#define PCIE_DMA_IATU_DMA_DAR_HIGH_OFF_WRCH_1_DST_ADDR_REG_HIGH_MASK (0xFFFFFFFFU)
#define PCIE_DMA_IATU_DMA_DAR_HIGH_OFF_WRCH_1_DST_ADDR_REG_HIGH_SHIFT (0U)
/*! DST_ADDR_REG_HIGH - Destination Address Register (Higher 32 bits). */
#define PCIE_DMA_IATU_DMA_DAR_HIGH_OFF_WRCH_1_DST_ADDR_REG_HIGH(x) (((uint32_t)(((uint32_t)(x)) << PCIE_DMA_IATU_DMA_DAR_HIGH_OFF_WRCH_1_DST_ADDR_REG_HIGH_SHIFT)) & PCIE_DMA_IATU_DMA_DAR_HIGH_OFF_WRCH_1_DST_ADDR_REG_HIGH_MASK)
/*! @} */

/*! @name DMA_LLP_LOW_OFF_WRCH_1 - DMA Write Linked List Pointer Low Register. */
/*! @{ */

#define PCIE_DMA_IATU_DMA_LLP_LOW_OFF_WRCH_1_LLP_LOW_MASK (0xFFFFFFFFU)
#define PCIE_DMA_IATU_DMA_LLP_LOW_OFF_WRCH_1_LLP_LOW_SHIFT (0U)
/*! LLP_LOW - Lower bits of the address of the linked list transfer list in local memory. */
#define PCIE_DMA_IATU_DMA_LLP_LOW_OFF_WRCH_1_LLP_LOW(x) (((uint32_t)(((uint32_t)(x)) << PCIE_DMA_IATU_DMA_LLP_LOW_OFF_WRCH_1_LLP_LOW_SHIFT)) & PCIE_DMA_IATU_DMA_LLP_LOW_OFF_WRCH_1_LLP_LOW_MASK)
/*! @} */

/*! @name DMA_LLP_HIGH_OFF_WRCH_1 - DMA Write Linked List Pointer High Register. */
/*! @{ */

#define PCIE_DMA_IATU_DMA_LLP_HIGH_OFF_WRCH_1_LLP_HIGH_MASK (0xFFFFFFFFU)
#define PCIE_DMA_IATU_DMA_LLP_HIGH_OFF_WRCH_1_LLP_HIGH_SHIFT (0U)
/*! LLP_HIGH - Higher 32 bits of the address of the linked list transfer list in local memory. */
#define PCIE_DMA_IATU_DMA_LLP_HIGH_OFF_WRCH_1_LLP_HIGH(x) (((uint32_t)(((uint32_t)(x)) << PCIE_DMA_IATU_DMA_LLP_HIGH_OFF_WRCH_1_LLP_HIGH_SHIFT)) & PCIE_DMA_IATU_DMA_LLP_HIGH_OFF_WRCH_1_LLP_HIGH_MASK)
/*! @} */

/*! @name DMA_CH_CONTROL1_OFF_RDCH_1 - DMA Read Channel Control 1 Register. */
/*! @{ */

#define PCIE_DMA_IATU_DMA_CH_CONTROL1_OFF_RDCH_1_CB_MASK (0x1U)
#define PCIE_DMA_IATU_DMA_CH_CONTROL1_OFF_RDCH_1_CB_SHIFT (0U)
/*! CB - Cycle Bit (CB). */
#define PCIE_DMA_IATU_DMA_CH_CONTROL1_OFF_RDCH_1_CB(x) (((uint32_t)(((uint32_t)(x)) << PCIE_DMA_IATU_DMA_CH_CONTROL1_OFF_RDCH_1_CB_SHIFT)) & PCIE_DMA_IATU_DMA_CH_CONTROL1_OFF_RDCH_1_CB_MASK)

#define PCIE_DMA_IATU_DMA_CH_CONTROL1_OFF_RDCH_1_TCB_MASK (0x2U)
#define PCIE_DMA_IATU_DMA_CH_CONTROL1_OFF_RDCH_1_TCB_SHIFT (1U)
/*! TCB - Toggle Cycle Bit (TCB). */
#define PCIE_DMA_IATU_DMA_CH_CONTROL1_OFF_RDCH_1_TCB(x) (((uint32_t)(((uint32_t)(x)) << PCIE_DMA_IATU_DMA_CH_CONTROL1_OFF_RDCH_1_TCB_SHIFT)) & PCIE_DMA_IATU_DMA_CH_CONTROL1_OFF_RDCH_1_TCB_MASK)

#define PCIE_DMA_IATU_DMA_CH_CONTROL1_OFF_RDCH_1_LLP_MASK (0x4U)
#define PCIE_DMA_IATU_DMA_CH_CONTROL1_OFF_RDCH_1_LLP_SHIFT (2U)
/*! LLP - Load Link Pointer (LLP). */
#define PCIE_DMA_IATU_DMA_CH_CONTROL1_OFF_RDCH_1_LLP(x) (((uint32_t)(((uint32_t)(x)) << PCIE_DMA_IATU_DMA_CH_CONTROL1_OFF_RDCH_1_LLP_SHIFT)) & PCIE_DMA_IATU_DMA_CH_CONTROL1_OFF_RDCH_1_LLP_MASK)

#define PCIE_DMA_IATU_DMA_CH_CONTROL1_OFF_RDCH_1_LIE_MASK (0x8U)
#define PCIE_DMA_IATU_DMA_CH_CONTROL1_OFF_RDCH_1_LIE_SHIFT (3U)
/*! LIE - Local Interrupt Enable (LIE). */
#define PCIE_DMA_IATU_DMA_CH_CONTROL1_OFF_RDCH_1_LIE(x) (((uint32_t)(((uint32_t)(x)) << PCIE_DMA_IATU_DMA_CH_CONTROL1_OFF_RDCH_1_LIE_SHIFT)) & PCIE_DMA_IATU_DMA_CH_CONTROL1_OFF_RDCH_1_LIE_MASK)

#define PCIE_DMA_IATU_DMA_CH_CONTROL1_OFF_RDCH_1_RIE_MASK (0x10U)
#define PCIE_DMA_IATU_DMA_CH_CONTROL1_OFF_RDCH_1_RIE_SHIFT (4U)
/*! RIE - Remote Interrupt Enable (RIE). */
#define PCIE_DMA_IATU_DMA_CH_CONTROL1_OFF_RDCH_1_RIE(x) (((uint32_t)(((uint32_t)(x)) << PCIE_DMA_IATU_DMA_CH_CONTROL1_OFF_RDCH_1_RIE_SHIFT)) & PCIE_DMA_IATU_DMA_CH_CONTROL1_OFF_RDCH_1_RIE_MASK)

#define PCIE_DMA_IATU_DMA_CH_CONTROL1_OFF_RDCH_1_CS_MASK (0x60U)
#define PCIE_DMA_IATU_DMA_CH_CONTROL1_OFF_RDCH_1_CS_SHIFT (5U)
/*! CS - Channel Status (CS).
 *  0b00..Reserved
 *  0b01..Running. This channel is active and transferring data.
 *  0b10..Halted. An error condition has been detected, and the DMA has stopped this channel.
 *  0b11..Stopped. The DMA has transferred all data for this channel, or you have prematurely stopped this channel
 *        by writing to the Stop field of the DMA Read Doorbell Register (DMA_WRITE_DOORBELL_OFF) or DMA Read
 *        Doorbell Register (DMA_READ_DOORBELL_OFF).
 */
#define PCIE_DMA_IATU_DMA_CH_CONTROL1_OFF_RDCH_1_CS(x) (((uint32_t)(((uint32_t)(x)) << PCIE_DMA_IATU_DMA_CH_CONTROL1_OFF_RDCH_1_CS_SHIFT)) & PCIE_DMA_IATU_DMA_CH_CONTROL1_OFF_RDCH_1_CS_MASK)

#define PCIE_DMA_IATU_DMA_CH_CONTROL1_OFF_RDCH_1_DMA_RESERVED0_MASK (0x80U)
#define PCIE_DMA_IATU_DMA_CH_CONTROL1_OFF_RDCH_1_DMA_RESERVED0_SHIFT (7U)
/*! DMA_RESERVED0 - Reserved. */
#define PCIE_DMA_IATU_DMA_CH_CONTROL1_OFF_RDCH_1_DMA_RESERVED0(x) (((uint32_t)(((uint32_t)(x)) << PCIE_DMA_IATU_DMA_CH_CONTROL1_OFF_RDCH_1_DMA_RESERVED0_SHIFT)) & PCIE_DMA_IATU_DMA_CH_CONTROL1_OFF_RDCH_1_DMA_RESERVED0_MASK)

#define PCIE_DMA_IATU_DMA_CH_CONTROL1_OFF_RDCH_1_CCS_MASK (0x100U)
#define PCIE_DMA_IATU_DMA_CH_CONTROL1_OFF_RDCH_1_CCS_SHIFT (8U)
/*! CCS - Consumer Cycle State (CCS). */
#define PCIE_DMA_IATU_DMA_CH_CONTROL1_OFF_RDCH_1_CCS(x) (((uint32_t)(((uint32_t)(x)) << PCIE_DMA_IATU_DMA_CH_CONTROL1_OFF_RDCH_1_CCS_SHIFT)) & PCIE_DMA_IATU_DMA_CH_CONTROL1_OFF_RDCH_1_CCS_MASK)

#define PCIE_DMA_IATU_DMA_CH_CONTROL1_OFF_RDCH_1_LLE_MASK (0x200U)
#define PCIE_DMA_IATU_DMA_CH_CONTROL1_OFF_RDCH_1_LLE_SHIFT (9U)
/*! LLE - Linked List Enable (LLE).
 *  0b0..Disable linked list operation
 *  0b1..Enable linked list operation
 */
#define PCIE_DMA_IATU_DMA_CH_CONTROL1_OFF_RDCH_1_LLE(x) (((uint32_t)(((uint32_t)(x)) << PCIE_DMA_IATU_DMA_CH_CONTROL1_OFF_RDCH_1_LLE_SHIFT)) & PCIE_DMA_IATU_DMA_CH_CONTROL1_OFF_RDCH_1_LLE_MASK)

#define PCIE_DMA_IATU_DMA_CH_CONTROL1_OFF_RDCH_1_DMA_RESERVED1_MASK (0xC00U)
#define PCIE_DMA_IATU_DMA_CH_CONTROL1_OFF_RDCH_1_DMA_RESERVED1_SHIFT (10U)
/*! DMA_RESERVED1 - Reserved. */
#define PCIE_DMA_IATU_DMA_CH_CONTROL1_OFF_RDCH_1_DMA_RESERVED1(x) (((uint32_t)(((uint32_t)(x)) << PCIE_DMA_IATU_DMA_CH_CONTROL1_OFF_RDCH_1_DMA_RESERVED1_SHIFT)) & PCIE_DMA_IATU_DMA_CH_CONTROL1_OFF_RDCH_1_DMA_RESERVED1_MASK)

#define PCIE_DMA_IATU_DMA_CH_CONTROL1_OFF_RDCH_1_DMA_FUNC_NUM_MASK (0x1F000U)
#define PCIE_DMA_IATU_DMA_CH_CONTROL1_OFF_RDCH_1_DMA_FUNC_NUM_SHIFT (12U)
/*! DMA_FUNC_NUM - DMA Channel Physical Function Number.
 *  0b00000..Physical Channel Function Number starts at 0.
 *  0b11111..The maximum number of Physical Functions is given by CX_NFUNC, so the maximum value of this field is CX_NFUNC-1.
 */
#define PCIE_DMA_IATU_DMA_CH_CONTROL1_OFF_RDCH_1_DMA_FUNC_NUM(x) (((uint32_t)(((uint32_t)(x)) << PCIE_DMA_IATU_DMA_CH_CONTROL1_OFF_RDCH_1_DMA_FUNC_NUM_SHIFT)) & PCIE_DMA_IATU_DMA_CH_CONTROL1_OFF_RDCH_1_DMA_FUNC_NUM_MASK)

#define PCIE_DMA_IATU_DMA_CH_CONTROL1_OFF_RDCH_1_DMA_MEM_TYPE_MASK (0x400000U)
#define PCIE_DMA_IATU_DMA_CH_CONTROL1_OFF_RDCH_1_DMA_MEM_TYPE_SHIFT (22U)
/*! DMA_MEM_TYPE - Master AXI ACE-Lite Cache Coherency Control.
 *  0b0..peripheral
 *  0b1..main memory
 */
#define PCIE_DMA_IATU_DMA_CH_CONTROL1_OFF_RDCH_1_DMA_MEM_TYPE(x) (((uint32_t)(((uint32_t)(x)) << PCIE_DMA_IATU_DMA_CH_CONTROL1_OFF_RDCH_1_DMA_MEM_TYPE_SHIFT)) & PCIE_DMA_IATU_DMA_CH_CONTROL1_OFF_RDCH_1_DMA_MEM_TYPE_MASK)

#define PCIE_DMA_IATU_DMA_CH_CONTROL1_OFF_RDCH_1_DMA_NS_DST_MASK (0x800000U)
#define PCIE_DMA_IATU_DMA_CH_CONTROL1_OFF_RDCH_1_DMA_NS_DST_SHIFT (23U)
/*! DMA_NS_DST - Destination No Snoop TLP Header Bit. */
#define PCIE_DMA_IATU_DMA_CH_CONTROL1_OFF_RDCH_1_DMA_NS_DST(x) (((uint32_t)(((uint32_t)(x)) << PCIE_DMA_IATU_DMA_CH_CONTROL1_OFF_RDCH_1_DMA_NS_DST_SHIFT)) & PCIE_DMA_IATU_DMA_CH_CONTROL1_OFF_RDCH_1_DMA_NS_DST_MASK)

#define PCIE_DMA_IATU_DMA_CH_CONTROL1_OFF_RDCH_1_DMA_NS_SRC_MASK (0x1000000U)
#define PCIE_DMA_IATU_DMA_CH_CONTROL1_OFF_RDCH_1_DMA_NS_SRC_SHIFT (24U)
/*! DMA_NS_SRC - Source No Snoop TLP Header Bit. */
#define PCIE_DMA_IATU_DMA_CH_CONTROL1_OFF_RDCH_1_DMA_NS_SRC(x) (((uint32_t)(((uint32_t)(x)) << PCIE_DMA_IATU_DMA_CH_CONTROL1_OFF_RDCH_1_DMA_NS_SRC_SHIFT)) & PCIE_DMA_IATU_DMA_CH_CONTROL1_OFF_RDCH_1_DMA_NS_SRC_MASK)

#define PCIE_DMA_IATU_DMA_CH_CONTROL1_OFF_RDCH_1_DMA_RO_MASK (0x2000000U)
#define PCIE_DMA_IATU_DMA_CH_CONTROL1_OFF_RDCH_1_DMA_RO_SHIFT (25U)
/*! DMA_RO - Relaxed Ordering TLP Header Bit (RO) */
#define PCIE_DMA_IATU_DMA_CH_CONTROL1_OFF_RDCH_1_DMA_RO(x) (((uint32_t)(((uint32_t)(x)) << PCIE_DMA_IATU_DMA_CH_CONTROL1_OFF_RDCH_1_DMA_RO_SHIFT)) & PCIE_DMA_IATU_DMA_CH_CONTROL1_OFF_RDCH_1_DMA_RO_MASK)

#define PCIE_DMA_IATU_DMA_CH_CONTROL1_OFF_RDCH_1_DMA_RESERVED5_MASK (0x4000000U)
#define PCIE_DMA_IATU_DMA_CH_CONTROL1_OFF_RDCH_1_DMA_RESERVED5_SHIFT (26U)
/*! DMA_RESERVED5 - Reserved. */
#define PCIE_DMA_IATU_DMA_CH_CONTROL1_OFF_RDCH_1_DMA_RESERVED5(x) (((uint32_t)(((uint32_t)(x)) << PCIE_DMA_IATU_DMA_CH_CONTROL1_OFF_RDCH_1_DMA_RESERVED5_SHIFT)) & PCIE_DMA_IATU_DMA_CH_CONTROL1_OFF_RDCH_1_DMA_RESERVED5_MASK)

#define PCIE_DMA_IATU_DMA_CH_CONTROL1_OFF_RDCH_1_DMA_TC_MASK (0x38000000U)
#define PCIE_DMA_IATU_DMA_CH_CONTROL1_OFF_RDCH_1_DMA_TC_SHIFT (27U)
/*! DMA_TC - Traffic Class TLP Header Bit (TC). */
#define PCIE_DMA_IATU_DMA_CH_CONTROL1_OFF_RDCH_1_DMA_TC(x) (((uint32_t)(((uint32_t)(x)) << PCIE_DMA_IATU_DMA_CH_CONTROL1_OFF_RDCH_1_DMA_TC_SHIFT)) & PCIE_DMA_IATU_DMA_CH_CONTROL1_OFF_RDCH_1_DMA_TC_MASK)

#define PCIE_DMA_IATU_DMA_CH_CONTROL1_OFF_RDCH_1_DMA_AT_MASK (0xC0000000U)
#define PCIE_DMA_IATU_DMA_CH_CONTROL1_OFF_RDCH_1_DMA_AT_SHIFT (30U)
/*! DMA_AT - Address Translation TLP Header Bit (AT). */
#define PCIE_DMA_IATU_DMA_CH_CONTROL1_OFF_RDCH_1_DMA_AT(x) (((uint32_t)(((uint32_t)(x)) << PCIE_DMA_IATU_DMA_CH_CONTROL1_OFF_RDCH_1_DMA_AT_SHIFT)) & PCIE_DMA_IATU_DMA_CH_CONTROL1_OFF_RDCH_1_DMA_AT_MASK)
/*! @} */

/*! @name DMA_TRANSFER_SIZE_OFF_RDCH_1 - DMA Read Transfer Size Register. */
/*! @{ */

#define PCIE_DMA_IATU_DMA_TRANSFER_SIZE_OFF_RDCH_1_DMA_TRANSFER_SIZE_MASK (0xFFFFFFFFU)
#define PCIE_DMA_IATU_DMA_TRANSFER_SIZE_OFF_RDCH_1_DMA_TRANSFER_SIZE_SHIFT (0U)
/*! DMA_TRANSFER_SIZE - DMA Transfer Size. */
#define PCIE_DMA_IATU_DMA_TRANSFER_SIZE_OFF_RDCH_1_DMA_TRANSFER_SIZE(x) (((uint32_t)(((uint32_t)(x)) << PCIE_DMA_IATU_DMA_TRANSFER_SIZE_OFF_RDCH_1_DMA_TRANSFER_SIZE_SHIFT)) & PCIE_DMA_IATU_DMA_TRANSFER_SIZE_OFF_RDCH_1_DMA_TRANSFER_SIZE_MASK)
/*! @} */

/*! @name DMA_SAR_LOW_OFF_RDCH_1 - DMA Read SAR Low Register. */
/*! @{ */

#define PCIE_DMA_IATU_DMA_SAR_LOW_OFF_RDCH_1_SRC_ADDR_REG_LOW_MASK (0xFFFFFFFFU)
#define PCIE_DMA_IATU_DMA_SAR_LOW_OFF_RDCH_1_SRC_ADDR_REG_LOW_SHIFT (0U)
/*! SRC_ADDR_REG_LOW - Source Address Register (Lower 32 bits). */
#define PCIE_DMA_IATU_DMA_SAR_LOW_OFF_RDCH_1_SRC_ADDR_REG_LOW(x) (((uint32_t)(((uint32_t)(x)) << PCIE_DMA_IATU_DMA_SAR_LOW_OFF_RDCH_1_SRC_ADDR_REG_LOW_SHIFT)) & PCIE_DMA_IATU_DMA_SAR_LOW_OFF_RDCH_1_SRC_ADDR_REG_LOW_MASK)
/*! @} */

/*! @name DMA_SAR_HIGH_OFF_RDCH_1 - DMA Read SAR High Register. */
/*! @{ */

#define PCIE_DMA_IATU_DMA_SAR_HIGH_OFF_RDCH_1_SRC_ADDR_REG_HIGH_MASK (0xFFFFFFFFU)
#define PCIE_DMA_IATU_DMA_SAR_HIGH_OFF_RDCH_1_SRC_ADDR_REG_HIGH_SHIFT (0U)
/*! SRC_ADDR_REG_HIGH - Source Address Register (higher 32 bits). */
#define PCIE_DMA_IATU_DMA_SAR_HIGH_OFF_RDCH_1_SRC_ADDR_REG_HIGH(x) (((uint32_t)(((uint32_t)(x)) << PCIE_DMA_IATU_DMA_SAR_HIGH_OFF_RDCH_1_SRC_ADDR_REG_HIGH_SHIFT)) & PCIE_DMA_IATU_DMA_SAR_HIGH_OFF_RDCH_1_SRC_ADDR_REG_HIGH_MASK)
/*! @} */

/*! @name DMA_DAR_LOW_OFF_RDCH_1 - DMA Read DAR Low Register. */
/*! @{ */

#define PCIE_DMA_IATU_DMA_DAR_LOW_OFF_RDCH_1_DST_ADDR_REG_LOW_MASK (0xFFFFFFFFU)
#define PCIE_DMA_IATU_DMA_DAR_LOW_OFF_RDCH_1_DST_ADDR_REG_LOW_SHIFT (0U)
/*! DST_ADDR_REG_LOW - Destination Address Register (Lower 32 bits). */
#define PCIE_DMA_IATU_DMA_DAR_LOW_OFF_RDCH_1_DST_ADDR_REG_LOW(x) (((uint32_t)(((uint32_t)(x)) << PCIE_DMA_IATU_DMA_DAR_LOW_OFF_RDCH_1_DST_ADDR_REG_LOW_SHIFT)) & PCIE_DMA_IATU_DMA_DAR_LOW_OFF_RDCH_1_DST_ADDR_REG_LOW_MASK)
/*! @} */

/*! @name DMA_DAR_HIGH_OFF_RDCH_1 - DMA Read DAR High Register. */
/*! @{ */

#define PCIE_DMA_IATU_DMA_DAR_HIGH_OFF_RDCH_1_DST_ADDR_REG_HIGH_MASK (0xFFFFFFFFU)
#define PCIE_DMA_IATU_DMA_DAR_HIGH_OFF_RDCH_1_DST_ADDR_REG_HIGH_SHIFT (0U)
/*! DST_ADDR_REG_HIGH - Destination Address Register (higher 32 bits). */
#define PCIE_DMA_IATU_DMA_DAR_HIGH_OFF_RDCH_1_DST_ADDR_REG_HIGH(x) (((uint32_t)(((uint32_t)(x)) << PCIE_DMA_IATU_DMA_DAR_HIGH_OFF_RDCH_1_DST_ADDR_REG_HIGH_SHIFT)) & PCIE_DMA_IATU_DMA_DAR_HIGH_OFF_RDCH_1_DST_ADDR_REG_HIGH_MASK)
/*! @} */

/*! @name DMA_LLP_LOW_OFF_RDCH_1 - DMA Read Linked List Pointer Low Register. */
/*! @{ */

#define PCIE_DMA_IATU_DMA_LLP_LOW_OFF_RDCH_1_LLP_LOW_MASK (0xFFFFFFFFU)
#define PCIE_DMA_IATU_DMA_LLP_LOW_OFF_RDCH_1_LLP_LOW_SHIFT (0U)
/*! LLP_LOW - Lower bits of the address of the linked list transfer list in local memory. */
#define PCIE_DMA_IATU_DMA_LLP_LOW_OFF_RDCH_1_LLP_LOW(x) (((uint32_t)(((uint32_t)(x)) << PCIE_DMA_IATU_DMA_LLP_LOW_OFF_RDCH_1_LLP_LOW_SHIFT)) & PCIE_DMA_IATU_DMA_LLP_LOW_OFF_RDCH_1_LLP_LOW_MASK)
/*! @} */

/*! @name DMA_LLP_HIGH_OFF_RDCH_1 - DMA Read Linked List Pointer High Register. */
/*! @{ */

#define PCIE_DMA_IATU_DMA_LLP_HIGH_OFF_RDCH_1_LLP_HIGH_MASK (0xFFFFFFFFU)
#define PCIE_DMA_IATU_DMA_LLP_HIGH_OFF_RDCH_1_LLP_HIGH_SHIFT (0U)
/*! LLP_HIGH - Higher 32 bits of the address of the linked list transfer list in local memory. */
#define PCIE_DMA_IATU_DMA_LLP_HIGH_OFF_RDCH_1_LLP_HIGH(x) (((uint32_t)(((uint32_t)(x)) << PCIE_DMA_IATU_DMA_LLP_HIGH_OFF_RDCH_1_LLP_HIGH_SHIFT)) & PCIE_DMA_IATU_DMA_LLP_HIGH_OFF_RDCH_1_LLP_HIGH_MASK)
/*! @} */

/*! @name DMA_CH_CONTROL1_OFF_WRCH_2 - DMA Write Channel Control 1 Register. */
/*! @{ */

#define PCIE_DMA_IATU_DMA_CH_CONTROL1_OFF_WRCH_2_CB_MASK (0x1U)
#define PCIE_DMA_IATU_DMA_CH_CONTROL1_OFF_WRCH_2_CB_SHIFT (0U)
/*! CB - Cycle Bit (CB). */
#define PCIE_DMA_IATU_DMA_CH_CONTROL1_OFF_WRCH_2_CB(x) (((uint32_t)(((uint32_t)(x)) << PCIE_DMA_IATU_DMA_CH_CONTROL1_OFF_WRCH_2_CB_SHIFT)) & PCIE_DMA_IATU_DMA_CH_CONTROL1_OFF_WRCH_2_CB_MASK)

#define PCIE_DMA_IATU_DMA_CH_CONTROL1_OFF_WRCH_2_TCB_MASK (0x2U)
#define PCIE_DMA_IATU_DMA_CH_CONTROL1_OFF_WRCH_2_TCB_SHIFT (1U)
/*! TCB - Toggle Cycle Bit (TCB). */
#define PCIE_DMA_IATU_DMA_CH_CONTROL1_OFF_WRCH_2_TCB(x) (((uint32_t)(((uint32_t)(x)) << PCIE_DMA_IATU_DMA_CH_CONTROL1_OFF_WRCH_2_TCB_SHIFT)) & PCIE_DMA_IATU_DMA_CH_CONTROL1_OFF_WRCH_2_TCB_MASK)

#define PCIE_DMA_IATU_DMA_CH_CONTROL1_OFF_WRCH_2_LLP_MASK (0x4U)
#define PCIE_DMA_IATU_DMA_CH_CONTROL1_OFF_WRCH_2_LLP_SHIFT (2U)
/*! LLP - Load Link Pointer (LLP). */
#define PCIE_DMA_IATU_DMA_CH_CONTROL1_OFF_WRCH_2_LLP(x) (((uint32_t)(((uint32_t)(x)) << PCIE_DMA_IATU_DMA_CH_CONTROL1_OFF_WRCH_2_LLP_SHIFT)) & PCIE_DMA_IATU_DMA_CH_CONTROL1_OFF_WRCH_2_LLP_MASK)

#define PCIE_DMA_IATU_DMA_CH_CONTROL1_OFF_WRCH_2_LIE_MASK (0x8U)
#define PCIE_DMA_IATU_DMA_CH_CONTROL1_OFF_WRCH_2_LIE_SHIFT (3U)
/*! LIE - Local Interrupt Enable (LIE). */
#define PCIE_DMA_IATU_DMA_CH_CONTROL1_OFF_WRCH_2_LIE(x) (((uint32_t)(((uint32_t)(x)) << PCIE_DMA_IATU_DMA_CH_CONTROL1_OFF_WRCH_2_LIE_SHIFT)) & PCIE_DMA_IATU_DMA_CH_CONTROL1_OFF_WRCH_2_LIE_MASK)

#define PCIE_DMA_IATU_DMA_CH_CONTROL1_OFF_WRCH_2_RIE_MASK (0x10U)
#define PCIE_DMA_IATU_DMA_CH_CONTROL1_OFF_WRCH_2_RIE_SHIFT (4U)
/*! RIE - Remote Interrupt Enable (RIE). */
#define PCIE_DMA_IATU_DMA_CH_CONTROL1_OFF_WRCH_2_RIE(x) (((uint32_t)(((uint32_t)(x)) << PCIE_DMA_IATU_DMA_CH_CONTROL1_OFF_WRCH_2_RIE_SHIFT)) & PCIE_DMA_IATU_DMA_CH_CONTROL1_OFF_WRCH_2_RIE_MASK)

#define PCIE_DMA_IATU_DMA_CH_CONTROL1_OFF_WRCH_2_CS_MASK (0x60U)
#define PCIE_DMA_IATU_DMA_CH_CONTROL1_OFF_WRCH_2_CS_SHIFT (5U)
/*! CS - Channel Status (CS).
 *  0b00..Reserved
 *  0b01..This channel is active and transferring data
 *  0b10..An error condition has been detected, and the DMA has stopped this channel
 *  0b11..The DMA has transferred all data for this channel, or you have prematurely stopped this channel by
 *        writing to the Stop field of the DMA Write Doorbell Register (DMA_WRITE_DOORBELL_OFF) or DMA Read Doorbell
 *        Register (DMA_READ_DOORBELL_OFF)
 */
#define PCIE_DMA_IATU_DMA_CH_CONTROL1_OFF_WRCH_2_CS(x) (((uint32_t)(((uint32_t)(x)) << PCIE_DMA_IATU_DMA_CH_CONTROL1_OFF_WRCH_2_CS_SHIFT)) & PCIE_DMA_IATU_DMA_CH_CONTROL1_OFF_WRCH_2_CS_MASK)

#define PCIE_DMA_IATU_DMA_CH_CONTROL1_OFF_WRCH_2_DMA_RESERVED0_MASK (0x80U)
#define PCIE_DMA_IATU_DMA_CH_CONTROL1_OFF_WRCH_2_DMA_RESERVED0_SHIFT (7U)
/*! DMA_RESERVED0 - Reserved. */
#define PCIE_DMA_IATU_DMA_CH_CONTROL1_OFF_WRCH_2_DMA_RESERVED0(x) (((uint32_t)(((uint32_t)(x)) << PCIE_DMA_IATU_DMA_CH_CONTROL1_OFF_WRCH_2_DMA_RESERVED0_SHIFT)) & PCIE_DMA_IATU_DMA_CH_CONTROL1_OFF_WRCH_2_DMA_RESERVED0_MASK)

#define PCIE_DMA_IATU_DMA_CH_CONTROL1_OFF_WRCH_2_CCS_MASK (0x100U)
#define PCIE_DMA_IATU_DMA_CH_CONTROL1_OFF_WRCH_2_CCS_SHIFT (8U)
/*! CCS - Consumer Cycle State (CCS). */
#define PCIE_DMA_IATU_DMA_CH_CONTROL1_OFF_WRCH_2_CCS(x) (((uint32_t)(((uint32_t)(x)) << PCIE_DMA_IATU_DMA_CH_CONTROL1_OFF_WRCH_2_CCS_SHIFT)) & PCIE_DMA_IATU_DMA_CH_CONTROL1_OFF_WRCH_2_CCS_MASK)

#define PCIE_DMA_IATU_DMA_CH_CONTROL1_OFF_WRCH_2_LLE_MASK (0x200U)
#define PCIE_DMA_IATU_DMA_CH_CONTROL1_OFF_WRCH_2_LLE_SHIFT (9U)
/*! LLE - Linked List Enable (LLE).
 *  0b0..Disable linked list operation
 *  0b1..Enable linked list operation
 */
#define PCIE_DMA_IATU_DMA_CH_CONTROL1_OFF_WRCH_2_LLE(x) (((uint32_t)(((uint32_t)(x)) << PCIE_DMA_IATU_DMA_CH_CONTROL1_OFF_WRCH_2_LLE_SHIFT)) & PCIE_DMA_IATU_DMA_CH_CONTROL1_OFF_WRCH_2_LLE_MASK)

#define PCIE_DMA_IATU_DMA_CH_CONTROL1_OFF_WRCH_2_DMA_RESERVED1_MASK (0xC00U)
#define PCIE_DMA_IATU_DMA_CH_CONTROL1_OFF_WRCH_2_DMA_RESERVED1_SHIFT (10U)
/*! DMA_RESERVED1 - Reserved. */
#define PCIE_DMA_IATU_DMA_CH_CONTROL1_OFF_WRCH_2_DMA_RESERVED1(x) (((uint32_t)(((uint32_t)(x)) << PCIE_DMA_IATU_DMA_CH_CONTROL1_OFF_WRCH_2_DMA_RESERVED1_SHIFT)) & PCIE_DMA_IATU_DMA_CH_CONTROL1_OFF_WRCH_2_DMA_RESERVED1_MASK)

#define PCIE_DMA_IATU_DMA_CH_CONTROL1_OFF_WRCH_2_DMA_FUNC_NUM_MASK (0x1F000U)
#define PCIE_DMA_IATU_DMA_CH_CONTROL1_OFF_WRCH_2_DMA_FUNC_NUM_SHIFT (12U)
/*! DMA_FUNC_NUM - DMA Channel Physical Function Number.
 *  0b00000..Physical Channel Function Number starts at 0.
 *  0b11111..The maximum number of Physical Functions is given by CX_NFUNC, so the maximum value of this field is CX_NFUNC-1.
 */
#define PCIE_DMA_IATU_DMA_CH_CONTROL1_OFF_WRCH_2_DMA_FUNC_NUM(x) (((uint32_t)(((uint32_t)(x)) << PCIE_DMA_IATU_DMA_CH_CONTROL1_OFF_WRCH_2_DMA_FUNC_NUM_SHIFT)) & PCIE_DMA_IATU_DMA_CH_CONTROL1_OFF_WRCH_2_DMA_FUNC_NUM_MASK)

#define PCIE_DMA_IATU_DMA_CH_CONTROL1_OFF_WRCH_2_DMA_MEM_TYPE_MASK (0x400000U)
#define PCIE_DMA_IATU_DMA_CH_CONTROL1_OFF_WRCH_2_DMA_MEM_TYPE_SHIFT (22U)
/*! DMA_MEM_TYPE - Master AXI ACE-Lite Cache Coherency Control.
 *  0b0..peripheral type
 *  0b1..memory type
 */
#define PCIE_DMA_IATU_DMA_CH_CONTROL1_OFF_WRCH_2_DMA_MEM_TYPE(x) (((uint32_t)(((uint32_t)(x)) << PCIE_DMA_IATU_DMA_CH_CONTROL1_OFF_WRCH_2_DMA_MEM_TYPE_SHIFT)) & PCIE_DMA_IATU_DMA_CH_CONTROL1_OFF_WRCH_2_DMA_MEM_TYPE_MASK)

#define PCIE_DMA_IATU_DMA_CH_CONTROL1_OFF_WRCH_2_DMA_NS_DST_MASK (0x800000U)
#define PCIE_DMA_IATU_DMA_CH_CONTROL1_OFF_WRCH_2_DMA_NS_DST_SHIFT (23U)
/*! DMA_NS_DST - Destination No Snoop TLP Header Bit. */
#define PCIE_DMA_IATU_DMA_CH_CONTROL1_OFF_WRCH_2_DMA_NS_DST(x) (((uint32_t)(((uint32_t)(x)) << PCIE_DMA_IATU_DMA_CH_CONTROL1_OFF_WRCH_2_DMA_NS_DST_SHIFT)) & PCIE_DMA_IATU_DMA_CH_CONTROL1_OFF_WRCH_2_DMA_NS_DST_MASK)

#define PCIE_DMA_IATU_DMA_CH_CONTROL1_OFF_WRCH_2_DMA_NS_SRC_MASK (0x1000000U)
#define PCIE_DMA_IATU_DMA_CH_CONTROL1_OFF_WRCH_2_DMA_NS_SRC_SHIFT (24U)
/*! DMA_NS_SRC - Source No Snoop TLP Header Bit. */
#define PCIE_DMA_IATU_DMA_CH_CONTROL1_OFF_WRCH_2_DMA_NS_SRC(x) (((uint32_t)(((uint32_t)(x)) << PCIE_DMA_IATU_DMA_CH_CONTROL1_OFF_WRCH_2_DMA_NS_SRC_SHIFT)) & PCIE_DMA_IATU_DMA_CH_CONTROL1_OFF_WRCH_2_DMA_NS_SRC_MASK)

#define PCIE_DMA_IATU_DMA_CH_CONTROL1_OFF_WRCH_2_DMA_RO_MASK (0x2000000U)
#define PCIE_DMA_IATU_DMA_CH_CONTROL1_OFF_WRCH_2_DMA_RO_SHIFT (25U)
/*! DMA_RO - Relaxed Ordering TLP Header Bit (RO). */
#define PCIE_DMA_IATU_DMA_CH_CONTROL1_OFF_WRCH_2_DMA_RO(x) (((uint32_t)(((uint32_t)(x)) << PCIE_DMA_IATU_DMA_CH_CONTROL1_OFF_WRCH_2_DMA_RO_SHIFT)) & PCIE_DMA_IATU_DMA_CH_CONTROL1_OFF_WRCH_2_DMA_RO_MASK)

#define PCIE_DMA_IATU_DMA_CH_CONTROL1_OFF_WRCH_2_DMA_RESERVED5_MASK (0x4000000U)
#define PCIE_DMA_IATU_DMA_CH_CONTROL1_OFF_WRCH_2_DMA_RESERVED5_SHIFT (26U)
/*! DMA_RESERVED5 - Reserved. */
#define PCIE_DMA_IATU_DMA_CH_CONTROL1_OFF_WRCH_2_DMA_RESERVED5(x) (((uint32_t)(((uint32_t)(x)) << PCIE_DMA_IATU_DMA_CH_CONTROL1_OFF_WRCH_2_DMA_RESERVED5_SHIFT)) & PCIE_DMA_IATU_DMA_CH_CONTROL1_OFF_WRCH_2_DMA_RESERVED5_MASK)

#define PCIE_DMA_IATU_DMA_CH_CONTROL1_OFF_WRCH_2_DMA_TC_MASK (0x38000000U)
#define PCIE_DMA_IATU_DMA_CH_CONTROL1_OFF_WRCH_2_DMA_TC_SHIFT (27U)
/*! DMA_TC - Traffic Class TLP Header Bit (TC). */
#define PCIE_DMA_IATU_DMA_CH_CONTROL1_OFF_WRCH_2_DMA_TC(x) (((uint32_t)(((uint32_t)(x)) << PCIE_DMA_IATU_DMA_CH_CONTROL1_OFF_WRCH_2_DMA_TC_SHIFT)) & PCIE_DMA_IATU_DMA_CH_CONTROL1_OFF_WRCH_2_DMA_TC_MASK)

#define PCIE_DMA_IATU_DMA_CH_CONTROL1_OFF_WRCH_2_DMA_AT_MASK (0xC0000000U)
#define PCIE_DMA_IATU_DMA_CH_CONTROL1_OFF_WRCH_2_DMA_AT_SHIFT (30U)
/*! DMA_AT - Address Translation TLP Header Bit (AT). */
#define PCIE_DMA_IATU_DMA_CH_CONTROL1_OFF_WRCH_2_DMA_AT(x) (((uint32_t)(((uint32_t)(x)) << PCIE_DMA_IATU_DMA_CH_CONTROL1_OFF_WRCH_2_DMA_AT_SHIFT)) & PCIE_DMA_IATU_DMA_CH_CONTROL1_OFF_WRCH_2_DMA_AT_MASK)
/*! @} */

/*! @name DMA_TRANSFER_SIZE_OFF_WRCH_2 - DMA Write Transfer Size Register. */
/*! @{ */

#define PCIE_DMA_IATU_DMA_TRANSFER_SIZE_OFF_WRCH_2_DMA_TRANSFER_SIZE_MASK (0xFFFFFFFFU)
#define PCIE_DMA_IATU_DMA_TRANSFER_SIZE_OFF_WRCH_2_DMA_TRANSFER_SIZE_SHIFT (0U)
/*! DMA_TRANSFER_SIZE - DMA Transfer Size. */
#define PCIE_DMA_IATU_DMA_TRANSFER_SIZE_OFF_WRCH_2_DMA_TRANSFER_SIZE(x) (((uint32_t)(((uint32_t)(x)) << PCIE_DMA_IATU_DMA_TRANSFER_SIZE_OFF_WRCH_2_DMA_TRANSFER_SIZE_SHIFT)) & PCIE_DMA_IATU_DMA_TRANSFER_SIZE_OFF_WRCH_2_DMA_TRANSFER_SIZE_MASK)
/*! @} */

/*! @name DMA_SAR_LOW_OFF_WRCH_2 - DMA Write SAR Low Register. */
/*! @{ */

#define PCIE_DMA_IATU_DMA_SAR_LOW_OFF_WRCH_2_SRC_ADDR_REG_LOW_MASK (0xFFFFFFFFU)
#define PCIE_DMA_IATU_DMA_SAR_LOW_OFF_WRCH_2_SRC_ADDR_REG_LOW_SHIFT (0U)
/*! SRC_ADDR_REG_LOW - Source Address Register (lower 32 bits). */
#define PCIE_DMA_IATU_DMA_SAR_LOW_OFF_WRCH_2_SRC_ADDR_REG_LOW(x) (((uint32_t)(((uint32_t)(x)) << PCIE_DMA_IATU_DMA_SAR_LOW_OFF_WRCH_2_SRC_ADDR_REG_LOW_SHIFT)) & PCIE_DMA_IATU_DMA_SAR_LOW_OFF_WRCH_2_SRC_ADDR_REG_LOW_MASK)
/*! @} */

/*! @name DMA_SAR_HIGH_OFF_WRCH_2 - DMA Write SAR High Register. */
/*! @{ */

#define PCIE_DMA_IATU_DMA_SAR_HIGH_OFF_WRCH_2_SRC_ADDR_REG_HIGH_MASK (0xFFFFFFFFU)
#define PCIE_DMA_IATU_DMA_SAR_HIGH_OFF_WRCH_2_SRC_ADDR_REG_HIGH_SHIFT (0U)
/*! SRC_ADDR_REG_HIGH - Source Address Register (higher 32 bits). */
#define PCIE_DMA_IATU_DMA_SAR_HIGH_OFF_WRCH_2_SRC_ADDR_REG_HIGH(x) (((uint32_t)(((uint32_t)(x)) << PCIE_DMA_IATU_DMA_SAR_HIGH_OFF_WRCH_2_SRC_ADDR_REG_HIGH_SHIFT)) & PCIE_DMA_IATU_DMA_SAR_HIGH_OFF_WRCH_2_SRC_ADDR_REG_HIGH_MASK)
/*! @} */

/*! @name DMA_DAR_LOW_OFF_WRCH_2 - DMA Write DAR Low Register. */
/*! @{ */

#define PCIE_DMA_IATU_DMA_DAR_LOW_OFF_WRCH_2_DST_ADDR_REG_LOW_MASK (0xFFFFFFFFU)
#define PCIE_DMA_IATU_DMA_DAR_LOW_OFF_WRCH_2_DST_ADDR_REG_LOW_SHIFT (0U)
/*! DST_ADDR_REG_LOW - Destination Address Register (lower 32 bits). */
#define PCIE_DMA_IATU_DMA_DAR_LOW_OFF_WRCH_2_DST_ADDR_REG_LOW(x) (((uint32_t)(((uint32_t)(x)) << PCIE_DMA_IATU_DMA_DAR_LOW_OFF_WRCH_2_DST_ADDR_REG_LOW_SHIFT)) & PCIE_DMA_IATU_DMA_DAR_LOW_OFF_WRCH_2_DST_ADDR_REG_LOW_MASK)
/*! @} */

/*! @name DMA_DAR_HIGH_OFF_WRCH_2 - DMA Write DAR High Register. */
/*! @{ */

#define PCIE_DMA_IATU_DMA_DAR_HIGH_OFF_WRCH_2_DST_ADDR_REG_HIGH_MASK (0xFFFFFFFFU)
#define PCIE_DMA_IATU_DMA_DAR_HIGH_OFF_WRCH_2_DST_ADDR_REG_HIGH_SHIFT (0U)
/*! DST_ADDR_REG_HIGH - Destination Address Register (Higher 32 bits). */
#define PCIE_DMA_IATU_DMA_DAR_HIGH_OFF_WRCH_2_DST_ADDR_REG_HIGH(x) (((uint32_t)(((uint32_t)(x)) << PCIE_DMA_IATU_DMA_DAR_HIGH_OFF_WRCH_2_DST_ADDR_REG_HIGH_SHIFT)) & PCIE_DMA_IATU_DMA_DAR_HIGH_OFF_WRCH_2_DST_ADDR_REG_HIGH_MASK)
/*! @} */

/*! @name DMA_LLP_LOW_OFF_WRCH_2 - DMA Write Linked List Pointer Low Register. */
/*! @{ */

#define PCIE_DMA_IATU_DMA_LLP_LOW_OFF_WRCH_2_LLP_LOW_MASK (0xFFFFFFFFU)
#define PCIE_DMA_IATU_DMA_LLP_LOW_OFF_WRCH_2_LLP_LOW_SHIFT (0U)
/*! LLP_LOW - Lower bits of the address of the linked list transfer list in local memory. */
#define PCIE_DMA_IATU_DMA_LLP_LOW_OFF_WRCH_2_LLP_LOW(x) (((uint32_t)(((uint32_t)(x)) << PCIE_DMA_IATU_DMA_LLP_LOW_OFF_WRCH_2_LLP_LOW_SHIFT)) & PCIE_DMA_IATU_DMA_LLP_LOW_OFF_WRCH_2_LLP_LOW_MASK)
/*! @} */

/*! @name DMA_LLP_HIGH_OFF_WRCH_2 - DMA Write Linked List Pointer High Register. */
/*! @{ */

#define PCIE_DMA_IATU_DMA_LLP_HIGH_OFF_WRCH_2_LLP_HIGH_MASK (0xFFFFFFFFU)
#define PCIE_DMA_IATU_DMA_LLP_HIGH_OFF_WRCH_2_LLP_HIGH_SHIFT (0U)
/*! LLP_HIGH - Higher 32 bits of the address of the linked list transfer list in local memory. */
#define PCIE_DMA_IATU_DMA_LLP_HIGH_OFF_WRCH_2_LLP_HIGH(x) (((uint32_t)(((uint32_t)(x)) << PCIE_DMA_IATU_DMA_LLP_HIGH_OFF_WRCH_2_LLP_HIGH_SHIFT)) & PCIE_DMA_IATU_DMA_LLP_HIGH_OFF_WRCH_2_LLP_HIGH_MASK)
/*! @} */

/*! @name DMA_CH_CONTROL1_OFF_RDCH_2 - DMA Read Channel Control 1 Register. */
/*! @{ */

#define PCIE_DMA_IATU_DMA_CH_CONTROL1_OFF_RDCH_2_CB_MASK (0x1U)
#define PCIE_DMA_IATU_DMA_CH_CONTROL1_OFF_RDCH_2_CB_SHIFT (0U)
/*! CB - Cycle Bit (CB). */
#define PCIE_DMA_IATU_DMA_CH_CONTROL1_OFF_RDCH_2_CB(x) (((uint32_t)(((uint32_t)(x)) << PCIE_DMA_IATU_DMA_CH_CONTROL1_OFF_RDCH_2_CB_SHIFT)) & PCIE_DMA_IATU_DMA_CH_CONTROL1_OFF_RDCH_2_CB_MASK)

#define PCIE_DMA_IATU_DMA_CH_CONTROL1_OFF_RDCH_2_TCB_MASK (0x2U)
#define PCIE_DMA_IATU_DMA_CH_CONTROL1_OFF_RDCH_2_TCB_SHIFT (1U)
/*! TCB - Toggle Cycle Bit (TCB). */
#define PCIE_DMA_IATU_DMA_CH_CONTROL1_OFF_RDCH_2_TCB(x) (((uint32_t)(((uint32_t)(x)) << PCIE_DMA_IATU_DMA_CH_CONTROL1_OFF_RDCH_2_TCB_SHIFT)) & PCIE_DMA_IATU_DMA_CH_CONTROL1_OFF_RDCH_2_TCB_MASK)

#define PCIE_DMA_IATU_DMA_CH_CONTROL1_OFF_RDCH_2_LLP_MASK (0x4U)
#define PCIE_DMA_IATU_DMA_CH_CONTROL1_OFF_RDCH_2_LLP_SHIFT (2U)
/*! LLP - Load Link Pointer (LLP). */
#define PCIE_DMA_IATU_DMA_CH_CONTROL1_OFF_RDCH_2_LLP(x) (((uint32_t)(((uint32_t)(x)) << PCIE_DMA_IATU_DMA_CH_CONTROL1_OFF_RDCH_2_LLP_SHIFT)) & PCIE_DMA_IATU_DMA_CH_CONTROL1_OFF_RDCH_2_LLP_MASK)

#define PCIE_DMA_IATU_DMA_CH_CONTROL1_OFF_RDCH_2_LIE_MASK (0x8U)
#define PCIE_DMA_IATU_DMA_CH_CONTROL1_OFF_RDCH_2_LIE_SHIFT (3U)
/*! LIE - Local Interrupt Enable (LIE). */
#define PCIE_DMA_IATU_DMA_CH_CONTROL1_OFF_RDCH_2_LIE(x) (((uint32_t)(((uint32_t)(x)) << PCIE_DMA_IATU_DMA_CH_CONTROL1_OFF_RDCH_2_LIE_SHIFT)) & PCIE_DMA_IATU_DMA_CH_CONTROL1_OFF_RDCH_2_LIE_MASK)

#define PCIE_DMA_IATU_DMA_CH_CONTROL1_OFF_RDCH_2_RIE_MASK (0x10U)
#define PCIE_DMA_IATU_DMA_CH_CONTROL1_OFF_RDCH_2_RIE_SHIFT (4U)
/*! RIE - Remote Interrupt Enable (RIE). */
#define PCIE_DMA_IATU_DMA_CH_CONTROL1_OFF_RDCH_2_RIE(x) (((uint32_t)(((uint32_t)(x)) << PCIE_DMA_IATU_DMA_CH_CONTROL1_OFF_RDCH_2_RIE_SHIFT)) & PCIE_DMA_IATU_DMA_CH_CONTROL1_OFF_RDCH_2_RIE_MASK)

#define PCIE_DMA_IATU_DMA_CH_CONTROL1_OFF_RDCH_2_CS_MASK (0x60U)
#define PCIE_DMA_IATU_DMA_CH_CONTROL1_OFF_RDCH_2_CS_SHIFT (5U)
/*! CS - Channel Status (CS).
 *  0b00..Reserved
 *  0b01..Running. This channel is active and transferring data.
 *  0b10..Halted. An error condition has been detected, and the DMA has stopped this channel.
 *  0b11..Stopped. The DMA has transferred all data for this channel, or you have prematurely stopped this channel
 *        by writing to the Stop field of the DMA Read Doorbell Register (DMA_WRITE_DOORBELL_OFF) or DMA Read
 *        Doorbell Register (DMA_READ_DOORBELL_OFF).
 */
#define PCIE_DMA_IATU_DMA_CH_CONTROL1_OFF_RDCH_2_CS(x) (((uint32_t)(((uint32_t)(x)) << PCIE_DMA_IATU_DMA_CH_CONTROL1_OFF_RDCH_2_CS_SHIFT)) & PCIE_DMA_IATU_DMA_CH_CONTROL1_OFF_RDCH_2_CS_MASK)

#define PCIE_DMA_IATU_DMA_CH_CONTROL1_OFF_RDCH_2_DMA_RESERVED0_MASK (0x80U)
#define PCIE_DMA_IATU_DMA_CH_CONTROL1_OFF_RDCH_2_DMA_RESERVED0_SHIFT (7U)
/*! DMA_RESERVED0 - Reserved. */
#define PCIE_DMA_IATU_DMA_CH_CONTROL1_OFF_RDCH_2_DMA_RESERVED0(x) (((uint32_t)(((uint32_t)(x)) << PCIE_DMA_IATU_DMA_CH_CONTROL1_OFF_RDCH_2_DMA_RESERVED0_SHIFT)) & PCIE_DMA_IATU_DMA_CH_CONTROL1_OFF_RDCH_2_DMA_RESERVED0_MASK)

#define PCIE_DMA_IATU_DMA_CH_CONTROL1_OFF_RDCH_2_CCS_MASK (0x100U)
#define PCIE_DMA_IATU_DMA_CH_CONTROL1_OFF_RDCH_2_CCS_SHIFT (8U)
/*! CCS - Consumer Cycle State (CCS). */
#define PCIE_DMA_IATU_DMA_CH_CONTROL1_OFF_RDCH_2_CCS(x) (((uint32_t)(((uint32_t)(x)) << PCIE_DMA_IATU_DMA_CH_CONTROL1_OFF_RDCH_2_CCS_SHIFT)) & PCIE_DMA_IATU_DMA_CH_CONTROL1_OFF_RDCH_2_CCS_MASK)

#define PCIE_DMA_IATU_DMA_CH_CONTROL1_OFF_RDCH_2_LLE_MASK (0x200U)
#define PCIE_DMA_IATU_DMA_CH_CONTROL1_OFF_RDCH_2_LLE_SHIFT (9U)
/*! LLE - Linked List Enable (LLE).
 *  0b0..Disable linked list operation
 *  0b1..Enable linked list operation
 */
#define PCIE_DMA_IATU_DMA_CH_CONTROL1_OFF_RDCH_2_LLE(x) (((uint32_t)(((uint32_t)(x)) << PCIE_DMA_IATU_DMA_CH_CONTROL1_OFF_RDCH_2_LLE_SHIFT)) & PCIE_DMA_IATU_DMA_CH_CONTROL1_OFF_RDCH_2_LLE_MASK)

#define PCIE_DMA_IATU_DMA_CH_CONTROL1_OFF_RDCH_2_DMA_RESERVED1_MASK (0xC00U)
#define PCIE_DMA_IATU_DMA_CH_CONTROL1_OFF_RDCH_2_DMA_RESERVED1_SHIFT (10U)
/*! DMA_RESERVED1 - Reserved. */
#define PCIE_DMA_IATU_DMA_CH_CONTROL1_OFF_RDCH_2_DMA_RESERVED1(x) (((uint32_t)(((uint32_t)(x)) << PCIE_DMA_IATU_DMA_CH_CONTROL1_OFF_RDCH_2_DMA_RESERVED1_SHIFT)) & PCIE_DMA_IATU_DMA_CH_CONTROL1_OFF_RDCH_2_DMA_RESERVED1_MASK)

#define PCIE_DMA_IATU_DMA_CH_CONTROL1_OFF_RDCH_2_DMA_FUNC_NUM_MASK (0x1F000U)
#define PCIE_DMA_IATU_DMA_CH_CONTROL1_OFF_RDCH_2_DMA_FUNC_NUM_SHIFT (12U)
/*! DMA_FUNC_NUM - DMA Channel Physical Function Number.
 *  0b00000..Physical Channel Function Number starts at 0.
 *  0b11111..The maximum number of Physical Functions is given by CX_NFUNC, so the maximum value of this field is CX_NFUNC-1.
 */
#define PCIE_DMA_IATU_DMA_CH_CONTROL1_OFF_RDCH_2_DMA_FUNC_NUM(x) (((uint32_t)(((uint32_t)(x)) << PCIE_DMA_IATU_DMA_CH_CONTROL1_OFF_RDCH_2_DMA_FUNC_NUM_SHIFT)) & PCIE_DMA_IATU_DMA_CH_CONTROL1_OFF_RDCH_2_DMA_FUNC_NUM_MASK)

#define PCIE_DMA_IATU_DMA_CH_CONTROL1_OFF_RDCH_2_DMA_MEM_TYPE_MASK (0x400000U)
#define PCIE_DMA_IATU_DMA_CH_CONTROL1_OFF_RDCH_2_DMA_MEM_TYPE_SHIFT (22U)
/*! DMA_MEM_TYPE - Master AXI ACE-Lite Cache Coherency Control.
 *  0b0..peripheral
 *  0b1..main memory
 */
#define PCIE_DMA_IATU_DMA_CH_CONTROL1_OFF_RDCH_2_DMA_MEM_TYPE(x) (((uint32_t)(((uint32_t)(x)) << PCIE_DMA_IATU_DMA_CH_CONTROL1_OFF_RDCH_2_DMA_MEM_TYPE_SHIFT)) & PCIE_DMA_IATU_DMA_CH_CONTROL1_OFF_RDCH_2_DMA_MEM_TYPE_MASK)

#define PCIE_DMA_IATU_DMA_CH_CONTROL1_OFF_RDCH_2_DMA_NS_DST_MASK (0x800000U)
#define PCIE_DMA_IATU_DMA_CH_CONTROL1_OFF_RDCH_2_DMA_NS_DST_SHIFT (23U)
/*! DMA_NS_DST - Destination No Snoop TLP Header Bit. */
#define PCIE_DMA_IATU_DMA_CH_CONTROL1_OFF_RDCH_2_DMA_NS_DST(x) (((uint32_t)(((uint32_t)(x)) << PCIE_DMA_IATU_DMA_CH_CONTROL1_OFF_RDCH_2_DMA_NS_DST_SHIFT)) & PCIE_DMA_IATU_DMA_CH_CONTROL1_OFF_RDCH_2_DMA_NS_DST_MASK)

#define PCIE_DMA_IATU_DMA_CH_CONTROL1_OFF_RDCH_2_DMA_NS_SRC_MASK (0x1000000U)
#define PCIE_DMA_IATU_DMA_CH_CONTROL1_OFF_RDCH_2_DMA_NS_SRC_SHIFT (24U)
/*! DMA_NS_SRC - Source No Snoop TLP Header Bit. */
#define PCIE_DMA_IATU_DMA_CH_CONTROL1_OFF_RDCH_2_DMA_NS_SRC(x) (((uint32_t)(((uint32_t)(x)) << PCIE_DMA_IATU_DMA_CH_CONTROL1_OFF_RDCH_2_DMA_NS_SRC_SHIFT)) & PCIE_DMA_IATU_DMA_CH_CONTROL1_OFF_RDCH_2_DMA_NS_SRC_MASK)

#define PCIE_DMA_IATU_DMA_CH_CONTROL1_OFF_RDCH_2_DMA_RO_MASK (0x2000000U)
#define PCIE_DMA_IATU_DMA_CH_CONTROL1_OFF_RDCH_2_DMA_RO_SHIFT (25U)
/*! DMA_RO - Relaxed Ordering TLP Header Bit (RO) */
#define PCIE_DMA_IATU_DMA_CH_CONTROL1_OFF_RDCH_2_DMA_RO(x) (((uint32_t)(((uint32_t)(x)) << PCIE_DMA_IATU_DMA_CH_CONTROL1_OFF_RDCH_2_DMA_RO_SHIFT)) & PCIE_DMA_IATU_DMA_CH_CONTROL1_OFF_RDCH_2_DMA_RO_MASK)

#define PCIE_DMA_IATU_DMA_CH_CONTROL1_OFF_RDCH_2_DMA_RESERVED5_MASK (0x4000000U)
#define PCIE_DMA_IATU_DMA_CH_CONTROL1_OFF_RDCH_2_DMA_RESERVED5_SHIFT (26U)
/*! DMA_RESERVED5 - Reserved. */
#define PCIE_DMA_IATU_DMA_CH_CONTROL1_OFF_RDCH_2_DMA_RESERVED5(x) (((uint32_t)(((uint32_t)(x)) << PCIE_DMA_IATU_DMA_CH_CONTROL1_OFF_RDCH_2_DMA_RESERVED5_SHIFT)) & PCIE_DMA_IATU_DMA_CH_CONTROL1_OFF_RDCH_2_DMA_RESERVED5_MASK)

#define PCIE_DMA_IATU_DMA_CH_CONTROL1_OFF_RDCH_2_DMA_TC_MASK (0x38000000U)
#define PCIE_DMA_IATU_DMA_CH_CONTROL1_OFF_RDCH_2_DMA_TC_SHIFT (27U)
/*! DMA_TC - Traffic Class TLP Header Bit (TC). */
#define PCIE_DMA_IATU_DMA_CH_CONTROL1_OFF_RDCH_2_DMA_TC(x) (((uint32_t)(((uint32_t)(x)) << PCIE_DMA_IATU_DMA_CH_CONTROL1_OFF_RDCH_2_DMA_TC_SHIFT)) & PCIE_DMA_IATU_DMA_CH_CONTROL1_OFF_RDCH_2_DMA_TC_MASK)

#define PCIE_DMA_IATU_DMA_CH_CONTROL1_OFF_RDCH_2_DMA_AT_MASK (0xC0000000U)
#define PCIE_DMA_IATU_DMA_CH_CONTROL1_OFF_RDCH_2_DMA_AT_SHIFT (30U)
/*! DMA_AT - Address Translation TLP Header Bit (AT). */
#define PCIE_DMA_IATU_DMA_CH_CONTROL1_OFF_RDCH_2_DMA_AT(x) (((uint32_t)(((uint32_t)(x)) << PCIE_DMA_IATU_DMA_CH_CONTROL1_OFF_RDCH_2_DMA_AT_SHIFT)) & PCIE_DMA_IATU_DMA_CH_CONTROL1_OFF_RDCH_2_DMA_AT_MASK)
/*! @} */

/*! @name DMA_TRANSFER_SIZE_OFF_RDCH_2 - DMA Read Transfer Size Register. */
/*! @{ */

#define PCIE_DMA_IATU_DMA_TRANSFER_SIZE_OFF_RDCH_2_DMA_TRANSFER_SIZE_MASK (0xFFFFFFFFU)
#define PCIE_DMA_IATU_DMA_TRANSFER_SIZE_OFF_RDCH_2_DMA_TRANSFER_SIZE_SHIFT (0U)
/*! DMA_TRANSFER_SIZE - DMA Transfer Size. */
#define PCIE_DMA_IATU_DMA_TRANSFER_SIZE_OFF_RDCH_2_DMA_TRANSFER_SIZE(x) (((uint32_t)(((uint32_t)(x)) << PCIE_DMA_IATU_DMA_TRANSFER_SIZE_OFF_RDCH_2_DMA_TRANSFER_SIZE_SHIFT)) & PCIE_DMA_IATU_DMA_TRANSFER_SIZE_OFF_RDCH_2_DMA_TRANSFER_SIZE_MASK)
/*! @} */

/*! @name DMA_SAR_LOW_OFF_RDCH_2 - DMA Read SAR Low Register. */
/*! @{ */

#define PCIE_DMA_IATU_DMA_SAR_LOW_OFF_RDCH_2_SRC_ADDR_REG_LOW_MASK (0xFFFFFFFFU)
#define PCIE_DMA_IATU_DMA_SAR_LOW_OFF_RDCH_2_SRC_ADDR_REG_LOW_SHIFT (0U)
/*! SRC_ADDR_REG_LOW - Source Address Register (Lower 32 bits). */
#define PCIE_DMA_IATU_DMA_SAR_LOW_OFF_RDCH_2_SRC_ADDR_REG_LOW(x) (((uint32_t)(((uint32_t)(x)) << PCIE_DMA_IATU_DMA_SAR_LOW_OFF_RDCH_2_SRC_ADDR_REG_LOW_SHIFT)) & PCIE_DMA_IATU_DMA_SAR_LOW_OFF_RDCH_2_SRC_ADDR_REG_LOW_MASK)
/*! @} */

/*! @name DMA_SAR_HIGH_OFF_RDCH_2 - DMA Read SAR High Register. */
/*! @{ */

#define PCIE_DMA_IATU_DMA_SAR_HIGH_OFF_RDCH_2_SRC_ADDR_REG_HIGH_MASK (0xFFFFFFFFU)
#define PCIE_DMA_IATU_DMA_SAR_HIGH_OFF_RDCH_2_SRC_ADDR_REG_HIGH_SHIFT (0U)
/*! SRC_ADDR_REG_HIGH - Source Address Register (higher 32 bits). */
#define PCIE_DMA_IATU_DMA_SAR_HIGH_OFF_RDCH_2_SRC_ADDR_REG_HIGH(x) (((uint32_t)(((uint32_t)(x)) << PCIE_DMA_IATU_DMA_SAR_HIGH_OFF_RDCH_2_SRC_ADDR_REG_HIGH_SHIFT)) & PCIE_DMA_IATU_DMA_SAR_HIGH_OFF_RDCH_2_SRC_ADDR_REG_HIGH_MASK)
/*! @} */

/*! @name DMA_DAR_LOW_OFF_RDCH_2 - DMA Read DAR Low Register. */
/*! @{ */

#define PCIE_DMA_IATU_DMA_DAR_LOW_OFF_RDCH_2_DST_ADDR_REG_LOW_MASK (0xFFFFFFFFU)
#define PCIE_DMA_IATU_DMA_DAR_LOW_OFF_RDCH_2_DST_ADDR_REG_LOW_SHIFT (0U)
/*! DST_ADDR_REG_LOW - Destination Address Register (Lower 32 bits). */
#define PCIE_DMA_IATU_DMA_DAR_LOW_OFF_RDCH_2_DST_ADDR_REG_LOW(x) (((uint32_t)(((uint32_t)(x)) << PCIE_DMA_IATU_DMA_DAR_LOW_OFF_RDCH_2_DST_ADDR_REG_LOW_SHIFT)) & PCIE_DMA_IATU_DMA_DAR_LOW_OFF_RDCH_2_DST_ADDR_REG_LOW_MASK)
/*! @} */

/*! @name DMA_DAR_HIGH_OFF_RDCH_2 - DMA Read DAR High Register. */
/*! @{ */

#define PCIE_DMA_IATU_DMA_DAR_HIGH_OFF_RDCH_2_DST_ADDR_REG_HIGH_MASK (0xFFFFFFFFU)
#define PCIE_DMA_IATU_DMA_DAR_HIGH_OFF_RDCH_2_DST_ADDR_REG_HIGH_SHIFT (0U)
/*! DST_ADDR_REG_HIGH - Destination Address Register (higher 32 bits). */
#define PCIE_DMA_IATU_DMA_DAR_HIGH_OFF_RDCH_2_DST_ADDR_REG_HIGH(x) (((uint32_t)(((uint32_t)(x)) << PCIE_DMA_IATU_DMA_DAR_HIGH_OFF_RDCH_2_DST_ADDR_REG_HIGH_SHIFT)) & PCIE_DMA_IATU_DMA_DAR_HIGH_OFF_RDCH_2_DST_ADDR_REG_HIGH_MASK)
/*! @} */

/*! @name DMA_LLP_LOW_OFF_RDCH_2 - DMA Read Linked List Pointer Low Register. */
/*! @{ */

#define PCIE_DMA_IATU_DMA_LLP_LOW_OFF_RDCH_2_LLP_LOW_MASK (0xFFFFFFFFU)
#define PCIE_DMA_IATU_DMA_LLP_LOW_OFF_RDCH_2_LLP_LOW_SHIFT (0U)
/*! LLP_LOW - Lower bits of the address of the linked list transfer list in local memory. */
#define PCIE_DMA_IATU_DMA_LLP_LOW_OFF_RDCH_2_LLP_LOW(x) (((uint32_t)(((uint32_t)(x)) << PCIE_DMA_IATU_DMA_LLP_LOW_OFF_RDCH_2_LLP_LOW_SHIFT)) & PCIE_DMA_IATU_DMA_LLP_LOW_OFF_RDCH_2_LLP_LOW_MASK)
/*! @} */

/*! @name DMA_LLP_HIGH_OFF_RDCH_2 - DMA Read Linked List Pointer High Register. */
/*! @{ */

#define PCIE_DMA_IATU_DMA_LLP_HIGH_OFF_RDCH_2_LLP_HIGH_MASK (0xFFFFFFFFU)
#define PCIE_DMA_IATU_DMA_LLP_HIGH_OFF_RDCH_2_LLP_HIGH_SHIFT (0U)
/*! LLP_HIGH - Higher 32 bits of the address of the linked list transfer list in local memory. */
#define PCIE_DMA_IATU_DMA_LLP_HIGH_OFF_RDCH_2_LLP_HIGH(x) (((uint32_t)(((uint32_t)(x)) << PCIE_DMA_IATU_DMA_LLP_HIGH_OFF_RDCH_2_LLP_HIGH_SHIFT)) & PCIE_DMA_IATU_DMA_LLP_HIGH_OFF_RDCH_2_LLP_HIGH_MASK)
/*! @} */

/*! @name DMA_CH_CONTROL1_OFF_WRCH_3 - DMA Write Channel Control 1 Register. */
/*! @{ */

#define PCIE_DMA_IATU_DMA_CH_CONTROL1_OFF_WRCH_3_CB_MASK (0x1U)
#define PCIE_DMA_IATU_DMA_CH_CONTROL1_OFF_WRCH_3_CB_SHIFT (0U)
/*! CB - Cycle Bit (CB). */
#define PCIE_DMA_IATU_DMA_CH_CONTROL1_OFF_WRCH_3_CB(x) (((uint32_t)(((uint32_t)(x)) << PCIE_DMA_IATU_DMA_CH_CONTROL1_OFF_WRCH_3_CB_SHIFT)) & PCIE_DMA_IATU_DMA_CH_CONTROL1_OFF_WRCH_3_CB_MASK)

#define PCIE_DMA_IATU_DMA_CH_CONTROL1_OFF_WRCH_3_TCB_MASK (0x2U)
#define PCIE_DMA_IATU_DMA_CH_CONTROL1_OFF_WRCH_3_TCB_SHIFT (1U)
/*! TCB - Toggle Cycle Bit (TCB). */
#define PCIE_DMA_IATU_DMA_CH_CONTROL1_OFF_WRCH_3_TCB(x) (((uint32_t)(((uint32_t)(x)) << PCIE_DMA_IATU_DMA_CH_CONTROL1_OFF_WRCH_3_TCB_SHIFT)) & PCIE_DMA_IATU_DMA_CH_CONTROL1_OFF_WRCH_3_TCB_MASK)

#define PCIE_DMA_IATU_DMA_CH_CONTROL1_OFF_WRCH_3_LLP_MASK (0x4U)
#define PCIE_DMA_IATU_DMA_CH_CONTROL1_OFF_WRCH_3_LLP_SHIFT (2U)
/*! LLP - Load Link Pointer (LLP). */
#define PCIE_DMA_IATU_DMA_CH_CONTROL1_OFF_WRCH_3_LLP(x) (((uint32_t)(((uint32_t)(x)) << PCIE_DMA_IATU_DMA_CH_CONTROL1_OFF_WRCH_3_LLP_SHIFT)) & PCIE_DMA_IATU_DMA_CH_CONTROL1_OFF_WRCH_3_LLP_MASK)

#define PCIE_DMA_IATU_DMA_CH_CONTROL1_OFF_WRCH_3_LIE_MASK (0x8U)
#define PCIE_DMA_IATU_DMA_CH_CONTROL1_OFF_WRCH_3_LIE_SHIFT (3U)
/*! LIE - Local Interrupt Enable (LIE). */
#define PCIE_DMA_IATU_DMA_CH_CONTROL1_OFF_WRCH_3_LIE(x) (((uint32_t)(((uint32_t)(x)) << PCIE_DMA_IATU_DMA_CH_CONTROL1_OFF_WRCH_3_LIE_SHIFT)) & PCIE_DMA_IATU_DMA_CH_CONTROL1_OFF_WRCH_3_LIE_MASK)

#define PCIE_DMA_IATU_DMA_CH_CONTROL1_OFF_WRCH_3_RIE_MASK (0x10U)
#define PCIE_DMA_IATU_DMA_CH_CONTROL1_OFF_WRCH_3_RIE_SHIFT (4U)
/*! RIE - Remote Interrupt Enable (RIE). */
#define PCIE_DMA_IATU_DMA_CH_CONTROL1_OFF_WRCH_3_RIE(x) (((uint32_t)(((uint32_t)(x)) << PCIE_DMA_IATU_DMA_CH_CONTROL1_OFF_WRCH_3_RIE_SHIFT)) & PCIE_DMA_IATU_DMA_CH_CONTROL1_OFF_WRCH_3_RIE_MASK)

#define PCIE_DMA_IATU_DMA_CH_CONTROL1_OFF_WRCH_3_CS_MASK (0x60U)
#define PCIE_DMA_IATU_DMA_CH_CONTROL1_OFF_WRCH_3_CS_SHIFT (5U)
/*! CS - Channel Status (CS).
 *  0b00..Reserved
 *  0b01..This channel is active and transferring data
 *  0b10..An error condition has been detected, and the DMA has stopped this channel
 *  0b11..The DMA has transferred all data for this channel, or you have prematurely stopped this channel by
 *        writing to the Stop field of the DMA Write Doorbell Register (DMA_WRITE_DOORBELL_OFF) or DMA Read Doorbell
 *        Register (DMA_READ_DOORBELL_OFF)
 */
#define PCIE_DMA_IATU_DMA_CH_CONTROL1_OFF_WRCH_3_CS(x) (((uint32_t)(((uint32_t)(x)) << PCIE_DMA_IATU_DMA_CH_CONTROL1_OFF_WRCH_3_CS_SHIFT)) & PCIE_DMA_IATU_DMA_CH_CONTROL1_OFF_WRCH_3_CS_MASK)

#define PCIE_DMA_IATU_DMA_CH_CONTROL1_OFF_WRCH_3_DMA_RESERVED0_MASK (0x80U)
#define PCIE_DMA_IATU_DMA_CH_CONTROL1_OFF_WRCH_3_DMA_RESERVED0_SHIFT (7U)
/*! DMA_RESERVED0 - Reserved. */
#define PCIE_DMA_IATU_DMA_CH_CONTROL1_OFF_WRCH_3_DMA_RESERVED0(x) (((uint32_t)(((uint32_t)(x)) << PCIE_DMA_IATU_DMA_CH_CONTROL1_OFF_WRCH_3_DMA_RESERVED0_SHIFT)) & PCIE_DMA_IATU_DMA_CH_CONTROL1_OFF_WRCH_3_DMA_RESERVED0_MASK)

#define PCIE_DMA_IATU_DMA_CH_CONTROL1_OFF_WRCH_3_CCS_MASK (0x100U)
#define PCIE_DMA_IATU_DMA_CH_CONTROL1_OFF_WRCH_3_CCS_SHIFT (8U)
/*! CCS - Consumer Cycle State (CCS). */
#define PCIE_DMA_IATU_DMA_CH_CONTROL1_OFF_WRCH_3_CCS(x) (((uint32_t)(((uint32_t)(x)) << PCIE_DMA_IATU_DMA_CH_CONTROL1_OFF_WRCH_3_CCS_SHIFT)) & PCIE_DMA_IATU_DMA_CH_CONTROL1_OFF_WRCH_3_CCS_MASK)

#define PCIE_DMA_IATU_DMA_CH_CONTROL1_OFF_WRCH_3_LLE_MASK (0x200U)
#define PCIE_DMA_IATU_DMA_CH_CONTROL1_OFF_WRCH_3_LLE_SHIFT (9U)
/*! LLE - Linked List Enable (LLE).
 *  0b0..Disable linked list operation
 *  0b1..Enable linked list operation
 */
#define PCIE_DMA_IATU_DMA_CH_CONTROL1_OFF_WRCH_3_LLE(x) (((uint32_t)(((uint32_t)(x)) << PCIE_DMA_IATU_DMA_CH_CONTROL1_OFF_WRCH_3_LLE_SHIFT)) & PCIE_DMA_IATU_DMA_CH_CONTROL1_OFF_WRCH_3_LLE_MASK)

#define PCIE_DMA_IATU_DMA_CH_CONTROL1_OFF_WRCH_3_DMA_RESERVED1_MASK (0xC00U)
#define PCIE_DMA_IATU_DMA_CH_CONTROL1_OFF_WRCH_3_DMA_RESERVED1_SHIFT (10U)
/*! DMA_RESERVED1 - Reserved. */
#define PCIE_DMA_IATU_DMA_CH_CONTROL1_OFF_WRCH_3_DMA_RESERVED1(x) (((uint32_t)(((uint32_t)(x)) << PCIE_DMA_IATU_DMA_CH_CONTROL1_OFF_WRCH_3_DMA_RESERVED1_SHIFT)) & PCIE_DMA_IATU_DMA_CH_CONTROL1_OFF_WRCH_3_DMA_RESERVED1_MASK)

#define PCIE_DMA_IATU_DMA_CH_CONTROL1_OFF_WRCH_3_DMA_FUNC_NUM_MASK (0x1F000U)
#define PCIE_DMA_IATU_DMA_CH_CONTROL1_OFF_WRCH_3_DMA_FUNC_NUM_SHIFT (12U)
/*! DMA_FUNC_NUM - DMA Channel Physical Function Number.
 *  0b00000..Physical Channel Function Number starts at 0.
 *  0b11111..The maximum number of Physical Functions is given by CX_NFUNC, so the maximum value of this field is CX_NFUNC-1.
 */
#define PCIE_DMA_IATU_DMA_CH_CONTROL1_OFF_WRCH_3_DMA_FUNC_NUM(x) (((uint32_t)(((uint32_t)(x)) << PCIE_DMA_IATU_DMA_CH_CONTROL1_OFF_WRCH_3_DMA_FUNC_NUM_SHIFT)) & PCIE_DMA_IATU_DMA_CH_CONTROL1_OFF_WRCH_3_DMA_FUNC_NUM_MASK)

#define PCIE_DMA_IATU_DMA_CH_CONTROL1_OFF_WRCH_3_DMA_MEM_TYPE_MASK (0x400000U)
#define PCIE_DMA_IATU_DMA_CH_CONTROL1_OFF_WRCH_3_DMA_MEM_TYPE_SHIFT (22U)
/*! DMA_MEM_TYPE - Master AXI ACE-Lite Cache Coherency Control.
 *  0b0..peripheral type
 *  0b1..memory type
 */
#define PCIE_DMA_IATU_DMA_CH_CONTROL1_OFF_WRCH_3_DMA_MEM_TYPE(x) (((uint32_t)(((uint32_t)(x)) << PCIE_DMA_IATU_DMA_CH_CONTROL1_OFF_WRCH_3_DMA_MEM_TYPE_SHIFT)) & PCIE_DMA_IATU_DMA_CH_CONTROL1_OFF_WRCH_3_DMA_MEM_TYPE_MASK)

#define PCIE_DMA_IATU_DMA_CH_CONTROL1_OFF_WRCH_3_DMA_NS_DST_MASK (0x800000U)
#define PCIE_DMA_IATU_DMA_CH_CONTROL1_OFF_WRCH_3_DMA_NS_DST_SHIFT (23U)
/*! DMA_NS_DST - Destination No Snoop TLP Header Bit. */
#define PCIE_DMA_IATU_DMA_CH_CONTROL1_OFF_WRCH_3_DMA_NS_DST(x) (((uint32_t)(((uint32_t)(x)) << PCIE_DMA_IATU_DMA_CH_CONTROL1_OFF_WRCH_3_DMA_NS_DST_SHIFT)) & PCIE_DMA_IATU_DMA_CH_CONTROL1_OFF_WRCH_3_DMA_NS_DST_MASK)

#define PCIE_DMA_IATU_DMA_CH_CONTROL1_OFF_WRCH_3_DMA_NS_SRC_MASK (0x1000000U)
#define PCIE_DMA_IATU_DMA_CH_CONTROL1_OFF_WRCH_3_DMA_NS_SRC_SHIFT (24U)
/*! DMA_NS_SRC - Source No Snoop TLP Header Bit. */
#define PCIE_DMA_IATU_DMA_CH_CONTROL1_OFF_WRCH_3_DMA_NS_SRC(x) (((uint32_t)(((uint32_t)(x)) << PCIE_DMA_IATU_DMA_CH_CONTROL1_OFF_WRCH_3_DMA_NS_SRC_SHIFT)) & PCIE_DMA_IATU_DMA_CH_CONTROL1_OFF_WRCH_3_DMA_NS_SRC_MASK)

#define PCIE_DMA_IATU_DMA_CH_CONTROL1_OFF_WRCH_3_DMA_RO_MASK (0x2000000U)
#define PCIE_DMA_IATU_DMA_CH_CONTROL1_OFF_WRCH_3_DMA_RO_SHIFT (25U)
/*! DMA_RO - Relaxed Ordering TLP Header Bit (RO). */
#define PCIE_DMA_IATU_DMA_CH_CONTROL1_OFF_WRCH_3_DMA_RO(x) (((uint32_t)(((uint32_t)(x)) << PCIE_DMA_IATU_DMA_CH_CONTROL1_OFF_WRCH_3_DMA_RO_SHIFT)) & PCIE_DMA_IATU_DMA_CH_CONTROL1_OFF_WRCH_3_DMA_RO_MASK)

#define PCIE_DMA_IATU_DMA_CH_CONTROL1_OFF_WRCH_3_DMA_RESERVED5_MASK (0x4000000U)
#define PCIE_DMA_IATU_DMA_CH_CONTROL1_OFF_WRCH_3_DMA_RESERVED5_SHIFT (26U)
/*! DMA_RESERVED5 - Reserved. */
#define PCIE_DMA_IATU_DMA_CH_CONTROL1_OFF_WRCH_3_DMA_RESERVED5(x) (((uint32_t)(((uint32_t)(x)) << PCIE_DMA_IATU_DMA_CH_CONTROL1_OFF_WRCH_3_DMA_RESERVED5_SHIFT)) & PCIE_DMA_IATU_DMA_CH_CONTROL1_OFF_WRCH_3_DMA_RESERVED5_MASK)

#define PCIE_DMA_IATU_DMA_CH_CONTROL1_OFF_WRCH_3_DMA_TC_MASK (0x38000000U)
#define PCIE_DMA_IATU_DMA_CH_CONTROL1_OFF_WRCH_3_DMA_TC_SHIFT (27U)
/*! DMA_TC - Traffic Class TLP Header Bit (TC). */
#define PCIE_DMA_IATU_DMA_CH_CONTROL1_OFF_WRCH_3_DMA_TC(x) (((uint32_t)(((uint32_t)(x)) << PCIE_DMA_IATU_DMA_CH_CONTROL1_OFF_WRCH_3_DMA_TC_SHIFT)) & PCIE_DMA_IATU_DMA_CH_CONTROL1_OFF_WRCH_3_DMA_TC_MASK)

#define PCIE_DMA_IATU_DMA_CH_CONTROL1_OFF_WRCH_3_DMA_AT_MASK (0xC0000000U)
#define PCIE_DMA_IATU_DMA_CH_CONTROL1_OFF_WRCH_3_DMA_AT_SHIFT (30U)
/*! DMA_AT - Address Translation TLP Header Bit (AT). */
#define PCIE_DMA_IATU_DMA_CH_CONTROL1_OFF_WRCH_3_DMA_AT(x) (((uint32_t)(((uint32_t)(x)) << PCIE_DMA_IATU_DMA_CH_CONTROL1_OFF_WRCH_3_DMA_AT_SHIFT)) & PCIE_DMA_IATU_DMA_CH_CONTROL1_OFF_WRCH_3_DMA_AT_MASK)
/*! @} */

/*! @name DMA_TRANSFER_SIZE_OFF_WRCH_3 - DMA Write Transfer Size Register. */
/*! @{ */

#define PCIE_DMA_IATU_DMA_TRANSFER_SIZE_OFF_WRCH_3_DMA_TRANSFER_SIZE_MASK (0xFFFFFFFFU)
#define PCIE_DMA_IATU_DMA_TRANSFER_SIZE_OFF_WRCH_3_DMA_TRANSFER_SIZE_SHIFT (0U)
/*! DMA_TRANSFER_SIZE - DMA Transfer Size. */
#define PCIE_DMA_IATU_DMA_TRANSFER_SIZE_OFF_WRCH_3_DMA_TRANSFER_SIZE(x) (((uint32_t)(((uint32_t)(x)) << PCIE_DMA_IATU_DMA_TRANSFER_SIZE_OFF_WRCH_3_DMA_TRANSFER_SIZE_SHIFT)) & PCIE_DMA_IATU_DMA_TRANSFER_SIZE_OFF_WRCH_3_DMA_TRANSFER_SIZE_MASK)
/*! @} */

/*! @name DMA_SAR_LOW_OFF_WRCH_3 - DMA Write SAR Low Register. */
/*! @{ */

#define PCIE_DMA_IATU_DMA_SAR_LOW_OFF_WRCH_3_SRC_ADDR_REG_LOW_MASK (0xFFFFFFFFU)
#define PCIE_DMA_IATU_DMA_SAR_LOW_OFF_WRCH_3_SRC_ADDR_REG_LOW_SHIFT (0U)
/*! SRC_ADDR_REG_LOW - Source Address Register (lower 32 bits). */
#define PCIE_DMA_IATU_DMA_SAR_LOW_OFF_WRCH_3_SRC_ADDR_REG_LOW(x) (((uint32_t)(((uint32_t)(x)) << PCIE_DMA_IATU_DMA_SAR_LOW_OFF_WRCH_3_SRC_ADDR_REG_LOW_SHIFT)) & PCIE_DMA_IATU_DMA_SAR_LOW_OFF_WRCH_3_SRC_ADDR_REG_LOW_MASK)
/*! @} */

/*! @name DMA_SAR_HIGH_OFF_WRCH_3 - DMA Write SAR High Register. */
/*! @{ */

#define PCIE_DMA_IATU_DMA_SAR_HIGH_OFF_WRCH_3_SRC_ADDR_REG_HIGH_MASK (0xFFFFFFFFU)
#define PCIE_DMA_IATU_DMA_SAR_HIGH_OFF_WRCH_3_SRC_ADDR_REG_HIGH_SHIFT (0U)
/*! SRC_ADDR_REG_HIGH - Source Address Register (higher 32 bits). */
#define PCIE_DMA_IATU_DMA_SAR_HIGH_OFF_WRCH_3_SRC_ADDR_REG_HIGH(x) (((uint32_t)(((uint32_t)(x)) << PCIE_DMA_IATU_DMA_SAR_HIGH_OFF_WRCH_3_SRC_ADDR_REG_HIGH_SHIFT)) & PCIE_DMA_IATU_DMA_SAR_HIGH_OFF_WRCH_3_SRC_ADDR_REG_HIGH_MASK)
/*! @} */

/*! @name DMA_DAR_LOW_OFF_WRCH_3 - DMA Write DAR Low Register. */
/*! @{ */

#define PCIE_DMA_IATU_DMA_DAR_LOW_OFF_WRCH_3_DST_ADDR_REG_LOW_MASK (0xFFFFFFFFU)
#define PCIE_DMA_IATU_DMA_DAR_LOW_OFF_WRCH_3_DST_ADDR_REG_LOW_SHIFT (0U)
/*! DST_ADDR_REG_LOW - Destination Address Register (lower 32 bits). */
#define PCIE_DMA_IATU_DMA_DAR_LOW_OFF_WRCH_3_DST_ADDR_REG_LOW(x) (((uint32_t)(((uint32_t)(x)) << PCIE_DMA_IATU_DMA_DAR_LOW_OFF_WRCH_3_DST_ADDR_REG_LOW_SHIFT)) & PCIE_DMA_IATU_DMA_DAR_LOW_OFF_WRCH_3_DST_ADDR_REG_LOW_MASK)
/*! @} */

/*! @name DMA_DAR_HIGH_OFF_WRCH_3 - DMA Write DAR High Register. */
/*! @{ */

#define PCIE_DMA_IATU_DMA_DAR_HIGH_OFF_WRCH_3_DST_ADDR_REG_HIGH_MASK (0xFFFFFFFFU)
#define PCIE_DMA_IATU_DMA_DAR_HIGH_OFF_WRCH_3_DST_ADDR_REG_HIGH_SHIFT (0U)
/*! DST_ADDR_REG_HIGH - Destination Address Register (Higher 32 bits). */
#define PCIE_DMA_IATU_DMA_DAR_HIGH_OFF_WRCH_3_DST_ADDR_REG_HIGH(x) (((uint32_t)(((uint32_t)(x)) << PCIE_DMA_IATU_DMA_DAR_HIGH_OFF_WRCH_3_DST_ADDR_REG_HIGH_SHIFT)) & PCIE_DMA_IATU_DMA_DAR_HIGH_OFF_WRCH_3_DST_ADDR_REG_HIGH_MASK)
/*! @} */

/*! @name DMA_LLP_LOW_OFF_WRCH_3 - DMA Write Linked List Pointer Low Register. */
/*! @{ */

#define PCIE_DMA_IATU_DMA_LLP_LOW_OFF_WRCH_3_LLP_LOW_MASK (0xFFFFFFFFU)
#define PCIE_DMA_IATU_DMA_LLP_LOW_OFF_WRCH_3_LLP_LOW_SHIFT (0U)
/*! LLP_LOW - Lower bits of the address of the linked list transfer list in local memory. */
#define PCIE_DMA_IATU_DMA_LLP_LOW_OFF_WRCH_3_LLP_LOW(x) (((uint32_t)(((uint32_t)(x)) << PCIE_DMA_IATU_DMA_LLP_LOW_OFF_WRCH_3_LLP_LOW_SHIFT)) & PCIE_DMA_IATU_DMA_LLP_LOW_OFF_WRCH_3_LLP_LOW_MASK)
/*! @} */

/*! @name DMA_LLP_HIGH_OFF_WRCH_3 - DMA Write Linked List Pointer High Register. */
/*! @{ */

#define PCIE_DMA_IATU_DMA_LLP_HIGH_OFF_WRCH_3_LLP_HIGH_MASK (0xFFFFFFFFU)
#define PCIE_DMA_IATU_DMA_LLP_HIGH_OFF_WRCH_3_LLP_HIGH_SHIFT (0U)
/*! LLP_HIGH - Higher 32 bits of the address of the linked list transfer list in local memory. */
#define PCIE_DMA_IATU_DMA_LLP_HIGH_OFF_WRCH_3_LLP_HIGH(x) (((uint32_t)(((uint32_t)(x)) << PCIE_DMA_IATU_DMA_LLP_HIGH_OFF_WRCH_3_LLP_HIGH_SHIFT)) & PCIE_DMA_IATU_DMA_LLP_HIGH_OFF_WRCH_3_LLP_HIGH_MASK)
/*! @} */

/*! @name DMA_CH_CONTROL1_OFF_RDCH_3 - DMA Read Channel Control 1 Register. */
/*! @{ */

#define PCIE_DMA_IATU_DMA_CH_CONTROL1_OFF_RDCH_3_CB_MASK (0x1U)
#define PCIE_DMA_IATU_DMA_CH_CONTROL1_OFF_RDCH_3_CB_SHIFT (0U)
/*! CB - Cycle Bit (CB). */
#define PCIE_DMA_IATU_DMA_CH_CONTROL1_OFF_RDCH_3_CB(x) (((uint32_t)(((uint32_t)(x)) << PCIE_DMA_IATU_DMA_CH_CONTROL1_OFF_RDCH_3_CB_SHIFT)) & PCIE_DMA_IATU_DMA_CH_CONTROL1_OFF_RDCH_3_CB_MASK)

#define PCIE_DMA_IATU_DMA_CH_CONTROL1_OFF_RDCH_3_TCB_MASK (0x2U)
#define PCIE_DMA_IATU_DMA_CH_CONTROL1_OFF_RDCH_3_TCB_SHIFT (1U)
/*! TCB - Toggle Cycle Bit (TCB). */
#define PCIE_DMA_IATU_DMA_CH_CONTROL1_OFF_RDCH_3_TCB(x) (((uint32_t)(((uint32_t)(x)) << PCIE_DMA_IATU_DMA_CH_CONTROL1_OFF_RDCH_3_TCB_SHIFT)) & PCIE_DMA_IATU_DMA_CH_CONTROL1_OFF_RDCH_3_TCB_MASK)

#define PCIE_DMA_IATU_DMA_CH_CONTROL1_OFF_RDCH_3_LLP_MASK (0x4U)
#define PCIE_DMA_IATU_DMA_CH_CONTROL1_OFF_RDCH_3_LLP_SHIFT (2U)
/*! LLP - Load Link Pointer (LLP). */
#define PCIE_DMA_IATU_DMA_CH_CONTROL1_OFF_RDCH_3_LLP(x) (((uint32_t)(((uint32_t)(x)) << PCIE_DMA_IATU_DMA_CH_CONTROL1_OFF_RDCH_3_LLP_SHIFT)) & PCIE_DMA_IATU_DMA_CH_CONTROL1_OFF_RDCH_3_LLP_MASK)

#define PCIE_DMA_IATU_DMA_CH_CONTROL1_OFF_RDCH_3_LIE_MASK (0x8U)
#define PCIE_DMA_IATU_DMA_CH_CONTROL1_OFF_RDCH_3_LIE_SHIFT (3U)
/*! LIE - Local Interrupt Enable (LIE). */
#define PCIE_DMA_IATU_DMA_CH_CONTROL1_OFF_RDCH_3_LIE(x) (((uint32_t)(((uint32_t)(x)) << PCIE_DMA_IATU_DMA_CH_CONTROL1_OFF_RDCH_3_LIE_SHIFT)) & PCIE_DMA_IATU_DMA_CH_CONTROL1_OFF_RDCH_3_LIE_MASK)

#define PCIE_DMA_IATU_DMA_CH_CONTROL1_OFF_RDCH_3_RIE_MASK (0x10U)
#define PCIE_DMA_IATU_DMA_CH_CONTROL1_OFF_RDCH_3_RIE_SHIFT (4U)
/*! RIE - Remote Interrupt Enable (RIE). */
#define PCIE_DMA_IATU_DMA_CH_CONTROL1_OFF_RDCH_3_RIE(x) (((uint32_t)(((uint32_t)(x)) << PCIE_DMA_IATU_DMA_CH_CONTROL1_OFF_RDCH_3_RIE_SHIFT)) & PCIE_DMA_IATU_DMA_CH_CONTROL1_OFF_RDCH_3_RIE_MASK)

#define PCIE_DMA_IATU_DMA_CH_CONTROL1_OFF_RDCH_3_CS_MASK (0x60U)
#define PCIE_DMA_IATU_DMA_CH_CONTROL1_OFF_RDCH_3_CS_SHIFT (5U)
/*! CS - Channel Status (CS).
 *  0b00..Reserved
 *  0b01..Running. This channel is active and transferring data.
 *  0b10..Halted. An error condition has been detected, and the DMA has stopped this channel.
 *  0b11..Stopped. The DMA has transferred all data for this channel, or you have prematurely stopped this channel
 *        by writing to the Stop field of the DMA Read Doorbell Register (DMA_WRITE_DOORBELL_OFF) or DMA Read
 *        Doorbell Register (DMA_READ_DOORBELL_OFF).
 */
#define PCIE_DMA_IATU_DMA_CH_CONTROL1_OFF_RDCH_3_CS(x) (((uint32_t)(((uint32_t)(x)) << PCIE_DMA_IATU_DMA_CH_CONTROL1_OFF_RDCH_3_CS_SHIFT)) & PCIE_DMA_IATU_DMA_CH_CONTROL1_OFF_RDCH_3_CS_MASK)

#define PCIE_DMA_IATU_DMA_CH_CONTROL1_OFF_RDCH_3_DMA_RESERVED0_MASK (0x80U)
#define PCIE_DMA_IATU_DMA_CH_CONTROL1_OFF_RDCH_3_DMA_RESERVED0_SHIFT (7U)
/*! DMA_RESERVED0 - Reserved. */
#define PCIE_DMA_IATU_DMA_CH_CONTROL1_OFF_RDCH_3_DMA_RESERVED0(x) (((uint32_t)(((uint32_t)(x)) << PCIE_DMA_IATU_DMA_CH_CONTROL1_OFF_RDCH_3_DMA_RESERVED0_SHIFT)) & PCIE_DMA_IATU_DMA_CH_CONTROL1_OFF_RDCH_3_DMA_RESERVED0_MASK)

#define PCIE_DMA_IATU_DMA_CH_CONTROL1_OFF_RDCH_3_CCS_MASK (0x100U)
#define PCIE_DMA_IATU_DMA_CH_CONTROL1_OFF_RDCH_3_CCS_SHIFT (8U)
/*! CCS - Consumer Cycle State (CCS). */
#define PCIE_DMA_IATU_DMA_CH_CONTROL1_OFF_RDCH_3_CCS(x) (((uint32_t)(((uint32_t)(x)) << PCIE_DMA_IATU_DMA_CH_CONTROL1_OFF_RDCH_3_CCS_SHIFT)) & PCIE_DMA_IATU_DMA_CH_CONTROL1_OFF_RDCH_3_CCS_MASK)

#define PCIE_DMA_IATU_DMA_CH_CONTROL1_OFF_RDCH_3_LLE_MASK (0x200U)
#define PCIE_DMA_IATU_DMA_CH_CONTROL1_OFF_RDCH_3_LLE_SHIFT (9U)
/*! LLE - Linked List Enable (LLE).
 *  0b0..Disable linked list operation
 *  0b1..Enable linked list operation
 */
#define PCIE_DMA_IATU_DMA_CH_CONTROL1_OFF_RDCH_3_LLE(x) (((uint32_t)(((uint32_t)(x)) << PCIE_DMA_IATU_DMA_CH_CONTROL1_OFF_RDCH_3_LLE_SHIFT)) & PCIE_DMA_IATU_DMA_CH_CONTROL1_OFF_RDCH_3_LLE_MASK)

#define PCIE_DMA_IATU_DMA_CH_CONTROL1_OFF_RDCH_3_DMA_RESERVED1_MASK (0xC00U)
#define PCIE_DMA_IATU_DMA_CH_CONTROL1_OFF_RDCH_3_DMA_RESERVED1_SHIFT (10U)
/*! DMA_RESERVED1 - Reserved. */
#define PCIE_DMA_IATU_DMA_CH_CONTROL1_OFF_RDCH_3_DMA_RESERVED1(x) (((uint32_t)(((uint32_t)(x)) << PCIE_DMA_IATU_DMA_CH_CONTROL1_OFF_RDCH_3_DMA_RESERVED1_SHIFT)) & PCIE_DMA_IATU_DMA_CH_CONTROL1_OFF_RDCH_3_DMA_RESERVED1_MASK)

#define PCIE_DMA_IATU_DMA_CH_CONTROL1_OFF_RDCH_3_DMA_FUNC_NUM_MASK (0x1F000U)
#define PCIE_DMA_IATU_DMA_CH_CONTROL1_OFF_RDCH_3_DMA_FUNC_NUM_SHIFT (12U)
/*! DMA_FUNC_NUM - DMA Channel Physical Function Number.
 *  0b00000..Physical Channel Function Number starts at 0.
 *  0b11111..The maximum number of Physical Functions is given by CX_NFUNC, so the maximum value of this field is CX_NFUNC-1.
 */
#define PCIE_DMA_IATU_DMA_CH_CONTROL1_OFF_RDCH_3_DMA_FUNC_NUM(x) (((uint32_t)(((uint32_t)(x)) << PCIE_DMA_IATU_DMA_CH_CONTROL1_OFF_RDCH_3_DMA_FUNC_NUM_SHIFT)) & PCIE_DMA_IATU_DMA_CH_CONTROL1_OFF_RDCH_3_DMA_FUNC_NUM_MASK)

#define PCIE_DMA_IATU_DMA_CH_CONTROL1_OFF_RDCH_3_DMA_MEM_TYPE_MASK (0x400000U)
#define PCIE_DMA_IATU_DMA_CH_CONTROL1_OFF_RDCH_3_DMA_MEM_TYPE_SHIFT (22U)
/*! DMA_MEM_TYPE - Master AXI ACE-Lite Cache Coherency Control.
 *  0b0..peripheral
 *  0b1..main memory
 */
#define PCIE_DMA_IATU_DMA_CH_CONTROL1_OFF_RDCH_3_DMA_MEM_TYPE(x) (((uint32_t)(((uint32_t)(x)) << PCIE_DMA_IATU_DMA_CH_CONTROL1_OFF_RDCH_3_DMA_MEM_TYPE_SHIFT)) & PCIE_DMA_IATU_DMA_CH_CONTROL1_OFF_RDCH_3_DMA_MEM_TYPE_MASK)

#define PCIE_DMA_IATU_DMA_CH_CONTROL1_OFF_RDCH_3_DMA_NS_DST_MASK (0x800000U)
#define PCIE_DMA_IATU_DMA_CH_CONTROL1_OFF_RDCH_3_DMA_NS_DST_SHIFT (23U)
/*! DMA_NS_DST - Destination No Snoop TLP Header Bit. */
#define PCIE_DMA_IATU_DMA_CH_CONTROL1_OFF_RDCH_3_DMA_NS_DST(x) (((uint32_t)(((uint32_t)(x)) << PCIE_DMA_IATU_DMA_CH_CONTROL1_OFF_RDCH_3_DMA_NS_DST_SHIFT)) & PCIE_DMA_IATU_DMA_CH_CONTROL1_OFF_RDCH_3_DMA_NS_DST_MASK)

#define PCIE_DMA_IATU_DMA_CH_CONTROL1_OFF_RDCH_3_DMA_NS_SRC_MASK (0x1000000U)
#define PCIE_DMA_IATU_DMA_CH_CONTROL1_OFF_RDCH_3_DMA_NS_SRC_SHIFT (24U)
/*! DMA_NS_SRC - Source No Snoop TLP Header Bit. */
#define PCIE_DMA_IATU_DMA_CH_CONTROL1_OFF_RDCH_3_DMA_NS_SRC(x) (((uint32_t)(((uint32_t)(x)) << PCIE_DMA_IATU_DMA_CH_CONTROL1_OFF_RDCH_3_DMA_NS_SRC_SHIFT)) & PCIE_DMA_IATU_DMA_CH_CONTROL1_OFF_RDCH_3_DMA_NS_SRC_MASK)

#define PCIE_DMA_IATU_DMA_CH_CONTROL1_OFF_RDCH_3_DMA_RO_MASK (0x2000000U)
#define PCIE_DMA_IATU_DMA_CH_CONTROL1_OFF_RDCH_3_DMA_RO_SHIFT (25U)
/*! DMA_RO - Relaxed Ordering TLP Header Bit (RO) */
#define PCIE_DMA_IATU_DMA_CH_CONTROL1_OFF_RDCH_3_DMA_RO(x) (((uint32_t)(((uint32_t)(x)) << PCIE_DMA_IATU_DMA_CH_CONTROL1_OFF_RDCH_3_DMA_RO_SHIFT)) & PCIE_DMA_IATU_DMA_CH_CONTROL1_OFF_RDCH_3_DMA_RO_MASK)

#define PCIE_DMA_IATU_DMA_CH_CONTROL1_OFF_RDCH_3_DMA_RESERVED5_MASK (0x4000000U)
#define PCIE_DMA_IATU_DMA_CH_CONTROL1_OFF_RDCH_3_DMA_RESERVED5_SHIFT (26U)
/*! DMA_RESERVED5 - Reserved. */
#define PCIE_DMA_IATU_DMA_CH_CONTROL1_OFF_RDCH_3_DMA_RESERVED5(x) (((uint32_t)(((uint32_t)(x)) << PCIE_DMA_IATU_DMA_CH_CONTROL1_OFF_RDCH_3_DMA_RESERVED5_SHIFT)) & PCIE_DMA_IATU_DMA_CH_CONTROL1_OFF_RDCH_3_DMA_RESERVED5_MASK)

#define PCIE_DMA_IATU_DMA_CH_CONTROL1_OFF_RDCH_3_DMA_TC_MASK (0x38000000U)
#define PCIE_DMA_IATU_DMA_CH_CONTROL1_OFF_RDCH_3_DMA_TC_SHIFT (27U)
/*! DMA_TC - Traffic Class TLP Header Bit (TC). */
#define PCIE_DMA_IATU_DMA_CH_CONTROL1_OFF_RDCH_3_DMA_TC(x) (((uint32_t)(((uint32_t)(x)) << PCIE_DMA_IATU_DMA_CH_CONTROL1_OFF_RDCH_3_DMA_TC_SHIFT)) & PCIE_DMA_IATU_DMA_CH_CONTROL1_OFF_RDCH_3_DMA_TC_MASK)

#define PCIE_DMA_IATU_DMA_CH_CONTROL1_OFF_RDCH_3_DMA_AT_MASK (0xC0000000U)
#define PCIE_DMA_IATU_DMA_CH_CONTROL1_OFF_RDCH_3_DMA_AT_SHIFT (30U)
/*! DMA_AT - Address Translation TLP Header Bit (AT). */
#define PCIE_DMA_IATU_DMA_CH_CONTROL1_OFF_RDCH_3_DMA_AT(x) (((uint32_t)(((uint32_t)(x)) << PCIE_DMA_IATU_DMA_CH_CONTROL1_OFF_RDCH_3_DMA_AT_SHIFT)) & PCIE_DMA_IATU_DMA_CH_CONTROL1_OFF_RDCH_3_DMA_AT_MASK)
/*! @} */

/*! @name DMA_TRANSFER_SIZE_OFF_RDCH_3 - DMA Read Transfer Size Register. */
/*! @{ */

#define PCIE_DMA_IATU_DMA_TRANSFER_SIZE_OFF_RDCH_3_DMA_TRANSFER_SIZE_MASK (0xFFFFFFFFU)
#define PCIE_DMA_IATU_DMA_TRANSFER_SIZE_OFF_RDCH_3_DMA_TRANSFER_SIZE_SHIFT (0U)
/*! DMA_TRANSFER_SIZE - DMA Transfer Size. */
#define PCIE_DMA_IATU_DMA_TRANSFER_SIZE_OFF_RDCH_3_DMA_TRANSFER_SIZE(x) (((uint32_t)(((uint32_t)(x)) << PCIE_DMA_IATU_DMA_TRANSFER_SIZE_OFF_RDCH_3_DMA_TRANSFER_SIZE_SHIFT)) & PCIE_DMA_IATU_DMA_TRANSFER_SIZE_OFF_RDCH_3_DMA_TRANSFER_SIZE_MASK)
/*! @} */

/*! @name DMA_SAR_LOW_OFF_RDCH_3 - DMA Read SAR Low Register. */
/*! @{ */

#define PCIE_DMA_IATU_DMA_SAR_LOW_OFF_RDCH_3_SRC_ADDR_REG_LOW_MASK (0xFFFFFFFFU)
#define PCIE_DMA_IATU_DMA_SAR_LOW_OFF_RDCH_3_SRC_ADDR_REG_LOW_SHIFT (0U)
/*! SRC_ADDR_REG_LOW - Source Address Register (Lower 32 bits). */
#define PCIE_DMA_IATU_DMA_SAR_LOW_OFF_RDCH_3_SRC_ADDR_REG_LOW(x) (((uint32_t)(((uint32_t)(x)) << PCIE_DMA_IATU_DMA_SAR_LOW_OFF_RDCH_3_SRC_ADDR_REG_LOW_SHIFT)) & PCIE_DMA_IATU_DMA_SAR_LOW_OFF_RDCH_3_SRC_ADDR_REG_LOW_MASK)
/*! @} */

/*! @name DMA_SAR_HIGH_OFF_RDCH_3 - DMA Read SAR High Register. */
/*! @{ */

#define PCIE_DMA_IATU_DMA_SAR_HIGH_OFF_RDCH_3_SRC_ADDR_REG_HIGH_MASK (0xFFFFFFFFU)
#define PCIE_DMA_IATU_DMA_SAR_HIGH_OFF_RDCH_3_SRC_ADDR_REG_HIGH_SHIFT (0U)
/*! SRC_ADDR_REG_HIGH - Source Address Register (higher 32 bits). */
#define PCIE_DMA_IATU_DMA_SAR_HIGH_OFF_RDCH_3_SRC_ADDR_REG_HIGH(x) (((uint32_t)(((uint32_t)(x)) << PCIE_DMA_IATU_DMA_SAR_HIGH_OFF_RDCH_3_SRC_ADDR_REG_HIGH_SHIFT)) & PCIE_DMA_IATU_DMA_SAR_HIGH_OFF_RDCH_3_SRC_ADDR_REG_HIGH_MASK)
/*! @} */

/*! @name DMA_DAR_LOW_OFF_RDCH_3 - DMA Read DAR Low Register. */
/*! @{ */

#define PCIE_DMA_IATU_DMA_DAR_LOW_OFF_RDCH_3_DST_ADDR_REG_LOW_MASK (0xFFFFFFFFU)
#define PCIE_DMA_IATU_DMA_DAR_LOW_OFF_RDCH_3_DST_ADDR_REG_LOW_SHIFT (0U)
/*! DST_ADDR_REG_LOW - Destination Address Register (Lower 32 bits). */
#define PCIE_DMA_IATU_DMA_DAR_LOW_OFF_RDCH_3_DST_ADDR_REG_LOW(x) (((uint32_t)(((uint32_t)(x)) << PCIE_DMA_IATU_DMA_DAR_LOW_OFF_RDCH_3_DST_ADDR_REG_LOW_SHIFT)) & PCIE_DMA_IATU_DMA_DAR_LOW_OFF_RDCH_3_DST_ADDR_REG_LOW_MASK)
/*! @} */

/*! @name DMA_DAR_HIGH_OFF_RDCH_3 - DMA Read DAR High Register. */
/*! @{ */

#define PCIE_DMA_IATU_DMA_DAR_HIGH_OFF_RDCH_3_DST_ADDR_REG_HIGH_MASK (0xFFFFFFFFU)
#define PCIE_DMA_IATU_DMA_DAR_HIGH_OFF_RDCH_3_DST_ADDR_REG_HIGH_SHIFT (0U)
/*! DST_ADDR_REG_HIGH - Destination Address Register (higher 32 bits). */
#define PCIE_DMA_IATU_DMA_DAR_HIGH_OFF_RDCH_3_DST_ADDR_REG_HIGH(x) (((uint32_t)(((uint32_t)(x)) << PCIE_DMA_IATU_DMA_DAR_HIGH_OFF_RDCH_3_DST_ADDR_REG_HIGH_SHIFT)) & PCIE_DMA_IATU_DMA_DAR_HIGH_OFF_RDCH_3_DST_ADDR_REG_HIGH_MASK)
/*! @} */

/*! @name DMA_LLP_LOW_OFF_RDCH_3 - DMA Read Linked List Pointer Low Register. */
/*! @{ */

#define PCIE_DMA_IATU_DMA_LLP_LOW_OFF_RDCH_3_LLP_LOW_MASK (0xFFFFFFFFU)
#define PCIE_DMA_IATU_DMA_LLP_LOW_OFF_RDCH_3_LLP_LOW_SHIFT (0U)
/*! LLP_LOW - Lower bits of the address of the linked list transfer list in local memory. */
#define PCIE_DMA_IATU_DMA_LLP_LOW_OFF_RDCH_3_LLP_LOW(x) (((uint32_t)(((uint32_t)(x)) << PCIE_DMA_IATU_DMA_LLP_LOW_OFF_RDCH_3_LLP_LOW_SHIFT)) & PCIE_DMA_IATU_DMA_LLP_LOW_OFF_RDCH_3_LLP_LOW_MASK)
/*! @} */

/*! @name DMA_LLP_HIGH_OFF_RDCH_3 - DMA Read Linked List Pointer High Register. */
/*! @{ */

#define PCIE_DMA_IATU_DMA_LLP_HIGH_OFF_RDCH_3_LLP_HIGH_MASK (0xFFFFFFFFU)
#define PCIE_DMA_IATU_DMA_LLP_HIGH_OFF_RDCH_3_LLP_HIGH_SHIFT (0U)
/*! LLP_HIGH - Higher 32 bits of the address of the linked list transfer list in local memory. */
#define PCIE_DMA_IATU_DMA_LLP_HIGH_OFF_RDCH_3_LLP_HIGH(x) (((uint32_t)(((uint32_t)(x)) << PCIE_DMA_IATU_DMA_LLP_HIGH_OFF_RDCH_3_LLP_HIGH_SHIFT)) & PCIE_DMA_IATU_DMA_LLP_HIGH_OFF_RDCH_3_LLP_HIGH_MASK)
/*! @} */


/*!
 * @}
 */ /* end of group PCIE_DMA_IATU_Register_Masks */


/*!
 * @}
 */ /* end of group PCIE_DMA_IATU_Peripheral_Access_Layer */


/*
** End of section using anonymous unions
*/

#if defined(__ARMCC_VERSION)
  #if (__ARMCC_VERSION >= 6010050)
    #pragma clang diagnostic pop
  #else
    #pragma pop
  #endif
#elif defined(__GNUC__)
  /* leave anonymous unions enabled */
#elif defined(__IAR_SYSTEMS_ICC__)
  #pragma language=default
#else
  #error Not supported compiler type
#endif

/*!
 * @}
 */ /* end of group Peripheral_access_layer */


#endif  /* PCIE_DMA_IATU_H_ */

