Core: MebX_Qsys_Project_m2_ddr2_memory_p0 - Instance: SOPC_INST|m2_ddr2_memory
Path, Setup Margin, Hold Margin
"Address Command (Slow 900mV 85C Model)",0.177,0.574
"Bus Turnaround Time (Slow 900mV 85C Model)",5.429,--
"Core (Slow 900mV 85C Model)",0.196,0.099
"Core Recovery/Removal (Slow 900mV 85C Model)",0.557,0.519
"Read Capture (Slow 900mV 85C Model)",0.15,0.102
"Read Resync (Slow 900mV 85C Model)",2.792,5.293
"Write (Slow 900mV 85C Model)",-0.084,-0.084
"Write Leveling tDQSS (Slow 900mV 85C Model)",0.392,0.392
"Write Leveling tDSS/tDSH (Slow 900mV 85C Model)",0.42,0.42
"Address Command (Slow 900mV 0C Model)",0.16,0.647
"Bus Turnaround Time (Slow 900mV 0C Model)",5.465,--
"Core (Slow 900mV 0C Model)",0.411,0.225
"Core Recovery/Removal (Slow 900mV 0C Model)",0.67,0.499
"Read Capture (Slow 900mV 0C Model)",0.152,0.104
"Read Resync (Slow 900mV 0C Model)",2.871,5.416
"Write (Slow 900mV 0C Model)",-0.055,-0.055
"Write Leveling tDQSS (Slow 900mV 0C Model)",0.392,0.392
"Write Leveling tDSS/tDSH (Slow 900mV 0C Model)",0.42,0.42
"Address Command (Fast 900mV 0C Model)",0.128,0.831
"Bus Turnaround Time (Fast 900mV 0C Model)",5.518,--
"Core (Fast 900mV 0C Model)",0.645,0.125
"Core Recovery/Removal (Fast 900mV 0C Model)",2.071,0.268
"Read Capture (Fast 900mV 0C Model)",0.182,0.134
"Read Resync (Fast 900mV 0C Model)",3.285,5.724
"Write (Fast 900mV 0C Model)",-0.075,-0.075
"Write Leveling tDQSS (Fast 900mV 0C Model)",0.392,0.392
"Write Leveling tDSS/tDSH (Fast 900mV 0C Model)",0.42,0.42
