module srff(input S, input R, input CLK,output reg Q, QBAR);
	assign QBAR = ~Q;

always @(posedge CLK) begin
	case ({S, R})
		2’b00: Q <= Q;
		2’b01: Q <= 1’b0;
		2’b10: Q <= 1’b1;
		2’b11: Q <= 1’bx;
	endcase
end	

endmodule 
