verilog xil_defaultlib --include "../../../../ps.srcs/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../../ps.srcs/sources_1/bd/design_1/ipshared/cac7/hdl" --include "../../../../ps.srcs/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim_tlm" --include "../../../../ps.srcs/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0" --include "../../../../ps.srcs/sources_1/bd/design_1/ipshared/1b7e/hdl/verilog" --include "../../../../ps.srcs/sources_1/bd/design_1/ipshared/122e/hdl/verilog" --include "../../../../ps.srcs/sources_1/bd/design_1/ip/design_1_xdma_0_0/ip_0/source" --include "../../../../ps.srcs/sources_1/bd/design_1/ipshared/90ef/hdl/verilog" --include "../../../../ps.srcs/sources_1/bd/design_1/ip/design_1_xdma_1_0/ip_0/source" --include "../../../../ps.srcs/sources_1/bd/design_1/ipshared/1ddd/hdl/verilog" --include "../../../../ps.srcs/sources_1/bd/design_1/ipshared/b2d0/hdl/verilog" --include "../../../../ps.srcs/sources_1/bd/design_1/ipshared/9ba5/hdl" \
"../../../bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v" \
"../../../bd/design_1/ip/design_1_xdma_0_0/ip_0/ip_0/sim/gtwizard_ultrascale_v1_7_gthe4_channel.v" \
"../../../bd/design_1/ip/design_1_xdma_0_0/ip_0/ip_0/sim/design_1_xdma_0_0_pcie4_ip_gt_gthe4_channel_wrapper.v" \
"../../../bd/design_1/ip/design_1_xdma_0_0/ip_0/ip_0/sim/gtwizard_ultrascale_v1_7_gthe4_common.v" \
"../../../bd/design_1/ip/design_1_xdma_0_0/ip_0/ip_0/sim/design_1_xdma_0_0_pcie4_ip_gt_gthe4_common_wrapper.v" \
"../../../bd/design_1/ip/design_1_xdma_0_0/ip_0/ip_0/sim/design_1_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4.v" \
"../../../bd/design_1/ip/design_1_xdma_0_0/ip_0/ip_0/sim/design_1_xdma_0_0_pcie4_ip_gt_gtwizard_top.v" \
"../../../bd/design_1/ip/design_1_xdma_0_0/ip_0/ip_0/sim/design_1_xdma_0_0_pcie4_ip_gt.v" \
"../../../bd/design_1/ip/design_1_xdma_0_0/ip_0/ip_1/sim/design_1_xdma_0_0_pcie4_ip_ibert.v" \
"../../../bd/design_1/ip/design_1_xdma_0_0/ip_0/ip_2/sim/design_1_xdma_0_0_pcie4_ip_jtag.v" \
"../../../bd/design_1/ip/design_1_xdma_0_0/ip_0/source/design_1_xdma_0_0_pcie4_ip_gtwizard_top.v" \
"../../../bd/design_1/ip/design_1_xdma_0_0/ip_0/source/design_1_xdma_0_0_pcie4_ip_phy_ff_chain.v" \
"../../../bd/design_1/ip/design_1_xdma_0_0/ip_0/source/design_1_xdma_0_0_pcie4_ip_phy_pipeline.v" \
"../../../bd/design_1/ip/design_1_xdma_0_0/ip_0/source/design_1_xdma_0_0_pcie4_ip_bram_16k_int.v" \
"../../../bd/design_1/ip/design_1_xdma_0_0/ip_0/source/design_1_xdma_0_0_pcie4_ip_bram_16k.v" \
"../../../bd/design_1/ip/design_1_xdma_0_0/ip_0/source/design_1_xdma_0_0_pcie4_ip_bram_32k.v" \
"../../../bd/design_1/ip/design_1_xdma_0_0/ip_0/source/design_1_xdma_0_0_pcie4_ip_bram_4k_int.v" \
"../../../bd/design_1/ip/design_1_xdma_0_0/ip_0/source/design_1_xdma_0_0_pcie4_ip_bram_msix.v" \
"../../../bd/design_1/ip/design_1_xdma_0_0/ip_0/source/design_1_xdma_0_0_pcie4_ip_bram_rep_int.v" \
"../../../bd/design_1/ip/design_1_xdma_0_0/ip_0/source/design_1_xdma_0_0_pcie4_ip_bram_rep.v" \
"../../../bd/design_1/ip/design_1_xdma_0_0/ip_0/source/design_1_xdma_0_0_pcie4_ip_bram_tph.v" \
"../../../bd/design_1/ip/design_1_xdma_0_0/ip_0/source/design_1_xdma_0_0_pcie4_ip_bram.v" \
"../../../bd/design_1/ip/design_1_xdma_0_0/ip_0/source/design_1_xdma_0_0_pcie4_ip_gt_gt_channel.v" \
"../../../bd/design_1/ip/design_1_xdma_0_0/ip_0/source/design_1_xdma_0_0_pcie4_ip_gt_gt_common.v" \
"../../../bd/design_1/ip/design_1_xdma_0_0/ip_0/source/design_1_xdma_0_0_pcie4_ip_gt_phy_clk.v" \
"../../../bd/design_1/ip/design_1_xdma_0_0/ip_0/source/design_1_xdma_0_0_pcie4_ip_gt_phy_rst.v" \
"../../../bd/design_1/ip/design_1_xdma_0_0/ip_0/source/design_1_xdma_0_0_pcie4_ip_gt_phy_rxeq.v" \
"../../../bd/design_1/ip/design_1_xdma_0_0/ip_0/source/design_1_xdma_0_0_pcie4_ip_gt_phy_txeq.v" \
"../../../bd/design_1/ip/design_1_xdma_0_0/ip_0/source/design_1_xdma_0_0_pcie4_ip_sync_cell.v" \
"../../../bd/design_1/ip/design_1_xdma_0_0/ip_0/source/design_1_xdma_0_0_pcie4_ip_sync.v" \
"../../../bd/design_1/ip/design_1_xdma_0_0/ip_0/source/design_1_xdma_0_0_pcie4_ip_gt_cdr_ctrl_on_eidle.v" \
"../../../bd/design_1/ip/design_1_xdma_0_0/ip_0/source/design_1_xdma_0_0_pcie4_ip_gt_receiver_detect_rxterm.v" \
"../../../bd/design_1/ip/design_1_xdma_0_0/ip_0/source/design_1_xdma_0_0_pcie4_ip_gt_eyescanreset_drp.v" \
"../../../bd/design_1/ip/design_1_xdma_0_0/ip_0/source/design_1_xdma_0_0_pcie4_ip_gt_drp_arbiter.v" \
"../../../bd/design_1/ip/design_1_xdma_0_0/ip_0/source/design_1_xdma_0_0_pcie4_ip_gt_phy_wrapper.v" \
"../../../bd/design_1/ip/design_1_xdma_0_0/ip_0/source/design_1_xdma_0_0_pcie4_ip_init_ctrl.v" \
"../../../bd/design_1/ip/design_1_xdma_0_0/ip_0/source/design_1_xdma_0_0_pcie4_ip_pl_eq.v" \
"../../../bd/design_1/ip/design_1_xdma_0_0/ip_0/source/design_1_xdma_0_0_pcie4_ip_vf_decode.v" \
"../../../bd/design_1/ip/design_1_xdma_0_0/ip_0/source/design_1_xdma_0_0_pcie4_ip_pipe.v" \
"../../../bd/design_1/ip/design_1_xdma_0_0/ip_0/source/design_1_xdma_0_0_pcie4_ip_phy_top.v" \
"../../../bd/design_1/ip/design_1_xdma_0_0/ip_0/source/design_1_xdma_0_0_pcie4_ip_seqnum_fifo.v" \
"../../../bd/design_1/ip/design_1_xdma_0_0/ip_0/source/design_1_xdma_0_0_pcie4_ip_sys_clk_gen_ps.v" \
"../../../bd/design_1/ip/design_1_xdma_0_0/ip_0/source/design_1_xdma_0_0_pcie4_ip_descramble_rx.v" \
"../../../bd/design_1/ip/design_1_xdma_0_0/ip_0/source/design_1_xdma_0_0_pcie4_ip_descramble_tx.v" \
"../../../bd/design_1/ip/design_1_xdma_0_0/ip_0/source/design_1_xdma_0_0_pcie4_ip_descramble.v" \
"../../../bd/design_1/ip/design_1_xdma_0_0/ip_0/source/design_1_xdma_0_0_pcie4_ip_debug_probes.v" \
"../../../bd/design_1/ip/design_1_xdma_0_0/ip_0/source/design_1_xdma_0_0_pcie4_ip_debug_axi4l_s.v" \
"../../../bd/design_1/ip/design_1_xdma_0_0/ip_0/source/design_1_xdma_0_0_pcie4_ip_debug_wrapper.v" \
"../../../bd/design_1/ip/design_1_xdma_0_0/ip_0/source/design_1_xdma_0_0_pcie4_ip_pcie4_uscale_core_top.v" \
"../../../bd/design_1/ip/design_1_xdma_0_0/ip_0/sim/design_1_xdma_0_0_pcie4_ip.v" \
"../../../bd/design_1/ip/design_1_xdma_0_0/ip_1/sim/xdma_v4_1_3_blk_mem_64_reg_be.v" \
"../../../bd/design_1/ip/design_1_xdma_0_0/ip_2/sim/xdma_v4_1_3_blk_mem_64_noreg_be.v" \

sv xil_defaultlib --include "../../../../ps.srcs/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../../ps.srcs/sources_1/bd/design_1/ipshared/cac7/hdl" --include "../../../../ps.srcs/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim_tlm" --include "../../../../ps.srcs/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0" --include "../../../../ps.srcs/sources_1/bd/design_1/ipshared/1b7e/hdl/verilog" --include "../../../../ps.srcs/sources_1/bd/design_1/ipshared/122e/hdl/verilog" --include "../../../../ps.srcs/sources_1/bd/design_1/ip/design_1_xdma_0_0/ip_0/source" --include "../../../../ps.srcs/sources_1/bd/design_1/ipshared/90ef/hdl/verilog" --include "../../../../ps.srcs/sources_1/bd/design_1/ip/design_1_xdma_1_0/ip_0/source" --include "../../../../ps.srcs/sources_1/bd/design_1/ipshared/1ddd/hdl/verilog" --include "../../../../ps.srcs/sources_1/bd/design_1/ipshared/b2d0/hdl/verilog" --include "../../../../ps.srcs/sources_1/bd/design_1/ipshared/9ba5/hdl" \
"../../../bd/design_1/ip/design_1_xdma_0_0/xdma_v4_1/hdl/verilog/design_1_xdma_0_0_dma_bram_wrap.sv" \
"../../../bd/design_1/ip/design_1_xdma_0_0/xdma_v4_1/hdl/verilog/design_1_xdma_0_0_dma_bram_wrap_1024.sv" \
"../../../bd/design_1/ip/design_1_xdma_0_0/xdma_v4_1/hdl/verilog/design_1_xdma_0_0_core_top.sv" \
"../../../bd/design_1/ip/design_1_xdma_0_0/sim/design_1_xdma_0_0.sv" \

verilog xil_defaultlib --include "../../../../ps.srcs/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../../ps.srcs/sources_1/bd/design_1/ipshared/cac7/hdl" --include "../../../../ps.srcs/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim_tlm" --include "../../../../ps.srcs/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0" --include "../../../../ps.srcs/sources_1/bd/design_1/ipshared/1b7e/hdl/verilog" --include "../../../../ps.srcs/sources_1/bd/design_1/ipshared/122e/hdl/verilog" --include "../../../../ps.srcs/sources_1/bd/design_1/ip/design_1_xdma_0_0/ip_0/source" --include "../../../../ps.srcs/sources_1/bd/design_1/ipshared/90ef/hdl/verilog" --include "../../../../ps.srcs/sources_1/bd/design_1/ip/design_1_xdma_1_0/ip_0/source" --include "../../../../ps.srcs/sources_1/bd/design_1/ipshared/1ddd/hdl/verilog" --include "../../../../ps.srcs/sources_1/bd/design_1/ipshared/b2d0/hdl/verilog" --include "../../../../ps.srcs/sources_1/bd/design_1/ipshared/9ba5/hdl" \
"../../../bd/design_1/ip/design_1_xdma_1_0/ip_0/ip_0/sim/design_1_xdma_1_0_pcie4_ip_gt_gthe4_channel_wrapper.v" \
"../../../bd/design_1/ip/design_1_xdma_1_0/ip_0/ip_0/sim/design_1_xdma_1_0_pcie4_ip_gt_gthe4_common_wrapper.v" \
"../../../bd/design_1/ip/design_1_xdma_1_0/ip_0/ip_0/sim/design_1_xdma_1_0_pcie4_ip_gt_gtwizard_gthe4.v" \
"../../../bd/design_1/ip/design_1_xdma_1_0/ip_0/ip_0/sim/design_1_xdma_1_0_pcie4_ip_gt_gtwizard_top.v" \
"../../../bd/design_1/ip/design_1_xdma_1_0/ip_0/ip_0/sim/design_1_xdma_1_0_pcie4_ip_gt.v" \
"../../../bd/design_1/ip/design_1_xdma_1_0/ip_0/ip_1/sim/design_1_xdma_1_0_pcie4_ip_ibert.v" \
"../../../bd/design_1/ip/design_1_xdma_1_0/ip_0/ip_2/sim/design_1_xdma_1_0_pcie4_ip_jtag.v" \
"../../../bd/design_1/ip/design_1_xdma_1_0/ip_0/source/design_1_xdma_1_0_pcie4_ip_gtwizard_top.v" \
"../../../bd/design_1/ip/design_1_xdma_1_0/ip_0/source/design_1_xdma_1_0_pcie4_ip_phy_ff_chain.v" \
"../../../bd/design_1/ip/design_1_xdma_1_0/ip_0/source/design_1_xdma_1_0_pcie4_ip_phy_pipeline.v" \
"../../../bd/design_1/ip/design_1_xdma_1_0/ip_0/source/design_1_xdma_1_0_pcie4_ip_bram_16k_int.v" \
"../../../bd/design_1/ip/design_1_xdma_1_0/ip_0/source/design_1_xdma_1_0_pcie4_ip_bram_16k.v" \
"../../../bd/design_1/ip/design_1_xdma_1_0/ip_0/source/design_1_xdma_1_0_pcie4_ip_bram_32k.v" \
"../../../bd/design_1/ip/design_1_xdma_1_0/ip_0/source/design_1_xdma_1_0_pcie4_ip_bram_4k_int.v" \
"../../../bd/design_1/ip/design_1_xdma_1_0/ip_0/source/design_1_xdma_1_0_pcie4_ip_bram_msix.v" \
"../../../bd/design_1/ip/design_1_xdma_1_0/ip_0/source/design_1_xdma_1_0_pcie4_ip_bram_rep_int.v" \
"../../../bd/design_1/ip/design_1_xdma_1_0/ip_0/source/design_1_xdma_1_0_pcie4_ip_bram_rep.v" \
"../../../bd/design_1/ip/design_1_xdma_1_0/ip_0/source/design_1_xdma_1_0_pcie4_ip_bram_tph.v" \
"../../../bd/design_1/ip/design_1_xdma_1_0/ip_0/source/design_1_xdma_1_0_pcie4_ip_bram.v" \
"../../../bd/design_1/ip/design_1_xdma_1_0/ip_0/source/design_1_xdma_1_0_pcie4_ip_gt_gt_channel.v" \
"../../../bd/design_1/ip/design_1_xdma_1_0/ip_0/source/design_1_xdma_1_0_pcie4_ip_gt_gt_common.v" \
"../../../bd/design_1/ip/design_1_xdma_1_0/ip_0/source/design_1_xdma_1_0_pcie4_ip_gt_phy_clk.v" \
"../../../bd/design_1/ip/design_1_xdma_1_0/ip_0/source/design_1_xdma_1_0_pcie4_ip_gt_phy_rst.v" \
"../../../bd/design_1/ip/design_1_xdma_1_0/ip_0/source/design_1_xdma_1_0_pcie4_ip_gt_phy_rxeq.v" \
"../../../bd/design_1/ip/design_1_xdma_1_0/ip_0/source/design_1_xdma_1_0_pcie4_ip_gt_phy_txeq.v" \
"../../../bd/design_1/ip/design_1_xdma_1_0/ip_0/source/design_1_xdma_1_0_pcie4_ip_sync_cell.v" \
"../../../bd/design_1/ip/design_1_xdma_1_0/ip_0/source/design_1_xdma_1_0_pcie4_ip_sync.v" \
"../../../bd/design_1/ip/design_1_xdma_1_0/ip_0/source/design_1_xdma_1_0_pcie4_ip_gt_cdr_ctrl_on_eidle.v" \
"../../../bd/design_1/ip/design_1_xdma_1_0/ip_0/source/design_1_xdma_1_0_pcie4_ip_gt_receiver_detect_rxterm.v" \
"../../../bd/design_1/ip/design_1_xdma_1_0/ip_0/source/design_1_xdma_1_0_pcie4_ip_gt_eyescanreset_drp.v" \
"../../../bd/design_1/ip/design_1_xdma_1_0/ip_0/source/design_1_xdma_1_0_pcie4_ip_gt_drp_arbiter.v" \
"../../../bd/design_1/ip/design_1_xdma_1_0/ip_0/source/design_1_xdma_1_0_pcie4_ip_gt_phy_wrapper.v" \
"../../../bd/design_1/ip/design_1_xdma_1_0/ip_0/source/design_1_xdma_1_0_pcie4_ip_init_ctrl.v" \
"../../../bd/design_1/ip/design_1_xdma_1_0/ip_0/source/design_1_xdma_1_0_pcie4_ip_pl_eq.v" \
"../../../bd/design_1/ip/design_1_xdma_1_0/ip_0/source/design_1_xdma_1_0_pcie4_ip_vf_decode.v" \
"../../../bd/design_1/ip/design_1_xdma_1_0/ip_0/source/design_1_xdma_1_0_pcie4_ip_pipe.v" \
"../../../bd/design_1/ip/design_1_xdma_1_0/ip_0/source/design_1_xdma_1_0_pcie4_ip_phy_top.v" \
"../../../bd/design_1/ip/design_1_xdma_1_0/ip_0/source/design_1_xdma_1_0_pcie4_ip_seqnum_fifo.v" \
"../../../bd/design_1/ip/design_1_xdma_1_0/ip_0/source/design_1_xdma_1_0_pcie4_ip_sys_clk_gen_ps.v" \
"../../../bd/design_1/ip/design_1_xdma_1_0/ip_0/source/design_1_xdma_1_0_pcie4_ip_descramble_rx.v" \
"../../../bd/design_1/ip/design_1_xdma_1_0/ip_0/source/design_1_xdma_1_0_pcie4_ip_descramble_tx.v" \
"../../../bd/design_1/ip/design_1_xdma_1_0/ip_0/source/design_1_xdma_1_0_pcie4_ip_descramble.v" \
"../../../bd/design_1/ip/design_1_xdma_1_0/ip_0/source/design_1_xdma_1_0_pcie4_ip_debug_probes.v" \
"../../../bd/design_1/ip/design_1_xdma_1_0/ip_0/source/design_1_xdma_1_0_pcie4_ip_debug_axi4l_s.v" \
"../../../bd/design_1/ip/design_1_xdma_1_0/ip_0/source/design_1_xdma_1_0_pcie4_ip_debug_wrapper.v" \
"../../../bd/design_1/ip/design_1_xdma_1_0/ip_0/source/design_1_xdma_1_0_pcie4_ip_pcie4_uscale_core_top.v" \
"../../../bd/design_1/ip/design_1_xdma_1_0/ip_0/sim/design_1_xdma_1_0_pcie4_ip.v" \

sv xil_defaultlib --include "../../../../ps.srcs/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../../ps.srcs/sources_1/bd/design_1/ipshared/cac7/hdl" --include "../../../../ps.srcs/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim_tlm" --include "../../../../ps.srcs/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0" --include "../../../../ps.srcs/sources_1/bd/design_1/ipshared/1b7e/hdl/verilog" --include "../../../../ps.srcs/sources_1/bd/design_1/ipshared/122e/hdl/verilog" --include "../../../../ps.srcs/sources_1/bd/design_1/ip/design_1_xdma_0_0/ip_0/source" --include "../../../../ps.srcs/sources_1/bd/design_1/ipshared/90ef/hdl/verilog" --include "../../../../ps.srcs/sources_1/bd/design_1/ip/design_1_xdma_1_0/ip_0/source" --include "../../../../ps.srcs/sources_1/bd/design_1/ipshared/1ddd/hdl/verilog" --include "../../../../ps.srcs/sources_1/bd/design_1/ipshared/b2d0/hdl/verilog" --include "../../../../ps.srcs/sources_1/bd/design_1/ipshared/9ba5/hdl" \
"../../../bd/design_1/ip/design_1_xdma_1_0/xdma_v4_1/hdl/verilog/design_1_xdma_1_0_dma_bram_wrap.sv" \
"../../../bd/design_1/ip/design_1_xdma_1_0/xdma_v4_1/hdl/verilog/design_1_xdma_1_0_dma_bram_wrap_1024.sv" \
"../../../bd/design_1/ip/design_1_xdma_1_0/xdma_v4_1/hdl/verilog/design_1_xdma_1_0_core_top.sv" \
"../../../bd/design_1/ip/design_1_xdma_1_0/sim/design_1_xdma_1_0.sv" \

verilog xil_defaultlib --include "../../../../ps.srcs/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../../ps.srcs/sources_1/bd/design_1/ipshared/cac7/hdl" --include "../../../../ps.srcs/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim_tlm" --include "../../../../ps.srcs/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0" --include "../../../../ps.srcs/sources_1/bd/design_1/ipshared/1b7e/hdl/verilog" --include "../../../../ps.srcs/sources_1/bd/design_1/ipshared/122e/hdl/verilog" --include "../../../../ps.srcs/sources_1/bd/design_1/ip/design_1_xdma_0_0/ip_0/source" --include "../../../../ps.srcs/sources_1/bd/design_1/ipshared/90ef/hdl/verilog" --include "../../../../ps.srcs/sources_1/bd/design_1/ip/design_1_xdma_1_0/ip_0/source" --include "../../../../ps.srcs/sources_1/bd/design_1/ipshared/1ddd/hdl/verilog" --include "../../../../ps.srcs/sources_1/bd/design_1/ipshared/b2d0/hdl/verilog" --include "../../../../ps.srcs/sources_1/bd/design_1/ipshared/9ba5/hdl" \
"../../../bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_0/sim/bd_afc3_one_0.v" \

sv xil_defaultlib --include "../../../../ps.srcs/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../../ps.srcs/sources_1/bd/design_1/ipshared/cac7/hdl" --include "../../../../ps.srcs/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim_tlm" --include "../../../../ps.srcs/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0" --include "../../../../ps.srcs/sources_1/bd/design_1/ipshared/1b7e/hdl/verilog" --include "../../../../ps.srcs/sources_1/bd/design_1/ipshared/122e/hdl/verilog" --include "../../../../ps.srcs/sources_1/bd/design_1/ip/design_1_xdma_0_0/ip_0/source" --include "../../../../ps.srcs/sources_1/bd/design_1/ipshared/90ef/hdl/verilog" --include "../../../../ps.srcs/sources_1/bd/design_1/ip/design_1_xdma_1_0/ip_0/source" --include "../../../../ps.srcs/sources_1/bd/design_1/ipshared/1ddd/hdl/verilog" --include "../../../../ps.srcs/sources_1/bd/design_1/ipshared/b2d0/hdl/verilog" --include "../../../../ps.srcs/sources_1/bd/design_1/ipshared/9ba5/hdl" \
"../../../bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_5/sim/bd_afc3_arsw_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_6/sim/bd_afc3_rsw_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_7/sim/bd_afc3_awsw_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_8/sim/bd_afc3_wsw_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_9/sim/bd_afc3_bsw_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_10/sim/bd_afc3_s00mmu_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_11/sim/bd_afc3_s00tr_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_12/sim/bd_afc3_s00sic_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_13/sim/bd_afc3_s00a2s_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_14/sim/bd_afc3_sarn_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_15/sim/bd_afc3_srn_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_16/sim/bd_afc3_sawn_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_17/sim/bd_afc3_swn_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_18/sim/bd_afc3_sbn_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_19/sim/bd_afc3_m00s2a_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_20/sim/bd_afc3_m00arn_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_21/sim/bd_afc3_m00rn_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_22/sim/bd_afc3_m00awn_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_23/sim/bd_afc3_m00wn_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_24/sim/bd_afc3_m00bn_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_25/sim/bd_afc3_m00e_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_26/sim/bd_afc3_m01s2a_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_27/sim/bd_afc3_m01arn_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_28/sim/bd_afc3_m01rn_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_29/sim/bd_afc3_m01awn_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_30/sim/bd_afc3_m01wn_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_31/sim/bd_afc3_m01bn_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_32/sim/bd_afc3_m01e_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_33/sim/bd_afc3_m02s2a_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_34/sim/bd_afc3_m02arn_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_35/sim/bd_afc3_m02rn_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_36/sim/bd_afc3_m02awn_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_37/sim/bd_afc3_m02wn_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_38/sim/bd_afc3_m02bn_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_39/sim/bd_afc3_m02e_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_40/sim/bd_afc3_m03s2a_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_41/sim/bd_afc3_m03arn_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_42/sim/bd_afc3_m03rn_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_43/sim/bd_afc3_m03awn_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_44/sim/bd_afc3_m03wn_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_45/sim/bd_afc3_m03bn_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_46/sim/bd_afc3_m03e_0.sv" \

verilog xil_defaultlib --include "../../../../ps.srcs/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../../ps.srcs/sources_1/bd/design_1/ipshared/cac7/hdl" --include "../../../../ps.srcs/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim_tlm" --include "../../../../ps.srcs/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0" --include "../../../../ps.srcs/sources_1/bd/design_1/ipshared/1b7e/hdl/verilog" --include "../../../../ps.srcs/sources_1/bd/design_1/ipshared/122e/hdl/verilog" --include "../../../../ps.srcs/sources_1/bd/design_1/ip/design_1_xdma_0_0/ip_0/source" --include "../../../../ps.srcs/sources_1/bd/design_1/ipshared/90ef/hdl/verilog" --include "../../../../ps.srcs/sources_1/bd/design_1/ip/design_1_xdma_1_0/ip_0/source" --include "../../../../ps.srcs/sources_1/bd/design_1/ipshared/1ddd/hdl/verilog" --include "../../../../ps.srcs/sources_1/bd/design_1/ipshared/b2d0/hdl/verilog" --include "../../../../ps.srcs/sources_1/bd/design_1/ipshared/9ba5/hdl" \
"../../../bd/design_1/ip/design_1_axi_smc_0/bd_0/sim/bd_afc3.v" \
"../../../bd/design_1/ip/design_1_axi_smc_0/sim/design_1_axi_smc_0.v" \
"../../../bd/design_1/ip/design_1_vio_0_0/sim/design_1_vio_0_0.v" \
"../../../bd/design_1/sim/design_1.v" \

verilog xil_defaultlib "glbl.v"

nosort
