<dec f='llvm/llvm/lib/Target/AMDGPU/SIRegisterInfo.h' l='61' type='llvm::MCRegister llvm::SIRegisterInfo::reservedPrivateSegmentBufferReg(const llvm::MachineFunction &amp; MF) const'/>
<doc f='llvm/llvm/lib/Target/AMDGPU/SIRegisterInfo.h' l='59'>/// Return the end register initially reserved for the scratch buffer in case
  /// spilling is needed.</doc>
<use f='llvm/llvm/lib/Target/AMDGPU/SIFrameLowering.cpp' l='489' u='c' c='_ZNK4llvm15SIFrameLowering38getEntryFunctionReservedScratchRsrcRegERNS_15MachineFunctionE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIISelLowering.cpp' l='2088' u='c' c='_ZL24reservePrivateMemoryRegsRKN4llvm13TargetMachineERNS_15MachineFunctionERKNS_14SIRegisterInfoERNS_21SIMachineFunctionInfoE'/>
<def f='llvm/llvm/lib/Target/AMDGPU/SIRegisterInfo.cpp' l='197' ll='202' type='llvm::MCRegister llvm::SIRegisterInfo::reservedPrivateSegmentBufferReg(const llvm::MachineFunction &amp; MF) const'/>
