-- sobel.vhd
-- Generated by SysPy
-- Fri May  6 16:45:16 2011

------------------------------------------------------------------------------------------------------
-------------------------------------------------------------------0---0000---------------------------
--------------------------------------------------------------------0--0----00------------------------
---------------------------------------------------------------------0--0-------00--------------------
-----------------------------------------------------00000000000000000--0---------00------------------
----------------------------------------------------00---------------0--0-----------0-----------------
---------------------------------------------------00----------------0--0------------000000000000000--
----00000000--------------------------000000000----00----------------0--0------------0-------------00-
---00---------------------------------00------000--0-----------0000000--0----------0----------------00
--00----------------------------------00-------00--00--------00------0--0--------00-----------------00
--00-----------00-------0----00000----00-------00--00-------00-------0-0------00--------------------00
---000---------00------00---00--------00------000---00------0-------0--000000-----------------------00
-----000000-----00----00---00---------000000000-----00-----00---------------------------------------00
---------000-----0----00----0000------000------------00---00----------------------------------------00
-----------00----00--00--------0000---00--------------0---0-----------------------------------------00
-----------00-----00-0-----------00---00--------------00-00-----------------------------------------00
----------00------0000-----------00---00---------------000------------------------------------------00
--000000000--------00-------000000----00---------------000------------------------------------------00
-------------------00-----------------00---------------00-------------------------------------------00
------------------00------------------00---------------0--------------------------------------------00
------------------0-------------------00--------------00--------------------------------------------00
-----------------0--------------------00--------------0---------------------------------------------00
--------------------------------------00------------------------------------------------------------00
--------------------------------------00------------------------------------------------------------00
--------------------------------------00------------------------------------------------------------00
---------------------------------------00-----------------------------------------------------------00
----------------------------------------0000000000000000000000000000000000000000000000000000000000000-
-----------------------------------------00000000000000000000000000000000000000000000000000000000000--
------------------------------------------------------------------------------------------------------


library IEEE;
use ieee.std_logic_1164.all;
use ieee.std_logic_arith.all;
use ieee.std_logic_signed.all;

library work;
entity sobel is
	port (
		rst: in std_logic;
		clk: in std_logic;
		t_cts: in std_logic;
		t_dpr: in std_logic;
		data_in: in std_logic_vector(7 downto 0);
		t_write: out std_logic;
		t_read: out std_logic;
		data_out: out std_logic_vector(7 downto 0));
		-- XST constraints
		----------------------------------------------------------
		attribute FSM_STYLE: string;
		attribute FSM_STYLE of sobel: entity is "lut";
		attribute MUX_EXTRACT: string;
		attribute MUX_EXTRACT of sobel: entity is "yes";
end sobel;

architecture sobel_arch of sobel is 

-- Internal signals
--------------------------------------------------------------------------
signal sqrt_write: std_logic;
signal sqrt_ready: std_logic;
signal sqrt_in: std_logic_vector(63 downto 0);
signal sqrt_out: std_logic_vector(24 downto 0);
signal data_out_buf: std_logic_vector(7 downto 0);
signal zero_ext: std_logic_vector(23 downto 0);
type type0 is array (0 to 9) of std_logic_vector(7 downto 0);
signal window_data: type0;
type type1 is array (0 to 2) of std_logic_vector(31 downto 0);
signal sobel: type1;
type state_type0 is (s0, s1, s2, s3, s4, s5, s6, s7, s8, s9, s10, s11);
signal state: state_type0;
--------------------------------------------------------------------------
