\BOOKMARK [1][-]{section.1}{1 Introduction}{}% 1
\BOOKMARK [1][-]{section.2}{2 Theoretical Introduction}{}% 2
\BOOKMARK [1][-]{section.3}{3 Theoretical Analysis}{}% 3
\BOOKMARK [2][-]{subsection.3.1}{3.1 The Gain Stage}{section.3}% 4
\BOOKMARK [3][-]{subsubsection.3.1.1}{3.1.1 OP Analysis}{subsection.3.1}% 5
\BOOKMARK [3][-]{subsubsection.3.1.2}{3.1.2 Voltage Gain}{subsection.3.1}% 6
\BOOKMARK [3][-]{subsubsection.3.1.3}{3.1.3 Input and Output Impedances}{subsection.3.1}% 7
\BOOKMARK [2][-]{subsection.3.2}{3.2 The Output Stage}{section.3}% 8
\BOOKMARK [3][-]{subsubsection.3.2.1}{3.2.1 OP Analysis}{subsection.3.2}% 9
\BOOKMARK [3][-]{subsubsection.3.2.2}{3.2.2 Voltage Gain}{subsection.3.2}% 10
\BOOKMARK [3][-]{subsubsection.3.2.3}{3.2.3 Input and Output Impedances}{subsection.3.2}% 11
\BOOKMARK [2][-]{subsection.3.3}{3.3 Frequency Response Analysis}{section.3}% 12
\BOOKMARK [1][-]{section.4}{4 Simulation Analysis}{}% 13
\BOOKMARK [2][-]{subsection.4.1}{4.1 Output Voltage Gain}{section.4}% 14
\BOOKMARK [2][-]{subsection.4.2}{4.2 Bandwidth and Cut-Off Frequencies}{section.4}% 15
\BOOKMARK [2][-]{subsection.4.3}{4.3 Input and Output Impedances}{section.4}% 16
\BOOKMARK [1][-]{section.5}{5 Relative Error and Graphic Analysis}{}% 17
\BOOKMARK [2][-]{subsection.5.1}{5.1 Figure of Merit}{section.5}% 18
\BOOKMARK [1][-]{section.6}{6 Conclusion}{}% 19
