begin_unit|revision:0.9.5;language:C;cregit-version:0.0.1
begin_comment
comment|/*-  * Copyright (c) 2003 Jake Burkholder.  * All rights reserved.  *  * Redistribution and use in source and binary forms, with or without  * modification, are permitted provided that the following conditions  * are met:  * 1. Redistributions of source code must retain the above copyright  *    notice, this list of conditions and the following disclaimer.  * 2. Redistributions in binary form must reproduce the above copyright  *    notice, this list of conditions and the following disclaimer in the  *    documentation and/or other materials provided with the distribution.  *  * THIS SOFTWARE IS PROVIDED BY THE AUTHOR AND CONTRIBUTORS ``AS IS'' AND  * ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE  * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE  * ARE DISCLAIMED.  IN NO EVENT SHALL THE AUTHOR OR CONTRIBUTORS BE LIABLE  * FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL  * DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS  * OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION)  * HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT  * LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY  * OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF  * SUCH DAMAGE.  */
end_comment

begin_include
include|#
directive|include
file|<sys/cdefs.h>
end_include

begin_expr_stmt
name|__FBSDID
argument_list|(
literal|"$FreeBSD$"
argument_list|)
expr_stmt|;
end_expr_stmt

begin_include
include|#
directive|include
file|"opt_pmap.h"
end_include

begin_include
include|#
directive|include
file|<sys/param.h>
end_include

begin_include
include|#
directive|include
file|<sys/systm.h>
end_include

begin_include
include|#
directive|include
file|<sys/lock.h>
end_include

begin_include
include|#
directive|include
file|<sys/mutex.h>
end_include

begin_include
include|#
directive|include
file|<sys/smp.h>
end_include

begin_include
include|#
directive|include
file|<sys/sysctl.h>
end_include

begin_include
include|#
directive|include
file|<vm/vm.h>
end_include

begin_include
include|#
directive|include
file|<vm/pmap.h>
end_include

begin_include
include|#
directive|include
file|<machine/cache.h>
end_include

begin_include
include|#
directive|include
file|<machine/cpufunc.h>
end_include

begin_include
include|#
directive|include
file|<machine/lsu.h>
end_include

begin_include
include|#
directive|include
file|<machine/smp.h>
end_include

begin_include
include|#
directive|include
file|<machine/tlb.h>
end_include

begin_define
define|#
directive|define
name|SPITFIRE_TLB_ENTRIES
value|64
end_define

begin_expr_stmt
name|PMAP_STATS_VAR
argument_list|(
name|spitfire_dcache_npage_inval
argument_list|)
expr_stmt|;
end_expr_stmt

begin_expr_stmt
name|PMAP_STATS_VAR
argument_list|(
name|spitfire_dcache_npage_inval_match
argument_list|)
expr_stmt|;
end_expr_stmt

begin_expr_stmt
name|PMAP_STATS_VAR
argument_list|(
name|spitfire_icache_npage_inval
argument_list|)
expr_stmt|;
end_expr_stmt

begin_expr_stmt
name|PMAP_STATS_VAR
argument_list|(
name|spitfire_icache_npage_inval_match
argument_list|)
expr_stmt|;
end_expr_stmt

begin_comment
comment|/*  * Enable the level 1 caches.  */
end_comment

begin_function
name|void
name|spitfire_cache_enable
parameter_list|(
name|u_int
name|cpu_impl
name|__unused
parameter_list|)
block|{
name|u_long
name|lsu
decl_stmt|;
name|lsu
operator|=
name|ldxa
argument_list|(
literal|0
argument_list|,
name|ASI_LSU_CTL_REG
argument_list|)
expr_stmt|;
name|stxa_sync
argument_list|(
literal|0
argument_list|,
name|ASI_LSU_CTL_REG
argument_list|,
name|lsu
operator||
name|LSU_IC
operator||
name|LSU_DC
argument_list|)
expr_stmt|;
block|}
end_function

begin_comment
comment|/*  * Flush all lines from the level 1 caches.  */
end_comment

begin_function
name|void
name|spitfire_cache_flush
parameter_list|(
name|void
parameter_list|)
block|{
name|u_long
name|addr
decl_stmt|;
for|for
control|(
name|addr
operator|=
literal|0
init|;
name|addr
operator|<
name|PCPU_GET
argument_list|(
name|cache
operator|.
name|dc_size
argument_list|)
condition|;
name|addr
operator|+=
name|PCPU_GET
argument_list|(
name|cache
operator|.
name|dc_linesize
argument_list|)
control|)
name|stxa_sync
argument_list|(
name|addr
argument_list|,
name|ASI_DCACHE_TAG
argument_list|,
literal|0
argument_list|)
expr_stmt|;
for|for
control|(
name|addr
operator|=
literal|0
init|;
name|addr
operator|<
name|PCPU_GET
argument_list|(
name|cache
operator|.
name|ic_size
argument_list|)
condition|;
name|addr
operator|+=
name|PCPU_GET
argument_list|(
name|cache
operator|.
name|ic_linesize
argument_list|)
control|)
name|stxa_sync
argument_list|(
name|addr
argument_list|,
name|ASI_ICACHE_TAG
argument_list|,
literal|0
argument_list|)
expr_stmt|;
block|}
end_function

begin_comment
comment|/*  * Flush a physical page from the data cache.  */
end_comment

begin_function
name|void
name|spitfire_dcache_page_inval
parameter_list|(
name|vm_paddr_t
name|pa
parameter_list|)
block|{
name|u_long
name|target
decl_stmt|;
name|void
modifier|*
name|cookie
decl_stmt|;
name|u_long
name|addr
decl_stmt|;
name|u_long
name|tag
decl_stmt|;
name|KASSERT
argument_list|(
operator|(
name|pa
operator|&
name|PAGE_MASK
operator|)
operator|==
literal|0
argument_list|,
operator|(
literal|"%s: pa not page aligned"
operator|,
name|__func__
operator|)
argument_list|)
expr_stmt|;
name|PMAP_STATS_INC
argument_list|(
name|spitfire_dcache_npage_inval
argument_list|)
expr_stmt|;
name|target
operator|=
name|pa
operator|>>
operator|(
name|PAGE_SHIFT
operator|-
name|DC_TAG_SHIFT
operator|)
expr_stmt|;
name|cookie
operator|=
name|ipi_dcache_page_inval
argument_list|(
name|tl_ipi_spitfire_dcache_page_inval
argument_list|,
name|pa
argument_list|)
expr_stmt|;
for|for
control|(
name|addr
operator|=
literal|0
init|;
name|addr
operator|<
name|PCPU_GET
argument_list|(
name|cache
operator|.
name|dc_size
argument_list|)
condition|;
name|addr
operator|+=
name|PCPU_GET
argument_list|(
name|cache
operator|.
name|dc_linesize
argument_list|)
control|)
block|{
name|tag
operator|=
name|ldxa
argument_list|(
name|addr
argument_list|,
name|ASI_DCACHE_TAG
argument_list|)
expr_stmt|;
if|if
condition|(
operator|(
operator|(
name|tag
operator|>>
name|DC_VALID_SHIFT
operator|)
operator|&
name|DC_VALID_MASK
operator|)
operator|==
literal|0
condition|)
continue|continue;
name|tag
operator|&=
name|DC_TAG_MASK
operator|<<
name|DC_TAG_SHIFT
expr_stmt|;
if|if
condition|(
name|tag
operator|==
name|target
condition|)
block|{
name|PMAP_STATS_INC
argument_list|(
name|spitfire_dcache_npage_inval_match
argument_list|)
expr_stmt|;
name|stxa_sync
argument_list|(
name|addr
argument_list|,
name|ASI_DCACHE_TAG
argument_list|,
name|tag
argument_list|)
expr_stmt|;
block|}
block|}
name|ipi_wait
argument_list|(
name|cookie
argument_list|)
expr_stmt|;
block|}
end_function

begin_comment
comment|/*  * Flush a physical page from the instruction cache.  */
end_comment

begin_function
name|void
name|spitfire_icache_page_inval
parameter_list|(
name|vm_paddr_t
name|pa
parameter_list|)
block|{
specifier|register
name|u_long
name|tag
asm|__asm("%g1");
name|u_long
name|target
decl_stmt|;
name|void
modifier|*
name|cookie
decl_stmt|;
name|u_long
name|addr
decl_stmt|;
name|KASSERT
argument_list|(
operator|(
name|pa
operator|&
name|PAGE_MASK
operator|)
operator|==
literal|0
argument_list|,
operator|(
literal|"%s: pa not page aligned"
operator|,
name|__func__
operator|)
argument_list|)
expr_stmt|;
name|PMAP_STATS_INC
argument_list|(
name|spitfire_icache_npage_inval
argument_list|)
expr_stmt|;
name|target
operator|=
name|pa
operator|>>
operator|(
name|PAGE_SHIFT
operator|-
name|IC_TAG_SHIFT
operator|)
expr_stmt|;
name|cookie
operator|=
name|ipi_icache_page_inval
argument_list|(
name|tl_ipi_spitfire_icache_page_inval
argument_list|,
name|pa
argument_list|)
expr_stmt|;
for|for
control|(
name|addr
operator|=
literal|0
init|;
name|addr
operator|<
name|PCPU_GET
argument_list|(
name|cache
operator|.
name|ic_size
argument_list|)
condition|;
name|addr
operator|+=
name|PCPU_GET
argument_list|(
name|cache
operator|.
name|ic_linesize
argument_list|)
control|)
block|{
asm|__asm __volatile("ldda [%1] %2, %%g0"
comment|/*, %g1 */
block|:
literal|"=r"
operator|(
name|tag
operator|)
operator|:
literal|"r"
operator|(
name|addr
operator|)
operator|,
literal|"n"
operator|(
name|ASI_ICACHE_TAG
operator|)
block|)
empty_stmt|;
if|if
condition|(
operator|(
operator|(
name|tag
operator|>>
name|IC_VALID_SHIFT
operator|)
operator|&
name|IC_VALID_MASK
operator|)
operator|==
literal|0
condition|)
continue|continue;
name|tag
operator|&=
name|IC_TAG_MASK
operator|<<
name|IC_TAG_SHIFT
expr_stmt|;
if|if
condition|(
name|tag
operator|==
name|target
condition|)
block|{
name|PMAP_STATS_INC
argument_list|(
name|spitfire_icache_npage_inval_match
argument_list|)
expr_stmt|;
name|stxa_sync
argument_list|(
name|addr
argument_list|,
name|ASI_ICACHE_TAG
argument_list|,
name|tag
argument_list|)
expr_stmt|;
block|}
block|}
end_function

begin_expr_stmt
name|ipi_wait
argument_list|(
name|cookie
argument_list|)
expr_stmt|;
end_expr_stmt

begin_comment
unit|}
comment|/*  * Flush all non-locked mappings from the TLB.  */
end_comment

begin_macro
unit|void
name|spitfire_tlb_flush_nonlocked
argument_list|(
argument|void
argument_list|)
end_macro

begin_block
block|{
name|int
name|i
decl_stmt|;
for|for
control|(
name|i
operator|=
literal|0
init|;
name|i
operator|<
name|SPITFIRE_TLB_ENTRIES
condition|;
name|i
operator|++
control|)
block|{
if|if
condition|(
operator|(
name|ldxa
argument_list|(
name|TLB_DAR_SLOT
argument_list|(
name|i
argument_list|)
argument_list|,
name|ASI_DTLB_DATA_ACCESS_REG
argument_list|)
operator|&
name|TD_L
operator|)
operator|==
literal|0
condition|)
name|stxa_sync
argument_list|(
name|TLB_DAR_SLOT
argument_list|(
name|i
argument_list|)
argument_list|,
name|ASI_DTLB_DATA_ACCESS_REG
argument_list|,
literal|0
argument_list|)
expr_stmt|;
if|if
condition|(
operator|(
name|ldxa
argument_list|(
name|TLB_DAR_SLOT
argument_list|(
name|i
argument_list|)
argument_list|,
name|ASI_ITLB_DATA_ACCESS_REG
argument_list|)
operator|&
name|TD_L
operator|)
operator|==
literal|0
condition|)
name|stxa_sync
argument_list|(
name|TLB_DAR_SLOT
argument_list|(
name|i
argument_list|)
argument_list|,
name|ASI_ITLB_DATA_ACCESS_REG
argument_list|,
literal|0
argument_list|)
expr_stmt|;
block|}
block|}
end_block

begin_comment
comment|/*  * Flush all user mappings from the TLB.  */
end_comment

begin_function
name|void
name|spitfire_tlb_flush_user
parameter_list|(
name|void
parameter_list|)
block|{
name|u_long
name|data
decl_stmt|;
name|u_long
name|tag
decl_stmt|;
name|int
name|i
decl_stmt|;
for|for
control|(
name|i
operator|=
literal|0
init|;
name|i
operator|<
name|SPITFIRE_TLB_ENTRIES
condition|;
name|i
operator|++
control|)
block|{
name|data
operator|=
name|ldxa
argument_list|(
name|TLB_DAR_SLOT
argument_list|(
name|i
argument_list|)
argument_list|,
name|ASI_DTLB_DATA_ACCESS_REG
argument_list|)
expr_stmt|;
name|tag
operator|=
name|ldxa
argument_list|(
name|TLB_DAR_SLOT
argument_list|(
name|i
argument_list|)
argument_list|,
name|ASI_DTLB_TAG_READ_REG
argument_list|)
expr_stmt|;
if|if
condition|(
operator|(
name|data
operator|&
name|TD_V
operator|)
operator|!=
literal|0
operator|&&
operator|(
name|data
operator|&
name|TD_L
operator|)
operator|==
literal|0
operator|&&
name|TLB_TAR_CTX
argument_list|(
name|tag
argument_list|)
operator|!=
name|TLB_CTX_KERNEL
condition|)
name|stxa_sync
argument_list|(
name|TLB_DAR_SLOT
argument_list|(
name|i
argument_list|)
argument_list|,
name|ASI_DTLB_DATA_ACCESS_REG
argument_list|,
literal|0
argument_list|)
expr_stmt|;
name|data
operator|=
name|ldxa
argument_list|(
name|TLB_DAR_SLOT
argument_list|(
name|i
argument_list|)
argument_list|,
name|ASI_ITLB_DATA_ACCESS_REG
argument_list|)
expr_stmt|;
name|tag
operator|=
name|ldxa
argument_list|(
name|TLB_DAR_SLOT
argument_list|(
name|i
argument_list|)
argument_list|,
name|ASI_ITLB_TAG_READ_REG
argument_list|)
expr_stmt|;
if|if
condition|(
operator|(
name|data
operator|&
name|TD_V
operator|)
operator|!=
literal|0
operator|&&
operator|(
name|data
operator|&
name|TD_L
operator|)
operator|==
literal|0
operator|&&
name|TLB_TAR_CTX
argument_list|(
name|tag
argument_list|)
operator|!=
name|TLB_CTX_KERNEL
condition|)
name|stxa_sync
argument_list|(
name|TLB_DAR_SLOT
argument_list|(
name|i
argument_list|)
argument_list|,
name|ASI_ITLB_DATA_ACCESS_REG
argument_list|,
literal|0
argument_list|)
expr_stmt|;
block|}
block|}
end_function

end_unit

