$comment
	File created using the following command:
		vcd file CU.msim.vcd -direction
$end
$date
	Mon Jun 30 11:17:31 2025
$end
$version
	ModelSim Version 10.5b
$end
$timescale
	1ps
$end

$scope module CU_vlg_vec_tst $end
$var reg 4 ! opcode [3:0] $end
$var wire 1 " alu_enable $end
$var wire 1 # alu_op [3] $end
$var wire 1 $ alu_op [2] $end
$var wire 1 % alu_op [1] $end
$var wire 1 & alu_op [0] $end
$var wire 1 ' ram_read $end
$var wire 1 ( ram_write $end

$scope module i1 $end
$var wire 1 ) gnd $end
$var wire 1 * vcc $end
$var wire 1 + unknown $end
$var tri1 1 , devclrn $end
$var tri1 1 - devpor $end
$var tri1 1 . devoe $end
$var wire 1 / WideOr0~0_combout $end
$var wire 1 0 WideOr1~0_combout $end
$var wire 1 1 WideOr6~0_combout $end
$var wire 1 2 WideOr5~0_combout $end
$var wire 1 3 WideOr4~0_combout $end
$var wire 1 4 WideOr3~0_combout $end
$var wire 1 5 WideOr2~0_combout $end
$var wire 1 6 opcode~combout [3] $end
$var wire 1 7 opcode~combout [2] $end
$var wire 1 8 opcode~combout [1] $end
$var wire 1 9 opcode~combout [0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 !
0"
0&
0%
0$
0#
0'
0(
0)
1*
x+
1,
1-
1.
0/
00
01
02
03
04
15
09
08
07
06
$end
#10000
b1 !
19
10
1/
1'
1(
#20000
b11 !
b10 !
09
18
11
05
1&
1"
#30000
b11 !
19
12
01
1%
0&
#40000
b111 !
b101 !
b100 !
09
08
17
11
1&
#50000
b101 !
19
13
02
01
1$
0%
0&
#60000
b111 !
b110 !
09
18
11
1&
#70000
b111 !
19
12
01
1%
0&
#80000
b1111 !
b1011 !
b1001 !
b1000 !
09
08
07
16
11
1&
#90000
b1001 !
19
14
03
02
01
1#
0$
0%
0&
#100000
b1011 !
b1010 !
09
18
11
1&
#110000
b1011 !
19
12
01
1%
0&
#120000
b1111 !
b1101 !
b1100 !
09
08
17
04
02
00
15
0#
0%
0'
0"
#130000
b1101 !
19
10
1'
#140000
b1111 !
b1110 !
09
18
00
0/
0'
0(
#150000
b1111 !
19
#160000
b111 !
b11 !
b1 !
b0 !
09
08
07
06
#170000
b1000 !
b1100 !
17
16
1/
1(
#180000
b1110 !
b1111 !
b111 !
b11 !
19
18
07
06
12
10
05
1%
1'
1"
#190000
b1 !
b0 !
b100 !
09
08
17
11
1&
#200000
