#ifndef __HW_CONFIG_SYSTEM_H__
#define __HW_CONFIG_SYSTEM_H__
 
#define HW_VERSION "0.1.1"
#define PRJ_ROOT_PATH "C:/Work/Projects/bioemus-dev/"
#define CLOCK_FREQUENCY_MHZ 400.0
#define HW_FPGA_ARCH "ZYNQMP"
#define HW_FPGA_ARCH_ZYNQMP
#define NB_NRN 1024
#define TIME_STEP_MS 0.03125
// ---
// sfi coding
// ---
#define SFI_G_INT 4
#define SFI_G_DEC 23
#define SFI_E_INT 9
#define SFI_E_DEC 23
#define SFI_V_INT 9
#define SFI_V_DEC 23
#define SFI_CUR_INT 9
#define SFI_CUR_DEC 23
#define SFI_ION_INT 2
#define SFI_ION_DEC 25
#define SFI_V_TRUNC_INT 8
#define SFI_V_TRUNC_DEC 10
#define SFI_CUR_TRUNC_INT 8
#define SFI_CUR_TRUNC_DEC 10
#define SFI_MU_INT 8
#define SFI_MU_DEC 10
#define SFI_THETA_INT 2
#define SFI_THETA_DEC 16
#define SFI_SIGMA_INT 2
#define SFI_SIGMA_DEC 16
#define SFI_K1_SYN_INT 4
#define SFI_K1_SYN_DEC 14
#define SFI_K2_SYN_INT 1
#define SFI_K2_SYN_DEC 16
#define SFI_BRATE_SYN_INT 2
#define SFI_BRATE_SYN_DEC 10
#define SFI_TRATE_SYN_INT 2
#define SFI_TRATE_SYN_DEC 16
#define SFI_WSYN_INT 2
#define SFI_WSYN_DEC 12
#define SFI_GSYN_INT 2
#define SFI_GSYN_DEC 16
#define SFI_ESYN_INT 8
#define SFI_ESYN_DEC 10
#define SFI_SYN_INT 2
#define SFI_SYN_DEC 16
#define SFI_SN_GABAB_IN_INT 4
#define SFI_SN_GABAB_IN_DEC 14
#define SFI_SN_GABAB_OUT_INT 2
#define SFI_SN_GABAB_OUT_DEC 16
#define SFI_PMUL_GSYN_INT 2
#define SFI_PMUL_GSYN_DEC 16
// ---
#endif
