[{'role': 'system', 'content': 'You are a technical specialist with expertise in electronics. Your task is to analyze datasheets for electronic components and provide a concise summary of the product’s key characteristics and specifications. In addition, you need to gather textual information about the component, including its description and typical applications.Instructions:    Identify the correct component in the datasheet using the provided product code.    Summarize key parameters, including:        Voltage ratings        Current ratings        Power consumption        Operating temperature range        Package type        Special features or notes (if applicable)        Moisture Sensetive Level JEDEC J-STD-020E    Provide a short description of the component, including what it is (e.g., transistor, microcontroller, sensor) and its primary function.    Explain typical applications for the component (e.g., power management, signal processing, data storage, etc.).    Be thorough and accurate: Ensure the information corresponds specifically to the product code, as some datasheets cover multiple variants.Your goal is to create a clear and accurate technical summary that includes both key specifications and a description of what the component is used for.'}, {'role': 'user', 'content': 'Give me information about the component of PGA112AIDGSR production of TEXAS INSTRUMENTS from the text:10k/c87ADC\nG□=□1RF\nRIOutput\nStage\nSPI\nInterfaceSCLK\nDIO\nCS7VOUT 5DVDD\n10AVDD\n1\nGND6\nVREF43\n8\n9MSP430\nMicrocontroller+3V\n+5V\nVREFPGA112\nPGA113\nV /CH0CAL2\nCH1\nCAL3\nCAL4CAL1\nCAL20.1VCAL0.9VCAL10k/c87\n80k/c87MUX\nCAL2/3C\n0.1 FBYPASS\n/c109C\n0.1 FBYPASS\n/c109C\n0.1 FBYPASS\n/c109\nProduct\nFolder\nSample &\nBuy\nTechnical\nDocuments\nTools &\nSoftware\nSupport &\nCommunity\nReference\nDesign\nPGA112 ,PGA113 ,PGA116 ,PGA117\nSBOS424C –MARCH 2008 –REVISED NOVEMBER 2015\nPGA11x Zerø-DriftProgrammable GainAmplifier WithMux\n1Features 2Applications\n1•Rail-to-Rail Input andOutput •Remote e-Meter Reading\n•Offset: 25μV(Typical), 100μV(Maximum) •Automatic Gain Control\n•ZerøDrift: 0.35μV/°C(Typical), 1.2μV/°C •Portable Data Acquisition\n(Maximum) •PC-Based Signal Acquisition Systems\n•Low Noise: 12nV/√Hz •Test andMeasurement\n•Input Offset Current: ±5nAMaximum (25°C) •Programmable Logic Controllers\n•Gain Error: 0.1% Maximum (G≤32), •Battery-Powered Instruments\n0.3% Maximum (G>32)•Handheld Test Equipment\n•Binary Gains: 1,2,4,8,16,32,64,128(PGA112,\nPGA116) 3Description\n•Scope Gains: 1,2,5,10,20,50,100, 200 ThePGA112 andPGA113 devices (binary andscope\n(PGA113, PGA117) gains) offer two analog inputs, athree-pin SPI\ninterface, andsoftware shutdown ina10-pin, VSSOP•Gain Switching Time: 200nspackage. The PGA116 and PGA117 (binary and•2Channel MUX: PGA112, PGA113scope gains) offer 10analog inputs, aSPI interface10Channel MUX: PGA116, PGA117with daisy-chain capability, and hardware and\n•Four Internal Calibration Channels software shutdown ina20-pin TSSOP package.\n•Amplifier Optimized forDriving CDAC ADCsAllversions provide internal calibration channels for\n•Output Swing: 50mVtoSupply Rails system-level calibration. The channels are tied to\nGND, 0.9VCAL,0.1VCAL,and VREF,respectively.•AVDDandDVDDforMixed Voltage SystemsVCAL,anexternal voltage connected toChannel 0,is•IQ=1.1mA(Typical)used asthe system calibration reference. Binary\n•Software andHardware Shutdown: IQ≤4μA gains are:1,2,4,8,16,32,64,and128; scope gains\n(Typical) are:1,2,5,10,20,50,100, and200.\n•Temperature Range: –40°Cto125°C\nDevice Information(1)\n•SPI™Interface (10MHz) With Daisy-Chain\nPART NUMBER PACKAGE BODY SIZE (NOM)Capability\nPGA112, PGA113 VSSOP (10) 3.00 mm×3.00 mm\nPGA116, PGA117 TSSOP (20) 6.50 mm×4.40 mm\n(1)Forallavailable packages, see theorderable addendum at\ntheendofthedata sheet.\nSimplified Schematic\n1\nAnIMPORTANT NOTICE attheend ofthisdata sheet addresses availability, warranty, changes, useinsafety-critical applications,\nintellectual property matters andother important disclaimers. PRODUCTION DATA.\nPGA112 ,PGA113 ,PGA116 ,PGA117\nSBOS424C –MARCH 2008 –REVISED NOVEMBER 2015 www.ti.com\nTable ofContents\n8.4 Device Functional Modes ........................................ 20 1Features .................................................................. 1\n8.5 Programming ........................................................... 21 2Applications ........................................................... 1\n8.6 Serial Interface Information ..................................... 213Description ............................................................. 1\n9Applications andImplementation ...................... 314Revision History ..................................................... 2\n9.1 Application Information ............................................ 315Device Comparison ............................................... 3\n9.2 Typical Applications ................................................ 436PinConfiguration andFunctions ......................... 3\n10Power Supply Recommendations ..................... 467Specifications ......................................................... 511Layout ................................................................... 477.1 Absolute Maximum Ratings ...................................... 5\n11.1 Layout Guidelines ................................................. 477.2 ESD Ratings .............................................................. 5\n11.2 Layout Example .................................................... 487.3 Recommended Operating Conditions ....................... 5\n12Device andDocumentation Support ................. 497.4 Thermal Information .................................................. 5\n12.1 Documentation Support ........................................ 497.5 Electrical Characteristics: VS=AVDD=DVDD=5V.6\n12.2 Related Links ........................................................ 497.6 SPITiming: VS=AVDD=DVDD=2.2Vto5V......... 9\n12.3 Community Resources .......................................... 497.7 Typical Characteristics ............................................ 11\n12.4 Trademarks ........................................................... 498Detailed Description ............................................ 20\n12.5 Electrostatic Discharge Caution ............................ 498.1 Overview ................................................................. 20\n12.6 Glossary ................................................................ 498.2 Functional Block Diagram ....................................... 20\n13Mechanical, Packaging, andOrderable8.3 Feature Description ................................................. 20Information ........................................................... 49\n4Revision History\nNOTE: Page numbers forprevious revisions may differ from page numbers inthecurrent version.\nChanges from Revision B(September 2008) toRevision C Page\n•Added ESD Ratings table, Thermal Information table, Feature Description section, Device Functional Modes ,\nApplication andImplementation section, Power Supply Recommendations section, Layout section, Device and\nDocumentation Support section, andMechanical, Packaging, andOrderable Information section ..................................... 1\n2 Submit Documentation Feedback Copyright ©2008 –2015, Texas Instruments Incorporated\nProduct Folder Links: PGA112 PGA113 PGA116 PGA117\n1\n2\n3\n4\n510\n9\n8\n7\n6DVDD\nCS\nDIO\nSCLK\nGNDAVDD\nCH1\nV /CH0CAL\nVREF\nVOUTPGA112\nPGA113\nPGA112 ,PGA113 ,PGA116 ,PGA117\nwww.ti.com SBOS424C –MARCH 2008 –REVISED NOVEMBER 2015\n5Device Comparison\nSHUTDOWN NO.OFMUX GAINS SPIDAISY-DEVICE PACKAGEINPUTS (EIGHT EACH) CHAIN HARDWARE SOFTWARE\nPGA112 2 Binary No No ✓ VSSOP-10\nPGA113 2 Scope No No ✓ VSSOP-10\nPGA116 10 Binary ✓ ✓ ✓ TSSOP-20\nPGA117 10 Scope ✓ ✓ ✓ TSSOP-20\n6PinConfiguration andFunctions\nDGS Package\n10-Pin VSSOP\nTopView\nPinFunctions: PGA112, PGA113\nPIN\nI/O DESCRIPTION\nNO. NAME\n1 AVDD I Analog supply voltage (2.2Vto5.5V)\n2 CH1 I Input MUX channel 1\nInput MUX channel 0andVCALinput. Forsystem calibration purposes, connect thispintoalow-\nimpedance external reference voltage touseinternal calibration channels. Thefourinternal\n3 VCAL/CH0 I calibration channels areconnected toGND, 0.9VCAL,0.1VCAL,andVREF,respectively. VCALis\nloaded with 100kΩ(typical) when internal calibration channels CAL2 orCAL3 areselected.\nOtherwise, VCAL/CH0 appears ashigh impedance.\nReference input pin.Connect external reference forVOUToffset shift ortomidsupply formidsupply\n4 VREF I referenced systems. VREFmust beconnected toalow-impedance reference capable ofsourcing and\nsinking atleast 2mAorVREFmust beconnected toGND.\n5 VOUT O Analog voltage output. When AVDD<DVDD,VOUTisclamped toAVDD+300mV.\n6 GND — Ground pin\n7 SCLK I Clock input forSPIserial interface\nData input/output forSPIserial interface. DIO contains aweak, 10-μAinternal pulldown current8 DIO Isource.\n9 CS I Chip select lineforSPIserial interface\nDigital andopamp output stage supply voltage (2.2Vto5.5V).Useful inmulti-supply systems to\nprevent overvoltage andlockup condition onananalog-to-digital (ADC) input (forexample, a\n10 DVDD I microcontroller with anADC running on3VandthePGA powered from 5V).Digital I/Olevels tobe\nrelative toDVDD.DVDDshould bebypassed with a0.1-μFceramic capacitor, andDVDDmust supply\nthecurrent forthedigital portion ofthePGA aswellastheload current fortheopamp output stage.\nCopyright ©2008 –2015, Texas Instruments Incorporated Submit Documentation Feedback 3\nProduct Folder Links: PGA112 PGA113 PGA116 PGA117\nAVDD\nCH5\nCH4\nCH3\nCH2\nCH1\nV /CH0CAL\nVREF\nVOUT\nCH7CH6\nDVDD\nCS\nDOUT\nDIN\nSCLK\nGND\nENABLE\nCH9\nCH81\n2\n3\n4\n5\n6\n7\n8\n9\n1020\n19\n18\n17\n16\n15\n14\n13\n12\n11PGA116\nPGA117\nPGA112 ,PGA113 ,PGA116 ,PGA117\nSBOS424C –MARCH 2008 –REVISED NOVEMBER 2015 www.ti.com\nPWPackage\n20-Pin TSSOP\nTopView\nPinFunctions: PGA116, PGA117\nPIN\nI/O DESCRIPTION\nNO. NAME\n1 AVDD I Analog supply voltage (2.2Vto5.5V)\n2 CH5 I Input MUX channel 5\n3 CH4 I Input MUX channel 4\n4 CH3 I Input MUX channel 3\n5 CH2 I Input MUX channel 2\n6 CH1 I Input MUX channel 1\nInput MUX channel 0andVCALinput. Forsystem calibration purposes, connect thispintoalow-\nimpedance external reference voltage touseinternal calibration channels. Thefourinternal\n7 VCAL/CH0 I calibration channels areconnected toGND, 0.9VCAL,0.1VCAL,andVREF,respectively. VCALis\nloaded with 100kΩ(typical) when internal calibration channels CAL2 orCAL3 areselected.\nOtherwise, VCAL/CH0 appears ashigh impedance.\nReference input pin.Connect external reference forVOUToffset shift ortomidsupply formidsupply\n8 VREF I referenced systems. VREFmust beconnected toalow-impedance reference capable ofsourcing\nandsinking atleast 2mAortoGND.\n9 VOUT O Analog voltage output. When AVDD<DVDD,VOUTisclamped toAVDD+300mV.\n10 CH7 I Input MUX channel 7\n11 CH8 I Input MUX channel 8\n12 CH9 I Input MUX channel 9\n13 ENABLE I Hardware enable pin.Logic lowputs thepartintoShutdown mode (IQ<1μA).\n14 GND — Ground pin\n15 SCLK I Clock input forSPIserial interface\nData input forSPIserial interface. DINcontains aweak, 10-μAinternal pulldown current source to16 DIN Iallow forease ofdaisy-chain configurations.\nData output forSPIserial interface. DOUT goes tohigh-Z state when CSgoes high forstandard17 DOUT OSPIinterface.\n18 CS I Chip select lineforSPIserial interface\nDigital andopamp output stage supply voltage (2.2Vto5.5V).Useful inmulti-supply systems to\nprevent overvoltage andlockup condition onanADC input (forexample, amicrocontroller with an\n19 DVDD I ADC running on3VandthePGA powered from 5V).Digital I/Olevels toberelative toDVDD.DVDD\nshould bebypassed with a0.1-μFceramic capacitor, andDVDDmust supply thecurrent forthe\ndigital portion ofthePGA aswellastheload current fortheopamp output stage.\n20 CH6 I Input MUX channel 6\n4 Submit Documentation Feedback Copyright ©2008 –2015, Texas Instruments Incorporated\nProduct Folder Links: PGA112 PGA113 PGA116 PGA117\nPGA112 ,PGA113 ,PGA116 ,PGA117\nwww.ti.com SBOS424C –MARCH 2008 –REVISED NOVEMBER 2015\n7Specifications\n7.1 Absolute Maximum Ratings\nOver operating free-air temperature range, unless otherwise noted.(1)\nMIN MAX UNIT\nSupply voltage 7 V\nSignal input terminals, voltage(2)GND –0.5 AVDD+0.5 V\nSignal input terminals, current(2)±10 mA\nOutput short circuit Continuous\nOperating temperature –40 125 °C\nJunction temperature 150 °C\nStorage temperature –65 150 °C\n(1) Stresses above these ratings may cause permanent damage. Exposure toabsolute maximum conditions forextended periods may\ndegrade device reliability. These arestress ratings only, andfunctional operation ofthedevice atthese oranyother conditions beyond\nthose specified isnotimplied.\n(2) Input terminals arediode-clamped tothepower-supply rails. Input signals thatcanswing more than 0.5Vbeyond thesupply rails should\nbecurrent-limited to10mAorless.\n7.2 ESD Ratings\nVALUE UNIT\nHuman-body model (HBM), perANSI/ESDA/JEDEC JS-001(1)±3000\nV(ESD) Electrostatic discharge Charged-device model (CDM), perJEDEC specification JESD22-C101(2)±1000 V\nMachine Model (MM) ±300\n(1) JEDEC document JEP155 states that500-V HBM allows safe manufacturing with astandard ESD control process.\n(2) JEDEC document JEP157 states that250-V CDM allows safe manufacturing with astandard ESD control process.\n7.3 Recommended Operating Conditions\nover operating free-air temperature range (unless otherwise noted)\nMIN NOM MAX UNIT\nAVDD 2.2 5 5.5 V\nDVDD 2.2 5 5.5 V\nOperating temperature –40 25 125 °C\n7.4 Thermal Information\nPGA112, PGA116,\nPGA113 PGA117\nTHERMAL METRIC(1)UNITDGS (VSSOP) PW(TSSOP)\n10PINS 20PINS\nRθJA Junction-to-ambient thermal resistance 98.3 100.3 °C/W\nRθJC(top) Junction-to-case (top) thermal resistance 57 36.9 °C/W\nRθJB Junction-to-board thermal resistance 51.2 50.6 °C/W\nψJT Junction-to-top characterization parameter 1.3 2.6 °C/W\nψJB Junction-to-board characterization parameter 36.9 50.2 °C/W\nRθJC(bot) Junction-to-case (bottom) thermal resistance 4.8 N/A °C/W\n(1) Formore information about traditional andnew thermal metrics, seetheICPackage Thermal Metrics application report, SPRA953 .\nCopyright ©2008 –2015, Texas Instruments Incorporated Submit Documentation Feedback 5\nProduct Folder Links: PGA112 PGA113 PGA116 PGA117\nPGA112 ,PGA113 ,PGA116 ,PGA117\nSBOS424C –MARCH 2008 –REVISED NOVEMBER 2015 www.ti.com\n7.5 Electrical Characteristics: VS=AVDD=DVDD=5V\natTA=25°C,RL=10kΩ//CL=100pFconnected toDV DD/2,andVREF=GND (unless otherwise noted)\nPARAMETER TEST CONDITIONS MIN TYP MAX UNIT\nOFFSET VOLTAGE\nInput offset voltage VOS AVDD=DVDD=5V,VREF=VIN=AVDD/2,VCM=2.5V ±25 ±100 μV\nAVDD=DVDD=5V,VREF=VIN=AVDD/2,VCM=4.5V ±75 ±325 μV\nvstemperature, –40°CtodVOS/dT AVDD=DVDD=5V,VCM=2.5V TA=–40°Cto125°C 0.35 1.2μV/°C125°C\nvstemperature, –40°Cto85°C AVDD=DVDD=5V,VCM=2.5V 0.15 0.9μV/°C\nvstemperature, –40°Cto125°C AVDD=DVDD=5V,VCM=4.5V TA=–40°Cto125°C 0.6 1.8μV/°C\nvstemperature, –40°Cto85°C AVDD=DVDD=5V,VCM=4.5V 0.3 1.3μV/°C\nAVDD=DVDD=2.2Vto5.5V,VCM=0.5V,vspower supply PSRR 5 20μV/VVREF=VIN=AVDD/2\nAVDD=DVDD=2.2Vto5.5V,VCM=0.5V,Over temperature, –40°Cto125°C TA=–40°Cto125°C 5 40μV/VVREF=VIN=AVDD/2\nINPUT ON-CHANNEL CURRENT\nInput on-channel current (Ch0,IIN VREF=VIN=AVDD/2 ±1.5 ±5 nACh1)\nOver temperature, –40°Cto125°C VREF=VIN=AVDD/2 See Typical Characteristics nA\nINPUT VOLTAGE RANGE\nInput voltage range(1)IVR GND –0.1 AVDD+0.1 V\nOvervoltage input range Nooutput phase reversal(2)GND –0.3 AVDD+0.3 V\nINPUT IMPEDANCE (Channel On)(3)\nChannel input capacitance CCH 2 pF\nChannel switch resistance RSW 150 Ω\nAmplifier input capacitance CAMP 3 pF\nAmplifier input resistance RAMP Input resistance toGND 10 GΩ\nVCAL/CH0 RIN CAL1 orCAL2 selected 100 kΩ\nGAIN SELECTIONS\nNominal gains Binary gains: 1,2,4,8,16,32,64,128 1 128\nScope gains: 1,2,5,10,20,50,100, 200 1 200\nDCgain error G=1 VOUT=GND +85mVtoDV DD–85mV 0.006% 0.1%\n1<G≤32 VOUT=GND +85mVtoDV DD–85mV 0.1%\nG≥50 VOUT=GND +85mVtoDV DD–85mV 0.3%\nDCgain drift G=1 VOUT=GND +85mVtoDV DD–85mV TA=–40°Cto125°C 0.5 ppm/ °C\n1<G≤32 VOUT=GND +85mVtoDV DD–85mV TA=–40°Cto125°C 2 ppm/ °C\nG≥50 VOUT=GND +85mVtoDV DD–85mV TA=–40°Cto125°C 6 ppm/ °C\nOpAmp +Input =0.9VCAL,CAL2 DCgain error(4)0.02%VREF=VCAL=AVDD/2,G=1\nOpAmp +Input =0.9VCAL,CAL2 DCgain drift(4)TA=–40°Cto125°C 2 ppm/ °CVREF=VCAL=AVDD/2,G=1\nOpAmp +Input =0.1VCAL,CAL3 DCgain error(4)0.02%VREF=VCAL=AVDD/2,G=1\nOpAmp +Input =0.1VCAL,CAL3 DCgain drift(4)TA=–40°Cto125°C 2 ppm/ °CVREF=VCAL=AVDD/2,G=1\nINPUT IMPEDANCE (CHANNEL OFF)(3)\nInput impedance CCH See Figure 55 2 pF\n(1) Gain error isafunction oftheinput voltage. Gain error outside oftherange (GND +85mV≤VOUT≤DVDD–85mV) increases to0.5%\n(typical).\n(2) Input voltages beyond thisrange must becurrent-limited to<|10mA| through theinput protection diodes oneach channel toprevent\npermanent destruction ofthedevice.\n(3) See Figure 55.\n(4) Total VOUTerror must becomputed using input offset voltage error multiplied bygain. Includes opamp G=1error.\n6 Submit Documentation Feedback Copyright ©2008 –2015, Texas Instruments Incorporated\nProduct Folder Links: PGA112 PGA113 PGA116 PGA117\nPGA112 ,PGA113 ,PGA116 ,PGA117\nwww.ti.com SBOS424C –MARCH 2008 –REVISED NOVEMBER 2015\nElectrical Characteristics: VS=AVDD=DVDD=5V(continued)\natTA=25°C,RL=10kΩ//CL=100pFconnected toDV DD/2,andVREF=GND (unless otherwise noted)\nPARAMETER TEST CONDITIONS MIN TYP MAX UNIT\nINPUT OFF-CHANNEL CURRENT\nInput Off-Channel Current (Ch0, VREF=GND, VOFF-CHANNEL =AVDD/2,ILKG ±0.05 ±1 nACh1)(5)VON-CHANNEL =AVDD/2–0.1V\nVREF=GND, VOFF-CHANNEL =AVDD/2,Over temperature, –40°Cto125°C See Typical CharacteristicsVON-CHANNEL =AVDD/2–0.1V\nChannel-to-Channel Crosstalk 130 dB\nOUTPUT\nVoltage output swing from rail IOUT=±0.25 mA, AVDD≥DVDD(6)GND +0.05 DVDD–0.05 V\nIOUT=±5mA, AVDD≥DVDD(6)GND +0.25 DVDD–0.25 V\nDCoutput nonlinearity VOUT=GND +85mVtoDVDD–85mV(7)0.0015 %FSR\nShort circuit current ISC –30/+60 mA\nCapacitive load drive CLOAD See Typical Characteristics\nNOISE\nInput voltage noise density en f>10kHz, CL=100pF,VS=5V 12 nV/√Hz\nf>10kHz, CL=100pF,VS=2.2V 22 nV/√Hz\nInput voltage noise en f=0.1Hzto10Hz,CL=100pF,VS=5V 0.362 μVPP\nf=0.1Hzto10Hz,CL=100pF,VS=2.2V 0.736 μVPP\nInput current density In f=10kHz, CL=100pF 400 fA/√Hz\nSLEW RATE\nSlew rate SR See Table 1 V/μs\nSETTLING TIME\nSettling time tS See Table 1 μs\nFREQUENCY RESPONSE\nFrequency response See Table 1 MHz\nTHD +NOISE\nG=1,f=1kHz, VOUT=4VPPat2.5V DC,CL=100pF 0.003%\nG=10,f=1kHz, VOUT=4VPPat2.5V DC,CL=100pF 0.005%\nG=50,f=1kHz, VOUT=4VPPat2.5V DC,CL=100pF 0.03%\nG=128, f=1kHz, VOUT=4VPPat2.5V DC,CL=100pF 0.08%\nG=200, f=1kHz, VOUT=4VPPat2.5V DC,CL=100pF 0.1%\nG=1,f=20kHz, VOUT=4VPPat2.5V DC,CL=100pF 0.02%\nG=10,f=20kHz, VOUT=4VPPat2.5V DC,CL=100pF 0.01%\nG=50,f=20kHz, VOUT=4VPPat2.5V DC,CL=100pF 0.03%\nG=128, f=20kHz, VOUT=4VPPat2.5V DC,CL=100pF 0.08%\nG=200, f=20kHz, VOUT=4VPPat2.5V DC,CL=100pF 0.11%\nPOWER SUPPLY\nOperating voltage range(6)AVDD 2.2 5.5 V\nDV DD 2.2 5.5 V\nQuiescent current analog IQA IO=0,G=1,VOUT=VREF 0.33 0.45 mA\nOver temperature, –40°Cto125°C TA=–40°Cto125°C 0.45 mA\nIO=0,G=1,VOUT=VREF,SCLK at10MHz,Quiescent current digital(8)(9)(10)IQD 0.75 1.2 mACS=Logic 0,DIO orDIN=Logic 0\nIO=0,G=1,VOUT=VREF,SCLK at10MHz,Over temperature, –40°Cto125°C(8)(9)(10)TA=–40°Cto125°C 1.2 mACS=Logic 0,DIO orDIN=Logic 0\nShutdown current analog +ISDA+ISDD IO=0,VOUT=VREF,G=1,SCLK Idle 4 μAdigital(8)(9)\nIO=0,VOUT=0,G=1,SCLK at10MHz,245 μACS=Logic 0,DIO orDIN=Logic 0\nPOWER-ON RESET (POR)\nDigital interface disabled andCommand Register settoPOR values forPOR tripvoltage 1.6 VDV DD<POR TripVoltage\n(5) Maximum specification limitation limited byfinal testtime andcapability.\n(6) When AVDDisless than DVDD,theoutput isclamped toAVDD+300mV.\n(7) Measurement limited bynoise intestequipment andtesttime.\n(8) Does notinclude current intooroutoftheVREFpin.Internal RFandRIarealways connected between VOUTandVREF.\n(9) Digital logic levels: DIO orDIN=logic 0.10-μAinternal pulldown current source.\n(10) Includes current from opamp output structure.\nCopyright ©2008 –2015, Texas Instruments Incorporated Submit Documentation Feedback 7\nProduct Folder Links: PGA112 PGA113 PGA116 PGA117\nPGA112 ,PGA113 ,PGA116 ,PGA117\nSBOS424C –MARCH 2008 –REVISED NOVEMBER 2015 www.ti.com\nElectrical Characteristics: VS=AVDD=DVDD=5V(continued)\natTA=25°C,RL=10kΩ//CL=100pFconnected toDV DD/2,andVREF=GND (unless otherwise noted)\nPARAMETER TEST CONDITIONS MIN TYP MAX UNIT\nTEMPERATURE RANGE\nSpecified range –40 125 °C\nOperating range –40 125 °C\nThermal resistance θJA\nVSSOP-10 164 °C/W\nDIGITAL INPUTS (SCLK, CS,DIO, DIN)\nLogic low 0 0.3DVDD V\nInput leakage current (SCLK andCSonly) –1 1μA\nWeak pulldown current (DIO, DINonly) 10 μA\nLogic high 0.7DVDD DVDD V\nHysteresis 700 mV\nDIGITAL OUTPUT (DIO, DOUT)\nLogic high IOH=–3mA(sourcing) DVDD–0.4 DVDD V\nLogic low IOL=3mA(sinking) GND GND +0.4 V\nCHANNEL AND GAIN TIMING\nChannel select time 0.2 μs\nGain select time 0.2 μs\nSHUTDOWN MODE TIMING\nEnable time 4 μs\nVOUTgoes high-impedance, RFandRIremain connected between VOUTandDisable time 2 μsVREF\nPOWER-ON-RESET (POR) TIMING\nPOR power-up time DV DD≥2V 40 μs\nPOR power-down time DV DD≤1.5V 5 μs\n8 Submit Documentation Feedback Copyright ©2008 –2015, Texas Instruments Incorporated\nProduct Folder Links: PGA112 PGA113 PGA116 PGA117\nCS\nSCLK\nDIN\nDOUTHi-Z Hi-ZtCSH\ntSCCS\ntLOtCSSC\ntSU tHD\ntDO tSOZtHItCS1 tCS0\n1/fSCLK\nPGA112 ,PGA113 ,PGA116 ,PGA117\nwww.ti.com SBOS424C –MARCH 2008 –REVISED NOVEMBER 2015\n7.6 SPITiming: VS=AVDD=DVDD=2.2Vto5V\nAtTA=+25°C,RL=10kΩ//CL=100pF connected toDV DD/2,andVREF=GND, unless otherwise noted.\nMIN NOM MAX UNIT\nInput capacitance (SCLK, CS,andDIO pins) 1 pF\nInput riseandfalltime(1)\ntRFI 2μs(CS,SCLK, andDIO pins)\ntRFO Output riseandfalltime (DIO pin)(1)CLOAD =60pF 10 ns\ntCSH CShigh time (CSpin)(1)40 ns\ntCSO SCLK edge toCSfallsetup time(1)10 ns\ntCSSC CSfalltofirstSCLK edge setup time 10 ns\nfSCLK SCLK Frequency(2)10 MHz\ntHI SCLK high time(3)40 ns\ntLO SCLK lowtime(3)40 ns\ntSCCS SCLK lastedge toCSrisesetup time(1)10 ns\ntCS1 CSrisetoSCLK edge setup time(1)10 ns\ntSU DINsetup time 10 ns\ntHD DINhold time 10 ns\ntDO SCLK toDOUT valid propagation delay(1)25 ns\ntSOZ CSrisetoDOUT forced toHi-Z(1)20 ns\n(1) Ensured bydesign; notproduction tested.\n(2) When using devices indaisy-chain mode, themaximum clock frequency forSCLK islimited bySCLK riseandfalltime, DINsetup time,\nandDOUT propagation delay. See Figure 61.Based onthislimitation, themaximum SCLK frequency fordaisy-chain mode is9.09 MHz.\n(3) tHIandtLOmust notbeless than 1/SCLK (maximum).\nFigure 1.SPIMode 0,0\nCopyright ©2008 –2015, Texas Instruments Incorporated Submit Documentation Feedback 9\nProduct Folder Links: PGA112 PGA113 PGA116 PGA117\nCS\nSCLK\nDIN\nDOUTtCSSC\ntHI tLOtSCCS tCS1\ntSOZ tDOtCS0\ntSU tHD1/fSCLK\nHi-Z Hi-ZtCSH\nPGA112 ,PGA113 ,PGA116 ,PGA117\nSBOS424C –MARCH 2008 –REVISED NOVEMBER 2015 www.ti.com\nFigure 2.SPIMode 1,1\n10 Submit Documentation Feedback Copyright ©2008 –2015, Texas Instruments Incorporated\nProduct Folder Links: PGA112 PGA113 PGA116 PGA117\n/c450.96\nOffset□Voltage□Drift□( V/ C) /c109 /c176Population\n/c451.08/c451.20/c450.84/c450.72/c450.12/c450.24/c450.36/c450.48/c450.600\n0.12 1.081.20 0.96 0.240.360.48 0.840.720.60V =□2.5VCM\n/c451.44\nOffset□Voltage□Drift□( V/ C) /c109 /c176Population\n/c451.80/c451.26/c451.08/c450.18/c450.36/c450.54/c450.72/c450.900\n0.18 1.621.44 0.36\n0.54\n0.72 1.261.080.90 1.80V =□4.5VCM\n/c451.62\n/c450.72\nOffset□Voltage□Drift□( V/ C) /c109 /c176Population\n/c450.81/c450.90/c450.63/c450.54/c450.09/c450.18/c450.27/c450.36/c450.450\n0.09 0.810.90 0.72 0.180.270.36 0.630.540.45V =□2.5VCM\n/c451.04\nOffset□Voltage□Drift□( V/ C) /c109 /c176Population\n/c451.30/c450.91/c450.78/c450.13/c450.26/c450.39/c450.52/c450.650\n0.13 1.171.04 0.260.390.52 0.910.780.65 1.30V =□4.5VCM\n/c451.17\n/c45260.0\nOffset□Voltage□( V) /c109Population\n/c45325.0/c45227.5/c45195.0 /c4532.5/c4565.0/c4597.5\n/c45130.0/c45162.50\n32.5292.5260.065.0\n97.5130.0 227.5195.0162.5V =□4.5VCM\n325.0/c45292.5\n/c4580\nOffset□Voltage□( V) /c109Population\n/c4590\n/c45100 /c4570/c4560/c4510/c4520/c4530/c4540/c4550010 9010080 20\n30\n40 706050V =□2.5VCM\nPGA112 ,PGA113 ,PGA116 ,PGA117\nwww.ti.com SBOS424C –MARCH 2008 –REVISED NOVEMBER 2015\n7.7 Typical Characteristics\natTA=25°C,AVDD=DV DD=5V,RL=10kΩconnected toDV DD/2,VREF=GND, andCL=100pF,unless otherwise noted.\nFigure 4.Offset Voltage Figure 3.Offset Voltage\nFigure 5.Offset Voltage Drift (–40°Cto85°C) Figure 6.Offset Voltage Drift (–40°Cto85°C)\nFigure 8.Offset Voltage Drift (–40°Cto125°C) Figure 7.Offset Voltage Drift (–40°Cto125°C)\nCopyright ©2008 –2015, Texas Instruments Incorporated Submit Documentation Feedback 11\nProduct Folder Links: PGA112 PGA113 PGA116 PGA117\n/c450.240\nGain□Error□(%)Population\n/c450.270/c450.300/c450.210/c450.180/c450.030/c450.060/c450.090/c450.120/c450.1500\n0.030 0.2700.240 0.060\n0.090\n0.120 0.2100.1800.150 0.300\nGain□Error□Drift□( ) ppm/ C /c176PopulationG□=□1\n0.100.050\n0.15\n0.20 0.450.400.350.300.25 0.50\n0.55 0.950.90 0.60\n0.65\n0.70 0.850.800.75 1.00\n/c450.08\nGain□Error□(%)Population\n/c450.09/c450.10/c450.07/c450.06/c450.01/c450.02/c450.03/c450.04/c450.050\n0.01 0.090.08 0.02\n0.03\n0.04 0.070.060.05 0.10\n/c450.08\nGain□Error□(%)Population\n/c450.09/c450.10/c450.07/c450.06/c450.01/c450.02/c450.03/c450.04/c450.050\n0.01 0.090.08 0.02\n0.03\n0.04 0.070.060.05 0.10\n0 1 5\nInput□Voltage□(V)100\n80\n60\n40\n20\n0\n20\n40\n60\n80\n100/c45\n/c45\n/c45\n/c45\n/c45Input□Offset□Voltage□( V)/c109\n3 2 4\nV (V)OUTDC□Output□Nonlinearity□Error□(%FSR)0.0010\n0.0008\n0.0006\n0.0004\n0.0002\n0\n0.0002\n0.0004\n0.0006\n0.0008\n0.0010/c45\n/c45\n/c45\n/c45\n/c45\n0.5 0 5.0 1.0 1.5G□=□128G□=□16G□=□2 G□=□1\n2.0 2.5 3.0 3.5 4.0 4.5AV =□DV =□+5VDD DD\nPGA112 ,PGA113 ,PGA116 ,PGA117\nSBOS424C –MARCH 2008 –REVISED NOVEMBER 2015 www.ti.com\nTypical Characteristics (continued)\natTA=25°C,AVDD=DV DD=5V,RL=10kΩconnected toDV DD/2,VREF=GND, andCL=100pF,unless otherwise noted.\nFigure 9.Input Offset Voltage vsInput Voltage Figure 10.PGA112 andPGA116 Nonlinearity\nFigure 11.Gain Error (G=1) Figure 12.Gain Error (1<G≤32)\nFigure 13.Gain Error (G≥50)Figure 14.Gain Error Drift (–40°Cto125°C)\n12 Submit Documentation Feedback Copyright ©2008 –2015, Texas Instruments Incorporated\nProduct Folder Links: PGA112 PGA113 PGA116 PGA117\n/c451.6\nGain□Error□Drift□(ppm/ C) /c176Population\n/c452.0/c451.4/c451.2/c450.2/c450.4/c450.6/c450.8/c451.00\n0.2 1.81.6 0.40.6\n0.8 1.41.21.0 2.0/c451.8\n/c451.6\nGain□Error□Drift□(ppm/ C) /c176Population\n/c452.0/c451.4/c451.2/c450.2/c450.4/c450.6/c450.8/c451.00\n0.2 1.81.6 0.40.6\n0.8 1.41.21.0\n>□2.0/c451.82.0\n/c450.08\nGain□Error□(%)Population\n/c450.10/c450.07/c450.06/c450.01/c450.02/c450.03/c450.04/c450.050\n0.01 0.090.08 0.020.030.04 0.070.060.05 0.10/c450.09\n/c450.08\nGain□Error□(%)Population\n/c450.10/c450.07/c450.06/c450.01/c450.02/c450.03/c450.04/c450.050\n0.01 0.090.08 0.020.030.04 0.070.060.05 0.10/c450.09\n0.50\nGain□Error□Drift□(ppm/ C) /c176Population\n0.250\n0.75\n1.00 2.252.001.751.501.25 2.50\n2.75 4.754.50 3.00\n3.25\n3.50 4.254.003.75 5.001 G 32/c60 /c163\n1.0\nGain□Error□Drift□(ppm/ C) /c176Population\n0.50\n1.5\n2.0 4.54.03.53.02.5 5.0\n5.5 9.59.0 6.0\n6.5\n7.0 8.58.07.510.0G 50/c179\nPGA112 ,PGA113 ,PGA116 ,PGA117\nwww.ti.com SBOS424C –MARCH 2008 –REVISED NOVEMBER 2015\nTypical Characteristics (continued)\natTA=25°C,AVDD=DV DD=5V,RL=10kΩconnected toDV DD/2,VREF=GND, andCL=100pF,unless otherwise noted.\nFigure 15.Gain Error Drift (–40°Cto125°C)Figure 16.Gain Error Drift (–40°Cto125°C)\nFigure 17.CAL2 Gain Error Figure 18.CAL3 Gain Error\nFigure 19.CAL2 Gain Error Drift (–40°Cto125°C) Figure 20.CAL3 Gain Error Drift (–40°Cto125°C)\nCopyright ©2008 –2015, Texas Instruments Incorporated Submit Documentation Feedback 13\nProduct Folder Links: PGA112 PGA113 PGA116 PGA117\nFrequency□(Hz)THD+N□(%)1\n0.1\n0.01\n0.001\n0.0001\n100 10 100k 1k 10kG□=□128\nG□=□64 G□=□32 G□=□16\nG□=□8\nG□=□4G□=□2\nG□=□1\nFrequency□(Hz)THD+N□(%)1\n0.1\n0.01\n0.001\n0.0001\n100 10 100k 1k 10kG□=□1G□=□200G□=□100 G□=□50 G□=□20\nG□=□10G□=□2G□=□5\n1 10 100 1k 100k\nFrequency□(Hz)100\n10Voltage□Noise□(nV/ )/c214Hz\n10k1k\n100Current□Noise□(fA/ )\n/c214Hz\nVoltage□Noise,□V =□5VSVoltage□Noise,□V =□2.2VSCurrent□Noise,□V =□5VS50\n20500\n200\nFrequency□(Hz)THD+N□(%)1\n0.1\n0.01\n0.001\n0.0001\n100 10 100k 1k 10kG□=□128\nG□=□64 G□=□32 G□=□16\nG□=□8G□=□2 G□=□1 G□=□4\n2.5s/div250nV/divV =□2.2VS\n2.5s/div100nV/divV =□5VS\nPGA112 ,PGA113 ,PGA116 ,PGA117\nSBOS424C –MARCH 2008 –REVISED NOVEMBER 2015 www.ti.com\nTypical Characteristics (continued)\natTA=25°C,AVDD=DV DD=5V,RL=10kΩconnected toDV DD/2,VREF=GND, andCL=100pF,unless otherwise noted.\nFigure 21.0.1HzTo10HzNOISE Figure 22.0.1Hzto10HzNOISE\nFigure 24.PGA112, PGA116 THD +Noise vsFrequency Figure 23.Spectral NOISE Density\n(VOUT=2VPP)\nFigure 25.PGA112, PGA116 THD +NOISE vsFrequency Figure 26.PGA113, PGA117 THD +Noise vsFrequency\n(VOUT=4VPP) (VOUT=2VPP)\n14 Submit Documentation Feedback Copyright ©2008 –2015, Texas Instruments Incorporated\nProduct Folder Links: PGA112 PGA113 PGA116 PGA117\n0 2 4 6 8 10 12 14 16 18 24\nOutput□Current□(mA)2.2\n2.0\n1.8\n1.6\n1.4\n1.2\n1.0\n0.8\n0.6\n0.4\n0.2\n0Output□Voltage□(V)\n22 20V =□2.2V\nG□=□1S\n+125 C /c176 +25 C/c176\n/c45 /c17640 C\n0 10 20 30 40 50 60 70 80 90 100\nOutput□Current□(mA)5.5\n5.0\n4.5\n4.0\n3.5\n3.0\n2.5\n2.0\n1.5\n1.0\n0.5\n0Output□Voltage□(V)V =□5.5V\nG□=□1S\n+125 C /c176\n+25 C/c176\n/c45 /c17640 C\nSupply□Voltage□(V)I +□I (mA)QA QD1.2\n1.0\n0.8\n0.6\n0.4\n0.2\n0\n4.5 2.5 2.0 5.0 5.5 3.0 3.5 4.0SCLK□=□10MHzSCLK□=□5MHz\nSCLK□=□2MHz SCLK□=□500kHz\n/c4550 /c4525 0 125\nT emperature□( C) /c1764.0\n3.5\n3.0\n2.5\n2.0\n1.5\n1.0\n0.5\n0Shutdown□I ( A)/c109\nQ\n25 50 75 100Digital\nAnalog\nFrequency□(Hz)THD+N□(%)1\n0.1\n0.01\n0.001\n0.0001\n100 10 100k 1k 10kG□=□200 G□=□100 G□=□50\nG□=□20\nG□=□10G□=□2G□=□1\nG□=□5\nT emperature□( C) /c176I (mA)Q0.8\n0.4\n0.3\n0.2\n0.1\n0\n75 /c4525 /c4550 100 125 0 25 500.50.60.7\nV =□5.5VS\nV =□2.2VSDigital\nAnalog\nf =□10MHzSCLK\nPGA112 ,PGA113 ,PGA116 ,PGA117\nwww.ti.com SBOS424C –MARCH 2008 –REVISED NOVEMBER 2015\nTypical Characteristics (continued)\natTA=25°C,AVDD=DV DD=5V,RL=10kΩconnected toDV DD/2,VREF=GND, andCL=100pF,unless otherwise noted.\nFigure 27.PGA113, PGA117 THD +Noise vsFrequency Figure 28.Quiescent Current vsTemperature\n(VOUT=4VPP)\nFigure 29.Total Quiescent Current vsSupply Voltage Figure 30.Shutdown Quiescent Current vsTemperature\nFigure 32.Output Voltage vsOutput Current Figure 31.Output Voltage vsOutput Current\nCopyright ©2008 –2015, Texas Instruments Incorporated Submit Documentation Feedback 15\nProduct Folder Links: PGA112 PGA113 PGA116 PGA117\n1k 10k 100k 1M 10M\nFrequency□(Hz)2.5\n2.0\n1.5\n1.0\n0.5\n0Output□Voltage□(V)G□=□10\nG□=□2\nG□=□1\nG□=□5\nAV =□DVDD DD =□2.2V\n1k 10k 100k 1M 10M\nFrequency□(Hz)2.5\n2.0\n1.5\n1.0\n0.5\n0Output□Voltage□(V)G□=□100G□=□20\nG□=□200G□=□50\nAV =□DVDD DD =□2.2V\n100 1k 10k 10M\nFrequency□(Hz)6\n5\n4\n3\n2\n1\n0Output□Voltage□(V)\n100k 1MG□=□1G□=□8\nG□=□4\nG□=□2\nAV =□DV =□5.5VDD DD\n100 1k 10k 10M\nFrequency□(Hz)6\n5\n4\n3\n2\n1\n0Output□Voltage□(V)\n100k 1MG□=□128G□=□16\nG□=□64G□=□32\nAV =□DV =□5.5VDD DD\n1k 10k 10M\nFrequency□(Hz)2.5\n2.0\n1.5\n1.0\n0.5\n0Output□Voltage□(V)\n100k 1MG□=□1G□=□8G□=□4\nG□=□2AV =□DV =□2.2VDD DD\n1k 10k 10M\nFrequency□(Hz)2.5\n2.0\n1.5\n1.0\n0.5\n0Output□Voltage□(V)\n100k 1MG□=□128G□=□16\nG□=□64\nG□=□32AV = 2.2VDD DV =DD\nPGA112 ,PGA113 ,PGA116 ,PGA117\nSBOS424C –MARCH 2008 –REVISED NOVEMBER 2015 www.ti.com\nTypical Characteristics (continued)\natTA=25°C,AVDD=DV DD=5V,RL=10kΩconnected toDV DD/2,VREF=GND, andCL=100pF,unless otherwise noted.\nFigure 33.PGA112, PGA116 Output Voltage Swing vs Figure 34.PGA112, PGA116 Output Voltage Swing vs\nFrequency Frequency\nFigure 35.PGA112, PGA116 Output Voltage Swing vs Figure 36.PGA112, PGA116 Output Voltage Swing vs\nFrequency Frequency\nFigure 37.PGA113, PGA117 Output Voltage Swing vs Figure 38.PGA113, PGA117 Output Voltage Swing vs\nFrequency Frequency\n16 Submit Documentation Feedback Copyright ©2008 –2015, Texas Instruments Incorporated\nProduct Folder Links: PGA112 PGA113 PGA116 PGA117\n/c4550 /c4525 0 25 50 75 100 125\nT emperature□( /c176C)25\n20\n15\n10\n5\n0\n5/c45Input□On-Channel□Current□(nA)CH1□to\nCH9CH0Measurement□made□with□channel□pin\nconnected□to□midsupply\nChannel□1□to□Channel□9\nInput□Off-Channel□Current□(nA)\n/c4550 /c4525 0 25 50 75 100 125\nT emperature□( /c176C)25\n20\n15\n10\n5\n0\n5/c450.15\n0.10\n0.05\n0\n0.05\n0.01\n0.15/c45\n/c45\n/c45 Channel□0□Input□Off-Channel□Current□(nA)CH1□to\nCH9\nCH0Measurement□made□with□channel□pin\nconnected□to□midsupply\n0 50 100 200\nGain12\n10\n8\n6\n4\n2\n0Settling□Time□( s)/c109\n1500.01%\n0.1%C =□100pF//R =□10k /c87L L\nOUT PPV =□4V\n0 100 200 300 400 500 600 700 800\nLoad□Capacitance□(pF)50\n40\n30\n20\n10\n0Overshoot□(%)G□=□1\nG 2 >\n100 1k 10k 100k 1M 10M\nFrequency□(Hz)6\n5\n4\n3\n2\n1\n0Output□Voltage□(V)G□=□10\nG□=□2G□=□1G□=□5\nAV =□DVDD DD =□5.5V\n100 1k 10k 100k 1M 10M\nFrequency□(Hz)6\n5\n4\n3\n2\n1\n0Output□Voltage□(V)G□=□20\nG□=□200G□=□100G□=□50\nAV =□DVDD DD =□5.5V\nPGA112 ,PGA113 ,PGA116 ,PGA117\nwww.ti.com SBOS424C –MARCH 2008 –REVISED NOVEMBER 2015\nTypical Characteristics (continued)\natTA=25°C,AVDD=DV DD=5V,RL=10kΩconnected toDV DD/2,VREF=GND, andCL=100pF,unless otherwise noted.\nFigure 39.PGA113, PGA117 Output Voltage Swing vs Figure 40.PGA113, PGA117 Output Voltage Swing vs\nFrequency Frequency\nFigure 41.Small-Signal Overshoot vsLoad CapacitanceFigure 42.Gain vsSettling Time\nFigure 44.Input OFF-Channel Leakage Current vs Figure 43.Input ON-Channel Current vsTemperature\nTemperature\nCopyright ©2008 –2015, Texas Instruments Incorporated Submit Documentation Feedback 17\nProduct Folder Links: PGA112 PGA113 PGA116 PGA117\n2.5 s/div/c1092V/divG□=□10\nG□=□2\nG□=□1\nOutput\nInput\n2.5 s/div/c1092V/div\nInputG□=□50\nG□=□100,□200 Output\n2.5 s/div/c109G□=□20\nG□=□10\nG□=□1100mV\nOutput\nInput0V\nV /GIN\n0V\n2.5 s/div/c109Output\nInputG□=□50\nG□=□100,□200100mV\n0V\nV /GIN\n0V\n0.1 1 10 100 10M\nFrequency□(Hz)110\n100\n90\n80\n70\n60\n50\n40\n30\n20\n10\n0PSRR□(dB)\n1M 100k 10k 1kG□=□200G□=□50\nG□=□10G□=□2G□=□1\nG 2/c179\n10 100 1k 10k 10M\nFrequency□(Hz)140\n130\n120\n110\n100\n90\n80\n70\n60Crosstalk□(dB)\n1M 100k\nPGA112 ,PGA113 ,PGA116 ,PGA117\nSBOS424C –MARCH 2008 –REVISED NOVEMBER 2015 www.ti.com\nTypical Characteristics (continued)\natTA=25°C,AVDD=DV DD=5V,RL=10kΩconnected toDV DD/2,VREF=GND, andCL=100pF,unless otherwise noted.\nFigure 46.Crosstalk vsFrequency Figure 45.Power-Supply Rejection Ratio vsFrequency\nFigure 47.Small-Signal Pulse Response Figure 48.Small-Signal Pulse Response\nFigure 49.Large-Signal Pulse Response Figure 50.Large-Signal Pulse Response\n18 Submit Documentation Feedback Copyright ©2008 –2015, Texas Instruments Incorporated\nProduct Folder Links: PGA112 PGA113 PGA116 PGA117\n2V/div\n10 s/div/c109Output\nEnable\n10 s/div/c1092V/divOutputActiveIn\nShutdown\nCSOutput\nCSIn\nShutdownActive\n25 s/div/c1090V\n0VOutput□(1V/div)\nSupply□(5V/div)\n1ms/div1V/div\nV =□5V\nR =□10k\nC =□100pFS\nL /c87\nLVIN\nVOUT5V\n0V\nPGA112 ,PGA113 ,PGA116 ,PGA117\nwww.ti.com SBOS424C –MARCH 2008 –REVISED NOVEMBER 2015\nTypical Characteristics (continued)\natTA=25°C,AVDD=DV DD=5V,RL=10kΩconnected toDV DD/2,VREF=GND, andCL=100pF,unless otherwise noted.\nFigure 51.Power-Up andPower-Down Timing Figure 52.Output Overdrive Performance\nFigure 53.Output Voltage vsShutdown Mode Figure 54.PGA116, PGA117 Hardware Shutdown Mode\nCopyright ©2008 –2015, Texas Instruments Incorporated Submit Documentation Feedback 19\nProduct Folder Links: PGA112 PGA113 PGA116 PGA117\nOutput \nStage\nSPI \nInterfaceCAL2\nCAL3\nCAL4\n10 \r+\n±CAL1\nRF\nR10.9VCAL\n0.1VCALVCAL/CH0\nCH1AVDD DVDD\nVOUT\nSCLK\nDIO\nVREFVREF\nCAL2/3MUX\nCS\nGND10 k\r\x03\n80 k\r\x03\nPGA112 ,PGA113 ,PGA116 ,PGA117\nSBOS424C –MARCH 2008 –REVISED NOVEMBER 2015 www.ti.com\n8Detailed Description\n8.1 Overview\nThe PGA112 andPGA113 devices (binary andscope gains) offer twoanalog inputs, athree-pin SPIinterface,\nandsoftware shutdown inan10-pin VSSOP package. The PGA116 andPGA117 (binary andscope gains) offer\n10analog inputs, andhardware andsoftware shutdown ina20-pin TSSOP package.\nAllversions provide internal calibration channels forsystem-level calibration. The channels aretiedtoGND, 0.9\nVCAL,0.1VCAL,andVREF,respectively. VCAL,anexternal voltage connected toChannel 0,isused asthesystem\ncalibration reference. Binary gains are: 1,2,4,8,16,32,64,and128; scope gains are: 1,2,5,10,20,50,100,\nand200.\nThe PGA uses aSPIinterface with daisy-chain capability, astandard serial peripheral interface (SPI). Both SPI\nMode 0,0andMode 1,1aresupported, asshown inFigure 56anddescribed inTable 2.\n8.2 Functional Block Diagram\n8.3 Feature Description\nFeaturing lowoffset, lowoffset driftandlownoise, thePGA11x series provides aflexible analog building block\nforavariety ofapplications. The PGA112 andPGA116 offer binary gains of1,2,4,8,16,32,64,128anda2\nchannel MUX while thePGA113 andPGA117 offer scope gains of1,2,5,10,20,50,100, 200anda10channel\nMUX.\n8.4 Device Functional Modes\nThePGA112 andPGA113 devices have asoftware shutdown mode, andthePGA116 andPGA117 devices offer\nboth ahardware and software shutdown mode, see Shutdown and Power-On-Reset (POR) foradditional\ninformation. The PGA uses astandard serial peripheral interface (SPI). Both SPIMode 0,0and Mode 1,1are\nsupported. More information regarding serial communications, including daisy chaining can befound inSerial\nInterface Information .\n20 Submit Documentation Feedback Copyright ©2008 –2015, Texas Instruments Incorporated\nProduct Folder Links: PGA112 PGA113 PGA116 PGA117\n1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16CS\nSCLK\nDIN\nDOUTSPI□Mode□0,□0□(CPOL□=□0,□CPHA□=□0)\nCS\nSCLK\nDIN\nDOUT1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16SPI□Mode□1,□1□(CPOL□=□1,□CPHA□=□1)\nRSW\nRAMP\nRF\nRIMux\nSwitch\nCCH CAMPVOUTCHx\n(Input)\nVREFBreak-Before-Make\nPGA112 ,PGA113 ,PGA116 ,PGA117\nwww.ti.com SBOS424C –MARCH 2008 –REVISED NOVEMBER 2015\n8.5 Programming\nTable 1.Frequency Response Versus Gain (CL=100pf,RL=10kω)\n0.1% 0.01% 0.1% 0.01%TYPICAL SLEW SLEW TYPICAL SLEW SLEWSETTLING SETTLING SCOPE SETTLING SETTLINGBINARY –3-dB RATE- RATE- –3-dB RATE- RATE-TIME: TIME: GAIN TIME: TIME:GAIN (V/V) FREQUENCY FALL RISE FREQUENCY FALL RISE4VPP 4VPP (V/V) 4VPP 4VPP(MHz) (V/μs) (V/μs) (MHz) (V/μs) (V/μs)(μs) (μs) (μs) (μs)\n1 10 8 3 2 2.55 1 10 8 3 2 2.55\n2 3.8 9 6.4 2 2.6 2 3.8 9 6.4 2 2.6\n4 2 12.8 10.6 2 2.6 5 1.8 12.8 10.6 2 2.6\n8 1.8 12.8 10.6 2 2.6 10 1.8 12.8 10.6 2.2 2.6\n16 1.6 12.8 12.8 2.3 2.6 20 1.3 12.8 9.1 2.3 2.8\n32 1.8 12.8 13.3 2.3 3 50 0.9 9.1 7.1 2.4 3.8\n64 0.6 4 3.5 3 6 100 0.38 4 3.5 4.4 7\n128 0.35 2.5 2.5 4.8 8 200 0.23 2.3 2 6.9 10\nFigure 55.Equivalent Input Circuit\n8.6 Serial Interface Information\nFigure 56.SPIMode 0,0And Mode 1,1\nCopyright ©2008 –2015, Texas Instruments Incorporated Submit Documentation Feedback 21\nProduct Folder Links: PGA112 PGA113 PGA116 PGA117\n10 A/c109\nPGA112\nPGA113DOUT\nDIO\nDIN\n10 A/c109\nPGA116\nPGA117DOUT\nDIN\nPGA112 ,PGA113 ,PGA116 ,PGA117\nSBOS424C –MARCH 2008 –REVISED NOVEMBER 2015 www.ti.com\nSerial Interface Information (continued)\nTable 2.SPIMode Setting Description\nMODE CPOL CPHA CPOL DESCRIPTION CPHA DESCRIPTION\n0,0 0 0(1)Clock idles low Data areread ontherising edge ofclock. Data change onthefalling edge ofclock.\n1,1 1 1(2)Clock idles high Data areread ontherising edge ofclock. Data change onthefalling edge ofclock.\n(1) CPHA =0means sample onfirstclock edge (rising orfalling) after avalid CS.\n(2) CPHA =1means sample onsecond clock edge (rising orfalling) after avalid CS.\n8.6.1 Serial Digital Interface: SPIModes\nThe PGA uses astandard serial peripheral interface (SPI). Both SPIMode 0,0andMode 1,1aresupported, as\nshown inFigure 56anddescribed inTable 2.\nIfthere arenoteven-numbered increments of16clocks (that is,16,32,64,andsoforth) between CSgoing low\n(falling edge) andCSgoing high (rising edge), thedevice takes noaction. This condition provides reliable serial\ncommunication. Furthermore, thiscondition also provides away toquickly reset theSPIinterface toaknown\nstarting condition fordata synchronization. Transmitted data arelatched internally ontherising edge ofCS.\nOnthePGA116 andPGA117 devices, CS,DIN, andSCLK areSchmitt-triggered CMOS logic inputs. DIN hasa\nweak internal pulldown tosupport daisy-chain communications onthePGA116 andPGA117 devices. DOUT isa\nCMOS logic output. When CSishigh, thestate ofDOUT ishigh-impedance. When CSislow, DOUT isdriven as\nillustrated inFigure 57.\nFigure 57.Digital I/OStructure —PGA116 andPGA117\nOnthePGA112 andPGA113 devices, there aredigital output anddigital input gates both internally connected to\ntheDIO pin.DIN isaninput-only gate andDOUT isadigital output thatcangive a3-state output. The DIO pin\nhasaweak 10-μApulldown current source toprevent thepinfrom floating insystems with ahigh-impedance SPI\nDOUT line. When CSishigh, thestate oftheinternal DOUT gate ishigh-impedance. When CSislow, thestate\nofDIO depends ontheprevious valid SPIcommunication; either DIO becomes anoutput toclock outdata orit\nremains aninput toreceive data. This structure isshown inFigure 58.\nFigure 58.Digital I/OStructure —PGA112 andPGA113\n22 Submit Documentation Feedback Copyright ©2008 –2015, Texas Instruments Incorporated\nProduct Folder Links: PGA112 PGA113 PGA116 PGA117\nCS\nDOUTSCLK\nDIN\nMSP430\nCS\nSCLK\nDIN1 DOUT1U1CS\nSCLK\nDIOU2PGA116/PGA117 PGA112/PGA113\nCS\nDOUTSCLK\nDIN\nMSP430\nCS\nSCLK\nDIN1 DOUT1U1CS\nSCLK\nDIN2 DOUT2U2PGA116/PGA117 PGA116/PGA117\nPGA112 ,PGA113 ,PGA116 ,PGA117\nwww.ti.com SBOS424C –MARCH 2008 –REVISED NOVEMBER 2015\n8.6.2 Serial Digital Interface: SPIDaisy-Chain Communications\nToreduce thenumber ofI/Oport pins used onamicrocontroller, thePGA116 andPGA117 support SPIdaisy-\nchain communications with fullread and write capability. Atwo-device daisy-chain configuration isshown in\nFigure 59,although anynumber ofdevices canbedaisy-chained. The SPIdaisy-chain communication uses a\ncommon SCLK andCSlineforalldevices inthedaisy chain, rather than each device requiring aseparate CS\nline. The daisy-chain mode ofcommunication routes data serially through each device inthechain byusing its\nrespective DIN and DOUT pins asshown. Special commands areused (see Table 4)toensure that data are\nwritten orread intheproper sequence. There isaspecial daisy-chain NOP command (NoOPeration) which,\nwhen presented tothedesired device inthedaisy-chain, causes nochanges inthatrespective device. Detailed\ntiming diagrams fordaisy-chain operation areshown inFigure 63through Figure 65.\nFigure 59.Daisy-Chain Read andWrite Configuration\nThe PGA112 and PGA113 devices canbeused asthelastdevice inadaisy-chain asshown inFigure 60if\nwrite-only communication isacceptable, because thePGA112 andPGA113 devices have noseparate DOUT pin\ntoconnect back tothemicrocontroller DINpintoread back data inthisconfiguration.\nFigure 60.Daisy-Chain Write-Only Configuration\nThemaximum SCLK frequency thatcanbeused indaisy-chain operation isdirectly related toSCLK riseandfall\ntimes, DIN setup time, and DOUT propagation delay. Any number oftwo ormore devices have thesame\nlimitations because itisthetiming considerations between adjacent devices thatlimit theclock speed.\nFigure 61analyzes themaximum SCLK frequency fordaisy-chain mode based onthecircuit ofFigure 59.A\nclock riseand falltime of10nsisassumed toallow forextra buscapacitance that could occur asaresult of\nmultiple devices inthedaisy-chain.\nCopyright ©2008 –2015, Texas Instruments Incorporated Submit Documentation Feedback 23\nProduct Folder Links: PGA112 PGA113 PGA116 PGA117\nSCLK\nDOUT1\nDIN2tRFI\ntSU\ntMIN=□55ns\nSCLKMAX=□9.09MHztMIN=□55nstDOtRFI\n10ns\n10ns25ns10ns\nPGA112 ,PGA113 ,PGA116 ,PGA117\nSBOS424C –MARCH 2008 –REVISED NOVEMBER 2015 www.ti.com\nFigure 61.Daisy-Chain Maximum SCLK Frequency\n24 Submit Documentation Feedback Copyright ©2008 –2015, Texas Instruments Incorporated\nProduct Folder Links: PGA112 PGA113 PGA116 PGA117\nHi-ZCS\nSCLK\nDIN\nDOUTSPI Read, Mode = 1, 1\n1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16\n0 1 1 0 1 0 117 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32\n0 0 0 0 0 0 0 0\nHi-Z0 0 0 0 0 0 0 0 0\nD15 D14 D13 D12 D11 D10 D9 D8 D7 D6 D5 D4 D3 D2 D1 D0\nD7 D0 D6 D5 D4 D3 D2 D1G3 G2 G1 G0 CH3 CH2 CH1 CH0\nD15 D14 D13 D12 D11 D10 D9 D8DIO\nPin1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16\nD15 D7 D0\nHi-ZCS\nSCLK\nDIN\nDOUTSPI Write, Mode = 0, 0\nD14 D13 D12 D11 D10 D9 D8 D6 D5 D4 D3 D2 D1\nDIO\nPin\nHi-ZCS\nSCLK\nDIN\nDOUTSPI Write, Mode = 1, 1\n1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16\nD15 D14 D13 D12 D11 D10 D9 D8 D7 D6 D5 D4 D3 D2 D1 D0\nDIO\nPin\n1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16\n0\nHi-ZCS\nSCLK\nDIN\nDOUTSPI Read, Mode = 0, 0\n1 1 0 1 0 117 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32\nD7 D00 0 0 0 0 0 0 0Hi-Z0 0 0 0 0 0 0 0 0\nD15 D14 D13 D12 D11 D10 D9 D8 D7 D6 D5 D4 D3 D2 D1 D0\nD6 D5 D4 D3 D2 D1G3 G2 G1 G0 CH3 CH2 CH1 CH0\nD15 D14 D13 D12 D11 D10 D9 D8DIO\nPin\nPGA112 ,PGA113 ,PGA116 ,PGA117\nwww.ti.com SBOS424C –MARCH 2008 –REVISED NOVEMBER 2015\n8.6.3 SPISerial Interface\nFigure 62.SPISerial Interface Timing Diagrams\nCopyright ©2008 –2015, Texas Instruments Incorporated Submit Documentation Feedback 25\nProduct Folder Links: PGA112 PGA113 PGA116 PGA117\n1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16\nCommand U2CS\nCSSCLK\nSCLKDOUT\nDIN1\nDOUT\nDIN1DOUT1\nDIN2\nDOUT1\nDIN2Daisy-Chain SPI Write, Mode = 0,0\n17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32\nCommand U1\nDOUT Hi-Z Pulled Low by DIN Weak Pull-Down\nCommand U2\nCommand U21 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16\nCommand U117 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32\nDOUT Hi-Z Pulled Low by DIN Weak Pull-DownCommand U2Daisy-Chain SPI Write, Mode = 1,1CS\nDOUTSCLK\nDIN\nMSP430\nCS\nSCLK\nDIN1 DOUT1U1CS\nSCLK\nDIN2U2PGA116/PGA117 PGA116/PGA117\nDOUT2\nD7 D0 D14 D13 D12 D11 D10 D9 D8 D6 D5 D4 D3 D2 D1 D15 D7 D0 D15 D14 D13 D12 D11 D10 D9 D8 D6 D5 D4 D3 D2 D1\nD7 D0 D15 D14 D13 D12 D11 D10 D9 D8 D6 D5 D4 D3 D2 D1\nD7 D0 D15 D14 D13 D12 D11 D10 D9 D8 D6 D5 D4 D3 D2 D1 D7 D0 D15 D14 D13 D12 D11 D10 D9 D8 D6 D5 D4 D3 D2 D1\nD7 D0 D15 D14 D13 D12 D11 D10 D9 D8 D6 D5 D4 D3 D2 D1\nPGA112 ,PGA113 ,PGA116 ,PGA117\nSBOS424C –MARCH 2008 –REVISED NOVEMBER 2015 www.ti.com\nFigure 63.SPIDaisy-Chain Write Timing Diagrams\n26 Submit Documentation Feedback Copyright ©2008 –2015, Texas Instruments Incorporated\nProduct Folder Links: PGA112 PGA113 PGA116 PGA117\n1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16\nCommand U2CS\nSCLK\nDOUT\nDIN1\nDOUT1\nDIN2Daisy-Chain SPI Read, Mode = 0,0\n17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32\nCommand U1\nDOUT Hi-Z Pulled Low by DIN Weak Pull-Down\nCommand U2\nCS\nSCLK\nDOUT1\nDIN2\nDOUT2\nDIN17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32\nData Byte U11 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16\nData Byte U2Data Byte U1CS\nDOUTSCLK\nDIN\nMSP430\nCS\nSCLK\nDIN1 DOUT1U1\nHi-ZCS\nSCLK\nDIN2U2PGA116/PGA117 PGA116/PGA117\nDOUT2\n0 1 1 1 1 1 0 0 0 0 0 0 0 0 0 0 0 1 1 1 1 1 0 0 0 0 0 0 0 0 0 0\n0 1 1 1 1 1 0 0 0 0 0 0 0 0 0 0\nG3 CH0 0 0 0 0 0 0 0 0 G2 G1 G0 CH3 CH2 CH1\n0 0 0 0 0 0 0 0 G3 G2 G1 G0 CH3 CH2 CH1 0 0 0 0 0 0 0 0 G3 CH0 G2 G1 G0 CH3 CH2 CH1 CH0\nPGA112 ,PGA113 ,PGA116 ,PGA117\nwww.ti.com SBOS424C –MARCH 2008 –REVISED NOVEMBER 2015\nFigure 64.SPIDaisy-Chain Read Timing Diagram (Mode 0,0)\nCopyright ©2008 –2015, Texas Instruments Incorporated Submit Documentation Feedback 27\nProduct Folder Links: PGA112 PGA113 PGA116 PGA117\n1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16\nCommand U2CS\nSCLK\nDOUT\nDIN1\nDOUT1\nDIN2Daisy-Chain SPI Read, Mode = 1,1\n17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32\nCommand U1\nDOUT Hi-Z Pulled Low by DIN Weak Pull-Down\nCommand U2\nCS\nSCLK\nDOUT1\nDIN2\nDOUT2\nDIN17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32\nData Byte U117 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32\nData Byte U2Data Byte U1CS\nDOUTSCLK\nDIN\nMSP430\nCS\nSCLK\nDIN1 DOUT1U1\nHi-ZCS\nSCLK\nDIN2U2PGA116/PGA117 PGA116/PGA117\nDOUT2\n0 1 1 1 1 1 0 0 0 0 0 0 0 0 0 0 0 1 1 1 1 1 0 0 0 0 0 0 0 0 0 0\n0 1 1 1 1 1 0 0 0 0 0 0 0 0 0 0\nG3 CH0 0 0 0 0 0 0 0 0 G2 G1 G0 CH3 CH2 CH1\n0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 G3 CH0 G2 G1 G0 CH3 CH2 CH1 G3 CH0 G2 G1 G0 CH3 CH2 CH1\nPGA112 ,PGA113 ,PGA116 ,PGA117\nSBOS424C –MARCH 2008 –REVISED NOVEMBER 2015 www.ti.com\nFigure 65.SPIDaisy-Chain Read Timing Diagram (Mode 1,1)\n28 Submit Documentation Feedback Copyright ©2008 –2015, Texas Instruments Incorporated\nProduct Folder Links: PGA112 PGA113 PGA116 PGA117\nPGA112 ,PGA113 ,PGA116 ,PGA117\nwww.ti.com SBOS424C –MARCH 2008 –REVISED NOVEMBER 2015\n8.6.4 SPICommands\nTable 3.SPICommands (PGA112 andPGA113)(1)(2)\nTHREE-WIRE\nD15 D14 D13 D12 D11 D10 D9 D8 D7 D6 D5 D4 D3 D2 D1 D0 SPICOMMAND\n0 1 1 0 1 0 1 0 0 0 0 0 0 0 0 0 READ\n0 0 1 0 1 0 1 0 G3 G2 G1 G0 CH3 CH2 CH1 CH0 WRITE\n0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 NOP WRITE\nSDN_DIS1 1 1 0 0 0 0 1 0 0 0 0 0 0 0 0WRITE\n1 1 1 0 0 0 0 1 1 1 1 1 0 0 0 1 SDN_EN WRITE\n(1) SDN =Shutdown mode. Enter Shutdown mode byissuing anSDN_EN command. Shutdown mode iscleared (returned tothelastvalid\nwrite configuration) byaSDN_DIS command orbyanyvalid Write command.\n(2) POR (Power-on-Reset) value ofinternal Gain/Channel Select Register isall0s;thisvalue sets Gain =1,andChannel =VCAL/CH0.\nTable 4.SPIDaisy-Chain Commands(1)(2)\nDAISY-CHAIN\nD15 D14 D13 D12 D11 D10 D9 D8 D7 D6 D5 D4 D3 D2 D1 D0 COMMAND\n0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 NOP\n1 1 1 1 0 0 0 1 0 0 0 0 0 0 0 0 SDN_DIS\n1 1 1 1 0 0 0 1 1 1 1 1 0 0 0 1 SDN_EN\n0 1 1 1 1 0 1 0 0 0 0 0 0 0 0 0 READ\n0 0 1 1 1 0 1 0 G3 G2 G1 G0 CH3 CH2 CH1 CH0 WRITE\n(1) SDN =Shutdown Mode. Shutdown Mode isentered byanSDN_EN command. Shutdown Mode iscleared (returned tothelastvalid\nwrite configuration) byaSDN_DIS command orbyanyvalid Write command.\n(2) POR (Power-on-Reset) value ofinternal Gain/Channel Register isall0s;thisvalue sets Gain =1,VCAL/CH0 selected.\nTable 5.Gain Selection Bits(PGA112 andPGA113)\nG3 G2 G1 G0 BINARY GAIN SCOPE GAIN\n0 0 0 0 1 1\n0 0 0 1 2 2\n0 0 1 0 4 5\n0 0 1 1 8 10\n0 1 0 0 16 20\n0 1 0 1 32 50\n0 1 1 0 64 100\n0 1 1 1 128 200\nCopyright ©2008 –2015, Texas Instruments Incorporated Submit Documentation Feedback 29\nProduct Folder Links: PGA112 PGA113 PGA116 PGA117\nPGA112 ,PGA113 ,PGA116 ,PGA117\nSBOS424C –MARCH 2008 –REVISED NOVEMBER 2015 www.ti.com\nTable 6.MUX Channel Selection Bits\nCH3 CH2 CH1 CH0 PGA112, PGA113 PGA116, PGA117\n0 0 0 0 VCAL/CH0 VCAL/CH0\n0 0 0 1 CH1 CH1\n0 0 1 0 X(1)CH2\n0 0 1 1 X CH3\n0 1 0 0 X CH4\n0 1 0 1 X CH5\n0 1 1 0 X CH6\n0 1 1 1 X CH7\n1 0 0 0 X CH8\n1 0 0 1 X CH9\n1 0 1 0 X X(1)\n1 0 1 1 Factory Reserved Factory Reserved\n1 1 0 0 CAL1(2)CAL1(2)\n1 1 0 1 CAL2(3)CAL2(3)\n1 1 1 0 CAL3(4)CAL3(4)\n1 1 1 1 CAL4(5)CAL4(5)\n(1) X=channel isnotused.\n(2) CAL1: connects toGND.\n(3) CAL2: connects to0.9VCAL.\n(4) CAL3: connects to0.1VCAL.\n(5) CAL4: connects toVREF.\n30 Submit Documentation Feedback Copyright ©2008 –2015, Texas Instruments Incorporated\nProduct Folder Links: PGA112 PGA113 PGA116 PGA117\nPGA112 ,PGA113 ,PGA116 ,PGA117\nwww.ti.com SBOS424C –MARCH 2008 –REVISED NOVEMBER 2015\n9Applications andImplementation\nNOTE\nInformation inthe following applications sections isnot part ofthe TIcomponent\nspecification, and TIdoes notwarrant itsaccuracy orcompleteness. TI’scustomers are\nresponsible fordetermining suitability ofcomponents fortheir purposes. Customers should\nvalidate andtesttheir design implementation toconfirm system functionality.\n9.1 Application Information\nThe PGA11x family ofdevices aresingle-ended input, single-supply, programmable gain amplifiers (PGAs) with\naninput multiplexer. Multiplexer channel selection andgain selection aredone through astandard SPIinterface.\nThe PGA112 and PGA113 have atwo-channel input MUX and thePGA116 and PGA117 devices have a10-\nchannel input MUX. ThePGA112 andPGA116 devices provide binary gain selections (1,2,4,8,16,32,64,128)\nandthePGA113 andPGA117 devices provide scope gain selections (1,2,5,10,20,50,100, 200). Allmodels\nuse asplit-supply architecture with ananalog supply, AVDD,and adigital supply, DVDD.This split-supply\narchitecture allows forease ofinterface toanalog-to-digital converters (ADCs) and microcontrollers inmixed-\nsupply voltage systems, such aswhere theanalog supply is5Vand thedigital supply is3V.Four internal\ncalibration channels areprovided forsystem-level calibration. The channels aretiedtoGND, 0.9VCAL,0.1VCAL,\nand VREF,respectively. VCAL,anexternal voltage connected toVCAL/CH0, acts asthesystem calibration\nreference. IfVCAListhesystem ADC reference, then gain and offset calibration ontheADC areeasily\naccomplished through thePGA11x devices using only oneMUX input. Ifcalibration isnotused, then VCAL/CH0\ncanbeused asastandard MUX input. Allfourversions provide aVREFpinthatcanbetiedtoground or,forease\nofscaling, tomidsupply insingle-supply systems where midsupply isused asavirtual ground. ThePGA112 and\nPGA113 devices offer asoftware-controlled shutdown feature forlowstandby power. The PGA116 andPGA117\ndevices offer both hardware- and software-controlled shutdown forlow standby power. The PGA112 and\nPGA113 devices have a3-wire SPI digital interface; thePGA116 and PGA117 devices have afour-wire SPI\ndigital interface. ThePGA116 andPGA117 devices also have daisy-chain capability.\n9.1.1 OpAmp: Input Stage\nThe PGA opamp isarail-to-rail input and output (RRIO) single-supply opamp. The input topology uses two\nseparate input stages inparallel toachieve rail-to-rail input. AsFigure 66shows, there isaPMOS transistor on\neach input foroperation down toground; there isalso anNMOS transistor oneach input inparallel foroperation\ntothepositive supply rail.When thecommon-mode input voltage (that is,thesingle-ended input, because this\nPGA isconfigured internally fornoninverting gain) crosses alevel that istypically about 1.5Vless than the\npositive supply, there isatransition between theNMOS and PMOS transistors. The result ofthistransition\nappears asasmall input offset voltage transition thatisreflected totheoutput bytheselected PGA gain. This\ntransition may beeither increasing ordecreasing, and differs from part topart asdescribed inFigure 67and\nFigure 68.These figures illustrate possible differences ininput offset voltage between twodifferent devices when\nused with AVDD=5V.Because theexact transition region varies from device todevice, theElectrical\nCharacteristics: VS=AVDD=DVDD=5Vtable specifies aninput offset voltage above and below thisinput\ntransition region.\nCopyright ©2008 –2015, Texas Instruments Incorporated Submit Documentation Feedback 31\nProduct Folder Links: PGA112 PGA113 PGA116 PGA117\nInput□Voltage□(V)Input□Offset□Voltage□( V)/c10950\n40\n30\n20\n10\n0\n10\n20\n30/c45\n/c45\n/c45\n1 0 6 2 3 4 5AV =□5VDD\nInput□Voltage□(V)Input□Offset□Voltage□( V)/c10980\n70\n60\n50\n40\n30\n20\n10\n0\n1 0 6 2 3 4 5AV =□5VDD\nVIN+AVDD\nGNDVIN/c45Reference\nCurrent\nPGA112 ,PGA113 ,PGA116 ,PGA117\nSBOS424C –MARCH 2008 –REVISED NOVEMBER 2015 www.ti.com\nApplication Information (continued)\nFigure 66.PGA Rail-To-Rail Input Stage\nFigure 67.VOSVersus Input Voltage —Case 1\nFigure 68.VOSVersus Input Voltage —Case 2\n9.1.2 OpAmp: General Gain Equations\nFigure 69shows thebasic configuration forusing thePGA asagain block. VOUT /VINistheselected\nnoninverting gain, depending onthemodel selected, foreither binary orscope gains.\n32 Submit Documentation Feedback Copyright ©2008 –2015, Texas Instruments Incorporated\nProduct Folder Links: PGA112 PGA113 PGA116 PGA117\nV =□G (V +□AV /2) /2 (G 1)\nV =□G V + /2,□where: /2□<□G V <□+ /2/c180 /c45OUT1 IN1 DD /c45 /c180\n/c180 /c45 /c180AV\nAV AV AVDD\nOUT1 IN1 DD DD IN1 DD\nVOUT0=□G V AV /2 (G 1) /c180 /c45 /c180 /c45IN0 DD\nRI\nRF\nG□=□1PGA112\nPGA113\nVREF\nV /2SVIN0VIN1VOUTCH0\nCH1 MUX\n+\n/c45\nV =□G V /c180OUT IN\nRI\nRF\nG□=□1VREFVINVOUTCH1\nPGA112 ,PGA113 ,PGA116 ,PGA117\nwww.ti.com SBOS424C –MARCH 2008 –REVISED NOVEMBER 2015\nApplication Information (continued)\nFigure 69.PGA Used asaGain Block\nwhere\n•G=1,2,4,8,16,32,64,and128(binary gains)\n•G=1,2,5,10,20,50,100, and200(scope gains) (1)\nFigure 70shows thePGA configuration and gain equations forVREF=AVDD/2.VOUT0 isVOUTwhen CH0 is\nselected and VOUT1 isVOUTwhen CH1 isselected. Notice theVREFpinhas noeffect forG=1because the\ninternal feedback resistor, RF,isshorted out. This configuration allows forpositive and negative voltage\nexcursions around amidsupply virtual ground.\nFigure 70.PGA112 andPGA113 Configuration forPositive andNegative Excursions Around Midsupply\nVirtual Ground\n(2)\nWhen: G=1\nThen: VOUT0 =G×VIN0\nwhere\n•G=1,2,4,8,16,32,64,and128(binary gains)\n•G=1,2,5,10,20,50,100, and200(scope gains) (3)\nTable 7details theinternal typical values fortheopamp internal feedback resistor (RF)andopamp internal input\nresistor (RI)forboth binary andscope gains.\nCopyright ©2008 –2015, Texas Instruments Incorporated Submit Documentation Feedback 33\nProduct Folder Links: PGA112 PGA113 PGA116 PGA117\nSR□(V/ s)□=□2 f V (1 10 ) /c109 /c112 /c180 /c180OP/c456\nPGA112 ,PGA113 ,PGA116 ,PGA117\nSBOS424C –MARCH 2008 –REVISED NOVEMBER 2015 www.ti.com\nApplication Information (continued)\nTable 7.Typical RFandRIVersus Gain\nBINARY GAIN (V/V) RF(Ω) RI(Ω) SCOPE GAIN (V/V) RF(Ω) RI(Ω)\n1 0 3.25 k 1 0 3.25 k\n2 3.25 k 3.25 k 2 3.25 k 3.25 k\n4 9.75 k 3.25 k 5 13k 3.25 k\n8 22.75 k 3.25 k 10 29.25 k 3.25 k\n16 48.75 k 3.25 k 20 61.75 k 3.25 k\n32 100.75 k 3.25 k 50 159.25 k 3.25 k\n64 204.75 k 3.25 k 100 321.75 k 3.25 k\n128 412.75 k 3.25 k 200 646.75 k 3.25 k\n9.1.3 OpAmp: Frequency Response Versus Gain\nTable 8documents how small-signal bandwidth andslew ratechange correspond tochanges inPGA gain.\nFullpower bandwidth (that is,thehighest frequency thatasine wave canpass through thePGA foragiven gain)\nisrelated toslew ratebyEquation 4:\nwhere\n•SR=Slew rateinV/μs\n•f=Frequency inHz\n•VOP=Output peak voltage involts (4)\n9.1.3.1 Example:\nForG=8,then SR=10.6 V/μs(slew rateriseisminimum slew rate).\nFora5-Vsystem, choose 0.1V<VOUT<4.9VorVOUTPP =4.8VorVOUTP =2.4V.\nSR(V/μs)=2πf×VOP(1×10–6).\n10.6 =2πf(2.4) (1×10–6)→f=702.9 kHz\nThis example shows thataG=8configuration canproduce a4.8-V PPsine wave with frequency upto702.9 kHz.\nThis computation only shows thetheoretical upper limit offrequency forthisexample, butdoes notindicate the\ndistortion ofthesine wave. Theacceptable distortion depends onthespecific application. Asageneral guideline,\nmaintain twotothree times thecalculated slew rate tominimize distortion onthesine wave. Forthisexample,\ntheapplication should only useG=8,4.8VPP,uptoafrequency range of234kHz to351kHz, depending upon\ntheacceptable distortion. Foragiven gain andslew raterequirement, check foradequate small-signal bandwidth\n(typical –3-dB frequency) toassure thatthefrequency ofthesignal canbepassed without attenuation.\n9.1.4 Analog MUX\nThe analog input MUX provides twoinput channels forthePGA112 andPGA113 devices and10input channels\nforthePGA116 and PGA117 devices. The MUX switches aredesigned tobebreak-before-make and thereby\neliminate anyconcerns about shorting thetwoinput signal sources together.\nFour internal MUX CAL channels areincluded intheanalog MUX forease ofsystem calibration. These CAL\nchannels allow ADC gain andoffset errors tobecalibrated out.This calibration does notremove theoffset and\ngain errors ofthePGA forgains greater than 1,butmost systems should seeasignificant increase intheADC\naccuracy. Inaddition, these CAL channels canbeused bytheADC toread theminimum andmaximum possible\nvoltages from thePGA. With these minimum and maximum levels known, thesystem architecture can be\ndesigned toindicate anout-of-range condition onthemeasured analog input signals ifthese levels areever\nmeasured.\n34 Submit Documentation Feedback Copyright ©2008 –2015, Texas Instruments Incorporated\nProduct Folder Links: PGA112 PGA113 PGA116 PGA117\n10k/c87ADC\nG□=□1RF\nRIOutput\nStage\nSPI\nInterfaceREF3225\nSCLK\nDIO\nCSVOUTDVDD AVDD\nGND VREFMSP430\nMicrocontroller+3V\n+3V\nVREFPGA112\nPGA113\nV /CH0CAL\nCH1\nCAL3\nCAL4CAL1\nCAL20.1VCAL0.9VCAL10k/c87\n80k/c87MUX\nCAL2/32.5V ADC□RefC\n0.1 FBYPASS\n/c109C\n0.1 FBYPASS\n/c109C\n0.1 FBYPASS\n/c109\nPGA112 ,PGA113 ,PGA116 ,PGA117\nwww.ti.com SBOS424C –MARCH 2008 –REVISED NOVEMBER 2015\nTousetheCAL channels, VCAL/CH0 must bepermanently connected tothesystem ADC reference. There isa\ntypical 100-kΩload from VCAL/CH0 toground. Table 9illustrates how touse theCAL channels with VREF=\nground. Table 10describes how tousetheCAL channels with VREF=AVDD/2.The VREFpinmust beconnected\ntoasource that islow-impedance forboth DCand ACtomaintain gain and nonlinearity accuracy. Worst-case\ncurrent demand ontheVREFpinoccurs when G=1because there isa3.25-kΩresistor between VOUTandVREF.\nFora5-Vsystem with AVDD/2=2.5V,theVREFpinbuffer must source and sink 2.5V/3.25 kΩ=0.7mA\nminimum foraVOUTthatcanswing from ground to5V.\nTable 8.Frequency Response versus Gain (CL=100pf,RL=10kω)\n0.1% 0.01% 0.1% 0.01%TYPICAL SLEW SLEW TYPICAL SLEW SLEWSETTLING SETTLING SCOPE SETTLING SETTLINGBINARY –3dB RATE- RATE- –3dB RATE- RATE-TIME: TIME: GAIN TIME: TIME:GAIN (V/V) FREQUENCY FALL RISE FREQUENCY FALL RISE4VPP 4VPP (V/V) 4VPP 4VPP(MHz) (V/μs) (V/μs) (MHz) (V/μs) (V/μs)(μs) (μs) (μs) (μs)\n1 10 8 3 2 2.55 1 10 8 3 2 2.55\n2 3.8 9 6.4 2 2.6 2 3.8 9 6.4 2 2.6\n4 2 12.8 10.6 2 2.6 5 1.8 12.8 10.6 2 2.6\n8 1.8 12.8 10.6 2 2.6 10 1.8 12.8 10.6 2.2 2.6\n16 1.6 12.8 12.8 2.3 2.6 20 1.3 12.8 9.1 2.3 2.8\n32 1.8 12.8 13.3 2.3 3 50 0.9 9.1 7.1 2.4 3.8\n64 0.6 4 3.5 3 6 100 0.38 4 3.5 4.4 7\n128 0.35 2.5 2.5 4.8 8 200 0.23 2.3 2 6.9 10\nFigure 71.Using CAL Channels With VREF=Ground\nCopyright ©2008 –2015, Texas Instruments Incorporated Submit Documentation Feedback 35\nProduct Folder Links: PGA112 PGA113 PGA116 PGA117\n10k/c87ADC\nG□=□1RF\nRIOutput\nStage\nSPI\nInterfaceSCLK\nDIO\nCSVOUTDVDD AVDD\nGND VREFMSP430\nMicrocontroller+3V\n+3V\nVREFPGA112\nPGA113\nV /CH0CAL\nCH1\nCAL3\nCAL4CAL1\nCAL20.1VCAL0.9VCAL10k/c87\n80k/c87MUX\nCAL2/3ADC□Ref\nOPA364R\n10k/c87F\nC\n2.7nFF\n+3V\nCL2\n0.1 F/c109 0.1 F/c109RY\n100k /c87RX\n100k /c87+3V\n(1.5V)C\n0.1 FBYPASS\n/c109C\n0.1 FBYPASS\n/c109C\n0.1 FBYPASS\n/c109\nC\n0.1 FBYPASS\n/c109\nPGA112 ,PGA113 ,PGA116 ,PGA117\nSBOS424C –MARCH 2008 –REVISED NOVEMBER 2015 www.ti.com\nTable 9.Using theMUX CAL Channels With VREF=GND\n(AV DD=3V,DVDD=3V,ADC Ref=2.5V,andVREF=GND)\nMUX GAIN OPAMP OPAMPFUNCTION MUX INPUT DESCRIPTIONSELECT SELECT (+In) (VOUT)\nMinimum signal level thatthe\nMUX, opamp, andADC canMinimum Signal CAL1 1 GND GND 50mVread. Opamp VOUTislimited\nbynegative saturation.\n90% ADC Refforsystem full-0.9×Gain Calibration CAL2 1 2.25 V 2.25 V scale orgain calibration of(VCAL/CH0)theADC.\nMaximum signal level that\ntheMUX, opamp, andADC\ncanread. Opamp VOUTis0.9×Maximum Signal CAL2 2 2.25 V 2.95 V limited bypositive saturation.(VCAL/CH0)System islimited byADC\nmax input of2.5V(ADC Ref\n=2.5V).\n0.1× 10% ADC RefforsystemOffset Calibration CAL3 1 0.25 V 0.25 V(VCAL/CH0) offset calibration oftheADC.\nMinimum signal level thatthe\nMUX, opamp, andADC canMinimum Signal CAL4 1 VREF GND 50mVread. Opamp VOUTislimited\nbynegative saturation.\nFigure 72.Using CAL Channels With VREF=AVDD/2\nTable 10.Using theMUX CAL Channels With VREF=AVDD/2\n36 Submit Documentation Feedback Copyright ©2008 –2015, Texas Instruments Incorporated\nProduct Folder Links: PGA112 PGA113 PGA116 PGA117\nPGA112 ,PGA113 ,PGA116 ,PGA117\nwww.ti.com SBOS424C –MARCH 2008 –REVISED NOVEMBER 2015\nTable 10.Using theMUX CAL Channels With VREF=AVDD/2\n(Av DD=3V,DVDD=3V,ADC Ref=3V,andVREF=1.5V)(continued)\n(Av DD=3V,DVDD=3V,ADC Ref=3V,andVREF=1.5V)\nMUX GAIN OPAMP OPAMPFUNCTION MUX INPUT DESCRIPTIONSELECT SELECT (+In) (VOUT)\nMinimum signal level thattheMUX,\nMinimum Signal CAL1 1 GND GND 50mV opamp, andADC canread. Opamp\nVOUTislimited bynegative saturation.\n0.9× 90% ADC Refforsystem full-scale orGain Calibration CAL2 1 2.7V 2.7V(VCAL/CH0) gain calibration oftheADC.\nMaximum signal level thattheMUX,0.9×Maximum Signal CAL2 4or5 2.25 V 2.95 V opamp, andADC canread. Opamp(VCAL/CH0)VOUTislimited bypositive saturation.\n0.1× 10% ADC Refforsystem offsetOffset Calibration CAL3 1 0.3V 0.3V(VCAL/CH0) calibration oftheADC.\nVREFCheck CAL4 1 VREF 1.5V 1.5V Midsupply voltage used asVREF.\n9.1.5 System Calibration Using ThePGA\nAnalog-to-digital converters (ADCs) contain twomajor errors that can beeasily removed bycalibration ata\nsystem level. These errors aregain error and offset error, asshown inFigure 73.Figure 73shows atypical\ntransfer function fora12-bit ADC. The analog input isonthex-axis with arange from 0Vto(VREF_ADC –1LSB),\nwhere VREF_ADC istheADC reference voltage. The y-axis isthehexadecimal equivalent ofthedigital codes that\nresult from ADC conversions. Thedotted redlinerepresents anideal transfer function with 0000h representing 0\nVanalog input and 0FFFh representing ananalog input of(VREF_ADC –1LSB). The solid blue lineillustrates the\noffset error. Although thesolid blue lineincludes both offset error andgain error, atananalog input of0Vthe\noffset error voltage, VZ_ACTUAL ,canbemeasured. Thedashed black linerepresents thetransfer function with gain\nerror. Thedashed black lineisequivalent tothesolid blue linewithout theoffset error, andcanbemeasured and\ncomputed using VZ_ACTUAL andVZ_IDEAL .The difference between thedashed black lineandthedotted redlineis\nthegain error. Gain andoffset error canbecomputed bytaking zero input andfull-scale input readings. Using\nthese error calculations, compute acalibrated ADC reading toremove theADC gain andoffset error.\nCopyright ©2008 –2015, Texas Instruments Incorporated Submit Documentation Feedback 37\nProduct Folder Links: PGA112 PGA113 PGA116 PGA117\nTransfer□Function\nwith□Offset□Error□+□Gain□Error\nTransfer□Function\nwith□Gain□Error□Only\nIdeal□Transfer□FunctionGain□ErrorVFS_ACTUAL\nVFS_IDEAL\nAnalog□InputDigital□Output\nV 1LSB /c45REF_ADC 0V0000h0FFFh\nOffset□Error VZ_IDEALVZ_ACTUAL\nPGA112 ,PGA113 ,PGA116 ,PGA117\nSBOS424C –MARCH 2008 –REVISED NOVEMBER 2015 www.ti.com\nFigure 73.ADC Offset andGain Error\nInpractice, thezero input (0V)orfull-scale input (VREF_ADC –1LSB) ofADCs cannot always bemeasured\nbecause ofinternal offset error andgain error. However, ifmeasurements aremade very close tothefull-scale\ninput and thezero input, both zero and full-scale can becalibrated very accurately with theassumption of\nlinearity from thecalibration points tothedesired end points oftheADC ideal transfer function. Forthezero\ncalibration, choose 10%V REF_ADC ;thisvalue should beabove theinternal offset error andsufficiently outofthe\nnoise floor range oftheADC. Forthegain calibration, choose 90%V REF_ADC ;thisvalue should beless than the\ninternal gain error andsufficiently below thetolerance ofVREF.These keypoints canbesummarized inthisway:\nForzero calibration:\n•TheADC cannot read theideal zero because ofoffset error\n•Must befarenough above ground tobeabove noise floor andADC offset error\n•Therefore, choose 10%V REF_ADC forzero calibration\nForgain calibration:\n•TheADC cannot read theideal full-scale because ofgain error\n•Must befarenough below full-scale tobebelow theVREFtolerance andADC gain error\n•Therefore, choose 90%V REF_ADC forgain calibration\nThe 12-bit ADC example inFigure 74illustrates thetechnique forcalibrating anADC using a10%V REF_ADC and\n90%V REF_ADC reading where VREF_ADC istheADC reference voltage. The 10%V REFreading also contains again\nerror because itisnotaVIN=0calibration point. First, usethe90%V REFand 10%V REFpoints tocompute the\nmeasured gain error. The measured gain error isthen used toremove thegain error from the10%V REFreading,\ngiving ameasured 10%V REFnumber. The measured 10%V REFnumber isused tocompute themeasured offset\nerror.\n38 Submit Documentation Feedback Copyright ©2008 –2015, Texas Instruments Incorporated\nProduct Folder Links: PGA112 PGA113 PGA116 PGA117\nV =ADC_CALV O /c45AD_MEAS MEAS\nGMEAS\nV =□Any□V ADCAD_MEAS IN MEASUREMENT\nO =□V 10 (V 10 G ) /c45 /c180MEAS MEAS REF MEAS\nG =MEASV 90 V 10 /c45MEAS MEAS\nV 90 V 10 /c45REF REF\nV 10□=□ADC at□V 10MEAS MEASUREMENT REF\nV 90□=□ADC at□V 90MEAS MEASUREMENT REF\nV 10□=□0.1(V )REF REF_ADC\nV 90□=□0.9(V )REF REF_ADC\nIdeal□Transfer□FunctionTransfer□Function\nwith□Offset□Error□+□Gain□ErrorV =□+5VREF\nOffset□Error□=□+4LSB\nGain□Error□=□+6LSB0FFFh□(4.99878V)\n(4.5114751443V)\n(0.5056191443V)\n0000h□(0V)\n0VVINDigital□Output□(V )AD_MEAS\n0.5V\n(0.1 V ) /c180REF_ADC4.5V\n(0.9 V ) /c180REF_ADC4.99878V\n(V 1LSB)REF_ADC /c45\nPGA112 ,PGA113 ,PGA116 ,PGA117\nwww.ti.com SBOS424C –MARCH 2008 –REVISED NOVEMBER 2015\nFigure 74.12-Bit Example ofADC Calibration forGain andOffset Error\nThe gain error and offset error inADC readings can becalibrated byusing 10%V REF_ADC and 90%V REF_ADC\ncalibration points. Because thecalibration isratiometric toVREF_ADC ,theexact value ofVREF_ADC does notneed\ntobeknown intheendapplication.\nFollow these steps tocompute acalibrated ADC reading:\n1.Take theADC reading atVIN=90% ×VREFand VIN=10% ×VREF.The ADC readings for10%V REFand\n90%V REFaretaken.\n(5)\n(6)\n(7)\n(8)\n2.Compute theADC measured gain. Theslope ofthecurve connecting themeasured 10%V REFandmeasured\n90%V REFpoint iscomputed andcompared totheslope between theideal 10%V REFandideal 90%V REF.This\nresult isthemeasured gain.\n(9)\n3.Compute theADC measured offset. The measured offset iscomputed bytaking thedifference between the\nmeasured 10%V REFandthe(ideal 10%V REF)×(measured gain).\n(10)\n4.Compute thecalibrated ADC readings.\n(11)\n(12)\nCopyright ©2008 –2015, Texas Instruments Incorporated Submit Documentation Feedback 39\nProduct Folder Links: PGA112 PGA113 PGA116 PGA117\n10k/c87CDAC□SAR\nADCG□=□1RF\nRIOutput\nStage\nSPI\nInterfaceSCLK\nDIO\nCS7VOUT 5DVDD\n10AVDD\n1\nGND6\nVREF43\n8\n9+3V\n+5V\nVREFPGA112\nPGA113\n(MSOP-10)V /CH0CAL2CH1\nCAL3\nCAL4CAL1\nCAL20.1VCAL0.9VCAL10k/c87\n80k/c87MUX\nCAL2/3R\n100/c87FILT\nCFILT\n(1nF)CSH\n40pF\n12-Bit□Settling 500kHz\n16-Bit□Settling 300kHz/c174\n/c174C\n0.1 FBYPASS\n/c109C\n0.1 FBYPASS\n/c109C\n0.1 FBYPASS\n/c109\nPGA112 ,PGA113 ,PGA116 ,PGA117\nSBOS424C –MARCH 2008 –REVISED NOVEMBER 2015 www.ti.com\nAnyADC reading cantherefore becalibrated byremoving thegain error andoffset error. Themeasured offset is\nsubtracted from theADC reading and then divided bythemeasured gain togive acorrected reading. Ifthis\ncalibration isperformed onatimed basis, relative tothespecific application, gain and offset error over\ntemperature arealso removed from theADC reading bycalibration.\nForexample; given:\n•12-Bit ADC\n•ADC Gain Error =6LSB\n•ADC Offset Error =4LSB\n•ADC Reference (VREF_ADC )=5V\n•Temperature =25°C\nTable 11shows theresulting system accuracy.\nTable 11.BitsofSystem Accuracy(1)(To0.5LSB)\nADC ACCURACY WITHOUT ADC ACCURACY WITH PGA112VINCALIBRATION CALIBRATION\n10%V REF_ADC 8.80 Bits 12.80 Bits\n90%V REF_ADC 7.77 Bits 11.06 Bits\n(1) Difference inmaximum input offset voltage forVIN=10%V REF_ADC andVIN=90%V REF_ADC isthereason fordifferent accuracies.\n9.1.6 Driving andInterfacing toADCs\nCDAC SAR ADCs contain aninput sampling capacitor, CSH,tosample theinput signal during asample period as\nshown inFigure 75.After thesample period, CSHisremoved from theinput signal. Subsequent comparisons of\nthecharge stored onCSHareperformed during theADC conversion process. Toachieve optimal opamp\nstability, input signal settling, andthedemands forcharge from theinput signal conditioning circuitry, most ADC\napplications areoptimized bytheuseofaresistor (RFILT)andcapacitor (CFILT)filter placed between theopamp\noutput andADC input. ForthePGA112 andPGA113 devices, orthePGA116 andPGA117 devices, setting CFILT\n=1nFandRFILT=100Ωyields optimum system performance forsampling converters operating atspeeds upto\n500kHz, depending upon theapplication settling time andaccuracy requirements.\nFigure 75.Driving andInterfacing toADCs\n40 Submit Documentation Feedback Copyright ©2008 –2015, Texas Instruments Incorporated\nProduct Folder Links: PGA112 PGA113 PGA116 PGA117\n10k/c87ADC\nG□=□1RF\nRIOutput\nStage\nSPI\nInterfaceSCLK\nDIO\nCS7VOUT 5DVDD\n10AVDD\n1\nGND6\nVREF43\n8\n9MSP430\nMicrocontroller+3V\n+5V\nVREFPGA112\nPGA113\n(MSOP-10)\nVCAL/CH0\n2\nCH1\nCAL3\nCAL4CAL1\nCAL20.1VCAL0.9VCAL10k/c87\n80k/c87MUX\nCAL2/3\nPGA112 ,PGA113 ,PGA116 ,PGA117\nwww.ti.com SBOS424C –MARCH 2008 –REVISED NOVEMBER 2015\n9.1.7 Power Supplies\nFigure 76shows atypical mixed-supply voltage system where theanalog supply, AVDD,is5Vand thedigital\nsupply voltage, DVDD,is3V.The analog output stage ofthePGA andtheSPIinterface digital circuitry areboth\npowered from DVDD.When considering thepower required forDVDD,use theElectrical Characteristics: VS=\nAVDD=DVDD=5Vtable andaddanyload current anticipated onVOUT;thisload current must beprovided by\nDVDD.This split-supply architecture ensures compatible logic levels with themicrocontroller. Italso ensures that\nthePGA output cannot runtheinput fortheonboard ADC into anovervoltage condition; thiscondition could\ncause device latch-up and system lock-up, and require power-supply sequencing. Each supply pinshould be\nindividually bypassed with a0.1μFceramic capacitor directly atthedevice toground. Ifthere isonly onepower\nsupply inthesystem, AVDDand DVDDcan both beconnected tothesame supply; however, TIrecommends\nusing individual bypass capacitors directly ateach respective supply pintoasingle point ground. VOUTisdiode-\nclamped toAVDD(asshown inFigure 76);therefore, setDVDDless than orequal toAVDD+0.3V.DVDDand\nAVDDmust bewithin theoperating voltage range of2.2Vto5.5V.\nAtinitial power-on, thestate ofthePGA isG=1andChannel 0active.\nNOTE\nFormost applications, setAVDD≥DVDDtoprevent VOUTfrom driving current intoAVDD\nandraising thevoltage level ofAVDD\n9.1.8 Shutdown andPower-On-Reset (POR)\nThePGA112 andPGA113 devices have asoftware shutdown mode, andthePGA116 andPGA117 devices offer\nboth ahardware and software shutdown mode. When thePGA11x isshut down, itgoes into alow-power\nstandby mode. The Electrical Characteristics: VS=AVDD=DVDD=5Vtable details thecurrent draw inshutdown\nmode with andwithout theSPIinterface being clocked. Inshutdown mode, RFandRIremain connected between\nVOUTandVREF.\nWhen DVDDisless than 1.6V,thedigital interface isdisabled andthechannel andgain selections areheld to\ntherespective POR states ofGain =1andChannel =VCAL/CH0. When DVDDisabove 1.8V,thedigital interface\nisenabled andthePOR gain andchannel states remain unchanged until avalid SPIcommunication isreceived.\nFigure 76.Split Power-Supply Architecture: AVDD≠DvDD\nCopyright ©2008 –2015, Texas Instruments Incorporated Submit Documentation Feedback 41\nProduct Folder Links: PGA112 PGA113 PGA116 PGA117\n10k/c87G□=□1RF\nRIOutput\nStage\nSPI\nInterfaceSCLK\nENABLEDIN\nCS15VOUT 9DVDD 19AVDD\n1\nGND14\nVREF8 1316\n18\nDOUT 17+5V\nVREFPGA116\nPGA117\nCH812\nCH9CH711CH610CH520CH42CH33CH24CH157V /CH0CAL6\nCAL3\nCAL4CAL1\nCAL20.1VCAL0.9VCAL10k/c87\n80k/c87MUX\nCAL2/3C\n0.1 FBYPASS\n/c109\nADCMSP430\nMicrocontroller+3V\nC\n0.1 FBYPASS\n/c109C\n0.1 FBYPASS\n/c109\n10k/c87ADC\nG□=□1RF\nRIOutput\nStage\nSPI\nInterfaceSCLK\nDIO\nCS7VOUT 5DVDD\n10AVDD\n1\nGND6\nVREF43\n8\n9MSP430\nMicrocontroller+3V\n+5V\nVREFPGA112\nPGA113\nV /CH0CAL2\nCH1\nCAL3\nCAL4CAL1\nCAL20.1VCAL0.9VCAL10k/c87\n80k/c87MUX\nCAL2/3C\n0.1 FBYPASS\n/c109C\n0.1 FBYPASS\n/c109C\n0.1 FBYPASS\n/c109\nPGA112 ,PGA113 ,PGA116 ,PGA117\nSBOS424C –MARCH 2008 –REVISED NOVEMBER 2015 www.ti.com\nFigure 77.PGA112, PGA113 (VSSOP-10) Typical Application Schematic\n9.1.9 Typical Connections: PGA116, PGA117 (TSSOP-20)\nFigure 78.PGA116, PGA117 (TSSOP-20)\n42 Submit Documentation Feedback Copyright ©2008 –2015, Texas Instruments Incorporated\nProduct Folder Links: PGA112 PGA113 PGA116 PGA117\nR\n10k/c87B+\nRX\n4.81k /c87\nRA\n9.2k /c87CH1□Input\n(2.447817V,\n0.0474093V)\nVIN1\n(+5V, 5V) /c45VREF_ADC\n(2.5V)\nPGA112 ,PGA113 ,PGA116 ,PGA117\nwww.ti.com SBOS424C –MARCH 2008 –REVISED NOVEMBER 2015\n9.2 Typical Applications\n9.2.1 Bipolar Input toSingle-Supply Scaling\nFigure 79.Bipolar toSingle-Ended Input Algorithm\n9.2.1.1 Design Requirements\nTable 12.Bipolar toSingle-Ended Input Scaling(1)(2)\nVREF_ADC (V) VIN1(V) CH1 INPUT RA(kΩ) RX(Ω) RB(kΩ)\n2.5 –5 0.047613 9.2 4.81 k 10\n0 1.247613\n5 2.447613\n2.5 –10 0.050317 3.16 2.4k 10\n0 1.250317\n10 2.450317\n3 –5 0.058003 13.5 5.76 k 10\n0 1.498003\n5 2.938003\n3 –10 0.059303 4.02 2.87 k 10\n0 1.499303\n10 2.939303\n4.096 –5 0.082224 37 7.87 k 10\n0 2.048304\n5 4.014384\n4.096 –10 0.086018 6.49 3.92 k 10\n0 2.052098\n10 4.018178\n5 –5 0.093506 24 965 10\n0 2.493506\n5 4.893506\n5 –10 0.095227 9.2 4.81 k 10\n0 2.495227\n10 4.895227\n(1) Scaling isbased on0.02(V REF_ADC )to0.98(V REF_ADC ),using standard 0.1% resistor values.\n(2) Assumes symmetrical VINandsymmetrical scaling forCH1 input minimum andmaximum.\nCopyright ©2008 –2015, Texas Instruments Incorporated Submit Documentation Feedback 43\nProduct Folder Links: PGA112 PGA113 PGA116 PGA117\nR =XR RB A/c180\nR +□RB A\n4.81k = /c8710k 9.23077k/c87 /c180 /c87\n10k +□9.23077k/c87 /c87\nR =A2 R g/c180 /c180B\n1 g/c45\n9.23077k = /c872 10k 0.315789474/c180 /c87 /c180\n1 0.315789474/c45\ng□=k V/c180VO REF_ADC\n2 |V | k /c45 /c180 /c180 VREF_ADC IN1 VO\n0.315789474□=0.96 2.5 /c180\n2 5 0.96 2.5 /c45 /c180/c180\nk =□k k\n0.96□=□0.98 0.02/c45VO VO+ VO /c45\n/c45\nPGA112 ,PGA113 ,PGA116 ,PGA117\nSBOS424C –MARCH 2008 –REVISED NOVEMBER 2015 www.ti.com\n9.2.1.2 Detailed Design Procedure\nThis process assumes asymmetrical VIN1and that symmetrical scaling isused forCH1 input minimum and\nmaximum values. The following steps give thealgorithm tocompute resistor values forreferences notlisted in\nTable 12.\nStep 1:Choose thefollowing:\na.VREF_ADC =2.5V(ADC reference voltage)\nb.|VIN1|=5\n(magnitude ofVIN,assuming scaling isfor±VIN1)\nc.Choose RBasastandard resistor value. The input on-channel current multiplied byRBshould beless than\ntheinput offset voltage, such thatRBisnotamajor source ofinaccuracy.\nRB=10kΩ(select asastarting value forresistors)\nd.Forthemost negative VIN1,choose thepercentage (indecimal format) ofVREF_ADC desired attheADC input.\nkVO–=0.02\n(CH1 input =kVO–×VREF_ADC when VIN1=–VIN1)\ne.Forthemost positive VIN1,choose thepercentage (indecimal format) ofVREF_ADC desired attheADC input.\nBecause thisscaling isbased onsymmetry, kVO+must bethesame percentage away from VREF_ADC atthe\nupper limit asatthelower limit where kVO–iscomputed.\nkVO+=1–kVO–\nkVO+=1–0.02 =0.98\n(CH1 input =kVO+×VREF_ADC when VIN1=+VIN1)\nStep 2:Compute thefollowing:\na.Tosimplify analysis, create oneconstant called kVO.\n(13)\nb.Aconstant, g,iscreated tosimplify resistor value computations.\n(14)\nc.RAisnow selected from thestarting value ofRBandthegconstant.\n(15)\nd.RXcannow becomputed from thestarting value ofRBandthecomputed value forRA.\n(16)\n44 Submit Documentation Feedback Copyright ©2008 –2015, Texas Instruments Incorporated\nProduct Folder Links: PGA112 PGA113 PGA116 PGA117\nTime (s)Voltage (V)\n0 0.0003 0.0006 0.0009 0.0012 0.0015-5-2.502.55\nVin\nVin Bias\nVout\nPGA112 ,PGA113 ,PGA116 ,PGA117\nwww.ti.com SBOS424C –MARCH 2008 –REVISED NOVEMBER 2015\n9.2.1.3 Application Curve\nFigure 80.Voltage (V)vsTime (s)\nCopyright ©2008 –2015, Texas Instruments Incorporated Submit Documentation Feedback 45\nProduct Folder Links: PGA112 PGA113 PGA116 PGA117\nVOUTCH1 DVDDAVDD\nVREF\nV /2S\n(+2.5V)VS\n(+5V)\nCH0VIN0\n200mVPP\nMUX RA\nVREF_ADC\nRBRXPGA112\nPGA113\nG□=□10+100mV\n/c45100mV+2.5V+2.6V\n+2.4V\n+2.5V+4.5V\n+0.5VVOUT0VIN0VCH0\nCA\nVIN1RARFRI G□=□20\n+\n/c45+4.9625V\n+37.5mVVOUT1\nPGA112 ,PGA113 ,PGA116 ,PGA117\nSBOS424C –MARCH 2008 –REVISED NOVEMBER 2015 www.ti.com\n9.2.2 Typical Application: General-Purpose Input Scaling\nFigure 81isanexample application thatdemonstrates theflexibility ofthePGA forgeneral-purpose input scaling.\nVIN0isa±100-mV input thatisac-coupled intoCH0. The PGA112 andPGA113 arepowered from a5-Vsupply\nvoltage, VS,andconfigured with theVREFpinconnected toVS/2(2.5 V).VCH0isthe±100-mV input, level-shifted\nand centered onVS/2(2.5 V).Again of20isapplied toCH0, and because ofthePGA113 configuration, the\noutput voltage atVOUTis±2Vcentered onVS/2(2.5V).\nCH1 issettoG=1;through aresistive divider and scalar network, wecan read ±5Vor0V.This setting\nprovides bipolar tosingle-ended input scaling. Table 12summarizes thescaling resistor values forRA,RX,and\nRBfordifferent ADC Refvoltages. VREF_ADC isthereference voltage used fortheADC connected tothePGA112\nand PGA113 output. Itisassumed theADC input range is0VtoVREF_ADC .The Table 12section gives the\nalgorithm tocompute resistor values forreferences notlisted inTable 12.Asageneral guideline, RBshould be\nchosen such thattheinput on-channel current multiplied byRBisless than orequal totheinput offset voltage.\nThis value ensures that thescaling network contributes nomore error than theinput offset voltage. Individual\napplications may require other design trade-offs.\nFigure 81.General-Purpose Input Scaling\n10Power Supply Recommendations\nPower-supply bypass: Bypass each power-supply pinseparately. Use aceramic capacitor connected directly\nfrom thepower-supply pintotheground pinoftheIConthesame PCB plane. Vias canthen beused toconnect\ntoground andvoltage planes. This configuration keeps parasitic inductive paths outofthelocal bypass forthe\nPGA. Good analog design practice dictates theuseofalarge value tantalum bypass capacitor onthePCB for\neach respective voltage.\n46 Submit Documentation Feedback Copyright ©2008 –2015, Texas Instruments Incorporated\nProduct Folder Links: PGA112 PGA113 PGA116 PGA117\nPGA112 ,PGA113 ,PGA116 ,PGA117\nwww.ti.com SBOS424C –MARCH 2008 –REVISED NOVEMBER 2015\n11Layout\n11.1 Layout Guidelines\n11.1.1 High Gain andWide Bandwidth Considerations\nAsaresult ofthecombination ofwide bandwidth andhigh gain capability ofthePGA112 andPGA113 devices\nand PGA116 and PGA117 devices, there are several printed-circuit-board (PCB) design and system\nrecommendations toconsider foroptimum application performance.\n1.Power-supply bypass: Refer toPower Supply Recommendations .\n2.Signal trace routing: Keep VOUTandother lowimpedance traces away from MUX channel inputs thatare\nhigh impedance. Poor signal routing can cause positive feedback, unwanted oscillations, orexcessive\novershoot and ringing onstep-changing signals. Iftheinput signals areparticularly noisy, separate MUX\ninput channels with guard traces oneither side ofthesignal traces. Connect theguard traces toground near\nthePGA and atthesignal entry point intothePCB. Onmultilayer PCBs, ensure that there arenoparallel\ntraces near MUX input traces onadjacent layers; capacitive coupling from other layers canbeaproblem.\nUse ground planes toisolate MUX input signal traces from signal traces onother layers.\nAdditionally, group androute thedigital signals intothePGA asfaraway aspossible from theanalog MUX\ninput signals. Most digital signals arefastriseandfalltime signals with low-impedance drive capability that\ncan easily couple into thehigh-impedance inputs oftheinput MUX channels. This coupling can create\nunwanted noise thatgains uptoVOUT.\n3.Input MUX channels andsource impedance: Input MUX channels arehigh-impedance; when combined\nwith high gain, thechannels can pick upunwanted noise. Keep theinput signal sources low-impedance\n(<10kΩ).Also, consider bypassing input MUX channels with aceramic bypass capacitor directly attheMUX\ninput pin. Bypass capacitors greater than 100 pFarerecommended. Lower impedances and abypass\ncapacitor placed directly attheinput MUX channels keep crosstalk between channels toaminimum asa\nresult ofparasitic capacitive coupling from adjacent PCB traces andpin-to-pin capacitance.\nCopyright ©2008 –2015, Texas Instruments Incorporated Submit Documentation Feedback 47\nProduct Folder Links: PGA112 PGA113 PGA116 PGA117\nPGA112/PGA113DVDD\n/CS\nDIO\nSCLK\nGNDAVDD\nCH1\nVCAL/CH0\nVREF\nVOUTC1 C2\nR1R2R3DVDD AVDD\nR4/CS\nDIO\nSCLK\nVOUTCH1\nVCAL/CH0\nPGA116/PGA117DVDD\n/CS\nDOUT\nDIN\nSCLKAVDD\nCH5\nCH4\nCH3\nCH2C1 C2 R1R2R3DVDD AVDD\n/CS\nDOUT\nDIN CH2CH5\nCH4\nCH3\nCH1\nVCAL/CH0\nVREF\nVOUT\nCH7 CH7VCAL/CH0CH1\nR5\nVOUTR4\nSCLK\nGND\nENABLE\nCH9\nCH8ENABLE\nCH9\nCH8CH6 CH6\nPGA112 ,PGA113 ,PGA116 ,PGA117\nSBOS424C –MARCH 2008 –REVISED NOVEMBER 2015 www.ti.com\n11.2 Layout Example\nFigure 82.PGA11x Layout Example\n48 Submit Documentation Feedback Copyright ©2008 –2015, Texas Instruments Incorporated\nProduct Folder Links: PGA112 PGA113 PGA116 PGA117\nPGA112 ,PGA113 ,PGA116 ,PGA117\nwww.ti.com SBOS424C –MARCH 2008 –REVISED NOVEMBER 2015\n12Device andDocumentation Support\n12.1 Documentation Support\n12.1.1 Related Documentation\nForrelated documentation seethefollowing:\n•Shelf-Life Evaluation ofLead-Free Component Finishes ,SZZA046 .\n•PGA112/113EVM Users Guide ,SBOU073 .\n12.2 Related Links\nThe table below lists quick access links. Categories include technical documents, support and community\nresources, tools andsoftware, andquick access tosample orbuy.\nTable 13.Related Links\nTECHNICAL TOOLS & SUPPORT &PARTS PRODUCT FOLDER SAMPLE &BUYDOCUMENTS SOFTWARE COMMUNITY\nPGA112 Click here Click here Click here Click here Click here\nPGA113 Click here Click here Click here Click here Click here\nPGA116 Click here Click here Click here Click here Click here\nPGA117 Click here Click here Click here Click here Click here\n12.3 Community Resources\nThe following links connect toTIcommunity resources. Linked contents areprovided "AS IS"bytherespective\ncontributors. They donotconstitute TIspecifications anddonotnecessarily reflect TI\'sviews; seeTI\'sTerms of\nUse.\nTIE2E™Online Community TI\'sEngineer-to-Engineer (E2E) Community. Created tofoster collaboration\namong engineers. Ate2e.ti.com, youcanaskquestions, share knowledge, explore ideas andhelp\nsolve problems with fellow engineers.\nDesign Support TI\'sDesign Support Quickly findhelpful E2E forums along with design support tools and\ncontact information fortechnical support.\n12.4 Trademarks\nE2E isatrademark ofTexas Instruments.\nSPIisatrademark ofMotorola.\nAllother trademarks aretheproperty oftheir respective owners.\n12.5 Electrostatic Discharge Caution\nThese devices have limited built-in ESD protection. The leads should beshorted together orthedevice placed inconductive foam\nduring storage orhandling toprevent electrostatic damage totheMOS gates.\n12.6 Glossary\nSLYZ022 —TIGlossary .\nThis glossary listsandexplains terms, acronyms, anddefinitions.\n13Mechanical, Packaging, andOrderable Information\nThe following pages include mechanical, packaging, and orderable information. This information isthemost\ncurrent data available forthedesignated devices. This data issubject tochange without notice and revision of\nthisdocument. Forbrowser-based versions ofthisdata sheet, refer totheleft-hand navigation.\nCopyright ©2008 –2015, Texas Instruments Incorporated Submit Documentation Feedback 49\nProduct Folder Links: PGA112 PGA113 PGA116 PGA117\nPACKAGE OPTION ADDENDUM\nwww.ti.com 14-Oct-2022\nPACKAGING INFORMATION\nOrderable Device Status\n(1)Package Type Package\nDrawingPinsPackage\nQtyEco Plan\n(2)Lead finish/\nBall material\n(6)MSL Peak Temp\n(3)Op Temp (°C) Device Marking\n(4/5)Samples\nPGA112AIDGSR ACTIVE VSSOP DGS 102500RoHS & Green NIPDAU | NIPDAUAG Level-2-260C-1 YEAR -40 to 125 P112Samples\nPGA112AIDGST ACTIVE VSSOP DGS 10250RoHS & Green NIPDAU | NIPDAUAG Level-2-260C-1 YEAR -40 to 125 P112Samples\nPGA112AIDGSTG4 ACTIVE VSSOP DGS 10250RoHS & Green NIPDAU Level-2-260C-1 YEAR -40 to 125 P112Samples\nPGA113AIDGSR ACTIVE VSSOP DGS 102500RoHS & Green NIPDAU Level-2-260C-1 YEAR -40 to 125 P113Samples\nPGA113AIDGST ACTIVE VSSOP DGS 10250RoHS & Green NIPDAU Level-2-260C-1 YEAR -40 to 125 P113Samples\nPGA113AIDGSTG4 ACTIVE VSSOP DGS 10250RoHS & Green NIPDAU Level-2-260C-1 YEAR -40 to 125 P113Samples\nPGA116AIPW ACTIVE TSSOP PW2070RoHS & Green NIPDAU Level-2-260C-1 YEAR -40 to 125 PGA116Samples\nPGA116AIPWR ACTIVE TSSOP PW202000RoHS & Green NIPDAU Level-2-260C-1 YEAR -40 to 125 PGA116Samples\nPGA117AIPW ACTIVE TSSOP PW2070RoHS & Green NIPDAU Level-2-260C-1 YEAR -40 to 125 PGA117Samples\nPGA117AIPWR ACTIVE TSSOP PW202000RoHS & Green NIPDAU Level-2-260C-1 YEAR -40 to 125 PGA117Samples\n \n(1) The marketing status values are defined as follows:\nACTIVE: Product device recommended for new designs.\nLIFEBUY:  TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.\nNRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.\nPREVIEW:  Device has been announced but is not in production. Samples may or may not be available.\nOBSOLETE:  TI has discontinued the production of the device.\n \n(2) RoHS:  TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances,  including the requirement that RoHS substance\ndo not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may\nreference these types of products as "Pb-Free".\nRoHS Exempt:  TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.\nGreen: TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold.  Antimony trioxide based\nflame retardants must also meet the <=1000ppm threshold requirement.\n \n(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.\n \n(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.\nAddendum-Page 1\nPACKAGE OPTION ADDENDUM\nwww.ti.com 14-Oct-2022\n \n(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation\nof the previous line and the two combined represent the entire Device Marking for that device.\n \n(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two\nlines if the finish value exceeds the maximum column width.\n \nImportant Information and Disclaimer: The information provided on this page represents TI\'s knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information\nprovided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and\ncontinues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals.\nTI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.\n \nIn no event shall TI\'s liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.\n \nAddendum-Page 2\nPACKAGE MATERIALS INFORMATION\n  \nwww.ti.com 20-Dec-2023\nTAPE AND REEL INFORMATION\nReel Width (W1)REEL DIMENSIONS\nA0\nB0\nK0\nWDimension designed to accommodate the component length\nDimension designed to accommodate the component thickness\nOverall width of the carrier tape\nPitch between successive cavity centersDimension designed to accommodate the component widthTAPE DIMENSIONS\nK0 P1\nB0W\nA0 Cavity\nQUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE\nPocket QuadrantsSprocket Holes\nQ1 Q1 Q2 Q2\nQ3 Q3 Q4 Q4 User Direction of FeedP1Reel\nDiameter\n \n*All dimensions are nominal\nDevice Package\nTypePackage\nDrawingPinsSPQ Reel\nDiameter\n(mm)Reel\nWidth\nW1 (mm)A0\n(mm)B0\n(mm)K0\n(mm)P1\n(mm)W\n(mm)Pin1\nQuadrant\nPGA112AIDGSR VSSOP DGS 102500 330.0 12.4 5.33.31.38.012.0 Q1\nPGA112AIDGST VSSOP DGS 10250 330.0 12.4 5.33.41.48.012.0 Q1\nPGA112AIDGST VSSOP DGS 10250 180.0 12.4 5.33.31.38.012.0 Q1\nPGA113AIDGSR VSSOP DGS 102500 330.0 12.4 5.33.31.38.012.0 Q1\nPGA113AIDGST VSSOP DGS 10250 180.0 12.4 5.33.31.38.012.0 Q1\nPGA116AIPWR TSSOP PW202000 330.0 16.46.957.11.68.016.0 Q1\nPGA117AIPWR TSSOP PW202000 330.0 16.46.957.11.68.016.0 Q1\nPack Materials-Page 1\nPACKAGE MATERIALS INFORMATION\n  \nwww.ti.com 20-Dec-2023\nTAPE AND REEL BOX DIMENSIONS\nWidth (mm)\nWLH\n \n*All dimensions are nominal\nDevice Package Type Package Drawing Pins SPQ Length (mm) Width (mm) Height (mm)\nPGA112AIDGSR VSSOP DGS 102500 367.0 367.0 38.0\nPGA112AIDGST VSSOP DGS 10250 366.0 364.0 50.0\nPGA112AIDGST VSSOP DGS 10250 213.0 191.0 35.0\nPGA113AIDGSR VSSOP DGS 102500 367.0 367.0 38.0\nPGA113AIDGST VSSOP DGS 10250 213.0 191.0 35.0\nPGA116AIPWR TSSOP PW 202000 356.0 356.0 35.0\nPGA117AIPWR TSSOP PW 202000 356.0 356.0 35.0\nPack Materials-Page 2\nPACKAGE MATERIALS INFORMATION\n  \nwww.ti.com 20-Dec-2023\nTUBE\n \n \nL - Tube lengthT - Tube  \nheight\nW - Tube  \nwidth\nB - Alignment groove width\n \n \n*All dimensions are nominal\nDevice Package Name Package Type Pins SPQ L (mm) W (mm) T (µm) B (mm)\nPGA116AIPW PW TSSOP 20 70 530 10.2 3600 3.5\nPGA117AIPW PW TSSOP 20 70 530 10.2 3600 3.5\nPack Materials-Page 3\nwww.ti.comPACKAGE OUTLINE\nC\n TYP5.05\n4.75\n1.1 MAX8X 0.5\n10X 0.270.172X\n2\n0.150.05 TYP0.230.13\n0- 80.25\nGAGE PLANE\n0.70.4A\nNOTE 33.12.9\nB\nNOTE 43.12.9\n4221984/A   05/2015VSSOP - 1.1 mm max height DGS0010A\nSMALL OUTLINE PACKAGE\nNOTES:  1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing    per ASME Y14.5M. 2. This drawing is subject to change without notice. 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not    exceed 0.15 mm per side. 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.5. Reference JEDEC registration MO-187, variation BA.\n 110\n0.1 CA B65PIN 1 ID\nAREASEATING PLANE\n0.1C\n SEE DETAIL A\nDETAIL A\nTYPICALSCALE  3.200\nwww.ti.comEXAMPLE BOARD LAYOUT\n(4.4)\n0.05 MAX\nALL AROUND0.05 MINALL AROUND10X (1.45)\n10X (0.3)\n8X (0.5)(R )\nTYP0.05\n4221984/A   05/2015VSSOP - 1.1 mm max height DGS0010A\nSMALL OUTLINE PACKAGE\nSYMM\nSYMM\nLAND PATTERN EXAMPLE\nSCALE:10X1\n5 610\nNOTES: (continued) 6. Publication IPC-7351 may have alternate designs. 7. Solder mask tolerances between and around signal pads can vary based on board fabrication site. METALSOLDER MASKOPENING\nNON SOLDER MASK\nDEFINED\nSOLDER MASK DETAILS\nNOT TO SCALESOLDER MASKOPENING METAL UNDERSOLDER MASK\nSOLDER MASK\nDEFINED\nwww.ti.comEXAMPLE STENCIL DESIGN\n(4.4)8X (0.5)10X (0.3)10X (1.45)\n(R ) TYP0.05\n4221984/A   05/2015VSSOP - 1.1 mm max height DGS0010A\nSMALL OUTLINE PACKAGE\nNOTES: (continued)\n 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate    design recommendations.   9. Board assembly site may have different recommendations for stencil design. SYMM\nSYMM1\n5 610\nSOLDER PASTE EXAMPLE\nBASED ON 0.125 mm THICK STENCIL\nSCALE:10X\nwww.ti.comPACKAGE OUTLINE\nC\n18X 0.65\n2X\n5.85\n20X 0.30\n0.19 TYP6.66.2\n1.2 MAX\n0.150.050.25\nGAGE PLANE\n-80B\nNOTE 44.54.3A\nNOTE 36.66.4\n0.750.50(0.15) TYPTSSOP - 1.2 mm max height PW0020A\nSMALL OUTLINE PACKAGE\n4220206/A   02/20171\n10\n1120\n0.1 C A BPIN 1 INDEX AREA\nSEE DETAIL  A0.1 C\nNOTES:  1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing    per ASME Y14.5M. 2. This drawing is subject to change without notice. 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not    exceed 0.15 mm per side. 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.5. Reference JEDEC registration MO-153. SEATINGPLANE\nA  20DETAIL A\nTYPICALSCALE  2.500\nwww.ti.comEXAMPLE BOARD LAYOUT\n0.05 MAX\nALL AROUND0.05 MINALL AROUND20X (1.5)\n20X (0.45)\n18X (0.65)\n(5.8)(R0.05) TYPTSSOP - 1.2 mm max height PW0020A\nSMALL OUTLINE PACKAGE\n4220206/A   02/2017\nNOTES: (continued) 6. Publication IPC-7351 may have alternate designs. 7. Solder mask tolerances between and around signal pads can vary based on board fabrication site. LAND PATTERN EXAMPLE\nEXPOSED METAL SHOWN\nSCALE: 10XSYMMSYMM\n1\n10 1120\n15.000METALSOLDER MASK\nOPENINGMETAL UNDER\nSOLDER MASKSOLDER MASKOPENING\nEXPOSED METAL EXPOSED METAL\nSOLDER MASK DETAILSNON-SOLDER MASK\nDEFINED\n(PREFERRED)SOLDER MASK\nDEFINED\nwww.ti.comEXAMPLE STENCIL DESIGN\n20X (1.5)\n20X (0.45)\n18X (0.65)\n(5.8)(R0.05) TYPTSSOP - 1.2 mm max height PW0020A\nSMALL OUTLINE PACKAGE\n4220206/A   02/2017\nNOTES: (continued)\n 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate    design recommendations.   9. Board assembly site may have different recommendations for stencil design. SOLDER PASTE EXAMPLE\nBASED ON 0.125 mm THICK STENCIL\nSCALE: 10XSYMM\nSYMM1\n10 1120\n\nIMPORTANT NOTICE AND DISCLAIMER\nTI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE \nDESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES “AS IS” \nAND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY \nIMPLIED WARRANTIES OF MERCHANTABILIT Y, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD \nPARTY INTELLECTUAL PROPERTY RIGHTS.\nThese resources are intended for skilled developers designing with TI products. Y ou are solely responsible for (1) selecting the appropriate \nTI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable \nstandards, and any other safety, security, regulatory or other requirements.\nThese resources are subject to change without notice. TI grants you permission to use these resources only for development of an \napplication that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license \nis granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for , and you \nwill fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these \nresources.\nTI’s products are provided subject to TI’s Terms of Sale or other applicable terms available either on ti.com  or provided in conjunction with \nsuch TI products. TI’s provision of these resources does not expand or otherwise alter TI’s applicable warranties or warranty disclaimers for \nTI products.\nTI objects to and rejects any additional or different terms you may have proposed. IMPORTANT NOTICE\nMailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265\nCopyright © 202 3, Texas Instruments Incorporated\n'}]
!==============================================================================!
### Component Summary: PGA112AIDGSR

#### Key Specifications:
- **Voltage Ratings:**
  - Analog Supply Voltage (AVDD): 2.2V to 5.5V
  - Digital Supply Voltage (DVDD): 2.2V to 5.5V
- **Current Ratings:**
  - Quiescent Current (IQ): 1.1 mA (typical), IQ ≤ 4 μA (shutdown mode)
- **Power Consumption:**
  - Power-on Reset (POR) trip voltage: 1.6V
- **Operating Temperature Range:**
  - -40°C to 125°C
- **Package Type:**
  - VSSOP (10-pin)
- **Special Features:**
  - Rail-to-Rail Input and Output
  - Low Noise: 12 nV/√Hz
  - Offset Voltage: 25 μV (typical), 100 μV (maximum)
  - Zero Drift: 0.35 μV/°C (typical), 1.2 μV/°C (maximum)
  - SPI Interface with Daisy-Chain Capability
  - Internal Calibration Channels
- **Moisture Sensitive Level (MSL):**
  - Level 2, according to JEDEC J-STD-020E

#### Description:
The **PGA112** is a programmable gain amplifier (PGA) designed for precision signal conditioning applications. It features a low-noise, low-offset architecture that allows for accurate amplification of small signals. The device supports binary gain settings of 1, 2, 4, 8, 16, 32, 64, and 128, making it versatile for various applications. The PGA112 is optimized for driving capacitive loads and interfacing with analog-to-digital converters (ADCs).

#### Typical Applications:
- **Remote e-Meter Reading:** The PGA112 can amplify signals from sensors in energy meters, ensuring accurate readings.
- **Automatic Gain Control:** It can be used in systems that require dynamic adjustment of gain based on input signal levels.
- **Portable Data Acquisition:** The low power consumption and high accuracy make it suitable for battery-operated devices.
- **PC-Based Signal Acquisition Systems:** The SPI interface allows easy integration with microcontrollers and digital systems.
- **Test and Measurement Equipment:** Its precision and low noise characteristics are ideal for high-fidelity measurements.
- **Programmable Logic Controllers (PLCs):** The PGA112 can be used in industrial automation for signal conditioning.

This summary provides a comprehensive overview of the PGA112AIDGSR, highlighting its key specifications, functionality, and applications in various electronic systems.