<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
  <head>
    <meta http-equiv="Content-Type" content="text/html; charset=UTF-8" />
    <title>PMCCNTR</title>
    <link href="insn.css" rel="stylesheet" type="text/css" />
  </head>
  <body><table align="center"><tr><td><div class="topbar"><a href="AArch32-regindex.html">AArch32 Registers</a></div></td><td><div class="topbar"><a href="AArch64-regindex.html">AArch64 Registers</a></div></td><td><div class="topbar"><a href="AArch32-sysindex.html">AArch32 Instructions</a></div></td><td><div class="topbar"><a href="AArch64-sysindex.html">AArch64 Instructions</a></div></td><td><div class="topbar"><a href="enc_index.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="ext_alpha_index.html">External Registers</a></div></td><td><div class="topbar"><a href="ext_enc_index.html">External Registers by Offset</a></div></td><td><div class="topbar"><a href="func_index.html">Registers by Functional Group</a></div></td></tr></table><hr /><h1 class="register-section">PMCCNTR, Performance Monitors Cycle Count Register</h1><p>The PMCCNTR characteristics are:</p><h2>Purpose</h2>
          <p>Holds the value of the processor Cycle Counter, CCNT, that counts processor clock cycles. See <span class="xref">'Time as measured by the Performance Monitors cycle counter' in the ARMv8 ARM, section D5</span> for more information.</p>
        
          <p><a href="AArch32-pmccfiltr.html">PMCCFILTR</a> determines the modes and states in which the PMCCNTR can increment.</p>
        <p>This 
        register
       is part of the Performance Monitors registers functional group.</p><h2>Usage constraints</h2><p>If EL3 is implemented and is using AArch32, this register is accessible as follows:</p><table class="register_access"><tr><th>EL0 (NS)</th><th>EL0 (S)</th><th>EL1 (NS)</th><th>EL2 (NS)</th><th>EL3 (SCR.NS=1)</th><th>EL3 (SCR.NS=0)</th></tr><tr><td>Config-RW</td><td>Config-RW</td><td>RW</td><td>RW</td><td>RW</td><td>RW</td></tr></table><p>If EL3 is not implemented or EL3 is implemented and is using AArch64, this register is accessible as follows:</p><table class="register_access"><tr><th>EL0</th><th>EL1</th><th>EL2 (NS)</th></tr><tr><td>Config-RW</td><td>RW</td><td>RW</td></tr></table>
          <p>The PMCR.{LC, D} bits configure whether PMCCNTR increments every clock cycle, or once every 64 clock cycles.</p>
        <h2>Traps and Enables</h2><p>For a description of the prioritization of any generated exceptions, see section G1.11.2 (Exception priority order) in the <i>ARM<sup>Â®</sup> Architecture Reference Manual, ARMv8, for ARMv8-A architecture profile</i> for exceptions taken to AArch32 state, and section D1.13.2 (Synchronous exception prioritization) for exceptions taken to AArch64 state. Subject to the prioritization rules:</p>
          <p>If <a href="AArch32-hdcr.html">HDCR</a>.TPM==1, Non-secure accesses to this register from EL0 and EL1 are trapped to Hyp mode.</p>
        
          <p>If <a href="AArch64-mdcr_el2.html">MDCR_EL2</a>.TPM==1, Non-secure accesses to this register from EL0 and EL1 are trapped to EL2.</p>
        
          <p>If <a href="AArch64-mdcr_el3.html">MDCR_EL3</a>.TPM==1, accesses to this register from EL0, EL1, and EL2 are trapped to EL3.</p>
        
          <p>If <a href="AArch32-hstr.html">HSTR</a>.T9==1, Non-secure accesses to this register from EL0 and EL1 are trapped to Hyp mode.</p>
        
          <p>If <a href="AArch64-hstr_el2.html">HSTR_EL2</a>.T9==1, Non-secure accesses to this register from EL0 and EL1 are trapped to EL2.</p>
        
          <p>If <a href="AArch32-pmuserenr.html">PMUSERENR</a>.CR==0, and <a href="AArch32-pmuserenr.html">PMUSERENR</a>.EN==0, read accesses to this register from EL0 are trapped to Undefined mode.</p>
        
          <p>If <a href="AArch64-pmuserenr_el0.html">PMUSERENR_EL0</a>.CR==0, and <a href="AArch64-pmuserenr_el0.html">PMUSERENR_EL0</a>.EN==0, read accesses to this register from EL0 are trapped to EL1.</p>
        
          <p>If <a href="AArch32-pmuserenr.html">PMUSERENR</a>.EN==0, write accesses to this register from EL0 are trapped to Undefined mode.</p>
        
          <p>If <a href="AArch64-pmuserenr_el0.html">PMUSERENR_EL0</a>.EN==0, write accesses to this register from EL0 are trapped to EL1.</p>
        <h2>Configuration</h2>
        <p>There is one instance of this register that is used in both Secure and Non-secure states.</p>
      <p>AArch32 System register PMCCNTR
                is architecturally mapped to
              AArch64 System register <a href="AArch64-pmccntr_el0.html">PMCCNTR_EL0</a> when accessing as a 64-bit register.
          </p><p>AArch32 System register PMCCNTR
                is architecturally mapped to
              External register <a href="ext-pmccntr_el0.html">PMCCNTR_EL0</a>.
          </p>
          <p>All counters are subject to any changes in clock frequency, including clock stopping caused by the WFI and WFE instructions. This means that it is <span class="arm-defined-word">CONSTRAINED UNPREDICTABLE</span> whether or not PMCCNTR continues to increment when clocks are stopped by WFI and WFE instructions.</p>
        <p>This register is in the Warm reset domain.
                  On a Warm or Cold reset
                RW fields in this register reset to architecturally <span class="arm-defined-word">UNKNOWN</span> values.
              </p><h2>Attributes</h2>
          <p>PMCCNTR is a 64-bit register that can also be accessed as a 32-bit value. If it is accessed as a 32-bit register, accesses read and write bits [31:0] and do not modify bits [63:32].</p>
        <h2>Field descriptions</h2><p>The PMCCNTR bit assignments are:</p><h3>When accessing as a 32-bit register:</h3><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr" colspan="32"><a href="#accessingasa32-bitregister_CCNT">CCNT</a></td></tr></tbody></table><h4 id="accessingasa32-bitregister_CCNT">CCNT, bits [31:0]
                  </h4>
              <p>Cycle count. Depending on the values of <a href="AArch32-pmcr.html">PMCR</a>.{LC,D}, this field increments in one of the following ways:</p>
            
              <ul>
                <li>
                  Every processor clock cycle.
                </li>
                <li>
                  Every 64th processor clock cycle.
                </li>
              </ul>
            
              <p>Writing 1 to <a href="AArch32-pmcr.html">PMCR</a>.C sets this field to 0.</p>
            <h3>When accessing as a 64-bit register:</h3><table class="regdiagram"><thead><tr><td>63</td><td>62</td><td>61</td><td>60</td><td>59</td><td>58</td><td>57</td><td>56</td><td>55</td><td>54</td><td>53</td><td>52</td><td>51</td><td>50</td><td>49</td><td>48</td><td>47</td><td>46</td><td>45</td><td>44</td><td>43</td><td>42</td><td>41</td><td>40</td><td>39</td><td>38</td><td>37</td><td>36</td><td>35</td><td>34</td><td>33</td><td>32</td></tr></thead><tbody><tr class="firstrow"><td class="lr" colspan="32"><a href="#accessingasa64-bitregister_CCNT">CCNT</a></td></tr><tr class="firstrow"><td class="lr" colspan="32"><a href="#accessingasa64-bitregister_CCNT">CCNT</a></td></tr></tbody><tfoot><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></tfoot></table><h4 id="accessingasa64-bitregister_CCNT">CCNT, bits [63:0]
                  </h4>
              <p>Cycle count. Depending on the values of <a href="AArch32-pmcr.html">PMCR</a>.{LC,D}, this field increments in one of the following ways:</p>
            
              <ul>
                <li>
                  Every processor clock cycle.
                </li>
                <li>
                  Every 64th processor clock cycle.
                </li>
              </ul>
            
              <p>Writing 1 to <a href="AArch32-pmcr.html">PMCR</a>.C sets this field to 0.</p>
            <h2>Accessing the PMCCNTR</h2><p>To access the PMCCNTR when accessing as a 32-bit register:</p><p class="asm-code">MRC p15,0,&lt;Rt&gt;,c9,c13,0 ; Read PMCCNTR[31:0] into Rt</p><p class="asm-code">MCR p15,0,&lt;Rt&gt;,c9,c13,0 ; Write Rt to PMCCNTR[31:0]. PMCCNTR[63:32] are unchanged</p><p>Register access is encoded as follows:</p><table class="info"><tr><th>coproc</th><th>opc1</th><th>CRn</th><th>CRm</th><th>opc2</th></tr><tr><td>1111</td><td>000</td><td>1001</td><td>1101</td><td>000</td></tr></table><p>To access the PMCCNTR when accessing as a 64-bit register:</p><p class="asm-code">MRRC p15,0,&lt;Rt&gt;,&lt;Rt2&gt;,c9 ; Read PMCCNTR[31:0] into Rt and PMCCNTR[63:32] into Rt2</p><p class="asm-code">MCRR p15,0,&lt;Rt&gt;,&lt;Rt2&gt;,c9 ; Write Rt to PMCCNTR[31:0] and Rt2 to PMCCNTR[63:32]</p><p>Register access is encoded as follows:</p><table class="info"><tr><th>coproc</th><th>opc1</th><th>CRm</th></tr><tr><td>1111</td><td>0000</td><td>1001</td></tr></table><br /><br /><hr /><table align="center"><tr><td><div class="topbar"><a href="AArch32-regindex.html">AArch32 Registers</a></div></td><td><div class="topbar"><a href="AArch64-regindex.html">AArch64 Registers</a></div></td><td><div class="topbar"><a href="AArch32-sysindex.html">AArch32 Instructions</a></div></td><td><div class="topbar"><a href="AArch64-sysindex.html">AArch64 Instructions</a></div></td><td><div class="topbar"><a href="enc_index.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="ext_alpha_index.html">External Registers</a></div></td><td><div class="topbar"><a href="ext_enc_index.html">External Registers by Offset</a></div></td><td><div class="topbar"><a href="func_index.html">Registers by Functional Group</a></div></td></tr></table><p class="versions">24/03/2017 15:40</p><p class="copyconf">Copyright Â© 2010-2017 ARM Limited or its affiliates. All rights reserved. This document is Confidential.</p></body>
</html>
