$date
	Wed Aug 28 15:46:27 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module first_counter_tb $end
$var reg 1 ! clock $end
$upscope $end
$scope module first_counter_tb $end
$var reg 1 " reset $end
$upscope $end
$scope module first_counter_tb $end
$var reg 1 # enable $end
$upscope $end
$scope module first_counter_tb $end
$var wire 4 $ counter_out [3:0] $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx $
0#
0"
1!
$end
#5
0!
1"
#10
1!
#11
b0 $
#15
0!
0"
#20
1!
#25
0!
1#
#30
1!
#31
b1 $
#35
0!
#40
1!
#41
b10 $
#45
0!
#50
1!
#51
b11 $
#55
0!
#60
1!
#61
b100 $
#65
0!
#70
1!
#71
b101 $
#75
0!
#80
1!
#81
b110 $
#85
0!
#90
1!
#91
b111 $
#95
0!
#100
1!
#101
b1000 $
#105
0!
#110
1!
#111
b1001 $
#115
0!
#120
1!
#121
b1010 $
#125
0!
0#
#130
1!
