

================================================================
== Vivado HLS Report for 'Loop_l_f1d_col_proc2'
================================================================
* Date:           Fri May  1 00:15:30 2020

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        proj
* Solution:       solution1
* Product family: zynquplus
* Target device:  xczu7ev-ffvc1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   2.50|     2.188|        0.31|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +------+------+------+------+---------+
    |   Latency   |   Interval  | Pipeline|
    |  min |  max |  min |  max |   Type  |
    +------+------+------+------+---------+
    |  8897|  8897|  8897|  8897|   none  |
    +------+------+------+------+---------+

    + Detail: 
        * Instance: 
        +--------------------+---------+-----+-----+-----+-----+----------+
        |                    |         |  Latency  |  Interval | Pipeline |
        |      Instance      |  Module | min | max | min | max |   Type   |
        +--------------------+---------+-----+-----+-----+-----+----------+
        |grp_fft1d_0_fu_131  |fft1d_0  |  179|  179|  180|  180| dataflow |
        +--------------------+---------+-----+-----+-----+-----+----------+

        * Loop: 
        +----------------+------+------+----------+-----------+-----------+------+----------+
        |                |   Latency   | Iteration|  Initiation Interval  | Trip |          |
        |    Loop Name   |  min |  max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------------+------+------+----------+-----------+-----------+------+----------+
        |- l_f1d_col     |  8896|  8896|       278|          -|          -|    32|    no    |
        | + l_f1d_col.1  |    96|    96|         3|          -|          -|    32|    no    |
        +----------------+------+------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  | URAM|
+-----------------+---------+-------+--------+--------+-----+
|DSP              |        -|      -|       -|       -|    -|
|Expression       |        -|      -|       0|      75|    -|
|FIFO             |        4|      -|      81|      74|    -|
|Instance         |       10|      0|    7262|    5782|    -|
|Memory           |        -|      -|       -|       -|    -|
|Multiplexer      |        -|      -|       -|      92|    -|
|Register         |        -|      -|     104|       -|    -|
+-----------------+---------+-------+--------+--------+-----+
|Total            |       14|      0|    7447|    6023|    0|
+-----------------+---------+-------+--------+--------+-----+
|Available        |      624|   1728|  460800|  230400|   96|
+-----------------+---------+-------+--------+--------+-----+
|Utilization (%)  |        2|      0|       1|       2|    0|
+-----------------+---------+-------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +--------------------+---------+---------+-------+------+------+-----+
    |      Instance      |  Module | BRAM_18K| DSP48E|  FF  |  LUT | URAM|
    +--------------------+---------+---------+-------+------+------+-----+
    |grp_fft1d_0_fu_131  |fft1d_0  |       10|      0|  7262|  5782|    0|
    +--------------------+---------+---------+-------+------+------+-----+
    |Total               |         |       10|      0|  7262|  5782|    0|
    +--------------------+---------+---------+-------+------+------+-----+

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    +--------------------------+---------+----+----+-----+------+-----+---------+
    |           Name           | BRAM_18K| FF | LUT| URAM| Depth| Bits| Size:D*B|
    +--------------------------+---------+----+----+-----+------+-----+---------+
    |xn_mid_col_fifo_V_fifo_U  |        4|  81|   0|    -|    32|   64|     2048|
    +--------------------------+---------+----+----+-----+------+-----+---------+
    |Total                     |        4|  81|   0|    0|    32|   64|     2048|
    +--------------------------+---------+----+----+-----+------+-----+---------+

    * Expression: 
    +-------------------------------------+----------+-------+---+----+------------+------------+
    |            Variable Name            | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------------------+----------+-------+---+----+------------+------------+
    |i_fu_144_p2                          |     +    |      0|  0|  15|           6|           1|
    |index_fu_178_p2                      |     +    |      0|  0|  17|          10|          10|
    |j_fu_168_p2                          |     +    |      0|  0|  15|           6|           1|
    |icmp_ln155_fu_138_p2                 |   icmp   |      0|  0|  11|           6|           7|
    |icmp_ln157_fu_162_p2                 |   icmp   |      0|  0|  11|           6|           7|
    |ap_block_state1                      |    or    |      0|  0|   2|           1|           1|
    |ap_sync_grp_fft1d_0_fu_131_ap_done   |    or    |      0|  0|   2|           1|           1|
    |ap_sync_grp_fft1d_0_fu_131_ap_ready  |    or    |      0|  0|   2|           1|           1|
    +-------------------------------------+----------+-------+---+----+------------+------------+
    |Total                                |          |      0|  0|  75|          37|          29|
    +-------------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                |  38|          7|    1|          7|
    |ap_done                  |   9|          2|    1|          2|
    |i4_0_reg_109             |   9|          2|    6|         12|
    |j5_0_reg_120             |   9|          2|    6|         12|
    |real_start               |   9|          2|    1|          2|
    |xk_mid_col_fifo_V_write  |   9|          2|    1|          2|
    |xn_mid_col_fifo_V_read   |   9|          2|    1|          2|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  92|         19|   17|         39|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------------+----+----+-----+-----------+
    |                   Name                  | FF | LUT| Bits| Const Bits|
    +-----------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                |   6|   0|    6|          0|
    |ap_done_reg                              |   1|   0|    1|          0|
    |ap_sync_reg_grp_fft1d_0_fu_131_ap_done   |   1|   0|    1|          0|
    |ap_sync_reg_grp_fft1d_0_fu_131_ap_ready  |   1|   0|    1|          0|
    |grp_fft1d_0_fu_131_ap_start_reg          |   1|   0|    1|          0|
    |i4_0_reg_109                             |   6|   0|    6|          0|
    |i_reg_197                                |   6|   0|    6|          0|
    |j5_0_reg_120                             |   6|   0|    6|          0|
    |j_reg_210                                |   6|   0|    6|          0|
    |shl_ln_reg_202                           |   5|   0|   10|          5|
    |start_once_reg                           |   1|   0|    1|          0|
    |tmp_4_reg_220                            |  64|   0|   64|          0|
    +-----------------------------------------+----+----+-----+-----------+
    |Total                                    | 104|   0|  109|          5|
    +-----------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------------+-----+-----+------------+----------------------+--------------+
|         RTL Ports        | Dir | Bits|  Protocol  |     Source Object    |    C Type    |
+--------------------------+-----+-----+------------+----------------------+--------------+
|ap_clk                    |  in |    1| ap_ctrl_hs | Loop_l_f1d_col_proc2 | return value |
|ap_rst                    |  in |    1| ap_ctrl_hs | Loop_l_f1d_col_proc2 | return value |
|ap_start                  |  in |    1| ap_ctrl_hs | Loop_l_f1d_col_proc2 | return value |
|start_full_n              |  in |    1| ap_ctrl_hs | Loop_l_f1d_col_proc2 | return value |
|ap_done                   | out |    1| ap_ctrl_hs | Loop_l_f1d_col_proc2 | return value |
|ap_continue               |  in |    1| ap_ctrl_hs | Loop_l_f1d_col_proc2 | return value |
|ap_idle                   | out |    1| ap_ctrl_hs | Loop_l_f1d_col_proc2 | return value |
|ap_ready                  | out |    1| ap_ctrl_hs | Loop_l_f1d_col_proc2 | return value |
|start_out                 | out |    1| ap_ctrl_hs | Loop_l_f1d_col_proc2 | return value |
|start_write               | out |    1| ap_ctrl_hs | Loop_l_f1d_col_proc2 | return value |
|xk_mid_col_fifo_V_din     | out |   64|   ap_fifo  |   xk_mid_col_fifo_V  |    pointer   |
|xk_mid_col_fifo_V_full_n  |  in |    1|   ap_fifo  |   xk_mid_col_fifo_V  |    pointer   |
|xk_mid_col_fifo_V_write   | out |    1|   ap_fifo  |   xk_mid_col_fifo_V  |    pointer   |
|arr0_address0             | out |   10|  ap_memory |         arr0         |     array    |
|arr0_ce0                  | out |    1|  ap_memory |         arr0         |     array    |
|arr0_q0                   |  in |   64|  ap_memory |         arr0         |     array    |
+--------------------------+-----+-----+------------+----------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 6
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 6 
4 --> 5 
5 --> 3 
6 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.65>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([1024 x i64]* %arr0, [1 x i8]* @p_str1, [12 x i8]* @p_str4, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"   --->   Operation 7 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i64* %xk_mid_col_fifo_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str55, i32 0, i32 0, [1 x i8]* @p_str56, [1 x i8]* @p_str57, [1 x i8]* @p_str58, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str59, [1 x i8]* @p_str60)"   --->   Operation 8 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%xn_mid_col_fifo_V = alloca i64, align 8" [fft2d_top.cpp:93]   --->   Operation 9 'alloca' 'xn_mid_col_fifo_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 32> <FIFO>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecChannel([19 x i8]* @xn_mid_col_fifo_OC_V, i32 1, [1 x i8]* @p_str96, [1 x i8]* @p_str96, i32 32, i32 32, i64* %xn_mid_col_fifo_V, i64* %xn_mid_col_fifo_V)"   --->   Operation 10 'specchannel' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i64* %xn_mid_col_fifo_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str97, i32 0, i32 0, [1 x i8]* @p_str98, [1 x i8]* @p_str99, [1 x i8]* @p_str100, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str101, [1 x i8]* @p_str102)"   --->   Operation 11 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.65ns)   --->   "br label %.preheader35"   --->   Operation 12 'br' <Predicate = true> <Delay = 0.65>

State 2 <SV = 1> <Delay = 0.78>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "%i4_0 = phi i6 [ %i, %l_f1d_col_end ], [ 0, %newFuncRoot ]"   --->   Operation 13 'phi' 'i4_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 14 [1/1] (0.78ns)   --->   "%icmp_ln155 = icmp eq i6 %i4_0, -32" [fft2d_top.cpp:155]   --->   Operation 14 'icmp' 'icmp_ln155' <Predicate = true> <Delay = 0.78> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%empty_47 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 32, i64 32, i64 32)"   --->   Operation 15 'speclooptripcount' 'empty_47' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (0.78ns)   --->   "%i = add i6 %i4_0, 1" [fft2d_top.cpp:155]   --->   Operation 16 'add' 'i' <Predicate = true> <Delay = 0.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "br i1 %icmp_ln155, label %.preheader34.exitStub, label %l_f1d_col_begin" [fft2d_top.cpp:155]   --->   Operation 17 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([10 x i8]* @p_str9) nounwind" [fft2d_top.cpp:156]   --->   Operation 18 'specloopname' <Predicate = (!icmp_ln155)> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%tmp_s = call i32 (...)* @_ssdm_op_SpecRegionBegin([10 x i8]* @p_str9)" [fft2d_top.cpp:156]   --->   Operation 19 'specregionbegin' 'tmp_s' <Predicate = (!icmp_ln155)> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%trunc_ln159 = trunc i6 %i4_0 to i5" [fft2d_top.cpp:159]   --->   Operation 20 'trunc' 'trunc_ln159' <Predicate = (!icmp_ln155)> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%shl_ln = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %trunc_ln159, i5 0)" [fft2d_top.cpp:159]   --->   Operation 21 'bitconcatenate' 'shl_ln' <Predicate = (!icmp_ln155)> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.65ns)   --->   "br label %0" [fft2d_top.cpp:157]   --->   Operation 22 'br' <Predicate = (!icmp_ln155)> <Delay = 0.65>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "ret void"   --->   Operation 23 'ret' <Predicate = (icmp_ln155)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 2.02>
ST_3 : Operation 24 [1/1] (0.00ns)   --->   "%j5_0 = phi i6 [ 0, %l_f1d_col_begin ], [ %j, %1 ]"   --->   Operation 24 'phi' 'j5_0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 25 [1/1] (0.78ns)   --->   "%icmp_ln157 = icmp eq i6 %j5_0, -32" [fft2d_top.cpp:157]   --->   Operation 25 'icmp' 'icmp_ln157' <Predicate = true> <Delay = 0.78> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 26 [1/1] (0.00ns)   --->   "%empty_49 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 32, i64 32, i64 32)"   --->   Operation 26 'speclooptripcount' 'empty_49' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 27 [1/1] (0.78ns)   --->   "%j = add i6 %j5_0, 1" [fft2d_top.cpp:157]   --->   Operation 27 'add' 'j' <Predicate = true> <Delay = 0.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 28 [1/1] (0.00ns)   --->   "br i1 %icmp_ln157, label %l_f1d_col_end, label %1" [fft2d_top.cpp:157]   --->   Operation 28 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 29 [1/1] (0.00ns)   --->   "%zext_ln159 = zext i6 %j5_0 to i10" [fft2d_top.cpp:159]   --->   Operation 29 'zext' 'zext_ln159' <Predicate = (!icmp_ln157)> <Delay = 0.00>
ST_3 : Operation 30 [1/1] (0.78ns)   --->   "%index = add i10 %shl_ln, %zext_ln159" [fft2d_top.cpp:159]   --->   Operation 30 'add' 'index' <Predicate = (!icmp_ln157)> <Delay = 0.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 31 [1/1] (0.00ns)   --->   "%zext_ln160 = zext i10 %index to i64" [fft2d_top.cpp:160]   --->   Operation 31 'zext' 'zext_ln160' <Predicate = (!icmp_ln157)> <Delay = 0.00>
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "%arr0_addr = getelementptr [1024 x i64]* %arr0, i64 0, i64 %zext_ln160" [fft2d_top.cpp:160]   --->   Operation 32 'getelementptr' 'arr0_addr' <Predicate = (!icmp_ln157)> <Delay = 0.00>
ST_3 : Operation 33 [2/2] (1.23ns)   --->   "%tmp_4 = load i64* %arr0_addr, align 8" [fft2d_top.cpp:160]   --->   Operation 33 'load' 'tmp_4' <Predicate = (!icmp_ln157)> <Delay = 1.23> <Core = "RAM_2P_URAM">   --->   Core 43 'RAM_2P_URAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 1024> <RAM>
ST_3 : Operation 34 [2/2] (0.00ns)   --->   "call fastcc void @fft1d.0(i64* %xn_mid_col_fifo_V, i64* %xk_mid_col_fifo_V)" [fft2d_top.cpp:163]   --->   Operation 34 'call' <Predicate = (icmp_ln157)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 1.23>
ST_4 : Operation 35 [1/2] (1.23ns)   --->   "%tmp_4 = load i64* %arr0_addr, align 8" [fft2d_top.cpp:160]   --->   Operation 35 'load' 'tmp_4' <Predicate = true> <Delay = 1.23> <Core = "RAM_2P_URAM">   --->   Core 43 'RAM_2P_URAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 1024> <RAM>

State 5 <SV = 4> <Delay = 1.09>
ST_5 : Operation 36 [1/1] (1.09ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i64P(i64* %xn_mid_col_fifo_V, i64 %tmp_4)" [fft2d_top.cpp:160]   --->   Operation 36 'write' <Predicate = true> <Delay = 1.09> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 32> <FIFO>
ST_5 : Operation 37 [1/1] (0.00ns)   --->   "br label %0" [fft2d_top.cpp:157]   --->   Operation 37 'br' <Predicate = true> <Delay = 0.00>

State 6 <SV = 3> <Delay = 0.00>
ST_6 : Operation 38 [1/2] (0.00ns)   --->   "call fastcc void @fft1d.0(i64* %xn_mid_col_fifo_V, i64* %xk_mid_col_fifo_V)" [fft2d_top.cpp:163]   --->   Operation 38 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 39 [1/1] (0.00ns)   --->   "%empty_48 = call i32 (...)* @_ssdm_op_SpecRegionEnd([10 x i8]* @p_str9, i32 %tmp_s)" [fft2d_top.cpp:165]   --->   Operation 39 'specregionend' 'empty_48' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 40 [1/1] (0.00ns)   --->   "br label %.preheader35" [fft2d_top.cpp:155]   --->   Operation 40 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ xk_mid_col_fifo_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ arr0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=1; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specmemcore_ln0    (specmemcore      ) [ 0000000]
specinterface_ln0  (specinterface    ) [ 0000000]
xn_mid_col_fifo_V  (alloca           ) [ 0111111]
empty              (specchannel      ) [ 0000000]
specinterface_ln0  (specinterface    ) [ 0000000]
br_ln0             (br               ) [ 0111111]
i4_0               (phi              ) [ 0010000]
icmp_ln155         (icmp             ) [ 0011111]
empty_47           (speclooptripcount) [ 0000000]
i                  (add              ) [ 0111111]
br_ln155           (br               ) [ 0000000]
specloopname_ln156 (specloopname     ) [ 0000000]
tmp_s              (specregionbegin  ) [ 0001111]
trunc_ln159        (trunc            ) [ 0000000]
shl_ln             (bitconcatenate   ) [ 0001110]
br_ln157           (br               ) [ 0011111]
ret_ln0            (ret              ) [ 0000000]
j5_0               (phi              ) [ 0001000]
icmp_ln157         (icmp             ) [ 0011111]
empty_49           (speclooptripcount) [ 0000000]
j                  (add              ) [ 0011111]
br_ln157           (br               ) [ 0000000]
zext_ln159         (zext             ) [ 0000000]
index              (add              ) [ 0000000]
zext_ln160         (zext             ) [ 0000000]
arr0_addr          (getelementptr    ) [ 0000100]
tmp_4              (load             ) [ 0000010]
write_ln160        (write            ) [ 0000000]
br_ln157           (br               ) [ 0011111]
call_ln163         (call             ) [ 0000000]
empty_48           (specregionend    ) [ 0000000]
br_ln155           (br               ) [ 0111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="xk_mid_col_fifo_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="xk_mid_col_fifo_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="arr0">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="arr0"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str4"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str55"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str56"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str57"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str58"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str59"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str60"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecChannel"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="xn_mid_col_fifo_OC_V"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str96"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str97"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str98"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str99"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str100"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str101"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str102"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str9"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i10.i5.i5"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fft1d.0"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i64P"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="86" class="1004" name="xn_mid_col_fifo_V_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="1" slack="0"/>
<pin id="88" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="xn_mid_col_fifo_V/1 "/>
</bind>
</comp>

<comp id="90" class="1004" name="write_ln160_write_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="0" slack="0"/>
<pin id="92" dir="0" index="1" bw="64" slack="4"/>
<pin id="93" dir="0" index="2" bw="64" slack="1"/>
<pin id="94" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln160/5 "/>
</bind>
</comp>

<comp id="96" class="1004" name="arr0_addr_gep_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="64" slack="0"/>
<pin id="98" dir="0" index="1" bw="1" slack="0"/>
<pin id="99" dir="0" index="2" bw="10" slack="0"/>
<pin id="100" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="arr0_addr/3 "/>
</bind>
</comp>

<comp id="103" class="1004" name="grp_access_fu_103">
<pin_list>
<pin id="104" dir="0" index="0" bw="10" slack="0"/>
<pin id="105" dir="0" index="1" bw="64" slack="2147483647"/>
<pin id="106" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="107" dir="1" index="3" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="tmp_4/3 "/>
</bind>
</comp>

<comp id="109" class="1005" name="i4_0_reg_109">
<pin_list>
<pin id="110" dir="0" index="0" bw="6" slack="1"/>
<pin id="111" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="i4_0 (phireg) "/>
</bind>
</comp>

<comp id="113" class="1004" name="i4_0_phi_fu_113">
<pin_list>
<pin id="114" dir="0" index="0" bw="6" slack="0"/>
<pin id="115" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="116" dir="0" index="2" bw="1" slack="1"/>
<pin id="117" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="118" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i4_0/2 "/>
</bind>
</comp>

<comp id="120" class="1005" name="j5_0_reg_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="6" slack="1"/>
<pin id="122" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="j5_0 (phireg) "/>
</bind>
</comp>

<comp id="124" class="1004" name="j5_0_phi_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="1" slack="1"/>
<pin id="126" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="127" dir="0" index="2" bw="6" slack="0"/>
<pin id="128" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="129" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j5_0/3 "/>
</bind>
</comp>

<comp id="131" class="1004" name="grp_fft1d_0_fu_131">
<pin_list>
<pin id="132" dir="0" index="0" bw="0" slack="0"/>
<pin id="133" dir="0" index="1" bw="64" slack="2"/>
<pin id="134" dir="0" index="2" bw="64" slack="0"/>
<pin id="135" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln163/3 "/>
</bind>
</comp>

<comp id="138" class="1004" name="icmp_ln155_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="6" slack="0"/>
<pin id="140" dir="0" index="1" bw="6" slack="0"/>
<pin id="141" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln155/2 "/>
</bind>
</comp>

<comp id="144" class="1004" name="i_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="6" slack="0"/>
<pin id="146" dir="0" index="1" bw="1" slack="0"/>
<pin id="147" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="150" class="1004" name="trunc_ln159_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="6" slack="0"/>
<pin id="152" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln159/2 "/>
</bind>
</comp>

<comp id="154" class="1004" name="shl_ln_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="10" slack="0"/>
<pin id="156" dir="0" index="1" bw="5" slack="0"/>
<pin id="157" dir="0" index="2" bw="1" slack="0"/>
<pin id="158" dir="1" index="3" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/2 "/>
</bind>
</comp>

<comp id="162" class="1004" name="icmp_ln157_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="6" slack="0"/>
<pin id="164" dir="0" index="1" bw="6" slack="0"/>
<pin id="165" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln157/3 "/>
</bind>
</comp>

<comp id="168" class="1004" name="j_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="6" slack="0"/>
<pin id="170" dir="0" index="1" bw="1" slack="0"/>
<pin id="171" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j/3 "/>
</bind>
</comp>

<comp id="174" class="1004" name="zext_ln159_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="6" slack="0"/>
<pin id="176" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln159/3 "/>
</bind>
</comp>

<comp id="178" class="1004" name="index_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="10" slack="1"/>
<pin id="180" dir="0" index="1" bw="6" slack="0"/>
<pin id="181" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="index/3 "/>
</bind>
</comp>

<comp id="183" class="1004" name="zext_ln160_fu_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="10" slack="0"/>
<pin id="185" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln160/3 "/>
</bind>
</comp>

<comp id="188" class="1005" name="xn_mid_col_fifo_V_reg_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="64" slack="0"/>
<pin id="190" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opset="xn_mid_col_fifo_V "/>
</bind>
</comp>

<comp id="197" class="1005" name="i_reg_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="6" slack="0"/>
<pin id="199" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="202" class="1005" name="shl_ln_reg_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="10" slack="1"/>
<pin id="204" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="shl_ln "/>
</bind>
</comp>

<comp id="210" class="1005" name="j_reg_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="6" slack="0"/>
<pin id="212" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="j "/>
</bind>
</comp>

<comp id="215" class="1005" name="arr0_addr_reg_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="10" slack="1"/>
<pin id="217" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="arr0_addr "/>
</bind>
</comp>

<comp id="220" class="1005" name="tmp_4_reg_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="64" slack="1"/>
<pin id="222" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp_4 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="89"><net_src comp="34" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="95"><net_src comp="82" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="101"><net_src comp="2" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="102"><net_src comp="78" pin="0"/><net_sink comp="96" pin=1"/></net>

<net id="108"><net_src comp="96" pin="3"/><net_sink comp="103" pin=0"/></net>

<net id="112"><net_src comp="58" pin="0"/><net_sink comp="109" pin=0"/></net>

<net id="119"><net_src comp="109" pin="1"/><net_sink comp="113" pin=2"/></net>

<net id="123"><net_src comp="58" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="130"><net_src comp="120" pin="1"/><net_sink comp="124" pin=0"/></net>

<net id="136"><net_src comp="80" pin="0"/><net_sink comp="131" pin=0"/></net>

<net id="137"><net_src comp="0" pin="0"/><net_sink comp="131" pin=2"/></net>

<net id="142"><net_src comp="113" pin="4"/><net_sink comp="138" pin=0"/></net>

<net id="143"><net_src comp="60" pin="0"/><net_sink comp="138" pin=1"/></net>

<net id="148"><net_src comp="113" pin="4"/><net_sink comp="144" pin=0"/></net>

<net id="149"><net_src comp="66" pin="0"/><net_sink comp="144" pin=1"/></net>

<net id="153"><net_src comp="113" pin="4"/><net_sink comp="150" pin=0"/></net>

<net id="159"><net_src comp="74" pin="0"/><net_sink comp="154" pin=0"/></net>

<net id="160"><net_src comp="150" pin="1"/><net_sink comp="154" pin=1"/></net>

<net id="161"><net_src comp="76" pin="0"/><net_sink comp="154" pin=2"/></net>

<net id="166"><net_src comp="124" pin="4"/><net_sink comp="162" pin=0"/></net>

<net id="167"><net_src comp="60" pin="0"/><net_sink comp="162" pin=1"/></net>

<net id="172"><net_src comp="124" pin="4"/><net_sink comp="168" pin=0"/></net>

<net id="173"><net_src comp="66" pin="0"/><net_sink comp="168" pin=1"/></net>

<net id="177"><net_src comp="124" pin="4"/><net_sink comp="174" pin=0"/></net>

<net id="182"><net_src comp="174" pin="1"/><net_sink comp="178" pin=1"/></net>

<net id="186"><net_src comp="178" pin="2"/><net_sink comp="183" pin=0"/></net>

<net id="187"><net_src comp="183" pin="1"/><net_sink comp="96" pin=2"/></net>

<net id="191"><net_src comp="86" pin="1"/><net_sink comp="188" pin=0"/></net>

<net id="192"><net_src comp="188" pin="1"/><net_sink comp="131" pin=1"/></net>

<net id="193"><net_src comp="188" pin="1"/><net_sink comp="90" pin=1"/></net>

<net id="200"><net_src comp="144" pin="2"/><net_sink comp="197" pin=0"/></net>

<net id="201"><net_src comp="197" pin="1"/><net_sink comp="113" pin=0"/></net>

<net id="205"><net_src comp="154" pin="3"/><net_sink comp="202" pin=0"/></net>

<net id="206"><net_src comp="202" pin="1"/><net_sink comp="178" pin=0"/></net>

<net id="213"><net_src comp="168" pin="2"/><net_sink comp="210" pin=0"/></net>

<net id="214"><net_src comp="210" pin="1"/><net_sink comp="124" pin=2"/></net>

<net id="218"><net_src comp="96" pin="3"/><net_sink comp="215" pin=0"/></net>

<net id="219"><net_src comp="215" pin="1"/><net_sink comp="103" pin=0"/></net>

<net id="223"><net_src comp="103" pin="3"/><net_sink comp="220" pin=0"/></net>

<net id="224"><net_src comp="220" pin="1"/><net_sink comp="90" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: xk_mid_col_fifo_V | {3 6 }
 - Input state : 
	Port: Loop_l_f1d_col_proc2 : arr0 | {3 4 }
  - Chain level:
	State 1
		empty : 1
		specinterface_ln0 : 1
	State 2
		icmp_ln155 : 1
		i : 1
		br_ln155 : 2
		trunc_ln159 : 1
		shl_ln : 2
	State 3
		icmp_ln157 : 1
		j : 1
		br_ln157 : 2
		zext_ln159 : 1
		index : 2
		zext_ln160 : 3
		arr0_addr : 4
		tmp_4 : 5
	State 4
	State 5
	State 6


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------|---------|---------|---------|---------|
| Operation|     Functional Unit     |   BRAM  |  DSP48E |    FF   |   LUT   |
|----------|-------------------------|---------|---------|---------|---------|
|   call   |    grp_fft1d_0_fu_131   |    2    |    0    |   7230  |   5353  |
|----------|-------------------------|---------|---------|---------|---------|
|          |         i_fu_144        |    0    |    0    |    0    |    15   |
|    add   |         j_fu_168        |    0    |    0    |    0    |    15   |
|          |       index_fu_178      |    0    |    0    |    0    |    17   |
|----------|-------------------------|---------|---------|---------|---------|
|   icmp   |    icmp_ln155_fu_138    |    0    |    0    |    0    |    11   |
|          |    icmp_ln157_fu_162    |    0    |    0    |    0    |    11   |
|----------|-------------------------|---------|---------|---------|---------|
|   write  | write_ln160_write_fu_90 |    0    |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|---------|
|   trunc  |    trunc_ln159_fu_150   |    0    |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|---------|
|bitconcatenate|      shl_ln_fu_154      |    0    |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|---------|
|   zext   |    zext_ln159_fu_174    |    0    |    0    |    0    |    0    |
|          |    zext_ln160_fu_183    |    0    |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|---------|
|   Total  |                         |    2    |    0    |   7230  |   5422  |
|----------|-------------------------|---------|---------|---------|---------|

Memories:
N/A

* Register list:
+-------------------------+--------+
|                         |   FF   |
+-------------------------+--------+
|    arr0_addr_reg_215    |   10   |
|       i4_0_reg_109      |    6   |
|        i_reg_197        |    6   |
|       j5_0_reg_120      |    6   |
|        j_reg_210        |    6   |
|      shl_ln_reg_202     |   10   |
|      tmp_4_reg_220      |   64   |
|xn_mid_col_fifo_V_reg_188|   64   |
+-------------------------+--------+
|          Total          |   172  |
+-------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_103 |  p0  |   2  |  10  |   20   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   20   ||  0.656  ||    9    |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    2   |    0   |    -   |  7230  |  5422  |
|   Memory  |    -   |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    -   |    0   |    -   |    9   |
|  Register |    -   |    -   |    -   |   172  |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |    2   |    0   |    0   |  7402  |  5431  |
+-----------+--------+--------+--------+--------+--------+
