Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Tue Jan 16 09:50:47 2024
| Host         : debian running 64-bit Debian GNU/Linux 12 (bookworm)
| Command      : report_control_sets -verbose -file AppCombi_top_control_sets_placed.rpt
| Design       : AppCombi_top
| Device       : xc7z010
-----------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |     8 |
|    Minimum number of control sets                        |     8 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    20 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |     8 |
| >= 0 to < 4        |     2 |
| >= 4 to < 6        |     2 |
| >= 6 to < 8        |     1 |
| >= 8 to < 10       |     1 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     2 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               3 |            3 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              21 |            5 |
| Yes          | No                    | No                     |              12 |            5 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              24 |            7 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------------+-----------------------------------------+------------------------------+------------------+----------------+--------------+
|     Clock Signal     |              Enable Signal              |       Set/Reset Signal       | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------------+-----------------------------------------+------------------------------+------------------+----------------+--------------+
|  inst_synch/clk_5MHz |                                         |                              |                1 |              1 |         1.00 |
|  sysclk_IBUF_BUFG    |                                         |                              |                2 |              2 |         1.00 |
|  sysclk_IBUF_BUFG    |                                         | inst_synch/eqOp              |                1 |              5 |         5.00 |
|  sysclk_IBUF_BUFG    | inst_synch/eqOp                         |                              |                2 |              5 |         2.50 |
|  inst_synch/clk_5MHz | inst_aff/inst_refresh/clear             |                              |                3 |              7 |         2.33 |
|  sysclk_IBUF_BUFG    | inst_synch/ValueCounter100Hz            | inst_synch/d_s1HzInt         |                3 |              8 |         2.67 |
|  sysclk_IBUF_BUFG    | inst_synch/ValueCounter100Hz[0]_i_2_n_0 | inst_synch/ValueCounter100Hz |                4 |             16 |         4.00 |
|  inst_synch/clk_5MHz |                                         | inst_aff/inst_refresh/clear  |                4 |             16 |         4.00 |
+----------------------+-----------------------------------------+------------------------------+------------------+----------------+--------------+


