###############################################################
#  Generated by:      Cadence Encounter 14.28-s033_1
#  OS:                Linux x86_64(Host ID Cadence_SERVER)
#  Generated on:      Tue Dec  6 15:40:20 2022
#  Design:            ToVerilog
#  Command:           timeDesign -signoff -hold -pathReports -slackReports -numPaths 50 -prefix ToVerilog_signOff -outDir timingReports_signOff
###############################################################
Path 1: VIOLATED Hold Check with Pin u_FI_Full1/u_Subsystem/u_DC_filter/Delay_
out1_reg[4]/C 
Endpoint:   u_FI_Full1/u_Subsystem/u_DC_filter/Delay_out1_reg[4]/D (v) checked 
with  leading edge of 'Clock'
Beginpoint: DataIn[0]                                              (v) 
triggered by  leading edge of 'Clock'
Path Groups: {default}
Analysis View: MINview
Other End Arrival Time          0.681
+ Hold                          0.076
+ Phase Shift                   0.000
+ Uncertainty                   0.200
= Required Time                 0.957
  Arrival Time                  0.957
  Slack Time                   -0.000
     Clock Rise Edge                      0.000
     + Input Delay                        0.500
     = Beginpoint Arrival Time            0.500
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |                        Net                         |    Cell    |  Delay | Arrival | Required | 
     |                                                    |       |                                                    |            |        |  Time   |   Time   | 
     |----------------------------------------------------+-------+----------------------------------------------------+------------+--------+---------+----------| 
     | DataIn[0]                                          |   v   | DataIn[0]                                          |            |        |   0.500 |    0.500 | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/final_adder_add |   v   | DataIn[0]                                          | BU_5VX1    |  0.000 |   0.500 |    0.500 | 
     | _77_38/FE_PHC364_DataIn_0_/A                       |       |                                                    |            |        |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/final_adder_add |   v   | u_FI_Full1/u_Subsystem/u_DC_filter/final_adder_add | BU_5VX1    |  0.201 |   0.701 |    0.701 | 
     | _77_38/FE_PHC364_DataIn_0_/Q                       |       | _77_38/FE_PHN364_DataIn_0_                         |            |        |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/final_adder_add |   v   | u_FI_Full1/u_Subsystem/u_DC_filter/final_adder_add | HA_5VX1    | -0.014 |   0.687 |    0.687 | 
     | _77_38/g430/B                                      |       | _77_38/FE_PHN364_DataIn_0_                         |            |        |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/final_adder_add |   v   | u_FI_Full1/u_Subsystem/u_DC_filter/Sum_add_temp[4] | HA_5VX1    |  0.270 |   0.957 |    0.957 | 
     | _77_38/g430/S                                      |       |                                                    |            |        |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/Delay_out1_reg[ |   v   | u_FI_Full1/u_Subsystem/u_DC_filter/Sum_add_temp[4] | DFRRQ_5VX2 |  0.000 |   0.957 |    0.957 | 
     | 4]/D                                               |       |                                                    |            |        |         |          | 
     +------------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                                                    |       |            |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+------------+------------+-------+---------+----------| 
     | clk                                                |   ^   | clk        |            |       |   0.000 |   -0.000 | 
     | clk__L1_I0/A                                       |   ^   | clk        | IN_5VX16   | 0.001 |   0.001 |    0.001 | 
     | clk__L1_I0/Q                                       |   v   | clk__L1_N0 | IN_5VX16   | 0.279 |   0.280 |    0.280 | 
     | clk__L2_I0/A                                       |   v   | clk__L1_N0 | BU_5VX16   | 0.002 |   0.282 |    0.282 | 
     | clk__L2_I0/Q                                       |   v   | clk__L2_N0 | BU_5VX16   | 0.175 |   0.458 |    0.457 | 
     | clk__L3_I3/A                                       |   v   | clk__L2_N0 | BU_5VX12   | 0.002 |   0.460 |    0.460 | 
     | clk__L3_I3/Q                                       |   v   | clk__L3_N3 | BU_5VX12   | 0.144 |   0.604 |    0.604 | 
     | clk__L4_I5/A                                       |   v   | clk__L3_N3 | IN_5VX6    | 0.002 |   0.606 |    0.606 | 
     | clk__L4_I5/Q                                       |   ^   | clk__L4_N5 | IN_5VX6    | 0.074 |   0.680 |    0.680 | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/Delay_out1_reg[ |   ^   | clk__L4_N5 | DFRRQ_5VX2 | 0.001 |   0.681 |    0.681 | 
     | 4]/C                                               |       |            |            |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 2: MET Hold Check with Pin u_FI_Full1/u_Subsystem/u_DC_filter/Delay_out1_
reg[6]/C 
Endpoint:   u_FI_Full1/u_Subsystem/u_DC_filter/Delay_out1_reg[6]/D (v) checked 
with  leading edge of 'Clock'
Beginpoint: DataIn[2]                                              (v) 
triggered by  leading edge of 'Clock'
Path Groups: {default}
Analysis View: MINview
Other End Arrival Time          0.685
+ Hold                          0.073
+ Phase Shift                   0.000
+ Uncertainty                   0.200
= Required Time                 0.959
  Arrival Time                  0.970
  Slack Time                    0.011
     Clock Rise Edge                      0.000
     + Input Delay                        0.500
     = Beginpoint Arrival Time            0.500
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |                        Net                         |    Cell    |  Delay | Arrival | Required | 
     |                                                    |       |                                                    |            |        |  Time   |   Time   | 
     |----------------------------------------------------+-------+----------------------------------------------------+------------+--------+---------+----------| 
     | DataIn[2]                                          |   v   | DataIn[2]                                          |            |        |   0.500 |    0.489 | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/final_adder_add |   v   | DataIn[2]                                          | BU_5VX2    |  0.001 |   0.501 |    0.490 | 
     | _77_38/FE_PHC363_DataIn_2_/A                       |       |                                                    |            |        |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/final_adder_add |   v   | u_FI_Full1/u_Subsystem/u_DC_filter/final_adder_add | BU_5VX2    |  0.189 |   0.689 |    0.678 | 
     | _77_38/FE_PHC363_DataIn_2_/Q                       |       | _77_38/FE_PHN363_DataIn_2_                         |            |        |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/final_adder_add |   v   | u_FI_Full1/u_Subsystem/u_DC_filter/final_adder_add | FA_5VX1    | -0.020 |   0.670 |    0.659 | 
     | _77_38/g428/B                                      |       | _77_38/FE_PHN363_DataIn_2_                         |            |        |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/final_adder_add |   v   | u_FI_Full1/u_Subsystem/u_DC_filter/Sum_add_temp[6] | FA_5VX1    |  0.300 |   0.970 |    0.959 | 
     | _77_38/g428/S                                      |       |                                                    |            |        |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/Delay_out1_reg[ |   v   | u_FI_Full1/u_Subsystem/u_DC_filter/Sum_add_temp[6] | DFRRQ_5VX2 |  0.000 |   0.970 |    0.959 | 
     | 6]/D                                               |       |                                                    |            |        |         |          | 
     +------------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                                                    |       |            |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+------------+------------+-------+---------+----------| 
     | clk                                                |   ^   | clk        |            |       |   0.000 |    0.011 | 
     | clk__L1_I0/A                                       |   ^   | clk        | IN_5VX16   | 0.001 |   0.001 |    0.012 | 
     | clk__L1_I0/Q                                       |   v   | clk__L1_N0 | IN_5VX16   | 0.279 |   0.280 |    0.291 | 
     | clk__L2_I0/A                                       |   v   | clk__L1_N0 | BU_5VX16   | 0.002 |   0.282 |    0.294 | 
     | clk__L2_I0/Q                                       |   v   | clk__L2_N0 | BU_5VX16   | 0.175 |   0.458 |    0.469 | 
     | clk__L3_I1/A                                       |   v   | clk__L2_N0 | BU_5VX16   | 0.003 |   0.461 |    0.472 | 
     | clk__L3_I1/Q                                       |   v   | clk__L3_N1 | BU_5VX16   | 0.151 |   0.612 |    0.623 | 
     | clk__L4_I2/A                                       |   v   | clk__L3_N1 | IN_5VX8    | 0.002 |   0.614 |    0.625 | 
     | clk__L4_I2/Q                                       |   ^   | clk__L4_N2 | IN_5VX8    | 0.070 |   0.683 |    0.695 | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/Delay_out1_reg[ |   ^   | clk__L4_N2 | DFRRQ_5VX2 | 0.002 |   0.685 |    0.697 | 
     | 6]/C                                               |       |            |            |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 3: MET Hold Check with Pin u_FI_Full1/u_Subsystem/u_DC_filter/Delay_out1_
reg[5]/C 
Endpoint:   u_FI_Full1/u_Subsystem/u_DC_filter/Delay_out1_reg[5]/D (v) checked 
with  leading edge of 'Clock'
Beginpoint: DataIn[1]                                              (v) 
triggered by  leading edge of 'Clock'
Path Groups: {default}
Analysis View: MINview
Other End Arrival Time          0.681
+ Hold                          0.074
+ Phase Shift                   0.000
+ Uncertainty                   0.200
= Required Time                 0.955
  Arrival Time                  0.971
  Slack Time                    0.016
     Clock Rise Edge                      0.000
     + Input Delay                        0.500
     = Beginpoint Arrival Time            0.500
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |                        Net                         |    Cell    |  Delay | Arrival | Required | 
     |                                                    |       |                                                    |            |        |  Time   |   Time   | 
     |----------------------------------------------------+-------+----------------------------------------------------+------------+--------+---------+----------| 
     | DataIn[1]                                          |   v   | DataIn[1]                                          |            |        |   0.500 |    0.484 | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/final_adder_add |   v   | DataIn[1]                                          | BU_5VX2    |  0.001 |   0.501 |    0.485 | 
     | _77_38/FE_PHC365_DataIn_1_/A                       |       |                                                    |            |        |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/final_adder_add |   v   | u_FI_Full1/u_Subsystem/u_DC_filter/final_adder_add | BU_5VX2    |  0.180 |   0.680 |    0.664 | 
     | _77_38/FE_PHC365_DataIn_1_/Q                       |       | _77_38/FE_PHN365_DataIn_1_                         |            |        |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/final_adder_add |   v   | u_FI_Full1/u_Subsystem/u_DC_filter/final_adder_add | FA_5VX1    | -0.007 |   0.673 |    0.657 | 
     | _77_38/g429/B                                      |       | _77_38/FE_PHN365_DataIn_1_                         |            |        |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/final_adder_add |   v   | u_FI_Full1/u_Subsystem/u_DC_filter/Sum_add_temp[5] | FA_5VX1    |  0.298 |   0.971 |    0.955 | 
     | _77_38/g429/S                                      |       |                                                    |            |        |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/Delay_out1_reg[ |   v   | u_FI_Full1/u_Subsystem/u_DC_filter/Sum_add_temp[5] | DFRRQ_5VX2 |  0.000 |   0.971 |    0.955 | 
     | 5]/D                                               |       |                                                    |            |        |         |          | 
     +------------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                                                    |       |            |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+------------+------------+-------+---------+----------| 
     | clk                                                |   ^   | clk        |            |       |   0.000 |    0.016 | 
     | clk__L1_I0/A                                       |   ^   | clk        | IN_5VX16   | 0.001 |   0.001 |    0.017 | 
     | clk__L1_I0/Q                                       |   v   | clk__L1_N0 | IN_5VX16   | 0.279 |   0.280 |    0.296 | 
     | clk__L2_I0/A                                       |   v   | clk__L1_N0 | BU_5VX16   | 0.002 |   0.282 |    0.298 | 
     | clk__L2_I0/Q                                       |   v   | clk__L2_N0 | BU_5VX16   | 0.175 |   0.458 |    0.474 | 
     | clk__L3_I3/A                                       |   v   | clk__L2_N0 | BU_5VX12   | 0.002 |   0.460 |    0.476 | 
     | clk__L3_I3/Q                                       |   v   | clk__L3_N3 | BU_5VX12   | 0.144 |   0.604 |    0.620 | 
     | clk__L4_I5/A                                       |   v   | clk__L3_N3 | IN_5VX6    | 0.002 |   0.606 |    0.622 | 
     | clk__L4_I5/Q                                       |   ^   | clk__L4_N5 | IN_5VX6    | 0.074 |   0.680 |    0.696 | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/Delay_out1_reg[ |   ^   | clk__L4_N5 | DFRRQ_5VX2 | 0.001 |   0.681 |    0.697 | 
     | 5]/C                                               |       |            |            |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 4: MET Hold Check with Pin u_FI_Full1/u_Subsystem/u_DC_filter/Delay_out1_
reg[8]/C 
Endpoint:   u_FI_Full1/u_Subsystem/u_DC_filter/Delay_out1_reg[8]/D (v) checked 
with  leading edge of 'Clock'
Beginpoint: DataIn[4]                                              (v) 
triggered by  leading edge of 'Clock'
Path Groups: {default}
Analysis View: MINview
Other End Arrival Time          0.680
+ Hold                          0.076
+ Phase Shift                   0.000
+ Uncertainty                   0.200
= Required Time                 0.956
  Arrival Time                  0.977
  Slack Time                    0.022
     Clock Rise Edge                      0.000
     + Input Delay                        0.500
     = Beginpoint Arrival Time            0.500
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |                        Net                         |    Cell    |  Delay | Arrival | Required | 
     |                                                    |       |                                                    |            |        |  Time   |   Time   | 
     |----------------------------------------------------+-------+----------------------------------------------------+------------+--------+---------+----------| 
     | DataIn[4]                                          |   v   | DataIn[4]                                          |            |        |   0.500 |    0.478 | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/final_adder_add |   v   | DataIn[4]                                          | BU_5VX2    |  0.001 |   0.501 |    0.479 | 
     | _77_38/FE_PHC359_DataIn_4_/A                       |       |                                                    |            |        |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/final_adder_add |   v   | u_FI_Full1/u_Subsystem/u_DC_filter/final_adder_add | BU_5VX2    |  0.192 |   0.693 |    0.671 | 
     | _77_38/FE_PHC359_DataIn_4_/Q                       |       | _77_38/FE_PHN359_DataIn_4_                         |            |        |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/final_adder_add |   v   | u_FI_Full1/u_Subsystem/u_DC_filter/final_adder_add | FA_5VX1    | -0.017 |   0.677 |    0.655 | 
     | _77_38/g426/B                                      |       | _77_38/FE_PHN359_DataIn_4_                         |            |        |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/final_adder_add |   v   | u_FI_Full1/u_Subsystem/u_DC_filter/Sum_add_temp[8] | FA_5VX1    |  0.301 |   0.977 |    0.956 | 
     | _77_38/g426/S                                      |       |                                                    |            |        |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/Delay_out1_reg[ |   v   | u_FI_Full1/u_Subsystem/u_DC_filter/Sum_add_temp[8] | DFRRQ_5VX1 |  0.000 |   0.977 |    0.956 | 
     | 8]/D                                               |       |                                                    |            |        |         |          | 
     +------------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                                                    |       |            |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+------------+------------+-------+---------+----------| 
     | clk                                                |   ^   | clk        |            |       |   0.000 |    0.022 | 
     | clk__L1_I0/A                                       |   ^   | clk        | IN_5VX16   | 0.001 |   0.001 |    0.023 | 
     | clk__L1_I0/Q                                       |   v   | clk__L1_N0 | IN_5VX16   | 0.279 |   0.280 |    0.302 | 
     | clk__L2_I0/A                                       |   v   | clk__L1_N0 | BU_5VX16   | 0.002 |   0.282 |    0.304 | 
     | clk__L2_I0/Q                                       |   v   | clk__L2_N0 | BU_5VX16   | 0.175 |   0.458 |    0.480 | 
     | clk__L3_I2/A                                       |   v   | clk__L2_N0 | BU_5VX12   | 0.004 |   0.462 |    0.484 | 
     | clk__L3_I2/Q                                       |   v   | clk__L3_N2 | BU_5VX12   | 0.144 |   0.606 |    0.628 | 
     | clk__L4_I4/A                                       |   v   | clk__L3_N2 | IN_5VX6    | 0.002 |   0.608 |    0.630 | 
     | clk__L4_I4/Q                                       |   ^   | clk__L4_N4 | IN_5VX6    | 0.071 |   0.679 |    0.701 | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/Delay_out1_reg[ |   ^   | clk__L4_N4 | DFRRQ_5VX1 | 0.000 |   0.680 |    0.702 | 
     | 8]/C                                               |       |            |            |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 5: MET Hold Check with Pin u_FI_Full1/u_Subsystem/u_DC_filter/Delay_out1_
reg[15]/C 
Endpoint:   u_FI_Full1/u_Subsystem/u_DC_filter/Delay_out1_reg[15]/D (v) checked 
with  leading edge of 'Clock'
Beginpoint: DataIn[11]                                              (v) 
triggered by  leading edge of 'Clock'
Path Groups: {default}
Analysis View: MINview
Other End Arrival Time          0.680
+ Hold                          0.075
+ Phase Shift                   0.000
+ Uncertainty                   0.200
= Required Time                 0.955
  Arrival Time                  0.979
  Slack Time                    0.024
     Clock Rise Edge                      0.000
     + Input Delay                        0.500
     = Beginpoint Arrival Time            0.500
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |                        Net                         |    Cell    |  Delay | Arrival | Required | 
     |                                                    |       |                                                    |            |        |  Time   |   Time   | 
     |----------------------------------------------------+-------+----------------------------------------------------+------------+--------+---------+----------| 
     | DataIn[11]                                         |   v   | DataIn[11]                                         |            |        |   0.500 |    0.476 | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/final_adder_add |   v   | DataIn[11]                                         | BU_5VX2    |  0.001 |   0.501 |    0.477 | 
     | _77_38/FE_PHC356_DataIn_11_/A                      |       |                                                    |            |        |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/final_adder_add |   v   | u_FI_Full1/u_Subsystem/u_DC_filter/final_adder_add | BU_5VX2    |  0.176 |   0.677 |    0.654 | 
     | _77_38/FE_PHC356_DataIn_11_/Q                      |       | _77_38/FE_PHN356_DataIn_11_                        |            |        |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/final_adder_add |   v   | u_FI_Full1/u_Subsystem/u_DC_filter/final_adder_add | FA_5VX1    | -0.003 |   0.674 |    0.650 | 
     | _77_38/g419/B                                      |       | _77_38/FE_PHN356_DataIn_11_                        |            |        |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/final_adder_add |   v   | u_FI_Full1/u_Subsystem/u_DC_filter/Sum_add_temp[15 | FA_5VX1    |  0.305 |   0.979 |    0.955 | 
     | _77_38/g419/S                                      |       | ]                                                  |            |        |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/Delay_out1_reg[ |   v   | u_FI_Full1/u_Subsystem/u_DC_filter/Sum_add_temp[15 | DFRRQ_5VX1 |  0.000 |   0.979 |    0.955 | 
     | 15]/D                                              |       | ]                                                  |            |        |         |          | 
     +------------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                                                    |       |            |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+------------+------------+-------+---------+----------| 
     | clk                                                |   ^   | clk        |            |       |   0.000 |    0.024 | 
     | clk__L1_I0/A                                       |   ^   | clk        | IN_5VX16   | 0.001 |   0.001 |    0.025 | 
     | clk__L1_I0/Q                                       |   v   | clk__L1_N0 | IN_5VX16   | 0.279 |   0.280 |    0.304 | 
     | clk__L2_I0/A                                       |   v   | clk__L1_N0 | BU_5VX16   | 0.002 |   0.282 |    0.306 | 
     | clk__L2_I0/Q                                       |   v   | clk__L2_N0 | BU_5VX16   | 0.175 |   0.458 |    0.481 | 
     | clk__L3_I2/A                                       |   v   | clk__L2_N0 | BU_5VX12   | 0.004 |   0.462 |    0.486 | 
     | clk__L3_I2/Q                                       |   v   | clk__L3_N2 | BU_5VX12   | 0.144 |   0.606 |    0.630 | 
     | clk__L4_I4/A                                       |   v   | clk__L3_N2 | IN_5VX6    | 0.002 |   0.608 |    0.632 | 
     | clk__L4_I4/Q                                       |   ^   | clk__L4_N4 | IN_5VX6    | 0.071 |   0.679 |    0.703 | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/Delay_out1_reg[ |   ^   | clk__L4_N4 | DFRRQ_5VX1 | 0.000 |   0.680 |    0.703 | 
     | 15]/C                                              |       |            |            |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 6: MET Hold Check with Pin u_FI_Full1/u_Subsystem/u_DC_filter/Delay_out1_
reg[14]/C 
Endpoint:   u_FI_Full1/u_Subsystem/u_DC_filter/Delay_out1_reg[14]/D (v) checked 
with  leading edge of 'Clock'
Beginpoint: DataIn[10]                                              (v) 
triggered by  leading edge of 'Clock'
Path Groups: {default}
Analysis View: MINview
Other End Arrival Time          0.679
+ Hold                          0.072
+ Phase Shift                   0.000
+ Uncertainty                   0.200
= Required Time                 0.952
  Arrival Time                  0.982
  Slack Time                    0.031
     Clock Rise Edge                      0.000
     + Input Delay                        0.500
     = Beginpoint Arrival Time            0.500
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |                        Net                         |    Cell    |  Delay | Arrival | Required | 
     |                                                    |       |                                                    |            |        |  Time   |   Time   | 
     |----------------------------------------------------+-------+----------------------------------------------------+------------+--------+---------+----------| 
     | DataIn[10]                                         |   v   | DataIn[10]                                         |            |        |   0.500 |    0.469 | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/final_adder_add |   v   | DataIn[10]                                         | BU_5VX2    |  0.001 |   0.501 |    0.470 | 
     | _77_38/FE_PHC357_DataIn_10_/A                      |       |                                                    |            |        |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/final_adder_add |   v   | u_FI_Full1/u_Subsystem/u_DC_filter/final_adder_add | BU_5VX2    |  0.180 |   0.682 |    0.651 | 
     | _77_38/FE_PHC357_DataIn_10_/Q                      |       | _77_38/FE_PHN357_DataIn_10_                        |            |        |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/final_adder_add |   v   | u_FI_Full1/u_Subsystem/u_DC_filter/final_adder_add | FA_5VX1    | -0.005 |   0.677 |    0.646 | 
     | _77_38/g420/B                                      |       | _77_38/FE_PHN357_DataIn_10_                        |            |        |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/final_adder_add |   v   | u_FI_Full1/u_Subsystem/u_DC_filter/Sum_add_temp[14 | FA_5VX1    |  0.322 |   0.999 |    0.968 | 
     | _77_38/g420/S                                      |       | ]                                                  |            |        |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/Delay_out1_reg[ |   v   | u_FI_Full1/u_Subsystem/u_DC_filter/Sum_add_temp[14 | DFRRQ_5VX2 | -0.017 |   0.982 |    0.952 | 
     | 14]/D                                              |       | ]                                                  |            |        |         |          | 
     +------------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                                                    |       |            |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+------------+------------+-------+---------+----------| 
     | clk                                                |   ^   | clk        |            |       |   0.000 |    0.031 | 
     | clk__L1_I0/A                                       |   ^   | clk        | IN_5VX16   | 0.001 |   0.001 |    0.032 | 
     | clk__L1_I0/Q                                       |   v   | clk__L1_N0 | IN_5VX16   | 0.279 |   0.280 |    0.311 | 
     | clk__L2_I0/A                                       |   v   | clk__L1_N0 | BU_5VX16   | 0.002 |   0.282 |    0.313 | 
     | clk__L2_I0/Q                                       |   v   | clk__L2_N0 | BU_5VX16   | 0.175 |   0.458 |    0.489 | 
     | clk__L3_I2/A                                       |   v   | clk__L2_N0 | BU_5VX12   | 0.004 |   0.462 |    0.493 | 
     | clk__L3_I2/Q                                       |   v   | clk__L3_N2 | BU_5VX12   | 0.144 |   0.606 |    0.637 | 
     | clk__L4_I4/A                                       |   v   | clk__L3_N2 | IN_5VX6    | 0.002 |   0.608 |    0.639 | 
     | clk__L4_I4/Q                                       |   ^   | clk__L4_N4 | IN_5VX6    | 0.071 |   0.679 |    0.710 | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/Delay_out1_reg[ |   ^   | clk__L4_N4 | DFRRQ_5VX2 | 0.000 |   0.679 |    0.710 | 
     | 14]/C                                              |       |            |            |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 7: MET Hold Check with Pin u_FI_Full1/u_Subsystem/u_DC_filter/Delay_out1_
reg[12]/C 
Endpoint:   u_FI_Full1/u_Subsystem/u_DC_filter/Delay_out1_reg[12]/D (v) checked 
with  leading edge of 'Clock'
Beginpoint: DataIn[8]                                               (v) 
triggered by  leading edge of 'Clock'
Path Groups: {default}
Analysis View: MINview
Other End Arrival Time          0.680
+ Hold                          0.075
+ Phase Shift                   0.000
+ Uncertainty                   0.200
= Required Time                 0.955
  Arrival Time                  0.986
  Slack Time                    0.031
     Clock Rise Edge                      0.000
     + Input Delay                        0.500
     = Beginpoint Arrival Time            0.500
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |                        Net                         |    Cell    |  Delay | Arrival | Required | 
     |                                                    |       |                                                    |            |        |  Time   |   Time   | 
     |----------------------------------------------------+-------+----------------------------------------------------+------------+--------+---------+----------| 
     | DataIn[8]                                          |   v   | DataIn[8]                                          |            |        |   0.500 |    0.469 | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/final_adder_add |   v   | DataIn[8]                                          | BU_5VX2    |  0.000 |   0.500 |    0.469 | 
     | _77_38/FE_PHC358_DataIn_8_/A                       |       |                                                    |            |        |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/final_adder_add |   v   | u_FI_Full1/u_Subsystem/u_DC_filter/final_adder_add | BU_5VX2    |  0.186 |   0.687 |    0.655 | 
     | _77_38/FE_PHC358_DataIn_8_/Q                       |       | _77_38/FE_PHN358_DataIn_8_                         |            |        |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/final_adder_add |   v   | u_FI_Full1/u_Subsystem/u_DC_filter/final_adder_add | FA_5VX1    | -0.012 |   0.675 |    0.643 | 
     | _77_38/g422/B                                      |       | _77_38/FE_PHN358_DataIn_8_                         |            |        |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/final_adder_add |   v   | u_FI_Full1/u_Subsystem/u_DC_filter/Sum_add_temp[12 | FA_5VX1    |  0.312 |   0.986 |    0.955 | 
     | _77_38/g422/S                                      |       | ]                                                  |            |        |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/Delay_out1_reg[ |   v   | u_FI_Full1/u_Subsystem/u_DC_filter/Sum_add_temp[12 | DFRRQ_5VX1 |  0.000 |   0.986 |    0.955 | 
     | 12]/D                                              |       | ]                                                  |            |        |         |          | 
     +------------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                                                    |       |            |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+------------+------------+-------+---------+----------| 
     | clk                                                |   ^   | clk        |            |       |   0.000 |    0.031 | 
     | clk__L1_I0/A                                       |   ^   | clk        | IN_5VX16   | 0.001 |   0.001 |    0.033 | 
     | clk__L1_I0/Q                                       |   v   | clk__L1_N0 | IN_5VX16   | 0.279 |   0.280 |    0.311 | 
     | clk__L2_I0/A                                       |   v   | clk__L1_N0 | BU_5VX16   | 0.002 |   0.282 |    0.314 | 
     | clk__L2_I0/Q                                       |   v   | clk__L2_N0 | BU_5VX16   | 0.175 |   0.458 |    0.489 | 
     | clk__L3_I2/A                                       |   v   | clk__L2_N0 | BU_5VX12   | 0.004 |   0.462 |    0.493 | 
     | clk__L3_I2/Q                                       |   v   | clk__L3_N2 | BU_5VX12   | 0.144 |   0.606 |    0.638 | 
     | clk__L4_I4/A                                       |   v   | clk__L3_N2 | IN_5VX6    | 0.002 |   0.608 |    0.639 | 
     | clk__L4_I4/Q                                       |   ^   | clk__L4_N4 | IN_5VX6    | 0.071 |   0.679 |    0.711 | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/Delay_out1_reg[ |   ^   | clk__L4_N4 | DFRRQ_5VX1 | 0.000 |   0.680 |    0.711 | 
     | 12]/C                                              |       |            |            |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 8: MET Hold Check with Pin u_FI_Full1/u_Subsystem/u_DC_filter/Delay_out1_
reg[7]/C 
Endpoint:   u_FI_Full1/u_Subsystem/u_DC_filter/Delay_out1_reg[7]/D (v) checked 
with  leading edge of 'Clock'
Beginpoint: DataIn[3]                                              (v) 
triggered by  leading edge of 'Clock'
Path Groups: {default}
Analysis View: MINview
Other End Arrival Time          0.685
+ Hold                          0.075
+ Phase Shift                   0.000
+ Uncertainty                   0.200
= Required Time                 0.960
  Arrival Time                  0.995
  Slack Time                    0.034
     Clock Rise Edge                      0.000
     + Input Delay                        0.500
     = Beginpoint Arrival Time            0.500
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |                        Net                         |    Cell    |  Delay | Arrival | Required | 
     |                                                    |       |                                                    |            |        |  Time   |   Time   | 
     |----------------------------------------------------+-------+----------------------------------------------------+------------+--------+---------+----------| 
     | DataIn[3]                                          |   v   | DataIn[3]                                          |            |        |   0.500 |    0.466 | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/final_adder_add |   v   | DataIn[3]                                          | BU_5VX2    |  0.001 |   0.501 |    0.467 | 
     | _77_38/FE_PHC362_DataIn_3_/A                       |       |                                                    |            |        |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/final_adder_add |   v   | u_FI_Full1/u_Subsystem/u_DC_filter/final_adder_add | BU_5VX2    |  0.194 |   0.695 |    0.660 | 
     | _77_38/FE_PHC362_DataIn_3_/Q                       |       | _77_38/FE_PHN362_DataIn_3_                         |            |        |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/final_adder_add |   v   | u_FI_Full1/u_Subsystem/u_DC_filter/final_adder_add | FA_5VX1    | -0.006 |   0.688 |    0.654 | 
     | _77_38/g427/B                                      |       | _77_38/FE_PHN362_DataIn_3_                         |            |        |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/final_adder_add |   v   | u_FI_Full1/u_Subsystem/u_DC_filter/Sum_add_temp[7] | FA_5VX1    |  0.306 |   0.995 |    0.960 | 
     | _77_38/g427/S                                      |       |                                                    |            |        |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/Delay_out1_reg[ |   v   | u_FI_Full1/u_Subsystem/u_DC_filter/Sum_add_temp[7] | DFRRQ_5VX1 |  0.000 |   0.995 |    0.960 | 
     | 7]/D                                               |       |                                                    |            |        |         |          | 
     +------------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                                                    |       |            |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+------------+------------+-------+---------+----------| 
     | clk                                                |   ^   | clk        |            |       |   0.000 |    0.034 | 
     | clk__L1_I0/A                                       |   ^   | clk        | IN_5VX16   | 0.001 |   0.001 |    0.035 | 
     | clk__L1_I0/Q                                       |   v   | clk__L1_N0 | IN_5VX16   | 0.279 |   0.280 |    0.314 | 
     | clk__L2_I0/A                                       |   v   | clk__L1_N0 | BU_5VX16   | 0.002 |   0.282 |    0.317 | 
     | clk__L2_I0/Q                                       |   v   | clk__L2_N0 | BU_5VX16   | 0.175 |   0.458 |    0.492 | 
     | clk__L3_I1/A                                       |   v   | clk__L2_N0 | BU_5VX16   | 0.003 |   0.461 |    0.495 | 
     | clk__L3_I1/Q                                       |   v   | clk__L3_N1 | BU_5VX16   | 0.151 |   0.612 |    0.646 | 
     | clk__L4_I2/A                                       |   v   | clk__L3_N1 | IN_5VX8    | 0.002 |   0.614 |    0.648 | 
     | clk__L4_I2/Q                                       |   ^   | clk__L4_N2 | IN_5VX8    | 0.070 |   0.683 |    0.718 | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/Delay_out1_reg[ |   ^   | clk__L4_N2 | DFRRQ_5VX1 | 0.002 |   0.685 |    0.719 | 
     | 7]/C                                               |       |            |            |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 9: MET Hold Check with Pin u_FI_Full1/u_Subsystem/u_DC_filter/Delay_out1_
reg[16]/C 
Endpoint:   u_FI_Full1/u_Subsystem/u_DC_filter/Delay_out1_reg[16]/D (v) checked 
with  leading edge of 'Clock'
Beginpoint: DataIn[12]                                              (v) 
triggered by  leading edge of 'Clock'
Path Groups: {default}
Analysis View: MINview
Other End Arrival Time          0.680
+ Hold                          0.073
+ Phase Shift                   0.000
+ Uncertainty                   0.200
= Required Time                 0.953
  Arrival Time                  0.988
  Slack Time                    0.035
     Clock Rise Edge                      0.000
     + Input Delay                        0.500
     = Beginpoint Arrival Time            0.500
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |                        Net                         |    Cell    |  Delay | Arrival | Required | 
     |                                                    |       |                                                    |            |        |  Time   |   Time   | 
     |----------------------------------------------------+-------+----------------------------------------------------+------------+--------+---------+----------| 
     | DataIn[12]                                         |   v   | DataIn[12]                                         |            |        |   0.500 |    0.465 | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/final_adder_add |   v   | DataIn[12]                                         | BU_5VX2    |  0.002 |   0.502 |    0.467 | 
     | _77_38/FE_PHC368_DataIn_12_/A                      |       |                                                    |            |        |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/final_adder_add |   v   | u_FI_Full1/u_Subsystem/u_DC_filter/final_adder_add | BU_5VX2    |  0.186 |   0.688 |    0.652 | 
     | _77_38/FE_PHC368_DataIn_12_/Q                      |       | _77_38/FE_PHN368_DataIn_12_                        |            |        |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/final_adder_add |   v   | u_FI_Full1/u_Subsystem/u_DC_filter/final_adder_add | FA_5VX1    | -0.004 |   0.683 |    0.648 | 
     | _77_38/g418/B                                      |       | _77_38/FE_PHN368_DataIn_12_                        |            |        |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/final_adder_add |   v   | u_FI_Full1/u_Subsystem/u_DC_filter/Sum_add_temp[16 | FA_5VX1    |  0.305 |   0.988 |    0.953 | 
     | _77_38/g418/S                                      |       | ]                                                  |            |        |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/Delay_out1_reg[ |   v   | u_FI_Full1/u_Subsystem/u_DC_filter/Sum_add_temp[16 | DFRRQ_5VX2 |  0.000 |   0.988 |    0.953 | 
     | 16]/D                                              |       | ]                                                  |            |        |         |          | 
     +------------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                                                    |       |            |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+------------+------------+-------+---------+----------| 
     | clk                                                |   ^   | clk        |            |       |   0.000 |    0.035 | 
     | clk__L1_I0/A                                       |   ^   | clk        | IN_5VX16   | 0.001 |   0.001 |    0.036 | 
     | clk__L1_I0/Q                                       |   v   | clk__L1_N0 | IN_5VX16   | 0.279 |   0.280 |    0.315 | 
     | clk__L2_I0/A                                       |   v   | clk__L1_N0 | BU_5VX16   | 0.002 |   0.282 |    0.318 | 
     | clk__L2_I0/Q                                       |   v   | clk__L2_N0 | BU_5VX16   | 0.175 |   0.458 |    0.493 | 
     | clk__L3_I2/A                                       |   v   | clk__L2_N0 | BU_5VX12   | 0.004 |   0.462 |    0.497 | 
     | clk__L3_I2/Q                                       |   v   | clk__L3_N2 | BU_5VX12   | 0.144 |   0.606 |    0.642 | 
     | clk__L4_I4/A                                       |   v   | clk__L3_N2 | IN_5VX6    | 0.002 |   0.608 |    0.643 | 
     | clk__L4_I4/Q                                       |   ^   | clk__L4_N4 | IN_5VX6    | 0.071 |   0.679 |    0.715 | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/Delay_out1_reg[ |   ^   | clk__L4_N4 | DFRRQ_5VX2 | 0.000 |   0.680 |    0.715 | 
     | 16]/C                                              |       |            |            |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 10: MET Hold Check with Pin u_FI_Full1/u_Subsystem/u_DC_filter/Delay_out1_
reg[9]/C 
Endpoint:   u_FI_Full1/u_Subsystem/u_DC_filter/Delay_out1_reg[9]/D (v) checked 
with  leading edge of 'Clock'
Beginpoint: DataIn[5]                                              (v) 
triggered by  leading edge of 'Clock'
Path Groups: {default}
Analysis View: MINview
Other End Arrival Time          0.680
+ Hold                          0.075
+ Phase Shift                   0.000
+ Uncertainty                   0.200
= Required Time                 0.955
  Arrival Time                  0.995
  Slack Time                    0.040
     Clock Rise Edge                      0.000
     + Input Delay                        0.500
     = Beginpoint Arrival Time            0.500
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |                        Net                         |    Cell    |  Delay | Arrival | Required | 
     |                                                    |       |                                                    |            |        |  Time   |   Time   | 
     |----------------------------------------------------+-------+----------------------------------------------------+------------+--------+---------+----------| 
     | DataIn[5]                                          |   v   | DataIn[5]                                          |            |        |   0.500 |    0.460 | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/final_adder_add |   v   | DataIn[5]                                          | BU_5VX2    |  0.001 |   0.501 |    0.461 | 
     | _77_38/FE_PHC361_DataIn_5_/A                       |       |                                                    |            |        |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/final_adder_add |   v   | u_FI_Full1/u_Subsystem/u_DC_filter/final_adder_add | BU_5VX2    |  0.194 |   0.695 |    0.655 | 
     | _77_38/FE_PHC361_DataIn_5_/Q                       |       | _77_38/FE_PHN361_DataIn_5_                         |            |        |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/final_adder_add |   v   | u_FI_Full1/u_Subsystem/u_DC_filter/final_adder_add | FA_5VX1    | -0.007 |   0.688 |    0.648 | 
     | _77_38/g425/B                                      |       | _77_38/FE_PHN361_DataIn_5_                         |            |        |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/final_adder_add |   v   | u_FI_Full1/u_Subsystem/u_DC_filter/Sum_add_temp[9] | FA_5VX1    |  0.307 |   0.995 |    0.955 | 
     | _77_38/g425/S                                      |       |                                                    |            |        |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/Delay_out1_reg[ |   v   | u_FI_Full1/u_Subsystem/u_DC_filter/Sum_add_temp[9] | DFRRQ_5VX1 |  0.000 |   0.995 |    0.955 | 
     | 9]/D                                               |       |                                                    |            |        |         |          | 
     +------------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                                                    |       |            |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+------------+------------+-------+---------+----------| 
     | clk                                                |   ^   | clk        |            |       |   0.000 |    0.040 | 
     | clk__L1_I0/A                                       |   ^   | clk        | IN_5VX16   | 0.001 |   0.001 |    0.041 | 
     | clk__L1_I0/Q                                       |   v   | clk__L1_N0 | IN_5VX16   | 0.279 |   0.280 |    0.320 | 
     | clk__L2_I0/A                                       |   v   | clk__L1_N0 | BU_5VX16   | 0.002 |   0.282 |    0.322 | 
     | clk__L2_I0/Q                                       |   v   | clk__L2_N0 | BU_5VX16   | 0.175 |   0.458 |    0.498 | 
     | clk__L3_I2/A                                       |   v   | clk__L2_N0 | BU_5VX12   | 0.004 |   0.462 |    0.502 | 
     | clk__L3_I2/Q                                       |   v   | clk__L3_N2 | BU_5VX12   | 0.144 |   0.606 |    0.646 | 
     | clk__L4_I4/A                                       |   v   | clk__L3_N2 | IN_5VX6    | 0.002 |   0.608 |    0.648 | 
     | clk__L4_I4/Q                                       |   ^   | clk__L4_N4 | IN_5VX6    | 0.071 |   0.679 |    0.719 | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/Delay_out1_reg[ |   ^   | clk__L4_N4 | DFRRQ_5VX1 | 0.000 |   0.680 |    0.720 | 
     | 9]/C                                               |       |            |            |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 11: MET Hold Check with Pin u_FI_Full1/u_Subsystem/u_DC_filter/Delay_out1_
reg[11]/C 
Endpoint:   u_FI_Full1/u_Subsystem/u_DC_filter/Delay_out1_reg[11]/D (v) checked 
with  leading edge of 'Clock'
Beginpoint: DataIn[7]                                               (v) 
triggered by  leading edge of 'Clock'
Path Groups: {default}
Analysis View: MINview
Other End Arrival Time          0.680
+ Hold                          0.074
+ Phase Shift                   0.000
+ Uncertainty                   0.200
= Required Time                 0.954
  Arrival Time                  0.997
  Slack Time                    0.043
     Clock Rise Edge                      0.000
     + Input Delay                        0.500
     = Beginpoint Arrival Time            0.500
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |                        Net                         |    Cell    |  Delay | Arrival | Required | 
     |                                                    |       |                                                    |            |        |  Time   |   Time   | 
     |----------------------------------------------------+-------+----------------------------------------------------+------------+--------+---------+----------| 
     | DataIn[7]                                          |   v   | DataIn[7]                                          |            |        |   0.500 |    0.457 | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/final_adder_add |   v   | DataIn[7]                                          | BU_5VX2    |  0.000 |   0.500 |    0.457 | 
     | _77_38/FE_PHC360_DataIn_7_/A                       |       |                                                    |            |        |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/final_adder_add |   v   | u_FI_Full1/u_Subsystem/u_DC_filter/final_adder_add | BU_5VX2    |  0.189 |   0.689 |    0.646 | 
     | _77_38/FE_PHC360_DataIn_7_/Q                       |       | _77_38/FE_PHN360_DataIn_7_                         |            |        |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/final_adder_add |   v   | u_FI_Full1/u_Subsystem/u_DC_filter/final_adder_add | FA_5VX1    | -0.016 |   0.673 |    0.630 | 
     | _77_38/g423/B                                      |       | _77_38/FE_PHN360_DataIn_7_                         |            |        |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/final_adder_add |   v   | u_FI_Full1/u_Subsystem/u_DC_filter/Sum_add_temp[11 | FA_5VX1    |  0.324 |   0.997 |    0.954 | 
     | _77_38/g423/S                                      |       | ]                                                  |            |        |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/Delay_out1_reg[ |   v   | u_FI_Full1/u_Subsystem/u_DC_filter/Sum_add_temp[11 | DFRRQ_5VX1 |  0.000 |   0.997 |    0.954 | 
     | 11]/D                                              |       | ]                                                  |            |        |         |          | 
     +------------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                                                    |       |            |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+------------+------------+-------+---------+----------| 
     | clk                                                |   ^   | clk        |            |       |   0.000 |    0.043 | 
     | clk__L1_I0/A                                       |   ^   | clk        | IN_5VX16   | 0.001 |   0.001 |    0.044 | 
     | clk__L1_I0/Q                                       |   v   | clk__L1_N0 | IN_5VX16   | 0.279 |   0.280 |    0.323 | 
     | clk__L2_I0/A                                       |   v   | clk__L1_N0 | BU_5VX16   | 0.002 |   0.282 |    0.325 | 
     | clk__L2_I0/Q                                       |   v   | clk__L2_N0 | BU_5VX16   | 0.175 |   0.458 |    0.501 | 
     | clk__L3_I2/A                                       |   v   | clk__L2_N0 | BU_5VX12   | 0.004 |   0.462 |    0.505 | 
     | clk__L3_I2/Q                                       |   v   | clk__L3_N2 | BU_5VX12   | 0.144 |   0.606 |    0.650 | 
     | clk__L4_I4/A                                       |   v   | clk__L3_N2 | IN_5VX6    | 0.002 |   0.608 |    0.651 | 
     | clk__L4_I4/Q                                       |   ^   | clk__L4_N4 | IN_5VX6    | 0.071 |   0.679 |    0.723 | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/Delay_out1_reg[ |   ^   | clk__L4_N4 | DFRRQ_5VX1 | 0.000 |   0.680 |    0.723 | 
     | 11]/C                                              |       |            |            |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 12: MET Hold Check with Pin u_FI_Full1/u_Subsystem/u_DC_filter/Delay_out1_
reg[13]/C 
Endpoint:   u_FI_Full1/u_Subsystem/u_DC_filter/Delay_out1_reg[13]/D (v) checked 
with  leading edge of 'Clock'
Beginpoint: DataIn[9]                                               (v) 
triggered by  leading edge of 'Clock'
Path Groups: {default}
Analysis View: MINview
Other End Arrival Time          0.685
+ Hold                          0.072
+ Phase Shift                   0.000
+ Uncertainty                   0.200
= Required Time                 0.957
  Arrival Time                  1.013
  Slack Time                    0.056
     Clock Rise Edge                      0.000
     + Input Delay                        0.500
     = Beginpoint Arrival Time            0.500
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |                        Net                         |    Cell    |  Delay | Arrival | Required | 
     |                                                    |       |                                                    |            |        |  Time   |   Time   | 
     |----------------------------------------------------+-------+----------------------------------------------------+------------+--------+---------+----------| 
     | DataIn[9]                                          |   v   | DataIn[9]                                          |            |        |   0.500 |    0.444 | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/final_adder_add |   v   | DataIn[9]                                          | BU_5VX2    |  0.001 |   0.501 |    0.445 | 
     | _77_38/FE_PHC367_DataIn_9_/A                       |       |                                                    |            |        |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/final_adder_add |   v   | u_FI_Full1/u_Subsystem/u_DC_filter/final_adder_add | BU_5VX2    |  0.190 |   0.690 |    0.635 | 
     | _77_38/FE_PHC367_DataIn_9_/Q                       |       | _77_38/FE_PHN367_DataIn_9_                         |            |        |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/final_adder_add |   v   | u_FI_Full1/u_Subsystem/u_DC_filter/final_adder_add | FA_5VX1    | -0.004 |   0.687 |    0.631 | 
     | _77_38/g421/B                                      |       | _77_38/FE_PHN367_DataIn_9_                         |            |        |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/final_adder_add |   v   | u_FI_Full1/u_Subsystem/u_DC_filter/Sum_add_temp[13 | FA_5VX1    |  0.353 |   1.039 |    0.984 | 
     | _77_38/g421/S                                      |       | ]                                                  |            |        |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/Delay_out1_reg[ |   v   | u_FI_Full1/u_Subsystem/u_DC_filter/Sum_add_temp[13 | DFRRQ_5VX1 | -0.026 |   1.013 |    0.957 | 
     | 13]/D                                              |       | ]                                                  |            |        |         |          | 
     +------------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                                                    |       |            |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+------------+------------+-------+---------+----------| 
     | clk                                                |   ^   | clk        |            |       |   0.000 |    0.056 | 
     | clk__L1_I0/A                                       |   ^   | clk        | IN_5VX16   | 0.001 |   0.001 |    0.057 | 
     | clk__L1_I0/Q                                       |   v   | clk__L1_N0 | IN_5VX16   | 0.279 |   0.280 |    0.336 | 
     | clk__L2_I0/A                                       |   v   | clk__L1_N0 | BU_5VX16   | 0.002 |   0.282 |    0.338 | 
     | clk__L2_I0/Q                                       |   v   | clk__L2_N0 | BU_5VX16   | 0.175 |   0.458 |    0.513 | 
     | clk__L3_I1/A                                       |   v   | clk__L2_N0 | BU_5VX16   | 0.003 |   0.461 |    0.517 | 
     | clk__L3_I1/Q                                       |   v   | clk__L3_N1 | BU_5VX16   | 0.151 |   0.612 |    0.668 | 
     | clk__L4_I2/A                                       |   v   | clk__L3_N1 | IN_5VX8    | 0.002 |   0.614 |    0.669 | 
     | clk__L4_I2/Q                                       |   ^   | clk__L4_N2 | IN_5VX8    | 0.070 |   0.683 |    0.739 | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/Delay_out1_reg[ |   ^   | clk__L4_N2 | DFRRQ_5VX1 | 0.002 |   0.685 |    0.741 | 
     | 13]/C                                              |       |            |            |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 13: MET Hold Check with Pin u_FI_Full1/u_Subsystem/u_DC_filter/Delay_out1_
reg[10]/C 
Endpoint:   u_FI_Full1/u_Subsystem/u_DC_filter/Delay_out1_reg[10]/D (v) checked 
with  leading edge of 'Clock'
Beginpoint: DataIn[6]                                               (v) 
triggered by  leading edge of 'Clock'
Path Groups: {default}
Analysis View: MINview
Other End Arrival Time          0.681
+ Hold                          0.070
+ Phase Shift                   0.000
+ Uncertainty                   0.200
= Required Time                 0.951
  Arrival Time                  1.021
  Slack Time                    0.070
     Clock Rise Edge                      0.000
     + Input Delay                        0.500
     = Beginpoint Arrival Time            0.500
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |                        Net                         |    Cell    |  Delay | Arrival | Required | 
     |                                                    |       |                                                    |            |        |  Time   |   Time   | 
     |----------------------------------------------------+-------+----------------------------------------------------+------------+--------+---------+----------| 
     | DataIn[6]                                          |   v   | DataIn[6]                                          |            |        |   0.500 |    0.430 | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/final_adder_add |   v   | DataIn[6]                                          | BU_5VX2    |  0.001 |   0.501 |    0.430 | 
     | _77_38/FE_PHC366_DataIn_6_/A                       |       |                                                    |            |        |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/final_adder_add |   v   | u_FI_Full1/u_Subsystem/u_DC_filter/final_adder_add | BU_5VX2    |  0.189 |   0.690 |    0.620 | 
     | _77_38/FE_PHC366_DataIn_6_/Q                       |       | _77_38/FE_PHN366_DataIn_6_                         |            |        |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/final_adder_add |   v   | u_FI_Full1/u_Subsystem/u_DC_filter/final_adder_add | FA_5VX1    | -0.006 |   0.684 |    0.613 | 
     | _77_38/g424/B                                      |       | _77_38/FE_PHN366_DataIn_6_                         |            |        |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/final_adder_add |   v   | u_FI_Full1/u_Subsystem/u_DC_filter/Sum_add_temp[10 | FA_5VX1    |  0.357 |   1.041 |    0.970 | 
     | _77_38/g424/S                                      |       | ]                                                  |            |        |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/Delay_out1_reg[ |   v   | u_FI_Full1/u_Subsystem/u_DC_filter/Sum_add_temp[10 | DFRRQ_5VX2 | -0.020 |   1.021 |    0.951 | 
     | 10]/D                                              |       | ]                                                  |            |        |         |          | 
     +------------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                                                    |       |            |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+------------+------------+-------+---------+----------| 
     | clk                                                |   ^   | clk        |            |       |   0.000 |    0.070 | 
     | clk__L1_I0/A                                       |   ^   | clk        | IN_5VX16   | 0.001 |   0.001 |    0.071 | 
     | clk__L1_I0/Q                                       |   v   | clk__L1_N0 | IN_5VX16   | 0.279 |   0.280 |    0.350 | 
     | clk__L2_I0/A                                       |   v   | clk__L1_N0 | BU_5VX16   | 0.002 |   0.282 |    0.353 | 
     | clk__L2_I0/Q                                       |   v   | clk__L2_N0 | BU_5VX16   | 0.175 |   0.458 |    0.528 | 
     | clk__L3_I3/A                                       |   v   | clk__L2_N0 | BU_5VX12   | 0.002 |   0.460 |    0.530 | 
     | clk__L3_I3/Q                                       |   v   | clk__L3_N3 | BU_5VX12   | 0.144 |   0.604 |    0.675 | 
     | clk__L4_I5/A                                       |   v   | clk__L3_N3 | IN_5VX6    | 0.002 |   0.606 |    0.676 | 
     | clk__L4_I5/Q                                       |   ^   | clk__L4_N5 | IN_5VX6    | 0.074 |   0.680 |    0.750 | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/Delay_out1_reg[ |   ^   | clk__L4_N5 | DFRRQ_5VX2 | 0.000 |   0.681 |    0.751 | 
     | 10]/C                                              |       |            |            |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 14: MET Hold Check with Pin u_FI_Full1/u_Subsystem/u_DC_filter/Delay_out1_
reg[19]/C 
Endpoint:   u_FI_Full1/u_Subsystem/u_DC_filter/Delay_out1_reg[19]/D (v) checked 
with  leading edge of 'Clock'
Beginpoint: DataIn[12]                                              (v) 
triggered by  leading edge of 'Clock'
Path Groups: {default}
Analysis View: MINview
Other End Arrival Time          0.685
+ Hold                          0.076
+ Phase Shift                   0.000
+ Uncertainty                   0.200
= Required Time                 0.961
  Arrival Time                  1.083
  Slack Time                    0.122
     Clock Rise Edge                      0.000
     + Input Delay                        0.500
     = Beginpoint Arrival Time            0.500
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |                        Net                         |    Cell    | Delay | Arrival | Required | 
     |                                                    |       |                                                    |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+----------------------------------------------------+------------+-------+---------+----------| 
     | DataIn[12]                                         |   v   | DataIn[12]                                         |            |       |   0.500 |    0.378 | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/final_adder_add |   v   | DataIn[12]                                         | BU_5VX2    | 0.002 |   0.502 |    0.379 | 
     | _77_38/FE_PHC355_DataIn_12_/A                      |       |                                                    |            |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/final_adder_add |   v   | u_FI_Full1/u_Subsystem/u_DC_filter/final_adder_add | BU_5VX2    | 0.274 |   0.775 |    0.653 | 
     | _77_38/FE_PHC355_DataIn_12_/Q                      |       | _77_38/FE_PHN355_DataIn_12_                        |            |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/final_adder_add |   v   | u_FI_Full1/u_Subsystem/u_DC_filter/final_adder_add | FA_5VX1    | 0.000 |   0.776 |    0.653 | 
     | _77_38/g415/B                                      |       | _77_38/FE_PHN355_DataIn_12_                        |            |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/final_adder_add |   v   | u_FI_Full1/u_Subsystem/u_DC_filter/Sum_add_temp[19 | FA_5VX1    | 0.307 |   1.083 |    0.961 | 
     | _77_38/g415/S                                      |       | ]                                                  |            |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/Delay_out1_reg[ |   v   | u_FI_Full1/u_Subsystem/u_DC_filter/Sum_add_temp[19 | DFRRQ_5VX1 | 0.000 |   1.083 |    0.961 | 
     | 19]/D                                              |       | ]                                                  |            |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                                                    |       |            |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+------------+------------+-------+---------+----------| 
     | clk                                                |   ^   | clk        |            |       |   0.000 |    0.122 | 
     | clk__L1_I0/A                                       |   ^   | clk        | IN_5VX16   | 0.001 |   0.001 |    0.123 | 
     | clk__L1_I0/Q                                       |   v   | clk__L1_N0 | IN_5VX16   | 0.279 |   0.280 |    0.402 | 
     | clk__L2_I0/A                                       |   v   | clk__L1_N0 | BU_5VX16   | 0.002 |   0.282 |    0.405 | 
     | clk__L2_I0/Q                                       |   v   | clk__L2_N0 | BU_5VX16   | 0.175 |   0.458 |    0.580 | 
     | clk__L3_I1/A                                       |   v   | clk__L2_N0 | BU_5VX16   | 0.003 |   0.461 |    0.583 | 
     | clk__L3_I1/Q                                       |   v   | clk__L3_N1 | BU_5VX16   | 0.151 |   0.612 |    0.734 | 
     | clk__L4_I2/A                                       |   v   | clk__L3_N1 | IN_5VX8    | 0.002 |   0.614 |    0.736 | 
     | clk__L4_I2/Q                                       |   ^   | clk__L4_N2 | IN_5VX8    | 0.070 |   0.683 |    0.806 | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/Delay_out1_reg[ |   ^   | clk__L4_N2 | DFRRQ_5VX1 | 0.001 |   0.685 |    0.807 | 
     | 19]/C                                              |       |            |            |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 15: MET Hold Check with Pin u_FI_Full1/u_Subsystem/u_DC_filter/Delay_out1_
reg[17]/C 
Endpoint:   u_FI_Full1/u_Subsystem/u_DC_filter/Delay_out1_reg[17]/D (v) checked 
with  leading edge of 'Clock'
Beginpoint: DataIn[12]                                              (v) 
triggered by  leading edge of 'Clock'
Path Groups: {default}
Analysis View: MINview
Other End Arrival Time          0.685
+ Hold                          0.074
+ Phase Shift                   0.000
+ Uncertainty                   0.200
= Required Time                 0.959
  Arrival Time                  1.082
  Slack Time                    0.124
     Clock Rise Edge                      0.000
     + Input Delay                        0.500
     = Beginpoint Arrival Time            0.500
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |                        Net                         |    Cell    | Delay | Arrival | Required | 
     |                                                    |       |                                                    |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+----------------------------------------------------+------------+-------+---------+----------| 
     | DataIn[12]                                         |   v   | DataIn[12]                                         |            |       |   0.500 |    0.376 | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/final_adder_add |   v   | DataIn[12]                                         | BU_5VX2    | 0.002 |   0.502 |    0.378 | 
     | _77_38/FE_PHC355_DataIn_12_/A                      |       |                                                    |            |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/final_adder_add |   v   | u_FI_Full1/u_Subsystem/u_DC_filter/final_adder_add | BU_5VX2    | 0.274 |   0.775 |    0.652 | 
     | _77_38/FE_PHC355_DataIn_12_/Q                      |       | _77_38/FE_PHN355_DataIn_12_                        |            |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/final_adder_add |   v   | u_FI_Full1/u_Subsystem/u_DC_filter/final_adder_add | FA_5VX1    | 0.000 |   0.776 |    0.652 | 
     | _77_38/g417/B                                      |       | _77_38/FE_PHN355_DataIn_12_                        |            |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/final_adder_add |   v   | u_FI_Full1/u_Subsystem/u_DC_filter/Sum_add_temp[17 | FA_5VX1    | 0.307 |   1.082 |    0.959 | 
     | _77_38/g417/S                                      |       | ]                                                  |            |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/Delay_out1_reg[ |   v   | u_FI_Full1/u_Subsystem/u_DC_filter/Sum_add_temp[17 | DFRRQ_5VX2 | 0.000 |   1.082 |    0.959 | 
     | 17]/D                                              |       | ]                                                  |            |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                                                    |       |            |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+------------+------------+-------+---------+----------| 
     | clk                                                |   ^   | clk        |            |       |   0.000 |    0.124 | 
     | clk__L1_I0/A                                       |   ^   | clk        | IN_5VX16   | 0.001 |   0.001 |    0.125 | 
     | clk__L1_I0/Q                                       |   v   | clk__L1_N0 | IN_5VX16   | 0.279 |   0.280 |    0.404 | 
     | clk__L2_I0/A                                       |   v   | clk__L1_N0 | BU_5VX16   | 0.002 |   0.282 |    0.406 | 
     | clk__L2_I0/Q                                       |   v   | clk__L2_N0 | BU_5VX16   | 0.175 |   0.458 |    0.582 | 
     | clk__L3_I1/A                                       |   v   | clk__L2_N0 | BU_5VX16   | 0.003 |   0.461 |    0.585 | 
     | clk__L3_I1/Q                                       |   v   | clk__L3_N1 | BU_5VX16   | 0.151 |   0.612 |    0.736 | 
     | clk__L4_I2/A                                       |   v   | clk__L3_N1 | IN_5VX8    | 0.002 |   0.614 |    0.738 | 
     | clk__L4_I2/Q                                       |   ^   | clk__L4_N2 | IN_5VX8    | 0.070 |   0.683 |    0.807 | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/Delay_out1_reg[ |   ^   | clk__L4_N2 | DFRRQ_5VX2 | 0.001 |   0.685 |    0.809 | 
     | 17]/C                                              |       |            |            |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 16: MET Hold Check with Pin u_FI_Full1/u_Subsystem/u_DC_filter/Delay_out1_
reg[18]/C 
Endpoint:   u_FI_Full1/u_Subsystem/u_DC_filter/Delay_out1_reg[18]/D (v) checked 
with  leading edge of 'Clock'
Beginpoint: DataIn[12]                                              (v) 
triggered by  leading edge of 'Clock'
Path Groups: {default}
Analysis View: MINview
Other End Arrival Time          0.684
+ Hold                          0.076
+ Phase Shift                   0.000
+ Uncertainty                   0.200
= Required Time                 0.960
  Arrival Time                  1.091
  Slack Time                    0.131
     Clock Rise Edge                      0.000
     + Input Delay                        0.500
     = Beginpoint Arrival Time            0.500
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |                        Net                         |    Cell    | Delay | Arrival | Required | 
     |                                                    |       |                                                    |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+----------------------------------------------------+------------+-------+---------+----------| 
     | DataIn[12]                                         |   v   | DataIn[12]                                         |            |       |   0.500 |    0.369 | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/final_adder_add |   v   | DataIn[12]                                         | BU_5VX2    | 0.002 |   0.502 |    0.370 | 
     | _77_38/FE_PHC355_DataIn_12_/A                      |       |                                                    |            |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/final_adder_add |   v   | u_FI_Full1/u_Subsystem/u_DC_filter/final_adder_add | BU_5VX2    | 0.274 |   0.775 |    0.644 | 
     | _77_38/FE_PHC355_DataIn_12_/Q                      |       | _77_38/FE_PHN355_DataIn_12_                        |            |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/final_adder_add |   v   | u_FI_Full1/u_Subsystem/u_DC_filter/final_adder_add | FA_5VX1    | 0.000 |   0.776 |    0.644 | 
     | _77_38/g416/B                                      |       | _77_38/FE_PHN355_DataIn_12_                        |            |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/final_adder_add |   v   | u_FI_Full1/u_Subsystem/u_DC_filter/Sum_add_temp[18 | FA_5VX1    | 0.315 |   1.091 |    0.960 | 
     | _77_38/g416/S                                      |       | ]                                                  |            |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/Delay_out1_reg[ |   v   | u_FI_Full1/u_Subsystem/u_DC_filter/Sum_add_temp[18 | DFRRQ_5VX1 | 0.000 |   1.091 |    0.960 | 
     | 18]/D                                              |       | ]                                                  |            |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                                                    |       |            |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+------------+------------+-------+---------+----------| 
     | clk                                                |   ^   | clk        |            |       |   0.000 |    0.131 | 
     | clk__L1_I0/A                                       |   ^   | clk        | IN_5VX16   | 0.001 |   0.001 |    0.132 | 
     | clk__L1_I0/Q                                       |   v   | clk__L1_N0 | IN_5VX16   | 0.279 |   0.280 |    0.411 | 
     | clk__L2_I0/A                                       |   v   | clk__L1_N0 | BU_5VX16   | 0.002 |   0.282 |    0.414 | 
     | clk__L2_I0/Q                                       |   v   | clk__L2_N0 | BU_5VX16   | 0.175 |   0.458 |    0.589 | 
     | clk__L3_I1/A                                       |   v   | clk__L2_N0 | BU_5VX16   | 0.003 |   0.461 |    0.592 | 
     | clk__L3_I1/Q                                       |   v   | clk__L3_N1 | BU_5VX16   | 0.151 |   0.612 |    0.743 | 
     | clk__L4_I2/A                                       |   v   | clk__L3_N1 | IN_5VX8    | 0.002 |   0.614 |    0.745 | 
     | clk__L4_I2/Q                                       |   ^   | clk__L4_N2 | IN_5VX8    | 0.070 |   0.683 |    0.815 | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/Delay_out1_reg[ |   ^   | clk__L4_N2 | DFRRQ_5VX1 | 0.001 |   0.684 |    0.816 | 
     | 18]/C                                              |       |            |            |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 17: MET Hold Check with Pin u_FI_Full1/u_Subsystem/u_DC_filter/Delay_out1_
reg[20]/C 
Endpoint:   u_FI_Full1/u_Subsystem/u_DC_filter/Delay_out1_reg[20]/D (v) checked 
with  leading edge of 'Clock'
Beginpoint: DataIn[12]                                              (v) 
triggered by  leading edge of 'Clock'
Path Groups: {default}
Analysis View: MINview
Other End Arrival Time          0.685
+ Hold                          0.076
+ Phase Shift                   0.000
+ Uncertainty                   0.200
= Required Time                 0.960
  Arrival Time                  1.158
  Slack Time                    0.198
     Clock Rise Edge                      0.000
     + Input Delay                        0.500
     = Beginpoint Arrival Time            0.500
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |                        Net                         |    Cell    | Delay | Arrival | Required | 
     |                                                    |       |                                                    |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+----------------------------------------------------+------------+-------+---------+----------| 
     | DataIn[12]                                         |   v   | DataIn[12]                                         |            |       |   0.500 |    0.302 | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/final_adder_add |   v   | DataIn[12]                                         | BU_5VX2    | 0.002 |   0.502 |    0.304 | 
     | _77_38/FE_PHC355_DataIn_12_/A                      |       |                                                    |            |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/final_adder_add |   v   | u_FI_Full1/u_Subsystem/u_DC_filter/final_adder_add | BU_5VX2    | 0.274 |   0.775 |    0.578 | 
     | _77_38/FE_PHC355_DataIn_12_/Q                      |       | _77_38/FE_PHN355_DataIn_12_                        |            |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/final_adder_add |   v   | u_FI_Full1/u_Subsystem/u_DC_filter/final_adder_add | EO3_5VX1   | 0.000 |   0.775 |    0.578 | 
     | _77_38/g414/C                                      |       | _77_38/FE_PHN355_DataIn_12_                        |            |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/final_adder_add |   v   | u_FI_Full1/u_Subsystem/u_DC_filter/Sum_add_temp[20 | EO3_5VX1   | 0.382 |   1.158 |    0.960 | 
     | _77_38/g414/Q                                      |       | ]                                                  |            |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/Delay_out1_reg[ |   v   | u_FI_Full1/u_Subsystem/u_DC_filter/Sum_add_temp[20 | DFRRQ_5VX1 | 0.000 |   1.158 |    0.960 | 
     | 20]/D                                              |       | ]                                                  |            |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                                                    |       |            |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+------------+------------+-------+---------+----------| 
     | clk                                                |   ^   | clk        |            |       |   0.000 |    0.198 | 
     | clk__L1_I0/A                                       |   ^   | clk        | IN_5VX16   | 0.001 |   0.001 |    0.199 | 
     | clk__L1_I0/Q                                       |   v   | clk__L1_N0 | IN_5VX16   | 0.279 |   0.280 |    0.478 | 
     | clk__L2_I0/A                                       |   v   | clk__L1_N0 | BU_5VX16   | 0.002 |   0.282 |    0.480 | 
     | clk__L2_I0/Q                                       |   v   | clk__L2_N0 | BU_5VX16   | 0.175 |   0.458 |    0.655 | 
     | clk__L3_I1/A                                       |   v   | clk__L2_N0 | BU_5VX16   | 0.003 |   0.461 |    0.658 | 
     | clk__L3_I1/Q                                       |   v   | clk__L3_N1 | BU_5VX16   | 0.151 |   0.612 |    0.810 | 
     | clk__L4_I2/A                                       |   v   | clk__L3_N1 | IN_5VX8    | 0.002 |   0.614 |    0.811 | 
     | clk__L4_I2/Q                                       |   ^   | clk__L4_N2 | IN_5VX8    | 0.070 |   0.683 |    0.881 | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/Delay_out1_reg[ |   ^   | clk__L4_N2 | DFRRQ_5VX1 | 0.001 |   0.685 |    0.882 | 
     | 20]/C                                              |       |            |            |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 18: MET Hold Check with Pin u_FI_Full1/u_GilbertTransformer/Delay1_out1_
reg[6]/C 
Endpoint:   u_FI_Full1/u_GilbertTransformer/Delay1_out1_reg[6]/D (v) checked 
with  leading edge of 'Clock'
Beginpoint: DataIn[5]                                            (^) triggered 
by  leading edge of 'Clock'
Path Groups: {default}
Analysis View: MINview
Other End Arrival Time          0.683
+ Hold                          0.070
+ Phase Shift                   0.000
+ Uncertainty                   0.200
= Required Time                 0.953
  Arrival Time                  1.483
  Slack Time                    0.529
     Clock Rise Edge                      0.000
     + Input Delay                        0.500
     = Beginpoint Arrival Time            0.500
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |                        Net                         |    Cell    | Delay | Arrival | Required | 
     |                                                    |       |                                                    |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+----------------------------------------------------+------------+-------+---------+----------| 
     | DataIn[5]                                          |   ^   | DataIn[5]                                          |            |       |   0.500 |   -0.029 | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   ^   | DataIn[5]                                          | NA2_5VX1   | 0.001 |   0.501 |   -0.029 | 
     | _40_groupi/FE_RC_738_0/A                           |       |                                                    |            |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   v   | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 | NA2_5VX1   | 0.068 |   0.568 |    0.039 | 
     | _40_groupi/FE_RC_738_0/Q                           |       | _40_groupi/FE_RN_527_0                             |            |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   v   | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 | NA22_5VX1  | 0.000 |   0.568 |    0.039 | 
     | _40_groupi/FE_RC_737_0/C                           |       | _40_groupi/FE_RN_527_0                             |            |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   ^   | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 | NA22_5VX1  | 0.127 |   0.695 |    0.166 | 
     | _40_groupi/FE_RC_737_0/Q                           |       | _40_groupi/n_222                                   |            |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   ^   | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 | OR2_5VX2   | 0.000 |   0.695 |    0.166 | 
     | _40_groupi/g5087/B                                 |       | _40_groupi/n_222                                   |            |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   ^   | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 | OR2_5VX2   | 0.187 |   0.882 |    0.352 | 
     | _40_groupi/g5087/Q                                 |       | _40_groupi/n_112                                   |            |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   ^   | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 | NA2_5VX1   | 0.000 |   0.882 |    0.352 | 
     | _40_groupi/g5036/A                                 |       | _40_groupi/n_112                                   |            |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   v   | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 | NA2_5VX1   | 0.113 |   0.995 |    0.465 | 
     | _40_groupi/g5036/Q                                 |       | _40_groupi/n_145                                   |            |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   v   | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 | NA22_5VX1  | 0.000 |   0.995 |    0.465 | 
     | _40_groupi/FE_RC_1019_0/B                          |       | _40_groupi/n_145                                   |            |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   v   | u_FI_Full1/FE_OFN15_DC_Out_6_                      | NA22_5VX1  | 0.253 |   1.248 |    0.719 | 
     | _40_groupi/FE_RC_1019_0/Q                          |       |                                                    |            |       |         |          | 
     | u_FI_Full1/FE_OFC16_DC_Out_6_/A                    |   v   | u_FI_Full1/FE_OFN15_DC_Out_6_                      | BU_5VX8    | 0.000 |   1.248 |    0.719 | 
     | u_FI_Full1/FE_OFC16_DC_Out_6_/Q                    |   v   | DC_Out[6]                                          | BU_5VX8    | 0.230 |   1.478 |    0.949 | 
     | u_FI_Full1/u_GilbertTransformer/Delay1_out1_reg[6] |   v   | DC_Out[6]                                          | DFRRQ_5VX1 | 0.005 |   1.483 |    0.953 | 
     | /D                                                 |       |                                                    |            |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                                                    |       |            |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+------------+------------+-------+---------+----------| 
     | clk                                                |   ^   | clk        |            |       |   0.000 |    0.529 | 
     | clk__L1_I0/A                                       |   ^   | clk        | IN_5VX16   | 0.001 |   0.001 |    0.530 | 
     | clk__L1_I0/Q                                       |   v   | clk__L1_N0 | IN_5VX16   | 0.279 |   0.280 |    0.809 | 
     | clk__L2_I0/A                                       |   v   | clk__L1_N0 | BU_5VX16   | 0.002 |   0.282 |    0.812 | 
     | clk__L2_I0/Q                                       |   v   | clk__L2_N0 | BU_5VX16   | 0.175 |   0.458 |    0.987 | 
     | clk__L3_I0/A                                       |   v   | clk__L2_N0 | BU_5VX16   | 0.005 |   0.462 |    0.992 | 
     | clk__L3_I0/Q                                       |   v   | clk__L3_N0 | BU_5VX16   | 0.154 |   0.616 |    1.145 | 
     | clk__L4_I1/A                                       |   v   | clk__L3_N0 | IN_5VX8    | 0.002 |   0.618 |    1.147 | 
     | clk__L4_I1/Q                                       |   ^   | clk__L4_N1 | IN_5VX8    | 0.064 |   0.682 |    1.211 | 
     | u_FI_Full1/u_GilbertTransformer/Delay1_out1_reg[6] |   ^   | clk__L4_N1 | DFRRQ_5VX1 | 0.001 |   0.683 |    1.212 | 
     | /C                                                 |       |            |            |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 19: MET Hold Check with Pin u_FI_Full1/u_GilbertTransformer/Delay1_out1_
reg[1]/C 
Endpoint:   u_FI_Full1/u_GilbertTransformer/Delay1_out1_reg[1]/D (v) checked 
with  leading edge of 'Clock'
Beginpoint: DataIn[0]                                            (^) triggered 
by  leading edge of 'Clock'
Path Groups: {default}
Analysis View: MINview
Other End Arrival Time          0.683
+ Hold                          0.069
+ Phase Shift                   0.000
+ Uncertainty                   0.200
= Required Time                 0.953
  Arrival Time                  1.564
  Slack Time                    0.611
     Clock Rise Edge                      0.000
     + Input Delay                        0.500
     = Beginpoint Arrival Time            0.500
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |                        Net                         |    Cell    | Delay | Arrival | Required | 
     |                                                    |       |                                                    |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+----------------------------------------------------+------------+-------+---------+----------| 
     | DataIn[0]                                          |   ^   | DataIn[0]                                          |            |       |   0.500 |   -0.111 | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   ^   | DataIn[0]                                          | NA2_5VX1   | 0.001 |   0.500 |   -0.111 | 
     | _40_groupi/FE_RC_513_0/A                           |       |                                                    |            |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   v   | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 | NA2_5VX1   | 0.138 |   0.638 |    0.027 | 
     | _40_groupi/FE_RC_513_0/Q                           |       | _40_groupi/FE_RN_370_0                             |            |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   v   | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 | NA22_5VX2  | 0.000 |   0.638 |    0.027 | 
     | _40_groupi/FE_RC_512_0/C                           |       | _40_groupi/FE_RN_370_0                             |            |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   ^   | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 | NA22_5VX2  | 0.118 |   0.756 |    0.144 | 
     | _40_groupi/FE_RC_512_0/Q                           |       | _40_groupi/n_212                                   |            |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   ^   | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 | OR2_5VX2   | 0.000 |   0.756 |    0.144 | 
     | _40_groupi/g5086/B                                 |       | _40_groupi/n_212                                   |            |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   ^   | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 | OR2_5VX2   | 0.170 |   0.925 |    0.314 | 
     | _40_groupi/g5086/Q                                 |       | _40_groupi/n_113                                   |            |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   ^   | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 | NA2_5VX1   | 0.000 |   0.925 |    0.314 | 
     | _40_groupi/g5033/A                                 |       | _40_groupi/n_113                                   |            |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   v   | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 | NA2_5VX1   | 0.091 |   1.016 |    0.405 | 
     | _40_groupi/g5033/Q                                 |       | _40_groupi/n_147                                   |            |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   v   | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 | EN2_5VX0   | 0.000 |   1.016 |    0.405 | 
     | _40_groupi/g5097/A                                 |       | _40_groupi/n_147                                   |            |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   v   | u_FI_Full1/FE_OFN25_DC_Out_1_                      | EN2_5VX0   | 0.278 |   1.295 |    0.684 | 
     | _40_groupi/g5097/Q                                 |       |                                                    |            |       |         |          | 
     | u_FI_Full1/FE_OFC26_DC_Out_1_/A                    |   v   | u_FI_Full1/FE_OFN25_DC_Out_1_                      | BU_5VX6    | 0.000 |   1.295 |    0.684 | 
     | u_FI_Full1/FE_OFC26_DC_Out_1_/Q                    |   v   | DC_Out[1]                                          | BU_5VX6    | 0.259 |   1.554 |    0.943 | 
     | u_FI_Full1/u_GilbertTransformer/Delay1_out1_reg[1] |   v   | DC_Out[1]                                          | DFRRQ_5VX1 | 0.009 |   1.564 |    0.953 | 
     | /D                                                 |       |                                                    |            |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                                                    |       |            |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+------------+------------+-------+---------+----------| 
     | clk                                                |   ^   | clk        |            |       |   0.000 |    0.611 | 
     | clk__L1_I0/A                                       |   ^   | clk        | IN_5VX16   | 0.001 |   0.001 |    0.612 | 
     | clk__L1_I0/Q                                       |   v   | clk__L1_N0 | IN_5VX16   | 0.279 |   0.280 |    0.891 | 
     | clk__L2_I0/A                                       |   v   | clk__L1_N0 | BU_5VX16   | 0.002 |   0.282 |    0.893 | 
     | clk__L2_I0/Q                                       |   v   | clk__L2_N0 | BU_5VX16   | 0.175 |   0.458 |    1.069 | 
     | clk__L3_I0/A                                       |   v   | clk__L2_N0 | BU_5VX16   | 0.005 |   0.462 |    1.073 | 
     | clk__L3_I0/Q                                       |   v   | clk__L3_N0 | BU_5VX16   | 0.154 |   0.616 |    1.227 | 
     | clk__L4_I0/A                                       |   v   | clk__L3_N0 | IN_5VX8    | 0.002 |   0.618 |    1.229 | 
     | clk__L4_I0/Q                                       |   ^   | clk__L4_N0 | IN_5VX8    | 0.065 |   0.683 |    1.294 | 
     | u_FI_Full1/u_GilbertTransformer/Delay1_out1_reg[1] |   ^   | clk__L4_N0 | DFRRQ_5VX1 | 0.001 |   0.683 |    1.295 | 
     | /C                                                 |       |            |            |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 20: MET Hold Check with Pin u_FI_Full1/u_GilbertTransformer/Delay1_out1_
reg[3]/C 
Endpoint:   u_FI_Full1/u_GilbertTransformer/Delay1_out1_reg[3]/D (v) checked 
with  leading edge of 'Clock'
Beginpoint: DataIn[2]                                            (v) triggered 
by  leading edge of 'Clock'
Path Groups: {default}
Analysis View: MINview
Other End Arrival Time          0.683
+ Hold                          0.061
+ Phase Shift                   0.000
+ Uncertainty                   0.200
= Required Time                 0.944
  Arrival Time                  1.587
  Slack Time                    0.643
     Clock Rise Edge                      0.000
     + Input Delay                        0.500
     = Beginpoint Arrival Time            0.500
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |                        Net                         |    Cell    |  Delay | Arrival | Required | 
     |                                                    |       |                                                    |            |        |  Time   |   Time   | 
     |----------------------------------------------------+-------+----------------------------------------------------+------------+--------+---------+----------| 
     | DataIn[2]                                          |   v   | DataIn[2]                                          |            |        |   0.500 |   -0.143 | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   v   | DataIn[2]                                          | NA22_5VX1  |  0.001 |   0.501 |   -0.142 | 
     | _40_groupi/FE_RC_562_0/A                           |       |                                                    |            |        |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   v   | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 | NA22_5VX1  |  0.290 |   0.790 |    0.148 | 
     | _40_groupi/FE_RC_562_0/Q                           |       | _40_groupi/n_216                                   |            |        |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   v   | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 | NA2_5VX1   | -0.053 |   0.738 |    0.095 | 
     | _40_groupi/FE_RC_650_0/A                           |       | _40_groupi/n_216                                   |            |        |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   ^   | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 | NA2_5VX1   |  0.145 |   0.882 |    0.240 | 
     | _40_groupi/FE_RC_650_0/Q                           |       | _40_groupi/FE_RN_473_0                             |            |        |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   ^   | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 | NA2_5VX1   |  0.000 |   0.882 |    0.240 | 
     | _40_groupi/FE_RC_649_0/B                           |       | _40_groupi/FE_RN_473_0                             |            |        |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   v   | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 | NA2_5VX1   |  0.083 |   0.966 |    0.323 | 
     | _40_groupi/FE_RC_649_0/Q                           |       | _40_groupi/FE_RN_474_0                             |            |        |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   v   | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 | NA2_5VX1   |  0.000 |   0.966 |    0.323 | 
     | _40_groupi/FE_RC_648_0/A                           |       | _40_groupi/FE_RN_474_0                             |            |        |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   ^   | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 | NA2_5VX1   |  0.179 |   1.145 |    0.502 | 
     | _40_groupi/FE_RC_648_0/Q                           |       | _40_groupi/FE_RN_475_0                             |            |        |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   ^   | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 | NA2_5VX4   |  0.000 |   1.145 |    0.502 | 
     | _40_groupi/FE_RC_871_0/B                           |       | _40_groupi/FE_RN_475_0                             |            |        |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   v   | u_FI_Full1/FE_OCPN270_DC_Out_3_                    | NA2_5VX4   |  0.131 |   1.276 |    0.633 | 
     | _40_groupi/FE_RC_871_0/Q                           |       |                                                    |            |        |         |          | 
     | u_FI_Full1/FE_OCPC271_DC_Out_3_/A                  |   v   | u_FI_Full1/FE_OCPN270_DC_Out_3_                    | BU_5VX1    | -0.001 |   1.275 |    0.632 | 
     | u_FI_Full1/FE_OCPC271_DC_Out_3_/Q                  |   v   | DC_Out[3]                                          | BU_5VX1    |  0.336 |   1.611 |    0.968 | 
     | u_FI_Full1/u_GilbertTransformer/Delay1_out1_reg[3] |   v   | DC_Out[3]                                          | DFRRQ_5VX1 | -0.024 |   1.587 |    0.944 | 
     | /D                                                 |       |                                                    |            |        |         |          | 
     +------------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                                                    |       |            |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+------------+------------+-------+---------+----------| 
     | clk                                                |   ^   | clk        |            |       |   0.000 |    0.643 | 
     | clk__L1_I0/A                                       |   ^   | clk        | IN_5VX16   | 0.001 |   0.001 |    0.644 | 
     | clk__L1_I0/Q                                       |   v   | clk__L1_N0 | IN_5VX16   | 0.279 |   0.280 |    0.923 | 
     | clk__L2_I0/A                                       |   v   | clk__L1_N0 | BU_5VX16   | 0.002 |   0.282 |    0.925 | 
     | clk__L2_I0/Q                                       |   v   | clk__L2_N0 | BU_5VX16   | 0.175 |   0.458 |    1.100 | 
     | clk__L3_I0/A                                       |   v   | clk__L2_N0 | BU_5VX16   | 0.005 |   0.462 |    1.105 | 
     | clk__L3_I0/Q                                       |   v   | clk__L3_N0 | BU_5VX16   | 0.154 |   0.616 |    1.259 | 
     | clk__L4_I0/A                                       |   v   | clk__L3_N0 | IN_5VX8    | 0.002 |   0.618 |    1.260 | 
     | clk__L4_I0/Q                                       |   ^   | clk__L4_N0 | IN_5VX8    | 0.065 |   0.683 |    1.326 | 
     | u_FI_Full1/u_GilbertTransformer/Delay1_out1_reg[3] |   ^   | clk__L4_N0 | DFRRQ_5VX1 | 0.001 |   0.683 |    1.326 | 
     | /C                                                 |       |            |            |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 21: MET Hold Check with Pin u_FI_Full1/u_GilbertTransformer/Delay1_out1_
reg[12]/C 
Endpoint:   u_FI_Full1/u_GilbertTransformer/Delay1_out1_reg[12]/D (v) checked 
with  leading edge of 'Clock'
Beginpoint: DataIn[10]                                            (v) triggered 
by  leading edge of 'Clock'
Path Groups: {default}
Analysis View: MINview
Other End Arrival Time          0.683
+ Hold                          0.067
+ Phase Shift                   0.000
+ Uncertainty                   0.200
= Required Time                 0.950
  Arrival Time                  1.650
  Slack Time                    0.700
     Clock Rise Edge                      0.000
     + Input Delay                        0.500
     = Beginpoint Arrival Time            0.500
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |                        Net                         |    Cell    |  Delay | Arrival | Required | 
     |                                                    |       |                                                    |            |        |  Time   |   Time   | 
     |----------------------------------------------------+-------+----------------------------------------------------+------------+--------+---------+----------| 
     | DataIn[10]                                         |   v   | DataIn[10]                                         |            |        |   0.500 |   -0.200 | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   v   | DataIn[10]                                         | NA2_5VX1   |  0.002 |   0.502 |   -0.198 | 
     | _40_groupi/FE_RC_1056_0/A                          |       |                                                    |            |        |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   ^   | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 | NA2_5VX1   |  0.076 |   0.578 |   -0.122 | 
     | _40_groupi/FE_RC_1056_0/Q                          |       | _40_groupi/FE_RN_724_0                             |            |        |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   ^   | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 | NA2_5VX1   |  0.000 |   0.578 |   -0.122 | 
     | _40_groupi/FE_RC_1054_0/B                          |       | _40_groupi/FE_RN_724_0                             |            |        |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   v   | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 | NA2_5VX1   |  0.108 |   0.686 |   -0.014 | 
     | _40_groupi/FE_RC_1054_0/Q                          |       | _40_groupi/n_208                                   |            |        |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   v   | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 | NA2_5VX1   |  0.000 |   0.686 |   -0.014 | 
     | _40_groupi/g5045/B                                 |       | _40_groupi/n_208                                   |            |        |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   ^   | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 | NA2_5VX1   |  0.164 |   0.850 |    0.150 | 
     | _40_groupi/g5045/Q                                 |       | _40_groupi/n_140                                   |            |        |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   ^   | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 | ON21_5VX1  |  0.000 |   0.850 |    0.150 | 
     | _40_groupi/g5109/C                                 |       | _40_groupi/n_140                                   |            |        |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   v   | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 | ON21_5VX1  |  0.091 |   0.940 |    0.241 | 
     | _40_groupi/g5109/Q                                 |       | _40_groupi/n_202                                   |            |        |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   v   | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 | EO3_5VX1   |  0.000 |   0.940 |    0.241 | 
     | _40_groupi/g5108/A                                 |       | _40_groupi/n_202                                   |            |        |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   v   | u_FI_Full1/FE_OFN17_DC_Out_12_                     | EO3_5VX1   |  0.287 |   1.228 |    0.528 | 
     | _40_groupi/g5108/Q                                 |       |                                                    |            |        |         |          | 
     | u_FI_Full1/FE_OFC18_DC_Out_12_/A                   |   v   | u_FI_Full1/FE_OFN17_DC_Out_12_                     | BU_5VX6    |  0.000 |   1.228 |    0.528 | 
     | u_FI_Full1/FE_OFC18_DC_Out_12_/Q                   |   v   | u_FI_Full1/FE_OCPN249_DC_Out_12_                   | BU_5VX6    |  0.181 |   1.409 |    0.710 | 
     | u_FI_Full1/FE_OCPC338_DC_Out_12_/A                 |   v   | u_FI_Full1/FE_OCPN249_DC_Out_12_                   | BU_5VX1    |  0.000 |   1.410 |    0.710 | 
     | u_FI_Full1/FE_OCPC338_DC_Out_12_/Q                 |   v   | u_FI_Full1/FE_OCPN338_DC_Out_12_                   | BU_5VX1    |  0.252 |   1.661 |    0.961 | 
     | u_FI_Full1/u_GilbertTransformer/Delay1_out1_reg[12 |   v   | u_FI_Full1/FE_OCPN338_DC_Out_12_                   | DFRRQ_5VX1 | -0.011 |   1.650 |    0.950 | 
     | ]/D                                                |       |                                                    |            |        |         |          | 
     +------------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                                                    |       |            |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+------------+------------+-------+---------+----------| 
     | clk                                                |   ^   | clk        |            |       |   0.000 |    0.699 | 
     | clk__L1_I0/A                                       |   ^   | clk        | IN_5VX16   | 0.001 |   0.001 |    0.701 | 
     | clk__L1_I0/Q                                       |   v   | clk__L1_N0 | IN_5VX16   | 0.279 |   0.280 |    0.979 | 
     | clk__L2_I0/A                                       |   v   | clk__L1_N0 | BU_5VX16   | 0.002 |   0.282 |    0.982 | 
     | clk__L2_I0/Q                                       |   v   | clk__L2_N0 | BU_5VX16   | 0.175 |   0.458 |    1.157 | 
     | clk__L3_I0/A                                       |   v   | clk__L2_N0 | BU_5VX16   | 0.005 |   0.462 |    1.162 | 
     | clk__L3_I0/Q                                       |   v   | clk__L3_N0 | BU_5VX16   | 0.154 |   0.616 |    1.316 | 
     | clk__L4_I1/A                                       |   v   | clk__L3_N0 | IN_5VX8    | 0.002 |   0.618 |    1.317 | 
     | clk__L4_I1/Q                                       |   ^   | clk__L4_N1 | IN_5VX8    | 0.064 |   0.682 |    1.381 | 
     | u_FI_Full1/u_GilbertTransformer/Delay1_out1_reg[12 |   ^   | clk__L4_N1 | DFRRQ_5VX1 | 0.001 |   0.683 |    1.382 | 
     | ]/C                                                |       |            |            |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 22: MET Hold Check with Pin u_FI_Full1/u_GilbertTransformer/Delay1_out1_
reg[0]/C 
Endpoint:   u_FI_Full1/u_GilbertTransformer/Delay1_out1_reg[0]/D (v) checked 
with  leading edge of 'Clock'
Beginpoint: DataIn[0]                                            (v) triggered 
by  leading edge of 'Clock'
Path Groups: {default}
Analysis View: MINview
Other End Arrival Time          0.683
+ Hold                          0.052
+ Phase Shift                   0.000
+ Uncertainty                   0.200
= Required Time                 0.935
  Arrival Time                  1.709
  Slack Time                    0.774
     Clock Rise Edge                      0.000
     + Input Delay                        0.500
     = Beginpoint Arrival Time            0.500
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |                        Net                         |    Cell    |  Delay | Arrival | Required | 
     |                                                    |       |                                                    |            |        |  Time   |   Time   | 
     |----------------------------------------------------+-------+----------------------------------------------------+------------+--------+---------+----------| 
     | DataIn[0]                                          |   v   | DataIn[0]                                          |            |        |   0.500 |   -0.274 | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   v   | DataIn[0]                                          | NA2_5VX1   |  0.001 |   0.501 |   -0.273 | 
     | _40_groupi/FE_RC_513_0/A                           |       |                                                    |            |        |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   ^   | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 | NA2_5VX1   |  0.163 |   0.663 |   -0.110 | 
     | _40_groupi/FE_RC_513_0/Q                           |       | _40_groupi/FE_RN_370_0                             |            |        |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   ^   | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 | NA22_5VX1  |  0.000 |   0.663 |   -0.110 | 
     | _40_groupi/FE_RC_507_0/A                           |       | _40_groupi/FE_RN_370_0                             |            |        |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   ^   | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 | NA22_5VX1  |  0.207 |   0.870 |    0.097 | 
     | _40_groupi/FE_RC_507_0/Q                           |       | _40_groupi/FE_RN_375_0                             |            |        |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   ^   | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 | NA2I1_5VX2 |  0.000 |   0.870 |    0.097 | 
     | _40_groupi/FE_RC_590_0/B                           |       | _40_groupi/FE_RN_375_0                             |            |        |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   v   | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 | NA2I1_5VX2 |  0.090 |   0.960 |    0.186 | 
     | _40_groupi/FE_RC_590_0/Q                           |       | _40_groupi/n_213                                   |            |        |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   v   | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 | NA2_5VX1   |  0.000 |   0.960 |    0.186 | 
     | _40_groupi/g5051/A                                 |       | _40_groupi/n_213                                   |            |        |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   ^   | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 | NA2_5VX1   |  0.175 |   1.134 |    0.361 | 
     | _40_groupi/g5051/Q                                 |       | _40_groupi/n_137                                   |            |        |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   ^   | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 | NA2_5VX1   |  0.000 |   1.134 |    0.361 | 
     | _40_groupi/g5025/B                                 |       | _40_groupi/n_137                                   |            |        |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   v   | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 | NA2_5VX1   |  0.195 |   1.329 |    0.555 | 
     | _40_groupi/g5025/Q                                 |       | _40_groupi/n_153                                   |            |        |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   v   | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 | EN2_5VX4   |  0.000 |   1.329 |    0.555 | 
     | _40_groupi/g5098/A                                 |       | _40_groupi/n_153                                   |            |        |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   v   | DC_Out[0]                                          | EN2_5VX4   |  0.389 |   1.718 |    0.944 | 
     | _40_groupi/g5098/Q                                 |       |                                                    |            |        |         |          | 
     | u_FI_Full1/u_GilbertTransformer/Delay1_out1_reg[0] |   v   | DC_Out[0]                                          | DFRRQ_5VX1 | -0.009 |   1.709 |    0.935 | 
     | /D                                                 |       |                                                    |            |        |         |          | 
     +------------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                                                    |       |            |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+------------+------------+-------+---------+----------| 
     | clk                                                |   ^   | clk        |            |       |   0.000 |    0.774 | 
     | clk__L1_I0/A                                       |   ^   | clk        | IN_5VX16   | 0.001 |   0.001 |    0.775 | 
     | clk__L1_I0/Q                                       |   v   | clk__L1_N0 | IN_5VX16   | 0.279 |   0.280 |    1.054 | 
     | clk__L2_I0/A                                       |   v   | clk__L1_N0 | BU_5VX16   | 0.002 |   0.282 |    1.056 | 
     | clk__L2_I0/Q                                       |   v   | clk__L2_N0 | BU_5VX16   | 0.175 |   0.458 |    1.231 | 
     | clk__L3_I0/A                                       |   v   | clk__L2_N0 | BU_5VX16   | 0.005 |   0.462 |    1.236 | 
     | clk__L3_I0/Q                                       |   v   | clk__L3_N0 | BU_5VX16   | 0.154 |   0.616 |    1.390 | 
     | clk__L4_I0/A                                       |   v   | clk__L3_N0 | IN_5VX8    | 0.002 |   0.618 |    1.391 | 
     | clk__L4_I0/Q                                       |   ^   | clk__L4_N0 | IN_5VX8    | 0.065 |   0.683 |    1.456 | 
     | u_FI_Full1/u_GilbertTransformer/Delay1_out1_reg[0] |   ^   | clk__L4_N0 | DFRRQ_5VX1 | 0.001 |   0.683 |    1.457 | 
     | /C                                                 |       |            |            |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 23: MET Hold Check with Pin u_FI_Full1/u_GilbertTransformer/Delay1_out1_
reg[11]/C 
Endpoint:   u_FI_Full1/u_GilbertTransformer/Delay1_out1_reg[11]/D (v) checked 
with  leading edge of 'Clock'
Beginpoint: DataIn[9]                                             (^) triggered 
by  leading edge of 'Clock'
Path Groups: {default}
Analysis View: MINview
Other End Arrival Time          0.693
+ Hold                          0.042
+ Phase Shift                   0.000
+ Uncertainty                   0.200
= Required Time                 0.935
  Arrival Time                  1.757
  Slack Time                    0.822
     Clock Rise Edge                      0.000
     + Input Delay                        0.500
     = Beginpoint Arrival Time            0.500
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |                        Net                         |    Cell    |  Delay | Arrival | Required | 
     |                                                    |       |                                                    |            |        |  Time   |   Time   | 
     |----------------------------------------------------+-------+----------------------------------------------------+------------+--------+---------+----------| 
     | DataIn[9]                                          |   ^   | DataIn[9]                                          |            |        |   0.500 |   -0.322 | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   ^   | DataIn[9]                                          | NA2_5VX1   |  0.001 |   0.501 |   -0.320 | 
     | _40_groupi/FE_RC_1111_0/A                          |       |                                                    |            |        |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   v   | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 | NA2_5VX1   |  0.097 |   0.598 |   -0.223 | 
     | _40_groupi/FE_RC_1111_0/Q                          |       | _40_groupi/FE_RN_761_0                             |            |        |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   v   | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 | NA22_5VX2  |  0.000 |   0.598 |   -0.223 | 
     | _40_groupi/FE_RC_1110_0/C                          |       | _40_groupi/FE_RN_761_0                             |            |        |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   ^   | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 | NA22_5VX2  |  0.113 |   0.711 |   -0.111 | 
     | _40_groupi/FE_RC_1110_0/Q                          |       | _40_groupi/n_206                                   |            |        |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   ^   | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 | NA2_5VX2   |  0.000 |   0.711 |   -0.111 | 
     | _40_groupi/g5066/B                                 |       | _40_groupi/n_206                                   |            |        |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   v   | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 | NA2_5VX2   |  0.102 |   0.813 |   -0.009 | 
     | _40_groupi/g5066/Q                                 |       | _40_groupi/n_128                                   |            |        |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   v   | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 | NA22_5VX2  |  0.000 |   0.813 |   -0.009 | 
     | _40_groupi/g4985/C                                 |       | _40_groupi/n_128                                   |            |        |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   ^   | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 | NA22_5VX2  |  0.113 |   0.926 |    0.104 | 
     | _40_groupi/g4985/Q                                 |       | _40_groupi/n_177                                   |            |        |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   ^   | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 | NA22_5VX2  |  0.000 |   0.926 |    0.104 | 
     | _40_groupi/FE_RC_1112_0/B                          |       | _40_groupi/n_177                                   |            |        |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   ^   | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 | NA22_5VX2  |  0.258 |   1.184 |    0.362 | 
     | _40_groupi/FE_RC_1112_0/Q                          |       | _40_groupi/n_181                                   |            |        |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   ^   | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 | IN_5VX8    |  0.000 |   1.184 |    0.362 | 
     | _40_groupi/g4973/A                                 |       | _40_groupi/n_181                                   |            |        |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   v   | u_FI_Full1/FE_RN_                                  | IN_5VX8    |  0.080 |   1.263 |    0.442 | 
     | _40_groupi/g4973/Q                                 |       |                                                    |            |        |         |          | 
     | u_FI_Full1/FE_OCPC321_DC_Out_11_/A                 |   v   | u_FI_Full1/FE_RN_                                  | BU_5VX1    |  0.000 |   1.263 |    0.442 | 
     | u_FI_Full1/FE_OCPC321_DC_Out_11_/Q                 |   v   | FE_OCPN184_DC_Out_11_                              | BU_5VX1    |  0.500 |   1.763 |    0.941 | 
     | u_FI_Full1/u_GilbertTransformer/Delay1_out1_reg[11 |   v   | FE_OCPN184_DC_Out_11_                              | DFRRQ_5VX1 | -0.006 |   1.757 |    0.935 | 
     | ]/D                                                |       |                                                    |            |        |         |          | 
     +------------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |     Net     |    Cell    | Delay | Arrival | Required | 
     |                                                    |       |             |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+-------------+------------+-------+---------+----------| 
     | clk                                                |   ^   | clk         |            |       |   0.000 |    0.822 | 
     | clk__L1_I0/A                                       |   ^   | clk         | IN_5VX16   | 0.001 |   0.001 |    0.823 | 
     | clk__L1_I0/Q                                       |   v   | clk__L1_N0  | IN_5VX16   | 0.279 |   0.280 |    1.102 | 
     | clk__L2_I1/A                                       |   v   | clk__L1_N0  | BU_5VX16   | 0.003 |   0.283 |    1.105 | 
     | clk__L2_I1/Q                                       |   v   | clk__L2_N1  | BU_5VX16   | 0.180 |   0.462 |    1.284 | 
     | clk__L3_I6/A                                       |   v   | clk__L2_N1  | BU_5VX16   | 0.003 |   0.465 |    1.287 | 
     | clk__L3_I6/Q                                       |   v   | clk__L3_N6  | BU_5VX16   | 0.160 |   0.625 |    1.447 | 
     | clk__L4_I10/A                                      |   v   | clk__L3_N6  | IN_5VX8    | 0.004 |   0.629 |    1.451 | 
     | clk__L4_I10/Q                                      |   ^   | clk__L4_N10 | IN_5VX8    | 0.063 |   0.692 |    1.514 | 
     | u_FI_Full1/u_GilbertTransformer/Delay1_out1_reg[11 |   ^   | clk__L4_N10 | DFRRQ_5VX1 | 0.000 |   0.693 |    1.515 | 
     | ]/C                                                |       |             |            |       |         |          | 
     +--------------------------------------------------------------------------------------------------------------------+ 
Path 24: MET Hold Check with Pin u_FI_Full1/u_GilbertTransformer/Delay1_out1_
reg[4]/C 
Endpoint:   u_FI_Full1/u_GilbertTransformer/Delay1_out1_reg[4]/D (v) checked 
with  leading edge of 'Clock'
Beginpoint: DataIn[2]                                            (v) triggered 
by  leading edge of 'Clock'
Path Groups: {default}
Analysis View: MINview
Other End Arrival Time          0.683
+ Hold                          0.064
+ Phase Shift                   0.000
+ Uncertainty                   0.200
= Required Time                 0.947
  Arrival Time                  1.787
  Slack Time                    0.840
     Clock Rise Edge                      0.000
     + Input Delay                        0.500
     = Beginpoint Arrival Time            0.500
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |                        Net                         |    Cell    |  Delay | Arrival | Required | 
     |                                                    |       |                                                    |            |        |  Time   |   Time   | 
     |----------------------------------------------------+-------+----------------------------------------------------+------------+--------+---------+----------| 
     | DataIn[2]                                          |   v   | DataIn[2]                                          |            |        |   0.500 |   -0.340 | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   v   | DataIn[2]                                          | NA22_5VX1  |  0.001 |   0.501 |   -0.339 | 
     | _40_groupi/FE_RC_562_0/A                           |       |                                                    |            |        |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   v   | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 | NA22_5VX1  |  0.290 |   0.790 |   -0.049 | 
     | _40_groupi/FE_RC_562_0/Q                           |       | _40_groupi/n_216                                   |            |        |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   v   | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 | NA2_5VX1   | -0.053 |   0.738 |   -0.102 | 
     | _40_groupi/FE_RC_723_0/B                           |       | _40_groupi/n_216                                   |            |        |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   ^   | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 | NA2_5VX1   |  0.257 |   0.995 |    0.155 | 
     | _40_groupi/FE_RC_723_0/Q                           |       | _40_groupi/FE_RN_524_0                             |            |        |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   ^   | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 | NA2_5VX4   |  0.000 |   0.995 |    0.155 | 
     | _40_groupi/FE_RC_722_0/B                           |       | _40_groupi/FE_RN_524_0                             |            |        |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   v   | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 | NA2_5VX4   |  0.091 |   1.086 |    0.246 | 
     | _40_groupi/FE_RC_722_0/Q                           |       | _40_groupi/n_164                                   |            |        |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   v   | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 | NA22_5VX2  | -0.004 |   1.082 |    0.242 | 
     | _40_groupi/FE_RC_1123_0/A                          |       | _40_groupi/n_164                                   |            |        |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   v   | u_FI_Full1/FE_OFN38_DC_Out_4_                      | NA22_5VX2  |  0.214 |   1.297 |    0.457 | 
     | _40_groupi/FE_RC_1123_0/Q                          |       |                                                    |            |        |         |          | 
     | u_FI_Full1/FE_OFC39_DC_Out_4_/A                    |   v   | u_FI_Full1/FE_OFN38_DC_Out_4_                      | BU_5VX8    |  0.000 |   1.297 |    0.457 | 
     | u_FI_Full1/FE_OFC39_DC_Out_4_/Q                    |   v   | u_FI_Full1/FE_OCPN323_DC_Out_4_                    | BU_5VX8    |  0.188 |   1.484 |    0.644 | 
     | u_FI_Full1/FE_OCPC324_DC_Out_4_/A                  |   v   | u_FI_Full1/FE_OCPN323_DC_Out_4_                    | BU_5VX2    |  0.001 |   1.485 |    0.646 | 
     | u_FI_Full1/FE_OCPC324_DC_Out_4_/Q                  |   v   | DC_Out[4]                                          | BU_5VX2    |  0.306 |   1.792 |    0.952 | 
     | u_FI_Full1/u_GilbertTransformer/Delay1_out1_reg[4] |   v   | DC_Out[4]                                          | DFRRQ_5VX1 | -0.005 |   1.787 |    0.947 | 
     | /D                                                 |       |                                                    |            |        |         |          | 
     +------------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                                                    |       |            |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+------------+------------+-------+---------+----------| 
     | clk                                                |   ^   | clk        |            |       |   0.000 |    0.840 | 
     | clk__L1_I0/A                                       |   ^   | clk        | IN_5VX16   | 0.001 |   0.001 |    0.841 | 
     | clk__L1_I0/Q                                       |   v   | clk__L1_N0 | IN_5VX16   | 0.279 |   0.280 |    1.120 | 
     | clk__L2_I0/A                                       |   v   | clk__L1_N0 | BU_5VX16   | 0.002 |   0.282 |    1.122 | 
     | clk__L2_I0/Q                                       |   v   | clk__L2_N0 | BU_5VX16   | 0.175 |   0.458 |    1.297 | 
     | clk__L3_I0/A                                       |   v   | clk__L2_N0 | BU_5VX16   | 0.005 |   0.462 |    1.302 | 
     | clk__L3_I0/Q                                       |   v   | clk__L3_N0 | BU_5VX16   | 0.154 |   0.616 |    1.456 | 
     | clk__L4_I1/A                                       |   v   | clk__L3_N0 | IN_5VX8    | 0.002 |   0.618 |    1.457 | 
     | clk__L4_I1/Q                                       |   ^   | clk__L4_N1 | IN_5VX8    | 0.064 |   0.682 |    1.522 | 
     | u_FI_Full1/u_GilbertTransformer/Delay1_out1_reg[4] |   ^   | clk__L4_N1 | DFRRQ_5VX1 | 0.001 |   0.683 |    1.523 | 
     | /C                                                 |       |            |            |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 25: MET Hold Check with Pin u_FI_Full1/u_GilbertTransformer/Delay1_out1_
reg[5]/C 
Endpoint:   u_FI_Full1/u_GilbertTransformer/Delay1_out1_reg[5]/D (v) checked 
with  leading edge of 'Clock'
Beginpoint: DataIn[3]                                            (v) triggered 
by  leading edge of 'Clock'
Path Groups: {default}
Analysis View: MINview
Other End Arrival Time          0.683
+ Hold                          0.053
+ Phase Shift                   0.000
+ Uncertainty                   0.200
= Required Time                 0.936
  Arrival Time                  1.894
  Slack Time                    0.958
     Clock Rise Edge                      0.000
     + Input Delay                        0.500
     = Beginpoint Arrival Time            0.500
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |                        Net                         |    Cell    |  Delay | Arrival | Required | 
     |                                                    |       |                                                    |            |        |  Time   |   Time   | 
     |----------------------------------------------------+-------+----------------------------------------------------+------------+--------+---------+----------| 
     | DataIn[3]                                          |   v   | DataIn[3]                                          |            |        |   0.500 |   -0.458 | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   v   | DataIn[3]                                          | NA2_5VX1   |  0.001 |   0.501 |   -0.457 | 
     | _40_groupi/FE_RC_1065_0/A                          |       |                                                    |            |        |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   ^   | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 | NA2_5VX1   |  0.124 |   0.625 |   -0.333 | 
     | _40_groupi/FE_RC_1065_0/Q                          |       | _40_groupi/FE_RN_735_0                             |            |        |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   ^   | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 | NA22_5VX2  |  0.000 |   0.625 |   -0.333 | 
     | _40_groupi/FE_RC_1064_0/C                          |       | _40_groupi/FE_RN_735_0                             |            |        |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   v   | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 | NA22_5VX2  |  0.123 |   0.748 |   -0.210 | 
     | _40_groupi/FE_RC_1064_0/Q                          |       | _40_groupi/n_218                                   |            |        |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   v   | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 | NA2_5VX2   | -0.013 |   0.734 |   -0.223 | 
     | _40_groupi/g5062/B                                 |       | _40_groupi/n_218                                   |            |        |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   ^   | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 | NA2_5VX2   |  0.174 |   0.909 |   -0.049 | 
     | _40_groupi/g5062/Q                                 |       | _40_groupi/n_132                                   |            |        |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   ^   | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 | NA22_5VX2  |  0.000 |   0.909 |   -0.049 | 
     | _40_groupi/g4999/C                                 |       | _40_groupi/n_132                                   |            |        |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   v   | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 | NA22_5VX2  |  0.094 |   1.002 |    0.045 | 
     | _40_groupi/g4999/Q                                 |       | _40_groupi/n_168                                   |            |        |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   v   | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 | NA22_5VX2  |  0.000 |   1.002 |    0.045 | 
     | _40_groupi/FE_RC_776_0/A                           |       | _40_groupi/n_168                                   |            |        |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   v   | u_FI_Full1/FE_OFN21_DC_Out_5_                      | NA22_5VX2  |  0.303 |   1.306 |    0.348 | 
     | _40_groupi/FE_RC_776_0/Q                           |       |                                                    |            |        |         |          | 
     | u_FI_Full1/FE_OCPC346_FE_OFN21_DC_Out_5_/A         |   v   | u_FI_Full1/FE_OFN21_DC_Out_5_                      | BU_5VX1    | -0.005 |   1.301 |    0.343 | 
     | u_FI_Full1/FE_OCPC346_FE_OFN21_DC_Out_5_/Q         |   v   | u_FI_Full1/FE_OCPN346_FE_OFN21_DC_Out_5_           | BU_5VX1    |  0.221 |   1.521 |    0.564 | 
     | u_FI_Full1/FE_OFC23_DC_Out_5_/A                    |   v   | u_FI_Full1/FE_OCPN346_FE_OFN21_DC_Out_5_           | BU_5VX1    |  0.000 |   1.521 |    0.564 | 
     | u_FI_Full1/FE_OFC23_DC_Out_5_/Q                    |   v   | DC_Out[5]                                          | BU_5VX1    |  0.398 |   1.920 |    0.962 | 
     | u_FI_Full1/u_GilbertTransformer/Delay1_out1_reg[5] |   v   | DC_Out[5]                                          | DFRRQ_5VX1 | -0.026 |   1.894 |    0.936 | 
     | /D                                                 |       |                                                    |            |        |         |          | 
     +------------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                                                    |       |            |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+------------+------------+-------+---------+----------| 
     | clk                                                |   ^   | clk        |            |       |   0.000 |    0.958 | 
     | clk__L1_I0/A                                       |   ^   | clk        | IN_5VX16   | 0.001 |   0.001 |    0.959 | 
     | clk__L1_I0/Q                                       |   v   | clk__L1_N0 | IN_5VX16   | 0.279 |   0.280 |    1.238 | 
     | clk__L2_I0/A                                       |   v   | clk__L1_N0 | BU_5VX16   | 0.002 |   0.282 |    1.240 | 
     | clk__L2_I0/Q                                       |   v   | clk__L2_N0 | BU_5VX16   | 0.175 |   0.458 |    1.415 | 
     | clk__L3_I0/A                                       |   v   | clk__L2_N0 | BU_5VX16   | 0.005 |   0.462 |    1.420 | 
     | clk__L3_I0/Q                                       |   v   | clk__L3_N0 | BU_5VX16   | 0.154 |   0.616 |    1.574 | 
     | clk__L4_I1/A                                       |   v   | clk__L3_N0 | IN_5VX8    | 0.002 |   0.618 |    1.575 | 
     | clk__L4_I1/Q                                       |   ^   | clk__L4_N1 | IN_5VX8    | 0.064 |   0.682 |    1.639 | 
     | u_FI_Full1/u_GilbertTransformer/Delay1_out1_reg[5] |   ^   | clk__L4_N1 | DFRRQ_5VX1 | 0.001 |   0.683 |    1.641 | 
     | /C                                                 |       |            |            |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 26: MET Hold Check with Pin u_FI_Full1/u_GilbertTransformer/Delay1_out1_
reg[10]/C 
Endpoint:   u_FI_Full1/u_GilbertTransformer/Delay1_out1_reg[10]/D (v) checked 
with  leading edge of 'Clock'
Beginpoint: DataIn[9]                                             (v) triggered 
by  leading edge of 'Clock'
Path Groups: {default}
Analysis View: MINview
Other End Arrival Time          0.693
+ Hold                          0.020
+ Phase Shift                   0.000
+ Uncertainty                   0.200
= Required Time                 0.913
  Arrival Time                  1.876
  Slack Time                    0.963
     Clock Rise Edge                      0.000
     + Input Delay                        0.500
     = Beginpoint Arrival Time            0.500
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |                        Net                         |    Cell    |  Delay | Arrival | Required | 
     |                                                    |       |                                                    |            |        |  Time   |   Time   | 
     |----------------------------------------------------+-------+----------------------------------------------------+------------+--------+---------+----------| 
     | DataIn[9]                                          |   v   | DataIn[9]                                          |            |        |   0.500 |   -0.463 | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   v   | DataIn[9]                                          | NA2_5VX1   |  0.001 |   0.501 |   -0.462 | 
     | _40_groupi/FE_RC_1111_0/A                          |       |                                                    |            |        |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   ^   | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 | NA2_5VX1   |  0.114 |   0.615 |   -0.348 | 
     | _40_groupi/FE_RC_1111_0/Q                          |       | _40_groupi/FE_RN_761_0                             |            |        |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   ^   | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 | NA22_5VX2  |  0.000 |   0.615 |   -0.348 | 
     | _40_groupi/FE_RC_1110_0/C                          |       | _40_groupi/FE_RN_761_0                             |            |        |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   v   | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 | NA22_5VX2  |  0.099 |   0.714 |   -0.249 | 
     | _40_groupi/FE_RC_1110_0/Q                          |       | _40_groupi/n_206                                   |            |        |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   v   | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 | NA2_5VX2   |  0.000 |   0.714 |   -0.249 | 
     | _40_groupi/g5066/B                                 |       | _40_groupi/n_206                                   |            |        |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   ^   | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 | NA2_5VX2   |  0.161 |   0.875 |   -0.088 | 
     | _40_groupi/g5066/Q                                 |       | _40_groupi/n_128                                   |            |        |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   ^   | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 | NA2_5VX2   |  0.000 |   0.875 |   -0.088 | 
     | _40_groupi/g5028/B                                 |       | _40_groupi/n_128                                   |            |        |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   v   | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 | NA2_5VX2   |  0.075 |   0.950 |   -0.013 | 
     | _40_groupi/g5028/Q                                 |       | _40_groupi/n_152                                   |            |        |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   v   | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 | EN2_5VX2   |  0.000 |   0.950 |   -0.013 | 
     | _40_groupi/g5093/B                                 |       | _40_groupi/n_152                                   |            |        |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   v   | u_FI_Full1/FE_OFN13_DC_Out_10_                     | EN2_5VX2   |  0.184 |   1.134 |    0.171 | 
     | _40_groupi/g5093/Q                                 |       |                                                    |            |        |         |          | 
     | u_FI_Full1/FE_OCPC172_DC_Out_10_/A                 |   v   | u_FI_Full1/FE_OFN13_DC_Out_10_                     | BU_5VX1    | -0.005 |   1.129 |    0.166 | 
     | u_FI_Full1/FE_OCPC172_DC_Out_10_/Q                 |   v   | DC_Out[10]                                         | BU_5VX1    |  0.744 |   1.873 |    0.910 | 
     | u_FI_Full1/u_GilbertTransformer/Delay1_out1_reg[10 |   v   | DC_Out[10]                                         | DFRRQ_5VX1 |  0.003 |   1.876 |    0.913 | 
     | ]/D                                                |       |                                                    |            |        |         |          | 
     +------------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |     Net     |    Cell    | Delay | Arrival | Required | 
     |                                                    |       |             |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+-------------+------------+-------+---------+----------| 
     | clk                                                |   ^   | clk         |            |       |   0.000 |    0.963 | 
     | clk__L1_I0/A                                       |   ^   | clk         | IN_5VX16   | 0.001 |   0.001 |    0.964 | 
     | clk__L1_I0/Q                                       |   v   | clk__L1_N0  | IN_5VX16   | 0.279 |   0.280 |    1.243 | 
     | clk__L2_I1/A                                       |   v   | clk__L1_N0  | BU_5VX16   | 0.003 |   0.283 |    1.246 | 
     | clk__L2_I1/Q                                       |   v   | clk__L2_N1  | BU_5VX16   | 0.180 |   0.462 |    1.425 | 
     | clk__L3_I6/A                                       |   v   | clk__L2_N1  | BU_5VX16   | 0.003 |   0.465 |    1.428 | 
     | clk__L3_I6/Q                                       |   v   | clk__L3_N6  | BU_5VX16   | 0.160 |   0.625 |    1.588 | 
     | clk__L4_I10/A                                      |   v   | clk__L3_N6  | IN_5VX8    | 0.004 |   0.629 |    1.592 | 
     | clk__L4_I10/Q                                      |   ^   | clk__L4_N10 | IN_5VX8    | 0.063 |   0.692 |    1.655 | 
     | u_FI_Full1/u_GilbertTransformer/Delay1_out1_reg[10 |   ^   | clk__L4_N10 | DFRRQ_5VX1 | 0.000 |   0.693 |    1.656 | 
     | ]/C                                                |       |             |            |       |         |          | 
     +--------------------------------------------------------------------------------------------------------------------+ 
Path 27: MET Hold Check with Pin u_FI_Full1/u_GilbertTransformer/Delay1_out1_
reg[8]/C 
Endpoint:   u_FI_Full1/u_GilbertTransformer/Delay1_out1_reg[8]/D (v) checked 
with  leading edge of 'Clock'
Beginpoint: DataIn[6]                                            (^) triggered 
by  leading edge of 'Clock'
Path Groups: {default}
Analysis View: MINview
Other End Arrival Time          0.693
+ Hold                          0.067
+ Phase Shift                   0.000
+ Uncertainty                   0.200
= Required Time                 0.960
  Arrival Time                  1.933
  Slack Time                    0.973
     Clock Rise Edge                      0.000
     + Input Delay                        0.500
     = Beginpoint Arrival Time            0.500
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |                        Net                         |    Cell    |  Delay | Arrival | Required | 
     |                                                    |       |                                                    |            |        |  Time   |   Time   | 
     |----------------------------------------------------+-------+----------------------------------------------------+------------+--------+---------+----------| 
     | DataIn[6]                                          |   ^   | DataIn[6]                                          |            |        |   0.500 |   -0.473 | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   ^   | DataIn[6]                                          | CAG_5VX1   |  0.001 |   0.501 |   -0.472 | 
     | _40_groupi/FE_RC_1008_0/A                          |       |                                                    |            |        |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   ^   | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 | CAG_5VX1   |  0.311 |   0.812 |   -0.161 | 
     | _40_groupi/FE_RC_1008_0/CO                         |       | _40_groupi/n_224                                   |            |        |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   ^   | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 | NA2_5VX2   |  0.000 |   0.812 |   -0.161 | 
     | _40_groupi/g5065/B                                 |       | _40_groupi/n_224                                   |            |        |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   v   | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 | NA2_5VX2   |  0.132 |   0.944 |   -0.029 | 
     | _40_groupi/g5065/Q                                 |       | _40_groupi/n_129                                   |            |        |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   v   | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 | NA2_5VX4   |  0.000 |   0.944 |   -0.029 | 
     | _40_groupi/FE_RC_10_0/B                            |       | _40_groupi/n_129                                   |            |        |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   ^   | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 | NA2_5VX4   |  0.158 |   1.102 |    0.129 | 
     | _40_groupi/FE_RC_10_0/Q                            |       | _40_groupi/n_172                                   |            |        |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   ^   | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 | NO2_5VX2   |  0.000 |   1.102 |    0.129 | 
     | _40_groupi/FE_RC_698_0/B                           |       | _40_groupi/n_172                                   |            |        |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   v   | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 | NO2_5VX2   |  0.095 |   1.197 |    0.224 | 
     | _40_groupi/FE_RC_698_0/Q                           |       | _40_groupi/FE_RN_509_0                             |            |        |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   v   | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 | NO2I1_5VX4 |  0.000 |   1.197 |    0.224 | 
     | _40_groupi/FE_RC_696_0/B                           |       | _40_groupi/FE_RN_509_0                             |            |        |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   ^   | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 | NO2I1_5VX4 |  0.124 |   1.322 |    0.349 | 
     | _40_groupi/FE_RC_696_0/Q                           |       | _40_groupi/FE_RN_510_0                             |            |        |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   ^   | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 | IN_5VX6    |  0.000 |   1.322 |    0.349 | 
     | _40_groupi/FE_RC_697_0/A                           |       | _40_groupi/FE_RN_510_0                             |            |        |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   v   | u_FI_Full1/FE_OCPN229_DC_Out_8_                    | IN_5VX6    |  0.093 |   1.414 |    0.441 | 
     | _40_groupi/FE_RC_697_0/Q                           |       |                                                    |            |        |         |          | 
     | u_FI_Full1/FE_OCPC292_DC_Out_8_/A                  |   v   | u_FI_Full1/FE_OCPN229_DC_Out_8_                    | BU_5VX3    |  0.000 |   1.414 |    0.441 | 
     | u_FI_Full1/FE_OCPC292_DC_Out_8_/Q                  |   v   | u_FI_Full1/FE_OCPN292_DC_Out_8_                    | BU_5VX3    |  0.262 |   1.676 |    0.703 | 
     | u_FI_Full1/FE_OCPC230_DC_Out_8_/A                  |   v   | u_FI_Full1/FE_OCPN292_DC_Out_8_                    | BU_5VX1    | -0.014 |   1.662 |    0.689 | 
     | u_FI_Full1/FE_OCPC230_DC_Out_8_/Q                  |   v   | DC_Out[8]                                          | BU_5VX1    |  0.278 |   1.940 |    0.967 | 
     | u_FI_Full1/u_GilbertTransformer/Delay1_out1_reg[8] |   v   | DC_Out[8]                                          | DFRRQ_5VX1 | -0.008 |   1.933 |    0.960 | 
     | /D                                                 |       |                                                    |            |        |         |          | 
     +------------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                                                    |       |            |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+------------+------------+-------+---------+----------| 
     | clk                                                |   ^   | clk        |            |       |   0.000 |    0.973 | 
     | clk__L1_I0/A                                       |   ^   | clk        | IN_5VX16   | 0.001 |   0.001 |    0.974 | 
     | clk__L1_I0/Q                                       |   v   | clk__L1_N0 | IN_5VX16   | 0.279 |   0.280 |    1.253 | 
     | clk__L2_I1/A                                       |   v   | clk__L1_N0 | BU_5VX16   | 0.003 |   0.283 |    1.256 | 
     | clk__L2_I1/Q                                       |   v   | clk__L2_N1 | BU_5VX16   | 0.180 |   0.462 |    1.435 | 
     | clk__L3_I5/A                                       |   v   | clk__L2_N1 | BU_5VX16   | 0.003 |   0.465 |    1.438 | 
     | clk__L3_I5/Q                                       |   v   | clk__L3_N5 | BU_5VX16   | 0.160 |   0.625 |    1.598 | 
     | clk__L4_I9/A                                       |   v   | clk__L3_N5 | IN_5VX8    | 0.004 |   0.630 |    1.603 | 
     | clk__L4_I9/Q                                       |   ^   | clk__L4_N9 | IN_5VX8    | 0.063 |   0.692 |    1.665 | 
     | u_FI_Full1/u_GilbertTransformer/Delay1_out1_reg[8] |   ^   | clk__L4_N9 | DFRRQ_5VX1 | 0.000 |   0.693 |    1.666 | 
     | /C                                                 |       |            |            |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 28: MET Hold Check with Pin u_FI_Full1/u_GilbertTransformer/Delay1_out1_
reg[2]/C 
Endpoint:   u_FI_Full1/u_GilbertTransformer/Delay1_out1_reg[2]/D (v) checked 
with  leading edge of 'Clock'
Beginpoint: DataIn[1]                                            (^) triggered 
by  leading edge of 'Clock'
Path Groups: {default}
Analysis View: MINview
Other End Arrival Time          0.683
+ Hold                          0.069
+ Phase Shift                   0.000
+ Uncertainty                   0.200
= Required Time                 0.953
  Arrival Time                  1.952
  Slack Time                    0.999
     Clock Rise Edge                      0.000
     + Input Delay                        0.500
     = Beginpoint Arrival Time            0.500
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |                        Net                         |    Cell    |  Delay | Arrival | Required | 
     |                                                    |       |                                                    |            |        |  Time   |   Time   | 
     |----------------------------------------------------+-------+----------------------------------------------------+------------+--------+---------+----------| 
     | DataIn[1]                                          |   ^   | DataIn[1]                                          |            |        |   0.500 |   -0.499 | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   ^   | DataIn[1]                                          | NA2_5VX1   |  0.001 |   0.501 |   -0.499 | 
     | _40_groupi/FE_RC_1072_0/A                          |       |                                                    |            |        |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   v   | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 | NA2_5VX1   |  0.102 |   0.602 |   -0.397 | 
     | _40_groupi/FE_RC_1072_0/Q                          |       | _40_groupi/FE_RN_740_0                             |            |        |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   v   | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 | NA22_5VX1  |  0.000 |   0.602 |   -0.397 | 
     | _40_groupi/FE_RC_1071_0/C                          |       | _40_groupi/FE_RN_740_0                             |            |        |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   ^   | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 | NA22_5VX1  |  0.182 |   0.784 |   -0.215 | 
     | _40_groupi/FE_RC_1071_0/Q                          |       | _40_groupi/n_214                                   |            |        |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   ^   | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 | OR2_5VX2   |  0.000 |   0.784 |   -0.215 | 
     | _40_groupi/FE_RC_409_0/A                           |       | _40_groupi/n_214                                   |            |        |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   ^   | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 | OR2_5VX2   |  0.198 |   0.982 |   -0.017 | 
     | _40_groupi/FE_RC_409_0/Q                           |       | _40_groupi/FE_RN_300_0                             |            |        |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   ^   | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 | NA2I1_5VX1 |  0.000 |   0.982 |   -0.017 | 
     | _40_groupi/FE_RC_416_0/B                           |       | _40_groupi/FE_RN_300_0                             |            |        |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   v   | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 | NA2I1_5VX1 |  0.077 |   1.059 |    0.059 | 
     | _40_groupi/FE_RC_416_0/Q                           |       | _40_groupi/FE_RN_294_0                             |            |        |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   v   | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 | NA22_5VX2  |  0.000 |   1.059 |    0.059 | 
     | _40_groupi/FE_RC_410_0/A                           |       | _40_groupi/FE_RN_294_0                             |            |        |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   v   | u_FI_Full1/FE_OFN61_DC_Out_2_                      | NA22_5VX2  |  0.233 |   1.292 |    0.293 | 
     | _40_groupi/FE_RC_410_0/Q                           |       |                                                    |            |        |         |          | 
     | u_FI_Full1/FE_OFC62_DC_Out_2_/A                    |   v   | u_FI_Full1/FE_OFN61_DC_Out_2_                      | BU_5VX8    | -0.004 |   1.288 |    0.289 | 
     | u_FI_Full1/FE_OFC62_DC_Out_2_/Q                    |   v   | u_FI_Full1/FE_OCPN328_DC_Out_2_                    | BU_5VX8    |  0.199 |   1.487 |    0.488 | 
     | u_FI_Full1/FE_OCPC329_DC_Out_2_/A                  |   v   | u_FI_Full1/FE_OCPN328_DC_Out_2_                    | BU_5VX1    |  0.004 |   1.491 |    0.492 | 
     | u_FI_Full1/FE_OCPC329_DC_Out_2_/Q                  |   v   | u_FI_Full1/FE_OCPN335_DC_Out_2_                    | BU_5VX1    |  0.224 |   1.715 |    0.715 | 
     | u_FI_Full1/FE_OCPC336_DC_Out_2_/A                  |   v   | u_FI_Full1/FE_OCPN335_DC_Out_2_                    | BU_5VX1    |  0.000 |   1.715 |    0.715 | 
     | u_FI_Full1/FE_OCPC336_DC_Out_2_/Q                  |   v   | DC_Out[2]                                          | BU_5VX1    |  0.243 |   1.958 |    0.958 | 
     | u_FI_Full1/u_GilbertTransformer/Delay1_out1_reg[2] |   v   | DC_Out[2]                                          | DFRRQ_5VX1 | -0.005 |   1.952 |    0.953 | 
     | /D                                                 |       |                                                    |            |        |         |          | 
     +------------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                                                    |       |            |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+------------+------------+-------+---------+----------| 
     | clk                                                |   ^   | clk        |            |       |   0.000 |    0.999 | 
     | clk__L1_I0/A                                       |   ^   | clk        | IN_5VX16   | 0.001 |   0.001 |    1.000 | 
     | clk__L1_I0/Q                                       |   v   | clk__L1_N0 | IN_5VX16   | 0.279 |   0.280 |    1.279 | 
     | clk__L2_I0/A                                       |   v   | clk__L1_N0 | BU_5VX16   | 0.002 |   0.282 |    1.282 | 
     | clk__L2_I0/Q                                       |   v   | clk__L2_N0 | BU_5VX16   | 0.175 |   0.458 |    1.457 | 
     | clk__L3_I0/A                                       |   v   | clk__L2_N0 | BU_5VX16   | 0.005 |   0.462 |    1.462 | 
     | clk__L3_I0/Q                                       |   v   | clk__L3_N0 | BU_5VX16   | 0.154 |   0.616 |    1.615 | 
     | clk__L4_I0/A                                       |   v   | clk__L3_N0 | IN_5VX8    | 0.002 |   0.618 |    1.617 | 
     | clk__L4_I0/Q                                       |   ^   | clk__L4_N0 | IN_5VX8    | 0.065 |   0.683 |    1.682 | 
     | u_FI_Full1/u_GilbertTransformer/Delay1_out1_reg[2] |   ^   | clk__L4_N0 | DFRRQ_5VX1 | 0.001 |   0.683 |    1.683 | 
     | /C                                                 |       |            |            |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 29: MET Hold Check with Pin u_FI_Full1/u_GilbertTransformer/Delay1_out1_
reg[7]/C 
Endpoint:   u_FI_Full1/u_GilbertTransformer/Delay1_out1_reg[7]/D (v) checked 
with  leading edge of 'Clock'
Beginpoint: DataIn[5]                                            (^) triggered 
by  leading edge of 'Clock'
Path Groups: {default}
Analysis View: MINview
Other End Arrival Time          0.683
+ Hold                          0.024
+ Phase Shift                   0.000
+ Uncertainty                   0.200
= Required Time                 0.907
  Arrival Time                  1.924
  Slack Time                    1.017
     Clock Rise Edge                      0.000
     + Input Delay                        0.500
     = Beginpoint Arrival Time            0.500
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |                        Net                         |    Cell    |  Delay | Arrival | Required | 
     |                                                    |       |                                                    |            |        |  Time   |   Time   | 
     |----------------------------------------------------+-------+----------------------------------------------------+------------+--------+---------+----------| 
     | DataIn[5]                                          |   ^   | DataIn[5]                                          |            |        |   0.500 |   -0.517 | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   ^   | DataIn[5]                                          | NA2_5VX1   |  0.001 |   0.501 |   -0.516 | 
     | _40_groupi/FE_RC_738_0/A                           |       |                                                    |            |        |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   v   | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 | NA2_5VX1   |  0.068 |   0.568 |   -0.448 | 
     | _40_groupi/FE_RC_738_0/Q                           |       | _40_groupi/FE_RN_527_0                             |            |        |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   v   | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 | NA22_5VX1  |  0.000 |   0.568 |   -0.448 | 
     | _40_groupi/FE_RC_737_0/C                           |       | _40_groupi/FE_RN_527_0                             |            |        |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   ^   | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 | NA22_5VX1  |  0.127 |   0.695 |   -0.322 | 
     | _40_groupi/FE_RC_737_0/Q                           |       | _40_groupi/n_222                                   |            |        |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   ^   | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 | OR2_5VX2   |  0.000 |   0.695 |   -0.322 | 
     | _40_groupi/g5087/B                                 |       | _40_groupi/n_222                                   |            |        |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   ^   | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 | OR2_5VX2   |  0.187 |   0.882 |   -0.135 | 
     | _40_groupi/g5087/Q                                 |       | _40_groupi/n_112                                   |            |        |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   ^   | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 | NA2_5VX2   |  0.000 |   0.882 |   -0.135 | 
     | _40_groupi/FE_RC_924_0/B                           |       | _40_groupi/n_112                                   |            |        |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   v   | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 | NA2_5VX2   |  0.095 |   0.977 |   -0.040 | 
     | _40_groupi/FE_RC_924_0/Q                           |       | _40_groupi/FE_RN_669_0                             |            |        |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   v   | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 | NA2_5VX4   |  0.000 |   0.977 |   -0.040 | 
     | _40_groupi/FE_RC_923_0/B                           |       | _40_groupi/FE_RN_669_0                             |            |        |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   ^   | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 | NA2_5VX4   |  0.154 |   1.131 |    0.114 | 
     | _40_groupi/FE_RC_923_0/Q                           |       | _40_groupi/n_123                                   |            |        |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   ^   | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 | EO2_5VX2   |  0.000 |   1.131 |    0.114 | 
     | _40_groupi/g5099/B                                 |       | _40_groupi/n_123                                   |            |        |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   v   | u_FI_Full1/FE_OFN10_DC_Out_7_                      | EO2_5VX2   |  0.225 |   1.356 |    0.339 | 
     | _40_groupi/g5099/Q                                 |       |                                                    |            |        |         |          | 
     | u_FI_Full1/FE_OFC11_DC_Out_7_/A                    |   v   | u_FI_Full1/FE_OFN10_DC_Out_7_                      | BU_5VX6    |  0.000 |   1.356 |    0.339 | 
     | u_FI_Full1/FE_OFC11_DC_Out_7_/Q                    |   v   | u_FI_Full1/FE_OCPN313_DC_Out_7_                    | BU_5VX6    |  0.155 |   1.511 |    0.494 | 
     | u_FI_Full1/FE_OCPC314_DC_Out_7_/A                  |   v   | u_FI_Full1/FE_OCPN313_DC_Out_7_                    | BU_5VX1    |  0.000 |   1.511 |    0.494 | 
     | u_FI_Full1/FE_OCPC314_DC_Out_7_/Q                  |   v   | DC_Out[7]                                          | BU_5VX1    |  0.466 |   1.977 |    0.960 | 
     | u_FI_Full1/u_GilbertTransformer/Delay1_out1_reg[7] |   v   | DC_Out[7]                                          | DFRRQ_5VX4 | -0.053 |   1.924 |    0.907 | 
     | /D                                                 |       |                                                    |            |        |         |          | 
     +------------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                                                    |       |            |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+------------+------------+-------+---------+----------| 
     | clk                                                |   ^   | clk        |            |       |   0.000 |    1.017 | 
     | clk__L1_I0/A                                       |   ^   | clk        | IN_5VX16   | 0.001 |   0.001 |    1.018 | 
     | clk__L1_I0/Q                                       |   v   | clk__L1_N0 | IN_5VX16   | 0.279 |   0.280 |    1.297 | 
     | clk__L2_I0/A                                       |   v   | clk__L1_N0 | BU_5VX16   | 0.002 |   0.282 |    1.299 | 
     | clk__L2_I0/Q                                       |   v   | clk__L2_N0 | BU_5VX16   | 0.175 |   0.458 |    1.474 | 
     | clk__L3_I0/A                                       |   v   | clk__L2_N0 | BU_5VX16   | 0.005 |   0.462 |    1.479 | 
     | clk__L3_I0/Q                                       |   v   | clk__L3_N0 | BU_5VX16   | 0.154 |   0.616 |    1.633 | 
     | clk__L4_I1/A                                       |   v   | clk__L3_N0 | IN_5VX8    | 0.002 |   0.618 |    1.634 | 
     | clk__L4_I1/Q                                       |   ^   | clk__L4_N1 | IN_5VX8    | 0.064 |   0.682 |    1.699 | 
     | u_FI_Full1/u_GilbertTransformer/Delay1_out1_reg[7] |   ^   | clk__L4_N1 | DFRRQ_5VX4 | 0.001 |   0.683 |    1.700 | 
     | /C                                                 |       |            |            |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 30: MET Hold Check with Pin u_FI_Full1/u_GilbertTransformer/Delay1_out1_
reg[9]/C 
Endpoint:   u_FI_Full1/u_GilbertTransformer/Delay1_out1_reg[9]/D (v) checked 
with  leading edge of 'Clock'
Beginpoint: DataIn[8]                                            (^) triggered 
by  leading edge of 'Clock'
Path Groups: {default}
Analysis View: MINview
Other End Arrival Time          0.704
+ Hold                          0.043
+ Phase Shift                   0.000
+ Uncertainty                   0.200
= Required Time                 0.948
  Arrival Time                  2.452
  Slack Time                    1.504
     Clock Rise Edge                      0.000
     + Input Delay                        0.500
     = Beginpoint Arrival Time            0.500
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |                        Net                         |    Cell    |  Delay | Arrival | Required | 
     |                                                    |       |                                                    |            |        |  Time   |   Time   | 
     |----------------------------------------------------+-------+----------------------------------------------------+------------+--------+---------+----------| 
     | DataIn[8]                                          |   ^   | DataIn[8]                                          |            |        |   0.500 |   -1.004 | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   ^   | DataIn[8]                                          | CAG_5VX1   |  0.001 |   0.501 |   -1.003 | 
     | _40_groupi/FE_RC_965_0/A                           |       |                                                    |            |        |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   ^   | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 | CAG_5VX1   |  0.323 |   0.824 |   -0.681 | 
     | _40_groupi/FE_RC_965_0/CO                          |       | _40_groupi/n_204                                   |            |        |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   ^   | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 | NA2_5VX1   |  0.000 |   0.824 |   -0.681 | 
     | _40_groupi/g5059/B                                 |       | _40_groupi/n_204                                   |            |        |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   v   | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 | NA2_5VX1   |  0.145 |   0.969 |   -0.536 | 
     | _40_groupi/g5059/Q                                 |       | _40_groupi/n_134                                   |            |        |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   v   | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 | AND2_5VX4  |  0.000 |   0.969 |   -0.536 | 
     | _40_groupi/g5083/A                                 |       | _40_groupi/n_134                                   |            |        |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   v   | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 | AND2_5VX4  |  0.233 |   1.202 |   -0.302 | 
     | _40_groupi/g5083/Q                                 |       | _40_groupi/n_116                                   |            |        |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   v   | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 | NA2I1_5VX2 |  0.000 |   1.202 |   -0.302 | 
     | _40_groupi/FE_RC_22_0/B                            |       | _40_groupi/n_116                                   |            |        |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   ^   | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 | NA2I1_5VX2 |  0.133 |   1.335 |   -0.169 | 
     | _40_groupi/FE_RC_22_0/Q                            |       | _40_groupi/FE_RN_11_0                              |            |        |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   ^   | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 | NA2_5VX4   |  0.000 |   1.335 |   -0.169 | 
     | _40_groupi/FE_RC_21_0/A                            |       | _40_groupi/FE_RN_11_0                              |            |        |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   v   | u_FI_Full1/FE_OCPN109_DC_Out_9_                    | NA2_5VX4   |  0.108 |   1.443 |   -0.062 | 
     | _40_groupi/FE_RC_21_0/Q                            |       |                                                    |            |        |         |          | 
     | u_FI_Full1/FE_OCPC110_DC_Out_9_/A                  |   v   | u_FI_Full1/FE_OCPN109_DC_Out_9_                    | BU_5VX1    |  0.000 |   1.443 |   -0.062 | 
     | u_FI_Full1/FE_OCPC110_DC_Out_9_/Q                  |   v   | u_FI_Full1/FE_OCPN110_DC_Out_9_                    | BU_5VX1    |  0.224 |   1.667 |    0.162 | 
     | u_FI_Full1/FE_OCPC111_DC_Out_9_/A                  |   v   | u_FI_Full1/FE_OCPN110_DC_Out_9_                    | BU_5VX1    |  0.000 |   1.667 |    0.162 | 
     | u_FI_Full1/FE_OCPC111_DC_Out_9_/Q                  |   v   | u_FI_Full1/FE_OCPN111_DC_Out_9_                    | BU_5VX1    |  0.274 |   1.941 |    0.436 | 
     | u_FI_Full1/FE_OCPC112_DC_Out_9_/A                  |   v   | u_FI_Full1/FE_OCPN111_DC_Out_9_                    | BU_5VX1    |  0.000 |   1.941 |    0.436 | 
     | u_FI_Full1/FE_OCPC112_DC_Out_9_/Q                  |   v   | DC_Out[9]                                          | BU_5VX1    |  0.531 |   2.472 |    0.968 | 
     | u_FI_Full1/u_GilbertTransformer/Delay1_out1_reg[9] |   v   | DC_Out[9]                                          | DFRRQ_5VX1 | -0.020 |   2.452 |    0.948 | 
     | /D                                                 |       |                                                    |            |        |         |          | 
     +------------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                                                    |       |            |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+------------+------------+-------+---------+----------| 
     | clk                                                |   ^   | clk        |            |       |   0.000 |    1.504 | 
     | clk__L1_I0/A                                       |   ^   | clk        | IN_5VX16   | 0.001 |   0.001 |    1.505 | 
     | clk__L1_I0/Q                                       |   v   | clk__L1_N0 | IN_5VX16   | 0.279 |   0.280 |    1.784 | 
     | clk__L2_I1/A                                       |   v   | clk__L1_N0 | BU_5VX16   | 0.003 |   0.283 |    1.787 | 
     | clk__L2_I1/Q                                       |   v   | clk__L2_N1 | BU_5VX16   | 0.180 |   0.462 |    1.967 | 
     | clk__L3_I5/A                                       |   v   | clk__L2_N1 | BU_5VX16   | 0.003 |   0.465 |    1.970 | 
     | clk__L3_I5/Q                                       |   v   | clk__L3_N5 | BU_5VX16   | 0.160 |   0.625 |    2.130 | 
     | clk__L4_I8/A                                       |   v   | clk__L3_N5 | IN_5VX8    | 0.004 |   0.630 |    2.134 | 
     | clk__L4_I8/Q                                       |   ^   | clk__L4_N8 | IN_5VX8    | 0.073 |   0.703 |    2.207 | 
     | u_FI_Full1/u_GilbertTransformer/Delay1_out1_reg[9] |   ^   | clk__L4_N8 | DFRRQ_5VX1 | 0.001 |   0.704 |    2.208 | 
     | /C                                                 |       |            |            |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 31: MET Early External Delay Assertion 
Endpoint:   DC_Out[6] (^) checked with  leading edge of 'Clock'
Beginpoint: DataIn[5] (^) triggered by  leading edge of 'Clock'
Path Groups: {default}
Analysis View: MINview
Other End Arrival Time          0.000
- External Delay                0.500
+ Phase Shift                   0.000
+ Uncertainty                   0.200
= Required Time                -0.300
  Arrival Time                  1.470
  Slack Time                    1.770
     Clock Rise Edge                      0.000
     + Input Delay                        0.500
     = Beginpoint Arrival Time            0.500
     +----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |                        Net                         |   Cell    | Delay | Arrival | Required | 
     |                                                    |       |                                                    |           |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+----------------------------------------------------+-----------+-------+---------+----------| 
     | DataIn[5]                                          |   ^   | DataIn[5]                                          |           |       |   0.500 |   -1.270 | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   ^   | DataIn[5]                                          | NA2_5VX1  | 0.001 |   0.501 |   -1.270 | 
     | _40_groupi/FE_RC_738_0/A                           |       |                                                    |           |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   v   | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 | NA2_5VX1  | 0.068 |   0.568 |   -1.202 | 
     | _40_groupi/FE_RC_738_0/Q                           |       | _40_groupi/FE_RN_527_0                             |           |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   v   | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 | NA22_5VX1 | 0.000 |   0.568 |   -1.202 | 
     | _40_groupi/FE_RC_737_0/C                           |       | _40_groupi/FE_RN_527_0                             |           |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   ^   | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 | NA22_5VX1 | 0.127 |   0.695 |   -1.075 | 
     | _40_groupi/FE_RC_737_0/Q                           |       | _40_groupi/n_222                                   |           |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   ^   | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 | NA2_5VX1  | 0.000 |   0.695 |   -1.075 | 
     | _40_groupi/g5058/B                                 |       | _40_groupi/n_222                                   |           |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   v   | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 | NA2_5VX1  | 0.119 |   0.814 |   -0.956 | 
     | _40_groupi/g5058/Q                                 |       | _40_groupi/n_135                                   |           |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   v   | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 | NA2_5VX1  | 0.000 |   0.814 |   -0.956 | 
     | _40_groupi/g5036/B                                 |       | _40_groupi/n_135                                   |           |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   ^   | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 | NA2_5VX1  | 0.175 |   0.989 |   -0.781 | 
     | _40_groupi/g5036/Q                                 |       | _40_groupi/n_145                                   |           |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   ^   | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 | NA22_5VX1 | 0.000 |   0.989 |   -0.781 | 
     | _40_groupi/FE_RC_1019_0/B                          |       | _40_groupi/n_145                                   |           |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   ^   | u_FI_Full1/FE_OFN15_DC_Out_6_                      | NA22_5VX1 | 0.227 |   1.216 |   -0.554 | 
     | _40_groupi/FE_RC_1019_0/Q                          |       |                                                    |           |       |         |          | 
     | u_FI_Full1/FE_OFC16_DC_Out_6_/A                    |   ^   | u_FI_Full1/FE_OFN15_DC_Out_6_                      | BU_5VX8   | 0.000 |   1.216 |   -0.554 | 
     | u_FI_Full1/FE_OFC16_DC_Out_6_/Q                    |   ^   | DC_Out[6]                                          | BU_5VX8   | 0.249 |   1.466 |   -0.305 | 
     | DC_Out[6]                                          |   ^   | DC_Out[6]                                          | ToVerilog | 0.005 |   1.470 |   -0.300 | 
     +----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
Path 32: MET Early External Delay Assertion 
Endpoint:   DC_Out[1] (^) checked with  leading edge of 'Clock'
Beginpoint: DataIn[0] (^) triggered by  leading edge of 'Clock'
Path Groups: {default}
Analysis View: MINview
Other End Arrival Time          0.000
- External Delay                0.500
+ Phase Shift                   0.000
+ Uncertainty                   0.200
= Required Time                -0.300
  Arrival Time                  1.529
  Slack Time                    1.829
     Clock Rise Edge                      0.000
     + Input Delay                        0.500
     = Beginpoint Arrival Time            0.500
     +----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |                        Net                         |   Cell    | Delay | Arrival | Required | 
     |                                                    |       |                                                    |           |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+----------------------------------------------------+-----------+-------+---------+----------| 
     | DataIn[0]                                          |   ^   | DataIn[0]                                          |           |       |   0.500 |   -1.329 | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   ^   | DataIn[0]                                          | NA2_5VX1  | 0.001 |   0.500 |   -1.329 | 
     | _40_groupi/FE_RC_513_0/A                           |       |                                                    |           |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   v   | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 | NA2_5VX1  | 0.138 |   0.638 |   -1.191 | 
     | _40_groupi/FE_RC_513_0/Q                           |       | _40_groupi/FE_RN_370_0                             |           |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   v   | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 | NA22_5VX2 | 0.000 |   0.638 |   -1.191 | 
     | _40_groupi/FE_RC_512_0/C                           |       | _40_groupi/FE_RN_370_0                             |           |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   ^   | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 | NA22_5VX2 | 0.118 |   0.756 |   -1.074 | 
     | _40_groupi/FE_RC_512_0/Q                           |       | _40_groupi/n_212                                   |           |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   ^   | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 | OR2_5VX2  | 0.000 |   0.756 |   -1.074 | 
     | _40_groupi/g5086/B                                 |       | _40_groupi/n_212                                   |           |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   ^   | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 | OR2_5VX2  | 0.170 |   0.925 |   -0.904 | 
     | _40_groupi/g5086/Q                                 |       | _40_groupi/n_113                                   |           |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   ^   | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 | NA2_5VX1  | 0.000 |   0.925 |   -0.904 | 
     | _40_groupi/g5033/A                                 |       | _40_groupi/n_113                                   |           |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   v   | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 | NA2_5VX1  | 0.091 |   1.016 |   -0.813 | 
     | _40_groupi/g5033/Q                                 |       | _40_groupi/n_147                                   |           |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   v   | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 | EN2_5VX0  | 0.000 |   1.016 |   -0.813 | 
     | _40_groupi/g5097/A                                 |       | _40_groupi/n_147                                   |           |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   ^   | u_FI_Full1/FE_OFN25_DC_Out_1_                      | EN2_5VX0  | 0.224 |   1.240 |   -0.589 | 
     | _40_groupi/g5097/Q                                 |       |                                                    |           |       |         |          | 
     | u_FI_Full1/FE_OFC26_DC_Out_1_/A                    |   ^   | u_FI_Full1/FE_OFN25_DC_Out_1_                      | BU_5VX6   | 0.000 |   1.240 |   -0.589 | 
     | u_FI_Full1/FE_OFC26_DC_Out_1_/Q                    |   ^   | DC_Out[1]                                          | BU_5VX6   | 0.280 |   1.520 |   -0.309 | 
     | DC_Out[1]                                          |   ^   | DC_Out[1]                                          | ToVerilog | 0.009 |   1.529 |   -0.300 | 
     +----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
Path 33: MET Early External Delay Assertion 
Endpoint:   DC_Out[3] (v) checked with  leading edge of 'Clock'
Beginpoint: DataIn[2] (v) triggered by  leading edge of 'Clock'
Path Groups: {default}
Analysis View: MINview
Other End Arrival Time          0.000
- External Delay                0.500
+ Phase Shift                   0.000
+ Uncertainty                   0.200
= Required Time                -0.300
  Arrival Time                  1.587
  Slack Time                    1.887
     Clock Rise Edge                      0.000
     + Input Delay                        0.500
     = Beginpoint Arrival Time            0.500
     +-----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |                        Net                         |   Cell    |  Delay | Arrival | Required | 
     |                                                    |       |                                                    |           |        |  Time   |   Time   | 
     |----------------------------------------------------+-------+----------------------------------------------------+-----------+--------+---------+----------| 
     | DataIn[2]                                          |   v   | DataIn[2]                                          |           |        |   0.500 |   -1.387 | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   v   | DataIn[2]                                          | NA22_5VX1 |  0.001 |   0.501 |   -1.386 | 
     | _40_groupi/FE_RC_562_0/A                           |       |                                                    |           |        |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   v   | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 | NA22_5VX1 |  0.290 |   0.790 |   -1.097 | 
     | _40_groupi/FE_RC_562_0/Q                           |       | _40_groupi/n_216                                   |           |        |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   v   | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 | NA2_5VX1  | -0.053 |   0.738 |   -1.149 | 
     | _40_groupi/FE_RC_650_0/A                           |       | _40_groupi/n_216                                   |           |        |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   ^   | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 | NA2_5VX1  |  0.145 |   0.882 |   -1.005 | 
     | _40_groupi/FE_RC_650_0/Q                           |       | _40_groupi/FE_RN_473_0                             |           |        |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   ^   | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 | NA2_5VX1  |  0.000 |   0.882 |   -1.005 | 
     | _40_groupi/FE_RC_649_0/B                           |       | _40_groupi/FE_RN_473_0                             |           |        |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   v   | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 | NA2_5VX1  |  0.083 |   0.966 |   -0.921 | 
     | _40_groupi/FE_RC_649_0/Q                           |       | _40_groupi/FE_RN_474_0                             |           |        |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   v   | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 | NA2_5VX1  |  0.000 |   0.966 |   -0.921 | 
     | _40_groupi/FE_RC_648_0/A                           |       | _40_groupi/FE_RN_474_0                             |           |        |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   ^   | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 | NA2_5VX1  |  0.179 |   1.145 |   -0.742 | 
     | _40_groupi/FE_RC_648_0/Q                           |       | _40_groupi/FE_RN_475_0                             |           |        |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   ^   | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 | NA2_5VX4  |  0.000 |   1.145 |   -0.742 | 
     | _40_groupi/FE_RC_871_0/B                           |       | _40_groupi/FE_RN_475_0                             |           |        |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   v   | u_FI_Full1/FE_OCPN270_DC_Out_3_                    | NA2_5VX4  |  0.131 |   1.276 |   -0.611 | 
     | _40_groupi/FE_RC_871_0/Q                           |       |                                                    |           |        |         |          | 
     | u_FI_Full1/FE_OCPC271_DC_Out_3_/A                  |   v   | u_FI_Full1/FE_OCPN270_DC_Out_3_                    | BU_5VX1   | -0.001 |   1.275 |   -0.612 | 
     | u_FI_Full1/FE_OCPC271_DC_Out_3_/Q                  |   v   | DC_Out[3]                                          | BU_5VX1   |  0.336 |   1.611 |   -0.276 | 
     | DC_Out[3]                                          |   v   | DC_Out[3]                                          | ToVerilog | -0.024 |   1.587 |   -0.300 | 
     +-----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
Path 34: MET Early External Delay Assertion 
Endpoint:   DC_Out[0] (^) checked with  leading edge of 'Clock'
Beginpoint: DataIn[0] (v) triggered by  leading edge of 'Clock'
Path Groups: {default}
Analysis View: MINview
Other End Arrival Time          0.000
- External Delay                0.500
+ Phase Shift                   0.000
+ Uncertainty                   0.200
= Required Time                -0.300
  Arrival Time                  1.620
  Slack Time                    1.920
     Clock Rise Edge                      0.000
     + Input Delay                        0.500
     = Beginpoint Arrival Time            0.500
     +------------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |                        Net                         |    Cell    |  Delay | Arrival | Required | 
     |                                                    |       |                                                    |            |        |  Time   |   Time   | 
     |----------------------------------------------------+-------+----------------------------------------------------+------------+--------+---------+----------| 
     | DataIn[0]                                          |   v   | DataIn[0]                                          |            |        |   0.500 |   -1.420 | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   v   | DataIn[0]                                          | NA2_5VX1   |  0.001 |   0.500 |   -1.420 | 
     | _40_groupi/FE_RC_513_0/A                           |       |                                                    |            |        |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   ^   | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 | NA2_5VX1   |  0.163 |   0.663 |   -1.257 | 
     | _40_groupi/FE_RC_513_0/Q                           |       | _40_groupi/FE_RN_370_0                             |            |        |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   ^   | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 | NA22_5VX1  |  0.000 |   0.663 |   -1.257 | 
     | _40_groupi/FE_RC_507_0/A                           |       | _40_groupi/FE_RN_370_0                             |            |        |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   ^   | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 | NA22_5VX1  |  0.207 |   0.870 |   -1.050 | 
     | _40_groupi/FE_RC_507_0/Q                           |       | _40_groupi/FE_RN_375_0                             |            |        |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   ^   | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 | NA2I1_5VX2 |  0.000 |   0.870 |   -1.050 | 
     | _40_groupi/FE_RC_590_0/B                           |       | _40_groupi/FE_RN_375_0                             |            |        |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   v   | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 | NA2I1_5VX2 |  0.090 |   0.960 |   -0.960 | 
     | _40_groupi/FE_RC_590_0/Q                           |       | _40_groupi/n_213                                   |            |        |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   v   | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 | NA2_5VX1   |  0.000 |   0.960 |   -0.960 | 
     | _40_groupi/g5051/A                                 |       | _40_groupi/n_213                                   |            |        |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   ^   | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 | NA2_5VX1   |  0.175 |   1.134 |   -0.786 | 
     | _40_groupi/g5051/Q                                 |       | _40_groupi/n_137                                   |            |        |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   ^   | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 | NA2_5VX1   |  0.000 |   1.134 |   -0.786 | 
     | _40_groupi/g5025/B                                 |       | _40_groupi/n_137                                   |            |        |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   v   | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 | NA2_5VX1   |  0.195 |   1.329 |   -0.591 | 
     | _40_groupi/g5025/Q                                 |       | _40_groupi/n_153                                   |            |        |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   v   | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 | EN2_5VX4   |  0.000 |   1.329 |   -0.591 | 
     | _40_groupi/g5098/A                                 |       | _40_groupi/n_153                                   |            |        |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   ^   | DC_Out[0]                                          | EN2_5VX4   |  0.299 |   1.628 |   -0.293 | 
     | _40_groupi/g5098/Q                                 |       |                                                    |            |        |         |          | 
     | DC_Out[0]                                          |   ^   | DC_Out[0]                                          | ToVerilog  | -0.007 |   1.620 |   -0.300 | 
     +------------------------------------------------------------------------------------------------------------------------------------------------------------+ 
Path 35: MET Early External Delay Assertion 
Endpoint:   DC_Out[4] (^) checked with  leading edge of 'Clock'
Beginpoint: DataIn[3] (^) triggered by  leading edge of 'Clock'
Path Groups: {default}
Analysis View: MINview
Other End Arrival Time          0.000
- External Delay                0.500
+ Phase Shift                   0.000
+ Uncertainty                   0.200
= Required Time                -0.300
  Arrival Time                  1.786
  Slack Time                    2.086
     Clock Rise Edge                      0.000
     + Input Delay                        0.500
     = Beginpoint Arrival Time            0.500
     +-----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |                        Net                         |   Cell    |  Delay | Arrival | Required | 
     |                                                    |       |                                                    |           |        |  Time   |   Time   | 
     |----------------------------------------------------+-------+----------------------------------------------------+-----------+--------+---------+----------| 
     | DataIn[3]                                          |   ^   | DataIn[3]                                          |           |        |   0.500 |   -1.587 | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   ^   | DataIn[3]                                          | NA2_5VX1  |  0.001 |   0.501 |   -1.586 | 
     | _40_groupi/FE_RC_1065_0/A                          |       |                                                    |           |        |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   v   | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 | NA2_5VX1  |  0.106 |   0.606 |   -1.480 | 
     | _40_groupi/FE_RC_1065_0/Q                          |       | _40_groupi/FE_RN_735_0                             |           |        |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   v   | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 | NA22_5VX2 |  0.000 |   0.606 |   -1.480 | 
     | _40_groupi/FE_RC_1064_0/C                          |       | _40_groupi/FE_RN_735_0                             |           |        |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   ^   | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 | NA22_5VX2 |  0.137 |   0.743 |   -1.343 | 
     | _40_groupi/FE_RC_1064_0/Q                          |       | _40_groupi/n_218                                   |           |        |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   ^   | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 | NA2_5VX2  | -0.014 |   0.729 |   -1.357 | 
     | _40_groupi/g5062/B                                 |       | _40_groupi/n_218                                   |           |        |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   v   | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 | NA2_5VX2  |  0.106 |   0.835 |   -1.251 | 
     | _40_groupi/g5062/Q                                 |       | _40_groupi/n_132                                   |           |        |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   v   | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 | NA2_5VX1  |  0.000 |   0.835 |   -1.251 | 
     | _40_groupi/g5032/B                                 |       | _40_groupi/n_132                                   |           |        |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   ^   | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 | NA2_5VX1  |  0.196 |   1.031 |   -1.055 | 
     | _40_groupi/g5032/Q                                 |       | _40_groupi/n_148                                   |           |        |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   ^   | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 | NA22_5VX2 |  0.000 |   1.031 |   -1.055 | 
     | _40_groupi/FE_RC_1123_0/B                          |       | _40_groupi/n_148                                   |           |        |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   ^   | u_FI_Full1/FE_OFN38_DC_Out_4_                      | NA22_5VX2 |  0.230 |   1.261 |   -0.825 | 
     | _40_groupi/FE_RC_1123_0/Q                          |       |                                                    |           |        |         |          | 
     | u_FI_Full1/FE_OFC39_DC_Out_4_/A                    |   ^   | u_FI_Full1/FE_OFN38_DC_Out_4_                      | BU_5VX8   |  0.000 |   1.261 |   -0.825 | 
     | u_FI_Full1/FE_OFC39_DC_Out_4_/Q                    |   ^   | u_FI_Full1/FE_OCPN323_DC_Out_4_                    | BU_5VX8   |  0.213 |   1.474 |   -0.612 | 
     | u_FI_Full1/FE_OCPC324_DC_Out_4_/A                  |   ^   | u_FI_Full1/FE_OCPN323_DC_Out_4_                    | BU_5VX2   |  0.001 |   1.475 |   -0.611 | 
     | u_FI_Full1/FE_OCPC324_DC_Out_4_/Q                  |   ^   | DC_Out[4]                                          | BU_5VX2   |  0.316 |   1.791 |   -0.295 | 
     | DC_Out[4]                                          |   ^   | DC_Out[4]                                          | ToVerilog | -0.005 |   1.786 |   -0.300 | 
     +-----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
Path 36: MET Early External Delay Assertion 
Endpoint:   DC_Out[5] (^) checked with  leading edge of 'Clock'
Beginpoint: DataIn[3] (^) triggered by  leading edge of 'Clock'
Path Groups: {default}
Analysis View: MINview
Other End Arrival Time          0.000
- External Delay                0.500
+ Phase Shift                   0.000
+ Uncertainty                   0.200
= Required Time                -0.300
  Arrival Time                  1.816
  Slack Time                    2.116
     Clock Rise Edge                      0.000
     + Input Delay                        0.500
     = Beginpoint Arrival Time            0.500
     +-----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |                        Net                         |   Cell    |  Delay | Arrival | Required | 
     |                                                    |       |                                                    |           |        |  Time   |   Time   | 
     |----------------------------------------------------+-------+----------------------------------------------------+-----------+--------+---------+----------| 
     | DataIn[3]                                          |   ^   | DataIn[3]                                          |           |        |   0.500 |   -1.616 | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   ^   | DataIn[3]                                          | NA2_5VX1  |  0.001 |   0.501 |   -1.615 | 
     | _40_groupi/FE_RC_1065_0/A                          |       |                                                    |           |        |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   v   | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 | NA2_5VX1  |  0.106 |   0.606 |   -1.509 | 
     | _40_groupi/FE_RC_1065_0/Q                          |       | _40_groupi/FE_RN_735_0                             |           |        |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   v   | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 | NA22_5VX2 |  0.000 |   0.606 |   -1.509 | 
     | _40_groupi/FE_RC_1064_0/C                          |       | _40_groupi/FE_RN_735_0                             |           |        |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   ^   | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 | NA22_5VX2 |  0.137 |   0.743 |   -1.373 | 
     | _40_groupi/FE_RC_1064_0/Q                          |       | _40_groupi/n_218                                   |           |        |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   ^   | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 | NA2_5VX2  | -0.014 |   0.729 |   -1.387 | 
     | _40_groupi/g5062/B                                 |       | _40_groupi/n_218                                   |           |        |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   v   | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 | NA2_5VX2  |  0.106 |   0.835 |   -1.281 | 
     | _40_groupi/g5062/Q                                 |       | _40_groupi/n_132                                   |           |        |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   v   | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 | NA22_5VX2 |  0.000 |   0.835 |   -1.281 | 
     | _40_groupi/g4999/C                                 |       | _40_groupi/n_132                                   |           |        |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   ^   | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 | NA22_5VX2 |  0.109 |   0.944 |   -1.172 | 
     | _40_groupi/g4999/Q                                 |       | _40_groupi/n_168                                   |           |        |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   ^   | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 | NA22_5VX2 |  0.000 |   0.944 |   -1.172 | 
     | _40_groupi/FE_RC_776_0/A                           |       | _40_groupi/n_168                                   |           |        |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   ^   | u_FI_Full1/FE_OFN21_DC_Out_5_                      | NA22_5VX2 |  0.302 |   1.246 |   -0.869 | 
     | _40_groupi/FE_RC_776_0/Q                           |       |                                                    |           |        |         |          | 
     | u_FI_Full1/FE_OCPC346_FE_OFN21_DC_Out_5_/A         |   ^   | u_FI_Full1/FE_OFN21_DC_Out_5_                      | BU_5VX1   | -0.005 |   1.241 |   -0.875 | 
     | u_FI_Full1/FE_OCPC346_FE_OFN21_DC_Out_5_/Q         |   ^   | u_FI_Full1/FE_OCPN346_FE_OFN21_DC_Out_5_           | BU_5VX1   |  0.215 |   1.456 |   -0.659 | 
     | u_FI_Full1/FE_OFC23_DC_Out_5_/A                    |   ^   | u_FI_Full1/FE_OCPN346_FE_OFN21_DC_Out_5_           | BU_5VX1   |  0.000 |   1.456 |   -0.659 | 
     | u_FI_Full1/FE_OFC23_DC_Out_5_/Q                    |   ^   | DC_Out[5]                                          | BU_5VX1   |  0.387 |   1.843 |   -0.272 | 
     | DC_Out[5]                                          |   ^   | DC_Out[5]                                          | ToVerilog | -0.028 |   1.816 |   -0.300 | 
     +-----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
Path 37: MET Early External Delay Assertion 
Endpoint:   DC_Out[10] (^) checked with  leading edge of 'Clock'
Beginpoint: DataIn[9]  (v) triggered by  leading edge of 'Clock'
Path Groups: {default}
Analysis View: MINview
Other End Arrival Time          0.000
- External Delay                0.500
+ Phase Shift                   0.000
+ Uncertainty                   0.200
= Required Time                -0.300
  Arrival Time                  1.839
  Slack Time                    2.139
     Clock Rise Edge                      0.000
     + Input Delay                        0.500
     = Beginpoint Arrival Time            0.500
     +-----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |                        Net                         |   Cell    |  Delay | Arrival | Required | 
     |                                                    |       |                                                    |           |        |  Time   |   Time   | 
     |----------------------------------------------------+-------+----------------------------------------------------+-----------+--------+---------+----------| 
     | DataIn[9]                                          |   v   | DataIn[9]                                          |           |        |   0.500 |   -1.639 | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   v   | DataIn[9]                                          | NA2_5VX1  |  0.001 |   0.501 |   -1.638 | 
     | _40_groupi/FE_RC_1111_0/A                          |       |                                                    |           |        |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   ^   | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 | NA2_5VX1  |  0.114 |   0.615 |   -1.524 | 
     | _40_groupi/FE_RC_1111_0/Q                          |       | _40_groupi/FE_RN_761_0                             |           |        |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   ^   | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 | NA22_5VX2 |  0.000 |   0.615 |   -1.524 | 
     | _40_groupi/FE_RC_1110_0/C                          |       | _40_groupi/FE_RN_761_0                             |           |        |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   v   | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 | NA22_5VX2 |  0.099 |   0.714 |   -1.425 | 
     | _40_groupi/FE_RC_1110_0/Q                          |       | _40_groupi/n_206                                   |           |        |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   v   | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 | NA2_5VX2  |  0.000 |   0.714 |   -1.425 | 
     | _40_groupi/g5066/B                                 |       | _40_groupi/n_206                                   |           |        |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   ^   | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 | NA2_5VX2  |  0.161 |   0.875 |   -1.264 | 
     | _40_groupi/g5066/Q                                 |       | _40_groupi/n_128                                   |           |        |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   ^   | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 | NA2_5VX2  |  0.000 |   0.875 |   -1.264 | 
     | _40_groupi/g5028/B                                 |       | _40_groupi/n_128                                   |           |        |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   v   | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 | NA2_5VX2  |  0.075 |   0.950 |   -1.189 | 
     | _40_groupi/g5028/Q                                 |       | _40_groupi/n_152                                   |           |        |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   v   | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 | EN2_5VX2  |  0.000 |   0.950 |   -1.189 | 
     | _40_groupi/g5093/B                                 |       | _40_groupi/n_152                                   |           |        |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   ^   | u_FI_Full1/FE_OFN13_DC_Out_10_                     | EN2_5VX2  |  0.183 |   1.132 |   -1.007 | 
     | _40_groupi/g5093/Q                                 |       |                                                    |           |        |         |          | 
     | u_FI_Full1/FE_OCPC172_DC_Out_10_/A                 |   ^   | u_FI_Full1/FE_OFN13_DC_Out_10_                     | BU_5VX1   | -0.005 |   1.127 |   -1.012 | 
     | u_FI_Full1/FE_OCPC172_DC_Out_10_/Q                 |   ^   | DC_Out[10]                                         | BU_5VX1   |  0.707 |   1.835 |   -0.304 | 
     | DC_Out[10]                                         |   ^   | DC_Out[10]                                         | ToVerilog |  0.004 |   1.839 |   -0.300 | 
     +-----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
Path 38: MET Early External Delay Assertion 
Endpoint:   DC_Out[7] (v) checked with  leading edge of 'Clock'
Beginpoint: DataIn[5] (^) triggered by  leading edge of 'Clock'
Path Groups: {default}
Analysis View: MINview
Other End Arrival Time          0.000
- External Delay                0.500
+ Phase Shift                   0.000
+ Uncertainty                   0.200
= Required Time                -0.300
  Arrival Time                  1.924
  Slack Time                    2.224
     Clock Rise Edge                      0.000
     + Input Delay                        0.500
     = Beginpoint Arrival Time            0.500
     +-----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |                        Net                         |   Cell    |  Delay | Arrival | Required | 
     |                                                    |       |                                                    |           |        |  Time   |   Time   | 
     |----------------------------------------------------+-------+----------------------------------------------------+-----------+--------+---------+----------| 
     | DataIn[5]                                          |   ^   | DataIn[5]                                          |           |        |   0.500 |   -1.724 | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   ^   | DataIn[5]                                          | NA2_5VX1  |  0.001 |   0.501 |   -1.724 | 
     | _40_groupi/FE_RC_738_0/A                           |       |                                                    |           |        |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   v   | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 | NA2_5VX1  |  0.068 |   0.568 |   -1.656 | 
     | _40_groupi/FE_RC_738_0/Q                           |       | _40_groupi/FE_RN_527_0                             |           |        |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   v   | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 | NA22_5VX1 |  0.000 |   0.568 |   -1.656 | 
     | _40_groupi/FE_RC_737_0/C                           |       | _40_groupi/FE_RN_527_0                             |           |        |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   ^   | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 | NA22_5VX1 |  0.127 |   0.695 |   -1.529 | 
     | _40_groupi/FE_RC_737_0/Q                           |       | _40_groupi/n_222                                   |           |        |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   ^   | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 | OR2_5VX2  |  0.000 |   0.695 |   -1.529 | 
     | _40_groupi/g5087/B                                 |       | _40_groupi/n_222                                   |           |        |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   ^   | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 | OR2_5VX2  |  0.187 |   0.882 |   -1.343 | 
     | _40_groupi/g5087/Q                                 |       | _40_groupi/n_112                                   |           |        |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   ^   | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 | NA2_5VX2  |  0.000 |   0.882 |   -1.343 | 
     | _40_groupi/FE_RC_924_0/B                           |       | _40_groupi/n_112                                   |           |        |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   v   | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 | NA2_5VX2  |  0.095 |   0.977 |   -1.247 | 
     | _40_groupi/FE_RC_924_0/Q                           |       | _40_groupi/FE_RN_669_0                             |           |        |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   v   | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 | NA2_5VX4  |  0.000 |   0.977 |   -1.247 | 
     | _40_groupi/FE_RC_923_0/B                           |       | _40_groupi/FE_RN_669_0                             |           |        |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   ^   | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 | NA2_5VX4  |  0.154 |   1.131 |   -1.093 | 
     | _40_groupi/FE_RC_923_0/Q                           |       | _40_groupi/n_123                                   |           |        |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   ^   | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 | EO2_5VX2  |  0.000 |   1.131 |   -1.093 | 
     | _40_groupi/g5099/B                                 |       | _40_groupi/n_123                                   |           |        |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   v   | u_FI_Full1/FE_OFN10_DC_Out_7_                      | EO2_5VX2  |  0.225 |   1.356 |   -0.868 | 
     | _40_groupi/g5099/Q                                 |       |                                                    |           |        |         |          | 
     | u_FI_Full1/FE_OFC11_DC_Out_7_/A                    |   v   | u_FI_Full1/FE_OFN10_DC_Out_7_                      | BU_5VX6   |  0.000 |   1.356 |   -0.868 | 
     | u_FI_Full1/FE_OFC11_DC_Out_7_/Q                    |   v   | u_FI_Full1/FE_OCPN313_DC_Out_7_                    | BU_5VX6   |  0.155 |   1.511 |   -0.713 | 
     | u_FI_Full1/FE_OCPC314_DC_Out_7_/A                  |   v   | u_FI_Full1/FE_OCPN313_DC_Out_7_                    | BU_5VX1   |  0.000 |   1.511 |   -0.713 | 
     | u_FI_Full1/FE_OCPC314_DC_Out_7_/Q                  |   v   | DC_Out[7]                                          | BU_5VX1   |  0.466 |   1.977 |   -0.247 | 
     | DC_Out[7]                                          |   v   | DC_Out[7]                                          | ToVerilog | -0.053 |   1.924 |   -0.300 | 
     +-----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
Path 39: MET Early External Delay Assertion 
Endpoint:   DC_Out[8] (v) checked with  leading edge of 'Clock'
Beginpoint: DataIn[6] (^) triggered by  leading edge of 'Clock'
Path Groups: {default}
Analysis View: MINview
Other End Arrival Time          0.000
- External Delay                0.500
+ Phase Shift                   0.000
+ Uncertainty                   0.200
= Required Time                -0.300
  Arrival Time                  1.933
  Slack Time                    2.233
     Clock Rise Edge                      0.000
     + Input Delay                        0.500
     = Beginpoint Arrival Time            0.500
     +------------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |                        Net                         |    Cell    |  Delay | Arrival | Required | 
     |                                                    |       |                                                    |            |        |  Time   |   Time   | 
     |----------------------------------------------------+-------+----------------------------------------------------+------------+--------+---------+----------| 
     | DataIn[6]                                          |   ^   | DataIn[6]                                          |            |        |   0.500 |   -1.733 | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   ^   | DataIn[6]                                          | CAG_5VX1   |  0.001 |   0.501 |   -1.732 | 
     | _40_groupi/FE_RC_1008_0/A                          |       |                                                    |            |        |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   ^   | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 | CAG_5VX1   |  0.311 |   0.812 |   -1.421 | 
     | _40_groupi/FE_RC_1008_0/CO                         |       | _40_groupi/n_224                                   |            |        |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   ^   | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 | NA2_5VX2   |  0.000 |   0.812 |   -1.421 | 
     | _40_groupi/g5065/B                                 |       | _40_groupi/n_224                                   |            |        |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   v   | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 | NA2_5VX2   |  0.132 |   0.944 |   -1.289 | 
     | _40_groupi/g5065/Q                                 |       | _40_groupi/n_129                                   |            |        |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   v   | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 | NA2_5VX4   |  0.000 |   0.944 |   -1.289 | 
     | _40_groupi/FE_RC_10_0/B                            |       | _40_groupi/n_129                                   |            |        |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   ^   | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 | NA2_5VX4   |  0.158 |   1.102 |   -1.131 | 
     | _40_groupi/FE_RC_10_0/Q                            |       | _40_groupi/n_172                                   |            |        |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   ^   | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 | NO2_5VX2   |  0.000 |   1.102 |   -1.131 | 
     | _40_groupi/FE_RC_698_0/B                           |       | _40_groupi/n_172                                   |            |        |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   v   | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 | NO2_5VX2   |  0.095 |   1.197 |   -1.035 | 
     | _40_groupi/FE_RC_698_0/Q                           |       | _40_groupi/FE_RN_509_0                             |            |        |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   v   | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 | NO2I1_5VX4 |  0.000 |   1.197 |   -1.035 | 
     | _40_groupi/FE_RC_696_0/B                           |       | _40_groupi/FE_RN_509_0                             |            |        |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   ^   | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 | NO2I1_5VX4 |  0.124 |   1.322 |   -0.911 | 
     | _40_groupi/FE_RC_696_0/Q                           |       | _40_groupi/FE_RN_510_0                             |            |        |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   ^   | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 | IN_5VX6    |  0.000 |   1.322 |   -0.911 | 
     | _40_groupi/FE_RC_697_0/A                           |       | _40_groupi/FE_RN_510_0                             |            |        |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   v   | u_FI_Full1/FE_OCPN229_DC_Out_8_                    | IN_5VX6    |  0.093 |   1.414 |   -0.818 | 
     | _40_groupi/FE_RC_697_0/Q                           |       |                                                    |            |        |         |          | 
     | u_FI_Full1/FE_OCPC292_DC_Out_8_/A                  |   v   | u_FI_Full1/FE_OCPN229_DC_Out_8_                    | BU_5VX3    |  0.000 |   1.414 |   -0.818 | 
     | u_FI_Full1/FE_OCPC292_DC_Out_8_/Q                  |   v   | u_FI_Full1/FE_OCPN292_DC_Out_8_                    | BU_5VX3    |  0.262 |   1.676 |   -0.557 | 
     | u_FI_Full1/FE_OCPC230_DC_Out_8_/A                  |   v   | u_FI_Full1/FE_OCPN292_DC_Out_8_                    | BU_5VX1    | -0.014 |   1.662 |   -0.570 | 
     | u_FI_Full1/FE_OCPC230_DC_Out_8_/Q                  |   v   | DC_Out[8]                                          | BU_5VX1    |  0.278 |   1.940 |   -0.292 | 
     | DC_Out[8]                                          |   v   | DC_Out[8]                                          | ToVerilog  | -0.008 |   1.933 |   -0.300 | 
     +------------------------------------------------------------------------------------------------------------------------------------------------------------+ 
Path 40: MET Early External Delay Assertion 
Endpoint:   Env_Out[12]                                                     (v) 
checked with  leading edge of 'Clock'
Beginpoint: u_FI_Full1/u_Subsystem/u_EnvelopeDetection/Delay_out1_reg[11]/Q (v) 
triggered by  leading edge of 'Clock'
Path Groups: {default}
Analysis View: MINview
Other End Arrival Time          0.000
- External Delay                0.500
+ Phase Shift                   0.000
+ Uncertainty                   0.200
= Required Time                -0.300
  Arrival Time                  1.934
  Slack Time                    2.234
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +-----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |                        Net                         |    Cell    | Delay | Arrival | Required | 
     |                                                    |       |                                                    |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+----------------------------------------------------+------------+-------+---------+----------| 
     | clk                                                |   ^   | clk                                                |            |       |   0.000 |   -2.234 | 
     | clk__L1_I0/A                                       |   ^   | clk                                                | IN_5VX16   | 0.000 |   0.000 |   -2.234 | 
     | clk__L1_I0/Q                                       |   v   | clk__L1_N0                                         | IN_5VX16   | 0.268 |   0.268 |   -1.966 | 
     | clk__L2_I1/A                                       |   v   | clk__L1_N0                                         | BU_5VX16   | 0.002 |   0.270 |   -1.964 | 
     | clk__L2_I1/Q                                       |   v   | clk__L2_N1                                         | BU_5VX16   | 0.155 |   0.425 |   -1.809 | 
     | clk__L3_I5/A                                       |   v   | clk__L2_N1                                         | BU_5VX16   | 0.002 |   0.427 |   -1.807 | 
     | clk__L3_I5/Q                                       |   v   | clk__L3_N5                                         | BU_5VX16   | 0.141 |   0.568 |   -1.666 | 
     | clk__L4_I8/A                                       |   v   | clk__L3_N5                                         | IN_5VX8    | 0.003 |   0.571 |   -1.663 | 
     | clk__L4_I8/Q                                       |   ^   | clk__L4_N8                                         | IN_5VX8    | 0.059 |   0.631 |   -1.604 | 
     | u_FI_Full1/u_Subsystem/u_EnvelopeDetection/Delay_o |   ^   | clk__L4_N8                                         | DFRRQ_5VX4 | 0.001 |   0.631 |   -1.603 | 
     | ut1_reg[11]/C                                      |       |                                                    |            |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_EnvelopeDetection/Delay_o |   v   | u_FI_Full1/u_Subsystem/u_EnvelopeDetection/Product | DFRRQ_5VX4 | 0.822 |   1.453 |   -0.781 | 
     | ut1_reg[11]/Q                                      |       | 1_cast_1[27]                                       |            |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_EnvelopeDetection/g991/C  |   v   | u_FI_Full1/u_Subsystem/u_EnvelopeDetection/Product | EO3_5VX1   | 0.003 |   1.456 |   -0.778 | 
     |                                                    |       | 1_cast_1[27]                                       |            |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_EnvelopeDetection/g991/Q  |   v   | Env_Out[12]                                        | EO3_5VX1   | 0.478 |   1.934 |   -0.300 | 
     | Env_Out[12]                                        |   v   | Env_Out[12]                                        | ToVerilog  | 0.000 |   1.934 |   -0.300 | 
     +-----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
Path 41: MET Early External Delay Assertion 
Endpoint:   DC_Out[2] (v) checked with  leading edge of 'Clock'
Beginpoint: DataIn[1] (^) triggered by  leading edge of 'Clock'
Path Groups: {default}
Analysis View: MINview
Other End Arrival Time          0.000
- External Delay                0.500
+ Phase Shift                   0.000
+ Uncertainty                   0.200
= Required Time                -0.300
  Arrival Time                  1.952
  Slack Time                    2.252
     Clock Rise Edge                      0.000
     + Input Delay                        0.500
     = Beginpoint Arrival Time            0.500
     +------------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |                        Net                         |    Cell    |  Delay | Arrival | Required | 
     |                                                    |       |                                                    |            |        |  Time   |   Time   | 
     |----------------------------------------------------+-------+----------------------------------------------------+------------+--------+---------+----------| 
     | DataIn[1]                                          |   ^   | DataIn[1]                                          |            |        |   0.500 |   -1.752 | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   ^   | DataIn[1]                                          | NA2_5VX1   |  0.001 |   0.501 |   -1.752 | 
     | _40_groupi/FE_RC_1072_0/A                          |       |                                                    |            |        |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   v   | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 | NA2_5VX1   |  0.102 |   0.602 |   -1.650 | 
     | _40_groupi/FE_RC_1072_0/Q                          |       | _40_groupi/FE_RN_740_0                             |            |        |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   v   | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 | NA22_5VX1  |  0.000 |   0.602 |   -1.650 | 
     | _40_groupi/FE_RC_1071_0/C                          |       | _40_groupi/FE_RN_740_0                             |            |        |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   ^   | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 | NA22_5VX1  |  0.182 |   0.784 |   -1.468 | 
     | _40_groupi/FE_RC_1071_0/Q                          |       | _40_groupi/n_214                                   |            |        |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   ^   | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 | OR2_5VX2   |  0.000 |   0.784 |   -1.468 | 
     | _40_groupi/FE_RC_409_0/A                           |       | _40_groupi/n_214                                   |            |        |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   ^   | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 | OR2_5VX2   |  0.198 |   0.982 |   -1.270 | 
     | _40_groupi/FE_RC_409_0/Q                           |       | _40_groupi/FE_RN_300_0                             |            |        |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   ^   | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 | NA2I1_5VX1 |  0.000 |   0.982 |   -1.270 | 
     | _40_groupi/FE_RC_416_0/B                           |       | _40_groupi/FE_RN_300_0                             |            |        |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   v   | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 | NA2I1_5VX1 |  0.077 |   1.059 |   -1.193 | 
     | _40_groupi/FE_RC_416_0/Q                           |       | _40_groupi/FE_RN_294_0                             |            |        |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   v   | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 | NA22_5VX2  |  0.000 |   1.059 |   -1.193 | 
     | _40_groupi/FE_RC_410_0/A                           |       | _40_groupi/FE_RN_294_0                             |            |        |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   v   | u_FI_Full1/FE_OFN61_DC_Out_2_                      | NA22_5VX2  |  0.233 |   1.292 |   -0.960 | 
     | _40_groupi/FE_RC_410_0/Q                           |       |                                                    |            |        |         |          | 
     | u_FI_Full1/FE_OFC62_DC_Out_2_/A                    |   v   | u_FI_Full1/FE_OFN61_DC_Out_2_                      | BU_5VX8    | -0.004 |   1.288 |   -0.964 | 
     | u_FI_Full1/FE_OFC62_DC_Out_2_/Q                    |   v   | u_FI_Full1/FE_OCPN328_DC_Out_2_                    | BU_5VX8    |  0.199 |   1.487 |   -0.765 | 
     | u_FI_Full1/FE_OCPC329_DC_Out_2_/A                  |   v   | u_FI_Full1/FE_OCPN328_DC_Out_2_                    | BU_5VX1    |  0.004 |   1.491 |   -0.761 | 
     | u_FI_Full1/FE_OCPC329_DC_Out_2_/Q                  |   v   | u_FI_Full1/FE_OCPN335_DC_Out_2_                    | BU_5VX1    |  0.224 |   1.715 |   -0.538 | 
     | u_FI_Full1/FE_OCPC336_DC_Out_2_/A                  |   v   | u_FI_Full1/FE_OCPN335_DC_Out_2_                    | BU_5VX1    |  0.000 |   1.715 |   -0.538 | 
     | u_FI_Full1/FE_OCPC336_DC_Out_2_/Q                  |   v   | DC_Out[2]                                          | BU_5VX1    |  0.243 |   1.958 |   -0.295 | 
     | DC_Out[2]                                          |   v   | DC_Out[2]                                          | ToVerilog  | -0.005 |   1.952 |   -0.300 | 
     +------------------------------------------------------------------------------------------------------------------------------------------------------------+ 
Path 42: MET Early External Delay Assertion 
Endpoint:   Env_Out[9]                                                      (^) 
checked with  leading edge of 'Clock'
Beginpoint: u_FI_Full1/u_Subsystem/u_EnvelopeDetection/Delay_out1_reg[11]/Q (v) 
triggered by  leading edge of 'Clock'
Path Groups: {default}
Analysis View: MINview
Other End Arrival Time          0.000
- External Delay                0.500
+ Phase Shift                   0.000
+ Uncertainty                   0.200
= Required Time                -0.300
  Arrival Time                  2.004
  Slack Time                    2.304
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +------------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |                        Net                         |    Cell    |  Delay | Arrival | Required | 
     |                                                    |       |                                                    |            |        |  Time   |   Time   | 
     |----------------------------------------------------+-------+----------------------------------------------------+------------+--------+---------+----------| 
     | clk                                                |   ^   | clk                                                |            |        |   0.000 |   -2.304 | 
     | clk__L1_I0/A                                       |   ^   | clk                                                | IN_5VX16   |  0.000 |   0.000 |   -2.304 | 
     | clk__L1_I0/Q                                       |   v   | clk__L1_N0                                         | IN_5VX16   |  0.268 |   0.268 |   -2.036 | 
     | clk__L2_I1/A                                       |   v   | clk__L1_N0                                         | BU_5VX16   |  0.002 |   0.270 |   -2.034 | 
     | clk__L2_I1/Q                                       |   v   | clk__L2_N1                                         | BU_5VX16   |  0.155 |   0.425 |   -1.879 | 
     | clk__L3_I5/A                                       |   v   | clk__L2_N1                                         | BU_5VX16   |  0.002 |   0.427 |   -1.877 | 
     | clk__L3_I5/Q                                       |   v   | clk__L3_N5                                         | BU_5VX16   |  0.141 |   0.568 |   -1.736 | 
     | clk__L4_I8/A                                       |   v   | clk__L3_N5                                         | IN_5VX8    |  0.003 |   0.571 |   -1.733 | 
     | clk__L4_I8/Q                                       |   ^   | clk__L4_N8                                         | IN_5VX8    |  0.059 |   0.631 |   -1.673 | 
     | u_FI_Full1/u_Subsystem/u_EnvelopeDetection/Delay_o |   ^   | clk__L4_N8                                         | DFRRQ_5VX4 |  0.001 |   0.631 |   -1.673 | 
     | ut1_reg[11]/C                                      |       |                                                    |            |        |         |          | 
     | u_FI_Full1/u_Subsystem/u_EnvelopeDetection/Delay_o |   v   | u_FI_Full1/u_Subsystem/u_EnvelopeDetection/Product | DFRRQ_5VX4 |  0.822 |   1.453 |   -0.851 | 
     | ut1_reg[11]/Q                                      |       | 1_cast_1[27]                                       |            |        |         |          | 
     | u_FI_Full1/u_Subsystem/u_EnvelopeDetection/FE_RC_1 |   v   | u_FI_Full1/u_Subsystem/u_EnvelopeDetection/Product | IN_5VX1    |  0.004 |   1.457 |   -0.847 | 
     | 06_0/A                                             |       | 1_cast_1[27]                                       |            |        |         |          | 
     | u_FI_Full1/u_Subsystem/u_EnvelopeDetection/FE_RC_1 |   ^   | u_FI_Full1/u_Subsystem/u_EnvelopeDetection/FE_RN_6 | IN_5VX1    |  0.099 |   1.556 |   -0.748 | 
     | 06_0/Q                                             |       | 1_0                                                |            |        |         |          | 
     | u_FI_Full1/u_Subsystem/u_EnvelopeDetection/FE_RC_1 |   ^   | u_FI_Full1/u_Subsystem/u_EnvelopeDetection/FE_RN_6 | AND2_5VX1  |  0.000 |   1.556 |   -0.748 | 
     | 05_0/A                                             |       | 1_0                                                |            |        |         |          | 
     | u_FI_Full1/u_Subsystem/u_EnvelopeDetection/FE_RC_1 |   ^   | u_FI_Full1/u_Subsystem/u_EnvelopeDetection/FE_RN_6 | AND2_5VX1  |  0.180 |   1.736 |   -0.568 | 
     | 05_0/Q                                             |       | 2_0                                                |            |        |         |          | 
     | u_FI_Full1/u_Subsystem/u_EnvelopeDetection/FE_RC_1 |   ^   | u_FI_Full1/u_Subsystem/u_EnvelopeDetection/FE_RN_6 | ON21_5VX1  |  0.000 |   1.736 |   -0.568 | 
     | 02_0/A                                             |       | 2_0                                                |            |        |         |          | 
     | u_FI_Full1/u_Subsystem/u_EnvelopeDetection/FE_RC_1 |   v   | u_FI_Full1/u_Subsystem/u_EnvelopeDetection/FE_RN_6 | ON21_5VX1  |  0.124 |   1.860 |   -0.444 | 
     | 02_0/Q                                             |       | 5_0                                                |            |        |         |          | 
     | u_FI_Full1/u_Subsystem/u_EnvelopeDetection/FE_RC_1 |   v   | u_FI_Full1/u_Subsystem/u_EnvelopeDetection/FE_RN_6 | NA22_5VX1  |  0.000 |   1.860 |   -0.444 | 
     | 01_0/C                                             |       | 5_0                                                |            |        |         |          | 
     | u_FI_Full1/u_Subsystem/u_EnvelopeDetection/FE_RC_1 |   ^   | Env_Out[9]                                         | NA22_5VX1  |  0.171 |   2.031 |   -0.273 | 
     | 01_0/Q                                             |       |                                                    |            |        |         |          | 
     | Env_Out[9]                                         |   ^   | Env_Out[9]                                         | ToVerilog  | -0.027 |   2.004 |   -0.300 | 
     +------------------------------------------------------------------------------------------------------------------------------------------------------------+ 
Path 43: MET Early External Delay Assertion 
Endpoint:   Env_Out[11]                                                     (v) 
checked with  leading edge of 'Clock'
Beginpoint: u_FI_Full1/u_Subsystem/u_EnvelopeDetection/Delay_out1_reg[11]/Q (v) 
triggered by  leading edge of 'Clock'
Path Groups: {default}
Analysis View: MINview
Other End Arrival Time          0.000
- External Delay                0.500
+ Phase Shift                   0.000
+ Uncertainty                   0.200
= Required Time                -0.300
  Arrival Time                  2.035
  Slack Time                    2.335
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +------------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |                        Net                         |    Cell    |  Delay | Arrival | Required | 
     |                                                    |       |                                                    |            |        |  Time   |   Time   | 
     |----------------------------------------------------+-------+----------------------------------------------------+------------+--------+---------+----------| 
     | clk                                                |   ^   | clk                                                |            |        |   0.000 |   -2.335 | 
     | clk__L1_I0/A                                       |   ^   | clk                                                | IN_5VX16   |  0.000 |   0.000 |   -2.335 | 
     | clk__L1_I0/Q                                       |   v   | clk__L1_N0                                         | IN_5VX16   |  0.268 |   0.268 |   -2.067 | 
     | clk__L2_I1/A                                       |   v   | clk__L1_N0                                         | BU_5VX16   |  0.002 |   0.270 |   -2.065 | 
     | clk__L2_I1/Q                                       |   v   | clk__L2_N1                                         | BU_5VX16   |  0.155 |   0.425 |   -1.910 | 
     | clk__L3_I5/A                                       |   v   | clk__L2_N1                                         | BU_5VX16   |  0.002 |   0.427 |   -1.908 | 
     | clk__L3_I5/Q                                       |   v   | clk__L3_N5                                         | BU_5VX16   |  0.141 |   0.568 |   -1.767 | 
     | clk__L4_I8/A                                       |   v   | clk__L3_N5                                         | IN_5VX8    |  0.003 |   0.571 |   -1.764 | 
     | clk__L4_I8/Q                                       |   ^   | clk__L4_N8                                         | IN_5VX8    |  0.059 |   0.631 |   -1.704 | 
     | u_FI_Full1/u_Subsystem/u_EnvelopeDetection/Delay_o |   ^   | clk__L4_N8                                         | DFRRQ_5VX4 |  0.001 |   0.631 |   -1.704 | 
     | ut1_reg[11]/C                                      |       |                                                    |            |        |         |          | 
     | u_FI_Full1/u_Subsystem/u_EnvelopeDetection/Delay_o |   v   | u_FI_Full1/u_Subsystem/u_EnvelopeDetection/Product | DFRRQ_5VX4 |  0.822 |   1.453 |   -0.882 | 
     | ut1_reg[11]/Q                                      |       | 1_cast_1[27]                                       |            |        |         |          | 
     | u_FI_Full1/u_Subsystem/u_EnvelopeDetection/g1009/A |   v   | u_FI_Full1/u_Subsystem/u_EnvelopeDetection/Product | NA2_5VX1   |  0.003 |   1.456 |   -0.879 | 
     |                                                    |       | 1_cast_1[27]                                       |            |        |         |          | 
     | u_FI_Full1/u_Subsystem/u_EnvelopeDetection/g1009/Q |   ^   | u_FI_Full1/u_Subsystem/u_EnvelopeDetection/n_4     | NA2_5VX1   |  0.257 |   1.713 |   -0.622 | 
     | u_FI_Full1/u_Subsystem/u_EnvelopeDetection/g1006/B |   ^   | u_FI_Full1/u_Subsystem/u_EnvelopeDetection/n_4     | NA2I1_5VX1 | -0.016 |   1.697 |   -0.638 | 
     | u_FI_Full1/u_Subsystem/u_EnvelopeDetection/g1006/Q |   v   | u_FI_Full1/u_Subsystem/u_EnvelopeDetection/n_7     | NA2I1_5VX1 |  0.144 |   1.842 |   -0.493 | 
     | u_FI_Full1/u_Subsystem/u_EnvelopeDetection/FE_RC_1 |   v   | u_FI_Full1/u_Subsystem/u_EnvelopeDetection/n_7     | NA22_5VX2  | -0.004 |   1.837 |   -0.498 | 
     | 029_0/A                                            |       |                                                    |            |        |         |          | 
     | u_FI_Full1/u_Subsystem/u_EnvelopeDetection/FE_RC_1 |   v   | Env_Out[11]                                        | NA22_5VX2  |  0.198 |   2.035 |   -0.300 | 
     | 029_0/Q                                            |       |                                                    |            |        |         |          | 
     | Env_Out[11]                                        |   v   | Env_Out[11]                                        | ToVerilog  |  0.000 |   2.035 |   -0.300 | 
     +------------------------------------------------------------------------------------------------------------------------------------------------------------+ 
Path 44: MET Early External Delay Assertion 
Endpoint:   Env_Out[10]                                                     (^) 
checked with  leading edge of 'Clock'
Beginpoint: u_FI_Full1/u_Subsystem/u_EnvelopeDetection/Delay_out1_reg[11]/Q (v) 
triggered by  leading edge of 'Clock'
Path Groups: {default}
Analysis View: MINview
Other End Arrival Time          0.000
- External Delay                0.500
+ Phase Shift                   0.000
+ Uncertainty                   0.200
= Required Time                -0.300
  Arrival Time                  2.059
  Slack Time                    2.359
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +------------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |                        Net                         |    Cell    |  Delay | Arrival | Required | 
     |                                                    |       |                                                    |            |        |  Time   |   Time   | 
     |----------------------------------------------------+-------+----------------------------------------------------+------------+--------+---------+----------| 
     | clk                                                |   ^   | clk                                                |            |        |   0.000 |   -2.359 | 
     | clk__L1_I0/A                                       |   ^   | clk                                                | IN_5VX16   |  0.000 |   0.000 |   -2.359 | 
     | clk__L1_I0/Q                                       |   v   | clk__L1_N0                                         | IN_5VX16   |  0.268 |   0.268 |   -2.092 | 
     | clk__L2_I1/A                                       |   v   | clk__L1_N0                                         | BU_5VX16   |  0.002 |   0.270 |   -2.090 | 
     | clk__L2_I1/Q                                       |   v   | clk__L2_N1                                         | BU_5VX16   |  0.155 |   0.425 |   -1.934 | 
     | clk__L3_I5/A                                       |   v   | clk__L2_N1                                         | BU_5VX16   |  0.002 |   0.427 |   -1.932 | 
     | clk__L3_I5/Q                                       |   v   | clk__L3_N5                                         | BU_5VX16   |  0.141 |   0.568 |   -1.791 | 
     | clk__L4_I8/A                                       |   v   | clk__L3_N5                                         | IN_5VX8    |  0.003 |   0.571 |   -1.788 | 
     | clk__L4_I8/Q                                       |   ^   | clk__L4_N8                                         | IN_5VX8    |  0.059 |   0.631 |   -1.729 | 
     | u_FI_Full1/u_Subsystem/u_EnvelopeDetection/Delay_o |   ^   | clk__L4_N8                                         | DFRRQ_5VX4 |  0.001 |   0.631 |   -1.728 | 
     | ut1_reg[11]/C                                      |       |                                                    |            |        |         |          | 
     | u_FI_Full1/u_Subsystem/u_EnvelopeDetection/Delay_o |   v   | u_FI_Full1/u_Subsystem/u_EnvelopeDetection/Product | DFRRQ_5VX4 |  0.822 |   1.453 |   -0.907 | 
     | ut1_reg[11]/Q                                      |       | 1_cast_1[27]                                       |            |        |         |          | 
     | u_FI_Full1/u_Subsystem/u_EnvelopeDetection/g1008/B |   v   | u_FI_Full1/u_Subsystem/u_EnvelopeDetection/Product | NO2_5VX2   |  0.003 |   1.456 |   -0.903 | 
     |                                                    |       | 1_cast_1[27]                                       |            |        |         |          | 
     | u_FI_Full1/u_Subsystem/u_EnvelopeDetection/g1008/Q |   ^   | u_FI_Full1/u_Subsystem/u_EnvelopeDetection/n_5     | NO2_5VX2   |  0.172 |   1.629 |   -0.731 | 
     | u_FI_Full1/u_Subsystem/u_EnvelopeDetection/g1007/A |   ^   | u_FI_Full1/u_Subsystem/u_EnvelopeDetection/n_5     | NA2I1_5VX1 |  0.000 |   1.629 |   -0.731 | 
     | N                                                  |       |                                                    |            |        |         |          | 
     | u_FI_Full1/u_Subsystem/u_EnvelopeDetection/g1007/Q |   ^   | u_FI_Full1/u_Subsystem/u_EnvelopeDetection/n_6     | NA2I1_5VX1 |  0.237 |   1.866 |   -0.494 | 
     | u_FI_Full1/u_Subsystem/u_EnvelopeDetection/g995/A  |   ^   | u_FI_Full1/u_Subsystem/u_EnvelopeDetection/n_6     | EN2_5VX0   | -0.011 |   1.854 |   -0.505 | 
     | u_FI_Full1/u_Subsystem/u_EnvelopeDetection/g995/Q  |   ^   | Env_Out[10]                                        | EN2_5VX0   |  0.214 |   2.068 |   -0.291 | 
     | Env_Out[10]                                        |   ^   | Env_Out[10]                                        | ToVerilog  | -0.009 |   2.059 |   -0.300 | 
     +------------------------------------------------------------------------------------------------------------------------------------------------------------+ 
Path 45: MET Early External Delay Assertion 
Endpoint:   DC_Out[12] (^) checked with  leading edge of 'Clock'
Beginpoint: DataIn[10] (v) triggered by  leading edge of 'Clock'
Path Groups: {default}
Analysis View: MINview
Other End Arrival Time          0.000
- External Delay                0.500
+ Phase Shift                   0.000
+ Uncertainty                   0.200
= Required Time                -0.300
  Arrival Time                  2.062
  Slack Time                    2.362
     Clock Rise Edge                      0.000
     + Input Delay                        0.500
     = Beginpoint Arrival Time            0.500
     +-----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |                        Net                         |   Cell    |  Delay | Arrival | Required | 
     |                                                    |       |                                                    |           |        |  Time   |   Time   | 
     |----------------------------------------------------+-------+----------------------------------------------------+-----------+--------+---------+----------| 
     | DataIn[10]                                         |   v   | DataIn[10]                                         |           |        |   0.500 |   -1.862 | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   v   | DataIn[10]                                         | NA2_5VX1  |  0.002 |   0.502 |   -1.860 | 
     | _40_groupi/FE_RC_1056_0/A                          |       |                                                    |           |        |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   ^   | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 | NA2_5VX1  |  0.076 |   0.578 |   -1.784 | 
     | _40_groupi/FE_RC_1056_0/Q                          |       | _40_groupi/FE_RN_724_0                             |           |        |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   ^   | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 | NA2_5VX1  |  0.000 |   0.578 |   -1.784 | 
     | _40_groupi/FE_RC_1054_0/B                          |       | _40_groupi/FE_RN_724_0                             |           |        |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   v   | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 | NA2_5VX1  |  0.108 |   0.686 |   -1.676 | 
     | _40_groupi/FE_RC_1054_0/Q                          |       | _40_groupi/n_208                                   |           |        |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   v   | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 | NA2_5VX1  |  0.000 |   0.686 |   -1.676 | 
     | _40_groupi/g5045/B                                 |       | _40_groupi/n_208                                   |           |        |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   ^   | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 | NA2_5VX1  |  0.164 |   0.850 |   -1.513 | 
     | _40_groupi/g5045/Q                                 |       | _40_groupi/n_140                                   |           |        |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   ^   | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 | ON21_5VX1 |  0.000 |   0.850 |   -1.513 | 
     | _40_groupi/g5109/C                                 |       | _40_groupi/n_140                                   |           |        |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   v   | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 | ON21_5VX1 |  0.091 |   0.940 |   -1.422 | 
     | _40_groupi/g5109/Q                                 |       | _40_groupi/n_202                                   |           |        |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   v   | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 | EO3_5VX1  |  0.000 |   0.940 |   -1.422 | 
     | _40_groupi/g5108/A                                 |       | _40_groupi/n_202                                   |           |        |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   ^   | u_FI_Full1/FE_OFN17_DC_Out_12_                     | EO3_5VX1  |  0.226 |   1.167 |   -1.196 | 
     | _40_groupi/g5108/Q                                 |       |                                                    |           |        |         |          | 
     | u_FI_Full1/FE_OFC18_DC_Out_12_/A                   |   ^   | u_FI_Full1/FE_OFN17_DC_Out_12_                     | BU_5VX6   |  0.000 |   1.167 |   -1.196 | 
     | u_FI_Full1/FE_OFC18_DC_Out_12_/Q                   |   ^   | u_FI_Full1/FE_OCPN249_DC_Out_12_                   | BU_5VX6   |  0.234 |   1.400 |   -0.962 | 
     | u_FI_Full1/FE_OCPC338_DC_Out_12_/A                 |   ^   | u_FI_Full1/FE_OCPN249_DC_Out_12_                   | BU_5VX1   |  0.000 |   1.401 |   -0.962 | 
     | u_FI_Full1/FE_OCPC338_DC_Out_12_/Q                 |   ^   | u_FI_Full1/FE_OCPN338_DC_Out_12_                   | BU_5VX1   |  0.251 |   1.652 |   -0.710 | 
     | u_FI_Full1/FE_OCPC250_DC_Out_12_/A                 |   ^   | u_FI_Full1/FE_OCPN338_DC_Out_12_                   | BU_5VX1   | -0.008 |   1.643 |   -0.719 | 
     | u_FI_Full1/FE_OCPC250_DC_Out_12_/Q                 |   ^   | DC_Out[12]                                         | BU_5VX1   |  0.450 |   2.093 |   -0.269 | 
     | DC_Out[12]                                         |   ^   | DC_Out[12]                                         | ToVerilog | -0.031 |   2.062 |   -0.300 | 
     +-----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
Path 46: MET Early External Delay Assertion 
Endpoint:   DC_Out[11] (v) checked with  leading edge of 'Clock'
Beginpoint: DataIn[9]  (^) triggered by  leading edge of 'Clock'
Path Groups: {default}
Analysis View: MINview
Other End Arrival Time          0.000
- External Delay                0.500
+ Phase Shift                   0.000
+ Uncertainty                   0.200
= Required Time                -0.300
  Arrival Time                  2.102
  Slack Time                    2.402
     Clock Rise Edge                      0.000
     + Input Delay                        0.500
     = Beginpoint Arrival Time            0.500
     +-----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |                        Net                         |   Cell    |  Delay | Arrival | Required | 
     |                                                    |       |                                                    |           |        |  Time   |   Time   | 
     |----------------------------------------------------+-------+----------------------------------------------------+-----------+--------+---------+----------| 
     | DataIn[9]                                          |   ^   | DataIn[9]                                          |           |        |   0.500 |   -1.902 | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   ^   | DataIn[9]                                          | NA2_5VX1  |  0.001 |   0.501 |   -1.901 | 
     | _40_groupi/FE_RC_1111_0/A                          |       |                                                    |           |        |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   v   | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 | NA2_5VX1  |  0.097 |   0.598 |   -1.804 | 
     | _40_groupi/FE_RC_1111_0/Q                          |       | _40_groupi/FE_RN_761_0                             |           |        |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   v   | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 | NA22_5VX2 |  0.000 |   0.598 |   -1.804 | 
     | _40_groupi/FE_RC_1110_0/C                          |       | _40_groupi/FE_RN_761_0                             |           |        |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   ^   | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 | NA22_5VX2 |  0.113 |   0.711 |   -1.691 | 
     | _40_groupi/FE_RC_1110_0/Q                          |       | _40_groupi/n_206                                   |           |        |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   ^   | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 | NA2_5VX2  |  0.000 |   0.711 |   -1.691 | 
     | _40_groupi/g5066/B                                 |       | _40_groupi/n_206                                   |           |        |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   v   | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 | NA2_5VX2  |  0.102 |   0.813 |   -1.589 | 
     | _40_groupi/g5066/Q                                 |       | _40_groupi/n_128                                   |           |        |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   v   | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 | NA22_5VX2 |  0.000 |   0.813 |   -1.589 | 
     | _40_groupi/g4985/C                                 |       | _40_groupi/n_128                                   |           |        |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   ^   | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 | NA22_5VX2 |  0.113 |   0.926 |   -1.477 | 
     | _40_groupi/g4985/Q                                 |       | _40_groupi/n_177                                   |           |        |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   ^   | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 | NA22_5VX2 |  0.000 |   0.926 |   -1.477 | 
     | _40_groupi/FE_RC_1112_0/B                          |       | _40_groupi/n_177                                   |           |        |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   ^   | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 | NA22_5VX2 |  0.258 |   1.184 |   -1.219 | 
     | _40_groupi/FE_RC_1112_0/Q                          |       | _40_groupi/n_181                                   |           |        |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   ^   | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 | IN_5VX8   |  0.000 |   1.184 |   -1.219 | 
     | _40_groupi/g4973/A                                 |       | _40_groupi/n_181                                   |           |        |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   v   | u_FI_Full1/FE_RN_                                  | IN_5VX8   |  0.080 |   1.263 |   -1.139 | 
     | _40_groupi/g4973/Q                                 |       |                                                    |           |        |         |          | 
     | u_FI_Full1/FE_OCPC321_DC_Out_11_/A                 |   v   | u_FI_Full1/FE_RN_                                  | BU_5VX1   |  0.000 |   1.263 |   -1.139 | 
     | u_FI_Full1/FE_OCPC321_DC_Out_11_/Q                 |   v   | FE_OCPN184_DC_Out_11_                              | BU_5VX1   |  0.500 |   1.763 |   -0.639 | 
     | FE_OCPC185_DC_Out_11_/A                            |   v   | FE_OCPN184_DC_Out_11_                              | BU_5VX1   | -0.006 |   1.757 |   -0.645 | 
     | FE_OCPC185_DC_Out_11_/Q                            |   v   | DC_Out[11]                                         | BU_5VX1   |  0.353 |   2.110 |   -0.292 | 
     | DC_Out[11]                                         |   v   | DC_Out[11]                                         | ToVerilog | -0.008 |   2.102 |   -0.300 | 
     +-----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
Path 47: MET Early External Delay Assertion 
Endpoint:   Env_Out[7]                                                     (^) 
checked with  leading edge of 'Clock'
Beginpoint: u_FI_Full1/u_Subsystem/u_EnvelopeDetection/Delay_out1_reg[9]/Q (v) 
triggered by  leading edge of 'Clock'
Path Groups: {default}
Analysis View: MINview
Other End Arrival Time          0.000
- External Delay                0.500
+ Phase Shift                   0.000
+ Uncertainty                   0.200
= Required Time                -0.300
  Arrival Time                  2.377
  Slack Time                    2.677
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +------------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |                        Net                         |    Cell    |  Delay | Arrival | Required | 
     |                                                    |       |                                                    |            |        |  Time   |   Time   | 
     |----------------------------------------------------+-------+----------------------------------------------------+------------+--------+---------+----------| 
     | clk                                                |   ^   | clk                                                |            |        |   0.000 |   -2.677 | 
     | clk__L1_I0/A                                       |   ^   | clk                                                | IN_5VX16   |  0.000 |   0.000 |   -2.677 | 
     | clk__L1_I0/Q                                       |   v   | clk__L1_N0                                         | IN_5VX16   |  0.268 |   0.268 |   -2.409 | 
     | clk__L2_I1/A                                       |   v   | clk__L1_N0                                         | BU_5VX16   |  0.002 |   0.270 |   -2.408 | 
     | clk__L2_I1/Q                                       |   v   | clk__L2_N1                                         | BU_5VX16   |  0.155 |   0.425 |   -2.252 | 
     | clk__L3_I5/A                                       |   v   | clk__L2_N1                                         | BU_5VX16   |  0.002 |   0.427 |   -2.250 | 
     | clk__L3_I5/Q                                       |   v   | clk__L3_N5                                         | BU_5VX16   |  0.141 |   0.568 |   -2.109 | 
     | clk__L4_I8/A                                       |   v   | clk__L3_N5                                         | IN_5VX8    |  0.003 |   0.571 |   -2.106 | 
     | clk__L4_I8/Q                                       |   ^   | clk__L4_N8                                         | IN_5VX8    |  0.059 |   0.631 |   -2.047 | 
     | u_FI_Full1/u_Subsystem/u_EnvelopeDetection/Delay_o |   ^   | clk__L4_N8                                         | DFRRQ_5VX1 |  0.001 |   0.631 |   -2.046 | 
     | ut1_reg[9]/C                                       |       |                                                    |            |        |         |          | 
     | u_FI_Full1/u_Subsystem/u_EnvelopeDetection/Delay_o |   v   | u_FI_Full1/u_Subsystem/u_EnvelopeDetection/Delay_o | DFRRQ_5VX1 |  0.596 |   1.227 |   -1.450 | 
     | ut1_reg[9]/Q                                       |       | ut1[9]                                             |            |        |         |          | 
     | u_FI_Full1/u_Subsystem/u_EnvelopeDetection/const_m |   v   | u_FI_Full1/u_Subsystem/u_EnvelopeDetection/Delay_o | IN_5VX1    | -0.009 |   1.219 |   -1.459 | 
     | ul_91_41/g940/A                                    |       | ut1[9]                                             |            |        |         |          | 
     | u_FI_Full1/u_Subsystem/u_EnvelopeDetection/const_m |   ^   | u_FI_Full1/u_Subsystem/u_EnvelopeDetection/const_m | IN_5VX1    |  0.113 |   1.332 |   -1.346 | 
     | ul_91_41/g940/Q                                    |       | ul_91_41/n_4                                       |            |        |         |          | 
     | u_FI_Full1/u_Subsystem/u_EnvelopeDetection/const_m |   ^   | u_FI_Full1/u_Subsystem/u_EnvelopeDetection/const_m | CAG_5VX1   |  0.000 |   1.332 |   -1.346 | 
     | ul_91_41/g932/B                                    |       | ul_91_41/n_4                                       |            |        |         |          | 
     | u_FI_Full1/u_Subsystem/u_EnvelopeDetection/const_m |   ^   | u_FI_Full1/u_Subsystem/u_EnvelopeDetection/const_m | CAG_5VX1   |  0.298 |   1.629 |   -1.048 | 
     | ul_91_41/g932/CO                                   |       | ul_91_41/n_12                                      |            |        |         |          | 
     | u_FI_Full1/u_Subsystem/u_EnvelopeDetection/const_m |   ^   | u_FI_Full1/u_Subsystem/u_EnvelopeDetection/const_m | FA_5VX1    |  0.000 |   1.629 |   -1.048 | 
     | ul_91_41/g889/B                                    |       | ul_91_41/n_12                                      |            |        |         |          | 
     | u_FI_Full1/u_Subsystem/u_EnvelopeDetection/const_m |   ^   | u_FI_Full1/u_Subsystem/u_EnvelopeDetection/Product | FA_5VX1    |  0.344 |   1.973 |   -0.704 | 
     | ul_91_41/g889/S                                    |       | 1_cast_1[25]                                       |            |        |         |          | 
     | u_FI_Full1/u_Subsystem/u_EnvelopeDetection/FE_RC_1 |   ^   | u_FI_Full1/u_Subsystem/u_EnvelopeDetection/Product | NA22_5VX1  |  0.000 |   1.973 |   -0.704 | 
     | 76_0/A                                             |       | 1_cast_1[25]                                       |            |        |         |          | 
     | u_FI_Full1/u_Subsystem/u_EnvelopeDetection/FE_RC_1 |   ^   | u_FI_Full1/u_Subsystem/u_EnvelopeDetection/FE_RN_1 | NA22_5VX1  |  0.179 |   2.153 |   -0.524 | 
     | 76_0/Q                                             |       | 04_0                                               |            |        |         |          | 
     | u_FI_Full1/u_Subsystem/u_EnvelopeDetection/FE_RC_1 |   ^   | u_FI_Full1/u_Subsystem/u_EnvelopeDetection/FE_RN_1 | NA22_5VX1  |  0.000 |   2.153 |   -0.524 | 
     | 71_0/A                                             |       | 04_0                                               |            |        |         |          | 
     | u_FI_Full1/u_Subsystem/u_EnvelopeDetection/FE_RC_1 |   ^   | Env_Out[7]                                         | NA22_5VX1  |  0.258 |   2.411 |   -0.267 | 
     | 71_0/Q                                             |       |                                                    |            |        |         |          | 
     | Env_Out[7]                                         |   ^   | Env_Out[7]                                         | ToVerilog  | -0.033 |   2.377 |   -0.300 | 
     +------------------------------------------------------------------------------------------------------------------------------------------------------------+ 
Path 48: MET Early External Delay Assertion 
Endpoint:   Env_Out[6]                                                     (^) 
checked with  leading edge of 'Clock'
Beginpoint: u_FI_Full1/u_Subsystem/u_EnvelopeDetection/Delay_out1_reg[8]/Q (v) 
triggered by  leading edge of 'Clock'
Path Groups: {default}
Analysis View: MINview
Other End Arrival Time          0.000
- External Delay                0.500
+ Phase Shift                   0.000
+ Uncertainty                   0.200
= Required Time                -0.300
  Arrival Time                  2.395
  Slack Time                    2.695
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +------------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |                        Net                         |    Cell    |  Delay | Arrival | Required | 
     |                                                    |       |                                                    |            |        |  Time   |   Time   | 
     |----------------------------------------------------+-------+----------------------------------------------------+------------+--------+---------+----------| 
     | clk                                                |   ^   | clk                                                |            |        |   0.000 |   -2.695 | 
     | clk__L1_I0/A                                       |   ^   | clk                                                | IN_5VX16   |  0.000 |   0.000 |   -2.695 | 
     | clk__L1_I0/Q                                       |   v   | clk__L1_N0                                         | IN_5VX16   |  0.268 |   0.268 |   -2.427 | 
     | clk__L2_I1/A                                       |   v   | clk__L1_N0                                         | BU_5VX16   |  0.002 |   0.270 |   -2.425 | 
     | clk__L2_I1/Q                                       |   v   | clk__L2_N1                                         | BU_5VX16   |  0.155 |   0.425 |   -2.269 | 
     | clk__L3_I5/A                                       |   v   | clk__L2_N1                                         | BU_5VX16   |  0.002 |   0.427 |   -2.267 | 
     | clk__L3_I5/Q                                       |   v   | clk__L3_N5                                         | BU_5VX16   |  0.141 |   0.568 |   -2.126 | 
     | clk__L4_I8/A                                       |   v   | clk__L3_N5                                         | IN_5VX8    |  0.003 |   0.571 |   -2.124 | 
     | clk__L4_I8/Q                                       |   ^   | clk__L4_N8                                         | IN_5VX8    |  0.059 |   0.631 |   -2.064 | 
     | u_FI_Full1/u_Subsystem/u_EnvelopeDetection/Delay_o |   ^   | clk__L4_N8                                         | DFRRQ_5VX1 |  0.001 |   0.631 |   -2.063 | 
     | ut1_reg[8]/C                                       |       |                                                    |            |        |         |          | 
     | u_FI_Full1/u_Subsystem/u_EnvelopeDetection/Delay_o |   v   | u_FI_Full1/u_Subsystem/u_EnvelopeDetection/Delay_o | DFRRQ_5VX1 |  0.674 |   1.305 |   -1.390 | 
     | ut1_reg[8]/Q                                       |       | ut1[8]                                             |            |        |         |          | 
     | u_FI_Full1/u_Subsystem/u_EnvelopeDetection/const_m |   v   | u_FI_Full1/u_Subsystem/u_EnvelopeDetection/Delay_o | EO2_5VX1   |  0.000 |   1.305 |   -1.389 | 
     | ul_91_41/g923/B                                    |       | ut1[8]                                             |            |        |         |          | 
     | u_FI_Full1/u_Subsystem/u_EnvelopeDetection/const_m |   ^   | u_FI_Full1/u_Subsystem/u_EnvelopeDetection/const_m | EO2_5VX1   |  0.278 |   1.584 |   -1.111 | 
     | ul_91_41/g923/Q                                    |       | ul_91_41/n_24                                      |            |        |         |          | 
     | u_FI_Full1/u_Subsystem/u_EnvelopeDetection/const_m |   ^   | u_FI_Full1/u_Subsystem/u_EnvelopeDetection/const_m | FA_5VX1    |  0.000 |   1.584 |   -1.111 | 
     | ul_91_41/g890/B                                    |       | ul_91_41/n_24                                      |            |        |         |          | 
     | u_FI_Full1/u_Subsystem/u_EnvelopeDetection/const_m |   ^   | u_FI_Full1/u_Subsystem/u_EnvelopeDetection/Product | FA_5VX1    |  0.347 |   1.931 |   -0.763 | 
     | ul_91_41/g890/S                                    |       | 1_cast_1[24]                                       |            |        |         |          | 
     | u_FI_Full1/u_Subsystem/u_EnvelopeDetection/FE_RC_3 |   ^   | u_FI_Full1/u_Subsystem/u_EnvelopeDetection/Product | NA22_5VX1  |  0.000 |   1.931 |   -0.763 | 
     | 81_0/A                                             |       | 1_cast_1[24]                                       |            |        |         |          | 
     | u_FI_Full1/u_Subsystem/u_EnvelopeDetection/FE_RC_3 |   ^   | u_FI_Full1/u_Subsystem/u_EnvelopeDetection/FE_RN_2 | NA22_5VX1  |  0.170 |   2.102 |   -0.593 | 
     | 81_0/Q                                             |       | 70_0                                               |            |        |         |          | 
     | u_FI_Full1/u_Subsystem/u_EnvelopeDetection/FE_RC_3 |   ^   | u_FI_Full1/u_Subsystem/u_EnvelopeDetection/FE_RN_2 | NA22_5VX1  |  0.000 |   2.102 |   -0.593 | 
     | 76_0/A                                             |       | 70_0                                               |            |        |         |          | 
     | u_FI_Full1/u_Subsystem/u_EnvelopeDetection/FE_RC_3 |   ^   | Env_Out[6]                                         | NA22_5VX1  |  0.334 |   2.435 |   -0.260 | 
     | 76_0/Q                                             |       |                                                    |            |        |         |          | 
     | Env_Out[6]                                         |   ^   | Env_Out[6]                                         | ToVerilog  | -0.040 |   2.395 |   -0.300 | 
     +------------------------------------------------------------------------------------------------------------------------------------------------------------+ 
Path 49: MET Early External Delay Assertion 
Endpoint:   DC_Out[9] (v) checked with  leading edge of 'Clock'
Beginpoint: DataIn[8] (^) triggered by  leading edge of 'Clock'
Path Groups: {default}
Analysis View: MINview
Other End Arrival Time          0.000
- External Delay                0.500
+ Phase Shift                   0.000
+ Uncertainty                   0.200
= Required Time                -0.300
  Arrival Time                  2.452
  Slack Time                    2.752
     Clock Rise Edge                      0.000
     + Input Delay                        0.500
     = Beginpoint Arrival Time            0.500
     +------------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |                        Net                         |    Cell    |  Delay | Arrival | Required | 
     |                                                    |       |                                                    |            |        |  Time   |   Time   | 
     |----------------------------------------------------+-------+----------------------------------------------------+------------+--------+---------+----------| 
     | DataIn[8]                                          |   ^   | DataIn[8]                                          |            |        |   0.500 |   -2.252 | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   ^   | DataIn[8]                                          | CAG_5VX1   |  0.001 |   0.501 |   -2.251 | 
     | _40_groupi/FE_RC_965_0/A                           |       |                                                    |            |        |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   ^   | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 | CAG_5VX1   |  0.323 |   0.824 |   -1.928 | 
     | _40_groupi/FE_RC_965_0/CO                          |       | _40_groupi/n_204                                   |            |        |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   ^   | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 | NA2_5VX1   |  0.000 |   0.824 |   -1.928 | 
     | _40_groupi/g5059/B                                 |       | _40_groupi/n_204                                   |            |        |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   v   | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 | NA2_5VX1   |  0.145 |   0.969 |   -1.783 | 
     | _40_groupi/g5059/Q                                 |       | _40_groupi/n_134                                   |            |        |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   v   | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 | AND2_5VX4  |  0.000 |   0.969 |   -1.783 | 
     | _40_groupi/g5083/A                                 |       | _40_groupi/n_134                                   |            |        |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   v   | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 | AND2_5VX4  |  0.233 |   1.202 |   -1.550 | 
     | _40_groupi/g5083/Q                                 |       | _40_groupi/n_116                                   |            |        |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   v   | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 | NA2I1_5VX2 |  0.000 |   1.202 |   -1.550 | 
     | _40_groupi/FE_RC_22_0/B                            |       | _40_groupi/n_116                                   |            |        |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   ^   | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 | NA2I1_5VX2 |  0.133 |   1.335 |   -1.417 | 
     | _40_groupi/FE_RC_22_0/Q                            |       | _40_groupi/FE_RN_11_0                              |            |        |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   ^   | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 | NA2_5VX4   |  0.000 |   1.335 |   -1.417 | 
     | _40_groupi/FE_RC_21_0/A                            |       | _40_groupi/FE_RN_11_0                              |            |        |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   v   | u_FI_Full1/FE_OCPN109_DC_Out_9_                    | NA2_5VX4   |  0.108 |   1.443 |   -1.309 | 
     | _40_groupi/FE_RC_21_0/Q                            |       |                                                    |            |        |         |          | 
     | u_FI_Full1/FE_OCPC110_DC_Out_9_/A                  |   v   | u_FI_Full1/FE_OCPN109_DC_Out_9_                    | BU_5VX1    |  0.000 |   1.443 |   -1.309 | 
     | u_FI_Full1/FE_OCPC110_DC_Out_9_/Q                  |   v   | u_FI_Full1/FE_OCPN110_DC_Out_9_                    | BU_5VX1    |  0.224 |   1.667 |   -1.085 | 
     | u_FI_Full1/FE_OCPC111_DC_Out_9_/A                  |   v   | u_FI_Full1/FE_OCPN110_DC_Out_9_                    | BU_5VX1    |  0.000 |   1.667 |   -1.085 | 
     | u_FI_Full1/FE_OCPC111_DC_Out_9_/Q                  |   v   | u_FI_Full1/FE_OCPN111_DC_Out_9_                    | BU_5VX1    |  0.274 |   1.941 |   -0.811 | 
     | u_FI_Full1/FE_OCPC112_DC_Out_9_/A                  |   v   | u_FI_Full1/FE_OCPN111_DC_Out_9_                    | BU_5VX1    |  0.000 |   1.941 |   -0.811 | 
     | u_FI_Full1/FE_OCPC112_DC_Out_9_/Q                  |   v   | DC_Out[9]                                          | BU_5VX1    |  0.531 |   2.472 |   -0.280 | 
     | DC_Out[9]                                          |   v   | DC_Out[9]                                          | ToVerilog  | -0.020 |   2.452 |   -0.300 | 
     +------------------------------------------------------------------------------------------------------------------------------------------------------------+ 
Path 50: MET Early External Delay Assertion 
Endpoint:   Env_Out[2]                                                     (v) 
checked with  leading edge of 'Clock'
Beginpoint: u_FI_Full1/u_Subsystem/u_EnvelopeDetection/Delay_out1_reg[5]/Q (v) 
triggered by  leading edge of 'Clock'
Path Groups: {default}
Analysis View: MINview
Other End Arrival Time          0.000
- External Delay                0.500
+ Phase Shift                   0.000
+ Uncertainty                   0.200
= Required Time                -0.300
  Arrival Time                  2.457
  Slack Time                    2.757
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +------------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |                        Net                         |    Cell    |  Delay | Arrival | Required | 
     |                                                    |       |                                                    |            |        |  Time   |   Time   | 
     |----------------------------------------------------+-------+----------------------------------------------------+------------+--------+---------+----------| 
     | clk                                                |   ^   | clk                                                |            |        |   0.000 |   -2.757 | 
     | clk__L1_I0/A                                       |   ^   | clk                                                | IN_5VX16   |  0.000 |   0.000 |   -2.757 | 
     | clk__L1_I0/Q                                       |   v   | clk__L1_N0                                         | IN_5VX16   |  0.268 |   0.268 |   -2.489 | 
     | clk__L2_I1/A                                       |   v   | clk__L1_N0                                         | BU_5VX16   |  0.002 |   0.270 |   -2.487 | 
     | clk__L2_I1/Q                                       |   v   | clk__L2_N1                                         | BU_5VX16   |  0.155 |   0.425 |   -2.332 | 
     | clk__L3_I5/A                                       |   v   | clk__L2_N1                                         | BU_5VX16   |  0.002 |   0.427 |   -2.330 | 
     | clk__L3_I5/Q                                       |   v   | clk__L3_N5                                         | BU_5VX16   |  0.141 |   0.568 |   -2.189 | 
     | clk__L4_I8/A                                       |   v   | clk__L3_N5                                         | IN_5VX8    |  0.003 |   0.571 |   -2.186 | 
     | clk__L4_I8/Q                                       |   ^   | clk__L4_N8                                         | IN_5VX8    |  0.059 |   0.631 |   -2.126 | 
     | u_FI_Full1/u_Subsystem/u_EnvelopeDetection/Delay_o |   ^   | clk__L4_N8                                         | DFRRQ_5VX1 |  0.001 |   0.631 |   -2.126 | 
     | ut1_reg[5]/C                                       |       |                                                    |            |        |         |          | 
     | u_FI_Full1/u_Subsystem/u_EnvelopeDetection/Delay_o |   v   | u_FI_Full1/u_Subsystem/u_EnvelopeDetection/Delay_o | DFRRQ_5VX1 |  0.612 |   1.243 |   -1.514 | 
     | ut1_reg[5]/Q                                       |       | ut1[5]                                             |            |        |         |          | 
     | u_FI_Full1/u_Subsystem/u_EnvelopeDetection/const_m |   v   | u_FI_Full1/u_Subsystem/u_EnvelopeDetection/Delay_o | FA_5VX1    |  0.000 |   1.243 |   -1.514 | 
     | ul_91_41/g902/B                                    |       | ut1[5]                                             |            |        |         |          | 
     | u_FI_Full1/u_Subsystem/u_EnvelopeDetection/const_m |   v   | u_FI_Full1/u_Subsystem/u_EnvelopeDetection/const_m | FA_5VX1    |  0.436 |   1.680 |   -1.077 | 
     | ul_91_41/g902/CO                                   |       | ul_91_41/n_54                                      |            |        |         |          | 
     | u_FI_Full1/u_Subsystem/u_EnvelopeDetection/const_m |   v   | u_FI_Full1/u_Subsystem/u_EnvelopeDetection/const_m | FA_5VX1    |  0.000 |   1.680 |   -1.077 | 
     | ul_91_41/g894/B                                    |       | ul_91_41/n_54                                      |            |        |         |          | 
     | u_FI_Full1/u_Subsystem/u_EnvelopeDetection/const_m |   v   | u_FI_Full1/u_Subsystem/u_EnvelopeDetection/Product | FA_5VX1    |  0.393 |   2.073 |   -0.684 | 
     | ul_91_41/g894/S                                    |       | 1_cast_1[20]                                       |            |        |         |          | 
     | u_FI_Full1/u_Subsystem/u_EnvelopeDetection/FE_RC_5 |   v   | u_FI_Full1/u_Subsystem/u_EnvelopeDetection/Product | NA22_5VX1  |  0.000 |   2.073 |   -0.684 | 
     | 81_0/A                                             |       | 1_cast_1[20]                                       |            |        |         |          | 
     | u_FI_Full1/u_Subsystem/u_EnvelopeDetection/FE_RC_5 |   v   | u_FI_Full1/u_Subsystem/u_EnvelopeDetection/FE_RN_4 | NA22_5VX1  |  0.175 |   2.247 |   -0.510 | 
     | 81_0/Q                                             |       | 19_0                                               |            |        |         |          | 
     | u_FI_Full1/u_Subsystem/u_EnvelopeDetection/FE_RC_5 |   v   | u_FI_Full1/u_Subsystem/u_EnvelopeDetection/FE_RN_4 | NA22_5VX2  |  0.000 |   2.247 |   -0.510 | 
     | 75_0/A                                             |       | 19_0                                               |            |        |         |          | 
     | u_FI_Full1/u_Subsystem/u_EnvelopeDetection/FE_RC_5 |   v   | Env_Out[2]                                         | NA22_5VX2  |  0.221 |   2.468 |   -0.289 | 
     | 75_0/Q                                             |       |                                                    |            |        |         |          | 
     | Env_Out[2]                                         |   v   | Env_Out[2]                                         | ToVerilog  | -0.011 |   2.457 |   -0.300 | 
     +------------------------------------------------------------------------------------------------------------------------------------------------------------+ 

