// Seed: 4008594231
`define pp_1 0
`resetall `timescale 1ps / 1 ps
module module_0 (
    output logic id_0
);
  always @(posedge id_1 ^ id_1) id_0 = id_1;
  assign id_1 = id_1;
  type_0 id_2 (
      .id_0(),
      .id_1(1),
      .id_2(id_0),
      .id_3(1),
      .id_4(id_1),
      .id_5(),
      .id_6(1'b0 - id_1)
  );
endmodule
