#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x1cf6330 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x1cd86a0 .scope module, "tb" "tb" 3 30;
 .timescale -12 -12;
L_0x1d1cbf0 .functor NOT 1, L_0x1d1f160, C4<0>, C4<0>, C4<0>;
L_0x1d1ef10 .functor XOR 1, L_0x1d1edb0, L_0x1d1ee70, C4<0>, C4<0>;
L_0x1d1f050 .functor XOR 1, L_0x1d1ef10, L_0x1d1ef80, C4<0>, C4<0>;
v0x1d1bfd0_0 .net *"_ivl_10", 0 0, L_0x1d1ef80;  1 drivers
v0x1d1c0d0_0 .net *"_ivl_12", 0 0, L_0x1d1f050;  1 drivers
v0x1d1c1b0_0 .net *"_ivl_2", 0 0, L_0x1d1ecf0;  1 drivers
v0x1d1c2a0_0 .net *"_ivl_4", 0 0, L_0x1d1edb0;  1 drivers
v0x1d1c380_0 .net *"_ivl_6", 0 0, L_0x1d1ee70;  1 drivers
v0x1d1c460_0 .net *"_ivl_8", 0 0, L_0x1d1ef10;  1 drivers
v0x1d1c540_0 .var "clk", 0 0;
v0x1d1c5e0_0 .var/2u "stats1", 159 0;
v0x1d1c6a0_0 .var/2u "strobe", 0 0;
v0x1d1c7f0_0 .net "tb_match", 0 0, L_0x1d1f160;  1 drivers
v0x1d1c8b0_0 .net "tb_mismatch", 0 0, L_0x1d1cbf0;  1 drivers
v0x1d1c970_0 .net "x", 0 0, v0x1d17d50_0;  1 drivers
v0x1d1ca10_0 .net "y", 0 0, v0x1d17e10_0;  1 drivers
v0x1d1cab0_0 .net "z_dut", 0 0, L_0x1d1ec40;  1 drivers
v0x1d1cb50_0 .net "z_ref", 0 0, L_0x1d1cd60;  1 drivers
L_0x1d1ecf0 .concat [ 1 0 0 0], L_0x1d1cd60;
L_0x1d1edb0 .concat [ 1 0 0 0], L_0x1d1cd60;
L_0x1d1ee70 .concat [ 1 0 0 0], L_0x1d1ec40;
L_0x1d1ef80 .concat [ 1 0 0 0], L_0x1d1cd60;
L_0x1d1f160 .cmp/eeq 1, L_0x1d1ecf0, L_0x1d1f050;
S_0x1cbaa40 .scope module, "good1" "reference_module" 3 71, 3 4 0, S_0x1cd86a0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_0x1d1ccc0 .functor NOT 1, v0x1d17e10_0, C4<0>, C4<0>, C4<0>;
L_0x1d1cd60 .functor OR 1, v0x1d17d50_0, L_0x1d1ccc0, C4<0>, C4<0>;
v0x1cf7920_0 .net *"_ivl_0", 0 0, L_0x1d1ccc0;  1 drivers
v0x1cf79c0_0 .net "x", 0 0, v0x1d17d50_0;  alias, 1 drivers
v0x1d178a0_0 .net "y", 0 0, v0x1d17e10_0;  alias, 1 drivers
v0x1d17940_0 .net "z", 0 0, L_0x1d1cd60;  alias, 1 drivers
S_0x1d17a80 .scope module, "stim1" "stimulus_gen" 3 66, 3 14 0, S_0x1cd86a0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "x";
    .port_info 2 /OUTPUT 1 "y";
v0x1d17c70_0 .net "clk", 0 0, v0x1d1c540_0;  1 drivers
v0x1d17d50_0 .var "x", 0 0;
v0x1d17e10_0 .var "y", 0 0;
E_0x1ce5410 .event negedge, v0x1d17c70_0;
E_0x1ce5680/0 .event negedge, v0x1d17c70_0;
E_0x1ce5680/1 .event posedge, v0x1d17c70_0;
E_0x1ce5680 .event/or E_0x1ce5680/0, E_0x1ce5680/1;
S_0x1d17eb0 .scope module, "top_module1" "top_module" 3 76, 4 41 0, S_0x1cd86a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
RS_0x7f5395ec3258 .resolv tri, L_0x1d1d030, L_0x1d1dc60;
v0x1d1b840_0 .net8 "a_out", 0 0, RS_0x7f5395ec3258;  2 drivers
RS_0x7f5395ec33d8 .resolv tri, L_0x1d1d980, L_0x1d1e9a0;
v0x1d1b970_0 .net8 "b_out", 0 0, RS_0x7f5395ec33d8;  2 drivers
RS_0x7f5395ec3408 .resolv tri, L_0x1d1eb00, L_0x1d1eb90;
v0x1d1bac0_0 .net8 "c_out", 0 0, RS_0x7f5395ec3408;  2 drivers
v0x1d1bc20_0 .net "x", 0 0, v0x1d17d50_0;  alias, 1 drivers
v0x1d1bcc0_0 .net "y", 0 0, v0x1d17e10_0;  alias, 1 drivers
v0x1d1bd60_0 .net "z", 0 0, L_0x1d1ec40;  alias, 1 drivers
S_0x1d18090 .scope module, "a1" "A" 4 48, 4 25 0, S_0x1d17eb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_0x1d1cfa0 .functor XOR 1, v0x1d17d50_0, v0x1d17e10_0, C4<0>, C4<0>;
L_0x1d1d030 .functor AND 1, L_0x1d1cfa0, v0x1d17d50_0, C4<1>, C4<1>;
v0x1d18300_0 .net *"_ivl_0", 0 0, L_0x1d1cfa0;  1 drivers
v0x1d18400_0 .net "x", 0 0, v0x1d17d50_0;  alias, 1 drivers
v0x1d18510_0 .net "y", 0 0, v0x1d17e10_0;  alias, 1 drivers
v0x1d18600_0 .net8 "z", 0 0, RS_0x7f5395ec3258;  alias, 2 drivers
S_0x1d18700 .scope module, "a2" "A" 4 51, 4 25 0, S_0x1d17eb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_0x1d1dbf0 .functor XOR 1, v0x1d17d50_0, v0x1d17e10_0, C4<0>, C4<0>;
L_0x1d1dc60 .functor AND 1, L_0x1d1dbf0, v0x1d17d50_0, C4<1>, C4<1>;
v0x1d18950_0 .net *"_ivl_0", 0 0, L_0x1d1dbf0;  1 drivers
v0x1d18a50_0 .net "x", 0 0, v0x1d17d50_0;  alias, 1 drivers
v0x1d18b10_0 .net "y", 0 0, v0x1d17e10_0;  alias, 1 drivers
v0x1d18bb0_0 .net8 "z", 0 0, RS_0x7f5395ec3258;  alias, 2 drivers
S_0x1d18ca0 .scope module, "and1" "and_gate" 4 55, 4 1 0, S_0x1d17eb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "c";
L_0x1d1eb90 .functor AND 1, RS_0x7f5395ec3258, RS_0x7f5395ec33d8, C4<1>, C4<1>;
v0x1d18f20_0 .net8 "a", 0 0, RS_0x7f5395ec3258;  alias, 2 drivers
v0x1d19010_0 .net8 "b", 0 0, RS_0x7f5395ec33d8;  alias, 2 drivers
v0x1d190d0_0 .net8 "c", 0 0, RS_0x7f5395ec3408;  alias, 2 drivers
S_0x1d191f0 .scope module, "b1" "B" 4 49, 4 33 0, S_0x1d17eb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_0x1d1d110 .functor AND 1, v0x1d17d50_0, v0x1d17e10_0, C4<1>, C4<1>;
L_0x1d1d1a0 .functor NOT 1, v0x1d17e10_0, C4<0>, C4<0>, C4<0>;
L_0x1d1d230 .functor AND 1, v0x1d17d50_0, L_0x1d1d1a0, C4<1>, C4<1>;
L_0x1d1d320 .functor OR 1, L_0x1d1d110, L_0x1d1d230, C4<0>, C4<0>;
L_0x1d1d460 .functor NOT 1, v0x1d17d50_0, C4<0>, C4<0>, C4<0>;
L_0x1d1d4d0 .functor AND 1, L_0x1d1d460, v0x1d17e10_0, C4<1>, C4<1>;
L_0x1d1d5d0 .functor OR 1, L_0x1d1d320, L_0x1d1d4d0, C4<0>, C4<0>;
L_0x1d1d6e0 .functor NOT 1, v0x1d17d50_0, C4<0>, C4<0>, C4<0>;
L_0x1d1d7a0 .functor NOT 1, v0x1d17e10_0, C4<0>, C4<0>, C4<0>;
L_0x1d1d810 .functor AND 1, L_0x1d1d6e0, L_0x1d1d7a0, C4<1>, C4<1>;
L_0x1d1d980/d .functor OR 1, L_0x1d1d5d0, L_0x1d1d810, C4<0>, C4<0>;
L_0x1d1d980 .delay 1 (5000000000000,5000000000000,5000000000000) L_0x1d1d980/d;
v0x1d19440_0 .net *"_ivl_0", 0 0, L_0x1d1d110;  1 drivers
v0x1d19540_0 .net *"_ivl_10", 0 0, L_0x1d1d4d0;  1 drivers
v0x1d19620_0 .net *"_ivl_12", 0 0, L_0x1d1d5d0;  1 drivers
v0x1d19710_0 .net *"_ivl_14", 0 0, L_0x1d1d6e0;  1 drivers
v0x1d197f0_0 .net *"_ivl_16", 0 0, L_0x1d1d7a0;  1 drivers
v0x1d19920_0 .net *"_ivl_18", 0 0, L_0x1d1d810;  1 drivers
v0x1d19a00_0 .net *"_ivl_2", 0 0, L_0x1d1d1a0;  1 drivers
v0x1d19ae0_0 .net *"_ivl_4", 0 0, L_0x1d1d230;  1 drivers
v0x1d19bc0_0 .net *"_ivl_6", 0 0, L_0x1d1d320;  1 drivers
v0x1d19ca0_0 .net *"_ivl_8", 0 0, L_0x1d1d460;  1 drivers
v0x1d19d80_0 .net "x", 0 0, v0x1d17d50_0;  alias, 1 drivers
v0x1d19eb0_0 .net "y", 0 0, v0x1d17e10_0;  alias, 1 drivers
v0x1d19fe0_0 .net8 "z", 0 0, RS_0x7f5395ec33d8;  alias, 2 drivers
S_0x1d1a0e0 .scope module, "b2" "B" 4 52, 4 33 0, S_0x1d17eb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_0x1d1df50 .functor AND 1, v0x1d17d50_0, v0x1d17e10_0, C4<1>, C4<1>;
L_0x1d1dfe0 .functor NOT 1, v0x1d17e10_0, C4<0>, C4<0>, C4<0>;
L_0x1d1e280 .functor AND 1, v0x1d17d50_0, L_0x1d1dfe0, C4<1>, C4<1>;
L_0x1d1e340 .functor OR 1, L_0x1d1df50, L_0x1d1e280, C4<0>, C4<0>;
L_0x1d1e480 .functor NOT 1, v0x1d17d50_0, C4<0>, C4<0>, C4<0>;
L_0x1d1e4f0 .functor AND 1, L_0x1d1e480, v0x1d17e10_0, C4<1>, C4<1>;
L_0x1d1e5f0 .functor OR 1, L_0x1d1e340, L_0x1d1e4f0, C4<0>, C4<0>;
L_0x1d1e700 .functor NOT 1, v0x1d17d50_0, C4<0>, C4<0>, C4<0>;
L_0x1d1e7c0 .functor NOT 1, v0x1d17e10_0, C4<0>, C4<0>, C4<0>;
L_0x1d1e830 .functor AND 1, L_0x1d1e700, L_0x1d1e7c0, C4<1>, C4<1>;
L_0x1d1e9a0/d .functor OR 1, L_0x1d1e5f0, L_0x1d1e830, C4<0>, C4<0>;
L_0x1d1e9a0 .delay 1 (5000000000000,5000000000000,5000000000000) L_0x1d1e9a0/d;
v0x1d1a2e0_0 .net *"_ivl_0", 0 0, L_0x1d1df50;  1 drivers
v0x1d1a3e0_0 .net *"_ivl_10", 0 0, L_0x1d1e4f0;  1 drivers
v0x1d1a4c0_0 .net *"_ivl_12", 0 0, L_0x1d1e5f0;  1 drivers
v0x1d1a580_0 .net *"_ivl_14", 0 0, L_0x1d1e700;  1 drivers
v0x1d1a660_0 .net *"_ivl_16", 0 0, L_0x1d1e7c0;  1 drivers
v0x1d1a740_0 .net *"_ivl_18", 0 0, L_0x1d1e830;  1 drivers
v0x1d1a820_0 .net *"_ivl_2", 0 0, L_0x1d1dfe0;  1 drivers
v0x1d1a900_0 .net *"_ivl_4", 0 0, L_0x1d1e280;  1 drivers
v0x1d1a9e0_0 .net *"_ivl_6", 0 0, L_0x1d1e340;  1 drivers
v0x1d1ab50_0 .net *"_ivl_8", 0 0, L_0x1d1e480;  1 drivers
v0x1d1ac30_0 .net "x", 0 0, v0x1d17d50_0;  alias, 1 drivers
v0x1d1acd0_0 .net "y", 0 0, v0x1d17e10_0;  alias, 1 drivers
v0x1d1ad70_0 .net8 "z", 0 0, RS_0x7f5395ec33d8;  alias, 2 drivers
S_0x1d1ae90 .scope module, "or1" "or_gate" 4 54, 4 9 0, S_0x1d17eb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "c";
L_0x1d1eb00 .functor OR 1, RS_0x7f5395ec3258, RS_0x7f5395ec33d8, C4<0>, C4<0>;
v0x1d1b0e0_0 .net8 "a", 0 0, RS_0x7f5395ec3258;  alias, 2 drivers
v0x1d1b1a0_0 .net8 "b", 0 0, RS_0x7f5395ec33d8;  alias, 2 drivers
v0x1d1b260_0 .net8 "c", 0 0, RS_0x7f5395ec3408;  alias, 2 drivers
S_0x1d1b320 .scope module, "xor1" "xor_gate" 4 57, 4 17 0, S_0x1d17eb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "c";
L_0x1d1ec40 .functor XOR 1, RS_0x7f5395ec3408, RS_0x7f5395ec3408, C4<0>, C4<0>;
v0x1d1b570_0 .net8 "a", 0 0, RS_0x7f5395ec3408;  alias, 2 drivers
v0x1d1b680_0 .net8 "b", 0 0, RS_0x7f5395ec3408;  alias, 2 drivers
v0x1d1b740_0 .net "c", 0 0, L_0x1d1ec40;  alias, 1 drivers
S_0x1d1be20 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 83, 3 83 0, S_0x1cd86a0;
 .timescale -12 -12;
E_0x1ce58d0 .event anyedge, v0x1d1c6a0_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_0.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_0.1, 5;
    %jmp/1 T_0.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x1d1c6a0_0;
    %nor/r;
    %assign/vec4 v0x1d1c6a0_0, 0;
    %wait E_0x1ce58d0;
    %jmp T_0.0;
T_0.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x1d17a80;
T_1 ;
    %wait E_0x1ce5680;
    %vpi_func 3 21 "$random" 32 {0 0 0};
    %pushi/vec4 4, 0, 32;
    %mod/s;
    %pad/s 2;
    %split/vec4 1;
    %assign/vec4 v0x1d17e10_0, 0;
    %assign/vec4 v0x1d17d50_0, 0;
    %jmp T_1;
    .thread T_1;
    .scope S_0x1d17a80;
T_2 ;
    %pushi/vec4 100, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1ce5410;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %delay 1, 0;
    %vpi_call/w 3 25 "$finish" {0 0 0};
    %end;
    .thread T_2;
    .scope S_0x1cd86a0;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1d1c540_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1d1c6a0_0, 0, 1;
    %end;
    .thread T_3, $init;
    .scope S_0x1cd86a0;
T_4 ;
T_4.0 ;
    %delay 5, 0;
    %load/vec4 v0x1d1c540_0;
    %inv;
    %store/vec4 v0x1d1c540_0, 0, 1;
    %jmp T_4.0;
T_4.1 ;
    %end;
    .thread T_4;
    .scope S_0x1cd86a0;
T_5 ;
    %vpi_call/w 3 58 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 59 "$dumpvars", 32'sb00000000000000000000000000000001, v0x1d17c70_0, v0x1d1c8b0_0, v0x1d1c970_0, v0x1d1ca10_0, v0x1d1cb50_0, v0x1d1cab0_0 {0 0 0};
    %end;
    .thread T_5;
    .scope S_0x1cd86a0;
T_6 ;
    %load/vec4 v0x1d1c5e0_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_6.0, 4;
    %load/vec4 v0x1d1c5e0_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x1d1c5e0_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 92 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "z", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_6.1;
T_6.0 ;
    %vpi_call/w 3 93 "$display", "Hint: Output '%s' has no mismatches.", "z" {0 0 0};
T_6.1 ;
    %load/vec4 v0x1d1c5e0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1d1c5e0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 95 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 96 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x1d1c5e0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1d1c5e0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 97 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_6, $final;
    .scope S_0x1cd86a0;
T_7 ;
    %wait E_0x1ce5680;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1d1c5e0_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1d1c5e0_0, 4, 32;
    %load/vec4 v0x1d1c7f0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v0x1d1c5e0_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_7.2, 4;
    %vpi_func 3 108 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1d1c5e0_0, 4, 32;
T_7.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1d1c5e0_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1d1c5e0_0, 4, 32;
T_7.0 ;
    %load/vec4 v0x1d1cb50_0;
    %load/vec4 v0x1d1cb50_0;
    %load/vec4 v0x1d1cab0_0;
    %xor;
    %load/vec4 v0x1d1cb50_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_7.4, 6;
    %load/vec4 v0x1d1c5e0_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_7.6, 4;
    %vpi_func 3 112 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1d1c5e0_0, 4, 32;
T_7.6 ;
    %load/vec4 v0x1d1c5e0_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1d1c5e0_0, 4, 32;
T_7.4 ;
    %jmp T_7;
    .thread T_7;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/mt2015_q4/mt2015_q4_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt3p5/can55_depth0/human/mt2015_q4/iter0/response22/top_module.sv";
