/* Kionix KX022 3-axis accelerometer driver
 *
 * Copyright (c) 2021 G-Technologies Sdn. Bhd.
 *
 * SPDX-License-Identifier: Apache-2.0
 */

#ifndef ZEPHYR_DRIVERS_SENSOR_KX022_KX022_H_
#define ZEPHYR_DRIVERS_SENSOR_KX022_KX022_H_

#include <zephyr/types.h>
#include <drivers/sensor.h>
#include <drivers/gpio.h>

#define KX022_REG_XHP_L 0x0
#define KX022_REG_XHP_H 0x1
#define KX022_REG_YHP_L 0x2
#define KX022_REG_YHP_H 0x3
#define KX022_REG_ZHP_L 0x4
#define KX022_REG_ZHP_H 0x5

#define KX022_REG_XOUT_L 0x06
#define KX022_REG_XOUT_H 0x07
#define KX022_REG_YOUT_L 0x08
#define KX022_REG_YOUT_H 0x09
#define KX022_REG_ZOUT_L 0x0A
#define KX022_REG_ZOUT_H 0x0B

#define KX022_REG_COTR          0x0C
#define KX022_REG_COTR_RESET    0x55

#define KX022_REG_WHO_AM_I 0x0F
#define KX022_VAL_WHO_AM_I 0x14

#define KX022_REG_TSCP          0x10
#define KX022_VAL_TSCP_RESET    0x20
#define KX022_MASK_TSCP_LE      BIT(5)
#define KX022_MASK_TSCP_RI      BIT(4)
#define KX022_MASK_TSCP_DO      BIT(3)
#define KX022_MASK_TSCP_UP      BIT(2)
#define KX022_MASK_TSCP_FD      BIT(1)
#define KX022_MASK_TSCP_FU      BIT(0)

#define KX022_REG_TSPP          0x11
#define KX022_VAL_TSPP_RESET    0x20
#define KX022_MASK_TSPP_LE      BIT(5)
#define KX022_MASK_TSPP_RI      BIT(4)
#define KX022_MASK_TSPP_DO      BIT(3)
#define KX022_MASK_TSPP_UP      BIT(2)
#define KX022_MASK_TSPP_FD      BIT(1)
#define KX022_MASK_TSPP_FU      BIT(0)

#define KX022_REG_INS1          0x12
#define KX022_MASK_INS1_TLE     BIT(5)
#define KX022_MASK_INS1_TRI     BIT(4)
#define KX022_MASK_INS1_TDO     BIT(3)
#define KX022_MASK_INS1_TUP     BIT(2)
#define KX022_MASK_INS1_TFD     BIT(1)
#define KX022_MASK_INS1_TFU     BIT(0)

#define KX022_REG_INS2          0x13
#define KX022_MASK_INS2_BFI     BIT(6)
#define KX022_MASK_INS2_WMI     BIT(5)
#define KX022_MASK_INS2_DRDY    BIT(4)
#define KX022_MASK_INS2_TDTS    (BIT(3) | BIT(2))
#define KX022_MASK_INS2_WUFS    BIT(1)
#define KX022_MASK_INS2_TPS     BIT(0)

#define KX022_REG_INS3          0x14
#define KX022_MASK_INS3_XNWU    BIT(5)
#define KX022_MASK_INS3_XPWU    BIT(4)
#define KX022_MASK_INS3_YNWU    BIT(3)
#define KX022_MASK_INS3_YPWU    BIT(2)
#define KX022_MASK_INS3_ZNWU    BIT(1)
#define KX022_MASK_INS3_ZPWU    BIT(0)

#define KX022_REG_STATUS_REG    0x15
#define KX022_MASK_STATUS_REG   BIT(4)

#define KX022_REG_INT_REL   0x17

#define KX022_REG_CNTL1         0x18
#define KX022_VAL_CNTL1_RESET   0x0
#define KX022_MASK_CNTL1_PC1    BIT(7)
#define KX022_MASK_CNTL1_RES    BIT(6)
#define KX022_MASK_CNTL1_DRDYE  BIT(5)
#define KX022_MASK_CNTL1_GSEL   (BIT(4) | BIT(3))
#define KX022_MASK_CNTL1_TDTE   BIT(2)
#define KX022_MASK_CNTL1_WUFE   BIT(1)
#define KX022_MASK_CNTL1_TPE    BIT(0)

#define KX022_REG_CNTL2         0x19
#define KX022_VAL_CNTL2_RESET   0x3F
#define KX022_MASK_CNTL2_SRST   BIT(7)
#define KX022_MASK_CNTL2_COTC   BIT(6)
#define KX022_MASK_CNTL2_LEM    BIT(5)
#define KX022_MASK_CNTL2_RIM    BIT(4)
#define KX022_MASK_CNTL2_DOM    BIT(3)
#define KX022_MASK_CNTL2_UPM    BIT(2)
#define KX022_MASK_CNTL2_FDM    BIT(1)
#define KX022_MASK_CNTL2_FUM    BIT(0)

#define KX022_REG_CNTL3         0x1A
#define KX022_VAL_CNTL3_RESET   0x98
#define KX022_MASK_CNTL3_OTP    (BIT(7) | BIT(6))
#define KX022_MASK_CNTL3_OTDT   (BIT(5) | BIT(4) | BIT(3))
#define KX022_MASK_CNTL3_OWUF   (BIT(2) | BIT(1) | BIT(0))

#define KX022_REG_ODCNTL                0x1B
#define KX022_VAL_ODCNTL_RESET          0x02
#define KX022_MASK_ODCNTL_IIR_BYPASS    BIT(7)
#define KX022_MASK_ODCNTL_LPRO          BIT(6)
#define KX022_MASK_ODCNTL_OSA           (BIT(3) | BIT(2) | BIT(1) | BIT(0))

#define KX022_REG_INC1          0x1C
#define KX022_VAL_INC1_RESET    0x10
#define KX022_MAKS_INC1_IEN1    BIT(5)
#define KX022_MAKS_INC1_IEA1    BIT(4)
#define KX022_MAKS_INC1_IEL1    BIT(3)
#define KX022_MAKS_INC1_STPOL   BIT(1)
#define KX022_MAKS_INC1_SPI3E   BIT(0)

#define KX022_REG_INC2          0x1D
#define KX022_VAL_INC2_RESET    0x3F
#define KX022_MAKS_INC2_XNWUE   BIT(5)
#define KX022_MAKS_INC2_XPWUE   BIT(4)
#define KX022_MAKS_INC2_YNWUE   BIT(3)
#define KX022_MAKS_INC2_YPWUE   BIT(2)
#define KX022_MAKS_INC2_ZNWUE   BIT(1)
#define KX022_MAKS_INC2_ZPWUE   BIT(0)

#define KX022_REG_INC3          0x1E
#define KX022_VAL_INC3_RESET    0x3F
#define KX022_MAKS_INC3_TLEM    BIT(5)
#define KX022_MAKS_INC3_TRIM    BIT(4)
#define KX022_MAKS_INC3_TDOM    BIT(3)
#define KX022_MAKS_INC3_TUPM    BIT(2)
#define KX022_MAKS_INC3_TFDM    BIT(1)
#define KX022_MAKS_INC3_TFUM    BIT(0)

#define KX022_REG_INC4          0x1F
#define KX022_VAL_INC4_RESET    0x0
#define KX022_MAKS_INC4_BFI1    BIT(6)
#define KX022_MAKS_INC4_WMI1    BIT(5)
#define KX022_MAKS_INC4_DRDYI1  BIT(4)
#define KX022_MAKS_INC4_TDTI1   BIT(2)
#define KX022_MAKS_INC4_WUFI1   BIT(1)
#define KX022_MAKS_INC4_TPI1    BIT(0)

#define KX022_REG_INC5          0x20
#define KX022_VAL_INC5_RESET    0x10
#define KX022_MAKS_INC5_IEN2    BIT(5)
#define KX022_MAKS_INC5_IEA2    BIT(4)
#define KX022_MAKS_INC5_IEL2    BIT(3)

#define KX022_REG_INC6          0x21
#define KX022_VAL_INC6_RESET    0x0
#define KX022_MAKS_INC6_BFI2    BIT(6)
#define KX022_MAKS_INC6_WMI2    BIT(5)
#define KX022_MAKS_INC6_DRDYI2  BIT(4)
#define KX022_MAKS_INC6_TDTI2   BIT(2)
#define KX022_MAKS_INC6_WUFI2   BIT(1)
#define KX022_MAKS_INC6_TPI2    BIT(0)

#define KX022_REG_TILT_TIMER        0x22
#define KX022_VAL_TILT_TIMER_RESET  0x0
#define KX022_MASK_TILT_TIMER_TSC   0xFF

#define KX022_REG_WUFC        0x23
#define KX022_VAL_WUFC_RESET  0x0
#define KX022_MASK_WUFC_TSC   0xFF

#define KX022_REG_TDTRC         0x24
#define KX022_VAL_TDTRC_RESET   0x03
#define KX022_MASK_TDTRC_DTRE   BIT(1)
#define KX022_MASK_TDTRC_STRE   BIT(0)

#define KX022_REG_TDTC         0x25
#define KX022_VAL_TDTC_RESET   0x78
#define KX022_MASK_TDTC_TDTC   0xFF

#define KX022_REG_TTH          0x26
#define KX022_VAL_TTH_RESET    0xCB
#define KX022_MASK_TTH_TTH     0xFF

#define KX022_REG_TTL          0x27
#define KX022_VAL_TTL_RESET    0x1A
#define KX022_MASK_TTL_TTL     0xFF

#define KX022_REG_FTD          0x28
#define KX022_VAL_FTD_RESET    0xA2
#define KX022_MASK_FTD_FTDH    (BIT(7) | BIT(6) | BIT(5) | BIT(4) | BIT(3))
#define KX022_MASK_FTD_FTDL    (BIT(2) | BIT(1) | BIT(0))

#define KX022_REG_STD          0x29
#define KX022_VAL_STD_RESET    0x24
#define KX022_MASK_STD_STD     0xFF

#define KX022_REG_TLT          0x2A
#define KX022_VAL_TLT_RESET    0x28
#define KX022_MASK_TLT_TLT     0xFF

#define KX022_REG_TWS          0x2B
#define KX022_VAL_TWS_RESET    0xA0
#define KX022_MASK_TWS_TWS     0xFF

#define KX022_REG_ATH          0x30
#define KX022_VAL_ATH_RESET    0x08
#define KX022_MASK_ATH_ATH     0xFF

#define KX022_REG_LL          0x32
#define KX022_VAL_LL_RESET    0x0C
#define KX022_MASK_LL_TA      0xFF

#define KX022_REG_HL          0x33
#define KX022_VAL_HL_RESET    0x2A
#define KX022_MASK_HL_HL      0xFF

#define KX022_REG_HYST_SET          0x34
#define KX022_VAL_HYST_SET_RESET    0x14
#define KX022_MASK_HYST_SET_RES     (BIT(7) | BIT(6))
#define KX022_MASK_HYST_SET_HYST    (BIT(5) | BIT(4) | BIT(3) | BIT(2) | BIT(1) | BIT(0))

#define KX022_REG_LP_CNTL           0x35
#define KX022_VAL_LP_CNTL_RESET     0x4B
#define KX022_MASK_LP_CNTL_AVC      (BIT(6) | BIT(5) | BIT(4))

#define KX022_REG_BUF_CNTL1             0x3A
#define KX022_VAL_BUF_CNTL1_RESET       0x0
#define KX022_MASK_BUF_CNTL1_SMP_TH    (BIT(6) | BIT(5) | BIT(4) | BIT(3) | BIT(2) | BIT(1) | BIT(0))

#define KX022_REG_BUF_CNTL2             0x3B
#define KX022_VAL_BUF_CNTL2_RESET       0x0
#define KX022_MASK_BUF_CNTL2_BUFE       BIT(7)
#define KX022_MASK_BUF_CNTL2_BRES       BIT(6)
#define KX022_MASK_BUF_CNTL2_BFIE       BIT(5)
#define KX022_MASK_BUF_CNTL2_BUF_M      (BIT(1) | BIT(0))

#define KX022_REG_BUF_STATUS_1          0x3C
#define KX022_MASK_BUF_STATUS_1_SMP_LEV 0xFF

#define KX022_REG_BUF_STATUS_2          0x3D
#define KX022_REG_BUF_STATUS_2_BUF_TRIG BIT(7)

#define KX022_REG_BUF_CLEAR 0x3E

#define KX022_REG_BUF_READ 0x3F

#define KX022_REG_SELF_TEST         0x60
#define KX022_REG_SELF_TEST_ENABLE  0xCA
#define KX022_REG_SELF_TEST_DISABLE 0x0

/* Accel sensor sensitivity unit is 0.061 mg/LSB */
#define GAIN_XL				(6103515625LL / 100000000000.0)

#if CONFIG_KX022_FS == 0
#define KX022_FS_RUNTIME    1
#define KX022_DEFAULT_FS    0x0
#define KX022_DEFAULT_GAIN  GAIN_XL
#elif CONFIG_KX022_FS == 2
#define KX022_DEFAULT_FS    0x0
#define KX022_DEFAULT_GAIN  GAIN_XL
#elif CONFIG_KX022_FS == 4
#define KX022_DEFAULT_FS    0x1
#define KX022_DEFAULT_GAIN  (2.0 * GAIN_XL)
#elif CONFIG_KX022_FS == 8
#define KX022_DEFAULT_FS    0x2
#define KX022_DEFAULT_GAIN  (4.0 * GAIN_XL)
#else
#error "Bad KX022 FS value (should be 0, 2, 4, 8)"
#endif /* CONFIG_KX022_FS == 0 */

#if (CONFIG_KX022_ODR == 0)
#define KX022_ODR_RUNTIME 1
#define KX022_DEFAULT_ODR 3
#elif (CONFIG_KX022_ODR >= 1 && CONFIG_KX022_ODR <= 12)
#define KX022_DEFAULT_ODR CONFIG_KX022_ODR
#else
#error "Bad KX022 ODR value (should be between 1 to 12)"
#endif /* (CONFIG_KX022_ODR == 0) */

#if (CONFIG_KX022_RES == 0)
#define KX022_RES_RUNTIME 1
#define KX022_DEFAULT_RES 1
#elif (CONFIG_KX022_RES == 1)
#define KX022_DEFAULT_RES 0
#elif (CONFIG_KX022_RES == 2)
#define KX022_DEFAULT_RES 1
#endif /* (CONFIG_KX022_RES == 0) */

enum kx022_attribute {
    KX022_ATTR_RESOLUTION = SENSOR_ATTR_COMMON_COUNT,
};

struct kx022_config
{
    char *comm_master_dev_name;
    int (*bus_init)(const struct device *dev);
};

struct kx022_data;

struct kx022_transfer_function
{
    int (*read_data)(struct kx022_data *data,
                     uint8_t            reg_addr,
                     uint8_t *          value,
                     uint8_t            len);
    int (*write_data)(struct kx022_data *data,
                      uint8_t            reg_addr,
                      uint8_t *          value,
                      uint8_t            len);
    int (*read_reg)(struct kx022_data *data, uint8_t reg_addr, uint8_t *value);
    int (*write_reg)(struct kx022_data *data, uint8_t reg_addr, uint8_t value);
    int (*update_reg)(struct kx022_data *data,
                      uint8_t            reg_addr,
                      uint8_t            mask,
                      uint8_t            value);
};

struct kx022_data
{
    const struct device *                 comm_master;
    int                                   sample_x;
    int                                   sample_y;
    int                                   sample_z;
	float                                 gain;
    const struct kx022_transfer_function *hw_tf;
};

int kx022_i2c_init(const struct device *dev);

#endif /* ZEPHYR_DRIVERS_SENSOR_KX022_KX022_H_ */
