Vivado Simulator v2025.1.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
Running: E:/Xilinx/2025.1.1/Vivado/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_convolution_top_behav xil_defaultlib.tb_convolution_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 8 for port 'Image_size' [E:/ITB/Spesialisasi IC Design/VLSI/LSI Contest Okinawa 2026/Source Code/LSI-Okinawa-2026-RasenGAN/Conv2d/tb_convolution_top.v:50]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 9 for port 'Channel_size' [E:/ITB/Spesialisasi IC Design/VLSI/LSI Contest Okinawa 2026/Source Code/LSI-Okinawa-2026-RasenGAN/Conv2d/tb_convolution_top.v:51]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 7 for port 'counter_out' [E:/ITB/Spesialisasi IC Design/VLSI/LSI Contest Okinawa 2026/Source Code/LSI-Okinawa-2026-RasenGAN/Conv2d/convolution_top.v:62]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 14 for port 'counter_out' [E:/ITB/Spesialisasi IC Design/VLSI/LSI Contest Okinawa 2026/Source Code/LSI-Okinawa-2026-RasenGAN/Conv2d/convolution_top.v:72]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 14 for port 'counter_out' [E:/ITB/Spesialisasi IC Design/VLSI/LSI Contest Okinawa 2026/Source Code/LSI-Okinawa-2026-RasenGAN/Conv2d/convolution_top.v:82]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 7 for port 'window_BRAM_counter_out' [E:/ITB/Spesialisasi IC Design/VLSI/LSI Contest Okinawa 2026/Source Code/LSI-Okinawa-2026-RasenGAN/Conv2d/convolution_top.v:160]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 14 for port 'a_output_BRAM_counter_out' [E:/ITB/Spesialisasi IC Design/VLSI/LSI Contest Okinawa 2026/Source Code/LSI-Okinawa-2026-RasenGAN/Conv2d/convolution_top.v:161]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 14 for port 'b_output_BRAM_counter_out' [E:/ITB/Spesialisasi IC Design/VLSI/LSI Contest Okinawa 2026/Source Code/LSI-Okinawa-2026-RasenGAN/Conv2d/convolution_top.v:162]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 7 for port 'addra' [E:/ITB/Spesialisasi IC Design/VLSI/LSI Contest Okinawa 2026/Source Code/LSI-Okinawa-2026-RasenGAN/Conv2d/convolution_top.v:232]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 7 for port 'addrb' [E:/ITB/Spesialisasi IC Design/VLSI/LSI Contest Okinawa 2026/Source Code/LSI-Okinawa-2026-RasenGAN/Conv2d/convolution_top.v:240]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 7 for port 'addra' [E:/ITB/Spesialisasi IC Design/VLSI/LSI Contest Okinawa 2026/Source Code/LSI-Okinawa-2026-RasenGAN/Conv2d/convolution_top.v:254]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 7 for port 'addrb' [E:/ITB/Spesialisasi IC Design/VLSI/LSI Contest Okinawa 2026/Source Code/LSI-Okinawa-2026-RasenGAN/Conv2d/convolution_top.v:262]
WARNING: [VRFC 10-3091] actual bit length 256 differs from formal bit length 144 for port 'kernel_flat' [E:/ITB/Spesialisasi IC Design/VLSI/LSI Contest Okinawa 2026/Source Code/LSI-Okinawa-2026-RasenGAN/Conv2d/convolution_top.v:353]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 14 for port 'addra_output_BRAM' [E:/ITB/Spesialisasi IC Design/VLSI/LSI Contest Okinawa 2026/Source Code/LSI-Okinawa-2026-RasenGAN/Conv2d/convolution_top.v:361]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 14 for port 'addrb_output_BRAM' [E:/ITB/Spesialisasi IC Design/VLSI/LSI Contest Okinawa 2026/Source Code/LSI-Okinawa-2026-RasenGAN/Conv2d/convolution_top.v:362]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "E:/ITB/Spesialisasi IC Design/VLSI/LSI Contest Okinawa 2026/Source Code/LSI-Okinawa-2026-RasenGAN/Conv2d/convolution_top.v" Line 2. Module convolution_top doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/ITB/Spesialisasi IC Design/VLSI/LSI Contest Okinawa 2026/Source Code/LSI-Okinawa-2026-RasenGAN/Conv2d/counter.v" Line 1. Module counter(BITWIDTH=8) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/ITB/Spesialisasi IC Design/VLSI/LSI Contest Okinawa 2026/Source Code/LSI-Okinawa-2026-RasenGAN/Conv2d/counter.v" Line 1. Module counter(BITWIDTH=7) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/ITB/Spesialisasi IC Design/VLSI/LSI Contest Okinawa 2026/Source Code/LSI-Okinawa-2026-RasenGAN/Conv2d/counter.v" Line 1. Module counter(BITWIDTH=14) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/ITB/Spesialisasi IC Design/VLSI/LSI Contest Okinawa 2026/Source Code/LSI-Okinawa-2026-RasenGAN/Conv2d/counter.v" Line 1. Module counter(BITWIDTH=14) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/ITB/Spesialisasi IC Design/VLSI/LSI Contest Okinawa 2026/Source Code/LSI-Okinawa-2026-RasenGAN/Conv2d/counter.v" Line 1. Module counter(BITWIDTH=8) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/ITB/Spesialisasi IC Design/VLSI/LSI Contest Okinawa 2026/Source Code/LSI-Okinawa-2026-RasenGAN/Conv2d/counter.v" Line 1. Module counter(BITWIDTH=8) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/ITB/Spesialisasi IC Design/VLSI/LSI Contest Okinawa 2026/Source Code/LSI-Okinawa-2026-RasenGAN/Conv2d/convolution_top_CU.v" Line 1. Module convolution_top_CU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/ITB/Spesialisasi IC Design/VLSI/LSI Contest Okinawa 2026/Source Code/LSI-Okinawa-2026-RasenGAN/Conv2d/pe_with_buffers.v" Line 1. Module pe_with_buffers doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/ITB/Spesialisasi IC Design/VLSI/LSI Contest Okinawa 2026/Source Code/LSI-Okinawa-2026-RasenGAN/Conv2d/multiplier_adder.v" Line 1. Module multiplier_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/ITB/Spesialisasi IC Design/VLSI/LSI Contest Okinawa 2026/Source Code/LSI-Okinawa-2026-RasenGAN/Conv2d/convolution_top.v" Line 2. Module convolution_top doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/ITB/Spesialisasi IC Design/VLSI/LSI Contest Okinawa 2026/Source Code/LSI-Okinawa-2026-RasenGAN/Conv2d/counter.v" Line 1. Module counter(BITWIDTH=8) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/ITB/Spesialisasi IC Design/VLSI/LSI Contest Okinawa 2026/Source Code/LSI-Okinawa-2026-RasenGAN/Conv2d/counter.v" Line 1. Module counter(BITWIDTH=7) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/ITB/Spesialisasi IC Design/VLSI/LSI Contest Okinawa 2026/Source Code/LSI-Okinawa-2026-RasenGAN/Conv2d/counter.v" Line 1. Module counter(BITWIDTH=14) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/ITB/Spesialisasi IC Design/VLSI/LSI Contest Okinawa 2026/Source Code/LSI-Okinawa-2026-RasenGAN/Conv2d/counter.v" Line 1. Module counter(BITWIDTH=14) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/ITB/Spesialisasi IC Design/VLSI/LSI Contest Okinawa 2026/Source Code/LSI-Okinawa-2026-RasenGAN/Conv2d/counter.v" Line 1. Module counter(BITWIDTH=8) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/ITB/Spesialisasi IC Design/VLSI/LSI Contest Okinawa 2026/Source Code/LSI-Okinawa-2026-RasenGAN/Conv2d/counter.v" Line 1. Module counter(BITWIDTH=8) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/ITB/Spesialisasi IC Design/VLSI/LSI Contest Okinawa 2026/Source Code/LSI-Okinawa-2026-RasenGAN/Conv2d/convolution_top_CU.v" Line 1. Module convolution_top_CU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/ITB/Spesialisasi IC Design/VLSI/LSI Contest Okinawa 2026/Source Code/LSI-Okinawa-2026-RasenGAN/Conv2d/pe_with_buffers.v" Line 1. Module pe_with_buffers doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/ITB/Spesialisasi IC Design/VLSI/LSI Contest Okinawa 2026/Source Code/LSI-Okinawa-2026-RasenGAN/Conv2d/multiplier_adder.v" Line 1. Module multiplier_adder doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.counter(BITWIDTH=8)
Compiling module xil_defaultlib.counter(BITWIDTH=7)
Compiling module xil_defaultlib.counter(BITWIDTH=14)
Compiling module xil_defaultlib.convolution_top_CU
Compiling module xil_defaultlib.true_dual_port_bram(RAM_WIDTH=16...
Compiling module xil_defaultlib.window_reg_3x3
Compiling module xil_defaultlib.multiplier_adder
Compiling module xil_defaultlib.true_dual_port_bram(RAM_WIDTH=48...
Compiling module xil_defaultlib.pe_with_buffers
Compiling module xil_defaultlib.convolution_top
Compiling module xil_defaultlib.tb_convolution_top
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_convolution_top_behav
