// Seed: 724380099
module module_0 (
    input tri0 id_0,
    input wor id_1,
    input supply1 id_2,
    output supply0 id_3,
    input supply0 id_4,
    input uwire id_5,
    output wand id_6
);
  id_8(
      .id_0(1'h0), .id_1(1), .id_2(id_4), .id_3(id_3), .id_4(1)
  );
endmodule
module module_1 (
    output uwire id_0,
    input logic id_1,
    input supply0 id_2,
    input supply0 id_3
    , id_9,
    input tri1 id_4,
    output wor id_5,
    input uwire id_6,
    output tri0 id_7
);
  reg  id_10;
  wire id_11;
  module_0(
      id_2, id_6, id_6, id_7, id_6, id_2, id_7
  );
  always id_10 <= #id_4 id_1;
endmodule
