$date
   Sat Feb  8 19:37:04 2025
$end

$version
  2024.1
  $dumpfile ("dump.vcd") 
$end

$timescale
  1ps
$end

$scope module led_toggle_project_TB $end
$var reg 1 ! i_clk $end
$var reg 1 " i_switch_1 $end
$var reg 1 # o_led_1 $end
$scope module UUD $end
$var wire 1 $ i_clk $end
$var wire 1 % i_switch_1 $end
$var wire 1 & o_led_1 $end
$var reg 1 ' r_led_1 $end
$var reg 1 ( r_switch_1 $end
$upscope $end
$upscope $end
$enddefinitions $end

#0
$dumpvars
1!
0"
0#
1$
0%
0&
0'
x(
$end

#2000
1"
1%

#5000
0!
0$

#10000
1!
1$
1(

#12000
0"
0%

#15000
0!
0$

#20000
1!
1#
1$
1&
1'
0(

#25000
0!
0$
