module sll (
  input [127:0]in,
  output [127:0]out
);

  assign out = {in[127:1], 1'b0};
  
endmodule