{"related:XRMOWj_NyoYJ:scholar.google.com/&scioq=architecture+and+design&hl=en&as_sdt=0,5":[{"title":"Route packets, not wires: on-chip inteconnection networks","url":"https://dl.acm.org/doi/abs/10.1145/378239.379048","authors":["WJ Dally","WJ Dally B Towles"],"year":2001,"numCitations":4208,"pdf":"http://www.liacs.leidenuniv.nl/~stefanovtp/courses/StudentenSeminarium/Papers/DT/RPNW.pdf","citationUrl":"http://scholar.google.com/scholar?cites=9712801218355401565&as_sdt=2005&sciodt=0,5&hl=en&scioq=architecture+and+design","relatedUrl":"http://scholar.google.com/scholar?q=related:XRMOWj_NyoYJ:scholar.google.com/&scioq=architecture+and+design&hl=en&as_sdt=0,5","urlVersionsList":"http://scholar.google.com/scholar?cluster=9712801218355401565&hl=en&as_sdt=0,5&scioq=architecture+and+design","publication":"dl.acm.org","p":1,"exp":1596362155436},{"title":"Networks on chips: A new SoC paradigm","url":"https://ieeexplore.ieee.org/abstract/document/976921/","authors":["L Benini","L Benini G De Micheli"],"year":2002,"numCitations":4649,"pdf":"https://infoscience.epfl.ch/record/165542/files/00976921.pdf","citationUrl":"http://scholar.google.com/scholar?cites=11557091623274954702&as_sdt=2005&sciodt=0,5&hl=en&scioq=architecture+and+design","relatedUrl":"http://scholar.google.com/scholar?q=related:zj_yaZkJY6AJ:scholar.google.com/&scioq=architecture+and+design&hl=en&as_sdt=0,5","urlVersionsList":"http://scholar.google.com/scholar?cluster=11557091623274954702&hl=en&as_sdt=0,5&scioq=architecture+and+design","publication":"ieeexplore.ieee.org"},{"title":"A network on chip architecture and design methodology","url":"https://ieeexplore.ieee.org/abstract/document/1016885/","authors":["S Kumar","S Kumar A Jantsch","S Kumar A Jantsch JP Soininen…"],"year":2002,"numCitations":1616,"pdf":"http://www.academia.edu/download/49942898/A_Network_on_Chip_Architecture_and_Desig20161028-5488-htvhl8.pdf","citationUrl":"http://scholar.google.com/scholar?cites=3065188286008466465&as_sdt=2005&sciodt=0,5&hl=en&scioq=architecture+and+design","relatedUrl":"http://scholar.google.com/scholar?q=related:IRw5jYG8iSoJ:scholar.google.com/&scioq=architecture+and+design&hl=en&as_sdt=0,5","urlVersionsList":"http://scholar.google.com/scholar?cluster=3065188286008466465&hl=en&as_sdt=0,5&scioq=architecture+and+design","publication":"ieeexplore.ieee.org"},{"title":"A generic architecture for on-chip packet-switched interconnections","url":"https://link.springer.com/chapter/10.1007/978-1-4020-6488-3_9","authors":["P Guerrier","P Guerrier A Greiner"],"year":2008,"numCitations":1260,"pdf":"http://www.egr.unlv.edu/~meiyang/ecg702/proj/agenericarchitectureforonchippacketswitchedinterconnections.pdf","citationUrl":"http://scholar.google.com/scholar?cites=8191610191161844009&as_sdt=2005&sciodt=0,5&hl=en&scioq=architecture+and+design","relatedUrl":"http://scholar.google.com/scholar?q=related:KeGrXhFyrnEJ:scholar.google.com/&scioq=architecture+and+design&hl=en&as_sdt=0,5","urlVersionsList":"http://scholar.google.com/scholar?cluster=8191610191161844009&hl=en&as_sdt=0,5&scioq=architecture+and+design","publication":"Springer"},{"title":"Principles and practices of interconnection networks","url":"https://books.google.com/books?hl=en&lr=&id=Rz7pCY8gIq0C&oi=fnd&pg=PP2&dq=related:XRMOWj_NyoYJ:scholar.google.com/&ots=9gGuAbtUyh&sig=DI734VKaN3ndcVgNAYuYxI2I6XA","authors":["WJ Dally","WJ Dally BP Towles"],"year":2004,"numCitations":3936,"citationUrl":"http://scholar.google.com/scholar?cites=777573647293805240&as_sdt=2005&sciodt=0,5&hl=en&scioq=architecture+and+design","relatedUrl":"http://scholar.google.com/scholar?q=related:uPKmyRx_ygoJ:scholar.google.com/&scioq=architecture+and+design&hl=en&as_sdt=0,5","urlVersionsList":"http://scholar.google.com/scholar?cluster=777573647293805240&hl=en&as_sdt=0,5&scioq=architecture+and+design","publication":"books.google.com"},{"title":"A survey of research and practices of network-on-chip","url":"https://dl.acm.org/doi/abs/10.1145/1132952.1132953","authors":["T Bjerregaard","T Bjerregaard S Mahadevan"],"year":2006,"numCitations":1426,"pdf":"http://www.egr.unlv.edu/~meiyang/ecg702/proj/A%20Survey%20of%20Research%20and%20Practices%20of%20Network-on-Chip.pdf","citationUrl":"http://scholar.google.com/scholar?cites=765763802979694569&as_sdt=2005&sciodt=0,5&hl=en&scioq=architecture+and+design","relatedUrl":"http://scholar.google.com/scholar?q=related:6fd0Ih-KoAoJ:scholar.google.com/&scioq=architecture+and+design&hl=en&as_sdt=0,5","urlVersionsList":"http://scholar.google.com/scholar?cluster=765763802979694569&hl=en&as_sdt=0,5&scioq=architecture+and+design","publication":"dl.acm.org"},{"title":"Interconnection networks","url":"https://books.google.com/books?hl=en&lr=&id=ZLoAAOMJ3egC&oi=fnd&pg=PP2&dq=related:XRMOWj_NyoYJ:scholar.google.com/&ots=xhF_rNifWn&sig=1mfGVq_lJ4WCHiYM2ewmqJNL7Lc","authors":["J Duato","J Duato S Yalamanchili","J Duato S Yalamanchili L Ni"],"year":2003,"numCitations":2906,"citationUrl":"http://scholar.google.com/scholar?cites=8910041937736916095&as_sdt=2005&sciodt=0,5&hl=en&scioq=architecture+and+design","relatedUrl":"http://scholar.google.com/scholar?q=related:f1ykWO_TpnsJ:scholar.google.com/&scioq=architecture+and+design&hl=en&as_sdt=0,5","urlVersionsList":"http://scholar.google.com/scholar?cluster=8910041937736916095&hl=en&as_sdt=0,5&scioq=architecture+and+design","publication":"books.google.com"},{"title":"Network on chip: An architecture for billion transistor era","url":"https://www.academia.edu/download/32403620/noc_billion.pdf","authors":["A Hemani","A Hemani A Jantsch","A Hemani A Jantsch S Kumar","A Hemani A Jantsch S Kumar A Postula…"],"year":2000,"numCitations":584,"pdf":"https://www.academia.edu/download/32403620/noc_billion.pdf","citationUrl":"http://scholar.google.com/scholar?cites=4860206585127420065&as_sdt=2005&sciodt=0,5&hl=en&scioq=architecture+and+design","relatedUrl":"http://scholar.google.com/scholar?q=related:ocCIgSPsckMJ:scholar.google.com/&scioq=architecture+and+design&hl=en&as_sdt=0,5","urlVersionsList":"http://scholar.google.com/scholar?cluster=4860206585127420065&hl=en&as_sdt=0,5&scioq=architecture+and+design","publication":"academia.edu"},{"title":"Performance evaluation and design trade-offs for network-on-chip interconnect architectures","url":"https://ieeexplore.ieee.org/abstract/document/1453503/","authors":["PP Pande","PP Pande C Grecu","PP Pande C Grecu M Jones…"],"year":2005,"numCitations":1019,"citationUrl":"http://scholar.google.com/scholar?cites=4525134365618265078&as_sdt=2005&sciodt=0,5&hl=en&scioq=architecture+and+design","relatedUrl":"http://scholar.google.com/scholar?q=related:9tuW97qBzD4J:scholar.google.com/&scioq=architecture+and+design&hl=en&as_sdt=0,5","urlVersionsList":"http://scholar.google.com/scholar?cluster=4525134365618265078&hl=en&as_sdt=0,5&scioq=architecture+and+design","publication":"ieeexplore.ieee.org"},{"title":"Networks on chip","url":"https://link.springer.com/content/pdf/10.1007/b105353.pdf","authors":["A Jantsch","A Jantsch H Tenhunen"],"year":2003,"numCitations":964,"pdf":"https://jantsch.se/AxelJantsch/presentations/2003/Darmstadt.pdf","citationUrl":"http://scholar.google.com/scholar?cites=12852180151968585417&as_sdt=2005&sciodt=0,5&hl=en&scioq=architecture+and+design","relatedUrl":"http://scholar.google.com/scholar?q=related:ydZpI8EdXLIJ:scholar.google.com/&scioq=architecture+and+design&hl=en&as_sdt=0,5","urlVersionsList":"http://scholar.google.com/scholar?cluster=12852180151968585417&hl=en&as_sdt=0,5&scioq=architecture+and+design","publication":"Springer"}]}