--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 3
-n 3 -fastpaths -xml res.twx res.ncd -o res.twr res.pcf -ucf res.ucf

Design file:              res.ncd
Physical constraint file: res.pcf
Device,package,speed:     xc6slx9,tqg144,C,-3 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock PB to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
A           |        14.467(R)|      SLOW  |         7.256(R)|      FAST  |XLXN_502          |   0.000|
B           |        14.233(R)|      SLOW  |         7.057(R)|      FAST  |XLXN_502          |   0.000|
C           |        14.167(R)|      SLOW  |         7.172(R)|      FAST  |XLXN_502          |   0.000|
D           |        14.364(R)|      SLOW  |         6.954(R)|      FAST  |XLXN_502          |   0.000|
E           |        13.878(R)|      SLOW  |         6.985(R)|      FAST  |XLXN_502          |   0.000|
F           |        13.380(R)|      SLOW  |         6.417(R)|      FAST  |XLXN_502          |   0.000|
G           |        13.663(R)|      SLOW  |         6.703(R)|      FAST  |XLXN_502          |   0.000|
LED         |        11.108(R)|      SLOW  |         6.584(R)|      FAST  |XLXN_502          |   0.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock PB2 to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
A           |        14.883(R)|      SLOW  |         7.587(R)|      FAST  |XLXN_500          |   0.000|
B           |        14.649(R)|      SLOW  |         7.388(R)|      FAST  |XLXN_500          |   0.000|
C           |        14.583(R)|      SLOW  |         7.503(R)|      FAST  |XLXN_500          |   0.000|
D           |        14.780(R)|      SLOW  |         7.285(R)|      FAST  |XLXN_500          |   0.000|
E           |        14.294(R)|      SLOW  |         7.316(R)|      FAST  |XLXN_500          |   0.000|
F           |        13.796(R)|      SLOW  |         6.748(R)|      FAST  |XLXN_500          |   0.000|
G           |        14.079(R)|      SLOW  |         7.034(R)|      FAST  |XLXN_500          |   0.000|
LED2        |        10.552(R)|      SLOW  |         6.190(R)|      FAST  |XLXN_500          |   0.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock Clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
Clk            |    1.541|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock PB
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
PB             |    0.971|         |         |         |
PB2            |    0.981|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock PB2
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
PB             |    1.624|         |         |         |
PB2            |    0.881|         |         |         |
---------------+---------+---------+---------+---------+

Pad to Pad
---------------+---------------+---------+
Source Pad     |Destination Pad|  Delay  |
---------------+---------------+---------+
PB             |Dep            |    9.474|
PB2            |Wit            |    9.679|
---------------+---------------+---------+


Analysis completed Mon Dec 16 07:08:24 2019 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 4571 MB



