# Full-Subtractor
This repository consists of the RTL design and related essentials of Full Subtractor written in Verilog.
