//
// Generated by NVIDIA NVVM Compiler
//
// Compiler Build ID: CL-30521435
// Cuda compilation tools, release 11.4, V11.4.152
// Based on NVVM 7.0.1
//

.version 7.4
.target sm_52
.address_size 64

	// .globl	_Z6kernelIfLi1ELi0EEvPT_

.visible .entry _Z6kernelIfLi1ELi0EEvPT_(
	.param .u64 _Z6kernelIfLi1ELi0EEvPT__param_0
)
{
	.reg .pred 	%p<2>;
	.reg .f32 	%f<4>;
	.reg .b64 	%rd<3>;


	ld.param.u64 	%rd1, [_Z6kernelIfLi1ELi0EEvPT__param_0];
	// begin inline asm
	ld.global.cg.f32 %f2, [%rd1];
	// end inline asm
	setp.eq.f32 	%p1, %f2, 0f00000000;
	ret;

}

