
---------- Begin Simulation Statistics ----------
final_tick                                 1534616258                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 212727                       # Simulator instruction rate (inst/s)
host_mem_usage                                4364492                       # Number of bytes of host memory used
host_op_rate                                   287913                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                     4.70                       # Real time elapsed on the host
host_tick_rate                              326446327                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     1000000                       # Number of instructions simulated
sim_ops                                       1353466                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.001535                       # Number of seconds simulated
sim_ticks                                  1534616258                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBLookups                   42                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  0                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect                30                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted                70                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits                  0                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups              42                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses               42                       # Number of indirect misses.
system.cpu.branchPred.lookups                      70                       # Number of BP lookups
system.cpu.branchPred.usedRAS                       0                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted           18                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     1000000                       # Number of instructions committed
system.cpu.committedOps                       1353466                       # Number of ops (including micro ops) committed
system.cpu.cpi                               2.300774                       # CPI: cycles per instruction
system.cpu.discardedOps                        178044                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.rdAccesses                      297481                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                           238                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                      134018                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                            80                       # TLB misses on write requests
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions                 78                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions                 0                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions                0                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                          562097                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.434636                       # IPC: instructions per cycle
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                      210025                       # TLB accesses on write requests
system.cpu.itb.wrMisses                           103                       # TLB misses on write requests
system.cpu.numCycles                          2300774                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                2461      0.18%      0.18% # Class of committed instruction
system.cpu.op_class_0::IntAlu                  943237     69.69%     69.87% # Class of committed instruction
system.cpu.op_class_0::IntMult                    641      0.05%     69.92% # Class of committed instruction
system.cpu.op_class_0::IntDiv                    1823      0.13%     70.05% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                   224      0.02%     70.07% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     70.07% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                    32      0.00%     70.07% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     70.07% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     70.07% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     70.07% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     70.07% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     70.07% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                   1250      0.09%     70.17% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     70.17% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                   1497      0.11%     70.28% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                     12      0.00%     70.28% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                   1926      0.14%     70.42% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                  1198      0.09%     70.51% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     70.51% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     70.51% # Class of committed instruction
system.cpu.op_class_0::SimdShift                  658      0.05%     70.56% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     70.56% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     70.56% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     70.56% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     70.56% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     70.56% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     70.56% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     70.56% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     70.56% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     70.56% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     70.56% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     70.56% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     70.56% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     70.56% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     70.56% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     70.56% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     70.56% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     70.56% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     70.56% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     70.56% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     70.56% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     70.56% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     70.56% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     70.56% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     70.56% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     70.56% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     70.56% # Class of committed instruction
system.cpu.op_class_0::MemRead                 262781     19.42%     89.97% # Class of committed instruction
system.cpu.op_class_0::MemWrite                132265      9.77%     99.74% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead              2294      0.17%     99.91% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite             1167      0.09%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  1353466                       # Class of committed instruction
system.cpu.process.numSyscalls                     30                       # Number of system calls
system.cpu.tickCycles                         1738677                       # Number of cycles that the object actually ticked
system.l2bus.snoop_filter.hit_multi_requests            3                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_single_requests         6141                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.tot_requests          13306                       # Total number of requests made to the snoop filter.
system.l2bus.snoop_filter.tot_snoops                0                       # Total number of snoops made to the snoop filter.
system.l2cache.prefetcher.num_hwpf_issued            0                       # number of hwpf issued
system.l2cache.prefetcher.pfBufferHit               0                       # number of redundant prefetches already in prefetch queue
system.l2cache.prefetcher.pfIdentified              0                       # number of prefetch candidates identified
system.l2cache.prefetcher.pfInCache                 0                       # number of redundant prefetches already in cache/mshr dropped
system.l2cache.prefetcher.pfRemovedFull             0                       # number of prefetches dropped due to prefetch queue size
system.l2cache.prefetcher.pfSpanPage                0                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests            9                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests          6456                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED   1534616258                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               3306                       # Transaction distribution
system.membus.trans_dist::CleanEvict                9                       # Transaction distribution
system.membus.trans_dist::ReadExReq              3141                       # Transaction distribution
system.membus.trans_dist::ReadExResp             3141                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          3306                       # Transaction distribution
system.membus.pkt_count_system.l2cache.mem_side::system.mem_ctrl.port        12903                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2cache.mem_side::total        12903                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  12903                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::system.mem_ctrl.port       412608                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::total       412608                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  412608                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              6447                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    6447    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                6447                       # Request fanout histogram
system.membus.reqLayer2.occupancy             4306152                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.3                       # Layer utilization (%)
system.membus.respLayer0.occupancy           24799302                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              1.6                       # Layer utilization (%)
system.l2bus.pwrStateResidencyTicks::UNDEFINED   1534616258                       # Cumulative time (in ticks) in various power states
system.l2bus.trans_dist::ReadResp                3968                       # Transaction distribution
system.l2bus.trans_dist::WritebackDirty          3204                       # Transaction distribution
system.l2bus.trans_dist::CleanEvict              2946                       # Transaction distribution
system.l2bus.trans_dist::ReadExReq               3197                       # Transaction distribution
system.l2bus.trans_dist::ReadExResp              3197                       # Transaction distribution
system.l2bus.trans_dist::ReadSharedReq           3968                       # Transaction distribution
system.l2bus.pkt_count_system.cpu.icache.mem_side::system.l2cache.cpu_side         3256                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count_system.cpu.dcache.mem_side::system.l2cache.cpu_side        17215                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count::total                   20471                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.icache.mem_side::system.l2cache.cpu_side        80384                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.dcache.mem_side::system.l2cache.cpu_side       583232                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size::total                   663616                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.snoops                                 9                       # Total snoops (count)
system.l2bus.snoopTraffic                           0                       # Total snoop traffic (bytes)
system.l2bus.snoop_fanout::samples               7174                       # Request fanout histogram
system.l2bus.snoop_fanout::mean              0.000418                       # Request fanout histogram
system.l2bus.snoop_fanout::stdev             0.020447                       # Request fanout histogram
system.l2bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l2bus.snoop_fanout::0                     7171     99.96%     99.96% # Request fanout histogram
system.l2bus.snoop_fanout::1                        3      0.04%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::2                        0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l2bus.snoop_fanout::max_value                1                       # Request fanout histogram
system.l2bus.snoop_fanout::total                 7174                       # Request fanout histogram
system.l2bus.respLayer1.occupancy            11823909                       # Layer occupancy (ticks)
system.l2bus.respLayer1.utilization               0.8                       # Layer utilization (%)
system.l2bus.reqLayer0.occupancy             13149238                       # Layer occupancy (ticks)
system.l2bus.reqLayer0.utilization                0.9                       # Layer utilization (%)
system.l2bus.respLayer0.occupancy             2513256                       # Layer occupancy (ticks)
system.l2bus.respLayer0.utilization               0.2                       # Layer utilization (%)
system.clk_domain.clock                           667                       # Clock period in ticks
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.cpu.pwrStateResidencyTicks::ON      1534616258                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED   1534616258                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst       208769                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           208769                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       208769                       # number of overall hits
system.cpu.icache.overall_hits::total          208769                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         1256                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           1256                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         1256                       # number of overall misses
system.cpu.icache.overall_misses::total          1256                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     99784534                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     99784534                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     99784534                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     99784534                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst       210025                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       210025                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       210025                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       210025                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.005980                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.005980                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.005980                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.005980                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 79446.285032                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 79446.285032                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 79446.285032                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 79446.285032                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_misses::.cpu.inst         1256                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         1256                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         1256                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         1256                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     98946782                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     98946782                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     98946782                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     98946782                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.005980                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.005980                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.005980                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.005980                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 78779.285032                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 78779.285032                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 78779.285032                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 78779.285032                       # average overall mshr miss latency
system.cpu.icache.replacements                    744                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst       208769                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          208769                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         1256                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          1256                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     99784534                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     99784534                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       210025                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       210025                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.005980                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.005980                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 79446.285032                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 79446.285032                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         1256                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         1256                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     98946782                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     98946782                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.005980                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.005980                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 78779.285032                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 78779.285032                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED   1534616258                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           498.123867                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              210025                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              1256                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            167.217357                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             88711                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   498.123867                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.972898                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.972898                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1            6                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          197                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          309                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           1681456                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          1681456                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED   1534616258                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock          10672                       # Clock period in ticks
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED   1534616258                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       421778                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           421778                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       421778                       # number of overall hits
system.cpu.dcache.overall_hits::total          421778                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data         7597                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total           7597                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data         7597                       # number of overall misses
system.cpu.dcache.overall_misses::total          7597                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data    552592158                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    552592158                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data    552592158                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    552592158                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       429375                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       429375                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       429375                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       429375                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.017693                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.017693                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.017693                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.017693                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 72738.206924                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 72738.206924                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 72738.206924                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 72738.206924                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks         3204                       # number of writebacks
system.cpu.dcache.writebacks::total              3204                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data         1688                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total         1688                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data         1688                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total         1688                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data         5909                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         5909                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data         5909                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         5909                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    444767606                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    444767606                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    444767606                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    444767606                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.013762                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.013762                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.013762                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.013762                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 75269.522085                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 75269.522085                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 75269.522085                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 75269.522085                       # average overall mshr miss latency
system.cpu.dcache.replacements                   5397                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       293066                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          293066                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data         2878                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total          2878                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    198080324                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    198080324                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       295944                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       295944                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.009725                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.009725                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 68825.685893                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 68825.685893                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data          166                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          166                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data         2712                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         2712                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    183112844                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    183112844                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.009164                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.009164                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 67519.485251                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 67519.485251                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data       128712                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         128712                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data         4719                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         4719                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    354511834                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    354511834                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       133431                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       133431                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.035367                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.035367                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 75124.355584                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 75124.355584                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data         1522                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         1522                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data         3197                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         3197                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    261654762                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    261654762                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.023960                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.023960                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 81843.841727                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 81843.841727                       # average WriteReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED   1534616258                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           494.227487                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              427687                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              5909                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             72.378914                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            184092                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   494.227487                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.965288                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.965288                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            5                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           99                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          408                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           3440909                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          3440909                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED   1534616258                       # Cumulative time (in ticks) in various power states
system.l2cache.pwrStateResidencyTicks::UNDEFINED   1534616258                       # Cumulative time (in ticks) in various power states
system.l2cache.demand_hits::.cpu.inst              42                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.data             676                       # number of demand (read+write) hits
system.l2cache.demand_hits::total                 718                       # number of demand (read+write) hits
system.l2cache.overall_hits::.cpu.inst             42                       # number of overall hits
system.l2cache.overall_hits::.cpu.data            676                       # number of overall hits
system.l2cache.overall_hits::total                718                       # number of overall hits
system.l2cache.demand_misses::.cpu.inst          1214                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.data          5233                       # number of demand (read+write) misses
system.l2cache.demand_misses::total              6447                       # number of demand (read+write) misses
system.l2cache.overall_misses::.cpu.inst         1214                       # number of overall misses
system.l2cache.overall_misses::.cpu.data         5233                       # number of overall misses
system.l2cache.overall_misses::total             6447                       # number of overall misses
system.l2cache.demand_miss_latency::.cpu.inst     96678315                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.data    423418937                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::total    520097252                       # number of demand (read+write) miss cycles
system.l2cache.overall_miss_latency::.cpu.inst     96678315                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.data    423418937                       # number of overall miss cycles
system.l2cache.overall_miss_latency::total    520097252                       # number of overall miss cycles
system.l2cache.demand_accesses::.cpu.inst         1256                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.data         5909                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::total            7165                       # number of demand (read+write) accesses
system.l2cache.overall_accesses::.cpu.inst         1256                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.data         5909                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::total           7165                       # number of overall (read+write) accesses
system.l2cache.demand_miss_rate::.cpu.inst     0.966561                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.data     0.885598                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::total       0.899791                       # miss rate for demand accesses
system.l2cache.overall_miss_rate::.cpu.inst     0.966561                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.data     0.885598                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::total      0.899791                       # miss rate for overall accesses
system.l2cache.demand_avg_miss_latency::.cpu.inst 79636.173806                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.data 80913.230843                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::total 80672.755080                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.inst 79636.173806                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.data 80913.230843                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::total 80672.755080                       # average overall miss latency
system.l2cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l2cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache.demand_mshr_misses::.cpu.inst         1214                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.data         5233                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::total         6447                       # number of demand (read+write) MSHR misses
system.l2cache.overall_mshr_misses::.cpu.inst         1214                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.data         5233                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::total         6447                       # number of overall MSHR misses
system.l2cache.demand_mshr_miss_latency::.cpu.inst     80483555                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.data    353610717                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::total    434094272                       # number of demand (read+write) MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.inst     80483555                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.data    353610717                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::total    434094272                       # number of overall MSHR miss cycles
system.l2cache.demand_mshr_miss_rate::.cpu.inst     0.966561                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.data     0.885598                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::total     0.899791                       # mshr miss rate for demand accesses
system.l2cache.overall_mshr_miss_rate::.cpu.inst     0.966561                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.data     0.885598                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::total     0.899791                       # mshr miss rate for overall accesses
system.l2cache.demand_avg_mshr_miss_latency::.cpu.inst 66296.173806                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.data 67573.230843                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::total 67332.755080                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.inst 66296.173806                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.data 67573.230843                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::total 67332.755080                       # average overall mshr miss latency
system.l2cache.replacements                         9                       # number of replacements
system.l2cache.WritebackDirty_hits::.writebacks         3204                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_hits::total         3204                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_accesses::.writebacks         3204                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.WritebackDirty_accesses::total         3204                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.ReadExReq_hits::.cpu.data           56                       # number of ReadExReq hits
system.l2cache.ReadExReq_hits::total               56                       # number of ReadExReq hits
system.l2cache.ReadExReq_misses::.cpu.data         3141                       # number of ReadExReq misses
system.l2cache.ReadExReq_misses::total           3141                       # number of ReadExReq misses
system.l2cache.ReadExReq_miss_latency::.cpu.data    254466503                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_miss_latency::total    254466503                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_accesses::.cpu.data         3197                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_accesses::total         3197                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_miss_rate::.cpu.data     0.982484                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_miss_rate::total     0.982484                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_miss_latency::.cpu.data 81014.486788                       # average ReadExReq miss latency
system.l2cache.ReadExReq_avg_miss_latency::total 81014.486788                       # average ReadExReq miss latency
system.l2cache.ReadExReq_mshr_misses::.cpu.data         3141                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_misses::total         3141                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_miss_latency::.cpu.data    212565563                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_latency::total    212565563                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_rate::.cpu.data     0.982484                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_mshr_miss_rate::total     0.982484                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_mshr_miss_latency::.cpu.data 67674.486788                       # average ReadExReq mshr miss latency
system.l2cache.ReadExReq_avg_mshr_miss_latency::total 67674.486788                       # average ReadExReq mshr miss latency
system.l2cache.ReadSharedReq_hits::.cpu.inst           42                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.data          620                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::total          662                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_misses::.cpu.inst         1214                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.data         2092                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::total         3306                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_miss_latency::.cpu.inst     96678315                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.data    168952434                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::total    265630749                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_accesses::.cpu.inst         1256                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.data         2712                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::total         3968                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_miss_rate::.cpu.inst     0.966561                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.data     0.771386                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::total     0.833165                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.inst 79636.173806                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.data 80761.201721                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::total 80348.078947                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_mshr_misses::.cpu.inst         1214                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.data         2092                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::total         3306                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.inst     80483555                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.data    141045154                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::total    221528709                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.inst     0.966561                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.data     0.771386                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::total     0.833165                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 66296.173806                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 67421.201721                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 67008.078947                       # average ReadSharedReq mshr miss latency
system.l2cache.prefetcher.pwrStateResidencyTicks::UNDEFINED   1534616258                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.pwrStateResidencyTicks::UNDEFINED   1534616258                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.tagsinuse             3939.032515                       # Cycle average of tags in use
system.l2cache.tags.total_refs                  13303                       # Total number of references to valid blocks.
system.l2cache.tags.sampled_refs                 6447                       # Sample count of references to valid blocks.
system.l2cache.tags.avg_refs                 2.063440                       # Average number of references to valid blocks.
system.l2cache.tags.warmup_cycle                74704                       # Cycle when the warmup percentage was hit.
system.l2cache.tags.occ_blocks::.cpu.inst   945.641927                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.data  2993.390589                       # Average occupied blocks per requestor
system.l2cache.tags.occ_percent::.cpu.inst     0.115435                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.data     0.365404                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::total       0.480839                       # Average percentage of cache occupancy
system.l2cache.tags.occ_task_id_blocks::1024         6438                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::0            5                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::1          104                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::2         2680                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::3         3649                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_percent::1024     0.785889                       # Percentage of cache occupancy per task id
system.l2cache.tags.tag_accesses               219295                       # Number of tag accesses
system.l2cache.tags.data_accesses              219295                       # Number of data accesses
system.mem_ctrl.pwrStateResidencyTicks::UNDEFINED   1534616258                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.bytes_read::.cpu.inst           77696                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.data          334912                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::total              412608                       # Number of bytes read from this memory
system.mem_ctrl.bytes_inst_read::.cpu.inst        77696                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_inst_read::total          77696                       # Number of instructions bytes read from this memory
system.mem_ctrl.num_reads::.cpu.inst             1214                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.data             5233                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::total                 6447                       # Number of read requests responded to by this memory
system.mem_ctrl.bw_read::.cpu.inst           50628944                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.data          218238272                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::total              268867215                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::.cpu.inst      50628944                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::total          50628944                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.inst          50628944                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.data         218238272                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::total             268867215                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.avgPriority_.cpu.inst::samples      1214.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.avgPriority_.cpu.data::samples      5233.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.priorityMinLatency       0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrl.priorityMaxLatency       0.000000578960                       # per QoS priority maximum request to response latency (s)
system.mem_ctrl.numReadWriteTurnArounds             0                       # Number of turnarounds from READ to WRITE
system.mem_ctrl.numWriteReadTurnArounds             0                       # Number of turnarounds from WRITE to READ
system.mem_ctrl.numStayReadState                13283                       # Number of times bus staying in READ state
system.mem_ctrl.numStayWriteState                   0                       # Number of times bus staying in WRITE state
system.mem_ctrl.readReqs                         6447                       # Number of read requests accepted
system.mem_ctrl.writeReqs                           0                       # Number of write requests accepted
system.mem_ctrl.readBursts                       6447                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrl.writeBursts                         0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrl.servicedByWrQ                       0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrl.mergedWrBursts                      0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrl.neitherReadNorWriteReqs             0                       # Number of requests that are neither read nor write
system.mem_ctrl.perBankRdBursts::0                416                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::1                524                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::2                497                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::3                448                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::4                348                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::5                382                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::6                426                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::7                352                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::8                452                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::9                335                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::10               344                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::11               497                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::12               425                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::13               367                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::14               371                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::15               263                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::0                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::1                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::2                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::3                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::4                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::5                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::6                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::7                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::8                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::9                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::10                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::11                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::12                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::13                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::14                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::15                 0                       # Per bank write bursts
system.mem_ctrl.avgRdQLen                        1.27                       # Average read queue length when enqueuing
system.mem_ctrl.avgWrQLen                        0.00                       # Average write queue length when enqueuing
system.mem_ctrl.totQLat                      47669846                       # Total ticks spent queuing
system.mem_ctrl.totBusLat                    32235000                       # Total ticks spent in databus transfers
system.mem_ctrl.totMemAccLat                168551096                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrl.avgQLat                       7394.11                       # Average queueing delay per DRAM burst
system.mem_ctrl.avgBusLat                     5000.00                       # Average bus latency per DRAM burst
system.mem_ctrl.avgMemAccLat                 26144.11                       # Average memory access latency per DRAM burst
system.mem_ctrl.numRdRetry                          0                       # Number of times read queue was full causing retry
system.mem_ctrl.numWrRetry                          0                       # Number of times write queue was full causing retry
system.mem_ctrl.readRowHits                      5106                       # Number of row buffer hits during reads
system.mem_ctrl.writeRowHits                        0                       # Number of row buffer hits during writes
system.mem_ctrl.readRowHitRate                  79.20                       # Row buffer hit rate for reads
system.mem_ctrl.writeRowHitRate                   nan                       # Row buffer hit rate for writes
system.mem_ctrl.readPktSize::0                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::1                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::2                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::3                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::4                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::5                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::6                   6447                       # Read request sizes (log2)
system.mem_ctrl.writePktSize::0                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::1                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::2                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::3                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::4                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::5                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::6                     0                       # Write request sizes (log2)
system.mem_ctrl.rdQLenPdf::0                     5433                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::1                      996                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::2                       18                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::3                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::4                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::5                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::6                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::7                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::8                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::9                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::10                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::11                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::12                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::13                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::14                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::15                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::16                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::17                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::18                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::19                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::20                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::21                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::22                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::23                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::24                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::25                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::26                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::27                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::28                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::29                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::30                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::31                       0                       # What read queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::0                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::1                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::2                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::3                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::4                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::5                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::6                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::7                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::8                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::9                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::10                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::11                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::12                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::13                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::14                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::15                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::16                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::17                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::18                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::19                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::20                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::21                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::22                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::23                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::24                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::25                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::26                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::27                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::28                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::29                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::30                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::31                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::32                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::33                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::34                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::35                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::36                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::37                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::38                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::39                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::40                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::41                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::42                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::43                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::44                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::45                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::46                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::47                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::48                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::49                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::50                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::51                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::52                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::53                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::54                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::55                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::56                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::57                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::58                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::59                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::60                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::61                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::62                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::63                       0                       # What write queue length does an incoming req see
system.mem_ctrl.bytesPerActivate::samples         1340                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::mean     307.868657                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::gmean    216.387712                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::stdev    285.702448                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::0-127           255     19.03%     19.03% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::128-255          457     34.10%     53.13% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::256-383          332     24.78%     77.91% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::384-511           59      4.40%     82.31% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::512-639           40      2.99%     85.30% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::640-767           35      2.61%     87.91% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::768-895           16      1.19%     89.10% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::896-1023           14      1.04%     90.15% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::1024-1151          132      9.85%    100.00% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::total          1340                       # Bytes accessed per row activation
system.mem_ctrl.bytesReadDRAM                  412608                       # Total number of bytes read from DRAM
system.mem_ctrl.bytesReadWrQ                        0                       # Total number of bytes read from write queue
system.mem_ctrl.bytesWritten                        0                       # Total number of bytes written to DRAM
system.mem_ctrl.bytesReadSys                   412608                       # Total read bytes from the system interface side
system.mem_ctrl.bytesWrittenSys                     0                       # Total written bytes from the system interface side
system.mem_ctrl.avgRdBW                        268.87                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrl.avgWrBW                          0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrl.avgRdBWSys                     268.87                       # Average system read bandwidth in MiByte/s
system.mem_ctrl.avgWrBWSys                       0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrl.peakBW                       12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrl.busUtil                          2.10                       # Data bus utilization in percentage
system.mem_ctrl.busUtilRead                      2.10                       # Data bus utilization in percentage for reads
system.mem_ctrl.busUtilWrite                     0.00                       # Data bus utilization in percentage for writes
system.mem_ctrl.totGap                     1534005953                       # Total gap between requests
system.mem_ctrl.avgGap                      237941.05                       # Average gap between requests
system.mem_ctrl.masterReadBytes::.cpu.inst        77696                       # Per-master bytes read from memory
system.mem_ctrl.masterReadBytes::.cpu.data       334912                       # Per-master bytes read from memory
system.mem_ctrl.masterReadRate::.cpu.inst 50628943.616991184652                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrl.masterReadRate::.cpu.data 218238271.785597115755                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrl.masterReadAccesses::.cpu.inst         1214                       # Per-master read serviced memory accesses
system.mem_ctrl.masterReadAccesses::.cpu.data         5233                       # Per-master read serviced memory accesses
system.mem_ctrl.masterReadTotalLat::.cpu.inst     30448903                       # Per-master read total memory access latency
system.mem_ctrl.masterReadTotalLat::.cpu.data    138102193                       # Per-master read total memory access latency
system.mem_ctrl.masterReadAvgLat::.cpu.inst     25081.47                       # Per-master read average memory access latency
system.mem_ctrl.masterReadAvgLat::.cpu.data     26390.64                       # Per-master read average memory access latency
system.mem_ctrl.pageHitRate                     79.20                       # Row buffer hit rate, read and write combined
system.mem_ctrl.rank1.actEnergy               4805220                       # Energy for activate commands per rank (pJ)
system.mem_ctrl.rank1.preEnergy               2550240                       # Energy for precharge commands per rank (pJ)
system.mem_ctrl.rank1.readEnergy             21805560                       # Energy for read commands per rank (pJ)
system.mem_ctrl.rank1.writeEnergy                   0                       # Energy for write commands per rank (pJ)
system.mem_ctrl.rank1.refreshEnergy      121084080.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrl.rank1.actBackEnergy         614095200                       # Energy for active background per rank (pJ)
system.mem_ctrl.rank1.preBackEnergy          72160320                       # Energy for precharge background per rank (pJ)
system.mem_ctrl.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrl.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrl.rank1.selfRefreshEnergy             0                       # Energy for self refresh per rank (pJ)
system.mem_ctrl.rank1.totalEnergy           836500620                       # Total energy per rank (pJ)
system.mem_ctrl.rank1.averagePower         545.087813                       # Core power per rank (mW)
system.mem_ctrl.rank1.totalIdleTime                 0                       # Total Idle time Per DRAM Rank
system.mem_ctrl.rank1.memoryStateTime::IDLE    182313618                       # Time in different power states
system.mem_ctrl.rank1.memoryStateTime::REF     51220000                       # Time in different power states
system.mem_ctrl.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrl.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrl.rank1.memoryStateTime::ACT   1301082640                       # Time in different power states
system.mem_ctrl.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrl.rank0.actEnergy               4769520                       # Energy for activate commands per rank (pJ)
system.mem_ctrl.rank0.preEnergy               2535060                       # Energy for precharge commands per rank (pJ)
system.mem_ctrl.rank0.readEnergy             24226020                       # Energy for read commands per rank (pJ)
system.mem_ctrl.rank0.writeEnergy                   0                       # Energy for write commands per rank (pJ)
system.mem_ctrl.rank0.refreshEnergy      121084080.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrl.rank0.actBackEnergy         566109180                       # Energy for active background per rank (pJ)
system.mem_ctrl.rank0.preBackEnergy         112569600                       # Energy for precharge background per rank (pJ)
system.mem_ctrl.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrl.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrl.rank0.selfRefreshEnergy             0                       # Energy for self refresh per rank (pJ)
system.mem_ctrl.rank0.totalEnergy           831293460                       # Total energy per rank (pJ)
system.mem_ctrl.rank0.averagePower         541.694678                       # Core power per rank (mW)
system.mem_ctrl.rank0.totalIdleTime                 0                       # Total Idle time Per DRAM Rank
system.mem_ctrl.rank0.memoryStateTime::IDLE    287729679                       # Time in different power states
system.mem_ctrl.rank0.memoryStateTime::REF     51220000                       # Time in different power states
system.mem_ctrl.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrl.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrl.rank0.memoryStateTime::ACT   1195666579                       # Time in different power states
system.mem_ctrl.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states

---------- End Simulation Statistics   ----------
