diff --speed-large-files --no-dereference --minimal -Naur linux-5.17-rc6/arch/arm64/boot/dts/rockchip/rk3328-a1.dts linux-5.17-rc6/arch/arm64/boot/dts/rockchip/rk3328-a1.dts
--- linux-5.17-rc6/arch/arm64/boot/dts/rockchip/rk3328-a1.dts	2022-03-06 17:49:19.269967719 +0100
+++ linux-5.17-rc6/arch/arm64/boot/dts/rockchip/rk3328-a1.dts	2022-03-06 17:23:19.349995846 +0100
@@ -3,6 +3,7 @@
 
 /dts-v1/;
 #include "rk3328.dtsi"
+//#include "rk3328-dram-beelink-a1-timing.dtsi"
 
 / {
 	model = "Beelink A1";
@@ -28,6 +29,79 @@
 		stdout-path = "serial2:1500000n8";
 	};
 
+	dfi: dfi@ff790000 {
+		reg = <0x00 0xff790000 0x00 0x400>;
+		compatible = "rockchip,rk3328-dfi";
+		rockchip,grf = <&grf>;
+		status = "okay";
+	};
+
+	dmc: dmc {
+		compatible = "rockchip,rk3328-dmc";
+		center-supply = <&vdd_logic>;
+		devfreq-events = <&dfi>;
+		clocks = <&cru SCLK_DDRCLK>;
+		clock-names = "dmc_clk";
+		operating-points-v2 = <&dmc_opp_table>;
+		ddr_timing = <&ddr_timing>;
+		upthreshold = <40>;
+		downdifferential = <20>;
+		auto-min-freq = <840000>;
+		auto-freq-en = <0>;
+		#cooling-cells = <2>;
+		status = "okay";
+
+		ddr_power_model: ddr_power_model {
+			compatible = "ddr_power_model";
+			dynamic-power-coefficient = <120>;
+			static-power-coefficient = <200>;
+			ts = <32000 4700 (-80) 2>;
+			thermal-zone = "soc-thermal";
+		};
+	};
+
+	dmc_opp_table: dmc-opp-table {
+		compatible = "operating-points-v2";
+
+		rockchip,leakage-voltage-sel = <
+			1   10    0
+			11  254   1
+		>;
+		nvmem-cells = <&logic_leakage>;
+		nvmem-cell-names = "ddr_leakage";
+
+		opp-786000000 {
+			opp-hz = /bits/ 64 <786000000>;
+			opp-microvolt = <1075000>;
+			opp-microvolt-L0 = <1075000>;
+			opp-microvolt-L1 = <1050000>;
+		};
+		opp-798000000 {
+			opp-hz = /bits/ 64 <798000000>;
+			opp-microvolt = <1075000>;
+			opp-microvolt-L0 = <1075000>;
+			opp-microvolt-L1 = <1050000>;
+		};
+		opp-840000000 {
+			opp-hz = /bits/ 64 <840000000>;
+			opp-microvolt = <1075000>;
+			opp-microvolt-L0 = <1075000>;
+			opp-microvolt-L1 = <1050000>;
+		};
+		opp-924000000 {
+			opp-hz = /bits/ 64 <924000000>;
+			opp-microvolt = <1100000>;
+			opp-microvolt-L0 = <1100000>;
+			opp-microvolt-L1 = <1075000>;
+		};
+		opp-1068000000 {
+			opp-hz = /bits/ 64 <1068000000>;
+			opp-microvolt = <1175000>;
+			opp-microvolt-L0 = <1175000>;
+			opp-microvolt-L1 = <1150000>;
+		};
+	};
+
 	gmac_clkin: external-gmac-clock {
 		compatible = "fixed-clock";
 		clock-frequency = <125000000>;
diff --speed-large-files --no-dereference --minimal -Naur linux-5.17-rc6/arch/arm64/boot/dts/rockchip/rk3328-dram-beelink-a1-timing.dtsi linux-5.17-rc6/arch/arm64/boot/dts/rockchip/rk3328-dram-beelink-a1-timing.dtsi
--- linux-5.17-rc6/arch/arm64/boot/dts/rockchip/rk3328-dram-beelink-a1-timing.dtsi	1970-01-01 01:00:00.000000000 +0100
+++ linux-5.17-rc6/arch/arm64/boot/dts/rockchip/rk3328-dram-beelink-a1-timing.dtsi	2022-03-06 17:47:39.733302833 +0100
@@ -0,0 +1,294 @@
+/*
+ * Copyright (c) 2017 Fuzhou Rockchip Electronics Co., Ltd
+ *
+ * This file is dual-licensed: you can use it either under the terms
+ * of the GPL or the X11 license, at your option. Note that this dual
+ * licensing only applies to this file, and not this project as a
+ * whole.
+ *
+ *  a) This library is free software; you can redistribute it and/or
+ *     modify it under the terms of the GNU General Public License as
+ *     published by the Free Software Foundation; either version 2 of the
+ *     License, or (at your option) any later version.
+ *
+ *     This library is distributed in the hope that it will be useful,
+ *     but WITHOUT ANY WARRANTY; without even the implied warranty of
+ *     MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
+ *     GNU General Public License for more details.
+ *
+ * Or, alternatively,
+ *
+ *  b) Permission is hereby granted, free of charge, to any person
+ *     obtaining a copy of this software and associated documentation
+ *     files (the "Software"), to deal in the Software without
+ *     restriction, including without limitation the rights to use,
+ *     copy, modify, merge, publish, distribute, sublicense, and/or
+ *     sell copies of the Software, and to permit persons to whom the
+ *     Software is furnished to do so, subject to the following
+ *     conditions:
+ *
+ *     The above copyright notice and this permission notice shall be
+ *     included in all copies or substantial portions of the Software.
+ *
+ *     THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND,
+ *     EXPRESS OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES
+ *     OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND
+ *     NONINFRINGEMENT. IN NO EVENT SHALL THE AUTHORS OR COPYRIGHT
+ *     HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER LIABILITY,
+ *     WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING
+ *     FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR
+ *     OTHER DEALINGS IN THE SOFTWARE.
+ */
+#include <dt-bindings/clock/rockchip-ddr.h>
+#include <dt-bindings/memory/rk3328-dram.h>
+
+/ {
+	ddr_timing: ddr_timing {
+		ddr3a12_ddr4ba1_de-skew = <0x7>;
+		cs1_dq24_tx_de-skew = <0x8>;
+		cs0_dq5_rx_de-skew = <0x7>;
+		cs0_dq19_tx_de-skew = <0x8>;
+		phy_lpddr3_ca_drv = <0x16>;
+		ddr4_speed_bin = <0xc>;
+		cs1_dq12_rx_de-skew = <0x7>;
+		phy_lpddr3_ck_drv = <0x16>;
+		cs0_dq27_tx_de-skew = <0x7>;
+		cs1_dm2_tx_de-skew = <0x8>;
+		cs1_dq3_tx_de-skew = <0x8>;
+		cs1_dqs2_rx_de-skew = <0x6>;
+		cs0_dqs1n_tx_de-skew = <0x9>;
+		cs1_dq20_rx_de-skew = <0x7>;
+		phy_lpddr3_dq_drv = <0x16>;
+		cs0_dm0_tx_de-skew = <0x8>;
+		cs0_dq1_tx_de-skew = <0x8>;
+		cs0_dq15_rx_de-skew = <0x7>;
+		cs1_dq29_rx_de-skew = <0x7>;
+		cs0_dq23_rx_de-skew = <0x7>;
+		cs1_dq17_tx_de-skew = <0x8>;
+		cs0_dq11_tx_de-skew = <0x7>;
+		cs0_dq31_rx_de-skew = <0x7>;
+		cs1_dq8_rx_de-skew = <0x7>;
+		ddr3a10_ddr4cs0_de-skew = <0x7>;
+		cs1_dq25_tx_de-skew = <0x7>;
+		lpddr3_drv = <0x22>;
+		lpddr3_odt = <0xf0>;
+		cs0_dq6_rx_de-skew = <0x7>;
+		lpddr4_drv = <0x3c>;
+		cs1_dqs1p_tx_de-skew = <0x9>;
+		cs1_dq13_rx_de-skew = <0x7>;
+		cs0_dq28_tx_de-skew = <0x7>;
+		cs1_dm3_tx_de-skew = <0x7>;
+		cs1_dq4_tx_de-skew = <0x8>;
+		cs1_dqs3_rx_de-skew = <0x7>;
+		cs1_dq21_rx_de-skew = <0x7>;
+		cs0_dm1_tx_de-skew = <0x7>;
+		cs0_dq2_tx_de-skew = <0x8>;
+		ddr3_dll_dis_freq = <0x12c>;
+		cs0_dq16_rx_de-skew = <0x7>;
+		sr_mc_gate_idle = <0x0>;
+		phy_lpddr4_ck_cs_drv = <0x6>;
+		cs0_dq24_rx_de-skew = <0x7>;
+		compatible = "rockchip,ddr-timing";
+		cs1_dq0_rx_de-skew = <0x7>;
+		cs1_dqs0n_tx_de-skew = <0x9>;
+		cs1_dq18_tx_de-skew = <0x8>;
+		cs0_dq12_tx_de-skew = <0x8>;
+		cs0_dqs3p_tx_de-skew = <0x9>;
+		cs1_dq9_rx_de-skew = <0x7>;
+		cs1_dq26_tx_de-skew = <0x7>;
+		cs0_dq7_rx_de-skew = <0x7>;
+		cs0_dq20_tx_de-skew = <0x8>;
+		ddr3odt1_ddr4odt1_de-skew = <0x7>;
+		ddr3reset_ddr4reset_de-skew = <0x7>;
+		cs1_dq14_rx_de-skew = <0x7>;
+		cs0_dq29_tx_de-skew = <0x7>;
+		phy_lpddr3_odt = <0x2>;
+		phy_lpddr4_odt = <0x10>;
+		cs1_dq5_tx_de-skew = <0x8>;
+		phy_ddr3_ca_drv = <0x15>;
+		phy_ddr3_odt = <0x2>;
+		cs1_dq22_rx_de-skew = <0x7>;
+		phy_ddr4_odt = <0x2>;
+		phy_ddr3_ck_drv = <0x12>;
+		cs0_dm2_tx_de-skew = <0x8>;
+		cs0_dq3_tx_de-skew = <0x8>;
+		cs0_dq17_rx_de-skew = <0x7>;
+		ddr3_speed_bin = <0x15>;
+		cs0_dqs2n_tx_de-skew = <0x9>;
+		phy_ddr3_dq_drv = <0x15>;
+		cs1_dq10_tx_de-skew = <0x8>;
+		cs1_dq30_rx_de-skew = <0x7>;
+		cs0_dq25_rx_de-skew = <0x7>;
+		cs1_dm0_rx_de-skew = <0x7>;
+		cs1_dq1_rx_de-skew = <0x7>;
+		cs1_dq19_tx_de-skew = <0x8>;
+		ddr4_odt_dis_freq = <0x29a>;
+		cs0_dq13_tx_de-skew = <0x7>;
+		cs1_dq27_tx_de-skew = <0x7>;
+		cs0_dq8_rx_de-skew = <0x7>;
+		cs0_dq21_tx_de-skew = <0x8>;
+		cs1_dq15_rx_de-skew = <0x7>;
+		cs1_dqs2p_tx_de-skew = <0x9>;
+		cs1_dq6_tx_de-skew = <0x8>;
+		cs1_dq23_rx_de-skew = <0x7>;
+		cs0_dm3_tx_de-skew = <0x7>;
+		cs0_dq4_tx_de-skew = <0x8>;
+		sr_idle = <0x0>;
+		cs0_dq18_rx_de-skew = <0x7>;
+		cs1_dq11_tx_de-skew = <0x7>;
+		cs1_dq31_rx_de-skew = <0x7>;
+		ddr3a5_ddr4a8_de-skew = <0x7>;
+		cs0_dq26_rx_de-skew = <0x7>;
+		cs1_dm1_rx_de-skew = <0x7>;
+		cs1_dq2_rx_de-skew = <0x7>;
+		ddr3odt0_ddr4a14_de-skew = <0x7>;
+		ddr3cs0_ddr4act_de-skew = <0x8>;
+		ddr3a15_ddr4odt0_de-skew = <0x7>;
+		lpddr4_ca_odt = <0x28>;
+		phy_lpddr4_odt_dis_freq = <0x320>;
+		cs0_dq0_rx_de-skew = <0x7>;
+		cs0_dq14_tx_de-skew = <0x8>;
+		cs1_dqs1n_tx_de-skew = <0x9>;
+		cs1_dq28_tx_de-skew = <0x7>;
+		cs0_dq9_rx_de-skew = <0x7>;
+		ddr3_drv = <0x28>;
+		cs0_dq22_tx_de-skew = <0x8>;
+		ddr3_odt = <0x78>;
+		ddr4_drv = <0x22>;
+		ddr4_odt = <0xf0>;
+		lpddr4_dq_odt = <0x28>;
+		cs0_dqs0p_tx_de-skew = <0x9>;
+		cs1_dq16_rx_de-skew = <0x7>;
+		cs0_dq30_tx_de-skew = <0x7>;
+		cs1_dq7_tx_de-skew = <0x8>;
+		cs0_dq10_rx_de-skew = <0x7>;
+		ddr3ckp_ddr4ckp_de-skew = <0x8>;
+		cs0_dqs0_rx_de-skew = <0x6>;
+		cs1_dq24_rx_de-skew = <0x7>;
+		cs0_dq5_tx_de-skew = <0x8>;
+		cs0_dq19_rx_de-skew = <0x7>;
+		cs1_dq12_tx_de-skew = <0x8>;
+		ddr3we_ddr4bg1_de-skew = <0x8>;
+		cs0_dq27_rx_de-skew = <0x7>;
+		auto_sr_dis_freq = <0x320>;
+		cs1_dm2_rx_de-skew = <0x7>;
+		cs1_dq3_rx_de-skew = <0x7>;
+		cs0_dqs3n_tx_de-skew = <0x9>;
+		cs1_dq20_tx_de-skew = <0x8>;
+		ddr3a7_ddr4a11_de-skew = <0x7>;
+		cs0_dm0_rx_de-skew = <0x7>;
+		cs0_dq1_rx_de-skew = <0x7>;
+		cs0_dq15_tx_de-skew = <0x7>;
+		cs1_dq29_tx_de-skew = <0x7>;
+		cs0_dq23_tx_de-skew = <0x8>;
+		ddr3ba1_ddr4a15_de-skew = <0x7>;
+		lpddr4_odt_dis_freq = <0x320>;
+		ddr3_odt_dis_freq = <0x64>;
+		ddr3a13_ddr4a2_de-skew = <0x8>;
+		cs1_dq17_rx_de-skew = <0x7>;
+		cs0_dq31_tx_de-skew = <0x7>;
+		ddr3a6_ddr4a7_de-skew = <0x9>;
+		cs1_dq8_tx_de-skew = <0x8>;
+		cs0_dq11_rx_de-skew = <0x7>;
+		ddr3cas_ddr4a12_de-skew = <0x7>;
+		phy_lpddr4_ca_drv = <0x14>;
+		cs0_dqs1_rx_de-skew = <0x7>;
+		cs1_dq25_rx_de-skew = <0x7>;
+		cs0_dq6_tx_de-skew = <0x8>;
+		cs1_dqs3p_tx_de-skew = <0x9>;
+		phy_ddr4_odt_dis_freq = <0x29a>;
+		cs1_dq13_tx_de-skew = <0x7>;
+		phy_dll_dis_freq = <0x190>;
+		ddr3cke_ddr4a16_de-skew = <0x8>;
+		phy_lpddr4_dq_drv = <0x6>;
+		cs0_dq28_rx_de-skew = <0x7>;
+		cs1_dm3_rx_de-skew = <0x7>;
+		ddr3a11_ddr4a3_de-skew = <0x9>;
+		cs1_dq4_rx_de-skew = <0x7>;
+		cs1_dq21_tx_de-skew = <0x8>;
+		cs0_dm1_rx_de-skew = <0x7>;
+		cs0_dq2_rx_de-skew = <0x7>;
+		cs0_dq16_tx_de-skew = <0x8>;
+		ddr3ckn_ddr4ckn_de-skew = <0x8>;
+		cs0_dq24_tx_de-skew = <0x8>;
+		cs1_dq0_tx_de-skew = <0x8>;
+		phy_lpddr3_odt_dis_freq = <0x29a>;
+		cs1_dqs2n_tx_de-skew = <0x9>;
+		cs1_dq18_rx_de-skew = <0x7>;
+		cs1_dq9_tx_de-skew = <0x7>;
+		cs0_dqs1p_tx_de-skew = <0x9>;
+		cs0_dq12_rx_de-skew = <0x7>;
+		cs0_dqs2_rx_de-skew = <0x6>;
+		cs1_dq26_rx_de-skew = <0x7>;
+		cs0_dq7_tx_de-skew = <0x8>;
+		cs0_dq20_rx_de-skew = <0x7>;
+		standby_idle = <0x0>;
+		cs1_dq14_tx_de-skew = <0x8>;
+		auto_pd_dis_freq = <0x42a>;
+		cs0_dq29_rx_de-skew = <0x7>;
+		cs1_dq5_rx_de-skew = <0x7>;
+		ddr3a3_ddr4a6_de-skew = <0x8>;
+		cs1_dq22_tx_de-skew = <0x8>;
+		pd_idle = <0x0>;
+		ddr3a14_ddr4a1_de-skew = <0x8>;
+		cs0_dm2_rx_de-skew = <0x7>;
+		cs0_dq3_rx_de-skew = <0x7>;
+		cs0_dq17_tx_de-skew = <0x8>;
+		cs0_dqs0n_tx_de-skew = <0x9>;
+		cs1_dq30_tx_de-skew = <0x7>;
+		ddr3ras_ddr4cke_de-skew = <0x7>;
+		cs1_dq10_rx_de-skew = <0x7>;
+		cs0_dq25_tx_de-skew = <0x7>;
+		cs1_dm0_tx_de-skew = <0x8>;
+		cs1_dq1_tx_de-skew = <0x8>;
+		ddr3a0_ddr4a10_de-skew = <0x7>;
+		cs1_dqs0_rx_de-skew = <0x6>;
+		ddr3cs1_ddr4cs1_de-skew = <0x7>;
+		cs1_dq19_rx_de-skew = <0x7>;
+		cs0_dq13_rx_de-skew = <0x7>;
+		phandle = <0xe4>;
+		lpddr3_odt_dis_freq = <0x29a>;
+		ddr3ba0_ddr4bg0_de-skew = <0x7>;
+		cs0_dqs3_rx_de-skew = <0x7>;
+		cs1_dq27_rx_de-skew = <0x7>;
+		cs0_dq8_tx_de-skew = <0x8>;
+		cs0_dq21_rx_de-skew = <0x7>;
+		phy_ddr4_ca_drv = <0x16>;
+		cs1_dq15_tx_de-skew = <0x7>;
+		phy_ddr4_ck_drv = <0x13>;
+		cs1_dqs0p_tx_de-skew = <0x9>;
+		ddr3a2_ddr4a4_de-skew = <0x8>;
+		cs1_dq6_rx_de-skew = <0x7>;
+		phy_ddr3_odt_dis_freq = <0x64>;
+		cs1_dq23_tx_de-skew = <0x8>;
+		ddr3a9_ddr4a0_de-skew = <0x8>;
+		cs0_dm3_rx_de-skew = <0x7>;
+		phy_ddr4_dq_drv = <0x16>;
+		cs0_dq4_rx_de-skew = <0x7>;
+		cs0_dq18_tx_de-skew = <0x8>;
+		srpd_lite_idle = <0x0>;
+		cs1_dq31_tx_de-skew = <0x7>;
+		ddr4_dll_dis_freq = <0x271>;
+		cs1_dq11_rx_de-skew = <0x7>;
+		cs0_dq26_tx_de-skew = <0x7>;
+		cs1_dm1_tx_de-skew = <0x7>;
+		cs1_dq2_tx_de-skew = <0x8>;
+		cs1_dqs1_rx_de-skew = <0x7>;
+		cs0_dq0_tx_de-skew = <0x8>;
+		cs0_dq14_rx_de-skew = <0x7>;
+		cs1_dqs3n_tx_de-skew = <0x9>;
+		ddr3a4_ddr4a5_de-skew = <0x9>;
+		cs1_dq28_rx_de-skew = <0x7>;
+		ddr3a1_ddr4a9_de-skew = <0x7>;
+		cs0_dq9_tx_de-skew = <0x7>;
+		linux,phandle = <0xe4>;
+		ddr3ba2_ddr4ba0_de-skew = <0x8>;
+		cs0_dqs2p_tx_de-skew = <0x9>;
+		cs0_dq22_rx_de-skew = <0x7>;
+		cs1_dq16_tx_de-skew = <0x8>;
+		cs0_dq10_tx_de-skew = <0x8>;
+		cs0_dq30_rx_de-skew = <0x7>;
+		cs1_dq7_rx_de-skew = <0x7>;
+		ddr3a8_ddr4a13_de-skew = <0x7>;
+	};
+};
