// Seed: 1368097518
module module_0 (
    id_1,
    module_0,
    id_2,
    id_3,
    id_4
);
  output wire id_5;
  input wire id_4;
  input wire id_3;
  input wire id_2;
  input wire id_1;
  always_latch @(posedge id_3 or 1 == 1 + 1) id_5 = 1'h0;
  assign id_5 = id_3;
  wor  id_6;
  wor  id_7 = 1;
  wire id_8;
  assign id_6 = (id_2 == id_2);
  assign id_5 = 1;
  wire id_9 = id_4;
endmodule
module module_1 (
    id_1,
    id_2
);
  output wire id_2;
  output wire id_1;
  wire id_4;
  module_0(
      id_4, id_4, id_4, id_4, id_4
  );
endmodule
