# //  ModelSim SE-64 2019.1 Jan  1 2019 Linux 3.10.0-1160.95.1.el7.x86_64
# //
# //  Copyright 1991-2019 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim SE-64 and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading project rom1rom2_tb
cd /home/labor/digilab1/digilab1_301/VHDL_kurs/V3/teil1
# reading /home/software/modelsim2019.1/modeltech/linux_x86_64/../modelsim.ini
# reading modelsim.ini
# Load canceled
cd /home/labor/digilab1/digilab1_301/VHDL_kurs/V3/teil1/src
# reading /home/software/modelsim2019.1/modeltech/linux_x86_64/../modelsim.ini
vsim work.simdemo_tb
# vsim work.simdemo_tb 
# Start time: 10:01:52 on Dec 14,2023
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.numeric_bit(body)
# Loading work.simdemo_tb(sim)#1
quit -sim
# End time: 10:13:54 on Dec 14,2023, Elapsed time: 0:12:02
# Errors: 0, Warnings: 0
cd /home/labor/digilab1/digilab1_301/VHDL_kurs/V3/teil3/src
vsim work.pcu_tb
# vsim work.pcu_tb 
# Start time: 10:14:23 on Dec 14,2023
# ** Note: (vsim-8009) Loading existing optimized design _opt1
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.pcu_tb(sim)#1
run 150ns
# ** Note: *** Beginn Stop Test ***
#    Time: 42 ns  Iteration: 0  Instance: /pcu_tb
# ** Note: Test: count 5, stop 1
#    Time: 42 ns  Iteration: 0  Instance: /pcu_tb
# ** Note: Test: count 6, stop 1, load 1
#    Time: 50 ns  Iteration: 0  Instance: /pcu_tb
# ** Note: Test: count 7, stop 1, jump 1
#    Time: 60 ns  Iteration: 0  Instance: /pcu_tb
# ** Note: Test: count 8, stop 1, load 1, jump 1
#    Time: 70 ns  Iteration: 0  Instance: /pcu_tb
# ** Error: PCU: load'n'jump
#    Time: 75 ns  Iteration: 0  Instance: /pcu_tb/testobjekt
# ** Note: *** Ende Stop Test ***
#    Time: 80 ns  Iteration: 0  Instance: /pcu_tb
# ** Note: *** Beginn Load/Jump Test ***
#    Time: 80 ns  Iteration: 0  Instance: /pcu_tb
# ** Note: Test: count 9, s0, l1, j0
#    Time: 80 ns  Iteration: 0  Instance: /pcu_tb
# ** Note: Test: count 10, s0, l0, j1
#    Time: 90 ns  Iteration: 0  Instance: /pcu_tb
# ** Note: Test: count 11-12, s0, l0, j1
#    Time: 100 ns  Iteration: 0  Instance: /pcu_tb
# ** Note: *** Ende Load/Jump Test ***
#    Time: 120 ns  Iteration: 0  Instance: /pcu_tb
# ** Failure: Simulation beendet
#    Time: 120 ns  Iteration: 0  Process: /pcu_tb/check File: /home/labor/digilab1/digilab1_301/VHDL_kurs/V3/teil3/src/pcu_tb.vhd
# Break in Process check at /home/labor/digilab1/digilab1_301/VHDL_kurs/V3/teil3/src/pcu_tb.vhd line 176
add wave  \
sim:/pcu_tb/clk_tb \
sim:/pcu_tb/rst_tb \
sim:/pcu_tb/load_tb \
sim:/pcu_tb/jump_tb \
sim:/pcu_tb/stop_tb \
sim:/pcu_tb/loadvalue_tb \
sim:/pcu_tb/pc_tb \
sim:/pcu_tb/count_tb
restart -f
# ** Note: (vsim-8009) Loading existing optimized design _opt1
run 150ns
# ** Note: *** Beginn Stop Test ***
#    Time: 42 ns  Iteration: 0  Instance: /pcu_tb
# ** Note: Test: count 5, stop 1
#    Time: 42 ns  Iteration: 0  Instance: /pcu_tb
# ** Note: Test: count 6, stop 1, load 1
#    Time: 50 ns  Iteration: 0  Instance: /pcu_tb
# ** Note: Test: count 7, stop 1, jump 1
#    Time: 60 ns  Iteration: 0  Instance: /pcu_tb
# ** Note: Test: count 8, stop 1, load 1, jump 1
#    Time: 70 ns  Iteration: 0  Instance: /pcu_tb
# ** Error: PCU: load'n'jump
#    Time: 75 ns  Iteration: 0  Instance: /pcu_tb/testobjekt
# ** Note: *** Ende Stop Test ***
#    Time: 80 ns  Iteration: 0  Instance: /pcu_tb
# ** Note: *** Beginn Load/Jump Test ***
#    Time: 80 ns  Iteration: 0  Instance: /pcu_tb
# ** Note: Test: count 9, s0, l1, j0
#    Time: 80 ns  Iteration: 0  Instance: /pcu_tb
# ** Note: Test: count 10, s0, l0, j1
#    Time: 90 ns  Iteration: 0  Instance: /pcu_tb
# ** Note: Test: count 11-12, s0, l0, j1
#    Time: 100 ns  Iteration: 0  Instance: /pcu_tb
# ** Note: *** Ende Load/Jump Test ***
#    Time: 120 ns  Iteration: 0  Instance: /pcu_tb
# ** Failure: Simulation beendet
#    Time: 120 ns  Iteration: 0  Process: /pcu_tb/check File: /home/labor/digilab1/digilab1_301/VHDL_kurs/V3/teil3/src/pcu_tb.vhd
# Break in Process check at /home/labor/digilab1/digilab1_301/VHDL_kurs/V3/teil3/src/pcu_tb.vhd line 176
# Causality operation skipped due to absence of debug database file
write format wave -window .main_pane.wave.interior.cs.body.pw.wf /home/labor/digilab1/digilab1_301/VHDL_kurs/V3/teil3/src/wave.do
quit -sim
# End time: 10:31:59 on Dec 14,2023, Elapsed time: 0:17:36
# Errors: 2, Warnings: 1
cd /home/labor/digilab1/digilab1_301/VHDL_kurs/V3/teil1/src
vsim work.simdemo_tb
# vsim work.simdemo_tb 
# Start time: 10:33:22 on Dec 14,2023
# ** Note: (vsim-8009) Loading existing optimized design _opt
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.numeric_bit(body)
# Loading work.simdemo_tb(sim)#1
add wave  \
sim:/simdemo_tb/clk_tb
add list  \
sim:/simdemo_tb/clk_tb
add list  \
sim:/simdemo_tb/rst_tb
add list  \
sim:/simdemo_tb/testobjekt/reg1
add list  \
sim:/simdemo_tb/testobjekt/reg2
add list  \
sim:/simdemo_tb/testobjekt/nreg1
add list  \
sim:/simdemo_tb/out1_tb
add list  \
sim:/simdemo_tb/out2_tb
run 250ns
write format list -window .main_pane.list.interior.cs.body /home/labor/digilab1/digilab1_301/VHDL_kurs/V3/teil1/src/list.do
quit -sim
# End time: 10:48:50 on Dec 14,2023, Elapsed time: 0:15:28
# Errors: 0, Warnings: 0
cd /home/labor/digilab1/digilab1_301/VHDL_kurs/V3/teil3/src
# Loading project pcu
vsim work.pcu_tb
# vsim work.pcu_tb 
# Start time: 10:49:33 on Dec 14,2023
# ** Note: (vsim-8009) Loading existing optimized design _opt1
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.pcu_tb(sim)#1
do /home/labor/digilab1/digilab1_301/VHDL_kurs/V3/teil3/src/wave.do
run 500 ns
# ** Note: *** Beginn Stop Test ***
#    Time: 42 ns  Iteration: 0  Instance: /pcu_tb
# ** Note: Test: count 5, stop 1
#    Time: 42 ns  Iteration: 0  Instance: /pcu_tb
# ** Note: Test: count 6, stop 1, load 1
#    Time: 50 ns  Iteration: 0  Instance: /pcu_tb
# ** Note: Test: count 7, stop 1, jump 1
#    Time: 60 ns  Iteration: 0  Instance: /pcu_tb
# ** Note: Test: count 8, stop 1, load 1, jump 1
#    Time: 70 ns  Iteration: 0  Instance: /pcu_tb
# ** Error: PCU: load'n'jump
#    Time: 75 ns  Iteration: 0  Instance: /pcu_tb/testobjekt
# ** Note: *** Ende Stop Test ***
#    Time: 80 ns  Iteration: 0  Instance: /pcu_tb
# ** Note: *** Beginn Load/Jump Test ***
#    Time: 80 ns  Iteration: 0  Instance: /pcu_tb
# ** Note: Test: count 9, s0, l1, j0
#    Time: 80 ns  Iteration: 0  Instance: /pcu_tb
# ** Note: Test: count 10, s0, l0, j1
#    Time: 90 ns  Iteration: 0  Instance: /pcu_tb
# ** Note: Test: count 11-12, s0, l0, j1
#    Time: 100 ns  Iteration: 0  Instance: /pcu_tb
# ** Note: *** Ende Load/Jump Test ***
#    Time: 120 ns  Iteration: 0  Instance: /pcu_tb
# ** Failure: Simulation beendet
#    Time: 120 ns  Iteration: 0  Process: /pcu_tb/check File: /home/labor/digilab1/digilab1_301/VHDL_kurs/V3/teil3/src/pcu_tb.vhd
# Break in Process check at /home/labor/digilab1/digilab1_301/VHDL_kurs/V3/teil3/src/pcu_tb.vhd line 176
quit -sim
# End time: 10:51:08 on Dec 14,2023, Elapsed time: 0:01:35
# Errors: 3, Warnings: 0
vsim work.pcu_tb
# vsim work.pcu_tb 
# Start time: 10:51:13 on Dec 14,2023
# ** Note: (vsim-8009) Loading existing optimized design _opt1
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.pcu_tb(sim)#1
do /home/labor/digilab1/digilab1_301/VHDL_kurs/V3/teil3/src/wave.do
# ** Note: *** Beginn Stop Test ***
#    Time: 42 ns  Iteration: 0  Instance: /pcu_tb
# ** Note: Test: count 5, stop 1
#    Time: 42 ns  Iteration: 0  Instance: /pcu_tb
# ** Note: Test: count 6, stop 1, load 1
#    Time: 50 ns  Iteration: 0  Instance: /pcu_tb
# ** Note: Test: count 7, stop 1, jump 1
#    Time: 60 ns  Iteration: 0  Instance: /pcu_tb
# ** Note: Test: count 8, stop 1, load 1, jump 1
#    Time: 70 ns  Iteration: 0  Instance: /pcu_tb
# ** Error: PCU: load'n'jump
#    Time: 75 ns  Iteration: 0  Instance: /pcu_tb/testobjekt
# ** Note: *** Ende Stop Test ***
#    Time: 80 ns  Iteration: 0  Instance: /pcu_tb
# ** Note: *** Beginn Load/Jump Test ***
#    Time: 80 ns  Iteration: 0  Instance: /pcu_tb
# ** Note: Test: count 9, s0, l1, j0
#    Time: 80 ns  Iteration: 0  Instance: /pcu_tb
# ** Note: Test: count 10, s0, l0, j1
#    Time: 90 ns  Iteration: 0  Instance: /pcu_tb
# ** Note: Test: count 11-12, s0, l0, j1
#    Time: 100 ns  Iteration: 0  Instance: /pcu_tb
# ** Note: *** Ende Load/Jump Test ***
#    Time: 120 ns  Iteration: 0  Instance: /pcu_tb
# ** Failure: Simulation beendet
#    Time: 120 ns  Iteration: 0  Process: /pcu_tb/check File: /home/labor/digilab1/digilab1_301/VHDL_kurs/V3/teil3/src/pcu_tb.vhd
# Break in Process check at /home/labor/digilab1/digilab1_301/VHDL_kurs/V3/teil3/src/pcu_tb.vhd line 176
quit -sim
# End time: 10:52:09 on Dec 14,2023, Elapsed time: 0:00:56
# Errors: 2, Warnings: 0
cd /home/labor/digilab1/digilab1_301/VHDL_kurs/V3/teil1/src
# reading /home/software/modelsim2019.1/modeltech/linux_x86_64/../modelsim.ini
# Loading project simdemo
vsim work.simdemo_tb
# vsim work.simdemo_tb 
# Start time: 10:52:37 on Dec 14,2023
# ** Note: (vsim-8009) Loading existing optimized design _opt
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.numeric_bit(body)
# Loading work.simdemo_tb(sim)#1
do /home/labor/digilab1/digilab1_301/VHDL_kurs/V3/teil1/src/list.do
run 1000 ns
# ** Failure: Simulation beendet
#    Time: 700 ns  Iteration: 0  Process: /simdemo_tb/check File: /home/labor/digilab1/digilab1_301/VHDL_kurs/V3/teil1/src/simdemo_tb.vhd
# Break in Process check at /home/labor/digilab1/digilab1_301/VHDL_kurs/V3/teil1/src/simdemo_tb.vhd line 88
quit -sim
# End time: 10:53:31 on Dec 14,2023, Elapsed time: 0:00:54
# Errors: 1, Warnings: 0
vsim work.simdemo_tb
# vsim work.simdemo_tb 
# Start time: 10:54:13 on Dec 14,2023
# ** Note: (vsim-8009) Loading existing optimized design _opt
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.numeric_bit(body)
# Loading work.simdemo_tb(sim)#1
do /home/labor/digilab1/digilab1_301/VHDL_kurs/V3/teil1/src/list.do
run 250 ns
quit -sim
# End time: 11:06:40 on Dec 14,2023, Elapsed time: 0:12:27
# Errors: 5, Warnings: 0
cd /home/labor/digilab1/digilab1_301/VHDL_kurs/V3/teil2
cd /home/labor/digilab1/digilab1_301/VHDL_kurs/V3/teil2/src
# reading /home/software/modelsim2019.1/modeltech/linux_x86_64/../modelsim.ini
# Loading project rom1rom2_tb
vsim work.rom1rom3_tb
# vsim work.rom1rom3_tb 
# Start time: 11:08:52 on Dec 14,2023
# ** Note: (vsim-8009) Loading existing optimized design _opt1
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.rom1rom3_tb(sim)#1
add wave  \
sim:/rom1rom3_tb/clk_tb \
sim:/rom1rom3_tb/address_tb \
sim:/rom1rom3_tb/data_1_tb \
sim:/rom1rom3_tb/data_3_tb
run 1000 ns
# ** Failure: Simulation beendet
#    Time: 900 ns  Iteration: 0  Process: /rom1rom3_tb/check File: /home/labor/digilab1/digilab1_301/VHDL_kurs/V3/teil2/src/rom1rom3_tb.vhd
# Break in Process check at /home/labor/digilab1/digilab1_301/VHDL_kurs/V3/teil2/src/rom1rom3_tb.vhd line 80
quit -sim
# End time: 11:24:21 on Dec 14,2023, Elapsed time: 0:15:29
# Errors: 2, Warnings: 0
cd /home/labor/digilab1/digilab1_301/VHDL_kurs/V3/teil3/src
# reading /home/software/modelsim2019.1/modeltech/linux_x86_64/../modelsim.ini
# Loading project pcu
# Compile of pcu.vhd was successful.
# Compile of pcu_tb.vhd was successful.
# 2 compiles, 0 failed with no errors.
vsim work.pcu_tb
# vsim work.pcu_tb 
# Start time: 11:25:09 on Dec 14,2023
# ** Note: (vsim-8009) Loading existing optimized design _opt1
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.pcu_tb(sim)#1
do /home/labor/digilab1/digilab1_301/VHDL_kurs/V3/teil3/src/wave.do
# ** Note: *** Beginn Stop Test ***
#    Time: 42 ns  Iteration: 0  Instance: /pcu_tb
# ** Note: Test: count 5, stop 1
#    Time: 42 ns  Iteration: 0  Instance: /pcu_tb
# ** Note: Test: count 6, stop 1, load 1
#    Time: 50 ns  Iteration: 0  Instance: /pcu_tb
# ** Note: Test: count 7, stop 1, jump 1
#    Time: 60 ns  Iteration: 0  Instance: /pcu_tb
# ** Note: Test: count 8, stop 1, load 1, jump 1
#    Time: 70 ns  Iteration: 0  Instance: /pcu_tb
# ** Error: PCU: load'n'jump
#    Time: 75 ns  Iteration: 0  Instance: /pcu_tb/testobjekt
# ** Note: *** Ende Stop Test ***
#    Time: 80 ns  Iteration: 0  Instance: /pcu_tb
# ** Note: *** Beginn Load/Jump Test ***
#    Time: 80 ns  Iteration: 0  Instance: /pcu_tb
# ** Note: Test: count 9, s0, l1, j0
#    Time: 80 ns  Iteration: 0  Instance: /pcu_tb
# ** Note: Test: count 10, s0, l0, j1
#    Time: 90 ns  Iteration: 0  Instance: /pcu_tb
# ** Note: Test: count 11-12, s0, l0, j1
#    Time: 100 ns  Iteration: 0  Instance: /pcu_tb
# ** Note: *** Ende Load/Jump Test ***
#    Time: 120 ns  Iteration: 0  Instance: /pcu_tb
# ** Failure: Simulation beendet
#    Time: 120 ns  Iteration: 0  Process: /pcu_tb/check File: /home/labor/digilab1/digilab1_301/VHDL_kurs/V3/teil3/src/pcu_tb.vhd
# Break in Process check at /home/labor/digilab1/digilab1_301/VHDL_kurs/V3/teil3/src/pcu_tb.vhd line 176
quit -sim
# End time: 11:37:18 on Dec 14,2023, Elapsed time: 0:12:09
# Errors: 16, Warnings: 0
cd /home/labor/digilab1/digilab1_301/VHDL_kurs/V2/teil3/src
# reading /home/software/modelsim2019.1/modeltech/linux_x86_64/../modelsim.ini
# Loading project fcalc
