Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Tue Apr  4 11:11:04 2023
| Host         : Rojin running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file wrapper_timing_summary_routed.rpt -pb wrapper_timing_summary_routed.pb -rpx wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : wrapper
| Device       : 7z007s-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                     Violations  
---------  ----------------  ------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell     1           
TIMING-18  Warning           Missing input or output delay   19          
TIMING-20  Warning           Non-clocked latch               2           
LATCH-1    Advisory          Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (35)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (3)
5. checking no_input_delay (12)
6. checking no_output_delay (11)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (35)
-------------------------
 There are 2 register/latch pins with no clock driven by root clock pin: en[2] (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: input_reg/op1_reg[0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: input_reg/op1_reg[1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: input_reg/op1_reg[2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: input_reg/op1_reg[3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: input_reg/op1_reg[4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: input_reg/op1_reg[5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: input_reg/op1_reg[6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: input_reg/op1_reg[7]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: input_reg/op2_reg[0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: input_reg/op2_reg[1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: input_reg/op2_reg[2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: input_reg/op2_reg[3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: input_reg/op2_reg[4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: input_reg/op2_reg[5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: input_reg/op2_reg[6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: input_reg/op2_reg[7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: newClk/clk_div_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (3)
------------------------------------------------
 There are 3 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (12)
-------------------------------
 There are 12 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (11)
--------------------------------
 There are 11 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.266        0.000                      0                   17        0.264        0.000                      0                   17        3.500        0.000                       0                    34  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 4.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.266        0.000                      0                   17        0.264        0.000                      0                   17        3.500        0.000                       0                    34  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.266ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.264ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.266ns  (required time - arrival time)
  Source:                 newClk/count_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            newClk/count_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.736ns  (logic 2.046ns (43.203%)  route 2.690ns (56.797%))
  Logic Levels:           8  (CARRY4=4 LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.921ns = ( 14.921 - 10.000 ) 
    Source Clock Delay      (SCD):    5.374ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.740     5.374    newClk/clk
    SLICE_X43Y53         FDCE                                         r  newClk/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y53         FDCE (Prop_fdce_C_Q)         0.456     5.830 r  newClk/count_reg[3]/Q
                         net (fo=2, routed)           0.691     6.521    newClk/count_reg[3]
    SLICE_X42Y53         LUT4 (Prop_lut4_I0_O)        0.124     6.645 f  newClk/clk_div_i_5/O
                         net (fo=1, routed)           0.802     7.447    newClk/clk_div_i_5_n_0
    SLICE_X42Y55         LUT5 (Prop_lut5_I4_O)        0.124     7.571 r  newClk/clk_div_i_4/O
                         net (fo=1, routed)           0.162     7.733    newClk/clk_div_i_4_n_0
    SLICE_X42Y55         LUT6 (Prop_lut6_I5_O)        0.124     7.857 f  newClk/clk_div_i_2/O
                         net (fo=18, routed)          1.035     8.892    newClk/tc__14
    SLICE_X43Y53         LUT2 (Prop_lut2_I1_O)        0.124     9.016 r  newClk/count[0]_i_6/O
                         net (fo=1, routed)           0.000     9.016    newClk/count[0]_i_6_n_0
    SLICE_X43Y53         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.548 r  newClk/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.548    newClk/count_reg[0]_i_1_n_0
    SLICE_X43Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.662 r  newClk/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.662    newClk/count_reg[4]_i_1_n_0
    SLICE_X43Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.776 r  newClk/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.776    newClk/count_reg[8]_i_1_n_0
    SLICE_X43Y56         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.110 r  newClk/count_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.110    newClk/count_reg[12]_i_1_n_6
    SLICE_X43Y56         FDCE                                         r  newClk/count_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    13.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.563    14.921    newClk/clk
    SLICE_X43Y56         FDCE                                         r  newClk/count_reg[13]/C
                         clock pessimism              0.429    15.349    
                         clock uncertainty           -0.035    15.314    
    SLICE_X43Y56         FDCE (Setup_fdce_C_D)        0.062    15.376    newClk/count_reg[13]
  -------------------------------------------------------------------
                         required time                         15.376    
                         arrival time                         -10.110    
  -------------------------------------------------------------------
                         slack                                  5.266    

Slack (MET) :             5.287ns  (required time - arrival time)
  Source:                 newClk/count_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            newClk/count_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.715ns  (logic 2.025ns (42.950%)  route 2.690ns (57.050%))
  Logic Levels:           8  (CARRY4=4 LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.921ns = ( 14.921 - 10.000 ) 
    Source Clock Delay      (SCD):    5.374ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.740     5.374    newClk/clk
    SLICE_X43Y53         FDCE                                         r  newClk/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y53         FDCE (Prop_fdce_C_Q)         0.456     5.830 r  newClk/count_reg[3]/Q
                         net (fo=2, routed)           0.691     6.521    newClk/count_reg[3]
    SLICE_X42Y53         LUT4 (Prop_lut4_I0_O)        0.124     6.645 f  newClk/clk_div_i_5/O
                         net (fo=1, routed)           0.802     7.447    newClk/clk_div_i_5_n_0
    SLICE_X42Y55         LUT5 (Prop_lut5_I4_O)        0.124     7.571 r  newClk/clk_div_i_4/O
                         net (fo=1, routed)           0.162     7.733    newClk/clk_div_i_4_n_0
    SLICE_X42Y55         LUT6 (Prop_lut6_I5_O)        0.124     7.857 f  newClk/clk_div_i_2/O
                         net (fo=18, routed)          1.035     8.892    newClk/tc__14
    SLICE_X43Y53         LUT2 (Prop_lut2_I1_O)        0.124     9.016 r  newClk/count[0]_i_6/O
                         net (fo=1, routed)           0.000     9.016    newClk/count[0]_i_6_n_0
    SLICE_X43Y53         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.548 r  newClk/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.548    newClk/count_reg[0]_i_1_n_0
    SLICE_X43Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.662 r  newClk/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.662    newClk/count_reg[4]_i_1_n_0
    SLICE_X43Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.776 r  newClk/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.776    newClk/count_reg[8]_i_1_n_0
    SLICE_X43Y56         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.089 r  newClk/count_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000    10.089    newClk/count_reg[12]_i_1_n_4
    SLICE_X43Y56         FDCE                                         r  newClk/count_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    13.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.563    14.921    newClk/clk
    SLICE_X43Y56         FDCE                                         r  newClk/count_reg[15]/C
                         clock pessimism              0.429    15.349    
                         clock uncertainty           -0.035    15.314    
    SLICE_X43Y56         FDCE (Setup_fdce_C_D)        0.062    15.376    newClk/count_reg[15]
  -------------------------------------------------------------------
                         required time                         15.376    
                         arrival time                         -10.089    
  -------------------------------------------------------------------
                         slack                                  5.287    

Slack (MET) :             5.361ns  (required time - arrival time)
  Source:                 newClk/count_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            newClk/count_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.641ns  (logic 1.951ns (42.040%)  route 2.690ns (57.960%))
  Logic Levels:           8  (CARRY4=4 LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.921ns = ( 14.921 - 10.000 ) 
    Source Clock Delay      (SCD):    5.374ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.740     5.374    newClk/clk
    SLICE_X43Y53         FDCE                                         r  newClk/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y53         FDCE (Prop_fdce_C_Q)         0.456     5.830 r  newClk/count_reg[3]/Q
                         net (fo=2, routed)           0.691     6.521    newClk/count_reg[3]
    SLICE_X42Y53         LUT4 (Prop_lut4_I0_O)        0.124     6.645 f  newClk/clk_div_i_5/O
                         net (fo=1, routed)           0.802     7.447    newClk/clk_div_i_5_n_0
    SLICE_X42Y55         LUT5 (Prop_lut5_I4_O)        0.124     7.571 r  newClk/clk_div_i_4/O
                         net (fo=1, routed)           0.162     7.733    newClk/clk_div_i_4_n_0
    SLICE_X42Y55         LUT6 (Prop_lut6_I5_O)        0.124     7.857 f  newClk/clk_div_i_2/O
                         net (fo=18, routed)          1.035     8.892    newClk/tc__14
    SLICE_X43Y53         LUT2 (Prop_lut2_I1_O)        0.124     9.016 r  newClk/count[0]_i_6/O
                         net (fo=1, routed)           0.000     9.016    newClk/count[0]_i_6_n_0
    SLICE_X43Y53         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.548 r  newClk/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.548    newClk/count_reg[0]_i_1_n_0
    SLICE_X43Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.662 r  newClk/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.662    newClk/count_reg[4]_i_1_n_0
    SLICE_X43Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.776 r  newClk/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.776    newClk/count_reg[8]_i_1_n_0
    SLICE_X43Y56         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.015 r  newClk/count_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000    10.015    newClk/count_reg[12]_i_1_n_5
    SLICE_X43Y56         FDCE                                         r  newClk/count_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    13.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.563    14.921    newClk/clk
    SLICE_X43Y56         FDCE                                         r  newClk/count_reg[14]/C
                         clock pessimism              0.429    15.349    
                         clock uncertainty           -0.035    15.314    
    SLICE_X43Y56         FDCE (Setup_fdce_C_D)        0.062    15.376    newClk/count_reg[14]
  -------------------------------------------------------------------
                         required time                         15.376    
                         arrival time                         -10.015    
  -------------------------------------------------------------------
                         slack                                  5.361    

Slack (MET) :             5.377ns  (required time - arrival time)
  Source:                 newClk/count_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            newClk/count_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.625ns  (logic 1.935ns (41.840%)  route 2.690ns (58.160%))
  Logic Levels:           8  (CARRY4=4 LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.921ns = ( 14.921 - 10.000 ) 
    Source Clock Delay      (SCD):    5.374ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.740     5.374    newClk/clk
    SLICE_X43Y53         FDCE                                         r  newClk/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y53         FDCE (Prop_fdce_C_Q)         0.456     5.830 r  newClk/count_reg[3]/Q
                         net (fo=2, routed)           0.691     6.521    newClk/count_reg[3]
    SLICE_X42Y53         LUT4 (Prop_lut4_I0_O)        0.124     6.645 f  newClk/clk_div_i_5/O
                         net (fo=1, routed)           0.802     7.447    newClk/clk_div_i_5_n_0
    SLICE_X42Y55         LUT5 (Prop_lut5_I4_O)        0.124     7.571 r  newClk/clk_div_i_4/O
                         net (fo=1, routed)           0.162     7.733    newClk/clk_div_i_4_n_0
    SLICE_X42Y55         LUT6 (Prop_lut6_I5_O)        0.124     7.857 f  newClk/clk_div_i_2/O
                         net (fo=18, routed)          1.035     8.892    newClk/tc__14
    SLICE_X43Y53         LUT2 (Prop_lut2_I1_O)        0.124     9.016 r  newClk/count[0]_i_6/O
                         net (fo=1, routed)           0.000     9.016    newClk/count[0]_i_6_n_0
    SLICE_X43Y53         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.548 r  newClk/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.548    newClk/count_reg[0]_i_1_n_0
    SLICE_X43Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.662 r  newClk/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.662    newClk/count_reg[4]_i_1_n_0
    SLICE_X43Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.776 r  newClk/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.776    newClk/count_reg[8]_i_1_n_0
    SLICE_X43Y56         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     9.999 r  newClk/count_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     9.999    newClk/count_reg[12]_i_1_n_7
    SLICE_X43Y56         FDCE                                         r  newClk/count_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    13.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.563    14.921    newClk/clk
    SLICE_X43Y56         FDCE                                         r  newClk/count_reg[12]/C
                         clock pessimism              0.429    15.349    
                         clock uncertainty           -0.035    15.314    
    SLICE_X43Y56         FDCE (Setup_fdce_C_D)        0.062    15.376    newClk/count_reg[12]
  -------------------------------------------------------------------
                         required time                         15.376    
                         arrival time                          -9.999    
  -------------------------------------------------------------------
                         slack                                  5.377    

Slack (MET) :             5.380ns  (required time - arrival time)
  Source:                 newClk/count_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            newClk/count_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.622ns  (logic 1.932ns (41.802%)  route 2.690ns (58.198%))
  Logic Levels:           7  (CARRY4=3 LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.921ns = ( 14.921 - 10.000 ) 
    Source Clock Delay      (SCD):    5.374ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.740     5.374    newClk/clk
    SLICE_X43Y53         FDCE                                         r  newClk/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y53         FDCE (Prop_fdce_C_Q)         0.456     5.830 r  newClk/count_reg[3]/Q
                         net (fo=2, routed)           0.691     6.521    newClk/count_reg[3]
    SLICE_X42Y53         LUT4 (Prop_lut4_I0_O)        0.124     6.645 f  newClk/clk_div_i_5/O
                         net (fo=1, routed)           0.802     7.447    newClk/clk_div_i_5_n_0
    SLICE_X42Y55         LUT5 (Prop_lut5_I4_O)        0.124     7.571 r  newClk/clk_div_i_4/O
                         net (fo=1, routed)           0.162     7.733    newClk/clk_div_i_4_n_0
    SLICE_X42Y55         LUT6 (Prop_lut6_I5_O)        0.124     7.857 f  newClk/clk_div_i_2/O
                         net (fo=18, routed)          1.035     8.892    newClk/tc__14
    SLICE_X43Y53         LUT2 (Prop_lut2_I1_O)        0.124     9.016 r  newClk/count[0]_i_6/O
                         net (fo=1, routed)           0.000     9.016    newClk/count[0]_i_6_n_0
    SLICE_X43Y53         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.548 r  newClk/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.548    newClk/count_reg[0]_i_1_n_0
    SLICE_X43Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.662 r  newClk/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.662    newClk/count_reg[4]_i_1_n_0
    SLICE_X43Y55         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.996 r  newClk/count_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     9.996    newClk/count_reg[8]_i_1_n_6
    SLICE_X43Y55         FDCE                                         r  newClk/count_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    13.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.563    14.921    newClk/clk
    SLICE_X43Y55         FDCE                                         r  newClk/count_reg[9]/C
                         clock pessimism              0.429    15.349    
                         clock uncertainty           -0.035    15.314    
    SLICE_X43Y55         FDCE (Setup_fdce_C_D)        0.062    15.376    newClk/count_reg[9]
  -------------------------------------------------------------------
                         required time                         15.376    
                         arrival time                          -9.996    
  -------------------------------------------------------------------
                         slack                                  5.380    

Slack (MET) :             5.401ns  (required time - arrival time)
  Source:                 newClk/count_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            newClk/count_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.601ns  (logic 1.911ns (41.536%)  route 2.690ns (58.464%))
  Logic Levels:           7  (CARRY4=3 LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.921ns = ( 14.921 - 10.000 ) 
    Source Clock Delay      (SCD):    5.374ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.740     5.374    newClk/clk
    SLICE_X43Y53         FDCE                                         r  newClk/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y53         FDCE (Prop_fdce_C_Q)         0.456     5.830 r  newClk/count_reg[3]/Q
                         net (fo=2, routed)           0.691     6.521    newClk/count_reg[3]
    SLICE_X42Y53         LUT4 (Prop_lut4_I0_O)        0.124     6.645 f  newClk/clk_div_i_5/O
                         net (fo=1, routed)           0.802     7.447    newClk/clk_div_i_5_n_0
    SLICE_X42Y55         LUT5 (Prop_lut5_I4_O)        0.124     7.571 r  newClk/clk_div_i_4/O
                         net (fo=1, routed)           0.162     7.733    newClk/clk_div_i_4_n_0
    SLICE_X42Y55         LUT6 (Prop_lut6_I5_O)        0.124     7.857 f  newClk/clk_div_i_2/O
                         net (fo=18, routed)          1.035     8.892    newClk/tc__14
    SLICE_X43Y53         LUT2 (Prop_lut2_I1_O)        0.124     9.016 r  newClk/count[0]_i_6/O
                         net (fo=1, routed)           0.000     9.016    newClk/count[0]_i_6_n_0
    SLICE_X43Y53         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.548 r  newClk/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.548    newClk/count_reg[0]_i_1_n_0
    SLICE_X43Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.662 r  newClk/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.662    newClk/count_reg[4]_i_1_n_0
    SLICE_X43Y55         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.975 r  newClk/count_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     9.975    newClk/count_reg[8]_i_1_n_4
    SLICE_X43Y55         FDCE                                         r  newClk/count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    13.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.563    14.921    newClk/clk
    SLICE_X43Y55         FDCE                                         r  newClk/count_reg[11]/C
                         clock pessimism              0.429    15.349    
                         clock uncertainty           -0.035    15.314    
    SLICE_X43Y55         FDCE (Setup_fdce_C_D)        0.062    15.376    newClk/count_reg[11]
  -------------------------------------------------------------------
                         required time                         15.376    
                         arrival time                          -9.975    
  -------------------------------------------------------------------
                         slack                                  5.401    

Slack (MET) :             5.475ns  (required time - arrival time)
  Source:                 newClk/count_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            newClk/count_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.527ns  (logic 1.837ns (40.581%)  route 2.690ns (59.419%))
  Logic Levels:           7  (CARRY4=3 LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.921ns = ( 14.921 - 10.000 ) 
    Source Clock Delay      (SCD):    5.374ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.740     5.374    newClk/clk
    SLICE_X43Y53         FDCE                                         r  newClk/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y53         FDCE (Prop_fdce_C_Q)         0.456     5.830 r  newClk/count_reg[3]/Q
                         net (fo=2, routed)           0.691     6.521    newClk/count_reg[3]
    SLICE_X42Y53         LUT4 (Prop_lut4_I0_O)        0.124     6.645 f  newClk/clk_div_i_5/O
                         net (fo=1, routed)           0.802     7.447    newClk/clk_div_i_5_n_0
    SLICE_X42Y55         LUT5 (Prop_lut5_I4_O)        0.124     7.571 r  newClk/clk_div_i_4/O
                         net (fo=1, routed)           0.162     7.733    newClk/clk_div_i_4_n_0
    SLICE_X42Y55         LUT6 (Prop_lut6_I5_O)        0.124     7.857 f  newClk/clk_div_i_2/O
                         net (fo=18, routed)          1.035     8.892    newClk/tc__14
    SLICE_X43Y53         LUT2 (Prop_lut2_I1_O)        0.124     9.016 r  newClk/count[0]_i_6/O
                         net (fo=1, routed)           0.000     9.016    newClk/count[0]_i_6_n_0
    SLICE_X43Y53         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.548 r  newClk/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.548    newClk/count_reg[0]_i_1_n_0
    SLICE_X43Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.662 r  newClk/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.662    newClk/count_reg[4]_i_1_n_0
    SLICE_X43Y55         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.901 r  newClk/count_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     9.901    newClk/count_reg[8]_i_1_n_5
    SLICE_X43Y55         FDCE                                         r  newClk/count_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    13.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.563    14.921    newClk/clk
    SLICE_X43Y55         FDCE                                         r  newClk/count_reg[10]/C
                         clock pessimism              0.429    15.349    
                         clock uncertainty           -0.035    15.314    
    SLICE_X43Y55         FDCE (Setup_fdce_C_D)        0.062    15.376    newClk/count_reg[10]
  -------------------------------------------------------------------
                         required time                         15.376    
                         arrival time                          -9.901    
  -------------------------------------------------------------------
                         slack                                  5.475    

Slack (MET) :             5.491ns  (required time - arrival time)
  Source:                 newClk/count_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            newClk/count_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.511ns  (logic 1.821ns (40.370%)  route 2.690ns (59.630%))
  Logic Levels:           7  (CARRY4=3 LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.921ns = ( 14.921 - 10.000 ) 
    Source Clock Delay      (SCD):    5.374ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.740     5.374    newClk/clk
    SLICE_X43Y53         FDCE                                         r  newClk/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y53         FDCE (Prop_fdce_C_Q)         0.456     5.830 r  newClk/count_reg[3]/Q
                         net (fo=2, routed)           0.691     6.521    newClk/count_reg[3]
    SLICE_X42Y53         LUT4 (Prop_lut4_I0_O)        0.124     6.645 f  newClk/clk_div_i_5/O
                         net (fo=1, routed)           0.802     7.447    newClk/clk_div_i_5_n_0
    SLICE_X42Y55         LUT5 (Prop_lut5_I4_O)        0.124     7.571 r  newClk/clk_div_i_4/O
                         net (fo=1, routed)           0.162     7.733    newClk/clk_div_i_4_n_0
    SLICE_X42Y55         LUT6 (Prop_lut6_I5_O)        0.124     7.857 f  newClk/clk_div_i_2/O
                         net (fo=18, routed)          1.035     8.892    newClk/tc__14
    SLICE_X43Y53         LUT2 (Prop_lut2_I1_O)        0.124     9.016 r  newClk/count[0]_i_6/O
                         net (fo=1, routed)           0.000     9.016    newClk/count[0]_i_6_n_0
    SLICE_X43Y53         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.548 r  newClk/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.548    newClk/count_reg[0]_i_1_n_0
    SLICE_X43Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.662 r  newClk/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.662    newClk/count_reg[4]_i_1_n_0
    SLICE_X43Y55         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     9.885 r  newClk/count_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     9.885    newClk/count_reg[8]_i_1_n_7
    SLICE_X43Y55         FDCE                                         r  newClk/count_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    13.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.563    14.921    newClk/clk
    SLICE_X43Y55         FDCE                                         r  newClk/count_reg[8]/C
                         clock pessimism              0.429    15.349    
                         clock uncertainty           -0.035    15.314    
    SLICE_X43Y55         FDCE (Setup_fdce_C_D)        0.062    15.376    newClk/count_reg[8]
  -------------------------------------------------------------------
                         required time                         15.376    
                         arrival time                          -9.885    
  -------------------------------------------------------------------
                         slack                                  5.491    

Slack (MET) :             5.494ns  (required time - arrival time)
  Source:                 newClk/count_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            newClk/count_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.508ns  (logic 1.818ns (40.330%)  route 2.690ns (59.670%))
  Logic Levels:           6  (CARRY4=2 LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.921ns = ( 14.921 - 10.000 ) 
    Source Clock Delay      (SCD):    5.374ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.740     5.374    newClk/clk
    SLICE_X43Y53         FDCE                                         r  newClk/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y53         FDCE (Prop_fdce_C_Q)         0.456     5.830 r  newClk/count_reg[3]/Q
                         net (fo=2, routed)           0.691     6.521    newClk/count_reg[3]
    SLICE_X42Y53         LUT4 (Prop_lut4_I0_O)        0.124     6.645 f  newClk/clk_div_i_5/O
                         net (fo=1, routed)           0.802     7.447    newClk/clk_div_i_5_n_0
    SLICE_X42Y55         LUT5 (Prop_lut5_I4_O)        0.124     7.571 r  newClk/clk_div_i_4/O
                         net (fo=1, routed)           0.162     7.733    newClk/clk_div_i_4_n_0
    SLICE_X42Y55         LUT6 (Prop_lut6_I5_O)        0.124     7.857 f  newClk/clk_div_i_2/O
                         net (fo=18, routed)          1.035     8.892    newClk/tc__14
    SLICE_X43Y53         LUT2 (Prop_lut2_I1_O)        0.124     9.016 r  newClk/count[0]_i_6/O
                         net (fo=1, routed)           0.000     9.016    newClk/count[0]_i_6_n_0
    SLICE_X43Y53         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.548 r  newClk/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.548    newClk/count_reg[0]_i_1_n_0
    SLICE_X43Y54         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.882 r  newClk/count_reg[4]_i_1/O[1]
                         net (fo=1, routed)           0.000     9.882    newClk/count_reg[4]_i_1_n_6
    SLICE_X43Y54         FDCE                                         r  newClk/count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    13.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.563    14.921    newClk/clk
    SLICE_X43Y54         FDCE                                         r  newClk/count_reg[5]/C
                         clock pessimism              0.429    15.349    
                         clock uncertainty           -0.035    15.314    
    SLICE_X43Y54         FDCE (Setup_fdce_C_D)        0.062    15.376    newClk/count_reg[5]
  -------------------------------------------------------------------
                         required time                         15.376    
                         arrival time                          -9.882    
  -------------------------------------------------------------------
                         slack                                  5.494    

Slack (MET) :             5.515ns  (required time - arrival time)
  Source:                 newClk/count_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            newClk/count_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.487ns  (logic 1.797ns (40.051%)  route 2.690ns (59.949%))
  Logic Levels:           6  (CARRY4=2 LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.921ns = ( 14.921 - 10.000 ) 
    Source Clock Delay      (SCD):    5.374ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.740     5.374    newClk/clk
    SLICE_X43Y53         FDCE                                         r  newClk/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y53         FDCE (Prop_fdce_C_Q)         0.456     5.830 r  newClk/count_reg[3]/Q
                         net (fo=2, routed)           0.691     6.521    newClk/count_reg[3]
    SLICE_X42Y53         LUT4 (Prop_lut4_I0_O)        0.124     6.645 f  newClk/clk_div_i_5/O
                         net (fo=1, routed)           0.802     7.447    newClk/clk_div_i_5_n_0
    SLICE_X42Y55         LUT5 (Prop_lut5_I4_O)        0.124     7.571 r  newClk/clk_div_i_4/O
                         net (fo=1, routed)           0.162     7.733    newClk/clk_div_i_4_n_0
    SLICE_X42Y55         LUT6 (Prop_lut6_I5_O)        0.124     7.857 f  newClk/clk_div_i_2/O
                         net (fo=18, routed)          1.035     8.892    newClk/tc__14
    SLICE_X43Y53         LUT2 (Prop_lut2_I1_O)        0.124     9.016 r  newClk/count[0]_i_6/O
                         net (fo=1, routed)           0.000     9.016    newClk/count[0]_i_6_n_0
    SLICE_X43Y53         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.548 r  newClk/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.548    newClk/count_reg[0]_i_1_n_0
    SLICE_X43Y54         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.861 r  newClk/count_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     9.861    newClk/count_reg[4]_i_1_n_4
    SLICE_X43Y54         FDCE                                         r  newClk/count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    13.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.563    14.921    newClk/clk
    SLICE_X43Y54         FDCE                                         r  newClk/count_reg[7]/C
                         clock pessimism              0.429    15.349    
                         clock uncertainty           -0.035    15.314    
    SLICE_X43Y54         FDCE (Setup_fdce_C_D)        0.062    15.376    newClk/count_reg[7]
  -------------------------------------------------------------------
                         required time                         15.376    
                         arrival time                          -9.861    
  -------------------------------------------------------------------
                         slack                                  5.515    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 newClk/clk_div_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            newClk/clk_div_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.209ns (54.384%)  route 0.175ns (45.616%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.588     1.466    newClk/clk
    SLICE_X42Y55         FDCE                                         r  newClk/clk_div_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y55         FDCE (Prop_fdce_C_Q)         0.164     1.630 r  newClk/clk_div_reg/Q
                         net (fo=2, routed)           0.175     1.805    newClk/clk_div_reg_0
    SLICE_X42Y55         LUT3 (Prop_lut3_I2_O)        0.045     1.850 r  newClk/clk_div_i_1/O
                         net (fo=1, routed)           0.000     1.850    newClk/clk_div_i_1_n_0
    SLICE_X42Y55         FDCE                                         r  newClk/clk_div_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.858     1.983    newClk/clk
    SLICE_X42Y55         FDCE                                         r  newClk/clk_div_reg/C
                         clock pessimism             -0.517     1.466    
    SLICE_X42Y55         FDCE (Hold_fdce_C_D)         0.120     1.586    newClk/clk_div_reg
  -------------------------------------------------------------------
                         required time                         -1.586    
                         arrival time                           1.850    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.313ns  (arrival time - required time)
  Source:                 newClk/count_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            newClk/count_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.249ns (59.540%)  route 0.169ns (40.460%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.588     1.466    newClk/clk
    SLICE_X43Y55         FDCE                                         r  newClk/count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y55         FDCE (Prop_fdce_C_Q)         0.141     1.607 r  newClk/count_reg[11]/Q
                         net (fo=2, routed)           0.169     1.776    newClk/count_reg[11]
    SLICE_X43Y55         LUT2 (Prop_lut2_I0_O)        0.045     1.821 r  newClk/count[8]_i_2/O
                         net (fo=1, routed)           0.000     1.821    newClk/count[8]_i_2_n_0
    SLICE_X43Y55         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     1.884 r  newClk/count_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.884    newClk/count_reg[8]_i_1_n_4
    SLICE_X43Y55         FDCE                                         r  newClk/count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.858     1.983    newClk/clk
    SLICE_X43Y55         FDCE                                         r  newClk/count_reg[11]/C
                         clock pessimism             -0.517     1.466    
    SLICE_X43Y55         FDCE (Hold_fdce_C_D)         0.105     1.571    newClk/count_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.571    
                         arrival time                           1.884    
  -------------------------------------------------------------------
                         slack                                  0.313    

Slack (MET) :             0.313ns  (arrival time - required time)
  Source:                 newClk/count_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            newClk/count_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.249ns (59.540%)  route 0.169ns (40.460%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.588     1.466    newClk/clk
    SLICE_X43Y53         FDCE                                         r  newClk/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y53         FDCE (Prop_fdce_C_Q)         0.141     1.607 r  newClk/count_reg[3]/Q
                         net (fo=2, routed)           0.169     1.776    newClk/count_reg[3]
    SLICE_X43Y53         LUT2 (Prop_lut2_I0_O)        0.045     1.821 r  newClk/count[0]_i_3/O
                         net (fo=1, routed)           0.000     1.821    newClk/count[0]_i_3_n_0
    SLICE_X43Y53         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     1.884 r  newClk/count_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.884    newClk/count_reg[0]_i_1_n_4
    SLICE_X43Y53         FDCE                                         r  newClk/count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.858     1.983    newClk/clk
    SLICE_X43Y53         FDCE                                         r  newClk/count_reg[3]/C
                         clock pessimism             -0.517     1.466    
    SLICE_X43Y53         FDCE (Hold_fdce_C_D)         0.105     1.571    newClk/count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.571    
                         arrival time                           1.884    
  -------------------------------------------------------------------
                         slack                                  0.313    

Slack (MET) :             0.313ns  (arrival time - required time)
  Source:                 newClk/count_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            newClk/count_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.249ns (59.540%)  route 0.169ns (40.460%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.588     1.466    newClk/clk
    SLICE_X43Y54         FDCE                                         r  newClk/count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y54         FDCE (Prop_fdce_C_Q)         0.141     1.607 r  newClk/count_reg[7]/Q
                         net (fo=2, routed)           0.169     1.776    newClk/count_reg[7]
    SLICE_X43Y54         LUT2 (Prop_lut2_I0_O)        0.045     1.821 r  newClk/count[4]_i_2/O
                         net (fo=1, routed)           0.000     1.821    newClk/count[4]_i_2_n_0
    SLICE_X43Y54         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     1.884 r  newClk/count_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.884    newClk/count_reg[4]_i_1_n_4
    SLICE_X43Y54         FDCE                                         r  newClk/count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.858     1.983    newClk/clk
    SLICE_X43Y54         FDCE                                         r  newClk/count_reg[7]/C
                         clock pessimism             -0.517     1.466    
    SLICE_X43Y54         FDCE (Hold_fdce_C_D)         0.105     1.571    newClk/count_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.571    
                         arrival time                           1.884    
  -------------------------------------------------------------------
                         slack                                  0.313    

Slack (MET) :             0.314ns  (arrival time - required time)
  Source:                 newClk/count_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            newClk/count_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.249ns (59.393%)  route 0.170ns (40.607%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.588     1.466    newClk/clk
    SLICE_X43Y56         FDCE                                         r  newClk/count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y56         FDCE (Prop_fdce_C_Q)         0.141     1.607 r  newClk/count_reg[15]/Q
                         net (fo=2, routed)           0.170     1.777    newClk/count_reg[15]
    SLICE_X43Y56         LUT2 (Prop_lut2_I0_O)        0.045     1.822 r  newClk/count[12]_i_2/O
                         net (fo=1, routed)           0.000     1.822    newClk/count[12]_i_2_n_0
    SLICE_X43Y56         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     1.885 r  newClk/count_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.885    newClk/count_reg[12]_i_1_n_4
    SLICE_X43Y56         FDCE                                         r  newClk/count_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.858     1.983    newClk/clk
    SLICE_X43Y56         FDCE                                         r  newClk/count_reg[15]/C
                         clock pessimism             -0.517     1.466    
    SLICE_X43Y56         FDCE (Hold_fdce_C_D)         0.105     1.571    newClk/count_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.571    
                         arrival time                           1.885    
  -------------------------------------------------------------------
                         slack                                  0.314    

Slack (MET) :             0.318ns  (arrival time - required time)
  Source:                 newClk/count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            newClk/count_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.423ns  (logic 0.256ns (60.490%)  route 0.167ns (39.510%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.588     1.466    newClk/clk
    SLICE_X43Y53         FDCE                                         r  newClk/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y53         FDCE (Prop_fdce_C_Q)         0.141     1.607 f  newClk/count_reg[0]/Q
                         net (fo=3, routed)           0.167     1.774    newClk/count_reg[0]
    SLICE_X43Y53         LUT2 (Prop_lut2_I0_O)        0.045     1.819 r  newClk/count[0]_i_6/O
                         net (fo=1, routed)           0.000     1.819    newClk/count[0]_i_6_n_0
    SLICE_X43Y53         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.889 r  newClk/count_reg[0]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.889    newClk/count_reg[0]_i_1_n_7
    SLICE_X43Y53         FDCE                                         r  newClk/count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.858     1.983    newClk/clk
    SLICE_X43Y53         FDCE                                         r  newClk/count_reg[0]/C
                         clock pessimism             -0.517     1.466    
    SLICE_X43Y53         FDCE (Hold_fdce_C_D)         0.105     1.571    newClk/count_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.571    
                         arrival time                           1.889    
  -------------------------------------------------------------------
                         slack                                  0.318    

Slack (MET) :             0.318ns  (arrival time - required time)
  Source:                 newClk/count_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            newClk/count_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.423ns  (logic 0.256ns (60.490%)  route 0.167ns (39.510%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.588     1.466    newClk/clk
    SLICE_X43Y54         FDCE                                         r  newClk/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y54         FDCE (Prop_fdce_C_Q)         0.141     1.607 r  newClk/count_reg[4]/Q
                         net (fo=2, routed)           0.167     1.774    newClk/count_reg[4]
    SLICE_X43Y54         LUT2 (Prop_lut2_I0_O)        0.045     1.819 r  newClk/count[4]_i_5/O
                         net (fo=1, routed)           0.000     1.819    newClk/count[4]_i_5_n_0
    SLICE_X43Y54         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.889 r  newClk/count_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.889    newClk/count_reg[4]_i_1_n_7
    SLICE_X43Y54         FDCE                                         r  newClk/count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.858     1.983    newClk/clk
    SLICE_X43Y54         FDCE                                         r  newClk/count_reg[4]/C
                         clock pessimism             -0.517     1.466    
    SLICE_X43Y54         FDCE (Hold_fdce_C_D)         0.105     1.571    newClk/count_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.571    
                         arrival time                           1.889    
  -------------------------------------------------------------------
                         slack                                  0.318    

Slack (MET) :             0.318ns  (arrival time - required time)
  Source:                 newClk/count_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            newClk/count_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.423ns  (logic 0.256ns (60.490%)  route 0.167ns (39.510%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.588     1.466    newClk/clk
    SLICE_X43Y55         FDCE                                         r  newClk/count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y55         FDCE (Prop_fdce_C_Q)         0.141     1.607 r  newClk/count_reg[8]/Q
                         net (fo=2, routed)           0.167     1.774    newClk/count_reg[8]
    SLICE_X43Y55         LUT2 (Prop_lut2_I0_O)        0.045     1.819 r  newClk/count[8]_i_5/O
                         net (fo=1, routed)           0.000     1.819    newClk/count[8]_i_5_n_0
    SLICE_X43Y55         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.889 r  newClk/count_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.889    newClk/count_reg[8]_i_1_n_7
    SLICE_X43Y55         FDCE                                         r  newClk/count_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.858     1.983    newClk/clk
    SLICE_X43Y55         FDCE                                         r  newClk/count_reg[8]/C
                         clock pessimism             -0.517     1.466    
    SLICE_X43Y55         FDCE (Hold_fdce_C_D)         0.105     1.571    newClk/count_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.571    
                         arrival time                           1.889    
  -------------------------------------------------------------------
                         slack                                  0.318    

Slack (MET) :             0.319ns  (arrival time - required time)
  Source:                 newClk/count_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            newClk/count_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.256ns (60.343%)  route 0.168ns (39.657%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.588     1.466    newClk/clk
    SLICE_X43Y56         FDCE                                         r  newClk/count_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y56         FDCE (Prop_fdce_C_Q)         0.141     1.607 r  newClk/count_reg[12]/Q
                         net (fo=2, routed)           0.168     1.775    newClk/count_reg[12]
    SLICE_X43Y56         LUT2 (Prop_lut2_I0_O)        0.045     1.820 r  newClk/count[12]_i_5/O
                         net (fo=1, routed)           0.000     1.820    newClk/count[12]_i_5_n_0
    SLICE_X43Y56         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.890 r  newClk/count_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.890    newClk/count_reg[12]_i_1_n_7
    SLICE_X43Y56         FDCE                                         r  newClk/count_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.858     1.983    newClk/clk
    SLICE_X43Y56         FDCE                                         r  newClk/count_reg[12]/C
                         clock pessimism             -0.517     1.466    
    SLICE_X43Y56         FDCE (Hold_fdce_C_D)         0.105     1.571    newClk/count_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.571    
                         arrival time                           1.890    
  -------------------------------------------------------------------
                         slack                                  0.319    

Slack (MET) :             0.342ns  (arrival time - required time)
  Source:                 newClk/count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            newClk/count_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.447ns  (logic 0.280ns (62.611%)  route 0.167ns (37.389%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.588     1.466    newClk/clk
    SLICE_X43Y53         FDCE                                         r  newClk/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y53         FDCE (Prop_fdce_C_Q)         0.141     1.607 r  newClk/count_reg[0]/Q
                         net (fo=3, routed)           0.167     1.774    newClk/count_reg[0]
    SLICE_X43Y53         LUT2 (Prop_lut2_I0_O)        0.042     1.816 r  newClk/count[0]_i_2/O
                         net (fo=1, routed)           0.000     1.816    newClk/count[0]_i_2_n_0
    SLICE_X43Y53         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.097     1.913 r  newClk/count_reg[0]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.913    newClk/count_reg[0]_i_1_n_6
    SLICE_X43Y53         FDCE                                         r  newClk/count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.858     1.983    newClk/clk
    SLICE_X43Y53         FDCE                                         r  newClk/count_reg[1]/C
                         clock pessimism             -0.517     1.466    
    SLICE_X43Y53         FDCE (Hold_fdce_C_D)         0.105     1.571    newClk/count_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.571    
                         arrival time                           1.913    
  -------------------------------------------------------------------
                         slack                                  0.342    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 4.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X42Y41    input_reg/op1_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X42Y41    input_reg/op1_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X42Y42    input_reg/op1_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X42Y42    input_reg/op1_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X43Y43    input_reg/op1_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X43Y43    input_reg/op1_reg[5]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X43Y43    input_reg/op1_reg[6]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X43Y43    input_reg/op1_reg[7]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X43Y41    input_reg/op2_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         6.000       5.500      SLICE_X42Y41    input_reg/op1_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         6.000       5.500      SLICE_X42Y41    input_reg/op1_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         6.000       5.500      SLICE_X42Y41    input_reg/op1_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         6.000       5.500      SLICE_X42Y41    input_reg/op1_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         6.000       5.500      SLICE_X42Y42    input_reg/op1_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         6.000       5.500      SLICE_X42Y42    input_reg/op1_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         6.000       5.500      SLICE_X42Y42    input_reg/op1_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         6.000       5.500      SLICE_X42Y42    input_reg/op1_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         6.000       5.500      SLICE_X43Y43    input_reg/op1_reg[4]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         6.000       5.500      SLICE_X43Y43    input_reg/op1_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X42Y41    input_reg/op1_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X42Y41    input_reg/op1_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X42Y41    input_reg/op1_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X42Y41    input_reg/op1_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X42Y42    input_reg/op1_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X42Y42    input_reg/op1_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X42Y42    input_reg/op1_reg[3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X42Y42    input_reg/op1_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X43Y43    input_reg/op1_reg[4]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X43Y43    input_reg/op1_reg[4]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            14 Endpoints
Min Delay            14 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 en[2]
                            (input port)
  Destination:            seg_cat[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.827ns  (logic 6.338ns (42.750%)  route 8.488ns (57.250%))
  Logic Levels:           8  (CARRY4=2 IBUF=1 LUT4=1 LUT5=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  en[2] (IN)
                         net (fo=0)                   0.000     0.000    en[2]
    P15                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  en_IBUF[2]_inst/O
                         net (fo=7, routed)           2.585     4.036    adder/en_IBUF[0]
    SLICE_X42Y42         LUT5 (Prop_lut5_I2_O)        0.124     4.160 r  adder/led_reg[0]_i_8/O
                         net (fo=1, routed)           0.000     4.160    input_reg/S[2]
    SLICE_X42Y42         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     4.540 r  input_reg/led_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.540    input_reg/led_reg[0]_i_2_n_0
    SLICE_X42Y43         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     4.779 r  input_reg/led_reg[0]_i_1/O[2]
                         net (fo=6, routed)           1.062     5.841    p_0_in0
    SLICE_X41Y43         LUT6 (Prop_lut6_I2_O)        0.301     6.142 r  seg_cat_OBUF[6]_inst_i_8/O
                         net (fo=4, routed)           0.882     7.024    counter/seg_cat_OBUF[2]_inst_i_1_1
    SLICE_X43Y42         LUT6 (Prop_lut6_I3_O)        0.124     7.148 r  counter/seg_cat_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           1.009     8.157    counter/sel0[2]
    SLICE_X43Y43         LUT4 (Prop_lut4_I2_O)        0.124     8.281 r  counter/seg_cat_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.950    11.231    seg_cat_OBUF[4]
    M17                  OBUF (Prop_obuf_I_O)         3.596    14.827 r  seg_cat_OBUF[4]_inst/O
                         net (fo=0)                   0.000    14.827    seg_cat[4]
    M17                                                               r  seg_cat[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 en[2]
                            (input port)
  Destination:            seg_cat[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.695ns  (logic 6.506ns (44.272%)  route 8.189ns (55.728%))
  Logic Levels:           8  (CARRY4=2 IBUF=1 LUT4=1 LUT5=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  en[2] (IN)
                         net (fo=0)                   0.000     0.000    en[2]
    P15                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  en_IBUF[2]_inst/O
                         net (fo=7, routed)           2.585     4.036    adder/en_IBUF[0]
    SLICE_X42Y42         LUT5 (Prop_lut5_I2_O)        0.124     4.160 r  adder/led_reg[0]_i_8/O
                         net (fo=1, routed)           0.000     4.160    input_reg/S[2]
    SLICE_X42Y42         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     4.540 r  input_reg/led_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.540    input_reg/led_reg[0]_i_2_n_0
    SLICE_X42Y43         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     4.779 r  input_reg/led_reg[0]_i_1/O[2]
                         net (fo=6, routed)           1.062     5.841    p_0_in0
    SLICE_X41Y43         LUT6 (Prop_lut6_I2_O)        0.301     6.142 r  seg_cat_OBUF[6]_inst_i_8/O
                         net (fo=4, routed)           0.882     7.024    counter/seg_cat_OBUF[2]_inst_i_1_1
    SLICE_X43Y42         LUT6 (Prop_lut6_I3_O)        0.124     7.148 r  counter/seg_cat_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           1.009     8.157    counter/sel0[2]
    SLICE_X43Y43         LUT4 (Prop_lut4_I2_O)        0.154     8.311 r  counter/seg_cat_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.651    10.962    seg_cat_OBUF[6]
    H18                  OBUF (Prop_obuf_I_O)         3.733    14.695 r  seg_cat_OBUF[6]_inst/O
                         net (fo=0)                   0.000    14.695    seg_cat[6]
    H18                                                               r  seg_cat[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 en[2]
                            (input port)
  Destination:            seg_cat[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.053ns  (logic 6.276ns (44.662%)  route 7.776ns (55.338%))
  Logic Levels:           8  (CARRY4=2 IBUF=1 LUT4=1 LUT5=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  en[2] (IN)
                         net (fo=0)                   0.000     0.000    en[2]
    P15                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  en_IBUF[2]_inst/O
                         net (fo=7, routed)           2.585     4.036    adder/en_IBUF[0]
    SLICE_X42Y42         LUT5 (Prop_lut5_I2_O)        0.124     4.160 r  adder/led_reg[0]_i_8/O
                         net (fo=1, routed)           0.000     4.160    input_reg/S[2]
    SLICE_X42Y42         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     4.540 r  input_reg/led_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.540    input_reg/led_reg[0]_i_2_n_0
    SLICE_X42Y43         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     4.779 r  input_reg/led_reg[0]_i_1/O[2]
                         net (fo=6, routed)           1.062     5.841    p_0_in0
    SLICE_X41Y43         LUT6 (Prop_lut6_I2_O)        0.301     6.142 r  seg_cat_OBUF[6]_inst_i_8/O
                         net (fo=4, routed)           0.882     7.024    counter/seg_cat_OBUF[2]_inst_i_1_1
    SLICE_X43Y42         LUT6 (Prop_lut6_I3_O)        0.124     7.148 f  counter/seg_cat_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.827     7.975    counter/sel0[2]
    SLICE_X43Y43         LUT4 (Prop_lut4_I0_O)        0.124     8.099 r  counter/seg_cat_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.421    10.519    seg_cat_OBUF[2]
    J18                  OBUF (Prop_obuf_I_O)         3.534    14.053 r  seg_cat_OBUF[2]_inst/O
                         net (fo=0)                   0.000    14.053    seg_cat[2]
    J18                                                               r  seg_cat[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 en[2]
                            (input port)
  Destination:            seg_cat[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.011ns  (logic 6.534ns (46.634%)  route 7.477ns (53.366%))
  Logic Levels:           8  (CARRY4=2 IBUF=1 LUT4=1 LUT5=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  en[2] (IN)
                         net (fo=0)                   0.000     0.000    en[2]
    P15                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  en_IBUF[2]_inst/O
                         net (fo=7, routed)           2.585     4.036    adder/en_IBUF[0]
    SLICE_X42Y42         LUT5 (Prop_lut5_I2_O)        0.124     4.160 r  adder/led_reg[0]_i_8/O
                         net (fo=1, routed)           0.000     4.160    input_reg/S[2]
    SLICE_X42Y42         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     4.540 r  input_reg/led_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.540    input_reg/led_reg[0]_i_2_n_0
    SLICE_X42Y43         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     4.779 r  input_reg/led_reg[0]_i_1/O[2]
                         net (fo=6, routed)           1.062     5.841    p_0_in0
    SLICE_X41Y43         LUT6 (Prop_lut6_I2_O)        0.301     6.142 r  seg_cat_OBUF[6]_inst_i_8/O
                         net (fo=4, routed)           0.882     7.024    counter/seg_cat_OBUF[2]_inst_i_1_1
    SLICE_X43Y42         LUT6 (Prop_lut6_I3_O)        0.124     7.148 r  counter/seg_cat_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.827     7.975    counter/sel0[2]
    SLICE_X43Y43         LUT4 (Prop_lut4_I2_O)        0.152     8.127 r  counter/seg_cat_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.121    10.248    seg_cat_OBUF[0]
    K14                  OBUF (Prop_obuf_I_O)         3.763    14.011 r  seg_cat_OBUF[0]_inst/O
                         net (fo=0)                   0.000    14.011    seg_cat[0]
    K14                                                               r  seg_cat[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 en[2]
                            (input port)
  Destination:            seg_cat[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.990ns  (logic 6.356ns (45.435%)  route 7.634ns (54.565%))
  Logic Levels:           8  (CARRY4=2 IBUF=1 LUT4=1 LUT5=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  en[2] (IN)
                         net (fo=0)                   0.000     0.000    en[2]
    P15                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  en_IBUF[2]_inst/O
                         net (fo=7, routed)           2.585     4.036    adder/en_IBUF[0]
    SLICE_X42Y42         LUT5 (Prop_lut5_I2_O)        0.124     4.160 r  adder/led_reg[0]_i_8/O
                         net (fo=1, routed)           0.000     4.160    input_reg/S[2]
    SLICE_X42Y42         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     4.540 r  input_reg/led_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.540    input_reg/led_reg[0]_i_2_n_0
    SLICE_X42Y43         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     4.871 r  input_reg/led_reg[0]_i_1/O[3]
                         net (fo=8, routed)           0.833     5.704    wSum[7]
    SLICE_X41Y43         LUT6 (Prop_lut6_I2_O)        0.307     6.011 r  seg_cat_OBUF[6]_inst_i_9/O
                         net (fo=4, routed)           1.090     7.101    counter/seg_cat_OBUF[2]_inst_i_1_2
    SLICE_X41Y42         LUT6 (Prop_lut6_I3_O)        0.124     7.225 r  counter/seg_cat_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.806     8.031    counter/sel0[0]
    SLICE_X43Y42         LUT4 (Prop_lut4_I0_O)        0.124     8.155 r  counter/seg_cat_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.320    10.474    seg_cat_OBUF[1]
    H15                  OBUF (Prop_obuf_I_O)         3.516    13.990 r  seg_cat_OBUF[1]_inst/O
                         net (fo=0)                   0.000    13.990    seg_cat[1]
    H15                                                               r  seg_cat[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 en[2]
                            (input port)
  Destination:            seg_cat[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.785ns  (logic 6.598ns (47.864%)  route 7.187ns (52.136%))
  Logic Levels:           8  (CARRY4=2 IBUF=1 LUT4=1 LUT5=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  en[2] (IN)
                         net (fo=0)                   0.000     0.000    en[2]
    P15                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  en_IBUF[2]_inst/O
                         net (fo=7, routed)           2.585     4.036    adder/en_IBUF[0]
    SLICE_X42Y42         LUT5 (Prop_lut5_I2_O)        0.124     4.160 r  adder/led_reg[0]_i_8/O
                         net (fo=1, routed)           0.000     4.160    input_reg/S[2]
    SLICE_X42Y42         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     4.540 r  input_reg/led_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.540    input_reg/led_reg[0]_i_2_n_0
    SLICE_X42Y43         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     4.871 r  input_reg/led_reg[0]_i_1/O[3]
                         net (fo=8, routed)           0.833     5.704    wSum[7]
    SLICE_X41Y43         LUT6 (Prop_lut6_I2_O)        0.307     6.011 r  seg_cat_OBUF[6]_inst_i_9/O
                         net (fo=4, routed)           1.090     7.101    counter/seg_cat_OBUF[2]_inst_i_1_2
    SLICE_X41Y42         LUT6 (Prop_lut6_I3_O)        0.124     7.225 r  counter/seg_cat_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.671     7.896    counter/sel0[0]
    SLICE_X43Y43         LUT4 (Prop_lut4_I0_O)        0.152     8.048 r  counter/seg_cat_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           2.008    10.056    seg_cat_OBUF[5]
    J16                  OBUF (Prop_obuf_I_O)         3.729    13.785 r  seg_cat_OBUF[5]_inst/O
                         net (fo=0)                   0.000    13.785    seg_cat[5]
    J16                                                               r  seg_cat[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 en[2]
                            (input port)
  Destination:            seg_cat[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.405ns  (logic 6.354ns (47.398%)  route 7.051ns (52.602%))
  Logic Levels:           8  (CARRY4=2 IBUF=1 LUT4=1 LUT5=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  en[2] (IN)
                         net (fo=0)                   0.000     0.000    en[2]
    P15                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  en_IBUF[2]_inst/O
                         net (fo=7, routed)           2.585     4.036    adder/en_IBUF[0]
    SLICE_X42Y42         LUT5 (Prop_lut5_I2_O)        0.124     4.160 r  adder/led_reg[0]_i_8/O
                         net (fo=1, routed)           0.000     4.160    input_reg/S[2]
    SLICE_X42Y42         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     4.540 r  input_reg/led_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.540    input_reg/led_reg[0]_i_2_n_0
    SLICE_X42Y43         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     4.871 r  input_reg/led_reg[0]_i_1/O[3]
                         net (fo=8, routed)           0.833     5.704    wSum[7]
    SLICE_X41Y43         LUT6 (Prop_lut6_I2_O)        0.307     6.011 r  seg_cat_OBUF[6]_inst_i_9/O
                         net (fo=4, routed)           1.090     7.101    counter/seg_cat_OBUF[2]_inst_i_1_2
    SLICE_X41Y42         LUT6 (Prop_lut6_I3_O)        0.124     7.225 r  counter/seg_cat_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.671     7.896    counter/sel0[0]
    SLICE_X43Y43         LUT4 (Prop_lut4_I1_O)        0.124     8.020 r  counter/seg_cat_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.872     9.892    seg_cat_OBUF[3]
    J15                  OBUF (Prop_obuf_I_O)         3.513    13.405 r  seg_cat_OBUF[3]_inst/O
                         net (fo=0)                   0.000    13.405    seg_cat[3]
    J15                                                               r  seg_cat[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter/counterout_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg_an[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.964ns  (logic 4.155ns (59.668%)  route 2.809ns (40.332%))
  Logic Levels:           3  (FDRE=1 LUT1=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y56         FDRE                         0.000     0.000 r  counter/counterout_reg/C
    SLICE_X42Y56         FDRE (Prop_fdre_C_Q)         0.518     0.518 f  counter/counterout_reg/Q
                         net (fo=6, routed)           0.690     1.208    counter/seg_an_OBUF[0]
    SLICE_X42Y58         LUT1 (Prop_lut1_I0_O)        0.124     1.332 r  counter/seg_an_OBUF[1]_inst_i_1/O
                         net (fo=2, routed)           2.119     3.451    seg_an_OBUF[1]
    H17                  OBUF (Prop_obuf_I_O)         3.513     6.964 r  seg_an_OBUF[1]_inst/O
                         net (fo=0)                   0.000     6.964    seg_an[1]
    H17                                                               r  seg_an[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 adder/led_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.914ns  (logic 4.417ns (63.883%)  route 2.497ns (36.117%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y44         LDCE                         0.000     0.000 r  adder/led_reg[1]/G
    SLICE_X42Y44         LDCE (EnToQ_ldce_G_Q)        0.868     0.868 r  adder/led_reg[1]/Q
                         net (fo=1, routed)           2.497     3.365    led_OBUF[1]
    P20                  OBUF (Prop_obuf_I_O)         3.549     6.914 r  led_OBUF[1]_inst/O
                         net (fo=0)                   0.000     6.914    led[1]
    P20                                                               r  led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 adder/led_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.904ns  (logic 4.357ns (63.102%)  route 2.548ns (36.898%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y43         LDCE                         0.000     0.000 r  adder/led_reg[0]/G
    SLICE_X42Y43         LDCE (EnToQ_ldce_G_Q)        0.808     0.808 r  adder/led_reg[0]/Q
                         net (fo=1, routed)           2.548     3.356    led_OBUF[0]
    N20                  OBUF (Prop_obuf_I_O)         3.549     6.904 r  led_OBUF[0]_inst/O
                         net (fo=0)                   0.000     6.904    led[0]
    N20                                                               r  led[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 counter/counterout_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            counter/counterout_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.590ns  (logic 0.209ns (35.425%)  route 0.381ns (64.575%))
  Logic Levels:           2  (FDRE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y56         FDRE                         0.000     0.000 r  counter/counterout_reg/C
    SLICE_X42Y56         FDRE (Prop_fdre_C_Q)         0.164     0.164 f  counter/counterout_reg/Q
                         net (fo=6, routed)           0.250     0.414    counter/seg_an_OBUF[0]
    SLICE_X42Y58         LUT1 (Prop_lut1_I0_O)        0.045     0.459 r  counter/seg_an_OBUF[1]_inst_i_1/O
                         net (fo=2, routed)           0.131     0.590    counter/seg_an_OBUF[1]
    SLICE_X42Y56         FDRE                                         r  counter/counterout_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 en[2]
                            (input port)
  Destination:            adder/led_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.230ns  (logic 0.328ns (26.649%)  route 0.902ns (73.351%))
  Logic Levels:           3  (CARRY4=1 IBUF=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  en[2] (IN)
                         net (fo=0)                   0.000     0.000    en[2]
    P15                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  en_IBUF[2]_inst/O
                         net (fo=7, routed)           0.902     1.121    adder/en_IBUF[0]
    SLICE_X42Y43         LUT5 (Prop_lut5_I2_O)        0.045     1.166 r  adder/led_reg[0]_i_3/O
                         net (fo=1, routed)           0.000     1.166    input_reg/seg_cat_OBUF[6]_inst_i_10[3]
    SLICE_X42Y43         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     1.230 r  input_reg/led_reg[0]_i_1/O[3]
                         net (fo=8, routed)           0.000     1.230    adder/E[0]
    SLICE_X42Y43         LDCE                                         r  adder/led_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 en[2]
                            (input port)
  Destination:            adder/led_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.285ns  (logic 0.486ns (37.820%)  route 0.799ns (62.180%))
  Logic Levels:           5  (CARRY4=3 IBUF=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  en[2] (IN)
                         net (fo=0)                   0.000     0.000    en[2]
    P15                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  en_IBUF[2]_inst/O
                         net (fo=7, routed)           0.799     1.018    adder/en_IBUF[0]
    SLICE_X42Y42         LUT6 (Prop_lut6_I2_O)        0.045     1.063 r  adder/led_reg[0]_i_7/O
                         net (fo=1, routed)           0.000     1.063    input_reg/S[3]
    SLICE_X42Y42         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.109     1.172 r  input_reg/led_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.172    input_reg/led_reg[0]_i_2_n_0
    SLICE_X42Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     1.212 r  input_reg/led_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.212    input_reg/led_reg[0]_i_1_n_0
    SLICE_X42Y44         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.073     1.285 r  input_reg/led_reg[1]_i_1/CO[0]
                         net (fo=2, routed)           0.000     1.285    adder/E[1]
    SLICE_X42Y44         LDCE                                         r  adder/led_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter/counterout_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg_an[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.183ns  (logic 1.408ns (64.495%)  route 0.775ns (35.505%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y56         FDRE                         0.000     0.000 r  counter/counterout_reg/C
    SLICE_X42Y56         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  counter/counterout_reg/Q
                         net (fo=6, routed)           0.775     0.939    seg_an_OBUF[0]
    K19                  OBUF (Prop_obuf_I_O)         1.244     2.183 r  seg_an_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.183    seg_an[0]
    K19                                                               r  seg_an[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 adder/led_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.199ns  (logic 1.494ns (67.914%)  route 0.706ns (32.086%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y43         LDCE                         0.000     0.000 r  adder/led_reg[0]/G
    SLICE_X42Y43         LDCE (EnToQ_ldce_G_Q)        0.244     0.244 r  adder/led_reg[0]/Q
                         net (fo=1, routed)           0.706     0.950    led_OBUF[0]
    N20                  OBUF (Prop_obuf_I_O)         1.250     2.199 r  led_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.199    led[0]
    N20                                                               r  led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 adder/led_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.202ns  (logic 1.507ns (68.427%)  route 0.695ns (31.573%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y44         LDCE                         0.000     0.000 r  adder/led_reg[1]/G
    SLICE_X42Y44         LDCE (EnToQ_ldce_G_Q)        0.257     0.257 r  adder/led_reg[1]/Q
                         net (fo=1, routed)           0.695     0.952    led_OBUF[1]
    P20                  OBUF (Prop_obuf_I_O)         1.250     2.202 r  led_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.202    led[1]
    P20                                                               r  led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter/counterout_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg_an[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.210ns  (logic 1.423ns (64.403%)  route 0.787ns (35.597%))
  Logic Levels:           3  (FDRE=1 LUT1=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y56         FDRE                         0.000     0.000 r  counter/counterout_reg/C
    SLICE_X42Y56         FDRE (Prop_fdre_C_Q)         0.164     0.164 f  counter/counterout_reg/Q
                         net (fo=6, routed)           0.250     0.414    counter/seg_an_OBUF[0]
    SLICE_X42Y58         LUT1 (Prop_lut1_I0_O)        0.045     0.459 r  counter/seg_an_OBUF[1]_inst_i_1/O
                         net (fo=2, routed)           0.537     0.996    seg_an_OBUF[1]
    H17                  OBUF (Prop_obuf_I_O)         1.214     2.210 r  seg_an_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.210    seg_an[1]
    H17                                                               r  seg_an[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter/counterout_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg_cat[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.453ns  (logic 1.468ns (59.856%)  route 0.985ns (40.144%))
  Logic Levels:           4  (FDRE=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y56         FDRE                         0.000     0.000 r  counter/counterout_reg/C
    SLICE_X42Y56         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  counter/counterout_reg/Q
                         net (fo=6, routed)           0.352     0.516    counter/seg_an_OBUF[0]
    SLICE_X43Y42         LUT6 (Prop_lut6_I1_O)        0.045     0.561 r  counter/seg_cat_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.220     0.780    counter/sel0[2]
    SLICE_X43Y43         LUT4 (Prop_lut4_I2_O)        0.045     0.825 r  counter/seg_cat_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.413     1.239    seg_cat_OBUF[3]
    J15                  OBUF (Prop_obuf_I_O)         1.214     2.453 r  seg_cat_OBUF[3]_inst/O
                         net (fo=0)                   0.000     2.453    seg_cat[3]
    J15                                                               r  seg_cat[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter/counterout_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg_cat[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.590ns  (logic 1.471ns (56.787%)  route 1.119ns (43.213%))
  Logic Levels:           4  (FDRE=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y56         FDRE                         0.000     0.000 r  counter/counterout_reg/C
    SLICE_X42Y56         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  counter/counterout_reg/Q
                         net (fo=6, routed)           0.352     0.516    counter/seg_an_OBUF[0]
    SLICE_X43Y42         LUT6 (Prop_lut6_I1_O)        0.045     0.561 r  counter/seg_cat_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.147     0.707    counter/sel0[2]
    SLICE_X43Y42         LUT4 (Prop_lut4_I2_O)        0.045     0.752 r  counter/seg_cat_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.621     1.373    seg_cat_OBUF[1]
    H15                  OBUF (Prop_obuf_I_O)         1.217     2.590 r  seg_cat_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.590    seg_cat[1]
    H15                                                               r  seg_cat[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter/counterout_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg_cat[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.590ns  (logic 1.543ns (59.574%)  route 1.047ns (40.426%))
  Logic Levels:           4  (FDRE=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y56         FDRE                         0.000     0.000 r  counter/counterout_reg/C
    SLICE_X42Y56         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  counter/counterout_reg/Q
                         net (fo=6, routed)           0.352     0.516    counter/seg_an_OBUF[0]
    SLICE_X43Y42         LUT6 (Prop_lut6_I1_O)        0.045     0.561 f  counter/seg_cat_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.220     0.780    counter/sel0[2]
    SLICE_X43Y43         LUT4 (Prop_lut4_I2_O)        0.045     0.825 r  counter/seg_cat_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           0.476     1.301    seg_cat_OBUF[5]
    J16                  OBUF (Prop_obuf_I_O)         1.289     2.590 r  seg_cat_OBUF[5]_inst/O
                         net (fo=0)                   0.000     2.590    seg_cat[5]
    J16                                                               r  seg_cat[5] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay             9 Endpoints
Min Delay             9 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 input_reg/op2_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            seg_cat[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.334ns  (logic 5.657ns (42.424%)  route 7.677ns (57.576%))
  Logic Levels:           7  (CARRY4=1 LUT4=2 LUT5=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.756     5.390    input_reg/CLK
    SLICE_X43Y41         FDRE                                         r  input_reg/op2_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y41         FDRE (Prop_fdre_C_Q)         0.456     5.846 f  input_reg/op2_reg[4]/Q
                         net (fo=3, routed)           1.146     6.993    input_reg/op2_reg[7]_0[4]
    SLICE_X43Y41         LUT5 (Prop_lut5_I4_O)        0.152     7.145 r  input_reg/led_reg[0]_i_12/O
                         net (fo=1, routed)           0.628     7.772    adder/led_reg[0]_i_1_2
    SLICE_X42Y43         LUT4 (Prop_lut4_I3_O)        0.326     8.098 r  adder/led_reg[0]_i_5/O
                         net (fo=1, routed)           0.000     8.098    input_reg/seg_cat_OBUF[6]_inst_i_10[1]
    SLICE_X42Y43         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     8.676 r  input_reg/led_reg[0]_i_1/O[2]
                         net (fo=6, routed)           1.062     9.738    p_0_in0
    SLICE_X41Y43         LUT6 (Prop_lut6_I2_O)        0.301    10.039 r  seg_cat_OBUF[6]_inst_i_8/O
                         net (fo=4, routed)           0.882    10.921    counter/seg_cat_OBUF[2]_inst_i_1_1
    SLICE_X43Y42         LUT6 (Prop_lut6_I3_O)        0.124    11.045 r  counter/seg_cat_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           1.009    12.055    counter/sel0[2]
    SLICE_X43Y43         LUT4 (Prop_lut4_I2_O)        0.124    12.179 r  counter/seg_cat_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.950    15.128    seg_cat_OBUF[4]
    M17                  OBUF (Prop_obuf_I_O)         3.596    18.724 r  seg_cat_OBUF[4]_inst/O
                         net (fo=0)                   0.000    18.724    seg_cat[4]
    M17                                                               r  seg_cat[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 input_reg/op2_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            seg_cat[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.202ns  (logic 5.824ns (44.115%)  route 7.378ns (55.885%))
  Logic Levels:           7  (CARRY4=1 LUT4=2 LUT5=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.756     5.390    input_reg/CLK
    SLICE_X43Y41         FDRE                                         r  input_reg/op2_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y41         FDRE (Prop_fdre_C_Q)         0.456     5.846 f  input_reg/op2_reg[4]/Q
                         net (fo=3, routed)           1.146     6.993    input_reg/op2_reg[7]_0[4]
    SLICE_X43Y41         LUT5 (Prop_lut5_I4_O)        0.152     7.145 r  input_reg/led_reg[0]_i_12/O
                         net (fo=1, routed)           0.628     7.772    adder/led_reg[0]_i_1_2
    SLICE_X42Y43         LUT4 (Prop_lut4_I3_O)        0.326     8.098 r  adder/led_reg[0]_i_5/O
                         net (fo=1, routed)           0.000     8.098    input_reg/seg_cat_OBUF[6]_inst_i_10[1]
    SLICE_X42Y43         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     8.676 r  input_reg/led_reg[0]_i_1/O[2]
                         net (fo=6, routed)           1.062     9.738    p_0_in0
    SLICE_X41Y43         LUT6 (Prop_lut6_I2_O)        0.301    10.039 r  seg_cat_OBUF[6]_inst_i_8/O
                         net (fo=4, routed)           0.882    10.921    counter/seg_cat_OBUF[2]_inst_i_1_1
    SLICE_X43Y42         LUT6 (Prop_lut6_I3_O)        0.124    11.045 r  counter/seg_cat_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           1.009    12.055    counter/sel0[2]
    SLICE_X43Y43         LUT4 (Prop_lut4_I2_O)        0.154    12.209 r  counter/seg_cat_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.651    14.859    seg_cat_OBUF[6]
    H18                  OBUF (Prop_obuf_I_O)         3.733    18.592 r  seg_cat_OBUF[6]_inst/O
                         net (fo=0)                   0.000    18.592    seg_cat[6]
    H18                                                               r  seg_cat[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 input_reg/op2_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            seg_cat[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.560ns  (logic 5.595ns (44.543%)  route 6.965ns (55.457%))
  Logic Levels:           7  (CARRY4=1 LUT4=2 LUT5=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.756     5.390    input_reg/CLK
    SLICE_X43Y41         FDRE                                         r  input_reg/op2_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y41         FDRE (Prop_fdre_C_Q)         0.456     5.846 f  input_reg/op2_reg[4]/Q
                         net (fo=3, routed)           1.146     6.993    input_reg/op2_reg[7]_0[4]
    SLICE_X43Y41         LUT5 (Prop_lut5_I4_O)        0.152     7.145 r  input_reg/led_reg[0]_i_12/O
                         net (fo=1, routed)           0.628     7.772    adder/led_reg[0]_i_1_2
    SLICE_X42Y43         LUT4 (Prop_lut4_I3_O)        0.326     8.098 r  adder/led_reg[0]_i_5/O
                         net (fo=1, routed)           0.000     8.098    input_reg/seg_cat_OBUF[6]_inst_i_10[1]
    SLICE_X42Y43         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     8.676 r  input_reg/led_reg[0]_i_1/O[2]
                         net (fo=6, routed)           1.062     9.738    p_0_in0
    SLICE_X41Y43         LUT6 (Prop_lut6_I2_O)        0.301    10.039 r  seg_cat_OBUF[6]_inst_i_8/O
                         net (fo=4, routed)           0.882    10.921    counter/seg_cat_OBUF[2]_inst_i_1_1
    SLICE_X43Y42         LUT6 (Prop_lut6_I3_O)        0.124    11.045 f  counter/seg_cat_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.827    11.872    counter/sel0[2]
    SLICE_X43Y43         LUT4 (Prop_lut4_I0_O)        0.124    11.996 r  counter/seg_cat_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.421    14.416    seg_cat_OBUF[2]
    J18                  OBUF (Prop_obuf_I_O)         3.534    17.950 r  seg_cat_OBUF[2]_inst/O
                         net (fo=0)                   0.000    17.950    seg_cat[2]
    J18                                                               r  seg_cat[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 input_reg/op2_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            seg_cat[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.518ns  (logic 5.852ns (46.749%)  route 6.666ns (53.251%))
  Logic Levels:           7  (CARRY4=1 LUT4=2 LUT5=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.756     5.390    input_reg/CLK
    SLICE_X43Y41         FDRE                                         r  input_reg/op2_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y41         FDRE (Prop_fdre_C_Q)         0.456     5.846 f  input_reg/op2_reg[4]/Q
                         net (fo=3, routed)           1.146     6.993    input_reg/op2_reg[7]_0[4]
    SLICE_X43Y41         LUT5 (Prop_lut5_I4_O)        0.152     7.145 r  input_reg/led_reg[0]_i_12/O
                         net (fo=1, routed)           0.628     7.772    adder/led_reg[0]_i_1_2
    SLICE_X42Y43         LUT4 (Prop_lut4_I3_O)        0.326     8.098 r  adder/led_reg[0]_i_5/O
                         net (fo=1, routed)           0.000     8.098    input_reg/seg_cat_OBUF[6]_inst_i_10[1]
    SLICE_X42Y43         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     8.676 r  input_reg/led_reg[0]_i_1/O[2]
                         net (fo=6, routed)           1.062     9.738    p_0_in0
    SLICE_X41Y43         LUT6 (Prop_lut6_I2_O)        0.301    10.039 r  seg_cat_OBUF[6]_inst_i_8/O
                         net (fo=4, routed)           0.882    10.921    counter/seg_cat_OBUF[2]_inst_i_1_1
    SLICE_X43Y42         LUT6 (Prop_lut6_I3_O)        0.124    11.045 r  counter/seg_cat_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.827    11.872    counter/sel0[2]
    SLICE_X43Y43         LUT4 (Prop_lut4_I2_O)        0.152    12.024 r  counter/seg_cat_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.121    14.145    seg_cat_OBUF[0]
    K14                  OBUF (Prop_obuf_I_O)         3.763    17.908 r  seg_cat_OBUF[0]_inst/O
                         net (fo=0)                   0.000    17.908    seg_cat[0]
    K14                                                               r  seg_cat[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 input_reg/op2_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            seg_cat[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.470ns  (logic 5.648ns (45.289%)  route 6.822ns (54.711%))
  Logic Levels:           7  (CARRY4=1 LUT4=2 LUT5=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.756     5.390    input_reg/CLK
    SLICE_X43Y41         FDRE                                         r  input_reg/op2_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y41         FDRE (Prop_fdre_C_Q)         0.456     5.846 f  input_reg/op2_reg[4]/Q
                         net (fo=3, routed)           1.146     6.993    input_reg/op2_reg[7]_0[4]
    SLICE_X43Y41         LUT5 (Prop_lut5_I4_O)        0.152     7.145 r  input_reg/led_reg[0]_i_12/O
                         net (fo=1, routed)           0.628     7.772    adder/led_reg[0]_i_1_2
    SLICE_X42Y43         LUT4 (Prop_lut4_I3_O)        0.326     8.098 r  adder/led_reg[0]_i_5/O
                         net (fo=1, routed)           0.000     8.098    input_reg/seg_cat_OBUF[6]_inst_i_10[1]
    SLICE_X42Y43         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643     8.741 r  input_reg/led_reg[0]_i_1/O[3]
                         net (fo=8, routed)           0.833     9.574    wSum[7]
    SLICE_X41Y43         LUT6 (Prop_lut6_I2_O)        0.307     9.881 r  seg_cat_OBUF[6]_inst_i_9/O
                         net (fo=4, routed)           1.090    10.971    counter/seg_cat_OBUF[2]_inst_i_1_2
    SLICE_X41Y42         LUT6 (Prop_lut6_I3_O)        0.124    11.095 r  counter/seg_cat_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.806    11.901    counter/sel0[0]
    SLICE_X43Y42         LUT4 (Prop_lut4_I0_O)        0.124    12.025 r  counter/seg_cat_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.320    14.345    seg_cat_OBUF[1]
    H15                  OBUF (Prop_obuf_I_O)         3.516    17.860 r  seg_cat_OBUF[1]_inst/O
                         net (fo=0)                   0.000    17.860    seg_cat[1]
    H15                                                               r  seg_cat[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 input_reg/op2_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            seg_cat[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.265ns  (logic 5.889ns (48.017%)  route 6.376ns (51.983%))
  Logic Levels:           7  (CARRY4=1 LUT4=2 LUT5=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.756     5.390    input_reg/CLK
    SLICE_X43Y41         FDRE                                         r  input_reg/op2_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y41         FDRE (Prop_fdre_C_Q)         0.456     5.846 f  input_reg/op2_reg[4]/Q
                         net (fo=3, routed)           1.146     6.993    input_reg/op2_reg[7]_0[4]
    SLICE_X43Y41         LUT5 (Prop_lut5_I4_O)        0.152     7.145 r  input_reg/led_reg[0]_i_12/O
                         net (fo=1, routed)           0.628     7.772    adder/led_reg[0]_i_1_2
    SLICE_X42Y43         LUT4 (Prop_lut4_I3_O)        0.326     8.098 r  adder/led_reg[0]_i_5/O
                         net (fo=1, routed)           0.000     8.098    input_reg/seg_cat_OBUF[6]_inst_i_10[1]
    SLICE_X42Y43         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643     8.741 r  input_reg/led_reg[0]_i_1/O[3]
                         net (fo=8, routed)           0.833     9.574    wSum[7]
    SLICE_X41Y43         LUT6 (Prop_lut6_I2_O)        0.307     9.881 r  seg_cat_OBUF[6]_inst_i_9/O
                         net (fo=4, routed)           1.090    10.971    counter/seg_cat_OBUF[2]_inst_i_1_2
    SLICE_X41Y42         LUT6 (Prop_lut6_I3_O)        0.124    11.095 r  counter/seg_cat_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.671    11.766    counter/sel0[0]
    SLICE_X43Y43         LUT4 (Prop_lut4_I0_O)        0.152    11.918 r  counter/seg_cat_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           2.008    13.926    seg_cat_OBUF[5]
    J16                  OBUF (Prop_obuf_I_O)         3.729    17.655 r  seg_cat_OBUF[5]_inst/O
                         net (fo=0)                   0.000    17.655    seg_cat[5]
    J16                                                               r  seg_cat[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 input_reg/op2_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            seg_cat[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.885ns  (logic 5.645ns (47.497%)  route 6.240ns (52.503%))
  Logic Levels:           7  (CARRY4=1 LUT4=2 LUT5=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.756     5.390    input_reg/CLK
    SLICE_X43Y41         FDRE                                         r  input_reg/op2_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y41         FDRE (Prop_fdre_C_Q)         0.456     5.846 f  input_reg/op2_reg[4]/Q
                         net (fo=3, routed)           1.146     6.993    input_reg/op2_reg[7]_0[4]
    SLICE_X43Y41         LUT5 (Prop_lut5_I4_O)        0.152     7.145 r  input_reg/led_reg[0]_i_12/O
                         net (fo=1, routed)           0.628     7.772    adder/led_reg[0]_i_1_2
    SLICE_X42Y43         LUT4 (Prop_lut4_I3_O)        0.326     8.098 r  adder/led_reg[0]_i_5/O
                         net (fo=1, routed)           0.000     8.098    input_reg/seg_cat_OBUF[6]_inst_i_10[1]
    SLICE_X42Y43         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643     8.741 r  input_reg/led_reg[0]_i_1/O[3]
                         net (fo=8, routed)           0.833     9.574    wSum[7]
    SLICE_X41Y43         LUT6 (Prop_lut6_I2_O)        0.307     9.881 r  seg_cat_OBUF[6]_inst_i_9/O
                         net (fo=4, routed)           1.090    10.971    counter/seg_cat_OBUF[2]_inst_i_1_2
    SLICE_X41Y42         LUT6 (Prop_lut6_I3_O)        0.124    11.095 r  counter/seg_cat_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.671    11.766    counter/sel0[0]
    SLICE_X43Y43         LUT4 (Prop_lut4_I1_O)        0.124    11.890 r  counter/seg_cat_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.872    13.762    seg_cat_OBUF[3]
    J15                  OBUF (Prop_obuf_I_O)         3.513    17.275 r  seg_cat_OBUF[3]_inst/O
                         net (fo=0)                   0.000    17.275    seg_cat[3]
    J15                                                               r  seg_cat[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 input_reg/op2_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            adder/led_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.522ns  (logic 1.748ns (49.628%)  route 1.774ns (50.372%))
  Logic Levels:           4  (CARRY4=2 LUT4=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.756     5.390    input_reg/CLK
    SLICE_X43Y41         FDRE                                         r  input_reg/op2_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y41         FDRE (Prop_fdre_C_Q)         0.456     5.846 f  input_reg/op2_reg[4]/Q
                         net (fo=3, routed)           1.146     6.993    input_reg/op2_reg[7]_0[4]
    SLICE_X43Y41         LUT5 (Prop_lut5_I4_O)        0.152     7.145 r  input_reg/led_reg[0]_i_12/O
                         net (fo=1, routed)           0.628     7.772    adder/led_reg[0]_i_1_2
    SLICE_X42Y43         LUT4 (Prop_lut4_I3_O)        0.326     8.098 r  adder/led_reg[0]_i_5/O
                         net (fo=1, routed)           0.000     8.098    input_reg/seg_cat_OBUF[6]_inst_i_10[1]
    SLICE_X42Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.631 r  input_reg/led_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.631    input_reg/led_reg[0]_i_1_n_0
    SLICE_X42Y44         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.281     8.912 r  input_reg/led_reg[1]_i_1/CO[0]
                         net (fo=2, routed)           0.000     8.912    adder/E[1]
    SLICE_X42Y44         LDCE                                         r  adder/led_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 input_reg/op2_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            adder/led_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.351ns  (logic 1.577ns (47.057%)  route 1.774ns (52.943%))
  Logic Levels:           3  (CARRY4=1 LUT4=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.756     5.390    input_reg/CLK
    SLICE_X43Y41         FDRE                                         r  input_reg/op2_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y41         FDRE (Prop_fdre_C_Q)         0.456     5.846 f  input_reg/op2_reg[4]/Q
                         net (fo=3, routed)           1.146     6.993    input_reg/op2_reg[7]_0[4]
    SLICE_X43Y41         LUT5 (Prop_lut5_I4_O)        0.152     7.145 r  input_reg/led_reg[0]_i_12/O
                         net (fo=1, routed)           0.628     7.772    adder/led_reg[0]_i_1_2
    SLICE_X42Y43         LUT4 (Prop_lut4_I3_O)        0.326     8.098 r  adder/led_reg[0]_i_5/O
                         net (fo=1, routed)           0.000     8.098    input_reg/seg_cat_OBUF[6]_inst_i_10[1]
    SLICE_X42Y43         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643     8.741 r  input_reg/led_reg[0]_i_1/O[3]
                         net (fo=8, routed)           0.000     8.741    adder/E[0]
    SLICE_X42Y43         LDCE                                         r  adder/led_reg[0]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 input_reg/op1_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            adder/led_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.437ns  (logic 0.287ns (65.630%)  route 0.150ns (34.370%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.594     1.472    input_reg/CLK
    SLICE_X43Y43         FDRE                                         r  input_reg/op1_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y43         FDRE (Prop_fdre_C_Q)         0.141     1.613 r  input_reg/op1_reg[6]/Q
                         net (fo=2, routed)           0.150     1.763    adder/led_reg[0]_i_1[6]
    SLICE_X42Y43         LUT4 (Prop_lut4_I0_O)        0.045     1.808 r  adder/led_reg[0]_i_4/O
                         net (fo=1, routed)           0.000     1.808    input_reg/seg_cat_OBUF[6]_inst_i_10[2]
    SLICE_X42Y43         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.101     1.909 r  input_reg/led_reg[0]_i_1/O[3]
                         net (fo=8, routed)           0.000     1.909    adder/E[0]
    SLICE_X42Y43         LDCE                                         r  adder/led_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 input_reg/op1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            adder/led_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.515ns  (logic 0.396ns (76.887%)  route 0.119ns (23.113%))
  Logic Levels:           3  (CARRY4=3)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.593     1.471    input_reg/CLK
    SLICE_X42Y42         FDRE                                         r  input_reg/op1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y42         FDRE (Prop_fdre_C_Q)         0.164     1.635 r  input_reg/op1_reg[2]/Q
                         net (fo=2, routed)           0.119     1.754    input_reg/Q[2]
    SLICE_X42Y42         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.119     1.873 r  input_reg/led_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.873    input_reg/led_reg[0]_i_2_n_0
    SLICE_X42Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     1.913 r  input_reg/led_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.913    input_reg/led_reg[0]_i_1_n_0
    SLICE_X42Y44         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.073     1.986 r  input_reg/led_reg[1]_i_1/CO[0]
                         net (fo=2, routed)           0.000     1.986    adder/E[1]
    SLICE_X42Y44         LDCE                                         r  adder/led_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 input_reg/op1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            seg_cat[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.569ns  (logic 1.660ns (64.620%)  route 0.909ns (35.380%))
  Logic Levels:           4  (CARRY4=1 LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.593     1.471    input_reg/CLK
    SLICE_X42Y41         FDRE                                         r  input_reg/op1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y41         FDRE (Prop_fdre_C_Q)         0.164     1.635 r  input_reg/op1_reg[0]/Q
                         net (fo=2, routed)           0.121     1.756    input_reg/Q[0]
    SLICE_X42Y42         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.129     1.885 r  input_reg/led_reg[0]_i_2/O[1]
                         net (fo=4, routed)           0.145     2.030    counter/O[1]
    SLICE_X41Y42         LUT6 (Prop_lut6_I2_O)        0.108     2.138 r  counter/seg_cat_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.230     2.368    counter/sel0[0]
    SLICE_X43Y43         LUT4 (Prop_lut4_I1_O)        0.045     2.413 r  counter/seg_cat_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.413     2.826    seg_cat_OBUF[3]
    J15                  OBUF (Prop_obuf_I_O)         1.214     4.040 r  seg_cat_OBUF[3]_inst/O
                         net (fo=0)                   0.000     4.040    seg_cat[3]
    J15                                                               r  seg_cat[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 input_reg/op1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            seg_cat[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.705ns  (logic 1.733ns (64.082%)  route 0.971ns (35.918%))
  Logic Levels:           4  (CARRY4=1 LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.593     1.471    input_reg/CLK
    SLICE_X42Y41         FDRE                                         r  input_reg/op1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y41         FDRE (Prop_fdre_C_Q)         0.164     1.635 r  input_reg/op1_reg[0]/Q
                         net (fo=2, routed)           0.121     1.756    input_reg/Q[0]
    SLICE_X42Y42         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.129     1.885 r  input_reg/led_reg[0]_i_2/O[1]
                         net (fo=4, routed)           0.145     2.030    counter/O[1]
    SLICE_X41Y42         LUT6 (Prop_lut6_I2_O)        0.108     2.138 r  counter/seg_cat_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.230     2.368    counter/sel0[0]
    SLICE_X43Y43         LUT4 (Prop_lut4_I0_O)        0.043     2.411 r  counter/seg_cat_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           0.476     2.886    seg_cat_OBUF[5]
    J16                  OBUF (Prop_obuf_I_O)         1.289     4.176 r  seg_cat_OBUF[5]_inst/O
                         net (fo=0)                   0.000     4.176    seg_cat[5]
    J16                                                               r  seg_cat[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 input_reg/op1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            seg_cat[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.726ns  (logic 1.773ns (65.018%)  route 0.954ns (34.982%))
  Logic Levels:           4  (CARRY4=1 LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.593     1.471    input_reg/CLK
    SLICE_X42Y41         FDRE                                         r  input_reg/op1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y41         FDRE (Prop_fdre_C_Q)         0.164     1.635 r  input_reg/op1_reg[0]/Q
                         net (fo=2, routed)           0.121     1.756    input_reg/Q[0]
    SLICE_X42Y42         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.129     1.885 r  input_reg/led_reg[0]_i_2/O[1]
                         net (fo=4, routed)           0.145     2.030    counter/O[1]
    SLICE_X41Y42         LUT6 (Prop_lut6_I2_O)        0.108     2.138 r  counter/seg_cat_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.154     2.292    counter/sel0[0]
    SLICE_X43Y43         LUT4 (Prop_lut4_I1_O)        0.048     2.340 r  counter/seg_cat_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.534     2.874    seg_cat_OBUF[0]
    K14                  OBUF (Prop_obuf_I_O)         1.324     4.197 r  seg_cat_OBUF[0]_inst/O
                         net (fo=0)                   0.000     4.197    seg_cat[0]
    K14                                                               r  seg_cat[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 input_reg/op1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            seg_cat[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.729ns  (logic 1.680ns (61.586%)  route 1.048ns (38.414%))
  Logic Levels:           4  (CARRY4=1 LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.593     1.471    input_reg/CLK
    SLICE_X42Y41         FDRE                                         r  input_reg/op1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y41         FDRE (Prop_fdre_C_Q)         0.164     1.635 r  input_reg/op1_reg[0]/Q
                         net (fo=2, routed)           0.121     1.756    input_reg/Q[0]
    SLICE_X42Y42         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.129     1.885 r  input_reg/led_reg[0]_i_2/O[1]
                         net (fo=4, routed)           0.145     2.030    counter/O[1]
    SLICE_X41Y42         LUT6 (Prop_lut6_I2_O)        0.108     2.138 f  counter/seg_cat_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.154     2.292    counter/sel0[0]
    SLICE_X43Y43         LUT4 (Prop_lut4_I2_O)        0.045     2.337 r  counter/seg_cat_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.629     2.965    seg_cat_OBUF[2]
    J18                  OBUF (Prop_obuf_I_O)         1.234     4.200 r  seg_cat_OBUF[2]_inst/O
                         net (fo=0)                   0.000     4.200    seg_cat[2]
    J18                                                               r  seg_cat[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 input_reg/op1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            seg_cat[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.784ns  (logic 1.663ns (59.729%)  route 1.121ns (40.271%))
  Logic Levels:           4  (CARRY4=1 LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.593     1.471    input_reg/CLK
    SLICE_X42Y41         FDRE                                         r  input_reg/op1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y41         FDRE (Prop_fdre_C_Q)         0.164     1.635 r  input_reg/op1_reg[0]/Q
                         net (fo=2, routed)           0.121     1.756    input_reg/Q[0]
    SLICE_X42Y42         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.129     1.885 r  input_reg/led_reg[0]_i_2/O[1]
                         net (fo=4, routed)           0.210     2.095    counter/O[1]
    SLICE_X43Y42         LUT6 (Prop_lut6_I5_O)        0.108     2.203 r  counter/seg_cat_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.170     2.372    counter/sel0[1]
    SLICE_X43Y42         LUT4 (Prop_lut4_I1_O)        0.045     2.417 r  counter/seg_cat_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.621     3.038    seg_cat_OBUF[1]
    H15                  OBUF (Prop_obuf_I_O)         1.217     4.255 r  seg_cat_OBUF[1]_inst/O
                         net (fo=0)                   0.000     4.255    seg_cat[1]
    H15                                                               r  seg_cat[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 input_reg/op2_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            seg_cat[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.994ns  (logic 1.753ns (58.542%)  route 1.241ns (41.458%))
  Logic Levels:           6  (CARRY4=1 LUT4=2 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.593     1.471    input_reg/CLK
    SLICE_X43Y41         FDRE                                         r  input_reg/op2_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y41         FDRE (Prop_fdre_C_Q)         0.141     1.612 r  input_reg/op2_reg[4]/Q
                         net (fo=3, routed)           0.140     1.752    adder/led_reg[0]_i_1_0[4]
    SLICE_X42Y43         LUT4 (Prop_lut4_I1_O)        0.045     1.797 r  adder/led_reg[0]_i_6/O
                         net (fo=1, routed)           0.000     1.797    input_reg/seg_cat_OBUF[6]_inst_i_10[0]
    SLICE_X42Y43         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.867 r  input_reg/led_reg[0]_i_1/O[0]
                         net (fo=6, routed)           0.149     2.016    input_reg_n_15
    SLICE_X40Y43         LUT6 (Prop_lut6_I2_O)        0.105     2.121 r  seg_cat_OBUF[6]_inst_i_6/O
                         net (fo=1, routed)           0.097     2.218    counter/bcd[2]
    SLICE_X43Y43         LUT6 (Prop_lut6_I0_O)        0.045     2.263 r  counter/seg_cat_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.104     2.367    counter/sel0[3]
    SLICE_X43Y43         LUT4 (Prop_lut4_I0_O)        0.051     2.418 r  counter/seg_cat_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           0.752     3.169    seg_cat_OBUF[6]
    H18                  OBUF (Prop_obuf_I_O)         1.296     4.465 r  seg_cat_OBUF[6]_inst/O
                         net (fo=0)                   0.000     4.465    seg_cat[6]
    H18                                                               r  seg_cat[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 input_reg/op2_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            seg_cat[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.135ns  (logic 1.747ns (55.716%)  route 1.389ns (44.284%))
  Logic Levels:           6  (CARRY4=1 LUT4=2 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.593     1.471    input_reg/CLK
    SLICE_X43Y41         FDRE                                         r  input_reg/op2_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y41         FDRE (Prop_fdre_C_Q)         0.141     1.612 r  input_reg/op2_reg[4]/Q
                         net (fo=3, routed)           0.140     1.752    adder/led_reg[0]_i_1_0[4]
    SLICE_X42Y43         LUT4 (Prop_lut4_I1_O)        0.045     1.797 r  adder/led_reg[0]_i_6/O
                         net (fo=1, routed)           0.000     1.797    input_reg/seg_cat_OBUF[6]_inst_i_10[0]
    SLICE_X42Y43         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.867 r  input_reg/led_reg[0]_i_1/O[0]
                         net (fo=6, routed)           0.149     2.016    input_reg_n_15
    SLICE_X40Y43         LUT6 (Prop_lut6_I2_O)        0.105     2.121 f  seg_cat_OBUF[6]_inst_i_6/O
                         net (fo=1, routed)           0.097     2.218    counter/bcd[2]
    SLICE_X43Y43         LUT6 (Prop_lut6_I0_O)        0.045     2.263 f  counter/seg_cat_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.104     2.367    counter/sel0[3]
    SLICE_X43Y43         LUT4 (Prop_lut4_I0_O)        0.045     2.412 r  counter/seg_cat_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.899     3.310    seg_cat_OBUF[4]
    M17                  OBUF (Prop_obuf_I_O)         1.296     4.606 r  seg_cat_OBUF[4]_inst/O
                         net (fo=0)                   0.000     4.606    seg_cat[4]
    M17                                                               r  seg_cat[4] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay            50 Endpoints
Min Delay            50 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sw[3]
                            (input port)
  Destination:            input_reg/op1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.794ns  (logic 1.474ns (38.858%)  route 2.320ns (61.142%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.936ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.936ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N16                                               0.000     0.000 r  sw[3] (IN)
                         net (fo=0)                   0.000     0.000    sw[3]
    N16                  IBUF (Prop_ibuf_I_O)         1.474     1.474 r  sw_IBUF[3]_inst/O
                         net (fo=2, routed)           2.320     3.794    input_reg/D[3]
    SLICE_X42Y42         FDRE                                         r  input_reg/op1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387     1.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.578     4.936    input_reg/CLK
    SLICE_X42Y42         FDRE                                         r  input_reg/op1_reg[3]/C

Slack:                    inf
  Source:                 sw[2]
                            (input port)
  Destination:            input_reg/op1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.650ns  (logic 1.451ns (39.753%)  route 2.199ns (60.247%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.936ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.936ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R16                                               0.000     0.000 r  sw[2] (IN)
                         net (fo=0)                   0.000     0.000    sw[2]
    R16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  sw_IBUF[2]_inst/O
                         net (fo=2, routed)           2.199     3.650    input_reg/D[2]
    SLICE_X42Y42         FDRE                                         r  input_reg/op1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387     1.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.578     4.936    input_reg/CLK
    SLICE_X42Y42         FDRE                                         r  input_reg/op1_reg[2]/C

Slack:                    inf
  Source:                 sw[2]
                            (input port)
  Destination:            input_reg/op2_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.464ns  (logic 1.451ns (41.882%)  route 2.013ns (58.119%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.936ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.936ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R16                                               0.000     0.000 r  sw[2] (IN)
                         net (fo=0)                   0.000     0.000    sw[2]
    R16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  sw_IBUF[2]_inst/O
                         net (fo=2, routed)           2.013     3.464    input_reg/D[2]
    SLICE_X43Y42         FDRE                                         r  input_reg/op2_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387     1.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.578     4.936    input_reg/CLK
    SLICE_X43Y42         FDRE                                         r  input_reg/op2_reg[2]/C

Slack:                    inf
  Source:                 sw[1]
                            (input port)
  Destination:            input_reg/op2_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.388ns  (logic 1.479ns (43.639%)  route 1.910ns (56.361%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.936ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.936ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U20                                               0.000     0.000 r  sw[1] (IN)
                         net (fo=0)                   0.000     0.000    sw[1]
    U20                  IBUF (Prop_ibuf_I_O)         1.479     1.479 r  sw_IBUF[1]_inst/O
                         net (fo=2, routed)           1.910     3.388    input_reg/D[1]
    SLICE_X43Y41         FDRE                                         r  input_reg/op2_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387     1.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.578     4.936    input_reg/CLK
    SLICE_X43Y41         FDRE                                         r  input_reg/op2_reg[1]/C

Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            input_reg/op2_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.296ns  (logic 1.447ns (43.895%)  route 1.849ns (56.105%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.936ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.936ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R17                                               0.000     0.000 r  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    R17                  IBUF (Prop_ibuf_I_O)         1.447     1.447 r  sw_IBUF[0]_inst/O
                         net (fo=2, routed)           1.849     3.296    input_reg/D[0]
    SLICE_X43Y41         FDRE                                         r  input_reg/op2_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387     1.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.578     4.936    input_reg/CLK
    SLICE_X43Y41         FDRE                                         r  input_reg/op2_reg[0]/C

Slack:                    inf
  Source:                 sw[1]
                            (input port)
  Destination:            input_reg/op1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.199ns  (logic 1.479ns (46.220%)  route 1.721ns (53.780%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.936ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.936ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U20                                               0.000     0.000 r  sw[1] (IN)
                         net (fo=0)                   0.000     0.000    sw[1]
    U20                  IBUF (Prop_ibuf_I_O)         1.479     1.479 r  sw_IBUF[1]_inst/O
                         net (fo=2, routed)           1.721     3.199    input_reg/D[1]
    SLICE_X42Y41         FDRE                                         r  input_reg/op1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387     1.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.578     4.936    input_reg/CLK
    SLICE_X42Y41         FDRE                                         r  input_reg/op1_reg[1]/C

Slack:                    inf
  Source:                 en[0]
                            (input port)
  Destination:            input_reg/op1_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.144ns  (logic 1.583ns (50.340%)  route 1.561ns (49.660%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.936ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.936ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W14                                               0.000     0.000 r  en[0] (IN)
                         net (fo=0)                   0.000     0.000    en[0]
    W14                  IBUF (Prop_ibuf_I_O)         1.583     1.583 r  en_IBUF[0]_inst/O
                         net (fo=8, routed)           1.561     3.144    input_reg/en_IBUF[0]
    SLICE_X42Y42         FDRE                                         r  input_reg/op1_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387     1.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.578     4.936    input_reg/CLK
    SLICE_X42Y42         FDRE                                         r  input_reg/op1_reg[2]/C

Slack:                    inf
  Source:                 en[0]
                            (input port)
  Destination:            input_reg/op1_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.144ns  (logic 1.583ns (50.340%)  route 1.561ns (49.660%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.936ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.936ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W14                                               0.000     0.000 r  en[0] (IN)
                         net (fo=0)                   0.000     0.000    en[0]
    W14                  IBUF (Prop_ibuf_I_O)         1.583     1.583 r  en_IBUF[0]_inst/O
                         net (fo=8, routed)           1.561     3.144    input_reg/en_IBUF[0]
    SLICE_X42Y42         FDRE                                         r  input_reg/op1_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387     1.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.578     4.936    input_reg/CLK
    SLICE_X42Y42         FDRE                                         r  input_reg/op1_reg[3]/C

Slack:                    inf
  Source:                 sw[3]
                            (input port)
  Destination:            input_reg/op2_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.124ns  (logic 1.474ns (47.185%)  route 1.650ns (52.815%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.936ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.936ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N16                                               0.000     0.000 r  sw[3] (IN)
                         net (fo=0)                   0.000     0.000    sw[3]
    N16                  IBUF (Prop_ibuf_I_O)         1.474     1.474 r  sw_IBUF[3]_inst/O
                         net (fo=2, routed)           1.650     3.124    input_reg/D[3]
    SLICE_X43Y42         FDRE                                         r  input_reg/op2_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387     1.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.578     4.936    input_reg/CLK
    SLICE_X43Y42         FDRE                                         r  input_reg/op2_reg[3]/C

Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            input_reg/op1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.107ns  (logic 1.447ns (46.569%)  route 1.660ns (53.431%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.936ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.936ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R17                                               0.000     0.000 r  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    R17                  IBUF (Prop_ibuf_I_O)         1.447     1.447 r  sw_IBUF[0]_inst/O
                         net (fo=2, routed)           1.660     3.107    input_reg/D[0]
    SLICE_X42Y41         FDRE                                         r  input_reg/op1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387     1.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.578     4.936    input_reg/CLK
    SLICE_X42Y41         FDRE                                         r  input_reg/op1_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            newClk/count_reg[4]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.627ns  (logic 0.244ns (38.961%)  route 0.383ns (61.039%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.983ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M14                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    M14                  IBUF (Prop_ibuf_I_O)         0.244     0.244 f  rst_IBUF_inst/O
                         net (fo=18, routed)          0.383     0.627    newClk/rst
    SLICE_X43Y54         FDCE                                         f  newClk/count_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.858     1.983    newClk/clk
    SLICE_X43Y54         FDCE                                         r  newClk/count_reg[4]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            newClk/count_reg[5]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.627ns  (logic 0.244ns (38.961%)  route 0.383ns (61.039%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.983ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M14                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    M14                  IBUF (Prop_ibuf_I_O)         0.244     0.244 f  rst_IBUF_inst/O
                         net (fo=18, routed)          0.383     0.627    newClk/rst
    SLICE_X43Y54         FDCE                                         f  newClk/count_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.858     1.983    newClk/clk
    SLICE_X43Y54         FDCE                                         r  newClk/count_reg[5]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            newClk/count_reg[6]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.627ns  (logic 0.244ns (38.961%)  route 0.383ns (61.039%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.983ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M14                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    M14                  IBUF (Prop_ibuf_I_O)         0.244     0.244 f  rst_IBUF_inst/O
                         net (fo=18, routed)          0.383     0.627    newClk/rst
    SLICE_X43Y54         FDCE                                         f  newClk/count_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.858     1.983    newClk/clk
    SLICE_X43Y54         FDCE                                         r  newClk/count_reg[6]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            newClk/count_reg[7]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.627ns  (logic 0.244ns (38.961%)  route 0.383ns (61.039%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.983ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M14                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    M14                  IBUF (Prop_ibuf_I_O)         0.244     0.244 f  rst_IBUF_inst/O
                         net (fo=18, routed)          0.383     0.627    newClk/rst
    SLICE_X43Y54         FDCE                                         f  newClk/count_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.858     1.983    newClk/clk
    SLICE_X43Y54         FDCE                                         r  newClk/count_reg[7]/C

Slack:                    inf
  Source:                 en[1]
                            (input port)
  Destination:            input_reg/op2_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.657ns  (logic 0.306ns (46.615%)  route 0.351ns (53.385%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.987ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W13                                               0.000     0.000 r  en[1] (IN)
                         net (fo=0)                   0.000     0.000    en[1]
    W13                  IBUF (Prop_ibuf_I_O)         0.306     0.306 r  en_IBUF[1]_inst/O
                         net (fo=8, routed)           0.351     0.657    input_reg/en_IBUF[1]
    SLICE_X43Y42         FDRE                                         r  input_reg/op2_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.862     1.987    input_reg/CLK
    SLICE_X43Y42         FDRE                                         r  input_reg/op2_reg[2]/C

Slack:                    inf
  Source:                 en[1]
                            (input port)
  Destination:            input_reg/op2_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.657ns  (logic 0.306ns (46.615%)  route 0.351ns (53.385%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.987ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W13                                               0.000     0.000 r  en[1] (IN)
                         net (fo=0)                   0.000     0.000    en[1]
    W13                  IBUF (Prop_ibuf_I_O)         0.306     0.306 r  en_IBUF[1]_inst/O
                         net (fo=8, routed)           0.351     0.657    input_reg/en_IBUF[1]
    SLICE_X43Y42         FDRE                                         r  input_reg/op2_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.862     1.987    input_reg/CLK
    SLICE_X43Y42         FDRE                                         r  input_reg/op2_reg[3]/C

Slack:                    inf
  Source:                 en[1]
                            (input port)
  Destination:            input_reg/op2_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.657ns  (logic 0.306ns (46.615%)  route 0.351ns (53.385%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.987ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W13                                               0.000     0.000 r  en[1] (IN)
                         net (fo=0)                   0.000     0.000    en[1]
    W13                  IBUF (Prop_ibuf_I_O)         0.306     0.306 r  en_IBUF[1]_inst/O
                         net (fo=8, routed)           0.351     0.657    input_reg/en_IBUF[1]
    SLICE_X43Y42         FDRE                                         r  input_reg/op2_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.862     1.987    input_reg/CLK
    SLICE_X43Y42         FDRE                                         r  input_reg/op2_reg[5]/C

Slack:                    inf
  Source:                 en[1]
                            (input port)
  Destination:            input_reg/op2_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.657ns  (logic 0.306ns (46.615%)  route 0.351ns (53.385%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.987ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W13                                               0.000     0.000 r  en[1] (IN)
                         net (fo=0)                   0.000     0.000    en[1]
    W13                  IBUF (Prop_ibuf_I_O)         0.306     0.306 r  en_IBUF[1]_inst/O
                         net (fo=8, routed)           0.351     0.657    input_reg/en_IBUF[1]
    SLICE_X43Y42         FDRE                                         r  input_reg/op2_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.862     1.987    input_reg/CLK
    SLICE_X43Y42         FDRE                                         r  input_reg/op2_reg[6]/C

Slack:                    inf
  Source:                 en[1]
                            (input port)
  Destination:            input_reg/op2_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.657ns  (logic 0.306ns (46.615%)  route 0.351ns (53.385%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.987ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W13                                               0.000     0.000 r  en[1] (IN)
                         net (fo=0)                   0.000     0.000    en[1]
    W13                  IBUF (Prop_ibuf_I_O)         0.306     0.306 r  en_IBUF[1]_inst/O
                         net (fo=8, routed)           0.351     0.657    input_reg/en_IBUF[1]
    SLICE_X43Y42         FDRE                                         r  input_reg/op2_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.862     1.987    input_reg/CLK
    SLICE_X43Y42         FDRE                                         r  input_reg/op2_reg[7]/C

Slack:                    inf
  Source:                 en[1]
                            (input port)
  Destination:            input_reg/op2_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.658ns  (logic 0.306ns (46.558%)  route 0.352ns (53.442%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.987ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W13                                               0.000     0.000 r  en[1] (IN)
                         net (fo=0)                   0.000     0.000    en[1]
    W13                  IBUF (Prop_ibuf_I_O)         0.306     0.306 r  en_IBUF[1]_inst/O
                         net (fo=8, routed)           0.352     0.658    input_reg/en_IBUF[1]
    SLICE_X43Y41         FDRE                                         r  input_reg/op2_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.862     1.987    input_reg/CLK
    SLICE_X43Y41         FDRE                                         r  input_reg/op2_reg[0]/C





