// Generated by PeakRDL-regblock - A free and open-source SystemVerilog generator
//  https://github.com/SystemRDL/PeakRDL-regblock

package gpu_regs_pkg;

    localparam GPU_REGS_DATA_WIDTH = 64;
    localparam GPU_REGS_MIN_ADDR_WIDTH = 10;
    localparam GPU_REGS_SIZE = 'h400;
    localparam ADDR_STRIDE = 'h8;

    typedef struct {
        logic [7:0] value;
    } gpu_regs__color_reg__COLOR0_R__out_t;

    typedef struct {
        logic [7:0] value;
    } gpu_regs__color_reg__COLOR0_G__out_t;

    typedef struct {
        logic [7:0] value;
    } gpu_regs__color_reg__COLOR0_B__out_t;

    typedef struct {
        logic [7:0] value;
    } gpu_regs__color_reg__COLOR0_A__out_t;

    typedef struct {
        logic [7:0] value;
    } gpu_regs__color_reg__COLOR1_R__out_t;

    typedef struct {
        logic [7:0] value;
    } gpu_regs__color_reg__COLOR1_G__out_t;

    typedef struct {
        logic [7:0] value;
    } gpu_regs__color_reg__COLOR1_B__out_t;

    typedef struct {
        logic [7:0] value;
    } gpu_regs__color_reg__COLOR1_A__out_t;

    typedef struct {
        gpu_regs__color_reg__COLOR0_R__out_t COLOR0_R;
        gpu_regs__color_reg__COLOR0_G__out_t COLOR0_G;
        gpu_regs__color_reg__COLOR0_B__out_t COLOR0_B;
        gpu_regs__color_reg__COLOR0_A__out_t COLOR0_A;
        gpu_regs__color_reg__COLOR1_R__out_t COLOR1_R;
        gpu_regs__color_reg__COLOR1_G__out_t COLOR1_G;
        gpu_regs__color_reg__COLOR1_B__out_t COLOR1_B;
        gpu_regs__color_reg__COLOR1_A__out_t COLOR1_A;
    } gpu_regs__color_reg__out_t;

    typedef struct {
        logic [15:0] value;
    } gpu_regs__uv0_uv1_reg__UV0_UQ__out_t;

    typedef struct {
        logic [15:0] value;
    } gpu_regs__uv0_uv1_reg__UV0_VQ__out_t;

    typedef struct {
        logic [15:0] value;
    } gpu_regs__uv0_uv1_reg__UV1_UQ__out_t;

    typedef struct {
        logic [15:0] value;
    } gpu_regs__uv0_uv1_reg__UV1_VQ__out_t;

    typedef struct {
        gpu_regs__uv0_uv1_reg__UV0_UQ__out_t UV0_UQ;
        gpu_regs__uv0_uv1_reg__UV0_VQ__out_t UV0_VQ;
        gpu_regs__uv0_uv1_reg__UV1_UQ__out_t UV1_UQ;
        gpu_regs__uv0_uv1_reg__UV1_VQ__out_t UV1_VQ;
    } gpu_regs__uv0_uv1_reg__out_t;

    typedef struct {
        logic [15:0] value;
    } gpu_regs__vertex_reg__X__out_t;

    typedef struct {
        logic [15:0] value;
    } gpu_regs__vertex_reg__Y__out_t;

    typedef struct {
        logic [15:0] value;
    } gpu_regs__vertex_reg__Z__out_t;

    typedef struct {
        logic [15:0] value;
    } gpu_regs__vertex_reg__Q__out_t;

    typedef struct {
        gpu_regs__vertex_reg__X__out_t X;
        gpu_regs__vertex_reg__Y__out_t Y;
        gpu_regs__vertex_reg__Z__out_t Z;
        gpu_regs__vertex_reg__Q__out_t Q;
    } gpu_regs__vertex_reg__out_t;

    typedef struct {
        logic value;
    } gpu_regs__tex_cfg_reg__ENABLE__out_t;

    typedef struct {
        logic value;
    } gpu_regs__tex_cfg_reg__RSVD_1__out_t;

    typedef struct {
        logic [1:0] value;
    } gpu_regs__tex_cfg_reg__FILTER__out_t;

    typedef struct {
        logic [2:0] value;
    } gpu_regs__tex_cfg_reg__FORMAT__out_t;

    typedef struct {
        logic value;
    } gpu_regs__tex_cfg_reg__RSVD_7__out_t;

    typedef struct {
        logic [3:0] value;
    } gpu_regs__tex_cfg_reg__WIDTH_LOG2__out_t;

    typedef struct {
        logic [3:0] value;
    } gpu_regs__tex_cfg_reg__HEIGHT_LOG2__out_t;

    typedef struct {
        logic [1:0] value;
    } gpu_regs__tex_cfg_reg__U_WRAP__out_t;

    typedef struct {
        logic [1:0] value;
    } gpu_regs__tex_cfg_reg__V_WRAP__out_t;

    typedef struct {
        logic [3:0] value;
    } gpu_regs__tex_cfg_reg__MIP_LEVELS__out_t;

    typedef struct {
        logic [7:0] value;
    } gpu_regs__tex_cfg_reg__RSVD_MID__out_t;

    typedef struct {
        logic [15:0] value;
    } gpu_regs__tex_cfg_reg__BASE_ADDR__out_t;

    typedef struct {
        logic [15:0] value;
    } gpu_regs__tex_cfg_reg__RSVD_HI__out_t;

    typedef struct {
        gpu_regs__tex_cfg_reg__ENABLE__out_t ENABLE;
        gpu_regs__tex_cfg_reg__RSVD_1__out_t RSVD_1;
        gpu_regs__tex_cfg_reg__FILTER__out_t FILTER;
        gpu_regs__tex_cfg_reg__FORMAT__out_t FORMAT;
        gpu_regs__tex_cfg_reg__RSVD_7__out_t RSVD_7;
        gpu_regs__tex_cfg_reg__WIDTH_LOG2__out_t WIDTH_LOG2;
        gpu_regs__tex_cfg_reg__HEIGHT_LOG2__out_t HEIGHT_LOG2;
        gpu_regs__tex_cfg_reg__U_WRAP__out_t U_WRAP;
        gpu_regs__tex_cfg_reg__V_WRAP__out_t V_WRAP;
        gpu_regs__tex_cfg_reg__MIP_LEVELS__out_t MIP_LEVELS;
        gpu_regs__tex_cfg_reg__RSVD_MID__out_t RSVD_MID;
        gpu_regs__tex_cfg_reg__BASE_ADDR__out_t BASE_ADDR;
        gpu_regs__tex_cfg_reg__RSVD_HI__out_t RSVD_HI;
    } gpu_regs__tex_cfg_reg__out_t;

    typedef struct {
        logic [3:0] value;
    } gpu_regs__cc_mode_reg__C0_RGB_A__out_t;

    typedef struct {
        logic [3:0] value;
    } gpu_regs__cc_mode_reg__C0_RGB_B__out_t;

    typedef struct {
        logic [3:0] value;
    } gpu_regs__cc_mode_reg__C0_RGB_C__out_t;

    typedef struct {
        logic [3:0] value;
    } gpu_regs__cc_mode_reg__C0_RGB_D__out_t;

    typedef struct {
        logic [3:0] value;
    } gpu_regs__cc_mode_reg__C0_ALPHA_A__out_t;

    typedef struct {
        logic [3:0] value;
    } gpu_regs__cc_mode_reg__C0_ALPHA_B__out_t;

    typedef struct {
        logic [3:0] value;
    } gpu_regs__cc_mode_reg__C0_ALPHA_C__out_t;

    typedef struct {
        logic [3:0] value;
    } gpu_regs__cc_mode_reg__C0_ALPHA_D__out_t;

    typedef struct {
        logic [3:0] value;
    } gpu_regs__cc_mode_reg__C1_RGB_A__out_t;

    typedef struct {
        logic [3:0] value;
    } gpu_regs__cc_mode_reg__C1_RGB_B__out_t;

    typedef struct {
        logic [3:0] value;
    } gpu_regs__cc_mode_reg__C1_RGB_C__out_t;

    typedef struct {
        logic [3:0] value;
    } gpu_regs__cc_mode_reg__C1_RGB_D__out_t;

    typedef struct {
        logic [3:0] value;
    } gpu_regs__cc_mode_reg__C1_ALPHA_A__out_t;

    typedef struct {
        logic [3:0] value;
    } gpu_regs__cc_mode_reg__C1_ALPHA_B__out_t;

    typedef struct {
        logic [3:0] value;
    } gpu_regs__cc_mode_reg__C1_ALPHA_C__out_t;

    typedef struct {
        logic [3:0] value;
    } gpu_regs__cc_mode_reg__C1_ALPHA_D__out_t;

    typedef struct {
        gpu_regs__cc_mode_reg__C0_RGB_A__out_t C0_RGB_A;
        gpu_regs__cc_mode_reg__C0_RGB_B__out_t C0_RGB_B;
        gpu_regs__cc_mode_reg__C0_RGB_C__out_t C0_RGB_C;
        gpu_regs__cc_mode_reg__C0_RGB_D__out_t C0_RGB_D;
        gpu_regs__cc_mode_reg__C0_ALPHA_A__out_t C0_ALPHA_A;
        gpu_regs__cc_mode_reg__C0_ALPHA_B__out_t C0_ALPHA_B;
        gpu_regs__cc_mode_reg__C0_ALPHA_C__out_t C0_ALPHA_C;
        gpu_regs__cc_mode_reg__C0_ALPHA_D__out_t C0_ALPHA_D;
        gpu_regs__cc_mode_reg__C1_RGB_A__out_t C1_RGB_A;
        gpu_regs__cc_mode_reg__C1_RGB_B__out_t C1_RGB_B;
        gpu_regs__cc_mode_reg__C1_RGB_C__out_t C1_RGB_C;
        gpu_regs__cc_mode_reg__C1_RGB_D__out_t C1_RGB_D;
        gpu_regs__cc_mode_reg__C1_ALPHA_A__out_t C1_ALPHA_A;
        gpu_regs__cc_mode_reg__C1_ALPHA_B__out_t C1_ALPHA_B;
        gpu_regs__cc_mode_reg__C1_ALPHA_C__out_t C1_ALPHA_C;
        gpu_regs__cc_mode_reg__C1_ALPHA_D__out_t C1_ALPHA_D;
    } gpu_regs__cc_mode_reg__out_t;

    typedef struct {
        logic [7:0] value;
    } gpu_regs__const_color_reg__CONST0_R__out_t;

    typedef struct {
        logic [7:0] value;
    } gpu_regs__const_color_reg__CONST0_G__out_t;

    typedef struct {
        logic [7:0] value;
    } gpu_regs__const_color_reg__CONST0_B__out_t;

    typedef struct {
        logic [7:0] value;
    } gpu_regs__const_color_reg__CONST0_A__out_t;

    typedef struct {
        logic [7:0] value;
    } gpu_regs__const_color_reg__CONST1_R__out_t;

    typedef struct {
        logic [7:0] value;
    } gpu_regs__const_color_reg__CONST1_G__out_t;

    typedef struct {
        logic [7:0] value;
    } gpu_regs__const_color_reg__CONST1_B__out_t;

    typedef struct {
        logic [7:0] value;
    } gpu_regs__const_color_reg__CONST1_A__out_t;

    typedef struct {
        gpu_regs__const_color_reg__CONST0_R__out_t CONST0_R;
        gpu_regs__const_color_reg__CONST0_G__out_t CONST0_G;
        gpu_regs__const_color_reg__CONST0_B__out_t CONST0_B;
        gpu_regs__const_color_reg__CONST0_A__out_t CONST0_A;
        gpu_regs__const_color_reg__CONST1_R__out_t CONST1_R;
        gpu_regs__const_color_reg__CONST1_G__out_t CONST1_G;
        gpu_regs__const_color_reg__CONST1_B__out_t CONST1_B;
        gpu_regs__const_color_reg__CONST1_A__out_t CONST1_A;
    } gpu_regs__const_color_reg__out_t;

    typedef struct {
        logic value;
    } gpu_regs__render_mode_reg__GOURAUD__out_t;

    typedef struct {
        logic value;
    } gpu_regs__render_mode_reg__RSVD_1__out_t;

    typedef struct {
        logic value;
    } gpu_regs__render_mode_reg__Z_TEST_EN__out_t;

    typedef struct {
        logic value;
    } gpu_regs__render_mode_reg__Z_WRITE_EN__out_t;

    typedef struct {
        logic value;
    } gpu_regs__render_mode_reg__COLOR_WRITE_EN__out_t;

    typedef struct {
        logic [1:0] value;
    } gpu_regs__render_mode_reg__CULL_MODE__out_t;

    typedef struct {
        logic [2:0] value;
    } gpu_regs__render_mode_reg__ALPHA_BLEND__out_t;

    typedef struct {
        logic value;
    } gpu_regs__render_mode_reg__DITHER_EN__out_t;

    typedef struct {
        logic [1:0] value;
    } gpu_regs__render_mode_reg__DITHER_PATTERN__out_t;

    typedef struct {
        logic [2:0] value;
    } gpu_regs__render_mode_reg__Z_COMPARE__out_t;

    typedef struct {
        logic value;
    } gpu_regs__render_mode_reg__STIPPLE_EN__out_t;

    typedef struct {
        logic [1:0] value;
    } gpu_regs__render_mode_reg__ALPHA_TEST_FUNC__out_t;

    typedef struct {
        logic [7:0] value;
    } gpu_regs__render_mode_reg__ALPHA_REF__out_t;

    typedef struct {
        logic [36:0] value;
    } gpu_regs__render_mode_reg__RSVD_HI__out_t;

    typedef struct {
        gpu_regs__render_mode_reg__GOURAUD__out_t GOURAUD;
        gpu_regs__render_mode_reg__RSVD_1__out_t RSVD_1;
        gpu_regs__render_mode_reg__Z_TEST_EN__out_t Z_TEST_EN;
        gpu_regs__render_mode_reg__Z_WRITE_EN__out_t Z_WRITE_EN;
        gpu_regs__render_mode_reg__COLOR_WRITE_EN__out_t COLOR_WRITE_EN;
        gpu_regs__render_mode_reg__CULL_MODE__out_t CULL_MODE;
        gpu_regs__render_mode_reg__ALPHA_BLEND__out_t ALPHA_BLEND;
        gpu_regs__render_mode_reg__DITHER_EN__out_t DITHER_EN;
        gpu_regs__render_mode_reg__DITHER_PATTERN__out_t DITHER_PATTERN;
        gpu_regs__render_mode_reg__Z_COMPARE__out_t Z_COMPARE;
        gpu_regs__render_mode_reg__STIPPLE_EN__out_t STIPPLE_EN;
        gpu_regs__render_mode_reg__ALPHA_TEST_FUNC__out_t ALPHA_TEST_FUNC;
        gpu_regs__render_mode_reg__ALPHA_REF__out_t ALPHA_REF;
        gpu_regs__render_mode_reg__RSVD_HI__out_t RSVD_HI;
    } gpu_regs__render_mode_reg__out_t;

    typedef struct {
        logic [15:0] value;
    } gpu_regs__z_range_reg__Z_RANGE_MIN__out_t;

    typedef struct {
        logic [15:0] value;
    } gpu_regs__z_range_reg__Z_RANGE_MAX__out_t;

    typedef struct {
        logic [31:0] value;
    } gpu_regs__z_range_reg__RSVD__out_t;

    typedef struct {
        gpu_regs__z_range_reg__Z_RANGE_MIN__out_t Z_RANGE_MIN;
        gpu_regs__z_range_reg__Z_RANGE_MAX__out_t Z_RANGE_MAX;
        gpu_regs__z_range_reg__RSVD__out_t RSVD;
    } gpu_regs__z_range_reg__out_t;

    typedef struct {
        logic [63:0] value;
    } gpu_regs__stipple_pattern_reg__PATTERN__out_t;

    typedef struct {
        gpu_regs__stipple_pattern_reg__PATTERN__out_t PATTERN;
    } gpu_regs__stipple_pattern_reg__out_t;

    typedef struct {
        logic [15:0] value;
    } gpu_regs__fb_config_reg__COLOR_BASE__out_t;

    typedef struct {
        logic [15:0] value;
    } gpu_regs__fb_config_reg__Z_BASE__out_t;

    typedef struct {
        logic [3:0] value;
    } gpu_regs__fb_config_reg__WIDTH_LOG2__out_t;

    typedef struct {
        logic [3:0] value;
    } gpu_regs__fb_config_reg__HEIGHT_LOG2__out_t;

    typedef struct {
        logic [23:0] value;
    } gpu_regs__fb_config_reg__RSVD__out_t;

    typedef struct {
        gpu_regs__fb_config_reg__COLOR_BASE__out_t COLOR_BASE;
        gpu_regs__fb_config_reg__Z_BASE__out_t Z_BASE;
        gpu_regs__fb_config_reg__WIDTH_LOG2__out_t WIDTH_LOG2;
        gpu_regs__fb_config_reg__HEIGHT_LOG2__out_t HEIGHT_LOG2;
        gpu_regs__fb_config_reg__RSVD__out_t RSVD;
    } gpu_regs__fb_config_reg__out_t;

    typedef struct {
        logic value;
    } gpu_regs__fb_display_reg__COLOR_GRADE_ENABLE__out_t;

    typedef struct {
        logic value;
    } gpu_regs__fb_display_reg__LINE_DOUBLE__out_t;

    typedef struct {
        logic [13:0] value;
    } gpu_regs__fb_display_reg__RSVD_LO__out_t;

    typedef struct {
        logic [15:0] value;
    } gpu_regs__fb_display_reg__LUT_ADDR__out_t;

    typedef struct {
        logic [15:0] value;
    } gpu_regs__fb_display_reg__FB_ADDR__out_t;

    typedef struct {
        logic [3:0] value;
    } gpu_regs__fb_display_reg__FB_WIDTH_LOG2__out_t;

    typedef struct {
        logic [11:0] value;
    } gpu_regs__fb_display_reg__RSVD_HI__out_t;

    typedef struct {
        gpu_regs__fb_display_reg__COLOR_GRADE_ENABLE__out_t COLOR_GRADE_ENABLE;
        gpu_regs__fb_display_reg__LINE_DOUBLE__out_t LINE_DOUBLE;
        gpu_regs__fb_display_reg__RSVD_LO__out_t RSVD_LO;
        gpu_regs__fb_display_reg__LUT_ADDR__out_t LUT_ADDR;
        gpu_regs__fb_display_reg__FB_ADDR__out_t FB_ADDR;
        gpu_regs__fb_display_reg__FB_WIDTH_LOG2__out_t FB_WIDTH_LOG2;
        gpu_regs__fb_display_reg__RSVD_HI__out_t RSVD_HI;
    } gpu_regs__fb_display_reg__out_t;

    typedef struct {
        logic [9:0] value;
    } gpu_regs__fb_control_reg__SCISSOR_X__out_t;

    typedef struct {
        logic [9:0] value;
    } gpu_regs__fb_control_reg__SCISSOR_Y__out_t;

    typedef struct {
        logic [9:0] value;
    } gpu_regs__fb_control_reg__SCISSOR_WIDTH__out_t;

    typedef struct {
        logic [9:0] value;
    } gpu_regs__fb_control_reg__SCISSOR_HEIGHT__out_t;

    typedef struct {
        logic [23:0] value;
    } gpu_regs__fb_control_reg__RSVD_HI__out_t;

    typedef struct {
        gpu_regs__fb_control_reg__SCISSOR_X__out_t SCISSOR_X;
        gpu_regs__fb_control_reg__SCISSOR_Y__out_t SCISSOR_Y;
        gpu_regs__fb_control_reg__SCISSOR_WIDTH__out_t SCISSOR_WIDTH;
        gpu_regs__fb_control_reg__SCISSOR_HEIGHT__out_t SCISSOR_HEIGHT;
        gpu_regs__fb_control_reg__RSVD_HI__out_t RSVD_HI;
    } gpu_regs__fb_control_reg__out_t;

    typedef struct {
        logic [15:0] value;
    } gpu_regs__mem_fill_reg__FILL_BASE__out_t;

    typedef struct {
        logic [15:0] value;
    } gpu_regs__mem_fill_reg__FILL_VALUE__out_t;

    typedef struct {
        logic [19:0] value;
    } gpu_regs__mem_fill_reg__FILL_COUNT__out_t;

    typedef struct {
        logic [11:0] value;
    } gpu_regs__mem_fill_reg__RSVD__out_t;

    typedef struct {
        gpu_regs__mem_fill_reg__FILL_BASE__out_t FILL_BASE;
        gpu_regs__mem_fill_reg__FILL_VALUE__out_t FILL_VALUE;
        gpu_regs__mem_fill_reg__FILL_COUNT__out_t FILL_COUNT;
        gpu_regs__mem_fill_reg__RSVD__out_t RSVD;
    } gpu_regs__mem_fill_reg__out_t;

    typedef struct {
        logic [22:0] value;
    } gpu_regs__perf_timestamp_reg__SDRAM_ADDR__out_t;

    typedef struct {
        logic [40:0] value;
    } gpu_regs__perf_timestamp_reg__RSVD__out_t;

    typedef struct {
        gpu_regs__perf_timestamp_reg__SDRAM_ADDR__out_t SDRAM_ADDR;
        gpu_regs__perf_timestamp_reg__RSVD__out_t RSVD;
    } gpu_regs__perf_timestamp_reg__out_t;

    typedef struct {
        logic [21:0] value;
    } gpu_regs__mem_addr_reg__ADDR__out_t;

    typedef struct {
        logic [41:0] value;
    } gpu_regs__mem_addr_reg__RSVD__out_t;

    typedef struct {
        gpu_regs__mem_addr_reg__ADDR__out_t ADDR;
        gpu_regs__mem_addr_reg__RSVD__out_t RSVD;
    } gpu_regs__mem_addr_reg__out_t;

    typedef struct {
        logic [63:0] value;
    } gpu_regs__mem_data_reg__DATA__out_t;

    typedef struct {
        gpu_regs__mem_data_reg__DATA__out_t DATA;
    } gpu_regs__mem_data_reg__out_t;

    typedef struct {
        logic [15:0] value;
    } gpu_regs__id_reg__DEVICE_ID__out_t;

    typedef struct {
        logic [15:0] value;
    } gpu_regs__id_reg__VERSION__out_t;

    typedef struct {
        logic [31:0] value;
    } gpu_regs__id_reg__RSVD__out_t;

    typedef struct {
        gpu_regs__id_reg__DEVICE_ID__out_t DEVICE_ID;
        gpu_regs__id_reg__VERSION__out_t VERSION;
        gpu_regs__id_reg__RSVD__out_t RSVD;
    } gpu_regs__id_reg__out_t;

    typedef struct {
        gpu_regs__color_reg__out_t COLOR;
        gpu_regs__uv0_uv1_reg__out_t UV0_UV1;
        gpu_regs__vertex_reg__out_t VERTEX_NOKICK;
        gpu_regs__vertex_reg__out_t VERTEX_KICK_012;
        gpu_regs__vertex_reg__out_t VERTEX_KICK_021;
        gpu_regs__vertex_reg__out_t VERTEX_KICK_RECT;
        gpu_regs__tex_cfg_reg__out_t TEX0_CFG;
        gpu_regs__tex_cfg_reg__out_t TEX1_CFG;
        gpu_regs__cc_mode_reg__out_t CC_MODE;
        gpu_regs__const_color_reg__out_t CONST_COLOR;
        gpu_regs__render_mode_reg__out_t RENDER_MODE;
        gpu_regs__z_range_reg__out_t Z_RANGE;
        gpu_regs__stipple_pattern_reg__out_t STIPPLE_PATTERN;
        gpu_regs__fb_config_reg__out_t FB_CONFIG;
        gpu_regs__fb_display_reg__out_t FB_DISPLAY;
        gpu_regs__fb_control_reg__out_t FB_CONTROL;
        gpu_regs__mem_fill_reg__out_t MEM_FILL;
        gpu_regs__perf_timestamp_reg__out_t PERF_TIMESTAMP;
        gpu_regs__mem_addr_reg__out_t MEM_ADDR;
        gpu_regs__mem_data_reg__out_t MEM_DATA;
        gpu_regs__id_reg__out_t ID;
    } gpu_regs__out_t;

    typedef enum logic [1:0] {
        tex_filter_e__NEAREST = 'h0,
        tex_filter_e__BILINEAR = 'h1,
        tex_filter_e__TRILINEAR = 'h2
    } tex_filter_e_e;

    typedef enum logic [2:0] {
        tex_format_e__BC1 = 'h0,
        tex_format_e__BC2 = 'h1,
        tex_format_e__BC3 = 'h2,
        tex_format_e__BC4 = 'h3,
        tex_format_e__RGB565 = 'h4,
        tex_format_e__RGBA8888 = 'h5,
        tex_format_e__R8 = 'h6
    } tex_format_e_e;

    typedef enum logic [1:0] {
        wrap_mode_e__REPEAT = 'h0,
        wrap_mode_e__CLAMP_TO_EDGE = 'h1,
        wrap_mode_e__MIRROR = 'h2,
        wrap_mode_e__OCTAHEDRAL = 'h3
    } wrap_mode_e_e;

    typedef enum logic [3:0] {
        cc_source_e__CC_COMBINED = 'h0,
        cc_source_e__CC_TEX0 = 'h1,
        cc_source_e__CC_TEX1 = 'h2,
        cc_source_e__CC_SHADE0 = 'h3,
        cc_source_e__CC_CONST0 = 'h4,
        cc_source_e__CC_CONST1 = 'h5,
        cc_source_e__CC_ONE = 'h6,
        cc_source_e__CC_ZERO = 'h7,
        cc_source_e__CC_SHADE1 = 'h8,
        cc_source_e__CC_RSVD_9 = 'h9,
        cc_source_e__CC_RSVD_10 = 'ha,
        cc_source_e__CC_RSVD_11 = 'hb,
        cc_source_e__CC_RSVD_12 = 'hc,
        cc_source_e__CC_RSVD_13 = 'hd,
        cc_source_e__CC_RSVD_14 = 'he,
        cc_source_e__CC_RSVD_15 = 'hf
    } cc_source_e_e;

    typedef enum logic [3:0] {
        cc_rgb_c_source_e__CC_C_COMBINED = 'h0,
        cc_rgb_c_source_e__CC_C_TEX0 = 'h1,
        cc_rgb_c_source_e__CC_C_TEX1 = 'h2,
        cc_rgb_c_source_e__CC_C_SHADE0 = 'h3,
        cc_rgb_c_source_e__CC_C_CONST0 = 'h4,
        cc_rgb_c_source_e__CC_C_CONST1 = 'h5,
        cc_rgb_c_source_e__CC_C_ONE = 'h6,
        cc_rgb_c_source_e__CC_C_ZERO = 'h7,
        cc_rgb_c_source_e__CC_C_TEX0_ALPHA = 'h8,
        cc_rgb_c_source_e__CC_C_TEX1_ALPHA = 'h9,
        cc_rgb_c_source_e__CC_C_SHADE0_ALPHA = 'ha,
        cc_rgb_c_source_e__CC_C_CONST0_ALPHA = 'hb,
        cc_rgb_c_source_e__CC_C_COMBINED_ALPHA = 'hc,
        cc_rgb_c_source_e__CC_C_SHADE1 = 'hd,
        cc_rgb_c_source_e__CC_C_SHADE1_ALPHA = 'he,
        cc_rgb_c_source_e__CC_C_RSVD_15 = 'hf
    } cc_rgb_c_source_e_e;

    typedef enum logic [1:0] {
        cull_mode_e__CULL_NONE = 'h0,
        cull_mode_e__CULL_CW = 'h1,
        cull_mode_e__CULL_CCW = 'h2
    } cull_mode_e_e;

    typedef enum logic [1:0] {
        alpha_blend_e__DISABLED = 'h0,
        alpha_blend_e__ADD = 'h1,
        alpha_blend_e__SUBTRACT = 'h2,
        alpha_blend_e__BLEND = 'h3
    } alpha_blend_e_e;

    typedef enum logic {
        dither_pattern_e__BLUE_NOISE_16X16 = 'h0
    } dither_pattern_e_e;

    typedef enum logic [2:0] {
        z_compare_e__LESS = 'h0,
        z_compare_e__LEQUAL = 'h1,
        z_compare_e__EQUAL = 'h2,
        z_compare_e__GEQUAL = 'h3,
        z_compare_e__GREATER = 'h4,
        z_compare_e__NOTEQUAL = 'h5,
        z_compare_e__ALWAYS = 'h6,
        z_compare_e__NEVER = 'h7
    } z_compare_e_e;

    typedef enum logic [1:0] {
        alpha_test_e__AT_ALWAYS = 'h0,
        alpha_test_e__AT_LESS = 'h1,
        alpha_test_e__AT_GEQUAL = 'h2,
        alpha_test_e__AT_NOTEQUAL = 'h3
    } alpha_test_e_e;
endpackage
