INFO: [SIM 2] *************** CSIM start ***************
INFO: [SIM 4] CSIM will launch GCC as the compiler.
   Compiling ../../../../../Vitis-HLS-Introductory-Examples/Pipelining/Loops/pipelined_loop/loop_pipeline_test.cpp in debug mode
   Compiling ../../../../../Vitis-HLS-Introductory-Examples/Pipelining/Loops/pipelined_loop/loop_pipeline.cpp in debug mode
   Generating csim.exe
Test passed !
INFO: [SIM 1] CSim done with 0 errors.
INFO: [SIM 3] *************** CSIM finish ***************
