INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/RUPESH KUMAR GOSWAMI/project_6/project_6.srcs/sources_1/new/spi_core.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module spi_core
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/RUPESH KUMAR GOSWAMI/project_6/project_6.srcs/sim_1/new/spi_core_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module spi_core_tb
