Platform = amd64
Platform = LINUX
#######################################################
#         32BIT is the default mode                   #
#    If you want to run 64BIT mode,                   #
#    please set the LD_LIBRARY_PATH and SHLIB_PATH    #
#    to path of 64BIT by yourself.                    #
#######################################################

                           Design Compiler Graphical 
                                 DC Ultra (TM)
                                  DFTMAX (TM)
                              Power Compiler (TM)
                                 DesignWare (R)
                                 DC Expert (TM)
                               Design Vision (TM)
                               HDL Compiler (TM)
                               VHDL Compiler (TM)
                                  DFT Compiler
                               Design Compiler(R)

               Version N-2017.09-SP2 for linux64 - Nov 27, 2017 

                    Copyright (c) 1988 - 2017 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
            or distribution of this software is strictly prohibited.
Initializing...
Initializing gui preferences from file  /home/raid7_2/userb07/b7902143/.synopsys_dv_prefs.tcl
# This is to be read by design_vision by:
#   design_vision -no_gui -f rv32i.dv
read_verilog CHIP.v
Loading db file '/usr/cad/synopsys/synthesis/cur/libraries/syn/dw_foundation.sldb'
Loading db file '/home/raid7_2/course/cvsd/CBDK_IC_Contest/CIC/SynopsysDC/db/typical.db'
Loading db file '/home/raid7_2/course/cvsd/CBDK_IC_Contest/CIC/SynopsysDC/db/slow.db'
Loading db file '/home/raid7_2/course/cvsd/CBDK_IC_Contest/CIC/SynopsysDC/db/fast.db'
Loading db file '/usr/cad/synopsys/synthesis/cur/libraries/syn/gtech.db'
Loading db file '/usr/cad/synopsys/synthesis/cur/libraries/syn/standard.sldb'
  Loading link library 'typical'
  Loading link library 'slow'
  Loading link library 'fast'
  Loading link library 'gtech'
Loading verilog file '/home/raid7_2/userb07/b7902143/hw3/CHIP.v'
Detecting input file type automatically (-rtl or -netlist).
Opening include file RegFile.v
Opening include file PC.v
Opening include file Control.v
Opening include file Const.v
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Compiling source file /home/raid7_2/userb07/b7902143/hw3/CHIP.v
Opening include file RegFile.v
Opening include file PC.v
Opening include file Control.v
Opening include file Const.v
Opening include file ALU.v
Opening include file Const.v
Opening include file ImmGen.v
Opening include file Const.v

Inferred memory devices in process
	in routine RegFile line 28 in file
		'RegFile.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    register_reg     | Flip-flop |  992  |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
======================================================
| block name/line  | Inputs | Outputs | # sel inputs |
======================================================
|    RegFile/24    |   32   |   32    |      5       |
|    RegFile/25    |   32   |   32    |      5       |
======================================================

Inferred memory devices in process
	in routine PC line 10 in file
		'PC.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      PC_o_reg       | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Statistics for case statements in always block at line 16 in file
	'Control.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            27            |     no/auto      |
|            38            |     no/auto      |
===============================================

Statistics for case statements in always block at line 26 in file
	'ALU.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            29            |    auto/auto     |
===============================================
Warning:  ImmGen.v:16: signed to unsigned assignment occurs. (VER-318)
Warning:  ImmGen.v:19: signed to unsigned assignment occurs. (VER-318)
Warning:  ImmGen.v:22: signed to unsigned assignment occurs. (VER-318)
Warning:  ImmGen.v:26: signed to unsigned assignment occurs. (VER-318)

Statistics for case statements in always block at line 8 in file
	'ImmGen.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            13            |     no/auto      |
===============================================
Presto compilation completed successfully.
Current design is now '/home/raid7_2/userb07/b7902143/hw3/RegFile.db:RegFile'
Loaded 6 designs.
Current design is 'RegFile'.
RegFile PC Control ALU ImmGen CHIP
source CHIP_syn.sdc
Current design is 'CHIP'.
Using operating conditions 'slow' found in library 'slow'.
Using operating conditions 'fast' found in library 'fast'.
Warning: The -area_high_effort_script option is ignored. To enable further area optimization, use the optimize_netlist -area command. (OPT-1341)
Warning: The -timing_high_effort_script option is ignored.  (OPT-1342)
Information: Performing power optimization. (PWR-850)
Alib files are up-to-date.
Warning: Setting attribute 'fix_multiple_port_nets' on design 'CHIP'. (UIO-59)
Information: Evaluating DesignWare library utilization. (UISN-27)

============================================================================
| DesignWare Building Block Library  |         Version         | Available |
============================================================================
| Basic DW Building Blocks           | N-2017.09-DWBB_201709.2 |     *     |
| Licensed DW Building Blocks        | N-2017.09-DWBB_201709.2 |     *     |
============================================================================

Information: Sequential output inversion is enabled.  SVF file must be used for formal verification. (OPT-1208)

Information: There are 11 potential problems in your design. Please run 'check_design' for more information. (LINT-99)

  Simplifying Design 'CHIP'

  Loading target library 'slow'
  Loading target library 'fast'
Loaded alib file './alib-52/typical.db.alib'
Loaded alib file './alib-52/slow.db.alib'
Loaded alib file './alib-52/fast.db.alib'
Warning: Operating condition slow set on design CHIP has different process,
voltage and temperatures parameters than the parameters at which target library 
typical is characterized. Delays may be inaccurate as a result. (OPT-998)
  Building model 'DW01_NAND2'
Information: Ungrouping hierarchy PC_U before Pass 1 (OPT-776)
Information: Ungrouping hierarchy Control_U before Pass 1 (OPT-776)
Information: Ungrouping hierarchy ImmGen_U before Pass 1 (OPT-776)
Information: Ungrouping hierarchy ALU_U before Pass 1 (OPT-776)
Information: Ungrouping 4 of 6 hierarchies before Pass 1 (OPT-775)
Information: State dependent leakage is now switched from on to off.

  Beginning Pass 1 Mapping
  ------------------------
  Processing 'RegFile'
  Processing 'CHIP'
Information: Added key list 'DesignWare' to design 'CHIP'. (DDB-72)
Information: The register 'PC_U/PC_o_reg[0]' is a constant and will be removed. (OPT-1206)
 Implement Synthetic for 'CHIP'.

  Updating timing information
Information: Updating design information... (UID-85)
Information: The library cell 'HOLDX1' in the library 'typical' is not characterized for internal power. (PWR-536)
Information: The target library(s) contains cell(s), other than black boxes, that are not characterized for internal power. (PWR-24)
Information: Complementing port 'rst_i' in design 'RegFile'.
	 The new name of the port is 'rst_i_BAR'. (OPT-319)

  Beginning Mapping Optimizations  (Ultra High effort)
  -------------------------------
Information: Ungrouping hierarchy RegFile_U 'RegFile' #insts = 4344. (OPT-777)
  Mapping Optimization (Phase 1)
  Mapping Optimization (Phase 2)
  Mapping Optimization (Phase 3)
  Mapping Optimization (Phase 4)
  Mapping Optimization (Phase 5)
  Mapping Optimization (Phase 6)
  Mapping Optimization (Phase 7)
  Mapping Optimization (Phase 8)
  Mapping Optimization (Phase 9)

  Beginning Constant Register Removal
  -----------------------------------

  Beginning Global Optimizations
  ------------------------------
  Numerical Synthesis (Phase 1)
  Numerical Synthesis (Phase 2)
  Global Optimization (Phase 1)
  Global Optimization (Phase 2)
  Global Optimization (Phase 3)
  Global Optimization (Phase 4)
  Global Optimization (Phase 5)
  Global Optimization (Phase 6)
  Global Optimization (Phase 7)
  Global Optimization (Phase 8)
  Global Optimization (Phase 9)
  Global Optimization (Phase 10)
  Global Optimization (Phase 11)
  Global Optimization (Phase 12)
  Global Optimization (Phase 13)
  Global Optimization (Phase 14)
  Global Optimization (Phase 15)
  Global Optimization (Phase 16)
  Global Optimization (Phase 17)
  Global Optimization (Phase 18)
  Global Optimization (Phase 19)
  Global Optimization (Phase 20)
  Global Optimization (Phase 21)
  Global Optimization (Phase 22)
  Global Optimization (Phase 23)
  Global Optimization (Phase 24)
  Global Optimization (Phase 25)
  Global Optimization (Phase 26)
  Global Optimization (Phase 27)
  Global Optimization (Phase 28)
  Global Optimization (Phase 29)
  Global Optimization (Phase 30)
  Global Optimization (Phase 31)
  Mapping 'CHIP_DP_OP_50J1_122_4672_5'

  Beginning Isolate Ports
  -----------------------

  Beginning Delay Optimization
  ----------------------------

                                  TOTAL                                                            
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE   MIN DELAY 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER      COST    
  --------- --------- --------- --------- --------- ------------------------- --------- -----------
    0:00:56   92776.5      0.75     574.4      23.3                           13215039.0000      0.00  
    0:00:59   96926.6      0.00       0.0      26.3                           14211717.0000      0.00  
    0:00:59   96926.6      0.00       0.0      26.3                           14211717.0000      0.00  
    0:01:00   96310.5      0.00       0.0      26.3                           13989937.0000      0.00  

  Beginning WLM Backend Optimization
  --------------------------------------

  Beginning Delay Optimization HSVT Pass
  --------------------------------------
    0:01:07   94996.7      0.00       0.0      26.1                           13749328.0000      0.00  
    0:01:07   94996.7      0.00       0.0      26.1                           13749328.0000      0.00  
    0:01:07   94996.7      0.00       0.0      26.1                           13749328.0000      0.00  
    0:01:07   94996.7      0.00       0.0      26.1                           13749328.0000      0.00  
    0:01:10   94996.7      0.00       0.0      26.1                           13749328.0000      0.00  
    0:01:10   94996.7      0.00       0.0      26.1                           13749328.0000      0.00  
    0:01:10   94996.7      0.00       0.0      26.1                           13749328.0000      0.00  
    0:01:10   94996.7      0.00       0.0      26.1                           13749328.0000      0.00  
    0:01:12   94996.7      0.00       0.0      26.1                           13749328.0000      0.00  
    0:01:12   94664.0      0.00       0.0      26.1                           13679069.0000      0.00  
    0:01:12   94664.0      0.00       0.0      26.1                           13679069.0000      0.00  
    0:01:12   94664.0      0.00       0.0      26.1                           13679069.0000      0.00  
    0:01:12   94664.0      0.00       0.0      26.1                           13679069.0000      0.00  
    0:01:12   94664.0      0.00       0.0      26.1                           13679069.0000      0.00  
    0:01:12   94664.0      0.00       0.0      26.1                           13679069.0000      0.00  
    0:01:12   94664.0      0.00       0.0      26.1                           13679069.0000      0.00  
    0:01:12   94664.0      0.00       0.0      26.1                           13679069.0000      0.00  
    0:01:12   94664.0      0.00       0.0      26.1                           13679069.0000      0.00  
    0:01:12   94664.0      0.00       0.0      26.1                           13679069.0000      0.00  
    0:01:12   94664.0      0.00       0.0      26.1                           13679069.0000      0.00  

  Beginning Delay Optimization
  ----------------------------
    0:01:12   94664.0      0.00       0.0      26.1                           13679069.0000      0.00  
    0:01:12   94664.0      0.00       0.0      26.1                           13679069.0000      0.00  
    0:01:12   94664.0      0.00       0.0      26.1                           13679069.0000      0.00  
    0:01:12   94664.0      0.00       0.0      26.1                           13679069.0000      0.00  
    0:01:12   94664.0      0.00       0.0      26.1                           13679069.0000      0.00  
    0:01:12   94664.0      0.00       0.0      26.1                           13679069.0000      0.00  
    0:01:12   94664.0      0.00       0.0      26.1                           13679069.0000      0.00  
    0:01:12   94664.0      0.00       0.0      26.1                           13679069.0000      0.00  


  Beginning Design Rule Fixing  (max_transition)  (max_capacitance)
  ----------------------------

                                  TOTAL                                                            
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE   MIN DELAY 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER      COST    
  --------- --------- --------- --------- --------- ------------------------- --------- -----------
    0:01:12   94664.0      0.00       0.0      26.1                           13679069.0000      0.00  
  Global Optimization (Phase 32)
  Global Optimization (Phase 33)
  Global Optimization (Phase 34)
    0:01:13   94441.6      0.00       0.0       0.0                           13584639.0000      0.00  
    0:01:13   94441.6      0.00       0.0       0.0                           13584639.0000      0.00  


  Beginning Leakage Power Optimization  (max_leakage_power 0)
  ------------------------------------

                                  TOTAL                                                            
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE   MIN DELAY 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER      COST    
  --------- --------- --------- --------- --------- ------------------------- --------- -----------
    0:01:13   94441.6      0.00       0.0       0.0                           13584639.0000      0.00  
  Global Optimization (Phase 35)
  Global Optimization (Phase 36)
  Global Optimization (Phase 37)
  Global Optimization (Phase 38)
  Global Optimization (Phase 39)
  Global Optimization (Phase 40)
  Global Optimization (Phase 41)
  Global Optimization (Phase 42)
  Global Optimization (Phase 43)
  Global Optimization (Phase 44)
  Global Optimization (Phase 45)
  Global Optimization (Phase 46)
  Global Optimization (Phase 47)
  Global Optimization (Phase 48)
    0:01:16   89604.0      0.00       0.0       0.0                           12947807.0000      0.00  
    0:01:16   89604.0      0.00       0.0       0.0                           12947807.0000      0.00  
    0:01:16   89604.0      0.00       0.0       0.0                           12947807.0000      0.00  
    0:01:16   89473.3      0.00       0.0       0.0                           12935938.0000      0.00  
    0:01:16   89473.3      0.00       0.0       0.0                           12935938.0000      0.00  
    0:01:16   89473.3      0.00       0.0       0.0                           12935938.0000      0.00  
    0:01:16   89473.3      0.00       0.0       0.0                           12935938.0000      0.00  
    0:01:16   89473.3      0.00       0.0       0.0                           12935938.0000      0.00  
    0:01:16   89473.3      0.00       0.0       0.0                           12935938.0000      0.00  
    0:01:16   89473.3      0.00       0.0       0.0                           12935938.0000      0.00  
    0:01:16   89473.3      0.00       0.0       0.0                           12935938.0000      0.00  
    0:01:16   89473.3      0.00       0.0       0.0                           12935938.0000      0.00  
    0:01:16   89473.3      0.00       0.0       0.0                           12935938.0000      0.00  
    0:01:16   89473.3      0.00       0.0       0.0                           12935938.0000      0.00  
    0:01:16   89473.3      0.00       0.0       0.0                           12935938.0000      0.00  
    0:01:16   89473.3      0.00       0.0       0.0                           12935938.0000      0.00  
    0:01:16   89473.3      0.00       0.0       0.0                           12935938.0000      0.00  
    0:01:16   89473.3      0.00       0.0       0.0                           12935938.0000      0.00  
    0:01:16   89473.3      0.00       0.0       0.0                           12935938.0000      0.00  
    0:01:16   89473.3      0.00       0.0       0.0                           12935938.0000      0.00  
    0:01:16   89473.3      0.00       0.0       0.0                           12935938.0000      0.00  
    0:01:16   89473.3      0.00       0.0       0.0                           12935938.0000      0.00  

                                  TOTAL                                                            
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE   MIN DELAY 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER      COST    
  --------- --------- --------- --------- --------- ------------------------- --------- -----------
    0:01:16   89473.3      0.00       0.0       0.0                           12935938.0000      0.00  
    0:01:17   87614.7      0.00       0.0       0.0                           12664098.0000      0.00  
    0:01:17   87614.7      0.00       0.0       0.0                           12664098.0000      0.00  
    0:01:17   87614.7      0.00       0.0       0.0                           12664098.0000      0.00  
    0:01:18   87594.3      0.00       0.0       0.0                           12663076.0000      0.00  

  Beginning Delay Optimization HSVT Pass
  --------------------------------------
    0:01:20   87594.3      0.00       0.0       0.0                           12663076.0000      0.00  
    0:01:20   87594.3      0.00       0.0       0.0                           12663076.0000      0.00  
    0:01:20   87594.3      0.00       0.0       0.0                           12663076.0000      0.00  
    0:01:20   87594.3      0.00       0.0       0.0                           12663076.0000      0.00  
    0:01:23   87594.3      0.00       0.0       0.0                           12663076.0000      0.00  
    0:01:23   87594.3      0.00       0.0       0.0                           12663076.0000      0.00  
    0:01:23   87594.3      0.00       0.0       0.0                           12663076.0000      0.00  
    0:01:23   87594.3      0.00       0.0       0.0                           12663076.0000      0.00  
    0:01:26   86864.4      0.00       0.0       0.0                           12496627.0000      0.00  
    0:01:26   86864.4      0.00       0.0       0.0                           12496627.0000      0.00  
    0:01:26   86864.4      0.00       0.0       0.0                           12496627.0000      0.00  
    0:01:26   86864.4      0.00       0.0       0.0                           12496627.0000      0.00  
    0:01:29   80339.6      0.00       0.0       0.0                           10765100.0000      0.00  
Loading db file '/home/raid7_2/course/cvsd/CBDK_IC_Contest/CIC/SynopsysDC/db/typical.db'
Loading db file '/home/raid7_2/course/cvsd/CBDK_IC_Contest/CIC/SynopsysDC/db/slow.db'
Loading db file '/home/raid7_2/course/cvsd/CBDK_IC_Contest/CIC/SynopsysDC/db/fast.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
Warning: Design 'CHIP' contains 1 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
     Net 'clk': 1023 load(s), 1 driver(s)
  Loading target library 'slow'
  Loading target library 'fast'
Information: State dependent leakage is now switched from off to on.
Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
  Loading design 'CHIP'

  Beginning retiming
  ------------------
Information: Updating design information... (UID-85)
Warning: Design 'CHIP' contains 1 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
  Retiming CHIP (top)
  Preferred flip-flop is DFFSX4 with setup = 0.06


  Retiming base-clock CLK, rising edge.
Warning: The input port 'mem_rdata_I[26]' has input rise and fall delay 
	that is smaller than the clock-to-Q delay used by the retiming 
	algorithm.For optimal results, make sure to set an input delay 
	that is realistic. This can be done by using the 'set_input_delay' 
	or 'characterize' commands. (RTDC-43)
Warning: The input port 'mem_rdata_D[29]' has input rise and fall delay 
	that is smaller than the clock-to-Q delay used by the retiming 
	algorithm.For optimal results, make sure to set an input delay 
	that is realistic. This can be done by using the 'set_input_delay' 
	or 'characterize' commands. (RTDC-43)
Warning: The input port 'mem_rdata_D[26]' has input rise and fall delay 
	that is smaller than the clock-to-Q delay used by the retiming 
	algorithm.For optimal results, make sure to set an input delay 
	that is realistic. This can be done by using the 'set_input_delay' 
	or 'characterize' commands. (RTDC-43)
Warning: The input port 'mem_rdata_D[30]' has input rise and fall delay 
	that is smaller than the clock-to-Q delay used by the retiming 
	algorithm.For optimal results, make sure to set an input delay 
	that is realistic. This can be done by using the 'set_input_delay' 
	or 'characterize' commands. (RTDC-43)
Warning: The input port 'mem_rdata_D[25]' has input rise and fall delay 
	that is smaller than the clock-to-Q delay used by the retiming 
	algorithm.For optimal results, make sure to set an input delay 
	that is realistic. This can be done by using the 'set_input_delay' 
	or 'characterize' commands. (RTDC-43)
Warning: The input port 'mem_rdata_I[18]' has input rise and fall delay 
	that is smaller than the clock-to-Q delay used by the retiming 
	algorithm.For optimal results, make sure to set an input delay 
	that is realistic. This can be done by using the 'set_input_delay' 
	or 'characterize' commands. (RTDC-43)
Warning: The input port 'rst_n' has input rise and fall delay 
	that is smaller than the clock-to-Q delay used by the retiming 
	algorithm.For optimal results, make sure to set an input delay 
	that is realistic. This can be done by using the 'set_input_delay' 
	or 'characterize' commands. (RTDC-43)
Warning: The input port 'mem_rdata_D[14]' has input rise and fall delay 
	that is smaller than the clock-to-Q delay used by the retiming 
	algorithm.For optimal results, make sure to set an input delay 
	that is realistic. This can be done by using the 'set_input_delay' 
	or 'characterize' commands. (RTDC-43)
Warning: The input port 'mem_rdata_D[15]' has input rise and fall delay 
	that is smaller than the clock-to-Q delay used by the retiming 
	algorithm.For optimal results, make sure to set an input delay 
	that is realistic. This can be done by using the 'set_input_delay' 
	or 'characterize' commands. (RTDC-43)
Warning: The input port 'mem_rdata_D[12]' has input rise and fall delay 
	that is smaller than the clock-to-Q delay used by the retiming 
	algorithm.For optimal results, make sure to set an input delay 
	that is realistic. This can be done by using the 'set_input_delay' 
	or 'characterize' commands. (RTDC-43)
Warning: The input port 'mem_rdata_D[0]' has input rise and fall delay 
	that is smaller than the clock-to-Q delay used by the retiming 
	algorithm.For optimal results, make sure to set an input delay 
	that is realistic. This can be done by using the 'set_input_delay' 
	or 'characterize' commands. (RTDC-43)
Warning: The input port 'mem_rdata_D[13]' has input rise and fall delay 
	that is smaller than the clock-to-Q delay used by the retiming 
	algorithm.For optimal results, make sure to set an input delay 
	that is realistic. This can be done by using the 'set_input_delay' 
	or 'characterize' commands. (RTDC-43)
Warning: The input port 'mem_rdata_I[22]' has input rise and fall delay 
	that is smaller than the clock-to-Q delay used by the retiming 
	algorithm.For optimal results, make sure to set an input delay 
	that is realistic. This can be done by using the 'set_input_delay' 
	or 'characterize' commands. (RTDC-43)
Warning: The input port 'mem_rdata_I[27]' has input rise and fall delay 
	that is smaller than the clock-to-Q delay used by the retiming 
	algorithm.For optimal results, make sure to set an input delay 
	that is realistic. This can be done by using the 'set_input_delay' 
	or 'characterize' commands. (RTDC-43)
Warning: The input port 'mem_rdata_I[20]' has input rise and fall delay 
	that is smaller than the clock-to-Q delay used by the retiming 
	algorithm.For optimal results, make sure to set an input delay 
	that is realistic. This can be done by using the 'set_input_delay' 
	or 'characterize' commands. (RTDC-43)
Warning: The input port 'mem_rdata_I[28]' has input rise and fall delay 
	that is smaller than the clock-to-Q delay used by the retiming 
	algorithm.For optimal results, make sure to set an input delay 
	that is realistic. This can be done by using the 'set_input_delay' 
	or 'characterize' commands. (RTDC-43)
Warning: The input port 'mem_rdata_I[29]' has input rise and fall delay 
	that is smaller than the clock-to-Q delay used by the retiming 
	algorithm.For optimal results, make sure to set an input delay 
	that is realistic. This can be done by using the 'set_input_delay' 
	or 'characterize' commands. (RTDC-43)
Warning: The input port 'mem_rdata_I[30]' has input rise and fall delay 
	that is smaller than the clock-to-Q delay used by the retiming 
	algorithm.For optimal results, make sure to set an input delay 
	that is realistic. This can be done by using the 'set_input_delay' 
	or 'characterize' commands. (RTDC-43)
Warning: The input port 'mem_rdata_D[27]' has input rise and fall delay 
	that is smaller than the clock-to-Q delay used by the retiming 
	algorithm.For optimal results, make sure to set an input delay 
	that is realistic. This can be done by using the 'set_input_delay' 
	or 'characterize' commands. (RTDC-43)
Warning: The input port 'mem_rdata_D[31]' has input rise and fall delay 
	that is smaller than the clock-to-Q delay used by the retiming 
	algorithm.For optimal results, make sure to set an input delay 
	that is realistic. This can be done by using the 'set_input_delay' 
	or 'characterize' commands. (RTDC-43)
Warning: The input port 'mem_rdata_D[28]' has input rise and fall delay 
	that is smaller than the clock-to-Q delay used by the retiming 
	algorithm.For optimal results, make sure to set an input delay 
	that is realistic. This can be done by using the 'set_input_delay' 
	or 'characterize' commands. (RTDC-43)
Warning: The input port 'mem_rdata_I[1]' has input rise and fall delay 
	that is smaller than the clock-to-Q delay used by the retiming 
	algorithm.For optimal results, make sure to set an input delay 
	that is realistic. This can be done by using the 'set_input_delay' 
	or 'characterize' commands. (RTDC-43)
Warning: The input port 'mem_rdata_I[2]' has input rise and fall delay 
	that is smaller than the clock-to-Q delay used by the retiming 
	algorithm.For optimal results, make sure to set an input delay 
	that is realistic. This can be done by using the 'set_input_delay' 
	or 'characterize' commands. (RTDC-43)
Warning: The input port 'mem_rdata_I[16]' has input rise and fall delay 
	that is smaller than the clock-to-Q delay used by the retiming 
	algorithm.For optimal results, make sure to set an input delay 
	that is realistic. This can be done by using the 'set_input_delay' 
	or 'characterize' commands. (RTDC-43)
Warning: The input port 'mem_rdata_I[31]' has input rise and fall delay 
	that is smaller than the clock-to-Q delay used by the retiming 
	algorithm.For optimal results, make sure to set an input delay 
	that is realistic. This can be done by using the 'set_input_delay' 
	or 'characterize' commands. (RTDC-43)
Warning: The input port 'mem_rdata_I[17]' has input rise and fall delay 
	that is smaller than the clock-to-Q delay used by the retiming 
	algorithm.For optimal results, make sure to set an input delay 
	that is realistic. This can be done by using the 'set_input_delay' 
	or 'characterize' commands. (RTDC-43)
Warning: The input port 'mem_rdata_I[19]' has input rise and fall delay 
	that is smaller than the clock-to-Q delay used by the retiming 
	algorithm.For optimal results, make sure to set an input delay 
	that is realistic. This can be done by using the 'set_input_delay' 
	or 'characterize' commands. (RTDC-43)
Warning: The input port 'mem_rdata_D[7]' has input rise and fall delay 
	that is smaller than the clock-to-Q delay used by the retiming 
	algorithm.For optimal results, make sure to set an input delay 
	that is realistic. This can be done by using the 'set_input_delay' 
	or 'characterize' commands. (RTDC-43)
Warning: The input port 'mem_rdata_D[4]' has input rise and fall delay 
	that is smaller than the clock-to-Q delay used by the retiming 
	algorithm.For optimal results, make sure to set an input delay 
	that is realistic. This can be done by using the 'set_input_delay' 
	or 'characterize' commands. (RTDC-43)
Warning: The input port 'mem_rdata_D[22]' has input rise and fall delay 
	that is smaller than the clock-to-Q delay used by the retiming 
	algorithm.For optimal results, make sure to set an input delay 
	that is realistic. This can be done by using the 'set_input_delay' 
	or 'characterize' commands. (RTDC-43)
Warning: The input port 'mem_rdata_D[9]' has input rise and fall delay 
	that is smaller than the clock-to-Q delay used by the retiming 
	algorithm.For optimal results, make sure to set an input delay 
	that is realistic. This can be done by using the 'set_input_delay' 
	or 'characterize' commands. (RTDC-43)
Warning: The input port 'mem_rdata_D[1]' has input rise and fall delay 
	that is smaller than the clock-to-Q delay used by the retiming 
	algorithm.For optimal results, make sure to set an input delay 
	that is realistic. This can be done by using the 'set_input_delay' 
	or 'characterize' commands. (RTDC-43)
Warning: The input port 'mem_rdata_D[24]' has input rise and fall delay 
	that is smaller than the clock-to-Q delay used by the retiming 
	algorithm.For optimal results, make sure to set an input delay 
	that is realistic. This can be done by using the 'set_input_delay' 
	or 'characterize' commands. (RTDC-43)
Warning: The input port 'mem_rdata_D[3]' has input rise and fall delay 
	that is smaller than the clock-to-Q delay used by the retiming 
	algorithm.For optimal results, make sure to set an input delay 
	that is realistic. This can be done by using the 'set_input_delay' 
	or 'characterize' commands. (RTDC-43)
Warning: The input port 'mem_rdata_D[16]' has input rise and fall delay 
	that is smaller than the clock-to-Q delay used by the retiming 
	algorithm.For optimal results, make sure to set an input delay 
	that is realistic. This can be done by using the 'set_input_delay' 
	or 'characterize' commands. (RTDC-43)
Warning: The input port 'mem_rdata_D[17]' has input rise and fall delay 
	that is smaller than the clock-to-Q delay used by the retiming 
	algorithm.For optimal results, make sure to set an input delay 
	that is realistic. This can be done by using the 'set_input_delay' 
	or 'characterize' commands. (RTDC-43)
Warning: The input port 'mem_rdata_D[20]' has input rise and fall delay 
	that is smaller than the clock-to-Q delay used by the retiming 
	algorithm.For optimal results, make sure to set an input delay 
	that is realistic. This can be done by using the 'set_input_delay' 
	or 'characterize' commands. (RTDC-43)
Warning: The input port 'mem_rdata_D[10]' has input rise and fall delay 
	that is smaller than the clock-to-Q delay used by the retiming 
	algorithm.For optimal results, make sure to set an input delay 
	that is realistic. This can be done by using the 'set_input_delay' 
	or 'characterize' commands. (RTDC-43)
Warning: The input port 'mem_rdata_D[8]' has input rise and fall delay 
	that is smaller than the clock-to-Q delay used by the retiming 
	algorithm.For optimal results, make sure to set an input delay 
	that is realistic. This can be done by using the 'set_input_delay' 
	or 'characterize' commands. (RTDC-43)
Warning: The input port 'mem_rdata_D[2]' has input rise and fall delay 
	that is smaller than the clock-to-Q delay used by the retiming 
	algorithm.For optimal results, make sure to set an input delay 
	that is realistic. This can be done by using the 'set_input_delay' 
	or 'characterize' commands. (RTDC-43)
Warning: The input port 'mem_rdata_D[23]' has input rise and fall delay 
	that is smaller than the clock-to-Q delay used by the retiming 
	algorithm.For optimal results, make sure to set an input delay 
	that is realistic. This can be done by using the 'set_input_delay' 
	or 'characterize' commands. (RTDC-43)
Warning: The input port 'mem_rdata_D[21]' has input rise and fall delay 
	that is smaller than the clock-to-Q delay used by the retiming 
	algorithm.For optimal results, make sure to set an input delay 
	that is realistic. This can be done by using the 'set_input_delay' 
	or 'characterize' commands. (RTDC-43)
Warning: The input port 'mem_rdata_D[18]' has input rise and fall delay 
	that is smaller than the clock-to-Q delay used by the retiming 
	algorithm.For optimal results, make sure to set an input delay 
	that is realistic. This can be done by using the 'set_input_delay' 
	or 'characterize' commands. (RTDC-43)
Warning: The input port 'mem_rdata_D[19]' has input rise and fall delay 
	that is smaller than the clock-to-Q delay used by the retiming 
	algorithm.For optimal results, make sure to set an input delay 
	that is realistic. This can be done by using the 'set_input_delay' 
	or 'characterize' commands. (RTDC-43)
Warning: The input port 'mem_rdata_D[11]' has input rise and fall delay 
	that is smaller than the clock-to-Q delay used by the retiming 
	algorithm.For optimal results, make sure to set an input delay 
	that is realistic. This can be done by using the 'set_input_delay' 
	or 'characterize' commands. (RTDC-43)
Warning: The input port 'mem_rdata_D[5]' has input rise and fall delay 
	that is smaller than the clock-to-Q delay used by the retiming 
	algorithm.For optimal results, make sure to set an input delay 
	that is realistic. This can be done by using the 'set_input_delay' 
	or 'characterize' commands. (RTDC-43)
Warning: The input port 'mem_rdata_I[5]' has input rise and fall delay 
	that is smaller than the clock-to-Q delay used by the retiming 
	algorithm.For optimal results, make sure to set an input delay 
	that is realistic. This can be done by using the 'set_input_delay' 
	or 'characterize' commands. (RTDC-43)
Warning: The input port 'mem_rdata_I[7]' has input rise and fall delay 
	that is smaller than the clock-to-Q delay used by the retiming 
	algorithm.For optimal results, make sure to set an input delay 
	that is realistic. This can be done by using the 'set_input_delay' 
	or 'characterize' commands. (RTDC-43)
Warning: The input port 'mem_rdata_I[6]' has input rise and fall delay 
	that is smaller than the clock-to-Q delay used by the retiming 
	algorithm.For optimal results, make sure to set an input delay 
	that is realistic. This can be done by using the 'set_input_delay' 
	or 'characterize' commands. (RTDC-43)
Warning: The input port 'mem_rdata_I[21]' has input rise and fall delay 
	that is smaller than the clock-to-Q delay used by the retiming 
	algorithm.For optimal results, make sure to set an input delay 
	that is realistic. This can be done by using the 'set_input_delay' 
	or 'characterize' commands. (RTDC-43)
Warning: The input port 'mem_rdata_I[10]' has input rise and fall delay 
	that is smaller than the clock-to-Q delay used by the retiming 
	algorithm.For optimal results, make sure to set an input delay 
	that is realistic. This can be done by using the 'set_input_delay' 
	or 'characterize' commands. (RTDC-43)
Warning: The input port 'mem_rdata_I[11]' has input rise and fall delay 
	that is smaller than the clock-to-Q delay used by the retiming 
	algorithm.For optimal results, make sure to set an input delay 
	that is realistic. This can be done by using the 'set_input_delay' 
	or 'characterize' commands. (RTDC-43)
Warning: The input port 'mem_rdata_I[0]' has input rise and fall delay 
	that is smaller than the clock-to-Q delay used by the retiming 
	algorithm.For optimal results, make sure to set an input delay 
	that is realistic. This can be done by using the 'set_input_delay' 
	or 'characterize' commands. (RTDC-43)
Warning: The input port 'mem_rdata_I[3]' has input rise and fall delay 
	that is smaller than the clock-to-Q delay used by the retiming 
	algorithm.For optimal results, make sure to set an input delay 
	that is realistic. This can be done by using the 'set_input_delay' 
	or 'characterize' commands. (RTDC-43)
Warning: The input port 'mem_rdata_I[15]' has input rise and fall delay 
	that is smaller than the clock-to-Q delay used by the retiming 
	algorithm.For optimal results, make sure to set an input delay 
	that is realistic. This can be done by using the 'set_input_delay' 
	or 'characterize' commands. (RTDC-43)
Warning: The input port 'mem_rdata_I[24]' has input rise and fall delay 
	that is smaller than the clock-to-Q delay used by the retiming 
	algorithm.For optimal results, make sure to set an input delay 
	that is realistic. This can be done by using the 'set_input_delay' 
	or 'characterize' commands. (RTDC-43)
Warning: The input port 'mem_rdata_I[25]' has input rise and fall delay 
	that is smaller than the clock-to-Q delay used by the retiming 
	algorithm.For optimal results, make sure to set an input delay 
	that is realistic. This can be done by using the 'set_input_delay' 
	or 'characterize' commands. (RTDC-43)
Warning: The input port 'mem_rdata_D[6]' has input rise and fall delay 
	that is smaller than the clock-to-Q delay used by the retiming 
	algorithm.For optimal results, make sure to set an input delay 
	that is realistic. This can be done by using the 'set_input_delay' 
	or 'characterize' commands. (RTDC-43)
Warning: The input port 'mem_rdata_I[9]' has input rise and fall delay 
	that is smaller than the clock-to-Q delay used by the retiming 
	algorithm.For optimal results, make sure to set an input delay 
	that is realistic. This can be done by using the 'set_input_delay' 
	or 'characterize' commands. (RTDC-43)
Warning: The input port 'mem_rdata_I[23]' has input rise and fall delay 
	that is smaller than the clock-to-Q delay used by the retiming 
	algorithm.For optimal results, make sure to set an input delay 
	that is realistic. This can be done by using the 'set_input_delay' 
	or 'characterize' commands. (RTDC-43)
Warning: The input port 'mem_rdata_I[13]' has input rise and fall delay 
	that is smaller than the clock-to-Q delay used by the retiming 
	algorithm.For optimal results, make sure to set an input delay 
	that is realistic. This can be done by using the 'set_input_delay' 
	or 'characterize' commands. (RTDC-43)
Warning: The input port 'mem_rdata_I[12]' has input rise and fall delay 
	that is smaller than the clock-to-Q delay used by the retiming 
	algorithm.For optimal results, make sure to set an input delay 
	that is realistic. This can be done by using the 'set_input_delay' 
	or 'characterize' commands. (RTDC-43)
Warning: The input port 'mem_rdata_I[8]' has input rise and fall delay 
	that is smaller than the clock-to-Q delay used by the retiming 
	algorithm.For optimal results, make sure to set an input delay 
	that is realistic. This can be done by using the 'set_input_delay' 
	or 'characterize' commands. (RTDC-43)
Warning: The input port 'mem_rdata_I[4]' has input rise and fall delay 
	that is smaller than the clock-to-Q delay used by the retiming 
	algorithm.For optimal results, make sure to set an input delay 
	that is realistic. This can be done by using the 'set_input_delay' 
	or 'characterize' commands. (RTDC-43)
Warning: The input port 'mem_rdata_I[14]' has input rise and fall delay 
	that is smaller than the clock-to-Q delay used by the retiming 
	algorithm.For optimal results, make sure to set an input delay 
	that is realistic. This can be done by using the 'set_input_delay' 
	or 'characterize' commands. (RTDC-43)
  Beginning minimum period retiming ...
  ... minimum period retiming done.
  Beginning minimum area retiming step 1 ...
  ... minimum area retiming step 1 done.
  Beginning minimum area retiming step 2 ...
  5% 10% 15% 20% 25% 30% 35% 40% 45% 50% 55% 60% 65% 70% 75% 80% 85% 90% 95% 100% 
  ... minimum area retiming step 2 done.
  Beginning minimum area retiming step 3 ...
  10% 20% 30% 40% 50% 60% ... 100% 
  ... minimum area retiming step 3 done.
  Beginning final register move ...
  ... final register move done.

Critical Loop(s) for Minimum Period Retiming
--------------------------------------------
---- loop from primary input to primary output ----

Point                                    Incr               Path
-----------------------------------------------------------------------------
mem_rdata_I[8]/**outside** (**in_port**) (  0.00   0.00)    0.00   0.00 (++)
U1208/Y (BUFX16)                         (  0.08   0.08)    0.08   0.08
U3562/Y (NAND2BX4)                       (  0.08   0.06)    0.16   0.14
U3584/Y (OR2X8)                          (  0.12   0.13)    0.28   0.27
U2144/Y (NOR2X4)                         (  0.10   0.06)    0.37   0.34
U1028/Y (BUFX12)                         (  0.17   0.14)    0.54   0.49
U2145/Y (AOI22XL)                        (  0.28   0.13)    0.76   0.67
U2056/Y (NAND4X1)                        (  0.17   0.14)    0.84   0.91
U926/Y (OR4X2)                           (  0.18   0.27)    1.02   1.18
U3930/Y (NOR2X4)                         (  0.09   0.06)    1.27   1.18
U3931/Y (AOI21X4)                        (  0.19   0.09)    1.27   1.36
U4070/Y (NAND2X4)                        (  0.13   0.10)    1.48   1.37
U3404/Y (OAI21X2)                        (  0.15   0.08)    1.52   1.56
U4072/Y (AOI21X4)                        (  0.08   0.05)    1.64   1.58
U4073/Y (OA21X4)                         (  0.11   0.11)    1.75   1.69
U1655/Y (NAND2X6)                        (  0.06   0.05)    1.75   1.81
U1654/Y (INVX16)                         (  0.06   0.04)    1.86   1.81
U1964/Y (INVX16)                         (  0.04   0.03)    1.86   1.89
U4074/Y (BUFX20)                         (  0.07   0.08)    1.91   1.97
U4075/Y (BUFX16)                         (  0.08   0.08)    1.99   2.06
U4370/Y (AOI21X4)                        (  0.08   0.05)    2.14   2.06
U4390/Y (XNOR2X4)                        (  0.14   0.12)    2.28   2.26
U1929/Y (BUFX16)                         (  0.39   0.28)    2.66   2.55
mem_addr_D[29]/**outside** (**out_port**) (  0.04   0.04)    2.70   2.70 (++)
-----------------------------------------------------------------------------
(+) I/O port resulting from a pin of a fixed register or black box
(++) Delay may have been corrected by clock to Q (input) or setup (output)
Registers not moved
Warning: Design 'CHIP' contains 1 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)

  Retiming complete
  -----------------
Information: Performing power optimization. (PWR-850)

Information: There are 1 potential problems in your design. Please run 'check_design' for more information. (LINT-99)


Warning: Operating condition slow set on design CHIP has different process,
voltage and temperatures parameters than the parameters at which target library 
typical is characterized. Delays may be inaccurate as a result. (OPT-998)
Information: State dependent leakage is now switched from on to off.

  Beginning Pass 1 Mapping  (Incremental)
  ------------------------

  Updating timing information
Information: Updating design information... (UID-85)
Information: The library cell 'HOLDX1' in the library 'typical' is not characterized for internal power. (PWR-536)
Information: The target library(s) contains cell(s), other than black boxes, that are not characterized for internal power. (PWR-24)

  Beginning Mapping Optimizations  (High effort)  (Incremental)
  -------------------------------

  Beginning Incremental Implementation Selection
  ----------------------------------------------

                                  TOTAL                                                            
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE   MIN DELAY 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER      COST    
  --------- --------- --------- --------- --------- ------------------------- --------- -----------
    0:00:01   96133.9      0.04       6.4       0.0                           16317706.0000      0.00  
    0:00:01   95584.0      0.04       5.3       0.0                           16152988.0000      0.00  
    0:00:01   95584.0      0.04       5.3       0.0                           16152988.0000      0.00  
    0:00:01   95560.2      0.04       6.3       0.0                           16146665.0000      0.00  
    0:00:01   95560.2      0.04       6.3       0.0                           16146665.0000      0.00  
    0:00:03   75267.8      1.22     427.1       0.0                           10850308.0000      0.00  
    0:00:03   74992.8      1.22     475.3       0.0                           10819474.0000      0.00  
    0:00:03   74911.4      1.22     479.9       0.0                           10816065.0000      0.00  
    0:00:03   74896.1      1.22     481.1       0.0                           10814966.0000      0.00  
    0:00:03   74896.1      1.22     481.1       0.0                           10814966.0000      0.00  
    0:00:03   74896.1      1.22     481.1       0.0                           10814966.0000      0.00  
    0:00:03   74896.1      1.22     481.1       0.0                           10814966.0000      0.00  
    0:00:03   74896.1      1.22     481.1       0.0                           10814966.0000      0.00  
    0:00:03   74896.1      1.22     481.1       0.0                           10814966.0000      0.00  
    0:00:03   74896.1      1.22     481.1       0.0                           10814966.0000      0.00  
    0:00:03   74896.1      1.22     481.1       0.0                           10814966.0000      0.00  
    0:00:04   75683.7      0.33     166.0       0.1 RegFile_U/register_reg[0][28]/D 10940724.0000      0.00  
    0:00:05   76247.2      0.21     123.4       0.1 RegFile_U/register_reg[0][26]/D 11002202.0000      0.00  
    0:00:05   76566.3      0.17      89.2       1.8 RegFile_U/register_reg[7][0]/D 11035165.0000      0.00  
    0:00:06   76781.9      0.14      74.5       1.8 RegFile_U/register_reg[17][28]/D 11067390.0000      0.00  
    0:00:06   76975.4      0.13      63.4       1.8 RegFile_U/register_reg[19][29]/D 11083250.0000      0.00  
    0:00:07   78754.3      0.12      54.6       1.9 RegFile_U/register_reg[26][30]/D 11521958.0000      0.00  
    0:00:08   79226.1      0.09      34.6       1.9 RegFile_U/register_reg[18][29]/D 11611666.0000      0.00  
    0:00:08   79423.0      0.08      25.0       1.9 RegFile_U/register_reg[18][29]/D 11646007.0000      0.00  
    0:00:08   79613.2      0.07      20.3       1.9 RegFile_U/register_reg[18][29]/D 11668052.0000      0.00  
    0:00:09   79813.4      0.06      18.1       1.9 RegFile_U/register_reg[18][29]/D 11701699.0000      0.00  
    0:00:09   80059.6      0.05      13.9       1.9 RegFile_U/register_reg[17][24]/D 11744513.0000      0.00  
    0:00:09   80108.8      0.05      12.3       1.9 RegFile_U/register_reg[18][29]/D 11754751.0000      0.00  
    0:00:10   80371.9      0.04      10.0       1.9 RegFile_U/register_reg[18][29]/D 11780818.0000      0.00  
    0:00:10   80565.4      0.03       7.0       1.9 RegFile_U/register_reg[18][29]/D 11799029.0000      0.00  
    0:00:10   80706.3      0.03       5.7       1.9                           11810909.0000      0.00  



  Beginning Delay Optimization Phase
  ----------------------------------

                                  TOTAL                                                            
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE   MIN DELAY 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER      COST    
  --------- --------- --------- --------- --------- ------------------------- --------- -----------
    0:00:10   80706.3      0.03       5.7       1.9                           11810909.0000      0.00  
    0:00:11   80854.0      0.02       4.2       1.9 RegFile_U/register_reg[18][29]/D 11840689.0000      0.00  
    0:00:11   80950.7      0.02       2.9       1.9 RegFile_U/register_reg[18][29]/D 11856493.0000      0.00  
    0:00:11   80988.0      0.02       1.8       1.9 RegFile_U/register_reg[18][29]/D 11849119.0000      0.00  
    0:00:11   81203.6      0.01       0.9       1.9 RegFile_U/register_reg[18][29]/D 11883124.0000      0.00  
    0:00:12   81354.7      0.01       0.4       1.9 RegFile_U/register_reg[18][29]/D 11886959.0000      0.00  
    0:00:12   81473.5      0.00       0.1       1.9 RegFile_U/register_reg[18][29]/D 11905866.0000      0.00  
    0:00:12   81470.1      0.00       0.0       1.9 RegFile_U/register_reg[18][29]/D 11905384.0000      0.00  
    0:00:12   81539.7      0.00       0.0       1.9 RegFile_U/register_reg[18][29]/D 11908835.0000      0.00  
    0:00:12   81539.7      0.00       0.0       1.9                           11908835.0000      0.00  
    0:00:12   81539.7      0.00       0.0       1.9                           11908835.0000      0.00  
    0:00:12   81539.7      0.00       0.0       1.9                           11908835.0000      0.00  
    0:00:12   81519.3      0.00       0.0       1.9                           11902734.0000      0.00  


  Beginning Design Rule Fixing  (max_transition)  (max_capacitance)
  ----------------------------

                                  TOTAL                                                            
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE   MIN DELAY 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER      COST    
  --------- --------- --------- --------- --------- ------------------------- --------- -----------
    0:00:12   81519.3      0.00       0.0       1.9                           11902734.0000      0.00  
    0:00:13   81465.0      0.00       0.0       0.0                           11897864.0000      0.00  


  Beginning Leakage Power Optimization  (max_leakage_power 0)
  ------------------------------------

                                  TOTAL                                                            
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE   MIN DELAY 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER      COST    
  --------- --------- --------- --------- --------- ------------------------- --------- -----------
    0:00:13   81465.0      0.00       0.0       0.0                           11897864.0000      0.00  
    0:00:13   81465.0      0.00       0.0       0.0                           11897864.0000      0.00  
    0:00:13   80886.2      0.04       4.1       0.0                           11815706.0000      0.00  
    0:00:13   80767.4      0.04       3.5       0.0                           11800712.0000      0.00  
    0:00:13   80767.4      0.04       3.5       0.0                           11800712.0000      0.00  
    0:00:13   80767.4      0.04       3.5       0.0                           11800712.0000      0.00  
    0:00:13   80767.4      0.04       3.5       0.0                           11800712.0000      0.00  
    0:00:14   80731.7      0.00       0.0       0.0                           11795745.0000      0.00  
Information: State dependent leakage is now switched from off to on.
Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
Loading db file '/home/raid7_2/course/cvsd/CBDK_IC_Contest/CIC/SynopsysDC/db/typical.db'
Loading db file '/home/raid7_2/course/cvsd/CBDK_IC_Contest/CIC/SynopsysDC/db/slow.db'
Loading db file '/home/raid7_2/course/cvsd/CBDK_IC_Contest/CIC/SynopsysDC/db/fast.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
Warning: Design 'CHIP' contains 1 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
     Net 'clk': 1023 load(s), 1 driver(s)
Information: Annotated 'cell' delays are assumed to include load delay. (UID-282)
Information: Writing timing information to file '/home/raid7_2/userb07/b7902143/hw3/CHIP_syn.sdf'. (WT-3)
Information: Updating design information... (UID-85)
Warning: Design 'CHIP' contains 1 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
Writing verilog file '/home/raid7_2/userb07/b7902143/hw3/CHIP_syn.v'.
Warning: Verilog 'assign' or 'tran' statements are written out. (VO-4)
Writing ddc file 'CHIP_syn.ddc'.
report_timing
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : CHIP
Version: N-2017.09-SP2
Date   : Thu Apr 29 23:02:38 2021
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: slow   Library: slow
Wire Load Model Mode: top

  Startpoint: mem_rdata_I[28]
              (input port clocked by CLK)
  Endpoint: RegFile_U/register_reg[16][2]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  CHIP               tsmc13_wl10           slow

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.50       0.50
  input external delay                                    0.10       0.60 f
  mem_rdata_I[28] (in)                                    0.03       0.63 f
  U1235/Y (INVXL)                                         0.15       0.78 r
  U1098/Y (NOR2X1)                                        0.12       0.90 f
  U892/Y (NAND3X4)                                        0.14       1.04 r
  U842/Y (OR2X1)                                          0.35       1.39 r
  U759/Y (NOR2X1)                                         0.19       1.58 f
  U2219/Y (CLKBUFX3)                                      0.43       2.01 f
  U5093/Y (AOI21XL)                                       0.35       2.37 r
  U2135/Y (OAI211XL)                                      0.19       2.55 f
  U3515/Y (OAI21X2)                                       0.31       2.86 r
  U4031/Y (BUFX12)                                        0.23       3.09 r
  U4939/Y (OAI21XL)                                       0.12       3.22 f
  RegFile_U/register_reg[16][2]/D (DFFQX1)                0.00       3.22 f
  data arrival time                                                  3.22

  clock CLK (rise edge)                                   3.00       3.00
  clock network delay (ideal)                             0.50       3.50
  clock uncertainty                                      -0.10       3.40
  RegFile_U/register_reg[16][2]/CK (DFFQX1)               0.00       3.40 r
  library setup time                                     -0.18       3.22
  data required time                                                 3.22
  --------------------------------------------------------------------------
  data required time                                                 3.22
  data arrival time                                                 -3.22
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


1
report_area -hierarchy
 
****************************************
Report : area
Design : CHIP
Version: N-2017.09-SP2
Date   : Thu Apr 29 23:02:38 2021
****************************************

Library(s) Used:

    typical (File: /home/raid7_2/course/cvsd/CBDK_IC_Contest/CIC/SynopsysDC/db/typical.db)

Number of ports:                          163
Number of nets:                          5996
Number of cells:                         5930
Number of combinational cells:           4906
Number of sequential cells:              1024
Number of macros/black boxes:               0
Number of buf/inv:                        561
Number of references:                     143

Combinational area:              50886.354217
Buf/Inv area:                     8212.021316
Noncombinational area:           29845.384680
Macro/Black Box area:                0.000000
Net Interconnect area:          713676.975586

Total cell area:                 80731.738897
Total area:                     794408.714483

Hierarchical area distribution
------------------------------

                                  Global cell area            Local cell area
                                  -------------------  ------------------------------ 
Hierarchical cell                 Absolute    Percent  Combi-      Noncombi-   Black-
                                  Total       Total    national    national    boxes   Design
--------------------------------  ----------  -------  ----------  ----------  ------  ---------
CHIP                              80731.7389    100.0  50886.3542  29845.3847  0.0000  CHIP
--------------------------------  ----------  -------  ----------  ----------  ------  ---------
Total                                                  50886.3542  29845.3847  0.0000

1
quit

Thank you...
