#! /c/iverilog/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-965-g55e06db6)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_0000000001124610 .scope module, "tb" "tb" 2 2;
 .timescale -9 -12;
v0000000001189ed0_0 .var "clk", 0 0;
v000000000118b5f0_0 .var "d", 7 0;
v0000000001189f70_0 .var "en", 0 0;
v000000000118b910_0 .net "q", 7 0, v000000000118a330_0;  1 drivers
v000000000118a0b0_0 .var "rstn", 0 0;
S_000000000125cd70 .scope module, "U" "reg8_mux_dff" 2 7, 3 1 0, S_0000000001124610;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rstn";
    .port_info 2 /INPUT 1 "en";
    .port_info 3 /INPUT 8 "d";
    .port_info 4 /OUTPUT 8 "q";
v000000000118a3d0_0 .net *"_ivl_10", 0 0, L_000000000118b870;  1 drivers
v000000000118b370_0 .net *"_ivl_16", 0 0, L_000000000118afb0;  1 drivers
v000000000118bb90_0 .net *"_ivl_22", 0 0, L_000000000118b050;  1 drivers
v000000000118b2d0_0 .net *"_ivl_28", 0 0, L_000000000118ab50;  1 drivers
v000000000118a470_0 .net *"_ivl_34", 0 0, L_000000000118ac90;  1 drivers
v000000000118ba50_0 .net *"_ivl_4", 0 0, L_000000000118b4b0;  1 drivers
v0000000001189e30_0 .net *"_ivl_40", 0 0, L_000000000118f890;  1 drivers
v000000000118b550_0 .net *"_ivl_47", 0 0, L_000000000118e350;  1 drivers
v000000000118a650_0 .net "clk", 0 0, v0000000001189ed0_0;  1 drivers
v000000000118a510_0 .net "d", 7 0, v000000000118b5f0_0;  1 drivers
v000000000118b410_0 .net "d_in", 7 0, L_000000000118f930;  1 drivers
v000000000118aa10_0 .net "en", 0 0, v0000000001189f70_0;  1 drivers
v000000000118a330_0 .var "q", 7 0;
v000000000118a010_0 .net "rstn", 0 0, v000000000118a0b0_0;  1 drivers
E_000000000112cf10/0 .event negedge, v000000000118a010_0;
E_000000000112cf10/1 .event posedge, v000000000118a650_0;
E_000000000112cf10 .event/or E_000000000112cf10/0, E_000000000112cf10/1;
L_000000000118b690 .part v000000000118b5f0_0, 0, 1;
L_000000000118b230 .part v000000000118a330_0, 0, 1;
L_000000000118b4b0 .functor MUXZ 1, L_000000000118b230, L_000000000118b690, v0000000001189f70_0, C4<>;
L_000000000118b730 .part v000000000118b5f0_0, 1, 1;
L_000000000118a150 .part v000000000118a330_0, 1, 1;
L_000000000118b870 .functor MUXZ 1, L_000000000118a150, L_000000000118b730, v0000000001189f70_0, C4<>;
L_000000000118a1f0 .part v000000000118b5f0_0, 2, 1;
L_000000000118a970 .part v000000000118a330_0, 2, 1;
L_000000000118afb0 .functor MUXZ 1, L_000000000118a970, L_000000000118a1f0, v0000000001189f70_0, C4<>;
L_000000000118aab0 .part v000000000118b5f0_0, 3, 1;
L_000000000118baf0 .part v000000000118a330_0, 3, 1;
L_000000000118b050 .functor MUXZ 1, L_000000000118baf0, L_000000000118aab0, v0000000001189f70_0, C4<>;
L_000000000118b7d0 .part v000000000118b5f0_0, 4, 1;
L_000000000118a290 .part v000000000118a330_0, 4, 1;
L_000000000118ab50 .functor MUXZ 1, L_000000000118a290, L_000000000118b7d0, v0000000001189f70_0, C4<>;
L_000000000118abf0 .part v000000000118b5f0_0, 5, 1;
L_000000000118b9b0 .part v000000000118a330_0, 5, 1;
L_000000000118ac90 .functor MUXZ 1, L_000000000118b9b0, L_000000000118abf0, v0000000001189f70_0, C4<>;
L_000000000118ad30 .part v000000000118b5f0_0, 6, 1;
L_000000000118b0f0 .part v000000000118a330_0, 6, 1;
L_000000000118f890 .functor MUXZ 1, L_000000000118b0f0, L_000000000118ad30, v0000000001189f70_0, C4<>;
LS_000000000118f930_0_0 .concat8 [ 1 1 1 1], L_000000000118b4b0, L_000000000118b870, L_000000000118afb0, L_000000000118b050;
LS_000000000118f930_0_4 .concat8 [ 1 1 1 1], L_000000000118ab50, L_000000000118ac90, L_000000000118f890, L_000000000118e350;
L_000000000118f930 .concat8 [ 4 4 0 0], LS_000000000118f930_0_0, LS_000000000118f930_0_4;
L_000000000118f9d0 .part v000000000118b5f0_0, 7, 1;
L_000000000118ed50 .part v000000000118a330_0, 7, 1;
L_000000000118e350 .functor MUXZ 1, L_000000000118ed50, L_000000000118f9d0, v0000000001189f70_0, C4<>;
S_000000000125cf00 .scope generate, "gen_mux[0]" "gen_mux[0]" 3 10, 3 10 0, S_000000000125cd70;
 .timescale 0 0;
P_000000000112d850 .param/l "i" 0 3 10, +C4<00>;
v0000000001128100_0 .net *"_ivl_0", 0 0, L_000000000118b690;  1 drivers
v0000000001128240_0 .net *"_ivl_1", 0 0, L_000000000118b230;  1 drivers
S_000000000125d090 .scope generate, "gen_mux[1]" "gen_mux[1]" 3 10, 3 10 0, S_000000000125cd70;
 .timescale 0 0;
P_000000000112d710 .param/l "i" 0 3 10, +C4<01>;
v00000000011282e0_0 .net *"_ivl_0", 0 0, L_000000000118b730;  1 drivers
v0000000001128920_0 .net *"_ivl_1", 0 0, L_000000000118a150;  1 drivers
S_0000000001133d30 .scope generate, "gen_mux[2]" "gen_mux[2]" 3 10, 3 10 0, S_000000000125cd70;
 .timescale 0 0;
P_000000000112db10 .param/l "i" 0 3 10, +C4<010>;
v0000000001128a60_0 .net *"_ivl_0", 0 0, L_000000000118a1f0;  1 drivers
v000000000118a8d0_0 .net *"_ivl_1", 0 0, L_000000000118a970;  1 drivers
S_0000000001133ec0 .scope generate, "gen_mux[3]" "gen_mux[3]" 3 10, 3 10 0, S_000000000125cd70;
 .timescale 0 0;
P_000000000112d090 .param/l "i" 0 3 10, +C4<011>;
v000000000118ae70_0 .net *"_ivl_0", 0 0, L_000000000118aab0;  1 drivers
v000000000118add0_0 .net *"_ivl_1", 0 0, L_000000000118baf0;  1 drivers
S_0000000001134050 .scope generate, "gen_mux[4]" "gen_mux[4]" 3 10, 3 10 0, S_000000000125cd70;
 .timescale 0 0;
P_000000000112dbd0 .param/l "i" 0 3 10, +C4<0100>;
v000000000118a6f0_0 .net *"_ivl_0", 0 0, L_000000000118b7d0;  1 drivers
v000000000118a790_0 .net *"_ivl_1", 0 0, L_000000000118a290;  1 drivers
S_00000000011341e0 .scope generate, "gen_mux[5]" "gen_mux[5]" 3 10, 3 10 0, S_000000000125cd70;
 .timescale 0 0;
P_000000000112d890 .param/l "i" 0 3 10, +C4<0101>;
v000000000118b190_0 .net *"_ivl_0", 0 0, L_000000000118abf0;  1 drivers
v000000000118af10_0 .net *"_ivl_1", 0 0, L_000000000118b9b0;  1 drivers
S_0000000001134370 .scope generate, "gen_mux[6]" "gen_mux[6]" 3 10, 3 10 0, S_000000000125cd70;
 .timescale 0 0;
P_000000000112d310 .param/l "i" 0 3 10, +C4<0110>;
v0000000001189d90_0 .net *"_ivl_0", 0 0, L_000000000118ad30;  1 drivers
v000000000118a5b0_0 .net *"_ivl_1", 0 0, L_000000000118b0f0;  1 drivers
S_000000000118bcb0 .scope generate, "gen_mux[7]" "gen_mux[7]" 3 10, 3 10 0, S_000000000125cd70;
 .timescale 0 0;
P_000000000112cf90 .param/l "i" 0 3 10, +C4<0111>;
v000000000118a830_0 .net *"_ivl_0", 0 0, L_000000000118f9d0;  1 drivers
v0000000001189cf0_0 .net *"_ivl_1", 0 0, L_000000000118ed50;  1 drivers
    .scope S_000000000125cd70;
T_0 ;
    %wait E_000000000112cf10;
    %load/vec4 v000000000118a010_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000000000118a330_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v000000000118b410_0;
    %assign/vec4 v000000000118a330_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0000000001124610;
T_1 ;
    %vpi_call 2 10 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call 2 11 "$dumpvars", 32'sb00000000000000000000000000000000, S_0000000001124610 {0 0 0};
    %end;
    .thread T_1;
    .scope S_0000000001124610;
T_2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000001189ed0_0, 0, 1;
T_2.0 ;
    %delay 5000, 0;
    %load/vec4 v0000000001189ed0_0;
    %inv;
    %store/vec4 v0000000001189ed0_0, 0, 1;
    %jmp T_2.0;
    %end;
    .thread T_2;
    .scope S_0000000001124610;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000118a0b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000001189f70_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v000000000118b5f0_0, 0, 8;
    %delay 12000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000118a0b0_0, 0, 1;
    %delay 8000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000001189f70_0, 0, 1;
    %pushi/vec4 165, 0, 8;
    %store/vec4 v000000000118b5f0_0, 0, 8;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000001189f70_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v000000000118b5f0_0, 0, 8;
    %delay 30000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000001189f70_0, 0, 1;
    %pushi/vec4 60, 0, 8;
    %store/vec4 v000000000118b5f0_0, 0, 8;
    %delay 20000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000001189f70_0, 0, 1;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v000000000118b5f0_0, 0, 8;
    %delay 20000, 0;
    %vpi_call 2 26 "$finish" {0 0 0};
    %end;
    .thread T_3;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "test.v";
    "register.v";
